{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS_MORE_LOGICAL" "4 4 8 " "Parallel Compilation has detected 8 hyper-threaded processors. However, the extra hyper-threaded processors will not be used by default. Parallel Compilation will use 4 of the 4 physical processors detected instead." {  } {  } 0 11104 "Parallel Compilation has detected %3!i! hyper-threaded processors. However, the extra hyper-threaded processors will not be used by default. Parallel Compilation will use %1!i! of the %2!i! physical processors detected instead." 0 0 "Fitter" 0 -1 1589801542938 ""}
{ "Info" "IMPP_MPP_USER_DEVICE" "top EP2C70F672C8 " "Selected device EP2C70F672C8 for design \"top\"" {  } {  } 0 119006 "Selected device %2!s! for design \"%1!s!\"" 0 0 "Fitter" 0 -1 1589801542950 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "Low junction temperature 0 degrees C " "Low junction temperature is 0 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Fitter" 0 -1 1589801542982 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "High junction temperature 85 degrees C " "High junction temperature is 85 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Fitter" 0 -1 1589801542982 ""}
{ "Info" "ICUT_CUT_PLL_COMPUTATION_SUCCESS" "AN831:AN831\|mypll:c0\|altpll:altpll_component\|pll Cyclone II PLL " "Implemented PLL \"AN831:AN831\|mypll:c0\|altpll:altpll_component\|pll\" as Cyclone II PLL type" { { "Info" "ICUT_CUT_YGR_PLL_PARAMETERS_FACTORS" "AN831:AN831\|mypll:c0\|altpll:altpll_component\|_clk0 1 2 0 0 " "Implementing clock multiplication of 1, clock division of 2, and phase shift of 0 degrees (0 ps) for AN831:AN831\|mypll:c0\|altpll:altpll_component\|_clk0 port" {  } { { "altpll.tdf" "" { Text "d:/programs/altera/13.0sp1/quartus/libraries/megafunctions/altpll.tdf" 920 3 0 } } { "" "" { Generic "D:/Tsinghua/2020Spring/DigitalLogicDesign/LightCube/MyCode/Music3D_Volume/" { { 0 { 0 ""} 0 576 9224 9983 0}  }  } }  } 0 15099 "Implementing clock multiplication of %2!d!, clock division of %3!d!, and phase shift of %4!d! degrees (%5!d! ps) for %1!s! port" 0 0 "Quartus II" 0 -1 1589801543031 ""}  } { { "altpll.tdf" "" { Text "d:/programs/altera/13.0sp1/quartus/libraries/megafunctions/altpll.tdf" 920 3 0 } } { "" "" { Generic "D:/Tsinghua/2020Spring/DigitalLogicDesign/LightCube/MyCode/Music3D_Volume/" { { 0 { 0 ""} 0 576 9224 9983 0}  }  } }  } 0 15535 "Implemented %3!s! \"%1!s!\" as %2!s! PLL type" 0 0 "Fitter" 0 -1 1589801543031 ""}
{ "Info" "IFITCC_FITCC_INFO_AUTO_FIT_COMPILATION_ON" "" "Fitter is performing an Auto Fit compilation, which may decrease Fitter effort to reduce compilation time" {  } {  } 0 171003 "Fitter is performing an Auto Fit compilation, which may decrease Fitter effort to reduce compilation time" 0 0 "Fitter" 0 -1 1589801543062 ""}
{ "Warning" "WCPT_FEATURE_DISABLED_POST" "LogicLock " "Feature LogicLock is only available with a valid subscription license. You can purchase a software subscription to gain full access to this feature." {  } {  } 0 292013 "Feature %1!s! is only available with a valid subscription license. You can purchase a software subscription to gain full access to this feature." 0 0 "Fitter" 0 -1 1589801543074 ""}
{ "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED" "" "Device migration not selected. If you intend to use device migration later, you may need to change the pin assignments as they may be incompatible with other devices" { { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP2C35F672C8 " "Device EP2C35F672C8 is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Quartus II" 0 -1 1589801543913 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP2C35F672I8 " "Device EP2C35F672I8 is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Quartus II" 0 -1 1589801543913 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP2C50F672C8 " "Device EP2C50F672C8 is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Quartus II" 0 -1 1589801543913 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP2C50F672I8 " "Device EP2C50F672I8 is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Quartus II" 0 -1 1589801543913 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP2C70F672I8 " "Device EP2C70F672I8 is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Quartus II" 0 -1 1589801543913 ""}  } {  } 2 176444 "Device migration not selected. If you intend to use device migration later, you may need to change the pin assignments as they may be incompatible with other devices" 0 0 "Fitter" 0 -1 1589801543913 ""}
{ "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION" "3 " "Fitter converted 3 user pins into dedicated programming pins" { { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ASDO~ E3 " "Pin ~ASDO~ is reserved at location E3" {  } { { "d:/programs/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/programs/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { ~ASDO~ } } } { "d:/programs/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/programs/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { ~ASDO~ } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/Tsinghua/2020Spring/DigitalLogicDesign/LightCube/MyCode/Music3D_Volume/" { { 0 { 0 ""} 0 1472 9224 9983 0}  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Quartus II" 0 -1 1589801543915 ""} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~nCSO~ D3 " "Pin ~nCSO~ is reserved at location D3" {  } { { "d:/programs/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/programs/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { ~nCSO~ } } } { "d:/programs/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/programs/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { ~nCSO~ } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/Tsinghua/2020Spring/DigitalLogicDesign/LightCube/MyCode/Music3D_Volume/" { { 0 { 0 ""} 0 1473 9224 9983 0}  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Quartus II" 0 -1 1589801543915 ""} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~LVDS195p/nCEO~ AE24 " "Pin ~LVDS195p/nCEO~ is reserved at location AE24" {  } { { "d:/programs/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/programs/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { ~LVDS195p/nCEO~ } } } { "d:/programs/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/programs/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { ~LVDS195p/nCEO~ } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/Tsinghua/2020Spring/DigitalLogicDesign/LightCube/MyCode/Music3D_Volume/" { { 0 { 0 ""} 0 1474 9224 9983 0}  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Quartus II" 0 -1 1589801543915 ""}  } {  } 0 169124 "Fitter converted %1!d! user pins into dedicated programming pins" 0 0 "Fitter" 0 -1 1589801543915 ""}
{ "Critical Warning" "WFIOMGR_PINS_MISSING_LOCATION_INFO" "8 8 " "No exact pin location assignment(s) for 8 pins of 8 total pins" { { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "I2C_SDAT " "Pin I2C_SDAT not assigned to an exact location on the device" {  } { { "d:/programs/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/programs/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { I2C_SDAT } } } { "top.vhd" "" { Text "D:/Tsinghua/2020Spring/DigitalLogicDesign/LightCube/MyCode/Music3D_Volume/top.vhd" 18 0 0 } } { "d:/programs/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/programs/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { I2C_SDAT } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/Tsinghua/2020Spring/DigitalLogicDesign/LightCube/MyCode/Music3D_Volume/" { { 0 { 0 ""} 0 88 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1589801544051 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "tx_out " "Pin tx_out not assigned to an exact location on the device" {  } { { "d:/programs/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/programs/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { tx_out } } } { "top.vhd" "" { Text "D:/Tsinghua/2020Spring/DigitalLogicDesign/LightCube/MyCode/Music3D_Volume/top.vhd" 16 0 0 } } { "d:/programs/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/programs/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { tx_out } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/Tsinghua/2020Spring/DigitalLogicDesign/LightCube/MyCode/Music3D_Volume/" { { 0 { 0 ""} 0 87 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1589801544051 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "oI2C_SCLK " "Pin oI2C_SCLK not assigned to an exact location on the device" {  } { { "d:/programs/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/programs/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { oI2C_SCLK } } } { "top.vhd" "" { Text "D:/Tsinghua/2020Spring/DigitalLogicDesign/LightCube/MyCode/Music3D_Volume/top.vhd" 19 0 0 } } { "d:/programs/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/programs/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { oI2C_SCLK } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/Tsinghua/2020Spring/DigitalLogicDesign/LightCube/MyCode/Music3D_Volume/" { { 0 { 0 ""} 0 89 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1589801544051 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "iCLK_11MHz " "Pin iCLK_11MHz not assigned to an exact location on the device" {  } { { "d:/programs/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/programs/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { iCLK_11MHz } } } { "top.vhd" "" { Text "D:/Tsinghua/2020Spring/DigitalLogicDesign/LightCube/MyCode/Music3D_Volume/top.vhd" 11 0 0 } } { "d:/programs/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/programs/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { iCLK_11MHz } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/Tsinghua/2020Spring/DigitalLogicDesign/LightCube/MyCode/Music3D_Volume/" { { 0 { 0 ""} 0 83 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1589801544051 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "iCLK_100 " "Pin iCLK_100 not assigned to an exact location on the device" {  } { { "d:/programs/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/programs/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { iCLK_100 } } } { "top.vhd" "" { Text "D:/Tsinghua/2020Spring/DigitalLogicDesign/LightCube/MyCode/Music3D_Volume/top.vhd" 10 0 0 } } { "d:/programs/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/programs/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { iCLK_100 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/Tsinghua/2020Spring/DigitalLogicDesign/LightCube/MyCode/Music3D_Volume/" { { 0 { 0 ""} 0 82 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1589801544051 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "AUD_BCLK " "Pin AUD_BCLK not assigned to an exact location on the device" {  } { { "d:/programs/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/programs/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { AUD_BCLK } } } { "top.vhd" "" { Text "D:/Tsinghua/2020Spring/DigitalLogicDesign/LightCube/MyCode/Music3D_Volume/top.vhd" 13 0 0 } } { "d:/programs/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/programs/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { AUD_BCLK } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/Tsinghua/2020Spring/DigitalLogicDesign/LightCube/MyCode/Music3D_Volume/" { { 0 { 0 ""} 0 84 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1589801544051 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "AUD_ADCLRCK " "Pin AUD_ADCLRCK not assigned to an exact location on the device" {  } { { "d:/programs/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/programs/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { AUD_ADCLRCK } } } { "top.vhd" "" { Text "D:/Tsinghua/2020Spring/DigitalLogicDesign/LightCube/MyCode/Music3D_Volume/top.vhd" 14 0 0 } } { "d:/programs/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/programs/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { AUD_ADCLRCK } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/Tsinghua/2020Spring/DigitalLogicDesign/LightCube/MyCode/Music3D_Volume/" { { 0 { 0 ""} 0 85 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1589801544051 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "iAUD_ADCDAT " "Pin iAUD_ADCDAT not assigned to an exact location on the device" {  } { { "d:/programs/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/programs/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { iAUD_ADCDAT } } } { "top.vhd" "" { Text "D:/Tsinghua/2020Spring/DigitalLogicDesign/LightCube/MyCode/Music3D_Volume/top.vhd" 15 0 0 } } { "d:/programs/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/programs/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { iAUD_ADCDAT } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/Tsinghua/2020Spring/DigitalLogicDesign/LightCube/MyCode/Music3D_Volume/" { { 0 { 0 ""} 0 86 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1589801544051 ""}  } {  } 1 169085 "No exact pin location assignment(s) for %1!d! pins of %2!d! total pins" 0 0 "Fitter" 0 -1 1589801544051 ""}
{ "Warning" "WTDB_ANALYZE_COMB_LATCHES" "16 " "TimeQuest Timing Analyzer is analyzing 16 combinational loops as latches." {  } {  } 0 335093 "TimeQuest Timing Analyzer is analyzing %1!d! combinational loops as latches." 0 0 "Fitter" 0 -1 1589801544163 ""}
{ "Critical Warning" "WSTA_SDC_NOT_FOUND" "top.sdc " "Synopsys Design Constraints File file not found: 'top.sdc'. A Synopsys Design Constraints File is required by the TimeQuest Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design." {  } {  } 1 332012 "Synopsys Design Constraints File file not found: '%1!s!'. A Synopsys Design Constraints File is required by the TimeQuest Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design." 0 0 "Fitter" 0 -1 1589801544164 ""}
{ "Info" "ISTA_NO_CLOCK_FOUND_NO_DERIVING_MSG" "generated clocks " "No user constrained generated clocks found in the design" {  } {  } 0 332144 "No user constrained %1!s! found in the design" 0 0 "Fitter" 0 -1 1589801544165 ""}
{ "Info" "ISTA_NO_CLOCK_FOUND_NO_DERIVING_MSG" "base clocks " "No user constrained base clocks found in the design" {  } {  } 0 332144 "No user constrained %1!s! found in the design" 0 0 "Fitter" 0 -1 1589801544167 ""}
{ "Info" "ISTA_TDC_NO_DEFAULT_OPTIMIZATION_GOALS" "" "Timing requirements not specified -- quality metrics such as performance may be sacrificed to reduce compilation time." {  } {  } 0 332130 "Timing requirements not specified -- quality metrics such as performance may be sacrificed to reduce compilation time." 0 0 "Fitter" 0 -1 1589801544173 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "AN831:AN831\|mypll:c0\|altpll:altpll_component\|_clk0 (placed in counter C0 of PLL_1) " "Automatically promoted node AN831:AN831\|mypll:c0\|altpll:altpll_component\|_clk0 (placed in counter C0 of PLL_1)" { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock CLKCTRL_G3 " "Automatically promoted destinations to use location or clock signal Global Clock CLKCTRL_G3" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Quartus II" 0 -1 1589801544208 ""}  } { { "altpll.tdf" "" { Text "d:/programs/altera/13.0sp1/quartus/libraries/megafunctions/altpll.tdf" 539 3 0 } } { "d:/programs/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/programs/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { AN831:AN831|mypll:c0|altpll:altpll_component|_clk0 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/Tsinghua/2020Spring/DigitalLogicDesign/LightCube/MyCode/Music3D_Volume/" { { 0 { 0 ""} 0 576 9224 9983 0}  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1589801544208 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "iCLK_100 (placed in PIN N2 (CLK0, LVDSCLK0p, Input)) " "Automatically promoted node iCLK_100 (placed in PIN N2 (CLK0, LVDSCLK0p, Input))" { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock CLKCTRL_G2 " "Automatically promoted destinations to use location or clock signal Global Clock CLKCTRL_G2" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Quartus II" 0 -1 1589801544209 ""}  } { { "d:/programs/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/programs/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { iCLK_100 } } } { "top.vhd" "" { Text "D:/Tsinghua/2020Spring/DigitalLogicDesign/LightCube/MyCode/Music3D_Volume/top.vhd" 10 0 0 } } { "d:/programs/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/programs/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { iCLK_100 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/Tsinghua/2020Spring/DigitalLogicDesign/LightCube/MyCode/Music3D_Volume/" { { 0 { 0 ""} 0 82 9224 9983 0}  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1589801544209 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "iCLK_11MHz (placed in PIN N1 (CLK1, LVDSCLK0n, Input)) " "Automatically promoted node iCLK_11MHz (placed in PIN N1 (CLK1, LVDSCLK0n, Input))" { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock CLKCTRL_G1 " "Automatically promoted destinations to use location or clock signal Global Clock CLKCTRL_G1" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Quartus II" 0 -1 1589801544209 ""}  } { { "d:/programs/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/programs/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { iCLK_11MHz } } } { "top.vhd" "" { Text "D:/Tsinghua/2020Spring/DigitalLogicDesign/LightCube/MyCode/Music3D_Volume/top.vhd" 11 0 0 } } { "d:/programs/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/programs/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { iCLK_11MHz } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/Tsinghua/2020Spring/DigitalLogicDesign/LightCube/MyCode/Music3D_Volume/" { { 0 { 0 ""} 0 83 9224 9983 0}  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1589801544209 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "AUD_BCLK (placed in PIN P2 (CLK2, LVDSCLK1p, Input)) " "Automatically promoted node AUD_BCLK (placed in PIN P2 (CLK2, LVDSCLK1p, Input))" { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock CLKCTRL_G0 " "Automatically promoted destinations to use location or clock signal Global Clock CLKCTRL_G0" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Quartus II" 0 -1 1589801544209 ""}  } { { "d:/programs/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/programs/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { AUD_BCLK } } } { "top.vhd" "" { Text "D:/Tsinghua/2020Spring/DigitalLogicDesign/LightCube/MyCode/Music3D_Volume/top.vhd" 13 0 0 } } { "d:/programs/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/programs/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { AUD_BCLK } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/Tsinghua/2020Spring/DigitalLogicDesign/LightCube/MyCode/Music3D_Volume/" { { 0 { 0 ""} 0 84 9224 9983 0}  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1589801544209 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "AN831:AN831\|out_page_sample_available  " "Automatically promoted node AN831:AN831\|out_page_sample_available " { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock " "Automatically promoted destinations to use location or clock signal Global Clock" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Quartus II" 0 -1 1589801544209 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS" "" "Following destination nodes may be non-global or may not use global or regional clocks" { { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "mTransmitter:mTransmitter\|REG~1 " "Destination node mTransmitter:mTransmitter\|REG~1" {  } { { "d:/programs/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/programs/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { mTransmitter:mTransmitter|REG~1 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/Tsinghua/2020Spring/DigitalLogicDesign/LightCube/MyCode/Music3D_Volume/" { { 0 { 0 ""} 0 874 9224 9983 0}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Quartus II" 0 -1 1589801544209 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "mTransmitter:mTransmitter\|current_state.idle~0 " "Destination node mTransmitter:mTransmitter\|current_state.idle~0" {  } { { "mTransmitter.vhd" "" { Text "D:/Tsinghua/2020Spring/DigitalLogicDesign/LightCube/MyCode/Music3D_Volume/mTransmitter.vhd" 43 -1 0 } } { "d:/programs/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/programs/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { mTransmitter:mTransmitter|current_state.idle~0 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/Tsinghua/2020Spring/DigitalLogicDesign/LightCube/MyCode/Music3D_Volume/" { { 0 { 0 ""} 0 890 9224 9983 0}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Quartus II" 0 -1 1589801544209 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "AN831:AN831\|Selector0~0 " "Destination node AN831:AN831\|Selector0~0" {  } { { "AN831.vhd" "" { Text "D:/Tsinghua/2020Spring/DigitalLogicDesign/LightCube/MyCode/Music3D_Volume/AN831.vhd" 120 -1 0 } } { "d:/programs/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/programs/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { AN831:AN831|Selector0~0 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/Tsinghua/2020Spring/DigitalLogicDesign/LightCube/MyCode/Music3D_Volume/" { { 0 { 0 ""} 0 1023 9224 9983 0}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Quartus II" 0 -1 1589801544209 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "mTransmitter:mTransmitter\|next_state.start~0 " "Destination node mTransmitter:mTransmitter\|next_state.start~0" {  } { { "mTransmitter.vhd" "" { Text "D:/Tsinghua/2020Spring/DigitalLogicDesign/LightCube/MyCode/Music3D_Volume/mTransmitter.vhd" 43 -1 0 } } { "d:/programs/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/programs/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { mTransmitter:mTransmitter|next_state.start~0 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/Tsinghua/2020Spring/DigitalLogicDesign/LightCube/MyCode/Music3D_Volume/" { { 0 { 0 ""} 0 1096 9224 9983 0}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Quartus II" 0 -1 1589801544209 ""}  } {  } 0 176356 "Following destination nodes may be non-global or may not use global or regional clocks" 0 0 "Quartus II" 0 -1 1589801544209 ""}  } { { "AN831.vhd" "" { Text "D:/Tsinghua/2020Spring/DigitalLogicDesign/LightCube/MyCode/Music3D_Volume/AN831.vhd" 18 -1 0 } } { "d:/programs/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/programs/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { AN831:AN831|out_page_sample_available } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/Tsinghua/2020Spring/DigitalLogicDesign/LightCube/MyCode/Music3D_Volume/" { { 0 { 0 ""} 0 657 9224 9983 0}  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1589801544209 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "AN831:AN831\|mw8731_controller:MW8731_CONTROLLER1\|i2c_clk_prescaler:I2C_CLK_PRESCALER_INSTANCE\|clk_100kHz_int  " "Automatically promoted node AN831:AN831\|mw8731_controller:MW8731_CONTROLLER1\|i2c_clk_prescaler:I2C_CLK_PRESCALER_INSTANCE\|clk_100kHz_int " { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock " "Automatically promoted destinations to use location or clock signal Global Clock" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Quartus II" 0 -1 1589801544210 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS" "" "Following destination nodes may be non-global or may not use global or regional clocks" { { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "AN831:AN831\|mw8731_controller:MW8731_CONTROLLER1\|i2c_master_writer:I2C_MASTER_WRITER_INSTANCE\|i2c_sclk " "Destination node AN831:AN831\|mw8731_controller:MW8731_CONTROLLER1\|i2c_master_writer:I2C_MASTER_WRITER_INSTANCE\|i2c_sclk" {  } { { "i2c_master_writer.vhd" "" { Text "D:/Tsinghua/2020Spring/DigitalLogicDesign/LightCube/MyCode/Music3D_Volume/i2c_master_writer.vhd" 18 -1 0 } } { "d:/programs/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/programs/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|i2c_master_writer:I2C_MASTER_WRITER_INSTANCE|i2c_sclk } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/Tsinghua/2020Spring/DigitalLogicDesign/LightCube/MyCode/Music3D_Volume/" { { 0 { 0 ""} 0 439 9224 9983 0}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Quartus II" 0 -1 1589801544210 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "AN831:AN831\|mw8731_controller:MW8731_CONTROLLER1\|i2c_clk_prescaler:I2C_CLK_PRESCALER_INSTANCE\|clk_100kHz_int~0 " "Destination node AN831:AN831\|mw8731_controller:MW8731_CONTROLLER1\|i2c_clk_prescaler:I2C_CLK_PRESCALER_INSTANCE\|clk_100kHz_int~0" {  } { { "i2c_clk_prescaler.vhd" "" { Text "D:/Tsinghua/2020Spring/DigitalLogicDesign/LightCube/MyCode/Music3D_Volume/i2c_clk_prescaler.vhd" 19 -1 0 } } { "d:/programs/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/programs/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|i2c_clk_prescaler:I2C_CLK_PRESCALER_INSTANCE|clk_100kHz_int~0 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/Tsinghua/2020Spring/DigitalLogicDesign/LightCube/MyCode/Music3D_Volume/" { { 0 { 0 ""} 0 750 9224 9983 0}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Quartus II" 0 -1 1589801544210 ""}  } {  } 0 176356 "Following destination nodes may be non-global or may not use global or regional clocks" 0 0 "Quartus II" 0 -1 1589801544210 ""}  } { { "i2c_clk_prescaler.vhd" "" { Text "D:/Tsinghua/2020Spring/DigitalLogicDesign/LightCube/MyCode/Music3D_Volume/i2c_clk_prescaler.vhd" 19 -1 0 } } { "d:/programs/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/programs/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|i2c_clk_prescaler:I2C_CLK_PRESCALER_INSTANCE|clk_100kHz_int } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/Tsinghua/2020Spring/DigitalLogicDesign/LightCube/MyCode/Music3D_Volume/" { { 0 { 0 ""} 0 519 9224 9983 0}  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1589801544210 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "mTransmitter:mTransmitter\|current_state.finish  " "Automatically promoted node mTransmitter:mTransmitter\|current_state.finish " { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock " "Automatically promoted destinations to use location or clock signal Global Clock" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Quartus II" 0 -1 1589801544210 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS" "" "Following destination nodes may be non-global or may not use global or regional clocks" { { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "mTransmitter:mTransmitter\|mTXD:txd\|REG~1 " "Destination node mTransmitter:mTransmitter\|mTXD:txd\|REG~1" {  } { { "d:/programs/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/programs/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { mTransmitter:mTransmitter|mTXD:txd|REG~1 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/Tsinghua/2020Spring/DigitalLogicDesign/LightCube/MyCode/Music3D_Volume/" { { 0 { 0 ""} 0 729 9224 9983 0}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Quartus II" 0 -1 1589801544210 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "mTransmitter:mTransmitter\|send_total " "Destination node mTransmitter:mTransmitter\|send_total" {  } { { "mTransmitter.vhd" "" { Text "D:/Tsinghua/2020Spring/DigitalLogicDesign/LightCube/MyCode/Music3D_Volume/mTransmitter.vhd" 51 -1 0 } } { "d:/programs/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/programs/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { mTransmitter:mTransmitter|send_total } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/Tsinghua/2020Spring/DigitalLogicDesign/LightCube/MyCode/Music3D_Volume/" { { 0 { 0 ""} 0 300 9224 9983 0}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Quartus II" 0 -1 1589801544210 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "mTransmitter:mTransmitter\|current_state.idle~0 " "Destination node mTransmitter:mTransmitter\|current_state.idle~0" {  } { { "mTransmitter.vhd" "" { Text "D:/Tsinghua/2020Spring/DigitalLogicDesign/LightCube/MyCode/Music3D_Volume/mTransmitter.vhd" 43 -1 0 } } { "d:/programs/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/programs/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { mTransmitter:mTransmitter|current_state.idle~0 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/Tsinghua/2020Spring/DigitalLogicDesign/LightCube/MyCode/Music3D_Volume/" { { 0 { 0 ""} 0 890 9224 9983 0}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Quartus II" 0 -1 1589801544210 ""}  } {  } 0 176356 "Following destination nodes may be non-global or may not use global or regional clocks" 0 0 "Quartus II" 0 -1 1589801544210 ""}  } { { "mTransmitter.vhd" "" { Text "D:/Tsinghua/2020Spring/DigitalLogicDesign/LightCube/MyCode/Music3D_Volume/mTransmitter.vhd" 43 -1 0 } } { "d:/programs/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/programs/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { mTransmitter:mTransmitter|current_state.finish } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/Tsinghua/2020Spring/DigitalLogicDesign/LightCube/MyCode/Music3D_Volume/" { { 0 { 0 ""} 0 305 9224 9983 0}  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1589801544210 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "mTransmitter:mTransmitter\|mTXD:txd\|TX_current_stat.start  " "Automatically promoted node mTransmitter:mTransmitter\|mTXD:txd\|TX_current_stat.start " { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock " "Automatically promoted destinations to use location or clock signal Global Clock" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Quartus II" 0 -1 1589801544211 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS" "" "Following destination nodes may be non-global or may not use global or regional clocks" { { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "mTransmitter:mTransmitter\|mTXD:txd\|Selector2~0 " "Destination node mTransmitter:mTransmitter\|mTXD:txd\|Selector2~0" {  } { { "mTXD.vhd" "" { Text "D:/Tsinghua/2020Spring/DigitalLogicDesign/LightCube/MyCode/Music3D_Volume/mTXD.vhd" 60 -1 0 } } { "d:/programs/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/programs/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { mTransmitter:mTransmitter|mTXD:txd|Selector2~0 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/Tsinghua/2020Spring/DigitalLogicDesign/LightCube/MyCode/Music3D_Volume/" { { 0 { 0 ""} 0 718 9224 9983 0}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Quartus II" 0 -1 1589801544211 ""}  } {  } 0 176356 "Following destination nodes may be non-global or may not use global or regional clocks" 0 0 "Quartus II" 0 -1 1589801544211 ""}  } { { "mTXD.vhd" "" { Text "D:/Tsinghua/2020Spring/DigitalLogicDesign/LightCube/MyCode/Music3D_Volume/mTXD.vhd" 36 -1 0 } } { "d:/programs/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/programs/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { mTransmitter:mTransmitter|mTXD:txd|TX_current_stat.start } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/Tsinghua/2020Spring/DigitalLogicDesign/LightCube/MyCode/Music3D_Volume/" { { 0 { 0 ""} 0 175 9224 9983 0}  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1589801544211 ""}
{ "Info" "IFSAC_FSAC_REGISTER_PACKING_START_REGPACKING_INFO" "" "Starting register packing" {  } {  } 0 176233 "Starting register packing" 0 0 "Fitter" 0 -1 1589801544320 ""}
{ "Extra Info" "IFSAC_FSAC_START_REG_LOCATION_PROCESSING" "" "Performing register packing on registers with non-logic cell location assignments" {  } {  } 1 176273 "Performing register packing on registers with non-logic cell location assignments" 1 0 "Fitter" 0 -1 1589801544321 ""}
{ "Extra Info" "IFSAC_FSAC_FINISH_REG_LOCATION_PROCESSING" "" "Completed register packing on registers with non-logic cell location assignments" {  } {  } 1 176274 "Completed register packing on registers with non-logic cell location assignments" 1 0 "Fitter" 0 -1 1589801544321 ""}
{ "Extra Info" "IFSAC_FSAC_REGISTER_PACKING_BEGIN_FAST_REGISTER_INFO" "" "Started Fast Input/Output/OE register processing" {  } {  } 1 176236 "Started Fast Input/Output/OE register processing" 1 0 "Fitter" 0 -1 1589801544322 ""}
{ "Extra Info" "IFSAC_FSAC_REGISTER_PACKING_FINISH_FAST_REGISTER_INFO" "" "Finished Fast Input/Output/OE register processing" {  } {  } 1 176237 "Finished Fast Input/Output/OE register processing" 1 0 "Fitter" 0 -1 1589801544324 ""}
{ "Extra Info" "IFSAC_FSAC_START_MAC_SCAN_CHAIN_INFERENCING" "" "Start inferring scan chains for DSP blocks" {  } {  } 1 176238 "Start inferring scan chains for DSP blocks" 1 0 "Fitter" 0 -1 1589801544324 ""}
{ "Extra Info" "IFSAC_FSAC_FINISH_MAC_SCAN_CHAIN_INFERENCING" "" "Inferring scan chains for DSP blocks is complete" {  } {  } 1 176239 "Inferring scan chains for DSP blocks is complete" 1 0 "Fitter" 0 -1 1589801544325 ""}
{ "Extra Info" "IFSAC_FSAC_START_IO_MULT_RAM_PACKING" "" "Moving registers into I/O cells, Multiplier Blocks, and RAM blocks to improve timing and density" {  } {  } 1 176248 "Moving registers into I/O cells, Multiplier Blocks, and RAM blocks to improve timing and density" 1 0 "Fitter" 0 -1 1589801544325 ""}
{ "Extra Info" "IFSAC_FSAC_FINISH_IO_MULT_RAM_PACKING" "" "Finished moving registers into I/O cells, Multiplier Blocks, and RAM blocks" {  } {  } 1 176249 "Finished moving registers into I/O cells, Multiplier Blocks, and RAM blocks" 1 0 "Fitter" 0 -1 1589801544354 ""}
{ "Info" "IFSAC_FSAC_REGISTER_PACKING_FINISH_REGPACKING_INFO" "" "Finished register packing" { { "Extra Info" "IFSAC_NO_REGISTERS_WERE_PACKED" "" "No registers were packed into other blocks" {  } {  } 1 176219 "No registers were packed into other blocks" 0 0 "Quartus II" 0 -1 1589801544355 ""}  } {  } 0 176235 "Finished register packing" 0 0 "Fitter" 0 -1 1589801544355 ""}
{ "Info" "IFSAC_FSAC_IO_BANK_PIN_GROUP_STATISTICS" "I/O pins that need to be placed that use the same VCCIO and VREF, before I/O pin placement " "Statistics of I/O pins that need to be placed that use the same VCCIO and VREF, before I/O pin placement" { { "Info" "IFSAC_FSAC_SINGLE_IOC_GROUP_STATISTICS" "5 unused 3.3V 2 3 0 " "Number of I/O pins in group: 5 (unused VREF, 3.3V VCCIO, 2 input, 3 output, 0 bidirectional)" { { "Info" "IFSAC_FSAC_IO_STDS_IN_IOC_GROUP" "3.3-V LVTTL. " "I/O standards used: 3.3-V LVTTL." {  } {  } 0 176212 "I/O standards used: %1!s!" 0 0 "Quartus II" 0 -1 1589801544357 ""}  } {  } 0 176211 "Number of I/O pins in group: %1!d! (%2!s! VREF, %3!s! VCCIO, %4!d! input, %5!d! output, %6!d! bidirectional)" 0 0 "Quartus II" 0 -1 1589801544357 ""}  } {  } 0 176214 "Statistics of %1!s!" 0 0 "Fitter" 0 -1 1589801544357 ""}
{ "Info" "IFSAC_FSAC_IO_STATS_BEFORE_AFTER_PLACEMENT" "before " "I/O bank details before I/O pin placement" { { "Info" "IFSAC_FSAC_IO_BANK_PIN_GROUP_STATISTICS" "I/O banks " "Statistics of I/O banks" { { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "1 does not use undetermined 1 58 " "I/O bank number 1 does not use VREF pins and has undetermined VCCIO pins. 1 total pin(s) used --  58 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "Quartus II" 0 -1 1589801544359 ""} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "2 does not use undetermined 4 51 " "I/O bank number 2 does not use VREF pins and has undetermined VCCIO pins. 4 total pin(s) used --  51 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "Quartus II" 0 -1 1589801544359 ""} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "3 does not use undetermined 0 46 " "I/O bank number 3 does not use VREF pins and has undetermined VCCIO pins. 0 total pin(s) used --  46 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "Quartus II" 0 -1 1589801544359 ""} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "4 does not use undetermined 0 50 " "I/O bank number 4 does not use VREF pins and has undetermined VCCIO pins. 0 total pin(s) used --  50 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "Quartus II" 0 -1 1589801544359 ""} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "5 does not use undetermined 0 62 " "I/O bank number 5 does not use VREF pins and has undetermined VCCIO pins. 0 total pin(s) used --  62 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "Quartus II" 0 -1 1589801544359 ""} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "6 does not use undetermined 1 53 " "I/O bank number 6 does not use VREF pins and has undetermined VCCIO pins. 1 total pin(s) used --  53 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "Quartus II" 0 -1 1589801544359 ""} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "7 does not use undetermined 0 50 " "I/O bank number 7 does not use VREF pins and has undetermined VCCIO pins. 0 total pin(s) used --  50 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "Quartus II" 0 -1 1589801544359 ""} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "8 does not use undetermined 0 46 " "I/O bank number 8 does not use VREF pins and has undetermined VCCIO pins. 0 total pin(s) used --  46 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "Quartus II" 0 -1 1589801544359 ""}  } {  } 0 176214 "Statistics of %1!s!" 0 0 "Quartus II" 0 -1 1589801544359 ""}  } {  } 0 176215 "I/O bank details %1!s! I/O pin placement" 0 0 "Fitter" 0 -1 1589801544359 ""}
{ "Info" "IFITCC_FITTER_PREPARATION_END" "00:00:01 " "Fitter preparation operations ending: elapsed time is 00:00:01" {  } {  } 0 171121 "Fitter preparation operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1589801544376 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_PREP_START" "" "Fitter placement preparation operations beginning" {  } {  } 0 170189 "Fitter placement preparation operations beginning" 0 0 "Fitter" 0 -1 1589801545624 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_PREP_END" "00:00:00 " "Fitter placement preparation operations ending: elapsed time is 00:00:00" {  } {  } 0 170190 "Fitter placement preparation operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1589801545883 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_START" "" "Fitter placement operations beginning" {  } {  } 0 170191 "Fitter placement operations beginning" 0 0 "Fitter" 0 -1 1589801545892 ""}
{ "Info" "IFITAPI_FITAPI_INFO_VPR_PLACEMENT_FINISH" "" "Fitter placement was successful" {  } {  } 0 170137 "Fitter placement was successful" 0 0 "Fitter" 0 -1 1589801547332 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_END" "00:00:01 " "Fitter placement operations ending: elapsed time is 00:00:01" {  } {  } 0 170192 "Fitter placement operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1589801547332 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_ROUTING_START" "" "Fitter routing operations beginning" {  } {  } 0 170193 "Fitter routing operations beginning" 0 0 "Fitter" 0 -1 1589801547437 ""}
{ "Info" "IFITAPI_FITAPI_VPR_PERCENT_ROUTING_RESOURCE_USAGE" "0 " "Router estimated average interconnect usage is 0% of the available device resources" { { "Info" "IFITAPI_FITAPI_VPR_PEAK_ROUTING_REGION" "1 X48_Y39 X59_Y51 " "Router estimated peak interconnect usage is 1% of the available device resources in the region that extends from location X48_Y39 to location X59_Y51" {  } { { "loc" "" { Generic "D:/Tsinghua/2020Spring/DigitalLogicDesign/LightCube/MyCode/Music3D_Volume/" { { 1 { 0 "Router estimated peak interconnect usage is 1% of the available device resources in the region that extends from location X48_Y39 to location X59_Y51"} { { 11 { 0 "Router estimated peak interconnect usage is 1% of the available device resources in the region that extends from location X48_Y39 to location X59_Y51"} 48 39 12 13 }  }  }  }  } }  } 0 170196 "Router estimated peak interconnect usage is %1!d!%% of the available device resources in the region that extends from location %2!s! to location %3!s!" 0 0 "Quartus II" 0 -1 1589801548487 ""}  } {  } 0 170195 "Router estimated average interconnect usage is %1!d!%% of the available device resources" 0 0 "Fitter" 0 -1 1589801548487 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_ROUTING_END" "00:00:01 " "Fitter routing operations ending: elapsed time is 00:00:01" {  } {  } 0 170194 "Fitter routing operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1589801549575 ""}
{ "Info" "IFITAPI_FITAPI_VPR_AUTO_FIT_ENABLED_AND_USED" "" "The Fitter performed an Auto Fit compilation.  Optimizations were skipped to reduce compilation time." { { "Info" "IFITAPI_FITAPI_VPR_AUTO_FIT_ENABLED_AND_USED_FOR_ROUTABILITY" "" "Optimizations that may affect the design's routability were skipped" {  } {  } 0 170201 "Optimizations that may affect the design's routability were skipped" 0 0 "Quartus II" 0 -1 1589801549577 ""}  } {  } 0 170199 "The Fitter performed an Auto Fit compilation.  Optimizations were skipped to reduce compilation time." 0 0 "Fitter" 0 -1 1589801549577 ""}
{ "Info" "IVPR20K_VPR_TIMING_ANALYSIS_TIME" "0.72 " "Total time spent on timing analysis during the Fitter is 0.72 seconds." {  } {  } 0 11888 "Total time spent on timing analysis during the Fitter is %1!s! seconds." 0 0 "Fitter" 0 -1 1589801549596 ""}
{ "Info" "IDAT_DAT_STARTED" "" "Started post-fitting delay annotation" {  } {  } 0 306004 "Started post-fitting delay annotation" 0 0 "Fitter" 0 -1 1589801549599 ""}
{ "Warning" "WDAT_NO_LOADING_SPECIFIED_ONE_OR_MORE_PINS" "3 " "Found 3 output pins without output pin load capacitance assignment" { { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "I2C_SDAT 0 " "Pin \"I2C_SDAT\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1589801549613 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "tx_out 0 " "Pin \"tx_out\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1589801549613 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "oI2C_SCLK 0 " "Pin \"oI2C_SCLK\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1589801549613 ""}  } {  } 0 306006 "Found %1!d! output pins without output pin load capacitance assignment" 0 0 "Fitter" 0 -1 1589801549613 ""}
{ "Info" "IDAT_DAT_COMPLETED" "" "Delay annotation completed successfully" {  } {  } 0 306005 "Delay annotation completed successfully" 0 0 "Fitter" 0 -1 1589801549788 ""}
{ "Info" "IDAT_DAT_STARTED" "" "Started post-fitting delay annotation" {  } {  } 0 306004 "Started post-fitting delay annotation" 0 0 "Fitter" 0 -1 1589801549827 ""}
{ "Info" "IDAT_DAT_COMPLETED" "" "Delay annotation completed successfully" {  } {  } 0 306005 "Delay annotation completed successfully" 0 0 "Fitter" 0 -1 1589801550003 ""}
{ "Info" "IFITCC_FITTER_POST_OPERATION_END" "00:00:01 " "Fitter post-fit operations ending: elapsed time is 00:00:01" {  } {  } 0 11218 "Fitter post-fit operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1589801550515 ""}
{ "Warning" "WFIOMGR_RESERVE_ASSIGNMENT_FOR_UNUSED_PINS_IS_DEFAULT" "As output driving ground " "The Reserve All Unused Pins setting has not been specified, and will default to 'As output driving ground'." {  } {  } 0 169174 "The Reserve All Unused Pins setting has not been specified, and will default to '%1!s!'." 0 0 "Fitter" 0 -1 1589801550654 ""}
{ "Info" "IRDB_WROTE_SUPPRESSED_MSGS" "D:/Tsinghua/2020Spring/DigitalLogicDesign/LightCube/MyCode/Music3D_Volume/output_files/top.fit.smsg " "Generated suppressed messages file D:/Tsinghua/2020Spring/DigitalLogicDesign/LightCube/MyCode/Music3D_Volume/output_files/top.fit.smsg" {  } {  } 0 144001 "Generated suppressed messages file %1!s!" 0 0 "Fitter" 0 -1 1589801550789 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Fitter 0 s 6 s Quartus II 64-Bit " "Quartus II 64-Bit Fitter was successful. 0 errors, 6 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "5347 " "Peak virtual memory: 5347 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Quartus II" 0 -1 1589801551129 ""} { "Info" "IQEXE_END_BANNER_TIME" "Mon May 18 19:32:31 2020 " "Processing ended: Mon May 18 19:32:31 2020" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Quartus II" 0 -1 1589801551129 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:09 " "Elapsed time: 00:00:09" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Quartus II" 0 -1 1589801551129 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:14 " "Total CPU time (on all processors): 00:00:14" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Quartus II" 0 -1 1589801551129 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Fitter" 0 -1 1589801551129 ""}
