{"vcs1":{"timestamp_begin":1739440453.230045004, "rt":0.27, "ut":0.11, "st":0.12}}
{"vcselab":{"timestamp_begin":1739440453.583116948, "rt":0.25, "ut":0.17, "st":0.07}}
{"link":{"timestamp_begin":1739440453.891569454, "rt":0.15, "ut":0.07, "st":0.08}}
{"SNPS_VCS_INTERNAL_ROOT_START_TIME": 1739440453.002517198}
{"VCS_COMP_START_TIME": 1739440453.002517198}
{"VCS_COMP_END_TIME": 1739440454.114439496}
{"VCS_USER_OPTIONS": "-sverilog top.sv -o sim"}
{"vcs1": {"peak_mem": 265536}}
{"vcselab": {"peak_mem": 150344}}
