#! /opt/homebrew/Cellar/icarus-verilog/12.0/bin/vvp
:ivl_version "12.0 (stable)";
:ivl_delay_selection "TYPICAL";
:vpi_time_precision - 12;
:vpi_module "/opt/homebrew/Cellar/icarus-verilog/12.0/lib/ivl/system.vpi";
:vpi_module "/opt/homebrew/Cellar/icarus-verilog/12.0/lib/ivl/vhdl_sys.vpi";
:vpi_module "/opt/homebrew/Cellar/icarus-verilog/12.0/lib/ivl/vhdl_textio.vpi";
:vpi_module "/opt/homebrew/Cellar/icarus-verilog/12.0/lib/ivl/v2005_math.vpi";
:vpi_module "/opt/homebrew/Cellar/icarus-verilog/12.0/lib/ivl/va_math.vpi";
:vpi_module "/opt/homebrew/Cellar/icarus-verilog/12.0/lib/ivl/v2009.vpi";
S_0x139f1d120 .scope package, "$unit" "$unit" 2 1;
 .timescale 0 0;
enum0x139f18d50 .enum4 (4)
   "OP_ADD" 4'b0000,
   "OP_SUB" 4'b0001,
   "OP_LD" 4'b0010,
   "OP_ST" 4'b0011,
   "OP_INC" 4'b0100,
   "OP_DEC" 4'b0101,
   "OP_AND" 4'b0110,
   "OP_OR" 4'b0111,
   "OP_XOR" 4'b1000,
   "OP_NOT" 4'b1001,
   "OP_SHL" 4'b1010,
   "OP_SHR" 4'b1011,
   "OP_NOP" 4'b1100,
   "OP_HLT" 4'b1101,
   "OP_JZ" 4'b1110,
   "OP_JNZ" 4'b1111
 ;
S_0x139f1cdc0 .scope module, "ALU_TB" "ALU_TB" 3 3;
 .timescale -9 -12;
P_0x139f1d580 .param/l "CLK_PERIOD" 1 3 7, +C4<00000000000000000000000000001010>;
P_0x139f1d5c0 .param/l "SIZE" 1 3 6, +C4<00000000000000000000000000001000>;
v0x139f38760_0 .var "CE", 0 0;
v0x139f38820_0 .var "OP_CODE", 3 0;
v0x139f388b0_0 .var "carry_in", 0 0;
v0x139f38960_0 .net "carry_out", 0 0, L_0x139f38e70;  1 drivers
v0x139f38a10_0 .var "clk", 0 0;
v0x139f38ae0_0 .var/i "file_handle", 31 0;
v0x139f38b70_0 .var "left_operand", 7 0;
v0x139f38c00_0 .net "op_out", 7 0, L_0x139f38f20;  1 drivers
v0x139f38cb0_0 .var "right_operand", 7 0;
v0x139f38de0_0 .var "rstn", 0 0;
E_0x139f0d6e0 .event posedge, v0x139f38a10_0;
S_0x139f0c280 .scope module, "DUT" "ALU" 3 24, 4 6 0, S_0x139f1cdc0;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "CE";
    .port_info 1 /INPUT 4 "OP_CODE";
    .port_info 2 /INPUT 8 "left_operand";
    .port_info 3 /INPUT 8 "right_operand";
    .port_info 4 /INPUT 1 "carry_in";
    .port_info 5 /OUTPUT 1 "zero_flag";
    .port_info 6 /OUTPUT 1 "carry_out";
    .port_info 7 /OUTPUT 8 "op_out";
P_0x139f0dd10 .param/l "SIZE" 0 4 7, +C4<00000000000000000000000000001000>;
L_0x139f38e70 .functor BUFZ 1, v0x139f381e0_0, C4<0>, C4<0>, C4<0>;
L_0x139f38f20 .functor BUFZ 8, v0x139f383e0_0, C4<00000000>, C4<00000000>, C4<00000000>;
L_0x139f38fd0 .functor BUFZ 1, v0x139f38640_0, C4<0>, C4<0>, C4<0>;
v0x139f22ee0_0 .net "CE", 0 0, v0x139f38760_0;  1 drivers
v0x139f38020_0 .net "OP_CODE", 3 0, v0x139f38820_0;  1 drivers
v0x139f380c0_0 .net "carry_in", 0 0, v0x139f388b0_0;  1 drivers
v0x139f38150_0 .net "carry_out", 0 0, L_0x139f38e70;  alias, 1 drivers
v0x139f381e0_0 .var "carry_out_w", 0 0;
v0x139f38280_0 .net "left_operand", 7 0, v0x139f38b70_0;  1 drivers
v0x139f38330_0 .net "op_out", 7 0, L_0x139f38f20;  alias, 1 drivers
v0x139f383e0_0 .var "op_out_w", 7 0;
v0x139f38490_0 .net "right_operand", 7 0, v0x139f38cb0_0;  1 drivers
v0x139f385a0_0 .net "zero_flag", 0 0, L_0x139f38fd0;  1 drivers
v0x139f38640_0 .var "zero_flag_w", 0 0;
E_0x139f0daf0/0 .event anyedge, v0x139f22ee0_0, v0x139f38020_0, v0x139f38280_0, v0x139f38490_0;
E_0x139f0daf0/1 .event anyedge, v0x139f380c0_0, v0x139f385a0_0;
E_0x139f0daf0 .event/or E_0x139f0daf0/0, E_0x139f0daf0/1;
    .scope S_0x139f0c280;
T_0 ;
    %wait E_0x139f0daf0;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x139f381e0_0, 0, 1;
    %pushi/vec4 0, 0, 8;
    %store/vec4 v0x139f383e0_0, 0, 8;
    %load/vec4 v0x139f22ee0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_0.0, 8;
    %load/vec4 v0x139f38020_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 4;
    %cmp/u;
    %jmp/1 T_0.2, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 4;
    %cmp/u;
    %jmp/1 T_0.3, 6;
    %dup/vec4;
    %pushi/vec4 6, 0, 4;
    %cmp/u;
    %jmp/1 T_0.4, 6;
    %dup/vec4;
    %pushi/vec4 7, 0, 4;
    %cmp/u;
    %jmp/1 T_0.5, 6;
    %dup/vec4;
    %pushi/vec4 8, 0, 4;
    %cmp/u;
    %jmp/1 T_0.6, 6;
    %dup/vec4;
    %pushi/vec4 9, 0, 4;
    %cmp/u;
    %jmp/1 T_0.7, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 4;
    %cmp/u;
    %jmp/1 T_0.8, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 4;
    %cmp/u;
    %jmp/1 T_0.9, 6;
    %dup/vec4;
    %pushi/vec4 4, 0, 4;
    %cmp/u;
    %jmp/1 T_0.10, 6;
    %dup/vec4;
    %pushi/vec4 5, 0, 4;
    %cmp/u;
    %jmp/1 T_0.11, 6;
    %dup/vec4;
    %pushi/vec4 10, 0, 4;
    %cmp/u;
    %jmp/1 T_0.12, 6;
    %dup/vec4;
    %pushi/vec4 11, 0, 4;
    %cmp/u;
    %jmp/1 T_0.13, 6;
    %dup/vec4;
    %pushi/vec4 12, 0, 4;
    %cmp/u;
    %jmp/1 T_0.14, 6;
    %dup/vec4;
    %pushi/vec4 13, 0, 4;
    %cmp/u;
    %jmp/1 T_0.15, 6;
    %dup/vec4;
    %pushi/vec4 14, 0, 4;
    %cmp/u;
    %jmp/1 T_0.16, 6;
    %dup/vec4;
    %pushi/vec4 15, 0, 4;
    %cmp/u;
    %jmp/1 T_0.17, 6;
    %pushi/vec4 0, 255, 8;
    %store/vec4 v0x139f383e0_0, 0, 8;
    %jmp T_0.19;
T_0.2 ;
    %load/vec4 v0x139f38280_0;
    %pad/u 9;
    %load/vec4 v0x139f38490_0;
    %pad/u 9;
    %add;
    %load/vec4 v0x139f380c0_0;
    %pad/u 9;
    %add;
    %split/vec4 8;
    %store/vec4 v0x139f383e0_0, 0, 8;
    %store/vec4 v0x139f381e0_0, 0, 1;
    %jmp T_0.19;
T_0.3 ;
    %load/vec4 v0x139f38280_0;
    %pad/u 9;
    %load/vec4 v0x139f38490_0;
    %pad/u 9;
    %sub;
    %load/vec4 v0x139f380c0_0;
    %pad/u 9;
    %add;
    %split/vec4 8;
    %store/vec4 v0x139f383e0_0, 0, 8;
    %store/vec4 v0x139f381e0_0, 0, 1;
    %jmp T_0.19;
T_0.4 ;
    %load/vec4 v0x139f38280_0;
    %load/vec4 v0x139f38490_0;
    %and;
    %store/vec4 v0x139f383e0_0, 0, 8;
    %jmp T_0.19;
T_0.5 ;
    %load/vec4 v0x139f38280_0;
    %load/vec4 v0x139f38490_0;
    %or;
    %store/vec4 v0x139f383e0_0, 0, 8;
    %jmp T_0.19;
T_0.6 ;
    %load/vec4 v0x139f38280_0;
    %load/vec4 v0x139f38490_0;
    %xor;
    %store/vec4 v0x139f383e0_0, 0, 8;
    %jmp T_0.19;
T_0.7 ;
    %load/vec4 v0x139f38280_0;
    %inv;
    %store/vec4 v0x139f383e0_0, 0, 8;
    %jmp T_0.19;
T_0.8 ;
    %load/vec4 v0x139f38490_0;
    %store/vec4 v0x139f383e0_0, 0, 8;
    %jmp T_0.19;
T_0.9 ;
    %load/vec4 v0x139f38280_0;
    %store/vec4 v0x139f383e0_0, 0, 8;
    %jmp T_0.19;
T_0.10 ;
    %load/vec4 v0x139f38280_0;
    %addi 1, 0, 8;
    %store/vec4 v0x139f383e0_0, 0, 8;
    %jmp T_0.19;
T_0.11 ;
    %load/vec4 v0x139f38280_0;
    %subi 1, 0, 8;
    %store/vec4 v0x139f383e0_0, 0, 8;
    %jmp T_0.19;
T_0.12 ;
    %load/vec4 v0x139f38280_0;
    %ix/load 4, 1, 0;
    %flag_set/imm 4, 0;
    %shiftl 4;
    %store/vec4 v0x139f383e0_0, 0, 8;
    %jmp T_0.19;
T_0.13 ;
    %load/vec4 v0x139f38280_0;
    %ix/load 4, 1, 0;
    %flag_set/imm 4, 0;
    %shiftr 4;
    %store/vec4 v0x139f383e0_0, 0, 8;
    %jmp T_0.19;
T_0.14 ;
    %pushi/vec4 0, 255, 8;
    %store/vec4 v0x139f383e0_0, 0, 8;
    %jmp T_0.19;
T_0.15 ;
    %pushi/vec4 0, 255, 8;
    %store/vec4 v0x139f383e0_0, 0, 8;
    %jmp T_0.19;
T_0.16 ;
    %load/vec4 v0x139f385a0_0;
    %pad/u 32;
    %cmpi/e 0, 0, 32;
    %jmp/0xz  T_0.20, 4;
    %pushi/vec4 0, 255, 8;
    %store/vec4 v0x139f383e0_0, 0, 8;
T_0.20 ;
    %jmp T_0.19;
T_0.17 ;
    %load/vec4 v0x139f385a0_0;
    %pad/u 32;
    %cmpi/ne 0, 0, 32;
    %jmp/0xz  T_0.22, 4;
    %pushi/vec4 0, 255, 8;
    %store/vec4 v0x139f383e0_0, 0, 8;
T_0.22 ;
    %jmp T_0.19;
T_0.19 ;
    %pop/vec4 1;
T_0.0 ;
    %jmp T_0;
    .thread T_0, $push;
    .scope S_0x139f1cdc0;
T_1 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x139f38a10_0, 0, 1;
T_1.0 ;
    %delay 5000, 0;
    %load/vec4 v0x139f38a10_0;
    %inv;
    %store/vec4 v0x139f38a10_0, 0, 1;
    %jmp T_1.0;
    %end;
    .thread T_1;
    .scope S_0x139f1cdc0;
T_2 ;
    %vpi_call/w 3 43 "$dumpfile", "ALU.vcd" {0 0 0};
    %vpi_call/w 3 44 "$dumpvars", 32'sb00000000000000000000000000000000, S_0x139f1cdc0 {0 0 0};
    %vpi_func 3 47 "$fopen" 32, "simulation.log", "w" {0 0 0};
    %store/vec4 v0x139f38ae0_0, 0, 32;
    %load/vec4 v0x139f38ae0_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_2.0, 8;
    %vpi_call/w 3 49 "$display", "Error: Could not open log file" {0 0 0};
    %vpi_call/w 3 50 "$finish" {0 0 0};
T_2.0 ;
    %vpi_call/w 3 54 "$display", "Starting ALU testbench simulation" {0 0 0};
    %vpi_call/w 3 55 "$fwrite", v0x139f38ae0_0, "Starting ALU testbench simulation\012" {0 0 0};
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x139f38de0_0, 0, 1;
    %delay 20000, 0;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x139f38de0_0, 0, 1;
    %vpi_call/w 3 62 "$display", "Starting Test Phase 1: ADD Operation" {0 0 0};
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x139f38760_0, 0, 1;
    %pushi/vec4 0, 0, 4;
    %store/vec4 v0x139f38820_0, 0, 4;
    %pushi/vec4 1, 0, 8;
    %store/vec4 v0x139f38b70_0, 0, 8;
    %pushi/vec4 1, 0, 8;
    %store/vec4 v0x139f38cb0_0, 0, 8;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x139f388b0_0, 0, 1;
    %pushi/vec4 10, 0, 32;
T_2.2 %dup/vec4;
    %pushi/vec4 0, 0, 32;
    %cmp/s;
    %jmp/1xz T_2.3, 5;
    %jmp/1 T_2.3, 4;
    %pushi/vec4 1, 0, 32;
    %sub;
    %wait E_0x139f0d6e0;
    %jmp T_2.2;
T_2.3 ;
    %pop/vec4 1;
    %vpi_call/w 3 71 "$display", "Starting Test Phase 2: SUB Operation" {0 0 0};
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x139f38760_0, 0, 1;
    %pushi/vec4 1, 0, 4;
    %store/vec4 v0x139f38820_0, 0, 4;
    %pushi/vec4 2, 0, 8;
    %store/vec4 v0x139f38b70_0, 0, 8;
    %pushi/vec4 1, 0, 8;
    %store/vec4 v0x139f38cb0_0, 0, 8;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x139f388b0_0, 0, 1;
    %pushi/vec4 10, 0, 32;
T_2.4 %dup/vec4;
    %pushi/vec4 0, 0, 32;
    %cmp/s;
    %jmp/1xz T_2.5, 5;
    %jmp/1 T_2.5, 4;
    %pushi/vec4 1, 0, 32;
    %sub;
    %wait E_0x139f0d6e0;
    %jmp T_2.4;
T_2.5 ;
    %pop/vec4 1;
    %vpi_call/w 3 80 "$display", "Starting Test Phase 3: AND Operation" {0 0 0};
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x139f38760_0, 0, 1;
    %pushi/vec4 6, 0, 4;
    %store/vec4 v0x139f38820_0, 0, 4;
    %pushi/vec4 255, 0, 8;
    %store/vec4 v0x139f38b70_0, 0, 8;
    %pushi/vec4 85, 0, 8;
    %store/vec4 v0x139f38cb0_0, 0, 8;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x139f388b0_0, 0, 1;
    %pushi/vec4 10, 0, 32;
T_2.6 %dup/vec4;
    %pushi/vec4 0, 0, 32;
    %cmp/s;
    %jmp/1xz T_2.7, 5;
    %jmp/1 T_2.7, 4;
    %pushi/vec4 1, 0, 32;
    %sub;
    %wait E_0x139f0d6e0;
    %jmp T_2.6;
T_2.7 ;
    %pop/vec4 1;
    %vpi_call/w 3 89 "$display", "Starting Test Phase 4: OR Operation" {0 0 0};
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x139f38760_0, 0, 1;
    %pushi/vec4 7, 0, 4;
    %store/vec4 v0x139f38820_0, 0, 4;
    %pushi/vec4 170, 0, 8;
    %store/vec4 v0x139f38b70_0, 0, 8;
    %pushi/vec4 85, 0, 8;
    %store/vec4 v0x139f38cb0_0, 0, 8;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x139f388b0_0, 0, 1;
    %pushi/vec4 10, 0, 32;
T_2.8 %dup/vec4;
    %pushi/vec4 0, 0, 32;
    %cmp/s;
    %jmp/1xz T_2.9, 5;
    %jmp/1 T_2.9, 4;
    %pushi/vec4 1, 0, 32;
    %sub;
    %wait E_0x139f0d6e0;
    %jmp T_2.8;
T_2.9 ;
    %pop/vec4 1;
    %vpi_call/w 3 98 "$display", "Starting Test Phase 5: XOR Operation" {0 0 0};
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x139f38760_0, 0, 1;
    %pushi/vec4 8, 0, 4;
    %store/vec4 v0x139f38820_0, 0, 4;
    %pushi/vec4 170, 0, 8;
    %store/vec4 v0x139f38b70_0, 0, 8;
    %pushi/vec4 85, 0, 8;
    %store/vec4 v0x139f38cb0_0, 0, 8;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x139f388b0_0, 0, 1;
    %pushi/vec4 10, 0, 32;
T_2.10 %dup/vec4;
    %pushi/vec4 0, 0, 32;
    %cmp/s;
    %jmp/1xz T_2.11, 5;
    %jmp/1 T_2.11, 4;
    %pushi/vec4 1, 0, 32;
    %sub;
    %wait E_0x139f0d6e0;
    %jmp T_2.10;
T_2.11 ;
    %pop/vec4 1;
    %vpi_call/w 3 107 "$display", "Starting Test Phase 6: NOT Operation" {0 0 0};
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x139f38760_0, 0, 1;
    %pushi/vec4 9, 0, 4;
    %store/vec4 v0x139f38820_0, 0, 4;
    %pushi/vec4 170, 0, 8;
    %store/vec4 v0x139f38b70_0, 0, 8;
    %pushi/vec4 85, 0, 8;
    %store/vec4 v0x139f38cb0_0, 0, 8;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x139f388b0_0, 0, 1;
    %pushi/vec4 10, 0, 32;
T_2.12 %dup/vec4;
    %pushi/vec4 0, 0, 32;
    %cmp/s;
    %jmp/1xz T_2.13, 5;
    %jmp/1 T_2.13, 4;
    %pushi/vec4 1, 0, 32;
    %sub;
    %wait E_0x139f0d6e0;
    %jmp T_2.12;
T_2.13 ;
    %pop/vec4 1;
    %vpi_call/w 3 116 "$display", "Starting Test Phase 7: LD Operation" {0 0 0};
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x139f38760_0, 0, 1;
    %pushi/vec4 2, 0, 4;
    %store/vec4 v0x139f38820_0, 0, 4;
    %pushi/vec4 170, 0, 8;
    %store/vec4 v0x139f38b70_0, 0, 8;
    %pushi/vec4 85, 0, 8;
    %store/vec4 v0x139f38cb0_0, 0, 8;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x139f388b0_0, 0, 1;
    %pushi/vec4 10, 0, 32;
T_2.14 %dup/vec4;
    %pushi/vec4 0, 0, 32;
    %cmp/s;
    %jmp/1xz T_2.15, 5;
    %jmp/1 T_2.15, 4;
    %pushi/vec4 1, 0, 32;
    %sub;
    %wait E_0x139f0d6e0;
    %jmp T_2.14;
T_2.15 ;
    %pop/vec4 1;
    %vpi_call/w 3 125 "$display", "Starting Test Phase 8: ST Operation" {0 0 0};
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x139f38760_0, 0, 1;
    %pushi/vec4 3, 0, 4;
    %store/vec4 v0x139f38820_0, 0, 4;
    %pushi/vec4 170, 0, 8;
    %store/vec4 v0x139f38b70_0, 0, 8;
    %pushi/vec4 85, 0, 8;
    %store/vec4 v0x139f38cb0_0, 0, 8;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x139f388b0_0, 0, 1;
    %pushi/vec4 10, 0, 32;
T_2.16 %dup/vec4;
    %pushi/vec4 0, 0, 32;
    %cmp/s;
    %jmp/1xz T_2.17, 5;
    %jmp/1 T_2.17, 4;
    %pushi/vec4 1, 0, 32;
    %sub;
    %wait E_0x139f0d6e0;
    %jmp T_2.16;
T_2.17 ;
    %pop/vec4 1;
    %vpi_call/w 3 135 "$display", "Starting Test Phase 9: loop calculation" {0 0 0};
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x139f38760_0, 0, 1;
    %pushi/vec4 0, 0, 4;
    %store/vec4 v0x139f38820_0, 0, 4;
    %pushi/vec4 1, 0, 8;
    %store/vec4 v0x139f38b70_0, 0, 8;
    %pushi/vec4 1, 0, 8;
    %store/vec4 v0x139f38cb0_0, 0, 8;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x139f388b0_0, 0, 1;
    %wait E_0x139f0d6e0;
    %load/vec4 v0x139f38c00_0;
    %store/vec4 v0x139f38cb0_0, 0, 8;
    %pushi/vec4 10, 0, 32;
T_2.18 %dup/vec4;
    %pushi/vec4 0, 0, 32;
    %cmp/s;
    %jmp/1xz T_2.19, 5;
    %jmp/1 T_2.19, 4;
    %pushi/vec4 1, 0, 32;
    %sub;
    %wait E_0x139f0d6e0;
    %jmp T_2.18;
T_2.19 ;
    %pop/vec4 1;
    %vpi_call/w 3 146 "$display", "Starting Test Phase 10: increment value" {0 0 0};
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x139f38760_0, 0, 1;
    %pushi/vec4 4, 0, 4;
    %store/vec4 v0x139f38820_0, 0, 4;
    %pushi/vec4 1, 0, 8;
    %store/vec4 v0x139f38b70_0, 0, 8;
    %pushi/vec4 0, 0, 8;
    %store/vec4 v0x139f38cb0_0, 0, 8;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x139f388b0_0, 0, 1;
    %pushi/vec4 10, 0, 32;
T_2.20 %dup/vec4;
    %pushi/vec4 0, 0, 32;
    %cmp/s;
    %jmp/1xz T_2.21, 5;
    %jmp/1 T_2.21, 4;
    %pushi/vec4 1, 0, 32;
    %sub;
    %wait E_0x139f0d6e0;
    %jmp T_2.20;
T_2.21 ;
    %pop/vec4 1;
    %vpi_call/w 3 155 "$display", "Starting Test Phase 11: decrement value" {0 0 0};
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x139f38760_0, 0, 1;
    %pushi/vec4 5, 0, 4;
    %store/vec4 v0x139f38820_0, 0, 4;
    %pushi/vec4 128, 0, 8;
    %store/vec4 v0x139f38b70_0, 0, 8;
    %pushi/vec4 0, 0, 8;
    %store/vec4 v0x139f38cb0_0, 0, 8;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x139f388b0_0, 0, 1;
    %pushi/vec4 10, 0, 32;
T_2.22 %dup/vec4;
    %pushi/vec4 0, 0, 32;
    %cmp/s;
    %jmp/1xz T_2.23, 5;
    %jmp/1 T_2.23, 4;
    %pushi/vec4 1, 0, 32;
    %sub;
    %wait E_0x139f0d6e0;
    %jmp T_2.22;
T_2.23 ;
    %pop/vec4 1;
    %vpi_call/w 3 164 "$display", "Starting Test Phase 12: bit shift left" {0 0 0};
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x139f38760_0, 0, 1;
    %pushi/vec4 10, 0, 4;
    %store/vec4 v0x139f38820_0, 0, 4;
    %pushi/vec4 16, 0, 8;
    %store/vec4 v0x139f38b70_0, 0, 8;
    %pushi/vec4 1, 0, 8;
    %store/vec4 v0x139f38cb0_0, 0, 8;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x139f388b0_0, 0, 1;
    %pushi/vec4 10, 0, 32;
T_2.24 %dup/vec4;
    %pushi/vec4 0, 0, 32;
    %cmp/s;
    %jmp/1xz T_2.25, 5;
    %jmp/1 T_2.25, 4;
    %pushi/vec4 1, 0, 32;
    %sub;
    %wait E_0x139f0d6e0;
    %jmp T_2.24;
T_2.25 ;
    %pop/vec4 1;
    %vpi_call/w 3 173 "$display", "Starting Test Phase 13: bit shift right" {0 0 0};
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x139f38760_0, 0, 1;
    %pushi/vec4 11, 0, 4;
    %store/vec4 v0x139f38820_0, 0, 4;
    %pushi/vec4 16, 0, 8;
    %store/vec4 v0x139f38b70_0, 0, 8;
    %pushi/vec4 1, 0, 8;
    %store/vec4 v0x139f38cb0_0, 0, 8;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x139f388b0_0, 0, 1;
    %pushi/vec4 10, 0, 32;
T_2.26 %dup/vec4;
    %pushi/vec4 0, 0, 32;
    %cmp/s;
    %jmp/1xz T_2.27, 5;
    %jmp/1 T_2.27, 4;
    %pushi/vec4 1, 0, 32;
    %sub;
    %wait E_0x139f0d6e0;
    %jmp T_2.26;
T_2.27 ;
    %pop/vec4 1;
    %vpi_call/w 3 182 "$display", "Testbench completed at %0t ns", $time {0 0 0};
    %load/vec4 v0x139f38ae0_0;
    %cmpi/ne 0, 0, 32;
    %jmp/0xz  T_2.28, 4;
    %vpi_call/w 3 184 "$fwrite", v0x139f38ae0_0, "Testbench completed at %0t ns\012", $time {0 0 0};
    %vpi_call/w 3 185 "$fclose", v0x139f38ae0_0 {0 0 0};
T_2.28 ;
    %vpi_call/w 3 188 "$finish" {0 0 0};
    %end;
    .thread T_2;
# The file index is used to find the file name in the following table.
:file_names 5;
    "N/A";
    "<interactive>";
    "-";
    "verif/ALU_TB.sv";
    "rtl/ALU.sv";
