// Seed: 698184560
module module_0;
  assign id_1 = id_1;
  always id_2 = 1;
  parameter integer id_3 = -1;
  assign id_1 = 1;
  wire id_4;
  assign module_1.id_2 = 0;
endmodule
module module_1 (
    input tri0 id_0,
    input uwire id_1,
    input tri id_2,
    input supply0 id_3,
    input tri0 id_4,
    output tri id_5
);
  assign id_5 = -1;
  wire id_7, id_8;
  id_9(
      id_4, id_0
  );
  assign id_5 = 1 << 1;
  module_0 modCall_1 ();
endmodule
module module_2 (
    id_1,
    id_2,
    id_3
);
  output wire id_3;
  output wire id_2;
  inout wire id_1;
  if (id_1) logic [7:0] id_4;
  else begin : LABEL_0
    wire id_5;
  end
  module_0 modCall_1 ();
  assign modCall_1.id_2 = 0;
  assign id_4 = id_1;
  assign id_1 = id_4;
  wire id_6 = id_1[1'b0][-1];
  assign id_3 = id_4;
endmodule
