
*** ChampSim Multicore Out-of-Order Simulator ***

Warmup Instructions: 50000000
Simulation Instructions: 50000000
Number of CPUs: 1
LLC sets: 2048
LLC ways: 16
Off-chip DRAM Size: 4096 MB Channels: 1 Width: 64-bit Data Rate: 6400 MT/s
CPU 0 runs ../IPC-traces//server_018.champsimtrace.xz
.xz
NUM_OF_IPS_IN_CRITICAL_IP_TRAINING: 64
NUM_OF_CRITICAL_IP_TRAINING_TABLE_WAYS: 2
NUM_OF_CRITICAL_IP_TRAINING_TABLE_SETS: 32
WOBBLY_CRITICAL_IP_CACHE_SETS: 32
WOBBLY_CRITICAL_IP_CACHE_WAYS: 4
BTB has LRU replacement policy
ITLB has LRU replacement policy
DTLB has LRU replacement policy
STLB has LRU replacement policy
CPU 0 L1I next line prefetcher
L1I has LRU replacement policy
L1D has LRU replacement policy
Bingo PHT WAYS: 16 and PHT_SIZE: 16384
Initialize SRRIP state for L2C
Initialize DRRIP state for LLC
Heartbeat CPU 0 instructions: 10000003 cycles: 3287564 heartbeat IPC: 3.04177 cumulative IPC: 3.04177 (Simulation time: 0 hr 3 min 9 sec) 
Heartbeat CPU 0 instructions: 20000001 cycles: 6570849 heartbeat IPC: 3.04573 cumulative IPC: 3.04375 (Simulation time: 0 hr 5 min 59 sec) 
Heartbeat CPU 0 instructions: 30000001 cycles: 9734228 heartbeat IPC: 3.16118 cumulative IPC: 3.08191 (Simulation time: 0 hr 8 min 36 sec) 
Heartbeat CPU 0 instructions: 40000002 cycles: 12923820 heartbeat IPC: 3.1352 cumulative IPC: 3.09506 (Simulation time: 0 hr 10 min 54 sec) 
Heartbeat CPU 0 instructions: 50000003 cycles: 16201684 heartbeat IPC: 3.05077 cumulative IPC: 3.0861 (Simulation time: 0 hr 13 min 4 sec) 

Warmup complete CPU 0 instructions: 50000003 cycles: 16201684 (Simulation time: 0 hr 13 min 4 sec) 

% increase in all ip prefetch 524.054
% increase in all ip prefetch -10.8919
Heartbeat CPU 0 instructions: 60000000 cycles: 41699563 heartbeat IPC: 0.392189 cumulative IPC: 0.392189 (Simulation time: 0 hr 16 min 47 sec) 
Heartbeat CPU 0 instructions: 70000000 cycles: 66976130 heartbeat IPC: 0.395623 cumulative IPC: 0.393899 (Simulation time: 0 hr 20 min 33 sec) 
Heartbeat CPU 0 instructions: 80000000 cycles: 91398773 heartbeat IPC: 0.409456 cumulative IPC: 0.398952 (Simulation time: 0 hr 24 min 6 sec) 
Heartbeat CPU 0 instructions: 90000000 cycles: 115310112 heartbeat IPC: 0.418212 cumulative IPC: 0.403598 (Simulation time: 0 hr 27 min 55 sec) 
Heartbeat CPU 0 instructions: 100000001 cycles: 139099915 heartbeat IPC: 0.420348 cumulative IPC: 0.406841 (Simulation time: 0 hr 30 min 59 sec) 
Finished CPU 0 instructions: 50000002 cycles: 122898232 cumulative IPC: 0.406841 (Simulation time: 0 hr 30 min 59 sec) 

ChampSim completed all CPUs

Region of Interest Statistics

CPU 0 cumulative IPC: 0.406841 instructions: 50000002 cycles: 122898232

CPU 0 Average Load ROB stall cycles: 3.63008e+07
CPU 0 Fraction of times ROB stalled by Loads: 46.1066
CPU 0 Percentage of Load stall cycles in Total stall cycles: 2.43824e+08
Issued all: 68937487
Issued LT all: 63643837
rob_not_full_when_issued_lt_all: 16885544
Issued LT one: 57833282
rob_not_full_when_issued_lt_one: 12874802
critical_ip_candidate_identification_operations: 6519926
critical_ip_candidate_identification_operation_per_cycle: 0.0530514
 Total stall cycles: 105266602
 Total load stall cycles: 256664916522366
Unique Load IPs: 6266
CPU 0 NUM of IPS identified critical: 12
CPU 0 Num of Load IPs stalling ROB: 4969
Threshold modification factor: -1
Max PIST entries: 64
Min PIST entries: 0
Avg PIST entries: 32
Trouble in retire width: 0.806612
MaC = Marked as critical.
lt_50_percent_before_Mac: 11
gt_90_percent_before_Mac: 0
gt_75_percent_before_Mac: 0
gt_50_percent_before_Mac: 1
stall_proportion_bin_same_before_after: 0
stall_proportion_bin_lower_before_after: 0
stall_proportion_bin_upper_before_after: 0
average_stall_proportion_before: 0.0558204
average_stall_proportion_after: 0.0460601
Critical IP stalls, total frequency: 1486616
Non-critical IP stalls, total frequency: 1773347
Total Freq all stalling IPs: 3259963
Critical_IP_Detector_Accuracy_70: 1
Critical_IP_Detector_Accuracy_80: 1
Critical_IP_Detector_Accuracy_90: 1
Critical_IP_Detector_Coverage_70: 0.0736196
Critical_IP_Detector_Coverage_80: 0.0394737
Critical_IP_Detector_Coverage_90: 0.0247934
stat_90_percent_critical_ip_stalls_freq: 2934569
stat_90_percent_non_critical_ip_stalls_freq: 325394
AVERAGE_ROB_Occupancy_90_Percent_Critical_IP_Stalls: 204.387
AVERAGE_ROB_Occupancy_90_Percent_Non_Critical_IP_Stalls: 109.507
Critical_IP_ROB_Stalls_Bucket_0: 7974
Non-critical_IP_ROB_Stalls_Bucket_0: 476466
Critical_IP_ROB_Stalls_Bucket_1: 39585
Non-critical_IP_ROB_Stalls_Bucket_1: 568931
Critical_IP_ROB_Stalls_Bucket_2: 91704
Non-critical_IP_ROB_Stalls_Bucket_2: 354852
Critical_IP_ROB_Stalls_Bucket_3: 120501
Non-critical_IP_ROB_Stalls_Bucket_3: 148954
Critical_IP_ROB_Stalls_Bucket_4: 104708
Non-critical_IP_ROB_Stalls_Bucket_4: 64981
Critical_IP_ROB_Stalls_Bucket_5: 98820
Non-critical_IP_ROB_Stalls_Bucket_5: 48500
Critical_IP_ROB_Stalls_Bucket_6: 1023324
Non-critical_IP_ROB_Stalls_Bucket_6: 110663
0 => IPs accounting for >50 percent of stalls, 1 => 55, 2 => 60, 3 => 65 and so on till 90.
percent50: 50.3739 num IPs:  11
percent55: 55.0476 num IPs: 26
percent60: 60.059 num IPs: 54
percent65: 65.0897 num IPs: 96
percent70: 70.07 num IPs: 163
percent75: 75.0089 num IPs: 232
percent80: 80.0349 num IPs: 304
percent85: 85.0271 num IPs: 383
percent90: 90.0184 num IPs: 484
Critical_ROB_Stalls_Percent_0_Bucket_0: 36520
Non-critical_ROB_Stalls_Percent_0_Bucket_0: 447920
Critical_ROB_Stalls_Percent_0_Bucket_1: 108017
Non-critical_ROB_Stalls_Percent_0_Bucket_1: 500499
Critical_ROB_Stalls_Percent_0_Bucket_2: 141523
Non-critical_ROB_Stalls_Percent_0_Bucket_2: 305033
Critical_ROB_Stalls_Percent_0_Bucket_3: 131192
Non-critical_ROB_Stalls_Percent_0_Bucket_3: 138263
Critical_ROB_Stalls_Percent_0_Bucket_4: 111964
Non-critical_ROB_Stalls_Percent_0_Bucket_4: 57725
Critical_ROB_Stalls_Percent_0_Bucket_5: 102156
Non-critical_ROB_Stalls_Percent_0_Bucket_5: 45164
Critical_ROB_Stalls_Percent_0_Bucket_6: 1010797
Non-critical_ROB_Stalls_Percent_0_Bucket_6: 123190
Critical_ROB_Stalls_Percent_1_Bucket_0: 90489
Non-critical_ROB_Stalls_Percent_1_Bucket_0: 393951
Critical_ROB_Stalls_Percent_1_Bucket_1: 159824
Non-critical_ROB_Stalls_Percent_1_Bucket_1: 448692
Critical_ROB_Stalls_Percent_1_Bucket_2: 159456
Non-critical_ROB_Stalls_Percent_1_Bucket_2: 287100
Critical_ROB_Stalls_Percent_1_Bucket_3: 150740
Non-critical_ROB_Stalls_Percent_1_Bucket_3: 118715
Critical_ROB_Stalls_Percent_1_Bucket_4: 116419
Non-critical_ROB_Stalls_Percent_1_Bucket_4: 53270
Critical_ROB_Stalls_Percent_1_Bucket_5: 104646
Non-critical_ROB_Stalls_Percent_1_Bucket_5: 42674
Critical_ROB_Stalls_Percent_1_Bucket_6: 1012956
Non-critical_ROB_Stalls_Percent_1_Bucket_6: 121031
Critical_ROB_Stalls_Percent_2_Bucket_0: 153162
Non-critical_ROB_Stalls_Percent_2_Bucket_0: 331278
Critical_ROB_Stalls_Percent_2_Bucket_1: 189429
Non-critical_ROB_Stalls_Percent_2_Bucket_1: 419087
Critical_ROB_Stalls_Percent_2_Bucket_2: 187486
Non-critical_ROB_Stalls_Percent_2_Bucket_2: 259070
Critical_ROB_Stalls_Percent_2_Bucket_3: 158271
Non-critical_ROB_Stalls_Percent_2_Bucket_3: 111184
Critical_ROB_Stalls_Percent_2_Bucket_4: 119211
Non-critical_ROB_Stalls_Percent_2_Bucket_4: 50478
Critical_ROB_Stalls_Percent_2_Bucket_5: 109622
Non-critical_ROB_Stalls_Percent_2_Bucket_5: 37698
Critical_ROB_Stalls_Percent_2_Bucket_6: 1040719
Non-critical_ROB_Stalls_Percent_2_Bucket_6: 93268
Critical_ROB_Stalls_Percent_3_Bucket_0: 195671
Non-critical_ROB_Stalls_Percent_3_Bucket_0: 288769
Critical_ROB_Stalls_Percent_3_Bucket_1: 233725
Non-critical_ROB_Stalls_Percent_3_Bucket_1: 374791
Critical_ROB_Stalls_Percent_3_Bucket_2: 222941
Non-critical_ROB_Stalls_Percent_3_Bucket_2: 223615
Critical_ROB_Stalls_Percent_3_Bucket_3: 167292
Non-critical_ROB_Stalls_Percent_3_Bucket_3: 102163
Critical_ROB_Stalls_Percent_3_Bucket_4: 126516
Non-critical_ROB_Stalls_Percent_3_Bucket_4: 43173
Critical_ROB_Stalls_Percent_3_Bucket_5: 116557
Non-critical_ROB_Stalls_Percent_3_Bucket_5: 30763
Critical_ROB_Stalls_Percent_3_Bucket_6: 1059199
Non-critical_ROB_Stalls_Percent_3_Bucket_6: 74788
Critical_ROB_Stalls_Percent_4_Bucket_0: 224855
Non-critical_ROB_Stalls_Percent_4_Bucket_0: 259585
Critical_ROB_Stalls_Percent_4_Bucket_1: 283213
Non-critical_ROB_Stalls_Percent_4_Bucket_1: 325303
Critical_ROB_Stalls_Percent_4_Bucket_2: 261148
Non-critical_ROB_Stalls_Percent_4_Bucket_2: 185408
Critical_ROB_Stalls_Percent_4_Bucket_3: 190758
Non-critical_ROB_Stalls_Percent_4_Bucket_3: 78697
Critical_ROB_Stalls_Percent_4_Bucket_4: 132823
Non-critical_ROB_Stalls_Percent_4_Bucket_4: 36866
Critical_ROB_Stalls_Percent_4_Bucket_5: 122777
Non-critical_ROB_Stalls_Percent_4_Bucket_5: 24543
Critical_ROB_Stalls_Percent_4_Bucket_6: 1068684
Non-critical_ROB_Stalls_Percent_4_Bucket_6: 65303
Critical_ROB_Stalls_Percent_5_Bucket_0: 251743
Non-critical_ROB_Stalls_Percent_5_Bucket_0: 232697
Critical_ROB_Stalls_Percent_5_Bucket_1: 344464
Non-critical_ROB_Stalls_Percent_5_Bucket_1: 264052
Critical_ROB_Stalls_Percent_5_Bucket_2: 295157
Non-critical_ROB_Stalls_Percent_5_Bucket_2: 151399
Critical_ROB_Stalls_Percent_5_Bucket_3: 205876
Non-critical_ROB_Stalls_Percent_5_Bucket_3: 63579
Critical_ROB_Stalls_Percent_5_Bucket_4: 147918
Non-critical_ROB_Stalls_Percent_5_Bucket_4: 21771
Critical_ROB_Stalls_Percent_5_Bucket_5: 129042
Non-critical_ROB_Stalls_Percent_5_Bucket_5: 18278
Critical_ROB_Stalls_Percent_5_Bucket_6: 1071068
Non-critical_ROB_Stalls_Percent_5_Bucket_6: 62919
Critical_ROB_Stalls_Percent_6_Bucket_0: 292228
Non-critical_ROB_Stalls_Percent_6_Bucket_0: 192212
Critical_ROB_Stalls_Percent_6_Bucket_1: 416106
Non-critical_ROB_Stalls_Percent_6_Bucket_1: 192410
Critical_ROB_Stalls_Percent_6_Bucket_2: 323863
Non-critical_ROB_Stalls_Percent_6_Bucket_2: 122693
Critical_ROB_Stalls_Percent_6_Bucket_3: 217945
Non-critical_ROB_Stalls_Percent_6_Bucket_3: 51510
Critical_ROB_Stalls_Percent_6_Bucket_4: 149752
Non-critical_ROB_Stalls_Percent_6_Bucket_4: 19937
Critical_ROB_Stalls_Percent_6_Bucket_5: 130832
Non-critical_ROB_Stalls_Percent_6_Bucket_5: 16488
Critical_ROB_Stalls_Percent_6_Bucket_6: 1078387
Non-critical_ROB_Stalls_Percent_6_Bucket_6: 55600
Critical_ROB_Stalls_Percent_7_Bucket_0: 335478
Non-critical_ROB_Stalls_Percent_7_Bucket_0: 148962
Critical_ROB_Stalls_Percent_7_Bucket_1: 461449
Non-critical_ROB_Stalls_Percent_7_Bucket_1: 147067
Critical_ROB_Stalls_Percent_7_Bucket_2: 369852
Non-critical_ROB_Stalls_Percent_7_Bucket_2: 76704
Critical_ROB_Stalls_Percent_7_Bucket_3: 231647
Non-critical_ROB_Stalls_Percent_7_Bucket_3: 37808
Critical_ROB_Stalls_Percent_7_Bucket_4: 154415
Non-critical_ROB_Stalls_Percent_7_Bucket_4: 15274
Critical_ROB_Stalls_Percent_7_Bucket_5: 133515
Non-critical_ROB_Stalls_Percent_7_Bucket_5: 13805
Critical_ROB_Stalls_Percent_7_Bucket_6: 1085499
Non-critical_ROB_Stalls_Percent_7_Bucket_6: 48488
Critical_ROB_Stalls_Percent_8_Bucket_0: 384746
Non-critical_ROB_Stalls_Percent_8_Bucket_0: 99694
Critical_ROB_Stalls_Percent_8_Bucket_1: 510497
Non-critical_ROB_Stalls_Percent_8_Bucket_1: 98019
Critical_ROB_Stalls_Percent_8_Bucket_2: 394308
Non-critical_ROB_Stalls_Percent_8_Bucket_2: 52248
Critical_ROB_Stalls_Percent_8_Bucket_3: 241671
Non-critical_ROB_Stalls_Percent_8_Bucket_3: 27784
Critical_ROB_Stalls_Percent_8_Bucket_4: 159167
Non-critical_ROB_Stalls_Percent_8_Bucket_4: 10522
Critical_ROB_Stalls_Percent_8_Bucket_5: 139020
Non-critical_ROB_Stalls_Percent_8_Bucket_5: 8300
Critical_ROB_Stalls_Percent_8_Bucket_6: 1105160
Non-critical_ROB_Stalls_Percent_8_Bucket_6: 28827
Average ROB occupancy Load Stall Begin: 186.398
Average ROB occupancy Load Stall End: 194.916
Min ROB occupancy Load Stall Begin: 1
Max ROB occupancy Load Stall Begin: 352
Min ROB occupancy Load Stall End: 1
Max ROB occupancy Load Stall End: 352
Average ROB occupancy Critical Load Stall Begin: 297.011
Average ROB occupancy Critical Load Stall End: 298.859
Min ROB occupancy Critical Load Stall Begin: 3
Max ROB occupancy Critical Load Stall Begin: 352
Min ROB occupancy Critical Load Stall End: 3
Max ROB occupancy Critical Load Stall End: 352
 ROB Load Stall Begin Bucket Count 0: 690618
 ROB Load Stall End Bucket Count 0: 484440
 ROB Critical Load Stall Begin Bucket Count 0: 10984
 ROB Critical Load Stall End Bucket Count 0: 7955
 ROB Load Stall Begin Bucket Count 1: 540356
 ROB Load Stall End Bucket Count 1: 608516
 ROB Critical Load Stall Begin Bucket Count 1: 41295
 ROB Critical Load Stall End Bucket Count 1: 39304
 ROB Load Stall Begin Bucket Count 2: 395627
 ROB Load Stall End Bucket Count 2: 446556
 ROB Critical Load Stall Begin Bucket Count 2: 95289
 ROB Critical Load Stall End Bucket Count 2: 91241
 ROB Load Stall Begin Bucket Count 3: 224421
 ROB Load Stall End Bucket Count 3: 269455
 ROB Critical Load Stall Begin Bucket Count 3: 119554
 ROB Critical Load Stall End Bucket Count 3: 120059
 ROB Load Stall Begin Bucket Count 4: 155913
 ROB Load Stall End Bucket Count 4: 169689
 ROB Critical Load Stall Begin Bucket Count 4: 102730
 ROB Critical Load Stall End Bucket Count 4: 104286
 ROB Load Stall Begin Bucket Count 5: 148908
 ROB Load Stall End Bucket Count 5: 147320
 ROB Critical Load Stall Begin Bucket Count 5: 98743
 ROB Critical Load Stall End Bucket Count 5: 98379
 ROB Load Stall Begin Bucket Count 6: 1104120
 ROB Load Stall End Bucket Count 6: 1133987
 ROB Critical Load Stall Begin Bucket Count 6: 1012216
 ROB Critical Load Stall End Bucket Count 6: 1019587
PIST Tag Read Accesses: 2847652
PIST Read Accesses: 1423826
PIST Tag Write Accesses: 2847652
PIST Write Accesses: 1423826
Criticality detector called times: 1779152
Max global_stall_cycles_count: 3900228
Threshold Modified: 1 times, factor: -1
Sturdy critical IP cache stats: 
 Unused entries: 0
CIC Tag Read Accesses: 0
CIC Read Accesses: 0
CIC Tag Write Accesses: 0
CIC Write Accesses: 0
Wobbly critical IP cache stats: 
 Unused entries: 116
CIC Tag Read Accesses: 92040608
CIC Read Accesses: 0
CIC Tag Write Accesses: 174
CIC Write Accesses: 0
ITLB TOTAL     ACCESS:   10386081  HIT:    9909262  MISS:     476819  HIT %:    95.4091  MISS %:    4.59094   MPKI: 9.53638
ITLB LOAD TRANSLATION ACCESS:    8487569  HIT:    8476352  MISS:      11217  HIT %:    99.8678  MISS %:   0.132158   MPKI: 0.22434
ITLB TRANSLATION FROM L1D PREFETCHER ACCESS:    1898512  HIT:    1432910  MISS:     465602  HIT %:    75.4754  MISS %:    24.5246   MPKI: 9.31204
ITLBprefetch_cycle_count: 0 prefetches_per_prefetch_cycle: -nan
ITLB PREFETCH  REQUESTED:          0  ISSUED:          0  USEFUL:     414653  USELESS:      50947
ITLB USEFUL LOAD PREFETCHES:     414653 PREFETCH ISSUED TO LOWER LEVEL:          0  ACCURACY: inf
ITLB TIMELY PREFETCHES:     414653 LATE PREFETCHES: 282 DROPPED PREFETCHES: 0
ITLB PREFETCHES SAME FILL-ORIGIN LEVEL: 0 DIFFERENT FILL-ORIGIN LEVEL: 0
ITLB AVERAGE MISS LATENCY: 47552.7 cycles
ITLB RQ	ACCESS:   14847081	FORWARD:          0	MERGED:    4408092	TO_CACHE:   10438989

DTLB TOTAL     ACCESS:   10810782  HIT:   10387543  MISS:     423239  HIT %:     96.085  MISS %:    3.91497   MPKI: 8.46478
DTLB LOAD TRANSLATION ACCESS:   10810782  HIT:   10387543  MISS:     423239  HIT %:     96.085  MISS %:    3.91497   MPKI: 8.46478
DTLBprefetch_cycle_count: 0 prefetches_per_prefetch_cycle: -nan
DTLB PREFETCH  REQUESTED:          0  ISSUED:          0  USEFUL:          0  USELESS:          0
DTLB USEFUL LOAD PREFETCHES:          0 PREFETCH ISSUED TO LOWER LEVEL:          0  ACCURACY: -nan
DTLB TIMELY PREFETCHES:          0 LATE PREFETCHES: 0 DROPPED PREFETCHES: 0
DTLB PREFETCHES SAME FILL-ORIGIN LEVEL: 0 DIFFERENT FILL-ORIGIN LEVEL: 0
DTLB AVERAGE MISS LATENCY: 19.412 cycles
DTLB RQ	ACCESS:   16049700	FORWARD:          0	MERGED:    5156637	TO_CACHE:   10893063

STLB TOTAL     ACCESS:     900057  HIT:     864167  MISS:      35890  HIT %:    96.0125  MISS %:    3.98753   MPKI: 0.7178
STLB LOAD TRANSLATION ACCESS:     434173  HIT:     398890  MISS:      35283  HIT %:    91.8735  MISS %:    8.12648   MPKI: 0.70566
STLB TRANSLATION FROM L1D PREFETCHER ACCESS:     465884  HIT:     465277  MISS:        607  HIT %:    99.8697  MISS %:    0.13029   MPKI: 0.01214
STLBprefetch_cycle_count: 0 prefetches_per_prefetch_cycle: -nan
STLB PREFETCH  REQUESTED:          0  ISSUED:          0  USEFUL:        411  USELESS:        177
STLB USEFUL LOAD PREFETCHES:        411 PREFETCH ISSUED TO LOWER LEVEL:          0  ACCURACY: inf
STLB TIMELY PREFETCHES:        411 LATE PREFETCHES: 0 DROPPED PREFETCHES: 0
STLB PREFETCHES SAME FILL-ORIGIN LEVEL: 0 DIFFERENT FILL-ORIGIN LEVEL: 0
STLB AVERAGE MISS LATENCY: 127.629 cycles
STLB RQ	ACCESS:     900057	FORWARD:          0	MERGED:          0	TO_CACHE:     900057

STLB Hit, L1D data hit: 0
STLB Hit, L2C data hit: 0
STLB Hit, LLC data hit: 0
STLB Hit, LLC data miss: 0
STLB STLB hints to L2: 0
L1D TOTAL     ACCESS:   13843347  HIT:   12038944  MISS:    1804403  HIT %:    86.9656  MISS %:    13.0344   MPKI: 36.0881
L1D LOAD      ACCESS:    7367559  HIT:    6530616  MISS:     836943  HIT %:    88.6402  MISS %:    11.3598   MPKI: 16.7389
L1D RFO       ACCESS:    6475788  HIT:    5508328  MISS:     967460  HIT %:    85.0604  MISS %:    14.9396   MPKI: 19.3492
L1Dprefetch_cycle_count: 0 prefetches_per_prefetch_cycle: -nan
L1D PREFETCH  REQUESTED:          0  ISSUED:          0  USEFUL:          0  USELESS:          0
L1D USEFUL LOAD PREFETCHES:          0 PREFETCH ISSUED TO LOWER LEVEL:          0  ACCURACY: -nan
L1D TIMELY PREFETCHES:          0 LATE PREFETCHES: 0 DROPPED PREFETCHES: 0
L1D PREFETCHES SAME FILL-ORIGIN LEVEL: 0 DIFFERENT FILL-ORIGIN LEVEL: 0
L1D AVERAGE MISS LATENCY: 162.578 cycles
L1D RQ	ACCESS:   11031565	FORWARD:          0	MERGED:    3502859	TO_CACHE:    7407783
L1D WQ	ACCESS:    8736102	FORWARD:     120923	MERGED:      94185	TO_CACHE:    8641917

L1D UNIQUE REGIONS ACCESSED: 0
L1D REGIONS CONFLICTS: 0
L1D Cross Page Prefetch Requests: 0
L1D Same Page Prefetch Requests: 0
L1D ROI Sum of L1D PQ occupancy: 0
L1D PREFETCHES PUSHED FROM L2C: 0
L1I TOTAL     ACCESS:   14786062  HIT:   11641927  MISS:    3144135  HIT %:    78.7358  MISS %:    21.2642   MPKI: 62.8827
L1I LOAD      ACCESS:    9901615  HIT:    9884668  MISS:      16947  HIT %:    99.8288  MISS %:   0.171154   MPKI: 0.33894
L1I PREFETCH  ACCESS:    4884447  HIT:    1757259  MISS:    3127188  HIT %:    35.9766  MISS %:    64.0234   MPKI: 62.5438
L1Iprefetch_cycle_count: 0 prefetches_per_prefetch_cycle: inf
L1I PREFETCH  REQUESTED:    5128298  ISSUED:    5119389  USEFUL:    2599727  USELESS:     527402
L1I USEFUL LOAD PREFETCHES:    2599727 PREFETCH ISSUED TO LOWER LEVEL:    3133849  ACCURACY: 82.9564
L1I TIMELY PREFETCHES:    2599727 LATE PREFETCHES: 5490 DROPPED PREFETCHES: 0
L1I PREFETCHES SAME FILL-ORIGIN LEVEL: 3133849 DIFFERENT FILL-ORIGIN LEVEL: 0
L1I AVERAGE MISS LATENCY: 140651 cycles
L1I RQ	ACCESS:   14174169	FORWARD:          0	MERGED:    4268860	TO_CACHE:    9905309
L1I PQ	ACCESS:    5119389	FORWARD:          0	MERGED:     177617	TO_CACHE:    4941772

BTB TOTAL     ACCESS:    5333738  HIT:    5067581  MISS:     266157  HIT %:    95.0099  MISS %:    4.99007   MPKI: 5.32314
BTB BRANCH_DIRECT_JUMP	ACCESS:     458651  HIT:     456812  MISS:       1839
BTB BRANCH_INDIRECT	ACCESS:      48282  HIT:      48106  MISS:        176
BTB BRANCH_CONDITIONAL	ACCESS:    3005654  HIT:    2999755  MISS:       5899
BTB BRANCH_DIRECT_CALL	ACCESS:     744228  HIT:     740447  MISS:       3781
BTB BRANCH_INDIRECT_CALL	ACCESS:     166336  HIT:     137435  MISS:      28901
BTB BRANCH_RETURN	ACCESS:     910587  HIT:     685026  MISS:     225561
BTB BRANCH_OTHER ACCESS:          0  HIT:          0  MISS:          0

L2C TOTAL     ACCESS:    6340913  HIT:    4516074  MISS:    1824839  HIT %:    71.2212  MISS %:    28.7788   MPKI: 36.4968
L2C LOAD      ACCESS:     848388  HIT:     356691  MISS:     491697  HIT %:    42.0434  MISS %:    57.9566   MPKI: 9.83394
L2C DATA LOAD MPKI: 9.73666
L2C INSTRUCTION LOAD MPKI: 0.09728
L2C RFO       ACCESS:     967454  HIT:      37473  MISS:     929981  HIT %:    3.87336  MISS %:    96.1266   MPKI: 18.5996
L2C PREFETCH  ACCESS:    3326138  HIT:    3006413  MISS:     319725  HIT %:    90.3875  MISS %:     9.6125   MPKI: 6.3945
L2C DATA PREFETCH MPKI: 3.22066
L2C INSTRUCTION PREFETCH MPKI: 3.17384
L2C WRITEBACK ACCESS:    1155559  HIT:    1098678  MISS:      56881  HIT %:    95.0776  MISS %:    4.92238   MPKI: 1.13762
L2C LOAD TRANSLATION ACCESS:      42438  HIT:      16593  MISS:      25845  HIT %:    39.0994  MISS %:    60.9006   MPKI: 0.5169
L2C TRANSLATION FROM L1D PREFETCHER ACCESS:        936  HIT:        226  MISS:        710  HIT %:    24.1453  MISS %:    75.8547   MPKI: 0.0142
L2Cprefetch_cycle_count: 18479 prefetches_per_prefetch_cycle: 10.9707
L2C PREFETCH  REQUESTED:     202727  ISSUED:     202727  USEFUL:     159242  USELESS:     161976
L2C USEFUL LOAD PREFETCHES:     159242 PREFETCH ISSUED TO LOWER LEVEL:     320939  ACCURACY: 49.6175
L2C TIMELY PREFETCHES:     159242 LATE PREFETCHES: 1214 DROPPED PREFETCHES: 0
L2C PREFETCHES SAME FILL-ORIGIN LEVEL: 162247 DIFFERENT FILL-ORIGIN LEVEL: 0
L2C AVERAGE MISS LATENCY: 168.232 cycles
L2C RQ	ACCESS:    1859234	FORWARD:          0	MERGED:          0	TO_CACHE:    1859216
L2C WQ	ACCESS:    1155560	FORWARD:         18	MERGED:          0	TO_CACHE:    1155560
L2C PQ	ACCESS:    3335401	FORWARD:          0	MERGED:          0	TO_CACHE:    3335401

L2C Instructions Evicting Data 145797
L2C Translations Evicting Data 23914
L2C Data Evicting Data 1413070
L2C Instructions Evicting Instructions 15370
L2C Translations Evicting Instructions 2332
L2C Data Evicting Instructions 141481
L2C Instructions Evicting Translations 2389
L2C Translations Evicting Translations 309
L2C Data Evicting Translations 23296
L2C Dense regions hint from L2: 0
PSCL5 TOTAL     ACCESS:      35890  HIT:      35890  MISS:          0  HIT %:        100  MISS %:          0   MPKI: 0
PSCL5 LOAD TRANSLATION ACCESS:      35283  HIT:      35283  MISS:          0  HIT %:        100  MISS %:          0   MPKI: 0
PSCL5 TRANSLATION FROM L1D PREFETCHER ACCESS:        607  HIT:        607  MISS:          0  HIT %:        100  MISS %:          0   MPKI: 0
PSCL5prefetch_cycle_count: 0 prefetches_per_prefetch_cycle: -nan
PSCL5 PREFETCH  REQUESTED:          0  ISSUED:          0  USEFUL:          0  USELESS:          0
PSCL5 USEFUL LOAD PREFETCHES:          0 PREFETCH ISSUED TO LOWER LEVEL:          0  ACCURACY: -nan
PSCL5 TIMELY PREFETCHES:          0 LATE PREFETCHES: 0 DROPPED PREFETCHES: 0
PSCL5 PREFETCHES SAME FILL-ORIGIN LEVEL: 0 DIFFERENT FILL-ORIGIN LEVEL: 0

PSCL4 TOTAL     ACCESS:      33785  HIT:      33685  MISS:        100  HIT %:     99.704  MISS %:   0.295989   MPKI: 0.002
PSCL4 LOAD TRANSLATION ACCESS:      33211  HIT:      33111  MISS:        100  HIT %:    99.6989  MISS %:   0.301105   MPKI: 0.002
PSCL4 TRANSLATION FROM L1D PREFETCHER ACCESS:        574  HIT:        574  MISS:          0  HIT %:        100  MISS %:          0   MPKI: 0
PSCL4prefetch_cycle_count: 0 prefetches_per_prefetch_cycle: -nan
PSCL4 PREFETCH  REQUESTED:          0  ISSUED:          0  USEFUL:          0  USELESS:          0
PSCL4 USEFUL LOAD PREFETCHES:          0 PREFETCH ISSUED TO LOWER LEVEL:          0  ACCURACY: -nan
PSCL4 TIMELY PREFETCHES:          0 LATE PREFETCHES: 0 DROPPED PREFETCHES: 0
PSCL4 PREFETCHES SAME FILL-ORIGIN LEVEL: 0 DIFFERENT FILL-ORIGIN LEVEL: 0

PSCL3 TOTAL     ACCESS:      35873  HIT:      35773  MISS:        100  HIT %:    99.7212  MISS %:   0.278761   MPKI: 0.002
PSCL3 LOAD TRANSLATION ACCESS:      35299  HIT:      35199  MISS:        100  HIT %:    99.7167  MISS %:   0.283294   MPKI: 0.002
PSCL3 TRANSLATION FROM L1D PREFETCHER ACCESS:        574  HIT:        574  MISS:          0  HIT %:        100  MISS %:          0   MPKI: 0
PSCL3prefetch_cycle_count: 0 prefetches_per_prefetch_cycle: -nan
PSCL3 PREFETCH  REQUESTED:          0  ISSUED:          0  USEFUL:          0  USELESS:          0
PSCL3 USEFUL LOAD PREFETCHES:          0 PREFETCH ISSUED TO LOWER LEVEL:          0  ACCURACY: -nan
PSCL3 TIMELY PREFETCHES:          0 LATE PREFETCHES: 0 DROPPED PREFETCHES: 0
PSCL3 PREFETCHES SAME FILL-ORIGIN LEVEL: 0 DIFFERENT FILL-ORIGIN LEVEL: 0

PSCL2 TOTAL     ACCESS:      35890  HIT:      28579  MISS:       7311  HIT %:    79.6294  MISS %:    20.3706   MPKI: 0.14622
PSCL2 LOAD TRANSLATION ACCESS:      35558  HIT:      28247  MISS:       7311  HIT %:    79.4392  MISS %:    20.5608   MPKI: 0.14622
PSCL2 TRANSLATION FROM L1D PREFETCHER ACCESS:        332  HIT:        332  MISS:          0  HIT %:        100  MISS %:          0   MPKI: 0
PSCL2prefetch_cycle_count: 0 prefetches_per_prefetch_cycle: -nan
PSCL2 PREFETCH  REQUESTED:          0  ISSUED:          0  USEFUL:          0  USELESS:          0
PSCL2 USEFUL LOAD PREFETCHES:          0 PREFETCH ISSUED TO LOWER LEVEL:          0  ACCURACY: -nan
PSCL2 TIMELY PREFETCHES:          0 LATE PREFETCHES: 0 DROPPED PREFETCHES: 0
PSCL2 PREFETCHES SAME FILL-ORIGIN LEVEL: 0 DIFFERENT FILL-ORIGIN LEVEL: 0

LLC TOTAL     ACCESS:    2848490  HIT:    1419353  MISS:    1429137  HIT %:    49.8283  MISS %:    50.1717   MPKI: 28.5827
LLC LOAD      ACCESS:     490484  HIT:     274627  MISS:     215857  HIT %:     55.991  MISS %:     44.009   MPKI: 4.31714
LLC RFO       ACCESS:     929971  HIT:     213951  MISS:     716020  HIT %:    23.0062  MISS %:    76.9938   MPKI: 14.3204
LLC PREFETCH  ACCESS:     320939  HIT:     161165  MISS:     159774  HIT %:    50.2167  MISS %:    49.7833   MPKI: 3.19548
LLC WRITEBACK ACCESS:    1080541  HIT:     750969  MISS:     329572  HIT %:    69.4994  MISS %:    30.5006   MPKI: 6.59144
LLC LOAD TRANSLATION ACCESS:      25845  HIT:      18337  MISS:       7508  HIT %:    70.9499  MISS %:    29.0501   MPKI: 0.15016
LLC TRANSLATION FROM L1D PREFETCHER ACCESS:        710  HIT:        304  MISS:        406  HIT %:    42.8169  MISS %:    57.1831   MPKI: 0.00812
LLCprefetch_cycle_count: 0 prefetches_per_prefetch_cycle: -nan
LLC PREFETCH  REQUESTED:          0  ISSUED:          0  USEFUL:       1273  USELESS:     159048
LLC USEFUL LOAD PREFETCHES:       1273 PREFETCH ISSUED TO LOWER LEVEL:     159774  ACCURACY: 0.79675
LLC TIMELY PREFETCHES:       1273 LATE PREFETCHES: 0 DROPPED PREFETCHES: 0
LLC PREFETCHES SAME FILL-ORIGIN LEVEL: 0 DIFFERENT FILL-ORIGIN LEVEL: 0
LLC AVERAGE MISS LATENCY: 176.133 cycles
LLC RQ	ACCESS:    1447019	FORWARD:          0	MERGED:          0	TO_CACHE:    1447010
LLC WQ	ACCESS:    1080542	FORWARD:          9	MERGED:          0	TO_CACHE:    1080542
LLC PQ	ACCESS:     320939	FORWARD:          0	MERGED:          0	TO_CACHE:     320939

LLC Dense regions hint to LLC: 0

RAW hits: 1366986
Loads Generated: 12398552
Loads sent to L1D: 11031565
Stores Generated: 8736102
Stores sent to L1D: 8736102
Major fault: 0 Minor fault: 22612
Allocated PAGES: 22612
I-Shadow cache 408 bytes
Touched + WorthPF tables 6144 bytes 
MMA filter 174 bytes 
FNL filter 272 bytes 
TOTAL PREFETCHER STORAGE SIZE: 25174 bytes
CPU 0 L1I next line prefetcher final stats
total_pref_operate_instances_l2: 3328099
dynamic_config_counter_instances_l2_1: 3318689
dynamic_config_counter_instances_l2_2: 3374
dynamic_config_counter_instances_l2_3: 6036
dynamic_config_counter_instances_l2_4: 0
dynamic_config_counter_instances_l2_5: 0
[Bingo] PHT Access: 20507
[Bingo] PHT Hit PC+Addr: 5046
[Bingo] PHT Hit PC+Offs: 13072
[Bingo] PHT Miss: 2389
[Bingo] Prefetch PC+Addr: 0
[Bingo] Prefetch PC+Offs: 0
[Bingo] Useful PC+Addr: 0
[Bingo] Useful PC+Offs: 0
[Bingo] Useless PC+Addr: 0
[Bingo] Useless PC+Offs: 0
[Bingo] L1 Prefetch per Region: 0
[Bingo] L2 Prefetch per Region: 20.8267
[Bingo] L3 Prefetch per Region: 0
[Bingo] No Prefetch per Region: 11.1733
[Bingo] Number of Voters Mean: 13.2962
[Bingo] Number of Voters SD: 7.87772
PHT read accesses: 234124
PHT write accesses: 15127
AT read accesses: 342616
AT write accesses: 343148
FT read accesses: 51317
FT write accesses: 20507
PS read accesses: 36883
PS write accesses: 18118
PHT tag read accesses: 706445
PHT tag write accesses: 20173
AT tag read accesses: 35326871
AT tag write accesses: 357740
FT tag read accesses: 30435374
FT tag write accesses: 55891
PS tag read accesses: 6193355
PS tag write accesses: 54976

DRAM Statistics
 CHANNEL 0
 RQ ROW_BUFFER_HIT:     502062  ROW_BUFFER_MISS:     597464
 DBUS_CONGESTED:        381
 WQ ROW_BUFFER_HIT:     262671  ROW_BUFFER_MISS:     494757  FULL:       5201

 AVG_CONGESTED_CYCLE: 3
 All warmup complete: 2
Channel 0 Bank busy for read cycles: 0
Channel 0 Bank busy for write cycles: 0
Channel 0
Rank 0
0banks busy for read cycles: 38512475
0banks busy for write cycles: 71279
1banks busy for read cycles: 28512313
1banks busy for write cycles: 13163315
2banks busy for read cycles: 8640426
2banks busy for write cycles: 5366053
3banks busy for read cycles: 1031898
3banks busy for write cycles: 2557023
4banks busy for read cycles: 1359788
4banks busy for write cycles: 1665164
5banks busy for read cycles: 479652
5banks busy for write cycles: 1350004
6banks busy for read cycles: 662119
6banks busy for write cycles: 1271133
7banks busy for read cycles: 1164655
7banks busy for write cycles: 1858777
8banks busy for read cycles: 5882724
8banks busy for write cycles: 9349435

CPU 0 Branch Prediction Accuracy: 99.7114% MPKI: 0.47678 Average ROB Occupancy at Mispredict: 96.3144
Branch types
NOT_BRANCH: 41740729 83.4815%
BRANCH_DIRECT_JUMP: 458651 0.917302%
BRANCH_INDIRECT: 48282 0.096564%
BRANCH_CONDITIONAL: 5930847 11.8617%
BRANCH_DIRECT_CALL: 744228 1.48846%
BRANCH_INDIRECT_CALL: 166336 0.332672%
BRANCH_RETURN: 910587 1.82117%
BRANCH_OTHER: 0 0%

DRAM PAGES: 1048576
Allocated PAGES: 22612
