WARNING: physical memory size is smaller than virtual memory size.

*** ChampSim Multicore Out-of-Order Simulator ***
Warmup Instructions: 5000000
Simulation Instructions: 5000000
Number of CPUs: 1
Page size: 4096

Off-chip DRAM Size: 4 GiB Channels: 1 Width: 64-bit Data Race: 800 MT/s
Warmup finished CPU 0 instructions: 5000001 cycles: 1250096 cumulative IPC: 4 (Simulation time: 00 hr 00 min 21 sec)
Warmup complete CPU 0 instructions: 5000001 cycles: 1250096 cumulative IPC: 4 (Simulation time: 00 hr 00 min 21 sec)
Heartbeat CPU 0 instructions: 10000001 cycles: 9858124 heartbeat IPC: 1.014 cumulative IPC: 0.5809 (Simulation time: 00 hr 01 min 44 sec)
Simulation finished CPU 0 instructions: 5000000 cycles: 8608029 cumulative IPC: 0.5809 (Simulation time: 00 hr 01 min 44 sec)
Simulation complete CPU 0 instructions: 5000000 cycles: 8608029 cumulative IPC: 0.5809 (Simulation time: 00 hr 01 min 44 sec)

ChampSim completed all CPUs

=== Simulation ===
CPU 0 runs /scratch/cluster/hill/traces/spec2006/milc_360B.trace.xz
Region of Interest Statistics

CPU 0 cumulative IPC: 0.5809 instructions: 5000000 cycles: 8608029
CPU 0 Branch Prediction Accuracy: 100% MPKI: 0 Average ROB Occupancy at Mispredict: -nan
Branch type MPKI
BRANCH_DIRECT_JUMP: 0
BRANCH_INDIRECT: 0
BRANCH_CONDITIONAL: 0
BRANCH_DIRECT_CALL: 0
BRANCH_INDIRECT_CALL: 0
BRANCH_RETURN: 0

LLC TOTAL        ACCESS:     112113 HIT:      34486 MISS:      77627
LLC LOAD         ACCESS:      77590 HIT:          0 MISS:      77590
LLC RFO          ACCESS:          0 HIT:          0 MISS:          0
LLC PREFETCH     ACCESS:          0 HIT:          0 MISS:          0
LLC WRITE        ACCESS:      34486 HIT:      34486 MISS:          0
LLC TRANSLATION  ACCESS:         37 HIT:          0 MISS:         37
LLC PREFETCH REQUESTED:          0 ISSUED:          0 USEFUL:          0 USELESS:          0
LLC AVERAGE MISS LATENCY: 504.8 cycles
cpu0_DTLB TOTAL        ACCESS:    1141880 HIT:    1091171 MISS:      50709
cpu0_DTLB LOAD         ACCESS:    1141880 HIT:    1091171 MISS:      50709
cpu0_DTLB RFO          ACCESS:          0 HIT:          0 MISS:          0
cpu0_DTLB PREFETCH     ACCESS:          0 HIT:          0 MISS:          0
cpu0_DTLB WRITE        ACCESS:          0 HIT:          0 MISS:          0
cpu0_DTLB TRANSLATION  ACCESS:          0 HIT:          0 MISS:          0
cpu0_DTLB PREFETCH REQUESTED:          0 ISSUED:          0 USEFUL:          0 USELESS:          0
cpu0_DTLB AVERAGE MISS LATENCY: 22.45 cycles
cpu0_ITLB TOTAL        ACCESS:          0 HIT:          0 MISS:          0
cpu0_ITLB LOAD         ACCESS:          0 HIT:          0 MISS:          0
cpu0_ITLB RFO          ACCESS:          0 HIT:          0 MISS:          0
cpu0_ITLB PREFETCH     ACCESS:          0 HIT:          0 MISS:          0
cpu0_ITLB WRITE        ACCESS:          0 HIT:          0 MISS:          0
cpu0_ITLB TRANSLATION  ACCESS:          0 HIT:          0 MISS:          0
cpu0_ITLB PREFETCH REQUESTED:          0 ISSUED:          0 USEFUL:          0 USELESS:          0
cpu0_ITLB AVERAGE MISS LATENCY: -nan cycles
cpu0_L1D TOTAL        ACCESS:    1500995 HIT:    1295054 MISS:     205941
cpu0_L1D LOAD         ACCESS:     319536 HIT:     126662 MISS:     192874
cpu0_L1D RFO          ACCESS:          0 HIT:          0 MISS:          0
cpu0_L1D PREFETCH     ACCESS:          0 HIT:          0 MISS:          0
cpu0_L1D WRITE        ACCESS:    1172416 HIT:    1159788 MISS:      12628
cpu0_L1D TRANSLATION  ACCESS:       9043 HIT:       8604 MISS:        439
cpu0_L1D PREFETCH REQUESTED:          0 ISSUED:          0 USEFUL:          0 USELESS:          0
cpu0_L1D AVERAGE MISS LATENCY: 148.7 cycles
cpu0_L1I TOTAL        ACCESS:          0 HIT:          0 MISS:          0
cpu0_L1I LOAD         ACCESS:          0 HIT:          0 MISS:          0
cpu0_L1I RFO          ACCESS:          0 HIT:          0 MISS:          0
cpu0_L1I PREFETCH     ACCESS:          0 HIT:          0 MISS:          0
cpu0_L1I WRITE        ACCESS:          0 HIT:          0 MISS:          0
cpu0_L1I TRANSLATION  ACCESS:          0 HIT:          0 MISS:          0
cpu0_L1I PREFETCH REQUESTED:          0 ISSUED:          0 USEFUL:          0 USELESS:          0
cpu0_L1I AVERAGE MISS LATENCY: -nan cycles
cpu0_L2C TOTAL        ACCESS:     117423 HIT:      39796 MISS:      77627
cpu0_L2C LOAD         ACCESS:      77590 HIT:          0 MISS:      77590
cpu0_L2C RFO          ACCESS:       2454 HIT:       2454 MISS:          0
cpu0_L2C PREFETCH     ACCESS:          0 HIT:          0 MISS:          0
cpu0_L2C WRITE        ACCESS:      36940 HIT:      36940 MISS:          0
cpu0_L2C TRANSLATION  ACCESS:        439 HIT:        402 MISS:         37
cpu0_L2C PREFETCH REQUESTED:          0 ISSUED:          0 USEFUL:          0 USELESS:          0
cpu0_L2C AVERAGE MISS LATENCY: 525.8 cycles
cpu0_STLB TOTAL        ACCESS:       9025 HIT:          0 MISS:       9025
cpu0_STLB LOAD         ACCESS:       9025 HIT:          0 MISS:       9025
cpu0_STLB RFO          ACCESS:          0 HIT:          0 MISS:          0
cpu0_STLB PREFETCH     ACCESS:          0 HIT:          0 MISS:          0
cpu0_STLB WRITE        ACCESS:          0 HIT:          0 MISS:          0
cpu0_STLB TRANSLATION  ACCESS:          0 HIT:          0 MISS:          0
cpu0_STLB PREFETCH REQUESTED:          0 ISSUED:          0 USEFUL:          0 USELESS:          0
cpu0_STLB AVERAGE MISS LATENCY: 209.5 cycles

DRAM Statistics

Channel 0 RQ ROW_BUFFER_HIT:      53702
  ROW_BUFFER_MISS:      23921
 AVG DBUS CONGESTED CYCLE: 3.718
WQ ROW_BUFFER_HIT: Channel 0 
  ROW_BUFFER_MISS:      17707
  FULL:      16729
