var searchData=
[
  ['coeff_5fmodulus_5f',['coeff_modulus_',['../structintel_1_1hexl_1_1fpga_1_1Object__NTT.html#a534bfc6c711a0dd767d511087a86666d',1,'intel::hexl::fpga::Object_NTT::coeff_modulus_()'],['../structintel_1_1hexl_1_1fpga_1_1Object__INTT.html#a32f41552e25ee8102e9844040a3dbce5',1,'intel::hexl::fpga::Object_INTT::coeff_modulus_()']]],
  ['coeff_5fmodulus_5fin_5fsvm_5f',['coeff_modulus_in_svm_',['../structintel_1_1hexl_1_1fpga_1_1FPGAObject__NTT.html#aef6ec35bf5733224ffd5d1be64de4ab1',1,'intel::hexl::fpga::FPGAObject_NTT::coeff_modulus_in_svm_()'],['../structintel_1_1hexl_1_1fpga_1_1FPGAObject__INTT.html#a7a893fbe1ec584f7fb59e49dfce3d45e',1,'intel::hexl::fpga::FPGAObject_INTT::coeff_modulus_in_svm_()']]],
  ['coeff_5fpoly_5f',['coeff_poly_',['../structintel_1_1hexl_1_1fpga_1_1Object__NTT.html#a456d2d8f4eac2f2f5360ce83b4bed98d',1,'intel::hexl::fpga::Object_NTT::coeff_poly_()'],['../structintel_1_1hexl_1_1fpga_1_1Object__INTT.html#a4193d2648e27da868ba8790083a6b749',1,'intel::hexl::fpga::Object_INTT::coeff_poly_()']]],
  ['coeff_5fpoly_5fin_5fsvm_5f',['coeff_poly_in_svm_',['../structintel_1_1hexl_1_1fpga_1_1FPGAObject__NTT.html#a899dea2730faece216ae48d60bb14b07',1,'intel::hexl::fpga::FPGAObject_NTT::coeff_poly_in_svm_()'],['../structintel_1_1hexl_1_1fpga_1_1FPGAObject__INTT.html#a5da6fc4cb5bebebb021c6cc2b94bbd7a',1,'intel::hexl::fpga::FPGAObject_INTT::coeff_poly_in_svm_()']]],
  ['context_5f',['context_',['../structintel_1_1hexl_1_1fpga_1_1FPGAObject.html#a87af81d73a95ab1c31c8cd9ebf4b1bba',1,'intel::hexl::fpga::FPGAObject']]]
];
