// Copyright 1986-2017 Xilinx, Inc. All Rights Reserved.
// --------------------------------------------------------------------------------
// Tool Version: Vivado v.2017.1 (win64) Build 1846317 Fri Apr 14 18:55:03 MDT 2017
// Date        : Thu May  4 20:07:15 2017
// Host        : ROBIN-PC running 64-bit major release  (build 9200)
// Command     : write_verilog -force -mode funcsim
//               D:/OneDrive/Documenten/Development/PYNQ/pynq-z1-gpu/pynq-z1-gpu.srcs/sources_1/bd/design_1/ip/design_1_axi_dma_0_0/design_1_axi_dma_0_0_sim_netlist.v
// Design      : design_1_axi_dma_0_0
// Purpose     : This verilog netlist is a functional simulation representation of the design and should not be modified
//               or synthesized. This netlist cannot be used for SDF annotated simulation.
// Device      : xc7z020clg400-1
// --------------------------------------------------------------------------------
`timescale 1 ps / 1 ps

(* CHECK_LICENSE_TYPE = "design_1_axi_dma_0_0,axi_dma,{}" *) (* downgradeipidentifiedwarnings = "yes" *) (* x_core_info = "axi_dma,Vivado 2017.1" *) 
(* NotValidForBitStream *)
module design_1_axi_dma_0_0
   (s_axi_lite_aclk,
    m_axi_sg_aclk,
    m_axi_mm2s_aclk,
    m_axi_s2mm_aclk,
    axi_resetn,
    s_axi_lite_awvalid,
    s_axi_lite_awready,
    s_axi_lite_awaddr,
    s_axi_lite_wvalid,
    s_axi_lite_wready,
    s_axi_lite_wdata,
    s_axi_lite_bresp,
    s_axi_lite_bvalid,
    s_axi_lite_bready,
    s_axi_lite_arvalid,
    s_axi_lite_arready,
    s_axi_lite_araddr,
    s_axi_lite_rvalid,
    s_axi_lite_rready,
    s_axi_lite_rdata,
    s_axi_lite_rresp,
    m_axi_sg_awaddr,
    m_axi_sg_awlen,
    m_axi_sg_awsize,
    m_axi_sg_awburst,
    m_axi_sg_awprot,
    m_axi_sg_awcache,
    m_axi_sg_awvalid,
    m_axi_sg_awready,
    m_axi_sg_wdata,
    m_axi_sg_wstrb,
    m_axi_sg_wlast,
    m_axi_sg_wvalid,
    m_axi_sg_wready,
    m_axi_sg_bresp,
    m_axi_sg_bvalid,
    m_axi_sg_bready,
    m_axi_sg_araddr,
    m_axi_sg_arlen,
    m_axi_sg_arsize,
    m_axi_sg_arburst,
    m_axi_sg_arprot,
    m_axi_sg_arcache,
    m_axi_sg_arvalid,
    m_axi_sg_arready,
    m_axi_sg_rdata,
    m_axi_sg_rresp,
    m_axi_sg_rlast,
    m_axi_sg_rvalid,
    m_axi_sg_rready,
    m_axi_mm2s_araddr,
    m_axi_mm2s_arlen,
    m_axi_mm2s_arsize,
    m_axi_mm2s_arburst,
    m_axi_mm2s_arprot,
    m_axi_mm2s_arcache,
    m_axi_mm2s_arvalid,
    m_axi_mm2s_arready,
    m_axi_mm2s_rdata,
    m_axi_mm2s_rresp,
    m_axi_mm2s_rlast,
    m_axi_mm2s_rvalid,
    m_axi_mm2s_rready,
    mm2s_prmry_reset_out_n,
    m_axis_mm2s_tdata,
    m_axis_mm2s_tkeep,
    m_axis_mm2s_tvalid,
    m_axis_mm2s_tready,
    m_axis_mm2s_tlast,
    m_axi_s2mm_awaddr,
    m_axi_s2mm_awlen,
    m_axi_s2mm_awsize,
    m_axi_s2mm_awburst,
    m_axi_s2mm_awprot,
    m_axi_s2mm_awcache,
    m_axi_s2mm_awvalid,
    m_axi_s2mm_awready,
    m_axi_s2mm_wdata,
    m_axi_s2mm_wstrb,
    m_axi_s2mm_wlast,
    m_axi_s2mm_wvalid,
    m_axi_s2mm_wready,
    m_axi_s2mm_bresp,
    m_axi_s2mm_bvalid,
    m_axi_s2mm_bready,
    s2mm_prmry_reset_out_n,
    s_axis_s2mm_tdata,
    s_axis_s2mm_tkeep,
    s_axis_s2mm_tvalid,
    s_axis_s2mm_tready,
    s_axis_s2mm_tlast,
    mm2s_introut,
    s2mm_introut,
    axi_dma_tstvec);
  (* x_interface_info = "xilinx.com:signal:clock:1.0 S_AXI_LITE_ACLK CLK" *) input s_axi_lite_aclk;
  (* x_interface_info = "xilinx.com:signal:clock:1.0 M_AXI_SG_CLK CLK" *) input m_axi_sg_aclk;
  (* x_interface_info = "xilinx.com:signal:clock:1.0 M_AXI_MM2S_CLK CLK" *) input m_axi_mm2s_aclk;
  (* x_interface_info = "xilinx.com:signal:clock:1.0 M_AXI_S2MM_CLK CLK" *) input m_axi_s2mm_aclk;
  (* x_interface_info = "xilinx.com:signal:reset:1.0 AXI_RESETN RST" *) input axi_resetn;
  (* x_interface_info = "xilinx.com:interface:aximm:1.0 S_AXI_LITE AWVALID" *) input s_axi_lite_awvalid;
  (* x_interface_info = "xilinx.com:interface:aximm:1.0 S_AXI_LITE AWREADY" *) output s_axi_lite_awready;
  (* x_interface_info = "xilinx.com:interface:aximm:1.0 S_AXI_LITE AWADDR" *) input [9:0]s_axi_lite_awaddr;
  (* x_interface_info = "xilinx.com:interface:aximm:1.0 S_AXI_LITE WVALID" *) input s_axi_lite_wvalid;
  (* x_interface_info = "xilinx.com:interface:aximm:1.0 S_AXI_LITE WREADY" *) output s_axi_lite_wready;
  (* x_interface_info = "xilinx.com:interface:aximm:1.0 S_AXI_LITE WDATA" *) input [31:0]s_axi_lite_wdata;
  (* x_interface_info = "xilinx.com:interface:aximm:1.0 S_AXI_LITE BRESP" *) output [1:0]s_axi_lite_bresp;
  (* x_interface_info = "xilinx.com:interface:aximm:1.0 S_AXI_LITE BVALID" *) output s_axi_lite_bvalid;
  (* x_interface_info = "xilinx.com:interface:aximm:1.0 S_AXI_LITE BREADY" *) input s_axi_lite_bready;
  (* x_interface_info = "xilinx.com:interface:aximm:1.0 S_AXI_LITE ARVALID" *) input s_axi_lite_arvalid;
  (* x_interface_info = "xilinx.com:interface:aximm:1.0 S_AXI_LITE ARREADY" *) output s_axi_lite_arready;
  (* x_interface_info = "xilinx.com:interface:aximm:1.0 S_AXI_LITE ARADDR" *) input [9:0]s_axi_lite_araddr;
  (* x_interface_info = "xilinx.com:interface:aximm:1.0 S_AXI_LITE RVALID" *) output s_axi_lite_rvalid;
  (* x_interface_info = "xilinx.com:interface:aximm:1.0 S_AXI_LITE RREADY" *) input s_axi_lite_rready;
  (* x_interface_info = "xilinx.com:interface:aximm:1.0 S_AXI_LITE RDATA" *) output [31:0]s_axi_lite_rdata;
  (* x_interface_info = "xilinx.com:interface:aximm:1.0 S_AXI_LITE RRESP" *) output [1:0]s_axi_lite_rresp;
  (* x_interface_info = "xilinx.com:interface:aximm:1.0 M_AXI_SG AWADDR" *) output [31:0]m_axi_sg_awaddr;
  (* x_interface_info = "xilinx.com:interface:aximm:1.0 M_AXI_SG AWLEN" *) output [7:0]m_axi_sg_awlen;
  (* x_interface_info = "xilinx.com:interface:aximm:1.0 M_AXI_SG AWSIZE" *) output [2:0]m_axi_sg_awsize;
  (* x_interface_info = "xilinx.com:interface:aximm:1.0 M_AXI_SG AWBURST" *) output [1:0]m_axi_sg_awburst;
  (* x_interface_info = "xilinx.com:interface:aximm:1.0 M_AXI_SG AWPROT" *) output [2:0]m_axi_sg_awprot;
  (* x_interface_info = "xilinx.com:interface:aximm:1.0 M_AXI_SG AWCACHE" *) output [3:0]m_axi_sg_awcache;
  (* x_interface_info = "xilinx.com:interface:aximm:1.0 M_AXI_SG AWVALID" *) output m_axi_sg_awvalid;
  (* x_interface_info = "xilinx.com:interface:aximm:1.0 M_AXI_SG AWREADY" *) input m_axi_sg_awready;
  (* x_interface_info = "xilinx.com:interface:aximm:1.0 M_AXI_SG WDATA" *) output [31:0]m_axi_sg_wdata;
  (* x_interface_info = "xilinx.com:interface:aximm:1.0 M_AXI_SG WSTRB" *) output [3:0]m_axi_sg_wstrb;
  (* x_interface_info = "xilinx.com:interface:aximm:1.0 M_AXI_SG WLAST" *) output m_axi_sg_wlast;
  (* x_interface_info = "xilinx.com:interface:aximm:1.0 M_AXI_SG WVALID" *) output m_axi_sg_wvalid;
  (* x_interface_info = "xilinx.com:interface:aximm:1.0 M_AXI_SG WREADY" *) input m_axi_sg_wready;
  (* x_interface_info = "xilinx.com:interface:aximm:1.0 M_AXI_SG BRESP" *) input [1:0]m_axi_sg_bresp;
  (* x_interface_info = "xilinx.com:interface:aximm:1.0 M_AXI_SG BVALID" *) input m_axi_sg_bvalid;
  (* x_interface_info = "xilinx.com:interface:aximm:1.0 M_AXI_SG BREADY" *) output m_axi_sg_bready;
  (* x_interface_info = "xilinx.com:interface:aximm:1.0 M_AXI_SG ARADDR" *) output [31:0]m_axi_sg_araddr;
  (* x_interface_info = "xilinx.com:interface:aximm:1.0 M_AXI_SG ARLEN" *) output [7:0]m_axi_sg_arlen;
  (* x_interface_info = "xilinx.com:interface:aximm:1.0 M_AXI_SG ARSIZE" *) output [2:0]m_axi_sg_arsize;
  (* x_interface_info = "xilinx.com:interface:aximm:1.0 M_AXI_SG ARBURST" *) output [1:0]m_axi_sg_arburst;
  (* x_interface_info = "xilinx.com:interface:aximm:1.0 M_AXI_SG ARPROT" *) output [2:0]m_axi_sg_arprot;
  (* x_interface_info = "xilinx.com:interface:aximm:1.0 M_AXI_SG ARCACHE" *) output [3:0]m_axi_sg_arcache;
  (* x_interface_info = "xilinx.com:interface:aximm:1.0 M_AXI_SG ARVALID" *) output m_axi_sg_arvalid;
  (* x_interface_info = "xilinx.com:interface:aximm:1.0 M_AXI_SG ARREADY" *) input m_axi_sg_arready;
  (* x_interface_info = "xilinx.com:interface:aximm:1.0 M_AXI_SG RDATA" *) input [31:0]m_axi_sg_rdata;
  (* x_interface_info = "xilinx.com:interface:aximm:1.0 M_AXI_SG RRESP" *) input [1:0]m_axi_sg_rresp;
  (* x_interface_info = "xilinx.com:interface:aximm:1.0 M_AXI_SG RLAST" *) input m_axi_sg_rlast;
  (* x_interface_info = "xilinx.com:interface:aximm:1.0 M_AXI_SG RVALID" *) input m_axi_sg_rvalid;
  (* x_interface_info = "xilinx.com:interface:aximm:1.0 M_AXI_SG RREADY" *) output m_axi_sg_rready;
  (* x_interface_info = "xilinx.com:interface:aximm:1.0 M_AXI_MM2S ARADDR" *) output [31:0]m_axi_mm2s_araddr;
  (* x_interface_info = "xilinx.com:interface:aximm:1.0 M_AXI_MM2S ARLEN" *) output [7:0]m_axi_mm2s_arlen;
  (* x_interface_info = "xilinx.com:interface:aximm:1.0 M_AXI_MM2S ARSIZE" *) output [2:0]m_axi_mm2s_arsize;
  (* x_interface_info = "xilinx.com:interface:aximm:1.0 M_AXI_MM2S ARBURST" *) output [1:0]m_axi_mm2s_arburst;
  (* x_interface_info = "xilinx.com:interface:aximm:1.0 M_AXI_MM2S ARPROT" *) output [2:0]m_axi_mm2s_arprot;
  (* x_interface_info = "xilinx.com:interface:aximm:1.0 M_AXI_MM2S ARCACHE" *) output [3:0]m_axi_mm2s_arcache;
  (* x_interface_info = "xilinx.com:interface:aximm:1.0 M_AXI_MM2S ARVALID" *) output m_axi_mm2s_arvalid;
  (* x_interface_info = "xilinx.com:interface:aximm:1.0 M_AXI_MM2S ARREADY" *) input m_axi_mm2s_arready;
  (* x_interface_info = "xilinx.com:interface:aximm:1.0 M_AXI_MM2S RDATA" *) input [31:0]m_axi_mm2s_rdata;
  (* x_interface_info = "xilinx.com:interface:aximm:1.0 M_AXI_MM2S RRESP" *) input [1:0]m_axi_mm2s_rresp;
  (* x_interface_info = "xilinx.com:interface:aximm:1.0 M_AXI_MM2S RLAST" *) input m_axi_mm2s_rlast;
  (* x_interface_info = "xilinx.com:interface:aximm:1.0 M_AXI_MM2S RVALID" *) input m_axi_mm2s_rvalid;
  (* x_interface_info = "xilinx.com:interface:aximm:1.0 M_AXI_MM2S RREADY" *) output m_axi_mm2s_rready;
  (* x_interface_info = "xilinx.com:signal:reset:1.0 MM2S_PRMRY_RESET_OUT_N RST" *) output mm2s_prmry_reset_out_n;
  (* x_interface_info = "xilinx.com:interface:axis:1.0 M_AXIS_MM2S TDATA" *) output [31:0]m_axis_mm2s_tdata;
  (* x_interface_info = "xilinx.com:interface:axis:1.0 M_AXIS_MM2S TKEEP" *) output [3:0]m_axis_mm2s_tkeep;
  (* x_interface_info = "xilinx.com:interface:axis:1.0 M_AXIS_MM2S TVALID" *) output m_axis_mm2s_tvalid;
  (* x_interface_info = "xilinx.com:interface:axis:1.0 M_AXIS_MM2S TREADY" *) input m_axis_mm2s_tready;
  (* x_interface_info = "xilinx.com:interface:axis:1.0 M_AXIS_MM2S TLAST" *) output m_axis_mm2s_tlast;
  (* x_interface_info = "xilinx.com:interface:aximm:1.0 M_AXI_S2MM AWADDR" *) output [31:0]m_axi_s2mm_awaddr;
  (* x_interface_info = "xilinx.com:interface:aximm:1.0 M_AXI_S2MM AWLEN" *) output [7:0]m_axi_s2mm_awlen;
  (* x_interface_info = "xilinx.com:interface:aximm:1.0 M_AXI_S2MM AWSIZE" *) output [2:0]m_axi_s2mm_awsize;
  (* x_interface_info = "xilinx.com:interface:aximm:1.0 M_AXI_S2MM AWBURST" *) output [1:0]m_axi_s2mm_awburst;
  (* x_interface_info = "xilinx.com:interface:aximm:1.0 M_AXI_S2MM AWPROT" *) output [2:0]m_axi_s2mm_awprot;
  (* x_interface_info = "xilinx.com:interface:aximm:1.0 M_AXI_S2MM AWCACHE" *) output [3:0]m_axi_s2mm_awcache;
  (* x_interface_info = "xilinx.com:interface:aximm:1.0 M_AXI_S2MM AWVALID" *) output m_axi_s2mm_awvalid;
  (* x_interface_info = "xilinx.com:interface:aximm:1.0 M_AXI_S2MM AWREADY" *) input m_axi_s2mm_awready;
  (* x_interface_info = "xilinx.com:interface:aximm:1.0 M_AXI_S2MM WDATA" *) output [31:0]m_axi_s2mm_wdata;
  (* x_interface_info = "xilinx.com:interface:aximm:1.0 M_AXI_S2MM WSTRB" *) output [3:0]m_axi_s2mm_wstrb;
  (* x_interface_info = "xilinx.com:interface:aximm:1.0 M_AXI_S2MM WLAST" *) output m_axi_s2mm_wlast;
  (* x_interface_info = "xilinx.com:interface:aximm:1.0 M_AXI_S2MM WVALID" *) output m_axi_s2mm_wvalid;
  (* x_interface_info = "xilinx.com:interface:aximm:1.0 M_AXI_S2MM WREADY" *) input m_axi_s2mm_wready;
  (* x_interface_info = "xilinx.com:interface:aximm:1.0 M_AXI_S2MM BRESP" *) input [1:0]m_axi_s2mm_bresp;
  (* x_interface_info = "xilinx.com:interface:aximm:1.0 M_AXI_S2MM BVALID" *) input m_axi_s2mm_bvalid;
  (* x_interface_info = "xilinx.com:interface:aximm:1.0 M_AXI_S2MM BREADY" *) output m_axi_s2mm_bready;
  (* x_interface_info = "xilinx.com:signal:reset:1.0 S2MM_PRMRY_RESET_OUT_N RST" *) output s2mm_prmry_reset_out_n;
  (* x_interface_info = "xilinx.com:interface:axis:1.0 S_AXIS_S2MM TDATA" *) input [31:0]s_axis_s2mm_tdata;
  (* x_interface_info = "xilinx.com:interface:axis:1.0 S_AXIS_S2MM TKEEP" *) input [3:0]s_axis_s2mm_tkeep;
  (* x_interface_info = "xilinx.com:interface:axis:1.0 S_AXIS_S2MM TVALID" *) input s_axis_s2mm_tvalid;
  (* x_interface_info = "xilinx.com:interface:axis:1.0 S_AXIS_S2MM TREADY" *) output s_axis_s2mm_tready;
  (* x_interface_info = "xilinx.com:interface:axis:1.0 S_AXIS_S2MM TLAST" *) input s_axis_s2mm_tlast;
  (* x_interface_info = "xilinx.com:signal:interrupt:1.0 MM2S_INTROUT INTERRUPT" *) output mm2s_introut;
  (* x_interface_info = "xilinx.com:signal:interrupt:1.0 S2MM_INTROUT INTERRUPT" *) output s2mm_introut;
  output [31:0]axi_dma_tstvec;

  wire [31:0]axi_dma_tstvec;
  wire axi_resetn;
  wire m_axi_mm2s_aclk;
  wire [31:0]m_axi_mm2s_araddr;
  wire [1:0]m_axi_mm2s_arburst;
  wire [3:0]m_axi_mm2s_arcache;
  wire [7:0]m_axi_mm2s_arlen;
  wire [2:0]m_axi_mm2s_arprot;
  wire m_axi_mm2s_arready;
  wire [2:0]m_axi_mm2s_arsize;
  wire m_axi_mm2s_arvalid;
  wire [31:0]m_axi_mm2s_rdata;
  wire m_axi_mm2s_rlast;
  wire m_axi_mm2s_rready;
  wire [1:0]m_axi_mm2s_rresp;
  wire m_axi_mm2s_rvalid;
  wire m_axi_s2mm_aclk;
  wire [31:0]m_axi_s2mm_awaddr;
  wire [1:0]m_axi_s2mm_awburst;
  wire [3:0]m_axi_s2mm_awcache;
  wire [7:0]m_axi_s2mm_awlen;
  wire [2:0]m_axi_s2mm_awprot;
  wire m_axi_s2mm_awready;
  wire [2:0]m_axi_s2mm_awsize;
  wire m_axi_s2mm_awvalid;
  wire m_axi_s2mm_bready;
  wire [1:0]m_axi_s2mm_bresp;
  wire m_axi_s2mm_bvalid;
  wire [31:0]m_axi_s2mm_wdata;
  wire m_axi_s2mm_wlast;
  wire m_axi_s2mm_wready;
  wire [3:0]m_axi_s2mm_wstrb;
  wire m_axi_s2mm_wvalid;
  wire m_axi_sg_aclk;
  wire [31:0]m_axi_sg_araddr;
  wire [1:0]m_axi_sg_arburst;
  wire [3:0]m_axi_sg_arcache;
  wire [7:0]m_axi_sg_arlen;
  wire [2:0]m_axi_sg_arprot;
  wire m_axi_sg_arready;
  wire [2:0]m_axi_sg_arsize;
  wire m_axi_sg_arvalid;
  wire [31:0]m_axi_sg_awaddr;
  wire [1:0]m_axi_sg_awburst;
  wire [3:0]m_axi_sg_awcache;
  wire [7:0]m_axi_sg_awlen;
  wire [2:0]m_axi_sg_awprot;
  wire m_axi_sg_awready;
  wire [2:0]m_axi_sg_awsize;
  wire m_axi_sg_awvalid;
  wire m_axi_sg_bready;
  wire [1:0]m_axi_sg_bresp;
  wire m_axi_sg_bvalid;
  wire [31:0]m_axi_sg_rdata;
  wire m_axi_sg_rlast;
  wire m_axi_sg_rready;
  wire [1:0]m_axi_sg_rresp;
  wire m_axi_sg_rvalid;
  wire [31:0]m_axi_sg_wdata;
  wire m_axi_sg_wlast;
  wire m_axi_sg_wready;
  wire [3:0]m_axi_sg_wstrb;
  wire m_axi_sg_wvalid;
  wire [31:0]m_axis_mm2s_tdata;
  wire [3:0]m_axis_mm2s_tkeep;
  wire m_axis_mm2s_tlast;
  wire m_axis_mm2s_tready;
  wire m_axis_mm2s_tvalid;
  wire mm2s_introut;
  wire mm2s_prmry_reset_out_n;
  wire s2mm_introut;
  wire s2mm_prmry_reset_out_n;
  wire s_axi_lite_aclk;
  wire [9:0]s_axi_lite_araddr;
  wire s_axi_lite_arready;
  wire s_axi_lite_arvalid;
  wire [9:0]s_axi_lite_awaddr;
  wire s_axi_lite_awready;
  wire s_axi_lite_awvalid;
  wire s_axi_lite_bready;
  wire [1:0]s_axi_lite_bresp;
  wire s_axi_lite_bvalid;
  wire [31:0]s_axi_lite_rdata;
  wire s_axi_lite_rready;
  wire [1:0]s_axi_lite_rresp;
  wire s_axi_lite_rvalid;
  wire [31:0]s_axi_lite_wdata;
  wire s_axi_lite_wready;
  wire s_axi_lite_wvalid;
  wire [31:0]s_axis_s2mm_tdata;
  wire [3:0]s_axis_s2mm_tkeep;
  wire s_axis_s2mm_tlast;
  wire s_axis_s2mm_tready;
  wire s_axis_s2mm_tvalid;
  wire NLW_U0_m_axis_mm2s_cntrl_tlast_UNCONNECTED;
  wire NLW_U0_m_axis_mm2s_cntrl_tvalid_UNCONNECTED;
  wire NLW_U0_mm2s_cntrl_reset_out_n_UNCONNECTED;
  wire NLW_U0_s2mm_sts_reset_out_n_UNCONNECTED;
  wire NLW_U0_s_axis_s2mm_sts_tready_UNCONNECTED;
  wire [3:0]NLW_U0_m_axi_mm2s_aruser_UNCONNECTED;
  wire [3:0]NLW_U0_m_axi_s2mm_awuser_UNCONNECTED;
  wire [3:0]NLW_U0_m_axi_sg_aruser_UNCONNECTED;
  wire [3:0]NLW_U0_m_axi_sg_awuser_UNCONNECTED;
  wire [31:0]NLW_U0_m_axis_mm2s_cntrl_tdata_UNCONNECTED;
  wire [3:0]NLW_U0_m_axis_mm2s_cntrl_tkeep_UNCONNECTED;
  wire [4:0]NLW_U0_m_axis_mm2s_tdest_UNCONNECTED;
  wire [4:0]NLW_U0_m_axis_mm2s_tid_UNCONNECTED;
  wire [3:0]NLW_U0_m_axis_mm2s_tuser_UNCONNECTED;

  (* C_DLYTMR_RESOLUTION = "125" *) 
  (* C_ENABLE_MULTI_CHANNEL = "0" *) 
  (* C_FAMILY = "zynq" *) 
  (* C_INCLUDE_MM2S = "1" *) 
  (* C_INCLUDE_MM2S_DRE = "0" *) 
  (* C_INCLUDE_MM2S_SF = "1" *) 
  (* C_INCLUDE_S2MM = "1" *) 
  (* C_INCLUDE_S2MM_DRE = "0" *) 
  (* C_INCLUDE_S2MM_SF = "1" *) 
  (* C_INCLUDE_SG = "1" *) 
  (* C_INSTANCE = "axi_dma" *) 
  (* C_MICRO_DMA = "0" *) 
  (* C_MM2S_BURST_SIZE = "16" *) 
  (* C_M_AXIS_MM2S_CNTRL_TDATA_WIDTH = "32" *) 
  (* C_M_AXIS_MM2S_TDATA_WIDTH = "32" *) 
  (* C_M_AXI_MM2S_ADDR_WIDTH = "32" *) 
  (* C_M_AXI_MM2S_DATA_WIDTH = "32" *) 
  (* C_M_AXI_S2MM_ADDR_WIDTH = "32" *) 
  (* C_M_AXI_S2MM_DATA_WIDTH = "32" *) 
  (* C_M_AXI_SG_ADDR_WIDTH = "32" *) 
  (* C_M_AXI_SG_DATA_WIDTH = "32" *) 
  (* C_NUM_MM2S_CHANNELS = "1" *) 
  (* C_NUM_S2MM_CHANNELS = "1" *) 
  (* C_PRMRY_IS_ACLK_ASYNC = "0" *) 
  (* C_S2MM_BURST_SIZE = "16" *) 
  (* C_SG_INCLUDE_STSCNTRL_STRM = "0" *) 
  (* C_SG_LENGTH_WIDTH = "14" *) 
  (* C_SG_USE_STSAPP_LENGTH = "0" *) 
  (* C_S_AXIS_S2MM_STS_TDATA_WIDTH = "32" *) 
  (* C_S_AXIS_S2MM_TDATA_WIDTH = "32" *) 
  (* C_S_AXI_LITE_ADDR_WIDTH = "10" *) 
  (* C_S_AXI_LITE_DATA_WIDTH = "32" *) 
  (* downgradeipidentifiedwarnings = "yes" *) 
  design_1_axi_dma_0_0_axi_dma U0
       (.axi_dma_tstvec(axi_dma_tstvec),
        .axi_resetn(axi_resetn),
        .m_axi_mm2s_aclk(m_axi_mm2s_aclk),
        .m_axi_mm2s_araddr(m_axi_mm2s_araddr),
        .m_axi_mm2s_arburst(m_axi_mm2s_arburst),
        .m_axi_mm2s_arcache(m_axi_mm2s_arcache),
        .m_axi_mm2s_arlen(m_axi_mm2s_arlen),
        .m_axi_mm2s_arprot(m_axi_mm2s_arprot),
        .m_axi_mm2s_arready(m_axi_mm2s_arready),
        .m_axi_mm2s_arsize(m_axi_mm2s_arsize),
        .m_axi_mm2s_aruser(NLW_U0_m_axi_mm2s_aruser_UNCONNECTED[3:0]),
        .m_axi_mm2s_arvalid(m_axi_mm2s_arvalid),
        .m_axi_mm2s_rdata(m_axi_mm2s_rdata),
        .m_axi_mm2s_rlast(m_axi_mm2s_rlast),
        .m_axi_mm2s_rready(m_axi_mm2s_rready),
        .m_axi_mm2s_rresp(m_axi_mm2s_rresp),
        .m_axi_mm2s_rvalid(m_axi_mm2s_rvalid),
        .m_axi_s2mm_aclk(m_axi_s2mm_aclk),
        .m_axi_s2mm_awaddr(m_axi_s2mm_awaddr),
        .m_axi_s2mm_awburst(m_axi_s2mm_awburst),
        .m_axi_s2mm_awcache(m_axi_s2mm_awcache),
        .m_axi_s2mm_awlen(m_axi_s2mm_awlen),
        .m_axi_s2mm_awprot(m_axi_s2mm_awprot),
        .m_axi_s2mm_awready(m_axi_s2mm_awready),
        .m_axi_s2mm_awsize(m_axi_s2mm_awsize),
        .m_axi_s2mm_awuser(NLW_U0_m_axi_s2mm_awuser_UNCONNECTED[3:0]),
        .m_axi_s2mm_awvalid(m_axi_s2mm_awvalid),
        .m_axi_s2mm_bready(m_axi_s2mm_bready),
        .m_axi_s2mm_bresp(m_axi_s2mm_bresp),
        .m_axi_s2mm_bvalid(m_axi_s2mm_bvalid),
        .m_axi_s2mm_wdata(m_axi_s2mm_wdata),
        .m_axi_s2mm_wlast(m_axi_s2mm_wlast),
        .m_axi_s2mm_wready(m_axi_s2mm_wready),
        .m_axi_s2mm_wstrb(m_axi_s2mm_wstrb),
        .m_axi_s2mm_wvalid(m_axi_s2mm_wvalid),
        .m_axi_sg_aclk(m_axi_sg_aclk),
        .m_axi_sg_araddr(m_axi_sg_araddr),
        .m_axi_sg_arburst(m_axi_sg_arburst),
        .m_axi_sg_arcache(m_axi_sg_arcache),
        .m_axi_sg_arlen(m_axi_sg_arlen),
        .m_axi_sg_arprot(m_axi_sg_arprot),
        .m_axi_sg_arready(m_axi_sg_arready),
        .m_axi_sg_arsize(m_axi_sg_arsize),
        .m_axi_sg_aruser(NLW_U0_m_axi_sg_aruser_UNCONNECTED[3:0]),
        .m_axi_sg_arvalid(m_axi_sg_arvalid),
        .m_axi_sg_awaddr(m_axi_sg_awaddr),
        .m_axi_sg_awburst(m_axi_sg_awburst),
        .m_axi_sg_awcache(m_axi_sg_awcache),
        .m_axi_sg_awlen(m_axi_sg_awlen),
        .m_axi_sg_awprot(m_axi_sg_awprot),
        .m_axi_sg_awready(m_axi_sg_awready),
        .m_axi_sg_awsize(m_axi_sg_awsize),
        .m_axi_sg_awuser(NLW_U0_m_axi_sg_awuser_UNCONNECTED[3:0]),
        .m_axi_sg_awvalid(m_axi_sg_awvalid),
        .m_axi_sg_bready(m_axi_sg_bready),
        .m_axi_sg_bresp(m_axi_sg_bresp),
        .m_axi_sg_bvalid(m_axi_sg_bvalid),
        .m_axi_sg_rdata(m_axi_sg_rdata),
        .m_axi_sg_rlast(m_axi_sg_rlast),
        .m_axi_sg_rready(m_axi_sg_rready),
        .m_axi_sg_rresp(m_axi_sg_rresp),
        .m_axi_sg_rvalid(m_axi_sg_rvalid),
        .m_axi_sg_wdata(m_axi_sg_wdata),
        .m_axi_sg_wlast(m_axi_sg_wlast),
        .m_axi_sg_wready(m_axi_sg_wready),
        .m_axi_sg_wstrb(m_axi_sg_wstrb),
        .m_axi_sg_wvalid(m_axi_sg_wvalid),
        .m_axis_mm2s_cntrl_tdata(NLW_U0_m_axis_mm2s_cntrl_tdata_UNCONNECTED[31:0]),
        .m_axis_mm2s_cntrl_tkeep(NLW_U0_m_axis_mm2s_cntrl_tkeep_UNCONNECTED[3:0]),
        .m_axis_mm2s_cntrl_tlast(NLW_U0_m_axis_mm2s_cntrl_tlast_UNCONNECTED),
        .m_axis_mm2s_cntrl_tready(1'b0),
        .m_axis_mm2s_cntrl_tvalid(NLW_U0_m_axis_mm2s_cntrl_tvalid_UNCONNECTED),
        .m_axis_mm2s_tdata(m_axis_mm2s_tdata),
        .m_axis_mm2s_tdest(NLW_U0_m_axis_mm2s_tdest_UNCONNECTED[4:0]),
        .m_axis_mm2s_tid(NLW_U0_m_axis_mm2s_tid_UNCONNECTED[4:0]),
        .m_axis_mm2s_tkeep(m_axis_mm2s_tkeep),
        .m_axis_mm2s_tlast(m_axis_mm2s_tlast),
        .m_axis_mm2s_tready(m_axis_mm2s_tready),
        .m_axis_mm2s_tuser(NLW_U0_m_axis_mm2s_tuser_UNCONNECTED[3:0]),
        .m_axis_mm2s_tvalid(m_axis_mm2s_tvalid),
        .mm2s_cntrl_reset_out_n(NLW_U0_mm2s_cntrl_reset_out_n_UNCONNECTED),
        .mm2s_introut(mm2s_introut),
        .mm2s_prmry_reset_out_n(mm2s_prmry_reset_out_n),
        .s2mm_introut(s2mm_introut),
        .s2mm_prmry_reset_out_n(s2mm_prmry_reset_out_n),
        .s2mm_sts_reset_out_n(NLW_U0_s2mm_sts_reset_out_n_UNCONNECTED),
        .s_axi_lite_aclk(s_axi_lite_aclk),
        .s_axi_lite_araddr(s_axi_lite_araddr),
        .s_axi_lite_arready(s_axi_lite_arready),
        .s_axi_lite_arvalid(s_axi_lite_arvalid),
        .s_axi_lite_awaddr(s_axi_lite_awaddr),
        .s_axi_lite_awready(s_axi_lite_awready),
        .s_axi_lite_awvalid(s_axi_lite_awvalid),
        .s_axi_lite_bready(s_axi_lite_bready),
        .s_axi_lite_bresp(s_axi_lite_bresp),
        .s_axi_lite_bvalid(s_axi_lite_bvalid),
        .s_axi_lite_rdata(s_axi_lite_rdata),
        .s_axi_lite_rready(s_axi_lite_rready),
        .s_axi_lite_rresp(s_axi_lite_rresp),
        .s_axi_lite_rvalid(s_axi_lite_rvalid),
        .s_axi_lite_wdata(s_axi_lite_wdata),
        .s_axi_lite_wready(s_axi_lite_wready),
        .s_axi_lite_wvalid(s_axi_lite_wvalid),
        .s_axis_s2mm_sts_tdata({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .s_axis_s2mm_sts_tkeep({1'b1,1'b1,1'b1,1'b1}),
        .s_axis_s2mm_sts_tlast(1'b0),
        .s_axis_s2mm_sts_tready(NLW_U0_s_axis_s2mm_sts_tready_UNCONNECTED),
        .s_axis_s2mm_sts_tvalid(1'b0),
        .s_axis_s2mm_tdata(s_axis_s2mm_tdata),
        .s_axis_s2mm_tdest({1'b0,1'b0,1'b0,1'b0,1'b0}),
        .s_axis_s2mm_tid({1'b0,1'b0,1'b0,1'b0,1'b0}),
        .s_axis_s2mm_tkeep(s_axis_s2mm_tkeep),
        .s_axis_s2mm_tlast(s_axis_s2mm_tlast),
        .s_axis_s2mm_tready(s_axis_s2mm_tready),
        .s_axis_s2mm_tuser({1'b0,1'b0,1'b0,1'b0}),
        .s_axis_s2mm_tvalid(s_axis_s2mm_tvalid));
endmodule

(* ORIG_REF_NAME = "axi_datamover" *) 
module design_1_axi_dma_0_0_axi_datamover
   (m_axis_mm2s_tvalid,
    sig_rst2all_stop_request,
    m_axi_mm2s_arsize,
    m_axi_mm2s_arburst,
    m_axi_mm2s_arvalid,
    m_axis_mm2s_tlast,
    s_axis_mm2s_cmd_tready,
    m_axi_s2mm_wvalid,
    s_axis_s2mm_tready,
    sig_s_h_halt_reg,
    m_axi_s2mm_awsize,
    m_axi_s2mm_awburst,
    m_axi_s2mm_awvalid,
    DI,
    m_axi_s2mm_wlast,
    s_axis_s2mm_cmd_tready,
    m_axis_mm2s_sts_tvalid_int,
    m_axi_s2mm_bready,
    Q,
    \gpr1.dout_i_reg[1] ,
    m_axis_s2mm_sts_tvalid_int,
    mm2s_decerr_i,
    mm2s_interr_i,
    mm2s_slverr_i,
    \mm2s_tag_reg[0] ,
    s2mm_decerr_i,
    s2mm_interr_i,
    s2mm_slverr_i,
    D,
    \INDETERMINATE_BTT_MODE.s2mm_packet_eof_i_reg ,
    E,
    mm2s_halt_cmplt,
    m_axi_mm2s_araddr,
    m_axi_mm2s_arlen,
    m_axis_mm2s_tdata,
    m_axis_mm2s_tkeep,
    s2mm_halt_cmplt,
    m_axi_s2mm_awaddr,
    m_axi_s2mm_awlen,
    m_axi_s2mm_wdata,
    m_axi_s2mm_wstrb,
    m_axi_mm2s_rready,
    m_axi_mm2s_aclk,
    m_axi_mm2s_rdata,
    out,
    \GNE_SYNC_RESET.halt_i_reg ,
    m_axi_s2mm_aclk,
    \GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_s_level_out_d4 ,
    \GNE_SYNC_RESET.halt_i_reg_0 ,
    s_axis_mm2s_cmd_tvalid_split,
    p_2_out,
    m_axi_s2mm_bvalid,
    m_axi_s2mm_wready,
    s_axis_s2mm_tvalid,
    s_axis_s2mm_tlast,
    s_axis_s2mm_tkeep,
    s_axis_s2mm_tdata,
    s_axis_s2mm_cmd_tvalid_split,
    m_axis_s2mm_sts_tready,
    p_7_out,
    p_8_out,
    m_axi_mm2s_rlast,
    m_axi_mm2s_arready,
    m_axi_s2mm_awready,
    \GNE_SYNC_RESET.scndry_resetn_reg ,
    \GEN_MM2S.queue_dout_new_reg[31] ,
    m_axis_mm2s_tready,
    m_axi_s2mm_bresp,
    p_0_out,
    \GEN_HOLD_NO_DATA.s_axis_s2mm_cmd_tvalid_reg ,
    \GEN_S2MM.queue_dout2_new_reg[31] ,
    m_axi_mm2s_rvalid,
    m_axi_mm2s_rresp);
  output m_axis_mm2s_tvalid;
  output sig_rst2all_stop_request;
  output [0:0]m_axi_mm2s_arsize;
  output [0:0]m_axi_mm2s_arburst;
  output m_axi_mm2s_arvalid;
  output m_axis_mm2s_tlast;
  output s_axis_mm2s_cmd_tready;
  output m_axi_s2mm_wvalid;
  output s_axis_s2mm_tready;
  output sig_s_h_halt_reg;
  output [0:0]m_axi_s2mm_awsize;
  output [0:0]m_axi_s2mm_awburst;
  output m_axi_s2mm_awvalid;
  output [8:0]DI;
  output m_axi_s2mm_wlast;
  output s_axis_s2mm_cmd_tready;
  output m_axis_mm2s_sts_tvalid_int;
  output m_axi_s2mm_bready;
  output [2:0]Q;
  output [2:0]\gpr1.dout_i_reg[1] ;
  output m_axis_s2mm_sts_tvalid_int;
  output mm2s_decerr_i;
  output mm2s_interr_i;
  output mm2s_slverr_i;
  output \mm2s_tag_reg[0] ;
  output s2mm_decerr_i;
  output s2mm_interr_i;
  output s2mm_slverr_i;
  output [13:0]D;
  output \INDETERMINATE_BTT_MODE.s2mm_packet_eof_i_reg ;
  output [0:0]E;
  output mm2s_halt_cmplt;
  output [31:0]m_axi_mm2s_araddr;
  output [3:0]m_axi_mm2s_arlen;
  output [31:0]m_axis_mm2s_tdata;
  output [3:0]m_axis_mm2s_tkeep;
  output s2mm_halt_cmplt;
  output [31:0]m_axi_s2mm_awaddr;
  output [4:0]m_axi_s2mm_awlen;
  output [31:0]m_axi_s2mm_wdata;
  output [3:0]m_axi_s2mm_wstrb;
  output m_axi_mm2s_rready;
  input m_axi_mm2s_aclk;
  input [31:0]m_axi_mm2s_rdata;
  input out;
  input \GNE_SYNC_RESET.halt_i_reg ;
  input m_axi_s2mm_aclk;
  input \GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_s_level_out_d4 ;
  input \GNE_SYNC_RESET.halt_i_reg_0 ;
  input s_axis_mm2s_cmd_tvalid_split;
  input p_2_out;
  input m_axi_s2mm_bvalid;
  input m_axi_s2mm_wready;
  input s_axis_s2mm_tvalid;
  input s_axis_s2mm_tlast;
  input [3:0]s_axis_s2mm_tkeep;
  input [31:0]s_axis_s2mm_tdata;
  input s_axis_s2mm_cmd_tvalid_split;
  input m_axis_s2mm_sts_tready;
  input p_7_out;
  input p_8_out;
  input m_axi_mm2s_rlast;
  input m_axi_mm2s_arready;
  input m_axi_s2mm_awready;
  input \GNE_SYNC_RESET.scndry_resetn_reg ;
  input [47:0]\GEN_MM2S.queue_dout_new_reg[31] ;
  input m_axis_mm2s_tready;
  input [1:0]m_axi_s2mm_bresp;
  input [8:0]p_0_out;
  input [0:0]\GEN_HOLD_NO_DATA.s_axis_s2mm_cmd_tvalid_reg ;
  input [46:0]\GEN_S2MM.queue_dout2_new_reg[31] ;
  input m_axi_mm2s_rvalid;
  input [1:0]m_axi_mm2s_rresp;

  wire [13:0]D;
  wire [8:0]DI;
  wire [0:0]E;
  wire \GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_s_level_out_d4 ;
  wire [0:0]\GEN_HOLD_NO_DATA.s_axis_s2mm_cmd_tvalid_reg ;
  wire [47:0]\GEN_MM2S.queue_dout_new_reg[31] ;
  wire [46:0]\GEN_S2MM.queue_dout2_new_reg[31] ;
  wire \GNE_SYNC_RESET.halt_i_reg ;
  wire \GNE_SYNC_RESET.halt_i_reg_0 ;
  wire \GNE_SYNC_RESET.scndry_resetn_reg ;
  wire \INDETERMINATE_BTT_MODE.s2mm_packet_eof_i_reg ;
  wire [2:0]Q;
  wire [2:0]\gpr1.dout_i_reg[1] ;
  wire m_axi_mm2s_aclk;
  wire [31:0]m_axi_mm2s_araddr;
  wire [0:0]m_axi_mm2s_arburst;
  wire [3:0]m_axi_mm2s_arlen;
  wire m_axi_mm2s_arready;
  wire [0:0]m_axi_mm2s_arsize;
  wire m_axi_mm2s_arvalid;
  wire [31:0]m_axi_mm2s_rdata;
  wire m_axi_mm2s_rlast;
  wire m_axi_mm2s_rready;
  wire [1:0]m_axi_mm2s_rresp;
  wire m_axi_mm2s_rvalid;
  wire m_axi_s2mm_aclk;
  wire [31:0]m_axi_s2mm_awaddr;
  wire [0:0]m_axi_s2mm_awburst;
  wire [4:0]m_axi_s2mm_awlen;
  wire m_axi_s2mm_awready;
  wire [0:0]m_axi_s2mm_awsize;
  wire m_axi_s2mm_awvalid;
  wire m_axi_s2mm_bready;
  wire [1:0]m_axi_s2mm_bresp;
  wire m_axi_s2mm_bvalid;
  wire [31:0]m_axi_s2mm_wdata;
  wire m_axi_s2mm_wlast;
  wire m_axi_s2mm_wready;
  wire [3:0]m_axi_s2mm_wstrb;
  wire m_axi_s2mm_wvalid;
  wire m_axis_mm2s_sts_tvalid_int;
  wire [31:0]m_axis_mm2s_tdata;
  wire [3:0]m_axis_mm2s_tkeep;
  wire m_axis_mm2s_tlast;
  wire m_axis_mm2s_tready;
  wire m_axis_mm2s_tvalid;
  wire m_axis_s2mm_sts_tready;
  wire m_axis_s2mm_sts_tvalid_int;
  wire mm2s_decerr_i;
  wire mm2s_halt_cmplt;
  wire mm2s_interr_i;
  wire mm2s_slverr_i;
  wire \mm2s_tag_reg[0] ;
  wire out;
  wire [8:0]p_0_out;
  wire p_2_out;
  wire p_7_out;
  wire p_8_out;
  wire s2mm_decerr_i;
  wire s2mm_halt_cmplt;
  wire s2mm_interr_i;
  wire s2mm_slverr_i;
  wire s_axis_mm2s_cmd_tready;
  wire s_axis_mm2s_cmd_tvalid_split;
  wire s_axis_s2mm_cmd_tready;
  wire s_axis_s2mm_cmd_tvalid_split;
  wire [31:0]s_axis_s2mm_tdata;
  wire [3:0]s_axis_s2mm_tkeep;
  wire s_axis_s2mm_tlast;
  wire s_axis_s2mm_tready;
  wire s_axis_s2mm_tvalid;
  wire sig_rst2all_stop_request;
  wire sig_s_h_halt_reg;

  design_1_axi_dma_0_0_axi_datamover_mm2s_full_wrap \GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER 
       (.\GEN_MM2S.queue_dout_new_reg[31] (\GEN_MM2S.queue_dout_new_reg[31] ),
        .\GNE_SYNC_RESET.halt_i_reg (\GNE_SYNC_RESET.halt_i_reg ),
        .m_axi_mm2s_aclk(m_axi_mm2s_aclk),
        .m_axi_mm2s_araddr(m_axi_mm2s_araddr),
        .m_axi_mm2s_arburst(m_axi_mm2s_arburst),
        .m_axi_mm2s_arlen(m_axi_mm2s_arlen),
        .m_axi_mm2s_arready(m_axi_mm2s_arready),
        .m_axi_mm2s_arsize(m_axi_mm2s_arsize),
        .m_axi_mm2s_arvalid(m_axi_mm2s_arvalid),
        .m_axi_mm2s_rdata(m_axi_mm2s_rdata),
        .m_axi_mm2s_rlast(m_axi_mm2s_rlast),
        .m_axi_mm2s_rready(m_axi_mm2s_rready),
        .m_axi_mm2s_rresp(m_axi_mm2s_rresp),
        .m_axi_mm2s_rvalid(m_axi_mm2s_rvalid),
        .m_axis_mm2s_tdata(m_axis_mm2s_tdata),
        .m_axis_mm2s_tkeep(m_axis_mm2s_tkeep),
        .m_axis_mm2s_tlast(m_axis_mm2s_tlast),
        .m_axis_mm2s_tready(m_axis_mm2s_tready),
        .m_axis_mm2s_tvalid(m_axis_mm2s_tvalid),
        .mm2s_decerr_i(mm2s_decerr_i),
        .mm2s_halt_cmplt(mm2s_halt_cmplt),
        .mm2s_interr_i(mm2s_interr_i),
        .mm2s_slverr_i(mm2s_slverr_i),
        .\mm2s_tag_reg[0] (m_axis_mm2s_sts_tvalid_int),
        .\mm2s_tag_reg[0]_0 (\mm2s_tag_reg[0] ),
        .out(out),
        .p_2_out(p_2_out),
        .p_7_out(p_7_out),
        .s_axis_mm2s_cmd_tready(s_axis_mm2s_cmd_tready),
        .s_axis_mm2s_cmd_tvalid_split(s_axis_mm2s_cmd_tvalid_split),
        .sig_rst2all_stop_request(sig_rst2all_stop_request));
  design_1_axi_dma_0_0_axi_datamover_s2mm_full_wrap \GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER 
       (.D(D),
        .DI(DI),
        .E(E),
        .\GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_s_level_out_d4 (\GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_s_level_out_d4 ),
        .\GEN_HOLD_NO_DATA.s_axis_s2mm_cmd_tvalid_reg (\GEN_HOLD_NO_DATA.s_axis_s2mm_cmd_tvalid_reg ),
        .\GEN_S2MM.queue_dout2_new_reg[31] (\GEN_S2MM.queue_dout2_new_reg[31] ),
        .\GNE_SYNC_RESET.halt_i_reg (\GNE_SYNC_RESET.halt_i_reg_0 ),
        .\GNE_SYNC_RESET.scndry_resetn_reg (\GNE_SYNC_RESET.scndry_resetn_reg ),
        .\INDETERMINATE_BTT_MODE.s2mm_brcvd_reg[0] (m_axis_s2mm_sts_tvalid_int),
        .\INDETERMINATE_BTT_MODE.s2mm_packet_eof_i_reg (\INDETERMINATE_BTT_MODE.s2mm_packet_eof_i_reg ),
        .Q(Q),
        .\gpr1.dout_i_reg[1] (\gpr1.dout_i_reg[1] ),
        .m_axi_s2mm_aclk(m_axi_s2mm_aclk),
        .m_axi_s2mm_awaddr(m_axi_s2mm_awaddr),
        .m_axi_s2mm_awburst(m_axi_s2mm_awburst),
        .m_axi_s2mm_awlen(m_axi_s2mm_awlen),
        .m_axi_s2mm_awready(m_axi_s2mm_awready),
        .m_axi_s2mm_awsize(m_axi_s2mm_awsize),
        .m_axi_s2mm_awvalid(m_axi_s2mm_awvalid),
        .m_axi_s2mm_bready(m_axi_s2mm_bready),
        .m_axi_s2mm_bresp(m_axi_s2mm_bresp),
        .m_axi_s2mm_bvalid(m_axi_s2mm_bvalid),
        .m_axi_s2mm_wdata(m_axi_s2mm_wdata),
        .m_axi_s2mm_wlast(m_axi_s2mm_wlast),
        .m_axi_s2mm_wready(m_axi_s2mm_wready),
        .m_axi_s2mm_wstrb(m_axi_s2mm_wstrb),
        .m_axi_s2mm_wvalid(m_axi_s2mm_wvalid),
        .m_axis_s2mm_sts_tready(m_axis_s2mm_sts_tready),
        .p_0_out(p_0_out),
        .p_8_out(p_8_out),
        .s2mm_decerr_i(s2mm_decerr_i),
        .s2mm_halt_cmplt(s2mm_halt_cmplt),
        .s2mm_interr_i(s2mm_interr_i),
        .s2mm_slverr_i(s2mm_slverr_i),
        .s_axis_s2mm_cmd_tready(s_axis_s2mm_cmd_tready),
        .s_axis_s2mm_cmd_tvalid_split(s_axis_s2mm_cmd_tvalid_split),
        .s_axis_s2mm_tdata(s_axis_s2mm_tdata),
        .s_axis_s2mm_tkeep(s_axis_s2mm_tkeep),
        .s_axis_s2mm_tlast(s_axis_s2mm_tlast),
        .s_axis_s2mm_tready(s_axis_s2mm_tready),
        .s_axis_s2mm_tvalid(s_axis_s2mm_tvalid),
        .sig_s_h_halt_reg(sig_s_h_halt_reg));
endmodule

(* ORIG_REF_NAME = "axi_datamover_addr_cntl" *) 
module design_1_axi_dma_0_0_axi_datamover_addr_cntl
   (out,
    \sig_addr_posted_cntr_reg[2] ,
    sig_init_reg2,
    m_axi_mm2s_arsize,
    m_axi_mm2s_arburst,
    m_axi_mm2s_arvalid,
    sig_wr_fifo,
    sig_halt_cmplt_reg,
    m_axi_mm2s_araddr,
    m_axi_mm2s_arlen,
    SR,
    sig_reset_reg,
    m_axi_mm2s_aclk,
    sig_sf_allow_addr_req,
    sig_data2addr_stop_req,
    sig_cmd_stat_rst_user_reg_n_cdc_from_reg,
    m_axi_mm2s_arready,
    sig_mstr2addr_cmd_valid,
    sig_halt_reg_dly3,
    in);
  output out;
  output \sig_addr_posted_cntr_reg[2] ;
  output sig_init_reg2;
  output [0:0]m_axi_mm2s_arsize;
  output [0:0]m_axi_mm2s_arburst;
  output m_axi_mm2s_arvalid;
  output sig_wr_fifo;
  output sig_halt_cmplt_reg;
  output [31:0]m_axi_mm2s_araddr;
  output [3:0]m_axi_mm2s_arlen;
  input [0:0]SR;
  input sig_reset_reg;
  input m_axi_mm2s_aclk;
  input sig_sf_allow_addr_req;
  input sig_data2addr_stop_req;
  input sig_cmd_stat_rst_user_reg_n_cdc_from_reg;
  input m_axi_mm2s_arready;
  input sig_mstr2addr_cmd_valid;
  input sig_halt_reg_dly3;
  input [37:0]in;

  wire \GEN_ADDR_FIFO.I_ADDR_QUAL_FIFO_n_1 ;
  wire \GEN_ADDR_FIFO.I_ADDR_QUAL_FIFO_n_41 ;
  wire [0:0]SR;
  wire [37:0]in;
  wire m_axi_mm2s_aclk;
  wire [31:0]m_axi_mm2s_araddr;
  wire [0:0]m_axi_mm2s_arburst;
  wire [3:0]m_axi_mm2s_arlen;
  wire m_axi_mm2s_arready;
  wire [0:0]m_axi_mm2s_arsize;
  wire m_axi_mm2s_arvalid;
  wire [50:4]p_1_out;
  wire sig_addr2rsc_calc_error;
  wire sig_addr_reg_empty;
  wire sig_addr_reg_full;
  wire sig_cmd_stat_rst_user_reg_n_cdc_from_reg;
  wire sig_data2addr_stop_req;
  wire sig_halt_cmplt_reg;
  wire sig_halt_reg_dly3;
  wire sig_init_reg2;
  wire sig_mstr2addr_cmd_valid;
  wire \sig_next_addr_reg[31]_i_1__1_n_0 ;
  (* RTL_KEEP = "true" *) (* equivalent_register_removal = "no" *) wire sig_posted_to_axi;
  (* RTL_KEEP = "true" *) (* equivalent_register_removal = "no" *) wire sig_posted_to_axi_2;
  wire sig_push_addr_reg1_out;
  wire sig_reset_reg;
  wire sig_sf_allow_addr_req;
  wire sig_wr_fifo;

  assign out = sig_posted_to_axi_2;
  assign \sig_addr_posted_cntr_reg[2]  = sig_posted_to_axi;
  design_1_axi_dma_0_0_axi_datamover_fifo__parameterized1_10 \GEN_ADDR_FIFO.I_ADDR_QUAL_FIFO 
       (.SR(SR),
        .in(in),
        .m_axi_mm2s_aclk(m_axi_mm2s_aclk),
        .out({p_1_out[50],p_1_out[47],p_1_out[45],p_1_out[39:4]}),
        .sel(sig_wr_fifo),
        .sig_addr_reg_empty(sig_addr_reg_empty),
        .sig_addr_valid_reg_reg(\GEN_ADDR_FIFO.I_ADDR_QUAL_FIFO_n_1 ),
        .sig_cmd_stat_rst_user_reg_n_cdc_from_reg(sig_cmd_stat_rst_user_reg_n_cdc_from_reg),
        .sig_data2addr_stop_req(sig_data2addr_stop_req),
        .sig_init_reg2(sig_init_reg2),
        .sig_mstr2addr_cmd_valid(sig_mstr2addr_cmd_valid),
        .sig_posted_to_axi_2_reg(\GEN_ADDR_FIFO.I_ADDR_QUAL_FIFO_n_41 ),
        .sig_push_addr_reg1_out(sig_push_addr_reg1_out),
        .sig_reset_reg(sig_reset_reg),
        .sig_sf_allow_addr_req(sig_sf_allow_addr_req));
  FDSE #(
    .INIT(1'b0)) 
    sig_addr_reg_empty_reg
       (.C(m_axi_mm2s_aclk),
        .CE(sig_push_addr_reg1_out),
        .D(1'b0),
        .Q(sig_addr_reg_empty),
        .S(\sig_next_addr_reg[31]_i_1__1_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    sig_addr_reg_full_reg
       (.C(m_axi_mm2s_aclk),
        .CE(sig_push_addr_reg1_out),
        .D(sig_push_addr_reg1_out),
        .Q(sig_addr_reg_full),
        .R(\sig_next_addr_reg[31]_i_1__1_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    sig_addr_valid_reg_reg
       (.C(m_axi_mm2s_aclk),
        .CE(sig_push_addr_reg1_out),
        .D(\GEN_ADDR_FIFO.I_ADDR_QUAL_FIFO_n_1 ),
        .Q(m_axi_mm2s_arvalid),
        .R(\sig_next_addr_reg[31]_i_1__1_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    sig_calc_error_reg_reg
       (.C(m_axi_mm2s_aclk),
        .CE(sig_push_addr_reg1_out),
        .D(p_1_out[50]),
        .Q(sig_addr2rsc_calc_error),
        .R(\sig_next_addr_reg[31]_i_1__1_n_0 ));
  LUT4 #(
    .INIT(16'h1FFF)) 
    sig_halt_cmplt_i_2
       (.I0(sig_addr2rsc_calc_error),
        .I1(sig_addr_reg_empty),
        .I2(sig_halt_reg_dly3),
        .I3(sig_data2addr_stop_req),
        .O(sig_halt_cmplt_reg));
  LUT4 #(
    .INIT(16'h40FF)) 
    \sig_next_addr_reg[31]_i_1__1 
       (.I0(sig_addr2rsc_calc_error),
        .I1(sig_addr_reg_full),
        .I2(m_axi_mm2s_arready),
        .I3(sig_cmd_stat_rst_user_reg_n_cdc_from_reg),
        .O(\sig_next_addr_reg[31]_i_1__1_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \sig_next_addr_reg_reg[0] 
       (.C(m_axi_mm2s_aclk),
        .CE(sig_push_addr_reg1_out),
        .D(p_1_out[4]),
        .Q(m_axi_mm2s_araddr[0]),
        .R(\sig_next_addr_reg[31]_i_1__1_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \sig_next_addr_reg_reg[10] 
       (.C(m_axi_mm2s_aclk),
        .CE(sig_push_addr_reg1_out),
        .D(p_1_out[14]),
        .Q(m_axi_mm2s_araddr[10]),
        .R(\sig_next_addr_reg[31]_i_1__1_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \sig_next_addr_reg_reg[11] 
       (.C(m_axi_mm2s_aclk),
        .CE(sig_push_addr_reg1_out),
        .D(p_1_out[15]),
        .Q(m_axi_mm2s_araddr[11]),
        .R(\sig_next_addr_reg[31]_i_1__1_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \sig_next_addr_reg_reg[12] 
       (.C(m_axi_mm2s_aclk),
        .CE(sig_push_addr_reg1_out),
        .D(p_1_out[16]),
        .Q(m_axi_mm2s_araddr[12]),
        .R(\sig_next_addr_reg[31]_i_1__1_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \sig_next_addr_reg_reg[13] 
       (.C(m_axi_mm2s_aclk),
        .CE(sig_push_addr_reg1_out),
        .D(p_1_out[17]),
        .Q(m_axi_mm2s_araddr[13]),
        .R(\sig_next_addr_reg[31]_i_1__1_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \sig_next_addr_reg_reg[14] 
       (.C(m_axi_mm2s_aclk),
        .CE(sig_push_addr_reg1_out),
        .D(p_1_out[18]),
        .Q(m_axi_mm2s_araddr[14]),
        .R(\sig_next_addr_reg[31]_i_1__1_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \sig_next_addr_reg_reg[15] 
       (.C(m_axi_mm2s_aclk),
        .CE(sig_push_addr_reg1_out),
        .D(p_1_out[19]),
        .Q(m_axi_mm2s_araddr[15]),
        .R(\sig_next_addr_reg[31]_i_1__1_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \sig_next_addr_reg_reg[16] 
       (.C(m_axi_mm2s_aclk),
        .CE(sig_push_addr_reg1_out),
        .D(p_1_out[20]),
        .Q(m_axi_mm2s_araddr[16]),
        .R(\sig_next_addr_reg[31]_i_1__1_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \sig_next_addr_reg_reg[17] 
       (.C(m_axi_mm2s_aclk),
        .CE(sig_push_addr_reg1_out),
        .D(p_1_out[21]),
        .Q(m_axi_mm2s_araddr[17]),
        .R(\sig_next_addr_reg[31]_i_1__1_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \sig_next_addr_reg_reg[18] 
       (.C(m_axi_mm2s_aclk),
        .CE(sig_push_addr_reg1_out),
        .D(p_1_out[22]),
        .Q(m_axi_mm2s_araddr[18]),
        .R(\sig_next_addr_reg[31]_i_1__1_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \sig_next_addr_reg_reg[19] 
       (.C(m_axi_mm2s_aclk),
        .CE(sig_push_addr_reg1_out),
        .D(p_1_out[23]),
        .Q(m_axi_mm2s_araddr[19]),
        .R(\sig_next_addr_reg[31]_i_1__1_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \sig_next_addr_reg_reg[1] 
       (.C(m_axi_mm2s_aclk),
        .CE(sig_push_addr_reg1_out),
        .D(p_1_out[5]),
        .Q(m_axi_mm2s_araddr[1]),
        .R(\sig_next_addr_reg[31]_i_1__1_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \sig_next_addr_reg_reg[20] 
       (.C(m_axi_mm2s_aclk),
        .CE(sig_push_addr_reg1_out),
        .D(p_1_out[24]),
        .Q(m_axi_mm2s_araddr[20]),
        .R(\sig_next_addr_reg[31]_i_1__1_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \sig_next_addr_reg_reg[21] 
       (.C(m_axi_mm2s_aclk),
        .CE(sig_push_addr_reg1_out),
        .D(p_1_out[25]),
        .Q(m_axi_mm2s_araddr[21]),
        .R(\sig_next_addr_reg[31]_i_1__1_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \sig_next_addr_reg_reg[22] 
       (.C(m_axi_mm2s_aclk),
        .CE(sig_push_addr_reg1_out),
        .D(p_1_out[26]),
        .Q(m_axi_mm2s_araddr[22]),
        .R(\sig_next_addr_reg[31]_i_1__1_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \sig_next_addr_reg_reg[23] 
       (.C(m_axi_mm2s_aclk),
        .CE(sig_push_addr_reg1_out),
        .D(p_1_out[27]),
        .Q(m_axi_mm2s_araddr[23]),
        .R(\sig_next_addr_reg[31]_i_1__1_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \sig_next_addr_reg_reg[24] 
       (.C(m_axi_mm2s_aclk),
        .CE(sig_push_addr_reg1_out),
        .D(p_1_out[28]),
        .Q(m_axi_mm2s_araddr[24]),
        .R(\sig_next_addr_reg[31]_i_1__1_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \sig_next_addr_reg_reg[25] 
       (.C(m_axi_mm2s_aclk),
        .CE(sig_push_addr_reg1_out),
        .D(p_1_out[29]),
        .Q(m_axi_mm2s_araddr[25]),
        .R(\sig_next_addr_reg[31]_i_1__1_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \sig_next_addr_reg_reg[26] 
       (.C(m_axi_mm2s_aclk),
        .CE(sig_push_addr_reg1_out),
        .D(p_1_out[30]),
        .Q(m_axi_mm2s_araddr[26]),
        .R(\sig_next_addr_reg[31]_i_1__1_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \sig_next_addr_reg_reg[27] 
       (.C(m_axi_mm2s_aclk),
        .CE(sig_push_addr_reg1_out),
        .D(p_1_out[31]),
        .Q(m_axi_mm2s_araddr[27]),
        .R(\sig_next_addr_reg[31]_i_1__1_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \sig_next_addr_reg_reg[28] 
       (.C(m_axi_mm2s_aclk),
        .CE(sig_push_addr_reg1_out),
        .D(p_1_out[32]),
        .Q(m_axi_mm2s_araddr[28]),
        .R(\sig_next_addr_reg[31]_i_1__1_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \sig_next_addr_reg_reg[29] 
       (.C(m_axi_mm2s_aclk),
        .CE(sig_push_addr_reg1_out),
        .D(p_1_out[33]),
        .Q(m_axi_mm2s_araddr[29]),
        .R(\sig_next_addr_reg[31]_i_1__1_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \sig_next_addr_reg_reg[2] 
       (.C(m_axi_mm2s_aclk),
        .CE(sig_push_addr_reg1_out),
        .D(p_1_out[6]),
        .Q(m_axi_mm2s_araddr[2]),
        .R(\sig_next_addr_reg[31]_i_1__1_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \sig_next_addr_reg_reg[30] 
       (.C(m_axi_mm2s_aclk),
        .CE(sig_push_addr_reg1_out),
        .D(p_1_out[34]),
        .Q(m_axi_mm2s_araddr[30]),
        .R(\sig_next_addr_reg[31]_i_1__1_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \sig_next_addr_reg_reg[31] 
       (.C(m_axi_mm2s_aclk),
        .CE(sig_push_addr_reg1_out),
        .D(p_1_out[35]),
        .Q(m_axi_mm2s_araddr[31]),
        .R(\sig_next_addr_reg[31]_i_1__1_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \sig_next_addr_reg_reg[3] 
       (.C(m_axi_mm2s_aclk),
        .CE(sig_push_addr_reg1_out),
        .D(p_1_out[7]),
        .Q(m_axi_mm2s_araddr[3]),
        .R(\sig_next_addr_reg[31]_i_1__1_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \sig_next_addr_reg_reg[4] 
       (.C(m_axi_mm2s_aclk),
        .CE(sig_push_addr_reg1_out),
        .D(p_1_out[8]),
        .Q(m_axi_mm2s_araddr[4]),
        .R(\sig_next_addr_reg[31]_i_1__1_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \sig_next_addr_reg_reg[5] 
       (.C(m_axi_mm2s_aclk),
        .CE(sig_push_addr_reg1_out),
        .D(p_1_out[9]),
        .Q(m_axi_mm2s_araddr[5]),
        .R(\sig_next_addr_reg[31]_i_1__1_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \sig_next_addr_reg_reg[6] 
       (.C(m_axi_mm2s_aclk),
        .CE(sig_push_addr_reg1_out),
        .D(p_1_out[10]),
        .Q(m_axi_mm2s_araddr[6]),
        .R(\sig_next_addr_reg[31]_i_1__1_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \sig_next_addr_reg_reg[7] 
       (.C(m_axi_mm2s_aclk),
        .CE(sig_push_addr_reg1_out),
        .D(p_1_out[11]),
        .Q(m_axi_mm2s_araddr[7]),
        .R(\sig_next_addr_reg[31]_i_1__1_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \sig_next_addr_reg_reg[8] 
       (.C(m_axi_mm2s_aclk),
        .CE(sig_push_addr_reg1_out),
        .D(p_1_out[12]),
        .Q(m_axi_mm2s_araddr[8]),
        .R(\sig_next_addr_reg[31]_i_1__1_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \sig_next_addr_reg_reg[9] 
       (.C(m_axi_mm2s_aclk),
        .CE(sig_push_addr_reg1_out),
        .D(p_1_out[13]),
        .Q(m_axi_mm2s_araddr[9]),
        .R(\sig_next_addr_reg[31]_i_1__1_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \sig_next_burst_reg_reg[0] 
       (.C(m_axi_mm2s_aclk),
        .CE(sig_push_addr_reg1_out),
        .D(p_1_out[47]),
        .Q(m_axi_mm2s_arburst),
        .R(\sig_next_addr_reg[31]_i_1__1_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \sig_next_len_reg_reg[0] 
       (.C(m_axi_mm2s_aclk),
        .CE(sig_push_addr_reg1_out),
        .D(p_1_out[36]),
        .Q(m_axi_mm2s_arlen[0]),
        .R(\sig_next_addr_reg[31]_i_1__1_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \sig_next_len_reg_reg[1] 
       (.C(m_axi_mm2s_aclk),
        .CE(sig_push_addr_reg1_out),
        .D(p_1_out[37]),
        .Q(m_axi_mm2s_arlen[1]),
        .R(\sig_next_addr_reg[31]_i_1__1_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \sig_next_len_reg_reg[2] 
       (.C(m_axi_mm2s_aclk),
        .CE(sig_push_addr_reg1_out),
        .D(p_1_out[38]),
        .Q(m_axi_mm2s_arlen[2]),
        .R(\sig_next_addr_reg[31]_i_1__1_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \sig_next_len_reg_reg[3] 
       (.C(m_axi_mm2s_aclk),
        .CE(sig_push_addr_reg1_out),
        .D(p_1_out[39]),
        .Q(m_axi_mm2s_arlen[3]),
        .R(\sig_next_addr_reg[31]_i_1__1_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \sig_next_size_reg_reg[1] 
       (.C(m_axi_mm2s_aclk),
        .CE(sig_push_addr_reg1_out),
        .D(p_1_out[45]),
        .Q(m_axi_mm2s_arsize),
        .R(\sig_next_addr_reg[31]_i_1__1_n_0 ));
  (* KEEP = "yes" *) 
  (* equivalent_register_removal = "no" *) 
  FDRE #(
    .INIT(1'b0)) 
    sig_posted_to_axi_2_reg
       (.C(m_axi_mm2s_aclk),
        .CE(1'b1),
        .D(\GEN_ADDR_FIFO.I_ADDR_QUAL_FIFO_n_41 ),
        .Q(sig_posted_to_axi_2),
        .R(1'b0));
  (* KEEP = "yes" *) 
  (* equivalent_register_removal = "no" *) 
  FDRE #(
    .INIT(1'b0)) 
    sig_posted_to_axi_reg
       (.C(m_axi_mm2s_aclk),
        .CE(1'b1),
        .D(\GEN_ADDR_FIFO.I_ADDR_QUAL_FIFO_n_41 ),
        .Q(sig_posted_to_axi),
        .R(1'b0));
endmodule

(* ORIG_REF_NAME = "axi_datamover_addr_cntl" *) 
module design_1_axi_dma_0_0_axi_datamover_addr_cntl__parameterized0
   (out,
    \INFERRED_GEN.cnt_i_reg[0] ,
    sig_addr_reg_empty,
    sig_addr2wsc_calc_error,
    m_axi_s2mm_awsize,
    m_axi_s2mm_awburst,
    m_axi_s2mm_awvalid,
    sig_inhibit_rdy_n,
    sig_clr_cmd2addr_valid4_out__0,
    m_axi_s2mm_awaddr,
    m_axi_s2mm_awlen,
    sig_stream_rst,
    m_axi_s2mm_aclk,
    sig_data2addr_stop_req,
    p_22_out,
    m_axi_s2mm_awready,
    sig_cmd_stat_rst_user_reg_n_cdc_from_reg,
    in,
    sig_reset_reg,
    sig_init_reg2);
  output out;
  output \INFERRED_GEN.cnt_i_reg[0] ;
  output sig_addr_reg_empty;
  output sig_addr2wsc_calc_error;
  output [0:0]m_axi_s2mm_awsize;
  output [0:0]m_axi_s2mm_awburst;
  output m_axi_s2mm_awvalid;
  output sig_inhibit_rdy_n;
  output sig_clr_cmd2addr_valid4_out__0;
  output [31:0]m_axi_s2mm_awaddr;
  output [4:0]m_axi_s2mm_awlen;
  input sig_stream_rst;
  input m_axi_s2mm_aclk;
  input sig_data2addr_stop_req;
  input p_22_out;
  input m_axi_s2mm_awready;
  input sig_cmd_stat_rst_user_reg_n_cdc_from_reg;
  input [38:0]in;
  input sig_reset_reg;
  input sig_init_reg2;

  wire \GEN_ADDR_FIFO.I_ADDR_QUAL_FIFO_n_1 ;
  wire \GEN_ADDR_FIFO.I_ADDR_QUAL_FIFO_n_4 ;
  wire \INFERRED_GEN.cnt_i_reg[0] ;
  wire [38:0]in;
  wire m_axi_s2mm_aclk;
  wire [31:0]m_axi_s2mm_awaddr;
  wire [0:0]m_axi_s2mm_awburst;
  wire [4:0]m_axi_s2mm_awlen;
  wire m_axi_s2mm_awready;
  wire [0:0]m_axi_s2mm_awsize;
  wire m_axi_s2mm_awvalid;
  wire [50:4]p_1_out;
  wire p_22_out;
  wire sig_addr2wsc_calc_error;
  wire sig_addr_reg_empty;
  wire sig_addr_reg_full;
  wire sig_clr_cmd2addr_valid4_out__0;
  wire sig_cmd_stat_rst_user_reg_n_cdc_from_reg;
  wire sig_data2addr_stop_req;
  wire sig_inhibit_rdy_n;
  wire sig_init_reg2;
  wire \sig_next_addr_reg[31]_i_1__2_n_0 ;
  (* RTL_KEEP = "true" *) (* equivalent_register_removal = "no" *) wire sig_posted_to_axi;
  (* RTL_KEEP = "true" *) (* equivalent_register_removal = "no" *) wire sig_posted_to_axi_2;
  wire sig_reset_reg;
  wire sig_stream_rst;

  assign out = sig_posted_to_axi;
  design_1_axi_dma_0_0_axi_datamover_fifo__parameterized1 \GEN_ADDR_FIFO.I_ADDR_QUAL_FIFO 
       (.\INFERRED_GEN.cnt_i_reg[0] (\INFERRED_GEN.cnt_i_reg[0] ),
        .\INFERRED_GEN.cnt_i_reg[0]_0 (sig_inhibit_rdy_n),
        .in(in),
        .m_axi_s2mm_aclk(m_axi_s2mm_aclk),
        .out({p_1_out[50],p_1_out[47],p_1_out[45],p_1_out[40:4]}),
        .p_22_out(p_22_out),
        .sig_addr_reg_empty_reg(sig_addr_reg_empty),
        .sig_addr_valid_reg_reg(\GEN_ADDR_FIFO.I_ADDR_QUAL_FIFO_n_4 ),
        .sig_calc_error_reg_reg(\GEN_ADDR_FIFO.I_ADDR_QUAL_FIFO_n_1 ),
        .sig_clr_cmd2addr_valid4_out__0(sig_clr_cmd2addr_valid4_out__0),
        .sig_cmd_stat_rst_user_reg_n_cdc_from_reg(sig_cmd_stat_rst_user_reg_n_cdc_from_reg),
        .sig_data2addr_stop_req(sig_data2addr_stop_req),
        .sig_init_reg2(sig_init_reg2),
        .sig_reset_reg(sig_reset_reg),
        .sig_stream_rst(sig_stream_rst));
  FDSE #(
    .INIT(1'b0)) 
    sig_addr_reg_empty_reg
       (.C(m_axi_s2mm_aclk),
        .CE(\GEN_ADDR_FIFO.I_ADDR_QUAL_FIFO_n_1 ),
        .D(1'b0),
        .Q(sig_addr_reg_empty),
        .S(\sig_next_addr_reg[31]_i_1__2_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    sig_addr_reg_full_reg
       (.C(m_axi_s2mm_aclk),
        .CE(\GEN_ADDR_FIFO.I_ADDR_QUAL_FIFO_n_1 ),
        .D(\GEN_ADDR_FIFO.I_ADDR_QUAL_FIFO_n_1 ),
        .Q(sig_addr_reg_full),
        .R(\sig_next_addr_reg[31]_i_1__2_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    sig_addr_valid_reg_reg
       (.C(m_axi_s2mm_aclk),
        .CE(\GEN_ADDR_FIFO.I_ADDR_QUAL_FIFO_n_1 ),
        .D(\GEN_ADDR_FIFO.I_ADDR_QUAL_FIFO_n_4 ),
        .Q(m_axi_s2mm_awvalid),
        .R(\sig_next_addr_reg[31]_i_1__2_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    sig_calc_error_reg_reg
       (.C(m_axi_s2mm_aclk),
        .CE(\GEN_ADDR_FIFO.I_ADDR_QUAL_FIFO_n_1 ),
        .D(p_1_out[50]),
        .Q(sig_addr2wsc_calc_error),
        .R(\sig_next_addr_reg[31]_i_1__2_n_0 ));
  LUT4 #(
    .INIT(16'h08FF)) 
    \sig_next_addr_reg[31]_i_1__2 
       (.I0(m_axi_s2mm_awready),
        .I1(sig_addr_reg_full),
        .I2(sig_addr2wsc_calc_error),
        .I3(sig_cmd_stat_rst_user_reg_n_cdc_from_reg),
        .O(\sig_next_addr_reg[31]_i_1__2_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \sig_next_addr_reg_reg[0] 
       (.C(m_axi_s2mm_aclk),
        .CE(\GEN_ADDR_FIFO.I_ADDR_QUAL_FIFO_n_1 ),
        .D(p_1_out[4]),
        .Q(m_axi_s2mm_awaddr[0]),
        .R(\sig_next_addr_reg[31]_i_1__2_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \sig_next_addr_reg_reg[10] 
       (.C(m_axi_s2mm_aclk),
        .CE(\GEN_ADDR_FIFO.I_ADDR_QUAL_FIFO_n_1 ),
        .D(p_1_out[14]),
        .Q(m_axi_s2mm_awaddr[10]),
        .R(\sig_next_addr_reg[31]_i_1__2_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \sig_next_addr_reg_reg[11] 
       (.C(m_axi_s2mm_aclk),
        .CE(\GEN_ADDR_FIFO.I_ADDR_QUAL_FIFO_n_1 ),
        .D(p_1_out[15]),
        .Q(m_axi_s2mm_awaddr[11]),
        .R(\sig_next_addr_reg[31]_i_1__2_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \sig_next_addr_reg_reg[12] 
       (.C(m_axi_s2mm_aclk),
        .CE(\GEN_ADDR_FIFO.I_ADDR_QUAL_FIFO_n_1 ),
        .D(p_1_out[16]),
        .Q(m_axi_s2mm_awaddr[12]),
        .R(\sig_next_addr_reg[31]_i_1__2_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \sig_next_addr_reg_reg[13] 
       (.C(m_axi_s2mm_aclk),
        .CE(\GEN_ADDR_FIFO.I_ADDR_QUAL_FIFO_n_1 ),
        .D(p_1_out[17]),
        .Q(m_axi_s2mm_awaddr[13]),
        .R(\sig_next_addr_reg[31]_i_1__2_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \sig_next_addr_reg_reg[14] 
       (.C(m_axi_s2mm_aclk),
        .CE(\GEN_ADDR_FIFO.I_ADDR_QUAL_FIFO_n_1 ),
        .D(p_1_out[18]),
        .Q(m_axi_s2mm_awaddr[14]),
        .R(\sig_next_addr_reg[31]_i_1__2_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \sig_next_addr_reg_reg[15] 
       (.C(m_axi_s2mm_aclk),
        .CE(\GEN_ADDR_FIFO.I_ADDR_QUAL_FIFO_n_1 ),
        .D(p_1_out[19]),
        .Q(m_axi_s2mm_awaddr[15]),
        .R(\sig_next_addr_reg[31]_i_1__2_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \sig_next_addr_reg_reg[16] 
       (.C(m_axi_s2mm_aclk),
        .CE(\GEN_ADDR_FIFO.I_ADDR_QUAL_FIFO_n_1 ),
        .D(p_1_out[20]),
        .Q(m_axi_s2mm_awaddr[16]),
        .R(\sig_next_addr_reg[31]_i_1__2_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \sig_next_addr_reg_reg[17] 
       (.C(m_axi_s2mm_aclk),
        .CE(\GEN_ADDR_FIFO.I_ADDR_QUAL_FIFO_n_1 ),
        .D(p_1_out[21]),
        .Q(m_axi_s2mm_awaddr[17]),
        .R(\sig_next_addr_reg[31]_i_1__2_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \sig_next_addr_reg_reg[18] 
       (.C(m_axi_s2mm_aclk),
        .CE(\GEN_ADDR_FIFO.I_ADDR_QUAL_FIFO_n_1 ),
        .D(p_1_out[22]),
        .Q(m_axi_s2mm_awaddr[18]),
        .R(\sig_next_addr_reg[31]_i_1__2_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \sig_next_addr_reg_reg[19] 
       (.C(m_axi_s2mm_aclk),
        .CE(\GEN_ADDR_FIFO.I_ADDR_QUAL_FIFO_n_1 ),
        .D(p_1_out[23]),
        .Q(m_axi_s2mm_awaddr[19]),
        .R(\sig_next_addr_reg[31]_i_1__2_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \sig_next_addr_reg_reg[1] 
       (.C(m_axi_s2mm_aclk),
        .CE(\GEN_ADDR_FIFO.I_ADDR_QUAL_FIFO_n_1 ),
        .D(p_1_out[5]),
        .Q(m_axi_s2mm_awaddr[1]),
        .R(\sig_next_addr_reg[31]_i_1__2_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \sig_next_addr_reg_reg[20] 
       (.C(m_axi_s2mm_aclk),
        .CE(\GEN_ADDR_FIFO.I_ADDR_QUAL_FIFO_n_1 ),
        .D(p_1_out[24]),
        .Q(m_axi_s2mm_awaddr[20]),
        .R(\sig_next_addr_reg[31]_i_1__2_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \sig_next_addr_reg_reg[21] 
       (.C(m_axi_s2mm_aclk),
        .CE(\GEN_ADDR_FIFO.I_ADDR_QUAL_FIFO_n_1 ),
        .D(p_1_out[25]),
        .Q(m_axi_s2mm_awaddr[21]),
        .R(\sig_next_addr_reg[31]_i_1__2_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \sig_next_addr_reg_reg[22] 
       (.C(m_axi_s2mm_aclk),
        .CE(\GEN_ADDR_FIFO.I_ADDR_QUAL_FIFO_n_1 ),
        .D(p_1_out[26]),
        .Q(m_axi_s2mm_awaddr[22]),
        .R(\sig_next_addr_reg[31]_i_1__2_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \sig_next_addr_reg_reg[23] 
       (.C(m_axi_s2mm_aclk),
        .CE(\GEN_ADDR_FIFO.I_ADDR_QUAL_FIFO_n_1 ),
        .D(p_1_out[27]),
        .Q(m_axi_s2mm_awaddr[23]),
        .R(\sig_next_addr_reg[31]_i_1__2_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \sig_next_addr_reg_reg[24] 
       (.C(m_axi_s2mm_aclk),
        .CE(\GEN_ADDR_FIFO.I_ADDR_QUAL_FIFO_n_1 ),
        .D(p_1_out[28]),
        .Q(m_axi_s2mm_awaddr[24]),
        .R(\sig_next_addr_reg[31]_i_1__2_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \sig_next_addr_reg_reg[25] 
       (.C(m_axi_s2mm_aclk),
        .CE(\GEN_ADDR_FIFO.I_ADDR_QUAL_FIFO_n_1 ),
        .D(p_1_out[29]),
        .Q(m_axi_s2mm_awaddr[25]),
        .R(\sig_next_addr_reg[31]_i_1__2_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \sig_next_addr_reg_reg[26] 
       (.C(m_axi_s2mm_aclk),
        .CE(\GEN_ADDR_FIFO.I_ADDR_QUAL_FIFO_n_1 ),
        .D(p_1_out[30]),
        .Q(m_axi_s2mm_awaddr[26]),
        .R(\sig_next_addr_reg[31]_i_1__2_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \sig_next_addr_reg_reg[27] 
       (.C(m_axi_s2mm_aclk),
        .CE(\GEN_ADDR_FIFO.I_ADDR_QUAL_FIFO_n_1 ),
        .D(p_1_out[31]),
        .Q(m_axi_s2mm_awaddr[27]),
        .R(\sig_next_addr_reg[31]_i_1__2_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \sig_next_addr_reg_reg[28] 
       (.C(m_axi_s2mm_aclk),
        .CE(\GEN_ADDR_FIFO.I_ADDR_QUAL_FIFO_n_1 ),
        .D(p_1_out[32]),
        .Q(m_axi_s2mm_awaddr[28]),
        .R(\sig_next_addr_reg[31]_i_1__2_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \sig_next_addr_reg_reg[29] 
       (.C(m_axi_s2mm_aclk),
        .CE(\GEN_ADDR_FIFO.I_ADDR_QUAL_FIFO_n_1 ),
        .D(p_1_out[33]),
        .Q(m_axi_s2mm_awaddr[29]),
        .R(\sig_next_addr_reg[31]_i_1__2_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \sig_next_addr_reg_reg[2] 
       (.C(m_axi_s2mm_aclk),
        .CE(\GEN_ADDR_FIFO.I_ADDR_QUAL_FIFO_n_1 ),
        .D(p_1_out[6]),
        .Q(m_axi_s2mm_awaddr[2]),
        .R(\sig_next_addr_reg[31]_i_1__2_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \sig_next_addr_reg_reg[30] 
       (.C(m_axi_s2mm_aclk),
        .CE(\GEN_ADDR_FIFO.I_ADDR_QUAL_FIFO_n_1 ),
        .D(p_1_out[34]),
        .Q(m_axi_s2mm_awaddr[30]),
        .R(\sig_next_addr_reg[31]_i_1__2_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \sig_next_addr_reg_reg[31] 
       (.C(m_axi_s2mm_aclk),
        .CE(\GEN_ADDR_FIFO.I_ADDR_QUAL_FIFO_n_1 ),
        .D(p_1_out[35]),
        .Q(m_axi_s2mm_awaddr[31]),
        .R(\sig_next_addr_reg[31]_i_1__2_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \sig_next_addr_reg_reg[3] 
       (.C(m_axi_s2mm_aclk),
        .CE(\GEN_ADDR_FIFO.I_ADDR_QUAL_FIFO_n_1 ),
        .D(p_1_out[7]),
        .Q(m_axi_s2mm_awaddr[3]),
        .R(\sig_next_addr_reg[31]_i_1__2_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \sig_next_addr_reg_reg[4] 
       (.C(m_axi_s2mm_aclk),
        .CE(\GEN_ADDR_FIFO.I_ADDR_QUAL_FIFO_n_1 ),
        .D(p_1_out[8]),
        .Q(m_axi_s2mm_awaddr[4]),
        .R(\sig_next_addr_reg[31]_i_1__2_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \sig_next_addr_reg_reg[5] 
       (.C(m_axi_s2mm_aclk),
        .CE(\GEN_ADDR_FIFO.I_ADDR_QUAL_FIFO_n_1 ),
        .D(p_1_out[9]),
        .Q(m_axi_s2mm_awaddr[5]),
        .R(\sig_next_addr_reg[31]_i_1__2_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \sig_next_addr_reg_reg[6] 
       (.C(m_axi_s2mm_aclk),
        .CE(\GEN_ADDR_FIFO.I_ADDR_QUAL_FIFO_n_1 ),
        .D(p_1_out[10]),
        .Q(m_axi_s2mm_awaddr[6]),
        .R(\sig_next_addr_reg[31]_i_1__2_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \sig_next_addr_reg_reg[7] 
       (.C(m_axi_s2mm_aclk),
        .CE(\GEN_ADDR_FIFO.I_ADDR_QUAL_FIFO_n_1 ),
        .D(p_1_out[11]),
        .Q(m_axi_s2mm_awaddr[7]),
        .R(\sig_next_addr_reg[31]_i_1__2_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \sig_next_addr_reg_reg[8] 
       (.C(m_axi_s2mm_aclk),
        .CE(\GEN_ADDR_FIFO.I_ADDR_QUAL_FIFO_n_1 ),
        .D(p_1_out[12]),
        .Q(m_axi_s2mm_awaddr[8]),
        .R(\sig_next_addr_reg[31]_i_1__2_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \sig_next_addr_reg_reg[9] 
       (.C(m_axi_s2mm_aclk),
        .CE(\GEN_ADDR_FIFO.I_ADDR_QUAL_FIFO_n_1 ),
        .D(p_1_out[13]),
        .Q(m_axi_s2mm_awaddr[9]),
        .R(\sig_next_addr_reg[31]_i_1__2_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \sig_next_burst_reg_reg[0] 
       (.C(m_axi_s2mm_aclk),
        .CE(\GEN_ADDR_FIFO.I_ADDR_QUAL_FIFO_n_1 ),
        .D(p_1_out[47]),
        .Q(m_axi_s2mm_awburst),
        .R(\sig_next_addr_reg[31]_i_1__2_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \sig_next_len_reg_reg[0] 
       (.C(m_axi_s2mm_aclk),
        .CE(\GEN_ADDR_FIFO.I_ADDR_QUAL_FIFO_n_1 ),
        .D(p_1_out[36]),
        .Q(m_axi_s2mm_awlen[0]),
        .R(\sig_next_addr_reg[31]_i_1__2_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \sig_next_len_reg_reg[1] 
       (.C(m_axi_s2mm_aclk),
        .CE(\GEN_ADDR_FIFO.I_ADDR_QUAL_FIFO_n_1 ),
        .D(p_1_out[37]),
        .Q(m_axi_s2mm_awlen[1]),
        .R(\sig_next_addr_reg[31]_i_1__2_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \sig_next_len_reg_reg[2] 
       (.C(m_axi_s2mm_aclk),
        .CE(\GEN_ADDR_FIFO.I_ADDR_QUAL_FIFO_n_1 ),
        .D(p_1_out[38]),
        .Q(m_axi_s2mm_awlen[2]),
        .R(\sig_next_addr_reg[31]_i_1__2_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \sig_next_len_reg_reg[3] 
       (.C(m_axi_s2mm_aclk),
        .CE(\GEN_ADDR_FIFO.I_ADDR_QUAL_FIFO_n_1 ),
        .D(p_1_out[39]),
        .Q(m_axi_s2mm_awlen[3]),
        .R(\sig_next_addr_reg[31]_i_1__2_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \sig_next_len_reg_reg[4] 
       (.C(m_axi_s2mm_aclk),
        .CE(\GEN_ADDR_FIFO.I_ADDR_QUAL_FIFO_n_1 ),
        .D(p_1_out[40]),
        .Q(m_axi_s2mm_awlen[4]),
        .R(\sig_next_addr_reg[31]_i_1__2_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \sig_next_size_reg_reg[1] 
       (.C(m_axi_s2mm_aclk),
        .CE(\GEN_ADDR_FIFO.I_ADDR_QUAL_FIFO_n_1 ),
        .D(p_1_out[45]),
        .Q(m_axi_s2mm_awsize),
        .R(\sig_next_addr_reg[31]_i_1__2_n_0 ));
  (* KEEP = "yes" *) 
  (* equivalent_register_removal = "no" *) 
  FDRE #(
    .INIT(1'b0)) 
    sig_posted_to_axi_2_reg
       (.C(m_axi_s2mm_aclk),
        .CE(1'b1),
        .D(\GEN_ADDR_FIFO.I_ADDR_QUAL_FIFO_n_1 ),
        .Q(sig_posted_to_axi_2),
        .R(sig_stream_rst));
  (* KEEP = "yes" *) 
  (* equivalent_register_removal = "no" *) 
  FDRE #(
    .INIT(1'b0)) 
    sig_posted_to_axi_reg
       (.C(m_axi_s2mm_aclk),
        .CE(1'b1),
        .D(\GEN_ADDR_FIFO.I_ADDR_QUAL_FIFO_n_1 ),
        .Q(sig_posted_to_axi),
        .R(sig_stream_rst));
endmodule

(* ORIG_REF_NAME = "axi_datamover_cmd_status" *) 
module design_1_axi_dma_0_0_axi_datamover_cmd_status
   (s_axis_mm2s_cmd_tready,
    sig_stat2rsc_status_ready,
    \mm2s_tag_reg[0] ,
    mm2s_decerr_i,
    mm2s_interr_i,
    mm2s_slverr_i,
    \mm2s_tag_reg[0]_0 ,
    sig_btt_is_zero,
    Q,
    sig_init_done,
    sig_cmd2mstr_cmd_valid,
    SR,
    m_axi_mm2s_aclk,
    s_axis_mm2s_cmd_tvalid_split,
    p_0_out,
    p_2_out,
    sig_rsc2stat_status_valid,
    p_7_out,
    sig_init_reg2,
    sig_reset_reg,
    sig_cmd_stat_rst_user_reg_n_cdc_from_reg,
    sig_calc_error_pushed,
    sig_input_reg_empty,
    sig_sm_halt_reg,
    D,
    \GEN_MM2S.queue_dout_new_reg[31] );
  output s_axis_mm2s_cmd_tready;
  output sig_stat2rsc_status_ready;
  output \mm2s_tag_reg[0] ;
  output mm2s_decerr_i;
  output mm2s_interr_i;
  output mm2s_slverr_i;
  output \mm2s_tag_reg[0]_0 ;
  output sig_btt_is_zero;
  output [47:0]Q;
  output sig_init_done;
  output sig_cmd2mstr_cmd_valid;
  input [0:0]SR;
  input m_axi_mm2s_aclk;
  input s_axis_mm2s_cmd_tvalid_split;
  input p_0_out;
  input p_2_out;
  input sig_rsc2stat_status_valid;
  input p_7_out;
  input sig_init_reg2;
  input sig_reset_reg;
  input sig_cmd_stat_rst_user_reg_n_cdc_from_reg;
  input sig_calc_error_pushed;
  input sig_input_reg_empty;
  input sig_sm_halt_reg;
  input [3:0]D;
  input [47:0]\GEN_MM2S.queue_dout_new_reg[31] ;

  wire [3:0]D;
  wire [47:0]\GEN_MM2S.queue_dout_new_reg[31] ;
  wire [47:0]Q;
  wire [0:0]SR;
  wire m_axi_mm2s_aclk;
  wire mm2s_decerr_i;
  wire mm2s_interr_i;
  wire mm2s_slverr_i;
  wire \mm2s_tag_reg[0] ;
  wire \mm2s_tag_reg[0]_0 ;
  wire p_0_out;
  wire p_2_out;
  wire p_7_out;
  wire s_axis_mm2s_cmd_tready;
  wire s_axis_mm2s_cmd_tvalid_split;
  wire sig_btt_is_zero;
  wire sig_calc_error_pushed;
  wire sig_cmd2mstr_cmd_valid;
  wire sig_cmd_stat_rst_user_reg_n_cdc_from_reg;
  wire sig_init_done;
  wire sig_init_reg2;
  wire sig_input_reg_empty;
  wire sig_reset_reg;
  wire sig_rsc2stat_status_valid;
  wire sig_sm_halt_reg;
  wire sig_stat2rsc_status_ready;

  design_1_axi_dma_0_0_axi_datamover_fifo__parameterized0 \GEN_INCLUDE_STATUS_FIFO.I_STS_FIFO 
       (.D(D),
        .SR(SR),
        .\USE_SINGLE_REG.sig_regfifo_dout_reg_reg[0]_0 (sig_stat2rsc_status_ready),
        .m_axi_mm2s_aclk(m_axi_mm2s_aclk),
        .mm2s_decerr_i(mm2s_decerr_i),
        .mm2s_interr_i(mm2s_interr_i),
        .mm2s_slverr_i(mm2s_slverr_i),
        .\mm2s_tag_reg[0] (\mm2s_tag_reg[0] ),
        .\mm2s_tag_reg[0]_0 (\mm2s_tag_reg[0]_0 ),
        .p_2_out(p_2_out),
        .p_7_out(p_7_out),
        .sig_cmd_stat_rst_user_reg_n_cdc_from_reg(sig_cmd_stat_rst_user_reg_n_cdc_from_reg),
        .sig_init_reg2(sig_init_reg2),
        .sig_reset_reg(sig_reset_reg),
        .sig_rsc2stat_status_valid(sig_rsc2stat_status_valid));
  design_1_axi_dma_0_0_axi_datamover_fifo_9 I_CMD_FIFO
       (.\GEN_MM2S.queue_dout_new_reg[31] (\GEN_MM2S.queue_dout_new_reg[31] ),
        .Q(Q),
        .SR(SR),
        .m_axi_mm2s_aclk(m_axi_mm2s_aclk),
        .p_0_out(p_0_out),
        .s_axis_mm2s_cmd_tready(s_axis_mm2s_cmd_tready),
        .s_axis_mm2s_cmd_tvalid_split(s_axis_mm2s_cmd_tvalid_split),
        .sig_btt_is_zero(sig_btt_is_zero),
        .sig_calc_error_pushed(sig_calc_error_pushed),
        .sig_cmd2mstr_cmd_valid(sig_cmd2mstr_cmd_valid),
        .sig_cmd_stat_rst_user_reg_n_cdc_from_reg(sig_cmd_stat_rst_user_reg_n_cdc_from_reg),
        .sig_init_done(sig_init_done),
        .sig_init_reg2(sig_init_reg2),
        .sig_input_reg_empty(sig_input_reg_empty),
        .sig_reset_reg(sig_reset_reg),
        .sig_sm_halt_reg(sig_sm_halt_reg));
endmodule

(* ORIG_REF_NAME = "axi_datamover_cmd_status" *) 
module design_1_axi_dma_0_0_axi_datamover_cmd_status__parameterized0
   (sig_init_reg2,
    s_axis_s2mm_cmd_tready,
    sig_stat2wsc_status_ready,
    sig_btt_is_zero,
    Q,
    sig_cmd2mstr_cmd_valid,
    \INDETERMINATE_BTT_MODE.s2mm_brcvd_reg[0] ,
    s2mm_decerr_i,
    s2mm_interr_i,
    s2mm_slverr_i,
    D,
    \GEN_ENABLE_INDET_BTT.sig_coelsc_reg_full_reg ,
    \INDETERMINATE_BTT_MODE.s2mm_packet_eof_i_reg ,
    sig_stream_rst,
    sig_reset_reg,
    m_axi_s2mm_aclk,
    sig_psm_halt,
    sig_input_reg_empty,
    s_axis_s2mm_cmd_tvalid_split,
    m_axis_s2mm_sts_tready,
    sig_wsc2stat_status_valid,
    p_8_out,
    sig_cmd_stat_rst_user_reg_n_cdc_from_reg,
    \GNE_SYNC_RESET.scndry_resetn_reg ,
    E,
    \GEN_ENABLE_INDET_BTT.sig_coelsc_eop_reg ,
    \GEN_HOLD_NO_DATA.s_axis_s2mm_cmd_tvalid_reg ,
    \GEN_S2MM.queue_dout2_new_reg[31] );
  output sig_init_reg2;
  output s_axis_s2mm_cmd_tready;
  output sig_stat2wsc_status_ready;
  output sig_btt_is_zero;
  output [46:0]Q;
  output sig_cmd2mstr_cmd_valid;
  output \INDETERMINATE_BTT_MODE.s2mm_brcvd_reg[0] ;
  output s2mm_decerr_i;
  output s2mm_interr_i;
  output s2mm_slverr_i;
  output [13:0]D;
  output \GEN_ENABLE_INDET_BTT.sig_coelsc_reg_full_reg ;
  output \INDETERMINATE_BTT_MODE.s2mm_packet_eof_i_reg ;
  input sig_stream_rst;
  input sig_reset_reg;
  input m_axi_s2mm_aclk;
  input sig_psm_halt;
  input sig_input_reg_empty;
  input s_axis_s2mm_cmd_tvalid_split;
  input m_axis_s2mm_sts_tready;
  input sig_wsc2stat_status_valid;
  input p_8_out;
  input sig_cmd_stat_rst_user_reg_n_cdc_from_reg;
  input \GNE_SYNC_RESET.scndry_resetn_reg ;
  input [0:0]E;
  input [17:0]\GEN_ENABLE_INDET_BTT.sig_coelsc_eop_reg ;
  input [0:0]\GEN_HOLD_NO_DATA.s_axis_s2mm_cmd_tvalid_reg ;
  input [46:0]\GEN_S2MM.queue_dout2_new_reg[31] ;

  wire [13:0]D;
  wire [0:0]E;
  wire [17:0]\GEN_ENABLE_INDET_BTT.sig_coelsc_eop_reg ;
  wire \GEN_ENABLE_INDET_BTT.sig_coelsc_reg_full_reg ;
  wire [0:0]\GEN_HOLD_NO_DATA.s_axis_s2mm_cmd_tvalid_reg ;
  wire [46:0]\GEN_S2MM.queue_dout2_new_reg[31] ;
  wire \GNE_SYNC_RESET.scndry_resetn_reg ;
  wire \INDETERMINATE_BTT_MODE.s2mm_brcvd_reg[0] ;
  wire \INDETERMINATE_BTT_MODE.s2mm_packet_eof_i_reg ;
  wire [46:0]Q;
  wire m_axi_s2mm_aclk;
  wire m_axis_s2mm_sts_tready;
  wire p_8_out;
  wire s2mm_decerr_i;
  wire s2mm_interr_i;
  wire s2mm_slverr_i;
  wire s_axis_s2mm_cmd_tready;
  wire s_axis_s2mm_cmd_tvalid_split;
  wire sig_btt_is_zero;
  wire sig_cmd2mstr_cmd_valid;
  wire sig_cmd_stat_rst_user_reg_n_cdc_from_reg;
  wire sig_init_reg2;
  wire sig_input_reg_empty;
  wire sig_psm_halt;
  wire sig_reset_reg;
  wire sig_stat2wsc_status_ready;
  wire sig_stream_rst;
  wire sig_wsc2stat_status_valid;

  design_1_axi_dma_0_0_axi_datamover_fifo__parameterized4 \GEN_INCLUDE_STATUS_FIFO.I_STS_FIFO 
       (.D(D),
        .E(E),
        .\GEN_ENABLE_INDET_BTT.sig_coelsc_eop_reg (\GEN_ENABLE_INDET_BTT.sig_coelsc_eop_reg ),
        .\GEN_ENABLE_INDET_BTT.sig_coelsc_reg_full_reg (sig_stat2wsc_status_ready),
        .\GEN_ENABLE_INDET_BTT.sig_coelsc_reg_full_reg_0 (\GEN_ENABLE_INDET_BTT.sig_coelsc_reg_full_reg ),
        .\GNE_SYNC_RESET.scndry_resetn_reg (\GNE_SYNC_RESET.scndry_resetn_reg ),
        .\INDETERMINATE_BTT_MODE.s2mm_brcvd_reg[0] (\INDETERMINATE_BTT_MODE.s2mm_brcvd_reg[0] ),
        .\INDETERMINATE_BTT_MODE.s2mm_packet_eof_i_reg (\INDETERMINATE_BTT_MODE.s2mm_packet_eof_i_reg ),
        .m_axi_s2mm_aclk(m_axi_s2mm_aclk),
        .m_axis_s2mm_sts_tready(m_axis_s2mm_sts_tready),
        .p_8_out(p_8_out),
        .s2mm_decerr_i(s2mm_decerr_i),
        .s2mm_interr_i(s2mm_interr_i),
        .s2mm_slverr_i(s2mm_slverr_i),
        .sig_cmd_stat_rst_user_reg_n_cdc_from_reg(sig_cmd_stat_rst_user_reg_n_cdc_from_reg),
        .sig_init_reg2(sig_init_reg2),
        .sig_reset_reg(sig_reset_reg),
        .sig_stream_rst(sig_stream_rst),
        .sig_wsc2stat_status_valid(sig_wsc2stat_status_valid));
  design_1_axi_dma_0_0_axi_datamover_fifo I_CMD_FIFO
       (.\GEN_HOLD_NO_DATA.s_axis_s2mm_cmd_tvalid_reg (\GEN_HOLD_NO_DATA.s_axis_s2mm_cmd_tvalid_reg ),
        .\GEN_S2MM.queue_dout2_new_reg[31] (\GEN_S2MM.queue_dout2_new_reg[31] ),
        .Q(Q),
        .m_axi_s2mm_aclk(m_axi_s2mm_aclk),
        .s_axis_s2mm_cmd_tready(s_axis_s2mm_cmd_tready),
        .s_axis_s2mm_cmd_tvalid_split(s_axis_s2mm_cmd_tvalid_split),
        .sig_btt_is_zero(sig_btt_is_zero),
        .sig_cmd2mstr_cmd_valid(sig_cmd2mstr_cmd_valid),
        .sig_cmd_stat_rst_user_reg_n_cdc_from_reg(sig_cmd_stat_rst_user_reg_n_cdc_from_reg),
        .sig_init_reg2(sig_init_reg2),
        .sig_input_reg_empty(sig_input_reg_empty),
        .sig_psm_halt(sig_psm_halt),
        .sig_reset_reg(sig_reset_reg),
        .sig_stream_rst(sig_stream_rst));
endmodule

(* ORIG_REF_NAME = "axi_datamover_fifo" *) 
module design_1_axi_dma_0_0_axi_datamover_fifo
   (sig_init_reg2,
    s_axis_s2mm_cmd_tready,
    sig_btt_is_zero,
    Q,
    sig_cmd2mstr_cmd_valid,
    sig_stream_rst,
    sig_reset_reg,
    m_axi_s2mm_aclk,
    sig_psm_halt,
    sig_input_reg_empty,
    s_axis_s2mm_cmd_tvalid_split,
    sig_cmd_stat_rst_user_reg_n_cdc_from_reg,
    \GEN_HOLD_NO_DATA.s_axis_s2mm_cmd_tvalid_reg ,
    \GEN_S2MM.queue_dout2_new_reg[31] );
  output sig_init_reg2;
  output s_axis_s2mm_cmd_tready;
  output sig_btt_is_zero;
  output [46:0]Q;
  output sig_cmd2mstr_cmd_valid;
  input sig_stream_rst;
  input sig_reset_reg;
  input m_axi_s2mm_aclk;
  input sig_psm_halt;
  input sig_input_reg_empty;
  input s_axis_s2mm_cmd_tvalid_split;
  input sig_cmd_stat_rst_user_reg_n_cdc_from_reg;
  input [0:0]\GEN_HOLD_NO_DATA.s_axis_s2mm_cmd_tvalid_reg ;
  input [46:0]\GEN_S2MM.queue_dout2_new_reg[31] ;

  wire [0:0]\GEN_HOLD_NO_DATA.s_axis_s2mm_cmd_tvalid_reg ;
  wire [46:0]\GEN_S2MM.queue_dout2_new_reg[31] ;
  wire [46:0]Q;
  wire \USE_SINGLE_REG.sig_regfifo_empty_reg_i_1__1_n_0 ;
  wire \USE_SINGLE_REG.sig_regfifo_full_reg_i_1__0_n_0 ;
  wire m_axi_s2mm_aclk;
  wire s_axis_s2mm_cmd_tready;
  wire s_axis_s2mm_cmd_tvalid_split;
  wire sig_btt_is_zero;
  wire sig_calc_error_reg_i_3__0_n_0;
  wire sig_calc_error_reg_i_4__0_n_0;
  wire sig_cmd2mstr_cmd_valid;
  wire sig_cmd_stat_rst_user_reg_n_cdc_from_reg;
  wire sig_init_done;
  wire sig_init_done_i_1__0_n_0;
  wire sig_init_reg2;
  wire sig_input_reg_empty;
  wire sig_psm_halt;
  wire sig_reset_reg;
  wire sig_stream_rst;

  FDRE #(
    .INIT(1'b0)) 
    \USE_SINGLE_REG.sig_regfifo_dout_reg_reg[0] 
       (.C(m_axi_s2mm_aclk),
        .CE(\GEN_HOLD_NO_DATA.s_axis_s2mm_cmd_tvalid_reg ),
        .D(\GEN_S2MM.queue_dout2_new_reg[31] [0]),
        .Q(Q[0]),
        .R(sig_stream_rst));
  FDRE #(
    .INIT(1'b0)) 
    \USE_SINGLE_REG.sig_regfifo_dout_reg_reg[10] 
       (.C(m_axi_s2mm_aclk),
        .CE(\GEN_HOLD_NO_DATA.s_axis_s2mm_cmd_tvalid_reg ),
        .D(\GEN_S2MM.queue_dout2_new_reg[31] [10]),
        .Q(Q[10]),
        .R(sig_stream_rst));
  FDRE #(
    .INIT(1'b0)) 
    \USE_SINGLE_REG.sig_regfifo_dout_reg_reg[11] 
       (.C(m_axi_s2mm_aclk),
        .CE(\GEN_HOLD_NO_DATA.s_axis_s2mm_cmd_tvalid_reg ),
        .D(\GEN_S2MM.queue_dout2_new_reg[31] [11]),
        .Q(Q[11]),
        .R(sig_stream_rst));
  FDRE #(
    .INIT(1'b0)) 
    \USE_SINGLE_REG.sig_regfifo_dout_reg_reg[12] 
       (.C(m_axi_s2mm_aclk),
        .CE(\GEN_HOLD_NO_DATA.s_axis_s2mm_cmd_tvalid_reg ),
        .D(\GEN_S2MM.queue_dout2_new_reg[31] [12]),
        .Q(Q[12]),
        .R(sig_stream_rst));
  FDRE #(
    .INIT(1'b0)) 
    \USE_SINGLE_REG.sig_regfifo_dout_reg_reg[13] 
       (.C(m_axi_s2mm_aclk),
        .CE(\GEN_HOLD_NO_DATA.s_axis_s2mm_cmd_tvalid_reg ),
        .D(\GEN_S2MM.queue_dout2_new_reg[31] [13]),
        .Q(Q[13]),
        .R(sig_stream_rst));
  FDRE #(
    .INIT(1'b0)) 
    \USE_SINGLE_REG.sig_regfifo_dout_reg_reg[1] 
       (.C(m_axi_s2mm_aclk),
        .CE(\GEN_HOLD_NO_DATA.s_axis_s2mm_cmd_tvalid_reg ),
        .D(\GEN_S2MM.queue_dout2_new_reg[31] [1]),
        .Q(Q[1]),
        .R(sig_stream_rst));
  FDRE #(
    .INIT(1'b0)) 
    \USE_SINGLE_REG.sig_regfifo_dout_reg_reg[23] 
       (.C(m_axi_s2mm_aclk),
        .CE(\GEN_HOLD_NO_DATA.s_axis_s2mm_cmd_tvalid_reg ),
        .D(\GEN_S2MM.queue_dout2_new_reg[31] [14]),
        .Q(Q[14]),
        .R(sig_stream_rst));
  FDRE #(
    .INIT(1'b0)) 
    \USE_SINGLE_REG.sig_regfifo_dout_reg_reg[2] 
       (.C(m_axi_s2mm_aclk),
        .CE(\GEN_HOLD_NO_DATA.s_axis_s2mm_cmd_tvalid_reg ),
        .D(\GEN_S2MM.queue_dout2_new_reg[31] [2]),
        .Q(Q[2]),
        .R(sig_stream_rst));
  FDRE #(
    .INIT(1'b0)) 
    \USE_SINGLE_REG.sig_regfifo_dout_reg_reg[32] 
       (.C(m_axi_s2mm_aclk),
        .CE(\GEN_HOLD_NO_DATA.s_axis_s2mm_cmd_tvalid_reg ),
        .D(\GEN_S2MM.queue_dout2_new_reg[31] [15]),
        .Q(Q[15]),
        .R(sig_stream_rst));
  FDRE #(
    .INIT(1'b0)) 
    \USE_SINGLE_REG.sig_regfifo_dout_reg_reg[33] 
       (.C(m_axi_s2mm_aclk),
        .CE(\GEN_HOLD_NO_DATA.s_axis_s2mm_cmd_tvalid_reg ),
        .D(\GEN_S2MM.queue_dout2_new_reg[31] [16]),
        .Q(Q[16]),
        .R(sig_stream_rst));
  FDRE #(
    .INIT(1'b0)) 
    \USE_SINGLE_REG.sig_regfifo_dout_reg_reg[34] 
       (.C(m_axi_s2mm_aclk),
        .CE(\GEN_HOLD_NO_DATA.s_axis_s2mm_cmd_tvalid_reg ),
        .D(\GEN_S2MM.queue_dout2_new_reg[31] [17]),
        .Q(Q[17]),
        .R(sig_stream_rst));
  FDRE #(
    .INIT(1'b0)) 
    \USE_SINGLE_REG.sig_regfifo_dout_reg_reg[35] 
       (.C(m_axi_s2mm_aclk),
        .CE(\GEN_HOLD_NO_DATA.s_axis_s2mm_cmd_tvalid_reg ),
        .D(\GEN_S2MM.queue_dout2_new_reg[31] [18]),
        .Q(Q[18]),
        .R(sig_stream_rst));
  FDRE #(
    .INIT(1'b0)) 
    \USE_SINGLE_REG.sig_regfifo_dout_reg_reg[36] 
       (.C(m_axi_s2mm_aclk),
        .CE(\GEN_HOLD_NO_DATA.s_axis_s2mm_cmd_tvalid_reg ),
        .D(\GEN_S2MM.queue_dout2_new_reg[31] [19]),
        .Q(Q[19]),
        .R(sig_stream_rst));
  FDRE #(
    .INIT(1'b0)) 
    \USE_SINGLE_REG.sig_regfifo_dout_reg_reg[37] 
       (.C(m_axi_s2mm_aclk),
        .CE(\GEN_HOLD_NO_DATA.s_axis_s2mm_cmd_tvalid_reg ),
        .D(\GEN_S2MM.queue_dout2_new_reg[31] [20]),
        .Q(Q[20]),
        .R(sig_stream_rst));
  FDRE #(
    .INIT(1'b0)) 
    \USE_SINGLE_REG.sig_regfifo_dout_reg_reg[38] 
       (.C(m_axi_s2mm_aclk),
        .CE(\GEN_HOLD_NO_DATA.s_axis_s2mm_cmd_tvalid_reg ),
        .D(\GEN_S2MM.queue_dout2_new_reg[31] [21]),
        .Q(Q[21]),
        .R(sig_stream_rst));
  FDRE #(
    .INIT(1'b0)) 
    \USE_SINGLE_REG.sig_regfifo_dout_reg_reg[39] 
       (.C(m_axi_s2mm_aclk),
        .CE(\GEN_HOLD_NO_DATA.s_axis_s2mm_cmd_tvalid_reg ),
        .D(\GEN_S2MM.queue_dout2_new_reg[31] [22]),
        .Q(Q[22]),
        .R(sig_stream_rst));
  FDRE #(
    .INIT(1'b0)) 
    \USE_SINGLE_REG.sig_regfifo_dout_reg_reg[3] 
       (.C(m_axi_s2mm_aclk),
        .CE(\GEN_HOLD_NO_DATA.s_axis_s2mm_cmd_tvalid_reg ),
        .D(\GEN_S2MM.queue_dout2_new_reg[31] [3]),
        .Q(Q[3]),
        .R(sig_stream_rst));
  FDRE #(
    .INIT(1'b0)) 
    \USE_SINGLE_REG.sig_regfifo_dout_reg_reg[40] 
       (.C(m_axi_s2mm_aclk),
        .CE(\GEN_HOLD_NO_DATA.s_axis_s2mm_cmd_tvalid_reg ),
        .D(\GEN_S2MM.queue_dout2_new_reg[31] [23]),
        .Q(Q[23]),
        .R(sig_stream_rst));
  FDRE #(
    .INIT(1'b0)) 
    \USE_SINGLE_REG.sig_regfifo_dout_reg_reg[41] 
       (.C(m_axi_s2mm_aclk),
        .CE(\GEN_HOLD_NO_DATA.s_axis_s2mm_cmd_tvalid_reg ),
        .D(\GEN_S2MM.queue_dout2_new_reg[31] [24]),
        .Q(Q[24]),
        .R(sig_stream_rst));
  FDRE #(
    .INIT(1'b0)) 
    \USE_SINGLE_REG.sig_regfifo_dout_reg_reg[42] 
       (.C(m_axi_s2mm_aclk),
        .CE(\GEN_HOLD_NO_DATA.s_axis_s2mm_cmd_tvalid_reg ),
        .D(\GEN_S2MM.queue_dout2_new_reg[31] [25]),
        .Q(Q[25]),
        .R(sig_stream_rst));
  FDRE #(
    .INIT(1'b0)) 
    \USE_SINGLE_REG.sig_regfifo_dout_reg_reg[43] 
       (.C(m_axi_s2mm_aclk),
        .CE(\GEN_HOLD_NO_DATA.s_axis_s2mm_cmd_tvalid_reg ),
        .D(\GEN_S2MM.queue_dout2_new_reg[31] [26]),
        .Q(Q[26]),
        .R(sig_stream_rst));
  FDRE #(
    .INIT(1'b0)) 
    \USE_SINGLE_REG.sig_regfifo_dout_reg_reg[44] 
       (.C(m_axi_s2mm_aclk),
        .CE(\GEN_HOLD_NO_DATA.s_axis_s2mm_cmd_tvalid_reg ),
        .D(\GEN_S2MM.queue_dout2_new_reg[31] [27]),
        .Q(Q[27]),
        .R(sig_stream_rst));
  FDRE #(
    .INIT(1'b0)) 
    \USE_SINGLE_REG.sig_regfifo_dout_reg_reg[45] 
       (.C(m_axi_s2mm_aclk),
        .CE(\GEN_HOLD_NO_DATA.s_axis_s2mm_cmd_tvalid_reg ),
        .D(\GEN_S2MM.queue_dout2_new_reg[31] [28]),
        .Q(Q[28]),
        .R(sig_stream_rst));
  FDRE #(
    .INIT(1'b0)) 
    \USE_SINGLE_REG.sig_regfifo_dout_reg_reg[46] 
       (.C(m_axi_s2mm_aclk),
        .CE(\GEN_HOLD_NO_DATA.s_axis_s2mm_cmd_tvalid_reg ),
        .D(\GEN_S2MM.queue_dout2_new_reg[31] [29]),
        .Q(Q[29]),
        .R(sig_stream_rst));
  FDRE #(
    .INIT(1'b0)) 
    \USE_SINGLE_REG.sig_regfifo_dout_reg_reg[47] 
       (.C(m_axi_s2mm_aclk),
        .CE(\GEN_HOLD_NO_DATA.s_axis_s2mm_cmd_tvalid_reg ),
        .D(\GEN_S2MM.queue_dout2_new_reg[31] [30]),
        .Q(Q[30]),
        .R(sig_stream_rst));
  FDRE #(
    .INIT(1'b0)) 
    \USE_SINGLE_REG.sig_regfifo_dout_reg_reg[48] 
       (.C(m_axi_s2mm_aclk),
        .CE(\GEN_HOLD_NO_DATA.s_axis_s2mm_cmd_tvalid_reg ),
        .D(\GEN_S2MM.queue_dout2_new_reg[31] [31]),
        .Q(Q[31]),
        .R(sig_stream_rst));
  FDRE #(
    .INIT(1'b0)) 
    \USE_SINGLE_REG.sig_regfifo_dout_reg_reg[49] 
       (.C(m_axi_s2mm_aclk),
        .CE(\GEN_HOLD_NO_DATA.s_axis_s2mm_cmd_tvalid_reg ),
        .D(\GEN_S2MM.queue_dout2_new_reg[31] [32]),
        .Q(Q[32]),
        .R(sig_stream_rst));
  FDRE #(
    .INIT(1'b0)) 
    \USE_SINGLE_REG.sig_regfifo_dout_reg_reg[4] 
       (.C(m_axi_s2mm_aclk),
        .CE(\GEN_HOLD_NO_DATA.s_axis_s2mm_cmd_tvalid_reg ),
        .D(\GEN_S2MM.queue_dout2_new_reg[31] [4]),
        .Q(Q[4]),
        .R(sig_stream_rst));
  FDRE #(
    .INIT(1'b0)) 
    \USE_SINGLE_REG.sig_regfifo_dout_reg_reg[50] 
       (.C(m_axi_s2mm_aclk),
        .CE(\GEN_HOLD_NO_DATA.s_axis_s2mm_cmd_tvalid_reg ),
        .D(\GEN_S2MM.queue_dout2_new_reg[31] [33]),
        .Q(Q[33]),
        .R(sig_stream_rst));
  FDRE #(
    .INIT(1'b0)) 
    \USE_SINGLE_REG.sig_regfifo_dout_reg_reg[51] 
       (.C(m_axi_s2mm_aclk),
        .CE(\GEN_HOLD_NO_DATA.s_axis_s2mm_cmd_tvalid_reg ),
        .D(\GEN_S2MM.queue_dout2_new_reg[31] [34]),
        .Q(Q[34]),
        .R(sig_stream_rst));
  FDRE #(
    .INIT(1'b0)) 
    \USE_SINGLE_REG.sig_regfifo_dout_reg_reg[52] 
       (.C(m_axi_s2mm_aclk),
        .CE(\GEN_HOLD_NO_DATA.s_axis_s2mm_cmd_tvalid_reg ),
        .D(\GEN_S2MM.queue_dout2_new_reg[31] [35]),
        .Q(Q[35]),
        .R(sig_stream_rst));
  FDRE #(
    .INIT(1'b0)) 
    \USE_SINGLE_REG.sig_regfifo_dout_reg_reg[53] 
       (.C(m_axi_s2mm_aclk),
        .CE(\GEN_HOLD_NO_DATA.s_axis_s2mm_cmd_tvalid_reg ),
        .D(\GEN_S2MM.queue_dout2_new_reg[31] [36]),
        .Q(Q[36]),
        .R(sig_stream_rst));
  FDRE #(
    .INIT(1'b0)) 
    \USE_SINGLE_REG.sig_regfifo_dout_reg_reg[54] 
       (.C(m_axi_s2mm_aclk),
        .CE(\GEN_HOLD_NO_DATA.s_axis_s2mm_cmd_tvalid_reg ),
        .D(\GEN_S2MM.queue_dout2_new_reg[31] [37]),
        .Q(Q[37]),
        .R(sig_stream_rst));
  FDRE #(
    .INIT(1'b0)) 
    \USE_SINGLE_REG.sig_regfifo_dout_reg_reg[55] 
       (.C(m_axi_s2mm_aclk),
        .CE(\GEN_HOLD_NO_DATA.s_axis_s2mm_cmd_tvalid_reg ),
        .D(\GEN_S2MM.queue_dout2_new_reg[31] [38]),
        .Q(Q[38]),
        .R(sig_stream_rst));
  FDRE #(
    .INIT(1'b0)) 
    \USE_SINGLE_REG.sig_regfifo_dout_reg_reg[56] 
       (.C(m_axi_s2mm_aclk),
        .CE(\GEN_HOLD_NO_DATA.s_axis_s2mm_cmd_tvalid_reg ),
        .D(\GEN_S2MM.queue_dout2_new_reg[31] [39]),
        .Q(Q[39]),
        .R(sig_stream_rst));
  FDRE #(
    .INIT(1'b0)) 
    \USE_SINGLE_REG.sig_regfifo_dout_reg_reg[57] 
       (.C(m_axi_s2mm_aclk),
        .CE(\GEN_HOLD_NO_DATA.s_axis_s2mm_cmd_tvalid_reg ),
        .D(\GEN_S2MM.queue_dout2_new_reg[31] [40]),
        .Q(Q[40]),
        .R(sig_stream_rst));
  FDRE #(
    .INIT(1'b0)) 
    \USE_SINGLE_REG.sig_regfifo_dout_reg_reg[58] 
       (.C(m_axi_s2mm_aclk),
        .CE(\GEN_HOLD_NO_DATA.s_axis_s2mm_cmd_tvalid_reg ),
        .D(\GEN_S2MM.queue_dout2_new_reg[31] [41]),
        .Q(Q[41]),
        .R(sig_stream_rst));
  FDRE #(
    .INIT(1'b0)) 
    \USE_SINGLE_REG.sig_regfifo_dout_reg_reg[59] 
       (.C(m_axi_s2mm_aclk),
        .CE(\GEN_HOLD_NO_DATA.s_axis_s2mm_cmd_tvalid_reg ),
        .D(\GEN_S2MM.queue_dout2_new_reg[31] [42]),
        .Q(Q[42]),
        .R(sig_stream_rst));
  FDRE #(
    .INIT(1'b0)) 
    \USE_SINGLE_REG.sig_regfifo_dout_reg_reg[5] 
       (.C(m_axi_s2mm_aclk),
        .CE(\GEN_HOLD_NO_DATA.s_axis_s2mm_cmd_tvalid_reg ),
        .D(\GEN_S2MM.queue_dout2_new_reg[31] [5]),
        .Q(Q[5]),
        .R(sig_stream_rst));
  FDRE #(
    .INIT(1'b0)) 
    \USE_SINGLE_REG.sig_regfifo_dout_reg_reg[60] 
       (.C(m_axi_s2mm_aclk),
        .CE(\GEN_HOLD_NO_DATA.s_axis_s2mm_cmd_tvalid_reg ),
        .D(\GEN_S2MM.queue_dout2_new_reg[31] [43]),
        .Q(Q[43]),
        .R(sig_stream_rst));
  FDRE #(
    .INIT(1'b0)) 
    \USE_SINGLE_REG.sig_regfifo_dout_reg_reg[61] 
       (.C(m_axi_s2mm_aclk),
        .CE(\GEN_HOLD_NO_DATA.s_axis_s2mm_cmd_tvalid_reg ),
        .D(\GEN_S2MM.queue_dout2_new_reg[31] [44]),
        .Q(Q[44]),
        .R(sig_stream_rst));
  FDRE #(
    .INIT(1'b0)) 
    \USE_SINGLE_REG.sig_regfifo_dout_reg_reg[62] 
       (.C(m_axi_s2mm_aclk),
        .CE(\GEN_HOLD_NO_DATA.s_axis_s2mm_cmd_tvalid_reg ),
        .D(\GEN_S2MM.queue_dout2_new_reg[31] [45]),
        .Q(Q[45]),
        .R(sig_stream_rst));
  FDRE #(
    .INIT(1'b0)) 
    \USE_SINGLE_REG.sig_regfifo_dout_reg_reg[63] 
       (.C(m_axi_s2mm_aclk),
        .CE(\GEN_HOLD_NO_DATA.s_axis_s2mm_cmd_tvalid_reg ),
        .D(\GEN_S2MM.queue_dout2_new_reg[31] [46]),
        .Q(Q[46]),
        .R(sig_stream_rst));
  FDRE #(
    .INIT(1'b0)) 
    \USE_SINGLE_REG.sig_regfifo_dout_reg_reg[6] 
       (.C(m_axi_s2mm_aclk),
        .CE(\GEN_HOLD_NO_DATA.s_axis_s2mm_cmd_tvalid_reg ),
        .D(\GEN_S2MM.queue_dout2_new_reg[31] [6]),
        .Q(Q[6]),
        .R(sig_stream_rst));
  FDRE #(
    .INIT(1'b0)) 
    \USE_SINGLE_REG.sig_regfifo_dout_reg_reg[7] 
       (.C(m_axi_s2mm_aclk),
        .CE(\GEN_HOLD_NO_DATA.s_axis_s2mm_cmd_tvalid_reg ),
        .D(\GEN_S2MM.queue_dout2_new_reg[31] [7]),
        .Q(Q[7]),
        .R(sig_stream_rst));
  FDRE #(
    .INIT(1'b0)) 
    \USE_SINGLE_REG.sig_regfifo_dout_reg_reg[8] 
       (.C(m_axi_s2mm_aclk),
        .CE(\GEN_HOLD_NO_DATA.s_axis_s2mm_cmd_tvalid_reg ),
        .D(\GEN_S2MM.queue_dout2_new_reg[31] [8]),
        .Q(Q[8]),
        .R(sig_stream_rst));
  FDRE #(
    .INIT(1'b0)) 
    \USE_SINGLE_REG.sig_regfifo_dout_reg_reg[9] 
       (.C(m_axi_s2mm_aclk),
        .CE(\GEN_HOLD_NO_DATA.s_axis_s2mm_cmd_tvalid_reg ),
        .D(\GEN_S2MM.queue_dout2_new_reg[31] [9]),
        .Q(Q[9]),
        .R(sig_stream_rst));
  LUT6 #(
    .INIT(64'hAEAAAEAAFFFFAEAA)) 
    \USE_SINGLE_REG.sig_regfifo_empty_reg_i_1__1 
       (.I0(sig_init_done),
        .I1(sig_cmd2mstr_cmd_valid),
        .I2(sig_psm_halt),
        .I3(sig_input_reg_empty),
        .I4(s_axis_s2mm_cmd_tready),
        .I5(s_axis_s2mm_cmd_tvalid_split),
        .O(\USE_SINGLE_REG.sig_regfifo_empty_reg_i_1__1_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \USE_SINGLE_REG.sig_regfifo_empty_reg_reg 
       (.C(m_axi_s2mm_aclk),
        .CE(1'b1),
        .D(\USE_SINGLE_REG.sig_regfifo_empty_reg_i_1__1_n_0 ),
        .Q(s_axis_s2mm_cmd_tready),
        .R(sig_stream_rst));
  LUT6 #(
    .INIT(64'hF0800080F080F080)) 
    \USE_SINGLE_REG.sig_regfifo_full_reg_i_1__0 
       (.I0(s_axis_s2mm_cmd_tvalid_split),
        .I1(s_axis_s2mm_cmd_tready),
        .I2(sig_cmd_stat_rst_user_reg_n_cdc_from_reg),
        .I3(sig_cmd2mstr_cmd_valid),
        .I4(sig_psm_halt),
        .I5(sig_input_reg_empty),
        .O(\USE_SINGLE_REG.sig_regfifo_full_reg_i_1__0_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \USE_SINGLE_REG.sig_regfifo_full_reg_reg 
       (.C(m_axi_s2mm_aclk),
        .CE(1'b1),
        .D(\USE_SINGLE_REG.sig_regfifo_full_reg_i_1__0_n_0 ),
        .Q(sig_cmd2mstr_cmd_valid),
        .R(1'b0));
  LUT6 #(
    .INIT(64'h0000000000000001)) 
    sig_calc_error_reg_i_2__0
       (.I0(sig_calc_error_reg_i_3__0_n_0),
        .I1(sig_calc_error_reg_i_4__0_n_0),
        .I2(Q[6]),
        .I3(Q[7]),
        .I4(Q[4]),
        .I5(Q[5]),
        .O(sig_btt_is_zero));
  LUT6 #(
    .INIT(64'hFFFFFFFFFFFFFFFE)) 
    sig_calc_error_reg_i_3__0
       (.I0(Q[13]),
        .I1(Q[12]),
        .I2(Q[9]),
        .I3(Q[8]),
        .I4(Q[11]),
        .I5(Q[10]),
        .O(sig_calc_error_reg_i_3__0_n_0));
  LUT4 #(
    .INIT(16'hFFFE)) 
    sig_calc_error_reg_i_4__0
       (.I0(Q[2]),
        .I1(Q[3]),
        .I2(Q[0]),
        .I3(Q[1]),
        .O(sig_calc_error_reg_i_4__0_n_0));
  LUT4 #(
    .INIT(16'h0080)) 
    sig_init_done_i_1__0
       (.I0(sig_reset_reg),
        .I1(sig_init_reg2),
        .I2(sig_cmd_stat_rst_user_reg_n_cdc_from_reg),
        .I3(sig_init_done),
        .O(sig_init_done_i_1__0_n_0));
  FDRE #(
    .INIT(1'b0)) 
    sig_init_done_reg
       (.C(m_axi_s2mm_aclk),
        .CE(1'b1),
        .D(sig_init_done_i_1__0_n_0),
        .Q(sig_init_done),
        .R(1'b0));
  FDSE #(
    .INIT(1'b0)) 
    sig_init_reg2_reg
       (.C(m_axi_s2mm_aclk),
        .CE(1'b1),
        .D(sig_reset_reg),
        .Q(sig_init_reg2),
        .S(sig_stream_rst));
endmodule

(* ORIG_REF_NAME = "axi_datamover_fifo" *) 
module design_1_axi_dma_0_0_axi_datamover_fifo_9
   (s_axis_mm2s_cmd_tready,
    sig_btt_is_zero,
    Q,
    sig_init_done,
    sig_cmd2mstr_cmd_valid,
    SR,
    m_axi_mm2s_aclk,
    s_axis_mm2s_cmd_tvalid_split,
    p_0_out,
    sig_init_reg2,
    sig_reset_reg,
    sig_cmd_stat_rst_user_reg_n_cdc_from_reg,
    sig_calc_error_pushed,
    sig_input_reg_empty,
    sig_sm_halt_reg,
    \GEN_MM2S.queue_dout_new_reg[31] );
  output s_axis_mm2s_cmd_tready;
  output sig_btt_is_zero;
  output [47:0]Q;
  output sig_init_done;
  output sig_cmd2mstr_cmd_valid;
  input [0:0]SR;
  input m_axi_mm2s_aclk;
  input s_axis_mm2s_cmd_tvalid_split;
  input p_0_out;
  input sig_init_reg2;
  input sig_reset_reg;
  input sig_cmd_stat_rst_user_reg_n_cdc_from_reg;
  input sig_calc_error_pushed;
  input sig_input_reg_empty;
  input sig_sm_halt_reg;
  input [47:0]\GEN_MM2S.queue_dout_new_reg[31] ;

  wire [47:0]\GEN_MM2S.queue_dout_new_reg[31] ;
  wire [47:0]Q;
  wire [0:0]SR;
  wire \USE_SINGLE_REG.sig_regfifo_empty_reg_i_1_n_0 ;
  wire \USE_SINGLE_REG.sig_regfifo_full_reg_i_1_n_0 ;
  wire m_axi_mm2s_aclk;
  wire p_0_out;
  wire s_axis_mm2s_cmd_tready;
  wire s_axis_mm2s_cmd_tvalid_split;
  wire sig_btt_is_zero;
  wire sig_calc_error_pushed;
  wire sig_calc_error_reg_i_3_n_0;
  wire sig_calc_error_reg_i_4_n_0;
  wire sig_cmd2mstr_cmd_valid;
  wire sig_cmd_stat_rst_user_reg_n_cdc_from_reg;
  wire sig_init_done;
  wire sig_init_done_i_1_n_0;
  wire sig_init_reg2;
  wire sig_input_reg_empty;
  wire sig_push_regfifo;
  wire sig_reset_reg;
  wire sig_sm_halt_reg;

  LUT2 #(
    .INIT(4'h8)) 
    \USE_SINGLE_REG.sig_regfifo_dout_reg[63]_i_1 
       (.I0(s_axis_mm2s_cmd_tready),
        .I1(s_axis_mm2s_cmd_tvalid_split),
        .O(sig_push_regfifo));
  FDRE #(
    .INIT(1'b0)) 
    \USE_SINGLE_REG.sig_regfifo_dout_reg_reg[0] 
       (.C(m_axi_mm2s_aclk),
        .CE(sig_push_regfifo),
        .D(\GEN_MM2S.queue_dout_new_reg[31] [0]),
        .Q(Q[0]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \USE_SINGLE_REG.sig_regfifo_dout_reg_reg[10] 
       (.C(m_axi_mm2s_aclk),
        .CE(sig_push_regfifo),
        .D(\GEN_MM2S.queue_dout_new_reg[31] [10]),
        .Q(Q[10]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \USE_SINGLE_REG.sig_regfifo_dout_reg_reg[11] 
       (.C(m_axi_mm2s_aclk),
        .CE(sig_push_regfifo),
        .D(\GEN_MM2S.queue_dout_new_reg[31] [11]),
        .Q(Q[11]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \USE_SINGLE_REG.sig_regfifo_dout_reg_reg[12] 
       (.C(m_axi_mm2s_aclk),
        .CE(sig_push_regfifo),
        .D(\GEN_MM2S.queue_dout_new_reg[31] [12]),
        .Q(Q[12]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \USE_SINGLE_REG.sig_regfifo_dout_reg_reg[13] 
       (.C(m_axi_mm2s_aclk),
        .CE(sig_push_regfifo),
        .D(\GEN_MM2S.queue_dout_new_reg[31] [13]),
        .Q(Q[13]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \USE_SINGLE_REG.sig_regfifo_dout_reg_reg[1] 
       (.C(m_axi_mm2s_aclk),
        .CE(sig_push_regfifo),
        .D(\GEN_MM2S.queue_dout_new_reg[31] [1]),
        .Q(Q[1]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \USE_SINGLE_REG.sig_regfifo_dout_reg_reg[23] 
       (.C(m_axi_mm2s_aclk),
        .CE(sig_push_regfifo),
        .D(\GEN_MM2S.queue_dout_new_reg[31] [14]),
        .Q(Q[14]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \USE_SINGLE_REG.sig_regfifo_dout_reg_reg[2] 
       (.C(m_axi_mm2s_aclk),
        .CE(sig_push_regfifo),
        .D(\GEN_MM2S.queue_dout_new_reg[31] [2]),
        .Q(Q[2]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \USE_SINGLE_REG.sig_regfifo_dout_reg_reg[30] 
       (.C(m_axi_mm2s_aclk),
        .CE(sig_push_regfifo),
        .D(\GEN_MM2S.queue_dout_new_reg[31] [15]),
        .Q(Q[15]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \USE_SINGLE_REG.sig_regfifo_dout_reg_reg[32] 
       (.C(m_axi_mm2s_aclk),
        .CE(sig_push_regfifo),
        .D(\GEN_MM2S.queue_dout_new_reg[31] [16]),
        .Q(Q[16]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \USE_SINGLE_REG.sig_regfifo_dout_reg_reg[33] 
       (.C(m_axi_mm2s_aclk),
        .CE(sig_push_regfifo),
        .D(\GEN_MM2S.queue_dout_new_reg[31] [17]),
        .Q(Q[17]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \USE_SINGLE_REG.sig_regfifo_dout_reg_reg[34] 
       (.C(m_axi_mm2s_aclk),
        .CE(sig_push_regfifo),
        .D(\GEN_MM2S.queue_dout_new_reg[31] [18]),
        .Q(Q[18]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \USE_SINGLE_REG.sig_regfifo_dout_reg_reg[35] 
       (.C(m_axi_mm2s_aclk),
        .CE(sig_push_regfifo),
        .D(\GEN_MM2S.queue_dout_new_reg[31] [19]),
        .Q(Q[19]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \USE_SINGLE_REG.sig_regfifo_dout_reg_reg[36] 
       (.C(m_axi_mm2s_aclk),
        .CE(sig_push_regfifo),
        .D(\GEN_MM2S.queue_dout_new_reg[31] [20]),
        .Q(Q[20]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \USE_SINGLE_REG.sig_regfifo_dout_reg_reg[37] 
       (.C(m_axi_mm2s_aclk),
        .CE(sig_push_regfifo),
        .D(\GEN_MM2S.queue_dout_new_reg[31] [21]),
        .Q(Q[21]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \USE_SINGLE_REG.sig_regfifo_dout_reg_reg[38] 
       (.C(m_axi_mm2s_aclk),
        .CE(sig_push_regfifo),
        .D(\GEN_MM2S.queue_dout_new_reg[31] [22]),
        .Q(Q[22]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \USE_SINGLE_REG.sig_regfifo_dout_reg_reg[39] 
       (.C(m_axi_mm2s_aclk),
        .CE(sig_push_regfifo),
        .D(\GEN_MM2S.queue_dout_new_reg[31] [23]),
        .Q(Q[23]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \USE_SINGLE_REG.sig_regfifo_dout_reg_reg[3] 
       (.C(m_axi_mm2s_aclk),
        .CE(sig_push_regfifo),
        .D(\GEN_MM2S.queue_dout_new_reg[31] [3]),
        .Q(Q[3]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \USE_SINGLE_REG.sig_regfifo_dout_reg_reg[40] 
       (.C(m_axi_mm2s_aclk),
        .CE(sig_push_regfifo),
        .D(\GEN_MM2S.queue_dout_new_reg[31] [24]),
        .Q(Q[24]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \USE_SINGLE_REG.sig_regfifo_dout_reg_reg[41] 
       (.C(m_axi_mm2s_aclk),
        .CE(sig_push_regfifo),
        .D(\GEN_MM2S.queue_dout_new_reg[31] [25]),
        .Q(Q[25]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \USE_SINGLE_REG.sig_regfifo_dout_reg_reg[42] 
       (.C(m_axi_mm2s_aclk),
        .CE(sig_push_regfifo),
        .D(\GEN_MM2S.queue_dout_new_reg[31] [26]),
        .Q(Q[26]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \USE_SINGLE_REG.sig_regfifo_dout_reg_reg[43] 
       (.C(m_axi_mm2s_aclk),
        .CE(sig_push_regfifo),
        .D(\GEN_MM2S.queue_dout_new_reg[31] [27]),
        .Q(Q[27]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \USE_SINGLE_REG.sig_regfifo_dout_reg_reg[44] 
       (.C(m_axi_mm2s_aclk),
        .CE(sig_push_regfifo),
        .D(\GEN_MM2S.queue_dout_new_reg[31] [28]),
        .Q(Q[28]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \USE_SINGLE_REG.sig_regfifo_dout_reg_reg[45] 
       (.C(m_axi_mm2s_aclk),
        .CE(sig_push_regfifo),
        .D(\GEN_MM2S.queue_dout_new_reg[31] [29]),
        .Q(Q[29]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \USE_SINGLE_REG.sig_regfifo_dout_reg_reg[46] 
       (.C(m_axi_mm2s_aclk),
        .CE(sig_push_regfifo),
        .D(\GEN_MM2S.queue_dout_new_reg[31] [30]),
        .Q(Q[30]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \USE_SINGLE_REG.sig_regfifo_dout_reg_reg[47] 
       (.C(m_axi_mm2s_aclk),
        .CE(sig_push_regfifo),
        .D(\GEN_MM2S.queue_dout_new_reg[31] [31]),
        .Q(Q[31]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \USE_SINGLE_REG.sig_regfifo_dout_reg_reg[48] 
       (.C(m_axi_mm2s_aclk),
        .CE(sig_push_regfifo),
        .D(\GEN_MM2S.queue_dout_new_reg[31] [32]),
        .Q(Q[32]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \USE_SINGLE_REG.sig_regfifo_dout_reg_reg[49] 
       (.C(m_axi_mm2s_aclk),
        .CE(sig_push_regfifo),
        .D(\GEN_MM2S.queue_dout_new_reg[31] [33]),
        .Q(Q[33]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \USE_SINGLE_REG.sig_regfifo_dout_reg_reg[4] 
       (.C(m_axi_mm2s_aclk),
        .CE(sig_push_regfifo),
        .D(\GEN_MM2S.queue_dout_new_reg[31] [4]),
        .Q(Q[4]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \USE_SINGLE_REG.sig_regfifo_dout_reg_reg[50] 
       (.C(m_axi_mm2s_aclk),
        .CE(sig_push_regfifo),
        .D(\GEN_MM2S.queue_dout_new_reg[31] [34]),
        .Q(Q[34]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \USE_SINGLE_REG.sig_regfifo_dout_reg_reg[51] 
       (.C(m_axi_mm2s_aclk),
        .CE(sig_push_regfifo),
        .D(\GEN_MM2S.queue_dout_new_reg[31] [35]),
        .Q(Q[35]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \USE_SINGLE_REG.sig_regfifo_dout_reg_reg[52] 
       (.C(m_axi_mm2s_aclk),
        .CE(sig_push_regfifo),
        .D(\GEN_MM2S.queue_dout_new_reg[31] [36]),
        .Q(Q[36]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \USE_SINGLE_REG.sig_regfifo_dout_reg_reg[53] 
       (.C(m_axi_mm2s_aclk),
        .CE(sig_push_regfifo),
        .D(\GEN_MM2S.queue_dout_new_reg[31] [37]),
        .Q(Q[37]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \USE_SINGLE_REG.sig_regfifo_dout_reg_reg[54] 
       (.C(m_axi_mm2s_aclk),
        .CE(sig_push_regfifo),
        .D(\GEN_MM2S.queue_dout_new_reg[31] [38]),
        .Q(Q[38]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \USE_SINGLE_REG.sig_regfifo_dout_reg_reg[55] 
       (.C(m_axi_mm2s_aclk),
        .CE(sig_push_regfifo),
        .D(\GEN_MM2S.queue_dout_new_reg[31] [39]),
        .Q(Q[39]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \USE_SINGLE_REG.sig_regfifo_dout_reg_reg[56] 
       (.C(m_axi_mm2s_aclk),
        .CE(sig_push_regfifo),
        .D(\GEN_MM2S.queue_dout_new_reg[31] [40]),
        .Q(Q[40]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \USE_SINGLE_REG.sig_regfifo_dout_reg_reg[57] 
       (.C(m_axi_mm2s_aclk),
        .CE(sig_push_regfifo),
        .D(\GEN_MM2S.queue_dout_new_reg[31] [41]),
        .Q(Q[41]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \USE_SINGLE_REG.sig_regfifo_dout_reg_reg[58] 
       (.C(m_axi_mm2s_aclk),
        .CE(sig_push_regfifo),
        .D(\GEN_MM2S.queue_dout_new_reg[31] [42]),
        .Q(Q[42]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \USE_SINGLE_REG.sig_regfifo_dout_reg_reg[59] 
       (.C(m_axi_mm2s_aclk),
        .CE(sig_push_regfifo),
        .D(\GEN_MM2S.queue_dout_new_reg[31] [43]),
        .Q(Q[43]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \USE_SINGLE_REG.sig_regfifo_dout_reg_reg[5] 
       (.C(m_axi_mm2s_aclk),
        .CE(sig_push_regfifo),
        .D(\GEN_MM2S.queue_dout_new_reg[31] [5]),
        .Q(Q[5]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \USE_SINGLE_REG.sig_regfifo_dout_reg_reg[60] 
       (.C(m_axi_mm2s_aclk),
        .CE(sig_push_regfifo),
        .D(\GEN_MM2S.queue_dout_new_reg[31] [44]),
        .Q(Q[44]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \USE_SINGLE_REG.sig_regfifo_dout_reg_reg[61] 
       (.C(m_axi_mm2s_aclk),
        .CE(sig_push_regfifo),
        .D(\GEN_MM2S.queue_dout_new_reg[31] [45]),
        .Q(Q[45]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \USE_SINGLE_REG.sig_regfifo_dout_reg_reg[62] 
       (.C(m_axi_mm2s_aclk),
        .CE(sig_push_regfifo),
        .D(\GEN_MM2S.queue_dout_new_reg[31] [46]),
        .Q(Q[46]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \USE_SINGLE_REG.sig_regfifo_dout_reg_reg[63] 
       (.C(m_axi_mm2s_aclk),
        .CE(sig_push_regfifo),
        .D(\GEN_MM2S.queue_dout_new_reg[31] [47]),
        .Q(Q[47]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \USE_SINGLE_REG.sig_regfifo_dout_reg_reg[6] 
       (.C(m_axi_mm2s_aclk),
        .CE(sig_push_regfifo),
        .D(\GEN_MM2S.queue_dout_new_reg[31] [6]),
        .Q(Q[6]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \USE_SINGLE_REG.sig_regfifo_dout_reg_reg[7] 
       (.C(m_axi_mm2s_aclk),
        .CE(sig_push_regfifo),
        .D(\GEN_MM2S.queue_dout_new_reg[31] [7]),
        .Q(Q[7]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \USE_SINGLE_REG.sig_regfifo_dout_reg_reg[8] 
       (.C(m_axi_mm2s_aclk),
        .CE(sig_push_regfifo),
        .D(\GEN_MM2S.queue_dout_new_reg[31] [8]),
        .Q(Q[8]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \USE_SINGLE_REG.sig_regfifo_dout_reg_reg[9] 
       (.C(m_axi_mm2s_aclk),
        .CE(sig_push_regfifo),
        .D(\GEN_MM2S.queue_dout_new_reg[31] [9]),
        .Q(Q[9]),
        .R(SR));
  LUT3 #(
    .INIT(8'hF4)) 
    \USE_SINGLE_REG.sig_regfifo_empty_reg_i_1 
       (.I0(s_axis_mm2s_cmd_tvalid_split),
        .I1(s_axis_mm2s_cmd_tready),
        .I2(p_0_out),
        .O(\USE_SINGLE_REG.sig_regfifo_empty_reg_i_1_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \USE_SINGLE_REG.sig_regfifo_empty_reg_reg 
       (.C(m_axi_mm2s_aclk),
        .CE(1'b1),
        .D(\USE_SINGLE_REG.sig_regfifo_empty_reg_i_1_n_0 ),
        .Q(s_axis_mm2s_cmd_tready),
        .R(SR));
  LUT6 #(
    .INIT(64'hCC88CC88C088CC88)) 
    \USE_SINGLE_REG.sig_regfifo_full_reg_i_1 
       (.I0(sig_push_regfifo),
        .I1(sig_cmd_stat_rst_user_reg_n_cdc_from_reg),
        .I2(sig_calc_error_pushed),
        .I3(sig_cmd2mstr_cmd_valid),
        .I4(sig_input_reg_empty),
        .I5(sig_sm_halt_reg),
        .O(\USE_SINGLE_REG.sig_regfifo_full_reg_i_1_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \USE_SINGLE_REG.sig_regfifo_full_reg_reg 
       (.C(m_axi_mm2s_aclk),
        .CE(1'b1),
        .D(\USE_SINGLE_REG.sig_regfifo_full_reg_i_1_n_0 ),
        .Q(sig_cmd2mstr_cmd_valid),
        .R(1'b0));
  LUT6 #(
    .INIT(64'h0000000000000002)) 
    sig_calc_error_reg_i_2
       (.I0(sig_calc_error_reg_i_3_n_0),
        .I1(sig_calc_error_reg_i_4_n_0),
        .I2(Q[12]),
        .I3(Q[6]),
        .I4(Q[8]),
        .I5(Q[5]),
        .O(sig_btt_is_zero));
  LUT6 #(
    .INIT(64'h0000000000000001)) 
    sig_calc_error_reg_i_3
       (.I0(Q[7]),
        .I1(Q[0]),
        .I2(Q[1]),
        .I3(Q[10]),
        .I4(Q[2]),
        .I5(Q[3]),
        .O(sig_calc_error_reg_i_3_n_0));
  LUT4 #(
    .INIT(16'hFFFE)) 
    sig_calc_error_reg_i_4
       (.I0(Q[13]),
        .I1(Q[4]),
        .I2(Q[11]),
        .I3(Q[9]),
        .O(sig_calc_error_reg_i_4_n_0));
  LUT4 #(
    .INIT(16'h0080)) 
    sig_init_done_i_1
       (.I0(sig_init_reg2),
        .I1(sig_reset_reg),
        .I2(sig_cmd_stat_rst_user_reg_n_cdc_from_reg),
        .I3(sig_init_done),
        .O(sig_init_done_i_1_n_0));
  FDRE #(
    .INIT(1'b0)) 
    sig_init_done_reg
       (.C(m_axi_mm2s_aclk),
        .CE(1'b1),
        .D(sig_init_done_i_1_n_0),
        .Q(sig_init_done),
        .R(1'b0));
endmodule

(* ORIG_REF_NAME = "axi_datamover_fifo" *) 
module design_1_axi_dma_0_0_axi_datamover_fifo__parameterized0
   (\USE_SINGLE_REG.sig_regfifo_dout_reg_reg[0]_0 ,
    \mm2s_tag_reg[0] ,
    mm2s_decerr_i,
    mm2s_interr_i,
    mm2s_slverr_i,
    \mm2s_tag_reg[0]_0 ,
    SR,
    m_axi_mm2s_aclk,
    p_2_out,
    sig_rsc2stat_status_valid,
    p_7_out,
    sig_init_reg2,
    sig_reset_reg,
    sig_cmd_stat_rst_user_reg_n_cdc_from_reg,
    D);
  output \USE_SINGLE_REG.sig_regfifo_dout_reg_reg[0]_0 ;
  output \mm2s_tag_reg[0] ;
  output mm2s_decerr_i;
  output mm2s_interr_i;
  output mm2s_slverr_i;
  output \mm2s_tag_reg[0]_0 ;
  input [0:0]SR;
  input m_axi_mm2s_aclk;
  input p_2_out;
  input sig_rsc2stat_status_valid;
  input p_7_out;
  input sig_init_reg2;
  input sig_reset_reg;
  input sig_cmd_stat_rst_user_reg_n_cdc_from_reg;
  input [3:0]D;

  wire [3:0]D;
  wire [0:0]SR;
  wire \USE_SINGLE_REG.sig_regfifo_dout_reg_reg[0]_0 ;
  wire \USE_SINGLE_REG.sig_regfifo_empty_reg_i_1__0_n_0 ;
  wire \USE_SINGLE_REG.sig_regfifo_full_reg_i_1_n_0 ;
  wire m_axi_mm2s_aclk;
  wire [6:0]m_axis_mm2s_sts_tdata_int;
  wire mm2s_decerr_i;
  wire mm2s_interr_i;
  wire mm2s_slverr_i;
  wire \mm2s_tag_reg[0] ;
  wire \mm2s_tag_reg[0]_0 ;
  wire p_2_out;
  wire p_7_out;
  wire sig_cmd_stat_rst_user_reg_n_cdc_from_reg;
  wire sig_init_done;
  wire sig_init_done_i_1_n_0;
  wire sig_init_reg2;
  wire sig_push_regfifo;
  wire sig_reset_reg;
  wire sig_rsc2stat_status_valid;

  LUT2 #(
    .INIT(4'h8)) 
    \USE_SINGLE_REG.sig_regfifo_dout_reg[6]_i_1 
       (.I0(\USE_SINGLE_REG.sig_regfifo_dout_reg_reg[0]_0 ),
        .I1(sig_rsc2stat_status_valid),
        .O(sig_push_regfifo));
  FDRE #(
    .INIT(1'b0)) 
    \USE_SINGLE_REG.sig_regfifo_dout_reg_reg[0] 
       (.C(m_axi_mm2s_aclk),
        .CE(sig_push_regfifo),
        .D(D[0]),
        .Q(m_axis_mm2s_sts_tdata_int[0]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \USE_SINGLE_REG.sig_regfifo_dout_reg_reg[4] 
       (.C(m_axi_mm2s_aclk),
        .CE(sig_push_regfifo),
        .D(D[1]),
        .Q(m_axis_mm2s_sts_tdata_int[4]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \USE_SINGLE_REG.sig_regfifo_dout_reg_reg[5] 
       (.C(m_axi_mm2s_aclk),
        .CE(sig_push_regfifo),
        .D(D[2]),
        .Q(m_axis_mm2s_sts_tdata_int[5]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \USE_SINGLE_REG.sig_regfifo_dout_reg_reg[6] 
       (.C(m_axi_mm2s_aclk),
        .CE(sig_push_regfifo),
        .D(D[3]),
        .Q(m_axis_mm2s_sts_tdata_int[6]),
        .R(SR));
  LUT5 #(
    .INIT(32'hF8FFF8F8)) 
    \USE_SINGLE_REG.sig_regfifo_empty_reg_i_1__0 
       (.I0(p_2_out),
        .I1(\mm2s_tag_reg[0] ),
        .I2(sig_init_done),
        .I3(sig_rsc2stat_status_valid),
        .I4(\USE_SINGLE_REG.sig_regfifo_dout_reg_reg[0]_0 ),
        .O(\USE_SINGLE_REG.sig_regfifo_empty_reg_i_1__0_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \USE_SINGLE_REG.sig_regfifo_empty_reg_reg 
       (.C(m_axi_mm2s_aclk),
        .CE(1'b1),
        .D(\USE_SINGLE_REG.sig_regfifo_empty_reg_i_1__0_n_0 ),
        .Q(\USE_SINGLE_REG.sig_regfifo_dout_reg_reg[0]_0 ),
        .R(SR));
  LUT5 #(
    .INIT(32'h00F08080)) 
    \USE_SINGLE_REG.sig_regfifo_full_reg_i_1 
       (.I0(\USE_SINGLE_REG.sig_regfifo_dout_reg_reg[0]_0 ),
        .I1(sig_rsc2stat_status_valid),
        .I2(sig_cmd_stat_rst_user_reg_n_cdc_from_reg),
        .I3(p_2_out),
        .I4(\mm2s_tag_reg[0] ),
        .O(\USE_SINGLE_REG.sig_regfifo_full_reg_i_1_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \USE_SINGLE_REG.sig_regfifo_full_reg_reg 
       (.C(m_axi_mm2s_aclk),
        .CE(1'b1),
        .D(\USE_SINGLE_REG.sig_regfifo_full_reg_i_1_n_0 ),
        .Q(\mm2s_tag_reg[0] ),
        .R(1'b0));
  (* SOFT_HLUTNM = "soft_lutpair162" *) 
  LUT3 #(
    .INIT(8'h40)) 
    mm2s_decerr_i_i_1
       (.I0(p_7_out),
        .I1(\mm2s_tag_reg[0] ),
        .I2(m_axis_mm2s_sts_tdata_int[5]),
        .O(mm2s_decerr_i));
  (* SOFT_HLUTNM = "soft_lutpair162" *) 
  LUT3 #(
    .INIT(8'h40)) 
    mm2s_interr_i_i_1
       (.I0(p_7_out),
        .I1(\mm2s_tag_reg[0] ),
        .I2(m_axis_mm2s_sts_tdata_int[4]),
        .O(mm2s_interr_i));
  (* SOFT_HLUTNM = "soft_lutpair163" *) 
  LUT3 #(
    .INIT(8'h40)) 
    mm2s_slverr_i_i_1
       (.I0(p_7_out),
        .I1(\mm2s_tag_reg[0] ),
        .I2(m_axis_mm2s_sts_tdata_int[6]),
        .O(mm2s_slverr_i));
  (* SOFT_HLUTNM = "soft_lutpair163" *) 
  LUT3 #(
    .INIT(8'h40)) 
    \mm2s_tag[0]_i_1 
       (.I0(p_7_out),
        .I1(\mm2s_tag_reg[0] ),
        .I2(m_axis_mm2s_sts_tdata_int[0]),
        .O(\mm2s_tag_reg[0]_0 ));
  LUT4 #(
    .INIT(16'h0080)) 
    sig_init_done_i_1
       (.I0(sig_init_reg2),
        .I1(sig_reset_reg),
        .I2(sig_cmd_stat_rst_user_reg_n_cdc_from_reg),
        .I3(sig_init_done),
        .O(sig_init_done_i_1_n_0));
  FDRE #(
    .INIT(1'b0)) 
    sig_init_done_reg
       (.C(m_axi_mm2s_aclk),
        .CE(1'b1),
        .D(sig_init_done_i_1_n_0),
        .Q(sig_init_done),
        .R(1'b0));
endmodule

(* ORIG_REF_NAME = "axi_datamover_fifo" *) 
module design_1_axi_dma_0_0_axi_datamover_fifo__parameterized1
   (\INFERRED_GEN.cnt_i_reg[0] ,
    sig_calc_error_reg_reg,
    \INFERRED_GEN.cnt_i_reg[0]_0 ,
    sig_clr_cmd2addr_valid4_out__0,
    sig_addr_valid_reg_reg,
    out,
    sig_stream_rst,
    m_axi_s2mm_aclk,
    sig_addr_reg_empty_reg,
    sig_data2addr_stop_req,
    p_22_out,
    in,
    sig_reset_reg,
    sig_init_reg2,
    sig_cmd_stat_rst_user_reg_n_cdc_from_reg);
  output \INFERRED_GEN.cnt_i_reg[0] ;
  output sig_calc_error_reg_reg;
  output \INFERRED_GEN.cnt_i_reg[0]_0 ;
  output sig_clr_cmd2addr_valid4_out__0;
  output sig_addr_valid_reg_reg;
  output [39:0]out;
  input sig_stream_rst;
  input m_axi_s2mm_aclk;
  input sig_addr_reg_empty_reg;
  input sig_data2addr_stop_req;
  input p_22_out;
  input [38:0]in;
  input sig_reset_reg;
  input sig_init_reg2;
  input sig_cmd_stat_rst_user_reg_n_cdc_from_reg;

  wire \INFERRED_GEN.cnt_i_reg[0] ;
  wire \INFERRED_GEN.cnt_i_reg[0]_0 ;
  wire [38:0]in;
  wire m_axi_s2mm_aclk;
  wire [39:0]out;
  wire p_22_out;
  wire sig_addr_reg_empty_reg;
  wire sig_addr_valid_reg_reg;
  wire sig_calc_error_reg_reg;
  wire sig_clr_cmd2addr_valid4_out__0;
  wire sig_cmd_stat_rst_user_reg_n_cdc_from_reg;
  wire sig_data2addr_stop_req;
  wire sig_inhibit_rdy_n_i_1__0_n_0;
  wire sig_init_done;
  wire sig_init_done_i_1__0_n_0;
  wire sig_init_reg2;
  wire sig_reset_reg;
  wire sig_stream_rst;

  design_1_axi_dma_0_0_srl_fifo_f__parameterized2 \USE_SRL_FIFO.I_SYNC_FIFO 
       (.\INFERRED_GEN.cnt_i_reg[0] (\INFERRED_GEN.cnt_i_reg[0] ),
        .in(in),
        .m_axi_s2mm_aclk(m_axi_s2mm_aclk),
        .out(out),
        .p_22_out(p_22_out),
        .sig_addr_reg_empty_reg(sig_addr_reg_empty_reg),
        .sig_addr_valid_reg_reg(sig_addr_valid_reg_reg),
        .sig_calc_error_reg_reg(sig_calc_error_reg_reg),
        .sig_clr_cmd2addr_valid4_out__0(sig_clr_cmd2addr_valid4_out__0),
        .sig_data2addr_stop_req(sig_data2addr_stop_req),
        .sig_inhibit_rdy_n_reg(\INFERRED_GEN.cnt_i_reg[0]_0 ),
        .sig_stream_rst(sig_stream_rst));
  LUT2 #(
    .INIT(4'hE)) 
    sig_inhibit_rdy_n_i_1__0
       (.I0(sig_init_done),
        .I1(\INFERRED_GEN.cnt_i_reg[0]_0 ),
        .O(sig_inhibit_rdy_n_i_1__0_n_0));
  FDRE #(
    .INIT(1'b0)) 
    sig_inhibit_rdy_n_reg
       (.C(m_axi_s2mm_aclk),
        .CE(1'b1),
        .D(sig_inhibit_rdy_n_i_1__0_n_0),
        .Q(\INFERRED_GEN.cnt_i_reg[0]_0 ),
        .R(sig_stream_rst));
  LUT4 #(
    .INIT(16'h0080)) 
    sig_init_done_i_1__0
       (.I0(sig_reset_reg),
        .I1(sig_init_reg2),
        .I2(sig_cmd_stat_rst_user_reg_n_cdc_from_reg),
        .I3(sig_init_done),
        .O(sig_init_done_i_1__0_n_0));
  FDRE #(
    .INIT(1'b0)) 
    sig_init_done_reg
       (.C(m_axi_s2mm_aclk),
        .CE(1'b1),
        .D(sig_init_done_i_1__0_n_0),
        .Q(sig_init_done),
        .R(1'b0));
endmodule

(* ORIG_REF_NAME = "axi_datamover_fifo" *) 
module design_1_axi_dma_0_0_axi_datamover_fifo__parameterized1_10
   (sig_init_reg2,
    sig_addr_valid_reg_reg,
    out,
    sig_posted_to_axi_2_reg,
    sel,
    sig_push_addr_reg1_out,
    SR,
    sig_reset_reg,
    m_axi_mm2s_aclk,
    sig_addr_reg_empty,
    sig_sf_allow_addr_req,
    sig_data2addr_stop_req,
    sig_cmd_stat_rst_user_reg_n_cdc_from_reg,
    sig_mstr2addr_cmd_valid,
    in);
  output sig_init_reg2;
  output sig_addr_valid_reg_reg;
  output [38:0]out;
  output sig_posted_to_axi_2_reg;
  output sel;
  output sig_push_addr_reg1_out;
  input [0:0]SR;
  input sig_reset_reg;
  input m_axi_mm2s_aclk;
  input sig_addr_reg_empty;
  input sig_sf_allow_addr_req;
  input sig_data2addr_stop_req;
  input sig_cmd_stat_rst_user_reg_n_cdc_from_reg;
  input sig_mstr2addr_cmd_valid;
  input [37:0]in;

  wire [0:0]SR;
  wire [37:0]in;
  wire m_axi_mm2s_aclk;
  wire [38:0]out;
  wire sel;
  wire sig_addr_reg_empty;
  wire sig_addr_valid_reg_reg;
  wire sig_cmd_stat_rst_user_reg_n_cdc_from_reg;
  wire sig_data2addr_stop_req;
  wire sig_inhibit_rdy_n;
  wire sig_inhibit_rdy_n_i_1_n_0;
  wire sig_init_done;
  wire sig_init_done_i_1_n_0;
  wire sig_init_reg2;
  wire sig_mstr2addr_cmd_valid;
  wire sig_posted_to_axi_2_reg;
  wire sig_push_addr_reg1_out;
  wire sig_reset_reg;
  wire sig_sf_allow_addr_req;

  design_1_axi_dma_0_0_srl_fifo_f__parameterized2_11 \USE_SRL_FIFO.I_SYNC_FIFO 
       (.SR(SR),
        .in(in),
        .m_axi_mm2s_aclk(m_axi_mm2s_aclk),
        .out(out),
        .sig_addr_reg_empty(sig_addr_reg_empty),
        .sig_addr_reg_empty_reg(sig_push_addr_reg1_out),
        .sig_addr_valid_reg_reg(sig_addr_valid_reg_reg),
        .sig_calc_error_reg_reg(sel),
        .sig_cmd_stat_rst_user_reg_n_cdc_from_reg(sig_cmd_stat_rst_user_reg_n_cdc_from_reg),
        .sig_data2addr_stop_req(sig_data2addr_stop_req),
        .sig_inhibit_rdy_n(sig_inhibit_rdy_n),
        .sig_mstr2addr_cmd_valid(sig_mstr2addr_cmd_valid),
        .sig_posted_to_axi_2_reg(sig_posted_to_axi_2_reg),
        .sig_sf_allow_addr_req(sig_sf_allow_addr_req));
  LUT2 #(
    .INIT(4'hE)) 
    sig_inhibit_rdy_n_i_1
       (.I0(sig_init_done),
        .I1(sig_inhibit_rdy_n),
        .O(sig_inhibit_rdy_n_i_1_n_0));
  FDRE #(
    .INIT(1'b0)) 
    sig_inhibit_rdy_n_reg
       (.C(m_axi_mm2s_aclk),
        .CE(1'b1),
        .D(sig_inhibit_rdy_n_i_1_n_0),
        .Q(sig_inhibit_rdy_n),
        .R(SR));
  LUT4 #(
    .INIT(16'h0080)) 
    sig_init_done_i_1
       (.I0(sig_init_reg2),
        .I1(sig_reset_reg),
        .I2(sig_cmd_stat_rst_user_reg_n_cdc_from_reg),
        .I3(sig_init_done),
        .O(sig_init_done_i_1_n_0));
  FDRE #(
    .INIT(1'b0)) 
    sig_init_done_reg
       (.C(m_axi_mm2s_aclk),
        .CE(1'b1),
        .D(sig_init_done_i_1_n_0),
        .Q(sig_init_done),
        .R(1'b0));
  FDSE #(
    .INIT(1'b0)) 
    sig_init_reg2_reg
       (.C(m_axi_mm2s_aclk),
        .CE(1'b1),
        .D(sig_reset_reg),
        .Q(sig_init_reg2),
        .S(SR));
endmodule

(* ORIG_REF_NAME = "axi_datamover_fifo" *) 
module design_1_axi_dma_0_0_axi_datamover_fifo__parameterized2
   (sig_first_dbeat_reg,
    sig_push_dqual_reg,
    D,
    \sig_next_tag_reg_reg[0] ,
    sig_dqual_reg_empty_reg,
    sig_last_dbeat_reg,
    sel,
    out,
    E,
    \DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM36_NO_ECC.ram ,
    SR,
    m_axi_mm2s_aclk,
    sig_first_dbeat_reg_0,
    sig_cmd_stat_rst_user_reg_n_cdc_from_reg,
    \sig_dbeat_cntr_reg[5] ,
    Q,
    \sig_dbeat_cntr_reg[0] ,
    m_axi_mm2s_rlast,
    \sig_dbeat_cntr_reg[3] ,
    sig_last_dbeat_reg_0,
    sig_mstr2data_cmd_valid,
    sig_next_sequential_reg,
    sig_dqual_reg_empty,
    sig_rsc2stat_status_valid,
    sig_stat2rsc_status_ready,
    sig_next_calc_error_reg_reg,
    \sig_addr_posted_cntr_reg[2] ,
    \sig_addr_posted_cntr_reg[1] ,
    \sig_addr_posted_cntr_reg[0] ,
    ram_full_i_reg,
    sig_halt_reg_reg,
    m_axi_mm2s_rvalid,
    sig_dqual_reg_full,
    sig_data2rsc_valid,
    in,
    sig_init_reg2,
    sig_reset_reg);
  output sig_first_dbeat_reg;
  output sig_push_dqual_reg;
  output [7:0]D;
  output \sig_next_tag_reg_reg[0] ;
  output sig_dqual_reg_empty_reg;
  output sig_last_dbeat_reg;
  output sel;
  output [12:0]out;
  output [0:0]E;
  output \DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM36_NO_ECC.ram ;
  input [0:0]SR;
  input m_axi_mm2s_aclk;
  input sig_first_dbeat_reg_0;
  input sig_cmd_stat_rst_user_reg_n_cdc_from_reg;
  input \sig_dbeat_cntr_reg[5] ;
  input [7:0]Q;
  input \sig_dbeat_cntr_reg[0] ;
  input m_axi_mm2s_rlast;
  input \sig_dbeat_cntr_reg[3] ;
  input sig_last_dbeat_reg_0;
  input sig_mstr2data_cmd_valid;
  input sig_next_sequential_reg;
  input sig_dqual_reg_empty;
  input sig_rsc2stat_status_valid;
  input sig_stat2rsc_status_ready;
  input sig_next_calc_error_reg_reg;
  input \sig_addr_posted_cntr_reg[2] ;
  input \sig_addr_posted_cntr_reg[1] ;
  input \sig_addr_posted_cntr_reg[0] ;
  input ram_full_i_reg;
  input sig_halt_reg_reg;
  input m_axi_mm2s_rvalid;
  input sig_dqual_reg_full;
  input sig_data2rsc_valid;
  input [16:0]in;
  input sig_init_reg2;
  input sig_reset_reg;

  wire [7:0]D;
  wire \DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM36_NO_ECC.ram ;
  wire [0:0]E;
  wire [7:0]Q;
  wire [0:0]SR;
  wire [16:0]in;
  wire m_axi_mm2s_aclk;
  wire m_axi_mm2s_rlast;
  wire m_axi_mm2s_rvalid;
  wire [12:0]out;
  wire ram_full_i_reg;
  wire sel;
  wire \sig_addr_posted_cntr_reg[0] ;
  wire \sig_addr_posted_cntr_reg[1] ;
  wire \sig_addr_posted_cntr_reg[2] ;
  wire sig_cmd_stat_rst_user_reg_n_cdc_from_reg;
  wire sig_data2rsc_valid;
  wire \sig_dbeat_cntr_reg[0] ;
  wire \sig_dbeat_cntr_reg[3] ;
  wire \sig_dbeat_cntr_reg[5] ;
  wire sig_dqual_reg_empty;
  wire sig_dqual_reg_empty_reg;
  wire sig_dqual_reg_full;
  wire sig_first_dbeat_reg;
  wire sig_first_dbeat_reg_0;
  wire sig_halt_reg_reg;
  wire sig_inhibit_rdy_n;
  wire sig_inhibit_rdy_n_i_1_n_0;
  wire sig_init_done;
  wire sig_init_done_i_1_n_0;
  wire sig_init_reg2;
  wire sig_last_dbeat_reg;
  wire sig_last_dbeat_reg_0;
  wire sig_mstr2data_cmd_valid;
  wire sig_next_calc_error_reg_reg;
  wire sig_next_sequential_reg;
  wire \sig_next_tag_reg_reg[0] ;
  wire sig_push_dqual_reg;
  wire sig_reset_reg;
  wire sig_rsc2stat_status_valid;
  wire sig_stat2rsc_status_ready;

  design_1_axi_dma_0_0_srl_fifo_f__parameterized3 \USE_SRL_FIFO.I_SYNC_FIFO 
       (.D(D),
        .\DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM36_NO_ECC.ram (\DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM36_NO_ECC.ram ),
        .E(E),
        .Q(Q),
        .SR(SR),
        .in(in),
        .m_axi_mm2s_aclk(m_axi_mm2s_aclk),
        .m_axi_mm2s_rlast(m_axi_mm2s_rlast),
        .m_axi_mm2s_rvalid(m_axi_mm2s_rvalid),
        .out(out),
        .ram_full_i_reg(ram_full_i_reg),
        .\sig_addr_posted_cntr_reg[0] (\sig_addr_posted_cntr_reg[0] ),
        .\sig_addr_posted_cntr_reg[1] (\sig_addr_posted_cntr_reg[1] ),
        .\sig_addr_posted_cntr_reg[2] (\sig_addr_posted_cntr_reg[2] ),
        .sig_cmd_stat_rst_user_reg_n_cdc_from_reg(sig_cmd_stat_rst_user_reg_n_cdc_from_reg),
        .sig_data2rsc_valid(sig_data2rsc_valid),
        .\sig_dbeat_cntr_reg[0] (\sig_dbeat_cntr_reg[0] ),
        .\sig_dbeat_cntr_reg[3] (\sig_dbeat_cntr_reg[3] ),
        .\sig_dbeat_cntr_reg[5] (\sig_dbeat_cntr_reg[5] ),
        .sig_dqual_reg_empty(sig_dqual_reg_empty),
        .sig_dqual_reg_empty_reg(sig_push_dqual_reg),
        .sig_dqual_reg_empty_reg_0(sig_dqual_reg_empty_reg),
        .sig_dqual_reg_full(sig_dqual_reg_full),
        .sig_first_dbeat_reg(sig_first_dbeat_reg),
        .sig_first_dbeat_reg_0(sig_first_dbeat_reg_0),
        .sig_halt_reg_reg(sig_halt_reg_reg),
        .sig_inhibit_rdy_n(sig_inhibit_rdy_n),
        .sig_last_dbeat_reg(sig_last_dbeat_reg),
        .sig_last_dbeat_reg_0(sig_last_dbeat_reg_0),
        .sig_mstr2data_cmd_valid(sig_mstr2data_cmd_valid),
        .sig_next_calc_error_reg_reg(sel),
        .sig_next_calc_error_reg_reg_0(sig_next_calc_error_reg_reg),
        .sig_next_sequential_reg(sig_next_sequential_reg),
        .\sig_next_tag_reg_reg[0] (\sig_next_tag_reg_reg[0] ),
        .sig_rsc2stat_status_valid(sig_rsc2stat_status_valid),
        .sig_stat2rsc_status_ready(sig_stat2rsc_status_ready));
  LUT2 #(
    .INIT(4'hE)) 
    sig_inhibit_rdy_n_i_1
       (.I0(sig_init_done),
        .I1(sig_inhibit_rdy_n),
        .O(sig_inhibit_rdy_n_i_1_n_0));
  FDRE #(
    .INIT(1'b0)) 
    sig_inhibit_rdy_n_reg
       (.C(m_axi_mm2s_aclk),
        .CE(1'b1),
        .D(sig_inhibit_rdy_n_i_1_n_0),
        .Q(sig_inhibit_rdy_n),
        .R(SR));
  LUT4 #(
    .INIT(16'h0080)) 
    sig_init_done_i_1
       (.I0(sig_init_reg2),
        .I1(sig_reset_reg),
        .I2(sig_cmd_stat_rst_user_reg_n_cdc_from_reg),
        .I3(sig_init_done),
        .O(sig_init_done_i_1_n_0));
  FDRE #(
    .INIT(1'b0)) 
    sig_init_done_reg
       (.C(m_axi_mm2s_aclk),
        .CE(1'b1),
        .D(sig_init_done_i_1_n_0),
        .Q(sig_init_done),
        .R(1'b0));
endmodule

(* ORIG_REF_NAME = "axi_datamover_fifo" *) 
module design_1_axi_dma_0_0_axi_datamover_fifo__parameterized3
   (\INFERRED_GEN.cnt_i_reg[0] ,
    Q,
    FIFO_Full_reg,
    \INFERRED_GEN.cnt_i_reg[0]_0 ,
    SR,
    m_axi_mm2s_aclk,
    \OMIT_UNPACKING.lsig_cmd_loaded_reg ,
    sig_mstr2sf_cmd_valid,
    lsig_ld_cmd,
    lsig_cmd_loaded,
    \OMIT_UNPACKING.lsig_cmd_loaded_reg_0 ,
    DOBDO,
    sig_init_reg2,
    sig_reset_reg,
    sig_cmd_stat_rst_user_reg_n_cdc_from_reg);
  output \INFERRED_GEN.cnt_i_reg[0] ;
  output [0:0]Q;
  output FIFO_Full_reg;
  output \INFERRED_GEN.cnt_i_reg[0]_0 ;
  input [0:0]SR;
  input m_axi_mm2s_aclk;
  input \OMIT_UNPACKING.lsig_cmd_loaded_reg ;
  input sig_mstr2sf_cmd_valid;
  input lsig_ld_cmd;
  input lsig_cmd_loaded;
  input \OMIT_UNPACKING.lsig_cmd_loaded_reg_0 ;
  input [0:0]DOBDO;
  input sig_init_reg2;
  input sig_reset_reg;
  input sig_cmd_stat_rst_user_reg_n_cdc_from_reg;

  wire [0:0]DOBDO;
  wire FIFO_Full_reg;
  wire \INFERRED_GEN.cnt_i_reg[0] ;
  wire \INFERRED_GEN.cnt_i_reg[0]_0 ;
  wire \OMIT_UNPACKING.lsig_cmd_loaded_reg ;
  wire \OMIT_UNPACKING.lsig_cmd_loaded_reg_0 ;
  wire [0:0]Q;
  wire [0:0]SR;
  wire lsig_cmd_loaded;
  wire lsig_ld_cmd;
  wire m_axi_mm2s_aclk;
  wire sig_cmd_stat_rst_user_reg_n_cdc_from_reg;
  wire sig_inhibit_rdy_n_i_1_n_0;
  wire sig_init_done;
  wire sig_init_done_i_1_n_0;
  wire sig_init_reg2;
  wire sig_mstr2sf_cmd_valid;
  wire sig_reset_reg;

  design_1_axi_dma_0_0_srl_fifo_f__parameterized4 \USE_SRL_FIFO.I_SYNC_FIFO 
       (.DOBDO(DOBDO),
        .FIFO_Full_reg(FIFO_Full_reg),
        .\INFERRED_GEN.cnt_i_reg[0] (\INFERRED_GEN.cnt_i_reg[0] ),
        .\OMIT_UNPACKING.lsig_cmd_loaded_reg (\OMIT_UNPACKING.lsig_cmd_loaded_reg ),
        .\OMIT_UNPACKING.lsig_cmd_loaded_reg_0 (\OMIT_UNPACKING.lsig_cmd_loaded_reg_0 ),
        .Q(Q),
        .SR(SR),
        .lsig_cmd_loaded(lsig_cmd_loaded),
        .lsig_ld_cmd(lsig_ld_cmd),
        .m_axi_mm2s_aclk(m_axi_mm2s_aclk),
        .sig_inhibit_rdy_n_reg(\INFERRED_GEN.cnt_i_reg[0]_0 ),
        .sig_mstr2sf_cmd_valid(sig_mstr2sf_cmd_valid));
  LUT2 #(
    .INIT(4'hE)) 
    sig_inhibit_rdy_n_i_1
       (.I0(sig_init_done),
        .I1(\INFERRED_GEN.cnt_i_reg[0]_0 ),
        .O(sig_inhibit_rdy_n_i_1_n_0));
  FDRE #(
    .INIT(1'b0)) 
    sig_inhibit_rdy_n_reg
       (.C(m_axi_mm2s_aclk),
        .CE(1'b1),
        .D(sig_inhibit_rdy_n_i_1_n_0),
        .Q(\INFERRED_GEN.cnt_i_reg[0]_0 ),
        .R(SR));
  LUT4 #(
    .INIT(16'h0080)) 
    sig_init_done_i_1
       (.I0(sig_init_reg2),
        .I1(sig_reset_reg),
        .I2(sig_cmd_stat_rst_user_reg_n_cdc_from_reg),
        .I3(sig_init_done),
        .O(sig_init_done_i_1_n_0));
  FDRE #(
    .INIT(1'b0)) 
    sig_init_done_reg
       (.C(m_axi_mm2s_aclk),
        .CE(1'b1),
        .D(sig_init_done_i_1_n_0),
        .Q(sig_init_done),
        .R(1'b0));
endmodule

(* ORIG_REF_NAME = "axi_datamover_fifo" *) 
module design_1_axi_dma_0_0_axi_datamover_fifo__parameterized4
   (\GEN_ENABLE_INDET_BTT.sig_coelsc_reg_full_reg ,
    \INDETERMINATE_BTT_MODE.s2mm_brcvd_reg[0] ,
    s2mm_decerr_i,
    s2mm_interr_i,
    s2mm_slverr_i,
    D,
    \GEN_ENABLE_INDET_BTT.sig_coelsc_reg_full_reg_0 ,
    \INDETERMINATE_BTT_MODE.s2mm_packet_eof_i_reg ,
    sig_stream_rst,
    m_axi_s2mm_aclk,
    m_axis_s2mm_sts_tready,
    sig_wsc2stat_status_valid,
    p_8_out,
    sig_cmd_stat_rst_user_reg_n_cdc_from_reg,
    \GNE_SYNC_RESET.scndry_resetn_reg ,
    sig_reset_reg,
    sig_init_reg2,
    E,
    \GEN_ENABLE_INDET_BTT.sig_coelsc_eop_reg );
  output \GEN_ENABLE_INDET_BTT.sig_coelsc_reg_full_reg ;
  output \INDETERMINATE_BTT_MODE.s2mm_brcvd_reg[0] ;
  output s2mm_decerr_i;
  output s2mm_interr_i;
  output s2mm_slverr_i;
  output [13:0]D;
  output \GEN_ENABLE_INDET_BTT.sig_coelsc_reg_full_reg_0 ;
  output \INDETERMINATE_BTT_MODE.s2mm_packet_eof_i_reg ;
  input sig_stream_rst;
  input m_axi_s2mm_aclk;
  input m_axis_s2mm_sts_tready;
  input sig_wsc2stat_status_valid;
  input p_8_out;
  input sig_cmd_stat_rst_user_reg_n_cdc_from_reg;
  input \GNE_SYNC_RESET.scndry_resetn_reg ;
  input sig_reset_reg;
  input sig_init_reg2;
  input [0:0]E;
  input [17:0]\GEN_ENABLE_INDET_BTT.sig_coelsc_eop_reg ;

  wire [13:0]D;
  wire [0:0]E;
  wire [17:0]\GEN_ENABLE_INDET_BTT.sig_coelsc_eop_reg ;
  wire \GEN_ENABLE_INDET_BTT.sig_coelsc_reg_full_reg ;
  wire \GEN_ENABLE_INDET_BTT.sig_coelsc_reg_full_reg_0 ;
  wire \GNE_SYNC_RESET.scndry_resetn_reg ;
  wire \INDETERMINATE_BTT_MODE.s2mm_brcvd_reg[0] ;
  wire \INDETERMINATE_BTT_MODE.s2mm_packet_eof_i_reg ;
  wire \USE_SINGLE_REG.sig_regfifo_empty_reg_i_1__2_n_0 ;
  wire \USE_SINGLE_REG.sig_regfifo_full_reg_i_1__0_n_0 ;
  wire m_axi_s2mm_aclk;
  wire [31:4]m_axis_s2mm_sts_tdata_int;
  wire m_axis_s2mm_sts_tready;
  wire p_8_out;
  wire s2mm_decerr_i;
  wire s2mm_interr_i;
  wire s2mm_slverr_i;
  wire sig_cmd_stat_rst_user_reg_n_cdc_from_reg;
  wire sig_init_done;
  wire sig_init_done_i_1__0_n_0;
  wire sig_init_reg2;
  wire sig_reset_reg;
  wire sig_stream_rst;
  wire sig_wsc2stat_status_valid;

  (* SOFT_HLUTNM = "soft_lutpair249" *) 
  LUT3 #(
    .INIT(8'h8F)) 
    \GEN_ENABLE_INDET_BTT.sig_coelsc_interr_reg_i_1 
       (.I0(\GEN_ENABLE_INDET_BTT.sig_coelsc_reg_full_reg ),
        .I1(sig_wsc2stat_status_valid),
        .I2(sig_cmd_stat_rst_user_reg_n_cdc_from_reg),
        .O(\GEN_ENABLE_INDET_BTT.sig_coelsc_reg_full_reg_0 ));
  (* SOFT_HLUTNM = "soft_lutpair257" *) 
  LUT3 #(
    .INIT(8'h40)) 
    \INDETERMINATE_BTT_MODE.s2mm_brcvd[0]_i_1 
       (.I0(p_8_out),
        .I1(\INDETERMINATE_BTT_MODE.s2mm_brcvd_reg[0] ),
        .I2(m_axis_s2mm_sts_tdata_int[8]),
        .O(D[0]));
  (* SOFT_HLUTNM = "soft_lutpair252" *) 
  LUT3 #(
    .INIT(8'h40)) 
    \INDETERMINATE_BTT_MODE.s2mm_brcvd[10]_i_1 
       (.I0(p_8_out),
        .I1(\INDETERMINATE_BTT_MODE.s2mm_brcvd_reg[0] ),
        .I2(m_axis_s2mm_sts_tdata_int[18]),
        .O(D[10]));
  (* SOFT_HLUTNM = "soft_lutpair252" *) 
  LUT3 #(
    .INIT(8'h40)) 
    \INDETERMINATE_BTT_MODE.s2mm_brcvd[11]_i_1 
       (.I0(p_8_out),
        .I1(\INDETERMINATE_BTT_MODE.s2mm_brcvd_reg[0] ),
        .I2(m_axis_s2mm_sts_tdata_int[19]),
        .O(D[11]));
  (* SOFT_HLUTNM = "soft_lutpair251" *) 
  LUT3 #(
    .INIT(8'h40)) 
    \INDETERMINATE_BTT_MODE.s2mm_brcvd[12]_i_1 
       (.I0(p_8_out),
        .I1(\INDETERMINATE_BTT_MODE.s2mm_brcvd_reg[0] ),
        .I2(m_axis_s2mm_sts_tdata_int[20]),
        .O(D[12]));
  (* SOFT_HLUTNM = "soft_lutpair251" *) 
  LUT3 #(
    .INIT(8'h40)) 
    \INDETERMINATE_BTT_MODE.s2mm_brcvd[13]_i_1 
       (.I0(p_8_out),
        .I1(\INDETERMINATE_BTT_MODE.s2mm_brcvd_reg[0] ),
        .I2(m_axis_s2mm_sts_tdata_int[21]),
        .O(D[13]));
  (* SOFT_HLUTNM = "soft_lutpair257" *) 
  LUT3 #(
    .INIT(8'h40)) 
    \INDETERMINATE_BTT_MODE.s2mm_brcvd[1]_i_1 
       (.I0(p_8_out),
        .I1(\INDETERMINATE_BTT_MODE.s2mm_brcvd_reg[0] ),
        .I2(m_axis_s2mm_sts_tdata_int[9]),
        .O(D[1]));
  (* SOFT_HLUTNM = "soft_lutpair256" *) 
  LUT3 #(
    .INIT(8'h40)) 
    \INDETERMINATE_BTT_MODE.s2mm_brcvd[2]_i_1 
       (.I0(p_8_out),
        .I1(\INDETERMINATE_BTT_MODE.s2mm_brcvd_reg[0] ),
        .I2(m_axis_s2mm_sts_tdata_int[10]),
        .O(D[2]));
  (* SOFT_HLUTNM = "soft_lutpair256" *) 
  LUT3 #(
    .INIT(8'h40)) 
    \INDETERMINATE_BTT_MODE.s2mm_brcvd[3]_i_1 
       (.I0(p_8_out),
        .I1(\INDETERMINATE_BTT_MODE.s2mm_brcvd_reg[0] ),
        .I2(m_axis_s2mm_sts_tdata_int[11]),
        .O(D[3]));
  (* SOFT_HLUTNM = "soft_lutpair255" *) 
  LUT3 #(
    .INIT(8'h40)) 
    \INDETERMINATE_BTT_MODE.s2mm_brcvd[4]_i_1 
       (.I0(p_8_out),
        .I1(\INDETERMINATE_BTT_MODE.s2mm_brcvd_reg[0] ),
        .I2(m_axis_s2mm_sts_tdata_int[12]),
        .O(D[4]));
  (* SOFT_HLUTNM = "soft_lutpair255" *) 
  LUT3 #(
    .INIT(8'h40)) 
    \INDETERMINATE_BTT_MODE.s2mm_brcvd[5]_i_1 
       (.I0(p_8_out),
        .I1(\INDETERMINATE_BTT_MODE.s2mm_brcvd_reg[0] ),
        .I2(m_axis_s2mm_sts_tdata_int[13]),
        .O(D[5]));
  (* SOFT_HLUTNM = "soft_lutpair254" *) 
  LUT3 #(
    .INIT(8'h40)) 
    \INDETERMINATE_BTT_MODE.s2mm_brcvd[6]_i_1 
       (.I0(p_8_out),
        .I1(\INDETERMINATE_BTT_MODE.s2mm_brcvd_reg[0] ),
        .I2(m_axis_s2mm_sts_tdata_int[14]),
        .O(D[6]));
  (* SOFT_HLUTNM = "soft_lutpair254" *) 
  LUT3 #(
    .INIT(8'h40)) 
    \INDETERMINATE_BTT_MODE.s2mm_brcvd[7]_i_1 
       (.I0(p_8_out),
        .I1(\INDETERMINATE_BTT_MODE.s2mm_brcvd_reg[0] ),
        .I2(m_axis_s2mm_sts_tdata_int[15]),
        .O(D[7]));
  (* SOFT_HLUTNM = "soft_lutpair253" *) 
  LUT3 #(
    .INIT(8'h40)) 
    \INDETERMINATE_BTT_MODE.s2mm_brcvd[8]_i_1 
       (.I0(p_8_out),
        .I1(\INDETERMINATE_BTT_MODE.s2mm_brcvd_reg[0] ),
        .I2(m_axis_s2mm_sts_tdata_int[16]),
        .O(D[8]));
  (* SOFT_HLUTNM = "soft_lutpair253" *) 
  LUT3 #(
    .INIT(8'h40)) 
    \INDETERMINATE_BTT_MODE.s2mm_brcvd[9]_i_1 
       (.I0(p_8_out),
        .I1(\INDETERMINATE_BTT_MODE.s2mm_brcvd_reg[0] ),
        .I2(m_axis_s2mm_sts_tdata_int[17]),
        .O(D[9]));
  (* SOFT_HLUTNM = "soft_lutpair250" *) 
  LUT3 #(
    .INIT(8'h40)) 
    \INDETERMINATE_BTT_MODE.s2mm_decerr_i_i_1 
       (.I0(p_8_out),
        .I1(\INDETERMINATE_BTT_MODE.s2mm_brcvd_reg[0] ),
        .I2(m_axis_s2mm_sts_tdata_int[5]),
        .O(s2mm_decerr_i));
  (* SOFT_HLUTNM = "soft_lutpair248" *) 
  LUT3 #(
    .INIT(8'h40)) 
    \INDETERMINATE_BTT_MODE.s2mm_interr_i_i_1 
       (.I0(p_8_out),
        .I1(\INDETERMINATE_BTT_MODE.s2mm_brcvd_reg[0] ),
        .I2(m_axis_s2mm_sts_tdata_int[4]),
        .O(s2mm_interr_i));
  (* SOFT_HLUTNM = "soft_lutpair248" *) 
  LUT5 #(
    .INIT(32'h00E00000)) 
    \INDETERMINATE_BTT_MODE.s2mm_packet_eof_i_i_1 
       (.I0(m_axis_s2mm_sts_tdata_int[4]),
        .I1(m_axis_s2mm_sts_tdata_int[31]),
        .I2(\INDETERMINATE_BTT_MODE.s2mm_brcvd_reg[0] ),
        .I3(p_8_out),
        .I4(\GNE_SYNC_RESET.scndry_resetn_reg ),
        .O(\INDETERMINATE_BTT_MODE.s2mm_packet_eof_i_reg ));
  (* SOFT_HLUTNM = "soft_lutpair250" *) 
  LUT3 #(
    .INIT(8'h40)) 
    \INDETERMINATE_BTT_MODE.s2mm_slverr_i_i_1 
       (.I0(p_8_out),
        .I1(\INDETERMINATE_BTT_MODE.s2mm_brcvd_reg[0] ),
        .I2(m_axis_s2mm_sts_tdata_int[6]),
        .O(s2mm_slverr_i));
  FDRE #(
    .INIT(1'b0)) 
    \USE_SINGLE_REG.sig_regfifo_dout_reg_reg[10] 
       (.C(m_axi_s2mm_aclk),
        .CE(E),
        .D(\GEN_ENABLE_INDET_BTT.sig_coelsc_eop_reg [5]),
        .Q(m_axis_s2mm_sts_tdata_int[10]),
        .R(sig_stream_rst));
  FDRE #(
    .INIT(1'b0)) 
    \USE_SINGLE_REG.sig_regfifo_dout_reg_reg[11] 
       (.C(m_axi_s2mm_aclk),
        .CE(E),
        .D(\GEN_ENABLE_INDET_BTT.sig_coelsc_eop_reg [6]),
        .Q(m_axis_s2mm_sts_tdata_int[11]),
        .R(sig_stream_rst));
  FDRE #(
    .INIT(1'b0)) 
    \USE_SINGLE_REG.sig_regfifo_dout_reg_reg[12] 
       (.C(m_axi_s2mm_aclk),
        .CE(E),
        .D(\GEN_ENABLE_INDET_BTT.sig_coelsc_eop_reg [7]),
        .Q(m_axis_s2mm_sts_tdata_int[12]),
        .R(sig_stream_rst));
  FDRE #(
    .INIT(1'b0)) 
    \USE_SINGLE_REG.sig_regfifo_dout_reg_reg[13] 
       (.C(m_axi_s2mm_aclk),
        .CE(E),
        .D(\GEN_ENABLE_INDET_BTT.sig_coelsc_eop_reg [8]),
        .Q(m_axis_s2mm_sts_tdata_int[13]),
        .R(sig_stream_rst));
  FDRE #(
    .INIT(1'b0)) 
    \USE_SINGLE_REG.sig_regfifo_dout_reg_reg[14] 
       (.C(m_axi_s2mm_aclk),
        .CE(E),
        .D(\GEN_ENABLE_INDET_BTT.sig_coelsc_eop_reg [9]),
        .Q(m_axis_s2mm_sts_tdata_int[14]),
        .R(sig_stream_rst));
  FDRE #(
    .INIT(1'b0)) 
    \USE_SINGLE_REG.sig_regfifo_dout_reg_reg[15] 
       (.C(m_axi_s2mm_aclk),
        .CE(E),
        .D(\GEN_ENABLE_INDET_BTT.sig_coelsc_eop_reg [10]),
        .Q(m_axis_s2mm_sts_tdata_int[15]),
        .R(sig_stream_rst));
  FDRE #(
    .INIT(1'b0)) 
    \USE_SINGLE_REG.sig_regfifo_dout_reg_reg[16] 
       (.C(m_axi_s2mm_aclk),
        .CE(E),
        .D(\GEN_ENABLE_INDET_BTT.sig_coelsc_eop_reg [11]),
        .Q(m_axis_s2mm_sts_tdata_int[16]),
        .R(sig_stream_rst));
  FDRE #(
    .INIT(1'b0)) 
    \USE_SINGLE_REG.sig_regfifo_dout_reg_reg[17] 
       (.C(m_axi_s2mm_aclk),
        .CE(E),
        .D(\GEN_ENABLE_INDET_BTT.sig_coelsc_eop_reg [12]),
        .Q(m_axis_s2mm_sts_tdata_int[17]),
        .R(sig_stream_rst));
  FDRE #(
    .INIT(1'b0)) 
    \USE_SINGLE_REG.sig_regfifo_dout_reg_reg[18] 
       (.C(m_axi_s2mm_aclk),
        .CE(E),
        .D(\GEN_ENABLE_INDET_BTT.sig_coelsc_eop_reg [13]),
        .Q(m_axis_s2mm_sts_tdata_int[18]),
        .R(sig_stream_rst));
  FDRE #(
    .INIT(1'b0)) 
    \USE_SINGLE_REG.sig_regfifo_dout_reg_reg[19] 
       (.C(m_axi_s2mm_aclk),
        .CE(E),
        .D(\GEN_ENABLE_INDET_BTT.sig_coelsc_eop_reg [14]),
        .Q(m_axis_s2mm_sts_tdata_int[19]),
        .R(sig_stream_rst));
  FDRE #(
    .INIT(1'b0)) 
    \USE_SINGLE_REG.sig_regfifo_dout_reg_reg[20] 
       (.C(m_axi_s2mm_aclk),
        .CE(E),
        .D(\GEN_ENABLE_INDET_BTT.sig_coelsc_eop_reg [15]),
        .Q(m_axis_s2mm_sts_tdata_int[20]),
        .R(sig_stream_rst));
  FDRE #(
    .INIT(1'b0)) 
    \USE_SINGLE_REG.sig_regfifo_dout_reg_reg[21] 
       (.C(m_axi_s2mm_aclk),
        .CE(E),
        .D(\GEN_ENABLE_INDET_BTT.sig_coelsc_eop_reg [16]),
        .Q(m_axis_s2mm_sts_tdata_int[21]),
        .R(sig_stream_rst));
  FDRE #(
    .INIT(1'b0)) 
    \USE_SINGLE_REG.sig_regfifo_dout_reg_reg[31] 
       (.C(m_axi_s2mm_aclk),
        .CE(E),
        .D(\GEN_ENABLE_INDET_BTT.sig_coelsc_eop_reg [17]),
        .Q(m_axis_s2mm_sts_tdata_int[31]),
        .R(sig_stream_rst));
  FDRE #(
    .INIT(1'b0)) 
    \USE_SINGLE_REG.sig_regfifo_dout_reg_reg[4] 
       (.C(m_axi_s2mm_aclk),
        .CE(E),
        .D(\GEN_ENABLE_INDET_BTT.sig_coelsc_eop_reg [0]),
        .Q(m_axis_s2mm_sts_tdata_int[4]),
        .R(sig_stream_rst));
  FDRE #(
    .INIT(1'b0)) 
    \USE_SINGLE_REG.sig_regfifo_dout_reg_reg[5] 
       (.C(m_axi_s2mm_aclk),
        .CE(E),
        .D(\GEN_ENABLE_INDET_BTT.sig_coelsc_eop_reg [1]),
        .Q(m_axis_s2mm_sts_tdata_int[5]),
        .R(sig_stream_rst));
  FDRE #(
    .INIT(1'b0)) 
    \USE_SINGLE_REG.sig_regfifo_dout_reg_reg[6] 
       (.C(m_axi_s2mm_aclk),
        .CE(E),
        .D(\GEN_ENABLE_INDET_BTT.sig_coelsc_eop_reg [2]),
        .Q(m_axis_s2mm_sts_tdata_int[6]),
        .R(sig_stream_rst));
  FDRE #(
    .INIT(1'b0)) 
    \USE_SINGLE_REG.sig_regfifo_dout_reg_reg[8] 
       (.C(m_axi_s2mm_aclk),
        .CE(E),
        .D(\GEN_ENABLE_INDET_BTT.sig_coelsc_eop_reg [3]),
        .Q(m_axis_s2mm_sts_tdata_int[8]),
        .R(sig_stream_rst));
  FDRE #(
    .INIT(1'b0)) 
    \USE_SINGLE_REG.sig_regfifo_dout_reg_reg[9] 
       (.C(m_axi_s2mm_aclk),
        .CE(E),
        .D(\GEN_ENABLE_INDET_BTT.sig_coelsc_eop_reg [4]),
        .Q(m_axis_s2mm_sts_tdata_int[9]),
        .R(sig_stream_rst));
  LUT5 #(
    .INIT(32'hEAEAFFEA)) 
    \USE_SINGLE_REG.sig_regfifo_empty_reg_i_1__2 
       (.I0(sig_init_done),
        .I1(\INDETERMINATE_BTT_MODE.s2mm_brcvd_reg[0] ),
        .I2(m_axis_s2mm_sts_tready),
        .I3(\GEN_ENABLE_INDET_BTT.sig_coelsc_reg_full_reg ),
        .I4(sig_wsc2stat_status_valid),
        .O(\USE_SINGLE_REG.sig_regfifo_empty_reg_i_1__2_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \USE_SINGLE_REG.sig_regfifo_empty_reg_reg 
       (.C(m_axi_s2mm_aclk),
        .CE(1'b1),
        .D(\USE_SINGLE_REG.sig_regfifo_empty_reg_i_1__2_n_0 ),
        .Q(\GEN_ENABLE_INDET_BTT.sig_coelsc_reg_full_reg ),
        .R(sig_stream_rst));
  (* SOFT_HLUTNM = "soft_lutpair249" *) 
  LUT5 #(
    .INIT(32'h0080F080)) 
    \USE_SINGLE_REG.sig_regfifo_full_reg_i_1__0 
       (.I0(sig_wsc2stat_status_valid),
        .I1(\GEN_ENABLE_INDET_BTT.sig_coelsc_reg_full_reg ),
        .I2(sig_cmd_stat_rst_user_reg_n_cdc_from_reg),
        .I3(\INDETERMINATE_BTT_MODE.s2mm_brcvd_reg[0] ),
        .I4(m_axis_s2mm_sts_tready),
        .O(\USE_SINGLE_REG.sig_regfifo_full_reg_i_1__0_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \USE_SINGLE_REG.sig_regfifo_full_reg_reg 
       (.C(m_axi_s2mm_aclk),
        .CE(1'b1),
        .D(\USE_SINGLE_REG.sig_regfifo_full_reg_i_1__0_n_0 ),
        .Q(\INDETERMINATE_BTT_MODE.s2mm_brcvd_reg[0] ),
        .R(1'b0));
  LUT4 #(
    .INIT(16'h0080)) 
    sig_init_done_i_1__0
       (.I0(sig_reset_reg),
        .I1(sig_init_reg2),
        .I2(sig_cmd_stat_rst_user_reg_n_cdc_from_reg),
        .I3(sig_init_done),
        .O(sig_init_done_i_1__0_n_0));
  FDRE #(
    .INIT(1'b0)) 
    sig_init_done_reg
       (.C(m_axi_s2mm_aclk),
        .CE(1'b1),
        .D(sig_init_done_i_1__0_n_0),
        .Q(sig_init_done),
        .R(1'b0));
endmodule

(* ORIG_REF_NAME = "axi_datamover_fifo" *) 
module design_1_axi_dma_0_0_axi_datamover_fifo__parameterized5
   (Q,
    E,
    m_axi_s2mm_bready,
    \GEN_ENABLE_INDET_BTT.sig_coelsc_decerr_reg_reg ,
    \GEN_ENABLE_INDET_BTT.sig_coelsc_slverr_reg_reg ,
    D,
    sig_stream_rst,
    m_axi_s2mm_aclk,
    sig_push_coelsc_reg,
    m_axi_s2mm_bvalid,
    \INFERRED_GEN.cnt_i_reg[3] ,
    \sig_addr_posted_cntr_reg[3] ,
    out,
    sig_halt_reg_reg,
    \GEN_ENABLE_INDET_BTT.sig_coelsc_slverr_reg_reg_0 ,
    sig_data2wsc_calc_err_reg,
    m_axi_s2mm_bresp,
    sig_reset_reg,
    sig_init_reg2,
    sig_cmd_stat_rst_user_reg_n_cdc_from_reg);
  output [0:0]Q;
  output [0:0]E;
  output m_axi_s2mm_bready;
  output \GEN_ENABLE_INDET_BTT.sig_coelsc_decerr_reg_reg ;
  output \GEN_ENABLE_INDET_BTT.sig_coelsc_slverr_reg_reg ;
  output [2:0]D;
  input sig_stream_rst;
  input m_axi_s2mm_aclk;
  input sig_push_coelsc_reg;
  input m_axi_s2mm_bvalid;
  input \INFERRED_GEN.cnt_i_reg[3] ;
  input [3:0]\sig_addr_posted_cntr_reg[3] ;
  input out;
  input sig_halt_reg_reg;
  input [1:0]\GEN_ENABLE_INDET_BTT.sig_coelsc_slverr_reg_reg_0 ;
  input [0:0]sig_data2wsc_calc_err_reg;
  input [1:0]m_axi_s2mm_bresp;
  input sig_reset_reg;
  input sig_init_reg2;
  input sig_cmd_stat_rst_user_reg_n_cdc_from_reg;

  wire [2:0]D;
  wire [0:0]E;
  wire \GEN_ENABLE_INDET_BTT.sig_coelsc_decerr_reg_reg ;
  wire \GEN_ENABLE_INDET_BTT.sig_coelsc_slverr_reg_reg ;
  wire [1:0]\GEN_ENABLE_INDET_BTT.sig_coelsc_slverr_reg_reg_0 ;
  wire \INFERRED_GEN.cnt_i_reg[3] ;
  wire [0:0]Q;
  wire m_axi_s2mm_aclk;
  wire m_axi_s2mm_bready;
  wire [1:0]m_axi_s2mm_bresp;
  wire m_axi_s2mm_bvalid;
  wire out;
  wire [3:0]\sig_addr_posted_cntr_reg[3] ;
  wire sig_cmd_stat_rst_user_reg_n_cdc_from_reg;
  wire [0:0]sig_data2wsc_calc_err_reg;
  wire sig_halt_reg_reg;
  wire sig_inhibit_rdy_n;
  wire sig_inhibit_rdy_n_i_1_n_0;
  wire sig_init_done;
  wire sig_init_done_i_1_n_0;
  wire sig_init_reg2;
  wire sig_push_coelsc_reg;
  wire sig_reset_reg;
  wire sig_stream_rst;

  design_1_axi_dma_0_0_srl_fifo_f__parameterized5 \USE_SRL_FIFO.I_SYNC_FIFO 
       (.D(D),
        .E(E),
        .\GEN_ENABLE_INDET_BTT.sig_coelsc_decerr_reg_reg (\GEN_ENABLE_INDET_BTT.sig_coelsc_decerr_reg_reg ),
        .\GEN_ENABLE_INDET_BTT.sig_coelsc_slverr_reg_reg (\GEN_ENABLE_INDET_BTT.sig_coelsc_slverr_reg_reg ),
        .\GEN_ENABLE_INDET_BTT.sig_coelsc_slverr_reg_reg_0 (\GEN_ENABLE_INDET_BTT.sig_coelsc_slverr_reg_reg_0 ),
        .\INFERRED_GEN.cnt_i_reg[3] (\INFERRED_GEN.cnt_i_reg[3] ),
        .Q(Q),
        .m_axi_s2mm_aclk(m_axi_s2mm_aclk),
        .m_axi_s2mm_bready(m_axi_s2mm_bready),
        .m_axi_s2mm_bresp(m_axi_s2mm_bresp),
        .m_axi_s2mm_bvalid(m_axi_s2mm_bvalid),
        .out(out),
        .\sig_addr_posted_cntr_reg[3] (\sig_addr_posted_cntr_reg[3] ),
        .sig_data2wsc_calc_err_reg(sig_data2wsc_calc_err_reg),
        .sig_halt_reg_reg(sig_halt_reg_reg),
        .sig_inhibit_rdy_n(sig_inhibit_rdy_n),
        .sig_push_coelsc_reg(sig_push_coelsc_reg),
        .sig_stream_rst(sig_stream_rst));
  LUT2 #(
    .INIT(4'hE)) 
    sig_inhibit_rdy_n_i_1
       (.I0(sig_init_done),
        .I1(sig_inhibit_rdy_n),
        .O(sig_inhibit_rdy_n_i_1_n_0));
  FDRE #(
    .INIT(1'b0)) 
    sig_inhibit_rdy_n_reg
       (.C(m_axi_s2mm_aclk),
        .CE(1'b1),
        .D(sig_inhibit_rdy_n_i_1_n_0),
        .Q(sig_inhibit_rdy_n),
        .R(sig_stream_rst));
  LUT4 #(
    .INIT(16'h0080)) 
    sig_init_done_i_1
       (.I0(sig_reset_reg),
        .I1(sig_init_reg2),
        .I2(sig_cmd_stat_rst_user_reg_n_cdc_from_reg),
        .I3(sig_init_done),
        .O(sig_init_done_i_1_n_0));
  FDRE #(
    .INIT(1'b0)) 
    sig_init_done_reg
       (.C(m_axi_s2mm_aclk),
        .CE(1'b1),
        .D(sig_init_done_i_1_n_0),
        .Q(sig_init_done),
        .R(1'b0));
endmodule

(* ORIG_REF_NAME = "axi_datamover_fifo" *) 
module design_1_axi_dma_0_0_axi_datamover_fifo__parameterized6
   (sig_push_coelsc_reg,
    sel,
    out,
    E,
    D,
    p_4_out,
    \GEN_ENABLE_INDET_BTT.sig_coelsc_reg_empty_reg ,
    sig_push_to_wsc_reg,
    \INFERRED_GEN.cnt_i_reg[1] ,
    sig_stream_rst,
    m_axi_s2mm_aclk,
    sig_coelsc_reg_empty,
    Q,
    sig_data2wsc_valid,
    \sig_wdc_statcnt_reg[3] ,
    \GEN_ENABLE_INDET_BTT.sig_coelsc_interr_reg_reg ,
    sig_cmd_stat_rst_user_reg_n_cdc_from_reg,
    sig_set_push2wsc,
    in,
    sig_reset_reg,
    sig_init_reg2);
  output sig_push_coelsc_reg;
  output sel;
  output [16:0]out;
  output [0:0]E;
  output [2:0]D;
  output p_4_out;
  output \GEN_ENABLE_INDET_BTT.sig_coelsc_reg_empty_reg ;
  output sig_push_to_wsc_reg;
  output \INFERRED_GEN.cnt_i_reg[1] ;
  input sig_stream_rst;
  input m_axi_s2mm_aclk;
  input sig_coelsc_reg_empty;
  input [0:0]Q;
  input sig_data2wsc_valid;
  input [3:0]\sig_wdc_statcnt_reg[3] ;
  input [0:0]\GEN_ENABLE_INDET_BTT.sig_coelsc_interr_reg_reg ;
  input sig_cmd_stat_rst_user_reg_n_cdc_from_reg;
  input sig_set_push2wsc;
  input [16:0]in;
  input sig_reset_reg;
  input sig_init_reg2;

  wire [2:0]D;
  wire [0:0]E;
  wire [0:0]\GEN_ENABLE_INDET_BTT.sig_coelsc_interr_reg_reg ;
  wire \GEN_ENABLE_INDET_BTT.sig_coelsc_reg_empty_reg ;
  wire \INFERRED_GEN.cnt_i_reg[1] ;
  wire [0:0]Q;
  wire [16:0]in;
  wire m_axi_s2mm_aclk;
  wire [16:0]out;
  wire p_4_out;
  wire sel;
  wire sig_cmd_stat_rst_user_reg_n_cdc_from_reg;
  wire sig_coelsc_reg_empty;
  wire sig_data2wsc_valid;
  wire sig_inhibit_rdy_n;
  wire sig_inhibit_rdy_n_i_1_n_0;
  wire sig_init_done;
  wire sig_init_done_i_1_n_0;
  wire sig_init_reg2;
  wire sig_push_coelsc_reg;
  wire sig_push_to_wsc_reg;
  wire sig_reset_reg;
  wire sig_set_push2wsc;
  wire sig_stream_rst;
  wire [3:0]\sig_wdc_statcnt_reg[3] ;

  design_1_axi_dma_0_0_srl_fifo_f__parameterized6 \USE_SRL_FIFO.I_SYNC_FIFO 
       (.D(D),
        .E(E),
        .\GEN_ENABLE_INDET_BTT.sig_coelsc_eop_reg (sel),
        .\GEN_ENABLE_INDET_BTT.sig_coelsc_interr_reg_reg (\GEN_ENABLE_INDET_BTT.sig_coelsc_interr_reg_reg ),
        .\GEN_ENABLE_INDET_BTT.sig_coelsc_reg_empty_reg (\GEN_ENABLE_INDET_BTT.sig_coelsc_reg_empty_reg ),
        .\GEN_ENABLE_INDET_BTT.sig_coelsc_reg_full_reg (sig_push_coelsc_reg),
        .\INFERRED_GEN.cnt_i_reg[1] (\INFERRED_GEN.cnt_i_reg[1] ),
        .Q(Q),
        .in(in),
        .m_axi_s2mm_aclk(m_axi_s2mm_aclk),
        .out(out),
        .p_4_out(p_4_out),
        .sig_cmd_stat_rst_user_reg_n_cdc_from_reg(sig_cmd_stat_rst_user_reg_n_cdc_from_reg),
        .sig_coelsc_reg_empty(sig_coelsc_reg_empty),
        .sig_data2wsc_valid(sig_data2wsc_valid),
        .sig_inhibit_rdy_n(sig_inhibit_rdy_n),
        .sig_push_to_wsc_reg(sig_push_to_wsc_reg),
        .sig_set_push2wsc(sig_set_push2wsc),
        .sig_stream_rst(sig_stream_rst),
        .\sig_wdc_statcnt_reg[3] (\sig_wdc_statcnt_reg[3] ));
  LUT2 #(
    .INIT(4'hE)) 
    sig_inhibit_rdy_n_i_1
       (.I0(sig_init_done),
        .I1(sig_inhibit_rdy_n),
        .O(sig_inhibit_rdy_n_i_1_n_0));
  FDRE #(
    .INIT(1'b0)) 
    sig_inhibit_rdy_n_reg
       (.C(m_axi_s2mm_aclk),
        .CE(1'b1),
        .D(sig_inhibit_rdy_n_i_1_n_0),
        .Q(sig_inhibit_rdy_n),
        .R(sig_stream_rst));
  LUT4 #(
    .INIT(16'h0080)) 
    sig_init_done_i_1
       (.I0(sig_reset_reg),
        .I1(sig_init_reg2),
        .I2(sig_cmd_stat_rst_user_reg_n_cdc_from_reg),
        .I3(sig_init_done),
        .O(sig_init_done_i_1_n_0));
  FDRE #(
    .INIT(1'b0)) 
    sig_init_done_reg
       (.C(m_axi_s2mm_aclk),
        .CE(1'b1),
        .D(sig_init_done_i_1_n_0),
        .Q(sig_init_done),
        .R(1'b0));
endmodule

(* ORIG_REF_NAME = "axi_datamover_fifo" *) 
module design_1_axi_dma_0_0_axi_datamover_fifo__parameterized7
   (\INFERRED_GEN.cnt_i_reg[0] ,
    Q,
    \INFERRED_GEN.cnt_i_reg[0]_0 ,
    out,
    sig_sm_pop_cmd_fifo_ns,
    sig_sm_ld_dre_cmd_ns,
    D,
    sig_stream_rst,
    m_axi_s2mm_aclk,
    sig_sm_pop_cmd_fifo,
    p_9_out,
    sig_need_cmd_flush,
    p_7_out,
    in,
    sig_reset_reg,
    sig_init_reg2,
    sig_cmd_stat_rst_user_reg_n_cdc_from_reg,
    \FSM_sequential_sig_cmdcntl_sm_state_reg[0] ,
    \FSM_sequential_sig_cmdcntl_sm_state_reg[2] ,
    sig_cmd_empty_reg);
  output \INFERRED_GEN.cnt_i_reg[0] ;
  output [0:0]Q;
  output \INFERRED_GEN.cnt_i_reg[0]_0 ;
  output [14:0]out;
  output sig_sm_pop_cmd_fifo_ns;
  output sig_sm_ld_dre_cmd_ns;
  output [2:0]D;
  input sig_stream_rst;
  input m_axi_s2mm_aclk;
  input sig_sm_pop_cmd_fifo;
  input p_9_out;
  input sig_need_cmd_flush;
  input p_7_out;
  input [15:0]in;
  input sig_reset_reg;
  input sig_init_reg2;
  input sig_cmd_stat_rst_user_reg_n_cdc_from_reg;
  input \FSM_sequential_sig_cmdcntl_sm_state_reg[0] ;
  input [2:0]\FSM_sequential_sig_cmdcntl_sm_state_reg[2] ;
  input sig_cmd_empty_reg;

  wire [2:0]D;
  wire \FSM_sequential_sig_cmdcntl_sm_state_reg[0] ;
  wire [2:0]\FSM_sequential_sig_cmdcntl_sm_state_reg[2] ;
  wire \INFERRED_GEN.cnt_i_reg[0] ;
  wire \INFERRED_GEN.cnt_i_reg[0]_0 ;
  wire [0:0]Q;
  wire [15:0]in;
  wire m_axi_s2mm_aclk;
  wire [14:0]out;
  wire p_7_out;
  wire p_9_out;
  wire sig_cmd_empty_reg;
  wire sig_cmd_stat_rst_user_reg_n_cdc_from_reg;
  wire sig_inhibit_rdy_n_i_1_n_0;
  wire sig_init_done;
  wire sig_init_done_i_1_n_0;
  wire sig_init_reg2;
  wire sig_need_cmd_flush;
  wire sig_reset_reg;
  wire sig_sm_ld_dre_cmd_ns;
  wire sig_sm_pop_cmd_fifo;
  wire sig_sm_pop_cmd_fifo_ns;
  wire sig_stream_rst;

  design_1_axi_dma_0_0_srl_fifo_f__parameterized7 \USE_SRL_FIFO.I_SYNC_FIFO 
       (.D(D),
        .\FSM_sequential_sig_cmdcntl_sm_state_reg[0] (\FSM_sequential_sig_cmdcntl_sm_state_reg[0] ),
        .\FSM_sequential_sig_cmdcntl_sm_state_reg[2] (\FSM_sequential_sig_cmdcntl_sm_state_reg[2] ),
        .\INFERRED_GEN.cnt_i_reg[0] (\INFERRED_GEN.cnt_i_reg[0] ),
        .Q(Q),
        .in(in),
        .m_axi_s2mm_aclk(m_axi_s2mm_aclk),
        .out(out),
        .p_7_out(p_7_out),
        .p_9_out(p_9_out),
        .sig_cmd_empty_reg(sig_cmd_empty_reg),
        .sig_inhibit_rdy_n_reg(\INFERRED_GEN.cnt_i_reg[0]_0 ),
        .sig_need_cmd_flush(sig_need_cmd_flush),
        .sig_sm_ld_dre_cmd_ns(sig_sm_ld_dre_cmd_ns),
        .sig_sm_pop_cmd_fifo(sig_sm_pop_cmd_fifo),
        .sig_sm_pop_cmd_fifo_ns(sig_sm_pop_cmd_fifo_ns),
        .sig_stream_rst(sig_stream_rst));
  LUT2 #(
    .INIT(4'hE)) 
    sig_inhibit_rdy_n_i_1
       (.I0(sig_init_done),
        .I1(\INFERRED_GEN.cnt_i_reg[0]_0 ),
        .O(sig_inhibit_rdy_n_i_1_n_0));
  FDRE #(
    .INIT(1'b0)) 
    sig_inhibit_rdy_n_reg
       (.C(m_axi_s2mm_aclk),
        .CE(1'b1),
        .D(sig_inhibit_rdy_n_i_1_n_0),
        .Q(\INFERRED_GEN.cnt_i_reg[0]_0 ),
        .R(sig_stream_rst));
  LUT4 #(
    .INIT(16'h0080)) 
    sig_init_done_i_1
       (.I0(sig_reset_reg),
        .I1(sig_init_reg2),
        .I2(sig_cmd_stat_rst_user_reg_n_cdc_from_reg),
        .I3(sig_init_done),
        .O(sig_init_done_i_1_n_0));
  FDRE #(
    .INIT(1'b0)) 
    sig_init_done_reg
       (.C(m_axi_s2mm_aclk),
        .CE(1'b1),
        .D(sig_init_done_i_1_n_0),
        .Q(sig_init_done),
        .R(1'b0));
endmodule

(* ORIG_REF_NAME = "axi_datamover_fifo" *) 
module design_1_axi_dma_0_0_axi_datamover_fifo__parameterized8
   (\INFERRED_GEN.cnt_i_reg[1] ,
    SS,
    Q,
    sig_inhibit_rdy_n,
    DIBDI,
    out,
    lvar_num_set,
    sig_cmd_full_reg,
    sig_cmd_full_reg_0,
    sig_cmd_empty_reg,
    m_axi_s2mm_aclk,
    sig_stream_rst,
    sig_eop_sent_reg,
    sig_m_valid_out_reg,
    slice_insert_valid,
    sig_eop_halt_xfer,
    sig_m_valid_out_reg_0,
    lsig_strm_eop_asserted6_out,
    \sig_strb_reg_out_reg[3] ,
    sig_cmd_full,
    sig_sm_ld_dre_cmd,
    p_7_out,
    sig_cmd_stat_rst_user_reg_n_cdc_from_reg,
    sig_ibtt2dre_tready,
    \storage_data_reg[8] );
  output \INFERRED_GEN.cnt_i_reg[1] ;
  output [0:0]SS;
  output [0:0]Q;
  output sig_inhibit_rdy_n;
  output [4:0]DIBDI;
  output [6:0]out;
  output [0:0]lvar_num_set;
  output sig_cmd_full_reg;
  output sig_cmd_full_reg_0;
  output sig_cmd_empty_reg;
  input m_axi_s2mm_aclk;
  input sig_stream_rst;
  input sig_eop_sent_reg;
  input sig_m_valid_out_reg;
  input slice_insert_valid;
  input sig_eop_halt_xfer;
  input sig_m_valid_out_reg_0;
  input lsig_strm_eop_asserted6_out;
  input [3:0]\sig_strb_reg_out_reg[3] ;
  input sig_cmd_full;
  input sig_sm_ld_dre_cmd;
  input p_7_out;
  input sig_cmd_stat_rst_user_reg_n_cdc_from_reg;
  input sig_ibtt2dre_tready;
  input [7:0]\storage_data_reg[8] ;

  wire [4:0]DIBDI;
  wire \INFERRED_GEN.cnt_i_reg[1] ;
  wire [0:0]Q;
  wire [0:0]SS;
  wire lsig_strm_eop_asserted6_out;
  wire [0:0]lvar_num_set;
  wire m_axi_s2mm_aclk;
  wire [6:0]out;
  wire p_7_out;
  wire sig_cmd_empty_reg;
  wire sig_cmd_full;
  wire sig_cmd_full_reg;
  wire sig_cmd_full_reg_0;
  wire sig_cmd_stat_rst_user_reg_n_cdc_from_reg;
  wire sig_eop_halt_xfer;
  wire sig_eop_sent_reg;
  wire sig_ibtt2dre_tready;
  wire sig_inhibit_rdy_n;
  wire sig_inhibit_rdy_n_i_1_n_0;
  wire sig_init_done;
  wire sig_init_done_i_1_n_0;
  wire sig_init_reg;
  wire sig_init_reg2;
  wire sig_m_valid_out_reg;
  wire sig_m_valid_out_reg_0;
  wire sig_sm_ld_dre_cmd;
  wire [3:0]\sig_strb_reg_out_reg[3] ;
  wire sig_stream_rst;
  wire slice_insert_valid;
  wire [7:0]\storage_data_reg[8] ;

  design_1_axi_dma_0_0_srl_fifo_f__parameterized8 \USE_SRL_FIFO.I_SYNC_FIFO 
       (.DIBDI(DIBDI),
        .\INFERRED_GEN.cnt_i_reg[1] (\INFERRED_GEN.cnt_i_reg[1] ),
        .\INFERRED_GEN.cnt_i_reg[4] (SS),
        .Q(Q),
        .lsig_strm_eop_asserted6_out(lsig_strm_eop_asserted6_out),
        .lvar_num_set(lvar_num_set),
        .m_axi_s2mm_aclk(m_axi_s2mm_aclk),
        .out(out),
        .p_7_out(p_7_out),
        .sig_cmd_empty_reg(sig_cmd_empty_reg),
        .sig_cmd_full(sig_cmd_full),
        .sig_cmd_full_reg(sig_cmd_full_reg),
        .sig_cmd_full_reg_0(sig_cmd_full_reg_0),
        .sig_cmd_stat_rst_user_reg_n_cdc_from_reg(sig_cmd_stat_rst_user_reg_n_cdc_from_reg),
        .sig_eop_halt_xfer(sig_eop_halt_xfer),
        .sig_eop_sent_reg(sig_eop_sent_reg),
        .sig_ibtt2dre_tready(sig_ibtt2dre_tready),
        .sig_inhibit_rdy_n_reg(sig_inhibit_rdy_n),
        .sig_m_valid_out_reg(sig_m_valid_out_reg),
        .sig_m_valid_out_reg_0(sig_m_valid_out_reg_0),
        .sig_sm_ld_dre_cmd(sig_sm_ld_dre_cmd),
        .\sig_strb_reg_out_reg[3] (\sig_strb_reg_out_reg[3] ),
        .slice_insert_valid(slice_insert_valid),
        .\storage_data_reg[8] (\storage_data_reg[8] ));
  LUT2 #(
    .INIT(4'hE)) 
    sig_inhibit_rdy_n_i_1
       (.I0(sig_init_done),
        .I1(sig_inhibit_rdy_n),
        .O(sig_inhibit_rdy_n_i_1_n_0));
  FDRE #(
    .INIT(1'b0)) 
    sig_inhibit_rdy_n_reg
       (.C(m_axi_s2mm_aclk),
        .CE(1'b1),
        .D(sig_inhibit_rdy_n_i_1_n_0),
        .Q(sig_inhibit_rdy_n),
        .R(SS));
  LUT5 #(
    .INIT(32'h00080000)) 
    sig_init_done_i_1
       (.I0(sig_init_reg),
        .I1(sig_init_reg2),
        .I2(sig_init_done),
        .I3(sig_eop_sent_reg),
        .I4(sig_cmd_stat_rst_user_reg_n_cdc_from_reg),
        .O(sig_init_done_i_1_n_0));
  FDRE #(
    .INIT(1'b0)) 
    sig_init_done_reg
       (.C(m_axi_s2mm_aclk),
        .CE(1'b1),
        .D(sig_init_done_i_1_n_0),
        .Q(sig_init_done),
        .R(1'b0));
  FDSE #(
    .INIT(1'b0)) 
    sig_init_reg2_reg
       (.C(m_axi_s2mm_aclk),
        .CE(1'b1),
        .D(sig_init_reg),
        .Q(sig_init_reg2),
        .S(SS));
  FDSE #(
    .INIT(1'b0)) 
    sig_init_reg_reg
       (.C(m_axi_s2mm_aclk),
        .CE(1'b1),
        .D(sig_eop_sent_reg),
        .Q(sig_init_reg),
        .S(sig_stream_rst));
endmodule

(* ORIG_REF_NAME = "axi_datamover_fifo" *) 
module design_1_axi_dma_0_0_axi_datamover_fifo__parameterized9
   (\INFERRED_GEN.cnt_i_reg[0] ,
    sig_push_dqual_reg,
    \INFERRED_GEN.cnt_i_reg[0]_0 ,
    E,
    sig_good_mmap_dbeat12_out__0,
    D,
    out,
    sig_dqual_reg_empty_reg,
    sig_clr_cmd2data_valid5_out__0,
    \sig_next_strt_strb_reg_reg[2] ,
    sig_first_dbeat_reg,
    sig_ld_new_cmd_reg_reg,
    sig_single_dbeat_reg,
    sig_last_dbeat_reg,
    sig_next_calc_error_reg_reg,
    sig_stream_rst,
    m_axi_s2mm_aclk,
    p_11_out,
    sig_dbeat_cntr_eq_0,
    Q,
    \sig_dbeat_cntr_reg[2] ,
    sig_next_sequential_reg,
    sig_last_dbeat_reg_0,
    sig_dqual_reg_empty,
    sig_next_calc_error_reg,
    sig_dqual_reg_full,
    sig_data2addr_stop_req,
    sig_m_valid_out_reg,
    sig_s_ready_out_reg,
    sig_wdc_status_going_full,
    sig_stat2wsc_status_ready,
    sig_wsc2stat_status_valid,
    sig_addr_posted_cntr,
    sig_halt_reg_dly3_reg,
    sig_last_mmap_dbeat_reg,
    sig_posted_to_axi_reg,
    sig_first_dbeat_reg_0,
    sig_cmd_stat_rst_user_reg_n_cdc_from_reg,
    sig_single_dbeat,
    sig_ld_new_cmd_reg,
    sig_single_dbeat_reg_0,
    sig_first_dbeat1__0,
    sig_data2skid_wlast,
    \sig_dbeat_cntr_reg[3] ,
    \sig_dbeat_cntr_reg[4] ,
    sig_xfer_calc_err_reg_reg,
    sig_reset_reg,
    sig_init_reg2);
  output \INFERRED_GEN.cnt_i_reg[0] ;
  output sig_push_dqual_reg;
  output \INFERRED_GEN.cnt_i_reg[0]_0 ;
  output [0:0]E;
  output sig_good_mmap_dbeat12_out__0;
  output [7:0]D;
  output [2:0]out;
  output sig_dqual_reg_empty_reg;
  output sig_clr_cmd2data_valid5_out__0;
  output [2:0]\sig_next_strt_strb_reg_reg[2] ;
  output sig_first_dbeat_reg;
  output sig_ld_new_cmd_reg_reg;
  output sig_single_dbeat_reg;
  output sig_last_dbeat_reg;
  output sig_next_calc_error_reg_reg;
  input sig_stream_rst;
  input m_axi_s2mm_aclk;
  input p_11_out;
  input sig_dbeat_cntr_eq_0;
  input [7:0]Q;
  input \sig_dbeat_cntr_reg[2] ;
  input sig_next_sequential_reg;
  input sig_last_dbeat_reg_0;
  input sig_dqual_reg_empty;
  input sig_next_calc_error_reg;
  input sig_dqual_reg_full;
  input sig_data2addr_stop_req;
  input sig_m_valid_out_reg;
  input sig_s_ready_out_reg;
  input sig_wdc_status_going_full;
  input sig_stat2wsc_status_ready;
  input sig_wsc2stat_status_valid;
  input [2:0]sig_addr_posted_cntr;
  input sig_halt_reg_dly3_reg;
  input sig_last_mmap_dbeat_reg;
  input sig_posted_to_axi_reg;
  input sig_first_dbeat_reg_0;
  input sig_cmd_stat_rst_user_reg_n_cdc_from_reg;
  input sig_single_dbeat;
  input sig_ld_new_cmd_reg;
  input sig_single_dbeat_reg_0;
  input sig_first_dbeat1__0;
  input sig_data2skid_wlast;
  input \sig_dbeat_cntr_reg[3] ;
  input \sig_dbeat_cntr_reg[4] ;
  input [9:0]sig_xfer_calc_err_reg_reg;
  input sig_reset_reg;
  input sig_init_reg2;

  wire [7:0]D;
  wire [0:0]E;
  wire \INFERRED_GEN.cnt_i_reg[0] ;
  wire \INFERRED_GEN.cnt_i_reg[0]_0 ;
  wire [7:0]Q;
  wire m_axi_s2mm_aclk;
  wire [2:0]out;
  wire p_11_out;
  wire [2:0]sig_addr_posted_cntr;
  wire sig_clr_cmd2data_valid5_out__0;
  wire sig_cmd_stat_rst_user_reg_n_cdc_from_reg;
  wire sig_data2addr_stop_req;
  wire sig_data2skid_wlast;
  wire sig_dbeat_cntr_eq_0;
  wire \sig_dbeat_cntr_reg[2] ;
  wire \sig_dbeat_cntr_reg[3] ;
  wire \sig_dbeat_cntr_reg[4] ;
  wire sig_dqual_reg_empty;
  wire sig_dqual_reg_empty_reg;
  wire sig_dqual_reg_full;
  wire sig_first_dbeat1__0;
  wire sig_first_dbeat_reg;
  wire sig_first_dbeat_reg_0;
  wire sig_good_mmap_dbeat12_out__0;
  wire sig_halt_reg_dly3_reg;
  wire sig_inhibit_rdy_n_i_1_n_0;
  wire sig_init_done;
  wire sig_init_done_i_1_n_0;
  wire sig_init_reg2;
  wire sig_last_dbeat_reg;
  wire sig_last_dbeat_reg_0;
  wire sig_last_mmap_dbeat_reg;
  wire sig_ld_new_cmd_reg;
  wire sig_ld_new_cmd_reg_reg;
  wire sig_m_valid_out_reg;
  wire sig_next_calc_error_reg;
  wire sig_next_calc_error_reg_reg;
  wire sig_next_sequential_reg;
  wire [2:0]\sig_next_strt_strb_reg_reg[2] ;
  wire sig_posted_to_axi_reg;
  wire sig_push_dqual_reg;
  wire sig_reset_reg;
  wire sig_s_ready_out_reg;
  wire sig_single_dbeat;
  wire sig_single_dbeat_reg;
  wire sig_single_dbeat_reg_0;
  wire sig_stat2wsc_status_ready;
  wire sig_stream_rst;
  wire sig_wdc_status_going_full;
  wire sig_wsc2stat_status_valid;
  wire [9:0]sig_xfer_calc_err_reg_reg;

  design_1_axi_dma_0_0_srl_fifo_f__parameterized9 \USE_SRL_FIFO.I_SYNC_FIFO 
       (.D(D),
        .E(E),
        .\INFERRED_GEN.cnt_i_reg[0] (\INFERRED_GEN.cnt_i_reg[0] ),
        .Q(Q),
        .m_axi_s2mm_aclk(m_axi_s2mm_aclk),
        .out(out),
        .p_11_out(p_11_out),
        .sig_addr_posted_cntr(sig_addr_posted_cntr),
        .sig_clr_cmd2data_valid5_out__0(sig_clr_cmd2data_valid5_out__0),
        .sig_cmd_stat_rst_user_reg_n_cdc_from_reg(sig_cmd_stat_rst_user_reg_n_cdc_from_reg),
        .sig_data2addr_stop_req(sig_data2addr_stop_req),
        .sig_data2skid_wlast(sig_data2skid_wlast),
        .sig_dbeat_cntr_eq_0(sig_dbeat_cntr_eq_0),
        .\sig_dbeat_cntr_reg[2] (\sig_dbeat_cntr_reg[2] ),
        .\sig_dbeat_cntr_reg[3] (\sig_dbeat_cntr_reg[3] ),
        .\sig_dbeat_cntr_reg[4] (\sig_dbeat_cntr_reg[4] ),
        .sig_dqual_reg_empty(sig_dqual_reg_empty),
        .sig_dqual_reg_empty_reg(sig_push_dqual_reg),
        .sig_dqual_reg_empty_reg_0(sig_good_mmap_dbeat12_out__0),
        .sig_dqual_reg_empty_reg_1(sig_dqual_reg_empty_reg),
        .sig_dqual_reg_full(sig_dqual_reg_full),
        .sig_first_dbeat1__0(sig_first_dbeat1__0),
        .sig_first_dbeat_reg(sig_first_dbeat_reg),
        .sig_first_dbeat_reg_0(sig_first_dbeat_reg_0),
        .sig_halt_reg_dly3_reg(sig_halt_reg_dly3_reg),
        .sig_inhibit_rdy_n_reg(\INFERRED_GEN.cnt_i_reg[0]_0 ),
        .sig_last_dbeat_reg(sig_last_dbeat_reg),
        .sig_last_dbeat_reg_0(sig_last_dbeat_reg_0),
        .sig_last_mmap_dbeat_reg(sig_last_mmap_dbeat_reg),
        .sig_ld_new_cmd_reg(sig_ld_new_cmd_reg),
        .sig_ld_new_cmd_reg_reg(sig_ld_new_cmd_reg_reg),
        .sig_m_valid_out_reg(sig_m_valid_out_reg),
        .sig_next_calc_error_reg(sig_next_calc_error_reg),
        .sig_next_calc_error_reg_reg(sig_next_calc_error_reg_reg),
        .sig_next_sequential_reg(sig_next_sequential_reg),
        .\sig_next_strt_strb_reg_reg[2] (\sig_next_strt_strb_reg_reg[2] ),
        .sig_posted_to_axi_reg(sig_posted_to_axi_reg),
        .sig_s_ready_out_reg(sig_s_ready_out_reg),
        .sig_single_dbeat(sig_single_dbeat),
        .sig_single_dbeat_reg(sig_single_dbeat_reg),
        .sig_single_dbeat_reg_0(sig_single_dbeat_reg_0),
        .sig_stat2wsc_status_ready(sig_stat2wsc_status_ready),
        .sig_stream_rst(sig_stream_rst),
        .sig_wdc_status_going_full(sig_wdc_status_going_full),
        .sig_wsc2stat_status_valid(sig_wsc2stat_status_valid),
        .sig_xfer_calc_err_reg_reg(sig_xfer_calc_err_reg_reg));
  LUT2 #(
    .INIT(4'hE)) 
    sig_inhibit_rdy_n_i_1
       (.I0(sig_init_done),
        .I1(\INFERRED_GEN.cnt_i_reg[0]_0 ),
        .O(sig_inhibit_rdy_n_i_1_n_0));
  FDRE #(
    .INIT(1'b0)) 
    sig_inhibit_rdy_n_reg
       (.C(m_axi_s2mm_aclk),
        .CE(1'b1),
        .D(sig_inhibit_rdy_n_i_1_n_0),
        .Q(\INFERRED_GEN.cnt_i_reg[0]_0 ),
        .R(sig_stream_rst));
  LUT4 #(
    .INIT(16'h0080)) 
    sig_init_done_i_1
       (.I0(sig_reset_reg),
        .I1(sig_init_reg2),
        .I2(sig_cmd_stat_rst_user_reg_n_cdc_from_reg),
        .I3(sig_init_done),
        .O(sig_init_done_i_1_n_0));
  FDRE #(
    .INIT(1'b0)) 
    sig_init_done_reg
       (.C(m_axi_s2mm_aclk),
        .CE(1'b1),
        .D(sig_init_done_i_1_n_0),
        .Q(sig_init_done),
        .R(1'b0));
endmodule

(* ORIG_REF_NAME = "axi_datamover_ibttcc" *) 
module design_1_axi_dma_0_0_axi_datamover_ibttcc
   (sig_reset_reg,
    sig_csm_pop_child_cmd,
    in,
    sig_next_cmd_cmplt_reg_reg,
    sig_child_qual_error_reg,
    p_32_out,
    p_9_out,
    sig_psm_halt,
    sig_input_reg_empty,
    sig_sm_pop_cmd_fifo_reg,
    \sig_xfer_addr_reg_reg[1]_0 ,
    sig_child_qual_first_of_2,
    p_11_out,
    p_22_out,
    \sig_child_addr_cntr_lsh_reg[7]_0 ,
    S,
    sig_stream_rst,
    m_axi_s2mm_aclk,
    Q,
    sig_xfer_cmd_cmplt_reg0,
    \gpr1.dout_i_reg[8] ,
    O,
    \gpr1.dout_i_reg[6] ,
    sig_cmd2mstr_cmd_valid,
    sig_clr_cmd2addr_valid4_out__0,
    sig_clr_cmd2data_valid5_out__0,
    sig_inhibit_rdy_n,
    FIFO_Full_reg,
    CO,
    \gpr1.dout_i_reg[7] ,
    sig_btt_is_zero,
    sig_csm_state_ns1,
    sig_sf2pcc_xfer_valid,
    D,
    FIFO_Full_reg_0,
    sig_inhibit_rdy_n_0,
    FIFO_Full_reg_1,
    sig_inhibit_rdy_n_1);
  output sig_reset_reg;
  output sig_csm_pop_child_cmd;
  output [38:0]in;
  output [1:0]sig_next_cmd_cmplt_reg_reg;
  output sig_child_qual_error_reg;
  output p_32_out;
  output p_9_out;
  output sig_psm_halt;
  output sig_input_reg_empty;
  output [15:0]sig_sm_pop_cmd_fifo_reg;
  output [1:0]\sig_xfer_addr_reg_reg[1]_0 ;
  output sig_child_qual_first_of_2;
  output p_11_out;
  output p_22_out;
  output [3:0]\sig_child_addr_cntr_lsh_reg[7]_0 ;
  output [3:0]S;
  input sig_stream_rst;
  input m_axi_s2mm_aclk;
  input [46:0]Q;
  input sig_xfer_cmd_cmplt_reg0;
  input \gpr1.dout_i_reg[8] ;
  input [3:0]O;
  input [3:0]\gpr1.dout_i_reg[6] ;
  input sig_cmd2mstr_cmd_valid;
  input sig_clr_cmd2addr_valid4_out__0;
  input sig_clr_cmd2data_valid5_out__0;
  input sig_inhibit_rdy_n;
  input FIFO_Full_reg;
  input [0:0]CO;
  input [7:0]\gpr1.dout_i_reg[7] ;
  input sig_btt_is_zero;
  input sig_csm_state_ns1;
  input sig_sf2pcc_xfer_valid;
  input [4:0]D;
  input FIFO_Full_reg_0;
  input sig_inhibit_rdy_n_0;
  input FIFO_Full_reg_1;
  input sig_inhibit_rdy_n_1;

  wire [0:0]CO;
  wire [4:0]D;
  wire FIFO_Full_reg;
  wire FIFO_Full_reg_0;
  wire FIFO_Full_reg_1;
  wire \FSM_sequential_sig_csm_state[0]_i_2_n_0 ;
  wire \FSM_sequential_sig_csm_state[0]_i_3_n_0 ;
  wire \FSM_sequential_sig_csm_state[1]_i_1_n_0 ;
  wire \FSM_sequential_sig_csm_state[2]_i_1_n_0 ;
  wire \FSM_sequential_sig_csm_state_reg[0]_i_1_n_0 ;
  wire \FSM_sequential_sig_psm_state[0]_i_1_n_0 ;
  wire \FSM_sequential_sig_psm_state[0]_i_2_n_0 ;
  wire \FSM_sequential_sig_psm_state[1]_i_1_n_0 ;
  wire \FSM_sequential_sig_psm_state[2]_i_1_n_0 ;
  wire \FSM_sequential_sig_psm_state[2]_i_3_n_0 ;
  wire \FSM_sequential_sig_psm_state[2]_i_4_n_0 ;
  wire \FSM_sequential_sig_psm_state[2]_i_5_n_0 ;
  wire [3:0]O;
  wire [46:0]Q;
  wire [3:0]S;
  wire [15:0]data;
  wire [3:0]\gpr1.dout_i_reg[6] ;
  wire [7:0]\gpr1.dout_i_reg[7] ;
  wire \gpr1.dout_i_reg[8] ;
  wire [38:0]in;
  wire m_axi_s2mm_aclk;
  wire p_10_out;
  wire p_11_out;
  wire p_1_in;
  wire p_22_out;
  wire p_32_out;
  wire p_9_out;
  wire sig_addr_aligned__4;
  wire [13:0]sig_btt_cntr0;
  wire sig_btt_cntr0_carry__0_i_1_n_0;
  wire sig_btt_cntr0_carry__0_i_2_n_0;
  wire sig_btt_cntr0_carry__0_i_3_n_0;
  wire sig_btt_cntr0_carry__0_i_4_n_0;
  wire sig_btt_cntr0_carry__0_n_0;
  wire sig_btt_cntr0_carry__0_n_1;
  wire sig_btt_cntr0_carry__0_n_2;
  wire sig_btt_cntr0_carry__0_n_3;
  wire sig_btt_cntr0_carry__1_i_1_n_0;
  wire sig_btt_cntr0_carry__1_i_2_n_0;
  wire sig_btt_cntr0_carry__1_i_3_n_0;
  wire sig_btt_cntr0_carry__1_i_4_n_0;
  wire sig_btt_cntr0_carry__1_n_0;
  wire sig_btt_cntr0_carry__1_n_1;
  wire sig_btt_cntr0_carry__1_n_2;
  wire sig_btt_cntr0_carry__1_n_3;
  wire sig_btt_cntr0_carry__2_i_1_n_0;
  wire sig_btt_cntr0_carry__2_i_2_n_0;
  wire sig_btt_cntr0_carry__2_n_3;
  wire sig_btt_cntr0_carry_i_1_n_0;
  wire sig_btt_cntr0_carry_i_2_n_0;
  wire sig_btt_cntr0_carry_i_3_n_0;
  wire sig_btt_cntr0_carry_i_4_n_0;
  wire sig_btt_cntr0_carry_n_0;
  wire sig_btt_cntr0_carry_n_1;
  wire sig_btt_cntr0_carry_n_2;
  wire sig_btt_cntr0_carry_n_3;
  wire \sig_btt_cntr[0]_i_1_n_0 ;
  wire \sig_btt_cntr[10]_i_1_n_0 ;
  wire \sig_btt_cntr[11]_i_1_n_0 ;
  wire \sig_btt_cntr[12]_i_1_n_0 ;
  wire \sig_btt_cntr[13]_i_1_n_0 ;
  wire \sig_btt_cntr[13]_i_2_n_0 ;
  wire \sig_btt_cntr[1]_i_1_n_0 ;
  wire \sig_btt_cntr[2]_i_1_n_0 ;
  wire \sig_btt_cntr[3]_i_1_n_0 ;
  wire \sig_btt_cntr[4]_i_1_n_0 ;
  wire \sig_btt_cntr[5]_i_1_n_0 ;
  wire \sig_btt_cntr[6]_i_1_n_0 ;
  wire \sig_btt_cntr[7]_i_1_n_0 ;
  wire \sig_btt_cntr[8]_i_1_n_0 ;
  wire \sig_btt_cntr[9]_i_1_n_0 ;
  wire \sig_btt_cntr_reg_n_0_[10] ;
  wire \sig_btt_cntr_reg_n_0_[11] ;
  wire \sig_btt_cntr_reg_n_0_[12] ;
  wire \sig_btt_cntr_reg_n_0_[13] ;
  wire \sig_btt_cntr_reg_n_0_[7] ;
  wire \sig_btt_cntr_reg_n_0_[8] ;
  wire \sig_btt_cntr_reg_n_0_[9] ;
  wire sig_btt_eq_b2mbaa2;
  wire sig_btt_eq_b2mbaa2_carry_i_1_n_0;
  wire sig_btt_eq_b2mbaa2_carry_i_2_n_0;
  wire sig_btt_eq_b2mbaa2_carry_i_3_n_0;
  wire sig_btt_eq_b2mbaa2_carry_n_2;
  wire sig_btt_eq_b2mbaa2_carry_n_3;
  wire sig_btt_is_zero;
  wire sig_btt_lt_b2mbaa2;
  wire sig_btt_lt_b2mbaa2_carry_i_1_n_0;
  wire sig_btt_lt_b2mbaa2_carry_i_2_n_0;
  wire sig_btt_lt_b2mbaa2_carry_i_3_n_0;
  wire sig_btt_lt_b2mbaa2_carry_i_4_n_0;
  wire sig_btt_lt_b2mbaa2_carry_i_5_n_0;
  wire sig_btt_lt_b2mbaa2_carry_i_6_n_0;
  wire sig_btt_lt_b2mbaa2_carry_i_7_n_0;
  wire sig_btt_lt_b2mbaa2_carry_i_8_n_0;
  wire sig_btt_lt_b2mbaa2_carry_n_1;
  wire sig_btt_lt_b2mbaa2_carry_n_2;
  wire sig_btt_lt_b2mbaa2_carry_n_3;
  wire [6:0]sig_btt_residue_slice;
  wire [5:2]sig_bytes_to_mbaa;
  wire [6:6]sig_bytes_to_mbaa__0;
  wire sig_calc_error_reg_i_1__0_n_0;
  wire \sig_child_addr_cntr_lsh[0]_i_1_n_0 ;
  wire \sig_child_addr_cntr_lsh[12]_i_2_n_0 ;
  wire \sig_child_addr_cntr_lsh[12]_i_3_n_0 ;
  wire \sig_child_addr_cntr_lsh[12]_i_4_n_0 ;
  wire \sig_child_addr_cntr_lsh[12]_i_5_n_0 ;
  wire \sig_child_addr_cntr_lsh[8]_i_2_n_0 ;
  wire \sig_child_addr_cntr_lsh[8]_i_3_n_0 ;
  wire \sig_child_addr_cntr_lsh[8]_i_4_n_0 ;
  wire \sig_child_addr_cntr_lsh[8]_i_5_n_0 ;
  wire [14:2]sig_child_addr_cntr_lsh_reg;
  wire \sig_child_addr_cntr_lsh_reg[12]_i_1_n_1 ;
  wire \sig_child_addr_cntr_lsh_reg[12]_i_1_n_2 ;
  wire \sig_child_addr_cntr_lsh_reg[12]_i_1_n_3 ;
  wire \sig_child_addr_cntr_lsh_reg[12]_i_1_n_4 ;
  wire \sig_child_addr_cntr_lsh_reg[12]_i_1_n_5 ;
  wire \sig_child_addr_cntr_lsh_reg[12]_i_1_n_6 ;
  wire \sig_child_addr_cntr_lsh_reg[12]_i_1_n_7 ;
  wire [3:0]\sig_child_addr_cntr_lsh_reg[7]_0 ;
  wire \sig_child_addr_cntr_lsh_reg[8]_i_1_n_0 ;
  wire \sig_child_addr_cntr_lsh_reg[8]_i_1_n_1 ;
  wire \sig_child_addr_cntr_lsh_reg[8]_i_1_n_2 ;
  wire \sig_child_addr_cntr_lsh_reg[8]_i_1_n_3 ;
  wire \sig_child_addr_cntr_lsh_reg[8]_i_1_n_4 ;
  wire \sig_child_addr_cntr_lsh_reg[8]_i_1_n_5 ;
  wire \sig_child_addr_cntr_lsh_reg[8]_i_1_n_6 ;
  wire \sig_child_addr_cntr_lsh_reg[8]_i_1_n_7 ;
  wire \sig_child_addr_cntr_msh[0]_i_1_n_0 ;
  wire \sig_child_addr_cntr_msh[0]_i_3_n_0 ;
  wire \sig_child_addr_cntr_msh[0]_i_4_n_0 ;
  wire \sig_child_addr_cntr_msh[0]_i_5_n_0 ;
  wire \sig_child_addr_cntr_msh[0]_i_6_n_0 ;
  wire \sig_child_addr_cntr_msh[0]_i_7_n_0 ;
  wire \sig_child_addr_cntr_msh[12]_i_2_n_0 ;
  wire \sig_child_addr_cntr_msh[12]_i_3_n_0 ;
  wire \sig_child_addr_cntr_msh[12]_i_4_n_0 ;
  wire \sig_child_addr_cntr_msh[12]_i_5_n_0 ;
  wire \sig_child_addr_cntr_msh[4]_i_2_n_0 ;
  wire \sig_child_addr_cntr_msh[4]_i_3_n_0 ;
  wire \sig_child_addr_cntr_msh[4]_i_4_n_0 ;
  wire \sig_child_addr_cntr_msh[4]_i_5_n_0 ;
  wire \sig_child_addr_cntr_msh[8]_i_2_n_0 ;
  wire \sig_child_addr_cntr_msh[8]_i_3_n_0 ;
  wire \sig_child_addr_cntr_msh[8]_i_4_n_0 ;
  wire \sig_child_addr_cntr_msh[8]_i_5_n_0 ;
  wire [15:0]sig_child_addr_cntr_msh_reg;
  wire \sig_child_addr_cntr_msh_reg[0]_i_2_n_0 ;
  wire \sig_child_addr_cntr_msh_reg[0]_i_2_n_1 ;
  wire \sig_child_addr_cntr_msh_reg[0]_i_2_n_2 ;
  wire \sig_child_addr_cntr_msh_reg[0]_i_2_n_3 ;
  wire \sig_child_addr_cntr_msh_reg[0]_i_2_n_4 ;
  wire \sig_child_addr_cntr_msh_reg[0]_i_2_n_5 ;
  wire \sig_child_addr_cntr_msh_reg[0]_i_2_n_6 ;
  wire \sig_child_addr_cntr_msh_reg[0]_i_2_n_7 ;
  wire \sig_child_addr_cntr_msh_reg[12]_i_1_n_1 ;
  wire \sig_child_addr_cntr_msh_reg[12]_i_1_n_2 ;
  wire \sig_child_addr_cntr_msh_reg[12]_i_1_n_3 ;
  wire \sig_child_addr_cntr_msh_reg[12]_i_1_n_4 ;
  wire \sig_child_addr_cntr_msh_reg[12]_i_1_n_5 ;
  wire \sig_child_addr_cntr_msh_reg[12]_i_1_n_6 ;
  wire \sig_child_addr_cntr_msh_reg[12]_i_1_n_7 ;
  wire \sig_child_addr_cntr_msh_reg[4]_i_1_n_0 ;
  wire \sig_child_addr_cntr_msh_reg[4]_i_1_n_1 ;
  wire \sig_child_addr_cntr_msh_reg[4]_i_1_n_2 ;
  wire \sig_child_addr_cntr_msh_reg[4]_i_1_n_3 ;
  wire \sig_child_addr_cntr_msh_reg[4]_i_1_n_4 ;
  wire \sig_child_addr_cntr_msh_reg[4]_i_1_n_5 ;
  wire \sig_child_addr_cntr_msh_reg[4]_i_1_n_6 ;
  wire \sig_child_addr_cntr_msh_reg[4]_i_1_n_7 ;
  wire \sig_child_addr_cntr_msh_reg[8]_i_1_n_0 ;
  wire \sig_child_addr_cntr_msh_reg[8]_i_1_n_1 ;
  wire \sig_child_addr_cntr_msh_reg[8]_i_1_n_2 ;
  wire \sig_child_addr_cntr_msh_reg[8]_i_1_n_3 ;
  wire \sig_child_addr_cntr_msh_reg[8]_i_1_n_4 ;
  wire \sig_child_addr_cntr_msh_reg[8]_i_1_n_5 ;
  wire \sig_child_addr_cntr_msh_reg[8]_i_1_n_6 ;
  wire \sig_child_addr_cntr_msh_reg[8]_i_1_n_7 ;
  wire sig_child_addr_lsh_rollover_reg;
  wire sig_child_addr_lsh_rollover_reg_i_10_n_0;
  wire sig_child_addr_lsh_rollover_reg_i_11_n_0;
  wire sig_child_addr_lsh_rollover_reg_i_12_n_0;
  wire sig_child_addr_lsh_rollover_reg_i_14_n_0;
  wire sig_child_addr_lsh_rollover_reg_i_15_n_0;
  wire sig_child_addr_lsh_rollover_reg_i_16_n_0;
  wire sig_child_addr_lsh_rollover_reg_i_17_n_0;
  wire sig_child_addr_lsh_rollover_reg_i_18_n_0;
  wire sig_child_addr_lsh_rollover_reg_i_19_n_0;
  wire sig_child_addr_lsh_rollover_reg_i_1_n_0;
  wire sig_child_addr_lsh_rollover_reg_i_20_n_0;
  wire sig_child_addr_lsh_rollover_reg_i_21_n_0;
  wire sig_child_addr_lsh_rollover_reg_i_4_n_0;
  wire sig_child_addr_lsh_rollover_reg_i_5_n_0;
  wire sig_child_addr_lsh_rollover_reg_i_6_n_0;
  wire sig_child_addr_lsh_rollover_reg_i_7_n_0;
  wire sig_child_addr_lsh_rollover_reg_i_9_n_0;
  wire sig_child_addr_lsh_rollover_reg_reg_i_13_n_0;
  wire sig_child_addr_lsh_rollover_reg_reg_i_13_n_1;
  wire sig_child_addr_lsh_rollover_reg_reg_i_13_n_2;
  wire sig_child_addr_lsh_rollover_reg_reg_i_13_n_3;
  wire sig_child_addr_lsh_rollover_reg_reg_i_2_n_1;
  wire sig_child_addr_lsh_rollover_reg_reg_i_2_n_2;
  wire sig_child_addr_lsh_rollover_reg_reg_i_2_n_3;
  wire sig_child_addr_lsh_rollover_reg_reg_i_3_n_0;
  wire sig_child_addr_lsh_rollover_reg_reg_i_3_n_1;
  wire sig_child_addr_lsh_rollover_reg_reg_i_3_n_2;
  wire sig_child_addr_lsh_rollover_reg_reg_i_3_n_3;
  wire sig_child_addr_lsh_rollover_reg_reg_i_8_n_0;
  wire sig_child_addr_lsh_rollover_reg_reg_i_8_n_1;
  wire sig_child_addr_lsh_rollover_reg_reg_i_8_n_2;
  wire sig_child_addr_lsh_rollover_reg_reg_i_8_n_3;
  wire \sig_child_addr_reg_reg_n_0_[0] ;
  wire \sig_child_addr_reg_reg_n_0_[10] ;
  wire \sig_child_addr_reg_reg_n_0_[11] ;
  wire \sig_child_addr_reg_reg_n_0_[12] ;
  wire \sig_child_addr_reg_reg_n_0_[13] ;
  wire \sig_child_addr_reg_reg_n_0_[14] ;
  wire \sig_child_addr_reg_reg_n_0_[15] ;
  wire \sig_child_addr_reg_reg_n_0_[1] ;
  wire \sig_child_addr_reg_reg_n_0_[2] ;
  wire \sig_child_addr_reg_reg_n_0_[3] ;
  wire \sig_child_addr_reg_reg_n_0_[4] ;
  wire \sig_child_addr_reg_reg_n_0_[5] ;
  wire \sig_child_addr_reg_reg_n_0_[6] ;
  wire \sig_child_addr_reg_reg_n_0_[7] ;
  wire \sig_child_addr_reg_reg_n_0_[8] ;
  wire \sig_child_addr_reg_reg_n_0_[9] ;
  wire sig_child_burst_type_reg;
  wire sig_child_cmd_reg_full;
  wire sig_child_error_reg;
  wire sig_child_qual_burst_type;
  wire sig_child_qual_burst_type_i_1_n_0;
  wire sig_child_qual_error_reg;
  wire sig_child_qual_error_reg_i_1_n_0;
  wire sig_child_qual_first_of_2;
  wire sig_child_qual_first_of_2_i_1_n_0;
  wire sig_child_tag_reg0;
  wire sig_clr_cmd2addr_valid4_out__0;
  wire sig_clr_cmd2data_valid5_out__0;
  wire sig_cmd2addr_valid_i_1_n_0;
  wire sig_cmd2data_valid_i_1_n_0;
  wire sig_cmd2mstr_cmd_valid;
  wire sig_csm_ld_xfer;
  wire sig_csm_ld_xfer_ns;
  wire sig_csm_pop_child_cmd;
  wire sig_csm_pop_child_cmd_ns;
  wire sig_csm_pop_sf_fifo_ns;
  (* RTL_KEEP = "yes" *) wire [2:0]sig_csm_state;
  wire sig_csm_state_ns1;
  wire sig_csm_state_ns19_out;
  wire sig_first_realigner_cmd;
  wire sig_first_realigner_cmd_i_1_n_0;
  wire sig_inhibit_rdy_n;
  wire sig_inhibit_rdy_n_0;
  wire sig_inhibit_rdy_n_1;
  (* RTL_KEEP = "true" *) (* equivalent_register_removal = "no" *) wire [31:0]sig_input_addr_reg;
  (* RTL_KEEP = "true" *) (* equivalent_register_removal = "no" *) wire [31:0]sig_input_addr_reg1;
  wire sig_input_burst_type_reg;
  wire sig_input_burst_type_reg_i_2_n_0;
  wire sig_input_cache_type_reg0;
  wire sig_input_reg_empty;
  wire sig_needed_2_realign_cmds;
  wire sig_needed_2_realign_cmds_i_1_n_0;
  wire [1:0]sig_next_cmd_cmplt_reg_reg;
  wire [15:15]sig_predict_child_addr_lsh;
  wire sig_psm_halt;
  wire sig_psm_halt_ns;
  wire sig_psm_ld_chcmd_reg;
  wire sig_psm_ld_chcmd_reg_ns;
  wire sig_psm_ld_realigner_reg;
  wire sig_psm_ld_realigner_reg_ns;
  wire sig_psm_pop_input_cmd;
  wire sig_psm_pop_input_cmd_i_2_n_0;
  wire sig_psm_pop_input_cmd_ns;
  (* RTL_KEEP = "yes" *) wire [2:0]sig_psm_state;
  wire sig_realign_btt_cntr_decr1__0;
  wire sig_realign_cmd_cmplt_reg_i_1_n_0;
  wire sig_realign_reg_empty;
  wire sig_realign_tag_reg0;
  wire [13:0]sig_realigner_btt;
  wire [13:0]sig_realigner_btt2;
  wire \sig_realigner_btt2[13]_i_1_n_0 ;
  wire \sig_realigner_btt2[13]_i_3_n_0 ;
  wire sig_reset_reg;
  wire sig_sf2pcc_xfer_valid;
  wire sig_skip_align2mbaa;
  wire sig_skip_align2mbaa_s_h;
  wire sig_skip_align2mbaa_s_h_i_1_n_0;
  wire [15:0]sig_sm_pop_cmd_fifo_reg;
  wire sig_stream_rst;
  wire [1:0]\sig_xfer_addr_reg_reg[1]_0 ;
  wire sig_xfer_cache_reg0;
  wire sig_xfer_cmd_cmplt_reg0;
  wire [3:1]NLW_sig_btt_cntr0_carry__2_CO_UNCONNECTED;
  wire [3:2]NLW_sig_btt_cntr0_carry__2_O_UNCONNECTED;
  wire [3:3]NLW_sig_btt_eq_b2mbaa2_carry_CO_UNCONNECTED;
  wire [3:0]NLW_sig_btt_eq_b2mbaa2_carry_O_UNCONNECTED;
  wire [3:0]NLW_sig_btt_lt_b2mbaa2_carry_O_UNCONNECTED;
  wire [3:3]\NLW_sig_child_addr_cntr_lsh_reg[12]_i_1_CO_UNCONNECTED ;
  wire [3:3]\NLW_sig_child_addr_cntr_msh_reg[12]_i_1_CO_UNCONNECTED ;
  wire [3:0]NLW_sig_child_addr_lsh_rollover_reg_reg_i_13_O_UNCONNECTED;
  wire [3:3]NLW_sig_child_addr_lsh_rollover_reg_reg_i_2_CO_UNCONNECTED;
  wire [2:0]NLW_sig_child_addr_lsh_rollover_reg_reg_i_2_O_UNCONNECTED;
  wire [3:0]NLW_sig_child_addr_lsh_rollover_reg_reg_i_3_O_UNCONNECTED;
  wire [3:0]NLW_sig_child_addr_lsh_rollover_reg_reg_i_8_O_UNCONNECTED;

  LUT5 #(
    .INIT(32'hF0FF1F1F)) 
    \FSM_sequential_sig_csm_state[0]_i_2 
       (.I0(p_11_out),
        .I1(p_22_out),
        .I2(sig_csm_state[1]),
        .I3(sig_child_cmd_reg_full),
        .I4(sig_csm_state[0]),
        .O(\FSM_sequential_sig_csm_state[0]_i_2_n_0 ));
  LUT6 #(
    .INIT(64'h3330BBBB33308888)) 
    \FSM_sequential_sig_csm_state[0]_i_3 
       (.I0(sig_csm_state_ns1),
        .I1(sig_csm_state[1]),
        .I2(p_11_out),
        .I3(p_22_out),
        .I4(sig_csm_state[0]),
        .I5(sig_sf2pcc_xfer_valid),
        .O(\FSM_sequential_sig_csm_state[0]_i_3_n_0 ));
  LUT6 #(
    .INIT(64'h33333333B0808080)) 
    \FSM_sequential_sig_csm_state[1]_i_1 
       (.I0(sig_csm_state_ns19_out),
        .I1(sig_csm_state[2]),
        .I2(sig_csm_state[0]),
        .I3(sig_child_cmd_reg_full),
        .I4(sig_child_error_reg),
        .I5(sig_csm_state[1]),
        .O(\FSM_sequential_sig_csm_state[1]_i_1_n_0 ));
  LUT2 #(
    .INIT(4'h1)) 
    \FSM_sequential_sig_csm_state[1]_i_2 
       (.I0(p_22_out),
        .I1(p_11_out),
        .O(sig_csm_state_ns19_out));
  LUT6 #(
    .INIT(64'h04040404CCFCCCCC)) 
    \FSM_sequential_sig_csm_state[2]_i_1 
       (.I0(sig_csm_state_ns1),
        .I1(sig_csm_state[2]),
        .I2(sig_csm_state[0]),
        .I3(sig_child_error_reg),
        .I4(sig_child_cmd_reg_full),
        .I5(sig_csm_state[1]),
        .O(\FSM_sequential_sig_csm_state[2]_i_1_n_0 ));
  (* KEEP = "yes" *) 
  FDRE \FSM_sequential_sig_csm_state_reg[0] 
       (.C(m_axi_s2mm_aclk),
        .CE(1'b1),
        .D(\FSM_sequential_sig_csm_state_reg[0]_i_1_n_0 ),
        .Q(sig_csm_state[0]),
        .R(sig_reset_reg));
  MUXF7 \FSM_sequential_sig_csm_state_reg[0]_i_1 
       (.I0(\FSM_sequential_sig_csm_state[0]_i_2_n_0 ),
        .I1(\FSM_sequential_sig_csm_state[0]_i_3_n_0 ),
        .O(\FSM_sequential_sig_csm_state_reg[0]_i_1_n_0 ),
        .S(sig_csm_state[2]));
  (* KEEP = "yes" *) 
  FDRE \FSM_sequential_sig_csm_state_reg[1] 
       (.C(m_axi_s2mm_aclk),
        .CE(1'b1),
        .D(\FSM_sequential_sig_csm_state[1]_i_1_n_0 ),
        .Q(sig_csm_state[1]),
        .R(sig_reset_reg));
  (* KEEP = "yes" *) 
  FDRE \FSM_sequential_sig_csm_state_reg[2] 
       (.C(m_axi_s2mm_aclk),
        .CE(1'b1),
        .D(\FSM_sequential_sig_csm_state[2]_i_1_n_0 ),
        .Q(sig_csm_state[2]),
        .R(sig_reset_reg));
  LUT5 #(
    .INIT(32'h11114151)) 
    \FSM_sequential_sig_psm_state[0]_i_1 
       (.I0(\FSM_sequential_sig_psm_state[0]_i_2_n_0 ),
        .I1(sig_psm_state[2]),
        .I2(sig_psm_state[0]),
        .I3(sig_input_burst_type_reg_i_2_n_0),
        .I4(sig_psm_state[1]),
        .O(\FSM_sequential_sig_psm_state[0]_i_1_n_0 ));
  LUT5 #(
    .INIT(32'h30550000)) 
    \FSM_sequential_sig_psm_state[0]_i_2 
       (.I0(sig_realign_reg_empty),
        .I1(sig_child_cmd_reg_full),
        .I2(p_10_out),
        .I3(sig_psm_state[0]),
        .I4(sig_psm_state[1]),
        .O(\FSM_sequential_sig_psm_state[0]_i_2_n_0 ));
  LUT5 #(
    .INIT(32'h45504050)) 
    \FSM_sequential_sig_psm_state[1]_i_1 
       (.I0(sig_psm_state[2]),
        .I1(sig_child_cmd_reg_full),
        .I2(sig_psm_state[1]),
        .I3(sig_psm_state[0]),
        .I4(sig_input_burst_type_reg_i_2_n_0),
        .O(\FSM_sequential_sig_psm_state[1]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'hFFFF07FF00000000)) 
    \FSM_sequential_sig_psm_state[2]_i_1 
       (.I0(sig_first_realigner_cmd),
        .I1(sig_skip_align2mbaa),
        .I2(sig_skip_align2mbaa_s_h),
        .I3(sig_psm_state[1]),
        .I4(p_10_out),
        .I5(\FSM_sequential_sig_psm_state[2]_i_3_n_0 ),
        .O(\FSM_sequential_sig_psm_state[2]_i_1_n_0 ));
  LUT5 #(
    .INIT(32'hFFFFEEEA)) 
    \FSM_sequential_sig_psm_state[2]_i_2 
       (.I0(sig_addr_aligned__4),
        .I1(\FSM_sequential_sig_psm_state[2]_i_4_n_0 ),
        .I2(sig_btt_lt_b2mbaa2),
        .I3(sig_btt_eq_b2mbaa2),
        .I4(p_10_out),
        .O(sig_skip_align2mbaa));
  LUT5 #(
    .INIT(32'h04303430)) 
    \FSM_sequential_sig_psm_state[2]_i_3 
       (.I0(sig_child_cmd_reg_full),
        .I1(sig_psm_state[1]),
        .I2(sig_psm_state[2]),
        .I3(sig_psm_state[0]),
        .I4(sig_realign_reg_empty),
        .O(\FSM_sequential_sig_psm_state[2]_i_3_n_0 ));
  LUT5 #(
    .INIT(32'h00010000)) 
    \FSM_sequential_sig_psm_state[2]_i_4 
       (.I0(\FSM_sequential_sig_psm_state[2]_i_5_n_0 ),
        .I1(\sig_btt_cntr_reg_n_0_[12] ),
        .I2(\sig_btt_cntr_reg_n_0_[11] ),
        .I3(\sig_btt_cntr_reg_n_0_[13] ),
        .I4(sig_first_realigner_cmd),
        .O(\FSM_sequential_sig_psm_state[2]_i_4_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair231" *) 
  LUT4 #(
    .INIT(16'hFFFE)) 
    \FSM_sequential_sig_psm_state[2]_i_5 
       (.I0(\sig_btt_cntr_reg_n_0_[9] ),
        .I1(\sig_btt_cntr_reg_n_0_[10] ),
        .I2(\sig_btt_cntr_reg_n_0_[7] ),
        .I3(\sig_btt_cntr_reg_n_0_[8] ),
        .O(\FSM_sequential_sig_psm_state[2]_i_5_n_0 ));
  (* KEEP = "yes" *) 
  FDRE \FSM_sequential_sig_psm_state_reg[0] 
       (.C(m_axi_s2mm_aclk),
        .CE(1'b1),
        .D(\FSM_sequential_sig_psm_state[0]_i_1_n_0 ),
        .Q(sig_psm_state[0]),
        .R(sig_reset_reg));
  (* KEEP = "yes" *) 
  FDRE \FSM_sequential_sig_psm_state_reg[1] 
       (.C(m_axi_s2mm_aclk),
        .CE(1'b1),
        .D(\FSM_sequential_sig_psm_state[1]_i_1_n_0 ),
        .Q(sig_psm_state[1]),
        .R(sig_reset_reg));
  (* KEEP = "yes" *) 
  FDRE \FSM_sequential_sig_psm_state_reg[2] 
       (.C(m_axi_s2mm_aclk),
        .CE(1'b1),
        .D(\FSM_sequential_sig_psm_state[2]_i_1_n_0 ),
        .Q(sig_psm_state[2]),
        .R(sig_reset_reg));
  LUT1 #(
    .INIT(2'h2)) 
    i_0
       (.I0(1'b0),
        .O(sig_input_addr_reg1[31]));
  LUT1 #(
    .INIT(2'h2)) 
    i_1
       (.I0(1'b0),
        .O(sig_input_addr_reg1[30]));
  LUT1 #(
    .INIT(2'h2)) 
    i_10
       (.I0(1'b0),
        .O(sig_input_addr_reg1[21]));
  LUT1 #(
    .INIT(2'h2)) 
    i_11
       (.I0(1'b0),
        .O(sig_input_addr_reg1[20]));
  LUT1 #(
    .INIT(2'h2)) 
    i_12
       (.I0(1'b0),
        .O(sig_input_addr_reg1[19]));
  LUT1 #(
    .INIT(2'h2)) 
    i_13
       (.I0(1'b0),
        .O(sig_input_addr_reg1[18]));
  LUT1 #(
    .INIT(2'h2)) 
    i_14
       (.I0(1'b0),
        .O(sig_input_addr_reg1[17]));
  LUT1 #(
    .INIT(2'h2)) 
    i_15
       (.I0(1'b0),
        .O(sig_input_addr_reg1[16]));
  LUT1 #(
    .INIT(2'h2)) 
    i_16
       (.I0(1'b0),
        .O(sig_input_addr_reg1[15]));
  LUT1 #(
    .INIT(2'h2)) 
    i_17
       (.I0(1'b0),
        .O(sig_input_addr_reg1[14]));
  LUT1 #(
    .INIT(2'h2)) 
    i_18
       (.I0(1'b0),
        .O(sig_input_addr_reg1[13]));
  LUT1 #(
    .INIT(2'h2)) 
    i_19
       (.I0(1'b0),
        .O(sig_input_addr_reg1[12]));
  LUT1 #(
    .INIT(2'h2)) 
    i_2
       (.I0(1'b0),
        .O(sig_input_addr_reg1[29]));
  LUT1 #(
    .INIT(2'h2)) 
    i_20
       (.I0(1'b0),
        .O(sig_input_addr_reg1[11]));
  LUT1 #(
    .INIT(2'h2)) 
    i_21
       (.I0(1'b0),
        .O(sig_input_addr_reg1[10]));
  LUT1 #(
    .INIT(2'h2)) 
    i_22
       (.I0(1'b0),
        .O(sig_input_addr_reg1[9]));
  LUT1 #(
    .INIT(2'h2)) 
    i_23
       (.I0(1'b0),
        .O(sig_input_addr_reg1[8]));
  LUT1 #(
    .INIT(2'h2)) 
    i_24
       (.I0(1'b0),
        .O(sig_input_addr_reg1[7]));
  LUT1 #(
    .INIT(2'h2)) 
    i_25
       (.I0(1'b0),
        .O(sig_input_addr_reg1[6]));
  LUT1 #(
    .INIT(2'h2)) 
    i_26
       (.I0(1'b0),
        .O(sig_input_addr_reg1[5]));
  LUT1 #(
    .INIT(2'h2)) 
    i_27
       (.I0(1'b0),
        .O(sig_input_addr_reg1[4]));
  LUT1 #(
    .INIT(2'h2)) 
    i_28
       (.I0(1'b0),
        .O(sig_input_addr_reg1[3]));
  LUT1 #(
    .INIT(2'h2)) 
    i_29
       (.I0(1'b0),
        .O(sig_input_addr_reg1[2]));
  LUT1 #(
    .INIT(2'h2)) 
    i_3
       (.I0(1'b0),
        .O(sig_input_addr_reg1[28]));
  LUT1 #(
    .INIT(2'h2)) 
    i_30
       (.I0(1'b0),
        .O(sig_input_addr_reg1[1]));
  LUT1 #(
    .INIT(2'h2)) 
    i_31
       (.I0(1'b0),
        .O(sig_input_addr_reg1[0]));
  LUT1 #(
    .INIT(2'h2)) 
    i_4
       (.I0(1'b0),
        .O(sig_input_addr_reg1[27]));
  LUT1 #(
    .INIT(2'h2)) 
    i_5
       (.I0(1'b0),
        .O(sig_input_addr_reg1[26]));
  LUT1 #(
    .INIT(2'h2)) 
    i_6
       (.I0(1'b0),
        .O(sig_input_addr_reg1[25]));
  LUT1 #(
    .INIT(2'h2)) 
    i_7
       (.I0(1'b0),
        .O(sig_input_addr_reg1[24]));
  LUT1 #(
    .INIT(2'h2)) 
    i_8
       (.I0(1'b0),
        .O(sig_input_addr_reg1[23]));
  LUT1 #(
    .INIT(2'h2)) 
    i_9
       (.I0(1'b0),
        .O(sig_input_addr_reg1[22]));
  CARRY4 sig_btt_cntr0_carry
       (.CI(1'b0),
        .CO({sig_btt_cntr0_carry_n_0,sig_btt_cntr0_carry_n_1,sig_btt_cntr0_carry_n_2,sig_btt_cntr0_carry_n_3}),
        .CYINIT(1'b1),
        .DI(sig_btt_residue_slice[3:0]),
        .O(sig_btt_cntr0[3:0]),
        .S({sig_btt_cntr0_carry_i_1_n_0,sig_btt_cntr0_carry_i_2_n_0,sig_btt_cntr0_carry_i_3_n_0,sig_btt_cntr0_carry_i_4_n_0}));
  CARRY4 sig_btt_cntr0_carry__0
       (.CI(sig_btt_cntr0_carry_n_0),
        .CO({sig_btt_cntr0_carry__0_n_0,sig_btt_cntr0_carry__0_n_1,sig_btt_cntr0_carry__0_n_2,sig_btt_cntr0_carry__0_n_3}),
        .CYINIT(1'b0),
        .DI({\sig_btt_cntr_reg_n_0_[7] ,sig_btt_residue_slice[6:4]}),
        .O(sig_btt_cntr0[7:4]),
        .S({sig_btt_cntr0_carry__0_i_1_n_0,sig_btt_cntr0_carry__0_i_2_n_0,sig_btt_cntr0_carry__0_i_3_n_0,sig_btt_cntr0_carry__0_i_4_n_0}));
  LUT2 #(
    .INIT(4'h9)) 
    sig_btt_cntr0_carry__0_i_1
       (.I0(\sig_btt_cntr_reg_n_0_[7] ),
        .I1(sig_realigner_btt2[7]),
        .O(sig_btt_cntr0_carry__0_i_1_n_0));
  LUT2 #(
    .INIT(4'h9)) 
    sig_btt_cntr0_carry__0_i_2
       (.I0(sig_btt_residue_slice[6]),
        .I1(sig_realigner_btt2[6]),
        .O(sig_btt_cntr0_carry__0_i_2_n_0));
  LUT2 #(
    .INIT(4'h9)) 
    sig_btt_cntr0_carry__0_i_3
       (.I0(sig_btt_residue_slice[5]),
        .I1(sig_realigner_btt2[5]),
        .O(sig_btt_cntr0_carry__0_i_3_n_0));
  LUT2 #(
    .INIT(4'h9)) 
    sig_btt_cntr0_carry__0_i_4
       (.I0(sig_btt_residue_slice[4]),
        .I1(sig_realigner_btt2[4]),
        .O(sig_btt_cntr0_carry__0_i_4_n_0));
  CARRY4 sig_btt_cntr0_carry__1
       (.CI(sig_btt_cntr0_carry__0_n_0),
        .CO({sig_btt_cntr0_carry__1_n_0,sig_btt_cntr0_carry__1_n_1,sig_btt_cntr0_carry__1_n_2,sig_btt_cntr0_carry__1_n_3}),
        .CYINIT(1'b0),
        .DI({\sig_btt_cntr_reg_n_0_[11] ,\sig_btt_cntr_reg_n_0_[10] ,\sig_btt_cntr_reg_n_0_[9] ,\sig_btt_cntr_reg_n_0_[8] }),
        .O(sig_btt_cntr0[11:8]),
        .S({sig_btt_cntr0_carry__1_i_1_n_0,sig_btt_cntr0_carry__1_i_2_n_0,sig_btt_cntr0_carry__1_i_3_n_0,sig_btt_cntr0_carry__1_i_4_n_0}));
  LUT2 #(
    .INIT(4'h9)) 
    sig_btt_cntr0_carry__1_i_1
       (.I0(\sig_btt_cntr_reg_n_0_[11] ),
        .I1(sig_realigner_btt2[11]),
        .O(sig_btt_cntr0_carry__1_i_1_n_0));
  LUT2 #(
    .INIT(4'h9)) 
    sig_btt_cntr0_carry__1_i_2
       (.I0(\sig_btt_cntr_reg_n_0_[10] ),
        .I1(sig_realigner_btt2[10]),
        .O(sig_btt_cntr0_carry__1_i_2_n_0));
  LUT2 #(
    .INIT(4'h9)) 
    sig_btt_cntr0_carry__1_i_3
       (.I0(\sig_btt_cntr_reg_n_0_[9] ),
        .I1(sig_realigner_btt2[9]),
        .O(sig_btt_cntr0_carry__1_i_3_n_0));
  LUT2 #(
    .INIT(4'h9)) 
    sig_btt_cntr0_carry__1_i_4
       (.I0(\sig_btt_cntr_reg_n_0_[8] ),
        .I1(sig_realigner_btt2[8]),
        .O(sig_btt_cntr0_carry__1_i_4_n_0));
  CARRY4 sig_btt_cntr0_carry__2
       (.CI(sig_btt_cntr0_carry__1_n_0),
        .CO({NLW_sig_btt_cntr0_carry__2_CO_UNCONNECTED[3:1],sig_btt_cntr0_carry__2_n_3}),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,\sig_btt_cntr_reg_n_0_[12] }),
        .O({NLW_sig_btt_cntr0_carry__2_O_UNCONNECTED[3:2],sig_btt_cntr0[13:12]}),
        .S({1'b0,1'b0,sig_btt_cntr0_carry__2_i_1_n_0,sig_btt_cntr0_carry__2_i_2_n_0}));
  LUT2 #(
    .INIT(4'h9)) 
    sig_btt_cntr0_carry__2_i_1
       (.I0(\sig_btt_cntr_reg_n_0_[13] ),
        .I1(sig_realigner_btt2[13]),
        .O(sig_btt_cntr0_carry__2_i_1_n_0));
  LUT2 #(
    .INIT(4'h9)) 
    sig_btt_cntr0_carry__2_i_2
       (.I0(\sig_btt_cntr_reg_n_0_[12] ),
        .I1(sig_realigner_btt2[12]),
        .O(sig_btt_cntr0_carry__2_i_2_n_0));
  LUT2 #(
    .INIT(4'h9)) 
    sig_btt_cntr0_carry_i_1
       (.I0(sig_btt_residue_slice[3]),
        .I1(sig_realigner_btt2[3]),
        .O(sig_btt_cntr0_carry_i_1_n_0));
  LUT2 #(
    .INIT(4'h9)) 
    sig_btt_cntr0_carry_i_2
       (.I0(sig_btt_residue_slice[2]),
        .I1(sig_realigner_btt2[2]),
        .O(sig_btt_cntr0_carry_i_2_n_0));
  LUT2 #(
    .INIT(4'h9)) 
    sig_btt_cntr0_carry_i_3
       (.I0(sig_btt_residue_slice[1]),
        .I1(sig_realigner_btt2[1]),
        .O(sig_btt_cntr0_carry_i_3_n_0));
  LUT2 #(
    .INIT(4'h9)) 
    sig_btt_cntr0_carry_i_4
       (.I0(sig_btt_residue_slice[0]),
        .I1(sig_realigner_btt2[0]),
        .O(sig_btt_cntr0_carry_i_4_n_0));
  LUT6 #(
    .INIT(64'hCCCCCCCCCCACCCCC)) 
    \sig_btt_cntr[0]_i_1 
       (.I0(Q[0]),
        .I1(sig_btt_cntr0[0]),
        .I2(sig_input_reg_empty),
        .I3(sig_psm_halt),
        .I4(sig_cmd2mstr_cmd_valid),
        .I5(p_10_out),
        .O(\sig_btt_cntr[0]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'hCCCCCCCCCCACCCCC)) 
    \sig_btt_cntr[10]_i_1 
       (.I0(Q[10]),
        .I1(sig_btt_cntr0[10]),
        .I2(sig_input_reg_empty),
        .I3(sig_psm_halt),
        .I4(sig_cmd2mstr_cmd_valid),
        .I5(p_10_out),
        .O(\sig_btt_cntr[10]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'hCCCCCCCCCCACCCCC)) 
    \sig_btt_cntr[11]_i_1 
       (.I0(Q[11]),
        .I1(sig_btt_cntr0[11]),
        .I2(sig_input_reg_empty),
        .I3(sig_psm_halt),
        .I4(sig_cmd2mstr_cmd_valid),
        .I5(p_10_out),
        .O(\sig_btt_cntr[11]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'hCCCCCCCCCCACCCCC)) 
    \sig_btt_cntr[12]_i_1 
       (.I0(Q[12]),
        .I1(sig_btt_cntr0[12]),
        .I2(sig_input_reg_empty),
        .I3(sig_psm_halt),
        .I4(sig_cmd2mstr_cmd_valid),
        .I5(p_10_out),
        .O(\sig_btt_cntr[12]_i_1_n_0 ));
  LUT5 #(
    .INIT(32'hFFFF0400)) 
    \sig_btt_cntr[13]_i_1 
       (.I0(p_10_out),
        .I1(sig_cmd2mstr_cmd_valid),
        .I2(sig_psm_halt),
        .I3(sig_input_reg_empty),
        .I4(sig_psm_ld_realigner_reg),
        .O(\sig_btt_cntr[13]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'hCCCCCCCCCCACCCCC)) 
    \sig_btt_cntr[13]_i_2 
       (.I0(Q[13]),
        .I1(sig_btt_cntr0[13]),
        .I2(sig_input_reg_empty),
        .I3(sig_psm_halt),
        .I4(sig_cmd2mstr_cmd_valid),
        .I5(p_10_out),
        .O(\sig_btt_cntr[13]_i_2_n_0 ));
  LUT6 #(
    .INIT(64'hCCCCCCCCCCACCCCC)) 
    \sig_btt_cntr[1]_i_1 
       (.I0(Q[1]),
        .I1(sig_btt_cntr0[1]),
        .I2(sig_input_reg_empty),
        .I3(sig_psm_halt),
        .I4(sig_cmd2mstr_cmd_valid),
        .I5(p_10_out),
        .O(\sig_btt_cntr[1]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'hCCCCCCCCCCACCCCC)) 
    \sig_btt_cntr[2]_i_1 
       (.I0(Q[2]),
        .I1(sig_btt_cntr0[2]),
        .I2(sig_input_reg_empty),
        .I3(sig_psm_halt),
        .I4(sig_cmd2mstr_cmd_valid),
        .I5(p_10_out),
        .O(\sig_btt_cntr[2]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'hCCCCCCCCCCACCCCC)) 
    \sig_btt_cntr[3]_i_1 
       (.I0(Q[3]),
        .I1(sig_btt_cntr0[3]),
        .I2(sig_input_reg_empty),
        .I3(sig_psm_halt),
        .I4(sig_cmd2mstr_cmd_valid),
        .I5(p_10_out),
        .O(\sig_btt_cntr[3]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'hCCCCCCCCCCACCCCC)) 
    \sig_btt_cntr[4]_i_1 
       (.I0(Q[4]),
        .I1(sig_btt_cntr0[4]),
        .I2(sig_input_reg_empty),
        .I3(sig_psm_halt),
        .I4(sig_cmd2mstr_cmd_valid),
        .I5(p_10_out),
        .O(\sig_btt_cntr[4]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'hCCCCCCCCCCACCCCC)) 
    \sig_btt_cntr[5]_i_1 
       (.I0(Q[5]),
        .I1(sig_btt_cntr0[5]),
        .I2(sig_input_reg_empty),
        .I3(sig_psm_halt),
        .I4(sig_cmd2mstr_cmd_valid),
        .I5(p_10_out),
        .O(\sig_btt_cntr[5]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'hCCCCCCCCCCACCCCC)) 
    \sig_btt_cntr[6]_i_1 
       (.I0(Q[6]),
        .I1(sig_btt_cntr0[6]),
        .I2(sig_input_reg_empty),
        .I3(sig_psm_halt),
        .I4(sig_cmd2mstr_cmd_valid),
        .I5(p_10_out),
        .O(\sig_btt_cntr[6]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'hCCCCCCCCCCACCCCC)) 
    \sig_btt_cntr[7]_i_1 
       (.I0(Q[7]),
        .I1(sig_btt_cntr0[7]),
        .I2(sig_input_reg_empty),
        .I3(sig_psm_halt),
        .I4(sig_cmd2mstr_cmd_valid),
        .I5(p_10_out),
        .O(\sig_btt_cntr[7]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'hCCCCCCCCCCACCCCC)) 
    \sig_btt_cntr[8]_i_1 
       (.I0(Q[8]),
        .I1(sig_btt_cntr0[8]),
        .I2(sig_input_reg_empty),
        .I3(sig_psm_halt),
        .I4(sig_cmd2mstr_cmd_valid),
        .I5(p_10_out),
        .O(\sig_btt_cntr[8]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'hCCCCCCCCCCACCCCC)) 
    \sig_btt_cntr[9]_i_1 
       (.I0(Q[9]),
        .I1(sig_btt_cntr0[9]),
        .I2(sig_input_reg_empty),
        .I3(sig_psm_halt),
        .I4(sig_cmd2mstr_cmd_valid),
        .I5(p_10_out),
        .O(\sig_btt_cntr[9]_i_1_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \sig_btt_cntr_reg[0] 
       (.C(m_axi_s2mm_aclk),
        .CE(\sig_btt_cntr[13]_i_1_n_0 ),
        .D(\sig_btt_cntr[0]_i_1_n_0 ),
        .Q(sig_btt_residue_slice[0]),
        .R(sig_reset_reg));
  FDRE #(
    .INIT(1'b0)) 
    \sig_btt_cntr_reg[10] 
       (.C(m_axi_s2mm_aclk),
        .CE(\sig_btt_cntr[13]_i_1_n_0 ),
        .D(\sig_btt_cntr[10]_i_1_n_0 ),
        .Q(\sig_btt_cntr_reg_n_0_[10] ),
        .R(sig_reset_reg));
  FDRE #(
    .INIT(1'b0)) 
    \sig_btt_cntr_reg[11] 
       (.C(m_axi_s2mm_aclk),
        .CE(\sig_btt_cntr[13]_i_1_n_0 ),
        .D(\sig_btt_cntr[11]_i_1_n_0 ),
        .Q(\sig_btt_cntr_reg_n_0_[11] ),
        .R(sig_reset_reg));
  FDRE #(
    .INIT(1'b0)) 
    \sig_btt_cntr_reg[12] 
       (.C(m_axi_s2mm_aclk),
        .CE(\sig_btt_cntr[13]_i_1_n_0 ),
        .D(\sig_btt_cntr[12]_i_1_n_0 ),
        .Q(\sig_btt_cntr_reg_n_0_[12] ),
        .R(sig_reset_reg));
  FDRE #(
    .INIT(1'b0)) 
    \sig_btt_cntr_reg[13] 
       (.C(m_axi_s2mm_aclk),
        .CE(\sig_btt_cntr[13]_i_1_n_0 ),
        .D(\sig_btt_cntr[13]_i_2_n_0 ),
        .Q(\sig_btt_cntr_reg_n_0_[13] ),
        .R(sig_reset_reg));
  FDRE #(
    .INIT(1'b0)) 
    \sig_btt_cntr_reg[1] 
       (.C(m_axi_s2mm_aclk),
        .CE(\sig_btt_cntr[13]_i_1_n_0 ),
        .D(\sig_btt_cntr[1]_i_1_n_0 ),
        .Q(sig_btt_residue_slice[1]),
        .R(sig_reset_reg));
  FDRE #(
    .INIT(1'b0)) 
    \sig_btt_cntr_reg[2] 
       (.C(m_axi_s2mm_aclk),
        .CE(\sig_btt_cntr[13]_i_1_n_0 ),
        .D(\sig_btt_cntr[2]_i_1_n_0 ),
        .Q(sig_btt_residue_slice[2]),
        .R(sig_reset_reg));
  FDRE #(
    .INIT(1'b0)) 
    \sig_btt_cntr_reg[3] 
       (.C(m_axi_s2mm_aclk),
        .CE(\sig_btt_cntr[13]_i_1_n_0 ),
        .D(\sig_btt_cntr[3]_i_1_n_0 ),
        .Q(sig_btt_residue_slice[3]),
        .R(sig_reset_reg));
  FDRE #(
    .INIT(1'b0)) 
    \sig_btt_cntr_reg[4] 
       (.C(m_axi_s2mm_aclk),
        .CE(\sig_btt_cntr[13]_i_1_n_0 ),
        .D(\sig_btt_cntr[4]_i_1_n_0 ),
        .Q(sig_btt_residue_slice[4]),
        .R(sig_reset_reg));
  FDRE #(
    .INIT(1'b0)) 
    \sig_btt_cntr_reg[5] 
       (.C(m_axi_s2mm_aclk),
        .CE(\sig_btt_cntr[13]_i_1_n_0 ),
        .D(\sig_btt_cntr[5]_i_1_n_0 ),
        .Q(sig_btt_residue_slice[5]),
        .R(sig_reset_reg));
  FDRE #(
    .INIT(1'b0)) 
    \sig_btt_cntr_reg[6] 
       (.C(m_axi_s2mm_aclk),
        .CE(\sig_btt_cntr[13]_i_1_n_0 ),
        .D(\sig_btt_cntr[6]_i_1_n_0 ),
        .Q(sig_btt_residue_slice[6]),
        .R(sig_reset_reg));
  FDRE #(
    .INIT(1'b0)) 
    \sig_btt_cntr_reg[7] 
       (.C(m_axi_s2mm_aclk),
        .CE(\sig_btt_cntr[13]_i_1_n_0 ),
        .D(\sig_btt_cntr[7]_i_1_n_0 ),
        .Q(\sig_btt_cntr_reg_n_0_[7] ),
        .R(sig_reset_reg));
  FDRE #(
    .INIT(1'b0)) 
    \sig_btt_cntr_reg[8] 
       (.C(m_axi_s2mm_aclk),
        .CE(\sig_btt_cntr[13]_i_1_n_0 ),
        .D(\sig_btt_cntr[8]_i_1_n_0 ),
        .Q(\sig_btt_cntr_reg_n_0_[8] ),
        .R(sig_reset_reg));
  FDRE #(
    .INIT(1'b0)) 
    \sig_btt_cntr_reg[9] 
       (.C(m_axi_s2mm_aclk),
        .CE(\sig_btt_cntr[13]_i_1_n_0 ),
        .D(\sig_btt_cntr[9]_i_1_n_0 ),
        .Q(\sig_btt_cntr_reg_n_0_[9] ),
        .R(sig_reset_reg));
  CARRY4 sig_btt_eq_b2mbaa2_carry
       (.CI(1'b0),
        .CO({NLW_sig_btt_eq_b2mbaa2_carry_CO_UNCONNECTED[3],sig_btt_eq_b2mbaa2,sig_btt_eq_b2mbaa2_carry_n_2,sig_btt_eq_b2mbaa2_carry_n_3}),
        .CYINIT(1'b1),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(NLW_sig_btt_eq_b2mbaa2_carry_O_UNCONNECTED[3:0]),
        .S({1'b0,sig_btt_eq_b2mbaa2_carry_i_1_n_0,sig_btt_eq_b2mbaa2_carry_i_2_n_0,sig_btt_eq_b2mbaa2_carry_i_3_n_0}));
  LUT2 #(
    .INIT(4'h9)) 
    sig_btt_eq_b2mbaa2_carry_i_1
       (.I0(sig_bytes_to_mbaa__0),
        .I1(sig_btt_residue_slice[6]),
        .O(sig_btt_eq_b2mbaa2_carry_i_1_n_0));
  LUT6 #(
    .INIT(64'h9009000000009009)) 
    sig_btt_eq_b2mbaa2_carry_i_2
       (.I0(sig_btt_residue_slice[3]),
        .I1(sig_bytes_to_mbaa[3]),
        .I2(sig_bytes_to_mbaa[5]),
        .I3(sig_btt_residue_slice[5]),
        .I4(sig_bytes_to_mbaa[4]),
        .I5(sig_btt_residue_slice[4]),
        .O(sig_btt_eq_b2mbaa2_carry_i_2_n_0));
  LUT6 #(
    .INIT(64'h2400002481000081)) 
    sig_btt_eq_b2mbaa2_carry_i_3
       (.I0(sig_input_addr_reg[0]),
        .I1(sig_input_addr_reg[1]),
        .I2(sig_btt_residue_slice[0]),
        .I3(sig_bytes_to_mbaa[2]),
        .I4(sig_btt_residue_slice[2]),
        .I5(sig_btt_residue_slice[1]),
        .O(sig_btt_eq_b2mbaa2_carry_i_3_n_0));
  CARRY4 sig_btt_lt_b2mbaa2_carry
       (.CI(1'b0),
        .CO({sig_btt_lt_b2mbaa2,sig_btt_lt_b2mbaa2_carry_n_1,sig_btt_lt_b2mbaa2_carry_n_2,sig_btt_lt_b2mbaa2_carry_n_3}),
        .CYINIT(1'b0),
        .DI({sig_btt_lt_b2mbaa2_carry_i_1_n_0,sig_btt_lt_b2mbaa2_carry_i_2_n_0,sig_btt_lt_b2mbaa2_carry_i_3_n_0,sig_btt_lt_b2mbaa2_carry_i_4_n_0}),
        .O(NLW_sig_btt_lt_b2mbaa2_carry_O_UNCONNECTED[3:0]),
        .S({sig_btt_lt_b2mbaa2_carry_i_5_n_0,sig_btt_lt_b2mbaa2_carry_i_6_n_0,sig_btt_lt_b2mbaa2_carry_i_7_n_0,sig_btt_lt_b2mbaa2_carry_i_8_n_0}));
  LUT2 #(
    .INIT(4'h2)) 
    sig_btt_lt_b2mbaa2_carry_i_1
       (.I0(sig_bytes_to_mbaa__0),
        .I1(sig_btt_residue_slice[6]),
        .O(sig_btt_lt_b2mbaa2_carry_i_1_n_0));
  LUT4 #(
    .INIT(16'h2F02)) 
    sig_btt_lt_b2mbaa2_carry_i_2
       (.I0(sig_bytes_to_mbaa[4]),
        .I1(sig_btt_residue_slice[4]),
        .I2(sig_btt_residue_slice[5]),
        .I3(sig_bytes_to_mbaa[5]),
        .O(sig_btt_lt_b2mbaa2_carry_i_2_n_0));
  LUT4 #(
    .INIT(16'h2F02)) 
    sig_btt_lt_b2mbaa2_carry_i_3
       (.I0(sig_bytes_to_mbaa[2]),
        .I1(sig_btt_residue_slice[2]),
        .I2(sig_btt_residue_slice[3]),
        .I3(sig_bytes_to_mbaa[3]),
        .O(sig_btt_lt_b2mbaa2_carry_i_3_n_0));
  LUT5 #(
    .INIT(32'h00001730)) 
    sig_btt_lt_b2mbaa2_carry_i_4
       (.I0(sig_btt_residue_slice[0]),
        .I1(sig_btt_residue_slice[1]),
        .I2(sig_input_addr_reg[1]),
        .I3(sig_input_addr_reg[0]),
        .I4(sig_addr_aligned__4),
        .O(sig_btt_lt_b2mbaa2_carry_i_4_n_0));
  LUT2 #(
    .INIT(4'h9)) 
    sig_btt_lt_b2mbaa2_carry_i_5
       (.I0(sig_btt_residue_slice[6]),
        .I1(sig_bytes_to_mbaa__0),
        .O(sig_btt_lt_b2mbaa2_carry_i_5_n_0));
  LUT4 #(
    .INIT(16'h9009)) 
    sig_btt_lt_b2mbaa2_carry_i_6
       (.I0(sig_bytes_to_mbaa[4]),
        .I1(sig_btt_residue_slice[4]),
        .I2(sig_bytes_to_mbaa[5]),
        .I3(sig_btt_residue_slice[5]),
        .O(sig_btt_lt_b2mbaa2_carry_i_6_n_0));
  LUT4 #(
    .INIT(16'h9009)) 
    sig_btt_lt_b2mbaa2_carry_i_7
       (.I0(sig_bytes_to_mbaa[2]),
        .I1(sig_btt_residue_slice[2]),
        .I2(sig_bytes_to_mbaa[3]),
        .I3(sig_btt_residue_slice[3]),
        .O(sig_btt_lt_b2mbaa2_carry_i_7_n_0));
  LUT5 #(
    .INIT(32'h00245581)) 
    sig_btt_lt_b2mbaa2_carry_i_8
       (.I0(sig_btt_residue_slice[0]),
        .I1(sig_input_addr_reg[1]),
        .I2(sig_input_addr_reg[0]),
        .I3(sig_addr_aligned__4),
        .I4(sig_btt_residue_slice[1]),
        .O(sig_btt_lt_b2mbaa2_carry_i_8_n_0));
  LUT5 #(
    .INIT(32'hFFFF0800)) 
    sig_calc_error_reg_i_1__0
       (.I0(sig_btt_is_zero),
        .I1(sig_cmd2mstr_cmd_valid),
        .I2(sig_psm_halt),
        .I3(sig_input_reg_empty),
        .I4(p_10_out),
        .O(sig_calc_error_reg_i_1__0_n_0));
  FDRE #(
    .INIT(1'b0)) 
    sig_calc_error_reg_reg
       (.C(m_axi_s2mm_aclk),
        .CE(1'b1),
        .D(sig_calc_error_reg_i_1__0_n_0),
        .Q(p_10_out),
        .R(sig_reset_reg));
  LUT3 #(
    .INIT(8'hEA)) 
    \sig_child_addr_cntr_lsh[0]_i_1 
       (.I0(sig_csm_pop_child_cmd),
        .I1(sig_csm_ld_xfer),
        .I2(sig_child_qual_burst_type),
        .O(\sig_child_addr_cntr_lsh[0]_i_1_n_0 ));
  LUT4 #(
    .INIT(16'hF606)) 
    \sig_child_addr_cntr_lsh[0]_i_10 
       (.I0(\gpr1.dout_i_reg[7] [0]),
        .I1(\sig_xfer_addr_reg_reg[1]_0 [0]),
        .I2(sig_csm_pop_child_cmd),
        .I3(\sig_child_addr_reg_reg_n_0_[0] ),
        .O(S[0]));
  LUT4 #(
    .INIT(16'hF606)) 
    \sig_child_addr_cntr_lsh[0]_i_7 
       (.I0(\gpr1.dout_i_reg[7] [3]),
        .I1(sig_child_addr_cntr_lsh_reg[3]),
        .I2(sig_csm_pop_child_cmd),
        .I3(\sig_child_addr_reg_reg_n_0_[3] ),
        .O(S[3]));
  LUT4 #(
    .INIT(16'hF606)) 
    \sig_child_addr_cntr_lsh[0]_i_8 
       (.I0(\gpr1.dout_i_reg[7] [2]),
        .I1(sig_child_addr_cntr_lsh_reg[2]),
        .I2(sig_csm_pop_child_cmd),
        .I3(\sig_child_addr_reg_reg_n_0_[2] ),
        .O(S[2]));
  LUT4 #(
    .INIT(16'hF606)) 
    \sig_child_addr_cntr_lsh[0]_i_9 
       (.I0(\gpr1.dout_i_reg[7] [1]),
        .I1(\sig_xfer_addr_reg_reg[1]_0 [1]),
        .I2(sig_csm_pop_child_cmd),
        .I3(\sig_child_addr_reg_reg_n_0_[1] ),
        .O(S[1]));
  LUT3 #(
    .INIT(8'hB8)) 
    \sig_child_addr_cntr_lsh[12]_i_2 
       (.I0(\sig_child_addr_reg_reg_n_0_[15] ),
        .I1(sig_csm_pop_child_cmd),
        .I2(p_1_in),
        .O(\sig_child_addr_cntr_lsh[12]_i_2_n_0 ));
  LUT3 #(
    .INIT(8'hB8)) 
    \sig_child_addr_cntr_lsh[12]_i_3 
       (.I0(\sig_child_addr_reg_reg_n_0_[14] ),
        .I1(sig_csm_pop_child_cmd),
        .I2(sig_child_addr_cntr_lsh_reg[14]),
        .O(\sig_child_addr_cntr_lsh[12]_i_3_n_0 ));
  LUT3 #(
    .INIT(8'hB8)) 
    \sig_child_addr_cntr_lsh[12]_i_4 
       (.I0(\sig_child_addr_reg_reg_n_0_[13] ),
        .I1(sig_csm_pop_child_cmd),
        .I2(sig_child_addr_cntr_lsh_reg[13]),
        .O(\sig_child_addr_cntr_lsh[12]_i_4_n_0 ));
  LUT3 #(
    .INIT(8'hB8)) 
    \sig_child_addr_cntr_lsh[12]_i_5 
       (.I0(\sig_child_addr_reg_reg_n_0_[12] ),
        .I1(sig_csm_pop_child_cmd),
        .I2(sig_child_addr_cntr_lsh_reg[12]),
        .O(\sig_child_addr_cntr_lsh[12]_i_5_n_0 ));
  LUT3 #(
    .INIT(8'hB8)) 
    \sig_child_addr_cntr_lsh[4]_i_5 
       (.I0(\sig_child_addr_reg_reg_n_0_[7] ),
        .I1(sig_csm_pop_child_cmd),
        .I2(sig_child_addr_cntr_lsh_reg[7]),
        .O(\sig_child_addr_cntr_lsh_reg[7]_0 [3]));
  LUT4 #(
    .INIT(16'hF606)) 
    \sig_child_addr_cntr_lsh[4]_i_6 
       (.I0(\gpr1.dout_i_reg[7] [6]),
        .I1(sig_child_addr_cntr_lsh_reg[6]),
        .I2(sig_csm_pop_child_cmd),
        .I3(\sig_child_addr_reg_reg_n_0_[6] ),
        .O(\sig_child_addr_cntr_lsh_reg[7]_0 [2]));
  LUT4 #(
    .INIT(16'hF606)) 
    \sig_child_addr_cntr_lsh[4]_i_7 
       (.I0(\gpr1.dout_i_reg[7] [5]),
        .I1(sig_child_addr_cntr_lsh_reg[5]),
        .I2(sig_csm_pop_child_cmd),
        .I3(\sig_child_addr_reg_reg_n_0_[5] ),
        .O(\sig_child_addr_cntr_lsh_reg[7]_0 [1]));
  LUT4 #(
    .INIT(16'hF606)) 
    \sig_child_addr_cntr_lsh[4]_i_8 
       (.I0(\gpr1.dout_i_reg[7] [4]),
        .I1(sig_child_addr_cntr_lsh_reg[4]),
        .I2(sig_csm_pop_child_cmd),
        .I3(\sig_child_addr_reg_reg_n_0_[4] ),
        .O(\sig_child_addr_cntr_lsh_reg[7]_0 [0]));
  LUT3 #(
    .INIT(8'hB8)) 
    \sig_child_addr_cntr_lsh[8]_i_2 
       (.I0(\sig_child_addr_reg_reg_n_0_[11] ),
        .I1(sig_csm_pop_child_cmd),
        .I2(sig_child_addr_cntr_lsh_reg[11]),
        .O(\sig_child_addr_cntr_lsh[8]_i_2_n_0 ));
  LUT3 #(
    .INIT(8'hB8)) 
    \sig_child_addr_cntr_lsh[8]_i_3 
       (.I0(\sig_child_addr_reg_reg_n_0_[10] ),
        .I1(sig_csm_pop_child_cmd),
        .I2(sig_child_addr_cntr_lsh_reg[10]),
        .O(\sig_child_addr_cntr_lsh[8]_i_3_n_0 ));
  LUT3 #(
    .INIT(8'hB8)) 
    \sig_child_addr_cntr_lsh[8]_i_4 
       (.I0(\sig_child_addr_reg_reg_n_0_[9] ),
        .I1(sig_csm_pop_child_cmd),
        .I2(sig_child_addr_cntr_lsh_reg[9]),
        .O(\sig_child_addr_cntr_lsh[8]_i_4_n_0 ));
  LUT3 #(
    .INIT(8'hB8)) 
    \sig_child_addr_cntr_lsh[8]_i_5 
       (.I0(\sig_child_addr_reg_reg_n_0_[8] ),
        .I1(sig_csm_pop_child_cmd),
        .I2(sig_child_addr_cntr_lsh_reg[8]),
        .O(\sig_child_addr_cntr_lsh[8]_i_5_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \sig_child_addr_cntr_lsh_reg[0] 
       (.C(m_axi_s2mm_aclk),
        .CE(\sig_child_addr_cntr_lsh[0]_i_1_n_0 ),
        .D(O[0]),
        .Q(\sig_xfer_addr_reg_reg[1]_0 [0]),
        .R(sig_reset_reg));
  FDRE #(
    .INIT(1'b0)) 
    \sig_child_addr_cntr_lsh_reg[10] 
       (.C(m_axi_s2mm_aclk),
        .CE(\sig_child_addr_cntr_lsh[0]_i_1_n_0 ),
        .D(\sig_child_addr_cntr_lsh_reg[8]_i_1_n_5 ),
        .Q(sig_child_addr_cntr_lsh_reg[10]),
        .R(sig_reset_reg));
  FDRE #(
    .INIT(1'b0)) 
    \sig_child_addr_cntr_lsh_reg[11] 
       (.C(m_axi_s2mm_aclk),
        .CE(\sig_child_addr_cntr_lsh[0]_i_1_n_0 ),
        .D(\sig_child_addr_cntr_lsh_reg[8]_i_1_n_4 ),
        .Q(sig_child_addr_cntr_lsh_reg[11]),
        .R(sig_reset_reg));
  FDRE #(
    .INIT(1'b0)) 
    \sig_child_addr_cntr_lsh_reg[12] 
       (.C(m_axi_s2mm_aclk),
        .CE(\sig_child_addr_cntr_lsh[0]_i_1_n_0 ),
        .D(\sig_child_addr_cntr_lsh_reg[12]_i_1_n_7 ),
        .Q(sig_child_addr_cntr_lsh_reg[12]),
        .R(sig_reset_reg));
  CARRY4 \sig_child_addr_cntr_lsh_reg[12]_i_1 
       (.CI(\sig_child_addr_cntr_lsh_reg[8]_i_1_n_0 ),
        .CO({\NLW_sig_child_addr_cntr_lsh_reg[12]_i_1_CO_UNCONNECTED [3],\sig_child_addr_cntr_lsh_reg[12]_i_1_n_1 ,\sig_child_addr_cntr_lsh_reg[12]_i_1_n_2 ,\sig_child_addr_cntr_lsh_reg[12]_i_1_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O({\sig_child_addr_cntr_lsh_reg[12]_i_1_n_4 ,\sig_child_addr_cntr_lsh_reg[12]_i_1_n_5 ,\sig_child_addr_cntr_lsh_reg[12]_i_1_n_6 ,\sig_child_addr_cntr_lsh_reg[12]_i_1_n_7 }),
        .S({\sig_child_addr_cntr_lsh[12]_i_2_n_0 ,\sig_child_addr_cntr_lsh[12]_i_3_n_0 ,\sig_child_addr_cntr_lsh[12]_i_4_n_0 ,\sig_child_addr_cntr_lsh[12]_i_5_n_0 }));
  FDRE #(
    .INIT(1'b0)) 
    \sig_child_addr_cntr_lsh_reg[13] 
       (.C(m_axi_s2mm_aclk),
        .CE(\sig_child_addr_cntr_lsh[0]_i_1_n_0 ),
        .D(\sig_child_addr_cntr_lsh_reg[12]_i_1_n_6 ),
        .Q(sig_child_addr_cntr_lsh_reg[13]),
        .R(sig_reset_reg));
  FDRE #(
    .INIT(1'b0)) 
    \sig_child_addr_cntr_lsh_reg[14] 
       (.C(m_axi_s2mm_aclk),
        .CE(\sig_child_addr_cntr_lsh[0]_i_1_n_0 ),
        .D(\sig_child_addr_cntr_lsh_reg[12]_i_1_n_5 ),
        .Q(sig_child_addr_cntr_lsh_reg[14]),
        .R(sig_reset_reg));
  FDRE #(
    .INIT(1'b0)) 
    \sig_child_addr_cntr_lsh_reg[15] 
       (.C(m_axi_s2mm_aclk),
        .CE(\sig_child_addr_cntr_lsh[0]_i_1_n_0 ),
        .D(\sig_child_addr_cntr_lsh_reg[12]_i_1_n_4 ),
        .Q(p_1_in),
        .R(sig_reset_reg));
  FDRE #(
    .INIT(1'b0)) 
    \sig_child_addr_cntr_lsh_reg[1] 
       (.C(m_axi_s2mm_aclk),
        .CE(\sig_child_addr_cntr_lsh[0]_i_1_n_0 ),
        .D(O[1]),
        .Q(\sig_xfer_addr_reg_reg[1]_0 [1]),
        .R(sig_reset_reg));
  FDRE #(
    .INIT(1'b0)) 
    \sig_child_addr_cntr_lsh_reg[2] 
       (.C(m_axi_s2mm_aclk),
        .CE(\sig_child_addr_cntr_lsh[0]_i_1_n_0 ),
        .D(O[2]),
        .Q(sig_child_addr_cntr_lsh_reg[2]),
        .R(sig_reset_reg));
  FDRE #(
    .INIT(1'b0)) 
    \sig_child_addr_cntr_lsh_reg[3] 
       (.C(m_axi_s2mm_aclk),
        .CE(\sig_child_addr_cntr_lsh[0]_i_1_n_0 ),
        .D(O[3]),
        .Q(sig_child_addr_cntr_lsh_reg[3]),
        .R(sig_reset_reg));
  FDRE #(
    .INIT(1'b0)) 
    \sig_child_addr_cntr_lsh_reg[4] 
       (.C(m_axi_s2mm_aclk),
        .CE(\sig_child_addr_cntr_lsh[0]_i_1_n_0 ),
        .D(\gpr1.dout_i_reg[6] [0]),
        .Q(sig_child_addr_cntr_lsh_reg[4]),
        .R(sig_reset_reg));
  FDRE #(
    .INIT(1'b0)) 
    \sig_child_addr_cntr_lsh_reg[5] 
       (.C(m_axi_s2mm_aclk),
        .CE(\sig_child_addr_cntr_lsh[0]_i_1_n_0 ),
        .D(\gpr1.dout_i_reg[6] [1]),
        .Q(sig_child_addr_cntr_lsh_reg[5]),
        .R(sig_reset_reg));
  FDRE #(
    .INIT(1'b0)) 
    \sig_child_addr_cntr_lsh_reg[6] 
       (.C(m_axi_s2mm_aclk),
        .CE(\sig_child_addr_cntr_lsh[0]_i_1_n_0 ),
        .D(\gpr1.dout_i_reg[6] [2]),
        .Q(sig_child_addr_cntr_lsh_reg[6]),
        .R(sig_reset_reg));
  FDRE #(
    .INIT(1'b0)) 
    \sig_child_addr_cntr_lsh_reg[7] 
       (.C(m_axi_s2mm_aclk),
        .CE(\sig_child_addr_cntr_lsh[0]_i_1_n_0 ),
        .D(\gpr1.dout_i_reg[6] [3]),
        .Q(sig_child_addr_cntr_lsh_reg[7]),
        .R(sig_reset_reg));
  FDRE #(
    .INIT(1'b0)) 
    \sig_child_addr_cntr_lsh_reg[8] 
       (.C(m_axi_s2mm_aclk),
        .CE(\sig_child_addr_cntr_lsh[0]_i_1_n_0 ),
        .D(\sig_child_addr_cntr_lsh_reg[8]_i_1_n_7 ),
        .Q(sig_child_addr_cntr_lsh_reg[8]),
        .R(sig_reset_reg));
  CARRY4 \sig_child_addr_cntr_lsh_reg[8]_i_1 
       (.CI(CO),
        .CO({\sig_child_addr_cntr_lsh_reg[8]_i_1_n_0 ,\sig_child_addr_cntr_lsh_reg[8]_i_1_n_1 ,\sig_child_addr_cntr_lsh_reg[8]_i_1_n_2 ,\sig_child_addr_cntr_lsh_reg[8]_i_1_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O({\sig_child_addr_cntr_lsh_reg[8]_i_1_n_4 ,\sig_child_addr_cntr_lsh_reg[8]_i_1_n_5 ,\sig_child_addr_cntr_lsh_reg[8]_i_1_n_6 ,\sig_child_addr_cntr_lsh_reg[8]_i_1_n_7 }),
        .S({\sig_child_addr_cntr_lsh[8]_i_2_n_0 ,\sig_child_addr_cntr_lsh[8]_i_3_n_0 ,\sig_child_addr_cntr_lsh[8]_i_4_n_0 ,\sig_child_addr_cntr_lsh[8]_i_5_n_0 }));
  FDRE #(
    .INIT(1'b0)) 
    \sig_child_addr_cntr_lsh_reg[9] 
       (.C(m_axi_s2mm_aclk),
        .CE(\sig_child_addr_cntr_lsh[0]_i_1_n_0 ),
        .D(\sig_child_addr_cntr_lsh_reg[8]_i_1_n_6 ),
        .Q(sig_child_addr_cntr_lsh_reg[9]),
        .R(sig_reset_reg));
  LUT4 #(
    .INIT(16'hEAAA)) 
    \sig_child_addr_cntr_msh[0]_i_1 
       (.I0(sig_csm_pop_child_cmd),
        .I1(sig_child_qual_burst_type),
        .I2(sig_csm_ld_xfer),
        .I3(sig_child_addr_lsh_rollover_reg),
        .O(\sig_child_addr_cntr_msh[0]_i_1_n_0 ));
  LUT3 #(
    .INIT(8'hB8)) 
    \sig_child_addr_cntr_msh[0]_i_3 
       (.I0(data[0]),
        .I1(sig_csm_pop_child_cmd),
        .I2(sig_child_addr_cntr_msh_reg[0]),
        .O(\sig_child_addr_cntr_msh[0]_i_3_n_0 ));
  LUT3 #(
    .INIT(8'hB8)) 
    \sig_child_addr_cntr_msh[0]_i_4 
       (.I0(data[3]),
        .I1(sig_csm_pop_child_cmd),
        .I2(sig_child_addr_cntr_msh_reg[3]),
        .O(\sig_child_addr_cntr_msh[0]_i_4_n_0 ));
  LUT3 #(
    .INIT(8'hB8)) 
    \sig_child_addr_cntr_msh[0]_i_5 
       (.I0(data[2]),
        .I1(sig_csm_pop_child_cmd),
        .I2(sig_child_addr_cntr_msh_reg[2]),
        .O(\sig_child_addr_cntr_msh[0]_i_5_n_0 ));
  LUT3 #(
    .INIT(8'hB8)) 
    \sig_child_addr_cntr_msh[0]_i_6 
       (.I0(data[1]),
        .I1(sig_csm_pop_child_cmd),
        .I2(sig_child_addr_cntr_msh_reg[1]),
        .O(\sig_child_addr_cntr_msh[0]_i_6_n_0 ));
  LUT3 #(
    .INIT(8'hC5)) 
    \sig_child_addr_cntr_msh[0]_i_7 
       (.I0(sig_child_addr_cntr_msh_reg[0]),
        .I1(data[0]),
        .I2(sig_csm_pop_child_cmd),
        .O(\sig_child_addr_cntr_msh[0]_i_7_n_0 ));
  LUT3 #(
    .INIT(8'hB8)) 
    \sig_child_addr_cntr_msh[12]_i_2 
       (.I0(data[15]),
        .I1(sig_csm_pop_child_cmd),
        .I2(sig_child_addr_cntr_msh_reg[15]),
        .O(\sig_child_addr_cntr_msh[12]_i_2_n_0 ));
  LUT3 #(
    .INIT(8'hB8)) 
    \sig_child_addr_cntr_msh[12]_i_3 
       (.I0(data[14]),
        .I1(sig_csm_pop_child_cmd),
        .I2(sig_child_addr_cntr_msh_reg[14]),
        .O(\sig_child_addr_cntr_msh[12]_i_3_n_0 ));
  LUT3 #(
    .INIT(8'hB8)) 
    \sig_child_addr_cntr_msh[12]_i_4 
       (.I0(data[13]),
        .I1(sig_csm_pop_child_cmd),
        .I2(sig_child_addr_cntr_msh_reg[13]),
        .O(\sig_child_addr_cntr_msh[12]_i_4_n_0 ));
  LUT3 #(
    .INIT(8'hB8)) 
    \sig_child_addr_cntr_msh[12]_i_5 
       (.I0(data[12]),
        .I1(sig_csm_pop_child_cmd),
        .I2(sig_child_addr_cntr_msh_reg[12]),
        .O(\sig_child_addr_cntr_msh[12]_i_5_n_0 ));
  LUT3 #(
    .INIT(8'hB8)) 
    \sig_child_addr_cntr_msh[4]_i_2 
       (.I0(data[7]),
        .I1(sig_csm_pop_child_cmd),
        .I2(sig_child_addr_cntr_msh_reg[7]),
        .O(\sig_child_addr_cntr_msh[4]_i_2_n_0 ));
  LUT3 #(
    .INIT(8'hB8)) 
    \sig_child_addr_cntr_msh[4]_i_3 
       (.I0(data[6]),
        .I1(sig_csm_pop_child_cmd),
        .I2(sig_child_addr_cntr_msh_reg[6]),
        .O(\sig_child_addr_cntr_msh[4]_i_3_n_0 ));
  LUT3 #(
    .INIT(8'hB8)) 
    \sig_child_addr_cntr_msh[4]_i_4 
       (.I0(data[5]),
        .I1(sig_csm_pop_child_cmd),
        .I2(sig_child_addr_cntr_msh_reg[5]),
        .O(\sig_child_addr_cntr_msh[4]_i_4_n_0 ));
  LUT3 #(
    .INIT(8'hB8)) 
    \sig_child_addr_cntr_msh[4]_i_5 
       (.I0(data[4]),
        .I1(sig_csm_pop_child_cmd),
        .I2(sig_child_addr_cntr_msh_reg[4]),
        .O(\sig_child_addr_cntr_msh[4]_i_5_n_0 ));
  LUT3 #(
    .INIT(8'hB8)) 
    \sig_child_addr_cntr_msh[8]_i_2 
       (.I0(data[11]),
        .I1(sig_csm_pop_child_cmd),
        .I2(sig_child_addr_cntr_msh_reg[11]),
        .O(\sig_child_addr_cntr_msh[8]_i_2_n_0 ));
  LUT3 #(
    .INIT(8'hB8)) 
    \sig_child_addr_cntr_msh[8]_i_3 
       (.I0(data[10]),
        .I1(sig_csm_pop_child_cmd),
        .I2(sig_child_addr_cntr_msh_reg[10]),
        .O(\sig_child_addr_cntr_msh[8]_i_3_n_0 ));
  LUT3 #(
    .INIT(8'hB8)) 
    \sig_child_addr_cntr_msh[8]_i_4 
       (.I0(data[9]),
        .I1(sig_csm_pop_child_cmd),
        .I2(sig_child_addr_cntr_msh_reg[9]),
        .O(\sig_child_addr_cntr_msh[8]_i_4_n_0 ));
  LUT3 #(
    .INIT(8'hB8)) 
    \sig_child_addr_cntr_msh[8]_i_5 
       (.I0(data[8]),
        .I1(sig_csm_pop_child_cmd),
        .I2(sig_child_addr_cntr_msh_reg[8]),
        .O(\sig_child_addr_cntr_msh[8]_i_5_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \sig_child_addr_cntr_msh_reg[0] 
       (.C(m_axi_s2mm_aclk),
        .CE(\sig_child_addr_cntr_msh[0]_i_1_n_0 ),
        .D(\sig_child_addr_cntr_msh_reg[0]_i_2_n_7 ),
        .Q(sig_child_addr_cntr_msh_reg[0]),
        .R(sig_reset_reg));
  CARRY4 \sig_child_addr_cntr_msh_reg[0]_i_2 
       (.CI(1'b0),
        .CO({\sig_child_addr_cntr_msh_reg[0]_i_2_n_0 ,\sig_child_addr_cntr_msh_reg[0]_i_2_n_1 ,\sig_child_addr_cntr_msh_reg[0]_i_2_n_2 ,\sig_child_addr_cntr_msh_reg[0]_i_2_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,\sig_child_addr_cntr_msh[0]_i_3_n_0 }),
        .O({\sig_child_addr_cntr_msh_reg[0]_i_2_n_4 ,\sig_child_addr_cntr_msh_reg[0]_i_2_n_5 ,\sig_child_addr_cntr_msh_reg[0]_i_2_n_6 ,\sig_child_addr_cntr_msh_reg[0]_i_2_n_7 }),
        .S({\sig_child_addr_cntr_msh[0]_i_4_n_0 ,\sig_child_addr_cntr_msh[0]_i_5_n_0 ,\sig_child_addr_cntr_msh[0]_i_6_n_0 ,\sig_child_addr_cntr_msh[0]_i_7_n_0 }));
  FDRE #(
    .INIT(1'b0)) 
    \sig_child_addr_cntr_msh_reg[10] 
       (.C(m_axi_s2mm_aclk),
        .CE(\sig_child_addr_cntr_msh[0]_i_1_n_0 ),
        .D(\sig_child_addr_cntr_msh_reg[8]_i_1_n_5 ),
        .Q(sig_child_addr_cntr_msh_reg[10]),
        .R(sig_reset_reg));
  FDRE #(
    .INIT(1'b0)) 
    \sig_child_addr_cntr_msh_reg[11] 
       (.C(m_axi_s2mm_aclk),
        .CE(\sig_child_addr_cntr_msh[0]_i_1_n_0 ),
        .D(\sig_child_addr_cntr_msh_reg[8]_i_1_n_4 ),
        .Q(sig_child_addr_cntr_msh_reg[11]),
        .R(sig_reset_reg));
  FDRE #(
    .INIT(1'b0)) 
    \sig_child_addr_cntr_msh_reg[12] 
       (.C(m_axi_s2mm_aclk),
        .CE(\sig_child_addr_cntr_msh[0]_i_1_n_0 ),
        .D(\sig_child_addr_cntr_msh_reg[12]_i_1_n_7 ),
        .Q(sig_child_addr_cntr_msh_reg[12]),
        .R(sig_reset_reg));
  CARRY4 \sig_child_addr_cntr_msh_reg[12]_i_1 
       (.CI(\sig_child_addr_cntr_msh_reg[8]_i_1_n_0 ),
        .CO({\NLW_sig_child_addr_cntr_msh_reg[12]_i_1_CO_UNCONNECTED [3],\sig_child_addr_cntr_msh_reg[12]_i_1_n_1 ,\sig_child_addr_cntr_msh_reg[12]_i_1_n_2 ,\sig_child_addr_cntr_msh_reg[12]_i_1_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O({\sig_child_addr_cntr_msh_reg[12]_i_1_n_4 ,\sig_child_addr_cntr_msh_reg[12]_i_1_n_5 ,\sig_child_addr_cntr_msh_reg[12]_i_1_n_6 ,\sig_child_addr_cntr_msh_reg[12]_i_1_n_7 }),
        .S({\sig_child_addr_cntr_msh[12]_i_2_n_0 ,\sig_child_addr_cntr_msh[12]_i_3_n_0 ,\sig_child_addr_cntr_msh[12]_i_4_n_0 ,\sig_child_addr_cntr_msh[12]_i_5_n_0 }));
  FDRE #(
    .INIT(1'b0)) 
    \sig_child_addr_cntr_msh_reg[13] 
       (.C(m_axi_s2mm_aclk),
        .CE(\sig_child_addr_cntr_msh[0]_i_1_n_0 ),
        .D(\sig_child_addr_cntr_msh_reg[12]_i_1_n_6 ),
        .Q(sig_child_addr_cntr_msh_reg[13]),
        .R(sig_reset_reg));
  FDRE #(
    .INIT(1'b0)) 
    \sig_child_addr_cntr_msh_reg[14] 
       (.C(m_axi_s2mm_aclk),
        .CE(\sig_child_addr_cntr_msh[0]_i_1_n_0 ),
        .D(\sig_child_addr_cntr_msh_reg[12]_i_1_n_5 ),
        .Q(sig_child_addr_cntr_msh_reg[14]),
        .R(sig_reset_reg));
  FDRE #(
    .INIT(1'b0)) 
    \sig_child_addr_cntr_msh_reg[15] 
       (.C(m_axi_s2mm_aclk),
        .CE(\sig_child_addr_cntr_msh[0]_i_1_n_0 ),
        .D(\sig_child_addr_cntr_msh_reg[12]_i_1_n_4 ),
        .Q(sig_child_addr_cntr_msh_reg[15]),
        .R(sig_reset_reg));
  FDRE #(
    .INIT(1'b0)) 
    \sig_child_addr_cntr_msh_reg[1] 
       (.C(m_axi_s2mm_aclk),
        .CE(\sig_child_addr_cntr_msh[0]_i_1_n_0 ),
        .D(\sig_child_addr_cntr_msh_reg[0]_i_2_n_6 ),
        .Q(sig_child_addr_cntr_msh_reg[1]),
        .R(sig_reset_reg));
  FDRE #(
    .INIT(1'b0)) 
    \sig_child_addr_cntr_msh_reg[2] 
       (.C(m_axi_s2mm_aclk),
        .CE(\sig_child_addr_cntr_msh[0]_i_1_n_0 ),
        .D(\sig_child_addr_cntr_msh_reg[0]_i_2_n_5 ),
        .Q(sig_child_addr_cntr_msh_reg[2]),
        .R(sig_reset_reg));
  FDRE #(
    .INIT(1'b0)) 
    \sig_child_addr_cntr_msh_reg[3] 
       (.C(m_axi_s2mm_aclk),
        .CE(\sig_child_addr_cntr_msh[0]_i_1_n_0 ),
        .D(\sig_child_addr_cntr_msh_reg[0]_i_2_n_4 ),
        .Q(sig_child_addr_cntr_msh_reg[3]),
        .R(sig_reset_reg));
  FDRE #(
    .INIT(1'b0)) 
    \sig_child_addr_cntr_msh_reg[4] 
       (.C(m_axi_s2mm_aclk),
        .CE(\sig_child_addr_cntr_msh[0]_i_1_n_0 ),
        .D(\sig_child_addr_cntr_msh_reg[4]_i_1_n_7 ),
        .Q(sig_child_addr_cntr_msh_reg[4]),
        .R(sig_reset_reg));
  CARRY4 \sig_child_addr_cntr_msh_reg[4]_i_1 
       (.CI(\sig_child_addr_cntr_msh_reg[0]_i_2_n_0 ),
        .CO({\sig_child_addr_cntr_msh_reg[4]_i_1_n_0 ,\sig_child_addr_cntr_msh_reg[4]_i_1_n_1 ,\sig_child_addr_cntr_msh_reg[4]_i_1_n_2 ,\sig_child_addr_cntr_msh_reg[4]_i_1_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O({\sig_child_addr_cntr_msh_reg[4]_i_1_n_4 ,\sig_child_addr_cntr_msh_reg[4]_i_1_n_5 ,\sig_child_addr_cntr_msh_reg[4]_i_1_n_6 ,\sig_child_addr_cntr_msh_reg[4]_i_1_n_7 }),
        .S({\sig_child_addr_cntr_msh[4]_i_2_n_0 ,\sig_child_addr_cntr_msh[4]_i_3_n_0 ,\sig_child_addr_cntr_msh[4]_i_4_n_0 ,\sig_child_addr_cntr_msh[4]_i_5_n_0 }));
  FDRE #(
    .INIT(1'b0)) 
    \sig_child_addr_cntr_msh_reg[5] 
       (.C(m_axi_s2mm_aclk),
        .CE(\sig_child_addr_cntr_msh[0]_i_1_n_0 ),
        .D(\sig_child_addr_cntr_msh_reg[4]_i_1_n_6 ),
        .Q(sig_child_addr_cntr_msh_reg[5]),
        .R(sig_reset_reg));
  FDRE #(
    .INIT(1'b0)) 
    \sig_child_addr_cntr_msh_reg[6] 
       (.C(m_axi_s2mm_aclk),
        .CE(\sig_child_addr_cntr_msh[0]_i_1_n_0 ),
        .D(\sig_child_addr_cntr_msh_reg[4]_i_1_n_5 ),
        .Q(sig_child_addr_cntr_msh_reg[6]),
        .R(sig_reset_reg));
  FDRE #(
    .INIT(1'b0)) 
    \sig_child_addr_cntr_msh_reg[7] 
       (.C(m_axi_s2mm_aclk),
        .CE(\sig_child_addr_cntr_msh[0]_i_1_n_0 ),
        .D(\sig_child_addr_cntr_msh_reg[4]_i_1_n_4 ),
        .Q(sig_child_addr_cntr_msh_reg[7]),
        .R(sig_reset_reg));
  FDRE #(
    .INIT(1'b0)) 
    \sig_child_addr_cntr_msh_reg[8] 
       (.C(m_axi_s2mm_aclk),
        .CE(\sig_child_addr_cntr_msh[0]_i_1_n_0 ),
        .D(\sig_child_addr_cntr_msh_reg[8]_i_1_n_7 ),
        .Q(sig_child_addr_cntr_msh_reg[8]),
        .R(sig_reset_reg));
  CARRY4 \sig_child_addr_cntr_msh_reg[8]_i_1 
       (.CI(\sig_child_addr_cntr_msh_reg[4]_i_1_n_0 ),
        .CO({\sig_child_addr_cntr_msh_reg[8]_i_1_n_0 ,\sig_child_addr_cntr_msh_reg[8]_i_1_n_1 ,\sig_child_addr_cntr_msh_reg[8]_i_1_n_2 ,\sig_child_addr_cntr_msh_reg[8]_i_1_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O({\sig_child_addr_cntr_msh_reg[8]_i_1_n_4 ,\sig_child_addr_cntr_msh_reg[8]_i_1_n_5 ,\sig_child_addr_cntr_msh_reg[8]_i_1_n_6 ,\sig_child_addr_cntr_msh_reg[8]_i_1_n_7 }),
        .S({\sig_child_addr_cntr_msh[8]_i_2_n_0 ,\sig_child_addr_cntr_msh[8]_i_3_n_0 ,\sig_child_addr_cntr_msh[8]_i_4_n_0 ,\sig_child_addr_cntr_msh[8]_i_5_n_0 }));
  FDRE #(
    .INIT(1'b0)) 
    \sig_child_addr_cntr_msh_reg[9] 
       (.C(m_axi_s2mm_aclk),
        .CE(\sig_child_addr_cntr_msh[0]_i_1_n_0 ),
        .D(\sig_child_addr_cntr_msh_reg[8]_i_1_n_6 ),
        .Q(sig_child_addr_cntr_msh_reg[9]),
        .R(sig_reset_reg));
  LUT2 #(
    .INIT(4'h2)) 
    sig_child_addr_lsh_rollover_reg_i_1
       (.I0(p_1_in),
        .I1(sig_predict_child_addr_lsh),
        .O(sig_child_addr_lsh_rollover_reg_i_1_n_0));
  LUT1 #(
    .INIT(2'h2)) 
    sig_child_addr_lsh_rollover_reg_i_10
       (.I0(sig_child_addr_cntr_lsh_reg[10]),
        .O(sig_child_addr_lsh_rollover_reg_i_10_n_0));
  LUT1 #(
    .INIT(2'h2)) 
    sig_child_addr_lsh_rollover_reg_i_11
       (.I0(sig_child_addr_cntr_lsh_reg[9]),
        .O(sig_child_addr_lsh_rollover_reg_i_11_n_0));
  LUT1 #(
    .INIT(2'h2)) 
    sig_child_addr_lsh_rollover_reg_i_12
       (.I0(sig_child_addr_cntr_lsh_reg[8]),
        .O(sig_child_addr_lsh_rollover_reg_i_12_n_0));
  LUT1 #(
    .INIT(2'h2)) 
    sig_child_addr_lsh_rollover_reg_i_14
       (.I0(sig_child_addr_cntr_lsh_reg[7]),
        .O(sig_child_addr_lsh_rollover_reg_i_14_n_0));
  LUT2 #(
    .INIT(4'h6)) 
    sig_child_addr_lsh_rollover_reg_i_15
       (.I0(sig_child_addr_cntr_lsh_reg[6]),
        .I1(\gpr1.dout_i_reg[7] [6]),
        .O(sig_child_addr_lsh_rollover_reg_i_15_n_0));
  LUT2 #(
    .INIT(4'h6)) 
    sig_child_addr_lsh_rollover_reg_i_16
       (.I0(sig_child_addr_cntr_lsh_reg[5]),
        .I1(\gpr1.dout_i_reg[7] [5]),
        .O(sig_child_addr_lsh_rollover_reg_i_16_n_0));
  LUT2 #(
    .INIT(4'h6)) 
    sig_child_addr_lsh_rollover_reg_i_17
       (.I0(sig_child_addr_cntr_lsh_reg[4]),
        .I1(\gpr1.dout_i_reg[7] [4]),
        .O(sig_child_addr_lsh_rollover_reg_i_17_n_0));
  LUT2 #(
    .INIT(4'h6)) 
    sig_child_addr_lsh_rollover_reg_i_18
       (.I0(sig_child_addr_cntr_lsh_reg[3]),
        .I1(\gpr1.dout_i_reg[7] [3]),
        .O(sig_child_addr_lsh_rollover_reg_i_18_n_0));
  LUT2 #(
    .INIT(4'h6)) 
    sig_child_addr_lsh_rollover_reg_i_19
       (.I0(sig_child_addr_cntr_lsh_reg[2]),
        .I1(\gpr1.dout_i_reg[7] [2]),
        .O(sig_child_addr_lsh_rollover_reg_i_19_n_0));
  LUT2 #(
    .INIT(4'h6)) 
    sig_child_addr_lsh_rollover_reg_i_20
       (.I0(\sig_xfer_addr_reg_reg[1]_0 [1]),
        .I1(\gpr1.dout_i_reg[7] [1]),
        .O(sig_child_addr_lsh_rollover_reg_i_20_n_0));
  LUT2 #(
    .INIT(4'h6)) 
    sig_child_addr_lsh_rollover_reg_i_21
       (.I0(\sig_xfer_addr_reg_reg[1]_0 [0]),
        .I1(\gpr1.dout_i_reg[7] [0]),
        .O(sig_child_addr_lsh_rollover_reg_i_21_n_0));
  LUT1 #(
    .INIT(2'h2)) 
    sig_child_addr_lsh_rollover_reg_i_4
       (.I0(p_1_in),
        .O(sig_child_addr_lsh_rollover_reg_i_4_n_0));
  LUT1 #(
    .INIT(2'h2)) 
    sig_child_addr_lsh_rollover_reg_i_5
       (.I0(sig_child_addr_cntr_lsh_reg[14]),
        .O(sig_child_addr_lsh_rollover_reg_i_5_n_0));
  LUT1 #(
    .INIT(2'h2)) 
    sig_child_addr_lsh_rollover_reg_i_6
       (.I0(sig_child_addr_cntr_lsh_reg[13]),
        .O(sig_child_addr_lsh_rollover_reg_i_6_n_0));
  LUT1 #(
    .INIT(2'h2)) 
    sig_child_addr_lsh_rollover_reg_i_7
       (.I0(sig_child_addr_cntr_lsh_reg[12]),
        .O(sig_child_addr_lsh_rollover_reg_i_7_n_0));
  LUT1 #(
    .INIT(2'h2)) 
    sig_child_addr_lsh_rollover_reg_i_9
       (.I0(sig_child_addr_cntr_lsh_reg[11]),
        .O(sig_child_addr_lsh_rollover_reg_i_9_n_0));
  FDRE #(
    .INIT(1'b0)) 
    sig_child_addr_lsh_rollover_reg_reg
       (.C(m_axi_s2mm_aclk),
        .CE(1'b1),
        .D(sig_child_addr_lsh_rollover_reg_i_1_n_0),
        .Q(sig_child_addr_lsh_rollover_reg),
        .R(sig_reset_reg));
  CARRY4 sig_child_addr_lsh_rollover_reg_reg_i_13
       (.CI(1'b0),
        .CO({sig_child_addr_lsh_rollover_reg_reg_i_13_n_0,sig_child_addr_lsh_rollover_reg_reg_i_13_n_1,sig_child_addr_lsh_rollover_reg_reg_i_13_n_2,sig_child_addr_lsh_rollover_reg_reg_i_13_n_3}),
        .CYINIT(1'b0),
        .DI({sig_child_addr_cntr_lsh_reg[3:2],\sig_xfer_addr_reg_reg[1]_0 }),
        .O(NLW_sig_child_addr_lsh_rollover_reg_reg_i_13_O_UNCONNECTED[3:0]),
        .S({sig_child_addr_lsh_rollover_reg_i_18_n_0,sig_child_addr_lsh_rollover_reg_i_19_n_0,sig_child_addr_lsh_rollover_reg_i_20_n_0,sig_child_addr_lsh_rollover_reg_i_21_n_0}));
  CARRY4 sig_child_addr_lsh_rollover_reg_reg_i_2
       (.CI(sig_child_addr_lsh_rollover_reg_reg_i_3_n_0),
        .CO({NLW_sig_child_addr_lsh_rollover_reg_reg_i_2_CO_UNCONNECTED[3],sig_child_addr_lsh_rollover_reg_reg_i_2_n_1,sig_child_addr_lsh_rollover_reg_reg_i_2_n_2,sig_child_addr_lsh_rollover_reg_reg_i_2_n_3}),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O({sig_predict_child_addr_lsh,NLW_sig_child_addr_lsh_rollover_reg_reg_i_2_O_UNCONNECTED[2:0]}),
        .S({sig_child_addr_lsh_rollover_reg_i_4_n_0,sig_child_addr_lsh_rollover_reg_i_5_n_0,sig_child_addr_lsh_rollover_reg_i_6_n_0,sig_child_addr_lsh_rollover_reg_i_7_n_0}));
  CARRY4 sig_child_addr_lsh_rollover_reg_reg_i_3
       (.CI(sig_child_addr_lsh_rollover_reg_reg_i_8_n_0),
        .CO({sig_child_addr_lsh_rollover_reg_reg_i_3_n_0,sig_child_addr_lsh_rollover_reg_reg_i_3_n_1,sig_child_addr_lsh_rollover_reg_reg_i_3_n_2,sig_child_addr_lsh_rollover_reg_reg_i_3_n_3}),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(NLW_sig_child_addr_lsh_rollover_reg_reg_i_3_O_UNCONNECTED[3:0]),
        .S({sig_child_addr_lsh_rollover_reg_i_9_n_0,sig_child_addr_lsh_rollover_reg_i_10_n_0,sig_child_addr_lsh_rollover_reg_i_11_n_0,sig_child_addr_lsh_rollover_reg_i_12_n_0}));
  CARRY4 sig_child_addr_lsh_rollover_reg_reg_i_8
       (.CI(sig_child_addr_lsh_rollover_reg_reg_i_13_n_0),
        .CO({sig_child_addr_lsh_rollover_reg_reg_i_8_n_0,sig_child_addr_lsh_rollover_reg_reg_i_8_n_1,sig_child_addr_lsh_rollover_reg_reg_i_8_n_2,sig_child_addr_lsh_rollover_reg_reg_i_8_n_3}),
        .CYINIT(1'b0),
        .DI({1'b0,sig_child_addr_cntr_lsh_reg[6:4]}),
        .O(NLW_sig_child_addr_lsh_rollover_reg_reg_i_8_O_UNCONNECTED[3:0]),
        .S({sig_child_addr_lsh_rollover_reg_i_14_n_0,sig_child_addr_lsh_rollover_reg_i_15_n_0,sig_child_addr_lsh_rollover_reg_i_16_n_0,sig_child_addr_lsh_rollover_reg_i_17_n_0}));
  LUT2 #(
    .INIT(4'hE)) 
    \sig_child_addr_reg[31]_i_1 
       (.I0(sig_reset_reg),
        .I1(sig_csm_pop_child_cmd),
        .O(sig_child_tag_reg0));
  FDRE #(
    .INIT(1'b0)) 
    \sig_child_addr_reg_reg[0] 
       (.C(m_axi_s2mm_aclk),
        .CE(sig_psm_ld_chcmd_reg),
        .D(sig_input_addr_reg[0]),
        .Q(\sig_child_addr_reg_reg_n_0_[0] ),
        .R(sig_child_tag_reg0));
  FDRE #(
    .INIT(1'b0)) 
    \sig_child_addr_reg_reg[10] 
       (.C(m_axi_s2mm_aclk),
        .CE(sig_psm_ld_chcmd_reg),
        .D(sig_input_addr_reg[10]),
        .Q(\sig_child_addr_reg_reg_n_0_[10] ),
        .R(sig_child_tag_reg0));
  FDRE #(
    .INIT(1'b0)) 
    \sig_child_addr_reg_reg[11] 
       (.C(m_axi_s2mm_aclk),
        .CE(sig_psm_ld_chcmd_reg),
        .D(sig_input_addr_reg[11]),
        .Q(\sig_child_addr_reg_reg_n_0_[11] ),
        .R(sig_child_tag_reg0));
  FDRE #(
    .INIT(1'b0)) 
    \sig_child_addr_reg_reg[12] 
       (.C(m_axi_s2mm_aclk),
        .CE(sig_psm_ld_chcmd_reg),
        .D(sig_input_addr_reg[12]),
        .Q(\sig_child_addr_reg_reg_n_0_[12] ),
        .R(sig_child_tag_reg0));
  FDRE #(
    .INIT(1'b0)) 
    \sig_child_addr_reg_reg[13] 
       (.C(m_axi_s2mm_aclk),
        .CE(sig_psm_ld_chcmd_reg),
        .D(sig_input_addr_reg[13]),
        .Q(\sig_child_addr_reg_reg_n_0_[13] ),
        .R(sig_child_tag_reg0));
  FDRE #(
    .INIT(1'b0)) 
    \sig_child_addr_reg_reg[14] 
       (.C(m_axi_s2mm_aclk),
        .CE(sig_psm_ld_chcmd_reg),
        .D(sig_input_addr_reg[14]),
        .Q(\sig_child_addr_reg_reg_n_0_[14] ),
        .R(sig_child_tag_reg0));
  FDRE #(
    .INIT(1'b0)) 
    \sig_child_addr_reg_reg[15] 
       (.C(m_axi_s2mm_aclk),
        .CE(sig_psm_ld_chcmd_reg),
        .D(sig_input_addr_reg[15]),
        .Q(\sig_child_addr_reg_reg_n_0_[15] ),
        .R(sig_child_tag_reg0));
  FDRE #(
    .INIT(1'b0)) 
    \sig_child_addr_reg_reg[16] 
       (.C(m_axi_s2mm_aclk),
        .CE(sig_psm_ld_chcmd_reg),
        .D(sig_input_addr_reg[16]),
        .Q(data[0]),
        .R(sig_child_tag_reg0));
  FDRE #(
    .INIT(1'b0)) 
    \sig_child_addr_reg_reg[17] 
       (.C(m_axi_s2mm_aclk),
        .CE(sig_psm_ld_chcmd_reg),
        .D(sig_input_addr_reg[17]),
        .Q(data[1]),
        .R(sig_child_tag_reg0));
  FDRE #(
    .INIT(1'b0)) 
    \sig_child_addr_reg_reg[18] 
       (.C(m_axi_s2mm_aclk),
        .CE(sig_psm_ld_chcmd_reg),
        .D(sig_input_addr_reg[18]),
        .Q(data[2]),
        .R(sig_child_tag_reg0));
  FDRE #(
    .INIT(1'b0)) 
    \sig_child_addr_reg_reg[19] 
       (.C(m_axi_s2mm_aclk),
        .CE(sig_psm_ld_chcmd_reg),
        .D(sig_input_addr_reg[19]),
        .Q(data[3]),
        .R(sig_child_tag_reg0));
  FDRE #(
    .INIT(1'b0)) 
    \sig_child_addr_reg_reg[1] 
       (.C(m_axi_s2mm_aclk),
        .CE(sig_psm_ld_chcmd_reg),
        .D(sig_input_addr_reg[1]),
        .Q(\sig_child_addr_reg_reg_n_0_[1] ),
        .R(sig_child_tag_reg0));
  FDRE #(
    .INIT(1'b0)) 
    \sig_child_addr_reg_reg[20] 
       (.C(m_axi_s2mm_aclk),
        .CE(sig_psm_ld_chcmd_reg),
        .D(sig_input_addr_reg[20]),
        .Q(data[4]),
        .R(sig_child_tag_reg0));
  FDRE #(
    .INIT(1'b0)) 
    \sig_child_addr_reg_reg[21] 
       (.C(m_axi_s2mm_aclk),
        .CE(sig_psm_ld_chcmd_reg),
        .D(sig_input_addr_reg[21]),
        .Q(data[5]),
        .R(sig_child_tag_reg0));
  FDRE #(
    .INIT(1'b0)) 
    \sig_child_addr_reg_reg[22] 
       (.C(m_axi_s2mm_aclk),
        .CE(sig_psm_ld_chcmd_reg),
        .D(sig_input_addr_reg[22]),
        .Q(data[6]),
        .R(sig_child_tag_reg0));
  FDRE #(
    .INIT(1'b0)) 
    \sig_child_addr_reg_reg[23] 
       (.C(m_axi_s2mm_aclk),
        .CE(sig_psm_ld_chcmd_reg),
        .D(sig_input_addr_reg[23]),
        .Q(data[7]),
        .R(sig_child_tag_reg0));
  FDRE #(
    .INIT(1'b0)) 
    \sig_child_addr_reg_reg[24] 
       (.C(m_axi_s2mm_aclk),
        .CE(sig_psm_ld_chcmd_reg),
        .D(sig_input_addr_reg[24]),
        .Q(data[8]),
        .R(sig_child_tag_reg0));
  FDRE #(
    .INIT(1'b0)) 
    \sig_child_addr_reg_reg[25] 
       (.C(m_axi_s2mm_aclk),
        .CE(sig_psm_ld_chcmd_reg),
        .D(sig_input_addr_reg[25]),
        .Q(data[9]),
        .R(sig_child_tag_reg0));
  FDRE #(
    .INIT(1'b0)) 
    \sig_child_addr_reg_reg[26] 
       (.C(m_axi_s2mm_aclk),
        .CE(sig_psm_ld_chcmd_reg),
        .D(sig_input_addr_reg[26]),
        .Q(data[10]),
        .R(sig_child_tag_reg0));
  FDRE #(
    .INIT(1'b0)) 
    \sig_child_addr_reg_reg[27] 
       (.C(m_axi_s2mm_aclk),
        .CE(sig_psm_ld_chcmd_reg),
        .D(sig_input_addr_reg[27]),
        .Q(data[11]),
        .R(sig_child_tag_reg0));
  FDRE #(
    .INIT(1'b0)) 
    \sig_child_addr_reg_reg[28] 
       (.C(m_axi_s2mm_aclk),
        .CE(sig_psm_ld_chcmd_reg),
        .D(sig_input_addr_reg[28]),
        .Q(data[12]),
        .R(sig_child_tag_reg0));
  FDRE #(
    .INIT(1'b0)) 
    \sig_child_addr_reg_reg[29] 
       (.C(m_axi_s2mm_aclk),
        .CE(sig_psm_ld_chcmd_reg),
        .D(sig_input_addr_reg[29]),
        .Q(data[13]),
        .R(sig_child_tag_reg0));
  FDRE #(
    .INIT(1'b0)) 
    \sig_child_addr_reg_reg[2] 
       (.C(m_axi_s2mm_aclk),
        .CE(sig_psm_ld_chcmd_reg),
        .D(sig_input_addr_reg[2]),
        .Q(\sig_child_addr_reg_reg_n_0_[2] ),
        .R(sig_child_tag_reg0));
  FDRE #(
    .INIT(1'b0)) 
    \sig_child_addr_reg_reg[30] 
       (.C(m_axi_s2mm_aclk),
        .CE(sig_psm_ld_chcmd_reg),
        .D(sig_input_addr_reg[30]),
        .Q(data[14]),
        .R(sig_child_tag_reg0));
  FDRE #(
    .INIT(1'b0)) 
    \sig_child_addr_reg_reg[31] 
       (.C(m_axi_s2mm_aclk),
        .CE(sig_psm_ld_chcmd_reg),
        .D(sig_input_addr_reg[31]),
        .Q(data[15]),
        .R(sig_child_tag_reg0));
  FDRE #(
    .INIT(1'b0)) 
    \sig_child_addr_reg_reg[3] 
       (.C(m_axi_s2mm_aclk),
        .CE(sig_psm_ld_chcmd_reg),
        .D(sig_input_addr_reg[3]),
        .Q(\sig_child_addr_reg_reg_n_0_[3] ),
        .R(sig_child_tag_reg0));
  FDRE #(
    .INIT(1'b0)) 
    \sig_child_addr_reg_reg[4] 
       (.C(m_axi_s2mm_aclk),
        .CE(sig_psm_ld_chcmd_reg),
        .D(sig_input_addr_reg[4]),
        .Q(\sig_child_addr_reg_reg_n_0_[4] ),
        .R(sig_child_tag_reg0));
  FDRE #(
    .INIT(1'b0)) 
    \sig_child_addr_reg_reg[5] 
       (.C(m_axi_s2mm_aclk),
        .CE(sig_psm_ld_chcmd_reg),
        .D(sig_input_addr_reg[5]),
        .Q(\sig_child_addr_reg_reg_n_0_[5] ),
        .R(sig_child_tag_reg0));
  FDRE #(
    .INIT(1'b0)) 
    \sig_child_addr_reg_reg[6] 
       (.C(m_axi_s2mm_aclk),
        .CE(sig_psm_ld_chcmd_reg),
        .D(sig_input_addr_reg[6]),
        .Q(\sig_child_addr_reg_reg_n_0_[6] ),
        .R(sig_child_tag_reg0));
  FDRE #(
    .INIT(1'b0)) 
    \sig_child_addr_reg_reg[7] 
       (.C(m_axi_s2mm_aclk),
        .CE(sig_psm_ld_chcmd_reg),
        .D(sig_input_addr_reg[7]),
        .Q(\sig_child_addr_reg_reg_n_0_[7] ),
        .R(sig_child_tag_reg0));
  FDRE #(
    .INIT(1'b0)) 
    \sig_child_addr_reg_reg[8] 
       (.C(m_axi_s2mm_aclk),
        .CE(sig_psm_ld_chcmd_reg),
        .D(sig_input_addr_reg[8]),
        .Q(\sig_child_addr_reg_reg_n_0_[8] ),
        .R(sig_child_tag_reg0));
  FDRE #(
    .INIT(1'b0)) 
    \sig_child_addr_reg_reg[9] 
       (.C(m_axi_s2mm_aclk),
        .CE(sig_psm_ld_chcmd_reg),
        .D(sig_input_addr_reg[9]),
        .Q(\sig_child_addr_reg_reg_n_0_[9] ),
        .R(sig_child_tag_reg0));
  FDRE #(
    .INIT(1'b0)) 
    sig_child_burst_type_reg_reg
       (.C(m_axi_s2mm_aclk),
        .CE(sig_psm_ld_chcmd_reg),
        .D(sig_input_burst_type_reg),
        .Q(sig_child_burst_type_reg),
        .R(sig_child_tag_reg0));
  FDRE #(
    .INIT(1'b0)) 
    sig_child_cmd_reg_full_reg
       (.C(m_axi_s2mm_aclk),
        .CE(sig_psm_ld_chcmd_reg),
        .D(sig_psm_ld_chcmd_reg),
        .Q(sig_child_cmd_reg_full),
        .R(sig_child_tag_reg0));
  FDRE #(
    .INIT(1'b0)) 
    sig_child_error_reg_reg
       (.C(m_axi_s2mm_aclk),
        .CE(sig_psm_ld_chcmd_reg),
        .D(p_10_out),
        .Q(sig_child_error_reg),
        .R(sig_child_tag_reg0));
  (* SOFT_HLUTNM = "soft_lutpair233" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    sig_child_qual_burst_type_i_1
       (.I0(sig_child_burst_type_reg),
        .I1(sig_csm_pop_child_cmd),
        .I2(sig_child_qual_burst_type),
        .O(sig_child_qual_burst_type_i_1_n_0));
  FDRE #(
    .INIT(1'b0)) 
    sig_child_qual_burst_type_reg
       (.C(m_axi_s2mm_aclk),
        .CE(1'b1),
        .D(sig_child_qual_burst_type_i_1_n_0),
        .Q(sig_child_qual_burst_type),
        .R(sig_reset_reg));
  (* SOFT_HLUTNM = "soft_lutpair233" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    sig_child_qual_error_reg_i_1
       (.I0(sig_child_error_reg),
        .I1(sig_csm_pop_child_cmd),
        .I2(sig_child_qual_error_reg),
        .O(sig_child_qual_error_reg_i_1_n_0));
  FDRE #(
    .INIT(1'b0)) 
    sig_child_qual_error_reg_reg
       (.C(m_axi_s2mm_aclk),
        .CE(1'b1),
        .D(sig_child_qual_error_reg_i_1_n_0),
        .Q(sig_child_qual_error_reg),
        .R(sig_reset_reg));
  LUT6 #(
    .INIT(64'h0000000000E2E2E2)) 
    sig_child_qual_first_of_2_i_1
       (.I0(sig_child_qual_first_of_2),
        .I1(sig_csm_pop_child_cmd),
        .I2(sig_needed_2_realign_cmds),
        .I3(p_32_out),
        .I4(\gpr1.dout_i_reg[7] [7]),
        .I5(sig_reset_reg),
        .O(sig_child_qual_first_of_2_i_1_n_0));
  FDRE #(
    .INIT(1'b0)) 
    sig_child_qual_first_of_2_reg
       (.C(m_axi_s2mm_aclk),
        .CE(1'b1),
        .D(sig_child_qual_first_of_2_i_1_n_0),
        .Q(sig_child_qual_first_of_2),
        .R(1'b0));
  LUT5 #(
    .INIT(32'h0000CFAA)) 
    sig_cmd2addr_valid_i_1
       (.I0(sig_csm_ld_xfer),
        .I1(FIFO_Full_reg_1),
        .I2(sig_inhibit_rdy_n_1),
        .I3(p_22_out),
        .I4(sig_reset_reg),
        .O(sig_cmd2addr_valid_i_1_n_0));
  FDRE #(
    .INIT(1'b0)) 
    sig_cmd2addr_valid_reg
       (.C(m_axi_s2mm_aclk),
        .CE(1'b1),
        .D(sig_cmd2addr_valid_i_1_n_0),
        .Q(p_22_out),
        .R(1'b0));
  LUT5 #(
    .INIT(32'h0000CFAA)) 
    sig_cmd2data_valid_i_1
       (.I0(sig_csm_ld_xfer),
        .I1(FIFO_Full_reg_0),
        .I2(sig_inhibit_rdy_n_0),
        .I3(p_11_out),
        .I4(sig_reset_reg),
        .O(sig_cmd2data_valid_i_1_n_0));
  FDRE #(
    .INIT(1'b0)) 
    sig_cmd2data_valid_reg
       (.C(m_axi_s2mm_aclk),
        .CE(1'b1),
        .D(sig_cmd2data_valid_i_1_n_0),
        .Q(p_11_out),
        .R(1'b0));
  LUT5 #(
    .INIT(32'h00010008)) 
    sig_csm_ld_xfer_i_1
       (.I0(sig_csm_state[2]),
        .I1(sig_csm_state[0]),
        .I2(p_22_out),
        .I3(p_11_out),
        .I4(sig_csm_state[1]),
        .O(sig_csm_ld_xfer_ns));
  FDRE #(
    .INIT(1'b0)) 
    sig_csm_ld_xfer_reg
       (.C(m_axi_s2mm_aclk),
        .CE(1'b1),
        .D(sig_csm_ld_xfer_ns),
        .Q(sig_csm_ld_xfer),
        .R(sig_reset_reg));
  LUT4 #(
    .INIT(16'h0400)) 
    sig_csm_pop_child_cmd_i_1
       (.I0(sig_csm_state[2]),
        .I1(sig_csm_state[0]),
        .I2(sig_csm_state[1]),
        .I3(sig_child_cmd_reg_full),
        .O(sig_csm_pop_child_cmd_ns));
  FDRE #(
    .INIT(1'b0)) 
    sig_csm_pop_child_cmd_reg
       (.C(m_axi_s2mm_aclk),
        .CE(1'b1),
        .D(sig_csm_pop_child_cmd_ns),
        .Q(sig_csm_pop_child_cmd),
        .R(sig_reset_reg));
  LUT5 #(
    .INIT(32'h01000000)) 
    sig_csm_pop_sf_fifo_i_1
       (.I0(sig_csm_state[1]),
        .I1(p_11_out),
        .I2(p_22_out),
        .I3(sig_csm_state[0]),
        .I4(sig_csm_state[2]),
        .O(sig_csm_pop_sf_fifo_ns));
  FDRE #(
    .INIT(1'b0)) 
    sig_csm_pop_sf_fifo_reg
       (.C(m_axi_s2mm_aclk),
        .CE(1'b1),
        .D(sig_csm_pop_sf_fifo_ns),
        .Q(p_32_out),
        .R(sig_reset_reg));
  LUT4 #(
    .INIT(16'h00F2)) 
    sig_first_realigner_cmd_i_1
       (.I0(sig_first_realigner_cmd),
        .I1(sig_psm_ld_realigner_reg),
        .I2(sig_input_burst_type_reg_i_2_n_0),
        .I3(sig_reset_reg),
        .O(sig_first_realigner_cmd_i_1_n_0));
  FDRE #(
    .INIT(1'b0)) 
    sig_first_realigner_cmd_reg
       (.C(m_axi_s2mm_aclk),
        .CE(1'b1),
        .D(sig_first_realigner_cmd_i_1_n_0),
        .Q(sig_first_realigner_cmd),
        .R(1'b0));
  (* KEEP = "yes" *) 
  (* equivalent_register_removal = "no" *) 
  FDRE #(
    .INIT(1'b0)) 
    \sig_input_addr_reg_reg[0] 
       (.C(m_axi_s2mm_aclk),
        .CE(sig_input_burst_type_reg_i_2_n_0),
        .D(Q[15]),
        .Q(sig_input_addr_reg[0]),
        .R(sig_input_cache_type_reg0));
  (* KEEP = "yes" *) 
  (* equivalent_register_removal = "no" *) 
  FDRE #(
    .INIT(1'b0)) 
    \sig_input_addr_reg_reg[10] 
       (.C(m_axi_s2mm_aclk),
        .CE(sig_input_burst_type_reg_i_2_n_0),
        .D(Q[25]),
        .Q(sig_input_addr_reg[10]),
        .R(sig_input_cache_type_reg0));
  (* KEEP = "yes" *) 
  (* equivalent_register_removal = "no" *) 
  FDRE #(
    .INIT(1'b0)) 
    \sig_input_addr_reg_reg[11] 
       (.C(m_axi_s2mm_aclk),
        .CE(sig_input_burst_type_reg_i_2_n_0),
        .D(Q[26]),
        .Q(sig_input_addr_reg[11]),
        .R(sig_input_cache_type_reg0));
  (* KEEP = "yes" *) 
  (* equivalent_register_removal = "no" *) 
  FDRE #(
    .INIT(1'b0)) 
    \sig_input_addr_reg_reg[12] 
       (.C(m_axi_s2mm_aclk),
        .CE(sig_input_burst_type_reg_i_2_n_0),
        .D(Q[27]),
        .Q(sig_input_addr_reg[12]),
        .R(sig_input_cache_type_reg0));
  (* KEEP = "yes" *) 
  (* equivalent_register_removal = "no" *) 
  FDRE #(
    .INIT(1'b0)) 
    \sig_input_addr_reg_reg[13] 
       (.C(m_axi_s2mm_aclk),
        .CE(sig_input_burst_type_reg_i_2_n_0),
        .D(Q[28]),
        .Q(sig_input_addr_reg[13]),
        .R(sig_input_cache_type_reg0));
  (* KEEP = "yes" *) 
  (* equivalent_register_removal = "no" *) 
  FDRE #(
    .INIT(1'b0)) 
    \sig_input_addr_reg_reg[14] 
       (.C(m_axi_s2mm_aclk),
        .CE(sig_input_burst_type_reg_i_2_n_0),
        .D(Q[29]),
        .Q(sig_input_addr_reg[14]),
        .R(sig_input_cache_type_reg0));
  (* KEEP = "yes" *) 
  (* equivalent_register_removal = "no" *) 
  FDRE #(
    .INIT(1'b0)) 
    \sig_input_addr_reg_reg[15] 
       (.C(m_axi_s2mm_aclk),
        .CE(sig_input_burst_type_reg_i_2_n_0),
        .D(Q[30]),
        .Q(sig_input_addr_reg[15]),
        .R(sig_input_cache_type_reg0));
  (* KEEP = "yes" *) 
  (* equivalent_register_removal = "no" *) 
  FDRE #(
    .INIT(1'b0)) 
    \sig_input_addr_reg_reg[16] 
       (.C(m_axi_s2mm_aclk),
        .CE(sig_input_burst_type_reg_i_2_n_0),
        .D(Q[31]),
        .Q(sig_input_addr_reg[16]),
        .R(sig_input_cache_type_reg0));
  (* KEEP = "yes" *) 
  (* equivalent_register_removal = "no" *) 
  FDRE #(
    .INIT(1'b0)) 
    \sig_input_addr_reg_reg[17] 
       (.C(m_axi_s2mm_aclk),
        .CE(sig_input_burst_type_reg_i_2_n_0),
        .D(Q[32]),
        .Q(sig_input_addr_reg[17]),
        .R(sig_input_cache_type_reg0));
  (* KEEP = "yes" *) 
  (* equivalent_register_removal = "no" *) 
  FDRE #(
    .INIT(1'b0)) 
    \sig_input_addr_reg_reg[18] 
       (.C(m_axi_s2mm_aclk),
        .CE(sig_input_burst_type_reg_i_2_n_0),
        .D(Q[33]),
        .Q(sig_input_addr_reg[18]),
        .R(sig_input_cache_type_reg0));
  (* KEEP = "yes" *) 
  (* equivalent_register_removal = "no" *) 
  FDRE #(
    .INIT(1'b0)) 
    \sig_input_addr_reg_reg[19] 
       (.C(m_axi_s2mm_aclk),
        .CE(sig_input_burst_type_reg_i_2_n_0),
        .D(Q[34]),
        .Q(sig_input_addr_reg[19]),
        .R(sig_input_cache_type_reg0));
  (* KEEP = "yes" *) 
  (* equivalent_register_removal = "no" *) 
  FDRE #(
    .INIT(1'b0)) 
    \sig_input_addr_reg_reg[1] 
       (.C(m_axi_s2mm_aclk),
        .CE(sig_input_burst_type_reg_i_2_n_0),
        .D(Q[16]),
        .Q(sig_input_addr_reg[1]),
        .R(sig_input_cache_type_reg0));
  (* KEEP = "yes" *) 
  (* equivalent_register_removal = "no" *) 
  FDRE #(
    .INIT(1'b0)) 
    \sig_input_addr_reg_reg[20] 
       (.C(m_axi_s2mm_aclk),
        .CE(sig_input_burst_type_reg_i_2_n_0),
        .D(Q[35]),
        .Q(sig_input_addr_reg[20]),
        .R(sig_input_cache_type_reg0));
  (* KEEP = "yes" *) 
  (* equivalent_register_removal = "no" *) 
  FDRE #(
    .INIT(1'b0)) 
    \sig_input_addr_reg_reg[21] 
       (.C(m_axi_s2mm_aclk),
        .CE(sig_input_burst_type_reg_i_2_n_0),
        .D(Q[36]),
        .Q(sig_input_addr_reg[21]),
        .R(sig_input_cache_type_reg0));
  (* KEEP = "yes" *) 
  (* equivalent_register_removal = "no" *) 
  FDRE #(
    .INIT(1'b0)) 
    \sig_input_addr_reg_reg[22] 
       (.C(m_axi_s2mm_aclk),
        .CE(sig_input_burst_type_reg_i_2_n_0),
        .D(Q[37]),
        .Q(sig_input_addr_reg[22]),
        .R(sig_input_cache_type_reg0));
  (* KEEP = "yes" *) 
  (* equivalent_register_removal = "no" *) 
  FDRE #(
    .INIT(1'b0)) 
    \sig_input_addr_reg_reg[23] 
       (.C(m_axi_s2mm_aclk),
        .CE(sig_input_burst_type_reg_i_2_n_0),
        .D(Q[38]),
        .Q(sig_input_addr_reg[23]),
        .R(sig_input_cache_type_reg0));
  (* KEEP = "yes" *) 
  (* equivalent_register_removal = "no" *) 
  FDRE #(
    .INIT(1'b0)) 
    \sig_input_addr_reg_reg[24] 
       (.C(m_axi_s2mm_aclk),
        .CE(sig_input_burst_type_reg_i_2_n_0),
        .D(Q[39]),
        .Q(sig_input_addr_reg[24]),
        .R(sig_input_cache_type_reg0));
  (* KEEP = "yes" *) 
  (* equivalent_register_removal = "no" *) 
  FDRE #(
    .INIT(1'b0)) 
    \sig_input_addr_reg_reg[25] 
       (.C(m_axi_s2mm_aclk),
        .CE(sig_input_burst_type_reg_i_2_n_0),
        .D(Q[40]),
        .Q(sig_input_addr_reg[25]),
        .R(sig_input_cache_type_reg0));
  (* KEEP = "yes" *) 
  (* equivalent_register_removal = "no" *) 
  FDRE #(
    .INIT(1'b0)) 
    \sig_input_addr_reg_reg[26] 
       (.C(m_axi_s2mm_aclk),
        .CE(sig_input_burst_type_reg_i_2_n_0),
        .D(Q[41]),
        .Q(sig_input_addr_reg[26]),
        .R(sig_input_cache_type_reg0));
  (* KEEP = "yes" *) 
  (* equivalent_register_removal = "no" *) 
  FDRE #(
    .INIT(1'b0)) 
    \sig_input_addr_reg_reg[27] 
       (.C(m_axi_s2mm_aclk),
        .CE(sig_input_burst_type_reg_i_2_n_0),
        .D(Q[42]),
        .Q(sig_input_addr_reg[27]),
        .R(sig_input_cache_type_reg0));
  (* KEEP = "yes" *) 
  (* equivalent_register_removal = "no" *) 
  FDRE #(
    .INIT(1'b0)) 
    \sig_input_addr_reg_reg[28] 
       (.C(m_axi_s2mm_aclk),
        .CE(sig_input_burst_type_reg_i_2_n_0),
        .D(Q[43]),
        .Q(sig_input_addr_reg[28]),
        .R(sig_input_cache_type_reg0));
  (* KEEP = "yes" *) 
  (* equivalent_register_removal = "no" *) 
  FDRE #(
    .INIT(1'b0)) 
    \sig_input_addr_reg_reg[29] 
       (.C(m_axi_s2mm_aclk),
        .CE(sig_input_burst_type_reg_i_2_n_0),
        .D(Q[44]),
        .Q(sig_input_addr_reg[29]),
        .R(sig_input_cache_type_reg0));
  (* KEEP = "yes" *) 
  (* equivalent_register_removal = "no" *) 
  FDRE #(
    .INIT(1'b0)) 
    \sig_input_addr_reg_reg[2] 
       (.C(m_axi_s2mm_aclk),
        .CE(sig_input_burst_type_reg_i_2_n_0),
        .D(Q[17]),
        .Q(sig_input_addr_reg[2]),
        .R(sig_input_cache_type_reg0));
  (* KEEP = "yes" *) 
  (* equivalent_register_removal = "no" *) 
  FDRE #(
    .INIT(1'b0)) 
    \sig_input_addr_reg_reg[30] 
       (.C(m_axi_s2mm_aclk),
        .CE(sig_input_burst_type_reg_i_2_n_0),
        .D(Q[45]),
        .Q(sig_input_addr_reg[30]),
        .R(sig_input_cache_type_reg0));
  (* KEEP = "yes" *) 
  (* equivalent_register_removal = "no" *) 
  FDRE #(
    .INIT(1'b0)) 
    \sig_input_addr_reg_reg[31] 
       (.C(m_axi_s2mm_aclk),
        .CE(sig_input_burst_type_reg_i_2_n_0),
        .D(Q[46]),
        .Q(sig_input_addr_reg[31]),
        .R(sig_input_cache_type_reg0));
  (* KEEP = "yes" *) 
  (* equivalent_register_removal = "no" *) 
  FDRE #(
    .INIT(1'b0)) 
    \sig_input_addr_reg_reg[3] 
       (.C(m_axi_s2mm_aclk),
        .CE(sig_input_burst_type_reg_i_2_n_0),
        .D(Q[18]),
        .Q(sig_input_addr_reg[3]),
        .R(sig_input_cache_type_reg0));
  (* KEEP = "yes" *) 
  (* equivalent_register_removal = "no" *) 
  FDRE #(
    .INIT(1'b0)) 
    \sig_input_addr_reg_reg[4] 
       (.C(m_axi_s2mm_aclk),
        .CE(sig_input_burst_type_reg_i_2_n_0),
        .D(Q[19]),
        .Q(sig_input_addr_reg[4]),
        .R(sig_input_cache_type_reg0));
  (* KEEP = "yes" *) 
  (* equivalent_register_removal = "no" *) 
  FDRE #(
    .INIT(1'b0)) 
    \sig_input_addr_reg_reg[5] 
       (.C(m_axi_s2mm_aclk),
        .CE(sig_input_burst_type_reg_i_2_n_0),
        .D(Q[20]),
        .Q(sig_input_addr_reg[5]),
        .R(sig_input_cache_type_reg0));
  (* KEEP = "yes" *) 
  (* equivalent_register_removal = "no" *) 
  FDRE #(
    .INIT(1'b0)) 
    \sig_input_addr_reg_reg[6] 
       (.C(m_axi_s2mm_aclk),
        .CE(sig_input_burst_type_reg_i_2_n_0),
        .D(Q[21]),
        .Q(sig_input_addr_reg[6]),
        .R(sig_input_cache_type_reg0));
  (* KEEP = "yes" *) 
  (* equivalent_register_removal = "no" *) 
  FDRE #(
    .INIT(1'b0)) 
    \sig_input_addr_reg_reg[7] 
       (.C(m_axi_s2mm_aclk),
        .CE(sig_input_burst_type_reg_i_2_n_0),
        .D(Q[22]),
        .Q(sig_input_addr_reg[7]),
        .R(sig_input_cache_type_reg0));
  (* KEEP = "yes" *) 
  (* equivalent_register_removal = "no" *) 
  FDRE #(
    .INIT(1'b0)) 
    \sig_input_addr_reg_reg[8] 
       (.C(m_axi_s2mm_aclk),
        .CE(sig_input_burst_type_reg_i_2_n_0),
        .D(Q[23]),
        .Q(sig_input_addr_reg[8]),
        .R(sig_input_cache_type_reg0));
  (* KEEP = "yes" *) 
  (* equivalent_register_removal = "no" *) 
  FDRE #(
    .INIT(1'b0)) 
    \sig_input_addr_reg_reg[9] 
       (.C(m_axi_s2mm_aclk),
        .CE(sig_input_burst_type_reg_i_2_n_0),
        .D(Q[24]),
        .Q(sig_input_addr_reg[9]),
        .R(sig_input_cache_type_reg0));
  LUT2 #(
    .INIT(4'hE)) 
    sig_input_burst_type_reg_i_1__0
       (.I0(sig_reset_reg),
        .I1(sig_psm_pop_input_cmd),
        .O(sig_input_cache_type_reg0));
  LUT4 #(
    .INIT(16'h0020)) 
    sig_input_burst_type_reg_i_2
       (.I0(sig_input_reg_empty),
        .I1(sig_psm_halt),
        .I2(sig_cmd2mstr_cmd_valid),
        .I3(p_10_out),
        .O(sig_input_burst_type_reg_i_2_n_0));
  FDRE #(
    .INIT(1'b0)) 
    sig_input_burst_type_reg_reg
       (.C(m_axi_s2mm_aclk),
        .CE(sig_input_burst_type_reg_i_2_n_0),
        .D(Q[14]),
        .Q(sig_input_burst_type_reg),
        .R(sig_input_cache_type_reg0));
  FDSE #(
    .INIT(1'b0)) 
    sig_input_reg_empty_reg
       (.C(m_axi_s2mm_aclk),
        .CE(sig_input_burst_type_reg_i_2_n_0),
        .D(1'b0),
        .Q(sig_input_reg_empty),
        .S(sig_input_cache_type_reg0));
  FDRE #(
    .INIT(1'b0)) 
    sig_mmap_reset_reg_reg
       (.C(m_axi_s2mm_aclk),
        .CE(1'b1),
        .D(sig_stream_rst),
        .Q(sig_reset_reg),
        .R(1'b0));
  LUT1 #(
    .INIT(2'h1)) 
    sig_needed_2_realign_cmds_i_1
       (.I0(sig_skip_align2mbaa_s_h),
        .O(sig_needed_2_realign_cmds_i_1_n_0));
  FDRE #(
    .INIT(1'b0)) 
    sig_needed_2_realign_cmds_reg
       (.C(m_axi_s2mm_aclk),
        .CE(sig_psm_ld_chcmd_reg),
        .D(sig_needed_2_realign_cmds_i_1_n_0),
        .Q(sig_needed_2_realign_cmds),
        .R(sig_child_tag_reg0));
  LUT2 #(
    .INIT(4'h1)) 
    sig_psm_halt_i_1
       (.I0(sig_psm_state[0]),
        .I1(sig_psm_state[1]),
        .O(sig_psm_halt_ns));
  FDSE #(
    .INIT(1'b0)) 
    sig_psm_halt_reg
       (.C(m_axi_s2mm_aclk),
        .CE(1'b1),
        .D(sig_psm_halt_ns),
        .Q(sig_psm_halt),
        .S(sig_reset_reg));
  LUT4 #(
    .INIT(16'h1000)) 
    sig_psm_ld_chcmd_reg_i_1
       (.I0(sig_child_cmd_reg_full),
        .I1(sig_psm_state[2]),
        .I2(sig_psm_state[0]),
        .I3(sig_psm_state[1]),
        .O(sig_psm_ld_chcmd_reg_ns));
  FDRE #(
    .INIT(1'b0)) 
    sig_psm_ld_chcmd_reg_reg
       (.C(m_axi_s2mm_aclk),
        .CE(1'b1),
        .D(sig_psm_ld_chcmd_reg_ns),
        .Q(sig_psm_ld_chcmd_reg),
        .R(sig_reset_reg));
  LUT4 #(
    .INIT(16'h0820)) 
    sig_psm_ld_realigner_reg_i_1
       (.I0(sig_realign_reg_empty),
        .I1(sig_psm_state[2]),
        .I2(sig_psm_state[1]),
        .I3(sig_psm_state[0]),
        .O(sig_psm_ld_realigner_reg_ns));
  FDRE #(
    .INIT(1'b0)) 
    sig_psm_ld_realigner_reg_reg
       (.C(m_axi_s2mm_aclk),
        .CE(1'b1),
        .D(sig_psm_ld_realigner_reg_ns),
        .Q(sig_psm_ld_realigner_reg),
        .R(sig_reset_reg));
  LUT5 #(
    .INIT(32'hAA800080)) 
    sig_psm_pop_input_cmd_i_1
       (.I0(sig_psm_state[0]),
        .I1(sig_realign_reg_empty),
        .I2(sig_psm_state[2]),
        .I3(sig_psm_state[1]),
        .I4(sig_psm_pop_input_cmd_i_2_n_0),
        .O(sig_psm_pop_input_cmd_ns));
  LUT6 #(
    .INIT(64'h0000000000005444)) 
    sig_psm_pop_input_cmd_i_2
       (.I0(sig_child_cmd_reg_full),
        .I1(sig_skip_align2mbaa_s_h),
        .I2(sig_skip_align2mbaa),
        .I3(sig_first_realigner_cmd),
        .I4(p_10_out),
        .I5(sig_psm_state[2]),
        .O(sig_psm_pop_input_cmd_i_2_n_0));
  FDRE #(
    .INIT(1'b0)) 
    sig_psm_pop_input_cmd_reg
       (.C(m_axi_s2mm_aclk),
        .CE(1'b1),
        .D(sig_psm_pop_input_cmd_ns),
        .Q(sig_psm_pop_input_cmd),
        .R(sig_reset_reg));
  FDRE #(
    .INIT(1'b0)) 
    \sig_realign_btt_reg_reg[0] 
       (.C(m_axi_s2mm_aclk),
        .CE(sig_psm_ld_realigner_reg),
        .D(sig_realigner_btt2[0]),
        .Q(sig_sm_pop_cmd_fifo_reg[0]),
        .R(sig_realign_tag_reg0));
  FDRE #(
    .INIT(1'b0)) 
    \sig_realign_btt_reg_reg[10] 
       (.C(m_axi_s2mm_aclk),
        .CE(sig_psm_ld_realigner_reg),
        .D(sig_realigner_btt2[10]),
        .Q(sig_sm_pop_cmd_fifo_reg[10]),
        .R(sig_realign_tag_reg0));
  FDRE #(
    .INIT(1'b0)) 
    \sig_realign_btt_reg_reg[11] 
       (.C(m_axi_s2mm_aclk),
        .CE(sig_psm_ld_realigner_reg),
        .D(sig_realigner_btt2[11]),
        .Q(sig_sm_pop_cmd_fifo_reg[11]),
        .R(sig_realign_tag_reg0));
  FDRE #(
    .INIT(1'b0)) 
    \sig_realign_btt_reg_reg[12] 
       (.C(m_axi_s2mm_aclk),
        .CE(sig_psm_ld_realigner_reg),
        .D(sig_realigner_btt2[12]),
        .Q(sig_sm_pop_cmd_fifo_reg[12]),
        .R(sig_realign_tag_reg0));
  FDRE #(
    .INIT(1'b0)) 
    \sig_realign_btt_reg_reg[13] 
       (.C(m_axi_s2mm_aclk),
        .CE(sig_psm_ld_realigner_reg),
        .D(sig_realigner_btt2[13]),
        .Q(sig_sm_pop_cmd_fifo_reg[13]),
        .R(sig_realign_tag_reg0));
  FDRE #(
    .INIT(1'b0)) 
    \sig_realign_btt_reg_reg[1] 
       (.C(m_axi_s2mm_aclk),
        .CE(sig_psm_ld_realigner_reg),
        .D(sig_realigner_btt2[1]),
        .Q(sig_sm_pop_cmd_fifo_reg[1]),
        .R(sig_realign_tag_reg0));
  FDRE #(
    .INIT(1'b0)) 
    \sig_realign_btt_reg_reg[2] 
       (.C(m_axi_s2mm_aclk),
        .CE(sig_psm_ld_realigner_reg),
        .D(sig_realigner_btt2[2]),
        .Q(sig_sm_pop_cmd_fifo_reg[2]),
        .R(sig_realign_tag_reg0));
  FDRE #(
    .INIT(1'b0)) 
    \sig_realign_btt_reg_reg[3] 
       (.C(m_axi_s2mm_aclk),
        .CE(sig_psm_ld_realigner_reg),
        .D(sig_realigner_btt2[3]),
        .Q(sig_sm_pop_cmd_fifo_reg[3]),
        .R(sig_realign_tag_reg0));
  FDRE #(
    .INIT(1'b0)) 
    \sig_realign_btt_reg_reg[4] 
       (.C(m_axi_s2mm_aclk),
        .CE(sig_psm_ld_realigner_reg),
        .D(sig_realigner_btt2[4]),
        .Q(sig_sm_pop_cmd_fifo_reg[4]),
        .R(sig_realign_tag_reg0));
  FDRE #(
    .INIT(1'b0)) 
    \sig_realign_btt_reg_reg[5] 
       (.C(m_axi_s2mm_aclk),
        .CE(sig_psm_ld_realigner_reg),
        .D(sig_realigner_btt2[5]),
        .Q(sig_sm_pop_cmd_fifo_reg[5]),
        .R(sig_realign_tag_reg0));
  FDRE #(
    .INIT(1'b0)) 
    \sig_realign_btt_reg_reg[6] 
       (.C(m_axi_s2mm_aclk),
        .CE(sig_psm_ld_realigner_reg),
        .D(sig_realigner_btt2[6]),
        .Q(sig_sm_pop_cmd_fifo_reg[6]),
        .R(sig_realign_tag_reg0));
  FDRE #(
    .INIT(1'b0)) 
    \sig_realign_btt_reg_reg[7] 
       (.C(m_axi_s2mm_aclk),
        .CE(sig_psm_ld_realigner_reg),
        .D(sig_realigner_btt2[7]),
        .Q(sig_sm_pop_cmd_fifo_reg[7]),
        .R(sig_realign_tag_reg0));
  FDRE #(
    .INIT(1'b0)) 
    \sig_realign_btt_reg_reg[8] 
       (.C(m_axi_s2mm_aclk),
        .CE(sig_psm_ld_realigner_reg),
        .D(sig_realigner_btt2[8]),
        .Q(sig_sm_pop_cmd_fifo_reg[8]),
        .R(sig_realign_tag_reg0));
  FDRE #(
    .INIT(1'b0)) 
    \sig_realign_btt_reg_reg[9] 
       (.C(m_axi_s2mm_aclk),
        .CE(sig_psm_ld_realigner_reg),
        .D(sig_realigner_btt2[9]),
        .Q(sig_sm_pop_cmd_fifo_reg[9]),
        .R(sig_realign_tag_reg0));
  FDRE #(
    .INIT(1'b0)) 
    sig_realign_calc_err_reg_reg
       (.C(m_axi_s2mm_aclk),
        .CE(sig_psm_ld_realigner_reg),
        .D(p_10_out),
        .Q(sig_sm_pop_cmd_fifo_reg[15]),
        .R(sig_realign_tag_reg0));
  LUT3 #(
    .INIT(8'hFB)) 
    sig_realign_cmd_cmplt_reg_i_1
       (.I0(sig_skip_align2mbaa),
        .I1(sig_first_realigner_cmd),
        .I2(p_10_out),
        .O(sig_realign_cmd_cmplt_reg_i_1_n_0));
  FDRE #(
    .INIT(1'b0)) 
    sig_realign_cmd_cmplt_reg_reg
       (.C(m_axi_s2mm_aclk),
        .CE(sig_psm_ld_realigner_reg),
        .D(sig_realign_cmd_cmplt_reg_i_1_n_0),
        .Q(sig_sm_pop_cmd_fifo_reg[14]),
        .R(sig_realign_tag_reg0));
  FDSE #(
    .INIT(1'b0)) 
    sig_realign_reg_empty_reg
       (.C(m_axi_s2mm_aclk),
        .CE(sig_psm_ld_realigner_reg),
        .D(1'b0),
        .Q(sig_realign_reg_empty),
        .S(sig_realign_tag_reg0));
  LUT5 #(
    .INIT(32'hAAAAAEAA)) 
    sig_realign_reg_full_i_1
       (.I0(sig_reset_reg),
        .I1(p_9_out),
        .I2(sig_psm_ld_realigner_reg),
        .I3(sig_inhibit_rdy_n),
        .I4(FIFO_Full_reg),
        .O(sig_realign_tag_reg0));
  FDRE #(
    .INIT(1'b0)) 
    sig_realign_reg_full_reg
       (.C(m_axi_s2mm_aclk),
        .CE(sig_psm_ld_realigner_reg),
        .D(sig_psm_ld_realigner_reg),
        .Q(p_9_out),
        .R(sig_realign_tag_reg0));
  LUT5 #(
    .INIT(32'hAEFF0400)) 
    \sig_realigner_btt2[0]_i_1 
       (.I0(sig_realign_btt_cntr_decr1__0),
        .I1(sig_input_addr_reg[0]),
        .I2(sig_addr_aligned__4),
        .I3(\sig_realigner_btt2[13]_i_3_n_0 ),
        .I4(sig_btt_residue_slice[0]),
        .O(sig_realigner_btt[0]));
  (* SOFT_HLUTNM = "soft_lutpair234" *) 
  LUT2 #(
    .INIT(4'h4)) 
    \sig_realigner_btt2[10]_i_1 
       (.I0(\sig_realigner_btt2[13]_i_3_n_0 ),
        .I1(\sig_btt_cntr_reg_n_0_[10] ),
        .O(sig_realigner_btt[10]));
  (* SOFT_HLUTNM = "soft_lutpair235" *) 
  LUT2 #(
    .INIT(4'h4)) 
    \sig_realigner_btt2[11]_i_1 
       (.I0(\sig_realigner_btt2[13]_i_3_n_0 ),
        .I1(\sig_btt_cntr_reg_n_0_[11] ),
        .O(sig_realigner_btt[11]));
  (* SOFT_HLUTNM = "soft_lutpair236" *) 
  LUT2 #(
    .INIT(4'h4)) 
    \sig_realigner_btt2[12]_i_1 
       (.I0(\sig_realigner_btt2[13]_i_3_n_0 ),
        .I1(\sig_btt_cntr_reg_n_0_[12] ),
        .O(sig_realigner_btt[12]));
  LUT3 #(
    .INIT(8'hEA)) 
    \sig_realigner_btt2[13]_i_1 
       (.I0(sig_reset_reg),
        .I1(\sig_realigner_btt2[13]_i_3_n_0 ),
        .I2(sig_realign_btt_cntr_decr1__0),
        .O(\sig_realigner_btt2[13]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair236" *) 
  LUT2 #(
    .INIT(4'h4)) 
    \sig_realigner_btt2[13]_i_2 
       (.I0(\sig_realigner_btt2[13]_i_3_n_0 ),
        .I1(\sig_btt_cntr_reg_n_0_[13] ),
        .O(sig_realigner_btt[13]));
  (* SOFT_HLUTNM = "soft_lutpair232" *) 
  LUT2 #(
    .INIT(4'h2)) 
    \sig_realigner_btt2[13]_i_3 
       (.I0(sig_first_realigner_cmd),
        .I1(sig_skip_align2mbaa),
        .O(\sig_realigner_btt2[13]_i_3_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair232" *) 
  LUT4 #(
    .INIT(16'hA800)) 
    \sig_realigner_btt2[13]_i_4 
       (.I0(\FSM_sequential_sig_psm_state[2]_i_4_n_0 ),
        .I1(sig_btt_lt_b2mbaa2),
        .I2(sig_btt_eq_b2mbaa2),
        .I3(sig_first_realigner_cmd),
        .O(sig_realign_btt_cntr_decr1__0));
  LUT6 #(
    .INIT(64'hAABEFFFF00140000)) 
    \sig_realigner_btt2[1]_i_1 
       (.I0(sig_realign_btt_cntr_decr1__0),
        .I1(sig_input_addr_reg[1]),
        .I2(sig_input_addr_reg[0]),
        .I3(sig_addr_aligned__4),
        .I4(\sig_realigner_btt2[13]_i_3_n_0 ),
        .I5(sig_btt_residue_slice[1]),
        .O(sig_realigner_btt[1]));
  LUT6 #(
    .INIT(64'h0000000000000001)) 
    \sig_realigner_btt2[1]_i_2 
       (.I0(sig_input_addr_reg[5]),
        .I1(sig_input_addr_reg[4]),
        .I2(sig_input_addr_reg[1]),
        .I3(sig_input_addr_reg[0]),
        .I4(sig_input_addr_reg[3]),
        .I5(sig_input_addr_reg[2]),
        .O(sig_addr_aligned__4));
  LUT4 #(
    .INIT(16'hEF40)) 
    \sig_realigner_btt2[2]_i_1 
       (.I0(sig_realign_btt_cntr_decr1__0),
        .I1(sig_bytes_to_mbaa[2]),
        .I2(\sig_realigner_btt2[13]_i_3_n_0 ),
        .I3(sig_btt_residue_slice[2]),
        .O(sig_realigner_btt[2]));
  LUT3 #(
    .INIT(8'h56)) 
    \sig_realigner_btt2[2]_i_2 
       (.I0(sig_input_addr_reg[2]),
        .I1(sig_input_addr_reg[0]),
        .I2(sig_input_addr_reg[1]),
        .O(sig_bytes_to_mbaa[2]));
  LUT4 #(
    .INIT(16'hEF40)) 
    \sig_realigner_btt2[3]_i_1 
       (.I0(sig_realign_btt_cntr_decr1__0),
        .I1(sig_bytes_to_mbaa[3]),
        .I2(\sig_realigner_btt2[13]_i_3_n_0 ),
        .I3(sig_btt_residue_slice[3]),
        .O(sig_realigner_btt[3]));
  LUT4 #(
    .INIT(16'h3336)) 
    \sig_realigner_btt2[3]_i_2 
       (.I0(sig_input_addr_reg[2]),
        .I1(sig_input_addr_reg[3]),
        .I2(sig_input_addr_reg[0]),
        .I3(sig_input_addr_reg[1]),
        .O(sig_bytes_to_mbaa[3]));
  LUT4 #(
    .INIT(16'hEF40)) 
    \sig_realigner_btt2[4]_i_1 
       (.I0(sig_realign_btt_cntr_decr1__0),
        .I1(sig_bytes_to_mbaa[4]),
        .I2(\sig_realigner_btt2[13]_i_3_n_0 ),
        .I3(sig_btt_residue_slice[4]),
        .O(sig_realigner_btt[4]));
  LUT5 #(
    .INIT(32'h0001FFFE)) 
    \sig_realigner_btt2[4]_i_2 
       (.I0(sig_input_addr_reg[2]),
        .I1(sig_input_addr_reg[3]),
        .I2(sig_input_addr_reg[0]),
        .I3(sig_input_addr_reg[1]),
        .I4(sig_input_addr_reg[4]),
        .O(sig_bytes_to_mbaa[4]));
  LUT4 #(
    .INIT(16'hEF40)) 
    \sig_realigner_btt2[5]_i_1 
       (.I0(sig_realign_btt_cntr_decr1__0),
        .I1(sig_bytes_to_mbaa[5]),
        .I2(\sig_realigner_btt2[13]_i_3_n_0 ),
        .I3(sig_btt_residue_slice[5]),
        .O(sig_realigner_btt[5]));
  LUT6 #(
    .INIT(64'h00000001FFFFFFFE)) 
    \sig_realigner_btt2[5]_i_2 
       (.I0(sig_input_addr_reg[2]),
        .I1(sig_input_addr_reg[3]),
        .I2(sig_input_addr_reg[0]),
        .I3(sig_input_addr_reg[1]),
        .I4(sig_input_addr_reg[4]),
        .I5(sig_input_addr_reg[5]),
        .O(sig_bytes_to_mbaa[5]));
  LUT4 #(
    .INIT(16'hEF40)) 
    \sig_realigner_btt2[6]_i_1 
       (.I0(sig_realign_btt_cntr_decr1__0),
        .I1(sig_bytes_to_mbaa__0),
        .I2(\sig_realigner_btt2[13]_i_3_n_0 ),
        .I3(sig_btt_residue_slice[6]),
        .O(sig_realigner_btt[6]));
  LUT6 #(
    .INIT(64'h0000000000000001)) 
    \sig_realigner_btt2[6]_i_2 
       (.I0(sig_input_addr_reg[2]),
        .I1(sig_input_addr_reg[3]),
        .I2(sig_input_addr_reg[0]),
        .I3(sig_input_addr_reg[1]),
        .I4(sig_input_addr_reg[4]),
        .I5(sig_input_addr_reg[5]),
        .O(sig_bytes_to_mbaa__0));
  (* SOFT_HLUTNM = "soft_lutpair234" *) 
  LUT2 #(
    .INIT(4'h4)) 
    \sig_realigner_btt2[7]_i_1 
       (.I0(\sig_realigner_btt2[13]_i_3_n_0 ),
        .I1(\sig_btt_cntr_reg_n_0_[7] ),
        .O(sig_realigner_btt[7]));
  (* SOFT_HLUTNM = "soft_lutpair235" *) 
  LUT2 #(
    .INIT(4'h4)) 
    \sig_realigner_btt2[8]_i_1 
       (.I0(\sig_realigner_btt2[13]_i_3_n_0 ),
        .I1(\sig_btt_cntr_reg_n_0_[8] ),
        .O(sig_realigner_btt[8]));
  (* SOFT_HLUTNM = "soft_lutpair231" *) 
  LUT2 #(
    .INIT(4'h4)) 
    \sig_realigner_btt2[9]_i_1 
       (.I0(\sig_realigner_btt2[13]_i_3_n_0 ),
        .I1(\sig_btt_cntr_reg_n_0_[9] ),
        .O(sig_realigner_btt[9]));
  FDRE #(
    .INIT(1'b0)) 
    \sig_realigner_btt2_reg[0] 
       (.C(m_axi_s2mm_aclk),
        .CE(1'b1),
        .D(sig_realigner_btt[0]),
        .Q(sig_realigner_btt2[0]),
        .R(sig_reset_reg));
  FDRE #(
    .INIT(1'b0)) 
    \sig_realigner_btt2_reg[10] 
       (.C(m_axi_s2mm_aclk),
        .CE(1'b1),
        .D(sig_realigner_btt[10]),
        .Q(sig_realigner_btt2[10]),
        .R(\sig_realigner_btt2[13]_i_1_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \sig_realigner_btt2_reg[11] 
       (.C(m_axi_s2mm_aclk),
        .CE(1'b1),
        .D(sig_realigner_btt[11]),
        .Q(sig_realigner_btt2[11]),
        .R(\sig_realigner_btt2[13]_i_1_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \sig_realigner_btt2_reg[12] 
       (.C(m_axi_s2mm_aclk),
        .CE(1'b1),
        .D(sig_realigner_btt[12]),
        .Q(sig_realigner_btt2[12]),
        .R(\sig_realigner_btt2[13]_i_1_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \sig_realigner_btt2_reg[13] 
       (.C(m_axi_s2mm_aclk),
        .CE(1'b1),
        .D(sig_realigner_btt[13]),
        .Q(sig_realigner_btt2[13]),
        .R(\sig_realigner_btt2[13]_i_1_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \sig_realigner_btt2_reg[1] 
       (.C(m_axi_s2mm_aclk),
        .CE(1'b1),
        .D(sig_realigner_btt[1]),
        .Q(sig_realigner_btt2[1]),
        .R(sig_reset_reg));
  FDRE #(
    .INIT(1'b0)) 
    \sig_realigner_btt2_reg[2] 
       (.C(m_axi_s2mm_aclk),
        .CE(1'b1),
        .D(sig_realigner_btt[2]),
        .Q(sig_realigner_btt2[2]),
        .R(sig_reset_reg));
  FDRE #(
    .INIT(1'b0)) 
    \sig_realigner_btt2_reg[3] 
       (.C(m_axi_s2mm_aclk),
        .CE(1'b1),
        .D(sig_realigner_btt[3]),
        .Q(sig_realigner_btt2[3]),
        .R(sig_reset_reg));
  FDRE #(
    .INIT(1'b0)) 
    \sig_realigner_btt2_reg[4] 
       (.C(m_axi_s2mm_aclk),
        .CE(1'b1),
        .D(sig_realigner_btt[4]),
        .Q(sig_realigner_btt2[4]),
        .R(sig_reset_reg));
  FDRE #(
    .INIT(1'b0)) 
    \sig_realigner_btt2_reg[5] 
       (.C(m_axi_s2mm_aclk),
        .CE(1'b1),
        .D(sig_realigner_btt[5]),
        .Q(sig_realigner_btt2[5]),
        .R(sig_reset_reg));
  FDRE #(
    .INIT(1'b0)) 
    \sig_realigner_btt2_reg[6] 
       (.C(m_axi_s2mm_aclk),
        .CE(1'b1),
        .D(sig_realigner_btt[6]),
        .Q(sig_realigner_btt2[6]),
        .R(sig_reset_reg));
  FDRE #(
    .INIT(1'b0)) 
    \sig_realigner_btt2_reg[7] 
       (.C(m_axi_s2mm_aclk),
        .CE(1'b1),
        .D(sig_realigner_btt[7]),
        .Q(sig_realigner_btt2[7]),
        .R(\sig_realigner_btt2[13]_i_1_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \sig_realigner_btt2_reg[8] 
       (.C(m_axi_s2mm_aclk),
        .CE(1'b1),
        .D(sig_realigner_btt[8]),
        .Q(sig_realigner_btt2[8]),
        .R(\sig_realigner_btt2[13]_i_1_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \sig_realigner_btt2_reg[9] 
       (.C(m_axi_s2mm_aclk),
        .CE(1'b1),
        .D(sig_realigner_btt[9]),
        .Q(sig_realigner_btt2[9]),
        .R(\sig_realigner_btt2[13]_i_1_n_0 ));
  LUT5 #(
    .INIT(32'h0000CC0A)) 
    sig_skip_align2mbaa_s_h_i_1
       (.I0(sig_skip_align2mbaa_s_h),
        .I1(sig_skip_align2mbaa),
        .I2(sig_psm_ld_chcmd_reg),
        .I3(sig_psm_ld_realigner_reg),
        .I4(sig_reset_reg),
        .O(sig_skip_align2mbaa_s_h_i_1_n_0));
  FDRE #(
    .INIT(1'b0)) 
    sig_skip_align2mbaa_s_h_reg
       (.C(m_axi_s2mm_aclk),
        .CE(1'b1),
        .D(sig_skip_align2mbaa_s_h_i_1_n_0),
        .Q(sig_skip_align2mbaa_s_h),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \sig_xfer_addr_reg_reg[0] 
       (.C(m_axi_s2mm_aclk),
        .CE(sig_csm_ld_xfer),
        .D(\sig_xfer_addr_reg_reg[1]_0 [0]),
        .Q(in[0]),
        .R(sig_xfer_cache_reg0));
  FDRE #(
    .INIT(1'b0)) 
    \sig_xfer_addr_reg_reg[10] 
       (.C(m_axi_s2mm_aclk),
        .CE(sig_csm_ld_xfer),
        .D(sig_child_addr_cntr_lsh_reg[10]),
        .Q(in[10]),
        .R(sig_xfer_cache_reg0));
  FDRE #(
    .INIT(1'b0)) 
    \sig_xfer_addr_reg_reg[11] 
       (.C(m_axi_s2mm_aclk),
        .CE(sig_csm_ld_xfer),
        .D(sig_child_addr_cntr_lsh_reg[11]),
        .Q(in[11]),
        .R(sig_xfer_cache_reg0));
  FDRE #(
    .INIT(1'b0)) 
    \sig_xfer_addr_reg_reg[12] 
       (.C(m_axi_s2mm_aclk),
        .CE(sig_csm_ld_xfer),
        .D(sig_child_addr_cntr_lsh_reg[12]),
        .Q(in[12]),
        .R(sig_xfer_cache_reg0));
  FDRE #(
    .INIT(1'b0)) 
    \sig_xfer_addr_reg_reg[13] 
       (.C(m_axi_s2mm_aclk),
        .CE(sig_csm_ld_xfer),
        .D(sig_child_addr_cntr_lsh_reg[13]),
        .Q(in[13]),
        .R(sig_xfer_cache_reg0));
  FDRE #(
    .INIT(1'b0)) 
    \sig_xfer_addr_reg_reg[14] 
       (.C(m_axi_s2mm_aclk),
        .CE(sig_csm_ld_xfer),
        .D(sig_child_addr_cntr_lsh_reg[14]),
        .Q(in[14]),
        .R(sig_xfer_cache_reg0));
  FDRE #(
    .INIT(1'b0)) 
    \sig_xfer_addr_reg_reg[15] 
       (.C(m_axi_s2mm_aclk),
        .CE(sig_csm_ld_xfer),
        .D(p_1_in),
        .Q(in[15]),
        .R(sig_xfer_cache_reg0));
  FDRE #(
    .INIT(1'b0)) 
    \sig_xfer_addr_reg_reg[16] 
       (.C(m_axi_s2mm_aclk),
        .CE(sig_csm_ld_xfer),
        .D(sig_child_addr_cntr_msh_reg[0]),
        .Q(in[16]),
        .R(sig_xfer_cache_reg0));
  FDRE #(
    .INIT(1'b0)) 
    \sig_xfer_addr_reg_reg[17] 
       (.C(m_axi_s2mm_aclk),
        .CE(sig_csm_ld_xfer),
        .D(sig_child_addr_cntr_msh_reg[1]),
        .Q(in[17]),
        .R(sig_xfer_cache_reg0));
  FDRE #(
    .INIT(1'b0)) 
    \sig_xfer_addr_reg_reg[18] 
       (.C(m_axi_s2mm_aclk),
        .CE(sig_csm_ld_xfer),
        .D(sig_child_addr_cntr_msh_reg[2]),
        .Q(in[18]),
        .R(sig_xfer_cache_reg0));
  FDRE #(
    .INIT(1'b0)) 
    \sig_xfer_addr_reg_reg[19] 
       (.C(m_axi_s2mm_aclk),
        .CE(sig_csm_ld_xfer),
        .D(sig_child_addr_cntr_msh_reg[3]),
        .Q(in[19]),
        .R(sig_xfer_cache_reg0));
  FDRE #(
    .INIT(1'b0)) 
    \sig_xfer_addr_reg_reg[1] 
       (.C(m_axi_s2mm_aclk),
        .CE(sig_csm_ld_xfer),
        .D(\sig_xfer_addr_reg_reg[1]_0 [1]),
        .Q(in[1]),
        .R(sig_xfer_cache_reg0));
  FDRE #(
    .INIT(1'b0)) 
    \sig_xfer_addr_reg_reg[20] 
       (.C(m_axi_s2mm_aclk),
        .CE(sig_csm_ld_xfer),
        .D(sig_child_addr_cntr_msh_reg[4]),
        .Q(in[20]),
        .R(sig_xfer_cache_reg0));
  FDRE #(
    .INIT(1'b0)) 
    \sig_xfer_addr_reg_reg[21] 
       (.C(m_axi_s2mm_aclk),
        .CE(sig_csm_ld_xfer),
        .D(sig_child_addr_cntr_msh_reg[5]),
        .Q(in[21]),
        .R(sig_xfer_cache_reg0));
  FDRE #(
    .INIT(1'b0)) 
    \sig_xfer_addr_reg_reg[22] 
       (.C(m_axi_s2mm_aclk),
        .CE(sig_csm_ld_xfer),
        .D(sig_child_addr_cntr_msh_reg[6]),
        .Q(in[22]),
        .R(sig_xfer_cache_reg0));
  FDRE #(
    .INIT(1'b0)) 
    \sig_xfer_addr_reg_reg[23] 
       (.C(m_axi_s2mm_aclk),
        .CE(sig_csm_ld_xfer),
        .D(sig_child_addr_cntr_msh_reg[7]),
        .Q(in[23]),
        .R(sig_xfer_cache_reg0));
  FDRE #(
    .INIT(1'b0)) 
    \sig_xfer_addr_reg_reg[24] 
       (.C(m_axi_s2mm_aclk),
        .CE(sig_csm_ld_xfer),
        .D(sig_child_addr_cntr_msh_reg[8]),
        .Q(in[24]),
        .R(sig_xfer_cache_reg0));
  FDRE #(
    .INIT(1'b0)) 
    \sig_xfer_addr_reg_reg[25] 
       (.C(m_axi_s2mm_aclk),
        .CE(sig_csm_ld_xfer),
        .D(sig_child_addr_cntr_msh_reg[9]),
        .Q(in[25]),
        .R(sig_xfer_cache_reg0));
  FDRE #(
    .INIT(1'b0)) 
    \sig_xfer_addr_reg_reg[26] 
       (.C(m_axi_s2mm_aclk),
        .CE(sig_csm_ld_xfer),
        .D(sig_child_addr_cntr_msh_reg[10]),
        .Q(in[26]),
        .R(sig_xfer_cache_reg0));
  FDRE #(
    .INIT(1'b0)) 
    \sig_xfer_addr_reg_reg[27] 
       (.C(m_axi_s2mm_aclk),
        .CE(sig_csm_ld_xfer),
        .D(sig_child_addr_cntr_msh_reg[11]),
        .Q(in[27]),
        .R(sig_xfer_cache_reg0));
  FDRE #(
    .INIT(1'b0)) 
    \sig_xfer_addr_reg_reg[28] 
       (.C(m_axi_s2mm_aclk),
        .CE(sig_csm_ld_xfer),
        .D(sig_child_addr_cntr_msh_reg[12]),
        .Q(in[28]),
        .R(sig_xfer_cache_reg0));
  FDRE #(
    .INIT(1'b0)) 
    \sig_xfer_addr_reg_reg[29] 
       (.C(m_axi_s2mm_aclk),
        .CE(sig_csm_ld_xfer),
        .D(sig_child_addr_cntr_msh_reg[13]),
        .Q(in[29]),
        .R(sig_xfer_cache_reg0));
  FDRE #(
    .INIT(1'b0)) 
    \sig_xfer_addr_reg_reg[2] 
       (.C(m_axi_s2mm_aclk),
        .CE(sig_csm_ld_xfer),
        .D(sig_child_addr_cntr_lsh_reg[2]),
        .Q(in[2]),
        .R(sig_xfer_cache_reg0));
  FDRE #(
    .INIT(1'b0)) 
    \sig_xfer_addr_reg_reg[30] 
       (.C(m_axi_s2mm_aclk),
        .CE(sig_csm_ld_xfer),
        .D(sig_child_addr_cntr_msh_reg[14]),
        .Q(in[30]),
        .R(sig_xfer_cache_reg0));
  FDRE #(
    .INIT(1'b0)) 
    \sig_xfer_addr_reg_reg[31] 
       (.C(m_axi_s2mm_aclk),
        .CE(sig_csm_ld_xfer),
        .D(sig_child_addr_cntr_msh_reg[15]),
        .Q(in[31]),
        .R(sig_xfer_cache_reg0));
  FDRE #(
    .INIT(1'b0)) 
    \sig_xfer_addr_reg_reg[3] 
       (.C(m_axi_s2mm_aclk),
        .CE(sig_csm_ld_xfer),
        .D(sig_child_addr_cntr_lsh_reg[3]),
        .Q(in[3]),
        .R(sig_xfer_cache_reg0));
  FDRE #(
    .INIT(1'b0)) 
    \sig_xfer_addr_reg_reg[4] 
       (.C(m_axi_s2mm_aclk),
        .CE(sig_csm_ld_xfer),
        .D(sig_child_addr_cntr_lsh_reg[4]),
        .Q(in[4]),
        .R(sig_xfer_cache_reg0));
  FDRE #(
    .INIT(1'b0)) 
    \sig_xfer_addr_reg_reg[5] 
       (.C(m_axi_s2mm_aclk),
        .CE(sig_csm_ld_xfer),
        .D(sig_child_addr_cntr_lsh_reg[5]),
        .Q(in[5]),
        .R(sig_xfer_cache_reg0));
  FDRE #(
    .INIT(1'b0)) 
    \sig_xfer_addr_reg_reg[6] 
       (.C(m_axi_s2mm_aclk),
        .CE(sig_csm_ld_xfer),
        .D(sig_child_addr_cntr_lsh_reg[6]),
        .Q(in[6]),
        .R(sig_xfer_cache_reg0));
  FDRE #(
    .INIT(1'b0)) 
    \sig_xfer_addr_reg_reg[7] 
       (.C(m_axi_s2mm_aclk),
        .CE(sig_csm_ld_xfer),
        .D(sig_child_addr_cntr_lsh_reg[7]),
        .Q(in[7]),
        .R(sig_xfer_cache_reg0));
  FDRE #(
    .INIT(1'b0)) 
    \sig_xfer_addr_reg_reg[8] 
       (.C(m_axi_s2mm_aclk),
        .CE(sig_csm_ld_xfer),
        .D(sig_child_addr_cntr_lsh_reg[8]),
        .Q(in[8]),
        .R(sig_xfer_cache_reg0));
  FDRE #(
    .INIT(1'b0)) 
    \sig_xfer_addr_reg_reg[9] 
       (.C(m_axi_s2mm_aclk),
        .CE(sig_csm_ld_xfer),
        .D(sig_child_addr_cntr_lsh_reg[9]),
        .Q(in[9]),
        .R(sig_xfer_cache_reg0));
  FDRE #(
    .INIT(1'b0)) 
    sig_xfer_calc_err_reg_reg
       (.C(m_axi_s2mm_aclk),
        .CE(sig_csm_ld_xfer),
        .D(sig_child_qual_error_reg),
        .Q(in[38]),
        .R(sig_xfer_cache_reg0));
  FDRE #(
    .INIT(1'b0)) 
    sig_xfer_cmd_cmplt_reg_reg
       (.C(m_axi_s2mm_aclk),
        .CE(sig_csm_ld_xfer),
        .D(sig_xfer_cmd_cmplt_reg0),
        .Q(sig_next_cmd_cmplt_reg_reg[1]),
        .R(sig_xfer_cache_reg0));
  FDRE #(
    .INIT(1'b0)) 
    sig_xfer_is_seq_reg_reg
       (.C(m_axi_s2mm_aclk),
        .CE(sig_csm_ld_xfer),
        .D(\gpr1.dout_i_reg[8] ),
        .Q(sig_next_cmd_cmplt_reg_reg[0]),
        .R(sig_xfer_cache_reg0));
  LUT6 #(
    .INIT(64'hAAAAAAAAFAFFBABA)) 
    \sig_xfer_len_reg[4]_i_1 
       (.I0(sig_reset_reg),
        .I1(p_11_out),
        .I2(sig_clr_cmd2addr_valid4_out__0),
        .I3(p_22_out),
        .I4(sig_clr_cmd2data_valid5_out__0),
        .I5(sig_csm_ld_xfer),
        .O(sig_xfer_cache_reg0));
  FDRE #(
    .INIT(1'b0)) 
    \sig_xfer_len_reg_reg[0] 
       (.C(m_axi_s2mm_aclk),
        .CE(sig_csm_ld_xfer),
        .D(D[0]),
        .Q(in[32]),
        .R(sig_xfer_cache_reg0));
  FDRE #(
    .INIT(1'b0)) 
    \sig_xfer_len_reg_reg[1] 
       (.C(m_axi_s2mm_aclk),
        .CE(sig_csm_ld_xfer),
        .D(D[1]),
        .Q(in[33]),
        .R(sig_xfer_cache_reg0));
  FDRE #(
    .INIT(1'b0)) 
    \sig_xfer_len_reg_reg[2] 
       (.C(m_axi_s2mm_aclk),
        .CE(sig_csm_ld_xfer),
        .D(D[2]),
        .Q(in[34]),
        .R(sig_xfer_cache_reg0));
  FDRE #(
    .INIT(1'b0)) 
    \sig_xfer_len_reg_reg[3] 
       (.C(m_axi_s2mm_aclk),
        .CE(sig_csm_ld_xfer),
        .D(D[3]),
        .Q(in[35]),
        .R(sig_xfer_cache_reg0));
  FDRE #(
    .INIT(1'b0)) 
    \sig_xfer_len_reg_reg[4] 
       (.C(m_axi_s2mm_aclk),
        .CE(sig_csm_ld_xfer),
        .D(D[4]),
        .Q(in[36]),
        .R(sig_xfer_cache_reg0));
  FDRE #(
    .INIT(1'b0)) 
    sig_xfer_type_reg_reg
       (.C(m_axi_s2mm_aclk),
        .CE(sig_csm_ld_xfer),
        .D(sig_child_qual_burst_type),
        .Q(in[37]),
        .R(sig_xfer_cache_reg0));
endmodule

(* ORIG_REF_NAME = "axi_datamover_indet_btt" *) 
module design_1_axi_dma_0_0_axi_datamover_indet_btt
   (out,
    \GEN_INDET_BTT.lsig_eop_reg_reg ,
    DI,
    sig_ibtt2wdc_tlast,
    sig_xfer_cmd_cmplt_reg0,
    sig_xfer_is_seq_reg_reg,
    \sig_burst_dbeat_cntr_reg[3]_0 ,
    sig_sf2pcc_xfer_valid,
    sig_ibtt2dre_tready,
    sig_csm_state_ns1,
    \gpr1.dout_i_reg[1] ,
    \gpr1.dout_i_reg[1]_0 ,
    O,
    CO,
    \sig_child_addr_cntr_lsh_reg[7] ,
    D,
    \gcc0.gc0.count_d1_reg[0] ,
    \GEN_INDET_BTT.lsig_byte_cntr_reg[13] ,
    \GEN_INDET_BTT.lsig_byte_cntr_reg[3] ,
    \GEN_INDET_BTT.lsig_byte_cntr_reg[3]_0 ,
    \GEN_INDET_BTT.lsig_eop_reg_reg_0 ,
    sig_xfer_is_seq_reg_reg_0,
    \sig_strb_reg_out_reg[3] ,
    m_axi_s2mm_aclk,
    sig_stream_rst,
    Q,
    DIBDI,
    E,
    sig_child_qual_first_of_2,
    sig_child_qual_error_reg,
    lvar_num_set,
    sig_dre2ibtt_tvalid,
    sig_reset_reg,
    sig_wdc2ibtt_tready,
    sig_cmd_stat_rst_user_reg_n_cdc_from_reg,
    sig_child_addr_cntr_lsh_reg,
    S,
    \sig_child_addr_reg_reg[7] ,
    p_32_out,
    sig_csm_pop_child_cmd,
    lsig_end_of_cmd_reg,
    lsig_eop_reg,
    p_0_out);
  output out;
  output \GEN_INDET_BTT.lsig_eop_reg_reg ;
  output [8:0]DI;
  output sig_ibtt2wdc_tlast;
  output sig_xfer_cmd_cmplt_reg0;
  output [7:0]sig_xfer_is_seq_reg_reg;
  output [0:0]\sig_burst_dbeat_cntr_reg[3]_0 ;
  output sig_sf2pcc_xfer_valid;
  output sig_ibtt2dre_tready;
  output sig_csm_state_ns1;
  output [2:0]\gpr1.dout_i_reg[1] ;
  output [2:0]\gpr1.dout_i_reg[1]_0 ;
  output [3:0]O;
  output [0:0]CO;
  output [3:0]\sig_child_addr_cntr_lsh_reg[7] ;
  output [4:0]D;
  output [0:0]\gcc0.gc0.count_d1_reg[0] ;
  output [0:0]\GEN_INDET_BTT.lsig_byte_cntr_reg[13] ;
  output [2:0]\GEN_INDET_BTT.lsig_byte_cntr_reg[3] ;
  output [34:0]\GEN_INDET_BTT.lsig_byte_cntr_reg[3]_0 ;
  output \GEN_INDET_BTT.lsig_eop_reg_reg_0 ;
  output sig_xfer_is_seq_reg_reg_0;
  output [3:0]\sig_strb_reg_out_reg[3] ;
  input m_axi_s2mm_aclk;
  input sig_stream_rst;
  input [31:0]Q;
  input [5:0]DIBDI;
  input [0:0]E;
  input sig_child_qual_first_of_2;
  input sig_child_qual_error_reg;
  input [2:0]lvar_num_set;
  input sig_dre2ibtt_tvalid;
  input sig_reset_reg;
  input sig_wdc2ibtt_tready;
  input sig_cmd_stat_rst_user_reg_n_cdc_from_reg;
  input [1:0]sig_child_addr_cntr_lsh_reg;
  input [3:0]S;
  input [3:0]\sig_child_addr_reg_reg[7] ;
  input p_32_out;
  input sig_csm_pop_child_cmd;
  input lsig_end_of_cmd_reg;
  input lsig_eop_reg;
  input [8:0]p_0_out;

  wire [0:0]CO;
  wire [4:0]D;
  wire [8:0]DI;
  wire [5:0]DIBDI;
  wire [0:0]E;
  wire \ENABLE_AXIS_SKID.I_INDET_BTT_SKID_BUF_n_49 ;
  wire \ENABLE_AXIS_SKID.I_INDET_BTT_SKID_BUF_n_50 ;
  wire \ENABLE_AXIS_SKID.I_INDET_BTT_SKID_BUF_n_51 ;
  wire [0:0]\GEN_INDET_BTT.lsig_byte_cntr_reg[13] ;
  wire [2:0]\GEN_INDET_BTT.lsig_byte_cntr_reg[3] ;
  wire [34:0]\GEN_INDET_BTT.lsig_byte_cntr_reg[3]_0 ;
  wire \GEN_INDET_BTT.lsig_eop_reg_reg ;
  wire \GEN_INDET_BTT.lsig_eop_reg_reg_0 ;
  wire I_DATA_FIFO_n_38;
  wire I_DATA_FIFO_n_39;
  wire I_DATA_FIFO_n_43;
  wire I_DATA_FIFO_n_44;
  wire I_DATA_FIFO_n_45;
  wire I_XD_FIFO_n_36;
  wire I_XD_FIFO_n_37;
  wire I_XD_FIFO_n_38;
  wire [3:0]O;
  wire [31:0]Q;
  wire [3:0]S;
  wire [0:0]\gcc0.gc0.count_d1_reg[0] ;
  wire [2:0]\gpr1.dout_i_reg[1] ;
  wire [2:0]\gpr1.dout_i_reg[1]_0 ;
  wire hold_ff_q;
  wire lsig_end_of_cmd_reg;
  wire lsig_eop_reg;
  wire [2:0]lvar_num_set;
  wire m_axi_s2mm_aclk;
  wire out;
  wire p_0_in5_in;
  wire [3:0]p_0_in__0;
  wire [8:0]p_0_out;
  wire p_1_in;
  wire p_32_out;
  wire p_4_out;
  wire [34:32]s_data;
  wire \sig_burst_dbeat_cntr[2]_i_1_n_0 ;
  wire [0:0]\sig_burst_dbeat_cntr_reg[3]_0 ;
  wire [3:0]sig_burst_dbeat_cntr_reg__0;
  wire [6:0]sig_byte_cntr;
  wire [1:0]sig_child_addr_cntr_lsh_reg;
  wire [3:0]\sig_child_addr_cntr_lsh_reg[7] ;
  wire [3:0]\sig_child_addr_reg_reg[7] ;
  wire sig_child_qual_error_reg;
  wire sig_child_qual_first_of_2;
  wire sig_clr_dbc_reg;
  wire sig_clr_dbeat_cntr0_out;
  wire sig_cmd_stat_rst_user_reg_n_cdc_from_reg;
  wire sig_csm_pop_child_cmd;
  wire sig_csm_state_ns1;
  wire [37:0]sig_data_fifo_data_out;
  wire sig_data_fifo_dvalid;
  wire sig_dre2ibtt_tvalid;
  wire sig_ibtt2dre_tready;
  wire sig_ibtt2wdc_tlast;
  wire sig_reset_reg;
  wire sig_sf2pcc_xfer_valid;
  wire [3:0]\sig_strb_reg_out_reg[3] ;
  wire sig_stream_rst;
  wire sig_wdc2ibtt_tready;
  wire sig_xfer_cmd_cmplt_reg0;
  wire [7:0]sig_xfer_is_seq_reg_reg;
  wire sig_xfer_is_seq_reg_reg_0;

  design_1_axi_dma_0_0_axi_datamover_skid_buf__parameterized0 \ENABLE_AXIS_SKID.I_INDET_BTT_SKID_BUF 
       (.D(s_data),
        .E(E),
        .\GEN_INDET_BTT.lsig_byte_cntr_reg[13] (\GEN_INDET_BTT.lsig_byte_cntr_reg[13] ),
        .\GEN_INDET_BTT.lsig_byte_cntr_reg[3] (\GEN_INDET_BTT.lsig_byte_cntr_reg[3] ),
        .\GEN_INDET_BTT.lsig_byte_cntr_reg[3]_0 (\GEN_INDET_BTT.lsig_byte_cntr_reg[3]_0 ),
        .\GEN_INDET_BTT.lsig_eop_reg_reg (\GEN_INDET_BTT.lsig_eop_reg_reg ),
        .\GEN_INDET_BTT.lsig_eop_reg_reg_0 (\GEN_INDET_BTT.lsig_eop_reg_reg_0 ),
        .Q({\ENABLE_AXIS_SKID.I_INDET_BTT_SKID_BUF_n_49 ,\ENABLE_AXIS_SKID.I_INDET_BTT_SKID_BUF_n_50 ,\ENABLE_AXIS_SKID.I_INDET_BTT_SKID_BUF_n_51 }),
        .\gpregsm1.user_valid_reg (p_4_out),
        .\gpregsm1.user_valid_reg_0 (I_DATA_FIFO_n_38),
        .hold_ff_q(hold_ff_q),
        .lsig_end_of_cmd_reg(lsig_end_of_cmd_reg),
        .lsig_eop_reg(lsig_eop_reg),
        .m_axi_s2mm_aclk(m_axi_s2mm_aclk),
        .out(p_0_in5_in),
        .sig_cmd_stat_rst_user_reg_n_cdc_from_reg(sig_cmd_stat_rst_user_reg_n_cdc_from_reg),
        .sig_data_fifo_data_out(sig_data_fifo_data_out),
        .sig_data_fifo_dvalid(sig_data_fifo_dvalid),
        .\sig_data_skid_reg_reg[34]_0 ({I_DATA_FIFO_n_43,I_DATA_FIFO_n_44,I_DATA_FIFO_n_45}),
        .sig_ibtt2wdc_tlast(sig_ibtt2wdc_tlast),
        .sig_m_valid_out_reg_0(out),
        .sig_reset_reg(sig_reset_reg),
        .\sig_strb_reg_out_reg[3]_0 (\sig_strb_reg_out_reg[3] ),
        .sig_stream_rst(sig_stream_rst),
        .sig_wdc2ibtt_tready(sig_wdc2ibtt_tready));
  design_1_axi_dma_0_0_axi_datamover_sfifo_autord__parameterized1 I_DATA_FIFO
       (.D(s_data),
        .DIBDI(DIBDI),
        .E(\sig_burst_dbeat_cntr_reg[3]_0 ),
        .Q(Q),
        .WEBWE(I_XD_FIFO_n_37),
        .hold_ff_q(hold_ff_q),
        .m_axi_s2mm_aclk(m_axi_s2mm_aclk),
        .out(I_DATA_FIFO_n_38),
        .ram_empty_i_reg(I_DATA_FIFO_n_39),
        .\sig_burst_dbeat_cntr_reg[3] (p_1_in),
        .sig_cmd_stat_rst_user_reg_n_cdc_from_reg(sig_cmd_stat_rst_user_reg_n_cdc_from_reg),
        .sig_data_fifo_data_out(sig_data_fifo_data_out),
        .sig_data_fifo_dvalid(sig_data_fifo_dvalid),
        .\sig_data_reg_out_reg[34] ({I_DATA_FIFO_n_43,I_DATA_FIFO_n_44,I_DATA_FIFO_n_45}),
        .\sig_data_skid_reg_reg[34] ({\ENABLE_AXIS_SKID.I_INDET_BTT_SKID_BUF_n_49 ,\ENABLE_AXIS_SKID.I_INDET_BTT_SKID_BUF_n_50 ,\ENABLE_AXIS_SKID.I_INDET_BTT_SKID_BUF_n_51 }),
        .sig_s_ready_dup_reg(p_0_in5_in),
        .sig_s_ready_out_reg(p_4_out),
        .sig_stream_rst(sig_stream_rst));
  design_1_axi_dma_0_0_axi_datamover_sfifo_autord__parameterized0 I_XD_FIFO
       (.CO(CO),
        .D(sig_byte_cntr),
        .DIBDI(DIBDI[4]),
        .E(\sig_burst_dbeat_cntr_reg[3]_0 ),
        .O(O),
        .Q(sig_xfer_is_seq_reg_reg),
        .S(S),
        .SR(I_XD_FIFO_n_36),
        .WEBWE(I_XD_FIFO_n_37),
        .\gcc0.gc0.count_d1_reg[0] (\gcc0.gc0.count_d1_reg[0] ),
        .\gpr1.dout_i_reg[1] (\gpr1.dout_i_reg[1] ),
        .\gpr1.dout_i_reg[1]_0 (\gpr1.dout_i_reg[1]_0 ),
        .lvar_num_set(lvar_num_set),
        .m_axi_s2mm_aclk(m_axi_s2mm_aclk),
        .p_0_out(p_0_out),
        .p_32_out(p_32_out),
        .ram_full_fb_i_reg(I_DATA_FIFO_n_39),
        .ram_full_i_reg(p_1_in),
        .\sig_burst_dbeat_cntr_reg[3] (sig_burst_dbeat_cntr_reg__0),
        .\sig_byte_cntr_reg[6] (I_XD_FIFO_n_38),
        .\sig_byte_cntr_reg[6]_0 (DI[6:0]),
        .sig_child_addr_cntr_lsh_reg(sig_child_addr_cntr_lsh_reg),
        .\sig_child_addr_cntr_lsh_reg[7] (\sig_child_addr_cntr_lsh_reg[7] ),
        .\sig_child_addr_reg_reg[7] (\sig_child_addr_reg_reg[7] ),
        .sig_child_qual_error_reg(sig_child_qual_error_reg),
        .sig_child_qual_first_of_2(sig_child_qual_first_of_2),
        .sig_clr_dbc_reg(sig_clr_dbc_reg),
        .sig_clr_dbeat_cntr0_out(sig_clr_dbeat_cntr0_out),
        .sig_cmd_stat_rst_user_reg_n_cdc_from_reg(sig_cmd_stat_rst_user_reg_n_cdc_from_reg),
        .sig_csm_pop_child_cmd(sig_csm_pop_child_cmd),
        .sig_csm_state_ns1(sig_csm_state_ns1),
        .sig_dre2ibtt_tvalid(sig_dre2ibtt_tvalid),
        .sig_ibtt2dre_tready(sig_ibtt2dre_tready),
        .sig_sf2pcc_xfer_valid(sig_sf2pcc_xfer_valid),
        .sig_stream_rst(sig_stream_rst),
        .sig_xfer_cmd_cmplt_reg0(sig_xfer_cmd_cmplt_reg0),
        .sig_xfer_is_seq_reg_reg(sig_xfer_is_seq_reg_reg_0),
        .\sig_xfer_len_reg_reg[4] (D));
  (* SOFT_HLUTNM = "soft_lutpair230" *) 
  LUT1 #(
    .INIT(2'h1)) 
    \sig_burst_dbeat_cntr[0]_i_1 
       (.I0(sig_burst_dbeat_cntr_reg__0[0]),
        .O(p_0_in__0[0]));
  (* SOFT_HLUTNM = "soft_lutpair230" *) 
  LUT2 #(
    .INIT(4'h6)) 
    \sig_burst_dbeat_cntr[1]_i_1 
       (.I0(sig_burst_dbeat_cntr_reg__0[0]),
        .I1(sig_burst_dbeat_cntr_reg__0[1]),
        .O(p_0_in__0[1]));
  (* SOFT_HLUTNM = "soft_lutpair229" *) 
  LUT3 #(
    .INIT(8'h78)) 
    \sig_burst_dbeat_cntr[2]_i_1 
       (.I0(sig_burst_dbeat_cntr_reg__0[0]),
        .I1(sig_burst_dbeat_cntr_reg__0[1]),
        .I2(sig_burst_dbeat_cntr_reg__0[2]),
        .O(\sig_burst_dbeat_cntr[2]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair229" *) 
  LUT4 #(
    .INIT(16'h7F80)) 
    \sig_burst_dbeat_cntr[3]_i_2 
       (.I0(sig_burst_dbeat_cntr_reg__0[1]),
        .I1(sig_burst_dbeat_cntr_reg__0[0]),
        .I2(sig_burst_dbeat_cntr_reg__0[2]),
        .I3(sig_burst_dbeat_cntr_reg__0[3]),
        .O(p_0_in__0[3]));
  FDRE #(
    .INIT(1'b0)) 
    \sig_burst_dbeat_cntr_reg[0] 
       (.C(m_axi_s2mm_aclk),
        .CE(\sig_burst_dbeat_cntr_reg[3]_0 ),
        .D(p_0_in__0[0]),
        .Q(sig_burst_dbeat_cntr_reg__0[0]),
        .R(I_XD_FIFO_n_36));
  FDRE #(
    .INIT(1'b0)) 
    \sig_burst_dbeat_cntr_reg[1] 
       (.C(m_axi_s2mm_aclk),
        .CE(\sig_burst_dbeat_cntr_reg[3]_0 ),
        .D(p_0_in__0[1]),
        .Q(sig_burst_dbeat_cntr_reg__0[1]),
        .R(I_XD_FIFO_n_36));
  FDRE #(
    .INIT(1'b0)) 
    \sig_burst_dbeat_cntr_reg[2] 
       (.C(m_axi_s2mm_aclk),
        .CE(\sig_burst_dbeat_cntr_reg[3]_0 ),
        .D(\sig_burst_dbeat_cntr[2]_i_1_n_0 ),
        .Q(sig_burst_dbeat_cntr_reg__0[2]),
        .R(I_XD_FIFO_n_36));
  FDRE #(
    .INIT(1'b0)) 
    \sig_burst_dbeat_cntr_reg[3] 
       (.C(m_axi_s2mm_aclk),
        .CE(\sig_burst_dbeat_cntr_reg[3]_0 ),
        .D(p_0_in__0[3]),
        .Q(sig_burst_dbeat_cntr_reg__0[3]),
        .R(I_XD_FIFO_n_36));
  FDRE #(
    .INIT(1'b0)) 
    \sig_byte_cntr_reg[0] 
       (.C(m_axi_s2mm_aclk),
        .CE(\sig_burst_dbeat_cntr_reg[3]_0 ),
        .D(sig_byte_cntr[0]),
        .Q(DI[0]),
        .R(I_XD_FIFO_n_38));
  FDRE #(
    .INIT(1'b0)) 
    \sig_byte_cntr_reg[1] 
       (.C(m_axi_s2mm_aclk),
        .CE(\sig_burst_dbeat_cntr_reg[3]_0 ),
        .D(sig_byte_cntr[1]),
        .Q(DI[1]),
        .R(I_XD_FIFO_n_38));
  FDRE #(
    .INIT(1'b0)) 
    \sig_byte_cntr_reg[2] 
       (.C(m_axi_s2mm_aclk),
        .CE(\sig_burst_dbeat_cntr_reg[3]_0 ),
        .D(sig_byte_cntr[2]),
        .Q(DI[2]),
        .R(I_XD_FIFO_n_38));
  FDRE #(
    .INIT(1'b0)) 
    \sig_byte_cntr_reg[3] 
       (.C(m_axi_s2mm_aclk),
        .CE(\sig_burst_dbeat_cntr_reg[3]_0 ),
        .D(sig_byte_cntr[3]),
        .Q(DI[3]),
        .R(I_XD_FIFO_n_38));
  FDRE #(
    .INIT(1'b0)) 
    \sig_byte_cntr_reg[4] 
       (.C(m_axi_s2mm_aclk),
        .CE(\sig_burst_dbeat_cntr_reg[3]_0 ),
        .D(sig_byte_cntr[4]),
        .Q(DI[4]),
        .R(I_XD_FIFO_n_38));
  FDRE #(
    .INIT(1'b0)) 
    \sig_byte_cntr_reg[5] 
       (.C(m_axi_s2mm_aclk),
        .CE(\sig_burst_dbeat_cntr_reg[3]_0 ),
        .D(sig_byte_cntr[5]),
        .Q(DI[5]),
        .R(I_XD_FIFO_n_38));
  FDRE #(
    .INIT(1'b0)) 
    \sig_byte_cntr_reg[6] 
       (.C(m_axi_s2mm_aclk),
        .CE(\sig_burst_dbeat_cntr_reg[3]_0 ),
        .D(sig_byte_cntr[6]),
        .Q(DI[6]),
        .R(I_XD_FIFO_n_38));
  FDRE #(
    .INIT(1'b0)) 
    sig_clr_dbc_reg_reg
       (.C(m_axi_s2mm_aclk),
        .CE(1'b1),
        .D(sig_clr_dbeat_cntr0_out),
        .Q(sig_clr_dbc_reg),
        .R(sig_stream_rst));
  FDRE #(
    .INIT(1'b0)) 
    sig_dre2ibtt_eop_reg_reg
       (.C(m_axi_s2mm_aclk),
        .CE(1'b1),
        .D(DIBDI[5]),
        .Q(DI[8]),
        .R(sig_stream_rst));
  FDRE #(
    .INIT(1'b0)) 
    sig_dre2ibtt_tlast_reg_reg
       (.C(m_axi_s2mm_aclk),
        .CE(1'b1),
        .D(DIBDI[4]),
        .Q(DI[7]),
        .R(sig_stream_rst));
endmodule

(* ORIG_REF_NAME = "axi_datamover_mm2s_full_wrap" *) 
module design_1_axi_dma_0_0_axi_datamover_mm2s_full_wrap
   (m_axis_mm2s_tvalid,
    sig_rst2all_stop_request,
    m_axi_mm2s_arsize,
    m_axi_mm2s_arburst,
    m_axi_mm2s_arvalid,
    m_axis_mm2s_tlast,
    s_axis_mm2s_cmd_tready,
    \mm2s_tag_reg[0] ,
    mm2s_decerr_i,
    mm2s_interr_i,
    mm2s_slverr_i,
    \mm2s_tag_reg[0]_0 ,
    mm2s_halt_cmplt,
    m_axi_mm2s_araddr,
    m_axi_mm2s_arlen,
    m_axis_mm2s_tdata,
    m_axis_mm2s_tkeep,
    m_axi_mm2s_rready,
    m_axi_mm2s_aclk,
    m_axi_mm2s_rdata,
    out,
    \GNE_SYNC_RESET.halt_i_reg ,
    s_axis_mm2s_cmd_tvalid_split,
    p_2_out,
    p_7_out,
    m_axi_mm2s_rlast,
    m_axi_mm2s_arready,
    \GEN_MM2S.queue_dout_new_reg[31] ,
    m_axis_mm2s_tready,
    m_axi_mm2s_rvalid,
    m_axi_mm2s_rresp);
  output m_axis_mm2s_tvalid;
  output sig_rst2all_stop_request;
  output [0:0]m_axi_mm2s_arsize;
  output [0:0]m_axi_mm2s_arburst;
  output m_axi_mm2s_arvalid;
  output m_axis_mm2s_tlast;
  output s_axis_mm2s_cmd_tready;
  output \mm2s_tag_reg[0] ;
  output mm2s_decerr_i;
  output mm2s_interr_i;
  output mm2s_slverr_i;
  output \mm2s_tag_reg[0]_0 ;
  output mm2s_halt_cmplt;
  output [31:0]m_axi_mm2s_araddr;
  output [3:0]m_axi_mm2s_arlen;
  output [31:0]m_axis_mm2s_tdata;
  output [3:0]m_axis_mm2s_tkeep;
  output m_axi_mm2s_rready;
  input m_axi_mm2s_aclk;
  input [31:0]m_axi_mm2s_rdata;
  input out;
  input \GNE_SYNC_RESET.halt_i_reg ;
  input s_axis_mm2s_cmd_tvalid_split;
  input p_2_out;
  input p_7_out;
  input m_axi_mm2s_rlast;
  input m_axi_mm2s_arready;
  input [47:0]\GEN_MM2S.queue_dout_new_reg[31] ;
  input m_axis_mm2s_tready;
  input m_axi_mm2s_rvalid;
  input [1:0]m_axi_mm2s_rresp;

  wire \GEN_ADDR_FIFO.I_ADDR_QUAL_FIFO/sig_wr_fifo ;
  wire \GEN_DATA_CNTL_FIFO.I_DATA_CNTL_FIFO/sig_wr_fifo ;
  wire \GEN_INCLUDE_MM2S_SF.I_RD_SF_n_37 ;
  wire \GEN_INCLUDE_MM2S_SF.I_RD_SF_n_39 ;
  wire \GEN_INCLUDE_MM2S_SF.I_RD_SF_n_41 ;
  wire \GEN_INCLUDE_MM2S_SF.I_RD_SF_n_42 ;
  wire \GEN_INCLUDE_MM2S_SF.I_RD_SF_n_43 ;
  wire \GEN_INCLUDE_MM2S_SF.I_RD_SF_n_44 ;
  wire \GEN_INCLUDE_MM2S_SF.I_RD_SF_n_46 ;
  wire \GEN_INCLUDE_MM2S_SF.I_RD_SF_n_47 ;
  wire \GEN_INCLUDE_MM2S_SF.I_RD_SF_n_48 ;
  wire \GEN_INCLUDE_MM2S_SF.I_RD_SF_n_49 ;
  wire \GEN_INCLUDE_MM2S_SF.I_RD_SF_n_50 ;
  wire \GEN_INCLUDE_MM2S_SF.I_RD_SF_n_51 ;
  wire \GEN_INCLUDE_MM2S_SF.I_RD_SF_n_52 ;
  wire \GEN_INCLUDE_MM2S_SF.I_RD_SF_n_53 ;
  wire \GEN_INCLUDE_MM2S_SF.I_RD_SF_n_56 ;
  wire \GEN_INCLUDE_MM2S_SF.I_RD_SF_n_57 ;
  wire [47:0]\GEN_MM2S.queue_dout_new_reg[31] ;
  wire \GNE_SYNC_RESET.halt_i_reg ;
  wire I_ADDR_CNTL_n_0;
  wire I_ADDR_CNTL_n_7;
  wire \I_CMD_FIFO/p_0_out ;
  wire \I_CMD_FIFO/sig_init_done ;
  wire I_CMD_STATUS_n_24;
  wire I_CMD_STATUS_n_25;
  wire I_CMD_STATUS_n_26;
  wire I_CMD_STATUS_n_27;
  wire I_CMD_STATUS_n_28;
  wire I_CMD_STATUS_n_29;
  wire I_CMD_STATUS_n_30;
  wire I_CMD_STATUS_n_31;
  wire I_CMD_STATUS_n_32;
  wire I_CMD_STATUS_n_33;
  wire I_CMD_STATUS_n_34;
  wire I_CMD_STATUS_n_35;
  wire I_CMD_STATUS_n_36;
  wire I_CMD_STATUS_n_37;
  wire I_CMD_STATUS_n_38;
  wire I_CMD_STATUS_n_39;
  wire I_CMD_STATUS_n_42;
  wire I_CMD_STATUS_n_43;
  wire I_CMD_STATUS_n_44;
  wire I_CMD_STATUS_n_45;
  wire I_CMD_STATUS_n_46;
  wire I_CMD_STATUS_n_47;
  wire I_CMD_STATUS_n_48;
  wire I_CMD_STATUS_n_49;
  wire I_CMD_STATUS_n_50;
  wire I_CMD_STATUS_n_51;
  wire I_CMD_STATUS_n_52;
  wire I_CMD_STATUS_n_53;
  wire I_CMD_STATUS_n_54;
  wire I_CMD_STATUS_n_55;
  wire \I_DATA_FIFO/BLK_MEM.I_SYNC_FIFOGEN_FIFO/FAMILY_SUPPORTED.I_SYNC_FIFO_BRAM/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/grss.gdc.dc/cntr_en ;
  wire [4:4]\I_DATA_FIFO/BLK_MEM.I_SYNC_FIFOGEN_FIFO/FAMILY_SUPPORTED.I_SYNC_FIFO_BRAM/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/grss.gdc.dc/gsym_dc.dc/count_reg ;
  wire \I_DATA_FIFO/BLK_MEM.I_SYNC_FIFOGEN_FIFO/FAMILY_SUPPORTED.I_SYNC_FIFO_BRAM/inst_fifo_gen/gconvfifo.rf/grf.rf/p_17_out ;
  wire I_MSTR_PCC_n_2;
  wire I_RD_DATA_CNTL_n_12;
  wire I_RD_DATA_CNTL_n_2;
  wire I_RD_DATA_CNTL_n_24;
  wire I_RD_DATA_CNTL_n_27;
  wire I_RD_DATA_CNTL_n_7;
  wire \OMIT_DRE_CNTL.I_DRE_CNTL_FIFO/sig_inhibit_rdy_n ;
  wire \OMIT_DRE_CNTL.I_DRE_CNTL_FIFO/sig_init_reg2 ;
  wire [15:0]data;
  wire m_axi_mm2s_aclk;
  wire [31:0]m_axi_mm2s_araddr;
  wire [0:0]m_axi_mm2s_arburst;
  wire [3:0]m_axi_mm2s_arlen;
  wire m_axi_mm2s_arready;
  wire [0:0]m_axi_mm2s_arsize;
  wire m_axi_mm2s_arvalid;
  wire [31:0]m_axi_mm2s_rdata;
  wire m_axi_mm2s_rlast;
  wire m_axi_mm2s_rready;
  wire [1:0]m_axi_mm2s_rresp;
  wire m_axi_mm2s_rvalid;
  wire [31:0]m_axis_mm2s_tdata;
  wire [3:0]m_axis_mm2s_tkeep;
  wire m_axis_mm2s_tlast;
  wire m_axis_mm2s_tready;
  wire m_axis_mm2s_tvalid;
  wire mm2s_decerr_i;
  wire mm2s_halt_cmplt;
  wire mm2s_interr_i;
  wire mm2s_slverr_i;
  wire \mm2s_tag_reg[0] ;
  wire \mm2s_tag_reg[0]_0 ;
  wire out;
  wire p_0_out_carry__0_n_3;
  wire p_0_out_carry__0_n_6;
  wire p_0_out_carry__0_n_7;
  wire p_0_out_carry_n_0;
  wire p_0_out_carry_n_1;
  wire p_0_out_carry_n_2;
  wire p_0_out_carry_n_3;
  wire p_0_out_carry_n_4;
  wire p_0_out_carry_n_5;
  wire p_0_out_carry_n_6;
  wire p_0_out_carry_n_7;
  wire [3:0]p_1_out;
  wire p_2_out;
  wire [31:0]p_2_out_0;
  wire p_7_out;
  wire s_axis_mm2s_cmd_tready;
  wire s_axis_mm2s_cmd_tvalid_split;
  wire sig_addr2data_addr_posted;
  wire [2:0]sig_addr_posted_cntr;
  wire sig_btt_is_zero;
  wire [5:2]sig_byte_change_minus1_im2;
  wire sig_calc_error_pushed;
  wire sig_cmd2mstr_cmd_valid;
  wire sig_cmd_eof_slice;
  wire sig_cmd_stat_rst_user_reg_n_cdc_from_reg;
  wire sig_cmd_type_slice;
  wire [0:0]sig_coelsc_tag_reg;
  wire sig_data2addr_stop_req;
  wire sig_data2rsc_decerr;
  wire sig_data2sf_cmd_cmplt;
  wire [36:36]sig_data_fifo_data_out;
  wire [7:7]sig_data_fifo_wr_cnt;
  wire sig_halt_reg_dly2;
  wire sig_halt_reg_dly3;
  wire sig_input_reg_empty;
  wire [31:3]sig_mstr2addr_addr;
  wire [0:0]sig_mstr2addr_burst;
  wire sig_mstr2addr_cmd_valid;
  wire sig_mstr2data_cmd_cmplt;
  wire sig_mstr2data_cmd_valid;
  wire sig_mstr2data_eof;
  wire [3:0]sig_mstr2data_last_strb;
  wire sig_mstr2data_sequential;
  wire [3:0]sig_mstr2data_strt_strb;
  wire sig_mstr2sf_cmd_valid;
  wire sig_mstr2sf_eof;
  wire sig_mstr2sf_strt_offset;
  wire sig_next_calc_error_reg;
  wire sig_push_rd_sts_reg;
  wire sig_rd_sts_interr_reg0;
  wire sig_rd_sts_reg_full0;
  wire sig_rd_sts_slverr_reg0;
  wire [0:0]sig_rd_sts_tag_reg;
  wire sig_rdc2sf_wlast;
  wire [3:0]sig_rdc2sf_wstrb;
  wire sig_reset_reg;
  wire sig_rsc2data_ready;
  wire [6:4]sig_rsc2stat_status;
  wire sig_rsc2stat_status_valid;
  wire sig_rst2all_stop_request;
  wire sig_sf_allow_addr_req;
  wire sig_skid2dre_wready;
  wire sig_slast_with_stop;
  wire sig_sm_halt_reg;
  wire [3:3]sig_sstrb_stop_mask;
  wire sig_stat2rsc_status_ready;
  wire sig_stream_rst;
  wire [1:0]sig_xfer_addr_reg;
  wire [3:1]NLW_p_0_out_carry__0_CO_UNCONNECTED;
  wire [3:2]NLW_p_0_out_carry__0_O_UNCONNECTED;

  design_1_axi_dma_0_0_axi_datamover_skid_buf_6 \ENABLE_AXIS_SKID.I_MM2S_SKID_BUF 
       (.D(p_2_out_0[19:0]),
        .DOBDO({sig_data_fifo_data_out,p_1_out,p_2_out_0[31:20]}),
        .SR(sig_stream_rst),
        .hold_ff_q_reg(\GEN_INCLUDE_MM2S_SF.I_RD_SF_n_56 ),
        .m_axi_mm2s_aclk(m_axi_mm2s_aclk),
        .m_axis_mm2s_tdata(m_axis_mm2s_tdata),
        .m_axis_mm2s_tkeep(m_axis_mm2s_tkeep),
        .m_axis_mm2s_tlast(m_axis_mm2s_tlast),
        .m_axis_mm2s_tready(m_axis_mm2s_tready),
        .m_axis_mm2s_tvalid(m_axis_mm2s_tvalid),
        .out(sig_skid2dre_wready),
        .sig_cmd_stat_rst_user_reg_n_cdc_from_reg(sig_cmd_stat_rst_user_reg_n_cdc_from_reg),
        .sig_halt_reg_dly2(sig_halt_reg_dly2),
        .sig_halt_reg_dly3(sig_halt_reg_dly3),
        .sig_halt_reg_dly3_reg(I_RD_DATA_CNTL_n_7),
        .sig_halt_reg_dly3_reg_0(I_RD_DATA_CNTL_n_27),
        .sig_reset_reg(sig_reset_reg),
        .sig_slast_with_stop(sig_slast_with_stop),
        .sig_sstrb_stop_mask(sig_sstrb_stop_mask));
  design_1_axi_dma_0_0_axi_datamover_rd_sf \GEN_INCLUDE_MM2S_SF.I_RD_SF 
       (.D({p_0_out_carry__0_n_6,p_0_out_carry__0_n_7,p_0_out_carry_n_4,p_0_out_carry_n_5,p_0_out_carry_n_6,p_0_out_carry_n_7}),
        .\DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM36_NO_ECC.ram (sig_data_fifo_wr_cnt),
        .DI(\GEN_INCLUDE_MM2S_SF.I_RD_SF_n_57 ),
        .DIBDI({sig_data2sf_cmd_cmplt,sig_rdc2sf_wlast,sig_rdc2sf_wstrb}),
        .DOBDO({sig_data_fifo_data_out,p_1_out}),
        .E(\I_DATA_FIFO/BLK_MEM.I_SYNC_FIFOGEN_FIFO/FAMILY_SUPPORTED.I_SYNC_FIFO_BRAM/inst_fifo_gen/gconvfifo.rf/grf.rf/p_17_out ),
        .FIFO_Full_reg(\GEN_INCLUDE_MM2S_SF.I_RD_SF_n_53 ),
        .\INFERRED_GEN.cnt_i_reg[0] (\GEN_INCLUDE_MM2S_SF.I_RD_SF_n_39 ),
        .Q({\I_DATA_FIFO/BLK_MEM.I_SYNC_FIFOGEN_FIFO/FAMILY_SUPPORTED.I_SYNC_FIFO_BRAM/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/grss.gdc.dc/gsym_dc.dc/count_reg ,\GEN_INCLUDE_MM2S_SF.I_RD_SF_n_46 ,\GEN_INCLUDE_MM2S_SF.I_RD_SF_n_47 ,\GEN_INCLUDE_MM2S_SF.I_RD_SF_n_48 ,\GEN_INCLUDE_MM2S_SF.I_RD_SF_n_49 }),
        .S({\GEN_INCLUDE_MM2S_SF.I_RD_SF_n_41 ,\GEN_INCLUDE_MM2S_SF.I_RD_SF_n_42 ,\GEN_INCLUDE_MM2S_SF.I_RD_SF_n_43 ,\GEN_INCLUDE_MM2S_SF.I_RD_SF_n_44 }),
        .SR(sig_stream_rst),
        .\count_reg[6] ({\GEN_INCLUDE_MM2S_SF.I_RD_SF_n_51 ,\GEN_INCLUDE_MM2S_SF.I_RD_SF_n_52 }),
        .\gc1.count_reg[6] (\GEN_INCLUDE_MM2S_SF.I_RD_SF_n_50 ),
        .m_axi_mm2s_aclk(m_axi_mm2s_aclk),
        .m_axi_mm2s_rdata(m_axi_mm2s_rdata),
        .out(\GEN_INCLUDE_MM2S_SF.I_RD_SF_n_37 ),
        .p_2_out_0(p_2_out_0),
        .ram_full_i_reg(I_RD_DATA_CNTL_n_24),
        .ram_full_i_reg_0(\I_DATA_FIFO/BLK_MEM.I_SYNC_FIFOGEN_FIFO/FAMILY_SUPPORTED.I_SYNC_FIFO_BRAM/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/grss.gdc.dc/cntr_en ),
        .sig_cmd_stat_rst_user_reg_n_cdc_from_reg(sig_cmd_stat_rst_user_reg_n_cdc_from_reg),
        .sig_inhibit_rdy_n(\OMIT_DRE_CNTL.I_DRE_CNTL_FIFO/sig_inhibit_rdy_n ),
        .sig_init_reg2(\OMIT_DRE_CNTL.I_DRE_CNTL_FIFO/sig_init_reg2 ),
        .sig_last_mmap_dbeat_reg_reg(I_RD_DATA_CNTL_n_2),
        .sig_mstr2sf_cmd_valid(sig_mstr2sf_cmd_valid),
        .sig_posted_to_axi_2_reg(I_ADDR_CNTL_n_0),
        .sig_reset_reg(sig_reset_reg),
        .sig_s_ready_out_reg(\GEN_INCLUDE_MM2S_SF.I_RD_SF_n_56 ),
        .sig_s_ready_out_reg_0(sig_skid2dre_wready),
        .sig_sf_allow_addr_req(sig_sf_allow_addr_req),
        .sig_slast_with_stop(sig_slast_with_stop),
        .sig_sstrb_stop_mask(sig_sstrb_stop_mask));
  design_1_axi_dma_0_0_axi_datamover_addr_cntl I_ADDR_CNTL
       (.SR(sig_stream_rst),
        .in({I_MSTR_PCC_n_2,sig_mstr2addr_burst,sig_byte_change_minus1_im2,sig_mstr2addr_addr,sig_mstr2sf_strt_offset,sig_xfer_addr_reg}),
        .m_axi_mm2s_aclk(m_axi_mm2s_aclk),
        .m_axi_mm2s_araddr(m_axi_mm2s_araddr),
        .m_axi_mm2s_arburst(m_axi_mm2s_arburst),
        .m_axi_mm2s_arlen(m_axi_mm2s_arlen),
        .m_axi_mm2s_arready(m_axi_mm2s_arready),
        .m_axi_mm2s_arsize(m_axi_mm2s_arsize),
        .m_axi_mm2s_arvalid(m_axi_mm2s_arvalid),
        .out(I_ADDR_CNTL_n_0),
        .\sig_addr_posted_cntr_reg[2] (sig_addr2data_addr_posted),
        .sig_cmd_stat_rst_user_reg_n_cdc_from_reg(sig_cmd_stat_rst_user_reg_n_cdc_from_reg),
        .sig_data2addr_stop_req(sig_data2addr_stop_req),
        .sig_halt_cmplt_reg(I_ADDR_CNTL_n_7),
        .sig_halt_reg_dly3(sig_halt_reg_dly3),
        .sig_init_reg2(\OMIT_DRE_CNTL.I_DRE_CNTL_FIFO/sig_init_reg2 ),
        .sig_mstr2addr_cmd_valid(sig_mstr2addr_cmd_valid),
        .sig_reset_reg(sig_reset_reg),
        .sig_sf_allow_addr_req(sig_sf_allow_addr_req),
        .sig_wr_fifo(\GEN_ADDR_FIFO.I_ADDR_QUAL_FIFO/sig_wr_fifo ));
  design_1_axi_dma_0_0_axi_datamover_cmd_status I_CMD_STATUS
       (.D({sig_rsc2stat_status,sig_rd_sts_tag_reg}),
        .\GEN_MM2S.queue_dout_new_reg[31] (\GEN_MM2S.queue_dout_new_reg[31] ),
        .Q({data,I_CMD_STATUS_n_24,I_CMD_STATUS_n_25,I_CMD_STATUS_n_26,I_CMD_STATUS_n_27,I_CMD_STATUS_n_28,I_CMD_STATUS_n_29,I_CMD_STATUS_n_30,I_CMD_STATUS_n_31,I_CMD_STATUS_n_32,I_CMD_STATUS_n_33,I_CMD_STATUS_n_34,I_CMD_STATUS_n_35,I_CMD_STATUS_n_36,I_CMD_STATUS_n_37,I_CMD_STATUS_n_38,I_CMD_STATUS_n_39,sig_cmd_eof_slice,sig_cmd_type_slice,I_CMD_STATUS_n_42,I_CMD_STATUS_n_43,I_CMD_STATUS_n_44,I_CMD_STATUS_n_45,I_CMD_STATUS_n_46,I_CMD_STATUS_n_47,I_CMD_STATUS_n_48,I_CMD_STATUS_n_49,I_CMD_STATUS_n_50,I_CMD_STATUS_n_51,I_CMD_STATUS_n_52,I_CMD_STATUS_n_53,I_CMD_STATUS_n_54,I_CMD_STATUS_n_55}),
        .SR(sig_stream_rst),
        .m_axi_mm2s_aclk(m_axi_mm2s_aclk),
        .mm2s_decerr_i(mm2s_decerr_i),
        .mm2s_interr_i(mm2s_interr_i),
        .mm2s_slverr_i(mm2s_slverr_i),
        .\mm2s_tag_reg[0] (\mm2s_tag_reg[0] ),
        .\mm2s_tag_reg[0]_0 (\mm2s_tag_reg[0]_0 ),
        .p_0_out(\I_CMD_FIFO/p_0_out ),
        .p_2_out(p_2_out),
        .p_7_out(p_7_out),
        .s_axis_mm2s_cmd_tready(s_axis_mm2s_cmd_tready),
        .s_axis_mm2s_cmd_tvalid_split(s_axis_mm2s_cmd_tvalid_split),
        .sig_btt_is_zero(sig_btt_is_zero),
        .sig_calc_error_pushed(sig_calc_error_pushed),
        .sig_cmd2mstr_cmd_valid(sig_cmd2mstr_cmd_valid),
        .sig_cmd_stat_rst_user_reg_n_cdc_from_reg(sig_cmd_stat_rst_user_reg_n_cdc_from_reg),
        .sig_init_done(\I_CMD_FIFO/sig_init_done ),
        .sig_init_reg2(\OMIT_DRE_CNTL.I_DRE_CNTL_FIFO/sig_init_reg2 ),
        .sig_input_reg_empty(sig_input_reg_empty),
        .sig_reset_reg(sig_reset_reg),
        .sig_rsc2stat_status_valid(sig_rsc2stat_status_valid),
        .sig_sm_halt_reg(sig_sm_halt_reg),
        .sig_stat2rsc_status_ready(sig_stat2rsc_status_ready));
  design_1_axi_dma_0_0_axi_datamover_pcc I_MSTR_PCC
       (.FIFO_Full_reg(\GEN_INCLUDE_MM2S_SF.I_RD_SF_n_53 ),
        .FIFO_Full_reg_0(\GEN_INCLUDE_MM2S_SF.I_RD_SF_n_39 ),
        .Q({data,I_CMD_STATUS_n_24,I_CMD_STATUS_n_25,I_CMD_STATUS_n_26,I_CMD_STATUS_n_27,I_CMD_STATUS_n_28,I_CMD_STATUS_n_29,I_CMD_STATUS_n_30,I_CMD_STATUS_n_31,I_CMD_STATUS_n_32,I_CMD_STATUS_n_33,I_CMD_STATUS_n_34,I_CMD_STATUS_n_35,I_CMD_STATUS_n_36,I_CMD_STATUS_n_37,I_CMD_STATUS_n_38,I_CMD_STATUS_n_39,sig_cmd_eof_slice,sig_cmd_type_slice,I_CMD_STATUS_n_42,I_CMD_STATUS_n_43,I_CMD_STATUS_n_44,I_CMD_STATUS_n_45,I_CMD_STATUS_n_46,I_CMD_STATUS_n_47,I_CMD_STATUS_n_48,I_CMD_STATUS_n_49,I_CMD_STATUS_n_50,I_CMD_STATUS_n_51,I_CMD_STATUS_n_52,I_CMD_STATUS_n_53,I_CMD_STATUS_n_54,I_CMD_STATUS_n_55}),
        .SR(sig_stream_rst),
        .in({I_MSTR_PCC_n_2,sig_mstr2addr_burst,sig_byte_change_minus1_im2,sig_mstr2addr_addr,sig_mstr2sf_strt_offset,sig_xfer_addr_reg}),
        .m_axi_mm2s_aclk(m_axi_mm2s_aclk),
        .p_0_out(\I_CMD_FIFO/p_0_out ),
        .sig_btt_is_zero(sig_btt_is_zero),
        .sig_calc_error_pushed(sig_calc_error_pushed),
        .sig_cmd2mstr_cmd_valid(sig_cmd2mstr_cmd_valid),
        .sig_inhibit_rdy_n(\OMIT_DRE_CNTL.I_DRE_CNTL_FIFO/sig_inhibit_rdy_n ),
        .sig_init_done(\I_CMD_FIFO/sig_init_done ),
        .sig_input_reg_empty(sig_input_reg_empty),
        .sig_mstr2addr_cmd_valid(sig_mstr2addr_cmd_valid),
        .sig_mstr2data_cmd_valid(sig_mstr2data_cmd_valid),
        .sig_mstr2sf_cmd_valid(sig_mstr2sf_cmd_valid),
        .sig_next_cmd_cmplt_reg_reg({sig_mstr2data_cmd_cmplt,sig_mstr2data_sequential,sig_mstr2data_eof,sig_mstr2data_last_strb,sig_mstr2data_strt_strb,sig_mstr2sf_eof}),
        .sig_reset_reg(sig_reset_reg),
        .sig_sm_halt_reg(sig_sm_halt_reg),
        .sig_wr_fifo(\GEN_DATA_CNTL_FIFO.I_DATA_CNTL_FIFO/sig_wr_fifo ),
        .sig_wr_fifo_0(\GEN_ADDR_FIFO.I_ADDR_QUAL_FIFO/sig_wr_fifo ));
  design_1_axi_dma_0_0_axi_datamover_rddata_cntl I_RD_DATA_CNTL
       (.D({sig_rsc2stat_status[6],sig_rsc2stat_status[4]}),
        .DIBDI({sig_data2sf_cmd_cmplt,sig_rdc2sf_wlast,sig_rdc2sf_wstrb}),
        .E(\I_DATA_FIFO/BLK_MEM.I_SYNC_FIFOGEN_FIFO/FAMILY_SUPPORTED.I_SYNC_FIFO_BRAM/inst_fifo_gen/gconvfifo.rf/grf.rf/p_17_out ),
        .SR(sig_stream_rst),
        .\count_reg[0] (\I_DATA_FIFO/BLK_MEM.I_SYNC_FIFOGEN_FIFO/FAMILY_SUPPORTED.I_SYNC_FIFO_BRAM/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/grss.gdc.dc/cntr_en ),
        .in({I_MSTR_PCC_n_2,sig_mstr2data_cmd_cmplt,sig_mstr2data_sequential,sig_mstr2data_eof,sig_mstr2data_last_strb,sig_mstr2data_strt_strb,sig_byte_change_minus1_im2,sig_mstr2sf_eof}),
        .m_axi_mm2s_aclk(m_axi_mm2s_aclk),
        .m_axi_mm2s_rlast(m_axi_mm2s_rlast),
        .m_axi_mm2s_rready(m_axi_mm2s_rready),
        .m_axi_mm2s_rresp(m_axi_mm2s_rresp),
        .m_axi_mm2s_rvalid(m_axi_mm2s_rvalid),
        .out(\GEN_INCLUDE_MM2S_SF.I_RD_SF_n_37 ),
        .ram_empty_fb_i_reg(\GEN_INCLUDE_MM2S_SF.I_RD_SF_n_50 ),
        .ram_full_i_reg(I_RD_DATA_CNTL_n_24),
        .ram_full_i_reg_0(sig_data_fifo_wr_cnt),
        .sig_addr_posted_cntr(sig_addr_posted_cntr),
        .\sig_addr_posted_cntr_reg[2]_0 (I_RD_DATA_CNTL_n_2),
        .sig_cmd_stat_rst_user_reg_n_cdc_from_reg(sig_cmd_stat_rst_user_reg_n_cdc_from_reg),
        .sig_coelsc_tag_reg(sig_coelsc_tag_reg),
        .sig_data2addr_stop_req(sig_data2addr_stop_req),
        .sig_data2rsc_decerr(sig_data2rsc_decerr),
        .sig_halt_reg_dly2(sig_halt_reg_dly2),
        .sig_halt_reg_dly3(sig_halt_reg_dly3),
        .sig_init_reg2(\OMIT_DRE_CNTL.I_DRE_CNTL_FIFO/sig_init_reg2 ),
        .sig_mstr2data_cmd_valid(sig_mstr2data_cmd_valid),
        .sig_next_calc_error_reg(sig_next_calc_error_reg),
        .sig_posted_to_axi_reg(sig_addr2data_addr_posted),
        .sig_push_rd_sts_reg(sig_push_rd_sts_reg),
        .sig_rd_sts_interr_reg0(sig_rd_sts_interr_reg0),
        .sig_rd_sts_reg_empty_reg(I_RD_DATA_CNTL_n_12),
        .sig_rd_sts_reg_full0(sig_rd_sts_reg_full0),
        .sig_rd_sts_slverr_reg0(sig_rd_sts_slverr_reg0),
        .sig_reset_reg(sig_reset_reg),
        .sig_rsc2data_ready(sig_rsc2data_ready),
        .sig_rsc2stat_status_valid(sig_rsc2stat_status_valid),
        .sig_rst2all_stop_request(sig_rst2all_stop_request),
        .sig_s_ready_out_reg(I_RD_DATA_CNTL_n_27),
        .sig_sstrb_stop_mask(sig_sstrb_stop_mask),
        .\sig_sstrb_stop_mask_reg[3] (I_RD_DATA_CNTL_n_7),
        .sig_stat2rsc_status_ready(sig_stat2rsc_status_ready),
        .sig_wr_fifo(\GEN_DATA_CNTL_FIFO.I_DATA_CNTL_FIFO/sig_wr_fifo ));
  design_1_axi_dma_0_0_axi_datamover_rd_status_cntl I_RD_STATUS_CNTLR
       (.D({sig_rsc2stat_status,sig_rd_sts_tag_reg}),
        .m_axi_mm2s_aclk(m_axi_mm2s_aclk),
        .sig_cmd_stat_rst_user_reg_n_cdc_from_reg(sig_cmd_stat_rst_user_reg_n_cdc_from_reg),
        .sig_coelsc_reg_full_reg(I_RD_DATA_CNTL_n_12),
        .sig_coelsc_tag_reg(sig_coelsc_tag_reg),
        .sig_data2rsc_decerr(sig_data2rsc_decerr),
        .sig_push_rd_sts_reg(sig_push_rd_sts_reg),
        .sig_rd_sts_interr_reg0(sig_rd_sts_interr_reg0),
        .sig_rd_sts_reg_full0(sig_rd_sts_reg_full0),
        .sig_rd_sts_slverr_reg0(sig_rd_sts_slverr_reg0),
        .sig_rsc2data_ready(sig_rsc2data_ready),
        .sig_rsc2stat_status_valid(sig_rsc2stat_status_valid),
        .sig_stat2rsc_status_ready(sig_stat2rsc_status_ready));
  design_1_axi_dma_0_0_axi_datamover_reset_7 I_RESET
       (.\GNE_SYNC_RESET.halt_i_reg (\GNE_SYNC_RESET.halt_i_reg ),
        .SR(sig_stream_rst),
        .m_axi_mm2s_aclk(m_axi_mm2s_aclk),
        .mm2s_halt_cmplt(mm2s_halt_cmplt),
        .out(out),
        .sig_addr_posted_cntr(sig_addr_posted_cntr),
        .sig_calc_error_reg_reg(I_ADDR_CNTL_n_7),
        .sig_cmd_stat_rst_user_reg_n_cdc_from_reg(sig_cmd_stat_rst_user_reg_n_cdc_from_reg),
        .sig_next_calc_error_reg(sig_next_calc_error_reg),
        .sig_rst2all_stop_request(sig_rst2all_stop_request));
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-8 {cell *THIS*}}" *) 
  CARRY4 p_0_out_carry
       (.CI(1'b0),
        .CO({p_0_out_carry_n_0,p_0_out_carry_n_1,p_0_out_carry_n_2,p_0_out_carry_n_3}),
        .CYINIT(\GEN_INCLUDE_MM2S_SF.I_RD_SF_n_49 ),
        .DI({\GEN_INCLUDE_MM2S_SF.I_RD_SF_n_46 ,\GEN_INCLUDE_MM2S_SF.I_RD_SF_n_47 ,\GEN_INCLUDE_MM2S_SF.I_RD_SF_n_48 ,\GEN_INCLUDE_MM2S_SF.I_RD_SF_n_57 }),
        .O({p_0_out_carry_n_4,p_0_out_carry_n_5,p_0_out_carry_n_6,p_0_out_carry_n_7}),
        .S({\GEN_INCLUDE_MM2S_SF.I_RD_SF_n_41 ,\GEN_INCLUDE_MM2S_SF.I_RD_SF_n_42 ,\GEN_INCLUDE_MM2S_SF.I_RD_SF_n_43 ,\GEN_INCLUDE_MM2S_SF.I_RD_SF_n_44 }));
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-8 {cell *THIS*}}" *) 
  CARRY4 p_0_out_carry__0
       (.CI(p_0_out_carry_n_0),
        .CO({NLW_p_0_out_carry__0_CO_UNCONNECTED[3:1],p_0_out_carry__0_n_3}),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,\I_DATA_FIFO/BLK_MEM.I_SYNC_FIFOGEN_FIFO/FAMILY_SUPPORTED.I_SYNC_FIFO_BRAM/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/grss.gdc.dc/gsym_dc.dc/count_reg }),
        .O({NLW_p_0_out_carry__0_O_UNCONNECTED[3:2],p_0_out_carry__0_n_6,p_0_out_carry__0_n_7}),
        .S({1'b0,1'b0,\GEN_INCLUDE_MM2S_SF.I_RD_SF_n_51 ,\GEN_INCLUDE_MM2S_SF.I_RD_SF_n_52 }));
endmodule

(* ORIG_REF_NAME = "axi_datamover_mssai_skid_buf" *) 
module design_1_axi_dma_0_0_axi_datamover_mssai_skid_buf
   (out,
    sig_eop_sent_reg_reg,
    \sig_strb_reg_out_reg[3]_0 ,
    sig_eop_sent,
    lsig_strm_eop_asserted6_out,
    DIBDI,
    sig_dre2ibtt_tvalid,
    lvar_num_set,
    \DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM36_NO_ECC.ram ,
    SR,
    \INFERRED_GEN.cnt_i_reg[1] ,
    E,
    \sig_mssa_index_reg_out_reg[1]_0 ,
    \sig_mssa_index_reg_out_reg[0]_0 ,
    \DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM36_NO_ECC.ram_0 ,
    m_axi_s2mm_aclk,
    sig_stream_rst,
    skid2dre_wlast,
    sig_reset_reg,
    sig_m_valid_out_reg_0,
    sig_eop_halt_xfer,
    Q,
    sig_ibtt2dre_tready,
    sig_cmd_stat_rst_user_reg_n_cdc_from_reg,
    \storage_data_reg[6] ,
    sig_m_valid_dup_reg_0,
    D,
    \sig_data_reg_out_reg[31]_0 ,
    \sig_strb_reg_out_reg[1]_0 );
  output out;
  output sig_eop_sent_reg_reg;
  output \sig_strb_reg_out_reg[3]_0 ;
  output sig_eop_sent;
  output lsig_strm_eop_asserted6_out;
  output [0:0]DIBDI;
  output sig_dre2ibtt_tvalid;
  output [1:0]lvar_num_set;
  output [3:0]\DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM36_NO_ECC.ram ;
  output [0:0]SR;
  output \INFERRED_GEN.cnt_i_reg[1] ;
  output [0:0]E;
  output \sig_mssa_index_reg_out_reg[1]_0 ;
  output \sig_mssa_index_reg_out_reg[0]_0 ;
  output [31:0]\DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM36_NO_ECC.ram_0 ;
  input m_axi_s2mm_aclk;
  input sig_stream_rst;
  input skid2dre_wlast;
  input sig_reset_reg;
  input sig_m_valid_out_reg_0;
  input sig_eop_halt_xfer;
  input [0:0]Q;
  input sig_ibtt2dre_tready;
  input sig_cmd_stat_rst_user_reg_n_cdc_from_reg;
  input [6:0]\storage_data_reg[6] ;
  input sig_m_valid_dup_reg_0;
  input [3:0]D;
  input [31:0]\sig_data_reg_out_reg[31]_0 ;
  input [1:0]\sig_strb_reg_out_reg[1]_0 ;

  wire [3:0]D;
  wire [3:0]\DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM36_NO_ECC.ram ;
  wire [31:0]\DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM36_NO_ECC.ram_0 ;
  wire [0:0]DIBDI;
  wire [0:0]E;
  wire \INFERRED_GEN.cnt_i_reg[1] ;
  wire [0:0]Q;
  wire [0:0]SR;
  wire lsig_strm_eop_asserted6_out;
  wire [1:0]lvar_num_set;
  wire m_axi_s2mm_aclk;
  wire [1:0]p_1_in;
  wire \sig_byte_cntr[4]_i_4_n_0 ;
  wire sig_cmd_stat_rst_user_reg_n_cdc_from_reg;
  wire \sig_data_reg_out[0]_i_1_n_0 ;
  wire \sig_data_reg_out[10]_i_1_n_0 ;
  wire \sig_data_reg_out[11]_i_1_n_0 ;
  wire \sig_data_reg_out[12]_i_1_n_0 ;
  wire \sig_data_reg_out[13]_i_1_n_0 ;
  wire \sig_data_reg_out[14]_i_1_n_0 ;
  wire \sig_data_reg_out[15]_i_1_n_0 ;
  wire \sig_data_reg_out[16]_i_1_n_0 ;
  wire \sig_data_reg_out[17]_i_1_n_0 ;
  wire \sig_data_reg_out[18]_i_1_n_0 ;
  wire \sig_data_reg_out[19]_i_1_n_0 ;
  wire \sig_data_reg_out[1]_i_1_n_0 ;
  wire \sig_data_reg_out[20]_i_1_n_0 ;
  wire \sig_data_reg_out[21]_i_1_n_0 ;
  wire \sig_data_reg_out[22]_i_1_n_0 ;
  wire \sig_data_reg_out[23]_i_1_n_0 ;
  wire \sig_data_reg_out[24]_i_1_n_0 ;
  wire \sig_data_reg_out[25]_i_1_n_0 ;
  wire \sig_data_reg_out[26]_i_1_n_0 ;
  wire \sig_data_reg_out[27]_i_1_n_0 ;
  wire \sig_data_reg_out[28]_i_1_n_0 ;
  wire \sig_data_reg_out[29]_i_1_n_0 ;
  wire \sig_data_reg_out[2]_i_1_n_0 ;
  wire \sig_data_reg_out[30]_i_1_n_0 ;
  wire \sig_data_reg_out[31]_i_1__2_n_0 ;
  wire \sig_data_reg_out[31]_i_2_n_0 ;
  wire \sig_data_reg_out[3]_i_1_n_0 ;
  wire \sig_data_reg_out[4]_i_1_n_0 ;
  wire \sig_data_reg_out[5]_i_1_n_0 ;
  wire \sig_data_reg_out[6]_i_1_n_0 ;
  wire \sig_data_reg_out[7]_i_1_n_0 ;
  wire \sig_data_reg_out[8]_i_1_n_0 ;
  wire \sig_data_reg_out[9]_i_1_n_0 ;
  wire [31:0]\sig_data_reg_out_reg[31]_0 ;
  wire \sig_data_skid_reg_reg_n_0_[0] ;
  wire \sig_data_skid_reg_reg_n_0_[10] ;
  wire \sig_data_skid_reg_reg_n_0_[11] ;
  wire \sig_data_skid_reg_reg_n_0_[12] ;
  wire \sig_data_skid_reg_reg_n_0_[13] ;
  wire \sig_data_skid_reg_reg_n_0_[14] ;
  wire \sig_data_skid_reg_reg_n_0_[15] ;
  wire \sig_data_skid_reg_reg_n_0_[16] ;
  wire \sig_data_skid_reg_reg_n_0_[17] ;
  wire \sig_data_skid_reg_reg_n_0_[18] ;
  wire \sig_data_skid_reg_reg_n_0_[19] ;
  wire \sig_data_skid_reg_reg_n_0_[1] ;
  wire \sig_data_skid_reg_reg_n_0_[20] ;
  wire \sig_data_skid_reg_reg_n_0_[21] ;
  wire \sig_data_skid_reg_reg_n_0_[22] ;
  wire \sig_data_skid_reg_reg_n_0_[23] ;
  wire \sig_data_skid_reg_reg_n_0_[24] ;
  wire \sig_data_skid_reg_reg_n_0_[25] ;
  wire \sig_data_skid_reg_reg_n_0_[26] ;
  wire \sig_data_skid_reg_reg_n_0_[27] ;
  wire \sig_data_skid_reg_reg_n_0_[28] ;
  wire \sig_data_skid_reg_reg_n_0_[29] ;
  wire \sig_data_skid_reg_reg_n_0_[2] ;
  wire \sig_data_skid_reg_reg_n_0_[30] ;
  wire \sig_data_skid_reg_reg_n_0_[31] ;
  wire \sig_data_skid_reg_reg_n_0_[3] ;
  wire \sig_data_skid_reg_reg_n_0_[4] ;
  wire \sig_data_skid_reg_reg_n_0_[5] ;
  wire \sig_data_skid_reg_reg_n_0_[6] ;
  wire \sig_data_skid_reg_reg_n_0_[7] ;
  wire \sig_data_skid_reg_reg_n_0_[8] ;
  wire \sig_data_skid_reg_reg_n_0_[9] ;
  wire sig_dre2ibtt_tvalid;
  wire sig_eop_halt_xfer;
  wire sig_eop_sent;
  wire sig_ibtt2dre_tready;
  wire sig_last_skid_mux_out;
  wire sig_last_skid_reg;
  (* RTL_KEEP = "true" *) (* equivalent_register_removal = "no" *) wire sig_m_valid_dup;
  wire sig_m_valid_dup_i_1__0_n_0;
  wire sig_m_valid_dup_reg_0;
  (* RTL_KEEP = "true" *) (* equivalent_register_removal = "no" *) wire sig_m_valid_out;
  wire sig_m_valid_out_reg_0;
  wire \sig_mssa_index_reg_out_reg[0]_0 ;
  wire \sig_mssa_index_reg_out_reg[1]_0 ;
  wire sig_reset_reg;
  (* RTL_KEEP = "true" *) (* equivalent_register_removal = "no" *) wire sig_s_ready_dup;
  (* RTL_KEEP = "true" *) (* equivalent_register_removal = "no" *) wire sig_s_ready_dup2;
  (* RTL_KEEP = "true" *) (* equivalent_register_removal = "no" *) wire sig_s_ready_dup3;
  (* RTL_KEEP = "true" *) (* equivalent_register_removal = "no" *) wire sig_s_ready_dup4;
  wire sig_s_ready_dup_i_1__2_n_0;
  (* RTL_KEEP = "true" *) (* equivalent_register_removal = "no" *) wire sig_s_ready_out;
  wire [1:0]\sig_strb_reg_out_reg[1]_0 ;
  wire [3:0]sig_strb_skid_mux_out;
  wire [3:0]sig_strb_skid_reg;
  wire sig_stream_rst;
  wire sig_strm_tlast;
  wire sig_strm_tready1_out;
  wire skid2dre_wlast;
  wire [6:0]\storage_data_reg[6] ;

  assign out = sig_s_ready_out;
  assign sig_eop_sent_reg_reg = sig_m_valid_out;
  assign \sig_strb_reg_out_reg[3]_0  = sig_s_ready_dup3;
  LUT6 #(
    .INIT(64'hCF4D000000000000)) 
    \DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM36_NO_ECC.ram_i_10__0 
       (.I0(p_1_in[0]),
        .I1(\storage_data_reg[6] [5]),
        .I2(p_1_in[1]),
        .I3(\storage_data_reg[6] [4]),
        .I4(sig_m_valid_out),
        .I5(sig_strm_tlast),
        .O(lsig_strm_eop_asserted6_out));
  LUT4 #(
    .INIT(16'h0200)) 
    \DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM36_NO_ECC.ram_i_4__0 
       (.I0(lsig_strm_eop_asserted6_out),
        .I1(Q),
        .I2(sig_eop_halt_xfer),
        .I3(sig_m_valid_out),
        .O(DIBDI));
  LUT4 #(
    .INIT(16'h0020)) 
    \INFERRED_GEN.cnt_i[4]_i_4 
       (.I0(sig_m_valid_out),
        .I1(sig_eop_halt_xfer),
        .I2(sig_ibtt2dre_tready),
        .I3(Q),
        .O(\INFERRED_GEN.cnt_i_reg[1] ));
  LUT2 #(
    .INIT(4'hB)) 
    \sig_btt_cntr[13]_i_1__0 
       (.I0(sig_eop_sent),
        .I1(sig_cmd_stat_rst_user_reg_n_cdc_from_reg),
        .O(SR));
  LUT6 #(
    .INIT(64'h7000000000000000)) 
    \sig_byte_cntr[1]_i_3 
       (.I0(\DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM36_NO_ECC.ram [3]),
        .I1(\storage_data_reg[6] [3]),
        .I2(\storage_data_reg[6] [0]),
        .I3(\DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM36_NO_ECC.ram [0]),
        .I4(\storage_data_reg[6] [1]),
        .I5(\DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM36_NO_ECC.ram [1]),
        .O(lvar_num_set[0]));
  LUT5 #(
    .INIT(32'h00008000)) 
    \sig_byte_cntr[4]_i_2 
       (.I0(\storage_data_reg[6] [3]),
        .I1(\DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM36_NO_ECC.ram [3]),
        .I2(\storage_data_reg[6] [2]),
        .I3(\DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM36_NO_ECC.ram [2]),
        .I4(\sig_byte_cntr[4]_i_4_n_0 ),
        .O(lvar_num_set[1]));
  LUT4 #(
    .INIT(16'h7FFF)) 
    \sig_byte_cntr[4]_i_4 
       (.I0(\DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM36_NO_ECC.ram [1]),
        .I1(\storage_data_reg[6] [1]),
        .I2(\DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM36_NO_ECC.ram [0]),
        .I3(\storage_data_reg[6] [0]),
        .O(\sig_byte_cntr[4]_i_4_n_0 ));
  LUT3 #(
    .INIT(8'h02)) 
    \sig_byte_cntr[6]_i_4 
       (.I0(sig_m_valid_out),
        .I1(sig_eop_halt_xfer),
        .I2(Q),
        .O(sig_dre2ibtt_tvalid));
  LUT3 #(
    .INIT(8'hCA)) 
    \sig_data_reg_out[0]_i_1 
       (.I0(\sig_data_skid_reg_reg_n_0_[0] ),
        .I1(\sig_data_reg_out_reg[31]_0 [0]),
        .I2(sig_s_ready_dup2),
        .O(\sig_data_reg_out[0]_i_1_n_0 ));
  LUT3 #(
    .INIT(8'hCA)) 
    \sig_data_reg_out[10]_i_1 
       (.I0(\sig_data_skid_reg_reg_n_0_[10] ),
        .I1(\sig_data_reg_out_reg[31]_0 [10]),
        .I2(sig_s_ready_dup2),
        .O(\sig_data_reg_out[10]_i_1_n_0 ));
  LUT3 #(
    .INIT(8'hCA)) 
    \sig_data_reg_out[11]_i_1 
       (.I0(\sig_data_skid_reg_reg_n_0_[11] ),
        .I1(\sig_data_reg_out_reg[31]_0 [11]),
        .I2(sig_s_ready_dup2),
        .O(\sig_data_reg_out[11]_i_1_n_0 ));
  LUT3 #(
    .INIT(8'hCA)) 
    \sig_data_reg_out[12]_i_1 
       (.I0(\sig_data_skid_reg_reg_n_0_[12] ),
        .I1(\sig_data_reg_out_reg[31]_0 [12]),
        .I2(sig_s_ready_dup2),
        .O(\sig_data_reg_out[12]_i_1_n_0 ));
  LUT3 #(
    .INIT(8'hCA)) 
    \sig_data_reg_out[13]_i_1 
       (.I0(\sig_data_skid_reg_reg_n_0_[13] ),
        .I1(\sig_data_reg_out_reg[31]_0 [13]),
        .I2(sig_s_ready_dup2),
        .O(\sig_data_reg_out[13]_i_1_n_0 ));
  LUT3 #(
    .INIT(8'hCA)) 
    \sig_data_reg_out[14]_i_1 
       (.I0(\sig_data_skid_reg_reg_n_0_[14] ),
        .I1(\sig_data_reg_out_reg[31]_0 [14]),
        .I2(sig_s_ready_dup2),
        .O(\sig_data_reg_out[14]_i_1_n_0 ));
  LUT3 #(
    .INIT(8'hCA)) 
    \sig_data_reg_out[15]_i_1 
       (.I0(\sig_data_skid_reg_reg_n_0_[15] ),
        .I1(\sig_data_reg_out_reg[31]_0 [15]),
        .I2(sig_s_ready_dup2),
        .O(\sig_data_reg_out[15]_i_1_n_0 ));
  LUT3 #(
    .INIT(8'hCA)) 
    \sig_data_reg_out[16]_i_1 
       (.I0(\sig_data_skid_reg_reg_n_0_[16] ),
        .I1(\sig_data_reg_out_reg[31]_0 [16]),
        .I2(sig_s_ready_dup2),
        .O(\sig_data_reg_out[16]_i_1_n_0 ));
  LUT3 #(
    .INIT(8'hCA)) 
    \sig_data_reg_out[17]_i_1 
       (.I0(\sig_data_skid_reg_reg_n_0_[17] ),
        .I1(\sig_data_reg_out_reg[31]_0 [17]),
        .I2(sig_s_ready_dup2),
        .O(\sig_data_reg_out[17]_i_1_n_0 ));
  LUT3 #(
    .INIT(8'hCA)) 
    \sig_data_reg_out[18]_i_1 
       (.I0(\sig_data_skid_reg_reg_n_0_[18] ),
        .I1(\sig_data_reg_out_reg[31]_0 [18]),
        .I2(sig_s_ready_dup2),
        .O(\sig_data_reg_out[18]_i_1_n_0 ));
  LUT3 #(
    .INIT(8'hCA)) 
    \sig_data_reg_out[19]_i_1 
       (.I0(\sig_data_skid_reg_reg_n_0_[19] ),
        .I1(\sig_data_reg_out_reg[31]_0 [19]),
        .I2(sig_s_ready_dup2),
        .O(\sig_data_reg_out[19]_i_1_n_0 ));
  LUT3 #(
    .INIT(8'hCA)) 
    \sig_data_reg_out[1]_i_1 
       (.I0(\sig_data_skid_reg_reg_n_0_[1] ),
        .I1(\sig_data_reg_out_reg[31]_0 [1]),
        .I2(sig_s_ready_dup2),
        .O(\sig_data_reg_out[1]_i_1_n_0 ));
  LUT3 #(
    .INIT(8'hCA)) 
    \sig_data_reg_out[20]_i_1 
       (.I0(\sig_data_skid_reg_reg_n_0_[20] ),
        .I1(\sig_data_reg_out_reg[31]_0 [20]),
        .I2(sig_s_ready_dup2),
        .O(\sig_data_reg_out[20]_i_1_n_0 ));
  LUT3 #(
    .INIT(8'hCA)) 
    \sig_data_reg_out[21]_i_1 
       (.I0(\sig_data_skid_reg_reg_n_0_[21] ),
        .I1(\sig_data_reg_out_reg[31]_0 [21]),
        .I2(sig_s_ready_dup2),
        .O(\sig_data_reg_out[21]_i_1_n_0 ));
  LUT3 #(
    .INIT(8'hCA)) 
    \sig_data_reg_out[22]_i_1 
       (.I0(\sig_data_skid_reg_reg_n_0_[22] ),
        .I1(\sig_data_reg_out_reg[31]_0 [22]),
        .I2(sig_s_ready_dup2),
        .O(\sig_data_reg_out[22]_i_1_n_0 ));
  LUT3 #(
    .INIT(8'hCA)) 
    \sig_data_reg_out[23]_i_1 
       (.I0(\sig_data_skid_reg_reg_n_0_[23] ),
        .I1(\sig_data_reg_out_reg[31]_0 [23]),
        .I2(sig_s_ready_dup2),
        .O(\sig_data_reg_out[23]_i_1_n_0 ));
  LUT3 #(
    .INIT(8'hCA)) 
    \sig_data_reg_out[24]_i_1 
       (.I0(\sig_data_skid_reg_reg_n_0_[24] ),
        .I1(\sig_data_reg_out_reg[31]_0 [24]),
        .I2(sig_s_ready_dup2),
        .O(\sig_data_reg_out[24]_i_1_n_0 ));
  LUT3 #(
    .INIT(8'hCA)) 
    \sig_data_reg_out[25]_i_1 
       (.I0(\sig_data_skid_reg_reg_n_0_[25] ),
        .I1(\sig_data_reg_out_reg[31]_0 [25]),
        .I2(sig_s_ready_dup2),
        .O(\sig_data_reg_out[25]_i_1_n_0 ));
  LUT3 #(
    .INIT(8'hCA)) 
    \sig_data_reg_out[26]_i_1 
       (.I0(\sig_data_skid_reg_reg_n_0_[26] ),
        .I1(\sig_data_reg_out_reg[31]_0 [26]),
        .I2(sig_s_ready_dup2),
        .O(\sig_data_reg_out[26]_i_1_n_0 ));
  LUT3 #(
    .INIT(8'hCA)) 
    \sig_data_reg_out[27]_i_1 
       (.I0(\sig_data_skid_reg_reg_n_0_[27] ),
        .I1(\sig_data_reg_out_reg[31]_0 [27]),
        .I2(sig_s_ready_dup2),
        .O(\sig_data_reg_out[27]_i_1_n_0 ));
  LUT3 #(
    .INIT(8'hCA)) 
    \sig_data_reg_out[28]_i_1 
       (.I0(\sig_data_skid_reg_reg_n_0_[28] ),
        .I1(\sig_data_reg_out_reg[31]_0 [28]),
        .I2(sig_s_ready_dup2),
        .O(\sig_data_reg_out[28]_i_1_n_0 ));
  LUT3 #(
    .INIT(8'hCA)) 
    \sig_data_reg_out[29]_i_1 
       (.I0(\sig_data_skid_reg_reg_n_0_[29] ),
        .I1(\sig_data_reg_out_reg[31]_0 [29]),
        .I2(sig_s_ready_dup2),
        .O(\sig_data_reg_out[29]_i_1_n_0 ));
  LUT3 #(
    .INIT(8'hCA)) 
    \sig_data_reg_out[2]_i_1 
       (.I0(\sig_data_skid_reg_reg_n_0_[2] ),
        .I1(\sig_data_reg_out_reg[31]_0 [2]),
        .I2(sig_s_ready_dup2),
        .O(\sig_data_reg_out[2]_i_1_n_0 ));
  LUT3 #(
    .INIT(8'hCA)) 
    \sig_data_reg_out[30]_i_1 
       (.I0(\sig_data_skid_reg_reg_n_0_[30] ),
        .I1(\sig_data_reg_out_reg[31]_0 [30]),
        .I2(sig_s_ready_dup2),
        .O(\sig_data_reg_out[30]_i_1_n_0 ));
  LUT2 #(
    .INIT(4'hB)) 
    \sig_data_reg_out[31]_i_1__2 
       (.I0(sig_strm_tready1_out),
        .I1(sig_m_valid_dup),
        .O(\sig_data_reg_out[31]_i_1__2_n_0 ));
  LUT3 #(
    .INIT(8'hCA)) 
    \sig_data_reg_out[31]_i_2 
       (.I0(\sig_data_skid_reg_reg_n_0_[31] ),
        .I1(\sig_data_reg_out_reg[31]_0 [31]),
        .I2(sig_s_ready_dup2),
        .O(\sig_data_reg_out[31]_i_2_n_0 ));
  LUT3 #(
    .INIT(8'hCA)) 
    \sig_data_reg_out[3]_i_1 
       (.I0(\sig_data_skid_reg_reg_n_0_[3] ),
        .I1(\sig_data_reg_out_reg[31]_0 [3]),
        .I2(sig_s_ready_dup2),
        .O(\sig_data_reg_out[3]_i_1_n_0 ));
  LUT3 #(
    .INIT(8'hCA)) 
    \sig_data_reg_out[4]_i_1 
       (.I0(\sig_data_skid_reg_reg_n_0_[4] ),
        .I1(\sig_data_reg_out_reg[31]_0 [4]),
        .I2(sig_s_ready_dup2),
        .O(\sig_data_reg_out[4]_i_1_n_0 ));
  LUT3 #(
    .INIT(8'hCA)) 
    \sig_data_reg_out[5]_i_1 
       (.I0(\sig_data_skid_reg_reg_n_0_[5] ),
        .I1(\sig_data_reg_out_reg[31]_0 [5]),
        .I2(sig_s_ready_dup2),
        .O(\sig_data_reg_out[5]_i_1_n_0 ));
  LUT3 #(
    .INIT(8'hCA)) 
    \sig_data_reg_out[6]_i_1 
       (.I0(\sig_data_skid_reg_reg_n_0_[6] ),
        .I1(\sig_data_reg_out_reg[31]_0 [6]),
        .I2(sig_s_ready_dup2),
        .O(\sig_data_reg_out[6]_i_1_n_0 ));
  LUT3 #(
    .INIT(8'hCA)) 
    \sig_data_reg_out[7]_i_1 
       (.I0(\sig_data_skid_reg_reg_n_0_[7] ),
        .I1(\sig_data_reg_out_reg[31]_0 [7]),
        .I2(sig_s_ready_dup2),
        .O(\sig_data_reg_out[7]_i_1_n_0 ));
  LUT3 #(
    .INIT(8'hCA)) 
    \sig_data_reg_out[8]_i_1 
       (.I0(\sig_data_skid_reg_reg_n_0_[8] ),
        .I1(\sig_data_reg_out_reg[31]_0 [8]),
        .I2(sig_s_ready_dup2),
        .O(\sig_data_reg_out[8]_i_1_n_0 ));
  LUT3 #(
    .INIT(8'hCA)) 
    \sig_data_reg_out[9]_i_1 
       (.I0(\sig_data_skid_reg_reg_n_0_[9] ),
        .I1(\sig_data_reg_out_reg[31]_0 [9]),
        .I2(sig_s_ready_dup2),
        .O(\sig_data_reg_out[9]_i_1_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \sig_data_reg_out_reg[0] 
       (.C(m_axi_s2mm_aclk),
        .CE(\sig_data_reg_out[31]_i_1__2_n_0 ),
        .D(\sig_data_reg_out[0]_i_1_n_0 ),
        .Q(\DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM36_NO_ECC.ram_0 [0]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \sig_data_reg_out_reg[10] 
       (.C(m_axi_s2mm_aclk),
        .CE(\sig_data_reg_out[31]_i_1__2_n_0 ),
        .D(\sig_data_reg_out[10]_i_1_n_0 ),
        .Q(\DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM36_NO_ECC.ram_0 [10]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \sig_data_reg_out_reg[11] 
       (.C(m_axi_s2mm_aclk),
        .CE(\sig_data_reg_out[31]_i_1__2_n_0 ),
        .D(\sig_data_reg_out[11]_i_1_n_0 ),
        .Q(\DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM36_NO_ECC.ram_0 [11]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \sig_data_reg_out_reg[12] 
       (.C(m_axi_s2mm_aclk),
        .CE(\sig_data_reg_out[31]_i_1__2_n_0 ),
        .D(\sig_data_reg_out[12]_i_1_n_0 ),
        .Q(\DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM36_NO_ECC.ram_0 [12]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \sig_data_reg_out_reg[13] 
       (.C(m_axi_s2mm_aclk),
        .CE(\sig_data_reg_out[31]_i_1__2_n_0 ),
        .D(\sig_data_reg_out[13]_i_1_n_0 ),
        .Q(\DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM36_NO_ECC.ram_0 [13]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \sig_data_reg_out_reg[14] 
       (.C(m_axi_s2mm_aclk),
        .CE(\sig_data_reg_out[31]_i_1__2_n_0 ),
        .D(\sig_data_reg_out[14]_i_1_n_0 ),
        .Q(\DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM36_NO_ECC.ram_0 [14]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \sig_data_reg_out_reg[15] 
       (.C(m_axi_s2mm_aclk),
        .CE(\sig_data_reg_out[31]_i_1__2_n_0 ),
        .D(\sig_data_reg_out[15]_i_1_n_0 ),
        .Q(\DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM36_NO_ECC.ram_0 [15]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \sig_data_reg_out_reg[16] 
       (.C(m_axi_s2mm_aclk),
        .CE(\sig_data_reg_out[31]_i_1__2_n_0 ),
        .D(\sig_data_reg_out[16]_i_1_n_0 ),
        .Q(\DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM36_NO_ECC.ram_0 [16]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \sig_data_reg_out_reg[17] 
       (.C(m_axi_s2mm_aclk),
        .CE(\sig_data_reg_out[31]_i_1__2_n_0 ),
        .D(\sig_data_reg_out[17]_i_1_n_0 ),
        .Q(\DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM36_NO_ECC.ram_0 [17]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \sig_data_reg_out_reg[18] 
       (.C(m_axi_s2mm_aclk),
        .CE(\sig_data_reg_out[31]_i_1__2_n_0 ),
        .D(\sig_data_reg_out[18]_i_1_n_0 ),
        .Q(\DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM36_NO_ECC.ram_0 [18]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \sig_data_reg_out_reg[19] 
       (.C(m_axi_s2mm_aclk),
        .CE(\sig_data_reg_out[31]_i_1__2_n_0 ),
        .D(\sig_data_reg_out[19]_i_1_n_0 ),
        .Q(\DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM36_NO_ECC.ram_0 [19]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \sig_data_reg_out_reg[1] 
       (.C(m_axi_s2mm_aclk),
        .CE(\sig_data_reg_out[31]_i_1__2_n_0 ),
        .D(\sig_data_reg_out[1]_i_1_n_0 ),
        .Q(\DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM36_NO_ECC.ram_0 [1]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \sig_data_reg_out_reg[20] 
       (.C(m_axi_s2mm_aclk),
        .CE(\sig_data_reg_out[31]_i_1__2_n_0 ),
        .D(\sig_data_reg_out[20]_i_1_n_0 ),
        .Q(\DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM36_NO_ECC.ram_0 [20]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \sig_data_reg_out_reg[21] 
       (.C(m_axi_s2mm_aclk),
        .CE(\sig_data_reg_out[31]_i_1__2_n_0 ),
        .D(\sig_data_reg_out[21]_i_1_n_0 ),
        .Q(\DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM36_NO_ECC.ram_0 [21]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \sig_data_reg_out_reg[22] 
       (.C(m_axi_s2mm_aclk),
        .CE(\sig_data_reg_out[31]_i_1__2_n_0 ),
        .D(\sig_data_reg_out[22]_i_1_n_0 ),
        .Q(\DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM36_NO_ECC.ram_0 [22]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \sig_data_reg_out_reg[23] 
       (.C(m_axi_s2mm_aclk),
        .CE(\sig_data_reg_out[31]_i_1__2_n_0 ),
        .D(\sig_data_reg_out[23]_i_1_n_0 ),
        .Q(\DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM36_NO_ECC.ram_0 [23]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \sig_data_reg_out_reg[24] 
       (.C(m_axi_s2mm_aclk),
        .CE(\sig_data_reg_out[31]_i_1__2_n_0 ),
        .D(\sig_data_reg_out[24]_i_1_n_0 ),
        .Q(\DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM36_NO_ECC.ram_0 [24]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \sig_data_reg_out_reg[25] 
       (.C(m_axi_s2mm_aclk),
        .CE(\sig_data_reg_out[31]_i_1__2_n_0 ),
        .D(\sig_data_reg_out[25]_i_1_n_0 ),
        .Q(\DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM36_NO_ECC.ram_0 [25]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \sig_data_reg_out_reg[26] 
       (.C(m_axi_s2mm_aclk),
        .CE(\sig_data_reg_out[31]_i_1__2_n_0 ),
        .D(\sig_data_reg_out[26]_i_1_n_0 ),
        .Q(\DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM36_NO_ECC.ram_0 [26]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \sig_data_reg_out_reg[27] 
       (.C(m_axi_s2mm_aclk),
        .CE(\sig_data_reg_out[31]_i_1__2_n_0 ),
        .D(\sig_data_reg_out[27]_i_1_n_0 ),
        .Q(\DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM36_NO_ECC.ram_0 [27]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \sig_data_reg_out_reg[28] 
       (.C(m_axi_s2mm_aclk),
        .CE(\sig_data_reg_out[31]_i_1__2_n_0 ),
        .D(\sig_data_reg_out[28]_i_1_n_0 ),
        .Q(\DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM36_NO_ECC.ram_0 [28]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \sig_data_reg_out_reg[29] 
       (.C(m_axi_s2mm_aclk),
        .CE(\sig_data_reg_out[31]_i_1__2_n_0 ),
        .D(\sig_data_reg_out[29]_i_1_n_0 ),
        .Q(\DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM36_NO_ECC.ram_0 [29]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \sig_data_reg_out_reg[2] 
       (.C(m_axi_s2mm_aclk),
        .CE(\sig_data_reg_out[31]_i_1__2_n_0 ),
        .D(\sig_data_reg_out[2]_i_1_n_0 ),
        .Q(\DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM36_NO_ECC.ram_0 [2]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \sig_data_reg_out_reg[30] 
       (.C(m_axi_s2mm_aclk),
        .CE(\sig_data_reg_out[31]_i_1__2_n_0 ),
        .D(\sig_data_reg_out[30]_i_1_n_0 ),
        .Q(\DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM36_NO_ECC.ram_0 [30]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \sig_data_reg_out_reg[31] 
       (.C(m_axi_s2mm_aclk),
        .CE(\sig_data_reg_out[31]_i_1__2_n_0 ),
        .D(\sig_data_reg_out[31]_i_2_n_0 ),
        .Q(\DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM36_NO_ECC.ram_0 [31]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \sig_data_reg_out_reg[3] 
       (.C(m_axi_s2mm_aclk),
        .CE(\sig_data_reg_out[31]_i_1__2_n_0 ),
        .D(\sig_data_reg_out[3]_i_1_n_0 ),
        .Q(\DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM36_NO_ECC.ram_0 [3]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \sig_data_reg_out_reg[4] 
       (.C(m_axi_s2mm_aclk),
        .CE(\sig_data_reg_out[31]_i_1__2_n_0 ),
        .D(\sig_data_reg_out[4]_i_1_n_0 ),
        .Q(\DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM36_NO_ECC.ram_0 [4]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \sig_data_reg_out_reg[5] 
       (.C(m_axi_s2mm_aclk),
        .CE(\sig_data_reg_out[31]_i_1__2_n_0 ),
        .D(\sig_data_reg_out[5]_i_1_n_0 ),
        .Q(\DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM36_NO_ECC.ram_0 [5]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \sig_data_reg_out_reg[6] 
       (.C(m_axi_s2mm_aclk),
        .CE(\sig_data_reg_out[31]_i_1__2_n_0 ),
        .D(\sig_data_reg_out[6]_i_1_n_0 ),
        .Q(\DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM36_NO_ECC.ram_0 [6]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \sig_data_reg_out_reg[7] 
       (.C(m_axi_s2mm_aclk),
        .CE(\sig_data_reg_out[31]_i_1__2_n_0 ),
        .D(\sig_data_reg_out[7]_i_1_n_0 ),
        .Q(\DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM36_NO_ECC.ram_0 [7]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \sig_data_reg_out_reg[8] 
       (.C(m_axi_s2mm_aclk),
        .CE(\sig_data_reg_out[31]_i_1__2_n_0 ),
        .D(\sig_data_reg_out[8]_i_1_n_0 ),
        .Q(\DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM36_NO_ECC.ram_0 [8]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \sig_data_reg_out_reg[9] 
       (.C(m_axi_s2mm_aclk),
        .CE(\sig_data_reg_out[31]_i_1__2_n_0 ),
        .D(\sig_data_reg_out[9]_i_1_n_0 ),
        .Q(\DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM36_NO_ECC.ram_0 [9]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \sig_data_skid_reg_reg[0] 
       (.C(m_axi_s2mm_aclk),
        .CE(sig_s_ready_dup),
        .D(\sig_data_reg_out_reg[31]_0 [0]),
        .Q(\sig_data_skid_reg_reg_n_0_[0] ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \sig_data_skid_reg_reg[10] 
       (.C(m_axi_s2mm_aclk),
        .CE(sig_s_ready_dup),
        .D(\sig_data_reg_out_reg[31]_0 [10]),
        .Q(\sig_data_skid_reg_reg_n_0_[10] ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \sig_data_skid_reg_reg[11] 
       (.C(m_axi_s2mm_aclk),
        .CE(sig_s_ready_dup),
        .D(\sig_data_reg_out_reg[31]_0 [11]),
        .Q(\sig_data_skid_reg_reg_n_0_[11] ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \sig_data_skid_reg_reg[12] 
       (.C(m_axi_s2mm_aclk),
        .CE(sig_s_ready_dup),
        .D(\sig_data_reg_out_reg[31]_0 [12]),
        .Q(\sig_data_skid_reg_reg_n_0_[12] ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \sig_data_skid_reg_reg[13] 
       (.C(m_axi_s2mm_aclk),
        .CE(sig_s_ready_dup),
        .D(\sig_data_reg_out_reg[31]_0 [13]),
        .Q(\sig_data_skid_reg_reg_n_0_[13] ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \sig_data_skid_reg_reg[14] 
       (.C(m_axi_s2mm_aclk),
        .CE(sig_s_ready_dup),
        .D(\sig_data_reg_out_reg[31]_0 [14]),
        .Q(\sig_data_skid_reg_reg_n_0_[14] ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \sig_data_skid_reg_reg[15] 
       (.C(m_axi_s2mm_aclk),
        .CE(sig_s_ready_dup),
        .D(\sig_data_reg_out_reg[31]_0 [15]),
        .Q(\sig_data_skid_reg_reg_n_0_[15] ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \sig_data_skid_reg_reg[16] 
       (.C(m_axi_s2mm_aclk),
        .CE(sig_s_ready_dup),
        .D(\sig_data_reg_out_reg[31]_0 [16]),
        .Q(\sig_data_skid_reg_reg_n_0_[16] ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \sig_data_skid_reg_reg[17] 
       (.C(m_axi_s2mm_aclk),
        .CE(sig_s_ready_dup),
        .D(\sig_data_reg_out_reg[31]_0 [17]),
        .Q(\sig_data_skid_reg_reg_n_0_[17] ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \sig_data_skid_reg_reg[18] 
       (.C(m_axi_s2mm_aclk),
        .CE(sig_s_ready_dup),
        .D(\sig_data_reg_out_reg[31]_0 [18]),
        .Q(\sig_data_skid_reg_reg_n_0_[18] ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \sig_data_skid_reg_reg[19] 
       (.C(m_axi_s2mm_aclk),
        .CE(sig_s_ready_dup),
        .D(\sig_data_reg_out_reg[31]_0 [19]),
        .Q(\sig_data_skid_reg_reg_n_0_[19] ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \sig_data_skid_reg_reg[1] 
       (.C(m_axi_s2mm_aclk),
        .CE(sig_s_ready_dup),
        .D(\sig_data_reg_out_reg[31]_0 [1]),
        .Q(\sig_data_skid_reg_reg_n_0_[1] ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \sig_data_skid_reg_reg[20] 
       (.C(m_axi_s2mm_aclk),
        .CE(sig_s_ready_dup),
        .D(\sig_data_reg_out_reg[31]_0 [20]),
        .Q(\sig_data_skid_reg_reg_n_0_[20] ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \sig_data_skid_reg_reg[21] 
       (.C(m_axi_s2mm_aclk),
        .CE(sig_s_ready_dup),
        .D(\sig_data_reg_out_reg[31]_0 [21]),
        .Q(\sig_data_skid_reg_reg_n_0_[21] ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \sig_data_skid_reg_reg[22] 
       (.C(m_axi_s2mm_aclk),
        .CE(sig_s_ready_dup),
        .D(\sig_data_reg_out_reg[31]_0 [22]),
        .Q(\sig_data_skid_reg_reg_n_0_[22] ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \sig_data_skid_reg_reg[23] 
       (.C(m_axi_s2mm_aclk),
        .CE(sig_s_ready_dup),
        .D(\sig_data_reg_out_reg[31]_0 [23]),
        .Q(\sig_data_skid_reg_reg_n_0_[23] ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \sig_data_skid_reg_reg[24] 
       (.C(m_axi_s2mm_aclk),
        .CE(sig_s_ready_dup),
        .D(\sig_data_reg_out_reg[31]_0 [24]),
        .Q(\sig_data_skid_reg_reg_n_0_[24] ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \sig_data_skid_reg_reg[25] 
       (.C(m_axi_s2mm_aclk),
        .CE(sig_s_ready_dup),
        .D(\sig_data_reg_out_reg[31]_0 [25]),
        .Q(\sig_data_skid_reg_reg_n_0_[25] ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \sig_data_skid_reg_reg[26] 
       (.C(m_axi_s2mm_aclk),
        .CE(sig_s_ready_dup),
        .D(\sig_data_reg_out_reg[31]_0 [26]),
        .Q(\sig_data_skid_reg_reg_n_0_[26] ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \sig_data_skid_reg_reg[27] 
       (.C(m_axi_s2mm_aclk),
        .CE(sig_s_ready_dup),
        .D(\sig_data_reg_out_reg[31]_0 [27]),
        .Q(\sig_data_skid_reg_reg_n_0_[27] ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \sig_data_skid_reg_reg[28] 
       (.C(m_axi_s2mm_aclk),
        .CE(sig_s_ready_dup),
        .D(\sig_data_reg_out_reg[31]_0 [28]),
        .Q(\sig_data_skid_reg_reg_n_0_[28] ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \sig_data_skid_reg_reg[29] 
       (.C(m_axi_s2mm_aclk),
        .CE(sig_s_ready_dup),
        .D(\sig_data_reg_out_reg[31]_0 [29]),
        .Q(\sig_data_skid_reg_reg_n_0_[29] ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \sig_data_skid_reg_reg[2] 
       (.C(m_axi_s2mm_aclk),
        .CE(sig_s_ready_dup),
        .D(\sig_data_reg_out_reg[31]_0 [2]),
        .Q(\sig_data_skid_reg_reg_n_0_[2] ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \sig_data_skid_reg_reg[30] 
       (.C(m_axi_s2mm_aclk),
        .CE(sig_s_ready_dup),
        .D(\sig_data_reg_out_reg[31]_0 [30]),
        .Q(\sig_data_skid_reg_reg_n_0_[30] ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \sig_data_skid_reg_reg[31] 
       (.C(m_axi_s2mm_aclk),
        .CE(sig_s_ready_dup),
        .D(\sig_data_reg_out_reg[31]_0 [31]),
        .Q(\sig_data_skid_reg_reg_n_0_[31] ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \sig_data_skid_reg_reg[3] 
       (.C(m_axi_s2mm_aclk),
        .CE(sig_s_ready_dup),
        .D(\sig_data_reg_out_reg[31]_0 [3]),
        .Q(\sig_data_skid_reg_reg_n_0_[3] ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \sig_data_skid_reg_reg[4] 
       (.C(m_axi_s2mm_aclk),
        .CE(sig_s_ready_dup),
        .D(\sig_data_reg_out_reg[31]_0 [4]),
        .Q(\sig_data_skid_reg_reg_n_0_[4] ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \sig_data_skid_reg_reg[5] 
       (.C(m_axi_s2mm_aclk),
        .CE(sig_s_ready_dup),
        .D(\sig_data_reg_out_reg[31]_0 [5]),
        .Q(\sig_data_skid_reg_reg_n_0_[5] ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \sig_data_skid_reg_reg[6] 
       (.C(m_axi_s2mm_aclk),
        .CE(sig_s_ready_dup),
        .D(\sig_data_reg_out_reg[31]_0 [6]),
        .Q(\sig_data_skid_reg_reg_n_0_[6] ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \sig_data_skid_reg_reg[7] 
       (.C(m_axi_s2mm_aclk),
        .CE(sig_s_ready_dup),
        .D(\sig_data_reg_out_reg[31]_0 [7]),
        .Q(\sig_data_skid_reg_reg_n_0_[7] ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \sig_data_skid_reg_reg[8] 
       (.C(m_axi_s2mm_aclk),
        .CE(sig_s_ready_dup),
        .D(\sig_data_reg_out_reg[31]_0 [8]),
        .Q(\sig_data_skid_reg_reg_n_0_[8] ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \sig_data_skid_reg_reg[9] 
       (.C(m_axi_s2mm_aclk),
        .CE(sig_s_ready_dup),
        .D(\sig_data_reg_out_reg[31]_0 [9]),
        .Q(\sig_data_skid_reg_reg_n_0_[9] ),
        .R(1'b0));
  LUT5 #(
    .INIT(32'h00080000)) 
    sig_eop_sent_reg_i_1
       (.I0(lsig_strm_eop_asserted6_out),
        .I1(sig_m_valid_out),
        .I2(sig_eop_halt_xfer),
        .I3(Q),
        .I4(sig_ibtt2dre_tready),
        .O(sig_eop_sent));
  LUT3 #(
    .INIT(8'hB8)) 
    sig_last_reg_out_i_1__3
       (.I0(skid2dre_wlast),
        .I1(sig_s_ready_dup4),
        .I2(sig_last_skid_reg),
        .O(sig_last_skid_mux_out));
  FDRE #(
    .INIT(1'b0)) 
    sig_last_reg_out_reg
       (.C(m_axi_s2mm_aclk),
        .CE(\sig_data_reg_out[31]_i_1__2_n_0 ),
        .D(sig_last_skid_mux_out),
        .Q(sig_strm_tlast),
        .R(sig_stream_rst));
  FDRE #(
    .INIT(1'b0)) 
    sig_last_skid_reg_reg
       (.C(m_axi_s2mm_aclk),
        .CE(sig_s_ready_dup),
        .D(skid2dre_wlast),
        .Q(sig_last_skid_reg),
        .R(sig_stream_rst));
  LUT6 #(
    .INIT(64'h4444444400404040)) 
    sig_m_valid_dup_i_1__0
       (.I0(sig_reset_reg),
        .I1(sig_cmd_stat_rst_user_reg_n_cdc_from_reg),
        .I2(sig_m_valid_dup),
        .I3(sig_strm_tready1_out),
        .I4(sig_s_ready_dup),
        .I5(sig_m_valid_out_reg_0),
        .O(sig_m_valid_dup_i_1__0_n_0));
  LUT6 #(
    .INIT(64'h0000000000008AAA)) 
    sig_m_valid_dup_i_2__0
       (.I0(sig_ibtt2dre_tready),
        .I1(lsig_strm_eop_asserted6_out),
        .I2(\storage_data_reg[6] [6]),
        .I3(sig_m_valid_out),
        .I4(Q),
        .I5(sig_eop_halt_xfer),
        .O(sig_strm_tready1_out));
  (* KEEP = "yes" *) 
  (* equivalent_register_removal = "no" *) 
  FDRE #(
    .INIT(1'b0)) 
    sig_m_valid_dup_reg
       (.C(m_axi_s2mm_aclk),
        .CE(1'b1),
        .D(sig_m_valid_dup_i_1__0_n_0),
        .Q(sig_m_valid_dup),
        .R(1'b0));
  (* KEEP = "yes" *) 
  (* equivalent_register_removal = "no" *) 
  FDRE #(
    .INIT(1'b0)) 
    sig_m_valid_out_reg
       (.C(m_axi_s2mm_aclk),
        .CE(1'b1),
        .D(sig_m_valid_dup_i_1__0_n_0),
        .Q(sig_m_valid_out),
        .R(1'b0));
  (* SOFT_HLUTNM = "soft_lutpair237" *) 
  LUT4 #(
    .INIT(16'h84B4)) 
    \sig_mssa_index_reg_out[0]_i_2 
       (.I0(sig_strb_skid_reg[2]),
        .I1(sig_strb_skid_reg[1]),
        .I2(sig_strb_skid_reg[3]),
        .I3(sig_strb_skid_reg[0]),
        .O(\sig_mssa_index_reg_out_reg[0]_0 ));
  (* SOFT_HLUTNM = "soft_lutpair237" *) 
  LUT4 #(
    .INIT(16'hA0F4)) 
    \sig_mssa_index_reg_out[1]_i_2 
       (.I0(sig_strb_skid_reg[1]),
        .I1(sig_strb_skid_reg[3]),
        .I2(sig_strb_skid_reg[2]),
        .I3(sig_strb_skid_reg[0]),
        .O(\sig_mssa_index_reg_out_reg[1]_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \sig_mssa_index_reg_out_reg[0] 
       (.C(m_axi_s2mm_aclk),
        .CE(\sig_data_reg_out[31]_i_1__2_n_0 ),
        .D(\sig_strb_reg_out_reg[1]_0 [0]),
        .Q(p_1_in[0]),
        .R(sig_stream_rst));
  FDRE #(
    .INIT(1'b0)) 
    \sig_mssa_index_reg_out_reg[1] 
       (.C(m_axi_s2mm_aclk),
        .CE(\sig_data_reg_out[31]_i_1__2_n_0 ),
        .D(\sig_strb_reg_out_reg[1]_0 [1]),
        .Q(p_1_in[1]),
        .R(sig_stream_rst));
  (* KEEP = "yes" *) 
  (* equivalent_register_removal = "no" *) 
  FDRE #(
    .INIT(1'b0)) 
    sig_s_ready_dup2_reg
       (.C(m_axi_s2mm_aclk),
        .CE(1'b1),
        .D(sig_s_ready_dup_i_1__2_n_0),
        .Q(sig_s_ready_dup2),
        .R(sig_stream_rst));
  (* KEEP = "yes" *) 
  (* equivalent_register_removal = "no" *) 
  FDRE #(
    .INIT(1'b0)) 
    sig_s_ready_dup3_reg
       (.C(m_axi_s2mm_aclk),
        .CE(1'b1),
        .D(sig_s_ready_dup_i_1__2_n_0),
        .Q(sig_s_ready_dup3),
        .R(sig_stream_rst));
  (* KEEP = "yes" *) 
  (* equivalent_register_removal = "no" *) 
  FDRE #(
    .INIT(1'b0)) 
    sig_s_ready_dup4_reg
       (.C(m_axi_s2mm_aclk),
        .CE(1'b1),
        .D(sig_s_ready_dup_i_1__2_n_0),
        .Q(sig_s_ready_dup4),
        .R(sig_stream_rst));
  LUT5 #(
    .INIT(32'hFFFFAEEE)) 
    sig_s_ready_dup_i_1__2
       (.I0(sig_reset_reg),
        .I1(sig_s_ready_dup),
        .I2(sig_m_valid_dup),
        .I3(sig_m_valid_out_reg_0),
        .I4(sig_strm_tready1_out),
        .O(sig_s_ready_dup_i_1__2_n_0));
  (* KEEP = "yes" *) 
  (* equivalent_register_removal = "no" *) 
  FDRE #(
    .INIT(1'b0)) 
    sig_s_ready_dup_reg
       (.C(m_axi_s2mm_aclk),
        .CE(1'b1),
        .D(sig_s_ready_dup_i_1__2_n_0),
        .Q(sig_s_ready_dup),
        .R(sig_stream_rst));
  (* KEEP = "yes" *) 
  (* equivalent_register_removal = "no" *) 
  FDRE #(
    .INIT(1'b0)) 
    sig_s_ready_out_reg
       (.C(m_axi_s2mm_aclk),
        .CE(1'b1),
        .D(sig_s_ready_dup_i_1__2_n_0),
        .Q(sig_s_ready_out),
        .R(sig_stream_rst));
  LUT3 #(
    .INIT(8'hB8)) 
    \sig_strb_reg_out[0]_i_1__3 
       (.I0(D[0]),
        .I1(sig_s_ready_dup3),
        .I2(sig_strb_skid_reg[0]),
        .O(sig_strb_skid_mux_out[0]));
  LUT3 #(
    .INIT(8'hB8)) 
    \sig_strb_reg_out[1]_i_1__3 
       (.I0(D[1]),
        .I1(sig_s_ready_dup3),
        .I2(sig_strb_skid_reg[1]),
        .O(sig_strb_skid_mux_out[1]));
  LUT3 #(
    .INIT(8'hB8)) 
    \sig_strb_reg_out[2]_i_1__3 
       (.I0(D[2]),
        .I1(sig_s_ready_dup3),
        .I2(sig_strb_skid_reg[2]),
        .O(sig_strb_skid_mux_out[2]));
  LUT3 #(
    .INIT(8'hB8)) 
    \sig_strb_reg_out[3]_i_1__2 
       (.I0(D[3]),
        .I1(sig_s_ready_dup3),
        .I2(sig_strb_skid_reg[3]),
        .O(sig_strb_skid_mux_out[3]));
  LUT2 #(
    .INIT(4'hB)) 
    \sig_strb_reg_out[3]_i_2__0 
       (.I0(sig_s_ready_out),
        .I1(sig_m_valid_dup_reg_0),
        .O(E));
  FDRE #(
    .INIT(1'b0)) 
    \sig_strb_reg_out_reg[0] 
       (.C(m_axi_s2mm_aclk),
        .CE(\sig_data_reg_out[31]_i_1__2_n_0 ),
        .D(sig_strb_skid_mux_out[0]),
        .Q(\DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM36_NO_ECC.ram [0]),
        .R(sig_stream_rst));
  FDRE #(
    .INIT(1'b0)) 
    \sig_strb_reg_out_reg[1] 
       (.C(m_axi_s2mm_aclk),
        .CE(\sig_data_reg_out[31]_i_1__2_n_0 ),
        .D(sig_strb_skid_mux_out[1]),
        .Q(\DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM36_NO_ECC.ram [1]),
        .R(sig_stream_rst));
  FDRE #(
    .INIT(1'b0)) 
    \sig_strb_reg_out_reg[2] 
       (.C(m_axi_s2mm_aclk),
        .CE(\sig_data_reg_out[31]_i_1__2_n_0 ),
        .D(sig_strb_skid_mux_out[2]),
        .Q(\DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM36_NO_ECC.ram [2]),
        .R(sig_stream_rst));
  FDRE #(
    .INIT(1'b0)) 
    \sig_strb_reg_out_reg[3] 
       (.C(m_axi_s2mm_aclk),
        .CE(\sig_data_reg_out[31]_i_1__2_n_0 ),
        .D(sig_strb_skid_mux_out[3]),
        .Q(\DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM36_NO_ECC.ram [3]),
        .R(sig_stream_rst));
  FDRE #(
    .INIT(1'b0)) 
    \sig_strb_skid_reg_reg[0] 
       (.C(m_axi_s2mm_aclk),
        .CE(sig_s_ready_dup),
        .D(D[0]),
        .Q(sig_strb_skid_reg[0]),
        .R(sig_stream_rst));
  FDRE #(
    .INIT(1'b0)) 
    \sig_strb_skid_reg_reg[1] 
       (.C(m_axi_s2mm_aclk),
        .CE(sig_s_ready_dup),
        .D(D[1]),
        .Q(sig_strb_skid_reg[1]),
        .R(sig_stream_rst));
  FDRE #(
    .INIT(1'b0)) 
    \sig_strb_skid_reg_reg[2] 
       (.C(m_axi_s2mm_aclk),
        .CE(sig_s_ready_dup),
        .D(D[2]),
        .Q(sig_strb_skid_reg[2]),
        .R(sig_stream_rst));
  FDRE #(
    .INIT(1'b0)) 
    \sig_strb_skid_reg_reg[3] 
       (.C(m_axi_s2mm_aclk),
        .CE(sig_s_ready_dup),
        .D(D[3]),
        .Q(sig_strb_skid_reg[3]),
        .R(sig_stream_rst));
endmodule

(* ORIG_REF_NAME = "axi_datamover_pcc" *) 
module design_1_axi_dma_0_0_axi_datamover_pcc
   (sig_reset_reg,
    sig_sm_halt_reg,
    in,
    sig_input_reg_empty,
    sig_calc_error_pushed,
    sig_next_cmd_cmplt_reg_reg,
    p_0_out,
    sig_mstr2sf_cmd_valid,
    sig_mstr2data_cmd_valid,
    sig_mstr2addr_cmd_valid,
    SR,
    m_axi_mm2s_aclk,
    sig_btt_is_zero,
    sig_cmd2mstr_cmd_valid,
    Q,
    sig_init_done,
    FIFO_Full_reg,
    sig_wr_fifo,
    sig_wr_fifo_0,
    FIFO_Full_reg_0,
    sig_inhibit_rdy_n);
  output sig_reset_reg;
  output sig_sm_halt_reg;
  output [37:0]in;
  output sig_input_reg_empty;
  output sig_calc_error_pushed;
  output [11:0]sig_next_cmd_cmplt_reg_reg;
  output p_0_out;
  output sig_mstr2sf_cmd_valid;
  output sig_mstr2data_cmd_valid;
  output sig_mstr2addr_cmd_valid;
  input [0:0]SR;
  input m_axi_mm2s_aclk;
  input sig_btt_is_zero;
  input sig_cmd2mstr_cmd_valid;
  input [47:0]Q;
  input sig_init_done;
  input FIFO_Full_reg;
  input sig_wr_fifo;
  input sig_wr_fifo_0;
  input FIFO_Full_reg_0;
  input sig_inhibit_rdy_n;

  wire FIFO_Full_reg;
  wire FIFO_Full_reg_0;
  wire \FSM_sequential_sig_pcc_sm_state[0]_i_1_n_0 ;
  wire \FSM_sequential_sig_pcc_sm_state[1]_i_1_n_0 ;
  wire \FSM_sequential_sig_pcc_sm_state[1]_i_2_n_0 ;
  wire \FSM_sequential_sig_pcc_sm_state[2]_i_1_n_0 ;
  wire [3:3]\I_STRT_STRB_GEN/lsig_end_vect ;
  wire [0:0]\I_STRT_STRB_GEN/lsig_start_vect ;
  wire [47:0]Q;
  wire [0:0]SR;
  wire [37:0]in;
  wire m_axi_mm2s_aclk;
  wire p_0_out;
  wire [15:0]p_1_in;
  wire p_1_in_0;
  wire [7:0]sel0;
  wire sig_addr_aligned_im0;
  wire sig_addr_aligned_ireg1;
  wire \sig_addr_cntr_im0_msh[0]_i_1_n_0 ;
  wire \sig_addr_cntr_im0_msh[0]_i_3_n_0 ;
  wire \sig_addr_cntr_im0_msh[0]_i_4_n_0 ;
  wire \sig_addr_cntr_im0_msh[0]_i_5_n_0 ;
  wire \sig_addr_cntr_im0_msh[0]_i_6_n_0 ;
  wire \sig_addr_cntr_im0_msh[0]_i_7_n_0 ;
  wire \sig_addr_cntr_im0_msh[12]_i_2_n_0 ;
  wire \sig_addr_cntr_im0_msh[12]_i_3_n_0 ;
  wire \sig_addr_cntr_im0_msh[12]_i_4_n_0 ;
  wire \sig_addr_cntr_im0_msh[12]_i_5_n_0 ;
  wire \sig_addr_cntr_im0_msh[4]_i_2_n_0 ;
  wire \sig_addr_cntr_im0_msh[4]_i_3_n_0 ;
  wire \sig_addr_cntr_im0_msh[4]_i_4_n_0 ;
  wire \sig_addr_cntr_im0_msh[4]_i_5_n_0 ;
  wire \sig_addr_cntr_im0_msh[8]_i_2_n_0 ;
  wire \sig_addr_cntr_im0_msh[8]_i_3_n_0 ;
  wire \sig_addr_cntr_im0_msh[8]_i_4_n_0 ;
  wire \sig_addr_cntr_im0_msh[8]_i_5_n_0 ;
  wire [15:0]sig_addr_cntr_im0_msh_reg;
  wire \sig_addr_cntr_im0_msh_reg[0]_i_2_n_0 ;
  wire \sig_addr_cntr_im0_msh_reg[0]_i_2_n_1 ;
  wire \sig_addr_cntr_im0_msh_reg[0]_i_2_n_2 ;
  wire \sig_addr_cntr_im0_msh_reg[0]_i_2_n_3 ;
  wire \sig_addr_cntr_im0_msh_reg[0]_i_2_n_4 ;
  wire \sig_addr_cntr_im0_msh_reg[0]_i_2_n_5 ;
  wire \sig_addr_cntr_im0_msh_reg[0]_i_2_n_6 ;
  wire \sig_addr_cntr_im0_msh_reg[0]_i_2_n_7 ;
  wire \sig_addr_cntr_im0_msh_reg[12]_i_1_n_1 ;
  wire \sig_addr_cntr_im0_msh_reg[12]_i_1_n_2 ;
  wire \sig_addr_cntr_im0_msh_reg[12]_i_1_n_3 ;
  wire \sig_addr_cntr_im0_msh_reg[12]_i_1_n_4 ;
  wire \sig_addr_cntr_im0_msh_reg[12]_i_1_n_5 ;
  wire \sig_addr_cntr_im0_msh_reg[12]_i_1_n_6 ;
  wire \sig_addr_cntr_im0_msh_reg[12]_i_1_n_7 ;
  wire \sig_addr_cntr_im0_msh_reg[4]_i_1_n_0 ;
  wire \sig_addr_cntr_im0_msh_reg[4]_i_1_n_1 ;
  wire \sig_addr_cntr_im0_msh_reg[4]_i_1_n_2 ;
  wire \sig_addr_cntr_im0_msh_reg[4]_i_1_n_3 ;
  wire \sig_addr_cntr_im0_msh_reg[4]_i_1_n_4 ;
  wire \sig_addr_cntr_im0_msh_reg[4]_i_1_n_5 ;
  wire \sig_addr_cntr_im0_msh_reg[4]_i_1_n_6 ;
  wire \sig_addr_cntr_im0_msh_reg[4]_i_1_n_7 ;
  wire \sig_addr_cntr_im0_msh_reg[8]_i_1_n_0 ;
  wire \sig_addr_cntr_im0_msh_reg[8]_i_1_n_1 ;
  wire \sig_addr_cntr_im0_msh_reg[8]_i_1_n_2 ;
  wire \sig_addr_cntr_im0_msh_reg[8]_i_1_n_3 ;
  wire \sig_addr_cntr_im0_msh_reg[8]_i_1_n_4 ;
  wire \sig_addr_cntr_im0_msh_reg[8]_i_1_n_5 ;
  wire \sig_addr_cntr_im0_msh_reg[8]_i_1_n_6 ;
  wire \sig_addr_cntr_im0_msh_reg[8]_i_1_n_7 ;
  wire \sig_addr_cntr_incr_ireg2[0]_i_1_n_0 ;
  wire \sig_addr_cntr_incr_ireg2[1]_i_1_n_0 ;
  wire \sig_addr_cntr_incr_ireg2[2]_i_1_n_0 ;
  wire \sig_addr_cntr_incr_ireg2[3]_i_1_n_0 ;
  wire \sig_addr_cntr_incr_ireg2[4]_i_1_n_0 ;
  wire \sig_addr_cntr_incr_ireg2[5]_i_1_n_0 ;
  wire \sig_addr_cntr_incr_ireg2[6]_i_1_n_0 ;
  wire \sig_addr_cntr_incr_ireg2_reg_n_0_[0] ;
  wire \sig_addr_cntr_incr_ireg2_reg_n_0_[1] ;
  wire \sig_addr_cntr_incr_ireg2_reg_n_0_[2] ;
  wire \sig_addr_cntr_incr_ireg2_reg_n_0_[3] ;
  wire \sig_addr_cntr_incr_ireg2_reg_n_0_[4] ;
  wire \sig_addr_cntr_incr_ireg2_reg_n_0_[5] ;
  wire \sig_addr_cntr_incr_ireg2_reg_n_0_[6] ;
  wire \sig_addr_cntr_lsh_im0[15]_i_1_n_0 ;
  wire \sig_addr_cntr_lsh_im0_reg_n_0_[10] ;
  wire \sig_addr_cntr_lsh_im0_reg_n_0_[11] ;
  wire \sig_addr_cntr_lsh_im0_reg_n_0_[12] ;
  wire \sig_addr_cntr_lsh_im0_reg_n_0_[13] ;
  wire \sig_addr_cntr_lsh_im0_reg_n_0_[14] ;
  wire \sig_addr_cntr_lsh_im0_reg_n_0_[6] ;
  wire \sig_addr_cntr_lsh_im0_reg_n_0_[7] ;
  wire \sig_addr_cntr_lsh_im0_reg_n_0_[8] ;
  wire \sig_addr_cntr_lsh_im0_reg_n_0_[9] ;
  wire [31:0]sig_addr_cntr_lsh_kh;
  wire [5:0]sig_adjusted_addr_incr_im1;
  wire \sig_adjusted_addr_incr_ireg2[1]_i_2_n_0 ;
  wire \sig_adjusted_addr_incr_ireg2[3]_i_2_n_0 ;
  wire \sig_adjusted_addr_incr_ireg2[5]_i_2_n_0 ;
  wire \sig_adjusted_addr_incr_ireg2_reg_n_0_[0] ;
  wire \sig_adjusted_addr_incr_ireg2_reg_n_0_[1] ;
  wire \sig_adjusted_addr_incr_ireg2_reg_n_0_[2] ;
  wire \sig_adjusted_addr_incr_ireg2_reg_n_0_[3] ;
  wire \sig_adjusted_addr_incr_ireg2_reg_n_0_[4] ;
  wire \sig_adjusted_addr_incr_ireg2_reg_n_0_[5] ;
  wire sig_brst_cnt_eq_one_im0;
  wire sig_brst_cnt_eq_one_ireg1;
  wire sig_brst_cnt_eq_zero_im0;
  wire sig_brst_cnt_eq_zero_ireg1;
  wire sig_brst_cnt_eq_zero_ireg1_i_2_n_0;
  wire [13:0]sig_btt_cntr_im00;
  wire sig_btt_cntr_im00_carry__0_i_1_n_0;
  wire sig_btt_cntr_im00_carry__0_i_2_n_0;
  wire sig_btt_cntr_im00_carry__0_i_3_n_0;
  wire sig_btt_cntr_im00_carry__0_i_4_n_0;
  wire sig_btt_cntr_im00_carry__0_n_0;
  wire sig_btt_cntr_im00_carry__0_n_1;
  wire sig_btt_cntr_im00_carry__0_n_2;
  wire sig_btt_cntr_im00_carry__0_n_3;
  wire sig_btt_cntr_im00_carry__1_i_1_n_0;
  wire sig_btt_cntr_im00_carry__1_i_2_n_0;
  wire sig_btt_cntr_im00_carry__1_i_3_n_0;
  wire sig_btt_cntr_im00_carry__1_i_4_n_0;
  wire sig_btt_cntr_im00_carry__1_n_0;
  wire sig_btt_cntr_im00_carry__1_n_1;
  wire sig_btt_cntr_im00_carry__1_n_2;
  wire sig_btt_cntr_im00_carry__1_n_3;
  wire sig_btt_cntr_im00_carry__2_i_1_n_0;
  wire sig_btt_cntr_im00_carry__2_i_2_n_0;
  wire sig_btt_cntr_im00_carry__2_n_3;
  wire sig_btt_cntr_im00_carry_i_1_n_0;
  wire sig_btt_cntr_im00_carry_i_2_n_0;
  wire sig_btt_cntr_im00_carry_i_3_n_0;
  wire sig_btt_cntr_im00_carry_i_4_n_0;
  wire sig_btt_cntr_im00_carry_n_0;
  wire sig_btt_cntr_im00_carry_n_1;
  wire sig_btt_cntr_im00_carry_n_2;
  wire sig_btt_cntr_im00_carry_n_3;
  wire \sig_btt_cntr_im0[0]_i_1_n_0 ;
  wire \sig_btt_cntr_im0[10]_i_1_n_0 ;
  wire \sig_btt_cntr_im0[11]_i_1_n_0 ;
  wire \sig_btt_cntr_im0[12]_i_1_n_0 ;
  wire \sig_btt_cntr_im0[13]_i_1_n_0 ;
  wire \sig_btt_cntr_im0[1]_i_1_n_0 ;
  wire \sig_btt_cntr_im0[2]_i_1_n_0 ;
  wire \sig_btt_cntr_im0[3]_i_1_n_0 ;
  wire \sig_btt_cntr_im0[4]_i_1_n_0 ;
  wire \sig_btt_cntr_im0[5]_i_1_n_0 ;
  wire \sig_btt_cntr_im0[6]_i_1_n_0 ;
  wire \sig_btt_cntr_im0[7]_i_1_n_0 ;
  wire \sig_btt_cntr_im0[8]_i_1_n_0 ;
  wire \sig_btt_cntr_im0[9]_i_1_n_0 ;
  wire \sig_btt_cntr_im0_reg_n_0_[0] ;
  wire \sig_btt_cntr_im0_reg_n_0_[1] ;
  wire \sig_btt_cntr_im0_reg_n_0_[2] ;
  wire \sig_btt_cntr_im0_reg_n_0_[3] ;
  wire \sig_btt_cntr_im0_reg_n_0_[4] ;
  wire \sig_btt_cntr_im0_reg_n_0_[5] ;
  wire sig_btt_eq_b2mbaa_im0;
  wire sig_btt_eq_b2mbaa_ireg1;
  wire sig_btt_eq_b2mbaa_ireg1_i_2_n_0;
  wire sig_btt_eq_b2mbaa_ireg1_i_3_n_0;
  wire sig_btt_eq_b2mbaa_ireg1_i_4_n_0;
  wire sig_btt_is_zero;
  wire sig_btt_lt_b2mbaa_im0;
  wire sig_btt_lt_b2mbaa_im01;
  wire sig_btt_lt_b2mbaa_im01_carry_i_1_n_0;
  wire sig_btt_lt_b2mbaa_im01_carry_i_2_n_0;
  wire sig_btt_lt_b2mbaa_im01_carry_i_3_n_0;
  wire sig_btt_lt_b2mbaa_im01_carry_i_4_n_0;
  wire sig_btt_lt_b2mbaa_im01_carry_i_5_n_0;
  wire sig_btt_lt_b2mbaa_im01_carry_i_6_n_0;
  wire sig_btt_lt_b2mbaa_im01_carry_i_7_n_0;
  wire sig_btt_lt_b2mbaa_im01_carry_i_8_n_0;
  wire sig_btt_lt_b2mbaa_im01_carry_n_1;
  wire sig_btt_lt_b2mbaa_im01_carry_n_2;
  wire sig_btt_lt_b2mbaa_im01_carry_n_3;
  wire sig_btt_lt_b2mbaa_ireg1;
  wire [5:0]sig_bytes_to_mbaa_ireg1;
  wire \sig_bytes_to_mbaa_ireg1[1]_i_1_n_0 ;
  wire \sig_bytes_to_mbaa_ireg1[2]_i_1_n_0 ;
  wire \sig_bytes_to_mbaa_ireg1[3]_i_1_n_0 ;
  wire \sig_bytes_to_mbaa_ireg1[4]_i_1_n_0 ;
  wire \sig_bytes_to_mbaa_ireg1[5]_i_1_n_0 ;
  wire sig_calc_error_pushed;
  wire sig_calc_error_pushed_i_1_n_0;
  wire sig_calc_error_reg0;
  wire sig_calc_error_reg_i_1_n_0;
  wire sig_cmd2addr_valid_i_1_n_0;
  wire sig_cmd2data_valid_i_1_n_0;
  wire sig_cmd2dre_valid_i_1_n_0;
  wire sig_cmd2mstr_cmd_valid;
  wire sig_first_xfer_im0;
  wire sig_first_xfer_im0_i_1_n_0;
  wire sig_inhibit_rdy_n;
  wire sig_init_done;
  wire sig_input_burst_type_reg_i_1_n_0;
  wire sig_input_eof_reg_i_1_n_0;
  wire sig_input_reg_empty;
  wire sig_input_reg_empty_i_1_n_0;
  wire [1:1]sig_last_addr_offset_im2__0;
  wire sig_ld_xfer_reg;
  wire sig_ld_xfer_reg_i_1_n_0;
  wire sig_ld_xfer_reg_tmp;
  wire sig_ld_xfer_reg_tmp_i_1_n_0;
  wire [5:0]sig_mbaa_addr_cntr_slice_im0;
  wire sig_mstr2addr_cmd_valid;
  wire sig_mstr2data_cmd_valid;
  wire sig_mstr2sf_cmd_valid;
  wire [11:0]sig_next_cmd_cmplt_reg_reg;
  wire sig_no_btt_residue_im0;
  wire sig_no_btt_residue_ireg1;
  wire sig_parent_done;
  wire sig_parent_done_i_1_n_0;
  (* RTL_KEEP = "yes" *) wire [2:0]sig_pcc_sm_state;
  wire sig_pop_xfer_reg0_out;
  wire [15:0]sig_predict_addr_lsh_im2;
  wire [15:15]sig_predict_addr_lsh_ireg3;
  wire \sig_predict_addr_lsh_ireg3[11]_i_2_n_0 ;
  wire \sig_predict_addr_lsh_ireg3[11]_i_3_n_0 ;
  wire \sig_predict_addr_lsh_ireg3[11]_i_4_n_0 ;
  wire \sig_predict_addr_lsh_ireg3[11]_i_5_n_0 ;
  wire \sig_predict_addr_lsh_ireg3[15]_i_2_n_0 ;
  wire \sig_predict_addr_lsh_ireg3[15]_i_3_n_0 ;
  wire \sig_predict_addr_lsh_ireg3[15]_i_4_n_0 ;
  wire \sig_predict_addr_lsh_ireg3[15]_i_5_n_0 ;
  wire \sig_predict_addr_lsh_ireg3[3]_i_2_n_0 ;
  wire \sig_predict_addr_lsh_ireg3[3]_i_3_n_0 ;
  wire \sig_predict_addr_lsh_ireg3[3]_i_4_n_0 ;
  wire \sig_predict_addr_lsh_ireg3[3]_i_5_n_0 ;
  wire \sig_predict_addr_lsh_ireg3[7]_i_2_n_0 ;
  wire \sig_predict_addr_lsh_ireg3[7]_i_3_n_0 ;
  wire \sig_predict_addr_lsh_ireg3[7]_i_4_n_0 ;
  wire \sig_predict_addr_lsh_ireg3[7]_i_5_n_0 ;
  wire \sig_predict_addr_lsh_ireg3_reg[11]_i_1_n_0 ;
  wire \sig_predict_addr_lsh_ireg3_reg[11]_i_1_n_1 ;
  wire \sig_predict_addr_lsh_ireg3_reg[11]_i_1_n_2 ;
  wire \sig_predict_addr_lsh_ireg3_reg[11]_i_1_n_3 ;
  wire \sig_predict_addr_lsh_ireg3_reg[15]_i_1_n_1 ;
  wire \sig_predict_addr_lsh_ireg3_reg[15]_i_1_n_2 ;
  wire \sig_predict_addr_lsh_ireg3_reg[15]_i_1_n_3 ;
  wire \sig_predict_addr_lsh_ireg3_reg[3]_i_1_n_0 ;
  wire \sig_predict_addr_lsh_ireg3_reg[3]_i_1_n_1 ;
  wire \sig_predict_addr_lsh_ireg3_reg[3]_i_1_n_2 ;
  wire \sig_predict_addr_lsh_ireg3_reg[3]_i_1_n_3 ;
  wire \sig_predict_addr_lsh_ireg3_reg[7]_i_1_n_0 ;
  wire \sig_predict_addr_lsh_ireg3_reg[7]_i_1_n_1 ;
  wire \sig_predict_addr_lsh_ireg3_reg[7]_i_1_n_2 ;
  wire \sig_predict_addr_lsh_ireg3_reg[7]_i_1_n_3 ;
  wire \sig_predict_addr_lsh_ireg3_reg_n_0_[0] ;
  wire \sig_predict_addr_lsh_ireg3_reg_n_0_[10] ;
  wire \sig_predict_addr_lsh_ireg3_reg_n_0_[11] ;
  wire \sig_predict_addr_lsh_ireg3_reg_n_0_[12] ;
  wire \sig_predict_addr_lsh_ireg3_reg_n_0_[13] ;
  wire \sig_predict_addr_lsh_ireg3_reg_n_0_[14] ;
  wire \sig_predict_addr_lsh_ireg3_reg_n_0_[1] ;
  wire \sig_predict_addr_lsh_ireg3_reg_n_0_[2] ;
  wire \sig_predict_addr_lsh_ireg3_reg_n_0_[3] ;
  wire \sig_predict_addr_lsh_ireg3_reg_n_0_[4] ;
  wire \sig_predict_addr_lsh_ireg3_reg_n_0_[5] ;
  wire \sig_predict_addr_lsh_ireg3_reg_n_0_[6] ;
  wire \sig_predict_addr_lsh_ireg3_reg_n_0_[7] ;
  wire \sig_predict_addr_lsh_ireg3_reg_n_0_[8] ;
  wire \sig_predict_addr_lsh_ireg3_reg_n_0_[9] ;
  wire sig_reset_reg;
  wire sig_sm_halt_ns;
  wire sig_sm_halt_reg;
  wire sig_sm_ld_calc1_reg;
  wire sig_sm_ld_calc1_reg_ns;
  wire sig_sm_ld_calc1_reg_ns0_out;
  wire sig_sm_ld_calc2_reg;
  wire sig_sm_ld_calc2_reg_ns;
  wire sig_sm_ld_calc3_reg;
  wire sig_sm_ld_calc3_reg_ns;
  wire sig_sm_ld_xfer_reg_ns;
  wire sig_sm_pop_input_reg;
  wire sig_sm_pop_input_reg_ns;
  wire [1:0]sig_strbgen_addr_ireg2;
  wire [2:2]sig_strbgen_bytes_ireg2;
  wire \sig_strbgen_bytes_ireg2[0]_i_1_n_0 ;
  wire \sig_strbgen_bytes_ireg2[1]_i_1_n_0 ;
  wire \sig_strbgen_bytes_ireg2[2]_i_1_n_0 ;
  wire \sig_strbgen_bytes_ireg2_reg_n_0_[0] ;
  wire \sig_strbgen_bytes_ireg2_reg_n_0_[1] ;
  wire \sig_strbgen_bytes_ireg2_reg_n_0_[2] ;
  wire sig_wr_fifo;
  wire sig_wr_fifo_0;
  wire [3:0]sig_xfer_end_strb_ireg3;
  wire \sig_xfer_end_strb_ireg3[1]_i_1_n_0 ;
  wire \sig_xfer_end_strb_ireg3[3]_i_1_n_0 ;
  wire sig_xfer_len_eq_0_im2;
  wire sig_xfer_len_eq_0_ireg3;
  wire sig_xfer_reg_empty;
  wire sig_xfer_reg_empty_i_1_n_0;
  wire [2:2]sig_xfer_strt_strb_im2;
  wire [3:0]sig_xfer_strt_strb_ireg3;
  wire \sig_xfer_strt_strb_ireg3[1]_i_1_n_0 ;
  wire [3:3]\NLW_sig_addr_cntr_im0_msh_reg[12]_i_1_CO_UNCONNECTED ;
  wire [3:1]NLW_sig_btt_cntr_im00_carry__2_CO_UNCONNECTED;
  wire [3:2]NLW_sig_btt_cntr_im00_carry__2_O_UNCONNECTED;
  wire [3:0]NLW_sig_btt_lt_b2mbaa_im01_carry_O_UNCONNECTED;
  wire [3:3]\NLW_sig_predict_addr_lsh_ireg3_reg[15]_i_1_CO_UNCONNECTED ;

  LUT6 #(
    .INIT(64'hDD3F00FFDD3F33FF)) 
    \FSM_sequential_sig_pcc_sm_state[0]_i_1 
       (.I0(sig_pop_xfer_reg0_out),
        .I1(sig_pcc_sm_state[1]),
        .I2(sig_sm_ld_calc1_reg_ns0_out),
        .I3(sig_pcc_sm_state[0]),
        .I4(sig_pcc_sm_state[2]),
        .I5(sig_calc_error_reg0),
        .O(\FSM_sequential_sig_pcc_sm_state[0]_i_1_n_0 ));
  LUT2 #(
    .INIT(4'h1)) 
    \FSM_sequential_sig_pcc_sm_state[0]_i_2 
       (.I0(sig_parent_done),
        .I1(sig_calc_error_pushed),
        .O(sig_sm_ld_calc1_reg_ns0_out));
  LUT6 #(
    .INIT(64'hA8A0A8A00AA000A0)) 
    \FSM_sequential_sig_pcc_sm_state[1]_i_1 
       (.I0(\FSM_sequential_sig_pcc_sm_state[1]_i_2_n_0 ),
        .I1(sig_pop_xfer_reg0_out),
        .I2(sig_pcc_sm_state[1]),
        .I3(sig_pcc_sm_state[0]),
        .I4(sig_calc_error_reg0),
        .I5(sig_pcc_sm_state[2]),
        .O(\FSM_sequential_sig_pcc_sm_state[1]_i_1_n_0 ));
  LUT4 #(
    .INIT(16'hFFF7)) 
    \FSM_sequential_sig_pcc_sm_state[1]_i_2 
       (.I0(sig_pcc_sm_state[2]),
        .I1(sig_parent_done),
        .I2(sig_calc_error_pushed),
        .I3(sig_pcc_sm_state[0]),
        .O(\FSM_sequential_sig_pcc_sm_state[1]_i_2_n_0 ));
  LUT6 #(
    .INIT(64'hDD0DDD0D0000DD0C)) 
    \FSM_sequential_sig_pcc_sm_state[1]_i_3 
       (.I0(sig_mstr2sf_cmd_valid),
        .I1(FIFO_Full_reg),
        .I2(sig_mstr2data_cmd_valid),
        .I3(sig_wr_fifo),
        .I4(sig_mstr2addr_cmd_valid),
        .I5(sig_wr_fifo_0),
        .O(sig_pop_xfer_reg0_out));
  LUT4 #(
    .INIT(16'hECAA)) 
    \FSM_sequential_sig_pcc_sm_state[2]_i_1 
       (.I0(sig_pcc_sm_state[2]),
        .I1(sig_pcc_sm_state[0]),
        .I2(sig_calc_error_pushed),
        .I3(sig_pcc_sm_state[1]),
        .O(\FSM_sequential_sig_pcc_sm_state[2]_i_1_n_0 ));
  (* KEEP = "yes" *) 
  FDRE \FSM_sequential_sig_pcc_sm_state_reg[0] 
       (.C(m_axi_mm2s_aclk),
        .CE(1'b1),
        .D(\FSM_sequential_sig_pcc_sm_state[0]_i_1_n_0 ),
        .Q(sig_pcc_sm_state[0]),
        .R(sig_reset_reg));
  (* KEEP = "yes" *) 
  FDRE \FSM_sequential_sig_pcc_sm_state_reg[1] 
       (.C(m_axi_mm2s_aclk),
        .CE(1'b1),
        .D(\FSM_sequential_sig_pcc_sm_state[1]_i_1_n_0 ),
        .Q(sig_pcc_sm_state[1]),
        .R(sig_reset_reg));
  (* KEEP = "yes" *) 
  FDRE \FSM_sequential_sig_pcc_sm_state_reg[2] 
       (.C(m_axi_mm2s_aclk),
        .CE(1'b1),
        .D(\FSM_sequential_sig_pcc_sm_state[2]_i_1_n_0 ),
        .Q(sig_pcc_sm_state[2]),
        .R(sig_reset_reg));
  (* SOFT_HLUTNM = "soft_lutpair181" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \INFERRED_GEN.data_reg[3][10]_srl4_i_1 
       (.I0(\sig_addr_cntr_lsh_im0_reg_n_0_[6] ),
        .I1(in[36]),
        .I2(sig_addr_cntr_lsh_kh[6]),
        .O(in[6]));
  (* SOFT_HLUTNM = "soft_lutpair186" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \INFERRED_GEN.data_reg[3][11]_srl4_i_1 
       (.I0(\sig_addr_cntr_lsh_im0_reg_n_0_[7] ),
        .I1(in[36]),
        .I2(sig_addr_cntr_lsh_kh[7]),
        .O(in[7]));
  (* SOFT_HLUTNM = "soft_lutpair187" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \INFERRED_GEN.data_reg[3][12]_srl4_i_1 
       (.I0(\sig_addr_cntr_lsh_im0_reg_n_0_[8] ),
        .I1(in[36]),
        .I2(sig_addr_cntr_lsh_kh[8]),
        .O(in[8]));
  (* SOFT_HLUTNM = "soft_lutpair188" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \INFERRED_GEN.data_reg[3][13]_srl4_i_1 
       (.I0(\sig_addr_cntr_lsh_im0_reg_n_0_[9] ),
        .I1(in[36]),
        .I2(sig_addr_cntr_lsh_kh[9]),
        .O(in[9]));
  (* SOFT_HLUTNM = "soft_lutpair170" *) 
  LUT2 #(
    .INIT(4'hB)) 
    \INFERRED_GEN.data_reg[3][14]_srl4_i_1 
       (.I0(sig_xfer_strt_strb_ireg3[0]),
        .I1(sig_first_xfer_im0),
        .O(sig_next_cmd_cmplt_reg_reg[1]));
  (* SOFT_HLUTNM = "soft_lutpair189" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \INFERRED_GEN.data_reg[3][14]_srl4_i_1__0 
       (.I0(\sig_addr_cntr_lsh_im0_reg_n_0_[10] ),
        .I1(in[36]),
        .I2(sig_addr_cntr_lsh_kh[10]),
        .O(in[10]));
  (* SOFT_HLUTNM = "soft_lutpair167" *) 
  LUT2 #(
    .INIT(4'hB)) 
    \INFERRED_GEN.data_reg[3][15]_srl4_i_1 
       (.I0(sig_xfer_strt_strb_ireg3[1]),
        .I1(sig_first_xfer_im0),
        .O(sig_next_cmd_cmplt_reg_reg[2]));
  (* SOFT_HLUTNM = "soft_lutpair190" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \INFERRED_GEN.data_reg[3][15]_srl4_i_1__0 
       (.I0(\sig_addr_cntr_lsh_im0_reg_n_0_[11] ),
        .I1(in[36]),
        .I2(sig_addr_cntr_lsh_kh[11]),
        .O(in[11]));
  (* SOFT_HLUTNM = "soft_lutpair173" *) 
  LUT2 #(
    .INIT(4'hB)) 
    \INFERRED_GEN.data_reg[3][16]_srl4_i_1 
       (.I0(sig_xfer_strt_strb_ireg3[2]),
        .I1(sig_first_xfer_im0),
        .O(sig_next_cmd_cmplt_reg_reg[3]));
  (* SOFT_HLUTNM = "soft_lutpair192" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \INFERRED_GEN.data_reg[3][16]_srl4_i_1__0 
       (.I0(\sig_addr_cntr_lsh_im0_reg_n_0_[12] ),
        .I1(in[36]),
        .I2(sig_addr_cntr_lsh_kh[12]),
        .O(in[12]));
  (* SOFT_HLUTNM = "soft_lutpair166" *) 
  LUT2 #(
    .INIT(4'hB)) 
    \INFERRED_GEN.data_reg[3][17]_srl4_i_1 
       (.I0(sig_xfer_strt_strb_ireg3[3]),
        .I1(sig_first_xfer_im0),
        .O(sig_next_cmd_cmplt_reg_reg[4]));
  (* SOFT_HLUTNM = "soft_lutpair194" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \INFERRED_GEN.data_reg[3][17]_srl4_i_1__0 
       (.I0(\sig_addr_cntr_lsh_im0_reg_n_0_[13] ),
        .I1(in[36]),
        .I2(sig_addr_cntr_lsh_kh[13]),
        .O(in[13]));
  (* SOFT_HLUTNM = "soft_lutpair170" *) 
  LUT5 #(
    .INIT(32'hBFBFBF80)) 
    \INFERRED_GEN.data_reg[3][18]_srl4_i_1 
       (.I0(sig_xfer_strt_strb_ireg3[0]),
        .I1(sig_first_xfer_im0),
        .I2(sig_xfer_len_eq_0_ireg3),
        .I3(sig_xfer_end_strb_ireg3[0]),
        .I4(sig_next_cmd_cmplt_reg_reg[10]),
        .O(sig_next_cmd_cmplt_reg_reg[5]));
  (* SOFT_HLUTNM = "soft_lutpair196" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \INFERRED_GEN.data_reg[3][18]_srl4_i_1__0 
       (.I0(\sig_addr_cntr_lsh_im0_reg_n_0_[14] ),
        .I1(in[36]),
        .I2(sig_addr_cntr_lsh_kh[14]),
        .O(in[14]));
  (* SOFT_HLUTNM = "soft_lutpair167" *) 
  LUT5 #(
    .INIT(32'hBFBFBF80)) 
    \INFERRED_GEN.data_reg[3][19]_srl4_i_1 
       (.I0(sig_xfer_strt_strb_ireg3[1]),
        .I1(sig_first_xfer_im0),
        .I2(sig_xfer_len_eq_0_ireg3),
        .I3(sig_xfer_end_strb_ireg3[1]),
        .I4(sig_next_cmd_cmplt_reg_reg[10]),
        .O(sig_next_cmd_cmplt_reg_reg[6]));
  (* SOFT_HLUTNM = "soft_lutpair197" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \INFERRED_GEN.data_reg[3][19]_srl4_i_1__0 
       (.I0(p_1_in_0),
        .I1(in[36]),
        .I2(sig_addr_cntr_lsh_kh[15]),
        .O(in[15]));
  (* SOFT_HLUTNM = "soft_lutpair173" *) 
  LUT5 #(
    .INIT(32'hBFBFBF80)) 
    \INFERRED_GEN.data_reg[3][20]_srl4_i_1 
       (.I0(sig_xfer_strt_strb_ireg3[2]),
        .I1(sig_first_xfer_im0),
        .I2(sig_xfer_len_eq_0_ireg3),
        .I3(sig_xfer_end_strb_ireg3[2]),
        .I4(sig_next_cmd_cmplt_reg_reg[10]),
        .O(sig_next_cmd_cmplt_reg_reg[7]));
  (* SOFT_HLUTNM = "soft_lutpair197" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \INFERRED_GEN.data_reg[3][20]_srl4_i_1__0 
       (.I0(sig_addr_cntr_im0_msh_reg[0]),
        .I1(in[36]),
        .I2(sig_addr_cntr_lsh_kh[16]),
        .O(in[16]));
  (* SOFT_HLUTNM = "soft_lutpair166" *) 
  LUT5 #(
    .INIT(32'hBFBFBF80)) 
    \INFERRED_GEN.data_reg[3][21]_srl4_i_1 
       (.I0(sig_xfer_strt_strb_ireg3[3]),
        .I1(sig_first_xfer_im0),
        .I2(sig_xfer_len_eq_0_ireg3),
        .I3(sig_xfer_end_strb_ireg3[3]),
        .I4(sig_next_cmd_cmplt_reg_reg[10]),
        .O(sig_next_cmd_cmplt_reg_reg[8]));
  (* SOFT_HLUTNM = "soft_lutpair196" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \INFERRED_GEN.data_reg[3][21]_srl4_i_1__0 
       (.I0(sig_addr_cntr_im0_msh_reg[1]),
        .I1(in[36]),
        .I2(sig_addr_cntr_lsh_kh[17]),
        .O(in[17]));
  (* SOFT_HLUTNM = "soft_lutpair195" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \INFERRED_GEN.data_reg[3][22]_srl4_i_1 
       (.I0(sig_addr_cntr_im0_msh_reg[2]),
        .I1(in[36]),
        .I2(sig_addr_cntr_lsh_kh[18]),
        .O(in[18]));
  LUT2 #(
    .INIT(4'h2)) 
    \INFERRED_GEN.data_reg[3][23]_srl4_i_1 
       (.I0(sig_next_cmd_cmplt_reg_reg[0]),
        .I1(sig_next_cmd_cmplt_reg_reg[10]),
        .O(sig_next_cmd_cmplt_reg_reg[9]));
  (* SOFT_HLUTNM = "soft_lutpair194" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \INFERRED_GEN.data_reg[3][23]_srl4_i_1__0 
       (.I0(sig_addr_cntr_im0_msh_reg[3]),
        .I1(in[36]),
        .I2(sig_addr_cntr_lsh_kh[19]),
        .O(in[19]));
  LUT6 #(
    .INIT(64'h00FFFFFF57575757)) 
    \INFERRED_GEN.data_reg[3][24]_srl4_i_1 
       (.I0(sig_brst_cnt_eq_zero_ireg1),
        .I1(sig_btt_eq_b2mbaa_ireg1),
        .I2(sig_btt_lt_b2mbaa_ireg1),
        .I3(sig_brst_cnt_eq_one_ireg1),
        .I4(sig_addr_aligned_ireg1),
        .I5(sig_no_btt_residue_ireg1),
        .O(sig_next_cmd_cmplt_reg_reg[10]));
  (* SOFT_HLUTNM = "soft_lutpair193" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \INFERRED_GEN.data_reg[3][24]_srl4_i_1__0 
       (.I0(sig_addr_cntr_im0_msh_reg[4]),
        .I1(in[36]),
        .I2(sig_addr_cntr_lsh_kh[20]),
        .O(in[20]));
  (* SOFT_HLUTNM = "soft_lutpair180" *) 
  LUT2 #(
    .INIT(4'hB)) 
    \INFERRED_GEN.data_reg[3][25]_srl4_i_1 
       (.I0(in[37]),
        .I1(sig_next_cmd_cmplt_reg_reg[10]),
        .O(sig_next_cmd_cmplt_reg_reg[11]));
  (* SOFT_HLUTNM = "soft_lutpair192" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \INFERRED_GEN.data_reg[3][25]_srl4_i_1__0 
       (.I0(sig_addr_cntr_im0_msh_reg[5]),
        .I1(in[36]),
        .I2(sig_addr_cntr_lsh_kh[21]),
        .O(in[21]));
  (* SOFT_HLUTNM = "soft_lutpair190" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \INFERRED_GEN.data_reg[3][26]_srl4_i_1 
       (.I0(sig_addr_cntr_im0_msh_reg[6]),
        .I1(in[36]),
        .I2(sig_addr_cntr_lsh_kh[22]),
        .O(in[22]));
  (* SOFT_HLUTNM = "soft_lutpair189" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \INFERRED_GEN.data_reg[3][27]_srl4_i_1 
       (.I0(sig_addr_cntr_im0_msh_reg[7]),
        .I1(in[36]),
        .I2(sig_addr_cntr_lsh_kh[23]),
        .O(in[23]));
  (* SOFT_HLUTNM = "soft_lutpair188" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \INFERRED_GEN.data_reg[3][28]_srl4_i_1 
       (.I0(sig_addr_cntr_im0_msh_reg[8]),
        .I1(in[36]),
        .I2(sig_addr_cntr_lsh_kh[24]),
        .O(in[24]));
  (* SOFT_HLUTNM = "soft_lutpair187" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \INFERRED_GEN.data_reg[3][29]_srl4_i_1 
       (.I0(sig_addr_cntr_im0_msh_reg[9]),
        .I1(in[36]),
        .I2(sig_addr_cntr_lsh_kh[25]),
        .O(in[25]));
  (* SOFT_HLUTNM = "soft_lutpair186" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \INFERRED_GEN.data_reg[3][30]_srl4_i_1 
       (.I0(sig_addr_cntr_im0_msh_reg[10]),
        .I1(in[36]),
        .I2(sig_addr_cntr_lsh_kh[26]),
        .O(in[26]));
  (* SOFT_HLUTNM = "soft_lutpair185" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \INFERRED_GEN.data_reg[3][31]_srl4_i_1 
       (.I0(sig_addr_cntr_im0_msh_reg[11]),
        .I1(in[36]),
        .I2(sig_addr_cntr_lsh_kh[27]),
        .O(in[27]));
  (* SOFT_HLUTNM = "soft_lutpair184" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \INFERRED_GEN.data_reg[3][32]_srl4_i_1 
       (.I0(sig_addr_cntr_im0_msh_reg[12]),
        .I1(in[36]),
        .I2(sig_addr_cntr_lsh_kh[28]),
        .O(in[28]));
  (* SOFT_HLUTNM = "soft_lutpair183" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \INFERRED_GEN.data_reg[3][33]_srl4_i_1 
       (.I0(sig_addr_cntr_im0_msh_reg[13]),
        .I1(in[36]),
        .I2(sig_addr_cntr_lsh_kh[29]),
        .O(in[29]));
  (* SOFT_HLUTNM = "soft_lutpair182" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \INFERRED_GEN.data_reg[3][34]_srl4_i_1 
       (.I0(sig_addr_cntr_im0_msh_reg[14]),
        .I1(in[36]),
        .I2(sig_addr_cntr_lsh_kh[30]),
        .O(in[30]));
  (* SOFT_HLUTNM = "soft_lutpair181" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \INFERRED_GEN.data_reg[3][35]_srl4_i_1 
       (.I0(sig_addr_cntr_im0_msh_reg[15]),
        .I1(in[36]),
        .I2(sig_addr_cntr_lsh_kh[31]),
        .O(in[31]));
  (* SOFT_HLUTNM = "soft_lutpair191" *) 
  LUT3 #(
    .INIT(8'hA9)) 
    \INFERRED_GEN.data_reg[3][36]_srl4_i_1 
       (.I0(\sig_adjusted_addr_incr_ireg2_reg_n_0_[2] ),
        .I1(\sig_adjusted_addr_incr_ireg2_reg_n_0_[0] ),
        .I2(\sig_adjusted_addr_incr_ireg2_reg_n_0_[1] ),
        .O(in[32]));
  (* SOFT_HLUTNM = "soft_lutpair175" *) 
  LUT4 #(
    .INIT(16'hAAA9)) 
    \INFERRED_GEN.data_reg[3][37]_srl4_i_1 
       (.I0(\sig_adjusted_addr_incr_ireg2_reg_n_0_[3] ),
        .I1(\sig_adjusted_addr_incr_ireg2_reg_n_0_[1] ),
        .I2(\sig_adjusted_addr_incr_ireg2_reg_n_0_[0] ),
        .I3(\sig_adjusted_addr_incr_ireg2_reg_n_0_[2] ),
        .O(in[33]));
  (* SOFT_HLUTNM = "soft_lutpair175" *) 
  LUT5 #(
    .INIT(32'hAAAAAAA9)) 
    \INFERRED_GEN.data_reg[3][38]_srl4_i_1 
       (.I0(\sig_adjusted_addr_incr_ireg2_reg_n_0_[4] ),
        .I1(\sig_adjusted_addr_incr_ireg2_reg_n_0_[2] ),
        .I2(\sig_adjusted_addr_incr_ireg2_reg_n_0_[0] ),
        .I3(\sig_adjusted_addr_incr_ireg2_reg_n_0_[1] ),
        .I4(\sig_adjusted_addr_incr_ireg2_reg_n_0_[3] ),
        .O(in[34]));
  LUT6 #(
    .INIT(64'hAAAAAAAAAAAAAAA9)) 
    \INFERRED_GEN.data_reg[3][39]_srl4_i_1 
       (.I0(\sig_adjusted_addr_incr_ireg2_reg_n_0_[5] ),
        .I1(\sig_adjusted_addr_incr_ireg2_reg_n_0_[3] ),
        .I2(\sig_adjusted_addr_incr_ireg2_reg_n_0_[1] ),
        .I3(\sig_adjusted_addr_incr_ireg2_reg_n_0_[0] ),
        .I4(\sig_adjusted_addr_incr_ireg2_reg_n_0_[2] ),
        .I5(\sig_adjusted_addr_incr_ireg2_reg_n_0_[4] ),
        .O(in[35]));
  (* SOFT_HLUTNM = "soft_lutpair193" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \INFERRED_GEN.data_reg[3][4]_srl4_i_2 
       (.I0(sig_mbaa_addr_cntr_slice_im0[0]),
        .I1(in[36]),
        .I2(sig_addr_cntr_lsh_kh[0]),
        .O(in[0]));
  (* SOFT_HLUTNM = "soft_lutpair195" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \INFERRED_GEN.data_reg[3][5]_srl4_i_1 
       (.I0(sig_mbaa_addr_cntr_slice_im0[1]),
        .I1(in[36]),
        .I2(sig_addr_cntr_lsh_kh[1]),
        .O(in[1]));
  (* SOFT_HLUTNM = "soft_lutpair185" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \INFERRED_GEN.data_reg[3][6]_srl4_i_1 
       (.I0(sig_mbaa_addr_cntr_slice_im0[2]),
        .I1(in[36]),
        .I2(sig_addr_cntr_lsh_kh[2]),
        .O(in[2]));
  (* SOFT_HLUTNM = "soft_lutpair183" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \INFERRED_GEN.data_reg[3][7]_srl4_i_1 
       (.I0(sig_mbaa_addr_cntr_slice_im0[3]),
        .I1(in[36]),
        .I2(sig_addr_cntr_lsh_kh[3]),
        .O(in[3]));
  (* SOFT_HLUTNM = "soft_lutpair182" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \INFERRED_GEN.data_reg[3][8]_srl4_i_1 
       (.I0(sig_mbaa_addr_cntr_slice_im0[4]),
        .I1(in[36]),
        .I2(sig_addr_cntr_lsh_kh[4]),
        .O(in[4]));
  (* SOFT_HLUTNM = "soft_lutpair184" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \INFERRED_GEN.data_reg[3][9]_srl4_i_1 
       (.I0(sig_mbaa_addr_cntr_slice_im0[5]),
        .I1(in[36]),
        .I2(sig_addr_cntr_lsh_kh[5]),
        .O(in[5]));
  LUT5 #(
    .INIT(32'hAAAABAAA)) 
    \USE_SINGLE_REG.sig_regfifo_empty_reg_i_2 
       (.I0(sig_init_done),
        .I1(sig_sm_halt_reg),
        .I2(sig_input_reg_empty),
        .I3(sig_cmd2mstr_cmd_valid),
        .I4(sig_calc_error_pushed),
        .O(p_0_out));
  LUT6 #(
    .INIT(64'h0000000000000001)) 
    sig_addr_aligned_ireg1_i_1
       (.I0(sig_mbaa_addr_cntr_slice_im0[4]),
        .I1(sig_mbaa_addr_cntr_slice_im0[2]),
        .I2(sig_mbaa_addr_cntr_slice_im0[0]),
        .I3(sig_mbaa_addr_cntr_slice_im0[1]),
        .I4(sig_mbaa_addr_cntr_slice_im0[3]),
        .I5(sig_mbaa_addr_cntr_slice_im0[5]),
        .O(sig_addr_aligned_im0));
  FDRE #(
    .INIT(1'b0)) 
    sig_addr_aligned_ireg1_reg
       (.C(m_axi_mm2s_aclk),
        .CE(sig_sm_ld_calc1_reg),
        .D(sig_addr_aligned_im0),
        .Q(sig_addr_aligned_ireg1),
        .R(sig_reset_reg));
  LUT4 #(
    .INIT(16'hBAAA)) 
    \sig_addr_cntr_im0_msh[0]_i_1 
       (.I0(sig_calc_error_reg0),
        .I1(sig_predict_addr_lsh_ireg3),
        .I2(p_1_in_0),
        .I3(sig_pop_xfer_reg0_out),
        .O(\sig_addr_cntr_im0_msh[0]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFEFFF00002000)) 
    \sig_addr_cntr_im0_msh[0]_i_3 
       (.I0(Q[32]),
        .I1(in[37]),
        .I2(sig_cmd2mstr_cmd_valid),
        .I3(sig_input_reg_empty),
        .I4(sig_sm_halt_reg),
        .I5(sig_addr_cntr_im0_msh_reg[0]),
        .O(\sig_addr_cntr_im0_msh[0]_i_3_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFEFFF00002000)) 
    \sig_addr_cntr_im0_msh[0]_i_4 
       (.I0(Q[35]),
        .I1(in[37]),
        .I2(sig_cmd2mstr_cmd_valid),
        .I3(sig_input_reg_empty),
        .I4(sig_sm_halt_reg),
        .I5(sig_addr_cntr_im0_msh_reg[3]),
        .O(\sig_addr_cntr_im0_msh[0]_i_4_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFEFFF00002000)) 
    \sig_addr_cntr_im0_msh[0]_i_5 
       (.I0(Q[34]),
        .I1(in[37]),
        .I2(sig_cmd2mstr_cmd_valid),
        .I3(sig_input_reg_empty),
        .I4(sig_sm_halt_reg),
        .I5(sig_addr_cntr_im0_msh_reg[2]),
        .O(\sig_addr_cntr_im0_msh[0]_i_5_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFEFFF00002000)) 
    \sig_addr_cntr_im0_msh[0]_i_6 
       (.I0(Q[33]),
        .I1(in[37]),
        .I2(sig_cmd2mstr_cmd_valid),
        .I3(sig_input_reg_empty),
        .I4(sig_sm_halt_reg),
        .I5(sig_addr_cntr_im0_msh_reg[1]),
        .O(\sig_addr_cntr_im0_msh[0]_i_6_n_0 ));
  LUT6 #(
    .INIT(64'h555555555C555555)) 
    \sig_addr_cntr_im0_msh[0]_i_7 
       (.I0(sig_addr_cntr_im0_msh_reg[0]),
        .I1(Q[32]),
        .I2(sig_sm_halt_reg),
        .I3(sig_input_reg_empty),
        .I4(sig_cmd2mstr_cmd_valid),
        .I5(in[37]),
        .O(\sig_addr_cntr_im0_msh[0]_i_7_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFEFFF00002000)) 
    \sig_addr_cntr_im0_msh[12]_i_2 
       (.I0(Q[47]),
        .I1(in[37]),
        .I2(sig_cmd2mstr_cmd_valid),
        .I3(sig_input_reg_empty),
        .I4(sig_sm_halt_reg),
        .I5(sig_addr_cntr_im0_msh_reg[15]),
        .O(\sig_addr_cntr_im0_msh[12]_i_2_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFEFFF00002000)) 
    \sig_addr_cntr_im0_msh[12]_i_3 
       (.I0(Q[46]),
        .I1(in[37]),
        .I2(sig_cmd2mstr_cmd_valid),
        .I3(sig_input_reg_empty),
        .I4(sig_sm_halt_reg),
        .I5(sig_addr_cntr_im0_msh_reg[14]),
        .O(\sig_addr_cntr_im0_msh[12]_i_3_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFEFFF00002000)) 
    \sig_addr_cntr_im0_msh[12]_i_4 
       (.I0(Q[45]),
        .I1(in[37]),
        .I2(sig_cmd2mstr_cmd_valid),
        .I3(sig_input_reg_empty),
        .I4(sig_sm_halt_reg),
        .I5(sig_addr_cntr_im0_msh_reg[13]),
        .O(\sig_addr_cntr_im0_msh[12]_i_4_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFEFFF00002000)) 
    \sig_addr_cntr_im0_msh[12]_i_5 
       (.I0(Q[44]),
        .I1(in[37]),
        .I2(sig_cmd2mstr_cmd_valid),
        .I3(sig_input_reg_empty),
        .I4(sig_sm_halt_reg),
        .I5(sig_addr_cntr_im0_msh_reg[12]),
        .O(\sig_addr_cntr_im0_msh[12]_i_5_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFEFFF00002000)) 
    \sig_addr_cntr_im0_msh[4]_i_2 
       (.I0(Q[39]),
        .I1(in[37]),
        .I2(sig_cmd2mstr_cmd_valid),
        .I3(sig_input_reg_empty),
        .I4(sig_sm_halt_reg),
        .I5(sig_addr_cntr_im0_msh_reg[7]),
        .O(\sig_addr_cntr_im0_msh[4]_i_2_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFEFFF00002000)) 
    \sig_addr_cntr_im0_msh[4]_i_3 
       (.I0(Q[38]),
        .I1(in[37]),
        .I2(sig_cmd2mstr_cmd_valid),
        .I3(sig_input_reg_empty),
        .I4(sig_sm_halt_reg),
        .I5(sig_addr_cntr_im0_msh_reg[6]),
        .O(\sig_addr_cntr_im0_msh[4]_i_3_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFEFFF00002000)) 
    \sig_addr_cntr_im0_msh[4]_i_4 
       (.I0(Q[37]),
        .I1(in[37]),
        .I2(sig_cmd2mstr_cmd_valid),
        .I3(sig_input_reg_empty),
        .I4(sig_sm_halt_reg),
        .I5(sig_addr_cntr_im0_msh_reg[5]),
        .O(\sig_addr_cntr_im0_msh[4]_i_4_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFEFFF00002000)) 
    \sig_addr_cntr_im0_msh[4]_i_5 
       (.I0(Q[36]),
        .I1(in[37]),
        .I2(sig_cmd2mstr_cmd_valid),
        .I3(sig_input_reg_empty),
        .I4(sig_sm_halt_reg),
        .I5(sig_addr_cntr_im0_msh_reg[4]),
        .O(\sig_addr_cntr_im0_msh[4]_i_5_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFEFFF00002000)) 
    \sig_addr_cntr_im0_msh[8]_i_2 
       (.I0(Q[43]),
        .I1(in[37]),
        .I2(sig_cmd2mstr_cmd_valid),
        .I3(sig_input_reg_empty),
        .I4(sig_sm_halt_reg),
        .I5(sig_addr_cntr_im0_msh_reg[11]),
        .O(\sig_addr_cntr_im0_msh[8]_i_2_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFEFFF00002000)) 
    \sig_addr_cntr_im0_msh[8]_i_3 
       (.I0(Q[42]),
        .I1(in[37]),
        .I2(sig_cmd2mstr_cmd_valid),
        .I3(sig_input_reg_empty),
        .I4(sig_sm_halt_reg),
        .I5(sig_addr_cntr_im0_msh_reg[10]),
        .O(\sig_addr_cntr_im0_msh[8]_i_3_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFEFFF00002000)) 
    \sig_addr_cntr_im0_msh[8]_i_4 
       (.I0(Q[41]),
        .I1(in[37]),
        .I2(sig_cmd2mstr_cmd_valid),
        .I3(sig_input_reg_empty),
        .I4(sig_sm_halt_reg),
        .I5(sig_addr_cntr_im0_msh_reg[9]),
        .O(\sig_addr_cntr_im0_msh[8]_i_4_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFEFFF00002000)) 
    \sig_addr_cntr_im0_msh[8]_i_5 
       (.I0(Q[40]),
        .I1(in[37]),
        .I2(sig_cmd2mstr_cmd_valid),
        .I3(sig_input_reg_empty),
        .I4(sig_sm_halt_reg),
        .I5(sig_addr_cntr_im0_msh_reg[8]),
        .O(\sig_addr_cntr_im0_msh[8]_i_5_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \sig_addr_cntr_im0_msh_reg[0] 
       (.C(m_axi_mm2s_aclk),
        .CE(\sig_addr_cntr_im0_msh[0]_i_1_n_0 ),
        .D(\sig_addr_cntr_im0_msh_reg[0]_i_2_n_7 ),
        .Q(sig_addr_cntr_im0_msh_reg[0]),
        .R(sig_reset_reg));
  CARRY4 \sig_addr_cntr_im0_msh_reg[0]_i_2 
       (.CI(1'b0),
        .CO({\sig_addr_cntr_im0_msh_reg[0]_i_2_n_0 ,\sig_addr_cntr_im0_msh_reg[0]_i_2_n_1 ,\sig_addr_cntr_im0_msh_reg[0]_i_2_n_2 ,\sig_addr_cntr_im0_msh_reg[0]_i_2_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,\sig_addr_cntr_im0_msh[0]_i_3_n_0 }),
        .O({\sig_addr_cntr_im0_msh_reg[0]_i_2_n_4 ,\sig_addr_cntr_im0_msh_reg[0]_i_2_n_5 ,\sig_addr_cntr_im0_msh_reg[0]_i_2_n_6 ,\sig_addr_cntr_im0_msh_reg[0]_i_2_n_7 }),
        .S({\sig_addr_cntr_im0_msh[0]_i_4_n_0 ,\sig_addr_cntr_im0_msh[0]_i_5_n_0 ,\sig_addr_cntr_im0_msh[0]_i_6_n_0 ,\sig_addr_cntr_im0_msh[0]_i_7_n_0 }));
  FDRE #(
    .INIT(1'b0)) 
    \sig_addr_cntr_im0_msh_reg[10] 
       (.C(m_axi_mm2s_aclk),
        .CE(\sig_addr_cntr_im0_msh[0]_i_1_n_0 ),
        .D(\sig_addr_cntr_im0_msh_reg[8]_i_1_n_5 ),
        .Q(sig_addr_cntr_im0_msh_reg[10]),
        .R(sig_reset_reg));
  FDRE #(
    .INIT(1'b0)) 
    \sig_addr_cntr_im0_msh_reg[11] 
       (.C(m_axi_mm2s_aclk),
        .CE(\sig_addr_cntr_im0_msh[0]_i_1_n_0 ),
        .D(\sig_addr_cntr_im0_msh_reg[8]_i_1_n_4 ),
        .Q(sig_addr_cntr_im0_msh_reg[11]),
        .R(sig_reset_reg));
  FDRE #(
    .INIT(1'b0)) 
    \sig_addr_cntr_im0_msh_reg[12] 
       (.C(m_axi_mm2s_aclk),
        .CE(\sig_addr_cntr_im0_msh[0]_i_1_n_0 ),
        .D(\sig_addr_cntr_im0_msh_reg[12]_i_1_n_7 ),
        .Q(sig_addr_cntr_im0_msh_reg[12]),
        .R(sig_reset_reg));
  CARRY4 \sig_addr_cntr_im0_msh_reg[12]_i_1 
       (.CI(\sig_addr_cntr_im0_msh_reg[8]_i_1_n_0 ),
        .CO({\NLW_sig_addr_cntr_im0_msh_reg[12]_i_1_CO_UNCONNECTED [3],\sig_addr_cntr_im0_msh_reg[12]_i_1_n_1 ,\sig_addr_cntr_im0_msh_reg[12]_i_1_n_2 ,\sig_addr_cntr_im0_msh_reg[12]_i_1_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O({\sig_addr_cntr_im0_msh_reg[12]_i_1_n_4 ,\sig_addr_cntr_im0_msh_reg[12]_i_1_n_5 ,\sig_addr_cntr_im0_msh_reg[12]_i_1_n_6 ,\sig_addr_cntr_im0_msh_reg[12]_i_1_n_7 }),
        .S({\sig_addr_cntr_im0_msh[12]_i_2_n_0 ,\sig_addr_cntr_im0_msh[12]_i_3_n_0 ,\sig_addr_cntr_im0_msh[12]_i_4_n_0 ,\sig_addr_cntr_im0_msh[12]_i_5_n_0 }));
  FDRE #(
    .INIT(1'b0)) 
    \sig_addr_cntr_im0_msh_reg[13] 
       (.C(m_axi_mm2s_aclk),
        .CE(\sig_addr_cntr_im0_msh[0]_i_1_n_0 ),
        .D(\sig_addr_cntr_im0_msh_reg[12]_i_1_n_6 ),
        .Q(sig_addr_cntr_im0_msh_reg[13]),
        .R(sig_reset_reg));
  FDRE #(
    .INIT(1'b0)) 
    \sig_addr_cntr_im0_msh_reg[14] 
       (.C(m_axi_mm2s_aclk),
        .CE(\sig_addr_cntr_im0_msh[0]_i_1_n_0 ),
        .D(\sig_addr_cntr_im0_msh_reg[12]_i_1_n_5 ),
        .Q(sig_addr_cntr_im0_msh_reg[14]),
        .R(sig_reset_reg));
  FDRE #(
    .INIT(1'b0)) 
    \sig_addr_cntr_im0_msh_reg[15] 
       (.C(m_axi_mm2s_aclk),
        .CE(\sig_addr_cntr_im0_msh[0]_i_1_n_0 ),
        .D(\sig_addr_cntr_im0_msh_reg[12]_i_1_n_4 ),
        .Q(sig_addr_cntr_im0_msh_reg[15]),
        .R(sig_reset_reg));
  FDRE #(
    .INIT(1'b0)) 
    \sig_addr_cntr_im0_msh_reg[1] 
       (.C(m_axi_mm2s_aclk),
        .CE(\sig_addr_cntr_im0_msh[0]_i_1_n_0 ),
        .D(\sig_addr_cntr_im0_msh_reg[0]_i_2_n_6 ),
        .Q(sig_addr_cntr_im0_msh_reg[1]),
        .R(sig_reset_reg));
  FDRE #(
    .INIT(1'b0)) 
    \sig_addr_cntr_im0_msh_reg[2] 
       (.C(m_axi_mm2s_aclk),
        .CE(\sig_addr_cntr_im0_msh[0]_i_1_n_0 ),
        .D(\sig_addr_cntr_im0_msh_reg[0]_i_2_n_5 ),
        .Q(sig_addr_cntr_im0_msh_reg[2]),
        .R(sig_reset_reg));
  FDRE #(
    .INIT(1'b0)) 
    \sig_addr_cntr_im0_msh_reg[3] 
       (.C(m_axi_mm2s_aclk),
        .CE(\sig_addr_cntr_im0_msh[0]_i_1_n_0 ),
        .D(\sig_addr_cntr_im0_msh_reg[0]_i_2_n_4 ),
        .Q(sig_addr_cntr_im0_msh_reg[3]),
        .R(sig_reset_reg));
  FDRE #(
    .INIT(1'b0)) 
    \sig_addr_cntr_im0_msh_reg[4] 
       (.C(m_axi_mm2s_aclk),
        .CE(\sig_addr_cntr_im0_msh[0]_i_1_n_0 ),
        .D(\sig_addr_cntr_im0_msh_reg[4]_i_1_n_7 ),
        .Q(sig_addr_cntr_im0_msh_reg[4]),
        .R(sig_reset_reg));
  CARRY4 \sig_addr_cntr_im0_msh_reg[4]_i_1 
       (.CI(\sig_addr_cntr_im0_msh_reg[0]_i_2_n_0 ),
        .CO({\sig_addr_cntr_im0_msh_reg[4]_i_1_n_0 ,\sig_addr_cntr_im0_msh_reg[4]_i_1_n_1 ,\sig_addr_cntr_im0_msh_reg[4]_i_1_n_2 ,\sig_addr_cntr_im0_msh_reg[4]_i_1_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O({\sig_addr_cntr_im0_msh_reg[4]_i_1_n_4 ,\sig_addr_cntr_im0_msh_reg[4]_i_1_n_5 ,\sig_addr_cntr_im0_msh_reg[4]_i_1_n_6 ,\sig_addr_cntr_im0_msh_reg[4]_i_1_n_7 }),
        .S({\sig_addr_cntr_im0_msh[4]_i_2_n_0 ,\sig_addr_cntr_im0_msh[4]_i_3_n_0 ,\sig_addr_cntr_im0_msh[4]_i_4_n_0 ,\sig_addr_cntr_im0_msh[4]_i_5_n_0 }));
  FDRE #(
    .INIT(1'b0)) 
    \sig_addr_cntr_im0_msh_reg[5] 
       (.C(m_axi_mm2s_aclk),
        .CE(\sig_addr_cntr_im0_msh[0]_i_1_n_0 ),
        .D(\sig_addr_cntr_im0_msh_reg[4]_i_1_n_6 ),
        .Q(sig_addr_cntr_im0_msh_reg[5]),
        .R(sig_reset_reg));
  FDRE #(
    .INIT(1'b0)) 
    \sig_addr_cntr_im0_msh_reg[6] 
       (.C(m_axi_mm2s_aclk),
        .CE(\sig_addr_cntr_im0_msh[0]_i_1_n_0 ),
        .D(\sig_addr_cntr_im0_msh_reg[4]_i_1_n_5 ),
        .Q(sig_addr_cntr_im0_msh_reg[6]),
        .R(sig_reset_reg));
  FDRE #(
    .INIT(1'b0)) 
    \sig_addr_cntr_im0_msh_reg[7] 
       (.C(m_axi_mm2s_aclk),
        .CE(\sig_addr_cntr_im0_msh[0]_i_1_n_0 ),
        .D(\sig_addr_cntr_im0_msh_reg[4]_i_1_n_4 ),
        .Q(sig_addr_cntr_im0_msh_reg[7]),
        .R(sig_reset_reg));
  FDRE #(
    .INIT(1'b0)) 
    \sig_addr_cntr_im0_msh_reg[8] 
       (.C(m_axi_mm2s_aclk),
        .CE(\sig_addr_cntr_im0_msh[0]_i_1_n_0 ),
        .D(\sig_addr_cntr_im0_msh_reg[8]_i_1_n_7 ),
        .Q(sig_addr_cntr_im0_msh_reg[8]),
        .R(sig_reset_reg));
  CARRY4 \sig_addr_cntr_im0_msh_reg[8]_i_1 
       (.CI(\sig_addr_cntr_im0_msh_reg[4]_i_1_n_0 ),
        .CO({\sig_addr_cntr_im0_msh_reg[8]_i_1_n_0 ,\sig_addr_cntr_im0_msh_reg[8]_i_1_n_1 ,\sig_addr_cntr_im0_msh_reg[8]_i_1_n_2 ,\sig_addr_cntr_im0_msh_reg[8]_i_1_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O({\sig_addr_cntr_im0_msh_reg[8]_i_1_n_4 ,\sig_addr_cntr_im0_msh_reg[8]_i_1_n_5 ,\sig_addr_cntr_im0_msh_reg[8]_i_1_n_6 ,\sig_addr_cntr_im0_msh_reg[8]_i_1_n_7 }),
        .S({\sig_addr_cntr_im0_msh[8]_i_2_n_0 ,\sig_addr_cntr_im0_msh[8]_i_3_n_0 ,\sig_addr_cntr_im0_msh[8]_i_4_n_0 ,\sig_addr_cntr_im0_msh[8]_i_5_n_0 }));
  FDRE #(
    .INIT(1'b0)) 
    \sig_addr_cntr_im0_msh_reg[9] 
       (.C(m_axi_mm2s_aclk),
        .CE(\sig_addr_cntr_im0_msh[0]_i_1_n_0 ),
        .D(\sig_addr_cntr_im0_msh_reg[8]_i_1_n_6 ),
        .Q(sig_addr_cntr_im0_msh_reg[9]),
        .R(sig_reset_reg));
  LUT4 #(
    .INIT(16'hB888)) 
    \sig_addr_cntr_incr_ireg2[0]_i_1 
       (.I0(\sig_btt_cntr_im0_reg_n_0_[0] ),
        .I1(sig_btt_lt_b2mbaa_ireg1),
        .I2(sig_first_xfer_im0),
        .I3(sig_bytes_to_mbaa_ireg1[0]),
        .O(\sig_addr_cntr_incr_ireg2[0]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair176" *) 
  LUT4 #(
    .INIT(16'hB888)) 
    \sig_addr_cntr_incr_ireg2[1]_i_1 
       (.I0(\sig_btt_cntr_im0_reg_n_0_[1] ),
        .I1(sig_btt_lt_b2mbaa_ireg1),
        .I2(sig_first_xfer_im0),
        .I3(sig_bytes_to_mbaa_ireg1[1]),
        .O(\sig_addr_cntr_incr_ireg2[1]_i_1_n_0 ));
  LUT4 #(
    .INIT(16'hB888)) 
    \sig_addr_cntr_incr_ireg2[2]_i_1 
       (.I0(\sig_btt_cntr_im0_reg_n_0_[2] ),
        .I1(sig_btt_lt_b2mbaa_ireg1),
        .I2(sig_first_xfer_im0),
        .I3(sig_bytes_to_mbaa_ireg1[2]),
        .O(\sig_addr_cntr_incr_ireg2[2]_i_1_n_0 ));
  LUT4 #(
    .INIT(16'hB888)) 
    \sig_addr_cntr_incr_ireg2[3]_i_1 
       (.I0(\sig_btt_cntr_im0_reg_n_0_[3] ),
        .I1(sig_btt_lt_b2mbaa_ireg1),
        .I2(sig_first_xfer_im0),
        .I3(sig_bytes_to_mbaa_ireg1[3]),
        .O(\sig_addr_cntr_incr_ireg2[3]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair174" *) 
  LUT4 #(
    .INIT(16'hB888)) 
    \sig_addr_cntr_incr_ireg2[4]_i_1 
       (.I0(\sig_btt_cntr_im0_reg_n_0_[4] ),
        .I1(sig_btt_lt_b2mbaa_ireg1),
        .I2(sig_first_xfer_im0),
        .I3(sig_bytes_to_mbaa_ireg1[4]),
        .O(\sig_addr_cntr_incr_ireg2[4]_i_1_n_0 ));
  LUT4 #(
    .INIT(16'hB888)) 
    \sig_addr_cntr_incr_ireg2[5]_i_1 
       (.I0(\sig_btt_cntr_im0_reg_n_0_[5] ),
        .I1(sig_btt_lt_b2mbaa_ireg1),
        .I2(sig_first_xfer_im0),
        .I3(sig_bytes_to_mbaa_ireg1[5]),
        .O(\sig_addr_cntr_incr_ireg2[5]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair176" *) 
  LUT3 #(
    .INIT(8'h0D)) 
    \sig_addr_cntr_incr_ireg2[6]_i_1 
       (.I0(sig_first_xfer_im0),
        .I1(sig_addr_aligned_ireg1),
        .I2(sig_btt_lt_b2mbaa_ireg1),
        .O(\sig_addr_cntr_incr_ireg2[6]_i_1_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \sig_addr_cntr_incr_ireg2_reg[0] 
       (.C(m_axi_mm2s_aclk),
        .CE(sig_sm_ld_calc2_reg),
        .D(\sig_addr_cntr_incr_ireg2[0]_i_1_n_0 ),
        .Q(\sig_addr_cntr_incr_ireg2_reg_n_0_[0] ),
        .R(sig_reset_reg));
  FDRE #(
    .INIT(1'b0)) 
    \sig_addr_cntr_incr_ireg2_reg[1] 
       (.C(m_axi_mm2s_aclk),
        .CE(sig_sm_ld_calc2_reg),
        .D(\sig_addr_cntr_incr_ireg2[1]_i_1_n_0 ),
        .Q(\sig_addr_cntr_incr_ireg2_reg_n_0_[1] ),
        .R(sig_reset_reg));
  FDRE #(
    .INIT(1'b0)) 
    \sig_addr_cntr_incr_ireg2_reg[2] 
       (.C(m_axi_mm2s_aclk),
        .CE(sig_sm_ld_calc2_reg),
        .D(\sig_addr_cntr_incr_ireg2[2]_i_1_n_0 ),
        .Q(\sig_addr_cntr_incr_ireg2_reg_n_0_[2] ),
        .R(sig_reset_reg));
  FDRE #(
    .INIT(1'b0)) 
    \sig_addr_cntr_incr_ireg2_reg[3] 
       (.C(m_axi_mm2s_aclk),
        .CE(sig_sm_ld_calc2_reg),
        .D(\sig_addr_cntr_incr_ireg2[3]_i_1_n_0 ),
        .Q(\sig_addr_cntr_incr_ireg2_reg_n_0_[3] ),
        .R(sig_reset_reg));
  FDRE #(
    .INIT(1'b0)) 
    \sig_addr_cntr_incr_ireg2_reg[4] 
       (.C(m_axi_mm2s_aclk),
        .CE(sig_sm_ld_calc2_reg),
        .D(\sig_addr_cntr_incr_ireg2[4]_i_1_n_0 ),
        .Q(\sig_addr_cntr_incr_ireg2_reg_n_0_[4] ),
        .R(sig_reset_reg));
  FDRE #(
    .INIT(1'b0)) 
    \sig_addr_cntr_incr_ireg2_reg[5] 
       (.C(m_axi_mm2s_aclk),
        .CE(sig_sm_ld_calc2_reg),
        .D(\sig_addr_cntr_incr_ireg2[5]_i_1_n_0 ),
        .Q(\sig_addr_cntr_incr_ireg2_reg_n_0_[5] ),
        .R(sig_reset_reg));
  FDRE #(
    .INIT(1'b0)) 
    \sig_addr_cntr_incr_ireg2_reg[6] 
       (.C(m_axi_mm2s_aclk),
        .CE(sig_sm_ld_calc2_reg),
        .D(\sig_addr_cntr_incr_ireg2[6]_i_1_n_0 ),
        .Q(\sig_addr_cntr_incr_ireg2_reg_n_0_[6] ),
        .R(sig_reset_reg));
  LUT6 #(
    .INIT(64'hFFFFEFFF00002000)) 
    \sig_addr_cntr_lsh_im0[0]_i_1 
       (.I0(Q[16]),
        .I1(in[37]),
        .I2(sig_cmd2mstr_cmd_valid),
        .I3(sig_input_reg_empty),
        .I4(sig_sm_halt_reg),
        .I5(\sig_predict_addr_lsh_ireg3_reg_n_0_[0] ),
        .O(p_1_in[0]));
  LUT6 #(
    .INIT(64'hFFFFEFFF00002000)) 
    \sig_addr_cntr_lsh_im0[10]_i_1 
       (.I0(Q[26]),
        .I1(in[37]),
        .I2(sig_cmd2mstr_cmd_valid),
        .I3(sig_input_reg_empty),
        .I4(sig_sm_halt_reg),
        .I5(\sig_predict_addr_lsh_ireg3_reg_n_0_[10] ),
        .O(p_1_in[10]));
  LUT6 #(
    .INIT(64'hFFFFEFFF00002000)) 
    \sig_addr_cntr_lsh_im0[11]_i_1 
       (.I0(Q[27]),
        .I1(in[37]),
        .I2(sig_cmd2mstr_cmd_valid),
        .I3(sig_input_reg_empty),
        .I4(sig_sm_halt_reg),
        .I5(\sig_predict_addr_lsh_ireg3_reg_n_0_[11] ),
        .O(p_1_in[11]));
  LUT6 #(
    .INIT(64'hFFFFEFFF00002000)) 
    \sig_addr_cntr_lsh_im0[12]_i_1 
       (.I0(Q[28]),
        .I1(in[37]),
        .I2(sig_cmd2mstr_cmd_valid),
        .I3(sig_input_reg_empty),
        .I4(sig_sm_halt_reg),
        .I5(\sig_predict_addr_lsh_ireg3_reg_n_0_[12] ),
        .O(p_1_in[12]));
  LUT6 #(
    .INIT(64'hFFFFEFFF00002000)) 
    \sig_addr_cntr_lsh_im0[13]_i_1 
       (.I0(Q[29]),
        .I1(in[37]),
        .I2(sig_cmd2mstr_cmd_valid),
        .I3(sig_input_reg_empty),
        .I4(sig_sm_halt_reg),
        .I5(\sig_predict_addr_lsh_ireg3_reg_n_0_[13] ),
        .O(p_1_in[13]));
  LUT6 #(
    .INIT(64'hFFFFEFFF00002000)) 
    \sig_addr_cntr_lsh_im0[14]_i_1 
       (.I0(Q[30]),
        .I1(in[37]),
        .I2(sig_cmd2mstr_cmd_valid),
        .I3(sig_input_reg_empty),
        .I4(sig_sm_halt_reg),
        .I5(\sig_predict_addr_lsh_ireg3_reg_n_0_[14] ),
        .O(p_1_in[14]));
  LUT5 #(
    .INIT(32'hFFFF0040)) 
    \sig_addr_cntr_lsh_im0[15]_i_1 
       (.I0(sig_sm_halt_reg),
        .I1(sig_input_reg_empty),
        .I2(sig_cmd2mstr_cmd_valid),
        .I3(in[37]),
        .I4(sig_pop_xfer_reg0_out),
        .O(\sig_addr_cntr_lsh_im0[15]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFEFFF00002000)) 
    \sig_addr_cntr_lsh_im0[15]_i_2 
       (.I0(Q[31]),
        .I1(in[37]),
        .I2(sig_cmd2mstr_cmd_valid),
        .I3(sig_input_reg_empty),
        .I4(sig_sm_halt_reg),
        .I5(sig_predict_addr_lsh_ireg3),
        .O(p_1_in[15]));
  LUT6 #(
    .INIT(64'hFFFFEFFF00002000)) 
    \sig_addr_cntr_lsh_im0[1]_i_1 
       (.I0(Q[17]),
        .I1(in[37]),
        .I2(sig_cmd2mstr_cmd_valid),
        .I3(sig_input_reg_empty),
        .I4(sig_sm_halt_reg),
        .I5(\sig_predict_addr_lsh_ireg3_reg_n_0_[1] ),
        .O(p_1_in[1]));
  LUT6 #(
    .INIT(64'hFFFFEFFF00002000)) 
    \sig_addr_cntr_lsh_im0[2]_i_1 
       (.I0(Q[18]),
        .I1(in[37]),
        .I2(sig_cmd2mstr_cmd_valid),
        .I3(sig_input_reg_empty),
        .I4(sig_sm_halt_reg),
        .I5(\sig_predict_addr_lsh_ireg3_reg_n_0_[2] ),
        .O(p_1_in[2]));
  LUT6 #(
    .INIT(64'hFFFFEFFF00002000)) 
    \sig_addr_cntr_lsh_im0[3]_i_1 
       (.I0(Q[19]),
        .I1(in[37]),
        .I2(sig_cmd2mstr_cmd_valid),
        .I3(sig_input_reg_empty),
        .I4(sig_sm_halt_reg),
        .I5(\sig_predict_addr_lsh_ireg3_reg_n_0_[3] ),
        .O(p_1_in[3]));
  LUT6 #(
    .INIT(64'hFFFFEFFF00002000)) 
    \sig_addr_cntr_lsh_im0[4]_i_1 
       (.I0(Q[20]),
        .I1(in[37]),
        .I2(sig_cmd2mstr_cmd_valid),
        .I3(sig_input_reg_empty),
        .I4(sig_sm_halt_reg),
        .I5(\sig_predict_addr_lsh_ireg3_reg_n_0_[4] ),
        .O(p_1_in[4]));
  LUT6 #(
    .INIT(64'hFFFFEFFF00002000)) 
    \sig_addr_cntr_lsh_im0[5]_i_1 
       (.I0(Q[21]),
        .I1(in[37]),
        .I2(sig_cmd2mstr_cmd_valid),
        .I3(sig_input_reg_empty),
        .I4(sig_sm_halt_reg),
        .I5(\sig_predict_addr_lsh_ireg3_reg_n_0_[5] ),
        .O(p_1_in[5]));
  LUT6 #(
    .INIT(64'hFFFFEFFF00002000)) 
    \sig_addr_cntr_lsh_im0[6]_i_1 
       (.I0(Q[22]),
        .I1(in[37]),
        .I2(sig_cmd2mstr_cmd_valid),
        .I3(sig_input_reg_empty),
        .I4(sig_sm_halt_reg),
        .I5(\sig_predict_addr_lsh_ireg3_reg_n_0_[6] ),
        .O(p_1_in[6]));
  LUT6 #(
    .INIT(64'hFFFFEFFF00002000)) 
    \sig_addr_cntr_lsh_im0[7]_i_1 
       (.I0(Q[23]),
        .I1(in[37]),
        .I2(sig_cmd2mstr_cmd_valid),
        .I3(sig_input_reg_empty),
        .I4(sig_sm_halt_reg),
        .I5(\sig_predict_addr_lsh_ireg3_reg_n_0_[7] ),
        .O(p_1_in[7]));
  LUT6 #(
    .INIT(64'hFFFFEFFF00002000)) 
    \sig_addr_cntr_lsh_im0[8]_i_1 
       (.I0(Q[24]),
        .I1(in[37]),
        .I2(sig_cmd2mstr_cmd_valid),
        .I3(sig_input_reg_empty),
        .I4(sig_sm_halt_reg),
        .I5(\sig_predict_addr_lsh_ireg3_reg_n_0_[8] ),
        .O(p_1_in[8]));
  LUT6 #(
    .INIT(64'hFFFFEFFF00002000)) 
    \sig_addr_cntr_lsh_im0[9]_i_1 
       (.I0(Q[25]),
        .I1(in[37]),
        .I2(sig_cmd2mstr_cmd_valid),
        .I3(sig_input_reg_empty),
        .I4(sig_sm_halt_reg),
        .I5(\sig_predict_addr_lsh_ireg3_reg_n_0_[9] ),
        .O(p_1_in[9]));
  FDRE #(
    .INIT(1'b0)) 
    \sig_addr_cntr_lsh_im0_reg[0] 
       (.C(m_axi_mm2s_aclk),
        .CE(\sig_addr_cntr_lsh_im0[15]_i_1_n_0 ),
        .D(p_1_in[0]),
        .Q(sig_mbaa_addr_cntr_slice_im0[0]),
        .R(sig_reset_reg));
  FDRE #(
    .INIT(1'b0)) 
    \sig_addr_cntr_lsh_im0_reg[10] 
       (.C(m_axi_mm2s_aclk),
        .CE(\sig_addr_cntr_lsh_im0[15]_i_1_n_0 ),
        .D(p_1_in[10]),
        .Q(\sig_addr_cntr_lsh_im0_reg_n_0_[10] ),
        .R(sig_reset_reg));
  FDRE #(
    .INIT(1'b0)) 
    \sig_addr_cntr_lsh_im0_reg[11] 
       (.C(m_axi_mm2s_aclk),
        .CE(\sig_addr_cntr_lsh_im0[15]_i_1_n_0 ),
        .D(p_1_in[11]),
        .Q(\sig_addr_cntr_lsh_im0_reg_n_0_[11] ),
        .R(sig_reset_reg));
  FDRE #(
    .INIT(1'b0)) 
    \sig_addr_cntr_lsh_im0_reg[12] 
       (.C(m_axi_mm2s_aclk),
        .CE(\sig_addr_cntr_lsh_im0[15]_i_1_n_0 ),
        .D(p_1_in[12]),
        .Q(\sig_addr_cntr_lsh_im0_reg_n_0_[12] ),
        .R(sig_reset_reg));
  FDRE #(
    .INIT(1'b0)) 
    \sig_addr_cntr_lsh_im0_reg[13] 
       (.C(m_axi_mm2s_aclk),
        .CE(\sig_addr_cntr_lsh_im0[15]_i_1_n_0 ),
        .D(p_1_in[13]),
        .Q(\sig_addr_cntr_lsh_im0_reg_n_0_[13] ),
        .R(sig_reset_reg));
  FDRE #(
    .INIT(1'b0)) 
    \sig_addr_cntr_lsh_im0_reg[14] 
       (.C(m_axi_mm2s_aclk),
        .CE(\sig_addr_cntr_lsh_im0[15]_i_1_n_0 ),
        .D(p_1_in[14]),
        .Q(\sig_addr_cntr_lsh_im0_reg_n_0_[14] ),
        .R(sig_reset_reg));
  FDRE #(
    .INIT(1'b0)) 
    \sig_addr_cntr_lsh_im0_reg[15] 
       (.C(m_axi_mm2s_aclk),
        .CE(\sig_addr_cntr_lsh_im0[15]_i_1_n_0 ),
        .D(p_1_in[15]),
        .Q(p_1_in_0),
        .R(sig_reset_reg));
  FDRE #(
    .INIT(1'b0)) 
    \sig_addr_cntr_lsh_im0_reg[1] 
       (.C(m_axi_mm2s_aclk),
        .CE(\sig_addr_cntr_lsh_im0[15]_i_1_n_0 ),
        .D(p_1_in[1]),
        .Q(sig_mbaa_addr_cntr_slice_im0[1]),
        .R(sig_reset_reg));
  FDRE #(
    .INIT(1'b0)) 
    \sig_addr_cntr_lsh_im0_reg[2] 
       (.C(m_axi_mm2s_aclk),
        .CE(\sig_addr_cntr_lsh_im0[15]_i_1_n_0 ),
        .D(p_1_in[2]),
        .Q(sig_mbaa_addr_cntr_slice_im0[2]),
        .R(sig_reset_reg));
  FDRE #(
    .INIT(1'b0)) 
    \sig_addr_cntr_lsh_im0_reg[3] 
       (.C(m_axi_mm2s_aclk),
        .CE(\sig_addr_cntr_lsh_im0[15]_i_1_n_0 ),
        .D(p_1_in[3]),
        .Q(sig_mbaa_addr_cntr_slice_im0[3]),
        .R(sig_reset_reg));
  FDRE #(
    .INIT(1'b0)) 
    \sig_addr_cntr_lsh_im0_reg[4] 
       (.C(m_axi_mm2s_aclk),
        .CE(\sig_addr_cntr_lsh_im0[15]_i_1_n_0 ),
        .D(p_1_in[4]),
        .Q(sig_mbaa_addr_cntr_slice_im0[4]),
        .R(sig_reset_reg));
  FDRE #(
    .INIT(1'b0)) 
    \sig_addr_cntr_lsh_im0_reg[5] 
       (.C(m_axi_mm2s_aclk),
        .CE(\sig_addr_cntr_lsh_im0[15]_i_1_n_0 ),
        .D(p_1_in[5]),
        .Q(sig_mbaa_addr_cntr_slice_im0[5]),
        .R(sig_reset_reg));
  FDRE #(
    .INIT(1'b0)) 
    \sig_addr_cntr_lsh_im0_reg[6] 
       (.C(m_axi_mm2s_aclk),
        .CE(\sig_addr_cntr_lsh_im0[15]_i_1_n_0 ),
        .D(p_1_in[6]),
        .Q(\sig_addr_cntr_lsh_im0_reg_n_0_[6] ),
        .R(sig_reset_reg));
  FDRE #(
    .INIT(1'b0)) 
    \sig_addr_cntr_lsh_im0_reg[7] 
       (.C(m_axi_mm2s_aclk),
        .CE(\sig_addr_cntr_lsh_im0[15]_i_1_n_0 ),
        .D(p_1_in[7]),
        .Q(\sig_addr_cntr_lsh_im0_reg_n_0_[7] ),
        .R(sig_reset_reg));
  FDRE #(
    .INIT(1'b0)) 
    \sig_addr_cntr_lsh_im0_reg[8] 
       (.C(m_axi_mm2s_aclk),
        .CE(\sig_addr_cntr_lsh_im0[15]_i_1_n_0 ),
        .D(p_1_in[8]),
        .Q(\sig_addr_cntr_lsh_im0_reg_n_0_[8] ),
        .R(sig_reset_reg));
  FDRE #(
    .INIT(1'b0)) 
    \sig_addr_cntr_lsh_im0_reg[9] 
       (.C(m_axi_mm2s_aclk),
        .CE(\sig_addr_cntr_lsh_im0[15]_i_1_n_0 ),
        .D(p_1_in[9]),
        .Q(\sig_addr_cntr_lsh_im0_reg_n_0_[9] ),
        .R(sig_reset_reg));
  LUT4 #(
    .INIT(16'h0040)) 
    \sig_addr_cntr_lsh_kh[31]_i_1 
       (.I0(in[37]),
        .I1(sig_cmd2mstr_cmd_valid),
        .I2(sig_input_reg_empty),
        .I3(sig_sm_halt_reg),
        .O(sig_calc_error_reg0));
  FDRE #(
    .INIT(1'b0)) 
    \sig_addr_cntr_lsh_kh_reg[0] 
       (.C(m_axi_mm2s_aclk),
        .CE(sig_calc_error_reg0),
        .D(Q[16]),
        .Q(sig_addr_cntr_lsh_kh[0]),
        .R(sig_reset_reg));
  FDRE #(
    .INIT(1'b0)) 
    \sig_addr_cntr_lsh_kh_reg[10] 
       (.C(m_axi_mm2s_aclk),
        .CE(sig_calc_error_reg0),
        .D(Q[26]),
        .Q(sig_addr_cntr_lsh_kh[10]),
        .R(sig_reset_reg));
  FDRE #(
    .INIT(1'b0)) 
    \sig_addr_cntr_lsh_kh_reg[11] 
       (.C(m_axi_mm2s_aclk),
        .CE(sig_calc_error_reg0),
        .D(Q[27]),
        .Q(sig_addr_cntr_lsh_kh[11]),
        .R(sig_reset_reg));
  FDRE #(
    .INIT(1'b0)) 
    \sig_addr_cntr_lsh_kh_reg[12] 
       (.C(m_axi_mm2s_aclk),
        .CE(sig_calc_error_reg0),
        .D(Q[28]),
        .Q(sig_addr_cntr_lsh_kh[12]),
        .R(sig_reset_reg));
  FDRE #(
    .INIT(1'b0)) 
    \sig_addr_cntr_lsh_kh_reg[13] 
       (.C(m_axi_mm2s_aclk),
        .CE(sig_calc_error_reg0),
        .D(Q[29]),
        .Q(sig_addr_cntr_lsh_kh[13]),
        .R(sig_reset_reg));
  FDRE #(
    .INIT(1'b0)) 
    \sig_addr_cntr_lsh_kh_reg[14] 
       (.C(m_axi_mm2s_aclk),
        .CE(sig_calc_error_reg0),
        .D(Q[30]),
        .Q(sig_addr_cntr_lsh_kh[14]),
        .R(sig_reset_reg));
  FDRE #(
    .INIT(1'b0)) 
    \sig_addr_cntr_lsh_kh_reg[15] 
       (.C(m_axi_mm2s_aclk),
        .CE(sig_calc_error_reg0),
        .D(Q[31]),
        .Q(sig_addr_cntr_lsh_kh[15]),
        .R(sig_reset_reg));
  FDRE #(
    .INIT(1'b0)) 
    \sig_addr_cntr_lsh_kh_reg[16] 
       (.C(m_axi_mm2s_aclk),
        .CE(sig_calc_error_reg0),
        .D(Q[32]),
        .Q(sig_addr_cntr_lsh_kh[16]),
        .R(sig_reset_reg));
  FDRE #(
    .INIT(1'b0)) 
    \sig_addr_cntr_lsh_kh_reg[17] 
       (.C(m_axi_mm2s_aclk),
        .CE(sig_calc_error_reg0),
        .D(Q[33]),
        .Q(sig_addr_cntr_lsh_kh[17]),
        .R(sig_reset_reg));
  FDRE #(
    .INIT(1'b0)) 
    \sig_addr_cntr_lsh_kh_reg[18] 
       (.C(m_axi_mm2s_aclk),
        .CE(sig_calc_error_reg0),
        .D(Q[34]),
        .Q(sig_addr_cntr_lsh_kh[18]),
        .R(sig_reset_reg));
  FDRE #(
    .INIT(1'b0)) 
    \sig_addr_cntr_lsh_kh_reg[19] 
       (.C(m_axi_mm2s_aclk),
        .CE(sig_calc_error_reg0),
        .D(Q[35]),
        .Q(sig_addr_cntr_lsh_kh[19]),
        .R(sig_reset_reg));
  FDRE #(
    .INIT(1'b0)) 
    \sig_addr_cntr_lsh_kh_reg[1] 
       (.C(m_axi_mm2s_aclk),
        .CE(sig_calc_error_reg0),
        .D(Q[17]),
        .Q(sig_addr_cntr_lsh_kh[1]),
        .R(sig_reset_reg));
  FDRE #(
    .INIT(1'b0)) 
    \sig_addr_cntr_lsh_kh_reg[20] 
       (.C(m_axi_mm2s_aclk),
        .CE(sig_calc_error_reg0),
        .D(Q[36]),
        .Q(sig_addr_cntr_lsh_kh[20]),
        .R(sig_reset_reg));
  FDRE #(
    .INIT(1'b0)) 
    \sig_addr_cntr_lsh_kh_reg[21] 
       (.C(m_axi_mm2s_aclk),
        .CE(sig_calc_error_reg0),
        .D(Q[37]),
        .Q(sig_addr_cntr_lsh_kh[21]),
        .R(sig_reset_reg));
  FDRE #(
    .INIT(1'b0)) 
    \sig_addr_cntr_lsh_kh_reg[22] 
       (.C(m_axi_mm2s_aclk),
        .CE(sig_calc_error_reg0),
        .D(Q[38]),
        .Q(sig_addr_cntr_lsh_kh[22]),
        .R(sig_reset_reg));
  FDRE #(
    .INIT(1'b0)) 
    \sig_addr_cntr_lsh_kh_reg[23] 
       (.C(m_axi_mm2s_aclk),
        .CE(sig_calc_error_reg0),
        .D(Q[39]),
        .Q(sig_addr_cntr_lsh_kh[23]),
        .R(sig_reset_reg));
  FDRE #(
    .INIT(1'b0)) 
    \sig_addr_cntr_lsh_kh_reg[24] 
       (.C(m_axi_mm2s_aclk),
        .CE(sig_calc_error_reg0),
        .D(Q[40]),
        .Q(sig_addr_cntr_lsh_kh[24]),
        .R(sig_reset_reg));
  FDRE #(
    .INIT(1'b0)) 
    \sig_addr_cntr_lsh_kh_reg[25] 
       (.C(m_axi_mm2s_aclk),
        .CE(sig_calc_error_reg0),
        .D(Q[41]),
        .Q(sig_addr_cntr_lsh_kh[25]),
        .R(sig_reset_reg));
  FDRE #(
    .INIT(1'b0)) 
    \sig_addr_cntr_lsh_kh_reg[26] 
       (.C(m_axi_mm2s_aclk),
        .CE(sig_calc_error_reg0),
        .D(Q[42]),
        .Q(sig_addr_cntr_lsh_kh[26]),
        .R(sig_reset_reg));
  FDRE #(
    .INIT(1'b0)) 
    \sig_addr_cntr_lsh_kh_reg[27] 
       (.C(m_axi_mm2s_aclk),
        .CE(sig_calc_error_reg0),
        .D(Q[43]),
        .Q(sig_addr_cntr_lsh_kh[27]),
        .R(sig_reset_reg));
  FDRE #(
    .INIT(1'b0)) 
    \sig_addr_cntr_lsh_kh_reg[28] 
       (.C(m_axi_mm2s_aclk),
        .CE(sig_calc_error_reg0),
        .D(Q[44]),
        .Q(sig_addr_cntr_lsh_kh[28]),
        .R(sig_reset_reg));
  FDRE #(
    .INIT(1'b0)) 
    \sig_addr_cntr_lsh_kh_reg[29] 
       (.C(m_axi_mm2s_aclk),
        .CE(sig_calc_error_reg0),
        .D(Q[45]),
        .Q(sig_addr_cntr_lsh_kh[29]),
        .R(sig_reset_reg));
  FDRE #(
    .INIT(1'b0)) 
    \sig_addr_cntr_lsh_kh_reg[2] 
       (.C(m_axi_mm2s_aclk),
        .CE(sig_calc_error_reg0),
        .D(Q[18]),
        .Q(sig_addr_cntr_lsh_kh[2]),
        .R(sig_reset_reg));
  FDRE #(
    .INIT(1'b0)) 
    \sig_addr_cntr_lsh_kh_reg[30] 
       (.C(m_axi_mm2s_aclk),
        .CE(sig_calc_error_reg0),
        .D(Q[46]),
        .Q(sig_addr_cntr_lsh_kh[30]),
        .R(sig_reset_reg));
  FDRE #(
    .INIT(1'b0)) 
    \sig_addr_cntr_lsh_kh_reg[31] 
       (.C(m_axi_mm2s_aclk),
        .CE(sig_calc_error_reg0),
        .D(Q[47]),
        .Q(sig_addr_cntr_lsh_kh[31]),
        .R(sig_reset_reg));
  FDRE #(
    .INIT(1'b0)) 
    \sig_addr_cntr_lsh_kh_reg[3] 
       (.C(m_axi_mm2s_aclk),
        .CE(sig_calc_error_reg0),
        .D(Q[19]),
        .Q(sig_addr_cntr_lsh_kh[3]),
        .R(sig_reset_reg));
  FDRE #(
    .INIT(1'b0)) 
    \sig_addr_cntr_lsh_kh_reg[4] 
       (.C(m_axi_mm2s_aclk),
        .CE(sig_calc_error_reg0),
        .D(Q[20]),
        .Q(sig_addr_cntr_lsh_kh[4]),
        .R(sig_reset_reg));
  FDRE #(
    .INIT(1'b0)) 
    \sig_addr_cntr_lsh_kh_reg[5] 
       (.C(m_axi_mm2s_aclk),
        .CE(sig_calc_error_reg0),
        .D(Q[21]),
        .Q(sig_addr_cntr_lsh_kh[5]),
        .R(sig_reset_reg));
  FDRE #(
    .INIT(1'b0)) 
    \sig_addr_cntr_lsh_kh_reg[6] 
       (.C(m_axi_mm2s_aclk),
        .CE(sig_calc_error_reg0),
        .D(Q[22]),
        .Q(sig_addr_cntr_lsh_kh[6]),
        .R(sig_reset_reg));
  FDRE #(
    .INIT(1'b0)) 
    \sig_addr_cntr_lsh_kh_reg[7] 
       (.C(m_axi_mm2s_aclk),
        .CE(sig_calc_error_reg0),
        .D(Q[23]),
        .Q(sig_addr_cntr_lsh_kh[7]),
        .R(sig_reset_reg));
  FDRE #(
    .INIT(1'b0)) 
    \sig_addr_cntr_lsh_kh_reg[8] 
       (.C(m_axi_mm2s_aclk),
        .CE(sig_calc_error_reg0),
        .D(Q[24]),
        .Q(sig_addr_cntr_lsh_kh[8]),
        .R(sig_reset_reg));
  FDRE #(
    .INIT(1'b0)) 
    \sig_addr_cntr_lsh_kh_reg[9] 
       (.C(m_axi_mm2s_aclk),
        .CE(sig_calc_error_reg0),
        .D(Q[25]),
        .Q(sig_addr_cntr_lsh_kh[9]),
        .R(sig_reset_reg));
  (* SOFT_HLUTNM = "soft_lutpair168" *) 
  LUT5 #(
    .INIT(32'h556AAA6A)) 
    \sig_adjusted_addr_incr_ireg2[0]_i_1 
       (.I0(sig_mbaa_addr_cntr_slice_im0[0]),
        .I1(sig_bytes_to_mbaa_ireg1[0]),
        .I2(sig_first_xfer_im0),
        .I3(sig_btt_lt_b2mbaa_ireg1),
        .I4(\sig_btt_cntr_im0_reg_n_0_[0] ),
        .O(sig_adjusted_addr_incr_im1[0]));
  LUT6 #(
    .INIT(64'h9A959595656A6A6A)) 
    \sig_adjusted_addr_incr_ireg2[1]_i_1 
       (.I0(\sig_adjusted_addr_incr_ireg2[1]_i_2_n_0 ),
        .I1(\sig_btt_cntr_im0_reg_n_0_[1] ),
        .I2(sig_btt_lt_b2mbaa_ireg1),
        .I3(sig_first_xfer_im0),
        .I4(sig_bytes_to_mbaa_ireg1[1]),
        .I5(sig_mbaa_addr_cntr_slice_im0[1]),
        .O(sig_adjusted_addr_incr_im1[1]));
  (* SOFT_HLUTNM = "soft_lutpair168" *) 
  LUT5 #(
    .INIT(32'hF8080000)) 
    \sig_adjusted_addr_incr_ireg2[1]_i_2 
       (.I0(sig_bytes_to_mbaa_ireg1[0]),
        .I1(sig_first_xfer_im0),
        .I2(sig_btt_lt_b2mbaa_ireg1),
        .I3(\sig_btt_cntr_im0_reg_n_0_[0] ),
        .I4(sig_mbaa_addr_cntr_slice_im0[0]),
        .O(\sig_adjusted_addr_incr_ireg2[1]_i_2_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair169" *) 
  LUT5 #(
    .INIT(32'h56666AAA)) 
    \sig_adjusted_addr_incr_ireg2[2]_i_1 
       (.I0(\sig_addr_cntr_incr_ireg2[2]_i_1_n_0 ),
        .I1(\sig_addr_cntr_incr_ireg2[1]_i_1_n_0 ),
        .I2(\sig_addr_cntr_incr_ireg2[0]_i_1_n_0 ),
        .I3(sig_mbaa_addr_cntr_slice_im0[0]),
        .I4(sig_mbaa_addr_cntr_slice_im0[1]),
        .O(sig_adjusted_addr_incr_im1[2]));
  (* SOFT_HLUTNM = "soft_lutpair172" *) 
  LUT5 #(
    .INIT(32'h07F7F808)) 
    \sig_adjusted_addr_incr_ireg2[3]_i_1 
       (.I0(sig_bytes_to_mbaa_ireg1[3]),
        .I1(sig_first_xfer_im0),
        .I2(sig_btt_lt_b2mbaa_ireg1),
        .I3(\sig_btt_cntr_im0_reg_n_0_[3] ),
        .I4(\sig_adjusted_addr_incr_ireg2[3]_i_2_n_0 ),
        .O(sig_adjusted_addr_incr_im1[3]));
  (* SOFT_HLUTNM = "soft_lutpair169" *) 
  LUT5 #(
    .INIT(32'hA8888000)) 
    \sig_adjusted_addr_incr_ireg2[3]_i_2 
       (.I0(\sig_addr_cntr_incr_ireg2[2]_i_1_n_0 ),
        .I1(\sig_addr_cntr_incr_ireg2[1]_i_1_n_0 ),
        .I2(\sig_addr_cntr_incr_ireg2[0]_i_1_n_0 ),
        .I3(sig_mbaa_addr_cntr_slice_im0[0]),
        .I4(sig_mbaa_addr_cntr_slice_im0[1]),
        .O(\sig_adjusted_addr_incr_ireg2[3]_i_2_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair174" *) 
  LUT5 #(
    .INIT(32'h07F7F808)) 
    \sig_adjusted_addr_incr_ireg2[4]_i_1 
       (.I0(sig_bytes_to_mbaa_ireg1[4]),
        .I1(sig_first_xfer_im0),
        .I2(sig_btt_lt_b2mbaa_ireg1),
        .I3(\sig_btt_cntr_im0_reg_n_0_[4] ),
        .I4(\sig_adjusted_addr_incr_ireg2[5]_i_2_n_0 ),
        .O(sig_adjusted_addr_incr_im1[4]));
  LUT6 #(
    .INIT(64'h07F7F808F808F808)) 
    \sig_adjusted_addr_incr_ireg2[5]_i_1 
       (.I0(sig_bytes_to_mbaa_ireg1[5]),
        .I1(sig_first_xfer_im0),
        .I2(sig_btt_lt_b2mbaa_ireg1),
        .I3(\sig_btt_cntr_im0_reg_n_0_[5] ),
        .I4(\sig_adjusted_addr_incr_ireg2[5]_i_2_n_0 ),
        .I5(\sig_addr_cntr_incr_ireg2[4]_i_1_n_0 ),
        .O(sig_adjusted_addr_incr_im1[5]));
  (* SOFT_HLUTNM = "soft_lutpair172" *) 
  LUT5 #(
    .INIT(32'hF8080000)) 
    \sig_adjusted_addr_incr_ireg2[5]_i_2 
       (.I0(sig_bytes_to_mbaa_ireg1[3]),
        .I1(sig_first_xfer_im0),
        .I2(sig_btt_lt_b2mbaa_ireg1),
        .I3(\sig_btt_cntr_im0_reg_n_0_[3] ),
        .I4(\sig_adjusted_addr_incr_ireg2[3]_i_2_n_0 ),
        .O(\sig_adjusted_addr_incr_ireg2[5]_i_2_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \sig_adjusted_addr_incr_ireg2_reg[0] 
       (.C(m_axi_mm2s_aclk),
        .CE(sig_sm_ld_calc2_reg),
        .D(sig_adjusted_addr_incr_im1[0]),
        .Q(\sig_adjusted_addr_incr_ireg2_reg_n_0_[0] ),
        .R(sig_reset_reg));
  FDRE #(
    .INIT(1'b0)) 
    \sig_adjusted_addr_incr_ireg2_reg[1] 
       (.C(m_axi_mm2s_aclk),
        .CE(sig_sm_ld_calc2_reg),
        .D(sig_adjusted_addr_incr_im1[1]),
        .Q(\sig_adjusted_addr_incr_ireg2_reg_n_0_[1] ),
        .R(sig_reset_reg));
  FDRE #(
    .INIT(1'b0)) 
    \sig_adjusted_addr_incr_ireg2_reg[2] 
       (.C(m_axi_mm2s_aclk),
        .CE(sig_sm_ld_calc2_reg),
        .D(sig_adjusted_addr_incr_im1[2]),
        .Q(\sig_adjusted_addr_incr_ireg2_reg_n_0_[2] ),
        .R(sig_reset_reg));
  FDRE #(
    .INIT(1'b0)) 
    \sig_adjusted_addr_incr_ireg2_reg[3] 
       (.C(m_axi_mm2s_aclk),
        .CE(sig_sm_ld_calc2_reg),
        .D(sig_adjusted_addr_incr_im1[3]),
        .Q(\sig_adjusted_addr_incr_ireg2_reg_n_0_[3] ),
        .R(sig_reset_reg));
  FDRE #(
    .INIT(1'b0)) 
    \sig_adjusted_addr_incr_ireg2_reg[4] 
       (.C(m_axi_mm2s_aclk),
        .CE(sig_sm_ld_calc2_reg),
        .D(sig_adjusted_addr_incr_im1[4]),
        .Q(\sig_adjusted_addr_incr_ireg2_reg_n_0_[4] ),
        .R(sig_reset_reg));
  FDRE #(
    .INIT(1'b0)) 
    \sig_adjusted_addr_incr_ireg2_reg[5] 
       (.C(m_axi_mm2s_aclk),
        .CE(sig_sm_ld_calc2_reg),
        .D(sig_adjusted_addr_incr_im1[5]),
        .Q(\sig_adjusted_addr_incr_ireg2_reg_n_0_[5] ),
        .R(sig_reset_reg));
  (* SOFT_HLUTNM = "soft_lutpair171" *) 
  LUT5 #(
    .INIT(32'h00000008)) 
    sig_brst_cnt_eq_one_ireg1_i_1
       (.I0(sig_brst_cnt_eq_zero_ireg1_i_2_n_0),
        .I1(sel0[0]),
        .I2(sel0[2]),
        .I3(sel0[3]),
        .I4(sel0[1]),
        .O(sig_brst_cnt_eq_one_im0));
  FDRE #(
    .INIT(1'b0)) 
    sig_brst_cnt_eq_one_ireg1_reg
       (.C(m_axi_mm2s_aclk),
        .CE(sig_sm_ld_calc1_reg),
        .D(sig_brst_cnt_eq_one_im0),
        .Q(sig_brst_cnt_eq_one_ireg1),
        .R(sig_reset_reg));
  (* SOFT_HLUTNM = "soft_lutpair171" *) 
  LUT5 #(
    .INIT(32'h00000002)) 
    sig_brst_cnt_eq_zero_ireg1_i_1
       (.I0(sig_brst_cnt_eq_zero_ireg1_i_2_n_0),
        .I1(sel0[2]),
        .I2(sel0[3]),
        .I3(sel0[1]),
        .I4(sel0[0]),
        .O(sig_brst_cnt_eq_zero_im0));
  LUT4 #(
    .INIT(16'h0001)) 
    sig_brst_cnt_eq_zero_ireg1_i_2
       (.I0(sel0[6]),
        .I1(sel0[4]),
        .I2(sel0[7]),
        .I3(sel0[5]),
        .O(sig_brst_cnt_eq_zero_ireg1_i_2_n_0));
  FDRE #(
    .INIT(1'b0)) 
    sig_brst_cnt_eq_zero_ireg1_reg
       (.C(m_axi_mm2s_aclk),
        .CE(sig_sm_ld_calc1_reg),
        .D(sig_brst_cnt_eq_zero_im0),
        .Q(sig_brst_cnt_eq_zero_ireg1),
        .R(sig_reset_reg));
  CARRY4 sig_btt_cntr_im00_carry
       (.CI(1'b0),
        .CO({sig_btt_cntr_im00_carry_n_0,sig_btt_cntr_im00_carry_n_1,sig_btt_cntr_im00_carry_n_2,sig_btt_cntr_im00_carry_n_3}),
        .CYINIT(1'b1),
        .DI({\sig_btt_cntr_im0_reg_n_0_[3] ,\sig_btt_cntr_im0_reg_n_0_[2] ,\sig_btt_cntr_im0_reg_n_0_[1] ,\sig_btt_cntr_im0_reg_n_0_[0] }),
        .O(sig_btt_cntr_im00[3:0]),
        .S({sig_btt_cntr_im00_carry_i_1_n_0,sig_btt_cntr_im00_carry_i_2_n_0,sig_btt_cntr_im00_carry_i_3_n_0,sig_btt_cntr_im00_carry_i_4_n_0}));
  CARRY4 sig_btt_cntr_im00_carry__0
       (.CI(sig_btt_cntr_im00_carry_n_0),
        .CO({sig_btt_cntr_im00_carry__0_n_0,sig_btt_cntr_im00_carry__0_n_1,sig_btt_cntr_im00_carry__0_n_2,sig_btt_cntr_im00_carry__0_n_3}),
        .CYINIT(1'b0),
        .DI({sel0[1:0],\sig_btt_cntr_im0_reg_n_0_[5] ,\sig_btt_cntr_im0_reg_n_0_[4] }),
        .O(sig_btt_cntr_im00[7:4]),
        .S({sig_btt_cntr_im00_carry__0_i_1_n_0,sig_btt_cntr_im00_carry__0_i_2_n_0,sig_btt_cntr_im00_carry__0_i_3_n_0,sig_btt_cntr_im00_carry__0_i_4_n_0}));
  LUT1 #(
    .INIT(2'h1)) 
    sig_btt_cntr_im00_carry__0_i_1
       (.I0(sel0[1]),
        .O(sig_btt_cntr_im00_carry__0_i_1_n_0));
  LUT2 #(
    .INIT(4'h9)) 
    sig_btt_cntr_im00_carry__0_i_2
       (.I0(sel0[0]),
        .I1(\sig_addr_cntr_incr_ireg2_reg_n_0_[6] ),
        .O(sig_btt_cntr_im00_carry__0_i_2_n_0));
  LUT2 #(
    .INIT(4'h9)) 
    sig_btt_cntr_im00_carry__0_i_3
       (.I0(\sig_btt_cntr_im0_reg_n_0_[5] ),
        .I1(\sig_addr_cntr_incr_ireg2_reg_n_0_[5] ),
        .O(sig_btt_cntr_im00_carry__0_i_3_n_0));
  LUT2 #(
    .INIT(4'h9)) 
    sig_btt_cntr_im00_carry__0_i_4
       (.I0(\sig_btt_cntr_im0_reg_n_0_[4] ),
        .I1(\sig_addr_cntr_incr_ireg2_reg_n_0_[4] ),
        .O(sig_btt_cntr_im00_carry__0_i_4_n_0));
  CARRY4 sig_btt_cntr_im00_carry__1
       (.CI(sig_btt_cntr_im00_carry__0_n_0),
        .CO({sig_btt_cntr_im00_carry__1_n_0,sig_btt_cntr_im00_carry__1_n_1,sig_btt_cntr_im00_carry__1_n_2,sig_btt_cntr_im00_carry__1_n_3}),
        .CYINIT(1'b0),
        .DI(sel0[5:2]),
        .O(sig_btt_cntr_im00[11:8]),
        .S({sig_btt_cntr_im00_carry__1_i_1_n_0,sig_btt_cntr_im00_carry__1_i_2_n_0,sig_btt_cntr_im00_carry__1_i_3_n_0,sig_btt_cntr_im00_carry__1_i_4_n_0}));
  LUT1 #(
    .INIT(2'h1)) 
    sig_btt_cntr_im00_carry__1_i_1
       (.I0(sel0[5]),
        .O(sig_btt_cntr_im00_carry__1_i_1_n_0));
  LUT1 #(
    .INIT(2'h1)) 
    sig_btt_cntr_im00_carry__1_i_2
       (.I0(sel0[4]),
        .O(sig_btt_cntr_im00_carry__1_i_2_n_0));
  LUT1 #(
    .INIT(2'h1)) 
    sig_btt_cntr_im00_carry__1_i_3
       (.I0(sel0[3]),
        .O(sig_btt_cntr_im00_carry__1_i_3_n_0));
  LUT1 #(
    .INIT(2'h1)) 
    sig_btt_cntr_im00_carry__1_i_4
       (.I0(sel0[2]),
        .O(sig_btt_cntr_im00_carry__1_i_4_n_0));
  CARRY4 sig_btt_cntr_im00_carry__2
       (.CI(sig_btt_cntr_im00_carry__1_n_0),
        .CO({NLW_sig_btt_cntr_im00_carry__2_CO_UNCONNECTED[3:1],sig_btt_cntr_im00_carry__2_n_3}),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,sel0[6]}),
        .O({NLW_sig_btt_cntr_im00_carry__2_O_UNCONNECTED[3:2],sig_btt_cntr_im00[13:12]}),
        .S({1'b0,1'b0,sig_btt_cntr_im00_carry__2_i_1_n_0,sig_btt_cntr_im00_carry__2_i_2_n_0}));
  LUT1 #(
    .INIT(2'h1)) 
    sig_btt_cntr_im00_carry__2_i_1
       (.I0(sel0[7]),
        .O(sig_btt_cntr_im00_carry__2_i_1_n_0));
  LUT1 #(
    .INIT(2'h1)) 
    sig_btt_cntr_im00_carry__2_i_2
       (.I0(sel0[6]),
        .O(sig_btt_cntr_im00_carry__2_i_2_n_0));
  LUT2 #(
    .INIT(4'h9)) 
    sig_btt_cntr_im00_carry_i_1
       (.I0(\sig_btt_cntr_im0_reg_n_0_[3] ),
        .I1(\sig_addr_cntr_incr_ireg2_reg_n_0_[3] ),
        .O(sig_btt_cntr_im00_carry_i_1_n_0));
  LUT2 #(
    .INIT(4'h9)) 
    sig_btt_cntr_im00_carry_i_2
       (.I0(\sig_btt_cntr_im0_reg_n_0_[2] ),
        .I1(\sig_addr_cntr_incr_ireg2_reg_n_0_[2] ),
        .O(sig_btt_cntr_im00_carry_i_2_n_0));
  LUT2 #(
    .INIT(4'h9)) 
    sig_btt_cntr_im00_carry_i_3
       (.I0(\sig_btt_cntr_im0_reg_n_0_[1] ),
        .I1(\sig_addr_cntr_incr_ireg2_reg_n_0_[1] ),
        .O(sig_btt_cntr_im00_carry_i_3_n_0));
  LUT2 #(
    .INIT(4'h9)) 
    sig_btt_cntr_im00_carry_i_4
       (.I0(\sig_btt_cntr_im0_reg_n_0_[0] ),
        .I1(\sig_addr_cntr_incr_ireg2_reg_n_0_[0] ),
        .O(sig_btt_cntr_im00_carry_i_4_n_0));
  LUT6 #(
    .INIT(64'hFFFFEFFF00002000)) 
    \sig_btt_cntr_im0[0]_i_1 
       (.I0(Q[0]),
        .I1(in[37]),
        .I2(sig_cmd2mstr_cmd_valid),
        .I3(sig_input_reg_empty),
        .I4(sig_sm_halt_reg),
        .I5(sig_btt_cntr_im00[0]),
        .O(\sig_btt_cntr_im0[0]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFEFFF00002000)) 
    \sig_btt_cntr_im0[10]_i_1 
       (.I0(Q[10]),
        .I1(in[37]),
        .I2(sig_cmd2mstr_cmd_valid),
        .I3(sig_input_reg_empty),
        .I4(sig_sm_halt_reg),
        .I5(sig_btt_cntr_im00[10]),
        .O(\sig_btt_cntr_im0[10]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFEFFF00002000)) 
    \sig_btt_cntr_im0[11]_i_1 
       (.I0(Q[11]),
        .I1(in[37]),
        .I2(sig_cmd2mstr_cmd_valid),
        .I3(sig_input_reg_empty),
        .I4(sig_sm_halt_reg),
        .I5(sig_btt_cntr_im00[11]),
        .O(\sig_btt_cntr_im0[11]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFEFFF00002000)) 
    \sig_btt_cntr_im0[12]_i_1 
       (.I0(Q[12]),
        .I1(in[37]),
        .I2(sig_cmd2mstr_cmd_valid),
        .I3(sig_input_reg_empty),
        .I4(sig_sm_halt_reg),
        .I5(sig_btt_cntr_im00[12]),
        .O(\sig_btt_cntr_im0[12]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFEFFF00002000)) 
    \sig_btt_cntr_im0[13]_i_1 
       (.I0(Q[13]),
        .I1(in[37]),
        .I2(sig_cmd2mstr_cmd_valid),
        .I3(sig_input_reg_empty),
        .I4(sig_sm_halt_reg),
        .I5(sig_btt_cntr_im00[13]),
        .O(\sig_btt_cntr_im0[13]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFEFFF00002000)) 
    \sig_btt_cntr_im0[1]_i_1 
       (.I0(Q[1]),
        .I1(in[37]),
        .I2(sig_cmd2mstr_cmd_valid),
        .I3(sig_input_reg_empty),
        .I4(sig_sm_halt_reg),
        .I5(sig_btt_cntr_im00[1]),
        .O(\sig_btt_cntr_im0[1]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFEFFF00002000)) 
    \sig_btt_cntr_im0[2]_i_1 
       (.I0(Q[2]),
        .I1(in[37]),
        .I2(sig_cmd2mstr_cmd_valid),
        .I3(sig_input_reg_empty),
        .I4(sig_sm_halt_reg),
        .I5(sig_btt_cntr_im00[2]),
        .O(\sig_btt_cntr_im0[2]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFEFFF00002000)) 
    \sig_btt_cntr_im0[3]_i_1 
       (.I0(Q[3]),
        .I1(in[37]),
        .I2(sig_cmd2mstr_cmd_valid),
        .I3(sig_input_reg_empty),
        .I4(sig_sm_halt_reg),
        .I5(sig_btt_cntr_im00[3]),
        .O(\sig_btt_cntr_im0[3]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFEFFF00002000)) 
    \sig_btt_cntr_im0[4]_i_1 
       (.I0(Q[4]),
        .I1(in[37]),
        .I2(sig_cmd2mstr_cmd_valid),
        .I3(sig_input_reg_empty),
        .I4(sig_sm_halt_reg),
        .I5(sig_btt_cntr_im00[4]),
        .O(\sig_btt_cntr_im0[4]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFEFFF00002000)) 
    \sig_btt_cntr_im0[5]_i_1 
       (.I0(Q[5]),
        .I1(in[37]),
        .I2(sig_cmd2mstr_cmd_valid),
        .I3(sig_input_reg_empty),
        .I4(sig_sm_halt_reg),
        .I5(sig_btt_cntr_im00[5]),
        .O(\sig_btt_cntr_im0[5]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFEFFF00002000)) 
    \sig_btt_cntr_im0[6]_i_1 
       (.I0(Q[6]),
        .I1(in[37]),
        .I2(sig_cmd2mstr_cmd_valid),
        .I3(sig_input_reg_empty),
        .I4(sig_sm_halt_reg),
        .I5(sig_btt_cntr_im00[6]),
        .O(\sig_btt_cntr_im0[6]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFEFFF00002000)) 
    \sig_btt_cntr_im0[7]_i_1 
       (.I0(Q[7]),
        .I1(in[37]),
        .I2(sig_cmd2mstr_cmd_valid),
        .I3(sig_input_reg_empty),
        .I4(sig_sm_halt_reg),
        .I5(sig_btt_cntr_im00[7]),
        .O(\sig_btt_cntr_im0[7]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFEFFF00002000)) 
    \sig_btt_cntr_im0[8]_i_1 
       (.I0(Q[8]),
        .I1(in[37]),
        .I2(sig_cmd2mstr_cmd_valid),
        .I3(sig_input_reg_empty),
        .I4(sig_sm_halt_reg),
        .I5(sig_btt_cntr_im00[8]),
        .O(\sig_btt_cntr_im0[8]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFEFFF00002000)) 
    \sig_btt_cntr_im0[9]_i_1 
       (.I0(Q[9]),
        .I1(in[37]),
        .I2(sig_cmd2mstr_cmd_valid),
        .I3(sig_input_reg_empty),
        .I4(sig_sm_halt_reg),
        .I5(sig_btt_cntr_im00[9]),
        .O(\sig_btt_cntr_im0[9]_i_1_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \sig_btt_cntr_im0_reg[0] 
       (.C(m_axi_mm2s_aclk),
        .CE(\sig_addr_cntr_lsh_im0[15]_i_1_n_0 ),
        .D(\sig_btt_cntr_im0[0]_i_1_n_0 ),
        .Q(\sig_btt_cntr_im0_reg_n_0_[0] ),
        .R(sig_reset_reg));
  FDRE #(
    .INIT(1'b0)) 
    \sig_btt_cntr_im0_reg[10] 
       (.C(m_axi_mm2s_aclk),
        .CE(\sig_addr_cntr_lsh_im0[15]_i_1_n_0 ),
        .D(\sig_btt_cntr_im0[10]_i_1_n_0 ),
        .Q(sel0[4]),
        .R(sig_reset_reg));
  FDRE #(
    .INIT(1'b0)) 
    \sig_btt_cntr_im0_reg[11] 
       (.C(m_axi_mm2s_aclk),
        .CE(\sig_addr_cntr_lsh_im0[15]_i_1_n_0 ),
        .D(\sig_btt_cntr_im0[11]_i_1_n_0 ),
        .Q(sel0[5]),
        .R(sig_reset_reg));
  FDRE #(
    .INIT(1'b0)) 
    \sig_btt_cntr_im0_reg[12] 
       (.C(m_axi_mm2s_aclk),
        .CE(\sig_addr_cntr_lsh_im0[15]_i_1_n_0 ),
        .D(\sig_btt_cntr_im0[12]_i_1_n_0 ),
        .Q(sel0[6]),
        .R(sig_reset_reg));
  FDRE #(
    .INIT(1'b0)) 
    \sig_btt_cntr_im0_reg[13] 
       (.C(m_axi_mm2s_aclk),
        .CE(\sig_addr_cntr_lsh_im0[15]_i_1_n_0 ),
        .D(\sig_btt_cntr_im0[13]_i_1_n_0 ),
        .Q(sel0[7]),
        .R(sig_reset_reg));
  FDRE #(
    .INIT(1'b0)) 
    \sig_btt_cntr_im0_reg[1] 
       (.C(m_axi_mm2s_aclk),
        .CE(\sig_addr_cntr_lsh_im0[15]_i_1_n_0 ),
        .D(\sig_btt_cntr_im0[1]_i_1_n_0 ),
        .Q(\sig_btt_cntr_im0_reg_n_0_[1] ),
        .R(sig_reset_reg));
  FDRE #(
    .INIT(1'b0)) 
    \sig_btt_cntr_im0_reg[2] 
       (.C(m_axi_mm2s_aclk),
        .CE(\sig_addr_cntr_lsh_im0[15]_i_1_n_0 ),
        .D(\sig_btt_cntr_im0[2]_i_1_n_0 ),
        .Q(\sig_btt_cntr_im0_reg_n_0_[2] ),
        .R(sig_reset_reg));
  FDRE #(
    .INIT(1'b0)) 
    \sig_btt_cntr_im0_reg[3] 
       (.C(m_axi_mm2s_aclk),
        .CE(\sig_addr_cntr_lsh_im0[15]_i_1_n_0 ),
        .D(\sig_btt_cntr_im0[3]_i_1_n_0 ),
        .Q(\sig_btt_cntr_im0_reg_n_0_[3] ),
        .R(sig_reset_reg));
  FDRE #(
    .INIT(1'b0)) 
    \sig_btt_cntr_im0_reg[4] 
       (.C(m_axi_mm2s_aclk),
        .CE(\sig_addr_cntr_lsh_im0[15]_i_1_n_0 ),
        .D(\sig_btt_cntr_im0[4]_i_1_n_0 ),
        .Q(\sig_btt_cntr_im0_reg_n_0_[4] ),
        .R(sig_reset_reg));
  FDRE #(
    .INIT(1'b0)) 
    \sig_btt_cntr_im0_reg[5] 
       (.C(m_axi_mm2s_aclk),
        .CE(\sig_addr_cntr_lsh_im0[15]_i_1_n_0 ),
        .D(\sig_btt_cntr_im0[5]_i_1_n_0 ),
        .Q(\sig_btt_cntr_im0_reg_n_0_[5] ),
        .R(sig_reset_reg));
  FDRE #(
    .INIT(1'b0)) 
    \sig_btt_cntr_im0_reg[6] 
       (.C(m_axi_mm2s_aclk),
        .CE(\sig_addr_cntr_lsh_im0[15]_i_1_n_0 ),
        .D(\sig_btt_cntr_im0[6]_i_1_n_0 ),
        .Q(sel0[0]),
        .R(sig_reset_reg));
  FDRE #(
    .INIT(1'b0)) 
    \sig_btt_cntr_im0_reg[7] 
       (.C(m_axi_mm2s_aclk),
        .CE(\sig_addr_cntr_lsh_im0[15]_i_1_n_0 ),
        .D(\sig_btt_cntr_im0[7]_i_1_n_0 ),
        .Q(sel0[1]),
        .R(sig_reset_reg));
  FDRE #(
    .INIT(1'b0)) 
    \sig_btt_cntr_im0_reg[8] 
       (.C(m_axi_mm2s_aclk),
        .CE(\sig_addr_cntr_lsh_im0[15]_i_1_n_0 ),
        .D(\sig_btt_cntr_im0[8]_i_1_n_0 ),
        .Q(sel0[2]),
        .R(sig_reset_reg));
  FDRE #(
    .INIT(1'b0)) 
    \sig_btt_cntr_im0_reg[9] 
       (.C(m_axi_mm2s_aclk),
        .CE(\sig_addr_cntr_lsh_im0[15]_i_1_n_0 ),
        .D(\sig_btt_cntr_im0[9]_i_1_n_0 ),
        .Q(sel0[3]),
        .R(sig_reset_reg));
  LUT5 #(
    .INIT(32'h08000000)) 
    sig_btt_eq_b2mbaa_ireg1_i_1
       (.I0(sig_btt_eq_b2mbaa_ireg1_i_2_n_0),
        .I1(sig_btt_eq_b2mbaa_ireg1_i_3_n_0),
        .I2(sig_addr_aligned_im0),
        .I3(sig_brst_cnt_eq_zero_im0),
        .I4(sig_btt_eq_b2mbaa_ireg1_i_4_n_0),
        .O(sig_btt_eq_b2mbaa_im0));
  LUT5 #(
    .INIT(32'h60060960)) 
    sig_btt_eq_b2mbaa_ireg1_i_2
       (.I0(sig_mbaa_addr_cntr_slice_im0[5]),
        .I1(\sig_btt_cntr_im0_reg_n_0_[5] ),
        .I2(sig_mbaa_addr_cntr_slice_im0[4]),
        .I3(sig_btt_lt_b2mbaa_im01_carry_i_8_n_0),
        .I4(\sig_btt_cntr_im0_reg_n_0_[4] ),
        .O(sig_btt_eq_b2mbaa_ireg1_i_2_n_0));
  (* SOFT_HLUTNM = "soft_lutpair178" *) 
  LUT4 #(
    .INIT(16'h6009)) 
    sig_btt_eq_b2mbaa_ireg1_i_3
       (.I0(sig_mbaa_addr_cntr_slice_im0[1]),
        .I1(\sig_btt_cntr_im0_reg_n_0_[1] ),
        .I2(\sig_btt_cntr_im0_reg_n_0_[0] ),
        .I3(sig_mbaa_addr_cntr_slice_im0[0]),
        .O(sig_btt_eq_b2mbaa_ireg1_i_3_n_0));
  LUT6 #(
    .INIT(64'h0606066060606009)) 
    sig_btt_eq_b2mbaa_ireg1_i_4
       (.I0(sig_mbaa_addr_cntr_slice_im0[3]),
        .I1(\sig_btt_cntr_im0_reg_n_0_[3] ),
        .I2(sig_mbaa_addr_cntr_slice_im0[2]),
        .I3(sig_mbaa_addr_cntr_slice_im0[1]),
        .I4(sig_mbaa_addr_cntr_slice_im0[0]),
        .I5(\sig_btt_cntr_im0_reg_n_0_[2] ),
        .O(sig_btt_eq_b2mbaa_ireg1_i_4_n_0));
  FDRE #(
    .INIT(1'b0)) 
    sig_btt_eq_b2mbaa_ireg1_reg
       (.C(m_axi_mm2s_aclk),
        .CE(sig_sm_ld_calc1_reg),
        .D(sig_btt_eq_b2mbaa_im0),
        .Q(sig_btt_eq_b2mbaa_ireg1),
        .R(sig_reset_reg));
  CARRY4 sig_btt_lt_b2mbaa_im01_carry
       (.CI(1'b0),
        .CO({sig_btt_lt_b2mbaa_im01,sig_btt_lt_b2mbaa_im01_carry_n_1,sig_btt_lt_b2mbaa_im01_carry_n_2,sig_btt_lt_b2mbaa_im01_carry_n_3}),
        .CYINIT(1'b0),
        .DI({sig_addr_aligned_im0,sig_btt_lt_b2mbaa_im01_carry_i_1_n_0,sig_btt_lt_b2mbaa_im01_carry_i_2_n_0,sig_btt_lt_b2mbaa_im01_carry_i_3_n_0}),
        .O(NLW_sig_btt_lt_b2mbaa_im01_carry_O_UNCONNECTED[3:0]),
        .S({sig_btt_lt_b2mbaa_im01_carry_i_4_n_0,sig_btt_lt_b2mbaa_im01_carry_i_5_n_0,sig_btt_lt_b2mbaa_im01_carry_i_6_n_0,sig_btt_lt_b2mbaa_im01_carry_i_7_n_0}));
  LUT5 #(
    .INIT(32'h045145D3)) 
    sig_btt_lt_b2mbaa_im01_carry_i_1
       (.I0(\sig_btt_cntr_im0_reg_n_0_[5] ),
        .I1(sig_btt_lt_b2mbaa_im01_carry_i_8_n_0),
        .I2(sig_mbaa_addr_cntr_slice_im0[4]),
        .I3(sig_mbaa_addr_cntr_slice_im0[5]),
        .I4(\sig_btt_cntr_im0_reg_n_0_[4] ),
        .O(sig_btt_lt_b2mbaa_im01_carry_i_1_n_0));
  LUT6 #(
    .INIT(64'h00015554015557FC)) 
    sig_btt_lt_b2mbaa_im01_carry_i_2
       (.I0(\sig_btt_cntr_im0_reg_n_0_[3] ),
        .I1(sig_mbaa_addr_cntr_slice_im0[1]),
        .I2(sig_mbaa_addr_cntr_slice_im0[0]),
        .I3(sig_mbaa_addr_cntr_slice_im0[2]),
        .I4(sig_mbaa_addr_cntr_slice_im0[3]),
        .I5(\sig_btt_cntr_im0_reg_n_0_[2] ),
        .O(sig_btt_lt_b2mbaa_im01_carry_i_2_n_0));
  LUT4 #(
    .INIT(16'h145C)) 
    sig_btt_lt_b2mbaa_im01_carry_i_3
       (.I0(\sig_btt_cntr_im0_reg_n_0_[1] ),
        .I1(sig_mbaa_addr_cntr_slice_im0[0]),
        .I2(sig_mbaa_addr_cntr_slice_im0[1]),
        .I3(\sig_btt_cntr_im0_reg_n_0_[0] ),
        .O(sig_btt_lt_b2mbaa_im01_carry_i_3_n_0));
  LUT6 #(
    .INIT(64'hFFFFFFFFFFFFFFFE)) 
    sig_btt_lt_b2mbaa_im01_carry_i_4
       (.I0(sig_mbaa_addr_cntr_slice_im0[5]),
        .I1(sig_mbaa_addr_cntr_slice_im0[3]),
        .I2(sig_mbaa_addr_cntr_slice_im0[1]),
        .I3(sig_mbaa_addr_cntr_slice_im0[0]),
        .I4(sig_mbaa_addr_cntr_slice_im0[2]),
        .I5(sig_mbaa_addr_cntr_slice_im0[4]),
        .O(sig_btt_lt_b2mbaa_im01_carry_i_4_n_0));
  LUT5 #(
    .INIT(32'h60060960)) 
    sig_btt_lt_b2mbaa_im01_carry_i_5
       (.I0(sig_mbaa_addr_cntr_slice_im0[5]),
        .I1(\sig_btt_cntr_im0_reg_n_0_[5] ),
        .I2(sig_mbaa_addr_cntr_slice_im0[4]),
        .I3(sig_btt_lt_b2mbaa_im01_carry_i_8_n_0),
        .I4(\sig_btt_cntr_im0_reg_n_0_[4] ),
        .O(sig_btt_lt_b2mbaa_im01_carry_i_5_n_0));
  LUT6 #(
    .INIT(64'h0606066060606009)) 
    sig_btt_lt_b2mbaa_im01_carry_i_6
       (.I0(sig_mbaa_addr_cntr_slice_im0[3]),
        .I1(\sig_btt_cntr_im0_reg_n_0_[3] ),
        .I2(sig_mbaa_addr_cntr_slice_im0[2]),
        .I3(sig_mbaa_addr_cntr_slice_im0[1]),
        .I4(sig_mbaa_addr_cntr_slice_im0[0]),
        .I5(\sig_btt_cntr_im0_reg_n_0_[2] ),
        .O(sig_btt_lt_b2mbaa_im01_carry_i_6_n_0));
  LUT4 #(
    .INIT(16'h6009)) 
    sig_btt_lt_b2mbaa_im01_carry_i_7
       (.I0(sig_mbaa_addr_cntr_slice_im0[1]),
        .I1(\sig_btt_cntr_im0_reg_n_0_[1] ),
        .I2(\sig_btt_cntr_im0_reg_n_0_[0] ),
        .I3(sig_mbaa_addr_cntr_slice_im0[0]),
        .O(sig_btt_lt_b2mbaa_im01_carry_i_7_n_0));
  (* SOFT_HLUTNM = "soft_lutpair165" *) 
  LUT4 #(
    .INIT(16'h0001)) 
    sig_btt_lt_b2mbaa_im01_carry_i_8
       (.I0(sig_mbaa_addr_cntr_slice_im0[2]),
        .I1(sig_mbaa_addr_cntr_slice_im0[0]),
        .I2(sig_mbaa_addr_cntr_slice_im0[1]),
        .I3(sig_mbaa_addr_cntr_slice_im0[3]),
        .O(sig_btt_lt_b2mbaa_im01_carry_i_8_n_0));
  LUT2 #(
    .INIT(4'h8)) 
    sig_btt_lt_b2mbaa_ireg1_i_1
       (.I0(sig_btt_lt_b2mbaa_im01),
        .I1(sig_brst_cnt_eq_zero_im0),
        .O(sig_btt_lt_b2mbaa_im0));
  FDRE #(
    .INIT(1'b0)) 
    sig_btt_lt_b2mbaa_ireg1_reg
       (.C(m_axi_mm2s_aclk),
        .CE(sig_sm_ld_calc1_reg),
        .D(sig_btt_lt_b2mbaa_im0),
        .Q(sig_btt_lt_b2mbaa_ireg1),
        .R(sig_reset_reg));
  (* SOFT_HLUTNM = "soft_lutpair178" *) 
  LUT2 #(
    .INIT(4'h6)) 
    \sig_bytes_to_mbaa_ireg1[1]_i_1 
       (.I0(sig_mbaa_addr_cntr_slice_im0[0]),
        .I1(sig_mbaa_addr_cntr_slice_im0[1]),
        .O(\sig_bytes_to_mbaa_ireg1[1]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair177" *) 
  LUT3 #(
    .INIT(8'h1E)) 
    \sig_bytes_to_mbaa_ireg1[2]_i_1 
       (.I0(sig_mbaa_addr_cntr_slice_im0[0]),
        .I1(sig_mbaa_addr_cntr_slice_im0[1]),
        .I2(sig_mbaa_addr_cntr_slice_im0[2]),
        .O(\sig_bytes_to_mbaa_ireg1[2]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair177" *) 
  LUT4 #(
    .INIT(16'h01FE)) 
    \sig_bytes_to_mbaa_ireg1[3]_i_1 
       (.I0(sig_mbaa_addr_cntr_slice_im0[1]),
        .I1(sig_mbaa_addr_cntr_slice_im0[0]),
        .I2(sig_mbaa_addr_cntr_slice_im0[2]),
        .I3(sig_mbaa_addr_cntr_slice_im0[3]),
        .O(\sig_bytes_to_mbaa_ireg1[3]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair165" *) 
  LUT5 #(
    .INIT(32'h0001FFFE)) 
    \sig_bytes_to_mbaa_ireg1[4]_i_1 
       (.I0(sig_mbaa_addr_cntr_slice_im0[2]),
        .I1(sig_mbaa_addr_cntr_slice_im0[0]),
        .I2(sig_mbaa_addr_cntr_slice_im0[1]),
        .I3(sig_mbaa_addr_cntr_slice_im0[3]),
        .I4(sig_mbaa_addr_cntr_slice_im0[4]),
        .O(\sig_bytes_to_mbaa_ireg1[4]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'h00000001FFFFFFFE)) 
    \sig_bytes_to_mbaa_ireg1[5]_i_1 
       (.I0(sig_mbaa_addr_cntr_slice_im0[3]),
        .I1(sig_mbaa_addr_cntr_slice_im0[1]),
        .I2(sig_mbaa_addr_cntr_slice_im0[0]),
        .I3(sig_mbaa_addr_cntr_slice_im0[2]),
        .I4(sig_mbaa_addr_cntr_slice_im0[4]),
        .I5(sig_mbaa_addr_cntr_slice_im0[5]),
        .O(\sig_bytes_to_mbaa_ireg1[5]_i_1_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \sig_bytes_to_mbaa_ireg1_reg[0] 
       (.C(m_axi_mm2s_aclk),
        .CE(sig_sm_ld_calc1_reg),
        .D(sig_mbaa_addr_cntr_slice_im0[0]),
        .Q(sig_bytes_to_mbaa_ireg1[0]),
        .R(sig_reset_reg));
  FDRE #(
    .INIT(1'b0)) 
    \sig_bytes_to_mbaa_ireg1_reg[1] 
       (.C(m_axi_mm2s_aclk),
        .CE(sig_sm_ld_calc1_reg),
        .D(\sig_bytes_to_mbaa_ireg1[1]_i_1_n_0 ),
        .Q(sig_bytes_to_mbaa_ireg1[1]),
        .R(sig_reset_reg));
  FDRE #(
    .INIT(1'b0)) 
    \sig_bytes_to_mbaa_ireg1_reg[2] 
       (.C(m_axi_mm2s_aclk),
        .CE(sig_sm_ld_calc1_reg),
        .D(\sig_bytes_to_mbaa_ireg1[2]_i_1_n_0 ),
        .Q(sig_bytes_to_mbaa_ireg1[2]),
        .R(sig_reset_reg));
  FDRE #(
    .INIT(1'b0)) 
    \sig_bytes_to_mbaa_ireg1_reg[3] 
       (.C(m_axi_mm2s_aclk),
        .CE(sig_sm_ld_calc1_reg),
        .D(\sig_bytes_to_mbaa_ireg1[3]_i_1_n_0 ),
        .Q(sig_bytes_to_mbaa_ireg1[3]),
        .R(sig_reset_reg));
  FDRE #(
    .INIT(1'b0)) 
    \sig_bytes_to_mbaa_ireg1_reg[4] 
       (.C(m_axi_mm2s_aclk),
        .CE(sig_sm_ld_calc1_reg),
        .D(\sig_bytes_to_mbaa_ireg1[4]_i_1_n_0 ),
        .Q(sig_bytes_to_mbaa_ireg1[4]),
        .R(sig_reset_reg));
  FDRE #(
    .INIT(1'b0)) 
    \sig_bytes_to_mbaa_ireg1_reg[5] 
       (.C(m_axi_mm2s_aclk),
        .CE(sig_sm_ld_calc1_reg),
        .D(\sig_bytes_to_mbaa_ireg1[5]_i_1_n_0 ),
        .Q(sig_bytes_to_mbaa_ireg1[5]),
        .R(sig_reset_reg));
  (* SOFT_HLUTNM = "soft_lutpair180" *) 
  LUT4 #(
    .INIT(16'hFF80)) 
    sig_calc_error_pushed_i_1
       (.I0(in[37]),
        .I1(sig_ld_xfer_reg),
        .I2(sig_xfer_reg_empty),
        .I3(sig_calc_error_pushed),
        .O(sig_calc_error_pushed_i_1_n_0));
  FDRE #(
    .INIT(1'b0)) 
    sig_calc_error_pushed_reg
       (.C(m_axi_mm2s_aclk),
        .CE(1'b1),
        .D(sig_calc_error_pushed_i_1_n_0),
        .Q(sig_calc_error_pushed),
        .R(sig_reset_reg));
  LUT5 #(
    .INIT(32'hCCCCECCC)) 
    sig_calc_error_reg_i_1
       (.I0(sig_btt_is_zero),
        .I1(in[37]),
        .I2(sig_cmd2mstr_cmd_valid),
        .I3(sig_input_reg_empty),
        .I4(sig_sm_halt_reg),
        .O(sig_calc_error_reg_i_1_n_0));
  FDRE #(
    .INIT(1'b0)) 
    sig_calc_error_reg_reg
       (.C(m_axi_mm2s_aclk),
        .CE(1'b1),
        .D(sig_calc_error_reg_i_1_n_0),
        .Q(in[37]),
        .R(sig_reset_reg));
  LUT6 #(
    .INIT(64'h000000000000AAAE)) 
    sig_cmd2addr_valid_i_1
       (.I0(sig_mstr2addr_cmd_valid),
        .I1(sig_pcc_sm_state[2]),
        .I2(sig_pcc_sm_state[0]),
        .I3(sig_pcc_sm_state[1]),
        .I4(sig_wr_fifo_0),
        .I5(sig_reset_reg),
        .O(sig_cmd2addr_valid_i_1_n_0));
  FDRE #(
    .INIT(1'b0)) 
    sig_cmd2addr_valid_reg
       (.C(m_axi_mm2s_aclk),
        .CE(1'b1),
        .D(sig_cmd2addr_valid_i_1_n_0),
        .Q(sig_mstr2addr_cmd_valid),
        .R(1'b0));
  LUT6 #(
    .INIT(64'h000000000000AAAE)) 
    sig_cmd2data_valid_i_1
       (.I0(sig_mstr2data_cmd_valid),
        .I1(sig_pcc_sm_state[2]),
        .I2(sig_pcc_sm_state[0]),
        .I3(sig_pcc_sm_state[1]),
        .I4(sig_wr_fifo),
        .I5(sig_reset_reg),
        .O(sig_cmd2data_valid_i_1_n_0));
  FDRE #(
    .INIT(1'b0)) 
    sig_cmd2data_valid_reg
       (.C(m_axi_mm2s_aclk),
        .CE(1'b1),
        .D(sig_cmd2data_valid_i_1_n_0),
        .Q(sig_mstr2data_cmd_valid),
        .R(1'b0));
  LUT6 #(
    .INIT(64'h00000000F0FF8888)) 
    sig_cmd2dre_valid_i_1
       (.I0(sig_first_xfer_im0),
        .I1(sig_sm_ld_xfer_reg_ns),
        .I2(FIFO_Full_reg_0),
        .I3(sig_inhibit_rdy_n),
        .I4(sig_mstr2sf_cmd_valid),
        .I5(sig_reset_reg),
        .O(sig_cmd2dre_valid_i_1_n_0));
  LUT3 #(
    .INIT(8'h02)) 
    sig_cmd2dre_valid_i_2
       (.I0(sig_pcc_sm_state[2]),
        .I1(sig_pcc_sm_state[0]),
        .I2(sig_pcc_sm_state[1]),
        .O(sig_sm_ld_xfer_reg_ns));
  FDRE #(
    .INIT(1'b0)) 
    sig_cmd2dre_valid_reg
       (.C(m_axi_mm2s_aclk),
        .CE(1'b1),
        .D(sig_cmd2dre_valid_i_1_n_0),
        .Q(sig_mstr2sf_cmd_valid),
        .R(1'b0));
  LUT4 #(
    .INIT(16'h000E)) 
    sig_first_xfer_im0_i_1
       (.I0(sig_first_xfer_im0),
        .I1(sig_calc_error_reg0),
        .I2(sig_pop_xfer_reg0_out),
        .I3(sig_reset_reg),
        .O(sig_first_xfer_im0_i_1_n_0));
  FDRE #(
    .INIT(1'b0)) 
    sig_first_xfer_im0_reg
       (.C(m_axi_mm2s_aclk),
        .CE(1'b1),
        .D(sig_first_xfer_im0_i_1_n_0),
        .Q(sig_first_xfer_im0),
        .R(1'b0));
  LUT6 #(
    .INIT(64'h00000000000000E2)) 
    sig_input_burst_type_reg_i_1
       (.I0(in[36]),
        .I1(sig_calc_error_reg0),
        .I2(Q[14]),
        .I3(sig_reset_reg),
        .I4(sig_sm_pop_input_reg),
        .I5(sig_calc_error_pushed),
        .O(sig_input_burst_type_reg_i_1_n_0));
  FDRE #(
    .INIT(1'b0)) 
    sig_input_burst_type_reg_reg
       (.C(m_axi_mm2s_aclk),
        .CE(1'b1),
        .D(sig_input_burst_type_reg_i_1_n_0),
        .Q(in[36]),
        .R(1'b0));
  LUT6 #(
    .INIT(64'h00000000000000E2)) 
    sig_input_eof_reg_i_1
       (.I0(sig_next_cmd_cmplt_reg_reg[0]),
        .I1(sig_calc_error_reg0),
        .I2(Q[15]),
        .I3(sig_reset_reg),
        .I4(sig_sm_pop_input_reg),
        .I5(sig_calc_error_pushed),
        .O(sig_input_eof_reg_i_1_n_0));
  FDRE #(
    .INIT(1'b0)) 
    sig_input_eof_reg_reg
       (.C(m_axi_mm2s_aclk),
        .CE(1'b1),
        .D(sig_input_eof_reg_i_1_n_0),
        .Q(sig_next_cmd_cmplt_reg_reg[0]),
        .R(1'b0));
  LUT5 #(
    .INIT(32'hFFFFFFF2)) 
    sig_input_reg_empty_i_1
       (.I0(sig_input_reg_empty),
        .I1(sig_calc_error_reg0),
        .I2(sig_reset_reg),
        .I3(sig_sm_pop_input_reg),
        .I4(sig_calc_error_pushed),
        .O(sig_input_reg_empty_i_1_n_0));
  FDRE #(
    .INIT(1'b0)) 
    sig_input_reg_empty_reg
       (.C(m_axi_mm2s_aclk),
        .CE(1'b1),
        .D(sig_input_reg_empty_i_1_n_0),
        .Q(sig_input_reg_empty),
        .R(1'b0));
  (* SOFT_HLUTNM = "soft_lutpair191" *) 
  LUT2 #(
    .INIT(4'h9)) 
    sig_last_addr_offset_im2
       (.I0(\sig_adjusted_addr_incr_ireg2_reg_n_0_[1] ),
        .I1(\sig_adjusted_addr_incr_ireg2_reg_n_0_[0] ),
        .O(sig_last_addr_offset_im2__0));
  LUT6 #(
    .INIT(64'h0000000000FF0202)) 
    sig_ld_xfer_reg_i_1
       (.I0(sig_pcc_sm_state[2]),
        .I1(sig_pcc_sm_state[0]),
        .I2(sig_pcc_sm_state[1]),
        .I3(sig_xfer_reg_empty),
        .I4(sig_ld_xfer_reg),
        .I5(sig_reset_reg),
        .O(sig_ld_xfer_reg_i_1_n_0));
  FDRE #(
    .INIT(1'b0)) 
    sig_ld_xfer_reg_reg
       (.C(m_axi_mm2s_aclk),
        .CE(1'b1),
        .D(sig_ld_xfer_reg_i_1_n_0),
        .Q(sig_ld_xfer_reg),
        .R(1'b0));
  LUT6 #(
    .INIT(64'h000000000000AAAE)) 
    sig_ld_xfer_reg_tmp_i_1
       (.I0(sig_ld_xfer_reg_tmp),
        .I1(sig_pcc_sm_state[2]),
        .I2(sig_pcc_sm_state[0]),
        .I3(sig_pcc_sm_state[1]),
        .I4(sig_pop_xfer_reg0_out),
        .I5(sig_reset_reg),
        .O(sig_ld_xfer_reg_tmp_i_1_n_0));
  FDRE #(
    .INIT(1'b0)) 
    sig_ld_xfer_reg_tmp_reg
       (.C(m_axi_mm2s_aclk),
        .CE(1'b1),
        .D(sig_ld_xfer_reg_tmp_i_1_n_0),
        .Q(sig_ld_xfer_reg_tmp),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    sig_mmap_reset_reg_reg
       (.C(m_axi_mm2s_aclk),
        .CE(1'b1),
        .D(SR),
        .Q(sig_reset_reg),
        .R(1'b0));
  LUT6 #(
    .INIT(64'h0000000000000001)) 
    sig_no_btt_residue_ireg1_i_1
       (.I0(\sig_btt_cntr_im0_reg_n_0_[4] ),
        .I1(\sig_btt_cntr_im0_reg_n_0_[3] ),
        .I2(\sig_btt_cntr_im0_reg_n_0_[0] ),
        .I3(\sig_btt_cntr_im0_reg_n_0_[5] ),
        .I4(\sig_btt_cntr_im0_reg_n_0_[1] ),
        .I5(\sig_btt_cntr_im0_reg_n_0_[2] ),
        .O(sig_no_btt_residue_im0));
  FDRE #(
    .INIT(1'b0)) 
    sig_no_btt_residue_ireg1_reg
       (.C(m_axi_mm2s_aclk),
        .CE(sig_sm_ld_calc1_reg),
        .D(sig_no_btt_residue_im0),
        .Q(sig_no_btt_residue_ireg1),
        .R(sig_reset_reg));
  LUT5 #(
    .INIT(32'h0000002E)) 
    sig_parent_done_i_1
       (.I0(sig_parent_done),
        .I1(sig_ld_xfer_reg_tmp),
        .I2(sig_next_cmd_cmplt_reg_reg[10]),
        .I3(sig_calc_error_reg0),
        .I4(sig_reset_reg),
        .O(sig_parent_done_i_1_n_0));
  FDRE #(
    .INIT(1'b0)) 
    sig_parent_done_reg
       (.C(m_axi_mm2s_aclk),
        .CE(1'b1),
        .D(sig_parent_done_i_1_n_0),
        .Q(sig_parent_done),
        .R(1'b0));
  LUT1 #(
    .INIT(2'h2)) 
    \sig_predict_addr_lsh_ireg3[11]_i_2 
       (.I0(\sig_addr_cntr_lsh_im0_reg_n_0_[11] ),
        .O(\sig_predict_addr_lsh_ireg3[11]_i_2_n_0 ));
  LUT1 #(
    .INIT(2'h2)) 
    \sig_predict_addr_lsh_ireg3[11]_i_3 
       (.I0(\sig_addr_cntr_lsh_im0_reg_n_0_[10] ),
        .O(\sig_predict_addr_lsh_ireg3[11]_i_3_n_0 ));
  LUT1 #(
    .INIT(2'h2)) 
    \sig_predict_addr_lsh_ireg3[11]_i_4 
       (.I0(\sig_addr_cntr_lsh_im0_reg_n_0_[9] ),
        .O(\sig_predict_addr_lsh_ireg3[11]_i_4_n_0 ));
  LUT1 #(
    .INIT(2'h2)) 
    \sig_predict_addr_lsh_ireg3[11]_i_5 
       (.I0(\sig_addr_cntr_lsh_im0_reg_n_0_[8] ),
        .O(\sig_predict_addr_lsh_ireg3[11]_i_5_n_0 ));
  LUT1 #(
    .INIT(2'h2)) 
    \sig_predict_addr_lsh_ireg3[15]_i_2 
       (.I0(p_1_in_0),
        .O(\sig_predict_addr_lsh_ireg3[15]_i_2_n_0 ));
  LUT1 #(
    .INIT(2'h2)) 
    \sig_predict_addr_lsh_ireg3[15]_i_3 
       (.I0(\sig_addr_cntr_lsh_im0_reg_n_0_[14] ),
        .O(\sig_predict_addr_lsh_ireg3[15]_i_3_n_0 ));
  LUT1 #(
    .INIT(2'h2)) 
    \sig_predict_addr_lsh_ireg3[15]_i_4 
       (.I0(\sig_addr_cntr_lsh_im0_reg_n_0_[13] ),
        .O(\sig_predict_addr_lsh_ireg3[15]_i_4_n_0 ));
  LUT1 #(
    .INIT(2'h2)) 
    \sig_predict_addr_lsh_ireg3[15]_i_5 
       (.I0(\sig_addr_cntr_lsh_im0_reg_n_0_[12] ),
        .O(\sig_predict_addr_lsh_ireg3[15]_i_5_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \sig_predict_addr_lsh_ireg3[3]_i_2 
       (.I0(sig_mbaa_addr_cntr_slice_im0[3]),
        .I1(\sig_addr_cntr_incr_ireg2_reg_n_0_[3] ),
        .O(\sig_predict_addr_lsh_ireg3[3]_i_2_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \sig_predict_addr_lsh_ireg3[3]_i_3 
       (.I0(sig_mbaa_addr_cntr_slice_im0[2]),
        .I1(\sig_addr_cntr_incr_ireg2_reg_n_0_[2] ),
        .O(\sig_predict_addr_lsh_ireg3[3]_i_3_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \sig_predict_addr_lsh_ireg3[3]_i_4 
       (.I0(sig_mbaa_addr_cntr_slice_im0[1]),
        .I1(\sig_addr_cntr_incr_ireg2_reg_n_0_[1] ),
        .O(\sig_predict_addr_lsh_ireg3[3]_i_4_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \sig_predict_addr_lsh_ireg3[3]_i_5 
       (.I0(sig_mbaa_addr_cntr_slice_im0[0]),
        .I1(\sig_addr_cntr_incr_ireg2_reg_n_0_[0] ),
        .O(\sig_predict_addr_lsh_ireg3[3]_i_5_n_0 ));
  LUT1 #(
    .INIT(2'h2)) 
    \sig_predict_addr_lsh_ireg3[7]_i_2 
       (.I0(\sig_addr_cntr_lsh_im0_reg_n_0_[7] ),
        .O(\sig_predict_addr_lsh_ireg3[7]_i_2_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \sig_predict_addr_lsh_ireg3[7]_i_3 
       (.I0(\sig_addr_cntr_lsh_im0_reg_n_0_[6] ),
        .I1(\sig_addr_cntr_incr_ireg2_reg_n_0_[6] ),
        .O(\sig_predict_addr_lsh_ireg3[7]_i_3_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \sig_predict_addr_lsh_ireg3[7]_i_4 
       (.I0(sig_mbaa_addr_cntr_slice_im0[5]),
        .I1(\sig_addr_cntr_incr_ireg2_reg_n_0_[5] ),
        .O(\sig_predict_addr_lsh_ireg3[7]_i_4_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \sig_predict_addr_lsh_ireg3[7]_i_5 
       (.I0(sig_mbaa_addr_cntr_slice_im0[4]),
        .I1(\sig_addr_cntr_incr_ireg2_reg_n_0_[4] ),
        .O(\sig_predict_addr_lsh_ireg3[7]_i_5_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \sig_predict_addr_lsh_ireg3_reg[0] 
       (.C(m_axi_mm2s_aclk),
        .CE(sig_sm_ld_calc3_reg),
        .D(sig_predict_addr_lsh_im2[0]),
        .Q(\sig_predict_addr_lsh_ireg3_reg_n_0_[0] ),
        .R(sig_reset_reg));
  FDRE #(
    .INIT(1'b0)) 
    \sig_predict_addr_lsh_ireg3_reg[10] 
       (.C(m_axi_mm2s_aclk),
        .CE(sig_sm_ld_calc3_reg),
        .D(sig_predict_addr_lsh_im2[10]),
        .Q(\sig_predict_addr_lsh_ireg3_reg_n_0_[10] ),
        .R(sig_reset_reg));
  FDRE #(
    .INIT(1'b0)) 
    \sig_predict_addr_lsh_ireg3_reg[11] 
       (.C(m_axi_mm2s_aclk),
        .CE(sig_sm_ld_calc3_reg),
        .D(sig_predict_addr_lsh_im2[11]),
        .Q(\sig_predict_addr_lsh_ireg3_reg_n_0_[11] ),
        .R(sig_reset_reg));
  CARRY4 \sig_predict_addr_lsh_ireg3_reg[11]_i_1 
       (.CI(\sig_predict_addr_lsh_ireg3_reg[7]_i_1_n_0 ),
        .CO({\sig_predict_addr_lsh_ireg3_reg[11]_i_1_n_0 ,\sig_predict_addr_lsh_ireg3_reg[11]_i_1_n_1 ,\sig_predict_addr_lsh_ireg3_reg[11]_i_1_n_2 ,\sig_predict_addr_lsh_ireg3_reg[11]_i_1_n_3 }),
        .CYINIT(1'b0),
        .DI({\sig_addr_cntr_lsh_im0_reg_n_0_[11] ,\sig_addr_cntr_lsh_im0_reg_n_0_[10] ,\sig_addr_cntr_lsh_im0_reg_n_0_[9] ,\sig_addr_cntr_lsh_im0_reg_n_0_[8] }),
        .O(sig_predict_addr_lsh_im2[11:8]),
        .S({\sig_predict_addr_lsh_ireg3[11]_i_2_n_0 ,\sig_predict_addr_lsh_ireg3[11]_i_3_n_0 ,\sig_predict_addr_lsh_ireg3[11]_i_4_n_0 ,\sig_predict_addr_lsh_ireg3[11]_i_5_n_0 }));
  FDRE #(
    .INIT(1'b0)) 
    \sig_predict_addr_lsh_ireg3_reg[12] 
       (.C(m_axi_mm2s_aclk),
        .CE(sig_sm_ld_calc3_reg),
        .D(sig_predict_addr_lsh_im2[12]),
        .Q(\sig_predict_addr_lsh_ireg3_reg_n_0_[12] ),
        .R(sig_reset_reg));
  FDRE #(
    .INIT(1'b0)) 
    \sig_predict_addr_lsh_ireg3_reg[13] 
       (.C(m_axi_mm2s_aclk),
        .CE(sig_sm_ld_calc3_reg),
        .D(sig_predict_addr_lsh_im2[13]),
        .Q(\sig_predict_addr_lsh_ireg3_reg_n_0_[13] ),
        .R(sig_reset_reg));
  FDRE #(
    .INIT(1'b0)) 
    \sig_predict_addr_lsh_ireg3_reg[14] 
       (.C(m_axi_mm2s_aclk),
        .CE(sig_sm_ld_calc3_reg),
        .D(sig_predict_addr_lsh_im2[14]),
        .Q(\sig_predict_addr_lsh_ireg3_reg_n_0_[14] ),
        .R(sig_reset_reg));
  FDRE #(
    .INIT(1'b0)) 
    \sig_predict_addr_lsh_ireg3_reg[15] 
       (.C(m_axi_mm2s_aclk),
        .CE(sig_sm_ld_calc3_reg),
        .D(sig_predict_addr_lsh_im2[15]),
        .Q(sig_predict_addr_lsh_ireg3),
        .R(sig_reset_reg));
  CARRY4 \sig_predict_addr_lsh_ireg3_reg[15]_i_1 
       (.CI(\sig_predict_addr_lsh_ireg3_reg[11]_i_1_n_0 ),
        .CO({\NLW_sig_predict_addr_lsh_ireg3_reg[15]_i_1_CO_UNCONNECTED [3],\sig_predict_addr_lsh_ireg3_reg[15]_i_1_n_1 ,\sig_predict_addr_lsh_ireg3_reg[15]_i_1_n_2 ,\sig_predict_addr_lsh_ireg3_reg[15]_i_1_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,\sig_addr_cntr_lsh_im0_reg_n_0_[14] ,\sig_addr_cntr_lsh_im0_reg_n_0_[13] ,\sig_addr_cntr_lsh_im0_reg_n_0_[12] }),
        .O(sig_predict_addr_lsh_im2[15:12]),
        .S({\sig_predict_addr_lsh_ireg3[15]_i_2_n_0 ,\sig_predict_addr_lsh_ireg3[15]_i_3_n_0 ,\sig_predict_addr_lsh_ireg3[15]_i_4_n_0 ,\sig_predict_addr_lsh_ireg3[15]_i_5_n_0 }));
  FDRE #(
    .INIT(1'b0)) 
    \sig_predict_addr_lsh_ireg3_reg[1] 
       (.C(m_axi_mm2s_aclk),
        .CE(sig_sm_ld_calc3_reg),
        .D(sig_predict_addr_lsh_im2[1]),
        .Q(\sig_predict_addr_lsh_ireg3_reg_n_0_[1] ),
        .R(sig_reset_reg));
  FDRE #(
    .INIT(1'b0)) 
    \sig_predict_addr_lsh_ireg3_reg[2] 
       (.C(m_axi_mm2s_aclk),
        .CE(sig_sm_ld_calc3_reg),
        .D(sig_predict_addr_lsh_im2[2]),
        .Q(\sig_predict_addr_lsh_ireg3_reg_n_0_[2] ),
        .R(sig_reset_reg));
  FDRE #(
    .INIT(1'b0)) 
    \sig_predict_addr_lsh_ireg3_reg[3] 
       (.C(m_axi_mm2s_aclk),
        .CE(sig_sm_ld_calc3_reg),
        .D(sig_predict_addr_lsh_im2[3]),
        .Q(\sig_predict_addr_lsh_ireg3_reg_n_0_[3] ),
        .R(sig_reset_reg));
  CARRY4 \sig_predict_addr_lsh_ireg3_reg[3]_i_1 
       (.CI(1'b0),
        .CO({\sig_predict_addr_lsh_ireg3_reg[3]_i_1_n_0 ,\sig_predict_addr_lsh_ireg3_reg[3]_i_1_n_1 ,\sig_predict_addr_lsh_ireg3_reg[3]_i_1_n_2 ,\sig_predict_addr_lsh_ireg3_reg[3]_i_1_n_3 }),
        .CYINIT(1'b0),
        .DI(sig_mbaa_addr_cntr_slice_im0[3:0]),
        .O(sig_predict_addr_lsh_im2[3:0]),
        .S({\sig_predict_addr_lsh_ireg3[3]_i_2_n_0 ,\sig_predict_addr_lsh_ireg3[3]_i_3_n_0 ,\sig_predict_addr_lsh_ireg3[3]_i_4_n_0 ,\sig_predict_addr_lsh_ireg3[3]_i_5_n_0 }));
  FDRE #(
    .INIT(1'b0)) 
    \sig_predict_addr_lsh_ireg3_reg[4] 
       (.C(m_axi_mm2s_aclk),
        .CE(sig_sm_ld_calc3_reg),
        .D(sig_predict_addr_lsh_im2[4]),
        .Q(\sig_predict_addr_lsh_ireg3_reg_n_0_[4] ),
        .R(sig_reset_reg));
  FDRE #(
    .INIT(1'b0)) 
    \sig_predict_addr_lsh_ireg3_reg[5] 
       (.C(m_axi_mm2s_aclk),
        .CE(sig_sm_ld_calc3_reg),
        .D(sig_predict_addr_lsh_im2[5]),
        .Q(\sig_predict_addr_lsh_ireg3_reg_n_0_[5] ),
        .R(sig_reset_reg));
  FDRE #(
    .INIT(1'b0)) 
    \sig_predict_addr_lsh_ireg3_reg[6] 
       (.C(m_axi_mm2s_aclk),
        .CE(sig_sm_ld_calc3_reg),
        .D(sig_predict_addr_lsh_im2[6]),
        .Q(\sig_predict_addr_lsh_ireg3_reg_n_0_[6] ),
        .R(sig_reset_reg));
  FDRE #(
    .INIT(1'b0)) 
    \sig_predict_addr_lsh_ireg3_reg[7] 
       (.C(m_axi_mm2s_aclk),
        .CE(sig_sm_ld_calc3_reg),
        .D(sig_predict_addr_lsh_im2[7]),
        .Q(\sig_predict_addr_lsh_ireg3_reg_n_0_[7] ),
        .R(sig_reset_reg));
  CARRY4 \sig_predict_addr_lsh_ireg3_reg[7]_i_1 
       (.CI(\sig_predict_addr_lsh_ireg3_reg[3]_i_1_n_0 ),
        .CO({\sig_predict_addr_lsh_ireg3_reg[7]_i_1_n_0 ,\sig_predict_addr_lsh_ireg3_reg[7]_i_1_n_1 ,\sig_predict_addr_lsh_ireg3_reg[7]_i_1_n_2 ,\sig_predict_addr_lsh_ireg3_reg[7]_i_1_n_3 }),
        .CYINIT(1'b0),
        .DI({\sig_addr_cntr_lsh_im0_reg_n_0_[7] ,\sig_addr_cntr_lsh_im0_reg_n_0_[6] ,sig_mbaa_addr_cntr_slice_im0[5:4]}),
        .O(sig_predict_addr_lsh_im2[7:4]),
        .S({\sig_predict_addr_lsh_ireg3[7]_i_2_n_0 ,\sig_predict_addr_lsh_ireg3[7]_i_3_n_0 ,\sig_predict_addr_lsh_ireg3[7]_i_4_n_0 ,\sig_predict_addr_lsh_ireg3[7]_i_5_n_0 }));
  FDRE #(
    .INIT(1'b0)) 
    \sig_predict_addr_lsh_ireg3_reg[8] 
       (.C(m_axi_mm2s_aclk),
        .CE(sig_sm_ld_calc3_reg),
        .D(sig_predict_addr_lsh_im2[8]),
        .Q(\sig_predict_addr_lsh_ireg3_reg_n_0_[8] ),
        .R(sig_reset_reg));
  FDRE #(
    .INIT(1'b0)) 
    \sig_predict_addr_lsh_ireg3_reg[9] 
       (.C(m_axi_mm2s_aclk),
        .CE(sig_sm_ld_calc3_reg),
        .D(sig_predict_addr_lsh_im2[9]),
        .Q(\sig_predict_addr_lsh_ireg3_reg_n_0_[9] ),
        .R(sig_reset_reg));
  LUT4 #(
    .INIT(16'hA181)) 
    sig_sm_halt_reg_i_1
       (.I0(sig_pcc_sm_state[2]),
        .I1(sig_pcc_sm_state[0]),
        .I2(sig_pcc_sm_state[1]),
        .I3(sig_calc_error_pushed),
        .O(sig_sm_halt_ns));
  FDSE #(
    .INIT(1'b0)) 
    sig_sm_halt_reg_reg
       (.C(m_axi_mm2s_aclk),
        .CE(1'b1),
        .D(sig_sm_halt_ns),
        .Q(sig_sm_halt_reg),
        .S(sig_reset_reg));
  LUT6 #(
    .INIT(64'h0008000800083008)) 
    sig_sm_ld_calc1_reg_i_1
       (.I0(sig_calc_error_reg0),
        .I1(sig_pcc_sm_state[0]),
        .I2(sig_pcc_sm_state[2]),
        .I3(sig_pcc_sm_state[1]),
        .I4(sig_parent_done),
        .I5(sig_calc_error_pushed),
        .O(sig_sm_ld_calc1_reg_ns));
  FDRE #(
    .INIT(1'b0)) 
    sig_sm_ld_calc1_reg_reg
       (.C(m_axi_mm2s_aclk),
        .CE(1'b1),
        .D(sig_sm_ld_calc1_reg_ns),
        .Q(sig_sm_ld_calc1_reg),
        .R(sig_reset_reg));
  LUT3 #(
    .INIT(8'h02)) 
    sig_sm_ld_calc2_reg_i_1
       (.I0(sig_pcc_sm_state[1]),
        .I1(sig_pcc_sm_state[2]),
        .I2(sig_pcc_sm_state[0]),
        .O(sig_sm_ld_calc2_reg_ns));
  FDRE #(
    .INIT(1'b0)) 
    sig_sm_ld_calc2_reg_reg
       (.C(m_axi_mm2s_aclk),
        .CE(1'b1),
        .D(sig_sm_ld_calc2_reg_ns),
        .Q(sig_sm_ld_calc2_reg),
        .R(sig_reset_reg));
  LUT3 #(
    .INIT(8'h40)) 
    sig_sm_ld_calc3_reg_i_1
       (.I0(sig_pcc_sm_state[2]),
        .I1(sig_pcc_sm_state[0]),
        .I2(sig_pcc_sm_state[1]),
        .O(sig_sm_ld_calc3_reg_ns));
  FDRE #(
    .INIT(1'b0)) 
    sig_sm_ld_calc3_reg_reg
       (.C(m_axi_mm2s_aclk),
        .CE(1'b1),
        .D(sig_sm_ld_calc3_reg_ns),
        .Q(sig_sm_ld_calc3_reg),
        .R(sig_reset_reg));
  LUT5 #(
    .INIT(32'h00200000)) 
    sig_sm_pop_input_reg_i_1
       (.I0(sig_pcc_sm_state[2]),
        .I1(sig_pcc_sm_state[0]),
        .I2(sig_parent_done),
        .I3(sig_calc_error_pushed),
        .I4(sig_pcc_sm_state[1]),
        .O(sig_sm_pop_input_reg_ns));
  FDRE #(
    .INIT(1'b0)) 
    sig_sm_pop_input_reg_reg
       (.C(m_axi_mm2s_aclk),
        .CE(1'b1),
        .D(sig_sm_pop_input_reg_ns),
        .Q(sig_sm_pop_input_reg),
        .R(sig_reset_reg));
  FDRE #(
    .INIT(1'b0)) 
    \sig_strbgen_addr_ireg2_reg[0] 
       (.C(m_axi_mm2s_aclk),
        .CE(sig_sm_ld_calc2_reg),
        .D(sig_mbaa_addr_cntr_slice_im0[0]),
        .Q(sig_strbgen_addr_ireg2[0]),
        .R(sig_reset_reg));
  FDRE #(
    .INIT(1'b0)) 
    \sig_strbgen_addr_ireg2_reg[1] 
       (.C(m_axi_mm2s_aclk),
        .CE(sig_sm_ld_calc2_reg),
        .D(sig_mbaa_addr_cntr_slice_im0[1]),
        .Q(sig_strbgen_addr_ireg2[1]),
        .R(sig_reset_reg));
  LUT5 #(
    .INIT(32'h000000E2)) 
    \sig_strbgen_bytes_ireg2[0]_i_1 
       (.I0(\sig_strbgen_bytes_ireg2_reg_n_0_[0] ),
        .I1(sig_sm_ld_calc2_reg),
        .I2(\sig_addr_cntr_incr_ireg2[0]_i_1_n_0 ),
        .I3(sig_strbgen_bytes_ireg2),
        .I4(sig_reset_reg),
        .O(\sig_strbgen_bytes_ireg2[0]_i_1_n_0 ));
  LUT5 #(
    .INIT(32'h000000E2)) 
    \sig_strbgen_bytes_ireg2[1]_i_1 
       (.I0(\sig_strbgen_bytes_ireg2_reg_n_0_[1] ),
        .I1(sig_sm_ld_calc2_reg),
        .I2(\sig_addr_cntr_incr_ireg2[1]_i_1_n_0 ),
        .I3(sig_strbgen_bytes_ireg2),
        .I4(sig_reset_reg),
        .O(\sig_strbgen_bytes_ireg2[1]_i_1_n_0 ));
  LUT4 #(
    .INIT(16'hFBF8)) 
    \sig_strbgen_bytes_ireg2[2]_i_1 
       (.I0(\sig_addr_cntr_incr_ireg2[2]_i_1_n_0 ),
        .I1(sig_sm_ld_calc2_reg),
        .I2(sig_strbgen_bytes_ireg2),
        .I3(\sig_strbgen_bytes_ireg2_reg_n_0_[2] ),
        .O(\sig_strbgen_bytes_ireg2[2]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'hAAAAAAAAAAAAAAA8)) 
    \sig_strbgen_bytes_ireg2[2]_i_2 
       (.I0(sig_sm_ld_calc2_reg),
        .I1(\sig_addr_cntr_incr_ireg2[3]_i_1_n_0 ),
        .I2(\sig_addr_cntr_incr_ireg2[5]_i_1_n_0 ),
        .I3(\sig_addr_cntr_incr_ireg2[2]_i_1_n_0 ),
        .I4(\sig_addr_cntr_incr_ireg2[4]_i_1_n_0 ),
        .I5(\sig_addr_cntr_incr_ireg2[6]_i_1_n_0 ),
        .O(sig_strbgen_bytes_ireg2));
  FDRE #(
    .INIT(1'b0)) 
    \sig_strbgen_bytes_ireg2_reg[0] 
       (.C(m_axi_mm2s_aclk),
        .CE(1'b1),
        .D(\sig_strbgen_bytes_ireg2[0]_i_1_n_0 ),
        .Q(\sig_strbgen_bytes_ireg2_reg_n_0_[0] ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \sig_strbgen_bytes_ireg2_reg[1] 
       (.C(m_axi_mm2s_aclk),
        .CE(1'b1),
        .D(\sig_strbgen_bytes_ireg2[1]_i_1_n_0 ),
        .Q(\sig_strbgen_bytes_ireg2_reg_n_0_[1] ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \sig_strbgen_bytes_ireg2_reg[2] 
       (.C(m_axi_mm2s_aclk),
        .CE(1'b1),
        .D(\sig_strbgen_bytes_ireg2[2]_i_1_n_0 ),
        .Q(\sig_strbgen_bytes_ireg2_reg_n_0_[2] ),
        .R(sig_reset_reg));
  (* SOFT_HLUTNM = "soft_lutpair198" *) 
  LUT2 #(
    .INIT(4'hB)) 
    \sig_xfer_end_strb_ireg3[1]_i_1 
       (.I0(\sig_adjusted_addr_incr_ireg2_reg_n_0_[1] ),
        .I1(\sig_adjusted_addr_incr_ireg2_reg_n_0_[0] ),
        .O(\sig_xfer_end_strb_ireg3[1]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair198" *) 
  LUT2 #(
    .INIT(4'h1)) 
    \sig_xfer_end_strb_ireg3[3]_i_1 
       (.I0(\sig_adjusted_addr_incr_ireg2_reg_n_0_[1] ),
        .I1(\sig_adjusted_addr_incr_ireg2_reg_n_0_[0] ),
        .O(\sig_xfer_end_strb_ireg3[3]_i_1_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \sig_xfer_end_strb_ireg3_reg[0] 
       (.C(m_axi_mm2s_aclk),
        .CE(sig_sm_ld_calc3_reg),
        .D(1'b1),
        .Q(sig_xfer_end_strb_ireg3[0]),
        .R(sig_reset_reg));
  FDRE #(
    .INIT(1'b0)) 
    \sig_xfer_end_strb_ireg3_reg[1] 
       (.C(m_axi_mm2s_aclk),
        .CE(sig_sm_ld_calc3_reg),
        .D(\sig_xfer_end_strb_ireg3[1]_i_1_n_0 ),
        .Q(sig_xfer_end_strb_ireg3[1]),
        .R(sig_reset_reg));
  FDRE #(
    .INIT(1'b0)) 
    \sig_xfer_end_strb_ireg3_reg[2] 
       (.C(m_axi_mm2s_aclk),
        .CE(sig_sm_ld_calc3_reg),
        .D(sig_last_addr_offset_im2__0),
        .Q(sig_xfer_end_strb_ireg3[2]),
        .R(sig_reset_reg));
  FDRE #(
    .INIT(1'b0)) 
    \sig_xfer_end_strb_ireg3_reg[3] 
       (.C(m_axi_mm2s_aclk),
        .CE(sig_sm_ld_calc3_reg),
        .D(\sig_xfer_end_strb_ireg3[3]_i_1_n_0 ),
        .Q(sig_xfer_end_strb_ireg3[3]),
        .R(sig_reset_reg));
  LUT6 #(
    .INIT(64'h0000000000011110)) 
    sig_xfer_len_eq_0_ireg3_i_1
       (.I0(\sig_adjusted_addr_incr_ireg2_reg_n_0_[4] ),
        .I1(\sig_adjusted_addr_incr_ireg2_reg_n_0_[5] ),
        .I2(\sig_adjusted_addr_incr_ireg2_reg_n_0_[1] ),
        .I3(\sig_adjusted_addr_incr_ireg2_reg_n_0_[0] ),
        .I4(\sig_adjusted_addr_incr_ireg2_reg_n_0_[2] ),
        .I5(\sig_adjusted_addr_incr_ireg2_reg_n_0_[3] ),
        .O(sig_xfer_len_eq_0_im2));
  FDRE #(
    .INIT(1'b0)) 
    sig_xfer_len_eq_0_ireg3_reg
       (.C(m_axi_mm2s_aclk),
        .CE(sig_sm_ld_calc3_reg),
        .D(sig_xfer_len_eq_0_im2),
        .Q(sig_xfer_len_eq_0_ireg3),
        .R(sig_reset_reg));
  LUT4 #(
    .INIT(16'hFF3A)) 
    sig_xfer_reg_empty_i_1
       (.I0(sig_pop_xfer_reg0_out),
        .I1(sig_ld_xfer_reg),
        .I2(sig_xfer_reg_empty),
        .I3(sig_reset_reg),
        .O(sig_xfer_reg_empty_i_1_n_0));
  FDRE #(
    .INIT(1'b0)) 
    sig_xfer_reg_empty_reg
       (.C(m_axi_mm2s_aclk),
        .CE(1'b1),
        .D(sig_xfer_reg_empty_i_1_n_0),
        .Q(sig_xfer_reg_empty),
        .R(1'b0));
  (* SOFT_HLUTNM = "soft_lutpair179" *) 
  LUT2 #(
    .INIT(4'h1)) 
    \sig_xfer_strt_strb_ireg3[0]_i_1 
       (.I0(sig_strbgen_addr_ireg2[0]),
        .I1(sig_strbgen_addr_ireg2[1]),
        .O(\I_STRT_STRB_GEN/lsig_start_vect ));
  (* SOFT_HLUTNM = "soft_lutpair179" *) 
  LUT4 #(
    .INIT(16'h00FE)) 
    \sig_xfer_strt_strb_ireg3[1]_i_1 
       (.I0(\sig_strbgen_bytes_ireg2_reg_n_0_[1] ),
        .I1(\sig_strbgen_bytes_ireg2_reg_n_0_[2] ),
        .I2(sig_strbgen_addr_ireg2[0]),
        .I3(sig_strbgen_addr_ireg2[1]),
        .O(\sig_xfer_strt_strb_ireg3[1]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair164" *) 
  LUT5 #(
    .INIT(32'h1555FEF0)) 
    \sig_xfer_strt_strb_ireg3[2]_i_1 
       (.I0(sig_strbgen_addr_ireg2[0]),
        .I1(\sig_strbgen_bytes_ireg2_reg_n_0_[0] ),
        .I2(\sig_strbgen_bytes_ireg2_reg_n_0_[2] ),
        .I3(\sig_strbgen_bytes_ireg2_reg_n_0_[1] ),
        .I4(sig_strbgen_addr_ireg2[1]),
        .O(sig_xfer_strt_strb_im2));
  (* SOFT_HLUTNM = "soft_lutpair164" *) 
  LUT5 #(
    .INIT(32'h1FFAF8F0)) 
    \sig_xfer_strt_strb_ireg3[3]_i_1 
       (.I0(sig_strbgen_addr_ireg2[0]),
        .I1(\sig_strbgen_bytes_ireg2_reg_n_0_[0] ),
        .I2(\sig_strbgen_bytes_ireg2_reg_n_0_[2] ),
        .I3(\sig_strbgen_bytes_ireg2_reg_n_0_[1] ),
        .I4(sig_strbgen_addr_ireg2[1]),
        .O(\I_STRT_STRB_GEN/lsig_end_vect ));
  FDRE #(
    .INIT(1'b0)) 
    \sig_xfer_strt_strb_ireg3_reg[0] 
       (.C(m_axi_mm2s_aclk),
        .CE(sig_sm_ld_calc3_reg),
        .D(\I_STRT_STRB_GEN/lsig_start_vect ),
        .Q(sig_xfer_strt_strb_ireg3[0]),
        .R(sig_reset_reg));
  FDRE #(
    .INIT(1'b0)) 
    \sig_xfer_strt_strb_ireg3_reg[1] 
       (.C(m_axi_mm2s_aclk),
        .CE(sig_sm_ld_calc3_reg),
        .D(\sig_xfer_strt_strb_ireg3[1]_i_1_n_0 ),
        .Q(sig_xfer_strt_strb_ireg3[1]),
        .R(sig_reset_reg));
  FDRE #(
    .INIT(1'b0)) 
    \sig_xfer_strt_strb_ireg3_reg[2] 
       (.C(m_axi_mm2s_aclk),
        .CE(sig_sm_ld_calc3_reg),
        .D(sig_xfer_strt_strb_im2),
        .Q(sig_xfer_strt_strb_ireg3[2]),
        .R(sig_reset_reg));
  FDRE #(
    .INIT(1'b0)) 
    \sig_xfer_strt_strb_ireg3_reg[3] 
       (.C(m_axi_mm2s_aclk),
        .CE(sig_sm_ld_calc3_reg),
        .D(\I_STRT_STRB_GEN/lsig_end_vect ),
        .Q(sig_xfer_strt_strb_ireg3[3]),
        .R(sig_reset_reg));
endmodule

(* ORIG_REF_NAME = "axi_datamover_rd_sf" *) 
module design_1_axi_dma_0_0_axi_datamover_rd_sf
   (p_2_out_0,
    DOBDO,
    out,
    \DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM36_NO_ECC.ram ,
    \INFERRED_GEN.cnt_i_reg[0] ,
    sig_sf_allow_addr_req,
    S,
    Q,
    \gc1.count_reg[6] ,
    \count_reg[6] ,
    FIFO_Full_reg,
    sig_inhibit_rdy_n,
    sig_slast_with_stop,
    sig_s_ready_out_reg,
    DI,
    m_axi_mm2s_aclk,
    E,
    SR,
    m_axi_mm2s_rdata,
    DIBDI,
    sig_cmd_stat_rst_user_reg_n_cdc_from_reg,
    sig_posted_to_axi_2_reg,
    sig_s_ready_out_reg_0,
    sig_last_mmap_dbeat_reg_reg,
    sig_mstr2sf_cmd_valid,
    ram_full_i_reg,
    sig_sstrb_stop_mask,
    sig_init_reg2,
    sig_reset_reg,
    ram_full_i_reg_0,
    D);
  output [31:0]p_2_out_0;
  output [4:0]DOBDO;
  output out;
  output \DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM36_NO_ECC.ram ;
  output \INFERRED_GEN.cnt_i_reg[0] ;
  output sig_sf_allow_addr_req;
  output [3:0]S;
  output [4:0]Q;
  output \gc1.count_reg[6] ;
  output [1:0]\count_reg[6] ;
  output FIFO_Full_reg;
  output sig_inhibit_rdy_n;
  output sig_slast_with_stop;
  output sig_s_ready_out_reg;
  output [0:0]DI;
  input m_axi_mm2s_aclk;
  input [0:0]E;
  input [0:0]SR;
  input [31:0]m_axi_mm2s_rdata;
  input [5:0]DIBDI;
  input sig_cmd_stat_rst_user_reg_n_cdc_from_reg;
  input sig_posted_to_axi_2_reg;
  input sig_s_ready_out_reg_0;
  input sig_last_mmap_dbeat_reg_reg;
  input sig_mstr2sf_cmd_valid;
  input ram_full_i_reg;
  input [0:0]sig_sstrb_stop_mask;
  input sig_init_reg2;
  input sig_reset_reg;
  input [0:0]ram_full_i_reg_0;
  input [5:0]D;

  wire [5:0]D;
  wire \DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM36_NO_ECC.ram ;
  wire [0:0]DI;
  wire [5:0]DIBDI;
  wire [4:0]DOBDO;
  wire [0:0]E;
  wire FIFO_Full_reg;
  wire \INFERRED_GEN.cnt_i_reg[0] ;
  wire I_DATA_FIFO_n_40;
  wire I_DATA_FIFO_n_41;
  wire I_DATA_FIFO_n_52;
  wire I_DATA_FIFO_n_57;
  wire [4:0]Q;
  wire [3:0]S;
  wire [0:0]SR;
  wire [1:0]\count_reg[6] ;
  wire \gc1.count_reg[6] ;
  wire lsig_cmd_loaded;
  wire lsig_ld_cmd;
  wire m_axi_mm2s_aclk;
  wire [31:0]m_axi_mm2s_rdata;
  wire out;
  wire [31:0]p_2_out_0;
  wire ram_full_i_reg;
  wire [0:0]ram_full_i_reg_0;
  wire sig_cmd_stat_rst_user_reg_n_cdc_from_reg;
  wire [37:37]sig_data_fifo_data_out;
  wire sig_inhibit_rdy_n;
  wire sig_init_reg2;
  wire sig_last_mmap_dbeat_reg_reg;
  wire sig_mstr2sf_cmd_valid;
  wire sig_ok_to_post_rd_addr_i_4_n_0;
  wire sig_posted_to_axi_2_reg;
  wire sig_rd_empty;
  wire sig_reset_reg;
  wire sig_s_ready_out_reg;
  wire sig_s_ready_out_reg_0;
  wire sig_sf_allow_addr_req;
  wire sig_slast_with_stop;
  wire [0:0]sig_sstrb_stop_mask;
  wire \sig_token_cntr[0]_i_1_n_0 ;
  wire \sig_token_cntr[1]_i_1_n_0 ;
  wire \sig_token_cntr[2]_i_1_n_0 ;
  wire \sig_token_cntr[3]_i_1_n_0 ;
  wire \sig_token_cntr[3]_i_2_n_0 ;
  wire [3:0]sig_token_cntr_reg__0;

  design_1_axi_dma_0_0_axi_datamover_sfifo_autord I_DATA_FIFO
       (.D(D),
        .\DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM36_NO_ECC.ram (\DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM36_NO_ECC.ram ),
        .DI(DI),
        .DIBDI(DIBDI),
        .DOBDO({sig_data_fifo_data_out,DOBDO}),
        .E(E),
        .FIFO_Full_reg(I_DATA_FIFO_n_57),
        .\OMIT_UNPACKING.lsig_cmd_loaded_reg (I_DATA_FIFO_n_41),
        .Q(sig_rd_empty),
        .S(S),
        .SR(SR),
        .\count_reg[6] (Q),
        .\count_reg[6]_0 (\count_reg[6] ),
        .empty_fwft_fb_o_i_reg(I_DATA_FIFO_n_52),
        .\gc1.count_reg[6] (\gc1.count_reg[6] ),
        .lsig_cmd_loaded(lsig_cmd_loaded),
        .lsig_ld_cmd(lsig_ld_cmd),
        .m_axi_mm2s_aclk(m_axi_mm2s_aclk),
        .m_axi_mm2s_rdata(m_axi_mm2s_rdata),
        .out(out),
        .p_2_out_0(p_2_out_0),
        .ram_full_i_reg(ram_full_i_reg),
        .ram_full_i_reg_0(ram_full_i_reg_0),
        .sig_cmd_stat_rst_user_reg_n_cdc_from_reg(sig_cmd_stat_rst_user_reg_n_cdc_from_reg),
        .sig_ok_to_post_rd_addr_reg(I_DATA_FIFO_n_40),
        .sig_posted_to_axi_2_reg(sig_posted_to_axi_2_reg),
        .sig_s_ready_out_reg(sig_s_ready_out_reg),
        .sig_s_ready_out_reg_0(sig_s_ready_out_reg_0),
        .sig_slast_with_stop(sig_slast_with_stop),
        .sig_sstrb_stop_mask(sig_sstrb_stop_mask),
        .\sig_token_cntr_reg[0] (sig_ok_to_post_rd_addr_i_4_n_0),
        .\sig_token_cntr_reg[3] (sig_token_cntr_reg__0));
  design_1_axi_dma_0_0_axi_datamover_fifo__parameterized3 \OMIT_DRE_CNTL.I_DRE_CNTL_FIFO 
       (.DOBDO(sig_data_fifo_data_out),
        .FIFO_Full_reg(FIFO_Full_reg),
        .\INFERRED_GEN.cnt_i_reg[0] (\INFERRED_GEN.cnt_i_reg[0] ),
        .\INFERRED_GEN.cnt_i_reg[0]_0 (sig_inhibit_rdy_n),
        .\OMIT_UNPACKING.lsig_cmd_loaded_reg (I_DATA_FIFO_n_57),
        .\OMIT_UNPACKING.lsig_cmd_loaded_reg_0 (I_DATA_FIFO_n_52),
        .Q(sig_rd_empty),
        .SR(SR),
        .lsig_cmd_loaded(lsig_cmd_loaded),
        .lsig_ld_cmd(lsig_ld_cmd),
        .m_axi_mm2s_aclk(m_axi_mm2s_aclk),
        .sig_cmd_stat_rst_user_reg_n_cdc_from_reg(sig_cmd_stat_rst_user_reg_n_cdc_from_reg),
        .sig_init_reg2(sig_init_reg2),
        .sig_mstr2sf_cmd_valid(sig_mstr2sf_cmd_valid),
        .sig_reset_reg(sig_reset_reg));
  FDRE #(
    .INIT(1'b0)) 
    \OMIT_UNPACKING.lsig_cmd_loaded_reg 
       (.C(m_axi_mm2s_aclk),
        .CE(1'b1),
        .D(I_DATA_FIFO_n_41),
        .Q(lsig_cmd_loaded),
        .R(SR));
  (* SOFT_HLUTNM = "soft_lutpair159" *) 
  LUT2 #(
    .INIT(4'h1)) 
    sig_ok_to_post_rd_addr_i_4
       (.I0(sig_token_cntr_reg__0[0]),
        .I1(sig_token_cntr_reg__0[1]),
        .O(sig_ok_to_post_rd_addr_i_4_n_0));
  FDRE #(
    .INIT(1'b0)) 
    sig_ok_to_post_rd_addr_reg
       (.C(m_axi_mm2s_aclk),
        .CE(1'b1),
        .D(I_DATA_FIFO_n_40),
        .Q(sig_sf_allow_addr_req),
        .R(1'b0));
  (* SOFT_HLUTNM = "soft_lutpair159" *) 
  LUT1 #(
    .INIT(2'h1)) 
    \sig_token_cntr[0]_i_1 
       (.I0(sig_token_cntr_reg__0[0]),
        .O(\sig_token_cntr[0]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'hAAFF55005500B8FF)) 
    \sig_token_cntr[1]_i_1 
       (.I0(sig_posted_to_axi_2_reg),
        .I1(sig_token_cntr_reg__0[2]),
        .I2(sig_token_cntr_reg__0[3]),
        .I3(sig_last_mmap_dbeat_reg_reg),
        .I4(sig_token_cntr_reg__0[1]),
        .I5(sig_token_cntr_reg__0[0]),
        .O(\sig_token_cntr[1]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'h99CCCCCCCCCC7433)) 
    \sig_token_cntr[2]_i_1 
       (.I0(sig_posted_to_axi_2_reg),
        .I1(sig_token_cntr_reg__0[2]),
        .I2(sig_token_cntr_reg__0[3]),
        .I3(sig_last_mmap_dbeat_reg_reg),
        .I4(sig_token_cntr_reg__0[1]),
        .I5(sig_token_cntr_reg__0[0]),
        .O(\sig_token_cntr[2]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'h55565557AAAAAAA8)) 
    \sig_token_cntr[3]_i_1 
       (.I0(sig_posted_to_axi_2_reg),
        .I1(sig_token_cntr_reg__0[1]),
        .I2(sig_token_cntr_reg__0[0]),
        .I3(sig_token_cntr_reg__0[2]),
        .I4(sig_token_cntr_reg__0[3]),
        .I5(sig_last_mmap_dbeat_reg_reg),
        .O(\sig_token_cntr[3]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'hFF00EE017F80EE01)) 
    \sig_token_cntr[3]_i_2 
       (.I0(sig_token_cntr_reg__0[0]),
        .I1(sig_token_cntr_reg__0[1]),
        .I2(sig_last_mmap_dbeat_reg_reg),
        .I3(sig_token_cntr_reg__0[3]),
        .I4(sig_token_cntr_reg__0[2]),
        .I5(sig_posted_to_axi_2_reg),
        .O(\sig_token_cntr[3]_i_2_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \sig_token_cntr_reg[0] 
       (.C(m_axi_mm2s_aclk),
        .CE(\sig_token_cntr[3]_i_1_n_0 ),
        .D(\sig_token_cntr[0]_i_1_n_0 ),
        .Q(sig_token_cntr_reg__0[0]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \sig_token_cntr_reg[1] 
       (.C(m_axi_mm2s_aclk),
        .CE(\sig_token_cntr[3]_i_1_n_0 ),
        .D(\sig_token_cntr[1]_i_1_n_0 ),
        .Q(sig_token_cntr_reg__0[1]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \sig_token_cntr_reg[2] 
       (.C(m_axi_mm2s_aclk),
        .CE(\sig_token_cntr[3]_i_1_n_0 ),
        .D(\sig_token_cntr[2]_i_1_n_0 ),
        .Q(sig_token_cntr_reg__0[2]),
        .R(SR));
  FDSE #(
    .INIT(1'b0)) 
    \sig_token_cntr_reg[3] 
       (.C(m_axi_mm2s_aclk),
        .CE(\sig_token_cntr[3]_i_1_n_0 ),
        .D(\sig_token_cntr[3]_i_2_n_0 ),
        .Q(sig_token_cntr_reg__0[3]),
        .S(SR));
endmodule

(* ORIG_REF_NAME = "axi_datamover_rd_status_cntl" *) 
module design_1_axi_dma_0_0_axi_datamover_rd_status_cntl
   (D,
    sig_rsc2stat_status_valid,
    sig_rsc2data_ready,
    sig_push_rd_sts_reg,
    sig_coelsc_tag_reg,
    m_axi_mm2s_aclk,
    sig_rd_sts_interr_reg0,
    sig_rd_sts_slverr_reg0,
    sig_rd_sts_reg_full0,
    sig_coelsc_reg_full_reg,
    sig_stat2rsc_status_ready,
    sig_cmd_stat_rst_user_reg_n_cdc_from_reg,
    sig_data2rsc_decerr);
  output [3:0]D;
  output sig_rsc2stat_status_valid;
  output sig_rsc2data_ready;
  input sig_push_rd_sts_reg;
  input [0:0]sig_coelsc_tag_reg;
  input m_axi_mm2s_aclk;
  input sig_rd_sts_interr_reg0;
  input sig_rd_sts_slverr_reg0;
  input sig_rd_sts_reg_full0;
  input sig_coelsc_reg_full_reg;
  input sig_stat2rsc_status_ready;
  input sig_cmd_stat_rst_user_reg_n_cdc_from_reg;
  input sig_data2rsc_decerr;

  wire [3:0]D;
  wire m_axi_mm2s_aclk;
  wire sig_cmd_stat_rst_user_reg_n_cdc_from_reg;
  wire sig_coelsc_reg_full_reg;
  wire [0:0]sig_coelsc_tag_reg;
  wire sig_data2rsc_decerr;
  wire sig_push_rd_sts_reg;
  wire sig_rd_sts_decerr_reg0;
  wire sig_rd_sts_interr_reg0;
  wire sig_rd_sts_reg_full0;
  wire sig_rd_sts_slverr_reg0;
  wire \sig_rd_sts_tag_reg[0]_i_1_n_0 ;
  wire sig_rsc2data_ready;
  wire sig_rsc2stat_status_valid;
  wire sig_stat2rsc_status_ready;

  LUT2 #(
    .INIT(4'hE)) 
    sig_rd_sts_decerr_reg_i_1
       (.I0(D[2]),
        .I1(sig_data2rsc_decerr),
        .O(sig_rd_sts_decerr_reg0));
  FDRE #(
    .INIT(1'b0)) 
    sig_rd_sts_decerr_reg_reg
       (.C(m_axi_mm2s_aclk),
        .CE(sig_push_rd_sts_reg),
        .D(sig_rd_sts_decerr_reg0),
        .Q(D[2]),
        .R(\sig_rd_sts_tag_reg[0]_i_1_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    sig_rd_sts_interr_reg_reg
       (.C(m_axi_mm2s_aclk),
        .CE(sig_push_rd_sts_reg),
        .D(sig_rd_sts_interr_reg0),
        .Q(D[1]),
        .R(\sig_rd_sts_tag_reg[0]_i_1_n_0 ));
  FDSE #(
    .INIT(1'b0)) 
    sig_rd_sts_reg_empty_reg
       (.C(m_axi_mm2s_aclk),
        .CE(sig_push_rd_sts_reg),
        .D(sig_coelsc_reg_full_reg),
        .Q(sig_rsc2data_ready),
        .S(\sig_rd_sts_tag_reg[0]_i_1_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    sig_rd_sts_reg_full_reg
       (.C(m_axi_mm2s_aclk),
        .CE(sig_push_rd_sts_reg),
        .D(sig_rd_sts_reg_full0),
        .Q(sig_rsc2stat_status_valid),
        .R(\sig_rd_sts_tag_reg[0]_i_1_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    sig_rd_sts_slverr_reg_reg
       (.C(m_axi_mm2s_aclk),
        .CE(sig_push_rd_sts_reg),
        .D(sig_rd_sts_slverr_reg0),
        .Q(D[3]),
        .R(\sig_rd_sts_tag_reg[0]_i_1_n_0 ));
  LUT3 #(
    .INIT(8'h8F)) 
    \sig_rd_sts_tag_reg[0]_i_1 
       (.I0(sig_rsc2stat_status_valid),
        .I1(sig_stat2rsc_status_ready),
        .I2(sig_cmd_stat_rst_user_reg_n_cdc_from_reg),
        .O(\sig_rd_sts_tag_reg[0]_i_1_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \sig_rd_sts_tag_reg_reg[0] 
       (.C(m_axi_mm2s_aclk),
        .CE(sig_push_rd_sts_reg),
        .D(sig_coelsc_tag_reg),
        .Q(D[0]),
        .R(\sig_rd_sts_tag_reg[0]_i_1_n_0 ));
endmodule

(* ORIG_REF_NAME = "axi_datamover_rddata_cntl" *) 
module design_1_axi_dma_0_0_axi_datamover_rddata_cntl
   (sig_coelsc_tag_reg,
    sig_next_calc_error_reg,
    \sig_addr_posted_cntr_reg[2]_0 ,
    sig_data2addr_stop_req,
    sig_halt_reg_dly2,
    sig_halt_reg_dly3,
    sig_data2rsc_decerr,
    \sig_sstrb_stop_mask_reg[3] ,
    sig_addr_posted_cntr,
    sig_rd_sts_reg_full0,
    sig_rd_sts_reg_empty_reg,
    sig_rd_sts_interr_reg0,
    sig_rd_sts_slverr_reg0,
    sig_wr_fifo,
    DIBDI,
    \count_reg[0] ,
    E,
    ram_full_i_reg,
    m_axi_mm2s_rready,
    sig_push_rd_sts_reg,
    sig_s_ready_out_reg,
    m_axi_mm2s_aclk,
    SR,
    sig_cmd_stat_rst_user_reg_n_cdc_from_reg,
    sig_sstrb_stop_mask,
    m_axi_mm2s_rlast,
    sig_rsc2data_ready,
    D,
    sig_mstr2data_cmd_valid,
    sig_rsc2stat_status_valid,
    sig_stat2rsc_status_ready,
    ram_empty_fb_i_reg,
    m_axi_mm2s_rvalid,
    ram_full_i_reg_0,
    out,
    m_axi_mm2s_rresp,
    in,
    sig_init_reg2,
    sig_reset_reg,
    sig_rst2all_stop_request,
    sig_posted_to_axi_reg);
  output [0:0]sig_coelsc_tag_reg;
  output sig_next_calc_error_reg;
  output \sig_addr_posted_cntr_reg[2]_0 ;
  output sig_data2addr_stop_req;
  output sig_halt_reg_dly2;
  output sig_halt_reg_dly3;
  output sig_data2rsc_decerr;
  output \sig_sstrb_stop_mask_reg[3] ;
  output [2:0]sig_addr_posted_cntr;
  output sig_rd_sts_reg_full0;
  output sig_rd_sts_reg_empty_reg;
  output sig_rd_sts_interr_reg0;
  output sig_rd_sts_slverr_reg0;
  output sig_wr_fifo;
  output [5:0]DIBDI;
  output [0:0]\count_reg[0] ;
  output [0:0]E;
  output ram_full_i_reg;
  output m_axi_mm2s_rready;
  output sig_push_rd_sts_reg;
  output sig_s_ready_out_reg;
  input m_axi_mm2s_aclk;
  input [0:0]SR;
  input sig_cmd_stat_rst_user_reg_n_cdc_from_reg;
  input [0:0]sig_sstrb_stop_mask;
  input m_axi_mm2s_rlast;
  input sig_rsc2data_ready;
  input [1:0]D;
  input sig_mstr2data_cmd_valid;
  input sig_rsc2stat_status_valid;
  input sig_stat2rsc_status_ready;
  input ram_empty_fb_i_reg;
  input m_axi_mm2s_rvalid;
  input ram_full_i_reg_0;
  input out;
  input [1:0]m_axi_mm2s_rresp;
  input [16:0]in;
  input sig_init_reg2;
  input sig_reset_reg;
  input sig_rst2all_stop_request;
  input sig_posted_to_axi_reg;

  wire [1:0]D;
  wire \DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM36_NO_ECC.ram_i_12_n_0 ;
  wire [5:0]DIBDI;
  wire [0:0]E;
  wire \GEN_DATA_CNTL_FIFO.I_DATA_CNTL_FIFO_n_0 ;
  wire \GEN_DATA_CNTL_FIFO.I_DATA_CNTL_FIFO_n_10 ;
  wire \GEN_DATA_CNTL_FIFO.I_DATA_CNTL_FIFO_n_11 ;
  wire \GEN_DATA_CNTL_FIFO.I_DATA_CNTL_FIFO_n_12 ;
  wire \GEN_DATA_CNTL_FIFO.I_DATA_CNTL_FIFO_n_2 ;
  wire \GEN_DATA_CNTL_FIFO.I_DATA_CNTL_FIFO_n_27 ;
  wire \GEN_DATA_CNTL_FIFO.I_DATA_CNTL_FIFO_n_28 ;
  wire \GEN_DATA_CNTL_FIFO.I_DATA_CNTL_FIFO_n_3 ;
  wire \GEN_DATA_CNTL_FIFO.I_DATA_CNTL_FIFO_n_4 ;
  wire \GEN_DATA_CNTL_FIFO.I_DATA_CNTL_FIFO_n_5 ;
  wire [0:0]SR;
  wire [0:0]\count_reg[0] ;
  wire [16:0]in;
  wire m_axi_mm2s_aclk;
  wire m_axi_mm2s_rlast;
  wire m_axi_mm2s_rready;
  wire m_axi_mm2s_rready_INST_0_i_1_n_0;
  wire [1:0]m_axi_mm2s_rresp;
  wire m_axi_mm2s_rvalid;
  wire out;
  wire [3:0]p_0_in__1;
  wire ram_empty_fb_i_reg;
  wire ram_full_fb_i_i_4_n_0;
  wire ram_full_i_reg;
  wire ram_full_i_reg_0;
  wire [2:0]sig_addr_posted_cntr;
  wire \sig_addr_posted_cntr[0]_i_1_n_0 ;
  wire \sig_addr_posted_cntr[1]_i_1_n_0 ;
  wire \sig_addr_posted_cntr[2]_i_1_n_0 ;
  wire \sig_addr_posted_cntr_reg[2]_0 ;
  wire sig_cmd_cmplt_last_dbeat;
  wire [26:0]sig_cmd_fifo_data_out;
  wire sig_cmd_stat_rst_user_reg_n_cdc_from_reg;
  wire sig_coelsc_decerr_reg0;
  wire sig_coelsc_interr_reg0;
  wire sig_coelsc_slverr_reg0;
  wire [0:0]sig_coelsc_tag_reg;
  wire \sig_coelsc_tag_reg[0]_i_1_n_0 ;
  wire sig_data2addr_stop_req;
  wire sig_data2rsc_calc_err;
  wire sig_data2rsc_decerr;
  wire sig_data2rsc_slverr;
  wire sig_data2rsc_valid;
  wire \sig_dbeat_cntr[7]_i_3_n_0 ;
  wire \sig_dbeat_cntr[7]_i_4_n_0 ;
  wire [7:0]sig_dbeat_cntr_reg__0;
  wire sig_dqual_reg_empty;
  wire sig_dqual_reg_full;
  wire sig_first_dbeat_reg_n_0;
  wire sig_halt_reg_dly1;
  wire sig_halt_reg_dly2;
  wire sig_halt_reg_dly3;
  wire sig_halt_reg_i_1_n_0;
  wire sig_init_reg2;
  wire sig_last_dbeat_i_2_n_0;
  wire sig_last_dbeat_i_4_n_0;
  wire sig_last_dbeat_reg_n_0;
  wire sig_last_mmap_dbeat;
  wire sig_ld_new_cmd_reg;
  wire sig_ld_new_cmd_reg_i_1_n_0;
  wire sig_mstr2data_cmd_valid;
  wire sig_next_calc_error_reg;
  wire sig_next_cmd_cmplt_reg;
  wire sig_next_eof_reg;
  wire [3:0]sig_next_last_strb_reg;
  wire sig_next_sequential_reg;
  wire [3:0]sig_next_strt_strb_reg;
  wire [0:0]sig_next_tag_reg;
  wire sig_posted_to_axi_reg;
  wire sig_push_coelsc_reg;
  wire sig_push_dqual_reg;
  wire sig_push_rd_sts_reg;
  wire sig_rd_sts_interr_reg0;
  wire sig_rd_sts_reg_empty_reg;
  wire sig_rd_sts_reg_full0;
  wire sig_rd_sts_slverr_reg0;
  wire sig_reset_reg;
  wire sig_rsc2data_ready;
  wire sig_rsc2stat_status_valid;
  wire sig_rst2all_stop_request;
  wire sig_s_ready_out_reg;
  wire [0:0]sig_sstrb_stop_mask;
  wire \sig_sstrb_stop_mask_reg[3] ;
  wire sig_stat2rsc_status_ready;
  wire sig_wr_fifo;

  LUT5 #(
    .INIT(32'hFFFFFD0D)) 
    \DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM36_NO_ECC.ram_i_10 
       (.I0(sig_last_dbeat_reg_n_0),
        .I1(sig_next_last_strb_reg[0]),
        .I2(sig_first_dbeat_reg_n_0),
        .I3(sig_next_strt_strb_reg[0]),
        .I4(sig_data2addr_stop_req),
        .O(DIBDI[0]));
  LUT6 #(
    .INIT(64'h4040404040404000)) 
    \DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM36_NO_ECC.ram_i_12 
       (.I0(sig_next_calc_error_reg),
        .I1(sig_dqual_reg_full),
        .I2(sig_data2addr_stop_req),
        .I3(sig_addr_posted_cntr[0]),
        .I4(sig_addr_posted_cntr[2]),
        .I5(sig_addr_posted_cntr[1]),
        .O(\DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM36_NO_ECC.ram_i_12_n_0 ));
  LUT5 #(
    .INIT(32'h000000F2)) 
    \DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM36_NO_ECC.ram_i_2 
       (.I0(m_axi_mm2s_rvalid),
        .I1(\GEN_DATA_CNTL_FIFO.I_DATA_CNTL_FIFO_n_28 ),
        .I2(\DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM36_NO_ECC.ram_i_12_n_0 ),
        .I3(ram_full_i_reg_0),
        .I4(out),
        .O(E));
  LUT6 #(
    .INIT(64'hFFFF004000400040)) 
    \DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM36_NO_ECC.ram_i_5 
       (.I0(m_axi_mm2s_rready_INST_0_i_1_n_0),
        .I1(sig_data2addr_stop_req),
        .I2(sig_dqual_reg_full),
        .I3(sig_next_calc_error_reg),
        .I4(sig_next_cmd_cmplt_reg),
        .I5(m_axi_mm2s_rlast),
        .O(DIBDI[5]));
  LUT6 #(
    .INIT(64'hFFFF004000400040)) 
    \DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM36_NO_ECC.ram_i_6 
       (.I0(m_axi_mm2s_rready_INST_0_i_1_n_0),
        .I1(sig_data2addr_stop_req),
        .I2(sig_dqual_reg_full),
        .I3(sig_next_calc_error_reg),
        .I4(sig_next_eof_reg),
        .I5(m_axi_mm2s_rlast),
        .O(DIBDI[4]));
  LUT5 #(
    .INIT(32'hFFFFFD0D)) 
    \DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM36_NO_ECC.ram_i_7 
       (.I0(sig_last_dbeat_reg_n_0),
        .I1(sig_next_last_strb_reg[3]),
        .I2(sig_first_dbeat_reg_n_0),
        .I3(sig_next_strt_strb_reg[3]),
        .I4(sig_data2addr_stop_req),
        .O(DIBDI[3]));
  LUT5 #(
    .INIT(32'hFFFFFD0D)) 
    \DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM36_NO_ECC.ram_i_8 
       (.I0(sig_last_dbeat_reg_n_0),
        .I1(sig_next_last_strb_reg[2]),
        .I2(sig_first_dbeat_reg_n_0),
        .I3(sig_next_strt_strb_reg[2]),
        .I4(sig_data2addr_stop_req),
        .O(DIBDI[2]));
  LUT5 #(
    .INIT(32'hFFFFFD0D)) 
    \DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM36_NO_ECC.ram_i_9 
       (.I0(sig_last_dbeat_reg_n_0),
        .I1(sig_next_last_strb_reg[1]),
        .I2(sig_first_dbeat_reg_n_0),
        .I3(sig_next_strt_strb_reg[1]),
        .I4(sig_data2addr_stop_req),
        .O(DIBDI[1]));
  design_1_axi_dma_0_0_axi_datamover_fifo__parameterized2 \GEN_DATA_CNTL_FIFO.I_DATA_CNTL_FIFO 
       (.D({\GEN_DATA_CNTL_FIFO.I_DATA_CNTL_FIFO_n_2 ,\GEN_DATA_CNTL_FIFO.I_DATA_CNTL_FIFO_n_3 ,\GEN_DATA_CNTL_FIFO.I_DATA_CNTL_FIFO_n_4 ,\GEN_DATA_CNTL_FIFO.I_DATA_CNTL_FIFO_n_5 ,p_0_in__1}),
        .\DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM36_NO_ECC.ram (\GEN_DATA_CNTL_FIFO.I_DATA_CNTL_FIFO_n_28 ),
        .E(\GEN_DATA_CNTL_FIFO.I_DATA_CNTL_FIFO_n_27 ),
        .Q(sig_dbeat_cntr_reg__0),
        .SR(SR),
        .in(in),
        .m_axi_mm2s_aclk(m_axi_mm2s_aclk),
        .m_axi_mm2s_rlast(m_axi_mm2s_rlast),
        .m_axi_mm2s_rvalid(m_axi_mm2s_rvalid),
        .out({sig_cmd_fifo_data_out[26:23],sig_cmd_fifo_data_out[21:14],sig_cmd_fifo_data_out[0]}),
        .ram_full_i_reg(ram_full_i_reg_0),
        .sel(sig_wr_fifo),
        .\sig_addr_posted_cntr_reg[0] (sig_addr_posted_cntr[0]),
        .\sig_addr_posted_cntr_reg[1] (sig_addr_posted_cntr[1]),
        .\sig_addr_posted_cntr_reg[2] (sig_addr_posted_cntr[2]),
        .sig_cmd_stat_rst_user_reg_n_cdc_from_reg(sig_cmd_stat_rst_user_reg_n_cdc_from_reg),
        .sig_data2rsc_valid(sig_data2rsc_valid),
        .\sig_dbeat_cntr_reg[0] (\sig_dbeat_cntr[7]_i_4_n_0 ),
        .\sig_dbeat_cntr_reg[3] (sig_last_dbeat_i_2_n_0),
        .\sig_dbeat_cntr_reg[5] (\sig_dbeat_cntr[7]_i_3_n_0 ),
        .sig_dqual_reg_empty(sig_dqual_reg_empty),
        .sig_dqual_reg_empty_reg(\GEN_DATA_CNTL_FIFO.I_DATA_CNTL_FIFO_n_11 ),
        .sig_dqual_reg_full(sig_dqual_reg_full),
        .sig_first_dbeat_reg(\GEN_DATA_CNTL_FIFO.I_DATA_CNTL_FIFO_n_0 ),
        .sig_first_dbeat_reg_0(sig_first_dbeat_reg_n_0),
        .sig_halt_reg_reg(sig_data2addr_stop_req),
        .sig_init_reg2(sig_init_reg2),
        .sig_last_dbeat_reg(\GEN_DATA_CNTL_FIFO.I_DATA_CNTL_FIFO_n_12 ),
        .sig_last_dbeat_reg_0(sig_last_dbeat_reg_n_0),
        .sig_mstr2data_cmd_valid(sig_mstr2data_cmd_valid),
        .sig_next_calc_error_reg_reg(sig_next_calc_error_reg),
        .sig_next_sequential_reg(sig_next_sequential_reg),
        .\sig_next_tag_reg_reg[0] (\GEN_DATA_CNTL_FIFO.I_DATA_CNTL_FIFO_n_10 ),
        .sig_push_dqual_reg(sig_push_dqual_reg),
        .sig_reset_reg(sig_reset_reg),
        .sig_rsc2stat_status_valid(sig_rsc2stat_status_valid),
        .sig_stat2rsc_status_ready(sig_stat2rsc_status_ready));
  LUT2 #(
    .INIT(4'h6)) 
    \count[6]_i_1 
       (.I0(E),
        .I1(ram_empty_fb_i_reg),
        .O(\count_reg[0] ));
  LUT6 #(
    .INIT(64'h0000000000000D00)) 
    m_axi_mm2s_rready_INST_0
       (.I0(ram_full_i_reg_0),
        .I1(sig_data2addr_stop_req),
        .I2(sig_data2rsc_valid),
        .I3(sig_dqual_reg_full),
        .I4(sig_next_calc_error_reg),
        .I5(m_axi_mm2s_rready_INST_0_i_1_n_0),
        .O(m_axi_mm2s_rready));
  (* SOFT_HLUTNM = "soft_lutpair204" *) 
  LUT3 #(
    .INIT(8'h01)) 
    m_axi_mm2s_rready_INST_0_i_1
       (.I0(sig_addr_posted_cntr[1]),
        .I1(sig_addr_posted_cntr[2]),
        .I2(sig_addr_posted_cntr[0]),
        .O(m_axi_mm2s_rready_INST_0_i_1_n_0));
  LUT6 #(
    .INIT(64'h0010001100100010)) 
    ram_full_fb_i_i_2
       (.I0(ram_full_i_reg_0),
        .I1(ram_full_fb_i_i_4_n_0),
        .I2(sig_data2addr_stop_req),
        .I3(m_axi_mm2s_rready_INST_0_i_1_n_0),
        .I4(sig_data2rsc_valid),
        .I5(m_axi_mm2s_rvalid),
        .O(ram_full_i_reg));
  (* SOFT_HLUTNM = "soft_lutpair207" *) 
  LUT2 #(
    .INIT(4'hB)) 
    ram_full_fb_i_i_4
       (.I0(sig_next_calc_error_reg),
        .I1(sig_dqual_reg_full),
        .O(ram_full_fb_i_i_4_n_0));
  (* SOFT_HLUTNM = "soft_lutpair204" *) 
  LUT5 #(
    .INIT(32'hB9996662)) 
    \sig_addr_posted_cntr[0]_i_1 
       (.I0(sig_posted_to_axi_reg),
        .I1(\sig_addr_posted_cntr_reg[2]_0 ),
        .I2(sig_addr_posted_cntr[2]),
        .I3(sig_addr_posted_cntr[1]),
        .I4(sig_addr_posted_cntr[0]),
        .O(\sig_addr_posted_cntr[0]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair203" *) 
  LUT5 #(
    .INIT(32'hAADAA4AA)) 
    \sig_addr_posted_cntr[1]_i_1 
       (.I0(sig_addr_posted_cntr[1]),
        .I1(sig_addr_posted_cntr[2]),
        .I2(sig_addr_posted_cntr[0]),
        .I3(\sig_addr_posted_cntr_reg[2]_0 ),
        .I4(sig_posted_to_axi_reg),
        .O(\sig_addr_posted_cntr[1]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair203" *) 
  LUT5 #(
    .INIT(32'hCCECC8CC)) 
    \sig_addr_posted_cntr[2]_i_1 
       (.I0(sig_addr_posted_cntr[1]),
        .I1(sig_addr_posted_cntr[2]),
        .I2(sig_addr_posted_cntr[0]),
        .I3(\sig_addr_posted_cntr_reg[2]_0 ),
        .I4(sig_posted_to_axi_reg),
        .O(\sig_addr_posted_cntr[2]_i_1_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \sig_addr_posted_cntr_reg[0] 
       (.C(m_axi_mm2s_aclk),
        .CE(1'b1),
        .D(\sig_addr_posted_cntr[0]_i_1_n_0 ),
        .Q(sig_addr_posted_cntr[0]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \sig_addr_posted_cntr_reg[1] 
       (.C(m_axi_mm2s_aclk),
        .CE(1'b1),
        .D(\sig_addr_posted_cntr[1]_i_1_n_0 ),
        .Q(sig_addr_posted_cntr[1]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \sig_addr_posted_cntr_reg[2] 
       (.C(m_axi_mm2s_aclk),
        .CE(1'b1),
        .D(\sig_addr_posted_cntr[2]_i_1_n_0 ),
        .Q(sig_addr_posted_cntr[2]),
        .R(SR));
  (* SOFT_HLUTNM = "soft_lutpair205" *) 
  LUT4 #(
    .INIT(16'hEAAA)) 
    sig_coelsc_decerr_reg_i_1
       (.I0(sig_data2rsc_decerr),
        .I1(m_axi_mm2s_rvalid),
        .I2(m_axi_mm2s_rresp[1]),
        .I3(m_axi_mm2s_rresp[0]),
        .O(sig_coelsc_decerr_reg0));
  FDRE #(
    .INIT(1'b0)) 
    sig_coelsc_decerr_reg_reg
       (.C(m_axi_mm2s_aclk),
        .CE(sig_push_coelsc_reg),
        .D(sig_coelsc_decerr_reg0),
        .Q(sig_data2rsc_decerr),
        .R(\sig_coelsc_tag_reg[0]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair208" *) 
  LUT2 #(
    .INIT(4'hE)) 
    sig_coelsc_interr_reg_i_1
       (.I0(sig_data2rsc_calc_err),
        .I1(sig_next_calc_error_reg),
        .O(sig_coelsc_interr_reg0));
  FDRE #(
    .INIT(1'b0)) 
    sig_coelsc_interr_reg_reg
       (.C(m_axi_mm2s_aclk),
        .CE(sig_push_coelsc_reg),
        .D(sig_coelsc_interr_reg0),
        .Q(sig_data2rsc_calc_err),
        .R(\sig_coelsc_tag_reg[0]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair207" *) 
  LUT3 #(
    .INIT(8'hEA)) 
    sig_coelsc_reg_full_i_1
       (.I0(sig_next_calc_error_reg),
        .I1(sig_next_cmd_cmplt_reg),
        .I2(m_axi_mm2s_rlast),
        .O(sig_cmd_cmplt_last_dbeat));
  FDRE #(
    .INIT(1'b0)) 
    sig_coelsc_reg_full_reg
       (.C(m_axi_mm2s_aclk),
        .CE(sig_push_coelsc_reg),
        .D(sig_cmd_cmplt_last_dbeat),
        .Q(sig_data2rsc_valid),
        .R(\sig_coelsc_tag_reg[0]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair205" *) 
  LUT4 #(
    .INIT(16'hAAEA)) 
    sig_coelsc_slverr_reg_i_1
       (.I0(sig_data2rsc_slverr),
        .I1(m_axi_mm2s_rvalid),
        .I2(m_axi_mm2s_rresp[1]),
        .I3(m_axi_mm2s_rresp[0]),
        .O(sig_coelsc_slverr_reg0));
  FDRE #(
    .INIT(1'b0)) 
    sig_coelsc_slverr_reg_reg
       (.C(m_axi_mm2s_aclk),
        .CE(sig_push_coelsc_reg),
        .D(sig_coelsc_slverr_reg0),
        .Q(sig_data2rsc_slverr),
        .R(\sig_coelsc_tag_reg[0]_i_1_n_0 ));
  LUT5 #(
    .INIT(32'h7000FFFF)) 
    \sig_coelsc_tag_reg[0]_i_1 
       (.I0(sig_ld_new_cmd_reg),
        .I1(sig_next_calc_error_reg),
        .I2(sig_data2rsc_valid),
        .I3(sig_rsc2data_ready),
        .I4(sig_cmd_stat_rst_user_reg_n_cdc_from_reg),
        .O(\sig_coelsc_tag_reg[0]_i_1_n_0 ));
  LUT3 #(
    .INIT(8'hEA)) 
    \sig_coelsc_tag_reg[0]_i_2 
       (.I0(\GEN_DATA_CNTL_FIFO.I_DATA_CNTL_FIFO_n_11 ),
        .I1(sig_next_calc_error_reg),
        .I2(sig_ld_new_cmd_reg),
        .O(sig_push_coelsc_reg));
  FDRE #(
    .INIT(1'b0)) 
    \sig_coelsc_tag_reg_reg[0] 
       (.C(m_axi_mm2s_aclk),
        .CE(sig_push_coelsc_reg),
        .D(sig_next_tag_reg),
        .Q(sig_coelsc_tag_reg),
        .R(\sig_coelsc_tag_reg[0]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'hAAAAAAA8AAAAAAAA)) 
    \sig_dbeat_cntr[7]_i_3 
       (.I0(\GEN_DATA_CNTL_FIFO.I_DATA_CNTL_FIFO_n_11 ),
        .I1(sig_dbeat_cntr_reg__0[5]),
        .I2(sig_dbeat_cntr_reg__0[4]),
        .I3(sig_dbeat_cntr_reg__0[7]),
        .I4(sig_dbeat_cntr_reg__0[6]),
        .I5(\sig_dbeat_cntr[7]_i_4_n_0 ),
        .O(\sig_dbeat_cntr[7]_i_3_n_0 ));
  LUT4 #(
    .INIT(16'h0001)) 
    \sig_dbeat_cntr[7]_i_4 
       (.I0(sig_dbeat_cntr_reg__0[0]),
        .I1(sig_dbeat_cntr_reg__0[1]),
        .I2(sig_dbeat_cntr_reg__0[3]),
        .I3(sig_dbeat_cntr_reg__0[2]),
        .O(\sig_dbeat_cntr[7]_i_4_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \sig_dbeat_cntr_reg[0] 
       (.C(m_axi_mm2s_aclk),
        .CE(\GEN_DATA_CNTL_FIFO.I_DATA_CNTL_FIFO_n_27 ),
        .D(p_0_in__1[0]),
        .Q(sig_dbeat_cntr_reg__0[0]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \sig_dbeat_cntr_reg[1] 
       (.C(m_axi_mm2s_aclk),
        .CE(\GEN_DATA_CNTL_FIFO.I_DATA_CNTL_FIFO_n_27 ),
        .D(p_0_in__1[1]),
        .Q(sig_dbeat_cntr_reg__0[1]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \sig_dbeat_cntr_reg[2] 
       (.C(m_axi_mm2s_aclk),
        .CE(\GEN_DATA_CNTL_FIFO.I_DATA_CNTL_FIFO_n_27 ),
        .D(p_0_in__1[2]),
        .Q(sig_dbeat_cntr_reg__0[2]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \sig_dbeat_cntr_reg[3] 
       (.C(m_axi_mm2s_aclk),
        .CE(\GEN_DATA_CNTL_FIFO.I_DATA_CNTL_FIFO_n_27 ),
        .D(p_0_in__1[3]),
        .Q(sig_dbeat_cntr_reg__0[3]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \sig_dbeat_cntr_reg[4] 
       (.C(m_axi_mm2s_aclk),
        .CE(\GEN_DATA_CNTL_FIFO.I_DATA_CNTL_FIFO_n_27 ),
        .D(\GEN_DATA_CNTL_FIFO.I_DATA_CNTL_FIFO_n_5 ),
        .Q(sig_dbeat_cntr_reg__0[4]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \sig_dbeat_cntr_reg[5] 
       (.C(m_axi_mm2s_aclk),
        .CE(\GEN_DATA_CNTL_FIFO.I_DATA_CNTL_FIFO_n_27 ),
        .D(\GEN_DATA_CNTL_FIFO.I_DATA_CNTL_FIFO_n_4 ),
        .Q(sig_dbeat_cntr_reg__0[5]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \sig_dbeat_cntr_reg[6] 
       (.C(m_axi_mm2s_aclk),
        .CE(\GEN_DATA_CNTL_FIFO.I_DATA_CNTL_FIFO_n_27 ),
        .D(\GEN_DATA_CNTL_FIFO.I_DATA_CNTL_FIFO_n_3 ),
        .Q(sig_dbeat_cntr_reg__0[6]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \sig_dbeat_cntr_reg[7] 
       (.C(m_axi_mm2s_aclk),
        .CE(\GEN_DATA_CNTL_FIFO.I_DATA_CNTL_FIFO_n_27 ),
        .D(\GEN_DATA_CNTL_FIFO.I_DATA_CNTL_FIFO_n_2 ),
        .Q(sig_dbeat_cntr_reg__0[7]),
        .R(SR));
  FDSE #(
    .INIT(1'b0)) 
    sig_dqual_reg_empty_reg
       (.C(m_axi_mm2s_aclk),
        .CE(sig_push_dqual_reg),
        .D(1'b0),
        .Q(sig_dqual_reg_empty),
        .S(\GEN_DATA_CNTL_FIFO.I_DATA_CNTL_FIFO_n_10 ));
  FDRE #(
    .INIT(1'b0)) 
    sig_dqual_reg_full_reg
       (.C(m_axi_mm2s_aclk),
        .CE(sig_push_dqual_reg),
        .D(sig_push_dqual_reg),
        .Q(sig_dqual_reg_full),
        .R(\GEN_DATA_CNTL_FIFO.I_DATA_CNTL_FIFO_n_10 ));
  FDRE #(
    .INIT(1'b0)) 
    sig_first_dbeat_reg
       (.C(m_axi_mm2s_aclk),
        .CE(1'b1),
        .D(\GEN_DATA_CNTL_FIFO.I_DATA_CNTL_FIFO_n_0 ),
        .Q(sig_first_dbeat_reg_n_0),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    sig_halt_reg_dly1_reg
       (.C(m_axi_mm2s_aclk),
        .CE(1'b1),
        .D(sig_data2addr_stop_req),
        .Q(sig_halt_reg_dly1),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    sig_halt_reg_dly2_reg
       (.C(m_axi_mm2s_aclk),
        .CE(1'b1),
        .D(sig_halt_reg_dly1),
        .Q(sig_halt_reg_dly2),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    sig_halt_reg_dly3_reg
       (.C(m_axi_mm2s_aclk),
        .CE(1'b1),
        .D(sig_halt_reg_dly2),
        .Q(sig_halt_reg_dly3),
        .R(SR));
  LUT2 #(
    .INIT(4'hE)) 
    sig_halt_reg_i_1
       (.I0(sig_rst2all_stop_request),
        .I1(sig_data2addr_stop_req),
        .O(sig_halt_reg_i_1_n_0));
  FDRE #(
    .INIT(1'b0)) 
    sig_halt_reg_reg
       (.C(m_axi_mm2s_aclk),
        .CE(1'b1),
        .D(sig_halt_reg_i_1_n_0),
        .Q(sig_data2addr_stop_req),
        .R(SR));
  LUT6 #(
    .INIT(64'hFFFFFFFFFFFFFDFF)) 
    sig_last_dbeat_i_2
       (.I0(\GEN_DATA_CNTL_FIFO.I_DATA_CNTL_FIFO_n_11 ),
        .I1(sig_dbeat_cntr_reg__0[3]),
        .I2(sig_dbeat_cntr_reg__0[2]),
        .I3(sig_dbeat_cntr_reg__0[0]),
        .I4(sig_dbeat_cntr_reg__0[1]),
        .I5(sig_last_dbeat_i_4_n_0),
        .O(sig_last_dbeat_i_2_n_0));
  LUT4 #(
    .INIT(16'hFFFE)) 
    sig_last_dbeat_i_4
       (.I0(sig_dbeat_cntr_reg__0[5]),
        .I1(sig_dbeat_cntr_reg__0[4]),
        .I2(sig_dbeat_cntr_reg__0[7]),
        .I3(sig_dbeat_cntr_reg__0[6]),
        .O(sig_last_dbeat_i_4_n_0));
  FDRE #(
    .INIT(1'b0)) 
    sig_last_dbeat_reg
       (.C(m_axi_mm2s_aclk),
        .CE(1'b1),
        .D(\GEN_DATA_CNTL_FIFO.I_DATA_CNTL_FIFO_n_12 ),
        .Q(sig_last_dbeat_reg_n_0),
        .R(1'b0));
  LUT2 #(
    .INIT(4'h8)) 
    sig_last_mmap_dbeat_reg_i_1
       (.I0(m_axi_mm2s_rlast),
        .I1(\GEN_DATA_CNTL_FIFO.I_DATA_CNTL_FIFO_n_11 ),
        .O(sig_last_mmap_dbeat));
  FDRE #(
    .INIT(1'b0)) 
    sig_last_mmap_dbeat_reg_reg
       (.C(m_axi_mm2s_aclk),
        .CE(1'b1),
        .D(sig_last_mmap_dbeat),
        .Q(\sig_addr_posted_cntr_reg[2]_0 ),
        .R(SR));
  LUT3 #(
    .INIT(8'h08)) 
    sig_ld_new_cmd_reg_i_1
       (.I0(sig_push_dqual_reg),
        .I1(sig_cmd_stat_rst_user_reg_n_cdc_from_reg),
        .I2(sig_ld_new_cmd_reg),
        .O(sig_ld_new_cmd_reg_i_1_n_0));
  FDRE #(
    .INIT(1'b0)) 
    sig_ld_new_cmd_reg_reg
       (.C(m_axi_mm2s_aclk),
        .CE(1'b1),
        .D(sig_ld_new_cmd_reg_i_1_n_0),
        .Q(sig_ld_new_cmd_reg),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    sig_next_calc_error_reg_reg
       (.C(m_axi_mm2s_aclk),
        .CE(sig_push_dqual_reg),
        .D(sig_cmd_fifo_data_out[26]),
        .Q(sig_next_calc_error_reg),
        .R(\GEN_DATA_CNTL_FIFO.I_DATA_CNTL_FIFO_n_10 ));
  FDRE #(
    .INIT(1'b0)) 
    sig_next_cmd_cmplt_reg_reg
       (.C(m_axi_mm2s_aclk),
        .CE(sig_push_dqual_reg),
        .D(sig_cmd_fifo_data_out[25]),
        .Q(sig_next_cmd_cmplt_reg),
        .R(\GEN_DATA_CNTL_FIFO.I_DATA_CNTL_FIFO_n_10 ));
  FDRE #(
    .INIT(1'b0)) 
    sig_next_eof_reg_reg
       (.C(m_axi_mm2s_aclk),
        .CE(sig_push_dqual_reg),
        .D(sig_cmd_fifo_data_out[23]),
        .Q(sig_next_eof_reg),
        .R(\GEN_DATA_CNTL_FIFO.I_DATA_CNTL_FIFO_n_10 ));
  FDRE #(
    .INIT(1'b0)) 
    \sig_next_last_strb_reg_reg[0] 
       (.C(m_axi_mm2s_aclk),
        .CE(sig_push_dqual_reg),
        .D(sig_cmd_fifo_data_out[18]),
        .Q(sig_next_last_strb_reg[0]),
        .R(\GEN_DATA_CNTL_FIFO.I_DATA_CNTL_FIFO_n_10 ));
  FDRE #(
    .INIT(1'b0)) 
    \sig_next_last_strb_reg_reg[1] 
       (.C(m_axi_mm2s_aclk),
        .CE(sig_push_dqual_reg),
        .D(sig_cmd_fifo_data_out[19]),
        .Q(sig_next_last_strb_reg[1]),
        .R(\GEN_DATA_CNTL_FIFO.I_DATA_CNTL_FIFO_n_10 ));
  FDRE #(
    .INIT(1'b0)) 
    \sig_next_last_strb_reg_reg[2] 
       (.C(m_axi_mm2s_aclk),
        .CE(sig_push_dqual_reg),
        .D(sig_cmd_fifo_data_out[20]),
        .Q(sig_next_last_strb_reg[2]),
        .R(\GEN_DATA_CNTL_FIFO.I_DATA_CNTL_FIFO_n_10 ));
  FDRE #(
    .INIT(1'b0)) 
    \sig_next_last_strb_reg_reg[3] 
       (.C(m_axi_mm2s_aclk),
        .CE(sig_push_dqual_reg),
        .D(sig_cmd_fifo_data_out[21]),
        .Q(sig_next_last_strb_reg[3]),
        .R(\GEN_DATA_CNTL_FIFO.I_DATA_CNTL_FIFO_n_10 ));
  FDRE #(
    .INIT(1'b0)) 
    sig_next_sequential_reg_reg
       (.C(m_axi_mm2s_aclk),
        .CE(sig_push_dqual_reg),
        .D(sig_cmd_fifo_data_out[24]),
        .Q(sig_next_sequential_reg),
        .R(\GEN_DATA_CNTL_FIFO.I_DATA_CNTL_FIFO_n_10 ));
  FDRE #(
    .INIT(1'b0)) 
    \sig_next_strt_strb_reg_reg[0] 
       (.C(m_axi_mm2s_aclk),
        .CE(sig_push_dqual_reg),
        .D(sig_cmd_fifo_data_out[14]),
        .Q(sig_next_strt_strb_reg[0]),
        .R(\GEN_DATA_CNTL_FIFO.I_DATA_CNTL_FIFO_n_10 ));
  FDRE #(
    .INIT(1'b0)) 
    \sig_next_strt_strb_reg_reg[1] 
       (.C(m_axi_mm2s_aclk),
        .CE(sig_push_dqual_reg),
        .D(sig_cmd_fifo_data_out[15]),
        .Q(sig_next_strt_strb_reg[1]),
        .R(\GEN_DATA_CNTL_FIFO.I_DATA_CNTL_FIFO_n_10 ));
  FDRE #(
    .INIT(1'b0)) 
    \sig_next_strt_strb_reg_reg[2] 
       (.C(m_axi_mm2s_aclk),
        .CE(sig_push_dqual_reg),
        .D(sig_cmd_fifo_data_out[16]),
        .Q(sig_next_strt_strb_reg[2]),
        .R(\GEN_DATA_CNTL_FIFO.I_DATA_CNTL_FIFO_n_10 ));
  FDRE #(
    .INIT(1'b0)) 
    \sig_next_strt_strb_reg_reg[3] 
       (.C(m_axi_mm2s_aclk),
        .CE(sig_push_dqual_reg),
        .D(sig_cmd_fifo_data_out[17]),
        .Q(sig_next_strt_strb_reg[3]),
        .R(\GEN_DATA_CNTL_FIFO.I_DATA_CNTL_FIFO_n_10 ));
  FDRE #(
    .INIT(1'b0)) 
    \sig_next_tag_reg_reg[0] 
       (.C(m_axi_mm2s_aclk),
        .CE(sig_push_dqual_reg),
        .D(sig_cmd_fifo_data_out[0]),
        .Q(sig_next_tag_reg),
        .R(\GEN_DATA_CNTL_FIFO.I_DATA_CNTL_FIFO_n_10 ));
  LUT2 #(
    .INIT(4'hE)) 
    sig_rd_sts_interr_reg_i_1
       (.I0(sig_data2rsc_calc_err),
        .I1(D[0]),
        .O(sig_rd_sts_interr_reg0));
  (* SOFT_HLUTNM = "soft_lutpair209" *) 
  LUT2 #(
    .INIT(4'h1)) 
    sig_rd_sts_reg_empty_i_1
       (.I0(sig_data2rsc_valid),
        .I1(sig_data2rsc_calc_err),
        .O(sig_rd_sts_reg_empty_reg));
  (* SOFT_HLUTNM = "soft_lutpair208" *) 
  LUT2 #(
    .INIT(4'hE)) 
    sig_rd_sts_reg_full_i_1
       (.I0(sig_data2rsc_calc_err),
        .I1(sig_data2rsc_valid),
        .O(sig_rd_sts_reg_full0));
  LUT2 #(
    .INIT(4'hE)) 
    sig_rd_sts_slverr_reg_i_1
       (.I0(sig_data2rsc_slverr),
        .I1(D[1]),
        .O(sig_rd_sts_slverr_reg0));
  (* SOFT_HLUTNM = "soft_lutpair209" *) 
  LUT2 #(
    .INIT(4'h8)) 
    \sig_rd_sts_tag_reg[0]_i_2 
       (.I0(sig_data2rsc_valid),
        .I1(sig_rsc2data_ready),
        .O(sig_push_rd_sts_reg));
  (* SOFT_HLUTNM = "soft_lutpair206" *) 
  LUT4 #(
    .INIT(16'hFF4F)) 
    sig_s_ready_dup_i_2
       (.I0(sig_halt_reg_dly3),
        .I1(sig_halt_reg_dly2),
        .I2(sig_cmd_stat_rst_user_reg_n_cdc_from_reg),
        .I3(sig_sstrb_stop_mask),
        .O(sig_s_ready_out_reg));
  (* SOFT_HLUTNM = "soft_lutpair206" *) 
  LUT3 #(
    .INIT(8'hF4)) 
    \sig_sstrb_stop_mask[3]_i_1 
       (.I0(sig_halt_reg_dly3),
        .I1(sig_halt_reg_dly2),
        .I2(sig_sstrb_stop_mask),
        .O(\sig_sstrb_stop_mask_reg[3] ));
endmodule

(* ORIG_REF_NAME = "axi_datamover_reset" *) 
module design_1_axi_dma_0_0_axi_datamover_reset
   (sig_cmd_stat_rst_user_reg_n_cdc_from_reg,
    sig_s_h_halt_reg,
    sig_stream_rst,
    SR,
    s2mm_halt_cmplt,
    \GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_s_level_out_d4 ,
    m_axi_s2mm_aclk,
    \GNE_SYNC_RESET.halt_i_reg ,
    lsig_end_of_cmd_reg,
    sig_wsc2rst_stop_cmplt,
    sig_addr_reg_empty,
    sig_addr2wsc_calc_error,
    sig_data2addr_stop_req,
    sig_data2rst_stop_cmplt);
  output sig_cmd_stat_rst_user_reg_n_cdc_from_reg;
  output sig_s_h_halt_reg;
  output sig_stream_rst;
  output [0:0]SR;
  output s2mm_halt_cmplt;
  input \GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_s_level_out_d4 ;
  input m_axi_s2mm_aclk;
  input \GNE_SYNC_RESET.halt_i_reg ;
  input lsig_end_of_cmd_reg;
  input sig_wsc2rst_stop_cmplt;
  input sig_addr_reg_empty;
  input sig_addr2wsc_calc_error;
  input sig_data2addr_stop_req;
  input sig_data2rst_stop_cmplt;

  wire \GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_s_level_out_d4 ;
  wire \GNE_SYNC_RESET.halt_i_reg ;
  wire [0:0]SR;
  wire lsig_end_of_cmd_reg;
  wire m_axi_s2mm_aclk;
  wire s2mm_halt_cmplt;
  wire sig_addr2wsc_calc_error;
  wire sig_addr_reg_empty;
  wire sig_cmd_stat_rst_user_reg_n_cdc_from_reg;
  wire sig_data2addr_stop_req;
  wire sig_data2rst_stop_cmplt;
  wire sig_halt_cmplt_i_1__0_n_0;
  wire sig_s_h_halt_reg;
  wire sig_stream_rst;
  wire sig_wsc2rst_stop_cmplt;

  LUT2 #(
    .INIT(4'hD)) 
    \GEN_INDET_BTT.lsig_byte_cntr[13]_i_1 
       (.I0(sig_cmd_stat_rst_user_reg_n_cdc_from_reg),
        .I1(lsig_end_of_cmd_reg),
        .O(SR));
  FDRE #(
    .INIT(1'b0)) 
    sig_cmd_stat_rst_user_reg_n_cdc_from_reg__0
       (.C(m_axi_s2mm_aclk),
        .CE(1'b1),
        .D(\GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_s_level_out_d4 ),
        .Q(sig_cmd_stat_rst_user_reg_n_cdc_from_reg),
        .R(1'b0));
  LUT6 #(
    .INIT(64'hFFFFFFFFA8000000)) 
    sig_halt_cmplt_i_1__0
       (.I0(sig_wsc2rst_stop_cmplt),
        .I1(sig_addr_reg_empty),
        .I2(sig_addr2wsc_calc_error),
        .I3(sig_data2addr_stop_req),
        .I4(sig_data2rst_stop_cmplt),
        .I5(s2mm_halt_cmplt),
        .O(sig_halt_cmplt_i_1__0_n_0));
  FDRE #(
    .INIT(1'b0)) 
    sig_halt_cmplt_reg
       (.C(m_axi_s2mm_aclk),
        .CE(1'b1),
        .D(sig_halt_cmplt_i_1__0_n_0),
        .Q(s2mm_halt_cmplt),
        .R(sig_stream_rst));
  FDRE #(
    .INIT(1'b0)) 
    sig_s_h_halt_reg_reg
       (.C(m_axi_s2mm_aclk),
        .CE(1'b1),
        .D(\GNE_SYNC_RESET.halt_i_reg ),
        .Q(sig_s_h_halt_reg),
        .R(sig_stream_rst));
  LUT1 #(
    .INIT(2'h1)) 
    \sig_strb_reg_out[3]_i_1__0 
       (.I0(sig_cmd_stat_rst_user_reg_n_cdc_from_reg),
        .O(sig_stream_rst));
endmodule

(* ORIG_REF_NAME = "axi_datamover_reset" *) 
module design_1_axi_dma_0_0_axi_datamover_reset_7
   (sig_cmd_stat_rst_user_reg_n_cdc_from_reg,
    sig_rst2all_stop_request,
    SR,
    mm2s_halt_cmplt,
    out,
    m_axi_mm2s_aclk,
    \GNE_SYNC_RESET.halt_i_reg ,
    sig_calc_error_reg_reg,
    sig_next_calc_error_reg,
    sig_addr_posted_cntr);
  output sig_cmd_stat_rst_user_reg_n_cdc_from_reg;
  output sig_rst2all_stop_request;
  output [0:0]SR;
  output mm2s_halt_cmplt;
  input out;
  input m_axi_mm2s_aclk;
  input \GNE_SYNC_RESET.halt_i_reg ;
  input sig_calc_error_reg_reg;
  input sig_next_calc_error_reg;
  input [2:0]sig_addr_posted_cntr;

  wire \GNE_SYNC_RESET.halt_i_reg ;
  wire [0:0]SR;
  wire m_axi_mm2s_aclk;
  wire mm2s_halt_cmplt;
  wire out;
  wire [2:0]sig_addr_posted_cntr;
  wire sig_calc_error_reg_reg;
  wire sig_cmd_stat_rst_user_reg_n_cdc_from_reg;
  wire sig_halt_cmplt_i_1_n_0;
  wire sig_next_calc_error_reg;
  wire sig_rst2all_stop_request;

  LUT1 #(
    .INIT(2'h1)) 
    \DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM36_NO_ECC.ram_i_4 
       (.I0(sig_cmd_stat_rst_user_reg_n_cdc_from_reg),
        .O(SR));
  FDRE #(
    .INIT(1'b0)) 
    sig_cmd_stat_rst_user_reg_n_cdc_from_reg__0
       (.C(m_axi_mm2s_aclk),
        .CE(1'b1),
        .D(out),
        .Q(sig_cmd_stat_rst_user_reg_n_cdc_from_reg),
        .R(1'b0));
  LUT6 #(
    .INIT(64'hFFFFFFFF44444445)) 
    sig_halt_cmplt_i_1
       (.I0(sig_calc_error_reg_reg),
        .I1(sig_next_calc_error_reg),
        .I2(sig_addr_posted_cntr[0]),
        .I3(sig_addr_posted_cntr[2]),
        .I4(sig_addr_posted_cntr[1]),
        .I5(mm2s_halt_cmplt),
        .O(sig_halt_cmplt_i_1_n_0));
  FDRE #(
    .INIT(1'b0)) 
    sig_halt_cmplt_reg
       (.C(m_axi_mm2s_aclk),
        .CE(1'b1),
        .D(sig_halt_cmplt_i_1_n_0),
        .Q(mm2s_halt_cmplt),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    sig_s_h_halt_reg_reg
       (.C(m_axi_mm2s_aclk),
        .CE(1'b1),
        .D(\GNE_SYNC_RESET.halt_i_reg ),
        .Q(sig_rst2all_stop_request),
        .R(SR));
endmodule

(* ORIG_REF_NAME = "axi_datamover_s2mm_full_wrap" *) 
module design_1_axi_dma_0_0_axi_datamover_s2mm_full_wrap
   (m_axi_s2mm_wvalid,
    s_axis_s2mm_tready,
    sig_s_h_halt_reg,
    m_axi_s2mm_awsize,
    m_axi_s2mm_awburst,
    m_axi_s2mm_awvalid,
    DI,
    m_axi_s2mm_wlast,
    s_axis_s2mm_cmd_tready,
    m_axi_s2mm_bready,
    Q,
    \gpr1.dout_i_reg[1] ,
    \INDETERMINATE_BTT_MODE.s2mm_brcvd_reg[0] ,
    s2mm_decerr_i,
    s2mm_interr_i,
    s2mm_slverr_i,
    D,
    \INDETERMINATE_BTT_MODE.s2mm_packet_eof_i_reg ,
    E,
    s2mm_halt_cmplt,
    m_axi_s2mm_awaddr,
    m_axi_s2mm_awlen,
    m_axi_s2mm_wdata,
    m_axi_s2mm_wstrb,
    m_axi_s2mm_aclk,
    \GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_s_level_out_d4 ,
    \GNE_SYNC_RESET.halt_i_reg ,
    m_axi_s2mm_bvalid,
    m_axi_s2mm_wready,
    s_axis_s2mm_tvalid,
    s_axis_s2mm_tlast,
    s_axis_s2mm_tkeep,
    s_axis_s2mm_tdata,
    s_axis_s2mm_cmd_tvalid_split,
    m_axis_s2mm_sts_tready,
    p_8_out,
    m_axi_s2mm_awready,
    \GNE_SYNC_RESET.scndry_resetn_reg ,
    m_axi_s2mm_bresp,
    p_0_out,
    \GEN_HOLD_NO_DATA.s_axis_s2mm_cmd_tvalid_reg ,
    \GEN_S2MM.queue_dout2_new_reg[31] );
  output m_axi_s2mm_wvalid;
  output s_axis_s2mm_tready;
  output sig_s_h_halt_reg;
  output [0:0]m_axi_s2mm_awsize;
  output [0:0]m_axi_s2mm_awburst;
  output m_axi_s2mm_awvalid;
  output [8:0]DI;
  output m_axi_s2mm_wlast;
  output s_axis_s2mm_cmd_tready;
  output m_axi_s2mm_bready;
  output [2:0]Q;
  output [2:0]\gpr1.dout_i_reg[1] ;
  output \INDETERMINATE_BTT_MODE.s2mm_brcvd_reg[0] ;
  output s2mm_decerr_i;
  output s2mm_interr_i;
  output s2mm_slverr_i;
  output [13:0]D;
  output \INDETERMINATE_BTT_MODE.s2mm_packet_eof_i_reg ;
  output [0:0]E;
  output s2mm_halt_cmplt;
  output [31:0]m_axi_s2mm_awaddr;
  output [4:0]m_axi_s2mm_awlen;
  output [31:0]m_axi_s2mm_wdata;
  output [3:0]m_axi_s2mm_wstrb;
  input m_axi_s2mm_aclk;
  input \GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_s_level_out_d4 ;
  input \GNE_SYNC_RESET.halt_i_reg ;
  input m_axi_s2mm_bvalid;
  input m_axi_s2mm_wready;
  input s_axis_s2mm_tvalid;
  input s_axis_s2mm_tlast;
  input [3:0]s_axis_s2mm_tkeep;
  input [31:0]s_axis_s2mm_tdata;
  input s_axis_s2mm_cmd_tvalid_split;
  input m_axis_s2mm_sts_tready;
  input p_8_out;
  input m_axi_s2mm_awready;
  input \GNE_SYNC_RESET.scndry_resetn_reg ;
  input [1:0]m_axi_s2mm_bresp;
  input [8:0]p_0_out;
  input [0:0]\GEN_HOLD_NO_DATA.s_axis_s2mm_cmd_tvalid_reg ;
  input [46:0]\GEN_S2MM.queue_dout2_new_reg[31] ;

  wire [13:0]D;
  wire [8:0]DI;
  wire [0:0]E;
  wire \ENABLE_AXIS_SKID.I_INDET_BTT_SKID_BUF/p_0_in2_in ;
  wire \ENABLE_AXIS_SKID.I_INDET_BTT_SKID_BUF/sig_reset_reg ;
  wire \ENABLE_AXIS_SKID.I_S2MM_STRM_SKID_BUF_n_11 ;
  wire \ENABLE_AXIS_SKID.I_S2MM_STRM_SKID_BUF_n_12 ;
  wire \ENABLE_AXIS_SKID.I_S2MM_STRM_SKID_BUF_n_13 ;
  wire \ENABLE_AXIS_SKID.I_S2MM_STRM_SKID_BUF_n_14 ;
  wire \ENABLE_AXIS_SKID.I_S2MM_STRM_SKID_BUF_n_15 ;
  wire \ENABLE_AXIS_SKID.I_S2MM_STRM_SKID_BUF_n_16 ;
  wire \ENABLE_AXIS_SKID.I_S2MM_STRM_SKID_BUF_n_17 ;
  wire \ENABLE_AXIS_SKID.I_S2MM_STRM_SKID_BUF_n_18 ;
  wire \ENABLE_AXIS_SKID.I_S2MM_STRM_SKID_BUF_n_19 ;
  wire \ENABLE_AXIS_SKID.I_S2MM_STRM_SKID_BUF_n_20 ;
  wire \ENABLE_AXIS_SKID.I_S2MM_STRM_SKID_BUF_n_21 ;
  wire \ENABLE_AXIS_SKID.I_S2MM_STRM_SKID_BUF_n_22 ;
  wire \ENABLE_AXIS_SKID.I_S2MM_STRM_SKID_BUF_n_23 ;
  wire \ENABLE_AXIS_SKID.I_S2MM_STRM_SKID_BUF_n_24 ;
  wire \ENABLE_AXIS_SKID.I_S2MM_STRM_SKID_BUF_n_25 ;
  wire \ENABLE_AXIS_SKID.I_S2MM_STRM_SKID_BUF_n_26 ;
  wire \ENABLE_AXIS_SKID.I_S2MM_STRM_SKID_BUF_n_27 ;
  wire \ENABLE_AXIS_SKID.I_S2MM_STRM_SKID_BUF_n_28 ;
  wire \ENABLE_AXIS_SKID.I_S2MM_STRM_SKID_BUF_n_29 ;
  wire \ENABLE_AXIS_SKID.I_S2MM_STRM_SKID_BUF_n_30 ;
  wire \ENABLE_AXIS_SKID.I_S2MM_STRM_SKID_BUF_n_31 ;
  wire \ENABLE_AXIS_SKID.I_S2MM_STRM_SKID_BUF_n_32 ;
  wire \ENABLE_AXIS_SKID.I_S2MM_STRM_SKID_BUF_n_33 ;
  wire \ENABLE_AXIS_SKID.I_S2MM_STRM_SKID_BUF_n_34 ;
  wire \ENABLE_AXIS_SKID.I_S2MM_STRM_SKID_BUF_n_35 ;
  wire \ENABLE_AXIS_SKID.I_S2MM_STRM_SKID_BUF_n_36 ;
  wire \ENABLE_AXIS_SKID.I_S2MM_STRM_SKID_BUF_n_37 ;
  wire \ENABLE_AXIS_SKID.I_S2MM_STRM_SKID_BUF_n_38 ;
  wire \ENABLE_AXIS_SKID.I_S2MM_STRM_SKID_BUF_n_39 ;
  wire \ENABLE_AXIS_SKID.I_S2MM_STRM_SKID_BUF_n_40 ;
  wire \ENABLE_AXIS_SKID.I_S2MM_STRM_SKID_BUF_n_41 ;
  wire \ENABLE_AXIS_SKID.I_S2MM_STRM_SKID_BUF_n_42 ;
  wire \GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_s_level_out_d4 ;
  wire \GEN_ADDR_FIFO.I_ADDR_QUAL_FIFO/sig_inhibit_rdy_n ;
  wire \GEN_DATA_CNTL_FIFO.I_DATA_CNTL_FIFO/sig_inhibit_rdy_n ;
  wire \GEN_ENABLE_INDET_BTT.I_SF_DATA_CNTL_STATUS_FIFO/sig_wr_fifo ;
  wire \GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT_n_31 ;
  wire \GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT_n_32 ;
  wire \GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT_n_33 ;
  wire \GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT_n_34 ;
  wire \GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT_n_35 ;
  wire \GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT_n_36 ;
  wire \GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT_n_37 ;
  wire \GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT_n_38 ;
  wire \GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT_n_39 ;
  wire \GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT_n_40 ;
  wire \GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT_n_41 ;
  wire \GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT_n_42 ;
  wire \GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT_n_43 ;
  wire \GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT_n_44 ;
  wire \GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT_n_46 ;
  wire \GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT_n_47 ;
  wire \GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT_n_48 ;
  wire \GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT_n_49 ;
  wire \GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT_n_53 ;
  wire \GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT_n_54 ;
  wire \GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT_n_55 ;
  wire \GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT_n_56 ;
  wire \GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT_n_57 ;
  wire \GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT_n_58 ;
  wire \GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT_n_59 ;
  wire \GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT_n_60 ;
  wire \GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT_n_61 ;
  wire \GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT_n_62 ;
  wire \GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT_n_63 ;
  wire \GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT_n_64 ;
  wire \GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT_n_65 ;
  wire \GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT_n_66 ;
  wire \GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT_n_67 ;
  wire \GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT_n_68 ;
  wire \GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT_n_69 ;
  wire \GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT_n_70 ;
  wire \GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT_n_71 ;
  wire \GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT_n_72 ;
  wire \GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT_n_73 ;
  wire \GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT_n_74 ;
  wire \GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT_n_75 ;
  wire \GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT_n_76 ;
  wire \GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT_n_77 ;
  wire \GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT_n_78 ;
  wire \GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT_n_79 ;
  wire \GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT_n_80 ;
  wire \GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT_n_81 ;
  wire \GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT_n_82 ;
  wire \GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT_n_83 ;
  wire \GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT_n_84 ;
  wire \GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT_n_85 ;
  wire \GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT_n_86 ;
  wire [0:0]\GEN_HOLD_NO_DATA.s_axis_s2mm_cmd_tvalid_reg ;
  wire \GEN_INCLUDE_IBTTCC.I_S2MM_MSTR_IBTTCC_n_69 ;
  wire \GEN_INCLUDE_IBTTCC.I_S2MM_MSTR_IBTTCC_n_70 ;
  wire \GEN_INCLUDE_IBTTCC.I_S2MM_MSTR_IBTTCC_n_71 ;
  wire \GEN_INCLUDE_IBTTCC.I_S2MM_MSTR_IBTTCC_n_72 ;
  wire \GEN_INCLUDE_IBTTCC.I_S2MM_MSTR_IBTTCC_n_73 ;
  wire \GEN_INCLUDE_IBTTCC.I_S2MM_MSTR_IBTTCC_n_74 ;
  wire \GEN_INCLUDE_IBTTCC.I_S2MM_MSTR_IBTTCC_n_75 ;
  wire \GEN_INCLUDE_IBTTCC.I_S2MM_MSTR_IBTTCC_n_76 ;
  wire \GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER_n_1 ;
  wire \GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER_n_14 ;
  wire \GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER_n_15 ;
  wire \GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER_n_16 ;
  wire \GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER_n_2 ;
  wire [1:0]\GEN_INCLUDE_SCATTER.I_S2MM_SCATTER/I_MSSAI_SKID_BUF/sig_mssa_index_out ;
  wire \GEN_INCLUDE_STATUS_FIFO.I_STS_FIFO/sig_push_regfifo ;
  wire [46:0]\GEN_S2MM.queue_dout2_new_reg[31] ;
  wire \GNE_SYNC_RESET.halt_i_reg ;
  wire \GNE_SYNC_RESET.scndry_resetn_reg ;
  wire \INDETERMINATE_BTT_MODE.s2mm_brcvd_reg[0] ;
  wire \INDETERMINATE_BTT_MODE.s2mm_packet_eof_i_reg ;
  wire I_ADDR_CNTL_n_1;
  wire I_CMD_STATUS_n_37;
  wire I_CMD_STATUS_n_38;
  wire I_CMD_STATUS_n_39;
  wire I_CMD_STATUS_n_40;
  wire I_CMD_STATUS_n_41;
  wire I_CMD_STATUS_n_42;
  wire I_CMD_STATUS_n_43;
  wire I_CMD_STATUS_n_44;
  wire I_CMD_STATUS_n_45;
  wire I_CMD_STATUS_n_46;
  wire I_CMD_STATUS_n_47;
  wire I_CMD_STATUS_n_48;
  wire I_CMD_STATUS_n_49;
  wire I_CMD_STATUS_n_50;
  wire I_CMD_STATUS_n_70;
  wire \I_DRE_CNTL_FIFO/sig_inhibit_rdy_n ;
  wire \I_DRE_CNTL_FIFO/sig_init_reg2 ;
  wire I_RESET_n_3;
  wire I_WR_DATA_CNTL_n_2;
  wire I_WR_DATA_CNTL_n_38;
  wire I_WR_DATA_CNTL_n_39;
  wire I_WR_DATA_CNTL_n_4;
  wire I_WR_STATUS_CNTLR_n_26;
  wire [2:0]Q;
  wire [2:0]\SAME_WIDTH_NO_DRE.I_IBTTCC_STBS_SET/lvar_num_set ;
  wire [6:0]dout_i;
  wire dre2skid_wready;
  wire [2:0]\gpr1.dout_i_reg[1] ;
  wire lsig_end_of_cmd_reg;
  wire lsig_eop_reg;
  wire m_axi_s2mm_aclk;
  wire [31:0]m_axi_s2mm_awaddr;
  wire [0:0]m_axi_s2mm_awburst;
  wire [4:0]m_axi_s2mm_awlen;
  wire m_axi_s2mm_awready;
  wire [0:0]m_axi_s2mm_awsize;
  wire m_axi_s2mm_awvalid;
  wire m_axi_s2mm_bready;
  wire [1:0]m_axi_s2mm_bresp;
  wire m_axi_s2mm_bvalid;
  wire [31:0]m_axi_s2mm_wdata;
  wire m_axi_s2mm_wlast;
  wire m_axi_s2mm_wready;
  wire [3:0]m_axi_s2mm_wstrb;
  wire m_axi_s2mm_wvalid;
  wire m_axis_s2mm_sts_tready;
  wire p_0_in2_in;
  wire p_0_in3_in;
  wire [8:0]p_0_out;
  wire p_11_out;
  wire p_12_out;
  wire p_13_out;
  wire p_14_out;
  wire [4:0]p_19_out;
  wire p_1_out;
  wire [1:0]p_20_out;
  wire p_22_out;
  wire [0:0]p_27_out;
  wire p_2_out;
  wire [31:2]p_30_out;
  wire p_32_out;
  wire [13:0]p_5_out;
  wire p_8_out;
  wire p_9_out;
  wire s2mm_decerr_i;
  wire s2mm_halt_cmplt;
  wire s2mm_interr_i;
  wire s2mm_slverr_i;
  wire s_axis_s2mm_cmd_tready;
  wire s_axis_s2mm_cmd_tvalid_split;
  wire [31:0]s_axis_s2mm_tdata;
  wire [3:0]s_axis_s2mm_tkeep;
  wire s_axis_s2mm_tlast;
  wire s_axis_s2mm_tready;
  wire s_axis_s2mm_tvalid;
  wire sig_addr2data_addr_posted;
  wire sig_addr2wsc_calc_error;
  wire sig_addr_reg_empty;
  wire sig_btt_is_zero;
  wire [1:0]sig_child_addr_cntr_lsh_reg;
  wire sig_child_qual_error_reg;
  wire sig_child_qual_first_of_2;
  wire sig_clr_cmd2addr_valid4_out__0;
  wire sig_clr_cmd2data_valid5_out__0;
  wire sig_cmd2mstr_cmd_valid;
  wire [31:0]sig_cmd_addr_slice;
  wire sig_cmd_stat_rst_user_reg_n_cdc_from_reg;
  wire sig_cmd_type_slice;
  wire [13:0]sig_coelsc_bytes_rcvd;
  wire sig_coelsc_eop;
  wire sig_csm_pop_child_cmd;
  wire sig_csm_state_ns1;
  wire sig_data2addr_stop_req;
  wire sig_data2rst_stop_cmplt;
  wire sig_data2skid_wlast;
  wire [3:0]sig_data2skid_wstrb;
  wire sig_data2skid_wvalid;
  wire [13:0]sig_data2wsc_bytes_rcvd;
  wire sig_data2wsc_calc_err;
  wire sig_data2wsc_cmd_cmplt;
  wire sig_data2wsc_valid;
  wire sig_dre2ibtt_eop;
  wire [31:0]sig_dre2ibtt_tdata;
  wire sig_dre2ibtt_tlast;
  wire [3:0]sig_dre2ibtt_tstrb;
  wire sig_dre2ibtt_tvalid;
  wire sig_good_strm_dbeat1_out;
  wire sig_halt_reg_dly1;
  wire sig_halt_reg_dly2;
  wire sig_halt_reg_dly3;
  wire sig_ibtt2dre_tready;
  wire [2:0]sig_ibtt2wdc_stbs_asserted;
  wire sig_ibtt2wdc_tlast;
  wire [3:0]sig_ibtt2wdc_tstrb;
  wire sig_ibtt2wdc_tvalid;
  wire sig_input_reg_empty;
  wire sig_psm_halt;
  wire sig_s_h_halt_reg;
  wire sig_set_push2wsc;
  wire sig_sf2pcc_cmd_cmplt;
  wire sig_sf2pcc_xfer_valid;
  wire sig_skid2data_wready;
  wire sig_stat2wsc_status_ready;
  wire sig_stop_request;
  wire [3:0]sig_strb_skid_mux_out;
  wire [3:0]sig_strb_skid_reg;
  wire sig_stream_rst;
  wire sig_wdc2ibtt_tready;
  wire sig_wdc_status_going_full;
  wire sig_wsc2rst_stop_cmplt;
  wire [6:4]sig_wsc2stat_status;
  wire sig_wsc2stat_status_valid;
  wire sig_xfer_cmd_cmplt_reg0;
  wire skid2dre_wlast;
  wire [3:0]skid2dre_wstrb;
  wire skid2dre_wvalid;

  design_1_axi_dma_0_0_axi_datamover_skid_buf \ENABLE_AXIS_SKID.I_S2MM_STRM_SKID_BUF 
       (.D(\GEN_INCLUDE_SCATTER.I_S2MM_SCATTER/I_MSSAI_SKID_BUF/sig_mssa_index_out ),
        .E(\GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER_n_14 ),
        .Q(skid2dre_wstrb),
        .m_axi_s2mm_aclk(m_axi_s2mm_aclk),
        .out(p_0_in2_in),
        .s_axis_s2mm_tdata(s_axis_s2mm_tdata),
        .s_axis_s2mm_tkeep(s_axis_s2mm_tkeep),
        .s_axis_s2mm_tlast(s_axis_s2mm_tlast),
        .s_axis_s2mm_tready(s_axis_s2mm_tready),
        .s_axis_s2mm_tvalid(s_axis_s2mm_tvalid),
        .sig_cmd_stat_rst_user_reg_n_cdc_from_reg(sig_cmd_stat_rst_user_reg_n_cdc_from_reg),
        .\sig_data_skid_reg_reg[31]_0 ({\ENABLE_AXIS_SKID.I_S2MM_STRM_SKID_BUF_n_11 ,\ENABLE_AXIS_SKID.I_S2MM_STRM_SKID_BUF_n_12 ,\ENABLE_AXIS_SKID.I_S2MM_STRM_SKID_BUF_n_13 ,\ENABLE_AXIS_SKID.I_S2MM_STRM_SKID_BUF_n_14 ,\ENABLE_AXIS_SKID.I_S2MM_STRM_SKID_BUF_n_15 ,\ENABLE_AXIS_SKID.I_S2MM_STRM_SKID_BUF_n_16 ,\ENABLE_AXIS_SKID.I_S2MM_STRM_SKID_BUF_n_17 ,\ENABLE_AXIS_SKID.I_S2MM_STRM_SKID_BUF_n_18 ,\ENABLE_AXIS_SKID.I_S2MM_STRM_SKID_BUF_n_19 ,\ENABLE_AXIS_SKID.I_S2MM_STRM_SKID_BUF_n_20 ,\ENABLE_AXIS_SKID.I_S2MM_STRM_SKID_BUF_n_21 ,\ENABLE_AXIS_SKID.I_S2MM_STRM_SKID_BUF_n_22 ,\ENABLE_AXIS_SKID.I_S2MM_STRM_SKID_BUF_n_23 ,\ENABLE_AXIS_SKID.I_S2MM_STRM_SKID_BUF_n_24 ,\ENABLE_AXIS_SKID.I_S2MM_STRM_SKID_BUF_n_25 ,\ENABLE_AXIS_SKID.I_S2MM_STRM_SKID_BUF_n_26 ,\ENABLE_AXIS_SKID.I_S2MM_STRM_SKID_BUF_n_27 ,\ENABLE_AXIS_SKID.I_S2MM_STRM_SKID_BUF_n_28 ,\ENABLE_AXIS_SKID.I_S2MM_STRM_SKID_BUF_n_29 ,\ENABLE_AXIS_SKID.I_S2MM_STRM_SKID_BUF_n_30 ,\ENABLE_AXIS_SKID.I_S2MM_STRM_SKID_BUF_n_31 ,\ENABLE_AXIS_SKID.I_S2MM_STRM_SKID_BUF_n_32 ,\ENABLE_AXIS_SKID.I_S2MM_STRM_SKID_BUF_n_33 ,\ENABLE_AXIS_SKID.I_S2MM_STRM_SKID_BUF_n_34 ,\ENABLE_AXIS_SKID.I_S2MM_STRM_SKID_BUF_n_35 ,\ENABLE_AXIS_SKID.I_S2MM_STRM_SKID_BUF_n_36 ,\ENABLE_AXIS_SKID.I_S2MM_STRM_SKID_BUF_n_37 ,\ENABLE_AXIS_SKID.I_S2MM_STRM_SKID_BUF_n_38 ,\ENABLE_AXIS_SKID.I_S2MM_STRM_SKID_BUF_n_39 ,\ENABLE_AXIS_SKID.I_S2MM_STRM_SKID_BUF_n_40 ,\ENABLE_AXIS_SKID.I_S2MM_STRM_SKID_BUF_n_41 ,\ENABLE_AXIS_SKID.I_S2MM_STRM_SKID_BUF_n_42 }),
        .sig_halt_reg_dly2(sig_halt_reg_dly2),
        .sig_halt_reg_dly3(sig_halt_reg_dly3),
        .sig_halt_reg_dly3_reg(I_WR_DATA_CNTL_n_38),
        .sig_reset_reg(\ENABLE_AXIS_SKID.I_INDET_BTT_SKID_BUF/sig_reset_reg ),
        .sig_s_ready_dup3_reg(\GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER_n_1 ),
        .sig_s_ready_dup4_reg(skid2dre_wvalid),
        .sig_s_ready_out_reg_0(dre2skid_wready),
        .sig_stop_request(sig_stop_request),
        .\sig_strb_skid_reg_reg[1]_0 (\GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER_n_15 ),
        .\sig_strb_skid_reg_reg[2]_0 (\GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER_n_16 ),
        .sig_stream_rst(sig_stream_rst),
        .skid2dre_wlast(skid2dre_wlast));
  design_1_axi_dma_0_0_axi_datamover_indet_btt \GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT 
       (.CO(\GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT_n_35 ),
        .D({\GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT_n_40 ,\GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT_n_41 ,\GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT_n_42 ,\GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT_n_43 ,\GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT_n_44 }),
        .DI(DI),
        .DIBDI({sig_dre2ibtt_eop,sig_dre2ibtt_tlast,sig_dre2ibtt_tstrb}),
        .E(I_WR_DATA_CNTL_n_39),
        .\GEN_INDET_BTT.lsig_byte_cntr_reg[13] (\GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT_n_46 ),
        .\GEN_INDET_BTT.lsig_byte_cntr_reg[3] ({\GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT_n_47 ,\GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT_n_48 ,\GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT_n_49 }),
        .\GEN_INDET_BTT.lsig_byte_cntr_reg[3]_0 ({sig_ibtt2wdc_stbs_asserted,\GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT_n_53 ,\GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT_n_54 ,\GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT_n_55 ,\GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT_n_56 ,\GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT_n_57 ,\GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT_n_58 ,\GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT_n_59 ,\GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT_n_60 ,\GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT_n_61 ,\GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT_n_62 ,\GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT_n_63 ,\GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT_n_64 ,\GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT_n_65 ,\GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT_n_66 ,\GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT_n_67 ,\GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT_n_68 ,\GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT_n_69 ,\GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT_n_70 ,\GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT_n_71 ,\GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT_n_72 ,\GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT_n_73 ,\GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT_n_74 ,\GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT_n_75 ,\GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT_n_76 ,\GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT_n_77 ,\GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT_n_78 ,\GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT_n_79 ,\GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT_n_80 ,\GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT_n_81 ,\GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT_n_82 ,\GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT_n_83 ,\GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT_n_84 }),
        .\GEN_INDET_BTT.lsig_eop_reg_reg (sig_ibtt2wdc_tvalid),
        .\GEN_INDET_BTT.lsig_eop_reg_reg_0 (\GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT_n_85 ),
        .O({\GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT_n_31 ,\GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT_n_32 ,\GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT_n_33 ,\GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT_n_34 }),
        .Q(sig_dre2ibtt_tdata),
        .S({\GEN_INCLUDE_IBTTCC.I_S2MM_MSTR_IBTTCC_n_73 ,\GEN_INCLUDE_IBTTCC.I_S2MM_MSTR_IBTTCC_n_74 ,\GEN_INCLUDE_IBTTCC.I_S2MM_MSTR_IBTTCC_n_75 ,\GEN_INCLUDE_IBTTCC.I_S2MM_MSTR_IBTTCC_n_76 }),
        .\gcc0.gc0.count_d1_reg[0] (E),
        .\gpr1.dout_i_reg[1] (Q),
        .\gpr1.dout_i_reg[1]_0 (\gpr1.dout_i_reg[1] ),
        .lsig_end_of_cmd_reg(lsig_end_of_cmd_reg),
        .lsig_eop_reg(lsig_eop_reg),
        .lvar_num_set(\SAME_WIDTH_NO_DRE.I_IBTTCC_STBS_SET/lvar_num_set ),
        .m_axi_s2mm_aclk(m_axi_s2mm_aclk),
        .out(\ENABLE_AXIS_SKID.I_INDET_BTT_SKID_BUF/p_0_in2_in ),
        .p_0_out(p_0_out),
        .p_32_out(p_32_out),
        .\sig_burst_dbeat_cntr_reg[3]_0 (sig_good_strm_dbeat1_out),
        .sig_child_addr_cntr_lsh_reg(sig_child_addr_cntr_lsh_reg),
        .\sig_child_addr_cntr_lsh_reg[7] ({\GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT_n_36 ,\GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT_n_37 ,\GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT_n_38 ,\GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT_n_39 }),
        .\sig_child_addr_reg_reg[7] ({\GEN_INCLUDE_IBTTCC.I_S2MM_MSTR_IBTTCC_n_69 ,\GEN_INCLUDE_IBTTCC.I_S2MM_MSTR_IBTTCC_n_70 ,\GEN_INCLUDE_IBTTCC.I_S2MM_MSTR_IBTTCC_n_71 ,\GEN_INCLUDE_IBTTCC.I_S2MM_MSTR_IBTTCC_n_72 }),
        .sig_child_qual_error_reg(sig_child_qual_error_reg),
        .sig_child_qual_first_of_2(sig_child_qual_first_of_2),
        .sig_cmd_stat_rst_user_reg_n_cdc_from_reg(sig_cmd_stat_rst_user_reg_n_cdc_from_reg),
        .sig_csm_pop_child_cmd(sig_csm_pop_child_cmd),
        .sig_csm_state_ns1(sig_csm_state_ns1),
        .sig_dre2ibtt_tvalid(sig_dre2ibtt_tvalid),
        .sig_ibtt2dre_tready(sig_ibtt2dre_tready),
        .sig_ibtt2wdc_tlast(sig_ibtt2wdc_tlast),
        .sig_reset_reg(\ENABLE_AXIS_SKID.I_INDET_BTT_SKID_BUF/sig_reset_reg ),
        .sig_sf2pcc_xfer_valid(sig_sf2pcc_xfer_valid),
        .\sig_strb_reg_out_reg[3] (sig_ibtt2wdc_tstrb),
        .sig_stream_rst(sig_stream_rst),
        .sig_wdc2ibtt_tready(sig_wdc2ibtt_tready),
        .sig_xfer_cmd_cmplt_reg0(sig_xfer_cmd_cmplt_reg0),
        .sig_xfer_is_seq_reg_reg({sig_sf2pcc_cmd_cmplt,dout_i}),
        .sig_xfer_is_seq_reg_reg_0(\GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT_n_86 ));
  design_1_axi_dma_0_0_axi_datamover_ibttcc \GEN_INCLUDE_IBTTCC.I_S2MM_MSTR_IBTTCC 
       (.CO(\GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT_n_35 ),
        .D({\GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT_n_40 ,\GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT_n_41 ,\GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT_n_42 ,\GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT_n_43 ,\GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT_n_44 }),
        .FIFO_Full_reg(\GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER_n_2 ),
        .FIFO_Full_reg_0(I_WR_DATA_CNTL_n_2),
        .FIFO_Full_reg_1(I_ADDR_CNTL_n_1),
        .O({\GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT_n_31 ,\GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT_n_32 ,\GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT_n_33 ,\GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT_n_34 }),
        .Q({sig_cmd_addr_slice,sig_cmd_type_slice,I_CMD_STATUS_n_37,I_CMD_STATUS_n_38,I_CMD_STATUS_n_39,I_CMD_STATUS_n_40,I_CMD_STATUS_n_41,I_CMD_STATUS_n_42,I_CMD_STATUS_n_43,I_CMD_STATUS_n_44,I_CMD_STATUS_n_45,I_CMD_STATUS_n_46,I_CMD_STATUS_n_47,I_CMD_STATUS_n_48,I_CMD_STATUS_n_49,I_CMD_STATUS_n_50}),
        .S({\GEN_INCLUDE_IBTTCC.I_S2MM_MSTR_IBTTCC_n_73 ,\GEN_INCLUDE_IBTTCC.I_S2MM_MSTR_IBTTCC_n_74 ,\GEN_INCLUDE_IBTTCC.I_S2MM_MSTR_IBTTCC_n_75 ,\GEN_INCLUDE_IBTTCC.I_S2MM_MSTR_IBTTCC_n_76 }),
        .\gpr1.dout_i_reg[6] ({\GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT_n_36 ,\GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT_n_37 ,\GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT_n_38 ,\GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT_n_39 }),
        .\gpr1.dout_i_reg[7] ({sig_sf2pcc_cmd_cmplt,dout_i}),
        .\gpr1.dout_i_reg[8] (\GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT_n_86 ),
        .in({p_13_out,p_27_out,p_19_out,p_30_out,p_20_out}),
        .m_axi_s2mm_aclk(m_axi_s2mm_aclk),
        .p_11_out(p_11_out),
        .p_22_out(p_22_out),
        .p_32_out(p_32_out),
        .p_9_out(p_9_out),
        .sig_btt_is_zero(sig_btt_is_zero),
        .\sig_child_addr_cntr_lsh_reg[7]_0 ({\GEN_INCLUDE_IBTTCC.I_S2MM_MSTR_IBTTCC_n_69 ,\GEN_INCLUDE_IBTTCC.I_S2MM_MSTR_IBTTCC_n_70 ,\GEN_INCLUDE_IBTTCC.I_S2MM_MSTR_IBTTCC_n_71 ,\GEN_INCLUDE_IBTTCC.I_S2MM_MSTR_IBTTCC_n_72 }),
        .sig_child_qual_error_reg(sig_child_qual_error_reg),
        .sig_child_qual_first_of_2(sig_child_qual_first_of_2),
        .sig_clr_cmd2addr_valid4_out__0(sig_clr_cmd2addr_valid4_out__0),
        .sig_clr_cmd2data_valid5_out__0(sig_clr_cmd2data_valid5_out__0),
        .sig_cmd2mstr_cmd_valid(sig_cmd2mstr_cmd_valid),
        .sig_csm_pop_child_cmd(sig_csm_pop_child_cmd),
        .sig_csm_state_ns1(sig_csm_state_ns1),
        .sig_inhibit_rdy_n(\I_DRE_CNTL_FIFO/sig_inhibit_rdy_n ),
        .sig_inhibit_rdy_n_0(\GEN_DATA_CNTL_FIFO.I_DATA_CNTL_FIFO/sig_inhibit_rdy_n ),
        .sig_inhibit_rdy_n_1(\GEN_ADDR_FIFO.I_ADDR_QUAL_FIFO/sig_inhibit_rdy_n ),
        .sig_input_reg_empty(sig_input_reg_empty),
        .sig_next_cmd_cmplt_reg_reg({p_12_out,p_14_out}),
        .sig_psm_halt(sig_psm_halt),
        .sig_reset_reg(\ENABLE_AXIS_SKID.I_INDET_BTT_SKID_BUF/sig_reset_reg ),
        .sig_sf2pcc_xfer_valid(sig_sf2pcc_xfer_valid),
        .sig_sm_pop_cmd_fifo_reg({p_1_out,p_2_out,p_5_out}),
        .sig_stream_rst(sig_stream_rst),
        .\sig_xfer_addr_reg_reg[1]_0 (sig_child_addr_cntr_lsh_reg),
        .sig_xfer_cmd_cmplt_reg0(sig_xfer_cmd_cmplt_reg0));
  design_1_axi_dma_0_0_axi_datamover_s2mm_realign \GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER 
       (.D(skid2dre_wstrb),
        .DIBDI({sig_dre2ibtt_eop,sig_dre2ibtt_tlast,sig_dre2ibtt_tstrb}),
        .E(\GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER_n_14 ),
        .\INFERRED_GEN.cnt_i_reg[0] (\GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER_n_2 ),
        .Q(sig_dre2ibtt_tdata),
        .in({p_1_out,p_2_out,p_5_out}),
        .lvar_num_set(\SAME_WIDTH_NO_DRE.I_IBTTCC_STBS_SET/lvar_num_set ),
        .m_axi_s2mm_aclk(m_axi_s2mm_aclk),
        .out(dre2skid_wready),
        .p_9_out(p_9_out),
        .ram_full_i_reg(sig_good_strm_dbeat1_out),
        .sig_cmd_stat_rst_user_reg_n_cdc_from_reg(sig_cmd_stat_rst_user_reg_n_cdc_from_reg),
        .\sig_data_reg_out_reg[31] ({\ENABLE_AXIS_SKID.I_S2MM_STRM_SKID_BUF_n_11 ,\ENABLE_AXIS_SKID.I_S2MM_STRM_SKID_BUF_n_12 ,\ENABLE_AXIS_SKID.I_S2MM_STRM_SKID_BUF_n_13 ,\ENABLE_AXIS_SKID.I_S2MM_STRM_SKID_BUF_n_14 ,\ENABLE_AXIS_SKID.I_S2MM_STRM_SKID_BUF_n_15 ,\ENABLE_AXIS_SKID.I_S2MM_STRM_SKID_BUF_n_16 ,\ENABLE_AXIS_SKID.I_S2MM_STRM_SKID_BUF_n_17 ,\ENABLE_AXIS_SKID.I_S2MM_STRM_SKID_BUF_n_18 ,\ENABLE_AXIS_SKID.I_S2MM_STRM_SKID_BUF_n_19 ,\ENABLE_AXIS_SKID.I_S2MM_STRM_SKID_BUF_n_20 ,\ENABLE_AXIS_SKID.I_S2MM_STRM_SKID_BUF_n_21 ,\ENABLE_AXIS_SKID.I_S2MM_STRM_SKID_BUF_n_22 ,\ENABLE_AXIS_SKID.I_S2MM_STRM_SKID_BUF_n_23 ,\ENABLE_AXIS_SKID.I_S2MM_STRM_SKID_BUF_n_24 ,\ENABLE_AXIS_SKID.I_S2MM_STRM_SKID_BUF_n_25 ,\ENABLE_AXIS_SKID.I_S2MM_STRM_SKID_BUF_n_26 ,\ENABLE_AXIS_SKID.I_S2MM_STRM_SKID_BUF_n_27 ,\ENABLE_AXIS_SKID.I_S2MM_STRM_SKID_BUF_n_28 ,\ENABLE_AXIS_SKID.I_S2MM_STRM_SKID_BUF_n_29 ,\ENABLE_AXIS_SKID.I_S2MM_STRM_SKID_BUF_n_30 ,\ENABLE_AXIS_SKID.I_S2MM_STRM_SKID_BUF_n_31 ,\ENABLE_AXIS_SKID.I_S2MM_STRM_SKID_BUF_n_32 ,\ENABLE_AXIS_SKID.I_S2MM_STRM_SKID_BUF_n_33 ,\ENABLE_AXIS_SKID.I_S2MM_STRM_SKID_BUF_n_34 ,\ENABLE_AXIS_SKID.I_S2MM_STRM_SKID_BUF_n_35 ,\ENABLE_AXIS_SKID.I_S2MM_STRM_SKID_BUF_n_36 ,\ENABLE_AXIS_SKID.I_S2MM_STRM_SKID_BUF_n_37 ,\ENABLE_AXIS_SKID.I_S2MM_STRM_SKID_BUF_n_38 ,\ENABLE_AXIS_SKID.I_S2MM_STRM_SKID_BUF_n_39 ,\ENABLE_AXIS_SKID.I_S2MM_STRM_SKID_BUF_n_40 ,\ENABLE_AXIS_SKID.I_S2MM_STRM_SKID_BUF_n_41 ,\ENABLE_AXIS_SKID.I_S2MM_STRM_SKID_BUF_n_42 }),
        .sig_dre2ibtt_tvalid(sig_dre2ibtt_tvalid),
        .sig_ibtt2dre_tready(sig_ibtt2dre_tready),
        .sig_inhibit_rdy_n(\I_DRE_CNTL_FIFO/sig_inhibit_rdy_n ),
        .sig_init_reg2(\I_DRE_CNTL_FIFO/sig_init_reg2 ),
        .sig_m_valid_dup_reg(p_0_in2_in),
        .sig_m_valid_out_reg(skid2dre_wvalid),
        .\sig_mssa_index_reg_out_reg[0] (\GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER_n_16 ),
        .\sig_mssa_index_reg_out_reg[1] (\GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER_n_15 ),
        .sig_reset_reg(\ENABLE_AXIS_SKID.I_INDET_BTT_SKID_BUF/sig_reset_reg ),
        .\sig_strb_reg_out_reg[1] (\GEN_INCLUDE_SCATTER.I_S2MM_SCATTER/I_MSSAI_SKID_BUF/sig_mssa_index_out ),
        .\sig_strb_reg_out_reg[3] (\GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER_n_1 ),
        .sig_stream_rst(sig_stream_rst),
        .skid2dre_wlast(skid2dre_wlast));
  design_1_axi_dma_0_0_axi_datamover_addr_cntl__parameterized0 I_ADDR_CNTL
       (.\INFERRED_GEN.cnt_i_reg[0] (I_ADDR_CNTL_n_1),
        .in({p_13_out,p_27_out,p_19_out,p_30_out,p_20_out}),
        .m_axi_s2mm_aclk(m_axi_s2mm_aclk),
        .m_axi_s2mm_awaddr(m_axi_s2mm_awaddr),
        .m_axi_s2mm_awburst(m_axi_s2mm_awburst),
        .m_axi_s2mm_awlen(m_axi_s2mm_awlen),
        .m_axi_s2mm_awready(m_axi_s2mm_awready),
        .m_axi_s2mm_awsize(m_axi_s2mm_awsize),
        .m_axi_s2mm_awvalid(m_axi_s2mm_awvalid),
        .out(sig_addr2data_addr_posted),
        .p_22_out(p_22_out),
        .sig_addr2wsc_calc_error(sig_addr2wsc_calc_error),
        .sig_addr_reg_empty(sig_addr_reg_empty),
        .sig_clr_cmd2addr_valid4_out__0(sig_clr_cmd2addr_valid4_out__0),
        .sig_cmd_stat_rst_user_reg_n_cdc_from_reg(sig_cmd_stat_rst_user_reg_n_cdc_from_reg),
        .sig_data2addr_stop_req(sig_data2addr_stop_req),
        .sig_inhibit_rdy_n(\GEN_ADDR_FIFO.I_ADDR_QUAL_FIFO/sig_inhibit_rdy_n ),
        .sig_init_reg2(\I_DRE_CNTL_FIFO/sig_init_reg2 ),
        .sig_reset_reg(\ENABLE_AXIS_SKID.I_INDET_BTT_SKID_BUF/sig_reset_reg ),
        .sig_stream_rst(sig_stream_rst));
  design_1_axi_dma_0_0_axi_datamover_cmd_status__parameterized0 I_CMD_STATUS
       (.D(D),
        .E(\GEN_INCLUDE_STATUS_FIFO.I_STS_FIFO/sig_push_regfifo ),
        .\GEN_ENABLE_INDET_BTT.sig_coelsc_eop_reg ({sig_coelsc_eop,sig_coelsc_bytes_rcvd,sig_wsc2stat_status}),
        .\GEN_ENABLE_INDET_BTT.sig_coelsc_reg_full_reg (I_CMD_STATUS_n_70),
        .\GEN_HOLD_NO_DATA.s_axis_s2mm_cmd_tvalid_reg (\GEN_HOLD_NO_DATA.s_axis_s2mm_cmd_tvalid_reg ),
        .\GEN_S2MM.queue_dout2_new_reg[31] (\GEN_S2MM.queue_dout2_new_reg[31] ),
        .\GNE_SYNC_RESET.scndry_resetn_reg (\GNE_SYNC_RESET.scndry_resetn_reg ),
        .\INDETERMINATE_BTT_MODE.s2mm_brcvd_reg[0] (\INDETERMINATE_BTT_MODE.s2mm_brcvd_reg[0] ),
        .\INDETERMINATE_BTT_MODE.s2mm_packet_eof_i_reg (\INDETERMINATE_BTT_MODE.s2mm_packet_eof_i_reg ),
        .Q({sig_cmd_addr_slice,sig_cmd_type_slice,I_CMD_STATUS_n_37,I_CMD_STATUS_n_38,I_CMD_STATUS_n_39,I_CMD_STATUS_n_40,I_CMD_STATUS_n_41,I_CMD_STATUS_n_42,I_CMD_STATUS_n_43,I_CMD_STATUS_n_44,I_CMD_STATUS_n_45,I_CMD_STATUS_n_46,I_CMD_STATUS_n_47,I_CMD_STATUS_n_48,I_CMD_STATUS_n_49,I_CMD_STATUS_n_50}),
        .m_axi_s2mm_aclk(m_axi_s2mm_aclk),
        .m_axis_s2mm_sts_tready(m_axis_s2mm_sts_tready),
        .p_8_out(p_8_out),
        .s2mm_decerr_i(s2mm_decerr_i),
        .s2mm_interr_i(s2mm_interr_i),
        .s2mm_slverr_i(s2mm_slverr_i),
        .s_axis_s2mm_cmd_tready(s_axis_s2mm_cmd_tready),
        .s_axis_s2mm_cmd_tvalid_split(s_axis_s2mm_cmd_tvalid_split),
        .sig_btt_is_zero(sig_btt_is_zero),
        .sig_cmd2mstr_cmd_valid(sig_cmd2mstr_cmd_valid),
        .sig_cmd_stat_rst_user_reg_n_cdc_from_reg(sig_cmd_stat_rst_user_reg_n_cdc_from_reg),
        .sig_init_reg2(\I_DRE_CNTL_FIFO/sig_init_reg2 ),
        .sig_input_reg_empty(sig_input_reg_empty),
        .sig_psm_halt(sig_psm_halt),
        .sig_reset_reg(\ENABLE_AXIS_SKID.I_INDET_BTT_SKID_BUF/sig_reset_reg ),
        .sig_stat2wsc_status_ready(sig_stat2wsc_status_ready),
        .sig_stream_rst(sig_stream_rst),
        .sig_wsc2stat_status_valid(sig_wsc2stat_status_valid));
  design_1_axi_dma_0_0_axi_datamover_reset I_RESET
       (.\GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_s_level_out_d4 (\GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_s_level_out_d4 ),
        .\GNE_SYNC_RESET.halt_i_reg (\GNE_SYNC_RESET.halt_i_reg ),
        .SR(I_RESET_n_3),
        .lsig_end_of_cmd_reg(lsig_end_of_cmd_reg),
        .m_axi_s2mm_aclk(m_axi_s2mm_aclk),
        .s2mm_halt_cmplt(s2mm_halt_cmplt),
        .sig_addr2wsc_calc_error(sig_addr2wsc_calc_error),
        .sig_addr_reg_empty(sig_addr_reg_empty),
        .sig_cmd_stat_rst_user_reg_n_cdc_from_reg(sig_cmd_stat_rst_user_reg_n_cdc_from_reg),
        .sig_data2addr_stop_req(sig_data2addr_stop_req),
        .sig_data2rst_stop_cmplt(sig_data2rst_stop_cmplt),
        .sig_s_h_halt_reg(sig_s_h_halt_reg),
        .sig_stream_rst(sig_stream_rst),
        .sig_wsc2rst_stop_cmplt(sig_wsc2rst_stop_cmplt));
  design_1_axi_dma_0_0_axi_datamover_skid2mm_buf I_S2MM_MMAP_SKID_BUF
       (.D({\GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT_n_53 ,\GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT_n_54 ,\GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT_n_55 ,\GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT_n_56 ,\GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT_n_57 ,\GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT_n_58 ,\GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT_n_59 ,\GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT_n_60 ,\GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT_n_61 ,\GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT_n_62 ,\GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT_n_63 ,\GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT_n_64 ,\GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT_n_65 ,\GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT_n_66 ,\GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT_n_67 ,\GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT_n_68 ,\GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT_n_69 ,\GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT_n_70 ,\GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT_n_71 ,\GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT_n_72 ,\GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT_n_73 ,\GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT_n_74 ,\GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT_n_75 ,\GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT_n_76 ,\GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT_n_77 ,\GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT_n_78 ,\GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT_n_79 ,\GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT_n_80 ,\GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT_n_81 ,\GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT_n_82 ,\GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT_n_83 ,\GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT_n_84 }),
        .Q(sig_strb_skid_reg),
        .m_axi_s2mm_aclk(m_axi_s2mm_aclk),
        .m_axi_s2mm_wdata(m_axi_s2mm_wdata),
        .m_axi_s2mm_wlast(m_axi_s2mm_wlast),
        .m_axi_s2mm_wready(m_axi_s2mm_wready),
        .m_axi_s2mm_wstrb(m_axi_s2mm_wstrb),
        .m_axi_s2mm_wvalid(m_axi_s2mm_wvalid),
        .out(p_0_in3_in),
        .sig_cmd_stat_rst_user_reg_n_cdc_from_reg(sig_cmd_stat_rst_user_reg_n_cdc_from_reg),
        .sig_data2skid_wlast(sig_data2skid_wlast),
        .sig_data2skid_wvalid(sig_data2skid_wvalid),
        .sig_dqual_reg_empty_reg(sig_skid2data_wready),
        .\sig_next_strt_strb_reg_reg[3] (sig_data2skid_wstrb),
        .\sig_next_strt_strb_reg_reg[3]_0 (sig_strb_skid_mux_out),
        .sig_reset_reg(\ENABLE_AXIS_SKID.I_INDET_BTT_SKID_BUF/sig_reset_reg ),
        .sig_stream_rst(sig_stream_rst));
  design_1_axi_dma_0_0_axi_datamover_wrdata_cntl I_WR_DATA_CNTL
       (.E(I_WR_DATA_CNTL_n_39),
        .\INFERRED_GEN.cnt_i_reg[0] (I_WR_DATA_CNTL_n_2),
        .Q(sig_strb_skid_reg),
        .SR(I_RESET_n_3),
        .in({I_WR_DATA_CNTL_n_4,sig_data2wsc_bytes_rcvd,sig_data2wsc_cmd_cmplt,sig_data2wsc_calc_err}),
        .lsig_end_of_cmd_reg(lsig_end_of_cmd_reg),
        .lsig_eop_reg(lsig_eop_reg),
        .m_axi_s2mm_aclk(m_axi_s2mm_aclk),
        .out(p_0_in3_in),
        .p_11_out(p_11_out),
        .sig_clr_cmd2data_valid5_out__0(sig_clr_cmd2data_valid5_out__0),
        .sig_cmd_stat_rst_user_reg_n_cdc_from_reg(sig_cmd_stat_rst_user_reg_n_cdc_from_reg),
        .sig_cmd_stat_rst_user_reg_n_cdc_from_reg__0(I_WR_STATUS_CNTLR_n_26),
        .sig_data2addr_stop_req(sig_data2addr_stop_req),
        .sig_data2rst_stop_cmplt(sig_data2rst_stop_cmplt),
        .sig_data2skid_wlast(sig_data2skid_wlast),
        .sig_data2skid_wvalid(sig_data2skid_wvalid),
        .sig_data2wsc_valid(sig_data2wsc_valid),
        .\sig_data_reg_out_reg[34] (sig_ibtt2wdc_stbs_asserted),
        .sig_halt_reg_dly1(sig_halt_reg_dly1),
        .sig_halt_reg_dly2(sig_halt_reg_dly2),
        .sig_halt_reg_dly3(sig_halt_reg_dly3),
        .sig_ibtt2wdc_tlast(sig_ibtt2wdc_tlast),
        .sig_inhibit_rdy_n(\GEN_DATA_CNTL_FIFO.I_DATA_CNTL_FIFO/sig_inhibit_rdy_n ),
        .sig_init_reg2(\I_DRE_CNTL_FIFO/sig_init_reg2 ),
        .sig_m_valid_dup_reg(\ENABLE_AXIS_SKID.I_INDET_BTT_SKID_BUF/p_0_in2_in ),
        .sig_m_valid_out_reg(\GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT_n_85 ),
        .sig_m_valid_out_reg_0(sig_ibtt2wdc_tvalid),
        .sig_m_valid_out_reg_1(\GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT_n_46 ),
        .sig_m_valid_out_reg_2({\GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT_n_47 ,\GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT_n_48 ,\GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT_n_49 }),
        .sig_posted_to_axi_reg(sig_addr2data_addr_posted),
        .sig_reset_reg(\ENABLE_AXIS_SKID.I_INDET_BTT_SKID_BUF/sig_reset_reg ),
        .sig_s_ready_out_reg(sig_skid2data_wready),
        .sig_set_push2wsc(sig_set_push2wsc),
        .sig_sready_stop_reg_reg(I_WR_DATA_CNTL_n_38),
        .sig_stat2wsc_status_ready(sig_stat2wsc_status_ready),
        .sig_stop_request(sig_stop_request),
        .\sig_strb_reg_out_reg[3] (sig_strb_skid_mux_out),
        .\sig_strb_reg_out_reg[3]_0 (sig_ibtt2wdc_tstrb),
        .\sig_strb_skid_reg_reg[3] (sig_data2skid_wstrb),
        .sig_stream_rst(sig_stream_rst),
        .sig_wdc2ibtt_tready(sig_wdc2ibtt_tready),
        .sig_wdc_status_going_full(sig_wdc_status_going_full),
        .sig_wr_fifo(\GEN_ENABLE_INDET_BTT.I_SF_DATA_CNTL_STATUS_FIFO/sig_wr_fifo ),
        .sig_wsc2stat_status_valid(sig_wsc2stat_status_valid),
        .sig_xfer_calc_err_reg_reg({p_13_out,p_12_out,p_14_out,p_19_out,p_20_out}));
  design_1_axi_dma_0_0_axi_datamover_wr_status_cntl I_WR_STATUS_CNTLR
       (.E(\GEN_INCLUDE_STATUS_FIFO.I_STS_FIFO/sig_push_regfifo ),
        .\USE_SINGLE_REG.sig_regfifo_dout_reg_reg[31] ({sig_coelsc_eop,sig_coelsc_bytes_rcvd,sig_wsc2stat_status}),
        .\USE_SINGLE_REG.sig_regfifo_empty_reg_reg (I_CMD_STATUS_n_70),
        .in({I_WR_DATA_CNTL_n_4,sig_data2wsc_bytes_rcvd,sig_data2wsc_cmd_cmplt,sig_data2wsc_calc_err}),
        .m_axi_s2mm_aclk(m_axi_s2mm_aclk),
        .m_axi_s2mm_bready(m_axi_s2mm_bready),
        .m_axi_s2mm_bresp(m_axi_s2mm_bresp),
        .m_axi_s2mm_bvalid(m_axi_s2mm_bvalid),
        .out(sig_addr2data_addr_posted),
        .sig_addr2wsc_calc_error(sig_addr2wsc_calc_error),
        .sig_cmd_stat_rst_user_reg_n_cdc_from_reg(sig_cmd_stat_rst_user_reg_n_cdc_from_reg),
        .sig_data2addr_stop_req(sig_data2addr_stop_req),
        .sig_data2wsc_valid(sig_data2wsc_valid),
        .sig_halt_reg_dly1(sig_halt_reg_dly1),
        .sig_halt_reg_dly3(sig_halt_reg_dly3),
        .sig_init_reg2(\I_DRE_CNTL_FIFO/sig_init_reg2 ),
        .sig_push_to_wsc_reg(I_WR_STATUS_CNTLR_n_26),
        .sig_reset_reg(\ENABLE_AXIS_SKID.I_INDET_BTT_SKID_BUF/sig_reset_reg ),
        .sig_s_h_halt_reg(sig_s_h_halt_reg),
        .sig_set_push2wsc(sig_set_push2wsc),
        .sig_stat2wsc_status_ready(sig_stat2wsc_status_ready),
        .sig_stream_rst(sig_stream_rst),
        .sig_wdc_status_going_full(sig_wdc_status_going_full),
        .sig_wr_fifo(\GEN_ENABLE_INDET_BTT.I_SF_DATA_CNTL_STATUS_FIFO/sig_wr_fifo ),
        .sig_wsc2rst_stop_cmplt(sig_wsc2rst_stop_cmplt),
        .sig_wsc2stat_status_valid(sig_wsc2stat_status_valid));
endmodule

(* ORIG_REF_NAME = "axi_datamover_s2mm_realign" *) 
module design_1_axi_dma_0_0_axi_datamover_s2mm_realign
   (out,
    \sig_strb_reg_out_reg[3] ,
    \INFERRED_GEN.cnt_i_reg[0] ,
    sig_inhibit_rdy_n,
    DIBDI,
    sig_dre2ibtt_tvalid,
    lvar_num_set,
    E,
    \sig_mssa_index_reg_out_reg[1] ,
    \sig_mssa_index_reg_out_reg[0] ,
    Q,
    sig_stream_rst,
    m_axi_s2mm_aclk,
    skid2dre_wlast,
    p_9_out,
    sig_reset_reg,
    sig_m_valid_out_reg,
    sig_ibtt2dre_tready,
    sig_cmd_stat_rst_user_reg_n_cdc_from_reg,
    sig_m_valid_dup_reg,
    D,
    in,
    sig_init_reg2,
    \sig_data_reg_out_reg[31] ,
    \sig_strb_reg_out_reg[1] ,
    ram_full_i_reg);
  output out;
  output \sig_strb_reg_out_reg[3] ;
  output \INFERRED_GEN.cnt_i_reg[0] ;
  output sig_inhibit_rdy_n;
  output [5:0]DIBDI;
  output sig_dre2ibtt_tvalid;
  output [2:0]lvar_num_set;
  output [0:0]E;
  output \sig_mssa_index_reg_out_reg[1] ;
  output \sig_mssa_index_reg_out_reg[0] ;
  output [31:0]Q;
  input sig_stream_rst;
  input m_axi_s2mm_aclk;
  input skid2dre_wlast;
  input p_9_out;
  input sig_reset_reg;
  input sig_m_valid_out_reg;
  input sig_ibtt2dre_tready;
  input sig_cmd_stat_rst_user_reg_n_cdc_from_reg;
  input sig_m_valid_dup_reg;
  input [3:0]D;
  input [15:0]in;
  input sig_init_reg2;
  input [31:0]\sig_data_reg_out_reg[31] ;
  input [1:0]\sig_strb_reg_out_reg[1] ;
  input [0:0]ram_full_i_reg;

  wire [3:0]D;
  wire [5:0]DIBDI;
  wire [0:0]E;
  wire \GEN_ENABLE_INDET_BTT.lsig_cmd_fetch_pause_i_1_n_0 ;
  wire \GEN_ENABLE_INDET_BTT.sig_need_cmd_flush_i_1_n_0 ;
  wire \GEN_INCLUDE_SCATTER.I_S2MM_SCATTER_n_13 ;
  wire \GEN_INCLUDE_SCATTER.I_S2MM_SCATTER_n_15 ;
  wire \INFERRED_GEN.cnt_i_reg[0] ;
  wire I_DRE_CNTL_FIFO_n_20;
  wire I_DRE_CNTL_FIFO_n_21;
  wire I_DRE_CNTL_FIFO_n_22;
  wire [31:0]Q;
  wire [15:0]in;
  wire lsig_cmd_fetch_pause;
  wire [2:0]lvar_num_set;
  wire m_axi_s2mm_aclk;
  wire out;
  wire p_7_out;
  wire p_9_out;
  wire [0:0]ram_full_i_reg;
  wire [22:6]sig_cmd_fifo_data_out;
  wire sig_cmd_stat_rst_user_reg_n_cdc_from_reg;
  (* RTL_KEEP = "yes" *) wire [2:0]sig_cmdcntl_sm_state;
  wire [31:0]\sig_data_reg_out_reg[31] ;
  wire sig_dre2ibtt_tvalid;
  wire sig_ibtt2dre_tready;
  wire sig_inhibit_rdy_n;
  wire sig_init_reg2;
  wire sig_m_valid_dup_reg;
  wire sig_m_valid_out_reg;
  wire \sig_mssa_index_reg_out_reg[0] ;
  wire \sig_mssa_index_reg_out_reg[1] ;
  wire sig_need_cmd_flush;
  wire sig_rd_empty;
  wire sig_reset_reg;
  wire sig_sm_ld_dre_cmd;
  wire sig_sm_ld_dre_cmd_ns;
  wire sig_sm_pop_cmd_fifo;
  wire sig_sm_pop_cmd_fifo_i_2_n_0;
  wire sig_sm_pop_cmd_fifo_ns;
  wire [1:0]\sig_strb_reg_out_reg[1] ;
  wire \sig_strb_reg_out_reg[3] ;
  wire sig_stream_rst;
  wire skid2dre_wlast;

  (* KEEP = "yes" *) 
  FDRE \FSM_sequential_sig_cmdcntl_sm_state_reg[0] 
       (.C(m_axi_s2mm_aclk),
        .CE(1'b1),
        .D(I_DRE_CNTL_FIFO_n_22),
        .Q(sig_cmdcntl_sm_state[0]),
        .R(sig_stream_rst));
  (* KEEP = "yes" *) 
  FDRE \FSM_sequential_sig_cmdcntl_sm_state_reg[1] 
       (.C(m_axi_s2mm_aclk),
        .CE(1'b1),
        .D(I_DRE_CNTL_FIFO_n_21),
        .Q(sig_cmdcntl_sm_state[1]),
        .R(sig_stream_rst));
  (* KEEP = "yes" *) 
  FDRE \FSM_sequential_sig_cmdcntl_sm_state_reg[2] 
       (.C(m_axi_s2mm_aclk),
        .CE(1'b1),
        .D(I_DRE_CNTL_FIFO_n_20),
        .Q(sig_cmdcntl_sm_state[2]),
        .R(sig_stream_rst));
  LUT5 #(
    .INIT(32'h0000AAAE)) 
    \GEN_ENABLE_INDET_BTT.lsig_cmd_fetch_pause_i_1 
       (.I0(lsig_cmd_fetch_pause),
        .I1(sig_sm_ld_dre_cmd),
        .I2(sig_cmd_fifo_data_out[22]),
        .I3(sig_need_cmd_flush),
        .I4(\GEN_INCLUDE_SCATTER.I_S2MM_SCATTER_n_13 ),
        .O(\GEN_ENABLE_INDET_BTT.lsig_cmd_fetch_pause_i_1_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \GEN_ENABLE_INDET_BTT.lsig_cmd_fetch_pause_reg 
       (.C(m_axi_s2mm_aclk),
        .CE(1'b1),
        .D(\GEN_ENABLE_INDET_BTT.lsig_cmd_fetch_pause_i_1_n_0 ),
        .Q(lsig_cmd_fetch_pause),
        .R(1'b0));
  LUT6 #(
    .INIT(64'h00008000FF008000)) 
    \GEN_ENABLE_INDET_BTT.sig_need_cmd_flush_i_1 
       (.I0(ram_full_i_reg),
        .I1(lsig_cmd_fetch_pause),
        .I2(DIBDI[5]),
        .I3(sig_cmd_stat_rst_user_reg_n_cdc_from_reg),
        .I4(sig_need_cmd_flush),
        .I5(sig_sm_pop_cmd_fifo),
        .O(\GEN_ENABLE_INDET_BTT.sig_need_cmd_flush_i_1_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \GEN_ENABLE_INDET_BTT.sig_need_cmd_flush_reg 
       (.C(m_axi_s2mm_aclk),
        .CE(1'b1),
        .D(\GEN_ENABLE_INDET_BTT.sig_need_cmd_flush_i_1_n_0 ),
        .Q(sig_need_cmd_flush),
        .R(1'b0));
  design_1_axi_dma_0_0_axi_datamover_s2mm_scatter \GEN_INCLUDE_SCATTER.I_S2MM_SCATTER 
       (.D(D),
        .\DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM36_NO_ECC.ram (Q),
        .DIBDI(DIBDI),
        .E(E),
        .\FSM_sequential_sig_cmdcntl_sm_state_reg[0] (\GEN_INCLUDE_SCATTER.I_S2MM_SCATTER_n_15 ),
        .Q(sig_rd_empty),
        .lvar_num_set(lvar_num_set),
        .m_axi_s2mm_aclk(m_axi_s2mm_aclk),
        .out(out),
        .p_7_out(p_7_out),
        .sig_cmd_full_reg_0(\GEN_INCLUDE_SCATTER.I_S2MM_SCATTER_n_13 ),
        .sig_cmd_stat_rst_user_reg_n_cdc_from_reg(sig_cmd_stat_rst_user_reg_n_cdc_from_reg),
        .\sig_data_reg_out_reg[31] (\sig_data_reg_out_reg[31] ),
        .sig_dre2ibtt_tvalid(sig_dre2ibtt_tvalid),
        .sig_ibtt2dre_tready(sig_ibtt2dre_tready),
        .sig_m_valid_dup_reg(sig_m_valid_dup_reg),
        .sig_m_valid_out_reg(sig_m_valid_out_reg),
        .\sig_mssa_index_reg_out_reg[0] (\sig_mssa_index_reg_out_reg[0] ),
        .\sig_mssa_index_reg_out_reg[1] (\sig_mssa_index_reg_out_reg[1] ),
        .\sig_realign_btt_reg_reg[13] (sig_cmd_fifo_data_out[19:6]),
        .sig_reset_reg(sig_reset_reg),
        .sig_sm_ld_dre_cmd(sig_sm_ld_dre_cmd),
        .\sig_strb_reg_out_reg[1] (\sig_strb_reg_out_reg[1] ),
        .\sig_strb_reg_out_reg[3] (\sig_strb_reg_out_reg[3] ),
        .sig_stream_rst(sig_stream_rst),
        .skid2dre_wlast(skid2dre_wlast));
  design_1_axi_dma_0_0_axi_datamover_fifo__parameterized7 I_DRE_CNTL_FIFO
       (.D({I_DRE_CNTL_FIFO_n_20,I_DRE_CNTL_FIFO_n_21,I_DRE_CNTL_FIFO_n_22}),
        .\FSM_sequential_sig_cmdcntl_sm_state_reg[0] (sig_sm_pop_cmd_fifo_i_2_n_0),
        .\FSM_sequential_sig_cmdcntl_sm_state_reg[2] (sig_cmdcntl_sm_state),
        .\INFERRED_GEN.cnt_i_reg[0] (\INFERRED_GEN.cnt_i_reg[0] ),
        .\INFERRED_GEN.cnt_i_reg[0]_0 (sig_inhibit_rdy_n),
        .Q(sig_rd_empty),
        .in(in),
        .m_axi_s2mm_aclk(m_axi_s2mm_aclk),
        .out({sig_cmd_fifo_data_out[22],sig_cmd_fifo_data_out[19:6]}),
        .p_7_out(p_7_out),
        .p_9_out(p_9_out),
        .sig_cmd_empty_reg(\GEN_INCLUDE_SCATTER.I_S2MM_SCATTER_n_15 ),
        .sig_cmd_stat_rst_user_reg_n_cdc_from_reg(sig_cmd_stat_rst_user_reg_n_cdc_from_reg),
        .sig_init_reg2(sig_init_reg2),
        .sig_need_cmd_flush(sig_need_cmd_flush),
        .sig_reset_reg(sig_reset_reg),
        .sig_sm_ld_dre_cmd_ns(sig_sm_ld_dre_cmd_ns),
        .sig_sm_pop_cmd_fifo(sig_sm_pop_cmd_fifo),
        .sig_sm_pop_cmd_fifo_ns(sig_sm_pop_cmd_fifo_ns),
        .sig_stream_rst(sig_stream_rst));
  FDRE #(
    .INIT(1'b0)) 
    sig_sm_ld_dre_cmd_reg
       (.C(m_axi_s2mm_aclk),
        .CE(1'b1),
        .D(sig_sm_ld_dre_cmd_ns),
        .Q(sig_sm_ld_dre_cmd),
        .R(sig_stream_rst));
  LUT2 #(
    .INIT(4'h2)) 
    sig_sm_pop_cmd_fifo_i_2
       (.I0(sig_cmdcntl_sm_state[0]),
        .I1(sig_cmdcntl_sm_state[2]),
        .O(sig_sm_pop_cmd_fifo_i_2_n_0));
  FDRE #(
    .INIT(1'b0)) 
    sig_sm_pop_cmd_fifo_reg
       (.C(m_axi_s2mm_aclk),
        .CE(1'b1),
        .D(sig_sm_pop_cmd_fifo_ns),
        .Q(sig_sm_pop_cmd_fifo),
        .R(sig_stream_rst));
endmodule

(* ORIG_REF_NAME = "axi_datamover_s2mm_scatter" *) 
module design_1_axi_dma_0_0_axi_datamover_s2mm_scatter
   (out,
    \sig_strb_reg_out_reg[3] ,
    p_7_out,
    DIBDI,
    sig_dre2ibtt_tvalid,
    lvar_num_set,
    sig_cmd_full_reg_0,
    E,
    \FSM_sequential_sig_cmdcntl_sm_state_reg[0] ,
    \sig_mssa_index_reg_out_reg[1] ,
    \sig_mssa_index_reg_out_reg[0] ,
    \DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM36_NO_ECC.ram ,
    m_axi_s2mm_aclk,
    sig_stream_rst,
    skid2dre_wlast,
    sig_reset_reg,
    sig_m_valid_out_reg,
    sig_ibtt2dre_tready,
    sig_cmd_stat_rst_user_reg_n_cdc_from_reg,
    sig_sm_ld_dre_cmd,
    \sig_realign_btt_reg_reg[13] ,
    sig_m_valid_dup_reg,
    Q,
    D,
    \sig_data_reg_out_reg[31] ,
    \sig_strb_reg_out_reg[1] );
  output out;
  output \sig_strb_reg_out_reg[3] ;
  output p_7_out;
  output [5:0]DIBDI;
  output sig_dre2ibtt_tvalid;
  output [2:0]lvar_num_set;
  output sig_cmd_full_reg_0;
  output [0:0]E;
  output \FSM_sequential_sig_cmdcntl_sm_state_reg[0] ;
  output \sig_mssa_index_reg_out_reg[1] ;
  output \sig_mssa_index_reg_out_reg[0] ;
  output [31:0]\DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM36_NO_ECC.ram ;
  input m_axi_s2mm_aclk;
  input sig_stream_rst;
  input skid2dre_wlast;
  input sig_reset_reg;
  input sig_m_valid_out_reg;
  input sig_ibtt2dre_tready;
  input sig_cmd_stat_rst_user_reg_n_cdc_from_reg;
  input sig_sm_ld_dre_cmd;
  input [13:0]\sig_realign_btt_reg_reg[13] ;
  input sig_m_valid_dup_reg;
  input [0:0]Q;
  input [3:0]D;
  input [31:0]\sig_data_reg_out_reg[31] ;
  input [1:0]\sig_strb_reg_out_reg[1] ;

  wire [3:0]D;
  wire [31:0]\DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM36_NO_ECC.ram ;
  wire [5:0]DIBDI;
  wire [0:0]E;
  wire \FSM_sequential_sig_cmdcntl_sm_state_reg[0] ;
  wire I_MSSAI_SKID_BUF_n_13;
  wire I_MSSAI_SKID_BUF_n_14;
  wire I_TSTRB_FIFO_n_0;
  wire I_TSTRB_FIFO_n_1;
  wire I_TSTRB_FIFO_n_17;
  wire I_TSTRB_FIFO_n_19;
  wire [0:0]Q;
  wire SLICE_INSERTION_n_10;
  wire SLICE_INSERTION_n_11;
  wire SLICE_INSERTION_n_12;
  wire SLICE_INSERTION_n_13;
  wire SLICE_INSERTION_n_14;
  wire SLICE_INSERTION_n_15;
  wire SLICE_INSERTION_n_3;
  wire SLICE_INSERTION_n_4;
  wire SLICE_INSERTION_n_5;
  wire SLICE_INSERTION_n_6;
  wire SLICE_INSERTION_n_7;
  wire SLICE_INSERTION_n_8;
  wire SLICE_INSERTION_n_9;
  wire ld_btt_cntr_reg1;
  wire ld_btt_cntr_reg2;
  wire ld_btt_cntr_reg3;
  wire lsig_strm_eop_asserted6_out;
  wire [2:0]lvar_num_set;
  wire m_axi_s2mm_aclk;
  wire out;
  wire p_7_out;
  wire [1:0]sig_btt_cntr;
  wire sig_btt_cntr03_out;
  wire \sig_btt_cntr[0]_i_1__0_n_0 ;
  wire \sig_btt_cntr[10]_i_1__0_n_0 ;
  wire \sig_btt_cntr[11]_i_1__0_n_0 ;
  wire \sig_btt_cntr[12]_i_1__0_n_0 ;
  wire \sig_btt_cntr[13]_i_3_n_0 ;
  wire \sig_btt_cntr[1]_i_1__0_n_0 ;
  wire \sig_btt_cntr[2]_i_1__0_n_0 ;
  wire \sig_btt_cntr[3]_i_1__0_n_0 ;
  wire \sig_btt_cntr[4]_i_1__0_n_0 ;
  wire \sig_btt_cntr[5]_i_1__0_n_0 ;
  wire \sig_btt_cntr[6]_i_1__0_n_0 ;
  wire \sig_btt_cntr[7]_i_1__0_n_0 ;
  wire \sig_btt_cntr[8]_i_1__0_n_0 ;
  wire \sig_btt_cntr[9]_i_1__0_n_0 ;
  (* RTL_KEEP = "true" *) (* equivalent_register_removal = "no" *) wire [13:0]sig_btt_cntr_dup;
  wire [13:0]sig_btt_cntr_prv0;
  wire sig_btt_cntr_prv0_carry__0_i_1_n_0;
  wire sig_btt_cntr_prv0_carry__0_i_2_n_0;
  wire sig_btt_cntr_prv0_carry__0_i_3_n_0;
  wire sig_btt_cntr_prv0_carry__0_i_4_n_0;
  wire sig_btt_cntr_prv0_carry__0_n_0;
  wire sig_btt_cntr_prv0_carry__0_n_1;
  wire sig_btt_cntr_prv0_carry__0_n_2;
  wire sig_btt_cntr_prv0_carry__0_n_3;
  wire sig_btt_cntr_prv0_carry__1_i_1_n_0;
  wire sig_btt_cntr_prv0_carry__1_i_2_n_0;
  wire sig_btt_cntr_prv0_carry__1_i_3_n_0;
  wire sig_btt_cntr_prv0_carry__1_i_4_n_0;
  wire sig_btt_cntr_prv0_carry__1_n_0;
  wire sig_btt_cntr_prv0_carry__1_n_1;
  wire sig_btt_cntr_prv0_carry__1_n_2;
  wire sig_btt_cntr_prv0_carry__1_n_3;
  wire sig_btt_cntr_prv0_carry__2_i_1_n_0;
  wire sig_btt_cntr_prv0_carry__2_i_2_n_0;
  wire sig_btt_cntr_prv0_carry__2_n_3;
  wire sig_btt_cntr_prv0_carry_i_1_n_0;
  wire sig_btt_cntr_prv0_carry_i_2_n_0;
  wire sig_btt_cntr_prv0_carry_i_3_n_0;
  wire sig_btt_cntr_prv0_carry_i_4_n_0;
  wire sig_btt_cntr_prv0_carry_n_0;
  wire sig_btt_cntr_prv0_carry_n_1;
  wire sig_btt_cntr_prv0_carry_n_2;
  wire sig_btt_cntr_prv0_carry_n_3;
  wire \sig_btt_cntr_reg_n_0_[10] ;
  wire \sig_btt_cntr_reg_n_0_[11] ;
  wire \sig_btt_cntr_reg_n_0_[12] ;
  wire \sig_btt_cntr_reg_n_0_[13] ;
  wire \sig_btt_cntr_reg_n_0_[2] ;
  wire \sig_btt_cntr_reg_n_0_[3] ;
  wire \sig_btt_cntr_reg_n_0_[4] ;
  wire \sig_btt_cntr_reg_n_0_[5] ;
  wire \sig_btt_cntr_reg_n_0_[6] ;
  wire \sig_btt_cntr_reg_n_0_[7] ;
  wire \sig_btt_cntr_reg_n_0_[8] ;
  wire \sig_btt_cntr_reg_n_0_[9] ;
  wire sig_btt_eq_0;
  wire sig_btt_eq_0_i_1_n_0;
  wire sig_btt_eq_0_i_2_n_0;
  wire sig_btt_eq_0_i_3_n_0;
  wire sig_btt_eq_0_i_4_n_0;
  wire sig_btt_lteq_max_first_incr;
  wire sig_btt_lteq_max_first_incr0_carry__0_n_2;
  wire sig_btt_lteq_max_first_incr0_carry__0_n_3;
  wire sig_btt_lteq_max_first_incr0_carry_n_0;
  wire sig_btt_lteq_max_first_incr0_carry_n_1;
  wire sig_btt_lteq_max_first_incr0_carry_n_2;
  wire sig_btt_lteq_max_first_incr0_carry_n_3;
  wire sig_cmd_full;
  wire sig_cmd_full_reg_0;
  wire sig_cmd_stat_rst_user_reg_n_cdc_from_reg;
  wire [1:0]sig_curr_strt_offset;
  wire \sig_curr_strt_offset[0]_i_1_n_0 ;
  wire \sig_curr_strt_offset[1]_i_1_n_0 ;
  wire \sig_curr_strt_offset[1]_i_2_n_0 ;
  wire [31:0]\sig_data_reg_out_reg[31] ;
  wire sig_dre2ibtt_tvalid;
  wire sig_eop_halt_xfer;
  wire sig_eop_sent;
  wire sig_eop_sent_reg;
  wire [1:0]sig_fifo_mssai;
  wire \sig_fifo_mssai[0]_i_1_n_0 ;
  wire \sig_fifo_mssai[1]_i_1_n_0 ;
  wire sig_ibtt2dre_tready;
  wire sig_inhibit_rdy_n;
  wire sig_m_valid_dup_reg;
  wire sig_m_valid_out_reg;
  wire \sig_max_first_increment[0]_i_1_n_0 ;
  wire \sig_max_first_increment[1]_i_1_n_0 ;
  wire \sig_max_first_increment[2]_i_1_n_0 ;
  wire \sig_max_first_increment_reg_n_0_[0] ;
  wire \sig_max_first_increment_reg_n_0_[1] ;
  wire \sig_max_first_increment_reg_n_0_[2] ;
  wire \sig_mssa_index_reg_out_reg[0] ;
  wire \sig_mssa_index_reg_out_reg[1] ;
  wire \sig_next_strt_offset[0]_i_1_n_0 ;
  wire \sig_next_strt_offset[1]_i_1_n_0 ;
  wire [1:0]sig_next_strt_offset_reg__0;
  wire sig_rd_empty;
  wire [13:0]\sig_realign_btt_reg_reg[13] ;
  wire sig_reset_reg;
  wire sig_sm_ld_dre_cmd;
  wire [1:0]\sig_strb_reg_out_reg[1] ;
  wire \sig_strb_reg_out_reg[3] ;
  wire sig_stream_rst;
  wire [3:0]sig_strm_tstrb;
  wire sig_strm_tvalid;
  wire [6:0]sig_tstrb_fifo_data_out;
  wire sig_valid_fifo_ld12_out;
  wire skid2dre_wlast;
  wire [8:0]slice_insert_data;
  wire slice_insert_valid;
  wire [3:1]NLW_sig_btt_cntr_prv0_carry__2_CO_UNCONNECTED;
  wire [3:2]NLW_sig_btt_cntr_prv0_carry__2_O_UNCONNECTED;
  wire [3:0]NLW_sig_btt_lteq_max_first_incr0_carry_O_UNCONNECTED;
  wire [3:3]NLW_sig_btt_lteq_max_first_incr0_carry__0_CO_UNCONNECTED;
  wire [3:0]NLW_sig_btt_lteq_max_first_incr0_carry__0_O_UNCONNECTED;

  LUT2 #(
    .INIT(4'h2)) 
    \FSM_sequential_sig_cmdcntl_sm_state[0]_i_3 
       (.I0(p_7_out),
        .I1(Q),
        .O(\FSM_sequential_sig_cmdcntl_sm_state_reg[0] ));
  design_1_axi_dma_0_0_axi_datamover_mssai_skid_buf I_MSSAI_SKID_BUF
       (.D(D),
        .\DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM36_NO_ECC.ram (sig_strm_tstrb),
        .\DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM36_NO_ECC.ram_0 (\DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM36_NO_ECC.ram ),
        .DIBDI(DIBDI[5]),
        .E(E),
        .\INFERRED_GEN.cnt_i_reg[1] (I_MSSAI_SKID_BUF_n_14),
        .Q(sig_rd_empty),
        .SR(I_MSSAI_SKID_BUF_n_13),
        .lsig_strm_eop_asserted6_out(lsig_strm_eop_asserted6_out),
        .lvar_num_set(lvar_num_set[2:1]),
        .m_axi_s2mm_aclk(m_axi_s2mm_aclk),
        .out(out),
        .sig_cmd_stat_rst_user_reg_n_cdc_from_reg(sig_cmd_stat_rst_user_reg_n_cdc_from_reg),
        .\sig_data_reg_out_reg[31]_0 (\sig_data_reg_out_reg[31] ),
        .sig_dre2ibtt_tvalid(sig_dre2ibtt_tvalid),
        .sig_eop_halt_xfer(sig_eop_halt_xfer),
        .sig_eop_sent(sig_eop_sent),
        .sig_eop_sent_reg_reg(sig_strm_tvalid),
        .sig_ibtt2dre_tready(sig_ibtt2dre_tready),
        .sig_m_valid_dup_reg_0(sig_m_valid_dup_reg),
        .sig_m_valid_out_reg_0(sig_m_valid_out_reg),
        .\sig_mssa_index_reg_out_reg[0]_0 (\sig_mssa_index_reg_out_reg[0] ),
        .\sig_mssa_index_reg_out_reg[1]_0 (\sig_mssa_index_reg_out_reg[1] ),
        .sig_reset_reg(sig_reset_reg),
        .\sig_strb_reg_out_reg[1]_0 (\sig_strb_reg_out_reg[1] ),
        .\sig_strb_reg_out_reg[3]_0 (\sig_strb_reg_out_reg[3] ),
        .sig_stream_rst(sig_stream_rst),
        .skid2dre_wlast(skid2dre_wlast),
        .\storage_data_reg[6] (sig_tstrb_fifo_data_out));
  design_1_axi_dma_0_0_axi_datamover_fifo__parameterized8 I_TSTRB_FIFO
       (.DIBDI(DIBDI[4:0]),
        .\INFERRED_GEN.cnt_i_reg[1] (I_TSTRB_FIFO_n_0),
        .Q(sig_rd_empty),
        .SS(I_TSTRB_FIFO_n_1),
        .lsig_strm_eop_asserted6_out(lsig_strm_eop_asserted6_out),
        .lvar_num_set(lvar_num_set[0]),
        .m_axi_s2mm_aclk(m_axi_s2mm_aclk),
        .out(sig_tstrb_fifo_data_out),
        .p_7_out(p_7_out),
        .sig_cmd_empty_reg(I_TSTRB_FIFO_n_19),
        .sig_cmd_full(sig_cmd_full),
        .sig_cmd_full_reg(I_TSTRB_FIFO_n_17),
        .sig_cmd_full_reg_0(sig_cmd_full_reg_0),
        .sig_cmd_stat_rst_user_reg_n_cdc_from_reg(sig_cmd_stat_rst_user_reg_n_cdc_from_reg),
        .sig_eop_halt_xfer(sig_eop_halt_xfer),
        .sig_eop_sent_reg(sig_eop_sent_reg),
        .sig_ibtt2dre_tready(sig_ibtt2dre_tready),
        .sig_inhibit_rdy_n(sig_inhibit_rdy_n),
        .sig_m_valid_out_reg(I_MSSAI_SKID_BUF_n_14),
        .sig_m_valid_out_reg_0(sig_strm_tvalid),
        .sig_sm_ld_dre_cmd(sig_sm_ld_dre_cmd),
        .\sig_strb_reg_out_reg[3] (sig_strm_tstrb),
        .sig_stream_rst(sig_stream_rst),
        .slice_insert_valid(slice_insert_valid),
        .\storage_data_reg[8] ({slice_insert_data[8],slice_insert_data[6:0]}));
  design_1_axi_dma_0_0_axi_datamover_slice SLICE_INSERTION
       (.CO(sig_btt_lteq_max_first_incr),
        .\DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM36_NO_ECC.ram ({slice_insert_data[8],slice_insert_data[6:0]}),
        .DI({SLICE_INSERTION_n_7,SLICE_INSERTION_n_8}),
        .E(sig_btt_cntr03_out),
        .FIFO_Full_reg(I_TSTRB_FIFO_n_0),
        .Q({\sig_btt_cntr_reg_n_0_[13] ,\sig_btt_cntr_reg_n_0_[12] ,\sig_btt_cntr_reg_n_0_[11] ,\sig_btt_cntr_reg_n_0_[10] ,\sig_btt_cntr_reg_n_0_[9] ,\sig_btt_cntr_reg_n_0_[8] ,\sig_btt_cntr_reg_n_0_[7] ,\sig_btt_cntr_reg_n_0_[6] ,\sig_btt_cntr_reg_n_0_[5] ,\sig_btt_cntr_reg_n_0_[4] ,\sig_btt_cntr_reg_n_0_[3] ,\sig_btt_cntr_reg_n_0_[2] ,sig_btt_cntr}),
        .S({SLICE_INSERTION_n_3,SLICE_INSERTION_n_4,SLICE_INSERTION_n_5,SLICE_INSERTION_n_6}),
        .SR(I_MSSAI_SKID_BUF_n_13),
        .ld_btt_cntr_reg1(ld_btt_cntr_reg1),
        .ld_btt_cntr_reg1_reg(SLICE_INSERTION_n_12),
        .ld_btt_cntr_reg2(ld_btt_cntr_reg2),
        .ld_btt_cntr_reg2_reg(SLICE_INSERTION_n_11),
        .ld_btt_cntr_reg3(ld_btt_cntr_reg3),
        .ld_btt_cntr_reg3_reg(SLICE_INSERTION_n_10),
        .m_axi_s2mm_aclk(m_axi_s2mm_aclk),
        .out(sig_btt_cntr_dup),
        .sig_btt_eq_0(sig_btt_eq_0),
        .sig_cmd_full(sig_cmd_full),
        .sig_cmd_stat_rst_user_reg_n_cdc_from_reg(sig_cmd_stat_rst_user_reg_n_cdc_from_reg),
        .sig_curr_strt_offset(sig_curr_strt_offset),
        .sig_eop_halt_xfer(sig_eop_halt_xfer),
        .sig_eop_halt_xfer_reg(SLICE_INSERTION_n_9),
        .sig_eop_sent(sig_eop_sent),
        .sig_fifo_mssai(sig_fifo_mssai),
        .sig_inhibit_rdy_n(sig_inhibit_rdy_n),
        .\sig_max_first_increment_reg[0] (\sig_max_first_increment_reg_n_0_[0] ),
        .\sig_max_first_increment_reg[1] (\sig_max_first_increment_reg_n_0_[1] ),
        .\sig_max_first_increment_reg[2] (\sig_max_first_increment_reg_n_0_[2] ),
        .sig_sm_ld_dre_cmd(sig_sm_ld_dre_cmd),
        .sig_stream_rst(sig_stream_rst),
        .sig_valid_fifo_ld12_out(sig_valid_fifo_ld12_out),
        .slice_insert_valid(slice_insert_valid),
        .\storage_data_reg[8]_0 ({SLICE_INSERTION_n_13,SLICE_INSERTION_n_14,SLICE_INSERTION_n_15}));
  FDRE #(
    .INIT(1'b0)) 
    ld_btt_cntr_reg1_reg
       (.C(m_axi_s2mm_aclk),
        .CE(1'b1),
        .D(SLICE_INSERTION_n_12),
        .Q(ld_btt_cntr_reg1),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    ld_btt_cntr_reg2_reg
       (.C(m_axi_s2mm_aclk),
        .CE(1'b1),
        .D(SLICE_INSERTION_n_11),
        .Q(ld_btt_cntr_reg2),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    ld_btt_cntr_reg3_reg
       (.C(m_axi_s2mm_aclk),
        .CE(1'b1),
        .D(SLICE_INSERTION_n_10),
        .Q(ld_btt_cntr_reg3),
        .R(1'b0));
  (* SOFT_HLUTNM = "soft_lutpair244" *) 
  LUT4 #(
    .INIT(16'hCCAC)) 
    \sig_btt_cntr[0]_i_1__0 
       (.I0(\sig_realign_btt_reg_reg[13] [0]),
        .I1(sig_btt_cntr_prv0[0]),
        .I2(sig_sm_ld_dre_cmd),
        .I3(sig_cmd_full),
        .O(\sig_btt_cntr[0]_i_1__0_n_0 ));
  LUT4 #(
    .INIT(16'hCCAC)) 
    \sig_btt_cntr[10]_i_1__0 
       (.I0(\sig_realign_btt_reg_reg[13] [10]),
        .I1(sig_btt_cntr_prv0[10]),
        .I2(sig_sm_ld_dre_cmd),
        .I3(sig_cmd_full),
        .O(\sig_btt_cntr[10]_i_1__0_n_0 ));
  LUT4 #(
    .INIT(16'hCCAC)) 
    \sig_btt_cntr[11]_i_1__0 
       (.I0(\sig_realign_btt_reg_reg[13] [11]),
        .I1(sig_btt_cntr_prv0[11]),
        .I2(sig_sm_ld_dre_cmd),
        .I3(sig_cmd_full),
        .O(\sig_btt_cntr[11]_i_1__0_n_0 ));
  LUT4 #(
    .INIT(16'hCCAC)) 
    \sig_btt_cntr[12]_i_1__0 
       (.I0(\sig_realign_btt_reg_reg[13] [12]),
        .I1(sig_btt_cntr_prv0[12]),
        .I2(sig_sm_ld_dre_cmd),
        .I3(sig_cmd_full),
        .O(\sig_btt_cntr[12]_i_1__0_n_0 ));
  LUT4 #(
    .INIT(16'hCCAC)) 
    \sig_btt_cntr[13]_i_3 
       (.I0(\sig_realign_btt_reg_reg[13] [13]),
        .I1(sig_btt_cntr_prv0[13]),
        .I2(sig_sm_ld_dre_cmd),
        .I3(sig_cmd_full),
        .O(\sig_btt_cntr[13]_i_3_n_0 ));
  LUT4 #(
    .INIT(16'hCCAC)) 
    \sig_btt_cntr[1]_i_1__0 
       (.I0(\sig_realign_btt_reg_reg[13] [1]),
        .I1(sig_btt_cntr_prv0[1]),
        .I2(sig_sm_ld_dre_cmd),
        .I3(sig_cmd_full),
        .O(\sig_btt_cntr[1]_i_1__0_n_0 ));
  LUT4 #(
    .INIT(16'hCCAC)) 
    \sig_btt_cntr[2]_i_1__0 
       (.I0(\sig_realign_btt_reg_reg[13] [2]),
        .I1(sig_btt_cntr_prv0[2]),
        .I2(sig_sm_ld_dre_cmd),
        .I3(sig_cmd_full),
        .O(\sig_btt_cntr[2]_i_1__0_n_0 ));
  LUT4 #(
    .INIT(16'hCCAC)) 
    \sig_btt_cntr[3]_i_1__0 
       (.I0(\sig_realign_btt_reg_reg[13] [3]),
        .I1(sig_btt_cntr_prv0[3]),
        .I2(sig_sm_ld_dre_cmd),
        .I3(sig_cmd_full),
        .O(\sig_btt_cntr[3]_i_1__0_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair243" *) 
  LUT4 #(
    .INIT(16'hCCAC)) 
    \sig_btt_cntr[4]_i_1__0 
       (.I0(\sig_realign_btt_reg_reg[13] [4]),
        .I1(sig_btt_cntr_prv0[4]),
        .I2(sig_sm_ld_dre_cmd),
        .I3(sig_cmd_full),
        .O(\sig_btt_cntr[4]_i_1__0_n_0 ));
  LUT4 #(
    .INIT(16'hCCAC)) 
    \sig_btt_cntr[5]_i_1__0 
       (.I0(\sig_realign_btt_reg_reg[13] [5]),
        .I1(sig_btt_cntr_prv0[5]),
        .I2(sig_sm_ld_dre_cmd),
        .I3(sig_cmd_full),
        .O(\sig_btt_cntr[5]_i_1__0_n_0 ));
  LUT4 #(
    .INIT(16'hCCAC)) 
    \sig_btt_cntr[6]_i_1__0 
       (.I0(\sig_realign_btt_reg_reg[13] [6]),
        .I1(sig_btt_cntr_prv0[6]),
        .I2(sig_sm_ld_dre_cmd),
        .I3(sig_cmd_full),
        .O(\sig_btt_cntr[6]_i_1__0_n_0 ));
  LUT4 #(
    .INIT(16'hCCAC)) 
    \sig_btt_cntr[7]_i_1__0 
       (.I0(\sig_realign_btt_reg_reg[13] [7]),
        .I1(sig_btt_cntr_prv0[7]),
        .I2(sig_sm_ld_dre_cmd),
        .I3(sig_cmd_full),
        .O(\sig_btt_cntr[7]_i_1__0_n_0 ));
  LUT4 #(
    .INIT(16'hCCAC)) 
    \sig_btt_cntr[8]_i_1__0 
       (.I0(\sig_realign_btt_reg_reg[13] [8]),
        .I1(sig_btt_cntr_prv0[8]),
        .I2(sig_sm_ld_dre_cmd),
        .I3(sig_cmd_full),
        .O(\sig_btt_cntr[8]_i_1__0_n_0 ));
  LUT4 #(
    .INIT(16'hCCAC)) 
    \sig_btt_cntr[9]_i_1__0 
       (.I0(\sig_realign_btt_reg_reg[13] [9]),
        .I1(sig_btt_cntr_prv0[9]),
        .I2(sig_sm_ld_dre_cmd),
        .I3(sig_cmd_full),
        .O(\sig_btt_cntr[9]_i_1__0_n_0 ));
  (* KEEP = "yes" *) 
  (* equivalent_register_removal = "no" *) 
  FDRE #(
    .INIT(1'b0)) 
    \sig_btt_cntr_dup_reg[0] 
       (.C(m_axi_s2mm_aclk),
        .CE(sig_btt_cntr03_out),
        .D(\sig_btt_cntr[0]_i_1__0_n_0 ),
        .Q(sig_btt_cntr_dup[0]),
        .R(I_MSSAI_SKID_BUF_n_13));
  (* KEEP = "yes" *) 
  (* equivalent_register_removal = "no" *) 
  FDRE #(
    .INIT(1'b0)) 
    \sig_btt_cntr_dup_reg[10] 
       (.C(m_axi_s2mm_aclk),
        .CE(sig_btt_cntr03_out),
        .D(\sig_btt_cntr[10]_i_1__0_n_0 ),
        .Q(sig_btt_cntr_dup[10]),
        .R(I_MSSAI_SKID_BUF_n_13));
  (* KEEP = "yes" *) 
  (* equivalent_register_removal = "no" *) 
  FDRE #(
    .INIT(1'b0)) 
    \sig_btt_cntr_dup_reg[11] 
       (.C(m_axi_s2mm_aclk),
        .CE(sig_btt_cntr03_out),
        .D(\sig_btt_cntr[11]_i_1__0_n_0 ),
        .Q(sig_btt_cntr_dup[11]),
        .R(I_MSSAI_SKID_BUF_n_13));
  (* KEEP = "yes" *) 
  (* equivalent_register_removal = "no" *) 
  FDRE #(
    .INIT(1'b0)) 
    \sig_btt_cntr_dup_reg[12] 
       (.C(m_axi_s2mm_aclk),
        .CE(sig_btt_cntr03_out),
        .D(\sig_btt_cntr[12]_i_1__0_n_0 ),
        .Q(sig_btt_cntr_dup[12]),
        .R(I_MSSAI_SKID_BUF_n_13));
  (* KEEP = "yes" *) 
  (* equivalent_register_removal = "no" *) 
  FDRE #(
    .INIT(1'b0)) 
    \sig_btt_cntr_dup_reg[13] 
       (.C(m_axi_s2mm_aclk),
        .CE(sig_btt_cntr03_out),
        .D(\sig_btt_cntr[13]_i_3_n_0 ),
        .Q(sig_btt_cntr_dup[13]),
        .R(I_MSSAI_SKID_BUF_n_13));
  (* KEEP = "yes" *) 
  (* equivalent_register_removal = "no" *) 
  FDRE #(
    .INIT(1'b0)) 
    \sig_btt_cntr_dup_reg[1] 
       (.C(m_axi_s2mm_aclk),
        .CE(sig_btt_cntr03_out),
        .D(\sig_btt_cntr[1]_i_1__0_n_0 ),
        .Q(sig_btt_cntr_dup[1]),
        .R(I_MSSAI_SKID_BUF_n_13));
  (* KEEP = "yes" *) 
  (* equivalent_register_removal = "no" *) 
  FDRE #(
    .INIT(1'b0)) 
    \sig_btt_cntr_dup_reg[2] 
       (.C(m_axi_s2mm_aclk),
        .CE(sig_btt_cntr03_out),
        .D(\sig_btt_cntr[2]_i_1__0_n_0 ),
        .Q(sig_btt_cntr_dup[2]),
        .R(I_MSSAI_SKID_BUF_n_13));
  (* KEEP = "yes" *) 
  (* equivalent_register_removal = "no" *) 
  FDRE #(
    .INIT(1'b0)) 
    \sig_btt_cntr_dup_reg[3] 
       (.C(m_axi_s2mm_aclk),
        .CE(sig_btt_cntr03_out),
        .D(\sig_btt_cntr[3]_i_1__0_n_0 ),
        .Q(sig_btt_cntr_dup[3]),
        .R(I_MSSAI_SKID_BUF_n_13));
  (* KEEP = "yes" *) 
  (* equivalent_register_removal = "no" *) 
  FDRE #(
    .INIT(1'b0)) 
    \sig_btt_cntr_dup_reg[4] 
       (.C(m_axi_s2mm_aclk),
        .CE(sig_btt_cntr03_out),
        .D(\sig_btt_cntr[4]_i_1__0_n_0 ),
        .Q(sig_btt_cntr_dup[4]),
        .R(I_MSSAI_SKID_BUF_n_13));
  (* KEEP = "yes" *) 
  (* equivalent_register_removal = "no" *) 
  FDRE #(
    .INIT(1'b0)) 
    \sig_btt_cntr_dup_reg[5] 
       (.C(m_axi_s2mm_aclk),
        .CE(sig_btt_cntr03_out),
        .D(\sig_btt_cntr[5]_i_1__0_n_0 ),
        .Q(sig_btt_cntr_dup[5]),
        .R(I_MSSAI_SKID_BUF_n_13));
  (* KEEP = "yes" *) 
  (* equivalent_register_removal = "no" *) 
  FDRE #(
    .INIT(1'b0)) 
    \sig_btt_cntr_dup_reg[6] 
       (.C(m_axi_s2mm_aclk),
        .CE(sig_btt_cntr03_out),
        .D(\sig_btt_cntr[6]_i_1__0_n_0 ),
        .Q(sig_btt_cntr_dup[6]),
        .R(I_MSSAI_SKID_BUF_n_13));
  (* KEEP = "yes" *) 
  (* equivalent_register_removal = "no" *) 
  FDRE #(
    .INIT(1'b0)) 
    \sig_btt_cntr_dup_reg[7] 
       (.C(m_axi_s2mm_aclk),
        .CE(sig_btt_cntr03_out),
        .D(\sig_btt_cntr[7]_i_1__0_n_0 ),
        .Q(sig_btt_cntr_dup[7]),
        .R(I_MSSAI_SKID_BUF_n_13));
  (* KEEP = "yes" *) 
  (* equivalent_register_removal = "no" *) 
  FDRE #(
    .INIT(1'b0)) 
    \sig_btt_cntr_dup_reg[8] 
       (.C(m_axi_s2mm_aclk),
        .CE(sig_btt_cntr03_out),
        .D(\sig_btt_cntr[8]_i_1__0_n_0 ),
        .Q(sig_btt_cntr_dup[8]),
        .R(I_MSSAI_SKID_BUF_n_13));
  (* KEEP = "yes" *) 
  (* equivalent_register_removal = "no" *) 
  FDRE #(
    .INIT(1'b0)) 
    \sig_btt_cntr_dup_reg[9] 
       (.C(m_axi_s2mm_aclk),
        .CE(sig_btt_cntr03_out),
        .D(\sig_btt_cntr[9]_i_1__0_n_0 ),
        .Q(sig_btt_cntr_dup[9]),
        .R(I_MSSAI_SKID_BUF_n_13));
  CARRY4 sig_btt_cntr_prv0_carry
       (.CI(1'b0),
        .CO({sig_btt_cntr_prv0_carry_n_0,sig_btt_cntr_prv0_carry_n_1,sig_btt_cntr_prv0_carry_n_2,sig_btt_cntr_prv0_carry_n_3}),
        .CYINIT(1'b1),
        .DI(sig_btt_cntr_dup[3:0]),
        .O(sig_btt_cntr_prv0[3:0]),
        .S({sig_btt_cntr_prv0_carry_i_1_n_0,sig_btt_cntr_prv0_carry_i_2_n_0,sig_btt_cntr_prv0_carry_i_3_n_0,sig_btt_cntr_prv0_carry_i_4_n_0}));
  CARRY4 sig_btt_cntr_prv0_carry__0
       (.CI(sig_btt_cntr_prv0_carry_n_0),
        .CO({sig_btt_cntr_prv0_carry__0_n_0,sig_btt_cntr_prv0_carry__0_n_1,sig_btt_cntr_prv0_carry__0_n_2,sig_btt_cntr_prv0_carry__0_n_3}),
        .CYINIT(1'b0),
        .DI(sig_btt_cntr_dup[7:4]),
        .O(sig_btt_cntr_prv0[7:4]),
        .S({sig_btt_cntr_prv0_carry__0_i_1_n_0,sig_btt_cntr_prv0_carry__0_i_2_n_0,sig_btt_cntr_prv0_carry__0_i_3_n_0,sig_btt_cntr_prv0_carry__0_i_4_n_0}));
  LUT3 #(
    .INIT(8'h95)) 
    sig_btt_cntr_prv0_carry__0_i_1
       (.I0(sig_btt_cntr_dup[7]),
        .I1(sig_btt_lteq_max_first_incr),
        .I2(\sig_btt_cntr_reg_n_0_[7] ),
        .O(sig_btt_cntr_prv0_carry__0_i_1_n_0));
  LUT3 #(
    .INIT(8'h95)) 
    sig_btt_cntr_prv0_carry__0_i_2
       (.I0(sig_btt_cntr_dup[6]),
        .I1(sig_btt_lteq_max_first_incr),
        .I2(\sig_btt_cntr_reg_n_0_[6] ),
        .O(sig_btt_cntr_prv0_carry__0_i_2_n_0));
  LUT3 #(
    .INIT(8'h95)) 
    sig_btt_cntr_prv0_carry__0_i_3
       (.I0(sig_btt_cntr_dup[5]),
        .I1(sig_btt_lteq_max_first_incr),
        .I2(\sig_btt_cntr_reg_n_0_[5] ),
        .O(sig_btt_cntr_prv0_carry__0_i_3_n_0));
  LUT3 #(
    .INIT(8'h95)) 
    sig_btt_cntr_prv0_carry__0_i_4
       (.I0(sig_btt_cntr_dup[4]),
        .I1(sig_btt_lteq_max_first_incr),
        .I2(\sig_btt_cntr_reg_n_0_[4] ),
        .O(sig_btt_cntr_prv0_carry__0_i_4_n_0));
  CARRY4 sig_btt_cntr_prv0_carry__1
       (.CI(sig_btt_cntr_prv0_carry__0_n_0),
        .CO({sig_btt_cntr_prv0_carry__1_n_0,sig_btt_cntr_prv0_carry__1_n_1,sig_btt_cntr_prv0_carry__1_n_2,sig_btt_cntr_prv0_carry__1_n_3}),
        .CYINIT(1'b0),
        .DI(sig_btt_cntr_dup[11:8]),
        .O(sig_btt_cntr_prv0[11:8]),
        .S({sig_btt_cntr_prv0_carry__1_i_1_n_0,sig_btt_cntr_prv0_carry__1_i_2_n_0,sig_btt_cntr_prv0_carry__1_i_3_n_0,sig_btt_cntr_prv0_carry__1_i_4_n_0}));
  LUT3 #(
    .INIT(8'h95)) 
    sig_btt_cntr_prv0_carry__1_i_1
       (.I0(sig_btt_cntr_dup[11]),
        .I1(sig_btt_lteq_max_first_incr),
        .I2(\sig_btt_cntr_reg_n_0_[11] ),
        .O(sig_btt_cntr_prv0_carry__1_i_1_n_0));
  LUT3 #(
    .INIT(8'h95)) 
    sig_btt_cntr_prv0_carry__1_i_2
       (.I0(sig_btt_cntr_dup[10]),
        .I1(sig_btt_lteq_max_first_incr),
        .I2(\sig_btt_cntr_reg_n_0_[10] ),
        .O(sig_btt_cntr_prv0_carry__1_i_2_n_0));
  LUT3 #(
    .INIT(8'h95)) 
    sig_btt_cntr_prv0_carry__1_i_3
       (.I0(sig_btt_cntr_dup[9]),
        .I1(sig_btt_lteq_max_first_incr),
        .I2(\sig_btt_cntr_reg_n_0_[9] ),
        .O(sig_btt_cntr_prv0_carry__1_i_3_n_0));
  LUT3 #(
    .INIT(8'h95)) 
    sig_btt_cntr_prv0_carry__1_i_4
       (.I0(sig_btt_cntr_dup[8]),
        .I1(sig_btt_lteq_max_first_incr),
        .I2(\sig_btt_cntr_reg_n_0_[8] ),
        .O(sig_btt_cntr_prv0_carry__1_i_4_n_0));
  CARRY4 sig_btt_cntr_prv0_carry__2
       (.CI(sig_btt_cntr_prv0_carry__1_n_0),
        .CO({NLW_sig_btt_cntr_prv0_carry__2_CO_UNCONNECTED[3:1],sig_btt_cntr_prv0_carry__2_n_3}),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,sig_btt_cntr_dup[12]}),
        .O({NLW_sig_btt_cntr_prv0_carry__2_O_UNCONNECTED[3:2],sig_btt_cntr_prv0[13:12]}),
        .S({1'b0,1'b0,sig_btt_cntr_prv0_carry__2_i_1_n_0,sig_btt_cntr_prv0_carry__2_i_2_n_0}));
  LUT3 #(
    .INIT(8'h95)) 
    sig_btt_cntr_prv0_carry__2_i_1
       (.I0(sig_btt_cntr_dup[13]),
        .I1(sig_btt_lteq_max_first_incr),
        .I2(\sig_btt_cntr_reg_n_0_[13] ),
        .O(sig_btt_cntr_prv0_carry__2_i_1_n_0));
  LUT3 #(
    .INIT(8'h95)) 
    sig_btt_cntr_prv0_carry__2_i_2
       (.I0(sig_btt_cntr_dup[12]),
        .I1(sig_btt_lteq_max_first_incr),
        .I2(\sig_btt_cntr_reg_n_0_[12] ),
        .O(sig_btt_cntr_prv0_carry__2_i_2_n_0));
  LUT3 #(
    .INIT(8'h95)) 
    sig_btt_cntr_prv0_carry_i_1
       (.I0(sig_btt_cntr_dup[3]),
        .I1(sig_btt_lteq_max_first_incr),
        .I2(\sig_btt_cntr_reg_n_0_[3] ),
        .O(sig_btt_cntr_prv0_carry_i_1_n_0));
  LUT4 #(
    .INIT(16'hA965)) 
    sig_btt_cntr_prv0_carry_i_2
       (.I0(sig_btt_cntr_dup[2]),
        .I1(sig_btt_lteq_max_first_incr),
        .I2(\sig_max_first_increment_reg_n_0_[2] ),
        .I3(\sig_btt_cntr_reg_n_0_[2] ),
        .O(sig_btt_cntr_prv0_carry_i_2_n_0));
  LUT4 #(
    .INIT(16'hA965)) 
    sig_btt_cntr_prv0_carry_i_3
       (.I0(sig_btt_cntr_dup[1]),
        .I1(sig_btt_lteq_max_first_incr),
        .I2(\sig_max_first_increment_reg_n_0_[1] ),
        .I3(sig_btt_cntr[1]),
        .O(sig_btt_cntr_prv0_carry_i_3_n_0));
  LUT4 #(
    .INIT(16'hA965)) 
    sig_btt_cntr_prv0_carry_i_4
       (.I0(sig_btt_cntr_dup[0]),
        .I1(sig_btt_lteq_max_first_incr),
        .I2(\sig_max_first_increment_reg_n_0_[0] ),
        .I3(sig_btt_cntr[0]),
        .O(sig_btt_cntr_prv0_carry_i_4_n_0));
  (* equivalent_register_removal = "no" *) 
  FDRE #(
    .INIT(1'b0)) 
    \sig_btt_cntr_reg[0] 
       (.C(m_axi_s2mm_aclk),
        .CE(sig_btt_cntr03_out),
        .D(\sig_btt_cntr[0]_i_1__0_n_0 ),
        .Q(sig_btt_cntr[0]),
        .R(I_MSSAI_SKID_BUF_n_13));
  (* equivalent_register_removal = "no" *) 
  FDRE #(
    .INIT(1'b0)) 
    \sig_btt_cntr_reg[10] 
       (.C(m_axi_s2mm_aclk),
        .CE(sig_btt_cntr03_out),
        .D(\sig_btt_cntr[10]_i_1__0_n_0 ),
        .Q(\sig_btt_cntr_reg_n_0_[10] ),
        .R(I_MSSAI_SKID_BUF_n_13));
  (* equivalent_register_removal = "no" *) 
  FDRE #(
    .INIT(1'b0)) 
    \sig_btt_cntr_reg[11] 
       (.C(m_axi_s2mm_aclk),
        .CE(sig_btt_cntr03_out),
        .D(\sig_btt_cntr[11]_i_1__0_n_0 ),
        .Q(\sig_btt_cntr_reg_n_0_[11] ),
        .R(I_MSSAI_SKID_BUF_n_13));
  (* equivalent_register_removal = "no" *) 
  FDRE #(
    .INIT(1'b0)) 
    \sig_btt_cntr_reg[12] 
       (.C(m_axi_s2mm_aclk),
        .CE(sig_btt_cntr03_out),
        .D(\sig_btt_cntr[12]_i_1__0_n_0 ),
        .Q(\sig_btt_cntr_reg_n_0_[12] ),
        .R(I_MSSAI_SKID_BUF_n_13));
  (* equivalent_register_removal = "no" *) 
  FDRE #(
    .INIT(1'b0)) 
    \sig_btt_cntr_reg[13] 
       (.C(m_axi_s2mm_aclk),
        .CE(sig_btt_cntr03_out),
        .D(\sig_btt_cntr[13]_i_3_n_0 ),
        .Q(\sig_btt_cntr_reg_n_0_[13] ),
        .R(I_MSSAI_SKID_BUF_n_13));
  (* equivalent_register_removal = "no" *) 
  FDRE #(
    .INIT(1'b0)) 
    \sig_btt_cntr_reg[1] 
       (.C(m_axi_s2mm_aclk),
        .CE(sig_btt_cntr03_out),
        .D(\sig_btt_cntr[1]_i_1__0_n_0 ),
        .Q(sig_btt_cntr[1]),
        .R(I_MSSAI_SKID_BUF_n_13));
  (* equivalent_register_removal = "no" *) 
  FDRE #(
    .INIT(1'b0)) 
    \sig_btt_cntr_reg[2] 
       (.C(m_axi_s2mm_aclk),
        .CE(sig_btt_cntr03_out),
        .D(\sig_btt_cntr[2]_i_1__0_n_0 ),
        .Q(\sig_btt_cntr_reg_n_0_[2] ),
        .R(I_MSSAI_SKID_BUF_n_13));
  (* equivalent_register_removal = "no" *) 
  FDRE #(
    .INIT(1'b0)) 
    \sig_btt_cntr_reg[3] 
       (.C(m_axi_s2mm_aclk),
        .CE(sig_btt_cntr03_out),
        .D(\sig_btt_cntr[3]_i_1__0_n_0 ),
        .Q(\sig_btt_cntr_reg_n_0_[3] ),
        .R(I_MSSAI_SKID_BUF_n_13));
  (* equivalent_register_removal = "no" *) 
  FDRE #(
    .INIT(1'b0)) 
    \sig_btt_cntr_reg[4] 
       (.C(m_axi_s2mm_aclk),
        .CE(sig_btt_cntr03_out),
        .D(\sig_btt_cntr[4]_i_1__0_n_0 ),
        .Q(\sig_btt_cntr_reg_n_0_[4] ),
        .R(I_MSSAI_SKID_BUF_n_13));
  (* equivalent_register_removal = "no" *) 
  FDRE #(
    .INIT(1'b0)) 
    \sig_btt_cntr_reg[5] 
       (.C(m_axi_s2mm_aclk),
        .CE(sig_btt_cntr03_out),
        .D(\sig_btt_cntr[5]_i_1__0_n_0 ),
        .Q(\sig_btt_cntr_reg_n_0_[5] ),
        .R(I_MSSAI_SKID_BUF_n_13));
  (* equivalent_register_removal = "no" *) 
  FDRE #(
    .INIT(1'b0)) 
    \sig_btt_cntr_reg[6] 
       (.C(m_axi_s2mm_aclk),
        .CE(sig_btt_cntr03_out),
        .D(\sig_btt_cntr[6]_i_1__0_n_0 ),
        .Q(\sig_btt_cntr_reg_n_0_[6] ),
        .R(I_MSSAI_SKID_BUF_n_13));
  (* equivalent_register_removal = "no" *) 
  FDRE #(
    .INIT(1'b0)) 
    \sig_btt_cntr_reg[7] 
       (.C(m_axi_s2mm_aclk),
        .CE(sig_btt_cntr03_out),
        .D(\sig_btt_cntr[7]_i_1__0_n_0 ),
        .Q(\sig_btt_cntr_reg_n_0_[7] ),
        .R(I_MSSAI_SKID_BUF_n_13));
  (* equivalent_register_removal = "no" *) 
  FDRE #(
    .INIT(1'b0)) 
    \sig_btt_cntr_reg[8] 
       (.C(m_axi_s2mm_aclk),
        .CE(sig_btt_cntr03_out),
        .D(\sig_btt_cntr[8]_i_1__0_n_0 ),
        .Q(\sig_btt_cntr_reg_n_0_[8] ),
        .R(I_MSSAI_SKID_BUF_n_13));
  (* equivalent_register_removal = "no" *) 
  FDRE #(
    .INIT(1'b0)) 
    \sig_btt_cntr_reg[9] 
       (.C(m_axi_s2mm_aclk),
        .CE(sig_btt_cntr03_out),
        .D(\sig_btt_cntr[9]_i_1__0_n_0 ),
        .Q(\sig_btt_cntr_reg_n_0_[9] ),
        .R(I_MSSAI_SKID_BUF_n_13));
  LUT6 #(
    .INIT(64'hFFFFFFFF2222222E)) 
    sig_btt_eq_0_i_1
       (.I0(sig_btt_eq_0),
        .I1(sig_btt_cntr03_out),
        .I2(sig_btt_eq_0_i_2_n_0),
        .I3(sig_btt_eq_0_i_3_n_0),
        .I4(sig_btt_eq_0_i_4_n_0),
        .I5(I_MSSAI_SKID_BUF_n_13),
        .O(sig_btt_eq_0_i_1_n_0));
  LUT6 #(
    .INIT(64'hFFFFFFFFFFFFEEFA)) 
    sig_btt_eq_0_i_2
       (.I0(\sig_btt_cntr[6]_i_1__0_n_0 ),
        .I1(\sig_realign_btt_reg_reg[13] [7]),
        .I2(sig_btt_cntr_prv0[7]),
        .I3(\sig_curr_strt_offset[1]_i_2_n_0 ),
        .I4(\sig_btt_cntr[4]_i_1__0_n_0 ),
        .I5(\sig_btt_cntr[5]_i_1__0_n_0 ),
        .O(sig_btt_eq_0_i_2_n_0));
  LUT6 #(
    .INIT(64'hFFFFFFFFFFFFEEFA)) 
    sig_btt_eq_0_i_3
       (.I0(\sig_btt_cntr[2]_i_1__0_n_0 ),
        .I1(\sig_realign_btt_reg_reg[13] [3]),
        .I2(sig_btt_cntr_prv0[3]),
        .I3(\sig_curr_strt_offset[1]_i_2_n_0 ),
        .I4(\sig_btt_cntr[0]_i_1__0_n_0 ),
        .I5(\sig_btt_cntr[1]_i_1__0_n_0 ),
        .O(sig_btt_eq_0_i_3_n_0));
  LUT6 #(
    .INIT(64'hFFFFFFFFFFFFFFFE)) 
    sig_btt_eq_0_i_4
       (.I0(\sig_btt_cntr[13]_i_3_n_0 ),
        .I1(\sig_btt_cntr[12]_i_1__0_n_0 ),
        .I2(\sig_btt_cntr[9]_i_1__0_n_0 ),
        .I3(\sig_btt_cntr[8]_i_1__0_n_0 ),
        .I4(\sig_btt_cntr[11]_i_1__0_n_0 ),
        .I5(\sig_btt_cntr[10]_i_1__0_n_0 ),
        .O(sig_btt_eq_0_i_4_n_0));
  FDRE #(
    .INIT(1'b0)) 
    sig_btt_eq_0_reg
       (.C(m_axi_s2mm_aclk),
        .CE(1'b1),
        .D(sig_btt_eq_0_i_1_n_0),
        .Q(sig_btt_eq_0),
        .R(1'b0));
  CARRY4 sig_btt_lteq_max_first_incr0_carry
       (.CI(1'b0),
        .CO({sig_btt_lteq_max_first_incr0_carry_n_0,sig_btt_lteq_max_first_incr0_carry_n_1,sig_btt_lteq_max_first_incr0_carry_n_2,sig_btt_lteq_max_first_incr0_carry_n_3}),
        .CYINIT(1'b1),
        .DI({1'b0,1'b0,SLICE_INSERTION_n_7,SLICE_INSERTION_n_8}),
        .O(NLW_sig_btt_lteq_max_first_incr0_carry_O_UNCONNECTED[3:0]),
        .S({SLICE_INSERTION_n_3,SLICE_INSERTION_n_4,SLICE_INSERTION_n_5,SLICE_INSERTION_n_6}));
  CARRY4 sig_btt_lteq_max_first_incr0_carry__0
       (.CI(sig_btt_lteq_max_first_incr0_carry_n_0),
        .CO({NLW_sig_btt_lteq_max_first_incr0_carry__0_CO_UNCONNECTED[3],sig_btt_lteq_max_first_incr,sig_btt_lteq_max_first_incr0_carry__0_n_2,sig_btt_lteq_max_first_incr0_carry__0_n_3}),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(NLW_sig_btt_lteq_max_first_incr0_carry__0_O_UNCONNECTED[3:0]),
        .S({1'b0,SLICE_INSERTION_n_13,SLICE_INSERTION_n_14,SLICE_INSERTION_n_15}));
  FDRE #(
    .INIT(1'b0)) 
    sig_cmd_empty_reg
       (.C(m_axi_s2mm_aclk),
        .CE(1'b1),
        .D(I_TSTRB_FIFO_n_19),
        .Q(p_7_out),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    sig_cmd_full_reg
       (.C(m_axi_s2mm_aclk),
        .CE(1'b1),
        .D(I_TSTRB_FIFO_n_17),
        .Q(sig_cmd_full),
        .R(1'b0));
  LUT6 #(
    .INIT(64'h000000E200000000)) 
    \sig_curr_strt_offset[0]_i_1 
       (.I0(sig_curr_strt_offset[0]),
        .I1(\sig_curr_strt_offset[1]_i_2_n_0 ),
        .I2(sig_next_strt_offset_reg__0[0]),
        .I3(sig_valid_fifo_ld12_out),
        .I4(sig_eop_sent_reg),
        .I5(sig_cmd_stat_rst_user_reg_n_cdc_from_reg),
        .O(\sig_curr_strt_offset[0]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'h000000E200000000)) 
    \sig_curr_strt_offset[1]_i_1 
       (.I0(sig_curr_strt_offset[1]),
        .I1(\sig_curr_strt_offset[1]_i_2_n_0 ),
        .I2(sig_next_strt_offset_reg__0[1]),
        .I3(sig_valid_fifo_ld12_out),
        .I4(sig_eop_sent_reg),
        .I5(sig_cmd_stat_rst_user_reg_n_cdc_from_reg),
        .O(\sig_curr_strt_offset[1]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair243" *) 
  LUT2 #(
    .INIT(4'h2)) 
    \sig_curr_strt_offset[1]_i_2 
       (.I0(sig_sm_ld_dre_cmd),
        .I1(sig_cmd_full),
        .O(\sig_curr_strt_offset[1]_i_2_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \sig_curr_strt_offset_reg[0] 
       (.C(m_axi_s2mm_aclk),
        .CE(1'b1),
        .D(\sig_curr_strt_offset[0]_i_1_n_0 ),
        .Q(sig_curr_strt_offset[0]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \sig_curr_strt_offset_reg[1] 
       (.C(m_axi_s2mm_aclk),
        .CE(1'b1),
        .D(\sig_curr_strt_offset[1]_i_1_n_0 ),
        .Q(sig_curr_strt_offset[1]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    sig_eop_halt_xfer_reg
       (.C(m_axi_s2mm_aclk),
        .CE(1'b1),
        .D(SLICE_INSERTION_n_9),
        .Q(sig_eop_halt_xfer),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    sig_eop_sent_reg_reg
       (.C(m_axi_s2mm_aclk),
        .CE(1'b1),
        .D(sig_eop_sent),
        .Q(sig_eop_sent_reg),
        .R(I_TSTRB_FIFO_n_1));
  LUT4 #(
    .INIT(16'hF704)) 
    \sig_fifo_mssai[0]_i_1 
       (.I0(sig_next_strt_offset_reg__0[0]),
        .I1(ld_btt_cntr_reg1),
        .I2(ld_btt_cntr_reg2),
        .I3(sig_fifo_mssai[0]),
        .O(\sig_fifo_mssai[0]_i_1_n_0 ));
  LUT5 #(
    .INIT(32'hFF9F0090)) 
    \sig_fifo_mssai[1]_i_1 
       (.I0(sig_next_strt_offset_reg__0[0]),
        .I1(sig_next_strt_offset_reg__0[1]),
        .I2(ld_btt_cntr_reg1),
        .I3(ld_btt_cntr_reg2),
        .I4(sig_fifo_mssai[1]),
        .O(\sig_fifo_mssai[1]_i_1_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \sig_fifo_mssai_reg[0] 
       (.C(m_axi_s2mm_aclk),
        .CE(1'b1),
        .D(\sig_fifo_mssai[0]_i_1_n_0 ),
        .Q(sig_fifo_mssai[0]),
        .R(I_TSTRB_FIFO_n_1));
  FDRE #(
    .INIT(1'b0)) 
    \sig_fifo_mssai_reg[1] 
       (.C(m_axi_s2mm_aclk),
        .CE(1'b1),
        .D(\sig_fifo_mssai[1]_i_1_n_0 ),
        .Q(sig_fifo_mssai[1]),
        .R(I_TSTRB_FIFO_n_1));
  LUT6 #(
    .INIT(64'h00A0C0C000A000A0)) 
    \sig_max_first_increment[0]_i_1 
       (.I0(\sig_max_first_increment_reg_n_0_[0] ),
        .I1(sig_next_strt_offset_reg__0[0]),
        .I2(sig_cmd_stat_rst_user_reg_n_cdc_from_reg),
        .I3(sig_valid_fifo_ld12_out),
        .I4(sig_cmd_full),
        .I5(sig_sm_ld_dre_cmd),
        .O(\sig_max_first_increment[0]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'h3C003C000000AA00)) 
    \sig_max_first_increment[1]_i_1 
       (.I0(\sig_max_first_increment_reg_n_0_[1] ),
        .I1(sig_next_strt_offset_reg__0[0]),
        .I2(sig_next_strt_offset_reg__0[1]),
        .I3(sig_cmd_stat_rst_user_reg_n_cdc_from_reg),
        .I4(sig_valid_fifo_ld12_out),
        .I5(\sig_curr_strt_offset[1]_i_2_n_0 ),
        .O(\sig_max_first_increment[1]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'hFF1FFF1FFF1F0010)) 
    \sig_max_first_increment[2]_i_1 
       (.I0(sig_next_strt_offset_reg__0[0]),
        .I1(sig_next_strt_offset_reg__0[1]),
        .I2(sig_sm_ld_dre_cmd),
        .I3(sig_cmd_full),
        .I4(sig_valid_fifo_ld12_out),
        .I5(\sig_max_first_increment_reg_n_0_[2] ),
        .O(\sig_max_first_increment[2]_i_1_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \sig_max_first_increment_reg[0] 
       (.C(m_axi_s2mm_aclk),
        .CE(1'b1),
        .D(\sig_max_first_increment[0]_i_1_n_0 ),
        .Q(\sig_max_first_increment_reg_n_0_[0] ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \sig_max_first_increment_reg[1] 
       (.C(m_axi_s2mm_aclk),
        .CE(1'b1),
        .D(\sig_max_first_increment[1]_i_1_n_0 ),
        .Q(\sig_max_first_increment_reg_n_0_[1] ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \sig_max_first_increment_reg[2] 
       (.C(m_axi_s2mm_aclk),
        .CE(1'b1),
        .D(\sig_max_first_increment[2]_i_1_n_0 ),
        .Q(\sig_max_first_increment_reg_n_0_[2] ),
        .R(sig_stream_rst));
  (* SOFT_HLUTNM = "soft_lutpair244" *) 
  LUT4 #(
    .INIT(16'hF708)) 
    \sig_next_strt_offset[0]_i_1 
       (.I0(\sig_realign_btt_reg_reg[13] [0]),
        .I1(sig_sm_ld_dre_cmd),
        .I2(sig_cmd_full),
        .I3(sig_next_strt_offset_reg__0[0]),
        .O(\sig_next_strt_offset[0]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'hFFFF87FF00007800)) 
    \sig_next_strt_offset[1]_i_1 
       (.I0(sig_next_strt_offset_reg__0[0]),
        .I1(\sig_realign_btt_reg_reg[13] [0]),
        .I2(\sig_realign_btt_reg_reg[13] [1]),
        .I3(sig_sm_ld_dre_cmd),
        .I4(sig_cmd_full),
        .I5(sig_next_strt_offset_reg__0[1]),
        .O(\sig_next_strt_offset[1]_i_1_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \sig_next_strt_offset_reg[0] 
       (.C(m_axi_s2mm_aclk),
        .CE(1'b1),
        .D(\sig_next_strt_offset[0]_i_1_n_0 ),
        .Q(sig_next_strt_offset_reg__0[0]),
        .R(I_TSTRB_FIFO_n_1));
  FDRE #(
    .INIT(1'b0)) 
    \sig_next_strt_offset_reg[1] 
       (.C(m_axi_s2mm_aclk),
        .CE(1'b1),
        .D(\sig_next_strt_offset[1]_i_1_n_0 ),
        .Q(sig_next_strt_offset_reg__0[1]),
        .R(I_TSTRB_FIFO_n_1));
endmodule

(* ORIG_REF_NAME = "axi_datamover_sfifo_autord" *) 
module design_1_axi_dma_0_0_axi_datamover_sfifo_autord
   (p_2_out_0,
    DOBDO,
    out,
    \DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM36_NO_ECC.ram ,
    sig_ok_to_post_rd_addr_reg,
    \OMIT_UNPACKING.lsig_cmd_loaded_reg ,
    S,
    \count_reg[6] ,
    \gc1.count_reg[6] ,
    empty_fwft_fb_o_i_reg,
    \count_reg[6]_0 ,
    sig_slast_with_stop,
    lsig_ld_cmd,
    FIFO_Full_reg,
    sig_s_ready_out_reg,
    DI,
    m_axi_mm2s_aclk,
    E,
    SR,
    m_axi_mm2s_rdata,
    DIBDI,
    sig_cmd_stat_rst_user_reg_n_cdc_from_reg,
    sig_posted_to_axi_2_reg,
    sig_s_ready_out_reg_0,
    Q,
    lsig_cmd_loaded,
    ram_full_i_reg,
    sig_sstrb_stop_mask,
    \sig_token_cntr_reg[0] ,
    \sig_token_cntr_reg[3] ,
    ram_full_i_reg_0,
    D);
  output [31:0]p_2_out_0;
  output [5:0]DOBDO;
  output out;
  output \DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM36_NO_ECC.ram ;
  output sig_ok_to_post_rd_addr_reg;
  output \OMIT_UNPACKING.lsig_cmd_loaded_reg ;
  output [3:0]S;
  output [4:0]\count_reg[6] ;
  output [0:0]\gc1.count_reg[6] ;
  output empty_fwft_fb_o_i_reg;
  output [1:0]\count_reg[6]_0 ;
  output sig_slast_with_stop;
  output lsig_ld_cmd;
  output FIFO_Full_reg;
  output sig_s_ready_out_reg;
  output [0:0]DI;
  input m_axi_mm2s_aclk;
  input [0:0]E;
  input [0:0]SR;
  input [31:0]m_axi_mm2s_rdata;
  input [5:0]DIBDI;
  input sig_cmd_stat_rst_user_reg_n_cdc_from_reg;
  input sig_posted_to_axi_2_reg;
  input sig_s_ready_out_reg_0;
  input [0:0]Q;
  input lsig_cmd_loaded;
  input ram_full_i_reg;
  input [0:0]sig_sstrb_stop_mask;
  input \sig_token_cntr_reg[0] ;
  input [3:0]\sig_token_cntr_reg[3] ;
  input [0:0]ram_full_i_reg_0;
  input [5:0]D;

  wire \BLK_MEM.I_SYNC_FIFOGEN_FIFO_n_42 ;
  wire [5:0]D;
  wire \DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM36_NO_ECC.ram ;
  wire [0:0]DI;
  wire [5:0]DIBDI;
  wire [5:0]DOBDO;
  wire [0:0]E;
  wire FIFO_Full_reg;
  wire \OMIT_UNPACKING.lsig_cmd_loaded_reg ;
  wire [0:0]Q;
  wire [3:0]S;
  wire [0:0]SR;
  wire [4:0]\count_reg[6] ;
  wire [1:0]\count_reg[6]_0 ;
  wire empty_fwft_fb_o_i_reg;
  wire [0:0]\gc1.count_reg[6] ;
  wire hold_ff_q;
  wire lsig_cmd_loaded;
  wire lsig_ld_cmd;
  wire m_axi_mm2s_aclk;
  wire [31:0]m_axi_mm2s_rdata;
  wire out;
  wire [31:0]p_2_out_0;
  wire ram_full_i_reg;
  wire [0:0]ram_full_i_reg_0;
  wire sig_cmd_stat_rst_user_reg_n_cdc_from_reg;
  wire sig_ok_to_post_rd_addr_reg;
  wire sig_posted_to_axi_2_reg;
  wire sig_s_ready_out_reg;
  wire sig_s_ready_out_reg_0;
  wire sig_slast_with_stop;
  wire [0:0]sig_sstrb_stop_mask;
  wire \sig_token_cntr_reg[0] ;
  wire [3:0]\sig_token_cntr_reg[3] ;

  design_1_axi_dma_0_0_sync_fifo_fg \BLK_MEM.I_SYNC_FIFOGEN_FIFO 
       (.D(D),
        .\DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM36_NO_ECC.ram (\DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM36_NO_ECC.ram ),
        .DI(DI),
        .DIBDI(DIBDI),
        .DOBDO(DOBDO),
        .E(E),
        .FIFO_Full_reg(FIFO_Full_reg),
        .\OMIT_UNPACKING.lsig_cmd_loaded_reg (\OMIT_UNPACKING.lsig_cmd_loaded_reg ),
        .Q(Q),
        .S(S),
        .SR(SR),
        .\count_reg[6] (\count_reg[6] ),
        .\count_reg[6]_0 (\count_reg[6]_0 ),
        .empty_fwft_fb_o_i_reg(empty_fwft_fb_o_i_reg),
        .\gc1.count_reg[6] (\gc1.count_reg[6] ),
        .hold_ff_q(hold_ff_q),
        .hold_ff_q_reg(\BLK_MEM.I_SYNC_FIFOGEN_FIFO_n_42 ),
        .lsig_cmd_loaded(lsig_cmd_loaded),
        .lsig_ld_cmd(lsig_ld_cmd),
        .m_axi_mm2s_aclk(m_axi_mm2s_aclk),
        .m_axi_mm2s_rdata(m_axi_mm2s_rdata),
        .out(out),
        .p_2_out_0(p_2_out_0),
        .ram_full_i_reg(ram_full_i_reg),
        .ram_full_i_reg_0(ram_full_i_reg_0),
        .sig_cmd_stat_rst_user_reg_n_cdc_from_reg(sig_cmd_stat_rst_user_reg_n_cdc_from_reg),
        .sig_ok_to_post_rd_addr_reg(sig_ok_to_post_rd_addr_reg),
        .sig_posted_to_axi_2_reg(sig_posted_to_axi_2_reg),
        .sig_s_ready_out_reg(sig_s_ready_out_reg),
        .sig_s_ready_out_reg_0(sig_s_ready_out_reg_0),
        .sig_slast_with_stop(sig_slast_with_stop),
        .sig_sstrb_stop_mask(sig_sstrb_stop_mask),
        .\sig_token_cntr_reg[0] (\sig_token_cntr_reg[0] ),
        .\sig_token_cntr_reg[3] (\sig_token_cntr_reg[3] ));
  FDRE #(
    .INIT(1'b0)) 
    hold_ff_q_reg
       (.C(m_axi_mm2s_aclk),
        .CE(1'b1),
        .D(\BLK_MEM.I_SYNC_FIFOGEN_FIFO_n_42 ),
        .Q(hold_ff_q),
        .R(1'b0));
endmodule

(* ORIG_REF_NAME = "axi_datamover_sfifo_autord" *) 
module design_1_axi_dma_0_0_axi_datamover_sfifo_autord__parameterized0
   (sig_xfer_cmd_cmplt_reg0,
    Q,
    sig_clr_dbeat_cntr0_out,
    E,
    D,
    sig_sf2pcc_xfer_valid,
    sig_ibtt2dre_tready,
    sig_csm_state_ns1,
    \gpr1.dout_i_reg[1] ,
    \gpr1.dout_i_reg[1]_0 ,
    O,
    CO,
    \sig_child_addr_cntr_lsh_reg[7] ,
    SR,
    WEBWE,
    \sig_byte_cntr_reg[6] ,
    \sig_xfer_len_reg_reg[4] ,
    \gcc0.gc0.count_d1_reg[0] ,
    sig_xfer_is_seq_reg_reg,
    sig_stream_rst,
    m_axi_s2mm_aclk,
    sig_child_qual_first_of_2,
    sig_child_qual_error_reg,
    DIBDI,
    \sig_burst_dbeat_cntr_reg[3] ,
    \sig_byte_cntr_reg[6]_0 ,
    sig_clr_dbc_reg,
    lvar_num_set,
    sig_dre2ibtt_tvalid,
    ram_full_i_reg,
    sig_child_addr_cntr_lsh_reg,
    S,
    \sig_child_addr_reg_reg[7] ,
    sig_cmd_stat_rst_user_reg_n_cdc_from_reg,
    p_32_out,
    ram_full_fb_i_reg,
    sig_csm_pop_child_cmd,
    p_0_out);
  output sig_xfer_cmd_cmplt_reg0;
  output [7:0]Q;
  output sig_clr_dbeat_cntr0_out;
  output [0:0]E;
  output [6:0]D;
  output sig_sf2pcc_xfer_valid;
  output sig_ibtt2dre_tready;
  output sig_csm_state_ns1;
  output [2:0]\gpr1.dout_i_reg[1] ;
  output [2:0]\gpr1.dout_i_reg[1]_0 ;
  output [3:0]O;
  output [0:0]CO;
  output [3:0]\sig_child_addr_cntr_lsh_reg[7] ;
  output [0:0]SR;
  output [0:0]WEBWE;
  output [0:0]\sig_byte_cntr_reg[6] ;
  output [4:0]\sig_xfer_len_reg_reg[4] ;
  output [0:0]\gcc0.gc0.count_d1_reg[0] ;
  output sig_xfer_is_seq_reg_reg;
  input sig_stream_rst;
  input m_axi_s2mm_aclk;
  input sig_child_qual_first_of_2;
  input sig_child_qual_error_reg;
  input [0:0]DIBDI;
  input [3:0]\sig_burst_dbeat_cntr_reg[3] ;
  input [6:0]\sig_byte_cntr_reg[6]_0 ;
  input sig_clr_dbc_reg;
  input [2:0]lvar_num_set;
  input sig_dre2ibtt_tvalid;
  input ram_full_i_reg;
  input [1:0]sig_child_addr_cntr_lsh_reg;
  input [3:0]S;
  input [3:0]\sig_child_addr_reg_reg[7] ;
  input sig_cmd_stat_rst_user_reg_n_cdc_from_reg;
  input p_32_out;
  input ram_full_fb_i_reg;
  input sig_csm_pop_child_cmd;
  input [8:0]p_0_out;

  wire [0:0]CO;
  wire [6:0]D;
  wire [0:0]DIBDI;
  wire [0:0]E;
  wire \NON_BLK_MEM.I_SYNC_FIFOGEN_FIFO_n_36 ;
  wire [3:0]O;
  wire [7:0]Q;
  wire [3:0]S;
  wire [0:0]SR;
  wire [0:0]WEBWE;
  wire [0:0]\gcc0.gc0.count_d1_reg[0] ;
  wire [2:0]\gpr1.dout_i_reg[1] ;
  wire [2:0]\gpr1.dout_i_reg[1]_0 ;
  wire hold_ff_q;
  wire [2:0]lvar_num_set;
  wire m_axi_s2mm_aclk;
  wire [8:0]p_0_out;
  wire p_32_out;
  wire ram_full_fb_i_reg;
  wire ram_full_i_reg;
  wire [3:0]\sig_burst_dbeat_cntr_reg[3] ;
  wire [0:0]\sig_byte_cntr_reg[6] ;
  wire [6:0]\sig_byte_cntr_reg[6]_0 ;
  wire [1:0]sig_child_addr_cntr_lsh_reg;
  wire [3:0]\sig_child_addr_cntr_lsh_reg[7] ;
  wire [3:0]\sig_child_addr_reg_reg[7] ;
  wire sig_child_qual_error_reg;
  wire sig_child_qual_first_of_2;
  wire sig_clr_dbc_reg;
  wire sig_clr_dbeat_cntr0_out;
  wire sig_cmd_stat_rst_user_reg_n_cdc_from_reg;
  wire sig_csm_pop_child_cmd;
  wire sig_csm_state_ns1;
  wire sig_dre2ibtt_tvalid;
  wire sig_ibtt2dre_tready;
  wire sig_sf2pcc_xfer_valid;
  wire sig_stream_rst;
  wire sig_xfer_cmd_cmplt_reg0;
  wire sig_xfer_is_seq_reg_reg;
  wire [4:0]\sig_xfer_len_reg_reg[4] ;

  design_1_axi_dma_0_0_sync_fifo_fg__parameterized0 \NON_BLK_MEM.I_SYNC_FIFOGEN_FIFO 
       (.CO(CO),
        .D(D),
        .DIBDI(DIBDI),
        .E(\gcc0.gc0.count_d1_reg[0] ),
        .O(O),
        .Q(Q),
        .S(S),
        .SR(SR),
        .WEBWE(WEBWE),
        .\gpr1.dout_i_reg[1] (\gpr1.dout_i_reg[1] ),
        .\gpr1.dout_i_reg[1]_0 (\gpr1.dout_i_reg[1]_0 ),
        .hold_ff_q(hold_ff_q),
        .hold_ff_q_reg(\NON_BLK_MEM.I_SYNC_FIFOGEN_FIFO_n_36 ),
        .lvar_num_set(lvar_num_set),
        .m_axi_s2mm_aclk(m_axi_s2mm_aclk),
        .p_0_out(p_0_out),
        .p_32_out(p_32_out),
        .ram_full_fb_i_reg(ram_full_fb_i_reg),
        .ram_full_i_reg(ram_full_i_reg),
        .\sig_burst_dbeat_cntr_reg[3] (E),
        .\sig_burst_dbeat_cntr_reg[3]_0 (\sig_burst_dbeat_cntr_reg[3] ),
        .\sig_byte_cntr_reg[6] (\sig_byte_cntr_reg[6] ),
        .\sig_byte_cntr_reg[6]_0 (\sig_byte_cntr_reg[6]_0 ),
        .sig_child_addr_cntr_lsh_reg(sig_child_addr_cntr_lsh_reg),
        .\sig_child_addr_cntr_lsh_reg[7] (\sig_child_addr_cntr_lsh_reg[7] ),
        .\sig_child_addr_reg_reg[7] (\sig_child_addr_reg_reg[7] ),
        .sig_child_qual_error_reg(sig_child_qual_error_reg),
        .sig_child_qual_first_of_2(sig_child_qual_first_of_2),
        .sig_clr_dbc_reg(sig_clr_dbc_reg),
        .sig_clr_dbeat_cntr0_out(sig_clr_dbeat_cntr0_out),
        .sig_cmd_stat_rst_user_reg_n_cdc_from_reg(sig_cmd_stat_rst_user_reg_n_cdc_from_reg),
        .sig_csm_pop_child_cmd(sig_csm_pop_child_cmd),
        .sig_csm_state_ns1(sig_csm_state_ns1),
        .sig_dre2ibtt_tvalid(sig_dre2ibtt_tvalid),
        .sig_ibtt2dre_tready(sig_ibtt2dre_tready),
        .sig_sf2pcc_xfer_valid(sig_sf2pcc_xfer_valid),
        .sig_stream_rst(sig_stream_rst),
        .sig_xfer_cmd_cmplt_reg0(sig_xfer_cmd_cmplt_reg0),
        .sig_xfer_is_seq_reg_reg(sig_xfer_is_seq_reg_reg),
        .\sig_xfer_len_reg_reg[4] (\sig_xfer_len_reg_reg[4] ));
  FDRE #(
    .INIT(1'b0)) 
    hold_ff_q_reg
       (.C(m_axi_s2mm_aclk),
        .CE(1'b1),
        .D(\NON_BLK_MEM.I_SYNC_FIFOGEN_FIFO_n_36 ),
        .Q(hold_ff_q),
        .R(1'b0));
endmodule

(* ORIG_REF_NAME = "axi_datamover_sfifo_autord" *) 
module design_1_axi_dma_0_0_axi_datamover_sfifo_autord__parameterized1
   (sig_data_fifo_data_out,
    out,
    ram_empty_i_reg,
    \sig_burst_dbeat_cntr_reg[3] ,
    hold_ff_q,
    sig_data_fifo_dvalid,
    \sig_data_reg_out_reg[34] ,
    D,
    m_axi_s2mm_aclk,
    WEBWE,
    sig_stream_rst,
    Q,
    DIBDI,
    sig_s_ready_out_reg,
    \sig_data_skid_reg_reg[34] ,
    sig_s_ready_dup_reg,
    sig_cmd_stat_rst_user_reg_n_cdc_from_reg,
    E);
  output [37:0]sig_data_fifo_data_out;
  output out;
  output ram_empty_i_reg;
  output \sig_burst_dbeat_cntr_reg[3] ;
  output hold_ff_q;
  output sig_data_fifo_dvalid;
  output [2:0]\sig_data_reg_out_reg[34] ;
  output [2:0]D;
  input m_axi_s2mm_aclk;
  input [0:0]WEBWE;
  input sig_stream_rst;
  input [31:0]Q;
  input [5:0]DIBDI;
  input sig_s_ready_out_reg;
  input [2:0]\sig_data_skid_reg_reg[34] ;
  input sig_s_ready_dup_reg;
  input sig_cmd_stat_rst_user_reg_n_cdc_from_reg;
  input [0:0]E;

  wire \BLK_MEM.I_SYNC_FIFOGEN_FIFO_n_48 ;
  wire [2:0]D;
  wire [5:0]DIBDI;
  wire [0:0]E;
  wire [31:0]Q;
  wire [0:0]WEBWE;
  wire hold_ff_q;
  wire m_axi_s2mm_aclk;
  wire out;
  wire ram_empty_i_reg;
  wire \sig_burst_dbeat_cntr_reg[3] ;
  wire sig_cmd_stat_rst_user_reg_n_cdc_from_reg;
  wire [37:0]sig_data_fifo_data_out;
  wire sig_data_fifo_dvalid;
  wire [2:0]\sig_data_reg_out_reg[34] ;
  wire [2:0]\sig_data_skid_reg_reg[34] ;
  wire sig_s_ready_dup_reg;
  wire sig_s_ready_out_reg;
  wire sig_stream_rst;

  design_1_axi_dma_0_0_sync_fifo_fg__parameterized1 \BLK_MEM.I_SYNC_FIFOGEN_FIFO 
       (.D(D),
        .DIBDI(DIBDI),
        .E(E),
        .Q(Q),
        .WEBWE(WEBWE),
        .hold_ff_q_reg(\BLK_MEM.I_SYNC_FIFOGEN_FIFO_n_48 ),
        .hold_ff_q_reg_0(hold_ff_q),
        .m_axi_s2mm_aclk(m_axi_s2mm_aclk),
        .out(out),
        .ram_empty_i_reg(ram_empty_i_reg),
        .\sig_burst_dbeat_cntr_reg[3] (\sig_burst_dbeat_cntr_reg[3] ),
        .sig_cmd_stat_rst_user_reg_n_cdc_from_reg(sig_cmd_stat_rst_user_reg_n_cdc_from_reg),
        .sig_data_fifo_data_out(sig_data_fifo_data_out),
        .sig_data_fifo_dvalid(sig_data_fifo_dvalid),
        .\sig_data_reg_out_reg[34] (\sig_data_reg_out_reg[34] ),
        .\sig_data_skid_reg_reg[34] (\sig_data_skid_reg_reg[34] ),
        .sig_s_ready_dup_reg(sig_s_ready_dup_reg),
        .sig_s_ready_out_reg(sig_s_ready_out_reg),
        .sig_stream_rst(sig_stream_rst));
  FDRE #(
    .INIT(1'b0)) 
    hold_ff_q_reg
       (.C(m_axi_s2mm_aclk),
        .CE(1'b1),
        .D(\BLK_MEM.I_SYNC_FIFOGEN_FIFO_n_48 ),
        .Q(hold_ff_q),
        .R(1'b0));
endmodule

(* ORIG_REF_NAME = "axi_datamover_skid2mm_buf" *) 
module design_1_axi_dma_0_0_axi_datamover_skid2mm_buf
   (out,
    sig_dqual_reg_empty_reg,
    m_axi_s2mm_wvalid,
    m_axi_s2mm_wlast,
    m_axi_s2mm_wdata,
    Q,
    m_axi_s2mm_wstrb,
    m_axi_s2mm_aclk,
    sig_stream_rst,
    sig_data2skid_wlast,
    sig_reset_reg,
    sig_data2skid_wvalid,
    m_axi_s2mm_wready,
    sig_cmd_stat_rst_user_reg_n_cdc_from_reg,
    D,
    \sig_next_strt_strb_reg_reg[3] ,
    \sig_next_strt_strb_reg_reg[3]_0 );
  output out;
  output sig_dqual_reg_empty_reg;
  output m_axi_s2mm_wvalid;
  output m_axi_s2mm_wlast;
  output [31:0]m_axi_s2mm_wdata;
  output [3:0]Q;
  output [3:0]m_axi_s2mm_wstrb;
  input m_axi_s2mm_aclk;
  input sig_stream_rst;
  input sig_data2skid_wlast;
  input sig_reset_reg;
  input sig_data2skid_wvalid;
  input m_axi_s2mm_wready;
  input sig_cmd_stat_rst_user_reg_n_cdc_from_reg;
  input [31:0]D;
  input [3:0]\sig_next_strt_strb_reg_reg[3] ;
  input [3:0]\sig_next_strt_strb_reg_reg[3]_0 ;

  wire [31:0]D;
  wire [3:0]Q;
  wire m_axi_s2mm_aclk;
  wire [31:0]m_axi_s2mm_wdata;
  wire m_axi_s2mm_wlast;
  wire m_axi_s2mm_wready;
  wire [3:0]m_axi_s2mm_wstrb;
  wire sig_cmd_stat_rst_user_reg_n_cdc_from_reg;
  wire sig_data2skid_wlast;
  wire sig_data2skid_wvalid;
  wire \sig_data_reg_out[31]_i_1__3_n_0 ;
  wire [31:0]sig_data_skid_mux_out;
  wire [31:0]sig_data_skid_reg;
  wire sig_last_skid_mux_out;
  wire sig_last_skid_reg;
  (* RTL_KEEP = "true" *) (* equivalent_register_removal = "no" *) wire sig_m_valid_dup;
  wire sig_m_valid_dup_i_1__2_n_0;
  (* RTL_KEEP = "true" *) (* equivalent_register_removal = "no" *) wire sig_m_valid_out;
  wire [3:0]\sig_next_strt_strb_reg_reg[3] ;
  wire [3:0]\sig_next_strt_strb_reg_reg[3]_0 ;
  wire sig_reset_reg;
  (* RTL_KEEP = "true" *) (* equivalent_register_removal = "no" *) wire sig_s_ready_dup;
  wire sig_s_ready_dup_i_1__0_n_0;
  (* RTL_KEEP = "true" *) (* equivalent_register_removal = "no" *) wire sig_s_ready_out;
  wire sig_stream_rst;

  assign m_axi_s2mm_wvalid = sig_m_valid_out;
  assign out = sig_s_ready_dup;
  assign sig_dqual_reg_empty_reg = sig_s_ready_out;
  LUT3 #(
    .INIT(8'hCA)) 
    \sig_data_reg_out[0]_i_1__1 
       (.I0(sig_data_skid_reg[0]),
        .I1(D[0]),
        .I2(sig_s_ready_dup),
        .O(sig_data_skid_mux_out[0]));
  LUT3 #(
    .INIT(8'hCA)) 
    \sig_data_reg_out[10]_i_1__1 
       (.I0(sig_data_skid_reg[10]),
        .I1(D[10]),
        .I2(sig_s_ready_dup),
        .O(sig_data_skid_mux_out[10]));
  LUT3 #(
    .INIT(8'hCA)) 
    \sig_data_reg_out[11]_i_1__1 
       (.I0(sig_data_skid_reg[11]),
        .I1(D[11]),
        .I2(sig_s_ready_dup),
        .O(sig_data_skid_mux_out[11]));
  LUT3 #(
    .INIT(8'hCA)) 
    \sig_data_reg_out[12]_i_1__1 
       (.I0(sig_data_skid_reg[12]),
        .I1(D[12]),
        .I2(sig_s_ready_dup),
        .O(sig_data_skid_mux_out[12]));
  LUT3 #(
    .INIT(8'hCA)) 
    \sig_data_reg_out[13]_i_1__1 
       (.I0(sig_data_skid_reg[13]),
        .I1(D[13]),
        .I2(sig_s_ready_dup),
        .O(sig_data_skid_mux_out[13]));
  LUT3 #(
    .INIT(8'hCA)) 
    \sig_data_reg_out[14]_i_1__1 
       (.I0(sig_data_skid_reg[14]),
        .I1(D[14]),
        .I2(sig_s_ready_dup),
        .O(sig_data_skid_mux_out[14]));
  LUT3 #(
    .INIT(8'hCA)) 
    \sig_data_reg_out[15]_i_1__1 
       (.I0(sig_data_skid_reg[15]),
        .I1(D[15]),
        .I2(sig_s_ready_dup),
        .O(sig_data_skid_mux_out[15]));
  LUT3 #(
    .INIT(8'hCA)) 
    \sig_data_reg_out[16]_i_1__1 
       (.I0(sig_data_skid_reg[16]),
        .I1(D[16]),
        .I2(sig_s_ready_dup),
        .O(sig_data_skid_mux_out[16]));
  LUT3 #(
    .INIT(8'hCA)) 
    \sig_data_reg_out[17]_i_1__1 
       (.I0(sig_data_skid_reg[17]),
        .I1(D[17]),
        .I2(sig_s_ready_dup),
        .O(sig_data_skid_mux_out[17]));
  LUT3 #(
    .INIT(8'hCA)) 
    \sig_data_reg_out[18]_i_1__1 
       (.I0(sig_data_skid_reg[18]),
        .I1(D[18]),
        .I2(sig_s_ready_dup),
        .O(sig_data_skid_mux_out[18]));
  LUT3 #(
    .INIT(8'hCA)) 
    \sig_data_reg_out[19]_i_1__1 
       (.I0(sig_data_skid_reg[19]),
        .I1(D[19]),
        .I2(sig_s_ready_dup),
        .O(sig_data_skid_mux_out[19]));
  LUT3 #(
    .INIT(8'hCA)) 
    \sig_data_reg_out[1]_i_1__1 
       (.I0(sig_data_skid_reg[1]),
        .I1(D[1]),
        .I2(sig_s_ready_dup),
        .O(sig_data_skid_mux_out[1]));
  LUT3 #(
    .INIT(8'hCA)) 
    \sig_data_reg_out[20]_i_1__1 
       (.I0(sig_data_skid_reg[20]),
        .I1(D[20]),
        .I2(sig_s_ready_dup),
        .O(sig_data_skid_mux_out[20]));
  LUT3 #(
    .INIT(8'hCA)) 
    \sig_data_reg_out[21]_i_1__1 
       (.I0(sig_data_skid_reg[21]),
        .I1(D[21]),
        .I2(sig_s_ready_dup),
        .O(sig_data_skid_mux_out[21]));
  LUT3 #(
    .INIT(8'hCA)) 
    \sig_data_reg_out[22]_i_1__1 
       (.I0(sig_data_skid_reg[22]),
        .I1(D[22]),
        .I2(sig_s_ready_dup),
        .O(sig_data_skid_mux_out[22]));
  LUT3 #(
    .INIT(8'hCA)) 
    \sig_data_reg_out[23]_i_1__1 
       (.I0(sig_data_skid_reg[23]),
        .I1(D[23]),
        .I2(sig_s_ready_dup),
        .O(sig_data_skid_mux_out[23]));
  LUT3 #(
    .INIT(8'hCA)) 
    \sig_data_reg_out[24]_i_1__1 
       (.I0(sig_data_skid_reg[24]),
        .I1(D[24]),
        .I2(sig_s_ready_dup),
        .O(sig_data_skid_mux_out[24]));
  LUT3 #(
    .INIT(8'hCA)) 
    \sig_data_reg_out[25]_i_1__1 
       (.I0(sig_data_skid_reg[25]),
        .I1(D[25]),
        .I2(sig_s_ready_dup),
        .O(sig_data_skid_mux_out[25]));
  LUT3 #(
    .INIT(8'hCA)) 
    \sig_data_reg_out[26]_i_1__1 
       (.I0(sig_data_skid_reg[26]),
        .I1(D[26]),
        .I2(sig_s_ready_dup),
        .O(sig_data_skid_mux_out[26]));
  LUT3 #(
    .INIT(8'hCA)) 
    \sig_data_reg_out[27]_i_1__1 
       (.I0(sig_data_skid_reg[27]),
        .I1(D[27]),
        .I2(sig_s_ready_dup),
        .O(sig_data_skid_mux_out[27]));
  LUT3 #(
    .INIT(8'hCA)) 
    \sig_data_reg_out[28]_i_1__1 
       (.I0(sig_data_skid_reg[28]),
        .I1(D[28]),
        .I2(sig_s_ready_dup),
        .O(sig_data_skid_mux_out[28]));
  LUT3 #(
    .INIT(8'hCA)) 
    \sig_data_reg_out[29]_i_1__1 
       (.I0(sig_data_skid_reg[29]),
        .I1(D[29]),
        .I2(sig_s_ready_dup),
        .O(sig_data_skid_mux_out[29]));
  LUT3 #(
    .INIT(8'hCA)) 
    \sig_data_reg_out[2]_i_1__1 
       (.I0(sig_data_skid_reg[2]),
        .I1(D[2]),
        .I2(sig_s_ready_dup),
        .O(sig_data_skid_mux_out[2]));
  LUT3 #(
    .INIT(8'hCA)) 
    \sig_data_reg_out[30]_i_1__1 
       (.I0(sig_data_skid_reg[30]),
        .I1(D[30]),
        .I2(sig_s_ready_dup),
        .O(sig_data_skid_mux_out[30]));
  LUT2 #(
    .INIT(4'hB)) 
    \sig_data_reg_out[31]_i_1__3 
       (.I0(m_axi_s2mm_wready),
        .I1(sig_m_valid_dup),
        .O(\sig_data_reg_out[31]_i_1__3_n_0 ));
  LUT3 #(
    .INIT(8'hCA)) 
    \sig_data_reg_out[31]_i_2__0 
       (.I0(sig_data_skid_reg[31]),
        .I1(D[31]),
        .I2(sig_s_ready_dup),
        .O(sig_data_skid_mux_out[31]));
  LUT3 #(
    .INIT(8'hCA)) 
    \sig_data_reg_out[3]_i_1__1 
       (.I0(sig_data_skid_reg[3]),
        .I1(D[3]),
        .I2(sig_s_ready_dup),
        .O(sig_data_skid_mux_out[3]));
  LUT3 #(
    .INIT(8'hCA)) 
    \sig_data_reg_out[4]_i_1__1 
       (.I0(sig_data_skid_reg[4]),
        .I1(D[4]),
        .I2(sig_s_ready_dup),
        .O(sig_data_skid_mux_out[4]));
  LUT3 #(
    .INIT(8'hCA)) 
    \sig_data_reg_out[5]_i_1__1 
       (.I0(sig_data_skid_reg[5]),
        .I1(D[5]),
        .I2(sig_s_ready_dup),
        .O(sig_data_skid_mux_out[5]));
  LUT3 #(
    .INIT(8'hCA)) 
    \sig_data_reg_out[6]_i_1__1 
       (.I0(sig_data_skid_reg[6]),
        .I1(D[6]),
        .I2(sig_s_ready_dup),
        .O(sig_data_skid_mux_out[6]));
  LUT3 #(
    .INIT(8'hCA)) 
    \sig_data_reg_out[7]_i_1__1 
       (.I0(sig_data_skid_reg[7]),
        .I1(D[7]),
        .I2(sig_s_ready_dup),
        .O(sig_data_skid_mux_out[7]));
  LUT3 #(
    .INIT(8'hCA)) 
    \sig_data_reg_out[8]_i_1__1 
       (.I0(sig_data_skid_reg[8]),
        .I1(D[8]),
        .I2(sig_s_ready_dup),
        .O(sig_data_skid_mux_out[8]));
  LUT3 #(
    .INIT(8'hCA)) 
    \sig_data_reg_out[9]_i_1__1 
       (.I0(sig_data_skid_reg[9]),
        .I1(D[9]),
        .I2(sig_s_ready_dup),
        .O(sig_data_skid_mux_out[9]));
  FDRE #(
    .INIT(1'b0)) 
    \sig_data_reg_out_reg[0] 
       (.C(m_axi_s2mm_aclk),
        .CE(\sig_data_reg_out[31]_i_1__3_n_0 ),
        .D(sig_data_skid_mux_out[0]),
        .Q(m_axi_s2mm_wdata[0]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \sig_data_reg_out_reg[10] 
       (.C(m_axi_s2mm_aclk),
        .CE(\sig_data_reg_out[31]_i_1__3_n_0 ),
        .D(sig_data_skid_mux_out[10]),
        .Q(m_axi_s2mm_wdata[10]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \sig_data_reg_out_reg[11] 
       (.C(m_axi_s2mm_aclk),
        .CE(\sig_data_reg_out[31]_i_1__3_n_0 ),
        .D(sig_data_skid_mux_out[11]),
        .Q(m_axi_s2mm_wdata[11]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \sig_data_reg_out_reg[12] 
       (.C(m_axi_s2mm_aclk),
        .CE(\sig_data_reg_out[31]_i_1__3_n_0 ),
        .D(sig_data_skid_mux_out[12]),
        .Q(m_axi_s2mm_wdata[12]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \sig_data_reg_out_reg[13] 
       (.C(m_axi_s2mm_aclk),
        .CE(\sig_data_reg_out[31]_i_1__3_n_0 ),
        .D(sig_data_skid_mux_out[13]),
        .Q(m_axi_s2mm_wdata[13]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \sig_data_reg_out_reg[14] 
       (.C(m_axi_s2mm_aclk),
        .CE(\sig_data_reg_out[31]_i_1__3_n_0 ),
        .D(sig_data_skid_mux_out[14]),
        .Q(m_axi_s2mm_wdata[14]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \sig_data_reg_out_reg[15] 
       (.C(m_axi_s2mm_aclk),
        .CE(\sig_data_reg_out[31]_i_1__3_n_0 ),
        .D(sig_data_skid_mux_out[15]),
        .Q(m_axi_s2mm_wdata[15]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \sig_data_reg_out_reg[16] 
       (.C(m_axi_s2mm_aclk),
        .CE(\sig_data_reg_out[31]_i_1__3_n_0 ),
        .D(sig_data_skid_mux_out[16]),
        .Q(m_axi_s2mm_wdata[16]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \sig_data_reg_out_reg[17] 
       (.C(m_axi_s2mm_aclk),
        .CE(\sig_data_reg_out[31]_i_1__3_n_0 ),
        .D(sig_data_skid_mux_out[17]),
        .Q(m_axi_s2mm_wdata[17]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \sig_data_reg_out_reg[18] 
       (.C(m_axi_s2mm_aclk),
        .CE(\sig_data_reg_out[31]_i_1__3_n_0 ),
        .D(sig_data_skid_mux_out[18]),
        .Q(m_axi_s2mm_wdata[18]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \sig_data_reg_out_reg[19] 
       (.C(m_axi_s2mm_aclk),
        .CE(\sig_data_reg_out[31]_i_1__3_n_0 ),
        .D(sig_data_skid_mux_out[19]),
        .Q(m_axi_s2mm_wdata[19]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \sig_data_reg_out_reg[1] 
       (.C(m_axi_s2mm_aclk),
        .CE(\sig_data_reg_out[31]_i_1__3_n_0 ),
        .D(sig_data_skid_mux_out[1]),
        .Q(m_axi_s2mm_wdata[1]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \sig_data_reg_out_reg[20] 
       (.C(m_axi_s2mm_aclk),
        .CE(\sig_data_reg_out[31]_i_1__3_n_0 ),
        .D(sig_data_skid_mux_out[20]),
        .Q(m_axi_s2mm_wdata[20]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \sig_data_reg_out_reg[21] 
       (.C(m_axi_s2mm_aclk),
        .CE(\sig_data_reg_out[31]_i_1__3_n_0 ),
        .D(sig_data_skid_mux_out[21]),
        .Q(m_axi_s2mm_wdata[21]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \sig_data_reg_out_reg[22] 
       (.C(m_axi_s2mm_aclk),
        .CE(\sig_data_reg_out[31]_i_1__3_n_0 ),
        .D(sig_data_skid_mux_out[22]),
        .Q(m_axi_s2mm_wdata[22]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \sig_data_reg_out_reg[23] 
       (.C(m_axi_s2mm_aclk),
        .CE(\sig_data_reg_out[31]_i_1__3_n_0 ),
        .D(sig_data_skid_mux_out[23]),
        .Q(m_axi_s2mm_wdata[23]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \sig_data_reg_out_reg[24] 
       (.C(m_axi_s2mm_aclk),
        .CE(\sig_data_reg_out[31]_i_1__3_n_0 ),
        .D(sig_data_skid_mux_out[24]),
        .Q(m_axi_s2mm_wdata[24]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \sig_data_reg_out_reg[25] 
       (.C(m_axi_s2mm_aclk),
        .CE(\sig_data_reg_out[31]_i_1__3_n_0 ),
        .D(sig_data_skid_mux_out[25]),
        .Q(m_axi_s2mm_wdata[25]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \sig_data_reg_out_reg[26] 
       (.C(m_axi_s2mm_aclk),
        .CE(\sig_data_reg_out[31]_i_1__3_n_0 ),
        .D(sig_data_skid_mux_out[26]),
        .Q(m_axi_s2mm_wdata[26]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \sig_data_reg_out_reg[27] 
       (.C(m_axi_s2mm_aclk),
        .CE(\sig_data_reg_out[31]_i_1__3_n_0 ),
        .D(sig_data_skid_mux_out[27]),
        .Q(m_axi_s2mm_wdata[27]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \sig_data_reg_out_reg[28] 
       (.C(m_axi_s2mm_aclk),
        .CE(\sig_data_reg_out[31]_i_1__3_n_0 ),
        .D(sig_data_skid_mux_out[28]),
        .Q(m_axi_s2mm_wdata[28]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \sig_data_reg_out_reg[29] 
       (.C(m_axi_s2mm_aclk),
        .CE(\sig_data_reg_out[31]_i_1__3_n_0 ),
        .D(sig_data_skid_mux_out[29]),
        .Q(m_axi_s2mm_wdata[29]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \sig_data_reg_out_reg[2] 
       (.C(m_axi_s2mm_aclk),
        .CE(\sig_data_reg_out[31]_i_1__3_n_0 ),
        .D(sig_data_skid_mux_out[2]),
        .Q(m_axi_s2mm_wdata[2]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \sig_data_reg_out_reg[30] 
       (.C(m_axi_s2mm_aclk),
        .CE(\sig_data_reg_out[31]_i_1__3_n_0 ),
        .D(sig_data_skid_mux_out[30]),
        .Q(m_axi_s2mm_wdata[30]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \sig_data_reg_out_reg[31] 
       (.C(m_axi_s2mm_aclk),
        .CE(\sig_data_reg_out[31]_i_1__3_n_0 ),
        .D(sig_data_skid_mux_out[31]),
        .Q(m_axi_s2mm_wdata[31]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \sig_data_reg_out_reg[3] 
       (.C(m_axi_s2mm_aclk),
        .CE(\sig_data_reg_out[31]_i_1__3_n_0 ),
        .D(sig_data_skid_mux_out[3]),
        .Q(m_axi_s2mm_wdata[3]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \sig_data_reg_out_reg[4] 
       (.C(m_axi_s2mm_aclk),
        .CE(\sig_data_reg_out[31]_i_1__3_n_0 ),
        .D(sig_data_skid_mux_out[4]),
        .Q(m_axi_s2mm_wdata[4]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \sig_data_reg_out_reg[5] 
       (.C(m_axi_s2mm_aclk),
        .CE(\sig_data_reg_out[31]_i_1__3_n_0 ),
        .D(sig_data_skid_mux_out[5]),
        .Q(m_axi_s2mm_wdata[5]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \sig_data_reg_out_reg[6] 
       (.C(m_axi_s2mm_aclk),
        .CE(\sig_data_reg_out[31]_i_1__3_n_0 ),
        .D(sig_data_skid_mux_out[6]),
        .Q(m_axi_s2mm_wdata[6]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \sig_data_reg_out_reg[7] 
       (.C(m_axi_s2mm_aclk),
        .CE(\sig_data_reg_out[31]_i_1__3_n_0 ),
        .D(sig_data_skid_mux_out[7]),
        .Q(m_axi_s2mm_wdata[7]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \sig_data_reg_out_reg[8] 
       (.C(m_axi_s2mm_aclk),
        .CE(\sig_data_reg_out[31]_i_1__3_n_0 ),
        .D(sig_data_skid_mux_out[8]),
        .Q(m_axi_s2mm_wdata[8]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \sig_data_reg_out_reg[9] 
       (.C(m_axi_s2mm_aclk),
        .CE(\sig_data_reg_out[31]_i_1__3_n_0 ),
        .D(sig_data_skid_mux_out[9]),
        .Q(m_axi_s2mm_wdata[9]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \sig_data_skid_reg_reg[0] 
       (.C(m_axi_s2mm_aclk),
        .CE(sig_s_ready_dup),
        .D(D[0]),
        .Q(sig_data_skid_reg[0]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \sig_data_skid_reg_reg[10] 
       (.C(m_axi_s2mm_aclk),
        .CE(sig_s_ready_dup),
        .D(D[10]),
        .Q(sig_data_skid_reg[10]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \sig_data_skid_reg_reg[11] 
       (.C(m_axi_s2mm_aclk),
        .CE(sig_s_ready_dup),
        .D(D[11]),
        .Q(sig_data_skid_reg[11]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \sig_data_skid_reg_reg[12] 
       (.C(m_axi_s2mm_aclk),
        .CE(sig_s_ready_dup),
        .D(D[12]),
        .Q(sig_data_skid_reg[12]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \sig_data_skid_reg_reg[13] 
       (.C(m_axi_s2mm_aclk),
        .CE(sig_s_ready_dup),
        .D(D[13]),
        .Q(sig_data_skid_reg[13]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \sig_data_skid_reg_reg[14] 
       (.C(m_axi_s2mm_aclk),
        .CE(sig_s_ready_dup),
        .D(D[14]),
        .Q(sig_data_skid_reg[14]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \sig_data_skid_reg_reg[15] 
       (.C(m_axi_s2mm_aclk),
        .CE(sig_s_ready_dup),
        .D(D[15]),
        .Q(sig_data_skid_reg[15]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \sig_data_skid_reg_reg[16] 
       (.C(m_axi_s2mm_aclk),
        .CE(sig_s_ready_dup),
        .D(D[16]),
        .Q(sig_data_skid_reg[16]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \sig_data_skid_reg_reg[17] 
       (.C(m_axi_s2mm_aclk),
        .CE(sig_s_ready_dup),
        .D(D[17]),
        .Q(sig_data_skid_reg[17]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \sig_data_skid_reg_reg[18] 
       (.C(m_axi_s2mm_aclk),
        .CE(sig_s_ready_dup),
        .D(D[18]),
        .Q(sig_data_skid_reg[18]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \sig_data_skid_reg_reg[19] 
       (.C(m_axi_s2mm_aclk),
        .CE(sig_s_ready_dup),
        .D(D[19]),
        .Q(sig_data_skid_reg[19]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \sig_data_skid_reg_reg[1] 
       (.C(m_axi_s2mm_aclk),
        .CE(sig_s_ready_dup),
        .D(D[1]),
        .Q(sig_data_skid_reg[1]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \sig_data_skid_reg_reg[20] 
       (.C(m_axi_s2mm_aclk),
        .CE(sig_s_ready_dup),
        .D(D[20]),
        .Q(sig_data_skid_reg[20]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \sig_data_skid_reg_reg[21] 
       (.C(m_axi_s2mm_aclk),
        .CE(sig_s_ready_dup),
        .D(D[21]),
        .Q(sig_data_skid_reg[21]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \sig_data_skid_reg_reg[22] 
       (.C(m_axi_s2mm_aclk),
        .CE(sig_s_ready_dup),
        .D(D[22]),
        .Q(sig_data_skid_reg[22]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \sig_data_skid_reg_reg[23] 
       (.C(m_axi_s2mm_aclk),
        .CE(sig_s_ready_dup),
        .D(D[23]),
        .Q(sig_data_skid_reg[23]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \sig_data_skid_reg_reg[24] 
       (.C(m_axi_s2mm_aclk),
        .CE(sig_s_ready_dup),
        .D(D[24]),
        .Q(sig_data_skid_reg[24]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \sig_data_skid_reg_reg[25] 
       (.C(m_axi_s2mm_aclk),
        .CE(sig_s_ready_dup),
        .D(D[25]),
        .Q(sig_data_skid_reg[25]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \sig_data_skid_reg_reg[26] 
       (.C(m_axi_s2mm_aclk),
        .CE(sig_s_ready_dup),
        .D(D[26]),
        .Q(sig_data_skid_reg[26]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \sig_data_skid_reg_reg[27] 
       (.C(m_axi_s2mm_aclk),
        .CE(sig_s_ready_dup),
        .D(D[27]),
        .Q(sig_data_skid_reg[27]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \sig_data_skid_reg_reg[28] 
       (.C(m_axi_s2mm_aclk),
        .CE(sig_s_ready_dup),
        .D(D[28]),
        .Q(sig_data_skid_reg[28]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \sig_data_skid_reg_reg[29] 
       (.C(m_axi_s2mm_aclk),
        .CE(sig_s_ready_dup),
        .D(D[29]),
        .Q(sig_data_skid_reg[29]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \sig_data_skid_reg_reg[2] 
       (.C(m_axi_s2mm_aclk),
        .CE(sig_s_ready_dup),
        .D(D[2]),
        .Q(sig_data_skid_reg[2]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \sig_data_skid_reg_reg[30] 
       (.C(m_axi_s2mm_aclk),
        .CE(sig_s_ready_dup),
        .D(D[30]),
        .Q(sig_data_skid_reg[30]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \sig_data_skid_reg_reg[31] 
       (.C(m_axi_s2mm_aclk),
        .CE(sig_s_ready_dup),
        .D(D[31]),
        .Q(sig_data_skid_reg[31]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \sig_data_skid_reg_reg[3] 
       (.C(m_axi_s2mm_aclk),
        .CE(sig_s_ready_dup),
        .D(D[3]),
        .Q(sig_data_skid_reg[3]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \sig_data_skid_reg_reg[4] 
       (.C(m_axi_s2mm_aclk),
        .CE(sig_s_ready_dup),
        .D(D[4]),
        .Q(sig_data_skid_reg[4]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \sig_data_skid_reg_reg[5] 
       (.C(m_axi_s2mm_aclk),
        .CE(sig_s_ready_dup),
        .D(D[5]),
        .Q(sig_data_skid_reg[5]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \sig_data_skid_reg_reg[6] 
       (.C(m_axi_s2mm_aclk),
        .CE(sig_s_ready_dup),
        .D(D[6]),
        .Q(sig_data_skid_reg[6]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \sig_data_skid_reg_reg[7] 
       (.C(m_axi_s2mm_aclk),
        .CE(sig_s_ready_dup),
        .D(D[7]),
        .Q(sig_data_skid_reg[7]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \sig_data_skid_reg_reg[8] 
       (.C(m_axi_s2mm_aclk),
        .CE(sig_s_ready_dup),
        .D(D[8]),
        .Q(sig_data_skid_reg[8]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \sig_data_skid_reg_reg[9] 
       (.C(m_axi_s2mm_aclk),
        .CE(sig_s_ready_dup),
        .D(D[9]),
        .Q(sig_data_skid_reg[9]),
        .R(1'b0));
  LUT3 #(
    .INIT(8'hB8)) 
    sig_last_reg_out_i_1__0
       (.I0(sig_data2skid_wlast),
        .I1(sig_s_ready_dup),
        .I2(sig_last_skid_reg),
        .O(sig_last_skid_mux_out));
  FDRE #(
    .INIT(1'b0)) 
    sig_last_reg_out_reg
       (.C(m_axi_s2mm_aclk),
        .CE(\sig_data_reg_out[31]_i_1__3_n_0 ),
        .D(sig_last_skid_mux_out),
        .Q(m_axi_s2mm_wlast),
        .R(sig_stream_rst));
  FDRE #(
    .INIT(1'b0)) 
    sig_last_skid_reg_reg
       (.C(m_axi_s2mm_aclk),
        .CE(sig_s_ready_dup),
        .D(sig_data2skid_wlast),
        .Q(sig_last_skid_reg),
        .R(sig_stream_rst));
  LUT6 #(
    .INIT(64'h4444444400404040)) 
    sig_m_valid_dup_i_1__2
       (.I0(sig_reset_reg),
        .I1(sig_cmd_stat_rst_user_reg_n_cdc_from_reg),
        .I2(sig_m_valid_dup),
        .I3(sig_s_ready_dup),
        .I4(m_axi_s2mm_wready),
        .I5(sig_data2skid_wvalid),
        .O(sig_m_valid_dup_i_1__2_n_0));
  (* KEEP = "yes" *) 
  (* equivalent_register_removal = "no" *) 
  FDRE #(
    .INIT(1'b0)) 
    sig_m_valid_dup_reg
       (.C(m_axi_s2mm_aclk),
        .CE(1'b1),
        .D(sig_m_valid_dup_i_1__2_n_0),
        .Q(sig_m_valid_dup),
        .R(1'b0));
  (* KEEP = "yes" *) 
  (* equivalent_register_removal = "no" *) 
  FDRE #(
    .INIT(1'b0)) 
    sig_m_valid_out_reg
       (.C(m_axi_s2mm_aclk),
        .CE(1'b1),
        .D(sig_m_valid_dup_i_1__2_n_0),
        .Q(sig_m_valid_out),
        .R(1'b0));
  LUT5 #(
    .INIT(32'hFFFFAEEE)) 
    sig_s_ready_dup_i_1__0
       (.I0(sig_reset_reg),
        .I1(sig_s_ready_dup),
        .I2(sig_m_valid_dup),
        .I3(sig_data2skid_wvalid),
        .I4(m_axi_s2mm_wready),
        .O(sig_s_ready_dup_i_1__0_n_0));
  (* KEEP = "yes" *) 
  (* equivalent_register_removal = "no" *) 
  FDRE #(
    .INIT(1'b0)) 
    sig_s_ready_dup_reg
       (.C(m_axi_s2mm_aclk),
        .CE(1'b1),
        .D(sig_s_ready_dup_i_1__0_n_0),
        .Q(sig_s_ready_dup),
        .R(sig_stream_rst));
  (* KEEP = "yes" *) 
  (* equivalent_register_removal = "no" *) 
  FDRE #(
    .INIT(1'b0)) 
    sig_s_ready_out_reg
       (.C(m_axi_s2mm_aclk),
        .CE(1'b1),
        .D(sig_s_ready_dup_i_1__0_n_0),
        .Q(sig_s_ready_out),
        .R(sig_stream_rst));
  FDRE #(
    .INIT(1'b0)) 
    \sig_strb_reg_out_reg[0] 
       (.C(m_axi_s2mm_aclk),
        .CE(\sig_data_reg_out[31]_i_1__3_n_0 ),
        .D(\sig_next_strt_strb_reg_reg[3]_0 [0]),
        .Q(m_axi_s2mm_wstrb[0]),
        .R(sig_stream_rst));
  FDRE #(
    .INIT(1'b0)) 
    \sig_strb_reg_out_reg[1] 
       (.C(m_axi_s2mm_aclk),
        .CE(\sig_data_reg_out[31]_i_1__3_n_0 ),
        .D(\sig_next_strt_strb_reg_reg[3]_0 [1]),
        .Q(m_axi_s2mm_wstrb[1]),
        .R(sig_stream_rst));
  FDRE #(
    .INIT(1'b0)) 
    \sig_strb_reg_out_reg[2] 
       (.C(m_axi_s2mm_aclk),
        .CE(\sig_data_reg_out[31]_i_1__3_n_0 ),
        .D(\sig_next_strt_strb_reg_reg[3]_0 [2]),
        .Q(m_axi_s2mm_wstrb[2]),
        .R(sig_stream_rst));
  FDRE #(
    .INIT(1'b0)) 
    \sig_strb_reg_out_reg[3] 
       (.C(m_axi_s2mm_aclk),
        .CE(\sig_data_reg_out[31]_i_1__3_n_0 ),
        .D(\sig_next_strt_strb_reg_reg[3]_0 [3]),
        .Q(m_axi_s2mm_wstrb[3]),
        .R(sig_stream_rst));
  FDRE #(
    .INIT(1'b0)) 
    \sig_strb_skid_reg_reg[0] 
       (.C(m_axi_s2mm_aclk),
        .CE(sig_s_ready_dup),
        .D(\sig_next_strt_strb_reg_reg[3] [0]),
        .Q(Q[0]),
        .R(sig_stream_rst));
  FDRE #(
    .INIT(1'b0)) 
    \sig_strb_skid_reg_reg[1] 
       (.C(m_axi_s2mm_aclk),
        .CE(sig_s_ready_dup),
        .D(\sig_next_strt_strb_reg_reg[3] [1]),
        .Q(Q[1]),
        .R(sig_stream_rst));
  FDRE #(
    .INIT(1'b0)) 
    \sig_strb_skid_reg_reg[2] 
       (.C(m_axi_s2mm_aclk),
        .CE(sig_s_ready_dup),
        .D(\sig_next_strt_strb_reg_reg[3] [2]),
        .Q(Q[2]),
        .R(sig_stream_rst));
  FDRE #(
    .INIT(1'b0)) 
    \sig_strb_skid_reg_reg[3] 
       (.C(m_axi_s2mm_aclk),
        .CE(sig_s_ready_dup),
        .D(\sig_next_strt_strb_reg_reg[3] [3]),
        .Q(Q[3]),
        .R(sig_stream_rst));
endmodule

(* ORIG_REF_NAME = "axi_datamover_skid_buf" *) 
module design_1_axi_dma_0_0_axi_datamover_skid_buf
   (out,
    s_axis_s2mm_tready,
    sig_s_ready_dup4_reg,
    skid2dre_wlast,
    sig_stop_request,
    D,
    Q,
    \sig_data_skid_reg_reg[31]_0 ,
    m_axi_s2mm_aclk,
    sig_stream_rst,
    E,
    sig_halt_reg_dly3_reg,
    sig_cmd_stat_rst_user_reg_n_cdc_from_reg,
    sig_halt_reg_dly2,
    sig_halt_reg_dly3,
    sig_reset_reg,
    s_axis_s2mm_tvalid,
    sig_s_ready_out_reg_0,
    s_axis_s2mm_tlast,
    s_axis_s2mm_tkeep,
    s_axis_s2mm_tdata,
    sig_s_ready_dup3_reg,
    \sig_strb_skid_reg_reg[1]_0 ,
    \sig_strb_skid_reg_reg[2]_0 );
  output out;
  output s_axis_s2mm_tready;
  output sig_s_ready_dup4_reg;
  output skid2dre_wlast;
  output sig_stop_request;
  output [1:0]D;
  output [3:0]Q;
  output [31:0]\sig_data_skid_reg_reg[31]_0 ;
  input m_axi_s2mm_aclk;
  input sig_stream_rst;
  input [0:0]E;
  input sig_halt_reg_dly3_reg;
  input sig_cmd_stat_rst_user_reg_n_cdc_from_reg;
  input sig_halt_reg_dly2;
  input sig_halt_reg_dly3;
  input sig_reset_reg;
  input s_axis_s2mm_tvalid;
  input sig_s_ready_out_reg_0;
  input s_axis_s2mm_tlast;
  input [3:0]s_axis_s2mm_tkeep;
  input [31:0]s_axis_s2mm_tdata;
  input sig_s_ready_dup3_reg;
  input \sig_strb_skid_reg_reg[1]_0 ;
  input \sig_strb_skid_reg_reg[2]_0 ;

  wire [1:0]D;
  wire [0:0]E;
  wire [3:0]Q;
  wire m_axi_s2mm_aclk;
  wire [31:0]s_axis_s2mm_tdata;
  wire [3:0]s_axis_s2mm_tkeep;
  wire s_axis_s2mm_tlast;
  wire s_axis_s2mm_tvalid;
  wire sig_cmd_stat_rst_user_reg_n_cdc_from_reg;
  wire \sig_data_reg_out[0]_i_1__2_n_0 ;
  wire \sig_data_reg_out[10]_i_1__2_n_0 ;
  wire \sig_data_reg_out[11]_i_1__2_n_0 ;
  wire \sig_data_reg_out[12]_i_1__2_n_0 ;
  wire \sig_data_reg_out[13]_i_1__2_n_0 ;
  wire \sig_data_reg_out[14]_i_1__2_n_0 ;
  wire \sig_data_reg_out[15]_i_1__2_n_0 ;
  wire \sig_data_reg_out[16]_i_1__2_n_0 ;
  wire \sig_data_reg_out[17]_i_1__2_n_0 ;
  wire \sig_data_reg_out[18]_i_1__2_n_0 ;
  wire \sig_data_reg_out[19]_i_1__2_n_0 ;
  wire \sig_data_reg_out[1]_i_1__2_n_0 ;
  wire \sig_data_reg_out[20]_i_1__2_n_0 ;
  wire \sig_data_reg_out[21]_i_1__2_n_0 ;
  wire \sig_data_reg_out[22]_i_1__2_n_0 ;
  wire \sig_data_reg_out[23]_i_1__2_n_0 ;
  wire \sig_data_reg_out[24]_i_1__2_n_0 ;
  wire \sig_data_reg_out[25]_i_1__2_n_0 ;
  wire \sig_data_reg_out[26]_i_1__2_n_0 ;
  wire \sig_data_reg_out[27]_i_1__2_n_0 ;
  wire \sig_data_reg_out[28]_i_1__2_n_0 ;
  wire \sig_data_reg_out[29]_i_1__2_n_0 ;
  wire \sig_data_reg_out[2]_i_1__2_n_0 ;
  wire \sig_data_reg_out[30]_i_1__2_n_0 ;
  wire \sig_data_reg_out[31]_i_1__1_n_0 ;
  wire \sig_data_reg_out[3]_i_1__2_n_0 ;
  wire \sig_data_reg_out[4]_i_1__2_n_0 ;
  wire \sig_data_reg_out[5]_i_1__2_n_0 ;
  wire \sig_data_reg_out[6]_i_1__2_n_0 ;
  wire \sig_data_reg_out[7]_i_1__2_n_0 ;
  wire \sig_data_reg_out[8]_i_1__2_n_0 ;
  wire \sig_data_reg_out[9]_i_1__2_n_0 ;
  wire [31:0]\sig_data_skid_reg_reg[31]_0 ;
  wire \sig_data_skid_reg_reg_n_0_[0] ;
  wire \sig_data_skid_reg_reg_n_0_[10] ;
  wire \sig_data_skid_reg_reg_n_0_[11] ;
  wire \sig_data_skid_reg_reg_n_0_[12] ;
  wire \sig_data_skid_reg_reg_n_0_[13] ;
  wire \sig_data_skid_reg_reg_n_0_[14] ;
  wire \sig_data_skid_reg_reg_n_0_[15] ;
  wire \sig_data_skid_reg_reg_n_0_[16] ;
  wire \sig_data_skid_reg_reg_n_0_[17] ;
  wire \sig_data_skid_reg_reg_n_0_[18] ;
  wire \sig_data_skid_reg_reg_n_0_[19] ;
  wire \sig_data_skid_reg_reg_n_0_[1] ;
  wire \sig_data_skid_reg_reg_n_0_[20] ;
  wire \sig_data_skid_reg_reg_n_0_[21] ;
  wire \sig_data_skid_reg_reg_n_0_[22] ;
  wire \sig_data_skid_reg_reg_n_0_[23] ;
  wire \sig_data_skid_reg_reg_n_0_[24] ;
  wire \sig_data_skid_reg_reg_n_0_[25] ;
  wire \sig_data_skid_reg_reg_n_0_[26] ;
  wire \sig_data_skid_reg_reg_n_0_[27] ;
  wire \sig_data_skid_reg_reg_n_0_[28] ;
  wire \sig_data_skid_reg_reg_n_0_[29] ;
  wire \sig_data_skid_reg_reg_n_0_[2] ;
  wire \sig_data_skid_reg_reg_n_0_[30] ;
  wire \sig_data_skid_reg_reg_n_0_[31] ;
  wire \sig_data_skid_reg_reg_n_0_[3] ;
  wire \sig_data_skid_reg_reg_n_0_[4] ;
  wire \sig_data_skid_reg_reg_n_0_[5] ;
  wire \sig_data_skid_reg_reg_n_0_[6] ;
  wire \sig_data_skid_reg_reg_n_0_[7] ;
  wire \sig_data_skid_reg_reg_n_0_[8] ;
  wire \sig_data_skid_reg_reg_n_0_[9] ;
  wire sig_halt_reg_dly2;
  wire sig_halt_reg_dly3;
  wire sig_halt_reg_dly3_reg;
  wire sig_last_skid_mux_out;
  wire sig_last_skid_reg;
  (* RTL_KEEP = "true" *) (* equivalent_register_removal = "no" *) wire sig_m_valid_dup;
  wire sig_m_valid_dup_i_1__3_n_0;
  wire sig_m_valid_dup_i_3_n_0;
  (* RTL_KEEP = "true" *) (* equivalent_register_removal = "no" *) wire sig_m_valid_out;
  wire sig_mvalid_stop;
  wire sig_mvalid_stop_reg_i_1_n_0;
  wire sig_mvalid_stop_set;
  wire sig_reset_reg;
  (* RTL_KEEP = "true" *) (* equivalent_register_removal = "no" *) wire sig_s_ready_dup;
  wire sig_s_ready_dup3_reg;
  wire sig_s_ready_dup_i_1__1_n_0;
  wire sig_s_ready_dup_i_2__0_n_0;
  (* RTL_KEEP = "true" *) (* equivalent_register_removal = "no" *) wire sig_s_ready_out;
  wire sig_s_ready_out_reg_0;
  wire sig_slast_with_stop;
  wire [3:0]sig_sstrb_with_stop;
  wire sig_stop_request;
  wire \sig_strb_reg_out[3]_i_1__3_n_0 ;
  wire [3:0]sig_strb_skid_mux_out;
  wire [3:0]sig_strb_skid_reg;
  wire \sig_strb_skid_reg_reg[1]_0 ;
  wire \sig_strb_skid_reg_reg[2]_0 ;
  wire sig_stream_rst;
  wire skid2dre_wlast;

  assign out = sig_m_valid_dup;
  assign s_axis_s2mm_tready = sig_s_ready_out;
  assign sig_s_ready_dup4_reg = sig_m_valid_out;
  LUT3 #(
    .INIT(8'hCA)) 
    \sig_data_reg_out[0]_i_1__2 
       (.I0(\sig_data_skid_reg_reg_n_0_[0] ),
        .I1(s_axis_s2mm_tdata[0]),
        .I2(sig_s_ready_dup),
        .O(\sig_data_reg_out[0]_i_1__2_n_0 ));
  LUT3 #(
    .INIT(8'hCA)) 
    \sig_data_reg_out[10]_i_1__2 
       (.I0(\sig_data_skid_reg_reg_n_0_[10] ),
        .I1(s_axis_s2mm_tdata[10]),
        .I2(sig_s_ready_dup),
        .O(\sig_data_reg_out[10]_i_1__2_n_0 ));
  LUT3 #(
    .INIT(8'hCA)) 
    \sig_data_reg_out[11]_i_1__2 
       (.I0(\sig_data_skid_reg_reg_n_0_[11] ),
        .I1(s_axis_s2mm_tdata[11]),
        .I2(sig_s_ready_dup),
        .O(\sig_data_reg_out[11]_i_1__2_n_0 ));
  LUT3 #(
    .INIT(8'hCA)) 
    \sig_data_reg_out[12]_i_1__2 
       (.I0(\sig_data_skid_reg_reg_n_0_[12] ),
        .I1(s_axis_s2mm_tdata[12]),
        .I2(sig_s_ready_dup),
        .O(\sig_data_reg_out[12]_i_1__2_n_0 ));
  LUT3 #(
    .INIT(8'hCA)) 
    \sig_data_reg_out[13]_i_1__2 
       (.I0(\sig_data_skid_reg_reg_n_0_[13] ),
        .I1(s_axis_s2mm_tdata[13]),
        .I2(sig_s_ready_dup),
        .O(\sig_data_reg_out[13]_i_1__2_n_0 ));
  LUT3 #(
    .INIT(8'hCA)) 
    \sig_data_reg_out[14]_i_1__2 
       (.I0(\sig_data_skid_reg_reg_n_0_[14] ),
        .I1(s_axis_s2mm_tdata[14]),
        .I2(sig_s_ready_dup),
        .O(\sig_data_reg_out[14]_i_1__2_n_0 ));
  LUT3 #(
    .INIT(8'hCA)) 
    \sig_data_reg_out[15]_i_1__2 
       (.I0(\sig_data_skid_reg_reg_n_0_[15] ),
        .I1(s_axis_s2mm_tdata[15]),
        .I2(sig_s_ready_dup),
        .O(\sig_data_reg_out[15]_i_1__2_n_0 ));
  LUT3 #(
    .INIT(8'hCA)) 
    \sig_data_reg_out[16]_i_1__2 
       (.I0(\sig_data_skid_reg_reg_n_0_[16] ),
        .I1(s_axis_s2mm_tdata[16]),
        .I2(sig_s_ready_dup),
        .O(\sig_data_reg_out[16]_i_1__2_n_0 ));
  LUT3 #(
    .INIT(8'hCA)) 
    \sig_data_reg_out[17]_i_1__2 
       (.I0(\sig_data_skid_reg_reg_n_0_[17] ),
        .I1(s_axis_s2mm_tdata[17]),
        .I2(sig_s_ready_dup),
        .O(\sig_data_reg_out[17]_i_1__2_n_0 ));
  LUT3 #(
    .INIT(8'hCA)) 
    \sig_data_reg_out[18]_i_1__2 
       (.I0(\sig_data_skid_reg_reg_n_0_[18] ),
        .I1(s_axis_s2mm_tdata[18]),
        .I2(sig_s_ready_dup),
        .O(\sig_data_reg_out[18]_i_1__2_n_0 ));
  LUT3 #(
    .INIT(8'hCA)) 
    \sig_data_reg_out[19]_i_1__2 
       (.I0(\sig_data_skid_reg_reg_n_0_[19] ),
        .I1(s_axis_s2mm_tdata[19]),
        .I2(sig_s_ready_dup),
        .O(\sig_data_reg_out[19]_i_1__2_n_0 ));
  LUT3 #(
    .INIT(8'hCA)) 
    \sig_data_reg_out[1]_i_1__2 
       (.I0(\sig_data_skid_reg_reg_n_0_[1] ),
        .I1(s_axis_s2mm_tdata[1]),
        .I2(sig_s_ready_dup),
        .O(\sig_data_reg_out[1]_i_1__2_n_0 ));
  LUT3 #(
    .INIT(8'hCA)) 
    \sig_data_reg_out[20]_i_1__2 
       (.I0(\sig_data_skid_reg_reg_n_0_[20] ),
        .I1(s_axis_s2mm_tdata[20]),
        .I2(sig_s_ready_dup),
        .O(\sig_data_reg_out[20]_i_1__2_n_0 ));
  LUT3 #(
    .INIT(8'hCA)) 
    \sig_data_reg_out[21]_i_1__2 
       (.I0(\sig_data_skid_reg_reg_n_0_[21] ),
        .I1(s_axis_s2mm_tdata[21]),
        .I2(sig_s_ready_dup),
        .O(\sig_data_reg_out[21]_i_1__2_n_0 ));
  LUT3 #(
    .INIT(8'hCA)) 
    \sig_data_reg_out[22]_i_1__2 
       (.I0(\sig_data_skid_reg_reg_n_0_[22] ),
        .I1(s_axis_s2mm_tdata[22]),
        .I2(sig_s_ready_dup),
        .O(\sig_data_reg_out[22]_i_1__2_n_0 ));
  LUT3 #(
    .INIT(8'hCA)) 
    \sig_data_reg_out[23]_i_1__2 
       (.I0(\sig_data_skid_reg_reg_n_0_[23] ),
        .I1(s_axis_s2mm_tdata[23]),
        .I2(sig_s_ready_dup),
        .O(\sig_data_reg_out[23]_i_1__2_n_0 ));
  LUT3 #(
    .INIT(8'hCA)) 
    \sig_data_reg_out[24]_i_1__2 
       (.I0(\sig_data_skid_reg_reg_n_0_[24] ),
        .I1(s_axis_s2mm_tdata[24]),
        .I2(sig_s_ready_dup),
        .O(\sig_data_reg_out[24]_i_1__2_n_0 ));
  LUT3 #(
    .INIT(8'hCA)) 
    \sig_data_reg_out[25]_i_1__2 
       (.I0(\sig_data_skid_reg_reg_n_0_[25] ),
        .I1(s_axis_s2mm_tdata[25]),
        .I2(sig_s_ready_dup),
        .O(\sig_data_reg_out[25]_i_1__2_n_0 ));
  LUT3 #(
    .INIT(8'hCA)) 
    \sig_data_reg_out[26]_i_1__2 
       (.I0(\sig_data_skid_reg_reg_n_0_[26] ),
        .I1(s_axis_s2mm_tdata[26]),
        .I2(sig_s_ready_dup),
        .O(\sig_data_reg_out[26]_i_1__2_n_0 ));
  LUT3 #(
    .INIT(8'hCA)) 
    \sig_data_reg_out[27]_i_1__2 
       (.I0(\sig_data_skid_reg_reg_n_0_[27] ),
        .I1(s_axis_s2mm_tdata[27]),
        .I2(sig_s_ready_dup),
        .O(\sig_data_reg_out[27]_i_1__2_n_0 ));
  LUT3 #(
    .INIT(8'hCA)) 
    \sig_data_reg_out[28]_i_1__2 
       (.I0(\sig_data_skid_reg_reg_n_0_[28] ),
        .I1(s_axis_s2mm_tdata[28]),
        .I2(sig_s_ready_dup),
        .O(\sig_data_reg_out[28]_i_1__2_n_0 ));
  LUT3 #(
    .INIT(8'hCA)) 
    \sig_data_reg_out[29]_i_1__2 
       (.I0(\sig_data_skid_reg_reg_n_0_[29] ),
        .I1(s_axis_s2mm_tdata[29]),
        .I2(sig_s_ready_dup),
        .O(\sig_data_reg_out[29]_i_1__2_n_0 ));
  LUT3 #(
    .INIT(8'hCA)) 
    \sig_data_reg_out[2]_i_1__2 
       (.I0(\sig_data_skid_reg_reg_n_0_[2] ),
        .I1(s_axis_s2mm_tdata[2]),
        .I2(sig_s_ready_dup),
        .O(\sig_data_reg_out[2]_i_1__2_n_0 ));
  LUT3 #(
    .INIT(8'hCA)) 
    \sig_data_reg_out[30]_i_1__2 
       (.I0(\sig_data_skid_reg_reg_n_0_[30] ),
        .I1(s_axis_s2mm_tdata[30]),
        .I2(sig_s_ready_dup),
        .O(\sig_data_reg_out[30]_i_1__2_n_0 ));
  LUT3 #(
    .INIT(8'hCA)) 
    \sig_data_reg_out[31]_i_1__1 
       (.I0(\sig_data_skid_reg_reg_n_0_[31] ),
        .I1(s_axis_s2mm_tdata[31]),
        .I2(sig_s_ready_dup),
        .O(\sig_data_reg_out[31]_i_1__1_n_0 ));
  LUT3 #(
    .INIT(8'hCA)) 
    \sig_data_reg_out[3]_i_1__2 
       (.I0(\sig_data_skid_reg_reg_n_0_[3] ),
        .I1(s_axis_s2mm_tdata[3]),
        .I2(sig_s_ready_dup),
        .O(\sig_data_reg_out[3]_i_1__2_n_0 ));
  LUT3 #(
    .INIT(8'hCA)) 
    \sig_data_reg_out[4]_i_1__2 
       (.I0(\sig_data_skid_reg_reg_n_0_[4] ),
        .I1(s_axis_s2mm_tdata[4]),
        .I2(sig_s_ready_dup),
        .O(\sig_data_reg_out[4]_i_1__2_n_0 ));
  LUT3 #(
    .INIT(8'hCA)) 
    \sig_data_reg_out[5]_i_1__2 
       (.I0(\sig_data_skid_reg_reg_n_0_[5] ),
        .I1(s_axis_s2mm_tdata[5]),
        .I2(sig_s_ready_dup),
        .O(\sig_data_reg_out[5]_i_1__2_n_0 ));
  LUT3 #(
    .INIT(8'hCA)) 
    \sig_data_reg_out[6]_i_1__2 
       (.I0(\sig_data_skid_reg_reg_n_0_[6] ),
        .I1(s_axis_s2mm_tdata[6]),
        .I2(sig_s_ready_dup),
        .O(\sig_data_reg_out[6]_i_1__2_n_0 ));
  LUT3 #(
    .INIT(8'hCA)) 
    \sig_data_reg_out[7]_i_1__2 
       (.I0(\sig_data_skid_reg_reg_n_0_[7] ),
        .I1(s_axis_s2mm_tdata[7]),
        .I2(sig_s_ready_dup),
        .O(\sig_data_reg_out[7]_i_1__2_n_0 ));
  LUT3 #(
    .INIT(8'hCA)) 
    \sig_data_reg_out[8]_i_1__2 
       (.I0(\sig_data_skid_reg_reg_n_0_[8] ),
        .I1(s_axis_s2mm_tdata[8]),
        .I2(sig_s_ready_dup),
        .O(\sig_data_reg_out[8]_i_1__2_n_0 ));
  LUT3 #(
    .INIT(8'hCA)) 
    \sig_data_reg_out[9]_i_1__2 
       (.I0(\sig_data_skid_reg_reg_n_0_[9] ),
        .I1(s_axis_s2mm_tdata[9]),
        .I2(sig_s_ready_dup),
        .O(\sig_data_reg_out[9]_i_1__2_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \sig_data_reg_out_reg[0] 
       (.C(m_axi_s2mm_aclk),
        .CE(E),
        .D(\sig_data_reg_out[0]_i_1__2_n_0 ),
        .Q(\sig_data_skid_reg_reg[31]_0 [0]),
        .R(\sig_strb_reg_out[3]_i_1__3_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \sig_data_reg_out_reg[10] 
       (.C(m_axi_s2mm_aclk),
        .CE(E),
        .D(\sig_data_reg_out[10]_i_1__2_n_0 ),
        .Q(\sig_data_skid_reg_reg[31]_0 [10]),
        .R(\sig_strb_reg_out[3]_i_1__3_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \sig_data_reg_out_reg[11] 
       (.C(m_axi_s2mm_aclk),
        .CE(E),
        .D(\sig_data_reg_out[11]_i_1__2_n_0 ),
        .Q(\sig_data_skid_reg_reg[31]_0 [11]),
        .R(\sig_strb_reg_out[3]_i_1__3_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \sig_data_reg_out_reg[12] 
       (.C(m_axi_s2mm_aclk),
        .CE(E),
        .D(\sig_data_reg_out[12]_i_1__2_n_0 ),
        .Q(\sig_data_skid_reg_reg[31]_0 [12]),
        .R(\sig_strb_reg_out[3]_i_1__3_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \sig_data_reg_out_reg[13] 
       (.C(m_axi_s2mm_aclk),
        .CE(E),
        .D(\sig_data_reg_out[13]_i_1__2_n_0 ),
        .Q(\sig_data_skid_reg_reg[31]_0 [13]),
        .R(\sig_strb_reg_out[3]_i_1__3_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \sig_data_reg_out_reg[14] 
       (.C(m_axi_s2mm_aclk),
        .CE(E),
        .D(\sig_data_reg_out[14]_i_1__2_n_0 ),
        .Q(\sig_data_skid_reg_reg[31]_0 [14]),
        .R(\sig_strb_reg_out[3]_i_1__3_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \sig_data_reg_out_reg[15] 
       (.C(m_axi_s2mm_aclk),
        .CE(E),
        .D(\sig_data_reg_out[15]_i_1__2_n_0 ),
        .Q(\sig_data_skid_reg_reg[31]_0 [15]),
        .R(\sig_strb_reg_out[3]_i_1__3_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \sig_data_reg_out_reg[16] 
       (.C(m_axi_s2mm_aclk),
        .CE(E),
        .D(\sig_data_reg_out[16]_i_1__2_n_0 ),
        .Q(\sig_data_skid_reg_reg[31]_0 [16]),
        .R(\sig_strb_reg_out[3]_i_1__3_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \sig_data_reg_out_reg[17] 
       (.C(m_axi_s2mm_aclk),
        .CE(E),
        .D(\sig_data_reg_out[17]_i_1__2_n_0 ),
        .Q(\sig_data_skid_reg_reg[31]_0 [17]),
        .R(\sig_strb_reg_out[3]_i_1__3_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \sig_data_reg_out_reg[18] 
       (.C(m_axi_s2mm_aclk),
        .CE(E),
        .D(\sig_data_reg_out[18]_i_1__2_n_0 ),
        .Q(\sig_data_skid_reg_reg[31]_0 [18]),
        .R(\sig_strb_reg_out[3]_i_1__3_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \sig_data_reg_out_reg[19] 
       (.C(m_axi_s2mm_aclk),
        .CE(E),
        .D(\sig_data_reg_out[19]_i_1__2_n_0 ),
        .Q(\sig_data_skid_reg_reg[31]_0 [19]),
        .R(\sig_strb_reg_out[3]_i_1__3_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \sig_data_reg_out_reg[1] 
       (.C(m_axi_s2mm_aclk),
        .CE(E),
        .D(\sig_data_reg_out[1]_i_1__2_n_0 ),
        .Q(\sig_data_skid_reg_reg[31]_0 [1]),
        .R(\sig_strb_reg_out[3]_i_1__3_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \sig_data_reg_out_reg[20] 
       (.C(m_axi_s2mm_aclk),
        .CE(E),
        .D(\sig_data_reg_out[20]_i_1__2_n_0 ),
        .Q(\sig_data_skid_reg_reg[31]_0 [20]),
        .R(\sig_strb_reg_out[3]_i_1__3_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \sig_data_reg_out_reg[21] 
       (.C(m_axi_s2mm_aclk),
        .CE(E),
        .D(\sig_data_reg_out[21]_i_1__2_n_0 ),
        .Q(\sig_data_skid_reg_reg[31]_0 [21]),
        .R(\sig_strb_reg_out[3]_i_1__3_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \sig_data_reg_out_reg[22] 
       (.C(m_axi_s2mm_aclk),
        .CE(E),
        .D(\sig_data_reg_out[22]_i_1__2_n_0 ),
        .Q(\sig_data_skid_reg_reg[31]_0 [22]),
        .R(\sig_strb_reg_out[3]_i_1__3_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \sig_data_reg_out_reg[23] 
       (.C(m_axi_s2mm_aclk),
        .CE(E),
        .D(\sig_data_reg_out[23]_i_1__2_n_0 ),
        .Q(\sig_data_skid_reg_reg[31]_0 [23]),
        .R(\sig_strb_reg_out[3]_i_1__3_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \sig_data_reg_out_reg[24] 
       (.C(m_axi_s2mm_aclk),
        .CE(E),
        .D(\sig_data_reg_out[24]_i_1__2_n_0 ),
        .Q(\sig_data_skid_reg_reg[31]_0 [24]),
        .R(\sig_strb_reg_out[3]_i_1__3_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \sig_data_reg_out_reg[25] 
       (.C(m_axi_s2mm_aclk),
        .CE(E),
        .D(\sig_data_reg_out[25]_i_1__2_n_0 ),
        .Q(\sig_data_skid_reg_reg[31]_0 [25]),
        .R(\sig_strb_reg_out[3]_i_1__3_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \sig_data_reg_out_reg[26] 
       (.C(m_axi_s2mm_aclk),
        .CE(E),
        .D(\sig_data_reg_out[26]_i_1__2_n_0 ),
        .Q(\sig_data_skid_reg_reg[31]_0 [26]),
        .R(\sig_strb_reg_out[3]_i_1__3_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \sig_data_reg_out_reg[27] 
       (.C(m_axi_s2mm_aclk),
        .CE(E),
        .D(\sig_data_reg_out[27]_i_1__2_n_0 ),
        .Q(\sig_data_skid_reg_reg[31]_0 [27]),
        .R(\sig_strb_reg_out[3]_i_1__3_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \sig_data_reg_out_reg[28] 
       (.C(m_axi_s2mm_aclk),
        .CE(E),
        .D(\sig_data_reg_out[28]_i_1__2_n_0 ),
        .Q(\sig_data_skid_reg_reg[31]_0 [28]),
        .R(\sig_strb_reg_out[3]_i_1__3_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \sig_data_reg_out_reg[29] 
       (.C(m_axi_s2mm_aclk),
        .CE(E),
        .D(\sig_data_reg_out[29]_i_1__2_n_0 ),
        .Q(\sig_data_skid_reg_reg[31]_0 [29]),
        .R(\sig_strb_reg_out[3]_i_1__3_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \sig_data_reg_out_reg[2] 
       (.C(m_axi_s2mm_aclk),
        .CE(E),
        .D(\sig_data_reg_out[2]_i_1__2_n_0 ),
        .Q(\sig_data_skid_reg_reg[31]_0 [2]),
        .R(\sig_strb_reg_out[3]_i_1__3_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \sig_data_reg_out_reg[30] 
       (.C(m_axi_s2mm_aclk),
        .CE(E),
        .D(\sig_data_reg_out[30]_i_1__2_n_0 ),
        .Q(\sig_data_skid_reg_reg[31]_0 [30]),
        .R(\sig_strb_reg_out[3]_i_1__3_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \sig_data_reg_out_reg[31] 
       (.C(m_axi_s2mm_aclk),
        .CE(E),
        .D(\sig_data_reg_out[31]_i_1__1_n_0 ),
        .Q(\sig_data_skid_reg_reg[31]_0 [31]),
        .R(\sig_strb_reg_out[3]_i_1__3_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \sig_data_reg_out_reg[3] 
       (.C(m_axi_s2mm_aclk),
        .CE(E),
        .D(\sig_data_reg_out[3]_i_1__2_n_0 ),
        .Q(\sig_data_skid_reg_reg[31]_0 [3]),
        .R(\sig_strb_reg_out[3]_i_1__3_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \sig_data_reg_out_reg[4] 
       (.C(m_axi_s2mm_aclk),
        .CE(E),
        .D(\sig_data_reg_out[4]_i_1__2_n_0 ),
        .Q(\sig_data_skid_reg_reg[31]_0 [4]),
        .R(\sig_strb_reg_out[3]_i_1__3_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \sig_data_reg_out_reg[5] 
       (.C(m_axi_s2mm_aclk),
        .CE(E),
        .D(\sig_data_reg_out[5]_i_1__2_n_0 ),
        .Q(\sig_data_skid_reg_reg[31]_0 [5]),
        .R(\sig_strb_reg_out[3]_i_1__3_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \sig_data_reg_out_reg[6] 
       (.C(m_axi_s2mm_aclk),
        .CE(E),
        .D(\sig_data_reg_out[6]_i_1__2_n_0 ),
        .Q(\sig_data_skid_reg_reg[31]_0 [6]),
        .R(\sig_strb_reg_out[3]_i_1__3_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \sig_data_reg_out_reg[7] 
       (.C(m_axi_s2mm_aclk),
        .CE(E),
        .D(\sig_data_reg_out[7]_i_1__2_n_0 ),
        .Q(\sig_data_skid_reg_reg[31]_0 [7]),
        .R(\sig_strb_reg_out[3]_i_1__3_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \sig_data_reg_out_reg[8] 
       (.C(m_axi_s2mm_aclk),
        .CE(E),
        .D(\sig_data_reg_out[8]_i_1__2_n_0 ),
        .Q(\sig_data_skid_reg_reg[31]_0 [8]),
        .R(\sig_strb_reg_out[3]_i_1__3_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \sig_data_reg_out_reg[9] 
       (.C(m_axi_s2mm_aclk),
        .CE(E),
        .D(\sig_data_reg_out[9]_i_1__2_n_0 ),
        .Q(\sig_data_skid_reg_reg[31]_0 [9]),
        .R(\sig_strb_reg_out[3]_i_1__3_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \sig_data_skid_reg_reg[0] 
       (.C(m_axi_s2mm_aclk),
        .CE(sig_s_ready_dup),
        .D(s_axis_s2mm_tdata[0]),
        .Q(\sig_data_skid_reg_reg_n_0_[0] ),
        .R(sig_stream_rst));
  FDRE #(
    .INIT(1'b0)) 
    \sig_data_skid_reg_reg[10] 
       (.C(m_axi_s2mm_aclk),
        .CE(sig_s_ready_dup),
        .D(s_axis_s2mm_tdata[10]),
        .Q(\sig_data_skid_reg_reg_n_0_[10] ),
        .R(sig_stream_rst));
  FDRE #(
    .INIT(1'b0)) 
    \sig_data_skid_reg_reg[11] 
       (.C(m_axi_s2mm_aclk),
        .CE(sig_s_ready_dup),
        .D(s_axis_s2mm_tdata[11]),
        .Q(\sig_data_skid_reg_reg_n_0_[11] ),
        .R(sig_stream_rst));
  FDRE #(
    .INIT(1'b0)) 
    \sig_data_skid_reg_reg[12] 
       (.C(m_axi_s2mm_aclk),
        .CE(sig_s_ready_dup),
        .D(s_axis_s2mm_tdata[12]),
        .Q(\sig_data_skid_reg_reg_n_0_[12] ),
        .R(sig_stream_rst));
  FDRE #(
    .INIT(1'b0)) 
    \sig_data_skid_reg_reg[13] 
       (.C(m_axi_s2mm_aclk),
        .CE(sig_s_ready_dup),
        .D(s_axis_s2mm_tdata[13]),
        .Q(\sig_data_skid_reg_reg_n_0_[13] ),
        .R(sig_stream_rst));
  FDRE #(
    .INIT(1'b0)) 
    \sig_data_skid_reg_reg[14] 
       (.C(m_axi_s2mm_aclk),
        .CE(sig_s_ready_dup),
        .D(s_axis_s2mm_tdata[14]),
        .Q(\sig_data_skid_reg_reg_n_0_[14] ),
        .R(sig_stream_rst));
  FDRE #(
    .INIT(1'b0)) 
    \sig_data_skid_reg_reg[15] 
       (.C(m_axi_s2mm_aclk),
        .CE(sig_s_ready_dup),
        .D(s_axis_s2mm_tdata[15]),
        .Q(\sig_data_skid_reg_reg_n_0_[15] ),
        .R(sig_stream_rst));
  FDRE #(
    .INIT(1'b0)) 
    \sig_data_skid_reg_reg[16] 
       (.C(m_axi_s2mm_aclk),
        .CE(sig_s_ready_dup),
        .D(s_axis_s2mm_tdata[16]),
        .Q(\sig_data_skid_reg_reg_n_0_[16] ),
        .R(sig_stream_rst));
  FDRE #(
    .INIT(1'b0)) 
    \sig_data_skid_reg_reg[17] 
       (.C(m_axi_s2mm_aclk),
        .CE(sig_s_ready_dup),
        .D(s_axis_s2mm_tdata[17]),
        .Q(\sig_data_skid_reg_reg_n_0_[17] ),
        .R(sig_stream_rst));
  FDRE #(
    .INIT(1'b0)) 
    \sig_data_skid_reg_reg[18] 
       (.C(m_axi_s2mm_aclk),
        .CE(sig_s_ready_dup),
        .D(s_axis_s2mm_tdata[18]),
        .Q(\sig_data_skid_reg_reg_n_0_[18] ),
        .R(sig_stream_rst));
  FDRE #(
    .INIT(1'b0)) 
    \sig_data_skid_reg_reg[19] 
       (.C(m_axi_s2mm_aclk),
        .CE(sig_s_ready_dup),
        .D(s_axis_s2mm_tdata[19]),
        .Q(\sig_data_skid_reg_reg_n_0_[19] ),
        .R(sig_stream_rst));
  FDRE #(
    .INIT(1'b0)) 
    \sig_data_skid_reg_reg[1] 
       (.C(m_axi_s2mm_aclk),
        .CE(sig_s_ready_dup),
        .D(s_axis_s2mm_tdata[1]),
        .Q(\sig_data_skid_reg_reg_n_0_[1] ),
        .R(sig_stream_rst));
  FDRE #(
    .INIT(1'b0)) 
    \sig_data_skid_reg_reg[20] 
       (.C(m_axi_s2mm_aclk),
        .CE(sig_s_ready_dup),
        .D(s_axis_s2mm_tdata[20]),
        .Q(\sig_data_skid_reg_reg_n_0_[20] ),
        .R(sig_stream_rst));
  FDRE #(
    .INIT(1'b0)) 
    \sig_data_skid_reg_reg[21] 
       (.C(m_axi_s2mm_aclk),
        .CE(sig_s_ready_dup),
        .D(s_axis_s2mm_tdata[21]),
        .Q(\sig_data_skid_reg_reg_n_0_[21] ),
        .R(sig_stream_rst));
  FDRE #(
    .INIT(1'b0)) 
    \sig_data_skid_reg_reg[22] 
       (.C(m_axi_s2mm_aclk),
        .CE(sig_s_ready_dup),
        .D(s_axis_s2mm_tdata[22]),
        .Q(\sig_data_skid_reg_reg_n_0_[22] ),
        .R(sig_stream_rst));
  FDRE #(
    .INIT(1'b0)) 
    \sig_data_skid_reg_reg[23] 
       (.C(m_axi_s2mm_aclk),
        .CE(sig_s_ready_dup),
        .D(s_axis_s2mm_tdata[23]),
        .Q(\sig_data_skid_reg_reg_n_0_[23] ),
        .R(sig_stream_rst));
  FDRE #(
    .INIT(1'b0)) 
    \sig_data_skid_reg_reg[24] 
       (.C(m_axi_s2mm_aclk),
        .CE(sig_s_ready_dup),
        .D(s_axis_s2mm_tdata[24]),
        .Q(\sig_data_skid_reg_reg_n_0_[24] ),
        .R(sig_stream_rst));
  FDRE #(
    .INIT(1'b0)) 
    \sig_data_skid_reg_reg[25] 
       (.C(m_axi_s2mm_aclk),
        .CE(sig_s_ready_dup),
        .D(s_axis_s2mm_tdata[25]),
        .Q(\sig_data_skid_reg_reg_n_0_[25] ),
        .R(sig_stream_rst));
  FDRE #(
    .INIT(1'b0)) 
    \sig_data_skid_reg_reg[26] 
       (.C(m_axi_s2mm_aclk),
        .CE(sig_s_ready_dup),
        .D(s_axis_s2mm_tdata[26]),
        .Q(\sig_data_skid_reg_reg_n_0_[26] ),
        .R(sig_stream_rst));
  FDRE #(
    .INIT(1'b0)) 
    \sig_data_skid_reg_reg[27] 
       (.C(m_axi_s2mm_aclk),
        .CE(sig_s_ready_dup),
        .D(s_axis_s2mm_tdata[27]),
        .Q(\sig_data_skid_reg_reg_n_0_[27] ),
        .R(sig_stream_rst));
  FDRE #(
    .INIT(1'b0)) 
    \sig_data_skid_reg_reg[28] 
       (.C(m_axi_s2mm_aclk),
        .CE(sig_s_ready_dup),
        .D(s_axis_s2mm_tdata[28]),
        .Q(\sig_data_skid_reg_reg_n_0_[28] ),
        .R(sig_stream_rst));
  FDRE #(
    .INIT(1'b0)) 
    \sig_data_skid_reg_reg[29] 
       (.C(m_axi_s2mm_aclk),
        .CE(sig_s_ready_dup),
        .D(s_axis_s2mm_tdata[29]),
        .Q(\sig_data_skid_reg_reg_n_0_[29] ),
        .R(sig_stream_rst));
  FDRE #(
    .INIT(1'b0)) 
    \sig_data_skid_reg_reg[2] 
       (.C(m_axi_s2mm_aclk),
        .CE(sig_s_ready_dup),
        .D(s_axis_s2mm_tdata[2]),
        .Q(\sig_data_skid_reg_reg_n_0_[2] ),
        .R(sig_stream_rst));
  FDRE #(
    .INIT(1'b0)) 
    \sig_data_skid_reg_reg[30] 
       (.C(m_axi_s2mm_aclk),
        .CE(sig_s_ready_dup),
        .D(s_axis_s2mm_tdata[30]),
        .Q(\sig_data_skid_reg_reg_n_0_[30] ),
        .R(sig_stream_rst));
  FDRE #(
    .INIT(1'b0)) 
    \sig_data_skid_reg_reg[31] 
       (.C(m_axi_s2mm_aclk),
        .CE(sig_s_ready_dup),
        .D(s_axis_s2mm_tdata[31]),
        .Q(\sig_data_skid_reg_reg_n_0_[31] ),
        .R(sig_stream_rst));
  FDRE #(
    .INIT(1'b0)) 
    \sig_data_skid_reg_reg[3] 
       (.C(m_axi_s2mm_aclk),
        .CE(sig_s_ready_dup),
        .D(s_axis_s2mm_tdata[3]),
        .Q(\sig_data_skid_reg_reg_n_0_[3] ),
        .R(sig_stream_rst));
  FDRE #(
    .INIT(1'b0)) 
    \sig_data_skid_reg_reg[4] 
       (.C(m_axi_s2mm_aclk),
        .CE(sig_s_ready_dup),
        .D(s_axis_s2mm_tdata[4]),
        .Q(\sig_data_skid_reg_reg_n_0_[4] ),
        .R(sig_stream_rst));
  FDRE #(
    .INIT(1'b0)) 
    \sig_data_skid_reg_reg[5] 
       (.C(m_axi_s2mm_aclk),
        .CE(sig_s_ready_dup),
        .D(s_axis_s2mm_tdata[5]),
        .Q(\sig_data_skid_reg_reg_n_0_[5] ),
        .R(sig_stream_rst));
  FDRE #(
    .INIT(1'b0)) 
    \sig_data_skid_reg_reg[6] 
       (.C(m_axi_s2mm_aclk),
        .CE(sig_s_ready_dup),
        .D(s_axis_s2mm_tdata[6]),
        .Q(\sig_data_skid_reg_reg_n_0_[6] ),
        .R(sig_stream_rst));
  FDRE #(
    .INIT(1'b0)) 
    \sig_data_skid_reg_reg[7] 
       (.C(m_axi_s2mm_aclk),
        .CE(sig_s_ready_dup),
        .D(s_axis_s2mm_tdata[7]),
        .Q(\sig_data_skid_reg_reg_n_0_[7] ),
        .R(sig_stream_rst));
  FDRE #(
    .INIT(1'b0)) 
    \sig_data_skid_reg_reg[8] 
       (.C(m_axi_s2mm_aclk),
        .CE(sig_s_ready_dup),
        .D(s_axis_s2mm_tdata[8]),
        .Q(\sig_data_skid_reg_reg_n_0_[8] ),
        .R(sig_stream_rst));
  FDRE #(
    .INIT(1'b0)) 
    \sig_data_skid_reg_reg[9] 
       (.C(m_axi_s2mm_aclk),
        .CE(sig_s_ready_dup),
        .D(s_axis_s2mm_tdata[9]),
        .Q(\sig_data_skid_reg_reg_n_0_[9] ),
        .R(sig_stream_rst));
  LUT4 #(
    .INIT(16'hEFE0)) 
    sig_last_reg_out_i_1__1
       (.I0(s_axis_s2mm_tlast),
        .I1(sig_stop_request),
        .I2(sig_s_ready_dup),
        .I3(sig_last_skid_reg),
        .O(sig_last_skid_mux_out));
  FDRE #(
    .INIT(1'b0)) 
    sig_last_reg_out_reg
       (.C(m_axi_s2mm_aclk),
        .CE(E),
        .D(sig_last_skid_mux_out),
        .Q(skid2dre_wlast),
        .R(\sig_strb_reg_out[3]_i_1__3_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair210" *) 
  LUT2 #(
    .INIT(4'hE)) 
    sig_last_skid_reg_i_1__1
       (.I0(s_axis_s2mm_tlast),
        .I1(sig_stop_request),
        .O(sig_slast_with_stop));
  FDRE #(
    .INIT(1'b0)) 
    sig_last_skid_reg_reg
       (.C(m_axi_s2mm_aclk),
        .CE(sig_s_ready_dup),
        .D(sig_slast_with_stop),
        .Q(sig_last_skid_reg),
        .R(sig_stream_rst));
  LUT5 #(
    .INIT(32'h00040000)) 
    sig_m_valid_dup_i_1__3
       (.I0(sig_mvalid_stop_set),
        .I1(sig_cmd_stat_rst_user_reg_n_cdc_from_reg),
        .I2(sig_reset_reg),
        .I3(sig_mvalid_stop),
        .I4(sig_m_valid_dup_i_3_n_0),
        .O(sig_m_valid_dup_i_1__3_n_0));
  LUT5 #(
    .INIT(32'h88A8CCCC)) 
    sig_m_valid_dup_i_2__3
       (.I0(sig_s_ready_out_reg_0),
        .I1(sig_stop_request),
        .I2(sig_halt_reg_dly2),
        .I3(sig_halt_reg_dly3),
        .I4(sig_m_valid_dup),
        .O(sig_mvalid_stop_set));
  LUT4 #(
    .INIT(16'hBFAA)) 
    sig_m_valid_dup_i_3
       (.I0(s_axis_s2mm_tvalid),
        .I1(sig_s_ready_out_reg_0),
        .I2(sig_s_ready_dup),
        .I3(sig_m_valid_dup),
        .O(sig_m_valid_dup_i_3_n_0));
  (* KEEP = "yes" *) 
  (* equivalent_register_removal = "no" *) 
  FDRE #(
    .INIT(1'b0)) 
    sig_m_valid_dup_reg
       (.C(m_axi_s2mm_aclk),
        .CE(1'b1),
        .D(sig_m_valid_dup_i_1__3_n_0),
        .Q(sig_m_valid_dup),
        .R(1'b0));
  (* KEEP = "yes" *) 
  (* equivalent_register_removal = "no" *) 
  FDRE #(
    .INIT(1'b0)) 
    sig_m_valid_out_reg
       (.C(m_axi_s2mm_aclk),
        .CE(1'b1),
        .D(sig_m_valid_dup_i_1__3_n_0),
        .Q(sig_m_valid_out),
        .R(1'b0));
  LUT6 #(
    .INIT(64'h84B4FFFF84B40000)) 
    \sig_mssa_index_reg_out[0]_i_1 
       (.I0(Q[2]),
        .I1(Q[1]),
        .I2(Q[3]),
        .I3(Q[0]),
        .I4(sig_s_ready_dup3_reg),
        .I5(\sig_strb_skid_reg_reg[2]_0 ),
        .O(D[0]));
  LUT6 #(
    .INIT(64'hA0F4FFFFA0F40000)) 
    \sig_mssa_index_reg_out[1]_i_1 
       (.I0(Q[1]),
        .I1(Q[3]),
        .I2(Q[2]),
        .I3(Q[0]),
        .I4(sig_s_ready_dup3_reg),
        .I5(\sig_strb_skid_reg_reg[1]_0 ),
        .O(D[1]));
  LUT6 #(
    .INIT(64'hFFFFFFFFFF205500)) 
    sig_mvalid_stop_reg_i_1
       (.I0(sig_m_valid_dup),
        .I1(sig_halt_reg_dly3),
        .I2(sig_halt_reg_dly2),
        .I3(sig_stop_request),
        .I4(sig_s_ready_out_reg_0),
        .I5(sig_mvalid_stop),
        .O(sig_mvalid_stop_reg_i_1_n_0));
  FDRE #(
    .INIT(1'b0)) 
    sig_mvalid_stop_reg_reg
       (.C(m_axi_s2mm_aclk),
        .CE(1'b1),
        .D(sig_mvalid_stop_reg_i_1_n_0),
        .Q(sig_mvalid_stop),
        .R(sig_stream_rst));
  LUT5 #(
    .INIT(32'h20200020)) 
    sig_s_ready_dup_i_1__1
       (.I0(sig_cmd_stat_rst_user_reg_n_cdc_from_reg),
        .I1(sig_stop_request),
        .I2(sig_s_ready_dup_i_2__0_n_0),
        .I3(sig_halt_reg_dly2),
        .I4(sig_halt_reg_dly3),
        .O(sig_s_ready_dup_i_1__1_n_0));
  LUT5 #(
    .INIT(32'hFFFFAEEE)) 
    sig_s_ready_dup_i_2__0
       (.I0(sig_reset_reg),
        .I1(sig_s_ready_dup),
        .I2(sig_m_valid_dup),
        .I3(s_axis_s2mm_tvalid),
        .I4(sig_s_ready_out_reg_0),
        .O(sig_s_ready_dup_i_2__0_n_0));
  (* KEEP = "yes" *) 
  (* equivalent_register_removal = "no" *) 
  FDRE #(
    .INIT(1'b0)) 
    sig_s_ready_dup_reg
       (.C(m_axi_s2mm_aclk),
        .CE(1'b1),
        .D(sig_s_ready_dup_i_1__1_n_0),
        .Q(sig_s_ready_dup),
        .R(1'b0));
  (* KEEP = "yes" *) 
  (* equivalent_register_removal = "no" *) 
  FDRE #(
    .INIT(1'b0)) 
    sig_s_ready_out_reg
       (.C(m_axi_s2mm_aclk),
        .CE(1'b1),
        .D(sig_s_ready_dup_i_1__1_n_0),
        .Q(sig_s_ready_out),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    sig_sready_stop_reg_reg
       (.C(m_axi_s2mm_aclk),
        .CE(1'b1),
        .D(sig_halt_reg_dly3_reg),
        .Q(sig_stop_request),
        .R(sig_stream_rst));
  LUT4 #(
    .INIT(16'hEFE0)) 
    \sig_strb_reg_out[0]_i_1__1 
       (.I0(s_axis_s2mm_tkeep[0]),
        .I1(sig_stop_request),
        .I2(sig_s_ready_dup),
        .I3(sig_strb_skid_reg[0]),
        .O(sig_strb_skid_mux_out[0]));
  LUT4 #(
    .INIT(16'hEFE0)) 
    \sig_strb_reg_out[1]_i_1__1 
       (.I0(s_axis_s2mm_tkeep[1]),
        .I1(sig_stop_request),
        .I2(sig_s_ready_dup),
        .I3(sig_strb_skid_reg[1]),
        .O(sig_strb_skid_mux_out[1]));
  LUT4 #(
    .INIT(16'hEFE0)) 
    \sig_strb_reg_out[2]_i_1__1 
       (.I0(s_axis_s2mm_tkeep[2]),
        .I1(sig_stop_request),
        .I2(sig_s_ready_dup),
        .I3(sig_strb_skid_reg[2]),
        .O(sig_strb_skid_mux_out[2]));
  LUT2 #(
    .INIT(4'hB)) 
    \sig_strb_reg_out[3]_i_1__3 
       (.I0(sig_mvalid_stop),
        .I1(sig_cmd_stat_rst_user_reg_n_cdc_from_reg),
        .O(\sig_strb_reg_out[3]_i_1__3_n_0 ));
  LUT4 #(
    .INIT(16'hEFE0)) 
    \sig_strb_reg_out[3]_i_3__0 
       (.I0(s_axis_s2mm_tkeep[3]),
        .I1(sig_stop_request),
        .I2(sig_s_ready_dup),
        .I3(sig_strb_skid_reg[3]),
        .O(sig_strb_skid_mux_out[3]));
  FDRE #(
    .INIT(1'b0)) 
    \sig_strb_reg_out_reg[0] 
       (.C(m_axi_s2mm_aclk),
        .CE(E),
        .D(sig_strb_skid_mux_out[0]),
        .Q(Q[0]),
        .R(\sig_strb_reg_out[3]_i_1__3_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \sig_strb_reg_out_reg[1] 
       (.C(m_axi_s2mm_aclk),
        .CE(E),
        .D(sig_strb_skid_mux_out[1]),
        .Q(Q[1]),
        .R(\sig_strb_reg_out[3]_i_1__3_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \sig_strb_reg_out_reg[2] 
       (.C(m_axi_s2mm_aclk),
        .CE(E),
        .D(sig_strb_skid_mux_out[2]),
        .Q(Q[2]),
        .R(\sig_strb_reg_out[3]_i_1__3_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \sig_strb_reg_out_reg[3] 
       (.C(m_axi_s2mm_aclk),
        .CE(E),
        .D(sig_strb_skid_mux_out[3]),
        .Q(Q[3]),
        .R(\sig_strb_reg_out[3]_i_1__3_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair210" *) 
  LUT2 #(
    .INIT(4'hE)) 
    \sig_strb_skid_reg[0]_i_1__1 
       (.I0(s_axis_s2mm_tkeep[0]),
        .I1(sig_stop_request),
        .O(sig_sstrb_with_stop[0]));
  (* SOFT_HLUTNM = "soft_lutpair211" *) 
  LUT2 #(
    .INIT(4'hE)) 
    \sig_strb_skid_reg[1]_i_1__1 
       (.I0(s_axis_s2mm_tkeep[1]),
        .I1(sig_stop_request),
        .O(sig_sstrb_with_stop[1]));
  (* SOFT_HLUTNM = "soft_lutpair211" *) 
  LUT2 #(
    .INIT(4'hE)) 
    \sig_strb_skid_reg[2]_i_1__1 
       (.I0(s_axis_s2mm_tkeep[2]),
        .I1(sig_stop_request),
        .O(sig_sstrb_with_stop[2]));
  LUT2 #(
    .INIT(4'hE)) 
    \sig_strb_skid_reg[3]_i_1__1 
       (.I0(s_axis_s2mm_tkeep[3]),
        .I1(sig_stop_request),
        .O(sig_sstrb_with_stop[3]));
  FDRE #(
    .INIT(1'b0)) 
    \sig_strb_skid_reg_reg[0] 
       (.C(m_axi_s2mm_aclk),
        .CE(sig_s_ready_dup),
        .D(sig_sstrb_with_stop[0]),
        .Q(sig_strb_skid_reg[0]),
        .R(sig_stream_rst));
  FDRE #(
    .INIT(1'b0)) 
    \sig_strb_skid_reg_reg[1] 
       (.C(m_axi_s2mm_aclk),
        .CE(sig_s_ready_dup),
        .D(sig_sstrb_with_stop[1]),
        .Q(sig_strb_skid_reg[1]),
        .R(sig_stream_rst));
  FDRE #(
    .INIT(1'b0)) 
    \sig_strb_skid_reg_reg[2] 
       (.C(m_axi_s2mm_aclk),
        .CE(sig_s_ready_dup),
        .D(sig_sstrb_with_stop[2]),
        .Q(sig_strb_skid_reg[2]),
        .R(sig_stream_rst));
  FDRE #(
    .INIT(1'b0)) 
    \sig_strb_skid_reg_reg[3] 
       (.C(m_axi_s2mm_aclk),
        .CE(sig_s_ready_dup),
        .D(sig_sstrb_with_stop[3]),
        .Q(sig_strb_skid_reg[3]),
        .R(sig_stream_rst));
endmodule

(* ORIG_REF_NAME = "axi_datamover_skid_buf" *) 
module design_1_axi_dma_0_0_axi_datamover_skid_buf_6
   (out,
    m_axis_mm2s_tvalid,
    m_axis_mm2s_tlast,
    sig_sstrb_stop_mask,
    m_axis_mm2s_tdata,
    m_axis_mm2s_tkeep,
    m_axi_mm2s_aclk,
    SR,
    sig_slast_with_stop,
    sig_halt_reg_dly3_reg,
    sig_reset_reg,
    m_axis_mm2s_tready,
    hold_ff_q_reg,
    sig_halt_reg_dly3_reg_0,
    sig_halt_reg_dly2,
    sig_halt_reg_dly3,
    DOBDO,
    sig_cmd_stat_rst_user_reg_n_cdc_from_reg,
    D);
  output out;
  output m_axis_mm2s_tvalid;
  output m_axis_mm2s_tlast;
  output [0:0]sig_sstrb_stop_mask;
  output [31:0]m_axis_mm2s_tdata;
  output [3:0]m_axis_mm2s_tkeep;
  input m_axi_mm2s_aclk;
  input [0:0]SR;
  input sig_slast_with_stop;
  input sig_halt_reg_dly3_reg;
  input sig_reset_reg;
  input m_axis_mm2s_tready;
  input hold_ff_q_reg;
  input sig_halt_reg_dly3_reg_0;
  input sig_halt_reg_dly2;
  input sig_halt_reg_dly3;
  input [16:0]DOBDO;
  input sig_cmd_stat_rst_user_reg_n_cdc_from_reg;
  input [19:0]D;

  wire [19:0]D;
  wire [16:0]DOBDO;
  wire [0:0]SR;
  wire hold_ff_q_reg;
  wire m_axi_mm2s_aclk;
  wire [31:0]m_axis_mm2s_tdata;
  wire [3:0]m_axis_mm2s_tkeep;
  wire m_axis_mm2s_tlast;
  wire m_axis_mm2s_tready;
  wire sig_cmd_stat_rst_user_reg_n_cdc_from_reg;
  wire sig_data_reg_out0;
  wire sig_data_reg_out_en;
  wire [31:0]sig_data_skid_mux_out;
  wire [31:0]sig_data_skid_reg;
  wire sig_halt_reg_dly2;
  wire sig_halt_reg_dly3;
  wire sig_halt_reg_dly3_reg;
  wire sig_halt_reg_dly3_reg_0;
  wire sig_last_skid_mux_out;
  wire sig_last_skid_reg;
  (* RTL_KEEP = "true" *) (* equivalent_register_removal = "no" *) wire sig_m_valid_dup;
  wire sig_m_valid_dup_i_1_n_0;
  wire sig_m_valid_dup_i_2_n_0;
  (* RTL_KEEP = "true" *) (* equivalent_register_removal = "no" *) wire sig_m_valid_out;
  wire sig_mvalid_stop;
  wire sig_mvalid_stop_reg_i_1_n_0;
  wire sig_reset_reg;
  (* RTL_KEEP = "true" *) (* equivalent_register_removal = "no" *) wire sig_s_ready_dup;
  wire sig_s_ready_dup_i_1_n_0;
  (* RTL_KEEP = "true" *) (* equivalent_register_removal = "no" *) wire sig_s_ready_out;
  wire sig_slast_with_stop;
  wire [0:0]sig_sstrb_stop_mask;
  wire [3:0]sig_sstrb_with_stop;
  wire [3:0]sig_strb_skid_mux_out;
  wire [3:0]sig_strb_skid_reg;

  assign m_axis_mm2s_tvalid = sig_m_valid_out;
  assign out = sig_s_ready_out;
  LUT3 #(
    .INIT(8'hB8)) 
    \sig_data_reg_out[0]_i_1 
       (.I0(D[0]),
        .I1(sig_s_ready_dup),
        .I2(sig_data_skid_reg[0]),
        .O(sig_data_skid_mux_out[0]));
  LUT3 #(
    .INIT(8'hB8)) 
    \sig_data_reg_out[10]_i_1 
       (.I0(D[10]),
        .I1(sig_s_ready_dup),
        .I2(sig_data_skid_reg[10]),
        .O(sig_data_skid_mux_out[10]));
  LUT3 #(
    .INIT(8'hB8)) 
    \sig_data_reg_out[11]_i_1 
       (.I0(D[11]),
        .I1(sig_s_ready_dup),
        .I2(sig_data_skid_reg[11]),
        .O(sig_data_skid_mux_out[11]));
  LUT3 #(
    .INIT(8'hB8)) 
    \sig_data_reg_out[12]_i_1 
       (.I0(D[12]),
        .I1(sig_s_ready_dup),
        .I2(sig_data_skid_reg[12]),
        .O(sig_data_skid_mux_out[12]));
  LUT3 #(
    .INIT(8'hB8)) 
    \sig_data_reg_out[13]_i_1 
       (.I0(D[13]),
        .I1(sig_s_ready_dup),
        .I2(sig_data_skid_reg[13]),
        .O(sig_data_skid_mux_out[13]));
  LUT3 #(
    .INIT(8'hB8)) 
    \sig_data_reg_out[14]_i_1 
       (.I0(D[14]),
        .I1(sig_s_ready_dup),
        .I2(sig_data_skid_reg[14]),
        .O(sig_data_skid_mux_out[14]));
  LUT3 #(
    .INIT(8'hB8)) 
    \sig_data_reg_out[15]_i_1 
       (.I0(D[15]),
        .I1(sig_s_ready_dup),
        .I2(sig_data_skid_reg[15]),
        .O(sig_data_skid_mux_out[15]));
  LUT3 #(
    .INIT(8'hB8)) 
    \sig_data_reg_out[16]_i_1 
       (.I0(D[16]),
        .I1(sig_s_ready_dup),
        .I2(sig_data_skid_reg[16]),
        .O(sig_data_skid_mux_out[16]));
  LUT3 #(
    .INIT(8'hB8)) 
    \sig_data_reg_out[17]_i_1 
       (.I0(D[17]),
        .I1(sig_s_ready_dup),
        .I2(sig_data_skid_reg[17]),
        .O(sig_data_skid_mux_out[17]));
  LUT3 #(
    .INIT(8'hB8)) 
    \sig_data_reg_out[18]_i_1 
       (.I0(D[18]),
        .I1(sig_s_ready_dup),
        .I2(sig_data_skid_reg[18]),
        .O(sig_data_skid_mux_out[18]));
  LUT3 #(
    .INIT(8'hB8)) 
    \sig_data_reg_out[19]_i_1 
       (.I0(D[19]),
        .I1(sig_s_ready_dup),
        .I2(sig_data_skid_reg[19]),
        .O(sig_data_skid_mux_out[19]));
  LUT3 #(
    .INIT(8'hB8)) 
    \sig_data_reg_out[1]_i_1 
       (.I0(D[1]),
        .I1(sig_s_ready_dup),
        .I2(sig_data_skid_reg[1]),
        .O(sig_data_skid_mux_out[1]));
  LUT3 #(
    .INIT(8'hB8)) 
    \sig_data_reg_out[20]_i_1 
       (.I0(DOBDO[0]),
        .I1(sig_s_ready_dup),
        .I2(sig_data_skid_reg[20]),
        .O(sig_data_skid_mux_out[20]));
  LUT3 #(
    .INIT(8'hB8)) 
    \sig_data_reg_out[21]_i_1 
       (.I0(DOBDO[1]),
        .I1(sig_s_ready_dup),
        .I2(sig_data_skid_reg[21]),
        .O(sig_data_skid_mux_out[21]));
  LUT3 #(
    .INIT(8'hB8)) 
    \sig_data_reg_out[22]_i_1 
       (.I0(DOBDO[2]),
        .I1(sig_s_ready_dup),
        .I2(sig_data_skid_reg[22]),
        .O(sig_data_skid_mux_out[22]));
  LUT3 #(
    .INIT(8'hB8)) 
    \sig_data_reg_out[23]_i_1 
       (.I0(DOBDO[3]),
        .I1(sig_s_ready_dup),
        .I2(sig_data_skid_reg[23]),
        .O(sig_data_skid_mux_out[23]));
  LUT3 #(
    .INIT(8'hB8)) 
    \sig_data_reg_out[24]_i_1 
       (.I0(DOBDO[4]),
        .I1(sig_s_ready_dup),
        .I2(sig_data_skid_reg[24]),
        .O(sig_data_skid_mux_out[24]));
  LUT3 #(
    .INIT(8'hB8)) 
    \sig_data_reg_out[25]_i_1 
       (.I0(DOBDO[5]),
        .I1(sig_s_ready_dup),
        .I2(sig_data_skid_reg[25]),
        .O(sig_data_skid_mux_out[25]));
  LUT3 #(
    .INIT(8'hB8)) 
    \sig_data_reg_out[26]_i_1 
       (.I0(DOBDO[6]),
        .I1(sig_s_ready_dup),
        .I2(sig_data_skid_reg[26]),
        .O(sig_data_skid_mux_out[26]));
  LUT3 #(
    .INIT(8'hB8)) 
    \sig_data_reg_out[27]_i_1 
       (.I0(DOBDO[7]),
        .I1(sig_s_ready_dup),
        .I2(sig_data_skid_reg[27]),
        .O(sig_data_skid_mux_out[27]));
  LUT3 #(
    .INIT(8'hB8)) 
    \sig_data_reg_out[28]_i_1 
       (.I0(DOBDO[8]),
        .I1(sig_s_ready_dup),
        .I2(sig_data_skid_reg[28]),
        .O(sig_data_skid_mux_out[28]));
  LUT3 #(
    .INIT(8'hB8)) 
    \sig_data_reg_out[29]_i_1 
       (.I0(DOBDO[9]),
        .I1(sig_s_ready_dup),
        .I2(sig_data_skid_reg[29]),
        .O(sig_data_skid_mux_out[29]));
  LUT3 #(
    .INIT(8'hB8)) 
    \sig_data_reg_out[2]_i_1 
       (.I0(D[2]),
        .I1(sig_s_ready_dup),
        .I2(sig_data_skid_reg[2]),
        .O(sig_data_skid_mux_out[2]));
  LUT3 #(
    .INIT(8'hB8)) 
    \sig_data_reg_out[30]_i_1 
       (.I0(DOBDO[10]),
        .I1(sig_s_ready_dup),
        .I2(sig_data_skid_reg[30]),
        .O(sig_data_skid_mux_out[30]));
  LUT2 #(
    .INIT(4'hB)) 
    \sig_data_reg_out[31]_i_1 
       (.I0(sig_mvalid_stop),
        .I1(sig_cmd_stat_rst_user_reg_n_cdc_from_reg),
        .O(sig_data_reg_out0));
  LUT2 #(
    .INIT(4'hB)) 
    \sig_data_reg_out[31]_i_2 
       (.I0(m_axis_mm2s_tready),
        .I1(sig_m_valid_dup),
        .O(sig_data_reg_out_en));
  LUT3 #(
    .INIT(8'hB8)) 
    \sig_data_reg_out[31]_i_3 
       (.I0(DOBDO[11]),
        .I1(sig_s_ready_dup),
        .I2(sig_data_skid_reg[31]),
        .O(sig_data_skid_mux_out[31]));
  LUT3 #(
    .INIT(8'hB8)) 
    \sig_data_reg_out[3]_i_1 
       (.I0(D[3]),
        .I1(sig_s_ready_dup),
        .I2(sig_data_skid_reg[3]),
        .O(sig_data_skid_mux_out[3]));
  LUT3 #(
    .INIT(8'hB8)) 
    \sig_data_reg_out[4]_i_1 
       (.I0(D[4]),
        .I1(sig_s_ready_dup),
        .I2(sig_data_skid_reg[4]),
        .O(sig_data_skid_mux_out[4]));
  LUT3 #(
    .INIT(8'hB8)) 
    \sig_data_reg_out[5]_i_1 
       (.I0(D[5]),
        .I1(sig_s_ready_dup),
        .I2(sig_data_skid_reg[5]),
        .O(sig_data_skid_mux_out[5]));
  LUT3 #(
    .INIT(8'hB8)) 
    \sig_data_reg_out[6]_i_1 
       (.I0(D[6]),
        .I1(sig_s_ready_dup),
        .I2(sig_data_skid_reg[6]),
        .O(sig_data_skid_mux_out[6]));
  LUT3 #(
    .INIT(8'hB8)) 
    \sig_data_reg_out[7]_i_1 
       (.I0(D[7]),
        .I1(sig_s_ready_dup),
        .I2(sig_data_skid_reg[7]),
        .O(sig_data_skid_mux_out[7]));
  LUT3 #(
    .INIT(8'hB8)) 
    \sig_data_reg_out[8]_i_1 
       (.I0(D[8]),
        .I1(sig_s_ready_dup),
        .I2(sig_data_skid_reg[8]),
        .O(sig_data_skid_mux_out[8]));
  LUT3 #(
    .INIT(8'hB8)) 
    \sig_data_reg_out[9]_i_1 
       (.I0(D[9]),
        .I1(sig_s_ready_dup),
        .I2(sig_data_skid_reg[9]),
        .O(sig_data_skid_mux_out[9]));
  FDRE #(
    .INIT(1'b0)) 
    \sig_data_reg_out_reg[0] 
       (.C(m_axi_mm2s_aclk),
        .CE(sig_data_reg_out_en),
        .D(sig_data_skid_mux_out[0]),
        .Q(m_axis_mm2s_tdata[0]),
        .R(sig_data_reg_out0));
  FDRE #(
    .INIT(1'b0)) 
    \sig_data_reg_out_reg[10] 
       (.C(m_axi_mm2s_aclk),
        .CE(sig_data_reg_out_en),
        .D(sig_data_skid_mux_out[10]),
        .Q(m_axis_mm2s_tdata[10]),
        .R(sig_data_reg_out0));
  FDRE #(
    .INIT(1'b0)) 
    \sig_data_reg_out_reg[11] 
       (.C(m_axi_mm2s_aclk),
        .CE(sig_data_reg_out_en),
        .D(sig_data_skid_mux_out[11]),
        .Q(m_axis_mm2s_tdata[11]),
        .R(sig_data_reg_out0));
  FDRE #(
    .INIT(1'b0)) 
    \sig_data_reg_out_reg[12] 
       (.C(m_axi_mm2s_aclk),
        .CE(sig_data_reg_out_en),
        .D(sig_data_skid_mux_out[12]),
        .Q(m_axis_mm2s_tdata[12]),
        .R(sig_data_reg_out0));
  FDRE #(
    .INIT(1'b0)) 
    \sig_data_reg_out_reg[13] 
       (.C(m_axi_mm2s_aclk),
        .CE(sig_data_reg_out_en),
        .D(sig_data_skid_mux_out[13]),
        .Q(m_axis_mm2s_tdata[13]),
        .R(sig_data_reg_out0));
  FDRE #(
    .INIT(1'b0)) 
    \sig_data_reg_out_reg[14] 
       (.C(m_axi_mm2s_aclk),
        .CE(sig_data_reg_out_en),
        .D(sig_data_skid_mux_out[14]),
        .Q(m_axis_mm2s_tdata[14]),
        .R(sig_data_reg_out0));
  FDRE #(
    .INIT(1'b0)) 
    \sig_data_reg_out_reg[15] 
       (.C(m_axi_mm2s_aclk),
        .CE(sig_data_reg_out_en),
        .D(sig_data_skid_mux_out[15]),
        .Q(m_axis_mm2s_tdata[15]),
        .R(sig_data_reg_out0));
  FDRE #(
    .INIT(1'b0)) 
    \sig_data_reg_out_reg[16] 
       (.C(m_axi_mm2s_aclk),
        .CE(sig_data_reg_out_en),
        .D(sig_data_skid_mux_out[16]),
        .Q(m_axis_mm2s_tdata[16]),
        .R(sig_data_reg_out0));
  FDRE #(
    .INIT(1'b0)) 
    \sig_data_reg_out_reg[17] 
       (.C(m_axi_mm2s_aclk),
        .CE(sig_data_reg_out_en),
        .D(sig_data_skid_mux_out[17]),
        .Q(m_axis_mm2s_tdata[17]),
        .R(sig_data_reg_out0));
  FDRE #(
    .INIT(1'b0)) 
    \sig_data_reg_out_reg[18] 
       (.C(m_axi_mm2s_aclk),
        .CE(sig_data_reg_out_en),
        .D(sig_data_skid_mux_out[18]),
        .Q(m_axis_mm2s_tdata[18]),
        .R(sig_data_reg_out0));
  FDRE #(
    .INIT(1'b0)) 
    \sig_data_reg_out_reg[19] 
       (.C(m_axi_mm2s_aclk),
        .CE(sig_data_reg_out_en),
        .D(sig_data_skid_mux_out[19]),
        .Q(m_axis_mm2s_tdata[19]),
        .R(sig_data_reg_out0));
  FDRE #(
    .INIT(1'b0)) 
    \sig_data_reg_out_reg[1] 
       (.C(m_axi_mm2s_aclk),
        .CE(sig_data_reg_out_en),
        .D(sig_data_skid_mux_out[1]),
        .Q(m_axis_mm2s_tdata[1]),
        .R(sig_data_reg_out0));
  FDRE #(
    .INIT(1'b0)) 
    \sig_data_reg_out_reg[20] 
       (.C(m_axi_mm2s_aclk),
        .CE(sig_data_reg_out_en),
        .D(sig_data_skid_mux_out[20]),
        .Q(m_axis_mm2s_tdata[20]),
        .R(sig_data_reg_out0));
  FDRE #(
    .INIT(1'b0)) 
    \sig_data_reg_out_reg[21] 
       (.C(m_axi_mm2s_aclk),
        .CE(sig_data_reg_out_en),
        .D(sig_data_skid_mux_out[21]),
        .Q(m_axis_mm2s_tdata[21]),
        .R(sig_data_reg_out0));
  FDRE #(
    .INIT(1'b0)) 
    \sig_data_reg_out_reg[22] 
       (.C(m_axi_mm2s_aclk),
        .CE(sig_data_reg_out_en),
        .D(sig_data_skid_mux_out[22]),
        .Q(m_axis_mm2s_tdata[22]),
        .R(sig_data_reg_out0));
  FDRE #(
    .INIT(1'b0)) 
    \sig_data_reg_out_reg[23] 
       (.C(m_axi_mm2s_aclk),
        .CE(sig_data_reg_out_en),
        .D(sig_data_skid_mux_out[23]),
        .Q(m_axis_mm2s_tdata[23]),
        .R(sig_data_reg_out0));
  FDRE #(
    .INIT(1'b0)) 
    \sig_data_reg_out_reg[24] 
       (.C(m_axi_mm2s_aclk),
        .CE(sig_data_reg_out_en),
        .D(sig_data_skid_mux_out[24]),
        .Q(m_axis_mm2s_tdata[24]),
        .R(sig_data_reg_out0));
  FDRE #(
    .INIT(1'b0)) 
    \sig_data_reg_out_reg[25] 
       (.C(m_axi_mm2s_aclk),
        .CE(sig_data_reg_out_en),
        .D(sig_data_skid_mux_out[25]),
        .Q(m_axis_mm2s_tdata[25]),
        .R(sig_data_reg_out0));
  FDRE #(
    .INIT(1'b0)) 
    \sig_data_reg_out_reg[26] 
       (.C(m_axi_mm2s_aclk),
        .CE(sig_data_reg_out_en),
        .D(sig_data_skid_mux_out[26]),
        .Q(m_axis_mm2s_tdata[26]),
        .R(sig_data_reg_out0));
  FDRE #(
    .INIT(1'b0)) 
    \sig_data_reg_out_reg[27] 
       (.C(m_axi_mm2s_aclk),
        .CE(sig_data_reg_out_en),
        .D(sig_data_skid_mux_out[27]),
        .Q(m_axis_mm2s_tdata[27]),
        .R(sig_data_reg_out0));
  FDRE #(
    .INIT(1'b0)) 
    \sig_data_reg_out_reg[28] 
       (.C(m_axi_mm2s_aclk),
        .CE(sig_data_reg_out_en),
        .D(sig_data_skid_mux_out[28]),
        .Q(m_axis_mm2s_tdata[28]),
        .R(sig_data_reg_out0));
  FDRE #(
    .INIT(1'b0)) 
    \sig_data_reg_out_reg[29] 
       (.C(m_axi_mm2s_aclk),
        .CE(sig_data_reg_out_en),
        .D(sig_data_skid_mux_out[29]),
        .Q(m_axis_mm2s_tdata[29]),
        .R(sig_data_reg_out0));
  FDRE #(
    .INIT(1'b0)) 
    \sig_data_reg_out_reg[2] 
       (.C(m_axi_mm2s_aclk),
        .CE(sig_data_reg_out_en),
        .D(sig_data_skid_mux_out[2]),
        .Q(m_axis_mm2s_tdata[2]),
        .R(sig_data_reg_out0));
  FDRE #(
    .INIT(1'b0)) 
    \sig_data_reg_out_reg[30] 
       (.C(m_axi_mm2s_aclk),
        .CE(sig_data_reg_out_en),
        .D(sig_data_skid_mux_out[30]),
        .Q(m_axis_mm2s_tdata[30]),
        .R(sig_data_reg_out0));
  FDRE #(
    .INIT(1'b0)) 
    \sig_data_reg_out_reg[31] 
       (.C(m_axi_mm2s_aclk),
        .CE(sig_data_reg_out_en),
        .D(sig_data_skid_mux_out[31]),
        .Q(m_axis_mm2s_tdata[31]),
        .R(sig_data_reg_out0));
  FDRE #(
    .INIT(1'b0)) 
    \sig_data_reg_out_reg[3] 
       (.C(m_axi_mm2s_aclk),
        .CE(sig_data_reg_out_en),
        .D(sig_data_skid_mux_out[3]),
        .Q(m_axis_mm2s_tdata[3]),
        .R(sig_data_reg_out0));
  FDRE #(
    .INIT(1'b0)) 
    \sig_data_reg_out_reg[4] 
       (.C(m_axi_mm2s_aclk),
        .CE(sig_data_reg_out_en),
        .D(sig_data_skid_mux_out[4]),
        .Q(m_axis_mm2s_tdata[4]),
        .R(sig_data_reg_out0));
  FDRE #(
    .INIT(1'b0)) 
    \sig_data_reg_out_reg[5] 
       (.C(m_axi_mm2s_aclk),
        .CE(sig_data_reg_out_en),
        .D(sig_data_skid_mux_out[5]),
        .Q(m_axis_mm2s_tdata[5]),
        .R(sig_data_reg_out0));
  FDRE #(
    .INIT(1'b0)) 
    \sig_data_reg_out_reg[6] 
       (.C(m_axi_mm2s_aclk),
        .CE(sig_data_reg_out_en),
        .D(sig_data_skid_mux_out[6]),
        .Q(m_axis_mm2s_tdata[6]),
        .R(sig_data_reg_out0));
  FDRE #(
    .INIT(1'b0)) 
    \sig_data_reg_out_reg[7] 
       (.C(m_axi_mm2s_aclk),
        .CE(sig_data_reg_out_en),
        .D(sig_data_skid_mux_out[7]),
        .Q(m_axis_mm2s_tdata[7]),
        .R(sig_data_reg_out0));
  FDRE #(
    .INIT(1'b0)) 
    \sig_data_reg_out_reg[8] 
       (.C(m_axi_mm2s_aclk),
        .CE(sig_data_reg_out_en),
        .D(sig_data_skid_mux_out[8]),
        .Q(m_axis_mm2s_tdata[8]),
        .R(sig_data_reg_out0));
  FDRE #(
    .INIT(1'b0)) 
    \sig_data_reg_out_reg[9] 
       (.C(m_axi_mm2s_aclk),
        .CE(sig_data_reg_out_en),
        .D(sig_data_skid_mux_out[9]),
        .Q(m_axis_mm2s_tdata[9]),
        .R(sig_data_reg_out0));
  FDRE #(
    .INIT(1'b0)) 
    \sig_data_skid_reg_reg[0] 
       (.C(m_axi_mm2s_aclk),
        .CE(sig_s_ready_dup),
        .D(D[0]),
        .Q(sig_data_skid_reg[0]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \sig_data_skid_reg_reg[10] 
       (.C(m_axi_mm2s_aclk),
        .CE(sig_s_ready_dup),
        .D(D[10]),
        .Q(sig_data_skid_reg[10]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \sig_data_skid_reg_reg[11] 
       (.C(m_axi_mm2s_aclk),
        .CE(sig_s_ready_dup),
        .D(D[11]),
        .Q(sig_data_skid_reg[11]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \sig_data_skid_reg_reg[12] 
       (.C(m_axi_mm2s_aclk),
        .CE(sig_s_ready_dup),
        .D(D[12]),
        .Q(sig_data_skid_reg[12]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \sig_data_skid_reg_reg[13] 
       (.C(m_axi_mm2s_aclk),
        .CE(sig_s_ready_dup),
        .D(D[13]),
        .Q(sig_data_skid_reg[13]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \sig_data_skid_reg_reg[14] 
       (.C(m_axi_mm2s_aclk),
        .CE(sig_s_ready_dup),
        .D(D[14]),
        .Q(sig_data_skid_reg[14]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \sig_data_skid_reg_reg[15] 
       (.C(m_axi_mm2s_aclk),
        .CE(sig_s_ready_dup),
        .D(D[15]),
        .Q(sig_data_skid_reg[15]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \sig_data_skid_reg_reg[16] 
       (.C(m_axi_mm2s_aclk),
        .CE(sig_s_ready_dup),
        .D(D[16]),
        .Q(sig_data_skid_reg[16]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \sig_data_skid_reg_reg[17] 
       (.C(m_axi_mm2s_aclk),
        .CE(sig_s_ready_dup),
        .D(D[17]),
        .Q(sig_data_skid_reg[17]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \sig_data_skid_reg_reg[18] 
       (.C(m_axi_mm2s_aclk),
        .CE(sig_s_ready_dup),
        .D(D[18]),
        .Q(sig_data_skid_reg[18]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \sig_data_skid_reg_reg[19] 
       (.C(m_axi_mm2s_aclk),
        .CE(sig_s_ready_dup),
        .D(D[19]),
        .Q(sig_data_skid_reg[19]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \sig_data_skid_reg_reg[1] 
       (.C(m_axi_mm2s_aclk),
        .CE(sig_s_ready_dup),
        .D(D[1]),
        .Q(sig_data_skid_reg[1]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \sig_data_skid_reg_reg[20] 
       (.C(m_axi_mm2s_aclk),
        .CE(sig_s_ready_dup),
        .D(DOBDO[0]),
        .Q(sig_data_skid_reg[20]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \sig_data_skid_reg_reg[21] 
       (.C(m_axi_mm2s_aclk),
        .CE(sig_s_ready_dup),
        .D(DOBDO[1]),
        .Q(sig_data_skid_reg[21]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \sig_data_skid_reg_reg[22] 
       (.C(m_axi_mm2s_aclk),
        .CE(sig_s_ready_dup),
        .D(DOBDO[2]),
        .Q(sig_data_skid_reg[22]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \sig_data_skid_reg_reg[23] 
       (.C(m_axi_mm2s_aclk),
        .CE(sig_s_ready_dup),
        .D(DOBDO[3]),
        .Q(sig_data_skid_reg[23]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \sig_data_skid_reg_reg[24] 
       (.C(m_axi_mm2s_aclk),
        .CE(sig_s_ready_dup),
        .D(DOBDO[4]),
        .Q(sig_data_skid_reg[24]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \sig_data_skid_reg_reg[25] 
       (.C(m_axi_mm2s_aclk),
        .CE(sig_s_ready_dup),
        .D(DOBDO[5]),
        .Q(sig_data_skid_reg[25]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \sig_data_skid_reg_reg[26] 
       (.C(m_axi_mm2s_aclk),
        .CE(sig_s_ready_dup),
        .D(DOBDO[6]),
        .Q(sig_data_skid_reg[26]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \sig_data_skid_reg_reg[27] 
       (.C(m_axi_mm2s_aclk),
        .CE(sig_s_ready_dup),
        .D(DOBDO[7]),
        .Q(sig_data_skid_reg[27]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \sig_data_skid_reg_reg[28] 
       (.C(m_axi_mm2s_aclk),
        .CE(sig_s_ready_dup),
        .D(DOBDO[8]),
        .Q(sig_data_skid_reg[28]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \sig_data_skid_reg_reg[29] 
       (.C(m_axi_mm2s_aclk),
        .CE(sig_s_ready_dup),
        .D(DOBDO[9]),
        .Q(sig_data_skid_reg[29]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \sig_data_skid_reg_reg[2] 
       (.C(m_axi_mm2s_aclk),
        .CE(sig_s_ready_dup),
        .D(D[2]),
        .Q(sig_data_skid_reg[2]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \sig_data_skid_reg_reg[30] 
       (.C(m_axi_mm2s_aclk),
        .CE(sig_s_ready_dup),
        .D(DOBDO[10]),
        .Q(sig_data_skid_reg[30]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \sig_data_skid_reg_reg[31] 
       (.C(m_axi_mm2s_aclk),
        .CE(sig_s_ready_dup),
        .D(DOBDO[11]),
        .Q(sig_data_skid_reg[31]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \sig_data_skid_reg_reg[3] 
       (.C(m_axi_mm2s_aclk),
        .CE(sig_s_ready_dup),
        .D(D[3]),
        .Q(sig_data_skid_reg[3]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \sig_data_skid_reg_reg[4] 
       (.C(m_axi_mm2s_aclk),
        .CE(sig_s_ready_dup),
        .D(D[4]),
        .Q(sig_data_skid_reg[4]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \sig_data_skid_reg_reg[5] 
       (.C(m_axi_mm2s_aclk),
        .CE(sig_s_ready_dup),
        .D(D[5]),
        .Q(sig_data_skid_reg[5]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \sig_data_skid_reg_reg[6] 
       (.C(m_axi_mm2s_aclk),
        .CE(sig_s_ready_dup),
        .D(D[6]),
        .Q(sig_data_skid_reg[6]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \sig_data_skid_reg_reg[7] 
       (.C(m_axi_mm2s_aclk),
        .CE(sig_s_ready_dup),
        .D(D[7]),
        .Q(sig_data_skid_reg[7]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \sig_data_skid_reg_reg[8] 
       (.C(m_axi_mm2s_aclk),
        .CE(sig_s_ready_dup),
        .D(D[8]),
        .Q(sig_data_skid_reg[8]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \sig_data_skid_reg_reg[9] 
       (.C(m_axi_mm2s_aclk),
        .CE(sig_s_ready_dup),
        .D(D[9]),
        .Q(sig_data_skid_reg[9]),
        .R(SR));
  LUT5 #(
    .INIT(32'hBAFFBA00)) 
    sig_last_reg_out_i_1
       (.I0(sig_sstrb_stop_mask),
        .I1(hold_ff_q_reg),
        .I2(DOBDO[16]),
        .I3(sig_s_ready_dup),
        .I4(sig_last_skid_reg),
        .O(sig_last_skid_mux_out));
  FDRE #(
    .INIT(1'b0)) 
    sig_last_reg_out_reg
       (.C(m_axi_mm2s_aclk),
        .CE(sig_data_reg_out_en),
        .D(sig_last_skid_mux_out),
        .Q(m_axis_mm2s_tlast),
        .R(sig_data_reg_out0));
  FDRE #(
    .INIT(1'b0)) 
    sig_last_skid_reg_reg
       (.C(m_axi_mm2s_aclk),
        .CE(sig_s_ready_dup),
        .D(sig_slast_with_stop),
        .Q(sig_last_skid_reg),
        .R(SR));
  LUT6 #(
    .INIT(64'h0000A2AAAA00AAAA)) 
    sig_m_valid_dup_i_1
       (.I0(sig_m_valid_dup_i_2_n_0),
        .I1(sig_halt_reg_dly2),
        .I2(sig_halt_reg_dly3),
        .I3(sig_m_valid_dup),
        .I4(sig_sstrb_stop_mask),
        .I5(m_axis_mm2s_tready),
        .O(sig_m_valid_dup_i_1_n_0));
  LUT6 #(
    .INIT(64'h0000000000002AFF)) 
    sig_m_valid_dup_i_2
       (.I0(sig_m_valid_dup),
        .I1(sig_s_ready_dup),
        .I2(m_axis_mm2s_tready),
        .I3(hold_ff_q_reg),
        .I4(sig_data_reg_out0),
        .I5(sig_reset_reg),
        .O(sig_m_valid_dup_i_2_n_0));
  (* KEEP = "yes" *) 
  (* equivalent_register_removal = "no" *) 
  FDRE #(
    .INIT(1'b0)) 
    sig_m_valid_dup_reg
       (.C(m_axi_mm2s_aclk),
        .CE(1'b1),
        .D(sig_m_valid_dup_i_1_n_0),
        .Q(sig_m_valid_dup),
        .R(1'b0));
  (* KEEP = "yes" *) 
  (* equivalent_register_removal = "no" *) 
  FDRE #(
    .INIT(1'b0)) 
    sig_m_valid_out_reg
       (.C(m_axi_mm2s_aclk),
        .CE(1'b1),
        .D(sig_m_valid_dup_i_1_n_0),
        .Q(sig_m_valid_out),
        .R(1'b0));
  LUT6 #(
    .INIT(64'hFFFFFFFFFF200F00)) 
    sig_mvalid_stop_reg_i_1
       (.I0(sig_halt_reg_dly2),
        .I1(sig_halt_reg_dly3),
        .I2(sig_m_valid_dup),
        .I3(sig_sstrb_stop_mask),
        .I4(m_axis_mm2s_tready),
        .I5(sig_mvalid_stop),
        .O(sig_mvalid_stop_reg_i_1_n_0));
  FDRE #(
    .INIT(1'b0)) 
    sig_mvalid_stop_reg_reg
       (.C(m_axi_mm2s_aclk),
        .CE(1'b1),
        .D(sig_mvalid_stop_reg_i_1_n_0),
        .Q(sig_mvalid_stop),
        .R(SR));
  LUT6 #(
    .INIT(64'h00000000FEEEFEFE)) 
    sig_s_ready_dup_i_1
       (.I0(sig_reset_reg),
        .I1(m_axis_mm2s_tready),
        .I2(sig_s_ready_dup),
        .I3(hold_ff_q_reg),
        .I4(sig_m_valid_dup),
        .I5(sig_halt_reg_dly3_reg_0),
        .O(sig_s_ready_dup_i_1_n_0));
  (* KEEP = "yes" *) 
  (* equivalent_register_removal = "no" *) 
  FDRE #(
    .INIT(1'b0)) 
    sig_s_ready_dup_reg
       (.C(m_axi_mm2s_aclk),
        .CE(1'b1),
        .D(sig_s_ready_dup_i_1_n_0),
        .Q(sig_s_ready_dup),
        .R(1'b0));
  (* KEEP = "yes" *) 
  (* equivalent_register_removal = "no" *) 
  FDRE #(
    .INIT(1'b0)) 
    sig_s_ready_out_reg
       (.C(m_axi_mm2s_aclk),
        .CE(1'b1),
        .D(sig_s_ready_dup_i_1_n_0),
        .Q(sig_s_ready_out),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \sig_sstrb_stop_mask_reg[3] 
       (.C(m_axi_mm2s_aclk),
        .CE(1'b1),
        .D(sig_halt_reg_dly3_reg),
        .Q(sig_sstrb_stop_mask),
        .R(SR));
  LUT4 #(
    .INIT(16'hEFE0)) 
    \sig_strb_reg_out[0]_i_1 
       (.I0(sig_sstrb_stop_mask),
        .I1(DOBDO[12]),
        .I2(sig_s_ready_dup),
        .I3(sig_strb_skid_reg[0]),
        .O(sig_strb_skid_mux_out[0]));
  LUT4 #(
    .INIT(16'hEFE0)) 
    \sig_strb_reg_out[1]_i_1 
       (.I0(sig_sstrb_stop_mask),
        .I1(DOBDO[13]),
        .I2(sig_s_ready_dup),
        .I3(sig_strb_skid_reg[1]),
        .O(sig_strb_skid_mux_out[1]));
  LUT4 #(
    .INIT(16'hEFE0)) 
    \sig_strb_reg_out[2]_i_1 
       (.I0(sig_sstrb_stop_mask),
        .I1(DOBDO[14]),
        .I2(sig_s_ready_dup),
        .I3(sig_strb_skid_reg[2]),
        .O(sig_strb_skid_mux_out[2]));
  LUT4 #(
    .INIT(16'hEFE0)) 
    \sig_strb_reg_out[3]_i_1 
       (.I0(sig_sstrb_stop_mask),
        .I1(DOBDO[15]),
        .I2(sig_s_ready_dup),
        .I3(sig_strb_skid_reg[3]),
        .O(sig_strb_skid_mux_out[3]));
  FDRE #(
    .INIT(1'b0)) 
    \sig_strb_reg_out_reg[0] 
       (.C(m_axi_mm2s_aclk),
        .CE(sig_data_reg_out_en),
        .D(sig_strb_skid_mux_out[0]),
        .Q(m_axis_mm2s_tkeep[0]),
        .R(sig_data_reg_out0));
  FDRE #(
    .INIT(1'b0)) 
    \sig_strb_reg_out_reg[1] 
       (.C(m_axi_mm2s_aclk),
        .CE(sig_data_reg_out_en),
        .D(sig_strb_skid_mux_out[1]),
        .Q(m_axis_mm2s_tkeep[1]),
        .R(sig_data_reg_out0));
  FDRE #(
    .INIT(1'b0)) 
    \sig_strb_reg_out_reg[2] 
       (.C(m_axi_mm2s_aclk),
        .CE(sig_data_reg_out_en),
        .D(sig_strb_skid_mux_out[2]),
        .Q(m_axis_mm2s_tkeep[2]),
        .R(sig_data_reg_out0));
  FDRE #(
    .INIT(1'b0)) 
    \sig_strb_reg_out_reg[3] 
       (.C(m_axi_mm2s_aclk),
        .CE(sig_data_reg_out_en),
        .D(sig_strb_skid_mux_out[3]),
        .Q(m_axis_mm2s_tkeep[3]),
        .R(sig_data_reg_out0));
  (* SOFT_HLUTNM = "soft_lutpair153" *) 
  LUT2 #(
    .INIT(4'hE)) 
    \sig_strb_skid_reg[0]_i_1 
       (.I0(sig_sstrb_stop_mask),
        .I1(DOBDO[12]),
        .O(sig_sstrb_with_stop[0]));
  (* SOFT_HLUTNM = "soft_lutpair153" *) 
  LUT2 #(
    .INIT(4'hE)) 
    \sig_strb_skid_reg[1]_i_1 
       (.I0(sig_sstrb_stop_mask),
        .I1(DOBDO[13]),
        .O(sig_sstrb_with_stop[1]));
  (* SOFT_HLUTNM = "soft_lutpair152" *) 
  LUT2 #(
    .INIT(4'hE)) 
    \sig_strb_skid_reg[2]_i_1 
       (.I0(sig_sstrb_stop_mask),
        .I1(DOBDO[14]),
        .O(sig_sstrb_with_stop[2]));
  (* SOFT_HLUTNM = "soft_lutpair152" *) 
  LUT2 #(
    .INIT(4'hE)) 
    \sig_strb_skid_reg[3]_i_1 
       (.I0(sig_sstrb_stop_mask),
        .I1(DOBDO[15]),
        .O(sig_sstrb_with_stop[3]));
  FDRE #(
    .INIT(1'b0)) 
    \sig_strb_skid_reg_reg[0] 
       (.C(m_axi_mm2s_aclk),
        .CE(sig_s_ready_dup),
        .D(sig_sstrb_with_stop[0]),
        .Q(sig_strb_skid_reg[0]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \sig_strb_skid_reg_reg[1] 
       (.C(m_axi_mm2s_aclk),
        .CE(sig_s_ready_dup),
        .D(sig_sstrb_with_stop[1]),
        .Q(sig_strb_skid_reg[1]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \sig_strb_skid_reg_reg[2] 
       (.C(m_axi_mm2s_aclk),
        .CE(sig_s_ready_dup),
        .D(sig_sstrb_with_stop[2]),
        .Q(sig_strb_skid_reg[2]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \sig_strb_skid_reg_reg[3] 
       (.C(m_axi_mm2s_aclk),
        .CE(sig_s_ready_dup),
        .D(sig_sstrb_with_stop[3]),
        .Q(sig_strb_skid_reg[3]),
        .R(SR));
endmodule

(* ORIG_REF_NAME = "axi_datamover_skid_buf" *) 
module design_1_axi_dma_0_0_axi_datamover_skid_buf__parameterized0
   (out,
    sig_m_valid_out_reg_0,
    \gpregsm1.user_valid_reg ,
    \GEN_INDET_BTT.lsig_eop_reg_reg ,
    sig_ibtt2wdc_tlast,
    \GEN_INDET_BTT.lsig_byte_cntr_reg[13] ,
    \GEN_INDET_BTT.lsig_byte_cntr_reg[3] ,
    \GEN_INDET_BTT.lsig_byte_cntr_reg[3]_0 ,
    \GEN_INDET_BTT.lsig_eop_reg_reg_0 ,
    \sig_strb_reg_out_reg[3]_0 ,
    Q,
    m_axi_s2mm_aclk,
    sig_stream_rst,
    sig_data_fifo_data_out,
    E,
    sig_reset_reg,
    hold_ff_q,
    \gpregsm1.user_valid_reg_0 ,
    sig_wdc2ibtt_tready,
    sig_cmd_stat_rst_user_reg_n_cdc_from_reg,
    sig_data_fifo_dvalid,
    lsig_end_of_cmd_reg,
    lsig_eop_reg,
    D,
    \sig_data_skid_reg_reg[34]_0 );
  output out;
  output sig_m_valid_out_reg_0;
  output \gpregsm1.user_valid_reg ;
  output \GEN_INDET_BTT.lsig_eop_reg_reg ;
  output sig_ibtt2wdc_tlast;
  output [0:0]\GEN_INDET_BTT.lsig_byte_cntr_reg[13] ;
  output [2:0]\GEN_INDET_BTT.lsig_byte_cntr_reg[3] ;
  output [34:0]\GEN_INDET_BTT.lsig_byte_cntr_reg[3]_0 ;
  output \GEN_INDET_BTT.lsig_eop_reg_reg_0 ;
  output [3:0]\sig_strb_reg_out_reg[3]_0 ;
  output [2:0]Q;
  input m_axi_s2mm_aclk;
  input sig_stream_rst;
  input [37:0]sig_data_fifo_data_out;
  input [0:0]E;
  input sig_reset_reg;
  input hold_ff_q;
  input \gpregsm1.user_valid_reg_0 ;
  input sig_wdc2ibtt_tready;
  input sig_cmd_stat_rst_user_reg_n_cdc_from_reg;
  input sig_data_fifo_dvalid;
  input lsig_end_of_cmd_reg;
  input lsig_eop_reg;
  input [2:0]D;
  input [2:0]\sig_data_skid_reg_reg[34]_0 ;

  wire [2:0]D;
  wire [0:0]E;
  wire [0:0]\GEN_INDET_BTT.lsig_byte_cntr_reg[13] ;
  wire [2:0]\GEN_INDET_BTT.lsig_byte_cntr_reg[3] ;
  wire [34:0]\GEN_INDET_BTT.lsig_byte_cntr_reg[3]_0 ;
  wire \GEN_INDET_BTT.lsig_eop_reg_reg_0 ;
  wire [2:0]Q;
  wire \gpregsm1.user_valid_reg_0 ;
  wire hold_ff_q;
  wire lsig_end_of_cmd_reg;
  wire lsig_eop_reg;
  wire m_axi_s2mm_aclk;
  wire s2mm_strm_eop;
  wire sig_cmd_stat_rst_user_reg_n_cdc_from_reg;
  wire [37:0]sig_data_fifo_data_out;
  wire sig_data_fifo_dvalid;
  wire \sig_data_reg_out[0]_i_1__0_n_0 ;
  wire \sig_data_reg_out[10]_i_1__0_n_0 ;
  wire \sig_data_reg_out[11]_i_1__0_n_0 ;
  wire \sig_data_reg_out[12]_i_1__0_n_0 ;
  wire \sig_data_reg_out[13]_i_1__0_n_0 ;
  wire \sig_data_reg_out[14]_i_1__0_n_0 ;
  wire \sig_data_reg_out[15]_i_1__0_n_0 ;
  wire \sig_data_reg_out[16]_i_1__0_n_0 ;
  wire \sig_data_reg_out[17]_i_1__0_n_0 ;
  wire \sig_data_reg_out[18]_i_1__0_n_0 ;
  wire \sig_data_reg_out[19]_i_1__0_n_0 ;
  wire \sig_data_reg_out[1]_i_1__0_n_0 ;
  wire \sig_data_reg_out[20]_i_1__0_n_0 ;
  wire \sig_data_reg_out[21]_i_1__0_n_0 ;
  wire \sig_data_reg_out[22]_i_1__0_n_0 ;
  wire \sig_data_reg_out[23]_i_1__0_n_0 ;
  wire \sig_data_reg_out[24]_i_1__0_n_0 ;
  wire \sig_data_reg_out[25]_i_1__0_n_0 ;
  wire \sig_data_reg_out[26]_i_1__0_n_0 ;
  wire \sig_data_reg_out[27]_i_1__0_n_0 ;
  wire \sig_data_reg_out[28]_i_1__0_n_0 ;
  wire \sig_data_reg_out[29]_i_1__0_n_0 ;
  wire \sig_data_reg_out[2]_i_1__0_n_0 ;
  wire \sig_data_reg_out[30]_i_1__0_n_0 ;
  wire \sig_data_reg_out[31]_i_1__0_n_0 ;
  wire \sig_data_reg_out[3]_i_1__0_n_0 ;
  wire \sig_data_reg_out[4]_i_1__0_n_0 ;
  wire \sig_data_reg_out[5]_i_1__0_n_0 ;
  wire \sig_data_reg_out[6]_i_1__0_n_0 ;
  wire \sig_data_reg_out[7]_i_1__0_n_0 ;
  wire \sig_data_reg_out[8]_i_1__0_n_0 ;
  wire \sig_data_reg_out[9]_i_1__0_n_0 ;
  wire [2:0]\sig_data_skid_reg_reg[34]_0 ;
  wire \sig_data_skid_reg_reg_n_0_[0] ;
  wire \sig_data_skid_reg_reg_n_0_[10] ;
  wire \sig_data_skid_reg_reg_n_0_[11] ;
  wire \sig_data_skid_reg_reg_n_0_[12] ;
  wire \sig_data_skid_reg_reg_n_0_[13] ;
  wire \sig_data_skid_reg_reg_n_0_[14] ;
  wire \sig_data_skid_reg_reg_n_0_[15] ;
  wire \sig_data_skid_reg_reg_n_0_[16] ;
  wire \sig_data_skid_reg_reg_n_0_[17] ;
  wire \sig_data_skid_reg_reg_n_0_[18] ;
  wire \sig_data_skid_reg_reg_n_0_[19] ;
  wire \sig_data_skid_reg_reg_n_0_[1] ;
  wire \sig_data_skid_reg_reg_n_0_[20] ;
  wire \sig_data_skid_reg_reg_n_0_[21] ;
  wire \sig_data_skid_reg_reg_n_0_[22] ;
  wire \sig_data_skid_reg_reg_n_0_[23] ;
  wire \sig_data_skid_reg_reg_n_0_[24] ;
  wire \sig_data_skid_reg_reg_n_0_[25] ;
  wire \sig_data_skid_reg_reg_n_0_[26] ;
  wire \sig_data_skid_reg_reg_n_0_[27] ;
  wire \sig_data_skid_reg_reg_n_0_[28] ;
  wire \sig_data_skid_reg_reg_n_0_[29] ;
  wire \sig_data_skid_reg_reg_n_0_[2] ;
  wire \sig_data_skid_reg_reg_n_0_[30] ;
  wire \sig_data_skid_reg_reg_n_0_[31] ;
  wire \sig_data_skid_reg_reg_n_0_[3] ;
  wire \sig_data_skid_reg_reg_n_0_[4] ;
  wire \sig_data_skid_reg_reg_n_0_[5] ;
  wire \sig_data_skid_reg_reg_n_0_[6] ;
  wire \sig_data_skid_reg_reg_n_0_[7] ;
  wire \sig_data_skid_reg_reg_n_0_[8] ;
  wire \sig_data_skid_reg_reg_n_0_[9] ;
  wire sig_ibtt2wdc_tlast;
  wire sig_last_skid_mux_out;
  wire sig_last_skid_reg;
  (* RTL_KEEP = "true" *) (* equivalent_register_removal = "no" *) wire sig_m_valid_dup;
  wire sig_m_valid_dup_i_1__1_n_0;
  (* RTL_KEEP = "true" *) (* equivalent_register_removal = "no" *) wire sig_m_valid_out;
  wire sig_reset_reg;
  (* RTL_KEEP = "true" *) (* equivalent_register_removal = "no" *) wire sig_s_ready_dup;
  wire sig_s_ready_dup_i_1__3_n_0;
  (* RTL_KEEP = "true" *) (* equivalent_register_removal = "no" *) wire sig_s_ready_out;
  wire [3:0]\sig_strb_reg_out_reg[3]_0 ;
  wire [4:0]sig_strb_skid_mux_out;
  wire [4:0]sig_strb_skid_reg;
  wire sig_stream_rst;
  wire sig_wdc2ibtt_tready;

  assign \GEN_INDET_BTT.lsig_eop_reg_reg  = sig_m_valid_out;
  assign \gpregsm1.user_valid_reg  = sig_s_ready_out;
  assign out = sig_s_ready_dup;
  assign sig_m_valid_out_reg_0 = sig_m_valid_dup;
  LUT2 #(
    .INIT(4'h8)) 
    \GEN_INDET_BTT.lsig_byte_cntr[13]_i_2 
       (.I0(sig_m_valid_out),
        .I1(sig_wdc2ibtt_tready),
        .O(\GEN_INDET_BTT.lsig_byte_cntr_reg[13] ));
  LUT4 #(
    .INIT(16'h70F0)) 
    \GEN_INDET_BTT.lsig_byte_cntr[3]_i_2 
       (.I0(sig_m_valid_out),
        .I1(sig_wdc2ibtt_tready),
        .I2(\GEN_INDET_BTT.lsig_byte_cntr_reg[3]_0 [34]),
        .I3(lsig_end_of_cmd_reg),
        .O(\GEN_INDET_BTT.lsig_byte_cntr_reg[3] [2]));
  LUT4 #(
    .INIT(16'h70F0)) 
    \GEN_INDET_BTT.lsig_byte_cntr[3]_i_3 
       (.I0(sig_m_valid_out),
        .I1(sig_wdc2ibtt_tready),
        .I2(\GEN_INDET_BTT.lsig_byte_cntr_reg[3]_0 [33]),
        .I3(lsig_end_of_cmd_reg),
        .O(\GEN_INDET_BTT.lsig_byte_cntr_reg[3] [1]));
  LUT4 #(
    .INIT(16'h70F0)) 
    \GEN_INDET_BTT.lsig_byte_cntr[3]_i_4 
       (.I0(sig_m_valid_out),
        .I1(sig_wdc2ibtt_tready),
        .I2(\GEN_INDET_BTT.lsig_byte_cntr_reg[3]_0 [32]),
        .I3(lsig_end_of_cmd_reg),
        .O(\GEN_INDET_BTT.lsig_byte_cntr_reg[3] [0]));
  LUT4 #(
    .INIT(16'hF780)) 
    \GEN_INDET_BTT.lsig_eop_reg_i_1 
       (.I0(sig_m_valid_out),
        .I1(sig_wdc2ibtt_tready),
        .I2(s2mm_strm_eop),
        .I3(lsig_eop_reg),
        .O(\GEN_INDET_BTT.lsig_eop_reg_reg_0 ));
  LUT3 #(
    .INIT(8'hCA)) 
    \sig_data_reg_out[0]_i_1__0 
       (.I0(\sig_data_skid_reg_reg_n_0_[0] ),
        .I1(sig_data_fifo_data_out[0]),
        .I2(sig_s_ready_dup),
        .O(\sig_data_reg_out[0]_i_1__0_n_0 ));
  LUT3 #(
    .INIT(8'hCA)) 
    \sig_data_reg_out[10]_i_1__0 
       (.I0(\sig_data_skid_reg_reg_n_0_[10] ),
        .I1(sig_data_fifo_data_out[10]),
        .I2(sig_s_ready_dup),
        .O(\sig_data_reg_out[10]_i_1__0_n_0 ));
  LUT3 #(
    .INIT(8'hCA)) 
    \sig_data_reg_out[11]_i_1__0 
       (.I0(\sig_data_skid_reg_reg_n_0_[11] ),
        .I1(sig_data_fifo_data_out[11]),
        .I2(sig_s_ready_dup),
        .O(\sig_data_reg_out[11]_i_1__0_n_0 ));
  LUT3 #(
    .INIT(8'hCA)) 
    \sig_data_reg_out[12]_i_1__0 
       (.I0(\sig_data_skid_reg_reg_n_0_[12] ),
        .I1(sig_data_fifo_data_out[12]),
        .I2(sig_s_ready_dup),
        .O(\sig_data_reg_out[12]_i_1__0_n_0 ));
  LUT3 #(
    .INIT(8'hCA)) 
    \sig_data_reg_out[13]_i_1__0 
       (.I0(\sig_data_skid_reg_reg_n_0_[13] ),
        .I1(sig_data_fifo_data_out[13]),
        .I2(sig_s_ready_dup),
        .O(\sig_data_reg_out[13]_i_1__0_n_0 ));
  LUT3 #(
    .INIT(8'hCA)) 
    \sig_data_reg_out[14]_i_1__0 
       (.I0(\sig_data_skid_reg_reg_n_0_[14] ),
        .I1(sig_data_fifo_data_out[14]),
        .I2(sig_s_ready_dup),
        .O(\sig_data_reg_out[14]_i_1__0_n_0 ));
  LUT3 #(
    .INIT(8'hCA)) 
    \sig_data_reg_out[15]_i_1__0 
       (.I0(\sig_data_skid_reg_reg_n_0_[15] ),
        .I1(sig_data_fifo_data_out[15]),
        .I2(sig_s_ready_dup),
        .O(\sig_data_reg_out[15]_i_1__0_n_0 ));
  LUT3 #(
    .INIT(8'hCA)) 
    \sig_data_reg_out[16]_i_1__0 
       (.I0(\sig_data_skid_reg_reg_n_0_[16] ),
        .I1(sig_data_fifo_data_out[16]),
        .I2(sig_s_ready_dup),
        .O(\sig_data_reg_out[16]_i_1__0_n_0 ));
  LUT3 #(
    .INIT(8'hCA)) 
    \sig_data_reg_out[17]_i_1__0 
       (.I0(\sig_data_skid_reg_reg_n_0_[17] ),
        .I1(sig_data_fifo_data_out[17]),
        .I2(sig_s_ready_dup),
        .O(\sig_data_reg_out[17]_i_1__0_n_0 ));
  LUT3 #(
    .INIT(8'hCA)) 
    \sig_data_reg_out[18]_i_1__0 
       (.I0(\sig_data_skid_reg_reg_n_0_[18] ),
        .I1(sig_data_fifo_data_out[18]),
        .I2(sig_s_ready_dup),
        .O(\sig_data_reg_out[18]_i_1__0_n_0 ));
  LUT3 #(
    .INIT(8'hCA)) 
    \sig_data_reg_out[19]_i_1__0 
       (.I0(\sig_data_skid_reg_reg_n_0_[19] ),
        .I1(sig_data_fifo_data_out[19]),
        .I2(sig_s_ready_dup),
        .O(\sig_data_reg_out[19]_i_1__0_n_0 ));
  LUT3 #(
    .INIT(8'hCA)) 
    \sig_data_reg_out[1]_i_1__0 
       (.I0(\sig_data_skid_reg_reg_n_0_[1] ),
        .I1(sig_data_fifo_data_out[1]),
        .I2(sig_s_ready_dup),
        .O(\sig_data_reg_out[1]_i_1__0_n_0 ));
  LUT3 #(
    .INIT(8'hCA)) 
    \sig_data_reg_out[20]_i_1__0 
       (.I0(\sig_data_skid_reg_reg_n_0_[20] ),
        .I1(sig_data_fifo_data_out[20]),
        .I2(sig_s_ready_dup),
        .O(\sig_data_reg_out[20]_i_1__0_n_0 ));
  LUT3 #(
    .INIT(8'hCA)) 
    \sig_data_reg_out[21]_i_1__0 
       (.I0(\sig_data_skid_reg_reg_n_0_[21] ),
        .I1(sig_data_fifo_data_out[21]),
        .I2(sig_s_ready_dup),
        .O(\sig_data_reg_out[21]_i_1__0_n_0 ));
  LUT3 #(
    .INIT(8'hCA)) 
    \sig_data_reg_out[22]_i_1__0 
       (.I0(\sig_data_skid_reg_reg_n_0_[22] ),
        .I1(sig_data_fifo_data_out[22]),
        .I2(sig_s_ready_dup),
        .O(\sig_data_reg_out[22]_i_1__0_n_0 ));
  LUT3 #(
    .INIT(8'hCA)) 
    \sig_data_reg_out[23]_i_1__0 
       (.I0(\sig_data_skid_reg_reg_n_0_[23] ),
        .I1(sig_data_fifo_data_out[23]),
        .I2(sig_s_ready_dup),
        .O(\sig_data_reg_out[23]_i_1__0_n_0 ));
  LUT3 #(
    .INIT(8'hCA)) 
    \sig_data_reg_out[24]_i_1__0 
       (.I0(\sig_data_skid_reg_reg_n_0_[24] ),
        .I1(sig_data_fifo_data_out[24]),
        .I2(sig_s_ready_dup),
        .O(\sig_data_reg_out[24]_i_1__0_n_0 ));
  LUT3 #(
    .INIT(8'hCA)) 
    \sig_data_reg_out[25]_i_1__0 
       (.I0(\sig_data_skid_reg_reg_n_0_[25] ),
        .I1(sig_data_fifo_data_out[25]),
        .I2(sig_s_ready_dup),
        .O(\sig_data_reg_out[25]_i_1__0_n_0 ));
  LUT3 #(
    .INIT(8'hCA)) 
    \sig_data_reg_out[26]_i_1__0 
       (.I0(\sig_data_skid_reg_reg_n_0_[26] ),
        .I1(sig_data_fifo_data_out[26]),
        .I2(sig_s_ready_dup),
        .O(\sig_data_reg_out[26]_i_1__0_n_0 ));
  LUT3 #(
    .INIT(8'hCA)) 
    \sig_data_reg_out[27]_i_1__0 
       (.I0(\sig_data_skid_reg_reg_n_0_[27] ),
        .I1(sig_data_fifo_data_out[27]),
        .I2(sig_s_ready_dup),
        .O(\sig_data_reg_out[27]_i_1__0_n_0 ));
  LUT3 #(
    .INIT(8'hCA)) 
    \sig_data_reg_out[28]_i_1__0 
       (.I0(\sig_data_skid_reg_reg_n_0_[28] ),
        .I1(sig_data_fifo_data_out[28]),
        .I2(sig_s_ready_dup),
        .O(\sig_data_reg_out[28]_i_1__0_n_0 ));
  LUT3 #(
    .INIT(8'hCA)) 
    \sig_data_reg_out[29]_i_1__0 
       (.I0(\sig_data_skid_reg_reg_n_0_[29] ),
        .I1(sig_data_fifo_data_out[29]),
        .I2(sig_s_ready_dup),
        .O(\sig_data_reg_out[29]_i_1__0_n_0 ));
  LUT3 #(
    .INIT(8'hCA)) 
    \sig_data_reg_out[2]_i_1__0 
       (.I0(\sig_data_skid_reg_reg_n_0_[2] ),
        .I1(sig_data_fifo_data_out[2]),
        .I2(sig_s_ready_dup),
        .O(\sig_data_reg_out[2]_i_1__0_n_0 ));
  LUT3 #(
    .INIT(8'hCA)) 
    \sig_data_reg_out[30]_i_1__0 
       (.I0(\sig_data_skid_reg_reg_n_0_[30] ),
        .I1(sig_data_fifo_data_out[30]),
        .I2(sig_s_ready_dup),
        .O(\sig_data_reg_out[30]_i_1__0_n_0 ));
  LUT3 #(
    .INIT(8'hCA)) 
    \sig_data_reg_out[31]_i_1__0 
       (.I0(\sig_data_skid_reg_reg_n_0_[31] ),
        .I1(sig_data_fifo_data_out[31]),
        .I2(sig_s_ready_dup),
        .O(\sig_data_reg_out[31]_i_1__0_n_0 ));
  LUT3 #(
    .INIT(8'hCA)) 
    \sig_data_reg_out[3]_i_1__0 
       (.I0(\sig_data_skid_reg_reg_n_0_[3] ),
        .I1(sig_data_fifo_data_out[3]),
        .I2(sig_s_ready_dup),
        .O(\sig_data_reg_out[3]_i_1__0_n_0 ));
  LUT3 #(
    .INIT(8'hCA)) 
    \sig_data_reg_out[4]_i_1__0 
       (.I0(\sig_data_skid_reg_reg_n_0_[4] ),
        .I1(sig_data_fifo_data_out[4]),
        .I2(sig_s_ready_dup),
        .O(\sig_data_reg_out[4]_i_1__0_n_0 ));
  LUT3 #(
    .INIT(8'hCA)) 
    \sig_data_reg_out[5]_i_1__0 
       (.I0(\sig_data_skid_reg_reg_n_0_[5] ),
        .I1(sig_data_fifo_data_out[5]),
        .I2(sig_s_ready_dup),
        .O(\sig_data_reg_out[5]_i_1__0_n_0 ));
  LUT3 #(
    .INIT(8'hCA)) 
    \sig_data_reg_out[6]_i_1__0 
       (.I0(\sig_data_skid_reg_reg_n_0_[6] ),
        .I1(sig_data_fifo_data_out[6]),
        .I2(sig_s_ready_dup),
        .O(\sig_data_reg_out[6]_i_1__0_n_0 ));
  LUT3 #(
    .INIT(8'hCA)) 
    \sig_data_reg_out[7]_i_1__0 
       (.I0(\sig_data_skid_reg_reg_n_0_[7] ),
        .I1(sig_data_fifo_data_out[7]),
        .I2(sig_s_ready_dup),
        .O(\sig_data_reg_out[7]_i_1__0_n_0 ));
  LUT3 #(
    .INIT(8'hCA)) 
    \sig_data_reg_out[8]_i_1__0 
       (.I0(\sig_data_skid_reg_reg_n_0_[8] ),
        .I1(sig_data_fifo_data_out[8]),
        .I2(sig_s_ready_dup),
        .O(\sig_data_reg_out[8]_i_1__0_n_0 ));
  LUT3 #(
    .INIT(8'hCA)) 
    \sig_data_reg_out[9]_i_1__0 
       (.I0(\sig_data_skid_reg_reg_n_0_[9] ),
        .I1(sig_data_fifo_data_out[9]),
        .I2(sig_s_ready_dup),
        .O(\sig_data_reg_out[9]_i_1__0_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \sig_data_reg_out_reg[0] 
       (.C(m_axi_s2mm_aclk),
        .CE(E),
        .D(\sig_data_reg_out[0]_i_1__0_n_0 ),
        .Q(\GEN_INDET_BTT.lsig_byte_cntr_reg[3]_0 [0]),
        .R(sig_stream_rst));
  FDRE #(
    .INIT(1'b0)) 
    \sig_data_reg_out_reg[10] 
       (.C(m_axi_s2mm_aclk),
        .CE(E),
        .D(\sig_data_reg_out[10]_i_1__0_n_0 ),
        .Q(\GEN_INDET_BTT.lsig_byte_cntr_reg[3]_0 [10]),
        .R(sig_stream_rst));
  FDRE #(
    .INIT(1'b0)) 
    \sig_data_reg_out_reg[11] 
       (.C(m_axi_s2mm_aclk),
        .CE(E),
        .D(\sig_data_reg_out[11]_i_1__0_n_0 ),
        .Q(\GEN_INDET_BTT.lsig_byte_cntr_reg[3]_0 [11]),
        .R(sig_stream_rst));
  FDRE #(
    .INIT(1'b0)) 
    \sig_data_reg_out_reg[12] 
       (.C(m_axi_s2mm_aclk),
        .CE(E),
        .D(\sig_data_reg_out[12]_i_1__0_n_0 ),
        .Q(\GEN_INDET_BTT.lsig_byte_cntr_reg[3]_0 [12]),
        .R(sig_stream_rst));
  FDRE #(
    .INIT(1'b0)) 
    \sig_data_reg_out_reg[13] 
       (.C(m_axi_s2mm_aclk),
        .CE(E),
        .D(\sig_data_reg_out[13]_i_1__0_n_0 ),
        .Q(\GEN_INDET_BTT.lsig_byte_cntr_reg[3]_0 [13]),
        .R(sig_stream_rst));
  FDRE #(
    .INIT(1'b0)) 
    \sig_data_reg_out_reg[14] 
       (.C(m_axi_s2mm_aclk),
        .CE(E),
        .D(\sig_data_reg_out[14]_i_1__0_n_0 ),
        .Q(\GEN_INDET_BTT.lsig_byte_cntr_reg[3]_0 [14]),
        .R(sig_stream_rst));
  FDRE #(
    .INIT(1'b0)) 
    \sig_data_reg_out_reg[15] 
       (.C(m_axi_s2mm_aclk),
        .CE(E),
        .D(\sig_data_reg_out[15]_i_1__0_n_0 ),
        .Q(\GEN_INDET_BTT.lsig_byte_cntr_reg[3]_0 [15]),
        .R(sig_stream_rst));
  FDRE #(
    .INIT(1'b0)) 
    \sig_data_reg_out_reg[16] 
       (.C(m_axi_s2mm_aclk),
        .CE(E),
        .D(\sig_data_reg_out[16]_i_1__0_n_0 ),
        .Q(\GEN_INDET_BTT.lsig_byte_cntr_reg[3]_0 [16]),
        .R(sig_stream_rst));
  FDRE #(
    .INIT(1'b0)) 
    \sig_data_reg_out_reg[17] 
       (.C(m_axi_s2mm_aclk),
        .CE(E),
        .D(\sig_data_reg_out[17]_i_1__0_n_0 ),
        .Q(\GEN_INDET_BTT.lsig_byte_cntr_reg[3]_0 [17]),
        .R(sig_stream_rst));
  FDRE #(
    .INIT(1'b0)) 
    \sig_data_reg_out_reg[18] 
       (.C(m_axi_s2mm_aclk),
        .CE(E),
        .D(\sig_data_reg_out[18]_i_1__0_n_0 ),
        .Q(\GEN_INDET_BTT.lsig_byte_cntr_reg[3]_0 [18]),
        .R(sig_stream_rst));
  FDRE #(
    .INIT(1'b0)) 
    \sig_data_reg_out_reg[19] 
       (.C(m_axi_s2mm_aclk),
        .CE(E),
        .D(\sig_data_reg_out[19]_i_1__0_n_0 ),
        .Q(\GEN_INDET_BTT.lsig_byte_cntr_reg[3]_0 [19]),
        .R(sig_stream_rst));
  FDRE #(
    .INIT(1'b0)) 
    \sig_data_reg_out_reg[1] 
       (.C(m_axi_s2mm_aclk),
        .CE(E),
        .D(\sig_data_reg_out[1]_i_1__0_n_0 ),
        .Q(\GEN_INDET_BTT.lsig_byte_cntr_reg[3]_0 [1]),
        .R(sig_stream_rst));
  FDRE #(
    .INIT(1'b0)) 
    \sig_data_reg_out_reg[20] 
       (.C(m_axi_s2mm_aclk),
        .CE(E),
        .D(\sig_data_reg_out[20]_i_1__0_n_0 ),
        .Q(\GEN_INDET_BTT.lsig_byte_cntr_reg[3]_0 [20]),
        .R(sig_stream_rst));
  FDRE #(
    .INIT(1'b0)) 
    \sig_data_reg_out_reg[21] 
       (.C(m_axi_s2mm_aclk),
        .CE(E),
        .D(\sig_data_reg_out[21]_i_1__0_n_0 ),
        .Q(\GEN_INDET_BTT.lsig_byte_cntr_reg[3]_0 [21]),
        .R(sig_stream_rst));
  FDRE #(
    .INIT(1'b0)) 
    \sig_data_reg_out_reg[22] 
       (.C(m_axi_s2mm_aclk),
        .CE(E),
        .D(\sig_data_reg_out[22]_i_1__0_n_0 ),
        .Q(\GEN_INDET_BTT.lsig_byte_cntr_reg[3]_0 [22]),
        .R(sig_stream_rst));
  FDRE #(
    .INIT(1'b0)) 
    \sig_data_reg_out_reg[23] 
       (.C(m_axi_s2mm_aclk),
        .CE(E),
        .D(\sig_data_reg_out[23]_i_1__0_n_0 ),
        .Q(\GEN_INDET_BTT.lsig_byte_cntr_reg[3]_0 [23]),
        .R(sig_stream_rst));
  FDRE #(
    .INIT(1'b0)) 
    \sig_data_reg_out_reg[24] 
       (.C(m_axi_s2mm_aclk),
        .CE(E),
        .D(\sig_data_reg_out[24]_i_1__0_n_0 ),
        .Q(\GEN_INDET_BTT.lsig_byte_cntr_reg[3]_0 [24]),
        .R(sig_stream_rst));
  FDRE #(
    .INIT(1'b0)) 
    \sig_data_reg_out_reg[25] 
       (.C(m_axi_s2mm_aclk),
        .CE(E),
        .D(\sig_data_reg_out[25]_i_1__0_n_0 ),
        .Q(\GEN_INDET_BTT.lsig_byte_cntr_reg[3]_0 [25]),
        .R(sig_stream_rst));
  FDRE #(
    .INIT(1'b0)) 
    \sig_data_reg_out_reg[26] 
       (.C(m_axi_s2mm_aclk),
        .CE(E),
        .D(\sig_data_reg_out[26]_i_1__0_n_0 ),
        .Q(\GEN_INDET_BTT.lsig_byte_cntr_reg[3]_0 [26]),
        .R(sig_stream_rst));
  FDRE #(
    .INIT(1'b0)) 
    \sig_data_reg_out_reg[27] 
       (.C(m_axi_s2mm_aclk),
        .CE(E),
        .D(\sig_data_reg_out[27]_i_1__0_n_0 ),
        .Q(\GEN_INDET_BTT.lsig_byte_cntr_reg[3]_0 [27]),
        .R(sig_stream_rst));
  FDRE #(
    .INIT(1'b0)) 
    \sig_data_reg_out_reg[28] 
       (.C(m_axi_s2mm_aclk),
        .CE(E),
        .D(\sig_data_reg_out[28]_i_1__0_n_0 ),
        .Q(\GEN_INDET_BTT.lsig_byte_cntr_reg[3]_0 [28]),
        .R(sig_stream_rst));
  FDRE #(
    .INIT(1'b0)) 
    \sig_data_reg_out_reg[29] 
       (.C(m_axi_s2mm_aclk),
        .CE(E),
        .D(\sig_data_reg_out[29]_i_1__0_n_0 ),
        .Q(\GEN_INDET_BTT.lsig_byte_cntr_reg[3]_0 [29]),
        .R(sig_stream_rst));
  FDRE #(
    .INIT(1'b0)) 
    \sig_data_reg_out_reg[2] 
       (.C(m_axi_s2mm_aclk),
        .CE(E),
        .D(\sig_data_reg_out[2]_i_1__0_n_0 ),
        .Q(\GEN_INDET_BTT.lsig_byte_cntr_reg[3]_0 [2]),
        .R(sig_stream_rst));
  FDRE #(
    .INIT(1'b0)) 
    \sig_data_reg_out_reg[30] 
       (.C(m_axi_s2mm_aclk),
        .CE(E),
        .D(\sig_data_reg_out[30]_i_1__0_n_0 ),
        .Q(\GEN_INDET_BTT.lsig_byte_cntr_reg[3]_0 [30]),
        .R(sig_stream_rst));
  FDRE #(
    .INIT(1'b0)) 
    \sig_data_reg_out_reg[31] 
       (.C(m_axi_s2mm_aclk),
        .CE(E),
        .D(\sig_data_reg_out[31]_i_1__0_n_0 ),
        .Q(\GEN_INDET_BTT.lsig_byte_cntr_reg[3]_0 [31]),
        .R(sig_stream_rst));
  FDRE #(
    .INIT(1'b0)) 
    \sig_data_reg_out_reg[32] 
       (.C(m_axi_s2mm_aclk),
        .CE(E),
        .D(\sig_data_skid_reg_reg[34]_0 [0]),
        .Q(\GEN_INDET_BTT.lsig_byte_cntr_reg[3]_0 [32]),
        .R(sig_stream_rst));
  FDRE #(
    .INIT(1'b0)) 
    \sig_data_reg_out_reg[33] 
       (.C(m_axi_s2mm_aclk),
        .CE(E),
        .D(\sig_data_skid_reg_reg[34]_0 [1]),
        .Q(\GEN_INDET_BTT.lsig_byte_cntr_reg[3]_0 [33]),
        .R(sig_stream_rst));
  FDRE #(
    .INIT(1'b0)) 
    \sig_data_reg_out_reg[34] 
       (.C(m_axi_s2mm_aclk),
        .CE(E),
        .D(\sig_data_skid_reg_reg[34]_0 [2]),
        .Q(\GEN_INDET_BTT.lsig_byte_cntr_reg[3]_0 [34]),
        .R(sig_stream_rst));
  FDRE #(
    .INIT(1'b0)) 
    \sig_data_reg_out_reg[3] 
       (.C(m_axi_s2mm_aclk),
        .CE(E),
        .D(\sig_data_reg_out[3]_i_1__0_n_0 ),
        .Q(\GEN_INDET_BTT.lsig_byte_cntr_reg[3]_0 [3]),
        .R(sig_stream_rst));
  FDRE #(
    .INIT(1'b0)) 
    \sig_data_reg_out_reg[4] 
       (.C(m_axi_s2mm_aclk),
        .CE(E),
        .D(\sig_data_reg_out[4]_i_1__0_n_0 ),
        .Q(\GEN_INDET_BTT.lsig_byte_cntr_reg[3]_0 [4]),
        .R(sig_stream_rst));
  FDRE #(
    .INIT(1'b0)) 
    \sig_data_reg_out_reg[5] 
       (.C(m_axi_s2mm_aclk),
        .CE(E),
        .D(\sig_data_reg_out[5]_i_1__0_n_0 ),
        .Q(\GEN_INDET_BTT.lsig_byte_cntr_reg[3]_0 [5]),
        .R(sig_stream_rst));
  FDRE #(
    .INIT(1'b0)) 
    \sig_data_reg_out_reg[6] 
       (.C(m_axi_s2mm_aclk),
        .CE(E),
        .D(\sig_data_reg_out[6]_i_1__0_n_0 ),
        .Q(\GEN_INDET_BTT.lsig_byte_cntr_reg[3]_0 [6]),
        .R(sig_stream_rst));
  FDRE #(
    .INIT(1'b0)) 
    \sig_data_reg_out_reg[7] 
       (.C(m_axi_s2mm_aclk),
        .CE(E),
        .D(\sig_data_reg_out[7]_i_1__0_n_0 ),
        .Q(\GEN_INDET_BTT.lsig_byte_cntr_reg[3]_0 [7]),
        .R(sig_stream_rst));
  FDRE #(
    .INIT(1'b0)) 
    \sig_data_reg_out_reg[8] 
       (.C(m_axi_s2mm_aclk),
        .CE(E),
        .D(\sig_data_reg_out[8]_i_1__0_n_0 ),
        .Q(\GEN_INDET_BTT.lsig_byte_cntr_reg[3]_0 [8]),
        .R(sig_stream_rst));
  FDRE #(
    .INIT(1'b0)) 
    \sig_data_reg_out_reg[9] 
       (.C(m_axi_s2mm_aclk),
        .CE(E),
        .D(\sig_data_reg_out[9]_i_1__0_n_0 ),
        .Q(\GEN_INDET_BTT.lsig_byte_cntr_reg[3]_0 [9]),
        .R(sig_stream_rst));
  FDRE #(
    .INIT(1'b0)) 
    \sig_data_skid_reg_reg[0] 
       (.C(m_axi_s2mm_aclk),
        .CE(sig_s_ready_dup),
        .D(sig_data_fifo_data_out[0]),
        .Q(\sig_data_skid_reg_reg_n_0_[0] ),
        .R(sig_stream_rst));
  FDRE #(
    .INIT(1'b0)) 
    \sig_data_skid_reg_reg[10] 
       (.C(m_axi_s2mm_aclk),
        .CE(sig_s_ready_dup),
        .D(sig_data_fifo_data_out[10]),
        .Q(\sig_data_skid_reg_reg_n_0_[10] ),
        .R(sig_stream_rst));
  FDRE #(
    .INIT(1'b0)) 
    \sig_data_skid_reg_reg[11] 
       (.C(m_axi_s2mm_aclk),
        .CE(sig_s_ready_dup),
        .D(sig_data_fifo_data_out[11]),
        .Q(\sig_data_skid_reg_reg_n_0_[11] ),
        .R(sig_stream_rst));
  FDRE #(
    .INIT(1'b0)) 
    \sig_data_skid_reg_reg[12] 
       (.C(m_axi_s2mm_aclk),
        .CE(sig_s_ready_dup),
        .D(sig_data_fifo_data_out[12]),
        .Q(\sig_data_skid_reg_reg_n_0_[12] ),
        .R(sig_stream_rst));
  FDRE #(
    .INIT(1'b0)) 
    \sig_data_skid_reg_reg[13] 
       (.C(m_axi_s2mm_aclk),
        .CE(sig_s_ready_dup),
        .D(sig_data_fifo_data_out[13]),
        .Q(\sig_data_skid_reg_reg_n_0_[13] ),
        .R(sig_stream_rst));
  FDRE #(
    .INIT(1'b0)) 
    \sig_data_skid_reg_reg[14] 
       (.C(m_axi_s2mm_aclk),
        .CE(sig_s_ready_dup),
        .D(sig_data_fifo_data_out[14]),
        .Q(\sig_data_skid_reg_reg_n_0_[14] ),
        .R(sig_stream_rst));
  FDRE #(
    .INIT(1'b0)) 
    \sig_data_skid_reg_reg[15] 
       (.C(m_axi_s2mm_aclk),
        .CE(sig_s_ready_dup),
        .D(sig_data_fifo_data_out[15]),
        .Q(\sig_data_skid_reg_reg_n_0_[15] ),
        .R(sig_stream_rst));
  FDRE #(
    .INIT(1'b0)) 
    \sig_data_skid_reg_reg[16] 
       (.C(m_axi_s2mm_aclk),
        .CE(sig_s_ready_dup),
        .D(sig_data_fifo_data_out[16]),
        .Q(\sig_data_skid_reg_reg_n_0_[16] ),
        .R(sig_stream_rst));
  FDRE #(
    .INIT(1'b0)) 
    \sig_data_skid_reg_reg[17] 
       (.C(m_axi_s2mm_aclk),
        .CE(sig_s_ready_dup),
        .D(sig_data_fifo_data_out[17]),
        .Q(\sig_data_skid_reg_reg_n_0_[17] ),
        .R(sig_stream_rst));
  FDRE #(
    .INIT(1'b0)) 
    \sig_data_skid_reg_reg[18] 
       (.C(m_axi_s2mm_aclk),
        .CE(sig_s_ready_dup),
        .D(sig_data_fifo_data_out[18]),
        .Q(\sig_data_skid_reg_reg_n_0_[18] ),
        .R(sig_stream_rst));
  FDRE #(
    .INIT(1'b0)) 
    \sig_data_skid_reg_reg[19] 
       (.C(m_axi_s2mm_aclk),
        .CE(sig_s_ready_dup),
        .D(sig_data_fifo_data_out[19]),
        .Q(\sig_data_skid_reg_reg_n_0_[19] ),
        .R(sig_stream_rst));
  FDRE #(
    .INIT(1'b0)) 
    \sig_data_skid_reg_reg[1] 
       (.C(m_axi_s2mm_aclk),
        .CE(sig_s_ready_dup),
        .D(sig_data_fifo_data_out[1]),
        .Q(\sig_data_skid_reg_reg_n_0_[1] ),
        .R(sig_stream_rst));
  FDRE #(
    .INIT(1'b0)) 
    \sig_data_skid_reg_reg[20] 
       (.C(m_axi_s2mm_aclk),
        .CE(sig_s_ready_dup),
        .D(sig_data_fifo_data_out[20]),
        .Q(\sig_data_skid_reg_reg_n_0_[20] ),
        .R(sig_stream_rst));
  FDRE #(
    .INIT(1'b0)) 
    \sig_data_skid_reg_reg[21] 
       (.C(m_axi_s2mm_aclk),
        .CE(sig_s_ready_dup),
        .D(sig_data_fifo_data_out[21]),
        .Q(\sig_data_skid_reg_reg_n_0_[21] ),
        .R(sig_stream_rst));
  FDRE #(
    .INIT(1'b0)) 
    \sig_data_skid_reg_reg[22] 
       (.C(m_axi_s2mm_aclk),
        .CE(sig_s_ready_dup),
        .D(sig_data_fifo_data_out[22]),
        .Q(\sig_data_skid_reg_reg_n_0_[22] ),
        .R(sig_stream_rst));
  FDRE #(
    .INIT(1'b0)) 
    \sig_data_skid_reg_reg[23] 
       (.C(m_axi_s2mm_aclk),
        .CE(sig_s_ready_dup),
        .D(sig_data_fifo_data_out[23]),
        .Q(\sig_data_skid_reg_reg_n_0_[23] ),
        .R(sig_stream_rst));
  FDRE #(
    .INIT(1'b0)) 
    \sig_data_skid_reg_reg[24] 
       (.C(m_axi_s2mm_aclk),
        .CE(sig_s_ready_dup),
        .D(sig_data_fifo_data_out[24]),
        .Q(\sig_data_skid_reg_reg_n_0_[24] ),
        .R(sig_stream_rst));
  FDRE #(
    .INIT(1'b0)) 
    \sig_data_skid_reg_reg[25] 
       (.C(m_axi_s2mm_aclk),
        .CE(sig_s_ready_dup),
        .D(sig_data_fifo_data_out[25]),
        .Q(\sig_data_skid_reg_reg_n_0_[25] ),
        .R(sig_stream_rst));
  FDRE #(
    .INIT(1'b0)) 
    \sig_data_skid_reg_reg[26] 
       (.C(m_axi_s2mm_aclk),
        .CE(sig_s_ready_dup),
        .D(sig_data_fifo_data_out[26]),
        .Q(\sig_data_skid_reg_reg_n_0_[26] ),
        .R(sig_stream_rst));
  FDRE #(
    .INIT(1'b0)) 
    \sig_data_skid_reg_reg[27] 
       (.C(m_axi_s2mm_aclk),
        .CE(sig_s_ready_dup),
        .D(sig_data_fifo_data_out[27]),
        .Q(\sig_data_skid_reg_reg_n_0_[27] ),
        .R(sig_stream_rst));
  FDRE #(
    .INIT(1'b0)) 
    \sig_data_skid_reg_reg[28] 
       (.C(m_axi_s2mm_aclk),
        .CE(sig_s_ready_dup),
        .D(sig_data_fifo_data_out[28]),
        .Q(\sig_data_skid_reg_reg_n_0_[28] ),
        .R(sig_stream_rst));
  FDRE #(
    .INIT(1'b0)) 
    \sig_data_skid_reg_reg[29] 
       (.C(m_axi_s2mm_aclk),
        .CE(sig_s_ready_dup),
        .D(sig_data_fifo_data_out[29]),
        .Q(\sig_data_skid_reg_reg_n_0_[29] ),
        .R(sig_stream_rst));
  FDRE #(
    .INIT(1'b0)) 
    \sig_data_skid_reg_reg[2] 
       (.C(m_axi_s2mm_aclk),
        .CE(sig_s_ready_dup),
        .D(sig_data_fifo_data_out[2]),
        .Q(\sig_data_skid_reg_reg_n_0_[2] ),
        .R(sig_stream_rst));
  FDRE #(
    .INIT(1'b0)) 
    \sig_data_skid_reg_reg[30] 
       (.C(m_axi_s2mm_aclk),
        .CE(sig_s_ready_dup),
        .D(sig_data_fifo_data_out[30]),
        .Q(\sig_data_skid_reg_reg_n_0_[30] ),
        .R(sig_stream_rst));
  FDRE #(
    .INIT(1'b0)) 
    \sig_data_skid_reg_reg[31] 
       (.C(m_axi_s2mm_aclk),
        .CE(sig_s_ready_dup),
        .D(sig_data_fifo_data_out[31]),
        .Q(\sig_data_skid_reg_reg_n_0_[31] ),
        .R(sig_stream_rst));
  FDRE #(
    .INIT(1'b0)) 
    \sig_data_skid_reg_reg[32] 
       (.C(m_axi_s2mm_aclk),
        .CE(sig_s_ready_dup),
        .D(D[0]),
        .Q(Q[0]),
        .R(sig_stream_rst));
  FDRE #(
    .INIT(1'b0)) 
    \sig_data_skid_reg_reg[33] 
       (.C(m_axi_s2mm_aclk),
        .CE(sig_s_ready_dup),
        .D(D[1]),
        .Q(Q[1]),
        .R(sig_stream_rst));
  FDRE #(
    .INIT(1'b0)) 
    \sig_data_skid_reg_reg[34] 
       (.C(m_axi_s2mm_aclk),
        .CE(sig_s_ready_dup),
        .D(D[2]),
        .Q(Q[2]),
        .R(sig_stream_rst));
  FDRE #(
    .INIT(1'b0)) 
    \sig_data_skid_reg_reg[3] 
       (.C(m_axi_s2mm_aclk),
        .CE(sig_s_ready_dup),
        .D(sig_data_fifo_data_out[3]),
        .Q(\sig_data_skid_reg_reg_n_0_[3] ),
        .R(sig_stream_rst));
  FDRE #(
    .INIT(1'b0)) 
    \sig_data_skid_reg_reg[4] 
       (.C(m_axi_s2mm_aclk),
        .CE(sig_s_ready_dup),
        .D(sig_data_fifo_data_out[4]),
        .Q(\sig_data_skid_reg_reg_n_0_[4] ),
        .R(sig_stream_rst));
  FDRE #(
    .INIT(1'b0)) 
    \sig_data_skid_reg_reg[5] 
       (.C(m_axi_s2mm_aclk),
        .CE(sig_s_ready_dup),
        .D(sig_data_fifo_data_out[5]),
        .Q(\sig_data_skid_reg_reg_n_0_[5] ),
        .R(sig_stream_rst));
  FDRE #(
    .INIT(1'b0)) 
    \sig_data_skid_reg_reg[6] 
       (.C(m_axi_s2mm_aclk),
        .CE(sig_s_ready_dup),
        .D(sig_data_fifo_data_out[6]),
        .Q(\sig_data_skid_reg_reg_n_0_[6] ),
        .R(sig_stream_rst));
  FDRE #(
    .INIT(1'b0)) 
    \sig_data_skid_reg_reg[7] 
       (.C(m_axi_s2mm_aclk),
        .CE(sig_s_ready_dup),
        .D(sig_data_fifo_data_out[7]),
        .Q(\sig_data_skid_reg_reg_n_0_[7] ),
        .R(sig_stream_rst));
  FDRE #(
    .INIT(1'b0)) 
    \sig_data_skid_reg_reg[8] 
       (.C(m_axi_s2mm_aclk),
        .CE(sig_s_ready_dup),
        .D(sig_data_fifo_data_out[8]),
        .Q(\sig_data_skid_reg_reg_n_0_[8] ),
        .R(sig_stream_rst));
  FDRE #(
    .INIT(1'b0)) 
    \sig_data_skid_reg_reg[9] 
       (.C(m_axi_s2mm_aclk),
        .CE(sig_s_ready_dup),
        .D(sig_data_fifo_data_out[9]),
        .Q(\sig_data_skid_reg_reg_n_0_[9] ),
        .R(sig_stream_rst));
  LUT3 #(
    .INIT(8'hB8)) 
    sig_last_reg_out_i_1__2
       (.I0(sig_data_fifo_data_out[36]),
        .I1(sig_s_ready_dup),
        .I2(sig_last_skid_reg),
        .O(sig_last_skid_mux_out));
  FDRE #(
    .INIT(1'b0)) 
    sig_last_reg_out_reg
       (.C(m_axi_s2mm_aclk),
        .CE(E),
        .D(sig_last_skid_mux_out),
        .Q(sig_ibtt2wdc_tlast),
        .R(sig_stream_rst));
  FDRE #(
    .INIT(1'b0)) 
    sig_last_skid_reg_reg
       (.C(m_axi_s2mm_aclk),
        .CE(sig_s_ready_dup),
        .D(sig_data_fifo_data_out[36]),
        .Q(sig_last_skid_reg),
        .R(sig_stream_rst));
  LUT6 #(
    .INIT(64'h4444444400404040)) 
    sig_m_valid_dup_i_1__1
       (.I0(sig_reset_reg),
        .I1(sig_cmd_stat_rst_user_reg_n_cdc_from_reg),
        .I2(sig_m_valid_dup),
        .I3(sig_s_ready_dup),
        .I4(sig_wdc2ibtt_tready),
        .I5(sig_data_fifo_dvalid),
        .O(sig_m_valid_dup_i_1__1_n_0));
  (* KEEP = "yes" *) 
  (* equivalent_register_removal = "no" *) 
  FDRE #(
    .INIT(1'b0)) 
    sig_m_valid_dup_reg
       (.C(m_axi_s2mm_aclk),
        .CE(1'b1),
        .D(sig_m_valid_dup_i_1__1_n_0),
        .Q(sig_m_valid_dup),
        .R(1'b0));
  (* KEEP = "yes" *) 
  (* equivalent_register_removal = "no" *) 
  FDRE #(
    .INIT(1'b0)) 
    sig_m_valid_out_reg
       (.C(m_axi_s2mm_aclk),
        .CE(1'b1),
        .D(sig_m_valid_dup_i_1__1_n_0),
        .Q(sig_m_valid_out),
        .R(1'b0));
  LUT6 #(
    .INIT(64'hFFFFFFFFAEAEAEEE)) 
    sig_s_ready_dup_i_1__3
       (.I0(sig_reset_reg),
        .I1(sig_s_ready_dup),
        .I2(sig_m_valid_dup),
        .I3(hold_ff_q),
        .I4(\gpregsm1.user_valid_reg_0 ),
        .I5(sig_wdc2ibtt_tready),
        .O(sig_s_ready_dup_i_1__3_n_0));
  (* KEEP = "yes" *) 
  (* equivalent_register_removal = "no" *) 
  FDRE #(
    .INIT(1'b0)) 
    sig_s_ready_dup_reg
       (.C(m_axi_s2mm_aclk),
        .CE(1'b1),
        .D(sig_s_ready_dup_i_1__3_n_0),
        .Q(sig_s_ready_dup),
        .R(sig_stream_rst));
  (* KEEP = "yes" *) 
  (* equivalent_register_removal = "no" *) 
  FDRE #(
    .INIT(1'b0)) 
    sig_s_ready_out_reg
       (.C(m_axi_s2mm_aclk),
        .CE(1'b1),
        .D(sig_s_ready_dup_i_1__3_n_0),
        .Q(sig_s_ready_out),
        .R(sig_stream_rst));
  LUT3 #(
    .INIT(8'hB8)) 
    \sig_strb_reg_out[0]_i_1__2 
       (.I0(sig_data_fifo_data_out[32]),
        .I1(sig_s_ready_dup),
        .I2(sig_strb_skid_reg[0]),
        .O(sig_strb_skid_mux_out[0]));
  LUT3 #(
    .INIT(8'hB8)) 
    \sig_strb_reg_out[1]_i_1__2 
       (.I0(sig_data_fifo_data_out[33]),
        .I1(sig_s_ready_dup),
        .I2(sig_strb_skid_reg[1]),
        .O(sig_strb_skid_mux_out[1]));
  LUT3 #(
    .INIT(8'hB8)) 
    \sig_strb_reg_out[2]_i_1__2 
       (.I0(sig_data_fifo_data_out[34]),
        .I1(sig_s_ready_dup),
        .I2(sig_strb_skid_reg[2]),
        .O(sig_strb_skid_mux_out[2]));
  LUT3 #(
    .INIT(8'hB8)) 
    \sig_strb_reg_out[3]_i_1__1 
       (.I0(sig_data_fifo_data_out[35]),
        .I1(sig_s_ready_dup),
        .I2(sig_strb_skid_reg[3]),
        .O(sig_strb_skid_mux_out[3]));
  LUT3 #(
    .INIT(8'hB8)) 
    \sig_strb_reg_out[4]_i_2 
       (.I0(sig_data_fifo_data_out[37]),
        .I1(sig_s_ready_dup),
        .I2(sig_strb_skid_reg[4]),
        .O(sig_strb_skid_mux_out[4]));
  FDRE #(
    .INIT(1'b0)) 
    \sig_strb_reg_out_reg[0] 
       (.C(m_axi_s2mm_aclk),
        .CE(E),
        .D(sig_strb_skid_mux_out[0]),
        .Q(\sig_strb_reg_out_reg[3]_0 [0]),
        .R(sig_stream_rst));
  FDRE #(
    .INIT(1'b0)) 
    \sig_strb_reg_out_reg[1] 
       (.C(m_axi_s2mm_aclk),
        .CE(E),
        .D(sig_strb_skid_mux_out[1]),
        .Q(\sig_strb_reg_out_reg[3]_0 [1]),
        .R(sig_stream_rst));
  FDRE #(
    .INIT(1'b0)) 
    \sig_strb_reg_out_reg[2] 
       (.C(m_axi_s2mm_aclk),
        .CE(E),
        .D(sig_strb_skid_mux_out[2]),
        .Q(\sig_strb_reg_out_reg[3]_0 [2]),
        .R(sig_stream_rst));
  FDRE #(
    .INIT(1'b0)) 
    \sig_strb_reg_out_reg[3] 
       (.C(m_axi_s2mm_aclk),
        .CE(E),
        .D(sig_strb_skid_mux_out[3]),
        .Q(\sig_strb_reg_out_reg[3]_0 [3]),
        .R(sig_stream_rst));
  FDRE #(
    .INIT(1'b0)) 
    \sig_strb_reg_out_reg[4] 
       (.C(m_axi_s2mm_aclk),
        .CE(E),
        .D(sig_strb_skid_mux_out[4]),
        .Q(s2mm_strm_eop),
        .R(sig_stream_rst));
  FDRE #(
    .INIT(1'b0)) 
    \sig_strb_skid_reg_reg[0] 
       (.C(m_axi_s2mm_aclk),
        .CE(sig_s_ready_dup),
        .D(sig_data_fifo_data_out[32]),
        .Q(sig_strb_skid_reg[0]),
        .R(sig_stream_rst));
  FDRE #(
    .INIT(1'b0)) 
    \sig_strb_skid_reg_reg[1] 
       (.C(m_axi_s2mm_aclk),
        .CE(sig_s_ready_dup),
        .D(sig_data_fifo_data_out[33]),
        .Q(sig_strb_skid_reg[1]),
        .R(sig_stream_rst));
  FDRE #(
    .INIT(1'b0)) 
    \sig_strb_skid_reg_reg[2] 
       (.C(m_axi_s2mm_aclk),
        .CE(sig_s_ready_dup),
        .D(sig_data_fifo_data_out[34]),
        .Q(sig_strb_skid_reg[2]),
        .R(sig_stream_rst));
  FDRE #(
    .INIT(1'b0)) 
    \sig_strb_skid_reg_reg[3] 
       (.C(m_axi_s2mm_aclk),
        .CE(sig_s_ready_dup),
        .D(sig_data_fifo_data_out[35]),
        .Q(sig_strb_skid_reg[3]),
        .R(sig_stream_rst));
  FDRE #(
    .INIT(1'b0)) 
    \sig_strb_skid_reg_reg[4] 
       (.C(m_axi_s2mm_aclk),
        .CE(sig_s_ready_dup),
        .D(sig_data_fifo_data_out[37]),
        .Q(sig_strb_skid_reg[4]),
        .R(sig_stream_rst));
endmodule

(* ORIG_REF_NAME = "axi_datamover_slice" *) 
module design_1_axi_dma_0_0_axi_datamover_slice
   (slice_insert_valid,
    E,
    sig_valid_fifo_ld12_out,
    S,
    DI,
    sig_eop_halt_xfer_reg,
    ld_btt_cntr_reg3_reg,
    ld_btt_cntr_reg2_reg,
    ld_btt_cntr_reg1_reg,
    \storage_data_reg[8]_0 ,
    \DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM36_NO_ECC.ram ,
    m_axi_s2mm_aclk,
    sig_cmd_full,
    sig_sm_ld_dre_cmd,
    sig_btt_eq_0,
    ld_btt_cntr_reg3,
    ld_btt_cntr_reg2,
    \sig_max_first_increment_reg[0] ,
    out,
    \sig_max_first_increment_reg[1] ,
    sig_curr_strt_offset,
    Q,
    sig_inhibit_rdy_n,
    FIFO_Full_reg,
    sig_eop_halt_xfer,
    SR,
    ld_btt_cntr_reg1,
    CO,
    sig_eop_sent,
    sig_cmd_stat_rst_user_reg_n_cdc_from_reg,
    \sig_max_first_increment_reg[2] ,
    sig_fifo_mssai,
    sig_stream_rst);
  output slice_insert_valid;
  output [0:0]E;
  output sig_valid_fifo_ld12_out;
  output [3:0]S;
  output [1:0]DI;
  output sig_eop_halt_xfer_reg;
  output ld_btt_cntr_reg3_reg;
  output ld_btt_cntr_reg2_reg;
  output ld_btt_cntr_reg1_reg;
  output [2:0]\storage_data_reg[8]_0 ;
  output [7:0]\DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM36_NO_ECC.ram ;
  input m_axi_s2mm_aclk;
  input sig_cmd_full;
  input sig_sm_ld_dre_cmd;
  input sig_btt_eq_0;
  input ld_btt_cntr_reg3;
  input ld_btt_cntr_reg2;
  input \sig_max_first_increment_reg[0] ;
  input [13:0]out;
  input \sig_max_first_increment_reg[1] ;
  input [1:0]sig_curr_strt_offset;
  input [13:0]Q;
  input sig_inhibit_rdy_n;
  input FIFO_Full_reg;
  input sig_eop_halt_xfer;
  input [0:0]SR;
  input ld_btt_cntr_reg1;
  input [0:0]CO;
  input sig_eop_sent;
  input sig_cmd_stat_rst_user_reg_n_cdc_from_reg;
  input \sig_max_first_increment_reg[2] ;
  input [1:0]sig_fifo_mssai;
  input sig_stream_rst;

  wire [0:0]CO;
  wire [7:0]\DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM36_NO_ECC.ram ;
  wire [1:0]DI;
  wire [0:0]E;
  wire FIFO_Full_reg;
  wire [3:3]\I_SCATTER_STROBE_GEN/lsig_end_vect ;
  wire [0:0]\I_SCATTER_STROBE_GEN/lsig_start_vect ;
  wire [13:0]Q;
  wire [3:0]S;
  wire [0:0]SR;
  wire \areset_d_reg_n_0_[0] ;
  wire ld_btt_cntr_reg1;
  wire ld_btt_cntr_reg1_i_2_n_0;
  wire ld_btt_cntr_reg1_reg;
  wire ld_btt_cntr_reg2;
  wire ld_btt_cntr_reg2_reg;
  wire ld_btt_cntr_reg3;
  wire ld_btt_cntr_reg3_reg;
  wire m_axi_s2mm_aclk;
  wire m_valid_i_i_1_n_0;
  wire [13:0]out;
  wire p_1_in;
  wire sig_btt_eq_0;
  wire sig_btt_gteq_max_incr;
  wire sig_cmd_full;
  wire sig_cmd_stat_rst_user_reg_n_cdc_from_reg;
  wire [1:0]sig_curr_strt_offset;
  wire sig_eop_halt_xfer;
  wire sig_eop_halt_xfer_reg;
  wire sig_eop_sent;
  wire [1:0]sig_fifo_mssai;
  wire sig_inhibit_rdy_n;
  wire \sig_max_first_increment_reg[0] ;
  wire \sig_max_first_increment_reg[1] ;
  wire \sig_max_first_increment_reg[2] ;
  wire sig_sm_ld_dre_cmd;
  wire [2:2]sig_stbgen_tstrb;
  wire sig_stream_rst;
  wire sig_tstrb_fifo_rdy;
  wire sig_tstrb_fifo_valid;
  wire sig_valid_fifo_ld12_out;
  wire slice_insert_valid;
  wire \storage_data[1]_i_1_n_0 ;
  wire \storage_data[4]_i_1_n_0 ;
  wire \storage_data[5]_i_1_n_0 ;
  wire \storage_data[6]_i_1_n_0 ;
  wire \storage_data[6]_i_3_n_0 ;
  wire \storage_data[6]_i_4_n_0 ;
  wire [2:0]\storage_data_reg[8]_0 ;

  FDRE \areset_d_reg[0] 
       (.C(m_axi_s2mm_aclk),
        .CE(1'b1),
        .D(sig_stream_rst),
        .Q(\areset_d_reg_n_0_[0] ),
        .R(1'b0));
  FDRE \areset_d_reg[1] 
       (.C(m_axi_s2mm_aclk),
        .CE(1'b1),
        .D(\areset_d_reg_n_0_[0] ),
        .Q(p_1_in),
        .R(1'b0));
  LUT4 #(
    .INIT(16'h00AE)) 
    ld_btt_cntr_reg1_i_1
       (.I0(ld_btt_cntr_reg1),
        .I1(sig_sm_ld_dre_cmd),
        .I2(sig_cmd_full),
        .I3(ld_btt_cntr_reg1_i_2_n_0),
        .O(ld_btt_cntr_reg1_reg));
  (* SOFT_HLUTNM = "soft_lutpair241" *) 
  LUT4 #(
    .INIT(16'hF8FF)) 
    ld_btt_cntr_reg1_i_2
       (.I0(CO),
        .I1(sig_valid_fifo_ld12_out),
        .I2(sig_eop_sent),
        .I3(sig_cmd_stat_rst_user_reg_n_cdc_from_reg),
        .O(ld_btt_cntr_reg1_i_2_n_0));
  (* SOFT_HLUTNM = "soft_lutpair242" *) 
  LUT4 #(
    .INIT(16'h00E2)) 
    ld_btt_cntr_reg2_i_1
       (.I0(ld_btt_cntr_reg2),
        .I1(sig_tstrb_fifo_rdy),
        .I2(ld_btt_cntr_reg1),
        .I3(ld_btt_cntr_reg1_i_2_n_0),
        .O(ld_btt_cntr_reg2_reg));
  (* SOFT_HLUTNM = "soft_lutpair242" *) 
  LUT4 #(
    .INIT(16'h00EA)) 
    ld_btt_cntr_reg3_i_1
       (.I0(ld_btt_cntr_reg3),
        .I1(sig_tstrb_fifo_rdy),
        .I2(ld_btt_cntr_reg2),
        .I3(ld_btt_cntr_reg1_i_2_n_0),
        .O(ld_btt_cntr_reg3_reg));
  LUT5 #(
    .INIT(32'h0000FFA2)) 
    m_valid_i_i_1
       (.I0(slice_insert_valid),
        .I1(sig_inhibit_rdy_n),
        .I2(FIFO_Full_reg),
        .I3(sig_tstrb_fifo_valid),
        .I4(p_1_in),
        .O(m_valid_i_i_1_n_0));
  LUT3 #(
    .INIT(8'hBA)) 
    m_valid_i_i_2
       (.I0(ld_btt_cntr_reg2),
        .I1(sig_btt_eq_0),
        .I2(ld_btt_cntr_reg3),
        .O(sig_tstrb_fifo_valid));
  FDRE m_valid_i_reg
       (.C(m_axi_s2mm_aclk),
        .CE(1'b1),
        .D(m_valid_i_i_1_n_0),
        .Q(slice_insert_valid),
        .R(1'b0));
  LUT4 #(
    .INIT(16'h4F44)) 
    \sig_btt_cntr[13]_i_2__0 
       (.I0(sig_cmd_full),
        .I1(sig_sm_ld_dre_cmd),
        .I2(sig_btt_eq_0),
        .I3(sig_valid_fifo_ld12_out),
        .O(E));
  LUT2 #(
    .INIT(4'h1)) 
    sig_btt_lteq_max_first_incr0_carry__0_i_1
       (.I0(out[12]),
        .I1(out[13]),
        .O(\storage_data_reg[8]_0 [2]));
  LUT2 #(
    .INIT(4'h1)) 
    sig_btt_lteq_max_first_incr0_carry__0_i_2
       (.I0(out[10]),
        .I1(out[11]),
        .O(\storage_data_reg[8]_0 [1]));
  LUT2 #(
    .INIT(4'h1)) 
    sig_btt_lteq_max_first_incr0_carry__0_i_3
       (.I0(out[8]),
        .I1(out[9]),
        .O(\storage_data_reg[8]_0 [0]));
  LUT3 #(
    .INIT(8'h04)) 
    sig_btt_lteq_max_first_incr0_carry_i_1
       (.I0(out[2]),
        .I1(\sig_max_first_increment_reg[2] ),
        .I2(out[3]),
        .O(DI[1]));
  LUT4 #(
    .INIT(16'h2F02)) 
    sig_btt_lteq_max_first_incr0_carry_i_2
       (.I0(\sig_max_first_increment_reg[0] ),
        .I1(out[0]),
        .I2(out[1]),
        .I3(\sig_max_first_increment_reg[1] ),
        .O(DI[0]));
  LUT2 #(
    .INIT(4'h1)) 
    sig_btt_lteq_max_first_incr0_carry_i_3
       (.I0(out[6]),
        .I1(out[7]),
        .O(S[3]));
  LUT2 #(
    .INIT(4'h1)) 
    sig_btt_lteq_max_first_incr0_carry_i_4
       (.I0(out[4]),
        .I1(out[5]),
        .O(S[2]));
  LUT3 #(
    .INIT(8'h09)) 
    sig_btt_lteq_max_first_incr0_carry_i_5
       (.I0(\sig_max_first_increment_reg[2] ),
        .I1(out[2]),
        .I2(out[3]),
        .O(S[1]));
  LUT4 #(
    .INIT(16'h9009)) 
    sig_btt_lteq_max_first_incr0_carry_i_6
       (.I0(\sig_max_first_increment_reg[0] ),
        .I1(out[0]),
        .I2(\sig_max_first_increment_reg[1] ),
        .I3(out[1]),
        .O(S[0]));
  LUT3 #(
    .INIT(8'hF4)) 
    sig_eop_halt_xfer_i_1
       (.I0(sig_valid_fifo_ld12_out),
        .I1(sig_eop_halt_xfer),
        .I2(SR),
        .O(sig_eop_halt_xfer_reg));
  (* SOFT_HLUTNM = "soft_lutpair240" *) 
  LUT2 #(
    .INIT(4'h1)) 
    \storage_data[0]_i_1 
       (.I0(sig_curr_strt_offset[0]),
        .I1(sig_curr_strt_offset[1]),
        .O(\I_SCATTER_STROBE_GEN/lsig_start_vect ));
  (* SOFT_HLUTNM = "soft_lutpair240" *) 
  LUT4 #(
    .INIT(16'h00FE)) 
    \storage_data[1]_i_1 
       (.I0(Q[1]),
        .I1(sig_btt_gteq_max_incr),
        .I2(sig_curr_strt_offset[0]),
        .I3(sig_curr_strt_offset[1]),
        .O(\storage_data[1]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair239" *) 
  LUT5 #(
    .INIT(32'h5454FEFA)) 
    \storage_data[2]_i_1 
       (.I0(sig_curr_strt_offset[1]),
        .I1(Q[1]),
        .I2(sig_btt_gteq_max_incr),
        .I3(Q[0]),
        .I4(sig_curr_strt_offset[0]),
        .O(sig_stbgen_tstrb));
  (* SOFT_HLUTNM = "soft_lutpair239" *) 
  LUT5 #(
    .INIT(32'hFFFAF8F0)) 
    \storage_data[3]_i_1 
       (.I0(sig_curr_strt_offset[0]),
        .I1(Q[0]),
        .I2(sig_btt_gteq_max_incr),
        .I3(Q[1]),
        .I4(sig_curr_strt_offset[1]),
        .O(\I_SCATTER_STROBE_GEN/lsig_end_vect ));
  LUT2 #(
    .INIT(4'hB)) 
    \storage_data[4]_i_1 
       (.I0(sig_fifo_mssai[0]),
        .I1(CO),
        .O(\storage_data[4]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair241" *) 
  LUT2 #(
    .INIT(4'hB)) 
    \storage_data[5]_i_1 
       (.I0(sig_fifo_mssai[1]),
        .I1(CO),
        .O(\storage_data[5]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'h00020022002A002A)) 
    \storage_data[6]_i_1 
       (.I0(sig_valid_fifo_ld12_out),
        .I1(sig_curr_strt_offset[1]),
        .I2(Q[1]),
        .I3(sig_btt_gteq_max_incr),
        .I4(Q[0]),
        .I5(sig_curr_strt_offset[0]),
        .O(\storage_data[6]_i_1_n_0 ));
  LUT2 #(
    .INIT(4'h7)) 
    \storage_data[6]_i_2 
       (.I0(\storage_data[6]_i_3_n_0 ),
        .I1(\storage_data[6]_i_4_n_0 ),
        .O(sig_btt_gteq_max_incr));
  LUT6 #(
    .INIT(64'h0000000000000001)) 
    \storage_data[6]_i_3 
       (.I0(Q[7]),
        .I1(Q[5]),
        .I2(Q[6]),
        .I3(Q[2]),
        .I4(Q[3]),
        .I5(Q[4]),
        .O(\storage_data[6]_i_3_n_0 ));
  LUT6 #(
    .INIT(64'h0000000000000001)) 
    \storage_data[6]_i_4 
       (.I0(Q[12]),
        .I1(Q[11]),
        .I2(Q[13]),
        .I3(Q[8]),
        .I4(Q[9]),
        .I5(Q[10]),
        .O(\storage_data[6]_i_4_n_0 ));
  LUT4 #(
    .INIT(16'hF200)) 
    \storage_data[8]_i_1 
       (.I0(ld_btt_cntr_reg3),
        .I1(sig_btt_eq_0),
        .I2(ld_btt_cntr_reg2),
        .I3(sig_tstrb_fifo_rdy),
        .O(sig_valid_fifo_ld12_out));
  LUT5 #(
    .INIT(32'h0000005D)) 
    \storage_data[8]_i_2 
       (.I0(slice_insert_valid),
        .I1(sig_inhibit_rdy_n),
        .I2(FIFO_Full_reg),
        .I3(\areset_d_reg_n_0_[0] ),
        .I4(p_1_in),
        .O(sig_tstrb_fifo_rdy));
  FDRE \storage_data_reg[0] 
       (.C(m_axi_s2mm_aclk),
        .CE(sig_valid_fifo_ld12_out),
        .D(\I_SCATTER_STROBE_GEN/lsig_start_vect ),
        .Q(\DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM36_NO_ECC.ram [0]),
        .R(1'b0));
  FDRE \storage_data_reg[1] 
       (.C(m_axi_s2mm_aclk),
        .CE(sig_valid_fifo_ld12_out),
        .D(\storage_data[1]_i_1_n_0 ),
        .Q(\DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM36_NO_ECC.ram [1]),
        .R(1'b0));
  FDRE \storage_data_reg[2] 
       (.C(m_axi_s2mm_aclk),
        .CE(sig_valid_fifo_ld12_out),
        .D(sig_stbgen_tstrb),
        .Q(\DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM36_NO_ECC.ram [2]),
        .R(1'b0));
  FDRE \storage_data_reg[3] 
       (.C(m_axi_s2mm_aclk),
        .CE(sig_valid_fifo_ld12_out),
        .D(\I_SCATTER_STROBE_GEN/lsig_end_vect ),
        .Q(\DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM36_NO_ECC.ram [3]),
        .R(1'b0));
  FDRE \storage_data_reg[4] 
       (.C(m_axi_s2mm_aclk),
        .CE(sig_valid_fifo_ld12_out),
        .D(\storage_data[4]_i_1_n_0 ),
        .Q(\DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM36_NO_ECC.ram [4]),
        .R(1'b0));
  FDRE \storage_data_reg[5] 
       (.C(m_axi_s2mm_aclk),
        .CE(sig_valid_fifo_ld12_out),
        .D(\storage_data[5]_i_1_n_0 ),
        .Q(\DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM36_NO_ECC.ram [5]),
        .R(1'b0));
  FDRE \storage_data_reg[6] 
       (.C(m_axi_s2mm_aclk),
        .CE(sig_valid_fifo_ld12_out),
        .D(\storage_data[6]_i_1_n_0 ),
        .Q(\DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM36_NO_ECC.ram [6]),
        .R(1'b0));
  FDRE \storage_data_reg[8] 
       (.C(m_axi_s2mm_aclk),
        .CE(sig_valid_fifo_ld12_out),
        .D(CO),
        .Q(\DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM36_NO_ECC.ram [7]),
        .R(1'b0));
endmodule

(* ORIG_REF_NAME = "axi_datamover_wr_status_cntl" *) 
module design_1_axi_dma_0_0_axi_datamover_wr_status_cntl
   (\USE_SINGLE_REG.sig_regfifo_dout_reg_reg[31] ,
    sig_halt_reg_dly1,
    sig_data2addr_stop_req,
    sig_wsc2stat_status_valid,
    sig_wdc_status_going_full,
    sig_wr_fifo,
    m_axi_s2mm_bready,
    E,
    sig_wsc2rst_stop_cmplt,
    sig_push_to_wsc_reg,
    \USE_SINGLE_REG.sig_regfifo_empty_reg_reg ,
    m_axi_s2mm_aclk,
    sig_stream_rst,
    m_axi_s2mm_bvalid,
    sig_data2wsc_valid,
    out,
    sig_stat2wsc_status_ready,
    sig_halt_reg_dly3,
    sig_addr2wsc_calc_error,
    sig_cmd_stat_rst_user_reg_n_cdc_from_reg,
    sig_set_push2wsc,
    m_axi_s2mm_bresp,
    in,
    sig_reset_reg,
    sig_init_reg2,
    sig_s_h_halt_reg);
  output [17:0]\USE_SINGLE_REG.sig_regfifo_dout_reg_reg[31] ;
  output sig_halt_reg_dly1;
  output sig_data2addr_stop_req;
  output sig_wsc2stat_status_valid;
  output sig_wdc_status_going_full;
  output sig_wr_fifo;
  output m_axi_s2mm_bready;
  output [0:0]E;
  output sig_wsc2rst_stop_cmplt;
  output sig_push_to_wsc_reg;
  input \USE_SINGLE_REG.sig_regfifo_empty_reg_reg ;
  input m_axi_s2mm_aclk;
  input sig_stream_rst;
  input m_axi_s2mm_bvalid;
  input sig_data2wsc_valid;
  input out;
  input sig_stat2wsc_status_ready;
  input sig_halt_reg_dly3;
  input sig_addr2wsc_calc_error;
  input sig_cmd_stat_rst_user_reg_n_cdc_from_reg;
  input sig_set_push2wsc;
  input [1:0]m_axi_s2mm_bresp;
  input [16:0]in;
  input sig_reset_reg;
  input sig_init_reg2;
  input sig_s_h_halt_reg;

  wire [0:0]E;
  wire \GEN_ENABLE_INDET_BTT.I_SF_DATA_CNTL_STATUS_FIFO_n_19 ;
  wire \GEN_ENABLE_INDET_BTT.I_SF_DATA_CNTL_STATUS_FIFO_n_20 ;
  wire \GEN_ENABLE_INDET_BTT.I_SF_DATA_CNTL_STATUS_FIFO_n_21 ;
  wire \GEN_ENABLE_INDET_BTT.I_SF_DATA_CNTL_STATUS_FIFO_n_22 ;
  wire \GEN_ENABLE_INDET_BTT.I_SF_DATA_CNTL_STATUS_FIFO_n_24 ;
  wire \GEN_ENABLE_INDET_BTT.I_SF_DATA_CNTL_STATUS_FIFO_n_26 ;
  wire I_WRESP_STATUS_FIFO_n_1;
  wire I_WRESP_STATUS_FIFO_n_3;
  wire I_WRESP_STATUS_FIFO_n_4;
  wire I_WRESP_STATUS_FIFO_n_5;
  wire I_WRESP_STATUS_FIFO_n_6;
  wire I_WRESP_STATUS_FIFO_n_7;
  wire [17:0]\USE_SINGLE_REG.sig_regfifo_dout_reg_reg[31] ;
  wire \USE_SINGLE_REG.sig_regfifo_empty_reg_reg ;
  wire [16:0]in;
  wire m_axi_s2mm_aclk;
  wire m_axi_s2mm_bready;
  wire [1:0]m_axi_s2mm_bresp;
  wire m_axi_s2mm_bvalid;
  wire out;
  wire p_4_out;
  wire sig_addr2wsc_calc_error;
  wire \sig_addr_posted_cntr[0]_i_1_n_0 ;
  wire [3:0]sig_addr_posted_cntr_reg__0;
  wire sig_cmd_stat_rst_user_reg_n_cdc_from_reg;
  wire sig_coelsc_reg_empty;
  wire sig_data2addr_stop_req;
  wire sig_data2wsc_valid;
  wire [20:4]sig_dcntl_sfifo_out;
  wire sig_halt_reg_dly1;
  wire sig_halt_reg_dly3;
  wire sig_halt_reg_i_1_n_0;
  wire sig_init_reg2;
  wire sig_push_coelsc_reg;
  wire sig_push_to_wsc_reg;
  wire sig_rd_empty;
  wire sig_reset_reg;
  wire sig_s_h_halt_reg;
  wire sig_set_push2wsc;
  wire sig_stat2wsc_status_ready;
  wire sig_statcnt_gt_eq_thres;
  wire sig_stream_rst;
  wire \sig_wdc_statcnt[0]_i_1_n_0 ;
  wire [3:0]sig_wdc_statcnt_reg__0;
  wire sig_wdc_status_going_full;
  wire sig_wr_fifo;
  wire sig_wsc2rst_stop_cmplt;
  wire sig_wsc2stat_status_valid;

  design_1_axi_dma_0_0_axi_datamover_fifo__parameterized6 \GEN_ENABLE_INDET_BTT.I_SF_DATA_CNTL_STATUS_FIFO 
       (.D({\GEN_ENABLE_INDET_BTT.I_SF_DATA_CNTL_STATUS_FIFO_n_20 ,\GEN_ENABLE_INDET_BTT.I_SF_DATA_CNTL_STATUS_FIFO_n_21 ,\GEN_ENABLE_INDET_BTT.I_SF_DATA_CNTL_STATUS_FIFO_n_22 }),
        .E(\GEN_ENABLE_INDET_BTT.I_SF_DATA_CNTL_STATUS_FIFO_n_19 ),
        .\GEN_ENABLE_INDET_BTT.sig_coelsc_interr_reg_reg (\USE_SINGLE_REG.sig_regfifo_dout_reg_reg[31] [0]),
        .\GEN_ENABLE_INDET_BTT.sig_coelsc_reg_empty_reg (\GEN_ENABLE_INDET_BTT.I_SF_DATA_CNTL_STATUS_FIFO_n_24 ),
        .\INFERRED_GEN.cnt_i_reg[1] (\GEN_ENABLE_INDET_BTT.I_SF_DATA_CNTL_STATUS_FIFO_n_26 ),
        .Q(sig_rd_empty),
        .in(in),
        .m_axi_s2mm_aclk(m_axi_s2mm_aclk),
        .out(sig_dcntl_sfifo_out),
        .p_4_out(p_4_out),
        .sel(sig_wr_fifo),
        .sig_cmd_stat_rst_user_reg_n_cdc_from_reg(sig_cmd_stat_rst_user_reg_n_cdc_from_reg),
        .sig_coelsc_reg_empty(sig_coelsc_reg_empty),
        .sig_data2wsc_valid(sig_data2wsc_valid),
        .sig_init_reg2(sig_init_reg2),
        .sig_push_coelsc_reg(sig_push_coelsc_reg),
        .sig_push_to_wsc_reg(sig_push_to_wsc_reg),
        .sig_reset_reg(sig_reset_reg),
        .sig_set_push2wsc(sig_set_push2wsc),
        .sig_stream_rst(sig_stream_rst),
        .\sig_wdc_statcnt_reg[3] (sig_wdc_statcnt_reg__0));
  FDRE #(
    .INIT(1'b0)) 
    \GEN_ENABLE_INDET_BTT.sig_coelsc_bytes_rcvd_reg[0] 
       (.C(m_axi_s2mm_aclk),
        .CE(sig_push_coelsc_reg),
        .D(sig_dcntl_sfifo_out[6]),
        .Q(\USE_SINGLE_REG.sig_regfifo_dout_reg_reg[31] [3]),
        .R(\USE_SINGLE_REG.sig_regfifo_empty_reg_reg ));
  FDRE #(
    .INIT(1'b0)) 
    \GEN_ENABLE_INDET_BTT.sig_coelsc_bytes_rcvd_reg[10] 
       (.C(m_axi_s2mm_aclk),
        .CE(sig_push_coelsc_reg),
        .D(sig_dcntl_sfifo_out[16]),
        .Q(\USE_SINGLE_REG.sig_regfifo_dout_reg_reg[31] [13]),
        .R(\USE_SINGLE_REG.sig_regfifo_empty_reg_reg ));
  FDRE #(
    .INIT(1'b0)) 
    \GEN_ENABLE_INDET_BTT.sig_coelsc_bytes_rcvd_reg[11] 
       (.C(m_axi_s2mm_aclk),
        .CE(sig_push_coelsc_reg),
        .D(sig_dcntl_sfifo_out[17]),
        .Q(\USE_SINGLE_REG.sig_regfifo_dout_reg_reg[31] [14]),
        .R(\USE_SINGLE_REG.sig_regfifo_empty_reg_reg ));
  FDRE #(
    .INIT(1'b0)) 
    \GEN_ENABLE_INDET_BTT.sig_coelsc_bytes_rcvd_reg[12] 
       (.C(m_axi_s2mm_aclk),
        .CE(sig_push_coelsc_reg),
        .D(sig_dcntl_sfifo_out[18]),
        .Q(\USE_SINGLE_REG.sig_regfifo_dout_reg_reg[31] [15]),
        .R(\USE_SINGLE_REG.sig_regfifo_empty_reg_reg ));
  FDRE #(
    .INIT(1'b0)) 
    \GEN_ENABLE_INDET_BTT.sig_coelsc_bytes_rcvd_reg[13] 
       (.C(m_axi_s2mm_aclk),
        .CE(sig_push_coelsc_reg),
        .D(sig_dcntl_sfifo_out[19]),
        .Q(\USE_SINGLE_REG.sig_regfifo_dout_reg_reg[31] [16]),
        .R(\USE_SINGLE_REG.sig_regfifo_empty_reg_reg ));
  FDRE #(
    .INIT(1'b0)) 
    \GEN_ENABLE_INDET_BTT.sig_coelsc_bytes_rcvd_reg[1] 
       (.C(m_axi_s2mm_aclk),
        .CE(sig_push_coelsc_reg),
        .D(sig_dcntl_sfifo_out[7]),
        .Q(\USE_SINGLE_REG.sig_regfifo_dout_reg_reg[31] [4]),
        .R(\USE_SINGLE_REG.sig_regfifo_empty_reg_reg ));
  FDRE #(
    .INIT(1'b0)) 
    \GEN_ENABLE_INDET_BTT.sig_coelsc_bytes_rcvd_reg[2] 
       (.C(m_axi_s2mm_aclk),
        .CE(sig_push_coelsc_reg),
        .D(sig_dcntl_sfifo_out[8]),
        .Q(\USE_SINGLE_REG.sig_regfifo_dout_reg_reg[31] [5]),
        .R(\USE_SINGLE_REG.sig_regfifo_empty_reg_reg ));
  FDRE #(
    .INIT(1'b0)) 
    \GEN_ENABLE_INDET_BTT.sig_coelsc_bytes_rcvd_reg[3] 
       (.C(m_axi_s2mm_aclk),
        .CE(sig_push_coelsc_reg),
        .D(sig_dcntl_sfifo_out[9]),
        .Q(\USE_SINGLE_REG.sig_regfifo_dout_reg_reg[31] [6]),
        .R(\USE_SINGLE_REG.sig_regfifo_empty_reg_reg ));
  FDRE #(
    .INIT(1'b0)) 
    \GEN_ENABLE_INDET_BTT.sig_coelsc_bytes_rcvd_reg[4] 
       (.C(m_axi_s2mm_aclk),
        .CE(sig_push_coelsc_reg),
        .D(sig_dcntl_sfifo_out[10]),
        .Q(\USE_SINGLE_REG.sig_regfifo_dout_reg_reg[31] [7]),
        .R(\USE_SINGLE_REG.sig_regfifo_empty_reg_reg ));
  FDRE #(
    .INIT(1'b0)) 
    \GEN_ENABLE_INDET_BTT.sig_coelsc_bytes_rcvd_reg[5] 
       (.C(m_axi_s2mm_aclk),
        .CE(sig_push_coelsc_reg),
        .D(sig_dcntl_sfifo_out[11]),
        .Q(\USE_SINGLE_REG.sig_regfifo_dout_reg_reg[31] [8]),
        .R(\USE_SINGLE_REG.sig_regfifo_empty_reg_reg ));
  FDRE #(
    .INIT(1'b0)) 
    \GEN_ENABLE_INDET_BTT.sig_coelsc_bytes_rcvd_reg[6] 
       (.C(m_axi_s2mm_aclk),
        .CE(sig_push_coelsc_reg),
        .D(sig_dcntl_sfifo_out[12]),
        .Q(\USE_SINGLE_REG.sig_regfifo_dout_reg_reg[31] [9]),
        .R(\USE_SINGLE_REG.sig_regfifo_empty_reg_reg ));
  FDRE #(
    .INIT(1'b0)) 
    \GEN_ENABLE_INDET_BTT.sig_coelsc_bytes_rcvd_reg[7] 
       (.C(m_axi_s2mm_aclk),
        .CE(sig_push_coelsc_reg),
        .D(sig_dcntl_sfifo_out[13]),
        .Q(\USE_SINGLE_REG.sig_regfifo_dout_reg_reg[31] [10]),
        .R(\USE_SINGLE_REG.sig_regfifo_empty_reg_reg ));
  FDRE #(
    .INIT(1'b0)) 
    \GEN_ENABLE_INDET_BTT.sig_coelsc_bytes_rcvd_reg[8] 
       (.C(m_axi_s2mm_aclk),
        .CE(sig_push_coelsc_reg),
        .D(sig_dcntl_sfifo_out[14]),
        .Q(\USE_SINGLE_REG.sig_regfifo_dout_reg_reg[31] [11]),
        .R(\USE_SINGLE_REG.sig_regfifo_empty_reg_reg ));
  FDRE #(
    .INIT(1'b0)) 
    \GEN_ENABLE_INDET_BTT.sig_coelsc_bytes_rcvd_reg[9] 
       (.C(m_axi_s2mm_aclk),
        .CE(sig_push_coelsc_reg),
        .D(sig_dcntl_sfifo_out[15]),
        .Q(\USE_SINGLE_REG.sig_regfifo_dout_reg_reg[31] [12]),
        .R(\USE_SINGLE_REG.sig_regfifo_empty_reg_reg ));
  FDRE #(
    .INIT(1'b0)) 
    \GEN_ENABLE_INDET_BTT.sig_coelsc_decerr_reg_reg 
       (.C(m_axi_s2mm_aclk),
        .CE(sig_push_coelsc_reg),
        .D(I_WRESP_STATUS_FIFO_n_3),
        .Q(\USE_SINGLE_REG.sig_regfifo_dout_reg_reg[31] [1]),
        .R(\USE_SINGLE_REG.sig_regfifo_empty_reg_reg ));
  FDRE #(
    .INIT(1'b0)) 
    \GEN_ENABLE_INDET_BTT.sig_coelsc_eop_reg 
       (.C(m_axi_s2mm_aclk),
        .CE(sig_push_coelsc_reg),
        .D(sig_dcntl_sfifo_out[20]),
        .Q(\USE_SINGLE_REG.sig_regfifo_dout_reg_reg[31] [17]),
        .R(\USE_SINGLE_REG.sig_regfifo_empty_reg_reg ));
  FDRE #(
    .INIT(1'b0)) 
    \GEN_ENABLE_INDET_BTT.sig_coelsc_interr_reg_reg 
       (.C(m_axi_s2mm_aclk),
        .CE(sig_push_coelsc_reg),
        .D(p_4_out),
        .Q(\USE_SINGLE_REG.sig_regfifo_dout_reg_reg[31] [0]),
        .R(\USE_SINGLE_REG.sig_regfifo_empty_reg_reg ));
  FDSE #(
    .INIT(1'b0)) 
    \GEN_ENABLE_INDET_BTT.sig_coelsc_reg_empty_reg 
       (.C(m_axi_s2mm_aclk),
        .CE(sig_push_coelsc_reg),
        .D(\GEN_ENABLE_INDET_BTT.I_SF_DATA_CNTL_STATUS_FIFO_n_24 ),
        .Q(sig_coelsc_reg_empty),
        .S(\USE_SINGLE_REG.sig_regfifo_empty_reg_reg ));
  FDRE #(
    .INIT(1'b0)) 
    \GEN_ENABLE_INDET_BTT.sig_coelsc_reg_full_reg 
       (.C(m_axi_s2mm_aclk),
        .CE(sig_push_coelsc_reg),
        .D(sig_dcntl_sfifo_out[5]),
        .Q(sig_wsc2stat_status_valid),
        .R(\USE_SINGLE_REG.sig_regfifo_empty_reg_reg ));
  FDRE #(
    .INIT(1'b0)) 
    \GEN_ENABLE_INDET_BTT.sig_coelsc_slverr_reg_reg 
       (.C(m_axi_s2mm_aclk),
        .CE(sig_push_coelsc_reg),
        .D(I_WRESP_STATUS_FIFO_n_4),
        .Q(\USE_SINGLE_REG.sig_regfifo_dout_reg_reg[31] [2]),
        .R(\USE_SINGLE_REG.sig_regfifo_empty_reg_reg ));
  design_1_axi_dma_0_0_axi_datamover_fifo__parameterized5 I_WRESP_STATUS_FIFO
       (.D({I_WRESP_STATUS_FIFO_n_5,I_WRESP_STATUS_FIFO_n_6,I_WRESP_STATUS_FIFO_n_7}),
        .E(I_WRESP_STATUS_FIFO_n_1),
        .\GEN_ENABLE_INDET_BTT.sig_coelsc_decerr_reg_reg (I_WRESP_STATUS_FIFO_n_3),
        .\GEN_ENABLE_INDET_BTT.sig_coelsc_slverr_reg_reg (I_WRESP_STATUS_FIFO_n_4),
        .\GEN_ENABLE_INDET_BTT.sig_coelsc_slverr_reg_reg_0 (\USE_SINGLE_REG.sig_regfifo_dout_reg_reg[31] [2:1]),
        .\INFERRED_GEN.cnt_i_reg[3] (\GEN_ENABLE_INDET_BTT.I_SF_DATA_CNTL_STATUS_FIFO_n_26 ),
        .Q(sig_rd_empty),
        .m_axi_s2mm_aclk(m_axi_s2mm_aclk),
        .m_axi_s2mm_bready(m_axi_s2mm_bready),
        .m_axi_s2mm_bresp(m_axi_s2mm_bresp),
        .m_axi_s2mm_bvalid(m_axi_s2mm_bvalid),
        .out(out),
        .\sig_addr_posted_cntr_reg[3] (sig_addr_posted_cntr_reg__0),
        .sig_cmd_stat_rst_user_reg_n_cdc_from_reg(sig_cmd_stat_rst_user_reg_n_cdc_from_reg),
        .sig_data2wsc_calc_err_reg(sig_dcntl_sfifo_out[4]),
        .sig_halt_reg_reg(sig_data2addr_stop_req),
        .sig_init_reg2(sig_init_reg2),
        .sig_push_coelsc_reg(sig_push_coelsc_reg),
        .sig_reset_reg(sig_reset_reg),
        .sig_stream_rst(sig_stream_rst));
  LUT2 #(
    .INIT(4'h8)) 
    \USE_SINGLE_REG.sig_regfifo_dout_reg[31]_i_1 
       (.I0(sig_wsc2stat_status_valid),
        .I1(sig_stat2wsc_status_ready),
        .O(E));
  LUT1 #(
    .INIT(2'h1)) 
    \sig_addr_posted_cntr[0]_i_1 
       (.I0(sig_addr_posted_cntr_reg__0[0]),
        .O(\sig_addr_posted_cntr[0]_i_1_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \sig_addr_posted_cntr_reg[0] 
       (.C(m_axi_s2mm_aclk),
        .CE(I_WRESP_STATUS_FIFO_n_1),
        .D(\sig_addr_posted_cntr[0]_i_1_n_0 ),
        .Q(sig_addr_posted_cntr_reg__0[0]),
        .R(sig_stream_rst));
  FDRE #(
    .INIT(1'b0)) 
    \sig_addr_posted_cntr_reg[1] 
       (.C(m_axi_s2mm_aclk),
        .CE(I_WRESP_STATUS_FIFO_n_1),
        .D(I_WRESP_STATUS_FIFO_n_7),
        .Q(sig_addr_posted_cntr_reg__0[1]),
        .R(sig_stream_rst));
  FDRE #(
    .INIT(1'b0)) 
    \sig_addr_posted_cntr_reg[2] 
       (.C(m_axi_s2mm_aclk),
        .CE(I_WRESP_STATUS_FIFO_n_1),
        .D(I_WRESP_STATUS_FIFO_n_6),
        .Q(sig_addr_posted_cntr_reg__0[2]),
        .R(sig_stream_rst));
  FDRE #(
    .INIT(1'b0)) 
    \sig_addr_posted_cntr_reg[3] 
       (.C(m_axi_s2mm_aclk),
        .CE(I_WRESP_STATUS_FIFO_n_1),
        .D(I_WRESP_STATUS_FIFO_n_5),
        .Q(sig_addr_posted_cntr_reg__0[3]),
        .R(sig_stream_rst));
  LUT6 #(
    .INIT(64'h0000002000000002)) 
    sig_halt_cmplt_i_2__0
       (.I0(sig_halt_reg_dly3),
        .I1(sig_addr_posted_cntr_reg__0[1]),
        .I2(sig_addr_posted_cntr_reg__0[0]),
        .I3(sig_addr_posted_cntr_reg__0[2]),
        .I4(sig_addr_posted_cntr_reg__0[3]),
        .I5(sig_addr2wsc_calc_error),
        .O(sig_wsc2rst_stop_cmplt));
  FDRE #(
    .INIT(1'b0)) 
    sig_halt_reg_dly1_reg
       (.C(m_axi_s2mm_aclk),
        .CE(1'b1),
        .D(sig_data2addr_stop_req),
        .Q(sig_halt_reg_dly1),
        .R(sig_stream_rst));
  LUT2 #(
    .INIT(4'hE)) 
    sig_halt_reg_i_1
       (.I0(sig_s_h_halt_reg),
        .I1(sig_data2addr_stop_req),
        .O(sig_halt_reg_i_1_n_0));
  FDRE #(
    .INIT(1'b0)) 
    sig_halt_reg_reg
       (.C(m_axi_s2mm_aclk),
        .CE(1'b1),
        .D(sig_halt_reg_i_1_n_0),
        .Q(sig_data2addr_stop_req),
        .R(sig_stream_rst));
  LUT1 #(
    .INIT(2'h1)) 
    \sig_wdc_statcnt[0]_i_1 
       (.I0(sig_wdc_statcnt_reg__0[0]),
        .O(\sig_wdc_statcnt[0]_i_1_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \sig_wdc_statcnt_reg[0] 
       (.C(m_axi_s2mm_aclk),
        .CE(\GEN_ENABLE_INDET_BTT.I_SF_DATA_CNTL_STATUS_FIFO_n_19 ),
        .D(\sig_wdc_statcnt[0]_i_1_n_0 ),
        .Q(sig_wdc_statcnt_reg__0[0]),
        .R(sig_stream_rst));
  FDRE #(
    .INIT(1'b0)) 
    \sig_wdc_statcnt_reg[1] 
       (.C(m_axi_s2mm_aclk),
        .CE(\GEN_ENABLE_INDET_BTT.I_SF_DATA_CNTL_STATUS_FIFO_n_19 ),
        .D(\GEN_ENABLE_INDET_BTT.I_SF_DATA_CNTL_STATUS_FIFO_n_22 ),
        .Q(sig_wdc_statcnt_reg__0[1]),
        .R(sig_stream_rst));
  FDRE #(
    .INIT(1'b0)) 
    \sig_wdc_statcnt_reg[2] 
       (.C(m_axi_s2mm_aclk),
        .CE(\GEN_ENABLE_INDET_BTT.I_SF_DATA_CNTL_STATUS_FIFO_n_19 ),
        .D(\GEN_ENABLE_INDET_BTT.I_SF_DATA_CNTL_STATUS_FIFO_n_21 ),
        .Q(sig_wdc_statcnt_reg__0[2]),
        .R(sig_stream_rst));
  FDRE #(
    .INIT(1'b0)) 
    \sig_wdc_statcnt_reg[3] 
       (.C(m_axi_s2mm_aclk),
        .CE(\GEN_ENABLE_INDET_BTT.I_SF_DATA_CNTL_STATUS_FIFO_n_19 ),
        .D(\GEN_ENABLE_INDET_BTT.I_SF_DATA_CNTL_STATUS_FIFO_n_20 ),
        .Q(sig_wdc_statcnt_reg__0[3]),
        .R(sig_stream_rst));
  LUT2 #(
    .INIT(4'hE)) 
    sig_wdc_status_going_full_i_1
       (.I0(sig_wdc_statcnt_reg__0[3]),
        .I1(sig_wdc_statcnt_reg__0[2]),
        .O(sig_statcnt_gt_eq_thres));
  FDRE #(
    .INIT(1'b0)) 
    sig_wdc_status_going_full_reg
       (.C(m_axi_s2mm_aclk),
        .CE(1'b1),
        .D(sig_statcnt_gt_eq_thres),
        .Q(sig_wdc_status_going_full),
        .R(sig_stream_rst));
endmodule

(* ORIG_REF_NAME = "axi_datamover_wrdata_cntl" *) 
module design_1_axi_dma_0_0_axi_datamover_wrdata_cntl
   (sig_halt_reg_dly2,
    sig_halt_reg_dly3,
    \INFERRED_GEN.cnt_i_reg[0] ,
    sig_data2wsc_valid,
    in,
    lsig_eop_reg,
    lsig_end_of_cmd_reg,
    sig_inhibit_rdy_n,
    sig_set_push2wsc,
    sig_data2skid_wlast,
    \sig_strb_reg_out_reg[3] ,
    \sig_strb_skid_reg_reg[3] ,
    sig_clr_cmd2data_valid5_out__0,
    sig_data2skid_wvalid,
    sig_wdc2ibtt_tready,
    sig_data2rst_stop_cmplt,
    sig_sready_stop_reg_reg,
    E,
    sig_stream_rst,
    sig_halt_reg_dly1,
    m_axi_s2mm_aclk,
    sig_cmd_stat_rst_user_reg_n_cdc_from_reg__0,
    sig_m_valid_out_reg,
    p_11_out,
    sig_data2addr_stop_req,
    sig_m_valid_out_reg_0,
    sig_s_ready_out_reg,
    \sig_strb_reg_out_reg[3]_0 ,
    out,
    Q,
    sig_wdc_status_going_full,
    sig_stat2wsc_status_ready,
    sig_wsc2stat_status_valid,
    sig_posted_to_axi_reg,
    sig_cmd_stat_rst_user_reg_n_cdc_from_reg,
    sig_wr_fifo,
    sig_stop_request,
    sig_m_valid_dup_reg,
    \sig_data_reg_out_reg[34] ,
    sig_ibtt2wdc_tlast,
    sig_xfer_calc_err_reg_reg,
    sig_reset_reg,
    sig_init_reg2,
    SR,
    sig_m_valid_out_reg_1,
    sig_m_valid_out_reg_2);
  output sig_halt_reg_dly2;
  output sig_halt_reg_dly3;
  output \INFERRED_GEN.cnt_i_reg[0] ;
  output sig_data2wsc_valid;
  output [16:0]in;
  output lsig_eop_reg;
  output lsig_end_of_cmd_reg;
  output sig_inhibit_rdy_n;
  output sig_set_push2wsc;
  output sig_data2skid_wlast;
  output [3:0]\sig_strb_reg_out_reg[3] ;
  output [3:0]\sig_strb_skid_reg_reg[3] ;
  output sig_clr_cmd2data_valid5_out__0;
  output sig_data2skid_wvalid;
  output sig_wdc2ibtt_tready;
  output sig_data2rst_stop_cmplt;
  output sig_sready_stop_reg_reg;
  output [0:0]E;
  input sig_stream_rst;
  input sig_halt_reg_dly1;
  input m_axi_s2mm_aclk;
  input sig_cmd_stat_rst_user_reg_n_cdc_from_reg__0;
  input sig_m_valid_out_reg;
  input p_11_out;
  input sig_data2addr_stop_req;
  input sig_m_valid_out_reg_0;
  input sig_s_ready_out_reg;
  input [3:0]\sig_strb_reg_out_reg[3]_0 ;
  input out;
  input [3:0]Q;
  input sig_wdc_status_going_full;
  input sig_stat2wsc_status_ready;
  input sig_wsc2stat_status_valid;
  input sig_posted_to_axi_reg;
  input sig_cmd_stat_rst_user_reg_n_cdc_from_reg;
  input sig_wr_fifo;
  input sig_stop_request;
  input sig_m_valid_dup_reg;
  input [2:0]\sig_data_reg_out_reg[34] ;
  input sig_ibtt2wdc_tlast;
  input [9:0]sig_xfer_calc_err_reg_reg;
  input sig_reset_reg;
  input sig_init_reg2;
  input [0:0]SR;
  input [0:0]sig_m_valid_out_reg_1;
  input [2:0]sig_m_valid_out_reg_2;

  wire [0:0]E;
  wire \GEN_DATA_CNTL_FIFO.I_DATA_CNTL_FIFO_n_16 ;
  wire \GEN_DATA_CNTL_FIFO.I_DATA_CNTL_FIFO_n_19 ;
  wire \GEN_DATA_CNTL_FIFO.I_DATA_CNTL_FIFO_n_20 ;
  wire \GEN_DATA_CNTL_FIFO.I_DATA_CNTL_FIFO_n_21 ;
  wire \GEN_DATA_CNTL_FIFO.I_DATA_CNTL_FIFO_n_22 ;
  wire \GEN_DATA_CNTL_FIFO.I_DATA_CNTL_FIFO_n_23 ;
  wire \GEN_DATA_CNTL_FIFO.I_DATA_CNTL_FIFO_n_24 ;
  wire \GEN_DATA_CNTL_FIFO.I_DATA_CNTL_FIFO_n_25 ;
  wire \GEN_DATA_CNTL_FIFO.I_DATA_CNTL_FIFO_n_3 ;
  wire \GEN_DATA_CNTL_FIFO.I_DATA_CNTL_FIFO_n_5 ;
  wire \GEN_DATA_CNTL_FIFO.I_DATA_CNTL_FIFO_n_6 ;
  wire \GEN_DATA_CNTL_FIFO.I_DATA_CNTL_FIFO_n_7 ;
  wire \GEN_INDET_BTT.lsig_byte_cntr[11]_i_2_n_0 ;
  wire \GEN_INDET_BTT.lsig_byte_cntr[11]_i_3_n_0 ;
  wire \GEN_INDET_BTT.lsig_byte_cntr[11]_i_4_n_0 ;
  wire \GEN_INDET_BTT.lsig_byte_cntr[11]_i_5_n_0 ;
  wire \GEN_INDET_BTT.lsig_byte_cntr[13]_i_5_n_0 ;
  wire \GEN_INDET_BTT.lsig_byte_cntr[13]_i_6_n_0 ;
  wire \GEN_INDET_BTT.lsig_byte_cntr[3]_i_5_n_0 ;
  wire \GEN_INDET_BTT.lsig_byte_cntr[3]_i_6_n_0 ;
  wire \GEN_INDET_BTT.lsig_byte_cntr[3]_i_7_n_0 ;
  wire \GEN_INDET_BTT.lsig_byte_cntr[3]_i_8_n_0 ;
  wire \GEN_INDET_BTT.lsig_byte_cntr[7]_i_1_n_0 ;
  wire \GEN_INDET_BTT.lsig_byte_cntr[7]_i_3_n_0 ;
  wire \GEN_INDET_BTT.lsig_byte_cntr[7]_i_4_n_0 ;
  wire \GEN_INDET_BTT.lsig_byte_cntr[7]_i_5_n_0 ;
  wire \GEN_INDET_BTT.lsig_byte_cntr[7]_i_6_n_0 ;
  wire \GEN_INDET_BTT.lsig_byte_cntr_reg[11]_i_1_n_0 ;
  wire \GEN_INDET_BTT.lsig_byte_cntr_reg[11]_i_1_n_1 ;
  wire \GEN_INDET_BTT.lsig_byte_cntr_reg[11]_i_1_n_2 ;
  wire \GEN_INDET_BTT.lsig_byte_cntr_reg[11]_i_1_n_3 ;
  wire \GEN_INDET_BTT.lsig_byte_cntr_reg[11]_i_1_n_4 ;
  wire \GEN_INDET_BTT.lsig_byte_cntr_reg[11]_i_1_n_5 ;
  wire \GEN_INDET_BTT.lsig_byte_cntr_reg[11]_i_1_n_6 ;
  wire \GEN_INDET_BTT.lsig_byte_cntr_reg[11]_i_1_n_7 ;
  wire \GEN_INDET_BTT.lsig_byte_cntr_reg[13]_i_3_n_3 ;
  wire \GEN_INDET_BTT.lsig_byte_cntr_reg[13]_i_3_n_6 ;
  wire \GEN_INDET_BTT.lsig_byte_cntr_reg[13]_i_3_n_7 ;
  wire \GEN_INDET_BTT.lsig_byte_cntr_reg[3]_i_1_n_0 ;
  wire \GEN_INDET_BTT.lsig_byte_cntr_reg[3]_i_1_n_1 ;
  wire \GEN_INDET_BTT.lsig_byte_cntr_reg[3]_i_1_n_2 ;
  wire \GEN_INDET_BTT.lsig_byte_cntr_reg[3]_i_1_n_3 ;
  wire \GEN_INDET_BTT.lsig_byte_cntr_reg[3]_i_1_n_4 ;
  wire \GEN_INDET_BTT.lsig_byte_cntr_reg[3]_i_1_n_5 ;
  wire \GEN_INDET_BTT.lsig_byte_cntr_reg[3]_i_1_n_6 ;
  wire \GEN_INDET_BTT.lsig_byte_cntr_reg[3]_i_1_n_7 ;
  wire \GEN_INDET_BTT.lsig_byte_cntr_reg[7]_i_2_n_0 ;
  wire \GEN_INDET_BTT.lsig_byte_cntr_reg[7]_i_2_n_1 ;
  wire \GEN_INDET_BTT.lsig_byte_cntr_reg[7]_i_2_n_2 ;
  wire \GEN_INDET_BTT.lsig_byte_cntr_reg[7]_i_2_n_3 ;
  wire \GEN_INDET_BTT.lsig_byte_cntr_reg[7]_i_2_n_4 ;
  wire \GEN_INDET_BTT.lsig_byte_cntr_reg[7]_i_2_n_5 ;
  wire \GEN_INDET_BTT.lsig_byte_cntr_reg[7]_i_2_n_6 ;
  wire \GEN_INDET_BTT.lsig_byte_cntr_reg[7]_i_2_n_7 ;
  wire \GEN_INDET_BTT.lsig_end_of_cmd_reg_i_1_n_0 ;
  wire \INFERRED_GEN.cnt_i_reg[0] ;
  wire [3:0]Q;
  wire [0:0]SR;
  wire [16:0]in;
  wire lsig_end_of_cmd_reg;
  wire lsig_eop_reg;
  wire m_axi_s2mm_aclk;
  wire out;
  wire [4:0]p_0_in;
  wire [2:2]p_0_out;
  wire p_11_out;
  wire [2:0]sig_addr_posted_cntr;
  wire \sig_addr_posted_cntr[0]_i_1_n_0 ;
  wire \sig_addr_posted_cntr[1]_i_1_n_0 ;
  wire \sig_addr_posted_cntr[2]_i_1_n_0 ;
  wire sig_clr_cmd2data_valid5_out__0;
  wire [26:24]sig_cmd_fifo_data_out;
  wire sig_cmd_stat_rst_user_reg_n_cdc_from_reg;
  wire sig_cmd_stat_rst_user_reg_n_cdc_from_reg__0;
  wire sig_data2addr_stop_req;
  wire sig_data2rst_stop_cmplt;
  wire sig_data2skid_wlast;
  wire sig_data2skid_wvalid;
  wire sig_data2wsc_calc_err_i_1_n_0;
  wire sig_data2wsc_cmd_cmplt_i_1_n_0;
  wire sig_data2wsc_valid;
  wire [2:0]\sig_data_reg_out_reg[34] ;
  wire \sig_dbeat_cntr[4]_i_2_n_0 ;
  wire \sig_dbeat_cntr[5]_i_2_n_0 ;
  wire \sig_dbeat_cntr[7]_i_4__0_n_0 ;
  wire sig_dbeat_cntr_eq_0;
  wire [7:0]sig_dbeat_cntr_reg__0;
  wire sig_dqual_reg_empty;
  wire sig_dqual_reg_full;
  wire sig_first_dbeat1__0;
  wire sig_first_dbeat_reg_n_0;
  wire sig_good_mmap_dbeat12_out__0;
  wire sig_halt_reg_dly1;
  wire sig_halt_reg_dly2;
  wire sig_halt_reg_dly3;
  wire sig_halt_strb1__0;
  wire sig_ibtt2wdc_tlast;
  wire sig_inhibit_rdy_n;
  wire sig_init_reg2;
  wire sig_last_dbeat_reg_n_0;
  wire sig_last_mmap_dbeat;
  wire sig_last_mmap_dbeat_reg;
  wire sig_last_skid_reg_i_2_n_0;
  wire sig_ld_new_cmd_reg;
  wire sig_m_valid_dup_reg;
  wire sig_m_valid_out_reg;
  wire sig_m_valid_out_reg_0;
  wire [0:0]sig_m_valid_out_reg_1;
  wire [2:0]sig_m_valid_out_reg_2;
  wire sig_next_calc_error_reg;
  wire sig_next_cmd_cmplt_reg;
  wire sig_next_sequential_reg;
  wire [3:0]sig_next_strt_strb_reg;
  wire sig_posted_to_axi_reg;
  wire sig_push_dqual_reg;
  wire sig_push_err2wsc;
  wire sig_push_err2wsc_i_1_n_0;
  wire sig_reset_reg;
  wire sig_s_ready_out_reg;
  wire sig_set_push2wsc;
  wire sig_single_dbeat;
  wire sig_single_dbeat_reg_n_0;
  wire sig_sready_stop_reg_reg;
  wire sig_stat2wsc_status_ready;
  wire sig_stop_request;
  wire [3:0]\sig_strb_reg_out_reg[3] ;
  wire [3:0]\sig_strb_reg_out_reg[3]_0 ;
  wire [3:0]\sig_strb_skid_reg_reg[3] ;
  wire sig_stream_rst;
  wire sig_wdc2ibtt_tready;
  wire sig_wdc_status_going_full;
  wire sig_wr_fifo;
  wire sig_wsc2stat_status_valid;
  wire [9:0]sig_xfer_calc_err_reg_reg;
  wire [3:1]\NLW_GEN_INDET_BTT.lsig_byte_cntr_reg[13]_i_3_CO_UNCONNECTED ;
  wire [3:2]\NLW_GEN_INDET_BTT.lsig_byte_cntr_reg[13]_i_3_O_UNCONNECTED ;

  design_1_axi_dma_0_0_axi_datamover_fifo__parameterized9 \GEN_DATA_CNTL_FIFO.I_DATA_CNTL_FIFO 
       (.D({\GEN_DATA_CNTL_FIFO.I_DATA_CNTL_FIFO_n_5 ,\GEN_DATA_CNTL_FIFO.I_DATA_CNTL_FIFO_n_6 ,\GEN_DATA_CNTL_FIFO.I_DATA_CNTL_FIFO_n_7 ,p_0_in}),
        .E(\GEN_DATA_CNTL_FIFO.I_DATA_CNTL_FIFO_n_3 ),
        .\INFERRED_GEN.cnt_i_reg[0] (\INFERRED_GEN.cnt_i_reg[0] ),
        .\INFERRED_GEN.cnt_i_reg[0]_0 (sig_inhibit_rdy_n),
        .Q(sig_dbeat_cntr_reg__0),
        .m_axi_s2mm_aclk(m_axi_s2mm_aclk),
        .out(sig_cmd_fifo_data_out),
        .p_11_out(p_11_out),
        .sig_addr_posted_cntr(sig_addr_posted_cntr),
        .sig_clr_cmd2data_valid5_out__0(sig_clr_cmd2data_valid5_out__0),
        .sig_cmd_stat_rst_user_reg_n_cdc_from_reg(sig_cmd_stat_rst_user_reg_n_cdc_from_reg),
        .sig_data2addr_stop_req(sig_data2addr_stop_req),
        .sig_data2skid_wlast(sig_data2skid_wlast),
        .sig_dbeat_cntr_eq_0(sig_dbeat_cntr_eq_0),
        .\sig_dbeat_cntr_reg[2] (\sig_dbeat_cntr[4]_i_2_n_0 ),
        .\sig_dbeat_cntr_reg[3] (\sig_dbeat_cntr[5]_i_2_n_0 ),
        .\sig_dbeat_cntr_reg[4] (\sig_dbeat_cntr[7]_i_4__0_n_0 ),
        .sig_dqual_reg_empty(sig_dqual_reg_empty),
        .sig_dqual_reg_empty_reg(\GEN_DATA_CNTL_FIFO.I_DATA_CNTL_FIFO_n_16 ),
        .sig_dqual_reg_full(sig_dqual_reg_full),
        .sig_first_dbeat1__0(sig_first_dbeat1__0),
        .sig_first_dbeat_reg(\GEN_DATA_CNTL_FIFO.I_DATA_CNTL_FIFO_n_21 ),
        .sig_first_dbeat_reg_0(sig_first_dbeat_reg_n_0),
        .sig_good_mmap_dbeat12_out__0(sig_good_mmap_dbeat12_out__0),
        .sig_halt_reg_dly3_reg(sig_halt_reg_dly3),
        .sig_init_reg2(sig_init_reg2),
        .sig_last_dbeat_reg(\GEN_DATA_CNTL_FIFO.I_DATA_CNTL_FIFO_n_24 ),
        .sig_last_dbeat_reg_0(sig_last_dbeat_reg_n_0),
        .sig_last_mmap_dbeat_reg(sig_last_mmap_dbeat_reg),
        .sig_ld_new_cmd_reg(sig_ld_new_cmd_reg),
        .sig_ld_new_cmd_reg_reg(\GEN_DATA_CNTL_FIFO.I_DATA_CNTL_FIFO_n_22 ),
        .sig_m_valid_out_reg(sig_m_valid_out_reg_0),
        .sig_next_calc_error_reg(sig_next_calc_error_reg),
        .sig_next_calc_error_reg_reg(\GEN_DATA_CNTL_FIFO.I_DATA_CNTL_FIFO_n_25 ),
        .sig_next_sequential_reg(sig_next_sequential_reg),
        .\sig_next_strt_strb_reg_reg[2] ({p_0_out,\GEN_DATA_CNTL_FIFO.I_DATA_CNTL_FIFO_n_19 ,\GEN_DATA_CNTL_FIFO.I_DATA_CNTL_FIFO_n_20 }),
        .sig_posted_to_axi_reg(sig_posted_to_axi_reg),
        .sig_push_dqual_reg(sig_push_dqual_reg),
        .sig_reset_reg(sig_reset_reg),
        .sig_s_ready_out_reg(sig_s_ready_out_reg),
        .sig_single_dbeat(sig_single_dbeat),
        .sig_single_dbeat_reg(\GEN_DATA_CNTL_FIFO.I_DATA_CNTL_FIFO_n_23 ),
        .sig_single_dbeat_reg_0(sig_single_dbeat_reg_n_0),
        .sig_stat2wsc_status_ready(sig_stat2wsc_status_ready),
        .sig_stream_rst(sig_stream_rst),
        .sig_wdc_status_going_full(sig_wdc_status_going_full),
        .sig_wsc2stat_status_valid(sig_wsc2stat_status_valid),
        .sig_xfer_calc_err_reg_reg(sig_xfer_calc_err_reg_reg));
  LUT4 #(
    .INIT(16'h70F0)) 
    \GEN_INDET_BTT.lsig_byte_cntr[11]_i_2 
       (.I0(sig_m_valid_out_reg_0),
        .I1(sig_wdc2ibtt_tready),
        .I2(in[13]),
        .I3(lsig_end_of_cmd_reg),
        .O(\GEN_INDET_BTT.lsig_byte_cntr[11]_i_2_n_0 ));
  LUT4 #(
    .INIT(16'h70F0)) 
    \GEN_INDET_BTT.lsig_byte_cntr[11]_i_3 
       (.I0(sig_m_valid_out_reg_0),
        .I1(sig_wdc2ibtt_tready),
        .I2(in[12]),
        .I3(lsig_end_of_cmd_reg),
        .O(\GEN_INDET_BTT.lsig_byte_cntr[11]_i_3_n_0 ));
  LUT4 #(
    .INIT(16'h70F0)) 
    \GEN_INDET_BTT.lsig_byte_cntr[11]_i_4 
       (.I0(sig_m_valid_out_reg_0),
        .I1(sig_wdc2ibtt_tready),
        .I2(in[11]),
        .I3(lsig_end_of_cmd_reg),
        .O(\GEN_INDET_BTT.lsig_byte_cntr[11]_i_4_n_0 ));
  LUT4 #(
    .INIT(16'h70F0)) 
    \GEN_INDET_BTT.lsig_byte_cntr[11]_i_5 
       (.I0(sig_m_valid_out_reg_0),
        .I1(sig_wdc2ibtt_tready),
        .I2(in[10]),
        .I3(lsig_end_of_cmd_reg),
        .O(\GEN_INDET_BTT.lsig_byte_cntr[11]_i_5_n_0 ));
  LUT5 #(
    .INIT(32'hAAAAEAAA)) 
    \GEN_INDET_BTT.lsig_byte_cntr[13]_i_4 
       (.I0(sig_data2addr_stop_req),
        .I1(sig_s_ready_out_reg),
        .I2(\GEN_DATA_CNTL_FIFO.I_DATA_CNTL_FIFO_n_16 ),
        .I3(sig_dqual_reg_full),
        .I4(sig_next_calc_error_reg),
        .O(sig_wdc2ibtt_tready));
  LUT4 #(
    .INIT(16'h70F0)) 
    \GEN_INDET_BTT.lsig_byte_cntr[13]_i_5 
       (.I0(sig_m_valid_out_reg_0),
        .I1(sig_wdc2ibtt_tready),
        .I2(in[15]),
        .I3(lsig_end_of_cmd_reg),
        .O(\GEN_INDET_BTT.lsig_byte_cntr[13]_i_5_n_0 ));
  LUT4 #(
    .INIT(16'h70F0)) 
    \GEN_INDET_BTT.lsig_byte_cntr[13]_i_6 
       (.I0(sig_m_valid_out_reg_0),
        .I1(sig_wdc2ibtt_tready),
        .I2(in[14]),
        .I3(lsig_end_of_cmd_reg),
        .O(\GEN_INDET_BTT.lsig_byte_cntr[13]_i_6_n_0 ));
  LUT4 #(
    .INIT(16'h70F0)) 
    \GEN_INDET_BTT.lsig_byte_cntr[3]_i_5 
       (.I0(sig_m_valid_out_reg_0),
        .I1(sig_wdc2ibtt_tready),
        .I2(in[5]),
        .I3(lsig_end_of_cmd_reg),
        .O(\GEN_INDET_BTT.lsig_byte_cntr[3]_i_5_n_0 ));
  LUT5 #(
    .INIT(32'h8F0F70F0)) 
    \GEN_INDET_BTT.lsig_byte_cntr[3]_i_6 
       (.I0(sig_m_valid_out_reg_0),
        .I1(sig_wdc2ibtt_tready),
        .I2(in[4]),
        .I3(lsig_end_of_cmd_reg),
        .I4(\sig_data_reg_out_reg[34] [2]),
        .O(\GEN_INDET_BTT.lsig_byte_cntr[3]_i_6_n_0 ));
  LUT5 #(
    .INIT(32'h8F0F70F0)) 
    \GEN_INDET_BTT.lsig_byte_cntr[3]_i_7 
       (.I0(sig_m_valid_out_reg_0),
        .I1(sig_wdc2ibtt_tready),
        .I2(in[3]),
        .I3(lsig_end_of_cmd_reg),
        .I4(\sig_data_reg_out_reg[34] [1]),
        .O(\GEN_INDET_BTT.lsig_byte_cntr[3]_i_7_n_0 ));
  LUT5 #(
    .INIT(32'h8F0F70F0)) 
    \GEN_INDET_BTT.lsig_byte_cntr[3]_i_8 
       (.I0(sig_m_valid_out_reg_0),
        .I1(sig_wdc2ibtt_tready),
        .I2(in[2]),
        .I3(lsig_end_of_cmd_reg),
        .I4(\sig_data_reg_out_reg[34] [0]),
        .O(\GEN_INDET_BTT.lsig_byte_cntr[3]_i_8_n_0 ));
  LUT4 #(
    .INIT(16'h70FF)) 
    \GEN_INDET_BTT.lsig_byte_cntr[7]_i_1 
       (.I0(sig_m_valid_out_reg_0),
        .I1(sig_wdc2ibtt_tready),
        .I2(lsig_end_of_cmd_reg),
        .I3(sig_cmd_stat_rst_user_reg_n_cdc_from_reg),
        .O(\GEN_INDET_BTT.lsig_byte_cntr[7]_i_1_n_0 ));
  LUT4 #(
    .INIT(16'h70F0)) 
    \GEN_INDET_BTT.lsig_byte_cntr[7]_i_3 
       (.I0(sig_m_valid_out_reg_0),
        .I1(sig_wdc2ibtt_tready),
        .I2(in[9]),
        .I3(lsig_end_of_cmd_reg),
        .O(\GEN_INDET_BTT.lsig_byte_cntr[7]_i_3_n_0 ));
  LUT4 #(
    .INIT(16'h70F0)) 
    \GEN_INDET_BTT.lsig_byte_cntr[7]_i_4 
       (.I0(sig_m_valid_out_reg_0),
        .I1(sig_wdc2ibtt_tready),
        .I2(in[8]),
        .I3(lsig_end_of_cmd_reg),
        .O(\GEN_INDET_BTT.lsig_byte_cntr[7]_i_4_n_0 ));
  LUT4 #(
    .INIT(16'h70F0)) 
    \GEN_INDET_BTT.lsig_byte_cntr[7]_i_5 
       (.I0(sig_m_valid_out_reg_0),
        .I1(sig_wdc2ibtt_tready),
        .I2(in[7]),
        .I3(lsig_end_of_cmd_reg),
        .O(\GEN_INDET_BTT.lsig_byte_cntr[7]_i_5_n_0 ));
  LUT4 #(
    .INIT(16'h70F0)) 
    \GEN_INDET_BTT.lsig_byte_cntr[7]_i_6 
       (.I0(sig_m_valid_out_reg_0),
        .I1(sig_wdc2ibtt_tready),
        .I2(in[6]),
        .I3(lsig_end_of_cmd_reg),
        .O(\GEN_INDET_BTT.lsig_byte_cntr[7]_i_6_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \GEN_INDET_BTT.lsig_byte_cntr_reg[0] 
       (.C(m_axi_s2mm_aclk),
        .CE(sig_m_valid_out_reg_1),
        .D(\GEN_INDET_BTT.lsig_byte_cntr_reg[3]_i_1_n_7 ),
        .Q(in[2]),
        .R(\GEN_INDET_BTT.lsig_byte_cntr[7]_i_1_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \GEN_INDET_BTT.lsig_byte_cntr_reg[10] 
       (.C(m_axi_s2mm_aclk),
        .CE(sig_m_valid_out_reg_1),
        .D(\GEN_INDET_BTT.lsig_byte_cntr_reg[11]_i_1_n_5 ),
        .Q(in[12]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \GEN_INDET_BTT.lsig_byte_cntr_reg[11] 
       (.C(m_axi_s2mm_aclk),
        .CE(sig_m_valid_out_reg_1),
        .D(\GEN_INDET_BTT.lsig_byte_cntr_reg[11]_i_1_n_4 ),
        .Q(in[13]),
        .R(SR));
  CARRY4 \GEN_INDET_BTT.lsig_byte_cntr_reg[11]_i_1 
       (.CI(\GEN_INDET_BTT.lsig_byte_cntr_reg[7]_i_2_n_0 ),
        .CO({\GEN_INDET_BTT.lsig_byte_cntr_reg[11]_i_1_n_0 ,\GEN_INDET_BTT.lsig_byte_cntr_reg[11]_i_1_n_1 ,\GEN_INDET_BTT.lsig_byte_cntr_reg[11]_i_1_n_2 ,\GEN_INDET_BTT.lsig_byte_cntr_reg[11]_i_1_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O({\GEN_INDET_BTT.lsig_byte_cntr_reg[11]_i_1_n_4 ,\GEN_INDET_BTT.lsig_byte_cntr_reg[11]_i_1_n_5 ,\GEN_INDET_BTT.lsig_byte_cntr_reg[11]_i_1_n_6 ,\GEN_INDET_BTT.lsig_byte_cntr_reg[11]_i_1_n_7 }),
        .S({\GEN_INDET_BTT.lsig_byte_cntr[11]_i_2_n_0 ,\GEN_INDET_BTT.lsig_byte_cntr[11]_i_3_n_0 ,\GEN_INDET_BTT.lsig_byte_cntr[11]_i_4_n_0 ,\GEN_INDET_BTT.lsig_byte_cntr[11]_i_5_n_0 }));
  FDRE #(
    .INIT(1'b0)) 
    \GEN_INDET_BTT.lsig_byte_cntr_reg[12] 
       (.C(m_axi_s2mm_aclk),
        .CE(sig_m_valid_out_reg_1),
        .D(\GEN_INDET_BTT.lsig_byte_cntr_reg[13]_i_3_n_7 ),
        .Q(in[14]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \GEN_INDET_BTT.lsig_byte_cntr_reg[13] 
       (.C(m_axi_s2mm_aclk),
        .CE(sig_m_valid_out_reg_1),
        .D(\GEN_INDET_BTT.lsig_byte_cntr_reg[13]_i_3_n_6 ),
        .Q(in[15]),
        .R(SR));
  CARRY4 \GEN_INDET_BTT.lsig_byte_cntr_reg[13]_i_3 
       (.CI(\GEN_INDET_BTT.lsig_byte_cntr_reg[11]_i_1_n_0 ),
        .CO({\NLW_GEN_INDET_BTT.lsig_byte_cntr_reg[13]_i_3_CO_UNCONNECTED [3:1],\GEN_INDET_BTT.lsig_byte_cntr_reg[13]_i_3_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O({\NLW_GEN_INDET_BTT.lsig_byte_cntr_reg[13]_i_3_O_UNCONNECTED [3:2],\GEN_INDET_BTT.lsig_byte_cntr_reg[13]_i_3_n_6 ,\GEN_INDET_BTT.lsig_byte_cntr_reg[13]_i_3_n_7 }),
        .S({1'b0,1'b0,\GEN_INDET_BTT.lsig_byte_cntr[13]_i_5_n_0 ,\GEN_INDET_BTT.lsig_byte_cntr[13]_i_6_n_0 }));
  FDRE #(
    .INIT(1'b0)) 
    \GEN_INDET_BTT.lsig_byte_cntr_reg[1] 
       (.C(m_axi_s2mm_aclk),
        .CE(sig_m_valid_out_reg_1),
        .D(\GEN_INDET_BTT.lsig_byte_cntr_reg[3]_i_1_n_6 ),
        .Q(in[3]),
        .R(\GEN_INDET_BTT.lsig_byte_cntr[7]_i_1_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \GEN_INDET_BTT.lsig_byte_cntr_reg[2] 
       (.C(m_axi_s2mm_aclk),
        .CE(sig_m_valid_out_reg_1),
        .D(\GEN_INDET_BTT.lsig_byte_cntr_reg[3]_i_1_n_5 ),
        .Q(in[4]),
        .R(\GEN_INDET_BTT.lsig_byte_cntr[7]_i_1_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \GEN_INDET_BTT.lsig_byte_cntr_reg[3] 
       (.C(m_axi_s2mm_aclk),
        .CE(sig_m_valid_out_reg_1),
        .D(\GEN_INDET_BTT.lsig_byte_cntr_reg[3]_i_1_n_4 ),
        .Q(in[5]),
        .R(\GEN_INDET_BTT.lsig_byte_cntr[7]_i_1_n_0 ));
  CARRY4 \GEN_INDET_BTT.lsig_byte_cntr_reg[3]_i_1 
       (.CI(1'b0),
        .CO({\GEN_INDET_BTT.lsig_byte_cntr_reg[3]_i_1_n_0 ,\GEN_INDET_BTT.lsig_byte_cntr_reg[3]_i_1_n_1 ,\GEN_INDET_BTT.lsig_byte_cntr_reg[3]_i_1_n_2 ,\GEN_INDET_BTT.lsig_byte_cntr_reg[3]_i_1_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,sig_m_valid_out_reg_2}),
        .O({\GEN_INDET_BTT.lsig_byte_cntr_reg[3]_i_1_n_4 ,\GEN_INDET_BTT.lsig_byte_cntr_reg[3]_i_1_n_5 ,\GEN_INDET_BTT.lsig_byte_cntr_reg[3]_i_1_n_6 ,\GEN_INDET_BTT.lsig_byte_cntr_reg[3]_i_1_n_7 }),
        .S({\GEN_INDET_BTT.lsig_byte_cntr[3]_i_5_n_0 ,\GEN_INDET_BTT.lsig_byte_cntr[3]_i_6_n_0 ,\GEN_INDET_BTT.lsig_byte_cntr[3]_i_7_n_0 ,\GEN_INDET_BTT.lsig_byte_cntr[3]_i_8_n_0 }));
  FDRE #(
    .INIT(1'b0)) 
    \GEN_INDET_BTT.lsig_byte_cntr_reg[4] 
       (.C(m_axi_s2mm_aclk),
        .CE(sig_m_valid_out_reg_1),
        .D(\GEN_INDET_BTT.lsig_byte_cntr_reg[7]_i_2_n_7 ),
        .Q(in[6]),
        .R(\GEN_INDET_BTT.lsig_byte_cntr[7]_i_1_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \GEN_INDET_BTT.lsig_byte_cntr_reg[5] 
       (.C(m_axi_s2mm_aclk),
        .CE(sig_m_valid_out_reg_1),
        .D(\GEN_INDET_BTT.lsig_byte_cntr_reg[7]_i_2_n_6 ),
        .Q(in[7]),
        .R(\GEN_INDET_BTT.lsig_byte_cntr[7]_i_1_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \GEN_INDET_BTT.lsig_byte_cntr_reg[6] 
       (.C(m_axi_s2mm_aclk),
        .CE(sig_m_valid_out_reg_1),
        .D(\GEN_INDET_BTT.lsig_byte_cntr_reg[7]_i_2_n_5 ),
        .Q(in[8]),
        .R(\GEN_INDET_BTT.lsig_byte_cntr[7]_i_1_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \GEN_INDET_BTT.lsig_byte_cntr_reg[7] 
       (.C(m_axi_s2mm_aclk),
        .CE(sig_m_valid_out_reg_1),
        .D(\GEN_INDET_BTT.lsig_byte_cntr_reg[7]_i_2_n_4 ),
        .Q(in[9]),
        .R(\GEN_INDET_BTT.lsig_byte_cntr[7]_i_1_n_0 ));
  CARRY4 \GEN_INDET_BTT.lsig_byte_cntr_reg[7]_i_2 
       (.CI(\GEN_INDET_BTT.lsig_byte_cntr_reg[3]_i_1_n_0 ),
        .CO({\GEN_INDET_BTT.lsig_byte_cntr_reg[7]_i_2_n_0 ,\GEN_INDET_BTT.lsig_byte_cntr_reg[7]_i_2_n_1 ,\GEN_INDET_BTT.lsig_byte_cntr_reg[7]_i_2_n_2 ,\GEN_INDET_BTT.lsig_byte_cntr_reg[7]_i_2_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O({\GEN_INDET_BTT.lsig_byte_cntr_reg[7]_i_2_n_4 ,\GEN_INDET_BTT.lsig_byte_cntr_reg[7]_i_2_n_5 ,\GEN_INDET_BTT.lsig_byte_cntr_reg[7]_i_2_n_6 ,\GEN_INDET_BTT.lsig_byte_cntr_reg[7]_i_2_n_7 }),
        .S({\GEN_INDET_BTT.lsig_byte_cntr[7]_i_3_n_0 ,\GEN_INDET_BTT.lsig_byte_cntr[7]_i_4_n_0 ,\GEN_INDET_BTT.lsig_byte_cntr[7]_i_5_n_0 ,\GEN_INDET_BTT.lsig_byte_cntr[7]_i_6_n_0 }));
  FDRE #(
    .INIT(1'b0)) 
    \GEN_INDET_BTT.lsig_byte_cntr_reg[8] 
       (.C(m_axi_s2mm_aclk),
        .CE(sig_m_valid_out_reg_1),
        .D(\GEN_INDET_BTT.lsig_byte_cntr_reg[11]_i_1_n_7 ),
        .Q(in[10]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \GEN_INDET_BTT.lsig_byte_cntr_reg[9] 
       (.C(m_axi_s2mm_aclk),
        .CE(sig_m_valid_out_reg_1),
        .D(\GEN_INDET_BTT.lsig_byte_cntr_reg[11]_i_1_n_6 ),
        .Q(in[11]),
        .R(SR));
  LUT5 #(
    .INIT(32'hF7778000)) 
    \GEN_INDET_BTT.lsig_end_of_cmd_reg_i_1 
       (.I0(sig_m_valid_out_reg_0),
        .I1(sig_wdc2ibtt_tready),
        .I2(sig_next_cmd_cmplt_reg),
        .I3(sig_ibtt2wdc_tlast),
        .I4(lsig_end_of_cmd_reg),
        .O(\GEN_INDET_BTT.lsig_end_of_cmd_reg_i_1_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \GEN_INDET_BTT.lsig_end_of_cmd_reg_reg 
       (.C(m_axi_s2mm_aclk),
        .CE(1'b1),
        .D(\GEN_INDET_BTT.lsig_end_of_cmd_reg_i_1_n_0 ),
        .Q(lsig_end_of_cmd_reg),
        .R(sig_stream_rst));
  FDRE #(
    .INIT(1'b0)) 
    \GEN_INDET_BTT.lsig_eop_reg_reg 
       (.C(m_axi_s2mm_aclk),
        .CE(1'b1),
        .D(sig_m_valid_out_reg),
        .Q(lsig_eop_reg),
        .R(sig_stream_rst));
  (* SOFT_HLUTNM = "soft_lutpair266" *) 
  LUT2 #(
    .INIT(4'h2)) 
    \INFERRED_GEN.data_reg[5][20]_srl6_i_1 
       (.I0(lsig_eop_reg),
        .I1(sig_next_calc_error_reg),
        .O(in[16]));
  (* SOFT_HLUTNM = "soft_lutpair265" *) 
  LUT5 #(
    .INIT(32'hD9996664)) 
    \sig_addr_posted_cntr[0]_i_1 
       (.I0(sig_last_mmap_dbeat_reg),
        .I1(sig_posted_to_axi_reg),
        .I2(sig_addr_posted_cntr[1]),
        .I3(sig_addr_posted_cntr[2]),
        .I4(sig_addr_posted_cntr[0]),
        .O(\sig_addr_posted_cntr[0]_i_1_n_0 ));
  LUT5 #(
    .INIT(32'hF0C2BCF0)) 
    \sig_addr_posted_cntr[1]_i_1 
       (.I0(sig_addr_posted_cntr[2]),
        .I1(sig_addr_posted_cntr[0]),
        .I2(sig_addr_posted_cntr[1]),
        .I3(sig_posted_to_axi_reg),
        .I4(sig_last_mmap_dbeat_reg),
        .O(\sig_addr_posted_cntr[1]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair265" *) 
  LUT5 #(
    .INIT(32'hAAA8EAAA)) 
    \sig_addr_posted_cntr[2]_i_1 
       (.I0(sig_addr_posted_cntr[2]),
        .I1(sig_addr_posted_cntr[0]),
        .I2(sig_addr_posted_cntr[1]),
        .I3(sig_posted_to_axi_reg),
        .I4(sig_last_mmap_dbeat_reg),
        .O(\sig_addr_posted_cntr[2]_i_1_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \sig_addr_posted_cntr_reg[0] 
       (.C(m_axi_s2mm_aclk),
        .CE(1'b1),
        .D(\sig_addr_posted_cntr[0]_i_1_n_0 ),
        .Q(sig_addr_posted_cntr[0]),
        .R(sig_stream_rst));
  FDRE #(
    .INIT(1'b0)) 
    \sig_addr_posted_cntr_reg[1] 
       (.C(m_axi_s2mm_aclk),
        .CE(1'b1),
        .D(\sig_addr_posted_cntr[1]_i_1_n_0 ),
        .Q(sig_addr_posted_cntr[1]),
        .R(sig_stream_rst));
  FDRE #(
    .INIT(1'b0)) 
    \sig_addr_posted_cntr_reg[2] 
       (.C(m_axi_s2mm_aclk),
        .CE(1'b1),
        .D(\sig_addr_posted_cntr[2]_i_1_n_0 ),
        .Q(sig_addr_posted_cntr[2]),
        .R(sig_stream_rst));
  LUT5 #(
    .INIT(32'hC0C000A0)) 
    sig_data2wsc_calc_err_i_1
       (.I0(in[0]),
        .I1(sig_next_calc_error_reg),
        .I2(sig_cmd_stat_rst_user_reg_n_cdc_from_reg),
        .I3(sig_wr_fifo),
        .I4(sig_set_push2wsc),
        .O(sig_data2wsc_calc_err_i_1_n_0));
  FDRE #(
    .INIT(1'b0)) 
    sig_data2wsc_calc_err_reg
       (.C(m_axi_s2mm_aclk),
        .CE(1'b1),
        .D(sig_data2wsc_calc_err_i_1_n_0),
        .Q(in[0]),
        .R(1'b0));
  LUT5 #(
    .INIT(32'hC0C000A0)) 
    sig_data2wsc_cmd_cmplt_i_1
       (.I0(in[1]),
        .I1(sig_next_cmd_cmplt_reg),
        .I2(sig_cmd_stat_rst_user_reg_n_cdc_from_reg),
        .I3(sig_wr_fifo),
        .I4(sig_set_push2wsc),
        .O(sig_data2wsc_cmd_cmplt_i_1_n_0));
  FDRE #(
    .INIT(1'b0)) 
    sig_data2wsc_cmd_cmplt_reg
       (.C(m_axi_s2mm_aclk),
        .CE(1'b1),
        .D(sig_data2wsc_cmd_cmplt_i_1_n_0),
        .Q(in[1]),
        .R(1'b0));
  (* SOFT_HLUTNM = "soft_lutpair263" *) 
  LUT4 #(
    .INIT(16'hFFFE)) 
    \sig_dbeat_cntr[4]_i_2 
       (.I0(sig_dbeat_cntr_reg__0[2]),
        .I1(sig_dbeat_cntr_reg__0[0]),
        .I2(sig_dbeat_cntr_reg__0[1]),
        .I3(sig_dbeat_cntr_reg__0[3]),
        .O(\sig_dbeat_cntr[4]_i_2_n_0 ));
  LUT5 #(
    .INIT(32'hFFFFFFFE)) 
    \sig_dbeat_cntr[5]_i_2 
       (.I0(sig_dbeat_cntr_reg__0[3]),
        .I1(sig_dbeat_cntr_reg__0[1]),
        .I2(sig_dbeat_cntr_reg__0[0]),
        .I3(sig_dbeat_cntr_reg__0[2]),
        .I4(sig_dbeat_cntr_reg__0[4]),
        .O(\sig_dbeat_cntr[5]_i_2_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair263" *) 
  LUT5 #(
    .INIT(32'h00000001)) 
    \sig_dbeat_cntr[7]_i_3__0 
       (.I0(sig_last_skid_reg_i_2_n_0),
        .I1(sig_dbeat_cntr_reg__0[1]),
        .I2(sig_dbeat_cntr_reg__0[0]),
        .I3(sig_dbeat_cntr_reg__0[3]),
        .I4(sig_dbeat_cntr_reg__0[2]),
        .O(sig_dbeat_cntr_eq_0));
  LUT6 #(
    .INIT(64'hFFFFFFFFFFFFFFFE)) 
    \sig_dbeat_cntr[7]_i_4__0 
       (.I0(sig_dbeat_cntr_reg__0[4]),
        .I1(sig_dbeat_cntr_reg__0[2]),
        .I2(sig_dbeat_cntr_reg__0[0]),
        .I3(sig_dbeat_cntr_reg__0[1]),
        .I4(sig_dbeat_cntr_reg__0[3]),
        .I5(sig_dbeat_cntr_reg__0[5]),
        .O(\sig_dbeat_cntr[7]_i_4__0_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \sig_dbeat_cntr_reg[0] 
       (.C(m_axi_s2mm_aclk),
        .CE(\GEN_DATA_CNTL_FIFO.I_DATA_CNTL_FIFO_n_3 ),
        .D(p_0_in[0]),
        .Q(sig_dbeat_cntr_reg__0[0]),
        .R(sig_stream_rst));
  FDRE #(
    .INIT(1'b0)) 
    \sig_dbeat_cntr_reg[1] 
       (.C(m_axi_s2mm_aclk),
        .CE(\GEN_DATA_CNTL_FIFO.I_DATA_CNTL_FIFO_n_3 ),
        .D(p_0_in[1]),
        .Q(sig_dbeat_cntr_reg__0[1]),
        .R(sig_stream_rst));
  FDRE #(
    .INIT(1'b0)) 
    \sig_dbeat_cntr_reg[2] 
       (.C(m_axi_s2mm_aclk),
        .CE(\GEN_DATA_CNTL_FIFO.I_DATA_CNTL_FIFO_n_3 ),
        .D(p_0_in[2]),
        .Q(sig_dbeat_cntr_reg__0[2]),
        .R(sig_stream_rst));
  FDRE #(
    .INIT(1'b0)) 
    \sig_dbeat_cntr_reg[3] 
       (.C(m_axi_s2mm_aclk),
        .CE(\GEN_DATA_CNTL_FIFO.I_DATA_CNTL_FIFO_n_3 ),
        .D(p_0_in[3]),
        .Q(sig_dbeat_cntr_reg__0[3]),
        .R(sig_stream_rst));
  FDRE #(
    .INIT(1'b0)) 
    \sig_dbeat_cntr_reg[4] 
       (.C(m_axi_s2mm_aclk),
        .CE(\GEN_DATA_CNTL_FIFO.I_DATA_CNTL_FIFO_n_3 ),
        .D(p_0_in[4]),
        .Q(sig_dbeat_cntr_reg__0[4]),
        .R(sig_stream_rst));
  FDRE #(
    .INIT(1'b0)) 
    \sig_dbeat_cntr_reg[5] 
       (.C(m_axi_s2mm_aclk),
        .CE(\GEN_DATA_CNTL_FIFO.I_DATA_CNTL_FIFO_n_3 ),
        .D(\GEN_DATA_CNTL_FIFO.I_DATA_CNTL_FIFO_n_7 ),
        .Q(sig_dbeat_cntr_reg__0[5]),
        .R(sig_stream_rst));
  FDRE #(
    .INIT(1'b0)) 
    \sig_dbeat_cntr_reg[6] 
       (.C(m_axi_s2mm_aclk),
        .CE(\GEN_DATA_CNTL_FIFO.I_DATA_CNTL_FIFO_n_3 ),
        .D(\GEN_DATA_CNTL_FIFO.I_DATA_CNTL_FIFO_n_6 ),
        .Q(sig_dbeat_cntr_reg__0[6]),
        .R(sig_stream_rst));
  FDRE #(
    .INIT(1'b0)) 
    \sig_dbeat_cntr_reg[7] 
       (.C(m_axi_s2mm_aclk),
        .CE(\GEN_DATA_CNTL_FIFO.I_DATA_CNTL_FIFO_n_3 ),
        .D(\GEN_DATA_CNTL_FIFO.I_DATA_CNTL_FIFO_n_5 ),
        .Q(sig_dbeat_cntr_reg__0[7]),
        .R(sig_stream_rst));
  FDSE #(
    .INIT(1'b0)) 
    sig_dqual_reg_empty_reg
       (.C(m_axi_s2mm_aclk),
        .CE(sig_push_dqual_reg),
        .D(1'b0),
        .Q(sig_dqual_reg_empty),
        .S(\GEN_DATA_CNTL_FIFO.I_DATA_CNTL_FIFO_n_25 ));
  FDRE #(
    .INIT(1'b0)) 
    sig_dqual_reg_full_reg
       (.C(m_axi_s2mm_aclk),
        .CE(sig_push_dqual_reg),
        .D(sig_push_dqual_reg),
        .Q(sig_dqual_reg_full),
        .R(\GEN_DATA_CNTL_FIFO.I_DATA_CNTL_FIFO_n_25 ));
  FDRE #(
    .INIT(1'b0)) 
    sig_first_dbeat_reg
       (.C(m_axi_s2mm_aclk),
        .CE(1'b1),
        .D(\GEN_DATA_CNTL_FIFO.I_DATA_CNTL_FIFO_n_21 ),
        .Q(sig_first_dbeat_reg_n_0),
        .R(1'b0));
  LUT5 #(
    .INIT(32'h8888888A)) 
    sig_halt_cmplt_i_3
       (.I0(sig_halt_reg_dly3),
        .I1(sig_next_calc_error_reg),
        .I2(sig_addr_posted_cntr[1]),
        .I3(sig_addr_posted_cntr[0]),
        .I4(sig_addr_posted_cntr[2]),
        .O(sig_data2rst_stop_cmplt));
  FDRE #(
    .INIT(1'b0)) 
    sig_halt_reg_dly2_reg
       (.C(m_axi_s2mm_aclk),
        .CE(1'b1),
        .D(sig_halt_reg_dly1),
        .Q(sig_halt_reg_dly2),
        .R(sig_stream_rst));
  FDRE #(
    .INIT(1'b0)) 
    sig_halt_reg_dly3_reg
       (.C(m_axi_s2mm_aclk),
        .CE(1'b1),
        .D(sig_halt_reg_dly2),
        .Q(sig_halt_reg_dly3),
        .R(sig_stream_rst));
  LUT6 #(
    .INIT(64'h0000001000000000)) 
    sig_last_dbeat_i_2__0
       (.I0(sig_dbeat_cntr_reg__0[2]),
        .I1(sig_dbeat_cntr_reg__0[3]),
        .I2(sig_dbeat_cntr_reg__0[0]),
        .I3(sig_dbeat_cntr_reg__0[1]),
        .I4(sig_last_skid_reg_i_2_n_0),
        .I5(sig_good_mmap_dbeat12_out__0),
        .O(sig_first_dbeat1__0));
  LUT6 #(
    .INIT(64'hFFFFFFFE00000000)) 
    sig_last_dbeat_i_4__0
       (.I0(sig_last_skid_reg_i_2_n_0),
        .I1(sig_dbeat_cntr_reg__0[1]),
        .I2(sig_dbeat_cntr_reg__0[0]),
        .I3(sig_dbeat_cntr_reg__0[3]),
        .I4(sig_dbeat_cntr_reg__0[2]),
        .I5(sig_good_mmap_dbeat12_out__0),
        .O(sig_single_dbeat));
  FDRE #(
    .INIT(1'b0)) 
    sig_last_dbeat_reg
       (.C(m_axi_s2mm_aclk),
        .CE(1'b1),
        .D(\GEN_DATA_CNTL_FIFO.I_DATA_CNTL_FIFO_n_24 ),
        .Q(sig_last_dbeat_reg_n_0),
        .R(1'b0));
  (* SOFT_HLUTNM = "soft_lutpair267" *) 
  LUT2 #(
    .INIT(4'h8)) 
    sig_last_mmap_dbeat_reg_i_1__0
       (.I0(sig_data2skid_wlast),
        .I1(sig_good_mmap_dbeat12_out__0),
        .O(sig_last_mmap_dbeat));
  FDRE #(
    .INIT(1'b0)) 
    sig_last_mmap_dbeat_reg_reg
       (.C(m_axi_s2mm_aclk),
        .CE(1'b1),
        .D(sig_last_mmap_dbeat),
        .Q(sig_last_mmap_dbeat_reg),
        .R(sig_stream_rst));
  LUT6 #(
    .INIT(64'h0000000100000000)) 
    sig_last_skid_reg_i_1__0
       (.I0(sig_dbeat_cntr_reg__0[2]),
        .I1(sig_dbeat_cntr_reg__0[3]),
        .I2(sig_dbeat_cntr_reg__0[0]),
        .I3(sig_dbeat_cntr_reg__0[1]),
        .I4(sig_last_skid_reg_i_2_n_0),
        .I5(sig_dqual_reg_full),
        .O(sig_data2skid_wlast));
  LUT4 #(
    .INIT(16'hFFFE)) 
    sig_last_skid_reg_i_2
       (.I0(sig_dbeat_cntr_reg__0[7]),
        .I1(sig_dbeat_cntr_reg__0[6]),
        .I2(sig_dbeat_cntr_reg__0[4]),
        .I3(sig_dbeat_cntr_reg__0[5]),
        .O(sig_last_skid_reg_i_2_n_0));
  FDRE #(
    .INIT(1'b0)) 
    sig_ld_new_cmd_reg_reg
       (.C(m_axi_s2mm_aclk),
        .CE(1'b1),
        .D(\GEN_DATA_CNTL_FIFO.I_DATA_CNTL_FIFO_n_22 ),
        .Q(sig_ld_new_cmd_reg),
        .R(1'b0));
  LUT5 #(
    .INIT(32'h0000A800)) 
    sig_m_valid_dup_i_2__2
       (.I0(\GEN_DATA_CNTL_FIFO.I_DATA_CNTL_FIFO_n_16 ),
        .I1(sig_m_valid_out_reg_0),
        .I2(sig_data2addr_stop_req),
        .I3(sig_dqual_reg_full),
        .I4(sig_next_calc_error_reg),
        .O(sig_data2skid_wvalid));
  FDRE #(
    .INIT(1'b0)) 
    sig_next_calc_error_reg_reg
       (.C(m_axi_s2mm_aclk),
        .CE(sig_push_dqual_reg),
        .D(sig_cmd_fifo_data_out[26]),
        .Q(sig_next_calc_error_reg),
        .R(\GEN_DATA_CNTL_FIFO.I_DATA_CNTL_FIFO_n_25 ));
  FDRE #(
    .INIT(1'b0)) 
    sig_next_cmd_cmplt_reg_reg
       (.C(m_axi_s2mm_aclk),
        .CE(sig_push_dqual_reg),
        .D(sig_cmd_fifo_data_out[25]),
        .Q(sig_next_cmd_cmplt_reg),
        .R(\GEN_DATA_CNTL_FIFO.I_DATA_CNTL_FIFO_n_25 ));
  FDRE #(
    .INIT(1'b0)) 
    sig_next_sequential_reg_reg
       (.C(m_axi_s2mm_aclk),
        .CE(sig_push_dqual_reg),
        .D(sig_cmd_fifo_data_out[24]),
        .Q(sig_next_sequential_reg),
        .R(\GEN_DATA_CNTL_FIFO.I_DATA_CNTL_FIFO_n_25 ));
  FDRE #(
    .INIT(1'b0)) 
    \sig_next_strt_strb_reg_reg[0] 
       (.C(m_axi_s2mm_aclk),
        .CE(sig_push_dqual_reg),
        .D(\GEN_DATA_CNTL_FIFO.I_DATA_CNTL_FIFO_n_20 ),
        .Q(sig_next_strt_strb_reg[0]),
        .R(\GEN_DATA_CNTL_FIFO.I_DATA_CNTL_FIFO_n_25 ));
  FDRE #(
    .INIT(1'b0)) 
    \sig_next_strt_strb_reg_reg[1] 
       (.C(m_axi_s2mm_aclk),
        .CE(sig_push_dqual_reg),
        .D(\GEN_DATA_CNTL_FIFO.I_DATA_CNTL_FIFO_n_19 ),
        .Q(sig_next_strt_strb_reg[1]),
        .R(\GEN_DATA_CNTL_FIFO.I_DATA_CNTL_FIFO_n_25 ));
  FDRE #(
    .INIT(1'b0)) 
    \sig_next_strt_strb_reg_reg[2] 
       (.C(m_axi_s2mm_aclk),
        .CE(sig_push_dqual_reg),
        .D(p_0_out),
        .Q(sig_next_strt_strb_reg[2]),
        .R(\GEN_DATA_CNTL_FIFO.I_DATA_CNTL_FIFO_n_25 ));
  FDRE #(
    .INIT(1'b0)) 
    \sig_next_strt_strb_reg_reg[3] 
       (.C(m_axi_s2mm_aclk),
        .CE(sig_push_dqual_reg),
        .D(1'b1),
        .Q(sig_next_strt_strb_reg[3]),
        .R(\GEN_DATA_CNTL_FIFO.I_DATA_CNTL_FIFO_n_25 ));
  (* SOFT_HLUTNM = "soft_lutpair266" *) 
  LUT4 #(
    .INIT(16'h0080)) 
    sig_push_err2wsc_i_1
       (.I0(sig_ld_new_cmd_reg),
        .I1(sig_next_calc_error_reg),
        .I2(sig_cmd_stat_rst_user_reg_n_cdc_from_reg),
        .I3(sig_push_err2wsc),
        .O(sig_push_err2wsc_i_1_n_0));
  FDRE #(
    .INIT(1'b0)) 
    sig_push_err2wsc_reg
       (.C(m_axi_s2mm_aclk),
        .CE(1'b1),
        .D(sig_push_err2wsc_i_1_n_0),
        .Q(sig_push_err2wsc),
        .R(1'b0));
  (* SOFT_HLUTNM = "soft_lutpair267" *) 
  LUT3 #(
    .INIT(8'hEA)) 
    sig_push_to_wsc_i_2
       (.I0(sig_push_err2wsc),
        .I1(sig_good_mmap_dbeat12_out__0),
        .I2(sig_dbeat_cntr_eq_0),
        .O(sig_set_push2wsc));
  FDRE #(
    .INIT(1'b0)) 
    sig_push_to_wsc_reg
       (.C(m_axi_s2mm_aclk),
        .CE(1'b1),
        .D(sig_cmd_stat_rst_user_reg_n_cdc_from_reg__0),
        .Q(sig_data2wsc_valid),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    sig_single_dbeat_reg
       (.C(m_axi_s2mm_aclk),
        .CE(1'b1),
        .D(\GEN_DATA_CNTL_FIFO.I_DATA_CNTL_FIFO_n_23 ),
        .Q(sig_single_dbeat_reg_n_0),
        .R(1'b0));
  LUT3 #(
    .INIT(8'hF4)) 
    sig_sready_stop_reg_i_1
       (.I0(sig_halt_reg_dly3),
        .I1(sig_halt_reg_dly2),
        .I2(sig_stop_request),
        .O(sig_sready_stop_reg_reg));
  LUT6 #(
    .INIT(64'hBFB0FFFFBFB00000)) 
    \sig_strb_reg_out[0]_i_1__0 
       (.I0(sig_next_strt_strb_reg[0]),
        .I1(sig_halt_strb1__0),
        .I2(sig_data2addr_stop_req),
        .I3(\sig_strb_reg_out_reg[3]_0 [0]),
        .I4(out),
        .I5(Q[0]),
        .O(\sig_strb_reg_out_reg[3] [0]));
  LUT6 #(
    .INIT(64'hBFB0FFFFBFB00000)) 
    \sig_strb_reg_out[1]_i_1__0 
       (.I0(sig_next_strt_strb_reg[1]),
        .I1(sig_halt_strb1__0),
        .I2(sig_data2addr_stop_req),
        .I3(\sig_strb_reg_out_reg[3]_0 [1]),
        .I4(out),
        .I5(Q[1]),
        .O(\sig_strb_reg_out_reg[3] [1]));
  LUT6 #(
    .INIT(64'hBFB0FFFFBFB00000)) 
    \sig_strb_reg_out[2]_i_1__0 
       (.I0(sig_next_strt_strb_reg[2]),
        .I1(sig_halt_strb1__0),
        .I2(sig_data2addr_stop_req),
        .I3(\sig_strb_reg_out_reg[3]_0 [2]),
        .I4(out),
        .I5(Q[2]),
        .O(\sig_strb_reg_out_reg[3] [2]));
  LUT6 #(
    .INIT(64'hBFB0FFFFBFB00000)) 
    \sig_strb_reg_out[3]_i_2 
       (.I0(sig_next_strt_strb_reg[3]),
        .I1(sig_halt_strb1__0),
        .I2(sig_data2addr_stop_req),
        .I3(\sig_strb_reg_out_reg[3]_0 [3]),
        .I4(out),
        .I5(Q[3]),
        .O(\sig_strb_reg_out_reg[3] [3]));
  (* SOFT_HLUTNM = "soft_lutpair264" *) 
  LUT2 #(
    .INIT(4'hE)) 
    \sig_strb_reg_out[3]_i_3 
       (.I0(sig_first_dbeat_reg_n_0),
        .I1(sig_single_dbeat_reg_n_0),
        .O(sig_halt_strb1__0));
  LUT2 #(
    .INIT(4'hB)) 
    \sig_strb_reg_out[4]_i_1 
       (.I0(sig_wdc2ibtt_tready),
        .I1(sig_m_valid_dup_reg),
        .O(E));
  (* SOFT_HLUTNM = "soft_lutpair264" *) 
  LUT5 #(
    .INIT(32'hABFFAB00)) 
    \sig_strb_skid_reg[0]_i_1__0 
       (.I0(sig_next_strt_strb_reg[0]),
        .I1(sig_single_dbeat_reg_n_0),
        .I2(sig_first_dbeat_reg_n_0),
        .I3(sig_data2addr_stop_req),
        .I4(\sig_strb_reg_out_reg[3]_0 [0]),
        .O(\sig_strb_skid_reg_reg[3] [0]));
  LUT5 #(
    .INIT(32'hABFFAB00)) 
    \sig_strb_skid_reg[1]_i_1__0 
       (.I0(sig_next_strt_strb_reg[1]),
        .I1(sig_single_dbeat_reg_n_0),
        .I2(sig_first_dbeat_reg_n_0),
        .I3(sig_data2addr_stop_req),
        .I4(\sig_strb_reg_out_reg[3]_0 [1]),
        .O(\sig_strb_skid_reg_reg[3] [1]));
  LUT5 #(
    .INIT(32'hABFFAB00)) 
    \sig_strb_skid_reg[2]_i_1__0 
       (.I0(sig_next_strt_strb_reg[2]),
        .I1(sig_single_dbeat_reg_n_0),
        .I2(sig_first_dbeat_reg_n_0),
        .I3(sig_data2addr_stop_req),
        .I4(\sig_strb_reg_out_reg[3]_0 [2]),
        .O(\sig_strb_skid_reg_reg[3] [2]));
  LUT5 #(
    .INIT(32'hABFFAB00)) 
    \sig_strb_skid_reg[3]_i_1__0 
       (.I0(sig_next_strt_strb_reg[3]),
        .I1(sig_single_dbeat_reg_n_0),
        .I2(sig_first_dbeat_reg_n_0),
        .I3(sig_data2addr_stop_req),
        .I4(\sig_strb_reg_out_reg[3]_0 [3]),
        .O(\sig_strb_skid_reg_reg[3] [3]));
endmodule

(* C_DLYTMR_RESOLUTION = "125" *) (* C_ENABLE_MULTI_CHANNEL = "0" *) (* C_FAMILY = "zynq" *) 
(* C_INCLUDE_MM2S = "1" *) (* C_INCLUDE_MM2S_DRE = "0" *) (* C_INCLUDE_MM2S_SF = "1" *) 
(* C_INCLUDE_S2MM = "1" *) (* C_INCLUDE_S2MM_DRE = "0" *) (* C_INCLUDE_S2MM_SF = "1" *) 
(* C_INCLUDE_SG = "1" *) (* C_INSTANCE = "axi_dma" *) (* C_MICRO_DMA = "0" *) 
(* C_MM2S_BURST_SIZE = "16" *) (* C_M_AXIS_MM2S_CNTRL_TDATA_WIDTH = "32" *) (* C_M_AXIS_MM2S_TDATA_WIDTH = "32" *) 
(* C_M_AXI_MM2S_ADDR_WIDTH = "32" *) (* C_M_AXI_MM2S_DATA_WIDTH = "32" *) (* C_M_AXI_S2MM_ADDR_WIDTH = "32" *) 
(* C_M_AXI_S2MM_DATA_WIDTH = "32" *) (* C_M_AXI_SG_ADDR_WIDTH = "32" *) (* C_M_AXI_SG_DATA_WIDTH = "32" *) 
(* C_NUM_MM2S_CHANNELS = "1" *) (* C_NUM_S2MM_CHANNELS = "1" *) (* C_PRMRY_IS_ACLK_ASYNC = "0" *) 
(* C_S2MM_BURST_SIZE = "16" *) (* C_SG_INCLUDE_STSCNTRL_STRM = "0" *) (* C_SG_LENGTH_WIDTH = "14" *) 
(* C_SG_USE_STSAPP_LENGTH = "0" *) (* C_S_AXIS_S2MM_STS_TDATA_WIDTH = "32" *) (* C_S_AXIS_S2MM_TDATA_WIDTH = "32" *) 
(* C_S_AXI_LITE_ADDR_WIDTH = "10" *) (* C_S_AXI_LITE_DATA_WIDTH = "32" *) (* ORIG_REF_NAME = "axi_dma" *) 
(* downgradeipidentifiedwarnings = "yes" *) 
module design_1_axi_dma_0_0_axi_dma
   (s_axi_lite_aclk,
    m_axi_sg_aclk,
    m_axi_mm2s_aclk,
    m_axi_s2mm_aclk,
    axi_resetn,
    s_axi_lite_awvalid,
    s_axi_lite_awready,
    s_axi_lite_awaddr,
    s_axi_lite_wvalid,
    s_axi_lite_wready,
    s_axi_lite_wdata,
    s_axi_lite_bresp,
    s_axi_lite_bvalid,
    s_axi_lite_bready,
    s_axi_lite_arvalid,
    s_axi_lite_arready,
    s_axi_lite_araddr,
    s_axi_lite_rvalid,
    s_axi_lite_rready,
    s_axi_lite_rdata,
    s_axi_lite_rresp,
    m_axi_sg_awaddr,
    m_axi_sg_awlen,
    m_axi_sg_awsize,
    m_axi_sg_awburst,
    m_axi_sg_awprot,
    m_axi_sg_awcache,
    m_axi_sg_awuser,
    m_axi_sg_awvalid,
    m_axi_sg_awready,
    m_axi_sg_wdata,
    m_axi_sg_wstrb,
    m_axi_sg_wlast,
    m_axi_sg_wvalid,
    m_axi_sg_wready,
    m_axi_sg_bresp,
    m_axi_sg_bvalid,
    m_axi_sg_bready,
    m_axi_sg_araddr,
    m_axi_sg_arlen,
    m_axi_sg_arsize,
    m_axi_sg_arburst,
    m_axi_sg_arprot,
    m_axi_sg_arcache,
    m_axi_sg_aruser,
    m_axi_sg_arvalid,
    m_axi_sg_arready,
    m_axi_sg_rdata,
    m_axi_sg_rresp,
    m_axi_sg_rlast,
    m_axi_sg_rvalid,
    m_axi_sg_rready,
    m_axi_mm2s_araddr,
    m_axi_mm2s_arlen,
    m_axi_mm2s_arsize,
    m_axi_mm2s_arburst,
    m_axi_mm2s_arprot,
    m_axi_mm2s_arcache,
    m_axi_mm2s_aruser,
    m_axi_mm2s_arvalid,
    m_axi_mm2s_arready,
    m_axi_mm2s_rdata,
    m_axi_mm2s_rresp,
    m_axi_mm2s_rlast,
    m_axi_mm2s_rvalid,
    m_axi_mm2s_rready,
    mm2s_prmry_reset_out_n,
    m_axis_mm2s_tdata,
    m_axis_mm2s_tkeep,
    m_axis_mm2s_tvalid,
    m_axis_mm2s_tready,
    m_axis_mm2s_tlast,
    m_axis_mm2s_tuser,
    m_axis_mm2s_tid,
    m_axis_mm2s_tdest,
    mm2s_cntrl_reset_out_n,
    m_axis_mm2s_cntrl_tdata,
    m_axis_mm2s_cntrl_tkeep,
    m_axis_mm2s_cntrl_tvalid,
    m_axis_mm2s_cntrl_tready,
    m_axis_mm2s_cntrl_tlast,
    m_axi_s2mm_awaddr,
    m_axi_s2mm_awlen,
    m_axi_s2mm_awsize,
    m_axi_s2mm_awburst,
    m_axi_s2mm_awprot,
    m_axi_s2mm_awcache,
    m_axi_s2mm_awuser,
    m_axi_s2mm_awvalid,
    m_axi_s2mm_awready,
    m_axi_s2mm_wdata,
    m_axi_s2mm_wstrb,
    m_axi_s2mm_wlast,
    m_axi_s2mm_wvalid,
    m_axi_s2mm_wready,
    m_axi_s2mm_bresp,
    m_axi_s2mm_bvalid,
    m_axi_s2mm_bready,
    s2mm_prmry_reset_out_n,
    s_axis_s2mm_tdata,
    s_axis_s2mm_tkeep,
    s_axis_s2mm_tvalid,
    s_axis_s2mm_tready,
    s_axis_s2mm_tlast,
    s_axis_s2mm_tuser,
    s_axis_s2mm_tid,
    s_axis_s2mm_tdest,
    s2mm_sts_reset_out_n,
    s_axis_s2mm_sts_tdata,
    s_axis_s2mm_sts_tkeep,
    s_axis_s2mm_sts_tvalid,
    s_axis_s2mm_sts_tready,
    s_axis_s2mm_sts_tlast,
    mm2s_introut,
    s2mm_introut,
    axi_dma_tstvec);
  input s_axi_lite_aclk;
  input m_axi_sg_aclk;
  input m_axi_mm2s_aclk;
  input m_axi_s2mm_aclk;
  input axi_resetn;
  input s_axi_lite_awvalid;
  output s_axi_lite_awready;
  input [9:0]s_axi_lite_awaddr;
  input s_axi_lite_wvalid;
  output s_axi_lite_wready;
  input [31:0]s_axi_lite_wdata;
  output [1:0]s_axi_lite_bresp;
  output s_axi_lite_bvalid;
  input s_axi_lite_bready;
  input s_axi_lite_arvalid;
  output s_axi_lite_arready;
  input [9:0]s_axi_lite_araddr;
  output s_axi_lite_rvalid;
  input s_axi_lite_rready;
  output [31:0]s_axi_lite_rdata;
  output [1:0]s_axi_lite_rresp;
  output [31:0]m_axi_sg_awaddr;
  output [7:0]m_axi_sg_awlen;
  output [2:0]m_axi_sg_awsize;
  output [1:0]m_axi_sg_awburst;
  output [2:0]m_axi_sg_awprot;
  output [3:0]m_axi_sg_awcache;
  output [3:0]m_axi_sg_awuser;
  output m_axi_sg_awvalid;
  input m_axi_sg_awready;
  output [31:0]m_axi_sg_wdata;
  output [3:0]m_axi_sg_wstrb;
  output m_axi_sg_wlast;
  output m_axi_sg_wvalid;
  input m_axi_sg_wready;
  input [1:0]m_axi_sg_bresp;
  input m_axi_sg_bvalid;
  output m_axi_sg_bready;
  output [31:0]m_axi_sg_araddr;
  output [7:0]m_axi_sg_arlen;
  output [2:0]m_axi_sg_arsize;
  output [1:0]m_axi_sg_arburst;
  output [2:0]m_axi_sg_arprot;
  output [3:0]m_axi_sg_arcache;
  output [3:0]m_axi_sg_aruser;
  output m_axi_sg_arvalid;
  input m_axi_sg_arready;
  input [31:0]m_axi_sg_rdata;
  input [1:0]m_axi_sg_rresp;
  input m_axi_sg_rlast;
  input m_axi_sg_rvalid;
  output m_axi_sg_rready;
  output [31:0]m_axi_mm2s_araddr;
  output [7:0]m_axi_mm2s_arlen;
  output [2:0]m_axi_mm2s_arsize;
  output [1:0]m_axi_mm2s_arburst;
  output [2:0]m_axi_mm2s_arprot;
  output [3:0]m_axi_mm2s_arcache;
  output [3:0]m_axi_mm2s_aruser;
  output m_axi_mm2s_arvalid;
  input m_axi_mm2s_arready;
  input [31:0]m_axi_mm2s_rdata;
  input [1:0]m_axi_mm2s_rresp;
  input m_axi_mm2s_rlast;
  input m_axi_mm2s_rvalid;
  output m_axi_mm2s_rready;
  output mm2s_prmry_reset_out_n;
  output [31:0]m_axis_mm2s_tdata;
  output [3:0]m_axis_mm2s_tkeep;
  output m_axis_mm2s_tvalid;
  input m_axis_mm2s_tready;
  output m_axis_mm2s_tlast;
  output [3:0]m_axis_mm2s_tuser;
  output [4:0]m_axis_mm2s_tid;
  output [4:0]m_axis_mm2s_tdest;
  output mm2s_cntrl_reset_out_n;
  output [31:0]m_axis_mm2s_cntrl_tdata;
  output [3:0]m_axis_mm2s_cntrl_tkeep;
  output m_axis_mm2s_cntrl_tvalid;
  input m_axis_mm2s_cntrl_tready;
  output m_axis_mm2s_cntrl_tlast;
  output [31:0]m_axi_s2mm_awaddr;
  output [7:0]m_axi_s2mm_awlen;
  output [2:0]m_axi_s2mm_awsize;
  output [1:0]m_axi_s2mm_awburst;
  output [2:0]m_axi_s2mm_awprot;
  output [3:0]m_axi_s2mm_awcache;
  output [3:0]m_axi_s2mm_awuser;
  output m_axi_s2mm_awvalid;
  input m_axi_s2mm_awready;
  output [31:0]m_axi_s2mm_wdata;
  output [3:0]m_axi_s2mm_wstrb;
  output m_axi_s2mm_wlast;
  output m_axi_s2mm_wvalid;
  input m_axi_s2mm_wready;
  input [1:0]m_axi_s2mm_bresp;
  input m_axi_s2mm_bvalid;
  output m_axi_s2mm_bready;
  output s2mm_prmry_reset_out_n;
  input [31:0]s_axis_s2mm_tdata;
  input [3:0]s_axis_s2mm_tkeep;
  input s_axis_s2mm_tvalid;
  output s_axis_s2mm_tready;
  input s_axis_s2mm_tlast;
  input [3:0]s_axis_s2mm_tuser;
  input [4:0]s_axis_s2mm_tid;
  input [4:0]s_axis_s2mm_tdest;
  output s2mm_sts_reset_out_n;
  input [31:0]s_axis_s2mm_sts_tdata;
  input [3:0]s_axis_s2mm_sts_tkeep;
  input s_axis_s2mm_sts_tvalid;
  output s_axis_s2mm_sts_tready;
  input s_axis_s2mm_sts_tlast;
  output mm2s_introut;
  output s2mm_introut;
  output [31:0]axi_dma_tstvec;

  wire \<const0> ;
  wire \<const1> ;
  wire \GEN_DESC_UPDATE.I_SG_UPDATE_QUEUE/GEN_QUEUE.I_UPDT_DESC_QUEUE/ptr2_queue_wren ;
  wire \GEN_DESC_UPDATE.I_SG_UPDATE_QUEUE/GEN_QUEUE.I_UPDT_DESC_QUEUE/ptr_queue_wren ;
  wire \GEN_DESC_UPDATE.I_SG_UPDATE_QUEUE/GEN_QUEUE.I_UPDT_DESC_QUEUE/sinit ;
  wire \GEN_DESC_UPDATE.I_SG_UPDATE_QUEUE/GEN_QUEUE.I_UPDT_DESC_QUEUE/sts2_queue_wren ;
  wire \GEN_DESC_UPDATE.I_SG_UPDATE_QUEUE/GEN_QUEUE.I_UPDT_DESC_QUEUE/sts_queue_wren ;
  wire \GEN_INTERRUPT_LOGIC.I_AXI_SG_INTRPT/ch1_delay_cnt_en ;
  wire \GEN_INTERRUPT_LOGIC.I_AXI_SG_INTRPT/ch1_delay_zero__6 ;
  wire \GEN_INTERRUPT_LOGIC.I_AXI_SG_INTRPT/ch2_delay_cnt_en ;
  wire \GEN_INTERRUPT_LOGIC.I_AXI_SG_INTRPT/ch2_delay_zero__6 ;
  wire \GEN_INTERRUPT_LOGIC.I_AXI_SG_INTRPT/p_0_out__2 ;
  wire \GEN_INTERRUPT_LOGIC.I_AXI_SG_INTRPT/p_11_out__2 ;
  wire \GEN_INTERRUPT_LOGIC.I_AXI_SG_INTRPT/p_15_out ;
  wire \GEN_INTERRUPT_LOGIC.I_AXI_SG_INTRPT/p_3_out ;
  wire \GEN_INTERRUPT_LOGIC.I_AXI_SG_INTRPT/p_4_out__2 ;
  wire \GEN_INTERRUPT_LOGIC.I_AXI_SG_INTRPT/p_7_out ;
  wire \GEN_INTERRUPT_LOGIC.I_AXI_SG_INTRPT/p_8_out ;
  wire \GEN_INTERRUPT_LOGIC.I_AXI_SG_INTRPT/p_9_out__2 ;
  wire \GEN_MM2S_DMA_CONTROL.GEN_SCATTER_GATHER_MODE.I_MM2S_SG_IF/mm2s_pending_ptr_updt ;
  wire \GEN_MM2S_DMA_CONTROL.GEN_SCATTER_GATHER_MODE.I_MM2S_SG_IF/sts_received_d1 ;
  wire \GEN_MM2S_DMA_CONTROL.GEN_SCATTER_GATHER_MODE.I_MM2S_SM/p_1_out ;
  wire \GEN_MM2S_DMA_CONTROL.I_MM2S_CMDSTS/mm2s_decerr_i ;
  wire \GEN_MM2S_DMA_CONTROL.I_MM2S_CMDSTS/mm2s_interr_i ;
  wire \GEN_MM2S_DMA_CONTROL.I_MM2S_CMDSTS/mm2s_slverr_i ;
  wire \GEN_MM2S_DMA_CONTROL.I_MM2S_STS_MNGR/mm2s_halted_set0 ;
  wire \GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/sig_rst2all_stop_request ;
  wire [25:0]\GEN_MM2S_REGISTERS.I_MM2S_DMA_REGISTER/p_1_in ;
  wire \GEN_MM2S_REGISTERS.I_MM2S_DMA_REGISTER/sg_ftch_error0 ;
  wire \GEN_RESET_FOR_MM2S.RESET_I/soft_reset_re0 ;
  wire \GEN_RESET_FOR_S2MM.RESET_I/soft_reset_d1 ;
  wire \GEN_S2MM_DMA_CONTROL.GEN_SCATTER_GATHER_MODE.I_S2MM_SG_IF/sts_received_d1 ;
  wire [0:0]\GEN_S2MM_DMA_CONTROL.GEN_SCATTER_GATHER_MODE.I_S2MM_SM/cmnds_queued_shift ;
  wire \GEN_S2MM_DMA_CONTROL.GEN_SCATTER_GATHER_MODE.I_S2MM_SM/p_1_out ;
  wire \GEN_S2MM_DMA_CONTROL.GEN_SCATTER_GATHER_MODE.I_S2MM_SM/s2mm_cmnd_idle1 ;
  wire \GEN_S2MM_DMA_CONTROL.I_S2MM_CMDSTS/s2mm_decerr_i ;
  wire \GEN_S2MM_DMA_CONTROL.I_S2MM_CMDSTS/s2mm_interr_i ;
  wire \GEN_S2MM_DMA_CONTROL.I_S2MM_CMDSTS/s2mm_slverr_i ;
  wire \GEN_S2MM_DMA_CONTROL.I_S2MM_STS_MNGR/all_is_idle_d1 ;
  wire \GEN_S2MM_DMA_CONTROL.I_S2MM_STS_MNGR/s2mm_halted_set0 ;
  wire \GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT/I_XD_FIFO/NON_BLK_MEM.I_SYNC_FIFOGEN_FIFO/FAMILY_SUPPORTED.I_SYNC_FIFO_BRAM/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_7_0_5_n_0 ;
  wire \GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT/I_XD_FIFO/NON_BLK_MEM.I_SYNC_FIFOGEN_FIFO/FAMILY_SUPPORTED.I_SYNC_FIFO_BRAM/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_7_0_5_n_1 ;
  wire \GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT/I_XD_FIFO/NON_BLK_MEM.I_SYNC_FIFOGEN_FIFO/FAMILY_SUPPORTED.I_SYNC_FIFO_BRAM/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_7_0_5_n_2 ;
  wire \GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT/I_XD_FIFO/NON_BLK_MEM.I_SYNC_FIFOGEN_FIFO/FAMILY_SUPPORTED.I_SYNC_FIFO_BRAM/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_7_0_5_n_3 ;
  wire \GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT/I_XD_FIFO/NON_BLK_MEM.I_SYNC_FIFOGEN_FIFO/FAMILY_SUPPORTED.I_SYNC_FIFO_BRAM/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_7_0_5_n_4 ;
  wire \GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT/I_XD_FIFO/NON_BLK_MEM.I_SYNC_FIFOGEN_FIFO/FAMILY_SUPPORTED.I_SYNC_FIFO_BRAM/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_7_0_5_n_5 ;
  wire \GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT/I_XD_FIFO/NON_BLK_MEM.I_SYNC_FIFOGEN_FIFO/FAMILY_SUPPORTED.I_SYNC_FIFO_BRAM/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_7_6_8_n_0 ;
  wire \GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT/I_XD_FIFO/NON_BLK_MEM.I_SYNC_FIFOGEN_FIFO/FAMILY_SUPPORTED.I_SYNC_FIFO_BRAM/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_7_6_8_n_1 ;
  wire \GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT/I_XD_FIFO/NON_BLK_MEM.I_SYNC_FIFOGEN_FIFO/FAMILY_SUPPORTED.I_SYNC_FIFO_BRAM/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_7_6_8_n_3 ;
  wire [2:0]\GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT/I_XD_FIFO/NON_BLK_MEM.I_SYNC_FIFOGEN_FIFO/FAMILY_SUPPORTED.I_SYNC_FIFO_BRAM/inst_fifo_gen/gconvfifo.rf/grf.rf/p_0_out ;
  wire [2:0]\GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT/I_XD_FIFO/NON_BLK_MEM.I_SYNC_FIFOGEN_FIFO/FAMILY_SUPPORTED.I_SYNC_FIFO_BRAM/inst_fifo_gen/gconvfifo.rf/grf.rf/p_11_out ;
  wire [6:0]\GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT/sig_byte_cntr_reg ;
  wire \GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_CMD_STATUS/I_CMD_FIFO/sig_push_regfifo ;
  wire \GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/sig_dre2ibtt_eop_reg ;
  wire \GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/sig_dre2ibtt_tlast_reg ;
  wire \GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/sig_s_h_halt_reg ;
  wire \GEN_S2MM_REGISTERS.I_S2MM_DMA_REGISTER/p_10_out ;
  wire [25:0]\GEN_S2MM_REGISTERS.I_S2MM_DMA_REGISTER/p_1_in ;
  wire \GEN_S2MM_REGISTERS.I_S2MM_DMA_REGISTER/sg_ftch_error0 ;
  wire \GEN_SG_ENGINE.I_SG_ENGINE_n_298 ;
  wire \GEN_SG_ENGINE.I_SG_ENGINE_n_310 ;
  wire \GEN_SG_ENGINE.I_SG_ENGINE_n_311 ;
  wire \GEN_SG_ENGINE.I_SG_ENGINE_n_328 ;
  wire \GEN_SG_ENGINE.I_SG_ENGINE_n_329 ;
  wire \GEN_SG_ENGINE.I_SG_ENGINE_n_419 ;
  wire \GEN_SG_ENGINE.I_SG_ENGINE_n_420 ;
  wire \GEN_SG_ENGINE.I_SG_ENGINE_n_421 ;
  wire \GEN_SG_ENGINE.I_SG_ENGINE_n_422 ;
  wire \GEN_SG_ENGINE.I_SG_ENGINE_n_423 ;
  wire \GEN_SG_ENGINE.I_SG_ENGINE_n_49 ;
  wire \GEN_SG_ENGINE.I_SG_ENGINE_n_69 ;
  wire \GEN_SG_ENGINE.I_SG_ENGINE_n_70 ;
  wire \GEN_SG_ENGINE.I_SG_ENGINE_n_71 ;
  wire \GEN_SG_ENGINE.I_SG_ENGINE_n_72 ;
  wire \GEN_SG_ENGINE.I_SG_ENGINE_n_73 ;
  wire \GEN_SG_ENGINE.I_SG_ENGINE_n_74 ;
  wire \GEN_SG_ENGINE.I_SG_ENGINE_n_75 ;
  wire \GEN_SG_ENGINE.I_SG_ENGINE_n_76 ;
  wire \GEN_SG_ENGINE.I_SG_ENGINE_n_77 ;
  wire \GEN_SG_ENGINE.I_SG_ENGINE_n_78 ;
  wire \GEN_SG_ENGINE.I_SG_ENGINE_n_79 ;
  wire \GEN_SG_ENGINE.I_SG_ENGINE_n_80 ;
  wire \INCLUDE_MM2S_SOF_EOF_GENERATOR.I_MM2S_DMA_MNGR_n_10 ;
  wire \INCLUDE_MM2S_SOF_EOF_GENERATOR.I_MM2S_DMA_MNGR_n_11 ;
  wire \INCLUDE_MM2S_SOF_EOF_GENERATOR.I_MM2S_DMA_MNGR_n_16 ;
  wire \INCLUDE_MM2S_SOF_EOF_GENERATOR.I_MM2S_DMA_MNGR_n_17 ;
  wire \INCLUDE_MM2S_SOF_EOF_GENERATOR.I_MM2S_DMA_MNGR_n_18 ;
  wire \INCLUDE_MM2S_SOF_EOF_GENERATOR.I_MM2S_DMA_MNGR_n_19 ;
  wire \INCLUDE_MM2S_SOF_EOF_GENERATOR.I_MM2S_DMA_MNGR_n_20 ;
  wire \INCLUDE_MM2S_SOF_EOF_GENERATOR.I_MM2S_DMA_MNGR_n_21 ;
  wire \INCLUDE_MM2S_SOF_EOF_GENERATOR.I_MM2S_DMA_MNGR_n_22 ;
  wire \INCLUDE_MM2S_SOF_EOF_GENERATOR.I_MM2S_DMA_MNGR_n_23 ;
  wire \INCLUDE_MM2S_SOF_EOF_GENERATOR.I_MM2S_DMA_MNGR_n_24 ;
  wire \INCLUDE_MM2S_SOF_EOF_GENERATOR.I_MM2S_DMA_MNGR_n_25 ;
  wire \INCLUDE_MM2S_SOF_EOF_GENERATOR.I_MM2S_DMA_MNGR_n_26 ;
  wire \INCLUDE_MM2S_SOF_EOF_GENERATOR.I_MM2S_DMA_MNGR_n_27 ;
  wire \INCLUDE_MM2S_SOF_EOF_GENERATOR.I_MM2S_DMA_MNGR_n_28 ;
  wire \INCLUDE_MM2S_SOF_EOF_GENERATOR.I_MM2S_DMA_MNGR_n_29 ;
  wire \INCLUDE_MM2S_SOF_EOF_GENERATOR.I_MM2S_DMA_MNGR_n_30 ;
  wire \INCLUDE_MM2S_SOF_EOF_GENERATOR.I_MM2S_DMA_MNGR_n_31 ;
  wire \INCLUDE_MM2S_SOF_EOF_GENERATOR.I_MM2S_DMA_MNGR_n_32 ;
  wire \INCLUDE_MM2S_SOF_EOF_GENERATOR.I_MM2S_DMA_MNGR_n_33 ;
  wire \INCLUDE_MM2S_SOF_EOF_GENERATOR.I_MM2S_DMA_MNGR_n_34 ;
  wire \INCLUDE_MM2S_SOF_EOF_GENERATOR.I_MM2S_DMA_MNGR_n_35 ;
  wire \INCLUDE_MM2S_SOF_EOF_GENERATOR.I_MM2S_DMA_MNGR_n_36 ;
  wire \INCLUDE_MM2S_SOF_EOF_GENERATOR.I_MM2S_DMA_MNGR_n_37 ;
  wire \INCLUDE_MM2S_SOF_EOF_GENERATOR.I_MM2S_DMA_MNGR_n_38 ;
  wire \INCLUDE_MM2S_SOF_EOF_GENERATOR.I_MM2S_DMA_MNGR_n_39 ;
  wire \INCLUDE_MM2S_SOF_EOF_GENERATOR.I_MM2S_DMA_MNGR_n_40 ;
  wire \INCLUDE_MM2S_SOF_EOF_GENERATOR.I_MM2S_DMA_MNGR_n_41 ;
  wire \INCLUDE_MM2S_SOF_EOF_GENERATOR.I_MM2S_DMA_MNGR_n_42 ;
  wire \INCLUDE_MM2S_SOF_EOF_GENERATOR.I_MM2S_DMA_MNGR_n_43 ;
  wire \INCLUDE_MM2S_SOF_EOF_GENERATOR.I_MM2S_DMA_MNGR_n_44 ;
  wire \INCLUDE_MM2S_SOF_EOF_GENERATOR.I_MM2S_SOFEOF_GEN_n_0 ;
  wire \INCLUDE_MM2S_SOF_EOF_GENERATOR.I_MM2S_SOFEOF_GEN_n_3 ;
  wire \INCLUDE_S2MM_SOF_EOF_GENERATOR.I_S2MM_DMA_MNGR_n_11 ;
  wire \INCLUDE_S2MM_SOF_EOF_GENERATOR.I_S2MM_DMA_MNGR_n_13 ;
  wire \INCLUDE_S2MM_SOF_EOF_GENERATOR.I_S2MM_DMA_MNGR_n_14 ;
  wire \INCLUDE_S2MM_SOF_EOF_GENERATOR.I_S2MM_DMA_MNGR_n_17 ;
  wire \INCLUDE_S2MM_SOF_EOF_GENERATOR.I_S2MM_DMA_MNGR_n_18 ;
  wire \INCLUDE_S2MM_SOF_EOF_GENERATOR.I_S2MM_DMA_MNGR_n_19 ;
  wire \INCLUDE_S2MM_SOF_EOF_GENERATOR.I_S2MM_DMA_MNGR_n_20 ;
  wire \INCLUDE_S2MM_SOF_EOF_GENERATOR.I_S2MM_DMA_MNGR_n_21 ;
  wire \INCLUDE_S2MM_SOF_EOF_GENERATOR.I_S2MM_DMA_MNGR_n_22 ;
  wire \INCLUDE_S2MM_SOF_EOF_GENERATOR.I_S2MM_DMA_MNGR_n_23 ;
  wire \INCLUDE_S2MM_SOF_EOF_GENERATOR.I_S2MM_DMA_MNGR_n_24 ;
  wire \INCLUDE_S2MM_SOF_EOF_GENERATOR.I_S2MM_DMA_MNGR_n_25 ;
  wire \INCLUDE_S2MM_SOF_EOF_GENERATOR.I_S2MM_DMA_MNGR_n_26 ;
  wire \INCLUDE_S2MM_SOF_EOF_GENERATOR.I_S2MM_DMA_MNGR_n_27 ;
  wire \INCLUDE_S2MM_SOF_EOF_GENERATOR.I_S2MM_DMA_MNGR_n_28 ;
  wire \INCLUDE_S2MM_SOF_EOF_GENERATOR.I_S2MM_DMA_MNGR_n_29 ;
  wire \INCLUDE_S2MM_SOF_EOF_GENERATOR.I_S2MM_DMA_MNGR_n_30 ;
  wire \INCLUDE_S2MM_SOF_EOF_GENERATOR.I_S2MM_DMA_MNGR_n_31 ;
  wire \INCLUDE_S2MM_SOF_EOF_GENERATOR.I_S2MM_DMA_MNGR_n_32 ;
  wire \INCLUDE_S2MM_SOF_EOF_GENERATOR.I_S2MM_DMA_MNGR_n_33 ;
  wire \INCLUDE_S2MM_SOF_EOF_GENERATOR.I_S2MM_DMA_MNGR_n_34 ;
  wire \INCLUDE_S2MM_SOF_EOF_GENERATOR.I_S2MM_DMA_MNGR_n_35 ;
  wire \INCLUDE_S2MM_SOF_EOF_GENERATOR.I_S2MM_DMA_MNGR_n_36 ;
  wire \INCLUDE_S2MM_SOF_EOF_GENERATOR.I_S2MM_DMA_MNGR_n_39 ;
  wire \INCLUDE_S2MM_SOF_EOF_GENERATOR.I_S2MM_DMA_MNGR_n_40 ;
  wire \INCLUDE_S2MM_SOF_EOF_GENERATOR.I_S2MM_DMA_MNGR_n_41 ;
  wire \INCLUDE_S2MM_SOF_EOF_GENERATOR.I_S2MM_DMA_MNGR_n_42 ;
  wire \INCLUDE_S2MM_SOF_EOF_GENERATOR.I_S2MM_DMA_MNGR_n_43 ;
  wire \INCLUDE_S2MM_SOF_EOF_GENERATOR.I_S2MM_DMA_MNGR_n_44 ;
  wire \INCLUDE_S2MM_SOF_EOF_GENERATOR.I_S2MM_DMA_MNGR_n_45 ;
  wire \INCLUDE_S2MM_SOF_EOF_GENERATOR.I_S2MM_DMA_MNGR_n_46 ;
  wire \INCLUDE_S2MM_SOF_EOF_GENERATOR.I_S2MM_DMA_MNGR_n_47 ;
  wire \INCLUDE_S2MM_SOF_EOF_GENERATOR.I_S2MM_DMA_MNGR_n_48 ;
  wire \INCLUDE_S2MM_SOF_EOF_GENERATOR.I_S2MM_DMA_MNGR_n_49 ;
  wire \INCLUDE_S2MM_SOF_EOF_GENERATOR.I_S2MM_DMA_MNGR_n_50 ;
  wire \INCLUDE_S2MM_SOF_EOF_GENERATOR.I_S2MM_DMA_MNGR_n_51 ;
  wire \INCLUDE_S2MM_SOF_EOF_GENERATOR.I_S2MM_DMA_MNGR_n_52 ;
  wire \INCLUDE_S2MM_SOF_EOF_GENERATOR.I_S2MM_DMA_MNGR_n_53 ;
  wire \INCLUDE_S2MM_SOF_EOF_GENERATOR.I_S2MM_DMA_MNGR_n_54 ;
  wire \INCLUDE_S2MM_SOF_EOF_GENERATOR.I_S2MM_DMA_MNGR_n_55 ;
  wire \INCLUDE_S2MM_SOF_EOF_GENERATOR.I_S2MM_DMA_MNGR_n_56 ;
  wire \INCLUDE_S2MM_SOF_EOF_GENERATOR.I_S2MM_DMA_MNGR_n_57 ;
  wire \INCLUDE_S2MM_SOF_EOF_GENERATOR.I_S2MM_DMA_MNGR_n_58 ;
  wire \INCLUDE_S2MM_SOF_EOF_GENERATOR.I_S2MM_DMA_MNGR_n_59 ;
  wire \INCLUDE_S2MM_SOF_EOF_GENERATOR.I_S2MM_DMA_MNGR_n_60 ;
  wire \INCLUDE_S2MM_SOF_EOF_GENERATOR.I_S2MM_DMA_MNGR_n_61 ;
  wire \INCLUDE_S2MM_SOF_EOF_GENERATOR.I_S2MM_DMA_MNGR_n_62 ;
  wire \INCLUDE_S2MM_SOF_EOF_GENERATOR.I_S2MM_DMA_MNGR_n_63 ;
  wire \INCLUDE_S2MM_SOF_EOF_GENERATOR.I_S2MM_DMA_MNGR_n_64 ;
  wire \INCLUDE_S2MM_SOF_EOF_GENERATOR.I_S2MM_DMA_MNGR_n_65 ;
  wire \INCLUDE_S2MM_SOF_EOF_GENERATOR.I_S2MM_SOFEOF_GEN_n_0 ;
  wire \INCLUDE_S2MM_SOF_EOF_GENERATOR.I_S2MM_SOFEOF_GEN_n_3 ;
  wire I_AXI_DMA_REG_MODULE_n_125;
  wire I_AXI_DMA_REG_MODULE_n_126;
  wire I_AXI_DMA_REG_MODULE_n_128;
  wire I_AXI_DMA_REG_MODULE_n_129;
  wire I_AXI_DMA_REG_MODULE_n_131;
  wire I_AXI_DMA_REG_MODULE_n_132;
  wire I_AXI_DMA_REG_MODULE_n_133;
  wire I_AXI_DMA_REG_MODULE_n_134;
  wire I_AXI_DMA_REG_MODULE_n_135;
  wire I_AXI_DMA_REG_MODULE_n_136;
  wire I_AXI_DMA_REG_MODULE_n_137;
  wire I_AXI_DMA_REG_MODULE_n_138;
  wire I_AXI_DMA_REG_MODULE_n_139;
  wire I_AXI_DMA_REG_MODULE_n_140;
  wire I_AXI_DMA_REG_MODULE_n_141;
  wire I_AXI_DMA_REG_MODULE_n_142;
  wire I_AXI_DMA_REG_MODULE_n_143;
  wire I_AXI_DMA_REG_MODULE_n_144;
  wire I_AXI_DMA_REG_MODULE_n_145;
  wire I_AXI_DMA_REG_MODULE_n_146;
  wire I_AXI_DMA_REG_MODULE_n_147;
  wire I_AXI_DMA_REG_MODULE_n_148;
  wire I_AXI_DMA_REG_MODULE_n_149;
  wire I_AXI_DMA_REG_MODULE_n_152;
  wire I_AXI_DMA_REG_MODULE_n_153;
  wire I_AXI_DMA_REG_MODULE_n_154;
  wire I_AXI_DMA_REG_MODULE_n_18;
  wire I_AXI_DMA_REG_MODULE_n_19;
  wire I_AXI_DMA_REG_MODULE_n_20;
  wire I_AXI_DMA_REG_MODULE_n_21;
  wire I_AXI_DMA_REG_MODULE_n_22;
  wire I_AXI_DMA_REG_MODULE_n_23;
  wire I_AXI_DMA_REG_MODULE_n_24;
  wire I_AXI_DMA_REG_MODULE_n_25;
  wire I_AXI_DMA_REG_MODULE_n_26;
  wire I_AXI_DMA_REG_MODULE_n_43;
  wire I_AXI_DMA_REG_MODULE_n_44;
  wire I_AXI_DMA_REG_MODULE_n_45;
  wire I_AXI_DMA_REG_MODULE_n_46;
  wire I_AXI_DMA_REG_MODULE_n_47;
  wire I_AXI_DMA_REG_MODULE_n_48;
  wire I_AXI_DMA_REG_MODULE_n_49;
  wire I_AXI_DMA_REG_MODULE_n_50;
  wire I_AXI_DMA_REG_MODULE_n_51;
  wire I_AXI_DMA_REG_MODULE_n_60;
  wire I_AXI_DMA_REG_MODULE_n_61;
  wire I_PRMRY_DATAMOVER_n_36;
  wire I_PRMRY_DATAMOVER_n_40;
  wire I_PRMRY_DATAMOVER_n_41;
  wire I_PRMRY_DATAMOVER_n_42;
  wire I_PRMRY_DATAMOVER_n_43;
  wire I_PRMRY_DATAMOVER_n_44;
  wire I_PRMRY_DATAMOVER_n_45;
  wire I_PRMRY_DATAMOVER_n_46;
  wire I_PRMRY_DATAMOVER_n_47;
  wire I_PRMRY_DATAMOVER_n_48;
  wire I_PRMRY_DATAMOVER_n_49;
  wire I_PRMRY_DATAMOVER_n_50;
  wire I_PRMRY_DATAMOVER_n_51;
  wire I_PRMRY_DATAMOVER_n_52;
  wire I_PRMRY_DATAMOVER_n_53;
  wire I_PRMRY_DATAMOVER_n_54;
  wire I_PRMRY_DATAMOVER_n_55;
  wire I_RST_MODULE_n_16;
  wire I_RST_MODULE_n_18;
  wire I_RST_MODULE_n_19;
  wire I_RST_MODULE_n_20;
  wire I_RST_MODULE_n_21;
  wire I_RST_MODULE_n_24;
  wire I_RST_MODULE_n_27;
  wire I_RST_MODULE_n_28;
  wire I_RST_MODULE_n_29;
  wire I_RST_MODULE_n_30;
  wire I_RST_MODULE_n_32;
  wire I_RST_MODULE_n_33;
  wire I_RST_MODULE_n_34;
  wire I_RST_MODULE_n_35;
  wire I_RST_MODULE_n_36;
  wire I_RST_MODULE_n_37;
  wire I_RST_MODULE_n_38;
  wire I_RST_MODULE_n_39;
  wire I_RST_MODULE_n_40;
  wire I_RST_MODULE_n_41;
  wire \I_SG_FETCH_MNGR/I_FTCH_PNTR_MNGR/p_0_out ;
  wire \I_SG_FETCH_MNGR/I_FTCH_PNTR_MNGR/p_1_out ;
  wire \I_SG_FETCH_MNGR/ch1_sg_idle ;
  wire \I_SG_FETCH_QUEUE/GEN_QUEUE.FTCH_QUEUE_I/queue_rden2_new ;
  wire \I_SG_FETCH_QUEUE/GEN_QUEUE.FTCH_QUEUE_I/queue_rden_new ;
  wire \I_SG_FETCH_QUEUE/GEN_QUEUE.FTCH_QUEUE_I/queue_sinit ;
  wire \I_SG_FETCH_QUEUE/GEN_QUEUE.FTCH_QUEUE_I/queue_sinit2 ;
  wire \I_SG_FETCH_QUEUE/counter0 ;
  wire \I_SG_FETCH_QUEUE/data_concat1 ;
  wire [95:95]\I_SG_FETCH_QUEUE/p_3_out ;
  wire [5:0]\^axi_dma_tstvec ;
  wire axi_lite_reset_n;
  wire axi_resetn;
  wire [31:6]ch1_fetch_address_i;
  wire ch1_ftch_queue_empty;
  wire ch1_nxtdesc_wren;
  wire [31:6]ch2_fetch_address_i;
  wire ch2_ftch_queue_empty;
  wire ch2_nxtdesc_wren;
  wire dm_m_axi_sg_aresetn;
  wire dma_mm2s_error;
  wire dma_s2mm_error;
  wire [64:64]ftch_cmnd_data;
  wire m_axi_mm2s_aclk;
  wire [31:0]m_axi_mm2s_araddr;
  wire [0:0]\^m_axi_mm2s_arburst ;
  wire m_axi_mm2s_aresetn;
  wire [3:0]\^m_axi_mm2s_arlen ;
  wire m_axi_mm2s_arready;
  wire [1:1]\^m_axi_mm2s_arsize ;
  wire m_axi_mm2s_arvalid;
  wire [31:0]m_axi_mm2s_rdata;
  wire m_axi_mm2s_rlast;
  wire m_axi_mm2s_rready;
  wire [1:0]m_axi_mm2s_rresp;
  wire m_axi_mm2s_rvalid;
  wire m_axi_s2mm_aclk;
  wire m_axi_s2mm_aresetn;
  wire [31:0]m_axi_s2mm_awaddr;
  wire [0:0]\^m_axi_s2mm_awburst ;
  wire [4:0]\^m_axi_s2mm_awlen ;
  wire m_axi_s2mm_awready;
  wire [1:1]\^m_axi_s2mm_awsize ;
  wire m_axi_s2mm_awvalid;
  wire m_axi_s2mm_bready;
  wire [1:0]m_axi_s2mm_bresp;
  wire m_axi_s2mm_bvalid;
  wire [31:0]m_axi_s2mm_wdata;
  wire m_axi_s2mm_wlast;
  wire m_axi_s2mm_wready;
  wire [3:0]m_axi_s2mm_wstrb;
  wire m_axi_s2mm_wvalid;
  wire m_axi_sg_aclk;
  wire [31:6]\^m_axi_sg_araddr ;
  wire [0:0]\^m_axi_sg_arburst ;
  wire m_axi_sg_aresetn;
  wire [1:1]\^m_axi_sg_arlen ;
  wire m_axi_sg_arready;
  wire m_axi_sg_arvalid;
  wire [31:2]\^m_axi_sg_awaddr ;
  wire m_axi_sg_awready;
  wire [1:1]\^m_axi_sg_awsize ;
  wire m_axi_sg_awvalid;
  wire m_axi_sg_bready;
  wire [1:0]m_axi_sg_bresp;
  wire m_axi_sg_bvalid;
  wire [31:0]m_axi_sg_rdata;
  wire m_axi_sg_rlast;
  wire m_axi_sg_rready;
  wire [1:0]m_axi_sg_rresp;
  wire m_axi_sg_rvalid;
  wire [31:0]\^m_axi_sg_wdata ;
  wire m_axi_sg_wlast;
  wire m_axi_sg_wready;
  wire [0:0]\^m_axi_sg_wstrb ;
  wire m_axi_sg_wvalid;
  wire m_axis_mm2s_sts_tvalid_int;
  wire [31:0]m_axis_mm2s_tdata;
  wire [3:0]m_axis_mm2s_tkeep;
  wire m_axis_mm2s_tlast;
  wire m_axis_mm2s_tready;
  wire m_axis_mm2s_tvalid;
  wire m_axis_s2mm_sts_tready;
  wire m_axis_s2mm_sts_tvalid_int;
  wire mm2s_all_idle;
  wire mm2s_cntrl_reset_out_n;
  wire [31:6]mm2s_curdesc;
  wire mm2s_desc_flush;
  wire [31:0]mm2s_dmacr;
  wire mm2s_halt;
  wire mm2s_halt_cmplt;
  wire mm2s_introut;
  wire mm2s_prmry_reset_out_n;
  wire mm2s_prmry_resetn;
  wire mm2s_scndry_resetn;
  wire mm2s_soft_reset_done;
  wire mm2s_stop;
  wire mm2s_stop_i;
  wire p_0_in;
  wire p_10_out;
  wire [96:0]p_13_out;
  wire p_16_out;
  wire [7:0]p_17_out;
  wire [7:0]p_18_out;
  wire p_19_out;
  wire p_20_out;
  wire p_24_out;
  wire p_25_out;
  wire p_26_out;
  wire p_2_out;
  wire [12:0]p_2_out_1;
  wire p_37_out;
  wire [96:0]p_39_out;
  wire [23:23]p_3_out;
  wire [7:0]p_43_out;
  wire [7:0]p_44_out;
  wire p_45_out;
  wire p_46_out;
  wire p_50_out;
  wire p_51_out;
  wire p_52_out;
  wire p_54_out;
  wire p_60_out;
  wire p_7_out;
  wire p_7_out_0;
  wire p_8_out;
  wire ptr2_queue_full;
  wire ptr_queue_full;
  wire s2mm_all_idle;
  wire [31:6]s2mm_curdesc;
  wire [31:0]s2mm_dmacr;
  wire s2mm_halt;
  wire s2mm_halt_cmplt;
  wire s2mm_halted_set;
  wire s2mm_introut;
  wire s2mm_prmry_reset_out_n;
  wire s2mm_prmry_resetn;
  wire s2mm_scndry_resetn;
  wire s2mm_soft_reset_done;
  wire s2mm_stop;
  wire s2mm_stop_i2_out;
  wire s2mm_sts_reset_out_n;
  wire s_axi_lite_aclk;
  wire [9:0]s_axi_lite_araddr;
  wire s_axi_lite_arready;
  wire s_axi_lite_arvalid;
  wire [9:0]s_axi_lite_awaddr;
  wire s_axi_lite_awready;
  wire s_axi_lite_awvalid;
  wire s_axi_lite_bready;
  wire s_axi_lite_bvalid;
  wire [31:0]s_axi_lite_rdata;
  wire s_axi_lite_rready;
  wire s_axi_lite_rvalid;
  wire [31:0]s_axi_lite_wdata;
  wire s_axi_lite_wvalid;
  wire s_axis_mm2s_cmd_tready;
  wire s_axis_mm2s_cmd_tvalid_split;
  wire s_axis_mm2s_updtsts_tlast;
  wire s_axis_mm2s_updtsts_tvalid;
  wire [23:23]s_axis_s2mm_cmd_tdata_split;
  wire s_axis_s2mm_cmd_tready;
  wire s_axis_s2mm_cmd_tvalid_split;
  wire [31:0]s_axis_s2mm_tdata;
  wire [3:0]s_axis_s2mm_tkeep;
  wire s_axis_s2mm_tlast;
  wire s_axis_s2mm_tready;
  wire s_axis_s2mm_tvalid;
  wire s_axis_s2mm_updtptr_tlast;
  wire s_axis_s2mm_updtsts_tlast;
  wire s_axis_s2mm_updtsts_tvalid;
  wire soft_reset;
  wire sts2_queue_full;
  wire sts_queue_full;
  wire [31:6]updt_desc_reg0;
  wire [1:0]\NLW_GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT/I_XD_FIFO/NON_BLK_MEM.I_SYNC_FIFOGEN_FIFO/FAMILY_SUPPORTED.I_SYNC_FIFO_BRAM/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_7_0_5_DOD_UNCONNECTED ;
  wire [1:1]\NLW_GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT/I_XD_FIFO/NON_BLK_MEM.I_SYNC_FIFOGEN_FIFO/FAMILY_SUPPORTED.I_SYNC_FIFO_BRAM/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_7_6_8_DOB_UNCONNECTED ;
  wire [1:0]\NLW_GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT/I_XD_FIFO/NON_BLK_MEM.I_SYNC_FIFOGEN_FIFO/FAMILY_SUPPORTED.I_SYNC_FIFO_BRAM/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_7_6_8_DOC_UNCONNECTED ;
  wire [1:0]\NLW_GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT/I_XD_FIFO/NON_BLK_MEM.I_SYNC_FIFOGEN_FIFO/FAMILY_SUPPORTED.I_SYNC_FIFO_BRAM/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_7_6_8_DOD_UNCONNECTED ;

  assign axi_dma_tstvec[31] = \<const0> ;
  assign axi_dma_tstvec[30] = \<const0> ;
  assign axi_dma_tstvec[29] = \<const0> ;
  assign axi_dma_tstvec[28] = \<const0> ;
  assign axi_dma_tstvec[27] = \<const0> ;
  assign axi_dma_tstvec[26] = \<const0> ;
  assign axi_dma_tstvec[25] = \<const0> ;
  assign axi_dma_tstvec[24] = \<const0> ;
  assign axi_dma_tstvec[23] = \<const0> ;
  assign axi_dma_tstvec[22] = \<const0> ;
  assign axi_dma_tstvec[21] = \<const0> ;
  assign axi_dma_tstvec[20] = \<const0> ;
  assign axi_dma_tstvec[19] = \<const0> ;
  assign axi_dma_tstvec[18] = \<const0> ;
  assign axi_dma_tstvec[17] = \<const0> ;
  assign axi_dma_tstvec[16] = \<const0> ;
  assign axi_dma_tstvec[15] = \<const0> ;
  assign axi_dma_tstvec[14] = \<const0> ;
  assign axi_dma_tstvec[13] = \<const0> ;
  assign axi_dma_tstvec[12] = \<const0> ;
  assign axi_dma_tstvec[11] = \<const0> ;
  assign axi_dma_tstvec[10] = \<const0> ;
  assign axi_dma_tstvec[9] = \<const0> ;
  assign axi_dma_tstvec[8] = \<const0> ;
  assign axi_dma_tstvec[7] = \<const0> ;
  assign axi_dma_tstvec[6] = \<const0> ;
  assign axi_dma_tstvec[5:0] = \^axi_dma_tstvec [5:0];
  assign m_axi_mm2s_arburst[1] = \<const0> ;
  assign m_axi_mm2s_arburst[0] = \^m_axi_mm2s_arburst [0];
  assign m_axi_mm2s_arcache[3] = \<const0> ;
  assign m_axi_mm2s_arcache[2] = \<const0> ;
  assign m_axi_mm2s_arcache[1] = \<const1> ;
  assign m_axi_mm2s_arcache[0] = \<const1> ;
  assign m_axi_mm2s_arlen[7] = \<const0> ;
  assign m_axi_mm2s_arlen[6] = \<const0> ;
  assign m_axi_mm2s_arlen[5] = \<const0> ;
  assign m_axi_mm2s_arlen[4] = \<const0> ;
  assign m_axi_mm2s_arlen[3:0] = \^m_axi_mm2s_arlen [3:0];
  assign m_axi_mm2s_arprot[2] = \<const0> ;
  assign m_axi_mm2s_arprot[1] = \<const0> ;
  assign m_axi_mm2s_arprot[0] = \<const0> ;
  assign m_axi_mm2s_arsize[2] = \<const0> ;
  assign m_axi_mm2s_arsize[1] = \^m_axi_mm2s_arsize [1];
  assign m_axi_mm2s_arsize[0] = \<const0> ;
  assign m_axi_mm2s_aruser[3] = \<const0> ;
  assign m_axi_mm2s_aruser[2] = \<const0> ;
  assign m_axi_mm2s_aruser[1] = \<const0> ;
  assign m_axi_mm2s_aruser[0] = \<const0> ;
  assign m_axi_s2mm_awburst[1] = \<const0> ;
  assign m_axi_s2mm_awburst[0] = \^m_axi_s2mm_awburst [0];
  assign m_axi_s2mm_awcache[3] = \<const0> ;
  assign m_axi_s2mm_awcache[2] = \<const0> ;
  assign m_axi_s2mm_awcache[1] = \<const1> ;
  assign m_axi_s2mm_awcache[0] = \<const1> ;
  assign m_axi_s2mm_awlen[7] = \<const0> ;
  assign m_axi_s2mm_awlen[6] = \<const0> ;
  assign m_axi_s2mm_awlen[5] = \<const0> ;
  assign m_axi_s2mm_awlen[4:0] = \^m_axi_s2mm_awlen [4:0];
  assign m_axi_s2mm_awprot[2] = \<const0> ;
  assign m_axi_s2mm_awprot[1] = \<const0> ;
  assign m_axi_s2mm_awprot[0] = \<const0> ;
  assign m_axi_s2mm_awsize[2] = \<const0> ;
  assign m_axi_s2mm_awsize[1] = \^m_axi_s2mm_awsize [1];
  assign m_axi_s2mm_awsize[0] = \<const0> ;
  assign m_axi_s2mm_awuser[3] = \<const0> ;
  assign m_axi_s2mm_awuser[2] = \<const0> ;
  assign m_axi_s2mm_awuser[1] = \<const0> ;
  assign m_axi_s2mm_awuser[0] = \<const0> ;
  assign m_axi_sg_araddr[31:6] = \^m_axi_sg_araddr [31:6];
  assign m_axi_sg_araddr[5] = \<const0> ;
  assign m_axi_sg_araddr[4] = \<const0> ;
  assign m_axi_sg_araddr[3] = \<const0> ;
  assign m_axi_sg_araddr[2] = \<const0> ;
  assign m_axi_sg_araddr[1] = \<const0> ;
  assign m_axi_sg_araddr[0] = \<const0> ;
  assign m_axi_sg_arburst[1] = \<const0> ;
  assign m_axi_sg_arburst[0] = \^m_axi_sg_arburst [0];
  assign m_axi_sg_arcache[3] = \<const0> ;
  assign m_axi_sg_arcache[2] = \<const0> ;
  assign m_axi_sg_arcache[1] = \<const1> ;
  assign m_axi_sg_arcache[0] = \<const1> ;
  assign m_axi_sg_arlen[7] = \<const0> ;
  assign m_axi_sg_arlen[6] = \<const0> ;
  assign m_axi_sg_arlen[5] = \<const0> ;
  assign m_axi_sg_arlen[4] = \<const0> ;
  assign m_axi_sg_arlen[3] = \<const0> ;
  assign m_axi_sg_arlen[2] = \^m_axi_sg_arlen [1];
  assign m_axi_sg_arlen[1] = \^m_axi_sg_arlen [1];
  assign m_axi_sg_arlen[0] = \^m_axi_sg_arlen [1];
  assign m_axi_sg_arprot[2] = \<const0> ;
  assign m_axi_sg_arprot[1] = \<const0> ;
  assign m_axi_sg_arprot[0] = \<const0> ;
  assign m_axi_sg_arsize[2] = \<const0> ;
  assign m_axi_sg_arsize[1] = \^m_axi_sg_arlen [1];
  assign m_axi_sg_arsize[0] = \<const0> ;
  assign m_axi_sg_aruser[3] = \<const0> ;
  assign m_axi_sg_aruser[2] = \<const0> ;
  assign m_axi_sg_aruser[1] = \<const0> ;
  assign m_axi_sg_aruser[0] = \<const0> ;
  assign m_axi_sg_awaddr[31:6] = \^m_axi_sg_awaddr [31:6];
  assign m_axi_sg_awaddr[5] = \<const0> ;
  assign m_axi_sg_awaddr[4] = \^m_axi_sg_awaddr [4];
  assign m_axi_sg_awaddr[3] = \^m_axi_sg_awaddr [2];
  assign m_axi_sg_awaddr[2] = \^m_axi_sg_awaddr [2];
  assign m_axi_sg_awaddr[1] = \<const0> ;
  assign m_axi_sg_awaddr[0] = \<const0> ;
  assign m_axi_sg_awburst[1] = \<const0> ;
  assign m_axi_sg_awburst[0] = \^m_axi_sg_awaddr [2];
  assign m_axi_sg_awcache[3] = \<const0> ;
  assign m_axi_sg_awcache[2] = \<const0> ;
  assign m_axi_sg_awcache[1] = \<const1> ;
  assign m_axi_sg_awcache[0] = \<const1> ;
  assign m_axi_sg_awlen[7] = \<const0> ;
  assign m_axi_sg_awlen[6] = \<const0> ;
  assign m_axi_sg_awlen[5] = \<const0> ;
  assign m_axi_sg_awlen[4] = \<const0> ;
  assign m_axi_sg_awlen[3] = \<const0> ;
  assign m_axi_sg_awlen[2] = \<const0> ;
  assign m_axi_sg_awlen[1] = \<const0> ;
  assign m_axi_sg_awlen[0] = \<const0> ;
  assign m_axi_sg_awprot[2] = \<const0> ;
  assign m_axi_sg_awprot[1] = \<const0> ;
  assign m_axi_sg_awprot[0] = \<const0> ;
  assign m_axi_sg_awsize[2] = \<const0> ;
  assign m_axi_sg_awsize[1] = \^m_axi_sg_awsize [1];
  assign m_axi_sg_awsize[0] = \<const0> ;
  assign m_axi_sg_awuser[3] = \<const0> ;
  assign m_axi_sg_awuser[2] = \<const0> ;
  assign m_axi_sg_awuser[1] = \<const0> ;
  assign m_axi_sg_awuser[0] = \<const0> ;
  assign m_axi_sg_wdata[31:26] = \^m_axi_sg_wdata [31:26];
  assign m_axi_sg_wdata[25] = \<const0> ;
  assign m_axi_sg_wdata[24] = \<const0> ;
  assign m_axi_sg_wdata[23] = \<const0> ;
  assign m_axi_sg_wdata[22:0] = \^m_axi_sg_wdata [22:0];
  assign m_axi_sg_wstrb[3] = \^m_axi_sg_wstrb [0];
  assign m_axi_sg_wstrb[2] = \^m_axi_sg_wstrb [0];
  assign m_axi_sg_wstrb[1] = \^m_axi_sg_wstrb [0];
  assign m_axi_sg_wstrb[0] = \^m_axi_sg_wstrb [0];
  assign m_axis_mm2s_cntrl_tdata[31] = \<const0> ;
  assign m_axis_mm2s_cntrl_tdata[30] = \<const0> ;
  assign m_axis_mm2s_cntrl_tdata[29] = \<const0> ;
  assign m_axis_mm2s_cntrl_tdata[28] = \<const0> ;
  assign m_axis_mm2s_cntrl_tdata[27] = \<const0> ;
  assign m_axis_mm2s_cntrl_tdata[26] = \<const0> ;
  assign m_axis_mm2s_cntrl_tdata[25] = \<const0> ;
  assign m_axis_mm2s_cntrl_tdata[24] = \<const0> ;
  assign m_axis_mm2s_cntrl_tdata[23] = \<const0> ;
  assign m_axis_mm2s_cntrl_tdata[22] = \<const0> ;
  assign m_axis_mm2s_cntrl_tdata[21] = \<const0> ;
  assign m_axis_mm2s_cntrl_tdata[20] = \<const0> ;
  assign m_axis_mm2s_cntrl_tdata[19] = \<const0> ;
  assign m_axis_mm2s_cntrl_tdata[18] = \<const0> ;
  assign m_axis_mm2s_cntrl_tdata[17] = \<const0> ;
  assign m_axis_mm2s_cntrl_tdata[16] = \<const0> ;
  assign m_axis_mm2s_cntrl_tdata[15] = \<const0> ;
  assign m_axis_mm2s_cntrl_tdata[14] = \<const0> ;
  assign m_axis_mm2s_cntrl_tdata[13] = \<const0> ;
  assign m_axis_mm2s_cntrl_tdata[12] = \<const0> ;
  assign m_axis_mm2s_cntrl_tdata[11] = \<const0> ;
  assign m_axis_mm2s_cntrl_tdata[10] = \<const0> ;
  assign m_axis_mm2s_cntrl_tdata[9] = \<const0> ;
  assign m_axis_mm2s_cntrl_tdata[8] = \<const0> ;
  assign m_axis_mm2s_cntrl_tdata[7] = \<const0> ;
  assign m_axis_mm2s_cntrl_tdata[6] = \<const0> ;
  assign m_axis_mm2s_cntrl_tdata[5] = \<const0> ;
  assign m_axis_mm2s_cntrl_tdata[4] = \<const0> ;
  assign m_axis_mm2s_cntrl_tdata[3] = \<const0> ;
  assign m_axis_mm2s_cntrl_tdata[2] = \<const0> ;
  assign m_axis_mm2s_cntrl_tdata[1] = \<const0> ;
  assign m_axis_mm2s_cntrl_tdata[0] = \<const0> ;
  assign m_axis_mm2s_cntrl_tkeep[3] = \<const0> ;
  assign m_axis_mm2s_cntrl_tkeep[2] = \<const0> ;
  assign m_axis_mm2s_cntrl_tkeep[1] = \<const0> ;
  assign m_axis_mm2s_cntrl_tkeep[0] = \<const0> ;
  assign m_axis_mm2s_cntrl_tlast = \<const0> ;
  assign m_axis_mm2s_cntrl_tvalid = \<const0> ;
  assign m_axis_mm2s_tdest[4] = \<const0> ;
  assign m_axis_mm2s_tdest[3] = \<const0> ;
  assign m_axis_mm2s_tdest[2] = \<const0> ;
  assign m_axis_mm2s_tdest[1] = \<const0> ;
  assign m_axis_mm2s_tdest[0] = \<const0> ;
  assign m_axis_mm2s_tid[4] = \<const0> ;
  assign m_axis_mm2s_tid[3] = \<const0> ;
  assign m_axis_mm2s_tid[2] = \<const0> ;
  assign m_axis_mm2s_tid[1] = \<const0> ;
  assign m_axis_mm2s_tid[0] = \<const0> ;
  assign m_axis_mm2s_tuser[3] = \<const0> ;
  assign m_axis_mm2s_tuser[2] = \<const0> ;
  assign m_axis_mm2s_tuser[1] = \<const0> ;
  assign m_axis_mm2s_tuser[0] = \<const0> ;
  assign s_axi_lite_bresp[1] = \<const0> ;
  assign s_axi_lite_bresp[0] = \<const0> ;
  assign s_axi_lite_rresp[1] = \<const0> ;
  assign s_axi_lite_rresp[0] = \<const0> ;
  assign s_axi_lite_wready = s_axi_lite_awready;
  assign s_axis_s2mm_sts_tready = \<const0> ;
  (* METHODOLOGY_DRC_VIOS = "" *) 
  RAM32M \GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT/I_XD_FIFO/NON_BLK_MEM.I_SYNC_FIFOGEN_FIFO/FAMILY_SUPPORTED.I_SYNC_FIFO_BRAM/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_7_0_5 
       (.ADDRA({1'b0,1'b0,\GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT/I_XD_FIFO/NON_BLK_MEM.I_SYNC_FIFOGEN_FIFO/FAMILY_SUPPORTED.I_SYNC_FIFO_BRAM/inst_fifo_gen/gconvfifo.rf/grf.rf/p_0_out }),
        .ADDRB({1'b0,1'b0,\GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT/I_XD_FIFO/NON_BLK_MEM.I_SYNC_FIFOGEN_FIFO/FAMILY_SUPPORTED.I_SYNC_FIFO_BRAM/inst_fifo_gen/gconvfifo.rf/grf.rf/p_0_out }),
        .ADDRC({1'b0,1'b0,\GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT/I_XD_FIFO/NON_BLK_MEM.I_SYNC_FIFOGEN_FIFO/FAMILY_SUPPORTED.I_SYNC_FIFO_BRAM/inst_fifo_gen/gconvfifo.rf/grf.rf/p_0_out }),
        .ADDRD({1'b0,1'b0,\GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT/I_XD_FIFO/NON_BLK_MEM.I_SYNC_FIFOGEN_FIFO/FAMILY_SUPPORTED.I_SYNC_FIFO_BRAM/inst_fifo_gen/gconvfifo.rf/grf.rf/p_11_out }),
        .DIA(\GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT/sig_byte_cntr_reg [1:0]),
        .DIB(\GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT/sig_byte_cntr_reg [3:2]),
        .DIC(\GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT/sig_byte_cntr_reg [5:4]),
        .DID({1'b0,1'b0}),
        .DOA({\GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT/I_XD_FIFO/NON_BLK_MEM.I_SYNC_FIFOGEN_FIFO/FAMILY_SUPPORTED.I_SYNC_FIFO_BRAM/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_7_0_5_n_0 ,\GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT/I_XD_FIFO/NON_BLK_MEM.I_SYNC_FIFOGEN_FIFO/FAMILY_SUPPORTED.I_SYNC_FIFO_BRAM/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_7_0_5_n_1 }),
        .DOB({\GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT/I_XD_FIFO/NON_BLK_MEM.I_SYNC_FIFOGEN_FIFO/FAMILY_SUPPORTED.I_SYNC_FIFO_BRAM/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_7_0_5_n_2 ,\GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT/I_XD_FIFO/NON_BLK_MEM.I_SYNC_FIFOGEN_FIFO/FAMILY_SUPPORTED.I_SYNC_FIFO_BRAM/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_7_0_5_n_3 }),
        .DOC({\GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT/I_XD_FIFO/NON_BLK_MEM.I_SYNC_FIFOGEN_FIFO/FAMILY_SUPPORTED.I_SYNC_FIFO_BRAM/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_7_0_5_n_4 ,\GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT/I_XD_FIFO/NON_BLK_MEM.I_SYNC_FIFOGEN_FIFO/FAMILY_SUPPORTED.I_SYNC_FIFO_BRAM/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_7_0_5_n_5 }),
        .DOD(\NLW_GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT/I_XD_FIFO/NON_BLK_MEM.I_SYNC_FIFOGEN_FIFO/FAMILY_SUPPORTED.I_SYNC_FIFO_BRAM/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_7_0_5_DOD_UNCONNECTED [1:0]),
        .WCLK(m_axi_s2mm_aclk),
        .WE(I_PRMRY_DATAMOVER_n_55));
  (* METHODOLOGY_DRC_VIOS = "" *) 
  RAM32M \GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT/I_XD_FIFO/NON_BLK_MEM.I_SYNC_FIFOGEN_FIFO/FAMILY_SUPPORTED.I_SYNC_FIFO_BRAM/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_7_6_8 
       (.ADDRA({1'b0,1'b0,\GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT/I_XD_FIFO/NON_BLK_MEM.I_SYNC_FIFOGEN_FIFO/FAMILY_SUPPORTED.I_SYNC_FIFO_BRAM/inst_fifo_gen/gconvfifo.rf/grf.rf/p_0_out }),
        .ADDRB({1'b0,1'b0,\GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT/I_XD_FIFO/NON_BLK_MEM.I_SYNC_FIFOGEN_FIFO/FAMILY_SUPPORTED.I_SYNC_FIFO_BRAM/inst_fifo_gen/gconvfifo.rf/grf.rf/p_0_out }),
        .ADDRC({1'b0,1'b0,\GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT/I_XD_FIFO/NON_BLK_MEM.I_SYNC_FIFOGEN_FIFO/FAMILY_SUPPORTED.I_SYNC_FIFO_BRAM/inst_fifo_gen/gconvfifo.rf/grf.rf/p_0_out }),
        .ADDRD({1'b0,1'b0,\GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT/I_XD_FIFO/NON_BLK_MEM.I_SYNC_FIFOGEN_FIFO/FAMILY_SUPPORTED.I_SYNC_FIFO_BRAM/inst_fifo_gen/gconvfifo.rf/grf.rf/p_11_out }),
        .DIA({\GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/sig_dre2ibtt_tlast_reg ,\GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT/sig_byte_cntr_reg [6]}),
        .DIB({1'b0,\GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/sig_dre2ibtt_eop_reg }),
        .DIC({1'b0,1'b0}),
        .DID({1'b0,1'b0}),
        .DOA({\GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT/I_XD_FIFO/NON_BLK_MEM.I_SYNC_FIFOGEN_FIFO/FAMILY_SUPPORTED.I_SYNC_FIFO_BRAM/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_7_6_8_n_0 ,\GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT/I_XD_FIFO/NON_BLK_MEM.I_SYNC_FIFOGEN_FIFO/FAMILY_SUPPORTED.I_SYNC_FIFO_BRAM/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_7_6_8_n_1 }),
        .DOB({\NLW_GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT/I_XD_FIFO/NON_BLK_MEM.I_SYNC_FIFOGEN_FIFO/FAMILY_SUPPORTED.I_SYNC_FIFO_BRAM/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_7_6_8_DOB_UNCONNECTED [1],\GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT/I_XD_FIFO/NON_BLK_MEM.I_SYNC_FIFOGEN_FIFO/FAMILY_SUPPORTED.I_SYNC_FIFO_BRAM/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_7_6_8_n_3 }),
        .DOC(\NLW_GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT/I_XD_FIFO/NON_BLK_MEM.I_SYNC_FIFOGEN_FIFO/FAMILY_SUPPORTED.I_SYNC_FIFO_BRAM/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_7_6_8_DOC_UNCONNECTED [1:0]),
        .DOD(\NLW_GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT/I_XD_FIFO/NON_BLK_MEM.I_SYNC_FIFOGEN_FIFO/FAMILY_SUPPORTED.I_SYNC_FIFO_BRAM/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_7_6_8_DOD_UNCONNECTED [1:0]),
        .WCLK(m_axi_s2mm_aclk),
        .WE(I_PRMRY_DATAMOVER_n_55));
  design_1_axi_dma_0_0_axi_sg \GEN_SG_ENGINE.I_SG_ENGINE 
       (.CO(\I_SG_FETCH_MNGR/I_FTCH_PNTR_MNGR/p_1_out ),
        .D(\GEN_MM2S_REGISTERS.I_MM2S_DMA_REGISTER/p_1_in ),
        .E(\GEN_DESC_UPDATE.I_SG_UPDATE_QUEUE/GEN_QUEUE.I_UPDT_DESC_QUEUE/ptr_queue_wren ),
        .\FSM_sequential_GEN_SM_FOR_NO_LENGTH.s2mm_cs_reg[1] ({\INCLUDE_S2MM_SOF_EOF_GENERATOR.I_S2MM_DMA_MNGR_n_13 ,\INCLUDE_S2MM_SOF_EOF_GENERATOR.I_S2MM_DMA_MNGR_n_14 }),
        .\GEN_CH1_FETCH.ch1_active_i_reg (ftch_cmnd_data),
        .\GEN_CH2_FETCH.ch2_ftch_idle_reg (\GEN_SG_ENGINE.I_SG_ENGINE_n_49 ),
        .\GEN_DESC_REG_FOR_SG.curdesc_lsb_i_reg[31] (\GEN_S2MM_REGISTERS.I_S2MM_DMA_REGISTER/p_1_in ),
        .\GEN_DESC_REG_FOR_SG.curdesc_lsb_i_reg[31]_0 (mm2s_curdesc),
        .\GEN_DESC_REG_FOR_SG.curdesc_lsb_i_reg[31]_1 (s2mm_curdesc),
        .\GEN_DESC_REG_FOR_SG.taildesc_lsb_i_reg[10] ({I_AXI_DMA_REG_MODULE_n_140,I_AXI_DMA_REG_MODULE_n_141}),
        .\GEN_DESC_REG_FOR_SG.taildesc_lsb_i_reg[22] ({I_AXI_DMA_REG_MODULE_n_133,I_AXI_DMA_REG_MODULE_n_134,I_AXI_DMA_REG_MODULE_n_135,I_AXI_DMA_REG_MODULE_n_136}),
        .\GEN_DESC_REG_FOR_SG.taildesc_lsb_i_reg[22]_0 ({I_AXI_DMA_REG_MODULE_n_142,I_AXI_DMA_REG_MODULE_n_143,I_AXI_DMA_REG_MODULE_n_144,I_AXI_DMA_REG_MODULE_n_145}),
        .\GEN_DESC_REG_FOR_SG.taildesc_lsb_i_reg[30] ({I_AXI_DMA_REG_MODULE_n_137,I_AXI_DMA_REG_MODULE_n_138,I_AXI_DMA_REG_MODULE_n_139}),
        .\GEN_DESC_REG_FOR_SG.taildesc_lsb_i_reg[30]_0 ({I_AXI_DMA_REG_MODULE_n_146,I_AXI_DMA_REG_MODULE_n_147,I_AXI_DMA_REG_MODULE_n_148}),
        .\GEN_DESC_UPDT_QUEUE.GEN_DESC_UPDT_NO_STSAPP.updt_desc_sts_reg[31] ({s_axis_s2mm_updtsts_tlast,\INCLUDE_S2MM_SOF_EOF_GENERATOR.I_S2MM_DMA_MNGR_n_17 ,\INCLUDE_S2MM_SOF_EOF_GENERATOR.I_S2MM_DMA_MNGR_n_18 ,\INCLUDE_S2MM_SOF_EOF_GENERATOR.I_S2MM_DMA_MNGR_n_19 ,\INCLUDE_S2MM_SOF_EOF_GENERATOR.I_S2MM_DMA_MNGR_n_20 ,\INCLUDE_S2MM_SOF_EOF_GENERATOR.I_S2MM_DMA_MNGR_n_21 ,\INCLUDE_S2MM_SOF_EOF_GENERATOR.I_S2MM_DMA_MNGR_n_22 ,\INCLUDE_S2MM_SOF_EOF_GENERATOR.I_S2MM_DMA_MNGR_n_23 ,\INCLUDE_S2MM_SOF_EOF_GENERATOR.I_S2MM_DMA_MNGR_n_24 ,\INCLUDE_S2MM_SOF_EOF_GENERATOR.I_S2MM_DMA_MNGR_n_25 ,\INCLUDE_S2MM_SOF_EOF_GENERATOR.I_S2MM_DMA_MNGR_n_26 ,\INCLUDE_S2MM_SOF_EOF_GENERATOR.I_S2MM_DMA_MNGR_n_27 ,\INCLUDE_S2MM_SOF_EOF_GENERATOR.I_S2MM_DMA_MNGR_n_28 ,\INCLUDE_S2MM_SOF_EOF_GENERATOR.I_S2MM_DMA_MNGR_n_29 ,\INCLUDE_S2MM_SOF_EOF_GENERATOR.I_S2MM_DMA_MNGR_n_30 ,\INCLUDE_S2MM_SOF_EOF_GENERATOR.I_S2MM_DMA_MNGR_n_31 ,\INCLUDE_S2MM_SOF_EOF_GENERATOR.I_S2MM_DMA_MNGR_n_32 ,\INCLUDE_S2MM_SOF_EOF_GENERATOR.I_S2MM_DMA_MNGR_n_33 ,\INCLUDE_S2MM_SOF_EOF_GENERATOR.I_S2MM_DMA_MNGR_n_34 ,\INCLUDE_S2MM_SOF_EOF_GENERATOR.I_S2MM_DMA_MNGR_n_35 ,\INCLUDE_S2MM_SOF_EOF_GENERATOR.I_S2MM_DMA_MNGR_n_36 }),
        .\GEN_DESC_UPDT_QUEUE.updt_sts_reg (\GEN_DESC_UPDATE.I_SG_UPDATE_QUEUE/GEN_QUEUE.I_UPDT_DESC_QUEUE/sts2_queue_wren ),
        .\GEN_FOR_SYNC.s_valid_d1_reg (\INCLUDE_MM2S_SOF_EOF_GENERATOR.I_MM2S_SOFEOF_GEN_n_0 ),
        .\GEN_FOR_SYNC.s_valid_d1_reg_0 (\INCLUDE_S2MM_SOF_EOF_GENERATOR.I_S2MM_SOFEOF_GEN_n_0 ),
        .\GEN_HOLD_NO_DATA.s_axis_s2mm_cmd_tvalid_reg (\GEN_SG_ENGINE.I_SG_ENGINE_n_422 ),
        .\GEN_INCLUDE_MM2S.GEN_CH1_DELAY_INTERRUPT.ch1_delay_cnt_en_reg (\GEN_INTERRUPT_LOGIC.I_AXI_SG_INTRPT/p_7_out ),
        .\GEN_INCLUDE_MM2S.GEN_CH1_DELAY_INTERRUPT.ch1_delay_cnt_en_reg_0 (\INCLUDE_MM2S_SOF_EOF_GENERATOR.I_MM2S_SOFEOF_GEN_n_3 ),
        .\GEN_INCLUDE_MM2S.GEN_CH1_DELAY_INTERRUPT.ch1_delay_cnt_en_reg_1 (I_AXI_DMA_REG_MODULE_n_153),
        .\GEN_INCLUDE_MM2S.GEN_CH1_DELAY_INTERRUPT.ch1_delay_count_reg[7] (p_44_out),
        .\GEN_INCLUDE_MM2S.GEN_CH1_DELAY_INTERRUPT.ch1_dly_irq_set_i_reg (\GEN_SG_ENGINE.I_SG_ENGINE_n_310 ),
        .\GEN_INCLUDE_MM2S.ch1_thresh_count_reg[7] (\GEN_SG_ENGINE.I_SG_ENGINE_n_311 ),
        .\GEN_INCLUDE_MM2S.ch1_thresh_count_reg[7]_0 (p_43_out),
        .\GEN_INCLUDE_S2MM.GEN_CH2_DELAY_INTERRUPT.ch2_delay_cnt_en_reg (\GEN_INTERRUPT_LOGIC.I_AXI_SG_INTRPT/p_3_out ),
        .\GEN_INCLUDE_S2MM.GEN_CH2_DELAY_INTERRUPT.ch2_delay_cnt_en_reg_0 (\INCLUDE_S2MM_SOF_EOF_GENERATOR.I_S2MM_SOFEOF_GEN_n_3 ),
        .\GEN_INCLUDE_S2MM.GEN_CH2_DELAY_INTERRUPT.ch2_delay_cnt_en_reg_1 (I_AXI_DMA_REG_MODULE_n_154),
        .\GEN_INCLUDE_S2MM.GEN_CH2_DELAY_INTERRUPT.ch2_delay_count_reg[7] (p_18_out),
        .\GEN_INCLUDE_S2MM.GEN_CH2_DELAY_INTERRUPT.ch2_dly_irq_set_i_reg (\GEN_SG_ENGINE.I_SG_ENGINE_n_328 ),
        .\GEN_INCLUDE_S2MM.ch2_thresh_count_reg[7] (\GEN_SG_ENGINE.I_SG_ENGINE_n_329 ),
        .\GEN_INCLUDE_S2MM.ch2_thresh_count_reg[7]_0 (p_17_out),
        .\GEN_MM2S.queue_dout_valid_reg (\INCLUDE_MM2S_SOF_EOF_GENERATOR.I_MM2S_DMA_MNGR_n_44 ),
        .\GEN_NO_HOLD_DATA.s_axis_mm2s_cmd_tvalid_reg (\GEN_SG_ENGINE.I_SG_ENGINE_n_419 ),
        .\GEN_PNTR_FOR_CH1.ch1_sg_idle_reg (I_AXI_DMA_REG_MODULE_n_149),
        .\GEN_PNTR_FOR_CH2.ch2_sg_idle_reg (\I_SG_FETCH_MNGR/I_FTCH_PNTR_MNGR/p_0_out ),
        .\GEN_PNTR_FOR_CH2.ch2_sg_idle_reg_0 (I_AXI_DMA_REG_MODULE_n_152),
        .\GEN_S2MM.queue_dout2_valid_reg (\INCLUDE_S2MM_SOF_EOF_GENERATOR.I_S2MM_DMA_MNGR_n_39 ),
        .\GEN_S2MM_DMA_CONTROL.s2mm_desc_flush_i_reg (\GEN_SG_ENGINE.I_SG_ENGINE_n_298 ),
        .\GEN_S2MM_DMA_CONTROL.s2mm_desc_flush_i_reg_0 (p_0_in),
        .\GNE_SYNC_RESET.scndry_resetn_reg (s2mm_scndry_resetn),
        .Q({p_39_out[96:71],p_39_out[64],p_39_out[58],p_39_out[54:0]}),
        .S({I_AXI_DMA_REG_MODULE_n_131,I_AXI_DMA_REG_MODULE_n_132}),
        .SR(\GEN_DESC_UPDATE.I_SG_UPDATE_QUEUE/GEN_QUEUE.I_UPDT_DESC_QUEUE/sinit ),
        .\axi_dma_tstvec[4] (\^axi_dma_tstvec [4]),
        .\axi_dma_tstvec[5] (\^axi_dma_tstvec [5]),
        .ch1_delay_cnt_en(\GEN_INTERRUPT_LOGIC.I_AXI_SG_INTRPT/ch1_delay_cnt_en ),
        .ch1_ftch_queue_empty(ch1_ftch_queue_empty),
        .ch1_nxtdesc_wren(ch1_nxtdesc_wren),
        .ch1_sg_idle(\I_SG_FETCH_MNGR/ch1_sg_idle ),
        .ch2_delay_cnt_en(\GEN_INTERRUPT_LOGIC.I_AXI_SG_INTRPT/ch2_delay_cnt_en ),
        .ch2_ftch_queue_empty(ch2_ftch_queue_empty),
        .ch2_nxtdesc_wren(ch2_nxtdesc_wren),
        .cmnds_queued_shift(\GEN_S2MM_DMA_CONTROL.GEN_SCATTER_GATHER_MODE.I_S2MM_SM/cmnds_queued_shift ),
        .counter0(\I_SG_FETCH_QUEUE/counter0 ),
        .data_concat1(\I_SG_FETCH_QUEUE/data_concat1 ),
        .dm_m_axi_sg_aresetn(dm_m_axi_sg_aresetn),
        .dma_decerr_reg(\GEN_SG_ENGINE.I_SG_ENGINE_n_71 ),
        .dma_decerr_reg_0(\GEN_SG_ENGINE.I_SG_ENGINE_n_77 ),
        .dma_decerr_reg_1(I_AXI_DMA_REG_MODULE_n_23),
        .dma_decerr_reg_2(I_AXI_DMA_REG_MODULE_n_47),
        .dma_interr_reg(\GEN_SG_ENGINE.I_SG_ENGINE_n_69 ),
        .dma_interr_reg_0(\GEN_SG_ENGINE.I_SG_ENGINE_n_75 ),
        .dma_interr_reg_1(I_AXI_DMA_REG_MODULE_n_21),
        .dma_interr_reg_2(I_AXI_DMA_REG_MODULE_n_45),
        .dma_mm2s_error(dma_mm2s_error),
        .dma_s2mm_error(dma_s2mm_error),
        .dma_slverr_reg(\GEN_SG_ENGINE.I_SG_ENGINE_n_70 ),
        .dma_slverr_reg_0(\GEN_SG_ENGINE.I_SG_ENGINE_n_76 ),
        .dma_slverr_reg_1(I_AXI_DMA_REG_MODULE_n_22),
        .dma_slverr_reg_2(I_AXI_DMA_REG_MODULE_n_46),
        .\dmacr_i_reg[16] (I_AXI_DMA_REG_MODULE_n_125),
        .\dmacr_i_reg[16]_0 (I_AXI_DMA_REG_MODULE_n_128),
        .\dmacr_i_reg[2] (I_AXI_DMA_REG_MODULE_n_18),
        .\dmacr_i_reg[2]_0 (I_AXI_DMA_REG_MODULE_n_43),
        .\dmacr_i_reg[4] (\I_SG_FETCH_QUEUE/p_3_out ),
        .\ftch_error_addr_reg[31]_0 (ch1_fetch_address_i),
        .\ftch_error_addr_reg[31]_1 (ch2_fetch_address_i),
        .ftch_error_reg(I_RST_MODULE_n_24),
        .irqthresh_wren_reg(I_AXI_DMA_REG_MODULE_n_126),
        .irqthresh_wren_reg_0(I_AXI_DMA_REG_MODULE_n_129),
        .m_axi_sg_aclk(m_axi_sg_aclk),
        .m_axi_sg_araddr(\^m_axi_sg_araddr ),
        .m_axi_sg_arburst(\^m_axi_sg_arburst ),
        .m_axi_sg_aresetn(m_axi_sg_aresetn),
        .m_axi_sg_arlen(\^m_axi_sg_arlen ),
        .m_axi_sg_arready(m_axi_sg_arready),
        .m_axi_sg_arvalid(m_axi_sg_arvalid),
        .m_axi_sg_awaddr({\^m_axi_sg_awaddr [31:6],\^m_axi_sg_awaddr [4],\^m_axi_sg_awaddr [2]}),
        .m_axi_sg_awready(m_axi_sg_awready),
        .m_axi_sg_awsize(\^m_axi_sg_awsize ),
        .m_axi_sg_awvalid(m_axi_sg_awvalid),
        .m_axi_sg_bready(m_axi_sg_bready),
        .m_axi_sg_bresp(m_axi_sg_bresp),
        .m_axi_sg_bvalid(m_axi_sg_bvalid),
        .m_axi_sg_rdata(m_axi_sg_rdata),
        .m_axi_sg_rlast(m_axi_sg_rlast),
        .m_axi_sg_rready(m_axi_sg_rready),
        .m_axi_sg_rresp(m_axi_sg_rresp),
        .m_axi_sg_rvalid(m_axi_sg_rvalid),
        .m_axi_sg_wdata({\^m_axi_sg_wdata [31:26],\^m_axi_sg_wdata [22:0]}),
        .m_axi_sg_wlast(m_axi_sg_wlast),
        .m_axi_sg_wready(m_axi_sg_wready),
        .\m_axi_sg_wstrb[0] (\^m_axi_sg_wstrb ),
        .m_axi_sg_wvalid(m_axi_sg_wvalid),
        .mm2s_desc_flush(mm2s_desc_flush),
        .mm2s_dmacr({mm2s_dmacr[31:17],mm2s_dmacr[0]}),
        .mm2s_pending_ptr_updt(\GEN_MM2S_DMA_CONTROL.GEN_SCATTER_GATHER_MODE.I_MM2S_SG_IF/mm2s_pending_ptr_updt ),
        .mm2s_stop_i(mm2s_stop_i),
        .out(mm2s_scndry_resetn),
        .p_10_out(p_10_out),
        .p_10_out_2(\GEN_S2MM_REGISTERS.I_S2MM_DMA_REGISTER/p_10_out ),
        .p_11_out__2(\GEN_INTERRUPT_LOGIC.I_AXI_SG_INTRPT/p_11_out__2 ),
        .p_15_out(\GEN_INTERRUPT_LOGIC.I_AXI_SG_INTRPT/p_15_out ),
        .p_16_out(p_16_out),
        .p_19_out(p_19_out),
        .p_1_out(\GEN_MM2S_DMA_CONTROL.GEN_SCATTER_GATHER_MODE.I_MM2S_SM/p_1_out ),
        .p_1_out_1(\GEN_S2MM_DMA_CONTROL.GEN_SCATTER_GATHER_MODE.I_S2MM_SM/p_1_out ),
        .p_20_out(p_20_out),
        .p_24_out(p_24_out),
        .p_25_out(p_25_out),
        .p_26_out(p_26_out),
        .p_37_out(p_37_out),
        .p_45_out(p_45_out),
        .p_46_out(p_46_out),
        .p_50_out(p_50_out),
        .p_51_out(p_51_out),
        .p_52_out(p_52_out),
        .p_54_out(p_54_out),
        .p_60_out(p_60_out),
        .p_7_out(p_7_out),
        .p_8_out(\GEN_INTERRUPT_LOGIC.I_AXI_SG_INTRPT/p_8_out ),
        .p_9_out__2(\GEN_INTERRUPT_LOGIC.I_AXI_SG_INTRPT/p_9_out__2 ),
        .packet_in_progress_reg(\GEN_SG_ENGINE.I_SG_ENGINE_n_421 ),
        .ptr2_queue_full(ptr2_queue_full),
        .ptr_queue_full(ptr_queue_full),
        .queue_rden2_new(\I_SG_FETCH_QUEUE/GEN_QUEUE.FTCH_QUEUE_I/queue_rden2_new ),
        .queue_rden_new(\I_SG_FETCH_QUEUE/GEN_QUEUE.FTCH_QUEUE_I/queue_rden_new ),
        .queue_sinit(\I_SG_FETCH_QUEUE/GEN_QUEUE.FTCH_QUEUE_I/queue_sinit ),
        .queue_sinit2(\I_SG_FETCH_QUEUE/GEN_QUEUE.FTCH_QUEUE_I/queue_sinit2 ),
        .s2mm_all_idle(s2mm_all_idle),
        .s2mm_cmnd_idle1(\GEN_S2MM_DMA_CONTROL.GEN_SCATTER_GATHER_MODE.I_S2MM_SM/s2mm_cmnd_idle1 ),
        .s2mm_dmacr({s2mm_dmacr[31:17],s2mm_dmacr[0]}),
        .s2mm_halt_cmplt(s2mm_halt_cmplt),
        .s2mm_halted_set0(\GEN_S2MM_DMA_CONTROL.I_S2MM_STS_MNGR/s2mm_halted_set0 ),
        .s2mm_stop_i2_out(s2mm_stop_i2_out),
        .s_axi_lite_wdata(s_axi_lite_wdata[31:6]),
        .s_axis_mm2s_cmd_tready(s_axis_mm2s_cmd_tready),
        .s_axis_mm2s_cmd_tvalid_split(s_axis_mm2s_cmd_tvalid_split),
        .s_axis_mm2s_updtsts_tvalid(s_axis_mm2s_updtsts_tvalid),
        .s_axis_s2mm_cmd_tready(s_axis_s2mm_cmd_tready),
        .s_axis_s2mm_cmd_tvalid_split(s_axis_s2mm_cmd_tvalid_split),
        .s_axis_s2mm_updtptr_tlast(s_axis_s2mm_updtptr_tlast),
        .s_axis_s2mm_updtsts_tvalid(s_axis_s2mm_updtsts_tvalid),
        .sg_decerr_reg(\GEN_SG_ENGINE.I_SG_ENGINE_n_74 ),
        .sg_decerr_reg_0(\GEN_SG_ENGINE.I_SG_ENGINE_n_80 ),
        .sg_decerr_reg_1(I_AXI_DMA_REG_MODULE_n_26),
        .sg_decerr_reg_2(I_AXI_DMA_REG_MODULE_n_50),
        .sg_ftch_error0(\GEN_MM2S_REGISTERS.I_MM2S_DMA_REGISTER/sg_ftch_error0 ),
        .sg_ftch_error0_0(\GEN_S2MM_REGISTERS.I_S2MM_DMA_REGISTER/sg_ftch_error0 ),
        .sg_ftch_error_reg(I_AXI_DMA_REG_MODULE_n_51),
        .sg_interr_reg(\GEN_SG_ENGINE.I_SG_ENGINE_n_72 ),
        .sg_interr_reg_0(\GEN_SG_ENGINE.I_SG_ENGINE_n_78 ),
        .sg_interr_reg_1(I_AXI_DMA_REG_MODULE_n_24),
        .sg_interr_reg_2(I_AXI_DMA_REG_MODULE_n_48),
        .sg_slverr_reg(\GEN_SG_ENGINE.I_SG_ENGINE_n_73 ),
        .sg_slverr_reg_0(\GEN_SG_ENGINE.I_SG_ENGINE_n_79 ),
        .sg_slverr_reg_1(I_AXI_DMA_REG_MODULE_n_25),
        .sg_slverr_reg_2(I_AXI_DMA_REG_MODULE_n_49),
        .sts2_queue_full(sts2_queue_full),
        .sts_queue_full(sts_queue_full),
        .updt_data_reg(\GEN_SG_ENGINE.I_SG_ENGINE_n_420 ),
        .updt_data_reg_0(\GEN_SG_ENGINE.I_SG_ENGINE_n_423 ),
        .updt_data_reg_1(\GEN_DESC_UPDATE.I_SG_UPDATE_QUEUE/GEN_QUEUE.I_UPDT_DESC_QUEUE/ptr2_queue_wren ),
        .\updt_desc_reg0_reg[31] ({p_13_out[96:71],p_13_out[64],p_13_out[45:0]}),
        .\updt_desc_reg0_reg[31]_0 (updt_desc_reg0),
        .\updt_desc_reg0_reg[31]_1 ({\INCLUDE_S2MM_SOF_EOF_GENERATOR.I_S2MM_DMA_MNGR_n_40 ,\INCLUDE_S2MM_SOF_EOF_GENERATOR.I_S2MM_DMA_MNGR_n_41 ,\INCLUDE_S2MM_SOF_EOF_GENERATOR.I_S2MM_DMA_MNGR_n_42 ,\INCLUDE_S2MM_SOF_EOF_GENERATOR.I_S2MM_DMA_MNGR_n_43 ,\INCLUDE_S2MM_SOF_EOF_GENERATOR.I_S2MM_DMA_MNGR_n_44 ,\INCLUDE_S2MM_SOF_EOF_GENERATOR.I_S2MM_DMA_MNGR_n_45 ,\INCLUDE_S2MM_SOF_EOF_GENERATOR.I_S2MM_DMA_MNGR_n_46 ,\INCLUDE_S2MM_SOF_EOF_GENERATOR.I_S2MM_DMA_MNGR_n_47 ,\INCLUDE_S2MM_SOF_EOF_GENERATOR.I_S2MM_DMA_MNGR_n_48 ,\INCLUDE_S2MM_SOF_EOF_GENERATOR.I_S2MM_DMA_MNGR_n_49 ,\INCLUDE_S2MM_SOF_EOF_GENERATOR.I_S2MM_DMA_MNGR_n_50 ,\INCLUDE_S2MM_SOF_EOF_GENERATOR.I_S2MM_DMA_MNGR_n_51 ,\INCLUDE_S2MM_SOF_EOF_GENERATOR.I_S2MM_DMA_MNGR_n_52 ,\INCLUDE_S2MM_SOF_EOF_GENERATOR.I_S2MM_DMA_MNGR_n_53 ,\INCLUDE_S2MM_SOF_EOF_GENERATOR.I_S2MM_DMA_MNGR_n_54 ,\INCLUDE_S2MM_SOF_EOF_GENERATOR.I_S2MM_DMA_MNGR_n_55 ,\INCLUDE_S2MM_SOF_EOF_GENERATOR.I_S2MM_DMA_MNGR_n_56 ,\INCLUDE_S2MM_SOF_EOF_GENERATOR.I_S2MM_DMA_MNGR_n_57 ,\INCLUDE_S2MM_SOF_EOF_GENERATOR.I_S2MM_DMA_MNGR_n_58 ,\INCLUDE_S2MM_SOF_EOF_GENERATOR.I_S2MM_DMA_MNGR_n_59 ,\INCLUDE_S2MM_SOF_EOF_GENERATOR.I_S2MM_DMA_MNGR_n_60 ,\INCLUDE_S2MM_SOF_EOF_GENERATOR.I_S2MM_DMA_MNGR_n_61 ,\INCLUDE_S2MM_SOF_EOF_GENERATOR.I_S2MM_DMA_MNGR_n_62 ,\INCLUDE_S2MM_SOF_EOF_GENERATOR.I_S2MM_DMA_MNGR_n_63 ,\INCLUDE_S2MM_SOF_EOF_GENERATOR.I_S2MM_DMA_MNGR_n_64 ,\INCLUDE_S2MM_SOF_EOF_GENERATOR.I_S2MM_DMA_MNGR_n_65 }),
        .\updt_desc_reg2_reg[31] ({s_axis_mm2s_updtsts_tlast,\INCLUDE_MM2S_SOF_EOF_GENERATOR.I_MM2S_DMA_MNGR_n_16 ,\INCLUDE_MM2S_SOF_EOF_GENERATOR.I_MM2S_DMA_MNGR_n_17 ,\INCLUDE_MM2S_SOF_EOF_GENERATOR.I_MM2S_DMA_MNGR_n_18 ,\INCLUDE_MM2S_SOF_EOF_GENERATOR.I_MM2S_DMA_MNGR_n_19 ,\INCLUDE_MM2S_SOF_EOF_GENERATOR.I_MM2S_DMA_MNGR_n_20 ,\INCLUDE_MM2S_SOF_EOF_GENERATOR.I_MM2S_DMA_MNGR_n_21 ,\INCLUDE_MM2S_SOF_EOF_GENERATOR.I_MM2S_DMA_MNGR_n_22 ,\INCLUDE_MM2S_SOF_EOF_GENERATOR.I_MM2S_DMA_MNGR_n_23 ,\INCLUDE_MM2S_SOF_EOF_GENERATOR.I_MM2S_DMA_MNGR_n_24 ,\INCLUDE_MM2S_SOF_EOF_GENERATOR.I_MM2S_DMA_MNGR_n_25 ,\INCLUDE_MM2S_SOF_EOF_GENERATOR.I_MM2S_DMA_MNGR_n_26 ,\INCLUDE_MM2S_SOF_EOF_GENERATOR.I_MM2S_DMA_MNGR_n_27 ,\INCLUDE_MM2S_SOF_EOF_GENERATOR.I_MM2S_DMA_MNGR_n_28 ,\INCLUDE_MM2S_SOF_EOF_GENERATOR.I_MM2S_DMA_MNGR_n_29 ,\INCLUDE_MM2S_SOF_EOF_GENERATOR.I_MM2S_DMA_MNGR_n_30 ,\INCLUDE_MM2S_SOF_EOF_GENERATOR.I_MM2S_DMA_MNGR_n_31 ,\INCLUDE_MM2S_SOF_EOF_GENERATOR.I_MM2S_DMA_MNGR_n_32 ,\INCLUDE_MM2S_SOF_EOF_GENERATOR.I_MM2S_DMA_MNGR_n_33 ,\INCLUDE_MM2S_SOF_EOF_GENERATOR.I_MM2S_DMA_MNGR_n_34 ,\INCLUDE_MM2S_SOF_EOF_GENERATOR.I_MM2S_DMA_MNGR_n_35 ,\INCLUDE_MM2S_SOF_EOF_GENERATOR.I_MM2S_DMA_MNGR_n_36 ,\INCLUDE_MM2S_SOF_EOF_GENERATOR.I_MM2S_DMA_MNGR_n_37 ,\INCLUDE_MM2S_SOF_EOF_GENERATOR.I_MM2S_DMA_MNGR_n_38 ,\INCLUDE_MM2S_SOF_EOF_GENERATOR.I_MM2S_DMA_MNGR_n_39 ,\INCLUDE_MM2S_SOF_EOF_GENERATOR.I_MM2S_DMA_MNGR_n_40 ,\INCLUDE_MM2S_SOF_EOF_GENERATOR.I_MM2S_DMA_MNGR_n_41 ,\INCLUDE_MM2S_SOF_EOF_GENERATOR.I_MM2S_DMA_MNGR_n_42 ,\INCLUDE_MM2S_SOF_EOF_GENERATOR.I_MM2S_DMA_MNGR_n_43 }),
        .updt_sts_reg(\GEN_DESC_UPDATE.I_SG_UPDATE_QUEUE/GEN_QUEUE.I_UPDT_DESC_QUEUE/sts_queue_wren ));
  GND GND
       (.G(\<const0> ));
  design_1_axi_dma_0_0_axi_dma_mm2s_mngr \INCLUDE_MM2S_SOF_EOF_GENERATOR.I_MM2S_DMA_MNGR 
       (.E(\GEN_DESC_UPDATE.I_SG_UPDATE_QUEUE/GEN_QUEUE.I_UPDT_DESC_QUEUE/ptr_queue_wren ),
        .\GEN_MM2S.queue_dout_new_reg[64] (\GEN_SG_ENGINE.I_SG_ENGINE_n_419 ),
        .\GEN_MM2S.queue_dout_valid_reg (\INCLUDE_MM2S_SOF_EOF_GENERATOR.I_MM2S_DMA_MNGR_n_44 ),
        .\GEN_MM2S.queue_dout_valid_reg_0 (\GEN_SG_ENGINE.I_SG_ENGINE_n_420 ),
        .\GEN_Q_FOR_SYNC.MM2S_CHANNEL.ptr_queue_dout_reg[31] (updt_desc_reg0),
        .\GEN_Q_FOR_SYNC.MM2S_CHANNEL.sts_queue_dout_reg[33] (\GEN_DESC_UPDATE.I_SG_UPDATE_QUEUE/GEN_QUEUE.I_UPDT_DESC_QUEUE/sts_queue_wren ),
        .\GEN_Q_FOR_SYNC.MM2S_CHANNEL.sts_queue_dout_reg[33]_0 ({s_axis_mm2s_updtsts_tlast,\INCLUDE_MM2S_SOF_EOF_GENERATOR.I_MM2S_DMA_MNGR_n_16 ,\INCLUDE_MM2S_SOF_EOF_GENERATOR.I_MM2S_DMA_MNGR_n_17 ,\INCLUDE_MM2S_SOF_EOF_GENERATOR.I_MM2S_DMA_MNGR_n_18 ,\INCLUDE_MM2S_SOF_EOF_GENERATOR.I_MM2S_DMA_MNGR_n_19 ,\INCLUDE_MM2S_SOF_EOF_GENERATOR.I_MM2S_DMA_MNGR_n_20 ,\INCLUDE_MM2S_SOF_EOF_GENERATOR.I_MM2S_DMA_MNGR_n_21 ,\INCLUDE_MM2S_SOF_EOF_GENERATOR.I_MM2S_DMA_MNGR_n_22 ,\INCLUDE_MM2S_SOF_EOF_GENERATOR.I_MM2S_DMA_MNGR_n_23 ,\INCLUDE_MM2S_SOF_EOF_GENERATOR.I_MM2S_DMA_MNGR_n_24 ,\INCLUDE_MM2S_SOF_EOF_GENERATOR.I_MM2S_DMA_MNGR_n_25 ,\INCLUDE_MM2S_SOF_EOF_GENERATOR.I_MM2S_DMA_MNGR_n_26 ,\INCLUDE_MM2S_SOF_EOF_GENERATOR.I_MM2S_DMA_MNGR_n_27 ,\INCLUDE_MM2S_SOF_EOF_GENERATOR.I_MM2S_DMA_MNGR_n_28 ,\INCLUDE_MM2S_SOF_EOF_GENERATOR.I_MM2S_DMA_MNGR_n_29 ,\INCLUDE_MM2S_SOF_EOF_GENERATOR.I_MM2S_DMA_MNGR_n_30 ,\INCLUDE_MM2S_SOF_EOF_GENERATOR.I_MM2S_DMA_MNGR_n_31 ,\INCLUDE_MM2S_SOF_EOF_GENERATOR.I_MM2S_DMA_MNGR_n_32 ,\INCLUDE_MM2S_SOF_EOF_GENERATOR.I_MM2S_DMA_MNGR_n_33 ,\INCLUDE_MM2S_SOF_EOF_GENERATOR.I_MM2S_DMA_MNGR_n_34 ,\INCLUDE_MM2S_SOF_EOF_GENERATOR.I_MM2S_DMA_MNGR_n_35 ,\INCLUDE_MM2S_SOF_EOF_GENERATOR.I_MM2S_DMA_MNGR_n_36 ,\INCLUDE_MM2S_SOF_EOF_GENERATOR.I_MM2S_DMA_MNGR_n_37 ,\INCLUDE_MM2S_SOF_EOF_GENERATOR.I_MM2S_DMA_MNGR_n_38 ,\INCLUDE_MM2S_SOF_EOF_GENERATOR.I_MM2S_DMA_MNGR_n_39 ,\INCLUDE_MM2S_SOF_EOF_GENERATOR.I_MM2S_DMA_MNGR_n_40 ,\INCLUDE_MM2S_SOF_EOF_GENERATOR.I_MM2S_DMA_MNGR_n_41 ,\INCLUDE_MM2S_SOF_EOF_GENERATOR.I_MM2S_DMA_MNGR_n_42 ,\INCLUDE_MM2S_SOF_EOF_GENERATOR.I_MM2S_DMA_MNGR_n_43 }),
        .\GNE_SYNC_RESET.halt_i_reg (I_RST_MODULE_n_30),
        .\GNE_SYNC_RESET.scndry_resetn_reg (I_RST_MODULE_n_27),
        .\GNE_SYNC_RESET.scndry_resetn_reg_0 (s2mm_scndry_resetn),
        .Q({p_39_out[96:71],p_39_out[64],p_39_out[54:32]}),
        .ch1_ftch_queue_empty(ch1_ftch_queue_empty),
        .dma_mm2s_error(dma_mm2s_error),
        .halted_reg(\INCLUDE_MM2S_SOF_EOF_GENERATOR.I_MM2S_DMA_MNGR_n_10 ),
        .halted_reg_0(I_AXI_DMA_REG_MODULE_n_19),
        .idle_reg(\INCLUDE_MM2S_SOF_EOF_GENERATOR.I_MM2S_DMA_MNGR_n_11 ),
        .idle_reg_0(I_AXI_DMA_REG_MODULE_n_20),
        .m_axi_sg_aclk(m_axi_sg_aclk),
        .m_axi_sg_aresetn(m_axi_sg_aresetn),
        .m_axis_mm2s_sts_tvalid_int(m_axis_mm2s_sts_tvalid_int),
        .mm2s_all_idle(mm2s_all_idle),
        .mm2s_decerr_i(\GEN_MM2S_DMA_CONTROL.I_MM2S_CMDSTS/mm2s_decerr_i ),
        .mm2s_dmacr(mm2s_dmacr[0]),
        .mm2s_halt(mm2s_halt),
        .mm2s_halted_set0(\GEN_MM2S_DMA_CONTROL.I_MM2S_STS_MNGR/mm2s_halted_set0 ),
        .mm2s_interr_i(\GEN_MM2S_DMA_CONTROL.I_MM2S_CMDSTS/mm2s_interr_i ),
        .mm2s_pending_ptr_updt(\GEN_MM2S_DMA_CONTROL.GEN_SCATTER_GATHER_MODE.I_MM2S_SG_IF/mm2s_pending_ptr_updt ),
        .mm2s_slverr_i(\GEN_MM2S_DMA_CONTROL.I_MM2S_CMDSTS/mm2s_slverr_i ),
        .mm2s_stop(mm2s_stop),
        .mm2s_stop_i(mm2s_stop_i),
        .out(mm2s_scndry_resetn),
        .p_16_out(p_16_out),
        .p_1_out(\GEN_MM2S_DMA_CONTROL.GEN_SCATTER_GATHER_MODE.I_MM2S_SM/p_1_out ),
        .p_2_out(p_2_out),
        .p_37_out(p_37_out),
        .p_54_out(p_54_out),
        .p_60_out(p_60_out),
        .p_7_out(p_7_out_0),
        .packet_in_progress_reg(\GEN_SG_ENGINE.I_SG_ENGINE_n_421 ),
        .ptr_queue_full(ptr_queue_full),
        .queue_rden_new(\I_SG_FETCH_QUEUE/GEN_QUEUE.FTCH_QUEUE_I/queue_rden_new ),
        .queue_sinit(\I_SG_FETCH_QUEUE/GEN_QUEUE.FTCH_QUEUE_I/queue_sinit ),
        .s_axis_mm2s_cmd_tvalid_split(s_axis_mm2s_cmd_tvalid_split),
        .s_axis_mm2s_updtsts_tvalid(s_axis_mm2s_updtsts_tvalid),
        .sts_queue_full(sts_queue_full),
        .sts_received_d1(\GEN_MM2S_DMA_CONTROL.GEN_SCATTER_GATHER_MODE.I_MM2S_SG_IF/sts_received_d1 ),
        .sts_received_i_reg(I_PRMRY_DATAMOVER_n_36));
  design_1_axi_dma_0_0_axi_dma_sofeof_gen \INCLUDE_MM2S_SOF_EOF_GENERATOR.I_MM2S_SOFEOF_GEN 
       (.\GEN_INCLUDE_MM2S.GEN_CH1_DELAY_INTERRUPT.GEN_CH1_FAST_COUNTER.ch1_dly_fast_incr_reg (\GEN_SG_ENGINE.I_SG_ENGINE_n_310 ),
        .\GEN_INCLUDE_MM2S.GEN_CH1_DELAY_INTERRUPT.ch1_delay_cnt_en_reg (\INCLUDE_MM2S_SOF_EOF_GENERATOR.I_MM2S_SOFEOF_GEN_n_3 ),
        .\GEN_INCLUDE_MM2S.GEN_CH1_DELAY_INTERRUPT.ch1_dly_irq_set_i_reg (\INCLUDE_MM2S_SOF_EOF_GENERATOR.I_MM2S_SOFEOF_GEN_n_0 ),
        .\GNE_SYNC_RESET.scndry_resetn_reg (I_RST_MODULE_n_27),
        .axi_dma_tstvec(\^axi_dma_tstvec [1]),
        .\axi_dma_tstvec_0__s_port_] (\^axi_dma_tstvec [0]),
        .ch1_delay_cnt_en(\GEN_INTERRUPT_LOGIC.I_AXI_SG_INTRPT/ch1_delay_cnt_en ),
        .ch1_delay_zero__6(\GEN_INTERRUPT_LOGIC.I_AXI_SG_INTRPT/ch1_delay_zero__6 ),
        .m_axi_sg_aclk(m_axi_sg_aclk),
        .m_axis_mm2s_tlast(m_axis_mm2s_tlast),
        .m_axis_mm2s_tready(m_axis_mm2s_tready),
        .m_axis_mm2s_tvalid(m_axis_mm2s_tvalid),
        .out(mm2s_prmry_resetn),
        .p_4_out__2(\GEN_INTERRUPT_LOGIC.I_AXI_SG_INTRPT/p_4_out__2 ));
  design_1_axi_dma_0_0_axi_dma_s2mm_mngr \INCLUDE_S2MM_SOF_EOF_GENERATOR.I_S2MM_DMA_MNGR 
       (.D({I_PRMRY_DATAMOVER_n_40,I_PRMRY_DATAMOVER_n_41,I_PRMRY_DATAMOVER_n_42,I_PRMRY_DATAMOVER_n_43,I_PRMRY_DATAMOVER_n_44,I_PRMRY_DATAMOVER_n_45,I_PRMRY_DATAMOVER_n_46,I_PRMRY_DATAMOVER_n_47,I_PRMRY_DATAMOVER_n_48,I_PRMRY_DATAMOVER_n_49,I_PRMRY_DATAMOVER_n_50,I_PRMRY_DATAMOVER_n_51,I_PRMRY_DATAMOVER_n_52,I_PRMRY_DATAMOVER_n_53}),
        .E(\GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_CMD_STATUS/I_CMD_FIFO/sig_push_regfifo ),
        .\FSM_sequential_GEN_SM_FOR_NO_LENGTH.s2mm_cs_reg[1] ({\INCLUDE_S2MM_SOF_EOF_GENERATOR.I_S2MM_DMA_MNGR_n_13 ,\INCLUDE_S2MM_SOF_EOF_GENERATOR.I_S2MM_DMA_MNGR_n_14 }),
        .\GEN_Q_FOR_SYNC.S2MM_CHANNEL.NO_APP_UPDATE.sts2_queue_dout_reg[33] ({s_axis_s2mm_updtsts_tlast,\INCLUDE_S2MM_SOF_EOF_GENERATOR.I_S2MM_DMA_MNGR_n_17 ,\INCLUDE_S2MM_SOF_EOF_GENERATOR.I_S2MM_DMA_MNGR_n_18 ,\INCLUDE_S2MM_SOF_EOF_GENERATOR.I_S2MM_DMA_MNGR_n_19 ,\INCLUDE_S2MM_SOF_EOF_GENERATOR.I_S2MM_DMA_MNGR_n_20 ,\INCLUDE_S2MM_SOF_EOF_GENERATOR.I_S2MM_DMA_MNGR_n_21 ,\INCLUDE_S2MM_SOF_EOF_GENERATOR.I_S2MM_DMA_MNGR_n_22 ,\INCLUDE_S2MM_SOF_EOF_GENERATOR.I_S2MM_DMA_MNGR_n_23 ,\INCLUDE_S2MM_SOF_EOF_GENERATOR.I_S2MM_DMA_MNGR_n_24 ,\INCLUDE_S2MM_SOF_EOF_GENERATOR.I_S2MM_DMA_MNGR_n_25 ,\INCLUDE_S2MM_SOF_EOF_GENERATOR.I_S2MM_DMA_MNGR_n_26 ,\INCLUDE_S2MM_SOF_EOF_GENERATOR.I_S2MM_DMA_MNGR_n_27 ,\INCLUDE_S2MM_SOF_EOF_GENERATOR.I_S2MM_DMA_MNGR_n_28 ,\INCLUDE_S2MM_SOF_EOF_GENERATOR.I_S2MM_DMA_MNGR_n_29 ,\INCLUDE_S2MM_SOF_EOF_GENERATOR.I_S2MM_DMA_MNGR_n_30 ,\INCLUDE_S2MM_SOF_EOF_GENERATOR.I_S2MM_DMA_MNGR_n_31 ,\INCLUDE_S2MM_SOF_EOF_GENERATOR.I_S2MM_DMA_MNGR_n_32 ,\INCLUDE_S2MM_SOF_EOF_GENERATOR.I_S2MM_DMA_MNGR_n_33 ,\INCLUDE_S2MM_SOF_EOF_GENERATOR.I_S2MM_DMA_MNGR_n_34 ,\INCLUDE_S2MM_SOF_EOF_GENERATOR.I_S2MM_DMA_MNGR_n_35 ,\INCLUDE_S2MM_SOF_EOF_GENERATOR.I_S2MM_DMA_MNGR_n_36 }),
        .\GEN_Q_FOR_SYNC.S2MM_CHANNEL.NO_APP_UPDATE.sts2_queue_dout_reg[33]_0 (\GEN_DESC_UPDATE.I_SG_UPDATE_QUEUE/GEN_QUEUE.I_UPDT_DESC_QUEUE/sts2_queue_wren ),
        .\GEN_Q_FOR_SYNC.S2MM_CHANNEL.ptr2_queue_dout_reg[31] (\GEN_DESC_UPDATE.I_SG_UPDATE_QUEUE/GEN_QUEUE.I_UPDT_DESC_QUEUE/ptr2_queue_wren ),
        .\GEN_S2MM.queue_dout2_new_reg[64] (\GEN_SG_ENGINE.I_SG_ENGINE_n_422 ),
        .\GEN_S2MM.queue_dout2_new_reg[90] ({p_13_out[96:71],p_13_out[64]}),
        .\GEN_S2MM.queue_dout2_valid_reg (\INCLUDE_S2MM_SOF_EOF_GENERATOR.I_S2MM_DMA_MNGR_n_39 ),
        .\GEN_S2MM.queue_dout2_valid_reg_0 (\GEN_SG_ENGINE.I_SG_ENGINE_n_423 ),
        .\GEN_S2MM.reg2_reg[90] (p_0_in),
        .\GNE_SYNC_RESET.halt_i_reg (I_RST_MODULE_n_28),
        .\GNE_SYNC_RESET.scndry_resetn_reg (I_RST_MODULE_n_29),
        .\GNE_SYNC_RESET.scndry_resetn_reg_0 (s2mm_scndry_resetn),
        .Q({\INCLUDE_S2MM_SOF_EOF_GENERATOR.I_S2MM_DMA_MNGR_n_40 ,\INCLUDE_S2MM_SOF_EOF_GENERATOR.I_S2MM_DMA_MNGR_n_41 ,\INCLUDE_S2MM_SOF_EOF_GENERATOR.I_S2MM_DMA_MNGR_n_42 ,\INCLUDE_S2MM_SOF_EOF_GENERATOR.I_S2MM_DMA_MNGR_n_43 ,\INCLUDE_S2MM_SOF_EOF_GENERATOR.I_S2MM_DMA_MNGR_n_44 ,\INCLUDE_S2MM_SOF_EOF_GENERATOR.I_S2MM_DMA_MNGR_n_45 ,\INCLUDE_S2MM_SOF_EOF_GENERATOR.I_S2MM_DMA_MNGR_n_46 ,\INCLUDE_S2MM_SOF_EOF_GENERATOR.I_S2MM_DMA_MNGR_n_47 ,\INCLUDE_S2MM_SOF_EOF_GENERATOR.I_S2MM_DMA_MNGR_n_48 ,\INCLUDE_S2MM_SOF_EOF_GENERATOR.I_S2MM_DMA_MNGR_n_49 ,\INCLUDE_S2MM_SOF_EOF_GENERATOR.I_S2MM_DMA_MNGR_n_50 ,\INCLUDE_S2MM_SOF_EOF_GENERATOR.I_S2MM_DMA_MNGR_n_51 ,\INCLUDE_S2MM_SOF_EOF_GENERATOR.I_S2MM_DMA_MNGR_n_52 ,\INCLUDE_S2MM_SOF_EOF_GENERATOR.I_S2MM_DMA_MNGR_n_53 ,\INCLUDE_S2MM_SOF_EOF_GENERATOR.I_S2MM_DMA_MNGR_n_54 ,\INCLUDE_S2MM_SOF_EOF_GENERATOR.I_S2MM_DMA_MNGR_n_55 ,\INCLUDE_S2MM_SOF_EOF_GENERATOR.I_S2MM_DMA_MNGR_n_56 ,\INCLUDE_S2MM_SOF_EOF_GENERATOR.I_S2MM_DMA_MNGR_n_57 ,\INCLUDE_S2MM_SOF_EOF_GENERATOR.I_S2MM_DMA_MNGR_n_58 ,\INCLUDE_S2MM_SOF_EOF_GENERATOR.I_S2MM_DMA_MNGR_n_59 ,\INCLUDE_S2MM_SOF_EOF_GENERATOR.I_S2MM_DMA_MNGR_n_60 ,\INCLUDE_S2MM_SOF_EOF_GENERATOR.I_S2MM_DMA_MNGR_n_61 ,\INCLUDE_S2MM_SOF_EOF_GENERATOR.I_S2MM_DMA_MNGR_n_62 ,\INCLUDE_S2MM_SOF_EOF_GENERATOR.I_S2MM_DMA_MNGR_n_63 ,\INCLUDE_S2MM_SOF_EOF_GENERATOR.I_S2MM_DMA_MNGR_n_64 ,\INCLUDE_S2MM_SOF_EOF_GENERATOR.I_S2MM_DMA_MNGR_n_65 }),
        .\QUEUE_COUNT.cmnds_queued_shift_reg[0] (\GEN_S2MM_DMA_CONTROL.GEN_SCATTER_GATHER_MODE.I_S2MM_SM/cmnds_queued_shift ),
        .\USE_SINGLE_REG.sig_regfifo_dout_reg_reg[4] (I_PRMRY_DATAMOVER_n_54),
        .all_is_idle_d1(\GEN_S2MM_DMA_CONTROL.I_S2MM_STS_MNGR/all_is_idle_d1 ),
        .ch2_ftch_queue_empty(ch2_ftch_queue_empty),
        .dma_s2mm_error(dma_s2mm_error),
        .\dmacr_i_reg[0] (\GEN_SG_ENGINE.I_SG_ENGINE_n_298 ),
        .halted_reg(\INCLUDE_S2MM_SOF_EOF_GENERATOR.I_S2MM_DMA_MNGR_n_11 ),
        .halted_reg_0(I_AXI_DMA_REG_MODULE_n_44),
        .m_axi_sg_aclk(m_axi_sg_aclk),
        .m_axis_s2mm_sts_tready(m_axis_s2mm_sts_tready),
        .m_axis_s2mm_sts_tvalid_int(m_axis_s2mm_sts_tvalid_int),
        .out(mm2s_scndry_resetn),
        .p_10_out(p_10_out),
        .p_1_out(\GEN_S2MM_DMA_CONTROL.GEN_SCATTER_GATHER_MODE.I_S2MM_SM/p_1_out ),
        .p_8_out(p_8_out),
        .ptr2_queue_full(ptr2_queue_full),
        .queue_rden2_new(\I_SG_FETCH_QUEUE/GEN_QUEUE.FTCH_QUEUE_I/queue_rden2_new ),
        .queue_sinit2(\I_SG_FETCH_QUEUE/GEN_QUEUE.FTCH_QUEUE_I/queue_sinit2 ),
        .s2mm_all_idle(s2mm_all_idle),
        .s2mm_cmnd_idle1(\GEN_S2MM_DMA_CONTROL.GEN_SCATTER_GATHER_MODE.I_S2MM_SM/s2mm_cmnd_idle1 ),
        .s2mm_decerr_i(\GEN_S2MM_DMA_CONTROL.I_S2MM_CMDSTS/s2mm_decerr_i ),
        .s2mm_dmacr(s2mm_dmacr[0]),
        .s2mm_halt(s2mm_halt),
        .s2mm_halted_set(s2mm_halted_set),
        .s2mm_halted_set0(\GEN_S2MM_DMA_CONTROL.I_S2MM_STS_MNGR/s2mm_halted_set0 ),
        .s2mm_interr_i(\GEN_S2MM_DMA_CONTROL.I_S2MM_CMDSTS/s2mm_interr_i ),
        .s2mm_slverr_i(\GEN_S2MM_DMA_CONTROL.I_S2MM_CMDSTS/s2mm_slverr_i ),
        .s2mm_stop(s2mm_stop),
        .s2mm_stop_i2_out(s2mm_stop_i2_out),
        .s_axis_s2mm_cmd_tready(s_axis_s2mm_cmd_tready),
        .s_axis_s2mm_cmd_tvalid_split(s_axis_s2mm_cmd_tvalid_split),
        .s_axis_s2mm_updtptr_tlast(s_axis_s2mm_updtptr_tlast),
        .s_axis_s2mm_updtsts_tvalid(s_axis_s2mm_updtsts_tvalid),
        .sts2_queue_full(sts2_queue_full),
        .sts_received_d1(\GEN_S2MM_DMA_CONTROL.GEN_SCATTER_GATHER_MODE.I_S2MM_SG_IF/sts_received_d1 ));
  design_1_axi_dma_0_0_axi_dma_sofeof_gen_0 \INCLUDE_S2MM_SOF_EOF_GENERATOR.I_S2MM_SOFEOF_GEN 
       (.\GEN_INCLUDE_S2MM.GEN_CH2_DELAY_INTERRUPT.GEN_CH2_FAST_COUNTER.ch2_dly_fast_incr_reg (\GEN_SG_ENGINE.I_SG_ENGINE_n_328 ),
        .\GEN_INCLUDE_S2MM.GEN_CH2_DELAY_INTERRUPT.ch2_delay_cnt_en_reg (\INCLUDE_S2MM_SOF_EOF_GENERATOR.I_S2MM_SOFEOF_GEN_n_3 ),
        .\GEN_INCLUDE_S2MM.GEN_CH2_DELAY_INTERRUPT.ch2_dly_irq_set_i_reg (\INCLUDE_S2MM_SOF_EOF_GENERATOR.I_S2MM_SOFEOF_GEN_n_0 ),
        .\GNE_SYNC_RESET.scndry_resetn_reg (I_RST_MODULE_n_29),
        .axi_dma_tstvec(\^axi_dma_tstvec [3]),
        .\axi_dma_tstvec[2] (\^axi_dma_tstvec [2]),
        .ch2_delay_cnt_en(\GEN_INTERRUPT_LOGIC.I_AXI_SG_INTRPT/ch2_delay_cnt_en ),
        .ch2_delay_zero__6(\GEN_INTERRUPT_LOGIC.I_AXI_SG_INTRPT/ch2_delay_zero__6 ),
        .m_axi_sg_aclk(m_axi_sg_aclk),
        .out(s2mm_prmry_resetn),
        .p_0_out__2(\GEN_INTERRUPT_LOGIC.I_AXI_SG_INTRPT/p_0_out__2 ),
        .s_axis_s2mm_tlast(s_axis_s2mm_tlast),
        .s_axis_s2mm_tready(s_axis_s2mm_tready),
        .s_axis_s2mm_tvalid(s_axis_s2mm_tvalid));
  design_1_axi_dma_0_0_axi_dma_reg_module I_AXI_DMA_REG_MODULE
       (.CO(\I_SG_FETCH_MNGR/I_FTCH_PNTR_MNGR/p_1_out ),
        .D(s_axis_s2mm_cmd_tdata_split),
        .\GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_s_level_out_d4 (I_RST_MODULE_n_39),
        .\GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_s_level_out_d4_0 (I_RST_MODULE_n_38),
        .\GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_s_level_out_d4_1 (I_RST_MODULE_n_37),
        .\GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_s_level_out_d4_2 (I_RST_MODULE_n_36),
        .\GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_s_level_out_d4_3 (I_RST_MODULE_n_35),
        .\GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_s_level_out_d4_4 (I_RST_MODULE_n_34),
        .\GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_s_level_out_d4_5 (I_RST_MODULE_n_33),
        .\GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_s_level_out_d4_6 (I_RST_MODULE_n_32),
        .\GEN_CH1_FETCH.ch1_active_i_reg (ftch_cmnd_data),
        .\GEN_CH1_UPDATE.ch1_dma_decerr_set_reg (\GEN_SG_ENGINE.I_SG_ENGINE_n_71 ),
        .\GEN_CH1_UPDATE.ch1_dma_interr_set_reg (\GEN_SG_ENGINE.I_SG_ENGINE_n_69 ),
        .\GEN_CH1_UPDATE.ch1_dma_slverr_set_reg (\GEN_SG_ENGINE.I_SG_ENGINE_n_70 ),
        .\GEN_CH1_UPDATE.ch1_updt_decerr_set_reg (\GEN_SG_ENGINE.I_SG_ENGINE_n_74 ),
        .\GEN_CH1_UPDATE.ch1_updt_interr_set_reg (\GEN_SG_ENGINE.I_SG_ENGINE_n_72 ),
        .\GEN_CH1_UPDATE.ch1_updt_slverr_set_reg (\GEN_SG_ENGINE.I_SG_ENGINE_n_73 ),
        .\GEN_CH2_UPDATE.ch2_dma_decerr_set_reg (\GEN_SG_ENGINE.I_SG_ENGINE_n_77 ),
        .\GEN_CH2_UPDATE.ch2_dma_interr_set_reg (\GEN_SG_ENGINE.I_SG_ENGINE_n_75 ),
        .\GEN_CH2_UPDATE.ch2_dma_slverr_set_reg (\GEN_SG_ENGINE.I_SG_ENGINE_n_76 ),
        .\GEN_CH2_UPDATE.ch2_updt_decerr_set_reg (\GEN_SG_ENGINE.I_SG_ENGINE_n_80 ),
        .\GEN_CH2_UPDATE.ch2_updt_interr_set_reg (\GEN_SG_ENGINE.I_SG_ENGINE_n_78 ),
        .\GEN_CH2_UPDATE.ch2_updt_slverr_set_reg (\GEN_SG_ENGINE.I_SG_ENGINE_n_79 ),
        .\GEN_DESC_REG_FOR_SG.error_pointer_set_reg (I_AXI_DMA_REG_MODULE_n_19),
        .\GEN_DESC_REG_FOR_SG.error_pointer_set_reg_0 (I_AXI_DMA_REG_MODULE_n_44),
        .\GEN_DESC_REG_FOR_SG.error_pointer_set_reg_1 (I_AXI_DMA_REG_MODULE_n_51),
        .\GEN_DESC_REG_FOR_SG.taildesc_lsb_i_reg[30] (\I_SG_FETCH_MNGR/I_FTCH_PNTR_MNGR/p_0_out ),
        .\GEN_INCLUDE_MM2S.GEN_CH1_DELAY_INTERRUPT.ch1_delay_count_reg[0] (I_AXI_DMA_REG_MODULE_n_153),
        .\GEN_INCLUDE_MM2S.GEN_CH1_DELAY_INTERRUPT.ch1_delay_count_reg[7] (p_44_out),
        .\GEN_INCLUDE_MM2S.GEN_CH1_DELAY_INTERRUPT.ch1_dly_irq_set_i_reg (\GEN_INTERRUPT_LOGIC.I_AXI_SG_INTRPT/p_7_out ),
        .\GEN_INCLUDE_MM2S.ch1_thresh_count_reg[0] (I_AXI_DMA_REG_MODULE_n_125),
        .\GEN_INCLUDE_MM2S.ch1_thresh_count_reg[0]_0 (I_AXI_DMA_REG_MODULE_n_126),
        .\GEN_INCLUDE_MM2S.ch1_thresh_count_reg[4] (\GEN_SG_ENGINE.I_SG_ENGINE_n_311 ),
        .\GEN_INCLUDE_MM2S.ch1_thresh_count_reg[7] (p_43_out),
        .\GEN_INCLUDE_S2MM.GEN_CH2_DELAY_INTERRUPT.ch2_delay_count_reg[0] (I_AXI_DMA_REG_MODULE_n_154),
        .\GEN_INCLUDE_S2MM.GEN_CH2_DELAY_INTERRUPT.ch2_delay_count_reg[7] (p_18_out),
        .\GEN_INCLUDE_S2MM.GEN_CH2_DELAY_INTERRUPT.ch2_dly_irq_set_i_reg (\GEN_INTERRUPT_LOGIC.I_AXI_SG_INTRPT/p_3_out ),
        .\GEN_INCLUDE_S2MM.ch2_thresh_count_reg[0] (I_AXI_DMA_REG_MODULE_n_128),
        .\GEN_INCLUDE_S2MM.ch2_thresh_count_reg[0]_0 (I_AXI_DMA_REG_MODULE_n_129),
        .\GEN_INCLUDE_S2MM.ch2_thresh_count_reg[4] (\GEN_SG_ENGINE.I_SG_ENGINE_n_329 ),
        .\GEN_INCLUDE_S2MM.ch2_thresh_count_reg[7] (p_17_out),
        .\GEN_MM2S.queue_dout_valid_reg (\GEN_MM2S_REGISTERS.I_MM2S_DMA_REGISTER/p_1_in ),
        .\GEN_MM2S.reg1_reg[64] (\I_SG_FETCH_QUEUE/p_3_out ),
        .\GEN_MM2S_DMA_CONTROL.mm2s_stop_reg (I_RST_MODULE_n_18),
        .\GEN_PNTR_FOR_CH1.ch1_fetch_address_i_reg[31] (mm2s_curdesc),
        .\GEN_PNTR_FOR_CH1.ch1_fetch_address_i_reg[31]_0 (ch1_fetch_address_i),
        .\GEN_PNTR_FOR_CH1.ch1_sg_idle_reg ({I_AXI_DMA_REG_MODULE_n_133,I_AXI_DMA_REG_MODULE_n_134,I_AXI_DMA_REG_MODULE_n_135,I_AXI_DMA_REG_MODULE_n_136}),
        .\GEN_PNTR_FOR_CH1.ch1_sg_idle_reg_0 ({I_AXI_DMA_REG_MODULE_n_137,I_AXI_DMA_REG_MODULE_n_138,I_AXI_DMA_REG_MODULE_n_139}),
        .\GEN_PNTR_FOR_CH1.ch1_sg_idle_reg_1 (I_AXI_DMA_REG_MODULE_n_149),
        .\GEN_PNTR_FOR_CH2.ch2_fetch_address_i_reg[31] (ch2_fetch_address_i),
        .\GEN_PNTR_FOR_CH2.ch2_sg_idle_reg ({I_AXI_DMA_REG_MODULE_n_140,I_AXI_DMA_REG_MODULE_n_141}),
        .\GEN_PNTR_FOR_CH2.ch2_sg_idle_reg_0 ({I_AXI_DMA_REG_MODULE_n_142,I_AXI_DMA_REG_MODULE_n_143,I_AXI_DMA_REG_MODULE_n_144,I_AXI_DMA_REG_MODULE_n_145}),
        .\GEN_PNTR_FOR_CH2.ch2_sg_idle_reg_1 ({I_AXI_DMA_REG_MODULE_n_146,I_AXI_DMA_REG_MODULE_n_147,I_AXI_DMA_REG_MODULE_n_148}),
        .\GEN_PNTR_FOR_CH2.ch2_sg_idle_reg_2 (I_AXI_DMA_REG_MODULE_n_152),
        .\GEN_PNTR_FOR_CH2.ch2_sg_idle_reg_3 (\GEN_SG_ENGINE.I_SG_ENGINE_n_49 ),
        .\GEN_S2MM_DMA_CONTROL.s2mm_stop_reg (I_RST_MODULE_n_19),
        .\GEN_SYNC_WRITE.axi2ip_wrce_reg[0] (I_RST_MODULE_n_21),
        .\GEN_SYNC_WRITE.axi2ip_wrce_reg[12] (I_RST_MODULE_n_20),
        .\GNE_SYNC_RESET.scndry_resetn_reg (\GEN_DESC_UPDATE.I_SG_UPDATE_QUEUE/GEN_QUEUE.I_UPDT_DESC_QUEUE/sinit ),
        .\GNE_SYNC_RESET.scndry_resetn_reg_0 (mm2s_scndry_resetn),
        .\GNE_SYNC_RESET.scndry_resetn_reg_1 (s2mm_scndry_resetn),
        .Q(s2mm_curdesc),
        .S({I_AXI_DMA_REG_MODULE_n_131,I_AXI_DMA_REG_MODULE_n_132}),
        .SR(I_RST_MODULE_n_16),
        .all_is_idle_d1(\GEN_S2MM_DMA_CONTROL.I_S2MM_STS_MNGR/all_is_idle_d1 ),
        .axi_dma_tstvec({\^axi_dma_tstvec [5:4],\^axi_dma_tstvec [2],\^axi_dma_tstvec [0]}),
        .ch1_delay_cnt_en(\GEN_INTERRUPT_LOGIC.I_AXI_SG_INTRPT/ch1_delay_cnt_en ),
        .ch1_delay_zero__6(\GEN_INTERRUPT_LOGIC.I_AXI_SG_INTRPT/ch1_delay_zero__6 ),
        .ch1_nxtdesc_wren(ch1_nxtdesc_wren),
        .ch1_sg_idle(\I_SG_FETCH_MNGR/ch1_sg_idle ),
        .ch2_delay_cnt_en(\GEN_INTERRUPT_LOGIC.I_AXI_SG_INTRPT/ch2_delay_cnt_en ),
        .ch2_delay_zero__6(\GEN_INTERRUPT_LOGIC.I_AXI_SG_INTRPT/ch2_delay_zero__6 ),
        .ch2_nxtdesc_wren(ch2_nxtdesc_wren),
        .data_concat1(\I_SG_FETCH_QUEUE/data_concat1 ),
        .\dmacr_i_reg[0] (\GEN_S2MM_REGISTERS.I_S2MM_DMA_REGISTER/p_1_in ),
        .\dmacr_i_reg[23] (I_AXI_DMA_REG_MODULE_n_60),
        .\dmacr_i_reg[23]_0 (I_AXI_DMA_REG_MODULE_n_61),
        .\dmacr_i_reg[3] ({p_2_out_1[12],p_2_out_1[0]}),
        .error_d1_reg(I_AXI_DMA_REG_MODULE_n_24),
        .error_d1_reg_0(I_AXI_DMA_REG_MODULE_n_25),
        .error_d1_reg_1(I_AXI_DMA_REG_MODULE_n_26),
        .error_d1_reg_2(I_AXI_DMA_REG_MODULE_n_48),
        .error_d1_reg_3(I_AXI_DMA_REG_MODULE_n_49),
        .error_d1_reg_4(I_AXI_DMA_REG_MODULE_n_50),
        .idle_reg(I_AXI_DMA_REG_MODULE_n_20),
        .idle_reg_0(\INCLUDE_MM2S_SOF_EOF_GENERATOR.I_MM2S_DMA_MNGR_n_11 ),
        .irqdelay_wren_reg({mm2s_dmacr[31:17],mm2s_dmacr[0]}),
        .irqdelay_wren_reg_0({s2mm_dmacr[31:17],s2mm_dmacr[0]}),
        .m_axi_sg_aclk(m_axi_sg_aclk),
        .m_axi_sg_aresetn(m_axi_sg_aresetn),
        .m_axi_sg_rdata(m_axi_sg_rdata[31]),
        .mm2s_all_idle(mm2s_all_idle),
        .mm2s_cmd_wdata(p_3_out),
        .mm2s_desc_flush(mm2s_desc_flush),
        .mm2s_halt_cmplt(mm2s_halt_cmplt),
        .mm2s_halted_clr_reg(\INCLUDE_MM2S_SOF_EOF_GENERATOR.I_MM2S_DMA_MNGR_n_10 ),
        .mm2s_halted_set0(\GEN_MM2S_DMA_CONTROL.I_MM2S_STS_MNGR/mm2s_halted_set0 ),
        .mm2s_introut(mm2s_introut),
        .mm2s_soft_reset_done(mm2s_soft_reset_done),
        .mm2s_stop_i(mm2s_stop_i),
        .out(axi_lite_reset_n),
        .p_0_out__2(\GEN_INTERRUPT_LOGIC.I_AXI_SG_INTRPT/p_0_out__2 ),
        .p_10_out(p_10_out),
        .p_10_out_0(\GEN_S2MM_REGISTERS.I_S2MM_DMA_REGISTER/p_10_out ),
        .p_11_out__2(\GEN_INTERRUPT_LOGIC.I_AXI_SG_INTRPT/p_11_out__2 ),
        .p_15_out(\GEN_INTERRUPT_LOGIC.I_AXI_SG_INTRPT/p_15_out ),
        .p_16_out(p_16_out),
        .p_19_out(p_19_out),
        .p_20_out(p_20_out),
        .p_24_out(p_24_out),
        .p_25_out(p_25_out),
        .p_26_out(p_26_out),
        .p_37_out(p_37_out),
        .p_45_out(p_45_out),
        .p_46_out(p_46_out),
        .p_4_out__2(\GEN_INTERRUPT_LOGIC.I_AXI_SG_INTRPT/p_4_out__2 ),
        .p_50_out(p_50_out),
        .p_51_out(p_51_out),
        .p_52_out(p_52_out),
        .p_8_out(\GEN_INTERRUPT_LOGIC.I_AXI_SG_INTRPT/p_8_out ),
        .p_9_out__2(\GEN_INTERRUPT_LOGIC.I_AXI_SG_INTRPT/p_9_out__2 ),
        .queue_sinit(\I_SG_FETCH_QUEUE/GEN_QUEUE.FTCH_QUEUE_I/queue_sinit ),
        .queue_sinit2(\I_SG_FETCH_QUEUE/GEN_QUEUE.FTCH_QUEUE_I/queue_sinit2 ),
        .s2mm_all_idle(s2mm_all_idle),
        .s2mm_halted_clr_reg(\INCLUDE_S2MM_SOF_EOF_GENERATOR.I_S2MM_DMA_MNGR_n_11 ),
        .s2mm_halted_set(s2mm_halted_set),
        .s2mm_introut(s2mm_introut),
        .s2mm_soft_reset_done(s2mm_soft_reset_done),
        .s_axi_lite_aclk(s_axi_lite_aclk),
        .s_axi_lite_araddr(s_axi_lite_araddr),
        .s_axi_lite_arready(s_axi_lite_arready),
        .s_axi_lite_arvalid(s_axi_lite_arvalid),
        .s_axi_lite_awready(s_axi_lite_awready),
        .s_axi_lite_awvalid(s_axi_lite_awvalid),
        .s_axi_lite_bready(s_axi_lite_bready),
        .s_axi_lite_bvalid(s_axi_lite_bvalid),
        .s_axi_lite_rdata(s_axi_lite_rdata),
        .s_axi_lite_rready(s_axi_lite_rready),
        .s_axi_lite_rvalid(s_axi_lite_rvalid),
        .s_axi_lite_wdata({s_axi_lite_wdata[31:6],s_axi_lite_wdata[4:2],s_axi_lite_wdata[0]}),
        .s_axi_lite_wvalid(s_axi_lite_wvalid),
        .sg_ftch_error0(\GEN_MM2S_REGISTERS.I_MM2S_DMA_REGISTER/sg_ftch_error0 ),
        .sg_ftch_error0_1(\GEN_S2MM_REGISTERS.I_S2MM_DMA_REGISTER/sg_ftch_error0 ),
        .sg_updt_error_reg(I_AXI_DMA_REG_MODULE_n_21),
        .sg_updt_error_reg_0(I_AXI_DMA_REG_MODULE_n_22),
        .sg_updt_error_reg_1(I_AXI_DMA_REG_MODULE_n_23),
        .sg_updt_error_reg_2(I_AXI_DMA_REG_MODULE_n_45),
        .sg_updt_error_reg_3(I_AXI_DMA_REG_MODULE_n_46),
        .sg_updt_error_reg_4(I_AXI_DMA_REG_MODULE_n_47),
        .soft_reset(soft_reset),
        .soft_reset_d1(\GEN_RESET_FOR_S2MM.RESET_I/soft_reset_d1 ),
        .soft_reset_d1_reg(I_AXI_DMA_REG_MODULE_n_43),
        .soft_reset_re0(\GEN_RESET_FOR_MM2S.RESET_I/soft_reset_re0 ),
        .soft_reset_re_reg(I_AXI_DMA_REG_MODULE_n_18));
  design_1_axi_dma_0_0_axi_datamover I_PRMRY_DATAMOVER
       (.D({I_PRMRY_DATAMOVER_n_40,I_PRMRY_DATAMOVER_n_41,I_PRMRY_DATAMOVER_n_42,I_PRMRY_DATAMOVER_n_43,I_PRMRY_DATAMOVER_n_44,I_PRMRY_DATAMOVER_n_45,I_PRMRY_DATAMOVER_n_46,I_PRMRY_DATAMOVER_n_47,I_PRMRY_DATAMOVER_n_48,I_PRMRY_DATAMOVER_n_49,I_PRMRY_DATAMOVER_n_50,I_PRMRY_DATAMOVER_n_51,I_PRMRY_DATAMOVER_n_52,I_PRMRY_DATAMOVER_n_53}),
        .DI({\GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/sig_dre2ibtt_eop_reg ,\GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/sig_dre2ibtt_tlast_reg ,\GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT/sig_byte_cntr_reg }),
        .E(I_PRMRY_DATAMOVER_n_55),
        .\GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_s_level_out_d4 (m_axi_s2mm_aresetn),
        .\GEN_HOLD_NO_DATA.s_axis_s2mm_cmd_tvalid_reg (\GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_CMD_STATUS/I_CMD_FIFO/sig_push_regfifo ),
        .\GEN_MM2S.queue_dout_new_reg[31] ({p_39_out[31:0],p_39_out[58],p_3_out,p_39_out[45:32]}),
        .\GEN_S2MM.queue_dout2_new_reg[31] ({p_13_out[31:0],s_axis_s2mm_cmd_tdata_split,p_13_out[45:32]}),
        .\GNE_SYNC_RESET.halt_i_reg (I_RST_MODULE_n_40),
        .\GNE_SYNC_RESET.halt_i_reg_0 (I_RST_MODULE_n_41),
        .\GNE_SYNC_RESET.scndry_resetn_reg (s2mm_scndry_resetn),
        .\INDETERMINATE_BTT_MODE.s2mm_packet_eof_i_reg (I_PRMRY_DATAMOVER_n_54),
        .Q(\GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT/I_XD_FIFO/NON_BLK_MEM.I_SYNC_FIFOGEN_FIFO/FAMILY_SUPPORTED.I_SYNC_FIFO_BRAM/inst_fifo_gen/gconvfifo.rf/grf.rf/p_11_out ),
        .\gpr1.dout_i_reg[1] (\GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT/I_XD_FIFO/NON_BLK_MEM.I_SYNC_FIFOGEN_FIFO/FAMILY_SUPPORTED.I_SYNC_FIFO_BRAM/inst_fifo_gen/gconvfifo.rf/grf.rf/p_0_out ),
        .m_axi_mm2s_aclk(m_axi_mm2s_aclk),
        .m_axi_mm2s_araddr(m_axi_mm2s_araddr),
        .m_axi_mm2s_arburst(\^m_axi_mm2s_arburst ),
        .m_axi_mm2s_arlen(\^m_axi_mm2s_arlen ),
        .m_axi_mm2s_arready(m_axi_mm2s_arready),
        .m_axi_mm2s_arsize(\^m_axi_mm2s_arsize ),
        .m_axi_mm2s_arvalid(m_axi_mm2s_arvalid),
        .m_axi_mm2s_rdata(m_axi_mm2s_rdata),
        .m_axi_mm2s_rlast(m_axi_mm2s_rlast),
        .m_axi_mm2s_rready(m_axi_mm2s_rready),
        .m_axi_mm2s_rresp(m_axi_mm2s_rresp),
        .m_axi_mm2s_rvalid(m_axi_mm2s_rvalid),
        .m_axi_s2mm_aclk(m_axi_s2mm_aclk),
        .m_axi_s2mm_awaddr(m_axi_s2mm_awaddr),
        .m_axi_s2mm_awburst(\^m_axi_s2mm_awburst ),
        .m_axi_s2mm_awlen(\^m_axi_s2mm_awlen ),
        .m_axi_s2mm_awready(m_axi_s2mm_awready),
        .m_axi_s2mm_awsize(\^m_axi_s2mm_awsize ),
        .m_axi_s2mm_awvalid(m_axi_s2mm_awvalid),
        .m_axi_s2mm_bready(m_axi_s2mm_bready),
        .m_axi_s2mm_bresp(m_axi_s2mm_bresp),
        .m_axi_s2mm_bvalid(m_axi_s2mm_bvalid),
        .m_axi_s2mm_wdata(m_axi_s2mm_wdata),
        .m_axi_s2mm_wlast(m_axi_s2mm_wlast),
        .m_axi_s2mm_wready(m_axi_s2mm_wready),
        .m_axi_s2mm_wstrb(m_axi_s2mm_wstrb),
        .m_axi_s2mm_wvalid(m_axi_s2mm_wvalid),
        .m_axis_mm2s_sts_tvalid_int(m_axis_mm2s_sts_tvalid_int),
        .m_axis_mm2s_tdata(m_axis_mm2s_tdata),
        .m_axis_mm2s_tkeep(m_axis_mm2s_tkeep),
        .m_axis_mm2s_tlast(m_axis_mm2s_tlast),
        .m_axis_mm2s_tready(m_axis_mm2s_tready),
        .m_axis_mm2s_tvalid(m_axis_mm2s_tvalid),
        .m_axis_s2mm_sts_tready(m_axis_s2mm_sts_tready),
        .m_axis_s2mm_sts_tvalid_int(m_axis_s2mm_sts_tvalid_int),
        .mm2s_decerr_i(\GEN_MM2S_DMA_CONTROL.I_MM2S_CMDSTS/mm2s_decerr_i ),
        .mm2s_halt_cmplt(mm2s_halt_cmplt),
        .mm2s_interr_i(\GEN_MM2S_DMA_CONTROL.I_MM2S_CMDSTS/mm2s_interr_i ),
        .mm2s_slverr_i(\GEN_MM2S_DMA_CONTROL.I_MM2S_CMDSTS/mm2s_slverr_i ),
        .\mm2s_tag_reg[0] (I_PRMRY_DATAMOVER_n_36),
        .out(m_axi_mm2s_aresetn),
        .p_0_out({\GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT/I_XD_FIFO/NON_BLK_MEM.I_SYNC_FIFOGEN_FIFO/FAMILY_SUPPORTED.I_SYNC_FIFO_BRAM/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_7_6_8_n_3 ,\GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT/I_XD_FIFO/NON_BLK_MEM.I_SYNC_FIFOGEN_FIFO/FAMILY_SUPPORTED.I_SYNC_FIFO_BRAM/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_7_6_8_n_0 ,\GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT/I_XD_FIFO/NON_BLK_MEM.I_SYNC_FIFOGEN_FIFO/FAMILY_SUPPORTED.I_SYNC_FIFO_BRAM/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_7_6_8_n_1 ,\GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT/I_XD_FIFO/NON_BLK_MEM.I_SYNC_FIFOGEN_FIFO/FAMILY_SUPPORTED.I_SYNC_FIFO_BRAM/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_7_0_5_n_4 ,\GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT/I_XD_FIFO/NON_BLK_MEM.I_SYNC_FIFOGEN_FIFO/FAMILY_SUPPORTED.I_SYNC_FIFO_BRAM/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_7_0_5_n_5 ,\GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT/I_XD_FIFO/NON_BLK_MEM.I_SYNC_FIFOGEN_FIFO/FAMILY_SUPPORTED.I_SYNC_FIFO_BRAM/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_7_0_5_n_2 ,\GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT/I_XD_FIFO/NON_BLK_MEM.I_SYNC_FIFOGEN_FIFO/FAMILY_SUPPORTED.I_SYNC_FIFO_BRAM/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_7_0_5_n_3 ,\GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT/I_XD_FIFO/NON_BLK_MEM.I_SYNC_FIFOGEN_FIFO/FAMILY_SUPPORTED.I_SYNC_FIFO_BRAM/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_7_0_5_n_0 ,\GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT/I_XD_FIFO/NON_BLK_MEM.I_SYNC_FIFOGEN_FIFO/FAMILY_SUPPORTED.I_SYNC_FIFO_BRAM/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_7_0_5_n_1 }),
        .p_2_out(p_2_out),
        .p_7_out(p_7_out_0),
        .p_8_out(p_8_out),
        .s2mm_decerr_i(\GEN_S2MM_DMA_CONTROL.I_S2MM_CMDSTS/s2mm_decerr_i ),
        .s2mm_halt_cmplt(s2mm_halt_cmplt),
        .s2mm_interr_i(\GEN_S2MM_DMA_CONTROL.I_S2MM_CMDSTS/s2mm_interr_i ),
        .s2mm_slverr_i(\GEN_S2MM_DMA_CONTROL.I_S2MM_CMDSTS/s2mm_slverr_i ),
        .s_axis_mm2s_cmd_tready(s_axis_mm2s_cmd_tready),
        .s_axis_mm2s_cmd_tvalid_split(s_axis_mm2s_cmd_tvalid_split),
        .s_axis_s2mm_cmd_tready(s_axis_s2mm_cmd_tready),
        .s_axis_s2mm_cmd_tvalid_split(s_axis_s2mm_cmd_tvalid_split),
        .s_axis_s2mm_tdata(s_axis_s2mm_tdata),
        .s_axis_s2mm_tkeep(s_axis_s2mm_tkeep),
        .s_axis_s2mm_tlast(s_axis_s2mm_tlast),
        .s_axis_s2mm_tready(s_axis_s2mm_tready),
        .s_axis_s2mm_tvalid(s_axis_s2mm_tvalid),
        .sig_rst2all_stop_request(\GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/sig_rst2all_stop_request ),
        .sig_s_h_halt_reg(\GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/sig_s_h_halt_reg ));
  design_1_axi_dma_0_0_axi_dma_rst_module I_RST_MODULE
       (.\GEN_CH1_FETCH.ch1_ftch_idle_reg (I_RST_MODULE_n_24),
        .\GEN_DESC_UPDT_QUEUE.GEN_DESC_UPDT_NO_STSAPP.updt_desc_sts_reg[0] (I_RST_MODULE_n_28),
        .\GEN_FOR_SYNC.s_last_d1_reg (s2mm_scndry_resetn),
        .\GEN_FOR_SYNC.s_last_d1_reg_0 (I_RST_MODULE_n_27),
        .\GEN_FOR_SYNC.s_last_d1_reg_1 (I_RST_MODULE_n_29),
        .\GEN_FOR_SYNC.s_sof_generated_reg (mm2s_prmry_resetn),
        .\GEN_FOR_SYNC.s_sof_generated_reg_0 (s2mm_prmry_resetn),
        .\GEN_S2MM_DMA_CONTROL.s2mm_desc_flush_i_reg (p_0_in),
        .\GEN_SYNC_READ.axi2ip_rdaddr_reg[0] (axi_lite_reset_n),
        .\GEN_SYNC_WRITE.axi2ip_wrce_reg[0] (I_RST_MODULE_n_32),
        .\GEN_SYNC_WRITE.axi2ip_wrce_reg[12] (I_RST_MODULE_n_36),
        .\GEN_SYNC_WRITE.axi2ip_wrce_reg[12]_0 ({p_2_out_1[12],p_2_out_1[0]}),
        .\GEN_SYNC_WRITE.axi2ip_wrce_reg[13] (I_RST_MODULE_n_37),
        .\GEN_SYNC_WRITE.axi2ip_wrce_reg[14] (I_RST_MODULE_n_38),
        .\GEN_SYNC_WRITE.axi2ip_wrce_reg[16] (I_RST_MODULE_n_39),
        .\GEN_SYNC_WRITE.axi2ip_wrce_reg[1] (I_RST_MODULE_n_33),
        .\GEN_SYNC_WRITE.axi2ip_wrce_reg[2] (I_RST_MODULE_n_34),
        .\GEN_SYNC_WRITE.axi2ip_wrce_reg[4] (I_RST_MODULE_n_35),
        .SR(I_RST_MODULE_n_16),
        .axi_resetn(axi_resetn),
        .counter0(\I_SG_FETCH_QUEUE/counter0 ),
        .dm_m_axi_sg_aresetn(dm_m_axi_sg_aresetn),
        .\dmacr_i_reg[0] (I_RST_MODULE_n_18),
        .\dmacr_i_reg[0]_0 (I_RST_MODULE_n_19),
        .\dmacr_i_reg[0]_1 (mm2s_dmacr[0]),
        .\dmacr_i_reg[23] (I_RST_MODULE_n_20),
        .\dmacr_i_reg[23]_0 (I_RST_MODULE_n_21),
        .\dmacr_i_reg[2] (I_AXI_DMA_REG_MODULE_n_18),
        .\dmacr_i_reg[2]_0 (I_AXI_DMA_REG_MODULE_n_43),
        .\dmacr_i_reg[4] (\GEN_DESC_UPDATE.I_SG_UPDATE_QUEUE/GEN_QUEUE.I_UPDT_DESC_QUEUE/sinit ),
        .m_axi_sg_aclk(m_axi_sg_aclk),
        .m_axi_sg_aresetn(m_axi_sg_aresetn),
        .m_axi_sg_rlast(m_axi_sg_rlast),
        .m_axi_sg_rvalid(m_axi_sg_rvalid),
        .mm2s_all_idle(mm2s_all_idle),
        .mm2s_cntrl_reset_out_n(mm2s_cntrl_reset_out_n),
        .mm2s_halt(mm2s_halt),
        .mm2s_halt_cmplt(mm2s_halt_cmplt),
        .mm2s_prmry_reset_out_n(mm2s_prmry_reset_out_n),
        .mm2s_soft_reset_done(mm2s_soft_reset_done),
        .mm2s_stop(mm2s_stop),
        .mm2s_stop_i(mm2s_stop_i),
        .out(mm2s_scndry_resetn),
        .p_16_out(p_16_out),
        .p_7_out(p_7_out),
        .p_7_out_0(p_7_out_0),
        .p_8_out(p_8_out),
        .queue_sinit(\I_SG_FETCH_QUEUE/GEN_QUEUE.FTCH_QUEUE_I/queue_sinit ),
        .queue_sinit2(\I_SG_FETCH_QUEUE/GEN_QUEUE.FTCH_QUEUE_I/queue_sinit2 ),
        .s2mm_all_idle(s2mm_all_idle),
        .s2mm_halt(s2mm_halt),
        .s2mm_halt_cmplt(s2mm_halt_cmplt),
        .s2mm_prmry_reset_out_n(s2mm_prmry_reset_out_n),
        .s2mm_soft_reset_done(s2mm_soft_reset_done),
        .s2mm_stop(s2mm_stop),
        .s2mm_sts_reset_out_n(s2mm_sts_reset_out_n),
        .s_axi_lite_aclk(s_axi_lite_aclk),
        .s_axi_lite_awaddr(s_axi_lite_awaddr[6:2]),
        .s_axi_lite_wdata(s_axi_lite_wdata[23]),
        .\s_axi_lite_wdata[16] (I_AXI_DMA_REG_MODULE_n_60),
        .\s_axi_lite_wdata[19] (I_AXI_DMA_REG_MODULE_n_61),
        .sig_cmd_stat_rst_user_reg_n_cdc_from_reg__0(m_axi_mm2s_aresetn),
        .sig_cmd_stat_rst_user_reg_n_cdc_from_reg__0_0(m_axi_s2mm_aresetn),
        .sig_rst2all_stop_request(\GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/sig_rst2all_stop_request ),
        .sig_s_h_halt_reg(\GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/sig_s_h_halt_reg ),
        .sig_s_h_halt_reg_reg(I_RST_MODULE_n_40),
        .sig_s_h_halt_reg_reg_0(I_RST_MODULE_n_41),
        .soft_reset(soft_reset),
        .soft_reset_d1(\GEN_RESET_FOR_S2MM.RESET_I/soft_reset_d1 ),
        .soft_reset_re0(\GEN_RESET_FOR_MM2S.RESET_I/soft_reset_re0 ),
        .sts_received_d1(\GEN_S2MM_DMA_CONTROL.GEN_SCATTER_GATHER_MODE.I_S2MM_SG_IF/sts_received_d1 ),
        .sts_received_d1_1(\GEN_MM2S_DMA_CONTROL.GEN_SCATTER_GATHER_MODE.I_MM2S_SG_IF/sts_received_d1 ),
        .\updt_desc_reg2_reg[0] (I_RST_MODULE_n_30));
  VCC VCC
       (.P(\<const1> ));
endmodule

(* ORIG_REF_NAME = "axi_dma_lite_if" *) 
module design_1_axi_dma_0_0_axi_dma_lite_if
   (s_axi_lite_awready,
    s_axi_lite_arready,
    s_axi_lite_rvalid,
    s_axi_lite_bvalid,
    dmacr_i,
    E,
    dmacr_i_0,
    \dmacr_i_reg[3] ,
    \GEN_SYNC_READ.s_axi_lite_rdata_reg[0]_0 ,
    \GEN_DESC_REG_FOR_SG.GEN_TAILUPDATE_EQL32.tailpntr_updated_d1_reg ,
    p_2_out,
    \GEN_DESC_REG_FOR_SG.GEN_TAILUPDATE_EQL32.tailpntr_updated_d1_reg_0 ,
    ioc_irq_reg,
    dly_irq_reg,
    ioc_irq_reg_0,
    dly_irq_reg_0,
    s_axi_lite_rdata,
    s_axi_lite_aclk,
    SR,
    s_axi_lite_awvalid,
    s_axi_lite_wvalid,
    s_axi_lite_arvalid,
    out,
    s2mm_soft_reset_done,
    mm2s_soft_reset_done,
    s_axi_lite_wdata,
    \dmacr_i_reg[2] ,
    \dmacr_i_reg[2]_0 ,
    Q,
    \GEN_DESC_REG_FOR_SG.taildesc_lsb_i_reg[12] ,
    \GEN_DESC_REG_FOR_SG.taildesc_lsb_i_reg[13] ,
    \GEN_DESC_REG_FOR_SG.taildesc_lsb_i_reg[14] ,
    \GEN_DESC_REG_FOR_SG.taildesc_lsb_i_reg[31] ,
    \GEN_DESC_REG_FOR_SG.taildesc_lsb_i_reg[31]_0 ,
    dma_decerr_reg,
    \GEN_DESC_REG_FOR_SG.curdesc_lsb_i_reg[31] ,
    sg_interr_reg,
    sg_slverr_reg,
    sg_decerr_reg,
    \dmacr_i_reg[23] ,
    \GEN_INCLUDE_S2MM.ch2_thresh_count_reg[7] ,
    \dmacr_i_reg[31] ,
    \GEN_INCLUDE_S2MM.GEN_CH2_DELAY_INTERRUPT.ch2_delay_count_reg[7] ,
    \dmacr_i_reg[12] ,
    \dmacr_i_reg[13] ,
    \dmacr_i_reg[14] ,
    dma_decerr_reg_0,
    sg_interr_reg_0,
    sg_slverr_reg_0,
    sg_decerr_reg_0,
    \dmacr_i_reg[23]_0 ,
    \GEN_INCLUDE_MM2S.ch1_thresh_count_reg[7] ,
    \dmacr_i_reg[31]_0 ,
    \GEN_INCLUDE_MM2S.GEN_CH1_DELAY_INTERRUPT.ch1_delay_count_reg[7] ,
    \dmacr_i_reg[0] ,
    halted_reg,
    halted_reg_0,
    \dmacr_i_reg[0]_0 ,
    \dmacr_i_reg[4] ,
    \dmacr_i_reg[4]_0 ,
    dma_interr_reg,
    dma_slverr_reg,
    dma_slverr_reg_0,
    idle_reg,
    idle_reg_0,
    dma_interr_reg_0,
    \GNE_SYNC_RESET.scndry_resetn_reg ,
    \GNE_SYNC_RESET.scndry_resetn_reg_0 ,
    s_axi_lite_rready,
    p_46_out,
    ioc_irq_reg_1,
    p_45_out,
    dly_irq_reg_1,
    p_20_out,
    ioc_irq_reg_2,
    p_19_out,
    dly_irq_reg_2,
    s_axi_lite_bready,
    \GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_s_level_out_d4 ,
    \GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_s_level_out_d4_0 ,
    \GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_s_level_out_d4_1 ,
    \GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_s_level_out_d4_2 ,
    \GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_s_level_out_d4_3 ,
    \GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_s_level_out_d4_4 ,
    \GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_s_level_out_d4_5 ,
    \GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_s_level_out_d4_6 ,
    s_axi_lite_araddr);
  output s_axi_lite_awready;
  output s_axi_lite_arready;
  output s_axi_lite_rvalid;
  output s_axi_lite_bvalid;
  output [0:0]dmacr_i;
  output [0:0]E;
  output [0:0]dmacr_i_0;
  output [0:0]\dmacr_i_reg[3] ;
  output [2:0]\GEN_SYNC_READ.s_axi_lite_rdata_reg[0]_0 ;
  output \GEN_DESC_REG_FOR_SG.GEN_TAILUPDATE_EQL32.tailpntr_updated_d1_reg ;
  output [5:0]p_2_out;
  output \GEN_DESC_REG_FOR_SG.GEN_TAILUPDATE_EQL32.tailpntr_updated_d1_reg_0 ;
  output ioc_irq_reg;
  output dly_irq_reg;
  output ioc_irq_reg_0;
  output dly_irq_reg_0;
  output [31:0]s_axi_lite_rdata;
  input s_axi_lite_aclk;
  input [0:0]SR;
  input s_axi_lite_awvalid;
  input s_axi_lite_wvalid;
  input s_axi_lite_arvalid;
  input out;
  input s2mm_soft_reset_done;
  input mm2s_soft_reset_done;
  input [2:0]s_axi_lite_wdata;
  input \dmacr_i_reg[2] ;
  input \dmacr_i_reg[2]_0 ;
  input [25:0]Q;
  input \GEN_DESC_REG_FOR_SG.taildesc_lsb_i_reg[12] ;
  input \GEN_DESC_REG_FOR_SG.taildesc_lsb_i_reg[13] ;
  input \GEN_DESC_REG_FOR_SG.taildesc_lsb_i_reg[14] ;
  input [25:0]\GEN_DESC_REG_FOR_SG.taildesc_lsb_i_reg[31] ;
  input [22:0]\GEN_DESC_REG_FOR_SG.taildesc_lsb_i_reg[31]_0 ;
  input dma_decerr_reg;
  input [22:0]\GEN_DESC_REG_FOR_SG.curdesc_lsb_i_reg[31] ;
  input sg_interr_reg;
  input sg_slverr_reg;
  input sg_decerr_reg;
  input [7:0]\dmacr_i_reg[23] ;
  input [7:0]\GEN_INCLUDE_S2MM.ch2_thresh_count_reg[7] ;
  input [7:0]\dmacr_i_reg[31] ;
  input [7:0]\GEN_INCLUDE_S2MM.GEN_CH2_DELAY_INTERRUPT.ch2_delay_count_reg[7] ;
  input \dmacr_i_reg[12] ;
  input \dmacr_i_reg[13] ;
  input \dmacr_i_reg[14] ;
  input dma_decerr_reg_0;
  input sg_interr_reg_0;
  input sg_slverr_reg_0;
  input sg_decerr_reg_0;
  input [7:0]\dmacr_i_reg[23]_0 ;
  input [7:0]\GEN_INCLUDE_MM2S.ch1_thresh_count_reg[7] ;
  input [7:0]\dmacr_i_reg[31]_0 ;
  input [7:0]\GEN_INCLUDE_MM2S.GEN_CH1_DELAY_INTERRUPT.ch1_delay_count_reg[7] ;
  input \dmacr_i_reg[0] ;
  input halted_reg;
  input halted_reg_0;
  input \dmacr_i_reg[0]_0 ;
  input [1:0]\dmacr_i_reg[4] ;
  input [1:0]\dmacr_i_reg[4]_0 ;
  input dma_interr_reg;
  input dma_slverr_reg;
  input dma_slverr_reg_0;
  input idle_reg;
  input idle_reg_0;
  input dma_interr_reg_0;
  input \GNE_SYNC_RESET.scndry_resetn_reg ;
  input \GNE_SYNC_RESET.scndry_resetn_reg_0 ;
  input s_axi_lite_rready;
  input p_46_out;
  input ioc_irq_reg_1;
  input p_45_out;
  input dly_irq_reg_1;
  input p_20_out;
  input ioc_irq_reg_2;
  input p_19_out;
  input dly_irq_reg_2;
  input s_axi_lite_bready;
  input \GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_s_level_out_d4 ;
  input \GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_s_level_out_d4_0 ;
  input \GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_s_level_out_d4_1 ;
  input \GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_s_level_out_d4_2 ;
  input \GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_s_level_out_d4_3 ;
  input \GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_s_level_out_d4_4 ;
  input \GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_s_level_out_d4_5 ;
  input \GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_s_level_out_d4_6 ;
  input [9:0]s_axi_lite_araddr;

  wire [0:0]E;
  wire \GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_s_level_out_d4 ;
  wire \GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_s_level_out_d4_0 ;
  wire \GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_s_level_out_d4_1 ;
  wire \GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_s_level_out_d4_2 ;
  wire \GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_s_level_out_d4_3 ;
  wire \GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_s_level_out_d4_4 ;
  wire \GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_s_level_out_d4_5 ;
  wire \GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_s_level_out_d4_6 ;
  wire \GEN_DESC_REG_FOR_SG.GEN_TAILUPDATE_EQL32.tailpntr_updated_d1_reg ;
  wire \GEN_DESC_REG_FOR_SG.GEN_TAILUPDATE_EQL32.tailpntr_updated_d1_reg_0 ;
  wire [22:0]\GEN_DESC_REG_FOR_SG.curdesc_lsb_i_reg[31] ;
  wire \GEN_DESC_REG_FOR_SG.taildesc_lsb_i_reg[12] ;
  wire \GEN_DESC_REG_FOR_SG.taildesc_lsb_i_reg[13] ;
  wire \GEN_DESC_REG_FOR_SG.taildesc_lsb_i_reg[14] ;
  wire [25:0]\GEN_DESC_REG_FOR_SG.taildesc_lsb_i_reg[31] ;
  wire [22:0]\GEN_DESC_REG_FOR_SG.taildesc_lsb_i_reg[31]_0 ;
  wire [7:0]\GEN_INCLUDE_MM2S.GEN_CH1_DELAY_INTERRUPT.ch1_delay_count_reg[7] ;
  wire [7:0]\GEN_INCLUDE_MM2S.ch1_thresh_count_reg[7] ;
  wire [7:0]\GEN_INCLUDE_S2MM.GEN_CH2_DELAY_INTERRUPT.ch2_delay_count_reg[7] ;
  wire [7:0]\GEN_INCLUDE_S2MM.ch2_thresh_count_reg[7] ;
  wire \GEN_SYNC_READ.axi2ip_rdaddr_i_reg_n_0_[0] ;
  wire \GEN_SYNC_READ.axi2ip_rdaddr_i_reg_n_0_[1] ;
  wire \GEN_SYNC_READ.axi2ip_rdaddr_i_reg_n_0_[7] ;
  wire \GEN_SYNC_READ.axi2ip_rdaddr_i_reg_n_0_[8] ;
  wire \GEN_SYNC_READ.axi2ip_rdaddr_i_reg_n_0_[9] ;
  wire \GEN_SYNC_READ.s_axi_lite_rdata[0]_i_2_n_0 ;
  wire \GEN_SYNC_READ.s_axi_lite_rdata[10]_i_2_n_0 ;
  wire \GEN_SYNC_READ.s_axi_lite_rdata[10]_i_3_n_0 ;
  wire \GEN_SYNC_READ.s_axi_lite_rdata[10]_i_4_n_0 ;
  wire \GEN_SYNC_READ.s_axi_lite_rdata[10]_i_5_n_0 ;
  wire \GEN_SYNC_READ.s_axi_lite_rdata[11]_i_2_n_0 ;
  wire \GEN_SYNC_READ.s_axi_lite_rdata[12]_i_3_n_0 ;
  wire \GEN_SYNC_READ.s_axi_lite_rdata[13]_i_3_n_0 ;
  wire \GEN_SYNC_READ.s_axi_lite_rdata[14]_i_3_n_0 ;
  wire \GEN_SYNC_READ.s_axi_lite_rdata[15]_i_2_n_0 ;
  wire \GEN_SYNC_READ.s_axi_lite_rdata[15]_i_3_n_0 ;
  wire \GEN_SYNC_READ.s_axi_lite_rdata[15]_i_4_n_0 ;
  wire \GEN_SYNC_READ.s_axi_lite_rdata[15]_i_5_n_0 ;
  wire \GEN_SYNC_READ.s_axi_lite_rdata[15]_i_6_n_0 ;
  wire \GEN_SYNC_READ.s_axi_lite_rdata[15]_i_7_n_0 ;
  wire \GEN_SYNC_READ.s_axi_lite_rdata[15]_i_8_n_0 ;
  wire \GEN_SYNC_READ.s_axi_lite_rdata[16]_i_2_n_0 ;
  wire \GEN_SYNC_READ.s_axi_lite_rdata[16]_i_3_n_0 ;
  wire \GEN_SYNC_READ.s_axi_lite_rdata[16]_i_4_n_0 ;
  wire \GEN_SYNC_READ.s_axi_lite_rdata[17]_i_2_n_0 ;
  wire \GEN_SYNC_READ.s_axi_lite_rdata[17]_i_3_n_0 ;
  wire \GEN_SYNC_READ.s_axi_lite_rdata[17]_i_4_n_0 ;
  wire \GEN_SYNC_READ.s_axi_lite_rdata[18]_i_2_n_0 ;
  wire \GEN_SYNC_READ.s_axi_lite_rdata[18]_i_3_n_0 ;
  wire \GEN_SYNC_READ.s_axi_lite_rdata[18]_i_4_n_0 ;
  wire \GEN_SYNC_READ.s_axi_lite_rdata[19]_i_2_n_0 ;
  wire \GEN_SYNC_READ.s_axi_lite_rdata[19]_i_3_n_0 ;
  wire \GEN_SYNC_READ.s_axi_lite_rdata[19]_i_4_n_0 ;
  wire \GEN_SYNC_READ.s_axi_lite_rdata[1]_i_2_n_0 ;
  wire \GEN_SYNC_READ.s_axi_lite_rdata[20]_i_2_n_0 ;
  wire \GEN_SYNC_READ.s_axi_lite_rdata[20]_i_3_n_0 ;
  wire \GEN_SYNC_READ.s_axi_lite_rdata[20]_i_4_n_0 ;
  wire \GEN_SYNC_READ.s_axi_lite_rdata[21]_i_2_n_0 ;
  wire \GEN_SYNC_READ.s_axi_lite_rdata[21]_i_3_n_0 ;
  wire \GEN_SYNC_READ.s_axi_lite_rdata[21]_i_4_n_0 ;
  wire \GEN_SYNC_READ.s_axi_lite_rdata[22]_i_2_n_0 ;
  wire \GEN_SYNC_READ.s_axi_lite_rdata[22]_i_3_n_0 ;
  wire \GEN_SYNC_READ.s_axi_lite_rdata[22]_i_4_n_0 ;
  wire \GEN_SYNC_READ.s_axi_lite_rdata[23]_i_2_n_0 ;
  wire \GEN_SYNC_READ.s_axi_lite_rdata[23]_i_3_n_0 ;
  wire \GEN_SYNC_READ.s_axi_lite_rdata[23]_i_4_n_0 ;
  wire \GEN_SYNC_READ.s_axi_lite_rdata[24]_i_2_n_0 ;
  wire \GEN_SYNC_READ.s_axi_lite_rdata[24]_i_3_n_0 ;
  wire \GEN_SYNC_READ.s_axi_lite_rdata[24]_i_4_n_0 ;
  wire \GEN_SYNC_READ.s_axi_lite_rdata[25]_i_2_n_0 ;
  wire \GEN_SYNC_READ.s_axi_lite_rdata[25]_i_3_n_0 ;
  wire \GEN_SYNC_READ.s_axi_lite_rdata[25]_i_4_n_0 ;
  wire \GEN_SYNC_READ.s_axi_lite_rdata[26]_i_2_n_0 ;
  wire \GEN_SYNC_READ.s_axi_lite_rdata[26]_i_3_n_0 ;
  wire \GEN_SYNC_READ.s_axi_lite_rdata[26]_i_4_n_0 ;
  wire \GEN_SYNC_READ.s_axi_lite_rdata[27]_i_2_n_0 ;
  wire \GEN_SYNC_READ.s_axi_lite_rdata[27]_i_3_n_0 ;
  wire \GEN_SYNC_READ.s_axi_lite_rdata[27]_i_4_n_0 ;
  wire \GEN_SYNC_READ.s_axi_lite_rdata[28]_i_2_n_0 ;
  wire \GEN_SYNC_READ.s_axi_lite_rdata[28]_i_3_n_0 ;
  wire \GEN_SYNC_READ.s_axi_lite_rdata[28]_i_4_n_0 ;
  wire \GEN_SYNC_READ.s_axi_lite_rdata[29]_i_2_n_0 ;
  wire \GEN_SYNC_READ.s_axi_lite_rdata[29]_i_3_n_0 ;
  wire \GEN_SYNC_READ.s_axi_lite_rdata[29]_i_4_n_0 ;
  wire \GEN_SYNC_READ.s_axi_lite_rdata[2]_i_2_n_0 ;
  wire \GEN_SYNC_READ.s_axi_lite_rdata[2]_i_3_n_0 ;
  wire \GEN_SYNC_READ.s_axi_lite_rdata[30]_i_2_n_0 ;
  wire \GEN_SYNC_READ.s_axi_lite_rdata[30]_i_3_n_0 ;
  wire \GEN_SYNC_READ.s_axi_lite_rdata[30]_i_4_n_0 ;
  wire \GEN_SYNC_READ.s_axi_lite_rdata[31]_i_1_n_0 ;
  wire \GEN_SYNC_READ.s_axi_lite_rdata[31]_i_3_n_0 ;
  wire \GEN_SYNC_READ.s_axi_lite_rdata[31]_i_4_n_0 ;
  wire \GEN_SYNC_READ.s_axi_lite_rdata[31]_i_5_n_0 ;
  wire \GEN_SYNC_READ.s_axi_lite_rdata[31]_i_6_n_0 ;
  wire \GEN_SYNC_READ.s_axi_lite_rdata[31]_i_7_n_0 ;
  wire \GEN_SYNC_READ.s_axi_lite_rdata[3]_i_2_n_0 ;
  wire \GEN_SYNC_READ.s_axi_lite_rdata[4]_i_2_n_0 ;
  wire \GEN_SYNC_READ.s_axi_lite_rdata[4]_i_3_n_0 ;
  wire \GEN_SYNC_READ.s_axi_lite_rdata[5]_i_2_n_0 ;
  wire \GEN_SYNC_READ.s_axi_lite_rdata[5]_i_3_n_0 ;
  wire \GEN_SYNC_READ.s_axi_lite_rdata[5]_i_4_n_0 ;
  wire \GEN_SYNC_READ.s_axi_lite_rdata[5]_i_5_n_0 ;
  wire \GEN_SYNC_READ.s_axi_lite_rdata[6]_i_2_n_0 ;
  wire \GEN_SYNC_READ.s_axi_lite_rdata[6]_i_3_n_0 ;
  wire \GEN_SYNC_READ.s_axi_lite_rdata[7]_i_2_n_0 ;
  wire \GEN_SYNC_READ.s_axi_lite_rdata[8]_i_2_n_0 ;
  wire \GEN_SYNC_READ.s_axi_lite_rdata[8]_i_3_n_0 ;
  wire \GEN_SYNC_READ.s_axi_lite_rdata[9]_i_2_n_0 ;
  wire \GEN_SYNC_READ.s_axi_lite_rdata[9]_i_3_n_0 ;
  wire [2:0]\GEN_SYNC_READ.s_axi_lite_rdata_reg[0]_0 ;
  wire \GEN_SYNC_READ.s_axi_lite_rvalid_i_i_1_n_0 ;
  wire \GEN_SYNC_WRITE.awvalid_d1_i_1_n_0 ;
  wire \GEN_SYNC_WRITE.axi2ip_wrce[16]_i_1_n_0 ;
  wire \GEN_SYNC_WRITE.bvalid_i_i_1_n_0 ;
  wire \GEN_SYNC_WRITE.rdy_i_1_n_0 ;
  wire \GEN_SYNC_WRITE.wr_addr_cap_i_1_n_0 ;
  wire \GEN_SYNC_WRITE.wr_addr_cap_i_2_n_0 ;
  wire \GEN_SYNC_WRITE.wr_data_cap_i_1_n_0 ;
  wire \GEN_SYNC_WRITE.wr_in_progress_i_1_n_0 ;
  wire \GEN_SYNC_WRITE.wr_in_progress_i_2_n_0 ;
  wire \GEN_SYNC_WRITE.wvalid_d1_i_1_n_0 ;
  wire \GNE_SYNC_RESET.scndry_resetn_reg ;
  wire \GNE_SYNC_RESET.scndry_resetn_reg_0 ;
  wire [25:0]Q;
  wire [0:0]SR;
  wire [9:0]araddr;
  wire arvalid;
  wire arvalid_d1;
  wire arvalid_d1_i_1_n_0;
  wire arvalid_re__0;
  wire awvalid;
  wire awvalid_d1;
  wire dly_irq_reg;
  wire dly_irq_reg_0;
  wire dly_irq_reg_1;
  wire dly_irq_reg_2;
  wire dma_decerr_reg;
  wire dma_decerr_reg_0;
  wire dma_interr_reg;
  wire dma_interr_reg_0;
  wire dma_slverr_reg;
  wire dma_slverr_reg_0;
  wire [0:0]dmacr_i;
  wire [0:0]dmacr_i_0;
  wire \dmacr_i_reg[0] ;
  wire \dmacr_i_reg[0]_0 ;
  wire \dmacr_i_reg[12] ;
  wire \dmacr_i_reg[13] ;
  wire \dmacr_i_reg[14] ;
  wire [7:0]\dmacr_i_reg[23] ;
  wire [7:0]\dmacr_i_reg[23]_0 ;
  wire \dmacr_i_reg[2] ;
  wire \dmacr_i_reg[2]_0 ;
  wire [7:0]\dmacr_i_reg[31] ;
  wire [7:0]\dmacr_i_reg[31]_0 ;
  wire [0:0]\dmacr_i_reg[3] ;
  wire [1:0]\dmacr_i_reg[4] ;
  wire [1:0]\dmacr_i_reg[4]_0 ;
  wire halted_reg;
  wire halted_reg_0;
  wire idle_reg;
  wire idle_reg_0;
  wire ioc_irq_reg;
  wire ioc_irq_reg_0;
  wire ioc_irq_reg_1;
  wire ioc_irq_reg_2;
  wire [31:0]ip2axi_rddata;
  wire mm2s_soft_reset_done;
  wire out;
  wire [4:0]p_0_in;
  wire [9:0]p_0_out;
  wire p_19_out;
  wire p_20_out;
  wire [5:0]p_2_out;
  wire p_45_out;
  wire p_46_out;
  wire rdy;
  wire rvalid;
  wire s2mm_soft_reset_done;
  wire s_axi_lite_aclk;
  wire [9:0]s_axi_lite_araddr;
  wire s_axi_lite_arready;
  wire s_axi_lite_arvalid;
  wire s_axi_lite_awready;
  wire s_axi_lite_awvalid;
  wire s_axi_lite_bready;
  wire s_axi_lite_bvalid;
  wire [31:0]s_axi_lite_rdata;
  wire s_axi_lite_rready;
  wire s_axi_lite_rvalid;
  wire [2:0]s_axi_lite_wdata;
  wire s_axi_lite_wvalid;
  wire sg_decerr_reg;
  wire sg_decerr_reg_0;
  wire sg_interr_reg;
  wire sg_interr_reg_0;
  wire sg_slverr_reg;
  wire sg_slverr_reg_0;
  wire wr_addr_cap;
  wire wr_data_cap;
  wire wr_in_progress;
  wire wvalid;
  wire wvalid_d1;

  LUT4 #(
    .INIT(16'h8880)) 
    \GEN_DESC_REG_FOR_SG.GEN_TAILUPDATE_EQL32.tailpntr_updated_d1_i_1 
       (.I0(p_2_out[2]),
        .I1(\dmacr_i_reg[0]_0 ),
        .I2(\GNE_SYNC_RESET.scndry_resetn_reg ),
        .I3(\GNE_SYNC_RESET.scndry_resetn_reg_0 ),
        .O(\GEN_DESC_REG_FOR_SG.GEN_TAILUPDATE_EQL32.tailpntr_updated_d1_reg ));
  LUT4 #(
    .INIT(16'h8880)) 
    \GEN_DESC_REG_FOR_SG.GEN_TAILUPDATE_EQL32.tailpntr_updated_d1_i_1__0 
       (.I0(p_2_out[5]),
        .I1(\dmacr_i_reg[0] ),
        .I2(\GNE_SYNC_RESET.scndry_resetn_reg ),
        .I3(\GNE_SYNC_RESET.scndry_resetn_reg_0 ),
        .O(\GEN_DESC_REG_FOR_SG.GEN_TAILUPDATE_EQL32.tailpntr_updated_d1_reg_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \GEN_SYNC_READ.axi2ip_rdaddr_i_reg[0] 
       (.C(s_axi_lite_aclk),
        .CE(arvalid_re__0),
        .D(araddr[0]),
        .Q(\GEN_SYNC_READ.axi2ip_rdaddr_i_reg_n_0_[0] ),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \GEN_SYNC_READ.axi2ip_rdaddr_i_reg[1] 
       (.C(s_axi_lite_aclk),
        .CE(arvalid_re__0),
        .D(araddr[1]),
        .Q(\GEN_SYNC_READ.axi2ip_rdaddr_i_reg_n_0_[1] ),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \GEN_SYNC_READ.axi2ip_rdaddr_i_reg[2] 
       (.C(s_axi_lite_aclk),
        .CE(arvalid_re__0),
        .D(araddr[2]),
        .Q(p_0_in[0]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \GEN_SYNC_READ.axi2ip_rdaddr_i_reg[3] 
       (.C(s_axi_lite_aclk),
        .CE(arvalid_re__0),
        .D(araddr[3]),
        .Q(p_0_in[1]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \GEN_SYNC_READ.axi2ip_rdaddr_i_reg[4] 
       (.C(s_axi_lite_aclk),
        .CE(arvalid_re__0),
        .D(araddr[4]),
        .Q(p_0_in[2]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \GEN_SYNC_READ.axi2ip_rdaddr_i_reg[5] 
       (.C(s_axi_lite_aclk),
        .CE(arvalid_re__0),
        .D(araddr[5]),
        .Q(p_0_in[3]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \GEN_SYNC_READ.axi2ip_rdaddr_i_reg[6] 
       (.C(s_axi_lite_aclk),
        .CE(arvalid_re__0),
        .D(araddr[6]),
        .Q(p_0_in[4]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \GEN_SYNC_READ.axi2ip_rdaddr_i_reg[7] 
       (.C(s_axi_lite_aclk),
        .CE(arvalid_re__0),
        .D(araddr[7]),
        .Q(\GEN_SYNC_READ.axi2ip_rdaddr_i_reg_n_0_[7] ),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \GEN_SYNC_READ.axi2ip_rdaddr_i_reg[8] 
       (.C(s_axi_lite_aclk),
        .CE(arvalid_re__0),
        .D(araddr[8]),
        .Q(\GEN_SYNC_READ.axi2ip_rdaddr_i_reg_n_0_[8] ),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \GEN_SYNC_READ.axi2ip_rdaddr_i_reg[9] 
       (.C(s_axi_lite_aclk),
        .CE(arvalid_re__0),
        .D(araddr[9]),
        .Q(\GEN_SYNC_READ.axi2ip_rdaddr_i_reg_n_0_[9] ),
        .R(SR));
  FDRE \GEN_SYNC_READ.axi2ip_rdaddr_reg[0] 
       (.C(s_axi_lite_aclk),
        .CE(1'b1),
        .D(\GEN_SYNC_READ.axi2ip_rdaddr_i_reg_n_0_[0] ),
        .Q(p_0_out[0]),
        .R(SR));
  FDRE \GEN_SYNC_READ.axi2ip_rdaddr_reg[1] 
       (.C(s_axi_lite_aclk),
        .CE(1'b1),
        .D(\GEN_SYNC_READ.axi2ip_rdaddr_i_reg_n_0_[1] ),
        .Q(p_0_out[1]),
        .R(SR));
  FDRE \GEN_SYNC_READ.axi2ip_rdaddr_reg[2] 
       (.C(s_axi_lite_aclk),
        .CE(1'b1),
        .D(p_0_in[0]),
        .Q(\GEN_SYNC_READ.s_axi_lite_rdata_reg[0]_0 [0]),
        .R(SR));
  FDRE \GEN_SYNC_READ.axi2ip_rdaddr_reg[3] 
       (.C(s_axi_lite_aclk),
        .CE(1'b1),
        .D(p_0_in[1]),
        .Q(\GEN_SYNC_READ.s_axi_lite_rdata_reg[0]_0 [1]),
        .R(SR));
  FDRE \GEN_SYNC_READ.axi2ip_rdaddr_reg[4] 
       (.C(s_axi_lite_aclk),
        .CE(1'b1),
        .D(p_0_in[2]),
        .Q(p_0_out[4]),
        .R(SR));
  FDRE \GEN_SYNC_READ.axi2ip_rdaddr_reg[5] 
       (.C(s_axi_lite_aclk),
        .CE(1'b1),
        .D(p_0_in[3]),
        .Q(\GEN_SYNC_READ.s_axi_lite_rdata_reg[0]_0 [2]),
        .R(SR));
  FDRE \GEN_SYNC_READ.axi2ip_rdaddr_reg[6] 
       (.C(s_axi_lite_aclk),
        .CE(1'b1),
        .D(p_0_in[4]),
        .Q(p_0_out[6]),
        .R(SR));
  FDRE \GEN_SYNC_READ.axi2ip_rdaddr_reg[7] 
       (.C(s_axi_lite_aclk),
        .CE(1'b1),
        .D(\GEN_SYNC_READ.axi2ip_rdaddr_i_reg_n_0_[7] ),
        .Q(p_0_out[7]),
        .R(SR));
  FDRE \GEN_SYNC_READ.axi2ip_rdaddr_reg[8] 
       (.C(s_axi_lite_aclk),
        .CE(1'b1),
        .D(\GEN_SYNC_READ.axi2ip_rdaddr_i_reg_n_0_[8] ),
        .Q(p_0_out[8]),
        .R(SR));
  FDRE \GEN_SYNC_READ.axi2ip_rdaddr_reg[9] 
       (.C(s_axi_lite_aclk),
        .CE(1'b1),
        .D(\GEN_SYNC_READ.axi2ip_rdaddr_i_reg_n_0_[9] ),
        .Q(p_0_out[9]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \GEN_SYNC_READ.rvalid_reg 
       (.C(s_axi_lite_aclk),
        .CE(1'b1),
        .D(s_axi_lite_arready),
        .Q(rvalid),
        .R(SR));
  LUT6 #(
    .INIT(64'hFAEAAAAAAAEAAAAA)) 
    \GEN_SYNC_READ.s_axi_lite_rdata[0]_i_1 
       (.I0(\GEN_SYNC_READ.s_axi_lite_rdata[0]_i_2_n_0 ),
        .I1(\dmacr_i_reg[0] ),
        .I2(\GEN_SYNC_READ.s_axi_lite_rdata[31]_i_4_n_0 ),
        .I3(\GEN_SYNC_READ.s_axi_lite_rdata_reg[0]_0 [0]),
        .I4(\GEN_SYNC_READ.s_axi_lite_rdata_reg[0]_0 [2]),
        .I5(halted_reg),
        .O(ip2axi_rddata[0]));
  LUT6 #(
    .INIT(64'h8022800280208000)) 
    \GEN_SYNC_READ.s_axi_lite_rdata[0]_i_2 
       (.I0(\GEN_SYNC_READ.s_axi_lite_rdata[5]_i_4_n_0 ),
        .I1(\GEN_SYNC_READ.s_axi_lite_rdata_reg[0]_0 [1]),
        .I2(\GEN_SYNC_READ.s_axi_lite_rdata_reg[0]_0 [0]),
        .I3(\GEN_SYNC_READ.s_axi_lite_rdata_reg[0]_0 [2]),
        .I4(halted_reg_0),
        .I5(\dmacr_i_reg[0]_0 ),
        .O(\GEN_SYNC_READ.s_axi_lite_rdata[0]_i_2_n_0 ));
  LUT5 #(
    .INIT(32'hFFFFF888)) 
    \GEN_SYNC_READ.s_axi_lite_rdata[10]_i_1 
       (.I0(\GEN_SYNC_READ.s_axi_lite_rdata[10]_i_2_n_0 ),
        .I1(\GEN_SYNC_READ.s_axi_lite_rdata[10]_i_3_n_0 ),
        .I2(\GEN_SYNC_READ.s_axi_lite_rdata[15]_i_2_n_0 ),
        .I3(\GEN_DESC_REG_FOR_SG.taildesc_lsb_i_reg[31] [4]),
        .I4(\GEN_SYNC_READ.s_axi_lite_rdata[10]_i_4_n_0 ),
        .O(ip2axi_rddata[10]));
  (* SOFT_HLUTNM = "soft_lutpair140" *) 
  LUT5 #(
    .INIT(32'h00001000)) 
    \GEN_SYNC_READ.s_axi_lite_rdata[10]_i_2 
       (.I0(p_0_out[1]),
        .I1(p_0_out[6]),
        .I2(\GEN_SYNC_READ.s_axi_lite_rdata[10]_i_5_n_0 ),
        .I3(p_0_out[4]),
        .I4(p_0_out[0]),
        .O(\GEN_SYNC_READ.s_axi_lite_rdata[10]_i_2_n_0 ));
  LUT6 #(
    .INIT(64'h00AA0000F00000CC)) 
    \GEN_SYNC_READ.s_axi_lite_rdata[10]_i_3 
       (.I0(Q[4]),
        .I1(\GEN_DESC_REG_FOR_SG.taildesc_lsb_i_reg[31]_0 [4]),
        .I2(sg_decerr_reg),
        .I3(\GEN_SYNC_READ.s_axi_lite_rdata_reg[0]_0 [0]),
        .I4(\GEN_SYNC_READ.s_axi_lite_rdata_reg[0]_0 [2]),
        .I5(\GEN_SYNC_READ.s_axi_lite_rdata_reg[0]_0 [1]),
        .O(\GEN_SYNC_READ.s_axi_lite_rdata[10]_i_3_n_0 ));
  LUT6 #(
    .INIT(64'h000C00A000000000)) 
    \GEN_SYNC_READ.s_axi_lite_rdata[10]_i_4 
       (.I0(\GEN_DESC_REG_FOR_SG.curdesc_lsb_i_reg[31] [4]),
        .I1(sg_decerr_reg_0),
        .I2(\GEN_SYNC_READ.s_axi_lite_rdata_reg[0]_0 [1]),
        .I3(\GEN_SYNC_READ.s_axi_lite_rdata_reg[0]_0 [2]),
        .I4(\GEN_SYNC_READ.s_axi_lite_rdata_reg[0]_0 [0]),
        .I5(\GEN_SYNC_READ.s_axi_lite_rdata[5]_i_4_n_0 ),
        .O(\GEN_SYNC_READ.s_axi_lite_rdata[10]_i_4_n_0 ));
  LUT3 #(
    .INIT(8'h01)) 
    \GEN_SYNC_READ.s_axi_lite_rdata[10]_i_5 
       (.I0(p_0_out[7]),
        .I1(p_0_out[8]),
        .I2(p_0_out[9]),
        .O(\GEN_SYNC_READ.s_axi_lite_rdata[10]_i_5_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFF888F888F888)) 
    \GEN_SYNC_READ.s_axi_lite_rdata[11]_i_1 
       (.I0(\GEN_SYNC_READ.s_axi_lite_rdata[15]_i_2_n_0 ),
        .I1(\GEN_DESC_REG_FOR_SG.taildesc_lsb_i_reg[31] [5]),
        .I2(\GEN_SYNC_READ.s_axi_lite_rdata[15]_i_3_n_0 ),
        .I3(\GEN_DESC_REG_FOR_SG.curdesc_lsb_i_reg[31] [5]),
        .I4(\GEN_SYNC_READ.s_axi_lite_rdata[11]_i_2_n_0 ),
        .I5(\GEN_SYNC_READ.s_axi_lite_rdata[15]_i_5_n_0 ),
        .O(ip2axi_rddata[11]));
  LUT6 #(
    .INIT(64'h0C00000800000008)) 
    \GEN_SYNC_READ.s_axi_lite_rdata[11]_i_2 
       (.I0(\GEN_DESC_REG_FOR_SG.taildesc_lsb_i_reg[31]_0 [5]),
        .I1(\GEN_SYNC_READ.s_axi_lite_rdata[15]_i_8_n_0 ),
        .I2(\GEN_SYNC_READ.s_axi_lite_rdata_reg[0]_0 [0]),
        .I3(\GEN_SYNC_READ.s_axi_lite_rdata_reg[0]_0 [2]),
        .I4(\GEN_SYNC_READ.s_axi_lite_rdata_reg[0]_0 [1]),
        .I5(Q[5]),
        .O(\GEN_SYNC_READ.s_axi_lite_rdata[11]_i_2_n_0 ));
  LUT5 #(
    .INIT(32'hFFFFF888)) 
    \GEN_SYNC_READ.s_axi_lite_rdata[12]_i_1 
       (.I0(\GEN_SYNC_READ.s_axi_lite_rdata[31]_i_3_n_0 ),
        .I1(Q[6]),
        .I2(\GEN_SYNC_READ.s_axi_lite_rdata[31]_i_4_n_0 ),
        .I3(\GEN_DESC_REG_FOR_SG.taildesc_lsb_i_reg[12] ),
        .I4(\GEN_SYNC_READ.s_axi_lite_rdata[12]_i_3_n_0 ),
        .O(ip2axi_rddata[12]));
  LUT4 #(
    .INIT(16'hF888)) 
    \GEN_SYNC_READ.s_axi_lite_rdata[12]_i_3 
       (.I0(\GEN_DESC_REG_FOR_SG.taildesc_lsb_i_reg[31] [6]),
        .I1(\GEN_SYNC_READ.s_axi_lite_rdata[15]_i_2_n_0 ),
        .I2(\dmacr_i_reg[12] ),
        .I3(\GEN_SYNC_READ.s_axi_lite_rdata[5]_i_4_n_0 ),
        .O(\GEN_SYNC_READ.s_axi_lite_rdata[12]_i_3_n_0 ));
  LUT5 #(
    .INIT(32'hFFFFF888)) 
    \GEN_SYNC_READ.s_axi_lite_rdata[13]_i_1 
       (.I0(\GEN_SYNC_READ.s_axi_lite_rdata[31]_i_3_n_0 ),
        .I1(Q[7]),
        .I2(\GEN_SYNC_READ.s_axi_lite_rdata[31]_i_4_n_0 ),
        .I3(\GEN_DESC_REG_FOR_SG.taildesc_lsb_i_reg[13] ),
        .I4(\GEN_SYNC_READ.s_axi_lite_rdata[13]_i_3_n_0 ),
        .O(ip2axi_rddata[13]));
  LUT4 #(
    .INIT(16'hF888)) 
    \GEN_SYNC_READ.s_axi_lite_rdata[13]_i_3 
       (.I0(\GEN_DESC_REG_FOR_SG.taildesc_lsb_i_reg[31] [7]),
        .I1(\GEN_SYNC_READ.s_axi_lite_rdata[15]_i_2_n_0 ),
        .I2(\dmacr_i_reg[13] ),
        .I3(\GEN_SYNC_READ.s_axi_lite_rdata[5]_i_4_n_0 ),
        .O(\GEN_SYNC_READ.s_axi_lite_rdata[13]_i_3_n_0 ));
  LUT5 #(
    .INIT(32'hFFFFF888)) 
    \GEN_SYNC_READ.s_axi_lite_rdata[14]_i_1 
       (.I0(\GEN_SYNC_READ.s_axi_lite_rdata[31]_i_3_n_0 ),
        .I1(Q[8]),
        .I2(\GEN_SYNC_READ.s_axi_lite_rdata[31]_i_4_n_0 ),
        .I3(\GEN_DESC_REG_FOR_SG.taildesc_lsb_i_reg[14] ),
        .I4(\GEN_SYNC_READ.s_axi_lite_rdata[14]_i_3_n_0 ),
        .O(ip2axi_rddata[14]));
  LUT4 #(
    .INIT(16'hF888)) 
    \GEN_SYNC_READ.s_axi_lite_rdata[14]_i_3 
       (.I0(\GEN_DESC_REG_FOR_SG.taildesc_lsb_i_reg[31] [8]),
        .I1(\GEN_SYNC_READ.s_axi_lite_rdata[15]_i_2_n_0 ),
        .I2(\dmacr_i_reg[14] ),
        .I3(\GEN_SYNC_READ.s_axi_lite_rdata[5]_i_4_n_0 ),
        .O(\GEN_SYNC_READ.s_axi_lite_rdata[14]_i_3_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFF888F888F888)) 
    \GEN_SYNC_READ.s_axi_lite_rdata[15]_i_1 
       (.I0(\GEN_SYNC_READ.s_axi_lite_rdata[15]_i_2_n_0 ),
        .I1(\GEN_DESC_REG_FOR_SG.taildesc_lsb_i_reg[31] [9]),
        .I2(\GEN_SYNC_READ.s_axi_lite_rdata[15]_i_3_n_0 ),
        .I3(\GEN_DESC_REG_FOR_SG.curdesc_lsb_i_reg[31] [6]),
        .I4(\GEN_SYNC_READ.s_axi_lite_rdata[15]_i_4_n_0 ),
        .I5(\GEN_SYNC_READ.s_axi_lite_rdata[15]_i_5_n_0 ),
        .O(ip2axi_rddata[15]));
  LUT6 #(
    .INIT(64'h0002000000000000)) 
    \GEN_SYNC_READ.s_axi_lite_rdata[15]_i_2 
       (.I0(p_0_out[6]),
        .I1(p_0_out[7]),
        .I2(p_0_out[8]),
        .I3(\GEN_SYNC_READ.s_axi_lite_rdata[15]_i_6_n_0 ),
        .I4(\GEN_SYNC_READ.s_axi_lite_rdata[15]_i_7_n_0 ),
        .I5(\GEN_SYNC_READ.s_axi_lite_rdata[2]_i_3_n_0 ),
        .O(\GEN_SYNC_READ.s_axi_lite_rdata[15]_i_2_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair136" *) 
  LUT4 #(
    .INIT(16'h1000)) 
    \GEN_SYNC_READ.s_axi_lite_rdata[15]_i_3 
       (.I0(\GEN_SYNC_READ.s_axi_lite_rdata_reg[0]_0 [2]),
        .I1(\GEN_SYNC_READ.s_axi_lite_rdata_reg[0]_0 [0]),
        .I2(\GEN_SYNC_READ.s_axi_lite_rdata_reg[0]_0 [1]),
        .I3(\GEN_SYNC_READ.s_axi_lite_rdata[5]_i_4_n_0 ),
        .O(\GEN_SYNC_READ.s_axi_lite_rdata[15]_i_3_n_0 ));
  LUT6 #(
    .INIT(64'h0C00000800000008)) 
    \GEN_SYNC_READ.s_axi_lite_rdata[15]_i_4 
       (.I0(\GEN_DESC_REG_FOR_SG.taildesc_lsb_i_reg[31]_0 [6]),
        .I1(\GEN_SYNC_READ.s_axi_lite_rdata[15]_i_8_n_0 ),
        .I2(\GEN_SYNC_READ.s_axi_lite_rdata_reg[0]_0 [0]),
        .I3(\GEN_SYNC_READ.s_axi_lite_rdata_reg[0]_0 [2]),
        .I4(\GEN_SYNC_READ.s_axi_lite_rdata_reg[0]_0 [1]),
        .I5(Q[9]),
        .O(\GEN_SYNC_READ.s_axi_lite_rdata[15]_i_4_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair140" *) 
  LUT3 #(
    .INIT(8'h0E)) 
    \GEN_SYNC_READ.s_axi_lite_rdata[15]_i_5 
       (.I0(p_0_out[4]),
        .I1(p_0_out[0]),
        .I2(p_0_out[1]),
        .O(\GEN_SYNC_READ.s_axi_lite_rdata[15]_i_5_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair141" *) 
  LUT2 #(
    .INIT(4'hE)) 
    \GEN_SYNC_READ.s_axi_lite_rdata[15]_i_6 
       (.I0(p_0_out[0]),
        .I1(p_0_out[4]),
        .O(\GEN_SYNC_READ.s_axi_lite_rdata[15]_i_6_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair139" *) 
  LUT4 #(
    .INIT(16'h0023)) 
    \GEN_SYNC_READ.s_axi_lite_rdata[15]_i_7 
       (.I0(p_0_out[4]),
        .I1(p_0_out[0]),
        .I2(p_0_out[9]),
        .I3(p_0_out[1]),
        .O(\GEN_SYNC_READ.s_axi_lite_rdata[15]_i_7_n_0 ));
  LUT5 #(
    .INIT(32'h05010000)) 
    \GEN_SYNC_READ.s_axi_lite_rdata[15]_i_8 
       (.I0(p_0_out[6]),
        .I1(p_0_out[9]),
        .I2(p_0_out[0]),
        .I3(p_0_out[4]),
        .I4(\GEN_SYNC_READ.s_axi_lite_rdata[10]_i_5_n_0 ),
        .O(\GEN_SYNC_READ.s_axi_lite_rdata[15]_i_8_n_0 ));
  LUT5 #(
    .INIT(32'hFFFFF888)) 
    \GEN_SYNC_READ.s_axi_lite_rdata[16]_i_1 
       (.I0(\GEN_SYNC_READ.s_axi_lite_rdata[31]_i_3_n_0 ),
        .I1(Q[10]),
        .I2(\GEN_SYNC_READ.s_axi_lite_rdata[31]_i_4_n_0 ),
        .I3(\GEN_SYNC_READ.s_axi_lite_rdata[16]_i_2_n_0 ),
        .I4(\GEN_SYNC_READ.s_axi_lite_rdata[16]_i_3_n_0 ),
        .O(ip2axi_rddata[16]));
  LUT5 #(
    .INIT(32'hF000CCAA)) 
    \GEN_SYNC_READ.s_axi_lite_rdata[16]_i_2 
       (.I0(\GEN_DESC_REG_FOR_SG.taildesc_lsb_i_reg[31]_0 [7]),
        .I1(\dmacr_i_reg[23] [0]),
        .I2(\GEN_INCLUDE_S2MM.ch2_thresh_count_reg[7] [0]),
        .I3(\GEN_SYNC_READ.s_axi_lite_rdata_reg[0]_0 [2]),
        .I4(\GEN_SYNC_READ.s_axi_lite_rdata_reg[0]_0 [0]),
        .O(\GEN_SYNC_READ.s_axi_lite_rdata[16]_i_2_n_0 ));
  LUT4 #(
    .INIT(16'hF888)) 
    \GEN_SYNC_READ.s_axi_lite_rdata[16]_i_3 
       (.I0(\GEN_DESC_REG_FOR_SG.taildesc_lsb_i_reg[31] [10]),
        .I1(\GEN_SYNC_READ.s_axi_lite_rdata[15]_i_2_n_0 ),
        .I2(\GEN_SYNC_READ.s_axi_lite_rdata[16]_i_4_n_0 ),
        .I3(\GEN_SYNC_READ.s_axi_lite_rdata[5]_i_4_n_0 ),
        .O(\GEN_SYNC_READ.s_axi_lite_rdata[16]_i_3_n_0 ));
  LUT6 #(
    .INIT(64'h0000000000CCF0AA)) 
    \GEN_SYNC_READ.s_axi_lite_rdata[16]_i_4 
       (.I0(\dmacr_i_reg[23]_0 [0]),
        .I1(\GEN_INCLUDE_MM2S.ch1_thresh_count_reg[7] [0]),
        .I2(\GEN_DESC_REG_FOR_SG.curdesc_lsb_i_reg[31] [7]),
        .I3(\GEN_SYNC_READ.s_axi_lite_rdata_reg[0]_0 [1]),
        .I4(\GEN_SYNC_READ.s_axi_lite_rdata_reg[0]_0 [0]),
        .I5(\GEN_SYNC_READ.s_axi_lite_rdata_reg[0]_0 [2]),
        .O(\GEN_SYNC_READ.s_axi_lite_rdata[16]_i_4_n_0 ));
  LUT5 #(
    .INIT(32'hFFFFF888)) 
    \GEN_SYNC_READ.s_axi_lite_rdata[17]_i_1 
       (.I0(\GEN_SYNC_READ.s_axi_lite_rdata[31]_i_3_n_0 ),
        .I1(Q[11]),
        .I2(\GEN_SYNC_READ.s_axi_lite_rdata[31]_i_4_n_0 ),
        .I3(\GEN_SYNC_READ.s_axi_lite_rdata[17]_i_2_n_0 ),
        .I4(\GEN_SYNC_READ.s_axi_lite_rdata[17]_i_3_n_0 ),
        .O(ip2axi_rddata[17]));
  LUT5 #(
    .INIT(32'hF000CCAA)) 
    \GEN_SYNC_READ.s_axi_lite_rdata[17]_i_2 
       (.I0(\GEN_DESC_REG_FOR_SG.taildesc_lsb_i_reg[31]_0 [8]),
        .I1(\dmacr_i_reg[23] [1]),
        .I2(\GEN_INCLUDE_S2MM.ch2_thresh_count_reg[7] [1]),
        .I3(\GEN_SYNC_READ.s_axi_lite_rdata_reg[0]_0 [2]),
        .I4(\GEN_SYNC_READ.s_axi_lite_rdata_reg[0]_0 [0]),
        .O(\GEN_SYNC_READ.s_axi_lite_rdata[17]_i_2_n_0 ));
  LUT4 #(
    .INIT(16'hF888)) 
    \GEN_SYNC_READ.s_axi_lite_rdata[17]_i_3 
       (.I0(\GEN_DESC_REG_FOR_SG.taildesc_lsb_i_reg[31] [11]),
        .I1(\GEN_SYNC_READ.s_axi_lite_rdata[15]_i_2_n_0 ),
        .I2(\GEN_SYNC_READ.s_axi_lite_rdata[17]_i_4_n_0 ),
        .I3(\GEN_SYNC_READ.s_axi_lite_rdata[5]_i_4_n_0 ),
        .O(\GEN_SYNC_READ.s_axi_lite_rdata[17]_i_3_n_0 ));
  LUT6 #(
    .INIT(64'h0000000000CCF0AA)) 
    \GEN_SYNC_READ.s_axi_lite_rdata[17]_i_4 
       (.I0(\dmacr_i_reg[23]_0 [1]),
        .I1(\GEN_INCLUDE_MM2S.ch1_thresh_count_reg[7] [1]),
        .I2(\GEN_DESC_REG_FOR_SG.curdesc_lsb_i_reg[31] [8]),
        .I3(\GEN_SYNC_READ.s_axi_lite_rdata_reg[0]_0 [1]),
        .I4(\GEN_SYNC_READ.s_axi_lite_rdata_reg[0]_0 [0]),
        .I5(\GEN_SYNC_READ.s_axi_lite_rdata_reg[0]_0 [2]),
        .O(\GEN_SYNC_READ.s_axi_lite_rdata[17]_i_4_n_0 ));
  LUT5 #(
    .INIT(32'hFFFFF888)) 
    \GEN_SYNC_READ.s_axi_lite_rdata[18]_i_1 
       (.I0(\GEN_SYNC_READ.s_axi_lite_rdata[31]_i_3_n_0 ),
        .I1(Q[12]),
        .I2(\GEN_SYNC_READ.s_axi_lite_rdata[31]_i_4_n_0 ),
        .I3(\GEN_SYNC_READ.s_axi_lite_rdata[18]_i_2_n_0 ),
        .I4(\GEN_SYNC_READ.s_axi_lite_rdata[18]_i_3_n_0 ),
        .O(ip2axi_rddata[18]));
  LUT5 #(
    .INIT(32'hF000CCAA)) 
    \GEN_SYNC_READ.s_axi_lite_rdata[18]_i_2 
       (.I0(\GEN_DESC_REG_FOR_SG.taildesc_lsb_i_reg[31]_0 [9]),
        .I1(\dmacr_i_reg[23] [2]),
        .I2(\GEN_INCLUDE_S2MM.ch2_thresh_count_reg[7] [2]),
        .I3(\GEN_SYNC_READ.s_axi_lite_rdata_reg[0]_0 [2]),
        .I4(\GEN_SYNC_READ.s_axi_lite_rdata_reg[0]_0 [0]),
        .O(\GEN_SYNC_READ.s_axi_lite_rdata[18]_i_2_n_0 ));
  LUT4 #(
    .INIT(16'hF888)) 
    \GEN_SYNC_READ.s_axi_lite_rdata[18]_i_3 
       (.I0(\GEN_DESC_REG_FOR_SG.taildesc_lsb_i_reg[31] [12]),
        .I1(\GEN_SYNC_READ.s_axi_lite_rdata[15]_i_2_n_0 ),
        .I2(\GEN_SYNC_READ.s_axi_lite_rdata[18]_i_4_n_0 ),
        .I3(\GEN_SYNC_READ.s_axi_lite_rdata[5]_i_4_n_0 ),
        .O(\GEN_SYNC_READ.s_axi_lite_rdata[18]_i_3_n_0 ));
  LUT6 #(
    .INIT(64'h0000000000CCF0AA)) 
    \GEN_SYNC_READ.s_axi_lite_rdata[18]_i_4 
       (.I0(\dmacr_i_reg[23]_0 [2]),
        .I1(\GEN_INCLUDE_MM2S.ch1_thresh_count_reg[7] [2]),
        .I2(\GEN_DESC_REG_FOR_SG.curdesc_lsb_i_reg[31] [9]),
        .I3(\GEN_SYNC_READ.s_axi_lite_rdata_reg[0]_0 [1]),
        .I4(\GEN_SYNC_READ.s_axi_lite_rdata_reg[0]_0 [0]),
        .I5(\GEN_SYNC_READ.s_axi_lite_rdata_reg[0]_0 [2]),
        .O(\GEN_SYNC_READ.s_axi_lite_rdata[18]_i_4_n_0 ));
  LUT5 #(
    .INIT(32'hFFFFF888)) 
    \GEN_SYNC_READ.s_axi_lite_rdata[19]_i_1 
       (.I0(\GEN_SYNC_READ.s_axi_lite_rdata[31]_i_3_n_0 ),
        .I1(Q[13]),
        .I2(\GEN_SYNC_READ.s_axi_lite_rdata[31]_i_4_n_0 ),
        .I3(\GEN_SYNC_READ.s_axi_lite_rdata[19]_i_2_n_0 ),
        .I4(\GEN_SYNC_READ.s_axi_lite_rdata[19]_i_3_n_0 ),
        .O(ip2axi_rddata[19]));
  LUT5 #(
    .INIT(32'hF000CCAA)) 
    \GEN_SYNC_READ.s_axi_lite_rdata[19]_i_2 
       (.I0(\GEN_DESC_REG_FOR_SG.taildesc_lsb_i_reg[31]_0 [10]),
        .I1(\dmacr_i_reg[23] [3]),
        .I2(\GEN_INCLUDE_S2MM.ch2_thresh_count_reg[7] [3]),
        .I3(\GEN_SYNC_READ.s_axi_lite_rdata_reg[0]_0 [2]),
        .I4(\GEN_SYNC_READ.s_axi_lite_rdata_reg[0]_0 [0]),
        .O(\GEN_SYNC_READ.s_axi_lite_rdata[19]_i_2_n_0 ));
  LUT4 #(
    .INIT(16'hF888)) 
    \GEN_SYNC_READ.s_axi_lite_rdata[19]_i_3 
       (.I0(\GEN_DESC_REG_FOR_SG.taildesc_lsb_i_reg[31] [13]),
        .I1(\GEN_SYNC_READ.s_axi_lite_rdata[15]_i_2_n_0 ),
        .I2(\GEN_SYNC_READ.s_axi_lite_rdata[19]_i_4_n_0 ),
        .I3(\GEN_SYNC_READ.s_axi_lite_rdata[5]_i_4_n_0 ),
        .O(\GEN_SYNC_READ.s_axi_lite_rdata[19]_i_3_n_0 ));
  LUT6 #(
    .INIT(64'h0000000000CCF0AA)) 
    \GEN_SYNC_READ.s_axi_lite_rdata[19]_i_4 
       (.I0(\dmacr_i_reg[23]_0 [3]),
        .I1(\GEN_INCLUDE_MM2S.ch1_thresh_count_reg[7] [3]),
        .I2(\GEN_DESC_REG_FOR_SG.curdesc_lsb_i_reg[31] [10]),
        .I3(\GEN_SYNC_READ.s_axi_lite_rdata_reg[0]_0 [1]),
        .I4(\GEN_SYNC_READ.s_axi_lite_rdata_reg[0]_0 [0]),
        .I5(\GEN_SYNC_READ.s_axi_lite_rdata_reg[0]_0 [2]),
        .O(\GEN_SYNC_READ.s_axi_lite_rdata[19]_i_4_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair137" *) 
  LUT5 #(
    .INIT(32'hFAAABAAA)) 
    \GEN_SYNC_READ.s_axi_lite_rdata[1]_i_1 
       (.I0(\GEN_SYNC_READ.s_axi_lite_rdata[1]_i_2_n_0 ),
        .I1(\GEN_SYNC_READ.s_axi_lite_rdata_reg[0]_0 [0]),
        .I2(\GEN_SYNC_READ.s_axi_lite_rdata[31]_i_4_n_0 ),
        .I3(\GEN_SYNC_READ.s_axi_lite_rdata_reg[0]_0 [2]),
        .I4(idle_reg),
        .O(ip2axi_rddata[1]));
  (* SOFT_HLUTNM = "soft_lutpair138" *) 
  LUT5 #(
    .INIT(32'h80228002)) 
    \GEN_SYNC_READ.s_axi_lite_rdata[1]_i_2 
       (.I0(\GEN_SYNC_READ.s_axi_lite_rdata[5]_i_4_n_0 ),
        .I1(\GEN_SYNC_READ.s_axi_lite_rdata_reg[0]_0 [1]),
        .I2(\GEN_SYNC_READ.s_axi_lite_rdata_reg[0]_0 [0]),
        .I3(\GEN_SYNC_READ.s_axi_lite_rdata_reg[0]_0 [2]),
        .I4(idle_reg_0),
        .O(\GEN_SYNC_READ.s_axi_lite_rdata[1]_i_2_n_0 ));
  LUT5 #(
    .INIT(32'hFFFFF888)) 
    \GEN_SYNC_READ.s_axi_lite_rdata[20]_i_1 
       (.I0(\GEN_SYNC_READ.s_axi_lite_rdata[31]_i_3_n_0 ),
        .I1(Q[14]),
        .I2(\GEN_SYNC_READ.s_axi_lite_rdata[31]_i_4_n_0 ),
        .I3(\GEN_SYNC_READ.s_axi_lite_rdata[20]_i_2_n_0 ),
        .I4(\GEN_SYNC_READ.s_axi_lite_rdata[20]_i_3_n_0 ),
        .O(ip2axi_rddata[20]));
  LUT5 #(
    .INIT(32'hF000CCAA)) 
    \GEN_SYNC_READ.s_axi_lite_rdata[20]_i_2 
       (.I0(\GEN_DESC_REG_FOR_SG.taildesc_lsb_i_reg[31]_0 [11]),
        .I1(\dmacr_i_reg[23] [4]),
        .I2(\GEN_INCLUDE_S2MM.ch2_thresh_count_reg[7] [4]),
        .I3(\GEN_SYNC_READ.s_axi_lite_rdata_reg[0]_0 [2]),
        .I4(\GEN_SYNC_READ.s_axi_lite_rdata_reg[0]_0 [0]),
        .O(\GEN_SYNC_READ.s_axi_lite_rdata[20]_i_2_n_0 ));
  LUT4 #(
    .INIT(16'hF888)) 
    \GEN_SYNC_READ.s_axi_lite_rdata[20]_i_3 
       (.I0(\GEN_DESC_REG_FOR_SG.taildesc_lsb_i_reg[31] [14]),
        .I1(\GEN_SYNC_READ.s_axi_lite_rdata[15]_i_2_n_0 ),
        .I2(\GEN_SYNC_READ.s_axi_lite_rdata[20]_i_4_n_0 ),
        .I3(\GEN_SYNC_READ.s_axi_lite_rdata[5]_i_4_n_0 ),
        .O(\GEN_SYNC_READ.s_axi_lite_rdata[20]_i_3_n_0 ));
  LUT6 #(
    .INIT(64'h0000000000CCF0AA)) 
    \GEN_SYNC_READ.s_axi_lite_rdata[20]_i_4 
       (.I0(\dmacr_i_reg[23]_0 [4]),
        .I1(\GEN_INCLUDE_MM2S.ch1_thresh_count_reg[7] [4]),
        .I2(\GEN_DESC_REG_FOR_SG.curdesc_lsb_i_reg[31] [11]),
        .I3(\GEN_SYNC_READ.s_axi_lite_rdata_reg[0]_0 [1]),
        .I4(\GEN_SYNC_READ.s_axi_lite_rdata_reg[0]_0 [0]),
        .I5(\GEN_SYNC_READ.s_axi_lite_rdata_reg[0]_0 [2]),
        .O(\GEN_SYNC_READ.s_axi_lite_rdata[20]_i_4_n_0 ));
  LUT5 #(
    .INIT(32'hFFFFF888)) 
    \GEN_SYNC_READ.s_axi_lite_rdata[21]_i_1 
       (.I0(\GEN_SYNC_READ.s_axi_lite_rdata[31]_i_3_n_0 ),
        .I1(Q[15]),
        .I2(\GEN_SYNC_READ.s_axi_lite_rdata[31]_i_4_n_0 ),
        .I3(\GEN_SYNC_READ.s_axi_lite_rdata[21]_i_2_n_0 ),
        .I4(\GEN_SYNC_READ.s_axi_lite_rdata[21]_i_3_n_0 ),
        .O(ip2axi_rddata[21]));
  LUT5 #(
    .INIT(32'hF000CCAA)) 
    \GEN_SYNC_READ.s_axi_lite_rdata[21]_i_2 
       (.I0(\GEN_DESC_REG_FOR_SG.taildesc_lsb_i_reg[31]_0 [12]),
        .I1(\dmacr_i_reg[23] [5]),
        .I2(\GEN_INCLUDE_S2MM.ch2_thresh_count_reg[7] [5]),
        .I3(\GEN_SYNC_READ.s_axi_lite_rdata_reg[0]_0 [2]),
        .I4(\GEN_SYNC_READ.s_axi_lite_rdata_reg[0]_0 [0]),
        .O(\GEN_SYNC_READ.s_axi_lite_rdata[21]_i_2_n_0 ));
  LUT4 #(
    .INIT(16'hF888)) 
    \GEN_SYNC_READ.s_axi_lite_rdata[21]_i_3 
       (.I0(\GEN_DESC_REG_FOR_SG.taildesc_lsb_i_reg[31] [15]),
        .I1(\GEN_SYNC_READ.s_axi_lite_rdata[15]_i_2_n_0 ),
        .I2(\GEN_SYNC_READ.s_axi_lite_rdata[21]_i_4_n_0 ),
        .I3(\GEN_SYNC_READ.s_axi_lite_rdata[5]_i_4_n_0 ),
        .O(\GEN_SYNC_READ.s_axi_lite_rdata[21]_i_3_n_0 ));
  LUT6 #(
    .INIT(64'h0000000000CCF0AA)) 
    \GEN_SYNC_READ.s_axi_lite_rdata[21]_i_4 
       (.I0(\dmacr_i_reg[23]_0 [5]),
        .I1(\GEN_INCLUDE_MM2S.ch1_thresh_count_reg[7] [5]),
        .I2(\GEN_DESC_REG_FOR_SG.curdesc_lsb_i_reg[31] [12]),
        .I3(\GEN_SYNC_READ.s_axi_lite_rdata_reg[0]_0 [1]),
        .I4(\GEN_SYNC_READ.s_axi_lite_rdata_reg[0]_0 [0]),
        .I5(\GEN_SYNC_READ.s_axi_lite_rdata_reg[0]_0 [2]),
        .O(\GEN_SYNC_READ.s_axi_lite_rdata[21]_i_4_n_0 ));
  LUT5 #(
    .INIT(32'hFFFFF888)) 
    \GEN_SYNC_READ.s_axi_lite_rdata[22]_i_1 
       (.I0(\GEN_SYNC_READ.s_axi_lite_rdata[31]_i_3_n_0 ),
        .I1(Q[16]),
        .I2(\GEN_SYNC_READ.s_axi_lite_rdata[31]_i_4_n_0 ),
        .I3(\GEN_SYNC_READ.s_axi_lite_rdata[22]_i_2_n_0 ),
        .I4(\GEN_SYNC_READ.s_axi_lite_rdata[22]_i_3_n_0 ),
        .O(ip2axi_rddata[22]));
  LUT5 #(
    .INIT(32'hF000CCAA)) 
    \GEN_SYNC_READ.s_axi_lite_rdata[22]_i_2 
       (.I0(\GEN_DESC_REG_FOR_SG.taildesc_lsb_i_reg[31]_0 [13]),
        .I1(\dmacr_i_reg[23] [6]),
        .I2(\GEN_INCLUDE_S2MM.ch2_thresh_count_reg[7] [6]),
        .I3(\GEN_SYNC_READ.s_axi_lite_rdata_reg[0]_0 [2]),
        .I4(\GEN_SYNC_READ.s_axi_lite_rdata_reg[0]_0 [0]),
        .O(\GEN_SYNC_READ.s_axi_lite_rdata[22]_i_2_n_0 ));
  LUT4 #(
    .INIT(16'hF888)) 
    \GEN_SYNC_READ.s_axi_lite_rdata[22]_i_3 
       (.I0(\GEN_DESC_REG_FOR_SG.taildesc_lsb_i_reg[31] [16]),
        .I1(\GEN_SYNC_READ.s_axi_lite_rdata[15]_i_2_n_0 ),
        .I2(\GEN_SYNC_READ.s_axi_lite_rdata[22]_i_4_n_0 ),
        .I3(\GEN_SYNC_READ.s_axi_lite_rdata[5]_i_4_n_0 ),
        .O(\GEN_SYNC_READ.s_axi_lite_rdata[22]_i_3_n_0 ));
  LUT6 #(
    .INIT(64'h0000000000CCF0AA)) 
    \GEN_SYNC_READ.s_axi_lite_rdata[22]_i_4 
       (.I0(\dmacr_i_reg[23]_0 [6]),
        .I1(\GEN_INCLUDE_MM2S.ch1_thresh_count_reg[7] [6]),
        .I2(\GEN_DESC_REG_FOR_SG.curdesc_lsb_i_reg[31] [13]),
        .I3(\GEN_SYNC_READ.s_axi_lite_rdata_reg[0]_0 [1]),
        .I4(\GEN_SYNC_READ.s_axi_lite_rdata_reg[0]_0 [0]),
        .I5(\GEN_SYNC_READ.s_axi_lite_rdata_reg[0]_0 [2]),
        .O(\GEN_SYNC_READ.s_axi_lite_rdata[22]_i_4_n_0 ));
  LUT5 #(
    .INIT(32'hFFFFF888)) 
    \GEN_SYNC_READ.s_axi_lite_rdata[23]_i_1 
       (.I0(\GEN_SYNC_READ.s_axi_lite_rdata[31]_i_3_n_0 ),
        .I1(Q[17]),
        .I2(\GEN_SYNC_READ.s_axi_lite_rdata[31]_i_4_n_0 ),
        .I3(\GEN_SYNC_READ.s_axi_lite_rdata[23]_i_2_n_0 ),
        .I4(\GEN_SYNC_READ.s_axi_lite_rdata[23]_i_3_n_0 ),
        .O(ip2axi_rddata[23]));
  LUT5 #(
    .INIT(32'hF000CCAA)) 
    \GEN_SYNC_READ.s_axi_lite_rdata[23]_i_2 
       (.I0(\GEN_DESC_REG_FOR_SG.taildesc_lsb_i_reg[31]_0 [14]),
        .I1(\dmacr_i_reg[23] [7]),
        .I2(\GEN_INCLUDE_S2MM.ch2_thresh_count_reg[7] [7]),
        .I3(\GEN_SYNC_READ.s_axi_lite_rdata_reg[0]_0 [2]),
        .I4(\GEN_SYNC_READ.s_axi_lite_rdata_reg[0]_0 [0]),
        .O(\GEN_SYNC_READ.s_axi_lite_rdata[23]_i_2_n_0 ));
  LUT4 #(
    .INIT(16'hF888)) 
    \GEN_SYNC_READ.s_axi_lite_rdata[23]_i_3 
       (.I0(\GEN_DESC_REG_FOR_SG.taildesc_lsb_i_reg[31] [17]),
        .I1(\GEN_SYNC_READ.s_axi_lite_rdata[15]_i_2_n_0 ),
        .I2(\GEN_SYNC_READ.s_axi_lite_rdata[23]_i_4_n_0 ),
        .I3(\GEN_SYNC_READ.s_axi_lite_rdata[5]_i_4_n_0 ),
        .O(\GEN_SYNC_READ.s_axi_lite_rdata[23]_i_3_n_0 ));
  LUT6 #(
    .INIT(64'h0000000000CCF0AA)) 
    \GEN_SYNC_READ.s_axi_lite_rdata[23]_i_4 
       (.I0(\dmacr_i_reg[23]_0 [7]),
        .I1(\GEN_INCLUDE_MM2S.ch1_thresh_count_reg[7] [7]),
        .I2(\GEN_DESC_REG_FOR_SG.curdesc_lsb_i_reg[31] [14]),
        .I3(\GEN_SYNC_READ.s_axi_lite_rdata_reg[0]_0 [1]),
        .I4(\GEN_SYNC_READ.s_axi_lite_rdata_reg[0]_0 [0]),
        .I5(\GEN_SYNC_READ.s_axi_lite_rdata_reg[0]_0 [2]),
        .O(\GEN_SYNC_READ.s_axi_lite_rdata[23]_i_4_n_0 ));
  LUT5 #(
    .INIT(32'hFFFFF888)) 
    \GEN_SYNC_READ.s_axi_lite_rdata[24]_i_1 
       (.I0(\GEN_SYNC_READ.s_axi_lite_rdata[31]_i_3_n_0 ),
        .I1(Q[18]),
        .I2(\GEN_SYNC_READ.s_axi_lite_rdata[31]_i_4_n_0 ),
        .I3(\GEN_SYNC_READ.s_axi_lite_rdata[24]_i_2_n_0 ),
        .I4(\GEN_SYNC_READ.s_axi_lite_rdata[24]_i_3_n_0 ),
        .O(ip2axi_rddata[24]));
  LUT5 #(
    .INIT(32'hF000CCAA)) 
    \GEN_SYNC_READ.s_axi_lite_rdata[24]_i_2 
       (.I0(\GEN_DESC_REG_FOR_SG.taildesc_lsb_i_reg[31]_0 [15]),
        .I1(\dmacr_i_reg[31] [0]),
        .I2(\GEN_INCLUDE_S2MM.GEN_CH2_DELAY_INTERRUPT.ch2_delay_count_reg[7] [0]),
        .I3(\GEN_SYNC_READ.s_axi_lite_rdata_reg[0]_0 [2]),
        .I4(\GEN_SYNC_READ.s_axi_lite_rdata_reg[0]_0 [0]),
        .O(\GEN_SYNC_READ.s_axi_lite_rdata[24]_i_2_n_0 ));
  LUT4 #(
    .INIT(16'hF888)) 
    \GEN_SYNC_READ.s_axi_lite_rdata[24]_i_3 
       (.I0(\GEN_DESC_REG_FOR_SG.taildesc_lsb_i_reg[31] [18]),
        .I1(\GEN_SYNC_READ.s_axi_lite_rdata[15]_i_2_n_0 ),
        .I2(\GEN_SYNC_READ.s_axi_lite_rdata[24]_i_4_n_0 ),
        .I3(\GEN_SYNC_READ.s_axi_lite_rdata[5]_i_4_n_0 ),
        .O(\GEN_SYNC_READ.s_axi_lite_rdata[24]_i_3_n_0 ));
  LUT6 #(
    .INIT(64'h0000000000CCF0AA)) 
    \GEN_SYNC_READ.s_axi_lite_rdata[24]_i_4 
       (.I0(\dmacr_i_reg[31]_0 [0]),
        .I1(\GEN_INCLUDE_MM2S.GEN_CH1_DELAY_INTERRUPT.ch1_delay_count_reg[7] [0]),
        .I2(\GEN_DESC_REG_FOR_SG.curdesc_lsb_i_reg[31] [15]),
        .I3(\GEN_SYNC_READ.s_axi_lite_rdata_reg[0]_0 [1]),
        .I4(\GEN_SYNC_READ.s_axi_lite_rdata_reg[0]_0 [0]),
        .I5(\GEN_SYNC_READ.s_axi_lite_rdata_reg[0]_0 [2]),
        .O(\GEN_SYNC_READ.s_axi_lite_rdata[24]_i_4_n_0 ));
  LUT5 #(
    .INIT(32'hFFFFF888)) 
    \GEN_SYNC_READ.s_axi_lite_rdata[25]_i_1 
       (.I0(\GEN_SYNC_READ.s_axi_lite_rdata[31]_i_3_n_0 ),
        .I1(Q[19]),
        .I2(\GEN_SYNC_READ.s_axi_lite_rdata[31]_i_4_n_0 ),
        .I3(\GEN_SYNC_READ.s_axi_lite_rdata[25]_i_2_n_0 ),
        .I4(\GEN_SYNC_READ.s_axi_lite_rdata[25]_i_3_n_0 ),
        .O(ip2axi_rddata[25]));
  LUT5 #(
    .INIT(32'hF000CCAA)) 
    \GEN_SYNC_READ.s_axi_lite_rdata[25]_i_2 
       (.I0(\GEN_DESC_REG_FOR_SG.taildesc_lsb_i_reg[31]_0 [16]),
        .I1(\dmacr_i_reg[31] [1]),
        .I2(\GEN_INCLUDE_S2MM.GEN_CH2_DELAY_INTERRUPT.ch2_delay_count_reg[7] [1]),
        .I3(\GEN_SYNC_READ.s_axi_lite_rdata_reg[0]_0 [2]),
        .I4(\GEN_SYNC_READ.s_axi_lite_rdata_reg[0]_0 [0]),
        .O(\GEN_SYNC_READ.s_axi_lite_rdata[25]_i_2_n_0 ));
  LUT4 #(
    .INIT(16'hF888)) 
    \GEN_SYNC_READ.s_axi_lite_rdata[25]_i_3 
       (.I0(\GEN_DESC_REG_FOR_SG.taildesc_lsb_i_reg[31] [19]),
        .I1(\GEN_SYNC_READ.s_axi_lite_rdata[15]_i_2_n_0 ),
        .I2(\GEN_SYNC_READ.s_axi_lite_rdata[25]_i_4_n_0 ),
        .I3(\GEN_SYNC_READ.s_axi_lite_rdata[5]_i_4_n_0 ),
        .O(\GEN_SYNC_READ.s_axi_lite_rdata[25]_i_3_n_0 ));
  LUT6 #(
    .INIT(64'h0000000000CCF0AA)) 
    \GEN_SYNC_READ.s_axi_lite_rdata[25]_i_4 
       (.I0(\dmacr_i_reg[31]_0 [1]),
        .I1(\GEN_INCLUDE_MM2S.GEN_CH1_DELAY_INTERRUPT.ch1_delay_count_reg[7] [1]),
        .I2(\GEN_DESC_REG_FOR_SG.curdesc_lsb_i_reg[31] [16]),
        .I3(\GEN_SYNC_READ.s_axi_lite_rdata_reg[0]_0 [1]),
        .I4(\GEN_SYNC_READ.s_axi_lite_rdata_reg[0]_0 [0]),
        .I5(\GEN_SYNC_READ.s_axi_lite_rdata_reg[0]_0 [2]),
        .O(\GEN_SYNC_READ.s_axi_lite_rdata[25]_i_4_n_0 ));
  LUT5 #(
    .INIT(32'hFFFFF888)) 
    \GEN_SYNC_READ.s_axi_lite_rdata[26]_i_1 
       (.I0(\GEN_SYNC_READ.s_axi_lite_rdata[31]_i_3_n_0 ),
        .I1(Q[20]),
        .I2(\GEN_SYNC_READ.s_axi_lite_rdata[31]_i_4_n_0 ),
        .I3(\GEN_SYNC_READ.s_axi_lite_rdata[26]_i_2_n_0 ),
        .I4(\GEN_SYNC_READ.s_axi_lite_rdata[26]_i_3_n_0 ),
        .O(ip2axi_rddata[26]));
  LUT5 #(
    .INIT(32'hF000CCAA)) 
    \GEN_SYNC_READ.s_axi_lite_rdata[26]_i_2 
       (.I0(\GEN_DESC_REG_FOR_SG.taildesc_lsb_i_reg[31]_0 [17]),
        .I1(\dmacr_i_reg[31] [2]),
        .I2(\GEN_INCLUDE_S2MM.GEN_CH2_DELAY_INTERRUPT.ch2_delay_count_reg[7] [2]),
        .I3(\GEN_SYNC_READ.s_axi_lite_rdata_reg[0]_0 [2]),
        .I4(\GEN_SYNC_READ.s_axi_lite_rdata_reg[0]_0 [0]),
        .O(\GEN_SYNC_READ.s_axi_lite_rdata[26]_i_2_n_0 ));
  LUT4 #(
    .INIT(16'hF888)) 
    \GEN_SYNC_READ.s_axi_lite_rdata[26]_i_3 
       (.I0(\GEN_DESC_REG_FOR_SG.taildesc_lsb_i_reg[31] [20]),
        .I1(\GEN_SYNC_READ.s_axi_lite_rdata[15]_i_2_n_0 ),
        .I2(\GEN_SYNC_READ.s_axi_lite_rdata[26]_i_4_n_0 ),
        .I3(\GEN_SYNC_READ.s_axi_lite_rdata[5]_i_4_n_0 ),
        .O(\GEN_SYNC_READ.s_axi_lite_rdata[26]_i_3_n_0 ));
  LUT6 #(
    .INIT(64'h0000000000CCF0AA)) 
    \GEN_SYNC_READ.s_axi_lite_rdata[26]_i_4 
       (.I0(\dmacr_i_reg[31]_0 [2]),
        .I1(\GEN_INCLUDE_MM2S.GEN_CH1_DELAY_INTERRUPT.ch1_delay_count_reg[7] [2]),
        .I2(\GEN_DESC_REG_FOR_SG.curdesc_lsb_i_reg[31] [17]),
        .I3(\GEN_SYNC_READ.s_axi_lite_rdata_reg[0]_0 [1]),
        .I4(\GEN_SYNC_READ.s_axi_lite_rdata_reg[0]_0 [0]),
        .I5(\GEN_SYNC_READ.s_axi_lite_rdata_reg[0]_0 [2]),
        .O(\GEN_SYNC_READ.s_axi_lite_rdata[26]_i_4_n_0 ));
  LUT5 #(
    .INIT(32'hFFFFF888)) 
    \GEN_SYNC_READ.s_axi_lite_rdata[27]_i_1 
       (.I0(\GEN_SYNC_READ.s_axi_lite_rdata[31]_i_3_n_0 ),
        .I1(Q[21]),
        .I2(\GEN_SYNC_READ.s_axi_lite_rdata[31]_i_4_n_0 ),
        .I3(\GEN_SYNC_READ.s_axi_lite_rdata[27]_i_2_n_0 ),
        .I4(\GEN_SYNC_READ.s_axi_lite_rdata[27]_i_3_n_0 ),
        .O(ip2axi_rddata[27]));
  LUT5 #(
    .INIT(32'hF000CCAA)) 
    \GEN_SYNC_READ.s_axi_lite_rdata[27]_i_2 
       (.I0(\GEN_DESC_REG_FOR_SG.taildesc_lsb_i_reg[31]_0 [18]),
        .I1(\dmacr_i_reg[31] [3]),
        .I2(\GEN_INCLUDE_S2MM.GEN_CH2_DELAY_INTERRUPT.ch2_delay_count_reg[7] [3]),
        .I3(\GEN_SYNC_READ.s_axi_lite_rdata_reg[0]_0 [2]),
        .I4(\GEN_SYNC_READ.s_axi_lite_rdata_reg[0]_0 [0]),
        .O(\GEN_SYNC_READ.s_axi_lite_rdata[27]_i_2_n_0 ));
  LUT4 #(
    .INIT(16'hF888)) 
    \GEN_SYNC_READ.s_axi_lite_rdata[27]_i_3 
       (.I0(\GEN_DESC_REG_FOR_SG.taildesc_lsb_i_reg[31] [21]),
        .I1(\GEN_SYNC_READ.s_axi_lite_rdata[15]_i_2_n_0 ),
        .I2(\GEN_SYNC_READ.s_axi_lite_rdata[27]_i_4_n_0 ),
        .I3(\GEN_SYNC_READ.s_axi_lite_rdata[5]_i_4_n_0 ),
        .O(\GEN_SYNC_READ.s_axi_lite_rdata[27]_i_3_n_0 ));
  LUT6 #(
    .INIT(64'h0000000000CCF0AA)) 
    \GEN_SYNC_READ.s_axi_lite_rdata[27]_i_4 
       (.I0(\dmacr_i_reg[31]_0 [3]),
        .I1(\GEN_INCLUDE_MM2S.GEN_CH1_DELAY_INTERRUPT.ch1_delay_count_reg[7] [3]),
        .I2(\GEN_DESC_REG_FOR_SG.curdesc_lsb_i_reg[31] [18]),
        .I3(\GEN_SYNC_READ.s_axi_lite_rdata_reg[0]_0 [1]),
        .I4(\GEN_SYNC_READ.s_axi_lite_rdata_reg[0]_0 [0]),
        .I5(\GEN_SYNC_READ.s_axi_lite_rdata_reg[0]_0 [2]),
        .O(\GEN_SYNC_READ.s_axi_lite_rdata[27]_i_4_n_0 ));
  LUT5 #(
    .INIT(32'hFFFFF888)) 
    \GEN_SYNC_READ.s_axi_lite_rdata[28]_i_1 
       (.I0(\GEN_SYNC_READ.s_axi_lite_rdata[31]_i_3_n_0 ),
        .I1(Q[22]),
        .I2(\GEN_SYNC_READ.s_axi_lite_rdata[31]_i_4_n_0 ),
        .I3(\GEN_SYNC_READ.s_axi_lite_rdata[28]_i_2_n_0 ),
        .I4(\GEN_SYNC_READ.s_axi_lite_rdata[28]_i_3_n_0 ),
        .O(ip2axi_rddata[28]));
  LUT5 #(
    .INIT(32'hF000CCAA)) 
    \GEN_SYNC_READ.s_axi_lite_rdata[28]_i_2 
       (.I0(\GEN_DESC_REG_FOR_SG.taildesc_lsb_i_reg[31]_0 [19]),
        .I1(\dmacr_i_reg[31] [4]),
        .I2(\GEN_INCLUDE_S2MM.GEN_CH2_DELAY_INTERRUPT.ch2_delay_count_reg[7] [4]),
        .I3(\GEN_SYNC_READ.s_axi_lite_rdata_reg[0]_0 [2]),
        .I4(\GEN_SYNC_READ.s_axi_lite_rdata_reg[0]_0 [0]),
        .O(\GEN_SYNC_READ.s_axi_lite_rdata[28]_i_2_n_0 ));
  LUT4 #(
    .INIT(16'hF888)) 
    \GEN_SYNC_READ.s_axi_lite_rdata[28]_i_3 
       (.I0(\GEN_DESC_REG_FOR_SG.taildesc_lsb_i_reg[31] [22]),
        .I1(\GEN_SYNC_READ.s_axi_lite_rdata[15]_i_2_n_0 ),
        .I2(\GEN_SYNC_READ.s_axi_lite_rdata[28]_i_4_n_0 ),
        .I3(\GEN_SYNC_READ.s_axi_lite_rdata[5]_i_4_n_0 ),
        .O(\GEN_SYNC_READ.s_axi_lite_rdata[28]_i_3_n_0 ));
  LUT6 #(
    .INIT(64'h0000000000CCF0AA)) 
    \GEN_SYNC_READ.s_axi_lite_rdata[28]_i_4 
       (.I0(\dmacr_i_reg[31]_0 [4]),
        .I1(\GEN_INCLUDE_MM2S.GEN_CH1_DELAY_INTERRUPT.ch1_delay_count_reg[7] [4]),
        .I2(\GEN_DESC_REG_FOR_SG.curdesc_lsb_i_reg[31] [19]),
        .I3(\GEN_SYNC_READ.s_axi_lite_rdata_reg[0]_0 [1]),
        .I4(\GEN_SYNC_READ.s_axi_lite_rdata_reg[0]_0 [0]),
        .I5(\GEN_SYNC_READ.s_axi_lite_rdata_reg[0]_0 [2]),
        .O(\GEN_SYNC_READ.s_axi_lite_rdata[28]_i_4_n_0 ));
  LUT5 #(
    .INIT(32'hFFFFF888)) 
    \GEN_SYNC_READ.s_axi_lite_rdata[29]_i_1 
       (.I0(\GEN_SYNC_READ.s_axi_lite_rdata[31]_i_3_n_0 ),
        .I1(Q[23]),
        .I2(\GEN_SYNC_READ.s_axi_lite_rdata[31]_i_4_n_0 ),
        .I3(\GEN_SYNC_READ.s_axi_lite_rdata[29]_i_2_n_0 ),
        .I4(\GEN_SYNC_READ.s_axi_lite_rdata[29]_i_3_n_0 ),
        .O(ip2axi_rddata[29]));
  LUT5 #(
    .INIT(32'hF000CCAA)) 
    \GEN_SYNC_READ.s_axi_lite_rdata[29]_i_2 
       (.I0(\GEN_DESC_REG_FOR_SG.taildesc_lsb_i_reg[31]_0 [20]),
        .I1(\dmacr_i_reg[31] [5]),
        .I2(\GEN_INCLUDE_S2MM.GEN_CH2_DELAY_INTERRUPT.ch2_delay_count_reg[7] [5]),
        .I3(\GEN_SYNC_READ.s_axi_lite_rdata_reg[0]_0 [2]),
        .I4(\GEN_SYNC_READ.s_axi_lite_rdata_reg[0]_0 [0]),
        .O(\GEN_SYNC_READ.s_axi_lite_rdata[29]_i_2_n_0 ));
  LUT4 #(
    .INIT(16'hF888)) 
    \GEN_SYNC_READ.s_axi_lite_rdata[29]_i_3 
       (.I0(\GEN_DESC_REG_FOR_SG.taildesc_lsb_i_reg[31] [23]),
        .I1(\GEN_SYNC_READ.s_axi_lite_rdata[15]_i_2_n_0 ),
        .I2(\GEN_SYNC_READ.s_axi_lite_rdata[29]_i_4_n_0 ),
        .I3(\GEN_SYNC_READ.s_axi_lite_rdata[5]_i_4_n_0 ),
        .O(\GEN_SYNC_READ.s_axi_lite_rdata[29]_i_3_n_0 ));
  LUT6 #(
    .INIT(64'h0000000000CCF0AA)) 
    \GEN_SYNC_READ.s_axi_lite_rdata[29]_i_4 
       (.I0(\dmacr_i_reg[31]_0 [5]),
        .I1(\GEN_INCLUDE_MM2S.GEN_CH1_DELAY_INTERRUPT.ch1_delay_count_reg[7] [5]),
        .I2(\GEN_DESC_REG_FOR_SG.curdesc_lsb_i_reg[31] [20]),
        .I3(\GEN_SYNC_READ.s_axi_lite_rdata_reg[0]_0 [1]),
        .I4(\GEN_SYNC_READ.s_axi_lite_rdata_reg[0]_0 [0]),
        .I5(\GEN_SYNC_READ.s_axi_lite_rdata_reg[0]_0 [2]),
        .O(\GEN_SYNC_READ.s_axi_lite_rdata[29]_i_4_n_0 ));
  LUT6 #(
    .INIT(64'hFF80808080808080)) 
    \GEN_SYNC_READ.s_axi_lite_rdata[2]_i_1 
       (.I0(\GEN_SYNC_READ.s_axi_lite_rdata[31]_i_4_n_0 ),
        .I1(\GEN_SYNC_READ.s_axi_lite_rdata[2]_i_2_n_0 ),
        .I2(\dmacr_i_reg[2] ),
        .I3(\GEN_SYNC_READ.s_axi_lite_rdata[5]_i_4_n_0 ),
        .I4(\GEN_SYNC_READ.s_axi_lite_rdata[2]_i_3_n_0 ),
        .I5(\dmacr_i_reg[2]_0 ),
        .O(ip2axi_rddata[2]));
  (* SOFT_HLUTNM = "soft_lutpair137" *) 
  LUT2 #(
    .INIT(4'h2)) 
    \GEN_SYNC_READ.s_axi_lite_rdata[2]_i_2 
       (.I0(\GEN_SYNC_READ.s_axi_lite_rdata_reg[0]_0 [2]),
        .I1(\GEN_SYNC_READ.s_axi_lite_rdata_reg[0]_0 [0]),
        .O(\GEN_SYNC_READ.s_axi_lite_rdata[2]_i_2_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair138" *) 
  LUT3 #(
    .INIT(8'h01)) 
    \GEN_SYNC_READ.s_axi_lite_rdata[2]_i_3 
       (.I0(\GEN_SYNC_READ.s_axi_lite_rdata_reg[0]_0 [1]),
        .I1(\GEN_SYNC_READ.s_axi_lite_rdata_reg[0]_0 [0]),
        .I2(\GEN_SYNC_READ.s_axi_lite_rdata_reg[0]_0 [2]),
        .O(\GEN_SYNC_READ.s_axi_lite_rdata[2]_i_3_n_0 ));
  LUT5 #(
    .INIT(32'hFFFFF888)) 
    \GEN_SYNC_READ.s_axi_lite_rdata[30]_i_1 
       (.I0(\GEN_SYNC_READ.s_axi_lite_rdata[31]_i_3_n_0 ),
        .I1(Q[24]),
        .I2(\GEN_SYNC_READ.s_axi_lite_rdata[31]_i_4_n_0 ),
        .I3(\GEN_SYNC_READ.s_axi_lite_rdata[30]_i_2_n_0 ),
        .I4(\GEN_SYNC_READ.s_axi_lite_rdata[30]_i_3_n_0 ),
        .O(ip2axi_rddata[30]));
  LUT5 #(
    .INIT(32'hF000CCAA)) 
    \GEN_SYNC_READ.s_axi_lite_rdata[30]_i_2 
       (.I0(\GEN_DESC_REG_FOR_SG.taildesc_lsb_i_reg[31]_0 [21]),
        .I1(\dmacr_i_reg[31] [6]),
        .I2(\GEN_INCLUDE_S2MM.GEN_CH2_DELAY_INTERRUPT.ch2_delay_count_reg[7] [6]),
        .I3(\GEN_SYNC_READ.s_axi_lite_rdata_reg[0]_0 [2]),
        .I4(\GEN_SYNC_READ.s_axi_lite_rdata_reg[0]_0 [0]),
        .O(\GEN_SYNC_READ.s_axi_lite_rdata[30]_i_2_n_0 ));
  LUT4 #(
    .INIT(16'hF888)) 
    \GEN_SYNC_READ.s_axi_lite_rdata[30]_i_3 
       (.I0(\GEN_DESC_REG_FOR_SG.taildesc_lsb_i_reg[31] [24]),
        .I1(\GEN_SYNC_READ.s_axi_lite_rdata[15]_i_2_n_0 ),
        .I2(\GEN_SYNC_READ.s_axi_lite_rdata[30]_i_4_n_0 ),
        .I3(\GEN_SYNC_READ.s_axi_lite_rdata[5]_i_4_n_0 ),
        .O(\GEN_SYNC_READ.s_axi_lite_rdata[30]_i_3_n_0 ));
  LUT6 #(
    .INIT(64'h0000000000CCF0AA)) 
    \GEN_SYNC_READ.s_axi_lite_rdata[30]_i_4 
       (.I0(\dmacr_i_reg[31]_0 [6]),
        .I1(\GEN_INCLUDE_MM2S.GEN_CH1_DELAY_INTERRUPT.ch1_delay_count_reg[7] [6]),
        .I2(\GEN_DESC_REG_FOR_SG.curdesc_lsb_i_reg[31] [21]),
        .I3(\GEN_SYNC_READ.s_axi_lite_rdata_reg[0]_0 [1]),
        .I4(\GEN_SYNC_READ.s_axi_lite_rdata_reg[0]_0 [0]),
        .I5(\GEN_SYNC_READ.s_axi_lite_rdata_reg[0]_0 [2]),
        .O(\GEN_SYNC_READ.s_axi_lite_rdata[30]_i_4_n_0 ));
  LUT3 #(
    .INIT(8'h8F)) 
    \GEN_SYNC_READ.s_axi_lite_rdata[31]_i_1 
       (.I0(s_axi_lite_rready),
        .I1(s_axi_lite_rvalid),
        .I2(out),
        .O(\GEN_SYNC_READ.s_axi_lite_rdata[31]_i_1_n_0 ));
  LUT5 #(
    .INIT(32'hFFFFF888)) 
    \GEN_SYNC_READ.s_axi_lite_rdata[31]_i_2 
       (.I0(\GEN_SYNC_READ.s_axi_lite_rdata[31]_i_3_n_0 ),
        .I1(Q[25]),
        .I2(\GEN_SYNC_READ.s_axi_lite_rdata[31]_i_4_n_0 ),
        .I3(\GEN_SYNC_READ.s_axi_lite_rdata[31]_i_5_n_0 ),
        .I4(\GEN_SYNC_READ.s_axi_lite_rdata[31]_i_6_n_0 ),
        .O(ip2axi_rddata[31]));
  (* SOFT_HLUTNM = "soft_lutpair142" *) 
  LUT4 #(
    .INIT(16'h4000)) 
    \GEN_SYNC_READ.s_axi_lite_rdata[31]_i_3 
       (.I0(\GEN_SYNC_READ.s_axi_lite_rdata_reg[0]_0 [0]),
        .I1(\GEN_SYNC_READ.s_axi_lite_rdata_reg[0]_0 [2]),
        .I2(\GEN_SYNC_READ.s_axi_lite_rdata_reg[0]_0 [1]),
        .I3(\GEN_SYNC_READ.s_axi_lite_rdata[10]_i_2_n_0 ),
        .O(\GEN_SYNC_READ.s_axi_lite_rdata[31]_i_3_n_0 ));
  LUT2 #(
    .INIT(4'h4)) 
    \GEN_SYNC_READ.s_axi_lite_rdata[31]_i_4 
       (.I0(\GEN_SYNC_READ.s_axi_lite_rdata_reg[0]_0 [1]),
        .I1(\GEN_SYNC_READ.s_axi_lite_rdata[10]_i_2_n_0 ),
        .O(\GEN_SYNC_READ.s_axi_lite_rdata[31]_i_4_n_0 ));
  LUT5 #(
    .INIT(32'hF000CCAA)) 
    \GEN_SYNC_READ.s_axi_lite_rdata[31]_i_5 
       (.I0(\GEN_DESC_REG_FOR_SG.taildesc_lsb_i_reg[31]_0 [22]),
        .I1(\dmacr_i_reg[31] [7]),
        .I2(\GEN_INCLUDE_S2MM.GEN_CH2_DELAY_INTERRUPT.ch2_delay_count_reg[7] [7]),
        .I3(\GEN_SYNC_READ.s_axi_lite_rdata_reg[0]_0 [2]),
        .I4(\GEN_SYNC_READ.s_axi_lite_rdata_reg[0]_0 [0]),
        .O(\GEN_SYNC_READ.s_axi_lite_rdata[31]_i_5_n_0 ));
  LUT4 #(
    .INIT(16'hF888)) 
    \GEN_SYNC_READ.s_axi_lite_rdata[31]_i_6 
       (.I0(\GEN_DESC_REG_FOR_SG.taildesc_lsb_i_reg[31] [25]),
        .I1(\GEN_SYNC_READ.s_axi_lite_rdata[15]_i_2_n_0 ),
        .I2(\GEN_SYNC_READ.s_axi_lite_rdata[31]_i_7_n_0 ),
        .I3(\GEN_SYNC_READ.s_axi_lite_rdata[5]_i_4_n_0 ),
        .O(\GEN_SYNC_READ.s_axi_lite_rdata[31]_i_6_n_0 ));
  LUT6 #(
    .INIT(64'h0000000000CCF0AA)) 
    \GEN_SYNC_READ.s_axi_lite_rdata[31]_i_7 
       (.I0(\dmacr_i_reg[31]_0 [7]),
        .I1(\GEN_INCLUDE_MM2S.GEN_CH1_DELAY_INTERRUPT.ch1_delay_count_reg[7] [7]),
        .I2(\GEN_DESC_REG_FOR_SG.curdesc_lsb_i_reg[31] [22]),
        .I3(\GEN_SYNC_READ.s_axi_lite_rdata_reg[0]_0 [1]),
        .I4(\GEN_SYNC_READ.s_axi_lite_rdata_reg[0]_0 [0]),
        .I5(\GEN_SYNC_READ.s_axi_lite_rdata_reg[0]_0 [2]),
        .O(\GEN_SYNC_READ.s_axi_lite_rdata[31]_i_7_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair135" *) 
  LUT5 #(
    .INIT(32'hFFFFC080)) 
    \GEN_SYNC_READ.s_axi_lite_rdata[3]_i_1 
       (.I0(\dmacr_i_reg[4] [0]),
        .I1(\GEN_SYNC_READ.s_axi_lite_rdata_reg[0]_0 [2]),
        .I2(\GEN_SYNC_READ.s_axi_lite_rdata[31]_i_4_n_0 ),
        .I3(\GEN_SYNC_READ.s_axi_lite_rdata_reg[0]_0 [0]),
        .I4(\GEN_SYNC_READ.s_axi_lite_rdata[3]_i_2_n_0 ),
        .O(ip2axi_rddata[3]));
  (* SOFT_HLUTNM = "soft_lutpair136" *) 
  LUT5 #(
    .INIT(32'h000000C8)) 
    \GEN_SYNC_READ.s_axi_lite_rdata[3]_i_2 
       (.I0(\dmacr_i_reg[4]_0 [0]),
        .I1(\GEN_SYNC_READ.s_axi_lite_rdata[5]_i_4_n_0 ),
        .I2(\GEN_SYNC_READ.s_axi_lite_rdata_reg[0]_0 [0]),
        .I3(\GEN_SYNC_READ.s_axi_lite_rdata_reg[0]_0 [2]),
        .I4(\GEN_SYNC_READ.s_axi_lite_rdata_reg[0]_0 [1]),
        .O(\GEN_SYNC_READ.s_axi_lite_rdata[3]_i_2_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair141" *) 
  LUT5 #(
    .INIT(32'hAAAAEEEA)) 
    \GEN_SYNC_READ.s_axi_lite_rdata[4]_i_1 
       (.I0(\GEN_SYNC_READ.s_axi_lite_rdata[4]_i_2_n_0 ),
        .I1(\GEN_SYNC_READ.s_axi_lite_rdata[4]_i_3_n_0 ),
        .I2(p_0_out[4]),
        .I3(p_0_out[0]),
        .I4(p_0_out[1]),
        .O(ip2axi_rddata[4]));
  LUT6 #(
    .INIT(64'h0000080C00000800)) 
    \GEN_SYNC_READ.s_axi_lite_rdata[4]_i_2 
       (.I0(dma_interr_reg),
        .I1(\GEN_SYNC_READ.s_axi_lite_rdata[5]_i_4_n_0 ),
        .I2(\GEN_SYNC_READ.s_axi_lite_rdata_reg[0]_0 [2]),
        .I3(\GEN_SYNC_READ.s_axi_lite_rdata_reg[0]_0 [0]),
        .I4(\GEN_SYNC_READ.s_axi_lite_rdata_reg[0]_0 [1]),
        .I5(\dmacr_i_reg[4]_0 [1]),
        .O(\GEN_SYNC_READ.s_axi_lite_rdata[4]_i_2_n_0 ));
  LUT6 #(
    .INIT(64'h0000000088C00000)) 
    \GEN_SYNC_READ.s_axi_lite_rdata[4]_i_3 
       (.I0(dma_interr_reg_0),
        .I1(\GEN_SYNC_READ.s_axi_lite_rdata[15]_i_8_n_0 ),
        .I2(\dmacr_i_reg[4] [1]),
        .I3(\GEN_SYNC_READ.s_axi_lite_rdata_reg[0]_0 [0]),
        .I4(\GEN_SYNC_READ.s_axi_lite_rdata_reg[0]_0 [2]),
        .I5(\GEN_SYNC_READ.s_axi_lite_rdata_reg[0]_0 [1]),
        .O(\GEN_SYNC_READ.s_axi_lite_rdata[4]_i_3_n_0 ));
  LUT6 #(
    .INIT(64'hFF80808080808080)) 
    \GEN_SYNC_READ.s_axi_lite_rdata[5]_i_1 
       (.I0(\GEN_SYNC_READ.s_axi_lite_rdata[31]_i_4_n_0 ),
        .I1(\GEN_SYNC_READ.s_axi_lite_rdata[5]_i_2_n_0 ),
        .I2(dma_slverr_reg),
        .I3(dma_slverr_reg_0),
        .I4(\GEN_SYNC_READ.s_axi_lite_rdata[5]_i_3_n_0 ),
        .I5(\GEN_SYNC_READ.s_axi_lite_rdata[5]_i_4_n_0 ),
        .O(ip2axi_rddata[5]));
  (* SOFT_HLUTNM = "soft_lutpair135" *) 
  LUT2 #(
    .INIT(4'h8)) 
    \GEN_SYNC_READ.s_axi_lite_rdata[5]_i_2 
       (.I0(\GEN_SYNC_READ.s_axi_lite_rdata_reg[0]_0 [2]),
        .I1(\GEN_SYNC_READ.s_axi_lite_rdata_reg[0]_0 [0]),
        .O(\GEN_SYNC_READ.s_axi_lite_rdata[5]_i_2_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair142" *) 
  LUT3 #(
    .INIT(8'h02)) 
    \GEN_SYNC_READ.s_axi_lite_rdata[5]_i_3 
       (.I0(\GEN_SYNC_READ.s_axi_lite_rdata_reg[0]_0 [0]),
        .I1(\GEN_SYNC_READ.s_axi_lite_rdata_reg[0]_0 [2]),
        .I2(\GEN_SYNC_READ.s_axi_lite_rdata_reg[0]_0 [1]),
        .O(\GEN_SYNC_READ.s_axi_lite_rdata[5]_i_3_n_0 ));
  LUT5 #(
    .INIT(32'h00010000)) 
    \GEN_SYNC_READ.s_axi_lite_rdata[5]_i_4 
       (.I0(p_0_out[0]),
        .I1(p_0_out[4]),
        .I2(p_0_out[8]),
        .I3(p_0_out[7]),
        .I4(\GEN_SYNC_READ.s_axi_lite_rdata[5]_i_5_n_0 ),
        .O(\GEN_SYNC_READ.s_axi_lite_rdata[5]_i_4_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair139" *) 
  LUT5 #(
    .INIT(32'h00000501)) 
    \GEN_SYNC_READ.s_axi_lite_rdata[5]_i_5 
       (.I0(p_0_out[1]),
        .I1(p_0_out[9]),
        .I2(p_0_out[0]),
        .I3(p_0_out[4]),
        .I4(p_0_out[6]),
        .O(\GEN_SYNC_READ.s_axi_lite_rdata[5]_i_5_n_0 ));
  LUT5 #(
    .INIT(32'hFFFFF888)) 
    \GEN_SYNC_READ.s_axi_lite_rdata[6]_i_1 
       (.I0(\GEN_SYNC_READ.s_axi_lite_rdata[10]_i_2_n_0 ),
        .I1(\GEN_SYNC_READ.s_axi_lite_rdata[6]_i_2_n_0 ),
        .I2(\GEN_SYNC_READ.s_axi_lite_rdata[15]_i_2_n_0 ),
        .I3(\GEN_DESC_REG_FOR_SG.taildesc_lsb_i_reg[31] [0]),
        .I4(\GEN_SYNC_READ.s_axi_lite_rdata[6]_i_3_n_0 ),
        .O(ip2axi_rddata[6]));
  LUT6 #(
    .INIT(64'h00AA0000F00000CC)) 
    \GEN_SYNC_READ.s_axi_lite_rdata[6]_i_2 
       (.I0(Q[0]),
        .I1(\GEN_DESC_REG_FOR_SG.taildesc_lsb_i_reg[31]_0 [0]),
        .I2(dma_decerr_reg),
        .I3(\GEN_SYNC_READ.s_axi_lite_rdata_reg[0]_0 [0]),
        .I4(\GEN_SYNC_READ.s_axi_lite_rdata_reg[0]_0 [2]),
        .I5(\GEN_SYNC_READ.s_axi_lite_rdata_reg[0]_0 [1]),
        .O(\GEN_SYNC_READ.s_axi_lite_rdata[6]_i_2_n_0 ));
  LUT6 #(
    .INIT(64'h000C00A000000000)) 
    \GEN_SYNC_READ.s_axi_lite_rdata[6]_i_3 
       (.I0(\GEN_DESC_REG_FOR_SG.curdesc_lsb_i_reg[31] [0]),
        .I1(dma_decerr_reg_0),
        .I2(\GEN_SYNC_READ.s_axi_lite_rdata_reg[0]_0 [1]),
        .I3(\GEN_SYNC_READ.s_axi_lite_rdata_reg[0]_0 [2]),
        .I4(\GEN_SYNC_READ.s_axi_lite_rdata_reg[0]_0 [0]),
        .I5(\GEN_SYNC_READ.s_axi_lite_rdata[5]_i_4_n_0 ),
        .O(\GEN_SYNC_READ.s_axi_lite_rdata[6]_i_3_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFF888F888F888)) 
    \GEN_SYNC_READ.s_axi_lite_rdata[7]_i_1 
       (.I0(\GEN_SYNC_READ.s_axi_lite_rdata[15]_i_2_n_0 ),
        .I1(\GEN_DESC_REG_FOR_SG.taildesc_lsb_i_reg[31] [1]),
        .I2(\GEN_SYNC_READ.s_axi_lite_rdata[15]_i_3_n_0 ),
        .I3(\GEN_DESC_REG_FOR_SG.curdesc_lsb_i_reg[31] [1]),
        .I4(\GEN_SYNC_READ.s_axi_lite_rdata[7]_i_2_n_0 ),
        .I5(\GEN_SYNC_READ.s_axi_lite_rdata[15]_i_5_n_0 ),
        .O(ip2axi_rddata[7]));
  LUT6 #(
    .INIT(64'h0C00000800000008)) 
    \GEN_SYNC_READ.s_axi_lite_rdata[7]_i_2 
       (.I0(\GEN_DESC_REG_FOR_SG.taildesc_lsb_i_reg[31]_0 [1]),
        .I1(\GEN_SYNC_READ.s_axi_lite_rdata[15]_i_8_n_0 ),
        .I2(\GEN_SYNC_READ.s_axi_lite_rdata_reg[0]_0 [0]),
        .I3(\GEN_SYNC_READ.s_axi_lite_rdata_reg[0]_0 [2]),
        .I4(\GEN_SYNC_READ.s_axi_lite_rdata_reg[0]_0 [1]),
        .I5(Q[1]),
        .O(\GEN_SYNC_READ.s_axi_lite_rdata[7]_i_2_n_0 ));
  LUT5 #(
    .INIT(32'hFFFFF888)) 
    \GEN_SYNC_READ.s_axi_lite_rdata[8]_i_1 
       (.I0(\GEN_SYNC_READ.s_axi_lite_rdata[10]_i_2_n_0 ),
        .I1(\GEN_SYNC_READ.s_axi_lite_rdata[8]_i_2_n_0 ),
        .I2(\GEN_SYNC_READ.s_axi_lite_rdata[15]_i_2_n_0 ),
        .I3(\GEN_DESC_REG_FOR_SG.taildesc_lsb_i_reg[31] [2]),
        .I4(\GEN_SYNC_READ.s_axi_lite_rdata[8]_i_3_n_0 ),
        .O(ip2axi_rddata[8]));
  LUT6 #(
    .INIT(64'h00AA0000F00000CC)) 
    \GEN_SYNC_READ.s_axi_lite_rdata[8]_i_2 
       (.I0(Q[2]),
        .I1(\GEN_DESC_REG_FOR_SG.taildesc_lsb_i_reg[31]_0 [2]),
        .I2(sg_interr_reg),
        .I3(\GEN_SYNC_READ.s_axi_lite_rdata_reg[0]_0 [0]),
        .I4(\GEN_SYNC_READ.s_axi_lite_rdata_reg[0]_0 [2]),
        .I5(\GEN_SYNC_READ.s_axi_lite_rdata_reg[0]_0 [1]),
        .O(\GEN_SYNC_READ.s_axi_lite_rdata[8]_i_2_n_0 ));
  LUT6 #(
    .INIT(64'h000C00A000000000)) 
    \GEN_SYNC_READ.s_axi_lite_rdata[8]_i_3 
       (.I0(\GEN_DESC_REG_FOR_SG.curdesc_lsb_i_reg[31] [2]),
        .I1(sg_interr_reg_0),
        .I2(\GEN_SYNC_READ.s_axi_lite_rdata_reg[0]_0 [1]),
        .I3(\GEN_SYNC_READ.s_axi_lite_rdata_reg[0]_0 [2]),
        .I4(\GEN_SYNC_READ.s_axi_lite_rdata_reg[0]_0 [0]),
        .I5(\GEN_SYNC_READ.s_axi_lite_rdata[5]_i_4_n_0 ),
        .O(\GEN_SYNC_READ.s_axi_lite_rdata[8]_i_3_n_0 ));
  LUT5 #(
    .INIT(32'hFFFFF888)) 
    \GEN_SYNC_READ.s_axi_lite_rdata[9]_i_1 
       (.I0(\GEN_SYNC_READ.s_axi_lite_rdata[10]_i_2_n_0 ),
        .I1(\GEN_SYNC_READ.s_axi_lite_rdata[9]_i_2_n_0 ),
        .I2(\GEN_SYNC_READ.s_axi_lite_rdata[15]_i_2_n_0 ),
        .I3(\GEN_DESC_REG_FOR_SG.taildesc_lsb_i_reg[31] [3]),
        .I4(\GEN_SYNC_READ.s_axi_lite_rdata[9]_i_3_n_0 ),
        .O(ip2axi_rddata[9]));
  LUT6 #(
    .INIT(64'h00AA0000F00000CC)) 
    \GEN_SYNC_READ.s_axi_lite_rdata[9]_i_2 
       (.I0(Q[3]),
        .I1(\GEN_DESC_REG_FOR_SG.taildesc_lsb_i_reg[31]_0 [3]),
        .I2(sg_slverr_reg),
        .I3(\GEN_SYNC_READ.s_axi_lite_rdata_reg[0]_0 [0]),
        .I4(\GEN_SYNC_READ.s_axi_lite_rdata_reg[0]_0 [2]),
        .I5(\GEN_SYNC_READ.s_axi_lite_rdata_reg[0]_0 [1]),
        .O(\GEN_SYNC_READ.s_axi_lite_rdata[9]_i_2_n_0 ));
  LUT6 #(
    .INIT(64'h000C00A000000000)) 
    \GEN_SYNC_READ.s_axi_lite_rdata[9]_i_3 
       (.I0(\GEN_DESC_REG_FOR_SG.curdesc_lsb_i_reg[31] [3]),
        .I1(sg_slverr_reg_0),
        .I2(\GEN_SYNC_READ.s_axi_lite_rdata_reg[0]_0 [1]),
        .I3(\GEN_SYNC_READ.s_axi_lite_rdata_reg[0]_0 [2]),
        .I4(\GEN_SYNC_READ.s_axi_lite_rdata_reg[0]_0 [0]),
        .I5(\GEN_SYNC_READ.s_axi_lite_rdata[5]_i_4_n_0 ),
        .O(\GEN_SYNC_READ.s_axi_lite_rdata[9]_i_3_n_0 ));
  FDRE \GEN_SYNC_READ.s_axi_lite_rdata_reg[0] 
       (.C(s_axi_lite_aclk),
        .CE(rvalid),
        .D(ip2axi_rddata[0]),
        .Q(s_axi_lite_rdata[0]),
        .R(\GEN_SYNC_READ.s_axi_lite_rdata[31]_i_1_n_0 ));
  FDRE \GEN_SYNC_READ.s_axi_lite_rdata_reg[10] 
       (.C(s_axi_lite_aclk),
        .CE(rvalid),
        .D(ip2axi_rddata[10]),
        .Q(s_axi_lite_rdata[10]),
        .R(\GEN_SYNC_READ.s_axi_lite_rdata[31]_i_1_n_0 ));
  FDRE \GEN_SYNC_READ.s_axi_lite_rdata_reg[11] 
       (.C(s_axi_lite_aclk),
        .CE(rvalid),
        .D(ip2axi_rddata[11]),
        .Q(s_axi_lite_rdata[11]),
        .R(\GEN_SYNC_READ.s_axi_lite_rdata[31]_i_1_n_0 ));
  FDRE \GEN_SYNC_READ.s_axi_lite_rdata_reg[12] 
       (.C(s_axi_lite_aclk),
        .CE(rvalid),
        .D(ip2axi_rddata[12]),
        .Q(s_axi_lite_rdata[12]),
        .R(\GEN_SYNC_READ.s_axi_lite_rdata[31]_i_1_n_0 ));
  FDRE \GEN_SYNC_READ.s_axi_lite_rdata_reg[13] 
       (.C(s_axi_lite_aclk),
        .CE(rvalid),
        .D(ip2axi_rddata[13]),
        .Q(s_axi_lite_rdata[13]),
        .R(\GEN_SYNC_READ.s_axi_lite_rdata[31]_i_1_n_0 ));
  FDRE \GEN_SYNC_READ.s_axi_lite_rdata_reg[14] 
       (.C(s_axi_lite_aclk),
        .CE(rvalid),
        .D(ip2axi_rddata[14]),
        .Q(s_axi_lite_rdata[14]),
        .R(\GEN_SYNC_READ.s_axi_lite_rdata[31]_i_1_n_0 ));
  FDRE \GEN_SYNC_READ.s_axi_lite_rdata_reg[15] 
       (.C(s_axi_lite_aclk),
        .CE(rvalid),
        .D(ip2axi_rddata[15]),
        .Q(s_axi_lite_rdata[15]),
        .R(\GEN_SYNC_READ.s_axi_lite_rdata[31]_i_1_n_0 ));
  FDRE \GEN_SYNC_READ.s_axi_lite_rdata_reg[16] 
       (.C(s_axi_lite_aclk),
        .CE(rvalid),
        .D(ip2axi_rddata[16]),
        .Q(s_axi_lite_rdata[16]),
        .R(\GEN_SYNC_READ.s_axi_lite_rdata[31]_i_1_n_0 ));
  FDRE \GEN_SYNC_READ.s_axi_lite_rdata_reg[17] 
       (.C(s_axi_lite_aclk),
        .CE(rvalid),
        .D(ip2axi_rddata[17]),
        .Q(s_axi_lite_rdata[17]),
        .R(\GEN_SYNC_READ.s_axi_lite_rdata[31]_i_1_n_0 ));
  FDRE \GEN_SYNC_READ.s_axi_lite_rdata_reg[18] 
       (.C(s_axi_lite_aclk),
        .CE(rvalid),
        .D(ip2axi_rddata[18]),
        .Q(s_axi_lite_rdata[18]),
        .R(\GEN_SYNC_READ.s_axi_lite_rdata[31]_i_1_n_0 ));
  FDRE \GEN_SYNC_READ.s_axi_lite_rdata_reg[19] 
       (.C(s_axi_lite_aclk),
        .CE(rvalid),
        .D(ip2axi_rddata[19]),
        .Q(s_axi_lite_rdata[19]),
        .R(\GEN_SYNC_READ.s_axi_lite_rdata[31]_i_1_n_0 ));
  FDRE \GEN_SYNC_READ.s_axi_lite_rdata_reg[1] 
       (.C(s_axi_lite_aclk),
        .CE(rvalid),
        .D(ip2axi_rddata[1]),
        .Q(s_axi_lite_rdata[1]),
        .R(\GEN_SYNC_READ.s_axi_lite_rdata[31]_i_1_n_0 ));
  FDRE \GEN_SYNC_READ.s_axi_lite_rdata_reg[20] 
       (.C(s_axi_lite_aclk),
        .CE(rvalid),
        .D(ip2axi_rddata[20]),
        .Q(s_axi_lite_rdata[20]),
        .R(\GEN_SYNC_READ.s_axi_lite_rdata[31]_i_1_n_0 ));
  FDRE \GEN_SYNC_READ.s_axi_lite_rdata_reg[21] 
       (.C(s_axi_lite_aclk),
        .CE(rvalid),
        .D(ip2axi_rddata[21]),
        .Q(s_axi_lite_rdata[21]),
        .R(\GEN_SYNC_READ.s_axi_lite_rdata[31]_i_1_n_0 ));
  FDRE \GEN_SYNC_READ.s_axi_lite_rdata_reg[22] 
       (.C(s_axi_lite_aclk),
        .CE(rvalid),
        .D(ip2axi_rddata[22]),
        .Q(s_axi_lite_rdata[22]),
        .R(\GEN_SYNC_READ.s_axi_lite_rdata[31]_i_1_n_0 ));
  FDRE \GEN_SYNC_READ.s_axi_lite_rdata_reg[23] 
       (.C(s_axi_lite_aclk),
        .CE(rvalid),
        .D(ip2axi_rddata[23]),
        .Q(s_axi_lite_rdata[23]),
        .R(\GEN_SYNC_READ.s_axi_lite_rdata[31]_i_1_n_0 ));
  FDRE \GEN_SYNC_READ.s_axi_lite_rdata_reg[24] 
       (.C(s_axi_lite_aclk),
        .CE(rvalid),
        .D(ip2axi_rddata[24]),
        .Q(s_axi_lite_rdata[24]),
        .R(\GEN_SYNC_READ.s_axi_lite_rdata[31]_i_1_n_0 ));
  FDRE \GEN_SYNC_READ.s_axi_lite_rdata_reg[25] 
       (.C(s_axi_lite_aclk),
        .CE(rvalid),
        .D(ip2axi_rddata[25]),
        .Q(s_axi_lite_rdata[25]),
        .R(\GEN_SYNC_READ.s_axi_lite_rdata[31]_i_1_n_0 ));
  FDRE \GEN_SYNC_READ.s_axi_lite_rdata_reg[26] 
       (.C(s_axi_lite_aclk),
        .CE(rvalid),
        .D(ip2axi_rddata[26]),
        .Q(s_axi_lite_rdata[26]),
        .R(\GEN_SYNC_READ.s_axi_lite_rdata[31]_i_1_n_0 ));
  FDRE \GEN_SYNC_READ.s_axi_lite_rdata_reg[27] 
       (.C(s_axi_lite_aclk),
        .CE(rvalid),
        .D(ip2axi_rddata[27]),
        .Q(s_axi_lite_rdata[27]),
        .R(\GEN_SYNC_READ.s_axi_lite_rdata[31]_i_1_n_0 ));
  FDRE \GEN_SYNC_READ.s_axi_lite_rdata_reg[28] 
       (.C(s_axi_lite_aclk),
        .CE(rvalid),
        .D(ip2axi_rddata[28]),
        .Q(s_axi_lite_rdata[28]),
        .R(\GEN_SYNC_READ.s_axi_lite_rdata[31]_i_1_n_0 ));
  FDRE \GEN_SYNC_READ.s_axi_lite_rdata_reg[29] 
       (.C(s_axi_lite_aclk),
        .CE(rvalid),
        .D(ip2axi_rddata[29]),
        .Q(s_axi_lite_rdata[29]),
        .R(\GEN_SYNC_READ.s_axi_lite_rdata[31]_i_1_n_0 ));
  FDRE \GEN_SYNC_READ.s_axi_lite_rdata_reg[2] 
       (.C(s_axi_lite_aclk),
        .CE(rvalid),
        .D(ip2axi_rddata[2]),
        .Q(s_axi_lite_rdata[2]),
        .R(\GEN_SYNC_READ.s_axi_lite_rdata[31]_i_1_n_0 ));
  FDRE \GEN_SYNC_READ.s_axi_lite_rdata_reg[30] 
       (.C(s_axi_lite_aclk),
        .CE(rvalid),
        .D(ip2axi_rddata[30]),
        .Q(s_axi_lite_rdata[30]),
        .R(\GEN_SYNC_READ.s_axi_lite_rdata[31]_i_1_n_0 ));
  FDRE \GEN_SYNC_READ.s_axi_lite_rdata_reg[31] 
       (.C(s_axi_lite_aclk),
        .CE(rvalid),
        .D(ip2axi_rddata[31]),
        .Q(s_axi_lite_rdata[31]),
        .R(\GEN_SYNC_READ.s_axi_lite_rdata[31]_i_1_n_0 ));
  FDRE \GEN_SYNC_READ.s_axi_lite_rdata_reg[3] 
       (.C(s_axi_lite_aclk),
        .CE(rvalid),
        .D(ip2axi_rddata[3]),
        .Q(s_axi_lite_rdata[3]),
        .R(\GEN_SYNC_READ.s_axi_lite_rdata[31]_i_1_n_0 ));
  FDRE \GEN_SYNC_READ.s_axi_lite_rdata_reg[4] 
       (.C(s_axi_lite_aclk),
        .CE(rvalid),
        .D(ip2axi_rddata[4]),
        .Q(s_axi_lite_rdata[4]),
        .R(\GEN_SYNC_READ.s_axi_lite_rdata[31]_i_1_n_0 ));
  FDRE \GEN_SYNC_READ.s_axi_lite_rdata_reg[5] 
       (.C(s_axi_lite_aclk),
        .CE(rvalid),
        .D(ip2axi_rddata[5]),
        .Q(s_axi_lite_rdata[5]),
        .R(\GEN_SYNC_READ.s_axi_lite_rdata[31]_i_1_n_0 ));
  FDRE \GEN_SYNC_READ.s_axi_lite_rdata_reg[6] 
       (.C(s_axi_lite_aclk),
        .CE(rvalid),
        .D(ip2axi_rddata[6]),
        .Q(s_axi_lite_rdata[6]),
        .R(\GEN_SYNC_READ.s_axi_lite_rdata[31]_i_1_n_0 ));
  FDRE \GEN_SYNC_READ.s_axi_lite_rdata_reg[7] 
       (.C(s_axi_lite_aclk),
        .CE(rvalid),
        .D(ip2axi_rddata[7]),
        .Q(s_axi_lite_rdata[7]),
        .R(\GEN_SYNC_READ.s_axi_lite_rdata[31]_i_1_n_0 ));
  FDRE \GEN_SYNC_READ.s_axi_lite_rdata_reg[8] 
       (.C(s_axi_lite_aclk),
        .CE(rvalid),
        .D(ip2axi_rddata[8]),
        .Q(s_axi_lite_rdata[8]),
        .R(\GEN_SYNC_READ.s_axi_lite_rdata[31]_i_1_n_0 ));
  FDRE \GEN_SYNC_READ.s_axi_lite_rdata_reg[9] 
       (.C(s_axi_lite_aclk),
        .CE(rvalid),
        .D(ip2axi_rddata[9]),
        .Q(s_axi_lite_rdata[9]),
        .R(\GEN_SYNC_READ.s_axi_lite_rdata[31]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair143" *) 
  LUT4 #(
    .INIT(16'h08C8)) 
    \GEN_SYNC_READ.s_axi_lite_rvalid_i_i_1 
       (.I0(rvalid),
        .I1(out),
        .I2(s_axi_lite_rvalid),
        .I3(s_axi_lite_rready),
        .O(\GEN_SYNC_READ.s_axi_lite_rvalid_i_i_1_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \GEN_SYNC_READ.s_axi_lite_rvalid_i_reg 
       (.C(s_axi_lite_aclk),
        .CE(1'b1),
        .D(\GEN_SYNC_READ.s_axi_lite_rvalid_i_i_1_n_0 ),
        .Q(s_axi_lite_rvalid),
        .R(1'b0));
  (* SOFT_HLUTNM = "soft_lutpair144" *) 
  LUT3 #(
    .INIT(8'h08)) 
    \GEN_SYNC_WRITE.awvalid_d1_i_1 
       (.I0(awvalid),
        .I1(out),
        .I2(s_axi_lite_bvalid),
        .O(\GEN_SYNC_WRITE.awvalid_d1_i_1_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \GEN_SYNC_WRITE.awvalid_d1_reg 
       (.C(s_axi_lite_aclk),
        .CE(1'b1),
        .D(\GEN_SYNC_WRITE.awvalid_d1_i_1_n_0 ),
        .Q(awvalid_d1),
        .R(1'b0));
  LUT1 #(
    .INIT(2'h1)) 
    \GEN_SYNC_WRITE.axi2ip_wrce[16]_i_1 
       (.I0(rdy),
        .O(\GEN_SYNC_WRITE.axi2ip_wrce[16]_i_1_n_0 ));
  FDRE \GEN_SYNC_WRITE.axi2ip_wrce_reg[0] 
       (.C(s_axi_lite_aclk),
        .CE(1'b1),
        .D(\GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_s_level_out_d4_6 ),
        .Q(E),
        .R(\GEN_SYNC_WRITE.axi2ip_wrce[16]_i_1_n_0 ));
  FDRE \GEN_SYNC_WRITE.axi2ip_wrce_reg[12] 
       (.C(s_axi_lite_aclk),
        .CE(1'b1),
        .D(\GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_s_level_out_d4_2 ),
        .Q(\dmacr_i_reg[3] ),
        .R(\GEN_SYNC_WRITE.axi2ip_wrce[16]_i_1_n_0 ));
  FDRE \GEN_SYNC_WRITE.axi2ip_wrce_reg[13] 
       (.C(s_axi_lite_aclk),
        .CE(1'b1),
        .D(\GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_s_level_out_d4_1 ),
        .Q(p_2_out[3]),
        .R(\GEN_SYNC_WRITE.axi2ip_wrce[16]_i_1_n_0 ));
  FDRE \GEN_SYNC_WRITE.axi2ip_wrce_reg[14] 
       (.C(s_axi_lite_aclk),
        .CE(1'b1),
        .D(\GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_s_level_out_d4_0 ),
        .Q(p_2_out[4]),
        .R(\GEN_SYNC_WRITE.axi2ip_wrce[16]_i_1_n_0 ));
  FDRE \GEN_SYNC_WRITE.axi2ip_wrce_reg[16] 
       (.C(s_axi_lite_aclk),
        .CE(1'b1),
        .D(\GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_s_level_out_d4 ),
        .Q(p_2_out[5]),
        .R(\GEN_SYNC_WRITE.axi2ip_wrce[16]_i_1_n_0 ));
  FDRE \GEN_SYNC_WRITE.axi2ip_wrce_reg[1] 
       (.C(s_axi_lite_aclk),
        .CE(1'b1),
        .D(\GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_s_level_out_d4_5 ),
        .Q(p_2_out[0]),
        .R(\GEN_SYNC_WRITE.axi2ip_wrce[16]_i_1_n_0 ));
  FDRE \GEN_SYNC_WRITE.axi2ip_wrce_reg[2] 
       (.C(s_axi_lite_aclk),
        .CE(1'b1),
        .D(\GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_s_level_out_d4_4 ),
        .Q(p_2_out[1]),
        .R(\GEN_SYNC_WRITE.axi2ip_wrce[16]_i_1_n_0 ));
  FDRE \GEN_SYNC_WRITE.axi2ip_wrce_reg[4] 
       (.C(s_axi_lite_aclk),
        .CE(1'b1),
        .D(\GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_s_level_out_d4_3 ),
        .Q(p_2_out[2]),
        .R(\GEN_SYNC_WRITE.axi2ip_wrce[16]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair144" *) 
  LUT4 #(
    .INIT(16'h08C8)) 
    \GEN_SYNC_WRITE.bvalid_i_i_1 
       (.I0(s_axi_lite_awready),
        .I1(out),
        .I2(s_axi_lite_bvalid),
        .I3(s_axi_lite_bready),
        .O(\GEN_SYNC_WRITE.bvalid_i_i_1_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \GEN_SYNC_WRITE.bvalid_i_reg 
       (.C(s_axi_lite_aclk),
        .CE(1'b1),
        .D(\GEN_SYNC_WRITE.bvalid_i_i_1_n_0 ),
        .Q(s_axi_lite_bvalid),
        .R(1'b0));
  LUT4 #(
    .INIT(16'h0080)) 
    \GEN_SYNC_WRITE.rdy_i_1 
       (.I0(wr_data_cap),
        .I1(wr_addr_cap),
        .I2(out),
        .I3(rdy),
        .O(\GEN_SYNC_WRITE.rdy_i_1_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \GEN_SYNC_WRITE.rdy_reg 
       (.C(s_axi_lite_aclk),
        .CE(1'b1),
        .D(\GEN_SYNC_WRITE.rdy_i_1_n_0 ),
        .Q(rdy),
        .R(1'b0));
  LUT2 #(
    .INIT(4'hB)) 
    \GEN_SYNC_WRITE.wr_addr_cap_i_1 
       (.I0(rdy),
        .I1(out),
        .O(\GEN_SYNC_WRITE.wr_addr_cap_i_1_n_0 ));
  LUT4 #(
    .INIT(16'hFF10)) 
    \GEN_SYNC_WRITE.wr_addr_cap_i_2 
       (.I0(wr_in_progress),
        .I1(awvalid_d1),
        .I2(awvalid),
        .I3(wr_addr_cap),
        .O(\GEN_SYNC_WRITE.wr_addr_cap_i_2_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \GEN_SYNC_WRITE.wr_addr_cap_reg 
       (.C(s_axi_lite_aclk),
        .CE(1'b1),
        .D(\GEN_SYNC_WRITE.wr_addr_cap_i_2_n_0 ),
        .Q(wr_addr_cap),
        .R(\GEN_SYNC_WRITE.wr_addr_cap_i_1_n_0 ));
  LUT5 #(
    .INIT(32'h0000AE00)) 
    \GEN_SYNC_WRITE.wr_data_cap_i_1 
       (.I0(wr_data_cap),
        .I1(wvalid),
        .I2(wvalid_d1),
        .I3(out),
        .I4(rdy),
        .O(\GEN_SYNC_WRITE.wr_data_cap_i_1_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \GEN_SYNC_WRITE.wr_data_cap_reg 
       (.C(s_axi_lite_aclk),
        .CE(1'b1),
        .D(\GEN_SYNC_WRITE.wr_data_cap_i_1_n_0 ),
        .Q(wr_data_cap),
        .R(1'b0));
  LUT2 #(
    .INIT(4'hB)) 
    \GEN_SYNC_WRITE.wr_in_progress_i_1 
       (.I0(s_axi_lite_bvalid),
        .I1(out),
        .O(\GEN_SYNC_WRITE.wr_in_progress_i_1_n_0 ));
  LUT3 #(
    .INIT(8'hF4)) 
    \GEN_SYNC_WRITE.wr_in_progress_i_2 
       (.I0(awvalid_d1),
        .I1(awvalid),
        .I2(wr_in_progress),
        .O(\GEN_SYNC_WRITE.wr_in_progress_i_2_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \GEN_SYNC_WRITE.wr_in_progress_reg 
       (.C(s_axi_lite_aclk),
        .CE(1'b1),
        .D(\GEN_SYNC_WRITE.wr_in_progress_i_2_n_0 ),
        .Q(wr_in_progress),
        .R(\GEN_SYNC_WRITE.wr_in_progress_i_1_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \GEN_SYNC_WRITE.wready_i_reg 
       (.C(s_axi_lite_aclk),
        .CE(1'b1),
        .D(rdy),
        .Q(s_axi_lite_awready),
        .R(1'b0));
  LUT3 #(
    .INIT(8'h08)) 
    \GEN_SYNC_WRITE.wvalid_d1_i_1 
       (.I0(wvalid),
        .I1(out),
        .I2(s_axi_lite_bvalid),
        .O(\GEN_SYNC_WRITE.wvalid_d1_i_1_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \GEN_SYNC_WRITE.wvalid_d1_reg 
       (.C(s_axi_lite_aclk),
        .CE(1'b1),
        .D(\GEN_SYNC_WRITE.wvalid_d1_i_1_n_0 ),
        .Q(wvalid_d1),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \araddr_reg[0] 
       (.C(s_axi_lite_aclk),
        .CE(1'b1),
        .D(s_axi_lite_araddr[0]),
        .Q(araddr[0]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \araddr_reg[1] 
       (.C(s_axi_lite_aclk),
        .CE(1'b1),
        .D(s_axi_lite_araddr[1]),
        .Q(araddr[1]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \araddr_reg[2] 
       (.C(s_axi_lite_aclk),
        .CE(1'b1),
        .D(s_axi_lite_araddr[2]),
        .Q(araddr[2]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \araddr_reg[3] 
       (.C(s_axi_lite_aclk),
        .CE(1'b1),
        .D(s_axi_lite_araddr[3]),
        .Q(araddr[3]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \araddr_reg[4] 
       (.C(s_axi_lite_aclk),
        .CE(1'b1),
        .D(s_axi_lite_araddr[4]),
        .Q(araddr[4]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \araddr_reg[5] 
       (.C(s_axi_lite_aclk),
        .CE(1'b1),
        .D(s_axi_lite_araddr[5]),
        .Q(araddr[5]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \araddr_reg[6] 
       (.C(s_axi_lite_aclk),
        .CE(1'b1),
        .D(s_axi_lite_araddr[6]),
        .Q(araddr[6]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \araddr_reg[7] 
       (.C(s_axi_lite_aclk),
        .CE(1'b1),
        .D(s_axi_lite_araddr[7]),
        .Q(araddr[7]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \araddr_reg[8] 
       (.C(s_axi_lite_aclk),
        .CE(1'b1),
        .D(s_axi_lite_araddr[8]),
        .Q(araddr[8]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \araddr_reg[9] 
       (.C(s_axi_lite_aclk),
        .CE(1'b1),
        .D(s_axi_lite_araddr[9]),
        .Q(araddr[9]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    arready_i_reg
       (.C(s_axi_lite_aclk),
        .CE(1'b1),
        .D(arvalid_re__0),
        .Q(s_axi_lite_arready),
        .R(SR));
  (* SOFT_HLUTNM = "soft_lutpair143" *) 
  LUT3 #(
    .INIT(8'h08)) 
    arvalid_d1_i_1
       (.I0(arvalid),
        .I1(out),
        .I2(s_axi_lite_rvalid),
        .O(arvalid_d1_i_1_n_0));
  FDRE #(
    .INIT(1'b0)) 
    arvalid_d1_reg
       (.C(s_axi_lite_aclk),
        .CE(1'b1),
        .D(arvalid_d1_i_1_n_0),
        .Q(arvalid_d1),
        .R(1'b0));
  LUT3 #(
    .INIT(8'h02)) 
    arvalid_re
       (.I0(arvalid),
        .I1(arvalid_d1),
        .I2(s_axi_lite_rvalid),
        .O(arvalid_re__0));
  FDRE #(
    .INIT(1'b0)) 
    arvalid_reg
       (.C(s_axi_lite_aclk),
        .CE(1'b1),
        .D(s_axi_lite_arvalid),
        .Q(arvalid),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    awvalid_reg
       (.C(s_axi_lite_aclk),
        .CE(1'b1),
        .D(s_axi_lite_awvalid),
        .Q(awvalid),
        .R(SR));
  LUT4 #(
    .INIT(16'hF7F0)) 
    dly_irq_i_1
       (.I0(s_axi_lite_wdata[2]),
        .I1(p_2_out[0]),
        .I2(p_45_out),
        .I3(dly_irq_reg_1),
        .O(dly_irq_reg));
  LUT4 #(
    .INIT(16'hF7F0)) 
    dly_irq_i_1__0
       (.I0(s_axi_lite_wdata[2]),
        .I1(p_2_out[3]),
        .I2(p_19_out),
        .I3(dly_irq_reg_2),
        .O(dly_irq_reg_0));
  LUT6 #(
    .INIT(64'h7777777777777000)) 
    \dmacr_i[2]_i_1 
       (.I0(s2mm_soft_reset_done),
        .I1(mm2s_soft_reset_done),
        .I2(s_axi_lite_wdata[0]),
        .I3(E),
        .I4(\dmacr_i_reg[2] ),
        .I5(\dmacr_i_reg[2]_0 ),
        .O(dmacr_i));
  LUT6 #(
    .INIT(64'h7777777777777000)) 
    \dmacr_i[2]_i_1__0 
       (.I0(s2mm_soft_reset_done),
        .I1(mm2s_soft_reset_done),
        .I2(s_axi_lite_wdata[0]),
        .I3(\dmacr_i_reg[3] ),
        .I4(\dmacr_i_reg[2] ),
        .I5(\dmacr_i_reg[2]_0 ),
        .O(dmacr_i_0));
  LUT4 #(
    .INIT(16'hF7F0)) 
    ioc_irq_i_1
       (.I0(s_axi_lite_wdata[1]),
        .I1(p_2_out[0]),
        .I2(p_46_out),
        .I3(ioc_irq_reg_1),
        .O(ioc_irq_reg));
  LUT4 #(
    .INIT(16'hF7F0)) 
    ioc_irq_i_1__0
       (.I0(s_axi_lite_wdata[1]),
        .I1(p_2_out[3]),
        .I2(p_20_out),
        .I3(ioc_irq_reg_2),
        .O(ioc_irq_reg_0));
  FDRE #(
    .INIT(1'b0)) 
    wvalid_reg
       (.C(s_axi_lite_aclk),
        .CE(1'b1),
        .D(s_axi_lite_wvalid),
        .Q(wvalid),
        .R(SR));
endmodule

(* ORIG_REF_NAME = "axi_dma_mm2s_cmdsts_if" *) 
module design_1_axi_dma_0_0_axi_dma_mm2s_cmdsts_if
   (p_5_out,
    p_4_out,
    p_3_out,
    \updt_desc_reg2_reg[32] ,
    s_axis_mm2s_cmd_tvalid_split,
    p_7_out,
    p_2_out,
    dma_mm2s_error,
    \GNE_SYNC_RESET.scndry_resetn_reg ,
    mm2s_interr_i,
    m_axi_sg_aclk,
    mm2s_slverr_i,
    mm2s_decerr_i,
    sts_received_i_reg_0,
    \GEN_MM2S.queue_dout_new_reg[64] ,
    sts_received_i_reg_1,
    out,
    m_axis_mm2s_sts_tvalid_int,
    p_37_out,
    Q);
  output p_5_out;
  output p_4_out;
  output p_3_out;
  output \updt_desc_reg2_reg[32] ;
  output s_axis_mm2s_cmd_tvalid_split;
  output p_7_out;
  output p_2_out;
  output dma_mm2s_error;
  input \GNE_SYNC_RESET.scndry_resetn_reg ;
  input mm2s_interr_i;
  input m_axi_sg_aclk;
  input mm2s_slverr_i;
  input mm2s_decerr_i;
  input sts_received_i_reg_0;
  input \GEN_MM2S.queue_dout_new_reg[64] ;
  input sts_received_i_reg_1;
  input out;
  input m_axis_mm2s_sts_tvalid_int;
  input p_37_out;
  input [0:0]Q;

  wire \GEN_MM2S.queue_dout_new_reg[64] ;
  wire \GNE_SYNC_RESET.scndry_resetn_reg ;
  wire [0:0]Q;
  wire dma_mm2s_error;
  wire m_axi_sg_aclk;
  wire m_axis_mm2s_sts_tvalid_int;
  wire mm2s_decerr_i;
  wire mm2s_error_i_1_n_0;
  wire mm2s_interr_i;
  wire mm2s_slverr_i;
  wire out;
  wire p_2_out;
  wire p_37_out;
  wire p_3_out;
  wire p_4_out;
  wire p_5_out;
  wire p_7_out;
  wire s_axis_mm2s_cmd_tvalid_split;
  wire sts_received_i_reg_0;
  wire sts_received_i_reg_1;
  wire sts_tready_i_1_n_0;
  wire \updt_desc_reg2_reg[32] ;

  FDRE \GEN_NO_HOLD_DATA.s_axis_mm2s_cmd_tvalid_reg 
       (.C(m_axi_sg_aclk),
        .CE(1'b1),
        .D(\GEN_MM2S.queue_dout_new_reg[64] ),
        .Q(s_axis_mm2s_cmd_tvalid_split),
        .R(\GNE_SYNC_RESET.scndry_resetn_reg ));
  FDRE #(
    .INIT(1'b0)) 
    mm2s_decerr_i_reg
       (.C(m_axi_sg_aclk),
        .CE(1'b1),
        .D(mm2s_decerr_i),
        .Q(p_3_out),
        .R(\GNE_SYNC_RESET.scndry_resetn_reg ));
  LUT6 #(
    .INIT(64'hFFFFFFFFFFFFFEEE)) 
    mm2s_error_i_1
       (.I0(p_4_out),
        .I1(p_3_out),
        .I2(p_37_out),
        .I3(Q),
        .I4(p_5_out),
        .I5(dma_mm2s_error),
        .O(mm2s_error_i_1_n_0));
  FDRE mm2s_error_reg
       (.C(m_axi_sg_aclk),
        .CE(1'b1),
        .D(mm2s_error_i_1_n_0),
        .Q(dma_mm2s_error),
        .R(\GNE_SYNC_RESET.scndry_resetn_reg ));
  FDRE #(
    .INIT(1'b0)) 
    mm2s_interr_i_reg
       (.C(m_axi_sg_aclk),
        .CE(1'b1),
        .D(mm2s_interr_i),
        .Q(p_5_out),
        .R(\GNE_SYNC_RESET.scndry_resetn_reg ));
  FDRE #(
    .INIT(1'b0)) 
    mm2s_slverr_i_reg
       (.C(m_axi_sg_aclk),
        .CE(1'b1),
        .D(mm2s_slverr_i),
        .Q(p_4_out),
        .R(\GNE_SYNC_RESET.scndry_resetn_reg ));
  FDRE \mm2s_tag_reg[0] 
       (.C(m_axi_sg_aclk),
        .CE(1'b1),
        .D(sts_received_i_reg_0),
        .Q(\updt_desc_reg2_reg[32] ),
        .R(\GNE_SYNC_RESET.scndry_resetn_reg ));
  FDRE #(
    .INIT(1'b0)) 
    sts_received_i_reg
       (.C(m_axi_sg_aclk),
        .CE(1'b1),
        .D(sts_received_i_reg_1),
        .Q(p_7_out),
        .R(1'b0));
  LUT4 #(
    .INIT(16'h04C4)) 
    sts_tready_i_1
       (.I0(p_7_out),
        .I1(out),
        .I2(p_2_out),
        .I3(m_axis_mm2s_sts_tvalid_int),
        .O(sts_tready_i_1_n_0));
  FDRE #(
    .INIT(1'b0)) 
    sts_tready_reg
       (.C(m_axi_sg_aclk),
        .CE(1'b1),
        .D(sts_tready_i_1_n_0),
        .Q(p_2_out),
        .R(1'b0));
endmodule

(* ORIG_REF_NAME = "axi_dma_mm2s_mngr" *) 
module design_1_axi_dma_0_0_axi_dma_mm2s_mngr
   (mm2s_all_idle,
    sts_received_d1,
    p_7_out,
    mm2s_stop,
    s_axis_mm2s_cmd_tvalid_split,
    p_2_out,
    dma_mm2s_error,
    mm2s_pending_ptr_updt,
    s_axis_mm2s_updtsts_tvalid,
    p_16_out,
    halted_reg,
    idle_reg,
    queue_rden_new,
    \GEN_Q_FOR_SYNC.MM2S_CHANNEL.sts_queue_dout_reg[33] ,
    E,
    \GEN_Q_FOR_SYNC.MM2S_CHANNEL.sts_queue_dout_reg[33]_0 ,
    \GEN_MM2S.queue_dout_valid_reg ,
    \GEN_Q_FOR_SYNC.MM2S_CHANNEL.ptr_queue_dout_reg[31] ,
    \GNE_SYNC_RESET.scndry_resetn_reg ,
    mm2s_interr_i,
    m_axi_sg_aclk,
    mm2s_slverr_i,
    mm2s_decerr_i,
    sts_received_i_reg,
    mm2s_dmacr,
    mm2s_halted_set0,
    mm2s_stop_i,
    \GEN_MM2S.queue_dout_new_reg[64] ,
    \GEN_MM2S.queue_dout_valid_reg_0 ,
    packet_in_progress_reg,
    halted_reg_0,
    out,
    \GNE_SYNC_RESET.scndry_resetn_reg_0 ,
    idle_reg_0,
    m_axi_sg_aresetn,
    p_54_out,
    p_60_out,
    ch1_ftch_queue_empty,
    sts_queue_full,
    ptr_queue_full,
    mm2s_halt,
    p_37_out,
    queue_sinit,
    m_axis_mm2s_sts_tvalid_int,
    Q,
    \GNE_SYNC_RESET.halt_i_reg ,
    p_1_out);
  output mm2s_all_idle;
  output sts_received_d1;
  output p_7_out;
  output mm2s_stop;
  output s_axis_mm2s_cmd_tvalid_split;
  output p_2_out;
  output dma_mm2s_error;
  output mm2s_pending_ptr_updt;
  output s_axis_mm2s_updtsts_tvalid;
  output p_16_out;
  output halted_reg;
  output idle_reg;
  output queue_rden_new;
  output [0:0]\GEN_Q_FOR_SYNC.MM2S_CHANNEL.sts_queue_dout_reg[33] ;
  output [0:0]E;
  output [28:0]\GEN_Q_FOR_SYNC.MM2S_CHANNEL.sts_queue_dout_reg[33]_0 ;
  output \GEN_MM2S.queue_dout_valid_reg ;
  output [25:0]\GEN_Q_FOR_SYNC.MM2S_CHANNEL.ptr_queue_dout_reg[31] ;
  input \GNE_SYNC_RESET.scndry_resetn_reg ;
  input mm2s_interr_i;
  input m_axi_sg_aclk;
  input mm2s_slverr_i;
  input mm2s_decerr_i;
  input sts_received_i_reg;
  input [0:0]mm2s_dmacr;
  input mm2s_halted_set0;
  input mm2s_stop_i;
  input \GEN_MM2S.queue_dout_new_reg[64] ;
  input \GEN_MM2S.queue_dout_valid_reg_0 ;
  input packet_in_progress_reg;
  input halted_reg_0;
  input out;
  input \GNE_SYNC_RESET.scndry_resetn_reg_0 ;
  input idle_reg_0;
  input m_axi_sg_aresetn;
  input p_54_out;
  input p_60_out;
  input ch1_ftch_queue_empty;
  input sts_queue_full;
  input ptr_queue_full;
  input mm2s_halt;
  input p_37_out;
  input queue_sinit;
  input m_axis_mm2s_sts_tvalid_int;
  input [49:0]Q;
  input \GNE_SYNC_RESET.halt_i_reg ;
  input p_1_out;

  wire [0:0]E;
  wire \GEN_MM2S.queue_dout_new_reg[64] ;
  wire \GEN_MM2S.queue_dout_valid_reg ;
  wire \GEN_MM2S.queue_dout_valid_reg_0 ;
  wire \GEN_MM2S_DMA_CONTROL.GEN_SCATTER_GATHER_MODE.I_MM2S_SG_IF_n_42 ;
  wire \GEN_MM2S_DMA_CONTROL.GEN_SCATTER_GATHER_MODE.I_MM2S_SG_IF_n_43 ;
  wire \GEN_MM2S_DMA_CONTROL.GEN_SCATTER_GATHER_MODE.I_MM2S_SM_n_1 ;
  wire \GEN_MM2S_DMA_CONTROL.GEN_SCATTER_GATHER_MODE.I_MM2S_SM_n_2 ;
  wire \GEN_MM2S_DMA_CONTROL.GEN_SCATTER_GATHER_MODE.I_MM2S_SM_n_3 ;
  wire \GEN_MM2S_DMA_CONTROL.GEN_SCATTER_GATHER_MODE.I_MM2S_SM_n_4 ;
  wire \GEN_MM2S_DMA_CONTROL.I_MM2S_CMDSTS_n_3 ;
  wire [25:0]\GEN_Q_FOR_SYNC.MM2S_CHANNEL.ptr_queue_dout_reg[31] ;
  wire [0:0]\GEN_Q_FOR_SYNC.MM2S_CHANNEL.sts_queue_dout_reg[33] ;
  wire [28:0]\GEN_Q_FOR_SYNC.MM2S_CHANNEL.sts_queue_dout_reg[33]_0 ;
  wire \GNE_SYNC_RESET.halt_i_reg ;
  wire \GNE_SYNC_RESET.scndry_resetn_reg ;
  wire \GNE_SYNC_RESET.scndry_resetn_reg_0 ;
  wire [49:0]Q;
  wire ch1_ftch_queue_empty;
  wire dma_mm2s_error;
  wire halted_reg;
  wire halted_reg_0;
  wire idle_reg;
  wire idle_reg_0;
  wire m_axi_sg_aclk;
  wire m_axi_sg_aresetn;
  wire m_axis_mm2s_sts_tvalid_int;
  wire mm2s_all_idle;
  wire [1:1]mm2s_cs;
  wire mm2s_decerr_i;
  wire [0:0]mm2s_dmacr;
  wire mm2s_halt;
  wire mm2s_halted_set0;
  wire mm2s_interr_i;
  wire mm2s_ns0;
  wire mm2s_ns12_out;
  wire mm2s_pending_ptr_updt;
  wire mm2s_slverr_i;
  wire mm2s_stop;
  wire mm2s_stop_i;
  wire out;
  wire p_0_out;
  wire p_15_out;
  wire p_16_out;
  wire p_17_out;
  wire p_1_out;
  wire p_2_out;
  wire p_37_out;
  wire p_3_out;
  wire p_4_out;
  wire p_54_out;
  wire p_5_out;
  wire p_60_out;
  wire p_7_out;
  wire packet_in_progress_reg;
  wire ptr_queue_full;
  wire queue_rden_new;
  wire queue_sinit;
  wire s_axis_mm2s_cmd_tvalid_split;
  wire s_axis_mm2s_updtsts_tvalid;
  wire sts_queue_full;
  wire sts_received_d1;
  wire sts_received_i_reg;

  design_1_axi_dma_0_0_axi_dma_mm2s_sg_if \GEN_MM2S_DMA_CONTROL.GEN_SCATTER_GATHER_MODE.I_MM2S_SG_IF 
       (.E(E),
        .FIFO_Full_reg(\GEN_MM2S_DMA_CONTROL.GEN_SCATTER_GATHER_MODE.I_MM2S_SM_n_4 ),
        .\FSM_sequential_mm2s_cs_reg[1] (\GEN_MM2S_DMA_CONTROL.GEN_SCATTER_GATHER_MODE.I_MM2S_SG_IF_n_43 ),
        .\FSM_sequential_mm2s_cs_reg[1]_0 (\GEN_MM2S_DMA_CONTROL.GEN_SCATTER_GATHER_MODE.I_MM2S_SM_n_3 ),
        .\GEN_MM2S.queue_dout_new_reg[90] (mm2s_pending_ptr_updt),
        .\GEN_MM2S.queue_dout_valid_reg (\GEN_MM2S.queue_dout_valid_reg ),
        .\GEN_MM2S.queue_dout_valid_reg_0 (\GEN_MM2S.queue_dout_valid_reg_0 ),
        .\GEN_Q_FOR_SYNC.MM2S_CHANNEL.ptr_queue_dout_reg[31] (\GEN_Q_FOR_SYNC.MM2S_CHANNEL.ptr_queue_dout_reg[31] ),
        .\GEN_Q_FOR_SYNC.MM2S_CHANNEL.sts_queue_dout_reg[31] (\GEN_Q_FOR_SYNC.MM2S_CHANNEL.sts_queue_dout_reg[33]_0 [26]),
        .\GEN_Q_FOR_SYNC.MM2S_CHANNEL.sts_queue_dout_reg[33] (s_axis_mm2s_updtsts_tvalid),
        .\GEN_Q_FOR_SYNC.MM2S_CHANNEL.sts_queue_dout_reg[33]_0 (\GEN_Q_FOR_SYNC.MM2S_CHANNEL.sts_queue_dout_reg[33] ),
        .\GEN_Q_FOR_SYNC.MM2S_CHANNEL.sts_queue_dout_reg[33]_1 ({\GEN_Q_FOR_SYNC.MM2S_CHANNEL.sts_queue_dout_reg[33]_0 [28:27],\GEN_Q_FOR_SYNC.MM2S_CHANNEL.sts_queue_dout_reg[33]_0 [25:0]}),
        .\GNE_SYNC_RESET.halt_i_reg (\GNE_SYNC_RESET.halt_i_reg ),
        .\GNE_SYNC_RESET.scndry_resetn_reg (\GNE_SYNC_RESET.scndry_resetn_reg ),
        .\GNE_SYNC_RESET.scndry_resetn_reg_0 (out),
        .\INFERRED_GEN.cnt_i_reg[4] (sts_received_d1),
        .Q({Q[49:24],Q[22:0]}),
        .ch1_ftch_queue_empty(ch1_ftch_queue_empty),
        .in0(mm2s_cs),
        .m_axi_sg_aclk(m_axi_sg_aclk),
        .m_axis_mm2s_sts_tvalid_int(m_axis_mm2s_sts_tvalid_int),
        .mm2s_dmacr(mm2s_dmacr),
        .mm2s_halt(mm2s_halt),
        .mm2s_ns0(mm2s_ns0),
        .mm2s_ns12_out(mm2s_ns12_out),
        .mm2s_stop_i(mm2s_stop_i),
        .\mm2s_tag_reg[0] (\GEN_MM2S_DMA_CONTROL.I_MM2S_CMDSTS_n_3 ),
        .out({\GEN_MM2S_DMA_CONTROL.GEN_SCATTER_GATHER_MODE.I_MM2S_SM_n_1 ,\GEN_MM2S_DMA_CONTROL.GEN_SCATTER_GATHER_MODE.I_MM2S_SM_n_2 }),
        .p_0_out(p_0_out),
        .p_15_out(p_15_out),
        .p_16_out(p_16_out),
        .p_17_out(p_17_out),
        .p_37_out(p_37_out),
        .p_3_out(p_3_out),
        .p_4_out(p_4_out),
        .p_5_out(p_5_out),
        .packet_in_progress_reg_0(packet_in_progress_reg),
        .ptr_queue_full(ptr_queue_full),
        .queue_rden_new(queue_rden_new),
        .queue_sinit(queue_sinit),
        .sts_queue_full(sts_queue_full),
        .sts_received_i_reg(\GEN_MM2S_DMA_CONTROL.GEN_SCATTER_GATHER_MODE.I_MM2S_SG_IF_n_42 ),
        .sts_received_i_reg_0(p_7_out));
  design_1_axi_dma_0_0_axi_dma_mm2s_sm \GEN_MM2S_DMA_CONTROL.GEN_SCATTER_GATHER_MODE.I_MM2S_SM 
       (.\FSM_sequential_mm2s_cs_reg[0]_0 (\GEN_MM2S_DMA_CONTROL.GEN_SCATTER_GATHER_MODE.I_MM2S_SM_n_3 ),
        .\FSM_sequential_mm2s_cs_reg[1]_0 (\GEN_MM2S_DMA_CONTROL.GEN_SCATTER_GATHER_MODE.I_MM2S_SM_n_4 ),
        .\FSM_sequential_mm2s_cs_reg[1]_1 (\GEN_MM2S_DMA_CONTROL.GEN_SCATTER_GATHER_MODE.I_MM2S_SG_IF_n_43 ),
        .\GEN_NO_HOLD_DATA.s_axis_mm2s_cmd_tvalid_reg (s_axis_mm2s_cmd_tvalid_split),
        .\GNE_SYNC_RESET.scndry_resetn_reg (\GNE_SYNC_RESET.scndry_resetn_reg ),
        .\GNE_SYNC_RESET.scndry_resetn_reg_0 (out),
        .in0(mm2s_cs),
        .m_axi_sg_aclk(m_axi_sg_aclk),
        .mm2s_all_idle(mm2s_all_idle),
        .mm2s_ns0(mm2s_ns0),
        .mm2s_ns12_out(mm2s_ns12_out),
        .mm2s_pending_ptr_updt(mm2s_pending_ptr_updt),
        .mm2s_stop_i(mm2s_stop_i),
        .out({\GEN_MM2S_DMA_CONTROL.GEN_SCATTER_GATHER_MODE.I_MM2S_SM_n_1 ,\GEN_MM2S_DMA_CONTROL.GEN_SCATTER_GATHER_MODE.I_MM2S_SM_n_2 }),
        .p_0_out(p_0_out),
        .p_15_out(p_15_out),
        .p_17_out(p_17_out),
        .p_1_out(p_1_out),
        .p_54_out(p_54_out),
        .p_60_out(p_60_out));
  design_1_axi_dma_0_0_axi_dma_mm2s_cmdsts_if \GEN_MM2S_DMA_CONTROL.I_MM2S_CMDSTS 
       (.\GEN_MM2S.queue_dout_new_reg[64] (\GEN_MM2S.queue_dout_new_reg[64] ),
        .\GNE_SYNC_RESET.scndry_resetn_reg (\GNE_SYNC_RESET.scndry_resetn_reg ),
        .Q(Q[23]),
        .dma_mm2s_error(dma_mm2s_error),
        .m_axi_sg_aclk(m_axi_sg_aclk),
        .m_axis_mm2s_sts_tvalid_int(m_axis_mm2s_sts_tvalid_int),
        .mm2s_decerr_i(mm2s_decerr_i),
        .mm2s_interr_i(mm2s_interr_i),
        .mm2s_slverr_i(mm2s_slverr_i),
        .out(out),
        .p_2_out(p_2_out),
        .p_37_out(p_37_out),
        .p_3_out(p_3_out),
        .p_4_out(p_4_out),
        .p_5_out(p_5_out),
        .p_7_out(p_7_out),
        .s_axis_mm2s_cmd_tvalid_split(s_axis_mm2s_cmd_tvalid_split),
        .sts_received_i_reg_0(sts_received_i_reg),
        .sts_received_i_reg_1(\GEN_MM2S_DMA_CONTROL.GEN_SCATTER_GATHER_MODE.I_MM2S_SG_IF_n_42 ),
        .\updt_desc_reg2_reg[32] (\GEN_MM2S_DMA_CONTROL.I_MM2S_CMDSTS_n_3 ));
  design_1_axi_dma_0_0_axi_dma_mm2s_sts_mngr \GEN_MM2S_DMA_CONTROL.I_MM2S_STS_MNGR 
       (.\GNE_SYNC_RESET.scndry_resetn_reg (\GNE_SYNC_RESET.scndry_resetn_reg ),
        .\GNE_SYNC_RESET.scndry_resetn_reg_0 (\GNE_SYNC_RESET.scndry_resetn_reg_0 ),
        .halted_reg(halted_reg),
        .halted_reg_0(halted_reg_0),
        .idle_reg(idle_reg),
        .idle_reg_0(idle_reg_0),
        .m_axi_sg_aclk(m_axi_sg_aclk),
        .m_axi_sg_aresetn(m_axi_sg_aresetn),
        .mm2s_all_idle(mm2s_all_idle),
        .mm2s_dmacr(mm2s_dmacr),
        .mm2s_halted_set0(mm2s_halted_set0),
        .out(out));
  FDRE \GEN_MM2S_DMA_CONTROL.mm2s_stop_reg 
       (.C(m_axi_sg_aclk),
        .CE(1'b1),
        .D(mm2s_stop_i),
        .Q(mm2s_stop),
        .R(\GNE_SYNC_RESET.scndry_resetn_reg ));
endmodule

(* ORIG_REF_NAME = "axi_dma_mm2s_sg_if" *) 
module design_1_axi_dma_0_0_axi_dma_mm2s_sg_if
   (p_0_out,
    \INFERRED_GEN.cnt_i_reg[4] ,
    p_17_out,
    \GEN_MM2S.queue_dout_new_reg[90] ,
    \GEN_Q_FOR_SYNC.MM2S_CHANNEL.sts_queue_dout_reg[33] ,
    p_16_out,
    mm2s_ns12_out,
    queue_rden_new,
    mm2s_ns0,
    p_15_out,
    \GEN_Q_FOR_SYNC.MM2S_CHANNEL.sts_queue_dout_reg[33]_0 ,
    E,
    \GEN_Q_FOR_SYNC.MM2S_CHANNEL.sts_queue_dout_reg[31] ,
    \GEN_Q_FOR_SYNC.MM2S_CHANNEL.sts_queue_dout_reg[33]_1 ,
    \GEN_MM2S.queue_dout_valid_reg ,
    sts_received_i_reg,
    \FSM_sequential_mm2s_cs_reg[1] ,
    \GEN_Q_FOR_SYNC.MM2S_CHANNEL.ptr_queue_dout_reg[31] ,
    \GNE_SYNC_RESET.scndry_resetn_reg ,
    m_axi_sg_aclk,
    sts_received_i_reg_0,
    \GEN_MM2S.queue_dout_valid_reg_0 ,
    packet_in_progress_reg_0,
    mm2s_dmacr,
    mm2s_stop_i,
    ch1_ftch_queue_empty,
    out,
    sts_queue_full,
    ptr_queue_full,
    mm2s_halt,
    p_37_out,
    queue_sinit,
    m_axis_mm2s_sts_tvalid_int,
    \GNE_SYNC_RESET.scndry_resetn_reg_0 ,
    FIFO_Full_reg,
    \FSM_sequential_mm2s_cs_reg[1]_0 ,
    in0,
    Q,
    \GNE_SYNC_RESET.halt_i_reg ,
    \mm2s_tag_reg[0] ,
    p_3_out,
    p_4_out,
    p_5_out);
  output p_0_out;
  output \INFERRED_GEN.cnt_i_reg[4] ;
  output p_17_out;
  output \GEN_MM2S.queue_dout_new_reg[90] ;
  output \GEN_Q_FOR_SYNC.MM2S_CHANNEL.sts_queue_dout_reg[33] ;
  output p_16_out;
  output mm2s_ns12_out;
  output queue_rden_new;
  output mm2s_ns0;
  output p_15_out;
  output [0:0]\GEN_Q_FOR_SYNC.MM2S_CHANNEL.sts_queue_dout_reg[33]_0 ;
  output [0:0]E;
  output \GEN_Q_FOR_SYNC.MM2S_CHANNEL.sts_queue_dout_reg[31] ;
  output [27:0]\GEN_Q_FOR_SYNC.MM2S_CHANNEL.sts_queue_dout_reg[33]_1 ;
  output \GEN_MM2S.queue_dout_valid_reg ;
  output sts_received_i_reg;
  output \FSM_sequential_mm2s_cs_reg[1] ;
  output [25:0]\GEN_Q_FOR_SYNC.MM2S_CHANNEL.ptr_queue_dout_reg[31] ;
  input \GNE_SYNC_RESET.scndry_resetn_reg ;
  input m_axi_sg_aclk;
  input sts_received_i_reg_0;
  input \GEN_MM2S.queue_dout_valid_reg_0 ;
  input packet_in_progress_reg_0;
  input [0:0]mm2s_dmacr;
  input mm2s_stop_i;
  input ch1_ftch_queue_empty;
  input [1:0]out;
  input sts_queue_full;
  input ptr_queue_full;
  input mm2s_halt;
  input p_37_out;
  input queue_sinit;
  input m_axis_mm2s_sts_tvalid_int;
  input \GNE_SYNC_RESET.scndry_resetn_reg_0 ;
  input FIFO_Full_reg;
  input \FSM_sequential_mm2s_cs_reg[1]_0 ;
  input [0:0]in0;
  input [48:0]Q;
  input \GNE_SYNC_RESET.halt_i_reg ;
  input \mm2s_tag_reg[0] ;
  input p_3_out;
  input p_4_out;
  input p_5_out;

  wire [0:0]E;
  wire FIFO_Full_reg;
  wire \FSM_sequential_mm2s_cs_reg[1] ;
  wire \FSM_sequential_mm2s_cs_reg[1]_0 ;
  wire \GEN_MM2S.queue_dout_new_reg[90] ;
  wire \GEN_MM2S.queue_dout_valid_reg ;
  wire \GEN_MM2S.queue_dout_valid_reg_0 ;
  wire [25:0]\GEN_Q_FOR_SYNC.MM2S_CHANNEL.ptr_queue_dout_reg[31] ;
  wire \GEN_Q_FOR_SYNC.MM2S_CHANNEL.sts_queue_dout_reg[31] ;
  wire \GEN_Q_FOR_SYNC.MM2S_CHANNEL.sts_queue_dout_reg[33] ;
  wire [0:0]\GEN_Q_FOR_SYNC.MM2S_CHANNEL.sts_queue_dout_reg[33]_0 ;
  wire [27:0]\GEN_Q_FOR_SYNC.MM2S_CHANNEL.sts_queue_dout_reg[33]_1 ;
  wire \GNE_SYNC_RESET.halt_i_reg ;
  wire \GNE_SYNC_RESET.scndry_resetn_reg ;
  wire \GNE_SYNC_RESET.scndry_resetn_reg_0 ;
  wire \INFERRED_GEN.cnt_i_reg[4] ;
  wire [48:0]Q;
  wire ch1_ftch_queue_empty;
  wire [0:0]in0;
  wire m_axi_sg_aclk;
  wire m_axis_mm2s_sts_tvalid_int;
  wire [0:0]mm2s_dmacr;
  wire mm2s_halt;
  wire mm2s_ns0;
  wire mm2s_ns12_out;
  wire mm2s_stop_i;
  wire \mm2s_tag_reg[0] ;
  wire [1:0]out;
  wire p_0_out;
  wire p_15_out;
  wire p_16_out;
  wire p_17_out;
  wire p_18_out;
  wire [0:22]p_1_out;
  wire p_37_out;
  wire p_3_out;
  wire p_4_out;
  wire p_5_out;
  wire packet_in_progress_reg_0;
  wire ptr_queue_full;
  wire queue_rden_new;
  wire queue_sinit;
  wire sts_queue_full;
  wire sts_received_i_reg;
  wire sts_received_i_reg_0;
  wire sts_received_re;
  wire \updt_desc_reg2[31]_i_1_n_0 ;
  wire updt_sts_i_1_n_0;

  LUT2 #(
    .INIT(4'h2)) 
    \GEN_Q_FOR_SYNC.MM2S_CHANNEL.ptr_queue_dout[31]_i_1 
       (.I0(\GEN_MM2S.queue_dout_new_reg[90] ),
        .I1(ptr_queue_full),
        .O(E));
  (* SOFT_HLUTNM = "soft_lutpair127" *) 
  LUT2 #(
    .INIT(4'h2)) 
    \GEN_Q_FOR_SYNC.MM2S_CHANNEL.sts_queue_dout[33]_i_1 
       (.I0(\GEN_Q_FOR_SYNC.MM2S_CHANNEL.sts_queue_dout_reg[33] ),
        .I1(sts_queue_full),
        .O(\GEN_Q_FOR_SYNC.MM2S_CHANNEL.sts_queue_dout_reg[33]_0 ));
  (* SOFT_HLUTNM = "soft_lutpair126" *) 
  LUT2 #(
    .INIT(4'h8)) 
    \GEN_Q_FOR_SYNC.MM2S_CHANNEL.sts_queue_dout[33]_i_2 
       (.I0(\GEN_Q_FOR_SYNC.MM2S_CHANNEL.sts_queue_dout_reg[31] ),
        .I1(\GEN_Q_FOR_SYNC.MM2S_CHANNEL.sts_queue_dout_reg[33] ),
        .O(\GEN_Q_FOR_SYNC.MM2S_CHANNEL.sts_queue_dout_reg[33]_1 [27]));
  design_1_axi_dma_0_0_srl_fifo_f__parameterized1 \GEN_UPDT_FOR_QUEUE.GEN_NO_MICRO_DMA.XFERRED_BYTE_FIFO 
       (.FIFO_Full_reg(FIFO_Full_reg),
        .\FSM_sequential_mm2s_cs_reg[1] (\FSM_sequential_mm2s_cs_reg[1] ),
        .\FSM_sequential_mm2s_cs_reg[1]_0 (\FSM_sequential_mm2s_cs_reg[1]_0 ),
        .\GEN_MM2S.queue_dout_new_reg[90] (p_0_out),
        .\GEN_MM2S.queue_dout_valid_reg (\GEN_MM2S.queue_dout_valid_reg ),
        .\GEN_UPDT_FOR_QUEUE.sts_received_d1_reg (\INFERRED_GEN.cnt_i_reg[4] ),
        .\GNE_SYNC_RESET.scndry_resetn_reg (\GNE_SYNC_RESET.scndry_resetn_reg ),
        .Q(Q[22:0]),
        .ch1_ftch_queue_empty(ch1_ftch_queue_empty),
        .in0(in0),
        .m_axi_sg_aclk(m_axi_sg_aclk),
        .mm2s_dmacr(mm2s_dmacr),
        .mm2s_halt(mm2s_halt),
        .mm2s_ns0(mm2s_ns0),
        .mm2s_stop_i(mm2s_stop_i),
        .out(out),
        .p_15_out(p_15_out),
        .p_16_out(p_16_out),
        .p_37_out(p_37_out),
        .queue_rden_new(queue_rden_new),
        .queue_sinit(queue_sinit),
        .sts_received_i_reg(sts_received_i_reg_0),
        .sts_received_re(sts_received_re),
        .updt_data_reg(\GEN_MM2S.queue_dout_new_reg[90] ),
        .\updt_desc_reg2_reg[22] ({p_1_out[0],p_1_out[1],p_1_out[2],p_1_out[3],p_1_out[4],p_1_out[5],p_1_out[6],p_1_out[7],p_1_out[8],p_1_out[9],p_1_out[10],p_1_out[11],p_1_out[12],p_1_out[13],p_1_out[14],p_1_out[15],p_1_out[16],p_1_out[17],p_1_out[18],p_1_out[19],p_1_out[20],p_1_out[21],p_1_out[22]}));
  FDRE #(
    .INIT(1'b0)) 
    \GEN_UPDT_FOR_QUEUE.sts_received_d1_reg 
       (.C(m_axi_sg_aclk),
        .CE(1'b1),
        .D(sts_received_i_reg_0),
        .Q(\INFERRED_GEN.cnt_i_reg[4] ),
        .R(\GNE_SYNC_RESET.scndry_resetn_reg ));
  (* SOFT_HLUTNM = "soft_lutpair127" *) 
  LUT3 #(
    .INIT(8'h08)) 
    desc_update_done_i_1
       (.I0(\GEN_Q_FOR_SYNC.MM2S_CHANNEL.sts_queue_dout_reg[33] ),
        .I1(\GEN_Q_FOR_SYNC.MM2S_CHANNEL.sts_queue_dout_reg[31] ),
        .I2(sts_queue_full),
        .O(p_18_out));
  FDRE desc_update_done_reg
       (.C(m_axi_sg_aclk),
        .CE(1'b1),
        .D(p_18_out),
        .Q(p_17_out),
        .R(\GNE_SYNC_RESET.scndry_resetn_reg ));
  LUT3 #(
    .INIT(8'hF1)) 
    i__i_2
       (.I0(p_16_out),
        .I1(mm2s_dmacr),
        .I2(mm2s_stop_i),
        .O(mm2s_ns12_out));
  FDRE packet_in_progress_reg
       (.C(m_axi_sg_aclk),
        .CE(1'b1),
        .D(packet_in_progress_reg_0),
        .Q(p_16_out),
        .R(1'b0));
  LUT6 #(
    .INIT(64'hE0E0E0E000E0E0E0)) 
    sts_received_i_i_1
       (.I0(sts_received_i_reg_0),
        .I1(m_axis_mm2s_sts_tvalid_int),
        .I2(\GNE_SYNC_RESET.scndry_resetn_reg_0 ),
        .I3(\GEN_Q_FOR_SYNC.MM2S_CHANNEL.sts_queue_dout_reg[33] ),
        .I4(\GEN_Q_FOR_SYNC.MM2S_CHANNEL.sts_queue_dout_reg[31] ),
        .I5(sts_queue_full),
        .O(sts_received_i_reg));
  FDRE #(
    .INIT(1'b0)) 
    updt_data_reg
       (.C(m_axi_sg_aclk),
        .CE(1'b1),
        .D(\GEN_MM2S.queue_dout_valid_reg_0 ),
        .Q(\GEN_MM2S.queue_dout_new_reg[90] ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \updt_desc_reg0_reg[10] 
       (.C(m_axi_sg_aclk),
        .CE(p_37_out),
        .D(Q[27]),
        .Q(\GEN_Q_FOR_SYNC.MM2S_CHANNEL.ptr_queue_dout_reg[31] [4]),
        .R(\GNE_SYNC_RESET.scndry_resetn_reg ));
  FDRE #(
    .INIT(1'b0)) 
    \updt_desc_reg0_reg[11] 
       (.C(m_axi_sg_aclk),
        .CE(p_37_out),
        .D(Q[28]),
        .Q(\GEN_Q_FOR_SYNC.MM2S_CHANNEL.ptr_queue_dout_reg[31] [5]),
        .R(\GNE_SYNC_RESET.scndry_resetn_reg ));
  FDRE #(
    .INIT(1'b0)) 
    \updt_desc_reg0_reg[12] 
       (.C(m_axi_sg_aclk),
        .CE(p_37_out),
        .D(Q[29]),
        .Q(\GEN_Q_FOR_SYNC.MM2S_CHANNEL.ptr_queue_dout_reg[31] [6]),
        .R(\GNE_SYNC_RESET.scndry_resetn_reg ));
  FDRE #(
    .INIT(1'b0)) 
    \updt_desc_reg0_reg[13] 
       (.C(m_axi_sg_aclk),
        .CE(p_37_out),
        .D(Q[30]),
        .Q(\GEN_Q_FOR_SYNC.MM2S_CHANNEL.ptr_queue_dout_reg[31] [7]),
        .R(\GNE_SYNC_RESET.scndry_resetn_reg ));
  FDRE #(
    .INIT(1'b0)) 
    \updt_desc_reg0_reg[14] 
       (.C(m_axi_sg_aclk),
        .CE(p_37_out),
        .D(Q[31]),
        .Q(\GEN_Q_FOR_SYNC.MM2S_CHANNEL.ptr_queue_dout_reg[31] [8]),
        .R(\GNE_SYNC_RESET.scndry_resetn_reg ));
  FDRE #(
    .INIT(1'b0)) 
    \updt_desc_reg0_reg[15] 
       (.C(m_axi_sg_aclk),
        .CE(p_37_out),
        .D(Q[32]),
        .Q(\GEN_Q_FOR_SYNC.MM2S_CHANNEL.ptr_queue_dout_reg[31] [9]),
        .R(\GNE_SYNC_RESET.scndry_resetn_reg ));
  FDRE #(
    .INIT(1'b0)) 
    \updt_desc_reg0_reg[16] 
       (.C(m_axi_sg_aclk),
        .CE(p_37_out),
        .D(Q[33]),
        .Q(\GEN_Q_FOR_SYNC.MM2S_CHANNEL.ptr_queue_dout_reg[31] [10]),
        .R(\GNE_SYNC_RESET.scndry_resetn_reg ));
  FDRE #(
    .INIT(1'b0)) 
    \updt_desc_reg0_reg[17] 
       (.C(m_axi_sg_aclk),
        .CE(p_37_out),
        .D(Q[34]),
        .Q(\GEN_Q_FOR_SYNC.MM2S_CHANNEL.ptr_queue_dout_reg[31] [11]),
        .R(\GNE_SYNC_RESET.scndry_resetn_reg ));
  FDRE #(
    .INIT(1'b0)) 
    \updt_desc_reg0_reg[18] 
       (.C(m_axi_sg_aclk),
        .CE(p_37_out),
        .D(Q[35]),
        .Q(\GEN_Q_FOR_SYNC.MM2S_CHANNEL.ptr_queue_dout_reg[31] [12]),
        .R(\GNE_SYNC_RESET.scndry_resetn_reg ));
  FDRE #(
    .INIT(1'b0)) 
    \updt_desc_reg0_reg[19] 
       (.C(m_axi_sg_aclk),
        .CE(p_37_out),
        .D(Q[36]),
        .Q(\GEN_Q_FOR_SYNC.MM2S_CHANNEL.ptr_queue_dout_reg[31] [13]),
        .R(\GNE_SYNC_RESET.scndry_resetn_reg ));
  FDRE #(
    .INIT(1'b0)) 
    \updt_desc_reg0_reg[20] 
       (.C(m_axi_sg_aclk),
        .CE(p_37_out),
        .D(Q[37]),
        .Q(\GEN_Q_FOR_SYNC.MM2S_CHANNEL.ptr_queue_dout_reg[31] [14]),
        .R(\GNE_SYNC_RESET.scndry_resetn_reg ));
  FDRE #(
    .INIT(1'b0)) 
    \updt_desc_reg0_reg[21] 
       (.C(m_axi_sg_aclk),
        .CE(p_37_out),
        .D(Q[38]),
        .Q(\GEN_Q_FOR_SYNC.MM2S_CHANNEL.ptr_queue_dout_reg[31] [15]),
        .R(\GNE_SYNC_RESET.scndry_resetn_reg ));
  FDRE #(
    .INIT(1'b0)) 
    \updt_desc_reg0_reg[22] 
       (.C(m_axi_sg_aclk),
        .CE(p_37_out),
        .D(Q[39]),
        .Q(\GEN_Q_FOR_SYNC.MM2S_CHANNEL.ptr_queue_dout_reg[31] [16]),
        .R(\GNE_SYNC_RESET.scndry_resetn_reg ));
  FDRE #(
    .INIT(1'b0)) 
    \updt_desc_reg0_reg[23] 
       (.C(m_axi_sg_aclk),
        .CE(p_37_out),
        .D(Q[40]),
        .Q(\GEN_Q_FOR_SYNC.MM2S_CHANNEL.ptr_queue_dout_reg[31] [17]),
        .R(\GNE_SYNC_RESET.scndry_resetn_reg ));
  FDRE #(
    .INIT(1'b0)) 
    \updt_desc_reg0_reg[24] 
       (.C(m_axi_sg_aclk),
        .CE(p_37_out),
        .D(Q[41]),
        .Q(\GEN_Q_FOR_SYNC.MM2S_CHANNEL.ptr_queue_dout_reg[31] [18]),
        .R(\GNE_SYNC_RESET.scndry_resetn_reg ));
  FDRE #(
    .INIT(1'b0)) 
    \updt_desc_reg0_reg[25] 
       (.C(m_axi_sg_aclk),
        .CE(p_37_out),
        .D(Q[42]),
        .Q(\GEN_Q_FOR_SYNC.MM2S_CHANNEL.ptr_queue_dout_reg[31] [19]),
        .R(\GNE_SYNC_RESET.scndry_resetn_reg ));
  FDRE #(
    .INIT(1'b0)) 
    \updt_desc_reg0_reg[26] 
       (.C(m_axi_sg_aclk),
        .CE(p_37_out),
        .D(Q[43]),
        .Q(\GEN_Q_FOR_SYNC.MM2S_CHANNEL.ptr_queue_dout_reg[31] [20]),
        .R(\GNE_SYNC_RESET.scndry_resetn_reg ));
  FDRE #(
    .INIT(1'b0)) 
    \updt_desc_reg0_reg[27] 
       (.C(m_axi_sg_aclk),
        .CE(p_37_out),
        .D(Q[44]),
        .Q(\GEN_Q_FOR_SYNC.MM2S_CHANNEL.ptr_queue_dout_reg[31] [21]),
        .R(\GNE_SYNC_RESET.scndry_resetn_reg ));
  FDRE #(
    .INIT(1'b0)) 
    \updt_desc_reg0_reg[28] 
       (.C(m_axi_sg_aclk),
        .CE(p_37_out),
        .D(Q[45]),
        .Q(\GEN_Q_FOR_SYNC.MM2S_CHANNEL.ptr_queue_dout_reg[31] [22]),
        .R(\GNE_SYNC_RESET.scndry_resetn_reg ));
  FDRE #(
    .INIT(1'b0)) 
    \updt_desc_reg0_reg[29] 
       (.C(m_axi_sg_aclk),
        .CE(p_37_out),
        .D(Q[46]),
        .Q(\GEN_Q_FOR_SYNC.MM2S_CHANNEL.ptr_queue_dout_reg[31] [23]),
        .R(\GNE_SYNC_RESET.scndry_resetn_reg ));
  FDRE #(
    .INIT(1'b0)) 
    \updt_desc_reg0_reg[30] 
       (.C(m_axi_sg_aclk),
        .CE(p_37_out),
        .D(Q[47]),
        .Q(\GEN_Q_FOR_SYNC.MM2S_CHANNEL.ptr_queue_dout_reg[31] [24]),
        .R(\GNE_SYNC_RESET.scndry_resetn_reg ));
  FDRE #(
    .INIT(1'b0)) 
    \updt_desc_reg0_reg[31] 
       (.C(m_axi_sg_aclk),
        .CE(p_37_out),
        .D(Q[48]),
        .Q(\GEN_Q_FOR_SYNC.MM2S_CHANNEL.ptr_queue_dout_reg[31] [25]),
        .R(\GNE_SYNC_RESET.scndry_resetn_reg ));
  FDRE #(
    .INIT(1'b0)) 
    \updt_desc_reg0_reg[6] 
       (.C(m_axi_sg_aclk),
        .CE(p_37_out),
        .D(Q[23]),
        .Q(\GEN_Q_FOR_SYNC.MM2S_CHANNEL.ptr_queue_dout_reg[31] [0]),
        .R(\GNE_SYNC_RESET.scndry_resetn_reg ));
  FDRE #(
    .INIT(1'b0)) 
    \updt_desc_reg0_reg[7] 
       (.C(m_axi_sg_aclk),
        .CE(p_37_out),
        .D(Q[24]),
        .Q(\GEN_Q_FOR_SYNC.MM2S_CHANNEL.ptr_queue_dout_reg[31] [1]),
        .R(\GNE_SYNC_RESET.scndry_resetn_reg ));
  FDRE #(
    .INIT(1'b0)) 
    \updt_desc_reg0_reg[8] 
       (.C(m_axi_sg_aclk),
        .CE(p_37_out),
        .D(Q[25]),
        .Q(\GEN_Q_FOR_SYNC.MM2S_CHANNEL.ptr_queue_dout_reg[31] [2]),
        .R(\GNE_SYNC_RESET.scndry_resetn_reg ));
  FDRE #(
    .INIT(1'b0)) 
    \updt_desc_reg0_reg[9] 
       (.C(m_axi_sg_aclk),
        .CE(p_37_out),
        .D(Q[26]),
        .Q(\GEN_Q_FOR_SYNC.MM2S_CHANNEL.ptr_queue_dout_reg[31] [3]),
        .R(\GNE_SYNC_RESET.scndry_resetn_reg ));
  LUT5 #(
    .INIT(32'hFF000400)) 
    \updt_desc_reg2[31]_i_1 
       (.I0(mm2s_halt),
        .I1(sts_received_i_reg_0),
        .I2(\INFERRED_GEN.cnt_i_reg[4] ),
        .I3(\GNE_SYNC_RESET.scndry_resetn_reg_0 ),
        .I4(\GEN_Q_FOR_SYNC.MM2S_CHANNEL.sts_queue_dout_reg[31] ),
        .O(\updt_desc_reg2[31]_i_1_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \updt_desc_reg2_reg[0] 
       (.C(m_axi_sg_aclk),
        .CE(\GNE_SYNC_RESET.halt_i_reg ),
        .D(p_1_out[22]),
        .Q(\GEN_Q_FOR_SYNC.MM2S_CHANNEL.sts_queue_dout_reg[33]_1 [0]),
        .R(\GNE_SYNC_RESET.scndry_resetn_reg ));
  FDRE #(
    .INIT(1'b0)) 
    \updt_desc_reg2_reg[10] 
       (.C(m_axi_sg_aclk),
        .CE(\GNE_SYNC_RESET.halt_i_reg ),
        .D(p_1_out[12]),
        .Q(\GEN_Q_FOR_SYNC.MM2S_CHANNEL.sts_queue_dout_reg[33]_1 [10]),
        .R(\GNE_SYNC_RESET.scndry_resetn_reg ));
  FDRE #(
    .INIT(1'b0)) 
    \updt_desc_reg2_reg[11] 
       (.C(m_axi_sg_aclk),
        .CE(\GNE_SYNC_RESET.halt_i_reg ),
        .D(p_1_out[11]),
        .Q(\GEN_Q_FOR_SYNC.MM2S_CHANNEL.sts_queue_dout_reg[33]_1 [11]),
        .R(\GNE_SYNC_RESET.scndry_resetn_reg ));
  FDRE #(
    .INIT(1'b0)) 
    \updt_desc_reg2_reg[12] 
       (.C(m_axi_sg_aclk),
        .CE(\GNE_SYNC_RESET.halt_i_reg ),
        .D(p_1_out[10]),
        .Q(\GEN_Q_FOR_SYNC.MM2S_CHANNEL.sts_queue_dout_reg[33]_1 [12]),
        .R(\GNE_SYNC_RESET.scndry_resetn_reg ));
  FDRE #(
    .INIT(1'b0)) 
    \updt_desc_reg2_reg[13] 
       (.C(m_axi_sg_aclk),
        .CE(\GNE_SYNC_RESET.halt_i_reg ),
        .D(p_1_out[9]),
        .Q(\GEN_Q_FOR_SYNC.MM2S_CHANNEL.sts_queue_dout_reg[33]_1 [13]),
        .R(\GNE_SYNC_RESET.scndry_resetn_reg ));
  FDRE #(
    .INIT(1'b0)) 
    \updt_desc_reg2_reg[14] 
       (.C(m_axi_sg_aclk),
        .CE(\GNE_SYNC_RESET.halt_i_reg ),
        .D(p_1_out[8]),
        .Q(\GEN_Q_FOR_SYNC.MM2S_CHANNEL.sts_queue_dout_reg[33]_1 [14]),
        .R(\GNE_SYNC_RESET.scndry_resetn_reg ));
  FDRE #(
    .INIT(1'b0)) 
    \updt_desc_reg2_reg[15] 
       (.C(m_axi_sg_aclk),
        .CE(\GNE_SYNC_RESET.halt_i_reg ),
        .D(p_1_out[7]),
        .Q(\GEN_Q_FOR_SYNC.MM2S_CHANNEL.sts_queue_dout_reg[33]_1 [15]),
        .R(\GNE_SYNC_RESET.scndry_resetn_reg ));
  FDRE #(
    .INIT(1'b0)) 
    \updt_desc_reg2_reg[16] 
       (.C(m_axi_sg_aclk),
        .CE(\GNE_SYNC_RESET.halt_i_reg ),
        .D(p_1_out[6]),
        .Q(\GEN_Q_FOR_SYNC.MM2S_CHANNEL.sts_queue_dout_reg[33]_1 [16]),
        .R(\GNE_SYNC_RESET.scndry_resetn_reg ));
  FDRE #(
    .INIT(1'b0)) 
    \updt_desc_reg2_reg[17] 
       (.C(m_axi_sg_aclk),
        .CE(\GNE_SYNC_RESET.halt_i_reg ),
        .D(p_1_out[5]),
        .Q(\GEN_Q_FOR_SYNC.MM2S_CHANNEL.sts_queue_dout_reg[33]_1 [17]),
        .R(\GNE_SYNC_RESET.scndry_resetn_reg ));
  FDRE #(
    .INIT(1'b0)) 
    \updt_desc_reg2_reg[18] 
       (.C(m_axi_sg_aclk),
        .CE(\GNE_SYNC_RESET.halt_i_reg ),
        .D(p_1_out[4]),
        .Q(\GEN_Q_FOR_SYNC.MM2S_CHANNEL.sts_queue_dout_reg[33]_1 [18]),
        .R(\GNE_SYNC_RESET.scndry_resetn_reg ));
  FDRE #(
    .INIT(1'b0)) 
    \updt_desc_reg2_reg[19] 
       (.C(m_axi_sg_aclk),
        .CE(\GNE_SYNC_RESET.halt_i_reg ),
        .D(p_1_out[3]),
        .Q(\GEN_Q_FOR_SYNC.MM2S_CHANNEL.sts_queue_dout_reg[33]_1 [19]),
        .R(\GNE_SYNC_RESET.scndry_resetn_reg ));
  FDRE #(
    .INIT(1'b0)) 
    \updt_desc_reg2_reg[1] 
       (.C(m_axi_sg_aclk),
        .CE(\GNE_SYNC_RESET.halt_i_reg ),
        .D(p_1_out[21]),
        .Q(\GEN_Q_FOR_SYNC.MM2S_CHANNEL.sts_queue_dout_reg[33]_1 [1]),
        .R(\GNE_SYNC_RESET.scndry_resetn_reg ));
  FDRE #(
    .INIT(1'b0)) 
    \updt_desc_reg2_reg[20] 
       (.C(m_axi_sg_aclk),
        .CE(\GNE_SYNC_RESET.halt_i_reg ),
        .D(p_1_out[2]),
        .Q(\GEN_Q_FOR_SYNC.MM2S_CHANNEL.sts_queue_dout_reg[33]_1 [20]),
        .R(\GNE_SYNC_RESET.scndry_resetn_reg ));
  FDRE #(
    .INIT(1'b0)) 
    \updt_desc_reg2_reg[21] 
       (.C(m_axi_sg_aclk),
        .CE(\GNE_SYNC_RESET.halt_i_reg ),
        .D(p_1_out[1]),
        .Q(\GEN_Q_FOR_SYNC.MM2S_CHANNEL.sts_queue_dout_reg[33]_1 [21]),
        .R(\GNE_SYNC_RESET.scndry_resetn_reg ));
  FDRE #(
    .INIT(1'b0)) 
    \updt_desc_reg2_reg[22] 
       (.C(m_axi_sg_aclk),
        .CE(\GNE_SYNC_RESET.halt_i_reg ),
        .D(p_1_out[0]),
        .Q(\GEN_Q_FOR_SYNC.MM2S_CHANNEL.sts_queue_dout_reg[33]_1 [22]),
        .R(\GNE_SYNC_RESET.scndry_resetn_reg ));
  FDRE #(
    .INIT(1'b0)) 
    \updt_desc_reg2_reg[28] 
       (.C(m_axi_sg_aclk),
        .CE(\GNE_SYNC_RESET.halt_i_reg ),
        .D(p_5_out),
        .Q(\GEN_Q_FOR_SYNC.MM2S_CHANNEL.sts_queue_dout_reg[33]_1 [23]),
        .R(\GNE_SYNC_RESET.scndry_resetn_reg ));
  FDRE #(
    .INIT(1'b0)) 
    \updt_desc_reg2_reg[29] 
       (.C(m_axi_sg_aclk),
        .CE(\GNE_SYNC_RESET.halt_i_reg ),
        .D(p_4_out),
        .Q(\GEN_Q_FOR_SYNC.MM2S_CHANNEL.sts_queue_dout_reg[33]_1 [24]),
        .R(\GNE_SYNC_RESET.scndry_resetn_reg ));
  FDRE #(
    .INIT(1'b0)) 
    \updt_desc_reg2_reg[2] 
       (.C(m_axi_sg_aclk),
        .CE(\GNE_SYNC_RESET.halt_i_reg ),
        .D(p_1_out[20]),
        .Q(\GEN_Q_FOR_SYNC.MM2S_CHANNEL.sts_queue_dout_reg[33]_1 [2]),
        .R(\GNE_SYNC_RESET.scndry_resetn_reg ));
  FDRE #(
    .INIT(1'b0)) 
    \updt_desc_reg2_reg[30] 
       (.C(m_axi_sg_aclk),
        .CE(\GNE_SYNC_RESET.halt_i_reg ),
        .D(p_3_out),
        .Q(\GEN_Q_FOR_SYNC.MM2S_CHANNEL.sts_queue_dout_reg[33]_1 [25]),
        .R(\GNE_SYNC_RESET.scndry_resetn_reg ));
  FDRE #(
    .INIT(1'b0)) 
    \updt_desc_reg2_reg[31] 
       (.C(m_axi_sg_aclk),
        .CE(1'b1),
        .D(\updt_desc_reg2[31]_i_1_n_0 ),
        .Q(\GEN_Q_FOR_SYNC.MM2S_CHANNEL.sts_queue_dout_reg[31] ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \updt_desc_reg2_reg[32] 
       (.C(m_axi_sg_aclk),
        .CE(\GNE_SYNC_RESET.halt_i_reg ),
        .D(\mm2s_tag_reg[0] ),
        .Q(\GEN_Q_FOR_SYNC.MM2S_CHANNEL.sts_queue_dout_reg[33]_1 [26]),
        .R(\GNE_SYNC_RESET.scndry_resetn_reg ));
  FDRE #(
    .INIT(1'b0)) 
    \updt_desc_reg2_reg[3] 
       (.C(m_axi_sg_aclk),
        .CE(\GNE_SYNC_RESET.halt_i_reg ),
        .D(p_1_out[19]),
        .Q(\GEN_Q_FOR_SYNC.MM2S_CHANNEL.sts_queue_dout_reg[33]_1 [3]),
        .R(\GNE_SYNC_RESET.scndry_resetn_reg ));
  FDRE #(
    .INIT(1'b0)) 
    \updt_desc_reg2_reg[4] 
       (.C(m_axi_sg_aclk),
        .CE(\GNE_SYNC_RESET.halt_i_reg ),
        .D(p_1_out[18]),
        .Q(\GEN_Q_FOR_SYNC.MM2S_CHANNEL.sts_queue_dout_reg[33]_1 [4]),
        .R(\GNE_SYNC_RESET.scndry_resetn_reg ));
  FDRE #(
    .INIT(1'b0)) 
    \updt_desc_reg2_reg[5] 
       (.C(m_axi_sg_aclk),
        .CE(\GNE_SYNC_RESET.halt_i_reg ),
        .D(p_1_out[17]),
        .Q(\GEN_Q_FOR_SYNC.MM2S_CHANNEL.sts_queue_dout_reg[33]_1 [5]),
        .R(\GNE_SYNC_RESET.scndry_resetn_reg ));
  FDRE #(
    .INIT(1'b0)) 
    \updt_desc_reg2_reg[6] 
       (.C(m_axi_sg_aclk),
        .CE(\GNE_SYNC_RESET.halt_i_reg ),
        .D(p_1_out[16]),
        .Q(\GEN_Q_FOR_SYNC.MM2S_CHANNEL.sts_queue_dout_reg[33]_1 [6]),
        .R(\GNE_SYNC_RESET.scndry_resetn_reg ));
  FDRE #(
    .INIT(1'b0)) 
    \updt_desc_reg2_reg[7] 
       (.C(m_axi_sg_aclk),
        .CE(\GNE_SYNC_RESET.halt_i_reg ),
        .D(p_1_out[15]),
        .Q(\GEN_Q_FOR_SYNC.MM2S_CHANNEL.sts_queue_dout_reg[33]_1 [7]),
        .R(\GNE_SYNC_RESET.scndry_resetn_reg ));
  FDRE #(
    .INIT(1'b0)) 
    \updt_desc_reg2_reg[8] 
       (.C(m_axi_sg_aclk),
        .CE(\GNE_SYNC_RESET.halt_i_reg ),
        .D(p_1_out[14]),
        .Q(\GEN_Q_FOR_SYNC.MM2S_CHANNEL.sts_queue_dout_reg[33]_1 [8]),
        .R(\GNE_SYNC_RESET.scndry_resetn_reg ));
  FDRE #(
    .INIT(1'b0)) 
    \updt_desc_reg2_reg[9] 
       (.C(m_axi_sg_aclk),
        .CE(\GNE_SYNC_RESET.halt_i_reg ),
        .D(p_1_out[13]),
        .Q(\GEN_Q_FOR_SYNC.MM2S_CHANNEL.sts_queue_dout_reg[33]_1 [9]),
        .R(\GNE_SYNC_RESET.scndry_resetn_reg ));
  (* SOFT_HLUTNM = "soft_lutpair126" *) 
  LUT5 #(
    .INIT(32'hC8C808C8)) 
    updt_sts_i_1
       (.I0(sts_received_re),
        .I1(\GNE_SYNC_RESET.scndry_resetn_reg_0 ),
        .I2(\GEN_Q_FOR_SYNC.MM2S_CHANNEL.sts_queue_dout_reg[33] ),
        .I3(\GEN_Q_FOR_SYNC.MM2S_CHANNEL.sts_queue_dout_reg[31] ),
        .I4(sts_queue_full),
        .O(updt_sts_i_1_n_0));
  FDRE #(
    .INIT(1'b0)) 
    updt_sts_reg
       (.C(m_axi_sg_aclk),
        .CE(1'b1),
        .D(updt_sts_i_1_n_0),
        .Q(\GEN_Q_FOR_SYNC.MM2S_CHANNEL.sts_queue_dout_reg[33] ),
        .R(1'b0));
endmodule

(* ORIG_REF_NAME = "axi_dma_mm2s_sm" *) 
module design_1_axi_dma_0_0_axi_dma_mm2s_sm
   (in0,
    out,
    \FSM_sequential_mm2s_cs_reg[0]_0 ,
    \FSM_sequential_mm2s_cs_reg[1]_0 ,
    mm2s_all_idle,
    \GNE_SYNC_RESET.scndry_resetn_reg ,
    m_axi_sg_aclk,
    \FSM_sequential_mm2s_cs_reg[1]_1 ,
    mm2s_ns0,
    mm2s_ns12_out,
    \GEN_NO_HOLD_DATA.s_axis_mm2s_cmd_tvalid_reg ,
    p_15_out,
    mm2s_pending_ptr_updt,
    p_0_out,
    p_54_out,
    p_60_out,
    p_17_out,
    p_1_out,
    \GNE_SYNC_RESET.scndry_resetn_reg_0 ,
    mm2s_stop_i);
  output [0:0]in0;
  output [1:0]out;
  output \FSM_sequential_mm2s_cs_reg[0]_0 ;
  output \FSM_sequential_mm2s_cs_reg[1]_0 ;
  output mm2s_all_idle;
  input \GNE_SYNC_RESET.scndry_resetn_reg ;
  input m_axi_sg_aclk;
  input \FSM_sequential_mm2s_cs_reg[1]_1 ;
  input mm2s_ns0;
  input mm2s_ns12_out;
  input \GEN_NO_HOLD_DATA.s_axis_mm2s_cmd_tvalid_reg ;
  input p_15_out;
  input mm2s_pending_ptr_updt;
  input p_0_out;
  input p_54_out;
  input p_60_out;
  input p_17_out;
  input p_1_out;
  input \GNE_SYNC_RESET.scndry_resetn_reg_0 ;
  input mm2s_stop_i;

  wire \FSM_sequential_mm2s_cs[0]_i_1_n_0 ;
  wire \FSM_sequential_mm2s_cs_reg[0]_0 ;
  wire \FSM_sequential_mm2s_cs_reg[1]_0 ;
  wire \FSM_sequential_mm2s_cs_reg[1]_1 ;
  wire \GEN_CMD_BTT_LESS_23.mm2s_cmnd_wr_i_reg_n_0 ;
  wire \GEN_NO_HOLD_DATA.s_axis_mm2s_cmd_tvalid_reg ;
  wire \GNE_SYNC_RESET.scndry_resetn_reg ;
  wire \GNE_SYNC_RESET.scndry_resetn_reg_0 ;
  wire \QUEUE_COUNT.cmnds_queued_shift[0]_i_1_n_0 ;
  wire \QUEUE_COUNT.cmnds_queued_shift[1]_i_1_n_0 ;
  wire \QUEUE_COUNT.cmnds_queued_shift[2]_i_1_n_0 ;
  wire \QUEUE_COUNT.cmnds_queued_shift[3]_i_1_n_0 ;
  wire [3:0]cmnds_queued_shift;
  wire m_axi_sg_aclk;
  wire mm2s_all_idle;
  (* RTL_KEEP = "yes" *) wire [0:0]mm2s_cs;
  wire mm2s_ns0;
  wire mm2s_ns12_out;
  wire mm2s_pending_ptr_updt;
  wire mm2s_stop_i;
  (* RTL_KEEP = "yes" *) wire [1:1]\^out ;
  wire p_0_out;
  wire p_15_out;
  wire p_17_out;
  wire p_1_out;
  wire p_54_out;
  wire p_60_out;
  wire write_cmnd_cmb;

  assign in0[0] = \^out [1];
  assign out[1] = \^out [1];
  assign out[0] = mm2s_cs;
  LUT6 #(
    .INIT(64'hFEFEFEAEFEFEFEFE)) 
    \/i_ 
       (.I0(\^out ),
        .I1(mm2s_ns0),
        .I2(mm2s_cs),
        .I3(mm2s_ns12_out),
        .I4(\GEN_NO_HOLD_DATA.s_axis_mm2s_cmd_tvalid_reg ),
        .I5(p_15_out),
        .O(\FSM_sequential_mm2s_cs_reg[0]_0 ));
  LUT6 #(
    .INIT(64'h0000000000000E00)) 
    \/i___0/i_ 
       (.I0(p_0_out),
        .I1(mm2s_pending_ptr_updt),
        .I2(mm2s_ns12_out),
        .I3(mm2s_cs),
        .I4(\GEN_NO_HOLD_DATA.s_axis_mm2s_cmd_tvalid_reg ),
        .I5(\^out ),
        .O(\FSM_sequential_mm2s_cs_reg[1]_0 ));
  LUT6 #(
    .INIT(64'h1055FFFF10550000)) 
    \FSM_sequential_mm2s_cs[0]_i_1 
       (.I0(\^out ),
        .I1(mm2s_ns12_out),
        .I2(\GEN_NO_HOLD_DATA.s_axis_mm2s_cmd_tvalid_reg ),
        .I3(mm2s_cs),
        .I4(\FSM_sequential_mm2s_cs_reg[0]_0 ),
        .I5(mm2s_cs),
        .O(\FSM_sequential_mm2s_cs[0]_i_1_n_0 ));
  (* KEEP = "yes" *) 
  FDRE \FSM_sequential_mm2s_cs_reg[0] 
       (.C(m_axi_sg_aclk),
        .CE(1'b1),
        .D(\FSM_sequential_mm2s_cs[0]_i_1_n_0 ),
        .Q(mm2s_cs),
        .R(\GNE_SYNC_RESET.scndry_resetn_reg ));
  (* KEEP = "yes" *) 
  FDRE \FSM_sequential_mm2s_cs_reg[1] 
       (.C(m_axi_sg_aclk),
        .CE(1'b1),
        .D(\FSM_sequential_mm2s_cs_reg[1]_1 ),
        .Q(\^out ),
        .R(\GNE_SYNC_RESET.scndry_resetn_reg ));
  FDRE #(
    .INIT(1'b0)) 
    \GEN_CMD_BTT_LESS_23.mm2s_cmnd_wr_i_reg 
       (.C(m_axi_sg_aclk),
        .CE(1'b1),
        .D(write_cmnd_cmb),
        .Q(\GEN_CMD_BTT_LESS_23.mm2s_cmnd_wr_i_reg_n_0 ),
        .R(\GNE_SYNC_RESET.scndry_resetn_reg ));
  LUT6 #(
    .INIT(64'h0000000200000000)) 
    \GNE_SYNC_RESET.sft_rst_dly1_i_2 
       (.I0(p_54_out),
        .I1(mm2s_cs),
        .I2(\^out ),
        .I3(mm2s_ns0),
        .I4(cmnds_queued_shift[0]),
        .I5(p_60_out),
        .O(mm2s_all_idle));
  LUT6 #(
    .INIT(64'h00000000BE8E0000)) 
    \QUEUE_COUNT.cmnds_queued_shift[0]_i_1 
       (.I0(cmnds_queued_shift[0]),
        .I1(\GEN_CMD_BTT_LESS_23.mm2s_cmnd_wr_i_reg_n_0 ),
        .I2(p_17_out),
        .I3(cmnds_queued_shift[1]),
        .I4(\GNE_SYNC_RESET.scndry_resetn_reg_0 ),
        .I5(mm2s_stop_i),
        .O(\QUEUE_COUNT.cmnds_queued_shift[0]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'h00000000BE8EB282)) 
    \QUEUE_COUNT.cmnds_queued_shift[1]_i_1 
       (.I0(cmnds_queued_shift[1]),
        .I1(\GEN_CMD_BTT_LESS_23.mm2s_cmnd_wr_i_reg_n_0 ),
        .I2(p_17_out),
        .I3(cmnds_queued_shift[2]),
        .I4(cmnds_queued_shift[0]),
        .I5(p_1_out),
        .O(\QUEUE_COUNT.cmnds_queued_shift[1]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'h00000000BE8EB282)) 
    \QUEUE_COUNT.cmnds_queued_shift[2]_i_1 
       (.I0(cmnds_queued_shift[2]),
        .I1(\GEN_CMD_BTT_LESS_23.mm2s_cmnd_wr_i_reg_n_0 ),
        .I2(p_17_out),
        .I3(cmnds_queued_shift[3]),
        .I4(cmnds_queued_shift[1]),
        .I5(p_1_out),
        .O(\QUEUE_COUNT.cmnds_queued_shift[2]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'h000000008E820000)) 
    \QUEUE_COUNT.cmnds_queued_shift[3]_i_1 
       (.I0(cmnds_queued_shift[3]),
        .I1(\GEN_CMD_BTT_LESS_23.mm2s_cmnd_wr_i_reg_n_0 ),
        .I2(p_17_out),
        .I3(cmnds_queued_shift[2]),
        .I4(\GNE_SYNC_RESET.scndry_resetn_reg_0 ),
        .I5(mm2s_stop_i),
        .O(\QUEUE_COUNT.cmnds_queued_shift[3]_i_1_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \QUEUE_COUNT.cmnds_queued_shift_reg[0] 
       (.C(m_axi_sg_aclk),
        .CE(1'b1),
        .D(\QUEUE_COUNT.cmnds_queued_shift[0]_i_1_n_0 ),
        .Q(cmnds_queued_shift[0]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \QUEUE_COUNT.cmnds_queued_shift_reg[1] 
       (.C(m_axi_sg_aclk),
        .CE(1'b1),
        .D(\QUEUE_COUNT.cmnds_queued_shift[1]_i_1_n_0 ),
        .Q(cmnds_queued_shift[1]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \QUEUE_COUNT.cmnds_queued_shift_reg[2] 
       (.C(m_axi_sg_aclk),
        .CE(1'b1),
        .D(\QUEUE_COUNT.cmnds_queued_shift[2]_i_1_n_0 ),
        .Q(cmnds_queued_shift[2]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \QUEUE_COUNT.cmnds_queued_shift_reg[3] 
       (.C(m_axi_sg_aclk),
        .CE(1'b1),
        .D(\QUEUE_COUNT.cmnds_queued_shift[3]_i_1_n_0 ),
        .Q(cmnds_queued_shift[3]),
        .R(1'b0));
  LUT6 #(
    .INIT(64'h0000000000000004)) 
    \__0/i_ 
       (.I0(\^out ),
        .I1(mm2s_cs),
        .I2(\GEN_NO_HOLD_DATA.s_axis_mm2s_cmd_tvalid_reg ),
        .I3(mm2s_pending_ptr_updt),
        .I4(p_0_out),
        .I5(mm2s_ns12_out),
        .O(write_cmnd_cmb));
endmodule

(* ORIG_REF_NAME = "axi_dma_mm2s_sts_mngr" *) 
module design_1_axi_dma_0_0_axi_dma_mm2s_sts_mngr
   (halted_reg,
    idle_reg,
    \GNE_SYNC_RESET.scndry_resetn_reg ,
    mm2s_dmacr,
    m_axi_sg_aclk,
    mm2s_halted_set0,
    mm2s_all_idle,
    halted_reg_0,
    out,
    \GNE_SYNC_RESET.scndry_resetn_reg_0 ,
    idle_reg_0,
    m_axi_sg_aresetn);
  output halted_reg;
  output idle_reg;
  input \GNE_SYNC_RESET.scndry_resetn_reg ;
  input [0:0]mm2s_dmacr;
  input m_axi_sg_aclk;
  input mm2s_halted_set0;
  input mm2s_all_idle;
  input halted_reg_0;
  input out;
  input \GNE_SYNC_RESET.scndry_resetn_reg_0 ;
  input idle_reg_0;
  input m_axi_sg_aresetn;

  wire \GNE_SYNC_RESET.scndry_resetn_reg ;
  wire \GNE_SYNC_RESET.scndry_resetn_reg_0 ;
  wire all_is_idle_d1;
  wire halted_reg;
  wire halted_reg_0;
  wire idle_reg;
  wire idle_reg_0;
  wire m_axi_sg_aclk;
  wire m_axi_sg_aresetn;
  wire mm2s_all_idle;
  wire [0:0]mm2s_dmacr;
  wire mm2s_halted_clr;
  wire mm2s_halted_set;
  wire mm2s_halted_set0;
  wire out;

  FDRE #(
    .INIT(1'b0)) 
    all_is_idle_d1_reg
       (.C(m_axi_sg_aclk),
        .CE(1'b1),
        .D(mm2s_all_idle),
        .Q(all_is_idle_d1),
        .R(\GNE_SYNC_RESET.scndry_resetn_reg ));
  LUT5 #(
    .INIT(32'hFFFF444F)) 
    halted_i_1
       (.I0(mm2s_halted_clr),
        .I1(halted_reg_0),
        .I2(out),
        .I3(\GNE_SYNC_RESET.scndry_resetn_reg_0 ),
        .I4(mm2s_halted_set),
        .O(halted_reg));
  LUT6 #(
    .INIT(64'h0000AE0A00000000)) 
    idle_i_1
       (.I0(idle_reg_0),
        .I1(mm2s_dmacr),
        .I2(all_is_idle_d1),
        .I3(mm2s_all_idle),
        .I4(mm2s_halted_set),
        .I5(m_axi_sg_aresetn),
        .O(idle_reg));
  FDRE mm2s_halted_clr_reg
       (.C(m_axi_sg_aclk),
        .CE(1'b1),
        .D(mm2s_dmacr),
        .Q(mm2s_halted_clr),
        .R(\GNE_SYNC_RESET.scndry_resetn_reg ));
  FDRE mm2s_halted_set_reg
       (.C(m_axi_sg_aclk),
        .CE(1'b1),
        .D(mm2s_halted_set0),
        .Q(mm2s_halted_set),
        .R(\GNE_SYNC_RESET.scndry_resetn_reg ));
endmodule

(* ORIG_REF_NAME = "axi_dma_reg_module" *) 
module design_1_axi_dma_0_0_axi_dma_reg_module
   (s_axi_lite_awready,
    s_axi_lite_arready,
    irqdelay_wren_reg,
    soft_reset_re_reg,
    \GEN_DESC_REG_FOR_SG.error_pointer_set_reg ,
    idle_reg,
    sg_updt_error_reg,
    sg_updt_error_reg_0,
    sg_updt_error_reg_1,
    error_d1_reg,
    error_d1_reg_0,
    error_d1_reg_1,
    irqdelay_wren_reg_0,
    soft_reset_d1_reg,
    \GEN_DESC_REG_FOR_SG.error_pointer_set_reg_0 ,
    sg_updt_error_reg_2,
    sg_updt_error_reg_3,
    sg_updt_error_reg_4,
    error_d1_reg_2,
    error_d1_reg_3,
    error_d1_reg_4,
    \GEN_DESC_REG_FOR_SG.error_pointer_set_reg_1 ,
    p_10_out_0,
    mm2s_introut,
    s2mm_introut,
    s_axi_lite_rvalid,
    s_axi_lite_bvalid,
    \dmacr_i_reg[3] ,
    soft_reset,
    \dmacr_i_reg[23] ,
    \dmacr_i_reg[23]_0 ,
    Q,
    \GEN_PNTR_FOR_CH1.ch1_fetch_address_i_reg[31] ,
    mm2s_desc_flush,
    mm2s_halted_set0,
    soft_reset_re0,
    \GEN_INCLUDE_MM2S.GEN_CH1_DELAY_INTERRUPT.ch1_dly_irq_set_i_reg ,
    p_4_out__2,
    ch1_delay_zero__6,
    \GEN_INCLUDE_S2MM.GEN_CH2_DELAY_INTERRUPT.ch2_dly_irq_set_i_reg ,
    p_0_out__2,
    ch2_delay_zero__6,
    \GEN_MM2S.reg1_reg[64] ,
    data_concat1,
    \GEN_INCLUDE_MM2S.ch1_thresh_count_reg[0] ,
    \GEN_INCLUDE_MM2S.ch1_thresh_count_reg[0]_0 ,
    p_11_out__2,
    \GEN_INCLUDE_S2MM.ch2_thresh_count_reg[0] ,
    \GEN_INCLUDE_S2MM.ch2_thresh_count_reg[0]_0 ,
    p_9_out__2,
    S,
    \GEN_PNTR_FOR_CH1.ch1_sg_idle_reg ,
    \GEN_PNTR_FOR_CH1.ch1_sg_idle_reg_0 ,
    \GEN_PNTR_FOR_CH2.ch2_sg_idle_reg ,
    \GEN_PNTR_FOR_CH2.ch2_sg_idle_reg_0 ,
    \GEN_PNTR_FOR_CH2.ch2_sg_idle_reg_1 ,
    \GEN_PNTR_FOR_CH1.ch1_sg_idle_reg_1 ,
    mm2s_cmd_wdata,
    D,
    \GEN_PNTR_FOR_CH2.ch2_sg_idle_reg_2 ,
    \GEN_INCLUDE_MM2S.GEN_CH1_DELAY_INTERRUPT.ch1_delay_count_reg[0] ,
    \GEN_INCLUDE_S2MM.GEN_CH2_DELAY_INTERRUPT.ch2_delay_count_reg[0] ,
    s_axi_lite_rdata,
    s_axi_lite_aclk,
    SR,
    s_axi_lite_awvalid,
    s_axi_lite_wvalid,
    s_axi_lite_arvalid,
    m_axi_sg_aclk,
    \GNE_SYNC_RESET.scndry_resetn_reg ,
    mm2s_halted_clr_reg,
    idle_reg_0,
    \GEN_CH1_UPDATE.ch1_dma_interr_set_reg ,
    \GEN_CH1_UPDATE.ch1_dma_slverr_set_reg ,
    \GEN_CH1_UPDATE.ch1_dma_decerr_set_reg ,
    \GEN_CH1_UPDATE.ch1_updt_interr_set_reg ,
    \GEN_CH1_UPDATE.ch1_updt_slverr_set_reg ,
    \GEN_CH1_UPDATE.ch1_updt_decerr_set_reg ,
    sg_ftch_error0,
    s2mm_halted_clr_reg,
    \GEN_CH2_UPDATE.ch2_dma_interr_set_reg ,
    \GEN_CH2_UPDATE.ch2_dma_slverr_set_reg ,
    \GEN_CH2_UPDATE.ch2_dma_decerr_set_reg ,
    \GEN_CH2_UPDATE.ch2_updt_interr_set_reg ,
    \GEN_CH2_UPDATE.ch2_updt_slverr_set_reg ,
    \GEN_CH2_UPDATE.ch2_updt_decerr_set_reg ,
    sg_ftch_error0_1,
    out,
    s_axi_lite_wdata,
    \GEN_MM2S_DMA_CONTROL.mm2s_stop_reg ,
    \GEN_S2MM_DMA_CONTROL.s2mm_stop_reg ,
    p_52_out,
    p_51_out,
    p_50_out,
    p_37_out,
    p_26_out,
    p_25_out,
    p_24_out,
    p_10_out,
    s2mm_soft_reset_done,
    mm2s_soft_reset_done,
    \GEN_INCLUDE_S2MM.ch2_thresh_count_reg[7] ,
    \GEN_INCLUDE_S2MM.GEN_CH2_DELAY_INTERRUPT.ch2_delay_count_reg[7] ,
    \GEN_INCLUDE_MM2S.ch1_thresh_count_reg[7] ,
    \GEN_INCLUDE_MM2S.GEN_CH1_DELAY_INTERRUPT.ch1_delay_count_reg[7] ,
    \GNE_SYNC_RESET.scndry_resetn_reg_0 ,
    \GNE_SYNC_RESET.scndry_resetn_reg_1 ,
    p_16_out,
    mm2s_stop_i,
    mm2s_all_idle,
    mm2s_halt_cmplt,
    soft_reset_d1,
    axi_dma_tstvec,
    ch1_delay_cnt_en,
    p_45_out,
    ch2_delay_cnt_en,
    p_19_out,
    m_axi_sg_rdata,
    \GEN_CH1_FETCH.ch1_active_i_reg ,
    \GEN_INCLUDE_MM2S.ch1_thresh_count_reg[4] ,
    \GEN_INCLUDE_S2MM.ch2_thresh_count_reg[4] ,
    \GEN_PNTR_FOR_CH1.ch1_fetch_address_i_reg[31]_0 ,
    \GEN_PNTR_FOR_CH2.ch2_fetch_address_i_reg[31] ,
    s_axi_lite_rready,
    ch1_sg_idle,
    ch1_nxtdesc_wren,
    CO,
    queue_sinit,
    \GEN_PNTR_FOR_CH2.ch2_sg_idle_reg_3 ,
    ch2_nxtdesc_wren,
    \GEN_DESC_REG_FOR_SG.taildesc_lsb_i_reg[30] ,
    queue_sinit2,
    p_15_out,
    p_8_out,
    s_axi_lite_bready,
    \GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_s_level_out_d4 ,
    \GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_s_level_out_d4_0 ,
    \GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_s_level_out_d4_1 ,
    \GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_s_level_out_d4_2 ,
    \GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_s_level_out_d4_3 ,
    \GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_s_level_out_d4_4 ,
    \GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_s_level_out_d4_5 ,
    \GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_s_level_out_d4_6 ,
    s_axi_lite_araddr,
    \GEN_SYNC_WRITE.axi2ip_wrce_reg[0] ,
    p_46_out,
    \GEN_MM2S.queue_dout_valid_reg ,
    \GEN_SYNC_WRITE.axi2ip_wrce_reg[12] ,
    all_is_idle_d1,
    s2mm_all_idle,
    s2mm_halted_set,
    m_axi_sg_aresetn,
    p_20_out,
    \dmacr_i_reg[0] );
  output s_axi_lite_awready;
  output s_axi_lite_arready;
  output [15:0]irqdelay_wren_reg;
  output soft_reset_re_reg;
  output \GEN_DESC_REG_FOR_SG.error_pointer_set_reg ;
  output idle_reg;
  output sg_updt_error_reg;
  output sg_updt_error_reg_0;
  output sg_updt_error_reg_1;
  output error_d1_reg;
  output error_d1_reg_0;
  output error_d1_reg_1;
  output [15:0]irqdelay_wren_reg_0;
  output soft_reset_d1_reg;
  output \GEN_DESC_REG_FOR_SG.error_pointer_set_reg_0 ;
  output sg_updt_error_reg_2;
  output sg_updt_error_reg_3;
  output sg_updt_error_reg_4;
  output error_d1_reg_2;
  output error_d1_reg_3;
  output error_d1_reg_4;
  output \GEN_DESC_REG_FOR_SG.error_pointer_set_reg_1 ;
  output p_10_out_0;
  output mm2s_introut;
  output s2mm_introut;
  output s_axi_lite_rvalid;
  output s_axi_lite_bvalid;
  output [1:0]\dmacr_i_reg[3] ;
  output soft_reset;
  output \dmacr_i_reg[23] ;
  output \dmacr_i_reg[23]_0 ;
  output [25:0]Q;
  output [25:0]\GEN_PNTR_FOR_CH1.ch1_fetch_address_i_reg[31] ;
  output mm2s_desc_flush;
  output mm2s_halted_set0;
  output soft_reset_re0;
  output [0:0]\GEN_INCLUDE_MM2S.GEN_CH1_DELAY_INTERRUPT.ch1_dly_irq_set_i_reg ;
  output p_4_out__2;
  output ch1_delay_zero__6;
  output [0:0]\GEN_INCLUDE_S2MM.GEN_CH2_DELAY_INTERRUPT.ch2_dly_irq_set_i_reg ;
  output p_0_out__2;
  output ch2_delay_zero__6;
  output [0:0]\GEN_MM2S.reg1_reg[64] ;
  output data_concat1;
  output [0:0]\GEN_INCLUDE_MM2S.ch1_thresh_count_reg[0] ;
  output [0:0]\GEN_INCLUDE_MM2S.ch1_thresh_count_reg[0]_0 ;
  output p_11_out__2;
  output [0:0]\GEN_INCLUDE_S2MM.ch2_thresh_count_reg[0] ;
  output [0:0]\GEN_INCLUDE_S2MM.ch2_thresh_count_reg[0]_0 ;
  output p_9_out__2;
  output [1:0]S;
  output [3:0]\GEN_PNTR_FOR_CH1.ch1_sg_idle_reg ;
  output [2:0]\GEN_PNTR_FOR_CH1.ch1_sg_idle_reg_0 ;
  output [1:0]\GEN_PNTR_FOR_CH2.ch2_sg_idle_reg ;
  output [3:0]\GEN_PNTR_FOR_CH2.ch2_sg_idle_reg_0 ;
  output [2:0]\GEN_PNTR_FOR_CH2.ch2_sg_idle_reg_1 ;
  output \GEN_PNTR_FOR_CH1.ch1_sg_idle_reg_1 ;
  output [0:0]mm2s_cmd_wdata;
  output [0:0]D;
  output \GEN_PNTR_FOR_CH2.ch2_sg_idle_reg_2 ;
  output [0:0]\GEN_INCLUDE_MM2S.GEN_CH1_DELAY_INTERRUPT.ch1_delay_count_reg[0] ;
  output [0:0]\GEN_INCLUDE_S2MM.GEN_CH2_DELAY_INTERRUPT.ch2_delay_count_reg[0] ;
  output [31:0]s_axi_lite_rdata;
  input s_axi_lite_aclk;
  input [0:0]SR;
  input s_axi_lite_awvalid;
  input s_axi_lite_wvalid;
  input s_axi_lite_arvalid;
  input m_axi_sg_aclk;
  input [0:0]\GNE_SYNC_RESET.scndry_resetn_reg ;
  input mm2s_halted_clr_reg;
  input idle_reg_0;
  input \GEN_CH1_UPDATE.ch1_dma_interr_set_reg ;
  input \GEN_CH1_UPDATE.ch1_dma_slverr_set_reg ;
  input \GEN_CH1_UPDATE.ch1_dma_decerr_set_reg ;
  input \GEN_CH1_UPDATE.ch1_updt_interr_set_reg ;
  input \GEN_CH1_UPDATE.ch1_updt_slverr_set_reg ;
  input \GEN_CH1_UPDATE.ch1_updt_decerr_set_reg ;
  input sg_ftch_error0;
  input s2mm_halted_clr_reg;
  input \GEN_CH2_UPDATE.ch2_dma_interr_set_reg ;
  input \GEN_CH2_UPDATE.ch2_dma_slverr_set_reg ;
  input \GEN_CH2_UPDATE.ch2_dma_decerr_set_reg ;
  input \GEN_CH2_UPDATE.ch2_updt_interr_set_reg ;
  input \GEN_CH2_UPDATE.ch2_updt_slverr_set_reg ;
  input \GEN_CH2_UPDATE.ch2_updt_decerr_set_reg ;
  input sg_ftch_error0_1;
  input out;
  input [29:0]s_axi_lite_wdata;
  input \GEN_MM2S_DMA_CONTROL.mm2s_stop_reg ;
  input \GEN_S2MM_DMA_CONTROL.s2mm_stop_reg ;
  input p_52_out;
  input p_51_out;
  input p_50_out;
  input p_37_out;
  input p_26_out;
  input p_25_out;
  input p_24_out;
  input p_10_out;
  input s2mm_soft_reset_done;
  input mm2s_soft_reset_done;
  input [7:0]\GEN_INCLUDE_S2MM.ch2_thresh_count_reg[7] ;
  input [7:0]\GEN_INCLUDE_S2MM.GEN_CH2_DELAY_INTERRUPT.ch2_delay_count_reg[7] ;
  input [7:0]\GEN_INCLUDE_MM2S.ch1_thresh_count_reg[7] ;
  input [7:0]\GEN_INCLUDE_MM2S.GEN_CH1_DELAY_INTERRUPT.ch1_delay_count_reg[7] ;
  input \GNE_SYNC_RESET.scndry_resetn_reg_0 ;
  input \GNE_SYNC_RESET.scndry_resetn_reg_1 ;
  input p_16_out;
  input mm2s_stop_i;
  input mm2s_all_idle;
  input mm2s_halt_cmplt;
  input soft_reset_d1;
  input [3:0]axi_dma_tstvec;
  input ch1_delay_cnt_en;
  input p_45_out;
  input ch2_delay_cnt_en;
  input p_19_out;
  input [0:0]m_axi_sg_rdata;
  input [0:0]\GEN_CH1_FETCH.ch1_active_i_reg ;
  input \GEN_INCLUDE_MM2S.ch1_thresh_count_reg[4] ;
  input \GEN_INCLUDE_S2MM.ch2_thresh_count_reg[4] ;
  input [25:0]\GEN_PNTR_FOR_CH1.ch1_fetch_address_i_reg[31]_0 ;
  input [25:0]\GEN_PNTR_FOR_CH2.ch2_fetch_address_i_reg[31] ;
  input s_axi_lite_rready;
  input ch1_sg_idle;
  input ch1_nxtdesc_wren;
  input [0:0]CO;
  input queue_sinit;
  input \GEN_PNTR_FOR_CH2.ch2_sg_idle_reg_3 ;
  input ch2_nxtdesc_wren;
  input [0:0]\GEN_DESC_REG_FOR_SG.taildesc_lsb_i_reg[30] ;
  input queue_sinit2;
  input p_15_out;
  input p_8_out;
  input s_axi_lite_bready;
  input \GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_s_level_out_d4 ;
  input \GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_s_level_out_d4_0 ;
  input \GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_s_level_out_d4_1 ;
  input \GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_s_level_out_d4_2 ;
  input \GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_s_level_out_d4_3 ;
  input \GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_s_level_out_d4_4 ;
  input \GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_s_level_out_d4_5 ;
  input \GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_s_level_out_d4_6 ;
  input [9:0]s_axi_lite_araddr;
  input [0:0]\GEN_SYNC_WRITE.axi2ip_wrce_reg[0] ;
  input p_46_out;
  input [25:0]\GEN_MM2S.queue_dout_valid_reg ;
  input [0:0]\GEN_SYNC_WRITE.axi2ip_wrce_reg[12] ;
  input all_is_idle_d1;
  input s2mm_all_idle;
  input s2mm_halted_set;
  input m_axi_sg_aresetn;
  input p_20_out;
  input [25:0]\dmacr_i_reg[0] ;

  wire [0:0]CO;
  wire [0:0]D;
  wire \GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_s_level_out_d4 ;
  wire \GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_s_level_out_d4_0 ;
  wire \GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_s_level_out_d4_1 ;
  wire \GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_s_level_out_d4_2 ;
  wire \GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_s_level_out_d4_3 ;
  wire \GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_s_level_out_d4_4 ;
  wire \GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_s_level_out_d4_5 ;
  wire \GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_s_level_out_d4_6 ;
  wire \GEN_AXI_LITE_IF.AXI_LITE_IF_I_n_11 ;
  wire \GEN_AXI_LITE_IF.AXI_LITE_IF_I_n_18 ;
  wire \GEN_AXI_LITE_IF.AXI_LITE_IF_I_n_19 ;
  wire \GEN_AXI_LITE_IF.AXI_LITE_IF_I_n_20 ;
  wire \GEN_AXI_LITE_IF.AXI_LITE_IF_I_n_21 ;
  wire \GEN_AXI_LITE_IF.AXI_LITE_IF_I_n_22 ;
  wire [0:0]\GEN_CH1_FETCH.ch1_active_i_reg ;
  wire \GEN_CH1_UPDATE.ch1_dma_decerr_set_reg ;
  wire \GEN_CH1_UPDATE.ch1_dma_interr_set_reg ;
  wire \GEN_CH1_UPDATE.ch1_dma_slverr_set_reg ;
  wire \GEN_CH1_UPDATE.ch1_updt_decerr_set_reg ;
  wire \GEN_CH1_UPDATE.ch1_updt_interr_set_reg ;
  wire \GEN_CH1_UPDATE.ch1_updt_slverr_set_reg ;
  wire \GEN_CH2_UPDATE.ch2_dma_decerr_set_reg ;
  wire \GEN_CH2_UPDATE.ch2_dma_interr_set_reg ;
  wire \GEN_CH2_UPDATE.ch2_dma_slverr_set_reg ;
  wire \GEN_CH2_UPDATE.ch2_updt_decerr_set_reg ;
  wire \GEN_CH2_UPDATE.ch2_updt_interr_set_reg ;
  wire \GEN_CH2_UPDATE.ch2_updt_slverr_set_reg ;
  wire \GEN_DESC_REG_FOR_SG.error_pointer_set_reg ;
  wire \GEN_DESC_REG_FOR_SG.error_pointer_set_reg_0 ;
  wire \GEN_DESC_REG_FOR_SG.error_pointer_set_reg_1 ;
  wire [0:0]\GEN_DESC_REG_FOR_SG.taildesc_lsb_i_reg[30] ;
  wire [0:0]\GEN_INCLUDE_MM2S.GEN_CH1_DELAY_INTERRUPT.ch1_delay_count_reg[0] ;
  wire [7:0]\GEN_INCLUDE_MM2S.GEN_CH1_DELAY_INTERRUPT.ch1_delay_count_reg[7] ;
  wire [0:0]\GEN_INCLUDE_MM2S.GEN_CH1_DELAY_INTERRUPT.ch1_dly_irq_set_i_reg ;
  wire [0:0]\GEN_INCLUDE_MM2S.ch1_thresh_count_reg[0] ;
  wire [0:0]\GEN_INCLUDE_MM2S.ch1_thresh_count_reg[0]_0 ;
  wire \GEN_INCLUDE_MM2S.ch1_thresh_count_reg[4] ;
  wire [7:0]\GEN_INCLUDE_MM2S.ch1_thresh_count_reg[7] ;
  wire [0:0]\GEN_INCLUDE_S2MM.GEN_CH2_DELAY_INTERRUPT.ch2_delay_count_reg[0] ;
  wire [7:0]\GEN_INCLUDE_S2MM.GEN_CH2_DELAY_INTERRUPT.ch2_delay_count_reg[7] ;
  wire [0:0]\GEN_INCLUDE_S2MM.GEN_CH2_DELAY_INTERRUPT.ch2_dly_irq_set_i_reg ;
  wire [0:0]\GEN_INCLUDE_S2MM.ch2_thresh_count_reg[0] ;
  wire [0:0]\GEN_INCLUDE_S2MM.ch2_thresh_count_reg[0]_0 ;
  wire \GEN_INCLUDE_S2MM.ch2_thresh_count_reg[4] ;
  wire [7:0]\GEN_INCLUDE_S2MM.ch2_thresh_count_reg[7] ;
  wire [25:0]\GEN_MM2S.queue_dout_valid_reg ;
  wire [0:0]\GEN_MM2S.reg1_reg[64] ;
  wire \GEN_MM2S_DMA_CONTROL.mm2s_stop_reg ;
  wire \GEN_MM2S_REGISTERS.I_MM2S_DMA_REGISTER_n_13 ;
  wire \GEN_MM2S_REGISTERS.I_MM2S_DMA_REGISTER_n_14 ;
  wire \GEN_MM2S_REGISTERS.I_MM2S_DMA_REGISTER_n_35 ;
  wire \GEN_MM2S_REGISTERS.I_MM2S_DMA_REGISTER_n_62 ;
  wire \GEN_MM2S_REGISTERS.I_MM2S_DMA_REGISTER_n_63 ;
  wire [25:0]\GEN_PNTR_FOR_CH1.ch1_fetch_address_i_reg[31] ;
  wire [25:0]\GEN_PNTR_FOR_CH1.ch1_fetch_address_i_reg[31]_0 ;
  wire [3:0]\GEN_PNTR_FOR_CH1.ch1_sg_idle_reg ;
  wire [2:0]\GEN_PNTR_FOR_CH1.ch1_sg_idle_reg_0 ;
  wire \GEN_PNTR_FOR_CH1.ch1_sg_idle_reg_1 ;
  wire [25:0]\GEN_PNTR_FOR_CH2.ch2_fetch_address_i_reg[31] ;
  wire [1:0]\GEN_PNTR_FOR_CH2.ch2_sg_idle_reg ;
  wire [3:0]\GEN_PNTR_FOR_CH2.ch2_sg_idle_reg_0 ;
  wire [2:0]\GEN_PNTR_FOR_CH2.ch2_sg_idle_reg_1 ;
  wire \GEN_PNTR_FOR_CH2.ch2_sg_idle_reg_2 ;
  wire \GEN_PNTR_FOR_CH2.ch2_sg_idle_reg_3 ;
  wire \GEN_S2MM_DMA_CONTROL.s2mm_stop_reg ;
  wire \GEN_S2MM_REGISTERS.I_S2MM_DMA_REGISTER_n_12 ;
  wire \GEN_S2MM_REGISTERS.I_S2MM_DMA_REGISTER_n_13 ;
  wire \GEN_S2MM_REGISTERS.I_S2MM_DMA_REGISTER_n_33 ;
  wire \GEN_S2MM_REGISTERS.I_S2MM_DMA_REGISTER_n_34 ;
  wire \GEN_S2MM_REGISTERS.I_S2MM_DMA_REGISTER_n_35 ;
  wire \GEN_S2MM_REGISTERS.I_S2MM_DMA_REGISTER_n_81 ;
  wire [0:0]\GEN_SYNC_WRITE.axi2ip_wrce_reg[0] ;
  wire [0:0]\GEN_SYNC_WRITE.axi2ip_wrce_reg[12] ;
  wire [0:0]\GNE_SYNC_RESET.scndry_resetn_reg ;
  wire \GNE_SYNC_RESET.scndry_resetn_reg_0 ;
  wire \GNE_SYNC_RESET.scndry_resetn_reg_1 ;
  wire [25:0]Q;
  wire [1:0]S;
  wire [0:0]SR;
  wire all_is_idle_d1;
  wire [3:0]axi_dma_tstvec;
  wire ch1_delay_cnt_en;
  wire ch1_delay_zero__6;
  wire ch1_nxtdesc_wren;
  wire ch1_sg_idle;
  wire ch2_delay_cnt_en;
  wire ch2_delay_zero__6;
  wire ch2_nxtdesc_wren;
  wire data_concat1;
  wire [2:2]dmacr_i;
  wire [2:2]dmacr_i_0;
  wire [25:0]\dmacr_i_reg[0] ;
  wire \dmacr_i_reg[23] ;
  wire \dmacr_i_reg[23]_0 ;
  wire [1:0]\dmacr_i_reg[3] ;
  wire error_d1_reg;
  wire error_d1_reg_0;
  wire error_d1_reg_1;
  wire error_d1_reg_2;
  wire error_d1_reg_3;
  wire error_d1_reg_4;
  wire idle_reg;
  wire idle_reg_0;
  wire [15:0]irqdelay_wren_reg;
  wire [15:0]irqdelay_wren_reg_0;
  wire m_axi_sg_aclk;
  wire m_axi_sg_aresetn;
  wire [0:0]m_axi_sg_rdata;
  wire mm2s_all_idle;
  wire [0:0]mm2s_cmd_wdata;
  wire mm2s_desc_flush;
  wire [16:3]mm2s_dmacr;
  wire mm2s_halt_cmplt;
  wire mm2s_halted_clr_reg;
  wire mm2s_halted_set0;
  wire mm2s_introut;
  wire mm2s_soft_reset_done;
  wire mm2s_stop_i;
  wire [31:6]mm2s_taildesc;
  wire out;
  wire [5:2]p_0_out;
  wire p_0_out__2;
  wire p_10_out;
  wire p_10_out_0;
  wire p_11_out__2;
  wire p_13_out;
  wire p_15_out;
  wire p_16_out;
  wire p_19_out;
  wire p_20_out;
  wire p_24_out;
  wire p_25_out;
  wire p_26_out;
  wire [16:1]p_2_out;
  wire p_37_out;
  wire p_45_out;
  wire p_46_out;
  wire p_4_out__2;
  wire p_50_out;
  wire p_51_out;
  wire p_52_out;
  wire p_73_out;
  wire p_8_out;
  wire p_9_out__2;
  wire queue_sinit;
  wire queue_sinit2;
  wire s2mm_all_idle;
  wire [16:3]s2mm_dmacr;
  wire s2mm_halted_clr_reg;
  wire s2mm_halted_set;
  wire s2mm_introut;
  wire s2mm_soft_reset_done;
  wire [31:6]s2mm_taildesc;
  wire s_axi_lite_aclk;
  wire [9:0]s_axi_lite_araddr;
  wire s_axi_lite_arready;
  wire s_axi_lite_arvalid;
  wire s_axi_lite_awready;
  wire s_axi_lite_awvalid;
  wire s_axi_lite_bready;
  wire s_axi_lite_bvalid;
  wire [31:0]s_axi_lite_rdata;
  wire s_axi_lite_rready;
  wire s_axi_lite_rvalid;
  wire [29:0]s_axi_lite_wdata;
  wire s_axi_lite_wvalid;
  wire sg_ftch_error0;
  wire sg_ftch_error0_1;
  wire sg_updt_error_reg;
  wire sg_updt_error_reg_0;
  wire sg_updt_error_reg_1;
  wire sg_updt_error_reg_2;
  wire sg_updt_error_reg_3;
  wire sg_updt_error_reg_4;
  wire soft_reset;
  wire soft_reset_d1;
  wire soft_reset_d1_reg;
  wire soft_reset_re0;
  wire soft_reset_re_reg;

  design_1_axi_dma_0_0_axi_dma_lite_if \GEN_AXI_LITE_IF.AXI_LITE_IF_I 
       (.E(\dmacr_i_reg[3] [0]),
        .\GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_s_level_out_d4 (\GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_s_level_out_d4 ),
        .\GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_s_level_out_d4_0 (\GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_s_level_out_d4_0 ),
        .\GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_s_level_out_d4_1 (\GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_s_level_out_d4_1 ),
        .\GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_s_level_out_d4_2 (\GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_s_level_out_d4_2 ),
        .\GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_s_level_out_d4_3 (\GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_s_level_out_d4_3 ),
        .\GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_s_level_out_d4_4 (\GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_s_level_out_d4_4 ),
        .\GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_s_level_out_d4_5 (\GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_s_level_out_d4_5 ),
        .\GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_s_level_out_d4_6 (\GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_s_level_out_d4_6 ),
        .\GEN_DESC_REG_FOR_SG.GEN_TAILUPDATE_EQL32.tailpntr_updated_d1_reg (\GEN_AXI_LITE_IF.AXI_LITE_IF_I_n_11 ),
        .\GEN_DESC_REG_FOR_SG.GEN_TAILUPDATE_EQL32.tailpntr_updated_d1_reg_0 (\GEN_AXI_LITE_IF.AXI_LITE_IF_I_n_18 ),
        .\GEN_DESC_REG_FOR_SG.curdesc_lsb_i_reg[31] ({\GEN_PNTR_FOR_CH1.ch1_fetch_address_i_reg[31] [25:9],\GEN_PNTR_FOR_CH1.ch1_fetch_address_i_reg[31] [5:0]}),
        .\GEN_DESC_REG_FOR_SG.taildesc_lsb_i_reg[12] (\GEN_S2MM_REGISTERS.I_S2MM_DMA_REGISTER_n_33 ),
        .\GEN_DESC_REG_FOR_SG.taildesc_lsb_i_reg[13] (\GEN_S2MM_REGISTERS.I_S2MM_DMA_REGISTER_n_34 ),
        .\GEN_DESC_REG_FOR_SG.taildesc_lsb_i_reg[14] (\GEN_S2MM_REGISTERS.I_S2MM_DMA_REGISTER_n_35 ),
        .\GEN_DESC_REG_FOR_SG.taildesc_lsb_i_reg[31] (s2mm_taildesc),
        .\GEN_DESC_REG_FOR_SG.taildesc_lsb_i_reg[31]_0 ({mm2s_taildesc[31:15],mm2s_taildesc[11:6]}),
        .\GEN_INCLUDE_MM2S.GEN_CH1_DELAY_INTERRUPT.ch1_delay_count_reg[7] (\GEN_INCLUDE_MM2S.GEN_CH1_DELAY_INTERRUPT.ch1_delay_count_reg[7] ),
        .\GEN_INCLUDE_MM2S.ch1_thresh_count_reg[7] (\GEN_INCLUDE_MM2S.ch1_thresh_count_reg[7] ),
        .\GEN_INCLUDE_S2MM.GEN_CH2_DELAY_INTERRUPT.ch2_delay_count_reg[7] (\GEN_INCLUDE_S2MM.GEN_CH2_DELAY_INTERRUPT.ch2_delay_count_reg[7] ),
        .\GEN_INCLUDE_S2MM.ch2_thresh_count_reg[7] (\GEN_INCLUDE_S2MM.ch2_thresh_count_reg[7] ),
        .\GEN_SYNC_READ.s_axi_lite_rdata_reg[0]_0 ({p_0_out[5],p_0_out[3:2]}),
        .\GNE_SYNC_RESET.scndry_resetn_reg (\GNE_SYNC_RESET.scndry_resetn_reg_0 ),
        .\GNE_SYNC_RESET.scndry_resetn_reg_0 (\GNE_SYNC_RESET.scndry_resetn_reg_1 ),
        .Q(Q),
        .SR(SR),
        .dly_irq_reg(\GEN_AXI_LITE_IF.AXI_LITE_IF_I_n_20 ),
        .dly_irq_reg_0(\GEN_AXI_LITE_IF.AXI_LITE_IF_I_n_22 ),
        .dly_irq_reg_1(\GEN_MM2S_REGISTERS.I_MM2S_DMA_REGISTER_n_14 ),
        .dly_irq_reg_2(\GEN_S2MM_REGISTERS.I_S2MM_DMA_REGISTER_n_13 ),
        .dma_decerr_reg(sg_updt_error_reg_4),
        .dma_decerr_reg_0(sg_updt_error_reg_1),
        .dma_interr_reg(sg_updt_error_reg),
        .dma_interr_reg_0(sg_updt_error_reg_2),
        .dma_slverr_reg(sg_updt_error_reg_3),
        .dma_slverr_reg_0(sg_updt_error_reg_0),
        .dmacr_i(dmacr_i_0),
        .dmacr_i_0(dmacr_i),
        .\dmacr_i_reg[0] (irqdelay_wren_reg_0[0]),
        .\dmacr_i_reg[0]_0 (irqdelay_wren_reg[0]),
        .\dmacr_i_reg[12] (\GEN_MM2S_REGISTERS.I_MM2S_DMA_REGISTER_n_35 ),
        .\dmacr_i_reg[13] (\GEN_MM2S_REGISTERS.I_MM2S_DMA_REGISTER_n_62 ),
        .\dmacr_i_reg[14] (\GEN_MM2S_REGISTERS.I_MM2S_DMA_REGISTER_n_63 ),
        .\dmacr_i_reg[23] ({irqdelay_wren_reg_0[7:1],s2mm_dmacr[16]}),
        .\dmacr_i_reg[23]_0 ({irqdelay_wren_reg[7:1],mm2s_dmacr[16]}),
        .\dmacr_i_reg[2] (soft_reset_d1_reg),
        .\dmacr_i_reg[2]_0 (soft_reset_re_reg),
        .\dmacr_i_reg[31] (irqdelay_wren_reg_0[15:8]),
        .\dmacr_i_reg[31]_0 (irqdelay_wren_reg[15:8]),
        .\dmacr_i_reg[3] (\dmacr_i_reg[3] [1]),
        .\dmacr_i_reg[4] (s2mm_dmacr[4:3]),
        .\dmacr_i_reg[4]_0 (mm2s_dmacr[4:3]),
        .halted_reg(\GEN_DESC_REG_FOR_SG.error_pointer_set_reg_0 ),
        .halted_reg_0(\GEN_DESC_REG_FOR_SG.error_pointer_set_reg ),
        .idle_reg(\GEN_S2MM_REGISTERS.I_S2MM_DMA_REGISTER_n_81 ),
        .idle_reg_0(idle_reg),
        .ioc_irq_reg(\GEN_AXI_LITE_IF.AXI_LITE_IF_I_n_19 ),
        .ioc_irq_reg_0(\GEN_AXI_LITE_IF.AXI_LITE_IF_I_n_21 ),
        .ioc_irq_reg_1(\GEN_MM2S_REGISTERS.I_MM2S_DMA_REGISTER_n_13 ),
        .ioc_irq_reg_2(\GEN_S2MM_REGISTERS.I_S2MM_DMA_REGISTER_n_12 ),
        .mm2s_soft_reset_done(mm2s_soft_reset_done),
        .out(out),
        .p_19_out(p_19_out),
        .p_20_out(p_20_out),
        .p_2_out({p_2_out[16],p_2_out[14:13],p_2_out[4],p_2_out[2:1]}),
        .p_45_out(p_45_out),
        .p_46_out(p_46_out),
        .s2mm_soft_reset_done(s2mm_soft_reset_done),
        .s_axi_lite_aclk(s_axi_lite_aclk),
        .s_axi_lite_araddr(s_axi_lite_araddr),
        .s_axi_lite_arready(s_axi_lite_arready),
        .s_axi_lite_arvalid(s_axi_lite_arvalid),
        .s_axi_lite_awready(s_axi_lite_awready),
        .s_axi_lite_awvalid(s_axi_lite_awvalid),
        .s_axi_lite_bready(s_axi_lite_bready),
        .s_axi_lite_bvalid(s_axi_lite_bvalid),
        .s_axi_lite_rdata(s_axi_lite_rdata),
        .s_axi_lite_rready(s_axi_lite_rready),
        .s_axi_lite_rvalid(s_axi_lite_rvalid),
        .s_axi_lite_wdata({s_axi_lite_wdata[11:10],s_axi_lite_wdata[1]}),
        .s_axi_lite_wvalid(s_axi_lite_wvalid),
        .sg_decerr_reg(error_d1_reg_4),
        .sg_decerr_reg_0(error_d1_reg_1),
        .sg_interr_reg(error_d1_reg_2),
        .sg_interr_reg_0(error_d1_reg),
        .sg_slverr_reg(error_d1_reg_3),
        .sg_slverr_reg_0(error_d1_reg_0));
  design_1_axi_dma_0_0_axi_dma_register \GEN_MM2S_REGISTERS.I_MM2S_DMA_REGISTER 
       (.CO(CO),
        .E(\dmacr_i_reg[3] [0]),
        .\GEN_CH1_FETCH.ch1_active_i_reg (\GEN_CH1_FETCH.ch1_active_i_reg ),
        .\GEN_CH1_UPDATE.ch1_dma_decerr_set_reg (\GEN_CH1_UPDATE.ch1_dma_decerr_set_reg ),
        .\GEN_CH1_UPDATE.ch1_dma_interr_set_reg (\GEN_CH1_UPDATE.ch1_dma_interr_set_reg ),
        .\GEN_CH1_UPDATE.ch1_dma_slverr_set_reg (\GEN_CH1_UPDATE.ch1_dma_slverr_set_reg ),
        .\GEN_CH1_UPDATE.ch1_updt_decerr_set_reg (\GEN_CH1_UPDATE.ch1_updt_decerr_set_reg ),
        .\GEN_CH1_UPDATE.ch1_updt_interr_set_reg (\GEN_CH1_UPDATE.ch1_updt_interr_set_reg ),
        .\GEN_CH1_UPDATE.ch1_updt_slverr_set_reg (\GEN_CH1_UPDATE.ch1_updt_slverr_set_reg ),
        .\GEN_DESC_REG_FOR_SG.error_pointer_set_reg_0 (\GEN_DESC_REG_FOR_SG.error_pointer_set_reg ),
        .\GEN_DESC_REG_FOR_SG.error_pointer_set_reg_1 (\GEN_DESC_REG_FOR_SG.error_pointer_set_reg_1 ),
        .\GEN_INCLUDE_MM2S.GEN_CH1_DELAY_INTERRUPT.ch1_delay_count_reg[0] (\GEN_INCLUDE_MM2S.GEN_CH1_DELAY_INTERRUPT.ch1_delay_count_reg[0] ),
        .\GEN_INCLUDE_MM2S.GEN_CH1_DELAY_INTERRUPT.ch1_dly_irq_set_i_reg (\GEN_INCLUDE_MM2S.GEN_CH1_DELAY_INTERRUPT.ch1_dly_irq_set_i_reg ),
        .\GEN_INCLUDE_MM2S.ch1_thresh_count_reg[0] (\GEN_INCLUDE_MM2S.ch1_thresh_count_reg[0] ),
        .\GEN_INCLUDE_MM2S.ch1_thresh_count_reg[0]_0 (\GEN_INCLUDE_MM2S.ch1_thresh_count_reg[0]_0 ),
        .\GEN_INCLUDE_MM2S.ch1_thresh_count_reg[0]_1 (\GEN_INCLUDE_MM2S.ch1_thresh_count_reg[7] [0]),
        .\GEN_INCLUDE_MM2S.ch1_thresh_count_reg[4] (\GEN_INCLUDE_MM2S.ch1_thresh_count_reg[4] ),
        .\GEN_MM2S.queue_dout_valid_reg (\GEN_MM2S.queue_dout_valid_reg ),
        .\GEN_MM2S_DMA_CONTROL.mm2s_stop_reg (\GEN_MM2S_DMA_CONTROL.mm2s_stop_reg ),
        .\GEN_PNTR_FOR_CH1.ch1_fetch_address_i_reg[31] (\GEN_PNTR_FOR_CH1.ch1_fetch_address_i_reg[31] ),
        .\GEN_PNTR_FOR_CH1.ch1_fetch_address_i_reg[31]_0 (\GEN_PNTR_FOR_CH1.ch1_fetch_address_i_reg[31]_0 ),
        .\GEN_PNTR_FOR_CH1.ch1_sg_idle_reg (\GEN_PNTR_FOR_CH1.ch1_sg_idle_reg ),
        .\GEN_PNTR_FOR_CH1.ch1_sg_idle_reg_0 (\GEN_PNTR_FOR_CH1.ch1_sg_idle_reg_0 ),
        .\GEN_PNTR_FOR_CH1.ch1_sg_idle_reg_1 (\GEN_PNTR_FOR_CH1.ch1_sg_idle_reg_1 ),
        .\GEN_SYNC_READ.axi2ip_rdaddr_reg[5] ({p_0_out[5],p_0_out[3:2]}),
        .\GEN_SYNC_READ.s_axi_lite_rdata_reg[12] (\GEN_MM2S_REGISTERS.I_MM2S_DMA_REGISTER_n_35 ),
        .\GEN_SYNC_READ.s_axi_lite_rdata_reg[13] (\GEN_MM2S_REGISTERS.I_MM2S_DMA_REGISTER_n_62 ),
        .\GEN_SYNC_READ.s_axi_lite_rdata_reg[14] (\GEN_MM2S_REGISTERS.I_MM2S_DMA_REGISTER_n_63 ),
        .\GEN_SYNC_READ.s_axi_lite_rdata_reg[31] (mm2s_taildesc),
        .\GEN_SYNC_WRITE.axi2ip_wrce_reg[0] (\GEN_SYNC_WRITE.axi2ip_wrce_reg[0] ),
        .\GEN_SYNC_WRITE.axi2ip_wrce_reg[1] (\GEN_AXI_LITE_IF.AXI_LITE_IF_I_n_19 ),
        .\GEN_SYNC_WRITE.axi2ip_wrce_reg[1]_0 (\GEN_AXI_LITE_IF.AXI_LITE_IF_I_n_20 ),
        .\GEN_SYNC_WRITE.axi2ip_wrce_reg[4] (\GEN_AXI_LITE_IF.AXI_LITE_IF_I_n_11 ),
        .\GNE_SYNC_RESET.scndry_resetn_reg (\GNE_SYNC_RESET.scndry_resetn_reg ),
        .\GNE_SYNC_RESET.scndry_resetn_reg_0 (\GNE_SYNC_RESET.scndry_resetn_reg_0 ),
        .\GNE_SYNC_RESET.scndry_resetn_reg_1 (\GNE_SYNC_RESET.scndry_resetn_reg_1 ),
        .Q(s2mm_dmacr[4]),
        .S(S),
        .axi_dma_tstvec({axi_dma_tstvec[2],axi_dma_tstvec[0]}),
        .ch1_delay_cnt_en(ch1_delay_cnt_en),
        .ch1_delay_zero__6(ch1_delay_zero__6),
        .ch1_nxtdesc_wren(ch1_nxtdesc_wren),
        .ch1_sg_idle(ch1_sg_idle),
        .data_concat1(data_concat1),
        .dly_irq_reg_0(\GEN_MM2S_REGISTERS.I_MM2S_DMA_REGISTER_n_14 ),
        .dmacr_i(dmacr_i_0),
        .\dmacr_i_reg[23]_0 (\dmacr_i_reg[23] ),
        .\dmacr_i_reg[23]_1 (\dmacr_i_reg[23]_0 ),
        .\dmacr_i_reg[2]_0 (soft_reset_d1_reg),
        .error_d1_reg_0(error_d1_reg),
        .error_d1_reg_1(error_d1_reg_0),
        .error_d1_reg_2(error_d1_reg_1),
        .idle_reg_0(idle_reg),
        .idle_reg_1(idle_reg_0),
        .ioc_irq_reg_0(\GEN_MM2S_REGISTERS.I_MM2S_DMA_REGISTER_n_13 ),
        .irqdelay_wren_reg_0(irqdelay_wren_reg[15:1]),
        .m_axi_sg_aclk(m_axi_sg_aclk),
        .mm2s_all_idle(mm2s_all_idle),
        .mm2s_cmd_wdata(mm2s_cmd_wdata),
        .mm2s_desc_flush(mm2s_desc_flush),
        .mm2s_dmacr({mm2s_dmacr[16],mm2s_dmacr[4:3]}),
        .mm2s_halt_cmplt(mm2s_halt_cmplt),
        .mm2s_halted_clr_reg(irqdelay_wren_reg[0]),
        .mm2s_halted_clr_reg_0(mm2s_halted_clr_reg),
        .mm2s_halted_set0(mm2s_halted_set0),
        .mm2s_introut(mm2s_introut),
        .mm2s_stop_i(mm2s_stop_i),
        .p_11_out__2(p_11_out__2),
        .p_13_out(p_13_out),
        .p_15_out(p_15_out),
        .p_16_out(p_16_out),
        .p_2_out({p_2_out[4],p_2_out[2:1]}),
        .p_37_out(p_37_out),
        .p_45_out(p_45_out),
        .p_4_out__2(p_4_out__2),
        .p_50_out(p_50_out),
        .p_51_out(p_51_out),
        .p_52_out(p_52_out),
        .p_73_out(p_73_out),
        .queue_sinit(queue_sinit),
        .s_axi_lite_wdata({s_axi_lite_wdata[29:2],s_axi_lite_wdata[0]}),
        .sg_ftch_error0(sg_ftch_error0),
        .sg_updt_error_reg_0(sg_updt_error_reg),
        .sg_updt_error_reg_1(sg_updt_error_reg_0),
        .sg_updt_error_reg_2(sg_updt_error_reg_1),
        .soft_reset_d1(soft_reset_d1),
        .soft_reset_re0(soft_reset_re0),
        .soft_reset_re_reg(soft_reset_re_reg));
  design_1_axi_dma_0_0_axi_dma_register_s2mm \GEN_S2MM_REGISTERS.I_S2MM_DMA_REGISTER 
       (.D(D),
        .E(\dmacr_i_reg[3] [1]),
        .\GEN_CH1_FETCH.ch1_active_i_reg (\GEN_CH1_FETCH.ch1_active_i_reg ),
        .\GEN_CH2_UPDATE.ch2_dma_decerr_set_reg (\GEN_CH2_UPDATE.ch2_dma_decerr_set_reg ),
        .\GEN_CH2_UPDATE.ch2_dma_interr_set_reg (\GEN_CH2_UPDATE.ch2_dma_interr_set_reg ),
        .\GEN_CH2_UPDATE.ch2_dma_slverr_set_reg (\GEN_CH2_UPDATE.ch2_dma_slverr_set_reg ),
        .\GEN_CH2_UPDATE.ch2_updt_decerr_set_reg (\GEN_CH2_UPDATE.ch2_updt_decerr_set_reg ),
        .\GEN_CH2_UPDATE.ch2_updt_interr_set_reg (\GEN_CH2_UPDATE.ch2_updt_interr_set_reg ),
        .\GEN_CH2_UPDATE.ch2_updt_slverr_set_reg (\GEN_CH2_UPDATE.ch2_updt_slverr_set_reg ),
        .\GEN_DESC_REG_FOR_SG.error_pointer_set_reg_0 (\GEN_DESC_REG_FOR_SG.error_pointer_set_reg_0 ),
        .\GEN_DESC_REG_FOR_SG.taildesc_lsb_i_reg[14]_0 (mm2s_taildesc[14:12]),
        .\GEN_DESC_REG_FOR_SG.taildesc_lsb_i_reg[30]_0 (\GEN_DESC_REG_FOR_SG.taildesc_lsb_i_reg[30] ),
        .\GEN_INCLUDE_S2MM.GEN_CH2_DELAY_INTERRUPT.ch2_delay_count_reg[0] (\GEN_INCLUDE_S2MM.GEN_CH2_DELAY_INTERRUPT.ch2_delay_count_reg[0] ),
        .\GEN_INCLUDE_S2MM.GEN_CH2_DELAY_INTERRUPT.ch2_dly_irq_set_i_reg (\GEN_INCLUDE_S2MM.GEN_CH2_DELAY_INTERRUPT.ch2_dly_irq_set_i_reg ),
        .\GEN_INCLUDE_S2MM.ch2_thresh_count_reg[0] (\GEN_INCLUDE_S2MM.ch2_thresh_count_reg[0] ),
        .\GEN_INCLUDE_S2MM.ch2_thresh_count_reg[0]_0 (\GEN_INCLUDE_S2MM.ch2_thresh_count_reg[0]_0 ),
        .\GEN_INCLUDE_S2MM.ch2_thresh_count_reg[0]_1 (\GEN_INCLUDE_S2MM.ch2_thresh_count_reg[7] [0]),
        .\GEN_INCLUDE_S2MM.ch2_thresh_count_reg[4] (\GEN_INCLUDE_S2MM.ch2_thresh_count_reg[4] ),
        .\GEN_MM2S.reg1_reg[64] (\GEN_MM2S.reg1_reg[64] ),
        .\GEN_PNTR_FOR_CH2.ch2_fetch_address_i_reg[31] (\GEN_PNTR_FOR_CH2.ch2_fetch_address_i_reg[31] ),
        .\GEN_PNTR_FOR_CH2.ch2_sg_idle_reg (\GEN_PNTR_FOR_CH2.ch2_sg_idle_reg ),
        .\GEN_PNTR_FOR_CH2.ch2_sg_idle_reg_0 (\GEN_PNTR_FOR_CH2.ch2_sg_idle_reg_0 ),
        .\GEN_PNTR_FOR_CH2.ch2_sg_idle_reg_1 (\GEN_PNTR_FOR_CH2.ch2_sg_idle_reg_1 ),
        .\GEN_PNTR_FOR_CH2.ch2_sg_idle_reg_2 (\GEN_PNTR_FOR_CH2.ch2_sg_idle_reg_2 ),
        .\GEN_PNTR_FOR_CH2.ch2_sg_idle_reg_3 (\GEN_PNTR_FOR_CH2.ch2_sg_idle_reg_3 ),
        .\GEN_S2MM_DMA_CONTROL.s2mm_stop_reg (\GEN_S2MM_DMA_CONTROL.s2mm_stop_reg ),
        .\GEN_SYNC_READ.axi2ip_rdaddr_reg[5] ({p_0_out[5],p_0_out[2]}),
        .\GEN_SYNC_READ.s_axi_lite_rdata_reg[12] (\GEN_S2MM_REGISTERS.I_S2MM_DMA_REGISTER_n_33 ),
        .\GEN_SYNC_READ.s_axi_lite_rdata_reg[13] (\GEN_S2MM_REGISTERS.I_S2MM_DMA_REGISTER_n_34 ),
        .\GEN_SYNC_READ.s_axi_lite_rdata_reg[14] (\GEN_S2MM_REGISTERS.I_S2MM_DMA_REGISTER_n_35 ),
        .\GEN_SYNC_READ.s_axi_lite_rdata_reg[31] (Q),
        .\GEN_SYNC_WRITE.axi2ip_wrce_reg[12] (\GEN_SYNC_WRITE.axi2ip_wrce_reg[12] ),
        .\GEN_SYNC_WRITE.axi2ip_wrce_reg[13] (\GEN_AXI_LITE_IF.AXI_LITE_IF_I_n_21 ),
        .\GEN_SYNC_WRITE.axi2ip_wrce_reg[13]_0 (\GEN_AXI_LITE_IF.AXI_LITE_IF_I_n_22 ),
        .\GEN_SYNC_WRITE.axi2ip_wrce_reg[16] (\GEN_AXI_LITE_IF.AXI_LITE_IF_I_n_18 ),
        .\GNE_SYNC_RESET.scndry_resetn_reg (\GNE_SYNC_RESET.scndry_resetn_reg ),
        .\GNE_SYNC_RESET.scndry_resetn_reg_0 (\GNE_SYNC_RESET.scndry_resetn_reg_0 ),
        .\GNE_SYNC_RESET.scndry_resetn_reg_1 (\GNE_SYNC_RESET.scndry_resetn_reg_1 ),
        .Q(s2mm_taildesc),
        .all_is_idle_d1(all_is_idle_d1),
        .axi_dma_tstvec({axi_dma_tstvec[3],axi_dma_tstvec[1]}),
        .ch2_delay_cnt_en(ch2_delay_cnt_en),
        .ch2_delay_zero__6(ch2_delay_zero__6),
        .ch2_nxtdesc_wren(ch2_nxtdesc_wren),
        .dly_irq_reg_0(\GEN_S2MM_REGISTERS.I_S2MM_DMA_REGISTER_n_13 ),
        .dmacr_i(dmacr_i),
        .\dmacr_i_reg[0]_0 (\dmacr_i_reg[0] ),
        .\dmacr_i_reg[2]_0 (soft_reset_re_reg),
        .error_d1_reg_0(error_d1_reg_2),
        .error_d1_reg_1(error_d1_reg_3),
        .error_d1_reg_2(error_d1_reg_4),
        .idle_reg_0(\GEN_S2MM_REGISTERS.I_S2MM_DMA_REGISTER_n_81 ),
        .ioc_irq_reg_0(\GEN_S2MM_REGISTERS.I_S2MM_DMA_REGISTER_n_12 ),
        .irqdelay_wren_reg_0(irqdelay_wren_reg_0[15:1]),
        .m_axi_sg_aclk(m_axi_sg_aclk),
        .m_axi_sg_aresetn(m_axi_sg_aresetn),
        .m_axi_sg_rdata(m_axi_sg_rdata),
        .mm2s_dmacr(mm2s_dmacr[4]),
        .p_0_out__2(p_0_out__2),
        .p_10_out(p_10_out),
        .p_10_out_0(p_10_out_0),
        .p_13_out(p_13_out),
        .p_19_out(p_19_out),
        .p_24_out(p_24_out),
        .p_25_out(p_25_out),
        .p_26_out(p_26_out),
        .p_2_out({p_2_out[16],p_2_out[14:13]}),
        .p_73_out(p_73_out),
        .p_8_out(p_8_out),
        .p_9_out__2(p_9_out__2),
        .queue_sinit2(queue_sinit2),
        .s2mm_all_idle(s2mm_all_idle),
        .s2mm_dmacr({s2mm_dmacr[16],s2mm_dmacr[4:3]}),
        .s2mm_halted_clr_reg(irqdelay_wren_reg_0[0]),
        .s2mm_halted_clr_reg_0(s2mm_halted_clr_reg),
        .s2mm_halted_set(s2mm_halted_set),
        .s2mm_introut(s2mm_introut),
        .s_axi_lite_wdata({s_axi_lite_wdata[29:2],s_axi_lite_wdata[0]}),
        .sg_ftch_error0_1(sg_ftch_error0_1),
        .sg_updt_error_reg_0(sg_updt_error_reg_2),
        .sg_updt_error_reg_1(sg_updt_error_reg_3),
        .sg_updt_error_reg_2(sg_updt_error_reg_4),
        .soft_reset(soft_reset),
        .soft_reset_d1_reg(soft_reset_d1_reg));
endmodule

(* ORIG_REF_NAME = "axi_dma_register" *) 
module design_1_axi_dma_0_0_axi_dma_register
   (mm2s_halted_clr_reg,
    soft_reset_re_reg,
    \GEN_DESC_REG_FOR_SG.error_pointer_set_reg_0 ,
    idle_reg_0,
    sg_updt_error_reg_0,
    sg_updt_error_reg_1,
    sg_updt_error_reg_2,
    error_d1_reg_0,
    error_d1_reg_1,
    error_d1_reg_2,
    p_13_out,
    \GEN_DESC_REG_FOR_SG.error_pointer_set_reg_1 ,
    mm2s_introut,
    ioc_irq_reg_0,
    dly_irq_reg_0,
    irqdelay_wren_reg_0,
    mm2s_dmacr,
    \dmacr_i_reg[23]_0 ,
    \dmacr_i_reg[23]_1 ,
    \GEN_SYNC_READ.s_axi_lite_rdata_reg[12] ,
    \GEN_PNTR_FOR_CH1.ch1_fetch_address_i_reg[31] ,
    \GEN_SYNC_READ.s_axi_lite_rdata_reg[13] ,
    \GEN_SYNC_READ.s_axi_lite_rdata_reg[14] ,
    mm2s_desc_flush,
    mm2s_halted_set0,
    soft_reset_re0,
    \GEN_INCLUDE_MM2S.GEN_CH1_DELAY_INTERRUPT.ch1_dly_irq_set_i_reg ,
    p_4_out__2,
    ch1_delay_zero__6,
    data_concat1,
    \GEN_INCLUDE_MM2S.ch1_thresh_count_reg[0] ,
    \GEN_INCLUDE_MM2S.ch1_thresh_count_reg[0]_0 ,
    p_11_out__2,
    S,
    \GEN_SYNC_READ.s_axi_lite_rdata_reg[31] ,
    \GEN_PNTR_FOR_CH1.ch1_sg_idle_reg ,
    \GEN_PNTR_FOR_CH1.ch1_sg_idle_reg_0 ,
    \GEN_PNTR_FOR_CH1.ch1_sg_idle_reg_1 ,
    mm2s_cmd_wdata,
    \GEN_INCLUDE_MM2S.GEN_CH1_DELAY_INTERRUPT.ch1_delay_count_reg[0] ,
    m_axi_sg_aclk,
    dmacr_i,
    \GNE_SYNC_RESET.scndry_resetn_reg ,
    mm2s_halted_clr_reg_0,
    idle_reg_1,
    \GEN_CH1_UPDATE.ch1_dma_interr_set_reg ,
    \GEN_CH1_UPDATE.ch1_dma_slverr_set_reg ,
    \GEN_CH1_UPDATE.ch1_dma_decerr_set_reg ,
    \GEN_CH1_UPDATE.ch1_updt_interr_set_reg ,
    \GEN_CH1_UPDATE.ch1_updt_slverr_set_reg ,
    \GEN_CH1_UPDATE.ch1_updt_decerr_set_reg ,
    sg_ftch_error0,
    \GEN_SYNC_WRITE.axi2ip_wrce_reg[4] ,
    \GEN_SYNC_WRITE.axi2ip_wrce_reg[1] ,
    \GEN_SYNC_WRITE.axi2ip_wrce_reg[1]_0 ,
    E,
    s_axi_lite_wdata,
    \GEN_MM2S_DMA_CONTROL.mm2s_stop_reg ,
    p_73_out,
    p_52_out,
    p_51_out,
    p_50_out,
    p_2_out,
    p_37_out,
    \GEN_SYNC_READ.axi2ip_rdaddr_reg[5] ,
    \GNE_SYNC_RESET.scndry_resetn_reg_0 ,
    \GNE_SYNC_RESET.scndry_resetn_reg_1 ,
    p_16_out,
    mm2s_stop_i,
    mm2s_all_idle,
    mm2s_halt_cmplt,
    \dmacr_i_reg[2]_0 ,
    soft_reset_d1,
    axi_dma_tstvec,
    ch1_delay_cnt_en,
    p_45_out,
    \GEN_CH1_FETCH.ch1_active_i_reg ,
    Q,
    \GEN_INCLUDE_MM2S.ch1_thresh_count_reg[4] ,
    \GEN_INCLUDE_MM2S.ch1_thresh_count_reg[0]_1 ,
    \GEN_PNTR_FOR_CH1.ch1_fetch_address_i_reg[31]_0 ,
    ch1_sg_idle,
    ch1_nxtdesc_wren,
    CO,
    queue_sinit,
    p_15_out,
    \GEN_SYNC_WRITE.axi2ip_wrce_reg[0] ,
    \GEN_MM2S.queue_dout_valid_reg );
  output mm2s_halted_clr_reg;
  output soft_reset_re_reg;
  output \GEN_DESC_REG_FOR_SG.error_pointer_set_reg_0 ;
  output idle_reg_0;
  output sg_updt_error_reg_0;
  output sg_updt_error_reg_1;
  output sg_updt_error_reg_2;
  output error_d1_reg_0;
  output error_d1_reg_1;
  output error_d1_reg_2;
  output p_13_out;
  output \GEN_DESC_REG_FOR_SG.error_pointer_set_reg_1 ;
  output mm2s_introut;
  output ioc_irq_reg_0;
  output dly_irq_reg_0;
  output [14:0]irqdelay_wren_reg_0;
  output [2:0]mm2s_dmacr;
  output \dmacr_i_reg[23]_0 ;
  output \dmacr_i_reg[23]_1 ;
  output \GEN_SYNC_READ.s_axi_lite_rdata_reg[12] ;
  output [25:0]\GEN_PNTR_FOR_CH1.ch1_fetch_address_i_reg[31] ;
  output \GEN_SYNC_READ.s_axi_lite_rdata_reg[13] ;
  output \GEN_SYNC_READ.s_axi_lite_rdata_reg[14] ;
  output mm2s_desc_flush;
  output mm2s_halted_set0;
  output soft_reset_re0;
  output [0:0]\GEN_INCLUDE_MM2S.GEN_CH1_DELAY_INTERRUPT.ch1_dly_irq_set_i_reg ;
  output p_4_out__2;
  output ch1_delay_zero__6;
  output data_concat1;
  output [0:0]\GEN_INCLUDE_MM2S.ch1_thresh_count_reg[0] ;
  output [0:0]\GEN_INCLUDE_MM2S.ch1_thresh_count_reg[0]_0 ;
  output p_11_out__2;
  output [1:0]S;
  output [25:0]\GEN_SYNC_READ.s_axi_lite_rdata_reg[31] ;
  output [3:0]\GEN_PNTR_FOR_CH1.ch1_sg_idle_reg ;
  output [2:0]\GEN_PNTR_FOR_CH1.ch1_sg_idle_reg_0 ;
  output \GEN_PNTR_FOR_CH1.ch1_sg_idle_reg_1 ;
  output [0:0]mm2s_cmd_wdata;
  output [0:0]\GEN_INCLUDE_MM2S.GEN_CH1_DELAY_INTERRUPT.ch1_delay_count_reg[0] ;
  input m_axi_sg_aclk;
  input [0:0]dmacr_i;
  input [0:0]\GNE_SYNC_RESET.scndry_resetn_reg ;
  input mm2s_halted_clr_reg_0;
  input idle_reg_1;
  input \GEN_CH1_UPDATE.ch1_dma_interr_set_reg ;
  input \GEN_CH1_UPDATE.ch1_dma_slverr_set_reg ;
  input \GEN_CH1_UPDATE.ch1_dma_decerr_set_reg ;
  input \GEN_CH1_UPDATE.ch1_updt_interr_set_reg ;
  input \GEN_CH1_UPDATE.ch1_updt_slverr_set_reg ;
  input \GEN_CH1_UPDATE.ch1_updt_decerr_set_reg ;
  input sg_ftch_error0;
  input \GEN_SYNC_WRITE.axi2ip_wrce_reg[4] ;
  input \GEN_SYNC_WRITE.axi2ip_wrce_reg[1] ;
  input \GEN_SYNC_WRITE.axi2ip_wrce_reg[1]_0 ;
  input [0:0]E;
  input [28:0]s_axi_lite_wdata;
  input \GEN_MM2S_DMA_CONTROL.mm2s_stop_reg ;
  input p_73_out;
  input p_52_out;
  input p_51_out;
  input p_50_out;
  input [2:0]p_2_out;
  input p_37_out;
  input [2:0]\GEN_SYNC_READ.axi2ip_rdaddr_reg[5] ;
  input \GNE_SYNC_RESET.scndry_resetn_reg_0 ;
  input \GNE_SYNC_RESET.scndry_resetn_reg_1 ;
  input p_16_out;
  input mm2s_stop_i;
  input mm2s_all_idle;
  input mm2s_halt_cmplt;
  input \dmacr_i_reg[2]_0 ;
  input soft_reset_d1;
  input [1:0]axi_dma_tstvec;
  input ch1_delay_cnt_en;
  input p_45_out;
  input [0:0]\GEN_CH1_FETCH.ch1_active_i_reg ;
  input [0:0]Q;
  input \GEN_INCLUDE_MM2S.ch1_thresh_count_reg[4] ;
  input [0:0]\GEN_INCLUDE_MM2S.ch1_thresh_count_reg[0]_1 ;
  input [25:0]\GEN_PNTR_FOR_CH1.ch1_fetch_address_i_reg[31]_0 ;
  input ch1_sg_idle;
  input ch1_nxtdesc_wren;
  input [0:0]CO;
  input queue_sinit;
  input p_15_out;
  input [0:0]\GEN_SYNC_WRITE.axi2ip_wrce_reg[0] ;
  input [25:0]\GEN_MM2S.queue_dout_valid_reg ;

  wire [0:0]CO;
  wire [0:0]E;
  wire [0:0]\GEN_CH1_FETCH.ch1_active_i_reg ;
  wire \GEN_CH1_UPDATE.ch1_dma_decerr_set_reg ;
  wire \GEN_CH1_UPDATE.ch1_dma_interr_set_reg ;
  wire \GEN_CH1_UPDATE.ch1_dma_slverr_set_reg ;
  wire \GEN_CH1_UPDATE.ch1_updt_decerr_set_reg ;
  wire \GEN_CH1_UPDATE.ch1_updt_interr_set_reg ;
  wire \GEN_CH1_UPDATE.ch1_updt_slverr_set_reg ;
  wire \GEN_DESC_REG_FOR_SG.error_pointer_set_reg_0 ;
  wire \GEN_DESC_REG_FOR_SG.error_pointer_set_reg_1 ;
  wire \GEN_INCLUDE_MM2S.GEN_CH1_DELAY_INTERRUPT.GEN_CH1_FAST_COUNTER.ch1_dly_fast_cnt[6]_i_6_n_0 ;
  wire [0:0]\GEN_INCLUDE_MM2S.GEN_CH1_DELAY_INTERRUPT.ch1_delay_count_reg[0] ;
  wire [0:0]\GEN_INCLUDE_MM2S.GEN_CH1_DELAY_INTERRUPT.ch1_dly_irq_set_i_reg ;
  wire [0:0]\GEN_INCLUDE_MM2S.ch1_thresh_count_reg[0] ;
  wire [0:0]\GEN_INCLUDE_MM2S.ch1_thresh_count_reg[0]_0 ;
  wire [0:0]\GEN_INCLUDE_MM2S.ch1_thresh_count_reg[0]_1 ;
  wire \GEN_INCLUDE_MM2S.ch1_thresh_count_reg[4] ;
  wire [25:0]\GEN_MM2S.queue_dout_valid_reg ;
  wire \GEN_MM2S_DMA_CONTROL.mm2s_stop_reg ;
  wire [25:0]\GEN_PNTR_FOR_CH1.ch1_fetch_address_i_reg[31] ;
  wire [25:0]\GEN_PNTR_FOR_CH1.ch1_fetch_address_i_reg[31]_0 ;
  wire \GEN_PNTR_FOR_CH1.ch1_sg_idle_i_2_n_0 ;
  wire [3:0]\GEN_PNTR_FOR_CH1.ch1_sg_idle_reg ;
  wire [2:0]\GEN_PNTR_FOR_CH1.ch1_sg_idle_reg_0 ;
  wire \GEN_PNTR_FOR_CH1.ch1_sg_idle_reg_1 ;
  wire [2:0]\GEN_SYNC_READ.axi2ip_rdaddr_reg[5] ;
  wire \GEN_SYNC_READ.s_axi_lite_rdata_reg[12] ;
  wire \GEN_SYNC_READ.s_axi_lite_rdata_reg[13] ;
  wire \GEN_SYNC_READ.s_axi_lite_rdata_reg[14] ;
  wire [25:0]\GEN_SYNC_READ.s_axi_lite_rdata_reg[31] ;
  wire [0:0]\GEN_SYNC_WRITE.axi2ip_wrce_reg[0] ;
  wire \GEN_SYNC_WRITE.axi2ip_wrce_reg[1] ;
  wire \GEN_SYNC_WRITE.axi2ip_wrce_reg[1]_0 ;
  wire \GEN_SYNC_WRITE.axi2ip_wrce_reg[4] ;
  wire [0:0]\GNE_SYNC_RESET.scndry_resetn_reg ;
  wire \GNE_SYNC_RESET.scndry_resetn_reg_0 ;
  wire \GNE_SYNC_RESET.scndry_resetn_reg_1 ;
  wire [0:0]Q;
  wire [1:0]S;
  wire [1:0]axi_dma_tstvec;
  wire ch1_delay_cnt_en;
  wire ch1_delay_zero__6;
  wire ch1_nxtdesc_wren;
  wire ch1_sg_idle;
  wire curdesc_lsb_i;
  wire data_concat1;
  wire dly_irq_reg_0;
  wire [0:0]dmacr_i;
  wire dmacr_i_reg0;
  wire \dmacr_i_reg[23]_0 ;
  wire \dmacr_i_reg[23]_1 ;
  wire \dmacr_i_reg[2]_0 ;
  wire \dmacr_i_reg_n_0_[12] ;
  wire \dmacr_i_reg_n_0_[13] ;
  wire \dmacr_i_reg_n_0_[14] ;
  wire err_irq_i_1_n_0;
  wire err_irq_reg_n_0;
  wire error_d1;
  wire error_d1_reg_0;
  wire error_d1_reg_1;
  wire error_d1_reg_2;
  wire error_pointer_set;
  wire idle_reg_0;
  wire idle_reg_1;
  wire introut04_out;
  wire introut_i_1_n_0;
  wire ioc_irq_reg_0;
  wire irqdelay_wren0;
  wire irqdelay_wren_i_2_n_0;
  wire irqdelay_wren_i_3_n_0;
  wire irqdelay_wren_i_4_n_0;
  wire irqdelay_wren_i_5_n_0;
  wire [14:0]irqdelay_wren_reg_0;
  wire irqthresh_wren0;
  wire irqthresh_wren_i_2_n_0;
  wire irqthresh_wren_i_3_n_0;
  wire irqthresh_wren_i_4_n_0;
  wire irqthresh_wren_i_5_n_0;
  wire m_axi_sg_aclk;
  wire mm2s_all_idle;
  wire [0:0]mm2s_cmd_wdata;
  wire mm2s_desc_flush;
  wire [2:0]mm2s_dmacr;
  wire mm2s_halt_cmplt;
  wire mm2s_halted_clr_reg;
  wire mm2s_halted_clr_reg_0;
  wire mm2s_halted_set0;
  wire mm2s_introut;
  wire mm2s_irqdelay_wren;
  wire mm2s_irqthresh_wren;
  wire mm2s_stop_i;
  wire p_11_out__2;
  wire p_13_out;
  wire p_15_out;
  wire p_16_out;
  wire [2:0]p_2_out;
  wire p_37_out;
  wire p_45_out;
  wire p_4_out__2;
  wire p_50_out;
  wire p_51_out;
  wire p_52_out;
  wire p_73_out;
  wire queue_sinit;
  wire [28:0]s_axi_lite_wdata;
  wire sg_ftch_error;
  wire sg_ftch_error0;
  wire sg_updt_error;
  wire sg_updt_error0;
  wire sg_updt_error_reg_0;
  wire sg_updt_error_reg_1;
  wire sg_updt_error_reg_2;
  wire soft_reset_d1;
  wire soft_reset_re0;
  wire soft_reset_re_reg;
  wire tailpntr_updated_d1;
  wire tailpntr_updated_d2;

  FDRE \GEN_DESC_REG_FOR_SG.GEN_TAILUPDATE_EQL32.tailpntr_updated_d1_reg 
       (.C(m_axi_sg_aclk),
        .CE(1'b1),
        .D(\GEN_SYNC_WRITE.axi2ip_wrce_reg[4] ),
        .Q(tailpntr_updated_d1),
        .R(1'b0));
  FDRE \GEN_DESC_REG_FOR_SG.GEN_TAILUPDATE_EQL32.tailpntr_updated_d2_reg 
       (.C(m_axi_sg_aclk),
        .CE(1'b1),
        .D(tailpntr_updated_d1),
        .Q(tailpntr_updated_d2),
        .R(\GNE_SYNC_RESET.scndry_resetn_reg ));
  LUT6 #(
    .INIT(64'h0F0F0F0F0F080808)) 
    \GEN_DESC_REG_FOR_SG.curdesc_lsb_i[31]_i_1 
       (.I0(\GEN_DESC_REG_FOR_SG.error_pointer_set_reg_0 ),
        .I1(p_2_out[1]),
        .I2(error_pointer_set),
        .I3(mm2s_halted_clr_reg),
        .I4(p_37_out),
        .I5(\GEN_DESC_REG_FOR_SG.error_pointer_set_reg_1 ),
        .O(curdesc_lsb_i));
  FDRE #(
    .INIT(1'b0)) 
    \GEN_DESC_REG_FOR_SG.curdesc_lsb_i_reg[10] 
       (.C(m_axi_sg_aclk),
        .CE(curdesc_lsb_i),
        .D(\GEN_MM2S.queue_dout_valid_reg [4]),
        .Q(\GEN_PNTR_FOR_CH1.ch1_fetch_address_i_reg[31] [4]),
        .R(\GNE_SYNC_RESET.scndry_resetn_reg ));
  FDRE #(
    .INIT(1'b0)) 
    \GEN_DESC_REG_FOR_SG.curdesc_lsb_i_reg[11] 
       (.C(m_axi_sg_aclk),
        .CE(curdesc_lsb_i),
        .D(\GEN_MM2S.queue_dout_valid_reg [5]),
        .Q(\GEN_PNTR_FOR_CH1.ch1_fetch_address_i_reg[31] [5]),
        .R(\GNE_SYNC_RESET.scndry_resetn_reg ));
  FDRE #(
    .INIT(1'b0)) 
    \GEN_DESC_REG_FOR_SG.curdesc_lsb_i_reg[12] 
       (.C(m_axi_sg_aclk),
        .CE(curdesc_lsb_i),
        .D(\GEN_MM2S.queue_dout_valid_reg [6]),
        .Q(\GEN_PNTR_FOR_CH1.ch1_fetch_address_i_reg[31] [6]),
        .R(\GNE_SYNC_RESET.scndry_resetn_reg ));
  FDRE #(
    .INIT(1'b0)) 
    \GEN_DESC_REG_FOR_SG.curdesc_lsb_i_reg[13] 
       (.C(m_axi_sg_aclk),
        .CE(curdesc_lsb_i),
        .D(\GEN_MM2S.queue_dout_valid_reg [7]),
        .Q(\GEN_PNTR_FOR_CH1.ch1_fetch_address_i_reg[31] [7]),
        .R(\GNE_SYNC_RESET.scndry_resetn_reg ));
  FDRE #(
    .INIT(1'b0)) 
    \GEN_DESC_REG_FOR_SG.curdesc_lsb_i_reg[14] 
       (.C(m_axi_sg_aclk),
        .CE(curdesc_lsb_i),
        .D(\GEN_MM2S.queue_dout_valid_reg [8]),
        .Q(\GEN_PNTR_FOR_CH1.ch1_fetch_address_i_reg[31] [8]),
        .R(\GNE_SYNC_RESET.scndry_resetn_reg ));
  FDRE #(
    .INIT(1'b0)) 
    \GEN_DESC_REG_FOR_SG.curdesc_lsb_i_reg[15] 
       (.C(m_axi_sg_aclk),
        .CE(curdesc_lsb_i),
        .D(\GEN_MM2S.queue_dout_valid_reg [9]),
        .Q(\GEN_PNTR_FOR_CH1.ch1_fetch_address_i_reg[31] [9]),
        .R(\GNE_SYNC_RESET.scndry_resetn_reg ));
  FDRE #(
    .INIT(1'b0)) 
    \GEN_DESC_REG_FOR_SG.curdesc_lsb_i_reg[16] 
       (.C(m_axi_sg_aclk),
        .CE(curdesc_lsb_i),
        .D(\GEN_MM2S.queue_dout_valid_reg [10]),
        .Q(\GEN_PNTR_FOR_CH1.ch1_fetch_address_i_reg[31] [10]),
        .R(\GNE_SYNC_RESET.scndry_resetn_reg ));
  FDRE #(
    .INIT(1'b0)) 
    \GEN_DESC_REG_FOR_SG.curdesc_lsb_i_reg[17] 
       (.C(m_axi_sg_aclk),
        .CE(curdesc_lsb_i),
        .D(\GEN_MM2S.queue_dout_valid_reg [11]),
        .Q(\GEN_PNTR_FOR_CH1.ch1_fetch_address_i_reg[31] [11]),
        .R(\GNE_SYNC_RESET.scndry_resetn_reg ));
  FDRE #(
    .INIT(1'b0)) 
    \GEN_DESC_REG_FOR_SG.curdesc_lsb_i_reg[18] 
       (.C(m_axi_sg_aclk),
        .CE(curdesc_lsb_i),
        .D(\GEN_MM2S.queue_dout_valid_reg [12]),
        .Q(\GEN_PNTR_FOR_CH1.ch1_fetch_address_i_reg[31] [12]),
        .R(\GNE_SYNC_RESET.scndry_resetn_reg ));
  FDRE #(
    .INIT(1'b0)) 
    \GEN_DESC_REG_FOR_SG.curdesc_lsb_i_reg[19] 
       (.C(m_axi_sg_aclk),
        .CE(curdesc_lsb_i),
        .D(\GEN_MM2S.queue_dout_valid_reg [13]),
        .Q(\GEN_PNTR_FOR_CH1.ch1_fetch_address_i_reg[31] [13]),
        .R(\GNE_SYNC_RESET.scndry_resetn_reg ));
  FDRE #(
    .INIT(1'b0)) 
    \GEN_DESC_REG_FOR_SG.curdesc_lsb_i_reg[20] 
       (.C(m_axi_sg_aclk),
        .CE(curdesc_lsb_i),
        .D(\GEN_MM2S.queue_dout_valid_reg [14]),
        .Q(\GEN_PNTR_FOR_CH1.ch1_fetch_address_i_reg[31] [14]),
        .R(\GNE_SYNC_RESET.scndry_resetn_reg ));
  FDRE #(
    .INIT(1'b0)) 
    \GEN_DESC_REG_FOR_SG.curdesc_lsb_i_reg[21] 
       (.C(m_axi_sg_aclk),
        .CE(curdesc_lsb_i),
        .D(\GEN_MM2S.queue_dout_valid_reg [15]),
        .Q(\GEN_PNTR_FOR_CH1.ch1_fetch_address_i_reg[31] [15]),
        .R(\GNE_SYNC_RESET.scndry_resetn_reg ));
  FDRE #(
    .INIT(1'b0)) 
    \GEN_DESC_REG_FOR_SG.curdesc_lsb_i_reg[22] 
       (.C(m_axi_sg_aclk),
        .CE(curdesc_lsb_i),
        .D(\GEN_MM2S.queue_dout_valid_reg [16]),
        .Q(\GEN_PNTR_FOR_CH1.ch1_fetch_address_i_reg[31] [16]),
        .R(\GNE_SYNC_RESET.scndry_resetn_reg ));
  FDRE #(
    .INIT(1'b0)) 
    \GEN_DESC_REG_FOR_SG.curdesc_lsb_i_reg[23] 
       (.C(m_axi_sg_aclk),
        .CE(curdesc_lsb_i),
        .D(\GEN_MM2S.queue_dout_valid_reg [17]),
        .Q(\GEN_PNTR_FOR_CH1.ch1_fetch_address_i_reg[31] [17]),
        .R(\GNE_SYNC_RESET.scndry_resetn_reg ));
  FDRE #(
    .INIT(1'b0)) 
    \GEN_DESC_REG_FOR_SG.curdesc_lsb_i_reg[24] 
       (.C(m_axi_sg_aclk),
        .CE(curdesc_lsb_i),
        .D(\GEN_MM2S.queue_dout_valid_reg [18]),
        .Q(\GEN_PNTR_FOR_CH1.ch1_fetch_address_i_reg[31] [18]),
        .R(\GNE_SYNC_RESET.scndry_resetn_reg ));
  FDRE #(
    .INIT(1'b0)) 
    \GEN_DESC_REG_FOR_SG.curdesc_lsb_i_reg[25] 
       (.C(m_axi_sg_aclk),
        .CE(curdesc_lsb_i),
        .D(\GEN_MM2S.queue_dout_valid_reg [19]),
        .Q(\GEN_PNTR_FOR_CH1.ch1_fetch_address_i_reg[31] [19]),
        .R(\GNE_SYNC_RESET.scndry_resetn_reg ));
  FDRE #(
    .INIT(1'b0)) 
    \GEN_DESC_REG_FOR_SG.curdesc_lsb_i_reg[26] 
       (.C(m_axi_sg_aclk),
        .CE(curdesc_lsb_i),
        .D(\GEN_MM2S.queue_dout_valid_reg [20]),
        .Q(\GEN_PNTR_FOR_CH1.ch1_fetch_address_i_reg[31] [20]),
        .R(\GNE_SYNC_RESET.scndry_resetn_reg ));
  FDRE #(
    .INIT(1'b0)) 
    \GEN_DESC_REG_FOR_SG.curdesc_lsb_i_reg[27] 
       (.C(m_axi_sg_aclk),
        .CE(curdesc_lsb_i),
        .D(\GEN_MM2S.queue_dout_valid_reg [21]),
        .Q(\GEN_PNTR_FOR_CH1.ch1_fetch_address_i_reg[31] [21]),
        .R(\GNE_SYNC_RESET.scndry_resetn_reg ));
  FDRE #(
    .INIT(1'b0)) 
    \GEN_DESC_REG_FOR_SG.curdesc_lsb_i_reg[28] 
       (.C(m_axi_sg_aclk),
        .CE(curdesc_lsb_i),
        .D(\GEN_MM2S.queue_dout_valid_reg [22]),
        .Q(\GEN_PNTR_FOR_CH1.ch1_fetch_address_i_reg[31] [22]),
        .R(\GNE_SYNC_RESET.scndry_resetn_reg ));
  FDRE #(
    .INIT(1'b0)) 
    \GEN_DESC_REG_FOR_SG.curdesc_lsb_i_reg[29] 
       (.C(m_axi_sg_aclk),
        .CE(curdesc_lsb_i),
        .D(\GEN_MM2S.queue_dout_valid_reg [23]),
        .Q(\GEN_PNTR_FOR_CH1.ch1_fetch_address_i_reg[31] [23]),
        .R(\GNE_SYNC_RESET.scndry_resetn_reg ));
  FDRE #(
    .INIT(1'b0)) 
    \GEN_DESC_REG_FOR_SG.curdesc_lsb_i_reg[30] 
       (.C(m_axi_sg_aclk),
        .CE(curdesc_lsb_i),
        .D(\GEN_MM2S.queue_dout_valid_reg [24]),
        .Q(\GEN_PNTR_FOR_CH1.ch1_fetch_address_i_reg[31] [24]),
        .R(\GNE_SYNC_RESET.scndry_resetn_reg ));
  FDRE #(
    .INIT(1'b0)) 
    \GEN_DESC_REG_FOR_SG.curdesc_lsb_i_reg[31] 
       (.C(m_axi_sg_aclk),
        .CE(curdesc_lsb_i),
        .D(\GEN_MM2S.queue_dout_valid_reg [25]),
        .Q(\GEN_PNTR_FOR_CH1.ch1_fetch_address_i_reg[31] [25]),
        .R(\GNE_SYNC_RESET.scndry_resetn_reg ));
  FDRE #(
    .INIT(1'b0)) 
    \GEN_DESC_REG_FOR_SG.curdesc_lsb_i_reg[6] 
       (.C(m_axi_sg_aclk),
        .CE(curdesc_lsb_i),
        .D(\GEN_MM2S.queue_dout_valid_reg [0]),
        .Q(\GEN_PNTR_FOR_CH1.ch1_fetch_address_i_reg[31] [0]),
        .R(\GNE_SYNC_RESET.scndry_resetn_reg ));
  FDRE #(
    .INIT(1'b0)) 
    \GEN_DESC_REG_FOR_SG.curdesc_lsb_i_reg[7] 
       (.C(m_axi_sg_aclk),
        .CE(curdesc_lsb_i),
        .D(\GEN_MM2S.queue_dout_valid_reg [1]),
        .Q(\GEN_PNTR_FOR_CH1.ch1_fetch_address_i_reg[31] [1]),
        .R(\GNE_SYNC_RESET.scndry_resetn_reg ));
  FDRE #(
    .INIT(1'b0)) 
    \GEN_DESC_REG_FOR_SG.curdesc_lsb_i_reg[8] 
       (.C(m_axi_sg_aclk),
        .CE(curdesc_lsb_i),
        .D(\GEN_MM2S.queue_dout_valid_reg [2]),
        .Q(\GEN_PNTR_FOR_CH1.ch1_fetch_address_i_reg[31] [2]),
        .R(\GNE_SYNC_RESET.scndry_resetn_reg ));
  FDRE #(
    .INIT(1'b0)) 
    \GEN_DESC_REG_FOR_SG.curdesc_lsb_i_reg[9] 
       (.C(m_axi_sg_aclk),
        .CE(curdesc_lsb_i),
        .D(\GEN_MM2S.queue_dout_valid_reg [3]),
        .Q(\GEN_PNTR_FOR_CH1.ch1_fetch_address_i_reg[31] [3]),
        .R(\GNE_SYNC_RESET.scndry_resetn_reg ));
  LUT2 #(
    .INIT(4'hE)) 
    \GEN_DESC_REG_FOR_SG.error_pointer_set_i_1 
       (.I0(sg_ftch_error),
        .I1(sg_updt_error),
        .O(\GEN_DESC_REG_FOR_SG.error_pointer_set_reg_1 ));
  FDRE #(
    .INIT(1'b0)) 
    \GEN_DESC_REG_FOR_SG.error_pointer_set_reg 
       (.C(m_axi_sg_aclk),
        .CE(curdesc_lsb_i),
        .D(\GEN_DESC_REG_FOR_SG.error_pointer_set_reg_1 ),
        .Q(error_pointer_set),
        .R(\GNE_SYNC_RESET.scndry_resetn_reg ));
  FDRE #(
    .INIT(1'b0)) 
    \GEN_DESC_REG_FOR_SG.taildesc_lsb_i_reg[10] 
       (.C(m_axi_sg_aclk),
        .CE(p_2_out[2]),
        .D(s_axi_lite_wdata[7]),
        .Q(\GEN_SYNC_READ.s_axi_lite_rdata_reg[31] [4]),
        .R(\GNE_SYNC_RESET.scndry_resetn_reg ));
  FDRE #(
    .INIT(1'b0)) 
    \GEN_DESC_REG_FOR_SG.taildesc_lsb_i_reg[11] 
       (.C(m_axi_sg_aclk),
        .CE(p_2_out[2]),
        .D(s_axi_lite_wdata[8]),
        .Q(\GEN_SYNC_READ.s_axi_lite_rdata_reg[31] [5]),
        .R(\GNE_SYNC_RESET.scndry_resetn_reg ));
  FDRE #(
    .INIT(1'b0)) 
    \GEN_DESC_REG_FOR_SG.taildesc_lsb_i_reg[12] 
       (.C(m_axi_sg_aclk),
        .CE(p_2_out[2]),
        .D(s_axi_lite_wdata[9]),
        .Q(\GEN_SYNC_READ.s_axi_lite_rdata_reg[31] [6]),
        .R(\GNE_SYNC_RESET.scndry_resetn_reg ));
  FDRE #(
    .INIT(1'b0)) 
    \GEN_DESC_REG_FOR_SG.taildesc_lsb_i_reg[13] 
       (.C(m_axi_sg_aclk),
        .CE(p_2_out[2]),
        .D(s_axi_lite_wdata[10]),
        .Q(\GEN_SYNC_READ.s_axi_lite_rdata_reg[31] [7]),
        .R(\GNE_SYNC_RESET.scndry_resetn_reg ));
  FDRE #(
    .INIT(1'b0)) 
    \GEN_DESC_REG_FOR_SG.taildesc_lsb_i_reg[14] 
       (.C(m_axi_sg_aclk),
        .CE(p_2_out[2]),
        .D(s_axi_lite_wdata[11]),
        .Q(\GEN_SYNC_READ.s_axi_lite_rdata_reg[31] [8]),
        .R(\GNE_SYNC_RESET.scndry_resetn_reg ));
  FDRE #(
    .INIT(1'b0)) 
    \GEN_DESC_REG_FOR_SG.taildesc_lsb_i_reg[15] 
       (.C(m_axi_sg_aclk),
        .CE(p_2_out[2]),
        .D(s_axi_lite_wdata[12]),
        .Q(\GEN_SYNC_READ.s_axi_lite_rdata_reg[31] [9]),
        .R(\GNE_SYNC_RESET.scndry_resetn_reg ));
  FDRE #(
    .INIT(1'b0)) 
    \GEN_DESC_REG_FOR_SG.taildesc_lsb_i_reg[16] 
       (.C(m_axi_sg_aclk),
        .CE(p_2_out[2]),
        .D(s_axi_lite_wdata[13]),
        .Q(\GEN_SYNC_READ.s_axi_lite_rdata_reg[31] [10]),
        .R(\GNE_SYNC_RESET.scndry_resetn_reg ));
  FDRE #(
    .INIT(1'b0)) 
    \GEN_DESC_REG_FOR_SG.taildesc_lsb_i_reg[17] 
       (.C(m_axi_sg_aclk),
        .CE(p_2_out[2]),
        .D(s_axi_lite_wdata[14]),
        .Q(\GEN_SYNC_READ.s_axi_lite_rdata_reg[31] [11]),
        .R(\GNE_SYNC_RESET.scndry_resetn_reg ));
  FDRE #(
    .INIT(1'b0)) 
    \GEN_DESC_REG_FOR_SG.taildesc_lsb_i_reg[18] 
       (.C(m_axi_sg_aclk),
        .CE(p_2_out[2]),
        .D(s_axi_lite_wdata[15]),
        .Q(\GEN_SYNC_READ.s_axi_lite_rdata_reg[31] [12]),
        .R(\GNE_SYNC_RESET.scndry_resetn_reg ));
  FDRE #(
    .INIT(1'b0)) 
    \GEN_DESC_REG_FOR_SG.taildesc_lsb_i_reg[19] 
       (.C(m_axi_sg_aclk),
        .CE(p_2_out[2]),
        .D(s_axi_lite_wdata[16]),
        .Q(\GEN_SYNC_READ.s_axi_lite_rdata_reg[31] [13]),
        .R(\GNE_SYNC_RESET.scndry_resetn_reg ));
  FDRE #(
    .INIT(1'b0)) 
    \GEN_DESC_REG_FOR_SG.taildesc_lsb_i_reg[20] 
       (.C(m_axi_sg_aclk),
        .CE(p_2_out[2]),
        .D(s_axi_lite_wdata[17]),
        .Q(\GEN_SYNC_READ.s_axi_lite_rdata_reg[31] [14]),
        .R(\GNE_SYNC_RESET.scndry_resetn_reg ));
  FDRE #(
    .INIT(1'b0)) 
    \GEN_DESC_REG_FOR_SG.taildesc_lsb_i_reg[21] 
       (.C(m_axi_sg_aclk),
        .CE(p_2_out[2]),
        .D(s_axi_lite_wdata[18]),
        .Q(\GEN_SYNC_READ.s_axi_lite_rdata_reg[31] [15]),
        .R(\GNE_SYNC_RESET.scndry_resetn_reg ));
  FDRE #(
    .INIT(1'b0)) 
    \GEN_DESC_REG_FOR_SG.taildesc_lsb_i_reg[22] 
       (.C(m_axi_sg_aclk),
        .CE(p_2_out[2]),
        .D(s_axi_lite_wdata[19]),
        .Q(\GEN_SYNC_READ.s_axi_lite_rdata_reg[31] [16]),
        .R(\GNE_SYNC_RESET.scndry_resetn_reg ));
  FDRE #(
    .INIT(1'b0)) 
    \GEN_DESC_REG_FOR_SG.taildesc_lsb_i_reg[23] 
       (.C(m_axi_sg_aclk),
        .CE(p_2_out[2]),
        .D(s_axi_lite_wdata[20]),
        .Q(\GEN_SYNC_READ.s_axi_lite_rdata_reg[31] [17]),
        .R(\GNE_SYNC_RESET.scndry_resetn_reg ));
  FDRE #(
    .INIT(1'b0)) 
    \GEN_DESC_REG_FOR_SG.taildesc_lsb_i_reg[24] 
       (.C(m_axi_sg_aclk),
        .CE(p_2_out[2]),
        .D(s_axi_lite_wdata[21]),
        .Q(\GEN_SYNC_READ.s_axi_lite_rdata_reg[31] [18]),
        .R(\GNE_SYNC_RESET.scndry_resetn_reg ));
  FDRE #(
    .INIT(1'b0)) 
    \GEN_DESC_REG_FOR_SG.taildesc_lsb_i_reg[25] 
       (.C(m_axi_sg_aclk),
        .CE(p_2_out[2]),
        .D(s_axi_lite_wdata[22]),
        .Q(\GEN_SYNC_READ.s_axi_lite_rdata_reg[31] [19]),
        .R(\GNE_SYNC_RESET.scndry_resetn_reg ));
  FDRE #(
    .INIT(1'b0)) 
    \GEN_DESC_REG_FOR_SG.taildesc_lsb_i_reg[26] 
       (.C(m_axi_sg_aclk),
        .CE(p_2_out[2]),
        .D(s_axi_lite_wdata[23]),
        .Q(\GEN_SYNC_READ.s_axi_lite_rdata_reg[31] [20]),
        .R(\GNE_SYNC_RESET.scndry_resetn_reg ));
  FDRE #(
    .INIT(1'b0)) 
    \GEN_DESC_REG_FOR_SG.taildesc_lsb_i_reg[27] 
       (.C(m_axi_sg_aclk),
        .CE(p_2_out[2]),
        .D(s_axi_lite_wdata[24]),
        .Q(\GEN_SYNC_READ.s_axi_lite_rdata_reg[31] [21]),
        .R(\GNE_SYNC_RESET.scndry_resetn_reg ));
  FDRE #(
    .INIT(1'b0)) 
    \GEN_DESC_REG_FOR_SG.taildesc_lsb_i_reg[28] 
       (.C(m_axi_sg_aclk),
        .CE(p_2_out[2]),
        .D(s_axi_lite_wdata[25]),
        .Q(\GEN_SYNC_READ.s_axi_lite_rdata_reg[31] [22]),
        .R(\GNE_SYNC_RESET.scndry_resetn_reg ));
  FDRE #(
    .INIT(1'b0)) 
    \GEN_DESC_REG_FOR_SG.taildesc_lsb_i_reg[29] 
       (.C(m_axi_sg_aclk),
        .CE(p_2_out[2]),
        .D(s_axi_lite_wdata[26]),
        .Q(\GEN_SYNC_READ.s_axi_lite_rdata_reg[31] [23]),
        .R(\GNE_SYNC_RESET.scndry_resetn_reg ));
  FDRE #(
    .INIT(1'b0)) 
    \GEN_DESC_REG_FOR_SG.taildesc_lsb_i_reg[30] 
       (.C(m_axi_sg_aclk),
        .CE(p_2_out[2]),
        .D(s_axi_lite_wdata[27]),
        .Q(\GEN_SYNC_READ.s_axi_lite_rdata_reg[31] [24]),
        .R(\GNE_SYNC_RESET.scndry_resetn_reg ));
  FDRE #(
    .INIT(1'b0)) 
    \GEN_DESC_REG_FOR_SG.taildesc_lsb_i_reg[31] 
       (.C(m_axi_sg_aclk),
        .CE(p_2_out[2]),
        .D(s_axi_lite_wdata[28]),
        .Q(\GEN_SYNC_READ.s_axi_lite_rdata_reg[31] [25]),
        .R(\GNE_SYNC_RESET.scndry_resetn_reg ));
  FDRE #(
    .INIT(1'b0)) 
    \GEN_DESC_REG_FOR_SG.taildesc_lsb_i_reg[6] 
       (.C(m_axi_sg_aclk),
        .CE(p_2_out[2]),
        .D(s_axi_lite_wdata[3]),
        .Q(\GEN_SYNC_READ.s_axi_lite_rdata_reg[31] [0]),
        .R(\GNE_SYNC_RESET.scndry_resetn_reg ));
  FDRE #(
    .INIT(1'b0)) 
    \GEN_DESC_REG_FOR_SG.taildesc_lsb_i_reg[7] 
       (.C(m_axi_sg_aclk),
        .CE(p_2_out[2]),
        .D(s_axi_lite_wdata[4]),
        .Q(\GEN_SYNC_READ.s_axi_lite_rdata_reg[31] [1]),
        .R(\GNE_SYNC_RESET.scndry_resetn_reg ));
  FDRE #(
    .INIT(1'b0)) 
    \GEN_DESC_REG_FOR_SG.taildesc_lsb_i_reg[8] 
       (.C(m_axi_sg_aclk),
        .CE(p_2_out[2]),
        .D(s_axi_lite_wdata[5]),
        .Q(\GEN_SYNC_READ.s_axi_lite_rdata_reg[31] [2]),
        .R(\GNE_SYNC_RESET.scndry_resetn_reg ));
  FDRE #(
    .INIT(1'b0)) 
    \GEN_DESC_REG_FOR_SG.taildesc_lsb_i_reg[9] 
       (.C(m_axi_sg_aclk),
        .CE(p_2_out[2]),
        .D(s_axi_lite_wdata[6]),
        .Q(\GEN_SYNC_READ.s_axi_lite_rdata_reg[31] [3]),
        .R(\GNE_SYNC_RESET.scndry_resetn_reg ));
  (* SOFT_HLUTNM = "soft_lutpair145" *) 
  LUT4 #(
    .INIT(16'hFFEF)) 
    \GEN_INCLUDE_MM2S.GEN_CH1_DELAY_INTERRUPT.GEN_CH1_FAST_COUNTER.ch1_dly_fast_cnt[6]_i_1 
       (.I0(p_4_out__2),
        .I1(axi_dma_tstvec[0]),
        .I2(ch1_delay_cnt_en),
        .I3(mm2s_irqdelay_wren),
        .O(\GEN_INCLUDE_MM2S.GEN_CH1_DELAY_INTERRUPT.ch1_dly_irq_set_i_reg ));
  LUT6 #(
    .INIT(64'hFFFFFFFFFFFFFF1F)) 
    \GEN_INCLUDE_MM2S.GEN_CH1_DELAY_INTERRUPT.GEN_CH1_FAST_COUNTER.ch1_dly_fast_cnt[6]_i_3 
       (.I0(\GNE_SYNC_RESET.scndry_resetn_reg_0 ),
        .I1(\GNE_SYNC_RESET.scndry_resetn_reg_1 ),
        .I2(mm2s_halted_clr_reg),
        .I3(dly_irq_reg_0),
        .I4(p_45_out),
        .I5(ch1_delay_zero__6),
        .O(p_4_out__2));
  LUT5 #(
    .INIT(32'h00010000)) 
    \GEN_INCLUDE_MM2S.GEN_CH1_DELAY_INTERRUPT.GEN_CH1_FAST_COUNTER.ch1_dly_fast_cnt[6]_i_5 
       (.I0(irqdelay_wren_reg_0[11]),
        .I1(irqdelay_wren_reg_0[12]),
        .I2(irqdelay_wren_reg_0[13]),
        .I3(irqdelay_wren_reg_0[14]),
        .I4(\GEN_INCLUDE_MM2S.GEN_CH1_DELAY_INTERRUPT.GEN_CH1_FAST_COUNTER.ch1_dly_fast_cnt[6]_i_6_n_0 ),
        .O(ch1_delay_zero__6));
  LUT4 #(
    .INIT(16'h0001)) 
    \GEN_INCLUDE_MM2S.GEN_CH1_DELAY_INTERRUPT.GEN_CH1_FAST_COUNTER.ch1_dly_fast_cnt[6]_i_6 
       (.I0(irqdelay_wren_reg_0[8]),
        .I1(irqdelay_wren_reg_0[7]),
        .I2(irqdelay_wren_reg_0[10]),
        .I3(irqdelay_wren_reg_0[9]),
        .O(\GEN_INCLUDE_MM2S.GEN_CH1_DELAY_INTERRUPT.GEN_CH1_FAST_COUNTER.ch1_dly_fast_cnt[6]_i_6_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair145" *) 
  LUT5 #(
    .INIT(32'hFFFFFFEF)) 
    \GEN_INCLUDE_MM2S.GEN_CH1_DELAY_INTERRUPT.ch1_delay_count[7]_i_1 
       (.I0(p_4_out__2),
        .I1(axi_dma_tstvec[0]),
        .I2(ch1_delay_cnt_en),
        .I3(mm2s_irqdelay_wren),
        .I4(p_15_out),
        .O(\GEN_INCLUDE_MM2S.GEN_CH1_DELAY_INTERRUPT.ch1_delay_count_reg[0] ));
  LUT6 #(
    .INIT(64'hAAA8A8A8AAABABAB)) 
    \GEN_INCLUDE_MM2S.ch1_thresh_count[0]_i_1 
       (.I0(mm2s_dmacr[2]),
        .I1(\GEN_INCLUDE_MM2S.ch1_thresh_count_reg[4] ),
        .I2(mm2s_irqthresh_wren),
        .I3(p_45_out),
        .I4(\dmacr_i_reg_n_0_[13] ),
        .I5(\GEN_INCLUDE_MM2S.ch1_thresh_count_reg[0]_1 ),
        .O(\GEN_INCLUDE_MM2S.ch1_thresh_count_reg[0] ));
  (* SOFT_HLUTNM = "soft_lutpair146" *) 
  LUT4 #(
    .INIT(16'hFFEA)) 
    \GEN_INCLUDE_MM2S.ch1_thresh_count[7]_i_1 
       (.I0(mm2s_irqthresh_wren),
        .I1(p_45_out),
        .I2(\dmacr_i_reg_n_0_[13] ),
        .I3(axi_dma_tstvec[1]),
        .O(\GEN_INCLUDE_MM2S.ch1_thresh_count_reg[0]_0 ));
  (* SOFT_HLUTNM = "soft_lutpair146" *) 
  LUT3 #(
    .INIT(8'hF8)) 
    \GEN_INCLUDE_MM2S.ch1_thresh_count[7]_i_4 
       (.I0(\dmacr_i_reg_n_0_[13] ),
        .I1(p_45_out),
        .I2(mm2s_irqthresh_wren),
        .O(p_11_out__2));
  LUT6 #(
    .INIT(64'hFFFFFFFF3222FFFF)) 
    \GEN_PNTR_FOR_CH1.ch1_sg_idle_i_1 
       (.I0(ch1_sg_idle),
        .I1(\GEN_PNTR_FOR_CH1.ch1_sg_idle_i_2_n_0 ),
        .I2(ch1_nxtdesc_wren),
        .I3(CO),
        .I4(mm2s_halted_clr_reg),
        .I5(queue_sinit),
        .O(\GEN_PNTR_FOR_CH1.ch1_sg_idle_reg_1 ));
  LUT2 #(
    .INIT(4'h2)) 
    \GEN_PNTR_FOR_CH1.ch1_sg_idle_i_2 
       (.I0(tailpntr_updated_d1),
        .I1(tailpntr_updated_d2),
        .O(\GEN_PNTR_FOR_CH1.ch1_sg_idle_i_2_n_0 ));
  LUT3 #(
    .INIT(8'h47)) 
    \GEN_STALE_DESC_CHECK.ftch_stale_desc_i_2 
       (.I0(mm2s_dmacr[1]),
        .I1(\GEN_CH1_FETCH.ch1_active_i_reg ),
        .I2(Q),
        .O(data_concat1));
  (* SOFT_HLUTNM = "soft_lutpair148" *) 
  LUT3 #(
    .INIT(8'hF1)) 
    \GEN_STALE_DESC_CHECK.ftch_stale_desc_i_4 
       (.I0(mm2s_halted_clr_reg),
        .I1(p_16_out),
        .I2(mm2s_stop_i),
        .O(mm2s_desc_flush));
  LUT6 #(
    .INIT(64'h0000000000CCF0AA)) 
    \GEN_SYNC_READ.s_axi_lite_rdata[12]_i_4 
       (.I0(\dmacr_i_reg_n_0_[12] ),
        .I1(ioc_irq_reg_0),
        .I2(\GEN_PNTR_FOR_CH1.ch1_fetch_address_i_reg[31] [6]),
        .I3(\GEN_SYNC_READ.axi2ip_rdaddr_reg[5] [1]),
        .I4(\GEN_SYNC_READ.axi2ip_rdaddr_reg[5] [0]),
        .I5(\GEN_SYNC_READ.axi2ip_rdaddr_reg[5] [2]),
        .O(\GEN_SYNC_READ.s_axi_lite_rdata_reg[12] ));
  LUT6 #(
    .INIT(64'h0000000000CCF0AA)) 
    \GEN_SYNC_READ.s_axi_lite_rdata[13]_i_4 
       (.I0(\dmacr_i_reg_n_0_[13] ),
        .I1(dly_irq_reg_0),
        .I2(\GEN_PNTR_FOR_CH1.ch1_fetch_address_i_reg[31] [7]),
        .I3(\GEN_SYNC_READ.axi2ip_rdaddr_reg[5] [1]),
        .I4(\GEN_SYNC_READ.axi2ip_rdaddr_reg[5] [0]),
        .I5(\GEN_SYNC_READ.axi2ip_rdaddr_reg[5] [2]),
        .O(\GEN_SYNC_READ.s_axi_lite_rdata_reg[13] ));
  LUT6 #(
    .INIT(64'h0000000000CCF0AA)) 
    \GEN_SYNC_READ.s_axi_lite_rdata[14]_i_4 
       (.I0(\dmacr_i_reg_n_0_[14] ),
        .I1(err_irq_reg_n_0),
        .I2(\GEN_PNTR_FOR_CH1.ch1_fetch_address_i_reg[31] [8]),
        .I3(\GEN_SYNC_READ.axi2ip_rdaddr_reg[5] [1]),
        .I4(\GEN_SYNC_READ.axi2ip_rdaddr_reg[5] [0]),
        .I5(\GEN_SYNC_READ.axi2ip_rdaddr_reg[5] [2]),
        .O(\GEN_SYNC_READ.s_axi_lite_rdata_reg[14] ));
  LUT1 #(
    .INIT(2'h1)) 
    \USE_SINGLE_REG.sig_regfifo_dout_reg[23]_i_1 
       (.I0(mm2s_dmacr[0]),
        .O(mm2s_cmd_wdata));
  FDRE #(
    .INIT(1'b0)) 
    dly_irq_reg
       (.C(m_axi_sg_aclk),
        .CE(1'b1),
        .D(\GEN_SYNC_WRITE.axi2ip_wrce_reg[1]_0 ),
        .Q(dly_irq_reg_0),
        .R(\GNE_SYNC_RESET.scndry_resetn_reg ));
  FDRE #(
    .INIT(1'b0)) 
    dma_decerr_reg
       (.C(m_axi_sg_aclk),
        .CE(1'b1),
        .D(\GEN_CH1_UPDATE.ch1_dma_decerr_set_reg ),
        .Q(sg_updt_error_reg_2),
        .R(\GNE_SYNC_RESET.scndry_resetn_reg ));
  FDRE #(
    .INIT(1'b0)) 
    dma_interr_reg
       (.C(m_axi_sg_aclk),
        .CE(1'b1),
        .D(\GEN_CH1_UPDATE.ch1_dma_interr_set_reg ),
        .Q(sg_updt_error_reg_0),
        .R(\GNE_SYNC_RESET.scndry_resetn_reg ));
  FDRE #(
    .INIT(1'b0)) 
    dma_slverr_reg
       (.C(m_axi_sg_aclk),
        .CE(1'b1),
        .D(\GEN_CH1_UPDATE.ch1_dma_slverr_set_reg ),
        .Q(sg_updt_error_reg_1),
        .R(\GNE_SYNC_RESET.scndry_resetn_reg ));
  LUT6 #(
    .INIT(64'h0000000044400040)) 
    \dmacr_i[0]_i_1 
       (.I0(p_13_out),
        .I1(\GEN_MM2S_DMA_CONTROL.mm2s_stop_reg ),
        .I2(mm2s_halted_clr_reg),
        .I3(E),
        .I4(s_axi_lite_wdata[0]),
        .I5(p_73_out),
        .O(dmacr_i_reg0));
  (* SOFT_HLUTNM = "soft_lutpair147" *) 
  LUT3 #(
    .INIT(8'h01)) 
    \dmacr_i[23]_i_2 
       (.I0(s_axi_lite_wdata[15]),
        .I1(s_axi_lite_wdata[14]),
        .I2(s_axi_lite_wdata[13]),
        .O(\dmacr_i_reg[23]_0 ));
  LUT4 #(
    .INIT(16'h0001)) 
    \dmacr_i[23]_i_3 
       (.I0(s_axi_lite_wdata[19]),
        .I1(s_axi_lite_wdata[18]),
        .I2(s_axi_lite_wdata[17]),
        .I3(s_axi_lite_wdata[16]),
        .O(\dmacr_i_reg[23]_1 ));
  FDRE #(
    .INIT(1'b0)) 
    \dmacr_i_reg[0] 
       (.C(m_axi_sg_aclk),
        .CE(1'b1),
        .D(dmacr_i_reg0),
        .Q(mm2s_halted_clr_reg),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \dmacr_i_reg[12] 
       (.C(m_axi_sg_aclk),
        .CE(E),
        .D(s_axi_lite_wdata[9]),
        .Q(\dmacr_i_reg_n_0_[12] ),
        .R(\GNE_SYNC_RESET.scndry_resetn_reg ));
  FDRE #(
    .INIT(1'b0)) 
    \dmacr_i_reg[13] 
       (.C(m_axi_sg_aclk),
        .CE(E),
        .D(s_axi_lite_wdata[10]),
        .Q(\dmacr_i_reg_n_0_[13] ),
        .R(\GNE_SYNC_RESET.scndry_resetn_reg ));
  FDRE #(
    .INIT(1'b0)) 
    \dmacr_i_reg[14] 
       (.C(m_axi_sg_aclk),
        .CE(E),
        .D(s_axi_lite_wdata[11]),
        .Q(\dmacr_i_reg_n_0_[14] ),
        .R(\GNE_SYNC_RESET.scndry_resetn_reg ));
  FDSE #(
    .INIT(1'b0)) 
    \dmacr_i_reg[16] 
       (.C(m_axi_sg_aclk),
        .CE(E),
        .D(s_axi_lite_wdata[13]),
        .Q(mm2s_dmacr[2]),
        .S(\GEN_SYNC_WRITE.axi2ip_wrce_reg[0] ));
  FDRE #(
    .INIT(1'b0)) 
    \dmacr_i_reg[17] 
       (.C(m_axi_sg_aclk),
        .CE(E),
        .D(s_axi_lite_wdata[14]),
        .Q(irqdelay_wren_reg_0[0]),
        .R(\GEN_SYNC_WRITE.axi2ip_wrce_reg[0] ));
  FDRE #(
    .INIT(1'b0)) 
    \dmacr_i_reg[18] 
       (.C(m_axi_sg_aclk),
        .CE(E),
        .D(s_axi_lite_wdata[15]),
        .Q(irqdelay_wren_reg_0[1]),
        .R(\GEN_SYNC_WRITE.axi2ip_wrce_reg[0] ));
  FDRE #(
    .INIT(1'b0)) 
    \dmacr_i_reg[19] 
       (.C(m_axi_sg_aclk),
        .CE(E),
        .D(s_axi_lite_wdata[16]),
        .Q(irqdelay_wren_reg_0[2]),
        .R(\GEN_SYNC_WRITE.axi2ip_wrce_reg[0] ));
  FDRE #(
    .INIT(1'b0)) 
    \dmacr_i_reg[20] 
       (.C(m_axi_sg_aclk),
        .CE(E),
        .D(s_axi_lite_wdata[17]),
        .Q(irqdelay_wren_reg_0[3]),
        .R(\GEN_SYNC_WRITE.axi2ip_wrce_reg[0] ));
  FDRE #(
    .INIT(1'b0)) 
    \dmacr_i_reg[21] 
       (.C(m_axi_sg_aclk),
        .CE(E),
        .D(s_axi_lite_wdata[18]),
        .Q(irqdelay_wren_reg_0[4]),
        .R(\GEN_SYNC_WRITE.axi2ip_wrce_reg[0] ));
  FDRE #(
    .INIT(1'b0)) 
    \dmacr_i_reg[22] 
       (.C(m_axi_sg_aclk),
        .CE(E),
        .D(s_axi_lite_wdata[19]),
        .Q(irqdelay_wren_reg_0[5]),
        .R(\GEN_SYNC_WRITE.axi2ip_wrce_reg[0] ));
  FDRE #(
    .INIT(1'b0)) 
    \dmacr_i_reg[23] 
       (.C(m_axi_sg_aclk),
        .CE(E),
        .D(s_axi_lite_wdata[20]),
        .Q(irqdelay_wren_reg_0[6]),
        .R(\GEN_SYNC_WRITE.axi2ip_wrce_reg[0] ));
  FDRE #(
    .INIT(1'b0)) 
    \dmacr_i_reg[24] 
       (.C(m_axi_sg_aclk),
        .CE(E),
        .D(s_axi_lite_wdata[21]),
        .Q(irqdelay_wren_reg_0[7]),
        .R(\GNE_SYNC_RESET.scndry_resetn_reg ));
  FDRE #(
    .INIT(1'b0)) 
    \dmacr_i_reg[25] 
       (.C(m_axi_sg_aclk),
        .CE(E),
        .D(s_axi_lite_wdata[22]),
        .Q(irqdelay_wren_reg_0[8]),
        .R(\GNE_SYNC_RESET.scndry_resetn_reg ));
  FDRE #(
    .INIT(1'b0)) 
    \dmacr_i_reg[26] 
       (.C(m_axi_sg_aclk),
        .CE(E),
        .D(s_axi_lite_wdata[23]),
        .Q(irqdelay_wren_reg_0[9]),
        .R(\GNE_SYNC_RESET.scndry_resetn_reg ));
  FDRE #(
    .INIT(1'b0)) 
    \dmacr_i_reg[27] 
       (.C(m_axi_sg_aclk),
        .CE(E),
        .D(s_axi_lite_wdata[24]),
        .Q(irqdelay_wren_reg_0[10]),
        .R(\GNE_SYNC_RESET.scndry_resetn_reg ));
  FDRE #(
    .INIT(1'b0)) 
    \dmacr_i_reg[28] 
       (.C(m_axi_sg_aclk),
        .CE(E),
        .D(s_axi_lite_wdata[25]),
        .Q(irqdelay_wren_reg_0[11]),
        .R(\GNE_SYNC_RESET.scndry_resetn_reg ));
  FDRE #(
    .INIT(1'b0)) 
    \dmacr_i_reg[29] 
       (.C(m_axi_sg_aclk),
        .CE(E),
        .D(s_axi_lite_wdata[26]),
        .Q(irqdelay_wren_reg_0[12]),
        .R(\GNE_SYNC_RESET.scndry_resetn_reg ));
  FDRE #(
    .INIT(1'b0)) 
    \dmacr_i_reg[2] 
       (.C(m_axi_sg_aclk),
        .CE(1'b1),
        .D(dmacr_i),
        .Q(soft_reset_re_reg),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \dmacr_i_reg[30] 
       (.C(m_axi_sg_aclk),
        .CE(E),
        .D(s_axi_lite_wdata[27]),
        .Q(irqdelay_wren_reg_0[13]),
        .R(\GNE_SYNC_RESET.scndry_resetn_reg ));
  FDRE #(
    .INIT(1'b0)) 
    \dmacr_i_reg[31] 
       (.C(m_axi_sg_aclk),
        .CE(E),
        .D(s_axi_lite_wdata[28]),
        .Q(irqdelay_wren_reg_0[14]),
        .R(\GNE_SYNC_RESET.scndry_resetn_reg ));
  FDRE #(
    .INIT(1'b0)) 
    \dmacr_i_reg[3] 
       (.C(m_axi_sg_aclk),
        .CE(E),
        .D(s_axi_lite_wdata[1]),
        .Q(mm2s_dmacr[0]),
        .R(\GNE_SYNC_RESET.scndry_resetn_reg ));
  FDRE #(
    .INIT(1'b0)) 
    \dmacr_i_reg[4] 
       (.C(m_axi_sg_aclk),
        .CE(E),
        .D(s_axi_lite_wdata[2]),
        .Q(mm2s_dmacr[1]),
        .R(\GNE_SYNC_RESET.scndry_resetn_reg ));
  LUT5 #(
    .INIT(32'h5DFF0C0C)) 
    err_irq_i_1
       (.I0(s_axi_lite_wdata[11]),
        .I1(p_13_out),
        .I2(error_d1),
        .I3(p_2_out[0]),
        .I4(err_irq_reg_n_0),
        .O(err_irq_i_1_n_0));
  FDRE #(
    .INIT(1'b0)) 
    err_irq_reg
       (.C(m_axi_sg_aclk),
        .CE(1'b1),
        .D(err_irq_i_1_n_0),
        .Q(err_irq_reg_n_0),
        .R(\GNE_SYNC_RESET.scndry_resetn_reg ));
  LUT6 #(
    .INIT(64'hFFFFFFFFFFFFFFFE)) 
    error_d1_i_1
       (.I0(sg_updt_error_reg_2),
        .I1(error_d1_reg_2),
        .I2(sg_updt_error_reg_1),
        .I3(sg_updt_error_reg_0),
        .I4(error_d1_reg_1),
        .I5(error_d1_reg_0),
        .O(p_13_out));
  FDRE #(
    .INIT(1'b0)) 
    error_d1_reg
       (.C(m_axi_sg_aclk),
        .CE(1'b1),
        .D(p_13_out),
        .Q(error_d1),
        .R(\GNE_SYNC_RESET.scndry_resetn_reg ));
  FDRE #(
    .INIT(1'b0)) 
    halted_reg
       (.C(m_axi_sg_aclk),
        .CE(1'b1),
        .D(mm2s_halted_clr_reg_0),
        .Q(\GEN_DESC_REG_FOR_SG.error_pointer_set_reg_0 ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    idle_reg
       (.C(m_axi_sg_aclk),
        .CE(1'b1),
        .D(idle_reg_1),
        .Q(idle_reg_0),
        .R(1'b0));
  LUT4 #(
    .INIT(16'h00A8)) 
    introut_i_1
       (.I0(introut04_out),
        .I1(\GNE_SYNC_RESET.scndry_resetn_reg_0 ),
        .I2(\GNE_SYNC_RESET.scndry_resetn_reg_1 ),
        .I3(soft_reset_re_reg),
        .O(introut_i_1_n_0));
  LUT6 #(
    .INIT(64'hFFFFF888F888F888)) 
    introut_i_2
       (.I0(ioc_irq_reg_0),
        .I1(\dmacr_i_reg_n_0_[12] ),
        .I2(err_irq_reg_n_0),
        .I3(\dmacr_i_reg_n_0_[14] ),
        .I4(\dmacr_i_reg_n_0_[13] ),
        .I5(dly_irq_reg_0),
        .O(introut04_out));
  FDRE introut_reg
       (.C(m_axi_sg_aclk),
        .CE(1'b1),
        .D(introut_i_1_n_0),
        .Q(mm2s_introut),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    ioc_irq_reg
       (.C(m_axi_sg_aclk),
        .CE(1'b1),
        .D(\GEN_SYNC_WRITE.axi2ip_wrce_reg[1] ),
        .Q(ioc_irq_reg_0),
        .R(\GNE_SYNC_RESET.scndry_resetn_reg ));
  LUT5 #(
    .INIT(32'hAAAAAAA8)) 
    irqdelay_wren_i_1
       (.I0(E),
        .I1(irqdelay_wren_i_2_n_0),
        .I2(irqdelay_wren_i_3_n_0),
        .I3(irqdelay_wren_i_4_n_0),
        .I4(irqdelay_wren_i_5_n_0),
        .O(irqdelay_wren0));
  LUT4 #(
    .INIT(16'h6FF6)) 
    irqdelay_wren_i_2
       (.I0(irqdelay_wren_reg_0[8]),
        .I1(s_axi_lite_wdata[22]),
        .I2(irqdelay_wren_reg_0[7]),
        .I3(s_axi_lite_wdata[21]),
        .O(irqdelay_wren_i_2_n_0));
  LUT4 #(
    .INIT(16'h6FF6)) 
    irqdelay_wren_i_3
       (.I0(irqdelay_wren_reg_0[14]),
        .I1(s_axi_lite_wdata[28]),
        .I2(irqdelay_wren_reg_0[13]),
        .I3(s_axi_lite_wdata[27]),
        .O(irqdelay_wren_i_3_n_0));
  LUT4 #(
    .INIT(16'h6FF6)) 
    irqdelay_wren_i_4
       (.I0(irqdelay_wren_reg_0[12]),
        .I1(s_axi_lite_wdata[26]),
        .I2(irqdelay_wren_reg_0[11]),
        .I3(s_axi_lite_wdata[25]),
        .O(irqdelay_wren_i_4_n_0));
  LUT4 #(
    .INIT(16'h6FF6)) 
    irqdelay_wren_i_5
       (.I0(irqdelay_wren_reg_0[10]),
        .I1(s_axi_lite_wdata[24]),
        .I2(irqdelay_wren_reg_0[9]),
        .I3(s_axi_lite_wdata[23]),
        .O(irqdelay_wren_i_5_n_0));
  FDRE irqdelay_wren_reg
       (.C(m_axi_sg_aclk),
        .CE(1'b1),
        .D(irqdelay_wren0),
        .Q(mm2s_irqdelay_wren),
        .R(\GNE_SYNC_RESET.scndry_resetn_reg ));
  LUT5 #(
    .INIT(32'hAAAAAAA8)) 
    irqthresh_wren_i_1
       (.I0(E),
        .I1(irqthresh_wren_i_2_n_0),
        .I2(irqthresh_wren_i_3_n_0),
        .I3(irqthresh_wren_i_4_n_0),
        .I4(irqthresh_wren_i_5_n_0),
        .O(irqthresh_wren0));
  (* SOFT_HLUTNM = "soft_lutpair147" *) 
  LUT4 #(
    .INIT(16'h6FF6)) 
    irqthresh_wren_i_2
       (.I0(irqdelay_wren_reg_0[0]),
        .I1(s_axi_lite_wdata[14]),
        .I2(mm2s_dmacr[2]),
        .I3(s_axi_lite_wdata[13]),
        .O(irqthresh_wren_i_2_n_0));
  LUT4 #(
    .INIT(16'h6FF6)) 
    irqthresh_wren_i_3
       (.I0(irqdelay_wren_reg_0[6]),
        .I1(s_axi_lite_wdata[20]),
        .I2(irqdelay_wren_reg_0[5]),
        .I3(s_axi_lite_wdata[19]),
        .O(irqthresh_wren_i_3_n_0));
  LUT4 #(
    .INIT(16'h6FF6)) 
    irqthresh_wren_i_4
       (.I0(irqdelay_wren_reg_0[4]),
        .I1(s_axi_lite_wdata[18]),
        .I2(irqdelay_wren_reg_0[3]),
        .I3(s_axi_lite_wdata[17]),
        .O(irqthresh_wren_i_4_n_0));
  LUT4 #(
    .INIT(16'h6FF6)) 
    irqthresh_wren_i_5
       (.I0(irqdelay_wren_reg_0[2]),
        .I1(s_axi_lite_wdata[16]),
        .I2(irqdelay_wren_reg_0[1]),
        .I3(s_axi_lite_wdata[15]),
        .O(irqthresh_wren_i_5_n_0));
  FDRE irqthresh_wren_reg
       (.C(m_axi_sg_aclk),
        .CE(1'b1),
        .D(irqthresh_wren0),
        .Q(mm2s_irqthresh_wren),
        .R(\GNE_SYNC_RESET.scndry_resetn_reg ));
  (* SOFT_HLUTNM = "soft_lutpair148" *) 
  LUT4 #(
    .INIT(16'h4404)) 
    mm2s_halted_set_i_1
       (.I0(mm2s_halted_clr_reg),
        .I1(mm2s_all_idle),
        .I2(mm2s_stop_i),
        .I3(mm2s_halt_cmplt),
        .O(mm2s_halted_set0));
  LUT6 #(
    .INIT(64'h9009000000009009)) 
    p_1_out_carry__0_i_1
       (.I0(\GEN_SYNC_READ.s_axi_lite_rdata_reg[31] [16]),
        .I1(\GEN_PNTR_FOR_CH1.ch1_fetch_address_i_reg[31]_0 [16]),
        .I2(\GEN_SYNC_READ.s_axi_lite_rdata_reg[31] [15]),
        .I3(\GEN_PNTR_FOR_CH1.ch1_fetch_address_i_reg[31]_0 [15]),
        .I4(\GEN_PNTR_FOR_CH1.ch1_fetch_address_i_reg[31]_0 [17]),
        .I5(\GEN_SYNC_READ.s_axi_lite_rdata_reg[31] [17]),
        .O(\GEN_PNTR_FOR_CH1.ch1_sg_idle_reg [3]));
  LUT6 #(
    .INIT(64'h9009000000009009)) 
    p_1_out_carry__0_i_2
       (.I0(\GEN_SYNC_READ.s_axi_lite_rdata_reg[31] [13]),
        .I1(\GEN_PNTR_FOR_CH1.ch1_fetch_address_i_reg[31]_0 [13]),
        .I2(\GEN_SYNC_READ.s_axi_lite_rdata_reg[31] [12]),
        .I3(\GEN_PNTR_FOR_CH1.ch1_fetch_address_i_reg[31]_0 [12]),
        .I4(\GEN_PNTR_FOR_CH1.ch1_fetch_address_i_reg[31]_0 [14]),
        .I5(\GEN_SYNC_READ.s_axi_lite_rdata_reg[31] [14]),
        .O(\GEN_PNTR_FOR_CH1.ch1_sg_idle_reg [2]));
  LUT6 #(
    .INIT(64'h9009000000009009)) 
    p_1_out_carry__0_i_3
       (.I0(\GEN_SYNC_READ.s_axi_lite_rdata_reg[31] [10]),
        .I1(\GEN_PNTR_FOR_CH1.ch1_fetch_address_i_reg[31]_0 [10]),
        .I2(\GEN_SYNC_READ.s_axi_lite_rdata_reg[31] [9]),
        .I3(\GEN_PNTR_FOR_CH1.ch1_fetch_address_i_reg[31]_0 [9]),
        .I4(\GEN_PNTR_FOR_CH1.ch1_fetch_address_i_reg[31]_0 [11]),
        .I5(\GEN_SYNC_READ.s_axi_lite_rdata_reg[31] [11]),
        .O(\GEN_PNTR_FOR_CH1.ch1_sg_idle_reg [1]));
  LUT6 #(
    .INIT(64'h9009000000009009)) 
    p_1_out_carry__0_i_4
       (.I0(\GEN_SYNC_READ.s_axi_lite_rdata_reg[31] [7]),
        .I1(\GEN_PNTR_FOR_CH1.ch1_fetch_address_i_reg[31]_0 [7]),
        .I2(\GEN_SYNC_READ.s_axi_lite_rdata_reg[31] [6]),
        .I3(\GEN_PNTR_FOR_CH1.ch1_fetch_address_i_reg[31]_0 [6]),
        .I4(\GEN_PNTR_FOR_CH1.ch1_fetch_address_i_reg[31]_0 [8]),
        .I5(\GEN_SYNC_READ.s_axi_lite_rdata_reg[31] [8]),
        .O(\GEN_PNTR_FOR_CH1.ch1_sg_idle_reg [0]));
  LUT4 #(
    .INIT(16'h9009)) 
    p_1_out_carry__1_i_1
       (.I0(\GEN_SYNC_READ.s_axi_lite_rdata_reg[31] [24]),
        .I1(\GEN_PNTR_FOR_CH1.ch1_fetch_address_i_reg[31]_0 [24]),
        .I2(\GEN_SYNC_READ.s_axi_lite_rdata_reg[31] [25]),
        .I3(\GEN_PNTR_FOR_CH1.ch1_fetch_address_i_reg[31]_0 [25]),
        .O(\GEN_PNTR_FOR_CH1.ch1_sg_idle_reg_0 [2]));
  LUT6 #(
    .INIT(64'h9009000000009009)) 
    p_1_out_carry__1_i_2
       (.I0(\GEN_SYNC_READ.s_axi_lite_rdata_reg[31] [22]),
        .I1(\GEN_PNTR_FOR_CH1.ch1_fetch_address_i_reg[31]_0 [22]),
        .I2(\GEN_SYNC_READ.s_axi_lite_rdata_reg[31] [21]),
        .I3(\GEN_PNTR_FOR_CH1.ch1_fetch_address_i_reg[31]_0 [21]),
        .I4(\GEN_PNTR_FOR_CH1.ch1_fetch_address_i_reg[31]_0 [23]),
        .I5(\GEN_SYNC_READ.s_axi_lite_rdata_reg[31] [23]),
        .O(\GEN_PNTR_FOR_CH1.ch1_sg_idle_reg_0 [1]));
  LUT6 #(
    .INIT(64'h9009000000009009)) 
    p_1_out_carry__1_i_3
       (.I0(\GEN_SYNC_READ.s_axi_lite_rdata_reg[31] [19]),
        .I1(\GEN_PNTR_FOR_CH1.ch1_fetch_address_i_reg[31]_0 [19]),
        .I2(\GEN_SYNC_READ.s_axi_lite_rdata_reg[31] [18]),
        .I3(\GEN_PNTR_FOR_CH1.ch1_fetch_address_i_reg[31]_0 [18]),
        .I4(\GEN_PNTR_FOR_CH1.ch1_fetch_address_i_reg[31]_0 [20]),
        .I5(\GEN_SYNC_READ.s_axi_lite_rdata_reg[31] [20]),
        .O(\GEN_PNTR_FOR_CH1.ch1_sg_idle_reg_0 [0]));
  LUT6 #(
    .INIT(64'h9009000000009009)) 
    p_1_out_carry_i_1
       (.I0(\GEN_SYNC_READ.s_axi_lite_rdata_reg[31] [4]),
        .I1(\GEN_PNTR_FOR_CH1.ch1_fetch_address_i_reg[31]_0 [4]),
        .I2(\GEN_SYNC_READ.s_axi_lite_rdata_reg[31] [3]),
        .I3(\GEN_PNTR_FOR_CH1.ch1_fetch_address_i_reg[31]_0 [3]),
        .I4(\GEN_PNTR_FOR_CH1.ch1_fetch_address_i_reg[31]_0 [5]),
        .I5(\GEN_SYNC_READ.s_axi_lite_rdata_reg[31] [5]),
        .O(S[1]));
  LUT6 #(
    .INIT(64'h9009000000009009)) 
    p_1_out_carry_i_2
       (.I0(\GEN_SYNC_READ.s_axi_lite_rdata_reg[31] [1]),
        .I1(\GEN_PNTR_FOR_CH1.ch1_fetch_address_i_reg[31]_0 [1]),
        .I2(\GEN_SYNC_READ.s_axi_lite_rdata_reg[31] [0]),
        .I3(\GEN_PNTR_FOR_CH1.ch1_fetch_address_i_reg[31]_0 [0]),
        .I4(\GEN_PNTR_FOR_CH1.ch1_fetch_address_i_reg[31]_0 [2]),
        .I5(\GEN_SYNC_READ.s_axi_lite_rdata_reg[31] [2]),
        .O(S[0]));
  FDRE #(
    .INIT(1'b0)) 
    sg_decerr_reg
       (.C(m_axi_sg_aclk),
        .CE(1'b1),
        .D(\GEN_CH1_UPDATE.ch1_updt_decerr_set_reg ),
        .Q(error_d1_reg_2),
        .R(\GNE_SYNC_RESET.scndry_resetn_reg ));
  FDRE #(
    .INIT(1'b0)) 
    sg_ftch_error_reg
       (.C(m_axi_sg_aclk),
        .CE(1'b1),
        .D(sg_ftch_error0),
        .Q(sg_ftch_error),
        .R(\GNE_SYNC_RESET.scndry_resetn_reg ));
  FDRE #(
    .INIT(1'b0)) 
    sg_interr_reg
       (.C(m_axi_sg_aclk),
        .CE(1'b1),
        .D(\GEN_CH1_UPDATE.ch1_updt_interr_set_reg ),
        .Q(error_d1_reg_0),
        .R(\GNE_SYNC_RESET.scndry_resetn_reg ));
  FDRE #(
    .INIT(1'b0)) 
    sg_slverr_reg
       (.C(m_axi_sg_aclk),
        .CE(1'b1),
        .D(\GEN_CH1_UPDATE.ch1_updt_slverr_set_reg ),
        .Q(error_d1_reg_1),
        .R(\GNE_SYNC_RESET.scndry_resetn_reg ));
  LUT6 #(
    .INIT(64'hFFFFFFFFFFFFFFFE)) 
    sg_updt_error_i_1
       (.I0(sg_updt_error_reg_2),
        .I1(p_52_out),
        .I2(sg_updt_error_reg_1),
        .I3(sg_updt_error_reg_0),
        .I4(p_51_out),
        .I5(p_50_out),
        .O(sg_updt_error0));
  FDRE #(
    .INIT(1'b0)) 
    sg_updt_error_reg
       (.C(m_axi_sg_aclk),
        .CE(1'b1),
        .D(sg_updt_error0),
        .Q(sg_updt_error),
        .R(\GNE_SYNC_RESET.scndry_resetn_reg ));
  LUT3 #(
    .INIT(8'h0E)) 
    soft_reset_re_i_1
       (.I0(soft_reset_re_reg),
        .I1(\dmacr_i_reg[2]_0 ),
        .I2(soft_reset_d1),
        .O(soft_reset_re0));
endmodule

(* ORIG_REF_NAME = "axi_dma_register_s2mm" *) 
module design_1_axi_dma_0_0_axi_dma_register_s2mm
   (s2mm_halted_clr_reg,
    soft_reset_d1_reg,
    \GEN_DESC_REG_FOR_SG.error_pointer_set_reg_0 ,
    sg_updt_error_reg_0,
    sg_updt_error_reg_1,
    sg_updt_error_reg_2,
    error_d1_reg_0,
    error_d1_reg_1,
    error_d1_reg_2,
    p_73_out,
    p_10_out_0,
    s2mm_introut,
    ioc_irq_reg_0,
    dly_irq_reg_0,
    irqdelay_wren_reg_0,
    s2mm_dmacr,
    soft_reset,
    \GEN_SYNC_READ.s_axi_lite_rdata_reg[12] ,
    \GEN_SYNC_READ.s_axi_lite_rdata_reg[13] ,
    \GEN_SYNC_READ.s_axi_lite_rdata_reg[14] ,
    \GEN_INCLUDE_S2MM.GEN_CH2_DELAY_INTERRUPT.ch2_dly_irq_set_i_reg ,
    p_0_out__2,
    ch2_delay_zero__6,
    \GEN_MM2S.reg1_reg[64] ,
    \GEN_INCLUDE_S2MM.ch2_thresh_count_reg[0] ,
    \GEN_INCLUDE_S2MM.ch2_thresh_count_reg[0]_0 ,
    p_9_out__2,
    \GEN_PNTR_FOR_CH2.ch2_sg_idle_reg ,
    Q,
    \GEN_PNTR_FOR_CH2.ch2_sg_idle_reg_0 ,
    \GEN_PNTR_FOR_CH2.ch2_sg_idle_reg_1 ,
    D,
    \GEN_PNTR_FOR_CH2.ch2_sg_idle_reg_2 ,
    \GEN_INCLUDE_S2MM.GEN_CH2_DELAY_INTERRUPT.ch2_delay_count_reg[0] ,
    idle_reg_0,
    \GEN_SYNC_READ.s_axi_lite_rdata_reg[31] ,
    m_axi_sg_aclk,
    dmacr_i,
    \GNE_SYNC_RESET.scndry_resetn_reg ,
    s2mm_halted_clr_reg_0,
    \GEN_CH2_UPDATE.ch2_dma_interr_set_reg ,
    \GEN_CH2_UPDATE.ch2_dma_slverr_set_reg ,
    \GEN_CH2_UPDATE.ch2_dma_decerr_set_reg ,
    \GEN_CH2_UPDATE.ch2_updt_interr_set_reg ,
    \GEN_CH2_UPDATE.ch2_updt_slverr_set_reg ,
    \GEN_CH2_UPDATE.ch2_updt_decerr_set_reg ,
    sg_ftch_error0_1,
    \GEN_SYNC_WRITE.axi2ip_wrce_reg[16] ,
    \GEN_SYNC_WRITE.axi2ip_wrce_reg[13] ,
    \GEN_SYNC_WRITE.axi2ip_wrce_reg[13]_0 ,
    p_13_out,
    \GEN_S2MM_DMA_CONTROL.s2mm_stop_reg ,
    E,
    s_axi_lite_wdata,
    p_26_out,
    p_25_out,
    p_24_out,
    p_2_out,
    p_10_out,
    \dmacr_i_reg[2]_0 ,
    \GEN_DESC_REG_FOR_SG.taildesc_lsb_i_reg[14]_0 ,
    \GEN_SYNC_READ.axi2ip_rdaddr_reg[5] ,
    \GNE_SYNC_RESET.scndry_resetn_reg_0 ,
    \GNE_SYNC_RESET.scndry_resetn_reg_1 ,
    axi_dma_tstvec,
    ch2_delay_cnt_en,
    p_19_out,
    m_axi_sg_rdata,
    \GEN_CH1_FETCH.ch1_active_i_reg ,
    mm2s_dmacr,
    \GEN_INCLUDE_S2MM.ch2_thresh_count_reg[4] ,
    \GEN_INCLUDE_S2MM.ch2_thresh_count_reg[0]_1 ,
    \GEN_PNTR_FOR_CH2.ch2_fetch_address_i_reg[31] ,
    \GEN_PNTR_FOR_CH2.ch2_sg_idle_reg_3 ,
    ch2_nxtdesc_wren,
    \GEN_DESC_REG_FOR_SG.taildesc_lsb_i_reg[30]_0 ,
    queue_sinit2,
    p_8_out,
    \GEN_SYNC_WRITE.axi2ip_wrce_reg[12] ,
    all_is_idle_d1,
    s2mm_all_idle,
    s2mm_halted_set,
    m_axi_sg_aresetn,
    \dmacr_i_reg[0]_0 );
  output s2mm_halted_clr_reg;
  output soft_reset_d1_reg;
  output \GEN_DESC_REG_FOR_SG.error_pointer_set_reg_0 ;
  output sg_updt_error_reg_0;
  output sg_updt_error_reg_1;
  output sg_updt_error_reg_2;
  output error_d1_reg_0;
  output error_d1_reg_1;
  output error_d1_reg_2;
  output p_73_out;
  output p_10_out_0;
  output s2mm_introut;
  output ioc_irq_reg_0;
  output dly_irq_reg_0;
  output [14:0]irqdelay_wren_reg_0;
  output [2:0]s2mm_dmacr;
  output soft_reset;
  output \GEN_SYNC_READ.s_axi_lite_rdata_reg[12] ;
  output \GEN_SYNC_READ.s_axi_lite_rdata_reg[13] ;
  output \GEN_SYNC_READ.s_axi_lite_rdata_reg[14] ;
  output [0:0]\GEN_INCLUDE_S2MM.GEN_CH2_DELAY_INTERRUPT.ch2_dly_irq_set_i_reg ;
  output p_0_out__2;
  output ch2_delay_zero__6;
  output [0:0]\GEN_MM2S.reg1_reg[64] ;
  output [0:0]\GEN_INCLUDE_S2MM.ch2_thresh_count_reg[0] ;
  output [0:0]\GEN_INCLUDE_S2MM.ch2_thresh_count_reg[0]_0 ;
  output p_9_out__2;
  output [1:0]\GEN_PNTR_FOR_CH2.ch2_sg_idle_reg ;
  output [25:0]Q;
  output [3:0]\GEN_PNTR_FOR_CH2.ch2_sg_idle_reg_0 ;
  output [2:0]\GEN_PNTR_FOR_CH2.ch2_sg_idle_reg_1 ;
  output [0:0]D;
  output \GEN_PNTR_FOR_CH2.ch2_sg_idle_reg_2 ;
  output [0:0]\GEN_INCLUDE_S2MM.GEN_CH2_DELAY_INTERRUPT.ch2_delay_count_reg[0] ;
  output idle_reg_0;
  output [25:0]\GEN_SYNC_READ.s_axi_lite_rdata_reg[31] ;
  input m_axi_sg_aclk;
  input [0:0]dmacr_i;
  input [0:0]\GNE_SYNC_RESET.scndry_resetn_reg ;
  input s2mm_halted_clr_reg_0;
  input \GEN_CH2_UPDATE.ch2_dma_interr_set_reg ;
  input \GEN_CH2_UPDATE.ch2_dma_slverr_set_reg ;
  input \GEN_CH2_UPDATE.ch2_dma_decerr_set_reg ;
  input \GEN_CH2_UPDATE.ch2_updt_interr_set_reg ;
  input \GEN_CH2_UPDATE.ch2_updt_slverr_set_reg ;
  input \GEN_CH2_UPDATE.ch2_updt_decerr_set_reg ;
  input sg_ftch_error0_1;
  input \GEN_SYNC_WRITE.axi2ip_wrce_reg[16] ;
  input \GEN_SYNC_WRITE.axi2ip_wrce_reg[13] ;
  input \GEN_SYNC_WRITE.axi2ip_wrce_reg[13]_0 ;
  input p_13_out;
  input \GEN_S2MM_DMA_CONTROL.s2mm_stop_reg ;
  input [0:0]E;
  input [28:0]s_axi_lite_wdata;
  input p_26_out;
  input p_25_out;
  input p_24_out;
  input [2:0]p_2_out;
  input p_10_out;
  input \dmacr_i_reg[2]_0 ;
  input [2:0]\GEN_DESC_REG_FOR_SG.taildesc_lsb_i_reg[14]_0 ;
  input [1:0]\GEN_SYNC_READ.axi2ip_rdaddr_reg[5] ;
  input \GNE_SYNC_RESET.scndry_resetn_reg_0 ;
  input \GNE_SYNC_RESET.scndry_resetn_reg_1 ;
  input [1:0]axi_dma_tstvec;
  input ch2_delay_cnt_en;
  input p_19_out;
  input [0:0]m_axi_sg_rdata;
  input [0:0]\GEN_CH1_FETCH.ch1_active_i_reg ;
  input [0:0]mm2s_dmacr;
  input \GEN_INCLUDE_S2MM.ch2_thresh_count_reg[4] ;
  input [0:0]\GEN_INCLUDE_S2MM.ch2_thresh_count_reg[0]_1 ;
  input [25:0]\GEN_PNTR_FOR_CH2.ch2_fetch_address_i_reg[31] ;
  input \GEN_PNTR_FOR_CH2.ch2_sg_idle_reg_3 ;
  input ch2_nxtdesc_wren;
  input [0:0]\GEN_DESC_REG_FOR_SG.taildesc_lsb_i_reg[30]_0 ;
  input queue_sinit2;
  input p_8_out;
  input [0:0]\GEN_SYNC_WRITE.axi2ip_wrce_reg[12] ;
  input all_is_idle_d1;
  input s2mm_all_idle;
  input s2mm_halted_set;
  input m_axi_sg_aresetn;
  input [25:0]\dmacr_i_reg[0]_0 ;

  wire [0:0]D;
  wire [0:0]E;
  wire [0:0]\GEN_CH1_FETCH.ch1_active_i_reg ;
  wire \GEN_CH2_UPDATE.ch2_dma_decerr_set_reg ;
  wire \GEN_CH2_UPDATE.ch2_dma_interr_set_reg ;
  wire \GEN_CH2_UPDATE.ch2_dma_slverr_set_reg ;
  wire \GEN_CH2_UPDATE.ch2_updt_decerr_set_reg ;
  wire \GEN_CH2_UPDATE.ch2_updt_interr_set_reg ;
  wire \GEN_CH2_UPDATE.ch2_updt_slverr_set_reg ;
  wire \GEN_DESC_REG_FOR_SG.error_pointer_set_reg_0 ;
  wire [2:0]\GEN_DESC_REG_FOR_SG.taildesc_lsb_i_reg[14]_0 ;
  wire [0:0]\GEN_DESC_REG_FOR_SG.taildesc_lsb_i_reg[30]_0 ;
  wire \GEN_INCLUDE_S2MM.GEN_CH2_DELAY_INTERRUPT.GEN_CH2_FAST_COUNTER.ch2_dly_fast_cnt[6]_i_6_n_0 ;
  wire [0:0]\GEN_INCLUDE_S2MM.GEN_CH2_DELAY_INTERRUPT.ch2_delay_count_reg[0] ;
  wire [0:0]\GEN_INCLUDE_S2MM.GEN_CH2_DELAY_INTERRUPT.ch2_dly_irq_set_i_reg ;
  wire [0:0]\GEN_INCLUDE_S2MM.ch2_thresh_count_reg[0] ;
  wire [0:0]\GEN_INCLUDE_S2MM.ch2_thresh_count_reg[0]_0 ;
  wire [0:0]\GEN_INCLUDE_S2MM.ch2_thresh_count_reg[0]_1 ;
  wire \GEN_INCLUDE_S2MM.ch2_thresh_count_reg[4] ;
  wire [0:0]\GEN_MM2S.reg1_reg[64] ;
  wire [25:0]\GEN_PNTR_FOR_CH2.ch2_fetch_address_i_reg[31] ;
  wire \GEN_PNTR_FOR_CH2.ch2_sg_idle_i_2_n_0 ;
  wire [1:0]\GEN_PNTR_FOR_CH2.ch2_sg_idle_reg ;
  wire [3:0]\GEN_PNTR_FOR_CH2.ch2_sg_idle_reg_0 ;
  wire [2:0]\GEN_PNTR_FOR_CH2.ch2_sg_idle_reg_1 ;
  wire \GEN_PNTR_FOR_CH2.ch2_sg_idle_reg_2 ;
  wire \GEN_PNTR_FOR_CH2.ch2_sg_idle_reg_3 ;
  wire \GEN_S2MM_DMA_CONTROL.s2mm_stop_reg ;
  wire [1:0]\GEN_SYNC_READ.axi2ip_rdaddr_reg[5] ;
  wire \GEN_SYNC_READ.s_axi_lite_rdata_reg[12] ;
  wire \GEN_SYNC_READ.s_axi_lite_rdata_reg[13] ;
  wire \GEN_SYNC_READ.s_axi_lite_rdata_reg[14] ;
  wire [25:0]\GEN_SYNC_READ.s_axi_lite_rdata_reg[31] ;
  wire [0:0]\GEN_SYNC_WRITE.axi2ip_wrce_reg[12] ;
  wire \GEN_SYNC_WRITE.axi2ip_wrce_reg[13] ;
  wire \GEN_SYNC_WRITE.axi2ip_wrce_reg[13]_0 ;
  wire \GEN_SYNC_WRITE.axi2ip_wrce_reg[16] ;
  wire [0:0]\GNE_SYNC_RESET.scndry_resetn_reg ;
  wire \GNE_SYNC_RESET.scndry_resetn_reg_0 ;
  wire \GNE_SYNC_RESET.scndry_resetn_reg_1 ;
  wire [25:0]Q;
  wire all_is_idle_d1;
  wire [1:0]axi_dma_tstvec;
  wire ch2_delay_cnt_en;
  wire ch2_delay_zero__6;
  wire ch2_nxtdesc_wren;
  wire curdesc_lsb_i;
  wire dly_irq_reg_0;
  wire [0:0]dmacr_i;
  wire dmacr_i_reg0;
  wire [25:0]\dmacr_i_reg[0]_0 ;
  wire \dmacr_i_reg[2]_0 ;
  wire \dmacr_i_reg_n_0_[12] ;
  wire \dmacr_i_reg_n_0_[13] ;
  wire \dmacr_i_reg_n_0_[14] ;
  wire err_irq_i_1__0_n_0;
  wire err_irq_reg_n_0;
  wire error_d1;
  wire error_d1_reg_0;
  wire error_d1_reg_1;
  wire error_d1_reg_2;
  wire error_pointer_set;
  wire idle_i_1__0_n_0;
  wire idle_reg_0;
  wire introut04_out;
  wire introut_i_1__0_n_0;
  wire ioc_irq_reg_0;
  wire irqdelay_wren0;
  wire irqdelay_wren_i_2__0_n_0;
  wire irqdelay_wren_i_3__0_n_0;
  wire irqdelay_wren_i_4__0_n_0;
  wire irqdelay_wren_i_5__0_n_0;
  wire [14:0]irqdelay_wren_reg_0;
  wire irqthresh_wren0;
  wire irqthresh_wren_i_2__0_n_0;
  wire irqthresh_wren_i_3__0_n_0;
  wire irqthresh_wren_i_4__0_n_0;
  wire irqthresh_wren_i_5__0_n_0;
  wire m_axi_sg_aclk;
  wire m_axi_sg_aresetn;
  wire [0:0]m_axi_sg_rdata;
  wire [0:0]mm2s_dmacr;
  wire p_0_out__2;
  wire p_10_out;
  wire p_10_out_0;
  wire p_13_out;
  wire p_19_out;
  wire p_24_out;
  wire p_25_out;
  wire p_26_out;
  wire [2:0]p_2_out;
  wire p_73_out;
  wire p_8_out;
  wire p_9_out__2;
  wire queue_sinit2;
  wire s2mm_all_idle;
  wire [2:0]s2mm_dmacr;
  wire s2mm_halted_clr_reg;
  wire s2mm_halted_clr_reg_0;
  wire s2mm_halted_set;
  wire s2mm_introut;
  wire s2mm_irqdelay_wren;
  wire s2mm_irqthresh_wren;
  wire [28:0]s_axi_lite_wdata;
  wire sg_ftch_error;
  wire sg_ftch_error0_1;
  wire sg_updt_error;
  wire sg_updt_error0;
  wire sg_updt_error_reg_0;
  wire sg_updt_error_reg_1;
  wire sg_updt_error_reg_2;
  wire soft_reset;
  wire soft_reset_d1_reg;
  wire tailpntr_updated_d1;
  wire tailpntr_updated_d2;

  FDRE \GEN_DESC_REG_FOR_SG.GEN_TAILUPDATE_EQL32.tailpntr_updated_d1_reg 
       (.C(m_axi_sg_aclk),
        .CE(1'b1),
        .D(\GEN_SYNC_WRITE.axi2ip_wrce_reg[16] ),
        .Q(tailpntr_updated_d1),
        .R(1'b0));
  FDRE \GEN_DESC_REG_FOR_SG.GEN_TAILUPDATE_EQL32.tailpntr_updated_d2_reg 
       (.C(m_axi_sg_aclk),
        .CE(1'b1),
        .D(tailpntr_updated_d1),
        .Q(tailpntr_updated_d2),
        .R(\GNE_SYNC_RESET.scndry_resetn_reg ));
  LUT6 #(
    .INIT(64'h0F0F0F0F0F080808)) 
    \GEN_DESC_REG_FOR_SG.curdesc_lsb_i[31]_i_1__0 
       (.I0(\GEN_DESC_REG_FOR_SG.error_pointer_set_reg_0 ),
        .I1(p_2_out[1]),
        .I2(error_pointer_set),
        .I3(p_10_out),
        .I4(s2mm_halted_clr_reg),
        .I5(p_10_out_0),
        .O(curdesc_lsb_i));
  FDRE #(
    .INIT(1'b0)) 
    \GEN_DESC_REG_FOR_SG.curdesc_lsb_i_reg[10] 
       (.C(m_axi_sg_aclk),
        .CE(curdesc_lsb_i),
        .D(\dmacr_i_reg[0]_0 [4]),
        .Q(\GEN_SYNC_READ.s_axi_lite_rdata_reg[31] [4]),
        .R(\GNE_SYNC_RESET.scndry_resetn_reg ));
  FDRE #(
    .INIT(1'b0)) 
    \GEN_DESC_REG_FOR_SG.curdesc_lsb_i_reg[11] 
       (.C(m_axi_sg_aclk),
        .CE(curdesc_lsb_i),
        .D(\dmacr_i_reg[0]_0 [5]),
        .Q(\GEN_SYNC_READ.s_axi_lite_rdata_reg[31] [5]),
        .R(\GNE_SYNC_RESET.scndry_resetn_reg ));
  FDRE #(
    .INIT(1'b0)) 
    \GEN_DESC_REG_FOR_SG.curdesc_lsb_i_reg[12] 
       (.C(m_axi_sg_aclk),
        .CE(curdesc_lsb_i),
        .D(\dmacr_i_reg[0]_0 [6]),
        .Q(\GEN_SYNC_READ.s_axi_lite_rdata_reg[31] [6]),
        .R(\GNE_SYNC_RESET.scndry_resetn_reg ));
  FDRE #(
    .INIT(1'b0)) 
    \GEN_DESC_REG_FOR_SG.curdesc_lsb_i_reg[13] 
       (.C(m_axi_sg_aclk),
        .CE(curdesc_lsb_i),
        .D(\dmacr_i_reg[0]_0 [7]),
        .Q(\GEN_SYNC_READ.s_axi_lite_rdata_reg[31] [7]),
        .R(\GNE_SYNC_RESET.scndry_resetn_reg ));
  FDRE #(
    .INIT(1'b0)) 
    \GEN_DESC_REG_FOR_SG.curdesc_lsb_i_reg[14] 
       (.C(m_axi_sg_aclk),
        .CE(curdesc_lsb_i),
        .D(\dmacr_i_reg[0]_0 [8]),
        .Q(\GEN_SYNC_READ.s_axi_lite_rdata_reg[31] [8]),
        .R(\GNE_SYNC_RESET.scndry_resetn_reg ));
  FDRE #(
    .INIT(1'b0)) 
    \GEN_DESC_REG_FOR_SG.curdesc_lsb_i_reg[15] 
       (.C(m_axi_sg_aclk),
        .CE(curdesc_lsb_i),
        .D(\dmacr_i_reg[0]_0 [9]),
        .Q(\GEN_SYNC_READ.s_axi_lite_rdata_reg[31] [9]),
        .R(\GNE_SYNC_RESET.scndry_resetn_reg ));
  FDRE #(
    .INIT(1'b0)) 
    \GEN_DESC_REG_FOR_SG.curdesc_lsb_i_reg[16] 
       (.C(m_axi_sg_aclk),
        .CE(curdesc_lsb_i),
        .D(\dmacr_i_reg[0]_0 [10]),
        .Q(\GEN_SYNC_READ.s_axi_lite_rdata_reg[31] [10]),
        .R(\GNE_SYNC_RESET.scndry_resetn_reg ));
  FDRE #(
    .INIT(1'b0)) 
    \GEN_DESC_REG_FOR_SG.curdesc_lsb_i_reg[17] 
       (.C(m_axi_sg_aclk),
        .CE(curdesc_lsb_i),
        .D(\dmacr_i_reg[0]_0 [11]),
        .Q(\GEN_SYNC_READ.s_axi_lite_rdata_reg[31] [11]),
        .R(\GNE_SYNC_RESET.scndry_resetn_reg ));
  FDRE #(
    .INIT(1'b0)) 
    \GEN_DESC_REG_FOR_SG.curdesc_lsb_i_reg[18] 
       (.C(m_axi_sg_aclk),
        .CE(curdesc_lsb_i),
        .D(\dmacr_i_reg[0]_0 [12]),
        .Q(\GEN_SYNC_READ.s_axi_lite_rdata_reg[31] [12]),
        .R(\GNE_SYNC_RESET.scndry_resetn_reg ));
  FDRE #(
    .INIT(1'b0)) 
    \GEN_DESC_REG_FOR_SG.curdesc_lsb_i_reg[19] 
       (.C(m_axi_sg_aclk),
        .CE(curdesc_lsb_i),
        .D(\dmacr_i_reg[0]_0 [13]),
        .Q(\GEN_SYNC_READ.s_axi_lite_rdata_reg[31] [13]),
        .R(\GNE_SYNC_RESET.scndry_resetn_reg ));
  FDRE #(
    .INIT(1'b0)) 
    \GEN_DESC_REG_FOR_SG.curdesc_lsb_i_reg[20] 
       (.C(m_axi_sg_aclk),
        .CE(curdesc_lsb_i),
        .D(\dmacr_i_reg[0]_0 [14]),
        .Q(\GEN_SYNC_READ.s_axi_lite_rdata_reg[31] [14]),
        .R(\GNE_SYNC_RESET.scndry_resetn_reg ));
  FDRE #(
    .INIT(1'b0)) 
    \GEN_DESC_REG_FOR_SG.curdesc_lsb_i_reg[21] 
       (.C(m_axi_sg_aclk),
        .CE(curdesc_lsb_i),
        .D(\dmacr_i_reg[0]_0 [15]),
        .Q(\GEN_SYNC_READ.s_axi_lite_rdata_reg[31] [15]),
        .R(\GNE_SYNC_RESET.scndry_resetn_reg ));
  FDRE #(
    .INIT(1'b0)) 
    \GEN_DESC_REG_FOR_SG.curdesc_lsb_i_reg[22] 
       (.C(m_axi_sg_aclk),
        .CE(curdesc_lsb_i),
        .D(\dmacr_i_reg[0]_0 [16]),
        .Q(\GEN_SYNC_READ.s_axi_lite_rdata_reg[31] [16]),
        .R(\GNE_SYNC_RESET.scndry_resetn_reg ));
  FDRE #(
    .INIT(1'b0)) 
    \GEN_DESC_REG_FOR_SG.curdesc_lsb_i_reg[23] 
       (.C(m_axi_sg_aclk),
        .CE(curdesc_lsb_i),
        .D(\dmacr_i_reg[0]_0 [17]),
        .Q(\GEN_SYNC_READ.s_axi_lite_rdata_reg[31] [17]),
        .R(\GNE_SYNC_RESET.scndry_resetn_reg ));
  FDRE #(
    .INIT(1'b0)) 
    \GEN_DESC_REG_FOR_SG.curdesc_lsb_i_reg[24] 
       (.C(m_axi_sg_aclk),
        .CE(curdesc_lsb_i),
        .D(\dmacr_i_reg[0]_0 [18]),
        .Q(\GEN_SYNC_READ.s_axi_lite_rdata_reg[31] [18]),
        .R(\GNE_SYNC_RESET.scndry_resetn_reg ));
  FDRE #(
    .INIT(1'b0)) 
    \GEN_DESC_REG_FOR_SG.curdesc_lsb_i_reg[25] 
       (.C(m_axi_sg_aclk),
        .CE(curdesc_lsb_i),
        .D(\dmacr_i_reg[0]_0 [19]),
        .Q(\GEN_SYNC_READ.s_axi_lite_rdata_reg[31] [19]),
        .R(\GNE_SYNC_RESET.scndry_resetn_reg ));
  FDRE #(
    .INIT(1'b0)) 
    \GEN_DESC_REG_FOR_SG.curdesc_lsb_i_reg[26] 
       (.C(m_axi_sg_aclk),
        .CE(curdesc_lsb_i),
        .D(\dmacr_i_reg[0]_0 [20]),
        .Q(\GEN_SYNC_READ.s_axi_lite_rdata_reg[31] [20]),
        .R(\GNE_SYNC_RESET.scndry_resetn_reg ));
  FDRE #(
    .INIT(1'b0)) 
    \GEN_DESC_REG_FOR_SG.curdesc_lsb_i_reg[27] 
       (.C(m_axi_sg_aclk),
        .CE(curdesc_lsb_i),
        .D(\dmacr_i_reg[0]_0 [21]),
        .Q(\GEN_SYNC_READ.s_axi_lite_rdata_reg[31] [21]),
        .R(\GNE_SYNC_RESET.scndry_resetn_reg ));
  FDRE #(
    .INIT(1'b0)) 
    \GEN_DESC_REG_FOR_SG.curdesc_lsb_i_reg[28] 
       (.C(m_axi_sg_aclk),
        .CE(curdesc_lsb_i),
        .D(\dmacr_i_reg[0]_0 [22]),
        .Q(\GEN_SYNC_READ.s_axi_lite_rdata_reg[31] [22]),
        .R(\GNE_SYNC_RESET.scndry_resetn_reg ));
  FDRE #(
    .INIT(1'b0)) 
    \GEN_DESC_REG_FOR_SG.curdesc_lsb_i_reg[29] 
       (.C(m_axi_sg_aclk),
        .CE(curdesc_lsb_i),
        .D(\dmacr_i_reg[0]_0 [23]),
        .Q(\GEN_SYNC_READ.s_axi_lite_rdata_reg[31] [23]),
        .R(\GNE_SYNC_RESET.scndry_resetn_reg ));
  FDRE #(
    .INIT(1'b0)) 
    \GEN_DESC_REG_FOR_SG.curdesc_lsb_i_reg[30] 
       (.C(m_axi_sg_aclk),
        .CE(curdesc_lsb_i),
        .D(\dmacr_i_reg[0]_0 [24]),
        .Q(\GEN_SYNC_READ.s_axi_lite_rdata_reg[31] [24]),
        .R(\GNE_SYNC_RESET.scndry_resetn_reg ));
  FDRE #(
    .INIT(1'b0)) 
    \GEN_DESC_REG_FOR_SG.curdesc_lsb_i_reg[31] 
       (.C(m_axi_sg_aclk),
        .CE(curdesc_lsb_i),
        .D(\dmacr_i_reg[0]_0 [25]),
        .Q(\GEN_SYNC_READ.s_axi_lite_rdata_reg[31] [25]),
        .R(\GNE_SYNC_RESET.scndry_resetn_reg ));
  FDRE #(
    .INIT(1'b0)) 
    \GEN_DESC_REG_FOR_SG.curdesc_lsb_i_reg[6] 
       (.C(m_axi_sg_aclk),
        .CE(curdesc_lsb_i),
        .D(\dmacr_i_reg[0]_0 [0]),
        .Q(\GEN_SYNC_READ.s_axi_lite_rdata_reg[31] [0]),
        .R(\GNE_SYNC_RESET.scndry_resetn_reg ));
  FDRE #(
    .INIT(1'b0)) 
    \GEN_DESC_REG_FOR_SG.curdesc_lsb_i_reg[7] 
       (.C(m_axi_sg_aclk),
        .CE(curdesc_lsb_i),
        .D(\dmacr_i_reg[0]_0 [1]),
        .Q(\GEN_SYNC_READ.s_axi_lite_rdata_reg[31] [1]),
        .R(\GNE_SYNC_RESET.scndry_resetn_reg ));
  FDRE #(
    .INIT(1'b0)) 
    \GEN_DESC_REG_FOR_SG.curdesc_lsb_i_reg[8] 
       (.C(m_axi_sg_aclk),
        .CE(curdesc_lsb_i),
        .D(\dmacr_i_reg[0]_0 [2]),
        .Q(\GEN_SYNC_READ.s_axi_lite_rdata_reg[31] [2]),
        .R(\GNE_SYNC_RESET.scndry_resetn_reg ));
  FDRE #(
    .INIT(1'b0)) 
    \GEN_DESC_REG_FOR_SG.curdesc_lsb_i_reg[9] 
       (.C(m_axi_sg_aclk),
        .CE(curdesc_lsb_i),
        .D(\dmacr_i_reg[0]_0 [3]),
        .Q(\GEN_SYNC_READ.s_axi_lite_rdata_reg[31] [3]),
        .R(\GNE_SYNC_RESET.scndry_resetn_reg ));
  LUT2 #(
    .INIT(4'hE)) 
    \GEN_DESC_REG_FOR_SG.error_pointer_set_i_1__0 
       (.I0(sg_ftch_error),
        .I1(sg_updt_error),
        .O(p_10_out_0));
  FDRE #(
    .INIT(1'b0)) 
    \GEN_DESC_REG_FOR_SG.error_pointer_set_reg 
       (.C(m_axi_sg_aclk),
        .CE(curdesc_lsb_i),
        .D(p_10_out_0),
        .Q(error_pointer_set),
        .R(\GNE_SYNC_RESET.scndry_resetn_reg ));
  FDRE #(
    .INIT(1'b0)) 
    \GEN_DESC_REG_FOR_SG.taildesc_lsb_i_reg[10] 
       (.C(m_axi_sg_aclk),
        .CE(p_2_out[2]),
        .D(s_axi_lite_wdata[7]),
        .Q(Q[4]),
        .R(\GNE_SYNC_RESET.scndry_resetn_reg ));
  FDRE #(
    .INIT(1'b0)) 
    \GEN_DESC_REG_FOR_SG.taildesc_lsb_i_reg[11] 
       (.C(m_axi_sg_aclk),
        .CE(p_2_out[2]),
        .D(s_axi_lite_wdata[8]),
        .Q(Q[5]),
        .R(\GNE_SYNC_RESET.scndry_resetn_reg ));
  FDRE #(
    .INIT(1'b0)) 
    \GEN_DESC_REG_FOR_SG.taildesc_lsb_i_reg[12] 
       (.C(m_axi_sg_aclk),
        .CE(p_2_out[2]),
        .D(s_axi_lite_wdata[9]),
        .Q(Q[6]),
        .R(\GNE_SYNC_RESET.scndry_resetn_reg ));
  FDRE #(
    .INIT(1'b0)) 
    \GEN_DESC_REG_FOR_SG.taildesc_lsb_i_reg[13] 
       (.C(m_axi_sg_aclk),
        .CE(p_2_out[2]),
        .D(s_axi_lite_wdata[10]),
        .Q(Q[7]),
        .R(\GNE_SYNC_RESET.scndry_resetn_reg ));
  FDRE #(
    .INIT(1'b0)) 
    \GEN_DESC_REG_FOR_SG.taildesc_lsb_i_reg[14] 
       (.C(m_axi_sg_aclk),
        .CE(p_2_out[2]),
        .D(s_axi_lite_wdata[11]),
        .Q(Q[8]),
        .R(\GNE_SYNC_RESET.scndry_resetn_reg ));
  FDRE #(
    .INIT(1'b0)) 
    \GEN_DESC_REG_FOR_SG.taildesc_lsb_i_reg[15] 
       (.C(m_axi_sg_aclk),
        .CE(p_2_out[2]),
        .D(s_axi_lite_wdata[12]),
        .Q(Q[9]),
        .R(\GNE_SYNC_RESET.scndry_resetn_reg ));
  FDRE #(
    .INIT(1'b0)) 
    \GEN_DESC_REG_FOR_SG.taildesc_lsb_i_reg[16] 
       (.C(m_axi_sg_aclk),
        .CE(p_2_out[2]),
        .D(s_axi_lite_wdata[13]),
        .Q(Q[10]),
        .R(\GNE_SYNC_RESET.scndry_resetn_reg ));
  FDRE #(
    .INIT(1'b0)) 
    \GEN_DESC_REG_FOR_SG.taildesc_lsb_i_reg[17] 
       (.C(m_axi_sg_aclk),
        .CE(p_2_out[2]),
        .D(s_axi_lite_wdata[14]),
        .Q(Q[11]),
        .R(\GNE_SYNC_RESET.scndry_resetn_reg ));
  FDRE #(
    .INIT(1'b0)) 
    \GEN_DESC_REG_FOR_SG.taildesc_lsb_i_reg[18] 
       (.C(m_axi_sg_aclk),
        .CE(p_2_out[2]),
        .D(s_axi_lite_wdata[15]),
        .Q(Q[12]),
        .R(\GNE_SYNC_RESET.scndry_resetn_reg ));
  FDRE #(
    .INIT(1'b0)) 
    \GEN_DESC_REG_FOR_SG.taildesc_lsb_i_reg[19] 
       (.C(m_axi_sg_aclk),
        .CE(p_2_out[2]),
        .D(s_axi_lite_wdata[16]),
        .Q(Q[13]),
        .R(\GNE_SYNC_RESET.scndry_resetn_reg ));
  FDRE #(
    .INIT(1'b0)) 
    \GEN_DESC_REG_FOR_SG.taildesc_lsb_i_reg[20] 
       (.C(m_axi_sg_aclk),
        .CE(p_2_out[2]),
        .D(s_axi_lite_wdata[17]),
        .Q(Q[14]),
        .R(\GNE_SYNC_RESET.scndry_resetn_reg ));
  FDRE #(
    .INIT(1'b0)) 
    \GEN_DESC_REG_FOR_SG.taildesc_lsb_i_reg[21] 
       (.C(m_axi_sg_aclk),
        .CE(p_2_out[2]),
        .D(s_axi_lite_wdata[18]),
        .Q(Q[15]),
        .R(\GNE_SYNC_RESET.scndry_resetn_reg ));
  FDRE #(
    .INIT(1'b0)) 
    \GEN_DESC_REG_FOR_SG.taildesc_lsb_i_reg[22] 
       (.C(m_axi_sg_aclk),
        .CE(p_2_out[2]),
        .D(s_axi_lite_wdata[19]),
        .Q(Q[16]),
        .R(\GNE_SYNC_RESET.scndry_resetn_reg ));
  FDRE #(
    .INIT(1'b0)) 
    \GEN_DESC_REG_FOR_SG.taildesc_lsb_i_reg[23] 
       (.C(m_axi_sg_aclk),
        .CE(p_2_out[2]),
        .D(s_axi_lite_wdata[20]),
        .Q(Q[17]),
        .R(\GNE_SYNC_RESET.scndry_resetn_reg ));
  FDRE #(
    .INIT(1'b0)) 
    \GEN_DESC_REG_FOR_SG.taildesc_lsb_i_reg[24] 
       (.C(m_axi_sg_aclk),
        .CE(p_2_out[2]),
        .D(s_axi_lite_wdata[21]),
        .Q(Q[18]),
        .R(\GNE_SYNC_RESET.scndry_resetn_reg ));
  FDRE #(
    .INIT(1'b0)) 
    \GEN_DESC_REG_FOR_SG.taildesc_lsb_i_reg[25] 
       (.C(m_axi_sg_aclk),
        .CE(p_2_out[2]),
        .D(s_axi_lite_wdata[22]),
        .Q(Q[19]),
        .R(\GNE_SYNC_RESET.scndry_resetn_reg ));
  FDRE #(
    .INIT(1'b0)) 
    \GEN_DESC_REG_FOR_SG.taildesc_lsb_i_reg[26] 
       (.C(m_axi_sg_aclk),
        .CE(p_2_out[2]),
        .D(s_axi_lite_wdata[23]),
        .Q(Q[20]),
        .R(\GNE_SYNC_RESET.scndry_resetn_reg ));
  FDRE #(
    .INIT(1'b0)) 
    \GEN_DESC_REG_FOR_SG.taildesc_lsb_i_reg[27] 
       (.C(m_axi_sg_aclk),
        .CE(p_2_out[2]),
        .D(s_axi_lite_wdata[24]),
        .Q(Q[21]),
        .R(\GNE_SYNC_RESET.scndry_resetn_reg ));
  FDRE #(
    .INIT(1'b0)) 
    \GEN_DESC_REG_FOR_SG.taildesc_lsb_i_reg[28] 
       (.C(m_axi_sg_aclk),
        .CE(p_2_out[2]),
        .D(s_axi_lite_wdata[25]),
        .Q(Q[22]),
        .R(\GNE_SYNC_RESET.scndry_resetn_reg ));
  FDRE #(
    .INIT(1'b0)) 
    \GEN_DESC_REG_FOR_SG.taildesc_lsb_i_reg[29] 
       (.C(m_axi_sg_aclk),
        .CE(p_2_out[2]),
        .D(s_axi_lite_wdata[26]),
        .Q(Q[23]),
        .R(\GNE_SYNC_RESET.scndry_resetn_reg ));
  FDRE #(
    .INIT(1'b0)) 
    \GEN_DESC_REG_FOR_SG.taildesc_lsb_i_reg[30] 
       (.C(m_axi_sg_aclk),
        .CE(p_2_out[2]),
        .D(s_axi_lite_wdata[27]),
        .Q(Q[24]),
        .R(\GNE_SYNC_RESET.scndry_resetn_reg ));
  FDRE #(
    .INIT(1'b0)) 
    \GEN_DESC_REG_FOR_SG.taildesc_lsb_i_reg[31] 
       (.C(m_axi_sg_aclk),
        .CE(p_2_out[2]),
        .D(s_axi_lite_wdata[28]),
        .Q(Q[25]),
        .R(\GNE_SYNC_RESET.scndry_resetn_reg ));
  FDRE #(
    .INIT(1'b0)) 
    \GEN_DESC_REG_FOR_SG.taildesc_lsb_i_reg[6] 
       (.C(m_axi_sg_aclk),
        .CE(p_2_out[2]),
        .D(s_axi_lite_wdata[3]),
        .Q(Q[0]),
        .R(\GNE_SYNC_RESET.scndry_resetn_reg ));
  FDRE #(
    .INIT(1'b0)) 
    \GEN_DESC_REG_FOR_SG.taildesc_lsb_i_reg[7] 
       (.C(m_axi_sg_aclk),
        .CE(p_2_out[2]),
        .D(s_axi_lite_wdata[4]),
        .Q(Q[1]),
        .R(\GNE_SYNC_RESET.scndry_resetn_reg ));
  FDRE #(
    .INIT(1'b0)) 
    \GEN_DESC_REG_FOR_SG.taildesc_lsb_i_reg[8] 
       (.C(m_axi_sg_aclk),
        .CE(p_2_out[2]),
        .D(s_axi_lite_wdata[5]),
        .Q(Q[2]),
        .R(\GNE_SYNC_RESET.scndry_resetn_reg ));
  FDRE #(
    .INIT(1'b0)) 
    \GEN_DESC_REG_FOR_SG.taildesc_lsb_i_reg[9] 
       (.C(m_axi_sg_aclk),
        .CE(p_2_out[2]),
        .D(s_axi_lite_wdata[6]),
        .Q(Q[3]),
        .R(\GNE_SYNC_RESET.scndry_resetn_reg ));
  (* SOFT_HLUTNM = "soft_lutpair149" *) 
  LUT4 #(
    .INIT(16'hFFEF)) 
    \GEN_INCLUDE_S2MM.GEN_CH2_DELAY_INTERRUPT.GEN_CH2_FAST_COUNTER.ch2_dly_fast_cnt[6]_i_1 
       (.I0(p_0_out__2),
        .I1(axi_dma_tstvec[0]),
        .I2(ch2_delay_cnt_en),
        .I3(s2mm_irqdelay_wren),
        .O(\GEN_INCLUDE_S2MM.GEN_CH2_DELAY_INTERRUPT.ch2_dly_irq_set_i_reg ));
  LUT6 #(
    .INIT(64'hFFFFEEEFFFFFFFFF)) 
    \GEN_INCLUDE_S2MM.GEN_CH2_DELAY_INTERRUPT.GEN_CH2_FAST_COUNTER.ch2_dly_fast_cnt[6]_i_3 
       (.I0(ch2_delay_zero__6),
        .I1(p_19_out),
        .I2(\GNE_SYNC_RESET.scndry_resetn_reg_0 ),
        .I3(\GNE_SYNC_RESET.scndry_resetn_reg_1 ),
        .I4(dly_irq_reg_0),
        .I5(s2mm_halted_clr_reg),
        .O(p_0_out__2));
  LUT5 #(
    .INIT(32'h00010000)) 
    \GEN_INCLUDE_S2MM.GEN_CH2_DELAY_INTERRUPT.GEN_CH2_FAST_COUNTER.ch2_dly_fast_cnt[6]_i_5 
       (.I0(irqdelay_wren_reg_0[11]),
        .I1(irqdelay_wren_reg_0[12]),
        .I2(irqdelay_wren_reg_0[13]),
        .I3(irqdelay_wren_reg_0[14]),
        .I4(\GEN_INCLUDE_S2MM.GEN_CH2_DELAY_INTERRUPT.GEN_CH2_FAST_COUNTER.ch2_dly_fast_cnt[6]_i_6_n_0 ),
        .O(ch2_delay_zero__6));
  LUT4 #(
    .INIT(16'h0001)) 
    \GEN_INCLUDE_S2MM.GEN_CH2_DELAY_INTERRUPT.GEN_CH2_FAST_COUNTER.ch2_dly_fast_cnt[6]_i_6 
       (.I0(irqdelay_wren_reg_0[8]),
        .I1(irqdelay_wren_reg_0[7]),
        .I2(irqdelay_wren_reg_0[10]),
        .I3(irqdelay_wren_reg_0[9]),
        .O(\GEN_INCLUDE_S2MM.GEN_CH2_DELAY_INTERRUPT.GEN_CH2_FAST_COUNTER.ch2_dly_fast_cnt[6]_i_6_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair149" *) 
  LUT5 #(
    .INIT(32'hFFFFFFEF)) 
    \GEN_INCLUDE_S2MM.GEN_CH2_DELAY_INTERRUPT.ch2_delay_count[7]_i_1 
       (.I0(p_0_out__2),
        .I1(axi_dma_tstvec[0]),
        .I2(ch2_delay_cnt_en),
        .I3(s2mm_irqdelay_wren),
        .I4(p_8_out),
        .O(\GEN_INCLUDE_S2MM.GEN_CH2_DELAY_INTERRUPT.ch2_delay_count_reg[0] ));
  LUT6 #(
    .INIT(64'hAAA8A8A8AAABABAB)) 
    \GEN_INCLUDE_S2MM.ch2_thresh_count[0]_i_1 
       (.I0(s2mm_dmacr[2]),
        .I1(\GEN_INCLUDE_S2MM.ch2_thresh_count_reg[4] ),
        .I2(s2mm_irqthresh_wren),
        .I3(p_19_out),
        .I4(\dmacr_i_reg_n_0_[13] ),
        .I5(\GEN_INCLUDE_S2MM.ch2_thresh_count_reg[0]_1 ),
        .O(\GEN_INCLUDE_S2MM.ch2_thresh_count_reg[0] ));
  (* SOFT_HLUTNM = "soft_lutpair150" *) 
  LUT4 #(
    .INIT(16'hFFEA)) 
    \GEN_INCLUDE_S2MM.ch2_thresh_count[7]_i_1 
       (.I0(s2mm_irqthresh_wren),
        .I1(p_19_out),
        .I2(\dmacr_i_reg_n_0_[13] ),
        .I3(axi_dma_tstvec[1]),
        .O(\GEN_INCLUDE_S2MM.ch2_thresh_count_reg[0]_0 ));
  (* SOFT_HLUTNM = "soft_lutpair150" *) 
  LUT3 #(
    .INIT(8'hF8)) 
    \GEN_INCLUDE_S2MM.ch2_thresh_count[7]_i_4 
       (.I0(\dmacr_i_reg_n_0_[13] ),
        .I1(p_19_out),
        .I2(s2mm_irqthresh_wren),
        .O(p_9_out__2));
  LUT4 #(
    .INIT(16'h02A2)) 
    \GEN_MM2S.reg1[64]_i_1 
       (.I0(m_axi_sg_rdata),
        .I1(s2mm_dmacr[1]),
        .I2(\GEN_CH1_FETCH.ch1_active_i_reg ),
        .I3(mm2s_dmacr),
        .O(\GEN_MM2S.reg1_reg[64] ));
  LUT6 #(
    .INIT(64'hFFFFFFFF3222FFFF)) 
    \GEN_PNTR_FOR_CH2.ch2_sg_idle_i_1 
       (.I0(\GEN_PNTR_FOR_CH2.ch2_sg_idle_reg_3 ),
        .I1(\GEN_PNTR_FOR_CH2.ch2_sg_idle_i_2_n_0 ),
        .I2(ch2_nxtdesc_wren),
        .I3(\GEN_DESC_REG_FOR_SG.taildesc_lsb_i_reg[30]_0 ),
        .I4(s2mm_halted_clr_reg),
        .I5(queue_sinit2),
        .O(\GEN_PNTR_FOR_CH2.ch2_sg_idle_reg_2 ));
  LUT2 #(
    .INIT(4'h2)) 
    \GEN_PNTR_FOR_CH2.ch2_sg_idle_i_2 
       (.I0(tailpntr_updated_d1),
        .I1(tailpntr_updated_d2),
        .O(\GEN_PNTR_FOR_CH2.ch2_sg_idle_i_2_n_0 ));
  LUT5 #(
    .INIT(32'hF000CCAA)) 
    \GEN_SYNC_READ.s_axi_lite_rdata[12]_i_2 
       (.I0(\GEN_DESC_REG_FOR_SG.taildesc_lsb_i_reg[14]_0 [0]),
        .I1(\dmacr_i_reg_n_0_[12] ),
        .I2(ioc_irq_reg_0),
        .I3(\GEN_SYNC_READ.axi2ip_rdaddr_reg[5] [1]),
        .I4(\GEN_SYNC_READ.axi2ip_rdaddr_reg[5] [0]),
        .O(\GEN_SYNC_READ.s_axi_lite_rdata_reg[12] ));
  LUT5 #(
    .INIT(32'hF000CCAA)) 
    \GEN_SYNC_READ.s_axi_lite_rdata[13]_i_2 
       (.I0(\GEN_DESC_REG_FOR_SG.taildesc_lsb_i_reg[14]_0 [1]),
        .I1(\dmacr_i_reg_n_0_[13] ),
        .I2(dly_irq_reg_0),
        .I3(\GEN_SYNC_READ.axi2ip_rdaddr_reg[5] [1]),
        .I4(\GEN_SYNC_READ.axi2ip_rdaddr_reg[5] [0]),
        .O(\GEN_SYNC_READ.s_axi_lite_rdata_reg[13] ));
  LUT5 #(
    .INIT(32'hF000CCAA)) 
    \GEN_SYNC_READ.s_axi_lite_rdata[14]_i_2 
       (.I0(\GEN_DESC_REG_FOR_SG.taildesc_lsb_i_reg[14]_0 [2]),
        .I1(\dmacr_i_reg_n_0_[14] ),
        .I2(err_irq_reg_n_0),
        .I3(\GEN_SYNC_READ.axi2ip_rdaddr_reg[5] [1]),
        .I4(\GEN_SYNC_READ.axi2ip_rdaddr_reg[5] [0]),
        .O(\GEN_SYNC_READ.s_axi_lite_rdata_reg[14] ));
  LUT1 #(
    .INIT(2'h1)) 
    \USE_SINGLE_REG.sig_regfifo_dout_reg[23]_i_1__0 
       (.I0(s2mm_dmacr[0]),
        .O(D));
  FDRE #(
    .INIT(1'b0)) 
    dly_irq_reg
       (.C(m_axi_sg_aclk),
        .CE(1'b1),
        .D(\GEN_SYNC_WRITE.axi2ip_wrce_reg[13]_0 ),
        .Q(dly_irq_reg_0),
        .R(\GNE_SYNC_RESET.scndry_resetn_reg ));
  FDRE #(
    .INIT(1'b0)) 
    dma_decerr_reg
       (.C(m_axi_sg_aclk),
        .CE(1'b1),
        .D(\GEN_CH2_UPDATE.ch2_dma_decerr_set_reg ),
        .Q(sg_updt_error_reg_2),
        .R(\GNE_SYNC_RESET.scndry_resetn_reg ));
  FDRE #(
    .INIT(1'b0)) 
    dma_interr_reg
       (.C(m_axi_sg_aclk),
        .CE(1'b1),
        .D(\GEN_CH2_UPDATE.ch2_dma_interr_set_reg ),
        .Q(sg_updt_error_reg_0),
        .R(\GNE_SYNC_RESET.scndry_resetn_reg ));
  FDRE #(
    .INIT(1'b0)) 
    dma_slverr_reg
       (.C(m_axi_sg_aclk),
        .CE(1'b1),
        .D(\GEN_CH2_UPDATE.ch2_dma_slverr_set_reg ),
        .Q(sg_updt_error_reg_1),
        .R(\GNE_SYNC_RESET.scndry_resetn_reg ));
  LUT6 #(
    .INIT(64'h0000000044400040)) 
    \dmacr_i[0]_i_1__0 
       (.I0(p_13_out),
        .I1(\GEN_S2MM_DMA_CONTROL.s2mm_stop_reg ),
        .I2(s2mm_halted_clr_reg),
        .I3(E),
        .I4(s_axi_lite_wdata[0]),
        .I5(p_73_out),
        .O(dmacr_i_reg0));
  FDRE #(
    .INIT(1'b0)) 
    \dmacr_i_reg[0] 
       (.C(m_axi_sg_aclk),
        .CE(1'b1),
        .D(dmacr_i_reg0),
        .Q(s2mm_halted_clr_reg),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \dmacr_i_reg[12] 
       (.C(m_axi_sg_aclk),
        .CE(E),
        .D(s_axi_lite_wdata[9]),
        .Q(\dmacr_i_reg_n_0_[12] ),
        .R(\GNE_SYNC_RESET.scndry_resetn_reg ));
  FDRE #(
    .INIT(1'b0)) 
    \dmacr_i_reg[13] 
       (.C(m_axi_sg_aclk),
        .CE(E),
        .D(s_axi_lite_wdata[10]),
        .Q(\dmacr_i_reg_n_0_[13] ),
        .R(\GNE_SYNC_RESET.scndry_resetn_reg ));
  FDRE #(
    .INIT(1'b0)) 
    \dmacr_i_reg[14] 
       (.C(m_axi_sg_aclk),
        .CE(E),
        .D(s_axi_lite_wdata[11]),
        .Q(\dmacr_i_reg_n_0_[14] ),
        .R(\GNE_SYNC_RESET.scndry_resetn_reg ));
  FDSE #(
    .INIT(1'b0)) 
    \dmacr_i_reg[16] 
       (.C(m_axi_sg_aclk),
        .CE(E),
        .D(s_axi_lite_wdata[13]),
        .Q(s2mm_dmacr[2]),
        .S(\GEN_SYNC_WRITE.axi2ip_wrce_reg[12] ));
  FDRE #(
    .INIT(1'b0)) 
    \dmacr_i_reg[17] 
       (.C(m_axi_sg_aclk),
        .CE(E),
        .D(s_axi_lite_wdata[14]),
        .Q(irqdelay_wren_reg_0[0]),
        .R(\GEN_SYNC_WRITE.axi2ip_wrce_reg[12] ));
  FDRE #(
    .INIT(1'b0)) 
    \dmacr_i_reg[18] 
       (.C(m_axi_sg_aclk),
        .CE(E),
        .D(s_axi_lite_wdata[15]),
        .Q(irqdelay_wren_reg_0[1]),
        .R(\GEN_SYNC_WRITE.axi2ip_wrce_reg[12] ));
  FDRE #(
    .INIT(1'b0)) 
    \dmacr_i_reg[19] 
       (.C(m_axi_sg_aclk),
        .CE(E),
        .D(s_axi_lite_wdata[16]),
        .Q(irqdelay_wren_reg_0[2]),
        .R(\GEN_SYNC_WRITE.axi2ip_wrce_reg[12] ));
  FDRE #(
    .INIT(1'b0)) 
    \dmacr_i_reg[20] 
       (.C(m_axi_sg_aclk),
        .CE(E),
        .D(s_axi_lite_wdata[17]),
        .Q(irqdelay_wren_reg_0[3]),
        .R(\GEN_SYNC_WRITE.axi2ip_wrce_reg[12] ));
  FDRE #(
    .INIT(1'b0)) 
    \dmacr_i_reg[21] 
       (.C(m_axi_sg_aclk),
        .CE(E),
        .D(s_axi_lite_wdata[18]),
        .Q(irqdelay_wren_reg_0[4]),
        .R(\GEN_SYNC_WRITE.axi2ip_wrce_reg[12] ));
  FDRE #(
    .INIT(1'b0)) 
    \dmacr_i_reg[22] 
       (.C(m_axi_sg_aclk),
        .CE(E),
        .D(s_axi_lite_wdata[19]),
        .Q(irqdelay_wren_reg_0[5]),
        .R(\GEN_SYNC_WRITE.axi2ip_wrce_reg[12] ));
  FDRE #(
    .INIT(1'b0)) 
    \dmacr_i_reg[23] 
       (.C(m_axi_sg_aclk),
        .CE(E),
        .D(s_axi_lite_wdata[20]),
        .Q(irqdelay_wren_reg_0[6]),
        .R(\GEN_SYNC_WRITE.axi2ip_wrce_reg[12] ));
  FDRE #(
    .INIT(1'b0)) 
    \dmacr_i_reg[24] 
       (.C(m_axi_sg_aclk),
        .CE(E),
        .D(s_axi_lite_wdata[21]),
        .Q(irqdelay_wren_reg_0[7]),
        .R(\GNE_SYNC_RESET.scndry_resetn_reg ));
  FDRE #(
    .INIT(1'b0)) 
    \dmacr_i_reg[25] 
       (.C(m_axi_sg_aclk),
        .CE(E),
        .D(s_axi_lite_wdata[22]),
        .Q(irqdelay_wren_reg_0[8]),
        .R(\GNE_SYNC_RESET.scndry_resetn_reg ));
  FDRE #(
    .INIT(1'b0)) 
    \dmacr_i_reg[26] 
       (.C(m_axi_sg_aclk),
        .CE(E),
        .D(s_axi_lite_wdata[23]),
        .Q(irqdelay_wren_reg_0[9]),
        .R(\GNE_SYNC_RESET.scndry_resetn_reg ));
  FDRE #(
    .INIT(1'b0)) 
    \dmacr_i_reg[27] 
       (.C(m_axi_sg_aclk),
        .CE(E),
        .D(s_axi_lite_wdata[24]),
        .Q(irqdelay_wren_reg_0[10]),
        .R(\GNE_SYNC_RESET.scndry_resetn_reg ));
  FDRE #(
    .INIT(1'b0)) 
    \dmacr_i_reg[28] 
       (.C(m_axi_sg_aclk),
        .CE(E),
        .D(s_axi_lite_wdata[25]),
        .Q(irqdelay_wren_reg_0[11]),
        .R(\GNE_SYNC_RESET.scndry_resetn_reg ));
  FDRE #(
    .INIT(1'b0)) 
    \dmacr_i_reg[29] 
       (.C(m_axi_sg_aclk),
        .CE(E),
        .D(s_axi_lite_wdata[26]),
        .Q(irqdelay_wren_reg_0[12]),
        .R(\GNE_SYNC_RESET.scndry_resetn_reg ));
  FDRE #(
    .INIT(1'b0)) 
    \dmacr_i_reg[2] 
       (.C(m_axi_sg_aclk),
        .CE(1'b1),
        .D(dmacr_i),
        .Q(soft_reset_d1_reg),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \dmacr_i_reg[30] 
       (.C(m_axi_sg_aclk),
        .CE(E),
        .D(s_axi_lite_wdata[27]),
        .Q(irqdelay_wren_reg_0[13]),
        .R(\GNE_SYNC_RESET.scndry_resetn_reg ));
  FDRE #(
    .INIT(1'b0)) 
    \dmacr_i_reg[31] 
       (.C(m_axi_sg_aclk),
        .CE(E),
        .D(s_axi_lite_wdata[28]),
        .Q(irqdelay_wren_reg_0[14]),
        .R(\GNE_SYNC_RESET.scndry_resetn_reg ));
  FDRE #(
    .INIT(1'b0)) 
    \dmacr_i_reg[3] 
       (.C(m_axi_sg_aclk),
        .CE(E),
        .D(s_axi_lite_wdata[1]),
        .Q(s2mm_dmacr[0]),
        .R(\GNE_SYNC_RESET.scndry_resetn_reg ));
  FDRE #(
    .INIT(1'b0)) 
    \dmacr_i_reg[4] 
       (.C(m_axi_sg_aclk),
        .CE(E),
        .D(s_axi_lite_wdata[2]),
        .Q(s2mm_dmacr[1]),
        .R(\GNE_SYNC_RESET.scndry_resetn_reg ));
  LUT5 #(
    .INIT(32'h5DFF0C0C)) 
    err_irq_i_1__0
       (.I0(s_axi_lite_wdata[11]),
        .I1(p_73_out),
        .I2(error_d1),
        .I3(p_2_out[0]),
        .I4(err_irq_reg_n_0),
        .O(err_irq_i_1__0_n_0));
  FDRE #(
    .INIT(1'b0)) 
    err_irq_reg
       (.C(m_axi_sg_aclk),
        .CE(1'b1),
        .D(err_irq_i_1__0_n_0),
        .Q(err_irq_reg_n_0),
        .R(\GNE_SYNC_RESET.scndry_resetn_reg ));
  LUT6 #(
    .INIT(64'hFFFFFFFFFFFFFFFE)) 
    error_d1_i_1__0
       (.I0(sg_updt_error_reg_2),
        .I1(error_d1_reg_2),
        .I2(sg_updt_error_reg_1),
        .I3(sg_updt_error_reg_0),
        .I4(error_d1_reg_1),
        .I5(error_d1_reg_0),
        .O(p_73_out));
  FDRE #(
    .INIT(1'b0)) 
    error_d1_reg
       (.C(m_axi_sg_aclk),
        .CE(1'b1),
        .D(p_73_out),
        .Q(error_d1),
        .R(\GNE_SYNC_RESET.scndry_resetn_reg ));
  FDRE #(
    .INIT(1'b0)) 
    halted_reg
       (.C(m_axi_sg_aclk),
        .CE(1'b1),
        .D(s2mm_halted_clr_reg_0),
        .Q(\GEN_DESC_REG_FOR_SG.error_pointer_set_reg_0 ),
        .R(1'b0));
  LUT6 #(
    .INIT(64'h0000AE0A00000000)) 
    idle_i_1__0
       (.I0(idle_reg_0),
        .I1(s2mm_halted_clr_reg),
        .I2(all_is_idle_d1),
        .I3(s2mm_all_idle),
        .I4(s2mm_halted_set),
        .I5(m_axi_sg_aresetn),
        .O(idle_i_1__0_n_0));
  FDRE #(
    .INIT(1'b0)) 
    idle_reg
       (.C(m_axi_sg_aclk),
        .CE(1'b1),
        .D(idle_i_1__0_n_0),
        .Q(idle_reg_0),
        .R(1'b0));
  (* SOFT_HLUTNM = "soft_lutpair151" *) 
  LUT4 #(
    .INIT(16'h00A8)) 
    introut_i_1__0
       (.I0(introut04_out),
        .I1(\GNE_SYNC_RESET.scndry_resetn_reg_0 ),
        .I2(\GNE_SYNC_RESET.scndry_resetn_reg_1 ),
        .I3(soft_reset_d1_reg),
        .O(introut_i_1__0_n_0));
  LUT6 #(
    .INIT(64'hFFFFF888F888F888)) 
    introut_i_2__0
       (.I0(ioc_irq_reg_0),
        .I1(\dmacr_i_reg_n_0_[12] ),
        .I2(err_irq_reg_n_0),
        .I3(\dmacr_i_reg_n_0_[14] ),
        .I4(\dmacr_i_reg_n_0_[13] ),
        .I5(dly_irq_reg_0),
        .O(introut04_out));
  FDRE introut_reg
       (.C(m_axi_sg_aclk),
        .CE(1'b1),
        .D(introut_i_1__0_n_0),
        .Q(s2mm_introut),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    ioc_irq_reg
       (.C(m_axi_sg_aclk),
        .CE(1'b1),
        .D(\GEN_SYNC_WRITE.axi2ip_wrce_reg[13] ),
        .Q(ioc_irq_reg_0),
        .R(\GNE_SYNC_RESET.scndry_resetn_reg ));
  LUT5 #(
    .INIT(32'hAAAAAAA8)) 
    irqdelay_wren_i_1__0
       (.I0(E),
        .I1(irqdelay_wren_i_2__0_n_0),
        .I2(irqdelay_wren_i_3__0_n_0),
        .I3(irqdelay_wren_i_4__0_n_0),
        .I4(irqdelay_wren_i_5__0_n_0),
        .O(irqdelay_wren0));
  LUT4 #(
    .INIT(16'h6FF6)) 
    irqdelay_wren_i_2__0
       (.I0(irqdelay_wren_reg_0[8]),
        .I1(s_axi_lite_wdata[22]),
        .I2(irqdelay_wren_reg_0[7]),
        .I3(s_axi_lite_wdata[21]),
        .O(irqdelay_wren_i_2__0_n_0));
  LUT4 #(
    .INIT(16'h6FF6)) 
    irqdelay_wren_i_3__0
       (.I0(irqdelay_wren_reg_0[14]),
        .I1(s_axi_lite_wdata[28]),
        .I2(irqdelay_wren_reg_0[13]),
        .I3(s_axi_lite_wdata[27]),
        .O(irqdelay_wren_i_3__0_n_0));
  LUT4 #(
    .INIT(16'h6FF6)) 
    irqdelay_wren_i_4__0
       (.I0(irqdelay_wren_reg_0[12]),
        .I1(s_axi_lite_wdata[26]),
        .I2(irqdelay_wren_reg_0[11]),
        .I3(s_axi_lite_wdata[25]),
        .O(irqdelay_wren_i_4__0_n_0));
  LUT4 #(
    .INIT(16'h6FF6)) 
    irqdelay_wren_i_5__0
       (.I0(irqdelay_wren_reg_0[10]),
        .I1(s_axi_lite_wdata[24]),
        .I2(irqdelay_wren_reg_0[9]),
        .I3(s_axi_lite_wdata[23]),
        .O(irqdelay_wren_i_5__0_n_0));
  FDRE irqdelay_wren_reg
       (.C(m_axi_sg_aclk),
        .CE(1'b1),
        .D(irqdelay_wren0),
        .Q(s2mm_irqdelay_wren),
        .R(\GNE_SYNC_RESET.scndry_resetn_reg ));
  LUT5 #(
    .INIT(32'hAAAAAAA8)) 
    irqthresh_wren_i_1__0
       (.I0(E),
        .I1(irqthresh_wren_i_2__0_n_0),
        .I2(irqthresh_wren_i_3__0_n_0),
        .I3(irqthresh_wren_i_4__0_n_0),
        .I4(irqthresh_wren_i_5__0_n_0),
        .O(irqthresh_wren0));
  LUT4 #(
    .INIT(16'h6FF6)) 
    irqthresh_wren_i_2__0
       (.I0(irqdelay_wren_reg_0[0]),
        .I1(s_axi_lite_wdata[14]),
        .I2(s2mm_dmacr[2]),
        .I3(s_axi_lite_wdata[13]),
        .O(irqthresh_wren_i_2__0_n_0));
  LUT4 #(
    .INIT(16'h6FF6)) 
    irqthresh_wren_i_3__0
       (.I0(irqdelay_wren_reg_0[6]),
        .I1(s_axi_lite_wdata[20]),
        .I2(irqdelay_wren_reg_0[5]),
        .I3(s_axi_lite_wdata[19]),
        .O(irqthresh_wren_i_3__0_n_0));
  LUT4 #(
    .INIT(16'h6FF6)) 
    irqthresh_wren_i_4__0
       (.I0(irqdelay_wren_reg_0[4]),
        .I1(s_axi_lite_wdata[18]),
        .I2(irqdelay_wren_reg_0[3]),
        .I3(s_axi_lite_wdata[17]),
        .O(irqthresh_wren_i_4__0_n_0));
  LUT4 #(
    .INIT(16'h6FF6)) 
    irqthresh_wren_i_5__0
       (.I0(irqdelay_wren_reg_0[2]),
        .I1(s_axi_lite_wdata[16]),
        .I2(irqdelay_wren_reg_0[1]),
        .I3(s_axi_lite_wdata[15]),
        .O(irqthresh_wren_i_5__0_n_0));
  FDRE irqthresh_wren_reg
       (.C(m_axi_sg_aclk),
        .CE(1'b1),
        .D(irqthresh_wren0),
        .Q(s2mm_irqthresh_wren),
        .R(\GNE_SYNC_RESET.scndry_resetn_reg ));
  LUT6 #(
    .INIT(64'h9009000000009009)) 
    p_0_out_carry__0_i_1
       (.I0(Q[16]),
        .I1(\GEN_PNTR_FOR_CH2.ch2_fetch_address_i_reg[31] [16]),
        .I2(Q[15]),
        .I3(\GEN_PNTR_FOR_CH2.ch2_fetch_address_i_reg[31] [15]),
        .I4(\GEN_PNTR_FOR_CH2.ch2_fetch_address_i_reg[31] [17]),
        .I5(Q[17]),
        .O(\GEN_PNTR_FOR_CH2.ch2_sg_idle_reg_0 [3]));
  LUT6 #(
    .INIT(64'h9009000000009009)) 
    p_0_out_carry__0_i_2
       (.I0(Q[13]),
        .I1(\GEN_PNTR_FOR_CH2.ch2_fetch_address_i_reg[31] [13]),
        .I2(Q[12]),
        .I3(\GEN_PNTR_FOR_CH2.ch2_fetch_address_i_reg[31] [12]),
        .I4(\GEN_PNTR_FOR_CH2.ch2_fetch_address_i_reg[31] [14]),
        .I5(Q[14]),
        .O(\GEN_PNTR_FOR_CH2.ch2_sg_idle_reg_0 [2]));
  LUT6 #(
    .INIT(64'h9009000000009009)) 
    p_0_out_carry__0_i_3
       (.I0(Q[10]),
        .I1(\GEN_PNTR_FOR_CH2.ch2_fetch_address_i_reg[31] [10]),
        .I2(Q[9]),
        .I3(\GEN_PNTR_FOR_CH2.ch2_fetch_address_i_reg[31] [9]),
        .I4(\GEN_PNTR_FOR_CH2.ch2_fetch_address_i_reg[31] [11]),
        .I5(Q[11]),
        .O(\GEN_PNTR_FOR_CH2.ch2_sg_idle_reg_0 [1]));
  LUT6 #(
    .INIT(64'h9009000000009009)) 
    p_0_out_carry__0_i_4
       (.I0(Q[7]),
        .I1(\GEN_PNTR_FOR_CH2.ch2_fetch_address_i_reg[31] [7]),
        .I2(Q[6]),
        .I3(\GEN_PNTR_FOR_CH2.ch2_fetch_address_i_reg[31] [6]),
        .I4(\GEN_PNTR_FOR_CH2.ch2_fetch_address_i_reg[31] [8]),
        .I5(Q[8]),
        .O(\GEN_PNTR_FOR_CH2.ch2_sg_idle_reg_0 [0]));
  LUT4 #(
    .INIT(16'h9009)) 
    p_0_out_carry__1_i_1
       (.I0(Q[24]),
        .I1(\GEN_PNTR_FOR_CH2.ch2_fetch_address_i_reg[31] [24]),
        .I2(Q[25]),
        .I3(\GEN_PNTR_FOR_CH2.ch2_fetch_address_i_reg[31] [25]),
        .O(\GEN_PNTR_FOR_CH2.ch2_sg_idle_reg_1 [2]));
  LUT6 #(
    .INIT(64'h9009000000009009)) 
    p_0_out_carry__1_i_2
       (.I0(Q[22]),
        .I1(\GEN_PNTR_FOR_CH2.ch2_fetch_address_i_reg[31] [22]),
        .I2(Q[21]),
        .I3(\GEN_PNTR_FOR_CH2.ch2_fetch_address_i_reg[31] [21]),
        .I4(\GEN_PNTR_FOR_CH2.ch2_fetch_address_i_reg[31] [23]),
        .I5(Q[23]),
        .O(\GEN_PNTR_FOR_CH2.ch2_sg_idle_reg_1 [1]));
  LUT6 #(
    .INIT(64'h9009000000009009)) 
    p_0_out_carry__1_i_3
       (.I0(Q[19]),
        .I1(\GEN_PNTR_FOR_CH2.ch2_fetch_address_i_reg[31] [19]),
        .I2(Q[18]),
        .I3(\GEN_PNTR_FOR_CH2.ch2_fetch_address_i_reg[31] [18]),
        .I4(\GEN_PNTR_FOR_CH2.ch2_fetch_address_i_reg[31] [20]),
        .I5(Q[20]),
        .O(\GEN_PNTR_FOR_CH2.ch2_sg_idle_reg_1 [0]));
  LUT6 #(
    .INIT(64'h9009000000009009)) 
    p_0_out_carry_i_1__0
       (.I0(Q[4]),
        .I1(\GEN_PNTR_FOR_CH2.ch2_fetch_address_i_reg[31] [4]),
        .I2(Q[3]),
        .I3(\GEN_PNTR_FOR_CH2.ch2_fetch_address_i_reg[31] [3]),
        .I4(\GEN_PNTR_FOR_CH2.ch2_fetch_address_i_reg[31] [5]),
        .I5(Q[5]),
        .O(\GEN_PNTR_FOR_CH2.ch2_sg_idle_reg [1]));
  LUT6 #(
    .INIT(64'h9009000000009009)) 
    p_0_out_carry_i_2
       (.I0(Q[1]),
        .I1(\GEN_PNTR_FOR_CH2.ch2_fetch_address_i_reg[31] [1]),
        .I2(Q[0]),
        .I3(\GEN_PNTR_FOR_CH2.ch2_fetch_address_i_reg[31] [0]),
        .I4(\GEN_PNTR_FOR_CH2.ch2_fetch_address_i_reg[31] [2]),
        .I5(Q[2]),
        .O(\GEN_PNTR_FOR_CH2.ch2_sg_idle_reg [0]));
  FDRE #(
    .INIT(1'b0)) 
    sg_decerr_reg
       (.C(m_axi_sg_aclk),
        .CE(1'b1),
        .D(\GEN_CH2_UPDATE.ch2_updt_decerr_set_reg ),
        .Q(error_d1_reg_2),
        .R(\GNE_SYNC_RESET.scndry_resetn_reg ));
  FDRE #(
    .INIT(1'b0)) 
    sg_ftch_error_reg
       (.C(m_axi_sg_aclk),
        .CE(1'b1),
        .D(sg_ftch_error0_1),
        .Q(sg_ftch_error),
        .R(\GNE_SYNC_RESET.scndry_resetn_reg ));
  FDRE #(
    .INIT(1'b0)) 
    sg_interr_reg
       (.C(m_axi_sg_aclk),
        .CE(1'b1),
        .D(\GEN_CH2_UPDATE.ch2_updt_interr_set_reg ),
        .Q(error_d1_reg_0),
        .R(\GNE_SYNC_RESET.scndry_resetn_reg ));
  FDRE #(
    .INIT(1'b0)) 
    sg_slverr_reg
       (.C(m_axi_sg_aclk),
        .CE(1'b1),
        .D(\GEN_CH2_UPDATE.ch2_updt_slverr_set_reg ),
        .Q(error_d1_reg_1),
        .R(\GNE_SYNC_RESET.scndry_resetn_reg ));
  LUT6 #(
    .INIT(64'hFFFFFFFFFFFFFFFE)) 
    sg_updt_error_i_1__0
       (.I0(sg_updt_error_reg_2),
        .I1(p_26_out),
        .I2(sg_updt_error_reg_1),
        .I3(sg_updt_error_reg_0),
        .I4(p_25_out),
        .I5(p_24_out),
        .O(sg_updt_error0));
  FDRE #(
    .INIT(1'b0)) 
    sg_updt_error_reg
       (.C(m_axi_sg_aclk),
        .CE(1'b1),
        .D(sg_updt_error0),
        .Q(sg_updt_error),
        .R(\GNE_SYNC_RESET.scndry_resetn_reg ));
  (* SOFT_HLUTNM = "soft_lutpair151" *) 
  LUT2 #(
    .INIT(4'hE)) 
    soft_reset_d1_i_1
       (.I0(soft_reset_d1_reg),
        .I1(\dmacr_i_reg[2]_0 ),
        .O(soft_reset));
endmodule

(* ORIG_REF_NAME = "axi_dma_reset" *) 
module design_1_axi_dma_0_0_axi_dma_reset
   (out,
    \GEN_FOR_SYNC.s_sof_generated_reg ,
    sig_cmd_stat_rst_user_reg_n_cdc_from_reg__0,
    mm2s_prmry_reset_out_n,
    mm2s_cntrl_reset_out_n,
    soft_reset_d1,
    soft_reset_re,
    \updt_desc_reg2_reg[0] ,
    \dmacr_i_reg[0] ,
    \dmacr_i_reg[0]_0 ,
    m_axi_sg_aresetn,
    \GEN_FOR_SYNC.s_last_d1_reg ,
    \updt_desc_reg2_reg[0]_0 ,
    dm_m_axi_sg_aresetn,
    \GEN_RESET_FOR_MM2S.mm2s_soft_reset_done_reg ,
    sig_s_h_halt_reg_reg,
    m_axi_sg_aclk,
    mm2s_all_idle,
    soft_reset,
    soft_reset_re0,
    \GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_s_level_out_d4 ,
    mm2s_stop,
    \GNE_SYNC_RESET.scndry_resetn_reg_0 ,
    \dmacr_i_reg[2] ,
    \dmacr_i_reg[2]_0 ,
    s2mm_stop,
    p_7_out_0,
    sts_received_d1_1,
    scndry_out,
    \GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_s_level_out_d4_0 ,
    \GEN_RESET_FOR_S2MM.s2mm_soft_reset_done_reg ,
    \GEN_RESET_FOR_MM2S.mm2s_soft_reset_done_reg_0 ,
    mm2s_halt_cmplt,
    sig_rst2all_stop_request);
  output out;
  output \GEN_FOR_SYNC.s_sof_generated_reg ;
  output sig_cmd_stat_rst_user_reg_n_cdc_from_reg__0;
  output mm2s_prmry_reset_out_n;
  output mm2s_cntrl_reset_out_n;
  output soft_reset_d1;
  output soft_reset_re;
  output \updt_desc_reg2_reg[0] ;
  output \dmacr_i_reg[0] ;
  output \dmacr_i_reg[0]_0 ;
  output m_axi_sg_aresetn;
  output \GEN_FOR_SYNC.s_last_d1_reg ;
  output \updt_desc_reg2_reg[0]_0 ;
  output dm_m_axi_sg_aresetn;
  output \GEN_RESET_FOR_MM2S.mm2s_soft_reset_done_reg ;
  output sig_s_h_halt_reg_reg;
  input m_axi_sg_aclk;
  input mm2s_all_idle;
  input soft_reset;
  input soft_reset_re0;
  input \GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_s_level_out_d4 ;
  input mm2s_stop;
  input \GNE_SYNC_RESET.scndry_resetn_reg_0 ;
  input \dmacr_i_reg[2] ;
  input \dmacr_i_reg[2]_0 ;
  input s2mm_stop;
  input p_7_out_0;
  input sts_received_d1_1;
  input scndry_out;
  input \GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_s_level_out_d4_0 ;
  input \GEN_RESET_FOR_S2MM.s2mm_soft_reset_done_reg ;
  input \GEN_RESET_FOR_MM2S.mm2s_soft_reset_done_reg_0 ;
  input mm2s_halt_cmplt;
  input sig_rst2all_stop_request;

  wire \GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_s_level_out_d4 ;
  wire \GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_s_level_out_d4_0 ;
  wire \GEN_FOR_SYNC.s_last_d1_reg ;
  (* RTL_KEEP = "true" *) (* equivalent_register_removal = "no" *) wire \GEN_FOR_SYNC.s_sof_generated_reg ;
  wire \GEN_RESET_FOR_MM2S.mm2s_soft_reset_done_reg ;
  wire \GEN_RESET_FOR_MM2S.mm2s_soft_reset_done_reg_0 ;
  wire \GEN_RESET_FOR_S2MM.s2mm_soft_reset_done_reg ;
  wire \GNE_SYNC_RESET.halt_i_i_1_n_0 ;
  wire \GNE_SYNC_RESET.min_assert_sftrst_i_1_n_0 ;
  wire \GNE_SYNC_RESET.prmry_reset_out_n_i_1_n_0 ;
  wire \GNE_SYNC_RESET.s_soft_reset_i_i_1_n_0 ;
  wire \GNE_SYNC_RESET.scndry_resetn_i_2_n_0 ;
  wire \GNE_SYNC_RESET.scndry_resetn_reg_0 ;
  wire \GNE_SYNC_RESET.sft_rst_dly1_i_1_n_0 ;
  wire assert_sftrst_d1;
  wire dm_m_axi_sg_aresetn;
  (* RTL_KEEP = "true" *) (* equivalent_register_removal = "no" *) wire dm_mm2s_scndry_resetn;
  wire \dmacr_i_reg[0] ;
  wire \dmacr_i_reg[0]_0 ;
  wire \dmacr_i_reg[2] ;
  wire \dmacr_i_reg[2]_0 ;
  wire m_axi_sg_aclk;
  wire m_axi_sg_aresetn;
  wire min_assert_sftrst;
  wire mm2s_all_idle;
  (* RTL_KEEP = "true" *) (* equivalent_register_removal = "no" *) wire mm2s_cntrl_reset_out_n;
  wire mm2s_halt_cmplt;
  (* RTL_KEEP = "true" *) (* equivalent_register_removal = "no" *) wire mm2s_prmry_reset_out_n;
  wire mm2s_stop;
  wire n_0_1994;
  (* RTL_KEEP = "true" *) (* equivalent_register_removal = "no" *) wire out;
  wire p_7_out_0;
  wire s2mm_stop;
  wire s_soft_reset_i;
  wire s_soft_reset_i_d1;
  wire scndry_out;
  wire sft_rst_dly1;
  wire sft_rst_dly2;
  wire sft_rst_dly3;
  wire sft_rst_dly4;
  wire sft_rst_dly5;
  wire sft_rst_dly6;
  wire sft_rst_dly7;
  (* RTL_KEEP = "true" *) (* equivalent_register_removal = "no" *) wire sig_cmd_stat_rst_user_reg_n_cdc_from_reg__0;
  wire sig_rst2all_stop_request;
  wire sig_s_h_halt_reg_reg;
  wire soft_reset;
  wire soft_reset_d1;
  wire soft_reset_re;
  wire soft_reset_re0;
  wire sts_received_d1_1;
  wire \updt_desc_reg2_reg[0] ;
  wire \updt_desc_reg2_reg[0]_0 ;

  LUT1 #(
    .INIT(2'h1)) 
    \FSM_sequential_mm2s_cs[1]_i_1 
       (.I0(out),
        .O(\GEN_FOR_SYNC.s_last_d1_reg ));
  LUT5 #(
    .INIT(32'h00F02020)) 
    \GEN_RESET_FOR_MM2S.mm2s_soft_reset_done_i_1 
       (.I0(assert_sftrst_d1),
        .I1(min_assert_sftrst),
        .I2(scndry_out),
        .I3(\GEN_RESET_FOR_S2MM.s2mm_soft_reset_done_reg ),
        .I4(\GEN_RESET_FOR_MM2S.mm2s_soft_reset_done_reg_0 ),
        .O(\GEN_RESET_FOR_MM2S.mm2s_soft_reset_done_reg ));
  LUT6 #(
    .INIT(64'h1010101010101000)) 
    \GNE_SYNC_RESET.halt_i_i_1 
       (.I0(s_soft_reset_i),
        .I1(min_assert_sftrst),
        .I2(scndry_out),
        .I3(\updt_desc_reg2_reg[0] ),
        .I4(soft_reset_re),
        .I5(mm2s_stop),
        .O(\GNE_SYNC_RESET.halt_i_i_1_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \GNE_SYNC_RESET.halt_i_reg 
       (.C(m_axi_sg_aclk),
        .CE(1'b1),
        .D(\GNE_SYNC_RESET.halt_i_i_1_n_0 ),
        .Q(\updt_desc_reg2_reg[0] ),
        .R(1'b0));
  (* SOFT_HLUTNM = "soft_lutpair272" *) 
  LUT4 #(
    .INIT(16'h4F44)) 
    \GNE_SYNC_RESET.min_assert_sftrst_i_1 
       (.I0(sft_rst_dly7),
        .I1(min_assert_sftrst),
        .I2(s_soft_reset_i_d1),
        .I3(s_soft_reset_i),
        .O(\GNE_SYNC_RESET.min_assert_sftrst_i_1_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \GNE_SYNC_RESET.min_assert_sftrst_reg 
       (.C(m_axi_sg_aclk),
        .CE(1'b1),
        .D(\GNE_SYNC_RESET.min_assert_sftrst_i_1_n_0 ),
        .Q(min_assert_sftrst),
        .R(1'b0));
  (* SOFT_HLUTNM = "soft_lutpair272" *) 
  LUT3 #(
    .INIT(8'h04)) 
    \GNE_SYNC_RESET.prmry_reset_out_n_i_1 
       (.I0(min_assert_sftrst),
        .I1(scndry_out),
        .I2(s_soft_reset_i),
        .O(\GNE_SYNC_RESET.prmry_reset_out_n_i_1_n_0 ));
  (* KEEP = "yes" *) 
  (* equivalent_register_removal = "no" *) 
  FDRE #(
    .INIT(1'b1)) 
    \GNE_SYNC_RESET.prmry_reset_out_n_reg 
       (.C(m_axi_sg_aclk),
        .CE(1'b1),
        .D(\GNE_SYNC_RESET.prmry_reset_out_n_i_1_n_0 ),
        .Q(mm2s_prmry_reset_out_n),
        .R(1'b0));
  (* KEEP = "yes" *) 
  (* equivalent_register_removal = "no" *) 
  FDRE #(
    .INIT(1'b0)) 
    \GNE_SYNC_RESET.prmry_resetn_reg 
       (.C(m_axi_sg_aclk),
        .CE(1'b1),
        .D(\GNE_SYNC_RESET.scndry_resetn_i_2_n_0 ),
        .Q(\GEN_FOR_SYNC.s_sof_generated_reg ),
        .R(\GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_s_level_out_d4 ));
  LUT6 #(
    .INIT(64'hFF70707070707070)) 
    \GNE_SYNC_RESET.s_soft_reset_i_i_1 
       (.I0(\GEN_RESET_FOR_S2MM.s2mm_soft_reset_done_reg ),
        .I1(\GEN_RESET_FOR_MM2S.mm2s_soft_reset_done_reg_0 ),
        .I2(s_soft_reset_i),
        .I3(mm2s_all_idle),
        .I4(mm2s_halt_cmplt),
        .I5(soft_reset),
        .O(\GNE_SYNC_RESET.s_soft_reset_i_i_1_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \GNE_SYNC_RESET.s_soft_reset_i_reg 
       (.C(m_axi_sg_aclk),
        .CE(1'b1),
        .D(\GNE_SYNC_RESET.s_soft_reset_i_i_1_n_0 ),
        .Q(s_soft_reset_i),
        .R(1'b0));
  LUT2 #(
    .INIT(4'h1)) 
    \GNE_SYNC_RESET.scndry_resetn_i_2 
       (.I0(s_soft_reset_i),
        .I1(min_assert_sftrst),
        .O(\GNE_SYNC_RESET.scndry_resetn_i_2_n_0 ));
  (* KEEP = "yes" *) 
  (* equivalent_register_removal = "no" *) 
  FDRE #(
    .INIT(1'b1)) 
    \GNE_SYNC_RESET.scndry_resetn_reg 
       (.C(m_axi_sg_aclk),
        .CE(1'b1),
        .D(\GNE_SYNC_RESET.scndry_resetn_i_2_n_0 ),
        .Q(out),
        .R(\GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_s_level_out_d4 ));
  LUT2 #(
    .INIT(4'h2)) 
    \GNE_SYNC_RESET.sft_rst_dly1_i_1 
       (.I0(s_soft_reset_i),
        .I1(s_soft_reset_i_d1),
        .O(\GNE_SYNC_RESET.sft_rst_dly1_i_1_n_0 ));
  FDSE #(
    .INIT(1'b0)) 
    \GNE_SYNC_RESET.sft_rst_dly1_reg 
       (.C(m_axi_sg_aclk),
        .CE(mm2s_all_idle),
        .D(1'b0),
        .Q(sft_rst_dly1),
        .S(\GNE_SYNC_RESET.sft_rst_dly1_i_1_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \GNE_SYNC_RESET.sft_rst_dly2_reg 
       (.C(m_axi_sg_aclk),
        .CE(mm2s_all_idle),
        .D(sft_rst_dly1),
        .Q(sft_rst_dly2),
        .R(\GNE_SYNC_RESET.sft_rst_dly1_i_1_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \GNE_SYNC_RESET.sft_rst_dly3_reg 
       (.C(m_axi_sg_aclk),
        .CE(mm2s_all_idle),
        .D(sft_rst_dly2),
        .Q(sft_rst_dly3),
        .R(\GNE_SYNC_RESET.sft_rst_dly1_i_1_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \GNE_SYNC_RESET.sft_rst_dly4_reg 
       (.C(m_axi_sg_aclk),
        .CE(mm2s_all_idle),
        .D(sft_rst_dly3),
        .Q(sft_rst_dly4),
        .R(\GNE_SYNC_RESET.sft_rst_dly1_i_1_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \GNE_SYNC_RESET.sft_rst_dly5_reg 
       (.C(m_axi_sg_aclk),
        .CE(mm2s_all_idle),
        .D(sft_rst_dly4),
        .Q(sft_rst_dly5),
        .R(\GNE_SYNC_RESET.sft_rst_dly1_i_1_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \GNE_SYNC_RESET.sft_rst_dly6_reg 
       (.C(m_axi_sg_aclk),
        .CE(mm2s_all_idle),
        .D(sft_rst_dly5),
        .Q(sft_rst_dly6),
        .R(\GNE_SYNC_RESET.sft_rst_dly1_i_1_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \GNE_SYNC_RESET.sft_rst_dly7_reg 
       (.C(m_axi_sg_aclk),
        .CE(mm2s_all_idle),
        .D(sft_rst_dly6),
        .Q(sft_rst_dly7),
        .R(\GNE_SYNC_RESET.sft_rst_dly1_i_1_n_0 ));
  LUT2 #(
    .INIT(4'hE)) 
    \I_RESET/sig_s_h_halt_reg_i_1 
       (.I0(\updt_desc_reg2_reg[0] ),
        .I1(sig_rst2all_stop_request),
        .O(sig_s_h_halt_reg_reg));
  FDRE #(
    .INIT(1'b0)) 
    assert_sftrst_d1_reg
       (.C(m_axi_sg_aclk),
        .CE(1'b1),
        .D(min_assert_sftrst),
        .Q(assert_sftrst_d1),
        .R(1'b0));
  LUT3 #(
    .INIT(8'h02)) 
    dm_prmry_resetn_inferred_i_1
       (.I0(scndry_out),
        .I1(min_assert_sftrst),
        .I2(s_soft_reset_i),
        .O(dm_mm2s_scndry_resetn));
  LUT5 #(
    .INIT(32'h00000054)) 
    \dmacr_i[0]_i_2 
       (.I0(mm2s_stop),
        .I1(out),
        .I2(\GNE_SYNC_RESET.scndry_resetn_reg_0 ),
        .I3(\dmacr_i_reg[2] ),
        .I4(\dmacr_i_reg[2]_0 ),
        .O(\dmacr_i_reg[0] ));
  LUT5 #(
    .INIT(32'h00000054)) 
    \dmacr_i[0]_i_2__0 
       (.I0(s2mm_stop),
        .I1(out),
        .I2(\GNE_SYNC_RESET.scndry_resetn_reg_0 ),
        .I3(\dmacr_i_reg[2] ),
        .I4(\dmacr_i_reg[2]_0 ),
        .O(\dmacr_i_reg[0]_0 ));
  LUT1 #(
    .INIT(2'h2)) 
    i_0
       (.I0(dm_mm2s_scndry_resetn),
        .O(sig_cmd_stat_rst_user_reg_n_cdc_from_reg__0));
  LUT1 #(
    .INIT(2'h2)) 
    i_1
       (.I0(1'b1),
        .O(mm2s_cntrl_reset_out_n));
  LUT1 #(
    .INIT(2'h1)) 
    i_1994
       (.I0(out),
        .O(n_0_1994));
  LUT2 #(
    .INIT(4'hE)) 
    m_axis_ftch_sts_tready_i_1
       (.I0(out),
        .I1(\GNE_SYNC_RESET.scndry_resetn_reg_0 ),
        .O(m_axi_sg_aresetn));
  FDRE #(
    .INIT(1'b0)) 
    s_soft_reset_i_d1_reg
       (.C(m_axi_sg_aclk),
        .CE(1'b1),
        .D(s_soft_reset_i),
        .Q(s_soft_reset_i_d1),
        .R(1'b0));
  LUT2 #(
    .INIT(4'hE)) 
    sig_cmd_stat_rst_user_reg_n_cdc_from_i_1
       (.I0(dm_mm2s_scndry_resetn),
        .I1(\GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_s_level_out_d4_0 ),
        .O(dm_m_axi_sg_aresetn));
  FDRE #(
    .INIT(1'b0)) 
    soft_reset_d1_reg
       (.C(m_axi_sg_aclk),
        .CE(1'b1),
        .D(soft_reset),
        .Q(soft_reset_d1),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    soft_reset_re_reg
       (.C(m_axi_sg_aclk),
        .CE(1'b1),
        .D(soft_reset_re0),
        .Q(soft_reset_re),
        .R(1'b0));
  LUT4 #(
    .INIT(16'h04FF)) 
    \updt_desc_reg2[32]_i_1 
       (.I0(\updt_desc_reg2_reg[0] ),
        .I1(p_7_out_0),
        .I2(sts_received_d1_1),
        .I3(out),
        .O(\updt_desc_reg2_reg[0]_0 ));
endmodule

(* ORIG_REF_NAME = "axi_dma_reset" *) 
module design_1_axi_dma_0_0_axi_dma_reset_1
   (out,
    \GEN_FOR_SYNC.s_sof_generated_reg ,
    sig_cmd_stat_rst_user_reg_n_cdc_from_reg__0,
    sig_cmd_stat_rst_user_reg_n_cdc_from_reg__0_0,
    s2mm_prmry_reset_out_n,
    s2mm_sts_reset_out_n,
    \GEN_DESC_UPDT_QUEUE.GEN_DESC_UPDT_NO_STSAPP.updt_desc_sts_reg[0] ,
    \dmacr_i_reg[4] ,
    \dmacr_i_reg[23] ,
    \dmacr_i_reg[23]_0 ,
    queue_sinit,
    queue_sinit2,
    \GEN_CH1_FETCH.ch1_ftch_idle_reg ,
    counter0,
    \GEN_DESC_UPDT_QUEUE.GEN_DESC_UPDT_NO_STSAPP.updt_desc_sts_reg[0]_0 ,
    \GEN_FOR_SYNC.s_last_d1_reg ,
    \GEN_RESET_FOR_S2MM.s2mm_soft_reset_done_reg ,
    sig_s_h_halt_reg_reg,
    m_axi_sg_aclk,
    s2mm_all_idle,
    \GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_s_level_out_d4 ,
    \GNE_SYNC_RESET.scndry_resetn_reg_0 ,
    \s_axi_lite_wdata[16] ,
    \s_axi_lite_wdata[19] ,
    s_axi_lite_wdata,
    \GEN_SYNC_WRITE.axi2ip_wrce_reg[12] ,
    mm2s_stop_i,
    p_16_out,
    \dmacr_i_reg[0] ,
    \GEN_S2MM_DMA_CONTROL.s2mm_desc_flush_i_reg ,
    p_7_out,
    m_axi_sg_rvalid,
    m_axi_sg_rlast,
    p_8_out,
    sts_received_d1,
    scndry_out,
    soft_reset_re,
    s2mm_stop,
    \GEN_RESET_FOR_S2MM.s2mm_soft_reset_done_reg_0 ,
    \GEN_RESET_FOR_MM2S.mm2s_soft_reset_done_reg ,
    s2mm_halt_cmplt,
    soft_reset,
    sig_s_h_halt_reg);
  output out;
  output \GEN_FOR_SYNC.s_sof_generated_reg ;
  output sig_cmd_stat_rst_user_reg_n_cdc_from_reg__0;
  output sig_cmd_stat_rst_user_reg_n_cdc_from_reg__0_0;
  output s2mm_prmry_reset_out_n;
  output s2mm_sts_reset_out_n;
  output \GEN_DESC_UPDT_QUEUE.GEN_DESC_UPDT_NO_STSAPP.updt_desc_sts_reg[0] ;
  output [0:0]\dmacr_i_reg[4] ;
  output [0:0]\dmacr_i_reg[23] ;
  output [0:0]\dmacr_i_reg[23]_0 ;
  output queue_sinit;
  output queue_sinit2;
  output \GEN_CH1_FETCH.ch1_ftch_idle_reg ;
  output counter0;
  output \GEN_DESC_UPDT_QUEUE.GEN_DESC_UPDT_NO_STSAPP.updt_desc_sts_reg[0]_0 ;
  output \GEN_FOR_SYNC.s_last_d1_reg ;
  output \GEN_RESET_FOR_S2MM.s2mm_soft_reset_done_reg ;
  output sig_s_h_halt_reg_reg;
  input m_axi_sg_aclk;
  input s2mm_all_idle;
  input \GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_s_level_out_d4 ;
  input \GNE_SYNC_RESET.scndry_resetn_reg_0 ;
  input \s_axi_lite_wdata[16] ;
  input \s_axi_lite_wdata[19] ;
  input [0:0]s_axi_lite_wdata;
  input [1:0]\GEN_SYNC_WRITE.axi2ip_wrce_reg[12] ;
  input mm2s_stop_i;
  input p_16_out;
  input [0:0]\dmacr_i_reg[0] ;
  input \GEN_S2MM_DMA_CONTROL.s2mm_desc_flush_i_reg ;
  input p_7_out;
  input m_axi_sg_rvalid;
  input m_axi_sg_rlast;
  input p_8_out;
  input sts_received_d1;
  input scndry_out;
  input soft_reset_re;
  input s2mm_stop;
  input \GEN_RESET_FOR_S2MM.s2mm_soft_reset_done_reg_0 ;
  input \GEN_RESET_FOR_MM2S.mm2s_soft_reset_done_reg ;
  input s2mm_halt_cmplt;
  input soft_reset;
  input sig_s_h_halt_reg;

  wire \GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_s_level_out_d4 ;
  wire \GEN_CH1_FETCH.ch1_ftch_idle_reg ;
  wire \GEN_DESC_UPDT_QUEUE.GEN_DESC_UPDT_NO_STSAPP.updt_desc_sts_reg[0] ;
  wire \GEN_DESC_UPDT_QUEUE.GEN_DESC_UPDT_NO_STSAPP.updt_desc_sts_reg[0]_0 ;
  wire \GEN_FOR_SYNC.s_last_d1_reg ;
  (* RTL_KEEP = "true" *) (* equivalent_register_removal = "no" *) wire \GEN_FOR_SYNC.s_sof_generated_reg ;
  wire \GEN_RESET_FOR_MM2S.mm2s_soft_reset_done_reg ;
  wire \GEN_RESET_FOR_S2MM.s2mm_soft_reset_done_reg ;
  wire \GEN_RESET_FOR_S2MM.s2mm_soft_reset_done_reg_0 ;
  wire \GEN_S2MM_DMA_CONTROL.s2mm_desc_flush_i_reg ;
  wire [1:0]\GEN_SYNC_WRITE.axi2ip_wrce_reg[12] ;
  wire \GNE_SYNC_RESET.halt_i_i_1__0_n_0 ;
  wire \GNE_SYNC_RESET.min_assert_sftrst_i_1__0_n_0 ;
  wire \GNE_SYNC_RESET.prmry_reset_out_n_i_1__0_n_0 ;
  wire \GNE_SYNC_RESET.s_soft_reset_i_i_1__0_n_0 ;
  wire \GNE_SYNC_RESET.scndry_resetn_i_1_n_0 ;
  wire \GNE_SYNC_RESET.scndry_resetn_reg_0 ;
  wire \GNE_SYNC_RESET.sft_rst_dly1_i_1__0_n_0 ;
  wire \GNE_SYNC_RESET.sft_rst_dly1_reg_n_0 ;
  wire \GNE_SYNC_RESET.sft_rst_dly2_reg_n_0 ;
  wire \GNE_SYNC_RESET.sft_rst_dly3_reg_n_0 ;
  wire \GNE_SYNC_RESET.sft_rst_dly4_reg_n_0 ;
  wire \GNE_SYNC_RESET.sft_rst_dly5_reg_n_0 ;
  wire \GNE_SYNC_RESET.sft_rst_dly6_reg_n_0 ;
  wire \GNE_SYNC_RESET.sft_rst_dly7_reg_n_0 ;
  wire assert_sftrst_d1;
  wire counter0;
  wire [0:0]\dmacr_i_reg[0] ;
  wire [0:0]\dmacr_i_reg[23] ;
  wire [0:0]\dmacr_i_reg[23]_0 ;
  wire [0:0]\dmacr_i_reg[4] ;
  wire m_axi_sg_aclk;
  wire m_axi_sg_rlast;
  wire m_axi_sg_rvalid;
  wire min_assert_sftrst;
  wire mm2s_stop_i;
  wire n_0_1992;
  (* RTL_KEEP = "true" *) (* equivalent_register_removal = "no" *) wire out;
  wire p_16_out;
  wire p_7_out;
  wire p_8_out;
  wire queue_sinit;
  wire queue_sinit2;
  wire s2mm_all_idle;
  wire s2mm_halt_cmplt;
  (* RTL_KEEP = "true" *) (* equivalent_register_removal = "no" *) wire s2mm_prmry_reset_out_n;
  wire s2mm_stop;
  (* RTL_KEEP = "true" *) (* equivalent_register_removal = "no" *) wire s2mm_sts_reset_out_n;
  wire [0:0]s_axi_lite_wdata;
  wire \s_axi_lite_wdata[16] ;
  wire \s_axi_lite_wdata[19] ;
  wire s_soft_reset_i;
  wire s_soft_reset_i_d1;
  wire scndry_out;
  (* RTL_KEEP = "true" *) (* equivalent_register_removal = "no" *) wire sig_cmd_stat_rst_user_reg_n_cdc_from_reg__0;
  (* RTL_KEEP = "true" *) (* equivalent_register_removal = "no" *) wire sig_cmd_stat_rst_user_reg_n_cdc_from_reg__0_0;
  wire sig_s_h_halt_reg;
  wire sig_s_h_halt_reg_reg;
  wire soft_reset;
  wire soft_reset_re;
  wire sts_received_d1;

  LUT1 #(
    .INIT(2'h1)) 
    \FSM_sequential_GEN_SM_FOR_NO_LENGTH.s2mm_cs[1]_i_1 
       (.I0(out),
        .O(\GEN_FOR_SYNC.s_last_d1_reg ));
  LUT3 #(
    .INIT(8'hAB)) 
    \GEN_CH1_FETCH.ch1_ftch_idle_i_3 
       (.I0(p_7_out),
        .I1(out),
        .I2(\GNE_SYNC_RESET.scndry_resetn_reg_0 ),
        .O(\GEN_CH1_FETCH.ch1_ftch_idle_reg ));
  LUT2 #(
    .INIT(4'h1)) 
    \GEN_CH2_UPDATE.ch2_updt_ioc_irq_set_i_1 
       (.I0(out),
        .I1(\GNE_SYNC_RESET.scndry_resetn_reg_0 ),
        .O(\dmacr_i_reg[4] ));
  LUT4 #(
    .INIT(16'h04FF)) 
    \GEN_DESC_UPDT_QUEUE.GEN_DESC_UPDT_NO_STSAPP.updt_desc_sts[30]_i_1 
       (.I0(\GEN_DESC_UPDT_QUEUE.GEN_DESC_UPDT_NO_STSAPP.updt_desc_sts_reg[0] ),
        .I1(p_8_out),
        .I2(sts_received_d1),
        .I3(out),
        .O(\GEN_DESC_UPDT_QUEUE.GEN_DESC_UPDT_NO_STSAPP.updt_desc_sts_reg[0]_0 ));
  LUT5 #(
    .INIT(32'hABABABFF)) 
    \GEN_MM2S.reg1[90]_i_1 
       (.I0(mm2s_stop_i),
        .I1(p_16_out),
        .I2(\dmacr_i_reg[0] ),
        .I3(out),
        .I4(\GNE_SYNC_RESET.scndry_resetn_reg_0 ),
        .O(queue_sinit));
  LUT5 #(
    .INIT(32'h0020F020)) 
    \GEN_RESET_FOR_S2MM.s2mm_soft_reset_done_i_1 
       (.I0(assert_sftrst_d1),
        .I1(min_assert_sftrst),
        .I2(scndry_out),
        .I3(\GEN_RESET_FOR_S2MM.s2mm_soft_reset_done_reg_0 ),
        .I4(\GEN_RESET_FOR_MM2S.mm2s_soft_reset_done_reg ),
        .O(\GEN_RESET_FOR_S2MM.s2mm_soft_reset_done_reg ));
  LUT3 #(
    .INIT(8'hAB)) 
    \GEN_S2MM.reg2[90]_i_1 
       (.I0(\GEN_S2MM_DMA_CONTROL.s2mm_desc_flush_i_reg ),
        .I1(out),
        .I2(\GNE_SYNC_RESET.scndry_resetn_reg_0 ),
        .O(queue_sinit2));
  LUT6 #(
    .INIT(64'h1010101010101000)) 
    \GNE_SYNC_RESET.halt_i_i_1__0 
       (.I0(s_soft_reset_i),
        .I1(min_assert_sftrst),
        .I2(scndry_out),
        .I3(\GEN_DESC_UPDT_QUEUE.GEN_DESC_UPDT_NO_STSAPP.updt_desc_sts_reg[0] ),
        .I4(soft_reset_re),
        .I5(s2mm_stop),
        .O(\GNE_SYNC_RESET.halt_i_i_1__0_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \GNE_SYNC_RESET.halt_i_reg 
       (.C(m_axi_sg_aclk),
        .CE(1'b1),
        .D(\GNE_SYNC_RESET.halt_i_i_1__0_n_0 ),
        .Q(\GEN_DESC_UPDT_QUEUE.GEN_DESC_UPDT_NO_STSAPP.updt_desc_sts_reg[0] ),
        .R(1'b0));
  (* SOFT_HLUTNM = "soft_lutpair273" *) 
  LUT4 #(
    .INIT(16'h4F44)) 
    \GNE_SYNC_RESET.min_assert_sftrst_i_1__0 
       (.I0(\GNE_SYNC_RESET.sft_rst_dly7_reg_n_0 ),
        .I1(min_assert_sftrst),
        .I2(s_soft_reset_i_d1),
        .I3(s_soft_reset_i),
        .O(\GNE_SYNC_RESET.min_assert_sftrst_i_1__0_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \GNE_SYNC_RESET.min_assert_sftrst_reg 
       (.C(m_axi_sg_aclk),
        .CE(1'b1),
        .D(\GNE_SYNC_RESET.min_assert_sftrst_i_1__0_n_0 ),
        .Q(min_assert_sftrst),
        .R(1'b0));
  (* SOFT_HLUTNM = "soft_lutpair273" *) 
  LUT3 #(
    .INIT(8'h04)) 
    \GNE_SYNC_RESET.prmry_reset_out_n_i_1__0 
       (.I0(min_assert_sftrst),
        .I1(scndry_out),
        .I2(s_soft_reset_i),
        .O(\GNE_SYNC_RESET.prmry_reset_out_n_i_1__0_n_0 ));
  (* KEEP = "yes" *) 
  (* equivalent_register_removal = "no" *) 
  FDRE #(
    .INIT(1'b1)) 
    \GNE_SYNC_RESET.prmry_reset_out_n_reg 
       (.C(m_axi_sg_aclk),
        .CE(1'b1),
        .D(\GNE_SYNC_RESET.prmry_reset_out_n_i_1__0_n_0 ),
        .Q(s2mm_prmry_reset_out_n),
        .R(1'b0));
  (* KEEP = "yes" *) 
  (* equivalent_register_removal = "no" *) 
  FDRE #(
    .INIT(1'b0)) 
    \GNE_SYNC_RESET.prmry_resetn_reg 
       (.C(m_axi_sg_aclk),
        .CE(1'b1),
        .D(\GNE_SYNC_RESET.scndry_resetn_i_1_n_0 ),
        .Q(\GEN_FOR_SYNC.s_sof_generated_reg ),
        .R(\GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_s_level_out_d4 ));
  LUT6 #(
    .INIT(64'hFF70707070707070)) 
    \GNE_SYNC_RESET.s_soft_reset_i_i_1__0 
       (.I0(\GEN_RESET_FOR_S2MM.s2mm_soft_reset_done_reg_0 ),
        .I1(\GEN_RESET_FOR_MM2S.mm2s_soft_reset_done_reg ),
        .I2(s_soft_reset_i),
        .I3(s2mm_all_idle),
        .I4(s2mm_halt_cmplt),
        .I5(soft_reset),
        .O(\GNE_SYNC_RESET.s_soft_reset_i_i_1__0_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \GNE_SYNC_RESET.s_soft_reset_i_reg 
       (.C(m_axi_sg_aclk),
        .CE(1'b1),
        .D(\GNE_SYNC_RESET.s_soft_reset_i_i_1__0_n_0 ),
        .Q(s_soft_reset_i),
        .R(1'b0));
  LUT2 #(
    .INIT(4'h1)) 
    \GNE_SYNC_RESET.scndry_resetn_i_1 
       (.I0(s_soft_reset_i),
        .I1(min_assert_sftrst),
        .O(\GNE_SYNC_RESET.scndry_resetn_i_1_n_0 ));
  (* KEEP = "yes" *) 
  (* equivalent_register_removal = "no" *) 
  FDRE #(
    .INIT(1'b1)) 
    \GNE_SYNC_RESET.scndry_resetn_reg 
       (.C(m_axi_sg_aclk),
        .CE(1'b1),
        .D(\GNE_SYNC_RESET.scndry_resetn_i_1_n_0 ),
        .Q(out),
        .R(\GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_s_level_out_d4 ));
  LUT2 #(
    .INIT(4'h2)) 
    \GNE_SYNC_RESET.sft_rst_dly1_i_1__0 
       (.I0(s_soft_reset_i),
        .I1(s_soft_reset_i_d1),
        .O(\GNE_SYNC_RESET.sft_rst_dly1_i_1__0_n_0 ));
  FDSE #(
    .INIT(1'b0)) 
    \GNE_SYNC_RESET.sft_rst_dly1_reg 
       (.C(m_axi_sg_aclk),
        .CE(s2mm_all_idle),
        .D(1'b0),
        .Q(\GNE_SYNC_RESET.sft_rst_dly1_reg_n_0 ),
        .S(\GNE_SYNC_RESET.sft_rst_dly1_i_1__0_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \GNE_SYNC_RESET.sft_rst_dly2_reg 
       (.C(m_axi_sg_aclk),
        .CE(s2mm_all_idle),
        .D(\GNE_SYNC_RESET.sft_rst_dly1_reg_n_0 ),
        .Q(\GNE_SYNC_RESET.sft_rst_dly2_reg_n_0 ),
        .R(\GNE_SYNC_RESET.sft_rst_dly1_i_1__0_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \GNE_SYNC_RESET.sft_rst_dly3_reg 
       (.C(m_axi_sg_aclk),
        .CE(s2mm_all_idle),
        .D(\GNE_SYNC_RESET.sft_rst_dly2_reg_n_0 ),
        .Q(\GNE_SYNC_RESET.sft_rst_dly3_reg_n_0 ),
        .R(\GNE_SYNC_RESET.sft_rst_dly1_i_1__0_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \GNE_SYNC_RESET.sft_rst_dly4_reg 
       (.C(m_axi_sg_aclk),
        .CE(s2mm_all_idle),
        .D(\GNE_SYNC_RESET.sft_rst_dly3_reg_n_0 ),
        .Q(\GNE_SYNC_RESET.sft_rst_dly4_reg_n_0 ),
        .R(\GNE_SYNC_RESET.sft_rst_dly1_i_1__0_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \GNE_SYNC_RESET.sft_rst_dly5_reg 
       (.C(m_axi_sg_aclk),
        .CE(s2mm_all_idle),
        .D(\GNE_SYNC_RESET.sft_rst_dly4_reg_n_0 ),
        .Q(\GNE_SYNC_RESET.sft_rst_dly5_reg_n_0 ),
        .R(\GNE_SYNC_RESET.sft_rst_dly1_i_1__0_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \GNE_SYNC_RESET.sft_rst_dly6_reg 
       (.C(m_axi_sg_aclk),
        .CE(s2mm_all_idle),
        .D(\GNE_SYNC_RESET.sft_rst_dly5_reg_n_0 ),
        .Q(\GNE_SYNC_RESET.sft_rst_dly6_reg_n_0 ),
        .R(\GNE_SYNC_RESET.sft_rst_dly1_i_1__0_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \GNE_SYNC_RESET.sft_rst_dly7_reg 
       (.C(m_axi_sg_aclk),
        .CE(s2mm_all_idle),
        .D(\GNE_SYNC_RESET.sft_rst_dly6_reg_n_0 ),
        .Q(\GNE_SYNC_RESET.sft_rst_dly7_reg_n_0 ),
        .R(\GNE_SYNC_RESET.sft_rst_dly1_i_1__0_n_0 ));
  LUT2 #(
    .INIT(4'hE)) 
    \I_RESET/sig_s_h_halt_reg_i_1__0 
       (.I0(\GEN_DESC_UPDT_QUEUE.GEN_DESC_UPDT_NO_STSAPP.updt_desc_sts_reg[0] ),
        .I1(sig_s_h_halt_reg),
        .O(sig_s_h_halt_reg_reg));
  FDRE #(
    .INIT(1'b0)) 
    assert_sftrst_d1_reg
       (.C(m_axi_sg_aclk),
        .CE(1'b1),
        .D(min_assert_sftrst),
        .Q(assert_sftrst_d1),
        .R(1'b0));
  LUT4 #(
    .INIT(16'h888F)) 
    \counter[7]_i_1 
       (.I0(m_axi_sg_rvalid),
        .I1(m_axi_sg_rlast),
        .I2(out),
        .I3(\GNE_SYNC_RESET.scndry_resetn_reg_0 ),
        .O(counter0));
  LUT3 #(
    .INIT(8'h02)) 
    dm_prmry_resetn_inferred_i_1
       (.I0(scndry_out),
        .I1(min_assert_sftrst),
        .I2(s_soft_reset_i),
        .O(sig_cmd_stat_rst_user_reg_n_cdc_from_reg__0_0));
  LUT6 #(
    .INIT(64'h080008000800FFFF)) 
    \dmacr_i[23]_i_1 
       (.I0(\s_axi_lite_wdata[16] ),
        .I1(\s_axi_lite_wdata[19] ),
        .I2(s_axi_lite_wdata),
        .I3(\GEN_SYNC_WRITE.axi2ip_wrce_reg[12] [1]),
        .I4(out),
        .I5(\GNE_SYNC_RESET.scndry_resetn_reg_0 ),
        .O(\dmacr_i_reg[23] ));
  LUT6 #(
    .INIT(64'h080008000800FFFF)) 
    \dmacr_i[23]_i_1__0 
       (.I0(\s_axi_lite_wdata[16] ),
        .I1(\s_axi_lite_wdata[19] ),
        .I2(s_axi_lite_wdata),
        .I3(\GEN_SYNC_WRITE.axi2ip_wrce_reg[12] [0]),
        .I4(out),
        .I5(\GNE_SYNC_RESET.scndry_resetn_reg_0 ),
        .O(\dmacr_i_reg[23]_0 ));
  LUT1 #(
    .INIT(2'h2)) 
    i_0
       (.I0(sig_cmd_stat_rst_user_reg_n_cdc_from_reg__0_0),
        .O(sig_cmd_stat_rst_user_reg_n_cdc_from_reg__0));
  LUT1 #(
    .INIT(2'h2)) 
    i_1
       (.I0(1'b1),
        .O(s2mm_sts_reset_out_n));
  LUT1 #(
    .INIT(2'h1)) 
    i_1992
       (.I0(out),
        .O(n_0_1992));
  FDRE #(
    .INIT(1'b0)) 
    s_soft_reset_i_d1_reg
       (.C(m_axi_sg_aclk),
        .CE(1'b1),
        .D(s_soft_reset_i),
        .Q(s_soft_reset_i_d1),
        .R(1'b0));
endmodule

(* ORIG_REF_NAME = "axi_dma_rst_module" *) 
module design_1_axi_dma_0_0_axi_dma_rst_module
   (out,
    \GEN_FOR_SYNC.s_sof_generated_reg ,
    sig_cmd_stat_rst_user_reg_n_cdc_from_reg__0,
    mm2s_prmry_reset_out_n,
    mm2s_cntrl_reset_out_n,
    \GEN_FOR_SYNC.s_last_d1_reg ,
    \GEN_FOR_SYNC.s_sof_generated_reg_0 ,
    sig_cmd_stat_rst_user_reg_n_cdc_from_reg__0_0,
    s2mm_prmry_reset_out_n,
    s2mm_sts_reset_out_n,
    \GEN_SYNC_READ.axi2ip_rdaddr_reg[0] ,
    soft_reset_d1,
    mm2s_halt,
    s2mm_halt,
    mm2s_soft_reset_done,
    s2mm_soft_reset_done,
    SR,
    \dmacr_i_reg[4] ,
    \dmacr_i_reg[0] ,
    \dmacr_i_reg[0]_0 ,
    \dmacr_i_reg[23] ,
    \dmacr_i_reg[23]_0 ,
    queue_sinit,
    queue_sinit2,
    \GEN_CH1_FETCH.ch1_ftch_idle_reg ,
    counter0,
    m_axi_sg_aresetn,
    \GEN_FOR_SYNC.s_last_d1_reg_0 ,
    \GEN_DESC_UPDT_QUEUE.GEN_DESC_UPDT_NO_STSAPP.updt_desc_sts_reg[0] ,
    \GEN_FOR_SYNC.s_last_d1_reg_1 ,
    \updt_desc_reg2_reg[0] ,
    dm_m_axi_sg_aresetn,
    \GEN_SYNC_WRITE.axi2ip_wrce_reg[0] ,
    \GEN_SYNC_WRITE.axi2ip_wrce_reg[1] ,
    \GEN_SYNC_WRITE.axi2ip_wrce_reg[2] ,
    \GEN_SYNC_WRITE.axi2ip_wrce_reg[4] ,
    \GEN_SYNC_WRITE.axi2ip_wrce_reg[12] ,
    \GEN_SYNC_WRITE.axi2ip_wrce_reg[13] ,
    \GEN_SYNC_WRITE.axi2ip_wrce_reg[14] ,
    \GEN_SYNC_WRITE.axi2ip_wrce_reg[16] ,
    sig_s_h_halt_reg_reg,
    sig_s_h_halt_reg_reg_0,
    m_axi_sg_aclk,
    mm2s_all_idle,
    soft_reset,
    soft_reset_re0,
    s2mm_all_idle,
    mm2s_stop,
    \dmacr_i_reg[2] ,
    \dmacr_i_reg[2]_0 ,
    s2mm_stop,
    \s_axi_lite_wdata[16] ,
    \s_axi_lite_wdata[19] ,
    s_axi_lite_wdata,
    \GEN_SYNC_WRITE.axi2ip_wrce_reg[12]_0 ,
    mm2s_stop_i,
    p_16_out,
    \dmacr_i_reg[0]_1 ,
    \GEN_S2MM_DMA_CONTROL.s2mm_desc_flush_i_reg ,
    p_7_out,
    m_axi_sg_rvalid,
    m_axi_sg_rlast,
    p_8_out,
    sts_received_d1,
    p_7_out_0,
    sts_received_d1_1,
    s_axi_lite_awaddr,
    mm2s_halt_cmplt,
    s2mm_halt_cmplt,
    sig_rst2all_stop_request,
    sig_s_h_halt_reg,
    axi_resetn,
    s_axi_lite_aclk);
  output out;
  output \GEN_FOR_SYNC.s_sof_generated_reg ;
  output sig_cmd_stat_rst_user_reg_n_cdc_from_reg__0;
  output mm2s_prmry_reset_out_n;
  output mm2s_cntrl_reset_out_n;
  output \GEN_FOR_SYNC.s_last_d1_reg ;
  output \GEN_FOR_SYNC.s_sof_generated_reg_0 ;
  output sig_cmd_stat_rst_user_reg_n_cdc_from_reg__0_0;
  output s2mm_prmry_reset_out_n;
  output s2mm_sts_reset_out_n;
  output \GEN_SYNC_READ.axi2ip_rdaddr_reg[0] ;
  output soft_reset_d1;
  output mm2s_halt;
  output s2mm_halt;
  output mm2s_soft_reset_done;
  output s2mm_soft_reset_done;
  output [0:0]SR;
  output [0:0]\dmacr_i_reg[4] ;
  output \dmacr_i_reg[0] ;
  output \dmacr_i_reg[0]_0 ;
  output [0:0]\dmacr_i_reg[23] ;
  output [0:0]\dmacr_i_reg[23]_0 ;
  output queue_sinit;
  output queue_sinit2;
  output \GEN_CH1_FETCH.ch1_ftch_idle_reg ;
  output counter0;
  output m_axi_sg_aresetn;
  output \GEN_FOR_SYNC.s_last_d1_reg_0 ;
  output \GEN_DESC_UPDT_QUEUE.GEN_DESC_UPDT_NO_STSAPP.updt_desc_sts_reg[0] ;
  output \GEN_FOR_SYNC.s_last_d1_reg_1 ;
  output \updt_desc_reg2_reg[0] ;
  output dm_m_axi_sg_aresetn;
  output \GEN_SYNC_WRITE.axi2ip_wrce_reg[0] ;
  output \GEN_SYNC_WRITE.axi2ip_wrce_reg[1] ;
  output \GEN_SYNC_WRITE.axi2ip_wrce_reg[2] ;
  output \GEN_SYNC_WRITE.axi2ip_wrce_reg[4] ;
  output \GEN_SYNC_WRITE.axi2ip_wrce_reg[12] ;
  output \GEN_SYNC_WRITE.axi2ip_wrce_reg[13] ;
  output \GEN_SYNC_WRITE.axi2ip_wrce_reg[14] ;
  output \GEN_SYNC_WRITE.axi2ip_wrce_reg[16] ;
  output sig_s_h_halt_reg_reg;
  output sig_s_h_halt_reg_reg_0;
  input m_axi_sg_aclk;
  input mm2s_all_idle;
  input soft_reset;
  input soft_reset_re0;
  input s2mm_all_idle;
  input mm2s_stop;
  input \dmacr_i_reg[2] ;
  input \dmacr_i_reg[2]_0 ;
  input s2mm_stop;
  input \s_axi_lite_wdata[16] ;
  input \s_axi_lite_wdata[19] ;
  input [0:0]s_axi_lite_wdata;
  input [1:0]\GEN_SYNC_WRITE.axi2ip_wrce_reg[12]_0 ;
  input mm2s_stop_i;
  input p_16_out;
  input [0:0]\dmacr_i_reg[0]_1 ;
  input \GEN_S2MM_DMA_CONTROL.s2mm_desc_flush_i_reg ;
  input p_7_out;
  input m_axi_sg_rvalid;
  input m_axi_sg_rlast;
  input p_8_out;
  input sts_received_d1;
  input p_7_out_0;
  input sts_received_d1_1;
  input [4:0]s_axi_lite_awaddr;
  input mm2s_halt_cmplt;
  input s2mm_halt_cmplt;
  input sig_rst2all_stop_request;
  input sig_s_h_halt_reg;
  input axi_resetn;
  input s_axi_lite_aclk;

  wire \GEN_CH1_FETCH.ch1_ftch_idle_reg ;
  wire \GEN_DESC_UPDT_QUEUE.GEN_DESC_UPDT_NO_STSAPP.updt_desc_sts_reg[0] ;
  wire \GEN_FOR_SYNC.s_last_d1_reg ;
  wire \GEN_FOR_SYNC.s_last_d1_reg_0 ;
  wire \GEN_FOR_SYNC.s_last_d1_reg_1 ;
  wire \GEN_FOR_SYNC.s_sof_generated_reg ;
  wire \GEN_FOR_SYNC.s_sof_generated_reg_0 ;
  wire \GEN_RESET_FOR_MM2S.RESET_I_n_14 ;
  wire \GEN_RESET_FOR_S2MM.RESET_I_n_16 ;
  wire \GEN_S2MM_DMA_CONTROL.s2mm_desc_flush_i_reg ;
  (* RTL_KEEP = "true" *) (* equivalent_register_removal = "no" *) wire \GEN_SYNC_READ.axi2ip_rdaddr_reg[0] ;
  wire \GEN_SYNC_WRITE.axi2ip_wrce_reg[0] ;
  wire \GEN_SYNC_WRITE.axi2ip_wrce_reg[12] ;
  wire [1:0]\GEN_SYNC_WRITE.axi2ip_wrce_reg[12]_0 ;
  wire \GEN_SYNC_WRITE.axi2ip_wrce_reg[13] ;
  wire \GEN_SYNC_WRITE.axi2ip_wrce_reg[14] ;
  wire \GEN_SYNC_WRITE.axi2ip_wrce_reg[16] ;
  wire \GEN_SYNC_WRITE.axi2ip_wrce_reg[1] ;
  wire \GEN_SYNC_WRITE.axi2ip_wrce_reg[2] ;
  wire \GEN_SYNC_WRITE.axi2ip_wrce_reg[4] ;
  wire REG_HRD_RST_n_0;
  wire [0:0]SR;
  wire axi_resetn;
  wire counter0;
  wire dm_m_axi_sg_aresetn;
  wire dm_s2mm_scndry_resetn;
  wire \dmacr_i_reg[0] ;
  wire \dmacr_i_reg[0]_0 ;
  wire [0:0]\dmacr_i_reg[0]_1 ;
  wire [0:0]\dmacr_i_reg[23] ;
  wire [0:0]\dmacr_i_reg[23]_0 ;
  wire \dmacr_i_reg[2] ;
  wire \dmacr_i_reg[2]_0 ;
  wire [0:0]\dmacr_i_reg[4] ;
  wire m_axi_sg_aclk;
  wire m_axi_sg_aresetn;
  (* RTL_KEEP = "true" *) (* equivalent_register_removal = "no" *) wire m_axi_sg_hrdresetn;
  wire m_axi_sg_rlast;
  wire m_axi_sg_rvalid;
  wire mm2s_all_idle;
  wire mm2s_cntrl_reset_out_n;
  wire mm2s_halt;
  wire mm2s_halt_cmplt;
  wire mm2s_prmry_reset_out_n;
  wire mm2s_soft_reset_done;
  wire mm2s_stop;
  wire mm2s_stop_i;
  wire out;
  wire p_16_out;
  wire p_7_out;
  wire p_7_out_0;
  wire p_8_out;
  wire queue_sinit;
  wire queue_sinit2;
  wire s2mm_all_idle;
  wire s2mm_halt;
  wire s2mm_halt_cmplt;
  wire s2mm_prmry_reset_out_n;
  wire s2mm_soft_reset_done;
  wire s2mm_stop;
  wire s2mm_sts_reset_out_n;
  wire s_axi_lite_aclk;
  wire [4:0]s_axi_lite_awaddr;
  wire [0:0]s_axi_lite_wdata;
  wire \s_axi_lite_wdata[16] ;
  wire \s_axi_lite_wdata[19] ;
  wire sig_cmd_stat_rst_user_reg_n_cdc_from_reg__0;
  wire sig_cmd_stat_rst_user_reg_n_cdc_from_reg__0_0;
  wire sig_rst2all_stop_request;
  wire sig_s_h_halt_reg;
  wire sig_s_h_halt_reg_reg;
  wire sig_s_h_halt_reg_reg_0;
  wire soft_reset;
  wire soft_reset_d1;
  wire soft_reset_re;
  wire soft_reset_re0;
  wire sts_received_d1;
  wire sts_received_d1_1;
  wire \updt_desc_reg2_reg[0] ;

  design_1_axi_dma_0_0_axi_dma_reset \GEN_RESET_FOR_MM2S.RESET_I 
       (.\GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_s_level_out_d4 (REG_HRD_RST_n_0),
        .\GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_s_level_out_d4_0 (dm_s2mm_scndry_resetn),
        .\GEN_FOR_SYNC.s_last_d1_reg (\GEN_FOR_SYNC.s_last_d1_reg_0 ),
        .\GEN_FOR_SYNC.s_sof_generated_reg (\GEN_FOR_SYNC.s_sof_generated_reg ),
        .\GEN_RESET_FOR_MM2S.mm2s_soft_reset_done_reg (\GEN_RESET_FOR_MM2S.RESET_I_n_14 ),
        .\GEN_RESET_FOR_MM2S.mm2s_soft_reset_done_reg_0 (mm2s_soft_reset_done),
        .\GEN_RESET_FOR_S2MM.s2mm_soft_reset_done_reg (s2mm_soft_reset_done),
        .\GNE_SYNC_RESET.scndry_resetn_reg_0 (\GEN_FOR_SYNC.s_last_d1_reg ),
        .dm_m_axi_sg_aresetn(dm_m_axi_sg_aresetn),
        .\dmacr_i_reg[0] (\dmacr_i_reg[0] ),
        .\dmacr_i_reg[0]_0 (\dmacr_i_reg[0]_0 ),
        .\dmacr_i_reg[2] (\dmacr_i_reg[2] ),
        .\dmacr_i_reg[2]_0 (\dmacr_i_reg[2]_0 ),
        .m_axi_sg_aclk(m_axi_sg_aclk),
        .m_axi_sg_aresetn(m_axi_sg_aresetn),
        .mm2s_all_idle(mm2s_all_idle),
        .mm2s_cntrl_reset_out_n(mm2s_cntrl_reset_out_n),
        .mm2s_halt_cmplt(mm2s_halt_cmplt),
        .mm2s_prmry_reset_out_n(mm2s_prmry_reset_out_n),
        .mm2s_stop(mm2s_stop),
        .out(out),
        .p_7_out_0(p_7_out_0),
        .s2mm_stop(s2mm_stop),
        .scndry_out(m_axi_sg_hrdresetn),
        .sig_cmd_stat_rst_user_reg_n_cdc_from_reg__0(sig_cmd_stat_rst_user_reg_n_cdc_from_reg__0),
        .sig_rst2all_stop_request(sig_rst2all_stop_request),
        .sig_s_h_halt_reg_reg(sig_s_h_halt_reg_reg),
        .soft_reset(soft_reset),
        .soft_reset_d1(soft_reset_d1),
        .soft_reset_re(soft_reset_re),
        .soft_reset_re0(soft_reset_re0),
        .sts_received_d1_1(sts_received_d1_1),
        .\updt_desc_reg2_reg[0] (mm2s_halt),
        .\updt_desc_reg2_reg[0]_0 (\updt_desc_reg2_reg[0] ));
  FDRE #(
    .INIT(1'b0)) 
    \GEN_RESET_FOR_MM2S.mm2s_soft_reset_done_reg 
       (.C(m_axi_sg_aclk),
        .CE(1'b1),
        .D(\GEN_RESET_FOR_MM2S.RESET_I_n_14 ),
        .Q(mm2s_soft_reset_done),
        .R(1'b0));
  design_1_axi_dma_0_0_axi_dma_reset_1 \GEN_RESET_FOR_S2MM.RESET_I 
       (.\GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_s_level_out_d4 (REG_HRD_RST_n_0),
        .\GEN_CH1_FETCH.ch1_ftch_idle_reg (\GEN_CH1_FETCH.ch1_ftch_idle_reg ),
        .\GEN_DESC_UPDT_QUEUE.GEN_DESC_UPDT_NO_STSAPP.updt_desc_sts_reg[0] (s2mm_halt),
        .\GEN_DESC_UPDT_QUEUE.GEN_DESC_UPDT_NO_STSAPP.updt_desc_sts_reg[0]_0 (\GEN_DESC_UPDT_QUEUE.GEN_DESC_UPDT_NO_STSAPP.updt_desc_sts_reg[0] ),
        .\GEN_FOR_SYNC.s_last_d1_reg (\GEN_FOR_SYNC.s_last_d1_reg_1 ),
        .\GEN_FOR_SYNC.s_sof_generated_reg (\GEN_FOR_SYNC.s_sof_generated_reg_0 ),
        .\GEN_RESET_FOR_MM2S.mm2s_soft_reset_done_reg (mm2s_soft_reset_done),
        .\GEN_RESET_FOR_S2MM.s2mm_soft_reset_done_reg (\GEN_RESET_FOR_S2MM.RESET_I_n_16 ),
        .\GEN_RESET_FOR_S2MM.s2mm_soft_reset_done_reg_0 (s2mm_soft_reset_done),
        .\GEN_S2MM_DMA_CONTROL.s2mm_desc_flush_i_reg (\GEN_S2MM_DMA_CONTROL.s2mm_desc_flush_i_reg ),
        .\GEN_SYNC_WRITE.axi2ip_wrce_reg[12] (\GEN_SYNC_WRITE.axi2ip_wrce_reg[12]_0 ),
        .\GNE_SYNC_RESET.scndry_resetn_reg_0 (out),
        .counter0(counter0),
        .\dmacr_i_reg[0] (\dmacr_i_reg[0]_1 ),
        .\dmacr_i_reg[23] (\dmacr_i_reg[23] ),
        .\dmacr_i_reg[23]_0 (\dmacr_i_reg[23]_0 ),
        .\dmacr_i_reg[4] (\dmacr_i_reg[4] ),
        .m_axi_sg_aclk(m_axi_sg_aclk),
        .m_axi_sg_rlast(m_axi_sg_rlast),
        .m_axi_sg_rvalid(m_axi_sg_rvalid),
        .mm2s_stop_i(mm2s_stop_i),
        .out(\GEN_FOR_SYNC.s_last_d1_reg ),
        .p_16_out(p_16_out),
        .p_7_out(p_7_out),
        .p_8_out(p_8_out),
        .queue_sinit(queue_sinit),
        .queue_sinit2(queue_sinit2),
        .s2mm_all_idle(s2mm_all_idle),
        .s2mm_halt_cmplt(s2mm_halt_cmplt),
        .s2mm_prmry_reset_out_n(s2mm_prmry_reset_out_n),
        .s2mm_stop(s2mm_stop),
        .s2mm_sts_reset_out_n(s2mm_sts_reset_out_n),
        .s_axi_lite_wdata(s_axi_lite_wdata),
        .\s_axi_lite_wdata[16] (\s_axi_lite_wdata[16] ),
        .\s_axi_lite_wdata[19] (\s_axi_lite_wdata[19] ),
        .scndry_out(m_axi_sg_hrdresetn),
        .sig_cmd_stat_rst_user_reg_n_cdc_from_reg__0(sig_cmd_stat_rst_user_reg_n_cdc_from_reg__0_0),
        .sig_cmd_stat_rst_user_reg_n_cdc_from_reg__0_0(dm_s2mm_scndry_resetn),
        .sig_s_h_halt_reg(sig_s_h_halt_reg),
        .sig_s_h_halt_reg_reg(sig_s_h_halt_reg_reg_0),
        .soft_reset(soft_reset),
        .soft_reset_re(soft_reset_re),
        .sts_received_d1(sts_received_d1));
  FDRE #(
    .INIT(1'b0)) 
    \GEN_RESET_FOR_S2MM.s2mm_soft_reset_done_reg 
       (.C(m_axi_sg_aclk),
        .CE(1'b1),
        .D(\GEN_RESET_FOR_S2MM.RESET_I_n_16 ),
        .Q(s2mm_soft_reset_done),
        .R(1'b0));
  LUT6 #(
    .INIT(64'h0000000000000002)) 
    \GEN_SYNC_WRITE.axi2ip_wrce[0]_i_1 
       (.I0(\GEN_SYNC_READ.axi2ip_rdaddr_reg[0] ),
        .I1(s_axi_lite_awaddr[2]),
        .I2(s_axi_lite_awaddr[4]),
        .I3(s_axi_lite_awaddr[0]),
        .I4(s_axi_lite_awaddr[1]),
        .I5(s_axi_lite_awaddr[3]),
        .O(\GEN_SYNC_WRITE.axi2ip_wrce_reg[0] ));
  LUT6 #(
    .INIT(64'h0000020000000000)) 
    \GEN_SYNC_WRITE.axi2ip_wrce[12]_i_1 
       (.I0(\GEN_SYNC_READ.axi2ip_rdaddr_reg[0] ),
        .I1(s_axi_lite_awaddr[4]),
        .I2(s_axi_lite_awaddr[0]),
        .I3(s_axi_lite_awaddr[2]),
        .I4(s_axi_lite_awaddr[1]),
        .I5(s_axi_lite_awaddr[3]),
        .O(\GEN_SYNC_WRITE.axi2ip_wrce_reg[12] ));
  LUT6 #(
    .INIT(64'h0000000008000000)) 
    \GEN_SYNC_WRITE.axi2ip_wrce[13]_i_1 
       (.I0(\GEN_SYNC_READ.axi2ip_rdaddr_reg[0] ),
        .I1(s_axi_lite_awaddr[3]),
        .I2(s_axi_lite_awaddr[4]),
        .I3(s_axi_lite_awaddr[0]),
        .I4(s_axi_lite_awaddr[2]),
        .I5(s_axi_lite_awaddr[1]),
        .O(\GEN_SYNC_WRITE.axi2ip_wrce_reg[13] ));
  LUT6 #(
    .INIT(64'h0000000008000000)) 
    \GEN_SYNC_WRITE.axi2ip_wrce[14]_i_1 
       (.I0(\GEN_SYNC_READ.axi2ip_rdaddr_reg[0] ),
        .I1(s_axi_lite_awaddr[3]),
        .I2(s_axi_lite_awaddr[4]),
        .I3(s_axi_lite_awaddr[1]),
        .I4(s_axi_lite_awaddr[2]),
        .I5(s_axi_lite_awaddr[0]),
        .O(\GEN_SYNC_WRITE.axi2ip_wrce_reg[14] ));
  LUT6 #(
    .INIT(64'h0000000200000000)) 
    \GEN_SYNC_WRITE.axi2ip_wrce[16]_i_2 
       (.I0(\GEN_SYNC_READ.axi2ip_rdaddr_reg[0] ),
        .I1(s_axi_lite_awaddr[2]),
        .I2(s_axi_lite_awaddr[3]),
        .I3(s_axi_lite_awaddr[0]),
        .I4(s_axi_lite_awaddr[1]),
        .I5(s_axi_lite_awaddr[4]),
        .O(\GEN_SYNC_WRITE.axi2ip_wrce_reg[16] ));
  LUT6 #(
    .INIT(64'h0000000200000000)) 
    \GEN_SYNC_WRITE.axi2ip_wrce[1]_i_1 
       (.I0(\GEN_SYNC_READ.axi2ip_rdaddr_reg[0] ),
        .I1(s_axi_lite_awaddr[2]),
        .I2(s_axi_lite_awaddr[3]),
        .I3(s_axi_lite_awaddr[4]),
        .I4(s_axi_lite_awaddr[1]),
        .I5(s_axi_lite_awaddr[0]),
        .O(\GEN_SYNC_WRITE.axi2ip_wrce_reg[1] ));
  LUT6 #(
    .INIT(64'h0000000200000000)) 
    \GEN_SYNC_WRITE.axi2ip_wrce[2]_i_1 
       (.I0(\GEN_SYNC_READ.axi2ip_rdaddr_reg[0] ),
        .I1(s_axi_lite_awaddr[2]),
        .I2(s_axi_lite_awaddr[3]),
        .I3(s_axi_lite_awaddr[0]),
        .I4(s_axi_lite_awaddr[4]),
        .I5(s_axi_lite_awaddr[1]),
        .O(\GEN_SYNC_WRITE.axi2ip_wrce_reg[2] ));
  LUT6 #(
    .INIT(64'h0000000200000000)) 
    \GEN_SYNC_WRITE.axi2ip_wrce[4]_i_1 
       (.I0(\GEN_SYNC_READ.axi2ip_rdaddr_reg[0] ),
        .I1(s_axi_lite_awaddr[4]),
        .I2(s_axi_lite_awaddr[3]),
        .I3(s_axi_lite_awaddr[0]),
        .I4(s_axi_lite_awaddr[1]),
        .I5(s_axi_lite_awaddr[2]),
        .O(\GEN_SYNC_WRITE.axi2ip_wrce_reg[4] ));
  design_1_axi_dma_0_0_cdc_sync REG_HRD_RST
       (.\GNE_SYNC_RESET.scndry_resetn_reg (REG_HRD_RST_n_0),
        .axi_resetn(axi_resetn),
        .m_axi_sg_aclk(m_axi_sg_aclk),
        .scndry_out(m_axi_sg_hrdresetn));
  design_1_axi_dma_0_0_cdc_sync_2 REG_HRD_RST_OUT
       (.axi_resetn(axi_resetn),
        .s_axi_lite_aclk(s_axi_lite_aclk),
        .scndry_out(\GEN_SYNC_READ.axi2ip_rdaddr_reg[0] ));
  LUT1 #(
    .INIT(2'h1)) 
    arready_i_i_1
       (.I0(\GEN_SYNC_READ.axi2ip_rdaddr_reg[0] ),
        .O(SR));
endmodule

(* ORIG_REF_NAME = "axi_dma_s2mm_cmdsts_if" *) 
module design_1_axi_dma_0_0_axi_dma_s2mm_cmdsts_if
   (p_5_out,
    p_4_out,
    p_3_out,
    \GEN_DESC_UPDT_QUEUE.GEN_DESC_UPDT_NO_STSAPP.updt_desc_sts_reg[26] ,
    \USE_SINGLE_REG.sig_regfifo_dout_reg_reg[0] ,
    \GEN_DESC_UPDT_QUEUE.sts_received_d1_reg ,
    m_axis_s2mm_sts_tready,
    dma_s2mm_error,
    E,
    \FSM_sequential_GEN_SM_FOR_NO_LENGTH.s2mm_cs_reg[0] ,
    \GEN_SOF_QUEUE_MODE.cmd_wr_mask_reg ,
    Q,
    \GNE_SYNC_RESET.scndry_resetn_reg ,
    s2mm_interr_i,
    m_axi_sg_aclk,
    s2mm_slverr_i,
    s2mm_decerr_i,
    \USE_SINGLE_REG.sig_regfifo_dout_reg_reg[4] ,
    \GEN_S2MM.queue_dout2_new_reg[64] ,
    sts_received_i_reg_0,
    s_axis_s2mm_cmd_tready,
    s2mm_stop_i2_out,
    \GEN_S2MM_DMA_CONTROL.s2mm_desc_flush_i_reg ,
    \GNE_SYNC_RESET.scndry_resetn_reg_0 ,
    m_axis_s2mm_sts_tvalid_int,
    sts_received_d1,
    s2mm_halt,
    cmd_wr_mask,
    p_10_out,
    \GEN_S2MM.queue_dout2_new_reg[64]_0 ,
    D);
  output p_5_out;
  output p_4_out;
  output p_3_out;
  output \GEN_DESC_UPDT_QUEUE.GEN_DESC_UPDT_NO_STSAPP.updt_desc_sts_reg[26] ;
  output \USE_SINGLE_REG.sig_regfifo_dout_reg_reg[0] ;
  output \GEN_DESC_UPDT_QUEUE.sts_received_d1_reg ;
  output m_axis_s2mm_sts_tready;
  output dma_s2mm_error;
  output [0:0]E;
  output \FSM_sequential_GEN_SM_FOR_NO_LENGTH.s2mm_cs_reg[0] ;
  output \GEN_SOF_QUEUE_MODE.cmd_wr_mask_reg ;
  output [13:0]Q;
  input \GNE_SYNC_RESET.scndry_resetn_reg ;
  input s2mm_interr_i;
  input m_axi_sg_aclk;
  input s2mm_slverr_i;
  input s2mm_decerr_i;
  input \USE_SINGLE_REG.sig_regfifo_dout_reg_reg[4] ;
  input \GEN_S2MM.queue_dout2_new_reg[64] ;
  input sts_received_i_reg_0;
  input s_axis_s2mm_cmd_tready;
  input s2mm_stop_i2_out;
  input \GEN_S2MM_DMA_CONTROL.s2mm_desc_flush_i_reg ;
  input \GNE_SYNC_RESET.scndry_resetn_reg_0 ;
  input m_axis_s2mm_sts_tvalid_int;
  input sts_received_d1;
  input s2mm_halt;
  input cmd_wr_mask;
  input p_10_out;
  input [0:0]\GEN_S2MM.queue_dout2_new_reg[64]_0 ;
  input [13:0]D;

  wire [13:0]D;
  wire [0:0]E;
  wire \FSM_sequential_GEN_SM_FOR_NO_LENGTH.s2mm_cs_reg[0] ;
  wire \GEN_DESC_UPDT_QUEUE.GEN_DESC_UPDT_NO_STSAPP.updt_desc_sts_reg[26] ;
  wire \GEN_DESC_UPDT_QUEUE.sts_received_d1_reg ;
  wire \GEN_S2MM.queue_dout2_new_reg[64] ;
  wire [0:0]\GEN_S2MM.queue_dout2_new_reg[64]_0 ;
  wire \GEN_S2MM_DMA_CONTROL.s2mm_desc_flush_i_reg ;
  wire \GEN_SOF_QUEUE_MODE.cmd_wr_mask_reg ;
  wire \GNE_SYNC_RESET.scndry_resetn_reg ;
  wire \GNE_SYNC_RESET.scndry_resetn_reg_0 ;
  wire [13:0]Q;
  wire \USE_SINGLE_REG.sig_regfifo_dout_reg_reg[0] ;
  wire \USE_SINGLE_REG.sig_regfifo_dout_reg_reg[4] ;
  wire cmd_wr_mask;
  wire dma_s2mm_error;
  wire m_axi_sg_aclk;
  wire m_axis_s2mm_sts_tready;
  wire m_axis_s2mm_sts_tvalid_int;
  wire p_10_out;
  wire p_3_out;
  wire p_4_out;
  wire p_5_out;
  wire s2mm_decerr_i;
  wire s2mm_error_i_1_n_0;
  wire s2mm_halt;
  wire s2mm_interr_i;
  wire s2mm_slverr_i;
  wire s2mm_stop_i2_out;
  wire s_axis_s2mm_cmd_tready;
  wire sts_received_d1;
  wire sts_received_i_reg_0;
  wire sts_tready_i_1__0_n_0;

  (* SOFT_HLUTNM = "soft_lutpair133" *) 
  LUT3 #(
    .INIT(8'h02)) 
    \FSM_sequential_GEN_SM_FOR_NO_LENGTH.s2mm_cs[0]_i_3 
       (.I0(\USE_SINGLE_REG.sig_regfifo_dout_reg_reg[0] ),
        .I1(s2mm_stop_i2_out),
        .I2(\GEN_S2MM_DMA_CONTROL.s2mm_desc_flush_i_reg ),
        .O(\FSM_sequential_GEN_SM_FOR_NO_LENGTH.s2mm_cs_reg[0] ));
  FDRE \GEN_HOLD_NO_DATA.s_axis_s2mm_cmd_tvalid_reg 
       (.C(m_axi_sg_aclk),
        .CE(1'b1),
        .D(\GEN_S2MM.queue_dout2_new_reg[64] ),
        .Q(\USE_SINGLE_REG.sig_regfifo_dout_reg_reg[0] ),
        .R(\GNE_SYNC_RESET.scndry_resetn_reg ));
  LUT5 #(
    .INIT(32'hFFDF0010)) 
    \GEN_SOF_QUEUE_MODE.cmd_wr_mask_i_1 
       (.I0(\GEN_DESC_UPDT_QUEUE.GEN_DESC_UPDT_NO_STSAPP.updt_desc_sts_reg[26] ),
        .I1(sts_received_d1),
        .I2(\GEN_DESC_UPDT_QUEUE.sts_received_d1_reg ),
        .I3(s2mm_halt),
        .I4(cmd_wr_mask),
        .O(\GEN_SOF_QUEUE_MODE.cmd_wr_mask_reg ));
  FDRE \INDETERMINATE_BTT_MODE.s2mm_brcvd_reg[0] 
       (.C(m_axi_sg_aclk),
        .CE(1'b1),
        .D(D[0]),
        .Q(Q[0]),
        .R(\GNE_SYNC_RESET.scndry_resetn_reg ));
  FDRE \INDETERMINATE_BTT_MODE.s2mm_brcvd_reg[10] 
       (.C(m_axi_sg_aclk),
        .CE(1'b1),
        .D(D[10]),
        .Q(Q[10]),
        .R(\GNE_SYNC_RESET.scndry_resetn_reg ));
  FDRE \INDETERMINATE_BTT_MODE.s2mm_brcvd_reg[11] 
       (.C(m_axi_sg_aclk),
        .CE(1'b1),
        .D(D[11]),
        .Q(Q[11]),
        .R(\GNE_SYNC_RESET.scndry_resetn_reg ));
  FDRE \INDETERMINATE_BTT_MODE.s2mm_brcvd_reg[12] 
       (.C(m_axi_sg_aclk),
        .CE(1'b1),
        .D(D[12]),
        .Q(Q[12]),
        .R(\GNE_SYNC_RESET.scndry_resetn_reg ));
  FDRE \INDETERMINATE_BTT_MODE.s2mm_brcvd_reg[13] 
       (.C(m_axi_sg_aclk),
        .CE(1'b1),
        .D(D[13]),
        .Q(Q[13]),
        .R(\GNE_SYNC_RESET.scndry_resetn_reg ));
  FDRE \INDETERMINATE_BTT_MODE.s2mm_brcvd_reg[1] 
       (.C(m_axi_sg_aclk),
        .CE(1'b1),
        .D(D[1]),
        .Q(Q[1]),
        .R(\GNE_SYNC_RESET.scndry_resetn_reg ));
  FDRE \INDETERMINATE_BTT_MODE.s2mm_brcvd_reg[2] 
       (.C(m_axi_sg_aclk),
        .CE(1'b1),
        .D(D[2]),
        .Q(Q[2]),
        .R(\GNE_SYNC_RESET.scndry_resetn_reg ));
  FDRE \INDETERMINATE_BTT_MODE.s2mm_brcvd_reg[3] 
       (.C(m_axi_sg_aclk),
        .CE(1'b1),
        .D(D[3]),
        .Q(Q[3]),
        .R(\GNE_SYNC_RESET.scndry_resetn_reg ));
  FDRE \INDETERMINATE_BTT_MODE.s2mm_brcvd_reg[4] 
       (.C(m_axi_sg_aclk),
        .CE(1'b1),
        .D(D[4]),
        .Q(Q[4]),
        .R(\GNE_SYNC_RESET.scndry_resetn_reg ));
  FDRE \INDETERMINATE_BTT_MODE.s2mm_brcvd_reg[5] 
       (.C(m_axi_sg_aclk),
        .CE(1'b1),
        .D(D[5]),
        .Q(Q[5]),
        .R(\GNE_SYNC_RESET.scndry_resetn_reg ));
  FDRE \INDETERMINATE_BTT_MODE.s2mm_brcvd_reg[6] 
       (.C(m_axi_sg_aclk),
        .CE(1'b1),
        .D(D[6]),
        .Q(Q[6]),
        .R(\GNE_SYNC_RESET.scndry_resetn_reg ));
  FDRE \INDETERMINATE_BTT_MODE.s2mm_brcvd_reg[7] 
       (.C(m_axi_sg_aclk),
        .CE(1'b1),
        .D(D[7]),
        .Q(Q[7]),
        .R(\GNE_SYNC_RESET.scndry_resetn_reg ));
  FDRE \INDETERMINATE_BTT_MODE.s2mm_brcvd_reg[8] 
       (.C(m_axi_sg_aclk),
        .CE(1'b1),
        .D(D[8]),
        .Q(Q[8]),
        .R(\GNE_SYNC_RESET.scndry_resetn_reg ));
  FDRE \INDETERMINATE_BTT_MODE.s2mm_brcvd_reg[9] 
       (.C(m_axi_sg_aclk),
        .CE(1'b1),
        .D(D[9]),
        .Q(Q[9]),
        .R(\GNE_SYNC_RESET.scndry_resetn_reg ));
  FDRE #(
    .INIT(1'b0)) 
    \INDETERMINATE_BTT_MODE.s2mm_decerr_i_reg 
       (.C(m_axi_sg_aclk),
        .CE(1'b1),
        .D(s2mm_decerr_i),
        .Q(p_3_out),
        .R(\GNE_SYNC_RESET.scndry_resetn_reg ));
  FDRE #(
    .INIT(1'b0)) 
    \INDETERMINATE_BTT_MODE.s2mm_interr_i_reg 
       (.C(m_axi_sg_aclk),
        .CE(1'b1),
        .D(s2mm_interr_i),
        .Q(p_5_out),
        .R(\GNE_SYNC_RESET.scndry_resetn_reg ));
  FDRE #(
    .INIT(1'b0)) 
    \INDETERMINATE_BTT_MODE.s2mm_packet_eof_i_reg 
       (.C(m_axi_sg_aclk),
        .CE(1'b1),
        .D(\USE_SINGLE_REG.sig_regfifo_dout_reg_reg[4] ),
        .Q(\GEN_DESC_UPDT_QUEUE.GEN_DESC_UPDT_NO_STSAPP.updt_desc_sts_reg[26] ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \INDETERMINATE_BTT_MODE.s2mm_slverr_i_reg 
       (.C(m_axi_sg_aclk),
        .CE(1'b1),
        .D(s2mm_slverr_i),
        .Q(p_4_out),
        .R(\GNE_SYNC_RESET.scndry_resetn_reg ));
  (* SOFT_HLUTNM = "soft_lutpair133" *) 
  LUT2 #(
    .INIT(4'h8)) 
    \USE_SINGLE_REG.sig_regfifo_dout_reg[63]_i_1__0 
       (.I0(\USE_SINGLE_REG.sig_regfifo_dout_reg_reg[0] ),
        .I1(s_axis_s2mm_cmd_tready),
        .O(E));
  LUT6 #(
    .INIT(64'hFFFFFFFFFFFFFEEE)) 
    s2mm_error_i_1
       (.I0(p_4_out),
        .I1(p_3_out),
        .I2(p_10_out),
        .I3(\GEN_S2MM.queue_dout2_new_reg[64]_0 ),
        .I4(p_5_out),
        .I5(dma_s2mm_error),
        .O(s2mm_error_i_1_n_0));
  FDRE s2mm_error_reg
       (.C(m_axi_sg_aclk),
        .CE(1'b1),
        .D(s2mm_error_i_1_n_0),
        .Q(dma_s2mm_error),
        .R(\GNE_SYNC_RESET.scndry_resetn_reg ));
  FDRE #(
    .INIT(1'b0)) 
    sts_received_i_reg
       (.C(m_axi_sg_aclk),
        .CE(1'b1),
        .D(sts_received_i_reg_0),
        .Q(\GEN_DESC_UPDT_QUEUE.sts_received_d1_reg ),
        .R(1'b0));
  LUT4 #(
    .INIT(16'h04C4)) 
    sts_tready_i_1__0
       (.I0(\GEN_DESC_UPDT_QUEUE.sts_received_d1_reg ),
        .I1(\GNE_SYNC_RESET.scndry_resetn_reg_0 ),
        .I2(m_axis_s2mm_sts_tready),
        .I3(m_axis_s2mm_sts_tvalid_int),
        .O(sts_tready_i_1__0_n_0));
  FDRE #(
    .INIT(1'b0)) 
    sts_tready_reg
       (.C(m_axi_sg_aclk),
        .CE(1'b1),
        .D(sts_tready_i_1__0_n_0),
        .Q(m_axis_s2mm_sts_tready),
        .R(1'b0));
endmodule

(* ORIG_REF_NAME = "axi_dma_s2mm_mngr" *) 
module design_1_axi_dma_0_0_axi_dma_s2mm_mngr
   (s2mm_halted_set,
    all_is_idle_d1,
    sts_received_d1,
    p_8_out,
    s2mm_stop,
    \GEN_S2MM.reg2_reg[90] ,
    s_axis_s2mm_cmd_tvalid_split,
    m_axis_s2mm_sts_tready,
    dma_s2mm_error,
    s_axis_s2mm_updtptr_tlast,
    s_axis_s2mm_updtsts_tvalid,
    halted_reg,
    E,
    \FSM_sequential_GEN_SM_FOR_NO_LENGTH.s2mm_cs_reg[1] ,
    queue_rden2_new,
    \GEN_Q_FOR_SYNC.S2MM_CHANNEL.NO_APP_UPDATE.sts2_queue_dout_reg[33] ,
    \GEN_Q_FOR_SYNC.S2MM_CHANNEL.NO_APP_UPDATE.sts2_queue_dout_reg[33]_0 ,
    \GEN_Q_FOR_SYNC.S2MM_CHANNEL.ptr2_queue_dout_reg[31] ,
    \GEN_S2MM.queue_dout2_valid_reg ,
    Q,
    \QUEUE_COUNT.cmnds_queued_shift_reg[0] ,
    \GNE_SYNC_RESET.scndry_resetn_reg ,
    s2mm_interr_i,
    m_axi_sg_aclk,
    s2mm_slverr_i,
    s2mm_decerr_i,
    s2mm_dmacr,
    s2mm_halted_set0,
    s2mm_all_idle,
    s2mm_stop_i2_out,
    \dmacr_i_reg[0] ,
    \USE_SINGLE_REG.sig_regfifo_dout_reg_reg[4] ,
    \GEN_S2MM.queue_dout2_new_reg[64] ,
    \GEN_S2MM.queue_dout2_valid_reg_0 ,
    halted_reg_0,
    out,
    \GNE_SYNC_RESET.scndry_resetn_reg_0 ,
    s_axis_s2mm_cmd_tready,
    ch2_ftch_queue_empty,
    sts2_queue_full,
    ptr2_queue_full,
    s2mm_halt,
    p_10_out,
    queue_sinit2,
    m_axis_s2mm_sts_tvalid_int,
    \GEN_S2MM.queue_dout2_new_reg[90] ,
    D,
    \GNE_SYNC_RESET.halt_i_reg ,
    p_1_out,
    s2mm_cmnd_idle1);
  output s2mm_halted_set;
  output all_is_idle_d1;
  output sts_received_d1;
  output p_8_out;
  output s2mm_stop;
  output \GEN_S2MM.reg2_reg[90] ;
  output s_axis_s2mm_cmd_tvalid_split;
  output m_axis_s2mm_sts_tready;
  output dma_s2mm_error;
  output s_axis_s2mm_updtptr_tlast;
  output s_axis_s2mm_updtsts_tvalid;
  output halted_reg;
  output [0:0]E;
  output [1:0]\FSM_sequential_GEN_SM_FOR_NO_LENGTH.s2mm_cs_reg[1] ;
  output queue_rden2_new;
  output [20:0]\GEN_Q_FOR_SYNC.S2MM_CHANNEL.NO_APP_UPDATE.sts2_queue_dout_reg[33] ;
  output [0:0]\GEN_Q_FOR_SYNC.S2MM_CHANNEL.NO_APP_UPDATE.sts2_queue_dout_reg[33]_0 ;
  output [0:0]\GEN_Q_FOR_SYNC.S2MM_CHANNEL.ptr2_queue_dout_reg[31] ;
  output \GEN_S2MM.queue_dout2_valid_reg ;
  output [25:0]Q;
  output [0:0]\QUEUE_COUNT.cmnds_queued_shift_reg[0] ;
  input \GNE_SYNC_RESET.scndry_resetn_reg ;
  input s2mm_interr_i;
  input m_axi_sg_aclk;
  input s2mm_slverr_i;
  input s2mm_decerr_i;
  input [0:0]s2mm_dmacr;
  input s2mm_halted_set0;
  input s2mm_all_idle;
  input s2mm_stop_i2_out;
  input \dmacr_i_reg[0] ;
  input \USE_SINGLE_REG.sig_regfifo_dout_reg_reg[4] ;
  input \GEN_S2MM.queue_dout2_new_reg[64] ;
  input \GEN_S2MM.queue_dout2_valid_reg_0 ;
  input halted_reg_0;
  input out;
  input \GNE_SYNC_RESET.scndry_resetn_reg_0 ;
  input s_axis_s2mm_cmd_tready;
  input ch2_ftch_queue_empty;
  input sts2_queue_full;
  input ptr2_queue_full;
  input s2mm_halt;
  input p_10_out;
  input queue_sinit2;
  input m_axis_s2mm_sts_tvalid_int;
  input [26:0]\GEN_S2MM.queue_dout2_new_reg[90] ;
  input [13:0]D;
  input \GNE_SYNC_RESET.halt_i_reg ;
  input p_1_out;
  input s2mm_cmnd_idle1;

  wire [13:0]D;
  wire [0:0]E;
  wire [1:0]\FSM_sequential_GEN_SM_FOR_NO_LENGTH.s2mm_cs_reg[1] ;
  wire [20:0]\GEN_Q_FOR_SYNC.S2MM_CHANNEL.NO_APP_UPDATE.sts2_queue_dout_reg[33] ;
  wire [0:0]\GEN_Q_FOR_SYNC.S2MM_CHANNEL.NO_APP_UPDATE.sts2_queue_dout_reg[33]_0 ;
  wire [0:0]\GEN_Q_FOR_SYNC.S2MM_CHANNEL.ptr2_queue_dout_reg[31] ;
  wire \GEN_S2MM.queue_dout2_new_reg[64] ;
  wire [26:0]\GEN_S2MM.queue_dout2_new_reg[90] ;
  wire \GEN_S2MM.queue_dout2_valid_reg ;
  wire \GEN_S2MM.queue_dout2_valid_reg_0 ;
  wire \GEN_S2MM.reg2_reg[90] ;
  wire \GEN_S2MM_DMA_CONTROL.GEN_SCATTER_GATHER_MODE.I_S2MM_SG_IF_n_28 ;
  wire \GEN_S2MM_DMA_CONTROL.GEN_SCATTER_GATHER_MODE.I_S2MM_SG_IF_n_29 ;
  wire \GEN_S2MM_DMA_CONTROL.I_S2MM_CMDSTS_n_10 ;
  wire \GEN_S2MM_DMA_CONTROL.I_S2MM_CMDSTS_n_3 ;
  wire \GEN_S2MM_DMA_CONTROL.I_S2MM_CMDSTS_n_9 ;
  wire \GNE_SYNC_RESET.halt_i_reg ;
  wire \GNE_SYNC_RESET.scndry_resetn_reg ;
  wire \GNE_SYNC_RESET.scndry_resetn_reg_0 ;
  wire [25:0]Q;
  wire [0:0]\QUEUE_COUNT.cmnds_queued_shift_reg[0] ;
  wire \USE_SINGLE_REG.sig_regfifo_dout_reg_reg[4] ;
  wire all_is_idle_d1;
  wire ch2_ftch_queue_empty;
  wire cmd_wr_mask;
  wire count_incr;
  wire dma_s2mm_error;
  wire \dmacr_i_reg[0] ;
  wire halted_reg;
  wire halted_reg_0;
  wire m_axi_sg_aclk;
  wire m_axis_s2mm_sts_tready;
  wire m_axis_s2mm_sts_tvalid_int;
  wire out;
  wire p_10_out;
  wire p_1_out;
  wire p_3_out;
  wire p_3_out_0;
  wire p_4_out;
  wire p_5_out;
  wire p_8_out;
  wire ptr2_queue_full;
  wire queue_rden2_new;
  wire queue_sinit2;
  wire s2mm_all_idle;
  wire [13:0]s2mm_brcvd;
  wire s2mm_cmnd_idle1;
  wire s2mm_decerr_i;
  wire [0:0]s2mm_dmacr;
  wire s2mm_halt;
  wire s2mm_halted_set;
  wire s2mm_halted_set0;
  wire s2mm_interr_i;
  wire s2mm_slverr_i;
  wire s2mm_stop;
  wire s2mm_stop_i2_out;
  wire s_axis_s2mm_cmd_tready;
  wire s_axis_s2mm_cmd_tvalid_split;
  wire s_axis_s2mm_updtptr_tlast;
  wire s_axis_s2mm_updtsts_tvalid;
  wire sts2_queue_full;
  wire sts_received_d1;

  design_1_axi_dma_0_0_axi_dma_s2mm_sg_if \GEN_S2MM_DMA_CONTROL.GEN_SCATTER_GATHER_MODE.I_S2MM_SG_IF 
       (.\GEN_HOLD_NO_DATA.s_axis_s2mm_cmd_tvalid_reg (s_axis_s2mm_cmd_tvalid_split),
        .\GEN_Q_FOR_SYNC.S2MM_CHANNEL.NO_APP_UPDATE.sts2_queue_dout_reg[31] (\GEN_Q_FOR_SYNC.S2MM_CHANNEL.NO_APP_UPDATE.sts2_queue_dout_reg[33] [19]),
        .\GEN_Q_FOR_SYNC.S2MM_CHANNEL.NO_APP_UPDATE.sts2_queue_dout_reg[33] (s_axis_s2mm_updtsts_tvalid),
        .\GEN_Q_FOR_SYNC.S2MM_CHANNEL.NO_APP_UPDATE.sts2_queue_dout_reg[33]_0 (\GEN_Q_FOR_SYNC.S2MM_CHANNEL.NO_APP_UPDATE.sts2_queue_dout_reg[33]_0 ),
        .\GEN_Q_FOR_SYNC.S2MM_CHANNEL.NO_APP_UPDATE.sts2_queue_dout_reg[33]_1 ({\GEN_Q_FOR_SYNC.S2MM_CHANNEL.NO_APP_UPDATE.sts2_queue_dout_reg[33] [20],\GEN_Q_FOR_SYNC.S2MM_CHANNEL.NO_APP_UPDATE.sts2_queue_dout_reg[33] [18:0]}),
        .\GEN_Q_FOR_SYNC.S2MM_CHANNEL.ptr2_queue_dout_reg[31] (s_axis_s2mm_updtptr_tlast),
        .\GEN_Q_FOR_SYNC.S2MM_CHANNEL.ptr2_queue_dout_reg[31]_0 (\GEN_Q_FOR_SYNC.S2MM_CHANNEL.ptr2_queue_dout_reg[31] ),
        .\GEN_S2MM.queue_dout2_new_reg[90] (\GEN_S2MM.queue_dout2_new_reg[90] [26:1]),
        .\GEN_S2MM.queue_dout2_valid_reg (\GEN_S2MM.queue_dout2_valid_reg_0 ),
        .\GEN_SOF_QUEUE_MODE.sof_count_reg[0]_0 (sts_received_d1),
        .\GNE_SYNC_RESET.halt_i_reg (\GNE_SYNC_RESET.halt_i_reg ),
        .\GNE_SYNC_RESET.scndry_resetn_reg (\GNE_SYNC_RESET.scndry_resetn_reg ),
        .\GNE_SYNC_RESET.scndry_resetn_reg_0 (\GNE_SYNC_RESET.scndry_resetn_reg_0 ),
        .\INDETERMINATE_BTT_MODE.s2mm_brcvd_reg[13] (s2mm_brcvd),
        .\INDETERMINATE_BTT_MODE.s2mm_packet_eof_i_reg (\GEN_S2MM_DMA_CONTROL.I_S2MM_CMDSTS_n_10 ),
        .\INDETERMINATE_BTT_MODE.s2mm_packet_eof_i_reg_0 (\GEN_S2MM_DMA_CONTROL.I_S2MM_CMDSTS_n_3 ),
        .Q(Q),
        .\QUEUE_COUNT.cmnds_queued_shift_reg[3] (\GEN_S2MM_DMA_CONTROL.GEN_SCATTER_GATHER_MODE.I_S2MM_SG_IF_n_28 ),
        .cmd_wr_mask(cmd_wr_mask),
        .count_incr(count_incr),
        .m_axi_sg_aclk(m_axi_sg_aclk),
        .m_axis_s2mm_sts_tvalid_int(m_axis_s2mm_sts_tvalid_int),
        .out(\FSM_sequential_GEN_SM_FOR_NO_LENGTH.s2mm_cs_reg[1] ),
        .p_10_out(p_10_out),
        .p_3_out(p_3_out),
        .p_3_out_0(p_3_out_0),
        .p_4_out(p_4_out),
        .p_5_out(p_5_out),
        .ptr2_queue_full(ptr2_queue_full),
        .s2mm_halt(s2mm_halt),
        .sts2_queue_full(sts2_queue_full),
        .sts_received_i_reg(\GEN_S2MM_DMA_CONTROL.GEN_SCATTER_GATHER_MODE.I_S2MM_SG_IF_n_29 ),
        .sts_received_i_reg_0(p_8_out));
  design_1_axi_dma_0_0_axi_dma_s2mm_sm \GEN_S2MM_DMA_CONTROL.GEN_SCATTER_GATHER_MODE.I_S2MM_SM 
       (.\GEN_DESC_UPDT_QUEUE.desc_update_done_reg (\GEN_S2MM_DMA_CONTROL.GEN_SCATTER_GATHER_MODE.I_S2MM_SG_IF_n_28 ),
        .\GEN_HOLD_NO_DATA.s_axis_s2mm_cmd_tvalid_reg (s_axis_s2mm_cmd_tvalid_split),
        .\GEN_HOLD_NO_DATA.s_axis_s2mm_cmd_tvalid_reg_0 (\GEN_S2MM_DMA_CONTROL.I_S2MM_CMDSTS_n_9 ),
        .\GEN_S2MM.queue_dout2_valid_reg (\GEN_S2MM.queue_dout2_valid_reg ),
        .\GEN_S2MM_DMA_CONTROL.s2mm_desc_flush_i_reg (\GEN_S2MM.reg2_reg[90] ),
        .\GNE_SYNC_RESET.scndry_resetn_reg (\GNE_SYNC_RESET.scndry_resetn_reg ),
        .\QUEUE_COUNT.cmnds_queued_shift_reg[0]_0 (\QUEUE_COUNT.cmnds_queued_shift_reg[0] ),
        .ch2_ftch_queue_empty(ch2_ftch_queue_empty),
        .count_incr(count_incr),
        .m_axi_sg_aclk(m_axi_sg_aclk),
        .out(\FSM_sequential_GEN_SM_FOR_NO_LENGTH.s2mm_cs_reg[1] ),
        .p_10_out(p_10_out),
        .p_1_out(p_1_out),
        .p_3_out(p_3_out_0),
        .queue_rden2_new(queue_rden2_new),
        .queue_sinit2(queue_sinit2),
        .s2mm_cmnd_idle1(s2mm_cmnd_idle1),
        .s2mm_dmacr(s2mm_dmacr),
        .s2mm_stop_i2_out(s2mm_stop_i2_out),
        .updt_data_reg(s_axis_s2mm_updtptr_tlast));
  design_1_axi_dma_0_0_axi_dma_s2mm_cmdsts_if \GEN_S2MM_DMA_CONTROL.I_S2MM_CMDSTS 
       (.D(D),
        .E(E),
        .\FSM_sequential_GEN_SM_FOR_NO_LENGTH.s2mm_cs_reg[0] (\GEN_S2MM_DMA_CONTROL.I_S2MM_CMDSTS_n_9 ),
        .\GEN_DESC_UPDT_QUEUE.GEN_DESC_UPDT_NO_STSAPP.updt_desc_sts_reg[26] (\GEN_S2MM_DMA_CONTROL.I_S2MM_CMDSTS_n_3 ),
        .\GEN_DESC_UPDT_QUEUE.sts_received_d1_reg (p_8_out),
        .\GEN_S2MM.queue_dout2_new_reg[64] (\GEN_S2MM.queue_dout2_new_reg[64] ),
        .\GEN_S2MM.queue_dout2_new_reg[64]_0 (\GEN_S2MM.queue_dout2_new_reg[90] [0]),
        .\GEN_S2MM_DMA_CONTROL.s2mm_desc_flush_i_reg (\GEN_S2MM.reg2_reg[90] ),
        .\GEN_SOF_QUEUE_MODE.cmd_wr_mask_reg (\GEN_S2MM_DMA_CONTROL.I_S2MM_CMDSTS_n_10 ),
        .\GNE_SYNC_RESET.scndry_resetn_reg (\GNE_SYNC_RESET.scndry_resetn_reg ),
        .\GNE_SYNC_RESET.scndry_resetn_reg_0 (\GNE_SYNC_RESET.scndry_resetn_reg_0 ),
        .Q(s2mm_brcvd),
        .\USE_SINGLE_REG.sig_regfifo_dout_reg_reg[0] (s_axis_s2mm_cmd_tvalid_split),
        .\USE_SINGLE_REG.sig_regfifo_dout_reg_reg[4] (\USE_SINGLE_REG.sig_regfifo_dout_reg_reg[4] ),
        .cmd_wr_mask(cmd_wr_mask),
        .dma_s2mm_error(dma_s2mm_error),
        .m_axi_sg_aclk(m_axi_sg_aclk),
        .m_axis_s2mm_sts_tready(m_axis_s2mm_sts_tready),
        .m_axis_s2mm_sts_tvalid_int(m_axis_s2mm_sts_tvalid_int),
        .p_10_out(p_10_out),
        .p_3_out(p_3_out),
        .p_4_out(p_4_out),
        .p_5_out(p_5_out),
        .s2mm_decerr_i(s2mm_decerr_i),
        .s2mm_halt(s2mm_halt),
        .s2mm_interr_i(s2mm_interr_i),
        .s2mm_slverr_i(s2mm_slverr_i),
        .s2mm_stop_i2_out(s2mm_stop_i2_out),
        .s_axis_s2mm_cmd_tready(s_axis_s2mm_cmd_tready),
        .sts_received_d1(sts_received_d1),
        .sts_received_i_reg_0(\GEN_S2MM_DMA_CONTROL.GEN_SCATTER_GATHER_MODE.I_S2MM_SG_IF_n_29 ));
  design_1_axi_dma_0_0_axi_dma_s2mm_sts_mngr \GEN_S2MM_DMA_CONTROL.I_S2MM_STS_MNGR 
       (.\GNE_SYNC_RESET.scndry_resetn_reg (\GNE_SYNC_RESET.scndry_resetn_reg ),
        .\GNE_SYNC_RESET.scndry_resetn_reg_0 (\GNE_SYNC_RESET.scndry_resetn_reg_0 ),
        .all_is_idle_d1(all_is_idle_d1),
        .halted_reg(halted_reg),
        .halted_reg_0(halted_reg_0),
        .m_axi_sg_aclk(m_axi_sg_aclk),
        .out(out),
        .s2mm_all_idle(s2mm_all_idle),
        .s2mm_dmacr(s2mm_dmacr),
        .s2mm_halted_set(s2mm_halted_set),
        .s2mm_halted_set0(s2mm_halted_set0));
  FDRE #(
    .INIT(1'b0)) 
    \GEN_S2MM_DMA_CONTROL.s2mm_desc_flush_i_reg 
       (.C(m_axi_sg_aclk),
        .CE(1'b1),
        .D(\dmacr_i_reg[0] ),
        .Q(\GEN_S2MM.reg2_reg[90] ),
        .R(\GNE_SYNC_RESET.scndry_resetn_reg ));
  FDRE \GEN_S2MM_DMA_CONTROL.s2mm_stop_reg 
       (.C(m_axi_sg_aclk),
        .CE(1'b1),
        .D(s2mm_stop_i2_out),
        .Q(s2mm_stop),
        .R(\GNE_SYNC_RESET.scndry_resetn_reg ));
endmodule

(* ORIG_REF_NAME = "axi_dma_s2mm_sg_if" *) 
module design_1_axi_dma_0_0_axi_dma_s2mm_sg_if
   (\GEN_SOF_QUEUE_MODE.sof_count_reg[0]_0 ,
    \GEN_Q_FOR_SYNC.S2MM_CHANNEL.ptr2_queue_dout_reg[31] ,
    cmd_wr_mask,
    \GEN_Q_FOR_SYNC.S2MM_CHANNEL.NO_APP_UPDATE.sts2_queue_dout_reg[33] ,
    count_incr,
    \GEN_Q_FOR_SYNC.S2MM_CHANNEL.NO_APP_UPDATE.sts2_queue_dout_reg[31] ,
    \GEN_Q_FOR_SYNC.S2MM_CHANNEL.NO_APP_UPDATE.sts2_queue_dout_reg[33]_0 ,
    \GEN_Q_FOR_SYNC.S2MM_CHANNEL.ptr2_queue_dout_reg[31]_0 ,
    \GEN_Q_FOR_SYNC.S2MM_CHANNEL.NO_APP_UPDATE.sts2_queue_dout_reg[33]_1 ,
    \QUEUE_COUNT.cmnds_queued_shift_reg[3] ,
    sts_received_i_reg,
    Q,
    \GNE_SYNC_RESET.scndry_resetn_reg ,
    sts_received_i_reg_0,
    m_axi_sg_aclk,
    \GEN_S2MM.queue_dout2_valid_reg ,
    \INDETERMINATE_BTT_MODE.s2mm_packet_eof_i_reg ,
    p_3_out_0,
    \GEN_HOLD_NO_DATA.s_axis_s2mm_cmd_tvalid_reg ,
    out,
    sts2_queue_full,
    ptr2_queue_full,
    s2mm_halt,
    p_10_out,
    \INDETERMINATE_BTT_MODE.s2mm_packet_eof_i_reg_0 ,
    m_axis_s2mm_sts_tvalid_int,
    \GNE_SYNC_RESET.scndry_resetn_reg_0 ,
    \GEN_S2MM.queue_dout2_new_reg[90] ,
    \GNE_SYNC_RESET.halt_i_reg ,
    p_3_out,
    p_4_out,
    p_5_out,
    \INDETERMINATE_BTT_MODE.s2mm_brcvd_reg[13] );
  output \GEN_SOF_QUEUE_MODE.sof_count_reg[0]_0 ;
  output \GEN_Q_FOR_SYNC.S2MM_CHANNEL.ptr2_queue_dout_reg[31] ;
  output cmd_wr_mask;
  output \GEN_Q_FOR_SYNC.S2MM_CHANNEL.NO_APP_UPDATE.sts2_queue_dout_reg[33] ;
  output count_incr;
  output \GEN_Q_FOR_SYNC.S2MM_CHANNEL.NO_APP_UPDATE.sts2_queue_dout_reg[31] ;
  output [0:0]\GEN_Q_FOR_SYNC.S2MM_CHANNEL.NO_APP_UPDATE.sts2_queue_dout_reg[33]_0 ;
  output [0:0]\GEN_Q_FOR_SYNC.S2MM_CHANNEL.ptr2_queue_dout_reg[31]_0 ;
  output [19:0]\GEN_Q_FOR_SYNC.S2MM_CHANNEL.NO_APP_UPDATE.sts2_queue_dout_reg[33]_1 ;
  output \QUEUE_COUNT.cmnds_queued_shift_reg[3] ;
  output sts_received_i_reg;
  output [25:0]Q;
  input \GNE_SYNC_RESET.scndry_resetn_reg ;
  input sts_received_i_reg_0;
  input m_axi_sg_aclk;
  input \GEN_S2MM.queue_dout2_valid_reg ;
  input \INDETERMINATE_BTT_MODE.s2mm_packet_eof_i_reg ;
  input p_3_out_0;
  input \GEN_HOLD_NO_DATA.s_axis_s2mm_cmd_tvalid_reg ;
  input [1:0]out;
  input sts2_queue_full;
  input ptr2_queue_full;
  input s2mm_halt;
  input p_10_out;
  input \INDETERMINATE_BTT_MODE.s2mm_packet_eof_i_reg_0 ;
  input m_axis_s2mm_sts_tvalid_int;
  input \GNE_SYNC_RESET.scndry_resetn_reg_0 ;
  input [25:0]\GEN_S2MM.queue_dout2_new_reg[90] ;
  input \GNE_SYNC_RESET.halt_i_reg ;
  input p_3_out;
  input p_4_out;
  input p_5_out;
  input [13:0]\INDETERMINATE_BTT_MODE.s2mm_brcvd_reg[13] ;

  wire \GEN_DESC_UPDT_QUEUE.GEN_DESC_UPDT_NO_STSAPP.updt_desc_sts[31]_i_1_n_0 ;
  wire \GEN_DESC_UPDT_QUEUE.updt_sts_i_1_n_0 ;
  wire \GEN_HOLD_NO_DATA.s_axis_s2mm_cmd_tvalid_reg ;
  wire \GEN_Q_FOR_SYNC.S2MM_CHANNEL.NO_APP_UPDATE.sts2_queue_dout_reg[31] ;
  wire \GEN_Q_FOR_SYNC.S2MM_CHANNEL.NO_APP_UPDATE.sts2_queue_dout_reg[33] ;
  wire [0:0]\GEN_Q_FOR_SYNC.S2MM_CHANNEL.NO_APP_UPDATE.sts2_queue_dout_reg[33]_0 ;
  wire [19:0]\GEN_Q_FOR_SYNC.S2MM_CHANNEL.NO_APP_UPDATE.sts2_queue_dout_reg[33]_1 ;
  wire \GEN_Q_FOR_SYNC.S2MM_CHANNEL.ptr2_queue_dout_reg[31] ;
  wire [0:0]\GEN_Q_FOR_SYNC.S2MM_CHANNEL.ptr2_queue_dout_reg[31]_0 ;
  wire [25:0]\GEN_S2MM.queue_dout2_new_reg[90] ;
  wire \GEN_S2MM.queue_dout2_valid_reg ;
  wire \GEN_SOF_QUEUE_MODE.sof_count[0]_i_1_n_0 ;
  wire \GEN_SOF_QUEUE_MODE.sof_count[1]_i_1_n_0 ;
  wire \GEN_SOF_QUEUE_MODE.sof_count[2]_i_1_n_0 ;
  wire \GEN_SOF_QUEUE_MODE.sof_count_reg[0]_0 ;
  wire \GEN_SOF_QUEUE_MODE.sof_received_i_1_n_0 ;
  wire \GEN_SOF_QUEUE_MODE.sof_received_i_3_n_0 ;
  wire \GEN_SOF_QUEUE_MODE.sof_received_i_4_n_0 ;
  wire \GNE_SYNC_RESET.halt_i_reg ;
  wire \GNE_SYNC_RESET.scndry_resetn_reg ;
  wire \GNE_SYNC_RESET.scndry_resetn_reg_0 ;
  wire [13:0]\INDETERMINATE_BTT_MODE.s2mm_brcvd_reg[13] ;
  wire \INDETERMINATE_BTT_MODE.s2mm_packet_eof_i_reg ;
  wire \INDETERMINATE_BTT_MODE.s2mm_packet_eof_i_reg_0 ;
  wire [25:0]Q;
  wire \QUEUE_COUNT.cmnds_queued_shift_reg[3] ;
  wire cmd_wr_mask;
  wire count_incr;
  wire m_axi_sg_aclk;
  wire m_axis_s2mm_sts_tvalid_int;
  wire [1:0]out;
  wire p_10_out;
  wire p_19_out;
  wire p_20_out;
  wire p_3_out;
  wire p_3_out_0;
  wire p_4_out;
  wire p_5_out;
  wire ptr2_queue_full;
  wire s2mm_halt;
  wire [2:0]sof_count;
  wire sof_received;
  wire sof_received_set;
  wire sts2_queue_full;
  wire sts_received_i_reg;
  wire sts_received_i_reg_0;
  wire sts_received_re;

  LUT5 #(
    .INIT(32'hFF000400)) 
    \GEN_DESC_UPDT_QUEUE.GEN_DESC_UPDT_NO_STSAPP.updt_desc_sts[31]_i_1 
       (.I0(s2mm_halt),
        .I1(sts_received_i_reg_0),
        .I2(\GEN_SOF_QUEUE_MODE.sof_count_reg[0]_0 ),
        .I3(\GNE_SYNC_RESET.scndry_resetn_reg_0 ),
        .I4(\GEN_Q_FOR_SYNC.S2MM_CHANNEL.NO_APP_UPDATE.sts2_queue_dout_reg[31] ),
        .O(\GEN_DESC_UPDT_QUEUE.GEN_DESC_UPDT_NO_STSAPP.updt_desc_sts[31]_i_1_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \GEN_DESC_UPDT_QUEUE.GEN_DESC_UPDT_NO_STSAPP.updt_desc_sts_reg[0] 
       (.C(m_axi_sg_aclk),
        .CE(\GNE_SYNC_RESET.halt_i_reg ),
        .D(\INDETERMINATE_BTT_MODE.s2mm_brcvd_reg[13] [0]),
        .Q(\GEN_Q_FOR_SYNC.S2MM_CHANNEL.NO_APP_UPDATE.sts2_queue_dout_reg[33]_1 [0]),
        .R(\GNE_SYNC_RESET.scndry_resetn_reg ));
  FDRE #(
    .INIT(1'b0)) 
    \GEN_DESC_UPDT_QUEUE.GEN_DESC_UPDT_NO_STSAPP.updt_desc_sts_reg[10] 
       (.C(m_axi_sg_aclk),
        .CE(\GNE_SYNC_RESET.halt_i_reg ),
        .D(\INDETERMINATE_BTT_MODE.s2mm_brcvd_reg[13] [10]),
        .Q(\GEN_Q_FOR_SYNC.S2MM_CHANNEL.NO_APP_UPDATE.sts2_queue_dout_reg[33]_1 [10]),
        .R(\GNE_SYNC_RESET.scndry_resetn_reg ));
  FDRE #(
    .INIT(1'b0)) 
    \GEN_DESC_UPDT_QUEUE.GEN_DESC_UPDT_NO_STSAPP.updt_desc_sts_reg[11] 
       (.C(m_axi_sg_aclk),
        .CE(\GNE_SYNC_RESET.halt_i_reg ),
        .D(\INDETERMINATE_BTT_MODE.s2mm_brcvd_reg[13] [11]),
        .Q(\GEN_Q_FOR_SYNC.S2MM_CHANNEL.NO_APP_UPDATE.sts2_queue_dout_reg[33]_1 [11]),
        .R(\GNE_SYNC_RESET.scndry_resetn_reg ));
  FDRE #(
    .INIT(1'b0)) 
    \GEN_DESC_UPDT_QUEUE.GEN_DESC_UPDT_NO_STSAPP.updt_desc_sts_reg[12] 
       (.C(m_axi_sg_aclk),
        .CE(\GNE_SYNC_RESET.halt_i_reg ),
        .D(\INDETERMINATE_BTT_MODE.s2mm_brcvd_reg[13] [12]),
        .Q(\GEN_Q_FOR_SYNC.S2MM_CHANNEL.NO_APP_UPDATE.sts2_queue_dout_reg[33]_1 [12]),
        .R(\GNE_SYNC_RESET.scndry_resetn_reg ));
  FDRE #(
    .INIT(1'b0)) 
    \GEN_DESC_UPDT_QUEUE.GEN_DESC_UPDT_NO_STSAPP.updt_desc_sts_reg[13] 
       (.C(m_axi_sg_aclk),
        .CE(\GNE_SYNC_RESET.halt_i_reg ),
        .D(\INDETERMINATE_BTT_MODE.s2mm_brcvd_reg[13] [13]),
        .Q(\GEN_Q_FOR_SYNC.S2MM_CHANNEL.NO_APP_UPDATE.sts2_queue_dout_reg[33]_1 [13]),
        .R(\GNE_SYNC_RESET.scndry_resetn_reg ));
  FDRE #(
    .INIT(1'b0)) 
    \GEN_DESC_UPDT_QUEUE.GEN_DESC_UPDT_NO_STSAPP.updt_desc_sts_reg[1] 
       (.C(m_axi_sg_aclk),
        .CE(\GNE_SYNC_RESET.halt_i_reg ),
        .D(\INDETERMINATE_BTT_MODE.s2mm_brcvd_reg[13] [1]),
        .Q(\GEN_Q_FOR_SYNC.S2MM_CHANNEL.NO_APP_UPDATE.sts2_queue_dout_reg[33]_1 [1]),
        .R(\GNE_SYNC_RESET.scndry_resetn_reg ));
  FDRE #(
    .INIT(1'b0)) 
    \GEN_DESC_UPDT_QUEUE.GEN_DESC_UPDT_NO_STSAPP.updt_desc_sts_reg[26] 
       (.C(m_axi_sg_aclk),
        .CE(\GNE_SYNC_RESET.halt_i_reg ),
        .D(\INDETERMINATE_BTT_MODE.s2mm_packet_eof_i_reg_0 ),
        .Q(\GEN_Q_FOR_SYNC.S2MM_CHANNEL.NO_APP_UPDATE.sts2_queue_dout_reg[33]_1 [14]),
        .R(\GNE_SYNC_RESET.scndry_resetn_reg ));
  FDRE #(
    .INIT(1'b0)) 
    \GEN_DESC_UPDT_QUEUE.GEN_DESC_UPDT_NO_STSAPP.updt_desc_sts_reg[27] 
       (.C(m_axi_sg_aclk),
        .CE(\GNE_SYNC_RESET.halt_i_reg ),
        .D(sof_received),
        .Q(\GEN_Q_FOR_SYNC.S2MM_CHANNEL.NO_APP_UPDATE.sts2_queue_dout_reg[33]_1 [15]),
        .R(\GNE_SYNC_RESET.scndry_resetn_reg ));
  FDRE #(
    .INIT(1'b0)) 
    \GEN_DESC_UPDT_QUEUE.GEN_DESC_UPDT_NO_STSAPP.updt_desc_sts_reg[28] 
       (.C(m_axi_sg_aclk),
        .CE(\GNE_SYNC_RESET.halt_i_reg ),
        .D(p_5_out),
        .Q(\GEN_Q_FOR_SYNC.S2MM_CHANNEL.NO_APP_UPDATE.sts2_queue_dout_reg[33]_1 [16]),
        .R(\GNE_SYNC_RESET.scndry_resetn_reg ));
  FDRE #(
    .INIT(1'b0)) 
    \GEN_DESC_UPDT_QUEUE.GEN_DESC_UPDT_NO_STSAPP.updt_desc_sts_reg[29] 
       (.C(m_axi_sg_aclk),
        .CE(\GNE_SYNC_RESET.halt_i_reg ),
        .D(p_4_out),
        .Q(\GEN_Q_FOR_SYNC.S2MM_CHANNEL.NO_APP_UPDATE.sts2_queue_dout_reg[33]_1 [17]),
        .R(\GNE_SYNC_RESET.scndry_resetn_reg ));
  FDRE #(
    .INIT(1'b0)) 
    \GEN_DESC_UPDT_QUEUE.GEN_DESC_UPDT_NO_STSAPP.updt_desc_sts_reg[2] 
       (.C(m_axi_sg_aclk),
        .CE(\GNE_SYNC_RESET.halt_i_reg ),
        .D(\INDETERMINATE_BTT_MODE.s2mm_brcvd_reg[13] [2]),
        .Q(\GEN_Q_FOR_SYNC.S2MM_CHANNEL.NO_APP_UPDATE.sts2_queue_dout_reg[33]_1 [2]),
        .R(\GNE_SYNC_RESET.scndry_resetn_reg ));
  FDRE #(
    .INIT(1'b0)) 
    \GEN_DESC_UPDT_QUEUE.GEN_DESC_UPDT_NO_STSAPP.updt_desc_sts_reg[30] 
       (.C(m_axi_sg_aclk),
        .CE(\GNE_SYNC_RESET.halt_i_reg ),
        .D(p_3_out),
        .Q(\GEN_Q_FOR_SYNC.S2MM_CHANNEL.NO_APP_UPDATE.sts2_queue_dout_reg[33]_1 [18]),
        .R(\GNE_SYNC_RESET.scndry_resetn_reg ));
  FDRE #(
    .INIT(1'b0)) 
    \GEN_DESC_UPDT_QUEUE.GEN_DESC_UPDT_NO_STSAPP.updt_desc_sts_reg[31] 
       (.C(m_axi_sg_aclk),
        .CE(1'b1),
        .D(\GEN_DESC_UPDT_QUEUE.GEN_DESC_UPDT_NO_STSAPP.updt_desc_sts[31]_i_1_n_0 ),
        .Q(\GEN_Q_FOR_SYNC.S2MM_CHANNEL.NO_APP_UPDATE.sts2_queue_dout_reg[31] ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \GEN_DESC_UPDT_QUEUE.GEN_DESC_UPDT_NO_STSAPP.updt_desc_sts_reg[3] 
       (.C(m_axi_sg_aclk),
        .CE(\GNE_SYNC_RESET.halt_i_reg ),
        .D(\INDETERMINATE_BTT_MODE.s2mm_brcvd_reg[13] [3]),
        .Q(\GEN_Q_FOR_SYNC.S2MM_CHANNEL.NO_APP_UPDATE.sts2_queue_dout_reg[33]_1 [3]),
        .R(\GNE_SYNC_RESET.scndry_resetn_reg ));
  FDRE #(
    .INIT(1'b0)) 
    \GEN_DESC_UPDT_QUEUE.GEN_DESC_UPDT_NO_STSAPP.updt_desc_sts_reg[4] 
       (.C(m_axi_sg_aclk),
        .CE(\GNE_SYNC_RESET.halt_i_reg ),
        .D(\INDETERMINATE_BTT_MODE.s2mm_brcvd_reg[13] [4]),
        .Q(\GEN_Q_FOR_SYNC.S2MM_CHANNEL.NO_APP_UPDATE.sts2_queue_dout_reg[33]_1 [4]),
        .R(\GNE_SYNC_RESET.scndry_resetn_reg ));
  FDRE #(
    .INIT(1'b0)) 
    \GEN_DESC_UPDT_QUEUE.GEN_DESC_UPDT_NO_STSAPP.updt_desc_sts_reg[5] 
       (.C(m_axi_sg_aclk),
        .CE(\GNE_SYNC_RESET.halt_i_reg ),
        .D(\INDETERMINATE_BTT_MODE.s2mm_brcvd_reg[13] [5]),
        .Q(\GEN_Q_FOR_SYNC.S2MM_CHANNEL.NO_APP_UPDATE.sts2_queue_dout_reg[33]_1 [5]),
        .R(\GNE_SYNC_RESET.scndry_resetn_reg ));
  FDRE #(
    .INIT(1'b0)) 
    \GEN_DESC_UPDT_QUEUE.GEN_DESC_UPDT_NO_STSAPP.updt_desc_sts_reg[6] 
       (.C(m_axi_sg_aclk),
        .CE(\GNE_SYNC_RESET.halt_i_reg ),
        .D(\INDETERMINATE_BTT_MODE.s2mm_brcvd_reg[13] [6]),
        .Q(\GEN_Q_FOR_SYNC.S2MM_CHANNEL.NO_APP_UPDATE.sts2_queue_dout_reg[33]_1 [6]),
        .R(\GNE_SYNC_RESET.scndry_resetn_reg ));
  FDRE #(
    .INIT(1'b0)) 
    \GEN_DESC_UPDT_QUEUE.GEN_DESC_UPDT_NO_STSAPP.updt_desc_sts_reg[7] 
       (.C(m_axi_sg_aclk),
        .CE(\GNE_SYNC_RESET.halt_i_reg ),
        .D(\INDETERMINATE_BTT_MODE.s2mm_brcvd_reg[13] [7]),
        .Q(\GEN_Q_FOR_SYNC.S2MM_CHANNEL.NO_APP_UPDATE.sts2_queue_dout_reg[33]_1 [7]),
        .R(\GNE_SYNC_RESET.scndry_resetn_reg ));
  FDRE #(
    .INIT(1'b0)) 
    \GEN_DESC_UPDT_QUEUE.GEN_DESC_UPDT_NO_STSAPP.updt_desc_sts_reg[8] 
       (.C(m_axi_sg_aclk),
        .CE(\GNE_SYNC_RESET.halt_i_reg ),
        .D(\INDETERMINATE_BTT_MODE.s2mm_brcvd_reg[13] [8]),
        .Q(\GEN_Q_FOR_SYNC.S2MM_CHANNEL.NO_APP_UPDATE.sts2_queue_dout_reg[33]_1 [8]),
        .R(\GNE_SYNC_RESET.scndry_resetn_reg ));
  FDRE #(
    .INIT(1'b0)) 
    \GEN_DESC_UPDT_QUEUE.GEN_DESC_UPDT_NO_STSAPP.updt_desc_sts_reg[9] 
       (.C(m_axi_sg_aclk),
        .CE(\GNE_SYNC_RESET.halt_i_reg ),
        .D(\INDETERMINATE_BTT_MODE.s2mm_brcvd_reg[13] [9]),
        .Q(\GEN_Q_FOR_SYNC.S2MM_CHANNEL.NO_APP_UPDATE.sts2_queue_dout_reg[33]_1 [9]),
        .R(\GNE_SYNC_RESET.scndry_resetn_reg ));
  (* SOFT_HLUTNM = "soft_lutpair132" *) 
  LUT3 #(
    .INIT(8'h40)) 
    \GEN_DESC_UPDT_QUEUE.desc_update_done_i_1 
       (.I0(sts2_queue_full),
        .I1(\GEN_Q_FOR_SYNC.S2MM_CHANNEL.NO_APP_UPDATE.sts2_queue_dout_reg[33] ),
        .I2(\GEN_Q_FOR_SYNC.S2MM_CHANNEL.NO_APP_UPDATE.sts2_queue_dout_reg[31] ),
        .O(p_20_out));
  FDRE \GEN_DESC_UPDT_QUEUE.desc_update_done_reg 
       (.C(m_axi_sg_aclk),
        .CE(1'b1),
        .D(p_20_out),
        .Q(p_19_out),
        .R(\GNE_SYNC_RESET.scndry_resetn_reg ));
  FDRE #(
    .INIT(1'b0)) 
    \GEN_DESC_UPDT_QUEUE.sts_received_d1_reg 
       (.C(m_axi_sg_aclk),
        .CE(1'b1),
        .D(sts_received_i_reg_0),
        .Q(\GEN_SOF_QUEUE_MODE.sof_count_reg[0]_0 ),
        .R(\GNE_SYNC_RESET.scndry_resetn_reg ));
  (* SOFT_HLUTNM = "soft_lutpair131" *) 
  LUT5 #(
    .INIT(32'hC088CC88)) 
    \GEN_DESC_UPDT_QUEUE.updt_sts_i_1 
       (.I0(sts_received_re),
        .I1(\GNE_SYNC_RESET.scndry_resetn_reg_0 ),
        .I2(sts2_queue_full),
        .I3(\GEN_Q_FOR_SYNC.S2MM_CHANNEL.NO_APP_UPDATE.sts2_queue_dout_reg[33] ),
        .I4(\GEN_Q_FOR_SYNC.S2MM_CHANNEL.NO_APP_UPDATE.sts2_queue_dout_reg[31] ),
        .O(\GEN_DESC_UPDT_QUEUE.updt_sts_i_1_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \GEN_DESC_UPDT_QUEUE.updt_sts_reg 
       (.C(m_axi_sg_aclk),
        .CE(1'b1),
        .D(\GEN_DESC_UPDT_QUEUE.updt_sts_i_1_n_0 ),
        .Q(\GEN_Q_FOR_SYNC.S2MM_CHANNEL.NO_APP_UPDATE.sts2_queue_dout_reg[33] ),
        .R(1'b0));
  (* SOFT_HLUTNM = "soft_lutpair131" *) 
  LUT2 #(
    .INIT(4'h2)) 
    \GEN_Q_FOR_SYNC.S2MM_CHANNEL.NO_APP_UPDATE.sts2_queue_dout[33]_i_1 
       (.I0(\GEN_Q_FOR_SYNC.S2MM_CHANNEL.NO_APP_UPDATE.sts2_queue_dout_reg[33] ),
        .I1(sts2_queue_full),
        .O(\GEN_Q_FOR_SYNC.S2MM_CHANNEL.NO_APP_UPDATE.sts2_queue_dout_reg[33]_0 ));
  (* SOFT_HLUTNM = "soft_lutpair132" *) 
  LUT2 #(
    .INIT(4'h8)) 
    \GEN_Q_FOR_SYNC.S2MM_CHANNEL.NO_APP_UPDATE.sts2_queue_dout[33]_i_2 
       (.I0(\GEN_Q_FOR_SYNC.S2MM_CHANNEL.NO_APP_UPDATE.sts2_queue_dout_reg[31] ),
        .I1(\GEN_Q_FOR_SYNC.S2MM_CHANNEL.NO_APP_UPDATE.sts2_queue_dout_reg[33] ),
        .O(\GEN_Q_FOR_SYNC.S2MM_CHANNEL.NO_APP_UPDATE.sts2_queue_dout_reg[33]_1 [19]));
  LUT2 #(
    .INIT(4'h2)) 
    \GEN_Q_FOR_SYNC.S2MM_CHANNEL.ptr2_queue_dout[31]_i_1 
       (.I0(\GEN_Q_FOR_SYNC.S2MM_CHANNEL.ptr2_queue_dout_reg[31] ),
        .I1(ptr2_queue_full),
        .O(\GEN_Q_FOR_SYNC.S2MM_CHANNEL.ptr2_queue_dout_reg[31]_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \GEN_SOF_QUEUE_MODE.cmd_wr_mask_reg 
       (.C(m_axi_sg_aclk),
        .CE(1'b1),
        .D(\INDETERMINATE_BTT_MODE.s2mm_packet_eof_i_reg ),
        .Q(cmd_wr_mask),
        .R(\GNE_SYNC_RESET.scndry_resetn_reg ));
  (* SOFT_HLUTNM = "soft_lutpair130" *) 
  LUT5 #(
    .INIT(32'h5565AA9A)) 
    \GEN_SOF_QUEUE_MODE.sof_count[0]_i_1 
       (.I0(p_10_out),
        .I1(s2mm_halt),
        .I2(sts_received_i_reg_0),
        .I3(\GEN_SOF_QUEUE_MODE.sof_count_reg[0]_0 ),
        .I4(sof_count[0]),
        .O(\GEN_SOF_QUEUE_MODE.sof_count[0]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'h5575FFEFAA8A0010)) 
    \GEN_SOF_QUEUE_MODE.sof_count[1]_i_1 
       (.I0(sof_count[0]),
        .I1(\GEN_SOF_QUEUE_MODE.sof_count_reg[0]_0 ),
        .I2(sts_received_i_reg_0),
        .I3(s2mm_halt),
        .I4(p_10_out),
        .I5(sof_count[1]),
        .O(\GEN_SOF_QUEUE_MODE.sof_count[1]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair129" *) 
  LUT5 #(
    .INIT(32'hF7EF0810)) 
    \GEN_SOF_QUEUE_MODE.sof_count[2]_i_1 
       (.I0(sof_count[0]),
        .I1(sof_count[1]),
        .I2(sts_received_re),
        .I3(p_10_out),
        .I4(sof_count[2]),
        .O(\GEN_SOF_QUEUE_MODE.sof_count[2]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair130" *) 
  LUT3 #(
    .INIT(8'h04)) 
    \GEN_SOF_QUEUE_MODE.sof_count[2]_i_2 
       (.I0(\GEN_SOF_QUEUE_MODE.sof_count_reg[0]_0 ),
        .I1(sts_received_i_reg_0),
        .I2(s2mm_halt),
        .O(sts_received_re));
  FDRE #(
    .INIT(1'b0)) 
    \GEN_SOF_QUEUE_MODE.sof_count_reg[0] 
       (.C(m_axi_sg_aclk),
        .CE(1'b1),
        .D(\GEN_SOF_QUEUE_MODE.sof_count[0]_i_1_n_0 ),
        .Q(sof_count[0]),
        .R(\GNE_SYNC_RESET.scndry_resetn_reg ));
  FDRE #(
    .INIT(1'b0)) 
    \GEN_SOF_QUEUE_MODE.sof_count_reg[1] 
       (.C(m_axi_sg_aclk),
        .CE(1'b1),
        .D(\GEN_SOF_QUEUE_MODE.sof_count[1]_i_1_n_0 ),
        .Q(sof_count[1]),
        .R(\GNE_SYNC_RESET.scndry_resetn_reg ));
  FDRE #(
    .INIT(1'b0)) 
    \GEN_SOF_QUEUE_MODE.sof_count_reg[2] 
       (.C(m_axi_sg_aclk),
        .CE(1'b1),
        .D(\GEN_SOF_QUEUE_MODE.sof_count[2]_i_1_n_0 ),
        .Q(sof_count[2]),
        .R(\GNE_SYNC_RESET.scndry_resetn_reg ));
  LUT5 #(
    .INIT(32'hAAFBAAAA)) 
    \GEN_SOF_QUEUE_MODE.sof_received_i_1 
       (.I0(sof_received_set),
        .I1(sts_received_re),
        .I2(\INDETERMINATE_BTT_MODE.s2mm_packet_eof_i_reg_0 ),
        .I3(\GEN_SOF_QUEUE_MODE.sof_received_i_3_n_0 ),
        .I4(sof_received),
        .O(\GEN_SOF_QUEUE_MODE.sof_received_i_1_n_0 ));
  LUT6 #(
    .INIT(64'hFFFF001000100010)) 
    \GEN_SOF_QUEUE_MODE.sof_received_i_2 
       (.I0(\GEN_SOF_QUEUE_MODE.sof_received_i_4_n_0 ),
        .I1(sof_count[2]),
        .I2(p_10_out),
        .I3(cmd_wr_mask),
        .I4(sts_received_re),
        .I5(\INDETERMINATE_BTT_MODE.s2mm_packet_eof_i_reg_0 ),
        .O(sof_received_set));
  LUT6 #(
    .INIT(64'h0000000000020000)) 
    \GEN_SOF_QUEUE_MODE.sof_received_i_3 
       (.I0(sof_count[0]),
        .I1(sof_count[1]),
        .I2(sof_count[2]),
        .I3(s2mm_halt),
        .I4(sts_received_i_reg_0),
        .I5(\GEN_SOF_QUEUE_MODE.sof_count_reg[0]_0 ),
        .O(\GEN_SOF_QUEUE_MODE.sof_received_i_3_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair129" *) 
  LUT2 #(
    .INIT(4'hE)) 
    \GEN_SOF_QUEUE_MODE.sof_received_i_4 
       (.I0(sof_count[0]),
        .I1(sof_count[1]),
        .O(\GEN_SOF_QUEUE_MODE.sof_received_i_4_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \GEN_SOF_QUEUE_MODE.sof_received_reg 
       (.C(m_axi_sg_aclk),
        .CE(1'b1),
        .D(\GEN_SOF_QUEUE_MODE.sof_received_i_1_n_0 ),
        .Q(sof_received),
        .R(\GNE_SYNC_RESET.scndry_resetn_reg ));
  LUT6 #(
    .INIT(64'hAAAAAAAAAAAAAA9A)) 
    \QUEUE_COUNT.cmnds_queued_shift[3]_i_2 
       (.I0(p_19_out),
        .I1(out[1]),
        .I2(out[0]),
        .I3(\GEN_Q_FOR_SYNC.S2MM_CHANNEL.ptr2_queue_dout_reg[31] ),
        .I4(\GEN_HOLD_NO_DATA.s_axis_s2mm_cmd_tvalid_reg ),
        .I5(p_3_out_0),
        .O(\QUEUE_COUNT.cmnds_queued_shift_reg[3] ));
  LUT6 #(
    .INIT(64'h0000000000000100)) 
    \QUEUE_COUNT.cmnds_queued_shift[3]_i_3 
       (.I0(p_3_out_0),
        .I1(\GEN_HOLD_NO_DATA.s_axis_s2mm_cmd_tvalid_reg ),
        .I2(\GEN_Q_FOR_SYNC.S2MM_CHANNEL.ptr2_queue_dout_reg[31] ),
        .I3(out[0]),
        .I4(out[1]),
        .I5(p_19_out),
        .O(count_incr));
  LUT6 #(
    .INIT(64'hE000E0E0E0E0E0E0)) 
    sts_received_i_i_1__0
       (.I0(sts_received_i_reg_0),
        .I1(m_axis_s2mm_sts_tvalid_int),
        .I2(\GNE_SYNC_RESET.scndry_resetn_reg_0 ),
        .I3(sts2_queue_full),
        .I4(\GEN_Q_FOR_SYNC.S2MM_CHANNEL.NO_APP_UPDATE.sts2_queue_dout_reg[33] ),
        .I5(\GEN_Q_FOR_SYNC.S2MM_CHANNEL.NO_APP_UPDATE.sts2_queue_dout_reg[31] ),
        .O(sts_received_i_reg));
  FDRE #(
    .INIT(1'b0)) 
    updt_data_reg
       (.C(m_axi_sg_aclk),
        .CE(1'b1),
        .D(\GEN_S2MM.queue_dout2_valid_reg ),
        .Q(\GEN_Q_FOR_SYNC.S2MM_CHANNEL.ptr2_queue_dout_reg[31] ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \updt_desc_reg0_reg[10] 
       (.C(m_axi_sg_aclk),
        .CE(p_10_out),
        .D(\GEN_S2MM.queue_dout2_new_reg[90] [4]),
        .Q(Q[4]),
        .R(\GNE_SYNC_RESET.scndry_resetn_reg ));
  FDRE #(
    .INIT(1'b0)) 
    \updt_desc_reg0_reg[11] 
       (.C(m_axi_sg_aclk),
        .CE(p_10_out),
        .D(\GEN_S2MM.queue_dout2_new_reg[90] [5]),
        .Q(Q[5]),
        .R(\GNE_SYNC_RESET.scndry_resetn_reg ));
  FDRE #(
    .INIT(1'b0)) 
    \updt_desc_reg0_reg[12] 
       (.C(m_axi_sg_aclk),
        .CE(p_10_out),
        .D(\GEN_S2MM.queue_dout2_new_reg[90] [6]),
        .Q(Q[6]),
        .R(\GNE_SYNC_RESET.scndry_resetn_reg ));
  FDRE #(
    .INIT(1'b0)) 
    \updt_desc_reg0_reg[13] 
       (.C(m_axi_sg_aclk),
        .CE(p_10_out),
        .D(\GEN_S2MM.queue_dout2_new_reg[90] [7]),
        .Q(Q[7]),
        .R(\GNE_SYNC_RESET.scndry_resetn_reg ));
  FDRE #(
    .INIT(1'b0)) 
    \updt_desc_reg0_reg[14] 
       (.C(m_axi_sg_aclk),
        .CE(p_10_out),
        .D(\GEN_S2MM.queue_dout2_new_reg[90] [8]),
        .Q(Q[8]),
        .R(\GNE_SYNC_RESET.scndry_resetn_reg ));
  FDRE #(
    .INIT(1'b0)) 
    \updt_desc_reg0_reg[15] 
       (.C(m_axi_sg_aclk),
        .CE(p_10_out),
        .D(\GEN_S2MM.queue_dout2_new_reg[90] [9]),
        .Q(Q[9]),
        .R(\GNE_SYNC_RESET.scndry_resetn_reg ));
  FDRE #(
    .INIT(1'b0)) 
    \updt_desc_reg0_reg[16] 
       (.C(m_axi_sg_aclk),
        .CE(p_10_out),
        .D(\GEN_S2MM.queue_dout2_new_reg[90] [10]),
        .Q(Q[10]),
        .R(\GNE_SYNC_RESET.scndry_resetn_reg ));
  FDRE #(
    .INIT(1'b0)) 
    \updt_desc_reg0_reg[17] 
       (.C(m_axi_sg_aclk),
        .CE(p_10_out),
        .D(\GEN_S2MM.queue_dout2_new_reg[90] [11]),
        .Q(Q[11]),
        .R(\GNE_SYNC_RESET.scndry_resetn_reg ));
  FDRE #(
    .INIT(1'b0)) 
    \updt_desc_reg0_reg[18] 
       (.C(m_axi_sg_aclk),
        .CE(p_10_out),
        .D(\GEN_S2MM.queue_dout2_new_reg[90] [12]),
        .Q(Q[12]),
        .R(\GNE_SYNC_RESET.scndry_resetn_reg ));
  FDRE #(
    .INIT(1'b0)) 
    \updt_desc_reg0_reg[19] 
       (.C(m_axi_sg_aclk),
        .CE(p_10_out),
        .D(\GEN_S2MM.queue_dout2_new_reg[90] [13]),
        .Q(Q[13]),
        .R(\GNE_SYNC_RESET.scndry_resetn_reg ));
  FDRE #(
    .INIT(1'b0)) 
    \updt_desc_reg0_reg[20] 
       (.C(m_axi_sg_aclk),
        .CE(p_10_out),
        .D(\GEN_S2MM.queue_dout2_new_reg[90] [14]),
        .Q(Q[14]),
        .R(\GNE_SYNC_RESET.scndry_resetn_reg ));
  FDRE #(
    .INIT(1'b0)) 
    \updt_desc_reg0_reg[21] 
       (.C(m_axi_sg_aclk),
        .CE(p_10_out),
        .D(\GEN_S2MM.queue_dout2_new_reg[90] [15]),
        .Q(Q[15]),
        .R(\GNE_SYNC_RESET.scndry_resetn_reg ));
  FDRE #(
    .INIT(1'b0)) 
    \updt_desc_reg0_reg[22] 
       (.C(m_axi_sg_aclk),
        .CE(p_10_out),
        .D(\GEN_S2MM.queue_dout2_new_reg[90] [16]),
        .Q(Q[16]),
        .R(\GNE_SYNC_RESET.scndry_resetn_reg ));
  FDRE #(
    .INIT(1'b0)) 
    \updt_desc_reg0_reg[23] 
       (.C(m_axi_sg_aclk),
        .CE(p_10_out),
        .D(\GEN_S2MM.queue_dout2_new_reg[90] [17]),
        .Q(Q[17]),
        .R(\GNE_SYNC_RESET.scndry_resetn_reg ));
  FDRE #(
    .INIT(1'b0)) 
    \updt_desc_reg0_reg[24] 
       (.C(m_axi_sg_aclk),
        .CE(p_10_out),
        .D(\GEN_S2MM.queue_dout2_new_reg[90] [18]),
        .Q(Q[18]),
        .R(\GNE_SYNC_RESET.scndry_resetn_reg ));
  FDRE #(
    .INIT(1'b0)) 
    \updt_desc_reg0_reg[25] 
       (.C(m_axi_sg_aclk),
        .CE(p_10_out),
        .D(\GEN_S2MM.queue_dout2_new_reg[90] [19]),
        .Q(Q[19]),
        .R(\GNE_SYNC_RESET.scndry_resetn_reg ));
  FDRE #(
    .INIT(1'b0)) 
    \updt_desc_reg0_reg[26] 
       (.C(m_axi_sg_aclk),
        .CE(p_10_out),
        .D(\GEN_S2MM.queue_dout2_new_reg[90] [20]),
        .Q(Q[20]),
        .R(\GNE_SYNC_RESET.scndry_resetn_reg ));
  FDRE #(
    .INIT(1'b0)) 
    \updt_desc_reg0_reg[27] 
       (.C(m_axi_sg_aclk),
        .CE(p_10_out),
        .D(\GEN_S2MM.queue_dout2_new_reg[90] [21]),
        .Q(Q[21]),
        .R(\GNE_SYNC_RESET.scndry_resetn_reg ));
  FDRE #(
    .INIT(1'b0)) 
    \updt_desc_reg0_reg[28] 
       (.C(m_axi_sg_aclk),
        .CE(p_10_out),
        .D(\GEN_S2MM.queue_dout2_new_reg[90] [22]),
        .Q(Q[22]),
        .R(\GNE_SYNC_RESET.scndry_resetn_reg ));
  FDRE #(
    .INIT(1'b0)) 
    \updt_desc_reg0_reg[29] 
       (.C(m_axi_sg_aclk),
        .CE(p_10_out),
        .D(\GEN_S2MM.queue_dout2_new_reg[90] [23]),
        .Q(Q[23]),
        .R(\GNE_SYNC_RESET.scndry_resetn_reg ));
  FDRE #(
    .INIT(1'b0)) 
    \updt_desc_reg0_reg[30] 
       (.C(m_axi_sg_aclk),
        .CE(p_10_out),
        .D(\GEN_S2MM.queue_dout2_new_reg[90] [24]),
        .Q(Q[24]),
        .R(\GNE_SYNC_RESET.scndry_resetn_reg ));
  FDRE #(
    .INIT(1'b0)) 
    \updt_desc_reg0_reg[31] 
       (.C(m_axi_sg_aclk),
        .CE(p_10_out),
        .D(\GEN_S2MM.queue_dout2_new_reg[90] [25]),
        .Q(Q[25]),
        .R(\GNE_SYNC_RESET.scndry_resetn_reg ));
  FDRE #(
    .INIT(1'b0)) 
    \updt_desc_reg0_reg[6] 
       (.C(m_axi_sg_aclk),
        .CE(p_10_out),
        .D(\GEN_S2MM.queue_dout2_new_reg[90] [0]),
        .Q(Q[0]),
        .R(\GNE_SYNC_RESET.scndry_resetn_reg ));
  FDRE #(
    .INIT(1'b0)) 
    \updt_desc_reg0_reg[7] 
       (.C(m_axi_sg_aclk),
        .CE(p_10_out),
        .D(\GEN_S2MM.queue_dout2_new_reg[90] [1]),
        .Q(Q[1]),
        .R(\GNE_SYNC_RESET.scndry_resetn_reg ));
  FDRE #(
    .INIT(1'b0)) 
    \updt_desc_reg0_reg[8] 
       (.C(m_axi_sg_aclk),
        .CE(p_10_out),
        .D(\GEN_S2MM.queue_dout2_new_reg[90] [2]),
        .Q(Q[2]),
        .R(\GNE_SYNC_RESET.scndry_resetn_reg ));
  FDRE #(
    .INIT(1'b0)) 
    \updt_desc_reg0_reg[9] 
       (.C(m_axi_sg_aclk),
        .CE(p_10_out),
        .D(\GEN_S2MM.queue_dout2_new_reg[90] [3]),
        .Q(Q[3]),
        .R(\GNE_SYNC_RESET.scndry_resetn_reg ));
endmodule

(* ORIG_REF_NAME = "axi_dma_s2mm_sm" *) 
module design_1_axi_dma_0_0_axi_dma_s2mm_sm
   (p_3_out,
    queue_rden2_new,
    out,
    \GEN_S2MM.queue_dout2_valid_reg ,
    \QUEUE_COUNT.cmnds_queued_shift_reg[0]_0 ,
    \GEN_S2MM_DMA_CONTROL.s2mm_desc_flush_i_reg ,
    s2mm_stop_i2_out,
    updt_data_reg,
    s2mm_dmacr,
    ch2_ftch_queue_empty,
    p_10_out,
    queue_sinit2,
    \GEN_DESC_UPDT_QUEUE.desc_update_done_reg ,
    count_incr,
    p_1_out,
    m_axi_sg_aclk,
    \GEN_HOLD_NO_DATA.s_axis_s2mm_cmd_tvalid_reg ,
    s2mm_cmnd_idle1,
    \GEN_HOLD_NO_DATA.s_axis_s2mm_cmd_tvalid_reg_0 ,
    \GNE_SYNC_RESET.scndry_resetn_reg );
  output p_3_out;
  output queue_rden2_new;
  output [1:0]out;
  output \GEN_S2MM.queue_dout2_valid_reg ;
  output [0:0]\QUEUE_COUNT.cmnds_queued_shift_reg[0]_0 ;
  input \GEN_S2MM_DMA_CONTROL.s2mm_desc_flush_i_reg ;
  input s2mm_stop_i2_out;
  input updt_data_reg;
  input [0:0]s2mm_dmacr;
  input ch2_ftch_queue_empty;
  input p_10_out;
  input queue_sinit2;
  input \GEN_DESC_UPDT_QUEUE.desc_update_done_reg ;
  input count_incr;
  input p_1_out;
  input m_axi_sg_aclk;
  input \GEN_HOLD_NO_DATA.s_axis_s2mm_cmd_tvalid_reg ;
  input s2mm_cmnd_idle1;
  input \GEN_HOLD_NO_DATA.s_axis_s2mm_cmd_tvalid_reg_0 ;
  input \GNE_SYNC_RESET.scndry_resetn_reg ;

  wire \/i__n_0 ;
  wire \FSM_sequential_GEN_SM_FOR_NO_LENGTH.s2mm_cs[0]_i_1_n_0 ;
  wire \FSM_sequential_GEN_SM_FOR_NO_LENGTH.s2mm_cs[1]_i_2_n_0 ;
  wire \GEN_DESC_UPDT_QUEUE.desc_update_done_reg ;
  wire \GEN_HOLD_NO_DATA.s_axis_s2mm_cmd_tvalid_reg ;
  wire \GEN_HOLD_NO_DATA.s_axis_s2mm_cmd_tvalid_reg_0 ;
  wire \GEN_S2MM.queue_dout2_valid_reg ;
  wire \GEN_S2MM_DMA_CONTROL.s2mm_desc_flush_i_reg ;
  wire \GNE_SYNC_RESET.scndry_resetn_reg ;
  wire \QUEUE_COUNT.cmnds_queued_shift[0]_i_1_n_0 ;
  wire \QUEUE_COUNT.cmnds_queued_shift[1]_i_1_n_0 ;
  wire \QUEUE_COUNT.cmnds_queued_shift[2]_i_1_n_0 ;
  wire \QUEUE_COUNT.cmnds_queued_shift[3]_i_1_n_0 ;
  wire [0:0]\QUEUE_COUNT.cmnds_queued_shift_reg[0]_0 ;
  wire ch2_ftch_queue_empty;
  wire [3:1]cmnds_queued_shift;
  wire count_incr;
  wire m_axi_sg_aclk;
  (* RTL_KEEP = "yes" *) wire [1:0]out;
  wire p_10_out;
  wire p_1_out;
  wire p_3_out;
  wire queue_rden2_new;
  wire queue_sinit2;
  wire s2mm_cmnd_idle1;
  wire [0:0]s2mm_dmacr;
  wire s2mm_stop_i2_out;
  wire updt_data_reg;

  LUT6 #(
    .INIT(64'hFFFFFFFFFFFFFFF7)) 
    \/i_ 
       (.I0(out[0]),
        .I1(updt_data_reg),
        .I2(\GEN_HOLD_NO_DATA.s_axis_s2mm_cmd_tvalid_reg ),
        .I3(s2mm_stop_i2_out),
        .I4(\GEN_S2MM_DMA_CONTROL.s2mm_desc_flush_i_reg ),
        .I5(out[1]),
        .O(\/i__n_0 ));
  LUT6 #(
    .INIT(64'h00E2FFFF00E20000)) 
    \FSM_sequential_GEN_SM_FOR_NO_LENGTH.s2mm_cs[0]_i_1 
       (.I0(s2mm_cmnd_idle1),
        .I1(out[0]),
        .I2(\GEN_HOLD_NO_DATA.s_axis_s2mm_cmd_tvalid_reg_0 ),
        .I3(out[1]),
        .I4(\/i__n_0 ),
        .I5(out[0]),
        .O(\FSM_sequential_GEN_SM_FOR_NO_LENGTH.s2mm_cs[0]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'h0000000800000000)) 
    \FSM_sequential_GEN_SM_FOR_NO_LENGTH.s2mm_cs[1]_i_2 
       (.I0(out[0]),
        .I1(updt_data_reg),
        .I2(\GEN_HOLD_NO_DATA.s_axis_s2mm_cmd_tvalid_reg ),
        .I3(p_3_out),
        .I4(out[1]),
        .I5(out[1]),
        .O(\FSM_sequential_GEN_SM_FOR_NO_LENGTH.s2mm_cs[1]_i_2_n_0 ));
  LUT2 #(
    .INIT(4'hE)) 
    \FSM_sequential_GEN_SM_FOR_NO_LENGTH.s2mm_cs[1]_i_3 
       (.I0(\GEN_S2MM_DMA_CONTROL.s2mm_desc_flush_i_reg ),
        .I1(s2mm_stop_i2_out),
        .O(p_3_out));
  (* KEEP = "yes" *) 
  FDRE \FSM_sequential_GEN_SM_FOR_NO_LENGTH.s2mm_cs_reg[0] 
       (.C(m_axi_sg_aclk),
        .CE(1'b1),
        .D(\FSM_sequential_GEN_SM_FOR_NO_LENGTH.s2mm_cs[0]_i_1_n_0 ),
        .Q(out[0]),
        .R(\GNE_SYNC_RESET.scndry_resetn_reg ));
  (* KEEP = "yes" *) 
  FDRE \FSM_sequential_GEN_SM_FOR_NO_LENGTH.s2mm_cs_reg[1] 
       (.C(m_axi_sg_aclk),
        .CE(1'b1),
        .D(\FSM_sequential_GEN_SM_FOR_NO_LENGTH.s2mm_cs[1]_i_2_n_0 ),
        .Q(out[1]),
        .R(\GNE_SYNC_RESET.scndry_resetn_reg ));
  LUT6 #(
    .INIT(64'h0000000000000100)) 
    \GEN_S2MM.queue_dout2_new[90]_i_1 
       (.I0(out[1]),
        .I1(out[0]),
        .I2(updt_data_reg),
        .I3(s2mm_dmacr),
        .I4(ch2_ftch_queue_empty),
        .I5(s2mm_stop_i2_out),
        .O(queue_rden2_new));
  LUT3 #(
    .INIT(8'h02)) 
    \GEN_S2MM.queue_dout2_valid_i_1 
       (.I0(queue_rden2_new),
        .I1(p_10_out),
        .I2(queue_sinit2),
        .O(\GEN_S2MM.queue_dout2_valid_reg ));
  LUT5 #(
    .INIT(32'h0000EEE2)) 
    \QUEUE_COUNT.cmnds_queued_shift[0]_i_1 
       (.I0(\QUEUE_COUNT.cmnds_queued_shift_reg[0]_0 ),
        .I1(\GEN_DESC_UPDT_QUEUE.desc_update_done_reg ),
        .I2(count_incr),
        .I3(cmnds_queued_shift[1]),
        .I4(p_1_out),
        .O(\QUEUE_COUNT.cmnds_queued_shift[0]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'h00000000EEE222E2)) 
    \QUEUE_COUNT.cmnds_queued_shift[1]_i_1 
       (.I0(cmnds_queued_shift[1]),
        .I1(\GEN_DESC_UPDT_QUEUE.desc_update_done_reg ),
        .I2(cmnds_queued_shift[2]),
        .I3(count_incr),
        .I4(\QUEUE_COUNT.cmnds_queued_shift_reg[0]_0 ),
        .I5(p_1_out),
        .O(\QUEUE_COUNT.cmnds_queued_shift[1]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'h00000000EEE222E2)) 
    \QUEUE_COUNT.cmnds_queued_shift[2]_i_1 
       (.I0(cmnds_queued_shift[2]),
        .I1(\GEN_DESC_UPDT_QUEUE.desc_update_done_reg ),
        .I2(cmnds_queued_shift[3]),
        .I3(count_incr),
        .I4(cmnds_queued_shift[1]),
        .I5(p_1_out),
        .O(\QUEUE_COUNT.cmnds_queued_shift[2]_i_1_n_0 ));
  LUT5 #(
    .INIT(32'h0000E222)) 
    \QUEUE_COUNT.cmnds_queued_shift[3]_i_1 
       (.I0(cmnds_queued_shift[3]),
        .I1(\GEN_DESC_UPDT_QUEUE.desc_update_done_reg ),
        .I2(cmnds_queued_shift[2]),
        .I3(count_incr),
        .I4(p_1_out),
        .O(\QUEUE_COUNT.cmnds_queued_shift[3]_i_1_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \QUEUE_COUNT.cmnds_queued_shift_reg[0] 
       (.C(m_axi_sg_aclk),
        .CE(1'b1),
        .D(\QUEUE_COUNT.cmnds_queued_shift[0]_i_1_n_0 ),
        .Q(\QUEUE_COUNT.cmnds_queued_shift_reg[0]_0 ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \QUEUE_COUNT.cmnds_queued_shift_reg[1] 
       (.C(m_axi_sg_aclk),
        .CE(1'b1),
        .D(\QUEUE_COUNT.cmnds_queued_shift[1]_i_1_n_0 ),
        .Q(cmnds_queued_shift[1]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \QUEUE_COUNT.cmnds_queued_shift_reg[2] 
       (.C(m_axi_sg_aclk),
        .CE(1'b1),
        .D(\QUEUE_COUNT.cmnds_queued_shift[2]_i_1_n_0 ),
        .Q(cmnds_queued_shift[2]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \QUEUE_COUNT.cmnds_queued_shift_reg[3] 
       (.C(m_axi_sg_aclk),
        .CE(1'b1),
        .D(\QUEUE_COUNT.cmnds_queued_shift[3]_i_1_n_0 ),
        .Q(cmnds_queued_shift[3]),
        .R(1'b0));
endmodule

(* ORIG_REF_NAME = "axi_dma_s2mm_sts_mngr" *) 
module design_1_axi_dma_0_0_axi_dma_s2mm_sts_mngr
   (s2mm_halted_set,
    all_is_idle_d1,
    halted_reg,
    \GNE_SYNC_RESET.scndry_resetn_reg ,
    s2mm_dmacr,
    m_axi_sg_aclk,
    s2mm_halted_set0,
    s2mm_all_idle,
    halted_reg_0,
    out,
    \GNE_SYNC_RESET.scndry_resetn_reg_0 );
  output s2mm_halted_set;
  output all_is_idle_d1;
  output halted_reg;
  input \GNE_SYNC_RESET.scndry_resetn_reg ;
  input [0:0]s2mm_dmacr;
  input m_axi_sg_aclk;
  input s2mm_halted_set0;
  input s2mm_all_idle;
  input halted_reg_0;
  input out;
  input \GNE_SYNC_RESET.scndry_resetn_reg_0 ;

  wire \GNE_SYNC_RESET.scndry_resetn_reg ;
  wire \GNE_SYNC_RESET.scndry_resetn_reg_0 ;
  wire all_is_idle_d1;
  wire halted_reg;
  wire halted_reg_0;
  wire m_axi_sg_aclk;
  wire out;
  wire s2mm_all_idle;
  wire [0:0]s2mm_dmacr;
  wire s2mm_halted_clr;
  wire s2mm_halted_set;
  wire s2mm_halted_set0;

  FDRE #(
    .INIT(1'b0)) 
    all_is_idle_d1_reg
       (.C(m_axi_sg_aclk),
        .CE(1'b1),
        .D(s2mm_all_idle),
        .Q(all_is_idle_d1),
        .R(\GNE_SYNC_RESET.scndry_resetn_reg ));
  LUT5 #(
    .INIT(32'hFFFF444F)) 
    halted_i_1__0
       (.I0(s2mm_halted_clr),
        .I1(halted_reg_0),
        .I2(out),
        .I3(\GNE_SYNC_RESET.scndry_resetn_reg_0 ),
        .I4(s2mm_halted_set),
        .O(halted_reg));
  FDRE s2mm_halted_clr_reg
       (.C(m_axi_sg_aclk),
        .CE(1'b1),
        .D(s2mm_dmacr),
        .Q(s2mm_halted_clr),
        .R(\GNE_SYNC_RESET.scndry_resetn_reg ));
  FDRE s2mm_halted_set_reg
       (.C(m_axi_sg_aclk),
        .CE(1'b1),
        .D(s2mm_halted_set0),
        .Q(s2mm_halted_set),
        .R(\GNE_SYNC_RESET.scndry_resetn_reg ));
endmodule

(* ORIG_REF_NAME = "axi_dma_sofeof_gen" *) 
module design_1_axi_dma_0_0_axi_dma_sofeof_gen
   (\GEN_INCLUDE_MM2S.GEN_CH1_DELAY_INTERRUPT.ch1_dly_irq_set_i_reg ,
    \axi_dma_tstvec_0__s_port_] ,
    axi_dma_tstvec,
    \GEN_INCLUDE_MM2S.GEN_CH1_DELAY_INTERRUPT.ch1_delay_cnt_en_reg ,
    \GNE_SYNC_RESET.scndry_resetn_reg ,
    m_axi_sg_aclk,
    m_axis_mm2s_tvalid,
    m_axis_mm2s_tready,
    m_axis_mm2s_tlast,
    \GEN_INCLUDE_MM2S.GEN_CH1_DELAY_INTERRUPT.GEN_CH1_FAST_COUNTER.ch1_dly_fast_incr_reg ,
    ch1_delay_zero__6,
    p_4_out__2,
    ch1_delay_cnt_en,
    out);
  output \GEN_INCLUDE_MM2S.GEN_CH1_DELAY_INTERRUPT.ch1_dly_irq_set_i_reg ;
  output \axi_dma_tstvec_0__s_port_] ;
  output [0:0]axi_dma_tstvec;
  output \GEN_INCLUDE_MM2S.GEN_CH1_DELAY_INTERRUPT.ch1_delay_cnt_en_reg ;
  input \GNE_SYNC_RESET.scndry_resetn_reg ;
  input m_axi_sg_aclk;
  input m_axis_mm2s_tvalid;
  input m_axis_mm2s_tready;
  input m_axis_mm2s_tlast;
  input \GEN_INCLUDE_MM2S.GEN_CH1_DELAY_INTERRUPT.GEN_CH1_FAST_COUNTER.ch1_dly_fast_incr_reg ;
  input ch1_delay_zero__6;
  input p_4_out__2;
  input ch1_delay_cnt_en;
  input out;

  wire \GEN_FOR_SYNC.s_sof_generated_i_1_n_0 ;
  wire \GEN_INCLUDE_MM2S.GEN_CH1_DELAY_INTERRUPT.GEN_CH1_FAST_COUNTER.ch1_dly_fast_incr_reg ;
  wire \GEN_INCLUDE_MM2S.GEN_CH1_DELAY_INTERRUPT.ch1_delay_cnt_en_reg ;
  wire \GEN_INCLUDE_MM2S.GEN_CH1_DELAY_INTERRUPT.ch1_dly_irq_set_i_reg ;
  wire \GNE_SYNC_RESET.scndry_resetn_reg ;
  wire [0:0]axi_dma_tstvec;
  wire axi_dma_tstvec_0__s_net_1;
  wire ch1_delay_cnt_en;
  wire ch1_delay_zero__6;
  wire m_axi_sg_aclk;
  wire m_axis_mm2s_tlast;
  wire m_axis_mm2s_tready;
  wire m_axis_mm2s_tvalid;
  wire out;
  wire p_0_out;
  wire p_4_out__2;
  wire p_5_in;
  wire s_last;
  wire s_last_d1;
  wire s_ready;
  wire s_sof_d1_cdc_tig;
  wire s_sof_generated;
  wire s_valid;
  wire s_valid_d1;

  assign \axi_dma_tstvec_0__s_port_]  = axi_dma_tstvec_0__s_net_1;
  LUT3 #(
    .INIT(8'h80)) 
    \GEN_FOR_SYNC.s_last_d1_i_1 
       (.I0(s_valid),
        .I1(s_ready),
        .I2(s_last),
        .O(p_0_out));
  FDRE #(
    .INIT(1'b0)) 
    \GEN_FOR_SYNC.s_last_d1_reg 
       (.C(m_axi_sg_aclk),
        .CE(1'b1),
        .D(p_0_out),
        .Q(s_last_d1),
        .R(\GNE_SYNC_RESET.scndry_resetn_reg ));
  FDRE #(
    .INIT(1'b0)) 
    \GEN_FOR_SYNC.s_last_reg 
       (.C(m_axi_sg_aclk),
        .CE(1'b1),
        .D(m_axis_mm2s_tlast),
        .Q(s_last),
        .R(\GNE_SYNC_RESET.scndry_resetn_reg ));
  FDRE #(
    .INIT(1'b0)) 
    \GEN_FOR_SYNC.s_ready_reg 
       (.C(m_axi_sg_aclk),
        .CE(1'b1),
        .D(m_axis_mm2s_tready),
        .Q(s_ready),
        .R(\GNE_SYNC_RESET.scndry_resetn_reg ));
  FDRE #(
    .INIT(1'b0)) 
    \GEN_FOR_SYNC.s_sof_d1_cdc_tig_reg 
       (.C(m_axi_sg_aclk),
        .CE(1'b1),
        .D(s_sof_generated),
        .Q(s_sof_d1_cdc_tig),
        .R(\GNE_SYNC_RESET.scndry_resetn_reg ));
  LUT6 #(
    .INIT(64'h00000000FABA0000)) 
    \GEN_FOR_SYNC.s_sof_generated_i_1 
       (.I0(s_sof_generated),
        .I1(s_valid_d1),
        .I2(p_5_in),
        .I3(s_sof_d1_cdc_tig),
        .I4(out),
        .I5(axi_dma_tstvec),
        .O(\GEN_FOR_SYNC.s_sof_generated_i_1_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \GEN_FOR_SYNC.s_sof_generated_reg 
       (.C(m_axi_sg_aclk),
        .CE(1'b1),
        .D(\GEN_FOR_SYNC.s_sof_generated_i_1_n_0 ),
        .Q(s_sof_generated),
        .R(1'b0));
  (* SOFT_HLUTNM = "soft_lutpair128" *) 
  LUT2 #(
    .INIT(4'h8)) 
    \GEN_FOR_SYNC.s_valid_d1_i_1 
       (.I0(s_ready),
        .I1(s_valid),
        .O(p_5_in));
  FDRE #(
    .INIT(1'b0)) 
    \GEN_FOR_SYNC.s_valid_d1_reg 
       (.C(m_axi_sg_aclk),
        .CE(1'b1),
        .D(p_5_in),
        .Q(s_valid_d1),
        .R(\GNE_SYNC_RESET.scndry_resetn_reg ));
  FDRE #(
    .INIT(1'b0)) 
    \GEN_FOR_SYNC.s_valid_reg 
       (.C(m_axi_sg_aclk),
        .CE(1'b1),
        .D(m_axis_mm2s_tvalid),
        .Q(s_valid),
        .R(\GNE_SYNC_RESET.scndry_resetn_reg ));
  LUT4 #(
    .INIT(16'h5504)) 
    \GEN_INCLUDE_MM2S.GEN_CH1_DELAY_INTERRUPT.ch1_delay_cnt_en_i_1 
       (.I0(p_4_out__2),
        .I1(ch1_delay_cnt_en),
        .I2(axi_dma_tstvec_0__s_net_1),
        .I3(axi_dma_tstvec),
        .O(\GEN_INCLUDE_MM2S.GEN_CH1_DELAY_INTERRUPT.ch1_delay_cnt_en_reg ));
  LUT6 #(
    .INIT(64'h00000000FF3B0000)) 
    \GEN_INCLUDE_MM2S.GEN_CH1_DELAY_INTERRUPT.ch1_dly_irq_set_i_i_2 
       (.I0(s_valid_d1),
        .I1(p_5_in),
        .I2(s_sof_d1_cdc_tig),
        .I3(s_sof_generated),
        .I4(\GEN_INCLUDE_MM2S.GEN_CH1_DELAY_INTERRUPT.GEN_CH1_FAST_COUNTER.ch1_dly_fast_incr_reg ),
        .I5(ch1_delay_zero__6),
        .O(\GEN_INCLUDE_MM2S.GEN_CH1_DELAY_INTERRUPT.ch1_dly_irq_set_i_reg ));
  (* SOFT_HLUTNM = "soft_lutpair128" *) 
  LUT5 #(
    .INIT(32'h0000C040)) 
    \axi_dma_tstvec[0]_INST_0 
       (.I0(s_valid_d1),
        .I1(s_ready),
        .I2(s_valid),
        .I3(s_sof_d1_cdc_tig),
        .I4(s_sof_generated),
        .O(axi_dma_tstvec_0__s_net_1));
  LUT6 #(
    .INIT(64'h7500000000000000)) 
    \axi_dma_tstvec[1]_INST_0 
       (.I0(s_last_d1),
        .I1(s_sof_generated),
        .I2(s_sof_d1_cdc_tig),
        .I3(s_valid),
        .I4(s_ready),
        .I5(s_last),
        .O(axi_dma_tstvec));
endmodule

(* ORIG_REF_NAME = "axi_dma_sofeof_gen" *) 
module design_1_axi_dma_0_0_axi_dma_sofeof_gen_0
   (\GEN_INCLUDE_S2MM.GEN_CH2_DELAY_INTERRUPT.ch2_dly_irq_set_i_reg ,
    \axi_dma_tstvec[2] ,
    axi_dma_tstvec,
    \GEN_INCLUDE_S2MM.GEN_CH2_DELAY_INTERRUPT.ch2_delay_cnt_en_reg ,
    \GNE_SYNC_RESET.scndry_resetn_reg ,
    m_axi_sg_aclk,
    s_axis_s2mm_tvalid,
    s_axis_s2mm_tready,
    s_axis_s2mm_tlast,
    \GEN_INCLUDE_S2MM.GEN_CH2_DELAY_INTERRUPT.GEN_CH2_FAST_COUNTER.ch2_dly_fast_incr_reg ,
    ch2_delay_zero__6,
    p_0_out__2,
    ch2_delay_cnt_en,
    out);
  output \GEN_INCLUDE_S2MM.GEN_CH2_DELAY_INTERRUPT.ch2_dly_irq_set_i_reg ;
  output \axi_dma_tstvec[2] ;
  output [0:0]axi_dma_tstvec;
  output \GEN_INCLUDE_S2MM.GEN_CH2_DELAY_INTERRUPT.ch2_delay_cnt_en_reg ;
  input \GNE_SYNC_RESET.scndry_resetn_reg ;
  input m_axi_sg_aclk;
  input s_axis_s2mm_tvalid;
  input s_axis_s2mm_tready;
  input s_axis_s2mm_tlast;
  input \GEN_INCLUDE_S2MM.GEN_CH2_DELAY_INTERRUPT.GEN_CH2_FAST_COUNTER.ch2_dly_fast_incr_reg ;
  input ch2_delay_zero__6;
  input p_0_out__2;
  input ch2_delay_cnt_en;
  input out;

  wire \GEN_FOR_SYNC.s_sof_generated_i_1__0_n_0 ;
  wire \GEN_INCLUDE_S2MM.GEN_CH2_DELAY_INTERRUPT.GEN_CH2_FAST_COUNTER.ch2_dly_fast_incr_reg ;
  wire \GEN_INCLUDE_S2MM.GEN_CH2_DELAY_INTERRUPT.ch2_delay_cnt_en_reg ;
  wire \GEN_INCLUDE_S2MM.GEN_CH2_DELAY_INTERRUPT.ch2_dly_irq_set_i_reg ;
  wire \GNE_SYNC_RESET.scndry_resetn_reg ;
  wire [0:0]axi_dma_tstvec;
  wire \axi_dma_tstvec[2] ;
  wire ch2_delay_cnt_en;
  wire ch2_delay_zero__6;
  wire m_axi_sg_aclk;
  wire out;
  wire p_0_out;
  wire p_0_out__2;
  wire p_5_in;
  wire s_axis_s2mm_tlast;
  wire s_axis_s2mm_tready;
  wire s_axis_s2mm_tvalid;
  wire s_last;
  wire s_last_d1;
  wire s_ready;
  wire s_sof_d1_cdc_tig;
  wire s_sof_generated;
  wire s_valid;
  wire s_valid_d1;

  LUT3 #(
    .INIT(8'h80)) 
    \GEN_FOR_SYNC.s_last_d1_i_1__0 
       (.I0(s_valid),
        .I1(s_ready),
        .I2(s_last),
        .O(p_0_out));
  FDRE #(
    .INIT(1'b0)) 
    \GEN_FOR_SYNC.s_last_d1_reg 
       (.C(m_axi_sg_aclk),
        .CE(1'b1),
        .D(p_0_out),
        .Q(s_last_d1),
        .R(\GNE_SYNC_RESET.scndry_resetn_reg ));
  FDRE #(
    .INIT(1'b0)) 
    \GEN_FOR_SYNC.s_last_reg 
       (.C(m_axi_sg_aclk),
        .CE(1'b1),
        .D(s_axis_s2mm_tlast),
        .Q(s_last),
        .R(\GNE_SYNC_RESET.scndry_resetn_reg ));
  FDRE #(
    .INIT(1'b0)) 
    \GEN_FOR_SYNC.s_ready_reg 
       (.C(m_axi_sg_aclk),
        .CE(1'b1),
        .D(s_axis_s2mm_tready),
        .Q(s_ready),
        .R(\GNE_SYNC_RESET.scndry_resetn_reg ));
  FDRE #(
    .INIT(1'b0)) 
    \GEN_FOR_SYNC.s_sof_d1_cdc_tig_reg 
       (.C(m_axi_sg_aclk),
        .CE(1'b1),
        .D(s_sof_generated),
        .Q(s_sof_d1_cdc_tig),
        .R(\GNE_SYNC_RESET.scndry_resetn_reg ));
  LUT6 #(
    .INIT(64'h00000000FABA0000)) 
    \GEN_FOR_SYNC.s_sof_generated_i_1__0 
       (.I0(s_sof_generated),
        .I1(s_valid_d1),
        .I2(p_5_in),
        .I3(s_sof_d1_cdc_tig),
        .I4(out),
        .I5(axi_dma_tstvec),
        .O(\GEN_FOR_SYNC.s_sof_generated_i_1__0_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \GEN_FOR_SYNC.s_sof_generated_reg 
       (.C(m_axi_sg_aclk),
        .CE(1'b1),
        .D(\GEN_FOR_SYNC.s_sof_generated_i_1__0_n_0 ),
        .Q(s_sof_generated),
        .R(1'b0));
  (* SOFT_HLUTNM = "soft_lutpair134" *) 
  LUT2 #(
    .INIT(4'h8)) 
    \GEN_FOR_SYNC.s_valid_d1_i_1__0 
       (.I0(s_ready),
        .I1(s_valid),
        .O(p_5_in));
  FDRE #(
    .INIT(1'b0)) 
    \GEN_FOR_SYNC.s_valid_d1_reg 
       (.C(m_axi_sg_aclk),
        .CE(1'b1),
        .D(p_5_in),
        .Q(s_valid_d1),
        .R(\GNE_SYNC_RESET.scndry_resetn_reg ));
  FDRE #(
    .INIT(1'b0)) 
    \GEN_FOR_SYNC.s_valid_reg 
       (.C(m_axi_sg_aclk),
        .CE(1'b1),
        .D(s_axis_s2mm_tvalid),
        .Q(s_valid),
        .R(\GNE_SYNC_RESET.scndry_resetn_reg ));
  LUT4 #(
    .INIT(16'h5504)) 
    \GEN_INCLUDE_S2MM.GEN_CH2_DELAY_INTERRUPT.ch2_delay_cnt_en_i_1 
       (.I0(p_0_out__2),
        .I1(ch2_delay_cnt_en),
        .I2(\axi_dma_tstvec[2] ),
        .I3(axi_dma_tstvec),
        .O(\GEN_INCLUDE_S2MM.GEN_CH2_DELAY_INTERRUPT.ch2_delay_cnt_en_reg ));
  LUT6 #(
    .INIT(64'h00000000FF3B0000)) 
    \GEN_INCLUDE_S2MM.GEN_CH2_DELAY_INTERRUPT.ch2_dly_irq_set_i_i_2 
       (.I0(s_valid_d1),
        .I1(p_5_in),
        .I2(s_sof_d1_cdc_tig),
        .I3(s_sof_generated),
        .I4(\GEN_INCLUDE_S2MM.GEN_CH2_DELAY_INTERRUPT.GEN_CH2_FAST_COUNTER.ch2_dly_fast_incr_reg ),
        .I5(ch2_delay_zero__6),
        .O(\GEN_INCLUDE_S2MM.GEN_CH2_DELAY_INTERRUPT.ch2_dly_irq_set_i_reg ));
  (* SOFT_HLUTNM = "soft_lutpair134" *) 
  LUT5 #(
    .INIT(32'h0000C040)) 
    \axi_dma_tstvec[2]_INST_0 
       (.I0(s_valid_d1),
        .I1(s_ready),
        .I2(s_valid),
        .I3(s_sof_d1_cdc_tig),
        .I4(s_sof_generated),
        .O(\axi_dma_tstvec[2] ));
  LUT6 #(
    .INIT(64'h7500000000000000)) 
    \axi_dma_tstvec[3]_INST_0 
       (.I0(s_last_d1),
        .I1(s_sof_generated),
        .I2(s_sof_d1_cdc_tig),
        .I3(s_valid),
        .I4(s_ready),
        .I5(s_last),
        .O(axi_dma_tstvec));
endmodule

(* ORIG_REF_NAME = "axi_sg" *) 
module design_1_axi_dma_0_0_axi_sg
   (ch1_nxtdesc_wren,
    ch2_nxtdesc_wren,
    \m_axi_sg_wstrb[0] ,
    m_axi_sg_arburst,
    m_axi_sg_arvalid,
    m_axi_sg_rready,
    m_axi_sg_awsize,
    m_axi_sg_awvalid,
    \axi_dma_tstvec[4] ,
    \axi_dma_tstvec[5] ,
    p_45_out,
    p_15_out,
    p_19_out,
    p_8_out,
    m_axi_sg_arlen,
    m_axi_sg_awaddr,
    CO,
    \GEN_PNTR_FOR_CH2.ch2_sg_idle_reg ,
    p_7_out,
    \GEN_CH1_FETCH.ch1_active_i_reg ,
    p_60_out,
    ch1_sg_idle,
    \GEN_CH2_FETCH.ch2_ftch_idle_reg ,
    ch1_ftch_queue_empty,
    ch2_ftch_queue_empty,
    p_37_out,
    p_10_out,
    p_54_out,
    p_52_out,
    p_51_out,
    p_50_out,
    p_26_out,
    p_25_out,
    p_24_out,
    sts2_queue_full,
    sts_queue_full,
    ptr2_queue_full,
    ptr_queue_full,
    ch1_delay_cnt_en,
    p_46_out,
    ch2_delay_cnt_en,
    p_20_out,
    dma_interr_reg,
    dma_slverr_reg,
    dma_decerr_reg,
    sg_interr_reg,
    sg_slverr_reg,
    sg_decerr_reg,
    dma_interr_reg_0,
    dma_slverr_reg_0,
    dma_decerr_reg_0,
    sg_interr_reg_0,
    sg_slverr_reg_0,
    sg_decerr_reg_0,
    D,
    Q,
    \GEN_DESC_REG_FOR_SG.curdesc_lsb_i_reg[31] ,
    \updt_desc_reg0_reg[31] ,
    sg_ftch_error0,
    sg_ftch_error0_0,
    mm2s_stop_i,
    p_1_out,
    s2mm_halted_set0,
    s2mm_all_idle,
    s2mm_stop_i2_out,
    s2mm_cmnd_idle1,
    p_1_out_1,
    \GEN_S2MM_DMA_CONTROL.s2mm_desc_flush_i_reg ,
    m_axi_sg_bready,
    m_axi_sg_wvalid,
    m_axi_sg_wlast,
    \GEN_INCLUDE_MM2S.GEN_CH1_DELAY_INTERRUPT.ch1_delay_count_reg[7] ,
    \GEN_INCLUDE_MM2S.GEN_CH1_DELAY_INTERRUPT.ch1_dly_irq_set_i_reg ,
    \GEN_INCLUDE_MM2S.ch1_thresh_count_reg[7] ,
    \GEN_INCLUDE_MM2S.ch1_thresh_count_reg[7]_0 ,
    \GEN_INCLUDE_S2MM.GEN_CH2_DELAY_INTERRUPT.ch2_delay_count_reg[7] ,
    \GEN_INCLUDE_S2MM.GEN_CH2_DELAY_INTERRUPT.ch2_dly_irq_set_i_reg ,
    \GEN_INCLUDE_S2MM.ch2_thresh_count_reg[7] ,
    \GEN_INCLUDE_S2MM.ch2_thresh_count_reg[7]_0 ,
    \ftch_error_addr_reg[31]_0 ,
    \ftch_error_addr_reg[31]_1 ,
    m_axi_sg_wdata,
    \GEN_NO_HOLD_DATA.s_axis_mm2s_cmd_tvalid_reg ,
    updt_data_reg,
    packet_in_progress_reg,
    \GEN_HOLD_NO_DATA.s_axis_s2mm_cmd_tvalid_reg ,
    updt_data_reg_0,
    m_axi_sg_araddr,
    SR,
    mm2s_dmacr,
    m_axi_sg_aclk,
    s2mm_dmacr,
    m_axi_sg_aresetn,
    m_axi_sg_rresp,
    m_axi_sg_rvalid,
    dm_m_axi_sg_aresetn,
    \GEN_INCLUDE_MM2S.GEN_CH1_DELAY_INTERRUPT.ch1_delay_cnt_en_reg ,
    \GEN_INCLUDE_S2MM.GEN_CH2_DELAY_INTERRUPT.ch2_delay_cnt_en_reg ,
    S,
    \GEN_DESC_REG_FOR_SG.taildesc_lsb_i_reg[22] ,
    \GEN_DESC_REG_FOR_SG.taildesc_lsb_i_reg[30] ,
    \GEN_DESC_REG_FOR_SG.taildesc_lsb_i_reg[10] ,
    \GEN_DESC_REG_FOR_SG.taildesc_lsb_i_reg[22]_0 ,
    \GEN_DESC_REG_FOR_SG.taildesc_lsb_i_reg[30]_0 ,
    \GEN_PNTR_FOR_CH1.ch1_sg_idle_reg ,
    \GEN_PNTR_FOR_CH2.ch2_sg_idle_reg_0 ,
    \GEN_MM2S.queue_dout_valid_reg ,
    \GEN_S2MM.queue_dout2_valid_reg ,
    \GEN_INCLUDE_MM2S.GEN_CH1_DELAY_INTERRUPT.ch1_delay_cnt_en_reg_0 ,
    \GEN_INCLUDE_S2MM.GEN_CH2_DELAY_INTERRUPT.ch2_delay_cnt_en_reg_0 ,
    counter0,
    dma_interr_reg_1,
    dma_slverr_reg_1,
    dma_decerr_reg_1,
    sg_interr_reg_1,
    sg_slverr_reg_1,
    sg_decerr_reg_1,
    dma_interr_reg_2,
    dma_slverr_reg_2,
    dma_decerr_reg_2,
    sg_interr_reg_2,
    sg_slverr_reg_2,
    sg_decerr_reg_2,
    s_axi_lite_wdata,
    sg_ftch_error_reg,
    p_10_out_2,
    m_axi_sg_rdata,
    mm2s_desc_flush,
    \GEN_S2MM_DMA_CONTROL.s2mm_desc_flush_i_reg_0 ,
    p_16_out,
    out,
    \dmacr_i_reg[2] ,
    \dmacr_i_reg[2]_0 ,
    s2mm_halt_cmplt,
    \FSM_sequential_GEN_SM_FOR_NO_LENGTH.s2mm_cs_reg[1] ,
    cmnds_queued_shift,
    s_axis_s2mm_updtptr_tlast,
    \GNE_SYNC_RESET.scndry_resetn_reg ,
    dma_mm2s_error,
    dma_s2mm_error,
    \GEN_DESC_REG_FOR_SG.curdesc_lsb_i_reg[31]_0 ,
    \GEN_DESC_REG_FOR_SG.curdesc_lsb_i_reg[31]_1 ,
    m_axi_sg_bvalid,
    m_axi_sg_wready,
    \GEN_FOR_SYNC.s_valid_d1_reg ,
    p_11_out__2,
    \GEN_FOR_SYNC.s_valid_d1_reg_0 ,
    p_9_out__2,
    m_axi_sg_rlast,
    m_axi_sg_arready,
    m_axi_sg_awready,
    data_concat1,
    queue_rden_new,
    queue_sinit,
    ftch_error_reg,
    queue_rden2_new,
    queue_sinit2,
    s_axis_mm2s_cmd_tready,
    s_axis_mm2s_cmd_tvalid_split,
    mm2s_pending_ptr_updt,
    s_axis_s2mm_cmd_tready,
    s_axis_s2mm_cmd_tvalid_split,
    s_axis_s2mm_updtsts_tvalid,
    s_axis_mm2s_updtsts_tvalid,
    \dmacr_i_reg[4] ,
    m_axi_sg_bresp,
    E,
    \updt_desc_reg0_reg[31]_0 ,
    updt_data_reg_1,
    \updt_desc_reg0_reg[31]_1 ,
    \GEN_DESC_UPDT_QUEUE.updt_sts_reg ,
    \GEN_DESC_UPDT_QUEUE.GEN_DESC_UPDT_NO_STSAPP.updt_desc_sts_reg[31] ,
    updt_sts_reg,
    \updt_desc_reg2_reg[31] ,
    irqthresh_wren_reg,
    \dmacr_i_reg[16] ,
    irqthresh_wren_reg_0,
    \dmacr_i_reg[16]_0 ,
    \GEN_INCLUDE_MM2S.GEN_CH1_DELAY_INTERRUPT.ch1_delay_cnt_en_reg_1 ,
    \GEN_INCLUDE_S2MM.GEN_CH2_DELAY_INTERRUPT.ch2_delay_cnt_en_reg_1 );
  output ch1_nxtdesc_wren;
  output ch2_nxtdesc_wren;
  output \m_axi_sg_wstrb[0] ;
  output [0:0]m_axi_sg_arburst;
  output m_axi_sg_arvalid;
  output m_axi_sg_rready;
  output [0:0]m_axi_sg_awsize;
  output m_axi_sg_awvalid;
  output \axi_dma_tstvec[4] ;
  output \axi_dma_tstvec[5] ;
  output p_45_out;
  output p_15_out;
  output p_19_out;
  output p_8_out;
  output [0:0]m_axi_sg_arlen;
  output [27:0]m_axi_sg_awaddr;
  output [0:0]CO;
  output [0:0]\GEN_PNTR_FOR_CH2.ch2_sg_idle_reg ;
  output p_7_out;
  output [0:0]\GEN_CH1_FETCH.ch1_active_i_reg ;
  output p_60_out;
  output ch1_sg_idle;
  output \GEN_CH2_FETCH.ch2_ftch_idle_reg ;
  output ch1_ftch_queue_empty;
  output ch2_ftch_queue_empty;
  output p_37_out;
  output p_10_out;
  output p_54_out;
  output p_52_out;
  output p_51_out;
  output p_50_out;
  output p_26_out;
  output p_25_out;
  output p_24_out;
  output sts2_queue_full;
  output sts_queue_full;
  output ptr2_queue_full;
  output ptr_queue_full;
  output ch1_delay_cnt_en;
  output p_46_out;
  output ch2_delay_cnt_en;
  output p_20_out;
  output dma_interr_reg;
  output dma_slverr_reg;
  output dma_decerr_reg;
  output sg_interr_reg;
  output sg_slverr_reg;
  output sg_decerr_reg;
  output dma_interr_reg_0;
  output dma_slverr_reg_0;
  output dma_decerr_reg_0;
  output sg_interr_reg_0;
  output sg_slverr_reg_0;
  output sg_decerr_reg_0;
  output [25:0]D;
  output [82:0]Q;
  output [25:0]\GEN_DESC_REG_FOR_SG.curdesc_lsb_i_reg[31] ;
  output [72:0]\updt_desc_reg0_reg[31] ;
  output sg_ftch_error0;
  output sg_ftch_error0_0;
  output mm2s_stop_i;
  output p_1_out;
  output s2mm_halted_set0;
  output s2mm_all_idle;
  output s2mm_stop_i2_out;
  output s2mm_cmnd_idle1;
  output p_1_out_1;
  output \GEN_S2MM_DMA_CONTROL.s2mm_desc_flush_i_reg ;
  output m_axi_sg_bready;
  output m_axi_sg_wvalid;
  output m_axi_sg_wlast;
  output [7:0]\GEN_INCLUDE_MM2S.GEN_CH1_DELAY_INTERRUPT.ch1_delay_count_reg[7] ;
  output \GEN_INCLUDE_MM2S.GEN_CH1_DELAY_INTERRUPT.ch1_dly_irq_set_i_reg ;
  output \GEN_INCLUDE_MM2S.ch1_thresh_count_reg[7] ;
  output [7:0]\GEN_INCLUDE_MM2S.ch1_thresh_count_reg[7]_0 ;
  output [7:0]\GEN_INCLUDE_S2MM.GEN_CH2_DELAY_INTERRUPT.ch2_delay_count_reg[7] ;
  output \GEN_INCLUDE_S2MM.GEN_CH2_DELAY_INTERRUPT.ch2_dly_irq_set_i_reg ;
  output \GEN_INCLUDE_S2MM.ch2_thresh_count_reg[7] ;
  output [7:0]\GEN_INCLUDE_S2MM.ch2_thresh_count_reg[7]_0 ;
  output [25:0]\ftch_error_addr_reg[31]_0 ;
  output [25:0]\ftch_error_addr_reg[31]_1 ;
  output [28:0]m_axi_sg_wdata;
  output \GEN_NO_HOLD_DATA.s_axis_mm2s_cmd_tvalid_reg ;
  output updt_data_reg;
  output packet_in_progress_reg;
  output \GEN_HOLD_NO_DATA.s_axis_s2mm_cmd_tvalid_reg ;
  output updt_data_reg_0;
  output [25:0]m_axi_sg_araddr;
  input [0:0]SR;
  input [15:0]mm2s_dmacr;
  input m_axi_sg_aclk;
  input [15:0]s2mm_dmacr;
  input m_axi_sg_aresetn;
  input [1:0]m_axi_sg_rresp;
  input m_axi_sg_rvalid;
  input dm_m_axi_sg_aresetn;
  input [0:0]\GEN_INCLUDE_MM2S.GEN_CH1_DELAY_INTERRUPT.ch1_delay_cnt_en_reg ;
  input [0:0]\GEN_INCLUDE_S2MM.GEN_CH2_DELAY_INTERRUPT.ch2_delay_cnt_en_reg ;
  input [1:0]S;
  input [3:0]\GEN_DESC_REG_FOR_SG.taildesc_lsb_i_reg[22] ;
  input [2:0]\GEN_DESC_REG_FOR_SG.taildesc_lsb_i_reg[30] ;
  input [1:0]\GEN_DESC_REG_FOR_SG.taildesc_lsb_i_reg[10] ;
  input [3:0]\GEN_DESC_REG_FOR_SG.taildesc_lsb_i_reg[22]_0 ;
  input [2:0]\GEN_DESC_REG_FOR_SG.taildesc_lsb_i_reg[30]_0 ;
  input \GEN_PNTR_FOR_CH1.ch1_sg_idle_reg ;
  input \GEN_PNTR_FOR_CH2.ch2_sg_idle_reg_0 ;
  input \GEN_MM2S.queue_dout_valid_reg ;
  input \GEN_S2MM.queue_dout2_valid_reg ;
  input \GEN_INCLUDE_MM2S.GEN_CH1_DELAY_INTERRUPT.ch1_delay_cnt_en_reg_0 ;
  input \GEN_INCLUDE_S2MM.GEN_CH2_DELAY_INTERRUPT.ch2_delay_cnt_en_reg_0 ;
  input counter0;
  input dma_interr_reg_1;
  input dma_slverr_reg_1;
  input dma_decerr_reg_1;
  input sg_interr_reg_1;
  input sg_slverr_reg_1;
  input sg_decerr_reg_1;
  input dma_interr_reg_2;
  input dma_slverr_reg_2;
  input dma_decerr_reg_2;
  input sg_interr_reg_2;
  input sg_slverr_reg_2;
  input sg_decerr_reg_2;
  input [25:0]s_axi_lite_wdata;
  input sg_ftch_error_reg;
  input p_10_out_2;
  input [31:0]m_axi_sg_rdata;
  input mm2s_desc_flush;
  input \GEN_S2MM_DMA_CONTROL.s2mm_desc_flush_i_reg_0 ;
  input p_16_out;
  input out;
  input \dmacr_i_reg[2] ;
  input \dmacr_i_reg[2]_0 ;
  input s2mm_halt_cmplt;
  input [1:0]\FSM_sequential_GEN_SM_FOR_NO_LENGTH.s2mm_cs_reg[1] ;
  input [0:0]cmnds_queued_shift;
  input s_axis_s2mm_updtptr_tlast;
  input \GNE_SYNC_RESET.scndry_resetn_reg ;
  input dma_mm2s_error;
  input dma_s2mm_error;
  input [25:0]\GEN_DESC_REG_FOR_SG.curdesc_lsb_i_reg[31]_0 ;
  input [25:0]\GEN_DESC_REG_FOR_SG.curdesc_lsb_i_reg[31]_1 ;
  input m_axi_sg_bvalid;
  input m_axi_sg_wready;
  input \GEN_FOR_SYNC.s_valid_d1_reg ;
  input p_11_out__2;
  input \GEN_FOR_SYNC.s_valid_d1_reg_0 ;
  input p_9_out__2;
  input m_axi_sg_rlast;
  input m_axi_sg_arready;
  input m_axi_sg_awready;
  input data_concat1;
  input queue_rden_new;
  input queue_sinit;
  input ftch_error_reg;
  input queue_rden2_new;
  input queue_sinit2;
  input s_axis_mm2s_cmd_tready;
  input s_axis_mm2s_cmd_tvalid_split;
  input mm2s_pending_ptr_updt;
  input s_axis_s2mm_cmd_tready;
  input s_axis_s2mm_cmd_tvalid_split;
  input s_axis_s2mm_updtsts_tvalid;
  input s_axis_mm2s_updtsts_tvalid;
  input [0:0]\dmacr_i_reg[4] ;
  input [1:0]m_axi_sg_bresp;
  input [0:0]E;
  input [25:0]\updt_desc_reg0_reg[31]_0 ;
  input [0:0]updt_data_reg_1;
  input [25:0]\updt_desc_reg0_reg[31]_1 ;
  input [0:0]\GEN_DESC_UPDT_QUEUE.updt_sts_reg ;
  input [20:0]\GEN_DESC_UPDT_QUEUE.GEN_DESC_UPDT_NO_STSAPP.updt_desc_sts_reg[31] ;
  input [0:0]updt_sts_reg;
  input [28:0]\updt_desc_reg2_reg[31] ;
  input [0:0]irqthresh_wren_reg;
  input [0:0]\dmacr_i_reg[16] ;
  input [0:0]irqthresh_wren_reg_0;
  input [0:0]\dmacr_i_reg[16]_0 ;
  input [0:0]\GEN_INCLUDE_MM2S.GEN_CH1_DELAY_INTERRUPT.ch1_delay_cnt_en_reg_1 ;
  input [0:0]\GEN_INCLUDE_S2MM.GEN_CH2_DELAY_INTERRUPT.ch2_delay_cnt_en_reg_1 ;

  wire [0:0]CO;
  wire [25:0]D;
  wire [0:0]E;
  wire [1:0]\FSM_sequential_GEN_SM_FOR_NO_LENGTH.s2mm_cs_reg[1] ;
  wire [0:0]\GEN_CH1_FETCH.ch1_active_i_reg ;
  wire \GEN_CH2_FETCH.ch2_ftch_idle_reg ;
  wire [25:0]\GEN_DESC_REG_FOR_SG.curdesc_lsb_i_reg[31] ;
  wire [25:0]\GEN_DESC_REG_FOR_SG.curdesc_lsb_i_reg[31]_0 ;
  wire [25:0]\GEN_DESC_REG_FOR_SG.curdesc_lsb_i_reg[31]_1 ;
  wire [1:0]\GEN_DESC_REG_FOR_SG.taildesc_lsb_i_reg[10] ;
  wire [3:0]\GEN_DESC_REG_FOR_SG.taildesc_lsb_i_reg[22] ;
  wire [3:0]\GEN_DESC_REG_FOR_SG.taildesc_lsb_i_reg[22]_0 ;
  wire [2:0]\GEN_DESC_REG_FOR_SG.taildesc_lsb_i_reg[30] ;
  wire [2:0]\GEN_DESC_REG_FOR_SG.taildesc_lsb_i_reg[30]_0 ;
  wire \GEN_DESC_UPDATE.I_SG_UPDATE_MNGR_n_3 ;
  wire \GEN_DESC_UPDATE.I_SG_UPDATE_MNGR_n_35 ;
  wire [20:0]\GEN_DESC_UPDT_QUEUE.GEN_DESC_UPDT_NO_STSAPP.updt_desc_sts_reg[31] ;
  wire [0:0]\GEN_DESC_UPDT_QUEUE.updt_sts_reg ;
  wire \GEN_FOR_SYNC.s_valid_d1_reg ;
  wire \GEN_FOR_SYNC.s_valid_d1_reg_0 ;
  wire \GEN_HOLD_NO_DATA.s_axis_s2mm_cmd_tvalid_reg ;
  wire [0:0]\GEN_INCLUDE_MM2S.GEN_CH1_DELAY_INTERRUPT.ch1_delay_cnt_en_reg ;
  wire \GEN_INCLUDE_MM2S.GEN_CH1_DELAY_INTERRUPT.ch1_delay_cnt_en_reg_0 ;
  wire [0:0]\GEN_INCLUDE_MM2S.GEN_CH1_DELAY_INTERRUPT.ch1_delay_cnt_en_reg_1 ;
  wire [7:0]\GEN_INCLUDE_MM2S.GEN_CH1_DELAY_INTERRUPT.ch1_delay_count_reg[7] ;
  wire \GEN_INCLUDE_MM2S.GEN_CH1_DELAY_INTERRUPT.ch1_dly_irq_set_i_reg ;
  wire \GEN_INCLUDE_MM2S.ch1_thresh_count_reg[7] ;
  wire [7:0]\GEN_INCLUDE_MM2S.ch1_thresh_count_reg[7]_0 ;
  wire [0:0]\GEN_INCLUDE_S2MM.GEN_CH2_DELAY_INTERRUPT.ch2_delay_cnt_en_reg ;
  wire \GEN_INCLUDE_S2MM.GEN_CH2_DELAY_INTERRUPT.ch2_delay_cnt_en_reg_0 ;
  wire [0:0]\GEN_INCLUDE_S2MM.GEN_CH2_DELAY_INTERRUPT.ch2_delay_cnt_en_reg_1 ;
  wire [7:0]\GEN_INCLUDE_S2MM.GEN_CH2_DELAY_INTERRUPT.ch2_delay_count_reg[7] ;
  wire \GEN_INCLUDE_S2MM.GEN_CH2_DELAY_INTERRUPT.ch2_dly_irq_set_i_reg ;
  wire \GEN_INCLUDE_S2MM.ch2_thresh_count_reg[7] ;
  wire [7:0]\GEN_INCLUDE_S2MM.ch2_thresh_count_reg[7]_0 ;
  wire \GEN_MM2S.queue_dout_valid_reg ;
  wire \GEN_MM2S_BASIC.I_MM2S_BASIC_WRAPPER/I_CMD_STATUS/I_CMD_FIFO/sig_push_regfifo ;
  wire \GEN_NO_HOLD_DATA.s_axis_mm2s_cmd_tvalid_reg ;
  wire \GEN_PNTR_FOR_CH1.ch1_sg_idle_reg ;
  wire [0:0]\GEN_PNTR_FOR_CH2.ch2_sg_idle_reg ;
  wire \GEN_PNTR_FOR_CH2.ch2_sg_idle_reg_0 ;
  wire \GEN_QUEUE.FTCH_QUEUE_I/p_2_out ;
  wire \GEN_S2MM.queue_dout2_valid_reg ;
  wire \GEN_S2MM_BASIC.I_S2MM_BASIC_WRAPPER/I_CMD_STATUS/I_CMD_FIFO/sig_push_regfifo ;
  wire \GEN_S2MM_BASIC.I_S2MM_BASIC_WRAPPER/I_WR_DATA_CNTL/sig_data2wsc_cmd_cmplt0 ;
  wire \GEN_S2MM_BASIC.I_S2MM_BASIC_WRAPPER/I_WR_DATA_CNTL/sig_good_mmap_dbeat10_out__0 ;
  wire \GEN_S2MM_BASIC.I_S2MM_BASIC_WRAPPER/I_WR_DATA_CNTL/sig_next_cmd_cmplt_reg ;
  wire \GEN_S2MM_BASIC.I_S2MM_BASIC_WRAPPER/sig_data2all_tlast_error ;
  wire \GEN_S2MM_DMA_CONTROL.s2mm_desc_flush_i_reg ;
  wire \GEN_S2MM_DMA_CONTROL.s2mm_desc_flush_i_reg_0 ;
  wire \GNE_SYNC_RESET.scndry_resetn_reg ;
  wire \I_FTCH_CMDSTS_IF/ftch_decerr_i ;
  wire \I_FTCH_CMDSTS_IF/ftch_slverr_i ;
  wire \I_FTCH_PNTR_MNGR/ch1_use_crntdesc ;
  wire \I_FTCH_PNTR_MNGR/ch2_use_crntdesc ;
  wire I_SG_AXI_DATAMOVER_n_39;
  wire I_SG_AXI_DATAMOVER_n_44;
  wire I_SG_AXI_DATAMOVER_n_49;
  wire I_SG_FETCH_MNGR_n_107;
  wire I_SG_FETCH_MNGR_n_108;
  wire I_SG_FETCH_MNGR_n_109;
  wire I_SG_FETCH_MNGR_n_110;
  wire I_SG_FETCH_MNGR_n_111;
  wire I_SG_FETCH_MNGR_n_112;
  wire I_SG_FETCH_MNGR_n_113;
  wire I_SG_FETCH_MNGR_n_114;
  wire I_SG_FETCH_MNGR_n_115;
  wire I_SG_FETCH_MNGR_n_116;
  wire I_SG_FETCH_MNGR_n_117;
  wire I_SG_FETCH_MNGR_n_118;
  wire I_SG_FETCH_MNGR_n_119;
  wire I_SG_FETCH_MNGR_n_120;
  wire I_SG_FETCH_MNGR_n_121;
  wire I_SG_FETCH_MNGR_n_122;
  wire I_SG_FETCH_MNGR_n_123;
  wire I_SG_FETCH_MNGR_n_124;
  wire I_SG_FETCH_MNGR_n_125;
  wire I_SG_FETCH_MNGR_n_126;
  wire I_SG_FETCH_MNGR_n_127;
  wire I_SG_FETCH_MNGR_n_128;
  wire I_SG_FETCH_MNGR_n_129;
  wire I_SG_FETCH_MNGR_n_130;
  wire I_SG_FETCH_MNGR_n_131;
  wire I_SG_FETCH_MNGR_n_132;
  wire I_SG_FETCH_MNGR_n_134;
  wire I_SG_FETCH_QUEUE_n_244;
  wire I_SG_FETCH_QUEUE_n_245;
  wire I_SG_FETCH_QUEUE_n_246;
  wire I_SG_FETCH_QUEUE_n_247;
  wire I_SG_FETCH_QUEUE_n_248;
  wire I_SG_FETCH_QUEUE_n_249;
  wire I_SG_FETCH_QUEUE_n_250;
  wire I_SG_FETCH_QUEUE_n_251;
  wire I_SG_FETCH_QUEUE_n_252;
  wire I_SG_FETCH_QUEUE_n_253;
  wire I_SG_FETCH_QUEUE_n_254;
  wire I_SG_FETCH_QUEUE_n_255;
  wire I_SG_FETCH_QUEUE_n_256;
  wire I_SG_FETCH_QUEUE_n_257;
  wire I_SG_FETCH_QUEUE_n_258;
  wire I_SG_FETCH_QUEUE_n_259;
  wire I_SG_FETCH_QUEUE_n_260;
  wire I_SG_FETCH_QUEUE_n_261;
  wire I_SG_FETCH_QUEUE_n_262;
  wire I_SG_FETCH_QUEUE_n_263;
  wire I_SG_FETCH_QUEUE_n_264;
  wire I_SG_FETCH_QUEUE_n_265;
  wire I_SG_FETCH_QUEUE_n_266;
  wire I_SG_FETCH_QUEUE_n_267;
  wire I_SG_FETCH_QUEUE_n_268;
  wire I_SG_FETCH_QUEUE_n_269;
  wire I_SG_FETCH_QUEUE_n_270;
  wire \I_UPDT_CMDSTS_IF/updt_decerr_i ;
  wire \I_UPDT_CMDSTS_IF/updt_interr_i ;
  wire \I_UPDT_CMDSTS_IF/updt_slverr_i ;
  wire \I_UPDT_SG/p_18_out ;
  wire \I_UPDT_SG/service_ch129_out__1 ;
  wire \I_UPDT_SG/service_ch220_out__1 ;
  wire [82:0]Q;
  wire [1:0]S;
  wire [0:0]SR;
  wire \axi_dma_tstvec[4] ;
  wire \axi_dma_tstvec[5] ;
  wire ch1_delay_cnt_en;
  wire ch1_ftch_pause;
  wire ch1_ftch_queue_empty;
  wire ch1_nxtdesc_wren;
  wire ch1_sg_idle;
  wire ch2_delay_cnt_en;
  wire ch2_ftch_active;
  wire ch2_ftch_pause;
  wire ch2_ftch_queue_empty;
  wire ch2_nxtdesc_wren;
  wire [0:0]cmnds_queued_shift;
  wire counter0;
  wire data_concat1;
  wire dm_m_axi_sg_aresetn;
  wire dma_decerr_reg;
  wire dma_decerr_reg_0;
  wire dma_decerr_reg_1;
  wire dma_decerr_reg_2;
  wire dma_interr_reg;
  wire dma_interr_reg_0;
  wire dma_interr_reg_1;
  wire dma_interr_reg_2;
  wire dma_mm2s_error;
  wire dma_s2mm_error;
  wire dma_slverr_reg;
  wire dma_slverr_reg_0;
  wire dma_slverr_reg_1;
  wire dma_slverr_reg_2;
  wire [0:0]\dmacr_i_reg[16] ;
  wire [0:0]\dmacr_i_reg[16]_0 ;
  wire \dmacr_i_reg[2] ;
  wire \dmacr_i_reg[2]_0 ;
  wire [0:0]\dmacr_i_reg[4] ;
  wire [63:38]ftch_cmnd_data;
  wire ftch_cmnd_wr;
  wire [25:0]\ftch_error_addr_reg[31]_0 ;
  wire [25:0]\ftch_error_addr_reg[31]_1 ;
  wire ftch_error_capture__4;
  wire ftch_error_reg;
  wire ftch_stale_desc;
  wire [0:0]irqthresh_wren_reg;
  wire [0:0]irqthresh_wren_reg_0;
  wire m_axi_sg_aclk;
  wire [25:0]m_axi_sg_araddr;
  wire [0:0]m_axi_sg_arburst;
  wire m_axi_sg_aresetn;
  wire [0:0]m_axi_sg_arlen;
  wire m_axi_sg_arready;
  wire m_axi_sg_arvalid;
  wire [27:0]m_axi_sg_awaddr;
  wire m_axi_sg_awready;
  wire [0:0]m_axi_sg_awsize;
  wire m_axi_sg_awvalid;
  wire m_axi_sg_bready;
  wire [1:0]m_axi_sg_bresp;
  wire m_axi_sg_bvalid;
  wire [31:0]m_axi_sg_rdata;
  wire m_axi_sg_rlast;
  wire m_axi_sg_rready;
  wire [1:0]m_axi_sg_rresp;
  wire m_axi_sg_rvalid;
  wire [28:0]m_axi_sg_wdata;
  wire m_axi_sg_wlast;
  wire m_axi_sg_wready;
  wire \m_axi_sg_wstrb[0] ;
  wire m_axi_sg_wvalid;
  wire mm2s_desc_flush;
  wire [15:0]mm2s_dmacr;
  wire mm2s_pending_ptr_updt;
  wire mm2s_stop_i;
  wire out;
  wire p_0_in4_in;
  wire p_10_out;
  wire p_10_out_2;
  wire p_10_out_3;
  wire p_11_out;
  wire p_11_out__2;
  wire p_12_out;
  wire p_15_out;
  wire p_15_out_0;
  wire p_16_out;
  wire [31:6]p_16_out_9;
  wire p_18_out;
  wire p_19_out;
  wire [63:36]p_19_out_8;
  wire p_1_out;
  wire p_1_out_1;
  wire p_1_out_7;
  wire p_20_out;
  wire p_20_out_1;
  wire p_21_out;
  wire p_22_out;
  wire p_23_out;
  wire p_24_out;
  wire p_25_out;
  wire p_26_out;
  wire [31:6]p_2_in;
  wire p_31_out;
  wire p_32_out;
  wire p_33_out;
  wire p_34_out;
  wire p_37_out;
  wire p_38_out;
  wire p_45_out;
  wire p_46_out;
  wire p_47_out;
  wire p_48_out;
  wire p_49_out;
  wire p_4_out;
  wire p_50_out;
  wire p_51_out;
  wire p_52_out;
  wire p_54_out;
  wire p_57_out;
  wire p_58_out;
  wire p_59_out;
  wire p_5_out;
  wire p_5_out_6;
  wire p_60_out;
  wire [31:6]p_6_out;
  wire p_6_out_5;
  wire p_7_out;
  wire p_8_out;
  wire p_9_out;
  wire p_9_out__2;
  wire packet_in_progress_reg;
  wire ptr2_queue_full;
  wire ptr_queue_full;
  wire queue_rden2_new;
  wire queue_rden_new;
  wire queue_sinit;
  wire queue_sinit2;
  wire s2mm_all_idle;
  wire s2mm_cmnd_idle1;
  wire [15:0]s2mm_dmacr;
  wire s2mm_halt_cmplt;
  wire s2mm_halted_set0;
  wire s2mm_stop_i2_out;
  wire [25:0]s_axi_lite_wdata;
  wire s_axis_ftch_cmd_tready;
  wire s_axis_ftch_cmd_tvalid;
  wire s_axis_mm2s_cmd_tready;
  wire s_axis_mm2s_cmd_tvalid_split;
  wire s_axis_mm2s_updtsts_tvalid;
  wire s_axis_s2mm_cmd_tready;
  wire s_axis_s2mm_cmd_tvalid_split;
  wire s_axis_s2mm_tready;
  wire s_axis_s2mm_updtptr_tlast;
  wire s_axis_s2mm_updtsts_tvalid;
  wire s_axis_updt_cmd_tready;
  wire sg_decerr_reg;
  wire sg_decerr_reg_0;
  wire sg_decerr_reg_1;
  wire sg_decerr_reg_2;
  wire sg_ftch_error0;
  wire sg_ftch_error0_0;
  wire sg_ftch_error_reg;
  wire sg_interr_reg;
  wire sg_interr_reg_0;
  wire sg_interr_reg_1;
  wire sg_interr_reg_2;
  wire sg_slverr_reg;
  wire sg_slverr_reg_0;
  wire sg_slverr_reg_1;
  wire sg_slverr_reg_2;
  wire sts2_queue_full;
  wire sts_queue_full;
  wire [31:6]updt_curdesc;
  wire updt_data_reg;
  wire updt_data_reg_0;
  wire [0:0]updt_data_reg_1;
  wire [72:0]\updt_desc_reg0_reg[31] ;
  wire [25:0]\updt_desc_reg0_reg[31]_0 ;
  wire [25:0]\updt_desc_reg0_reg[31]_1 ;
  wire [28:0]\updt_desc_reg2_reg[31] ;
  wire updt_done;
  wire [0:0]updt_sts_reg;

  design_1_axi_dma_0_0_axi_sg_updt_mngr \GEN_DESC_UPDATE.I_SG_UPDATE_MNGR 
       (.E(\GEN_S2MM_BASIC.I_S2MM_BASIC_WRAPPER/I_CMD_STATUS/I_CMD_FIFO/sig_push_regfifo ),
        .\FSM_sequential_GEN_SM_FOR_NO_LENGTH.s2mm_cs_reg[1] (\FSM_sequential_GEN_SM_FOR_NO_LENGTH.s2mm_cs_reg[1] ),
        .\GEN_Q_FOR_SYNC.S2MM_CHANNEL.updt_active_d2_reg (\GEN_DESC_UPDATE.I_SG_UPDATE_MNGR_n_3 ),
        .\GNE_SYNC_RESET.scndry_resetn_reg (\GNE_SYNC_RESET.scndry_resetn_reg ),
        .Q({p_19_out_8[63:38],p_19_out_8[36]}),
        .SR(SR),
        .\USE_SINGLE_REG.sig_regfifo_dout_reg_reg[5] (I_SG_AXI_DATAMOVER_n_49),
        .\axi_dma_tstvec[4] (\axi_dma_tstvec[4] ),
        .\axi_dma_tstvec[5] (\axi_dma_tstvec[5] ),
        .cmnds_queued_shift(cmnds_queued_shift),
        .dma_decerr_reg(dma_decerr_reg),
        .dma_decerr_reg_0(dma_decerr_reg_0),
        .dma_decerr_reg_1(dma_decerr_reg_1),
        .dma_decerr_reg_2(dma_decerr_reg_2),
        .dma_interr_reg(dma_interr_reg),
        .dma_interr_reg_0(dma_interr_reg_0),
        .dma_interr_reg_1(dma_interr_reg_1),
        .dma_interr_reg_2(dma_interr_reg_2),
        .dma_slverr_reg(dma_slverr_reg),
        .dma_slverr_reg_0(dma_slverr_reg_0),
        .dma_slverr_reg_1(dma_slverr_reg_1),
        .dma_slverr_reg_2(dma_slverr_reg_2),
        .\dmacr_i_reg[2] (s2mm_stop_i2_out),
        .\ftch_error_addr_reg[31] (\GEN_DESC_UPDATE.I_SG_UPDATE_MNGR_n_35 ),
        .\ftch_error_addr_reg[31]_0 (p_16_out_9),
        .ftch_error_capture__4(ftch_error_capture__4),
        .ftch_error_reg(p_7_out),
        .m_axi_sg_aclk(m_axi_sg_aclk),
        .m_axi_sg_aresetn(m_axi_sg_aresetn),
        .out(out),
        .p_10_out_3(p_10_out_3),
        .p_11_out(p_11_out),
        .p_12_out(p_12_out),
        .p_18_out(\I_UPDT_SG/p_18_out ),
        .p_20_out_1(p_20_out_1),
        .p_21_out(p_21_out),
        .p_22_out(p_22_out),
        .p_23_out(p_23_out),
        .p_31_out(p_31_out),
        .p_32_out(p_32_out),
        .p_33_out(p_33_out),
        .p_34_out(p_34_out),
        .p_38_out(p_38_out),
        .p_47_out(p_47_out),
        .p_48_out(p_48_out),
        .p_49_out(p_49_out),
        .p_4_out(p_4_out),
        .p_54_out(p_54_out),
        .p_57_out(p_57_out),
        .p_58_out(p_58_out),
        .p_59_out(p_59_out),
        .p_5_out(p_5_out),
        .p_5_out_6(p_5_out_6),
        .p_6_out_5(p_6_out_5),
        .p_9_out(p_9_out),
        .s2mm_all_idle(s2mm_all_idle),
        .s2mm_cmnd_idle1(s2mm_cmnd_idle1),
        .s2mm_dmacr(s2mm_dmacr[0]),
        .s2mm_halt_cmplt(s2mm_halt_cmplt),
        .s2mm_halted_set0(s2mm_halted_set0),
        .s_axis_updt_cmd_tready(s_axis_updt_cmd_tready),
        .service_ch129_out__1(\I_UPDT_SG/service_ch129_out__1 ),
        .service_ch220_out__1(\I_UPDT_SG/service_ch220_out__1 ),
        .sg_decerr_reg(p_50_out),
        .sg_decerr_reg_0(p_24_out),
        .sg_decerr_reg_1(sg_decerr_reg),
        .sg_decerr_reg_2(sg_decerr_reg_0),
        .sg_decerr_reg_3(sg_decerr_reg_1),
        .sg_decerr_reg_4(sg_decerr_reg_2),
        .sg_interr_reg(p_52_out),
        .sg_interr_reg_0(p_26_out),
        .sg_interr_reg_1(sg_interr_reg),
        .sg_interr_reg_2(sg_interr_reg_0),
        .sg_interr_reg_3(sg_interr_reg_1),
        .sg_interr_reg_4(sg_interr_reg_2),
        .sg_slverr_reg(p_51_out),
        .sg_slverr_reg_0(p_25_out),
        .sg_slverr_reg_1(sg_slverr_reg),
        .sg_slverr_reg_2(sg_slverr_reg_0),
        .sg_slverr_reg_3(sg_slverr_reg_1),
        .sg_slverr_reg_4(sg_slverr_reg_2),
        .\updt_curdesc_reg[31] (updt_curdesc),
        .updt_curdesc_wren_reg(p_15_out_0),
        .updt_decerr_i(\I_UPDT_CMDSTS_IF/updt_decerr_i ),
        .updt_done(updt_done),
        .updt_interr_i(\I_UPDT_CMDSTS_IF/updt_interr_i ),
        .updt_slverr_i(\I_UPDT_CMDSTS_IF/updt_slverr_i ));
  design_1_axi_dma_0_0_axi_sg_updt_q_mngr \GEN_DESC_UPDATE.I_SG_UPDATE_QUEUE 
       (.E(E),
        .\GEN_CH1_UPDATE.ch1_updt_ioc_irq_set_reg (\axi_dma_tstvec[4] ),
        .\GEN_CH2_UPDATE.ch2_active_i_reg (\GEN_DESC_UPDATE.I_SG_UPDATE_MNGR_n_3 ),
        .\GEN_CH2_UPDATE.ch2_updt_ioc_irq_set_reg (\axi_dma_tstvec[5] ),
        .\GEN_DESC_UPDT_QUEUE.GEN_DESC_UPDT_NO_STSAPP.updt_desc_sts_reg[31] (\GEN_DESC_UPDT_QUEUE.GEN_DESC_UPDT_NO_STSAPP.updt_desc_sts_reg[31] ),
        .\GEN_DESC_UPDT_QUEUE.updt_sts_reg (\GEN_DESC_UPDT_QUEUE.updt_sts_reg ),
        .\GEN_Q_FOR_SYNC.MM2S_CHANNEL.ptr_queue_full_reg (ptr_queue_full),
        .\GEN_Q_FOR_SYNC.S2MM_CHANNEL.ptr2_queue_full_reg (ptr2_queue_full),
        .\GNE_SYNC_RESET.scndry_resetn_reg (\GNE_SYNC_RESET.scndry_resetn_reg ),
        .Q(updt_curdesc),
        .SR(SR),
        .ftch_error_reg(p_7_out),
        .m_axi_sg_aclk(m_axi_sg_aclk),
        .m_axi_sg_aresetn(m_axi_sg_aresetn),
        .m_axi_sg_wdata(m_axi_sg_wdata),
        .m_axi_sg_wready(m_axi_sg_wready),
        .m_axi_sg_wvalid(m_axi_sg_wvalid),
        .mm2s_pending_ptr_updt(mm2s_pending_ptr_updt),
        .out(out),
        .p_10_out_3(p_10_out_3),
        .p_11_out(p_11_out),
        .p_12_out(p_12_out),
        .p_18_out(\I_UPDT_SG/p_18_out ),
        .p_1_out_7(p_1_out_7),
        .p_21_out(p_21_out),
        .p_22_out(p_22_out),
        .p_23_out(p_23_out),
        .p_38_out(p_38_out),
        .p_47_out(p_47_out),
        .p_48_out(p_48_out),
        .p_49_out(p_49_out),
        .p_4_out(p_4_out),
        .p_5_out_6(p_5_out_6),
        .p_6_out_5(p_6_out_5),
        .p_9_out(p_9_out),
        .s_axis_mm2s_updtsts_tvalid(s_axis_mm2s_updtsts_tvalid),
        .s_axis_s2mm_tready(s_axis_s2mm_tready),
        .s_axis_s2mm_updtptr_tlast(s_axis_s2mm_updtptr_tlast),
        .s_axis_s2mm_updtsts_tvalid(s_axis_s2mm_updtsts_tvalid),
        .service_ch129_out__1(\I_UPDT_SG/service_ch129_out__1 ),
        .service_ch220_out__1(\I_UPDT_SG/service_ch220_out__1 ),
        .sig_data2all_tlast_error(\GEN_S2MM_BASIC.I_S2MM_BASIC_WRAPPER/sig_data2all_tlast_error ),
        .sig_data2wsc_cmd_cmplt0(\GEN_S2MM_BASIC.I_S2MM_BASIC_WRAPPER/I_WR_DATA_CNTL/sig_data2wsc_cmd_cmplt0 ),
        .sig_good_mmap_dbeat10_out__0(\GEN_S2MM_BASIC.I_S2MM_BASIC_WRAPPER/I_WR_DATA_CNTL/sig_good_mmap_dbeat10_out__0 ),
        .sig_next_calc_error_reg_reg(I_SG_AXI_DATAMOVER_n_44),
        .sig_next_cmd_cmplt_reg(\GEN_S2MM_BASIC.I_S2MM_BASIC_WRAPPER/I_WR_DATA_CNTL/sig_next_cmd_cmplt_reg ),
        .sts2_queue_full(sts2_queue_full),
        .sts_queue_full(sts_queue_full),
        .\update_address_reg[4] (p_15_out_0),
        .updt_data_reg(updt_data_reg_1),
        .\updt_desc_reg0_reg[31] (\updt_desc_reg0_reg[31]_0 ),
        .\updt_desc_reg0_reg[31]_0 (\updt_desc_reg0_reg[31]_1 ),
        .\updt_desc_reg2_reg[31] (\updt_desc_reg2_reg[31] ),
        .updt_done(updt_done),
        .updt_sts_reg(updt_sts_reg));
  design_1_axi_dma_0_0_axi_sg_intrpt \GEN_INTERRUPT_LOGIC.I_AXI_SG_INTRPT 
       (.\GEN_CH1_UPDATE.ch1_updt_ioc_irq_set_reg (\axi_dma_tstvec[4] ),
        .\GEN_CH2_UPDATE.ch2_updt_ioc_irq_set_reg (\axi_dma_tstvec[5] ),
        .\GEN_FOR_SYNC.s_valid_d1_reg (\GEN_FOR_SYNC.s_valid_d1_reg ),
        .\GEN_FOR_SYNC.s_valid_d1_reg_0 (\GEN_FOR_SYNC.s_valid_d1_reg_0 ),
        .\GEN_INCLUDE_MM2S.GEN_CH1_DELAY_INTERRUPT.ch1_delay_cnt_en_reg_0 (\GEN_INCLUDE_MM2S.GEN_CH1_DELAY_INTERRUPT.ch1_delay_cnt_en_reg ),
        .\GEN_INCLUDE_MM2S.GEN_CH1_DELAY_INTERRUPT.ch1_delay_cnt_en_reg_1 (\GEN_INCLUDE_MM2S.GEN_CH1_DELAY_INTERRUPT.ch1_delay_cnt_en_reg_0 ),
        .\GEN_INCLUDE_MM2S.GEN_CH1_DELAY_INTERRUPT.ch1_delay_cnt_en_reg_2 (\GEN_INCLUDE_MM2S.GEN_CH1_DELAY_INTERRUPT.ch1_delay_cnt_en_reg_1 ),
        .\GEN_INCLUDE_MM2S.GEN_CH1_DELAY_INTERRUPT.ch1_dly_irq_set_i_reg_0 (\GEN_INCLUDE_MM2S.GEN_CH1_DELAY_INTERRUPT.ch1_dly_irq_set_i_reg ),
        .\GEN_INCLUDE_MM2S.ch1_thresh_count_reg[7]_0 (\GEN_INCLUDE_MM2S.ch1_thresh_count_reg[7] ),
        .\GEN_INCLUDE_MM2S.ch1_thresh_count_reg[7]_1 (\GEN_INCLUDE_MM2S.ch1_thresh_count_reg[7]_0 ),
        .\GEN_INCLUDE_S2MM.GEN_CH2_DELAY_INTERRUPT.ch2_delay_cnt_en_reg_0 (\GEN_INCLUDE_S2MM.GEN_CH2_DELAY_INTERRUPT.ch2_delay_cnt_en_reg ),
        .\GEN_INCLUDE_S2MM.GEN_CH2_DELAY_INTERRUPT.ch2_delay_cnt_en_reg_1 (\GEN_INCLUDE_S2MM.GEN_CH2_DELAY_INTERRUPT.ch2_delay_cnt_en_reg_0 ),
        .\GEN_INCLUDE_S2MM.GEN_CH2_DELAY_INTERRUPT.ch2_delay_cnt_en_reg_2 (\GEN_INCLUDE_S2MM.GEN_CH2_DELAY_INTERRUPT.ch2_delay_cnt_en_reg_1 ),
        .\GEN_INCLUDE_S2MM.GEN_CH2_DELAY_INTERRUPT.ch2_delay_count_reg[7]_0 (\GEN_INCLUDE_S2MM.GEN_CH2_DELAY_INTERRUPT.ch2_delay_count_reg[7] ),
        .\GEN_INCLUDE_S2MM.GEN_CH2_DELAY_INTERRUPT.ch2_dly_irq_set_i_reg_0 (\GEN_INCLUDE_S2MM.GEN_CH2_DELAY_INTERRUPT.ch2_dly_irq_set_i_reg ),
        .\GEN_INCLUDE_S2MM.ch2_thresh_count_reg[7]_0 (\GEN_INCLUDE_S2MM.ch2_thresh_count_reg[7] ),
        .\GEN_INCLUDE_S2MM.ch2_thresh_count_reg[7]_1 (\GEN_INCLUDE_S2MM.ch2_thresh_count_reg[7]_0 ),
        .Q(\GEN_INCLUDE_MM2S.GEN_CH1_DELAY_INTERRUPT.ch1_delay_count_reg[7] ),
        .SR(SR),
        .ch1_delay_cnt_en(ch1_delay_cnt_en),
        .ch2_delay_cnt_en(ch2_delay_cnt_en),
        .\dmacr_i_reg[16] (\dmacr_i_reg[16] ),
        .\dmacr_i_reg[16]_0 (\dmacr_i_reg[16]_0 ),
        .irqthresh_wren_reg(irqthresh_wren_reg),
        .irqthresh_wren_reg_0(irqthresh_wren_reg_0),
        .m_axi_sg_aclk(m_axi_sg_aclk),
        .m_axi_sg_aresetn(m_axi_sg_aresetn),
        .mm2s_dmacr(mm2s_dmacr[15:1]),
        .p_11_out__2(p_11_out__2),
        .p_15_out(p_15_out),
        .p_19_out(p_19_out),
        .p_20_out(p_20_out),
        .p_45_out(p_45_out),
        .p_46_out(p_46_out),
        .p_8_out(p_8_out),
        .p_9_out__2(p_9_out__2),
        .s2mm_dmacr(s2mm_dmacr[15:1]));
  design_1_axi_dma_0_0_axi_sg_datamover I_SG_AXI_DATAMOVER
       (.D(ftch_cmnd_data),
        .E(\GEN_S2MM_BASIC.I_S2MM_BASIC_WRAPPER/I_CMD_STATUS/I_CMD_FIFO/sig_push_regfifo ),
        .\GEN_Q_FOR_SYNC.MM2S_CHANNEL.follower_empty_mm2s_reg (I_SG_AXI_DATAMOVER_n_44),
        .dm_m_axi_sg_aresetn(dm_m_axi_sg_aresetn),
        .ftch_decerr_i(\I_FTCH_CMDSTS_IF/ftch_decerr_i ),
        .ftch_done_reg(I_SG_AXI_DATAMOVER_n_39),
        .ftch_slverr_i(\I_FTCH_CMDSTS_IF/ftch_slverr_i ),
        .m_axi_sg_aclk(m_axi_sg_aclk),
        .m_axi_sg_araddr(m_axi_sg_araddr),
        .m_axi_sg_arburst(m_axi_sg_arburst),
        .m_axi_sg_aresetn(m_axi_sg_aresetn),
        .m_axi_sg_arlen(m_axi_sg_arlen),
        .m_axi_sg_arready(m_axi_sg_arready),
        .m_axi_sg_arvalid(m_axi_sg_arvalid),
        .m_axi_sg_awaddr(m_axi_sg_awaddr),
        .m_axi_sg_awready(m_axi_sg_awready),
        .m_axi_sg_awsize(m_axi_sg_awsize),
        .m_axi_sg_awvalid(m_axi_sg_awvalid),
        .m_axi_sg_bready(m_axi_sg_bready),
        .m_axi_sg_bresp(m_axi_sg_bresp),
        .m_axi_sg_bvalid(m_axi_sg_bvalid),
        .m_axi_sg_rlast(m_axi_sg_rlast),
        .m_axi_sg_rready(m_axi_sg_rready),
        .m_axi_sg_rresp(m_axi_sg_rresp),
        .m_axi_sg_rvalid(m_axi_sg_rvalid),
        .m_axi_sg_wlast(m_axi_sg_wlast),
        .m_axi_sg_wready(m_axi_sg_wready),
        .\m_axi_sg_wstrb[0] (\m_axi_sg_wstrb[0] ),
        .p_18_out(p_18_out),
        .p_1_out_7(p_1_out_7),
        .p_20_out_1(p_20_out_1),
        .s_axis_ftch_cmd_tready(s_axis_ftch_cmd_tready),
        .s_axis_ftch_cmd_tvalid(s_axis_ftch_cmd_tvalid),
        .s_axis_ftch_cmd_tvalid_reg(\GEN_MM2S_BASIC.I_MM2S_BASIC_WRAPPER/I_CMD_STATUS/I_CMD_FIFO/sig_push_regfifo ),
        .s_axis_s2mm_tready(s_axis_s2mm_tready),
        .s_axis_updt_cmd_tready(s_axis_updt_cmd_tready),
        .sig_data2all_tlast_error(\GEN_S2MM_BASIC.I_S2MM_BASIC_WRAPPER/sig_data2all_tlast_error ),
        .sig_data2wsc_cmd_cmplt0(\GEN_S2MM_BASIC.I_S2MM_BASIC_WRAPPER/I_WR_DATA_CNTL/sig_data2wsc_cmd_cmplt0 ),
        .sig_good_mmap_dbeat10_out__0(\GEN_S2MM_BASIC.I_S2MM_BASIC_WRAPPER/I_WR_DATA_CNTL/sig_good_mmap_dbeat10_out__0 ),
        .sig_next_cmd_cmplt_reg(\GEN_S2MM_BASIC.I_S2MM_BASIC_WRAPPER/I_WR_DATA_CNTL/sig_next_cmd_cmplt_reg ),
        .\update_address_reg[31] ({p_19_out_8[63:38],p_19_out_8[36]}),
        .updt_decerr_i(\I_UPDT_CMDSTS_IF/updt_decerr_i ),
        .updt_done_reg(I_SG_AXI_DATAMOVER_n_49),
        .updt_interr_i(\I_UPDT_CMDSTS_IF/updt_interr_i ),
        .updt_slverr_i(\I_UPDT_CMDSTS_IF/updt_slverr_i ));
  design_1_axi_dma_0_0_axi_sg_ftch_mngr I_SG_FETCH_MNGR
       (.CO(CO),
        .D(ftch_cmnd_data),
        .E(\GEN_QUEUE.FTCH_QUEUE_I/p_2_out ),
        .\GEN_CH1_FETCH.ch1_active_i_reg (\GEN_CH1_FETCH.ch1_active_i_reg ),
        .\GEN_CH1_FETCH.ch1_active_i_reg_0 (I_SG_FETCH_QUEUE_n_270),
        .\GEN_CH2_FETCH.ch2_ftch_idle_reg (\GEN_CH2_FETCH.ch2_ftch_idle_reg ),
        .\GEN_DESC_REG_FOR_SG.curdesc_lsb_i_reg[31] ({I_SG_FETCH_QUEUE_n_244,I_SG_FETCH_QUEUE_n_245,I_SG_FETCH_QUEUE_n_246,I_SG_FETCH_QUEUE_n_247,I_SG_FETCH_QUEUE_n_248,I_SG_FETCH_QUEUE_n_249,I_SG_FETCH_QUEUE_n_250,I_SG_FETCH_QUEUE_n_251,I_SG_FETCH_QUEUE_n_252,I_SG_FETCH_QUEUE_n_253,I_SG_FETCH_QUEUE_n_254,I_SG_FETCH_QUEUE_n_255,I_SG_FETCH_QUEUE_n_256,I_SG_FETCH_QUEUE_n_257,I_SG_FETCH_QUEUE_n_258,I_SG_FETCH_QUEUE_n_259,I_SG_FETCH_QUEUE_n_260,I_SG_FETCH_QUEUE_n_261,I_SG_FETCH_QUEUE_n_262,I_SG_FETCH_QUEUE_n_263,I_SG_FETCH_QUEUE_n_264,I_SG_FETCH_QUEUE_n_265,I_SG_FETCH_QUEUE_n_266,I_SG_FETCH_QUEUE_n_267,I_SG_FETCH_QUEUE_n_268,I_SG_FETCH_QUEUE_n_269}),
        .\GEN_DESC_REG_FOR_SG.curdesc_lsb_i_reg[31]_0 (p_2_in),
        .\GEN_DESC_REG_FOR_SG.taildesc_lsb_i_reg[10] (\GEN_DESC_REG_FOR_SG.taildesc_lsb_i_reg[10] ),
        .\GEN_DESC_REG_FOR_SG.taildesc_lsb_i_reg[22] (\GEN_DESC_REG_FOR_SG.taildesc_lsb_i_reg[22] ),
        .\GEN_DESC_REG_FOR_SG.taildesc_lsb_i_reg[22]_0 (\GEN_DESC_REG_FOR_SG.taildesc_lsb_i_reg[22]_0 ),
        .\GEN_DESC_REG_FOR_SG.taildesc_lsb_i_reg[30] (\GEN_DESC_REG_FOR_SG.taildesc_lsb_i_reg[30] ),
        .\GEN_DESC_REG_FOR_SG.taildesc_lsb_i_reg[30]_0 (\GEN_DESC_REG_FOR_SG.taildesc_lsb_i_reg[30]_0 ),
        .\GEN_NO_UPR_MSB_NXTDESC.ch1_nxtdesc_wren_reg (ch1_nxtdesc_wren),
        .\GEN_NO_UPR_MSB_NXTDESC.ch2_nxtdesc_wren_reg (ch2_nxtdesc_wren),
        .\GEN_PNTR_FOR_CH1.ch1_sg_idle_reg (\GEN_PNTR_FOR_CH1.ch1_sg_idle_reg ),
        .\GEN_PNTR_FOR_CH2.ch2_sg_idle_reg (\GEN_PNTR_FOR_CH2.ch2_sg_idle_reg ),
        .\GEN_PNTR_FOR_CH2.ch2_sg_idle_reg_0 (\GEN_PNTR_FOR_CH2.ch2_sg_idle_reg_0 ),
        .\GEN_S2MM.queue_empty2_new_reg (ch2_ftch_queue_empty),
        .\GEN_S2MM_DMA_CONTROL.s2mm_desc_flush_i_reg (\GEN_S2MM_DMA_CONTROL.s2mm_desc_flush_i_reg ),
        .\GEN_S2MM_DMA_CONTROL.s2mm_desc_flush_i_reg_0 (\GEN_S2MM_DMA_CONTROL.s2mm_desc_flush_i_reg_0 ),
        .\GEN_S2MM_DMA_CONTROL.s2mm_stop_reg (s2mm_stop_i2_out),
        .\GEN_STALE_DESC_CHECK.ftch_stale_desc_reg (I_SG_FETCH_MNGR_n_134),
        .\GNE_SYNC_RESET.scndry_resetn_reg (\GNE_SYNC_RESET.scndry_resetn_reg ),
        .Q(p_0_in4_in),
        .S(S),
        .SR(SR),
        .\USE_SINGLE_REG.sig_regfifo_dout_reg_reg[23] (\GEN_MM2S_BASIC.I_MM2S_BASIC_WRAPPER/I_CMD_STATUS/I_CMD_FIFO/sig_push_regfifo ),
        .\USE_SINGLE_REG.sig_regfifo_full_reg_reg (I_SG_AXI_DATAMOVER_n_39),
        .ch1_ftch_pause(ch1_ftch_pause),
        .ch1_ftch_queue_empty(ch1_ftch_queue_empty),
        .ch1_sg_idle(ch1_sg_idle),
        .ch1_use_crntdesc(\I_FTCH_PNTR_MNGR/ch1_use_crntdesc ),
        .ch2_ftch_active(ch2_ftch_active),
        .ch2_ftch_pause(ch2_ftch_pause),
        .ch2_use_crntdesc(\I_FTCH_PNTR_MNGR/ch2_use_crntdesc ),
        .data_concat1(data_concat1),
        .dma_mm2s_error(dma_mm2s_error),
        .dma_s2mm_error(dma_s2mm_error),
        .\dmacr_i_reg[2] (\dmacr_i_reg[2] ),
        .\dmacr_i_reg[2]_0 (\dmacr_i_reg[2]_0 ),
        .\ftch_cs_reg[1] (p_7_out),
        .ftch_decerr_i(\I_FTCH_CMDSTS_IF/ftch_decerr_i ),
        .\ftch_error_addr_reg[31] (\ftch_error_addr_reg[31]_0 ),
        .\ftch_error_addr_reg[31]_0 (\ftch_error_addr_reg[31]_1 ),
        .\ftch_error_addr_reg[31]_1 ({I_SG_FETCH_MNGR_n_107,I_SG_FETCH_MNGR_n_108,I_SG_FETCH_MNGR_n_109,I_SG_FETCH_MNGR_n_110,I_SG_FETCH_MNGR_n_111,I_SG_FETCH_MNGR_n_112,I_SG_FETCH_MNGR_n_113,I_SG_FETCH_MNGR_n_114,I_SG_FETCH_MNGR_n_115,I_SG_FETCH_MNGR_n_116,I_SG_FETCH_MNGR_n_117,I_SG_FETCH_MNGR_n_118,I_SG_FETCH_MNGR_n_119,I_SG_FETCH_MNGR_n_120,I_SG_FETCH_MNGR_n_121,I_SG_FETCH_MNGR_n_122,I_SG_FETCH_MNGR_n_123,I_SG_FETCH_MNGR_n_124,I_SG_FETCH_MNGR_n_125,I_SG_FETCH_MNGR_n_126,I_SG_FETCH_MNGR_n_127,I_SG_FETCH_MNGR_n_128,I_SG_FETCH_MNGR_n_129,I_SG_FETCH_MNGR_n_130,I_SG_FETCH_MNGR_n_131,I_SG_FETCH_MNGR_n_132}),
        .\ftch_error_addr_reg[6] (ftch_cmnd_wr),
        .ftch_error_capture__4(ftch_error_capture__4),
        .ftch_error_reg(ftch_error_reg),
        .ftch_slverr_i(\I_FTCH_CMDSTS_IF/ftch_slverr_i ),
        .ftch_stale_desc(ftch_stale_desc),
        .m_axi_sg_aclk(m_axi_sg_aclk),
        .m_axi_sg_aresetn(m_axi_sg_aresetn),
        .m_axi_sg_rdata(m_axi_sg_rdata[31]),
        .m_axi_sg_rresp(m_axi_sg_rresp[1]),
        .m_axi_sg_rvalid(m_axi_sg_rvalid),
        .mm2s_desc_flush(mm2s_desc_flush),
        .mm2s_dmacr(mm2s_dmacr[0]),
        .mm2s_stop_i(mm2s_stop_i),
        .out(out),
        .p_16_out(p_16_out),
        .p_18_out(p_18_out),
        .p_1_out(p_1_out),
        .p_1_out_1(p_1_out_1),
        .p_31_out(p_31_out),
        .p_32_out(p_32_out),
        .p_33_out(p_33_out),
        .p_34_out(p_34_out),
        .p_57_out(p_57_out),
        .p_58_out(p_58_out),
        .p_59_out(p_59_out),
        .p_5_out(p_5_out),
        .p_60_out(p_60_out),
        .s2mm_dmacr(s2mm_dmacr[0]),
        .s_axis_ftch_cmd_tready(s_axis_ftch_cmd_tready),
        .s_axis_ftch_cmd_tvalid(s_axis_ftch_cmd_tvalid),
        .sg_ftch_error0(sg_ftch_error0),
        .sg_ftch_error0_0(sg_ftch_error0_0),
        .\updt_error_addr_reg[31] (p_16_out_9));
  design_1_axi_dma_0_0_axi_sg_ftch_q_mngr I_SG_FETCH_QUEUE
       (.D(D),
        .E(\GEN_QUEUE.FTCH_QUEUE_I/p_2_out ),
        .\GEN_CH1_FETCH.ch1_active_i_reg (\GEN_CH1_FETCH.ch1_active_i_reg ),
        .\GEN_DESC_REG_FOR_SG.curdesc_lsb_i_reg[31] (\GEN_DESC_REG_FOR_SG.curdesc_lsb_i_reg[31] ),
        .\GEN_DESC_REG_FOR_SG.curdesc_lsb_i_reg[31]_0 (\GEN_DESC_REG_FOR_SG.curdesc_lsb_i_reg[31]_0 ),
        .\GEN_DESC_REG_FOR_SG.curdesc_lsb_i_reg[31]_1 (\GEN_DESC_REG_FOR_SG.curdesc_lsb_i_reg[31]_1 ),
        .\GEN_HOLD_NO_DATA.s_axis_s2mm_cmd_tvalid_reg (\GEN_HOLD_NO_DATA.s_axis_s2mm_cmd_tvalid_reg ),
        .\GEN_MM2S.queue_dout_valid_reg (\GEN_MM2S.queue_dout_valid_reg ),
        .\GEN_NO_HOLD_DATA.s_axis_mm2s_cmd_tvalid_reg (\GEN_NO_HOLD_DATA.s_axis_mm2s_cmd_tvalid_reg ),
        .\GEN_PNTR_FOR_CH1.ch1_fetch_address_i_reg[31] (ch1_nxtdesc_wren),
        .\GEN_PNTR_FOR_CH1.ch1_fetch_address_i_reg[31]_0 (p_2_in),
        .\GEN_PNTR_FOR_CH1.ch1_fetch_address_i_reg[31]_1 (ftch_cmnd_data),
        .\GEN_PNTR_FOR_CH2.ch2_fetch_address_i_reg[31] (ch2_nxtdesc_wren),
        .\GEN_PNTR_FOR_CH2.ch2_fetch_address_i_reg[31]_0 ({I_SG_FETCH_QUEUE_n_244,I_SG_FETCH_QUEUE_n_245,I_SG_FETCH_QUEUE_n_246,I_SG_FETCH_QUEUE_n_247,I_SG_FETCH_QUEUE_n_248,I_SG_FETCH_QUEUE_n_249,I_SG_FETCH_QUEUE_n_250,I_SG_FETCH_QUEUE_n_251,I_SG_FETCH_QUEUE_n_252,I_SG_FETCH_QUEUE_n_253,I_SG_FETCH_QUEUE_n_254,I_SG_FETCH_QUEUE_n_255,I_SG_FETCH_QUEUE_n_256,I_SG_FETCH_QUEUE_n_257,I_SG_FETCH_QUEUE_n_258,I_SG_FETCH_QUEUE_n_259,I_SG_FETCH_QUEUE_n_260,I_SG_FETCH_QUEUE_n_261,I_SG_FETCH_QUEUE_n_262,I_SG_FETCH_QUEUE_n_263,I_SG_FETCH_QUEUE_n_264,I_SG_FETCH_QUEUE_n_265,I_SG_FETCH_QUEUE_n_266,I_SG_FETCH_QUEUE_n_267,I_SG_FETCH_QUEUE_n_268,I_SG_FETCH_QUEUE_n_269}),
        .\GEN_S2MM.queue_dout2_valid_reg (\GEN_S2MM.queue_dout2_valid_reg ),
        .\GEN_S2MM.queue_empty2_new_reg (ch2_ftch_queue_empty),
        .\GEN_S2MM.reg2_reg[0] (p_0_in4_in),
        .\GEN_STALE_DESC_CHECK.ftch_stale_desc_reg_0 (I_SG_FETCH_QUEUE_n_270),
        .\GNE_SYNC_RESET.scndry_resetn_reg (\GNE_SYNC_RESET.scndry_resetn_reg ),
        .Q(Q),
        .SR(SR),
        .ch1_ftch_pause(ch1_ftch_pause),
        .ch1_ftch_queue_empty(ch1_ftch_queue_empty),
        .ch1_use_crntdesc(\I_FTCH_PNTR_MNGR/ch1_use_crntdesc ),
        .ch2_ftch_active(ch2_ftch_active),
        .ch2_ftch_pause(ch2_ftch_pause),
        .ch2_use_crntdesc(\I_FTCH_PNTR_MNGR/ch2_use_crntdesc ),
        .counter0(counter0),
        .\counter_reg[7]_0 (I_SG_FETCH_MNGR_n_134),
        .\dmacr_i_reg[4] (\dmacr_i_reg[4] ),
        .\ftch_error_addr_reg[31] (p_6_out),
        .ftch_error_reg(ftch_cmnd_wr),
        .ftch_stale_desc(ftch_stale_desc),
        .m_axi_sg_aclk(m_axi_sg_aclk),
        .m_axi_sg_rdata(m_axi_sg_rdata),
        .m_axi_sg_rvalid(m_axi_sg_rvalid),
        .mm2s_dmacr(mm2s_dmacr[0]),
        .mm2s_pending_ptr_updt(mm2s_pending_ptr_updt),
        .out(out),
        .p_10_out_2(p_10_out_2),
        .p_16_out(p_16_out),
        .packet_in_progress_reg(packet_in_progress_reg),
        .ptr2_queue_full(ptr2_queue_full),
        .ptr_queue_full(ptr_queue_full),
        .queue_rden2_new(queue_rden2_new),
        .queue_rden_new(queue_rden_new),
        .queue_sinit(queue_sinit),
        .queue_sinit2(queue_sinit2),
        .s2mm_cmnd_idle1(s2mm_cmnd_idle1),
        .s2mm_dmacr(s2mm_dmacr[0]),
        .s2mm_stop_i2_out(s2mm_stop_i2_out),
        .s_axi_lite_wdata(s_axi_lite_wdata),
        .s_axis_mm2s_cmd_tready(s_axis_mm2s_cmd_tready),
        .s_axis_mm2s_cmd_tvalid_split(s_axis_mm2s_cmd_tvalid_split),
        .s_axis_s2mm_cmd_tready(s_axis_s2mm_cmd_tready),
        .s_axis_s2mm_cmd_tvalid_split(s_axis_s2mm_cmd_tvalid_split),
        .s_axis_s2mm_updtptr_tlast(s_axis_s2mm_updtptr_tlast),
        .sg_ftch_error_reg(sg_ftch_error_reg),
        .updt_data_reg(updt_data_reg),
        .updt_data_reg_0(updt_data_reg_0),
        .\updt_desc_reg0_reg[31] (\updt_desc_reg0_reg[31] ),
        .\updt_desc_reg0_reg[6] (p_37_out),
        .\updt_desc_reg0_reg[6]_0 (p_10_out));
  FDRE \ftch_error_addr_reg[10] 
       (.C(m_axi_sg_aclk),
        .CE(\GEN_DESC_UPDATE.I_SG_UPDATE_MNGR_n_35 ),
        .D(I_SG_FETCH_MNGR_n_128),
        .Q(p_6_out[10]),
        .R(SR));
  FDRE \ftch_error_addr_reg[11] 
       (.C(m_axi_sg_aclk),
        .CE(\GEN_DESC_UPDATE.I_SG_UPDATE_MNGR_n_35 ),
        .D(I_SG_FETCH_MNGR_n_127),
        .Q(p_6_out[11]),
        .R(SR));
  FDRE \ftch_error_addr_reg[12] 
       (.C(m_axi_sg_aclk),
        .CE(\GEN_DESC_UPDATE.I_SG_UPDATE_MNGR_n_35 ),
        .D(I_SG_FETCH_MNGR_n_126),
        .Q(p_6_out[12]),
        .R(SR));
  FDRE \ftch_error_addr_reg[13] 
       (.C(m_axi_sg_aclk),
        .CE(\GEN_DESC_UPDATE.I_SG_UPDATE_MNGR_n_35 ),
        .D(I_SG_FETCH_MNGR_n_125),
        .Q(p_6_out[13]),
        .R(SR));
  FDRE \ftch_error_addr_reg[14] 
       (.C(m_axi_sg_aclk),
        .CE(\GEN_DESC_UPDATE.I_SG_UPDATE_MNGR_n_35 ),
        .D(I_SG_FETCH_MNGR_n_124),
        .Q(p_6_out[14]),
        .R(SR));
  FDRE \ftch_error_addr_reg[15] 
       (.C(m_axi_sg_aclk),
        .CE(\GEN_DESC_UPDATE.I_SG_UPDATE_MNGR_n_35 ),
        .D(I_SG_FETCH_MNGR_n_123),
        .Q(p_6_out[15]),
        .R(SR));
  FDRE \ftch_error_addr_reg[16] 
       (.C(m_axi_sg_aclk),
        .CE(\GEN_DESC_UPDATE.I_SG_UPDATE_MNGR_n_35 ),
        .D(I_SG_FETCH_MNGR_n_122),
        .Q(p_6_out[16]),
        .R(SR));
  FDRE \ftch_error_addr_reg[17] 
       (.C(m_axi_sg_aclk),
        .CE(\GEN_DESC_UPDATE.I_SG_UPDATE_MNGR_n_35 ),
        .D(I_SG_FETCH_MNGR_n_121),
        .Q(p_6_out[17]),
        .R(SR));
  FDRE \ftch_error_addr_reg[18] 
       (.C(m_axi_sg_aclk),
        .CE(\GEN_DESC_UPDATE.I_SG_UPDATE_MNGR_n_35 ),
        .D(I_SG_FETCH_MNGR_n_120),
        .Q(p_6_out[18]),
        .R(SR));
  FDRE \ftch_error_addr_reg[19] 
       (.C(m_axi_sg_aclk),
        .CE(\GEN_DESC_UPDATE.I_SG_UPDATE_MNGR_n_35 ),
        .D(I_SG_FETCH_MNGR_n_119),
        .Q(p_6_out[19]),
        .R(SR));
  FDRE \ftch_error_addr_reg[20] 
       (.C(m_axi_sg_aclk),
        .CE(\GEN_DESC_UPDATE.I_SG_UPDATE_MNGR_n_35 ),
        .D(I_SG_FETCH_MNGR_n_118),
        .Q(p_6_out[20]),
        .R(SR));
  FDRE \ftch_error_addr_reg[21] 
       (.C(m_axi_sg_aclk),
        .CE(\GEN_DESC_UPDATE.I_SG_UPDATE_MNGR_n_35 ),
        .D(I_SG_FETCH_MNGR_n_117),
        .Q(p_6_out[21]),
        .R(SR));
  FDRE \ftch_error_addr_reg[22] 
       (.C(m_axi_sg_aclk),
        .CE(\GEN_DESC_UPDATE.I_SG_UPDATE_MNGR_n_35 ),
        .D(I_SG_FETCH_MNGR_n_116),
        .Q(p_6_out[22]),
        .R(SR));
  FDRE \ftch_error_addr_reg[23] 
       (.C(m_axi_sg_aclk),
        .CE(\GEN_DESC_UPDATE.I_SG_UPDATE_MNGR_n_35 ),
        .D(I_SG_FETCH_MNGR_n_115),
        .Q(p_6_out[23]),
        .R(SR));
  FDRE \ftch_error_addr_reg[24] 
       (.C(m_axi_sg_aclk),
        .CE(\GEN_DESC_UPDATE.I_SG_UPDATE_MNGR_n_35 ),
        .D(I_SG_FETCH_MNGR_n_114),
        .Q(p_6_out[24]),
        .R(SR));
  FDRE \ftch_error_addr_reg[25] 
       (.C(m_axi_sg_aclk),
        .CE(\GEN_DESC_UPDATE.I_SG_UPDATE_MNGR_n_35 ),
        .D(I_SG_FETCH_MNGR_n_113),
        .Q(p_6_out[25]),
        .R(SR));
  FDRE \ftch_error_addr_reg[26] 
       (.C(m_axi_sg_aclk),
        .CE(\GEN_DESC_UPDATE.I_SG_UPDATE_MNGR_n_35 ),
        .D(I_SG_FETCH_MNGR_n_112),
        .Q(p_6_out[26]),
        .R(SR));
  FDRE \ftch_error_addr_reg[27] 
       (.C(m_axi_sg_aclk),
        .CE(\GEN_DESC_UPDATE.I_SG_UPDATE_MNGR_n_35 ),
        .D(I_SG_FETCH_MNGR_n_111),
        .Q(p_6_out[27]),
        .R(SR));
  FDRE \ftch_error_addr_reg[28] 
       (.C(m_axi_sg_aclk),
        .CE(\GEN_DESC_UPDATE.I_SG_UPDATE_MNGR_n_35 ),
        .D(I_SG_FETCH_MNGR_n_110),
        .Q(p_6_out[28]),
        .R(SR));
  FDRE \ftch_error_addr_reg[29] 
       (.C(m_axi_sg_aclk),
        .CE(\GEN_DESC_UPDATE.I_SG_UPDATE_MNGR_n_35 ),
        .D(I_SG_FETCH_MNGR_n_109),
        .Q(p_6_out[29]),
        .R(SR));
  FDRE \ftch_error_addr_reg[30] 
       (.C(m_axi_sg_aclk),
        .CE(\GEN_DESC_UPDATE.I_SG_UPDATE_MNGR_n_35 ),
        .D(I_SG_FETCH_MNGR_n_108),
        .Q(p_6_out[30]),
        .R(SR));
  FDRE \ftch_error_addr_reg[31] 
       (.C(m_axi_sg_aclk),
        .CE(\GEN_DESC_UPDATE.I_SG_UPDATE_MNGR_n_35 ),
        .D(I_SG_FETCH_MNGR_n_107),
        .Q(p_6_out[31]),
        .R(SR));
  FDRE \ftch_error_addr_reg[6] 
       (.C(m_axi_sg_aclk),
        .CE(\GEN_DESC_UPDATE.I_SG_UPDATE_MNGR_n_35 ),
        .D(I_SG_FETCH_MNGR_n_132),
        .Q(p_6_out[6]),
        .R(SR));
  FDRE \ftch_error_addr_reg[7] 
       (.C(m_axi_sg_aclk),
        .CE(\GEN_DESC_UPDATE.I_SG_UPDATE_MNGR_n_35 ),
        .D(I_SG_FETCH_MNGR_n_131),
        .Q(p_6_out[7]),
        .R(SR));
  FDRE \ftch_error_addr_reg[8] 
       (.C(m_axi_sg_aclk),
        .CE(\GEN_DESC_UPDATE.I_SG_UPDATE_MNGR_n_35 ),
        .D(I_SG_FETCH_MNGR_n_130),
        .Q(p_6_out[8]),
        .R(SR));
  FDRE \ftch_error_addr_reg[9] 
       (.C(m_axi_sg_aclk),
        .CE(\GEN_DESC_UPDATE.I_SG_UPDATE_MNGR_n_35 ),
        .D(I_SG_FETCH_MNGR_n_129),
        .Q(p_6_out[9]),
        .R(SR));
endmodule

(* ORIG_REF_NAME = "axi_sg_addr_cntl" *) 
module design_1_axi_dma_0_0_axi_sg_addr_cntl
   (sig_addr2rsc_cmd_fifo_empty,
    m_axi_sg_arburst,
    m_axi_sg_arvalid,
    m_axi_sg_arlen,
    m_axi_sg_araddr,
    m_axi_sg_aclk,
    sm_set_error,
    sig_cmd_burst_reg,
    sm_set_error_reg,
    sig_mstr2addr_cmd_valid,
    m_axi_sg_arready,
    sig_cmd_stat_rst_user_reg_n_cdc_from_reg,
    Q);
  output sig_addr2rsc_cmd_fifo_empty;
  output [0:0]m_axi_sg_arburst;
  output m_axi_sg_arvalid;
  output [0:0]m_axi_sg_arlen;
  output [25:0]m_axi_sg_araddr;
  input m_axi_sg_aclk;
  input sm_set_error;
  input [0:0]sig_cmd_burst_reg;
  input sm_set_error_reg;
  input sig_mstr2addr_cmd_valid;
  input m_axi_sg_arready;
  input sig_cmd_stat_rst_user_reg_n_cdc_from_reg;
  input [25:0]Q;

  wire [25:0]Q;
  wire m_axi_sg_aclk;
  wire [25:0]m_axi_sg_araddr;
  wire [0:0]m_axi_sg_arburst;
  wire [0:0]m_axi_sg_arlen;
  wire m_axi_sg_arready;
  wire m_axi_sg_arvalid;
  wire sig_addr2rsc_calc_error;
  wire sig_addr2rsc_cmd_fifo_empty;
  wire sig_addr_reg_full;
  wire [0:0]sig_cmd_burst_reg;
  wire sig_cmd_stat_rst_user_reg_n_cdc_from_reg;
  wire sig_mstr2addr_cmd_valid;
  wire sig_next_addr_reg0;
  (* RTL_KEEP = "true" *) (* equivalent_register_removal = "no" *) wire sig_posted_to_axi;
  (* RTL_KEEP = "true" *) (* equivalent_register_removal = "no" *) wire sig_posted_to_axi_2;
  wire sig_posted_to_axi_2_i_1__0_n_0;
  wire sig_push_addr_reg1_out;
  wire sm_set_error;
  wire sm_set_error_reg;

  FDSE #(
    .INIT(1'b0)) 
    sig_addr_reg_empty_reg
       (.C(m_axi_sg_aclk),
        .CE(sig_push_addr_reg1_out),
        .D(1'b0),
        .Q(sig_addr2rsc_cmd_fifo_empty),
        .S(sig_next_addr_reg0));
  FDRE #(
    .INIT(1'b0)) 
    sig_addr_reg_full_reg
       (.C(m_axi_sg_aclk),
        .CE(sig_push_addr_reg1_out),
        .D(sig_push_addr_reg1_out),
        .Q(sig_addr_reg_full),
        .R(sig_next_addr_reg0));
  FDRE #(
    .INIT(1'b0)) 
    sig_addr_valid_reg_reg
       (.C(m_axi_sg_aclk),
        .CE(sig_push_addr_reg1_out),
        .D(sm_set_error_reg),
        .Q(m_axi_sg_arvalid),
        .R(sig_next_addr_reg0));
  FDRE #(
    .INIT(1'b0)) 
    sig_calc_error_reg_reg
       (.C(m_axi_sg_aclk),
        .CE(sig_push_addr_reg1_out),
        .D(sm_set_error),
        .Q(sig_addr2rsc_calc_error),
        .R(sig_next_addr_reg0));
  LUT4 #(
    .INIT(16'h40FF)) 
    \sig_next_addr_reg[31]_i_1 
       (.I0(sig_addr2rsc_calc_error),
        .I1(sig_addr_reg_full),
        .I2(m_axi_sg_arready),
        .I3(sig_cmd_stat_rst_user_reg_n_cdc_from_reg),
        .O(sig_next_addr_reg0));
  LUT2 #(
    .INIT(4'h8)) 
    \sig_next_addr_reg[31]_i_2__0 
       (.I0(sig_addr2rsc_cmd_fifo_empty),
        .I1(sig_mstr2addr_cmd_valid),
        .O(sig_push_addr_reg1_out));
  FDRE #(
    .INIT(1'b0)) 
    \sig_next_addr_reg_reg[10] 
       (.C(m_axi_sg_aclk),
        .CE(sig_push_addr_reg1_out),
        .D(Q[4]),
        .Q(m_axi_sg_araddr[4]),
        .R(sig_next_addr_reg0));
  FDRE #(
    .INIT(1'b0)) 
    \sig_next_addr_reg_reg[11] 
       (.C(m_axi_sg_aclk),
        .CE(sig_push_addr_reg1_out),
        .D(Q[5]),
        .Q(m_axi_sg_araddr[5]),
        .R(sig_next_addr_reg0));
  FDRE #(
    .INIT(1'b0)) 
    \sig_next_addr_reg_reg[12] 
       (.C(m_axi_sg_aclk),
        .CE(sig_push_addr_reg1_out),
        .D(Q[6]),
        .Q(m_axi_sg_araddr[6]),
        .R(sig_next_addr_reg0));
  FDRE #(
    .INIT(1'b0)) 
    \sig_next_addr_reg_reg[13] 
       (.C(m_axi_sg_aclk),
        .CE(sig_push_addr_reg1_out),
        .D(Q[7]),
        .Q(m_axi_sg_araddr[7]),
        .R(sig_next_addr_reg0));
  FDRE #(
    .INIT(1'b0)) 
    \sig_next_addr_reg_reg[14] 
       (.C(m_axi_sg_aclk),
        .CE(sig_push_addr_reg1_out),
        .D(Q[8]),
        .Q(m_axi_sg_araddr[8]),
        .R(sig_next_addr_reg0));
  FDRE #(
    .INIT(1'b0)) 
    \sig_next_addr_reg_reg[15] 
       (.C(m_axi_sg_aclk),
        .CE(sig_push_addr_reg1_out),
        .D(Q[9]),
        .Q(m_axi_sg_araddr[9]),
        .R(sig_next_addr_reg0));
  FDRE #(
    .INIT(1'b0)) 
    \sig_next_addr_reg_reg[16] 
       (.C(m_axi_sg_aclk),
        .CE(sig_push_addr_reg1_out),
        .D(Q[10]),
        .Q(m_axi_sg_araddr[10]),
        .R(sig_next_addr_reg0));
  FDRE #(
    .INIT(1'b0)) 
    \sig_next_addr_reg_reg[17] 
       (.C(m_axi_sg_aclk),
        .CE(sig_push_addr_reg1_out),
        .D(Q[11]),
        .Q(m_axi_sg_araddr[11]),
        .R(sig_next_addr_reg0));
  FDRE #(
    .INIT(1'b0)) 
    \sig_next_addr_reg_reg[18] 
       (.C(m_axi_sg_aclk),
        .CE(sig_push_addr_reg1_out),
        .D(Q[12]),
        .Q(m_axi_sg_araddr[12]),
        .R(sig_next_addr_reg0));
  FDRE #(
    .INIT(1'b0)) 
    \sig_next_addr_reg_reg[19] 
       (.C(m_axi_sg_aclk),
        .CE(sig_push_addr_reg1_out),
        .D(Q[13]),
        .Q(m_axi_sg_araddr[13]),
        .R(sig_next_addr_reg0));
  FDRE #(
    .INIT(1'b0)) 
    \sig_next_addr_reg_reg[20] 
       (.C(m_axi_sg_aclk),
        .CE(sig_push_addr_reg1_out),
        .D(Q[14]),
        .Q(m_axi_sg_araddr[14]),
        .R(sig_next_addr_reg0));
  FDRE #(
    .INIT(1'b0)) 
    \sig_next_addr_reg_reg[21] 
       (.C(m_axi_sg_aclk),
        .CE(sig_push_addr_reg1_out),
        .D(Q[15]),
        .Q(m_axi_sg_araddr[15]),
        .R(sig_next_addr_reg0));
  FDRE #(
    .INIT(1'b0)) 
    \sig_next_addr_reg_reg[22] 
       (.C(m_axi_sg_aclk),
        .CE(sig_push_addr_reg1_out),
        .D(Q[16]),
        .Q(m_axi_sg_araddr[16]),
        .R(sig_next_addr_reg0));
  FDRE #(
    .INIT(1'b0)) 
    \sig_next_addr_reg_reg[23] 
       (.C(m_axi_sg_aclk),
        .CE(sig_push_addr_reg1_out),
        .D(Q[17]),
        .Q(m_axi_sg_araddr[17]),
        .R(sig_next_addr_reg0));
  FDRE #(
    .INIT(1'b0)) 
    \sig_next_addr_reg_reg[24] 
       (.C(m_axi_sg_aclk),
        .CE(sig_push_addr_reg1_out),
        .D(Q[18]),
        .Q(m_axi_sg_araddr[18]),
        .R(sig_next_addr_reg0));
  FDRE #(
    .INIT(1'b0)) 
    \sig_next_addr_reg_reg[25] 
       (.C(m_axi_sg_aclk),
        .CE(sig_push_addr_reg1_out),
        .D(Q[19]),
        .Q(m_axi_sg_araddr[19]),
        .R(sig_next_addr_reg0));
  FDRE #(
    .INIT(1'b0)) 
    \sig_next_addr_reg_reg[26] 
       (.C(m_axi_sg_aclk),
        .CE(sig_push_addr_reg1_out),
        .D(Q[20]),
        .Q(m_axi_sg_araddr[20]),
        .R(sig_next_addr_reg0));
  FDRE #(
    .INIT(1'b0)) 
    \sig_next_addr_reg_reg[27] 
       (.C(m_axi_sg_aclk),
        .CE(sig_push_addr_reg1_out),
        .D(Q[21]),
        .Q(m_axi_sg_araddr[21]),
        .R(sig_next_addr_reg0));
  FDRE #(
    .INIT(1'b0)) 
    \sig_next_addr_reg_reg[28] 
       (.C(m_axi_sg_aclk),
        .CE(sig_push_addr_reg1_out),
        .D(Q[22]),
        .Q(m_axi_sg_araddr[22]),
        .R(sig_next_addr_reg0));
  FDRE #(
    .INIT(1'b0)) 
    \sig_next_addr_reg_reg[29] 
       (.C(m_axi_sg_aclk),
        .CE(sig_push_addr_reg1_out),
        .D(Q[23]),
        .Q(m_axi_sg_araddr[23]),
        .R(sig_next_addr_reg0));
  FDRE #(
    .INIT(1'b0)) 
    \sig_next_addr_reg_reg[30] 
       (.C(m_axi_sg_aclk),
        .CE(sig_push_addr_reg1_out),
        .D(Q[24]),
        .Q(m_axi_sg_araddr[24]),
        .R(sig_next_addr_reg0));
  FDRE #(
    .INIT(1'b0)) 
    \sig_next_addr_reg_reg[31] 
       (.C(m_axi_sg_aclk),
        .CE(sig_push_addr_reg1_out),
        .D(Q[25]),
        .Q(m_axi_sg_araddr[25]),
        .R(sig_next_addr_reg0));
  FDRE #(
    .INIT(1'b0)) 
    \sig_next_addr_reg_reg[6] 
       (.C(m_axi_sg_aclk),
        .CE(sig_push_addr_reg1_out),
        .D(Q[0]),
        .Q(m_axi_sg_araddr[0]),
        .R(sig_next_addr_reg0));
  FDRE #(
    .INIT(1'b0)) 
    \sig_next_addr_reg_reg[7] 
       (.C(m_axi_sg_aclk),
        .CE(sig_push_addr_reg1_out),
        .D(Q[1]),
        .Q(m_axi_sg_araddr[1]),
        .R(sig_next_addr_reg0));
  FDRE #(
    .INIT(1'b0)) 
    \sig_next_addr_reg_reg[8] 
       (.C(m_axi_sg_aclk),
        .CE(sig_push_addr_reg1_out),
        .D(Q[2]),
        .Q(m_axi_sg_araddr[2]),
        .R(sig_next_addr_reg0));
  FDRE #(
    .INIT(1'b0)) 
    \sig_next_addr_reg_reg[9] 
       (.C(m_axi_sg_aclk),
        .CE(sig_push_addr_reg1_out),
        .D(Q[3]),
        .Q(m_axi_sg_araddr[3]),
        .R(sig_next_addr_reg0));
  FDRE #(
    .INIT(1'b0)) 
    \sig_next_burst_reg_reg[0] 
       (.C(m_axi_sg_aclk),
        .CE(sig_push_addr_reg1_out),
        .D(sig_cmd_burst_reg),
        .Q(m_axi_sg_arburst),
        .R(sig_next_addr_reg0));
  FDRE #(
    .INIT(1'b0)) 
    \sig_next_len_reg_reg[2] 
       (.C(m_axi_sg_aclk),
        .CE(sig_push_addr_reg1_out),
        .D(1'b1),
        .Q(m_axi_sg_arlen),
        .R(sig_next_addr_reg0));
  LUT3 #(
    .INIT(8'h80)) 
    sig_posted_to_axi_2_i_1__0
       (.I0(sig_addr2rsc_cmd_fifo_empty),
        .I1(sig_mstr2addr_cmd_valid),
        .I2(sig_cmd_stat_rst_user_reg_n_cdc_from_reg),
        .O(sig_posted_to_axi_2_i_1__0_n_0));
  (* KEEP = "yes" *) 
  (* equivalent_register_removal = "no" *) 
  FDRE #(
    .INIT(1'b0)) 
    sig_posted_to_axi_2_reg
       (.C(m_axi_sg_aclk),
        .CE(1'b1),
        .D(sig_posted_to_axi_2_i_1__0_n_0),
        .Q(sig_posted_to_axi_2),
        .R(1'b0));
  (* KEEP = "yes" *) 
  (* equivalent_register_removal = "no" *) 
  FDRE #(
    .INIT(1'b0)) 
    sig_posted_to_axi_reg
       (.C(m_axi_sg_aclk),
        .CE(1'b1),
        .D(sig_posted_to_axi_2_i_1__0_n_0),
        .Q(sig_posted_to_axi),
        .R(1'b0));
endmodule

(* ORIG_REF_NAME = "axi_sg_addr_cntl" *) 
module design_1_axi_dma_0_0_axi_sg_addr_cntl__parameterized0
   (out,
    sig_addr2wsc_cmd_fifo_empty,
    m_axi_sg_awsize,
    m_axi_sg_awvalid,
    m_axi_sg_awaddr,
    sig_addr2mstr_cmd_ready,
    sig_push_addr_reg1_out,
    m_axi_sg_aclk,
    sig_calc2dm_calc_err,
    sm_set_error_reg,
    sig_cmd2addr_valid1_reg,
    \sig_cmd_addr_reg_reg[3] ,
    \GEN_OMIT_INDET_BTT.sig_tlast_error_reg_reg ,
    m_axi_sg_awready,
    sig_cmd_stat_rst_user_reg_n_cdc_from_reg,
    Q);
  output out;
  output sig_addr2wsc_cmd_fifo_empty;
  output [0:0]m_axi_sg_awsize;
  output m_axi_sg_awvalid;
  output [27:0]m_axi_sg_awaddr;
  output sig_addr2mstr_cmd_ready;
  input sig_push_addr_reg1_out;
  input m_axi_sg_aclk;
  input sig_calc2dm_calc_err;
  input sm_set_error_reg;
  input sig_cmd2addr_valid1_reg;
  input \sig_cmd_addr_reg_reg[3] ;
  input \GEN_OMIT_INDET_BTT.sig_tlast_error_reg_reg ;
  input m_axi_sg_awready;
  input sig_cmd_stat_rst_user_reg_n_cdc_from_reg;
  input [26:0]Q;

  wire \GEN_OMIT_INDET_BTT.sig_tlast_error_reg_reg ;
  wire [26:0]Q;
  wire m_axi_sg_aclk;
  wire [27:0]m_axi_sg_awaddr;
  wire m_axi_sg_awready;
  wire [0:0]m_axi_sg_awsize;
  wire m_axi_sg_awvalid;
  wire sig_addr2mstr_cmd_ready;
  wire sig_addr2wsc_calc_error;
  wire sig_addr2wsc_cmd_fifo_empty;
  wire sig_addr_reg_full;
  wire sig_calc2dm_calc_err;
  wire sig_cmd2addr_valid1_reg;
  wire \sig_cmd_addr_reg_reg[3] ;
  wire sig_cmd_stat_rst_user_reg_n_cdc_from_reg;
  wire sig_next_addr_reg0;
  (* RTL_KEEP = "true" *) (* equivalent_register_removal = "no" *) wire sig_posted_to_axi;
  (* RTL_KEEP = "true" *) (* equivalent_register_removal = "no" *) wire sig_posted_to_axi_2;
  wire sig_push_addr_reg1_out;
  wire sm_set_error_reg;

  assign out = sig_posted_to_axi;
  LUT2 #(
    .INIT(4'h2)) 
    \USE_SINGLE_REG.sig_regfifo_empty_reg_i_2__0 
       (.I0(sig_addr2wsc_cmd_fifo_empty),
        .I1(\GEN_OMIT_INDET_BTT.sig_tlast_error_reg_reg ),
        .O(sig_addr2mstr_cmd_ready));
  FDSE #(
    .INIT(1'b0)) 
    sig_addr_reg_empty_reg
       (.C(m_axi_sg_aclk),
        .CE(sig_push_addr_reg1_out),
        .D(1'b0),
        .Q(sig_addr2wsc_cmd_fifo_empty),
        .S(sig_next_addr_reg0));
  FDRE #(
    .INIT(1'b0)) 
    sig_addr_reg_full_reg
       (.C(m_axi_sg_aclk),
        .CE(sig_push_addr_reg1_out),
        .D(sig_push_addr_reg1_out),
        .Q(sig_addr_reg_full),
        .R(sig_next_addr_reg0));
  FDRE #(
    .INIT(1'b0)) 
    sig_addr_valid_reg_reg
       (.C(m_axi_sg_aclk),
        .CE(sig_push_addr_reg1_out),
        .D(sm_set_error_reg),
        .Q(m_axi_sg_awvalid),
        .R(sig_next_addr_reg0));
  FDRE #(
    .INIT(1'b0)) 
    sig_calc_error_reg_reg
       (.C(m_axi_sg_aclk),
        .CE(sig_push_addr_reg1_out),
        .D(sig_calc2dm_calc_err),
        .Q(sig_addr2wsc_calc_error),
        .R(sig_next_addr_reg0));
  LUT4 #(
    .INIT(16'h40FF)) 
    \sig_next_addr_reg[31]_i_1__0 
       (.I0(sig_addr2wsc_calc_error),
        .I1(sig_addr_reg_full),
        .I2(m_axi_sg_awready),
        .I3(sig_cmd_stat_rst_user_reg_n_cdc_from_reg),
        .O(sig_next_addr_reg0));
  FDRE #(
    .INIT(1'b0)) 
    \sig_next_addr_reg_reg[10] 
       (.C(m_axi_sg_aclk),
        .CE(sig_push_addr_reg1_out),
        .D(Q[5]),
        .Q(m_axi_sg_awaddr[6]),
        .R(sig_next_addr_reg0));
  FDRE #(
    .INIT(1'b0)) 
    \sig_next_addr_reg_reg[11] 
       (.C(m_axi_sg_aclk),
        .CE(sig_push_addr_reg1_out),
        .D(Q[6]),
        .Q(m_axi_sg_awaddr[7]),
        .R(sig_next_addr_reg0));
  FDRE #(
    .INIT(1'b0)) 
    \sig_next_addr_reg_reg[12] 
       (.C(m_axi_sg_aclk),
        .CE(sig_push_addr_reg1_out),
        .D(Q[7]),
        .Q(m_axi_sg_awaddr[8]),
        .R(sig_next_addr_reg0));
  FDRE #(
    .INIT(1'b0)) 
    \sig_next_addr_reg_reg[13] 
       (.C(m_axi_sg_aclk),
        .CE(sig_push_addr_reg1_out),
        .D(Q[8]),
        .Q(m_axi_sg_awaddr[9]),
        .R(sig_next_addr_reg0));
  FDRE #(
    .INIT(1'b0)) 
    \sig_next_addr_reg_reg[14] 
       (.C(m_axi_sg_aclk),
        .CE(sig_push_addr_reg1_out),
        .D(Q[9]),
        .Q(m_axi_sg_awaddr[10]),
        .R(sig_next_addr_reg0));
  FDRE #(
    .INIT(1'b0)) 
    \sig_next_addr_reg_reg[15] 
       (.C(m_axi_sg_aclk),
        .CE(sig_push_addr_reg1_out),
        .D(Q[10]),
        .Q(m_axi_sg_awaddr[11]),
        .R(sig_next_addr_reg0));
  FDRE #(
    .INIT(1'b0)) 
    \sig_next_addr_reg_reg[16] 
       (.C(m_axi_sg_aclk),
        .CE(sig_push_addr_reg1_out),
        .D(Q[11]),
        .Q(m_axi_sg_awaddr[12]),
        .R(sig_next_addr_reg0));
  FDRE #(
    .INIT(1'b0)) 
    \sig_next_addr_reg_reg[17] 
       (.C(m_axi_sg_aclk),
        .CE(sig_push_addr_reg1_out),
        .D(Q[12]),
        .Q(m_axi_sg_awaddr[13]),
        .R(sig_next_addr_reg0));
  FDRE #(
    .INIT(1'b0)) 
    \sig_next_addr_reg_reg[18] 
       (.C(m_axi_sg_aclk),
        .CE(sig_push_addr_reg1_out),
        .D(Q[13]),
        .Q(m_axi_sg_awaddr[14]),
        .R(sig_next_addr_reg0));
  FDRE #(
    .INIT(1'b0)) 
    \sig_next_addr_reg_reg[19] 
       (.C(m_axi_sg_aclk),
        .CE(sig_push_addr_reg1_out),
        .D(Q[14]),
        .Q(m_axi_sg_awaddr[15]),
        .R(sig_next_addr_reg0));
  FDRE #(
    .INIT(1'b0)) 
    \sig_next_addr_reg_reg[20] 
       (.C(m_axi_sg_aclk),
        .CE(sig_push_addr_reg1_out),
        .D(Q[15]),
        .Q(m_axi_sg_awaddr[16]),
        .R(sig_next_addr_reg0));
  FDRE #(
    .INIT(1'b0)) 
    \sig_next_addr_reg_reg[21] 
       (.C(m_axi_sg_aclk),
        .CE(sig_push_addr_reg1_out),
        .D(Q[16]),
        .Q(m_axi_sg_awaddr[17]),
        .R(sig_next_addr_reg0));
  FDRE #(
    .INIT(1'b0)) 
    \sig_next_addr_reg_reg[22] 
       (.C(m_axi_sg_aclk),
        .CE(sig_push_addr_reg1_out),
        .D(Q[17]),
        .Q(m_axi_sg_awaddr[18]),
        .R(sig_next_addr_reg0));
  FDRE #(
    .INIT(1'b0)) 
    \sig_next_addr_reg_reg[23] 
       (.C(m_axi_sg_aclk),
        .CE(sig_push_addr_reg1_out),
        .D(Q[18]),
        .Q(m_axi_sg_awaddr[19]),
        .R(sig_next_addr_reg0));
  FDRE #(
    .INIT(1'b0)) 
    \sig_next_addr_reg_reg[24] 
       (.C(m_axi_sg_aclk),
        .CE(sig_push_addr_reg1_out),
        .D(Q[19]),
        .Q(m_axi_sg_awaddr[20]),
        .R(sig_next_addr_reg0));
  FDRE #(
    .INIT(1'b0)) 
    \sig_next_addr_reg_reg[25] 
       (.C(m_axi_sg_aclk),
        .CE(sig_push_addr_reg1_out),
        .D(Q[20]),
        .Q(m_axi_sg_awaddr[21]),
        .R(sig_next_addr_reg0));
  FDRE #(
    .INIT(1'b0)) 
    \sig_next_addr_reg_reg[26] 
       (.C(m_axi_sg_aclk),
        .CE(sig_push_addr_reg1_out),
        .D(Q[21]),
        .Q(m_axi_sg_awaddr[22]),
        .R(sig_next_addr_reg0));
  FDRE #(
    .INIT(1'b0)) 
    \sig_next_addr_reg_reg[27] 
       (.C(m_axi_sg_aclk),
        .CE(sig_push_addr_reg1_out),
        .D(Q[22]),
        .Q(m_axi_sg_awaddr[23]),
        .R(sig_next_addr_reg0));
  FDRE #(
    .INIT(1'b0)) 
    \sig_next_addr_reg_reg[28] 
       (.C(m_axi_sg_aclk),
        .CE(sig_push_addr_reg1_out),
        .D(Q[23]),
        .Q(m_axi_sg_awaddr[24]),
        .R(sig_next_addr_reg0));
  FDRE #(
    .INIT(1'b0)) 
    \sig_next_addr_reg_reg[29] 
       (.C(m_axi_sg_aclk),
        .CE(sig_push_addr_reg1_out),
        .D(Q[24]),
        .Q(m_axi_sg_awaddr[25]),
        .R(sig_next_addr_reg0));
  FDRE #(
    .INIT(1'b0)) 
    \sig_next_addr_reg_reg[30] 
       (.C(m_axi_sg_aclk),
        .CE(sig_push_addr_reg1_out),
        .D(Q[25]),
        .Q(m_axi_sg_awaddr[26]),
        .R(sig_next_addr_reg0));
  FDRE #(
    .INIT(1'b0)) 
    \sig_next_addr_reg_reg[31] 
       (.C(m_axi_sg_aclk),
        .CE(sig_push_addr_reg1_out),
        .D(Q[26]),
        .Q(m_axi_sg_awaddr[27]),
        .R(sig_next_addr_reg0));
  FDRE #(
    .INIT(1'b0)) 
    \sig_next_addr_reg_reg[3] 
       (.C(m_axi_sg_aclk),
        .CE(sig_push_addr_reg1_out),
        .D(\sig_cmd_addr_reg_reg[3] ),
        .Q(m_axi_sg_awaddr[0]),
        .R(sig_next_addr_reg0));
  FDRE #(
    .INIT(1'b0)) 
    \sig_next_addr_reg_reg[4] 
       (.C(m_axi_sg_aclk),
        .CE(sig_push_addr_reg1_out),
        .D(Q[0]),
        .Q(m_axi_sg_awaddr[1]),
        .R(sig_next_addr_reg0));
  FDRE #(
    .INIT(1'b0)) 
    \sig_next_addr_reg_reg[6] 
       (.C(m_axi_sg_aclk),
        .CE(sig_push_addr_reg1_out),
        .D(Q[1]),
        .Q(m_axi_sg_awaddr[2]),
        .R(sig_next_addr_reg0));
  FDRE #(
    .INIT(1'b0)) 
    \sig_next_addr_reg_reg[7] 
       (.C(m_axi_sg_aclk),
        .CE(sig_push_addr_reg1_out),
        .D(Q[2]),
        .Q(m_axi_sg_awaddr[3]),
        .R(sig_next_addr_reg0));
  FDRE #(
    .INIT(1'b0)) 
    \sig_next_addr_reg_reg[8] 
       (.C(m_axi_sg_aclk),
        .CE(sig_push_addr_reg1_out),
        .D(Q[3]),
        .Q(m_axi_sg_awaddr[4]),
        .R(sig_next_addr_reg0));
  FDRE #(
    .INIT(1'b0)) 
    \sig_next_addr_reg_reg[9] 
       (.C(m_axi_sg_aclk),
        .CE(sig_push_addr_reg1_out),
        .D(Q[4]),
        .Q(m_axi_sg_awaddr[5]),
        .R(sig_next_addr_reg0));
  FDRE #(
    .INIT(1'b0)) 
    \sig_next_size_reg_reg[1] 
       (.C(m_axi_sg_aclk),
        .CE(sig_push_addr_reg1_out),
        .D(1'b1),
        .Q(m_axi_sg_awsize),
        .R(sig_next_addr_reg0));
  (* KEEP = "yes" *) 
  (* equivalent_register_removal = "no" *) 
  FDRE #(
    .INIT(1'b0)) 
    sig_posted_to_axi_2_reg
       (.C(m_axi_sg_aclk),
        .CE(1'b1),
        .D(sig_cmd2addr_valid1_reg),
        .Q(sig_posted_to_axi_2),
        .R(1'b0));
  (* KEEP = "yes" *) 
  (* equivalent_register_removal = "no" *) 
  FDRE #(
    .INIT(1'b0)) 
    sig_posted_to_axi_reg
       (.C(m_axi_sg_aclk),
        .CE(1'b1),
        .D(sig_cmd2addr_valid1_reg),
        .Q(sig_posted_to_axi),
        .R(1'b0));
endmodule

(* ORIG_REF_NAME = "axi_sg_cmd_status" *) 
module design_1_axi_dma_0_0_axi_sg_cmd_status
   (s_axis_updt_cmd_tready,
    sig_stat2wsc_status_ready,
    p_5_out,
    sig_load_input_cmd,
    updt_decerr_i,
    updt_interr_i,
    updt_slverr_i,
    sig_btt_is_zero,
    Q,
    sig_init_done_reg,
    sig_init_done_reg_0,
    sig_init_done_reg_1,
    sig_init_done_reg_2,
    updt_done_reg,
    SR,
    m_axi_sg_aclk,
    sig_wsc2stat_status_valid,
    sig_cmd_stat_rst_user_reg_n_cdc_from_reg,
    sig_cmd_reg_empty,
    sig_init_done,
    sig_init_done_0,
    E,
    \GEN_OMIT_INDET_BTT.sig_tlast_error_reg_reg ,
    sig_addr2wsc_cmd_fifo_empty,
    p_20_out_1,
    sig_addr2mstr_cmd_ready,
    p_18_out,
    sig_init_done_1,
    sig_init_done_2,
    m_axi_sg_aresetn,
    \GEN_OMIT_INDET_BTT.sig_coelsc_reg_full_reg ,
    D,
    \update_address_reg[31] );
  output s_axis_updt_cmd_tready;
  output sig_stat2wsc_status_ready;
  output p_5_out;
  output sig_load_input_cmd;
  output updt_decerr_i;
  output updt_interr_i;
  output updt_slverr_i;
  output sig_btt_is_zero;
  output [27:0]Q;
  output sig_init_done_reg;
  output sig_init_done_reg_0;
  output sig_init_done_reg_1;
  output sig_init_done_reg_2;
  output updt_done_reg;
  input [0:0]SR;
  input m_axi_sg_aclk;
  input sig_wsc2stat_status_valid;
  input sig_cmd_stat_rst_user_reg_n_cdc_from_reg;
  input sig_cmd_reg_empty;
  input sig_init_done;
  input sig_init_done_0;
  input [0:0]E;
  input \GEN_OMIT_INDET_BTT.sig_tlast_error_reg_reg ;
  input sig_addr2wsc_cmd_fifo_empty;
  input p_20_out_1;
  input sig_addr2mstr_cmd_ready;
  input p_18_out;
  input sig_init_done_1;
  input sig_init_done_2;
  input m_axi_sg_aresetn;
  input [0:0]\GEN_OMIT_INDET_BTT.sig_coelsc_reg_full_reg ;
  input [3:0]D;
  input [26:0]\update_address_reg[31] ;

  wire [3:0]D;
  wire [0:0]E;
  wire [0:0]\GEN_OMIT_INDET_BTT.sig_coelsc_reg_full_reg ;
  wire \GEN_OMIT_INDET_BTT.sig_tlast_error_reg_reg ;
  wire I_CMD_FIFO_n_33;
  wire [27:0]Q;
  wire [0:0]SR;
  wire m_axi_sg_aclk;
  wire m_axi_sg_aresetn;
  wire p_18_out;
  wire p_20_out_1;
  wire p_5_out;
  wire s_axis_updt_cmd_tready;
  wire sig_addr2mstr_cmd_ready;
  wire sig_addr2wsc_cmd_fifo_empty;
  wire sig_btt_is_zero;
  wire sig_cmd_reg_empty;
  wire sig_cmd_stat_rst_user_reg_n_cdc_from_reg;
  wire sig_init_done;
  wire sig_init_done_0;
  wire sig_init_done_1;
  wire sig_init_done_2;
  wire sig_init_done_3;
  wire sig_init_done_reg;
  wire sig_init_done_reg_0;
  wire sig_init_done_reg_1;
  wire sig_init_done_reg_2;
  wire sig_load_input_cmd;
  wire sig_stat2wsc_status_ready;
  wire sig_wsc2stat_status_valid;
  wire [26:0]\update_address_reg[31] ;
  wire updt_decerr_i;
  wire updt_done_reg;
  wire updt_interr_i;
  wire updt_slverr_i;

  design_1_axi_dma_0_0_axi_sg_fifo__parameterized0 \GEN_INCLUDE_STATUS_FIFO.I_STS_FIFO 
       (.D(D),
        .\GEN_OMIT_INDET_BTT.sig_coelsc_interr_reg_reg (sig_stat2wsc_status_ready),
        .\GEN_OMIT_INDET_BTT.sig_coelsc_reg_full_reg (\GEN_OMIT_INDET_BTT.sig_coelsc_reg_full_reg ),
        .SR(SR),
        .m_axi_sg_aclk(m_axi_sg_aclk),
        .m_axi_sg_aresetn(m_axi_sg_aresetn),
        .p_18_out(p_18_out),
        .p_5_out(p_5_out),
        .sig_cmd_stat_rst_user_reg_n_cdc_from_reg(sig_cmd_stat_rst_user_reg_n_cdc_from_reg),
        .sig_init_done(sig_init_done_3),
        .sig_init_reg_reg(I_CMD_FIFO_n_33),
        .sig_wsc2stat_status_valid(sig_wsc2stat_status_valid),
        .updt_decerr_i(updt_decerr_i),
        .updt_done_reg(updt_done_reg),
        .updt_interr_i(updt_interr_i),
        .updt_slverr_i(updt_slverr_i));
  design_1_axi_dma_0_0_axi_sg_fifo I_CMD_FIFO
       (.E(E),
        .\GEN_OMIT_INDET_BTT.sig_tlast_error_reg_reg (\GEN_OMIT_INDET_BTT.sig_tlast_error_reg_reg ),
        .Q(Q),
        .SR(SR),
        .m_axi_sg_aclk(m_axi_sg_aclk),
        .p_20_out_1(p_20_out_1),
        .s_axis_updt_cmd_tready(s_axis_updt_cmd_tready),
        .sig_addr2mstr_cmd_ready(sig_addr2mstr_cmd_ready),
        .sig_addr2wsc_cmd_fifo_empty(sig_addr2wsc_cmd_fifo_empty),
        .sig_btt_is_zero(sig_btt_is_zero),
        .sig_cmd_reg_empty(sig_cmd_reg_empty),
        .sig_cmd_stat_rst_user_reg_n_cdc_from_reg(sig_cmd_stat_rst_user_reg_n_cdc_from_reg),
        .sig_init_done(sig_init_done),
        .sig_init_done_0(sig_init_done_0),
        .sig_init_done_1(sig_init_done_1),
        .sig_init_done_2(sig_init_done_2),
        .sig_init_done_3(sig_init_done_3),
        .sig_init_done_reg_0(sig_init_done_reg),
        .sig_init_done_reg_1(sig_init_done_reg_0),
        .sig_init_done_reg_2(I_CMD_FIFO_n_33),
        .sig_init_done_reg_3(sig_init_done_reg_1),
        .sig_init_done_reg_4(sig_init_done_reg_2),
        .sig_load_input_cmd(sig_load_input_cmd),
        .\update_address_reg[31] (\update_address_reg[31] ));
endmodule

(* ORIG_REF_NAME = "axi_sg_cmd_status" *) 
module design_1_axi_dma_0_0_axi_sg_cmd_status_26
   (sig_init_done,
    s_axis_ftch_cmd_tready,
    sig_init_done_0,
    ftch_done_reg,
    ftch_decerr_i,
    ftch_slverr_i,
    sig_rd_sts_tag_reg0,
    sig_load_input_cmd,
    sig_btt_is_zero,
    Q,
    sig_init_reg_reg,
    m_axi_sg_aclk,
    sig_cmd_stat_rst_user_reg_n_cdc_from_reg,
    sig_init_reg_reg_0,
    sig_rsc2stat_status_valid,
    sig_cmd_stat_rst_user_reg_n_cdc_from_reg_0,
    sig_cmd_reg_empty,
    s_axis_ftch_cmd_tvalid,
    sig_addr2rsc_cmd_fifo_empty,
    p_18_out,
    sig_rd_sts_okay_reg,
    sig_rsc2stat_status,
    s_axis_ftch_cmd_tvalid_reg,
    D);
  output sig_init_done;
  output s_axis_ftch_cmd_tready;
  output sig_init_done_0;
  output ftch_done_reg;
  output ftch_decerr_i;
  output ftch_slverr_i;
  output sig_rd_sts_tag_reg0;
  output sig_load_input_cmd;
  output sig_btt_is_zero;
  output [26:0]Q;
  input sig_init_reg_reg;
  input m_axi_sg_aclk;
  input sig_cmd_stat_rst_user_reg_n_cdc_from_reg;
  input sig_init_reg_reg_0;
  input sig_rsc2stat_status_valid;
  input sig_cmd_stat_rst_user_reg_n_cdc_from_reg_0;
  input sig_cmd_reg_empty;
  input s_axis_ftch_cmd_tvalid;
  input sig_addr2rsc_cmd_fifo_empty;
  input p_18_out;
  input sig_rd_sts_okay_reg;
  input [1:0]sig_rsc2stat_status;
  input [0:0]s_axis_ftch_cmd_tvalid_reg;
  input [25:0]D;

  wire [25:0]D;
  wire [26:0]Q;
  wire ftch_decerr_i;
  wire ftch_done_reg;
  wire ftch_slverr_i;
  wire m_axi_sg_aclk;
  wire p_18_out;
  wire s_axis_ftch_cmd_tready;
  wire s_axis_ftch_cmd_tvalid;
  wire [0:0]s_axis_ftch_cmd_tvalid_reg;
  wire sig_addr2rsc_cmd_fifo_empty;
  wire sig_btt_is_zero;
  wire sig_cmd_reg_empty;
  wire sig_cmd_stat_rst_user_reg_n_cdc_from_reg;
  wire sig_cmd_stat_rst_user_reg_n_cdc_from_reg_0;
  wire sig_init_done;
  wire sig_init_done_0;
  wire sig_init_reg_reg;
  wire sig_init_reg_reg_0;
  wire sig_load_input_cmd;
  wire sig_rd_sts_okay_reg;
  wire sig_rd_sts_tag_reg0;
  wire [1:0]sig_rsc2stat_status;
  wire sig_rsc2stat_status_valid;

  design_1_axi_dma_0_0_axi_sg_fifo__parameterized0_27 \GEN_INCLUDE_STATUS_FIFO.I_STS_FIFO 
       (.ftch_decerr_i(ftch_decerr_i),
        .ftch_done_reg(ftch_done_reg),
        .ftch_slverr_i(ftch_slverr_i),
        .m_axi_sg_aclk(m_axi_sg_aclk),
        .p_18_out(p_18_out),
        .sig_cmd_stat_rst_user_reg_n_cdc_from_reg(sig_cmd_stat_rst_user_reg_n_cdc_from_reg),
        .sig_cmd_stat_rst_user_reg_n_cdc_from_reg_0(sig_cmd_stat_rst_user_reg_n_cdc_from_reg_0),
        .sig_init_done_0(sig_init_done_0),
        .sig_init_reg_reg(sig_init_reg_reg_0),
        .sig_rd_sts_okay_reg(sig_rd_sts_okay_reg),
        .sig_rd_sts_tag_reg0(sig_rd_sts_tag_reg0),
        .sig_rsc2stat_status(sig_rsc2stat_status),
        .sig_rsc2stat_status_valid(sig_rsc2stat_status_valid));
  design_1_axi_dma_0_0_axi_sg_fifo_28 I_CMD_FIFO
       (.D(D),
        .Q(Q),
        .m_axi_sg_aclk(m_axi_sg_aclk),
        .s_axis_ftch_cmd_tready(s_axis_ftch_cmd_tready),
        .s_axis_ftch_cmd_tvalid(s_axis_ftch_cmd_tvalid),
        .s_axis_ftch_cmd_tvalid_reg(s_axis_ftch_cmd_tvalid_reg),
        .sig_addr2rsc_cmd_fifo_empty(sig_addr2rsc_cmd_fifo_empty),
        .sig_btt_is_zero(sig_btt_is_zero),
        .sig_cmd_reg_empty(sig_cmd_reg_empty),
        .sig_cmd_stat_rst_user_reg_n_cdc_from_reg(sig_cmd_stat_rst_user_reg_n_cdc_from_reg),
        .sig_cmd_stat_rst_user_reg_n_cdc_from_reg_0(sig_cmd_stat_rst_user_reg_n_cdc_from_reg_0),
        .sig_init_done(sig_init_done),
        .sig_init_reg_reg(sig_init_reg_reg),
        .sig_load_input_cmd(sig_load_input_cmd));
endmodule

(* ORIG_REF_NAME = "axi_sg_datamover" *) 
module design_1_axi_dma_0_0_axi_sg_datamover
   (\m_axi_sg_wstrb[0] ,
    m_axi_sg_arburst,
    m_axi_sg_arvalid,
    m_axi_sg_rready,
    m_axi_sg_awsize,
    m_axi_sg_awvalid,
    sig_next_cmd_cmplt_reg,
    m_axi_sg_arlen,
    m_axi_sg_awaddr,
    s_axis_ftch_cmd_tready,
    s_axis_updt_cmd_tready,
    sig_data2all_tlast_error,
    ftch_done_reg,
    ftch_decerr_i,
    ftch_slverr_i,
    m_axi_sg_bready,
    s_axis_s2mm_tready,
    \GEN_Q_FOR_SYNC.MM2S_CHANNEL.follower_empty_mm2s_reg ,
    m_axi_sg_wlast,
    updt_decerr_i,
    updt_interr_i,
    updt_slverr_i,
    updt_done_reg,
    m_axi_sg_araddr,
    dm_m_axi_sg_aresetn,
    m_axi_sg_aclk,
    sig_data2wsc_cmd_cmplt0,
    m_axi_sg_bvalid,
    sig_good_mmap_dbeat10_out__0,
    m_axi_sg_wready,
    p_1_out_7,
    m_axi_sg_rlast,
    m_axi_sg_rvalid,
    m_axi_sg_arready,
    m_axi_sg_awready,
    s_axis_ftch_cmd_tvalid,
    p_18_out,
    E,
    p_20_out_1,
    m_axi_sg_aresetn,
    m_axi_sg_rresp,
    m_axi_sg_bresp,
    s_axis_ftch_cmd_tvalid_reg,
    D,
    \update_address_reg[31] );
  output \m_axi_sg_wstrb[0] ;
  output [0:0]m_axi_sg_arburst;
  output m_axi_sg_arvalid;
  output m_axi_sg_rready;
  output [0:0]m_axi_sg_awsize;
  output m_axi_sg_awvalid;
  output sig_next_cmd_cmplt_reg;
  output [0:0]m_axi_sg_arlen;
  output [27:0]m_axi_sg_awaddr;
  output s_axis_ftch_cmd_tready;
  output s_axis_updt_cmd_tready;
  output sig_data2all_tlast_error;
  output ftch_done_reg;
  output ftch_decerr_i;
  output ftch_slverr_i;
  output m_axi_sg_bready;
  output s_axis_s2mm_tready;
  output \GEN_Q_FOR_SYNC.MM2S_CHANNEL.follower_empty_mm2s_reg ;
  output m_axi_sg_wlast;
  output updt_decerr_i;
  output updt_interr_i;
  output updt_slverr_i;
  output updt_done_reg;
  output [25:0]m_axi_sg_araddr;
  input dm_m_axi_sg_aresetn;
  input m_axi_sg_aclk;
  input sig_data2wsc_cmd_cmplt0;
  input m_axi_sg_bvalid;
  input sig_good_mmap_dbeat10_out__0;
  input m_axi_sg_wready;
  input p_1_out_7;
  input m_axi_sg_rlast;
  input m_axi_sg_rvalid;
  input m_axi_sg_arready;
  input m_axi_sg_awready;
  input s_axis_ftch_cmd_tvalid;
  input p_18_out;
  input [0:0]E;
  input p_20_out_1;
  input m_axi_sg_aresetn;
  input [1:0]m_axi_sg_rresp;
  input [1:0]m_axi_sg_bresp;
  input [0:0]s_axis_ftch_cmd_tvalid_reg;
  input [25:0]D;
  input [26:0]\update_address_reg[31] ;

  wire [25:0]D;
  wire [0:0]E;
  wire \GEN_Q_FOR_SYNC.MM2S_CHANNEL.follower_empty_mm2s_reg ;
  wire \GEN_S2MM_BASIC.I_S2MM_BASIC_WRAPPER_n_40 ;
  wire \GEN_S2MM_BASIC.I_S2MM_BASIC_WRAPPER_n_41 ;
  wire \I_CMD_STATUS/GEN_INCLUDE_STATUS_FIFO.I_STS_FIFO/sig_init_done ;
  wire \I_CMD_STATUS/I_CMD_FIFO/sig_init_done ;
  wire dm_m_axi_sg_aresetn;
  wire ftch_decerr_i;
  wire ftch_done_reg;
  wire ftch_slverr_i;
  wire m_axi_sg_aclk;
  wire [25:0]m_axi_sg_araddr;
  wire [0:0]m_axi_sg_arburst;
  wire m_axi_sg_aresetn;
  wire [0:0]m_axi_sg_arlen;
  wire m_axi_sg_arready;
  wire m_axi_sg_arvalid;
  wire [27:0]m_axi_sg_awaddr;
  wire m_axi_sg_awready;
  wire [0:0]m_axi_sg_awsize;
  wire m_axi_sg_awvalid;
  wire m_axi_sg_bready;
  wire [1:0]m_axi_sg_bresp;
  wire m_axi_sg_bvalid;
  wire m_axi_sg_rlast;
  wire m_axi_sg_rready;
  wire [1:0]m_axi_sg_rresp;
  wire m_axi_sg_rvalid;
  wire m_axi_sg_wlast;
  wire m_axi_sg_wready;
  wire \m_axi_sg_wstrb[0] ;
  wire p_18_out;
  wire p_1_out_7;
  wire p_20_out_1;
  wire s_axis_ftch_cmd_tready;
  wire s_axis_ftch_cmd_tvalid;
  wire [0:0]s_axis_ftch_cmd_tvalid_reg;
  wire s_axis_s2mm_tready;
  wire s_axis_updt_cmd_tready;
  wire sig_data2all_tlast_error;
  wire sig_data2wsc_cmd_cmplt0;
  wire sig_good_mmap_dbeat10_out__0;
  wire sig_next_cmd_cmplt_reg;
  wire sig_stream_rst;
  wire [26:0]\update_address_reg[31] ;
  wire updt_decerr_i;
  wire updt_done_reg;
  wire updt_interr_i;
  wire updt_slverr_i;

  design_1_axi_dma_0_0_axi_sg_mm2s_basic_wrap \GEN_MM2S_BASIC.I_MM2S_BASIC_WRAPPER 
       (.D(D),
        .SR(sig_stream_rst),
        .dm_m_axi_sg_aresetn(dm_m_axi_sg_aresetn),
        .ftch_decerr_i(ftch_decerr_i),
        .ftch_done_reg(ftch_done_reg),
        .ftch_slverr_i(ftch_slverr_i),
        .m_axi_sg_aclk(m_axi_sg_aclk),
        .m_axi_sg_araddr(m_axi_sg_araddr),
        .m_axi_sg_arburst(m_axi_sg_arburst),
        .m_axi_sg_arlen(m_axi_sg_arlen),
        .m_axi_sg_arready(m_axi_sg_arready),
        .m_axi_sg_arvalid(m_axi_sg_arvalid),
        .m_axi_sg_rlast(m_axi_sg_rlast),
        .m_axi_sg_rready(m_axi_sg_rready),
        .m_axi_sg_rresp(m_axi_sg_rresp),
        .m_axi_sg_rvalid(m_axi_sg_rvalid),
        .\m_axi_sg_wstrb[0] (\m_axi_sg_wstrb[0] ),
        .p_18_out(p_18_out),
        .s_axis_ftch_cmd_tready(s_axis_ftch_cmd_tready),
        .s_axis_ftch_cmd_tvalid(s_axis_ftch_cmd_tvalid),
        .s_axis_ftch_cmd_tvalid_reg(s_axis_ftch_cmd_tvalid_reg),
        .sig_init_done(\I_CMD_STATUS/I_CMD_FIFO/sig_init_done ),
        .sig_init_done_0(\I_CMD_STATUS/GEN_INCLUDE_STATUS_FIFO.I_STS_FIFO/sig_init_done ),
        .sig_init_reg_reg(\GEN_S2MM_BASIC.I_S2MM_BASIC_WRAPPER_n_40 ),
        .sig_init_reg_reg_0(\GEN_S2MM_BASIC.I_S2MM_BASIC_WRAPPER_n_41 ));
  design_1_axi_dma_0_0_axi_sg_s2mm_basic_wrap \GEN_S2MM_BASIC.I_S2MM_BASIC_WRAPPER 
       (.E(E),
        .\GEN_Q_FOR_SYNC.MM2S_CHANNEL.follower_empty_mm2s_reg (\GEN_Q_FOR_SYNC.MM2S_CHANNEL.follower_empty_mm2s_reg ),
        .SR(sig_stream_rst),
        .m_axi_sg_aclk(m_axi_sg_aclk),
        .m_axi_sg_aresetn(m_axi_sg_aresetn),
        .m_axi_sg_awaddr(m_axi_sg_awaddr),
        .m_axi_sg_awready(m_axi_sg_awready),
        .m_axi_sg_awsize(m_axi_sg_awsize),
        .m_axi_sg_awvalid(m_axi_sg_awvalid),
        .m_axi_sg_bready(m_axi_sg_bready),
        .m_axi_sg_bresp(m_axi_sg_bresp),
        .m_axi_sg_bvalid(m_axi_sg_bvalid),
        .m_axi_sg_wlast(m_axi_sg_wlast),
        .m_axi_sg_wready(m_axi_sg_wready),
        .p_18_out(p_18_out),
        .p_1_out_7(p_1_out_7),
        .p_20_out_1(p_20_out_1),
        .s_axis_s2mm_tready(s_axis_s2mm_tready),
        .s_axis_updt_cmd_tready(s_axis_updt_cmd_tready),
        .sig_cmd2addr_valid1_reg(sig_data2all_tlast_error),
        .sig_cmd_stat_rst_user_reg_n_cdc_from_reg(\m_axi_sg_wstrb[0] ),
        .sig_data2wsc_cmd_cmplt0(sig_data2wsc_cmd_cmplt0),
        .sig_good_mmap_dbeat10_out__0(sig_good_mmap_dbeat10_out__0),
        .sig_init_done(\I_CMD_STATUS/I_CMD_FIFO/sig_init_done ),
        .sig_init_done_0(\I_CMD_STATUS/GEN_INCLUDE_STATUS_FIFO.I_STS_FIFO/sig_init_done ),
        .sig_init_done_reg(\GEN_S2MM_BASIC.I_S2MM_BASIC_WRAPPER_n_40 ),
        .sig_init_done_reg_0(\GEN_S2MM_BASIC.I_S2MM_BASIC_WRAPPER_n_41 ),
        .sig_next_cmd_cmplt_reg(sig_next_cmd_cmplt_reg),
        .\update_address_reg[31] (\update_address_reg[31] ),
        .updt_decerr_i(updt_decerr_i),
        .updt_done_reg(updt_done_reg),
        .updt_interr_i(updt_interr_i),
        .updt_slverr_i(updt_slverr_i));
endmodule

(* ORIG_REF_NAME = "axi_sg_fifo" *) 
module design_1_axi_dma_0_0_axi_sg_fifo
   (s_axis_updt_cmd_tready,
    sig_load_input_cmd,
    sig_btt_is_zero,
    Q,
    sig_init_done_reg_0,
    sig_init_done_reg_1,
    sig_init_done_reg_2,
    sig_init_done_reg_3,
    sig_init_done_reg_4,
    SR,
    m_axi_sg_aclk,
    sig_cmd_reg_empty,
    sig_cmd_stat_rst_user_reg_n_cdc_from_reg,
    sig_init_done,
    sig_init_done_0,
    E,
    \GEN_OMIT_INDET_BTT.sig_tlast_error_reg_reg ,
    sig_addr2wsc_cmd_fifo_empty,
    p_20_out_1,
    sig_addr2mstr_cmd_ready,
    sig_init_done_3,
    sig_init_done_1,
    sig_init_done_2,
    \update_address_reg[31] );
  output s_axis_updt_cmd_tready;
  output sig_load_input_cmd;
  output sig_btt_is_zero;
  output [27:0]Q;
  output sig_init_done_reg_0;
  output sig_init_done_reg_1;
  output sig_init_done_reg_2;
  output sig_init_done_reg_3;
  output sig_init_done_reg_4;
  input [0:0]SR;
  input m_axi_sg_aclk;
  input sig_cmd_reg_empty;
  input sig_cmd_stat_rst_user_reg_n_cdc_from_reg;
  input sig_init_done;
  input sig_init_done_0;
  input [0:0]E;
  input \GEN_OMIT_INDET_BTT.sig_tlast_error_reg_reg ;
  input sig_addr2wsc_cmd_fifo_empty;
  input p_20_out_1;
  input sig_addr2mstr_cmd_ready;
  input sig_init_done_3;
  input sig_init_done_1;
  input sig_init_done_2;
  input [26:0]\update_address_reg[31] ;

  wire [0:0]E;
  wire \GEN_OMIT_INDET_BTT.sig_tlast_error_reg_reg ;
  wire \I_WR_STATUS_CNTLR/GEN_OMIT_INDET_BTT.I_DATA_CNTL_STATUS_FIFO/sig_init_reg ;
  wire \I_WR_STATUS_CNTLR/GEN_OMIT_INDET_BTT.I_DATA_CNTL_STATUS_FIFO/sig_init_reg2 ;
  wire [27:0]Q;
  wire [0:0]SR;
  wire \USE_SINGLE_REG.sig_regfifo_empty_reg_i_1__5_n_0 ;
  wire \USE_SINGLE_REG.sig_regfifo_full_reg_i_1__1_n_0 ;
  wire m_axi_sg_aclk;
  wire p_20_out_1;
  wire s_axis_updt_cmd_tready;
  wire sig_addr2mstr_cmd_ready;
  wire sig_addr2wsc_cmd_fifo_empty;
  wire sig_btt_is_zero;
  wire sig_cmd2mstr_cmd_valid;
  wire sig_cmd_reg_empty;
  wire sig_cmd_stat_rst_user_reg_n_cdc_from_reg;
  wire sig_init_done;
  wire sig_init_done_0;
  wire sig_init_done_1;
  wire sig_init_done_2;
  wire sig_init_done_3;
  wire sig_init_done_4;
  wire sig_init_done_i_1__1_n_0;
  wire sig_init_done_reg_0;
  wire sig_init_done_reg_1;
  wire sig_init_done_reg_2;
  wire sig_init_done_reg_3;
  wire sig_init_done_reg_4;
  wire sig_load_input_cmd;
  wire [26:0]\update_address_reg[31] ;

  FDRE #(
    .INIT(1'b0)) 
    \USE_SINGLE_REG.sig_regfifo_dout_reg_reg[35] 
       (.C(m_axi_sg_aclk),
        .CE(E),
        .D(1'b1),
        .Q(Q[0]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \USE_SINGLE_REG.sig_regfifo_dout_reg_reg[36] 
       (.C(m_axi_sg_aclk),
        .CE(E),
        .D(\update_address_reg[31] [0]),
        .Q(Q[1]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \USE_SINGLE_REG.sig_regfifo_dout_reg_reg[38] 
       (.C(m_axi_sg_aclk),
        .CE(E),
        .D(\update_address_reg[31] [1]),
        .Q(Q[2]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \USE_SINGLE_REG.sig_regfifo_dout_reg_reg[39] 
       (.C(m_axi_sg_aclk),
        .CE(E),
        .D(\update_address_reg[31] [2]),
        .Q(Q[3]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \USE_SINGLE_REG.sig_regfifo_dout_reg_reg[40] 
       (.C(m_axi_sg_aclk),
        .CE(E),
        .D(\update_address_reg[31] [3]),
        .Q(Q[4]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \USE_SINGLE_REG.sig_regfifo_dout_reg_reg[41] 
       (.C(m_axi_sg_aclk),
        .CE(E),
        .D(\update_address_reg[31] [4]),
        .Q(Q[5]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \USE_SINGLE_REG.sig_regfifo_dout_reg_reg[42] 
       (.C(m_axi_sg_aclk),
        .CE(E),
        .D(\update_address_reg[31] [5]),
        .Q(Q[6]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \USE_SINGLE_REG.sig_regfifo_dout_reg_reg[43] 
       (.C(m_axi_sg_aclk),
        .CE(E),
        .D(\update_address_reg[31] [6]),
        .Q(Q[7]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \USE_SINGLE_REG.sig_regfifo_dout_reg_reg[44] 
       (.C(m_axi_sg_aclk),
        .CE(E),
        .D(\update_address_reg[31] [7]),
        .Q(Q[8]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \USE_SINGLE_REG.sig_regfifo_dout_reg_reg[45] 
       (.C(m_axi_sg_aclk),
        .CE(E),
        .D(\update_address_reg[31] [8]),
        .Q(Q[9]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \USE_SINGLE_REG.sig_regfifo_dout_reg_reg[46] 
       (.C(m_axi_sg_aclk),
        .CE(E),
        .D(\update_address_reg[31] [9]),
        .Q(Q[10]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \USE_SINGLE_REG.sig_regfifo_dout_reg_reg[47] 
       (.C(m_axi_sg_aclk),
        .CE(E),
        .D(\update_address_reg[31] [10]),
        .Q(Q[11]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \USE_SINGLE_REG.sig_regfifo_dout_reg_reg[48] 
       (.C(m_axi_sg_aclk),
        .CE(E),
        .D(\update_address_reg[31] [11]),
        .Q(Q[12]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \USE_SINGLE_REG.sig_regfifo_dout_reg_reg[49] 
       (.C(m_axi_sg_aclk),
        .CE(E),
        .D(\update_address_reg[31] [12]),
        .Q(Q[13]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \USE_SINGLE_REG.sig_regfifo_dout_reg_reg[50] 
       (.C(m_axi_sg_aclk),
        .CE(E),
        .D(\update_address_reg[31] [13]),
        .Q(Q[14]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \USE_SINGLE_REG.sig_regfifo_dout_reg_reg[51] 
       (.C(m_axi_sg_aclk),
        .CE(E),
        .D(\update_address_reg[31] [14]),
        .Q(Q[15]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \USE_SINGLE_REG.sig_regfifo_dout_reg_reg[52] 
       (.C(m_axi_sg_aclk),
        .CE(E),
        .D(\update_address_reg[31] [15]),
        .Q(Q[16]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \USE_SINGLE_REG.sig_regfifo_dout_reg_reg[53] 
       (.C(m_axi_sg_aclk),
        .CE(E),
        .D(\update_address_reg[31] [16]),
        .Q(Q[17]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \USE_SINGLE_REG.sig_regfifo_dout_reg_reg[54] 
       (.C(m_axi_sg_aclk),
        .CE(E),
        .D(\update_address_reg[31] [17]),
        .Q(Q[18]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \USE_SINGLE_REG.sig_regfifo_dout_reg_reg[55] 
       (.C(m_axi_sg_aclk),
        .CE(E),
        .D(\update_address_reg[31] [18]),
        .Q(Q[19]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \USE_SINGLE_REG.sig_regfifo_dout_reg_reg[56] 
       (.C(m_axi_sg_aclk),
        .CE(E),
        .D(\update_address_reg[31] [19]),
        .Q(Q[20]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \USE_SINGLE_REG.sig_regfifo_dout_reg_reg[57] 
       (.C(m_axi_sg_aclk),
        .CE(E),
        .D(\update_address_reg[31] [20]),
        .Q(Q[21]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \USE_SINGLE_REG.sig_regfifo_dout_reg_reg[58] 
       (.C(m_axi_sg_aclk),
        .CE(E),
        .D(\update_address_reg[31] [21]),
        .Q(Q[22]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \USE_SINGLE_REG.sig_regfifo_dout_reg_reg[59] 
       (.C(m_axi_sg_aclk),
        .CE(E),
        .D(\update_address_reg[31] [22]),
        .Q(Q[23]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \USE_SINGLE_REG.sig_regfifo_dout_reg_reg[60] 
       (.C(m_axi_sg_aclk),
        .CE(E),
        .D(\update_address_reg[31] [23]),
        .Q(Q[24]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \USE_SINGLE_REG.sig_regfifo_dout_reg_reg[61] 
       (.C(m_axi_sg_aclk),
        .CE(E),
        .D(\update_address_reg[31] [24]),
        .Q(Q[25]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \USE_SINGLE_REG.sig_regfifo_dout_reg_reg[62] 
       (.C(m_axi_sg_aclk),
        .CE(E),
        .D(\update_address_reg[31] [25]),
        .Q(Q[26]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \USE_SINGLE_REG.sig_regfifo_dout_reg_reg[63] 
       (.C(m_axi_sg_aclk),
        .CE(E),
        .D(\update_address_reg[31] [26]),
        .Q(Q[27]),
        .R(SR));
  LUT6 #(
    .INIT(64'hFFBABABABABABABA)) 
    \USE_SINGLE_REG.sig_regfifo_empty_reg_i_1__5 
       (.I0(sig_init_done_4),
        .I1(p_20_out_1),
        .I2(s_axis_updt_cmd_tready),
        .I3(sig_addr2mstr_cmd_ready),
        .I4(sig_cmd_reg_empty),
        .I5(sig_cmd2mstr_cmd_valid),
        .O(\USE_SINGLE_REG.sig_regfifo_empty_reg_i_1__5_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \USE_SINGLE_REG.sig_regfifo_empty_reg_reg 
       (.C(m_axi_sg_aclk),
        .CE(1'b1),
        .D(\USE_SINGLE_REG.sig_regfifo_empty_reg_i_1__5_n_0 ),
        .Q(s_axis_updt_cmd_tready),
        .R(SR));
  LUT6 #(
    .INIT(64'hC8C808C8C8C8C8C8)) 
    \USE_SINGLE_REG.sig_regfifo_full_reg_i_1__1 
       (.I0(E),
        .I1(sig_cmd_stat_rst_user_reg_n_cdc_from_reg),
        .I2(sig_cmd2mstr_cmd_valid),
        .I3(sig_cmd_reg_empty),
        .I4(\GEN_OMIT_INDET_BTT.sig_tlast_error_reg_reg ),
        .I5(sig_addr2wsc_cmd_fifo_empty),
        .O(\USE_SINGLE_REG.sig_regfifo_full_reg_i_1__1_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \USE_SINGLE_REG.sig_regfifo_full_reg_reg 
       (.C(m_axi_sg_aclk),
        .CE(1'b1),
        .D(\USE_SINGLE_REG.sig_regfifo_full_reg_i_1__1_n_0 ),
        .Q(sig_cmd2mstr_cmd_valid),
        .R(1'b0));
  LUT1 #(
    .INIT(2'h1)) 
    sig_btt_is_zero_reg_i_1__0
       (.I0(Q[0]),
        .O(sig_btt_is_zero));
  LUT2 #(
    .INIT(4'h8)) 
    sig_cmd_reg_empty_i_2__0
       (.I0(sig_cmd2mstr_cmd_valid),
        .I1(sig_cmd_reg_empty),
        .O(sig_load_input_cmd));
  (* SOFT_HLUTNM = "soft_lutpair70" *) 
  LUT4 #(
    .INIT(16'h0080)) 
    sig_init_done_i_1
       (.I0(\I_WR_STATUS_CNTLR/GEN_OMIT_INDET_BTT.I_DATA_CNTL_STATUS_FIFO/sig_init_reg ),
        .I1(\I_WR_STATUS_CNTLR/GEN_OMIT_INDET_BTT.I_DATA_CNTL_STATUS_FIFO/sig_init_reg2 ),
        .I2(sig_cmd_stat_rst_user_reg_n_cdc_from_reg),
        .I3(sig_init_done),
        .O(sig_init_done_reg_0));
  (* SOFT_HLUTNM = "soft_lutpair70" *) 
  LUT4 #(
    .INIT(16'h0080)) 
    sig_init_done_i_1__0
       (.I0(\I_WR_STATUS_CNTLR/GEN_OMIT_INDET_BTT.I_DATA_CNTL_STATUS_FIFO/sig_init_reg ),
        .I1(\I_WR_STATUS_CNTLR/GEN_OMIT_INDET_BTT.I_DATA_CNTL_STATUS_FIFO/sig_init_reg2 ),
        .I2(sig_cmd_stat_rst_user_reg_n_cdc_from_reg),
        .I3(sig_init_done_0),
        .O(sig_init_done_reg_1));
  (* SOFT_HLUTNM = "soft_lutpair71" *) 
  LUT4 #(
    .INIT(16'h0080)) 
    sig_init_done_i_1__1
       (.I0(\I_WR_STATUS_CNTLR/GEN_OMIT_INDET_BTT.I_DATA_CNTL_STATUS_FIFO/sig_init_reg ),
        .I1(\I_WR_STATUS_CNTLR/GEN_OMIT_INDET_BTT.I_DATA_CNTL_STATUS_FIFO/sig_init_reg2 ),
        .I2(sig_cmd_stat_rst_user_reg_n_cdc_from_reg),
        .I3(sig_init_done_4),
        .O(sig_init_done_i_1__1_n_0));
  (* SOFT_HLUTNM = "soft_lutpair71" *) 
  LUT4 #(
    .INIT(16'h0080)) 
    sig_init_done_i_1__2
       (.I0(\I_WR_STATUS_CNTLR/GEN_OMIT_INDET_BTT.I_DATA_CNTL_STATUS_FIFO/sig_init_reg ),
        .I1(\I_WR_STATUS_CNTLR/GEN_OMIT_INDET_BTT.I_DATA_CNTL_STATUS_FIFO/sig_init_reg2 ),
        .I2(sig_cmd_stat_rst_user_reg_n_cdc_from_reg),
        .I3(sig_init_done_3),
        .O(sig_init_done_reg_2));
  (* SOFT_HLUTNM = "soft_lutpair72" *) 
  LUT4 #(
    .INIT(16'h0080)) 
    sig_init_done_i_1__3
       (.I0(\I_WR_STATUS_CNTLR/GEN_OMIT_INDET_BTT.I_DATA_CNTL_STATUS_FIFO/sig_init_reg ),
        .I1(\I_WR_STATUS_CNTLR/GEN_OMIT_INDET_BTT.I_DATA_CNTL_STATUS_FIFO/sig_init_reg2 ),
        .I2(sig_cmd_stat_rst_user_reg_n_cdc_from_reg),
        .I3(sig_init_done_1),
        .O(sig_init_done_reg_3));
  (* SOFT_HLUTNM = "soft_lutpair72" *) 
  LUT4 #(
    .INIT(16'h0080)) 
    sig_init_done_i_1__4
       (.I0(\I_WR_STATUS_CNTLR/GEN_OMIT_INDET_BTT.I_DATA_CNTL_STATUS_FIFO/sig_init_reg ),
        .I1(\I_WR_STATUS_CNTLR/GEN_OMIT_INDET_BTT.I_DATA_CNTL_STATUS_FIFO/sig_init_reg2 ),
        .I2(sig_cmd_stat_rst_user_reg_n_cdc_from_reg),
        .I3(sig_init_done_2),
        .O(sig_init_done_reg_4));
  FDRE #(
    .INIT(1'b0)) 
    sig_init_done_reg
       (.C(m_axi_sg_aclk),
        .CE(1'b1),
        .D(sig_init_done_i_1__1_n_0),
        .Q(sig_init_done_4),
        .R(1'b0));
  FDSE #(
    .INIT(1'b0)) 
    sig_init_reg2_reg
       (.C(m_axi_sg_aclk),
        .CE(1'b1),
        .D(\I_WR_STATUS_CNTLR/GEN_OMIT_INDET_BTT.I_DATA_CNTL_STATUS_FIFO/sig_init_reg ),
        .Q(\I_WR_STATUS_CNTLR/GEN_OMIT_INDET_BTT.I_DATA_CNTL_STATUS_FIFO/sig_init_reg2 ),
        .S(SR));
  FDRE #(
    .INIT(1'b0)) 
    sig_init_reg_reg
       (.C(m_axi_sg_aclk),
        .CE(1'b1),
        .D(SR),
        .Q(\I_WR_STATUS_CNTLR/GEN_OMIT_INDET_BTT.I_DATA_CNTL_STATUS_FIFO/sig_init_reg ),
        .R(1'b0));
endmodule

(* ORIG_REF_NAME = "axi_sg_fifo" *) 
module design_1_axi_dma_0_0_axi_sg_fifo_28
   (sig_init_done,
    s_axis_ftch_cmd_tready,
    sig_load_input_cmd,
    sig_btt_is_zero,
    Q,
    sig_init_reg_reg,
    m_axi_sg_aclk,
    sig_cmd_stat_rst_user_reg_n_cdc_from_reg,
    sig_cmd_reg_empty,
    s_axis_ftch_cmd_tvalid,
    sig_cmd_stat_rst_user_reg_n_cdc_from_reg_0,
    sig_addr2rsc_cmd_fifo_empty,
    s_axis_ftch_cmd_tvalid_reg,
    D);
  output sig_init_done;
  output s_axis_ftch_cmd_tready;
  output sig_load_input_cmd;
  output sig_btt_is_zero;
  output [26:0]Q;
  input sig_init_reg_reg;
  input m_axi_sg_aclk;
  input sig_cmd_stat_rst_user_reg_n_cdc_from_reg;
  input sig_cmd_reg_empty;
  input s_axis_ftch_cmd_tvalid;
  input sig_cmd_stat_rst_user_reg_n_cdc_from_reg_0;
  input sig_addr2rsc_cmd_fifo_empty;
  input [0:0]s_axis_ftch_cmd_tvalid_reg;
  input [25:0]D;

  wire [25:0]D;
  wire [26:0]Q;
  wire \USE_SINGLE_REG.sig_regfifo_empty_reg_i_1__3_n_0 ;
  wire \USE_SINGLE_REG.sig_regfifo_full_reg_i_1_n_0 ;
  wire m_axi_sg_aclk;
  wire s_axis_ftch_cmd_tready;
  wire s_axis_ftch_cmd_tvalid;
  wire [0:0]s_axis_ftch_cmd_tvalid_reg;
  wire sig_addr2rsc_cmd_fifo_empty;
  wire sig_btt_is_zero;
  wire sig_cmd2mstr_cmd_valid;
  wire sig_cmd_reg_empty;
  wire sig_cmd_stat_rst_user_reg_n_cdc_from_reg;
  wire sig_cmd_stat_rst_user_reg_n_cdc_from_reg_0;
  wire sig_init_done;
  wire sig_init_reg_reg;
  wire sig_load_input_cmd;

  FDRE #(
    .INIT(1'b0)) 
    \USE_SINGLE_REG.sig_regfifo_dout_reg_reg[23] 
       (.C(m_axi_sg_aclk),
        .CE(s_axis_ftch_cmd_tvalid_reg),
        .D(1'b1),
        .Q(Q[0]),
        .R(sig_cmd_stat_rst_user_reg_n_cdc_from_reg));
  FDRE #(
    .INIT(1'b0)) 
    \USE_SINGLE_REG.sig_regfifo_dout_reg_reg[38] 
       (.C(m_axi_sg_aclk),
        .CE(s_axis_ftch_cmd_tvalid_reg),
        .D(D[0]),
        .Q(Q[1]),
        .R(sig_cmd_stat_rst_user_reg_n_cdc_from_reg));
  FDRE #(
    .INIT(1'b0)) 
    \USE_SINGLE_REG.sig_regfifo_dout_reg_reg[39] 
       (.C(m_axi_sg_aclk),
        .CE(s_axis_ftch_cmd_tvalid_reg),
        .D(D[1]),
        .Q(Q[2]),
        .R(sig_cmd_stat_rst_user_reg_n_cdc_from_reg));
  FDRE #(
    .INIT(1'b0)) 
    \USE_SINGLE_REG.sig_regfifo_dout_reg_reg[40] 
       (.C(m_axi_sg_aclk),
        .CE(s_axis_ftch_cmd_tvalid_reg),
        .D(D[2]),
        .Q(Q[3]),
        .R(sig_cmd_stat_rst_user_reg_n_cdc_from_reg));
  FDRE #(
    .INIT(1'b0)) 
    \USE_SINGLE_REG.sig_regfifo_dout_reg_reg[41] 
       (.C(m_axi_sg_aclk),
        .CE(s_axis_ftch_cmd_tvalid_reg),
        .D(D[3]),
        .Q(Q[4]),
        .R(sig_cmd_stat_rst_user_reg_n_cdc_from_reg));
  FDRE #(
    .INIT(1'b0)) 
    \USE_SINGLE_REG.sig_regfifo_dout_reg_reg[42] 
       (.C(m_axi_sg_aclk),
        .CE(s_axis_ftch_cmd_tvalid_reg),
        .D(D[4]),
        .Q(Q[5]),
        .R(sig_cmd_stat_rst_user_reg_n_cdc_from_reg));
  FDRE #(
    .INIT(1'b0)) 
    \USE_SINGLE_REG.sig_regfifo_dout_reg_reg[43] 
       (.C(m_axi_sg_aclk),
        .CE(s_axis_ftch_cmd_tvalid_reg),
        .D(D[5]),
        .Q(Q[6]),
        .R(sig_cmd_stat_rst_user_reg_n_cdc_from_reg));
  FDRE #(
    .INIT(1'b0)) 
    \USE_SINGLE_REG.sig_regfifo_dout_reg_reg[44] 
       (.C(m_axi_sg_aclk),
        .CE(s_axis_ftch_cmd_tvalid_reg),
        .D(D[6]),
        .Q(Q[7]),
        .R(sig_cmd_stat_rst_user_reg_n_cdc_from_reg));
  FDRE #(
    .INIT(1'b0)) 
    \USE_SINGLE_REG.sig_regfifo_dout_reg_reg[45] 
       (.C(m_axi_sg_aclk),
        .CE(s_axis_ftch_cmd_tvalid_reg),
        .D(D[7]),
        .Q(Q[8]),
        .R(sig_cmd_stat_rst_user_reg_n_cdc_from_reg));
  FDRE #(
    .INIT(1'b0)) 
    \USE_SINGLE_REG.sig_regfifo_dout_reg_reg[46] 
       (.C(m_axi_sg_aclk),
        .CE(s_axis_ftch_cmd_tvalid_reg),
        .D(D[8]),
        .Q(Q[9]),
        .R(sig_cmd_stat_rst_user_reg_n_cdc_from_reg));
  FDRE #(
    .INIT(1'b0)) 
    \USE_SINGLE_REG.sig_regfifo_dout_reg_reg[47] 
       (.C(m_axi_sg_aclk),
        .CE(s_axis_ftch_cmd_tvalid_reg),
        .D(D[9]),
        .Q(Q[10]),
        .R(sig_cmd_stat_rst_user_reg_n_cdc_from_reg));
  FDRE #(
    .INIT(1'b0)) 
    \USE_SINGLE_REG.sig_regfifo_dout_reg_reg[48] 
       (.C(m_axi_sg_aclk),
        .CE(s_axis_ftch_cmd_tvalid_reg),
        .D(D[10]),
        .Q(Q[11]),
        .R(sig_cmd_stat_rst_user_reg_n_cdc_from_reg));
  FDRE #(
    .INIT(1'b0)) 
    \USE_SINGLE_REG.sig_regfifo_dout_reg_reg[49] 
       (.C(m_axi_sg_aclk),
        .CE(s_axis_ftch_cmd_tvalid_reg),
        .D(D[11]),
        .Q(Q[12]),
        .R(sig_cmd_stat_rst_user_reg_n_cdc_from_reg));
  FDRE #(
    .INIT(1'b0)) 
    \USE_SINGLE_REG.sig_regfifo_dout_reg_reg[50] 
       (.C(m_axi_sg_aclk),
        .CE(s_axis_ftch_cmd_tvalid_reg),
        .D(D[12]),
        .Q(Q[13]),
        .R(sig_cmd_stat_rst_user_reg_n_cdc_from_reg));
  FDRE #(
    .INIT(1'b0)) 
    \USE_SINGLE_REG.sig_regfifo_dout_reg_reg[51] 
       (.C(m_axi_sg_aclk),
        .CE(s_axis_ftch_cmd_tvalid_reg),
        .D(D[13]),
        .Q(Q[14]),
        .R(sig_cmd_stat_rst_user_reg_n_cdc_from_reg));
  FDRE #(
    .INIT(1'b0)) 
    \USE_SINGLE_REG.sig_regfifo_dout_reg_reg[52] 
       (.C(m_axi_sg_aclk),
        .CE(s_axis_ftch_cmd_tvalid_reg),
        .D(D[14]),
        .Q(Q[15]),
        .R(sig_cmd_stat_rst_user_reg_n_cdc_from_reg));
  FDRE #(
    .INIT(1'b0)) 
    \USE_SINGLE_REG.sig_regfifo_dout_reg_reg[53] 
       (.C(m_axi_sg_aclk),
        .CE(s_axis_ftch_cmd_tvalid_reg),
        .D(D[15]),
        .Q(Q[16]),
        .R(sig_cmd_stat_rst_user_reg_n_cdc_from_reg));
  FDRE #(
    .INIT(1'b0)) 
    \USE_SINGLE_REG.sig_regfifo_dout_reg_reg[54] 
       (.C(m_axi_sg_aclk),
        .CE(s_axis_ftch_cmd_tvalid_reg),
        .D(D[16]),
        .Q(Q[17]),
        .R(sig_cmd_stat_rst_user_reg_n_cdc_from_reg));
  FDRE #(
    .INIT(1'b0)) 
    \USE_SINGLE_REG.sig_regfifo_dout_reg_reg[55] 
       (.C(m_axi_sg_aclk),
        .CE(s_axis_ftch_cmd_tvalid_reg),
        .D(D[17]),
        .Q(Q[18]),
        .R(sig_cmd_stat_rst_user_reg_n_cdc_from_reg));
  FDRE #(
    .INIT(1'b0)) 
    \USE_SINGLE_REG.sig_regfifo_dout_reg_reg[56] 
       (.C(m_axi_sg_aclk),
        .CE(s_axis_ftch_cmd_tvalid_reg),
        .D(D[18]),
        .Q(Q[19]),
        .R(sig_cmd_stat_rst_user_reg_n_cdc_from_reg));
  FDRE #(
    .INIT(1'b0)) 
    \USE_SINGLE_REG.sig_regfifo_dout_reg_reg[57] 
       (.C(m_axi_sg_aclk),
        .CE(s_axis_ftch_cmd_tvalid_reg),
        .D(D[19]),
        .Q(Q[20]),
        .R(sig_cmd_stat_rst_user_reg_n_cdc_from_reg));
  FDRE #(
    .INIT(1'b0)) 
    \USE_SINGLE_REG.sig_regfifo_dout_reg_reg[58] 
       (.C(m_axi_sg_aclk),
        .CE(s_axis_ftch_cmd_tvalid_reg),
        .D(D[20]),
        .Q(Q[21]),
        .R(sig_cmd_stat_rst_user_reg_n_cdc_from_reg));
  FDRE #(
    .INIT(1'b0)) 
    \USE_SINGLE_REG.sig_regfifo_dout_reg_reg[59] 
       (.C(m_axi_sg_aclk),
        .CE(s_axis_ftch_cmd_tvalid_reg),
        .D(D[21]),
        .Q(Q[22]),
        .R(sig_cmd_stat_rst_user_reg_n_cdc_from_reg));
  FDRE #(
    .INIT(1'b0)) 
    \USE_SINGLE_REG.sig_regfifo_dout_reg_reg[60] 
       (.C(m_axi_sg_aclk),
        .CE(s_axis_ftch_cmd_tvalid_reg),
        .D(D[22]),
        .Q(Q[23]),
        .R(sig_cmd_stat_rst_user_reg_n_cdc_from_reg));
  FDRE #(
    .INIT(1'b0)) 
    \USE_SINGLE_REG.sig_regfifo_dout_reg_reg[61] 
       (.C(m_axi_sg_aclk),
        .CE(s_axis_ftch_cmd_tvalid_reg),
        .D(D[23]),
        .Q(Q[24]),
        .R(sig_cmd_stat_rst_user_reg_n_cdc_from_reg));
  FDRE #(
    .INIT(1'b0)) 
    \USE_SINGLE_REG.sig_regfifo_dout_reg_reg[62] 
       (.C(m_axi_sg_aclk),
        .CE(s_axis_ftch_cmd_tvalid_reg),
        .D(D[24]),
        .Q(Q[25]),
        .R(sig_cmd_stat_rst_user_reg_n_cdc_from_reg));
  FDRE #(
    .INIT(1'b0)) 
    \USE_SINGLE_REG.sig_regfifo_dout_reg_reg[63] 
       (.C(m_axi_sg_aclk),
        .CE(s_axis_ftch_cmd_tvalid_reg),
        .D(D[25]),
        .Q(Q[26]),
        .R(sig_cmd_stat_rst_user_reg_n_cdc_from_reg));
  LUT6 #(
    .INIT(64'hFFBABABABABABABA)) 
    \USE_SINGLE_REG.sig_regfifo_empty_reg_i_1__3 
       (.I0(sig_init_done),
        .I1(s_axis_ftch_cmd_tvalid),
        .I2(s_axis_ftch_cmd_tready),
        .I3(sig_addr2rsc_cmd_fifo_empty),
        .I4(sig_cmd_reg_empty),
        .I5(sig_cmd2mstr_cmd_valid),
        .O(\USE_SINGLE_REG.sig_regfifo_empty_reg_i_1__3_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \USE_SINGLE_REG.sig_regfifo_empty_reg_reg 
       (.C(m_axi_sg_aclk),
        .CE(1'b1),
        .D(\USE_SINGLE_REG.sig_regfifo_empty_reg_i_1__3_n_0 ),
        .Q(s_axis_ftch_cmd_tready),
        .R(sig_cmd_stat_rst_user_reg_n_cdc_from_reg));
  LUT6 #(
    .INIT(64'h0080F080F080F080)) 
    \USE_SINGLE_REG.sig_regfifo_full_reg_i_1 
       (.I0(s_axis_ftch_cmd_tvalid),
        .I1(s_axis_ftch_cmd_tready),
        .I2(sig_cmd_stat_rst_user_reg_n_cdc_from_reg_0),
        .I3(sig_cmd2mstr_cmd_valid),
        .I4(sig_cmd_reg_empty),
        .I5(sig_addr2rsc_cmd_fifo_empty),
        .O(\USE_SINGLE_REG.sig_regfifo_full_reg_i_1_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \USE_SINGLE_REG.sig_regfifo_full_reg_reg 
       (.C(m_axi_sg_aclk),
        .CE(1'b1),
        .D(\USE_SINGLE_REG.sig_regfifo_full_reg_i_1_n_0 ),
        .Q(sig_cmd2mstr_cmd_valid),
        .R(1'b0));
  LUT1 #(
    .INIT(2'h1)) 
    sig_btt_is_zero_reg_i_1
       (.I0(Q[0]),
        .O(sig_btt_is_zero));
  LUT2 #(
    .INIT(4'h8)) 
    sig_cmd_reg_empty_i_2
       (.I0(sig_cmd2mstr_cmd_valid),
        .I1(sig_cmd_reg_empty),
        .O(sig_load_input_cmd));
  FDRE #(
    .INIT(1'b0)) 
    sig_init_done_reg
       (.C(m_axi_sg_aclk),
        .CE(1'b1),
        .D(sig_init_reg_reg),
        .Q(sig_init_done),
        .R(1'b0));
endmodule

(* ORIG_REF_NAME = "axi_sg_fifo" *) 
module design_1_axi_dma_0_0_axi_sg_fifo__parameterized0
   (sig_init_done,
    \GEN_OMIT_INDET_BTT.sig_coelsc_interr_reg_reg ,
    p_5_out,
    updt_decerr_i,
    updt_interr_i,
    updt_slverr_i,
    updt_done_reg,
    sig_init_reg_reg,
    m_axi_sg_aclk,
    SR,
    sig_wsc2stat_status_valid,
    sig_cmd_stat_rst_user_reg_n_cdc_from_reg,
    p_18_out,
    m_axi_sg_aresetn,
    \GEN_OMIT_INDET_BTT.sig_coelsc_reg_full_reg ,
    D);
  output sig_init_done;
  output \GEN_OMIT_INDET_BTT.sig_coelsc_interr_reg_reg ;
  output p_5_out;
  output updt_decerr_i;
  output updt_interr_i;
  output updt_slverr_i;
  output updt_done_reg;
  input sig_init_reg_reg;
  input m_axi_sg_aclk;
  input [0:0]SR;
  input sig_wsc2stat_status_valid;
  input sig_cmd_stat_rst_user_reg_n_cdc_from_reg;
  input p_18_out;
  input m_axi_sg_aresetn;
  input [0:0]\GEN_OMIT_INDET_BTT.sig_coelsc_reg_full_reg ;
  input [3:0]D;

  wire [3:0]D;
  wire \GEN_OMIT_INDET_BTT.sig_coelsc_interr_reg_reg ;
  wire [0:0]\GEN_OMIT_INDET_BTT.sig_coelsc_reg_full_reg ;
  wire [0:0]SR;
  wire \USE_SINGLE_REG.sig_regfifo_empty_reg_i_1__6_n_0 ;
  wire \USE_SINGLE_REG.sig_regfifo_full_reg_i_1__2_n_0 ;
  wire m_axi_sg_aclk;
  wire m_axi_sg_aresetn;
  wire [7:4]m_axis_updt_sts_tdata;
  wire m_axis_updt_sts_tvalid;
  wire p_18_out;
  wire p_5_out;
  wire sig_cmd_stat_rst_user_reg_n_cdc_from_reg;
  wire sig_init_done;
  wire sig_init_reg_reg;
  wire sig_wsc2stat_status_valid;
  wire updt_decerr_i;
  wire updt_done_reg;
  wire updt_interr_i;
  wire updt_slverr_i;

  (* SOFT_HLUTNM = "soft_lutpair68" *) 
  LUT3 #(
    .INIT(8'h8F)) 
    \GEN_OMIT_INDET_BTT.sig_coelsc_interr_reg_i_1 
       (.I0(\GEN_OMIT_INDET_BTT.sig_coelsc_interr_reg_reg ),
        .I1(sig_wsc2stat_status_valid),
        .I2(sig_cmd_stat_rst_user_reg_n_cdc_from_reg),
        .O(p_5_out));
  FDRE #(
    .INIT(1'b0)) 
    \USE_SINGLE_REG.sig_regfifo_dout_reg_reg[4] 
       (.C(m_axi_sg_aclk),
        .CE(\GEN_OMIT_INDET_BTT.sig_coelsc_reg_full_reg ),
        .D(D[0]),
        .Q(m_axis_updt_sts_tdata[4]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \USE_SINGLE_REG.sig_regfifo_dout_reg_reg[5] 
       (.C(m_axi_sg_aclk),
        .CE(\GEN_OMIT_INDET_BTT.sig_coelsc_reg_full_reg ),
        .D(D[1]),
        .Q(m_axis_updt_sts_tdata[5]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \USE_SINGLE_REG.sig_regfifo_dout_reg_reg[6] 
       (.C(m_axi_sg_aclk),
        .CE(\GEN_OMIT_INDET_BTT.sig_coelsc_reg_full_reg ),
        .D(D[2]),
        .Q(m_axis_updt_sts_tdata[6]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \USE_SINGLE_REG.sig_regfifo_dout_reg_reg[7] 
       (.C(m_axi_sg_aclk),
        .CE(\GEN_OMIT_INDET_BTT.sig_coelsc_reg_full_reg ),
        .D(D[3]),
        .Q(m_axis_updt_sts_tdata[7]),
        .R(SR));
  LUT5 #(
    .INIT(32'hEAEAFFEA)) 
    \USE_SINGLE_REG.sig_regfifo_empty_reg_i_1__6 
       (.I0(sig_init_done),
        .I1(m_axis_updt_sts_tvalid),
        .I2(p_18_out),
        .I3(\GEN_OMIT_INDET_BTT.sig_coelsc_interr_reg_reg ),
        .I4(sig_wsc2stat_status_valid),
        .O(\USE_SINGLE_REG.sig_regfifo_empty_reg_i_1__6_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \USE_SINGLE_REG.sig_regfifo_empty_reg_reg 
       (.C(m_axi_sg_aclk),
        .CE(1'b1),
        .D(\USE_SINGLE_REG.sig_regfifo_empty_reg_i_1__6_n_0 ),
        .Q(\GEN_OMIT_INDET_BTT.sig_coelsc_interr_reg_reg ),
        .R(SR));
  (* SOFT_HLUTNM = "soft_lutpair68" *) 
  LUT5 #(
    .INIT(32'h0080F080)) 
    \USE_SINGLE_REG.sig_regfifo_full_reg_i_1__2 
       (.I0(sig_wsc2stat_status_valid),
        .I1(\GEN_OMIT_INDET_BTT.sig_coelsc_interr_reg_reg ),
        .I2(sig_cmd_stat_rst_user_reg_n_cdc_from_reg),
        .I3(m_axis_updt_sts_tvalid),
        .I4(p_18_out),
        .O(\USE_SINGLE_REG.sig_regfifo_full_reg_i_1__2_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \USE_SINGLE_REG.sig_regfifo_full_reg_reg 
       (.C(m_axi_sg_aclk),
        .CE(1'b1),
        .D(\USE_SINGLE_REG.sig_regfifo_full_reg_i_1__2_n_0 ),
        .Q(m_axis_updt_sts_tvalid),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    sig_init_done_reg
       (.C(m_axi_sg_aclk),
        .CE(1'b1),
        .D(sig_init_reg_reg),
        .Q(sig_init_done),
        .R(1'b0));
  (* SOFT_HLUTNM = "soft_lutpair69" *) 
  LUT2 #(
    .INIT(4'h8)) 
    updt_decerr_i_i_1
       (.I0(m_axis_updt_sts_tvalid),
        .I1(m_axis_updt_sts_tdata[5]),
        .O(updt_decerr_i));
  LUT6 #(
    .INIT(64'hFFFE000000000000)) 
    updt_done_i_1
       (.I0(m_axis_updt_sts_tdata[5]),
        .I1(m_axis_updt_sts_tdata[6]),
        .I2(m_axis_updt_sts_tdata[4]),
        .I3(m_axis_updt_sts_tdata[7]),
        .I4(m_axis_updt_sts_tvalid),
        .I5(m_axi_sg_aresetn),
        .O(updt_done_reg));
  (* SOFT_HLUTNM = "soft_lutpair69" *) 
  LUT2 #(
    .INIT(4'h8)) 
    updt_interr_i_i_1
       (.I0(m_axis_updt_sts_tvalid),
        .I1(m_axis_updt_sts_tdata[4]),
        .O(updt_interr_i));
  LUT2 #(
    .INIT(4'h8)) 
    updt_slverr_i_i_1
       (.I0(m_axis_updt_sts_tvalid),
        .I1(m_axis_updt_sts_tdata[6]),
        .O(updt_slverr_i));
endmodule

(* ORIG_REF_NAME = "axi_sg_fifo" *) 
module design_1_axi_dma_0_0_axi_sg_fifo__parameterized0_27
   (sig_init_done_0,
    ftch_done_reg,
    ftch_decerr_i,
    ftch_slverr_i,
    sig_rd_sts_tag_reg0,
    sig_init_reg_reg,
    m_axi_sg_aclk,
    sig_cmd_stat_rst_user_reg_n_cdc_from_reg,
    sig_rsc2stat_status_valid,
    sig_cmd_stat_rst_user_reg_n_cdc_from_reg_0,
    p_18_out,
    sig_rd_sts_okay_reg,
    sig_rsc2stat_status);
  output sig_init_done_0;
  output ftch_done_reg;
  output ftch_decerr_i;
  output ftch_slverr_i;
  output sig_rd_sts_tag_reg0;
  input sig_init_reg_reg;
  input m_axi_sg_aclk;
  input sig_cmd_stat_rst_user_reg_n_cdc_from_reg;
  input sig_rsc2stat_status_valid;
  input sig_cmd_stat_rst_user_reg_n_cdc_from_reg_0;
  input p_18_out;
  input sig_rd_sts_okay_reg;
  input [1:0]sig_rsc2stat_status;

  wire \USE_SINGLE_REG.sig_regfifo_dout_reg[5]_i_1_n_0 ;
  wire \USE_SINGLE_REG.sig_regfifo_dout_reg[6]_i_1_n_0 ;
  wire \USE_SINGLE_REG.sig_regfifo_dout_reg[7]_i_1_n_0 ;
  wire \USE_SINGLE_REG.sig_regfifo_empty_reg_i_1__4_n_0 ;
  wire \USE_SINGLE_REG.sig_regfifo_full_reg_i_1__0_n_0 ;
  wire ftch_decerr_i;
  wire ftch_done_reg;
  wire ftch_slverr_i;
  wire m_axi_sg_aclk;
  wire [7:5]m_axis_ftch_sts_tdata;
  wire m_axis_ftch_sts_tvalid;
  wire p_18_out;
  wire sig_cmd_stat_rst_user_reg_n_cdc_from_reg;
  wire sig_cmd_stat_rst_user_reg_n_cdc_from_reg_0;
  wire sig_init_done_0;
  wire sig_init_reg_reg;
  wire sig_rd_sts_okay_reg;
  wire sig_rd_sts_tag_reg0;
  wire [1:0]sig_rsc2stat_status;
  wire sig_rsc2stat_status_valid;
  wire sig_stat2rsc_status_ready;

  (* SOFT_HLUTNM = "soft_lutpair61" *) 
  LUT4 #(
    .INIT(16'hBF80)) 
    \USE_SINGLE_REG.sig_regfifo_dout_reg[5]_i_1 
       (.I0(sig_rsc2stat_status[0]),
        .I1(sig_rsc2stat_status_valid),
        .I2(sig_stat2rsc_status_ready),
        .I3(m_axis_ftch_sts_tdata[5]),
        .O(\USE_SINGLE_REG.sig_regfifo_dout_reg[5]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair63" *) 
  LUT4 #(
    .INIT(16'hBF80)) 
    \USE_SINGLE_REG.sig_regfifo_dout_reg[6]_i_1 
       (.I0(sig_rsc2stat_status[1]),
        .I1(sig_rsc2stat_status_valid),
        .I2(sig_stat2rsc_status_ready),
        .I3(m_axis_ftch_sts_tdata[6]),
        .O(\USE_SINGLE_REG.sig_regfifo_dout_reg[6]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair62" *) 
  LUT4 #(
    .INIT(16'hBF80)) 
    \USE_SINGLE_REG.sig_regfifo_dout_reg[7]_i_1 
       (.I0(sig_rd_sts_okay_reg),
        .I1(sig_rsc2stat_status_valid),
        .I2(sig_stat2rsc_status_ready),
        .I3(m_axis_ftch_sts_tdata[7]),
        .O(\USE_SINGLE_REG.sig_regfifo_dout_reg[7]_i_1_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \USE_SINGLE_REG.sig_regfifo_dout_reg_reg[5] 
       (.C(m_axi_sg_aclk),
        .CE(1'b1),
        .D(\USE_SINGLE_REG.sig_regfifo_dout_reg[5]_i_1_n_0 ),
        .Q(m_axis_ftch_sts_tdata[5]),
        .R(sig_cmd_stat_rst_user_reg_n_cdc_from_reg));
  FDRE #(
    .INIT(1'b0)) 
    \USE_SINGLE_REG.sig_regfifo_dout_reg_reg[6] 
       (.C(m_axi_sg_aclk),
        .CE(1'b1),
        .D(\USE_SINGLE_REG.sig_regfifo_dout_reg[6]_i_1_n_0 ),
        .Q(m_axis_ftch_sts_tdata[6]),
        .R(sig_cmd_stat_rst_user_reg_n_cdc_from_reg));
  FDRE #(
    .INIT(1'b0)) 
    \USE_SINGLE_REG.sig_regfifo_dout_reg_reg[7] 
       (.C(m_axi_sg_aclk),
        .CE(1'b1),
        .D(\USE_SINGLE_REG.sig_regfifo_dout_reg[7]_i_1_n_0 ),
        .Q(m_axis_ftch_sts_tdata[7]),
        .R(sig_cmd_stat_rst_user_reg_n_cdc_from_reg));
  LUT5 #(
    .INIT(32'hEAEAFFEA)) 
    \USE_SINGLE_REG.sig_regfifo_empty_reg_i_1__4 
       (.I0(sig_init_done_0),
        .I1(m_axis_ftch_sts_tvalid),
        .I2(p_18_out),
        .I3(sig_stat2rsc_status_ready),
        .I4(sig_rsc2stat_status_valid),
        .O(\USE_SINGLE_REG.sig_regfifo_empty_reg_i_1__4_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \USE_SINGLE_REG.sig_regfifo_empty_reg_reg 
       (.C(m_axi_sg_aclk),
        .CE(1'b1),
        .D(\USE_SINGLE_REG.sig_regfifo_empty_reg_i_1__4_n_0 ),
        .Q(sig_stat2rsc_status_ready),
        .R(sig_cmd_stat_rst_user_reg_n_cdc_from_reg));
  (* SOFT_HLUTNM = "soft_lutpair60" *) 
  LUT5 #(
    .INIT(32'h0080F080)) 
    \USE_SINGLE_REG.sig_regfifo_full_reg_i_1__0 
       (.I0(sig_rsc2stat_status_valid),
        .I1(sig_stat2rsc_status_ready),
        .I2(sig_cmd_stat_rst_user_reg_n_cdc_from_reg_0),
        .I3(m_axis_ftch_sts_tvalid),
        .I4(p_18_out),
        .O(\USE_SINGLE_REG.sig_regfifo_full_reg_i_1__0_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \USE_SINGLE_REG.sig_regfifo_full_reg_reg 
       (.C(m_axi_sg_aclk),
        .CE(1'b1),
        .D(\USE_SINGLE_REG.sig_regfifo_full_reg_i_1__0_n_0 ),
        .Q(m_axis_ftch_sts_tvalid),
        .R(1'b0));
  (* SOFT_HLUTNM = "soft_lutpair61" *) 
  LUT2 #(
    .INIT(4'h8)) 
    ftch_decerr_i_i_1
       (.I0(m_axis_ftch_sts_tvalid),
        .I1(m_axis_ftch_sts_tdata[5]),
        .O(ftch_decerr_i));
  (* SOFT_HLUTNM = "soft_lutpair62" *) 
  LUT2 #(
    .INIT(4'h8)) 
    ftch_done_i_1
       (.I0(m_axis_ftch_sts_tvalid),
        .I1(m_axis_ftch_sts_tdata[7]),
        .O(ftch_done_reg));
  (* SOFT_HLUTNM = "soft_lutpair63" *) 
  LUT2 #(
    .INIT(4'h8)) 
    ftch_slverr_i_i_1
       (.I0(m_axis_ftch_sts_tvalid),
        .I1(m_axis_ftch_sts_tdata[6]),
        .O(ftch_slverr_i));
  FDRE #(
    .INIT(1'b0)) 
    sig_init_done_reg
       (.C(m_axi_sg_aclk),
        .CE(1'b1),
        .D(sig_init_reg_reg),
        .Q(sig_init_done_0),
        .R(1'b0));
  (* SOFT_HLUTNM = "soft_lutpair60" *) 
  LUT3 #(
    .INIT(8'h8F)) 
    sig_rd_sts_decerr_reg_i_1__0
       (.I0(sig_stat2rsc_status_ready),
        .I1(sig_rsc2stat_status_valid),
        .I2(sig_cmd_stat_rst_user_reg_n_cdc_from_reg_0),
        .O(sig_rd_sts_tag_reg0));
endmodule

(* ORIG_REF_NAME = "axi_sg_fifo" *) 
module design_1_axi_dma_0_0_axi_sg_fifo__parameterized1
   (sig_init_done,
    Q,
    m_axi_sg_bready,
    \GEN_OMIT_INDET_BTT.sig_coelsc_decerr_reg_reg ,
    out,
    p_2_out,
    SR,
    m_axi_sg_aclk,
    sig_init_reg_reg,
    sig_push_coelsc_reg,
    m_axi_sg_bvalid,
    sig_rd_fifo__0,
    D,
    sig_data2wsc_calc_err_reg,
    m_axi_sg_bresp);
  output sig_init_done;
  output [0:0]Q;
  output m_axi_sg_bready;
  output \GEN_OMIT_INDET_BTT.sig_coelsc_decerr_reg_reg ;
  output [0:0]out;
  output p_2_out;
  input [0:0]SR;
  input m_axi_sg_aclk;
  input sig_init_reg_reg;
  input sig_push_coelsc_reg;
  input m_axi_sg_bvalid;
  input sig_rd_fifo__0;
  input [1:0]D;
  input [0:0]sig_data2wsc_calc_err_reg;
  input [1:0]m_axi_sg_bresp;

  wire [1:0]D;
  wire \GEN_OMIT_INDET_BTT.sig_coelsc_decerr_reg_reg ;
  wire [0:0]Q;
  wire [0:0]SR;
  wire m_axi_sg_aclk;
  wire m_axi_sg_bready;
  wire [1:0]m_axi_sg_bresp;
  wire m_axi_sg_bvalid;
  wire [0:0]out;
  wire p_2_out;
  wire [0:0]sig_data2wsc_calc_err_reg;
  wire sig_inhibit_rdy_n;
  wire sig_inhibit_rdy_n_i_1_n_0;
  wire sig_init_done;
  wire sig_init_reg_reg;
  wire sig_push_coelsc_reg;
  wire sig_rd_fifo__0;

  design_1_axi_dma_0_0_srl_fifo_f \USE_SRL_FIFO.I_SYNC_FIFO 
       (.D(D),
        .\GEN_OMIT_INDET_BTT.sig_coelsc_decerr_reg_reg (\GEN_OMIT_INDET_BTT.sig_coelsc_decerr_reg_reg ),
        .Q(Q),
        .SR(SR),
        .m_axi_sg_aclk(m_axi_sg_aclk),
        .m_axi_sg_bready(m_axi_sg_bready),
        .m_axi_sg_bresp(m_axi_sg_bresp),
        .m_axi_sg_bvalid(m_axi_sg_bvalid),
        .out(out),
        .p_2_out(p_2_out),
        .sig_data2wsc_calc_err_reg(sig_data2wsc_calc_err_reg),
        .sig_inhibit_rdy_n(sig_inhibit_rdy_n),
        .sig_push_coelsc_reg(sig_push_coelsc_reg),
        .sig_rd_fifo__0(sig_rd_fifo__0));
  LUT2 #(
    .INIT(4'hE)) 
    sig_inhibit_rdy_n_i_1
       (.I0(sig_init_done),
        .I1(sig_inhibit_rdy_n),
        .O(sig_inhibit_rdy_n_i_1_n_0));
  FDRE #(
    .INIT(1'b0)) 
    sig_inhibit_rdy_n_reg
       (.C(m_axi_sg_aclk),
        .CE(1'b1),
        .D(sig_inhibit_rdy_n_i_1_n_0),
        .Q(sig_inhibit_rdy_n),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    sig_init_done_reg
       (.C(m_axi_sg_aclk),
        .CE(1'b1),
        .D(sig_init_reg_reg),
        .Q(sig_init_done),
        .R(1'b0));
endmodule

(* ORIG_REF_NAME = "axi_sg_fifo" *) 
module design_1_axi_dma_0_0_axi_sg_fifo__parameterized2
   (\INFERRED_GEN.cnt_i_reg[0] ,
    sig_init_done_0,
    \INFERRED_GEN.cnt_i_reg[0]_0 ,
    sig_rd_fifo__0,
    sig_wr_fifo,
    out,
    sig_push_coelsc_reg,
    sig_push_to_wsc_cmplt9_out__0,
    p_4_out,
    sig_rd_fifo__0_0,
    \GEN_OMIT_INDET_BTT.sig_coelsc_reg_empty_reg ,
    \GEN_OMIT_INDET_BTT.sig_coelsc_okay_reg_reg ,
    SR,
    m_axi_sg_aclk,
    sig_init_reg_reg,
    sig_tlast_err_stop,
    sig_push_to_wsc,
    Q,
    sig_coelsc_reg_empty,
    D,
    \INFERRED_GEN.cnt_i_reg[0]_1 ,
    in);
  output \INFERRED_GEN.cnt_i_reg[0] ;
  output sig_init_done_0;
  output \INFERRED_GEN.cnt_i_reg[0]_0 ;
  output sig_rd_fifo__0;
  output sig_wr_fifo;
  output [1:0]out;
  output sig_push_coelsc_reg;
  output sig_push_to_wsc_cmplt9_out__0;
  output p_4_out;
  output sig_rd_fifo__0_0;
  output \GEN_OMIT_INDET_BTT.sig_coelsc_reg_empty_reg ;
  output \GEN_OMIT_INDET_BTT.sig_coelsc_okay_reg_reg ;
  input [0:0]SR;
  input m_axi_sg_aclk;
  input sig_init_reg_reg;
  input sig_tlast_err_stop;
  input sig_push_to_wsc;
  input [0:0]Q;
  input sig_coelsc_reg_empty;
  input [2:0]D;
  input [0:0]\INFERRED_GEN.cnt_i_reg[0]_1 ;
  input [2:0]in;

  wire [2:0]D;
  wire \GEN_OMIT_INDET_BTT.sig_coelsc_okay_reg_reg ;
  wire \GEN_OMIT_INDET_BTT.sig_coelsc_reg_empty_reg ;
  wire \INFERRED_GEN.cnt_i_reg[0] ;
  wire \INFERRED_GEN.cnt_i_reg[0]_0 ;
  wire [0:0]\INFERRED_GEN.cnt_i_reg[0]_1 ;
  wire [0:0]Q;
  wire [0:0]SR;
  wire [2:0]in;
  wire m_axi_sg_aclk;
  wire [1:0]out;
  wire p_4_out;
  wire sig_coelsc_reg_empty;
  wire sig_inhibit_rdy_n_i_1__0_n_0;
  wire sig_init_done_0;
  wire sig_init_reg_reg;
  wire sig_push_coelsc_reg;
  wire sig_push_to_wsc;
  wire sig_push_to_wsc_cmplt9_out__0;
  wire sig_rd_fifo__0;
  wire sig_rd_fifo__0_0;
  wire sig_tlast_err_stop;
  wire sig_wr_fifo;

  design_1_axi_dma_0_0_srl_fifo_f__parameterized0 \USE_SRL_FIFO.I_SYNC_FIFO 
       (.D(D),
        .\GEN_OMIT_INDET_BTT.sig_coelsc_okay_reg_reg (\GEN_OMIT_INDET_BTT.sig_coelsc_okay_reg_reg ),
        .\GEN_OMIT_INDET_BTT.sig_coelsc_reg_empty_reg (\GEN_OMIT_INDET_BTT.sig_coelsc_reg_empty_reg ),
        .\INFERRED_GEN.cnt_i_reg[0] (\INFERRED_GEN.cnt_i_reg[0] ),
        .\INFERRED_GEN.cnt_i_reg[0]_0 (sig_rd_fifo__0),
        .\INFERRED_GEN.cnt_i_reg[0]_1 (\INFERRED_GEN.cnt_i_reg[0]_1 ),
        .Q(Q),
        .SR(SR),
        .in(in),
        .m_axi_sg_aclk(m_axi_sg_aclk),
        .out(out),
        .p_4_out(p_4_out),
        .sel(sig_wr_fifo),
        .sig_coelsc_reg_empty(sig_coelsc_reg_empty),
        .sig_inhibit_rdy_n_reg(\INFERRED_GEN.cnt_i_reg[0]_0 ),
        .sig_push_coelsc_reg(sig_push_coelsc_reg),
        .sig_push_to_wsc(sig_push_to_wsc),
        .sig_push_to_wsc_cmplt9_out__0(sig_push_to_wsc_cmplt9_out__0),
        .sig_rd_fifo__0_0(sig_rd_fifo__0_0),
        .sig_tlast_err_stop(sig_tlast_err_stop));
  LUT2 #(
    .INIT(4'hE)) 
    sig_inhibit_rdy_n_i_1__0
       (.I0(sig_init_done_0),
        .I1(\INFERRED_GEN.cnt_i_reg[0]_0 ),
        .O(sig_inhibit_rdy_n_i_1__0_n_0));
  FDRE #(
    .INIT(1'b0)) 
    sig_inhibit_rdy_n_reg
       (.C(m_axi_sg_aclk),
        .CE(1'b1),
        .D(sig_inhibit_rdy_n_i_1__0_n_0),
        .Q(\INFERRED_GEN.cnt_i_reg[0]_0 ),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    sig_init_done_reg
       (.C(m_axi_sg_aclk),
        .CE(1'b1),
        .D(sig_init_reg_reg),
        .Q(sig_init_done_0),
        .R(1'b0));
endmodule

(* ORIG_REF_NAME = "axi_sg_ftch_cmdsts_if" *) 
module design_1_axi_dma_0_0_axi_sg_ftch_cmdsts_if
   (p_18_out,
    ftch_done,
    ftch_decerr,
    ftch_slverr,
    \ftch_cs_reg[1] ,
    s_axis_ftch_cmd_tvalid,
    p_1_out,
    mm2s_stop_i,
    p_1_out_1,
    \GEN_S2MM_DMA_CONTROL.s2mm_stop_reg ,
    \GEN_S2MM_DMA_CONTROL.s2mm_desc_flush_i_reg ,
    D,
    \USE_SINGLE_REG.sig_regfifo_dout_reg_reg[23] ,
    \GEN_CH2_FETCH.ch2_ftch_interr_set_i_reg ,
    m_axi_sg_aresetn,
    m_axi_sg_aclk,
    SR,
    \USE_SINGLE_REG.sig_regfifo_full_reg_reg ,
    ftch_decerr_i,
    ftch_slverr_i,
    m_axi_sg_rresp,
    m_axi_sg_rvalid,
    \ftch_cs_reg[0] ,
    out,
    \dmacr_i_reg[2] ,
    \dmacr_i_reg[2]_0 ,
    \GNE_SYNC_RESET.scndry_resetn_reg ,
    s2mm_dmacr,
    \GEN_CH1_FETCH.ch1_active_i_reg ,
    dma_mm2s_error,
    p_5_out,
    p_55_out,
    \GEN_CH2_FETCH.ch2_active_i_reg ,
    dma_s2mm_error,
    p_29_out,
    Q,
    s_axis_ftch_cmd_tready,
    \GEN_CH2_FETCH.ch2_ftch_interr_set_i_reg_0 );
  output p_18_out;
  output ftch_done;
  output ftch_decerr;
  output ftch_slverr;
  output \ftch_cs_reg[1] ;
  output s_axis_ftch_cmd_tvalid;
  output p_1_out;
  output mm2s_stop_i;
  output p_1_out_1;
  output \GEN_S2MM_DMA_CONTROL.s2mm_stop_reg ;
  output \GEN_S2MM_DMA_CONTROL.s2mm_desc_flush_i_reg ;
  output [0:0]D;
  output [0:0]\USE_SINGLE_REG.sig_regfifo_dout_reg_reg[23] ;
  output \GEN_CH2_FETCH.ch2_ftch_interr_set_i_reg ;
  input m_axi_sg_aresetn;
  input m_axi_sg_aclk;
  input [0:0]SR;
  input \USE_SINGLE_REG.sig_regfifo_full_reg_reg ;
  input ftch_decerr_i;
  input ftch_slverr_i;
  input [0:0]m_axi_sg_rresp;
  input m_axi_sg_rvalid;
  input \ftch_cs_reg[0] ;
  input out;
  input \dmacr_i_reg[2] ;
  input \dmacr_i_reg[2]_0 ;
  input \GNE_SYNC_RESET.scndry_resetn_reg ;
  input [0:0]s2mm_dmacr;
  input \GEN_CH1_FETCH.ch1_active_i_reg ;
  input dma_mm2s_error;
  input p_5_out;
  input p_55_out;
  input \GEN_CH2_FETCH.ch2_active_i_reg ;
  input dma_s2mm_error;
  input p_29_out;
  input [1:0]Q;
  input s_axis_ftch_cmd_tready;
  input \GEN_CH2_FETCH.ch2_ftch_interr_set_i_reg_0 ;

  wire [0:0]D;
  wire \GEN_CH1_FETCH.ch1_active_i_reg ;
  wire \GEN_CH2_FETCH.ch2_active_i_reg ;
  wire \GEN_CH2_FETCH.ch2_ftch_interr_set_i_reg ;
  wire \GEN_CH2_FETCH.ch2_ftch_interr_set_i_reg_0 ;
  wire \GEN_S2MM_DMA_CONTROL.s2mm_desc_flush_i_reg ;
  wire \GEN_S2MM_DMA_CONTROL.s2mm_stop_reg ;
  wire \GNE_SYNC_RESET.scndry_resetn_reg ;
  wire [1:0]Q;
  wire [0:0]SR;
  wire [0:0]\USE_SINGLE_REG.sig_regfifo_dout_reg_reg[23] ;
  wire \USE_SINGLE_REG.sig_regfifo_full_reg_reg ;
  wire dma_mm2s_error;
  wire dma_s2mm_error;
  wire \dmacr_i_reg[2] ;
  wire \dmacr_i_reg[2]_0 ;
  wire \ftch_cs_reg[0] ;
  wire \ftch_cs_reg[1] ;
  wire ftch_decerr;
  wire ftch_decerr_i;
  wire ftch_done;
  wire ftch_error_early;
  wire ftch_error_early_i_1_n_0;
  wire ftch_error_i_1_n_0;
  wire ftch_slverr;
  wire ftch_slverr_i;
  wire m_axi_sg_aclk;
  wire m_axi_sg_aresetn;
  wire [0:0]m_axi_sg_rresp;
  wire m_axi_sg_rvalid;
  wire mm2s_error;
  wire mm2s_stop_i;
  wire out;
  wire p_18_out;
  wire p_1_out;
  wire p_1_out_1;
  wire p_29_out;
  wire p_55_out;
  wire p_5_out;
  wire [0:0]s2mm_dmacr;
  wire s2mm_error;
  wire s_axis_ftch_cmd_tready;
  wire s_axis_ftch_cmd_tvalid;
  wire [1:1]sg_rresp;
  wire sg_rvalid;

  LUT4 #(
    .INIT(16'hFFE0)) 
    \GEN_CH2_FETCH.ch2_ftch_interr_set_i_i_1 
       (.I0(ftch_done),
        .I1(\ftch_cs_reg[1] ),
        .I2(p_29_out),
        .I3(\GEN_CH2_FETCH.ch2_ftch_interr_set_i_reg_0 ),
        .O(\GEN_CH2_FETCH.ch2_ftch_interr_set_i_reg ));
  (* SOFT_HLUTNM = "soft_lutpair88" *) 
  LUT4 #(
    .INIT(16'hFFFE)) 
    \GEN_MM2S_DMA_CONTROL.mm2s_stop_i_1 
       (.I0(mm2s_error),
        .I1(s2mm_error),
        .I2(\dmacr_i_reg[2] ),
        .I3(\dmacr_i_reg[2]_0 ),
        .O(mm2s_stop_i));
  (* SOFT_HLUTNM = "soft_lutpair89" *) 
  LUT2 #(
    .INIT(4'hB)) 
    \GEN_S2MM_DMA_CONTROL.s2mm_desc_flush_i_i_1 
       (.I0(\GEN_S2MM_DMA_CONTROL.s2mm_stop_reg ),
        .I1(s2mm_dmacr),
        .O(\GEN_S2MM_DMA_CONTROL.s2mm_desc_flush_i_reg ));
  LUT2 #(
    .INIT(4'hB)) 
    \QUEUE_COUNT.cmnds_queued_shift[2]_i_2 
       (.I0(mm2s_stop_i),
        .I1(out),
        .O(p_1_out));
  (* SOFT_HLUTNM = "soft_lutpair89" *) 
  LUT2 #(
    .INIT(4'hB)) 
    \QUEUE_COUNT.cmnds_queued_shift[3]_i_4 
       (.I0(\GEN_S2MM_DMA_CONTROL.s2mm_stop_reg ),
        .I1(\GNE_SYNC_RESET.scndry_resetn_reg ),
        .O(p_1_out_1));
  LUT2 #(
    .INIT(4'h8)) 
    \USE_SINGLE_REG.sig_regfifo_dout_reg[63]_i_1__1 
       (.I0(s_axis_ftch_cmd_tvalid),
        .I1(s_axis_ftch_cmd_tready),
        .O(\USE_SINGLE_REG.sig_regfifo_dout_reg_reg[23] ));
  LUT4 #(
    .INIT(16'hFFF4)) 
    \ftch_cs[1]_i_1 
       (.I0(ftch_done),
        .I1(Q[1]),
        .I2(\ftch_cs_reg[1] ),
        .I3(Q[0]),
        .O(D));
  FDRE #(
    .INIT(1'b0)) 
    ftch_decerr_i_reg
       (.C(m_axi_sg_aclk),
        .CE(1'b1),
        .D(ftch_decerr_i),
        .Q(ftch_decerr),
        .R(SR));
  FDRE ftch_done_reg
       (.C(m_axi_sg_aclk),
        .CE(1'b1),
        .D(\USE_SINGLE_REG.sig_regfifo_full_reg_reg ),
        .Q(ftch_done),
        .R(SR));
  LUT3 #(
    .INIT(8'hF8)) 
    ftch_error_early_i_1
       (.I0(sg_rresp),
        .I1(sg_rvalid),
        .I2(ftch_error_early),
        .O(ftch_error_early_i_1_n_0));
  FDRE ftch_error_early_reg
       (.C(m_axi_sg_aclk),
        .CE(1'b1),
        .D(ftch_error_early_i_1_n_0),
        .Q(ftch_error_early),
        .R(SR));
  LUT3 #(
    .INIT(8'hFE)) 
    ftch_error_i_1
       (.I0(ftch_slverr),
        .I1(ftch_decerr),
        .I2(\ftch_cs_reg[1] ),
        .O(ftch_error_i_1_n_0));
  FDRE ftch_error_reg
       (.C(m_axi_sg_aclk),
        .CE(1'b1),
        .D(ftch_error_i_1_n_0),
        .Q(\ftch_cs_reg[1] ),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    ftch_slverr_i_reg
       (.C(m_axi_sg_aclk),
        .CE(1'b1),
        .D(ftch_slverr_i),
        .Q(ftch_slverr),
        .R(SR));
  (* SOFT_HLUTNM = "soft_lutpair88" *) 
  LUT4 #(
    .INIT(16'hFFFE)) 
    i__i_1__0
       (.I0(s2mm_error),
        .I1(mm2s_error),
        .I2(\dmacr_i_reg[2] ),
        .I3(\dmacr_i_reg[2]_0 ),
        .O(\GEN_S2MM_DMA_CONTROL.s2mm_stop_reg ));
  LUT6 #(
    .INIT(64'hFFFFFFFFFFFFFFF8)) 
    i__i_2__0
       (.I0(ftch_error_early),
        .I1(\GEN_CH2_FETCH.ch2_active_i_reg ),
        .I2(dma_s2mm_error),
        .I3(p_5_out),
        .I4(p_29_out),
        .I5(\ftch_cs_reg[1] ),
        .O(s2mm_error));
  LUT6 #(
    .INIT(64'hFFFFFFFFFFFFFFF8)) 
    i__i_3
       (.I0(ftch_error_early),
        .I1(\GEN_CH1_FETCH.ch1_active_i_reg ),
        .I2(dma_mm2s_error),
        .I3(p_5_out),
        .I4(p_55_out),
        .I5(\ftch_cs_reg[1] ),
        .O(mm2s_error));
  FDRE m_axis_ftch_sts_tready_reg
       (.C(m_axi_sg_aclk),
        .CE(1'b1),
        .D(m_axi_sg_aresetn),
        .Q(p_18_out),
        .R(1'b0));
  FDRE s_axis_ftch_cmd_tvalid_reg
       (.C(m_axi_sg_aclk),
        .CE(1'b1),
        .D(\ftch_cs_reg[0] ),
        .Q(s_axis_ftch_cmd_tvalid),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \sg_rresp_reg[1] 
       (.C(m_axi_sg_aclk),
        .CE(1'b1),
        .D(m_axi_sg_rresp),
        .Q(sg_rresp),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    sg_rvalid_reg
       (.C(m_axi_sg_aclk),
        .CE(1'b1),
        .D(m_axi_sg_rvalid),
        .Q(sg_rvalid),
        .R(SR));
endmodule

(* ORIG_REF_NAME = "axi_sg_ftch_mngr" *) 
module design_1_axi_dma_0_0_axi_sg_ftch_mngr
   (p_18_out,
    CO,
    \GEN_PNTR_FOR_CH2.ch2_sg_idle_reg ,
    ch2_ftch_active,
    \ftch_cs_reg[1] ,
    \GEN_CH1_FETCH.ch1_active_i_reg ,
    p_59_out,
    p_60_out,
    p_58_out,
    p_57_out,
    p_33_out,
    p_34_out,
    p_32_out,
    p_31_out,
    ch1_use_crntdesc,
    ch1_sg_idle,
    ch2_use_crntdesc,
    \GEN_CH2_FETCH.ch2_ftch_idle_reg ,
    s_axis_ftch_cmd_tvalid,
    sg_ftch_error0,
    sg_ftch_error0_0,
    mm2s_stop_i,
    p_1_out,
    p_1_out_1,
    \GEN_S2MM_DMA_CONTROL.s2mm_stop_reg ,
    \GEN_S2MM_DMA_CONTROL.s2mm_desc_flush_i_reg ,
    E,
    \ftch_error_addr_reg[6] ,
    \USE_SINGLE_REG.sig_regfifo_dout_reg_reg[23] ,
    D,
    \ftch_error_addr_reg[31] ,
    \ftch_error_addr_reg[31]_0 ,
    \ftch_error_addr_reg[31]_1 ,
    ftch_error_capture__4,
    \GEN_STALE_DESC_CHECK.ftch_stale_desc_reg ,
    SR,
    mm2s_dmacr,
    m_axi_sg_aclk,
    s2mm_dmacr,
    m_axi_sg_aresetn,
    \USE_SINGLE_REG.sig_regfifo_full_reg_reg ,
    ftch_decerr_i,
    ftch_slverr_i,
    m_axi_sg_rresp,
    m_axi_sg_rvalid,
    S,
    \GEN_DESC_REG_FOR_SG.taildesc_lsb_i_reg[22] ,
    \GEN_DESC_REG_FOR_SG.taildesc_lsb_i_reg[30] ,
    \GEN_DESC_REG_FOR_SG.taildesc_lsb_i_reg[10] ,
    \GEN_DESC_REG_FOR_SG.taildesc_lsb_i_reg[22]_0 ,
    \GEN_DESC_REG_FOR_SG.taildesc_lsb_i_reg[30]_0 ,
    \GEN_PNTR_FOR_CH1.ch1_sg_idle_reg ,
    \GEN_PNTR_FOR_CH2.ch2_sg_idle_reg_0 ,
    m_axi_sg_rdata,
    mm2s_desc_flush,
    \GEN_S2MM_DMA_CONTROL.s2mm_desc_flush_i_reg_0 ,
    \GEN_CH1_FETCH.ch1_active_i_reg_0 ,
    p_16_out,
    out,
    \dmacr_i_reg[2] ,
    \dmacr_i_reg[2]_0 ,
    \GNE_SYNC_RESET.scndry_resetn_reg ,
    dma_mm2s_error,
    p_5_out,
    dma_s2mm_error,
    ch1_ftch_pause,
    ch2_ftch_pause,
    \GEN_NO_UPR_MSB_NXTDESC.ch1_nxtdesc_wren_reg ,
    \GEN_NO_UPR_MSB_NXTDESC.ch2_nxtdesc_wren_reg ,
    s_axis_ftch_cmd_tready,
    \updt_error_addr_reg[31] ,
    data_concat1,
    Q,
    ch1_ftch_queue_empty,
    ftch_error_reg,
    \GEN_S2MM.queue_empty2_new_reg ,
    ftch_stale_desc,
    \GEN_DESC_REG_FOR_SG.curdesc_lsb_i_reg[31] ,
    \GEN_DESC_REG_FOR_SG.curdesc_lsb_i_reg[31]_0 );
  output p_18_out;
  output [0:0]CO;
  output [0:0]\GEN_PNTR_FOR_CH2.ch2_sg_idle_reg ;
  output ch2_ftch_active;
  output \ftch_cs_reg[1] ;
  output \GEN_CH1_FETCH.ch1_active_i_reg ;
  output p_59_out;
  output p_60_out;
  output p_58_out;
  output p_57_out;
  output p_33_out;
  output p_34_out;
  output p_32_out;
  output p_31_out;
  output ch1_use_crntdesc;
  output ch1_sg_idle;
  output ch2_use_crntdesc;
  output \GEN_CH2_FETCH.ch2_ftch_idle_reg ;
  output s_axis_ftch_cmd_tvalid;
  output sg_ftch_error0;
  output sg_ftch_error0_0;
  output mm2s_stop_i;
  output p_1_out;
  output p_1_out_1;
  output \GEN_S2MM_DMA_CONTROL.s2mm_stop_reg ;
  output \GEN_S2MM_DMA_CONTROL.s2mm_desc_flush_i_reg ;
  output [0:0]E;
  output [0:0]\ftch_error_addr_reg[6] ;
  output [0:0]\USE_SINGLE_REG.sig_regfifo_dout_reg_reg[23] ;
  output [25:0]D;
  output [25:0]\ftch_error_addr_reg[31] ;
  output [25:0]\ftch_error_addr_reg[31]_0 ;
  output [25:0]\ftch_error_addr_reg[31]_1 ;
  output ftch_error_capture__4;
  output \GEN_STALE_DESC_CHECK.ftch_stale_desc_reg ;
  input [0:0]SR;
  input [0:0]mm2s_dmacr;
  input m_axi_sg_aclk;
  input [0:0]s2mm_dmacr;
  input m_axi_sg_aresetn;
  input \USE_SINGLE_REG.sig_regfifo_full_reg_reg ;
  input ftch_decerr_i;
  input ftch_slverr_i;
  input [0:0]m_axi_sg_rresp;
  input m_axi_sg_rvalid;
  input [1:0]S;
  input [3:0]\GEN_DESC_REG_FOR_SG.taildesc_lsb_i_reg[22] ;
  input [2:0]\GEN_DESC_REG_FOR_SG.taildesc_lsb_i_reg[30] ;
  input [1:0]\GEN_DESC_REG_FOR_SG.taildesc_lsb_i_reg[10] ;
  input [3:0]\GEN_DESC_REG_FOR_SG.taildesc_lsb_i_reg[22]_0 ;
  input [2:0]\GEN_DESC_REG_FOR_SG.taildesc_lsb_i_reg[30]_0 ;
  input \GEN_PNTR_FOR_CH1.ch1_sg_idle_reg ;
  input \GEN_PNTR_FOR_CH2.ch2_sg_idle_reg_0 ;
  input [0:0]m_axi_sg_rdata;
  input mm2s_desc_flush;
  input \GEN_S2MM_DMA_CONTROL.s2mm_desc_flush_i_reg_0 ;
  input \GEN_CH1_FETCH.ch1_active_i_reg_0 ;
  input p_16_out;
  input out;
  input \dmacr_i_reg[2] ;
  input \dmacr_i_reg[2]_0 ;
  input \GNE_SYNC_RESET.scndry_resetn_reg ;
  input dma_mm2s_error;
  input p_5_out;
  input dma_s2mm_error;
  input ch1_ftch_pause;
  input ch2_ftch_pause;
  input \GEN_NO_UPR_MSB_NXTDESC.ch1_nxtdesc_wren_reg ;
  input \GEN_NO_UPR_MSB_NXTDESC.ch2_nxtdesc_wren_reg ;
  input s_axis_ftch_cmd_tready;
  input [25:0]\updt_error_addr_reg[31] ;
  input data_concat1;
  input [0:0]Q;
  input ch1_ftch_queue_empty;
  input ftch_error_reg;
  input \GEN_S2MM.queue_empty2_new_reg ;
  input ftch_stale_desc;
  input [25:0]\GEN_DESC_REG_FOR_SG.curdesc_lsb_i_reg[31] ;
  input [25:0]\GEN_DESC_REG_FOR_SG.curdesc_lsb_i_reg[31]_0 ;

  wire [0:0]CO;
  wire [25:0]D;
  wire [0:0]E;
  wire \GEN_CH1_FETCH.ch1_active_i_reg ;
  wire \GEN_CH1_FETCH.ch1_active_i_reg_0 ;
  wire \GEN_CH2_FETCH.ch2_ftch_idle_reg ;
  wire [25:0]\GEN_DESC_REG_FOR_SG.curdesc_lsb_i_reg[31] ;
  wire [25:0]\GEN_DESC_REG_FOR_SG.curdesc_lsb_i_reg[31]_0 ;
  wire [1:0]\GEN_DESC_REG_FOR_SG.taildesc_lsb_i_reg[10] ;
  wire [3:0]\GEN_DESC_REG_FOR_SG.taildesc_lsb_i_reg[22] ;
  wire [3:0]\GEN_DESC_REG_FOR_SG.taildesc_lsb_i_reg[22]_0 ;
  wire [2:0]\GEN_DESC_REG_FOR_SG.taildesc_lsb_i_reg[30] ;
  wire [2:0]\GEN_DESC_REG_FOR_SG.taildesc_lsb_i_reg[30]_0 ;
  wire \GEN_NO_UPR_MSB_NXTDESC.ch1_nxtdesc_wren_reg ;
  wire \GEN_NO_UPR_MSB_NXTDESC.ch2_nxtdesc_wren_reg ;
  wire \GEN_PNTR_FOR_CH1.ch1_sg_idle_reg ;
  wire [0:0]\GEN_PNTR_FOR_CH2.ch2_sg_idle_reg ;
  wire \GEN_PNTR_FOR_CH2.ch2_sg_idle_reg_0 ;
  wire \GEN_S2MM.queue_empty2_new_reg ;
  wire \GEN_S2MM_DMA_CONTROL.s2mm_desc_flush_i_reg ;
  wire \GEN_S2MM_DMA_CONTROL.s2mm_desc_flush_i_reg_0 ;
  wire \GEN_S2MM_DMA_CONTROL.s2mm_stop_reg ;
  wire \GEN_STALE_DESC_CHECK.ftch_stale_desc_reg ;
  wire \GNE_SYNC_RESET.scndry_resetn_reg ;
  wire I_FTCH_CMDSTS_IF_n_13;
  wire I_FTCH_SG_n_46;
  wire [0:0]Q;
  wire [1:0]S;
  wire [0:0]SR;
  wire [0:0]\USE_SINGLE_REG.sig_regfifo_dout_reg_reg[23] ;
  wire \USE_SINGLE_REG.sig_regfifo_full_reg_reg ;
  wire ch1_ftch_pause;
  wire ch1_ftch_queue_empty;
  wire ch1_sg_idle;
  wire ch1_use_crntdesc;
  wire ch2_ftch_active;
  wire ch2_ftch_pause;
  wire ch2_use_crntdesc;
  wire data_concat1;
  wire dma_mm2s_error;
  wire dma_s2mm_error;
  wire \dmacr_i_reg[2] ;
  wire \dmacr_i_reg[2]_0 ;
  wire [1:0]ftch_cs;
  wire \ftch_cs_reg[1] ;
  wire ftch_decerr;
  wire ftch_decerr_i;
  wire ftch_done;
  wire [25:0]\ftch_error_addr_reg[31] ;
  wire [25:0]\ftch_error_addr_reg[31]_0 ;
  wire [25:0]\ftch_error_addr_reg[31]_1 ;
  wire [0:0]\ftch_error_addr_reg[6] ;
  wire ftch_error_capture__4;
  wire ftch_error_reg;
  wire [1:1]ftch_ns;
  wire ftch_slverr;
  wire ftch_slverr_i;
  wire ftch_stale_desc;
  wire m_axi_sg_aclk;
  wire m_axi_sg_aresetn;
  wire [0:0]m_axi_sg_rdata;
  wire [0:0]m_axi_sg_rresp;
  wire m_axi_sg_rvalid;
  wire mm2s_desc_flush;
  wire [0:0]mm2s_dmacr;
  wire mm2s_stop_i;
  wire out;
  wire p_16_out;
  wire p_18_out;
  wire p_1_out;
  wire p_1_out_1;
  wire p_29_out;
  wire p_31_out;
  wire p_32_out;
  wire p_33_out;
  wire p_34_out;
  wire p_55_out;
  wire p_57_out;
  wire p_58_out;
  wire p_59_out;
  wire p_5_out;
  wire p_60_out;
  wire [0:0]s2mm_dmacr;
  wire s_axis_ftch_cmd_tready;
  wire s_axis_ftch_cmd_tvalid;
  wire sg_ftch_error0;
  wire sg_ftch_error0_0;
  wire [25:0]\updt_error_addr_reg[31] ;

  design_1_axi_dma_0_0_axi_sg_ftch_cmdsts_if I_FTCH_CMDSTS_IF
       (.D(ftch_ns),
        .\GEN_CH1_FETCH.ch1_active_i_reg (\GEN_CH1_FETCH.ch1_active_i_reg ),
        .\GEN_CH2_FETCH.ch2_active_i_reg (ch2_ftch_active),
        .\GEN_CH2_FETCH.ch2_ftch_interr_set_i_reg (I_FTCH_CMDSTS_IF_n_13),
        .\GEN_CH2_FETCH.ch2_ftch_interr_set_i_reg_0 (p_33_out),
        .\GEN_S2MM_DMA_CONTROL.s2mm_desc_flush_i_reg (\GEN_S2MM_DMA_CONTROL.s2mm_desc_flush_i_reg ),
        .\GEN_S2MM_DMA_CONTROL.s2mm_stop_reg (\GEN_S2MM_DMA_CONTROL.s2mm_stop_reg ),
        .\GNE_SYNC_RESET.scndry_resetn_reg (\GNE_SYNC_RESET.scndry_resetn_reg ),
        .Q(ftch_cs),
        .SR(SR),
        .\USE_SINGLE_REG.sig_regfifo_dout_reg_reg[23] (\USE_SINGLE_REG.sig_regfifo_dout_reg_reg[23] ),
        .\USE_SINGLE_REG.sig_regfifo_full_reg_reg (\USE_SINGLE_REG.sig_regfifo_full_reg_reg ),
        .dma_mm2s_error(dma_mm2s_error),
        .dma_s2mm_error(dma_s2mm_error),
        .\dmacr_i_reg[2] (\dmacr_i_reg[2] ),
        .\dmacr_i_reg[2]_0 (\dmacr_i_reg[2]_0 ),
        .\ftch_cs_reg[0] (I_FTCH_SG_n_46),
        .\ftch_cs_reg[1] (\ftch_cs_reg[1] ),
        .ftch_decerr(ftch_decerr),
        .ftch_decerr_i(ftch_decerr_i),
        .ftch_done(ftch_done),
        .ftch_slverr(ftch_slverr),
        .ftch_slverr_i(ftch_slverr_i),
        .m_axi_sg_aclk(m_axi_sg_aclk),
        .m_axi_sg_aresetn(m_axi_sg_aresetn),
        .m_axi_sg_rresp(m_axi_sg_rresp),
        .m_axi_sg_rvalid(m_axi_sg_rvalid),
        .mm2s_stop_i(mm2s_stop_i),
        .out(out),
        .p_18_out(p_18_out),
        .p_1_out(p_1_out),
        .p_1_out_1(p_1_out_1),
        .p_29_out(p_29_out),
        .p_55_out(p_55_out),
        .p_5_out(p_5_out),
        .s2mm_dmacr(s2mm_dmacr),
        .s_axis_ftch_cmd_tready(s_axis_ftch_cmd_tready),
        .s_axis_ftch_cmd_tvalid(s_axis_ftch_cmd_tvalid));
  design_1_axi_dma_0_0_axi_sg_ftch_pntr I_FTCH_PNTR_MNGR
       (.CO(CO),
        .D(D),
        .\GEN_CH1_FETCH.ch1_active_i_reg (\GEN_CH1_FETCH.ch1_active_i_reg ),
        .\GEN_CH2_FETCH.ch2_ftch_idle_reg (\GEN_CH2_FETCH.ch2_ftch_idle_reg ),
        .\GEN_DESC_REG_FOR_SG.curdesc_lsb_i_reg[31] (\GEN_DESC_REG_FOR_SG.curdesc_lsb_i_reg[31] ),
        .\GEN_DESC_REG_FOR_SG.curdesc_lsb_i_reg[31]_0 (\GEN_DESC_REG_FOR_SG.curdesc_lsb_i_reg[31]_0 ),
        .\GEN_DESC_REG_FOR_SG.taildesc_lsb_i_reg[10] (\GEN_DESC_REG_FOR_SG.taildesc_lsb_i_reg[10] ),
        .\GEN_DESC_REG_FOR_SG.taildesc_lsb_i_reg[22] (\GEN_DESC_REG_FOR_SG.taildesc_lsb_i_reg[22] ),
        .\GEN_DESC_REG_FOR_SG.taildesc_lsb_i_reg[22]_0 (\GEN_DESC_REG_FOR_SG.taildesc_lsb_i_reg[22]_0 ),
        .\GEN_DESC_REG_FOR_SG.taildesc_lsb_i_reg[30] (\GEN_DESC_REG_FOR_SG.taildesc_lsb_i_reg[30] ),
        .\GEN_DESC_REG_FOR_SG.taildesc_lsb_i_reg[30]_0 (\GEN_DESC_REG_FOR_SG.taildesc_lsb_i_reg[30]_0 ),
        .\GEN_NO_UPR_MSB_NXTDESC.ch1_nxtdesc_wren_reg (\GEN_NO_UPR_MSB_NXTDESC.ch1_nxtdesc_wren_reg ),
        .\GEN_NO_UPR_MSB_NXTDESC.ch2_nxtdesc_wren_reg (\GEN_NO_UPR_MSB_NXTDESC.ch2_nxtdesc_wren_reg ),
        .\GEN_PNTR_FOR_CH1.ch1_sg_idle_reg_0 (\GEN_PNTR_FOR_CH1.ch1_sg_idle_reg ),
        .\GEN_PNTR_FOR_CH2.ch2_sg_idle_reg_0 (\GEN_PNTR_FOR_CH2.ch2_sg_idle_reg ),
        .\GEN_PNTR_FOR_CH2.ch2_sg_idle_reg_1 (\GEN_PNTR_FOR_CH2.ch2_sg_idle_reg_0 ),
        .\GNE_SYNC_RESET.scndry_resetn_reg (\GNE_SYNC_RESET.scndry_resetn_reg ),
        .S(S),
        .SR(SR),
        .ch1_sg_idle(ch1_sg_idle),
        .ch1_use_crntdesc(ch1_use_crntdesc),
        .ch2_use_crntdesc(ch2_use_crntdesc),
        .\ftch_error_addr_reg[31] (\ftch_error_addr_reg[31] ),
        .\ftch_error_addr_reg[31]_0 (\ftch_error_addr_reg[31]_0 ),
        .m_axi_sg_aclk(m_axi_sg_aclk),
        .mm2s_dmacr(mm2s_dmacr),
        .out(out),
        .s2mm_dmacr(s2mm_dmacr));
  design_1_axi_dma_0_0_axi_sg_ftch_sm I_FTCH_SG
       (.\CURRENT_BD_32.current_bd_reg[6] (ch2_ftch_active),
        .D(ftch_ns),
        .E(E),
        .\GEN_CH1_FETCH.ch1_active_i_reg_0 (\GEN_CH1_FETCH.ch1_active_i_reg ),
        .\GEN_CH1_FETCH.ch1_active_i_reg_1 (\GEN_CH1_FETCH.ch1_active_i_reg_0 ),
        .\GEN_CH1_FETCH.ch1_ftch_decerr_set_reg_0 (p_57_out),
        .\GEN_CH1_FETCH.ch1_ftch_interr_set_i_reg_0 (p_59_out),
        .\GEN_CH1_FETCH.ch1_ftch_slverr_set_reg_0 (p_58_out),
        .\GEN_CH2_FETCH.ch2_ftch_decerr_set_reg_0 (p_31_out),
        .\GEN_CH2_FETCH.ch2_ftch_idle_reg_0 (p_33_out),
        .\GEN_CH2_FETCH.ch2_ftch_slverr_set_reg_0 (p_32_out),
        .\GEN_PNTR_FOR_CH1.ch1_fetch_address_i_reg[31] (D),
        .\GEN_PNTR_FOR_CH2.ch2_sg_idle_reg (\GEN_CH2_FETCH.ch2_ftch_idle_reg ),
        .\GEN_S2MM.queue_empty2_new_reg (\GEN_S2MM.queue_empty2_new_reg ),
        .\GEN_S2MM_DMA_CONTROL.s2mm_desc_flush_i_reg (\GEN_S2MM_DMA_CONTROL.s2mm_desc_flush_i_reg_0 ),
        .\GEN_STALE_DESC_CHECK.ftch_stale_desc_reg (\GEN_STALE_DESC_CHECK.ftch_stale_desc_reg ),
        .\GNE_SYNC_RESET.scndry_resetn_reg (\GNE_SYNC_RESET.scndry_resetn_reg ),
        .Q(ftch_cs),
        .SR(SR),
        .ch1_ftch_pause(ch1_ftch_pause),
        .ch1_ftch_queue_empty(ch1_ftch_queue_empty),
        .ch1_sg_idle(ch1_sg_idle),
        .ch2_ftch_pause(ch2_ftch_pause),
        .\counter_reg[7] (Q),
        .data_concat1(data_concat1),
        .ftch_decerr(ftch_decerr),
        .ftch_done(ftch_done),
        .ftch_done_reg(I_FTCH_CMDSTS_IF_n_13),
        .\ftch_error_addr_reg[31]_0 (\ftch_error_addr_reg[31]_1 ),
        .\ftch_error_addr_reg[31]_1 (ftch_error_capture__4),
        .\ftch_error_addr_reg[6]_0 (\ftch_error_addr_reg[6] ),
        .ftch_error_reg(\ftch_cs_reg[1] ),
        .ftch_error_reg_0(ftch_error_reg),
        .ftch_slverr(ftch_slverr),
        .ftch_stale_desc(ftch_stale_desc),
        .m_axi_sg_aclk(m_axi_sg_aclk),
        .m_axi_sg_rdata(m_axi_sg_rdata),
        .m_axi_sg_rvalid(m_axi_sg_rvalid),
        .mm2s_desc_flush(mm2s_desc_flush),
        .mm2s_dmacr(mm2s_dmacr),
        .mm2s_stop_i(mm2s_stop_i),
        .out(out),
        .p_16_out(p_16_out),
        .p_29_out(p_29_out),
        .p_34_out(p_34_out),
        .p_55_out(p_55_out),
        .p_5_out(p_5_out),
        .p_60_out(p_60_out),
        .s2mm_dmacr(s2mm_dmacr),
        .s_axis_ftch_cmd_tready(s_axis_ftch_cmd_tready),
        .s_axis_ftch_cmd_tvalid(s_axis_ftch_cmd_tvalid),
        .s_axis_ftch_cmd_tvalid_reg(I_FTCH_SG_n_46),
        .sg_ftch_error0(sg_ftch_error0),
        .sg_ftch_error0_0(sg_ftch_error0_0),
        .\updt_error_addr_reg[31] (\updt_error_addr_reg[31] ));
endmodule

(* ORIG_REF_NAME = "axi_sg_ftch_pntr" *) 
module design_1_axi_dma_0_0_axi_sg_ftch_pntr
   (CO,
    \GEN_PNTR_FOR_CH2.ch2_sg_idle_reg_0 ,
    ch1_use_crntdesc,
    ch1_sg_idle,
    ch2_use_crntdesc,
    \GEN_CH2_FETCH.ch2_ftch_idle_reg ,
    D,
    \ftch_error_addr_reg[31] ,
    \ftch_error_addr_reg[31]_0 ,
    SR,
    mm2s_dmacr,
    m_axi_sg_aclk,
    s2mm_dmacr,
    S,
    \GEN_DESC_REG_FOR_SG.taildesc_lsb_i_reg[22] ,
    \GEN_DESC_REG_FOR_SG.taildesc_lsb_i_reg[30] ,
    \GEN_DESC_REG_FOR_SG.taildesc_lsb_i_reg[10] ,
    \GEN_DESC_REG_FOR_SG.taildesc_lsb_i_reg[22]_0 ,
    \GEN_DESC_REG_FOR_SG.taildesc_lsb_i_reg[30]_0 ,
    \GEN_PNTR_FOR_CH1.ch1_sg_idle_reg_0 ,
    \GEN_PNTR_FOR_CH2.ch2_sg_idle_reg_1 ,
    \GEN_NO_UPR_MSB_NXTDESC.ch1_nxtdesc_wren_reg ,
    \GEN_NO_UPR_MSB_NXTDESC.ch2_nxtdesc_wren_reg ,
    \GEN_CH1_FETCH.ch1_active_i_reg ,
    out,
    \GNE_SYNC_RESET.scndry_resetn_reg ,
    \GEN_DESC_REG_FOR_SG.curdesc_lsb_i_reg[31] ,
    \GEN_DESC_REG_FOR_SG.curdesc_lsb_i_reg[31]_0 );
  output [0:0]CO;
  output [0:0]\GEN_PNTR_FOR_CH2.ch2_sg_idle_reg_0 ;
  output ch1_use_crntdesc;
  output ch1_sg_idle;
  output ch2_use_crntdesc;
  output \GEN_CH2_FETCH.ch2_ftch_idle_reg ;
  output [25:0]D;
  output [25:0]\ftch_error_addr_reg[31] ;
  output [25:0]\ftch_error_addr_reg[31]_0 ;
  input [0:0]SR;
  input [0:0]mm2s_dmacr;
  input m_axi_sg_aclk;
  input [0:0]s2mm_dmacr;
  input [1:0]S;
  input [3:0]\GEN_DESC_REG_FOR_SG.taildesc_lsb_i_reg[22] ;
  input [2:0]\GEN_DESC_REG_FOR_SG.taildesc_lsb_i_reg[30] ;
  input [1:0]\GEN_DESC_REG_FOR_SG.taildesc_lsb_i_reg[10] ;
  input [3:0]\GEN_DESC_REG_FOR_SG.taildesc_lsb_i_reg[22]_0 ;
  input [2:0]\GEN_DESC_REG_FOR_SG.taildesc_lsb_i_reg[30]_0 ;
  input \GEN_PNTR_FOR_CH1.ch1_sg_idle_reg_0 ;
  input \GEN_PNTR_FOR_CH2.ch2_sg_idle_reg_1 ;
  input \GEN_NO_UPR_MSB_NXTDESC.ch1_nxtdesc_wren_reg ;
  input \GEN_NO_UPR_MSB_NXTDESC.ch2_nxtdesc_wren_reg ;
  input \GEN_CH1_FETCH.ch1_active_i_reg ;
  input out;
  input \GNE_SYNC_RESET.scndry_resetn_reg ;
  input [25:0]\GEN_DESC_REG_FOR_SG.curdesc_lsb_i_reg[31] ;
  input [25:0]\GEN_DESC_REG_FOR_SG.curdesc_lsb_i_reg[31]_0 ;

  wire [0:0]CO;
  wire [25:0]D;
  wire \GEN_CH1_FETCH.ch1_active_i_reg ;
  wire \GEN_CH2_FETCH.ch2_ftch_idle_reg ;
  wire [25:0]\GEN_DESC_REG_FOR_SG.curdesc_lsb_i_reg[31] ;
  wire [25:0]\GEN_DESC_REG_FOR_SG.curdesc_lsb_i_reg[31]_0 ;
  wire [1:0]\GEN_DESC_REG_FOR_SG.taildesc_lsb_i_reg[10] ;
  wire [3:0]\GEN_DESC_REG_FOR_SG.taildesc_lsb_i_reg[22] ;
  wire [3:0]\GEN_DESC_REG_FOR_SG.taildesc_lsb_i_reg[22]_0 ;
  wire [2:0]\GEN_DESC_REG_FOR_SG.taildesc_lsb_i_reg[30] ;
  wire [2:0]\GEN_DESC_REG_FOR_SG.taildesc_lsb_i_reg[30]_0 ;
  wire \GEN_NO_UPR_MSB_NXTDESC.ch1_nxtdesc_wren_reg ;
  wire \GEN_NO_UPR_MSB_NXTDESC.ch2_nxtdesc_wren_reg ;
  wire \GEN_PNTR_FOR_CH1.ch1_fetch_address_i[31]_i_1_n_0 ;
  wire \GEN_PNTR_FOR_CH1.ch1_sg_idle_reg_0 ;
  wire \GEN_PNTR_FOR_CH1.ch1_use_crntdesc_i_1_n_0 ;
  wire \GEN_PNTR_FOR_CH2.ch2_fetch_address_i[31]_i_1_n_0 ;
  wire [0:0]\GEN_PNTR_FOR_CH2.ch2_sg_idle_reg_0 ;
  wire \GEN_PNTR_FOR_CH2.ch2_sg_idle_reg_1 ;
  wire \GEN_PNTR_FOR_CH2.ch2_use_crntdesc_i_1_n_0 ;
  wire \GNE_SYNC_RESET.scndry_resetn_reg ;
  wire [1:0]S;
  wire [0:0]SR;
  wire ch1_run_stop_d1;
  wire ch1_sg_idle;
  wire ch1_use_crntdesc;
  wire ch2_run_stop_d1;
  wire ch2_use_crntdesc;
  wire [25:0]\ftch_error_addr_reg[31] ;
  wire [25:0]\ftch_error_addr_reg[31]_0 ;
  wire m_axi_sg_aclk;
  wire [0:0]mm2s_dmacr;
  wire out;
  wire p_0_out_carry__0_n_0;
  wire p_0_out_carry__0_n_1;
  wire p_0_out_carry__0_n_2;
  wire p_0_out_carry__0_n_3;
  wire p_0_out_carry__1_n_2;
  wire p_0_out_carry__1_n_3;
  wire p_0_out_carry_n_0;
  wire p_0_out_carry_n_1;
  wire p_0_out_carry_n_2;
  wire p_0_out_carry_n_3;
  wire p_1_out_carry__0_n_0;
  wire p_1_out_carry__0_n_1;
  wire p_1_out_carry__0_n_2;
  wire p_1_out_carry__0_n_3;
  wire p_1_out_carry__1_n_2;
  wire p_1_out_carry__1_n_3;
  wire p_1_out_carry_n_0;
  wire p_1_out_carry_n_1;
  wire p_1_out_carry_n_2;
  wire p_1_out_carry_n_3;
  wire [0:0]s2mm_dmacr;
  wire [3:0]NLW_p_0_out_carry_O_UNCONNECTED;
  wire [3:0]NLW_p_0_out_carry__0_O_UNCONNECTED;
  wire [3:3]NLW_p_0_out_carry__1_CO_UNCONNECTED;
  wire [3:0]NLW_p_0_out_carry__1_O_UNCONNECTED;
  wire [3:0]NLW_p_1_out_carry_O_UNCONNECTED;
  wire [3:0]NLW_p_1_out_carry__0_O_UNCONNECTED;
  wire [3:3]NLW_p_1_out_carry__1_CO_UNCONNECTED;
  wire [3:0]NLW_p_1_out_carry__1_O_UNCONNECTED;

  LUT2 #(
    .INIT(4'hE)) 
    \GEN_PNTR_FOR_CH1.ch1_fetch_address_i[31]_i_1 
       (.I0(ch1_use_crntdesc),
        .I1(\GEN_NO_UPR_MSB_NXTDESC.ch1_nxtdesc_wren_reg ),
        .O(\GEN_PNTR_FOR_CH1.ch1_fetch_address_i[31]_i_1_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \GEN_PNTR_FOR_CH1.ch1_fetch_address_i_reg[10] 
       (.C(m_axi_sg_aclk),
        .CE(\GEN_PNTR_FOR_CH1.ch1_fetch_address_i[31]_i_1_n_0 ),
        .D(\GEN_DESC_REG_FOR_SG.curdesc_lsb_i_reg[31]_0 [4]),
        .Q(\ftch_error_addr_reg[31] [4]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \GEN_PNTR_FOR_CH1.ch1_fetch_address_i_reg[11] 
       (.C(m_axi_sg_aclk),
        .CE(\GEN_PNTR_FOR_CH1.ch1_fetch_address_i[31]_i_1_n_0 ),
        .D(\GEN_DESC_REG_FOR_SG.curdesc_lsb_i_reg[31]_0 [5]),
        .Q(\ftch_error_addr_reg[31] [5]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \GEN_PNTR_FOR_CH1.ch1_fetch_address_i_reg[12] 
       (.C(m_axi_sg_aclk),
        .CE(\GEN_PNTR_FOR_CH1.ch1_fetch_address_i[31]_i_1_n_0 ),
        .D(\GEN_DESC_REG_FOR_SG.curdesc_lsb_i_reg[31]_0 [6]),
        .Q(\ftch_error_addr_reg[31] [6]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \GEN_PNTR_FOR_CH1.ch1_fetch_address_i_reg[13] 
       (.C(m_axi_sg_aclk),
        .CE(\GEN_PNTR_FOR_CH1.ch1_fetch_address_i[31]_i_1_n_0 ),
        .D(\GEN_DESC_REG_FOR_SG.curdesc_lsb_i_reg[31]_0 [7]),
        .Q(\ftch_error_addr_reg[31] [7]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \GEN_PNTR_FOR_CH1.ch1_fetch_address_i_reg[14] 
       (.C(m_axi_sg_aclk),
        .CE(\GEN_PNTR_FOR_CH1.ch1_fetch_address_i[31]_i_1_n_0 ),
        .D(\GEN_DESC_REG_FOR_SG.curdesc_lsb_i_reg[31]_0 [8]),
        .Q(\ftch_error_addr_reg[31] [8]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \GEN_PNTR_FOR_CH1.ch1_fetch_address_i_reg[15] 
       (.C(m_axi_sg_aclk),
        .CE(\GEN_PNTR_FOR_CH1.ch1_fetch_address_i[31]_i_1_n_0 ),
        .D(\GEN_DESC_REG_FOR_SG.curdesc_lsb_i_reg[31]_0 [9]),
        .Q(\ftch_error_addr_reg[31] [9]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \GEN_PNTR_FOR_CH1.ch1_fetch_address_i_reg[16] 
       (.C(m_axi_sg_aclk),
        .CE(\GEN_PNTR_FOR_CH1.ch1_fetch_address_i[31]_i_1_n_0 ),
        .D(\GEN_DESC_REG_FOR_SG.curdesc_lsb_i_reg[31]_0 [10]),
        .Q(\ftch_error_addr_reg[31] [10]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \GEN_PNTR_FOR_CH1.ch1_fetch_address_i_reg[17] 
       (.C(m_axi_sg_aclk),
        .CE(\GEN_PNTR_FOR_CH1.ch1_fetch_address_i[31]_i_1_n_0 ),
        .D(\GEN_DESC_REG_FOR_SG.curdesc_lsb_i_reg[31]_0 [11]),
        .Q(\ftch_error_addr_reg[31] [11]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \GEN_PNTR_FOR_CH1.ch1_fetch_address_i_reg[18] 
       (.C(m_axi_sg_aclk),
        .CE(\GEN_PNTR_FOR_CH1.ch1_fetch_address_i[31]_i_1_n_0 ),
        .D(\GEN_DESC_REG_FOR_SG.curdesc_lsb_i_reg[31]_0 [12]),
        .Q(\ftch_error_addr_reg[31] [12]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \GEN_PNTR_FOR_CH1.ch1_fetch_address_i_reg[19] 
       (.C(m_axi_sg_aclk),
        .CE(\GEN_PNTR_FOR_CH1.ch1_fetch_address_i[31]_i_1_n_0 ),
        .D(\GEN_DESC_REG_FOR_SG.curdesc_lsb_i_reg[31]_0 [13]),
        .Q(\ftch_error_addr_reg[31] [13]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \GEN_PNTR_FOR_CH1.ch1_fetch_address_i_reg[20] 
       (.C(m_axi_sg_aclk),
        .CE(\GEN_PNTR_FOR_CH1.ch1_fetch_address_i[31]_i_1_n_0 ),
        .D(\GEN_DESC_REG_FOR_SG.curdesc_lsb_i_reg[31]_0 [14]),
        .Q(\ftch_error_addr_reg[31] [14]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \GEN_PNTR_FOR_CH1.ch1_fetch_address_i_reg[21] 
       (.C(m_axi_sg_aclk),
        .CE(\GEN_PNTR_FOR_CH1.ch1_fetch_address_i[31]_i_1_n_0 ),
        .D(\GEN_DESC_REG_FOR_SG.curdesc_lsb_i_reg[31]_0 [15]),
        .Q(\ftch_error_addr_reg[31] [15]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \GEN_PNTR_FOR_CH1.ch1_fetch_address_i_reg[22] 
       (.C(m_axi_sg_aclk),
        .CE(\GEN_PNTR_FOR_CH1.ch1_fetch_address_i[31]_i_1_n_0 ),
        .D(\GEN_DESC_REG_FOR_SG.curdesc_lsb_i_reg[31]_0 [16]),
        .Q(\ftch_error_addr_reg[31] [16]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \GEN_PNTR_FOR_CH1.ch1_fetch_address_i_reg[23] 
       (.C(m_axi_sg_aclk),
        .CE(\GEN_PNTR_FOR_CH1.ch1_fetch_address_i[31]_i_1_n_0 ),
        .D(\GEN_DESC_REG_FOR_SG.curdesc_lsb_i_reg[31]_0 [17]),
        .Q(\ftch_error_addr_reg[31] [17]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \GEN_PNTR_FOR_CH1.ch1_fetch_address_i_reg[24] 
       (.C(m_axi_sg_aclk),
        .CE(\GEN_PNTR_FOR_CH1.ch1_fetch_address_i[31]_i_1_n_0 ),
        .D(\GEN_DESC_REG_FOR_SG.curdesc_lsb_i_reg[31]_0 [18]),
        .Q(\ftch_error_addr_reg[31] [18]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \GEN_PNTR_FOR_CH1.ch1_fetch_address_i_reg[25] 
       (.C(m_axi_sg_aclk),
        .CE(\GEN_PNTR_FOR_CH1.ch1_fetch_address_i[31]_i_1_n_0 ),
        .D(\GEN_DESC_REG_FOR_SG.curdesc_lsb_i_reg[31]_0 [19]),
        .Q(\ftch_error_addr_reg[31] [19]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \GEN_PNTR_FOR_CH1.ch1_fetch_address_i_reg[26] 
       (.C(m_axi_sg_aclk),
        .CE(\GEN_PNTR_FOR_CH1.ch1_fetch_address_i[31]_i_1_n_0 ),
        .D(\GEN_DESC_REG_FOR_SG.curdesc_lsb_i_reg[31]_0 [20]),
        .Q(\ftch_error_addr_reg[31] [20]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \GEN_PNTR_FOR_CH1.ch1_fetch_address_i_reg[27] 
       (.C(m_axi_sg_aclk),
        .CE(\GEN_PNTR_FOR_CH1.ch1_fetch_address_i[31]_i_1_n_0 ),
        .D(\GEN_DESC_REG_FOR_SG.curdesc_lsb_i_reg[31]_0 [21]),
        .Q(\ftch_error_addr_reg[31] [21]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \GEN_PNTR_FOR_CH1.ch1_fetch_address_i_reg[28] 
       (.C(m_axi_sg_aclk),
        .CE(\GEN_PNTR_FOR_CH1.ch1_fetch_address_i[31]_i_1_n_0 ),
        .D(\GEN_DESC_REG_FOR_SG.curdesc_lsb_i_reg[31]_0 [22]),
        .Q(\ftch_error_addr_reg[31] [22]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \GEN_PNTR_FOR_CH1.ch1_fetch_address_i_reg[29] 
       (.C(m_axi_sg_aclk),
        .CE(\GEN_PNTR_FOR_CH1.ch1_fetch_address_i[31]_i_1_n_0 ),
        .D(\GEN_DESC_REG_FOR_SG.curdesc_lsb_i_reg[31]_0 [23]),
        .Q(\ftch_error_addr_reg[31] [23]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \GEN_PNTR_FOR_CH1.ch1_fetch_address_i_reg[30] 
       (.C(m_axi_sg_aclk),
        .CE(\GEN_PNTR_FOR_CH1.ch1_fetch_address_i[31]_i_1_n_0 ),
        .D(\GEN_DESC_REG_FOR_SG.curdesc_lsb_i_reg[31]_0 [24]),
        .Q(\ftch_error_addr_reg[31] [24]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \GEN_PNTR_FOR_CH1.ch1_fetch_address_i_reg[31] 
       (.C(m_axi_sg_aclk),
        .CE(\GEN_PNTR_FOR_CH1.ch1_fetch_address_i[31]_i_1_n_0 ),
        .D(\GEN_DESC_REG_FOR_SG.curdesc_lsb_i_reg[31]_0 [25]),
        .Q(\ftch_error_addr_reg[31] [25]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \GEN_PNTR_FOR_CH1.ch1_fetch_address_i_reg[6] 
       (.C(m_axi_sg_aclk),
        .CE(\GEN_PNTR_FOR_CH1.ch1_fetch_address_i[31]_i_1_n_0 ),
        .D(\GEN_DESC_REG_FOR_SG.curdesc_lsb_i_reg[31]_0 [0]),
        .Q(\ftch_error_addr_reg[31] [0]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \GEN_PNTR_FOR_CH1.ch1_fetch_address_i_reg[7] 
       (.C(m_axi_sg_aclk),
        .CE(\GEN_PNTR_FOR_CH1.ch1_fetch_address_i[31]_i_1_n_0 ),
        .D(\GEN_DESC_REG_FOR_SG.curdesc_lsb_i_reg[31]_0 [1]),
        .Q(\ftch_error_addr_reg[31] [1]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \GEN_PNTR_FOR_CH1.ch1_fetch_address_i_reg[8] 
       (.C(m_axi_sg_aclk),
        .CE(\GEN_PNTR_FOR_CH1.ch1_fetch_address_i[31]_i_1_n_0 ),
        .D(\GEN_DESC_REG_FOR_SG.curdesc_lsb_i_reg[31]_0 [2]),
        .Q(\ftch_error_addr_reg[31] [2]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \GEN_PNTR_FOR_CH1.ch1_fetch_address_i_reg[9] 
       (.C(m_axi_sg_aclk),
        .CE(\GEN_PNTR_FOR_CH1.ch1_fetch_address_i[31]_i_1_n_0 ),
        .D(\GEN_DESC_REG_FOR_SG.curdesc_lsb_i_reg[31]_0 [3]),
        .Q(\ftch_error_addr_reg[31] [3]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \GEN_PNTR_FOR_CH1.ch1_run_stop_d1_reg 
       (.C(m_axi_sg_aclk),
        .CE(1'b1),
        .D(mm2s_dmacr),
        .Q(ch1_run_stop_d1),
        .R(SR));
  FDRE \GEN_PNTR_FOR_CH1.ch1_sg_idle_reg 
       (.C(m_axi_sg_aclk),
        .CE(1'b1),
        .D(\GEN_PNTR_FOR_CH1.ch1_sg_idle_reg_0 ),
        .Q(ch1_sg_idle),
        .R(1'b0));
  LUT6 #(
    .INIT(64'h00000000AEAEAE00)) 
    \GEN_PNTR_FOR_CH1.ch1_use_crntdesc_i_1 
       (.I0(ch1_use_crntdesc),
        .I1(mm2s_dmacr),
        .I2(ch1_run_stop_d1),
        .I3(out),
        .I4(\GNE_SYNC_RESET.scndry_resetn_reg ),
        .I5(\GEN_NO_UPR_MSB_NXTDESC.ch1_nxtdesc_wren_reg ),
        .O(\GEN_PNTR_FOR_CH1.ch1_use_crntdesc_i_1_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \GEN_PNTR_FOR_CH1.ch1_use_crntdesc_reg 
       (.C(m_axi_sg_aclk),
        .CE(1'b1),
        .D(\GEN_PNTR_FOR_CH1.ch1_use_crntdesc_i_1_n_0 ),
        .Q(ch1_use_crntdesc),
        .R(1'b0));
  LUT2 #(
    .INIT(4'hE)) 
    \GEN_PNTR_FOR_CH2.ch2_fetch_address_i[31]_i_1 
       (.I0(ch2_use_crntdesc),
        .I1(\GEN_NO_UPR_MSB_NXTDESC.ch2_nxtdesc_wren_reg ),
        .O(\GEN_PNTR_FOR_CH2.ch2_fetch_address_i[31]_i_1_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \GEN_PNTR_FOR_CH2.ch2_fetch_address_i_reg[10] 
       (.C(m_axi_sg_aclk),
        .CE(\GEN_PNTR_FOR_CH2.ch2_fetch_address_i[31]_i_1_n_0 ),
        .D(\GEN_DESC_REG_FOR_SG.curdesc_lsb_i_reg[31] [4]),
        .Q(\ftch_error_addr_reg[31]_0 [4]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \GEN_PNTR_FOR_CH2.ch2_fetch_address_i_reg[11] 
       (.C(m_axi_sg_aclk),
        .CE(\GEN_PNTR_FOR_CH2.ch2_fetch_address_i[31]_i_1_n_0 ),
        .D(\GEN_DESC_REG_FOR_SG.curdesc_lsb_i_reg[31] [5]),
        .Q(\ftch_error_addr_reg[31]_0 [5]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \GEN_PNTR_FOR_CH2.ch2_fetch_address_i_reg[12] 
       (.C(m_axi_sg_aclk),
        .CE(\GEN_PNTR_FOR_CH2.ch2_fetch_address_i[31]_i_1_n_0 ),
        .D(\GEN_DESC_REG_FOR_SG.curdesc_lsb_i_reg[31] [6]),
        .Q(\ftch_error_addr_reg[31]_0 [6]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \GEN_PNTR_FOR_CH2.ch2_fetch_address_i_reg[13] 
       (.C(m_axi_sg_aclk),
        .CE(\GEN_PNTR_FOR_CH2.ch2_fetch_address_i[31]_i_1_n_0 ),
        .D(\GEN_DESC_REG_FOR_SG.curdesc_lsb_i_reg[31] [7]),
        .Q(\ftch_error_addr_reg[31]_0 [7]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \GEN_PNTR_FOR_CH2.ch2_fetch_address_i_reg[14] 
       (.C(m_axi_sg_aclk),
        .CE(\GEN_PNTR_FOR_CH2.ch2_fetch_address_i[31]_i_1_n_0 ),
        .D(\GEN_DESC_REG_FOR_SG.curdesc_lsb_i_reg[31] [8]),
        .Q(\ftch_error_addr_reg[31]_0 [8]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \GEN_PNTR_FOR_CH2.ch2_fetch_address_i_reg[15] 
       (.C(m_axi_sg_aclk),
        .CE(\GEN_PNTR_FOR_CH2.ch2_fetch_address_i[31]_i_1_n_0 ),
        .D(\GEN_DESC_REG_FOR_SG.curdesc_lsb_i_reg[31] [9]),
        .Q(\ftch_error_addr_reg[31]_0 [9]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \GEN_PNTR_FOR_CH2.ch2_fetch_address_i_reg[16] 
       (.C(m_axi_sg_aclk),
        .CE(\GEN_PNTR_FOR_CH2.ch2_fetch_address_i[31]_i_1_n_0 ),
        .D(\GEN_DESC_REG_FOR_SG.curdesc_lsb_i_reg[31] [10]),
        .Q(\ftch_error_addr_reg[31]_0 [10]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \GEN_PNTR_FOR_CH2.ch2_fetch_address_i_reg[17] 
       (.C(m_axi_sg_aclk),
        .CE(\GEN_PNTR_FOR_CH2.ch2_fetch_address_i[31]_i_1_n_0 ),
        .D(\GEN_DESC_REG_FOR_SG.curdesc_lsb_i_reg[31] [11]),
        .Q(\ftch_error_addr_reg[31]_0 [11]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \GEN_PNTR_FOR_CH2.ch2_fetch_address_i_reg[18] 
       (.C(m_axi_sg_aclk),
        .CE(\GEN_PNTR_FOR_CH2.ch2_fetch_address_i[31]_i_1_n_0 ),
        .D(\GEN_DESC_REG_FOR_SG.curdesc_lsb_i_reg[31] [12]),
        .Q(\ftch_error_addr_reg[31]_0 [12]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \GEN_PNTR_FOR_CH2.ch2_fetch_address_i_reg[19] 
       (.C(m_axi_sg_aclk),
        .CE(\GEN_PNTR_FOR_CH2.ch2_fetch_address_i[31]_i_1_n_0 ),
        .D(\GEN_DESC_REG_FOR_SG.curdesc_lsb_i_reg[31] [13]),
        .Q(\ftch_error_addr_reg[31]_0 [13]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \GEN_PNTR_FOR_CH2.ch2_fetch_address_i_reg[20] 
       (.C(m_axi_sg_aclk),
        .CE(\GEN_PNTR_FOR_CH2.ch2_fetch_address_i[31]_i_1_n_0 ),
        .D(\GEN_DESC_REG_FOR_SG.curdesc_lsb_i_reg[31] [14]),
        .Q(\ftch_error_addr_reg[31]_0 [14]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \GEN_PNTR_FOR_CH2.ch2_fetch_address_i_reg[21] 
       (.C(m_axi_sg_aclk),
        .CE(\GEN_PNTR_FOR_CH2.ch2_fetch_address_i[31]_i_1_n_0 ),
        .D(\GEN_DESC_REG_FOR_SG.curdesc_lsb_i_reg[31] [15]),
        .Q(\ftch_error_addr_reg[31]_0 [15]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \GEN_PNTR_FOR_CH2.ch2_fetch_address_i_reg[22] 
       (.C(m_axi_sg_aclk),
        .CE(\GEN_PNTR_FOR_CH2.ch2_fetch_address_i[31]_i_1_n_0 ),
        .D(\GEN_DESC_REG_FOR_SG.curdesc_lsb_i_reg[31] [16]),
        .Q(\ftch_error_addr_reg[31]_0 [16]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \GEN_PNTR_FOR_CH2.ch2_fetch_address_i_reg[23] 
       (.C(m_axi_sg_aclk),
        .CE(\GEN_PNTR_FOR_CH2.ch2_fetch_address_i[31]_i_1_n_0 ),
        .D(\GEN_DESC_REG_FOR_SG.curdesc_lsb_i_reg[31] [17]),
        .Q(\ftch_error_addr_reg[31]_0 [17]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \GEN_PNTR_FOR_CH2.ch2_fetch_address_i_reg[24] 
       (.C(m_axi_sg_aclk),
        .CE(\GEN_PNTR_FOR_CH2.ch2_fetch_address_i[31]_i_1_n_0 ),
        .D(\GEN_DESC_REG_FOR_SG.curdesc_lsb_i_reg[31] [18]),
        .Q(\ftch_error_addr_reg[31]_0 [18]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \GEN_PNTR_FOR_CH2.ch2_fetch_address_i_reg[25] 
       (.C(m_axi_sg_aclk),
        .CE(\GEN_PNTR_FOR_CH2.ch2_fetch_address_i[31]_i_1_n_0 ),
        .D(\GEN_DESC_REG_FOR_SG.curdesc_lsb_i_reg[31] [19]),
        .Q(\ftch_error_addr_reg[31]_0 [19]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \GEN_PNTR_FOR_CH2.ch2_fetch_address_i_reg[26] 
       (.C(m_axi_sg_aclk),
        .CE(\GEN_PNTR_FOR_CH2.ch2_fetch_address_i[31]_i_1_n_0 ),
        .D(\GEN_DESC_REG_FOR_SG.curdesc_lsb_i_reg[31] [20]),
        .Q(\ftch_error_addr_reg[31]_0 [20]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \GEN_PNTR_FOR_CH2.ch2_fetch_address_i_reg[27] 
       (.C(m_axi_sg_aclk),
        .CE(\GEN_PNTR_FOR_CH2.ch2_fetch_address_i[31]_i_1_n_0 ),
        .D(\GEN_DESC_REG_FOR_SG.curdesc_lsb_i_reg[31] [21]),
        .Q(\ftch_error_addr_reg[31]_0 [21]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \GEN_PNTR_FOR_CH2.ch2_fetch_address_i_reg[28] 
       (.C(m_axi_sg_aclk),
        .CE(\GEN_PNTR_FOR_CH2.ch2_fetch_address_i[31]_i_1_n_0 ),
        .D(\GEN_DESC_REG_FOR_SG.curdesc_lsb_i_reg[31] [22]),
        .Q(\ftch_error_addr_reg[31]_0 [22]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \GEN_PNTR_FOR_CH2.ch2_fetch_address_i_reg[29] 
       (.C(m_axi_sg_aclk),
        .CE(\GEN_PNTR_FOR_CH2.ch2_fetch_address_i[31]_i_1_n_0 ),
        .D(\GEN_DESC_REG_FOR_SG.curdesc_lsb_i_reg[31] [23]),
        .Q(\ftch_error_addr_reg[31]_0 [23]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \GEN_PNTR_FOR_CH2.ch2_fetch_address_i_reg[30] 
       (.C(m_axi_sg_aclk),
        .CE(\GEN_PNTR_FOR_CH2.ch2_fetch_address_i[31]_i_1_n_0 ),
        .D(\GEN_DESC_REG_FOR_SG.curdesc_lsb_i_reg[31] [24]),
        .Q(\ftch_error_addr_reg[31]_0 [24]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \GEN_PNTR_FOR_CH2.ch2_fetch_address_i_reg[31] 
       (.C(m_axi_sg_aclk),
        .CE(\GEN_PNTR_FOR_CH2.ch2_fetch_address_i[31]_i_1_n_0 ),
        .D(\GEN_DESC_REG_FOR_SG.curdesc_lsb_i_reg[31] [25]),
        .Q(\ftch_error_addr_reg[31]_0 [25]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \GEN_PNTR_FOR_CH2.ch2_fetch_address_i_reg[6] 
       (.C(m_axi_sg_aclk),
        .CE(\GEN_PNTR_FOR_CH2.ch2_fetch_address_i[31]_i_1_n_0 ),
        .D(\GEN_DESC_REG_FOR_SG.curdesc_lsb_i_reg[31] [0]),
        .Q(\ftch_error_addr_reg[31]_0 [0]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \GEN_PNTR_FOR_CH2.ch2_fetch_address_i_reg[7] 
       (.C(m_axi_sg_aclk),
        .CE(\GEN_PNTR_FOR_CH2.ch2_fetch_address_i[31]_i_1_n_0 ),
        .D(\GEN_DESC_REG_FOR_SG.curdesc_lsb_i_reg[31] [1]),
        .Q(\ftch_error_addr_reg[31]_0 [1]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \GEN_PNTR_FOR_CH2.ch2_fetch_address_i_reg[8] 
       (.C(m_axi_sg_aclk),
        .CE(\GEN_PNTR_FOR_CH2.ch2_fetch_address_i[31]_i_1_n_0 ),
        .D(\GEN_DESC_REG_FOR_SG.curdesc_lsb_i_reg[31] [2]),
        .Q(\ftch_error_addr_reg[31]_0 [2]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \GEN_PNTR_FOR_CH2.ch2_fetch_address_i_reg[9] 
       (.C(m_axi_sg_aclk),
        .CE(\GEN_PNTR_FOR_CH2.ch2_fetch_address_i[31]_i_1_n_0 ),
        .D(\GEN_DESC_REG_FOR_SG.curdesc_lsb_i_reg[31] [3]),
        .Q(\ftch_error_addr_reg[31]_0 [3]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \GEN_PNTR_FOR_CH2.ch2_run_stop_d1_reg 
       (.C(m_axi_sg_aclk),
        .CE(1'b1),
        .D(s2mm_dmacr),
        .Q(ch2_run_stop_d1),
        .R(SR));
  FDRE \GEN_PNTR_FOR_CH2.ch2_sg_idle_reg 
       (.C(m_axi_sg_aclk),
        .CE(1'b1),
        .D(\GEN_PNTR_FOR_CH2.ch2_sg_idle_reg_1 ),
        .Q(\GEN_CH2_FETCH.ch2_ftch_idle_reg ),
        .R(1'b0));
  LUT6 #(
    .INIT(64'h00000000AEAEAE00)) 
    \GEN_PNTR_FOR_CH2.ch2_use_crntdesc_i_1 
       (.I0(ch2_use_crntdesc),
        .I1(s2mm_dmacr),
        .I2(ch2_run_stop_d1),
        .I3(out),
        .I4(\GNE_SYNC_RESET.scndry_resetn_reg ),
        .I5(\GEN_NO_UPR_MSB_NXTDESC.ch2_nxtdesc_wren_reg ),
        .O(\GEN_PNTR_FOR_CH2.ch2_use_crntdesc_i_1_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \GEN_PNTR_FOR_CH2.ch2_use_crntdesc_reg 
       (.C(m_axi_sg_aclk),
        .CE(1'b1),
        .D(\GEN_PNTR_FOR_CH2.ch2_use_crntdesc_i_1_n_0 ),
        .Q(ch2_use_crntdesc),
        .R(1'b0));
  (* SOFT_HLUTNM = "soft_lutpair100" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \ftch_error_addr[10]_i_1 
       (.I0(\ftch_error_addr_reg[31] [4]),
        .I1(\GEN_CH1_FETCH.ch1_active_i_reg ),
        .I2(\ftch_error_addr_reg[31]_0 [4]),
        .O(D[4]));
  (* SOFT_HLUTNM = "soft_lutpair100" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \ftch_error_addr[11]_i_1 
       (.I0(\ftch_error_addr_reg[31] [5]),
        .I1(\GEN_CH1_FETCH.ch1_active_i_reg ),
        .I2(\ftch_error_addr_reg[31]_0 [5]),
        .O(D[5]));
  (* SOFT_HLUTNM = "soft_lutpair99" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \ftch_error_addr[12]_i_1 
       (.I0(\ftch_error_addr_reg[31] [6]),
        .I1(\GEN_CH1_FETCH.ch1_active_i_reg ),
        .I2(\ftch_error_addr_reg[31]_0 [6]),
        .O(D[6]));
  (* SOFT_HLUTNM = "soft_lutpair99" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \ftch_error_addr[13]_i_1 
       (.I0(\ftch_error_addr_reg[31] [7]),
        .I1(\GEN_CH1_FETCH.ch1_active_i_reg ),
        .I2(\ftch_error_addr_reg[31]_0 [7]),
        .O(D[7]));
  (* SOFT_HLUTNM = "soft_lutpair98" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \ftch_error_addr[14]_i_1 
       (.I0(\ftch_error_addr_reg[31] [8]),
        .I1(\GEN_CH1_FETCH.ch1_active_i_reg ),
        .I2(\ftch_error_addr_reg[31]_0 [8]),
        .O(D[8]));
  (* SOFT_HLUTNM = "soft_lutpair98" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \ftch_error_addr[15]_i_1 
       (.I0(\ftch_error_addr_reg[31] [9]),
        .I1(\GEN_CH1_FETCH.ch1_active_i_reg ),
        .I2(\ftch_error_addr_reg[31]_0 [9]),
        .O(D[9]));
  (* SOFT_HLUTNM = "soft_lutpair97" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \ftch_error_addr[16]_i_1 
       (.I0(\ftch_error_addr_reg[31] [10]),
        .I1(\GEN_CH1_FETCH.ch1_active_i_reg ),
        .I2(\ftch_error_addr_reg[31]_0 [10]),
        .O(D[10]));
  (* SOFT_HLUTNM = "soft_lutpair97" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \ftch_error_addr[17]_i_1 
       (.I0(\ftch_error_addr_reg[31] [11]),
        .I1(\GEN_CH1_FETCH.ch1_active_i_reg ),
        .I2(\ftch_error_addr_reg[31]_0 [11]),
        .O(D[11]));
  (* SOFT_HLUTNM = "soft_lutpair96" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \ftch_error_addr[18]_i_1 
       (.I0(\ftch_error_addr_reg[31] [12]),
        .I1(\GEN_CH1_FETCH.ch1_active_i_reg ),
        .I2(\ftch_error_addr_reg[31]_0 [12]),
        .O(D[12]));
  (* SOFT_HLUTNM = "soft_lutpair96" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \ftch_error_addr[19]_i_1 
       (.I0(\ftch_error_addr_reg[31] [13]),
        .I1(\GEN_CH1_FETCH.ch1_active_i_reg ),
        .I2(\ftch_error_addr_reg[31]_0 [13]),
        .O(D[13]));
  (* SOFT_HLUTNM = "soft_lutpair95" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \ftch_error_addr[20]_i_1 
       (.I0(\ftch_error_addr_reg[31] [14]),
        .I1(\GEN_CH1_FETCH.ch1_active_i_reg ),
        .I2(\ftch_error_addr_reg[31]_0 [14]),
        .O(D[14]));
  (* SOFT_HLUTNM = "soft_lutpair95" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \ftch_error_addr[21]_i_1 
       (.I0(\ftch_error_addr_reg[31] [15]),
        .I1(\GEN_CH1_FETCH.ch1_active_i_reg ),
        .I2(\ftch_error_addr_reg[31]_0 [15]),
        .O(D[15]));
  (* SOFT_HLUTNM = "soft_lutpair94" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \ftch_error_addr[22]_i_1 
       (.I0(\ftch_error_addr_reg[31] [16]),
        .I1(\GEN_CH1_FETCH.ch1_active_i_reg ),
        .I2(\ftch_error_addr_reg[31]_0 [16]),
        .O(D[16]));
  (* SOFT_HLUTNM = "soft_lutpair94" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \ftch_error_addr[23]_i_1 
       (.I0(\ftch_error_addr_reg[31] [17]),
        .I1(\GEN_CH1_FETCH.ch1_active_i_reg ),
        .I2(\ftch_error_addr_reg[31]_0 [17]),
        .O(D[17]));
  (* SOFT_HLUTNM = "soft_lutpair93" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \ftch_error_addr[24]_i_1 
       (.I0(\ftch_error_addr_reg[31] [18]),
        .I1(\GEN_CH1_FETCH.ch1_active_i_reg ),
        .I2(\ftch_error_addr_reg[31]_0 [18]),
        .O(D[18]));
  (* SOFT_HLUTNM = "soft_lutpair93" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \ftch_error_addr[25]_i_1 
       (.I0(\ftch_error_addr_reg[31] [19]),
        .I1(\GEN_CH1_FETCH.ch1_active_i_reg ),
        .I2(\ftch_error_addr_reg[31]_0 [19]),
        .O(D[19]));
  (* SOFT_HLUTNM = "soft_lutpair92" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \ftch_error_addr[26]_i_1 
       (.I0(\ftch_error_addr_reg[31] [20]),
        .I1(\GEN_CH1_FETCH.ch1_active_i_reg ),
        .I2(\ftch_error_addr_reg[31]_0 [20]),
        .O(D[20]));
  (* SOFT_HLUTNM = "soft_lutpair92" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \ftch_error_addr[27]_i_1 
       (.I0(\ftch_error_addr_reg[31] [21]),
        .I1(\GEN_CH1_FETCH.ch1_active_i_reg ),
        .I2(\ftch_error_addr_reg[31]_0 [21]),
        .O(D[21]));
  (* SOFT_HLUTNM = "soft_lutpair91" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \ftch_error_addr[28]_i_1 
       (.I0(\ftch_error_addr_reg[31] [22]),
        .I1(\GEN_CH1_FETCH.ch1_active_i_reg ),
        .I2(\ftch_error_addr_reg[31]_0 [22]),
        .O(D[22]));
  (* SOFT_HLUTNM = "soft_lutpair90" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \ftch_error_addr[29]_i_1 
       (.I0(\ftch_error_addr_reg[31] [23]),
        .I1(\GEN_CH1_FETCH.ch1_active_i_reg ),
        .I2(\ftch_error_addr_reg[31]_0 [23]),
        .O(D[23]));
  (* SOFT_HLUTNM = "soft_lutpair91" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \ftch_error_addr[30]_i_1 
       (.I0(\ftch_error_addr_reg[31] [24]),
        .I1(\GEN_CH1_FETCH.ch1_active_i_reg ),
        .I2(\ftch_error_addr_reg[31]_0 [24]),
        .O(D[24]));
  (* SOFT_HLUTNM = "soft_lutpair90" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \ftch_error_addr[31]_i_2 
       (.I0(\ftch_error_addr_reg[31] [25]),
        .I1(\GEN_CH1_FETCH.ch1_active_i_reg ),
        .I2(\ftch_error_addr_reg[31]_0 [25]),
        .O(D[25]));
  (* SOFT_HLUTNM = "soft_lutpair102" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \ftch_error_addr[6]_i_1 
       (.I0(\ftch_error_addr_reg[31] [0]),
        .I1(\GEN_CH1_FETCH.ch1_active_i_reg ),
        .I2(\ftch_error_addr_reg[31]_0 [0]),
        .O(D[0]));
  (* SOFT_HLUTNM = "soft_lutpair102" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \ftch_error_addr[7]_i_1 
       (.I0(\ftch_error_addr_reg[31] [1]),
        .I1(\GEN_CH1_FETCH.ch1_active_i_reg ),
        .I2(\ftch_error_addr_reg[31]_0 [1]),
        .O(D[1]));
  (* SOFT_HLUTNM = "soft_lutpair101" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \ftch_error_addr[8]_i_1 
       (.I0(\ftch_error_addr_reg[31] [2]),
        .I1(\GEN_CH1_FETCH.ch1_active_i_reg ),
        .I2(\ftch_error_addr_reg[31]_0 [2]),
        .O(D[2]));
  (* SOFT_HLUTNM = "soft_lutpair101" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \ftch_error_addr[9]_i_1 
       (.I0(\ftch_error_addr_reg[31] [3]),
        .I1(\GEN_CH1_FETCH.ch1_active_i_reg ),
        .I2(\ftch_error_addr_reg[31]_0 [3]),
        .O(D[3]));
  CARRY4 p_0_out_carry
       (.CI(1'b0),
        .CO({p_0_out_carry_n_0,p_0_out_carry_n_1,p_0_out_carry_n_2,p_0_out_carry_n_3}),
        .CYINIT(1'b1),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(NLW_p_0_out_carry_O_UNCONNECTED[3:0]),
        .S({\GEN_DESC_REG_FOR_SG.taildesc_lsb_i_reg[10] ,1'b1,1'b1}));
  CARRY4 p_0_out_carry__0
       (.CI(p_0_out_carry_n_0),
        .CO({p_0_out_carry__0_n_0,p_0_out_carry__0_n_1,p_0_out_carry__0_n_2,p_0_out_carry__0_n_3}),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(NLW_p_0_out_carry__0_O_UNCONNECTED[3:0]),
        .S(\GEN_DESC_REG_FOR_SG.taildesc_lsb_i_reg[22]_0 ));
  CARRY4 p_0_out_carry__1
       (.CI(p_0_out_carry__0_n_0),
        .CO({NLW_p_0_out_carry__1_CO_UNCONNECTED[3],\GEN_PNTR_FOR_CH2.ch2_sg_idle_reg_0 ,p_0_out_carry__1_n_2,p_0_out_carry__1_n_3}),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(NLW_p_0_out_carry__1_O_UNCONNECTED[3:0]),
        .S({1'b0,\GEN_DESC_REG_FOR_SG.taildesc_lsb_i_reg[30]_0 }));
  CARRY4 p_1_out_carry
       (.CI(1'b0),
        .CO({p_1_out_carry_n_0,p_1_out_carry_n_1,p_1_out_carry_n_2,p_1_out_carry_n_3}),
        .CYINIT(1'b1),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(NLW_p_1_out_carry_O_UNCONNECTED[3:0]),
        .S({S,1'b1,1'b1}));
  CARRY4 p_1_out_carry__0
       (.CI(p_1_out_carry_n_0),
        .CO({p_1_out_carry__0_n_0,p_1_out_carry__0_n_1,p_1_out_carry__0_n_2,p_1_out_carry__0_n_3}),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(NLW_p_1_out_carry__0_O_UNCONNECTED[3:0]),
        .S(\GEN_DESC_REG_FOR_SG.taildesc_lsb_i_reg[22] ));
  CARRY4 p_1_out_carry__1
       (.CI(p_1_out_carry__0_n_0),
        .CO({NLW_p_1_out_carry__1_CO_UNCONNECTED[3],CO,p_1_out_carry__1_n_2,p_1_out_carry__1_n_3}),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(NLW_p_1_out_carry__1_O_UNCONNECTED[3:0]),
        .S({1'b0,\GEN_DESC_REG_FOR_SG.taildesc_lsb_i_reg[30] }));
endmodule

(* ORIG_REF_NAME = "axi_sg_ftch_q_mngr" *) 
module design_1_axi_dma_0_0_axi_sg_ftch_q_mngr
   (\GEN_PNTR_FOR_CH1.ch1_fetch_address_i_reg[31] ,
    \GEN_PNTR_FOR_CH2.ch2_fetch_address_i_reg[31] ,
    ch1_ftch_queue_empty,
    ch1_ftch_pause,
    \GEN_S2MM.queue_empty2_new_reg ,
    ch2_ftch_pause,
    \updt_desc_reg0_reg[6] ,
    \updt_desc_reg0_reg[6]_0 ,
    ftch_stale_desc,
    D,
    Q,
    \GEN_DESC_REG_FOR_SG.curdesc_lsb_i_reg[31] ,
    \updt_desc_reg0_reg[31] ,
    s2mm_cmnd_idle1,
    \GEN_PNTR_FOR_CH1.ch1_fetch_address_i_reg[31]_0 ,
    \GEN_PNTR_FOR_CH2.ch2_fetch_address_i_reg[31]_0 ,
    \GEN_STALE_DESC_CHECK.ftch_stale_desc_reg_0 ,
    \GEN_S2MM.reg2_reg[0] ,
    \GEN_NO_HOLD_DATA.s_axis_mm2s_cmd_tvalid_reg ,
    updt_data_reg,
    packet_in_progress_reg,
    \GEN_HOLD_NO_DATA.s_axis_s2mm_cmd_tvalid_reg ,
    updt_data_reg_0,
    SR,
    m_axi_sg_aclk,
    \GEN_MM2S.queue_dout_valid_reg ,
    \GEN_S2MM.queue_dout2_valid_reg ,
    \counter_reg[7]_0 ,
    counter0,
    m_axi_sg_rvalid,
    s_axi_lite_wdata,
    mm2s_dmacr,
    sg_ftch_error_reg,
    \ftch_error_addr_reg[31] ,
    s2mm_dmacr,
    p_10_out_2,
    s_axis_s2mm_updtptr_tlast,
    s2mm_stop_i2_out,
    \GEN_DESC_REG_FOR_SG.curdesc_lsb_i_reg[31]_0 ,
    ch1_use_crntdesc,
    \GEN_DESC_REG_FOR_SG.curdesc_lsb_i_reg[31]_1 ,
    ch2_use_crntdesc,
    ftch_error_reg,
    \GEN_CH1_FETCH.ch1_active_i_reg ,
    ch2_ftch_active,
    queue_rden_new,
    queue_sinit,
    queue_rden2_new,
    queue_sinit2,
    s_axis_mm2s_cmd_tready,
    s_axis_mm2s_cmd_tvalid_split,
    out,
    mm2s_pending_ptr_updt,
    ptr_queue_full,
    p_16_out,
    s_axis_s2mm_cmd_tready,
    s_axis_s2mm_cmd_tvalid_split,
    \GNE_SYNC_RESET.scndry_resetn_reg ,
    ptr2_queue_full,
    m_axi_sg_rdata,
    E,
    \GEN_PNTR_FOR_CH1.ch1_fetch_address_i_reg[31]_1 ,
    \dmacr_i_reg[4] );
  output \GEN_PNTR_FOR_CH1.ch1_fetch_address_i_reg[31] ;
  output \GEN_PNTR_FOR_CH2.ch2_fetch_address_i_reg[31] ;
  output ch1_ftch_queue_empty;
  output ch1_ftch_pause;
  output \GEN_S2MM.queue_empty2_new_reg ;
  output ch2_ftch_pause;
  output \updt_desc_reg0_reg[6] ;
  output \updt_desc_reg0_reg[6]_0 ;
  output ftch_stale_desc;
  output [25:0]D;
  output [82:0]Q;
  output [25:0]\GEN_DESC_REG_FOR_SG.curdesc_lsb_i_reg[31] ;
  output [72:0]\updt_desc_reg0_reg[31] ;
  output s2mm_cmnd_idle1;
  output [25:0]\GEN_PNTR_FOR_CH1.ch1_fetch_address_i_reg[31]_0 ;
  output [25:0]\GEN_PNTR_FOR_CH2.ch2_fetch_address_i_reg[31]_0 ;
  output \GEN_STALE_DESC_CHECK.ftch_stale_desc_reg_0 ;
  output [0:0]\GEN_S2MM.reg2_reg[0] ;
  output \GEN_NO_HOLD_DATA.s_axis_mm2s_cmd_tvalid_reg ;
  output updt_data_reg;
  output packet_in_progress_reg;
  output \GEN_HOLD_NO_DATA.s_axis_s2mm_cmd_tvalid_reg ;
  output updt_data_reg_0;
  input [0:0]SR;
  input m_axi_sg_aclk;
  input \GEN_MM2S.queue_dout_valid_reg ;
  input \GEN_S2MM.queue_dout2_valid_reg ;
  input \counter_reg[7]_0 ;
  input counter0;
  input m_axi_sg_rvalid;
  input [25:0]s_axi_lite_wdata;
  input [0:0]mm2s_dmacr;
  input sg_ftch_error_reg;
  input [25:0]\ftch_error_addr_reg[31] ;
  input [0:0]s2mm_dmacr;
  input p_10_out_2;
  input s_axis_s2mm_updtptr_tlast;
  input s2mm_stop_i2_out;
  input [25:0]\GEN_DESC_REG_FOR_SG.curdesc_lsb_i_reg[31]_0 ;
  input ch1_use_crntdesc;
  input [25:0]\GEN_DESC_REG_FOR_SG.curdesc_lsb_i_reg[31]_1 ;
  input ch2_use_crntdesc;
  input [0:0]ftch_error_reg;
  input \GEN_CH1_FETCH.ch1_active_i_reg ;
  input ch2_ftch_active;
  input queue_rden_new;
  input queue_sinit;
  input queue_rden2_new;
  input queue_sinit2;
  input s_axis_mm2s_cmd_tready;
  input s_axis_mm2s_cmd_tvalid_split;
  input out;
  input mm2s_pending_ptr_updt;
  input ptr_queue_full;
  input p_16_out;
  input s_axis_s2mm_cmd_tready;
  input s_axis_s2mm_cmd_tvalid_split;
  input \GNE_SYNC_RESET.scndry_resetn_reg ;
  input ptr2_queue_full;
  input [31:0]m_axi_sg_rdata;
  input [0:0]E;
  input [25:0]\GEN_PNTR_FOR_CH1.ch1_fetch_address_i_reg[31]_1 ;
  input [0:0]\dmacr_i_reg[4] ;

  wire [25:0]D;
  wire [0:0]E;
  wire \GEN_CH1_FETCH.ch1_active_i_reg ;
  wire [25:0]\GEN_DESC_REG_FOR_SG.curdesc_lsb_i_reg[31] ;
  wire [25:0]\GEN_DESC_REG_FOR_SG.curdesc_lsb_i_reg[31]_0 ;
  wire [25:0]\GEN_DESC_REG_FOR_SG.curdesc_lsb_i_reg[31]_1 ;
  wire \GEN_HOLD_NO_DATA.s_axis_s2mm_cmd_tvalid_reg ;
  wire \GEN_MM2S.queue_dout_valid_reg ;
  wire \GEN_NO_HOLD_DATA.s_axis_mm2s_cmd_tvalid_reg ;
  wire \GEN_NO_UPR_MSB_NXTDESC.ch1_nxtdesc_wren_i_1_n_0 ;
  wire \GEN_NO_UPR_MSB_NXTDESC.ch2_nxtdesc_wren_i_1_n_0 ;
  wire \GEN_PNTR_FOR_CH1.ch1_fetch_address_i_reg[31] ;
  wire [25:0]\GEN_PNTR_FOR_CH1.ch1_fetch_address_i_reg[31]_0 ;
  wire [25:0]\GEN_PNTR_FOR_CH1.ch1_fetch_address_i_reg[31]_1 ;
  wire \GEN_PNTR_FOR_CH2.ch2_fetch_address_i_reg[31] ;
  wire [25:0]\GEN_PNTR_FOR_CH2.ch2_fetch_address_i_reg[31]_0 ;
  wire \GEN_S2MM.queue_dout2_valid_reg ;
  wire \GEN_S2MM.queue_empty2_new_reg ;
  wire [0:0]\GEN_S2MM.reg2_reg[0] ;
  wire \GEN_STALE_DESC_CHECK.ftch_stale_desc_reg_0 ;
  wire \GNE_SYNC_RESET.scndry_resetn_reg ;
  wire [82:0]Q;
  wire [0:0]SR;
  wire ch1_ftch_pause;
  wire ch1_ftch_queue_empty;
  wire ch1_use_crntdesc;
  wire ch2_ftch_active;
  wire ch2_ftch_pause;
  wire ch2_use_crntdesc;
  wire counter0;
  wire \counter_reg[4]_srl2___GEN_SG_ENGINE.I_SG_ENGINE_I_SG_FETCH_QUEUE_counter_reg_r_0_n_0 ;
  wire \counter_reg[5]_GEN_SG_ENGINE.I_SG_ENGINE_I_SG_FETCH_QUEUE_counter_reg_r_1_n_0 ;
  wire \counter_reg[7]_0 ;
  wire counter_reg_gate_n_0;
  wire \counter_reg_n_0_[0] ;
  wire \counter_reg_n_0_[6] ;
  wire counter_reg_r_0_n_0;
  wire counter_reg_r_1_n_0;
  wire counter_reg_r_n_0;
  wire [0:0]\dmacr_i_reg[4] ;
  wire [25:0]\ftch_error_addr_reg[31] ;
  wire [0:0]ftch_error_reg;
  wire ftch_stale_desc;
  wire lsbnxtdesc_tready;
  wire m_axi_sg_aclk;
  wire [31:0]m_axi_sg_rdata;
  wire m_axi_sg_rvalid;
  wire [0:0]mm2s_dmacr;
  wire mm2s_pending_ptr_updt;
  wire \nxtdesc_int_reg_n_0_[10] ;
  wire \nxtdesc_int_reg_n_0_[11] ;
  wire \nxtdesc_int_reg_n_0_[12] ;
  wire \nxtdesc_int_reg_n_0_[13] ;
  wire \nxtdesc_int_reg_n_0_[14] ;
  wire \nxtdesc_int_reg_n_0_[15] ;
  wire \nxtdesc_int_reg_n_0_[16] ;
  wire \nxtdesc_int_reg_n_0_[17] ;
  wire \nxtdesc_int_reg_n_0_[18] ;
  wire \nxtdesc_int_reg_n_0_[19] ;
  wire \nxtdesc_int_reg_n_0_[20] ;
  wire \nxtdesc_int_reg_n_0_[21] ;
  wire \nxtdesc_int_reg_n_0_[22] ;
  wire \nxtdesc_int_reg_n_0_[23] ;
  wire \nxtdesc_int_reg_n_0_[24] ;
  wire \nxtdesc_int_reg_n_0_[25] ;
  wire \nxtdesc_int_reg_n_0_[26] ;
  wire \nxtdesc_int_reg_n_0_[27] ;
  wire \nxtdesc_int_reg_n_0_[28] ;
  wire \nxtdesc_int_reg_n_0_[29] ;
  wire \nxtdesc_int_reg_n_0_[30] ;
  wire \nxtdesc_int_reg_n_0_[31] ;
  wire \nxtdesc_int_reg_n_0_[6] ;
  wire \nxtdesc_int_reg_n_0_[7] ;
  wire \nxtdesc_int_reg_n_0_[8] ;
  wire \nxtdesc_int_reg_n_0_[9] ;
  wire out;
  wire p_0_in8_in;
  wire p_10_out_2;
  wire p_16_out;
  wire p_1_in;
  wire [59:0]p_3_out;
  wire packet_in_progress_reg;
  wire ptr2_queue_full;
  wire ptr_queue_full;
  wire queue_rden2_new;
  wire queue_rden_new;
  wire queue_sinit;
  wire queue_sinit2;
  wire s2mm_cmnd_idle1;
  wire [0:0]s2mm_dmacr;
  wire s2mm_stop_i2_out;
  wire [25:0]s_axi_lite_wdata;
  wire s_axis_mm2s_cmd_tready;
  wire s_axis_mm2s_cmd_tvalid_split;
  wire s_axis_s2mm_cmd_tready;
  wire s_axis_s2mm_cmd_tvalid_split;
  wire s_axis_s2mm_updtptr_tlast;
  wire sg_ftch_error_reg;
  wire updt_data_reg;
  wire updt_data_reg_0;
  wire [72:0]\updt_desc_reg0_reg[31] ;
  wire \updt_desc_reg0_reg[6] ;
  wire \updt_desc_reg0_reg[6]_0 ;

  FDRE #(
    .INIT(1'b0)) 
    \DMA_REG2.data_concat_reg[32] 
       (.C(m_axi_sg_aclk),
        .CE(\counter_reg_n_0_[6] ),
        .D(m_axi_sg_rdata[0]),
        .Q(p_3_out[32]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \DMA_REG2.data_concat_reg[33] 
       (.C(m_axi_sg_aclk),
        .CE(\counter_reg_n_0_[6] ),
        .D(m_axi_sg_rdata[1]),
        .Q(p_3_out[33]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \DMA_REG2.data_concat_reg[34] 
       (.C(m_axi_sg_aclk),
        .CE(\counter_reg_n_0_[6] ),
        .D(m_axi_sg_rdata[2]),
        .Q(p_3_out[34]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \DMA_REG2.data_concat_reg[35] 
       (.C(m_axi_sg_aclk),
        .CE(\counter_reg_n_0_[6] ),
        .D(m_axi_sg_rdata[3]),
        .Q(p_3_out[35]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \DMA_REG2.data_concat_reg[36] 
       (.C(m_axi_sg_aclk),
        .CE(\counter_reg_n_0_[6] ),
        .D(m_axi_sg_rdata[4]),
        .Q(p_3_out[36]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \DMA_REG2.data_concat_reg[37] 
       (.C(m_axi_sg_aclk),
        .CE(\counter_reg_n_0_[6] ),
        .D(m_axi_sg_rdata[5]),
        .Q(p_3_out[37]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \DMA_REG2.data_concat_reg[38] 
       (.C(m_axi_sg_aclk),
        .CE(\counter_reg_n_0_[6] ),
        .D(m_axi_sg_rdata[6]),
        .Q(p_3_out[38]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \DMA_REG2.data_concat_reg[39] 
       (.C(m_axi_sg_aclk),
        .CE(\counter_reg_n_0_[6] ),
        .D(m_axi_sg_rdata[7]),
        .Q(p_3_out[39]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \DMA_REG2.data_concat_reg[40] 
       (.C(m_axi_sg_aclk),
        .CE(\counter_reg_n_0_[6] ),
        .D(m_axi_sg_rdata[8]),
        .Q(p_3_out[40]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \DMA_REG2.data_concat_reg[41] 
       (.C(m_axi_sg_aclk),
        .CE(\counter_reg_n_0_[6] ),
        .D(m_axi_sg_rdata[9]),
        .Q(p_3_out[41]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \DMA_REG2.data_concat_reg[42] 
       (.C(m_axi_sg_aclk),
        .CE(\counter_reg_n_0_[6] ),
        .D(m_axi_sg_rdata[10]),
        .Q(p_3_out[42]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \DMA_REG2.data_concat_reg[43] 
       (.C(m_axi_sg_aclk),
        .CE(\counter_reg_n_0_[6] ),
        .D(m_axi_sg_rdata[11]),
        .Q(p_3_out[43]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \DMA_REG2.data_concat_reg[44] 
       (.C(m_axi_sg_aclk),
        .CE(\counter_reg_n_0_[6] ),
        .D(m_axi_sg_rdata[12]),
        .Q(p_3_out[44]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \DMA_REG2.data_concat_reg[45] 
       (.C(m_axi_sg_aclk),
        .CE(\counter_reg_n_0_[6] ),
        .D(m_axi_sg_rdata[13]),
        .Q(p_3_out[45]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \DMA_REG2.data_concat_reg[46] 
       (.C(m_axi_sg_aclk),
        .CE(\counter_reg_n_0_[6] ),
        .D(m_axi_sg_rdata[14]),
        .Q(p_3_out[46]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \DMA_REG2.data_concat_reg[47] 
       (.C(m_axi_sg_aclk),
        .CE(\counter_reg_n_0_[6] ),
        .D(m_axi_sg_rdata[15]),
        .Q(p_3_out[47]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \DMA_REG2.data_concat_reg[48] 
       (.C(m_axi_sg_aclk),
        .CE(\counter_reg_n_0_[6] ),
        .D(m_axi_sg_rdata[16]),
        .Q(p_3_out[48]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \DMA_REG2.data_concat_reg[49] 
       (.C(m_axi_sg_aclk),
        .CE(\counter_reg_n_0_[6] ),
        .D(m_axi_sg_rdata[17]),
        .Q(p_3_out[49]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \DMA_REG2.data_concat_reg[50] 
       (.C(m_axi_sg_aclk),
        .CE(\counter_reg_n_0_[6] ),
        .D(m_axi_sg_rdata[18]),
        .Q(p_3_out[50]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \DMA_REG2.data_concat_reg[51] 
       (.C(m_axi_sg_aclk),
        .CE(\counter_reg_n_0_[6] ),
        .D(m_axi_sg_rdata[19]),
        .Q(p_3_out[51]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \DMA_REG2.data_concat_reg[52] 
       (.C(m_axi_sg_aclk),
        .CE(\counter_reg_n_0_[6] ),
        .D(m_axi_sg_rdata[20]),
        .Q(p_3_out[52]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \DMA_REG2.data_concat_reg[53] 
       (.C(m_axi_sg_aclk),
        .CE(\counter_reg_n_0_[6] ),
        .D(m_axi_sg_rdata[21]),
        .Q(p_3_out[53]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \DMA_REG2.data_concat_reg[54] 
       (.C(m_axi_sg_aclk),
        .CE(\counter_reg_n_0_[6] ),
        .D(m_axi_sg_rdata[22]),
        .Q(p_3_out[54]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \DMA_REG2.data_concat_reg[58] 
       (.C(m_axi_sg_aclk),
        .CE(\counter_reg_n_0_[6] ),
        .D(m_axi_sg_rdata[26]),
        .Q(p_3_out[58]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \DMA_REG2.data_concat_reg[59] 
       (.C(m_axi_sg_aclk),
        .CE(\counter_reg_n_0_[6] ),
        .D(m_axi_sg_rdata[27]),
        .Q(p_3_out[59]),
        .R(SR));
  (* SOFT_HLUTNM = "soft_lutpair123" *) 
  LUT3 #(
    .INIT(8'h80)) 
    \GEN_NO_UPR_MSB_NXTDESC.ch1_nxtdesc_wren_i_1 
       (.I0(p_0_in8_in),
        .I1(m_axi_sg_rvalid),
        .I2(\GEN_CH1_FETCH.ch1_active_i_reg ),
        .O(\GEN_NO_UPR_MSB_NXTDESC.ch1_nxtdesc_wren_i_1_n_0 ));
  FDRE \GEN_NO_UPR_MSB_NXTDESC.ch1_nxtdesc_wren_reg 
       (.C(m_axi_sg_aclk),
        .CE(1'b1),
        .D(\GEN_NO_UPR_MSB_NXTDESC.ch1_nxtdesc_wren_i_1_n_0 ),
        .Q(\GEN_PNTR_FOR_CH1.ch1_fetch_address_i_reg[31] ),
        .R(SR));
  (* SOFT_HLUTNM = "soft_lutpair123" *) 
  LUT3 #(
    .INIT(8'h80)) 
    \GEN_NO_UPR_MSB_NXTDESC.ch2_nxtdesc_wren_i_1 
       (.I0(p_0_in8_in),
        .I1(m_axi_sg_rvalid),
        .I2(ch2_ftch_active),
        .O(\GEN_NO_UPR_MSB_NXTDESC.ch2_nxtdesc_wren_i_1_n_0 ));
  FDRE \GEN_NO_UPR_MSB_NXTDESC.ch2_nxtdesc_wren_reg 
       (.C(m_axi_sg_aclk),
        .CE(1'b1),
        .D(\GEN_NO_UPR_MSB_NXTDESC.ch2_nxtdesc_wren_i_1_n_0 ),
        .Q(\GEN_PNTR_FOR_CH2.ch2_fetch_address_i_reg[31] ),
        .R(SR));
  LUT4 #(
    .INIT(16'hFB08)) 
    \GEN_PNTR_FOR_CH1.ch1_fetch_address_i[10]_i_1 
       (.I0(\GEN_DESC_REG_FOR_SG.curdesc_lsb_i_reg[31]_0 [4]),
        .I1(ch1_use_crntdesc),
        .I2(\GEN_PNTR_FOR_CH1.ch1_fetch_address_i_reg[31] ),
        .I3(\nxtdesc_int_reg_n_0_[10] ),
        .O(\GEN_PNTR_FOR_CH1.ch1_fetch_address_i_reg[31]_0 [4]));
  LUT4 #(
    .INIT(16'hFB08)) 
    \GEN_PNTR_FOR_CH1.ch1_fetch_address_i[11]_i_1 
       (.I0(\GEN_DESC_REG_FOR_SG.curdesc_lsb_i_reg[31]_0 [5]),
        .I1(ch1_use_crntdesc),
        .I2(\GEN_PNTR_FOR_CH1.ch1_fetch_address_i_reg[31] ),
        .I3(\nxtdesc_int_reg_n_0_[11] ),
        .O(\GEN_PNTR_FOR_CH1.ch1_fetch_address_i_reg[31]_0 [5]));
  LUT4 #(
    .INIT(16'hFB08)) 
    \GEN_PNTR_FOR_CH1.ch1_fetch_address_i[12]_i_1 
       (.I0(\GEN_DESC_REG_FOR_SG.curdesc_lsb_i_reg[31]_0 [6]),
        .I1(ch1_use_crntdesc),
        .I2(\GEN_PNTR_FOR_CH1.ch1_fetch_address_i_reg[31] ),
        .I3(\nxtdesc_int_reg_n_0_[12] ),
        .O(\GEN_PNTR_FOR_CH1.ch1_fetch_address_i_reg[31]_0 [6]));
  LUT4 #(
    .INIT(16'hFB08)) 
    \GEN_PNTR_FOR_CH1.ch1_fetch_address_i[13]_i_1 
       (.I0(\GEN_DESC_REG_FOR_SG.curdesc_lsb_i_reg[31]_0 [7]),
        .I1(ch1_use_crntdesc),
        .I2(\GEN_PNTR_FOR_CH1.ch1_fetch_address_i_reg[31] ),
        .I3(\nxtdesc_int_reg_n_0_[13] ),
        .O(\GEN_PNTR_FOR_CH1.ch1_fetch_address_i_reg[31]_0 [7]));
  LUT4 #(
    .INIT(16'hFB08)) 
    \GEN_PNTR_FOR_CH1.ch1_fetch_address_i[14]_i_1 
       (.I0(\GEN_DESC_REG_FOR_SG.curdesc_lsb_i_reg[31]_0 [8]),
        .I1(ch1_use_crntdesc),
        .I2(\GEN_PNTR_FOR_CH1.ch1_fetch_address_i_reg[31] ),
        .I3(\nxtdesc_int_reg_n_0_[14] ),
        .O(\GEN_PNTR_FOR_CH1.ch1_fetch_address_i_reg[31]_0 [8]));
  LUT4 #(
    .INIT(16'hFB08)) 
    \GEN_PNTR_FOR_CH1.ch1_fetch_address_i[15]_i_1 
       (.I0(\GEN_DESC_REG_FOR_SG.curdesc_lsb_i_reg[31]_0 [9]),
        .I1(ch1_use_crntdesc),
        .I2(\GEN_PNTR_FOR_CH1.ch1_fetch_address_i_reg[31] ),
        .I3(\nxtdesc_int_reg_n_0_[15] ),
        .O(\GEN_PNTR_FOR_CH1.ch1_fetch_address_i_reg[31]_0 [9]));
  LUT4 #(
    .INIT(16'hFB08)) 
    \GEN_PNTR_FOR_CH1.ch1_fetch_address_i[16]_i_1 
       (.I0(\GEN_DESC_REG_FOR_SG.curdesc_lsb_i_reg[31]_0 [10]),
        .I1(ch1_use_crntdesc),
        .I2(\GEN_PNTR_FOR_CH1.ch1_fetch_address_i_reg[31] ),
        .I3(\nxtdesc_int_reg_n_0_[16] ),
        .O(\GEN_PNTR_FOR_CH1.ch1_fetch_address_i_reg[31]_0 [10]));
  LUT4 #(
    .INIT(16'hFB08)) 
    \GEN_PNTR_FOR_CH1.ch1_fetch_address_i[17]_i_1 
       (.I0(\GEN_DESC_REG_FOR_SG.curdesc_lsb_i_reg[31]_0 [11]),
        .I1(ch1_use_crntdesc),
        .I2(\GEN_PNTR_FOR_CH1.ch1_fetch_address_i_reg[31] ),
        .I3(\nxtdesc_int_reg_n_0_[17] ),
        .O(\GEN_PNTR_FOR_CH1.ch1_fetch_address_i_reg[31]_0 [11]));
  LUT4 #(
    .INIT(16'hFB08)) 
    \GEN_PNTR_FOR_CH1.ch1_fetch_address_i[18]_i_1 
       (.I0(\GEN_DESC_REG_FOR_SG.curdesc_lsb_i_reg[31]_0 [12]),
        .I1(ch1_use_crntdesc),
        .I2(\GEN_PNTR_FOR_CH1.ch1_fetch_address_i_reg[31] ),
        .I3(\nxtdesc_int_reg_n_0_[18] ),
        .O(\GEN_PNTR_FOR_CH1.ch1_fetch_address_i_reg[31]_0 [12]));
  LUT4 #(
    .INIT(16'hFB08)) 
    \GEN_PNTR_FOR_CH1.ch1_fetch_address_i[19]_i_1 
       (.I0(\GEN_DESC_REG_FOR_SG.curdesc_lsb_i_reg[31]_0 [13]),
        .I1(ch1_use_crntdesc),
        .I2(\GEN_PNTR_FOR_CH1.ch1_fetch_address_i_reg[31] ),
        .I3(\nxtdesc_int_reg_n_0_[19] ),
        .O(\GEN_PNTR_FOR_CH1.ch1_fetch_address_i_reg[31]_0 [13]));
  LUT4 #(
    .INIT(16'hFB08)) 
    \GEN_PNTR_FOR_CH1.ch1_fetch_address_i[20]_i_1 
       (.I0(\GEN_DESC_REG_FOR_SG.curdesc_lsb_i_reg[31]_0 [14]),
        .I1(ch1_use_crntdesc),
        .I2(\GEN_PNTR_FOR_CH1.ch1_fetch_address_i_reg[31] ),
        .I3(\nxtdesc_int_reg_n_0_[20] ),
        .O(\GEN_PNTR_FOR_CH1.ch1_fetch_address_i_reg[31]_0 [14]));
  LUT4 #(
    .INIT(16'hFB08)) 
    \GEN_PNTR_FOR_CH1.ch1_fetch_address_i[21]_i_1 
       (.I0(\GEN_DESC_REG_FOR_SG.curdesc_lsb_i_reg[31]_0 [15]),
        .I1(ch1_use_crntdesc),
        .I2(\GEN_PNTR_FOR_CH1.ch1_fetch_address_i_reg[31] ),
        .I3(\nxtdesc_int_reg_n_0_[21] ),
        .O(\GEN_PNTR_FOR_CH1.ch1_fetch_address_i_reg[31]_0 [15]));
  LUT4 #(
    .INIT(16'hFB08)) 
    \GEN_PNTR_FOR_CH1.ch1_fetch_address_i[22]_i_1 
       (.I0(\GEN_DESC_REG_FOR_SG.curdesc_lsb_i_reg[31]_0 [16]),
        .I1(ch1_use_crntdesc),
        .I2(\GEN_PNTR_FOR_CH1.ch1_fetch_address_i_reg[31] ),
        .I3(\nxtdesc_int_reg_n_0_[22] ),
        .O(\GEN_PNTR_FOR_CH1.ch1_fetch_address_i_reg[31]_0 [16]));
  LUT4 #(
    .INIT(16'hFB08)) 
    \GEN_PNTR_FOR_CH1.ch1_fetch_address_i[23]_i_1 
       (.I0(\GEN_DESC_REG_FOR_SG.curdesc_lsb_i_reg[31]_0 [17]),
        .I1(ch1_use_crntdesc),
        .I2(\GEN_PNTR_FOR_CH1.ch1_fetch_address_i_reg[31] ),
        .I3(\nxtdesc_int_reg_n_0_[23] ),
        .O(\GEN_PNTR_FOR_CH1.ch1_fetch_address_i_reg[31]_0 [17]));
  LUT4 #(
    .INIT(16'hFB08)) 
    \GEN_PNTR_FOR_CH1.ch1_fetch_address_i[24]_i_1 
       (.I0(\GEN_DESC_REG_FOR_SG.curdesc_lsb_i_reg[31]_0 [18]),
        .I1(ch1_use_crntdesc),
        .I2(\GEN_PNTR_FOR_CH1.ch1_fetch_address_i_reg[31] ),
        .I3(\nxtdesc_int_reg_n_0_[24] ),
        .O(\GEN_PNTR_FOR_CH1.ch1_fetch_address_i_reg[31]_0 [18]));
  LUT4 #(
    .INIT(16'hFB08)) 
    \GEN_PNTR_FOR_CH1.ch1_fetch_address_i[25]_i_1 
       (.I0(\GEN_DESC_REG_FOR_SG.curdesc_lsb_i_reg[31]_0 [19]),
        .I1(ch1_use_crntdesc),
        .I2(\GEN_PNTR_FOR_CH1.ch1_fetch_address_i_reg[31] ),
        .I3(\nxtdesc_int_reg_n_0_[25] ),
        .O(\GEN_PNTR_FOR_CH1.ch1_fetch_address_i_reg[31]_0 [19]));
  LUT4 #(
    .INIT(16'hFB08)) 
    \GEN_PNTR_FOR_CH1.ch1_fetch_address_i[26]_i_1 
       (.I0(\GEN_DESC_REG_FOR_SG.curdesc_lsb_i_reg[31]_0 [20]),
        .I1(ch1_use_crntdesc),
        .I2(\GEN_PNTR_FOR_CH1.ch1_fetch_address_i_reg[31] ),
        .I3(\nxtdesc_int_reg_n_0_[26] ),
        .O(\GEN_PNTR_FOR_CH1.ch1_fetch_address_i_reg[31]_0 [20]));
  LUT4 #(
    .INIT(16'hFB08)) 
    \GEN_PNTR_FOR_CH1.ch1_fetch_address_i[27]_i_1 
       (.I0(\GEN_DESC_REG_FOR_SG.curdesc_lsb_i_reg[31]_0 [21]),
        .I1(ch1_use_crntdesc),
        .I2(\GEN_PNTR_FOR_CH1.ch1_fetch_address_i_reg[31] ),
        .I3(\nxtdesc_int_reg_n_0_[27] ),
        .O(\GEN_PNTR_FOR_CH1.ch1_fetch_address_i_reg[31]_0 [21]));
  LUT4 #(
    .INIT(16'hFB08)) 
    \GEN_PNTR_FOR_CH1.ch1_fetch_address_i[28]_i_1 
       (.I0(\GEN_DESC_REG_FOR_SG.curdesc_lsb_i_reg[31]_0 [22]),
        .I1(ch1_use_crntdesc),
        .I2(\GEN_PNTR_FOR_CH1.ch1_fetch_address_i_reg[31] ),
        .I3(\nxtdesc_int_reg_n_0_[28] ),
        .O(\GEN_PNTR_FOR_CH1.ch1_fetch_address_i_reg[31]_0 [22]));
  LUT4 #(
    .INIT(16'hFB08)) 
    \GEN_PNTR_FOR_CH1.ch1_fetch_address_i[29]_i_1 
       (.I0(\GEN_DESC_REG_FOR_SG.curdesc_lsb_i_reg[31]_0 [23]),
        .I1(ch1_use_crntdesc),
        .I2(\GEN_PNTR_FOR_CH1.ch1_fetch_address_i_reg[31] ),
        .I3(\nxtdesc_int_reg_n_0_[29] ),
        .O(\GEN_PNTR_FOR_CH1.ch1_fetch_address_i_reg[31]_0 [23]));
  LUT4 #(
    .INIT(16'hFB08)) 
    \GEN_PNTR_FOR_CH1.ch1_fetch_address_i[30]_i_1 
       (.I0(\GEN_DESC_REG_FOR_SG.curdesc_lsb_i_reg[31]_0 [24]),
        .I1(ch1_use_crntdesc),
        .I2(\GEN_PNTR_FOR_CH1.ch1_fetch_address_i_reg[31] ),
        .I3(\nxtdesc_int_reg_n_0_[30] ),
        .O(\GEN_PNTR_FOR_CH1.ch1_fetch_address_i_reg[31]_0 [24]));
  LUT4 #(
    .INIT(16'hFB08)) 
    \GEN_PNTR_FOR_CH1.ch1_fetch_address_i[31]_i_2 
       (.I0(\GEN_DESC_REG_FOR_SG.curdesc_lsb_i_reg[31]_0 [25]),
        .I1(ch1_use_crntdesc),
        .I2(\GEN_PNTR_FOR_CH1.ch1_fetch_address_i_reg[31] ),
        .I3(\nxtdesc_int_reg_n_0_[31] ),
        .O(\GEN_PNTR_FOR_CH1.ch1_fetch_address_i_reg[31]_0 [25]));
  LUT4 #(
    .INIT(16'hFB08)) 
    \GEN_PNTR_FOR_CH1.ch1_fetch_address_i[6]_i_1 
       (.I0(\GEN_DESC_REG_FOR_SG.curdesc_lsb_i_reg[31]_0 [0]),
        .I1(ch1_use_crntdesc),
        .I2(\GEN_PNTR_FOR_CH1.ch1_fetch_address_i_reg[31] ),
        .I3(\nxtdesc_int_reg_n_0_[6] ),
        .O(\GEN_PNTR_FOR_CH1.ch1_fetch_address_i_reg[31]_0 [0]));
  LUT4 #(
    .INIT(16'hFB08)) 
    \GEN_PNTR_FOR_CH1.ch1_fetch_address_i[7]_i_1 
       (.I0(\GEN_DESC_REG_FOR_SG.curdesc_lsb_i_reg[31]_0 [1]),
        .I1(ch1_use_crntdesc),
        .I2(\GEN_PNTR_FOR_CH1.ch1_fetch_address_i_reg[31] ),
        .I3(\nxtdesc_int_reg_n_0_[7] ),
        .O(\GEN_PNTR_FOR_CH1.ch1_fetch_address_i_reg[31]_0 [1]));
  LUT4 #(
    .INIT(16'hFB08)) 
    \GEN_PNTR_FOR_CH1.ch1_fetch_address_i[8]_i_1 
       (.I0(\GEN_DESC_REG_FOR_SG.curdesc_lsb_i_reg[31]_0 [2]),
        .I1(ch1_use_crntdesc),
        .I2(\GEN_PNTR_FOR_CH1.ch1_fetch_address_i_reg[31] ),
        .I3(\nxtdesc_int_reg_n_0_[8] ),
        .O(\GEN_PNTR_FOR_CH1.ch1_fetch_address_i_reg[31]_0 [2]));
  LUT4 #(
    .INIT(16'hFB08)) 
    \GEN_PNTR_FOR_CH1.ch1_fetch_address_i[9]_i_1 
       (.I0(\GEN_DESC_REG_FOR_SG.curdesc_lsb_i_reg[31]_0 [3]),
        .I1(ch1_use_crntdesc),
        .I2(\GEN_PNTR_FOR_CH1.ch1_fetch_address_i_reg[31] ),
        .I3(\nxtdesc_int_reg_n_0_[9] ),
        .O(\GEN_PNTR_FOR_CH1.ch1_fetch_address_i_reg[31]_0 [3]));
  LUT4 #(
    .INIT(16'hFB08)) 
    \GEN_PNTR_FOR_CH2.ch2_fetch_address_i[10]_i_1 
       (.I0(\GEN_DESC_REG_FOR_SG.curdesc_lsb_i_reg[31]_1 [4]),
        .I1(ch2_use_crntdesc),
        .I2(\GEN_PNTR_FOR_CH2.ch2_fetch_address_i_reg[31] ),
        .I3(\nxtdesc_int_reg_n_0_[10] ),
        .O(\GEN_PNTR_FOR_CH2.ch2_fetch_address_i_reg[31]_0 [4]));
  LUT4 #(
    .INIT(16'hFB08)) 
    \GEN_PNTR_FOR_CH2.ch2_fetch_address_i[11]_i_1 
       (.I0(\GEN_DESC_REG_FOR_SG.curdesc_lsb_i_reg[31]_1 [5]),
        .I1(ch2_use_crntdesc),
        .I2(\GEN_PNTR_FOR_CH2.ch2_fetch_address_i_reg[31] ),
        .I3(\nxtdesc_int_reg_n_0_[11] ),
        .O(\GEN_PNTR_FOR_CH2.ch2_fetch_address_i_reg[31]_0 [5]));
  LUT4 #(
    .INIT(16'hFB08)) 
    \GEN_PNTR_FOR_CH2.ch2_fetch_address_i[12]_i_1 
       (.I0(\GEN_DESC_REG_FOR_SG.curdesc_lsb_i_reg[31]_1 [6]),
        .I1(ch2_use_crntdesc),
        .I2(\GEN_PNTR_FOR_CH2.ch2_fetch_address_i_reg[31] ),
        .I3(\nxtdesc_int_reg_n_0_[12] ),
        .O(\GEN_PNTR_FOR_CH2.ch2_fetch_address_i_reg[31]_0 [6]));
  LUT4 #(
    .INIT(16'hFB08)) 
    \GEN_PNTR_FOR_CH2.ch2_fetch_address_i[13]_i_1 
       (.I0(\GEN_DESC_REG_FOR_SG.curdesc_lsb_i_reg[31]_1 [7]),
        .I1(ch2_use_crntdesc),
        .I2(\GEN_PNTR_FOR_CH2.ch2_fetch_address_i_reg[31] ),
        .I3(\nxtdesc_int_reg_n_0_[13] ),
        .O(\GEN_PNTR_FOR_CH2.ch2_fetch_address_i_reg[31]_0 [7]));
  LUT4 #(
    .INIT(16'hFB08)) 
    \GEN_PNTR_FOR_CH2.ch2_fetch_address_i[14]_i_1 
       (.I0(\GEN_DESC_REG_FOR_SG.curdesc_lsb_i_reg[31]_1 [8]),
        .I1(ch2_use_crntdesc),
        .I2(\GEN_PNTR_FOR_CH2.ch2_fetch_address_i_reg[31] ),
        .I3(\nxtdesc_int_reg_n_0_[14] ),
        .O(\GEN_PNTR_FOR_CH2.ch2_fetch_address_i_reg[31]_0 [8]));
  LUT4 #(
    .INIT(16'hFB08)) 
    \GEN_PNTR_FOR_CH2.ch2_fetch_address_i[15]_i_1 
       (.I0(\GEN_DESC_REG_FOR_SG.curdesc_lsb_i_reg[31]_1 [9]),
        .I1(ch2_use_crntdesc),
        .I2(\GEN_PNTR_FOR_CH2.ch2_fetch_address_i_reg[31] ),
        .I3(\nxtdesc_int_reg_n_0_[15] ),
        .O(\GEN_PNTR_FOR_CH2.ch2_fetch_address_i_reg[31]_0 [9]));
  LUT4 #(
    .INIT(16'hFB08)) 
    \GEN_PNTR_FOR_CH2.ch2_fetch_address_i[16]_i_1 
       (.I0(\GEN_DESC_REG_FOR_SG.curdesc_lsb_i_reg[31]_1 [10]),
        .I1(ch2_use_crntdesc),
        .I2(\GEN_PNTR_FOR_CH2.ch2_fetch_address_i_reg[31] ),
        .I3(\nxtdesc_int_reg_n_0_[16] ),
        .O(\GEN_PNTR_FOR_CH2.ch2_fetch_address_i_reg[31]_0 [10]));
  LUT4 #(
    .INIT(16'hFB08)) 
    \GEN_PNTR_FOR_CH2.ch2_fetch_address_i[17]_i_1 
       (.I0(\GEN_DESC_REG_FOR_SG.curdesc_lsb_i_reg[31]_1 [11]),
        .I1(ch2_use_crntdesc),
        .I2(\GEN_PNTR_FOR_CH2.ch2_fetch_address_i_reg[31] ),
        .I3(\nxtdesc_int_reg_n_0_[17] ),
        .O(\GEN_PNTR_FOR_CH2.ch2_fetch_address_i_reg[31]_0 [11]));
  LUT4 #(
    .INIT(16'hFB08)) 
    \GEN_PNTR_FOR_CH2.ch2_fetch_address_i[18]_i_1 
       (.I0(\GEN_DESC_REG_FOR_SG.curdesc_lsb_i_reg[31]_1 [12]),
        .I1(ch2_use_crntdesc),
        .I2(\GEN_PNTR_FOR_CH2.ch2_fetch_address_i_reg[31] ),
        .I3(\nxtdesc_int_reg_n_0_[18] ),
        .O(\GEN_PNTR_FOR_CH2.ch2_fetch_address_i_reg[31]_0 [12]));
  LUT4 #(
    .INIT(16'hFB08)) 
    \GEN_PNTR_FOR_CH2.ch2_fetch_address_i[19]_i_1 
       (.I0(\GEN_DESC_REG_FOR_SG.curdesc_lsb_i_reg[31]_1 [13]),
        .I1(ch2_use_crntdesc),
        .I2(\GEN_PNTR_FOR_CH2.ch2_fetch_address_i_reg[31] ),
        .I3(\nxtdesc_int_reg_n_0_[19] ),
        .O(\GEN_PNTR_FOR_CH2.ch2_fetch_address_i_reg[31]_0 [13]));
  LUT4 #(
    .INIT(16'hFB08)) 
    \GEN_PNTR_FOR_CH2.ch2_fetch_address_i[20]_i_1 
       (.I0(\GEN_DESC_REG_FOR_SG.curdesc_lsb_i_reg[31]_1 [14]),
        .I1(ch2_use_crntdesc),
        .I2(\GEN_PNTR_FOR_CH2.ch2_fetch_address_i_reg[31] ),
        .I3(\nxtdesc_int_reg_n_0_[20] ),
        .O(\GEN_PNTR_FOR_CH2.ch2_fetch_address_i_reg[31]_0 [14]));
  LUT4 #(
    .INIT(16'hFB08)) 
    \GEN_PNTR_FOR_CH2.ch2_fetch_address_i[21]_i_1 
       (.I0(\GEN_DESC_REG_FOR_SG.curdesc_lsb_i_reg[31]_1 [15]),
        .I1(ch2_use_crntdesc),
        .I2(\GEN_PNTR_FOR_CH2.ch2_fetch_address_i_reg[31] ),
        .I3(\nxtdesc_int_reg_n_0_[21] ),
        .O(\GEN_PNTR_FOR_CH2.ch2_fetch_address_i_reg[31]_0 [15]));
  LUT4 #(
    .INIT(16'hFB08)) 
    \GEN_PNTR_FOR_CH2.ch2_fetch_address_i[22]_i_1 
       (.I0(\GEN_DESC_REG_FOR_SG.curdesc_lsb_i_reg[31]_1 [16]),
        .I1(ch2_use_crntdesc),
        .I2(\GEN_PNTR_FOR_CH2.ch2_fetch_address_i_reg[31] ),
        .I3(\nxtdesc_int_reg_n_0_[22] ),
        .O(\GEN_PNTR_FOR_CH2.ch2_fetch_address_i_reg[31]_0 [16]));
  LUT4 #(
    .INIT(16'hFB08)) 
    \GEN_PNTR_FOR_CH2.ch2_fetch_address_i[23]_i_1 
       (.I0(\GEN_DESC_REG_FOR_SG.curdesc_lsb_i_reg[31]_1 [17]),
        .I1(ch2_use_crntdesc),
        .I2(\GEN_PNTR_FOR_CH2.ch2_fetch_address_i_reg[31] ),
        .I3(\nxtdesc_int_reg_n_0_[23] ),
        .O(\GEN_PNTR_FOR_CH2.ch2_fetch_address_i_reg[31]_0 [17]));
  LUT4 #(
    .INIT(16'hFB08)) 
    \GEN_PNTR_FOR_CH2.ch2_fetch_address_i[24]_i_1 
       (.I0(\GEN_DESC_REG_FOR_SG.curdesc_lsb_i_reg[31]_1 [18]),
        .I1(ch2_use_crntdesc),
        .I2(\GEN_PNTR_FOR_CH2.ch2_fetch_address_i_reg[31] ),
        .I3(\nxtdesc_int_reg_n_0_[24] ),
        .O(\GEN_PNTR_FOR_CH2.ch2_fetch_address_i_reg[31]_0 [18]));
  LUT4 #(
    .INIT(16'hFB08)) 
    \GEN_PNTR_FOR_CH2.ch2_fetch_address_i[25]_i_1 
       (.I0(\GEN_DESC_REG_FOR_SG.curdesc_lsb_i_reg[31]_1 [19]),
        .I1(ch2_use_crntdesc),
        .I2(\GEN_PNTR_FOR_CH2.ch2_fetch_address_i_reg[31] ),
        .I3(\nxtdesc_int_reg_n_0_[25] ),
        .O(\GEN_PNTR_FOR_CH2.ch2_fetch_address_i_reg[31]_0 [19]));
  LUT4 #(
    .INIT(16'hFB08)) 
    \GEN_PNTR_FOR_CH2.ch2_fetch_address_i[26]_i_1 
       (.I0(\GEN_DESC_REG_FOR_SG.curdesc_lsb_i_reg[31]_1 [20]),
        .I1(ch2_use_crntdesc),
        .I2(\GEN_PNTR_FOR_CH2.ch2_fetch_address_i_reg[31] ),
        .I3(\nxtdesc_int_reg_n_0_[26] ),
        .O(\GEN_PNTR_FOR_CH2.ch2_fetch_address_i_reg[31]_0 [20]));
  LUT4 #(
    .INIT(16'hFB08)) 
    \GEN_PNTR_FOR_CH2.ch2_fetch_address_i[27]_i_1 
       (.I0(\GEN_DESC_REG_FOR_SG.curdesc_lsb_i_reg[31]_1 [21]),
        .I1(ch2_use_crntdesc),
        .I2(\GEN_PNTR_FOR_CH2.ch2_fetch_address_i_reg[31] ),
        .I3(\nxtdesc_int_reg_n_0_[27] ),
        .O(\GEN_PNTR_FOR_CH2.ch2_fetch_address_i_reg[31]_0 [21]));
  LUT4 #(
    .INIT(16'hFB08)) 
    \GEN_PNTR_FOR_CH2.ch2_fetch_address_i[28]_i_1 
       (.I0(\GEN_DESC_REG_FOR_SG.curdesc_lsb_i_reg[31]_1 [22]),
        .I1(ch2_use_crntdesc),
        .I2(\GEN_PNTR_FOR_CH2.ch2_fetch_address_i_reg[31] ),
        .I3(\nxtdesc_int_reg_n_0_[28] ),
        .O(\GEN_PNTR_FOR_CH2.ch2_fetch_address_i_reg[31]_0 [22]));
  LUT4 #(
    .INIT(16'hFB08)) 
    \GEN_PNTR_FOR_CH2.ch2_fetch_address_i[29]_i_1 
       (.I0(\GEN_DESC_REG_FOR_SG.curdesc_lsb_i_reg[31]_1 [23]),
        .I1(ch2_use_crntdesc),
        .I2(\GEN_PNTR_FOR_CH2.ch2_fetch_address_i_reg[31] ),
        .I3(\nxtdesc_int_reg_n_0_[29] ),
        .O(\GEN_PNTR_FOR_CH2.ch2_fetch_address_i_reg[31]_0 [23]));
  LUT4 #(
    .INIT(16'hFB08)) 
    \GEN_PNTR_FOR_CH2.ch2_fetch_address_i[30]_i_1 
       (.I0(\GEN_DESC_REG_FOR_SG.curdesc_lsb_i_reg[31]_1 [24]),
        .I1(ch2_use_crntdesc),
        .I2(\GEN_PNTR_FOR_CH2.ch2_fetch_address_i_reg[31] ),
        .I3(\nxtdesc_int_reg_n_0_[30] ),
        .O(\GEN_PNTR_FOR_CH2.ch2_fetch_address_i_reg[31]_0 [24]));
  LUT4 #(
    .INIT(16'hFB08)) 
    \GEN_PNTR_FOR_CH2.ch2_fetch_address_i[31]_i_2 
       (.I0(\GEN_DESC_REG_FOR_SG.curdesc_lsb_i_reg[31]_1 [25]),
        .I1(ch2_use_crntdesc),
        .I2(\GEN_PNTR_FOR_CH2.ch2_fetch_address_i_reg[31] ),
        .I3(\nxtdesc_int_reg_n_0_[31] ),
        .O(\GEN_PNTR_FOR_CH2.ch2_fetch_address_i_reg[31]_0 [25]));
  LUT4 #(
    .INIT(16'hFB08)) 
    \GEN_PNTR_FOR_CH2.ch2_fetch_address_i[6]_i_1 
       (.I0(\GEN_DESC_REG_FOR_SG.curdesc_lsb_i_reg[31]_1 [0]),
        .I1(ch2_use_crntdesc),
        .I2(\GEN_PNTR_FOR_CH2.ch2_fetch_address_i_reg[31] ),
        .I3(\nxtdesc_int_reg_n_0_[6] ),
        .O(\GEN_PNTR_FOR_CH2.ch2_fetch_address_i_reg[31]_0 [0]));
  LUT4 #(
    .INIT(16'hFB08)) 
    \GEN_PNTR_FOR_CH2.ch2_fetch_address_i[7]_i_1 
       (.I0(\GEN_DESC_REG_FOR_SG.curdesc_lsb_i_reg[31]_1 [1]),
        .I1(ch2_use_crntdesc),
        .I2(\GEN_PNTR_FOR_CH2.ch2_fetch_address_i_reg[31] ),
        .I3(\nxtdesc_int_reg_n_0_[7] ),
        .O(\GEN_PNTR_FOR_CH2.ch2_fetch_address_i_reg[31]_0 [1]));
  LUT4 #(
    .INIT(16'hFB08)) 
    \GEN_PNTR_FOR_CH2.ch2_fetch_address_i[8]_i_1 
       (.I0(\GEN_DESC_REG_FOR_SG.curdesc_lsb_i_reg[31]_1 [2]),
        .I1(ch2_use_crntdesc),
        .I2(\GEN_PNTR_FOR_CH2.ch2_fetch_address_i_reg[31] ),
        .I3(\nxtdesc_int_reg_n_0_[8] ),
        .O(\GEN_PNTR_FOR_CH2.ch2_fetch_address_i_reg[31]_0 [2]));
  LUT4 #(
    .INIT(16'hFB08)) 
    \GEN_PNTR_FOR_CH2.ch2_fetch_address_i[9]_i_1 
       (.I0(\GEN_DESC_REG_FOR_SG.curdesc_lsb_i_reg[31]_1 [3]),
        .I1(ch2_use_crntdesc),
        .I2(\GEN_PNTR_FOR_CH2.ch2_fetch_address_i_reg[31] ),
        .I3(\nxtdesc_int_reg_n_0_[9] ),
        .O(\GEN_PNTR_FOR_CH2.ch2_fetch_address_i_reg[31]_0 [3]));
  design_1_axi_dma_0_0_axi_sg_ftch_queue \GEN_QUEUE.FTCH_QUEUE_I 
       (.D(D),
        .E(E),
        .\GEN_CH1_FETCH.ch1_active_i_reg (\GEN_CH1_FETCH.ch1_active_i_reg ),
        .\GEN_DESC_REG_FOR_SG.curdesc_lsb_i_reg[31] (\GEN_DESC_REG_FOR_SG.curdesc_lsb_i_reg[31] ),
        .\GEN_HOLD_NO_DATA.s_axis_s2mm_cmd_tvalid_reg (\GEN_HOLD_NO_DATA.s_axis_s2mm_cmd_tvalid_reg ),
        .\GEN_MM2S.queue_dout_valid_reg_0 (\GEN_MM2S.queue_dout_valid_reg ),
        .\GEN_NO_HOLD_DATA.s_axis_mm2s_cmd_tvalid_reg (\GEN_NO_HOLD_DATA.s_axis_mm2s_cmd_tvalid_reg ),
        .\GEN_PNTR_FOR_CH1.ch1_fetch_address_i_reg[31] (\GEN_PNTR_FOR_CH1.ch1_fetch_address_i_reg[31]_1 ),
        .\GEN_S2MM.queue_dout2_valid_reg_0 (\GEN_S2MM.queue_dout2_valid_reg ),
        .\GEN_S2MM.queue_empty2_new_reg_0 (\GEN_S2MM.queue_empty2_new_reg ),
        .\GEN_S2MM.reg2_reg[0]_0 (ch2_ftch_pause),
        .\GEN_STALE_DESC_CHECK.ftch_stale_desc_reg (\GEN_STALE_DESC_CHECK.ftch_stale_desc_reg_0 ),
        .\GNE_SYNC_RESET.scndry_resetn_reg (\GNE_SYNC_RESET.scndry_resetn_reg ),
        .Q(Q),
        .SR(SR),
        .ch1_ftch_pause(ch1_ftch_pause),
        .ch1_ftch_queue_empty(ch1_ftch_queue_empty),
        .ch2_ftch_active(ch2_ftch_active),
        .\counter_reg[7] ({\GEN_S2MM.reg2_reg[0] ,p_0_in8_in,\counter_reg_n_0_[0] }),
        .\dmacr_i_reg[4] ({\dmacr_i_reg[4] ,p_3_out[59:58],p_3_out[54:0]}),
        .\ftch_error_addr_reg[31] (\ftch_error_addr_reg[31] ),
        .ftch_error_reg(ftch_error_reg),
        .m_axi_sg_aclk(m_axi_sg_aclk),
        .m_axi_sg_rvalid(m_axi_sg_rvalid),
        .mm2s_dmacr(mm2s_dmacr),
        .mm2s_pending_ptr_updt(mm2s_pending_ptr_updt),
        .out(out),
        .p_10_out_2(p_10_out_2),
        .p_16_out(p_16_out),
        .packet_in_progress_reg(packet_in_progress_reg),
        .ptr2_queue_full(ptr2_queue_full),
        .ptr_queue_full(ptr_queue_full),
        .queue_rden2_new(queue_rden2_new),
        .queue_rden_new(queue_rden_new),
        .queue_sinit(queue_sinit),
        .queue_sinit2(queue_sinit2),
        .s2mm_cmnd_idle1(s2mm_cmnd_idle1),
        .s2mm_dmacr(s2mm_dmacr),
        .s2mm_stop_i2_out(s2mm_stop_i2_out),
        .s_axi_lite_wdata(s_axi_lite_wdata),
        .s_axis_mm2s_cmd_tready(s_axis_mm2s_cmd_tready),
        .s_axis_mm2s_cmd_tvalid_split(s_axis_mm2s_cmd_tvalid_split),
        .s_axis_s2mm_cmd_tready(s_axis_s2mm_cmd_tready),
        .s_axis_s2mm_cmd_tvalid_split(s_axis_s2mm_cmd_tvalid_split),
        .s_axis_s2mm_updtptr_tlast(s_axis_s2mm_updtptr_tlast),
        .sg_ftch_error_reg(sg_ftch_error_reg),
        .updt_data_reg(updt_data_reg),
        .updt_data_reg_0(updt_data_reg_0),
        .\updt_desc_reg0_reg[31] (\updt_desc_reg0_reg[31] ),
        .\updt_desc_reg0_reg[6] (\updt_desc_reg0_reg[6] ),
        .\updt_desc_reg0_reg[6]_0 (\updt_desc_reg0_reg[6]_0 ));
  FDRE \GEN_STALE_DESC_CHECK.ftch_stale_desc_reg 
       (.C(m_axi_sg_aclk),
        .CE(1'b1),
        .D(\counter_reg[7]_0 ),
        .Q(ftch_stale_desc),
        .R(1'b0));
  FDSE \counter_reg[0] 
       (.C(m_axi_sg_aclk),
        .CE(m_axi_sg_rvalid),
        .D(1'b0),
        .Q(\counter_reg_n_0_[0] ),
        .S(counter0));
  FDRE \counter_reg[1] 
       (.C(m_axi_sg_aclk),
        .CE(m_axi_sg_rvalid),
        .D(\counter_reg_n_0_[0] ),
        .Q(p_0_in8_in),
        .R(counter0));
  FDRE \counter_reg[2] 
       (.C(m_axi_sg_aclk),
        .CE(m_axi_sg_rvalid),
        .D(p_0_in8_in),
        .Q(p_1_in),
        .R(counter0));
  (* srl_bus_name = "U0/\GEN_SG_ENGINE.I_SG_ENGINE/I_SG_FETCH_QUEUE/counter_reg " *) 
  (* srl_name = "U0/\GEN_SG_ENGINE.I_SG_ENGINE/I_SG_FETCH_QUEUE/counter_reg[4]_srl2___GEN_SG_ENGINE.I_SG_ENGINE_I_SG_FETCH_QUEUE_counter_reg_r_0 " *) 
  SRL16E \counter_reg[4]_srl2___GEN_SG_ENGINE.I_SG_ENGINE_I_SG_FETCH_QUEUE_counter_reg_r_0 
       (.A0(1'b1),
        .A1(1'b0),
        .A2(1'b0),
        .A3(1'b0),
        .CE(m_axi_sg_rvalid),
        .CLK(m_axi_sg_aclk),
        .D(p_1_in),
        .Q(\counter_reg[4]_srl2___GEN_SG_ENGINE.I_SG_ENGINE_I_SG_FETCH_QUEUE_counter_reg_r_0_n_0 ));
  FDRE \counter_reg[5]_GEN_SG_ENGINE.I_SG_ENGINE_I_SG_FETCH_QUEUE_counter_reg_r_1 
       (.C(m_axi_sg_aclk),
        .CE(m_axi_sg_rvalid),
        .D(\counter_reg[4]_srl2___GEN_SG_ENGINE.I_SG_ENGINE_I_SG_FETCH_QUEUE_counter_reg_r_0_n_0 ),
        .Q(\counter_reg[5]_GEN_SG_ENGINE.I_SG_ENGINE_I_SG_FETCH_QUEUE_counter_reg_r_1_n_0 ),
        .R(1'b0));
  FDRE \counter_reg[6] 
       (.C(m_axi_sg_aclk),
        .CE(m_axi_sg_rvalid),
        .D(counter_reg_gate_n_0),
        .Q(\counter_reg_n_0_[6] ),
        .R(counter0));
  FDRE \counter_reg[7] 
       (.C(m_axi_sg_aclk),
        .CE(m_axi_sg_rvalid),
        .D(\counter_reg_n_0_[6] ),
        .Q(\GEN_S2MM.reg2_reg[0] ),
        .R(counter0));
  LUT2 #(
    .INIT(4'h8)) 
    counter_reg_gate
       (.I0(\counter_reg[5]_GEN_SG_ENGINE.I_SG_ENGINE_I_SG_FETCH_QUEUE_counter_reg_r_1_n_0 ),
        .I1(counter_reg_r_1_n_0),
        .O(counter_reg_gate_n_0));
  FDRE counter_reg_r
       (.C(m_axi_sg_aclk),
        .CE(m_axi_sg_rvalid),
        .D(1'b1),
        .Q(counter_reg_r_n_0),
        .R(counter0));
  FDRE counter_reg_r_0
       (.C(m_axi_sg_aclk),
        .CE(m_axi_sg_rvalid),
        .D(counter_reg_r_n_0),
        .Q(counter_reg_r_0_n_0),
        .R(counter0));
  FDRE counter_reg_r_1
       (.C(m_axi_sg_aclk),
        .CE(m_axi_sg_rvalid),
        .D(counter_reg_r_0_n_0),
        .Q(counter_reg_r_1_n_0),
        .R(counter0));
  FDRE #(
    .INIT(1'b0)) 
    \data_concat_reg[0] 
       (.C(m_axi_sg_aclk),
        .CE(p_1_in),
        .D(m_axi_sg_rdata[0]),
        .Q(p_3_out[0]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \data_concat_reg[10] 
       (.C(m_axi_sg_aclk),
        .CE(p_1_in),
        .D(m_axi_sg_rdata[10]),
        .Q(p_3_out[10]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \data_concat_reg[11] 
       (.C(m_axi_sg_aclk),
        .CE(p_1_in),
        .D(m_axi_sg_rdata[11]),
        .Q(p_3_out[11]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \data_concat_reg[12] 
       (.C(m_axi_sg_aclk),
        .CE(p_1_in),
        .D(m_axi_sg_rdata[12]),
        .Q(p_3_out[12]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \data_concat_reg[13] 
       (.C(m_axi_sg_aclk),
        .CE(p_1_in),
        .D(m_axi_sg_rdata[13]),
        .Q(p_3_out[13]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \data_concat_reg[14] 
       (.C(m_axi_sg_aclk),
        .CE(p_1_in),
        .D(m_axi_sg_rdata[14]),
        .Q(p_3_out[14]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \data_concat_reg[15] 
       (.C(m_axi_sg_aclk),
        .CE(p_1_in),
        .D(m_axi_sg_rdata[15]),
        .Q(p_3_out[15]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \data_concat_reg[16] 
       (.C(m_axi_sg_aclk),
        .CE(p_1_in),
        .D(m_axi_sg_rdata[16]),
        .Q(p_3_out[16]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \data_concat_reg[17] 
       (.C(m_axi_sg_aclk),
        .CE(p_1_in),
        .D(m_axi_sg_rdata[17]),
        .Q(p_3_out[17]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \data_concat_reg[18] 
       (.C(m_axi_sg_aclk),
        .CE(p_1_in),
        .D(m_axi_sg_rdata[18]),
        .Q(p_3_out[18]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \data_concat_reg[19] 
       (.C(m_axi_sg_aclk),
        .CE(p_1_in),
        .D(m_axi_sg_rdata[19]),
        .Q(p_3_out[19]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \data_concat_reg[1] 
       (.C(m_axi_sg_aclk),
        .CE(p_1_in),
        .D(m_axi_sg_rdata[1]),
        .Q(p_3_out[1]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \data_concat_reg[20] 
       (.C(m_axi_sg_aclk),
        .CE(p_1_in),
        .D(m_axi_sg_rdata[20]),
        .Q(p_3_out[20]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \data_concat_reg[21] 
       (.C(m_axi_sg_aclk),
        .CE(p_1_in),
        .D(m_axi_sg_rdata[21]),
        .Q(p_3_out[21]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \data_concat_reg[22] 
       (.C(m_axi_sg_aclk),
        .CE(p_1_in),
        .D(m_axi_sg_rdata[22]),
        .Q(p_3_out[22]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \data_concat_reg[23] 
       (.C(m_axi_sg_aclk),
        .CE(p_1_in),
        .D(m_axi_sg_rdata[23]),
        .Q(p_3_out[23]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \data_concat_reg[24] 
       (.C(m_axi_sg_aclk),
        .CE(p_1_in),
        .D(m_axi_sg_rdata[24]),
        .Q(p_3_out[24]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \data_concat_reg[25] 
       (.C(m_axi_sg_aclk),
        .CE(p_1_in),
        .D(m_axi_sg_rdata[25]),
        .Q(p_3_out[25]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \data_concat_reg[26] 
       (.C(m_axi_sg_aclk),
        .CE(p_1_in),
        .D(m_axi_sg_rdata[26]),
        .Q(p_3_out[26]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \data_concat_reg[27] 
       (.C(m_axi_sg_aclk),
        .CE(p_1_in),
        .D(m_axi_sg_rdata[27]),
        .Q(p_3_out[27]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \data_concat_reg[28] 
       (.C(m_axi_sg_aclk),
        .CE(p_1_in),
        .D(m_axi_sg_rdata[28]),
        .Q(p_3_out[28]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \data_concat_reg[29] 
       (.C(m_axi_sg_aclk),
        .CE(p_1_in),
        .D(m_axi_sg_rdata[29]),
        .Q(p_3_out[29]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \data_concat_reg[2] 
       (.C(m_axi_sg_aclk),
        .CE(p_1_in),
        .D(m_axi_sg_rdata[2]),
        .Q(p_3_out[2]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \data_concat_reg[30] 
       (.C(m_axi_sg_aclk),
        .CE(p_1_in),
        .D(m_axi_sg_rdata[30]),
        .Q(p_3_out[30]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \data_concat_reg[31] 
       (.C(m_axi_sg_aclk),
        .CE(p_1_in),
        .D(m_axi_sg_rdata[31]),
        .Q(p_3_out[31]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \data_concat_reg[3] 
       (.C(m_axi_sg_aclk),
        .CE(p_1_in),
        .D(m_axi_sg_rdata[3]),
        .Q(p_3_out[3]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \data_concat_reg[4] 
       (.C(m_axi_sg_aclk),
        .CE(p_1_in),
        .D(m_axi_sg_rdata[4]),
        .Q(p_3_out[4]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \data_concat_reg[5] 
       (.C(m_axi_sg_aclk),
        .CE(p_1_in),
        .D(m_axi_sg_rdata[5]),
        .Q(p_3_out[5]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \data_concat_reg[6] 
       (.C(m_axi_sg_aclk),
        .CE(p_1_in),
        .D(m_axi_sg_rdata[6]),
        .Q(p_3_out[6]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \data_concat_reg[7] 
       (.C(m_axi_sg_aclk),
        .CE(p_1_in),
        .D(m_axi_sg_rdata[7]),
        .Q(p_3_out[7]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \data_concat_reg[8] 
       (.C(m_axi_sg_aclk),
        .CE(p_1_in),
        .D(m_axi_sg_rdata[8]),
        .Q(p_3_out[8]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \data_concat_reg[9] 
       (.C(m_axi_sg_aclk),
        .CE(p_1_in),
        .D(m_axi_sg_rdata[9]),
        .Q(p_3_out[9]),
        .R(SR));
  LUT2 #(
    .INIT(4'h8)) 
    \nxtdesc_int[31]_i_1 
       (.I0(m_axi_sg_rvalid),
        .I1(\counter_reg_n_0_[0] ),
        .O(lsbnxtdesc_tready));
  FDRE \nxtdesc_int_reg[10] 
       (.C(m_axi_sg_aclk),
        .CE(lsbnxtdesc_tready),
        .D(m_axi_sg_rdata[10]),
        .Q(\nxtdesc_int_reg_n_0_[10] ),
        .R(SR));
  FDRE \nxtdesc_int_reg[11] 
       (.C(m_axi_sg_aclk),
        .CE(lsbnxtdesc_tready),
        .D(m_axi_sg_rdata[11]),
        .Q(\nxtdesc_int_reg_n_0_[11] ),
        .R(SR));
  FDRE \nxtdesc_int_reg[12] 
       (.C(m_axi_sg_aclk),
        .CE(lsbnxtdesc_tready),
        .D(m_axi_sg_rdata[12]),
        .Q(\nxtdesc_int_reg_n_0_[12] ),
        .R(SR));
  FDRE \nxtdesc_int_reg[13] 
       (.C(m_axi_sg_aclk),
        .CE(lsbnxtdesc_tready),
        .D(m_axi_sg_rdata[13]),
        .Q(\nxtdesc_int_reg_n_0_[13] ),
        .R(SR));
  FDRE \nxtdesc_int_reg[14] 
       (.C(m_axi_sg_aclk),
        .CE(lsbnxtdesc_tready),
        .D(m_axi_sg_rdata[14]),
        .Q(\nxtdesc_int_reg_n_0_[14] ),
        .R(SR));
  FDRE \nxtdesc_int_reg[15] 
       (.C(m_axi_sg_aclk),
        .CE(lsbnxtdesc_tready),
        .D(m_axi_sg_rdata[15]),
        .Q(\nxtdesc_int_reg_n_0_[15] ),
        .R(SR));
  FDRE \nxtdesc_int_reg[16] 
       (.C(m_axi_sg_aclk),
        .CE(lsbnxtdesc_tready),
        .D(m_axi_sg_rdata[16]),
        .Q(\nxtdesc_int_reg_n_0_[16] ),
        .R(SR));
  FDRE \nxtdesc_int_reg[17] 
       (.C(m_axi_sg_aclk),
        .CE(lsbnxtdesc_tready),
        .D(m_axi_sg_rdata[17]),
        .Q(\nxtdesc_int_reg_n_0_[17] ),
        .R(SR));
  FDRE \nxtdesc_int_reg[18] 
       (.C(m_axi_sg_aclk),
        .CE(lsbnxtdesc_tready),
        .D(m_axi_sg_rdata[18]),
        .Q(\nxtdesc_int_reg_n_0_[18] ),
        .R(SR));
  FDRE \nxtdesc_int_reg[19] 
       (.C(m_axi_sg_aclk),
        .CE(lsbnxtdesc_tready),
        .D(m_axi_sg_rdata[19]),
        .Q(\nxtdesc_int_reg_n_0_[19] ),
        .R(SR));
  FDRE \nxtdesc_int_reg[20] 
       (.C(m_axi_sg_aclk),
        .CE(lsbnxtdesc_tready),
        .D(m_axi_sg_rdata[20]),
        .Q(\nxtdesc_int_reg_n_0_[20] ),
        .R(SR));
  FDRE \nxtdesc_int_reg[21] 
       (.C(m_axi_sg_aclk),
        .CE(lsbnxtdesc_tready),
        .D(m_axi_sg_rdata[21]),
        .Q(\nxtdesc_int_reg_n_0_[21] ),
        .R(SR));
  FDRE \nxtdesc_int_reg[22] 
       (.C(m_axi_sg_aclk),
        .CE(lsbnxtdesc_tready),
        .D(m_axi_sg_rdata[22]),
        .Q(\nxtdesc_int_reg_n_0_[22] ),
        .R(SR));
  FDRE \nxtdesc_int_reg[23] 
       (.C(m_axi_sg_aclk),
        .CE(lsbnxtdesc_tready),
        .D(m_axi_sg_rdata[23]),
        .Q(\nxtdesc_int_reg_n_0_[23] ),
        .R(SR));
  FDRE \nxtdesc_int_reg[24] 
       (.C(m_axi_sg_aclk),
        .CE(lsbnxtdesc_tready),
        .D(m_axi_sg_rdata[24]),
        .Q(\nxtdesc_int_reg_n_0_[24] ),
        .R(SR));
  FDRE \nxtdesc_int_reg[25] 
       (.C(m_axi_sg_aclk),
        .CE(lsbnxtdesc_tready),
        .D(m_axi_sg_rdata[25]),
        .Q(\nxtdesc_int_reg_n_0_[25] ),
        .R(SR));
  FDRE \nxtdesc_int_reg[26] 
       (.C(m_axi_sg_aclk),
        .CE(lsbnxtdesc_tready),
        .D(m_axi_sg_rdata[26]),
        .Q(\nxtdesc_int_reg_n_0_[26] ),
        .R(SR));
  FDRE \nxtdesc_int_reg[27] 
       (.C(m_axi_sg_aclk),
        .CE(lsbnxtdesc_tready),
        .D(m_axi_sg_rdata[27]),
        .Q(\nxtdesc_int_reg_n_0_[27] ),
        .R(SR));
  FDRE \nxtdesc_int_reg[28] 
       (.C(m_axi_sg_aclk),
        .CE(lsbnxtdesc_tready),
        .D(m_axi_sg_rdata[28]),
        .Q(\nxtdesc_int_reg_n_0_[28] ),
        .R(SR));
  FDRE \nxtdesc_int_reg[29] 
       (.C(m_axi_sg_aclk),
        .CE(lsbnxtdesc_tready),
        .D(m_axi_sg_rdata[29]),
        .Q(\nxtdesc_int_reg_n_0_[29] ),
        .R(SR));
  FDRE \nxtdesc_int_reg[30] 
       (.C(m_axi_sg_aclk),
        .CE(lsbnxtdesc_tready),
        .D(m_axi_sg_rdata[30]),
        .Q(\nxtdesc_int_reg_n_0_[30] ),
        .R(SR));
  FDRE \nxtdesc_int_reg[31] 
       (.C(m_axi_sg_aclk),
        .CE(lsbnxtdesc_tready),
        .D(m_axi_sg_rdata[31]),
        .Q(\nxtdesc_int_reg_n_0_[31] ),
        .R(SR));
  FDRE \nxtdesc_int_reg[6] 
       (.C(m_axi_sg_aclk),
        .CE(lsbnxtdesc_tready),
        .D(m_axi_sg_rdata[6]),
        .Q(\nxtdesc_int_reg_n_0_[6] ),
        .R(SR));
  FDRE \nxtdesc_int_reg[7] 
       (.C(m_axi_sg_aclk),
        .CE(lsbnxtdesc_tready),
        .D(m_axi_sg_rdata[7]),
        .Q(\nxtdesc_int_reg_n_0_[7] ),
        .R(SR));
  FDRE \nxtdesc_int_reg[8] 
       (.C(m_axi_sg_aclk),
        .CE(lsbnxtdesc_tready),
        .D(m_axi_sg_rdata[8]),
        .Q(\nxtdesc_int_reg_n_0_[8] ),
        .R(SR));
  FDRE \nxtdesc_int_reg[9] 
       (.C(m_axi_sg_aclk),
        .CE(lsbnxtdesc_tready),
        .D(m_axi_sg_rdata[9]),
        .Q(\nxtdesc_int_reg_n_0_[9] ),
        .R(SR));
endmodule

(* ORIG_REF_NAME = "axi_sg_ftch_queue" *) 
module design_1_axi_dma_0_0_axi_sg_ftch_queue
   (ch1_ftch_queue_empty,
    ch1_ftch_pause,
    \GEN_S2MM.queue_empty2_new_reg_0 ,
    \GEN_S2MM.reg2_reg[0]_0 ,
    \updt_desc_reg0_reg[6] ,
    \updt_desc_reg0_reg[6]_0 ,
    D,
    Q,
    \GEN_DESC_REG_FOR_SG.curdesc_lsb_i_reg[31] ,
    \updt_desc_reg0_reg[31] ,
    s2mm_cmnd_idle1,
    \GEN_STALE_DESC_CHECK.ftch_stale_desc_reg ,
    \GEN_NO_HOLD_DATA.s_axis_mm2s_cmd_tvalid_reg ,
    updt_data_reg,
    packet_in_progress_reg,
    \GEN_HOLD_NO_DATA.s_axis_s2mm_cmd_tvalid_reg ,
    updt_data_reg_0,
    m_axi_sg_aclk,
    \GEN_MM2S.queue_dout_valid_reg_0 ,
    \GEN_S2MM.queue_dout2_valid_reg_0 ,
    s_axi_lite_wdata,
    mm2s_dmacr,
    sg_ftch_error_reg,
    \ftch_error_addr_reg[31] ,
    s2mm_dmacr,
    p_10_out_2,
    s_axis_s2mm_updtptr_tlast,
    s2mm_stop_i2_out,
    ftch_error_reg,
    \GEN_CH1_FETCH.ch1_active_i_reg ,
    \counter_reg[7] ,
    m_axi_sg_rvalid,
    ch2_ftch_active,
    queue_rden_new,
    queue_sinit,
    queue_rden2_new,
    queue_sinit2,
    s_axis_mm2s_cmd_tready,
    s_axis_mm2s_cmd_tvalid_split,
    out,
    mm2s_pending_ptr_updt,
    ptr_queue_full,
    p_16_out,
    s_axis_s2mm_cmd_tready,
    s_axis_s2mm_cmd_tvalid_split,
    \GNE_SYNC_RESET.scndry_resetn_reg ,
    ptr2_queue_full,
    SR,
    E,
    \GEN_PNTR_FOR_CH1.ch1_fetch_address_i_reg[31] ,
    \dmacr_i_reg[4] );
  output ch1_ftch_queue_empty;
  output ch1_ftch_pause;
  output \GEN_S2MM.queue_empty2_new_reg_0 ;
  output \GEN_S2MM.reg2_reg[0]_0 ;
  output \updt_desc_reg0_reg[6] ;
  output \updt_desc_reg0_reg[6]_0 ;
  output [25:0]D;
  output [82:0]Q;
  output [25:0]\GEN_DESC_REG_FOR_SG.curdesc_lsb_i_reg[31] ;
  output [72:0]\updt_desc_reg0_reg[31] ;
  output s2mm_cmnd_idle1;
  output \GEN_STALE_DESC_CHECK.ftch_stale_desc_reg ;
  output \GEN_NO_HOLD_DATA.s_axis_mm2s_cmd_tvalid_reg ;
  output updt_data_reg;
  output packet_in_progress_reg;
  output \GEN_HOLD_NO_DATA.s_axis_s2mm_cmd_tvalid_reg ;
  output updt_data_reg_0;
  input m_axi_sg_aclk;
  input \GEN_MM2S.queue_dout_valid_reg_0 ;
  input \GEN_S2MM.queue_dout2_valid_reg_0 ;
  input [25:0]s_axi_lite_wdata;
  input [0:0]mm2s_dmacr;
  input sg_ftch_error_reg;
  input [25:0]\ftch_error_addr_reg[31] ;
  input [0:0]s2mm_dmacr;
  input p_10_out_2;
  input s_axis_s2mm_updtptr_tlast;
  input s2mm_stop_i2_out;
  input [0:0]ftch_error_reg;
  input \GEN_CH1_FETCH.ch1_active_i_reg ;
  input [2:0]\counter_reg[7] ;
  input m_axi_sg_rvalid;
  input ch2_ftch_active;
  input queue_rden_new;
  input queue_sinit;
  input queue_rden2_new;
  input queue_sinit2;
  input s_axis_mm2s_cmd_tready;
  input s_axis_mm2s_cmd_tvalid_split;
  input out;
  input mm2s_pending_ptr_updt;
  input ptr_queue_full;
  input p_16_out;
  input s_axis_s2mm_cmd_tready;
  input s_axis_s2mm_cmd_tvalid_split;
  input \GNE_SYNC_RESET.scndry_resetn_reg ;
  input ptr2_queue_full;
  input [0:0]SR;
  input [0:0]E;
  input [25:0]\GEN_PNTR_FOR_CH1.ch1_fetch_address_i_reg[31] ;
  input [57:0]\dmacr_i_reg[4] ;

  wire [25:0]D;
  wire [0:0]E;
  wire \GEN_CH1_FETCH.ch1_active_i_reg ;
  wire [25:0]\GEN_DESC_REG_FOR_SG.curdesc_lsb_i_reg[31] ;
  wire \GEN_HOLD_NO_DATA.s_axis_s2mm_cmd_tvalid_reg ;
  wire \GEN_MM2S.queue_dout_valid_reg_0 ;
  wire \GEN_MM2S.queue_empty_new_i_1_n_0 ;
  wire \GEN_MM2S.queue_full_new_i_1_n_0 ;
  wire \GEN_NO_HOLD_DATA.s_axis_mm2s_cmd_tvalid_reg ;
  wire [25:0]\GEN_PNTR_FOR_CH1.ch1_fetch_address_i_reg[31] ;
  wire \GEN_S2MM.queue_dout2_valid_reg_0 ;
  wire \GEN_S2MM.queue_empty2_new_i_1_n_0 ;
  wire \GEN_S2MM.queue_empty2_new_reg_0 ;
  wire \GEN_S2MM.queue_full2_new_i_1_n_0 ;
  wire \GEN_S2MM.reg2_reg[0]_0 ;
  wire \GEN_STALE_DESC_CHECK.ftch_stale_desc_i_6_n_0 ;
  wire \GEN_STALE_DESC_CHECK.ftch_stale_desc_reg ;
  wire \GNE_SYNC_RESET.scndry_resetn_reg ;
  wire [82:0]Q;
  wire [0:0]SR;
  wire ch1_ftch_pause;
  wire ch1_ftch_queue_empty;
  wire ch2_ftch_active;
  wire [2:0]\counter_reg[7] ;
  wire [31:6]current_bd;
  wire [57:0]\dmacr_i_reg[4] ;
  wire [25:0]\ftch_error_addr_reg[31] ;
  wire [0:0]ftch_error_reg;
  wire m_axi_sg_aclk;
  wire m_axi_sg_rvalid;
  wire [0:0]mm2s_dmacr;
  wire mm2s_pending_ptr_updt;
  wire out;
  wire p_10_out_2;
  wire p_16_out;
  wire [59:59]p_39_out;
  wire packet_in_progress_reg;
  wire ptr2_queue_full;
  wire ptr_queue_full;
  wire queue_rden2_new;
  wire queue_rden_new;
  wire queue_sinit;
  wire queue_sinit2;
  wire queue_wren2_new;
  wire queue_wren_new;
  wire [90:0]reg1;
  wire [90:0]reg2;
  wire s2mm_cmnd_idle1;
  wire [0:0]s2mm_dmacr;
  wire s2mm_stop_i2_out;
  wire [25:0]s_axi_lite_wdata;
  wire s_axis_mm2s_cmd_tready;
  wire s_axis_mm2s_cmd_tvalid_split;
  wire s_axis_s2mm_cmd_tready;
  wire s_axis_s2mm_cmd_tvalid_split;
  wire s_axis_s2mm_updtptr_tlast;
  wire sg_ftch_error_reg;
  wire updt_data_reg;
  wire updt_data_reg_0;
  wire [72:0]\updt_desc_reg0_reg[31] ;
  wire \updt_desc_reg0_reg[6] ;
  wire \updt_desc_reg0_reg[6]_0 ;

  FDRE #(
    .INIT(1'b0)) 
    \CURRENT_BD_32.current_bd_reg[10] 
       (.C(m_axi_sg_aclk),
        .CE(E),
        .D(\GEN_PNTR_FOR_CH1.ch1_fetch_address_i_reg[31] [4]),
        .Q(current_bd[10]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \CURRENT_BD_32.current_bd_reg[11] 
       (.C(m_axi_sg_aclk),
        .CE(E),
        .D(\GEN_PNTR_FOR_CH1.ch1_fetch_address_i_reg[31] [5]),
        .Q(current_bd[11]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \CURRENT_BD_32.current_bd_reg[12] 
       (.C(m_axi_sg_aclk),
        .CE(E),
        .D(\GEN_PNTR_FOR_CH1.ch1_fetch_address_i_reg[31] [6]),
        .Q(current_bd[12]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \CURRENT_BD_32.current_bd_reg[13] 
       (.C(m_axi_sg_aclk),
        .CE(E),
        .D(\GEN_PNTR_FOR_CH1.ch1_fetch_address_i_reg[31] [7]),
        .Q(current_bd[13]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \CURRENT_BD_32.current_bd_reg[14] 
       (.C(m_axi_sg_aclk),
        .CE(E),
        .D(\GEN_PNTR_FOR_CH1.ch1_fetch_address_i_reg[31] [8]),
        .Q(current_bd[14]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \CURRENT_BD_32.current_bd_reg[15] 
       (.C(m_axi_sg_aclk),
        .CE(E),
        .D(\GEN_PNTR_FOR_CH1.ch1_fetch_address_i_reg[31] [9]),
        .Q(current_bd[15]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \CURRENT_BD_32.current_bd_reg[16] 
       (.C(m_axi_sg_aclk),
        .CE(E),
        .D(\GEN_PNTR_FOR_CH1.ch1_fetch_address_i_reg[31] [10]),
        .Q(current_bd[16]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \CURRENT_BD_32.current_bd_reg[17] 
       (.C(m_axi_sg_aclk),
        .CE(E),
        .D(\GEN_PNTR_FOR_CH1.ch1_fetch_address_i_reg[31] [11]),
        .Q(current_bd[17]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \CURRENT_BD_32.current_bd_reg[18] 
       (.C(m_axi_sg_aclk),
        .CE(E),
        .D(\GEN_PNTR_FOR_CH1.ch1_fetch_address_i_reg[31] [12]),
        .Q(current_bd[18]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \CURRENT_BD_32.current_bd_reg[19] 
       (.C(m_axi_sg_aclk),
        .CE(E),
        .D(\GEN_PNTR_FOR_CH1.ch1_fetch_address_i_reg[31] [13]),
        .Q(current_bd[19]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \CURRENT_BD_32.current_bd_reg[20] 
       (.C(m_axi_sg_aclk),
        .CE(E),
        .D(\GEN_PNTR_FOR_CH1.ch1_fetch_address_i_reg[31] [14]),
        .Q(current_bd[20]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \CURRENT_BD_32.current_bd_reg[21] 
       (.C(m_axi_sg_aclk),
        .CE(E),
        .D(\GEN_PNTR_FOR_CH1.ch1_fetch_address_i_reg[31] [15]),
        .Q(current_bd[21]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \CURRENT_BD_32.current_bd_reg[22] 
       (.C(m_axi_sg_aclk),
        .CE(E),
        .D(\GEN_PNTR_FOR_CH1.ch1_fetch_address_i_reg[31] [16]),
        .Q(current_bd[22]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \CURRENT_BD_32.current_bd_reg[23] 
       (.C(m_axi_sg_aclk),
        .CE(E),
        .D(\GEN_PNTR_FOR_CH1.ch1_fetch_address_i_reg[31] [17]),
        .Q(current_bd[23]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \CURRENT_BD_32.current_bd_reg[24] 
       (.C(m_axi_sg_aclk),
        .CE(E),
        .D(\GEN_PNTR_FOR_CH1.ch1_fetch_address_i_reg[31] [18]),
        .Q(current_bd[24]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \CURRENT_BD_32.current_bd_reg[25] 
       (.C(m_axi_sg_aclk),
        .CE(E),
        .D(\GEN_PNTR_FOR_CH1.ch1_fetch_address_i_reg[31] [19]),
        .Q(current_bd[25]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \CURRENT_BD_32.current_bd_reg[26] 
       (.C(m_axi_sg_aclk),
        .CE(E),
        .D(\GEN_PNTR_FOR_CH1.ch1_fetch_address_i_reg[31] [20]),
        .Q(current_bd[26]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \CURRENT_BD_32.current_bd_reg[27] 
       (.C(m_axi_sg_aclk),
        .CE(E),
        .D(\GEN_PNTR_FOR_CH1.ch1_fetch_address_i_reg[31] [21]),
        .Q(current_bd[27]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \CURRENT_BD_32.current_bd_reg[28] 
       (.C(m_axi_sg_aclk),
        .CE(E),
        .D(\GEN_PNTR_FOR_CH1.ch1_fetch_address_i_reg[31] [22]),
        .Q(current_bd[28]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \CURRENT_BD_32.current_bd_reg[29] 
       (.C(m_axi_sg_aclk),
        .CE(E),
        .D(\GEN_PNTR_FOR_CH1.ch1_fetch_address_i_reg[31] [23]),
        .Q(current_bd[29]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \CURRENT_BD_32.current_bd_reg[30] 
       (.C(m_axi_sg_aclk),
        .CE(E),
        .D(\GEN_PNTR_FOR_CH1.ch1_fetch_address_i_reg[31] [24]),
        .Q(current_bd[30]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \CURRENT_BD_32.current_bd_reg[31] 
       (.C(m_axi_sg_aclk),
        .CE(E),
        .D(\GEN_PNTR_FOR_CH1.ch1_fetch_address_i_reg[31] [25]),
        .Q(current_bd[31]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \CURRENT_BD_32.current_bd_reg[6] 
       (.C(m_axi_sg_aclk),
        .CE(E),
        .D(\GEN_PNTR_FOR_CH1.ch1_fetch_address_i_reg[31] [0]),
        .Q(current_bd[6]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \CURRENT_BD_32.current_bd_reg[7] 
       (.C(m_axi_sg_aclk),
        .CE(E),
        .D(\GEN_PNTR_FOR_CH1.ch1_fetch_address_i_reg[31] [1]),
        .Q(current_bd[7]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \CURRENT_BD_32.current_bd_reg[8] 
       (.C(m_axi_sg_aclk),
        .CE(E),
        .D(\GEN_PNTR_FOR_CH1.ch1_fetch_address_i_reg[31] [2]),
        .Q(current_bd[8]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \CURRENT_BD_32.current_bd_reg[9] 
       (.C(m_axi_sg_aclk),
        .CE(E),
        .D(\GEN_PNTR_FOR_CH1.ch1_fetch_address_i_reg[31] [3]),
        .Q(current_bd[9]),
        .R(SR));
  LUT4 #(
    .INIT(16'h0004)) 
    \FSM_sequential_GEN_SM_FOR_NO_LENGTH.s2mm_cs[0]_i_2 
       (.I0(s_axis_s2mm_updtptr_tlast),
        .I1(s2mm_dmacr),
        .I2(\GEN_S2MM.queue_empty2_new_reg_0 ),
        .I3(s2mm_stop_i2_out),
        .O(s2mm_cmnd_idle1));
  LUT6 #(
    .INIT(64'hFFFFEA2A0000EA2A)) 
    \GEN_DESC_REG_FOR_SG.curdesc_lsb_i[10]_i_1 
       (.I0(s_axi_lite_wdata[4]),
        .I1(\updt_desc_reg0_reg[6] ),
        .I2(mm2s_dmacr),
        .I3(Q[61]),
        .I4(sg_ftch_error_reg),
        .I5(\ftch_error_addr_reg[31] [4]),
        .O(D[4]));
  LUT6 #(
    .INIT(64'hFFFFEA2A0000EA2A)) 
    \GEN_DESC_REG_FOR_SG.curdesc_lsb_i[10]_i_1__0 
       (.I0(s_axi_lite_wdata[4]),
        .I1(s2mm_dmacr),
        .I2(\updt_desc_reg0_reg[6]_0 ),
        .I3(\updt_desc_reg0_reg[31] [51]),
        .I4(p_10_out_2),
        .I5(\ftch_error_addr_reg[31] [4]),
        .O(\GEN_DESC_REG_FOR_SG.curdesc_lsb_i_reg[31] [4]));
  LUT6 #(
    .INIT(64'hFFFFEA2A0000EA2A)) 
    \GEN_DESC_REG_FOR_SG.curdesc_lsb_i[11]_i_1 
       (.I0(s_axi_lite_wdata[5]),
        .I1(\updt_desc_reg0_reg[6] ),
        .I2(mm2s_dmacr),
        .I3(Q[62]),
        .I4(sg_ftch_error_reg),
        .I5(\ftch_error_addr_reg[31] [5]),
        .O(D[5]));
  LUT6 #(
    .INIT(64'hFFFFEA2A0000EA2A)) 
    \GEN_DESC_REG_FOR_SG.curdesc_lsb_i[11]_i_1__0 
       (.I0(s_axi_lite_wdata[5]),
        .I1(s2mm_dmacr),
        .I2(\updt_desc_reg0_reg[6]_0 ),
        .I3(\updt_desc_reg0_reg[31] [52]),
        .I4(p_10_out_2),
        .I5(\ftch_error_addr_reg[31] [5]),
        .O(\GEN_DESC_REG_FOR_SG.curdesc_lsb_i_reg[31] [5]));
  LUT6 #(
    .INIT(64'hFFFFEA2A0000EA2A)) 
    \GEN_DESC_REG_FOR_SG.curdesc_lsb_i[12]_i_1 
       (.I0(s_axi_lite_wdata[6]),
        .I1(\updt_desc_reg0_reg[6] ),
        .I2(mm2s_dmacr),
        .I3(Q[63]),
        .I4(sg_ftch_error_reg),
        .I5(\ftch_error_addr_reg[31] [6]),
        .O(D[6]));
  LUT6 #(
    .INIT(64'hFFFFEA2A0000EA2A)) 
    \GEN_DESC_REG_FOR_SG.curdesc_lsb_i[12]_i_1__0 
       (.I0(s_axi_lite_wdata[6]),
        .I1(s2mm_dmacr),
        .I2(\updt_desc_reg0_reg[6]_0 ),
        .I3(\updt_desc_reg0_reg[31] [53]),
        .I4(p_10_out_2),
        .I5(\ftch_error_addr_reg[31] [6]),
        .O(\GEN_DESC_REG_FOR_SG.curdesc_lsb_i_reg[31] [6]));
  LUT6 #(
    .INIT(64'hFFFFEA2A0000EA2A)) 
    \GEN_DESC_REG_FOR_SG.curdesc_lsb_i[13]_i_1 
       (.I0(s_axi_lite_wdata[7]),
        .I1(\updt_desc_reg0_reg[6] ),
        .I2(mm2s_dmacr),
        .I3(Q[64]),
        .I4(sg_ftch_error_reg),
        .I5(\ftch_error_addr_reg[31] [7]),
        .O(D[7]));
  LUT6 #(
    .INIT(64'hFFFFEA2A0000EA2A)) 
    \GEN_DESC_REG_FOR_SG.curdesc_lsb_i[13]_i_1__0 
       (.I0(s_axi_lite_wdata[7]),
        .I1(s2mm_dmacr),
        .I2(\updt_desc_reg0_reg[6]_0 ),
        .I3(\updt_desc_reg0_reg[31] [54]),
        .I4(p_10_out_2),
        .I5(\ftch_error_addr_reg[31] [7]),
        .O(\GEN_DESC_REG_FOR_SG.curdesc_lsb_i_reg[31] [7]));
  LUT6 #(
    .INIT(64'hFFFFEA2A0000EA2A)) 
    \GEN_DESC_REG_FOR_SG.curdesc_lsb_i[14]_i_1 
       (.I0(s_axi_lite_wdata[8]),
        .I1(\updt_desc_reg0_reg[6] ),
        .I2(mm2s_dmacr),
        .I3(Q[65]),
        .I4(sg_ftch_error_reg),
        .I5(\ftch_error_addr_reg[31] [8]),
        .O(D[8]));
  LUT6 #(
    .INIT(64'hFFFFEA2A0000EA2A)) 
    \GEN_DESC_REG_FOR_SG.curdesc_lsb_i[14]_i_1__0 
       (.I0(s_axi_lite_wdata[8]),
        .I1(s2mm_dmacr),
        .I2(\updt_desc_reg0_reg[6]_0 ),
        .I3(\updt_desc_reg0_reg[31] [55]),
        .I4(p_10_out_2),
        .I5(\ftch_error_addr_reg[31] [8]),
        .O(\GEN_DESC_REG_FOR_SG.curdesc_lsb_i_reg[31] [8]));
  LUT6 #(
    .INIT(64'hFFFFEA2A0000EA2A)) 
    \GEN_DESC_REG_FOR_SG.curdesc_lsb_i[15]_i_1 
       (.I0(s_axi_lite_wdata[9]),
        .I1(\updt_desc_reg0_reg[6] ),
        .I2(mm2s_dmacr),
        .I3(Q[66]),
        .I4(sg_ftch_error_reg),
        .I5(\ftch_error_addr_reg[31] [9]),
        .O(D[9]));
  LUT6 #(
    .INIT(64'hFFFFEA2A0000EA2A)) 
    \GEN_DESC_REG_FOR_SG.curdesc_lsb_i[15]_i_1__0 
       (.I0(s_axi_lite_wdata[9]),
        .I1(s2mm_dmacr),
        .I2(\updt_desc_reg0_reg[6]_0 ),
        .I3(\updt_desc_reg0_reg[31] [56]),
        .I4(p_10_out_2),
        .I5(\ftch_error_addr_reg[31] [9]),
        .O(\GEN_DESC_REG_FOR_SG.curdesc_lsb_i_reg[31] [9]));
  LUT6 #(
    .INIT(64'hFFFFEA2A0000EA2A)) 
    \GEN_DESC_REG_FOR_SG.curdesc_lsb_i[16]_i_1 
       (.I0(s_axi_lite_wdata[10]),
        .I1(\updt_desc_reg0_reg[6] ),
        .I2(mm2s_dmacr),
        .I3(Q[67]),
        .I4(sg_ftch_error_reg),
        .I5(\ftch_error_addr_reg[31] [10]),
        .O(D[10]));
  LUT6 #(
    .INIT(64'hFFFFEA2A0000EA2A)) 
    \GEN_DESC_REG_FOR_SG.curdesc_lsb_i[16]_i_1__0 
       (.I0(s_axi_lite_wdata[10]),
        .I1(s2mm_dmacr),
        .I2(\updt_desc_reg0_reg[6]_0 ),
        .I3(\updt_desc_reg0_reg[31] [57]),
        .I4(p_10_out_2),
        .I5(\ftch_error_addr_reg[31] [10]),
        .O(\GEN_DESC_REG_FOR_SG.curdesc_lsb_i_reg[31] [10]));
  LUT6 #(
    .INIT(64'hFFFFEA2A0000EA2A)) 
    \GEN_DESC_REG_FOR_SG.curdesc_lsb_i[17]_i_1 
       (.I0(s_axi_lite_wdata[11]),
        .I1(\updt_desc_reg0_reg[6] ),
        .I2(mm2s_dmacr),
        .I3(Q[68]),
        .I4(sg_ftch_error_reg),
        .I5(\ftch_error_addr_reg[31] [11]),
        .O(D[11]));
  LUT6 #(
    .INIT(64'hFFFFEA2A0000EA2A)) 
    \GEN_DESC_REG_FOR_SG.curdesc_lsb_i[17]_i_1__0 
       (.I0(s_axi_lite_wdata[11]),
        .I1(s2mm_dmacr),
        .I2(\updt_desc_reg0_reg[6]_0 ),
        .I3(\updt_desc_reg0_reg[31] [58]),
        .I4(p_10_out_2),
        .I5(\ftch_error_addr_reg[31] [11]),
        .O(\GEN_DESC_REG_FOR_SG.curdesc_lsb_i_reg[31] [11]));
  LUT6 #(
    .INIT(64'hFFFFEA2A0000EA2A)) 
    \GEN_DESC_REG_FOR_SG.curdesc_lsb_i[18]_i_1 
       (.I0(s_axi_lite_wdata[12]),
        .I1(\updt_desc_reg0_reg[6] ),
        .I2(mm2s_dmacr),
        .I3(Q[69]),
        .I4(sg_ftch_error_reg),
        .I5(\ftch_error_addr_reg[31] [12]),
        .O(D[12]));
  LUT6 #(
    .INIT(64'hFFFFEA2A0000EA2A)) 
    \GEN_DESC_REG_FOR_SG.curdesc_lsb_i[18]_i_1__0 
       (.I0(s_axi_lite_wdata[12]),
        .I1(s2mm_dmacr),
        .I2(\updt_desc_reg0_reg[6]_0 ),
        .I3(\updt_desc_reg0_reg[31] [59]),
        .I4(p_10_out_2),
        .I5(\ftch_error_addr_reg[31] [12]),
        .O(\GEN_DESC_REG_FOR_SG.curdesc_lsb_i_reg[31] [12]));
  LUT6 #(
    .INIT(64'hFFFFEA2A0000EA2A)) 
    \GEN_DESC_REG_FOR_SG.curdesc_lsb_i[19]_i_1 
       (.I0(s_axi_lite_wdata[13]),
        .I1(\updt_desc_reg0_reg[6] ),
        .I2(mm2s_dmacr),
        .I3(Q[70]),
        .I4(sg_ftch_error_reg),
        .I5(\ftch_error_addr_reg[31] [13]),
        .O(D[13]));
  LUT6 #(
    .INIT(64'hFFFFEA2A0000EA2A)) 
    \GEN_DESC_REG_FOR_SG.curdesc_lsb_i[19]_i_1__0 
       (.I0(s_axi_lite_wdata[13]),
        .I1(s2mm_dmacr),
        .I2(\updt_desc_reg0_reg[6]_0 ),
        .I3(\updt_desc_reg0_reg[31] [60]),
        .I4(p_10_out_2),
        .I5(\ftch_error_addr_reg[31] [13]),
        .O(\GEN_DESC_REG_FOR_SG.curdesc_lsb_i_reg[31] [13]));
  LUT6 #(
    .INIT(64'hFFFFEA2A0000EA2A)) 
    \GEN_DESC_REG_FOR_SG.curdesc_lsb_i[20]_i_1 
       (.I0(s_axi_lite_wdata[14]),
        .I1(\updt_desc_reg0_reg[6] ),
        .I2(mm2s_dmacr),
        .I3(Q[71]),
        .I4(sg_ftch_error_reg),
        .I5(\ftch_error_addr_reg[31] [14]),
        .O(D[14]));
  LUT6 #(
    .INIT(64'hFFFFEA2A0000EA2A)) 
    \GEN_DESC_REG_FOR_SG.curdesc_lsb_i[20]_i_1__0 
       (.I0(s_axi_lite_wdata[14]),
        .I1(s2mm_dmacr),
        .I2(\updt_desc_reg0_reg[6]_0 ),
        .I3(\updt_desc_reg0_reg[31] [61]),
        .I4(p_10_out_2),
        .I5(\ftch_error_addr_reg[31] [14]),
        .O(\GEN_DESC_REG_FOR_SG.curdesc_lsb_i_reg[31] [14]));
  LUT6 #(
    .INIT(64'hFFFFEA2A0000EA2A)) 
    \GEN_DESC_REG_FOR_SG.curdesc_lsb_i[21]_i_1 
       (.I0(s_axi_lite_wdata[15]),
        .I1(\updt_desc_reg0_reg[6] ),
        .I2(mm2s_dmacr),
        .I3(Q[72]),
        .I4(sg_ftch_error_reg),
        .I5(\ftch_error_addr_reg[31] [15]),
        .O(D[15]));
  LUT6 #(
    .INIT(64'hFFFFEA2A0000EA2A)) 
    \GEN_DESC_REG_FOR_SG.curdesc_lsb_i[21]_i_1__0 
       (.I0(s_axi_lite_wdata[15]),
        .I1(s2mm_dmacr),
        .I2(\updt_desc_reg0_reg[6]_0 ),
        .I3(\updt_desc_reg0_reg[31] [62]),
        .I4(p_10_out_2),
        .I5(\ftch_error_addr_reg[31] [15]),
        .O(\GEN_DESC_REG_FOR_SG.curdesc_lsb_i_reg[31] [15]));
  LUT6 #(
    .INIT(64'hFFFFEA2A0000EA2A)) 
    \GEN_DESC_REG_FOR_SG.curdesc_lsb_i[22]_i_1 
       (.I0(s_axi_lite_wdata[16]),
        .I1(\updt_desc_reg0_reg[6] ),
        .I2(mm2s_dmacr),
        .I3(Q[73]),
        .I4(sg_ftch_error_reg),
        .I5(\ftch_error_addr_reg[31] [16]),
        .O(D[16]));
  LUT6 #(
    .INIT(64'hFFFFEA2A0000EA2A)) 
    \GEN_DESC_REG_FOR_SG.curdesc_lsb_i[22]_i_1__0 
       (.I0(s_axi_lite_wdata[16]),
        .I1(s2mm_dmacr),
        .I2(\updt_desc_reg0_reg[6]_0 ),
        .I3(\updt_desc_reg0_reg[31] [63]),
        .I4(p_10_out_2),
        .I5(\ftch_error_addr_reg[31] [16]),
        .O(\GEN_DESC_REG_FOR_SG.curdesc_lsb_i_reg[31] [16]));
  LUT6 #(
    .INIT(64'hFFFFEA2A0000EA2A)) 
    \GEN_DESC_REG_FOR_SG.curdesc_lsb_i[23]_i_1 
       (.I0(s_axi_lite_wdata[17]),
        .I1(\updt_desc_reg0_reg[6] ),
        .I2(mm2s_dmacr),
        .I3(Q[74]),
        .I4(sg_ftch_error_reg),
        .I5(\ftch_error_addr_reg[31] [17]),
        .O(D[17]));
  LUT6 #(
    .INIT(64'hFFFFEA2A0000EA2A)) 
    \GEN_DESC_REG_FOR_SG.curdesc_lsb_i[23]_i_1__0 
       (.I0(s_axi_lite_wdata[17]),
        .I1(s2mm_dmacr),
        .I2(\updt_desc_reg0_reg[6]_0 ),
        .I3(\updt_desc_reg0_reg[31] [64]),
        .I4(p_10_out_2),
        .I5(\ftch_error_addr_reg[31] [17]),
        .O(\GEN_DESC_REG_FOR_SG.curdesc_lsb_i_reg[31] [17]));
  LUT6 #(
    .INIT(64'hFFFFEA2A0000EA2A)) 
    \GEN_DESC_REG_FOR_SG.curdesc_lsb_i[24]_i_1 
       (.I0(s_axi_lite_wdata[18]),
        .I1(\updt_desc_reg0_reg[6] ),
        .I2(mm2s_dmacr),
        .I3(Q[75]),
        .I4(sg_ftch_error_reg),
        .I5(\ftch_error_addr_reg[31] [18]),
        .O(D[18]));
  LUT6 #(
    .INIT(64'hFFFFEA2A0000EA2A)) 
    \GEN_DESC_REG_FOR_SG.curdesc_lsb_i[24]_i_1__0 
       (.I0(s_axi_lite_wdata[18]),
        .I1(s2mm_dmacr),
        .I2(\updt_desc_reg0_reg[6]_0 ),
        .I3(\updt_desc_reg0_reg[31] [65]),
        .I4(p_10_out_2),
        .I5(\ftch_error_addr_reg[31] [18]),
        .O(\GEN_DESC_REG_FOR_SG.curdesc_lsb_i_reg[31] [18]));
  LUT6 #(
    .INIT(64'hFFFFEA2A0000EA2A)) 
    \GEN_DESC_REG_FOR_SG.curdesc_lsb_i[25]_i_1 
       (.I0(s_axi_lite_wdata[19]),
        .I1(\updt_desc_reg0_reg[6] ),
        .I2(mm2s_dmacr),
        .I3(Q[76]),
        .I4(sg_ftch_error_reg),
        .I5(\ftch_error_addr_reg[31] [19]),
        .O(D[19]));
  LUT6 #(
    .INIT(64'hFFFFEA2A0000EA2A)) 
    \GEN_DESC_REG_FOR_SG.curdesc_lsb_i[25]_i_1__0 
       (.I0(s_axi_lite_wdata[19]),
        .I1(s2mm_dmacr),
        .I2(\updt_desc_reg0_reg[6]_0 ),
        .I3(\updt_desc_reg0_reg[31] [66]),
        .I4(p_10_out_2),
        .I5(\ftch_error_addr_reg[31] [19]),
        .O(\GEN_DESC_REG_FOR_SG.curdesc_lsb_i_reg[31] [19]));
  LUT6 #(
    .INIT(64'hFFFFEA2A0000EA2A)) 
    \GEN_DESC_REG_FOR_SG.curdesc_lsb_i[26]_i_1 
       (.I0(s_axi_lite_wdata[20]),
        .I1(\updt_desc_reg0_reg[6] ),
        .I2(mm2s_dmacr),
        .I3(Q[77]),
        .I4(sg_ftch_error_reg),
        .I5(\ftch_error_addr_reg[31] [20]),
        .O(D[20]));
  LUT6 #(
    .INIT(64'hFFFFEA2A0000EA2A)) 
    \GEN_DESC_REG_FOR_SG.curdesc_lsb_i[26]_i_1__0 
       (.I0(s_axi_lite_wdata[20]),
        .I1(s2mm_dmacr),
        .I2(\updt_desc_reg0_reg[6]_0 ),
        .I3(\updt_desc_reg0_reg[31] [67]),
        .I4(p_10_out_2),
        .I5(\ftch_error_addr_reg[31] [20]),
        .O(\GEN_DESC_REG_FOR_SG.curdesc_lsb_i_reg[31] [20]));
  LUT6 #(
    .INIT(64'hFFFFEA2A0000EA2A)) 
    \GEN_DESC_REG_FOR_SG.curdesc_lsb_i[27]_i_1 
       (.I0(s_axi_lite_wdata[21]),
        .I1(\updt_desc_reg0_reg[6] ),
        .I2(mm2s_dmacr),
        .I3(Q[78]),
        .I4(sg_ftch_error_reg),
        .I5(\ftch_error_addr_reg[31] [21]),
        .O(D[21]));
  LUT6 #(
    .INIT(64'hFFFFEA2A0000EA2A)) 
    \GEN_DESC_REG_FOR_SG.curdesc_lsb_i[27]_i_1__0 
       (.I0(s_axi_lite_wdata[21]),
        .I1(s2mm_dmacr),
        .I2(\updt_desc_reg0_reg[6]_0 ),
        .I3(\updt_desc_reg0_reg[31] [68]),
        .I4(p_10_out_2),
        .I5(\ftch_error_addr_reg[31] [21]),
        .O(\GEN_DESC_REG_FOR_SG.curdesc_lsb_i_reg[31] [21]));
  LUT6 #(
    .INIT(64'hFFFFEA2A0000EA2A)) 
    \GEN_DESC_REG_FOR_SG.curdesc_lsb_i[28]_i_1 
       (.I0(s_axi_lite_wdata[22]),
        .I1(\updt_desc_reg0_reg[6] ),
        .I2(mm2s_dmacr),
        .I3(Q[79]),
        .I4(sg_ftch_error_reg),
        .I5(\ftch_error_addr_reg[31] [22]),
        .O(D[22]));
  LUT6 #(
    .INIT(64'hFFFFEA2A0000EA2A)) 
    \GEN_DESC_REG_FOR_SG.curdesc_lsb_i[28]_i_1__0 
       (.I0(s_axi_lite_wdata[22]),
        .I1(s2mm_dmacr),
        .I2(\updt_desc_reg0_reg[6]_0 ),
        .I3(\updt_desc_reg0_reg[31] [69]),
        .I4(p_10_out_2),
        .I5(\ftch_error_addr_reg[31] [22]),
        .O(\GEN_DESC_REG_FOR_SG.curdesc_lsb_i_reg[31] [22]));
  LUT6 #(
    .INIT(64'hFFFFEA2A0000EA2A)) 
    \GEN_DESC_REG_FOR_SG.curdesc_lsb_i[29]_i_1 
       (.I0(s_axi_lite_wdata[23]),
        .I1(\updt_desc_reg0_reg[6] ),
        .I2(mm2s_dmacr),
        .I3(Q[80]),
        .I4(sg_ftch_error_reg),
        .I5(\ftch_error_addr_reg[31] [23]),
        .O(D[23]));
  LUT6 #(
    .INIT(64'hFFFFEA2A0000EA2A)) 
    \GEN_DESC_REG_FOR_SG.curdesc_lsb_i[29]_i_1__0 
       (.I0(s_axi_lite_wdata[23]),
        .I1(s2mm_dmacr),
        .I2(\updt_desc_reg0_reg[6]_0 ),
        .I3(\updt_desc_reg0_reg[31] [70]),
        .I4(p_10_out_2),
        .I5(\ftch_error_addr_reg[31] [23]),
        .O(\GEN_DESC_REG_FOR_SG.curdesc_lsb_i_reg[31] [23]));
  LUT6 #(
    .INIT(64'hFFFFEA2A0000EA2A)) 
    \GEN_DESC_REG_FOR_SG.curdesc_lsb_i[30]_i_1 
       (.I0(s_axi_lite_wdata[24]),
        .I1(\updt_desc_reg0_reg[6] ),
        .I2(mm2s_dmacr),
        .I3(Q[81]),
        .I4(sg_ftch_error_reg),
        .I5(\ftch_error_addr_reg[31] [24]),
        .O(D[24]));
  LUT6 #(
    .INIT(64'hFFFFEA2A0000EA2A)) 
    \GEN_DESC_REG_FOR_SG.curdesc_lsb_i[30]_i_1__0 
       (.I0(s_axi_lite_wdata[24]),
        .I1(s2mm_dmacr),
        .I2(\updt_desc_reg0_reg[6]_0 ),
        .I3(\updt_desc_reg0_reg[31] [71]),
        .I4(p_10_out_2),
        .I5(\ftch_error_addr_reg[31] [24]),
        .O(\GEN_DESC_REG_FOR_SG.curdesc_lsb_i_reg[31] [24]));
  LUT6 #(
    .INIT(64'hFFFFEA2A0000EA2A)) 
    \GEN_DESC_REG_FOR_SG.curdesc_lsb_i[31]_i_2 
       (.I0(s_axi_lite_wdata[25]),
        .I1(\updt_desc_reg0_reg[6] ),
        .I2(mm2s_dmacr),
        .I3(Q[82]),
        .I4(sg_ftch_error_reg),
        .I5(\ftch_error_addr_reg[31] [25]),
        .O(D[25]));
  LUT6 #(
    .INIT(64'hFFFFEA2A0000EA2A)) 
    \GEN_DESC_REG_FOR_SG.curdesc_lsb_i[31]_i_2__0 
       (.I0(s_axi_lite_wdata[25]),
        .I1(s2mm_dmacr),
        .I2(\updt_desc_reg0_reg[6]_0 ),
        .I3(\updt_desc_reg0_reg[31] [72]),
        .I4(p_10_out_2),
        .I5(\ftch_error_addr_reg[31] [25]),
        .O(\GEN_DESC_REG_FOR_SG.curdesc_lsb_i_reg[31] [25]));
  LUT6 #(
    .INIT(64'hFFFFEA2A0000EA2A)) 
    \GEN_DESC_REG_FOR_SG.curdesc_lsb_i[6]_i_1 
       (.I0(s_axi_lite_wdata[0]),
        .I1(\updt_desc_reg0_reg[6] ),
        .I2(mm2s_dmacr),
        .I3(Q[57]),
        .I4(sg_ftch_error_reg),
        .I5(\ftch_error_addr_reg[31] [0]),
        .O(D[0]));
  LUT6 #(
    .INIT(64'hFFFFEA2A0000EA2A)) 
    \GEN_DESC_REG_FOR_SG.curdesc_lsb_i[6]_i_1__0 
       (.I0(s_axi_lite_wdata[0]),
        .I1(s2mm_dmacr),
        .I2(\updt_desc_reg0_reg[6]_0 ),
        .I3(\updt_desc_reg0_reg[31] [47]),
        .I4(p_10_out_2),
        .I5(\ftch_error_addr_reg[31] [0]),
        .O(\GEN_DESC_REG_FOR_SG.curdesc_lsb_i_reg[31] [0]));
  LUT6 #(
    .INIT(64'hFFFFEA2A0000EA2A)) 
    \GEN_DESC_REG_FOR_SG.curdesc_lsb_i[7]_i_1 
       (.I0(s_axi_lite_wdata[1]),
        .I1(\updt_desc_reg0_reg[6] ),
        .I2(mm2s_dmacr),
        .I3(Q[58]),
        .I4(sg_ftch_error_reg),
        .I5(\ftch_error_addr_reg[31] [1]),
        .O(D[1]));
  LUT6 #(
    .INIT(64'hFFFFEA2A0000EA2A)) 
    \GEN_DESC_REG_FOR_SG.curdesc_lsb_i[7]_i_1__0 
       (.I0(s_axi_lite_wdata[1]),
        .I1(s2mm_dmacr),
        .I2(\updt_desc_reg0_reg[6]_0 ),
        .I3(\updt_desc_reg0_reg[31] [48]),
        .I4(p_10_out_2),
        .I5(\ftch_error_addr_reg[31] [1]),
        .O(\GEN_DESC_REG_FOR_SG.curdesc_lsb_i_reg[31] [1]));
  LUT6 #(
    .INIT(64'hFFFFEA2A0000EA2A)) 
    \GEN_DESC_REG_FOR_SG.curdesc_lsb_i[8]_i_1 
       (.I0(s_axi_lite_wdata[2]),
        .I1(\updt_desc_reg0_reg[6] ),
        .I2(mm2s_dmacr),
        .I3(Q[59]),
        .I4(sg_ftch_error_reg),
        .I5(\ftch_error_addr_reg[31] [2]),
        .O(D[2]));
  LUT6 #(
    .INIT(64'hFFFFEA2A0000EA2A)) 
    \GEN_DESC_REG_FOR_SG.curdesc_lsb_i[8]_i_1__0 
       (.I0(s_axi_lite_wdata[2]),
        .I1(s2mm_dmacr),
        .I2(\updt_desc_reg0_reg[6]_0 ),
        .I3(\updt_desc_reg0_reg[31] [49]),
        .I4(p_10_out_2),
        .I5(\ftch_error_addr_reg[31] [2]),
        .O(\GEN_DESC_REG_FOR_SG.curdesc_lsb_i_reg[31] [2]));
  LUT6 #(
    .INIT(64'hFFFFEA2A0000EA2A)) 
    \GEN_DESC_REG_FOR_SG.curdesc_lsb_i[9]_i_1 
       (.I0(s_axi_lite_wdata[3]),
        .I1(\updt_desc_reg0_reg[6] ),
        .I2(mm2s_dmacr),
        .I3(Q[60]),
        .I4(sg_ftch_error_reg),
        .I5(\ftch_error_addr_reg[31] [3]),
        .O(D[3]));
  LUT6 #(
    .INIT(64'hFFFFEA2A0000EA2A)) 
    \GEN_DESC_REG_FOR_SG.curdesc_lsb_i[9]_i_1__0 
       (.I0(s_axi_lite_wdata[3]),
        .I1(s2mm_dmacr),
        .I2(\updt_desc_reg0_reg[6]_0 ),
        .I3(\updt_desc_reg0_reg[31] [50]),
        .I4(p_10_out_2),
        .I5(\ftch_error_addr_reg[31] [3]),
        .O(\GEN_DESC_REG_FOR_SG.curdesc_lsb_i_reg[31] [3]));
  LUT4 #(
    .INIT(16'h4F44)) 
    \GEN_HOLD_NO_DATA.s_axis_s2mm_cmd_tvalid_i_1 
       (.I0(\updt_desc_reg0_reg[31] [46]),
        .I1(\updt_desc_reg0_reg[6]_0 ),
        .I2(s_axis_s2mm_cmd_tready),
        .I3(s_axis_s2mm_cmd_tvalid_split),
        .O(\GEN_HOLD_NO_DATA.s_axis_s2mm_cmd_tvalid_reg ));
  FDRE #(
    .INIT(1'b0)) 
    \GEN_MM2S.queue_dout_new_reg[0] 
       (.C(m_axi_sg_aclk),
        .CE(queue_rden_new),
        .D(reg1[0]),
        .Q(Q[0]),
        .R(queue_sinit));
  FDRE #(
    .INIT(1'b0)) 
    \GEN_MM2S.queue_dout_new_reg[10] 
       (.C(m_axi_sg_aclk),
        .CE(queue_rden_new),
        .D(reg1[10]),
        .Q(Q[10]),
        .R(queue_sinit));
  FDRE #(
    .INIT(1'b0)) 
    \GEN_MM2S.queue_dout_new_reg[11] 
       (.C(m_axi_sg_aclk),
        .CE(queue_rden_new),
        .D(reg1[11]),
        .Q(Q[11]),
        .R(queue_sinit));
  FDRE #(
    .INIT(1'b0)) 
    \GEN_MM2S.queue_dout_new_reg[12] 
       (.C(m_axi_sg_aclk),
        .CE(queue_rden_new),
        .D(reg1[12]),
        .Q(Q[12]),
        .R(queue_sinit));
  FDRE #(
    .INIT(1'b0)) 
    \GEN_MM2S.queue_dout_new_reg[13] 
       (.C(m_axi_sg_aclk),
        .CE(queue_rden_new),
        .D(reg1[13]),
        .Q(Q[13]),
        .R(queue_sinit));
  FDRE #(
    .INIT(1'b0)) 
    \GEN_MM2S.queue_dout_new_reg[14] 
       (.C(m_axi_sg_aclk),
        .CE(queue_rden_new),
        .D(reg1[14]),
        .Q(Q[14]),
        .R(queue_sinit));
  FDRE #(
    .INIT(1'b0)) 
    \GEN_MM2S.queue_dout_new_reg[15] 
       (.C(m_axi_sg_aclk),
        .CE(queue_rden_new),
        .D(reg1[15]),
        .Q(Q[15]),
        .R(queue_sinit));
  FDRE #(
    .INIT(1'b0)) 
    \GEN_MM2S.queue_dout_new_reg[16] 
       (.C(m_axi_sg_aclk),
        .CE(queue_rden_new),
        .D(reg1[16]),
        .Q(Q[16]),
        .R(queue_sinit));
  FDRE #(
    .INIT(1'b0)) 
    \GEN_MM2S.queue_dout_new_reg[17] 
       (.C(m_axi_sg_aclk),
        .CE(queue_rden_new),
        .D(reg1[17]),
        .Q(Q[17]),
        .R(queue_sinit));
  FDRE #(
    .INIT(1'b0)) 
    \GEN_MM2S.queue_dout_new_reg[18] 
       (.C(m_axi_sg_aclk),
        .CE(queue_rden_new),
        .D(reg1[18]),
        .Q(Q[18]),
        .R(queue_sinit));
  FDRE #(
    .INIT(1'b0)) 
    \GEN_MM2S.queue_dout_new_reg[19] 
       (.C(m_axi_sg_aclk),
        .CE(queue_rden_new),
        .D(reg1[19]),
        .Q(Q[19]),
        .R(queue_sinit));
  FDRE #(
    .INIT(1'b0)) 
    \GEN_MM2S.queue_dout_new_reg[1] 
       (.C(m_axi_sg_aclk),
        .CE(queue_rden_new),
        .D(reg1[1]),
        .Q(Q[1]),
        .R(queue_sinit));
  FDRE #(
    .INIT(1'b0)) 
    \GEN_MM2S.queue_dout_new_reg[20] 
       (.C(m_axi_sg_aclk),
        .CE(queue_rden_new),
        .D(reg1[20]),
        .Q(Q[20]),
        .R(queue_sinit));
  FDRE #(
    .INIT(1'b0)) 
    \GEN_MM2S.queue_dout_new_reg[21] 
       (.C(m_axi_sg_aclk),
        .CE(queue_rden_new),
        .D(reg1[21]),
        .Q(Q[21]),
        .R(queue_sinit));
  FDRE #(
    .INIT(1'b0)) 
    \GEN_MM2S.queue_dout_new_reg[22] 
       (.C(m_axi_sg_aclk),
        .CE(queue_rden_new),
        .D(reg1[22]),
        .Q(Q[22]),
        .R(queue_sinit));
  FDRE #(
    .INIT(1'b0)) 
    \GEN_MM2S.queue_dout_new_reg[23] 
       (.C(m_axi_sg_aclk),
        .CE(queue_rden_new),
        .D(reg1[23]),
        .Q(Q[23]),
        .R(queue_sinit));
  FDRE #(
    .INIT(1'b0)) 
    \GEN_MM2S.queue_dout_new_reg[24] 
       (.C(m_axi_sg_aclk),
        .CE(queue_rden_new),
        .D(reg1[24]),
        .Q(Q[24]),
        .R(queue_sinit));
  FDRE #(
    .INIT(1'b0)) 
    \GEN_MM2S.queue_dout_new_reg[25] 
       (.C(m_axi_sg_aclk),
        .CE(queue_rden_new),
        .D(reg1[25]),
        .Q(Q[25]),
        .R(queue_sinit));
  FDRE #(
    .INIT(1'b0)) 
    \GEN_MM2S.queue_dout_new_reg[26] 
       (.C(m_axi_sg_aclk),
        .CE(queue_rden_new),
        .D(reg1[26]),
        .Q(Q[26]),
        .R(queue_sinit));
  FDRE #(
    .INIT(1'b0)) 
    \GEN_MM2S.queue_dout_new_reg[27] 
       (.C(m_axi_sg_aclk),
        .CE(queue_rden_new),
        .D(reg1[27]),
        .Q(Q[27]),
        .R(queue_sinit));
  FDRE #(
    .INIT(1'b0)) 
    \GEN_MM2S.queue_dout_new_reg[28] 
       (.C(m_axi_sg_aclk),
        .CE(queue_rden_new),
        .D(reg1[28]),
        .Q(Q[28]),
        .R(queue_sinit));
  FDRE #(
    .INIT(1'b0)) 
    \GEN_MM2S.queue_dout_new_reg[29] 
       (.C(m_axi_sg_aclk),
        .CE(queue_rden_new),
        .D(reg1[29]),
        .Q(Q[29]),
        .R(queue_sinit));
  FDRE #(
    .INIT(1'b0)) 
    \GEN_MM2S.queue_dout_new_reg[2] 
       (.C(m_axi_sg_aclk),
        .CE(queue_rden_new),
        .D(reg1[2]),
        .Q(Q[2]),
        .R(queue_sinit));
  FDRE #(
    .INIT(1'b0)) 
    \GEN_MM2S.queue_dout_new_reg[30] 
       (.C(m_axi_sg_aclk),
        .CE(queue_rden_new),
        .D(reg1[30]),
        .Q(Q[30]),
        .R(queue_sinit));
  FDRE #(
    .INIT(1'b0)) 
    \GEN_MM2S.queue_dout_new_reg[31] 
       (.C(m_axi_sg_aclk),
        .CE(queue_rden_new),
        .D(reg1[31]),
        .Q(Q[31]),
        .R(queue_sinit));
  FDRE #(
    .INIT(1'b0)) 
    \GEN_MM2S.queue_dout_new_reg[32] 
       (.C(m_axi_sg_aclk),
        .CE(queue_rden_new),
        .D(reg1[32]),
        .Q(Q[32]),
        .R(queue_sinit));
  FDRE #(
    .INIT(1'b0)) 
    \GEN_MM2S.queue_dout_new_reg[33] 
       (.C(m_axi_sg_aclk),
        .CE(queue_rden_new),
        .D(reg1[33]),
        .Q(Q[33]),
        .R(queue_sinit));
  FDRE #(
    .INIT(1'b0)) 
    \GEN_MM2S.queue_dout_new_reg[34] 
       (.C(m_axi_sg_aclk),
        .CE(queue_rden_new),
        .D(reg1[34]),
        .Q(Q[34]),
        .R(queue_sinit));
  FDRE #(
    .INIT(1'b0)) 
    \GEN_MM2S.queue_dout_new_reg[35] 
       (.C(m_axi_sg_aclk),
        .CE(queue_rden_new),
        .D(reg1[35]),
        .Q(Q[35]),
        .R(queue_sinit));
  FDRE #(
    .INIT(1'b0)) 
    \GEN_MM2S.queue_dout_new_reg[36] 
       (.C(m_axi_sg_aclk),
        .CE(queue_rden_new),
        .D(reg1[36]),
        .Q(Q[36]),
        .R(queue_sinit));
  FDRE #(
    .INIT(1'b0)) 
    \GEN_MM2S.queue_dout_new_reg[37] 
       (.C(m_axi_sg_aclk),
        .CE(queue_rden_new),
        .D(reg1[37]),
        .Q(Q[37]),
        .R(queue_sinit));
  FDRE #(
    .INIT(1'b0)) 
    \GEN_MM2S.queue_dout_new_reg[38] 
       (.C(m_axi_sg_aclk),
        .CE(queue_rden_new),
        .D(reg1[38]),
        .Q(Q[38]),
        .R(queue_sinit));
  FDRE #(
    .INIT(1'b0)) 
    \GEN_MM2S.queue_dout_new_reg[39] 
       (.C(m_axi_sg_aclk),
        .CE(queue_rden_new),
        .D(reg1[39]),
        .Q(Q[39]),
        .R(queue_sinit));
  FDRE #(
    .INIT(1'b0)) 
    \GEN_MM2S.queue_dout_new_reg[3] 
       (.C(m_axi_sg_aclk),
        .CE(queue_rden_new),
        .D(reg1[3]),
        .Q(Q[3]),
        .R(queue_sinit));
  FDRE #(
    .INIT(1'b0)) 
    \GEN_MM2S.queue_dout_new_reg[40] 
       (.C(m_axi_sg_aclk),
        .CE(queue_rden_new),
        .D(reg1[40]),
        .Q(Q[40]),
        .R(queue_sinit));
  FDRE #(
    .INIT(1'b0)) 
    \GEN_MM2S.queue_dout_new_reg[41] 
       (.C(m_axi_sg_aclk),
        .CE(queue_rden_new),
        .D(reg1[41]),
        .Q(Q[41]),
        .R(queue_sinit));
  FDRE #(
    .INIT(1'b0)) 
    \GEN_MM2S.queue_dout_new_reg[42] 
       (.C(m_axi_sg_aclk),
        .CE(queue_rden_new),
        .D(reg1[42]),
        .Q(Q[42]),
        .R(queue_sinit));
  FDRE #(
    .INIT(1'b0)) 
    \GEN_MM2S.queue_dout_new_reg[43] 
       (.C(m_axi_sg_aclk),
        .CE(queue_rden_new),
        .D(reg1[43]),
        .Q(Q[43]),
        .R(queue_sinit));
  FDRE #(
    .INIT(1'b0)) 
    \GEN_MM2S.queue_dout_new_reg[44] 
       (.C(m_axi_sg_aclk),
        .CE(queue_rden_new),
        .D(reg1[44]),
        .Q(Q[44]),
        .R(queue_sinit));
  FDRE #(
    .INIT(1'b0)) 
    \GEN_MM2S.queue_dout_new_reg[45] 
       (.C(m_axi_sg_aclk),
        .CE(queue_rden_new),
        .D(reg1[45]),
        .Q(Q[45]),
        .R(queue_sinit));
  FDRE #(
    .INIT(1'b0)) 
    \GEN_MM2S.queue_dout_new_reg[46] 
       (.C(m_axi_sg_aclk),
        .CE(queue_rden_new),
        .D(reg1[46]),
        .Q(Q[46]),
        .R(queue_sinit));
  FDRE #(
    .INIT(1'b0)) 
    \GEN_MM2S.queue_dout_new_reg[47] 
       (.C(m_axi_sg_aclk),
        .CE(queue_rden_new),
        .D(reg1[47]),
        .Q(Q[47]),
        .R(queue_sinit));
  FDRE #(
    .INIT(1'b0)) 
    \GEN_MM2S.queue_dout_new_reg[48] 
       (.C(m_axi_sg_aclk),
        .CE(queue_rden_new),
        .D(reg1[48]),
        .Q(Q[48]),
        .R(queue_sinit));
  FDRE #(
    .INIT(1'b0)) 
    \GEN_MM2S.queue_dout_new_reg[49] 
       (.C(m_axi_sg_aclk),
        .CE(queue_rden_new),
        .D(reg1[49]),
        .Q(Q[49]),
        .R(queue_sinit));
  FDRE #(
    .INIT(1'b0)) 
    \GEN_MM2S.queue_dout_new_reg[4] 
       (.C(m_axi_sg_aclk),
        .CE(queue_rden_new),
        .D(reg1[4]),
        .Q(Q[4]),
        .R(queue_sinit));
  FDRE #(
    .INIT(1'b0)) 
    \GEN_MM2S.queue_dout_new_reg[50] 
       (.C(m_axi_sg_aclk),
        .CE(queue_rden_new),
        .D(reg1[50]),
        .Q(Q[50]),
        .R(queue_sinit));
  FDRE #(
    .INIT(1'b0)) 
    \GEN_MM2S.queue_dout_new_reg[51] 
       (.C(m_axi_sg_aclk),
        .CE(queue_rden_new),
        .D(reg1[51]),
        .Q(Q[51]),
        .R(queue_sinit));
  FDRE #(
    .INIT(1'b0)) 
    \GEN_MM2S.queue_dout_new_reg[52] 
       (.C(m_axi_sg_aclk),
        .CE(queue_rden_new),
        .D(reg1[52]),
        .Q(Q[52]),
        .R(queue_sinit));
  FDRE #(
    .INIT(1'b0)) 
    \GEN_MM2S.queue_dout_new_reg[53] 
       (.C(m_axi_sg_aclk),
        .CE(queue_rden_new),
        .D(reg1[53]),
        .Q(Q[53]),
        .R(queue_sinit));
  FDRE #(
    .INIT(1'b0)) 
    \GEN_MM2S.queue_dout_new_reg[54] 
       (.C(m_axi_sg_aclk),
        .CE(queue_rden_new),
        .D(reg1[54]),
        .Q(Q[54]),
        .R(queue_sinit));
  FDRE #(
    .INIT(1'b0)) 
    \GEN_MM2S.queue_dout_new_reg[58] 
       (.C(m_axi_sg_aclk),
        .CE(queue_rden_new),
        .D(reg1[58]),
        .Q(Q[55]),
        .R(queue_sinit));
  FDRE #(
    .INIT(1'b0)) 
    \GEN_MM2S.queue_dout_new_reg[59] 
       (.C(m_axi_sg_aclk),
        .CE(queue_rden_new),
        .D(reg1[59]),
        .Q(p_39_out),
        .R(queue_sinit));
  FDRE #(
    .INIT(1'b0)) 
    \GEN_MM2S.queue_dout_new_reg[5] 
       (.C(m_axi_sg_aclk),
        .CE(queue_rden_new),
        .D(reg1[5]),
        .Q(Q[5]),
        .R(queue_sinit));
  FDRE #(
    .INIT(1'b0)) 
    \GEN_MM2S.queue_dout_new_reg[64] 
       (.C(m_axi_sg_aclk),
        .CE(queue_rden_new),
        .D(reg1[64]),
        .Q(Q[56]),
        .R(queue_sinit));
  FDRE #(
    .INIT(1'b0)) 
    \GEN_MM2S.queue_dout_new_reg[65] 
       (.C(m_axi_sg_aclk),
        .CE(queue_rden_new),
        .D(reg1[65]),
        .Q(Q[57]),
        .R(queue_sinit));
  FDRE #(
    .INIT(1'b0)) 
    \GEN_MM2S.queue_dout_new_reg[66] 
       (.C(m_axi_sg_aclk),
        .CE(queue_rden_new),
        .D(reg1[66]),
        .Q(Q[58]),
        .R(queue_sinit));
  FDRE #(
    .INIT(1'b0)) 
    \GEN_MM2S.queue_dout_new_reg[67] 
       (.C(m_axi_sg_aclk),
        .CE(queue_rden_new),
        .D(reg1[67]),
        .Q(Q[59]),
        .R(queue_sinit));
  FDRE #(
    .INIT(1'b0)) 
    \GEN_MM2S.queue_dout_new_reg[68] 
       (.C(m_axi_sg_aclk),
        .CE(queue_rden_new),
        .D(reg1[68]),
        .Q(Q[60]),
        .R(queue_sinit));
  FDRE #(
    .INIT(1'b0)) 
    \GEN_MM2S.queue_dout_new_reg[69] 
       (.C(m_axi_sg_aclk),
        .CE(queue_rden_new),
        .D(reg1[69]),
        .Q(Q[61]),
        .R(queue_sinit));
  FDRE #(
    .INIT(1'b0)) 
    \GEN_MM2S.queue_dout_new_reg[6] 
       (.C(m_axi_sg_aclk),
        .CE(queue_rden_new),
        .D(reg1[6]),
        .Q(Q[6]),
        .R(queue_sinit));
  FDRE #(
    .INIT(1'b0)) 
    \GEN_MM2S.queue_dout_new_reg[70] 
       (.C(m_axi_sg_aclk),
        .CE(queue_rden_new),
        .D(reg1[70]),
        .Q(Q[62]),
        .R(queue_sinit));
  FDRE #(
    .INIT(1'b0)) 
    \GEN_MM2S.queue_dout_new_reg[71] 
       (.C(m_axi_sg_aclk),
        .CE(queue_rden_new),
        .D(reg1[71]),
        .Q(Q[63]),
        .R(queue_sinit));
  FDRE #(
    .INIT(1'b0)) 
    \GEN_MM2S.queue_dout_new_reg[72] 
       (.C(m_axi_sg_aclk),
        .CE(queue_rden_new),
        .D(reg1[72]),
        .Q(Q[64]),
        .R(queue_sinit));
  FDRE #(
    .INIT(1'b0)) 
    \GEN_MM2S.queue_dout_new_reg[73] 
       (.C(m_axi_sg_aclk),
        .CE(queue_rden_new),
        .D(reg1[73]),
        .Q(Q[65]),
        .R(queue_sinit));
  FDRE #(
    .INIT(1'b0)) 
    \GEN_MM2S.queue_dout_new_reg[74] 
       (.C(m_axi_sg_aclk),
        .CE(queue_rden_new),
        .D(reg1[74]),
        .Q(Q[66]),
        .R(queue_sinit));
  FDRE #(
    .INIT(1'b0)) 
    \GEN_MM2S.queue_dout_new_reg[75] 
       (.C(m_axi_sg_aclk),
        .CE(queue_rden_new),
        .D(reg1[75]),
        .Q(Q[67]),
        .R(queue_sinit));
  FDRE #(
    .INIT(1'b0)) 
    \GEN_MM2S.queue_dout_new_reg[76] 
       (.C(m_axi_sg_aclk),
        .CE(queue_rden_new),
        .D(reg1[76]),
        .Q(Q[68]),
        .R(queue_sinit));
  FDRE #(
    .INIT(1'b0)) 
    \GEN_MM2S.queue_dout_new_reg[77] 
       (.C(m_axi_sg_aclk),
        .CE(queue_rden_new),
        .D(reg1[77]),
        .Q(Q[69]),
        .R(queue_sinit));
  FDRE #(
    .INIT(1'b0)) 
    \GEN_MM2S.queue_dout_new_reg[78] 
       (.C(m_axi_sg_aclk),
        .CE(queue_rden_new),
        .D(reg1[78]),
        .Q(Q[70]),
        .R(queue_sinit));
  FDRE #(
    .INIT(1'b0)) 
    \GEN_MM2S.queue_dout_new_reg[79] 
       (.C(m_axi_sg_aclk),
        .CE(queue_rden_new),
        .D(reg1[79]),
        .Q(Q[71]),
        .R(queue_sinit));
  FDRE #(
    .INIT(1'b0)) 
    \GEN_MM2S.queue_dout_new_reg[7] 
       (.C(m_axi_sg_aclk),
        .CE(queue_rden_new),
        .D(reg1[7]),
        .Q(Q[7]),
        .R(queue_sinit));
  FDRE #(
    .INIT(1'b0)) 
    \GEN_MM2S.queue_dout_new_reg[80] 
       (.C(m_axi_sg_aclk),
        .CE(queue_rden_new),
        .D(reg1[80]),
        .Q(Q[72]),
        .R(queue_sinit));
  FDRE #(
    .INIT(1'b0)) 
    \GEN_MM2S.queue_dout_new_reg[81] 
       (.C(m_axi_sg_aclk),
        .CE(queue_rden_new),
        .D(reg1[81]),
        .Q(Q[73]),
        .R(queue_sinit));
  FDRE #(
    .INIT(1'b0)) 
    \GEN_MM2S.queue_dout_new_reg[82] 
       (.C(m_axi_sg_aclk),
        .CE(queue_rden_new),
        .D(reg1[82]),
        .Q(Q[74]),
        .R(queue_sinit));
  FDRE #(
    .INIT(1'b0)) 
    \GEN_MM2S.queue_dout_new_reg[83] 
       (.C(m_axi_sg_aclk),
        .CE(queue_rden_new),
        .D(reg1[83]),
        .Q(Q[75]),
        .R(queue_sinit));
  FDRE #(
    .INIT(1'b0)) 
    \GEN_MM2S.queue_dout_new_reg[84] 
       (.C(m_axi_sg_aclk),
        .CE(queue_rden_new),
        .D(reg1[84]),
        .Q(Q[76]),
        .R(queue_sinit));
  FDRE #(
    .INIT(1'b0)) 
    \GEN_MM2S.queue_dout_new_reg[85] 
       (.C(m_axi_sg_aclk),
        .CE(queue_rden_new),
        .D(reg1[85]),
        .Q(Q[77]),
        .R(queue_sinit));
  FDRE #(
    .INIT(1'b0)) 
    \GEN_MM2S.queue_dout_new_reg[86] 
       (.C(m_axi_sg_aclk),
        .CE(queue_rden_new),
        .D(reg1[86]),
        .Q(Q[78]),
        .R(queue_sinit));
  FDRE #(
    .INIT(1'b0)) 
    \GEN_MM2S.queue_dout_new_reg[87] 
       (.C(m_axi_sg_aclk),
        .CE(queue_rden_new),
        .D(reg1[87]),
        .Q(Q[79]),
        .R(queue_sinit));
  FDRE #(
    .INIT(1'b0)) 
    \GEN_MM2S.queue_dout_new_reg[88] 
       (.C(m_axi_sg_aclk),
        .CE(queue_rden_new),
        .D(reg1[88]),
        .Q(Q[80]),
        .R(queue_sinit));
  FDRE #(
    .INIT(1'b0)) 
    \GEN_MM2S.queue_dout_new_reg[89] 
       (.C(m_axi_sg_aclk),
        .CE(queue_rden_new),
        .D(reg1[89]),
        .Q(Q[81]),
        .R(queue_sinit));
  FDRE #(
    .INIT(1'b0)) 
    \GEN_MM2S.queue_dout_new_reg[8] 
       (.C(m_axi_sg_aclk),
        .CE(queue_rden_new),
        .D(reg1[8]),
        .Q(Q[8]),
        .R(queue_sinit));
  FDRE #(
    .INIT(1'b0)) 
    \GEN_MM2S.queue_dout_new_reg[90] 
       (.C(m_axi_sg_aclk),
        .CE(queue_rden_new),
        .D(reg1[90]),
        .Q(Q[82]),
        .R(queue_sinit));
  FDRE #(
    .INIT(1'b0)) 
    \GEN_MM2S.queue_dout_new_reg[9] 
       (.C(m_axi_sg_aclk),
        .CE(queue_rden_new),
        .D(reg1[9]),
        .Q(Q[9]),
        .R(queue_sinit));
  FDRE #(
    .INIT(1'b0)) 
    \GEN_MM2S.queue_dout_valid_reg 
       (.C(m_axi_sg_aclk),
        .CE(1'b1),
        .D(\GEN_MM2S.queue_dout_valid_reg_0 ),
        .Q(\updt_desc_reg0_reg[6] ),
        .R(1'b0));
  (* SOFT_HLUTNM = "soft_lutpair121" *) 
  LUT4 #(
    .INIT(16'hFFF2)) 
    \GEN_MM2S.queue_empty_new_i_1 
       (.I0(ch1_ftch_queue_empty),
        .I1(queue_wren_new),
        .I2(queue_rden_new),
        .I3(queue_sinit),
        .O(\GEN_MM2S.queue_empty_new_i_1_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \GEN_MM2S.queue_empty_new_reg 
       (.C(m_axi_sg_aclk),
        .CE(1'b1),
        .D(\GEN_MM2S.queue_empty_new_i_1_n_0 ),
        .Q(ch1_ftch_queue_empty),
        .R(1'b0));
  (* SOFT_HLUTNM = "soft_lutpair121" *) 
  LUT4 #(
    .INIT(16'h000E)) 
    \GEN_MM2S.queue_full_new_i_1 
       (.I0(ch1_ftch_pause),
        .I1(queue_wren_new),
        .I2(queue_rden_new),
        .I3(queue_sinit),
        .O(\GEN_MM2S.queue_full_new_i_1_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \GEN_MM2S.queue_full_new_reg 
       (.C(m_axi_sg_aclk),
        .CE(1'b1),
        .D(\GEN_MM2S.queue_full_new_i_1_n_0 ),
        .Q(ch1_ftch_pause),
        .R(1'b0));
  LUT4 #(
    .INIT(16'h4000)) 
    \GEN_MM2S.reg1[90]_i_2 
       (.I0(ch1_ftch_pause),
        .I1(\GEN_CH1_FETCH.ch1_active_i_reg ),
        .I2(m_axi_sg_rvalid),
        .I3(\counter_reg[7] [2]),
        .O(queue_wren_new));
  FDRE #(
    .INIT(1'b0)) 
    \GEN_MM2S.reg1_reg[0] 
       (.C(m_axi_sg_aclk),
        .CE(queue_wren_new),
        .D(\dmacr_i_reg[4] [0]),
        .Q(reg1[0]),
        .R(queue_sinit));
  FDRE #(
    .INIT(1'b0)) 
    \GEN_MM2S.reg1_reg[10] 
       (.C(m_axi_sg_aclk),
        .CE(queue_wren_new),
        .D(\dmacr_i_reg[4] [10]),
        .Q(reg1[10]),
        .R(queue_sinit));
  FDRE #(
    .INIT(1'b0)) 
    \GEN_MM2S.reg1_reg[11] 
       (.C(m_axi_sg_aclk),
        .CE(queue_wren_new),
        .D(\dmacr_i_reg[4] [11]),
        .Q(reg1[11]),
        .R(queue_sinit));
  FDRE #(
    .INIT(1'b0)) 
    \GEN_MM2S.reg1_reg[12] 
       (.C(m_axi_sg_aclk),
        .CE(queue_wren_new),
        .D(\dmacr_i_reg[4] [12]),
        .Q(reg1[12]),
        .R(queue_sinit));
  FDRE #(
    .INIT(1'b0)) 
    \GEN_MM2S.reg1_reg[13] 
       (.C(m_axi_sg_aclk),
        .CE(queue_wren_new),
        .D(\dmacr_i_reg[4] [13]),
        .Q(reg1[13]),
        .R(queue_sinit));
  FDRE #(
    .INIT(1'b0)) 
    \GEN_MM2S.reg1_reg[14] 
       (.C(m_axi_sg_aclk),
        .CE(queue_wren_new),
        .D(\dmacr_i_reg[4] [14]),
        .Q(reg1[14]),
        .R(queue_sinit));
  FDRE #(
    .INIT(1'b0)) 
    \GEN_MM2S.reg1_reg[15] 
       (.C(m_axi_sg_aclk),
        .CE(queue_wren_new),
        .D(\dmacr_i_reg[4] [15]),
        .Q(reg1[15]),
        .R(queue_sinit));
  FDRE #(
    .INIT(1'b0)) 
    \GEN_MM2S.reg1_reg[16] 
       (.C(m_axi_sg_aclk),
        .CE(queue_wren_new),
        .D(\dmacr_i_reg[4] [16]),
        .Q(reg1[16]),
        .R(queue_sinit));
  FDRE #(
    .INIT(1'b0)) 
    \GEN_MM2S.reg1_reg[17] 
       (.C(m_axi_sg_aclk),
        .CE(queue_wren_new),
        .D(\dmacr_i_reg[4] [17]),
        .Q(reg1[17]),
        .R(queue_sinit));
  FDRE #(
    .INIT(1'b0)) 
    \GEN_MM2S.reg1_reg[18] 
       (.C(m_axi_sg_aclk),
        .CE(queue_wren_new),
        .D(\dmacr_i_reg[4] [18]),
        .Q(reg1[18]),
        .R(queue_sinit));
  FDRE #(
    .INIT(1'b0)) 
    \GEN_MM2S.reg1_reg[19] 
       (.C(m_axi_sg_aclk),
        .CE(queue_wren_new),
        .D(\dmacr_i_reg[4] [19]),
        .Q(reg1[19]),
        .R(queue_sinit));
  FDRE #(
    .INIT(1'b0)) 
    \GEN_MM2S.reg1_reg[1] 
       (.C(m_axi_sg_aclk),
        .CE(queue_wren_new),
        .D(\dmacr_i_reg[4] [1]),
        .Q(reg1[1]),
        .R(queue_sinit));
  FDRE #(
    .INIT(1'b0)) 
    \GEN_MM2S.reg1_reg[20] 
       (.C(m_axi_sg_aclk),
        .CE(queue_wren_new),
        .D(\dmacr_i_reg[4] [20]),
        .Q(reg1[20]),
        .R(queue_sinit));
  FDRE #(
    .INIT(1'b0)) 
    \GEN_MM2S.reg1_reg[21] 
       (.C(m_axi_sg_aclk),
        .CE(queue_wren_new),
        .D(\dmacr_i_reg[4] [21]),
        .Q(reg1[21]),
        .R(queue_sinit));
  FDRE #(
    .INIT(1'b0)) 
    \GEN_MM2S.reg1_reg[22] 
       (.C(m_axi_sg_aclk),
        .CE(queue_wren_new),
        .D(\dmacr_i_reg[4] [22]),
        .Q(reg1[22]),
        .R(queue_sinit));
  FDRE #(
    .INIT(1'b0)) 
    \GEN_MM2S.reg1_reg[23] 
       (.C(m_axi_sg_aclk),
        .CE(queue_wren_new),
        .D(\dmacr_i_reg[4] [23]),
        .Q(reg1[23]),
        .R(queue_sinit));
  FDRE #(
    .INIT(1'b0)) 
    \GEN_MM2S.reg1_reg[24] 
       (.C(m_axi_sg_aclk),
        .CE(queue_wren_new),
        .D(\dmacr_i_reg[4] [24]),
        .Q(reg1[24]),
        .R(queue_sinit));
  FDRE #(
    .INIT(1'b0)) 
    \GEN_MM2S.reg1_reg[25] 
       (.C(m_axi_sg_aclk),
        .CE(queue_wren_new),
        .D(\dmacr_i_reg[4] [25]),
        .Q(reg1[25]),
        .R(queue_sinit));
  FDRE #(
    .INIT(1'b0)) 
    \GEN_MM2S.reg1_reg[26] 
       (.C(m_axi_sg_aclk),
        .CE(queue_wren_new),
        .D(\dmacr_i_reg[4] [26]),
        .Q(reg1[26]),
        .R(queue_sinit));
  FDRE #(
    .INIT(1'b0)) 
    \GEN_MM2S.reg1_reg[27] 
       (.C(m_axi_sg_aclk),
        .CE(queue_wren_new),
        .D(\dmacr_i_reg[4] [27]),
        .Q(reg1[27]),
        .R(queue_sinit));
  FDRE #(
    .INIT(1'b0)) 
    \GEN_MM2S.reg1_reg[28] 
       (.C(m_axi_sg_aclk),
        .CE(queue_wren_new),
        .D(\dmacr_i_reg[4] [28]),
        .Q(reg1[28]),
        .R(queue_sinit));
  FDRE #(
    .INIT(1'b0)) 
    \GEN_MM2S.reg1_reg[29] 
       (.C(m_axi_sg_aclk),
        .CE(queue_wren_new),
        .D(\dmacr_i_reg[4] [29]),
        .Q(reg1[29]),
        .R(queue_sinit));
  FDRE #(
    .INIT(1'b0)) 
    \GEN_MM2S.reg1_reg[2] 
       (.C(m_axi_sg_aclk),
        .CE(queue_wren_new),
        .D(\dmacr_i_reg[4] [2]),
        .Q(reg1[2]),
        .R(queue_sinit));
  FDRE #(
    .INIT(1'b0)) 
    \GEN_MM2S.reg1_reg[30] 
       (.C(m_axi_sg_aclk),
        .CE(queue_wren_new),
        .D(\dmacr_i_reg[4] [30]),
        .Q(reg1[30]),
        .R(queue_sinit));
  FDRE #(
    .INIT(1'b0)) 
    \GEN_MM2S.reg1_reg[31] 
       (.C(m_axi_sg_aclk),
        .CE(queue_wren_new),
        .D(\dmacr_i_reg[4] [31]),
        .Q(reg1[31]),
        .R(queue_sinit));
  FDRE #(
    .INIT(1'b0)) 
    \GEN_MM2S.reg1_reg[32] 
       (.C(m_axi_sg_aclk),
        .CE(queue_wren_new),
        .D(\dmacr_i_reg[4] [32]),
        .Q(reg1[32]),
        .R(queue_sinit));
  FDRE #(
    .INIT(1'b0)) 
    \GEN_MM2S.reg1_reg[33] 
       (.C(m_axi_sg_aclk),
        .CE(queue_wren_new),
        .D(\dmacr_i_reg[4] [33]),
        .Q(reg1[33]),
        .R(queue_sinit));
  FDRE #(
    .INIT(1'b0)) 
    \GEN_MM2S.reg1_reg[34] 
       (.C(m_axi_sg_aclk),
        .CE(queue_wren_new),
        .D(\dmacr_i_reg[4] [34]),
        .Q(reg1[34]),
        .R(queue_sinit));
  FDRE #(
    .INIT(1'b0)) 
    \GEN_MM2S.reg1_reg[35] 
       (.C(m_axi_sg_aclk),
        .CE(queue_wren_new),
        .D(\dmacr_i_reg[4] [35]),
        .Q(reg1[35]),
        .R(queue_sinit));
  FDRE #(
    .INIT(1'b0)) 
    \GEN_MM2S.reg1_reg[36] 
       (.C(m_axi_sg_aclk),
        .CE(queue_wren_new),
        .D(\dmacr_i_reg[4] [36]),
        .Q(reg1[36]),
        .R(queue_sinit));
  FDRE #(
    .INIT(1'b0)) 
    \GEN_MM2S.reg1_reg[37] 
       (.C(m_axi_sg_aclk),
        .CE(queue_wren_new),
        .D(\dmacr_i_reg[4] [37]),
        .Q(reg1[37]),
        .R(queue_sinit));
  FDRE #(
    .INIT(1'b0)) 
    \GEN_MM2S.reg1_reg[38] 
       (.C(m_axi_sg_aclk),
        .CE(queue_wren_new),
        .D(\dmacr_i_reg[4] [38]),
        .Q(reg1[38]),
        .R(queue_sinit));
  FDRE #(
    .INIT(1'b0)) 
    \GEN_MM2S.reg1_reg[39] 
       (.C(m_axi_sg_aclk),
        .CE(queue_wren_new),
        .D(\dmacr_i_reg[4] [39]),
        .Q(reg1[39]),
        .R(queue_sinit));
  FDRE #(
    .INIT(1'b0)) 
    \GEN_MM2S.reg1_reg[3] 
       (.C(m_axi_sg_aclk),
        .CE(queue_wren_new),
        .D(\dmacr_i_reg[4] [3]),
        .Q(reg1[3]),
        .R(queue_sinit));
  FDRE #(
    .INIT(1'b0)) 
    \GEN_MM2S.reg1_reg[40] 
       (.C(m_axi_sg_aclk),
        .CE(queue_wren_new),
        .D(\dmacr_i_reg[4] [40]),
        .Q(reg1[40]),
        .R(queue_sinit));
  FDRE #(
    .INIT(1'b0)) 
    \GEN_MM2S.reg1_reg[41] 
       (.C(m_axi_sg_aclk),
        .CE(queue_wren_new),
        .D(\dmacr_i_reg[4] [41]),
        .Q(reg1[41]),
        .R(queue_sinit));
  FDRE #(
    .INIT(1'b0)) 
    \GEN_MM2S.reg1_reg[42] 
       (.C(m_axi_sg_aclk),
        .CE(queue_wren_new),
        .D(\dmacr_i_reg[4] [42]),
        .Q(reg1[42]),
        .R(queue_sinit));
  FDRE #(
    .INIT(1'b0)) 
    \GEN_MM2S.reg1_reg[43] 
       (.C(m_axi_sg_aclk),
        .CE(queue_wren_new),
        .D(\dmacr_i_reg[4] [43]),
        .Q(reg1[43]),
        .R(queue_sinit));
  FDRE #(
    .INIT(1'b0)) 
    \GEN_MM2S.reg1_reg[44] 
       (.C(m_axi_sg_aclk),
        .CE(queue_wren_new),
        .D(\dmacr_i_reg[4] [44]),
        .Q(reg1[44]),
        .R(queue_sinit));
  FDRE #(
    .INIT(1'b0)) 
    \GEN_MM2S.reg1_reg[45] 
       (.C(m_axi_sg_aclk),
        .CE(queue_wren_new),
        .D(\dmacr_i_reg[4] [45]),
        .Q(reg1[45]),
        .R(queue_sinit));
  FDRE #(
    .INIT(1'b0)) 
    \GEN_MM2S.reg1_reg[46] 
       (.C(m_axi_sg_aclk),
        .CE(queue_wren_new),
        .D(\dmacr_i_reg[4] [46]),
        .Q(reg1[46]),
        .R(queue_sinit));
  FDRE #(
    .INIT(1'b0)) 
    \GEN_MM2S.reg1_reg[47] 
       (.C(m_axi_sg_aclk),
        .CE(queue_wren_new),
        .D(\dmacr_i_reg[4] [47]),
        .Q(reg1[47]),
        .R(queue_sinit));
  FDRE #(
    .INIT(1'b0)) 
    \GEN_MM2S.reg1_reg[48] 
       (.C(m_axi_sg_aclk),
        .CE(queue_wren_new),
        .D(\dmacr_i_reg[4] [48]),
        .Q(reg1[48]),
        .R(queue_sinit));
  FDRE #(
    .INIT(1'b0)) 
    \GEN_MM2S.reg1_reg[49] 
       (.C(m_axi_sg_aclk),
        .CE(queue_wren_new),
        .D(\dmacr_i_reg[4] [49]),
        .Q(reg1[49]),
        .R(queue_sinit));
  FDRE #(
    .INIT(1'b0)) 
    \GEN_MM2S.reg1_reg[4] 
       (.C(m_axi_sg_aclk),
        .CE(queue_wren_new),
        .D(\dmacr_i_reg[4] [4]),
        .Q(reg1[4]),
        .R(queue_sinit));
  FDRE #(
    .INIT(1'b0)) 
    \GEN_MM2S.reg1_reg[50] 
       (.C(m_axi_sg_aclk),
        .CE(queue_wren_new),
        .D(\dmacr_i_reg[4] [50]),
        .Q(reg1[50]),
        .R(queue_sinit));
  FDRE #(
    .INIT(1'b0)) 
    \GEN_MM2S.reg1_reg[51] 
       (.C(m_axi_sg_aclk),
        .CE(queue_wren_new),
        .D(\dmacr_i_reg[4] [51]),
        .Q(reg1[51]),
        .R(queue_sinit));
  FDRE #(
    .INIT(1'b0)) 
    \GEN_MM2S.reg1_reg[52] 
       (.C(m_axi_sg_aclk),
        .CE(queue_wren_new),
        .D(\dmacr_i_reg[4] [52]),
        .Q(reg1[52]),
        .R(queue_sinit));
  FDRE #(
    .INIT(1'b0)) 
    \GEN_MM2S.reg1_reg[53] 
       (.C(m_axi_sg_aclk),
        .CE(queue_wren_new),
        .D(\dmacr_i_reg[4] [53]),
        .Q(reg1[53]),
        .R(queue_sinit));
  FDRE #(
    .INIT(1'b0)) 
    \GEN_MM2S.reg1_reg[54] 
       (.C(m_axi_sg_aclk),
        .CE(queue_wren_new),
        .D(\dmacr_i_reg[4] [54]),
        .Q(reg1[54]),
        .R(queue_sinit));
  FDRE #(
    .INIT(1'b0)) 
    \GEN_MM2S.reg1_reg[58] 
       (.C(m_axi_sg_aclk),
        .CE(queue_wren_new),
        .D(\dmacr_i_reg[4] [55]),
        .Q(reg1[58]),
        .R(queue_sinit));
  FDRE #(
    .INIT(1'b0)) 
    \GEN_MM2S.reg1_reg[59] 
       (.C(m_axi_sg_aclk),
        .CE(queue_wren_new),
        .D(\dmacr_i_reg[4] [56]),
        .Q(reg1[59]),
        .R(queue_sinit));
  FDRE #(
    .INIT(1'b0)) 
    \GEN_MM2S.reg1_reg[5] 
       (.C(m_axi_sg_aclk),
        .CE(queue_wren_new),
        .D(\dmacr_i_reg[4] [5]),
        .Q(reg1[5]),
        .R(queue_sinit));
  FDRE #(
    .INIT(1'b0)) 
    \GEN_MM2S.reg1_reg[64] 
       (.C(m_axi_sg_aclk),
        .CE(queue_wren_new),
        .D(\dmacr_i_reg[4] [57]),
        .Q(reg1[64]),
        .R(queue_sinit));
  FDRE #(
    .INIT(1'b0)) 
    \GEN_MM2S.reg1_reg[65] 
       (.C(m_axi_sg_aclk),
        .CE(queue_wren_new),
        .D(current_bd[6]),
        .Q(reg1[65]),
        .R(queue_sinit));
  FDRE #(
    .INIT(1'b0)) 
    \GEN_MM2S.reg1_reg[66] 
       (.C(m_axi_sg_aclk),
        .CE(queue_wren_new),
        .D(current_bd[7]),
        .Q(reg1[66]),
        .R(queue_sinit));
  FDRE #(
    .INIT(1'b0)) 
    \GEN_MM2S.reg1_reg[67] 
       (.C(m_axi_sg_aclk),
        .CE(queue_wren_new),
        .D(current_bd[8]),
        .Q(reg1[67]),
        .R(queue_sinit));
  FDRE #(
    .INIT(1'b0)) 
    \GEN_MM2S.reg1_reg[68] 
       (.C(m_axi_sg_aclk),
        .CE(queue_wren_new),
        .D(current_bd[9]),
        .Q(reg1[68]),
        .R(queue_sinit));
  FDRE #(
    .INIT(1'b0)) 
    \GEN_MM2S.reg1_reg[69] 
       (.C(m_axi_sg_aclk),
        .CE(queue_wren_new),
        .D(current_bd[10]),
        .Q(reg1[69]),
        .R(queue_sinit));
  FDRE #(
    .INIT(1'b0)) 
    \GEN_MM2S.reg1_reg[6] 
       (.C(m_axi_sg_aclk),
        .CE(queue_wren_new),
        .D(\dmacr_i_reg[4] [6]),
        .Q(reg1[6]),
        .R(queue_sinit));
  FDRE #(
    .INIT(1'b0)) 
    \GEN_MM2S.reg1_reg[70] 
       (.C(m_axi_sg_aclk),
        .CE(queue_wren_new),
        .D(current_bd[11]),
        .Q(reg1[70]),
        .R(queue_sinit));
  FDRE #(
    .INIT(1'b0)) 
    \GEN_MM2S.reg1_reg[71] 
       (.C(m_axi_sg_aclk),
        .CE(queue_wren_new),
        .D(current_bd[12]),
        .Q(reg1[71]),
        .R(queue_sinit));
  FDRE #(
    .INIT(1'b0)) 
    \GEN_MM2S.reg1_reg[72] 
       (.C(m_axi_sg_aclk),
        .CE(queue_wren_new),
        .D(current_bd[13]),
        .Q(reg1[72]),
        .R(queue_sinit));
  FDRE #(
    .INIT(1'b0)) 
    \GEN_MM2S.reg1_reg[73] 
       (.C(m_axi_sg_aclk),
        .CE(queue_wren_new),
        .D(current_bd[14]),
        .Q(reg1[73]),
        .R(queue_sinit));
  FDRE #(
    .INIT(1'b0)) 
    \GEN_MM2S.reg1_reg[74] 
       (.C(m_axi_sg_aclk),
        .CE(queue_wren_new),
        .D(current_bd[15]),
        .Q(reg1[74]),
        .R(queue_sinit));
  FDRE #(
    .INIT(1'b0)) 
    \GEN_MM2S.reg1_reg[75] 
       (.C(m_axi_sg_aclk),
        .CE(queue_wren_new),
        .D(current_bd[16]),
        .Q(reg1[75]),
        .R(queue_sinit));
  FDRE #(
    .INIT(1'b0)) 
    \GEN_MM2S.reg1_reg[76] 
       (.C(m_axi_sg_aclk),
        .CE(queue_wren_new),
        .D(current_bd[17]),
        .Q(reg1[76]),
        .R(queue_sinit));
  FDRE #(
    .INIT(1'b0)) 
    \GEN_MM2S.reg1_reg[77] 
       (.C(m_axi_sg_aclk),
        .CE(queue_wren_new),
        .D(current_bd[18]),
        .Q(reg1[77]),
        .R(queue_sinit));
  FDRE #(
    .INIT(1'b0)) 
    \GEN_MM2S.reg1_reg[78] 
       (.C(m_axi_sg_aclk),
        .CE(queue_wren_new),
        .D(current_bd[19]),
        .Q(reg1[78]),
        .R(queue_sinit));
  FDRE #(
    .INIT(1'b0)) 
    \GEN_MM2S.reg1_reg[79] 
       (.C(m_axi_sg_aclk),
        .CE(queue_wren_new),
        .D(current_bd[20]),
        .Q(reg1[79]),
        .R(queue_sinit));
  FDRE #(
    .INIT(1'b0)) 
    \GEN_MM2S.reg1_reg[7] 
       (.C(m_axi_sg_aclk),
        .CE(queue_wren_new),
        .D(\dmacr_i_reg[4] [7]),
        .Q(reg1[7]),
        .R(queue_sinit));
  FDRE #(
    .INIT(1'b0)) 
    \GEN_MM2S.reg1_reg[80] 
       (.C(m_axi_sg_aclk),
        .CE(queue_wren_new),
        .D(current_bd[21]),
        .Q(reg1[80]),
        .R(queue_sinit));
  FDRE #(
    .INIT(1'b0)) 
    \GEN_MM2S.reg1_reg[81] 
       (.C(m_axi_sg_aclk),
        .CE(queue_wren_new),
        .D(current_bd[22]),
        .Q(reg1[81]),
        .R(queue_sinit));
  FDRE #(
    .INIT(1'b0)) 
    \GEN_MM2S.reg1_reg[82] 
       (.C(m_axi_sg_aclk),
        .CE(queue_wren_new),
        .D(current_bd[23]),
        .Q(reg1[82]),
        .R(queue_sinit));
  FDRE #(
    .INIT(1'b0)) 
    \GEN_MM2S.reg1_reg[83] 
       (.C(m_axi_sg_aclk),
        .CE(queue_wren_new),
        .D(current_bd[24]),
        .Q(reg1[83]),
        .R(queue_sinit));
  FDRE #(
    .INIT(1'b0)) 
    \GEN_MM2S.reg1_reg[84] 
       (.C(m_axi_sg_aclk),
        .CE(queue_wren_new),
        .D(current_bd[25]),
        .Q(reg1[84]),
        .R(queue_sinit));
  FDRE #(
    .INIT(1'b0)) 
    \GEN_MM2S.reg1_reg[85] 
       (.C(m_axi_sg_aclk),
        .CE(queue_wren_new),
        .D(current_bd[26]),
        .Q(reg1[85]),
        .R(queue_sinit));
  FDRE #(
    .INIT(1'b0)) 
    \GEN_MM2S.reg1_reg[86] 
       (.C(m_axi_sg_aclk),
        .CE(queue_wren_new),
        .D(current_bd[27]),
        .Q(reg1[86]),
        .R(queue_sinit));
  FDRE #(
    .INIT(1'b0)) 
    \GEN_MM2S.reg1_reg[87] 
       (.C(m_axi_sg_aclk),
        .CE(queue_wren_new),
        .D(current_bd[28]),
        .Q(reg1[87]),
        .R(queue_sinit));
  FDRE #(
    .INIT(1'b0)) 
    \GEN_MM2S.reg1_reg[88] 
       (.C(m_axi_sg_aclk),
        .CE(queue_wren_new),
        .D(current_bd[29]),
        .Q(reg1[88]),
        .R(queue_sinit));
  FDRE #(
    .INIT(1'b0)) 
    \GEN_MM2S.reg1_reg[89] 
       (.C(m_axi_sg_aclk),
        .CE(queue_wren_new),
        .D(current_bd[30]),
        .Q(reg1[89]),
        .R(queue_sinit));
  FDRE #(
    .INIT(1'b0)) 
    \GEN_MM2S.reg1_reg[8] 
       (.C(m_axi_sg_aclk),
        .CE(queue_wren_new),
        .D(\dmacr_i_reg[4] [8]),
        .Q(reg1[8]),
        .R(queue_sinit));
  FDRE #(
    .INIT(1'b0)) 
    \GEN_MM2S.reg1_reg[90] 
       (.C(m_axi_sg_aclk),
        .CE(queue_wren_new),
        .D(current_bd[31]),
        .Q(reg1[90]),
        .R(queue_sinit));
  FDRE #(
    .INIT(1'b0)) 
    \GEN_MM2S.reg1_reg[9] 
       (.C(m_axi_sg_aclk),
        .CE(queue_wren_new),
        .D(\dmacr_i_reg[4] [9]),
        .Q(reg1[9]),
        .R(queue_sinit));
  LUT4 #(
    .INIT(16'h4F44)) 
    \GEN_NO_HOLD_DATA.s_axis_mm2s_cmd_tvalid_i_1 
       (.I0(Q[56]),
        .I1(\updt_desc_reg0_reg[6] ),
        .I2(s_axis_mm2s_cmd_tready),
        .I3(s_axis_mm2s_cmd_tvalid_split),
        .O(\GEN_NO_HOLD_DATA.s_axis_mm2s_cmd_tvalid_reg ));
  FDRE #(
    .INIT(1'b0)) 
    \GEN_S2MM.queue_dout2_new_reg[0] 
       (.C(m_axi_sg_aclk),
        .CE(queue_rden2_new),
        .D(reg2[0]),
        .Q(\updt_desc_reg0_reg[31] [0]),
        .R(queue_sinit2));
  FDRE #(
    .INIT(1'b0)) 
    \GEN_S2MM.queue_dout2_new_reg[10] 
       (.C(m_axi_sg_aclk),
        .CE(queue_rden2_new),
        .D(reg2[10]),
        .Q(\updt_desc_reg0_reg[31] [10]),
        .R(queue_sinit2));
  FDRE #(
    .INIT(1'b0)) 
    \GEN_S2MM.queue_dout2_new_reg[11] 
       (.C(m_axi_sg_aclk),
        .CE(queue_rden2_new),
        .D(reg2[11]),
        .Q(\updt_desc_reg0_reg[31] [11]),
        .R(queue_sinit2));
  FDRE #(
    .INIT(1'b0)) 
    \GEN_S2MM.queue_dout2_new_reg[12] 
       (.C(m_axi_sg_aclk),
        .CE(queue_rden2_new),
        .D(reg2[12]),
        .Q(\updt_desc_reg0_reg[31] [12]),
        .R(queue_sinit2));
  FDRE #(
    .INIT(1'b0)) 
    \GEN_S2MM.queue_dout2_new_reg[13] 
       (.C(m_axi_sg_aclk),
        .CE(queue_rden2_new),
        .D(reg2[13]),
        .Q(\updt_desc_reg0_reg[31] [13]),
        .R(queue_sinit2));
  FDRE #(
    .INIT(1'b0)) 
    \GEN_S2MM.queue_dout2_new_reg[14] 
       (.C(m_axi_sg_aclk),
        .CE(queue_rden2_new),
        .D(reg2[14]),
        .Q(\updt_desc_reg0_reg[31] [14]),
        .R(queue_sinit2));
  FDRE #(
    .INIT(1'b0)) 
    \GEN_S2MM.queue_dout2_new_reg[15] 
       (.C(m_axi_sg_aclk),
        .CE(queue_rden2_new),
        .D(reg2[15]),
        .Q(\updt_desc_reg0_reg[31] [15]),
        .R(queue_sinit2));
  FDRE #(
    .INIT(1'b0)) 
    \GEN_S2MM.queue_dout2_new_reg[16] 
       (.C(m_axi_sg_aclk),
        .CE(queue_rden2_new),
        .D(reg2[16]),
        .Q(\updt_desc_reg0_reg[31] [16]),
        .R(queue_sinit2));
  FDRE #(
    .INIT(1'b0)) 
    \GEN_S2MM.queue_dout2_new_reg[17] 
       (.C(m_axi_sg_aclk),
        .CE(queue_rden2_new),
        .D(reg2[17]),
        .Q(\updt_desc_reg0_reg[31] [17]),
        .R(queue_sinit2));
  FDRE #(
    .INIT(1'b0)) 
    \GEN_S2MM.queue_dout2_new_reg[18] 
       (.C(m_axi_sg_aclk),
        .CE(queue_rden2_new),
        .D(reg2[18]),
        .Q(\updt_desc_reg0_reg[31] [18]),
        .R(queue_sinit2));
  FDRE #(
    .INIT(1'b0)) 
    \GEN_S2MM.queue_dout2_new_reg[19] 
       (.C(m_axi_sg_aclk),
        .CE(queue_rden2_new),
        .D(reg2[19]),
        .Q(\updt_desc_reg0_reg[31] [19]),
        .R(queue_sinit2));
  FDRE #(
    .INIT(1'b0)) 
    \GEN_S2MM.queue_dout2_new_reg[1] 
       (.C(m_axi_sg_aclk),
        .CE(queue_rden2_new),
        .D(reg2[1]),
        .Q(\updt_desc_reg0_reg[31] [1]),
        .R(queue_sinit2));
  FDRE #(
    .INIT(1'b0)) 
    \GEN_S2MM.queue_dout2_new_reg[20] 
       (.C(m_axi_sg_aclk),
        .CE(queue_rden2_new),
        .D(reg2[20]),
        .Q(\updt_desc_reg0_reg[31] [20]),
        .R(queue_sinit2));
  FDRE #(
    .INIT(1'b0)) 
    \GEN_S2MM.queue_dout2_new_reg[21] 
       (.C(m_axi_sg_aclk),
        .CE(queue_rden2_new),
        .D(reg2[21]),
        .Q(\updt_desc_reg0_reg[31] [21]),
        .R(queue_sinit2));
  FDRE #(
    .INIT(1'b0)) 
    \GEN_S2MM.queue_dout2_new_reg[22] 
       (.C(m_axi_sg_aclk),
        .CE(queue_rden2_new),
        .D(reg2[22]),
        .Q(\updt_desc_reg0_reg[31] [22]),
        .R(queue_sinit2));
  FDRE #(
    .INIT(1'b0)) 
    \GEN_S2MM.queue_dout2_new_reg[23] 
       (.C(m_axi_sg_aclk),
        .CE(queue_rden2_new),
        .D(reg2[23]),
        .Q(\updt_desc_reg0_reg[31] [23]),
        .R(queue_sinit2));
  FDRE #(
    .INIT(1'b0)) 
    \GEN_S2MM.queue_dout2_new_reg[24] 
       (.C(m_axi_sg_aclk),
        .CE(queue_rden2_new),
        .D(reg2[24]),
        .Q(\updt_desc_reg0_reg[31] [24]),
        .R(queue_sinit2));
  FDRE #(
    .INIT(1'b0)) 
    \GEN_S2MM.queue_dout2_new_reg[25] 
       (.C(m_axi_sg_aclk),
        .CE(queue_rden2_new),
        .D(reg2[25]),
        .Q(\updt_desc_reg0_reg[31] [25]),
        .R(queue_sinit2));
  FDRE #(
    .INIT(1'b0)) 
    \GEN_S2MM.queue_dout2_new_reg[26] 
       (.C(m_axi_sg_aclk),
        .CE(queue_rden2_new),
        .D(reg2[26]),
        .Q(\updt_desc_reg0_reg[31] [26]),
        .R(queue_sinit2));
  FDRE #(
    .INIT(1'b0)) 
    \GEN_S2MM.queue_dout2_new_reg[27] 
       (.C(m_axi_sg_aclk),
        .CE(queue_rden2_new),
        .D(reg2[27]),
        .Q(\updt_desc_reg0_reg[31] [27]),
        .R(queue_sinit2));
  FDRE #(
    .INIT(1'b0)) 
    \GEN_S2MM.queue_dout2_new_reg[28] 
       (.C(m_axi_sg_aclk),
        .CE(queue_rden2_new),
        .D(reg2[28]),
        .Q(\updt_desc_reg0_reg[31] [28]),
        .R(queue_sinit2));
  FDRE #(
    .INIT(1'b0)) 
    \GEN_S2MM.queue_dout2_new_reg[29] 
       (.C(m_axi_sg_aclk),
        .CE(queue_rden2_new),
        .D(reg2[29]),
        .Q(\updt_desc_reg0_reg[31] [29]),
        .R(queue_sinit2));
  FDRE #(
    .INIT(1'b0)) 
    \GEN_S2MM.queue_dout2_new_reg[2] 
       (.C(m_axi_sg_aclk),
        .CE(queue_rden2_new),
        .D(reg2[2]),
        .Q(\updt_desc_reg0_reg[31] [2]),
        .R(queue_sinit2));
  FDRE #(
    .INIT(1'b0)) 
    \GEN_S2MM.queue_dout2_new_reg[30] 
       (.C(m_axi_sg_aclk),
        .CE(queue_rden2_new),
        .D(reg2[30]),
        .Q(\updt_desc_reg0_reg[31] [30]),
        .R(queue_sinit2));
  FDRE #(
    .INIT(1'b0)) 
    \GEN_S2MM.queue_dout2_new_reg[31] 
       (.C(m_axi_sg_aclk),
        .CE(queue_rden2_new),
        .D(reg2[31]),
        .Q(\updt_desc_reg0_reg[31] [31]),
        .R(queue_sinit2));
  FDRE #(
    .INIT(1'b0)) 
    \GEN_S2MM.queue_dout2_new_reg[32] 
       (.C(m_axi_sg_aclk),
        .CE(queue_rden2_new),
        .D(reg2[32]),
        .Q(\updt_desc_reg0_reg[31] [32]),
        .R(queue_sinit2));
  FDRE #(
    .INIT(1'b0)) 
    \GEN_S2MM.queue_dout2_new_reg[33] 
       (.C(m_axi_sg_aclk),
        .CE(queue_rden2_new),
        .D(reg2[33]),
        .Q(\updt_desc_reg0_reg[31] [33]),
        .R(queue_sinit2));
  FDRE #(
    .INIT(1'b0)) 
    \GEN_S2MM.queue_dout2_new_reg[34] 
       (.C(m_axi_sg_aclk),
        .CE(queue_rden2_new),
        .D(reg2[34]),
        .Q(\updt_desc_reg0_reg[31] [34]),
        .R(queue_sinit2));
  FDRE #(
    .INIT(1'b0)) 
    \GEN_S2MM.queue_dout2_new_reg[35] 
       (.C(m_axi_sg_aclk),
        .CE(queue_rden2_new),
        .D(reg2[35]),
        .Q(\updt_desc_reg0_reg[31] [35]),
        .R(queue_sinit2));
  FDRE #(
    .INIT(1'b0)) 
    \GEN_S2MM.queue_dout2_new_reg[36] 
       (.C(m_axi_sg_aclk),
        .CE(queue_rden2_new),
        .D(reg2[36]),
        .Q(\updt_desc_reg0_reg[31] [36]),
        .R(queue_sinit2));
  FDRE #(
    .INIT(1'b0)) 
    \GEN_S2MM.queue_dout2_new_reg[37] 
       (.C(m_axi_sg_aclk),
        .CE(queue_rden2_new),
        .D(reg2[37]),
        .Q(\updt_desc_reg0_reg[31] [37]),
        .R(queue_sinit2));
  FDRE #(
    .INIT(1'b0)) 
    \GEN_S2MM.queue_dout2_new_reg[38] 
       (.C(m_axi_sg_aclk),
        .CE(queue_rden2_new),
        .D(reg2[38]),
        .Q(\updt_desc_reg0_reg[31] [38]),
        .R(queue_sinit2));
  FDRE #(
    .INIT(1'b0)) 
    \GEN_S2MM.queue_dout2_new_reg[39] 
       (.C(m_axi_sg_aclk),
        .CE(queue_rden2_new),
        .D(reg2[39]),
        .Q(\updt_desc_reg0_reg[31] [39]),
        .R(queue_sinit2));
  FDRE #(
    .INIT(1'b0)) 
    \GEN_S2MM.queue_dout2_new_reg[3] 
       (.C(m_axi_sg_aclk),
        .CE(queue_rden2_new),
        .D(reg2[3]),
        .Q(\updt_desc_reg0_reg[31] [3]),
        .R(queue_sinit2));
  FDRE #(
    .INIT(1'b0)) 
    \GEN_S2MM.queue_dout2_new_reg[40] 
       (.C(m_axi_sg_aclk),
        .CE(queue_rden2_new),
        .D(reg2[40]),
        .Q(\updt_desc_reg0_reg[31] [40]),
        .R(queue_sinit2));
  FDRE #(
    .INIT(1'b0)) 
    \GEN_S2MM.queue_dout2_new_reg[41] 
       (.C(m_axi_sg_aclk),
        .CE(queue_rden2_new),
        .D(reg2[41]),
        .Q(\updt_desc_reg0_reg[31] [41]),
        .R(queue_sinit2));
  FDRE #(
    .INIT(1'b0)) 
    \GEN_S2MM.queue_dout2_new_reg[42] 
       (.C(m_axi_sg_aclk),
        .CE(queue_rden2_new),
        .D(reg2[42]),
        .Q(\updt_desc_reg0_reg[31] [42]),
        .R(queue_sinit2));
  FDRE #(
    .INIT(1'b0)) 
    \GEN_S2MM.queue_dout2_new_reg[43] 
       (.C(m_axi_sg_aclk),
        .CE(queue_rden2_new),
        .D(reg2[43]),
        .Q(\updt_desc_reg0_reg[31] [43]),
        .R(queue_sinit2));
  FDRE #(
    .INIT(1'b0)) 
    \GEN_S2MM.queue_dout2_new_reg[44] 
       (.C(m_axi_sg_aclk),
        .CE(queue_rden2_new),
        .D(reg2[44]),
        .Q(\updt_desc_reg0_reg[31] [44]),
        .R(queue_sinit2));
  FDRE #(
    .INIT(1'b0)) 
    \GEN_S2MM.queue_dout2_new_reg[45] 
       (.C(m_axi_sg_aclk),
        .CE(queue_rden2_new),
        .D(reg2[45]),
        .Q(\updt_desc_reg0_reg[31] [45]),
        .R(queue_sinit2));
  FDRE #(
    .INIT(1'b0)) 
    \GEN_S2MM.queue_dout2_new_reg[4] 
       (.C(m_axi_sg_aclk),
        .CE(queue_rden2_new),
        .D(reg2[4]),
        .Q(\updt_desc_reg0_reg[31] [4]),
        .R(queue_sinit2));
  FDRE #(
    .INIT(1'b0)) 
    \GEN_S2MM.queue_dout2_new_reg[5] 
       (.C(m_axi_sg_aclk),
        .CE(queue_rden2_new),
        .D(reg2[5]),
        .Q(\updt_desc_reg0_reg[31] [5]),
        .R(queue_sinit2));
  FDRE #(
    .INIT(1'b0)) 
    \GEN_S2MM.queue_dout2_new_reg[64] 
       (.C(m_axi_sg_aclk),
        .CE(queue_rden2_new),
        .D(reg2[64]),
        .Q(\updt_desc_reg0_reg[31] [46]),
        .R(queue_sinit2));
  FDRE #(
    .INIT(1'b0)) 
    \GEN_S2MM.queue_dout2_new_reg[65] 
       (.C(m_axi_sg_aclk),
        .CE(queue_rden2_new),
        .D(reg2[65]),
        .Q(\updt_desc_reg0_reg[31] [47]),
        .R(queue_sinit2));
  FDRE #(
    .INIT(1'b0)) 
    \GEN_S2MM.queue_dout2_new_reg[66] 
       (.C(m_axi_sg_aclk),
        .CE(queue_rden2_new),
        .D(reg2[66]),
        .Q(\updt_desc_reg0_reg[31] [48]),
        .R(queue_sinit2));
  FDRE #(
    .INIT(1'b0)) 
    \GEN_S2MM.queue_dout2_new_reg[67] 
       (.C(m_axi_sg_aclk),
        .CE(queue_rden2_new),
        .D(reg2[67]),
        .Q(\updt_desc_reg0_reg[31] [49]),
        .R(queue_sinit2));
  FDRE #(
    .INIT(1'b0)) 
    \GEN_S2MM.queue_dout2_new_reg[68] 
       (.C(m_axi_sg_aclk),
        .CE(queue_rden2_new),
        .D(reg2[68]),
        .Q(\updt_desc_reg0_reg[31] [50]),
        .R(queue_sinit2));
  FDRE #(
    .INIT(1'b0)) 
    \GEN_S2MM.queue_dout2_new_reg[69] 
       (.C(m_axi_sg_aclk),
        .CE(queue_rden2_new),
        .D(reg2[69]),
        .Q(\updt_desc_reg0_reg[31] [51]),
        .R(queue_sinit2));
  FDRE #(
    .INIT(1'b0)) 
    \GEN_S2MM.queue_dout2_new_reg[6] 
       (.C(m_axi_sg_aclk),
        .CE(queue_rden2_new),
        .D(reg2[6]),
        .Q(\updt_desc_reg0_reg[31] [6]),
        .R(queue_sinit2));
  FDRE #(
    .INIT(1'b0)) 
    \GEN_S2MM.queue_dout2_new_reg[70] 
       (.C(m_axi_sg_aclk),
        .CE(queue_rden2_new),
        .D(reg2[70]),
        .Q(\updt_desc_reg0_reg[31] [52]),
        .R(queue_sinit2));
  FDRE #(
    .INIT(1'b0)) 
    \GEN_S2MM.queue_dout2_new_reg[71] 
       (.C(m_axi_sg_aclk),
        .CE(queue_rden2_new),
        .D(reg2[71]),
        .Q(\updt_desc_reg0_reg[31] [53]),
        .R(queue_sinit2));
  FDRE #(
    .INIT(1'b0)) 
    \GEN_S2MM.queue_dout2_new_reg[72] 
       (.C(m_axi_sg_aclk),
        .CE(queue_rden2_new),
        .D(reg2[72]),
        .Q(\updt_desc_reg0_reg[31] [54]),
        .R(queue_sinit2));
  FDRE #(
    .INIT(1'b0)) 
    \GEN_S2MM.queue_dout2_new_reg[73] 
       (.C(m_axi_sg_aclk),
        .CE(queue_rden2_new),
        .D(reg2[73]),
        .Q(\updt_desc_reg0_reg[31] [55]),
        .R(queue_sinit2));
  FDRE #(
    .INIT(1'b0)) 
    \GEN_S2MM.queue_dout2_new_reg[74] 
       (.C(m_axi_sg_aclk),
        .CE(queue_rden2_new),
        .D(reg2[74]),
        .Q(\updt_desc_reg0_reg[31] [56]),
        .R(queue_sinit2));
  FDRE #(
    .INIT(1'b0)) 
    \GEN_S2MM.queue_dout2_new_reg[75] 
       (.C(m_axi_sg_aclk),
        .CE(queue_rden2_new),
        .D(reg2[75]),
        .Q(\updt_desc_reg0_reg[31] [57]),
        .R(queue_sinit2));
  FDRE #(
    .INIT(1'b0)) 
    \GEN_S2MM.queue_dout2_new_reg[76] 
       (.C(m_axi_sg_aclk),
        .CE(queue_rden2_new),
        .D(reg2[76]),
        .Q(\updt_desc_reg0_reg[31] [58]),
        .R(queue_sinit2));
  FDRE #(
    .INIT(1'b0)) 
    \GEN_S2MM.queue_dout2_new_reg[77] 
       (.C(m_axi_sg_aclk),
        .CE(queue_rden2_new),
        .D(reg2[77]),
        .Q(\updt_desc_reg0_reg[31] [59]),
        .R(queue_sinit2));
  FDRE #(
    .INIT(1'b0)) 
    \GEN_S2MM.queue_dout2_new_reg[78] 
       (.C(m_axi_sg_aclk),
        .CE(queue_rden2_new),
        .D(reg2[78]),
        .Q(\updt_desc_reg0_reg[31] [60]),
        .R(queue_sinit2));
  FDRE #(
    .INIT(1'b0)) 
    \GEN_S2MM.queue_dout2_new_reg[79] 
       (.C(m_axi_sg_aclk),
        .CE(queue_rden2_new),
        .D(reg2[79]),
        .Q(\updt_desc_reg0_reg[31] [61]),
        .R(queue_sinit2));
  FDRE #(
    .INIT(1'b0)) 
    \GEN_S2MM.queue_dout2_new_reg[7] 
       (.C(m_axi_sg_aclk),
        .CE(queue_rden2_new),
        .D(reg2[7]),
        .Q(\updt_desc_reg0_reg[31] [7]),
        .R(queue_sinit2));
  FDRE #(
    .INIT(1'b0)) 
    \GEN_S2MM.queue_dout2_new_reg[80] 
       (.C(m_axi_sg_aclk),
        .CE(queue_rden2_new),
        .D(reg2[80]),
        .Q(\updt_desc_reg0_reg[31] [62]),
        .R(queue_sinit2));
  FDRE #(
    .INIT(1'b0)) 
    \GEN_S2MM.queue_dout2_new_reg[81] 
       (.C(m_axi_sg_aclk),
        .CE(queue_rden2_new),
        .D(reg2[81]),
        .Q(\updt_desc_reg0_reg[31] [63]),
        .R(queue_sinit2));
  FDRE #(
    .INIT(1'b0)) 
    \GEN_S2MM.queue_dout2_new_reg[82] 
       (.C(m_axi_sg_aclk),
        .CE(queue_rden2_new),
        .D(reg2[82]),
        .Q(\updt_desc_reg0_reg[31] [64]),
        .R(queue_sinit2));
  FDRE #(
    .INIT(1'b0)) 
    \GEN_S2MM.queue_dout2_new_reg[83] 
       (.C(m_axi_sg_aclk),
        .CE(queue_rden2_new),
        .D(reg2[83]),
        .Q(\updt_desc_reg0_reg[31] [65]),
        .R(queue_sinit2));
  FDRE #(
    .INIT(1'b0)) 
    \GEN_S2MM.queue_dout2_new_reg[84] 
       (.C(m_axi_sg_aclk),
        .CE(queue_rden2_new),
        .D(reg2[84]),
        .Q(\updt_desc_reg0_reg[31] [66]),
        .R(queue_sinit2));
  FDRE #(
    .INIT(1'b0)) 
    \GEN_S2MM.queue_dout2_new_reg[85] 
       (.C(m_axi_sg_aclk),
        .CE(queue_rden2_new),
        .D(reg2[85]),
        .Q(\updt_desc_reg0_reg[31] [67]),
        .R(queue_sinit2));
  FDRE #(
    .INIT(1'b0)) 
    \GEN_S2MM.queue_dout2_new_reg[86] 
       (.C(m_axi_sg_aclk),
        .CE(queue_rden2_new),
        .D(reg2[86]),
        .Q(\updt_desc_reg0_reg[31] [68]),
        .R(queue_sinit2));
  FDRE #(
    .INIT(1'b0)) 
    \GEN_S2MM.queue_dout2_new_reg[87] 
       (.C(m_axi_sg_aclk),
        .CE(queue_rden2_new),
        .D(reg2[87]),
        .Q(\updt_desc_reg0_reg[31] [69]),
        .R(queue_sinit2));
  FDRE #(
    .INIT(1'b0)) 
    \GEN_S2MM.queue_dout2_new_reg[88] 
       (.C(m_axi_sg_aclk),
        .CE(queue_rden2_new),
        .D(reg2[88]),
        .Q(\updt_desc_reg0_reg[31] [70]),
        .R(queue_sinit2));
  FDRE #(
    .INIT(1'b0)) 
    \GEN_S2MM.queue_dout2_new_reg[89] 
       (.C(m_axi_sg_aclk),
        .CE(queue_rden2_new),
        .D(reg2[89]),
        .Q(\updt_desc_reg0_reg[31] [71]),
        .R(queue_sinit2));
  FDRE #(
    .INIT(1'b0)) 
    \GEN_S2MM.queue_dout2_new_reg[8] 
       (.C(m_axi_sg_aclk),
        .CE(queue_rden2_new),
        .D(reg2[8]),
        .Q(\updt_desc_reg0_reg[31] [8]),
        .R(queue_sinit2));
  FDRE #(
    .INIT(1'b0)) 
    \GEN_S2MM.queue_dout2_new_reg[90] 
       (.C(m_axi_sg_aclk),
        .CE(queue_rden2_new),
        .D(reg2[90]),
        .Q(\updt_desc_reg0_reg[31] [72]),
        .R(queue_sinit2));
  FDRE #(
    .INIT(1'b0)) 
    \GEN_S2MM.queue_dout2_new_reg[9] 
       (.C(m_axi_sg_aclk),
        .CE(queue_rden2_new),
        .D(reg2[9]),
        .Q(\updt_desc_reg0_reg[31] [9]),
        .R(queue_sinit2));
  FDRE #(
    .INIT(1'b0)) 
    \GEN_S2MM.queue_dout2_valid_reg 
       (.C(m_axi_sg_aclk),
        .CE(1'b1),
        .D(\GEN_S2MM.queue_dout2_valid_reg_0 ),
        .Q(\updt_desc_reg0_reg[6]_0 ),
        .R(1'b0));
  (* SOFT_HLUTNM = "soft_lutpair122" *) 
  LUT4 #(
    .INIT(16'hFFF2)) 
    \GEN_S2MM.queue_empty2_new_i_1 
       (.I0(\GEN_S2MM.queue_empty2_new_reg_0 ),
        .I1(queue_wren2_new),
        .I2(queue_rden2_new),
        .I3(queue_sinit2),
        .O(\GEN_S2MM.queue_empty2_new_i_1_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \GEN_S2MM.queue_empty2_new_reg 
       (.C(m_axi_sg_aclk),
        .CE(1'b1),
        .D(\GEN_S2MM.queue_empty2_new_i_1_n_0 ),
        .Q(\GEN_S2MM.queue_empty2_new_reg_0 ),
        .R(1'b0));
  (* SOFT_HLUTNM = "soft_lutpair122" *) 
  LUT4 #(
    .INIT(16'h000E)) 
    \GEN_S2MM.queue_full2_new_i_1 
       (.I0(\GEN_S2MM.reg2_reg[0]_0 ),
        .I1(queue_wren2_new),
        .I2(queue_rden2_new),
        .I3(queue_sinit2),
        .O(\GEN_S2MM.queue_full2_new_i_1_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \GEN_S2MM.queue_full2_new_reg 
       (.C(m_axi_sg_aclk),
        .CE(1'b1),
        .D(\GEN_S2MM.queue_full2_new_i_1_n_0 ),
        .Q(\GEN_S2MM.reg2_reg[0]_0 ),
        .R(1'b0));
  LUT4 #(
    .INIT(16'h0080)) 
    \GEN_S2MM.reg2[90]_i_2 
       (.I0(m_axi_sg_rvalid),
        .I1(\counter_reg[7] [2]),
        .I2(ch2_ftch_active),
        .I3(\GEN_S2MM.reg2_reg[0]_0 ),
        .O(queue_wren2_new));
  FDRE #(
    .INIT(1'b0)) 
    \GEN_S2MM.reg2_reg[0] 
       (.C(m_axi_sg_aclk),
        .CE(queue_wren2_new),
        .D(\dmacr_i_reg[4] [0]),
        .Q(reg2[0]),
        .R(queue_sinit2));
  FDRE #(
    .INIT(1'b0)) 
    \GEN_S2MM.reg2_reg[10] 
       (.C(m_axi_sg_aclk),
        .CE(queue_wren2_new),
        .D(\dmacr_i_reg[4] [10]),
        .Q(reg2[10]),
        .R(queue_sinit2));
  FDRE #(
    .INIT(1'b0)) 
    \GEN_S2MM.reg2_reg[11] 
       (.C(m_axi_sg_aclk),
        .CE(queue_wren2_new),
        .D(\dmacr_i_reg[4] [11]),
        .Q(reg2[11]),
        .R(queue_sinit2));
  FDRE #(
    .INIT(1'b0)) 
    \GEN_S2MM.reg2_reg[12] 
       (.C(m_axi_sg_aclk),
        .CE(queue_wren2_new),
        .D(\dmacr_i_reg[4] [12]),
        .Q(reg2[12]),
        .R(queue_sinit2));
  FDRE #(
    .INIT(1'b0)) 
    \GEN_S2MM.reg2_reg[13] 
       (.C(m_axi_sg_aclk),
        .CE(queue_wren2_new),
        .D(\dmacr_i_reg[4] [13]),
        .Q(reg2[13]),
        .R(queue_sinit2));
  FDRE #(
    .INIT(1'b0)) 
    \GEN_S2MM.reg2_reg[14] 
       (.C(m_axi_sg_aclk),
        .CE(queue_wren2_new),
        .D(\dmacr_i_reg[4] [14]),
        .Q(reg2[14]),
        .R(queue_sinit2));
  FDRE #(
    .INIT(1'b0)) 
    \GEN_S2MM.reg2_reg[15] 
       (.C(m_axi_sg_aclk),
        .CE(queue_wren2_new),
        .D(\dmacr_i_reg[4] [15]),
        .Q(reg2[15]),
        .R(queue_sinit2));
  FDRE #(
    .INIT(1'b0)) 
    \GEN_S2MM.reg2_reg[16] 
       (.C(m_axi_sg_aclk),
        .CE(queue_wren2_new),
        .D(\dmacr_i_reg[4] [16]),
        .Q(reg2[16]),
        .R(queue_sinit2));
  FDRE #(
    .INIT(1'b0)) 
    \GEN_S2MM.reg2_reg[17] 
       (.C(m_axi_sg_aclk),
        .CE(queue_wren2_new),
        .D(\dmacr_i_reg[4] [17]),
        .Q(reg2[17]),
        .R(queue_sinit2));
  FDRE #(
    .INIT(1'b0)) 
    \GEN_S2MM.reg2_reg[18] 
       (.C(m_axi_sg_aclk),
        .CE(queue_wren2_new),
        .D(\dmacr_i_reg[4] [18]),
        .Q(reg2[18]),
        .R(queue_sinit2));
  FDRE #(
    .INIT(1'b0)) 
    \GEN_S2MM.reg2_reg[19] 
       (.C(m_axi_sg_aclk),
        .CE(queue_wren2_new),
        .D(\dmacr_i_reg[4] [19]),
        .Q(reg2[19]),
        .R(queue_sinit2));
  FDRE #(
    .INIT(1'b0)) 
    \GEN_S2MM.reg2_reg[1] 
       (.C(m_axi_sg_aclk),
        .CE(queue_wren2_new),
        .D(\dmacr_i_reg[4] [1]),
        .Q(reg2[1]),
        .R(queue_sinit2));
  FDRE #(
    .INIT(1'b0)) 
    \GEN_S2MM.reg2_reg[20] 
       (.C(m_axi_sg_aclk),
        .CE(queue_wren2_new),
        .D(\dmacr_i_reg[4] [20]),
        .Q(reg2[20]),
        .R(queue_sinit2));
  FDRE #(
    .INIT(1'b0)) 
    \GEN_S2MM.reg2_reg[21] 
       (.C(m_axi_sg_aclk),
        .CE(queue_wren2_new),
        .D(\dmacr_i_reg[4] [21]),
        .Q(reg2[21]),
        .R(queue_sinit2));
  FDRE #(
    .INIT(1'b0)) 
    \GEN_S2MM.reg2_reg[22] 
       (.C(m_axi_sg_aclk),
        .CE(queue_wren2_new),
        .D(\dmacr_i_reg[4] [22]),
        .Q(reg2[22]),
        .R(queue_sinit2));
  FDRE #(
    .INIT(1'b0)) 
    \GEN_S2MM.reg2_reg[23] 
       (.C(m_axi_sg_aclk),
        .CE(queue_wren2_new),
        .D(\dmacr_i_reg[4] [23]),
        .Q(reg2[23]),
        .R(queue_sinit2));
  FDRE #(
    .INIT(1'b0)) 
    \GEN_S2MM.reg2_reg[24] 
       (.C(m_axi_sg_aclk),
        .CE(queue_wren2_new),
        .D(\dmacr_i_reg[4] [24]),
        .Q(reg2[24]),
        .R(queue_sinit2));
  FDRE #(
    .INIT(1'b0)) 
    \GEN_S2MM.reg2_reg[25] 
       (.C(m_axi_sg_aclk),
        .CE(queue_wren2_new),
        .D(\dmacr_i_reg[4] [25]),
        .Q(reg2[25]),
        .R(queue_sinit2));
  FDRE #(
    .INIT(1'b0)) 
    \GEN_S2MM.reg2_reg[26] 
       (.C(m_axi_sg_aclk),
        .CE(queue_wren2_new),
        .D(\dmacr_i_reg[4] [26]),
        .Q(reg2[26]),
        .R(queue_sinit2));
  FDRE #(
    .INIT(1'b0)) 
    \GEN_S2MM.reg2_reg[27] 
       (.C(m_axi_sg_aclk),
        .CE(queue_wren2_new),
        .D(\dmacr_i_reg[4] [27]),
        .Q(reg2[27]),
        .R(queue_sinit2));
  FDRE #(
    .INIT(1'b0)) 
    \GEN_S2MM.reg2_reg[28] 
       (.C(m_axi_sg_aclk),
        .CE(queue_wren2_new),
        .D(\dmacr_i_reg[4] [28]),
        .Q(reg2[28]),
        .R(queue_sinit2));
  FDRE #(
    .INIT(1'b0)) 
    \GEN_S2MM.reg2_reg[29] 
       (.C(m_axi_sg_aclk),
        .CE(queue_wren2_new),
        .D(\dmacr_i_reg[4] [29]),
        .Q(reg2[29]),
        .R(queue_sinit2));
  FDRE #(
    .INIT(1'b0)) 
    \GEN_S2MM.reg2_reg[2] 
       (.C(m_axi_sg_aclk),
        .CE(queue_wren2_new),
        .D(\dmacr_i_reg[4] [2]),
        .Q(reg2[2]),
        .R(queue_sinit2));
  FDRE #(
    .INIT(1'b0)) 
    \GEN_S2MM.reg2_reg[30] 
       (.C(m_axi_sg_aclk),
        .CE(queue_wren2_new),
        .D(\dmacr_i_reg[4] [30]),
        .Q(reg2[30]),
        .R(queue_sinit2));
  FDRE #(
    .INIT(1'b0)) 
    \GEN_S2MM.reg2_reg[31] 
       (.C(m_axi_sg_aclk),
        .CE(queue_wren2_new),
        .D(\dmacr_i_reg[4] [31]),
        .Q(reg2[31]),
        .R(queue_sinit2));
  FDRE #(
    .INIT(1'b0)) 
    \GEN_S2MM.reg2_reg[32] 
       (.C(m_axi_sg_aclk),
        .CE(queue_wren2_new),
        .D(\dmacr_i_reg[4] [32]),
        .Q(reg2[32]),
        .R(queue_sinit2));
  FDRE #(
    .INIT(1'b0)) 
    \GEN_S2MM.reg2_reg[33] 
       (.C(m_axi_sg_aclk),
        .CE(queue_wren2_new),
        .D(\dmacr_i_reg[4] [33]),
        .Q(reg2[33]),
        .R(queue_sinit2));
  FDRE #(
    .INIT(1'b0)) 
    \GEN_S2MM.reg2_reg[34] 
       (.C(m_axi_sg_aclk),
        .CE(queue_wren2_new),
        .D(\dmacr_i_reg[4] [34]),
        .Q(reg2[34]),
        .R(queue_sinit2));
  FDRE #(
    .INIT(1'b0)) 
    \GEN_S2MM.reg2_reg[35] 
       (.C(m_axi_sg_aclk),
        .CE(queue_wren2_new),
        .D(\dmacr_i_reg[4] [35]),
        .Q(reg2[35]),
        .R(queue_sinit2));
  FDRE #(
    .INIT(1'b0)) 
    \GEN_S2MM.reg2_reg[36] 
       (.C(m_axi_sg_aclk),
        .CE(queue_wren2_new),
        .D(\dmacr_i_reg[4] [36]),
        .Q(reg2[36]),
        .R(queue_sinit2));
  FDRE #(
    .INIT(1'b0)) 
    \GEN_S2MM.reg2_reg[37] 
       (.C(m_axi_sg_aclk),
        .CE(queue_wren2_new),
        .D(\dmacr_i_reg[4] [37]),
        .Q(reg2[37]),
        .R(queue_sinit2));
  FDRE #(
    .INIT(1'b0)) 
    \GEN_S2MM.reg2_reg[38] 
       (.C(m_axi_sg_aclk),
        .CE(queue_wren2_new),
        .D(\dmacr_i_reg[4] [38]),
        .Q(reg2[38]),
        .R(queue_sinit2));
  FDRE #(
    .INIT(1'b0)) 
    \GEN_S2MM.reg2_reg[39] 
       (.C(m_axi_sg_aclk),
        .CE(queue_wren2_new),
        .D(\dmacr_i_reg[4] [39]),
        .Q(reg2[39]),
        .R(queue_sinit2));
  FDRE #(
    .INIT(1'b0)) 
    \GEN_S2MM.reg2_reg[3] 
       (.C(m_axi_sg_aclk),
        .CE(queue_wren2_new),
        .D(\dmacr_i_reg[4] [3]),
        .Q(reg2[3]),
        .R(queue_sinit2));
  FDRE #(
    .INIT(1'b0)) 
    \GEN_S2MM.reg2_reg[40] 
       (.C(m_axi_sg_aclk),
        .CE(queue_wren2_new),
        .D(\dmacr_i_reg[4] [40]),
        .Q(reg2[40]),
        .R(queue_sinit2));
  FDRE #(
    .INIT(1'b0)) 
    \GEN_S2MM.reg2_reg[41] 
       (.C(m_axi_sg_aclk),
        .CE(queue_wren2_new),
        .D(\dmacr_i_reg[4] [41]),
        .Q(reg2[41]),
        .R(queue_sinit2));
  FDRE #(
    .INIT(1'b0)) 
    \GEN_S2MM.reg2_reg[42] 
       (.C(m_axi_sg_aclk),
        .CE(queue_wren2_new),
        .D(\dmacr_i_reg[4] [42]),
        .Q(reg2[42]),
        .R(queue_sinit2));
  FDRE #(
    .INIT(1'b0)) 
    \GEN_S2MM.reg2_reg[43] 
       (.C(m_axi_sg_aclk),
        .CE(queue_wren2_new),
        .D(\dmacr_i_reg[4] [43]),
        .Q(reg2[43]),
        .R(queue_sinit2));
  FDRE #(
    .INIT(1'b0)) 
    \GEN_S2MM.reg2_reg[44] 
       (.C(m_axi_sg_aclk),
        .CE(queue_wren2_new),
        .D(\dmacr_i_reg[4] [44]),
        .Q(reg2[44]),
        .R(queue_sinit2));
  FDRE #(
    .INIT(1'b0)) 
    \GEN_S2MM.reg2_reg[45] 
       (.C(m_axi_sg_aclk),
        .CE(queue_wren2_new),
        .D(\dmacr_i_reg[4] [45]),
        .Q(reg2[45]),
        .R(queue_sinit2));
  FDRE #(
    .INIT(1'b0)) 
    \GEN_S2MM.reg2_reg[4] 
       (.C(m_axi_sg_aclk),
        .CE(queue_wren2_new),
        .D(\dmacr_i_reg[4] [4]),
        .Q(reg2[4]),
        .R(queue_sinit2));
  FDRE #(
    .INIT(1'b0)) 
    \GEN_S2MM.reg2_reg[5] 
       (.C(m_axi_sg_aclk),
        .CE(queue_wren2_new),
        .D(\dmacr_i_reg[4] [5]),
        .Q(reg2[5]),
        .R(queue_sinit2));
  FDRE #(
    .INIT(1'b0)) 
    \GEN_S2MM.reg2_reg[64] 
       (.C(m_axi_sg_aclk),
        .CE(queue_wren2_new),
        .D(\dmacr_i_reg[4] [57]),
        .Q(reg2[64]),
        .R(queue_sinit2));
  FDRE #(
    .INIT(1'b0)) 
    \GEN_S2MM.reg2_reg[65] 
       (.C(m_axi_sg_aclk),
        .CE(queue_wren2_new),
        .D(current_bd[6]),
        .Q(reg2[65]),
        .R(queue_sinit2));
  FDRE #(
    .INIT(1'b0)) 
    \GEN_S2MM.reg2_reg[66] 
       (.C(m_axi_sg_aclk),
        .CE(queue_wren2_new),
        .D(current_bd[7]),
        .Q(reg2[66]),
        .R(queue_sinit2));
  FDRE #(
    .INIT(1'b0)) 
    \GEN_S2MM.reg2_reg[67] 
       (.C(m_axi_sg_aclk),
        .CE(queue_wren2_new),
        .D(current_bd[8]),
        .Q(reg2[67]),
        .R(queue_sinit2));
  FDRE #(
    .INIT(1'b0)) 
    \GEN_S2MM.reg2_reg[68] 
       (.C(m_axi_sg_aclk),
        .CE(queue_wren2_new),
        .D(current_bd[9]),
        .Q(reg2[68]),
        .R(queue_sinit2));
  FDRE #(
    .INIT(1'b0)) 
    \GEN_S2MM.reg2_reg[69] 
       (.C(m_axi_sg_aclk),
        .CE(queue_wren2_new),
        .D(current_bd[10]),
        .Q(reg2[69]),
        .R(queue_sinit2));
  FDRE #(
    .INIT(1'b0)) 
    \GEN_S2MM.reg2_reg[6] 
       (.C(m_axi_sg_aclk),
        .CE(queue_wren2_new),
        .D(\dmacr_i_reg[4] [6]),
        .Q(reg2[6]),
        .R(queue_sinit2));
  FDRE #(
    .INIT(1'b0)) 
    \GEN_S2MM.reg2_reg[70] 
       (.C(m_axi_sg_aclk),
        .CE(queue_wren2_new),
        .D(current_bd[11]),
        .Q(reg2[70]),
        .R(queue_sinit2));
  FDRE #(
    .INIT(1'b0)) 
    \GEN_S2MM.reg2_reg[71] 
       (.C(m_axi_sg_aclk),
        .CE(queue_wren2_new),
        .D(current_bd[12]),
        .Q(reg2[71]),
        .R(queue_sinit2));
  FDRE #(
    .INIT(1'b0)) 
    \GEN_S2MM.reg2_reg[72] 
       (.C(m_axi_sg_aclk),
        .CE(queue_wren2_new),
        .D(current_bd[13]),
        .Q(reg2[72]),
        .R(queue_sinit2));
  FDRE #(
    .INIT(1'b0)) 
    \GEN_S2MM.reg2_reg[73] 
       (.C(m_axi_sg_aclk),
        .CE(queue_wren2_new),
        .D(current_bd[14]),
        .Q(reg2[73]),
        .R(queue_sinit2));
  FDRE #(
    .INIT(1'b0)) 
    \GEN_S2MM.reg2_reg[74] 
       (.C(m_axi_sg_aclk),
        .CE(queue_wren2_new),
        .D(current_bd[15]),
        .Q(reg2[74]),
        .R(queue_sinit2));
  FDRE #(
    .INIT(1'b0)) 
    \GEN_S2MM.reg2_reg[75] 
       (.C(m_axi_sg_aclk),
        .CE(queue_wren2_new),
        .D(current_bd[16]),
        .Q(reg2[75]),
        .R(queue_sinit2));
  FDRE #(
    .INIT(1'b0)) 
    \GEN_S2MM.reg2_reg[76] 
       (.C(m_axi_sg_aclk),
        .CE(queue_wren2_new),
        .D(current_bd[17]),
        .Q(reg2[76]),
        .R(queue_sinit2));
  FDRE #(
    .INIT(1'b0)) 
    \GEN_S2MM.reg2_reg[77] 
       (.C(m_axi_sg_aclk),
        .CE(queue_wren2_new),
        .D(current_bd[18]),
        .Q(reg2[77]),
        .R(queue_sinit2));
  FDRE #(
    .INIT(1'b0)) 
    \GEN_S2MM.reg2_reg[78] 
       (.C(m_axi_sg_aclk),
        .CE(queue_wren2_new),
        .D(current_bd[19]),
        .Q(reg2[78]),
        .R(queue_sinit2));
  FDRE #(
    .INIT(1'b0)) 
    \GEN_S2MM.reg2_reg[79] 
       (.C(m_axi_sg_aclk),
        .CE(queue_wren2_new),
        .D(current_bd[20]),
        .Q(reg2[79]),
        .R(queue_sinit2));
  FDRE #(
    .INIT(1'b0)) 
    \GEN_S2MM.reg2_reg[7] 
       (.C(m_axi_sg_aclk),
        .CE(queue_wren2_new),
        .D(\dmacr_i_reg[4] [7]),
        .Q(reg2[7]),
        .R(queue_sinit2));
  FDRE #(
    .INIT(1'b0)) 
    \GEN_S2MM.reg2_reg[80] 
       (.C(m_axi_sg_aclk),
        .CE(queue_wren2_new),
        .D(current_bd[21]),
        .Q(reg2[80]),
        .R(queue_sinit2));
  FDRE #(
    .INIT(1'b0)) 
    \GEN_S2MM.reg2_reg[81] 
       (.C(m_axi_sg_aclk),
        .CE(queue_wren2_new),
        .D(current_bd[22]),
        .Q(reg2[81]),
        .R(queue_sinit2));
  FDRE #(
    .INIT(1'b0)) 
    \GEN_S2MM.reg2_reg[82] 
       (.C(m_axi_sg_aclk),
        .CE(queue_wren2_new),
        .D(current_bd[23]),
        .Q(reg2[82]),
        .R(queue_sinit2));
  FDRE #(
    .INIT(1'b0)) 
    \GEN_S2MM.reg2_reg[83] 
       (.C(m_axi_sg_aclk),
        .CE(queue_wren2_new),
        .D(current_bd[24]),
        .Q(reg2[83]),
        .R(queue_sinit2));
  FDRE #(
    .INIT(1'b0)) 
    \GEN_S2MM.reg2_reg[84] 
       (.C(m_axi_sg_aclk),
        .CE(queue_wren2_new),
        .D(current_bd[25]),
        .Q(reg2[84]),
        .R(queue_sinit2));
  FDRE #(
    .INIT(1'b0)) 
    \GEN_S2MM.reg2_reg[85] 
       (.C(m_axi_sg_aclk),
        .CE(queue_wren2_new),
        .D(current_bd[26]),
        .Q(reg2[85]),
        .R(queue_sinit2));
  FDRE #(
    .INIT(1'b0)) 
    \GEN_S2MM.reg2_reg[86] 
       (.C(m_axi_sg_aclk),
        .CE(queue_wren2_new),
        .D(current_bd[27]),
        .Q(reg2[86]),
        .R(queue_sinit2));
  FDRE #(
    .INIT(1'b0)) 
    \GEN_S2MM.reg2_reg[87] 
       (.C(m_axi_sg_aclk),
        .CE(queue_wren2_new),
        .D(current_bd[28]),
        .Q(reg2[87]),
        .R(queue_sinit2));
  FDRE #(
    .INIT(1'b0)) 
    \GEN_S2MM.reg2_reg[88] 
       (.C(m_axi_sg_aclk),
        .CE(queue_wren2_new),
        .D(current_bd[29]),
        .Q(reg2[88]),
        .R(queue_sinit2));
  FDRE #(
    .INIT(1'b0)) 
    \GEN_S2MM.reg2_reg[89] 
       (.C(m_axi_sg_aclk),
        .CE(queue_wren2_new),
        .D(current_bd[30]),
        .Q(reg2[89]),
        .R(queue_sinit2));
  FDRE #(
    .INIT(1'b0)) 
    \GEN_S2MM.reg2_reg[8] 
       (.C(m_axi_sg_aclk),
        .CE(queue_wren2_new),
        .D(\dmacr_i_reg[4] [8]),
        .Q(reg2[8]),
        .R(queue_sinit2));
  FDRE #(
    .INIT(1'b0)) 
    \GEN_S2MM.reg2_reg[90] 
       (.C(m_axi_sg_aclk),
        .CE(queue_wren2_new),
        .D(current_bd[31]),
        .Q(reg2[90]),
        .R(queue_sinit2));
  FDRE #(
    .INIT(1'b0)) 
    \GEN_S2MM.reg2_reg[9] 
       (.C(m_axi_sg_aclk),
        .CE(queue_wren2_new),
        .D(\dmacr_i_reg[4] [9]),
        .Q(reg2[9]),
        .R(queue_sinit2));
  LUT6 #(
    .INIT(64'hAAAAAABAFFFFFFBA)) 
    \GEN_STALE_DESC_CHECK.ftch_stale_desc_i_5 
       (.I0(ftch_error_reg),
        .I1(\GEN_CH1_FETCH.ch1_active_i_reg ),
        .I2(\GEN_STALE_DESC_CHECK.ftch_stale_desc_i_6_n_0 ),
        .I3(\counter_reg[7] [0]),
        .I4(\counter_reg[7] [1]),
        .I5(m_axi_sg_rvalid),
        .O(\GEN_STALE_DESC_CHECK.ftch_stale_desc_reg ));
  LUT2 #(
    .INIT(4'hB)) 
    \GEN_STALE_DESC_CHECK.ftch_stale_desc_i_6 
       (.I0(\GEN_S2MM.reg2_reg[0]_0 ),
        .I1(ch2_ftch_active),
        .O(\GEN_STALE_DESC_CHECK.ftch_stale_desc_i_6_n_0 ));
  LUT5 #(
    .INIT(32'h00A0E0A0)) 
    packet_in_progress_i_1
       (.I0(p_16_out),
        .I1(p_39_out),
        .I2(out),
        .I3(\updt_desc_reg0_reg[6] ),
        .I4(Q[55]),
        .O(packet_in_progress_reg));
  LUT4 #(
    .INIT(16'hC808)) 
    updt_data_i_1
       (.I0(\updt_desc_reg0_reg[6] ),
        .I1(out),
        .I2(mm2s_pending_ptr_updt),
        .I3(ptr_queue_full),
        .O(updt_data_reg));
  LUT4 #(
    .INIT(16'hC808)) 
    updt_data_i_1__0
       (.I0(\updt_desc_reg0_reg[6]_0 ),
        .I1(\GNE_SYNC_RESET.scndry_resetn_reg ),
        .I2(s_axis_s2mm_updtptr_tlast),
        .I3(ptr2_queue_full),
        .O(updt_data_reg_0));
endmodule

(* ORIG_REF_NAME = "axi_sg_ftch_sm" *) 
module design_1_axi_dma_0_0_axi_sg_ftch_sm
   (\CURRENT_BD_32.current_bd_reg[6] ,
    p_55_out,
    p_29_out,
    \GEN_CH1_FETCH.ch1_active_i_reg_0 ,
    \GEN_CH1_FETCH.ch1_ftch_interr_set_i_reg_0 ,
    p_60_out,
    \GEN_CH1_FETCH.ch1_ftch_slverr_set_reg_0 ,
    \GEN_CH1_FETCH.ch1_ftch_decerr_set_reg_0 ,
    \GEN_CH2_FETCH.ch2_ftch_idle_reg_0 ,
    p_34_out,
    \GEN_CH2_FETCH.ch2_ftch_slverr_set_reg_0 ,
    \GEN_CH2_FETCH.ch2_ftch_decerr_set_reg_0 ,
    sg_ftch_error0,
    sg_ftch_error0_0,
    Q,
    E,
    \ftch_error_addr_reg[6]_0 ,
    \ftch_error_addr_reg[31]_0 ,
    \ftch_error_addr_reg[31]_1 ,
    \GEN_STALE_DESC_CHECK.ftch_stale_desc_reg ,
    s_axis_ftch_cmd_tvalid_reg,
    m_axi_sg_aclk,
    SR,
    ftch_done_reg,
    m_axi_sg_rdata,
    mm2s_desc_flush,
    \GEN_S2MM_DMA_CONTROL.s2mm_desc_flush_i_reg ,
    \GEN_CH1_FETCH.ch1_active_i_reg_1 ,
    ftch_done,
    ftch_error_reg,
    mm2s_stop_i,
    p_16_out,
    mm2s_dmacr,
    ch1_ftch_pause,
    p_5_out,
    ch1_sg_idle,
    s2mm_dmacr,
    ch2_ftch_pause,
    \GEN_PNTR_FOR_CH2.ch2_sg_idle_reg ,
    \updt_error_addr_reg[31] ,
    data_concat1,
    \counter_reg[7] ,
    m_axi_sg_rvalid,
    \GNE_SYNC_RESET.scndry_resetn_reg ,
    out,
    ch1_ftch_queue_empty,
    ftch_error_reg_0,
    \GEN_S2MM.queue_empty2_new_reg ,
    s_axis_ftch_cmd_tready,
    s_axis_ftch_cmd_tvalid,
    ftch_stale_desc,
    ftch_slverr,
    ftch_decerr,
    D,
    \GEN_PNTR_FOR_CH1.ch1_fetch_address_i_reg[31] );
  output \CURRENT_BD_32.current_bd_reg[6] ;
  output p_55_out;
  output p_29_out;
  output \GEN_CH1_FETCH.ch1_active_i_reg_0 ;
  output \GEN_CH1_FETCH.ch1_ftch_interr_set_i_reg_0 ;
  output p_60_out;
  output \GEN_CH1_FETCH.ch1_ftch_slverr_set_reg_0 ;
  output \GEN_CH1_FETCH.ch1_ftch_decerr_set_reg_0 ;
  output \GEN_CH2_FETCH.ch2_ftch_idle_reg_0 ;
  output p_34_out;
  output \GEN_CH2_FETCH.ch2_ftch_slverr_set_reg_0 ;
  output \GEN_CH2_FETCH.ch2_ftch_decerr_set_reg_0 ;
  output sg_ftch_error0;
  output sg_ftch_error0_0;
  output [1:0]Q;
  output [0:0]E;
  output [0:0]\ftch_error_addr_reg[6]_0 ;
  output [25:0]\ftch_error_addr_reg[31]_0 ;
  output \ftch_error_addr_reg[31]_1 ;
  output \GEN_STALE_DESC_CHECK.ftch_stale_desc_reg ;
  output s_axis_ftch_cmd_tvalid_reg;
  input m_axi_sg_aclk;
  input [0:0]SR;
  input ftch_done_reg;
  input [0:0]m_axi_sg_rdata;
  input mm2s_desc_flush;
  input \GEN_S2MM_DMA_CONTROL.s2mm_desc_flush_i_reg ;
  input \GEN_CH1_FETCH.ch1_active_i_reg_1 ;
  input ftch_done;
  input ftch_error_reg;
  input mm2s_stop_i;
  input p_16_out;
  input [0:0]mm2s_dmacr;
  input ch1_ftch_pause;
  input p_5_out;
  input ch1_sg_idle;
  input [0:0]s2mm_dmacr;
  input ch2_ftch_pause;
  input \GEN_PNTR_FOR_CH2.ch2_sg_idle_reg ;
  input [25:0]\updt_error_addr_reg[31] ;
  input data_concat1;
  input [0:0]\counter_reg[7] ;
  input m_axi_sg_rvalid;
  input \GNE_SYNC_RESET.scndry_resetn_reg ;
  input out;
  input ch1_ftch_queue_empty;
  input ftch_error_reg_0;
  input \GEN_S2MM.queue_empty2_new_reg ;
  input s_axis_ftch_cmd_tready;
  input s_axis_ftch_cmd_tvalid;
  input ftch_stale_desc;
  input ftch_slverr;
  input ftch_decerr;
  input [0:0]D;
  input [25:0]\GEN_PNTR_FOR_CH1.ch1_fetch_address_i_reg[31] ;

  wire \CURRENT_BD_32.current_bd_reg[6] ;
  wire [0:0]D;
  wire [0:0]E;
  wire \GEN_CH1_FETCH.GEN_CH1_STALE_CHECK.ch1_stale_descriptor_i_1_n_0 ;
  wire \GEN_CH1_FETCH.ch1_active_i_i_1_n_0 ;
  wire \GEN_CH1_FETCH.ch1_active_i_reg_0 ;
  wire \GEN_CH1_FETCH.ch1_active_i_reg_1 ;
  wire \GEN_CH1_FETCH.ch1_ftch_decerr_set_i_1_n_0 ;
  wire \GEN_CH1_FETCH.ch1_ftch_decerr_set_reg_0 ;
  wire \GEN_CH1_FETCH.ch1_ftch_idle_i_1_n_0 ;
  wire \GEN_CH1_FETCH.ch1_ftch_idle_i_4_n_0 ;
  wire \GEN_CH1_FETCH.ch1_ftch_interr_set_i_i_1_n_0 ;
  wire \GEN_CH1_FETCH.ch1_ftch_interr_set_i_reg_0 ;
  wire \GEN_CH1_FETCH.ch1_ftch_slverr_set_i_1_n_0 ;
  wire \GEN_CH1_FETCH.ch1_ftch_slverr_set_reg_0 ;
  wire \GEN_CH2_FETCH.GEN_CH2_STALE_CHECK.ch2_stale_descriptor_i_1_n_0 ;
  wire \GEN_CH2_FETCH.ch2_active_i_i_1_n_0 ;
  wire \GEN_CH2_FETCH.ch2_active_i_i_4_n_0 ;
  wire \GEN_CH2_FETCH.ch2_active_i_i_5_n_0 ;
  wire \GEN_CH2_FETCH.ch2_ftch_decerr_set_i_1_n_0 ;
  wire \GEN_CH2_FETCH.ch2_ftch_decerr_set_reg_0 ;
  wire \GEN_CH2_FETCH.ch2_ftch_idle_i_1_n_0 ;
  wire \GEN_CH2_FETCH.ch2_ftch_idle_reg_0 ;
  wire \GEN_CH2_FETCH.ch2_ftch_slverr_set_i_1_n_0 ;
  wire \GEN_CH2_FETCH.ch2_ftch_slverr_set_reg_0 ;
  wire [25:0]\GEN_PNTR_FOR_CH1.ch1_fetch_address_i_reg[31] ;
  wire \GEN_PNTR_FOR_CH2.ch2_sg_idle_reg ;
  wire \GEN_S2MM.queue_empty2_new_reg ;
  wire \GEN_S2MM_DMA_CONTROL.s2mm_desc_flush_i_reg ;
  wire \GEN_STALE_DESC_CHECK.ftch_stale_desc_i_3_n_0 ;
  wire \GEN_STALE_DESC_CHECK.ftch_stale_desc_reg ;
  wire \GNE_SYNC_RESET.scndry_resetn_reg ;
  wire [1:0]Q;
  wire [0:0]SR;
  wire ch1_active_set;
  wire ch1_ftch_pause;
  wire ch1_ftch_queue_empty;
  wire ch1_ftch_sm_idle__4;
  wire ch1_sg_idle;
  wire ch2_active_set;
  wire ch2_ftch_pause;
  wire ch2_ftch_sm_idle__5;
  wire [0:0]\counter_reg[7] ;
  wire data_concat1;
  wire \ftch_cs[0]_i_4_n_0 ;
  wire \ftch_cs[0]_i_5_n_0 ;
  wire ftch_decerr;
  wire ftch_done;
  wire ftch_done_reg;
  wire [31:6]ftch_error_addr_1;
  wire [25:0]\ftch_error_addr_reg[31]_0 ;
  wire \ftch_error_addr_reg[31]_1 ;
  wire [0:0]\ftch_error_addr_reg[6]_0 ;
  wire ftch_error_reg;
  wire ftch_error_reg_0;
  wire [0:0]ftch_ns;
  wire ftch_slverr;
  wire ftch_stale_desc;
  wire m_axi_sg_aclk;
  wire [0:0]m_axi_sg_rdata;
  wire m_axi_sg_rvalid;
  wire mm2s_desc_flush;
  wire [0:0]mm2s_dmacr;
  wire mm2s_stop_i;
  wire out;
  wire p_16_out;
  wire p_29_out;
  wire p_34_out;
  wire p_55_out;
  wire p_5_out;
  wire p_60_out;
  wire [0:0]s2mm_dmacr;
  wire s_axis_ftch_cmd_tready;
  wire s_axis_ftch_cmd_tvalid;
  wire s_axis_ftch_cmd_tvalid_reg;
  wire service_ch126_out__5;
  wire service_ch211_out__5;
  wire sg_ftch_error0;
  wire sg_ftch_error0_0;
  wire [25:0]\updt_error_addr_reg[31] ;

  (* SOFT_HLUTNM = "soft_lutpair103" *) 
  LUT5 #(
    .INIT(32'h02020200)) 
    \CURRENT_BD_32.current_bd[31]_i_1 
       (.I0(Q[0]),
        .I1(Q[1]),
        .I2(ftch_error_reg),
        .I3(\CURRENT_BD_32.current_bd_reg[6] ),
        .I4(\GEN_CH1_FETCH.ch1_active_i_reg_0 ),
        .O(E));
  (* SOFT_HLUTNM = "soft_lutpair120" *) 
  LUT3 #(
    .INIT(8'hF8)) 
    \GEN_CH1_FETCH.GEN_CH1_STALE_CHECK.ch1_stale_descriptor_i_1 
       (.I0(ftch_stale_desc),
        .I1(\GEN_CH1_FETCH.ch1_active_i_reg_0 ),
        .I2(p_55_out),
        .O(\GEN_CH1_FETCH.GEN_CH1_STALE_CHECK.ch1_stale_descriptor_i_1_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \GEN_CH1_FETCH.GEN_CH1_STALE_CHECK.ch1_stale_descriptor_reg 
       (.C(m_axi_sg_aclk),
        .CE(1'b1),
        .D(\GEN_CH1_FETCH.GEN_CH1_STALE_CHECK.ch1_stale_descriptor_i_1_n_0 ),
        .Q(p_55_out),
        .R(SR));
  LUT5 #(
    .INIT(32'h0000EEE0)) 
    \GEN_CH1_FETCH.ch1_active_i_i_1 
       (.I0(\GEN_CH1_FETCH.ch1_active_i_reg_0 ),
        .I1(ch1_active_set),
        .I2(out),
        .I3(\GNE_SYNC_RESET.scndry_resetn_reg ),
        .I4(ch2_active_set),
        .O(\GEN_CH1_FETCH.ch1_active_i_i_1_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \GEN_CH1_FETCH.ch1_active_i_reg 
       (.C(m_axi_sg_aclk),
        .CE(1'b1),
        .D(\GEN_CH1_FETCH.ch1_active_i_i_1_n_0 ),
        .Q(\GEN_CH1_FETCH.ch1_active_i_reg_0 ),
        .R(1'b0));
  (* SOFT_HLUTNM = "soft_lutpair117" *) 
  LUT3 #(
    .INIT(8'hF8)) 
    \GEN_CH1_FETCH.ch1_ftch_decerr_set_i_1 
       (.I0(ftch_decerr),
        .I1(\GEN_CH1_FETCH.ch1_active_i_reg_0 ),
        .I2(\GEN_CH1_FETCH.ch1_ftch_decerr_set_reg_0 ),
        .O(\GEN_CH1_FETCH.ch1_ftch_decerr_set_i_1_n_0 ));
  FDRE \GEN_CH1_FETCH.ch1_ftch_decerr_set_reg 
       (.C(m_axi_sg_aclk),
        .CE(1'b1),
        .D(\GEN_CH1_FETCH.ch1_ftch_decerr_set_i_1_n_0 ),
        .Q(\GEN_CH1_FETCH.ch1_ftch_decerr_set_reg_0 ),
        .R(SR));
  LUT6 #(
    .INIT(64'hFFFFFFFFFFFFC888)) 
    \GEN_CH1_FETCH.ch1_ftch_idle_i_1 
       (.I0(p_60_out),
        .I1(ch1_sg_idle),
        .I2(ch1_ftch_sm_idle__4),
        .I3(ch1_ftch_queue_empty),
        .I4(\GEN_CH1_FETCH.ch1_ftch_interr_set_i_reg_0 ),
        .I5(ftch_error_reg_0),
        .O(\GEN_CH1_FETCH.ch1_ftch_idle_i_1_n_0 ));
  LUT6 #(
    .INIT(64'hC0EBC0FBC0EBC0FF)) 
    \GEN_CH1_FETCH.ch1_ftch_idle_i_2 
       (.I0(\GEN_CH1_FETCH.ch1_ftch_idle_i_4_n_0 ),
        .I1(Q[0]),
        .I2(Q[1]),
        .I3(service_ch126_out__5),
        .I4(\GEN_CH1_FETCH.ch1_active_i_reg_0 ),
        .I5(ftch_error_reg),
        .O(ch1_ftch_sm_idle__4));
  LUT5 #(
    .INIT(32'h20000000)) 
    \GEN_CH1_FETCH.ch1_ftch_idle_i_4 
       (.I0(\CURRENT_BD_32.current_bd_reg[6] ),
        .I1(ftch_error_reg),
        .I2(Q[1]),
        .I3(ftch_done),
        .I4(service_ch211_out__5),
        .O(\GEN_CH1_FETCH.ch1_ftch_idle_i_4_n_0 ));
  FDRE \GEN_CH1_FETCH.ch1_ftch_idle_reg 
       (.C(m_axi_sg_aclk),
        .CE(1'b1),
        .D(\GEN_CH1_FETCH.ch1_ftch_idle_i_1_n_0 ),
        .Q(p_60_out),
        .R(1'b0));
  LUT4 #(
    .INIT(16'hFFA8)) 
    \GEN_CH1_FETCH.ch1_ftch_interr_set_i_i_1 
       (.I0(p_55_out),
        .I1(ftch_done),
        .I2(ftch_error_reg),
        .I3(\GEN_CH1_FETCH.ch1_ftch_interr_set_i_reg_0 ),
        .O(\GEN_CH1_FETCH.ch1_ftch_interr_set_i_i_1_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \GEN_CH1_FETCH.ch1_ftch_interr_set_i_reg 
       (.C(m_axi_sg_aclk),
        .CE(1'b1),
        .D(\GEN_CH1_FETCH.ch1_ftch_interr_set_i_i_1_n_0 ),
        .Q(\GEN_CH1_FETCH.ch1_ftch_interr_set_i_reg_0 ),
        .R(SR));
  (* SOFT_HLUTNM = "soft_lutpair119" *) 
  LUT3 #(
    .INIT(8'hF8)) 
    \GEN_CH1_FETCH.ch1_ftch_slverr_set_i_1 
       (.I0(\GEN_CH1_FETCH.ch1_active_i_reg_0 ),
        .I1(ftch_slverr),
        .I2(\GEN_CH1_FETCH.ch1_ftch_slverr_set_reg_0 ),
        .O(\GEN_CH1_FETCH.ch1_ftch_slverr_set_i_1_n_0 ));
  FDRE \GEN_CH1_FETCH.ch1_ftch_slverr_set_reg 
       (.C(m_axi_sg_aclk),
        .CE(1'b1),
        .D(\GEN_CH1_FETCH.ch1_ftch_slverr_set_i_1_n_0 ),
        .Q(\GEN_CH1_FETCH.ch1_ftch_slverr_set_reg_0 ),
        .R(SR));
  (* SOFT_HLUTNM = "soft_lutpair120" *) 
  LUT3 #(
    .INIT(8'hF8)) 
    \GEN_CH2_FETCH.GEN_CH2_STALE_CHECK.ch2_stale_descriptor_i_1 
       (.I0(ftch_stale_desc),
        .I1(\CURRENT_BD_32.current_bd_reg[6] ),
        .I2(p_29_out),
        .O(\GEN_CH2_FETCH.GEN_CH2_STALE_CHECK.ch2_stale_descriptor_i_1_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \GEN_CH2_FETCH.GEN_CH2_STALE_CHECK.ch2_stale_descriptor_reg 
       (.C(m_axi_sg_aclk),
        .CE(1'b1),
        .D(\GEN_CH2_FETCH.GEN_CH2_STALE_CHECK.ch2_stale_descriptor_i_1_n_0 ),
        .Q(p_29_out),
        .R(SR));
  LUT5 #(
    .INIT(32'h0000EEE0)) 
    \GEN_CH2_FETCH.ch2_active_i_i_1 
       (.I0(\CURRENT_BD_32.current_bd_reg[6] ),
        .I1(ch2_active_set),
        .I2(out),
        .I3(\GNE_SYNC_RESET.scndry_resetn_reg ),
        .I4(ch1_active_set),
        .O(\GEN_CH2_FETCH.ch2_active_i_i_1_n_0 ));
  LUT6 #(
    .INIT(64'h4044000400040004)) 
    \GEN_CH2_FETCH.ch2_active_i_i_2 
       (.I0(\GEN_CH2_FETCH.ch2_active_i_i_4_n_0 ),
        .I1(service_ch211_out__5),
        .I2(Q[1]),
        .I3(service_ch126_out__5),
        .I4(ftch_done),
        .I5(\GEN_CH2_FETCH.ch2_active_i_i_5_n_0 ),
        .O(ch2_active_set));
  LUT6 #(
    .INIT(64'h1000111100000000)) 
    \GEN_CH2_FETCH.ch2_active_i_i_3 
       (.I0(Q[0]),
        .I1(ftch_error_reg),
        .I2(\CURRENT_BD_32.current_bd_reg[6] ),
        .I3(ftch_done),
        .I4(Q[1]),
        .I5(service_ch126_out__5),
        .O(ch1_active_set));
  (* SOFT_HLUTNM = "soft_lutpair103" *) 
  LUT2 #(
    .INIT(4'hE)) 
    \GEN_CH2_FETCH.ch2_active_i_i_4 
       (.I0(Q[0]),
        .I1(ftch_error_reg),
        .O(\GEN_CH2_FETCH.ch2_active_i_i_4_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair119" *) 
  LUT2 #(
    .INIT(4'h2)) 
    \GEN_CH2_FETCH.ch2_active_i_i_5 
       (.I0(\GEN_CH1_FETCH.ch1_active_i_reg_0 ),
        .I1(\CURRENT_BD_32.current_bd_reg[6] ),
        .O(\GEN_CH2_FETCH.ch2_active_i_i_5_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \GEN_CH2_FETCH.ch2_active_i_reg 
       (.C(m_axi_sg_aclk),
        .CE(1'b1),
        .D(\GEN_CH2_FETCH.ch2_active_i_i_1_n_0 ),
        .Q(\CURRENT_BD_32.current_bd_reg[6] ),
        .R(1'b0));
  (* SOFT_HLUTNM = "soft_lutpair118" *) 
  LUT3 #(
    .INIT(8'hF8)) 
    \GEN_CH2_FETCH.ch2_ftch_decerr_set_i_1 
       (.I0(ftch_decerr),
        .I1(\CURRENT_BD_32.current_bd_reg[6] ),
        .I2(\GEN_CH2_FETCH.ch2_ftch_decerr_set_reg_0 ),
        .O(\GEN_CH2_FETCH.ch2_ftch_decerr_set_i_1_n_0 ));
  FDRE \GEN_CH2_FETCH.ch2_ftch_decerr_set_reg 
       (.C(m_axi_sg_aclk),
        .CE(1'b1),
        .D(\GEN_CH2_FETCH.ch2_ftch_decerr_set_i_1_n_0 ),
        .Q(\GEN_CH2_FETCH.ch2_ftch_decerr_set_reg_0 ),
        .R(SR));
  LUT6 #(
    .INIT(64'hFFFFFFFFFFFFC888)) 
    \GEN_CH2_FETCH.ch2_ftch_idle_i_1 
       (.I0(p_34_out),
        .I1(\GEN_PNTR_FOR_CH2.ch2_sg_idle_reg ),
        .I2(ch2_ftch_sm_idle__5),
        .I3(\GEN_S2MM.queue_empty2_new_reg ),
        .I4(\GEN_CH2_FETCH.ch2_ftch_idle_reg_0 ),
        .I5(ftch_error_reg_0),
        .O(\GEN_CH2_FETCH.ch2_ftch_idle_i_1_n_0 ));
  LUT5 #(
    .INIT(32'hFF110155)) 
    \GEN_CH2_FETCH.ch2_ftch_idle_i_2 
       (.I0(service_ch211_out__5),
        .I1(\CURRENT_BD_32.current_bd_reg[6] ),
        .I2(ftch_error_reg),
        .I3(Q[0]),
        .I4(Q[1]),
        .O(ch2_ftch_sm_idle__5));
  FDRE \GEN_CH2_FETCH.ch2_ftch_idle_reg 
       (.C(m_axi_sg_aclk),
        .CE(1'b1),
        .D(\GEN_CH2_FETCH.ch2_ftch_idle_i_1_n_0 ),
        .Q(p_34_out),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \GEN_CH2_FETCH.ch2_ftch_interr_set_i_reg 
       (.C(m_axi_sg_aclk),
        .CE(1'b1),
        .D(ftch_done_reg),
        .Q(\GEN_CH2_FETCH.ch2_ftch_idle_reg_0 ),
        .R(SR));
  LUT3 #(
    .INIT(8'hF8)) 
    \GEN_CH2_FETCH.ch2_ftch_slverr_set_i_1 
       (.I0(ftch_slverr),
        .I1(\CURRENT_BD_32.current_bd_reg[6] ),
        .I2(\GEN_CH2_FETCH.ch2_ftch_slverr_set_reg_0 ),
        .O(\GEN_CH2_FETCH.ch2_ftch_slverr_set_i_1_n_0 ));
  FDRE \GEN_CH2_FETCH.ch2_ftch_slverr_set_reg 
       (.C(m_axi_sg_aclk),
        .CE(1'b1),
        .D(\GEN_CH2_FETCH.ch2_ftch_slverr_set_i_1_n_0 ),
        .Q(\GEN_CH2_FETCH.ch2_ftch_slverr_set_reg_0 ),
        .R(SR));
  LUT6 #(
    .INIT(64'h2000200020000000)) 
    \GEN_STALE_DESC_CHECK.ftch_stale_desc_i_1 
       (.I0(data_concat1),
        .I1(\GEN_STALE_DESC_CHECK.ftch_stale_desc_i_3_n_0 ),
        .I2(\counter_reg[7] ),
        .I3(m_axi_sg_rvalid),
        .I4(\GNE_SYNC_RESET.scndry_resetn_reg ),
        .I5(out),
        .O(\GEN_STALE_DESC_CHECK.ftch_stale_desc_reg ));
  LUT6 #(
    .INIT(64'h557F7F7F55555555)) 
    \GEN_STALE_DESC_CHECK.ftch_stale_desc_i_3 
       (.I0(m_axi_sg_rdata),
        .I1(mm2s_desc_flush),
        .I2(\GEN_CH1_FETCH.ch1_active_i_reg_0 ),
        .I3(\CURRENT_BD_32.current_bd_reg[6] ),
        .I4(\GEN_S2MM_DMA_CONTROL.s2mm_desc_flush_i_reg ),
        .I5(\GEN_CH1_FETCH.ch1_active_i_reg_1 ),
        .O(\GEN_STALE_DESC_CHECK.ftch_stale_desc_i_3_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFFF00FFFFF0FE)) 
    \ftch_cs[0]_i_1 
       (.I0(service_ch211_out__5),
        .I1(service_ch126_out__5),
        .I2(\ftch_cs[0]_i_4_n_0 ),
        .I3(Q[1]),
        .I4(ftch_error_reg),
        .I5(Q[0]),
        .O(ftch_ns));
  LUT6 #(
    .INIT(64'h0000000000000002)) 
    \ftch_cs[0]_i_2 
       (.I0(s2mm_dmacr),
        .I1(\GEN_S2MM_DMA_CONTROL.s2mm_desc_flush_i_reg ),
        .I2(ch2_ftch_pause),
        .I3(p_5_out),
        .I4(p_29_out),
        .I5(\GEN_PNTR_FOR_CH2.ch2_sg_idle_reg ),
        .O(service_ch211_out__5));
  LUT4 #(
    .INIT(16'h2220)) 
    \ftch_cs[0]_i_3 
       (.I0(\ftch_cs[0]_i_5_n_0 ),
        .I1(mm2s_stop_i),
        .I2(p_16_out),
        .I3(mm2s_dmacr),
        .O(service_ch126_out__5));
  LUT6 #(
    .INIT(64'h8880888088800000)) 
    \ftch_cs[0]_i_4 
       (.I0(ftch_done),
        .I1(Q[1]),
        .I2(\CURRENT_BD_32.current_bd_reg[6] ),
        .I3(\GEN_CH1_FETCH.ch1_active_i_reg_0 ),
        .I4(service_ch126_out__5),
        .I5(service_ch211_out__5),
        .O(\ftch_cs[0]_i_4_n_0 ));
  LUT5 #(
    .INIT(32'h00000004)) 
    \ftch_cs[0]_i_5 
       (.I0(ch1_ftch_pause),
        .I1(mm2s_dmacr),
        .I2(p_5_out),
        .I3(p_55_out),
        .I4(ch1_sg_idle),
        .O(\ftch_cs[0]_i_5_n_0 ));
  FDRE \ftch_cs_reg[0] 
       (.C(m_axi_sg_aclk),
        .CE(1'b1),
        .D(ftch_ns),
        .Q(Q[0]),
        .R(SR));
  FDRE \ftch_cs_reg[1] 
       (.C(m_axi_sg_aclk),
        .CE(1'b1),
        .D(D),
        .Q(Q[1]),
        .R(SR));
  (* SOFT_HLUTNM = "soft_lutpair104" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \ftch_error_addr[10]_i_1__0 
       (.I0(ftch_error_addr_1[10]),
        .I1(\ftch_error_addr_reg[31]_1 ),
        .I2(\updt_error_addr_reg[31] [4]),
        .O(\ftch_error_addr_reg[31]_0 [4]));
  (* SOFT_HLUTNM = "soft_lutpair106" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \ftch_error_addr[11]_i_1__0 
       (.I0(ftch_error_addr_1[11]),
        .I1(\ftch_error_addr_reg[31]_1 ),
        .I2(\updt_error_addr_reg[31] [5]),
        .O(\ftch_error_addr_reg[31]_0 [5]));
  (* SOFT_HLUTNM = "soft_lutpair108" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \ftch_error_addr[12]_i_1__0 
       (.I0(ftch_error_addr_1[12]),
        .I1(\ftch_error_addr_reg[31]_1 ),
        .I2(\updt_error_addr_reg[31] [6]),
        .O(\ftch_error_addr_reg[31]_0 [6]));
  (* SOFT_HLUTNM = "soft_lutpair105" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \ftch_error_addr[13]_i_1__0 
       (.I0(ftch_error_addr_1[13]),
        .I1(\ftch_error_addr_reg[31]_1 ),
        .I2(\updt_error_addr_reg[31] [7]),
        .O(\ftch_error_addr_reg[31]_0 [7]));
  (* SOFT_HLUTNM = "soft_lutpair109" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \ftch_error_addr[14]_i_1__0 
       (.I0(ftch_error_addr_1[14]),
        .I1(\ftch_error_addr_reg[31]_1 ),
        .I2(\updt_error_addr_reg[31] [8]),
        .O(\ftch_error_addr_reg[31]_0 [8]));
  (* SOFT_HLUTNM = "soft_lutpair107" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \ftch_error_addr[15]_i_1__0 
       (.I0(ftch_error_addr_1[15]),
        .I1(\ftch_error_addr_reg[31]_1 ),
        .I2(\updt_error_addr_reg[31] [9]),
        .O(\ftch_error_addr_reg[31]_0 [9]));
  (* SOFT_HLUTNM = "soft_lutpair108" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \ftch_error_addr[16]_i_1__0 
       (.I0(ftch_error_addr_1[16]),
        .I1(\ftch_error_addr_reg[31]_1 ),
        .I2(\updt_error_addr_reg[31] [10]),
        .O(\ftch_error_addr_reg[31]_0 [10]));
  (* SOFT_HLUTNM = "soft_lutpair109" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \ftch_error_addr[17]_i_1__0 
       (.I0(ftch_error_addr_1[17]),
        .I1(\ftch_error_addr_reg[31]_1 ),
        .I2(\updt_error_addr_reg[31] [11]),
        .O(\ftch_error_addr_reg[31]_0 [11]));
  (* SOFT_HLUTNM = "soft_lutpair110" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \ftch_error_addr[18]_i_1__0 
       (.I0(ftch_error_addr_1[18]),
        .I1(\ftch_error_addr_reg[31]_1 ),
        .I2(\updt_error_addr_reg[31] [12]),
        .O(\ftch_error_addr_reg[31]_0 [12]));
  (* SOFT_HLUTNM = "soft_lutpair111" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \ftch_error_addr[19]_i_1__0 
       (.I0(ftch_error_addr_1[19]),
        .I1(\ftch_error_addr_reg[31]_1 ),
        .I2(\updt_error_addr_reg[31] [13]),
        .O(\ftch_error_addr_reg[31]_0 [13]));
  (* SOFT_HLUTNM = "soft_lutpair110" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \ftch_error_addr[20]_i_1__0 
       (.I0(ftch_error_addr_1[20]),
        .I1(\ftch_error_addr_reg[31]_1 ),
        .I2(\updt_error_addr_reg[31] [14]),
        .O(\ftch_error_addr_reg[31]_0 [14]));
  (* SOFT_HLUTNM = "soft_lutpair111" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \ftch_error_addr[21]_i_1__0 
       (.I0(ftch_error_addr_1[21]),
        .I1(\ftch_error_addr_reg[31]_1 ),
        .I2(\updt_error_addr_reg[31] [15]),
        .O(\ftch_error_addr_reg[31]_0 [15]));
  (* SOFT_HLUTNM = "soft_lutpair112" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \ftch_error_addr[22]_i_1__0 
       (.I0(ftch_error_addr_1[22]),
        .I1(\ftch_error_addr_reg[31]_1 ),
        .I2(\updt_error_addr_reg[31] [16]),
        .O(\ftch_error_addr_reg[31]_0 [16]));
  (* SOFT_HLUTNM = "soft_lutpair112" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \ftch_error_addr[23]_i_1__0 
       (.I0(ftch_error_addr_1[23]),
        .I1(\ftch_error_addr_reg[31]_1 ),
        .I2(\updt_error_addr_reg[31] [17]),
        .O(\ftch_error_addr_reg[31]_0 [17]));
  (* SOFT_HLUTNM = "soft_lutpair113" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \ftch_error_addr[24]_i_1__0 
       (.I0(ftch_error_addr_1[24]),
        .I1(\ftch_error_addr_reg[31]_1 ),
        .I2(\updt_error_addr_reg[31] [18]),
        .O(\ftch_error_addr_reg[31]_0 [18]));
  (* SOFT_HLUTNM = "soft_lutpair113" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \ftch_error_addr[25]_i_1__0 
       (.I0(ftch_error_addr_1[25]),
        .I1(\ftch_error_addr_reg[31]_1 ),
        .I2(\updt_error_addr_reg[31] [19]),
        .O(\ftch_error_addr_reg[31]_0 [19]));
  (* SOFT_HLUTNM = "soft_lutpair114" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \ftch_error_addr[26]_i_1__0 
       (.I0(ftch_error_addr_1[26]),
        .I1(\ftch_error_addr_reg[31]_1 ),
        .I2(\updt_error_addr_reg[31] [20]),
        .O(\ftch_error_addr_reg[31]_0 [20]));
  (* SOFT_HLUTNM = "soft_lutpair114" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \ftch_error_addr[27]_i_1__0 
       (.I0(ftch_error_addr_1[27]),
        .I1(\ftch_error_addr_reg[31]_1 ),
        .I2(\updt_error_addr_reg[31] [21]),
        .O(\ftch_error_addr_reg[31]_0 [21]));
  (* SOFT_HLUTNM = "soft_lutpair115" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \ftch_error_addr[28]_i_1__0 
       (.I0(ftch_error_addr_1[28]),
        .I1(\ftch_error_addr_reg[31]_1 ),
        .I2(\updt_error_addr_reg[31] [22]),
        .O(\ftch_error_addr_reg[31]_0 [22]));
  (* SOFT_HLUTNM = "soft_lutpair115" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \ftch_error_addr[29]_i_1__0 
       (.I0(ftch_error_addr_1[29]),
        .I1(\ftch_error_addr_reg[31]_1 ),
        .I2(\updt_error_addr_reg[31] [23]),
        .O(\ftch_error_addr_reg[31]_0 [23]));
  (* SOFT_HLUTNM = "soft_lutpair116" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \ftch_error_addr[30]_i_1__0 
       (.I0(ftch_error_addr_1[30]),
        .I1(\ftch_error_addr_reg[31]_1 ),
        .I2(\updt_error_addr_reg[31] [24]),
        .O(\ftch_error_addr_reg[31]_0 [24]));
  LUT3 #(
    .INIT(8'h10)) 
    \ftch_error_addr[31]_i_1 
       (.I0(ftch_error_reg),
        .I1(Q[1]),
        .I2(Q[0]),
        .O(\ftch_error_addr_reg[6]_0 ));
  (* SOFT_HLUTNM = "soft_lutpair116" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \ftch_error_addr[31]_i_2__0 
       (.I0(ftch_error_addr_1[31]),
        .I1(\ftch_error_addr_reg[31]_1 ),
        .I2(\updt_error_addr_reg[31] [25]),
        .O(\ftch_error_addr_reg[31]_0 [25]));
  LUT6 #(
    .INIT(64'hFFFFFFFFFFFFFFFE)) 
    \ftch_error_addr[31]_i_3 
       (.I0(\GEN_CH1_FETCH.ch1_ftch_decerr_set_reg_0 ),
        .I1(\GEN_CH1_FETCH.ch1_ftch_slverr_set_reg_0 ),
        .I2(\GEN_CH2_FETCH.ch2_ftch_idle_reg_0 ),
        .I3(\GEN_CH2_FETCH.ch2_ftch_slverr_set_reg_0 ),
        .I4(\GEN_CH1_FETCH.ch1_ftch_interr_set_i_reg_0 ),
        .I5(\GEN_CH2_FETCH.ch2_ftch_decerr_set_reg_0 ),
        .O(\ftch_error_addr_reg[31]_1 ));
  (* SOFT_HLUTNM = "soft_lutpair104" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \ftch_error_addr[6]_i_1__0 
       (.I0(ftch_error_addr_1[6]),
        .I1(\ftch_error_addr_reg[31]_1 ),
        .I2(\updt_error_addr_reg[31] [0]),
        .O(\ftch_error_addr_reg[31]_0 [0]));
  (* SOFT_HLUTNM = "soft_lutpair105" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \ftch_error_addr[7]_i_1__0 
       (.I0(ftch_error_addr_1[7]),
        .I1(\ftch_error_addr_reg[31]_1 ),
        .I2(\updt_error_addr_reg[31] [1]),
        .O(\ftch_error_addr_reg[31]_0 [1]));
  (* SOFT_HLUTNM = "soft_lutpair106" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \ftch_error_addr[8]_i_1__0 
       (.I0(ftch_error_addr_1[8]),
        .I1(\ftch_error_addr_reg[31]_1 ),
        .I2(\updt_error_addr_reg[31] [2]),
        .O(\ftch_error_addr_reg[31]_0 [2]));
  (* SOFT_HLUTNM = "soft_lutpair107" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \ftch_error_addr[9]_i_1__0 
       (.I0(ftch_error_addr_1[9]),
        .I1(\ftch_error_addr_reg[31]_1 ),
        .I2(\updt_error_addr_reg[31] [3]),
        .O(\ftch_error_addr_reg[31]_0 [3]));
  FDRE \ftch_error_addr_reg[10] 
       (.C(m_axi_sg_aclk),
        .CE(\ftch_error_addr_reg[6]_0 ),
        .D(\GEN_PNTR_FOR_CH1.ch1_fetch_address_i_reg[31] [4]),
        .Q(ftch_error_addr_1[10]),
        .R(SR));
  FDRE \ftch_error_addr_reg[11] 
       (.C(m_axi_sg_aclk),
        .CE(\ftch_error_addr_reg[6]_0 ),
        .D(\GEN_PNTR_FOR_CH1.ch1_fetch_address_i_reg[31] [5]),
        .Q(ftch_error_addr_1[11]),
        .R(SR));
  FDRE \ftch_error_addr_reg[12] 
       (.C(m_axi_sg_aclk),
        .CE(\ftch_error_addr_reg[6]_0 ),
        .D(\GEN_PNTR_FOR_CH1.ch1_fetch_address_i_reg[31] [6]),
        .Q(ftch_error_addr_1[12]),
        .R(SR));
  FDRE \ftch_error_addr_reg[13] 
       (.C(m_axi_sg_aclk),
        .CE(\ftch_error_addr_reg[6]_0 ),
        .D(\GEN_PNTR_FOR_CH1.ch1_fetch_address_i_reg[31] [7]),
        .Q(ftch_error_addr_1[13]),
        .R(SR));
  FDRE \ftch_error_addr_reg[14] 
       (.C(m_axi_sg_aclk),
        .CE(\ftch_error_addr_reg[6]_0 ),
        .D(\GEN_PNTR_FOR_CH1.ch1_fetch_address_i_reg[31] [8]),
        .Q(ftch_error_addr_1[14]),
        .R(SR));
  FDRE \ftch_error_addr_reg[15] 
       (.C(m_axi_sg_aclk),
        .CE(\ftch_error_addr_reg[6]_0 ),
        .D(\GEN_PNTR_FOR_CH1.ch1_fetch_address_i_reg[31] [9]),
        .Q(ftch_error_addr_1[15]),
        .R(SR));
  FDRE \ftch_error_addr_reg[16] 
       (.C(m_axi_sg_aclk),
        .CE(\ftch_error_addr_reg[6]_0 ),
        .D(\GEN_PNTR_FOR_CH1.ch1_fetch_address_i_reg[31] [10]),
        .Q(ftch_error_addr_1[16]),
        .R(SR));
  FDRE \ftch_error_addr_reg[17] 
       (.C(m_axi_sg_aclk),
        .CE(\ftch_error_addr_reg[6]_0 ),
        .D(\GEN_PNTR_FOR_CH1.ch1_fetch_address_i_reg[31] [11]),
        .Q(ftch_error_addr_1[17]),
        .R(SR));
  FDRE \ftch_error_addr_reg[18] 
       (.C(m_axi_sg_aclk),
        .CE(\ftch_error_addr_reg[6]_0 ),
        .D(\GEN_PNTR_FOR_CH1.ch1_fetch_address_i_reg[31] [12]),
        .Q(ftch_error_addr_1[18]),
        .R(SR));
  FDRE \ftch_error_addr_reg[19] 
       (.C(m_axi_sg_aclk),
        .CE(\ftch_error_addr_reg[6]_0 ),
        .D(\GEN_PNTR_FOR_CH1.ch1_fetch_address_i_reg[31] [13]),
        .Q(ftch_error_addr_1[19]),
        .R(SR));
  FDRE \ftch_error_addr_reg[20] 
       (.C(m_axi_sg_aclk),
        .CE(\ftch_error_addr_reg[6]_0 ),
        .D(\GEN_PNTR_FOR_CH1.ch1_fetch_address_i_reg[31] [14]),
        .Q(ftch_error_addr_1[20]),
        .R(SR));
  FDRE \ftch_error_addr_reg[21] 
       (.C(m_axi_sg_aclk),
        .CE(\ftch_error_addr_reg[6]_0 ),
        .D(\GEN_PNTR_FOR_CH1.ch1_fetch_address_i_reg[31] [15]),
        .Q(ftch_error_addr_1[21]),
        .R(SR));
  FDRE \ftch_error_addr_reg[22] 
       (.C(m_axi_sg_aclk),
        .CE(\ftch_error_addr_reg[6]_0 ),
        .D(\GEN_PNTR_FOR_CH1.ch1_fetch_address_i_reg[31] [16]),
        .Q(ftch_error_addr_1[22]),
        .R(SR));
  FDRE \ftch_error_addr_reg[23] 
       (.C(m_axi_sg_aclk),
        .CE(\ftch_error_addr_reg[6]_0 ),
        .D(\GEN_PNTR_FOR_CH1.ch1_fetch_address_i_reg[31] [17]),
        .Q(ftch_error_addr_1[23]),
        .R(SR));
  FDRE \ftch_error_addr_reg[24] 
       (.C(m_axi_sg_aclk),
        .CE(\ftch_error_addr_reg[6]_0 ),
        .D(\GEN_PNTR_FOR_CH1.ch1_fetch_address_i_reg[31] [18]),
        .Q(ftch_error_addr_1[24]),
        .R(SR));
  FDRE \ftch_error_addr_reg[25] 
       (.C(m_axi_sg_aclk),
        .CE(\ftch_error_addr_reg[6]_0 ),
        .D(\GEN_PNTR_FOR_CH1.ch1_fetch_address_i_reg[31] [19]),
        .Q(ftch_error_addr_1[25]),
        .R(SR));
  FDRE \ftch_error_addr_reg[26] 
       (.C(m_axi_sg_aclk),
        .CE(\ftch_error_addr_reg[6]_0 ),
        .D(\GEN_PNTR_FOR_CH1.ch1_fetch_address_i_reg[31] [20]),
        .Q(ftch_error_addr_1[26]),
        .R(SR));
  FDRE \ftch_error_addr_reg[27] 
       (.C(m_axi_sg_aclk),
        .CE(\ftch_error_addr_reg[6]_0 ),
        .D(\GEN_PNTR_FOR_CH1.ch1_fetch_address_i_reg[31] [21]),
        .Q(ftch_error_addr_1[27]),
        .R(SR));
  FDRE \ftch_error_addr_reg[28] 
       (.C(m_axi_sg_aclk),
        .CE(\ftch_error_addr_reg[6]_0 ),
        .D(\GEN_PNTR_FOR_CH1.ch1_fetch_address_i_reg[31] [22]),
        .Q(ftch_error_addr_1[28]),
        .R(SR));
  FDRE \ftch_error_addr_reg[29] 
       (.C(m_axi_sg_aclk),
        .CE(\ftch_error_addr_reg[6]_0 ),
        .D(\GEN_PNTR_FOR_CH1.ch1_fetch_address_i_reg[31] [23]),
        .Q(ftch_error_addr_1[29]),
        .R(SR));
  FDRE \ftch_error_addr_reg[30] 
       (.C(m_axi_sg_aclk),
        .CE(\ftch_error_addr_reg[6]_0 ),
        .D(\GEN_PNTR_FOR_CH1.ch1_fetch_address_i_reg[31] [24]),
        .Q(ftch_error_addr_1[30]),
        .R(SR));
  FDRE \ftch_error_addr_reg[31] 
       (.C(m_axi_sg_aclk),
        .CE(\ftch_error_addr_reg[6]_0 ),
        .D(\GEN_PNTR_FOR_CH1.ch1_fetch_address_i_reg[31] [25]),
        .Q(ftch_error_addr_1[31]),
        .R(SR));
  FDRE \ftch_error_addr_reg[6] 
       (.C(m_axi_sg_aclk),
        .CE(\ftch_error_addr_reg[6]_0 ),
        .D(\GEN_PNTR_FOR_CH1.ch1_fetch_address_i_reg[31] [0]),
        .Q(ftch_error_addr_1[6]),
        .R(SR));
  FDRE \ftch_error_addr_reg[7] 
       (.C(m_axi_sg_aclk),
        .CE(\ftch_error_addr_reg[6]_0 ),
        .D(\GEN_PNTR_FOR_CH1.ch1_fetch_address_i_reg[31] [1]),
        .Q(ftch_error_addr_1[7]),
        .R(SR));
  FDRE \ftch_error_addr_reg[8] 
       (.C(m_axi_sg_aclk),
        .CE(\ftch_error_addr_reg[6]_0 ),
        .D(\GEN_PNTR_FOR_CH1.ch1_fetch_address_i_reg[31] [2]),
        .Q(ftch_error_addr_1[8]),
        .R(SR));
  FDRE \ftch_error_addr_reg[9] 
       (.C(m_axi_sg_aclk),
        .CE(\ftch_error_addr_reg[6]_0 ),
        .D(\GEN_PNTR_FOR_CH1.ch1_fetch_address_i_reg[31] [3]),
        .Q(ftch_error_addr_1[9]),
        .R(SR));
  LUT5 #(
    .INIT(32'h02FF0202)) 
    s_axis_ftch_cmd_tvalid_i_1
       (.I0(Q[0]),
        .I1(Q[1]),
        .I2(ftch_error_reg),
        .I3(s_axis_ftch_cmd_tready),
        .I4(s_axis_ftch_cmd_tvalid),
        .O(s_axis_ftch_cmd_tvalid_reg));
  (* SOFT_HLUTNM = "soft_lutpair117" *) 
  LUT3 #(
    .INIT(8'hFE)) 
    sg_ftch_error_i_1
       (.I0(\GEN_CH1_FETCH.ch1_ftch_interr_set_i_reg_0 ),
        .I1(\GEN_CH1_FETCH.ch1_ftch_decerr_set_reg_0 ),
        .I2(\GEN_CH1_FETCH.ch1_ftch_slverr_set_reg_0 ),
        .O(sg_ftch_error0));
  (* SOFT_HLUTNM = "soft_lutpair118" *) 
  LUT3 #(
    .INIT(8'hFE)) 
    sg_ftch_error_i_1__0
       (.I0(\GEN_CH2_FETCH.ch2_ftch_idle_reg_0 ),
        .I1(\GEN_CH2_FETCH.ch2_ftch_decerr_set_reg_0 ),
        .I2(\GEN_CH2_FETCH.ch2_ftch_slverr_set_reg_0 ),
        .O(sg_ftch_error0_0));
endmodule

(* ORIG_REF_NAME = "axi_sg_intrpt" *) 
module design_1_axi_dma_0_0_axi_sg_intrpt
   (p_45_out,
    p_15_out,
    p_19_out,
    p_8_out,
    ch1_delay_cnt_en,
    p_46_out,
    ch2_delay_cnt_en,
    p_20_out,
    Q,
    \GEN_INCLUDE_MM2S.GEN_CH1_DELAY_INTERRUPT.ch1_dly_irq_set_i_reg_0 ,
    \GEN_INCLUDE_MM2S.ch1_thresh_count_reg[7]_0 ,
    \GEN_INCLUDE_MM2S.ch1_thresh_count_reg[7]_1 ,
    \GEN_INCLUDE_S2MM.GEN_CH2_DELAY_INTERRUPT.ch2_delay_count_reg[7]_0 ,
    \GEN_INCLUDE_S2MM.GEN_CH2_DELAY_INTERRUPT.ch2_dly_irq_set_i_reg_0 ,
    \GEN_INCLUDE_S2MM.ch2_thresh_count_reg[7]_0 ,
    \GEN_INCLUDE_S2MM.ch2_thresh_count_reg[7]_1 ,
    \GEN_INCLUDE_MM2S.GEN_CH1_DELAY_INTERRUPT.ch1_delay_cnt_en_reg_0 ,
    m_axi_sg_aclk,
    \GEN_INCLUDE_S2MM.GEN_CH2_DELAY_INTERRUPT.ch2_delay_cnt_en_reg_0 ,
    \GEN_INCLUDE_MM2S.GEN_CH1_DELAY_INTERRUPT.ch1_delay_cnt_en_reg_1 ,
    \GEN_INCLUDE_S2MM.GEN_CH2_DELAY_INTERRUPT.ch2_delay_cnt_en_reg_1 ,
    \GEN_FOR_SYNC.s_valid_d1_reg ,
    mm2s_dmacr,
    p_11_out__2,
    \GEN_CH1_UPDATE.ch1_updt_ioc_irq_set_reg ,
    \GEN_FOR_SYNC.s_valid_d1_reg_0 ,
    s2mm_dmacr,
    p_9_out__2,
    \GEN_CH2_UPDATE.ch2_updt_ioc_irq_set_reg ,
    m_axi_sg_aresetn,
    SR,
    irqthresh_wren_reg,
    \dmacr_i_reg[16] ,
    irqthresh_wren_reg_0,
    \dmacr_i_reg[16]_0 ,
    \GEN_INCLUDE_MM2S.GEN_CH1_DELAY_INTERRUPT.ch1_delay_cnt_en_reg_2 ,
    \GEN_INCLUDE_S2MM.GEN_CH2_DELAY_INTERRUPT.ch2_delay_cnt_en_reg_2 );
  output p_45_out;
  output p_15_out;
  output p_19_out;
  output p_8_out;
  output ch1_delay_cnt_en;
  output p_46_out;
  output ch2_delay_cnt_en;
  output p_20_out;
  output [7:0]Q;
  output \GEN_INCLUDE_MM2S.GEN_CH1_DELAY_INTERRUPT.ch1_dly_irq_set_i_reg_0 ;
  output \GEN_INCLUDE_MM2S.ch1_thresh_count_reg[7]_0 ;
  output [7:0]\GEN_INCLUDE_MM2S.ch1_thresh_count_reg[7]_1 ;
  output [7:0]\GEN_INCLUDE_S2MM.GEN_CH2_DELAY_INTERRUPT.ch2_delay_count_reg[7]_0 ;
  output \GEN_INCLUDE_S2MM.GEN_CH2_DELAY_INTERRUPT.ch2_dly_irq_set_i_reg_0 ;
  output \GEN_INCLUDE_S2MM.ch2_thresh_count_reg[7]_0 ;
  output [7:0]\GEN_INCLUDE_S2MM.ch2_thresh_count_reg[7]_1 ;
  input [0:0]\GEN_INCLUDE_MM2S.GEN_CH1_DELAY_INTERRUPT.ch1_delay_cnt_en_reg_0 ;
  input m_axi_sg_aclk;
  input [0:0]\GEN_INCLUDE_S2MM.GEN_CH2_DELAY_INTERRUPT.ch2_delay_cnt_en_reg_0 ;
  input \GEN_INCLUDE_MM2S.GEN_CH1_DELAY_INTERRUPT.ch1_delay_cnt_en_reg_1 ;
  input \GEN_INCLUDE_S2MM.GEN_CH2_DELAY_INTERRUPT.ch2_delay_cnt_en_reg_1 ;
  input \GEN_FOR_SYNC.s_valid_d1_reg ;
  input [14:0]mm2s_dmacr;
  input p_11_out__2;
  input \GEN_CH1_UPDATE.ch1_updt_ioc_irq_set_reg ;
  input \GEN_FOR_SYNC.s_valid_d1_reg_0 ;
  input [14:0]s2mm_dmacr;
  input p_9_out__2;
  input \GEN_CH2_UPDATE.ch2_updt_ioc_irq_set_reg ;
  input m_axi_sg_aresetn;
  input [0:0]SR;
  input [0:0]irqthresh_wren_reg;
  input [0:0]\dmacr_i_reg[16] ;
  input [0:0]irqthresh_wren_reg_0;
  input [0:0]\dmacr_i_reg[16]_0 ;
  input [0:0]\GEN_INCLUDE_MM2S.GEN_CH1_DELAY_INTERRUPT.ch1_delay_cnt_en_reg_2 ;
  input [0:0]\GEN_INCLUDE_S2MM.GEN_CH2_DELAY_INTERRUPT.ch2_delay_cnt_en_reg_2 ;

  wire \GEN_CH1_UPDATE.ch1_updt_ioc_irq_set_reg ;
  wire \GEN_CH2_UPDATE.ch2_updt_ioc_irq_set_reg ;
  wire \GEN_FOR_SYNC.s_valid_d1_reg ;
  wire \GEN_FOR_SYNC.s_valid_d1_reg_0 ;
  wire \GEN_INCLUDE_MM2S.GEN_CH1_DELAY_INTERRUPT.GEN_CH1_FAST_COUNTER.ch1_dly_fast_cnt[1]_i_2_n_0 ;
  wire \GEN_INCLUDE_MM2S.GEN_CH1_DELAY_INTERRUPT.GEN_CH1_FAST_COUNTER.ch1_dly_fast_cnt[6]_i_4_n_0 ;
  wire \GEN_INCLUDE_MM2S.GEN_CH1_DELAY_INTERRUPT.GEN_CH1_FAST_COUNTER.ch1_dly_fast_cnt_reg_n_0_[0] ;
  wire \GEN_INCLUDE_MM2S.GEN_CH1_DELAY_INTERRUPT.GEN_CH1_FAST_COUNTER.ch1_dly_fast_cnt_reg_n_0_[1] ;
  wire \GEN_INCLUDE_MM2S.GEN_CH1_DELAY_INTERRUPT.GEN_CH1_FAST_COUNTER.ch1_dly_fast_cnt_reg_n_0_[2] ;
  wire \GEN_INCLUDE_MM2S.GEN_CH1_DELAY_INTERRUPT.GEN_CH1_FAST_COUNTER.ch1_dly_fast_cnt_reg_n_0_[3] ;
  wire \GEN_INCLUDE_MM2S.GEN_CH1_DELAY_INTERRUPT.GEN_CH1_FAST_COUNTER.ch1_dly_fast_cnt_reg_n_0_[4] ;
  wire \GEN_INCLUDE_MM2S.GEN_CH1_DELAY_INTERRUPT.GEN_CH1_FAST_COUNTER.ch1_dly_fast_cnt_reg_n_0_[5] ;
  wire \GEN_INCLUDE_MM2S.GEN_CH1_DELAY_INTERRUPT.GEN_CH1_FAST_COUNTER.ch1_dly_fast_cnt_reg_n_0_[6] ;
  wire \GEN_INCLUDE_MM2S.GEN_CH1_DELAY_INTERRUPT.GEN_CH1_FAST_COUNTER.ch1_dly_fast_incr_reg_n_0 ;
  wire [0:0]\GEN_INCLUDE_MM2S.GEN_CH1_DELAY_INTERRUPT.ch1_delay_cnt_en_reg_0 ;
  wire \GEN_INCLUDE_MM2S.GEN_CH1_DELAY_INTERRUPT.ch1_delay_cnt_en_reg_1 ;
  wire [0:0]\GEN_INCLUDE_MM2S.GEN_CH1_DELAY_INTERRUPT.ch1_delay_cnt_en_reg_2 ;
  wire \GEN_INCLUDE_MM2S.GEN_CH1_DELAY_INTERRUPT.ch1_delay_count[7]_i_3_n_0 ;
  wire \GEN_INCLUDE_MM2S.GEN_CH1_DELAY_INTERRUPT.ch1_dly_irq_set_i_i_3_n_0 ;
  wire \GEN_INCLUDE_MM2S.GEN_CH1_DELAY_INTERRUPT.ch1_dly_irq_set_i_i_5_n_0 ;
  wire \GEN_INCLUDE_MM2S.GEN_CH1_DELAY_INTERRUPT.ch1_dly_irq_set_i_reg_0 ;
  wire \GEN_INCLUDE_MM2S.ch1_ioc_irq_set_i_i_1_n_0 ;
  wire \GEN_INCLUDE_MM2S.ch1_ioc_irq_set_i_i_2_n_0 ;
  wire \GEN_INCLUDE_MM2S.ch1_thresh_count[1]_i_1_n_0 ;
  wire \GEN_INCLUDE_MM2S.ch1_thresh_count[2]_i_1_n_0 ;
  wire \GEN_INCLUDE_MM2S.ch1_thresh_count[3]_i_1_n_0 ;
  wire \GEN_INCLUDE_MM2S.ch1_thresh_count[3]_i_2_n_0 ;
  wire \GEN_INCLUDE_MM2S.ch1_thresh_count[4]_i_1_n_0 ;
  wire \GEN_INCLUDE_MM2S.ch1_thresh_count[4]_i_2_n_0 ;
  wire \GEN_INCLUDE_MM2S.ch1_thresh_count[5]_i_1_n_0 ;
  wire \GEN_INCLUDE_MM2S.ch1_thresh_count[5]_i_2_n_0 ;
  wire \GEN_INCLUDE_MM2S.ch1_thresh_count[6]_i_1_n_0 ;
  wire \GEN_INCLUDE_MM2S.ch1_thresh_count[7]_i_2_n_0 ;
  wire \GEN_INCLUDE_MM2S.ch1_thresh_count[7]_i_5_n_0 ;
  wire \GEN_INCLUDE_MM2S.ch1_thresh_count[7]_i_6_n_0 ;
  wire \GEN_INCLUDE_MM2S.ch1_thresh_count_reg[7]_0 ;
  wire [7:0]\GEN_INCLUDE_MM2S.ch1_thresh_count_reg[7]_1 ;
  wire \GEN_INCLUDE_S2MM.GEN_CH2_DELAY_INTERRUPT.GEN_CH2_FAST_COUNTER.ch2_dly_fast_cnt[1]_i_2_n_0 ;
  wire \GEN_INCLUDE_S2MM.GEN_CH2_DELAY_INTERRUPT.GEN_CH2_FAST_COUNTER.ch2_dly_fast_cnt[6]_i_4_n_0 ;
  wire \GEN_INCLUDE_S2MM.GEN_CH2_DELAY_INTERRUPT.GEN_CH2_FAST_COUNTER.ch2_dly_fast_cnt_reg_n_0_[0] ;
  wire \GEN_INCLUDE_S2MM.GEN_CH2_DELAY_INTERRUPT.GEN_CH2_FAST_COUNTER.ch2_dly_fast_cnt_reg_n_0_[1] ;
  wire \GEN_INCLUDE_S2MM.GEN_CH2_DELAY_INTERRUPT.GEN_CH2_FAST_COUNTER.ch2_dly_fast_cnt_reg_n_0_[2] ;
  wire \GEN_INCLUDE_S2MM.GEN_CH2_DELAY_INTERRUPT.GEN_CH2_FAST_COUNTER.ch2_dly_fast_cnt_reg_n_0_[3] ;
  wire \GEN_INCLUDE_S2MM.GEN_CH2_DELAY_INTERRUPT.GEN_CH2_FAST_COUNTER.ch2_dly_fast_cnt_reg_n_0_[4] ;
  wire \GEN_INCLUDE_S2MM.GEN_CH2_DELAY_INTERRUPT.GEN_CH2_FAST_COUNTER.ch2_dly_fast_cnt_reg_n_0_[5] ;
  wire \GEN_INCLUDE_S2MM.GEN_CH2_DELAY_INTERRUPT.GEN_CH2_FAST_COUNTER.ch2_dly_fast_cnt_reg_n_0_[6] ;
  wire \GEN_INCLUDE_S2MM.GEN_CH2_DELAY_INTERRUPT.GEN_CH2_FAST_COUNTER.ch2_dly_fast_incr_reg_n_0 ;
  wire [0:0]\GEN_INCLUDE_S2MM.GEN_CH2_DELAY_INTERRUPT.ch2_delay_cnt_en_reg_0 ;
  wire \GEN_INCLUDE_S2MM.GEN_CH2_DELAY_INTERRUPT.ch2_delay_cnt_en_reg_1 ;
  wire [0:0]\GEN_INCLUDE_S2MM.GEN_CH2_DELAY_INTERRUPT.ch2_delay_cnt_en_reg_2 ;
  wire \GEN_INCLUDE_S2MM.GEN_CH2_DELAY_INTERRUPT.ch2_delay_count[7]_i_3_n_0 ;
  wire [7:0]\GEN_INCLUDE_S2MM.GEN_CH2_DELAY_INTERRUPT.ch2_delay_count_reg[7]_0 ;
  wire \GEN_INCLUDE_S2MM.GEN_CH2_DELAY_INTERRUPT.ch2_dly_irq_set_i_i_3_n_0 ;
  wire \GEN_INCLUDE_S2MM.GEN_CH2_DELAY_INTERRUPT.ch2_dly_irq_set_i_i_5_n_0 ;
  wire \GEN_INCLUDE_S2MM.GEN_CH2_DELAY_INTERRUPT.ch2_dly_irq_set_i_reg_0 ;
  wire \GEN_INCLUDE_S2MM.ch2_ioc_irq_set_i_i_1_n_0 ;
  wire \GEN_INCLUDE_S2MM.ch2_ioc_irq_set_i_i_2_n_0 ;
  wire \GEN_INCLUDE_S2MM.ch2_thresh_count[1]_i_1_n_0 ;
  wire \GEN_INCLUDE_S2MM.ch2_thresh_count[2]_i_1_n_0 ;
  wire \GEN_INCLUDE_S2MM.ch2_thresh_count[3]_i_1_n_0 ;
  wire \GEN_INCLUDE_S2MM.ch2_thresh_count[3]_i_2_n_0 ;
  wire \GEN_INCLUDE_S2MM.ch2_thresh_count[4]_i_1_n_0 ;
  wire \GEN_INCLUDE_S2MM.ch2_thresh_count[4]_i_2_n_0 ;
  wire \GEN_INCLUDE_S2MM.ch2_thresh_count[5]_i_1_n_0 ;
  wire \GEN_INCLUDE_S2MM.ch2_thresh_count[5]_i_2_n_0 ;
  wire \GEN_INCLUDE_S2MM.ch2_thresh_count[6]_i_1_n_0 ;
  wire \GEN_INCLUDE_S2MM.ch2_thresh_count[7]_i_2_n_0 ;
  wire \GEN_INCLUDE_S2MM.ch2_thresh_count[7]_i_5_n_0 ;
  wire \GEN_INCLUDE_S2MM.ch2_thresh_count[7]_i_6_n_0 ;
  wire \GEN_INCLUDE_S2MM.ch2_thresh_count_reg[7]_0 ;
  wire [7:0]\GEN_INCLUDE_S2MM.ch2_thresh_count_reg[7]_1 ;
  wire [7:0]Q;
  wire [0:0]SR;
  wire ch1_delay_cnt_en;
  wire [6:0]ch1_dly_fast_cnt;
  wire ch1_dly_fast_incr;
  wire ch2_delay_cnt_en;
  wire [6:0]ch2_dly_fast_cnt;
  wire ch2_dly_fast_incr;
  wire [0:0]\dmacr_i_reg[16] ;
  wire [0:0]\dmacr_i_reg[16]_0 ;
  wire [0:0]irqthresh_wren_reg;
  wire [0:0]irqthresh_wren_reg_0;
  wire m_axi_sg_aclk;
  wire m_axi_sg_aresetn;
  wire [14:0]mm2s_dmacr;
  wire p_11_out__2;
  wire p_15_out;
  wire p_19_out;
  wire p_20_out;
  wire p_45_out;
  wire p_46_out;
  wire p_8_out;
  wire p_9_out__2;
  wire [7:0]plusOp;
  wire [7:0]plusOp__0;
  wire [14:0]s2mm_dmacr;

  (* SOFT_HLUTNM = "soft_lutpair53" *) 
  LUT3 #(
    .INIT(8'h32)) 
    \GEN_INCLUDE_MM2S.GEN_CH1_DELAY_INTERRUPT.GEN_CH1_FAST_COUNTER.ch1_dly_fast_cnt[0]_i_1 
       (.I0(\GEN_INCLUDE_MM2S.GEN_CH1_DELAY_INTERRUPT.GEN_CH1_FAST_COUNTER.ch1_dly_fast_cnt_reg_n_0_[1] ),
        .I1(\GEN_INCLUDE_MM2S.GEN_CH1_DELAY_INTERRUPT.GEN_CH1_FAST_COUNTER.ch1_dly_fast_cnt_reg_n_0_[0] ),
        .I2(\GEN_INCLUDE_MM2S.GEN_CH1_DELAY_INTERRUPT.GEN_CH1_FAST_COUNTER.ch1_dly_fast_cnt[1]_i_2_n_0 ),
        .O(ch1_dly_fast_cnt[0]));
  (* SOFT_HLUTNM = "soft_lutpair53" *) 
  LUT3 #(
    .INIT(8'h98)) 
    \GEN_INCLUDE_MM2S.GEN_CH1_DELAY_INTERRUPT.GEN_CH1_FAST_COUNTER.ch1_dly_fast_cnt[1]_i_1 
       (.I0(\GEN_INCLUDE_MM2S.GEN_CH1_DELAY_INTERRUPT.GEN_CH1_FAST_COUNTER.ch1_dly_fast_cnt_reg_n_0_[0] ),
        .I1(\GEN_INCLUDE_MM2S.GEN_CH1_DELAY_INTERRUPT.GEN_CH1_FAST_COUNTER.ch1_dly_fast_cnt_reg_n_0_[1] ),
        .I2(\GEN_INCLUDE_MM2S.GEN_CH1_DELAY_INTERRUPT.GEN_CH1_FAST_COUNTER.ch1_dly_fast_cnt[1]_i_2_n_0 ),
        .O(ch1_dly_fast_cnt[1]));
  LUT5 #(
    .INIT(32'hFFFFFFFE)) 
    \GEN_INCLUDE_MM2S.GEN_CH1_DELAY_INTERRUPT.GEN_CH1_FAST_COUNTER.ch1_dly_fast_cnt[1]_i_2 
       (.I0(\GEN_INCLUDE_MM2S.GEN_CH1_DELAY_INTERRUPT.GEN_CH1_FAST_COUNTER.ch1_dly_fast_cnt_reg_n_0_[5] ),
        .I1(\GEN_INCLUDE_MM2S.GEN_CH1_DELAY_INTERRUPT.GEN_CH1_FAST_COUNTER.ch1_dly_fast_cnt_reg_n_0_[3] ),
        .I2(\GEN_INCLUDE_MM2S.GEN_CH1_DELAY_INTERRUPT.GEN_CH1_FAST_COUNTER.ch1_dly_fast_cnt_reg_n_0_[2] ),
        .I3(\GEN_INCLUDE_MM2S.GEN_CH1_DELAY_INTERRUPT.GEN_CH1_FAST_COUNTER.ch1_dly_fast_cnt_reg_n_0_[4] ),
        .I4(\GEN_INCLUDE_MM2S.GEN_CH1_DELAY_INTERRUPT.GEN_CH1_FAST_COUNTER.ch1_dly_fast_cnt_reg_n_0_[6] ),
        .O(\GEN_INCLUDE_MM2S.GEN_CH1_DELAY_INTERRUPT.GEN_CH1_FAST_COUNTER.ch1_dly_fast_cnt[1]_i_2_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair58" *) 
  LUT3 #(
    .INIT(8'hA9)) 
    \GEN_INCLUDE_MM2S.GEN_CH1_DELAY_INTERRUPT.GEN_CH1_FAST_COUNTER.ch1_dly_fast_cnt[2]_i_1 
       (.I0(\GEN_INCLUDE_MM2S.GEN_CH1_DELAY_INTERRUPT.GEN_CH1_FAST_COUNTER.ch1_dly_fast_cnt_reg_n_0_[2] ),
        .I1(\GEN_INCLUDE_MM2S.GEN_CH1_DELAY_INTERRUPT.GEN_CH1_FAST_COUNTER.ch1_dly_fast_cnt_reg_n_0_[0] ),
        .I2(\GEN_INCLUDE_MM2S.GEN_CH1_DELAY_INTERRUPT.GEN_CH1_FAST_COUNTER.ch1_dly_fast_cnt_reg_n_0_[1] ),
        .O(ch1_dly_fast_cnt[2]));
  (* SOFT_HLUTNM = "soft_lutpair45" *) 
  LUT4 #(
    .INIT(16'hFE01)) 
    \GEN_INCLUDE_MM2S.GEN_CH1_DELAY_INTERRUPT.GEN_CH1_FAST_COUNTER.ch1_dly_fast_cnt[3]_i_1 
       (.I0(\GEN_INCLUDE_MM2S.GEN_CH1_DELAY_INTERRUPT.GEN_CH1_FAST_COUNTER.ch1_dly_fast_cnt_reg_n_0_[0] ),
        .I1(\GEN_INCLUDE_MM2S.GEN_CH1_DELAY_INTERRUPT.GEN_CH1_FAST_COUNTER.ch1_dly_fast_cnt_reg_n_0_[1] ),
        .I2(\GEN_INCLUDE_MM2S.GEN_CH1_DELAY_INTERRUPT.GEN_CH1_FAST_COUNTER.ch1_dly_fast_cnt_reg_n_0_[2] ),
        .I3(\GEN_INCLUDE_MM2S.GEN_CH1_DELAY_INTERRUPT.GEN_CH1_FAST_COUNTER.ch1_dly_fast_cnt_reg_n_0_[3] ),
        .O(ch1_dly_fast_cnt[3]));
  (* SOFT_HLUTNM = "soft_lutpair45" *) 
  LUT5 #(
    .INIT(32'hFFFE0001)) 
    \GEN_INCLUDE_MM2S.GEN_CH1_DELAY_INTERRUPT.GEN_CH1_FAST_COUNTER.ch1_dly_fast_cnt[4]_i_1 
       (.I0(\GEN_INCLUDE_MM2S.GEN_CH1_DELAY_INTERRUPT.GEN_CH1_FAST_COUNTER.ch1_dly_fast_cnt_reg_n_0_[0] ),
        .I1(\GEN_INCLUDE_MM2S.GEN_CH1_DELAY_INTERRUPT.GEN_CH1_FAST_COUNTER.ch1_dly_fast_cnt_reg_n_0_[1] ),
        .I2(\GEN_INCLUDE_MM2S.GEN_CH1_DELAY_INTERRUPT.GEN_CH1_FAST_COUNTER.ch1_dly_fast_cnt_reg_n_0_[3] ),
        .I3(\GEN_INCLUDE_MM2S.GEN_CH1_DELAY_INTERRUPT.GEN_CH1_FAST_COUNTER.ch1_dly_fast_cnt_reg_n_0_[2] ),
        .I4(\GEN_INCLUDE_MM2S.GEN_CH1_DELAY_INTERRUPT.GEN_CH1_FAST_COUNTER.ch1_dly_fast_cnt_reg_n_0_[4] ),
        .O(ch1_dly_fast_cnt[4]));
  LUT6 #(
    .INIT(64'hFFFFFFFE00000001)) 
    \GEN_INCLUDE_MM2S.GEN_CH1_DELAY_INTERRUPT.GEN_CH1_FAST_COUNTER.ch1_dly_fast_cnt[5]_i_1 
       (.I0(\GEN_INCLUDE_MM2S.GEN_CH1_DELAY_INTERRUPT.GEN_CH1_FAST_COUNTER.ch1_dly_fast_cnt_reg_n_0_[0] ),
        .I1(\GEN_INCLUDE_MM2S.GEN_CH1_DELAY_INTERRUPT.GEN_CH1_FAST_COUNTER.ch1_dly_fast_cnt_reg_n_0_[1] ),
        .I2(\GEN_INCLUDE_MM2S.GEN_CH1_DELAY_INTERRUPT.GEN_CH1_FAST_COUNTER.ch1_dly_fast_cnt_reg_n_0_[4] ),
        .I3(\GEN_INCLUDE_MM2S.GEN_CH1_DELAY_INTERRUPT.GEN_CH1_FAST_COUNTER.ch1_dly_fast_cnt_reg_n_0_[2] ),
        .I4(\GEN_INCLUDE_MM2S.GEN_CH1_DELAY_INTERRUPT.GEN_CH1_FAST_COUNTER.ch1_dly_fast_cnt_reg_n_0_[3] ),
        .I5(\GEN_INCLUDE_MM2S.GEN_CH1_DELAY_INTERRUPT.GEN_CH1_FAST_COUNTER.ch1_dly_fast_cnt_reg_n_0_[5] ),
        .O(ch1_dly_fast_cnt[5]));
  LUT6 #(
    .INIT(64'hFFFFFFFE00000001)) 
    \GEN_INCLUDE_MM2S.GEN_CH1_DELAY_INTERRUPT.GEN_CH1_FAST_COUNTER.ch1_dly_fast_cnt[6]_i_2 
       (.I0(\GEN_INCLUDE_MM2S.GEN_CH1_DELAY_INTERRUPT.GEN_CH1_FAST_COUNTER.ch1_dly_fast_cnt[6]_i_4_n_0 ),
        .I1(\GEN_INCLUDE_MM2S.GEN_CH1_DELAY_INTERRUPT.GEN_CH1_FAST_COUNTER.ch1_dly_fast_cnt_reg_n_0_[5] ),
        .I2(\GEN_INCLUDE_MM2S.GEN_CH1_DELAY_INTERRUPT.GEN_CH1_FAST_COUNTER.ch1_dly_fast_cnt_reg_n_0_[3] ),
        .I3(\GEN_INCLUDE_MM2S.GEN_CH1_DELAY_INTERRUPT.GEN_CH1_FAST_COUNTER.ch1_dly_fast_cnt_reg_n_0_[2] ),
        .I4(\GEN_INCLUDE_MM2S.GEN_CH1_DELAY_INTERRUPT.GEN_CH1_FAST_COUNTER.ch1_dly_fast_cnt_reg_n_0_[4] ),
        .I5(\GEN_INCLUDE_MM2S.GEN_CH1_DELAY_INTERRUPT.GEN_CH1_FAST_COUNTER.ch1_dly_fast_cnt_reg_n_0_[6] ),
        .O(ch1_dly_fast_cnt[6]));
  (* SOFT_HLUTNM = "soft_lutpair58" *) 
  LUT2 #(
    .INIT(4'hE)) 
    \GEN_INCLUDE_MM2S.GEN_CH1_DELAY_INTERRUPT.GEN_CH1_FAST_COUNTER.ch1_dly_fast_cnt[6]_i_4 
       (.I0(\GEN_INCLUDE_MM2S.GEN_CH1_DELAY_INTERRUPT.GEN_CH1_FAST_COUNTER.ch1_dly_fast_cnt_reg_n_0_[0] ),
        .I1(\GEN_INCLUDE_MM2S.GEN_CH1_DELAY_INTERRUPT.GEN_CH1_FAST_COUNTER.ch1_dly_fast_cnt_reg_n_0_[1] ),
        .O(\GEN_INCLUDE_MM2S.GEN_CH1_DELAY_INTERRUPT.GEN_CH1_FAST_COUNTER.ch1_dly_fast_cnt[6]_i_4_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \GEN_INCLUDE_MM2S.GEN_CH1_DELAY_INTERRUPT.GEN_CH1_FAST_COUNTER.ch1_dly_fast_cnt_reg[0] 
       (.C(m_axi_sg_aclk),
        .CE(1'b1),
        .D(ch1_dly_fast_cnt[0]),
        .Q(\GEN_INCLUDE_MM2S.GEN_CH1_DELAY_INTERRUPT.GEN_CH1_FAST_COUNTER.ch1_dly_fast_cnt_reg_n_0_[0] ),
        .R(\GEN_INCLUDE_MM2S.GEN_CH1_DELAY_INTERRUPT.ch1_delay_cnt_en_reg_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \GEN_INCLUDE_MM2S.GEN_CH1_DELAY_INTERRUPT.GEN_CH1_FAST_COUNTER.ch1_dly_fast_cnt_reg[1] 
       (.C(m_axi_sg_aclk),
        .CE(1'b1),
        .D(ch1_dly_fast_cnt[1]),
        .Q(\GEN_INCLUDE_MM2S.GEN_CH1_DELAY_INTERRUPT.GEN_CH1_FAST_COUNTER.ch1_dly_fast_cnt_reg_n_0_[1] ),
        .R(\GEN_INCLUDE_MM2S.GEN_CH1_DELAY_INTERRUPT.ch1_delay_cnt_en_reg_0 ));
  FDSE #(
    .INIT(1'b0)) 
    \GEN_INCLUDE_MM2S.GEN_CH1_DELAY_INTERRUPT.GEN_CH1_FAST_COUNTER.ch1_dly_fast_cnt_reg[2] 
       (.C(m_axi_sg_aclk),
        .CE(1'b1),
        .D(ch1_dly_fast_cnt[2]),
        .Q(\GEN_INCLUDE_MM2S.GEN_CH1_DELAY_INTERRUPT.GEN_CH1_FAST_COUNTER.ch1_dly_fast_cnt_reg_n_0_[2] ),
        .S(\GEN_INCLUDE_MM2S.GEN_CH1_DELAY_INTERRUPT.ch1_delay_cnt_en_reg_0 ));
  FDSE #(
    .INIT(1'b0)) 
    \GEN_INCLUDE_MM2S.GEN_CH1_DELAY_INTERRUPT.GEN_CH1_FAST_COUNTER.ch1_dly_fast_cnt_reg[3] 
       (.C(m_axi_sg_aclk),
        .CE(1'b1),
        .D(ch1_dly_fast_cnt[3]),
        .Q(\GEN_INCLUDE_MM2S.GEN_CH1_DELAY_INTERRUPT.GEN_CH1_FAST_COUNTER.ch1_dly_fast_cnt_reg_n_0_[3] ),
        .S(\GEN_INCLUDE_MM2S.GEN_CH1_DELAY_INTERRUPT.ch1_delay_cnt_en_reg_0 ));
  FDSE #(
    .INIT(1'b0)) 
    \GEN_INCLUDE_MM2S.GEN_CH1_DELAY_INTERRUPT.GEN_CH1_FAST_COUNTER.ch1_dly_fast_cnt_reg[4] 
       (.C(m_axi_sg_aclk),
        .CE(1'b1),
        .D(ch1_dly_fast_cnt[4]),
        .Q(\GEN_INCLUDE_MM2S.GEN_CH1_DELAY_INTERRUPT.GEN_CH1_FAST_COUNTER.ch1_dly_fast_cnt_reg_n_0_[4] ),
        .S(\GEN_INCLUDE_MM2S.GEN_CH1_DELAY_INTERRUPT.ch1_delay_cnt_en_reg_0 ));
  FDSE #(
    .INIT(1'b0)) 
    \GEN_INCLUDE_MM2S.GEN_CH1_DELAY_INTERRUPT.GEN_CH1_FAST_COUNTER.ch1_dly_fast_cnt_reg[5] 
       (.C(m_axi_sg_aclk),
        .CE(1'b1),
        .D(ch1_dly_fast_cnt[5]),
        .Q(\GEN_INCLUDE_MM2S.GEN_CH1_DELAY_INTERRUPT.GEN_CH1_FAST_COUNTER.ch1_dly_fast_cnt_reg_n_0_[5] ),
        .S(\GEN_INCLUDE_MM2S.GEN_CH1_DELAY_INTERRUPT.ch1_delay_cnt_en_reg_0 ));
  FDSE #(
    .INIT(1'b0)) 
    \GEN_INCLUDE_MM2S.GEN_CH1_DELAY_INTERRUPT.GEN_CH1_FAST_COUNTER.ch1_dly_fast_cnt_reg[6] 
       (.C(m_axi_sg_aclk),
        .CE(1'b1),
        .D(ch1_dly_fast_cnt[6]),
        .Q(\GEN_INCLUDE_MM2S.GEN_CH1_DELAY_INTERRUPT.GEN_CH1_FAST_COUNTER.ch1_dly_fast_cnt_reg_n_0_[6] ),
        .S(\GEN_INCLUDE_MM2S.GEN_CH1_DELAY_INTERRUPT.ch1_delay_cnt_en_reg_0 ));
  LUT6 #(
    .INIT(64'h0000000000000001)) 
    \GEN_INCLUDE_MM2S.GEN_CH1_DELAY_INTERRUPT.GEN_CH1_FAST_COUNTER.ch1_dly_fast_incr_i_1 
       (.I0(\GEN_INCLUDE_MM2S.GEN_CH1_DELAY_INTERRUPT.GEN_CH1_FAST_COUNTER.ch1_dly_fast_cnt_reg_n_0_[6] ),
        .I1(\GEN_INCLUDE_MM2S.GEN_CH1_DELAY_INTERRUPT.GEN_CH1_FAST_COUNTER.ch1_dly_fast_cnt_reg_n_0_[4] ),
        .I2(\GEN_INCLUDE_MM2S.GEN_CH1_DELAY_INTERRUPT.GEN_CH1_FAST_COUNTER.ch1_dly_fast_cnt_reg_n_0_[2] ),
        .I3(\GEN_INCLUDE_MM2S.GEN_CH1_DELAY_INTERRUPT.GEN_CH1_FAST_COUNTER.ch1_dly_fast_cnt_reg_n_0_[3] ),
        .I4(\GEN_INCLUDE_MM2S.GEN_CH1_DELAY_INTERRUPT.GEN_CH1_FAST_COUNTER.ch1_dly_fast_cnt_reg_n_0_[5] ),
        .I5(\GEN_INCLUDE_MM2S.GEN_CH1_DELAY_INTERRUPT.GEN_CH1_FAST_COUNTER.ch1_dly_fast_cnt[6]_i_4_n_0 ),
        .O(ch1_dly_fast_incr));
  FDRE #(
    .INIT(1'b0)) 
    \GEN_INCLUDE_MM2S.GEN_CH1_DELAY_INTERRUPT.GEN_CH1_FAST_COUNTER.ch1_dly_fast_incr_reg 
       (.C(m_axi_sg_aclk),
        .CE(1'b1),
        .D(ch1_dly_fast_incr),
        .Q(\GEN_INCLUDE_MM2S.GEN_CH1_DELAY_INTERRUPT.GEN_CH1_FAST_COUNTER.ch1_dly_fast_incr_reg_n_0 ),
        .R(\GEN_INCLUDE_MM2S.GEN_CH1_DELAY_INTERRUPT.ch1_delay_cnt_en_reg_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \GEN_INCLUDE_MM2S.GEN_CH1_DELAY_INTERRUPT.ch1_delay_cnt_en_reg 
       (.C(m_axi_sg_aclk),
        .CE(1'b1),
        .D(\GEN_INCLUDE_MM2S.GEN_CH1_DELAY_INTERRUPT.ch1_delay_cnt_en_reg_1 ),
        .Q(ch1_delay_cnt_en),
        .R(1'b0));
  (* SOFT_HLUTNM = "soft_lutpair52" *) 
  LUT1 #(
    .INIT(2'h1)) 
    \GEN_INCLUDE_MM2S.GEN_CH1_DELAY_INTERRUPT.ch1_delay_count[0]_i_1 
       (.I0(Q[0]),
        .O(plusOp[0]));
  (* SOFT_HLUTNM = "soft_lutpair44" *) 
  LUT2 #(
    .INIT(4'h6)) 
    \GEN_INCLUDE_MM2S.GEN_CH1_DELAY_INTERRUPT.ch1_delay_count[1]_i_1 
       (.I0(Q[0]),
        .I1(Q[1]),
        .O(plusOp[1]));
  (* SOFT_HLUTNM = "soft_lutpair52" *) 
  LUT3 #(
    .INIT(8'h78)) 
    \GEN_INCLUDE_MM2S.GEN_CH1_DELAY_INTERRUPT.ch1_delay_count[2]_i_1 
       (.I0(Q[0]),
        .I1(Q[1]),
        .I2(Q[2]),
        .O(plusOp[2]));
  (* SOFT_HLUTNM = "soft_lutpair49" *) 
  LUT4 #(
    .INIT(16'h7F80)) 
    \GEN_INCLUDE_MM2S.GEN_CH1_DELAY_INTERRUPT.ch1_delay_count[3]_i_1 
       (.I0(Q[1]),
        .I1(Q[0]),
        .I2(Q[2]),
        .I3(Q[3]),
        .O(plusOp[3]));
  (* SOFT_HLUTNM = "soft_lutpair49" *) 
  LUT5 #(
    .INIT(32'h7FFF8000)) 
    \GEN_INCLUDE_MM2S.GEN_CH1_DELAY_INTERRUPT.ch1_delay_count[4]_i_1 
       (.I0(Q[2]),
        .I1(Q[0]),
        .I2(Q[1]),
        .I3(Q[3]),
        .I4(Q[4]),
        .O(plusOp[4]));
  LUT6 #(
    .INIT(64'h7FFFFFFF80000000)) 
    \GEN_INCLUDE_MM2S.GEN_CH1_DELAY_INTERRUPT.ch1_delay_count[5]_i_1 
       (.I0(Q[3]),
        .I1(Q[1]),
        .I2(Q[0]),
        .I3(Q[2]),
        .I4(Q[4]),
        .I5(Q[5]),
        .O(plusOp[5]));
  (* SOFT_HLUTNM = "soft_lutpair54" *) 
  LUT2 #(
    .INIT(4'h6)) 
    \GEN_INCLUDE_MM2S.GEN_CH1_DELAY_INTERRUPT.ch1_delay_count[6]_i_1 
       (.I0(\GEN_INCLUDE_MM2S.GEN_CH1_DELAY_INTERRUPT.ch1_delay_count[7]_i_3_n_0 ),
        .I1(Q[6]),
        .O(plusOp[6]));
  (* SOFT_HLUTNM = "soft_lutpair54" *) 
  LUT3 #(
    .INIT(8'h78)) 
    \GEN_INCLUDE_MM2S.GEN_CH1_DELAY_INTERRUPT.ch1_delay_count[7]_i_2 
       (.I0(\GEN_INCLUDE_MM2S.GEN_CH1_DELAY_INTERRUPT.ch1_delay_count[7]_i_3_n_0 ),
        .I1(Q[6]),
        .I2(Q[7]),
        .O(plusOp[7]));
  LUT6 #(
    .INIT(64'h8000000000000000)) 
    \GEN_INCLUDE_MM2S.GEN_CH1_DELAY_INTERRUPT.ch1_delay_count[7]_i_3 
       (.I0(Q[5]),
        .I1(Q[3]),
        .I2(Q[1]),
        .I3(Q[0]),
        .I4(Q[2]),
        .I5(Q[4]),
        .O(\GEN_INCLUDE_MM2S.GEN_CH1_DELAY_INTERRUPT.ch1_delay_count[7]_i_3_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \GEN_INCLUDE_MM2S.GEN_CH1_DELAY_INTERRUPT.ch1_delay_count_reg[0] 
       (.C(m_axi_sg_aclk),
        .CE(\GEN_INCLUDE_MM2S.GEN_CH1_DELAY_INTERRUPT.GEN_CH1_FAST_COUNTER.ch1_dly_fast_incr_reg_n_0 ),
        .D(plusOp[0]),
        .Q(Q[0]),
        .R(\GEN_INCLUDE_MM2S.GEN_CH1_DELAY_INTERRUPT.ch1_delay_cnt_en_reg_2 ));
  FDRE #(
    .INIT(1'b0)) 
    \GEN_INCLUDE_MM2S.GEN_CH1_DELAY_INTERRUPT.ch1_delay_count_reg[1] 
       (.C(m_axi_sg_aclk),
        .CE(\GEN_INCLUDE_MM2S.GEN_CH1_DELAY_INTERRUPT.GEN_CH1_FAST_COUNTER.ch1_dly_fast_incr_reg_n_0 ),
        .D(plusOp[1]),
        .Q(Q[1]),
        .R(\GEN_INCLUDE_MM2S.GEN_CH1_DELAY_INTERRUPT.ch1_delay_cnt_en_reg_2 ));
  FDRE #(
    .INIT(1'b0)) 
    \GEN_INCLUDE_MM2S.GEN_CH1_DELAY_INTERRUPT.ch1_delay_count_reg[2] 
       (.C(m_axi_sg_aclk),
        .CE(\GEN_INCLUDE_MM2S.GEN_CH1_DELAY_INTERRUPT.GEN_CH1_FAST_COUNTER.ch1_dly_fast_incr_reg_n_0 ),
        .D(plusOp[2]),
        .Q(Q[2]),
        .R(\GEN_INCLUDE_MM2S.GEN_CH1_DELAY_INTERRUPT.ch1_delay_cnt_en_reg_2 ));
  FDRE #(
    .INIT(1'b0)) 
    \GEN_INCLUDE_MM2S.GEN_CH1_DELAY_INTERRUPT.ch1_delay_count_reg[3] 
       (.C(m_axi_sg_aclk),
        .CE(\GEN_INCLUDE_MM2S.GEN_CH1_DELAY_INTERRUPT.GEN_CH1_FAST_COUNTER.ch1_dly_fast_incr_reg_n_0 ),
        .D(plusOp[3]),
        .Q(Q[3]),
        .R(\GEN_INCLUDE_MM2S.GEN_CH1_DELAY_INTERRUPT.ch1_delay_cnt_en_reg_2 ));
  FDRE #(
    .INIT(1'b0)) 
    \GEN_INCLUDE_MM2S.GEN_CH1_DELAY_INTERRUPT.ch1_delay_count_reg[4] 
       (.C(m_axi_sg_aclk),
        .CE(\GEN_INCLUDE_MM2S.GEN_CH1_DELAY_INTERRUPT.GEN_CH1_FAST_COUNTER.ch1_dly_fast_incr_reg_n_0 ),
        .D(plusOp[4]),
        .Q(Q[4]),
        .R(\GEN_INCLUDE_MM2S.GEN_CH1_DELAY_INTERRUPT.ch1_delay_cnt_en_reg_2 ));
  FDRE #(
    .INIT(1'b0)) 
    \GEN_INCLUDE_MM2S.GEN_CH1_DELAY_INTERRUPT.ch1_delay_count_reg[5] 
       (.C(m_axi_sg_aclk),
        .CE(\GEN_INCLUDE_MM2S.GEN_CH1_DELAY_INTERRUPT.GEN_CH1_FAST_COUNTER.ch1_dly_fast_incr_reg_n_0 ),
        .D(plusOp[5]),
        .Q(Q[5]),
        .R(\GEN_INCLUDE_MM2S.GEN_CH1_DELAY_INTERRUPT.ch1_delay_cnt_en_reg_2 ));
  FDRE #(
    .INIT(1'b0)) 
    \GEN_INCLUDE_MM2S.GEN_CH1_DELAY_INTERRUPT.ch1_delay_count_reg[6] 
       (.C(m_axi_sg_aclk),
        .CE(\GEN_INCLUDE_MM2S.GEN_CH1_DELAY_INTERRUPT.GEN_CH1_FAST_COUNTER.ch1_dly_fast_incr_reg_n_0 ),
        .D(plusOp[6]),
        .Q(Q[6]),
        .R(\GEN_INCLUDE_MM2S.GEN_CH1_DELAY_INTERRUPT.ch1_delay_cnt_en_reg_2 ));
  FDRE #(
    .INIT(1'b0)) 
    \GEN_INCLUDE_MM2S.GEN_CH1_DELAY_INTERRUPT.ch1_delay_count_reg[7] 
       (.C(m_axi_sg_aclk),
        .CE(\GEN_INCLUDE_MM2S.GEN_CH1_DELAY_INTERRUPT.GEN_CH1_FAST_COUNTER.ch1_dly_fast_incr_reg_n_0 ),
        .D(plusOp[7]),
        .Q(Q[7]),
        .R(\GEN_INCLUDE_MM2S.GEN_CH1_DELAY_INTERRUPT.ch1_delay_cnt_en_reg_2 ));
  LUT6 #(
    .INIT(64'h0000000082000082)) 
    \GEN_INCLUDE_MM2S.GEN_CH1_DELAY_INTERRUPT.ch1_dly_irq_set_i_i_1 
       (.I0(\GEN_FOR_SYNC.s_valid_d1_reg ),
        .I1(Q[5]),
        .I2(mm2s_dmacr[12]),
        .I3(Q[2]),
        .I4(mm2s_dmacr[9]),
        .I5(\GEN_INCLUDE_MM2S.GEN_CH1_DELAY_INTERRUPT.ch1_dly_irq_set_i_i_3_n_0 ),
        .O(p_15_out));
  (* SOFT_HLUTNM = "soft_lutpair44" *) 
  LUT5 #(
    .INIT(32'hFFFF6FF6)) 
    \GEN_INCLUDE_MM2S.GEN_CH1_DELAY_INTERRUPT.ch1_dly_irq_set_i_i_3 
       (.I0(mm2s_dmacr[7]),
        .I1(Q[0]),
        .I2(mm2s_dmacr[8]),
        .I3(Q[1]),
        .I4(\GEN_INCLUDE_MM2S.GEN_CH1_DELAY_INTERRUPT.ch1_dly_irq_set_i_i_5_n_0 ),
        .O(\GEN_INCLUDE_MM2S.GEN_CH1_DELAY_INTERRUPT.ch1_dly_irq_set_i_i_3_n_0 ));
  LUT5 #(
    .INIT(32'h82000082)) 
    \GEN_INCLUDE_MM2S.GEN_CH1_DELAY_INTERRUPT.ch1_dly_irq_set_i_i_4 
       (.I0(\GEN_INCLUDE_MM2S.GEN_CH1_DELAY_INTERRUPT.GEN_CH1_FAST_COUNTER.ch1_dly_fast_incr_reg_n_0 ),
        .I1(mm2s_dmacr[13]),
        .I2(Q[6]),
        .I3(mm2s_dmacr[14]),
        .I4(Q[7]),
        .O(\GEN_INCLUDE_MM2S.GEN_CH1_DELAY_INTERRUPT.ch1_dly_irq_set_i_reg_0 ));
  LUT4 #(
    .INIT(16'h6FF6)) 
    \GEN_INCLUDE_MM2S.GEN_CH1_DELAY_INTERRUPT.ch1_dly_irq_set_i_i_5 
       (.I0(Q[4]),
        .I1(mm2s_dmacr[11]),
        .I2(Q[3]),
        .I3(mm2s_dmacr[10]),
        .O(\GEN_INCLUDE_MM2S.GEN_CH1_DELAY_INTERRUPT.ch1_dly_irq_set_i_i_5_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \GEN_INCLUDE_MM2S.GEN_CH1_DELAY_INTERRUPT.ch1_dly_irq_set_i_reg 
       (.C(m_axi_sg_aclk),
        .CE(1'b1),
        .D(p_15_out),
        .Q(p_45_out),
        .R(\GEN_INCLUDE_MM2S.GEN_CH1_DELAY_INTERRUPT.ch1_delay_cnt_en_reg_0 ));
  LUT6 #(
    .INIT(64'h0000000010000000)) 
    \GEN_INCLUDE_MM2S.ch1_ioc_irq_set_i_i_1 
       (.I0(\GEN_INCLUDE_MM2S.ch1_thresh_count_reg[7]_1 [2]),
        .I1(\GEN_INCLUDE_MM2S.ch1_thresh_count_reg[7]_1 [1]),
        .I2(\GEN_INCLUDE_MM2S.ch1_thresh_count_reg[7]_1 [0]),
        .I3(\GEN_INCLUDE_MM2S.ch1_ioc_irq_set_i_i_2_n_0 ),
        .I4(m_axi_sg_aresetn),
        .I5(p_11_out__2),
        .O(\GEN_INCLUDE_MM2S.ch1_ioc_irq_set_i_i_1_n_0 ));
  LUT6 #(
    .INIT(64'h0000000100000000)) 
    \GEN_INCLUDE_MM2S.ch1_ioc_irq_set_i_i_2 
       (.I0(\GEN_INCLUDE_MM2S.ch1_thresh_count_reg[7]_1 [3]),
        .I1(\GEN_INCLUDE_MM2S.ch1_thresh_count_reg[7]_1 [4]),
        .I2(\GEN_INCLUDE_MM2S.ch1_thresh_count_reg[7]_1 [5]),
        .I3(\GEN_INCLUDE_MM2S.ch1_thresh_count_reg[7]_1 [6]),
        .I4(\GEN_INCLUDE_MM2S.ch1_thresh_count_reg[7]_1 [7]),
        .I5(\GEN_CH1_UPDATE.ch1_updt_ioc_irq_set_reg ),
        .O(\GEN_INCLUDE_MM2S.ch1_ioc_irq_set_i_i_2_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \GEN_INCLUDE_MM2S.ch1_ioc_irq_set_i_reg 
       (.C(m_axi_sg_aclk),
        .CE(1'b1),
        .D(\GEN_INCLUDE_MM2S.ch1_ioc_irq_set_i_i_1_n_0 ),
        .Q(p_46_out),
        .R(1'b0));
  LUT5 #(
    .INIT(32'hFFEB0041)) 
    \GEN_INCLUDE_MM2S.ch1_thresh_count[1]_i_1 
       (.I0(\GEN_INCLUDE_MM2S.ch1_thresh_count_reg[7]_0 ),
        .I1(\GEN_INCLUDE_MM2S.ch1_thresh_count_reg[7]_1 [0]),
        .I2(\GEN_INCLUDE_MM2S.ch1_thresh_count_reg[7]_1 [1]),
        .I3(p_11_out__2),
        .I4(mm2s_dmacr[0]),
        .O(\GEN_INCLUDE_MM2S.ch1_thresh_count[1]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFFEAB00005401)) 
    \GEN_INCLUDE_MM2S.ch1_thresh_count[2]_i_1 
       (.I0(\GEN_INCLUDE_MM2S.ch1_thresh_count_reg[7]_0 ),
        .I1(\GEN_INCLUDE_MM2S.ch1_thresh_count_reg[7]_1 [1]),
        .I2(\GEN_INCLUDE_MM2S.ch1_thresh_count_reg[7]_1 [0]),
        .I3(\GEN_INCLUDE_MM2S.ch1_thresh_count_reg[7]_1 [2]),
        .I4(p_11_out__2),
        .I5(mm2s_dmacr[1]),
        .O(\GEN_INCLUDE_MM2S.ch1_thresh_count[2]_i_1_n_0 ));
  LUT5 #(
    .INIT(32'hFFEB0041)) 
    \GEN_INCLUDE_MM2S.ch1_thresh_count[3]_i_1 
       (.I0(\GEN_INCLUDE_MM2S.ch1_thresh_count_reg[7]_0 ),
        .I1(\GEN_INCLUDE_MM2S.ch1_thresh_count[3]_i_2_n_0 ),
        .I2(\GEN_INCLUDE_MM2S.ch1_thresh_count_reg[7]_1 [3]),
        .I3(p_11_out__2),
        .I4(mm2s_dmacr[2]),
        .O(\GEN_INCLUDE_MM2S.ch1_thresh_count[3]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair50" *) 
  LUT3 #(
    .INIT(8'hFE)) 
    \GEN_INCLUDE_MM2S.ch1_thresh_count[3]_i_2 
       (.I0(\GEN_INCLUDE_MM2S.ch1_thresh_count_reg[7]_1 [1]),
        .I1(\GEN_INCLUDE_MM2S.ch1_thresh_count_reg[7]_1 [0]),
        .I2(\GEN_INCLUDE_MM2S.ch1_thresh_count_reg[7]_1 [2]),
        .O(\GEN_INCLUDE_MM2S.ch1_thresh_count[3]_i_2_n_0 ));
  LUT5 #(
    .INIT(32'hABA8A8AB)) 
    \GEN_INCLUDE_MM2S.ch1_thresh_count[4]_i_1 
       (.I0(mm2s_dmacr[3]),
        .I1(\GEN_INCLUDE_MM2S.ch1_thresh_count_reg[7]_0 ),
        .I2(p_11_out__2),
        .I3(\GEN_INCLUDE_MM2S.ch1_thresh_count[4]_i_2_n_0 ),
        .I4(\GEN_INCLUDE_MM2S.ch1_thresh_count_reg[7]_1 [4]),
        .O(\GEN_INCLUDE_MM2S.ch1_thresh_count[4]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair50" *) 
  LUT4 #(
    .INIT(16'hFFFE)) 
    \GEN_INCLUDE_MM2S.ch1_thresh_count[4]_i_2 
       (.I0(\GEN_INCLUDE_MM2S.ch1_thresh_count_reg[7]_1 [2]),
        .I1(\GEN_INCLUDE_MM2S.ch1_thresh_count_reg[7]_1 [0]),
        .I2(\GEN_INCLUDE_MM2S.ch1_thresh_count_reg[7]_1 [1]),
        .I3(\GEN_INCLUDE_MM2S.ch1_thresh_count_reg[7]_1 [3]),
        .O(\GEN_INCLUDE_MM2S.ch1_thresh_count[4]_i_2_n_0 ));
  LUT5 #(
    .INIT(32'hABA8A8AB)) 
    \GEN_INCLUDE_MM2S.ch1_thresh_count[5]_i_1 
       (.I0(mm2s_dmacr[4]),
        .I1(\GEN_INCLUDE_MM2S.ch1_thresh_count_reg[7]_0 ),
        .I2(p_11_out__2),
        .I3(\GEN_INCLUDE_MM2S.ch1_thresh_count[5]_i_2_n_0 ),
        .I4(\GEN_INCLUDE_MM2S.ch1_thresh_count_reg[7]_1 [5]),
        .O(\GEN_INCLUDE_MM2S.ch1_thresh_count[5]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair43" *) 
  LUT5 #(
    .INIT(32'hFFFFFFFE)) 
    \GEN_INCLUDE_MM2S.ch1_thresh_count[5]_i_2 
       (.I0(\GEN_INCLUDE_MM2S.ch1_thresh_count_reg[7]_1 [3]),
        .I1(\GEN_INCLUDE_MM2S.ch1_thresh_count_reg[7]_1 [1]),
        .I2(\GEN_INCLUDE_MM2S.ch1_thresh_count_reg[7]_1 [0]),
        .I3(\GEN_INCLUDE_MM2S.ch1_thresh_count_reg[7]_1 [2]),
        .I4(\GEN_INCLUDE_MM2S.ch1_thresh_count_reg[7]_1 [4]),
        .O(\GEN_INCLUDE_MM2S.ch1_thresh_count[5]_i_2_n_0 ));
  LUT5 #(
    .INIT(32'hABA8A8AB)) 
    \GEN_INCLUDE_MM2S.ch1_thresh_count[6]_i_1 
       (.I0(mm2s_dmacr[5]),
        .I1(\GEN_INCLUDE_MM2S.ch1_thresh_count_reg[7]_0 ),
        .I2(p_11_out__2),
        .I3(\GEN_INCLUDE_MM2S.ch1_thresh_count[7]_i_5_n_0 ),
        .I4(\GEN_INCLUDE_MM2S.ch1_thresh_count_reg[7]_1 [6]),
        .O(\GEN_INCLUDE_MM2S.ch1_thresh_count[6]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'hABABABA8A8A8A8AB)) 
    \GEN_INCLUDE_MM2S.ch1_thresh_count[7]_i_2 
       (.I0(mm2s_dmacr[6]),
        .I1(\GEN_INCLUDE_MM2S.ch1_thresh_count_reg[7]_0 ),
        .I2(p_11_out__2),
        .I3(\GEN_INCLUDE_MM2S.ch1_thresh_count[7]_i_5_n_0 ),
        .I4(\GEN_INCLUDE_MM2S.ch1_thresh_count_reg[7]_1 [6]),
        .I5(\GEN_INCLUDE_MM2S.ch1_thresh_count_reg[7]_1 [7]),
        .O(\GEN_INCLUDE_MM2S.ch1_thresh_count[7]_i_2_n_0 ));
  LUT5 #(
    .INIT(32'h00010000)) 
    \GEN_INCLUDE_MM2S.ch1_thresh_count[7]_i_3 
       (.I0(\GEN_INCLUDE_MM2S.ch1_thresh_count_reg[7]_1 [4]),
        .I1(\GEN_INCLUDE_MM2S.ch1_thresh_count_reg[7]_1 [5]),
        .I2(\GEN_INCLUDE_MM2S.ch1_thresh_count_reg[7]_1 [6]),
        .I3(\GEN_INCLUDE_MM2S.ch1_thresh_count_reg[7]_1 [7]),
        .I4(\GEN_INCLUDE_MM2S.ch1_thresh_count[7]_i_6_n_0 ),
        .O(\GEN_INCLUDE_MM2S.ch1_thresh_count_reg[7]_0 ));
  LUT6 #(
    .INIT(64'hFFFFFFFFFFFFFFFE)) 
    \GEN_INCLUDE_MM2S.ch1_thresh_count[7]_i_5 
       (.I0(\GEN_INCLUDE_MM2S.ch1_thresh_count_reg[7]_1 [4]),
        .I1(\GEN_INCLUDE_MM2S.ch1_thresh_count_reg[7]_1 [2]),
        .I2(\GEN_INCLUDE_MM2S.ch1_thresh_count_reg[7]_1 [0]),
        .I3(\GEN_INCLUDE_MM2S.ch1_thresh_count_reg[7]_1 [1]),
        .I4(\GEN_INCLUDE_MM2S.ch1_thresh_count_reg[7]_1 [3]),
        .I5(\GEN_INCLUDE_MM2S.ch1_thresh_count_reg[7]_1 [5]),
        .O(\GEN_INCLUDE_MM2S.ch1_thresh_count[7]_i_5_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair43" *) 
  LUT4 #(
    .INIT(16'h0004)) 
    \GEN_INCLUDE_MM2S.ch1_thresh_count[7]_i_6 
       (.I0(\GEN_INCLUDE_MM2S.ch1_thresh_count_reg[7]_1 [1]),
        .I1(\GEN_INCLUDE_MM2S.ch1_thresh_count_reg[7]_1 [0]),
        .I2(\GEN_INCLUDE_MM2S.ch1_thresh_count_reg[7]_1 [3]),
        .I3(\GEN_INCLUDE_MM2S.ch1_thresh_count_reg[7]_1 [2]),
        .O(\GEN_INCLUDE_MM2S.ch1_thresh_count[7]_i_6_n_0 ));
  FDSE #(
    .INIT(1'b1)) 
    \GEN_INCLUDE_MM2S.ch1_thresh_count_reg[0] 
       (.C(m_axi_sg_aclk),
        .CE(irqthresh_wren_reg),
        .D(\dmacr_i_reg[16] ),
        .Q(\GEN_INCLUDE_MM2S.ch1_thresh_count_reg[7]_1 [0]),
        .S(SR));
  FDRE #(
    .INIT(1'b0)) 
    \GEN_INCLUDE_MM2S.ch1_thresh_count_reg[1] 
       (.C(m_axi_sg_aclk),
        .CE(irqthresh_wren_reg),
        .D(\GEN_INCLUDE_MM2S.ch1_thresh_count[1]_i_1_n_0 ),
        .Q(\GEN_INCLUDE_MM2S.ch1_thresh_count_reg[7]_1 [1]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \GEN_INCLUDE_MM2S.ch1_thresh_count_reg[2] 
       (.C(m_axi_sg_aclk),
        .CE(irqthresh_wren_reg),
        .D(\GEN_INCLUDE_MM2S.ch1_thresh_count[2]_i_1_n_0 ),
        .Q(\GEN_INCLUDE_MM2S.ch1_thresh_count_reg[7]_1 [2]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \GEN_INCLUDE_MM2S.ch1_thresh_count_reg[3] 
       (.C(m_axi_sg_aclk),
        .CE(irqthresh_wren_reg),
        .D(\GEN_INCLUDE_MM2S.ch1_thresh_count[3]_i_1_n_0 ),
        .Q(\GEN_INCLUDE_MM2S.ch1_thresh_count_reg[7]_1 [3]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \GEN_INCLUDE_MM2S.ch1_thresh_count_reg[4] 
       (.C(m_axi_sg_aclk),
        .CE(irqthresh_wren_reg),
        .D(\GEN_INCLUDE_MM2S.ch1_thresh_count[4]_i_1_n_0 ),
        .Q(\GEN_INCLUDE_MM2S.ch1_thresh_count_reg[7]_1 [4]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \GEN_INCLUDE_MM2S.ch1_thresh_count_reg[5] 
       (.C(m_axi_sg_aclk),
        .CE(irqthresh_wren_reg),
        .D(\GEN_INCLUDE_MM2S.ch1_thresh_count[5]_i_1_n_0 ),
        .Q(\GEN_INCLUDE_MM2S.ch1_thresh_count_reg[7]_1 [5]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \GEN_INCLUDE_MM2S.ch1_thresh_count_reg[6] 
       (.C(m_axi_sg_aclk),
        .CE(irqthresh_wren_reg),
        .D(\GEN_INCLUDE_MM2S.ch1_thresh_count[6]_i_1_n_0 ),
        .Q(\GEN_INCLUDE_MM2S.ch1_thresh_count_reg[7]_1 [6]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \GEN_INCLUDE_MM2S.ch1_thresh_count_reg[7] 
       (.C(m_axi_sg_aclk),
        .CE(irqthresh_wren_reg),
        .D(\GEN_INCLUDE_MM2S.ch1_thresh_count[7]_i_2_n_0 ),
        .Q(\GEN_INCLUDE_MM2S.ch1_thresh_count_reg[7]_1 [7]),
        .R(SR));
  (* SOFT_HLUTNM = "soft_lutpair55" *) 
  LUT3 #(
    .INIT(8'h32)) 
    \GEN_INCLUDE_S2MM.GEN_CH2_DELAY_INTERRUPT.GEN_CH2_FAST_COUNTER.ch2_dly_fast_cnt[0]_i_1 
       (.I0(\GEN_INCLUDE_S2MM.GEN_CH2_DELAY_INTERRUPT.GEN_CH2_FAST_COUNTER.ch2_dly_fast_cnt_reg_n_0_[1] ),
        .I1(\GEN_INCLUDE_S2MM.GEN_CH2_DELAY_INTERRUPT.GEN_CH2_FAST_COUNTER.ch2_dly_fast_cnt_reg_n_0_[0] ),
        .I2(\GEN_INCLUDE_S2MM.GEN_CH2_DELAY_INTERRUPT.GEN_CH2_FAST_COUNTER.ch2_dly_fast_cnt[1]_i_2_n_0 ),
        .O(ch2_dly_fast_cnt[0]));
  (* SOFT_HLUTNM = "soft_lutpair55" *) 
  LUT3 #(
    .INIT(8'h98)) 
    \GEN_INCLUDE_S2MM.GEN_CH2_DELAY_INTERRUPT.GEN_CH2_FAST_COUNTER.ch2_dly_fast_cnt[1]_i_1 
       (.I0(\GEN_INCLUDE_S2MM.GEN_CH2_DELAY_INTERRUPT.GEN_CH2_FAST_COUNTER.ch2_dly_fast_cnt_reg_n_0_[0] ),
        .I1(\GEN_INCLUDE_S2MM.GEN_CH2_DELAY_INTERRUPT.GEN_CH2_FAST_COUNTER.ch2_dly_fast_cnt_reg_n_0_[1] ),
        .I2(\GEN_INCLUDE_S2MM.GEN_CH2_DELAY_INTERRUPT.GEN_CH2_FAST_COUNTER.ch2_dly_fast_cnt[1]_i_2_n_0 ),
        .O(ch2_dly_fast_cnt[1]));
  LUT5 #(
    .INIT(32'hFFFFFFFE)) 
    \GEN_INCLUDE_S2MM.GEN_CH2_DELAY_INTERRUPT.GEN_CH2_FAST_COUNTER.ch2_dly_fast_cnt[1]_i_2 
       (.I0(\GEN_INCLUDE_S2MM.GEN_CH2_DELAY_INTERRUPT.GEN_CH2_FAST_COUNTER.ch2_dly_fast_cnt_reg_n_0_[5] ),
        .I1(\GEN_INCLUDE_S2MM.GEN_CH2_DELAY_INTERRUPT.GEN_CH2_FAST_COUNTER.ch2_dly_fast_cnt_reg_n_0_[3] ),
        .I2(\GEN_INCLUDE_S2MM.GEN_CH2_DELAY_INTERRUPT.GEN_CH2_FAST_COUNTER.ch2_dly_fast_cnt_reg_n_0_[2] ),
        .I3(\GEN_INCLUDE_S2MM.GEN_CH2_DELAY_INTERRUPT.GEN_CH2_FAST_COUNTER.ch2_dly_fast_cnt_reg_n_0_[4] ),
        .I4(\GEN_INCLUDE_S2MM.GEN_CH2_DELAY_INTERRUPT.GEN_CH2_FAST_COUNTER.ch2_dly_fast_cnt_reg_n_0_[6] ),
        .O(\GEN_INCLUDE_S2MM.GEN_CH2_DELAY_INTERRUPT.GEN_CH2_FAST_COUNTER.ch2_dly_fast_cnt[1]_i_2_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair59" *) 
  LUT3 #(
    .INIT(8'hA9)) 
    \GEN_INCLUDE_S2MM.GEN_CH2_DELAY_INTERRUPT.GEN_CH2_FAST_COUNTER.ch2_dly_fast_cnt[2]_i_1 
       (.I0(\GEN_INCLUDE_S2MM.GEN_CH2_DELAY_INTERRUPT.GEN_CH2_FAST_COUNTER.ch2_dly_fast_cnt_reg_n_0_[2] ),
        .I1(\GEN_INCLUDE_S2MM.GEN_CH2_DELAY_INTERRUPT.GEN_CH2_FAST_COUNTER.ch2_dly_fast_cnt_reg_n_0_[0] ),
        .I2(\GEN_INCLUDE_S2MM.GEN_CH2_DELAY_INTERRUPT.GEN_CH2_FAST_COUNTER.ch2_dly_fast_cnt_reg_n_0_[1] ),
        .O(ch2_dly_fast_cnt[2]));
  (* SOFT_HLUTNM = "soft_lutpair46" *) 
  LUT4 #(
    .INIT(16'hFE01)) 
    \GEN_INCLUDE_S2MM.GEN_CH2_DELAY_INTERRUPT.GEN_CH2_FAST_COUNTER.ch2_dly_fast_cnt[3]_i_1 
       (.I0(\GEN_INCLUDE_S2MM.GEN_CH2_DELAY_INTERRUPT.GEN_CH2_FAST_COUNTER.ch2_dly_fast_cnt_reg_n_0_[0] ),
        .I1(\GEN_INCLUDE_S2MM.GEN_CH2_DELAY_INTERRUPT.GEN_CH2_FAST_COUNTER.ch2_dly_fast_cnt_reg_n_0_[1] ),
        .I2(\GEN_INCLUDE_S2MM.GEN_CH2_DELAY_INTERRUPT.GEN_CH2_FAST_COUNTER.ch2_dly_fast_cnt_reg_n_0_[2] ),
        .I3(\GEN_INCLUDE_S2MM.GEN_CH2_DELAY_INTERRUPT.GEN_CH2_FAST_COUNTER.ch2_dly_fast_cnt_reg_n_0_[3] ),
        .O(ch2_dly_fast_cnt[3]));
  (* SOFT_HLUTNM = "soft_lutpair46" *) 
  LUT5 #(
    .INIT(32'hFFFE0001)) 
    \GEN_INCLUDE_S2MM.GEN_CH2_DELAY_INTERRUPT.GEN_CH2_FAST_COUNTER.ch2_dly_fast_cnt[4]_i_1 
       (.I0(\GEN_INCLUDE_S2MM.GEN_CH2_DELAY_INTERRUPT.GEN_CH2_FAST_COUNTER.ch2_dly_fast_cnt_reg_n_0_[0] ),
        .I1(\GEN_INCLUDE_S2MM.GEN_CH2_DELAY_INTERRUPT.GEN_CH2_FAST_COUNTER.ch2_dly_fast_cnt_reg_n_0_[1] ),
        .I2(\GEN_INCLUDE_S2MM.GEN_CH2_DELAY_INTERRUPT.GEN_CH2_FAST_COUNTER.ch2_dly_fast_cnt_reg_n_0_[3] ),
        .I3(\GEN_INCLUDE_S2MM.GEN_CH2_DELAY_INTERRUPT.GEN_CH2_FAST_COUNTER.ch2_dly_fast_cnt_reg_n_0_[2] ),
        .I4(\GEN_INCLUDE_S2MM.GEN_CH2_DELAY_INTERRUPT.GEN_CH2_FAST_COUNTER.ch2_dly_fast_cnt_reg_n_0_[4] ),
        .O(ch2_dly_fast_cnt[4]));
  LUT6 #(
    .INIT(64'hFFFFFFFE00000001)) 
    \GEN_INCLUDE_S2MM.GEN_CH2_DELAY_INTERRUPT.GEN_CH2_FAST_COUNTER.ch2_dly_fast_cnt[5]_i_1 
       (.I0(\GEN_INCLUDE_S2MM.GEN_CH2_DELAY_INTERRUPT.GEN_CH2_FAST_COUNTER.ch2_dly_fast_cnt_reg_n_0_[0] ),
        .I1(\GEN_INCLUDE_S2MM.GEN_CH2_DELAY_INTERRUPT.GEN_CH2_FAST_COUNTER.ch2_dly_fast_cnt_reg_n_0_[1] ),
        .I2(\GEN_INCLUDE_S2MM.GEN_CH2_DELAY_INTERRUPT.GEN_CH2_FAST_COUNTER.ch2_dly_fast_cnt_reg_n_0_[4] ),
        .I3(\GEN_INCLUDE_S2MM.GEN_CH2_DELAY_INTERRUPT.GEN_CH2_FAST_COUNTER.ch2_dly_fast_cnt_reg_n_0_[2] ),
        .I4(\GEN_INCLUDE_S2MM.GEN_CH2_DELAY_INTERRUPT.GEN_CH2_FAST_COUNTER.ch2_dly_fast_cnt_reg_n_0_[3] ),
        .I5(\GEN_INCLUDE_S2MM.GEN_CH2_DELAY_INTERRUPT.GEN_CH2_FAST_COUNTER.ch2_dly_fast_cnt_reg_n_0_[5] ),
        .O(ch2_dly_fast_cnt[5]));
  LUT6 #(
    .INIT(64'hFFFFFFFE00000001)) 
    \GEN_INCLUDE_S2MM.GEN_CH2_DELAY_INTERRUPT.GEN_CH2_FAST_COUNTER.ch2_dly_fast_cnt[6]_i_2 
       (.I0(\GEN_INCLUDE_S2MM.GEN_CH2_DELAY_INTERRUPT.GEN_CH2_FAST_COUNTER.ch2_dly_fast_cnt[6]_i_4_n_0 ),
        .I1(\GEN_INCLUDE_S2MM.GEN_CH2_DELAY_INTERRUPT.GEN_CH2_FAST_COUNTER.ch2_dly_fast_cnt_reg_n_0_[5] ),
        .I2(\GEN_INCLUDE_S2MM.GEN_CH2_DELAY_INTERRUPT.GEN_CH2_FAST_COUNTER.ch2_dly_fast_cnt_reg_n_0_[3] ),
        .I3(\GEN_INCLUDE_S2MM.GEN_CH2_DELAY_INTERRUPT.GEN_CH2_FAST_COUNTER.ch2_dly_fast_cnt_reg_n_0_[2] ),
        .I4(\GEN_INCLUDE_S2MM.GEN_CH2_DELAY_INTERRUPT.GEN_CH2_FAST_COUNTER.ch2_dly_fast_cnt_reg_n_0_[4] ),
        .I5(\GEN_INCLUDE_S2MM.GEN_CH2_DELAY_INTERRUPT.GEN_CH2_FAST_COUNTER.ch2_dly_fast_cnt_reg_n_0_[6] ),
        .O(ch2_dly_fast_cnt[6]));
  (* SOFT_HLUTNM = "soft_lutpair59" *) 
  LUT2 #(
    .INIT(4'hE)) 
    \GEN_INCLUDE_S2MM.GEN_CH2_DELAY_INTERRUPT.GEN_CH2_FAST_COUNTER.ch2_dly_fast_cnt[6]_i_4 
       (.I0(\GEN_INCLUDE_S2MM.GEN_CH2_DELAY_INTERRUPT.GEN_CH2_FAST_COUNTER.ch2_dly_fast_cnt_reg_n_0_[0] ),
        .I1(\GEN_INCLUDE_S2MM.GEN_CH2_DELAY_INTERRUPT.GEN_CH2_FAST_COUNTER.ch2_dly_fast_cnt_reg_n_0_[1] ),
        .O(\GEN_INCLUDE_S2MM.GEN_CH2_DELAY_INTERRUPT.GEN_CH2_FAST_COUNTER.ch2_dly_fast_cnt[6]_i_4_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \GEN_INCLUDE_S2MM.GEN_CH2_DELAY_INTERRUPT.GEN_CH2_FAST_COUNTER.ch2_dly_fast_cnt_reg[0] 
       (.C(m_axi_sg_aclk),
        .CE(1'b1),
        .D(ch2_dly_fast_cnt[0]),
        .Q(\GEN_INCLUDE_S2MM.GEN_CH2_DELAY_INTERRUPT.GEN_CH2_FAST_COUNTER.ch2_dly_fast_cnt_reg_n_0_[0] ),
        .R(\GEN_INCLUDE_S2MM.GEN_CH2_DELAY_INTERRUPT.ch2_delay_cnt_en_reg_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \GEN_INCLUDE_S2MM.GEN_CH2_DELAY_INTERRUPT.GEN_CH2_FAST_COUNTER.ch2_dly_fast_cnt_reg[1] 
       (.C(m_axi_sg_aclk),
        .CE(1'b1),
        .D(ch2_dly_fast_cnt[1]),
        .Q(\GEN_INCLUDE_S2MM.GEN_CH2_DELAY_INTERRUPT.GEN_CH2_FAST_COUNTER.ch2_dly_fast_cnt_reg_n_0_[1] ),
        .R(\GEN_INCLUDE_S2MM.GEN_CH2_DELAY_INTERRUPT.ch2_delay_cnt_en_reg_0 ));
  FDSE #(
    .INIT(1'b0)) 
    \GEN_INCLUDE_S2MM.GEN_CH2_DELAY_INTERRUPT.GEN_CH2_FAST_COUNTER.ch2_dly_fast_cnt_reg[2] 
       (.C(m_axi_sg_aclk),
        .CE(1'b1),
        .D(ch2_dly_fast_cnt[2]),
        .Q(\GEN_INCLUDE_S2MM.GEN_CH2_DELAY_INTERRUPT.GEN_CH2_FAST_COUNTER.ch2_dly_fast_cnt_reg_n_0_[2] ),
        .S(\GEN_INCLUDE_S2MM.GEN_CH2_DELAY_INTERRUPT.ch2_delay_cnt_en_reg_0 ));
  FDSE #(
    .INIT(1'b0)) 
    \GEN_INCLUDE_S2MM.GEN_CH2_DELAY_INTERRUPT.GEN_CH2_FAST_COUNTER.ch2_dly_fast_cnt_reg[3] 
       (.C(m_axi_sg_aclk),
        .CE(1'b1),
        .D(ch2_dly_fast_cnt[3]),
        .Q(\GEN_INCLUDE_S2MM.GEN_CH2_DELAY_INTERRUPT.GEN_CH2_FAST_COUNTER.ch2_dly_fast_cnt_reg_n_0_[3] ),
        .S(\GEN_INCLUDE_S2MM.GEN_CH2_DELAY_INTERRUPT.ch2_delay_cnt_en_reg_0 ));
  FDSE #(
    .INIT(1'b0)) 
    \GEN_INCLUDE_S2MM.GEN_CH2_DELAY_INTERRUPT.GEN_CH2_FAST_COUNTER.ch2_dly_fast_cnt_reg[4] 
       (.C(m_axi_sg_aclk),
        .CE(1'b1),
        .D(ch2_dly_fast_cnt[4]),
        .Q(\GEN_INCLUDE_S2MM.GEN_CH2_DELAY_INTERRUPT.GEN_CH2_FAST_COUNTER.ch2_dly_fast_cnt_reg_n_0_[4] ),
        .S(\GEN_INCLUDE_S2MM.GEN_CH2_DELAY_INTERRUPT.ch2_delay_cnt_en_reg_0 ));
  FDSE #(
    .INIT(1'b0)) 
    \GEN_INCLUDE_S2MM.GEN_CH2_DELAY_INTERRUPT.GEN_CH2_FAST_COUNTER.ch2_dly_fast_cnt_reg[5] 
       (.C(m_axi_sg_aclk),
        .CE(1'b1),
        .D(ch2_dly_fast_cnt[5]),
        .Q(\GEN_INCLUDE_S2MM.GEN_CH2_DELAY_INTERRUPT.GEN_CH2_FAST_COUNTER.ch2_dly_fast_cnt_reg_n_0_[5] ),
        .S(\GEN_INCLUDE_S2MM.GEN_CH2_DELAY_INTERRUPT.ch2_delay_cnt_en_reg_0 ));
  FDSE #(
    .INIT(1'b0)) 
    \GEN_INCLUDE_S2MM.GEN_CH2_DELAY_INTERRUPT.GEN_CH2_FAST_COUNTER.ch2_dly_fast_cnt_reg[6] 
       (.C(m_axi_sg_aclk),
        .CE(1'b1),
        .D(ch2_dly_fast_cnt[6]),
        .Q(\GEN_INCLUDE_S2MM.GEN_CH2_DELAY_INTERRUPT.GEN_CH2_FAST_COUNTER.ch2_dly_fast_cnt_reg_n_0_[6] ),
        .S(\GEN_INCLUDE_S2MM.GEN_CH2_DELAY_INTERRUPT.ch2_delay_cnt_en_reg_0 ));
  LUT6 #(
    .INIT(64'h0000000000000001)) 
    \GEN_INCLUDE_S2MM.GEN_CH2_DELAY_INTERRUPT.GEN_CH2_FAST_COUNTER.ch2_dly_fast_incr_i_1 
       (.I0(\GEN_INCLUDE_S2MM.GEN_CH2_DELAY_INTERRUPT.GEN_CH2_FAST_COUNTER.ch2_dly_fast_cnt_reg_n_0_[6] ),
        .I1(\GEN_INCLUDE_S2MM.GEN_CH2_DELAY_INTERRUPT.GEN_CH2_FAST_COUNTER.ch2_dly_fast_cnt_reg_n_0_[4] ),
        .I2(\GEN_INCLUDE_S2MM.GEN_CH2_DELAY_INTERRUPT.GEN_CH2_FAST_COUNTER.ch2_dly_fast_cnt_reg_n_0_[2] ),
        .I3(\GEN_INCLUDE_S2MM.GEN_CH2_DELAY_INTERRUPT.GEN_CH2_FAST_COUNTER.ch2_dly_fast_cnt_reg_n_0_[3] ),
        .I4(\GEN_INCLUDE_S2MM.GEN_CH2_DELAY_INTERRUPT.GEN_CH2_FAST_COUNTER.ch2_dly_fast_cnt_reg_n_0_[5] ),
        .I5(\GEN_INCLUDE_S2MM.GEN_CH2_DELAY_INTERRUPT.GEN_CH2_FAST_COUNTER.ch2_dly_fast_cnt[6]_i_4_n_0 ),
        .O(ch2_dly_fast_incr));
  FDRE #(
    .INIT(1'b0)) 
    \GEN_INCLUDE_S2MM.GEN_CH2_DELAY_INTERRUPT.GEN_CH2_FAST_COUNTER.ch2_dly_fast_incr_reg 
       (.C(m_axi_sg_aclk),
        .CE(1'b1),
        .D(ch2_dly_fast_incr),
        .Q(\GEN_INCLUDE_S2MM.GEN_CH2_DELAY_INTERRUPT.GEN_CH2_FAST_COUNTER.ch2_dly_fast_incr_reg_n_0 ),
        .R(\GEN_INCLUDE_S2MM.GEN_CH2_DELAY_INTERRUPT.ch2_delay_cnt_en_reg_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \GEN_INCLUDE_S2MM.GEN_CH2_DELAY_INTERRUPT.ch2_delay_cnt_en_reg 
       (.C(m_axi_sg_aclk),
        .CE(1'b1),
        .D(\GEN_INCLUDE_S2MM.GEN_CH2_DELAY_INTERRUPT.ch2_delay_cnt_en_reg_1 ),
        .Q(ch2_delay_cnt_en),
        .R(1'b0));
  (* SOFT_HLUTNM = "soft_lutpair56" *) 
  LUT1 #(
    .INIT(2'h1)) 
    \GEN_INCLUDE_S2MM.GEN_CH2_DELAY_INTERRUPT.ch2_delay_count[0]_i_1 
       (.I0(\GEN_INCLUDE_S2MM.GEN_CH2_DELAY_INTERRUPT.ch2_delay_count_reg[7]_0 [0]),
        .O(plusOp__0[0]));
  (* SOFT_HLUTNM = "soft_lutpair42" *) 
  LUT2 #(
    .INIT(4'h6)) 
    \GEN_INCLUDE_S2MM.GEN_CH2_DELAY_INTERRUPT.ch2_delay_count[1]_i_1 
       (.I0(\GEN_INCLUDE_S2MM.GEN_CH2_DELAY_INTERRUPT.ch2_delay_count_reg[7]_0 [0]),
        .I1(\GEN_INCLUDE_S2MM.GEN_CH2_DELAY_INTERRUPT.ch2_delay_count_reg[7]_0 [1]),
        .O(plusOp__0[1]));
  (* SOFT_HLUTNM = "soft_lutpair56" *) 
  LUT3 #(
    .INIT(8'h78)) 
    \GEN_INCLUDE_S2MM.GEN_CH2_DELAY_INTERRUPT.ch2_delay_count[2]_i_1 
       (.I0(\GEN_INCLUDE_S2MM.GEN_CH2_DELAY_INTERRUPT.ch2_delay_count_reg[7]_0 [0]),
        .I1(\GEN_INCLUDE_S2MM.GEN_CH2_DELAY_INTERRUPT.ch2_delay_count_reg[7]_0 [1]),
        .I2(\GEN_INCLUDE_S2MM.GEN_CH2_DELAY_INTERRUPT.ch2_delay_count_reg[7]_0 [2]),
        .O(plusOp__0[2]));
  (* SOFT_HLUTNM = "soft_lutpair48" *) 
  LUT4 #(
    .INIT(16'h7F80)) 
    \GEN_INCLUDE_S2MM.GEN_CH2_DELAY_INTERRUPT.ch2_delay_count[3]_i_1 
       (.I0(\GEN_INCLUDE_S2MM.GEN_CH2_DELAY_INTERRUPT.ch2_delay_count_reg[7]_0 [1]),
        .I1(\GEN_INCLUDE_S2MM.GEN_CH2_DELAY_INTERRUPT.ch2_delay_count_reg[7]_0 [0]),
        .I2(\GEN_INCLUDE_S2MM.GEN_CH2_DELAY_INTERRUPT.ch2_delay_count_reg[7]_0 [2]),
        .I3(\GEN_INCLUDE_S2MM.GEN_CH2_DELAY_INTERRUPT.ch2_delay_count_reg[7]_0 [3]),
        .O(plusOp__0[3]));
  (* SOFT_HLUTNM = "soft_lutpair48" *) 
  LUT5 #(
    .INIT(32'h7FFF8000)) 
    \GEN_INCLUDE_S2MM.GEN_CH2_DELAY_INTERRUPT.ch2_delay_count[4]_i_1 
       (.I0(\GEN_INCLUDE_S2MM.GEN_CH2_DELAY_INTERRUPT.ch2_delay_count_reg[7]_0 [2]),
        .I1(\GEN_INCLUDE_S2MM.GEN_CH2_DELAY_INTERRUPT.ch2_delay_count_reg[7]_0 [0]),
        .I2(\GEN_INCLUDE_S2MM.GEN_CH2_DELAY_INTERRUPT.ch2_delay_count_reg[7]_0 [1]),
        .I3(\GEN_INCLUDE_S2MM.GEN_CH2_DELAY_INTERRUPT.ch2_delay_count_reg[7]_0 [3]),
        .I4(\GEN_INCLUDE_S2MM.GEN_CH2_DELAY_INTERRUPT.ch2_delay_count_reg[7]_0 [4]),
        .O(plusOp__0[4]));
  LUT6 #(
    .INIT(64'h7FFFFFFF80000000)) 
    \GEN_INCLUDE_S2MM.GEN_CH2_DELAY_INTERRUPT.ch2_delay_count[5]_i_1 
       (.I0(\GEN_INCLUDE_S2MM.GEN_CH2_DELAY_INTERRUPT.ch2_delay_count_reg[7]_0 [3]),
        .I1(\GEN_INCLUDE_S2MM.GEN_CH2_DELAY_INTERRUPT.ch2_delay_count_reg[7]_0 [1]),
        .I2(\GEN_INCLUDE_S2MM.GEN_CH2_DELAY_INTERRUPT.ch2_delay_count_reg[7]_0 [0]),
        .I3(\GEN_INCLUDE_S2MM.GEN_CH2_DELAY_INTERRUPT.ch2_delay_count_reg[7]_0 [2]),
        .I4(\GEN_INCLUDE_S2MM.GEN_CH2_DELAY_INTERRUPT.ch2_delay_count_reg[7]_0 [4]),
        .I5(\GEN_INCLUDE_S2MM.GEN_CH2_DELAY_INTERRUPT.ch2_delay_count_reg[7]_0 [5]),
        .O(plusOp__0[5]));
  (* SOFT_HLUTNM = "soft_lutpair57" *) 
  LUT2 #(
    .INIT(4'h6)) 
    \GEN_INCLUDE_S2MM.GEN_CH2_DELAY_INTERRUPT.ch2_delay_count[6]_i_1 
       (.I0(\GEN_INCLUDE_S2MM.GEN_CH2_DELAY_INTERRUPT.ch2_delay_count[7]_i_3_n_0 ),
        .I1(\GEN_INCLUDE_S2MM.GEN_CH2_DELAY_INTERRUPT.ch2_delay_count_reg[7]_0 [6]),
        .O(plusOp__0[6]));
  (* SOFT_HLUTNM = "soft_lutpair57" *) 
  LUT3 #(
    .INIT(8'h78)) 
    \GEN_INCLUDE_S2MM.GEN_CH2_DELAY_INTERRUPT.ch2_delay_count[7]_i_2 
       (.I0(\GEN_INCLUDE_S2MM.GEN_CH2_DELAY_INTERRUPT.ch2_delay_count[7]_i_3_n_0 ),
        .I1(\GEN_INCLUDE_S2MM.GEN_CH2_DELAY_INTERRUPT.ch2_delay_count_reg[7]_0 [6]),
        .I2(\GEN_INCLUDE_S2MM.GEN_CH2_DELAY_INTERRUPT.ch2_delay_count_reg[7]_0 [7]),
        .O(plusOp__0[7]));
  LUT6 #(
    .INIT(64'h8000000000000000)) 
    \GEN_INCLUDE_S2MM.GEN_CH2_DELAY_INTERRUPT.ch2_delay_count[7]_i_3 
       (.I0(\GEN_INCLUDE_S2MM.GEN_CH2_DELAY_INTERRUPT.ch2_delay_count_reg[7]_0 [5]),
        .I1(\GEN_INCLUDE_S2MM.GEN_CH2_DELAY_INTERRUPT.ch2_delay_count_reg[7]_0 [3]),
        .I2(\GEN_INCLUDE_S2MM.GEN_CH2_DELAY_INTERRUPT.ch2_delay_count_reg[7]_0 [1]),
        .I3(\GEN_INCLUDE_S2MM.GEN_CH2_DELAY_INTERRUPT.ch2_delay_count_reg[7]_0 [0]),
        .I4(\GEN_INCLUDE_S2MM.GEN_CH2_DELAY_INTERRUPT.ch2_delay_count_reg[7]_0 [2]),
        .I5(\GEN_INCLUDE_S2MM.GEN_CH2_DELAY_INTERRUPT.ch2_delay_count_reg[7]_0 [4]),
        .O(\GEN_INCLUDE_S2MM.GEN_CH2_DELAY_INTERRUPT.ch2_delay_count[7]_i_3_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \GEN_INCLUDE_S2MM.GEN_CH2_DELAY_INTERRUPT.ch2_delay_count_reg[0] 
       (.C(m_axi_sg_aclk),
        .CE(\GEN_INCLUDE_S2MM.GEN_CH2_DELAY_INTERRUPT.GEN_CH2_FAST_COUNTER.ch2_dly_fast_incr_reg_n_0 ),
        .D(plusOp__0[0]),
        .Q(\GEN_INCLUDE_S2MM.GEN_CH2_DELAY_INTERRUPT.ch2_delay_count_reg[7]_0 [0]),
        .R(\GEN_INCLUDE_S2MM.GEN_CH2_DELAY_INTERRUPT.ch2_delay_cnt_en_reg_2 ));
  FDRE #(
    .INIT(1'b0)) 
    \GEN_INCLUDE_S2MM.GEN_CH2_DELAY_INTERRUPT.ch2_delay_count_reg[1] 
       (.C(m_axi_sg_aclk),
        .CE(\GEN_INCLUDE_S2MM.GEN_CH2_DELAY_INTERRUPT.GEN_CH2_FAST_COUNTER.ch2_dly_fast_incr_reg_n_0 ),
        .D(plusOp__0[1]),
        .Q(\GEN_INCLUDE_S2MM.GEN_CH2_DELAY_INTERRUPT.ch2_delay_count_reg[7]_0 [1]),
        .R(\GEN_INCLUDE_S2MM.GEN_CH2_DELAY_INTERRUPT.ch2_delay_cnt_en_reg_2 ));
  FDRE #(
    .INIT(1'b0)) 
    \GEN_INCLUDE_S2MM.GEN_CH2_DELAY_INTERRUPT.ch2_delay_count_reg[2] 
       (.C(m_axi_sg_aclk),
        .CE(\GEN_INCLUDE_S2MM.GEN_CH2_DELAY_INTERRUPT.GEN_CH2_FAST_COUNTER.ch2_dly_fast_incr_reg_n_0 ),
        .D(plusOp__0[2]),
        .Q(\GEN_INCLUDE_S2MM.GEN_CH2_DELAY_INTERRUPT.ch2_delay_count_reg[7]_0 [2]),
        .R(\GEN_INCLUDE_S2MM.GEN_CH2_DELAY_INTERRUPT.ch2_delay_cnt_en_reg_2 ));
  FDRE #(
    .INIT(1'b0)) 
    \GEN_INCLUDE_S2MM.GEN_CH2_DELAY_INTERRUPT.ch2_delay_count_reg[3] 
       (.C(m_axi_sg_aclk),
        .CE(\GEN_INCLUDE_S2MM.GEN_CH2_DELAY_INTERRUPT.GEN_CH2_FAST_COUNTER.ch2_dly_fast_incr_reg_n_0 ),
        .D(plusOp__0[3]),
        .Q(\GEN_INCLUDE_S2MM.GEN_CH2_DELAY_INTERRUPT.ch2_delay_count_reg[7]_0 [3]),
        .R(\GEN_INCLUDE_S2MM.GEN_CH2_DELAY_INTERRUPT.ch2_delay_cnt_en_reg_2 ));
  FDRE #(
    .INIT(1'b0)) 
    \GEN_INCLUDE_S2MM.GEN_CH2_DELAY_INTERRUPT.ch2_delay_count_reg[4] 
       (.C(m_axi_sg_aclk),
        .CE(\GEN_INCLUDE_S2MM.GEN_CH2_DELAY_INTERRUPT.GEN_CH2_FAST_COUNTER.ch2_dly_fast_incr_reg_n_0 ),
        .D(plusOp__0[4]),
        .Q(\GEN_INCLUDE_S2MM.GEN_CH2_DELAY_INTERRUPT.ch2_delay_count_reg[7]_0 [4]),
        .R(\GEN_INCLUDE_S2MM.GEN_CH2_DELAY_INTERRUPT.ch2_delay_cnt_en_reg_2 ));
  FDRE #(
    .INIT(1'b0)) 
    \GEN_INCLUDE_S2MM.GEN_CH2_DELAY_INTERRUPT.ch2_delay_count_reg[5] 
       (.C(m_axi_sg_aclk),
        .CE(\GEN_INCLUDE_S2MM.GEN_CH2_DELAY_INTERRUPT.GEN_CH2_FAST_COUNTER.ch2_dly_fast_incr_reg_n_0 ),
        .D(plusOp__0[5]),
        .Q(\GEN_INCLUDE_S2MM.GEN_CH2_DELAY_INTERRUPT.ch2_delay_count_reg[7]_0 [5]),
        .R(\GEN_INCLUDE_S2MM.GEN_CH2_DELAY_INTERRUPT.ch2_delay_cnt_en_reg_2 ));
  FDRE #(
    .INIT(1'b0)) 
    \GEN_INCLUDE_S2MM.GEN_CH2_DELAY_INTERRUPT.ch2_delay_count_reg[6] 
       (.C(m_axi_sg_aclk),
        .CE(\GEN_INCLUDE_S2MM.GEN_CH2_DELAY_INTERRUPT.GEN_CH2_FAST_COUNTER.ch2_dly_fast_incr_reg_n_0 ),
        .D(plusOp__0[6]),
        .Q(\GEN_INCLUDE_S2MM.GEN_CH2_DELAY_INTERRUPT.ch2_delay_count_reg[7]_0 [6]),
        .R(\GEN_INCLUDE_S2MM.GEN_CH2_DELAY_INTERRUPT.ch2_delay_cnt_en_reg_2 ));
  FDRE #(
    .INIT(1'b0)) 
    \GEN_INCLUDE_S2MM.GEN_CH2_DELAY_INTERRUPT.ch2_delay_count_reg[7] 
       (.C(m_axi_sg_aclk),
        .CE(\GEN_INCLUDE_S2MM.GEN_CH2_DELAY_INTERRUPT.GEN_CH2_FAST_COUNTER.ch2_dly_fast_incr_reg_n_0 ),
        .D(plusOp__0[7]),
        .Q(\GEN_INCLUDE_S2MM.GEN_CH2_DELAY_INTERRUPT.ch2_delay_count_reg[7]_0 [7]),
        .R(\GEN_INCLUDE_S2MM.GEN_CH2_DELAY_INTERRUPT.ch2_delay_cnt_en_reg_2 ));
  LUT6 #(
    .INIT(64'h0000000082000082)) 
    \GEN_INCLUDE_S2MM.GEN_CH2_DELAY_INTERRUPT.ch2_dly_irq_set_i_i_1 
       (.I0(\GEN_FOR_SYNC.s_valid_d1_reg_0 ),
        .I1(\GEN_INCLUDE_S2MM.GEN_CH2_DELAY_INTERRUPT.ch2_delay_count_reg[7]_0 [5]),
        .I2(s2mm_dmacr[12]),
        .I3(\GEN_INCLUDE_S2MM.GEN_CH2_DELAY_INTERRUPT.ch2_delay_count_reg[7]_0 [2]),
        .I4(s2mm_dmacr[9]),
        .I5(\GEN_INCLUDE_S2MM.GEN_CH2_DELAY_INTERRUPT.ch2_dly_irq_set_i_i_3_n_0 ),
        .O(p_8_out));
  (* SOFT_HLUTNM = "soft_lutpair42" *) 
  LUT5 #(
    .INIT(32'hFFFF6FF6)) 
    \GEN_INCLUDE_S2MM.GEN_CH2_DELAY_INTERRUPT.ch2_dly_irq_set_i_i_3 
       (.I0(s2mm_dmacr[7]),
        .I1(\GEN_INCLUDE_S2MM.GEN_CH2_DELAY_INTERRUPT.ch2_delay_count_reg[7]_0 [0]),
        .I2(s2mm_dmacr[8]),
        .I3(\GEN_INCLUDE_S2MM.GEN_CH2_DELAY_INTERRUPT.ch2_delay_count_reg[7]_0 [1]),
        .I4(\GEN_INCLUDE_S2MM.GEN_CH2_DELAY_INTERRUPT.ch2_dly_irq_set_i_i_5_n_0 ),
        .O(\GEN_INCLUDE_S2MM.GEN_CH2_DELAY_INTERRUPT.ch2_dly_irq_set_i_i_3_n_0 ));
  LUT5 #(
    .INIT(32'h82000082)) 
    \GEN_INCLUDE_S2MM.GEN_CH2_DELAY_INTERRUPT.ch2_dly_irq_set_i_i_4 
       (.I0(\GEN_INCLUDE_S2MM.GEN_CH2_DELAY_INTERRUPT.GEN_CH2_FAST_COUNTER.ch2_dly_fast_incr_reg_n_0 ),
        .I1(s2mm_dmacr[13]),
        .I2(\GEN_INCLUDE_S2MM.GEN_CH2_DELAY_INTERRUPT.ch2_delay_count_reg[7]_0 [6]),
        .I3(s2mm_dmacr[14]),
        .I4(\GEN_INCLUDE_S2MM.GEN_CH2_DELAY_INTERRUPT.ch2_delay_count_reg[7]_0 [7]),
        .O(\GEN_INCLUDE_S2MM.GEN_CH2_DELAY_INTERRUPT.ch2_dly_irq_set_i_reg_0 ));
  LUT4 #(
    .INIT(16'h6FF6)) 
    \GEN_INCLUDE_S2MM.GEN_CH2_DELAY_INTERRUPT.ch2_dly_irq_set_i_i_5 
       (.I0(\GEN_INCLUDE_S2MM.GEN_CH2_DELAY_INTERRUPT.ch2_delay_count_reg[7]_0 [4]),
        .I1(s2mm_dmacr[11]),
        .I2(\GEN_INCLUDE_S2MM.GEN_CH2_DELAY_INTERRUPT.ch2_delay_count_reg[7]_0 [3]),
        .I3(s2mm_dmacr[10]),
        .O(\GEN_INCLUDE_S2MM.GEN_CH2_DELAY_INTERRUPT.ch2_dly_irq_set_i_i_5_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \GEN_INCLUDE_S2MM.GEN_CH2_DELAY_INTERRUPT.ch2_dly_irq_set_i_reg 
       (.C(m_axi_sg_aclk),
        .CE(1'b1),
        .D(p_8_out),
        .Q(p_19_out),
        .R(\GEN_INCLUDE_S2MM.GEN_CH2_DELAY_INTERRUPT.ch2_delay_cnt_en_reg_0 ));
  LUT6 #(
    .INIT(64'h0000000010000000)) 
    \GEN_INCLUDE_S2MM.ch2_ioc_irq_set_i_i_1 
       (.I0(\GEN_INCLUDE_S2MM.ch2_thresh_count_reg[7]_1 [2]),
        .I1(\GEN_INCLUDE_S2MM.ch2_thresh_count_reg[7]_1 [1]),
        .I2(\GEN_INCLUDE_S2MM.ch2_thresh_count_reg[7]_1 [0]),
        .I3(\GEN_INCLUDE_S2MM.ch2_ioc_irq_set_i_i_2_n_0 ),
        .I4(m_axi_sg_aresetn),
        .I5(p_9_out__2),
        .O(\GEN_INCLUDE_S2MM.ch2_ioc_irq_set_i_i_1_n_0 ));
  LUT6 #(
    .INIT(64'h0000000100000000)) 
    \GEN_INCLUDE_S2MM.ch2_ioc_irq_set_i_i_2 
       (.I0(\GEN_INCLUDE_S2MM.ch2_thresh_count_reg[7]_1 [3]),
        .I1(\GEN_INCLUDE_S2MM.ch2_thresh_count_reg[7]_1 [4]),
        .I2(\GEN_INCLUDE_S2MM.ch2_thresh_count_reg[7]_1 [5]),
        .I3(\GEN_INCLUDE_S2MM.ch2_thresh_count_reg[7]_1 [6]),
        .I4(\GEN_INCLUDE_S2MM.ch2_thresh_count_reg[7]_1 [7]),
        .I5(\GEN_CH2_UPDATE.ch2_updt_ioc_irq_set_reg ),
        .O(\GEN_INCLUDE_S2MM.ch2_ioc_irq_set_i_i_2_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \GEN_INCLUDE_S2MM.ch2_ioc_irq_set_i_reg 
       (.C(m_axi_sg_aclk),
        .CE(1'b1),
        .D(\GEN_INCLUDE_S2MM.ch2_ioc_irq_set_i_i_1_n_0 ),
        .Q(p_20_out),
        .R(1'b0));
  LUT5 #(
    .INIT(32'hFFEB0041)) 
    \GEN_INCLUDE_S2MM.ch2_thresh_count[1]_i_1 
       (.I0(\GEN_INCLUDE_S2MM.ch2_thresh_count_reg[7]_0 ),
        .I1(\GEN_INCLUDE_S2MM.ch2_thresh_count_reg[7]_1 [0]),
        .I2(\GEN_INCLUDE_S2MM.ch2_thresh_count_reg[7]_1 [1]),
        .I3(p_9_out__2),
        .I4(s2mm_dmacr[0]),
        .O(\GEN_INCLUDE_S2MM.ch2_thresh_count[1]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFFEAB00005401)) 
    \GEN_INCLUDE_S2MM.ch2_thresh_count[2]_i_1 
       (.I0(\GEN_INCLUDE_S2MM.ch2_thresh_count_reg[7]_0 ),
        .I1(\GEN_INCLUDE_S2MM.ch2_thresh_count_reg[7]_1 [1]),
        .I2(\GEN_INCLUDE_S2MM.ch2_thresh_count_reg[7]_1 [0]),
        .I3(\GEN_INCLUDE_S2MM.ch2_thresh_count_reg[7]_1 [2]),
        .I4(p_9_out__2),
        .I5(s2mm_dmacr[1]),
        .O(\GEN_INCLUDE_S2MM.ch2_thresh_count[2]_i_1_n_0 ));
  LUT5 #(
    .INIT(32'hFFEB0041)) 
    \GEN_INCLUDE_S2MM.ch2_thresh_count[3]_i_1 
       (.I0(\GEN_INCLUDE_S2MM.ch2_thresh_count_reg[7]_0 ),
        .I1(\GEN_INCLUDE_S2MM.ch2_thresh_count[3]_i_2_n_0 ),
        .I2(\GEN_INCLUDE_S2MM.ch2_thresh_count_reg[7]_1 [3]),
        .I3(p_9_out__2),
        .I4(s2mm_dmacr[2]),
        .O(\GEN_INCLUDE_S2MM.ch2_thresh_count[3]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair51" *) 
  LUT3 #(
    .INIT(8'hFE)) 
    \GEN_INCLUDE_S2MM.ch2_thresh_count[3]_i_2 
       (.I0(\GEN_INCLUDE_S2MM.ch2_thresh_count_reg[7]_1 [1]),
        .I1(\GEN_INCLUDE_S2MM.ch2_thresh_count_reg[7]_1 [0]),
        .I2(\GEN_INCLUDE_S2MM.ch2_thresh_count_reg[7]_1 [2]),
        .O(\GEN_INCLUDE_S2MM.ch2_thresh_count[3]_i_2_n_0 ));
  LUT5 #(
    .INIT(32'hABA8A8AB)) 
    \GEN_INCLUDE_S2MM.ch2_thresh_count[4]_i_1 
       (.I0(s2mm_dmacr[3]),
        .I1(\GEN_INCLUDE_S2MM.ch2_thresh_count_reg[7]_0 ),
        .I2(p_9_out__2),
        .I3(\GEN_INCLUDE_S2MM.ch2_thresh_count[4]_i_2_n_0 ),
        .I4(\GEN_INCLUDE_S2MM.ch2_thresh_count_reg[7]_1 [4]),
        .O(\GEN_INCLUDE_S2MM.ch2_thresh_count[4]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair51" *) 
  LUT4 #(
    .INIT(16'hFFFE)) 
    \GEN_INCLUDE_S2MM.ch2_thresh_count[4]_i_2 
       (.I0(\GEN_INCLUDE_S2MM.ch2_thresh_count_reg[7]_1 [2]),
        .I1(\GEN_INCLUDE_S2MM.ch2_thresh_count_reg[7]_1 [0]),
        .I2(\GEN_INCLUDE_S2MM.ch2_thresh_count_reg[7]_1 [1]),
        .I3(\GEN_INCLUDE_S2MM.ch2_thresh_count_reg[7]_1 [3]),
        .O(\GEN_INCLUDE_S2MM.ch2_thresh_count[4]_i_2_n_0 ));
  LUT5 #(
    .INIT(32'hABA8A8AB)) 
    \GEN_INCLUDE_S2MM.ch2_thresh_count[5]_i_1 
       (.I0(s2mm_dmacr[4]),
        .I1(\GEN_INCLUDE_S2MM.ch2_thresh_count_reg[7]_0 ),
        .I2(p_9_out__2),
        .I3(\GEN_INCLUDE_S2MM.ch2_thresh_count[5]_i_2_n_0 ),
        .I4(\GEN_INCLUDE_S2MM.ch2_thresh_count_reg[7]_1 [5]),
        .O(\GEN_INCLUDE_S2MM.ch2_thresh_count[5]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair47" *) 
  LUT5 #(
    .INIT(32'hFFFFFFFE)) 
    \GEN_INCLUDE_S2MM.ch2_thresh_count[5]_i_2 
       (.I0(\GEN_INCLUDE_S2MM.ch2_thresh_count_reg[7]_1 [3]),
        .I1(\GEN_INCLUDE_S2MM.ch2_thresh_count_reg[7]_1 [1]),
        .I2(\GEN_INCLUDE_S2MM.ch2_thresh_count_reg[7]_1 [0]),
        .I3(\GEN_INCLUDE_S2MM.ch2_thresh_count_reg[7]_1 [2]),
        .I4(\GEN_INCLUDE_S2MM.ch2_thresh_count_reg[7]_1 [4]),
        .O(\GEN_INCLUDE_S2MM.ch2_thresh_count[5]_i_2_n_0 ));
  LUT5 #(
    .INIT(32'hABA8A8AB)) 
    \GEN_INCLUDE_S2MM.ch2_thresh_count[6]_i_1 
       (.I0(s2mm_dmacr[5]),
        .I1(\GEN_INCLUDE_S2MM.ch2_thresh_count_reg[7]_0 ),
        .I2(p_9_out__2),
        .I3(\GEN_INCLUDE_S2MM.ch2_thresh_count[7]_i_5_n_0 ),
        .I4(\GEN_INCLUDE_S2MM.ch2_thresh_count_reg[7]_1 [6]),
        .O(\GEN_INCLUDE_S2MM.ch2_thresh_count[6]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'hABABABA8A8A8A8AB)) 
    \GEN_INCLUDE_S2MM.ch2_thresh_count[7]_i_2 
       (.I0(s2mm_dmacr[6]),
        .I1(\GEN_INCLUDE_S2MM.ch2_thresh_count_reg[7]_0 ),
        .I2(p_9_out__2),
        .I3(\GEN_INCLUDE_S2MM.ch2_thresh_count[7]_i_5_n_0 ),
        .I4(\GEN_INCLUDE_S2MM.ch2_thresh_count_reg[7]_1 [6]),
        .I5(\GEN_INCLUDE_S2MM.ch2_thresh_count_reg[7]_1 [7]),
        .O(\GEN_INCLUDE_S2MM.ch2_thresh_count[7]_i_2_n_0 ));
  LUT5 #(
    .INIT(32'h00010000)) 
    \GEN_INCLUDE_S2MM.ch2_thresh_count[7]_i_3 
       (.I0(\GEN_INCLUDE_S2MM.ch2_thresh_count_reg[7]_1 [4]),
        .I1(\GEN_INCLUDE_S2MM.ch2_thresh_count_reg[7]_1 [5]),
        .I2(\GEN_INCLUDE_S2MM.ch2_thresh_count_reg[7]_1 [6]),
        .I3(\GEN_INCLUDE_S2MM.ch2_thresh_count_reg[7]_1 [7]),
        .I4(\GEN_INCLUDE_S2MM.ch2_thresh_count[7]_i_6_n_0 ),
        .O(\GEN_INCLUDE_S2MM.ch2_thresh_count_reg[7]_0 ));
  LUT6 #(
    .INIT(64'hFFFFFFFFFFFFFFFE)) 
    \GEN_INCLUDE_S2MM.ch2_thresh_count[7]_i_5 
       (.I0(\GEN_INCLUDE_S2MM.ch2_thresh_count_reg[7]_1 [4]),
        .I1(\GEN_INCLUDE_S2MM.ch2_thresh_count_reg[7]_1 [2]),
        .I2(\GEN_INCLUDE_S2MM.ch2_thresh_count_reg[7]_1 [0]),
        .I3(\GEN_INCLUDE_S2MM.ch2_thresh_count_reg[7]_1 [1]),
        .I4(\GEN_INCLUDE_S2MM.ch2_thresh_count_reg[7]_1 [3]),
        .I5(\GEN_INCLUDE_S2MM.ch2_thresh_count_reg[7]_1 [5]),
        .O(\GEN_INCLUDE_S2MM.ch2_thresh_count[7]_i_5_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair47" *) 
  LUT4 #(
    .INIT(16'h0004)) 
    \GEN_INCLUDE_S2MM.ch2_thresh_count[7]_i_6 
       (.I0(\GEN_INCLUDE_S2MM.ch2_thresh_count_reg[7]_1 [1]),
        .I1(\GEN_INCLUDE_S2MM.ch2_thresh_count_reg[7]_1 [0]),
        .I2(\GEN_INCLUDE_S2MM.ch2_thresh_count_reg[7]_1 [3]),
        .I3(\GEN_INCLUDE_S2MM.ch2_thresh_count_reg[7]_1 [2]),
        .O(\GEN_INCLUDE_S2MM.ch2_thresh_count[7]_i_6_n_0 ));
  FDSE #(
    .INIT(1'b1)) 
    \GEN_INCLUDE_S2MM.ch2_thresh_count_reg[0] 
       (.C(m_axi_sg_aclk),
        .CE(irqthresh_wren_reg_0),
        .D(\dmacr_i_reg[16]_0 ),
        .Q(\GEN_INCLUDE_S2MM.ch2_thresh_count_reg[7]_1 [0]),
        .S(SR));
  FDRE #(
    .INIT(1'b0)) 
    \GEN_INCLUDE_S2MM.ch2_thresh_count_reg[1] 
       (.C(m_axi_sg_aclk),
        .CE(irqthresh_wren_reg_0),
        .D(\GEN_INCLUDE_S2MM.ch2_thresh_count[1]_i_1_n_0 ),
        .Q(\GEN_INCLUDE_S2MM.ch2_thresh_count_reg[7]_1 [1]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \GEN_INCLUDE_S2MM.ch2_thresh_count_reg[2] 
       (.C(m_axi_sg_aclk),
        .CE(irqthresh_wren_reg_0),
        .D(\GEN_INCLUDE_S2MM.ch2_thresh_count[2]_i_1_n_0 ),
        .Q(\GEN_INCLUDE_S2MM.ch2_thresh_count_reg[7]_1 [2]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \GEN_INCLUDE_S2MM.ch2_thresh_count_reg[3] 
       (.C(m_axi_sg_aclk),
        .CE(irqthresh_wren_reg_0),
        .D(\GEN_INCLUDE_S2MM.ch2_thresh_count[3]_i_1_n_0 ),
        .Q(\GEN_INCLUDE_S2MM.ch2_thresh_count_reg[7]_1 [3]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \GEN_INCLUDE_S2MM.ch2_thresh_count_reg[4] 
       (.C(m_axi_sg_aclk),
        .CE(irqthresh_wren_reg_0),
        .D(\GEN_INCLUDE_S2MM.ch2_thresh_count[4]_i_1_n_0 ),
        .Q(\GEN_INCLUDE_S2MM.ch2_thresh_count_reg[7]_1 [4]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \GEN_INCLUDE_S2MM.ch2_thresh_count_reg[5] 
       (.C(m_axi_sg_aclk),
        .CE(irqthresh_wren_reg_0),
        .D(\GEN_INCLUDE_S2MM.ch2_thresh_count[5]_i_1_n_0 ),
        .Q(\GEN_INCLUDE_S2MM.ch2_thresh_count_reg[7]_1 [5]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \GEN_INCLUDE_S2MM.ch2_thresh_count_reg[6] 
       (.C(m_axi_sg_aclk),
        .CE(irqthresh_wren_reg_0),
        .D(\GEN_INCLUDE_S2MM.ch2_thresh_count[6]_i_1_n_0 ),
        .Q(\GEN_INCLUDE_S2MM.ch2_thresh_count_reg[7]_1 [6]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \GEN_INCLUDE_S2MM.ch2_thresh_count_reg[7] 
       (.C(m_axi_sg_aclk),
        .CE(irqthresh_wren_reg_0),
        .D(\GEN_INCLUDE_S2MM.ch2_thresh_count[7]_i_2_n_0 ),
        .Q(\GEN_INCLUDE_S2MM.ch2_thresh_count_reg[7]_1 [7]),
        .R(SR));
endmodule

(* ORIG_REF_NAME = "axi_sg_mm2s_basic_wrap" *) 
module design_1_axi_dma_0_0_axi_sg_mm2s_basic_wrap
   (\m_axi_sg_wstrb[0] ,
    m_axi_sg_arburst,
    m_axi_sg_arvalid,
    m_axi_sg_rready,
    SR,
    m_axi_sg_arlen,
    sig_init_done,
    s_axis_ftch_cmd_tready,
    sig_init_done_0,
    ftch_done_reg,
    ftch_decerr_i,
    ftch_slverr_i,
    m_axi_sg_araddr,
    dm_m_axi_sg_aresetn,
    m_axi_sg_aclk,
    sig_init_reg_reg,
    sig_init_reg_reg_0,
    m_axi_sg_rlast,
    m_axi_sg_rvalid,
    m_axi_sg_arready,
    s_axis_ftch_cmd_tvalid,
    p_18_out,
    m_axi_sg_rresp,
    s_axis_ftch_cmd_tvalid_reg,
    D);
  output \m_axi_sg_wstrb[0] ;
  output [0:0]m_axi_sg_arburst;
  output m_axi_sg_arvalid;
  output m_axi_sg_rready;
  output [0:0]SR;
  output [0:0]m_axi_sg_arlen;
  output sig_init_done;
  output s_axis_ftch_cmd_tready;
  output sig_init_done_0;
  output ftch_done_reg;
  output ftch_decerr_i;
  output ftch_slverr_i;
  output [25:0]m_axi_sg_araddr;
  input dm_m_axi_sg_aresetn;
  input m_axi_sg_aclk;
  input sig_init_reg_reg;
  input sig_init_reg_reg_0;
  input m_axi_sg_rlast;
  input m_axi_sg_rvalid;
  input m_axi_sg_arready;
  input s_axis_ftch_cmd_tvalid;
  input p_18_out;
  input [1:0]m_axi_sg_rresp;
  input [0:0]s_axis_ftch_cmd_tvalid_reg;
  input [25:0]D;

  wire [25:0]D;
  wire I_MSTR_SCC_n_4;
  wire I_RD_DATA_CNTL_n_4;
  wire I_RESET_n_2;
  wire [0:0]SR;
  wire dm_m_axi_sg_aresetn;
  wire ftch_decerr_i;
  wire ftch_done_reg;
  wire ftch_slverr_i;
  wire m_axi_sg_aclk;
  wire [25:0]m_axi_sg_araddr;
  wire [0:0]m_axi_sg_arburst;
  wire [0:0]m_axi_sg_arlen;
  wire m_axi_sg_arready;
  wire m_axi_sg_arvalid;
  wire m_axi_sg_rlast;
  wire m_axi_sg_rready;
  wire [1:0]m_axi_sg_rresp;
  wire m_axi_sg_rvalid;
  wire \m_axi_sg_wstrb[0] ;
  wire p_18_out;
  wire [31:6]p_1_in;
  wire s_axis_ftch_cmd_tready;
  wire s_axis_ftch_cmd_tvalid;
  wire [0:0]s_axis_ftch_cmd_tvalid_reg;
  wire sig_addr2rsc_cmd_fifo_empty;
  wire sig_btt_is_zero;
  wire [31:6]sig_cmd_addr_reg;
  wire [0:0]sig_cmd_burst_reg;
  wire sig_cmd_reg_empty;
  wire sig_data2rsc_slverr;
  wire sig_data2rsc_valid;
  wire sig_init_done;
  wire sig_init_done_0;
  wire sig_init_reg_reg;
  wire sig_init_reg_reg_0;
  wire sig_load_input_cmd;
  wire sig_mstr2addr_cmd_valid;
  wire sig_next_burst;
  wire sig_push_rd_sts_reg;
  wire sig_rd_sts_decerr_reg0;
  wire sig_rd_sts_okay_reg;
  wire sig_rd_sts_okay_reg0;
  wire sig_rd_sts_tag_reg0;
  wire sig_rsc2data_ready;
  wire [6:5]sig_rsc2stat_status;
  wire sig_rsc2stat_status_valid;
  wire sm_set_error;

  design_1_axi_dma_0_0_axi_sg_addr_cntl I_ADDR_CNTL
       (.Q(sig_cmd_addr_reg),
        .m_axi_sg_aclk(m_axi_sg_aclk),
        .m_axi_sg_araddr(m_axi_sg_araddr),
        .m_axi_sg_arburst(m_axi_sg_arburst),
        .m_axi_sg_arlen(m_axi_sg_arlen),
        .m_axi_sg_arready(m_axi_sg_arready),
        .m_axi_sg_arvalid(m_axi_sg_arvalid),
        .sig_addr2rsc_cmd_fifo_empty(sig_addr2rsc_cmd_fifo_empty),
        .sig_cmd_burst_reg(sig_cmd_burst_reg),
        .sig_cmd_stat_rst_user_reg_n_cdc_from_reg(\m_axi_sg_wstrb[0] ),
        .sig_mstr2addr_cmd_valid(sig_mstr2addr_cmd_valid),
        .sm_set_error(sm_set_error),
        .sm_set_error_reg(I_MSTR_SCC_n_4));
  design_1_axi_dma_0_0_axi_sg_cmd_status_26 I_CMD_STATUS
       (.D(D),
        .Q({p_1_in,sig_next_burst}),
        .ftch_decerr_i(ftch_decerr_i),
        .ftch_done_reg(ftch_done_reg),
        .ftch_slverr_i(ftch_slverr_i),
        .m_axi_sg_aclk(m_axi_sg_aclk),
        .p_18_out(p_18_out),
        .s_axis_ftch_cmd_tready(s_axis_ftch_cmd_tready),
        .s_axis_ftch_cmd_tvalid(s_axis_ftch_cmd_tvalid),
        .s_axis_ftch_cmd_tvalid_reg(s_axis_ftch_cmd_tvalid_reg),
        .sig_addr2rsc_cmd_fifo_empty(sig_addr2rsc_cmd_fifo_empty),
        .sig_btt_is_zero(sig_btt_is_zero),
        .sig_cmd_reg_empty(sig_cmd_reg_empty),
        .sig_cmd_stat_rst_user_reg_n_cdc_from_reg(SR),
        .sig_cmd_stat_rst_user_reg_n_cdc_from_reg_0(\m_axi_sg_wstrb[0] ),
        .sig_init_done(sig_init_done),
        .sig_init_done_0(sig_init_done_0),
        .sig_init_reg_reg(sig_init_reg_reg),
        .sig_init_reg_reg_0(sig_init_reg_reg_0),
        .sig_load_input_cmd(sig_load_input_cmd),
        .sig_rd_sts_okay_reg(sig_rd_sts_okay_reg),
        .sig_rd_sts_tag_reg0(sig_rd_sts_tag_reg0),
        .sig_rsc2stat_status(sig_rsc2stat_status),
        .sig_rsc2stat_status_valid(sig_rsc2stat_status_valid));
  design_1_axi_dma_0_0_axi_sg_scc I_MSTR_SCC
       (.Q({p_1_in,sig_next_burst}),
        .m_axi_sg_aclk(m_axi_sg_aclk),
        .sig_addr_valid_reg_reg(I_MSTR_SCC_n_4),
        .sig_btt_is_zero(sig_btt_is_zero),
        .sig_cmd_burst_reg(sig_cmd_burst_reg),
        .sig_cmd_reg_empty(sig_cmd_reg_empty),
        .sig_cmd_stat_rst_user_reg_n_cdc_from_reg(I_RESET_n_2),
        .sig_cmd_stat_rst_user_reg_n_cdc_from_reg_0(SR),
        .sig_load_input_cmd(sig_load_input_cmd),
        .sig_mstr2addr_cmd_valid(sig_mstr2addr_cmd_valid),
        .\sig_next_addr_reg_reg[31] (sig_cmd_addr_reg),
        .sm_set_error(sm_set_error));
  design_1_axi_dma_0_0_axi_sg_rddata_cntl I_RD_DATA_CNTL
       (.m_axi_sg_aclk(m_axi_sg_aclk),
        .m_axi_sg_rlast(m_axi_sg_rlast),
        .m_axi_sg_rready(m_axi_sg_rready),
        .m_axi_sg_rresp(m_axi_sg_rresp),
        .m_axi_sg_rvalid(m_axi_sg_rvalid),
        .sig_cmd_stat_rst_user_reg_n_cdc_from_reg(SR),
        .sig_cmd_stat_rst_user_reg_n_cdc_from_reg_0(\m_axi_sg_wstrb[0] ),
        .sig_data2rsc_slverr(sig_data2rsc_slverr),
        .sig_data2rsc_valid(sig_data2rsc_valid),
        .sig_push_rd_sts_reg(sig_push_rd_sts_reg),
        .sig_rd_sts_decerr_reg0(sig_rd_sts_decerr_reg0),
        .sig_rd_sts_okay_reg0(sig_rd_sts_okay_reg0),
        .sig_rd_sts_reg_empty_reg(I_RD_DATA_CNTL_n_4),
        .sig_rsc2data_ready(sig_rsc2data_ready),
        .sig_rsc2stat_status(sig_rsc2stat_status));
  design_1_axi_dma_0_0_axi_sg_rd_status_cntl I_RD_STATUS_CNTLR
       (.m_axi_sg_aclk(m_axi_sg_aclk),
        .mm2s_rlast_del_reg(I_RD_DATA_CNTL_n_4),
        .sig_data2rsc_slverr(sig_data2rsc_slverr),
        .sig_data2rsc_valid(sig_data2rsc_valid),
        .sig_push_rd_sts_reg(sig_push_rd_sts_reg),
        .sig_rd_sts_decerr_reg0(sig_rd_sts_decerr_reg0),
        .sig_rd_sts_okay_reg(sig_rd_sts_okay_reg),
        .sig_rd_sts_okay_reg0(sig_rd_sts_okay_reg0),
        .sig_rd_sts_tag_reg0(sig_rd_sts_tag_reg0),
        .sig_rsc2data_ready(sig_rsc2data_ready),
        .sig_rsc2stat_status(sig_rsc2stat_status),
        .sig_rsc2stat_status_valid(sig_rsc2stat_status_valid));
  design_1_axi_dma_0_0_axi_sg_reset I_RESET
       (.dm_m_axi_sg_aresetn(dm_m_axi_sg_aresetn),
        .m_axi_sg_aclk(m_axi_sg_aclk),
        .\m_axi_sg_wstrb[0] (\m_axi_sg_wstrb[0] ),
        .mm2s_rlast_del_reg(SR),
        .sig_addr2rsc_cmd_fifo_empty(sig_addr2rsc_cmd_fifo_empty),
        .\sig_cmd_addr_reg_reg[6] (I_RESET_n_2));
endmodule

(* ORIG_REF_NAME = "axi_sg_rd_status_cntl" *) 
module design_1_axi_dma_0_0_axi_sg_rd_status_cntl
   (sig_rsc2stat_status,
    sig_rd_sts_okay_reg,
    sig_rsc2stat_status_valid,
    sig_rsc2data_ready,
    sig_rd_sts_tag_reg0,
    sig_push_rd_sts_reg,
    sig_rd_sts_decerr_reg0,
    m_axi_sg_aclk,
    sig_rd_sts_okay_reg0,
    sig_data2rsc_valid,
    mm2s_rlast_del_reg,
    sig_data2rsc_slverr);
  output [1:0]sig_rsc2stat_status;
  output sig_rd_sts_okay_reg;
  output sig_rsc2stat_status_valid;
  output sig_rsc2data_ready;
  input sig_rd_sts_tag_reg0;
  input sig_push_rd_sts_reg;
  input sig_rd_sts_decerr_reg0;
  input m_axi_sg_aclk;
  input sig_rd_sts_okay_reg0;
  input sig_data2rsc_valid;
  input mm2s_rlast_del_reg;
  input sig_data2rsc_slverr;

  wire m_axi_sg_aclk;
  wire mm2s_rlast_del_reg;
  wire sig_data2rsc_slverr;
  wire sig_data2rsc_valid;
  wire sig_push_rd_sts_reg;
  wire sig_rd_sts_decerr_reg0;
  wire sig_rd_sts_okay_reg;
  wire sig_rd_sts_okay_reg0;
  wire sig_rd_sts_slverr_reg0;
  wire sig_rd_sts_tag_reg0;
  wire sig_rsc2data_ready;
  wire [1:0]sig_rsc2stat_status;
  wire sig_rsc2stat_status_valid;

  FDRE #(
    .INIT(1'b0)) 
    sig_rd_sts_decerr_reg_reg
       (.C(m_axi_sg_aclk),
        .CE(sig_push_rd_sts_reg),
        .D(sig_rd_sts_decerr_reg0),
        .Q(sig_rsc2stat_status[0]),
        .R(sig_rd_sts_tag_reg0));
  FDSE #(
    .INIT(1'b0)) 
    sig_rd_sts_okay_reg_reg
       (.C(m_axi_sg_aclk),
        .CE(sig_push_rd_sts_reg),
        .D(sig_rd_sts_okay_reg0),
        .Q(sig_rd_sts_okay_reg),
        .S(sig_rd_sts_tag_reg0));
  FDSE #(
    .INIT(1'b0)) 
    sig_rd_sts_reg_empty_reg
       (.C(m_axi_sg_aclk),
        .CE(sig_push_rd_sts_reg),
        .D(mm2s_rlast_del_reg),
        .Q(sig_rsc2data_ready),
        .S(sig_rd_sts_tag_reg0));
  FDRE #(
    .INIT(1'b0)) 
    sig_rd_sts_reg_full_reg
       (.C(m_axi_sg_aclk),
        .CE(sig_push_rd_sts_reg),
        .D(sig_data2rsc_valid),
        .Q(sig_rsc2stat_status_valid),
        .R(sig_rd_sts_tag_reg0));
  LUT2 #(
    .INIT(4'hE)) 
    sig_rd_sts_slverr_reg_i_1__0
       (.I0(sig_rsc2stat_status[1]),
        .I1(sig_data2rsc_slverr),
        .O(sig_rd_sts_slverr_reg0));
  FDRE #(
    .INIT(1'b0)) 
    sig_rd_sts_slverr_reg_reg
       (.C(m_axi_sg_aclk),
        .CE(sig_push_rd_sts_reg),
        .D(sig_rd_sts_slverr_reg0),
        .Q(sig_rsc2stat_status[1]),
        .R(sig_rd_sts_tag_reg0));
endmodule

(* ORIG_REF_NAME = "axi_sg_rddata_cntl" *) 
module design_1_axi_dma_0_0_axi_sg_rddata_cntl
   (m_axi_sg_rready,
    sig_data2rsc_valid,
    sig_data2rsc_slverr,
    sig_push_rd_sts_reg,
    sig_rd_sts_reg_empty_reg,
    sig_rd_sts_okay_reg0,
    sig_rd_sts_decerr_reg0,
    sig_cmd_stat_rst_user_reg_n_cdc_from_reg,
    m_axi_sg_aclk,
    sig_rsc2data_ready,
    m_axi_sg_rlast,
    m_axi_sg_rvalid,
    m_axi_sg_rresp,
    sig_cmd_stat_rst_user_reg_n_cdc_from_reg_0,
    sig_rsc2stat_status);
  output m_axi_sg_rready;
  output sig_data2rsc_valid;
  output sig_data2rsc_slverr;
  output sig_push_rd_sts_reg;
  output sig_rd_sts_reg_empty_reg;
  output sig_rd_sts_okay_reg0;
  output sig_rd_sts_decerr_reg0;
  input sig_cmd_stat_rst_user_reg_n_cdc_from_reg;
  input m_axi_sg_aclk;
  input sig_rsc2data_ready;
  input m_axi_sg_rlast;
  input m_axi_sg_rvalid;
  input [1:0]m_axi_sg_rresp;
  input sig_cmd_stat_rst_user_reg_n_cdc_from_reg_0;
  input [1:0]sig_rsc2stat_status;

  wire m_axi_sg_aclk;
  wire m_axi_sg_rlast;
  wire m_axi_sg_rready;
  wire [1:0]m_axi_sg_rresp;
  wire m_axi_sg_rvalid;
  wire mm2s_rlast_del_i_1_n_0;
  wire sig_cmd_stat_rst_user_reg_n_cdc_from_reg;
  wire sig_cmd_stat_rst_user_reg_n_cdc_from_reg_0;
  wire sig_coelsc_decerr_reg_i_1__0_n_0;
  wire sig_coelsc_okay_reg_i_1_n_0;
  wire sig_coelsc_slverr_reg_i_1__0_n_0;
  wire sig_data2rsc_decerr;
  wire sig_data2rsc_okay;
  wire sig_data2rsc_slverr;
  wire sig_data2rsc_valid;
  wire sig_push_rd_sts_reg;
  wire sig_rd_sts_decerr_reg0;
  wire sig_rd_sts_okay_reg0;
  wire sig_rd_sts_reg_empty_reg;
  wire sig_rsc2data_ready;
  wire [1:0]sig_rsc2stat_status;

  LUT2 #(
    .INIT(4'h8)) 
    mm2s_rlast_del_i_1
       (.I0(m_axi_sg_rlast),
        .I1(m_axi_sg_rvalid),
        .O(mm2s_rlast_del_i_1_n_0));
  FDRE mm2s_rlast_del_reg
       (.C(m_axi_sg_aclk),
        .CE(1'b1),
        .D(mm2s_rlast_del_i_1_n_0),
        .Q(sig_data2rsc_valid),
        .R(sig_cmd_stat_rst_user_reg_n_cdc_from_reg));
  FDRE mm2s_rready_reg
       (.C(m_axi_sg_aclk),
        .CE(1'b1),
        .D(1'b1),
        .Q(m_axi_sg_rready),
        .R(sig_cmd_stat_rst_user_reg_n_cdc_from_reg));
  LUT6 #(
    .INIT(64'hEAAA000000000000)) 
    sig_coelsc_decerr_reg_i_1__0
       (.I0(sig_data2rsc_decerr),
        .I1(m_axi_sg_rvalid),
        .I2(m_axi_sg_rresp[0]),
        .I3(m_axi_sg_rresp[1]),
        .I4(sig_rsc2data_ready),
        .I5(sig_cmd_stat_rst_user_reg_n_cdc_from_reg_0),
        .O(sig_coelsc_decerr_reg_i_1__0_n_0));
  FDRE #(
    .INIT(1'b0)) 
    sig_coelsc_decerr_reg_reg
       (.C(m_axi_sg_aclk),
        .CE(1'b1),
        .D(sig_coelsc_decerr_reg_i_1__0_n_0),
        .Q(sig_data2rsc_decerr),
        .R(1'b0));
  LUT5 #(
    .INIT(32'h2EFFFFFF)) 
    sig_coelsc_okay_reg_i_1
       (.I0(sig_data2rsc_okay),
        .I1(m_axi_sg_rvalid),
        .I2(m_axi_sg_rresp[1]),
        .I3(sig_rsc2data_ready),
        .I4(sig_cmd_stat_rst_user_reg_n_cdc_from_reg_0),
        .O(sig_coelsc_okay_reg_i_1_n_0));
  FDRE #(
    .INIT(1'b0)) 
    sig_coelsc_okay_reg_reg
       (.C(m_axi_sg_aclk),
        .CE(1'b1),
        .D(sig_coelsc_okay_reg_i_1_n_0),
        .Q(sig_data2rsc_okay),
        .R(1'b0));
  LUT6 #(
    .INIT(64'hAAEA000000000000)) 
    sig_coelsc_slverr_reg_i_1__0
       (.I0(sig_data2rsc_slverr),
        .I1(m_axi_sg_rvalid),
        .I2(m_axi_sg_rresp[1]),
        .I3(m_axi_sg_rresp[0]),
        .I4(sig_rsc2data_ready),
        .I5(sig_cmd_stat_rst_user_reg_n_cdc_from_reg_0),
        .O(sig_coelsc_slverr_reg_i_1__0_n_0));
  FDRE #(
    .INIT(1'b0)) 
    sig_coelsc_slverr_reg_reg
       (.C(m_axi_sg_aclk),
        .CE(1'b1),
        .D(sig_coelsc_slverr_reg_i_1__0_n_0),
        .Q(sig_data2rsc_slverr),
        .R(1'b0));
  (* SOFT_HLUTNM = "soft_lutpair66" *) 
  LUT2 #(
    .INIT(4'h8)) 
    sig_rd_sts_decerr_reg_i_2
       (.I0(sig_data2rsc_valid),
        .I1(sig_rsc2data_ready),
        .O(sig_push_rd_sts_reg));
  (* SOFT_HLUTNM = "soft_lutpair65" *) 
  LUT2 #(
    .INIT(4'hE)) 
    sig_rd_sts_decerr_reg_i_3
       (.I0(sig_data2rsc_decerr),
        .I1(sig_rsc2stat_status[0]),
        .O(sig_rd_sts_decerr_reg0));
  (* SOFT_HLUTNM = "soft_lutpair65" *) 
  LUT5 #(
    .INIT(32'h00000010)) 
    sig_rd_sts_okay_reg_i_1
       (.I0(sig_rsc2stat_status[0]),
        .I1(sig_data2rsc_decerr),
        .I2(sig_data2rsc_okay),
        .I3(sig_rsc2stat_status[1]),
        .I4(sig_data2rsc_slverr),
        .O(sig_rd_sts_okay_reg0));
  (* SOFT_HLUTNM = "soft_lutpair66" *) 
  LUT1 #(
    .INIT(2'h1)) 
    sig_rd_sts_reg_empty_i_1__0
       (.I0(sig_data2rsc_valid),
        .O(sig_rd_sts_reg_empty_reg));
endmodule

(* ORIG_REF_NAME = "axi_sg_reset" *) 
module design_1_axi_dma_0_0_axi_sg_reset
   (\m_axi_sg_wstrb[0] ,
    mm2s_rlast_del_reg,
    \sig_cmd_addr_reg_reg[6] ,
    dm_m_axi_sg_aresetn,
    m_axi_sg_aclk,
    sig_addr2rsc_cmd_fifo_empty);
  output \m_axi_sg_wstrb[0] ;
  output mm2s_rlast_del_reg;
  output \sig_cmd_addr_reg_reg[6] ;
  input dm_m_axi_sg_aresetn;
  input m_axi_sg_aclk;
  input sig_addr2rsc_cmd_fifo_empty;

  wire dm_m_axi_sg_aresetn;
  wire m_axi_sg_aclk;
  wire \m_axi_sg_wstrb[0] ;
  wire mm2s_rlast_del_reg;
  wire sig_addr2rsc_cmd_fifo_empty;
  wire \sig_cmd_addr_reg_reg[6] ;

  (* SOFT_HLUTNM = "soft_lutpair67" *) 
  LUT1 #(
    .INIT(2'h1)) 
    mm2s_rready_i_1
       (.I0(\m_axi_sg_wstrb[0] ),
        .O(mm2s_rlast_del_reg));
  (* SOFT_HLUTNM = "soft_lutpair67" *) 
  LUT2 #(
    .INIT(4'h7)) 
    sig_cmd_reg_empty_i_1__0
       (.I0(\m_axi_sg_wstrb[0] ),
        .I1(sig_addr2rsc_cmd_fifo_empty),
        .O(\sig_cmd_addr_reg_reg[6] ));
  FDRE #(
    .INIT(1'b0)) 
    sig_cmd_stat_rst_user_reg_n_cdc_from_reg
       (.C(m_axi_sg_aclk),
        .CE(1'b1),
        .D(dm_m_axi_sg_aresetn),
        .Q(\m_axi_sg_wstrb[0] ),
        .R(1'b0));
endmodule

(* ORIG_REF_NAME = "axi_sg_s2mm_basic_wrap" *) 
module design_1_axi_dma_0_0_axi_sg_s2mm_basic_wrap
   (m_axi_sg_awsize,
    m_axi_sg_awvalid,
    sig_next_cmd_cmplt_reg,
    m_axi_sg_awaddr,
    s_axis_updt_cmd_tready,
    sig_cmd2addr_valid1_reg,
    m_axi_sg_bready,
    s_axis_s2mm_tready,
    \GEN_Q_FOR_SYNC.MM2S_CHANNEL.follower_empty_mm2s_reg ,
    m_axi_sg_wlast,
    updt_decerr_i,
    updt_interr_i,
    updt_slverr_i,
    sig_init_done_reg,
    sig_init_done_reg_0,
    updt_done_reg,
    SR,
    m_axi_sg_aclk,
    sig_data2wsc_cmd_cmplt0,
    sig_cmd_stat_rst_user_reg_n_cdc_from_reg,
    m_axi_sg_bvalid,
    sig_good_mmap_dbeat10_out__0,
    m_axi_sg_wready,
    p_1_out_7,
    m_axi_sg_awready,
    sig_init_done,
    sig_init_done_0,
    E,
    p_20_out_1,
    p_18_out,
    m_axi_sg_aresetn,
    m_axi_sg_bresp,
    \update_address_reg[31] );
  output [0:0]m_axi_sg_awsize;
  output m_axi_sg_awvalid;
  output sig_next_cmd_cmplt_reg;
  output [27:0]m_axi_sg_awaddr;
  output s_axis_updt_cmd_tready;
  output sig_cmd2addr_valid1_reg;
  output m_axi_sg_bready;
  output s_axis_s2mm_tready;
  output \GEN_Q_FOR_SYNC.MM2S_CHANNEL.follower_empty_mm2s_reg ;
  output m_axi_sg_wlast;
  output updt_decerr_i;
  output updt_interr_i;
  output updt_slverr_i;
  output sig_init_done_reg;
  output sig_init_done_reg_0;
  output updt_done_reg;
  input [0:0]SR;
  input m_axi_sg_aclk;
  input sig_data2wsc_cmd_cmplt0;
  input sig_cmd_stat_rst_user_reg_n_cdc_from_reg;
  input m_axi_sg_bvalid;
  input sig_good_mmap_dbeat10_out__0;
  input m_axi_sg_wready;
  input p_1_out_7;
  input m_axi_sg_awready;
  input sig_init_done;
  input sig_init_done_0;
  input [0:0]E;
  input p_20_out_1;
  input p_18_out;
  input m_axi_sg_aresetn;
  input [1:0]m_axi_sg_bresp;
  input [26:0]\update_address_reg[31] ;

  wire [0:0]E;
  wire \GEN_INCLUDE_STATUS_FIFO.I_STS_FIFO/sig_push_regfifo ;
  wire \GEN_OMIT_INDET_BTT.I_DATA_CNTL_STATUS_FIFO/sig_inhibit_rdy_n ;
  wire \GEN_OMIT_INDET_BTT.I_DATA_CNTL_STATUS_FIFO/sig_init_done ;
  wire \GEN_Q_FOR_SYNC.MM2S_CHANNEL.follower_empty_mm2s_reg ;
  wire I_CMD_STATUS_n_10;
  wire I_CMD_STATUS_n_11;
  wire I_CMD_STATUS_n_12;
  wire I_CMD_STATUS_n_13;
  wire I_CMD_STATUS_n_14;
  wire I_CMD_STATUS_n_15;
  wire I_CMD_STATUS_n_16;
  wire I_CMD_STATUS_n_17;
  wire I_CMD_STATUS_n_18;
  wire I_CMD_STATUS_n_19;
  wire I_CMD_STATUS_n_20;
  wire I_CMD_STATUS_n_21;
  wire I_CMD_STATUS_n_22;
  wire I_CMD_STATUS_n_23;
  wire I_CMD_STATUS_n_24;
  wire I_CMD_STATUS_n_25;
  wire I_CMD_STATUS_n_26;
  wire I_CMD_STATUS_n_27;
  wire I_CMD_STATUS_n_28;
  wire I_CMD_STATUS_n_29;
  wire I_CMD_STATUS_n_30;
  wire I_CMD_STATUS_n_31;
  wire I_CMD_STATUS_n_32;
  wire I_CMD_STATUS_n_33;
  wire I_CMD_STATUS_n_34;
  wire I_CMD_STATUS_n_35;
  wire I_CMD_STATUS_n_38;
  wire I_CMD_STATUS_n_39;
  wire I_CMD_STATUS_n_8;
  wire I_CMD_STATUS_n_9;
  wire I_MSTR_SCC_n_10;
  wire I_MSTR_SCC_n_11;
  wire I_MSTR_SCC_n_12;
  wire I_MSTR_SCC_n_13;
  wire I_MSTR_SCC_n_14;
  wire I_MSTR_SCC_n_15;
  wire I_MSTR_SCC_n_16;
  wire I_MSTR_SCC_n_17;
  wire I_MSTR_SCC_n_18;
  wire I_MSTR_SCC_n_19;
  wire I_MSTR_SCC_n_2;
  wire I_MSTR_SCC_n_20;
  wire I_MSTR_SCC_n_21;
  wire I_MSTR_SCC_n_22;
  wire I_MSTR_SCC_n_23;
  wire I_MSTR_SCC_n_24;
  wire I_MSTR_SCC_n_25;
  wire I_MSTR_SCC_n_26;
  wire I_MSTR_SCC_n_27;
  wire I_MSTR_SCC_n_28;
  wire I_MSTR_SCC_n_29;
  wire I_MSTR_SCC_n_30;
  wire I_MSTR_SCC_n_31;
  wire I_MSTR_SCC_n_32;
  wire I_MSTR_SCC_n_4;
  wire I_MSTR_SCC_n_5;
  wire I_MSTR_SCC_n_6;
  wire I_MSTR_SCC_n_7;
  wire I_MSTR_SCC_n_8;
  wire I_MSTR_SCC_n_9;
  wire \I_WRESP_STATUS_FIFO/sig_init_done ;
  wire I_WR_DATA_CNTL_n_7;
  wire I_WR_STATUS_CNTLR_n_4;
  wire [0:0]SR;
  wire m_axi_sg_aclk;
  wire m_axi_sg_aresetn;
  wire [27:0]m_axi_sg_awaddr;
  wire m_axi_sg_awready;
  wire [0:0]m_axi_sg_awsize;
  wire m_axi_sg_awvalid;
  wire m_axi_sg_bready;
  wire [1:0]m_axi_sg_bresp;
  wire m_axi_sg_bvalid;
  wire m_axi_sg_wlast;
  wire m_axi_sg_wready;
  wire p_18_out;
  wire p_1_out_7;
  wire p_20_out_1;
  wire p_5_out;
  wire s_axis_s2mm_tready;
  wire s_axis_updt_cmd_tready;
  wire sig_addr2data_addr_posted;
  wire sig_addr2mstr_cmd_ready;
  wire sig_addr2wsc_cmd_fifo_empty;
  wire sig_btt_is_zero;
  wire sig_calc2dm_calc_err;
  wire sig_cmd2addr_valid1_reg;
  wire sig_cmd_reg_empty;
  wire sig_cmd_stat_rst_user_reg_n_cdc_from_reg;
  wire sig_coelsc_okay_reg;
  wire sig_data2wsc_calc_err;
  wire sig_data2wsc_cmd_cmplt;
  wire sig_data2wsc_cmd_cmplt0;
  wire sig_data2wsc_last_err;
  wire sig_good_mmap_dbeat10_out__0;
  wire sig_init_done;
  wire sig_init_done_0;
  wire sig_init_done_reg;
  wire sig_init_done_reg_0;
  wire sig_load_input_cmd;
  wire sig_mstr2data_cmd_valid;
  wire sig_next_cmd_cmplt_reg;
  wire sig_push_addr_reg1_out;
  wire sig_push_to_wsc;
  wire sig_push_to_wsc_cmplt9_out__0;
  wire sig_stat2wsc_status_ready;
  wire sig_tlast_err_stop;
  wire sig_wdc_status_going_full;
  wire [6:4]sig_wsc2stat_status;
  wire sig_wsc2stat_status_valid;
  wire [26:0]\update_address_reg[31] ;
  wire updt_decerr_i;
  wire updt_done_reg;
  wire updt_interr_i;
  wire updt_slverr_i;

  design_1_axi_dma_0_0_axi_sg_addr_cntl__parameterized0 I_ADDR_CNTL
       (.\GEN_OMIT_INDET_BTT.sig_tlast_error_reg_reg (sig_cmd2addr_valid1_reg),
        .Q({I_MSTR_SCC_n_6,I_MSTR_SCC_n_7,I_MSTR_SCC_n_8,I_MSTR_SCC_n_9,I_MSTR_SCC_n_10,I_MSTR_SCC_n_11,I_MSTR_SCC_n_12,I_MSTR_SCC_n_13,I_MSTR_SCC_n_14,I_MSTR_SCC_n_15,I_MSTR_SCC_n_16,I_MSTR_SCC_n_17,I_MSTR_SCC_n_18,I_MSTR_SCC_n_19,I_MSTR_SCC_n_20,I_MSTR_SCC_n_21,I_MSTR_SCC_n_22,I_MSTR_SCC_n_23,I_MSTR_SCC_n_24,I_MSTR_SCC_n_25,I_MSTR_SCC_n_26,I_MSTR_SCC_n_27,I_MSTR_SCC_n_28,I_MSTR_SCC_n_29,I_MSTR_SCC_n_30,I_MSTR_SCC_n_31,I_MSTR_SCC_n_32}),
        .m_axi_sg_aclk(m_axi_sg_aclk),
        .m_axi_sg_awaddr(m_axi_sg_awaddr),
        .m_axi_sg_awready(m_axi_sg_awready),
        .m_axi_sg_awsize(m_axi_sg_awsize),
        .m_axi_sg_awvalid(m_axi_sg_awvalid),
        .out(sig_addr2data_addr_posted),
        .sig_addr2mstr_cmd_ready(sig_addr2mstr_cmd_ready),
        .sig_addr2wsc_cmd_fifo_empty(sig_addr2wsc_cmd_fifo_empty),
        .sig_calc2dm_calc_err(sig_calc2dm_calc_err),
        .sig_cmd2addr_valid1_reg(I_MSTR_SCC_n_4),
        .\sig_cmd_addr_reg_reg[3] (I_MSTR_SCC_n_2),
        .sig_cmd_stat_rst_user_reg_n_cdc_from_reg(sig_cmd_stat_rst_user_reg_n_cdc_from_reg),
        .sig_push_addr_reg1_out(sig_push_addr_reg1_out),
        .sm_set_error_reg(I_MSTR_SCC_n_5));
  design_1_axi_dma_0_0_axi_sg_cmd_status I_CMD_STATUS
       (.D({sig_coelsc_okay_reg,sig_wsc2stat_status}),
        .E(E),
        .\GEN_OMIT_INDET_BTT.sig_coelsc_reg_full_reg (\GEN_INCLUDE_STATUS_FIFO.I_STS_FIFO/sig_push_regfifo ),
        .\GEN_OMIT_INDET_BTT.sig_tlast_error_reg_reg (sig_cmd2addr_valid1_reg),
        .Q({I_CMD_STATUS_n_8,I_CMD_STATUS_n_9,I_CMD_STATUS_n_10,I_CMD_STATUS_n_11,I_CMD_STATUS_n_12,I_CMD_STATUS_n_13,I_CMD_STATUS_n_14,I_CMD_STATUS_n_15,I_CMD_STATUS_n_16,I_CMD_STATUS_n_17,I_CMD_STATUS_n_18,I_CMD_STATUS_n_19,I_CMD_STATUS_n_20,I_CMD_STATUS_n_21,I_CMD_STATUS_n_22,I_CMD_STATUS_n_23,I_CMD_STATUS_n_24,I_CMD_STATUS_n_25,I_CMD_STATUS_n_26,I_CMD_STATUS_n_27,I_CMD_STATUS_n_28,I_CMD_STATUS_n_29,I_CMD_STATUS_n_30,I_CMD_STATUS_n_31,I_CMD_STATUS_n_32,I_CMD_STATUS_n_33,I_CMD_STATUS_n_34,I_CMD_STATUS_n_35}),
        .SR(SR),
        .m_axi_sg_aclk(m_axi_sg_aclk),
        .m_axi_sg_aresetn(m_axi_sg_aresetn),
        .p_18_out(p_18_out),
        .p_20_out_1(p_20_out_1),
        .p_5_out(p_5_out),
        .s_axis_updt_cmd_tready(s_axis_updt_cmd_tready),
        .sig_addr2mstr_cmd_ready(sig_addr2mstr_cmd_ready),
        .sig_addr2wsc_cmd_fifo_empty(sig_addr2wsc_cmd_fifo_empty),
        .sig_btt_is_zero(sig_btt_is_zero),
        .sig_cmd_reg_empty(sig_cmd_reg_empty),
        .sig_cmd_stat_rst_user_reg_n_cdc_from_reg(sig_cmd_stat_rst_user_reg_n_cdc_from_reg),
        .sig_init_done(sig_init_done),
        .sig_init_done_0(sig_init_done_0),
        .sig_init_done_1(\I_WRESP_STATUS_FIFO/sig_init_done ),
        .sig_init_done_2(\GEN_OMIT_INDET_BTT.I_DATA_CNTL_STATUS_FIFO/sig_init_done ),
        .sig_init_done_reg(sig_init_done_reg),
        .sig_init_done_reg_0(sig_init_done_reg_0),
        .sig_init_done_reg_1(I_CMD_STATUS_n_38),
        .sig_init_done_reg_2(I_CMD_STATUS_n_39),
        .sig_load_input_cmd(sig_load_input_cmd),
        .sig_stat2wsc_status_ready(sig_stat2wsc_status_ready),
        .sig_wsc2stat_status_valid(sig_wsc2stat_status_valid),
        .\update_address_reg[31] (\update_address_reg[31] ),
        .updt_decerr_i(updt_decerr_i),
        .updt_done_reg(updt_done_reg),
        .updt_interr_i(updt_interr_i),
        .updt_slverr_i(updt_slverr_i));
  design_1_axi_dma_0_0_axi_sg_scc_wr I_MSTR_SCC
       (.\GEN_OMIT_INDET_BTT.sig_tlast_error_reg_reg (sig_cmd2addr_valid1_reg),
        .Q({I_CMD_STATUS_n_8,I_CMD_STATUS_n_9,I_CMD_STATUS_n_10,I_CMD_STATUS_n_11,I_CMD_STATUS_n_12,I_CMD_STATUS_n_13,I_CMD_STATUS_n_14,I_CMD_STATUS_n_15,I_CMD_STATUS_n_16,I_CMD_STATUS_n_17,I_CMD_STATUS_n_18,I_CMD_STATUS_n_19,I_CMD_STATUS_n_20,I_CMD_STATUS_n_21,I_CMD_STATUS_n_22,I_CMD_STATUS_n_23,I_CMD_STATUS_n_24,I_CMD_STATUS_n_25,I_CMD_STATUS_n_26,I_CMD_STATUS_n_27,I_CMD_STATUS_n_28,I_CMD_STATUS_n_29,I_CMD_STATUS_n_30,I_CMD_STATUS_n_31,I_CMD_STATUS_n_32,I_CMD_STATUS_n_33,I_CMD_STATUS_n_34,I_CMD_STATUS_n_35}),
        .SR(I_WR_DATA_CNTL_n_7),
        .m_axi_sg_aclk(m_axi_sg_aclk),
        .sig_addr2wsc_cmd_fifo_empty(sig_addr2wsc_cmd_fifo_empty),
        .sig_addr_valid_reg_reg(I_MSTR_SCC_n_5),
        .sig_btt_is_zero(sig_btt_is_zero),
        .sig_calc2dm_calc_err(sig_calc2dm_calc_err),
        .sig_cmd_reg_empty(sig_cmd_reg_empty),
        .sig_cmd_stat_rst_user_reg_n_cdc_from_reg(SR),
        .sig_cmd_stat_rst_user_reg_n_cdc_from_reg_0(sig_cmd_stat_rst_user_reg_n_cdc_from_reg),
        .sig_load_input_cmd(sig_load_input_cmd),
        .sig_mstr2data_cmd_valid(sig_mstr2data_cmd_valid),
        .\sig_next_addr_reg_reg[31] ({I_MSTR_SCC_n_6,I_MSTR_SCC_n_7,I_MSTR_SCC_n_8,I_MSTR_SCC_n_9,I_MSTR_SCC_n_10,I_MSTR_SCC_n_11,I_MSTR_SCC_n_12,I_MSTR_SCC_n_13,I_MSTR_SCC_n_14,I_MSTR_SCC_n_15,I_MSTR_SCC_n_16,I_MSTR_SCC_n_17,I_MSTR_SCC_n_18,I_MSTR_SCC_n_19,I_MSTR_SCC_n_20,I_MSTR_SCC_n_21,I_MSTR_SCC_n_22,I_MSTR_SCC_n_23,I_MSTR_SCC_n_24,I_MSTR_SCC_n_25,I_MSTR_SCC_n_26,I_MSTR_SCC_n_27,I_MSTR_SCC_n_28,I_MSTR_SCC_n_29,I_MSTR_SCC_n_30,I_MSTR_SCC_n_31,I_MSTR_SCC_n_32}),
        .\sig_next_addr_reg_reg[3] (I_MSTR_SCC_n_2),
        .sig_posted_to_axi_2_reg(I_MSTR_SCC_n_4));
  design_1_axi_dma_0_0_axi_sg_wrdata_cntl I_WR_DATA_CNTL
       (.FIFO_Full_reg(I_WR_STATUS_CNTLR_n_4),
        .\GEN_Q_FOR_SYNC.MM2S_CHANNEL.follower_empty_mm2s_reg (\GEN_Q_FOR_SYNC.MM2S_CHANNEL.follower_empty_mm2s_reg ),
        .SR(SR),
        .in({sig_data2wsc_calc_err,sig_data2wsc_last_err,sig_data2wsc_cmd_cmplt}),
        .m_axi_sg_aclk(m_axi_sg_aclk),
        .m_axi_sg_wlast(m_axi_sg_wlast),
        .m_axi_sg_wready(m_axi_sg_wready),
        .out(sig_addr2data_addr_posted),
        .p_1_out_7(p_1_out_7),
        .s_axis_s2mm_tready(s_axis_s2mm_tready),
        .sig_addr2wsc_cmd_fifo_empty(sig_addr2wsc_cmd_fifo_empty),
        .sig_calc2dm_calc_err(sig_calc2dm_calc_err),
        .sig_cmd2addr_valid1_reg(sig_cmd2addr_valid1_reg),
        .sig_cmd2addr_valid1_reg_0(I_WR_DATA_CNTL_n_7),
        .sig_cmd_stat_rst_user_reg_n_cdc_from_reg(sig_cmd_stat_rst_user_reg_n_cdc_from_reg),
        .sig_data2wsc_cmd_cmplt0(sig_data2wsc_cmd_cmplt0),
        .sig_good_mmap_dbeat10_out__0(sig_good_mmap_dbeat10_out__0),
        .sig_inhibit_rdy_n(\GEN_OMIT_INDET_BTT.I_DATA_CNTL_STATUS_FIFO/sig_inhibit_rdy_n ),
        .sig_mstr2data_cmd_valid(sig_mstr2data_cmd_valid),
        .sig_next_cmd_cmplt_reg(sig_next_cmd_cmplt_reg),
        .sig_push_addr_reg1_out(sig_push_addr_reg1_out),
        .sig_push_to_wsc(sig_push_to_wsc),
        .sig_push_to_wsc_cmplt9_out__0(sig_push_to_wsc_cmplt9_out__0),
        .sig_stat2wsc_status_ready(sig_stat2wsc_status_ready),
        .sig_tlast_err_stop(sig_tlast_err_stop),
        .sig_wdc_status_going_full(sig_wdc_status_going_full),
        .sig_wsc2stat_status_valid(sig_wsc2stat_status_valid));
  design_1_axi_dma_0_0_axi_sg_wr_status_cntl I_WR_STATUS_CNTLR
       (.D({sig_coelsc_okay_reg,sig_wsc2stat_status}),
        .\INFERRED_GEN.cnt_i_reg[0] (I_WR_STATUS_CNTLR_n_4),
        .SR(SR),
        .\USE_SINGLE_REG.sig_regfifo_dout_reg_reg[4] (\GEN_INCLUDE_STATUS_FIFO.I_STS_FIFO/sig_push_regfifo ),
        .in({sig_data2wsc_calc_err,sig_data2wsc_last_err,sig_data2wsc_cmd_cmplt}),
        .m_axi_sg_aclk(m_axi_sg_aclk),
        .m_axi_sg_bready(m_axi_sg_bready),
        .m_axi_sg_bresp(m_axi_sg_bresp),
        .m_axi_sg_bvalid(m_axi_sg_bvalid),
        .p_5_out(p_5_out),
        .sig_inhibit_rdy_n(\GEN_OMIT_INDET_BTT.I_DATA_CNTL_STATUS_FIFO/sig_inhibit_rdy_n ),
        .sig_init_done(\I_WRESP_STATUS_FIFO/sig_init_done ),
        .sig_init_done_0(\GEN_OMIT_INDET_BTT.I_DATA_CNTL_STATUS_FIFO/sig_init_done ),
        .sig_init_reg_reg(I_CMD_STATUS_n_38),
        .sig_init_reg_reg_0(I_CMD_STATUS_n_39),
        .sig_push_to_wsc(sig_push_to_wsc),
        .sig_push_to_wsc_cmplt9_out__0(sig_push_to_wsc_cmplt9_out__0),
        .sig_stat2wsc_status_ready(sig_stat2wsc_status_ready),
        .sig_tlast_err_stop(sig_tlast_err_stop),
        .sig_wdc_status_going_full(sig_wdc_status_going_full),
        .sig_wsc2stat_status_valid(sig_wsc2stat_status_valid));
endmodule

(* ORIG_REF_NAME = "axi_sg_scc" *) 
module design_1_axi_dma_0_0_axi_sg_scc
   (sig_cmd_reg_empty,
    sig_mstr2addr_cmd_valid,
    sig_cmd_burst_reg,
    sm_set_error,
    sig_addr_valid_reg_reg,
    \sig_next_addr_reg_reg[31] ,
    sig_cmd_stat_rst_user_reg_n_cdc_from_reg,
    sig_load_input_cmd,
    m_axi_sg_aclk,
    sig_btt_is_zero,
    Q,
    sig_cmd_stat_rst_user_reg_n_cdc_from_reg_0);
  output sig_cmd_reg_empty;
  output sig_mstr2addr_cmd_valid;
  output [0:0]sig_cmd_burst_reg;
  output sm_set_error;
  output sig_addr_valid_reg_reg;
  output [25:0]\sig_next_addr_reg_reg[31] ;
  input sig_cmd_stat_rst_user_reg_n_cdc_from_reg;
  input sig_load_input_cmd;
  input m_axi_sg_aclk;
  input sig_btt_is_zero;
  input [26:0]Q;
  input sig_cmd_stat_rst_user_reg_n_cdc_from_reg_0;

  wire [26:0]Q;
  wire m_axi_sg_aclk;
  wire sig_addr_valid_reg_reg;
  wire sig_btt_is_zero;
  wire sig_btt_is_zero_reg;
  wire [0:0]sig_cmd_burst_reg;
  wire sig_cmd_reg_empty;
  wire sig_cmd_stat_rst_user_reg_n_cdc_from_reg;
  wire sig_cmd_stat_rst_user_reg_n_cdc_from_reg_0;
  wire sig_load_input_cmd;
  wire sig_mstr2addr_cmd_valid;
  wire [25:0]\sig_next_addr_reg_reg[31] ;
  wire sm_set_error;
  wire sm_set_error_i_1__0_n_0;

  (* SOFT_HLUTNM = "soft_lutpair64" *) 
  LUT1 #(
    .INIT(2'h1)) 
    sig_addr_valid_reg_i_1__1
       (.I0(sm_set_error),
        .O(sig_addr_valid_reg_reg));
  FDRE #(
    .INIT(1'b0)) 
    sig_btt_is_zero_reg_reg
       (.C(m_axi_sg_aclk),
        .CE(sig_load_input_cmd),
        .D(sig_btt_is_zero),
        .Q(sig_btt_is_zero_reg),
        .R(sig_cmd_stat_rst_user_reg_n_cdc_from_reg));
  FDRE sig_cmd2addr_valid1_reg
       (.C(m_axi_sg_aclk),
        .CE(sig_load_input_cmd),
        .D(sig_load_input_cmd),
        .Q(sig_mstr2addr_cmd_valid),
        .R(sig_cmd_stat_rst_user_reg_n_cdc_from_reg));
  FDRE #(
    .INIT(1'b0)) 
    \sig_cmd_addr_reg_reg[10] 
       (.C(m_axi_sg_aclk),
        .CE(sig_load_input_cmd),
        .D(Q[5]),
        .Q(\sig_next_addr_reg_reg[31] [4]),
        .R(sig_cmd_stat_rst_user_reg_n_cdc_from_reg));
  FDRE #(
    .INIT(1'b0)) 
    \sig_cmd_addr_reg_reg[11] 
       (.C(m_axi_sg_aclk),
        .CE(sig_load_input_cmd),
        .D(Q[6]),
        .Q(\sig_next_addr_reg_reg[31] [5]),
        .R(sig_cmd_stat_rst_user_reg_n_cdc_from_reg));
  FDRE #(
    .INIT(1'b0)) 
    \sig_cmd_addr_reg_reg[12] 
       (.C(m_axi_sg_aclk),
        .CE(sig_load_input_cmd),
        .D(Q[7]),
        .Q(\sig_next_addr_reg_reg[31] [6]),
        .R(sig_cmd_stat_rst_user_reg_n_cdc_from_reg));
  FDRE #(
    .INIT(1'b0)) 
    \sig_cmd_addr_reg_reg[13] 
       (.C(m_axi_sg_aclk),
        .CE(sig_load_input_cmd),
        .D(Q[8]),
        .Q(\sig_next_addr_reg_reg[31] [7]),
        .R(sig_cmd_stat_rst_user_reg_n_cdc_from_reg));
  FDRE #(
    .INIT(1'b0)) 
    \sig_cmd_addr_reg_reg[14] 
       (.C(m_axi_sg_aclk),
        .CE(sig_load_input_cmd),
        .D(Q[9]),
        .Q(\sig_next_addr_reg_reg[31] [8]),
        .R(sig_cmd_stat_rst_user_reg_n_cdc_from_reg));
  FDRE #(
    .INIT(1'b0)) 
    \sig_cmd_addr_reg_reg[15] 
       (.C(m_axi_sg_aclk),
        .CE(sig_load_input_cmd),
        .D(Q[10]),
        .Q(\sig_next_addr_reg_reg[31] [9]),
        .R(sig_cmd_stat_rst_user_reg_n_cdc_from_reg));
  FDRE #(
    .INIT(1'b0)) 
    \sig_cmd_addr_reg_reg[16] 
       (.C(m_axi_sg_aclk),
        .CE(sig_load_input_cmd),
        .D(Q[11]),
        .Q(\sig_next_addr_reg_reg[31] [10]),
        .R(sig_cmd_stat_rst_user_reg_n_cdc_from_reg));
  FDRE #(
    .INIT(1'b0)) 
    \sig_cmd_addr_reg_reg[17] 
       (.C(m_axi_sg_aclk),
        .CE(sig_load_input_cmd),
        .D(Q[12]),
        .Q(\sig_next_addr_reg_reg[31] [11]),
        .R(sig_cmd_stat_rst_user_reg_n_cdc_from_reg));
  FDRE #(
    .INIT(1'b0)) 
    \sig_cmd_addr_reg_reg[18] 
       (.C(m_axi_sg_aclk),
        .CE(sig_load_input_cmd),
        .D(Q[13]),
        .Q(\sig_next_addr_reg_reg[31] [12]),
        .R(sig_cmd_stat_rst_user_reg_n_cdc_from_reg));
  FDRE #(
    .INIT(1'b0)) 
    \sig_cmd_addr_reg_reg[19] 
       (.C(m_axi_sg_aclk),
        .CE(sig_load_input_cmd),
        .D(Q[14]),
        .Q(\sig_next_addr_reg_reg[31] [13]),
        .R(sig_cmd_stat_rst_user_reg_n_cdc_from_reg));
  FDRE #(
    .INIT(1'b0)) 
    \sig_cmd_addr_reg_reg[20] 
       (.C(m_axi_sg_aclk),
        .CE(sig_load_input_cmd),
        .D(Q[15]),
        .Q(\sig_next_addr_reg_reg[31] [14]),
        .R(sig_cmd_stat_rst_user_reg_n_cdc_from_reg));
  FDRE #(
    .INIT(1'b0)) 
    \sig_cmd_addr_reg_reg[21] 
       (.C(m_axi_sg_aclk),
        .CE(sig_load_input_cmd),
        .D(Q[16]),
        .Q(\sig_next_addr_reg_reg[31] [15]),
        .R(sig_cmd_stat_rst_user_reg_n_cdc_from_reg));
  FDRE #(
    .INIT(1'b0)) 
    \sig_cmd_addr_reg_reg[22] 
       (.C(m_axi_sg_aclk),
        .CE(sig_load_input_cmd),
        .D(Q[17]),
        .Q(\sig_next_addr_reg_reg[31] [16]),
        .R(sig_cmd_stat_rst_user_reg_n_cdc_from_reg));
  FDRE #(
    .INIT(1'b0)) 
    \sig_cmd_addr_reg_reg[23] 
       (.C(m_axi_sg_aclk),
        .CE(sig_load_input_cmd),
        .D(Q[18]),
        .Q(\sig_next_addr_reg_reg[31] [17]),
        .R(sig_cmd_stat_rst_user_reg_n_cdc_from_reg));
  FDRE #(
    .INIT(1'b0)) 
    \sig_cmd_addr_reg_reg[24] 
       (.C(m_axi_sg_aclk),
        .CE(sig_load_input_cmd),
        .D(Q[19]),
        .Q(\sig_next_addr_reg_reg[31] [18]),
        .R(sig_cmd_stat_rst_user_reg_n_cdc_from_reg));
  FDRE #(
    .INIT(1'b0)) 
    \sig_cmd_addr_reg_reg[25] 
       (.C(m_axi_sg_aclk),
        .CE(sig_load_input_cmd),
        .D(Q[20]),
        .Q(\sig_next_addr_reg_reg[31] [19]),
        .R(sig_cmd_stat_rst_user_reg_n_cdc_from_reg));
  FDRE #(
    .INIT(1'b0)) 
    \sig_cmd_addr_reg_reg[26] 
       (.C(m_axi_sg_aclk),
        .CE(sig_load_input_cmd),
        .D(Q[21]),
        .Q(\sig_next_addr_reg_reg[31] [20]),
        .R(sig_cmd_stat_rst_user_reg_n_cdc_from_reg));
  FDRE #(
    .INIT(1'b0)) 
    \sig_cmd_addr_reg_reg[27] 
       (.C(m_axi_sg_aclk),
        .CE(sig_load_input_cmd),
        .D(Q[22]),
        .Q(\sig_next_addr_reg_reg[31] [21]),
        .R(sig_cmd_stat_rst_user_reg_n_cdc_from_reg));
  FDRE #(
    .INIT(1'b0)) 
    \sig_cmd_addr_reg_reg[28] 
       (.C(m_axi_sg_aclk),
        .CE(sig_load_input_cmd),
        .D(Q[23]),
        .Q(\sig_next_addr_reg_reg[31] [22]),
        .R(sig_cmd_stat_rst_user_reg_n_cdc_from_reg));
  FDRE #(
    .INIT(1'b0)) 
    \sig_cmd_addr_reg_reg[29] 
       (.C(m_axi_sg_aclk),
        .CE(sig_load_input_cmd),
        .D(Q[24]),
        .Q(\sig_next_addr_reg_reg[31] [23]),
        .R(sig_cmd_stat_rst_user_reg_n_cdc_from_reg));
  FDRE #(
    .INIT(1'b0)) 
    \sig_cmd_addr_reg_reg[30] 
       (.C(m_axi_sg_aclk),
        .CE(sig_load_input_cmd),
        .D(Q[25]),
        .Q(\sig_next_addr_reg_reg[31] [24]),
        .R(sig_cmd_stat_rst_user_reg_n_cdc_from_reg));
  FDRE #(
    .INIT(1'b0)) 
    \sig_cmd_addr_reg_reg[31] 
       (.C(m_axi_sg_aclk),
        .CE(sig_load_input_cmd),
        .D(Q[26]),
        .Q(\sig_next_addr_reg_reg[31] [25]),
        .R(sig_cmd_stat_rst_user_reg_n_cdc_from_reg));
  FDRE #(
    .INIT(1'b0)) 
    \sig_cmd_addr_reg_reg[6] 
       (.C(m_axi_sg_aclk),
        .CE(sig_load_input_cmd),
        .D(Q[1]),
        .Q(\sig_next_addr_reg_reg[31] [0]),
        .R(sig_cmd_stat_rst_user_reg_n_cdc_from_reg));
  FDRE #(
    .INIT(1'b0)) 
    \sig_cmd_addr_reg_reg[7] 
       (.C(m_axi_sg_aclk),
        .CE(sig_load_input_cmd),
        .D(Q[2]),
        .Q(\sig_next_addr_reg_reg[31] [1]),
        .R(sig_cmd_stat_rst_user_reg_n_cdc_from_reg));
  FDRE #(
    .INIT(1'b0)) 
    \sig_cmd_addr_reg_reg[8] 
       (.C(m_axi_sg_aclk),
        .CE(sig_load_input_cmd),
        .D(Q[3]),
        .Q(\sig_next_addr_reg_reg[31] [2]),
        .R(sig_cmd_stat_rst_user_reg_n_cdc_from_reg));
  FDRE #(
    .INIT(1'b0)) 
    \sig_cmd_addr_reg_reg[9] 
       (.C(m_axi_sg_aclk),
        .CE(sig_load_input_cmd),
        .D(Q[4]),
        .Q(\sig_next_addr_reg_reg[31] [3]),
        .R(sig_cmd_stat_rst_user_reg_n_cdc_from_reg));
  FDRE #(
    .INIT(1'b0)) 
    \sig_cmd_burst_reg_reg[0] 
       (.C(m_axi_sg_aclk),
        .CE(sig_load_input_cmd),
        .D(Q[0]),
        .Q(sig_cmd_burst_reg),
        .R(sig_cmd_stat_rst_user_reg_n_cdc_from_reg));
  FDSE #(
    .INIT(1'b0)) 
    sig_cmd_reg_empty_reg
       (.C(m_axi_sg_aclk),
        .CE(sig_load_input_cmd),
        .D(1'b0),
        .Q(sig_cmd_reg_empty),
        .S(sig_cmd_stat_rst_user_reg_n_cdc_from_reg));
  (* SOFT_HLUTNM = "soft_lutpair64" *) 
  LUT2 #(
    .INIT(4'hE)) 
    sm_set_error_i_1__0
       (.I0(sig_btt_is_zero_reg),
        .I1(sm_set_error),
        .O(sm_set_error_i_1__0_n_0));
  FDRE #(
    .INIT(1'b0)) 
    sm_set_error_reg
       (.C(m_axi_sg_aclk),
        .CE(1'b1),
        .D(sm_set_error_i_1__0_n_0),
        .Q(sm_set_error),
        .R(sig_cmd_stat_rst_user_reg_n_cdc_from_reg_0));
endmodule

(* ORIG_REF_NAME = "axi_sg_scc_wr" *) 
module design_1_axi_dma_0_0_axi_sg_scc_wr
   (sig_cmd_reg_empty,
    sig_mstr2data_cmd_valid,
    \sig_next_addr_reg_reg[3] ,
    sig_calc2dm_calc_err,
    sig_posted_to_axi_2_reg,
    sig_addr_valid_reg_reg,
    \sig_next_addr_reg_reg[31] ,
    SR,
    sig_load_input_cmd,
    m_axi_sg_aclk,
    sig_btt_is_zero,
    Q,
    sig_cmd_stat_rst_user_reg_n_cdc_from_reg,
    sig_cmd_stat_rst_user_reg_n_cdc_from_reg_0,
    \GEN_OMIT_INDET_BTT.sig_tlast_error_reg_reg ,
    sig_addr2wsc_cmd_fifo_empty);
  output sig_cmd_reg_empty;
  output sig_mstr2data_cmd_valid;
  output \sig_next_addr_reg_reg[3] ;
  output sig_calc2dm_calc_err;
  output sig_posted_to_axi_2_reg;
  output sig_addr_valid_reg_reg;
  output [26:0]\sig_next_addr_reg_reg[31] ;
  input [0:0]SR;
  input sig_load_input_cmd;
  input m_axi_sg_aclk;
  input sig_btt_is_zero;
  input [27:0]Q;
  input [0:0]sig_cmd_stat_rst_user_reg_n_cdc_from_reg;
  input sig_cmd_stat_rst_user_reg_n_cdc_from_reg_0;
  input \GEN_OMIT_INDET_BTT.sig_tlast_error_reg_reg ;
  input sig_addr2wsc_cmd_fifo_empty;

  wire \GEN_OMIT_INDET_BTT.sig_tlast_error_reg_reg ;
  wire [27:0]Q;
  wire [0:0]SR;
  wire m_axi_sg_aclk;
  wire sig_addr2wsc_cmd_fifo_empty;
  wire sig_addr_valid_reg_reg;
  wire sig_btt_is_zero;
  wire sig_btt_is_zero_reg_reg_n_0;
  wire sig_calc2dm_calc_err;
  wire sig_cmd_reg_empty;
  wire [0:0]sig_cmd_stat_rst_user_reg_n_cdc_from_reg;
  wire sig_cmd_stat_rst_user_reg_n_cdc_from_reg_0;
  wire sig_load_input_cmd;
  wire sig_mstr2data_cmd_valid;
  wire [26:0]\sig_next_addr_reg_reg[31] ;
  wire \sig_next_addr_reg_reg[3] ;
  wire sig_posted_to_axi_2_reg;
  wire sm_set_error_i_1_n_0;

  (* SOFT_HLUTNM = "soft_lutpair73" *) 
  LUT1 #(
    .INIT(2'h1)) 
    sig_addr_valid_reg_i_1__2
       (.I0(sig_calc2dm_calc_err),
        .O(sig_addr_valid_reg_reg));
  FDRE #(
    .INIT(1'b0)) 
    sig_btt_is_zero_reg_reg
       (.C(m_axi_sg_aclk),
        .CE(sig_load_input_cmd),
        .D(sig_btt_is_zero),
        .Q(sig_btt_is_zero_reg_reg_n_0),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    sig_cmd2addr_valid1_reg
       (.C(m_axi_sg_aclk),
        .CE(sig_load_input_cmd),
        .D(sig_load_input_cmd),
        .Q(sig_mstr2data_cmd_valid),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \sig_cmd_addr_reg_reg[10] 
       (.C(m_axi_sg_aclk),
        .CE(sig_load_input_cmd),
        .D(Q[6]),
        .Q(\sig_next_addr_reg_reg[31] [5]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \sig_cmd_addr_reg_reg[11] 
       (.C(m_axi_sg_aclk),
        .CE(sig_load_input_cmd),
        .D(Q[7]),
        .Q(\sig_next_addr_reg_reg[31] [6]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \sig_cmd_addr_reg_reg[12] 
       (.C(m_axi_sg_aclk),
        .CE(sig_load_input_cmd),
        .D(Q[8]),
        .Q(\sig_next_addr_reg_reg[31] [7]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \sig_cmd_addr_reg_reg[13] 
       (.C(m_axi_sg_aclk),
        .CE(sig_load_input_cmd),
        .D(Q[9]),
        .Q(\sig_next_addr_reg_reg[31] [8]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \sig_cmd_addr_reg_reg[14] 
       (.C(m_axi_sg_aclk),
        .CE(sig_load_input_cmd),
        .D(Q[10]),
        .Q(\sig_next_addr_reg_reg[31] [9]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \sig_cmd_addr_reg_reg[15] 
       (.C(m_axi_sg_aclk),
        .CE(sig_load_input_cmd),
        .D(Q[11]),
        .Q(\sig_next_addr_reg_reg[31] [10]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \sig_cmd_addr_reg_reg[16] 
       (.C(m_axi_sg_aclk),
        .CE(sig_load_input_cmd),
        .D(Q[12]),
        .Q(\sig_next_addr_reg_reg[31] [11]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \sig_cmd_addr_reg_reg[17] 
       (.C(m_axi_sg_aclk),
        .CE(sig_load_input_cmd),
        .D(Q[13]),
        .Q(\sig_next_addr_reg_reg[31] [12]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \sig_cmd_addr_reg_reg[18] 
       (.C(m_axi_sg_aclk),
        .CE(sig_load_input_cmd),
        .D(Q[14]),
        .Q(\sig_next_addr_reg_reg[31] [13]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \sig_cmd_addr_reg_reg[19] 
       (.C(m_axi_sg_aclk),
        .CE(sig_load_input_cmd),
        .D(Q[15]),
        .Q(\sig_next_addr_reg_reg[31] [14]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \sig_cmd_addr_reg_reg[20] 
       (.C(m_axi_sg_aclk),
        .CE(sig_load_input_cmd),
        .D(Q[16]),
        .Q(\sig_next_addr_reg_reg[31] [15]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \sig_cmd_addr_reg_reg[21] 
       (.C(m_axi_sg_aclk),
        .CE(sig_load_input_cmd),
        .D(Q[17]),
        .Q(\sig_next_addr_reg_reg[31] [16]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \sig_cmd_addr_reg_reg[22] 
       (.C(m_axi_sg_aclk),
        .CE(sig_load_input_cmd),
        .D(Q[18]),
        .Q(\sig_next_addr_reg_reg[31] [17]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \sig_cmd_addr_reg_reg[23] 
       (.C(m_axi_sg_aclk),
        .CE(sig_load_input_cmd),
        .D(Q[19]),
        .Q(\sig_next_addr_reg_reg[31] [18]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \sig_cmd_addr_reg_reg[24] 
       (.C(m_axi_sg_aclk),
        .CE(sig_load_input_cmd),
        .D(Q[20]),
        .Q(\sig_next_addr_reg_reg[31] [19]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \sig_cmd_addr_reg_reg[25] 
       (.C(m_axi_sg_aclk),
        .CE(sig_load_input_cmd),
        .D(Q[21]),
        .Q(\sig_next_addr_reg_reg[31] [20]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \sig_cmd_addr_reg_reg[26] 
       (.C(m_axi_sg_aclk),
        .CE(sig_load_input_cmd),
        .D(Q[22]),
        .Q(\sig_next_addr_reg_reg[31] [21]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \sig_cmd_addr_reg_reg[27] 
       (.C(m_axi_sg_aclk),
        .CE(sig_load_input_cmd),
        .D(Q[23]),
        .Q(\sig_next_addr_reg_reg[31] [22]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \sig_cmd_addr_reg_reg[28] 
       (.C(m_axi_sg_aclk),
        .CE(sig_load_input_cmd),
        .D(Q[24]),
        .Q(\sig_next_addr_reg_reg[31] [23]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \sig_cmd_addr_reg_reg[29] 
       (.C(m_axi_sg_aclk),
        .CE(sig_load_input_cmd),
        .D(Q[25]),
        .Q(\sig_next_addr_reg_reg[31] [24]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \sig_cmd_addr_reg_reg[30] 
       (.C(m_axi_sg_aclk),
        .CE(sig_load_input_cmd),
        .D(Q[26]),
        .Q(\sig_next_addr_reg_reg[31] [25]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \sig_cmd_addr_reg_reg[31] 
       (.C(m_axi_sg_aclk),
        .CE(sig_load_input_cmd),
        .D(Q[27]),
        .Q(\sig_next_addr_reg_reg[31] [26]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \sig_cmd_addr_reg_reg[3] 
       (.C(m_axi_sg_aclk),
        .CE(sig_load_input_cmd),
        .D(Q[0]),
        .Q(\sig_next_addr_reg_reg[3] ),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \sig_cmd_addr_reg_reg[4] 
       (.C(m_axi_sg_aclk),
        .CE(sig_load_input_cmd),
        .D(Q[1]),
        .Q(\sig_next_addr_reg_reg[31] [0]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \sig_cmd_addr_reg_reg[6] 
       (.C(m_axi_sg_aclk),
        .CE(sig_load_input_cmd),
        .D(Q[2]),
        .Q(\sig_next_addr_reg_reg[31] [1]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \sig_cmd_addr_reg_reg[7] 
       (.C(m_axi_sg_aclk),
        .CE(sig_load_input_cmd),
        .D(Q[3]),
        .Q(\sig_next_addr_reg_reg[31] [2]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \sig_cmd_addr_reg_reg[8] 
       (.C(m_axi_sg_aclk),
        .CE(sig_load_input_cmd),
        .D(Q[4]),
        .Q(\sig_next_addr_reg_reg[31] [3]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \sig_cmd_addr_reg_reg[9] 
       (.C(m_axi_sg_aclk),
        .CE(sig_load_input_cmd),
        .D(Q[5]),
        .Q(\sig_next_addr_reg_reg[31] [4]),
        .R(SR));
  FDSE #(
    .INIT(1'b0)) 
    sig_cmd_reg_empty_reg
       (.C(m_axi_sg_aclk),
        .CE(sig_load_input_cmd),
        .D(1'b0),
        .Q(sig_cmd_reg_empty),
        .S(SR));
  LUT4 #(
    .INIT(16'h0800)) 
    sig_posted_to_axi_2_i_1
       (.I0(sig_mstr2data_cmd_valid),
        .I1(sig_cmd_stat_rst_user_reg_n_cdc_from_reg_0),
        .I2(\GEN_OMIT_INDET_BTT.sig_tlast_error_reg_reg ),
        .I3(sig_addr2wsc_cmd_fifo_empty),
        .O(sig_posted_to_axi_2_reg));
  (* SOFT_HLUTNM = "soft_lutpair73" *) 
  LUT2 #(
    .INIT(4'hE)) 
    sm_set_error_i_1
       (.I0(sig_btt_is_zero_reg_reg_n_0),
        .I1(sig_calc2dm_calc_err),
        .O(sm_set_error_i_1_n_0));
  FDRE #(
    .INIT(1'b0)) 
    sm_set_error_reg
       (.C(m_axi_sg_aclk),
        .CE(1'b1),
        .D(sm_set_error_i_1_n_0),
        .Q(sig_calc2dm_calc_err),
        .R(sig_cmd_stat_rst_user_reg_n_cdc_from_reg));
endmodule

(* ORIG_REF_NAME = "axi_sg_updt_cmdsts_if" *) 
module design_1_axi_dma_0_0_axi_sg_updt_cmdsts_if
   (updt_decerr,
    updt_interr,
    updt_slverr,
    updt_error_reg_0,
    p_20_out_1,
    \GEN_CH2_UPDATE.ch2_dma_decerr_set_reg ,
    E,
    p_27_out,
    \GEN_CH1_UPDATE.ch1_dma_interr_set_reg ,
    \GEN_CH1_UPDATE.ch1_dma_slverr_set_reg ,
    \GEN_CH1_UPDATE.ch1_dma_decerr_set_reg ,
    \GEN_CH2_UPDATE.ch2_dma_interr_set_reg ,
    \GEN_CH2_UPDATE.ch2_dma_slverr_set_reg ,
    \GEN_CH2_UPDATE.ch2_dma_decerr_set_reg_0 ,
    SR,
    updt_decerr_i,
    m_axi_sg_aclk,
    updt_interr_i,
    updt_slverr_i,
    \updt_cs_reg[0] ,
    \USE_SINGLE_REG.sig_regfifo_dout_reg_reg[5] ,
    s_axis_updt_cmd_tready,
    p_12_out,
    p_11_out,
    \GEN_CH1_UPDATE.ch1_dma_interr_set_reg_0 ,
    p_10_out_3,
    \GEN_CH1_UPDATE.ch1_dma_slverr_set_reg_0 ,
    p_9_out,
    \GEN_CH1_UPDATE.ch1_dma_decerr_set_reg_0 ,
    p_6_out_5,
    \GEN_CH2_UPDATE.ch2_dma_interr_set_reg_0 ,
    p_5_out_6,
    \GEN_CH2_UPDATE.ch2_dma_slverr_set_reg_0 ,
    p_4_out,
    \GEN_CH2_UPDATE.ch2_dma_decerr_set_reg_1 );
  output updt_decerr;
  output updt_interr;
  output updt_slverr;
  output updt_error_reg_0;
  output p_20_out_1;
  output \GEN_CH2_UPDATE.ch2_dma_decerr_set_reg ;
  output [0:0]E;
  output p_27_out;
  output \GEN_CH1_UPDATE.ch1_dma_interr_set_reg ;
  output \GEN_CH1_UPDATE.ch1_dma_slverr_set_reg ;
  output \GEN_CH1_UPDATE.ch1_dma_decerr_set_reg ;
  output \GEN_CH2_UPDATE.ch2_dma_interr_set_reg ;
  output \GEN_CH2_UPDATE.ch2_dma_slverr_set_reg ;
  output \GEN_CH2_UPDATE.ch2_dma_decerr_set_reg_0 ;
  input [0:0]SR;
  input updt_decerr_i;
  input m_axi_sg_aclk;
  input updt_interr_i;
  input updt_slverr_i;
  input \updt_cs_reg[0] ;
  input \USE_SINGLE_REG.sig_regfifo_dout_reg_reg[5] ;
  input s_axis_updt_cmd_tready;
  input p_12_out;
  input p_11_out;
  input \GEN_CH1_UPDATE.ch1_dma_interr_set_reg_0 ;
  input p_10_out_3;
  input \GEN_CH1_UPDATE.ch1_dma_slverr_set_reg_0 ;
  input p_9_out;
  input \GEN_CH1_UPDATE.ch1_dma_decerr_set_reg_0 ;
  input p_6_out_5;
  input \GEN_CH2_UPDATE.ch2_dma_interr_set_reg_0 ;
  input p_5_out_6;
  input \GEN_CH2_UPDATE.ch2_dma_slverr_set_reg_0 ;
  input p_4_out;
  input \GEN_CH2_UPDATE.ch2_dma_decerr_set_reg_1 ;

  wire [0:0]E;
  wire \GEN_CH1_UPDATE.ch1_dma_decerr_set_reg ;
  wire \GEN_CH1_UPDATE.ch1_dma_decerr_set_reg_0 ;
  wire \GEN_CH1_UPDATE.ch1_dma_interr_set_reg ;
  wire \GEN_CH1_UPDATE.ch1_dma_interr_set_reg_0 ;
  wire \GEN_CH1_UPDATE.ch1_dma_slverr_set_reg ;
  wire \GEN_CH1_UPDATE.ch1_dma_slverr_set_reg_0 ;
  wire \GEN_CH2_UPDATE.ch2_dma_decerr_set_reg ;
  wire \GEN_CH2_UPDATE.ch2_dma_decerr_set_reg_0 ;
  wire \GEN_CH2_UPDATE.ch2_dma_decerr_set_reg_1 ;
  wire \GEN_CH2_UPDATE.ch2_dma_interr_set_reg ;
  wire \GEN_CH2_UPDATE.ch2_dma_interr_set_reg_0 ;
  wire \GEN_CH2_UPDATE.ch2_dma_slverr_set_reg ;
  wire \GEN_CH2_UPDATE.ch2_dma_slverr_set_reg_0 ;
  wire [0:0]SR;
  wire \USE_SINGLE_REG.sig_regfifo_dout_reg_reg[5] ;
  wire m_axi_sg_aclk;
  wire p_10_out_3;
  wire p_11_out;
  wire p_12_out;
  wire p_20_out_1;
  wire p_27_out;
  wire p_4_out;
  wire p_5_out_6;
  wire p_6_out_5;
  wire p_9_out;
  wire s_axis_updt_cmd_tready;
  wire \updt_cs_reg[0] ;
  wire updt_decerr;
  wire updt_decerr_i;
  wire updt_error_i_1_n_0;
  wire updt_error_reg_0;
  wire updt_interr;
  wire updt_interr_i;
  wire updt_slverr;
  wire updt_slverr_i;

  (* SOFT_HLUTNM = "soft_lutpair0" *) 
  LUT3 #(
    .INIT(8'hF8)) 
    \GEN_CH1_UPDATE.ch1_dma_decerr_set_i_1 
       (.I0(\GEN_CH2_UPDATE.ch2_dma_decerr_set_reg ),
        .I1(p_9_out),
        .I2(\GEN_CH1_UPDATE.ch1_dma_decerr_set_reg_0 ),
        .O(\GEN_CH1_UPDATE.ch1_dma_decerr_set_reg ));
  (* SOFT_HLUTNM = "soft_lutpair1" *) 
  LUT3 #(
    .INIT(8'hF8)) 
    \GEN_CH1_UPDATE.ch1_dma_interr_set_i_1 
       (.I0(\GEN_CH2_UPDATE.ch2_dma_decerr_set_reg ),
        .I1(p_11_out),
        .I2(\GEN_CH1_UPDATE.ch1_dma_interr_set_reg_0 ),
        .O(\GEN_CH1_UPDATE.ch1_dma_interr_set_reg ));
  (* SOFT_HLUTNM = "soft_lutpair1" *) 
  LUT3 #(
    .INIT(8'hF8)) 
    \GEN_CH1_UPDATE.ch1_dma_slverr_set_i_1 
       (.I0(p_10_out_3),
        .I1(\GEN_CH2_UPDATE.ch2_dma_decerr_set_reg ),
        .I2(\GEN_CH1_UPDATE.ch1_dma_slverr_set_reg_0 ),
        .O(\GEN_CH1_UPDATE.ch1_dma_slverr_set_reg ));
  (* SOFT_HLUTNM = "soft_lutpair0" *) 
  LUT2 #(
    .INIT(4'h8)) 
    \GEN_CH1_UPDATE.ch1_updt_ioc_irq_set_i_1 
       (.I0(\GEN_CH2_UPDATE.ch2_dma_decerr_set_reg ),
        .I1(p_12_out),
        .O(p_27_out));
  LUT3 #(
    .INIT(8'hF8)) 
    \GEN_CH2_UPDATE.ch2_dma_decerr_set_i_1 
       (.I0(\GEN_CH2_UPDATE.ch2_dma_decerr_set_reg ),
        .I1(p_4_out),
        .I2(\GEN_CH2_UPDATE.ch2_dma_decerr_set_reg_1 ),
        .O(\GEN_CH2_UPDATE.ch2_dma_decerr_set_reg_0 ));
  (* SOFT_HLUTNM = "soft_lutpair2" *) 
  LUT3 #(
    .INIT(8'hF8)) 
    \GEN_CH2_UPDATE.ch2_dma_interr_set_i_1 
       (.I0(\GEN_CH2_UPDATE.ch2_dma_decerr_set_reg ),
        .I1(p_6_out_5),
        .I2(\GEN_CH2_UPDATE.ch2_dma_interr_set_reg_0 ),
        .O(\GEN_CH2_UPDATE.ch2_dma_interr_set_reg ));
  (* SOFT_HLUTNM = "soft_lutpair2" *) 
  LUT3 #(
    .INIT(8'hF8)) 
    \GEN_CH2_UPDATE.ch2_dma_slverr_set_i_1 
       (.I0(\GEN_CH2_UPDATE.ch2_dma_decerr_set_reg ),
        .I1(p_5_out_6),
        .I2(\GEN_CH2_UPDATE.ch2_dma_slverr_set_reg_0 ),
        .O(\GEN_CH2_UPDATE.ch2_dma_slverr_set_reg ));
  LUT2 #(
    .INIT(4'h8)) 
    \USE_SINGLE_REG.sig_regfifo_dout_reg[63]_i_1__2 
       (.I0(p_20_out_1),
        .I1(s_axis_updt_cmd_tready),
        .O(E));
  FDRE s_axis_updt_cmd_tvalid_reg
       (.C(m_axi_sg_aclk),
        .CE(1'b1),
        .D(\updt_cs_reg[0] ),
        .Q(p_20_out_1),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    updt_decerr_i_reg
       (.C(m_axi_sg_aclk),
        .CE(1'b1),
        .D(updt_decerr_i),
        .Q(updt_decerr),
        .R(SR));
  FDRE updt_done_reg
       (.C(m_axi_sg_aclk),
        .CE(1'b1),
        .D(\USE_SINGLE_REG.sig_regfifo_dout_reg_reg[5] ),
        .Q(\GEN_CH2_UPDATE.ch2_dma_decerr_set_reg ),
        .R(1'b0));
  LUT4 #(
    .INIT(16'hFFFE)) 
    updt_error_i_1
       (.I0(updt_interr),
        .I1(updt_decerr),
        .I2(updt_slverr),
        .I3(updt_error_reg_0),
        .O(updt_error_i_1_n_0));
  FDRE updt_error_reg
       (.C(m_axi_sg_aclk),
        .CE(1'b1),
        .D(updt_error_i_1_n_0),
        .Q(updt_error_reg_0),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    updt_interr_i_reg
       (.C(m_axi_sg_aclk),
        .CE(1'b1),
        .D(updt_interr_i),
        .Q(updt_interr),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    updt_slverr_i_reg
       (.C(m_axi_sg_aclk),
        .CE(1'b1),
        .D(updt_slverr_i),
        .Q(updt_slverr),
        .R(SR));
endmodule

(* ORIG_REF_NAME = "axi_sg_updt_mngr" *) 
module design_1_axi_dma_0_0_axi_sg_updt_mngr
   (\axi_dma_tstvec[4] ,
    \axi_dma_tstvec[5] ,
    p_5_out,
    \GEN_Q_FOR_SYNC.S2MM_CHANNEL.updt_active_d2_reg ,
    p_38_out,
    p_54_out,
    sg_interr_reg,
    sg_slverr_reg,
    sg_decerr_reg,
    p_49_out,
    p_48_out,
    p_47_out,
    sg_interr_reg_0,
    sg_slverr_reg_0,
    sg_decerr_reg_0,
    p_23_out,
    p_22_out,
    p_21_out,
    p_20_out_1,
    updt_done,
    dma_interr_reg,
    dma_slverr_reg,
    dma_decerr_reg,
    sg_interr_reg_1,
    sg_slverr_reg_1,
    sg_decerr_reg_1,
    dma_interr_reg_0,
    dma_slverr_reg_0,
    dma_decerr_reg_0,
    sg_interr_reg_2,
    sg_slverr_reg_2,
    sg_decerr_reg_2,
    s2mm_halted_set0,
    s2mm_all_idle,
    E,
    \ftch_error_addr_reg[31] ,
    Q,
    \ftch_error_addr_reg[31]_0 ,
    SR,
    m_axi_sg_aclk,
    p_18_out,
    updt_decerr_i,
    updt_interr_i,
    updt_slverr_i,
    \USE_SINGLE_REG.sig_regfifo_dout_reg_reg[5] ,
    dma_interr_reg_1,
    dma_slverr_reg_1,
    dma_decerr_reg_1,
    p_59_out,
    sg_interr_reg_3,
    p_58_out,
    sg_slverr_reg_3,
    p_57_out,
    sg_decerr_reg_3,
    dma_interr_reg_2,
    dma_slverr_reg_2,
    dma_decerr_reg_2,
    p_33_out,
    sg_interr_reg_4,
    p_32_out,
    sg_slverr_reg_4,
    p_31_out,
    sg_decerr_reg_4,
    s2mm_dmacr,
    \dmacr_i_reg[2] ,
    s2mm_halt_cmplt,
    \FSM_sequential_GEN_SM_FOR_NO_LENGTH.s2mm_cs_reg[1] ,
    s2mm_cmnd_idle1,
    cmnds_queued_shift,
    p_34_out,
    s_axis_updt_cmd_tready,
    service_ch129_out__1,
    service_ch220_out__1,
    updt_curdesc_wren_reg,
    p_12_out,
    ftch_error_capture__4,
    m_axi_sg_aresetn,
    out,
    \GNE_SYNC_RESET.scndry_resetn_reg ,
    ftch_error_reg,
    p_11_out,
    p_10_out_3,
    p_9_out,
    p_6_out_5,
    p_5_out_6,
    p_4_out,
    \updt_curdesc_reg[31] );
  output \axi_dma_tstvec[4] ;
  output \axi_dma_tstvec[5] ;
  output p_5_out;
  output \GEN_Q_FOR_SYNC.S2MM_CHANNEL.updt_active_d2_reg ;
  output p_38_out;
  output p_54_out;
  output sg_interr_reg;
  output sg_slverr_reg;
  output sg_decerr_reg;
  output p_49_out;
  output p_48_out;
  output p_47_out;
  output sg_interr_reg_0;
  output sg_slverr_reg_0;
  output sg_decerr_reg_0;
  output p_23_out;
  output p_22_out;
  output p_21_out;
  output p_20_out_1;
  output updt_done;
  output dma_interr_reg;
  output dma_slverr_reg;
  output dma_decerr_reg;
  output sg_interr_reg_1;
  output sg_slverr_reg_1;
  output sg_decerr_reg_1;
  output dma_interr_reg_0;
  output dma_slverr_reg_0;
  output dma_decerr_reg_0;
  output sg_interr_reg_2;
  output sg_slverr_reg_2;
  output sg_decerr_reg_2;
  output s2mm_halted_set0;
  output s2mm_all_idle;
  output [0:0]E;
  output [0:0]\ftch_error_addr_reg[31] ;
  output [26:0]Q;
  output [25:0]\ftch_error_addr_reg[31]_0 ;
  input [0:0]SR;
  input m_axi_sg_aclk;
  input p_18_out;
  input updt_decerr_i;
  input updt_interr_i;
  input updt_slverr_i;
  input \USE_SINGLE_REG.sig_regfifo_dout_reg_reg[5] ;
  input dma_interr_reg_1;
  input dma_slverr_reg_1;
  input dma_decerr_reg_1;
  input p_59_out;
  input sg_interr_reg_3;
  input p_58_out;
  input sg_slverr_reg_3;
  input p_57_out;
  input sg_decerr_reg_3;
  input dma_interr_reg_2;
  input dma_slverr_reg_2;
  input dma_decerr_reg_2;
  input p_33_out;
  input sg_interr_reg_4;
  input p_32_out;
  input sg_slverr_reg_4;
  input p_31_out;
  input sg_decerr_reg_4;
  input [0:0]s2mm_dmacr;
  input \dmacr_i_reg[2] ;
  input s2mm_halt_cmplt;
  input [1:0]\FSM_sequential_GEN_SM_FOR_NO_LENGTH.s2mm_cs_reg[1] ;
  input s2mm_cmnd_idle1;
  input [0:0]cmnds_queued_shift;
  input p_34_out;
  input s_axis_updt_cmd_tready;
  input service_ch129_out__1;
  input service_ch220_out__1;
  input [0:0]updt_curdesc_wren_reg;
  input p_12_out;
  input ftch_error_capture__4;
  input m_axi_sg_aresetn;
  input out;
  input \GNE_SYNC_RESET.scndry_resetn_reg ;
  input ftch_error_reg;
  input p_11_out;
  input p_10_out_3;
  input p_9_out;
  input p_6_out_5;
  input p_5_out_6;
  input p_4_out;
  input [25:0]\updt_curdesc_reg[31] ;

  wire [0:0]E;
  wire [1:0]\FSM_sequential_GEN_SM_FOR_NO_LENGTH.s2mm_cs_reg[1] ;
  wire \GEN_Q_FOR_SYNC.S2MM_CHANNEL.updt_active_d2_reg ;
  wire \GNE_SYNC_RESET.scndry_resetn_reg ;
  wire I_UPDT_CMDSTS_IF_n_10;
  wire I_UPDT_CMDSTS_IF_n_11;
  wire I_UPDT_CMDSTS_IF_n_12;
  wire I_UPDT_CMDSTS_IF_n_13;
  wire I_UPDT_CMDSTS_IF_n_8;
  wire I_UPDT_CMDSTS_IF_n_9;
  wire I_UPDT_SG_n_32;
  wire [26:0]Q;
  wire [0:0]SR;
  wire \USE_SINGLE_REG.sig_regfifo_dout_reg_reg[5] ;
  wire \axi_dma_tstvec[4] ;
  wire \axi_dma_tstvec[5] ;
  wire [0:0]cmnds_queued_shift;
  wire dma_decerr_reg;
  wire dma_decerr_reg_0;
  wire dma_decerr_reg_1;
  wire dma_decerr_reg_2;
  wire dma_interr_reg;
  wire dma_interr_reg_0;
  wire dma_interr_reg_1;
  wire dma_interr_reg_2;
  wire dma_slverr_reg;
  wire dma_slverr_reg_0;
  wire dma_slverr_reg_1;
  wire dma_slverr_reg_2;
  wire \dmacr_i_reg[2] ;
  wire [0:0]\ftch_error_addr_reg[31] ;
  wire [25:0]\ftch_error_addr_reg[31]_0 ;
  wire ftch_error_capture__4;
  wire ftch_error_reg;
  wire m_axi_sg_aclk;
  wire m_axi_sg_aresetn;
  wire out;
  wire p_10_out_3;
  wire p_11_out;
  wire p_12_out;
  wire p_18_out;
  wire p_20_out_1;
  wire p_21_out;
  wire p_22_out;
  wire p_23_out;
  wire p_27_out;
  wire p_31_out;
  wire p_32_out;
  wire p_33_out;
  wire p_34_out;
  wire p_38_out;
  wire p_47_out;
  wire p_48_out;
  wire p_49_out;
  wire p_4_out;
  wire p_54_out;
  wire p_57_out;
  wire p_58_out;
  wire p_59_out;
  wire p_5_out;
  wire p_5_out_6;
  wire p_6_out_5;
  wire p_9_out;
  wire s2mm_all_idle;
  wire s2mm_cmnd_idle1;
  wire [0:0]s2mm_dmacr;
  wire s2mm_halt_cmplt;
  wire s2mm_halted_set0;
  wire s_axis_updt_cmd_tready;
  wire service_ch129_out__1;
  wire service_ch220_out__1;
  wire sg_decerr_reg;
  wire sg_decerr_reg_0;
  wire sg_decerr_reg_1;
  wire sg_decerr_reg_2;
  wire sg_decerr_reg_3;
  wire sg_decerr_reg_4;
  wire sg_interr_reg;
  wire sg_interr_reg_0;
  wire sg_interr_reg_1;
  wire sg_interr_reg_2;
  wire sg_interr_reg_3;
  wire sg_interr_reg_4;
  wire sg_slverr_reg;
  wire sg_slverr_reg_0;
  wire sg_slverr_reg_1;
  wire sg_slverr_reg_2;
  wire sg_slverr_reg_3;
  wire sg_slverr_reg_4;
  wire [25:0]\updt_curdesc_reg[31] ;
  wire [0:0]updt_curdesc_wren_reg;
  wire updt_decerr;
  wire updt_decerr_i;
  wire updt_done;
  wire updt_interr;
  wire updt_interr_i;
  wire updt_slverr;
  wire updt_slverr_i;

  design_1_axi_dma_0_0_axi_sg_updt_cmdsts_if I_UPDT_CMDSTS_IF
       (.E(E),
        .\GEN_CH1_UPDATE.ch1_dma_decerr_set_reg (I_UPDT_CMDSTS_IF_n_10),
        .\GEN_CH1_UPDATE.ch1_dma_decerr_set_reg_0 (p_47_out),
        .\GEN_CH1_UPDATE.ch1_dma_interr_set_reg (I_UPDT_CMDSTS_IF_n_8),
        .\GEN_CH1_UPDATE.ch1_dma_interr_set_reg_0 (p_49_out),
        .\GEN_CH1_UPDATE.ch1_dma_slverr_set_reg (I_UPDT_CMDSTS_IF_n_9),
        .\GEN_CH1_UPDATE.ch1_dma_slverr_set_reg_0 (p_48_out),
        .\GEN_CH2_UPDATE.ch2_dma_decerr_set_reg (updt_done),
        .\GEN_CH2_UPDATE.ch2_dma_decerr_set_reg_0 (I_UPDT_CMDSTS_IF_n_13),
        .\GEN_CH2_UPDATE.ch2_dma_decerr_set_reg_1 (p_21_out),
        .\GEN_CH2_UPDATE.ch2_dma_interr_set_reg (I_UPDT_CMDSTS_IF_n_11),
        .\GEN_CH2_UPDATE.ch2_dma_interr_set_reg_0 (p_23_out),
        .\GEN_CH2_UPDATE.ch2_dma_slverr_set_reg (I_UPDT_CMDSTS_IF_n_12),
        .\GEN_CH2_UPDATE.ch2_dma_slverr_set_reg_0 (p_22_out),
        .SR(SR),
        .\USE_SINGLE_REG.sig_regfifo_dout_reg_reg[5] (\USE_SINGLE_REG.sig_regfifo_dout_reg_reg[5] ),
        .m_axi_sg_aclk(m_axi_sg_aclk),
        .p_10_out_3(p_10_out_3),
        .p_11_out(p_11_out),
        .p_12_out(p_12_out),
        .p_20_out_1(p_20_out_1),
        .p_27_out(p_27_out),
        .p_4_out(p_4_out),
        .p_5_out_6(p_5_out_6),
        .p_6_out_5(p_6_out_5),
        .p_9_out(p_9_out),
        .s_axis_updt_cmd_tready(s_axis_updt_cmd_tready),
        .\updt_cs_reg[0] (I_UPDT_SG_n_32),
        .updt_decerr(updt_decerr),
        .updt_decerr_i(updt_decerr_i),
        .updt_error_reg_0(p_5_out),
        .updt_interr(updt_interr),
        .updt_interr_i(updt_interr_i),
        .updt_slverr(updt_slverr),
        .updt_slverr_i(updt_slverr_i));
  design_1_axi_dma_0_0_axi_sg_updt_sm I_UPDT_SG
       (.\FSM_sequential_GEN_SM_FOR_NO_LENGTH.s2mm_cs_reg[1] (\FSM_sequential_GEN_SM_FOR_NO_LENGTH.s2mm_cs_reg[1] ),
        .\GEN_Q_FOR_SYNC.MM2S_CHANNEL.updt_active_d1_reg (p_38_out),
        .\GEN_Q_FOR_SYNC.S2MM_CHANNEL.updt_active_d2_reg (\GEN_Q_FOR_SYNC.S2MM_CHANNEL.updt_active_d2_reg ),
        .\GNE_SYNC_RESET.scndry_resetn_reg (\GNE_SYNC_RESET.scndry_resetn_reg ),
        .Q(Q),
        .SR(SR),
        .\axi_dma_tstvec[4] (\axi_dma_tstvec[4] ),
        .\axi_dma_tstvec[5] (\axi_dma_tstvec[5] ),
        .cmnds_queued_shift(cmnds_queued_shift),
        .dma_decerr_reg(p_47_out),
        .dma_decerr_reg_0(p_21_out),
        .dma_decerr_reg_1(dma_decerr_reg),
        .dma_decerr_reg_2(dma_decerr_reg_0),
        .dma_decerr_reg_3(dma_decerr_reg_1),
        .dma_decerr_reg_4(dma_decerr_reg_2),
        .dma_interr_reg(p_49_out),
        .dma_interr_reg_0(p_23_out),
        .dma_interr_reg_1(dma_interr_reg),
        .dma_interr_reg_2(dma_interr_reg_0),
        .dma_interr_reg_3(dma_interr_reg_1),
        .dma_interr_reg_4(dma_interr_reg_2),
        .dma_slverr_reg(p_48_out),
        .dma_slverr_reg_0(p_22_out),
        .dma_slverr_reg_1(dma_slverr_reg),
        .dma_slverr_reg_2(dma_slverr_reg_0),
        .dma_slverr_reg_3(I_UPDT_CMDSTS_IF_n_9),
        .dma_slverr_reg_4(dma_slverr_reg_1),
        .dma_slverr_reg_5(dma_slverr_reg_2),
        .\dmacr_i_reg[2] (\dmacr_i_reg[2] ),
        .\ftch_error_addr_reg[31] (\ftch_error_addr_reg[31] ),
        .\ftch_error_addr_reg[31]_0 (\ftch_error_addr_reg[31]_0 ),
        .ftch_error_capture__4(ftch_error_capture__4),
        .ftch_error_reg(ftch_error_reg),
        .m_axi_sg_aclk(m_axi_sg_aclk),
        .m_axi_sg_aresetn(m_axi_sg_aresetn),
        .out(out),
        .p_18_out(p_18_out),
        .p_20_out_1(p_20_out_1),
        .p_27_out(p_27_out),
        .p_31_out(p_31_out),
        .p_32_out(p_32_out),
        .p_33_out(p_33_out),
        .p_34_out(p_34_out),
        .p_54_out(p_54_out),
        .p_57_out(p_57_out),
        .p_58_out(p_58_out),
        .p_59_out(p_59_out),
        .s2mm_all_idle(s2mm_all_idle),
        .s2mm_cmnd_idle1(s2mm_cmnd_idle1),
        .s2mm_dmacr(s2mm_dmacr),
        .s2mm_halt_cmplt(s2mm_halt_cmplt),
        .s2mm_halted_set0(s2mm_halted_set0),
        .s_axis_updt_cmd_tready(s_axis_updt_cmd_tready),
        .s_axis_updt_cmd_tvalid_reg(I_UPDT_SG_n_32),
        .service_ch129_out__1(service_ch129_out__1),
        .service_ch220_out__1(service_ch220_out__1),
        .sg_decerr_reg(sg_decerr_reg),
        .sg_decerr_reg_0(sg_decerr_reg_0),
        .sg_decerr_reg_1(sg_decerr_reg_1),
        .sg_decerr_reg_2(sg_decerr_reg_2),
        .sg_decerr_reg_3(sg_decerr_reg_3),
        .sg_decerr_reg_4(sg_decerr_reg_4),
        .sg_interr_reg(sg_interr_reg),
        .sg_interr_reg_0(sg_interr_reg_0),
        .sg_interr_reg_1(sg_interr_reg_1),
        .sg_interr_reg_2(sg_interr_reg_2),
        .sg_interr_reg_3(sg_interr_reg_3),
        .sg_interr_reg_4(sg_interr_reg_4),
        .sg_slverr_reg(sg_slverr_reg),
        .sg_slverr_reg_0(sg_slverr_reg_0),
        .sg_slverr_reg_1(sg_slverr_reg_1),
        .sg_slverr_reg_2(sg_slverr_reg_2),
        .sg_slverr_reg_3(sg_slverr_reg_3),
        .sg_slverr_reg_4(sg_slverr_reg_4),
        .\updt_curdesc_reg[31] (\updt_curdesc_reg[31] ),
        .updt_curdesc_wren_reg(updt_curdesc_wren_reg),
        .updt_decerr(updt_decerr),
        .updt_done_reg(I_UPDT_CMDSTS_IF_n_8),
        .updt_done_reg_0(I_UPDT_CMDSTS_IF_n_10),
        .updt_done_reg_1(I_UPDT_CMDSTS_IF_n_11),
        .updt_done_reg_2(I_UPDT_CMDSTS_IF_n_12),
        .updt_done_reg_3(I_UPDT_CMDSTS_IF_n_13),
        .updt_done_reg_4(updt_done),
        .updt_error_reg(p_5_out),
        .updt_interr(updt_interr),
        .updt_slverr(updt_slverr));
endmodule

(* ORIG_REF_NAME = "axi_sg_updt_q_mngr" *) 
module design_1_axi_dma_0_0_axi_sg_updt_q_mngr
   (\update_address_reg[4] ,
    sts2_queue_full,
    sts_queue_full,
    \GEN_Q_FOR_SYNC.S2MM_CHANNEL.ptr2_queue_full_reg ,
    \GEN_Q_FOR_SYNC.MM2S_CHANNEL.ptr_queue_full_reg ,
    p_12_out,
    p_11_out,
    p_10_out_3,
    p_9_out,
    p_6_out_5,
    p_5_out_6,
    p_4_out,
    sig_good_mmap_dbeat10_out__0,
    m_axi_sg_wvalid,
    p_1_out_7,
    service_ch129_out__1,
    service_ch220_out__1,
    p_18_out,
    m_axi_sg_wdata,
    sig_data2wsc_cmd_cmplt0,
    Q,
    SR,
    m_axi_sg_aclk,
    \GEN_CH2_UPDATE.ch2_active_i_reg ,
    p_38_out,
    s_axis_s2mm_tready,
    m_axi_sg_wready,
    sig_data2all_tlast_error,
    sig_next_calc_error_reg_reg,
    ftch_error_reg,
    updt_done,
    sig_next_cmd_cmplt_reg,
    out,
    \GNE_SYNC_RESET.scndry_resetn_reg ,
    \GEN_CH1_UPDATE.ch1_updt_ioc_irq_set_reg ,
    p_49_out,
    p_48_out,
    p_47_out,
    \GEN_CH2_UPDATE.ch2_updt_ioc_irq_set_reg ,
    p_23_out,
    p_22_out,
    p_21_out,
    s_axis_s2mm_updtsts_tvalid,
    s_axis_mm2s_updtsts_tvalid,
    m_axi_sg_aresetn,
    s_axis_s2mm_updtptr_tlast,
    mm2s_pending_ptr_updt,
    E,
    \updt_desc_reg0_reg[31] ,
    updt_data_reg,
    \updt_desc_reg0_reg[31]_0 ,
    \GEN_DESC_UPDT_QUEUE.updt_sts_reg ,
    \GEN_DESC_UPDT_QUEUE.GEN_DESC_UPDT_NO_STSAPP.updt_desc_sts_reg[31] ,
    updt_sts_reg,
    \updt_desc_reg2_reg[31] );
  output [0:0]\update_address_reg[4] ;
  output sts2_queue_full;
  output sts_queue_full;
  output \GEN_Q_FOR_SYNC.S2MM_CHANNEL.ptr2_queue_full_reg ;
  output \GEN_Q_FOR_SYNC.MM2S_CHANNEL.ptr_queue_full_reg ;
  output p_12_out;
  output p_11_out;
  output p_10_out_3;
  output p_9_out;
  output p_6_out_5;
  output p_5_out_6;
  output p_4_out;
  output sig_good_mmap_dbeat10_out__0;
  output m_axi_sg_wvalid;
  output p_1_out_7;
  output service_ch129_out__1;
  output service_ch220_out__1;
  output p_18_out;
  output [28:0]m_axi_sg_wdata;
  output sig_data2wsc_cmd_cmplt0;
  output [25:0]Q;
  input [0:0]SR;
  input m_axi_sg_aclk;
  input \GEN_CH2_UPDATE.ch2_active_i_reg ;
  input p_38_out;
  input s_axis_s2mm_tready;
  input m_axi_sg_wready;
  input sig_data2all_tlast_error;
  input sig_next_calc_error_reg_reg;
  input ftch_error_reg;
  input updt_done;
  input sig_next_cmd_cmplt_reg;
  input out;
  input \GNE_SYNC_RESET.scndry_resetn_reg ;
  input \GEN_CH1_UPDATE.ch1_updt_ioc_irq_set_reg ;
  input p_49_out;
  input p_48_out;
  input p_47_out;
  input \GEN_CH2_UPDATE.ch2_updt_ioc_irq_set_reg ;
  input p_23_out;
  input p_22_out;
  input p_21_out;
  input s_axis_s2mm_updtsts_tvalid;
  input s_axis_mm2s_updtsts_tvalid;
  input m_axi_sg_aresetn;
  input s_axis_s2mm_updtptr_tlast;
  input mm2s_pending_ptr_updt;
  input [0:0]E;
  input [25:0]\updt_desc_reg0_reg[31] ;
  input [0:0]updt_data_reg;
  input [25:0]\updt_desc_reg0_reg[31]_0 ;
  input [0:0]\GEN_DESC_UPDT_QUEUE.updt_sts_reg ;
  input [20:0]\GEN_DESC_UPDT_QUEUE.GEN_DESC_UPDT_NO_STSAPP.updt_desc_sts_reg[31] ;
  input [0:0]updt_sts_reg;
  input [28:0]\updt_desc_reg2_reg[31] ;

  wire [0:0]E;
  wire \GEN_CH1_UPDATE.ch1_updt_ioc_irq_set_reg ;
  wire \GEN_CH2_UPDATE.ch2_active_i_reg ;
  wire \GEN_CH2_UPDATE.ch2_updt_ioc_irq_set_reg ;
  wire [20:0]\GEN_DESC_UPDT_QUEUE.GEN_DESC_UPDT_NO_STSAPP.updt_desc_sts_reg[31] ;
  wire [0:0]\GEN_DESC_UPDT_QUEUE.updt_sts_reg ;
  wire \GEN_Q_FOR_SYNC.MM2S_CHANNEL.ptr_queue_full_reg ;
  wire \GEN_Q_FOR_SYNC.S2MM_CHANNEL.ptr2_queue_full_reg ;
  wire \GNE_SYNC_RESET.scndry_resetn_reg ;
  wire [25:0]Q;
  wire [0:0]SR;
  wire ftch_error_reg;
  wire m_axi_sg_aclk;
  wire m_axi_sg_aresetn;
  wire [28:0]m_axi_sg_wdata;
  wire m_axi_sg_wready;
  wire m_axi_sg_wvalid;
  wire mm2s_pending_ptr_updt;
  wire out;
  wire p_10_out_3;
  wire p_11_out;
  wire p_12_out;
  wire p_18_out;
  wire p_1_out_7;
  wire p_21_out;
  wire p_22_out;
  wire p_23_out;
  wire p_38_out;
  wire p_47_out;
  wire p_48_out;
  wire p_49_out;
  wire p_4_out;
  wire p_5_out_6;
  wire p_6_out_5;
  wire p_9_out;
  wire s_axis_mm2s_updtsts_tvalid;
  wire s_axis_s2mm_tready;
  wire s_axis_s2mm_updtptr_tlast;
  wire s_axis_s2mm_updtsts_tvalid;
  wire service_ch129_out__1;
  wire service_ch220_out__1;
  wire sig_data2all_tlast_error;
  wire sig_data2wsc_cmd_cmplt0;
  wire sig_good_mmap_dbeat10_out__0;
  wire sig_next_calc_error_reg_reg;
  wire sig_next_cmd_cmplt_reg;
  wire sts2_queue_full;
  wire sts_queue_full;
  wire [0:0]\update_address_reg[4] ;
  wire [0:0]updt_data_reg;
  wire [25:0]\updt_desc_reg0_reg[31] ;
  wire [25:0]\updt_desc_reg0_reg[31]_0 ;
  wire [28:0]\updt_desc_reg2_reg[31] ;
  wire updt_done;
  wire [0:0]updt_sts_reg;

  design_1_axi_dma_0_0_axi_sg_updt_queue \GEN_QUEUE.I_UPDT_DESC_QUEUE 
       (.E(E),
        .\GEN_CH1_UPDATE.ch1_updt_ioc_irq_set_reg (\GEN_CH1_UPDATE.ch1_updt_ioc_irq_set_reg ),
        .\GEN_CH2_UPDATE.ch2_active_i_reg (\GEN_CH2_UPDATE.ch2_active_i_reg ),
        .\GEN_CH2_UPDATE.ch2_updt_ioc_irq_set_reg (\GEN_CH2_UPDATE.ch2_updt_ioc_irq_set_reg ),
        .\GEN_DESC_UPDT_QUEUE.GEN_DESC_UPDT_NO_STSAPP.updt_desc_sts_reg[31] (\GEN_DESC_UPDT_QUEUE.GEN_DESC_UPDT_NO_STSAPP.updt_desc_sts_reg[31] ),
        .\GEN_DESC_UPDT_QUEUE.updt_sts_reg (\GEN_DESC_UPDT_QUEUE.updt_sts_reg ),
        .\GEN_Q_FOR_SYNC.MM2S_CHANNEL.ptr_queue_full_reg_0 (\GEN_Q_FOR_SYNC.MM2S_CHANNEL.ptr_queue_full_reg ),
        .\GEN_Q_FOR_SYNC.S2MM_CHANNEL.ptr2_queue_full_reg_0 (\GEN_Q_FOR_SYNC.S2MM_CHANNEL.ptr2_queue_full_reg ),
        .\GNE_SYNC_RESET.scndry_resetn_reg (\GNE_SYNC_RESET.scndry_resetn_reg ),
        .Q(Q),
        .SR(SR),
        .ftch_error_reg(ftch_error_reg),
        .m_axi_sg_aclk(m_axi_sg_aclk),
        .m_axi_sg_aresetn(m_axi_sg_aresetn),
        .m_axi_sg_wdata(m_axi_sg_wdata),
        .m_axi_sg_wready(m_axi_sg_wready),
        .m_axi_sg_wvalid(m_axi_sg_wvalid),
        .mm2s_pending_ptr_updt(mm2s_pending_ptr_updt),
        .out(out),
        .p_10_out_3(p_10_out_3),
        .p_11_out(p_11_out),
        .p_12_out(p_12_out),
        .p_18_out(p_18_out),
        .p_1_out_7(p_1_out_7),
        .p_21_out(p_21_out),
        .p_22_out(p_22_out),
        .p_23_out(p_23_out),
        .p_38_out(p_38_out),
        .p_47_out(p_47_out),
        .p_48_out(p_48_out),
        .p_49_out(p_49_out),
        .p_4_out(p_4_out),
        .p_5_out_6(p_5_out_6),
        .p_6_out_5(p_6_out_5),
        .p_9_out(p_9_out),
        .s_axis_mm2s_updtsts_tvalid(s_axis_mm2s_updtsts_tvalid),
        .s_axis_s2mm_tready(s_axis_s2mm_tready),
        .s_axis_s2mm_updtptr_tlast(s_axis_s2mm_updtptr_tlast),
        .s_axis_s2mm_updtsts_tvalid(s_axis_s2mm_updtsts_tvalid),
        .service_ch129_out__1(service_ch129_out__1),
        .service_ch220_out__1(service_ch220_out__1),
        .sig_data2all_tlast_error(sig_data2all_tlast_error),
        .sig_data2wsc_cmd_cmplt0(sig_data2wsc_cmd_cmplt0),
        .sig_good_mmap_dbeat10_out__0(sig_good_mmap_dbeat10_out__0),
        .sig_next_calc_error_reg_reg(sig_next_calc_error_reg_reg),
        .sig_next_cmd_cmplt_reg(sig_next_cmd_cmplt_reg),
        .sts2_queue_full(sts2_queue_full),
        .sts_queue_full(sts_queue_full),
        .\update_address_reg[4] (\update_address_reg[4] ),
        .updt_data_reg(updt_data_reg),
        .\updt_desc_reg0_reg[31] (\updt_desc_reg0_reg[31] ),
        .\updt_desc_reg0_reg[31]_0 (\updt_desc_reg0_reg[31]_0 ),
        .\updt_desc_reg2_reg[31] (\updt_desc_reg2_reg[31] ),
        .updt_done(updt_done),
        .updt_sts_reg(updt_sts_reg));
endmodule

(* ORIG_REF_NAME = "axi_sg_updt_queue" *) 
module design_1_axi_dma_0_0_axi_sg_updt_queue
   (\update_address_reg[4] ,
    sts2_queue_full,
    sts_queue_full,
    \GEN_Q_FOR_SYNC.S2MM_CHANNEL.ptr2_queue_full_reg_0 ,
    \GEN_Q_FOR_SYNC.MM2S_CHANNEL.ptr_queue_full_reg_0 ,
    p_12_out,
    p_11_out,
    p_10_out_3,
    p_9_out,
    p_6_out_5,
    p_5_out_6,
    p_4_out,
    sig_good_mmap_dbeat10_out__0,
    m_axi_sg_wvalid,
    p_1_out_7,
    service_ch129_out__1,
    service_ch220_out__1,
    p_18_out,
    m_axi_sg_wdata,
    sig_data2wsc_cmd_cmplt0,
    Q,
    SR,
    m_axi_sg_aclk,
    \GEN_CH2_UPDATE.ch2_active_i_reg ,
    p_38_out,
    s_axis_s2mm_tready,
    m_axi_sg_wready,
    sig_data2all_tlast_error,
    sig_next_calc_error_reg_reg,
    ftch_error_reg,
    updt_done,
    sig_next_cmd_cmplt_reg,
    out,
    \GNE_SYNC_RESET.scndry_resetn_reg ,
    \GEN_CH1_UPDATE.ch1_updt_ioc_irq_set_reg ,
    p_49_out,
    p_48_out,
    p_47_out,
    \GEN_CH2_UPDATE.ch2_updt_ioc_irq_set_reg ,
    p_23_out,
    p_22_out,
    p_21_out,
    s_axis_s2mm_updtsts_tvalid,
    s_axis_mm2s_updtsts_tvalid,
    m_axi_sg_aresetn,
    s_axis_s2mm_updtptr_tlast,
    mm2s_pending_ptr_updt,
    E,
    \updt_desc_reg0_reg[31] ,
    updt_data_reg,
    \updt_desc_reg0_reg[31]_0 ,
    \GEN_DESC_UPDT_QUEUE.updt_sts_reg ,
    \GEN_DESC_UPDT_QUEUE.GEN_DESC_UPDT_NO_STSAPP.updt_desc_sts_reg[31] ,
    updt_sts_reg,
    \updt_desc_reg2_reg[31] );
  output [0:0]\update_address_reg[4] ;
  output sts2_queue_full;
  output sts_queue_full;
  output \GEN_Q_FOR_SYNC.S2MM_CHANNEL.ptr2_queue_full_reg_0 ;
  output \GEN_Q_FOR_SYNC.MM2S_CHANNEL.ptr_queue_full_reg_0 ;
  output p_12_out;
  output p_11_out;
  output p_10_out_3;
  output p_9_out;
  output p_6_out_5;
  output p_5_out_6;
  output p_4_out;
  output sig_good_mmap_dbeat10_out__0;
  output m_axi_sg_wvalid;
  output p_1_out_7;
  output service_ch129_out__1;
  output service_ch220_out__1;
  output p_18_out;
  output [28:0]m_axi_sg_wdata;
  output sig_data2wsc_cmd_cmplt0;
  output [25:0]Q;
  input [0:0]SR;
  input m_axi_sg_aclk;
  input \GEN_CH2_UPDATE.ch2_active_i_reg ;
  input p_38_out;
  input s_axis_s2mm_tready;
  input m_axi_sg_wready;
  input sig_data2all_tlast_error;
  input sig_next_calc_error_reg_reg;
  input ftch_error_reg;
  input updt_done;
  input sig_next_cmd_cmplt_reg;
  input out;
  input \GNE_SYNC_RESET.scndry_resetn_reg ;
  input \GEN_CH1_UPDATE.ch1_updt_ioc_irq_set_reg ;
  input p_49_out;
  input p_48_out;
  input p_47_out;
  input \GEN_CH2_UPDATE.ch2_updt_ioc_irq_set_reg ;
  input p_23_out;
  input p_22_out;
  input p_21_out;
  input s_axis_s2mm_updtsts_tvalid;
  input s_axis_mm2s_updtsts_tvalid;
  input m_axi_sg_aresetn;
  input s_axis_s2mm_updtptr_tlast;
  input mm2s_pending_ptr_updt;
  input [0:0]E;
  input [25:0]\updt_desc_reg0_reg[31] ;
  input [0:0]updt_data_reg;
  input [25:0]\updt_desc_reg0_reg[31]_0 ;
  input [0:0]\GEN_DESC_UPDT_QUEUE.updt_sts_reg ;
  input [20:0]\GEN_DESC_UPDT_QUEUE.GEN_DESC_UPDT_NO_STSAPP.updt_desc_sts_reg[31] ;
  input [0:0]updt_sts_reg;
  input [28:0]\updt_desc_reg2_reg[31] ;

  wire [0:0]E;
  wire \GEN_CH1_UPDATE.ch1_updt_ioc_irq_set_reg ;
  wire \GEN_CH2_UPDATE.ch2_active_i_reg ;
  wire \GEN_CH2_UPDATE.ch2_updt_ioc_irq_set_reg ;
  wire [20:0]\GEN_DESC_UPDT_QUEUE.GEN_DESC_UPDT_NO_STSAPP.updt_desc_sts_reg[31] ;
  wire [0:0]\GEN_DESC_UPDT_QUEUE.updt_sts_reg ;
  wire \GEN_Q_FOR_SYNC.MM2S_CHANNEL.follower_empty_mm2s_i_1_n_0 ;
  wire \GEN_Q_FOR_SYNC.MM2S_CHANNEL.follower_full_mm2s_i_1_n_0 ;
  wire \GEN_Q_FOR_SYNC.MM2S_CHANNEL.follower_reg_mm2s_reg_n_0_[0] ;
  wire \GEN_Q_FOR_SYNC.MM2S_CHANNEL.follower_reg_mm2s_reg_n_0_[10] ;
  wire \GEN_Q_FOR_SYNC.MM2S_CHANNEL.follower_reg_mm2s_reg_n_0_[11] ;
  wire \GEN_Q_FOR_SYNC.MM2S_CHANNEL.follower_reg_mm2s_reg_n_0_[12] ;
  wire \GEN_Q_FOR_SYNC.MM2S_CHANNEL.follower_reg_mm2s_reg_n_0_[13] ;
  wire \GEN_Q_FOR_SYNC.MM2S_CHANNEL.follower_reg_mm2s_reg_n_0_[14] ;
  wire \GEN_Q_FOR_SYNC.MM2S_CHANNEL.follower_reg_mm2s_reg_n_0_[15] ;
  wire \GEN_Q_FOR_SYNC.MM2S_CHANNEL.follower_reg_mm2s_reg_n_0_[16] ;
  wire \GEN_Q_FOR_SYNC.MM2S_CHANNEL.follower_reg_mm2s_reg_n_0_[17] ;
  wire \GEN_Q_FOR_SYNC.MM2S_CHANNEL.follower_reg_mm2s_reg_n_0_[18] ;
  wire \GEN_Q_FOR_SYNC.MM2S_CHANNEL.follower_reg_mm2s_reg_n_0_[19] ;
  wire \GEN_Q_FOR_SYNC.MM2S_CHANNEL.follower_reg_mm2s_reg_n_0_[1] ;
  wire \GEN_Q_FOR_SYNC.MM2S_CHANNEL.follower_reg_mm2s_reg_n_0_[20] ;
  wire \GEN_Q_FOR_SYNC.MM2S_CHANNEL.follower_reg_mm2s_reg_n_0_[21] ;
  wire \GEN_Q_FOR_SYNC.MM2S_CHANNEL.follower_reg_mm2s_reg_n_0_[22] ;
  wire \GEN_Q_FOR_SYNC.MM2S_CHANNEL.follower_reg_mm2s_reg_n_0_[28] ;
  wire \GEN_Q_FOR_SYNC.MM2S_CHANNEL.follower_reg_mm2s_reg_n_0_[29] ;
  wire \GEN_Q_FOR_SYNC.MM2S_CHANNEL.follower_reg_mm2s_reg_n_0_[2] ;
  wire \GEN_Q_FOR_SYNC.MM2S_CHANNEL.follower_reg_mm2s_reg_n_0_[30] ;
  wire \GEN_Q_FOR_SYNC.MM2S_CHANNEL.follower_reg_mm2s_reg_n_0_[31] ;
  wire \GEN_Q_FOR_SYNC.MM2S_CHANNEL.follower_reg_mm2s_reg_n_0_[32] ;
  wire \GEN_Q_FOR_SYNC.MM2S_CHANNEL.follower_reg_mm2s_reg_n_0_[3] ;
  wire \GEN_Q_FOR_SYNC.MM2S_CHANNEL.follower_reg_mm2s_reg_n_0_[4] ;
  wire \GEN_Q_FOR_SYNC.MM2S_CHANNEL.follower_reg_mm2s_reg_n_0_[5] ;
  wire \GEN_Q_FOR_SYNC.MM2S_CHANNEL.follower_reg_mm2s_reg_n_0_[6] ;
  wire \GEN_Q_FOR_SYNC.MM2S_CHANNEL.follower_reg_mm2s_reg_n_0_[7] ;
  wire \GEN_Q_FOR_SYNC.MM2S_CHANNEL.follower_reg_mm2s_reg_n_0_[8] ;
  wire \GEN_Q_FOR_SYNC.MM2S_CHANNEL.follower_reg_mm2s_reg_n_0_[9] ;
  wire \GEN_Q_FOR_SYNC.MM2S_CHANNEL.ptr_queue_empty_i_1_n_0 ;
  wire \GEN_Q_FOR_SYNC.MM2S_CHANNEL.ptr_queue_full_i_1_n_0 ;
  wire \GEN_Q_FOR_SYNC.MM2S_CHANNEL.ptr_queue_full_reg_0 ;
  wire \GEN_Q_FOR_SYNC.MM2S_CHANNEL.sts_queue_empty_i_1_n_0 ;
  wire \GEN_Q_FOR_SYNC.MM2S_CHANNEL.sts_queue_full_i_1_n_0 ;
  wire \GEN_Q_FOR_SYNC.S2MM_CHANNEL.NO_APP_UPDATE.sts2_queue_empty_i_1_n_0 ;
  wire \GEN_Q_FOR_SYNC.S2MM_CHANNEL.NO_APP_UPDATE.sts2_queue_full_i_1_n_0 ;
  wire \GEN_Q_FOR_SYNC.S2MM_CHANNEL.follower_empty_s2mm_i_1_n_0 ;
  wire \GEN_Q_FOR_SYNC.S2MM_CHANNEL.follower_full_s2mm_i_1_n_0 ;
  wire \GEN_Q_FOR_SYNC.S2MM_CHANNEL.follower_reg_s2mm_reg_n_0_[0] ;
  wire \GEN_Q_FOR_SYNC.S2MM_CHANNEL.follower_reg_s2mm_reg_n_0_[10] ;
  wire \GEN_Q_FOR_SYNC.S2MM_CHANNEL.follower_reg_s2mm_reg_n_0_[11] ;
  wire \GEN_Q_FOR_SYNC.S2MM_CHANNEL.follower_reg_s2mm_reg_n_0_[12] ;
  wire \GEN_Q_FOR_SYNC.S2MM_CHANNEL.follower_reg_s2mm_reg_n_0_[13] ;
  wire \GEN_Q_FOR_SYNC.S2MM_CHANNEL.follower_reg_s2mm_reg_n_0_[1] ;
  wire \GEN_Q_FOR_SYNC.S2MM_CHANNEL.follower_reg_s2mm_reg_n_0_[26] ;
  wire \GEN_Q_FOR_SYNC.S2MM_CHANNEL.follower_reg_s2mm_reg_n_0_[27] ;
  wire \GEN_Q_FOR_SYNC.S2MM_CHANNEL.follower_reg_s2mm_reg_n_0_[28] ;
  wire \GEN_Q_FOR_SYNC.S2MM_CHANNEL.follower_reg_s2mm_reg_n_0_[29] ;
  wire \GEN_Q_FOR_SYNC.S2MM_CHANNEL.follower_reg_s2mm_reg_n_0_[2] ;
  wire \GEN_Q_FOR_SYNC.S2MM_CHANNEL.follower_reg_s2mm_reg_n_0_[30] ;
  wire \GEN_Q_FOR_SYNC.S2MM_CHANNEL.follower_reg_s2mm_reg_n_0_[31] ;
  wire \GEN_Q_FOR_SYNC.S2MM_CHANNEL.follower_reg_s2mm_reg_n_0_[3] ;
  wire \GEN_Q_FOR_SYNC.S2MM_CHANNEL.follower_reg_s2mm_reg_n_0_[4] ;
  wire \GEN_Q_FOR_SYNC.S2MM_CHANNEL.follower_reg_s2mm_reg_n_0_[5] ;
  wire \GEN_Q_FOR_SYNC.S2MM_CHANNEL.follower_reg_s2mm_reg_n_0_[6] ;
  wire \GEN_Q_FOR_SYNC.S2MM_CHANNEL.follower_reg_s2mm_reg_n_0_[7] ;
  wire \GEN_Q_FOR_SYNC.S2MM_CHANNEL.follower_reg_s2mm_reg_n_0_[8] ;
  wire \GEN_Q_FOR_SYNC.S2MM_CHANNEL.follower_reg_s2mm_reg_n_0_[9] ;
  wire \GEN_Q_FOR_SYNC.S2MM_CHANNEL.ptr2_queue_empty_i_1_n_0 ;
  wire \GEN_Q_FOR_SYNC.S2MM_CHANNEL.ptr2_queue_full_i_1_n_0 ;
  wire \GEN_Q_FOR_SYNC.S2MM_CHANNEL.ptr2_queue_full_reg_0 ;
  wire \GNE_SYNC_RESET.scndry_resetn_reg ;
  wire [25:0]Q;
  wire [0:0]SR;
  wire dataq_rden;
  wire dma2_decerr_i_1_n_0;
  wire dma2_interr_i_1_n_0;
  wire dma2_slverr_i_1_n_0;
  wire dma_decerr_i_1__1_n_0;
  wire dma_interr_i_1__1_n_0;
  wire dma_slverr_i_1__1_n_0;
  wire follower_empty_mm2s;
  wire follower_empty_s2mm;
  wire follower_full_mm2s;
  wire follower_full_s2mm;
  wire ftch_error_reg;
  wire m_axi_sg_aclk;
  wire m_axi_sg_aresetn;
  wire [28:0]m_axi_sg_wdata;
  wire m_axi_sg_wready;
  wire m_axi_sg_wvalid;
  wire mm2s_pending_ptr_updt;
  wire out;
  wire p_0_in4_in;
  wire p_0_in9_in;
  wire p_10_out_3;
  wire p_11_out;
  wire p_12_out;
  wire p_18_out;
  wire p_1_out_7;
  wire p_21_out;
  wire p_22_out;
  wire p_23_out;
  wire p_38_out;
  wire p_47_out;
  wire p_48_out;
  wire p_49_out;
  wire p_4_out;
  wire p_5_out_6;
  wire p_6_out_5;
  wire p_7_out_4;
  wire p_9_out;
  wire [1:0]pntr_cs;
  wire \pntr_cs[0]_i_2_n_0 ;
  wire \pntr_cs[1]_i_2_n_0 ;
  wire \pntr_cs[1]_i_5_n_0 ;
  wire [1:0]pntr_ns;
  wire [31:6]ptr2_queue_dout;
  wire ptr2_queue_empty;
  wire [31:6]ptr_queue_dout;
  wire [31:6]ptr_queue_dout_int;
  wire ptr_queue_empty;
  wire s_axis_mm2s_updtsts_tvalid;
  wire s_axis_s2mm_tready;
  wire s_axis_s2mm_updtptr_tlast;
  wire s_axis_s2mm_updtsts_tvalid;
  wire service_ch129_out__1;
  wire service_ch220_out__1;
  wire sig_data2all_tlast_error;
  wire sig_data2wsc_cmd_cmplt0;
  wire sig_good_mmap_dbeat10_out__0;
  wire sig_next_calc_error_reg_reg;
  wire sig_next_cmd_cmplt_reg;
  wire [33:0]sts2_queue_dout;
  wire sts2_queue_empty;
  wire sts2_queue_full;
  wire sts2_rden;
  wire [33:0]sts_queue_dout;
  wire sts_queue_empty;
  wire sts_queue_full;
  wire sts_rden;
  wire [0:0]\update_address_reg[4] ;
  wire updt2_ioc_i_1_n_0;
  wire updt2_tvalid__0;
  wire updt_active_d1;
  wire updt_active_d2;
  wire updt_curdesc0;
  wire [0:0]updt_data_reg;
  wire [25:0]\updt_desc_reg0_reg[31] ;
  wire [25:0]\updt_desc_reg0_reg[31]_0 ;
  wire [28:0]\updt_desc_reg2_reg[31] ;
  wire updt_done;
  wire updt_ioc_i_1_n_0;
  wire [0:0]updt_sts_reg;
  wire writing_status;
  wire writing_status_d1;
  wire writing_status_re_ch1;
  wire writing_status_re_ch2;

  (* SOFT_HLUTNM = "soft_lutpair14" *) 
  LUT3 #(
    .INIT(8'h01)) 
    \GEN_CH1_UPDATE.ch1_updt_idle_i_3 
       (.I0(ftch_error_reg),
        .I1(follower_empty_mm2s),
        .I2(ptr_queue_empty),
        .O(service_ch129_out__1));
  (* SOFT_HLUTNM = "soft_lutpair14" *) 
  LUT3 #(
    .INIT(8'h01)) 
    \GEN_CH2_UPDATE.ch2_active_i_i_3 
       (.I0(ftch_error_reg),
        .I1(follower_empty_s2mm),
        .I2(ptr2_queue_empty),
        .O(service_ch220_out__1));
  LUT2 #(
    .INIT(4'h8)) 
    \GEN_CH2_UPDATE.ch2_updt_ioc_irq_set_i_2 
       (.I0(p_7_out_4),
        .I1(updt_done),
        .O(p_18_out));
  LUT6 #(
    .INIT(64'hFF8F8F8F8F8F8F8F)) 
    \GEN_Q_FOR_SYNC.MM2S_CHANNEL.follower_empty_mm2s_i_1 
       (.I0(follower_empty_mm2s),
        .I1(sts_queue_empty),
        .I2(m_axi_sg_aresetn),
        .I3(s_axis_s2mm_tready),
        .I4(p_38_out),
        .I5(follower_full_mm2s),
        .O(\GEN_Q_FOR_SYNC.MM2S_CHANNEL.follower_empty_mm2s_i_1_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \GEN_Q_FOR_SYNC.MM2S_CHANNEL.follower_empty_mm2s_reg 
       (.C(m_axi_sg_aclk),
        .CE(1'b1),
        .D(\GEN_Q_FOR_SYNC.MM2S_CHANNEL.follower_empty_mm2s_i_1_n_0 ),
        .Q(follower_empty_mm2s),
        .R(1'b0));
  LUT6 #(
    .INIT(64'h00F0F0F020202020)) 
    \GEN_Q_FOR_SYNC.MM2S_CHANNEL.follower_full_mm2s_i_1 
       (.I0(follower_empty_mm2s),
        .I1(sts_queue_empty),
        .I2(m_axi_sg_aresetn),
        .I3(s_axis_s2mm_tready),
        .I4(p_38_out),
        .I5(follower_full_mm2s),
        .O(\GEN_Q_FOR_SYNC.MM2S_CHANNEL.follower_full_mm2s_i_1_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \GEN_Q_FOR_SYNC.MM2S_CHANNEL.follower_full_mm2s_reg 
       (.C(m_axi_sg_aclk),
        .CE(1'b1),
        .D(\GEN_Q_FOR_SYNC.MM2S_CHANNEL.follower_full_mm2s_i_1_n_0 ),
        .Q(follower_full_mm2s),
        .R(1'b0));
  LUT2 #(
    .INIT(4'h2)) 
    \GEN_Q_FOR_SYNC.MM2S_CHANNEL.follower_reg_mm2s[33]_i_1 
       (.I0(follower_empty_mm2s),
        .I1(sts_queue_empty),
        .O(sts_rden));
  FDRE #(
    .INIT(1'b0)) 
    \GEN_Q_FOR_SYNC.MM2S_CHANNEL.follower_reg_mm2s_reg[0] 
       (.C(m_axi_sg_aclk),
        .CE(sts_rden),
        .D(sts_queue_dout[0]),
        .Q(\GEN_Q_FOR_SYNC.MM2S_CHANNEL.follower_reg_mm2s_reg_n_0_[0] ),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \GEN_Q_FOR_SYNC.MM2S_CHANNEL.follower_reg_mm2s_reg[10] 
       (.C(m_axi_sg_aclk),
        .CE(sts_rden),
        .D(sts_queue_dout[10]),
        .Q(\GEN_Q_FOR_SYNC.MM2S_CHANNEL.follower_reg_mm2s_reg_n_0_[10] ),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \GEN_Q_FOR_SYNC.MM2S_CHANNEL.follower_reg_mm2s_reg[11] 
       (.C(m_axi_sg_aclk),
        .CE(sts_rden),
        .D(sts_queue_dout[11]),
        .Q(\GEN_Q_FOR_SYNC.MM2S_CHANNEL.follower_reg_mm2s_reg_n_0_[11] ),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \GEN_Q_FOR_SYNC.MM2S_CHANNEL.follower_reg_mm2s_reg[12] 
       (.C(m_axi_sg_aclk),
        .CE(sts_rden),
        .D(sts_queue_dout[12]),
        .Q(\GEN_Q_FOR_SYNC.MM2S_CHANNEL.follower_reg_mm2s_reg_n_0_[12] ),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \GEN_Q_FOR_SYNC.MM2S_CHANNEL.follower_reg_mm2s_reg[13] 
       (.C(m_axi_sg_aclk),
        .CE(sts_rden),
        .D(sts_queue_dout[13]),
        .Q(\GEN_Q_FOR_SYNC.MM2S_CHANNEL.follower_reg_mm2s_reg_n_0_[13] ),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \GEN_Q_FOR_SYNC.MM2S_CHANNEL.follower_reg_mm2s_reg[14] 
       (.C(m_axi_sg_aclk),
        .CE(sts_rden),
        .D(sts_queue_dout[14]),
        .Q(\GEN_Q_FOR_SYNC.MM2S_CHANNEL.follower_reg_mm2s_reg_n_0_[14] ),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \GEN_Q_FOR_SYNC.MM2S_CHANNEL.follower_reg_mm2s_reg[15] 
       (.C(m_axi_sg_aclk),
        .CE(sts_rden),
        .D(sts_queue_dout[15]),
        .Q(\GEN_Q_FOR_SYNC.MM2S_CHANNEL.follower_reg_mm2s_reg_n_0_[15] ),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \GEN_Q_FOR_SYNC.MM2S_CHANNEL.follower_reg_mm2s_reg[16] 
       (.C(m_axi_sg_aclk),
        .CE(sts_rden),
        .D(sts_queue_dout[16]),
        .Q(\GEN_Q_FOR_SYNC.MM2S_CHANNEL.follower_reg_mm2s_reg_n_0_[16] ),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \GEN_Q_FOR_SYNC.MM2S_CHANNEL.follower_reg_mm2s_reg[17] 
       (.C(m_axi_sg_aclk),
        .CE(sts_rden),
        .D(sts_queue_dout[17]),
        .Q(\GEN_Q_FOR_SYNC.MM2S_CHANNEL.follower_reg_mm2s_reg_n_0_[17] ),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \GEN_Q_FOR_SYNC.MM2S_CHANNEL.follower_reg_mm2s_reg[18] 
       (.C(m_axi_sg_aclk),
        .CE(sts_rden),
        .D(sts_queue_dout[18]),
        .Q(\GEN_Q_FOR_SYNC.MM2S_CHANNEL.follower_reg_mm2s_reg_n_0_[18] ),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \GEN_Q_FOR_SYNC.MM2S_CHANNEL.follower_reg_mm2s_reg[19] 
       (.C(m_axi_sg_aclk),
        .CE(sts_rden),
        .D(sts_queue_dout[19]),
        .Q(\GEN_Q_FOR_SYNC.MM2S_CHANNEL.follower_reg_mm2s_reg_n_0_[19] ),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \GEN_Q_FOR_SYNC.MM2S_CHANNEL.follower_reg_mm2s_reg[1] 
       (.C(m_axi_sg_aclk),
        .CE(sts_rden),
        .D(sts_queue_dout[1]),
        .Q(\GEN_Q_FOR_SYNC.MM2S_CHANNEL.follower_reg_mm2s_reg_n_0_[1] ),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \GEN_Q_FOR_SYNC.MM2S_CHANNEL.follower_reg_mm2s_reg[20] 
       (.C(m_axi_sg_aclk),
        .CE(sts_rden),
        .D(sts_queue_dout[20]),
        .Q(\GEN_Q_FOR_SYNC.MM2S_CHANNEL.follower_reg_mm2s_reg_n_0_[20] ),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \GEN_Q_FOR_SYNC.MM2S_CHANNEL.follower_reg_mm2s_reg[21] 
       (.C(m_axi_sg_aclk),
        .CE(sts_rden),
        .D(sts_queue_dout[21]),
        .Q(\GEN_Q_FOR_SYNC.MM2S_CHANNEL.follower_reg_mm2s_reg_n_0_[21] ),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \GEN_Q_FOR_SYNC.MM2S_CHANNEL.follower_reg_mm2s_reg[22] 
       (.C(m_axi_sg_aclk),
        .CE(sts_rden),
        .D(sts_queue_dout[22]),
        .Q(\GEN_Q_FOR_SYNC.MM2S_CHANNEL.follower_reg_mm2s_reg_n_0_[22] ),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \GEN_Q_FOR_SYNC.MM2S_CHANNEL.follower_reg_mm2s_reg[28] 
       (.C(m_axi_sg_aclk),
        .CE(sts_rden),
        .D(sts_queue_dout[28]),
        .Q(\GEN_Q_FOR_SYNC.MM2S_CHANNEL.follower_reg_mm2s_reg_n_0_[28] ),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \GEN_Q_FOR_SYNC.MM2S_CHANNEL.follower_reg_mm2s_reg[29] 
       (.C(m_axi_sg_aclk),
        .CE(sts_rden),
        .D(sts_queue_dout[29]),
        .Q(\GEN_Q_FOR_SYNC.MM2S_CHANNEL.follower_reg_mm2s_reg_n_0_[29] ),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \GEN_Q_FOR_SYNC.MM2S_CHANNEL.follower_reg_mm2s_reg[2] 
       (.C(m_axi_sg_aclk),
        .CE(sts_rden),
        .D(sts_queue_dout[2]),
        .Q(\GEN_Q_FOR_SYNC.MM2S_CHANNEL.follower_reg_mm2s_reg_n_0_[2] ),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \GEN_Q_FOR_SYNC.MM2S_CHANNEL.follower_reg_mm2s_reg[30] 
       (.C(m_axi_sg_aclk),
        .CE(sts_rden),
        .D(sts_queue_dout[30]),
        .Q(\GEN_Q_FOR_SYNC.MM2S_CHANNEL.follower_reg_mm2s_reg_n_0_[30] ),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \GEN_Q_FOR_SYNC.MM2S_CHANNEL.follower_reg_mm2s_reg[31] 
       (.C(m_axi_sg_aclk),
        .CE(sts_rden),
        .D(sts_queue_dout[31]),
        .Q(\GEN_Q_FOR_SYNC.MM2S_CHANNEL.follower_reg_mm2s_reg_n_0_[31] ),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \GEN_Q_FOR_SYNC.MM2S_CHANNEL.follower_reg_mm2s_reg[32] 
       (.C(m_axi_sg_aclk),
        .CE(sts_rden),
        .D(sts_queue_dout[32]),
        .Q(\GEN_Q_FOR_SYNC.MM2S_CHANNEL.follower_reg_mm2s_reg_n_0_[32] ),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \GEN_Q_FOR_SYNC.MM2S_CHANNEL.follower_reg_mm2s_reg[33] 
       (.C(m_axi_sg_aclk),
        .CE(sts_rden),
        .D(sts_queue_dout[33]),
        .Q(p_0_in9_in),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \GEN_Q_FOR_SYNC.MM2S_CHANNEL.follower_reg_mm2s_reg[3] 
       (.C(m_axi_sg_aclk),
        .CE(sts_rden),
        .D(sts_queue_dout[3]),
        .Q(\GEN_Q_FOR_SYNC.MM2S_CHANNEL.follower_reg_mm2s_reg_n_0_[3] ),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \GEN_Q_FOR_SYNC.MM2S_CHANNEL.follower_reg_mm2s_reg[4] 
       (.C(m_axi_sg_aclk),
        .CE(sts_rden),
        .D(sts_queue_dout[4]),
        .Q(\GEN_Q_FOR_SYNC.MM2S_CHANNEL.follower_reg_mm2s_reg_n_0_[4] ),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \GEN_Q_FOR_SYNC.MM2S_CHANNEL.follower_reg_mm2s_reg[5] 
       (.C(m_axi_sg_aclk),
        .CE(sts_rden),
        .D(sts_queue_dout[5]),
        .Q(\GEN_Q_FOR_SYNC.MM2S_CHANNEL.follower_reg_mm2s_reg_n_0_[5] ),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \GEN_Q_FOR_SYNC.MM2S_CHANNEL.follower_reg_mm2s_reg[6] 
       (.C(m_axi_sg_aclk),
        .CE(sts_rden),
        .D(sts_queue_dout[6]),
        .Q(\GEN_Q_FOR_SYNC.MM2S_CHANNEL.follower_reg_mm2s_reg_n_0_[6] ),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \GEN_Q_FOR_SYNC.MM2S_CHANNEL.follower_reg_mm2s_reg[7] 
       (.C(m_axi_sg_aclk),
        .CE(sts_rden),
        .D(sts_queue_dout[7]),
        .Q(\GEN_Q_FOR_SYNC.MM2S_CHANNEL.follower_reg_mm2s_reg_n_0_[7] ),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \GEN_Q_FOR_SYNC.MM2S_CHANNEL.follower_reg_mm2s_reg[8] 
       (.C(m_axi_sg_aclk),
        .CE(sts_rden),
        .D(sts_queue_dout[8]),
        .Q(\GEN_Q_FOR_SYNC.MM2S_CHANNEL.follower_reg_mm2s_reg_n_0_[8] ),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \GEN_Q_FOR_SYNC.MM2S_CHANNEL.follower_reg_mm2s_reg[9] 
       (.C(m_axi_sg_aclk),
        .CE(sts_rden),
        .D(sts_queue_dout[9]),
        .Q(\GEN_Q_FOR_SYNC.MM2S_CHANNEL.follower_reg_mm2s_reg_n_0_[9] ),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \GEN_Q_FOR_SYNC.MM2S_CHANNEL.ptr_queue_dout_reg[10] 
       (.C(m_axi_sg_aclk),
        .CE(E),
        .D(\updt_desc_reg0_reg[31] [4]),
        .Q(ptr_queue_dout[10]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \GEN_Q_FOR_SYNC.MM2S_CHANNEL.ptr_queue_dout_reg[11] 
       (.C(m_axi_sg_aclk),
        .CE(E),
        .D(\updt_desc_reg0_reg[31] [5]),
        .Q(ptr_queue_dout[11]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \GEN_Q_FOR_SYNC.MM2S_CHANNEL.ptr_queue_dout_reg[12] 
       (.C(m_axi_sg_aclk),
        .CE(E),
        .D(\updt_desc_reg0_reg[31] [6]),
        .Q(ptr_queue_dout[12]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \GEN_Q_FOR_SYNC.MM2S_CHANNEL.ptr_queue_dout_reg[13] 
       (.C(m_axi_sg_aclk),
        .CE(E),
        .D(\updt_desc_reg0_reg[31] [7]),
        .Q(ptr_queue_dout[13]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \GEN_Q_FOR_SYNC.MM2S_CHANNEL.ptr_queue_dout_reg[14] 
       (.C(m_axi_sg_aclk),
        .CE(E),
        .D(\updt_desc_reg0_reg[31] [8]),
        .Q(ptr_queue_dout[14]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \GEN_Q_FOR_SYNC.MM2S_CHANNEL.ptr_queue_dout_reg[15] 
       (.C(m_axi_sg_aclk),
        .CE(E),
        .D(\updt_desc_reg0_reg[31] [9]),
        .Q(ptr_queue_dout[15]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \GEN_Q_FOR_SYNC.MM2S_CHANNEL.ptr_queue_dout_reg[16] 
       (.C(m_axi_sg_aclk),
        .CE(E),
        .D(\updt_desc_reg0_reg[31] [10]),
        .Q(ptr_queue_dout[16]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \GEN_Q_FOR_SYNC.MM2S_CHANNEL.ptr_queue_dout_reg[17] 
       (.C(m_axi_sg_aclk),
        .CE(E),
        .D(\updt_desc_reg0_reg[31] [11]),
        .Q(ptr_queue_dout[17]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \GEN_Q_FOR_SYNC.MM2S_CHANNEL.ptr_queue_dout_reg[18] 
       (.C(m_axi_sg_aclk),
        .CE(E),
        .D(\updt_desc_reg0_reg[31] [12]),
        .Q(ptr_queue_dout[18]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \GEN_Q_FOR_SYNC.MM2S_CHANNEL.ptr_queue_dout_reg[19] 
       (.C(m_axi_sg_aclk),
        .CE(E),
        .D(\updt_desc_reg0_reg[31] [13]),
        .Q(ptr_queue_dout[19]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \GEN_Q_FOR_SYNC.MM2S_CHANNEL.ptr_queue_dout_reg[20] 
       (.C(m_axi_sg_aclk),
        .CE(E),
        .D(\updt_desc_reg0_reg[31] [14]),
        .Q(ptr_queue_dout[20]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \GEN_Q_FOR_SYNC.MM2S_CHANNEL.ptr_queue_dout_reg[21] 
       (.C(m_axi_sg_aclk),
        .CE(E),
        .D(\updt_desc_reg0_reg[31] [15]),
        .Q(ptr_queue_dout[21]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \GEN_Q_FOR_SYNC.MM2S_CHANNEL.ptr_queue_dout_reg[22] 
       (.C(m_axi_sg_aclk),
        .CE(E),
        .D(\updt_desc_reg0_reg[31] [16]),
        .Q(ptr_queue_dout[22]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \GEN_Q_FOR_SYNC.MM2S_CHANNEL.ptr_queue_dout_reg[23] 
       (.C(m_axi_sg_aclk),
        .CE(E),
        .D(\updt_desc_reg0_reg[31] [17]),
        .Q(ptr_queue_dout[23]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \GEN_Q_FOR_SYNC.MM2S_CHANNEL.ptr_queue_dout_reg[24] 
       (.C(m_axi_sg_aclk),
        .CE(E),
        .D(\updt_desc_reg0_reg[31] [18]),
        .Q(ptr_queue_dout[24]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \GEN_Q_FOR_SYNC.MM2S_CHANNEL.ptr_queue_dout_reg[25] 
       (.C(m_axi_sg_aclk),
        .CE(E),
        .D(\updt_desc_reg0_reg[31] [19]),
        .Q(ptr_queue_dout[25]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \GEN_Q_FOR_SYNC.MM2S_CHANNEL.ptr_queue_dout_reg[26] 
       (.C(m_axi_sg_aclk),
        .CE(E),
        .D(\updt_desc_reg0_reg[31] [20]),
        .Q(ptr_queue_dout[26]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \GEN_Q_FOR_SYNC.MM2S_CHANNEL.ptr_queue_dout_reg[27] 
       (.C(m_axi_sg_aclk),
        .CE(E),
        .D(\updt_desc_reg0_reg[31] [21]),
        .Q(ptr_queue_dout[27]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \GEN_Q_FOR_SYNC.MM2S_CHANNEL.ptr_queue_dout_reg[28] 
       (.C(m_axi_sg_aclk),
        .CE(E),
        .D(\updt_desc_reg0_reg[31] [22]),
        .Q(ptr_queue_dout[28]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \GEN_Q_FOR_SYNC.MM2S_CHANNEL.ptr_queue_dout_reg[29] 
       (.C(m_axi_sg_aclk),
        .CE(E),
        .D(\updt_desc_reg0_reg[31] [23]),
        .Q(ptr_queue_dout[29]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \GEN_Q_FOR_SYNC.MM2S_CHANNEL.ptr_queue_dout_reg[30] 
       (.C(m_axi_sg_aclk),
        .CE(E),
        .D(\updt_desc_reg0_reg[31] [24]),
        .Q(ptr_queue_dout[30]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \GEN_Q_FOR_SYNC.MM2S_CHANNEL.ptr_queue_dout_reg[31] 
       (.C(m_axi_sg_aclk),
        .CE(E),
        .D(\updt_desc_reg0_reg[31] [25]),
        .Q(ptr_queue_dout[31]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \GEN_Q_FOR_SYNC.MM2S_CHANNEL.ptr_queue_dout_reg[6] 
       (.C(m_axi_sg_aclk),
        .CE(E),
        .D(\updt_desc_reg0_reg[31] [0]),
        .Q(ptr_queue_dout[6]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \GEN_Q_FOR_SYNC.MM2S_CHANNEL.ptr_queue_dout_reg[7] 
       (.C(m_axi_sg_aclk),
        .CE(E),
        .D(\updt_desc_reg0_reg[31] [1]),
        .Q(ptr_queue_dout[7]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \GEN_Q_FOR_SYNC.MM2S_CHANNEL.ptr_queue_dout_reg[8] 
       (.C(m_axi_sg_aclk),
        .CE(E),
        .D(\updt_desc_reg0_reg[31] [2]),
        .Q(ptr_queue_dout[8]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \GEN_Q_FOR_SYNC.MM2S_CHANNEL.ptr_queue_dout_reg[9] 
       (.C(m_axi_sg_aclk),
        .CE(E),
        .D(\updt_desc_reg0_reg[31] [3]),
        .Q(ptr_queue_dout[9]),
        .R(SR));
  LUT6 #(
    .INIT(64'hBFFFBF0FBF0FBF0F)) 
    \GEN_Q_FOR_SYNC.MM2S_CHANNEL.ptr_queue_empty_i_1 
       (.I0(\GEN_Q_FOR_SYNC.MM2S_CHANNEL.ptr_queue_full_reg_0 ),
        .I1(mm2s_pending_ptr_updt),
        .I2(m_axi_sg_aresetn),
        .I3(ptr_queue_empty),
        .I4(p_38_out),
        .I5(dataq_rden),
        .O(\GEN_Q_FOR_SYNC.MM2S_CHANNEL.ptr_queue_empty_i_1_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \GEN_Q_FOR_SYNC.MM2S_CHANNEL.ptr_queue_empty_reg 
       (.C(m_axi_sg_aclk),
        .CE(1'b1),
        .D(\GEN_Q_FOR_SYNC.MM2S_CHANNEL.ptr_queue_empty_i_1_n_0 ),
        .Q(ptr_queue_empty),
        .R(1'b0));
  LUT6 #(
    .INIT(64'hE000E0E0E0E0E0E0)) 
    \GEN_Q_FOR_SYNC.MM2S_CHANNEL.ptr_queue_full_i_1 
       (.I0(\GEN_Q_FOR_SYNC.MM2S_CHANNEL.ptr_queue_full_reg_0 ),
        .I1(mm2s_pending_ptr_updt),
        .I2(m_axi_sg_aresetn),
        .I3(ptr_queue_empty),
        .I4(p_38_out),
        .I5(dataq_rden),
        .O(\GEN_Q_FOR_SYNC.MM2S_CHANNEL.ptr_queue_full_i_1_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \GEN_Q_FOR_SYNC.MM2S_CHANNEL.ptr_queue_full_reg 
       (.C(m_axi_sg_aclk),
        .CE(1'b1),
        .D(\GEN_Q_FOR_SYNC.MM2S_CHANNEL.ptr_queue_full_i_1_n_0 ),
        .Q(\GEN_Q_FOR_SYNC.MM2S_CHANNEL.ptr_queue_full_reg_0 ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \GEN_Q_FOR_SYNC.MM2S_CHANNEL.sts_queue_dout_reg[0] 
       (.C(m_axi_sg_aclk),
        .CE(updt_sts_reg),
        .D(\updt_desc_reg2_reg[31] [0]),
        .Q(sts_queue_dout[0]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \GEN_Q_FOR_SYNC.MM2S_CHANNEL.sts_queue_dout_reg[10] 
       (.C(m_axi_sg_aclk),
        .CE(updt_sts_reg),
        .D(\updt_desc_reg2_reg[31] [10]),
        .Q(sts_queue_dout[10]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \GEN_Q_FOR_SYNC.MM2S_CHANNEL.sts_queue_dout_reg[11] 
       (.C(m_axi_sg_aclk),
        .CE(updt_sts_reg),
        .D(\updt_desc_reg2_reg[31] [11]),
        .Q(sts_queue_dout[11]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \GEN_Q_FOR_SYNC.MM2S_CHANNEL.sts_queue_dout_reg[12] 
       (.C(m_axi_sg_aclk),
        .CE(updt_sts_reg),
        .D(\updt_desc_reg2_reg[31] [12]),
        .Q(sts_queue_dout[12]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \GEN_Q_FOR_SYNC.MM2S_CHANNEL.sts_queue_dout_reg[13] 
       (.C(m_axi_sg_aclk),
        .CE(updt_sts_reg),
        .D(\updt_desc_reg2_reg[31] [13]),
        .Q(sts_queue_dout[13]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \GEN_Q_FOR_SYNC.MM2S_CHANNEL.sts_queue_dout_reg[14] 
       (.C(m_axi_sg_aclk),
        .CE(updt_sts_reg),
        .D(\updt_desc_reg2_reg[31] [14]),
        .Q(sts_queue_dout[14]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \GEN_Q_FOR_SYNC.MM2S_CHANNEL.sts_queue_dout_reg[15] 
       (.C(m_axi_sg_aclk),
        .CE(updt_sts_reg),
        .D(\updt_desc_reg2_reg[31] [15]),
        .Q(sts_queue_dout[15]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \GEN_Q_FOR_SYNC.MM2S_CHANNEL.sts_queue_dout_reg[16] 
       (.C(m_axi_sg_aclk),
        .CE(updt_sts_reg),
        .D(\updt_desc_reg2_reg[31] [16]),
        .Q(sts_queue_dout[16]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \GEN_Q_FOR_SYNC.MM2S_CHANNEL.sts_queue_dout_reg[17] 
       (.C(m_axi_sg_aclk),
        .CE(updt_sts_reg),
        .D(\updt_desc_reg2_reg[31] [17]),
        .Q(sts_queue_dout[17]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \GEN_Q_FOR_SYNC.MM2S_CHANNEL.sts_queue_dout_reg[18] 
       (.C(m_axi_sg_aclk),
        .CE(updt_sts_reg),
        .D(\updt_desc_reg2_reg[31] [18]),
        .Q(sts_queue_dout[18]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \GEN_Q_FOR_SYNC.MM2S_CHANNEL.sts_queue_dout_reg[19] 
       (.C(m_axi_sg_aclk),
        .CE(updt_sts_reg),
        .D(\updt_desc_reg2_reg[31] [19]),
        .Q(sts_queue_dout[19]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \GEN_Q_FOR_SYNC.MM2S_CHANNEL.sts_queue_dout_reg[1] 
       (.C(m_axi_sg_aclk),
        .CE(updt_sts_reg),
        .D(\updt_desc_reg2_reg[31] [1]),
        .Q(sts_queue_dout[1]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \GEN_Q_FOR_SYNC.MM2S_CHANNEL.sts_queue_dout_reg[20] 
       (.C(m_axi_sg_aclk),
        .CE(updt_sts_reg),
        .D(\updt_desc_reg2_reg[31] [20]),
        .Q(sts_queue_dout[20]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \GEN_Q_FOR_SYNC.MM2S_CHANNEL.sts_queue_dout_reg[21] 
       (.C(m_axi_sg_aclk),
        .CE(updt_sts_reg),
        .D(\updt_desc_reg2_reg[31] [21]),
        .Q(sts_queue_dout[21]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \GEN_Q_FOR_SYNC.MM2S_CHANNEL.sts_queue_dout_reg[22] 
       (.C(m_axi_sg_aclk),
        .CE(updt_sts_reg),
        .D(\updt_desc_reg2_reg[31] [22]),
        .Q(sts_queue_dout[22]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \GEN_Q_FOR_SYNC.MM2S_CHANNEL.sts_queue_dout_reg[28] 
       (.C(m_axi_sg_aclk),
        .CE(updt_sts_reg),
        .D(\updt_desc_reg2_reg[31] [23]),
        .Q(sts_queue_dout[28]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \GEN_Q_FOR_SYNC.MM2S_CHANNEL.sts_queue_dout_reg[29] 
       (.C(m_axi_sg_aclk),
        .CE(updt_sts_reg),
        .D(\updt_desc_reg2_reg[31] [24]),
        .Q(sts_queue_dout[29]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \GEN_Q_FOR_SYNC.MM2S_CHANNEL.sts_queue_dout_reg[2] 
       (.C(m_axi_sg_aclk),
        .CE(updt_sts_reg),
        .D(\updt_desc_reg2_reg[31] [2]),
        .Q(sts_queue_dout[2]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \GEN_Q_FOR_SYNC.MM2S_CHANNEL.sts_queue_dout_reg[30] 
       (.C(m_axi_sg_aclk),
        .CE(updt_sts_reg),
        .D(\updt_desc_reg2_reg[31] [25]),
        .Q(sts_queue_dout[30]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \GEN_Q_FOR_SYNC.MM2S_CHANNEL.sts_queue_dout_reg[31] 
       (.C(m_axi_sg_aclk),
        .CE(updt_sts_reg),
        .D(\updt_desc_reg2_reg[31] [26]),
        .Q(sts_queue_dout[31]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \GEN_Q_FOR_SYNC.MM2S_CHANNEL.sts_queue_dout_reg[32] 
       (.C(m_axi_sg_aclk),
        .CE(updt_sts_reg),
        .D(\updt_desc_reg2_reg[31] [27]),
        .Q(sts_queue_dout[32]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \GEN_Q_FOR_SYNC.MM2S_CHANNEL.sts_queue_dout_reg[33] 
       (.C(m_axi_sg_aclk),
        .CE(updt_sts_reg),
        .D(\updt_desc_reg2_reg[31] [28]),
        .Q(sts_queue_dout[33]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \GEN_Q_FOR_SYNC.MM2S_CHANNEL.sts_queue_dout_reg[3] 
       (.C(m_axi_sg_aclk),
        .CE(updt_sts_reg),
        .D(\updt_desc_reg2_reg[31] [3]),
        .Q(sts_queue_dout[3]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \GEN_Q_FOR_SYNC.MM2S_CHANNEL.sts_queue_dout_reg[4] 
       (.C(m_axi_sg_aclk),
        .CE(updt_sts_reg),
        .D(\updt_desc_reg2_reg[31] [4]),
        .Q(sts_queue_dout[4]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \GEN_Q_FOR_SYNC.MM2S_CHANNEL.sts_queue_dout_reg[5] 
       (.C(m_axi_sg_aclk),
        .CE(updt_sts_reg),
        .D(\updt_desc_reg2_reg[31] [5]),
        .Q(sts_queue_dout[5]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \GEN_Q_FOR_SYNC.MM2S_CHANNEL.sts_queue_dout_reg[6] 
       (.C(m_axi_sg_aclk),
        .CE(updt_sts_reg),
        .D(\updt_desc_reg2_reg[31] [6]),
        .Q(sts_queue_dout[6]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \GEN_Q_FOR_SYNC.MM2S_CHANNEL.sts_queue_dout_reg[7] 
       (.C(m_axi_sg_aclk),
        .CE(updt_sts_reg),
        .D(\updt_desc_reg2_reg[31] [7]),
        .Q(sts_queue_dout[7]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \GEN_Q_FOR_SYNC.MM2S_CHANNEL.sts_queue_dout_reg[8] 
       (.C(m_axi_sg_aclk),
        .CE(updt_sts_reg),
        .D(\updt_desc_reg2_reg[31] [8]),
        .Q(sts_queue_dout[8]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \GEN_Q_FOR_SYNC.MM2S_CHANNEL.sts_queue_dout_reg[9] 
       (.C(m_axi_sg_aclk),
        .CE(updt_sts_reg),
        .D(\updt_desc_reg2_reg[31] [9]),
        .Q(sts_queue_dout[9]),
        .R(SR));
  LUT6 #(
    .INIT(64'hBBBFBBBFFFFF000F)) 
    \GEN_Q_FOR_SYNC.MM2S_CHANNEL.sts_queue_empty_i_1 
       (.I0(sts_queue_full),
        .I1(s_axis_mm2s_updtsts_tvalid),
        .I2(out),
        .I3(\GNE_SYNC_RESET.scndry_resetn_reg ),
        .I4(follower_empty_mm2s),
        .I5(sts_queue_empty),
        .O(\GEN_Q_FOR_SYNC.MM2S_CHANNEL.sts_queue_empty_i_1_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \GEN_Q_FOR_SYNC.MM2S_CHANNEL.sts_queue_empty_reg 
       (.C(m_axi_sg_aclk),
        .CE(1'b1),
        .D(\GEN_Q_FOR_SYNC.MM2S_CHANNEL.sts_queue_empty_i_1_n_0 ),
        .Q(sts_queue_empty),
        .R(1'b0));
  LUT6 #(
    .INIT(64'hEEE0EEE00000EEE0)) 
    \GEN_Q_FOR_SYNC.MM2S_CHANNEL.sts_queue_full_i_1 
       (.I0(sts_queue_full),
        .I1(s_axis_mm2s_updtsts_tvalid),
        .I2(out),
        .I3(\GNE_SYNC_RESET.scndry_resetn_reg ),
        .I4(follower_empty_mm2s),
        .I5(sts_queue_empty),
        .O(\GEN_Q_FOR_SYNC.MM2S_CHANNEL.sts_queue_full_i_1_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \GEN_Q_FOR_SYNC.MM2S_CHANNEL.sts_queue_full_reg 
       (.C(m_axi_sg_aclk),
        .CE(1'b1),
        .D(\GEN_Q_FOR_SYNC.MM2S_CHANNEL.sts_queue_full_i_1_n_0 ),
        .Q(sts_queue_full),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \GEN_Q_FOR_SYNC.MM2S_CHANNEL.updt_active_d1_reg 
       (.C(m_axi_sg_aclk),
        .CE(1'b1),
        .D(p_38_out),
        .Q(updt_active_d1),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \GEN_Q_FOR_SYNC.S2MM_CHANNEL.NO_APP_UPDATE.sts2_queue_dout_reg[0] 
       (.C(m_axi_sg_aclk),
        .CE(\GEN_DESC_UPDT_QUEUE.updt_sts_reg ),
        .D(\GEN_DESC_UPDT_QUEUE.GEN_DESC_UPDT_NO_STSAPP.updt_desc_sts_reg[31] [0]),
        .Q(sts2_queue_dout[0]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \GEN_Q_FOR_SYNC.S2MM_CHANNEL.NO_APP_UPDATE.sts2_queue_dout_reg[10] 
       (.C(m_axi_sg_aclk),
        .CE(\GEN_DESC_UPDT_QUEUE.updt_sts_reg ),
        .D(\GEN_DESC_UPDT_QUEUE.GEN_DESC_UPDT_NO_STSAPP.updt_desc_sts_reg[31] [10]),
        .Q(sts2_queue_dout[10]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \GEN_Q_FOR_SYNC.S2MM_CHANNEL.NO_APP_UPDATE.sts2_queue_dout_reg[11] 
       (.C(m_axi_sg_aclk),
        .CE(\GEN_DESC_UPDT_QUEUE.updt_sts_reg ),
        .D(\GEN_DESC_UPDT_QUEUE.GEN_DESC_UPDT_NO_STSAPP.updt_desc_sts_reg[31] [11]),
        .Q(sts2_queue_dout[11]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \GEN_Q_FOR_SYNC.S2MM_CHANNEL.NO_APP_UPDATE.sts2_queue_dout_reg[12] 
       (.C(m_axi_sg_aclk),
        .CE(\GEN_DESC_UPDT_QUEUE.updt_sts_reg ),
        .D(\GEN_DESC_UPDT_QUEUE.GEN_DESC_UPDT_NO_STSAPP.updt_desc_sts_reg[31] [12]),
        .Q(sts2_queue_dout[12]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \GEN_Q_FOR_SYNC.S2MM_CHANNEL.NO_APP_UPDATE.sts2_queue_dout_reg[13] 
       (.C(m_axi_sg_aclk),
        .CE(\GEN_DESC_UPDT_QUEUE.updt_sts_reg ),
        .D(\GEN_DESC_UPDT_QUEUE.GEN_DESC_UPDT_NO_STSAPP.updt_desc_sts_reg[31] [13]),
        .Q(sts2_queue_dout[13]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \GEN_Q_FOR_SYNC.S2MM_CHANNEL.NO_APP_UPDATE.sts2_queue_dout_reg[1] 
       (.C(m_axi_sg_aclk),
        .CE(\GEN_DESC_UPDT_QUEUE.updt_sts_reg ),
        .D(\GEN_DESC_UPDT_QUEUE.GEN_DESC_UPDT_NO_STSAPP.updt_desc_sts_reg[31] [1]),
        .Q(sts2_queue_dout[1]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \GEN_Q_FOR_SYNC.S2MM_CHANNEL.NO_APP_UPDATE.sts2_queue_dout_reg[26] 
       (.C(m_axi_sg_aclk),
        .CE(\GEN_DESC_UPDT_QUEUE.updt_sts_reg ),
        .D(\GEN_DESC_UPDT_QUEUE.GEN_DESC_UPDT_NO_STSAPP.updt_desc_sts_reg[31] [14]),
        .Q(sts2_queue_dout[26]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \GEN_Q_FOR_SYNC.S2MM_CHANNEL.NO_APP_UPDATE.sts2_queue_dout_reg[27] 
       (.C(m_axi_sg_aclk),
        .CE(\GEN_DESC_UPDT_QUEUE.updt_sts_reg ),
        .D(\GEN_DESC_UPDT_QUEUE.GEN_DESC_UPDT_NO_STSAPP.updt_desc_sts_reg[31] [15]),
        .Q(sts2_queue_dout[27]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \GEN_Q_FOR_SYNC.S2MM_CHANNEL.NO_APP_UPDATE.sts2_queue_dout_reg[28] 
       (.C(m_axi_sg_aclk),
        .CE(\GEN_DESC_UPDT_QUEUE.updt_sts_reg ),
        .D(\GEN_DESC_UPDT_QUEUE.GEN_DESC_UPDT_NO_STSAPP.updt_desc_sts_reg[31] [16]),
        .Q(sts2_queue_dout[28]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \GEN_Q_FOR_SYNC.S2MM_CHANNEL.NO_APP_UPDATE.sts2_queue_dout_reg[29] 
       (.C(m_axi_sg_aclk),
        .CE(\GEN_DESC_UPDT_QUEUE.updt_sts_reg ),
        .D(\GEN_DESC_UPDT_QUEUE.GEN_DESC_UPDT_NO_STSAPP.updt_desc_sts_reg[31] [17]),
        .Q(sts2_queue_dout[29]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \GEN_Q_FOR_SYNC.S2MM_CHANNEL.NO_APP_UPDATE.sts2_queue_dout_reg[2] 
       (.C(m_axi_sg_aclk),
        .CE(\GEN_DESC_UPDT_QUEUE.updt_sts_reg ),
        .D(\GEN_DESC_UPDT_QUEUE.GEN_DESC_UPDT_NO_STSAPP.updt_desc_sts_reg[31] [2]),
        .Q(sts2_queue_dout[2]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \GEN_Q_FOR_SYNC.S2MM_CHANNEL.NO_APP_UPDATE.sts2_queue_dout_reg[30] 
       (.C(m_axi_sg_aclk),
        .CE(\GEN_DESC_UPDT_QUEUE.updt_sts_reg ),
        .D(\GEN_DESC_UPDT_QUEUE.GEN_DESC_UPDT_NO_STSAPP.updt_desc_sts_reg[31] [18]),
        .Q(sts2_queue_dout[30]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \GEN_Q_FOR_SYNC.S2MM_CHANNEL.NO_APP_UPDATE.sts2_queue_dout_reg[31] 
       (.C(m_axi_sg_aclk),
        .CE(\GEN_DESC_UPDT_QUEUE.updt_sts_reg ),
        .D(\GEN_DESC_UPDT_QUEUE.GEN_DESC_UPDT_NO_STSAPP.updt_desc_sts_reg[31] [19]),
        .Q(sts2_queue_dout[31]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \GEN_Q_FOR_SYNC.S2MM_CHANNEL.NO_APP_UPDATE.sts2_queue_dout_reg[33] 
       (.C(m_axi_sg_aclk),
        .CE(\GEN_DESC_UPDT_QUEUE.updt_sts_reg ),
        .D(\GEN_DESC_UPDT_QUEUE.GEN_DESC_UPDT_NO_STSAPP.updt_desc_sts_reg[31] [20]),
        .Q(sts2_queue_dout[33]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \GEN_Q_FOR_SYNC.S2MM_CHANNEL.NO_APP_UPDATE.sts2_queue_dout_reg[3] 
       (.C(m_axi_sg_aclk),
        .CE(\GEN_DESC_UPDT_QUEUE.updt_sts_reg ),
        .D(\GEN_DESC_UPDT_QUEUE.GEN_DESC_UPDT_NO_STSAPP.updt_desc_sts_reg[31] [3]),
        .Q(sts2_queue_dout[3]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \GEN_Q_FOR_SYNC.S2MM_CHANNEL.NO_APP_UPDATE.sts2_queue_dout_reg[4] 
       (.C(m_axi_sg_aclk),
        .CE(\GEN_DESC_UPDT_QUEUE.updt_sts_reg ),
        .D(\GEN_DESC_UPDT_QUEUE.GEN_DESC_UPDT_NO_STSAPP.updt_desc_sts_reg[31] [4]),
        .Q(sts2_queue_dout[4]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \GEN_Q_FOR_SYNC.S2MM_CHANNEL.NO_APP_UPDATE.sts2_queue_dout_reg[5] 
       (.C(m_axi_sg_aclk),
        .CE(\GEN_DESC_UPDT_QUEUE.updt_sts_reg ),
        .D(\GEN_DESC_UPDT_QUEUE.GEN_DESC_UPDT_NO_STSAPP.updt_desc_sts_reg[31] [5]),
        .Q(sts2_queue_dout[5]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \GEN_Q_FOR_SYNC.S2MM_CHANNEL.NO_APP_UPDATE.sts2_queue_dout_reg[6] 
       (.C(m_axi_sg_aclk),
        .CE(\GEN_DESC_UPDT_QUEUE.updt_sts_reg ),
        .D(\GEN_DESC_UPDT_QUEUE.GEN_DESC_UPDT_NO_STSAPP.updt_desc_sts_reg[31] [6]),
        .Q(sts2_queue_dout[6]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \GEN_Q_FOR_SYNC.S2MM_CHANNEL.NO_APP_UPDATE.sts2_queue_dout_reg[7] 
       (.C(m_axi_sg_aclk),
        .CE(\GEN_DESC_UPDT_QUEUE.updt_sts_reg ),
        .D(\GEN_DESC_UPDT_QUEUE.GEN_DESC_UPDT_NO_STSAPP.updt_desc_sts_reg[31] [7]),
        .Q(sts2_queue_dout[7]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \GEN_Q_FOR_SYNC.S2MM_CHANNEL.NO_APP_UPDATE.sts2_queue_dout_reg[8] 
       (.C(m_axi_sg_aclk),
        .CE(\GEN_DESC_UPDT_QUEUE.updt_sts_reg ),
        .D(\GEN_DESC_UPDT_QUEUE.GEN_DESC_UPDT_NO_STSAPP.updt_desc_sts_reg[31] [8]),
        .Q(sts2_queue_dout[8]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \GEN_Q_FOR_SYNC.S2MM_CHANNEL.NO_APP_UPDATE.sts2_queue_dout_reg[9] 
       (.C(m_axi_sg_aclk),
        .CE(\GEN_DESC_UPDT_QUEUE.updt_sts_reg ),
        .D(\GEN_DESC_UPDT_QUEUE.GEN_DESC_UPDT_NO_STSAPP.updt_desc_sts_reg[31] [9]),
        .Q(sts2_queue_dout[9]),
        .R(SR));
  LUT6 #(
    .INIT(64'hBBBFBBBFFFFF000F)) 
    \GEN_Q_FOR_SYNC.S2MM_CHANNEL.NO_APP_UPDATE.sts2_queue_empty_i_1 
       (.I0(sts2_queue_full),
        .I1(s_axis_s2mm_updtsts_tvalid),
        .I2(out),
        .I3(\GNE_SYNC_RESET.scndry_resetn_reg ),
        .I4(follower_empty_s2mm),
        .I5(sts2_queue_empty),
        .O(\GEN_Q_FOR_SYNC.S2MM_CHANNEL.NO_APP_UPDATE.sts2_queue_empty_i_1_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \GEN_Q_FOR_SYNC.S2MM_CHANNEL.NO_APP_UPDATE.sts2_queue_empty_reg 
       (.C(m_axi_sg_aclk),
        .CE(1'b1),
        .D(\GEN_Q_FOR_SYNC.S2MM_CHANNEL.NO_APP_UPDATE.sts2_queue_empty_i_1_n_0 ),
        .Q(sts2_queue_empty),
        .R(1'b0));
  LUT6 #(
    .INIT(64'hEEE0EEE00000EEE0)) 
    \GEN_Q_FOR_SYNC.S2MM_CHANNEL.NO_APP_UPDATE.sts2_queue_full_i_1 
       (.I0(sts2_queue_full),
        .I1(s_axis_s2mm_updtsts_tvalid),
        .I2(out),
        .I3(\GNE_SYNC_RESET.scndry_resetn_reg ),
        .I4(follower_empty_s2mm),
        .I5(sts2_queue_empty),
        .O(\GEN_Q_FOR_SYNC.S2MM_CHANNEL.NO_APP_UPDATE.sts2_queue_full_i_1_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \GEN_Q_FOR_SYNC.S2MM_CHANNEL.NO_APP_UPDATE.sts2_queue_full_reg 
       (.C(m_axi_sg_aclk),
        .CE(1'b1),
        .D(\GEN_Q_FOR_SYNC.S2MM_CHANNEL.NO_APP_UPDATE.sts2_queue_full_i_1_n_0 ),
        .Q(sts2_queue_full),
        .R(1'b0));
  LUT6 #(
    .INIT(64'hFF8F8F8F8F8F8F8F)) 
    \GEN_Q_FOR_SYNC.S2MM_CHANNEL.follower_empty_s2mm_i_1 
       (.I0(follower_empty_s2mm),
        .I1(sts2_queue_empty),
        .I2(m_axi_sg_aresetn),
        .I3(s_axis_s2mm_tready),
        .I4(\GEN_CH2_UPDATE.ch2_active_i_reg ),
        .I5(follower_full_s2mm),
        .O(\GEN_Q_FOR_SYNC.S2MM_CHANNEL.follower_empty_s2mm_i_1_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \GEN_Q_FOR_SYNC.S2MM_CHANNEL.follower_empty_s2mm_reg 
       (.C(m_axi_sg_aclk),
        .CE(1'b1),
        .D(\GEN_Q_FOR_SYNC.S2MM_CHANNEL.follower_empty_s2mm_i_1_n_0 ),
        .Q(follower_empty_s2mm),
        .R(1'b0));
  LUT6 #(
    .INIT(64'h00F0F0F020202020)) 
    \GEN_Q_FOR_SYNC.S2MM_CHANNEL.follower_full_s2mm_i_1 
       (.I0(follower_empty_s2mm),
        .I1(sts2_queue_empty),
        .I2(m_axi_sg_aresetn),
        .I3(s_axis_s2mm_tready),
        .I4(\GEN_CH2_UPDATE.ch2_active_i_reg ),
        .I5(follower_full_s2mm),
        .O(\GEN_Q_FOR_SYNC.S2MM_CHANNEL.follower_full_s2mm_i_1_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \GEN_Q_FOR_SYNC.S2MM_CHANNEL.follower_full_s2mm_reg 
       (.C(m_axi_sg_aclk),
        .CE(1'b1),
        .D(\GEN_Q_FOR_SYNC.S2MM_CHANNEL.follower_full_s2mm_i_1_n_0 ),
        .Q(follower_full_s2mm),
        .R(1'b0));
  LUT2 #(
    .INIT(4'h2)) 
    \GEN_Q_FOR_SYNC.S2MM_CHANNEL.follower_reg_s2mm[33]_i_1 
       (.I0(follower_empty_s2mm),
        .I1(sts2_queue_empty),
        .O(sts2_rden));
  FDRE #(
    .INIT(1'b0)) 
    \GEN_Q_FOR_SYNC.S2MM_CHANNEL.follower_reg_s2mm_reg[0] 
       (.C(m_axi_sg_aclk),
        .CE(sts2_rden),
        .D(sts2_queue_dout[0]),
        .Q(\GEN_Q_FOR_SYNC.S2MM_CHANNEL.follower_reg_s2mm_reg_n_0_[0] ),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \GEN_Q_FOR_SYNC.S2MM_CHANNEL.follower_reg_s2mm_reg[10] 
       (.C(m_axi_sg_aclk),
        .CE(sts2_rden),
        .D(sts2_queue_dout[10]),
        .Q(\GEN_Q_FOR_SYNC.S2MM_CHANNEL.follower_reg_s2mm_reg_n_0_[10] ),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \GEN_Q_FOR_SYNC.S2MM_CHANNEL.follower_reg_s2mm_reg[11] 
       (.C(m_axi_sg_aclk),
        .CE(sts2_rden),
        .D(sts2_queue_dout[11]),
        .Q(\GEN_Q_FOR_SYNC.S2MM_CHANNEL.follower_reg_s2mm_reg_n_0_[11] ),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \GEN_Q_FOR_SYNC.S2MM_CHANNEL.follower_reg_s2mm_reg[12] 
       (.C(m_axi_sg_aclk),
        .CE(sts2_rden),
        .D(sts2_queue_dout[12]),
        .Q(\GEN_Q_FOR_SYNC.S2MM_CHANNEL.follower_reg_s2mm_reg_n_0_[12] ),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \GEN_Q_FOR_SYNC.S2MM_CHANNEL.follower_reg_s2mm_reg[13] 
       (.C(m_axi_sg_aclk),
        .CE(sts2_rden),
        .D(sts2_queue_dout[13]),
        .Q(\GEN_Q_FOR_SYNC.S2MM_CHANNEL.follower_reg_s2mm_reg_n_0_[13] ),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \GEN_Q_FOR_SYNC.S2MM_CHANNEL.follower_reg_s2mm_reg[1] 
       (.C(m_axi_sg_aclk),
        .CE(sts2_rden),
        .D(sts2_queue_dout[1]),
        .Q(\GEN_Q_FOR_SYNC.S2MM_CHANNEL.follower_reg_s2mm_reg_n_0_[1] ),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \GEN_Q_FOR_SYNC.S2MM_CHANNEL.follower_reg_s2mm_reg[26] 
       (.C(m_axi_sg_aclk),
        .CE(sts2_rden),
        .D(sts2_queue_dout[26]),
        .Q(\GEN_Q_FOR_SYNC.S2MM_CHANNEL.follower_reg_s2mm_reg_n_0_[26] ),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \GEN_Q_FOR_SYNC.S2MM_CHANNEL.follower_reg_s2mm_reg[27] 
       (.C(m_axi_sg_aclk),
        .CE(sts2_rden),
        .D(sts2_queue_dout[27]),
        .Q(\GEN_Q_FOR_SYNC.S2MM_CHANNEL.follower_reg_s2mm_reg_n_0_[27] ),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \GEN_Q_FOR_SYNC.S2MM_CHANNEL.follower_reg_s2mm_reg[28] 
       (.C(m_axi_sg_aclk),
        .CE(sts2_rden),
        .D(sts2_queue_dout[28]),
        .Q(\GEN_Q_FOR_SYNC.S2MM_CHANNEL.follower_reg_s2mm_reg_n_0_[28] ),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \GEN_Q_FOR_SYNC.S2MM_CHANNEL.follower_reg_s2mm_reg[29] 
       (.C(m_axi_sg_aclk),
        .CE(sts2_rden),
        .D(sts2_queue_dout[29]),
        .Q(\GEN_Q_FOR_SYNC.S2MM_CHANNEL.follower_reg_s2mm_reg_n_0_[29] ),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \GEN_Q_FOR_SYNC.S2MM_CHANNEL.follower_reg_s2mm_reg[2] 
       (.C(m_axi_sg_aclk),
        .CE(sts2_rden),
        .D(sts2_queue_dout[2]),
        .Q(\GEN_Q_FOR_SYNC.S2MM_CHANNEL.follower_reg_s2mm_reg_n_0_[2] ),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \GEN_Q_FOR_SYNC.S2MM_CHANNEL.follower_reg_s2mm_reg[30] 
       (.C(m_axi_sg_aclk),
        .CE(sts2_rden),
        .D(sts2_queue_dout[30]),
        .Q(\GEN_Q_FOR_SYNC.S2MM_CHANNEL.follower_reg_s2mm_reg_n_0_[30] ),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \GEN_Q_FOR_SYNC.S2MM_CHANNEL.follower_reg_s2mm_reg[31] 
       (.C(m_axi_sg_aclk),
        .CE(sts2_rden),
        .D(sts2_queue_dout[31]),
        .Q(\GEN_Q_FOR_SYNC.S2MM_CHANNEL.follower_reg_s2mm_reg_n_0_[31] ),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \GEN_Q_FOR_SYNC.S2MM_CHANNEL.follower_reg_s2mm_reg[33] 
       (.C(m_axi_sg_aclk),
        .CE(sts2_rden),
        .D(sts2_queue_dout[33]),
        .Q(p_0_in4_in),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \GEN_Q_FOR_SYNC.S2MM_CHANNEL.follower_reg_s2mm_reg[3] 
       (.C(m_axi_sg_aclk),
        .CE(sts2_rden),
        .D(sts2_queue_dout[3]),
        .Q(\GEN_Q_FOR_SYNC.S2MM_CHANNEL.follower_reg_s2mm_reg_n_0_[3] ),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \GEN_Q_FOR_SYNC.S2MM_CHANNEL.follower_reg_s2mm_reg[4] 
       (.C(m_axi_sg_aclk),
        .CE(sts2_rden),
        .D(sts2_queue_dout[4]),
        .Q(\GEN_Q_FOR_SYNC.S2MM_CHANNEL.follower_reg_s2mm_reg_n_0_[4] ),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \GEN_Q_FOR_SYNC.S2MM_CHANNEL.follower_reg_s2mm_reg[5] 
       (.C(m_axi_sg_aclk),
        .CE(sts2_rden),
        .D(sts2_queue_dout[5]),
        .Q(\GEN_Q_FOR_SYNC.S2MM_CHANNEL.follower_reg_s2mm_reg_n_0_[5] ),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \GEN_Q_FOR_SYNC.S2MM_CHANNEL.follower_reg_s2mm_reg[6] 
       (.C(m_axi_sg_aclk),
        .CE(sts2_rden),
        .D(sts2_queue_dout[6]),
        .Q(\GEN_Q_FOR_SYNC.S2MM_CHANNEL.follower_reg_s2mm_reg_n_0_[6] ),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \GEN_Q_FOR_SYNC.S2MM_CHANNEL.follower_reg_s2mm_reg[7] 
       (.C(m_axi_sg_aclk),
        .CE(sts2_rden),
        .D(sts2_queue_dout[7]),
        .Q(\GEN_Q_FOR_SYNC.S2MM_CHANNEL.follower_reg_s2mm_reg_n_0_[7] ),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \GEN_Q_FOR_SYNC.S2MM_CHANNEL.follower_reg_s2mm_reg[8] 
       (.C(m_axi_sg_aclk),
        .CE(sts2_rden),
        .D(sts2_queue_dout[8]),
        .Q(\GEN_Q_FOR_SYNC.S2MM_CHANNEL.follower_reg_s2mm_reg_n_0_[8] ),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \GEN_Q_FOR_SYNC.S2MM_CHANNEL.follower_reg_s2mm_reg[9] 
       (.C(m_axi_sg_aclk),
        .CE(sts2_rden),
        .D(sts2_queue_dout[9]),
        .Q(\GEN_Q_FOR_SYNC.S2MM_CHANNEL.follower_reg_s2mm_reg_n_0_[9] ),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \GEN_Q_FOR_SYNC.S2MM_CHANNEL.ptr2_queue_dout_reg[10] 
       (.C(m_axi_sg_aclk),
        .CE(updt_data_reg),
        .D(\updt_desc_reg0_reg[31]_0 [4]),
        .Q(ptr2_queue_dout[10]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \GEN_Q_FOR_SYNC.S2MM_CHANNEL.ptr2_queue_dout_reg[11] 
       (.C(m_axi_sg_aclk),
        .CE(updt_data_reg),
        .D(\updt_desc_reg0_reg[31]_0 [5]),
        .Q(ptr2_queue_dout[11]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \GEN_Q_FOR_SYNC.S2MM_CHANNEL.ptr2_queue_dout_reg[12] 
       (.C(m_axi_sg_aclk),
        .CE(updt_data_reg),
        .D(\updt_desc_reg0_reg[31]_0 [6]),
        .Q(ptr2_queue_dout[12]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \GEN_Q_FOR_SYNC.S2MM_CHANNEL.ptr2_queue_dout_reg[13] 
       (.C(m_axi_sg_aclk),
        .CE(updt_data_reg),
        .D(\updt_desc_reg0_reg[31]_0 [7]),
        .Q(ptr2_queue_dout[13]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \GEN_Q_FOR_SYNC.S2MM_CHANNEL.ptr2_queue_dout_reg[14] 
       (.C(m_axi_sg_aclk),
        .CE(updt_data_reg),
        .D(\updt_desc_reg0_reg[31]_0 [8]),
        .Q(ptr2_queue_dout[14]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \GEN_Q_FOR_SYNC.S2MM_CHANNEL.ptr2_queue_dout_reg[15] 
       (.C(m_axi_sg_aclk),
        .CE(updt_data_reg),
        .D(\updt_desc_reg0_reg[31]_0 [9]),
        .Q(ptr2_queue_dout[15]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \GEN_Q_FOR_SYNC.S2MM_CHANNEL.ptr2_queue_dout_reg[16] 
       (.C(m_axi_sg_aclk),
        .CE(updt_data_reg),
        .D(\updt_desc_reg0_reg[31]_0 [10]),
        .Q(ptr2_queue_dout[16]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \GEN_Q_FOR_SYNC.S2MM_CHANNEL.ptr2_queue_dout_reg[17] 
       (.C(m_axi_sg_aclk),
        .CE(updt_data_reg),
        .D(\updt_desc_reg0_reg[31]_0 [11]),
        .Q(ptr2_queue_dout[17]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \GEN_Q_FOR_SYNC.S2MM_CHANNEL.ptr2_queue_dout_reg[18] 
       (.C(m_axi_sg_aclk),
        .CE(updt_data_reg),
        .D(\updt_desc_reg0_reg[31]_0 [12]),
        .Q(ptr2_queue_dout[18]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \GEN_Q_FOR_SYNC.S2MM_CHANNEL.ptr2_queue_dout_reg[19] 
       (.C(m_axi_sg_aclk),
        .CE(updt_data_reg),
        .D(\updt_desc_reg0_reg[31]_0 [13]),
        .Q(ptr2_queue_dout[19]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \GEN_Q_FOR_SYNC.S2MM_CHANNEL.ptr2_queue_dout_reg[20] 
       (.C(m_axi_sg_aclk),
        .CE(updt_data_reg),
        .D(\updt_desc_reg0_reg[31]_0 [14]),
        .Q(ptr2_queue_dout[20]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \GEN_Q_FOR_SYNC.S2MM_CHANNEL.ptr2_queue_dout_reg[21] 
       (.C(m_axi_sg_aclk),
        .CE(updt_data_reg),
        .D(\updt_desc_reg0_reg[31]_0 [15]),
        .Q(ptr2_queue_dout[21]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \GEN_Q_FOR_SYNC.S2MM_CHANNEL.ptr2_queue_dout_reg[22] 
       (.C(m_axi_sg_aclk),
        .CE(updt_data_reg),
        .D(\updt_desc_reg0_reg[31]_0 [16]),
        .Q(ptr2_queue_dout[22]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \GEN_Q_FOR_SYNC.S2MM_CHANNEL.ptr2_queue_dout_reg[23] 
       (.C(m_axi_sg_aclk),
        .CE(updt_data_reg),
        .D(\updt_desc_reg0_reg[31]_0 [17]),
        .Q(ptr2_queue_dout[23]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \GEN_Q_FOR_SYNC.S2MM_CHANNEL.ptr2_queue_dout_reg[24] 
       (.C(m_axi_sg_aclk),
        .CE(updt_data_reg),
        .D(\updt_desc_reg0_reg[31]_0 [18]),
        .Q(ptr2_queue_dout[24]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \GEN_Q_FOR_SYNC.S2MM_CHANNEL.ptr2_queue_dout_reg[25] 
       (.C(m_axi_sg_aclk),
        .CE(updt_data_reg),
        .D(\updt_desc_reg0_reg[31]_0 [19]),
        .Q(ptr2_queue_dout[25]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \GEN_Q_FOR_SYNC.S2MM_CHANNEL.ptr2_queue_dout_reg[26] 
       (.C(m_axi_sg_aclk),
        .CE(updt_data_reg),
        .D(\updt_desc_reg0_reg[31]_0 [20]),
        .Q(ptr2_queue_dout[26]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \GEN_Q_FOR_SYNC.S2MM_CHANNEL.ptr2_queue_dout_reg[27] 
       (.C(m_axi_sg_aclk),
        .CE(updt_data_reg),
        .D(\updt_desc_reg0_reg[31]_0 [21]),
        .Q(ptr2_queue_dout[27]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \GEN_Q_FOR_SYNC.S2MM_CHANNEL.ptr2_queue_dout_reg[28] 
       (.C(m_axi_sg_aclk),
        .CE(updt_data_reg),
        .D(\updt_desc_reg0_reg[31]_0 [22]),
        .Q(ptr2_queue_dout[28]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \GEN_Q_FOR_SYNC.S2MM_CHANNEL.ptr2_queue_dout_reg[29] 
       (.C(m_axi_sg_aclk),
        .CE(updt_data_reg),
        .D(\updt_desc_reg0_reg[31]_0 [23]),
        .Q(ptr2_queue_dout[29]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \GEN_Q_FOR_SYNC.S2MM_CHANNEL.ptr2_queue_dout_reg[30] 
       (.C(m_axi_sg_aclk),
        .CE(updt_data_reg),
        .D(\updt_desc_reg0_reg[31]_0 [24]),
        .Q(ptr2_queue_dout[30]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \GEN_Q_FOR_SYNC.S2MM_CHANNEL.ptr2_queue_dout_reg[31] 
       (.C(m_axi_sg_aclk),
        .CE(updt_data_reg),
        .D(\updt_desc_reg0_reg[31]_0 [25]),
        .Q(ptr2_queue_dout[31]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \GEN_Q_FOR_SYNC.S2MM_CHANNEL.ptr2_queue_dout_reg[6] 
       (.C(m_axi_sg_aclk),
        .CE(updt_data_reg),
        .D(\updt_desc_reg0_reg[31]_0 [0]),
        .Q(ptr2_queue_dout[6]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \GEN_Q_FOR_SYNC.S2MM_CHANNEL.ptr2_queue_dout_reg[7] 
       (.C(m_axi_sg_aclk),
        .CE(updt_data_reg),
        .D(\updt_desc_reg0_reg[31]_0 [1]),
        .Q(ptr2_queue_dout[7]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \GEN_Q_FOR_SYNC.S2MM_CHANNEL.ptr2_queue_dout_reg[8] 
       (.C(m_axi_sg_aclk),
        .CE(updt_data_reg),
        .D(\updt_desc_reg0_reg[31]_0 [2]),
        .Q(ptr2_queue_dout[8]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \GEN_Q_FOR_SYNC.S2MM_CHANNEL.ptr2_queue_dout_reg[9] 
       (.C(m_axi_sg_aclk),
        .CE(updt_data_reg),
        .D(\updt_desc_reg0_reg[31]_0 [3]),
        .Q(ptr2_queue_dout[9]),
        .R(SR));
  LUT6 #(
    .INIT(64'hBFFFBF0FBF0FBF0F)) 
    \GEN_Q_FOR_SYNC.S2MM_CHANNEL.ptr2_queue_empty_i_1 
       (.I0(\GEN_Q_FOR_SYNC.S2MM_CHANNEL.ptr2_queue_full_reg_0 ),
        .I1(s_axis_s2mm_updtptr_tlast),
        .I2(m_axi_sg_aresetn),
        .I3(ptr2_queue_empty),
        .I4(\GEN_CH2_UPDATE.ch2_active_i_reg ),
        .I5(dataq_rden),
        .O(\GEN_Q_FOR_SYNC.S2MM_CHANNEL.ptr2_queue_empty_i_1_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \GEN_Q_FOR_SYNC.S2MM_CHANNEL.ptr2_queue_empty_reg 
       (.C(m_axi_sg_aclk),
        .CE(1'b1),
        .D(\GEN_Q_FOR_SYNC.S2MM_CHANNEL.ptr2_queue_empty_i_1_n_0 ),
        .Q(ptr2_queue_empty),
        .R(1'b0));
  LUT6 #(
    .INIT(64'hE000E0E0E0E0E0E0)) 
    \GEN_Q_FOR_SYNC.S2MM_CHANNEL.ptr2_queue_full_i_1 
       (.I0(\GEN_Q_FOR_SYNC.S2MM_CHANNEL.ptr2_queue_full_reg_0 ),
        .I1(s_axis_s2mm_updtptr_tlast),
        .I2(m_axi_sg_aresetn),
        .I3(ptr2_queue_empty),
        .I4(\GEN_CH2_UPDATE.ch2_active_i_reg ),
        .I5(dataq_rden),
        .O(\GEN_Q_FOR_SYNC.S2MM_CHANNEL.ptr2_queue_full_i_1_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \GEN_Q_FOR_SYNC.S2MM_CHANNEL.ptr2_queue_full_reg 
       (.C(m_axi_sg_aclk),
        .CE(1'b1),
        .D(\GEN_Q_FOR_SYNC.S2MM_CHANNEL.ptr2_queue_full_i_1_n_0 ),
        .Q(\GEN_Q_FOR_SYNC.S2MM_CHANNEL.ptr2_queue_full_reg_0 ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \GEN_Q_FOR_SYNC.S2MM_CHANNEL.updt_active_d2_reg 
       (.C(m_axi_sg_aclk),
        .CE(1'b1),
        .D(\GEN_CH2_UPDATE.ch2_active_i_reg ),
        .Q(updt_active_d2),
        .R(SR));
  LUT6 #(
    .INIT(64'h00000000E2E2E200)) 
    dma2_decerr_i_1
       (.I0(p_4_out),
        .I1(writing_status_re_ch2),
        .I2(\GEN_Q_FOR_SYNC.S2MM_CHANNEL.follower_reg_s2mm_reg_n_0_[30] ),
        .I3(out),
        .I4(\GNE_SYNC_RESET.scndry_resetn_reg ),
        .I5(p_21_out),
        .O(dma2_decerr_i_1_n_0));
  FDRE dma2_decerr_reg
       (.C(m_axi_sg_aclk),
        .CE(1'b1),
        .D(dma2_decerr_i_1_n_0),
        .Q(p_4_out),
        .R(1'b0));
  LUT6 #(
    .INIT(64'h00000000E2E2E200)) 
    dma2_interr_i_1
       (.I0(p_6_out_5),
        .I1(writing_status_re_ch2),
        .I2(\GEN_Q_FOR_SYNC.S2MM_CHANNEL.follower_reg_s2mm_reg_n_0_[28] ),
        .I3(out),
        .I4(\GNE_SYNC_RESET.scndry_resetn_reg ),
        .I5(p_23_out),
        .O(dma2_interr_i_1_n_0));
  FDRE dma2_interr_reg
       (.C(m_axi_sg_aclk),
        .CE(1'b1),
        .D(dma2_interr_i_1_n_0),
        .Q(p_6_out_5),
        .R(1'b0));
  LUT6 #(
    .INIT(64'h00000000E2E2E200)) 
    dma2_slverr_i_1
       (.I0(p_5_out_6),
        .I1(writing_status_re_ch2),
        .I2(\GEN_Q_FOR_SYNC.S2MM_CHANNEL.follower_reg_s2mm_reg_n_0_[29] ),
        .I3(out),
        .I4(\GNE_SYNC_RESET.scndry_resetn_reg ),
        .I5(p_22_out),
        .O(dma2_slverr_i_1_n_0));
  FDRE dma2_slverr_reg
       (.C(m_axi_sg_aclk),
        .CE(1'b1),
        .D(dma2_slverr_i_1_n_0),
        .Q(p_5_out_6),
        .R(1'b0));
  LUT6 #(
    .INIT(64'h00000000E2E2E200)) 
    dma_decerr_i_1__1
       (.I0(p_9_out),
        .I1(writing_status_re_ch1),
        .I2(\GEN_Q_FOR_SYNC.MM2S_CHANNEL.follower_reg_mm2s_reg_n_0_[30] ),
        .I3(out),
        .I4(\GNE_SYNC_RESET.scndry_resetn_reg ),
        .I5(p_47_out),
        .O(dma_decerr_i_1__1_n_0));
  FDRE dma_decerr_reg
       (.C(m_axi_sg_aclk),
        .CE(1'b1),
        .D(dma_decerr_i_1__1_n_0),
        .Q(p_9_out),
        .R(1'b0));
  LUT6 #(
    .INIT(64'h00000000E2E2E200)) 
    dma_interr_i_1__1
       (.I0(p_11_out),
        .I1(writing_status_re_ch1),
        .I2(\GEN_Q_FOR_SYNC.MM2S_CHANNEL.follower_reg_mm2s_reg_n_0_[28] ),
        .I3(out),
        .I4(\GNE_SYNC_RESET.scndry_resetn_reg ),
        .I5(p_49_out),
        .O(dma_interr_i_1__1_n_0));
  FDRE dma_interr_reg
       (.C(m_axi_sg_aclk),
        .CE(1'b1),
        .D(dma_interr_i_1__1_n_0),
        .Q(p_11_out),
        .R(1'b0));
  LUT6 #(
    .INIT(64'h00000000E2E2E200)) 
    dma_slverr_i_1__1
       (.I0(p_10_out_3),
        .I1(writing_status_re_ch1),
        .I2(\GEN_Q_FOR_SYNC.MM2S_CHANNEL.follower_reg_mm2s_reg_n_0_[29] ),
        .I3(out),
        .I4(\GNE_SYNC_RESET.scndry_resetn_reg ),
        .I5(p_48_out),
        .O(dma_slverr_i_1__1_n_0));
  FDRE dma_slverr_reg
       (.C(m_axi_sg_aclk),
        .CE(1'b1),
        .D(dma_slverr_i_1__1_n_0),
        .Q(p_10_out_3),
        .R(1'b0));
  (* SOFT_HLUTNM = "soft_lutpair29" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \m_axi_sg_wdata[0]_INST_0 
       (.I0(\GEN_Q_FOR_SYNC.MM2S_CHANNEL.follower_reg_mm2s_reg_n_0_[0] ),
        .I1(p_38_out),
        .I2(\GEN_Q_FOR_SYNC.S2MM_CHANNEL.follower_reg_s2mm_reg_n_0_[0] ),
        .O(m_axi_sg_wdata[0]));
  (* SOFT_HLUTNM = "soft_lutpair38" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \m_axi_sg_wdata[10]_INST_0 
       (.I0(\GEN_Q_FOR_SYNC.MM2S_CHANNEL.follower_reg_mm2s_reg_n_0_[10] ),
        .I1(p_38_out),
        .I2(\GEN_Q_FOR_SYNC.S2MM_CHANNEL.follower_reg_s2mm_reg_n_0_[10] ),
        .O(m_axi_sg_wdata[10]));
  (* SOFT_HLUTNM = "soft_lutpair39" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \m_axi_sg_wdata[11]_INST_0 
       (.I0(\GEN_Q_FOR_SYNC.MM2S_CHANNEL.follower_reg_mm2s_reg_n_0_[11] ),
        .I1(p_38_out),
        .I2(\GEN_Q_FOR_SYNC.S2MM_CHANNEL.follower_reg_s2mm_reg_n_0_[11] ),
        .O(m_axi_sg_wdata[11]));
  (* SOFT_HLUTNM = "soft_lutpair40" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \m_axi_sg_wdata[12]_INST_0 
       (.I0(\GEN_Q_FOR_SYNC.MM2S_CHANNEL.follower_reg_mm2s_reg_n_0_[12] ),
        .I1(p_38_out),
        .I2(\GEN_Q_FOR_SYNC.S2MM_CHANNEL.follower_reg_s2mm_reg_n_0_[12] ),
        .O(m_axi_sg_wdata[12]));
  (* SOFT_HLUTNM = "soft_lutpair41" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \m_axi_sg_wdata[13]_INST_0 
       (.I0(\GEN_Q_FOR_SYNC.MM2S_CHANNEL.follower_reg_mm2s_reg_n_0_[13] ),
        .I1(p_38_out),
        .I2(\GEN_Q_FOR_SYNC.S2MM_CHANNEL.follower_reg_s2mm_reg_n_0_[13] ),
        .O(m_axi_sg_wdata[13]));
  (* SOFT_HLUTNM = "soft_lutpair41" *) 
  LUT2 #(
    .INIT(4'h8)) 
    \m_axi_sg_wdata[14]_INST_0 
       (.I0(\GEN_Q_FOR_SYNC.MM2S_CHANNEL.follower_reg_mm2s_reg_n_0_[14] ),
        .I1(p_38_out),
        .O(m_axi_sg_wdata[14]));
  (* SOFT_HLUTNM = "soft_lutpair40" *) 
  LUT2 #(
    .INIT(4'h8)) 
    \m_axi_sg_wdata[15]_INST_0 
       (.I0(\GEN_Q_FOR_SYNC.MM2S_CHANNEL.follower_reg_mm2s_reg_n_0_[15] ),
        .I1(p_38_out),
        .O(m_axi_sg_wdata[15]));
  (* SOFT_HLUTNM = "soft_lutpair39" *) 
  LUT2 #(
    .INIT(4'h8)) 
    \m_axi_sg_wdata[16]_INST_0 
       (.I0(\GEN_Q_FOR_SYNC.MM2S_CHANNEL.follower_reg_mm2s_reg_n_0_[16] ),
        .I1(p_38_out),
        .O(m_axi_sg_wdata[16]));
  (* SOFT_HLUTNM = "soft_lutpair38" *) 
  LUT2 #(
    .INIT(4'h8)) 
    \m_axi_sg_wdata[17]_INST_0 
       (.I0(\GEN_Q_FOR_SYNC.MM2S_CHANNEL.follower_reg_mm2s_reg_n_0_[17] ),
        .I1(p_38_out),
        .O(m_axi_sg_wdata[17]));
  (* SOFT_HLUTNM = "soft_lutpair37" *) 
  LUT2 #(
    .INIT(4'h8)) 
    \m_axi_sg_wdata[18]_INST_0 
       (.I0(\GEN_Q_FOR_SYNC.MM2S_CHANNEL.follower_reg_mm2s_reg_n_0_[18] ),
        .I1(p_38_out),
        .O(m_axi_sg_wdata[18]));
  (* SOFT_HLUTNM = "soft_lutpair36" *) 
  LUT2 #(
    .INIT(4'h8)) 
    \m_axi_sg_wdata[19]_INST_0 
       (.I0(\GEN_Q_FOR_SYNC.MM2S_CHANNEL.follower_reg_mm2s_reg_n_0_[19] ),
        .I1(p_38_out),
        .O(m_axi_sg_wdata[19]));
  (* SOFT_HLUTNM = "soft_lutpair30" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \m_axi_sg_wdata[1]_INST_0 
       (.I0(\GEN_Q_FOR_SYNC.MM2S_CHANNEL.follower_reg_mm2s_reg_n_0_[1] ),
        .I1(p_38_out),
        .I2(\GEN_Q_FOR_SYNC.S2MM_CHANNEL.follower_reg_s2mm_reg_n_0_[1] ),
        .O(m_axi_sg_wdata[1]));
  (* SOFT_HLUTNM = "soft_lutpair35" *) 
  LUT2 #(
    .INIT(4'h8)) 
    \m_axi_sg_wdata[20]_INST_0 
       (.I0(\GEN_Q_FOR_SYNC.MM2S_CHANNEL.follower_reg_mm2s_reg_n_0_[20] ),
        .I1(p_38_out),
        .O(m_axi_sg_wdata[20]));
  (* SOFT_HLUTNM = "soft_lutpair34" *) 
  LUT2 #(
    .INIT(4'h8)) 
    \m_axi_sg_wdata[21]_INST_0 
       (.I0(\GEN_Q_FOR_SYNC.MM2S_CHANNEL.follower_reg_mm2s_reg_n_0_[21] ),
        .I1(p_38_out),
        .O(m_axi_sg_wdata[21]));
  (* SOFT_HLUTNM = "soft_lutpair33" *) 
  LUT2 #(
    .INIT(4'h8)) 
    \m_axi_sg_wdata[22]_INST_0 
       (.I0(\GEN_Q_FOR_SYNC.MM2S_CHANNEL.follower_reg_mm2s_reg_n_0_[22] ),
        .I1(p_38_out),
        .O(m_axi_sg_wdata[22]));
  (* SOFT_HLUTNM = "soft_lutpair32" *) 
  LUT2 #(
    .INIT(4'h2)) 
    \m_axi_sg_wdata[26]_INST_0 
       (.I0(\GEN_Q_FOR_SYNC.S2MM_CHANNEL.follower_reg_s2mm_reg_n_0_[26] ),
        .I1(p_38_out),
        .O(m_axi_sg_wdata[23]));
  (* SOFT_HLUTNM = "soft_lutpair31" *) 
  LUT2 #(
    .INIT(4'h2)) 
    \m_axi_sg_wdata[27]_INST_0 
       (.I0(\GEN_Q_FOR_SYNC.S2MM_CHANNEL.follower_reg_s2mm_reg_n_0_[27] ),
        .I1(p_38_out),
        .O(m_axi_sg_wdata[24]));
  (* SOFT_HLUTNM = "soft_lutpair30" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \m_axi_sg_wdata[28]_INST_0 
       (.I0(\GEN_Q_FOR_SYNC.MM2S_CHANNEL.follower_reg_mm2s_reg_n_0_[28] ),
        .I1(p_38_out),
        .I2(\GEN_Q_FOR_SYNC.S2MM_CHANNEL.follower_reg_s2mm_reg_n_0_[28] ),
        .O(m_axi_sg_wdata[25]));
  (* SOFT_HLUTNM = "soft_lutpair29" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \m_axi_sg_wdata[29]_INST_0 
       (.I0(\GEN_Q_FOR_SYNC.MM2S_CHANNEL.follower_reg_mm2s_reg_n_0_[29] ),
        .I1(p_38_out),
        .I2(\GEN_Q_FOR_SYNC.S2MM_CHANNEL.follower_reg_s2mm_reg_n_0_[29] ),
        .O(m_axi_sg_wdata[26]));
  (* SOFT_HLUTNM = "soft_lutpair31" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \m_axi_sg_wdata[2]_INST_0 
       (.I0(\GEN_Q_FOR_SYNC.MM2S_CHANNEL.follower_reg_mm2s_reg_n_0_[2] ),
        .I1(p_38_out),
        .I2(\GEN_Q_FOR_SYNC.S2MM_CHANNEL.follower_reg_s2mm_reg_n_0_[2] ),
        .O(m_axi_sg_wdata[2]));
  (* SOFT_HLUTNM = "soft_lutpair23" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \m_axi_sg_wdata[30]_INST_0 
       (.I0(\GEN_Q_FOR_SYNC.MM2S_CHANNEL.follower_reg_mm2s_reg_n_0_[30] ),
        .I1(p_38_out),
        .I2(\GEN_Q_FOR_SYNC.S2MM_CHANNEL.follower_reg_s2mm_reg_n_0_[30] ),
        .O(m_axi_sg_wdata[27]));
  (* SOFT_HLUTNM = "soft_lutpair23" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \m_axi_sg_wdata[31]_INST_0 
       (.I0(\GEN_Q_FOR_SYNC.MM2S_CHANNEL.follower_reg_mm2s_reg_n_0_[31] ),
        .I1(p_38_out),
        .I2(\GEN_Q_FOR_SYNC.S2MM_CHANNEL.follower_reg_s2mm_reg_n_0_[31] ),
        .O(m_axi_sg_wdata[28]));
  (* SOFT_HLUTNM = "soft_lutpair32" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \m_axi_sg_wdata[3]_INST_0 
       (.I0(\GEN_Q_FOR_SYNC.MM2S_CHANNEL.follower_reg_mm2s_reg_n_0_[3] ),
        .I1(p_38_out),
        .I2(\GEN_Q_FOR_SYNC.S2MM_CHANNEL.follower_reg_s2mm_reg_n_0_[3] ),
        .O(m_axi_sg_wdata[3]));
  (* SOFT_HLUTNM = "soft_lutpair33" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \m_axi_sg_wdata[4]_INST_0 
       (.I0(\GEN_Q_FOR_SYNC.MM2S_CHANNEL.follower_reg_mm2s_reg_n_0_[4] ),
        .I1(p_38_out),
        .I2(\GEN_Q_FOR_SYNC.S2MM_CHANNEL.follower_reg_s2mm_reg_n_0_[4] ),
        .O(m_axi_sg_wdata[4]));
  LUT3 #(
    .INIT(8'hB8)) 
    \m_axi_sg_wdata[5]_INST_0 
       (.I0(\GEN_Q_FOR_SYNC.MM2S_CHANNEL.follower_reg_mm2s_reg_n_0_[5] ),
        .I1(p_38_out),
        .I2(\GEN_Q_FOR_SYNC.S2MM_CHANNEL.follower_reg_s2mm_reg_n_0_[5] ),
        .O(m_axi_sg_wdata[5]));
  (* SOFT_HLUTNM = "soft_lutpair34" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \m_axi_sg_wdata[6]_INST_0 
       (.I0(\GEN_Q_FOR_SYNC.MM2S_CHANNEL.follower_reg_mm2s_reg_n_0_[6] ),
        .I1(p_38_out),
        .I2(\GEN_Q_FOR_SYNC.S2MM_CHANNEL.follower_reg_s2mm_reg_n_0_[6] ),
        .O(m_axi_sg_wdata[6]));
  (* SOFT_HLUTNM = "soft_lutpair35" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \m_axi_sg_wdata[7]_INST_0 
       (.I0(\GEN_Q_FOR_SYNC.MM2S_CHANNEL.follower_reg_mm2s_reg_n_0_[7] ),
        .I1(p_38_out),
        .I2(\GEN_Q_FOR_SYNC.S2MM_CHANNEL.follower_reg_s2mm_reg_n_0_[7] ),
        .O(m_axi_sg_wdata[7]));
  (* SOFT_HLUTNM = "soft_lutpair36" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \m_axi_sg_wdata[8]_INST_0 
       (.I0(\GEN_Q_FOR_SYNC.MM2S_CHANNEL.follower_reg_mm2s_reg_n_0_[8] ),
        .I1(p_38_out),
        .I2(\GEN_Q_FOR_SYNC.S2MM_CHANNEL.follower_reg_s2mm_reg_n_0_[8] ),
        .O(m_axi_sg_wdata[8]));
  (* SOFT_HLUTNM = "soft_lutpair37" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \m_axi_sg_wdata[9]_INST_0 
       (.I0(\GEN_Q_FOR_SYNC.MM2S_CHANNEL.follower_reg_mm2s_reg_n_0_[9] ),
        .I1(p_38_out),
        .I2(\GEN_Q_FOR_SYNC.S2MM_CHANNEL.follower_reg_s2mm_reg_n_0_[9] ),
        .O(m_axi_sg_wdata[9]));
  LUT6 #(
    .INIT(64'h00FF00F000F800F8)) 
    m_axi_sg_wvalid_INST_0
       (.I0(follower_full_s2mm),
        .I1(\GEN_CH2_UPDATE.ch2_active_i_reg ),
        .I2(sig_data2all_tlast_error),
        .I3(sig_next_calc_error_reg_reg),
        .I4(follower_full_mm2s),
        .I5(p_38_out),
        .O(m_axi_sg_wvalid));
  (* SOFT_HLUTNM = "soft_lutpair11" *) 
  LUT4 #(
    .INIT(16'h2AAA)) 
    \pntr_cs[0]_i_1 
       (.I0(\pntr_cs[0]_i_2_n_0 ),
        .I1(\pntr_cs[1]_i_2_n_0 ),
        .I2(pntr_cs[0]),
        .I3(pntr_cs[1]),
        .O(pntr_ns[0]));
  LUT6 #(
    .INIT(64'hAABAAABAAAFFAABA)) 
    \pntr_cs[0]_i_2 
       (.I0(pntr_cs[0]),
        .I1(updt_active_d1),
        .I2(p_38_out),
        .I3(pntr_cs[1]),
        .I4(\GEN_CH2_UPDATE.ch2_active_i_reg ),
        .I5(updt_active_d2),
        .O(\pntr_cs[0]_i_2_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair11" *) 
  LUT4 #(
    .INIT(16'hFF40)) 
    \pntr_cs[1]_i_1 
       (.I0(\pntr_cs[1]_i_2_n_0 ),
        .I1(pntr_cs[0]),
        .I2(pntr_cs[1]),
        .I3(dataq_rden),
        .O(pntr_ns[1]));
  LUT6 #(
    .INIT(64'hF8F8A80000000000)) 
    \pntr_cs[1]_i_2 
       (.I0(p_38_out),
        .I1(follower_full_mm2s),
        .I2(updt2_tvalid__0),
        .I3(p_0_in9_in),
        .I4(\pntr_cs[1]_i_5_n_0 ),
        .I5(s_axis_s2mm_tready),
        .O(\pntr_cs[1]_i_2_n_0 ));
  LUT6 #(
    .INIT(64'h0000040044440400)) 
    \pntr_cs[1]_i_3 
       (.I0(pntr_cs[1]),
        .I1(pntr_cs[0]),
        .I2(ptr2_queue_empty),
        .I3(\GEN_CH2_UPDATE.ch2_active_i_reg ),
        .I4(p_38_out),
        .I5(ptr_queue_empty),
        .O(dataq_rden));
  (* SOFT_HLUTNM = "soft_lutpair15" *) 
  LUT2 #(
    .INIT(4'h8)) 
    \pntr_cs[1]_i_4 
       (.I0(follower_full_s2mm),
        .I1(\GEN_CH2_UPDATE.ch2_active_i_reg ),
        .O(updt2_tvalid__0));
  (* SOFT_HLUTNM = "soft_lutpair13" *) 
  LUT2 #(
    .INIT(4'h8)) 
    \pntr_cs[1]_i_5 
       (.I0(p_0_in4_in),
        .I1(\GEN_CH2_UPDATE.ch2_active_i_reg ),
        .O(\pntr_cs[1]_i_5_n_0 ));
  FDRE \pntr_cs_reg[0] 
       (.C(m_axi_sg_aclk),
        .CE(1'b1),
        .D(pntr_ns[0]),
        .Q(pntr_cs[0]),
        .R(SR));
  FDRE \pntr_cs_reg[1] 
       (.C(m_axi_sg_aclk),
        .CE(1'b1),
        .D(pntr_ns[1]),
        .Q(pntr_cs[1]),
        .R(SR));
  LUT4 #(
    .INIT(16'hFFF8)) 
    sig_data2wsc_cmd_cmplt_i_1__0
       (.I0(sig_good_mmap_dbeat10_out__0),
        .I1(p_1_out_7),
        .I2(sig_data2all_tlast_error),
        .I3(sig_next_cmd_cmplt_reg),
        .O(sig_data2wsc_cmd_cmplt0));
  (* SOFT_HLUTNM = "soft_lutpair13" *) 
  LUT4 #(
    .INIT(16'hB888)) 
    sig_data2wsc_cmd_cmplt_i_2
       (.I0(p_0_in9_in),
        .I1(p_38_out),
        .I2(p_0_in4_in),
        .I3(\GEN_CH2_UPDATE.ch2_active_i_reg ),
        .O(p_1_out_7));
  LUT2 #(
    .INIT(4'h8)) 
    sig_next_calc_error_reg_i_3__0
       (.I0(m_axi_sg_wvalid),
        .I1(m_axi_sg_wready),
        .O(sig_good_mmap_dbeat10_out__0));
  LUT6 #(
    .INIT(64'h00000000E2E2E200)) 
    updt2_ioc_i_1
       (.I0(p_7_out_4),
        .I1(writing_status_re_ch2),
        .I2(\GEN_Q_FOR_SYNC.S2MM_CHANNEL.follower_reg_s2mm_reg_n_0_[26] ),
        .I3(out),
        .I4(\GNE_SYNC_RESET.scndry_resetn_reg ),
        .I5(\GEN_CH2_UPDATE.ch2_updt_ioc_irq_set_reg ),
        .O(updt2_ioc_i_1_n_0));
  (* SOFT_HLUTNM = "soft_lutpair12" *) 
  LUT4 #(
    .INIT(16'h4000)) 
    updt2_ioc_i_2
       (.I0(writing_status_d1),
        .I1(pntr_cs[0]),
        .I2(pntr_cs[1]),
        .I3(\GEN_CH2_UPDATE.ch2_active_i_reg ),
        .O(writing_status_re_ch2));
  FDRE updt2_ioc_reg
       (.C(m_axi_sg_aclk),
        .CE(1'b1),
        .D(updt2_ioc_i_1_n_0),
        .Q(p_7_out_4),
        .R(1'b0));
  (* SOFT_HLUTNM = "soft_lutpair27" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \updt_curdesc[10]_i_1 
       (.I0(ptr2_queue_dout[10]),
        .I1(\GEN_CH2_UPDATE.ch2_active_i_reg ),
        .I2(ptr_queue_dout[10]),
        .O(ptr_queue_dout_int[10]));
  (* SOFT_HLUTNM = "soft_lutpair26" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \updt_curdesc[11]_i_1 
       (.I0(ptr2_queue_dout[11]),
        .I1(\GEN_CH2_UPDATE.ch2_active_i_reg ),
        .I2(ptr_queue_dout[11]),
        .O(ptr_queue_dout_int[11]));
  (* SOFT_HLUTNM = "soft_lutpair26" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \updt_curdesc[12]_i_1 
       (.I0(ptr2_queue_dout[12]),
        .I1(\GEN_CH2_UPDATE.ch2_active_i_reg ),
        .I2(ptr_queue_dout[12]),
        .O(ptr_queue_dout_int[12]));
  (* SOFT_HLUTNM = "soft_lutpair25" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \updt_curdesc[13]_i_1 
       (.I0(ptr2_queue_dout[13]),
        .I1(\GEN_CH2_UPDATE.ch2_active_i_reg ),
        .I2(ptr_queue_dout[13]),
        .O(ptr_queue_dout_int[13]));
  (* SOFT_HLUTNM = "soft_lutpair25" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \updt_curdesc[14]_i_1 
       (.I0(ptr2_queue_dout[14]),
        .I1(\GEN_CH2_UPDATE.ch2_active_i_reg ),
        .I2(ptr_queue_dout[14]),
        .O(ptr_queue_dout_int[14]));
  (* SOFT_HLUTNM = "soft_lutpair24" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \updt_curdesc[15]_i_1 
       (.I0(ptr2_queue_dout[15]),
        .I1(\GEN_CH2_UPDATE.ch2_active_i_reg ),
        .I2(ptr_queue_dout[15]),
        .O(ptr_queue_dout_int[15]));
  (* SOFT_HLUTNM = "soft_lutpair24" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \updt_curdesc[16]_i_1 
       (.I0(ptr2_queue_dout[16]),
        .I1(\GEN_CH2_UPDATE.ch2_active_i_reg ),
        .I2(ptr_queue_dout[16]),
        .O(ptr_queue_dout_int[16]));
  (* SOFT_HLUTNM = "soft_lutpair22" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \updt_curdesc[17]_i_1 
       (.I0(ptr2_queue_dout[17]),
        .I1(\GEN_CH2_UPDATE.ch2_active_i_reg ),
        .I2(ptr_queue_dout[17]),
        .O(ptr_queue_dout_int[17]));
  (* SOFT_HLUTNM = "soft_lutpair15" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \updt_curdesc[18]_i_1 
       (.I0(ptr2_queue_dout[18]),
        .I1(\GEN_CH2_UPDATE.ch2_active_i_reg ),
        .I2(ptr_queue_dout[18]),
        .O(ptr_queue_dout_int[18]));
  (* SOFT_HLUTNM = "soft_lutpair22" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \updt_curdesc[19]_i_1 
       (.I0(ptr2_queue_dout[19]),
        .I1(\GEN_CH2_UPDATE.ch2_active_i_reg ),
        .I2(ptr_queue_dout[19]),
        .O(ptr_queue_dout_int[19]));
  (* SOFT_HLUTNM = "soft_lutpair21" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \updt_curdesc[20]_i_1 
       (.I0(ptr2_queue_dout[20]),
        .I1(\GEN_CH2_UPDATE.ch2_active_i_reg ),
        .I2(ptr_queue_dout[20]),
        .O(ptr_queue_dout_int[20]));
  (* SOFT_HLUTNM = "soft_lutpair21" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \updt_curdesc[21]_i_1 
       (.I0(ptr2_queue_dout[21]),
        .I1(\GEN_CH2_UPDATE.ch2_active_i_reg ),
        .I2(ptr_queue_dout[21]),
        .O(ptr_queue_dout_int[21]));
  (* SOFT_HLUTNM = "soft_lutpair20" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \updt_curdesc[22]_i_1 
       (.I0(ptr2_queue_dout[22]),
        .I1(\GEN_CH2_UPDATE.ch2_active_i_reg ),
        .I2(ptr_queue_dout[22]),
        .O(ptr_queue_dout_int[22]));
  (* SOFT_HLUTNM = "soft_lutpair20" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \updt_curdesc[23]_i_1 
       (.I0(ptr2_queue_dout[23]),
        .I1(\GEN_CH2_UPDATE.ch2_active_i_reg ),
        .I2(ptr_queue_dout[23]),
        .O(ptr_queue_dout_int[23]));
  (* SOFT_HLUTNM = "soft_lutpair19" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \updt_curdesc[24]_i_1 
       (.I0(ptr2_queue_dout[24]),
        .I1(\GEN_CH2_UPDATE.ch2_active_i_reg ),
        .I2(ptr_queue_dout[24]),
        .O(ptr_queue_dout_int[24]));
  (* SOFT_HLUTNM = "soft_lutpair19" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \updt_curdesc[25]_i_1 
       (.I0(ptr2_queue_dout[25]),
        .I1(\GEN_CH2_UPDATE.ch2_active_i_reg ),
        .I2(ptr_queue_dout[25]),
        .O(ptr_queue_dout_int[25]));
  (* SOFT_HLUTNM = "soft_lutpair18" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \updt_curdesc[26]_i_1 
       (.I0(ptr2_queue_dout[26]),
        .I1(\GEN_CH2_UPDATE.ch2_active_i_reg ),
        .I2(ptr_queue_dout[26]),
        .O(ptr_queue_dout_int[26]));
  (* SOFT_HLUTNM = "soft_lutpair18" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \updt_curdesc[27]_i_1 
       (.I0(ptr2_queue_dout[27]),
        .I1(\GEN_CH2_UPDATE.ch2_active_i_reg ),
        .I2(ptr_queue_dout[27]),
        .O(ptr_queue_dout_int[27]));
  (* SOFT_HLUTNM = "soft_lutpair17" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \updt_curdesc[28]_i_1 
       (.I0(ptr2_queue_dout[28]),
        .I1(\GEN_CH2_UPDATE.ch2_active_i_reg ),
        .I2(ptr_queue_dout[28]),
        .O(ptr_queue_dout_int[28]));
  (* SOFT_HLUTNM = "soft_lutpair17" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \updt_curdesc[29]_i_1 
       (.I0(ptr2_queue_dout[29]),
        .I1(\GEN_CH2_UPDATE.ch2_active_i_reg ),
        .I2(ptr_queue_dout[29]),
        .O(ptr_queue_dout_int[29]));
  (* SOFT_HLUTNM = "soft_lutpair16" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \updt_curdesc[30]_i_1 
       (.I0(ptr2_queue_dout[30]),
        .I1(\GEN_CH2_UPDATE.ch2_active_i_reg ),
        .I2(ptr_queue_dout[30]),
        .O(ptr_queue_dout_int[30]));
  (* SOFT_HLUTNM = "soft_lutpair16" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \updt_curdesc[31]_i_1 
       (.I0(ptr2_queue_dout[31]),
        .I1(\GEN_CH2_UPDATE.ch2_active_i_reg ),
        .I2(ptr_queue_dout[31]),
        .O(ptr_queue_dout_int[31]));
  LUT3 #(
    .INIT(8'hB8)) 
    \updt_curdesc[6]_i_1 
       (.I0(ptr2_queue_dout[6]),
        .I1(\GEN_CH2_UPDATE.ch2_active_i_reg ),
        .I2(ptr_queue_dout[6]),
        .O(ptr_queue_dout_int[6]));
  (* SOFT_HLUTNM = "soft_lutpair28" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \updt_curdesc[7]_i_1 
       (.I0(ptr2_queue_dout[7]),
        .I1(\GEN_CH2_UPDATE.ch2_active_i_reg ),
        .I2(ptr_queue_dout[7]),
        .O(ptr_queue_dout_int[7]));
  (* SOFT_HLUTNM = "soft_lutpair28" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \updt_curdesc[8]_i_1 
       (.I0(ptr2_queue_dout[8]),
        .I1(\GEN_CH2_UPDATE.ch2_active_i_reg ),
        .I2(ptr_queue_dout[8]),
        .O(ptr_queue_dout_int[8]));
  (* SOFT_HLUTNM = "soft_lutpair27" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \updt_curdesc[9]_i_1 
       (.I0(ptr2_queue_dout[9]),
        .I1(\GEN_CH2_UPDATE.ch2_active_i_reg ),
        .I2(ptr_queue_dout[9]),
        .O(ptr_queue_dout_int[9]));
  FDRE \updt_curdesc_reg[10] 
       (.C(m_axi_sg_aclk),
        .CE(updt_curdesc0),
        .D(ptr_queue_dout_int[10]),
        .Q(Q[4]),
        .R(SR));
  FDRE \updt_curdesc_reg[11] 
       (.C(m_axi_sg_aclk),
        .CE(updt_curdesc0),
        .D(ptr_queue_dout_int[11]),
        .Q(Q[5]),
        .R(SR));
  FDRE \updt_curdesc_reg[12] 
       (.C(m_axi_sg_aclk),
        .CE(updt_curdesc0),
        .D(ptr_queue_dout_int[12]),
        .Q(Q[6]),
        .R(SR));
  FDRE \updt_curdesc_reg[13] 
       (.C(m_axi_sg_aclk),
        .CE(updt_curdesc0),
        .D(ptr_queue_dout_int[13]),
        .Q(Q[7]),
        .R(SR));
  FDRE \updt_curdesc_reg[14] 
       (.C(m_axi_sg_aclk),
        .CE(updt_curdesc0),
        .D(ptr_queue_dout_int[14]),
        .Q(Q[8]),
        .R(SR));
  FDRE \updt_curdesc_reg[15] 
       (.C(m_axi_sg_aclk),
        .CE(updt_curdesc0),
        .D(ptr_queue_dout_int[15]),
        .Q(Q[9]),
        .R(SR));
  FDRE \updt_curdesc_reg[16] 
       (.C(m_axi_sg_aclk),
        .CE(updt_curdesc0),
        .D(ptr_queue_dout_int[16]),
        .Q(Q[10]),
        .R(SR));
  FDRE \updt_curdesc_reg[17] 
       (.C(m_axi_sg_aclk),
        .CE(updt_curdesc0),
        .D(ptr_queue_dout_int[17]),
        .Q(Q[11]),
        .R(SR));
  FDRE \updt_curdesc_reg[18] 
       (.C(m_axi_sg_aclk),
        .CE(updt_curdesc0),
        .D(ptr_queue_dout_int[18]),
        .Q(Q[12]),
        .R(SR));
  FDRE \updt_curdesc_reg[19] 
       (.C(m_axi_sg_aclk),
        .CE(updt_curdesc0),
        .D(ptr_queue_dout_int[19]),
        .Q(Q[13]),
        .R(SR));
  FDRE \updt_curdesc_reg[20] 
       (.C(m_axi_sg_aclk),
        .CE(updt_curdesc0),
        .D(ptr_queue_dout_int[20]),
        .Q(Q[14]),
        .R(SR));
  FDRE \updt_curdesc_reg[21] 
       (.C(m_axi_sg_aclk),
        .CE(updt_curdesc0),
        .D(ptr_queue_dout_int[21]),
        .Q(Q[15]),
        .R(SR));
  FDRE \updt_curdesc_reg[22] 
       (.C(m_axi_sg_aclk),
        .CE(updt_curdesc0),
        .D(ptr_queue_dout_int[22]),
        .Q(Q[16]),
        .R(SR));
  FDRE \updt_curdesc_reg[23] 
       (.C(m_axi_sg_aclk),
        .CE(updt_curdesc0),
        .D(ptr_queue_dout_int[23]),
        .Q(Q[17]),
        .R(SR));
  FDRE \updt_curdesc_reg[24] 
       (.C(m_axi_sg_aclk),
        .CE(updt_curdesc0),
        .D(ptr_queue_dout_int[24]),
        .Q(Q[18]),
        .R(SR));
  FDRE \updt_curdesc_reg[25] 
       (.C(m_axi_sg_aclk),
        .CE(updt_curdesc0),
        .D(ptr_queue_dout_int[25]),
        .Q(Q[19]),
        .R(SR));
  FDRE \updt_curdesc_reg[26] 
       (.C(m_axi_sg_aclk),
        .CE(updt_curdesc0),
        .D(ptr_queue_dout_int[26]),
        .Q(Q[20]),
        .R(SR));
  FDRE \updt_curdesc_reg[27] 
       (.C(m_axi_sg_aclk),
        .CE(updt_curdesc0),
        .D(ptr_queue_dout_int[27]),
        .Q(Q[21]),
        .R(SR));
  FDRE \updt_curdesc_reg[28] 
       (.C(m_axi_sg_aclk),
        .CE(updt_curdesc0),
        .D(ptr_queue_dout_int[28]),
        .Q(Q[22]),
        .R(SR));
  FDRE \updt_curdesc_reg[29] 
       (.C(m_axi_sg_aclk),
        .CE(updt_curdesc0),
        .D(ptr_queue_dout_int[29]),
        .Q(Q[23]),
        .R(SR));
  FDRE \updt_curdesc_reg[30] 
       (.C(m_axi_sg_aclk),
        .CE(updt_curdesc0),
        .D(ptr_queue_dout_int[30]),
        .Q(Q[24]),
        .R(SR));
  FDRE \updt_curdesc_reg[31] 
       (.C(m_axi_sg_aclk),
        .CE(updt_curdesc0),
        .D(ptr_queue_dout_int[31]),
        .Q(Q[25]),
        .R(SR));
  FDRE \updt_curdesc_reg[6] 
       (.C(m_axi_sg_aclk),
        .CE(updt_curdesc0),
        .D(ptr_queue_dout_int[6]),
        .Q(Q[0]),
        .R(SR));
  FDRE \updt_curdesc_reg[7] 
       (.C(m_axi_sg_aclk),
        .CE(updt_curdesc0),
        .D(ptr_queue_dout_int[7]),
        .Q(Q[1]),
        .R(SR));
  FDRE \updt_curdesc_reg[8] 
       (.C(m_axi_sg_aclk),
        .CE(updt_curdesc0),
        .D(ptr_queue_dout_int[8]),
        .Q(Q[2]),
        .R(SR));
  FDRE \updt_curdesc_reg[9] 
       (.C(m_axi_sg_aclk),
        .CE(updt_curdesc0),
        .D(ptr_queue_dout_int[9]),
        .Q(Q[3]),
        .R(SR));
  LUT6 #(
    .INIT(64'h0000002030300020)) 
    updt_curdesc_wren_i_1
       (.I0(\GEN_CH2_UPDATE.ch2_active_i_reg ),
        .I1(pntr_cs[1]),
        .I2(pntr_cs[0]),
        .I3(ptr2_queue_empty),
        .I4(p_38_out),
        .I5(ptr_queue_empty),
        .O(updt_curdesc0));
  FDRE updt_curdesc_wren_reg
       (.C(m_axi_sg_aclk),
        .CE(1'b1),
        .D(updt_curdesc0),
        .Q(\update_address_reg[4] ),
        .R(SR));
  LUT6 #(
    .INIT(64'h00000000E2E2E200)) 
    updt_ioc_i_1
       (.I0(p_12_out),
        .I1(writing_status_re_ch1),
        .I2(\GEN_Q_FOR_SYNC.MM2S_CHANNEL.follower_reg_mm2s_reg_n_0_[32] ),
        .I3(out),
        .I4(\GNE_SYNC_RESET.scndry_resetn_reg ),
        .I5(\GEN_CH1_UPDATE.ch1_updt_ioc_irq_set_reg ),
        .O(updt_ioc_i_1_n_0));
  (* SOFT_HLUTNM = "soft_lutpair12" *) 
  LUT4 #(
    .INIT(16'h4000)) 
    updt_ioc_i_2
       (.I0(writing_status_d1),
        .I1(pntr_cs[0]),
        .I2(pntr_cs[1]),
        .I3(p_38_out),
        .O(writing_status_re_ch1));
  FDRE updt_ioc_reg
       (.C(m_axi_sg_aclk),
        .CE(1'b1),
        .D(updt_ioc_i_1_n_0),
        .Q(p_12_out),
        .R(1'b0));
  LUT2 #(
    .INIT(4'h8)) 
    writing_status_d1_i_1
       (.I0(pntr_cs[1]),
        .I1(pntr_cs[0]),
        .O(writing_status));
  FDRE #(
    .INIT(1'b0)) 
    writing_status_d1_reg
       (.C(m_axi_sg_aclk),
        .CE(1'b1),
        .D(writing_status),
        .Q(writing_status_d1),
        .R(SR));
endmodule

(* ORIG_REF_NAME = "axi_sg_updt_sm" *) 
module design_1_axi_dma_0_0_axi_sg_updt_sm
   (\axi_dma_tstvec[4] ,
    \axi_dma_tstvec[5] ,
    \GEN_Q_FOR_SYNC.S2MM_CHANNEL.updt_active_d2_reg ,
    \GEN_Q_FOR_SYNC.MM2S_CHANNEL.updt_active_d1_reg ,
    p_54_out,
    sg_interr_reg,
    sg_slverr_reg,
    sg_decerr_reg,
    dma_interr_reg,
    dma_slverr_reg,
    dma_decerr_reg,
    sg_interr_reg_0,
    sg_slverr_reg_0,
    sg_decerr_reg_0,
    dma_interr_reg_0,
    dma_slverr_reg_0,
    dma_decerr_reg_0,
    dma_interr_reg_1,
    dma_slverr_reg_1,
    dma_decerr_reg_1,
    sg_interr_reg_1,
    sg_slverr_reg_1,
    sg_decerr_reg_1,
    dma_interr_reg_2,
    dma_slverr_reg_2,
    dma_decerr_reg_2,
    sg_interr_reg_2,
    sg_slverr_reg_2,
    sg_decerr_reg_2,
    s2mm_halted_set0,
    s2mm_all_idle,
    \ftch_error_addr_reg[31] ,
    s_axis_updt_cmd_tvalid_reg,
    Q,
    \ftch_error_addr_reg[31]_0 ,
    SR,
    p_27_out,
    m_axi_sg_aclk,
    p_18_out,
    updt_done_reg,
    dma_slverr_reg_3,
    updt_done_reg_0,
    updt_done_reg_1,
    updt_done_reg_2,
    updt_done_reg_3,
    dma_interr_reg_3,
    dma_slverr_reg_4,
    dma_decerr_reg_3,
    p_59_out,
    sg_interr_reg_3,
    p_58_out,
    sg_slverr_reg_3,
    p_57_out,
    sg_decerr_reg_3,
    dma_interr_reg_4,
    dma_slverr_reg_5,
    dma_decerr_reg_4,
    p_33_out,
    sg_interr_reg_4,
    p_32_out,
    sg_slverr_reg_4,
    p_31_out,
    sg_decerr_reg_4,
    s2mm_dmacr,
    \dmacr_i_reg[2] ,
    s2mm_halt_cmplt,
    \FSM_sequential_GEN_SM_FOR_NO_LENGTH.s2mm_cs_reg[1] ,
    s2mm_cmnd_idle1,
    cmnds_queued_shift,
    p_34_out,
    service_ch129_out__1,
    updt_error_reg,
    updt_done_reg_4,
    service_ch220_out__1,
    updt_curdesc_wren_reg,
    ftch_error_capture__4,
    m_axi_sg_aresetn,
    out,
    \GNE_SYNC_RESET.scndry_resetn_reg ,
    ftch_error_reg,
    s_axis_updt_cmd_tready,
    p_20_out_1,
    updt_interr,
    updt_slverr,
    updt_decerr,
    \updt_curdesc_reg[31] );
  output \axi_dma_tstvec[4] ;
  output \axi_dma_tstvec[5] ;
  output \GEN_Q_FOR_SYNC.S2MM_CHANNEL.updt_active_d2_reg ;
  output \GEN_Q_FOR_SYNC.MM2S_CHANNEL.updt_active_d1_reg ;
  output p_54_out;
  output sg_interr_reg;
  output sg_slverr_reg;
  output sg_decerr_reg;
  output dma_interr_reg;
  output dma_slverr_reg;
  output dma_decerr_reg;
  output sg_interr_reg_0;
  output sg_slverr_reg_0;
  output sg_decerr_reg_0;
  output dma_interr_reg_0;
  output dma_slverr_reg_0;
  output dma_decerr_reg_0;
  output dma_interr_reg_1;
  output dma_slverr_reg_1;
  output dma_decerr_reg_1;
  output sg_interr_reg_1;
  output sg_slverr_reg_1;
  output sg_decerr_reg_1;
  output dma_interr_reg_2;
  output dma_slverr_reg_2;
  output dma_decerr_reg_2;
  output sg_interr_reg_2;
  output sg_slverr_reg_2;
  output sg_decerr_reg_2;
  output s2mm_halted_set0;
  output s2mm_all_idle;
  output [0:0]\ftch_error_addr_reg[31] ;
  output s_axis_updt_cmd_tvalid_reg;
  output [26:0]Q;
  output [25:0]\ftch_error_addr_reg[31]_0 ;
  input [0:0]SR;
  input p_27_out;
  input m_axi_sg_aclk;
  input p_18_out;
  input updt_done_reg;
  input dma_slverr_reg_3;
  input updt_done_reg_0;
  input updt_done_reg_1;
  input updt_done_reg_2;
  input updt_done_reg_3;
  input dma_interr_reg_3;
  input dma_slverr_reg_4;
  input dma_decerr_reg_3;
  input p_59_out;
  input sg_interr_reg_3;
  input p_58_out;
  input sg_slverr_reg_3;
  input p_57_out;
  input sg_decerr_reg_3;
  input dma_interr_reg_4;
  input dma_slverr_reg_5;
  input dma_decerr_reg_4;
  input p_33_out;
  input sg_interr_reg_4;
  input p_32_out;
  input sg_slverr_reg_4;
  input p_31_out;
  input sg_decerr_reg_4;
  input [0:0]s2mm_dmacr;
  input \dmacr_i_reg[2] ;
  input s2mm_halt_cmplt;
  input [1:0]\FSM_sequential_GEN_SM_FOR_NO_LENGTH.s2mm_cs_reg[1] ;
  input s2mm_cmnd_idle1;
  input [0:0]cmnds_queued_shift;
  input p_34_out;
  input service_ch129_out__1;
  input updt_error_reg;
  input updt_done_reg_4;
  input service_ch220_out__1;
  input [0:0]updt_curdesc_wren_reg;
  input ftch_error_capture__4;
  input m_axi_sg_aresetn;
  input out;
  input \GNE_SYNC_RESET.scndry_resetn_reg ;
  input ftch_error_reg;
  input s_axis_updt_cmd_tready;
  input p_20_out_1;
  input updt_interr;
  input updt_slverr;
  input updt_decerr;
  input [25:0]\updt_curdesc_reg[31] ;

  wire [1:0]\FSM_sequential_GEN_SM_FOR_NO_LENGTH.s2mm_cs_reg[1] ;
  wire \GEN_CH1_UPDATE.ch1_active_i_i_1_n_0 ;
  wire \GEN_CH1_UPDATE.ch1_active_i_i_3_n_0 ;
  wire \GEN_CH1_UPDATE.ch1_updt_decerr_set_i_1_n_0 ;
  wire \GEN_CH1_UPDATE.ch1_updt_idle_i_1_n_0 ;
  wire \GEN_CH1_UPDATE.ch1_updt_interr_set_i_1_n_0 ;
  wire \GEN_CH1_UPDATE.ch1_updt_slverr_set_i_1_n_0 ;
  wire \GEN_CH2_UPDATE.ch2_active_i_i_1_n_0 ;
  wire \GEN_CH2_UPDATE.ch2_active_i_i_2_n_0 ;
  wire \GEN_CH2_UPDATE.ch2_active_i_i_4_n_0 ;
  wire \GEN_CH2_UPDATE.ch2_active_i_i_5_n_0 ;
  wire \GEN_CH2_UPDATE.ch2_updt_decerr_set_i_1_n_0 ;
  wire \GEN_CH2_UPDATE.ch2_updt_idle_i_1_n_0 ;
  wire \GEN_CH2_UPDATE.ch2_updt_interr_set_i_1_n_0 ;
  wire \GEN_CH2_UPDATE.ch2_updt_slverr_set_i_1_n_0 ;
  wire \GEN_Q_FOR_SYNC.MM2S_CHANNEL.updt_active_d1_reg ;
  wire \GEN_Q_FOR_SYNC.S2MM_CHANNEL.updt_active_d2_reg ;
  wire \GNE_SYNC_RESET.scndry_resetn_reg ;
  wire [26:0]Q;
  wire [0:0]SR;
  wire \axi_dma_tstvec[4] ;
  wire \axi_dma_tstvec[5] ;
  wire ch1_active_set;
  wire ch1_updt_sm_idle__5;
  wire ch2_updt_sm_idle__5;
  wire [0:0]cmnds_queued_shift;
  wire dma_decerr_reg;
  wire dma_decerr_reg_0;
  wire dma_decerr_reg_1;
  wire dma_decerr_reg_2;
  wire dma_decerr_reg_3;
  wire dma_decerr_reg_4;
  wire dma_interr_reg;
  wire dma_interr_reg_0;
  wire dma_interr_reg_1;
  wire dma_interr_reg_2;
  wire dma_interr_reg_3;
  wire dma_interr_reg_4;
  wire dma_slverr_reg;
  wire dma_slverr_reg_0;
  wire dma_slverr_reg_1;
  wire dma_slverr_reg_2;
  wire dma_slverr_reg_3;
  wire dma_slverr_reg_4;
  wire dma_slverr_reg_5;
  wire \dmacr_i_reg[2] ;
  wire \ftch_error_addr[31]_i_4_n_0 ;
  wire \ftch_error_addr[31]_i_5_n_0 ;
  wire [0:0]\ftch_error_addr_reg[31] ;
  wire [25:0]\ftch_error_addr_reg[31]_0 ;
  wire ftch_error_capture__4;
  wire ftch_error_reg;
  wire m_axi_sg_aclk;
  wire m_axi_sg_aresetn;
  wire out;
  wire p_18_out;
  wire p_20_out_1;
  wire p_27_out;
  wire p_28_out;
  wire p_31_out;
  wire p_32_out;
  wire p_33_out;
  wire p_34_out;
  wire p_54_out;
  wire p_57_out;
  wire p_58_out;
  wire p_59_out;
  wire s2mm_all_idle;
  wire s2mm_cmnd_idle1;
  wire [0:0]s2mm_dmacr;
  wire s2mm_halt_cmplt;
  wire s2mm_halted_set0;
  wire s_axis_updt_cmd_tready;
  wire s_axis_updt_cmd_tvalid_reg;
  wire service_ch129_out__1;
  wire service_ch220_out__1;
  wire sg_decerr_reg;
  wire sg_decerr_reg_0;
  wire sg_decerr_reg_1;
  wire sg_decerr_reg_2;
  wire sg_decerr_reg_3;
  wire sg_decerr_reg_4;
  wire sg_interr_reg;
  wire sg_interr_reg_0;
  wire sg_interr_reg_1;
  wire sg_interr_reg_2;
  wire sg_interr_reg_3;
  wire sg_interr_reg_4;
  wire sg_slverr_reg;
  wire sg_slverr_reg_0;
  wire sg_slverr_reg_1;
  wire sg_slverr_reg_2;
  wire sg_slverr_reg_3;
  wire sg_slverr_reg_4;
  wire updt_cmnd_wr;
  wire [2:0]updt_cs;
  wire \updt_cs[0]_i_2_n_0 ;
  wire \updt_cs[0]_i_3_n_0 ;
  wire [25:0]\updt_curdesc_reg[31] ;
  wire [0:0]updt_curdesc_wren_reg;
  wire updt_decerr;
  wire updt_done_reg;
  wire updt_done_reg_0;
  wire updt_done_reg_1;
  wire updt_done_reg_2;
  wire updt_done_reg_3;
  wire updt_done_reg_4;
  wire updt_error_reg;
  wire updt_interr;
  wire [2:0]updt_ns;
  wire updt_slverr;

  LUT5 #(
    .INIT(32'h00A8FCA8)) 
    \GEN_CH1_UPDATE.ch1_active_i_i_1 
       (.I0(ch1_active_set),
        .I1(out),
        .I2(\GNE_SYNC_RESET.scndry_resetn_reg ),
        .I3(\GEN_Q_FOR_SYNC.MM2S_CHANNEL.updt_active_d1_reg ),
        .I4(updt_done_reg_4),
        .O(\GEN_CH1_UPDATE.ch1_active_i_i_1_n_0 ));
  LUT6 #(
    .INIT(64'h000008000000000C)) 
    \GEN_CH1_UPDATE.ch1_active_i_i_2 
       (.I0(\GEN_CH1_UPDATE.ch1_active_i_i_3_n_0 ),
        .I1(service_ch129_out__1),
        .I2(updt_cs[2]),
        .I3(updt_cs[1]),
        .I4(updt_error_reg),
        .I5(updt_cs[0]),
        .O(ch1_active_set));
  (* SOFT_HLUTNM = "soft_lutpair3" *) 
  LUT2 #(
    .INIT(4'h8)) 
    \GEN_CH1_UPDATE.ch1_active_i_i_3 
       (.I0(\GEN_Q_FOR_SYNC.S2MM_CHANNEL.updt_active_d2_reg ),
        .I1(updt_done_reg_4),
        .O(\GEN_CH1_UPDATE.ch1_active_i_i_3_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \GEN_CH1_UPDATE.ch1_active_i_reg 
       (.C(m_axi_sg_aclk),
        .CE(1'b1),
        .D(\GEN_CH1_UPDATE.ch1_active_i_i_1_n_0 ),
        .Q(\GEN_Q_FOR_SYNC.MM2S_CHANNEL.updt_active_d1_reg ),
        .R(1'b0));
  FDRE \GEN_CH1_UPDATE.ch1_dma_decerr_set_reg 
       (.C(m_axi_sg_aclk),
        .CE(1'b1),
        .D(updt_done_reg_0),
        .Q(dma_decerr_reg),
        .R(SR));
  FDRE \GEN_CH1_UPDATE.ch1_dma_interr_set_reg 
       (.C(m_axi_sg_aclk),
        .CE(1'b1),
        .D(updt_done_reg),
        .Q(dma_interr_reg),
        .R(SR));
  FDRE \GEN_CH1_UPDATE.ch1_dma_slverr_set_reg 
       (.C(m_axi_sg_aclk),
        .CE(1'b1),
        .D(dma_slverr_reg_3),
        .Q(dma_slverr_reg),
        .R(SR));
  (* SOFT_HLUTNM = "soft_lutpair9" *) 
  LUT3 #(
    .INIT(8'hF8)) 
    \GEN_CH1_UPDATE.ch1_updt_decerr_set_i_1 
       (.I0(\GEN_Q_FOR_SYNC.MM2S_CHANNEL.updt_active_d1_reg ),
        .I1(updt_decerr),
        .I2(sg_decerr_reg),
        .O(\GEN_CH1_UPDATE.ch1_updt_decerr_set_i_1_n_0 ));
  FDRE \GEN_CH1_UPDATE.ch1_updt_decerr_set_reg 
       (.C(m_axi_sg_aclk),
        .CE(1'b1),
        .D(\GEN_CH1_UPDATE.ch1_updt_decerr_set_i_1_n_0 ),
        .Q(sg_decerr_reg),
        .R(SR));
  LUT6 #(
    .INIT(64'hFFFFFF0EFFFFFFFF)) 
    \GEN_CH1_UPDATE.ch1_updt_idle_i_1 
       (.I0(p_54_out),
        .I1(ch1_updt_sm_idle__5),
        .I2(service_ch129_out__1),
        .I3(updt_error_reg),
        .I4(ftch_error_reg),
        .I5(m_axi_sg_aresetn),
        .O(\GEN_CH1_UPDATE.ch1_updt_idle_i_1_n_0 ));
  LUT6 #(
    .INIT(64'h111111110109010D)) 
    \GEN_CH1_UPDATE.ch1_updt_idle_i_2 
       (.I0(updt_cs[0]),
        .I1(updt_cs[1]),
        .I2(service_ch129_out__1),
        .I3(\GEN_Q_FOR_SYNC.MM2S_CHANNEL.updt_active_d1_reg ),
        .I4(updt_error_reg),
        .I5(updt_cs[2]),
        .O(ch1_updt_sm_idle__5));
  FDRE \GEN_CH1_UPDATE.ch1_updt_idle_reg 
       (.C(m_axi_sg_aclk),
        .CE(1'b1),
        .D(\GEN_CH1_UPDATE.ch1_updt_idle_i_1_n_0 ),
        .Q(p_54_out),
        .R(1'b0));
  (* SOFT_HLUTNM = "soft_lutpair7" *) 
  LUT3 #(
    .INIT(8'hF8)) 
    \GEN_CH1_UPDATE.ch1_updt_interr_set_i_1 
       (.I0(\GEN_Q_FOR_SYNC.MM2S_CHANNEL.updt_active_d1_reg ),
        .I1(updt_interr),
        .I2(sg_interr_reg),
        .O(\GEN_CH1_UPDATE.ch1_updt_interr_set_i_1_n_0 ));
  FDRE \GEN_CH1_UPDATE.ch1_updt_interr_set_reg 
       (.C(m_axi_sg_aclk),
        .CE(1'b1),
        .D(\GEN_CH1_UPDATE.ch1_updt_interr_set_i_1_n_0 ),
        .Q(sg_interr_reg),
        .R(SR));
  FDRE \GEN_CH1_UPDATE.ch1_updt_ioc_irq_set_reg 
       (.C(m_axi_sg_aclk),
        .CE(1'b1),
        .D(p_27_out),
        .Q(\axi_dma_tstvec[4] ),
        .R(SR));
  (* SOFT_HLUTNM = "soft_lutpair8" *) 
  LUT3 #(
    .INIT(8'hF8)) 
    \GEN_CH1_UPDATE.ch1_updt_slverr_set_i_1 
       (.I0(updt_slverr),
        .I1(\GEN_Q_FOR_SYNC.MM2S_CHANNEL.updt_active_d1_reg ),
        .I2(sg_slverr_reg),
        .O(\GEN_CH1_UPDATE.ch1_updt_slverr_set_i_1_n_0 ));
  FDRE \GEN_CH1_UPDATE.ch1_updt_slverr_set_reg 
       (.C(m_axi_sg_aclk),
        .CE(1'b1),
        .D(\GEN_CH1_UPDATE.ch1_updt_slverr_set_i_1_n_0 ),
        .Q(sg_slverr_reg),
        .R(SR));
  LUT6 #(
    .INIT(64'h0000C800FF00C800)) 
    \GEN_CH2_UPDATE.ch2_active_i_i_1 
       (.I0(\GEN_CH2_UPDATE.ch2_active_i_i_2_n_0 ),
        .I1(service_ch220_out__1),
        .I2(\GEN_CH2_UPDATE.ch2_active_i_i_4_n_0 ),
        .I3(m_axi_sg_aresetn),
        .I4(\GEN_Q_FOR_SYNC.S2MM_CHANNEL.updt_active_d2_reg ),
        .I5(updt_done_reg_4),
        .O(\GEN_CH2_UPDATE.ch2_active_i_i_1_n_0 ));
  LUT5 #(
    .INIT(32'h00080000)) 
    \GEN_CH2_UPDATE.ch2_active_i_i_2 
       (.I0(updt_done_reg_4),
        .I1(\GEN_Q_FOR_SYNC.MM2S_CHANNEL.updt_active_d1_reg ),
        .I2(updt_error_reg),
        .I3(\GEN_Q_FOR_SYNC.S2MM_CHANNEL.updt_active_d2_reg ),
        .I4(\GEN_CH2_UPDATE.ch2_active_i_i_5_n_0 ),
        .O(\GEN_CH2_UPDATE.ch2_active_i_i_2_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair4" *) 
  LUT5 #(
    .INIT(32'h00000001)) 
    \GEN_CH2_UPDATE.ch2_active_i_i_4 
       (.I0(updt_cs[0]),
        .I1(updt_error_reg),
        .I2(updt_cs[1]),
        .I3(updt_cs[2]),
        .I4(service_ch129_out__1),
        .O(\GEN_CH2_UPDATE.ch2_active_i_i_4_n_0 ));
  LUT3 #(
    .INIT(8'h40)) 
    \GEN_CH2_UPDATE.ch2_active_i_i_5 
       (.I0(updt_cs[2]),
        .I1(updt_cs[1]),
        .I2(updt_cs[0]),
        .O(\GEN_CH2_UPDATE.ch2_active_i_i_5_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \GEN_CH2_UPDATE.ch2_active_i_reg 
       (.C(m_axi_sg_aclk),
        .CE(1'b1),
        .D(\GEN_CH2_UPDATE.ch2_active_i_i_1_n_0 ),
        .Q(\GEN_Q_FOR_SYNC.S2MM_CHANNEL.updt_active_d2_reg ),
        .R(1'b0));
  FDRE \GEN_CH2_UPDATE.ch2_dma_decerr_set_reg 
       (.C(m_axi_sg_aclk),
        .CE(1'b1),
        .D(updt_done_reg_3),
        .Q(dma_decerr_reg_0),
        .R(SR));
  FDRE \GEN_CH2_UPDATE.ch2_dma_interr_set_reg 
       (.C(m_axi_sg_aclk),
        .CE(1'b1),
        .D(updt_done_reg_1),
        .Q(dma_interr_reg_0),
        .R(SR));
  FDRE \GEN_CH2_UPDATE.ch2_dma_slverr_set_reg 
       (.C(m_axi_sg_aclk),
        .CE(1'b1),
        .D(updt_done_reg_2),
        .Q(dma_slverr_reg_0),
        .R(SR));
  (* SOFT_HLUTNM = "soft_lutpair6" *) 
  LUT3 #(
    .INIT(8'hF8)) 
    \GEN_CH2_UPDATE.ch2_updt_decerr_set_i_1 
       (.I0(\GEN_Q_FOR_SYNC.S2MM_CHANNEL.updt_active_d2_reg ),
        .I1(updt_decerr),
        .I2(sg_decerr_reg_0),
        .O(\GEN_CH2_UPDATE.ch2_updt_decerr_set_i_1_n_0 ));
  FDRE \GEN_CH2_UPDATE.ch2_updt_decerr_set_reg 
       (.C(m_axi_sg_aclk),
        .CE(1'b1),
        .D(\GEN_CH2_UPDATE.ch2_updt_decerr_set_i_1_n_0 ),
        .Q(sg_decerr_reg_0),
        .R(SR));
  LUT6 #(
    .INIT(64'hFFFFFF0EFFFFFFFF)) 
    \GEN_CH2_UPDATE.ch2_updt_idle_i_1 
       (.I0(p_28_out),
        .I1(ch2_updt_sm_idle__5),
        .I2(service_ch220_out__1),
        .I3(updt_error_reg),
        .I4(ftch_error_reg),
        .I5(m_axi_sg_aresetn),
        .O(\GEN_CH2_UPDATE.ch2_updt_idle_i_1_n_0 ));
  LUT6 #(
    .INIT(64'h111111110109010D)) 
    \GEN_CH2_UPDATE.ch2_updt_idle_i_2 
       (.I0(updt_cs[0]),
        .I1(updt_cs[1]),
        .I2(service_ch220_out__1),
        .I3(\GEN_Q_FOR_SYNC.S2MM_CHANNEL.updt_active_d2_reg ),
        .I4(updt_error_reg),
        .I5(updt_cs[2]),
        .O(ch2_updt_sm_idle__5));
  FDRE \GEN_CH2_UPDATE.ch2_updt_idle_reg 
       (.C(m_axi_sg_aclk),
        .CE(1'b1),
        .D(\GEN_CH2_UPDATE.ch2_updt_idle_i_1_n_0 ),
        .Q(p_28_out),
        .R(1'b0));
  (* SOFT_HLUTNM = "soft_lutpair6" *) 
  LUT3 #(
    .INIT(8'hF8)) 
    \GEN_CH2_UPDATE.ch2_updt_interr_set_i_1 
       (.I0(\GEN_Q_FOR_SYNC.S2MM_CHANNEL.updt_active_d2_reg ),
        .I1(updt_interr),
        .I2(sg_interr_reg_0),
        .O(\GEN_CH2_UPDATE.ch2_updt_interr_set_i_1_n_0 ));
  FDRE \GEN_CH2_UPDATE.ch2_updt_interr_set_reg 
       (.C(m_axi_sg_aclk),
        .CE(1'b1),
        .D(\GEN_CH2_UPDATE.ch2_updt_interr_set_i_1_n_0 ),
        .Q(sg_interr_reg_0),
        .R(SR));
  FDRE \GEN_CH2_UPDATE.ch2_updt_ioc_irq_set_reg 
       (.C(m_axi_sg_aclk),
        .CE(1'b1),
        .D(p_18_out),
        .Q(\axi_dma_tstvec[5] ),
        .R(SR));
  (* SOFT_HLUTNM = "soft_lutpair10" *) 
  LUT3 #(
    .INIT(8'hF8)) 
    \GEN_CH2_UPDATE.ch2_updt_slverr_set_i_1 
       (.I0(updt_slverr),
        .I1(\GEN_Q_FOR_SYNC.S2MM_CHANNEL.updt_active_d2_reg ),
        .I2(sg_slverr_reg_0),
        .O(\GEN_CH2_UPDATE.ch2_updt_slverr_set_i_1_n_0 ));
  FDRE \GEN_CH2_UPDATE.ch2_updt_slverr_set_reg 
       (.C(m_axi_sg_aclk),
        .CE(1'b1),
        .D(\GEN_CH2_UPDATE.ch2_updt_slverr_set_i_1_n_0 ),
        .Q(sg_slverr_reg_0),
        .R(SR));
  LUT6 #(
    .INIT(64'h0000000200000000)) 
    \GNE_SYNC_RESET.sft_rst_dly1_i_2__0 
       (.I0(p_28_out),
        .I1(\FSM_sequential_GEN_SM_FOR_NO_LENGTH.s2mm_cs_reg[1] [0]),
        .I2(\FSM_sequential_GEN_SM_FOR_NO_LENGTH.s2mm_cs_reg[1] [1]),
        .I3(s2mm_cmnd_idle1),
        .I4(cmnds_queued_shift),
        .I5(p_34_out),
        .O(s2mm_all_idle));
  LUT2 #(
    .INIT(4'hE)) 
    dma_decerr_i_1
       (.I0(dma_decerr_reg),
        .I1(dma_decerr_reg_3),
        .O(dma_decerr_reg_1));
  LUT2 #(
    .INIT(4'hE)) 
    dma_decerr_i_1__0
       (.I0(dma_decerr_reg_0),
        .I1(dma_decerr_reg_4),
        .O(dma_decerr_reg_2));
  LUT2 #(
    .INIT(4'hE)) 
    dma_interr_i_1
       (.I0(dma_interr_reg),
        .I1(dma_interr_reg_3),
        .O(dma_interr_reg_1));
  LUT2 #(
    .INIT(4'hE)) 
    dma_interr_i_1__0
       (.I0(dma_interr_reg_0),
        .I1(dma_interr_reg_4),
        .O(dma_interr_reg_2));
  (* SOFT_HLUTNM = "soft_lutpair5" *) 
  LUT2 #(
    .INIT(4'hE)) 
    dma_slverr_i_1
       (.I0(dma_slverr_reg),
        .I1(dma_slverr_reg_4),
        .O(dma_slverr_reg_1));
  LUT2 #(
    .INIT(4'hE)) 
    dma_slverr_i_1__0
       (.I0(dma_slverr_reg_0),
        .I1(dma_slverr_reg_5),
        .O(dma_slverr_reg_2));
  LUT5 #(
    .INIT(32'hFFFFFFFE)) 
    \ftch_error_addr[31]_i_1__0 
       (.I0(sg_slverr_reg),
        .I1(sg_decerr_reg),
        .I2(ftch_error_capture__4),
        .I3(\ftch_error_addr[31]_i_4_n_0 ),
        .I4(\ftch_error_addr[31]_i_5_n_0 ),
        .O(\ftch_error_addr_reg[31] ));
  (* SOFT_HLUTNM = "soft_lutpair5" *) 
  LUT4 #(
    .INIT(16'hFFFE)) 
    \ftch_error_addr[31]_i_4 
       (.I0(dma_slverr_reg),
        .I1(dma_interr_reg),
        .I2(dma_decerr_reg_0),
        .I3(dma_slverr_reg_0),
        .O(\ftch_error_addr[31]_i_4_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFFFFFFFFFFFFE)) 
    \ftch_error_addr[31]_i_5 
       (.I0(sg_interr_reg_0),
        .I1(sg_slverr_reg_0),
        .I2(sg_decerr_reg_0),
        .I3(dma_interr_reg_0),
        .I4(sg_interr_reg),
        .I5(dma_decerr_reg),
        .O(\ftch_error_addr[31]_i_5_n_0 ));
  LUT4 #(
    .INIT(16'h4404)) 
    s2mm_halted_set_i_1
       (.I0(s2mm_dmacr),
        .I1(s2mm_all_idle),
        .I2(\dmacr_i_reg[2] ),
        .I3(s2mm_halt_cmplt),
        .O(s2mm_halted_set0));
  LUT6 #(
    .INIT(64'h0010FFFF00100010)) 
    s_axis_updt_cmd_tvalid_i_1
       (.I0(updt_cs[0]),
        .I1(updt_error_reg),
        .I2(updt_cs[1]),
        .I3(updt_cs[2]),
        .I4(s_axis_updt_cmd_tready),
        .I5(p_20_out_1),
        .O(s_axis_updt_cmd_tvalid_reg));
  (* SOFT_HLUTNM = "soft_lutpair9" *) 
  LUT3 #(
    .INIT(8'hFE)) 
    sg_decerr_i_1
       (.I0(sg_decerr_reg),
        .I1(p_57_out),
        .I2(sg_decerr_reg_3),
        .O(sg_decerr_reg_1));
  LUT3 #(
    .INIT(8'hFE)) 
    sg_decerr_i_1__0
       (.I0(sg_decerr_reg_0),
        .I1(p_31_out),
        .I2(sg_decerr_reg_4),
        .O(sg_decerr_reg_2));
  (* SOFT_HLUTNM = "soft_lutpair7" *) 
  LUT3 #(
    .INIT(8'hFE)) 
    sg_interr_i_1
       (.I0(sg_interr_reg),
        .I1(p_59_out),
        .I2(sg_interr_reg_3),
        .O(sg_interr_reg_1));
  LUT3 #(
    .INIT(8'hFE)) 
    sg_interr_i_1__0
       (.I0(sg_interr_reg_0),
        .I1(p_33_out),
        .I2(sg_interr_reg_4),
        .O(sg_interr_reg_2));
  (* SOFT_HLUTNM = "soft_lutpair8" *) 
  LUT3 #(
    .INIT(8'hFE)) 
    sg_slverr_i_1
       (.I0(sg_slverr_reg),
        .I1(p_58_out),
        .I2(sg_slverr_reg_3),
        .O(sg_slverr_reg_1));
  (* SOFT_HLUTNM = "soft_lutpair10" *) 
  LUT3 #(
    .INIT(8'hFE)) 
    sg_slverr_i_1__0
       (.I0(sg_slverr_reg_0),
        .I1(p_32_out),
        .I2(sg_slverr_reg_4),
        .O(sg_slverr_reg_2));
  FDRE #(
    .INIT(1'b0)) 
    \update_address_reg[10] 
       (.C(m_axi_sg_aclk),
        .CE(updt_curdesc_wren_reg),
        .D(\updt_curdesc_reg[31] [4]),
        .Q(Q[5]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \update_address_reg[11] 
       (.C(m_axi_sg_aclk),
        .CE(updt_curdesc_wren_reg),
        .D(\updt_curdesc_reg[31] [5]),
        .Q(Q[6]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \update_address_reg[12] 
       (.C(m_axi_sg_aclk),
        .CE(updt_curdesc_wren_reg),
        .D(\updt_curdesc_reg[31] [6]),
        .Q(Q[7]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \update_address_reg[13] 
       (.C(m_axi_sg_aclk),
        .CE(updt_curdesc_wren_reg),
        .D(\updt_curdesc_reg[31] [7]),
        .Q(Q[8]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \update_address_reg[14] 
       (.C(m_axi_sg_aclk),
        .CE(updt_curdesc_wren_reg),
        .D(\updt_curdesc_reg[31] [8]),
        .Q(Q[9]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \update_address_reg[15] 
       (.C(m_axi_sg_aclk),
        .CE(updt_curdesc_wren_reg),
        .D(\updt_curdesc_reg[31] [9]),
        .Q(Q[10]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \update_address_reg[16] 
       (.C(m_axi_sg_aclk),
        .CE(updt_curdesc_wren_reg),
        .D(\updt_curdesc_reg[31] [10]),
        .Q(Q[11]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \update_address_reg[17] 
       (.C(m_axi_sg_aclk),
        .CE(updt_curdesc_wren_reg),
        .D(\updt_curdesc_reg[31] [11]),
        .Q(Q[12]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \update_address_reg[18] 
       (.C(m_axi_sg_aclk),
        .CE(updt_curdesc_wren_reg),
        .D(\updt_curdesc_reg[31] [12]),
        .Q(Q[13]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \update_address_reg[19] 
       (.C(m_axi_sg_aclk),
        .CE(updt_curdesc_wren_reg),
        .D(\updt_curdesc_reg[31] [13]),
        .Q(Q[14]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \update_address_reg[20] 
       (.C(m_axi_sg_aclk),
        .CE(updt_curdesc_wren_reg),
        .D(\updt_curdesc_reg[31] [14]),
        .Q(Q[15]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \update_address_reg[21] 
       (.C(m_axi_sg_aclk),
        .CE(updt_curdesc_wren_reg),
        .D(\updt_curdesc_reg[31] [15]),
        .Q(Q[16]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \update_address_reg[22] 
       (.C(m_axi_sg_aclk),
        .CE(updt_curdesc_wren_reg),
        .D(\updt_curdesc_reg[31] [16]),
        .Q(Q[17]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \update_address_reg[23] 
       (.C(m_axi_sg_aclk),
        .CE(updt_curdesc_wren_reg),
        .D(\updt_curdesc_reg[31] [17]),
        .Q(Q[18]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \update_address_reg[24] 
       (.C(m_axi_sg_aclk),
        .CE(updt_curdesc_wren_reg),
        .D(\updt_curdesc_reg[31] [18]),
        .Q(Q[19]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \update_address_reg[25] 
       (.C(m_axi_sg_aclk),
        .CE(updt_curdesc_wren_reg),
        .D(\updt_curdesc_reg[31] [19]),
        .Q(Q[20]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \update_address_reg[26] 
       (.C(m_axi_sg_aclk),
        .CE(updt_curdesc_wren_reg),
        .D(\updt_curdesc_reg[31] [20]),
        .Q(Q[21]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \update_address_reg[27] 
       (.C(m_axi_sg_aclk),
        .CE(updt_curdesc_wren_reg),
        .D(\updt_curdesc_reg[31] [21]),
        .Q(Q[22]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \update_address_reg[28] 
       (.C(m_axi_sg_aclk),
        .CE(updt_curdesc_wren_reg),
        .D(\updt_curdesc_reg[31] [22]),
        .Q(Q[23]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \update_address_reg[29] 
       (.C(m_axi_sg_aclk),
        .CE(updt_curdesc_wren_reg),
        .D(\updt_curdesc_reg[31] [23]),
        .Q(Q[24]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \update_address_reg[30] 
       (.C(m_axi_sg_aclk),
        .CE(updt_curdesc_wren_reg),
        .D(\updt_curdesc_reg[31] [24]),
        .Q(Q[25]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \update_address_reg[31] 
       (.C(m_axi_sg_aclk),
        .CE(updt_curdesc_wren_reg),
        .D(\updt_curdesc_reg[31] [25]),
        .Q(Q[26]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \update_address_reg[4] 
       (.C(m_axi_sg_aclk),
        .CE(updt_curdesc_wren_reg),
        .D(1'b1),
        .Q(Q[0]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \update_address_reg[6] 
       (.C(m_axi_sg_aclk),
        .CE(updt_curdesc_wren_reg),
        .D(\updt_curdesc_reg[31] [0]),
        .Q(Q[1]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \update_address_reg[7] 
       (.C(m_axi_sg_aclk),
        .CE(updt_curdesc_wren_reg),
        .D(\updt_curdesc_reg[31] [1]),
        .Q(Q[2]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \update_address_reg[8] 
       (.C(m_axi_sg_aclk),
        .CE(updt_curdesc_wren_reg),
        .D(\updt_curdesc_reg[31] [2]),
        .Q(Q[3]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \update_address_reg[9] 
       (.C(m_axi_sg_aclk),
        .CE(updt_curdesc_wren_reg),
        .D(\updt_curdesc_reg[31] [3]),
        .Q(Q[4]),
        .R(SR));
  LUT6 #(
    .INIT(64'h5555555511000100)) 
    \updt_cs[0]_i_1 
       (.I0(updt_cs[2]),
        .I1(updt_error_reg),
        .I2(updt_cs[0]),
        .I3(updt_cs[1]),
        .I4(\updt_cs[0]_i_2_n_0 ),
        .I5(\updt_cs[0]_i_3_n_0 ),
        .O(updt_ns[0]));
  (* SOFT_HLUTNM = "soft_lutpair3" *) 
  LUT5 #(
    .INIT(32'hFFD555D5)) 
    \updt_cs[0]_i_2 
       (.I0(updt_done_reg_4),
        .I1(\GEN_Q_FOR_SYNC.MM2S_CHANNEL.updt_active_d1_reg ),
        .I2(service_ch220_out__1),
        .I3(\GEN_Q_FOR_SYNC.S2MM_CHANNEL.updt_active_d2_reg ),
        .I4(service_ch129_out__1),
        .O(\updt_cs[0]_i_2_n_0 ));
  LUT6 #(
    .INIT(64'h0000000022227772)) 
    \updt_cs[0]_i_3 
       (.I0(updt_cs[0]),
        .I1(updt_curdesc_wren_reg),
        .I2(service_ch129_out__1),
        .I3(service_ch220_out__1),
        .I4(updt_error_reg),
        .I5(updt_cs[1]),
        .O(\updt_cs[0]_i_3_n_0 ));
  LUT6 #(
    .INIT(64'h0150115001001100)) 
    \updt_cs[1]_i_1 
       (.I0(updt_cs[2]),
        .I1(updt_error_reg),
        .I2(updt_cs[0]),
        .I3(updt_cs[1]),
        .I4(updt_done_reg_4),
        .I5(updt_curdesc_wren_reg),
        .O(updt_ns[1]));
  (* SOFT_HLUTNM = "soft_lutpair4" *) 
  LUT4 #(
    .INIT(16'h03A2)) 
    \updt_cs[2]_i_1 
       (.I0(updt_error_reg),
        .I1(updt_cs[0]),
        .I2(updt_cs[1]),
        .I3(updt_cs[2]),
        .O(updt_ns[2]));
  FDRE \updt_cs_reg[0] 
       (.C(m_axi_sg_aclk),
        .CE(1'b1),
        .D(updt_ns[0]),
        .Q(updt_cs[0]),
        .R(SR));
  FDRE \updt_cs_reg[1] 
       (.C(m_axi_sg_aclk),
        .CE(1'b1),
        .D(updt_ns[1]),
        .Q(updt_cs[1]),
        .R(SR));
  FDRE \updt_cs_reg[2] 
       (.C(m_axi_sg_aclk),
        .CE(1'b1),
        .D(updt_ns[2]),
        .Q(updt_cs[2]),
        .R(SR));
  LUT4 #(
    .INIT(16'h0004)) 
    \updt_error_addr[31]_i_1 
       (.I0(updt_cs[2]),
        .I1(updt_cs[1]),
        .I2(updt_error_reg),
        .I3(updt_cs[0]),
        .O(updt_cmnd_wr));
  FDRE \updt_error_addr_reg[10] 
       (.C(m_axi_sg_aclk),
        .CE(updt_cmnd_wr),
        .D(Q[5]),
        .Q(\ftch_error_addr_reg[31]_0 [4]),
        .R(SR));
  FDRE \updt_error_addr_reg[11] 
       (.C(m_axi_sg_aclk),
        .CE(updt_cmnd_wr),
        .D(Q[6]),
        .Q(\ftch_error_addr_reg[31]_0 [5]),
        .R(SR));
  FDRE \updt_error_addr_reg[12] 
       (.C(m_axi_sg_aclk),
        .CE(updt_cmnd_wr),
        .D(Q[7]),
        .Q(\ftch_error_addr_reg[31]_0 [6]),
        .R(SR));
  FDRE \updt_error_addr_reg[13] 
       (.C(m_axi_sg_aclk),
        .CE(updt_cmnd_wr),
        .D(Q[8]),
        .Q(\ftch_error_addr_reg[31]_0 [7]),
        .R(SR));
  FDRE \updt_error_addr_reg[14] 
       (.C(m_axi_sg_aclk),
        .CE(updt_cmnd_wr),
        .D(Q[9]),
        .Q(\ftch_error_addr_reg[31]_0 [8]),
        .R(SR));
  FDRE \updt_error_addr_reg[15] 
       (.C(m_axi_sg_aclk),
        .CE(updt_cmnd_wr),
        .D(Q[10]),
        .Q(\ftch_error_addr_reg[31]_0 [9]),
        .R(SR));
  FDRE \updt_error_addr_reg[16] 
       (.C(m_axi_sg_aclk),
        .CE(updt_cmnd_wr),
        .D(Q[11]),
        .Q(\ftch_error_addr_reg[31]_0 [10]),
        .R(SR));
  FDRE \updt_error_addr_reg[17] 
       (.C(m_axi_sg_aclk),
        .CE(updt_cmnd_wr),
        .D(Q[12]),
        .Q(\ftch_error_addr_reg[31]_0 [11]),
        .R(SR));
  FDRE \updt_error_addr_reg[18] 
       (.C(m_axi_sg_aclk),
        .CE(updt_cmnd_wr),
        .D(Q[13]),
        .Q(\ftch_error_addr_reg[31]_0 [12]),
        .R(SR));
  FDRE \updt_error_addr_reg[19] 
       (.C(m_axi_sg_aclk),
        .CE(updt_cmnd_wr),
        .D(Q[14]),
        .Q(\ftch_error_addr_reg[31]_0 [13]),
        .R(SR));
  FDRE \updt_error_addr_reg[20] 
       (.C(m_axi_sg_aclk),
        .CE(updt_cmnd_wr),
        .D(Q[15]),
        .Q(\ftch_error_addr_reg[31]_0 [14]),
        .R(SR));
  FDRE \updt_error_addr_reg[21] 
       (.C(m_axi_sg_aclk),
        .CE(updt_cmnd_wr),
        .D(Q[16]),
        .Q(\ftch_error_addr_reg[31]_0 [15]),
        .R(SR));
  FDRE \updt_error_addr_reg[22] 
       (.C(m_axi_sg_aclk),
        .CE(updt_cmnd_wr),
        .D(Q[17]),
        .Q(\ftch_error_addr_reg[31]_0 [16]),
        .R(SR));
  FDRE \updt_error_addr_reg[23] 
       (.C(m_axi_sg_aclk),
        .CE(updt_cmnd_wr),
        .D(Q[18]),
        .Q(\ftch_error_addr_reg[31]_0 [17]),
        .R(SR));
  FDRE \updt_error_addr_reg[24] 
       (.C(m_axi_sg_aclk),
        .CE(updt_cmnd_wr),
        .D(Q[19]),
        .Q(\ftch_error_addr_reg[31]_0 [18]),
        .R(SR));
  FDRE \updt_error_addr_reg[25] 
       (.C(m_axi_sg_aclk),
        .CE(updt_cmnd_wr),
        .D(Q[20]),
        .Q(\ftch_error_addr_reg[31]_0 [19]),
        .R(SR));
  FDRE \updt_error_addr_reg[26] 
       (.C(m_axi_sg_aclk),
        .CE(updt_cmnd_wr),
        .D(Q[21]),
        .Q(\ftch_error_addr_reg[31]_0 [20]),
        .R(SR));
  FDRE \updt_error_addr_reg[27] 
       (.C(m_axi_sg_aclk),
        .CE(updt_cmnd_wr),
        .D(Q[22]),
        .Q(\ftch_error_addr_reg[31]_0 [21]),
        .R(SR));
  FDRE \updt_error_addr_reg[28] 
       (.C(m_axi_sg_aclk),
        .CE(updt_cmnd_wr),
        .D(Q[23]),
        .Q(\ftch_error_addr_reg[31]_0 [22]),
        .R(SR));
  FDRE \updt_error_addr_reg[29] 
       (.C(m_axi_sg_aclk),
        .CE(updt_cmnd_wr),
        .D(Q[24]),
        .Q(\ftch_error_addr_reg[31]_0 [23]),
        .R(SR));
  FDRE \updt_error_addr_reg[30] 
       (.C(m_axi_sg_aclk),
        .CE(updt_cmnd_wr),
        .D(Q[25]),
        .Q(\ftch_error_addr_reg[31]_0 [24]),
        .R(SR));
  FDRE \updt_error_addr_reg[31] 
       (.C(m_axi_sg_aclk),
        .CE(updt_cmnd_wr),
        .D(Q[26]),
        .Q(\ftch_error_addr_reg[31]_0 [25]),
        .R(SR));
  FDRE \updt_error_addr_reg[6] 
       (.C(m_axi_sg_aclk),
        .CE(updt_cmnd_wr),
        .D(Q[1]),
        .Q(\ftch_error_addr_reg[31]_0 [0]),
        .R(SR));
  FDRE \updt_error_addr_reg[7] 
       (.C(m_axi_sg_aclk),
        .CE(updt_cmnd_wr),
        .D(Q[2]),
        .Q(\ftch_error_addr_reg[31]_0 [1]),
        .R(SR));
  FDRE \updt_error_addr_reg[8] 
       (.C(m_axi_sg_aclk),
        .CE(updt_cmnd_wr),
        .D(Q[3]),
        .Q(\ftch_error_addr_reg[31]_0 [2]),
        .R(SR));
  FDRE \updt_error_addr_reg[9] 
       (.C(m_axi_sg_aclk),
        .CE(updt_cmnd_wr),
        .D(Q[4]),
        .Q(\ftch_error_addr_reg[31]_0 [3]),
        .R(SR));
endmodule

(* ORIG_REF_NAME = "axi_sg_wr_status_cntl" *) 
module design_1_axi_dma_0_0_axi_sg_wr_status_cntl
   (D,
    \INFERRED_GEN.cnt_i_reg[0] ,
    sig_wsc2stat_status_valid,
    sig_wdc_status_going_full,
    sig_init_done,
    sig_init_done_0,
    sig_inhibit_rdy_n,
    \USE_SINGLE_REG.sig_regfifo_dout_reg_reg[4] ,
    m_axi_sg_bready,
    sig_push_to_wsc_cmplt9_out__0,
    p_5_out,
    m_axi_sg_aclk,
    SR,
    sig_init_reg_reg,
    sig_init_reg_reg_0,
    sig_stat2wsc_status_ready,
    m_axi_sg_bvalid,
    sig_tlast_err_stop,
    sig_push_to_wsc,
    m_axi_sg_bresp,
    in);
  output [3:0]D;
  output \INFERRED_GEN.cnt_i_reg[0] ;
  output sig_wsc2stat_status_valid;
  output sig_wdc_status_going_full;
  output sig_init_done;
  output sig_init_done_0;
  output sig_inhibit_rdy_n;
  output [0:0]\USE_SINGLE_REG.sig_regfifo_dout_reg_reg[4] ;
  output m_axi_sg_bready;
  output sig_push_to_wsc_cmplt9_out__0;
  input p_5_out;
  input m_axi_sg_aclk;
  input [0:0]SR;
  input sig_init_reg_reg;
  input sig_init_reg_reg_0;
  input sig_stat2wsc_status_ready;
  input m_axi_sg_bvalid;
  input sig_tlast_err_stop;
  input sig_push_to_wsc;
  input [1:0]m_axi_sg_bresp;
  input [2:0]in;

  wire [3:0]D;
  wire \GEN_OMIT_INDET_BTT.I_DATA_CNTL_STATUS_FIFO_n_11 ;
  wire \GEN_OMIT_INDET_BTT.I_DATA_CNTL_STATUS_FIFO_n_12 ;
  wire \INFERRED_GEN.cnt_i_reg[0] ;
  wire I_WRESP_STATUS_FIFO_n_3;
  wire [0:0]SR;
  wire [0:0]\USE_SINGLE_REG.sig_regfifo_dout_reg_reg[4] ;
  wire [2:0]in;
  wire m_axi_sg_aclk;
  wire m_axi_sg_bready;
  wire [1:0]m_axi_sg_bresp;
  wire m_axi_sg_bvalid;
  wire p_2_out;
  wire p_4_out;
  wire p_5_out;
  wire sig_coelsc_reg_empty;
  wire [2:0]sig_dcntl_sfifo_out;
  wire sig_inhibit_rdy_n;
  wire sig_init_done;
  wire sig_init_done_0;
  wire sig_init_reg_reg;
  wire sig_init_reg_reg_0;
  wire sig_push_coelsc_reg;
  wire sig_push_to_wsc;
  wire sig_push_to_wsc_cmplt9_out__0;
  wire sig_rd_empty;
  wire sig_rd_fifo__0;
  wire sig_rd_fifo__0_0;
  wire sig_stat2wsc_status_ready;
  wire sig_statcnt_gt_eq_thres;
  wire sig_tlast_err_stop;
  wire [2:0]sig_wdc_statcnt;
  wire \sig_wdc_statcnt[0]_i_1_n_0 ;
  wire \sig_wdc_statcnt[1]_i_1_n_0 ;
  wire \sig_wdc_statcnt[2]_i_1_n_0 ;
  wire sig_wdc_status_going_full;
  wire sig_wr_fifo;
  wire [1:1]sig_wresp_sfifo_out;
  wire sig_wsc2stat_status_valid;

  design_1_axi_dma_0_0_axi_sg_fifo__parameterized2 \GEN_OMIT_INDET_BTT.I_DATA_CNTL_STATUS_FIFO 
       (.D(D[2:0]),
        .\GEN_OMIT_INDET_BTT.sig_coelsc_okay_reg_reg (\GEN_OMIT_INDET_BTT.I_DATA_CNTL_STATUS_FIFO_n_12 ),
        .\GEN_OMIT_INDET_BTT.sig_coelsc_reg_empty_reg (\GEN_OMIT_INDET_BTT.I_DATA_CNTL_STATUS_FIFO_n_11 ),
        .\INFERRED_GEN.cnt_i_reg[0] (\INFERRED_GEN.cnt_i_reg[0] ),
        .\INFERRED_GEN.cnt_i_reg[0]_0 (sig_inhibit_rdy_n),
        .\INFERRED_GEN.cnt_i_reg[0]_1 (sig_wresp_sfifo_out),
        .Q(sig_rd_empty),
        .SR(SR),
        .in(in),
        .m_axi_sg_aclk(m_axi_sg_aclk),
        .out({sig_dcntl_sfifo_out[2],sig_dcntl_sfifo_out[0]}),
        .p_4_out(p_4_out),
        .sig_coelsc_reg_empty(sig_coelsc_reg_empty),
        .sig_init_done_0(sig_init_done_0),
        .sig_init_reg_reg(sig_init_reg_reg_0),
        .sig_push_coelsc_reg(sig_push_coelsc_reg),
        .sig_push_to_wsc(sig_push_to_wsc),
        .sig_push_to_wsc_cmplt9_out__0(sig_push_to_wsc_cmplt9_out__0),
        .sig_rd_fifo__0(sig_rd_fifo__0_0),
        .sig_rd_fifo__0_0(sig_rd_fifo__0),
        .sig_tlast_err_stop(sig_tlast_err_stop),
        .sig_wr_fifo(sig_wr_fifo));
  FDRE #(
    .INIT(1'b0)) 
    \GEN_OMIT_INDET_BTT.sig_coelsc_decerr_reg_reg 
       (.C(m_axi_sg_aclk),
        .CE(sig_push_coelsc_reg),
        .D(I_WRESP_STATUS_FIFO_n_3),
        .Q(D[1]),
        .R(p_5_out));
  FDRE #(
    .INIT(1'b0)) 
    \GEN_OMIT_INDET_BTT.sig_coelsc_interr_reg_reg 
       (.C(m_axi_sg_aclk),
        .CE(sig_push_coelsc_reg),
        .D(p_4_out),
        .Q(D[0]),
        .R(p_5_out));
  FDSE #(
    .INIT(1'b0)) 
    \GEN_OMIT_INDET_BTT.sig_coelsc_okay_reg_reg 
       (.C(m_axi_sg_aclk),
        .CE(sig_push_coelsc_reg),
        .D(\GEN_OMIT_INDET_BTT.I_DATA_CNTL_STATUS_FIFO_n_12 ),
        .Q(D[3]),
        .S(p_5_out));
  FDSE #(
    .INIT(1'b0)) 
    \GEN_OMIT_INDET_BTT.sig_coelsc_reg_empty_reg 
       (.C(m_axi_sg_aclk),
        .CE(sig_push_coelsc_reg),
        .D(\GEN_OMIT_INDET_BTT.I_DATA_CNTL_STATUS_FIFO_n_11 ),
        .Q(sig_coelsc_reg_empty),
        .S(p_5_out));
  FDRE #(
    .INIT(1'b0)) 
    \GEN_OMIT_INDET_BTT.sig_coelsc_reg_full_reg 
       (.C(m_axi_sg_aclk),
        .CE(sig_push_coelsc_reg),
        .D(sig_dcntl_sfifo_out[0]),
        .Q(sig_wsc2stat_status_valid),
        .R(p_5_out));
  FDRE #(
    .INIT(1'b0)) 
    \GEN_OMIT_INDET_BTT.sig_coelsc_slverr_reg_reg 
       (.C(m_axi_sg_aclk),
        .CE(sig_push_coelsc_reg),
        .D(p_2_out),
        .Q(D[2]),
        .R(p_5_out));
  design_1_axi_dma_0_0_axi_sg_fifo__parameterized1 I_WRESP_STATUS_FIFO
       (.D(D[2:1]),
        .\GEN_OMIT_INDET_BTT.sig_coelsc_decerr_reg_reg (I_WRESP_STATUS_FIFO_n_3),
        .Q(sig_rd_empty),
        .SR(SR),
        .m_axi_sg_aclk(m_axi_sg_aclk),
        .m_axi_sg_bready(m_axi_sg_bready),
        .m_axi_sg_bresp(m_axi_sg_bresp),
        .m_axi_sg_bvalid(m_axi_sg_bvalid),
        .out(sig_wresp_sfifo_out),
        .p_2_out(p_2_out),
        .sig_data2wsc_calc_err_reg(sig_dcntl_sfifo_out[2]),
        .sig_init_done(sig_init_done),
        .sig_init_reg_reg(sig_init_reg_reg),
        .sig_push_coelsc_reg(sig_push_coelsc_reg),
        .sig_rd_fifo__0(sig_rd_fifo__0));
  LUT2 #(
    .INIT(4'h8)) 
    \USE_SINGLE_REG.sig_regfifo_dout_reg[7]_i_1 
       (.I0(sig_wsc2stat_status_valid),
        .I1(sig_stat2wsc_status_ready),
        .O(\USE_SINGLE_REG.sig_regfifo_dout_reg_reg[4] ));
  (* SOFT_HLUTNM = "soft_lutpair87" *) 
  LUT5 #(
    .INIT(32'hF04F0EF0)) 
    \sig_wdc_statcnt[0]_i_1 
       (.I0(sig_wdc_statcnt[2]),
        .I1(sig_wdc_statcnt[1]),
        .I2(sig_wr_fifo),
        .I3(sig_rd_fifo__0_0),
        .I4(sig_wdc_statcnt[0]),
        .O(\sig_wdc_statcnt[0]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair86" *) 
  LUT5 #(
    .INIT(32'hBD42FD40)) 
    \sig_wdc_statcnt[1]_i_1 
       (.I0(sig_rd_fifo__0_0),
        .I1(sig_wr_fifo),
        .I2(sig_wdc_statcnt[0]),
        .I3(sig_wdc_statcnt[1]),
        .I4(sig_wdc_statcnt[2]),
        .O(\sig_wdc_statcnt[1]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair86" *) 
  LUT5 #(
    .INIT(32'hBFFD0000)) 
    \sig_wdc_statcnt[2]_i_1 
       (.I0(sig_rd_fifo__0_0),
        .I1(sig_wr_fifo),
        .I2(sig_wdc_statcnt[0]),
        .I3(sig_wdc_statcnt[1]),
        .I4(sig_wdc_statcnt[2]),
        .O(\sig_wdc_statcnt[2]_i_1_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \sig_wdc_statcnt_reg[0] 
       (.C(m_axi_sg_aclk),
        .CE(1'b1),
        .D(\sig_wdc_statcnt[0]_i_1_n_0 ),
        .Q(sig_wdc_statcnt[0]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \sig_wdc_statcnt_reg[1] 
       (.C(m_axi_sg_aclk),
        .CE(1'b1),
        .D(\sig_wdc_statcnt[1]_i_1_n_0 ),
        .Q(sig_wdc_statcnt[1]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \sig_wdc_statcnt_reg[2] 
       (.C(m_axi_sg_aclk),
        .CE(1'b1),
        .D(\sig_wdc_statcnt[2]_i_1_n_0 ),
        .Q(sig_wdc_statcnt[2]),
        .R(SR));
  (* SOFT_HLUTNM = "soft_lutpair87" *) 
  LUT3 #(
    .INIT(8'hFE)) 
    sig_wdc_status_going_full_i_1__0
       (.I0(sig_wdc_statcnt[0]),
        .I1(sig_wdc_statcnt[1]),
        .I2(sig_wdc_statcnt[2]),
        .O(sig_statcnt_gt_eq_thres));
  FDRE #(
    .INIT(1'b0)) 
    sig_wdc_status_going_full_reg
       (.C(m_axi_sg_aclk),
        .CE(1'b1),
        .D(sig_statcnt_gt_eq_thres),
        .Q(sig_wdc_status_going_full),
        .R(SR));
endmodule

(* ORIG_REF_NAME = "axi_sg_wrdata_cntl" *) 
module design_1_axi_dma_0_0_axi_sg_wrdata_cntl
   (sig_next_cmd_cmplt_reg,
    sig_push_to_wsc,
    in,
    sig_cmd2addr_valid1_reg,
    sig_tlast_err_stop,
    sig_cmd2addr_valid1_reg_0,
    sig_push_addr_reg1_out,
    s_axis_s2mm_tready,
    \GEN_Q_FOR_SYNC.MM2S_CHANNEL.follower_empty_mm2s_reg ,
    m_axi_sg_wlast,
    sig_calc2dm_calc_err,
    m_axi_sg_aclk,
    SR,
    sig_data2wsc_cmd_cmplt0,
    sig_cmd_stat_rst_user_reg_n_cdc_from_reg,
    sig_addr2wsc_cmd_fifo_empty,
    sig_mstr2data_cmd_valid,
    sig_good_mmap_dbeat10_out__0,
    sig_wdc_status_going_full,
    sig_stat2wsc_status_ready,
    sig_wsc2stat_status_valid,
    m_axi_sg_wready,
    sig_push_to_wsc_cmplt9_out__0,
    p_1_out_7,
    out,
    sig_inhibit_rdy_n,
    FIFO_Full_reg);
  output sig_next_cmd_cmplt_reg;
  output sig_push_to_wsc;
  output [2:0]in;
  output sig_cmd2addr_valid1_reg;
  output sig_tlast_err_stop;
  output [0:0]sig_cmd2addr_valid1_reg_0;
  output sig_push_addr_reg1_out;
  output s_axis_s2mm_tready;
  output \GEN_Q_FOR_SYNC.MM2S_CHANNEL.follower_empty_mm2s_reg ;
  output m_axi_sg_wlast;
  input sig_calc2dm_calc_err;
  input m_axi_sg_aclk;
  input [0:0]SR;
  input sig_data2wsc_cmd_cmplt0;
  input sig_cmd_stat_rst_user_reg_n_cdc_from_reg;
  input sig_addr2wsc_cmd_fifo_empty;
  input sig_mstr2data_cmd_valid;
  input sig_good_mmap_dbeat10_out__0;
  input sig_wdc_status_going_full;
  input sig_stat2wsc_status_ready;
  input sig_wsc2stat_status_valid;
  input m_axi_sg_wready;
  input sig_push_to_wsc_cmplt9_out__0;
  input p_1_out_7;
  input out;
  input sig_inhibit_rdy_n;
  input FIFO_Full_reg;

  wire FIFO_Full_reg;
  wire \GEN_OMIT_INDET_BTT.sig_tlast_err_stop_i_1_n_0 ;
  wire \GEN_OMIT_INDET_BTT.sig_tlast_error_reg_i_1_n_0 ;
  wire \GEN_Q_FOR_SYNC.MM2S_CHANNEL.follower_empty_mm2s_reg ;
  wire [0:0]SR;
  wire [2:0]in;
  wire m_axi_sg_aclk;
  wire m_axi_sg_wlast;
  wire m_axi_sg_wlast_INST_0_i_2_n_0;
  wire m_axi_sg_wready;
  wire m_axi_sg_wvalid_INST_0_i_2_n_0;
  wire out;
  wire [7:0]p_0_in;
  wire p_1_out_7;
  wire s_axis_s2mm_tready;
  wire sig_addr2wsc_cmd_fifo_empty;
  wire [2:0]sig_addr_posted_cntr;
  wire \sig_addr_posted_cntr[0]_i_1_n_0 ;
  wire \sig_addr_posted_cntr[1]_i_1_n_0 ;
  wire \sig_addr_posted_cntr[2]_i_1_n_0 ;
  wire sig_calc2dm_calc_err;
  wire sig_clr_dqual_reg;
  wire sig_cmd2addr_valid1_reg;
  wire [0:0]sig_cmd2addr_valid1_reg_0;
  wire sig_cmd_stat_rst_user_reg_n_cdc_from_reg;
  wire sig_data2mstr_cmd_ready;
  wire sig_data2wsc_cmd_cmplt0;
  wire sig_data2wsc_last_err0;
  wire \sig_dbeat_cntr[7]_i_1__1_n_0 ;
  wire \sig_dbeat_cntr[7]_i_3__1_n_0 ;
  wire sig_dbeat_cntr_eq_0__6;
  wire [7:0]sig_dbeat_cntr_reg__0;
  wire sig_dqual_reg_empty;
  wire sig_dqual_reg_full;
  wire sig_good_mmap_dbeat10_out__0;
  wire sig_inhibit_rdy_n;
  wire sig_last_mmap_dbeat;
  wire sig_last_mmap_dbeat_reg;
  wire sig_ld_new_cmd_reg;
  wire sig_ld_new_cmd_reg_i_1__0_n_0;
  wire sig_mstr2data_cmd_valid;
  wire sig_next_calc_error_reg;
  wire sig_next_calc_error_reg_i_4__0_n_0;
  wire sig_next_cmd_cmplt_reg;
  wire sig_push_addr_reg1_out;
  wire sig_push_err2wsc;
  wire sig_push_err2wsc_i_1_n_0;
  wire sig_push_to_wsc;
  wire sig_push_to_wsc0;
  wire sig_push_to_wsc_cmplt9_out__0;
  wire sig_push_to_wsc_i_2__0_n_0;
  wire sig_stat2wsc_status_ready;
  wire sig_tlast_err_stop;
  wire sig_wdc_status_going_full;
  wire sig_wsc2stat_status_valid;

  LUT5 #(
    .INIT(32'hFFFF0800)) 
    \GEN_OMIT_INDET_BTT.sig_tlast_err_stop_i_1 
       (.I0(sig_push_to_wsc),
        .I1(sig_inhibit_rdy_n),
        .I2(FIFO_Full_reg),
        .I3(sig_cmd2addr_valid1_reg),
        .I4(sig_tlast_err_stop),
        .O(\GEN_OMIT_INDET_BTT.sig_tlast_err_stop_i_1_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \GEN_OMIT_INDET_BTT.sig_tlast_err_stop_reg 
       (.C(m_axi_sg_aclk),
        .CE(1'b1),
        .D(\GEN_OMIT_INDET_BTT.sig_tlast_err_stop_i_1_n_0 ),
        .Q(sig_tlast_err_stop),
        .R(SR));
  LUT5 #(
    .INIT(32'hFFFF6A00)) 
    \GEN_OMIT_INDET_BTT.sig_tlast_error_reg_i_1 
       (.I0(p_1_out_7),
        .I1(sig_next_cmd_cmplt_reg),
        .I2(sig_dbeat_cntr_eq_0__6),
        .I3(sig_good_mmap_dbeat10_out__0),
        .I4(sig_cmd2addr_valid1_reg),
        .O(\GEN_OMIT_INDET_BTT.sig_tlast_error_reg_i_1_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \GEN_OMIT_INDET_BTT.sig_tlast_error_reg_reg 
       (.C(m_axi_sg_aclk),
        .CE(1'b1),
        .D(\GEN_OMIT_INDET_BTT.sig_tlast_error_reg_i_1_n_0 ),
        .Q(sig_cmd2addr_valid1_reg),
        .R(SR));
  LUT3 #(
    .INIT(8'h04)) 
    \GEN_Q_FOR_SYNC.S2MM_CHANNEL.follower_full_s2mm_i_2 
       (.I0(sig_cmd2addr_valid1_reg),
        .I1(m_axi_sg_wready),
        .I2(\GEN_Q_FOR_SYNC.MM2S_CHANNEL.follower_empty_mm2s_reg ),
        .O(s_axis_s2mm_tready));
  (* SOFT_HLUTNM = "soft_lutpair81" *) 
  LUT2 #(
    .INIT(4'h8)) 
    m_axi_sg_wlast_INST_0
       (.I0(sig_dqual_reg_full),
        .I1(sig_dbeat_cntr_eq_0__6),
        .O(m_axi_sg_wlast));
  LUT5 #(
    .INIT(32'h00010000)) 
    m_axi_sg_wlast_INST_0_i_1
       (.I0(sig_dbeat_cntr_reg__0[1]),
        .I1(sig_dbeat_cntr_reg__0[0]),
        .I2(sig_dbeat_cntr_reg__0[6]),
        .I3(sig_dbeat_cntr_reg__0[7]),
        .I4(m_axi_sg_wlast_INST_0_i_2_n_0),
        .O(sig_dbeat_cntr_eq_0__6));
  LUT4 #(
    .INIT(16'h0001)) 
    m_axi_sg_wlast_INST_0_i_2
       (.I0(sig_dbeat_cntr_reg__0[3]),
        .I1(sig_dbeat_cntr_reg__0[2]),
        .I2(sig_dbeat_cntr_reg__0[5]),
        .I3(sig_dbeat_cntr_reg__0[4]),
        .O(m_axi_sg_wlast_INST_0_i_2_n_0));
  LUT6 #(
    .INIT(64'hBBBBBBFBBBBBBBFF)) 
    m_axi_sg_wvalid_INST_0_i_1
       (.I0(sig_next_calc_error_reg),
        .I1(sig_dqual_reg_full),
        .I2(m_axi_sg_wvalid_INST_0_i_2_n_0),
        .I3(sig_addr_posted_cntr[2]),
        .I4(sig_addr_posted_cntr[1]),
        .I5(sig_addr_posted_cntr[0]),
        .O(\GEN_Q_FOR_SYNC.MM2S_CHANNEL.follower_empty_mm2s_reg ));
  (* SOFT_HLUTNM = "soft_lutpair75" *) 
  LUT2 #(
    .INIT(4'h2)) 
    m_axi_sg_wvalid_INST_0_i_2
       (.I0(sig_last_mmap_dbeat_reg),
        .I1(out),
        .O(m_axi_sg_wvalid_INST_0_i_2_n_0));
  (* SOFT_HLUTNM = "soft_lutpair74" *) 
  LUT5 #(
    .INIT(32'hD9996664)) 
    \sig_addr_posted_cntr[0]_i_1 
       (.I0(sig_last_mmap_dbeat_reg),
        .I1(out),
        .I2(sig_addr_posted_cntr[1]),
        .I3(sig_addr_posted_cntr[2]),
        .I4(sig_addr_posted_cntr[0]),
        .O(\sig_addr_posted_cntr[0]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair75" *) 
  LUT5 #(
    .INIT(32'hCCC2BCCC)) 
    \sig_addr_posted_cntr[1]_i_1 
       (.I0(sig_addr_posted_cntr[2]),
        .I1(sig_addr_posted_cntr[1]),
        .I2(sig_addr_posted_cntr[0]),
        .I3(out),
        .I4(sig_last_mmap_dbeat_reg),
        .O(\sig_addr_posted_cntr[1]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair74" *) 
  LUT5 #(
    .INIT(32'hAAA8EAAA)) 
    \sig_addr_posted_cntr[2]_i_1 
       (.I0(sig_addr_posted_cntr[2]),
        .I1(sig_addr_posted_cntr[1]),
        .I2(sig_addr_posted_cntr[0]),
        .I3(out),
        .I4(sig_last_mmap_dbeat_reg),
        .O(\sig_addr_posted_cntr[2]_i_1_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \sig_addr_posted_cntr_reg[0] 
       (.C(m_axi_sg_aclk),
        .CE(1'b1),
        .D(\sig_addr_posted_cntr[0]_i_1_n_0 ),
        .Q(sig_addr_posted_cntr[0]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \sig_addr_posted_cntr_reg[1] 
       (.C(m_axi_sg_aclk),
        .CE(1'b1),
        .D(\sig_addr_posted_cntr[1]_i_1_n_0 ),
        .Q(sig_addr_posted_cntr[1]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \sig_addr_posted_cntr_reg[2] 
       (.C(m_axi_sg_aclk),
        .CE(1'b1),
        .D(\sig_addr_posted_cntr[2]_i_1_n_0 ),
        .Q(sig_addr_posted_cntr[2]),
        .R(SR));
  (* SOFT_HLUTNM = "soft_lutpair79" *) 
  LUT3 #(
    .INIT(8'hDF)) 
    sig_cmd_reg_empty_i_1
       (.I0(sig_cmd_stat_rst_user_reg_n_cdc_from_reg),
        .I1(sig_cmd2addr_valid1_reg),
        .I2(sig_addr2wsc_cmd_fifo_empty),
        .O(sig_cmd2addr_valid1_reg_0));
  FDRE #(
    .INIT(1'b0)) 
    sig_data2wsc_calc_err_reg
       (.C(m_axi_sg_aclk),
        .CE(sig_push_to_wsc_i_2__0_n_0),
        .D(sig_next_calc_error_reg),
        .Q(in[2]),
        .R(sig_push_to_wsc0));
  FDRE #(
    .INIT(1'b0)) 
    sig_data2wsc_cmd_cmplt_reg
       (.C(m_axi_sg_aclk),
        .CE(sig_push_to_wsc_i_2__0_n_0),
        .D(sig_data2wsc_cmd_cmplt0),
        .Q(in[0]),
        .R(sig_push_to_wsc0));
  LUT5 #(
    .INIT(32'hBEEEAAAA)) 
    sig_data2wsc_last_err_i_1
       (.I0(sig_cmd2addr_valid1_reg),
        .I1(p_1_out_7),
        .I2(sig_next_cmd_cmplt_reg),
        .I3(sig_dbeat_cntr_eq_0__6),
        .I4(sig_good_mmap_dbeat10_out__0),
        .O(sig_data2wsc_last_err0));
  FDRE #(
    .INIT(1'b0)) 
    sig_data2wsc_last_err_reg
       (.C(m_axi_sg_aclk),
        .CE(sig_push_to_wsc_i_2__0_n_0),
        .D(sig_data2wsc_last_err0),
        .Q(in[1]),
        .R(sig_push_to_wsc0));
  (* SOFT_HLUTNM = "soft_lutpair80" *) 
  LUT2 #(
    .INIT(4'h1)) 
    \sig_dbeat_cntr[0]_i_1__1 
       (.I0(sig_data2mstr_cmd_ready),
        .I1(sig_dbeat_cntr_reg__0[0]),
        .O(p_0_in[0]));
  (* SOFT_HLUTNM = "soft_lutpair80" *) 
  LUT3 #(
    .INIT(8'h41)) 
    \sig_dbeat_cntr[1]_i_1__1 
       (.I0(sig_data2mstr_cmd_ready),
        .I1(sig_dbeat_cntr_reg__0[1]),
        .I2(sig_dbeat_cntr_reg__0[0]),
        .O(p_0_in[1]));
  (* SOFT_HLUTNM = "soft_lutpair77" *) 
  LUT4 #(
    .INIT(16'h5401)) 
    \sig_dbeat_cntr[2]_i_1__1 
       (.I0(sig_data2mstr_cmd_ready),
        .I1(sig_dbeat_cntr_reg__0[0]),
        .I2(sig_dbeat_cntr_reg__0[1]),
        .I3(sig_dbeat_cntr_reg__0[2]),
        .O(p_0_in[2]));
  (* SOFT_HLUTNM = "soft_lutpair77" *) 
  LUT5 #(
    .INIT(32'h55540001)) 
    \sig_dbeat_cntr[3]_i_1__1 
       (.I0(sig_data2mstr_cmd_ready),
        .I1(sig_dbeat_cntr_reg__0[2]),
        .I2(sig_dbeat_cntr_reg__0[1]),
        .I3(sig_dbeat_cntr_reg__0[0]),
        .I4(sig_dbeat_cntr_reg__0[3]),
        .O(p_0_in[3]));
  LUT6 #(
    .INIT(64'h5555555400000001)) 
    \sig_dbeat_cntr[4]_i_1__0 
       (.I0(sig_data2mstr_cmd_ready),
        .I1(sig_dbeat_cntr_reg__0[3]),
        .I2(sig_dbeat_cntr_reg__0[0]),
        .I3(sig_dbeat_cntr_reg__0[1]),
        .I4(sig_dbeat_cntr_reg__0[2]),
        .I5(sig_dbeat_cntr_reg__0[4]),
        .O(p_0_in[4]));
  LUT3 #(
    .INIT(8'h21)) 
    \sig_dbeat_cntr[5]_i_1 
       (.I0(\sig_dbeat_cntr[7]_i_3__1_n_0 ),
        .I1(sig_data2mstr_cmd_ready),
        .I2(sig_dbeat_cntr_reg__0[5]),
        .O(p_0_in[5]));
  (* SOFT_HLUTNM = "soft_lutpair76" *) 
  LUT4 #(
    .INIT(16'h0E01)) 
    \sig_dbeat_cntr[6]_i_1 
       (.I0(\sig_dbeat_cntr[7]_i_3__1_n_0 ),
        .I1(sig_dbeat_cntr_reg__0[5]),
        .I2(sig_data2mstr_cmd_ready),
        .I3(sig_dbeat_cntr_reg__0[6]),
        .O(p_0_in[6]));
  LUT3 #(
    .INIT(8'hF4)) 
    \sig_dbeat_cntr[7]_i_1__1 
       (.I0(sig_dbeat_cntr_eq_0__6),
        .I1(sig_good_mmap_dbeat10_out__0),
        .I2(sig_data2mstr_cmd_ready),
        .O(\sig_dbeat_cntr[7]_i_1__1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair76" *) 
  LUT5 #(
    .INIT(32'h00FE0001)) 
    \sig_dbeat_cntr[7]_i_2 
       (.I0(sig_dbeat_cntr_reg__0[5]),
        .I1(\sig_dbeat_cntr[7]_i_3__1_n_0 ),
        .I2(sig_dbeat_cntr_reg__0[6]),
        .I3(sig_data2mstr_cmd_ready),
        .I4(sig_dbeat_cntr_reg__0[7]),
        .O(p_0_in[7]));
  LUT5 #(
    .INIT(32'hFFFFFFFE)) 
    \sig_dbeat_cntr[7]_i_3__1 
       (.I0(sig_dbeat_cntr_reg__0[3]),
        .I1(sig_dbeat_cntr_reg__0[0]),
        .I2(sig_dbeat_cntr_reg__0[1]),
        .I3(sig_dbeat_cntr_reg__0[2]),
        .I4(sig_dbeat_cntr_reg__0[4]),
        .O(\sig_dbeat_cntr[7]_i_3__1_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \sig_dbeat_cntr_reg[0] 
       (.C(m_axi_sg_aclk),
        .CE(\sig_dbeat_cntr[7]_i_1__1_n_0 ),
        .D(p_0_in[0]),
        .Q(sig_dbeat_cntr_reg__0[0]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \sig_dbeat_cntr_reg[1] 
       (.C(m_axi_sg_aclk),
        .CE(\sig_dbeat_cntr[7]_i_1__1_n_0 ),
        .D(p_0_in[1]),
        .Q(sig_dbeat_cntr_reg__0[1]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \sig_dbeat_cntr_reg[2] 
       (.C(m_axi_sg_aclk),
        .CE(\sig_dbeat_cntr[7]_i_1__1_n_0 ),
        .D(p_0_in[2]),
        .Q(sig_dbeat_cntr_reg__0[2]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \sig_dbeat_cntr_reg[3] 
       (.C(m_axi_sg_aclk),
        .CE(\sig_dbeat_cntr[7]_i_1__1_n_0 ),
        .D(p_0_in[3]),
        .Q(sig_dbeat_cntr_reg__0[3]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \sig_dbeat_cntr_reg[4] 
       (.C(m_axi_sg_aclk),
        .CE(\sig_dbeat_cntr[7]_i_1__1_n_0 ),
        .D(p_0_in[4]),
        .Q(sig_dbeat_cntr_reg__0[4]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \sig_dbeat_cntr_reg[5] 
       (.C(m_axi_sg_aclk),
        .CE(\sig_dbeat_cntr[7]_i_1__1_n_0 ),
        .D(p_0_in[5]),
        .Q(sig_dbeat_cntr_reg__0[5]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \sig_dbeat_cntr_reg[6] 
       (.C(m_axi_sg_aclk),
        .CE(\sig_dbeat_cntr[7]_i_1__1_n_0 ),
        .D(p_0_in[6]),
        .Q(sig_dbeat_cntr_reg__0[6]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \sig_dbeat_cntr_reg[7] 
       (.C(m_axi_sg_aclk),
        .CE(\sig_dbeat_cntr[7]_i_1__1_n_0 ),
        .D(p_0_in[7]),
        .Q(sig_dbeat_cntr_reg__0[7]),
        .R(SR));
  FDSE #(
    .INIT(1'b0)) 
    sig_dqual_reg_empty_reg
       (.C(m_axi_sg_aclk),
        .CE(sig_data2mstr_cmd_ready),
        .D(1'b0),
        .Q(sig_dqual_reg_empty),
        .S(sig_clr_dqual_reg));
  FDRE #(
    .INIT(1'b0)) 
    sig_dqual_reg_full_reg
       (.C(m_axi_sg_aclk),
        .CE(sig_data2mstr_cmd_ready),
        .D(sig_data2mstr_cmd_ready),
        .Q(sig_dqual_reg_full),
        .R(sig_clr_dqual_reg));
  (* SOFT_HLUTNM = "soft_lutpair81" *) 
  LUT3 #(
    .INIT(8'h80)) 
    sig_last_mmap_dbeat_reg_i_1__1
       (.I0(sig_dqual_reg_full),
        .I1(sig_dbeat_cntr_eq_0__6),
        .I2(sig_good_mmap_dbeat10_out__0),
        .O(sig_last_mmap_dbeat));
  FDRE #(
    .INIT(1'b0)) 
    sig_last_mmap_dbeat_reg_reg
       (.C(m_axi_sg_aclk),
        .CE(1'b1),
        .D(sig_last_mmap_dbeat),
        .Q(sig_last_mmap_dbeat_reg),
        .R(SR));
  (* SOFT_HLUTNM = "soft_lutpair78" *) 
  LUT3 #(
    .INIT(8'h08)) 
    sig_ld_new_cmd_reg_i_1__0
       (.I0(sig_data2mstr_cmd_ready),
        .I1(sig_cmd_stat_rst_user_reg_n_cdc_from_reg),
        .I2(sig_ld_new_cmd_reg),
        .O(sig_ld_new_cmd_reg_i_1__0_n_0));
  FDRE #(
    .INIT(1'b0)) 
    sig_ld_new_cmd_reg_reg
       (.C(m_axi_sg_aclk),
        .CE(1'b1),
        .D(sig_ld_new_cmd_reg_i_1__0_n_0),
        .Q(sig_ld_new_cmd_reg),
        .R(1'b0));
  (* SOFT_HLUTNM = "soft_lutpair79" *) 
  LUT3 #(
    .INIT(8'h40)) 
    \sig_next_addr_reg[31]_i_2__1 
       (.I0(sig_cmd2addr_valid1_reg),
        .I1(sig_addr2wsc_cmd_fifo_empty),
        .I2(sig_mstr2data_cmd_valid),
        .O(sig_push_addr_reg1_out));
  LUT6 #(
    .INIT(64'h00000080FFFFFFFF)) 
    sig_next_calc_error_reg_i_1
       (.I0(sig_dqual_reg_full),
        .I1(sig_dbeat_cntr_eq_0__6),
        .I2(sig_good_mmap_dbeat10_out__0),
        .I3(sig_next_calc_error_reg),
        .I4(sig_data2mstr_cmd_ready),
        .I5(sig_cmd_stat_rst_user_reg_n_cdc_from_reg),
        .O(sig_clr_dqual_reg));
  LUT4 #(
    .INIT(16'h0008)) 
    sig_next_calc_error_reg_i_2__0
       (.I0(sig_dqual_reg_empty),
        .I1(sig_mstr2data_cmd_valid),
        .I2(sig_next_calc_error_reg),
        .I3(sig_next_calc_error_reg_i_4__0_n_0),
        .O(sig_data2mstr_cmd_ready));
  LUT6 #(
    .INIT(64'hFF80FFFFFF80FF80)) 
    sig_next_calc_error_reg_i_4__0
       (.I0(sig_addr_posted_cntr[2]),
        .I1(sig_addr_posted_cntr[1]),
        .I2(sig_addr_posted_cntr[0]),
        .I3(sig_wdc_status_going_full),
        .I4(sig_stat2wsc_status_ready),
        .I5(sig_wsc2stat_status_valid),
        .O(sig_next_calc_error_reg_i_4__0_n_0));
  FDRE #(
    .INIT(1'b0)) 
    sig_next_calc_error_reg_reg
       (.C(m_axi_sg_aclk),
        .CE(sig_data2mstr_cmd_ready),
        .D(sig_calc2dm_calc_err),
        .Q(sig_next_calc_error_reg),
        .R(sig_clr_dqual_reg));
  FDRE #(
    .INIT(1'b0)) 
    sig_next_eof_reg_reg
       (.C(m_axi_sg_aclk),
        .CE(sig_data2mstr_cmd_ready),
        .D(1'b1),
        .Q(sig_next_cmd_cmplt_reg),
        .R(sig_clr_dqual_reg));
  (* SOFT_HLUTNM = "soft_lutpair78" *) 
  LUT4 #(
    .INIT(16'h0080)) 
    sig_push_err2wsc_i_1
       (.I0(sig_ld_new_cmd_reg),
        .I1(sig_next_calc_error_reg),
        .I2(sig_cmd_stat_rst_user_reg_n_cdc_from_reg),
        .I3(sig_push_err2wsc),
        .O(sig_push_err2wsc_i_1_n_0));
  FDRE #(
    .INIT(1'b0)) 
    sig_push_err2wsc_reg
       (.C(m_axi_sg_aclk),
        .CE(1'b1),
        .D(sig_push_err2wsc_i_1_n_0),
        .Q(sig_push_err2wsc),
        .R(1'b0));
  LUT5 #(
    .INIT(32'h0700FFFF)) 
    sig_push_to_wsc_i_1__0
       (.I0(sig_good_mmap_dbeat10_out__0),
        .I1(sig_dbeat_cntr_eq_0__6),
        .I2(sig_push_err2wsc),
        .I3(sig_push_to_wsc_cmplt9_out__0),
        .I4(sig_cmd_stat_rst_user_reg_n_cdc_from_reg),
        .O(sig_push_to_wsc0));
  LUT4 #(
    .INIT(16'h00EA)) 
    sig_push_to_wsc_i_2__0
       (.I0(sig_push_err2wsc),
        .I1(sig_dbeat_cntr_eq_0__6),
        .I2(sig_good_mmap_dbeat10_out__0),
        .I3(sig_tlast_err_stop),
        .O(sig_push_to_wsc_i_2__0_n_0));
  FDRE #(
    .INIT(1'b0)) 
    sig_push_to_wsc_reg
       (.C(m_axi_sg_aclk),
        .CE(sig_push_to_wsc_i_2__0_n_0),
        .D(sig_push_to_wsc_i_2__0_n_0),
        .Q(sig_push_to_wsc),
        .R(sig_push_to_wsc0));
endmodule

(* ORIG_REF_NAME = "cdc_sync" *) 
module design_1_axi_dma_0_0_cdc_sync
   (\GNE_SYNC_RESET.scndry_resetn_reg ,
    scndry_out,
    axi_resetn,
    m_axi_sg_aclk);
  output \GNE_SYNC_RESET.scndry_resetn_reg ;
  output scndry_out;
  input axi_resetn;
  input m_axi_sg_aclk;

  wire \GNE_SYNC_RESET.scndry_resetn_reg ;
  wire axi_resetn;
  wire m_axi_sg_aclk;
  wire s_level_out_d1_cdc_to;
  wire s_level_out_d2;
  wire s_level_out_d3;
  wire scndry_out;

  (* ASYNC_REG *) 
  (* XILINX_LEGACY_PRIM = "FDR" *) 
  (* box_type = "PRIMITIVE" *) 
  FDRE #(
    .INIT(1'b0)) 
    \GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_IN_cdc_to 
       (.C(m_axi_sg_aclk),
        .CE(1'b1),
        .D(axi_resetn),
        .Q(s_level_out_d1_cdc_to),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* XILINX_LEGACY_PRIM = "FDR" *) 
  (* box_type = "PRIMITIVE" *) 
  FDRE #(
    .INIT(1'b0)) 
    \GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_s_level_out_d2 
       (.C(m_axi_sg_aclk),
        .CE(1'b1),
        .D(s_level_out_d1_cdc_to),
        .Q(s_level_out_d2),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* XILINX_LEGACY_PRIM = "FDR" *) 
  (* box_type = "PRIMITIVE" *) 
  FDRE #(
    .INIT(1'b0)) 
    \GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_s_level_out_d3 
       (.C(m_axi_sg_aclk),
        .CE(1'b1),
        .D(s_level_out_d2),
        .Q(s_level_out_d3),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* XILINX_LEGACY_PRIM = "FDR" *) 
  (* box_type = "PRIMITIVE" *) 
  FDRE #(
    .INIT(1'b0)) 
    \GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_s_level_out_d4 
       (.C(m_axi_sg_aclk),
        .CE(1'b1),
        .D(s_level_out_d3),
        .Q(scndry_out),
        .R(1'b0));
  LUT1 #(
    .INIT(2'h1)) 
    \GNE_SYNC_RESET.scndry_resetn_i_1 
       (.I0(scndry_out),
        .O(\GNE_SYNC_RESET.scndry_resetn_reg ));
endmodule

(* ORIG_REF_NAME = "cdc_sync" *) 
module design_1_axi_dma_0_0_cdc_sync_2
   (scndry_out,
    axi_resetn,
    s_axi_lite_aclk);
  output scndry_out;
  input axi_resetn;
  input s_axi_lite_aclk;

  wire axi_resetn;
  wire s_axi_lite_aclk;
  wire s_level_out_d1_cdc_to;
  wire s_level_out_d2;
  wire s_level_out_d3;
  wire scndry_out;

  (* ASYNC_REG *) 
  (* XILINX_LEGACY_PRIM = "FDR" *) 
  (* box_type = "PRIMITIVE" *) 
  FDRE #(
    .INIT(1'b0)) 
    \GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_IN_cdc_to 
       (.C(s_axi_lite_aclk),
        .CE(1'b1),
        .D(axi_resetn),
        .Q(s_level_out_d1_cdc_to),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* XILINX_LEGACY_PRIM = "FDR" *) 
  (* box_type = "PRIMITIVE" *) 
  FDRE #(
    .INIT(1'b0)) 
    \GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_s_level_out_d2 
       (.C(s_axi_lite_aclk),
        .CE(1'b1),
        .D(s_level_out_d1_cdc_to),
        .Q(s_level_out_d2),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* XILINX_LEGACY_PRIM = "FDR" *) 
  (* box_type = "PRIMITIVE" *) 
  FDRE #(
    .INIT(1'b0)) 
    \GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_s_level_out_d3 
       (.C(s_axi_lite_aclk),
        .CE(1'b1),
        .D(s_level_out_d2),
        .Q(s_level_out_d3),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* XILINX_LEGACY_PRIM = "FDR" *) 
  (* box_type = "PRIMITIVE" *) 
  FDRE #(
    .INIT(1'b0)) 
    \GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_s_level_out_d4 
       (.C(s_axi_lite_aclk),
        .CE(1'b1),
        .D(s_level_out_d3),
        .Q(scndry_out),
        .R(1'b0));
endmodule

(* ORIG_REF_NAME = "cntr_incr_decr_addn_f" *) 
module design_1_axi_dma_0_0_cntr_incr_decr_addn_f
   (fifo_full_p1,
    sig_dqual_reg_empty_reg,
    Q,
    E,
    sig_dqual_reg_empty_reg_0,
    sig_dqual_reg_empty_reg_1,
    sig_ld_new_cmd_reg_reg,
    sig_next_calc_error_reg_reg,
    D,
    sig_wr_fifo,
    p_11_out,
    FIFO_Full_reg,
    sig_inhibit_rdy_n_reg,
    sig_dbeat_cntr_eq_0,
    sig_next_sequential_reg,
    sig_last_dbeat_reg,
    sig_dqual_reg_empty,
    sig_next_calc_error_reg,
    sig_dqual_reg_full,
    sig_data2addr_stop_req,
    sig_m_valid_out_reg,
    sig_s_ready_out_reg,
    sig_wdc_status_going_full,
    sig_stat2wsc_status_ready,
    sig_wsc2stat_status_valid,
    sig_addr_posted_cntr,
    sig_halt_reg_dly3_reg,
    sig_last_mmap_dbeat_reg,
    sig_posted_to_axi_reg,
    sig_cmd_stat_rst_user_reg_n_cdc_from_reg,
    sig_ld_new_cmd_reg,
    sig_data2skid_wlast,
    \sig_dbeat_cntr_reg[7] ,
    \sig_dbeat_cntr_reg[3] ,
    \sig_dbeat_cntr_reg[4] ,
    sig_stream_rst,
    m_axi_s2mm_aclk);
  output fifo_full_p1;
  output sig_dqual_reg_empty_reg;
  output [1:0]Q;
  output [0:0]E;
  output sig_dqual_reg_empty_reg_0;
  output sig_dqual_reg_empty_reg_1;
  output sig_ld_new_cmd_reg_reg;
  output sig_next_calc_error_reg_reg;
  output [2:0]D;
  input sig_wr_fifo;
  input p_11_out;
  input FIFO_Full_reg;
  input sig_inhibit_rdy_n_reg;
  input sig_dbeat_cntr_eq_0;
  input sig_next_sequential_reg;
  input sig_last_dbeat_reg;
  input sig_dqual_reg_empty;
  input sig_next_calc_error_reg;
  input sig_dqual_reg_full;
  input sig_data2addr_stop_req;
  input sig_m_valid_out_reg;
  input sig_s_ready_out_reg;
  input sig_wdc_status_going_full;
  input sig_stat2wsc_status_ready;
  input sig_wsc2stat_status_valid;
  input [2:0]sig_addr_posted_cntr;
  input sig_halt_reg_dly3_reg;
  input sig_last_mmap_dbeat_reg;
  input sig_posted_to_axi_reg;
  input sig_cmd_stat_rst_user_reg_n_cdc_from_reg;
  input sig_ld_new_cmd_reg;
  input sig_data2skid_wlast;
  input [2:0]\sig_dbeat_cntr_reg[7] ;
  input \sig_dbeat_cntr_reg[3] ;
  input \sig_dbeat_cntr_reg[4] ;
  input sig_stream_rst;
  input m_axi_s2mm_aclk;

  wire [2:0]D;
  wire [0:0]E;
  wire FIFO_Full_reg;
  wire [1:0]Q;
  wire [2:0]addr_i_p1;
  wire fifo_full_p1;
  wire m_axi_s2mm_aclk;
  wire p_11_out;
  wire [2:0]sig_addr_posted_cntr;
  wire sig_addr_posted_cntr_max__1;
  wire sig_cmd_stat_rst_user_reg_n_cdc_from_reg;
  wire sig_data2addr_stop_req;
  wire sig_data2skid_wlast;
  wire sig_dbeat_cntr_eq_0;
  wire \sig_dbeat_cntr_reg[3] ;
  wire \sig_dbeat_cntr_reg[4] ;
  wire [2:0]\sig_dbeat_cntr_reg[7] ;
  wire sig_dqual_reg_empty;
  wire sig_dqual_reg_empty_reg;
  wire sig_dqual_reg_empty_reg_0;
  wire sig_dqual_reg_empty_reg_1;
  wire sig_dqual_reg_full;
  wire sig_halt_reg_dly3_reg;
  wire sig_inhibit_rdy_n_reg;
  wire sig_last_dbeat_reg;
  wire sig_last_mmap_dbeat_reg;
  wire sig_ld_new_cmd_reg;
  wire sig_ld_new_cmd_reg_reg;
  wire sig_m_valid_out_reg;
  wire sig_next_calc_error_reg;
  wire sig_next_calc_error_reg_i_4_n_0;
  wire sig_next_calc_error_reg_i_7_n_0;
  wire sig_next_calc_error_reg_reg;
  wire sig_next_sequential_reg;
  wire sig_posted_to_axi_reg;
  wire sig_rd_empty;
  wire sig_s_ready_out_reg;
  wire sig_stat2wsc_status_ready;
  wire sig_stream_rst;
  wire sig_wdc_status_going_full;
  wire sig_wr_fifo;
  wire sig_wsc2stat_status_valid;

  (* SOFT_HLUTNM = "soft_lutpair258" *) 
  LUT5 #(
    .INIT(32'h41100000)) 
    FIFO_Full_i_1__5
       (.I0(sig_rd_empty),
        .I1(sig_dqual_reg_empty_reg),
        .I2(sig_wr_fifo),
        .I3(Q[0]),
        .I4(Q[1]),
        .O(fifo_full_p1));
  LUT6 #(
    .INIT(64'hBB4BBBBB44B44444)) 
    \INFERRED_GEN.cnt_i[0]_i_1__5 
       (.I0(sig_rd_empty),
        .I1(sig_dqual_reg_empty_reg),
        .I2(p_11_out),
        .I3(FIFO_Full_reg),
        .I4(sig_inhibit_rdy_n_reg),
        .I5(Q[0]),
        .O(addr_i_p1[0]));
  LUT5 #(
    .INIT(32'h77E78818)) 
    \INFERRED_GEN.cnt_i[1]_i_1__5 
       (.I0(Q[0]),
        .I1(sig_wr_fifo),
        .I2(sig_dqual_reg_empty_reg),
        .I3(sig_rd_empty),
        .I4(Q[1]),
        .O(addr_i_p1[1]));
  (* SOFT_HLUTNM = "soft_lutpair258" *) 
  LUT5 #(
    .INIT(32'h7F7F0180)) 
    \INFERRED_GEN.cnt_i[2]_i_1__5 
       (.I0(sig_wr_fifo),
        .I1(Q[0]),
        .I2(Q[1]),
        .I3(sig_dqual_reg_empty_reg),
        .I4(sig_rd_empty),
        .O(addr_i_p1[2]));
  FDSE \INFERRED_GEN.cnt_i_reg[0] 
       (.C(m_axi_s2mm_aclk),
        .CE(1'b1),
        .D(addr_i_p1[0]),
        .Q(Q[0]),
        .S(sig_stream_rst));
  FDSE \INFERRED_GEN.cnt_i_reg[1] 
       (.C(m_axi_s2mm_aclk),
        .CE(1'b1),
        .D(addr_i_p1[1]),
        .Q(Q[1]),
        .S(sig_stream_rst));
  FDSE \INFERRED_GEN.cnt_i_reg[2] 
       (.C(m_axi_s2mm_aclk),
        .CE(1'b1),
        .D(addr_i_p1[2]),
        .Q(sig_rd_empty),
        .S(sig_stream_rst));
  LUT3 #(
    .INIT(8'h41)) 
    \sig_dbeat_cntr[5]_i_1__1 
       (.I0(sig_dqual_reg_empty_reg),
        .I1(\sig_dbeat_cntr_reg[7] [0]),
        .I2(\sig_dbeat_cntr_reg[3] ),
        .O(D[0]));
  (* SOFT_HLUTNM = "soft_lutpair259" *) 
  LUT3 #(
    .INIT(8'h41)) 
    \sig_dbeat_cntr[6]_i_1__1 
       (.I0(sig_dqual_reg_empty_reg),
        .I1(\sig_dbeat_cntr_reg[7] [1]),
        .I2(\sig_dbeat_cntr_reg[4] ),
        .O(D[1]));
  (* SOFT_HLUTNM = "soft_lutpair260" *) 
  LUT3 #(
    .INIT(8'hBA)) 
    \sig_dbeat_cntr[7]_i_1__0 
       (.I0(sig_dqual_reg_empty_reg),
        .I1(sig_dbeat_cntr_eq_0),
        .I2(sig_dqual_reg_empty_reg_0),
        .O(E));
  (* SOFT_HLUTNM = "soft_lutpair259" *) 
  LUT4 #(
    .INIT(16'h4441)) 
    \sig_dbeat_cntr[7]_i_2__1 
       (.I0(sig_dqual_reg_empty_reg),
        .I1(\sig_dbeat_cntr_reg[7] [2]),
        .I2(\sig_dbeat_cntr_reg[4] ),
        .I3(\sig_dbeat_cntr_reg[7] [1]),
        .O(D[2]));
  (* SOFT_HLUTNM = "soft_lutpair260" *) 
  LUT3 #(
    .INIT(8'h08)) 
    sig_ld_new_cmd_reg_i_1
       (.I0(sig_dqual_reg_empty_reg),
        .I1(sig_cmd_stat_rst_user_reg_n_cdc_from_reg),
        .I2(sig_ld_new_cmd_reg),
        .O(sig_ld_new_cmd_reg_reg));
  LUT6 #(
    .INIT(64'h10000000FFFFFFFF)) 
    sig_next_calc_error_reg_i_1__0
       (.I0(sig_dqual_reg_empty_reg),
        .I1(sig_next_calc_error_reg),
        .I2(sig_dqual_reg_full),
        .I3(sig_dqual_reg_empty_reg_0),
        .I4(sig_data2skid_wlast),
        .I5(sig_cmd_stat_rst_user_reg_n_cdc_from_reg),
        .O(sig_next_calc_error_reg_reg));
  LUT5 #(
    .INIT(32'hAAAA8000)) 
    sig_next_calc_error_reg_i_2
       (.I0(sig_next_calc_error_reg_i_4_n_0),
        .I1(sig_next_sequential_reg),
        .I2(sig_last_dbeat_reg),
        .I3(sig_dqual_reg_empty_reg_0),
        .I4(sig_dqual_reg_empty),
        .O(sig_dqual_reg_empty_reg));
  LUT6 #(
    .INIT(64'h4440000000000000)) 
    sig_next_calc_error_reg_i_3
       (.I0(sig_next_calc_error_reg),
        .I1(sig_dqual_reg_full),
        .I2(sig_data2addr_stop_req),
        .I3(sig_m_valid_out_reg),
        .I4(sig_dqual_reg_empty_reg_1),
        .I5(sig_s_ready_out_reg),
        .O(sig_dqual_reg_empty_reg_0));
  LUT6 #(
    .INIT(64'h0000000000001011)) 
    sig_next_calc_error_reg_i_4
       (.I0(sig_addr_posted_cntr_max__1),
        .I1(sig_wdc_status_going_full),
        .I2(sig_stat2wsc_status_ready),
        .I3(sig_wsc2stat_status_valid),
        .I4(sig_rd_empty),
        .I5(sig_next_calc_error_reg),
        .O(sig_next_calc_error_reg_i_4_n_0));
  LUT6 #(
    .INIT(64'h00FEFEFE00000000)) 
    sig_next_calc_error_reg_i_5
       (.I0(sig_addr_posted_cntr[1]),
        .I1(sig_addr_posted_cntr[0]),
        .I2(sig_addr_posted_cntr[2]),
        .I3(sig_halt_reg_dly3_reg),
        .I4(sig_next_calc_error_reg),
        .I5(sig_next_calc_error_reg_i_7_n_0),
        .O(sig_dqual_reg_empty_reg_1));
  LUT3 #(
    .INIT(8'h80)) 
    sig_next_calc_error_reg_i_6
       (.I0(sig_addr_posted_cntr[1]),
        .I1(sig_addr_posted_cntr[0]),
        .I2(sig_addr_posted_cntr[2]),
        .O(sig_addr_posted_cntr_max__1));
  LUT6 #(
    .INIT(64'h55555555FFFFFDFF)) 
    sig_next_calc_error_reg_i_7
       (.I0(sig_last_mmap_dbeat_reg),
        .I1(sig_addr_posted_cntr[1]),
        .I2(sig_addr_posted_cntr[2]),
        .I3(sig_addr_posted_cntr[0]),
        .I4(sig_posted_to_axi_reg),
        .I5(sig_data2addr_stop_req),
        .O(sig_next_calc_error_reg_i_7_n_0));
endmodule

(* ORIG_REF_NAME = "cntr_incr_decr_addn_f" *) 
module design_1_axi_dma_0_0_cntr_incr_decr_addn_f_13
   (sig_posted_to_axi_2_reg,
    fifo_full_p1,
    Q,
    sig_addr_reg_empty_reg,
    sig_addr_reg_empty,
    sig_sf_allow_addr_req,
    sig_data2addr_stop_req,
    sig_cmd_stat_rst_user_reg_n_cdc_from_reg,
    FIFO_Full_reg,
    FIFO_Full_reg_0,
    sig_inhibit_rdy_n,
    sig_mstr2addr_cmd_valid,
    SR,
    m_axi_mm2s_aclk);
  output sig_posted_to_axi_2_reg;
  output fifo_full_p1;
  output [1:0]Q;
  output sig_addr_reg_empty_reg;
  input sig_addr_reg_empty;
  input sig_sf_allow_addr_req;
  input sig_data2addr_stop_req;
  input sig_cmd_stat_rst_user_reg_n_cdc_from_reg;
  input FIFO_Full_reg;
  input FIFO_Full_reg_0;
  input sig_inhibit_rdy_n;
  input sig_mstr2addr_cmd_valid;
  input [0:0]SR;
  input m_axi_mm2s_aclk;

  wire FIFO_Full_reg;
  wire FIFO_Full_reg_0;
  wire [1:0]Q;
  wire [0:0]SR;
  wire [2:0]addr_i_p1;
  wire fifo_full_p1;
  wire m_axi_mm2s_aclk;
  wire sig_addr_reg_empty;
  wire sig_addr_reg_empty_reg;
  wire sig_cmd_stat_rst_user_reg_n_cdc_from_reg;
  wire sig_data2addr_stop_req;
  wire sig_inhibit_rdy_n;
  wire sig_mstr2addr_cmd_valid;
  wire sig_posted_to_axi_2_reg;
  wire sig_rd_empty;
  wire sig_sf_allow_addr_req;

  (* SOFT_HLUTNM = "soft_lutpair160" *) 
  LUT5 #(
    .INIT(32'h80008208)) 
    FIFO_Full_i_1__0
       (.I0(Q[1]),
        .I1(FIFO_Full_reg),
        .I2(sig_addr_reg_empty_reg),
        .I3(Q[0]),
        .I4(sig_rd_empty),
        .O(fifo_full_p1));
  LUT5 #(
    .INIT(32'h69666666)) 
    \INFERRED_GEN.cnt_i[0]_i_1__0 
       (.I0(Q[0]),
        .I1(sig_addr_reg_empty_reg),
        .I2(FIFO_Full_reg_0),
        .I3(sig_inhibit_rdy_n),
        .I4(sig_mstr2addr_cmd_valid),
        .O(addr_i_p1[0]));
  LUT6 #(
    .INIT(64'hA69AA6A6A6A6A6A6)) 
    \INFERRED_GEN.cnt_i[1]_i_1__0 
       (.I0(Q[1]),
        .I1(sig_addr_reg_empty_reg),
        .I2(Q[0]),
        .I3(FIFO_Full_reg_0),
        .I4(sig_inhibit_rdy_n),
        .I5(sig_mstr2addr_cmd_valid),
        .O(addr_i_p1[1]));
  (* SOFT_HLUTNM = "soft_lutpair160" *) 
  LUT5 #(
    .INIT(32'h060A0A3A)) 
    \INFERRED_GEN.cnt_i[2]_i_1__0 
       (.I0(sig_rd_empty),
        .I1(Q[0]),
        .I2(sig_addr_reg_empty_reg),
        .I3(FIFO_Full_reg),
        .I4(Q[1]),
        .O(addr_i_p1[2]));
  FDSE \INFERRED_GEN.cnt_i_reg[0] 
       (.C(m_axi_mm2s_aclk),
        .CE(1'b1),
        .D(addr_i_p1[0]),
        .Q(Q[0]),
        .S(SR));
  FDSE \INFERRED_GEN.cnt_i_reg[1] 
       (.C(m_axi_mm2s_aclk),
        .CE(1'b1),
        .D(addr_i_p1[1]),
        .Q(Q[1]),
        .S(SR));
  FDSE \INFERRED_GEN.cnt_i_reg[2] 
       (.C(m_axi_mm2s_aclk),
        .CE(1'b1),
        .D(addr_i_p1[2]),
        .Q(sig_rd_empty),
        .S(SR));
  (* SOFT_HLUTNM = "soft_lutpair161" *) 
  LUT4 #(
    .INIT(16'h0040)) 
    \sig_next_addr_reg[31]_i_2 
       (.I0(sig_data2addr_stop_req),
        .I1(sig_sf_allow_addr_req),
        .I2(sig_addr_reg_empty),
        .I3(sig_rd_empty),
        .O(sig_addr_reg_empty_reg));
  (* SOFT_HLUTNM = "soft_lutpair161" *) 
  LUT5 #(
    .INIT(32'h00400000)) 
    sig_posted_to_axi_2_i_1__1
       (.I0(sig_rd_empty),
        .I1(sig_addr_reg_empty),
        .I2(sig_sf_allow_addr_req),
        .I3(sig_data2addr_stop_req),
        .I4(sig_cmd_stat_rst_user_reg_n_cdc_from_reg),
        .O(sig_posted_to_axi_2_reg));
endmodule

(* ORIG_REF_NAME = "cntr_incr_decr_addn_f" *) 
module design_1_axi_dma_0_0_cntr_incr_decr_addn_f_15
   (fifo_full_p1,
    Q,
    \OMIT_UNPACKING.lsig_cmd_loaded_reg ,
    FIFO_Full_reg,
    sig_mstr2sf_cmd_valid,
    sig_inhibit_rdy_n_reg,
    FIFO_Full_reg_0,
    lsig_ld_cmd,
    lsig_cmd_loaded,
    \OMIT_UNPACKING.lsig_cmd_loaded_reg_0 ,
    DOBDO,
    SR,
    m_axi_mm2s_aclk);
  output fifo_full_p1;
  output [0:0]Q;
  input \OMIT_UNPACKING.lsig_cmd_loaded_reg ;
  input FIFO_Full_reg;
  input sig_mstr2sf_cmd_valid;
  input sig_inhibit_rdy_n_reg;
  input FIFO_Full_reg_0;
  input lsig_ld_cmd;
  input lsig_cmd_loaded;
  input \OMIT_UNPACKING.lsig_cmd_loaded_reg_0 ;
  input [0:0]DOBDO;
  input [0:0]SR;
  input m_axi_mm2s_aclk;

  wire [0:0]DOBDO;
  wire FIFO_Full_reg;
  wire FIFO_Full_reg_0;
  wire \INFERRED_GEN.cnt_i[2]_i_2_n_0 ;
  wire \INFERRED_GEN.cnt_i_reg_n_0_[0] ;
  wire \INFERRED_GEN.cnt_i_reg_n_0_[1] ;
  wire \OMIT_UNPACKING.lsig_cmd_loaded_reg ;
  wire \OMIT_UNPACKING.lsig_cmd_loaded_reg_0 ;
  wire [0:0]Q;
  wire [0:0]SR;
  wire [2:0]addr_i_p1;
  wire fifo_full_p1;
  wire lsig_cmd_loaded;
  wire lsig_ld_cmd;
  wire m_axi_mm2s_aclk;
  wire sig_inhibit_rdy_n_reg;
  wire sig_mstr2sf_cmd_valid;

  LUT5 #(
    .INIT(32'h02202000)) 
    FIFO_Full_i_1__1
       (.I0(\INFERRED_GEN.cnt_i_reg_n_0_[1] ),
        .I1(Q),
        .I2(\OMIT_UNPACKING.lsig_cmd_loaded_reg ),
        .I3(\INFERRED_GEN.cnt_i_reg_n_0_[0] ),
        .I4(FIFO_Full_reg),
        .O(fifo_full_p1));
  (* SOFT_HLUTNM = "soft_lutpair158" *) 
  LUT5 #(
    .INIT(32'h5595AA6A)) 
    \INFERRED_GEN.cnt_i[0]_i_1__1 
       (.I0(\INFERRED_GEN.cnt_i_reg_n_0_[0] ),
        .I1(sig_mstr2sf_cmd_valid),
        .I2(sig_inhibit_rdy_n_reg),
        .I3(FIFO_Full_reg_0),
        .I4(lsig_ld_cmd),
        .O(addr_i_p1[0]));
  LUT6 #(
    .INIT(64'hA9AAAAAA6A666666)) 
    \INFERRED_GEN.cnt_i[1]_i_1__1 
       (.I0(\INFERRED_GEN.cnt_i_reg_n_0_[1] ),
        .I1(lsig_ld_cmd),
        .I2(FIFO_Full_reg_0),
        .I3(sig_inhibit_rdy_n_reg),
        .I4(sig_mstr2sf_cmd_valid),
        .I5(\INFERRED_GEN.cnt_i_reg_n_0_[0] ),
        .O(addr_i_p1[1]));
  LUT6 #(
    .INIT(64'h008AFF00FF00FF75)) 
    \INFERRED_GEN.cnt_i[2]_i_1__1 
       (.I0(lsig_cmd_loaded),
        .I1(\OMIT_UNPACKING.lsig_cmd_loaded_reg_0 ),
        .I2(DOBDO),
        .I3(Q),
        .I4(\INFERRED_GEN.cnt_i[2]_i_2_n_0 ),
        .I5(\INFERRED_GEN.cnt_i_reg_n_0_[1] ),
        .O(addr_i_p1[2]));
  (* SOFT_HLUTNM = "soft_lutpair158" *) 
  LUT5 #(
    .INIT(32'hFF404000)) 
    \INFERRED_GEN.cnt_i[2]_i_2 
       (.I0(FIFO_Full_reg_0),
        .I1(sig_inhibit_rdy_n_reg),
        .I2(sig_mstr2sf_cmd_valid),
        .I3(\INFERRED_GEN.cnt_i_reg_n_0_[0] ),
        .I4(lsig_ld_cmd),
        .O(\INFERRED_GEN.cnt_i[2]_i_2_n_0 ));
  FDSE \INFERRED_GEN.cnt_i_reg[0] 
       (.C(m_axi_mm2s_aclk),
        .CE(1'b1),
        .D(addr_i_p1[0]),
        .Q(\INFERRED_GEN.cnt_i_reg_n_0_[0] ),
        .S(SR));
  FDSE \INFERRED_GEN.cnt_i_reg[1] 
       (.C(m_axi_mm2s_aclk),
        .CE(1'b1),
        .D(addr_i_p1[1]),
        .Q(\INFERRED_GEN.cnt_i_reg_n_0_[1] ),
        .S(SR));
  FDSE \INFERRED_GEN.cnt_i_reg[2] 
       (.C(m_axi_mm2s_aclk),
        .CE(1'b1),
        .D(addr_i_p1[2]),
        .Q(Q),
        .S(SR));
endmodule

(* ORIG_REF_NAME = "cntr_incr_decr_addn_f" *) 
module design_1_axi_dma_0_0_cntr_incr_decr_addn_f_24
   (fifo_full_p1,
    Q,
    sig_push_coelsc_reg,
    sig_wr_fifo,
    FIFO_Full_reg,
    sig_inhibit_rdy_n,
    m_axi_sg_bvalid,
    sig_rd_fifo__0,
    SR,
    m_axi_sg_aclk);
  output fifo_full_p1;
  output [2:0]Q;
  input sig_push_coelsc_reg;
  input sig_wr_fifo;
  input FIFO_Full_reg;
  input sig_inhibit_rdy_n;
  input m_axi_sg_bvalid;
  input sig_rd_fifo__0;
  input [0:0]SR;
  input m_axi_sg_aclk;

  wire FIFO_Full_reg;
  wire [2:0]Q;
  wire [0:0]SR;
  wire [2:0]addr_i_p1;
  wire fifo_full_p1;
  wire m_axi_sg_aclk;
  wire m_axi_sg_bvalid;
  wire sig_inhibit_rdy_n;
  wire sig_push_coelsc_reg;
  wire sig_rd_fifo__0;
  wire sig_wr_fifo;

  (* SOFT_HLUTNM = "soft_lutpair84" *) 
  LUT5 #(
    .INIT(32'h04411000)) 
    FIFO_Full_i_1__8
       (.I0(Q[2]),
        .I1(sig_push_coelsc_reg),
        .I2(Q[0]),
        .I3(sig_wr_fifo),
        .I4(Q[1]),
        .O(fifo_full_p1));
  LUT6 #(
    .INIT(64'hBBBB4BBB4444B444)) 
    \INFERRED_GEN.cnt_i[0]_i_1__8 
       (.I0(Q[2]),
        .I1(sig_push_coelsc_reg),
        .I2(m_axi_sg_bvalid),
        .I3(sig_inhibit_rdy_n),
        .I4(FIFO_Full_reg),
        .I5(Q[0]),
        .O(addr_i_p1[0]));
  LUT6 #(
    .INIT(64'hBAAADFFF45552000)) 
    \INFERRED_GEN.cnt_i[1]_i_1__8 
       (.I0(Q[0]),
        .I1(FIFO_Full_reg),
        .I2(sig_inhibit_rdy_n),
        .I3(m_axi_sg_bvalid),
        .I4(sig_rd_fifo__0),
        .I5(Q[1]),
        .O(addr_i_p1[1]));
  (* SOFT_HLUTNM = "soft_lutpair84" *) 
  LUT5 #(
    .INIT(32'h7F7F0180)) 
    \INFERRED_GEN.cnt_i[2]_i_1__8 
       (.I0(Q[1]),
        .I1(sig_wr_fifo),
        .I2(Q[0]),
        .I3(sig_push_coelsc_reg),
        .I4(Q[2]),
        .O(addr_i_p1[2]));
  FDSE \INFERRED_GEN.cnt_i_reg[0] 
       (.C(m_axi_sg_aclk),
        .CE(1'b1),
        .D(addr_i_p1[0]),
        .Q(Q[0]),
        .S(SR));
  FDSE \INFERRED_GEN.cnt_i_reg[1] 
       (.C(m_axi_sg_aclk),
        .CE(1'b1),
        .D(addr_i_p1[1]),
        .Q(Q[1]),
        .S(SR));
  FDSE \INFERRED_GEN.cnt_i_reg[2] 
       (.C(m_axi_sg_aclk),
        .CE(1'b1),
        .D(addr_i_p1[2]),
        .Q(Q[2]),
        .S(SR));
endmodule

(* ORIG_REF_NAME = "cntr_incr_decr_addn_f" *) 
module design_1_axi_dma_0_0_cntr_incr_decr_addn_f_25
   (fifo_full_p1,
    Q,
    sig_rd_fifo__0_0,
    \INFERRED_GEN.cnt_i_reg[2]_0 ,
    sel,
    D,
    sig_coelsc_reg_empty,
    \INFERRED_GEN.cnt_i_reg[2]_1 ,
    SR,
    m_axi_sg_aclk);
  output fifo_full_p1;
  output [2:0]Q;
  output sig_rd_fifo__0_0;
  input \INFERRED_GEN.cnt_i_reg[2]_0 ;
  input sel;
  input [0:0]D;
  input sig_coelsc_reg_empty;
  input [0:0]\INFERRED_GEN.cnt_i_reg[2]_1 ;
  input [0:0]SR;
  input m_axi_sg_aclk;

  wire [0:0]D;
  wire \INFERRED_GEN.cnt_i_reg[2]_0 ;
  wire [0:0]\INFERRED_GEN.cnt_i_reg[2]_1 ;
  wire [2:0]Q;
  wire [0:0]SR;
  wire [2:1]addr_i_p1;
  wire fifo_full_p1;
  wire m_axi_sg_aclk;
  wire sel;
  wire sig_coelsc_reg_empty;
  wire sig_rd_fifo__0_0;

  (* SOFT_HLUTNM = "soft_lutpair82" *) 
  LUT5 #(
    .INIT(32'h04411000)) 
    FIFO_Full_i_1__9
       (.I0(Q[2]),
        .I1(\INFERRED_GEN.cnt_i_reg[2]_0 ),
        .I2(Q[0]),
        .I3(sel),
        .I4(Q[1]),
        .O(fifo_full_p1));
  LUT4 #(
    .INIT(16'hE718)) 
    \INFERRED_GEN.cnt_i[1]_i_1__9 
       (.I0(Q[0]),
        .I1(sel),
        .I2(\INFERRED_GEN.cnt_i_reg[2]_0 ),
        .I3(Q[1]),
        .O(addr_i_p1[1]));
  LUT3 #(
    .INIT(8'h02)) 
    \INFERRED_GEN.cnt_i[1]_i_2__0 
       (.I0(sig_coelsc_reg_empty),
        .I1(Q[2]),
        .I2(\INFERRED_GEN.cnt_i_reg[2]_1 ),
        .O(sig_rd_fifo__0_0));
  (* SOFT_HLUTNM = "soft_lutpair82" *) 
  LUT5 #(
    .INIT(32'hFE7F0180)) 
    \INFERRED_GEN.cnt_i[2]_i_1__9 
       (.I0(Q[1]),
        .I1(sel),
        .I2(Q[0]),
        .I3(\INFERRED_GEN.cnt_i_reg[2]_0 ),
        .I4(Q[2]),
        .O(addr_i_p1[2]));
  FDSE \INFERRED_GEN.cnt_i_reg[0] 
       (.C(m_axi_sg_aclk),
        .CE(1'b1),
        .D(D),
        .Q(Q[0]),
        .S(SR));
  FDSE \INFERRED_GEN.cnt_i_reg[1] 
       (.C(m_axi_sg_aclk),
        .CE(1'b1),
        .D(addr_i_p1[1]),
        .Q(Q[1]),
        .S(SR));
  FDSE \INFERRED_GEN.cnt_i_reg[2] 
       (.C(m_axi_sg_aclk),
        .CE(1'b1),
        .D(addr_i_p1[2]),
        .Q(Q[2]),
        .S(SR));
endmodule

(* ORIG_REF_NAME = "cntr_incr_decr_addn_f" *) 
module design_1_axi_dma_0_0_cntr_incr_decr_addn_f_4
   (fifo_full_p1,
    Q,
    sig_calc_error_reg_reg,
    sig_addr_reg_empty_reg,
    sig_data2addr_stop_req,
    sig_wr_fifo,
    p_22_out,
    FIFO_Full_reg,
    sig_inhibit_rdy_n_reg,
    sig_stream_rst,
    m_axi_s2mm_aclk);
  output fifo_full_p1;
  output [1:0]Q;
  output sig_calc_error_reg_reg;
  input sig_addr_reg_empty_reg;
  input sig_data2addr_stop_req;
  input sig_wr_fifo;
  input p_22_out;
  input FIFO_Full_reg;
  input sig_inhibit_rdy_n_reg;
  input sig_stream_rst;
  input m_axi_s2mm_aclk;

  wire FIFO_Full_reg;
  wire [1:0]Q;
  wire [2:0]addr_i_p1;
  wire fifo_full_p1;
  wire m_axi_s2mm_aclk;
  wire p_22_out;
  wire sig_addr_reg_empty_reg;
  wire sig_calc_error_reg_reg;
  wire sig_data2addr_stop_req;
  wire sig_inhibit_rdy_n_reg;
  wire sig_rd_empty;
  wire sig_stream_rst;
  wire sig_wr_fifo;

  LUT6 #(
    .INIT(64'h0451510000000000)) 
    FIFO_Full_i_1__4
       (.I0(sig_rd_empty),
        .I1(sig_addr_reg_empty_reg),
        .I2(sig_data2addr_stop_req),
        .I3(sig_wr_fifo),
        .I4(Q[0]),
        .I5(Q[1]),
        .O(fifo_full_p1));
  LUT5 #(
    .INIT(32'h5955A6AA)) 
    \INFERRED_GEN.cnt_i[0]_i_1__4 
       (.I0(sig_calc_error_reg_reg),
        .I1(p_22_out),
        .I2(FIFO_Full_reg),
        .I3(sig_inhibit_rdy_n_reg),
        .I4(Q[0]),
        .O(addr_i_p1[0]));
  LUT6 #(
    .INIT(64'hAEAAF7FF51550800)) 
    \INFERRED_GEN.cnt_i[1]_i_1__4 
       (.I0(Q[0]),
        .I1(p_22_out),
        .I2(FIFO_Full_reg),
        .I3(sig_inhibit_rdy_n_reg),
        .I4(sig_calc_error_reg_reg),
        .I5(Q[1]),
        .O(addr_i_p1[1]));
  LUT6 #(
    .INIT(64'h7F7F7F7F80018080)) 
    \INFERRED_GEN.cnt_i[2]_i_1__4 
       (.I0(sig_wr_fifo),
        .I1(Q[0]),
        .I2(Q[1]),
        .I3(sig_data2addr_stop_req),
        .I4(sig_addr_reg_empty_reg),
        .I5(sig_rd_empty),
        .O(addr_i_p1[2]));
  FDSE \INFERRED_GEN.cnt_i_reg[0] 
       (.C(m_axi_s2mm_aclk),
        .CE(1'b1),
        .D(addr_i_p1[0]),
        .Q(Q[0]),
        .S(sig_stream_rst));
  FDSE \INFERRED_GEN.cnt_i_reg[1] 
       (.C(m_axi_s2mm_aclk),
        .CE(1'b1),
        .D(addr_i_p1[1]),
        .Q(Q[1]),
        .S(sig_stream_rst));
  FDSE \INFERRED_GEN.cnt_i_reg[2] 
       (.C(m_axi_s2mm_aclk),
        .CE(1'b1),
        .D(addr_i_p1[2]),
        .Q(sig_rd_empty),
        .S(sig_stream_rst));
  LUT3 #(
    .INIT(8'h04)) 
    \sig_next_addr_reg[31]_i_2__2 
       (.I0(sig_data2addr_stop_req),
        .I1(sig_addr_reg_empty_reg),
        .I2(sig_rd_empty),
        .O(sig_calc_error_reg_reg));
endmodule

(* ORIG_REF_NAME = "cntr_incr_decr_addn_f" *) 
module design_1_axi_dma_0_0_cntr_incr_decr_addn_f_5
   (fifo_full_p1,
    Q,
    sig_sm_ld_dre_cmd_ns,
    D,
    sig_sm_pop_cmd_fifo,
    sig_wr_fifo,
    p_9_out,
    FIFO_Full_reg,
    sig_inhibit_rdy_n_reg,
    sig_need_cmd_flush,
    p_7_out,
    out,
    \FSM_sequential_sig_cmdcntl_sm_state_reg[2] ,
    sig_cmd_empty_reg,
    \INFERRED_GEN.cnt_i_reg[2]_0 ,
    sig_stream_rst,
    m_axi_s2mm_aclk);
  output fifo_full_p1;
  output [2:0]Q;
  output sig_sm_ld_dre_cmd_ns;
  output [1:0]D;
  input sig_sm_pop_cmd_fifo;
  input sig_wr_fifo;
  input p_9_out;
  input FIFO_Full_reg;
  input sig_inhibit_rdy_n_reg;
  input sig_need_cmd_flush;
  input p_7_out;
  input [0:0]out;
  input [2:0]\FSM_sequential_sig_cmdcntl_sm_state_reg[2] ;
  input sig_cmd_empty_reg;
  input \INFERRED_GEN.cnt_i_reg[2]_0 ;
  input sig_stream_rst;
  input m_axi_s2mm_aclk;

  wire [1:0]D;
  wire FIFO_Full_reg;
  wire \FSM_sequential_sig_cmdcntl_sm_state[0]_i_2_n_0 ;
  wire [2:0]\FSM_sequential_sig_cmdcntl_sm_state_reg[2] ;
  wire \INFERRED_GEN.cnt_i_reg[2]_0 ;
  wire [2:0]Q;
  wire [2:0]addr_i_p1;
  wire fifo_full_p1;
  wire m_axi_s2mm_aclk;
  wire [0:0]out;
  wire p_7_out;
  wire p_9_out;
  wire sig_cmd_empty_reg;
  wire sig_inhibit_rdy_n_reg;
  wire sig_need_cmd_flush;
  wire sig_sm_ld_dre_cmd_i_2_n_0;
  wire sig_sm_ld_dre_cmd_ns;
  wire sig_sm_pop_cmd_fifo;
  wire sig_stream_rst;
  wire sig_wr_fifo;

  (* SOFT_HLUTNM = "soft_lutpair245" *) 
  LUT5 #(
    .INIT(32'h41100000)) 
    FIFO_Full_i_1__6
       (.I0(Q[2]),
        .I1(sig_sm_pop_cmd_fifo),
        .I2(sig_wr_fifo),
        .I3(Q[0]),
        .I4(Q[1]),
        .O(fifo_full_p1));
  LUT6 #(
    .INIT(64'h000F0B0FF00FF30F)) 
    \FSM_sequential_sig_cmdcntl_sm_state[0]_i_1 
       (.I0(\FSM_sequential_sig_cmdcntl_sm_state[0]_i_2_n_0 ),
        .I1(sig_cmd_empty_reg),
        .I2(\FSM_sequential_sig_cmdcntl_sm_state_reg[2] [2]),
        .I3(\FSM_sequential_sig_cmdcntl_sm_state_reg[2] [0]),
        .I4(\INFERRED_GEN.cnt_i_reg[2]_0 ),
        .I5(\FSM_sequential_sig_cmdcntl_sm_state_reg[2] [1]),
        .O(D[0]));
  (* SOFT_HLUTNM = "soft_lutpair246" *) 
  LUT2 #(
    .INIT(4'h2)) 
    \FSM_sequential_sig_cmdcntl_sm_state[0]_i_2 
       (.I0(sig_need_cmd_flush),
        .I1(Q[2]),
        .O(\FSM_sequential_sig_cmdcntl_sm_state[0]_i_2_n_0 ));
  LUT6 #(
    .INIT(64'h0000540000FF5000)) 
    \FSM_sequential_sig_cmdcntl_sm_state[2]_i_1 
       (.I0(Q[2]),
        .I1(sig_need_cmd_flush),
        .I2(out),
        .I3(\FSM_sequential_sig_cmdcntl_sm_state_reg[2] [0]),
        .I4(\FSM_sequential_sig_cmdcntl_sm_state_reg[2] [2]),
        .I5(\FSM_sequential_sig_cmdcntl_sm_state_reg[2] [1]),
        .O(D[1]));
  LUT6 #(
    .INIT(64'hBB4BBBBB44B44444)) 
    \INFERRED_GEN.cnt_i[0]_i_1__6 
       (.I0(Q[2]),
        .I1(sig_sm_pop_cmd_fifo),
        .I2(p_9_out),
        .I3(FIFO_Full_reg),
        .I4(sig_inhibit_rdy_n_reg),
        .I5(Q[0]),
        .O(addr_i_p1[0]));
  LUT5 #(
    .INIT(32'h77E78818)) 
    \INFERRED_GEN.cnt_i[1]_i_1__6 
       (.I0(Q[0]),
        .I1(sig_wr_fifo),
        .I2(sig_sm_pop_cmd_fifo),
        .I3(Q[2]),
        .I4(Q[1]),
        .O(addr_i_p1[1]));
  (* SOFT_HLUTNM = "soft_lutpair245" *) 
  LUT5 #(
    .INIT(32'h7F7F0180)) 
    \INFERRED_GEN.cnt_i[2]_i_1__6 
       (.I0(sig_wr_fifo),
        .I1(Q[0]),
        .I2(Q[1]),
        .I3(sig_sm_pop_cmd_fifo),
        .I4(Q[2]),
        .O(addr_i_p1[2]));
  FDSE \INFERRED_GEN.cnt_i_reg[0] 
       (.C(m_axi_s2mm_aclk),
        .CE(1'b1),
        .D(addr_i_p1[0]),
        .Q(Q[0]),
        .S(sig_stream_rst));
  FDSE \INFERRED_GEN.cnt_i_reg[1] 
       (.C(m_axi_s2mm_aclk),
        .CE(1'b1),
        .D(addr_i_p1[1]),
        .Q(Q[1]),
        .S(sig_stream_rst));
  FDSE \INFERRED_GEN.cnt_i_reg[2] 
       (.C(m_axi_s2mm_aclk),
        .CE(1'b1),
        .D(addr_i_p1[2]),
        .Q(Q[2]),
        .S(sig_stream_rst));
  LUT6 #(
    .INIT(64'h4040404000404040)) 
    sig_sm_ld_dre_cmd_i_1
       (.I0(\FSM_sequential_sig_cmdcntl_sm_state_reg[2] [2]),
        .I1(\FSM_sequential_sig_cmdcntl_sm_state_reg[2] [0]),
        .I2(sig_sm_ld_dre_cmd_i_2_n_0),
        .I3(\FSM_sequential_sig_cmdcntl_sm_state_reg[2] [1]),
        .I4(sig_need_cmd_flush),
        .I5(Q[2]),
        .O(sig_sm_ld_dre_cmd_ns));
  (* SOFT_HLUTNM = "soft_lutpair246" *) 
  LUT3 #(
    .INIT(8'h02)) 
    sig_sm_ld_dre_cmd_i_2
       (.I0(p_7_out),
        .I1(Q[2]),
        .I2(out),
        .O(sig_sm_ld_dre_cmd_i_2_n_0));
endmodule

(* ORIG_REF_NAME = "cntr_incr_decr_addn_f" *) 
module design_1_axi_dma_0_0_cntr_incr_decr_addn_f_8
   (D,
    sig_dqual_reg_empty_reg,
    \sig_next_tag_reg_reg[0] ,
    sig_dqual_reg_empty_reg_0,
    sig_last_dbeat_reg,
    fifo_full_p1,
    FIFO_Full_reg,
    E,
    \DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM36_NO_ECC.ram ,
    Q,
    \sig_dbeat_cntr_reg[0] ,
    m_axi_mm2s_rlast,
    sig_cmd_stat_rst_user_reg_n_cdc_from_reg,
    \sig_dbeat_cntr_reg[5] ,
    \sig_dbeat_cntr_reg[3] ,
    \INFERRED_GEN.cnt_i_reg[0]_0 ,
    sig_last_dbeat_reg_0,
    FIFO_Full_reg_0,
    sig_mstr2data_cmd_valid,
    sig_inhibit_rdy_n,
    FIFO_Full_reg_1,
    sig_next_sequential_reg,
    sig_dqual_reg_empty,
    sig_rsc2stat_status_valid,
    sig_stat2rsc_status_ready,
    sig_next_calc_error_reg_reg,
    \sig_addr_posted_cntr_reg[2] ,
    \sig_addr_posted_cntr_reg[1] ,
    \sig_addr_posted_cntr_reg[0] ,
    ram_full_i_reg,
    sig_halt_reg_reg,
    m_axi_mm2s_rvalid,
    sig_dqual_reg_full,
    sig_data2rsc_valid,
    SR,
    m_axi_mm2s_aclk);
  output [3:0]D;
  output sig_dqual_reg_empty_reg;
  output \sig_next_tag_reg_reg[0] ;
  output sig_dqual_reg_empty_reg_0;
  output sig_last_dbeat_reg;
  output fifo_full_p1;
  output [1:0]FIFO_Full_reg;
  output [0:0]E;
  output \DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM36_NO_ECC.ram ;
  input [7:0]Q;
  input \sig_dbeat_cntr_reg[0] ;
  input m_axi_mm2s_rlast;
  input sig_cmd_stat_rst_user_reg_n_cdc_from_reg;
  input \sig_dbeat_cntr_reg[5] ;
  input \sig_dbeat_cntr_reg[3] ;
  input \INFERRED_GEN.cnt_i_reg[0]_0 ;
  input sig_last_dbeat_reg_0;
  input FIFO_Full_reg_0;
  input sig_mstr2data_cmd_valid;
  input sig_inhibit_rdy_n;
  input FIFO_Full_reg_1;
  input sig_next_sequential_reg;
  input sig_dqual_reg_empty;
  input sig_rsc2stat_status_valid;
  input sig_stat2rsc_status_ready;
  input sig_next_calc_error_reg_reg;
  input \sig_addr_posted_cntr_reg[2] ;
  input \sig_addr_posted_cntr_reg[1] ;
  input \sig_addr_posted_cntr_reg[0] ;
  input ram_full_i_reg;
  input sig_halt_reg_reg;
  input m_axi_mm2s_rvalid;
  input sig_dqual_reg_full;
  input sig_data2rsc_valid;
  input [0:0]SR;
  input m_axi_mm2s_aclk;

  wire [3:0]D;
  wire \DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM36_NO_ECC.ram ;
  wire [0:0]E;
  wire [1:0]FIFO_Full_reg;
  wire FIFO_Full_reg_0;
  wire FIFO_Full_reg_1;
  wire \INFERRED_GEN.cnt_i_reg[0]_0 ;
  wire [7:0]Q;
  wire [0:0]SR;
  wire [2:0]addr_i_p1;
  wire fifo_full_p1;
  wire m_axi_mm2s_aclk;
  wire m_axi_mm2s_rlast;
  wire m_axi_mm2s_rvalid;
  wire ram_full_i_reg;
  wire \sig_addr_posted_cntr_reg[0] ;
  wire \sig_addr_posted_cntr_reg[1] ;
  wire \sig_addr_posted_cntr_reg[2] ;
  wire sig_cmd_stat_rst_user_reg_n_cdc_from_reg;
  wire sig_data2rsc_valid;
  wire \sig_dbeat_cntr_reg[0] ;
  wire \sig_dbeat_cntr_reg[3] ;
  wire \sig_dbeat_cntr_reg[5] ;
  wire sig_dqual_reg_empty;
  wire sig_dqual_reg_empty_reg;
  wire sig_dqual_reg_empty_reg_0;
  wire sig_dqual_reg_full;
  wire sig_halt_reg_reg;
  wire sig_inhibit_rdy_n;
  wire sig_last_dbeat_reg;
  wire sig_last_dbeat_reg_0;
  wire sig_mstr2data_cmd_valid;
  wire sig_next_calc_error_reg_reg;
  wire sig_next_sequential_reg;
  wire \sig_next_tag_reg[0]_i_4_n_0 ;
  wire \sig_next_tag_reg[0]_i_5_n_0 ;
  wire \sig_next_tag_reg_reg[0] ;
  wire sig_rd_empty;
  wire sig_rsc2stat_status_valid;
  wire sig_stat2rsc_status_ready;

  LUT6 #(
    .INIT(64'hFFFFFFFFFF01FFFF)) 
    \DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM36_NO_ECC.ram_i_11 
       (.I0(\sig_addr_posted_cntr_reg[0] ),
        .I1(\sig_addr_posted_cntr_reg[2] ),
        .I2(\sig_addr_posted_cntr_reg[1] ),
        .I3(sig_next_calc_error_reg_reg),
        .I4(sig_dqual_reg_full),
        .I5(sig_data2rsc_valid),
        .O(\DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM36_NO_ECC.ram ));
  (* SOFT_HLUTNM = "soft_lutpair199" *) 
  LUT5 #(
    .INIT(32'h80009200)) 
    FIFO_Full_i_1
       (.I0(FIFO_Full_reg[0]),
        .I1(sig_dqual_reg_empty_reg),
        .I2(FIFO_Full_reg_0),
        .I3(FIFO_Full_reg[1]),
        .I4(sig_rd_empty),
        .O(fifo_full_p1));
  LUT5 #(
    .INIT(32'h5595AA6A)) 
    \INFERRED_GEN.cnt_i[0]_i_1 
       (.I0(FIFO_Full_reg[0]),
        .I1(sig_mstr2data_cmd_valid),
        .I2(sig_inhibit_rdy_n),
        .I3(FIFO_Full_reg_1),
        .I4(sig_dqual_reg_empty_reg),
        .O(addr_i_p1[0]));
  LUT6 #(
    .INIT(64'hAAEAFF7F55150080)) 
    \INFERRED_GEN.cnt_i[1]_i_1 
       (.I0(FIFO_Full_reg[0]),
        .I1(sig_mstr2data_cmd_valid),
        .I2(sig_inhibit_rdy_n),
        .I3(FIFO_Full_reg_1),
        .I4(sig_dqual_reg_empty_reg),
        .I5(FIFO_Full_reg[1]),
        .O(addr_i_p1[1]));
  (* SOFT_HLUTNM = "soft_lutpair199" *) 
  LUT5 #(
    .INIT(32'h006A03AA)) 
    \INFERRED_GEN.cnt_i[2]_i_1 
       (.I0(sig_rd_empty),
        .I1(FIFO_Full_reg[1]),
        .I2(FIFO_Full_reg_0),
        .I3(sig_dqual_reg_empty_reg),
        .I4(FIFO_Full_reg[0]),
        .O(addr_i_p1[2]));
  FDSE \INFERRED_GEN.cnt_i_reg[0] 
       (.C(m_axi_mm2s_aclk),
        .CE(1'b1),
        .D(addr_i_p1[0]),
        .Q(FIFO_Full_reg[0]),
        .S(SR));
  FDSE \INFERRED_GEN.cnt_i_reg[1] 
       (.C(m_axi_mm2s_aclk),
        .CE(1'b1),
        .D(addr_i_p1[1]),
        .Q(FIFO_Full_reg[1]),
        .S(SR));
  FDSE \INFERRED_GEN.cnt_i_reg[2] 
       (.C(m_axi_mm2s_aclk),
        .CE(1'b1),
        .D(addr_i_p1[2]),
        .Q(sig_rd_empty),
        .S(SR));
  LUT6 #(
    .INIT(64'h00000000FFFE0001)) 
    \sig_dbeat_cntr[4]_i_1__1 
       (.I0(Q[0]),
        .I1(Q[1]),
        .I2(Q[3]),
        .I3(Q[2]),
        .I4(Q[4]),
        .I5(sig_dqual_reg_empty_reg),
        .O(D[0]));
  (* SOFT_HLUTNM = "soft_lutpair200" *) 
  LUT4 #(
    .INIT(16'h00D2)) 
    \sig_dbeat_cntr[5]_i_1__0 
       (.I0(\sig_dbeat_cntr_reg[0] ),
        .I1(Q[4]),
        .I2(Q[5]),
        .I3(sig_dqual_reg_empty_reg),
        .O(D[1]));
  (* SOFT_HLUTNM = "soft_lutpair200" *) 
  LUT5 #(
    .INIT(32'h0000FD02)) 
    \sig_dbeat_cntr[6]_i_1__0 
       (.I0(\sig_dbeat_cntr_reg[0] ),
        .I1(Q[5]),
        .I2(Q[4]),
        .I3(Q[6]),
        .I4(sig_dqual_reg_empty_reg),
        .O(D[2]));
  (* SOFT_HLUTNM = "soft_lutpair201" *) 
  LUT2 #(
    .INIT(4'hE)) 
    \sig_dbeat_cntr[7]_i_1 
       (.I0(sig_dqual_reg_empty_reg),
        .I1(\sig_dbeat_cntr_reg[5] ),
        .O(E));
  LUT6 #(
    .INIT(64'h00000000FFEF0010)) 
    \sig_dbeat_cntr[7]_i_2__0 
       (.I0(Q[4]),
        .I1(Q[5]),
        .I2(\sig_dbeat_cntr_reg[0] ),
        .I3(Q[6]),
        .I4(Q[7]),
        .I5(sig_dqual_reg_empty_reg),
        .O(D[3]));
  LUT6 #(
    .INIT(64'h15BF000004AE0000)) 
    sig_last_dbeat_i_1__0
       (.I0(sig_dqual_reg_empty_reg),
        .I1(\sig_dbeat_cntr_reg[5] ),
        .I2(\sig_dbeat_cntr_reg[3] ),
        .I3(\INFERRED_GEN.cnt_i_reg[0]_0 ),
        .I4(sig_cmd_stat_rst_user_reg_n_cdc_from_reg),
        .I5(sig_last_dbeat_reg_0),
        .O(sig_last_dbeat_reg));
  (* SOFT_HLUTNM = "soft_lutpair201" *) 
  LUT4 #(
    .INIT(16'h40FF)) 
    \sig_next_tag_reg[0]_i_1 
       (.I0(sig_dqual_reg_empty_reg),
        .I1(m_axi_mm2s_rlast),
        .I2(sig_dqual_reg_empty_reg_0),
        .I3(sig_cmd_stat_rst_user_reg_n_cdc_from_reg),
        .O(\sig_next_tag_reg_reg[0] ));
  LUT5 #(
    .INIT(32'h0000FF80)) 
    \sig_next_tag_reg[0]_i_2 
       (.I0(sig_dqual_reg_empty_reg_0),
        .I1(sig_last_dbeat_reg_0),
        .I2(sig_next_sequential_reg),
        .I3(sig_dqual_reg_empty),
        .I4(\sig_next_tag_reg[0]_i_4_n_0 ),
        .O(sig_dqual_reg_empty_reg));
  LUT4 #(
    .INIT(16'h00D0)) 
    \sig_next_tag_reg[0]_i_3 
       (.I0(ram_full_i_reg),
        .I1(sig_halt_reg_reg),
        .I2(m_axi_mm2s_rvalid),
        .I3(\DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM36_NO_ECC.ram ),
        .O(sig_dqual_reg_empty_reg_0));
  LUT5 #(
    .INIT(32'hFFFFFFAE)) 
    \sig_next_tag_reg[0]_i_4 
       (.I0(\sig_next_tag_reg[0]_i_5_n_0 ),
        .I1(sig_rsc2stat_status_valid),
        .I2(sig_stat2rsc_status_ready),
        .I3(sig_next_calc_error_reg_reg),
        .I4(sig_rd_empty),
        .O(\sig_next_tag_reg[0]_i_4_n_0 ));
  LUT3 #(
    .INIT(8'h80)) 
    \sig_next_tag_reg[0]_i_5 
       (.I0(\sig_addr_posted_cntr_reg[2] ),
        .I1(\sig_addr_posted_cntr_reg[1] ),
        .I2(\sig_addr_posted_cntr_reg[0] ),
        .O(\sig_next_tag_reg[0]_i_5_n_0 ));
endmodule

(* ORIG_REF_NAME = "cntr_incr_decr_addn_f" *) 
module design_1_axi_dma_0_0_cntr_incr_decr_addn_f__parameterized0
   (fifo_full_p1,
    Q,
    DIBDI,
    sig_cmd_full_reg,
    sig_cmd_full_reg_0,
    sig_cmd_empty_reg,
    SS,
    sig_m_valid_out_reg,
    sig_inhibit_rdy_n_reg,
    FIFO_Full_reg,
    slice_insert_valid,
    sig_wr_fifo,
    sig_eop_halt_xfer,
    sig_m_valid_out_reg_0,
    lsig_strm_eop_asserted6_out,
    out,
    sig_cmd_full,
    sig_sm_ld_dre_cmd,
    p_7_out,
    sig_cmd_stat_rst_user_reg_n_cdc_from_reg,
    sig_ibtt2dre_tready,
    sig_eop_sent_reg,
    m_axi_s2mm_aclk);
  output fifo_full_p1;
  output [4:0]Q;
  output [0:0]DIBDI;
  output sig_cmd_full_reg;
  output sig_cmd_full_reg_0;
  output sig_cmd_empty_reg;
  output [0:0]SS;
  input sig_m_valid_out_reg;
  input sig_inhibit_rdy_n_reg;
  input FIFO_Full_reg;
  input slice_insert_valid;
  input sig_wr_fifo;
  input sig_eop_halt_xfer;
  input sig_m_valid_out_reg_0;
  input lsig_strm_eop_asserted6_out;
  input [0:0]out;
  input sig_cmd_full;
  input sig_sm_ld_dre_cmd;
  input p_7_out;
  input sig_cmd_stat_rst_user_reg_n_cdc_from_reg;
  input sig_ibtt2dre_tready;
  input sig_eop_sent_reg;
  input m_axi_s2mm_aclk;

  wire [0:0]DIBDI;
  wire FIFO_Full_i_2__0_n_0;
  wire FIFO_Full_reg;
  wire \INFERRED_GEN.cnt_i[4]_i_3_n_0 ;
  wire [4:0]Q;
  wire [0:0]SS;
  wire [4:0]addr_i_p1;
  wire fifo_full_p1;
  wire lsig_strm_eop_asserted6_out;
  wire m_axi_s2mm_aclk;
  wire [0:0]out;
  wire p_7_out;
  wire sig_cmd_empty_reg;
  wire sig_cmd_full;
  wire sig_cmd_full_reg;
  wire sig_cmd_full_reg_0;
  wire sig_cmd_stat_rst_user_reg_n_cdc_from_reg;
  wire sig_eop_halt_xfer;
  wire sig_eop_sent_reg;
  wire sig_ibtt2dre_tready;
  wire sig_inhibit_rdy_n_reg;
  wire sig_m_valid_out_reg;
  wire sig_m_valid_out_reg_0;
  wire sig_sm_ld_dre_cmd;
  wire sig_wr_fifo;
  wire slice_insert_valid;

  LUT5 #(
    .INIT(32'h10101000)) 
    \DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM36_NO_ECC.ram_i_5__0 
       (.I0(Q[4]),
        .I1(sig_eop_halt_xfer),
        .I2(sig_m_valid_out_reg_0),
        .I3(lsig_strm_eop_asserted6_out),
        .I4(out),
        .O(DIBDI));
  LUT6 #(
    .INIT(64'h1000001000021000)) 
    FIFO_Full_i_1__7
       (.I0(Q[4]),
        .I1(FIFO_Full_i_2__0_n_0),
        .I2(Q[3]),
        .I3(Q[2]),
        .I4(sig_m_valid_out_reg),
        .I5(\INFERRED_GEN.cnt_i[4]_i_3_n_0 ),
        .O(fifo_full_p1));
  LUT6 #(
    .INIT(64'hEE7EEEEE77D77777)) 
    FIFO_Full_i_2__0
       (.I0(Q[1]),
        .I1(Q[0]),
        .I2(sig_inhibit_rdy_n_reg),
        .I3(FIFO_Full_reg),
        .I4(slice_insert_valid),
        .I5(sig_m_valid_out_reg),
        .O(FIFO_Full_i_2__0_n_0));
  LUT6 #(
    .INIT(64'h555555D555555555)) 
    \GEN_ENABLE_INDET_BTT.lsig_cmd_fetch_pause_i_2 
       (.I0(sig_cmd_stat_rst_user_reg_n_cdc_from_reg),
        .I1(DIBDI),
        .I2(sig_ibtt2dre_tready),
        .I3(Q[4]),
        .I4(sig_eop_halt_xfer),
        .I5(sig_m_valid_out_reg_0),
        .O(sig_cmd_full_reg_0));
  LUT5 #(
    .INIT(32'h5955A6AA)) 
    \INFERRED_GEN.cnt_i[0]_i_1__7 
       (.I0(sig_m_valid_out_reg),
        .I1(slice_insert_valid),
        .I2(FIFO_Full_reg),
        .I3(sig_inhibit_rdy_n_reg),
        .I4(Q[0]),
        .O(addr_i_p1[0]));
  LUT6 #(
    .INIT(64'hAEAAF7FF51550800)) 
    \INFERRED_GEN.cnt_i[1]_i_1__7 
       (.I0(Q[0]),
        .I1(slice_insert_valid),
        .I2(FIFO_Full_reg),
        .I3(sig_inhibit_rdy_n_reg),
        .I4(sig_m_valid_out_reg),
        .I5(Q[1]),
        .O(addr_i_p1[1]));
  LUT5 #(
    .INIT(32'hFE7F0180)) 
    \INFERRED_GEN.cnt_i[2]_i_1__7 
       (.I0(sig_wr_fifo),
        .I1(Q[0]),
        .I2(Q[1]),
        .I3(sig_m_valid_out_reg),
        .I4(Q[2]),
        .O(addr_i_p1[2]));
  LUT6 #(
    .INIT(64'hFFFE7FFF00018000)) 
    \INFERRED_GEN.cnt_i[3]_i_1__1 
       (.I0(Q[1]),
        .I1(Q[0]),
        .I2(sig_wr_fifo),
        .I3(Q[2]),
        .I4(sig_m_valid_out_reg),
        .I5(Q[3]),
        .O(addr_i_p1[3]));
  LUT2 #(
    .INIT(4'hB)) 
    \INFERRED_GEN.cnt_i[4]_i_1__0 
       (.I0(sig_eop_sent_reg),
        .I1(sig_cmd_stat_rst_user_reg_n_cdc_from_reg),
        .O(SS));
  LUT5 #(
    .INIT(32'hFE7F0180)) 
    \INFERRED_GEN.cnt_i[4]_i_2 
       (.I0(Q[2]),
        .I1(\INFERRED_GEN.cnt_i[4]_i_3_n_0 ),
        .I2(Q[3]),
        .I3(sig_m_valid_out_reg),
        .I4(Q[4]),
        .O(addr_i_p1[4]));
  LUT6 #(
    .INIT(64'hA8A8EAA8A8A8A8A8)) 
    \INFERRED_GEN.cnt_i[4]_i_3 
       (.I0(sig_m_valid_out_reg),
        .I1(Q[1]),
        .I2(Q[0]),
        .I3(slice_insert_valid),
        .I4(FIFO_Full_reg),
        .I5(sig_inhibit_rdy_n_reg),
        .O(\INFERRED_GEN.cnt_i[4]_i_3_n_0 ));
  FDSE \INFERRED_GEN.cnt_i_reg[0] 
       (.C(m_axi_s2mm_aclk),
        .CE(1'b1),
        .D(addr_i_p1[0]),
        .Q(Q[0]),
        .S(SS));
  FDSE \INFERRED_GEN.cnt_i_reg[1] 
       (.C(m_axi_s2mm_aclk),
        .CE(1'b1),
        .D(addr_i_p1[1]),
        .Q(Q[1]),
        .S(SS));
  FDSE \INFERRED_GEN.cnt_i_reg[2] 
       (.C(m_axi_s2mm_aclk),
        .CE(1'b1),
        .D(addr_i_p1[2]),
        .Q(Q[2]),
        .S(SS));
  FDSE \INFERRED_GEN.cnt_i_reg[3] 
       (.C(m_axi_s2mm_aclk),
        .CE(1'b1),
        .D(addr_i_p1[3]),
        .Q(Q[3]),
        .S(SS));
  FDSE \INFERRED_GEN.cnt_i_reg[4] 
       (.C(m_axi_s2mm_aclk),
        .CE(1'b1),
        .D(addr_i_p1[4]),
        .Q(Q[4]),
        .S(SS));
  (* SOFT_HLUTNM = "soft_lutpair238" *) 
  LUT4 #(
    .INIT(16'hFF8A)) 
    sig_cmd_empty_i_1
       (.I0(p_7_out),
        .I1(sig_cmd_full),
        .I2(sig_sm_ld_dre_cmd),
        .I3(sig_cmd_full_reg_0),
        .O(sig_cmd_empty_reg));
  (* SOFT_HLUTNM = "soft_lutpair238" *) 
  LUT3 #(
    .INIT(8'h0E)) 
    sig_cmd_full_i_1
       (.I0(sig_cmd_full),
        .I1(sig_sm_ld_dre_cmd),
        .I2(sig_cmd_full_reg_0),
        .O(sig_cmd_full_reg));
endmodule

(* ORIG_REF_NAME = "cntr_incr_decr_addn_f" *) 
module design_1_axi_dma_0_0_cntr_incr_decr_addn_f__parameterized0_23
   (fifo_full_p1,
    FIFO_Full_reg,
    Q,
    \GEN_UPDT_FOR_QUEUE.sts_received_d1_reg ,
    sts_received_i_reg,
    mm2s_halt,
    p_37_out,
    \GNE_SYNC_RESET.scndry_resetn_reg ,
    m_axi_sg_aclk);
  output fifo_full_p1;
  output FIFO_Full_reg;
  output [3:0]Q;
  input \GEN_UPDT_FOR_QUEUE.sts_received_d1_reg ;
  input sts_received_i_reg;
  input mm2s_halt;
  input p_37_out;
  input \GNE_SYNC_RESET.scndry_resetn_reg ;
  input m_axi_sg_aclk;

  wire FIFO_Full_i_2__1_n_0;
  wire FIFO_Full_i_3__0_n_0;
  wire FIFO_Full_reg;
  wire \GEN_UPDT_FOR_QUEUE.sts_received_d1_reg ;
  wire \GNE_SYNC_RESET.scndry_resetn_reg ;
  wire \INFERRED_GEN.cnt_i[4]_i_2__0_n_0 ;
  wire \INFERRED_GEN.cnt_i_reg_n_0_[4] ;
  wire [3:0]Q;
  wire [4:0]addr_i_p1;
  wire fifo_full_p1;
  wire m_axi_sg_aclk;
  wire mm2s_halt;
  wire p_37_out;
  wire sts_received_i_reg;

  LUT6 #(
    .INIT(64'h2002020000000080)) 
    FIFO_Full_i_1__10
       (.I0(FIFO_Full_i_2__1_n_0),
        .I1(\INFERRED_GEN.cnt_i_reg_n_0_[4] ),
        .I2(FIFO_Full_reg),
        .I3(Q[2]),
        .I4(FIFO_Full_i_3__0_n_0),
        .I5(Q[3]),
        .O(fifo_full_p1));
  LUT6 #(
    .INIT(64'h2828282828812828)) 
    FIFO_Full_i_2__1
       (.I0(Q[1]),
        .I1(Q[0]),
        .I2(p_37_out),
        .I3(\GEN_UPDT_FOR_QUEUE.sts_received_d1_reg ),
        .I4(sts_received_i_reg),
        .I5(mm2s_halt),
        .O(FIFO_Full_i_2__1_n_0));
  LUT6 #(
    .INIT(64'h88888F8800000E00)) 
    FIFO_Full_i_3__0
       (.I0(Q[0]),
        .I1(p_37_out),
        .I2(\GEN_UPDT_FOR_QUEUE.sts_received_d1_reg ),
        .I3(sts_received_i_reg),
        .I4(mm2s_halt),
        .I5(Q[1]),
        .O(FIFO_Full_i_3__0_n_0));
  (* SOFT_HLUTNM = "soft_lutpair125" *) 
  LUT5 #(
    .INIT(32'h04FBFB04)) 
    \INFERRED_GEN.cnt_i[0]_i_1__10 
       (.I0(mm2s_halt),
        .I1(sts_received_i_reg),
        .I2(\GEN_UPDT_FOR_QUEUE.sts_received_d1_reg ),
        .I3(p_37_out),
        .I4(Q[0]),
        .O(addr_i_p1[0]));
  LUT6 #(
    .INIT(64'h77777E7788888188)) 
    \INFERRED_GEN.cnt_i[1]_i_1__10 
       (.I0(Q[0]),
        .I1(p_37_out),
        .I2(\GEN_UPDT_FOR_QUEUE.sts_received_d1_reg ),
        .I3(sts_received_i_reg),
        .I4(mm2s_halt),
        .I5(Q[1]),
        .O(addr_i_p1[1]));
  (* SOFT_HLUTNM = "soft_lutpair124" *) 
  LUT5 #(
    .INIT(32'hFE7F0180)) 
    \INFERRED_GEN.cnt_i[2]_i_1__10 
       (.I0(Q[1]),
        .I1(p_37_out),
        .I2(Q[0]),
        .I3(FIFO_Full_reg),
        .I4(Q[2]),
        .O(addr_i_p1[2]));
  LUT6 #(
    .INIT(64'hFFFE7FFF00018000)) 
    \INFERRED_GEN.cnt_i[3]_i_1__2 
       (.I0(Q[2]),
        .I1(Q[0]),
        .I2(p_37_out),
        .I3(Q[1]),
        .I4(FIFO_Full_reg),
        .I5(Q[3]),
        .O(addr_i_p1[3]));
  (* SOFT_HLUTNM = "soft_lutpair125" *) 
  LUT3 #(
    .INIT(8'h04)) 
    \INFERRED_GEN.cnt_i[3]_i_2 
       (.I0(\GEN_UPDT_FOR_QUEUE.sts_received_d1_reg ),
        .I1(sts_received_i_reg),
        .I2(mm2s_halt),
        .O(FIFO_Full_reg));
  LUT6 #(
    .INIT(64'h77777E7788888188)) 
    \INFERRED_GEN.cnt_i[4]_i_1 
       (.I0(Q[3]),
        .I1(\INFERRED_GEN.cnt_i[4]_i_2__0_n_0 ),
        .I2(\GEN_UPDT_FOR_QUEUE.sts_received_d1_reg ),
        .I3(sts_received_i_reg),
        .I4(mm2s_halt),
        .I5(\INFERRED_GEN.cnt_i_reg_n_0_[4] ),
        .O(addr_i_p1[4]));
  (* SOFT_HLUTNM = "soft_lutpair124" *) 
  LUT5 #(
    .INIT(32'hFF80FE00)) 
    \INFERRED_GEN.cnt_i[4]_i_2__0 
       (.I0(Q[1]),
        .I1(p_37_out),
        .I2(Q[0]),
        .I3(FIFO_Full_reg),
        .I4(Q[2]),
        .O(\INFERRED_GEN.cnt_i[4]_i_2__0_n_0 ));
  FDSE \INFERRED_GEN.cnt_i_reg[0] 
       (.C(m_axi_sg_aclk),
        .CE(1'b1),
        .D(addr_i_p1[0]),
        .Q(Q[0]),
        .S(\GNE_SYNC_RESET.scndry_resetn_reg ));
  FDSE \INFERRED_GEN.cnt_i_reg[1] 
       (.C(m_axi_sg_aclk),
        .CE(1'b1),
        .D(addr_i_p1[1]),
        .Q(Q[1]),
        .S(\GNE_SYNC_RESET.scndry_resetn_reg ));
  FDSE \INFERRED_GEN.cnt_i_reg[2] 
       (.C(m_axi_sg_aclk),
        .CE(1'b1),
        .D(addr_i_p1[2]),
        .Q(Q[2]),
        .S(\GNE_SYNC_RESET.scndry_resetn_reg ));
  FDSE \INFERRED_GEN.cnt_i_reg[3] 
       (.C(m_axi_sg_aclk),
        .CE(1'b1),
        .D(addr_i_p1[3]),
        .Q(Q[3]),
        .S(\GNE_SYNC_RESET.scndry_resetn_reg ));
  FDSE \INFERRED_GEN.cnt_i_reg[4] 
       (.C(m_axi_sg_aclk),
        .CE(1'b1),
        .D(addr_i_p1[4]),
        .Q(\INFERRED_GEN.cnt_i_reg_n_0_[4] ),
        .S(\GNE_SYNC_RESET.scndry_resetn_reg ));
endmodule

(* ORIG_REF_NAME = "cntr_incr_decr_addn_f" *) 
module design_1_axi_dma_0_0_cntr_incr_decr_addn_f__parameterized1
   (fifo_full_p1,
    Q,
    sig_wr_fifo,
    sig_push_coelsc_reg,
    m_axi_s2mm_bvalid,
    FIFO_Full_reg,
    sig_inhibit_rdy_n,
    \INFERRED_GEN.cnt_i_reg[3]_0 ,
    sig_stream_rst,
    m_axi_s2mm_aclk);
  output fifo_full_p1;
  output [3:0]Q;
  output sig_wr_fifo;
  input sig_push_coelsc_reg;
  input m_axi_s2mm_bvalid;
  input FIFO_Full_reg;
  input sig_inhibit_rdy_n;
  input \INFERRED_GEN.cnt_i_reg[3]_0 ;
  input sig_stream_rst;
  input m_axi_s2mm_aclk;

  wire FIFO_Full_reg;
  wire \INFERRED_GEN.cnt_i_reg[3]_0 ;
  wire [3:0]Q;
  wire [3:0]addr_i_p1;
  wire fifo_full_p1;
  wire m_axi_s2mm_aclk;
  wire m_axi_s2mm_bvalid;
  wire sig_inhibit_rdy_n;
  wire sig_push_coelsc_reg;
  wire sig_stream_rst;
  wire sig_wr_fifo;

  LUT6 #(
    .INIT(64'h0004411000000000)) 
    FIFO_Full_i_1__2
       (.I0(Q[3]),
        .I1(sig_push_coelsc_reg),
        .I2(sig_wr_fifo),
        .I3(Q[0]),
        .I4(Q[1]),
        .I5(Q[2]),
        .O(fifo_full_p1));
  LUT6 #(
    .INIT(64'hBB4BBBBB44B44444)) 
    \INFERRED_GEN.cnt_i[0]_i_1__2 
       (.I0(Q[3]),
        .I1(sig_push_coelsc_reg),
        .I2(m_axi_s2mm_bvalid),
        .I3(FIFO_Full_reg),
        .I4(sig_inhibit_rdy_n),
        .I5(Q[0]),
        .O(addr_i_p1[0]));
  LUT6 #(
    .INIT(64'hAEAAF7FF51550800)) 
    \INFERRED_GEN.cnt_i[1]_i_1__2 
       (.I0(Q[0]),
        .I1(m_axi_s2mm_bvalid),
        .I2(FIFO_Full_reg),
        .I3(sig_inhibit_rdy_n),
        .I4(\INFERRED_GEN.cnt_i_reg[3]_0 ),
        .I5(Q[1]),
        .O(addr_i_p1[1]));
  LUT6 #(
    .INIT(64'h7F7FFE7F80800180)) 
    \INFERRED_GEN.cnt_i[2]_i_1__2 
       (.I0(sig_wr_fifo),
        .I1(Q[0]),
        .I2(Q[1]),
        .I3(sig_push_coelsc_reg),
        .I4(Q[3]),
        .I5(Q[2]),
        .O(addr_i_p1[2]));
  LUT6 #(
    .INIT(64'h7FFF7FFF00018000)) 
    \INFERRED_GEN.cnt_i[3]_i_1 
       (.I0(Q[1]),
        .I1(Q[0]),
        .I2(sig_wr_fifo),
        .I3(Q[2]),
        .I4(sig_push_coelsc_reg),
        .I5(Q[3]),
        .O(addr_i_p1[3]));
  FDSE \INFERRED_GEN.cnt_i_reg[0] 
       (.C(m_axi_s2mm_aclk),
        .CE(1'b1),
        .D(addr_i_p1[0]),
        .Q(Q[0]),
        .S(sig_stream_rst));
  FDSE \INFERRED_GEN.cnt_i_reg[1] 
       (.C(m_axi_s2mm_aclk),
        .CE(1'b1),
        .D(addr_i_p1[1]),
        .Q(Q[1]),
        .S(sig_stream_rst));
  FDSE \INFERRED_GEN.cnt_i_reg[2] 
       (.C(m_axi_s2mm_aclk),
        .CE(1'b1),
        .D(addr_i_p1[2]),
        .Q(Q[2]),
        .S(sig_stream_rst));
  FDSE \INFERRED_GEN.cnt_i_reg[3] 
       (.C(m_axi_s2mm_aclk),
        .CE(1'b1),
        .D(addr_i_p1[3]),
        .Q(Q[3]),
        .S(sig_stream_rst));
  LUT3 #(
    .INIT(8'h20)) 
    \INFERRED_GEN.data_reg[5][0]_srl6_i_1 
       (.I0(m_axi_s2mm_bvalid),
        .I1(FIFO_Full_reg),
        .I2(sig_inhibit_rdy_n),
        .O(sig_wr_fifo));
endmodule

(* ORIG_REF_NAME = "cntr_incr_decr_addn_f" *) 
module design_1_axi_dma_0_0_cntr_incr_decr_addn_f__parameterized1_3
   (fifo_full_p1,
    Q,
    \GEN_ENABLE_INDET_BTT.sig_coelsc_reg_full_reg ,
    \INFERRED_GEN.cnt_i_reg[1]_0 ,
    sig_push_to_wsc_reg,
    sig_coelsc_reg_empty,
    out,
    \INFERRED_GEN.cnt_i_reg[3]_0 ,
    sig_data2wsc_valid,
    FIFO_Full_reg,
    sig_inhibit_rdy_n,
    \INFERRED_GEN.cnt_i_reg[3]_1 ,
    sig_stream_rst,
    m_axi_s2mm_aclk);
  output fifo_full_p1;
  output [3:0]Q;
  output \GEN_ENABLE_INDET_BTT.sig_coelsc_reg_full_reg ;
  output \INFERRED_GEN.cnt_i_reg[1]_0 ;
  input sig_push_to_wsc_reg;
  input sig_coelsc_reg_empty;
  input [0:0]out;
  input [0:0]\INFERRED_GEN.cnt_i_reg[3]_0 ;
  input sig_data2wsc_valid;
  input FIFO_Full_reg;
  input sig_inhibit_rdy_n;
  input \INFERRED_GEN.cnt_i_reg[3]_1 ;
  input sig_stream_rst;
  input m_axi_s2mm_aclk;

  wire FIFO_Full_reg;
  wire \GEN_ENABLE_INDET_BTT.sig_coelsc_reg_full_reg ;
  wire \INFERRED_GEN.cnt_i_reg[1]_0 ;
  wire [0:0]\INFERRED_GEN.cnt_i_reg[3]_0 ;
  wire \INFERRED_GEN.cnt_i_reg[3]_1 ;
  wire [3:0]Q;
  wire [3:0]addr_i_p1;
  wire fifo_full_p1;
  wire m_axi_s2mm_aclk;
  wire [0:0]out;
  wire sig_coelsc_reg_empty;
  wire sig_data2wsc_valid;
  wire sig_inhibit_rdy_n;
  wire sig_push_to_wsc_reg;
  wire sig_stream_rst;

  LUT6 #(
    .INIT(64'h0004411000000000)) 
    FIFO_Full_i_1__3
       (.I0(Q[3]),
        .I1(\GEN_ENABLE_INDET_BTT.sig_coelsc_reg_full_reg ),
        .I2(sig_push_to_wsc_reg),
        .I3(Q[0]),
        .I4(Q[1]),
        .I5(Q[2]),
        .O(fifo_full_p1));
  (* SOFT_HLUTNM = "soft_lutpair268" *) 
  LUT4 #(
    .INIT(16'h2022)) 
    \GEN_ENABLE_INDET_BTT.sig_coelsc_interr_reg_i_2 
       (.I0(sig_coelsc_reg_empty),
        .I1(Q[3]),
        .I2(out),
        .I3(\INFERRED_GEN.cnt_i_reg[3]_0 ),
        .O(\GEN_ENABLE_INDET_BTT.sig_coelsc_reg_full_reg ));
  LUT6 #(
    .INIT(64'h4044BFBBBFBB4044)) 
    \INFERRED_GEN.cnt_i[0]_i_1__3 
       (.I0(Q[3]),
        .I1(sig_coelsc_reg_empty),
        .I2(out),
        .I3(\INFERRED_GEN.cnt_i_reg[3]_0 ),
        .I4(sig_push_to_wsc_reg),
        .I5(Q[0]),
        .O(addr_i_p1[0]));
  LUT6 #(
    .INIT(64'hAEAAF7FF51550800)) 
    \INFERRED_GEN.cnt_i[1]_i_1__3 
       (.I0(Q[0]),
        .I1(sig_data2wsc_valid),
        .I2(FIFO_Full_reg),
        .I3(sig_inhibit_rdy_n),
        .I4(\INFERRED_GEN.cnt_i_reg[3]_1 ),
        .I5(Q[1]),
        .O(addr_i_p1[1]));
  (* SOFT_HLUTNM = "soft_lutpair268" *) 
  LUT3 #(
    .INIT(8'h04)) 
    \INFERRED_GEN.cnt_i[1]_i_2__2 
       (.I0(Q[3]),
        .I1(sig_coelsc_reg_empty),
        .I2(\INFERRED_GEN.cnt_i_reg[3]_0 ),
        .O(\INFERRED_GEN.cnt_i_reg[1]_0 ));
  LUT6 #(
    .INIT(64'h7F7FFE7F80800180)) 
    \INFERRED_GEN.cnt_i[2]_i_1__3 
       (.I0(sig_push_to_wsc_reg),
        .I1(Q[0]),
        .I2(Q[1]),
        .I3(\GEN_ENABLE_INDET_BTT.sig_coelsc_reg_full_reg ),
        .I4(Q[3]),
        .I5(Q[2]),
        .O(addr_i_p1[2]));
  LUT6 #(
    .INIT(64'h7FFF7FFF00018000)) 
    \INFERRED_GEN.cnt_i[3]_i_1__0 
       (.I0(Q[1]),
        .I1(Q[0]),
        .I2(sig_push_to_wsc_reg),
        .I3(Q[2]),
        .I4(\GEN_ENABLE_INDET_BTT.sig_coelsc_reg_full_reg ),
        .I5(Q[3]),
        .O(addr_i_p1[3]));
  FDSE \INFERRED_GEN.cnt_i_reg[0] 
       (.C(m_axi_s2mm_aclk),
        .CE(1'b1),
        .D(addr_i_p1[0]),
        .Q(Q[0]),
        .S(sig_stream_rst));
  FDSE \INFERRED_GEN.cnt_i_reg[1] 
       (.C(m_axi_s2mm_aclk),
        .CE(1'b1),
        .D(addr_i_p1[1]),
        .Q(Q[1]),
        .S(sig_stream_rst));
  FDSE \INFERRED_GEN.cnt_i_reg[2] 
       (.C(m_axi_s2mm_aclk),
        .CE(1'b1),
        .D(addr_i_p1[2]),
        .Q(Q[2]),
        .S(sig_stream_rst));
  FDSE \INFERRED_GEN.cnt_i_reg[3] 
       (.C(m_axi_s2mm_aclk),
        .CE(1'b1),
        .D(addr_i_p1[3]),
        .Q(Q[3]),
        .S(sig_stream_rst));
endmodule

(* ORIG_REF_NAME = "dynshreg_f" *) 
module design_1_axi_dma_0_0_dynshreg_f
   (sel,
    \GEN_OMIT_INDET_BTT.sig_coelsc_decerr_reg_reg ,
    out,
    p_2_out,
    m_axi_sg_bvalid,
    sig_inhibit_rdy_n,
    FIFO_Full_reg,
    D,
    sig_data2wsc_calc_err_reg,
    m_axi_sg_bresp,
    addr,
    m_axi_sg_aclk);
  output sel;
  output \GEN_OMIT_INDET_BTT.sig_coelsc_decerr_reg_reg ;
  output [0:0]out;
  output p_2_out;
  input m_axi_sg_bvalid;
  input sig_inhibit_rdy_n;
  input FIFO_Full_reg;
  input [1:0]D;
  input [0:0]sig_data2wsc_calc_err_reg;
  input [1:0]m_axi_sg_bresp;
  input [0:1]addr;
  input m_axi_sg_aclk;

  wire [1:0]D;
  wire FIFO_Full_reg;
  wire \GEN_OMIT_INDET_BTT.sig_coelsc_decerr_reg_reg ;
  wire [0:1]addr;
  wire m_axi_sg_aclk;
  wire [1:0]m_axi_sg_bresp;
  wire m_axi_sg_bvalid;
  wire [0:0]out;
  wire p_2_out;
  wire sel;
  wire [0:0]sig_data2wsc_calc_err_reg;
  wire sig_inhibit_rdy_n;
  wire [0:0]sig_wresp_sfifo_out;

  (* SOFT_HLUTNM = "soft_lutpair85" *) 
  LUT4 #(
    .INIT(16'h00EA)) 
    \GEN_OMIT_INDET_BTT.sig_coelsc_decerr_reg_i_1 
       (.I0(D[0]),
        .I1(sig_wresp_sfifo_out),
        .I2(out),
        .I3(sig_data2wsc_calc_err_reg),
        .O(\GEN_OMIT_INDET_BTT.sig_coelsc_decerr_reg_reg ));
  (* SOFT_HLUTNM = "soft_lutpair85" *) 
  LUT4 #(
    .INIT(16'h00AE)) 
    \GEN_OMIT_INDET_BTT.sig_coelsc_slverr_reg_i_1 
       (.I0(D[1]),
        .I1(out),
        .I2(sig_wresp_sfifo_out),
        .I3(sig_data2wsc_calc_err_reg),
        .O(p_2_out));
  (* srl_bus_name = "U0/\GEN_SG_ENGINE.I_SG_ENGINE/I_SG_AXI_DATAMOVER/GEN_S2MM_BASIC.I_S2MM_BASIC_WRAPPER/I_WR_STATUS_CNTLR/I_WRESP_STATUS_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[2] " *) 
  (* srl_name = "U0/\GEN_SG_ENGINE.I_SG_ENGINE/I_SG_AXI_DATAMOVER/GEN_S2MM_BASIC.I_S2MM_BASIC_WRAPPER/I_WR_STATUS_CNTLR/I_WRESP_STATUS_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[2][0]_srl3 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \INFERRED_GEN.data_reg[2][0]_srl3 
       (.A0(addr[1]),
        .A1(addr[0]),
        .A2(1'b0),
        .A3(1'b0),
        .CE(sel),
        .CLK(m_axi_sg_aclk),
        .D(m_axi_sg_bresp[0]),
        .Q(sig_wresp_sfifo_out));
  LUT3 #(
    .INIT(8'h08)) 
    \INFERRED_GEN.data_reg[2][0]_srl3_i_1 
       (.I0(m_axi_sg_bvalid),
        .I1(sig_inhibit_rdy_n),
        .I2(FIFO_Full_reg),
        .O(sel));
  (* srl_bus_name = "U0/\GEN_SG_ENGINE.I_SG_ENGINE/I_SG_AXI_DATAMOVER/GEN_S2MM_BASIC.I_S2MM_BASIC_WRAPPER/I_WR_STATUS_CNTLR/I_WRESP_STATUS_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[2] " *) 
  (* srl_name = "U0/\GEN_SG_ENGINE.I_SG_ENGINE/I_SG_AXI_DATAMOVER/GEN_S2MM_BASIC.I_S2MM_BASIC_WRAPPER/I_WR_STATUS_CNTLR/I_WRESP_STATUS_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[2][1]_srl3 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \INFERRED_GEN.data_reg[2][1]_srl3 
       (.A0(addr[1]),
        .A1(addr[0]),
        .A2(1'b0),
        .A3(1'b0),
        .CE(sel),
        .CLK(m_axi_sg_aclk),
        .D(m_axi_sg_bresp[1]),
        .Q(out));
endmodule

(* ORIG_REF_NAME = "dynshreg_f" *) 
module design_1_axi_dma_0_0_dynshreg_f__parameterized0
   (D,
    \INFERRED_GEN.cnt_i_reg[0] ,
    out,
    sig_push_coelsc_reg,
    sel,
    p_4_out,
    \GEN_OMIT_INDET_BTT.sig_coelsc_reg_empty_reg ,
    \GEN_OMIT_INDET_BTT.sig_coelsc_okay_reg_reg ,
    FIFO_Full_reg,
    sig_inhibit_rdy_n_reg,
    sig_tlast_err_stop,
    sig_push_to_wsc,
    Q,
    \INFERRED_GEN.cnt_i_reg[2] ,
    sig_coelsc_reg_empty,
    \GEN_OMIT_INDET_BTT.sig_coelsc_slverr_reg_reg ,
    \INFERRED_GEN.cnt_i_reg[0]_0 ,
    in,
    m_axi_sg_aclk);
  output [0:0]D;
  output \INFERRED_GEN.cnt_i_reg[0] ;
  output [1:0]out;
  output sig_push_coelsc_reg;
  output sel;
  output p_4_out;
  output \GEN_OMIT_INDET_BTT.sig_coelsc_reg_empty_reg ;
  output \GEN_OMIT_INDET_BTT.sig_coelsc_okay_reg_reg ;
  input FIFO_Full_reg;
  input sig_inhibit_rdy_n_reg;
  input sig_tlast_err_stop;
  input sig_push_to_wsc;
  input [2:0]Q;
  input [0:0]\INFERRED_GEN.cnt_i_reg[2] ;
  input sig_coelsc_reg_empty;
  input [2:0]\GEN_OMIT_INDET_BTT.sig_coelsc_slverr_reg_reg ;
  input [0:0]\INFERRED_GEN.cnt_i_reg[0]_0 ;
  input [2:0]in;
  input m_axi_sg_aclk;

  wire [0:0]D;
  wire FIFO_Full_reg;
  wire \GEN_OMIT_INDET_BTT.sig_coelsc_okay_reg_reg ;
  wire \GEN_OMIT_INDET_BTT.sig_coelsc_reg_empty_reg ;
  wire [2:0]\GEN_OMIT_INDET_BTT.sig_coelsc_slverr_reg_reg ;
  wire \INFERRED_GEN.cnt_i_reg[0] ;
  wire [0:0]\INFERRED_GEN.cnt_i_reg[0]_0 ;
  wire [0:0]\INFERRED_GEN.cnt_i_reg[2] ;
  wire [2:0]Q;
  wire [2:0]in;
  wire m_axi_sg_aclk;
  wire [1:0]out;
  wire p_4_out;
  wire sel;
  wire sig_coelsc_reg_empty;
  wire [1:1]sig_dcntl_sfifo_out;
  wire sig_inhibit_rdy_n_reg;
  wire sig_push_coelsc_reg;
  wire sig_push_to_wsc;
  wire sig_tlast_err_stop;

  (* SOFT_HLUTNM = "soft_lutpair83" *) 
  LUT5 #(
    .INIT(32'h44404444)) 
    \GEN_OMIT_INDET_BTT.sig_coelsc_interr_reg_i_2 
       (.I0(Q[2]),
        .I1(sig_coelsc_reg_empty),
        .I2(out[1]),
        .I3(sig_dcntl_sfifo_out),
        .I4(\INFERRED_GEN.cnt_i_reg[2] ),
        .O(sig_push_coelsc_reg));
  LUT3 #(
    .INIT(8'hFE)) 
    \GEN_OMIT_INDET_BTT.sig_coelsc_interr_reg_i_3 
       (.I0(\GEN_OMIT_INDET_BTT.sig_coelsc_slverr_reg_reg [0]),
        .I1(sig_dcntl_sfifo_out),
        .I2(out[1]),
        .O(p_4_out));
  LUT6 #(
    .INIT(64'h0000000000000001)) 
    \GEN_OMIT_INDET_BTT.sig_coelsc_okay_reg_i_1 
       (.I0(\GEN_OMIT_INDET_BTT.sig_coelsc_slverr_reg_reg [0]),
        .I1(sig_dcntl_sfifo_out),
        .I2(out[1]),
        .I3(\INFERRED_GEN.cnt_i_reg[0]_0 ),
        .I4(\GEN_OMIT_INDET_BTT.sig_coelsc_slverr_reg_reg [1]),
        .I5(\GEN_OMIT_INDET_BTT.sig_coelsc_slverr_reg_reg [2]),
        .O(\GEN_OMIT_INDET_BTT.sig_coelsc_okay_reg_reg ));
  LUT1 #(
    .INIT(2'h1)) 
    \GEN_OMIT_INDET_BTT.sig_coelsc_reg_empty_i_1 
       (.I0(out[0]),
        .O(\GEN_OMIT_INDET_BTT.sig_coelsc_reg_empty_reg ));
  LUT6 #(
    .INIT(64'h55655555AA9AAAAA)) 
    \INFERRED_GEN.cnt_i[0]_i_1__9 
       (.I0(\INFERRED_GEN.cnt_i_reg[0] ),
        .I1(FIFO_Full_reg),
        .I2(sig_inhibit_rdy_n_reg),
        .I3(sig_tlast_err_stop),
        .I4(sig_push_to_wsc),
        .I5(Q[0]),
        .O(D));
  (* SOFT_HLUTNM = "soft_lutpair83" *) 
  LUT5 #(
    .INIT(32'h0000FD00)) 
    \INFERRED_GEN.cnt_i[2]_i_2__0 
       (.I0(\INFERRED_GEN.cnt_i_reg[2] ),
        .I1(sig_dcntl_sfifo_out),
        .I2(out[1]),
        .I3(sig_coelsc_reg_empty),
        .I4(Q[2]),
        .O(\INFERRED_GEN.cnt_i_reg[0] ));
  (* srl_bus_name = "U0/\GEN_SG_ENGINE.I_SG_ENGINE/I_SG_AXI_DATAMOVER/GEN_S2MM_BASIC.I_S2MM_BASIC_WRAPPER/I_WR_STATUS_CNTLR/GEN_OMIT_INDET_BTT.I_DATA_CNTL_STATUS_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[2] " *) 
  (* srl_name = "U0/\GEN_SG_ENGINE.I_SG_ENGINE/I_SG_AXI_DATAMOVER/GEN_S2MM_BASIC.I_S2MM_BASIC_WRAPPER/I_WR_STATUS_CNTLR/GEN_OMIT_INDET_BTT.I_DATA_CNTL_STATUS_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[2][0]_srl3 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \INFERRED_GEN.data_reg[2][0]_srl3 
       (.A0(Q[0]),
        .A1(Q[1]),
        .A2(1'b0),
        .A3(1'b0),
        .CE(sel),
        .CLK(m_axi_sg_aclk),
        .D(in[0]),
        .Q(out[0]));
  LUT4 #(
    .INIT(16'h0400)) 
    \INFERRED_GEN.data_reg[2][0]_srl3_i_1__0 
       (.I0(FIFO_Full_reg),
        .I1(sig_inhibit_rdy_n_reg),
        .I2(sig_tlast_err_stop),
        .I3(sig_push_to_wsc),
        .O(sel));
  (* srl_bus_name = "U0/\GEN_SG_ENGINE.I_SG_ENGINE/I_SG_AXI_DATAMOVER/GEN_S2MM_BASIC.I_S2MM_BASIC_WRAPPER/I_WR_STATUS_CNTLR/GEN_OMIT_INDET_BTT.I_DATA_CNTL_STATUS_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[2] " *) 
  (* srl_name = "U0/\GEN_SG_ENGINE.I_SG_ENGINE/I_SG_AXI_DATAMOVER/GEN_S2MM_BASIC.I_S2MM_BASIC_WRAPPER/I_WR_STATUS_CNTLR/GEN_OMIT_INDET_BTT.I_DATA_CNTL_STATUS_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[2][1]_srl3 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \INFERRED_GEN.data_reg[2][1]_srl3 
       (.A0(Q[0]),
        .A1(Q[1]),
        .A2(1'b0),
        .A3(1'b0),
        .CE(sel),
        .CLK(m_axi_sg_aclk),
        .D(in[1]),
        .Q(sig_dcntl_sfifo_out));
  (* srl_bus_name = "U0/\GEN_SG_ENGINE.I_SG_ENGINE/I_SG_AXI_DATAMOVER/GEN_S2MM_BASIC.I_S2MM_BASIC_WRAPPER/I_WR_STATUS_CNTLR/GEN_OMIT_INDET_BTT.I_DATA_CNTL_STATUS_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[2] " *) 
  (* srl_name = "U0/\GEN_SG_ENGINE.I_SG_ENGINE/I_SG_AXI_DATAMOVER/GEN_S2MM_BASIC.I_S2MM_BASIC_WRAPPER/I_WR_STATUS_CNTLR/GEN_OMIT_INDET_BTT.I_DATA_CNTL_STATUS_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[2][2]_srl3 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \INFERRED_GEN.data_reg[2][2]_srl3 
       (.A0(Q[0]),
        .A1(Q[1]),
        .A2(1'b0),
        .A3(1'b0),
        .CE(sel),
        .CLK(m_axi_sg_aclk),
        .D(in[2]),
        .Q(out[1]));
endmodule

(* ORIG_REF_NAME = "dynshreg_f" *) 
module design_1_axi_dma_0_0_dynshreg_f__parameterized1
   (\updt_desc_reg2_reg[22] ,
    p_37_out,
    Q,
    \INFERRED_GEN.cnt_i_reg[3] ,
    m_axi_sg_aclk);
  output [22:0]\updt_desc_reg2_reg[22] ;
  input p_37_out;
  input [22:0]Q;
  input [3:0]\INFERRED_GEN.cnt_i_reg[3] ;
  input m_axi_sg_aclk;

  wire [3:0]\INFERRED_GEN.cnt_i_reg[3] ;
  wire [22:0]Q;
  wire m_axi_sg_aclk;
  wire p_37_out;
  wire [22:0]\updt_desc_reg2_reg[22] ;

  (* srl_bus_name = "U0/\INCLUDE_MM2S_SOF_EOF_GENERATOR.I_MM2S_DMA_MNGR/GEN_MM2S_DMA_CONTROL.GEN_SCATTER_GATHER_MODE.I_MM2S_SG_IF/GEN_UPDT_FOR_QUEUE.GEN_NO_MICRO_DMA.XFERRED_BYTE_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[15] " *) 
  (* srl_name = "U0/\INCLUDE_MM2S_SOF_EOF_GENERATOR.I_MM2S_DMA_MNGR/GEN_MM2S_DMA_CONTROL.GEN_SCATTER_GATHER_MODE.I_MM2S_SG_IF/GEN_UPDT_FOR_QUEUE.GEN_NO_MICRO_DMA.XFERRED_BYTE_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[15][0]_srl16 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \INFERRED_GEN.data_reg[15][0]_srl16 
       (.A0(\INFERRED_GEN.cnt_i_reg[3] [0]),
        .A1(\INFERRED_GEN.cnt_i_reg[3] [1]),
        .A2(\INFERRED_GEN.cnt_i_reg[3] [2]),
        .A3(\INFERRED_GEN.cnt_i_reg[3] [3]),
        .CE(p_37_out),
        .CLK(m_axi_sg_aclk),
        .D(Q[0]),
        .Q(\updt_desc_reg2_reg[22] [0]));
  (* srl_bus_name = "U0/\INCLUDE_MM2S_SOF_EOF_GENERATOR.I_MM2S_DMA_MNGR/GEN_MM2S_DMA_CONTROL.GEN_SCATTER_GATHER_MODE.I_MM2S_SG_IF/GEN_UPDT_FOR_QUEUE.GEN_NO_MICRO_DMA.XFERRED_BYTE_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[15] " *) 
  (* srl_name = "U0/\INCLUDE_MM2S_SOF_EOF_GENERATOR.I_MM2S_DMA_MNGR/GEN_MM2S_DMA_CONTROL.GEN_SCATTER_GATHER_MODE.I_MM2S_SG_IF/GEN_UPDT_FOR_QUEUE.GEN_NO_MICRO_DMA.XFERRED_BYTE_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[15][10]_srl16 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \INFERRED_GEN.data_reg[15][10]_srl16 
       (.A0(\INFERRED_GEN.cnt_i_reg[3] [0]),
        .A1(\INFERRED_GEN.cnt_i_reg[3] [1]),
        .A2(\INFERRED_GEN.cnt_i_reg[3] [2]),
        .A3(\INFERRED_GEN.cnt_i_reg[3] [3]),
        .CE(p_37_out),
        .CLK(m_axi_sg_aclk),
        .D(Q[10]),
        .Q(\updt_desc_reg2_reg[22] [10]));
  (* srl_bus_name = "U0/\INCLUDE_MM2S_SOF_EOF_GENERATOR.I_MM2S_DMA_MNGR/GEN_MM2S_DMA_CONTROL.GEN_SCATTER_GATHER_MODE.I_MM2S_SG_IF/GEN_UPDT_FOR_QUEUE.GEN_NO_MICRO_DMA.XFERRED_BYTE_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[15] " *) 
  (* srl_name = "U0/\INCLUDE_MM2S_SOF_EOF_GENERATOR.I_MM2S_DMA_MNGR/GEN_MM2S_DMA_CONTROL.GEN_SCATTER_GATHER_MODE.I_MM2S_SG_IF/GEN_UPDT_FOR_QUEUE.GEN_NO_MICRO_DMA.XFERRED_BYTE_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[15][11]_srl16 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \INFERRED_GEN.data_reg[15][11]_srl16 
       (.A0(\INFERRED_GEN.cnt_i_reg[3] [0]),
        .A1(\INFERRED_GEN.cnt_i_reg[3] [1]),
        .A2(\INFERRED_GEN.cnt_i_reg[3] [2]),
        .A3(\INFERRED_GEN.cnt_i_reg[3] [3]),
        .CE(p_37_out),
        .CLK(m_axi_sg_aclk),
        .D(Q[11]),
        .Q(\updt_desc_reg2_reg[22] [11]));
  (* srl_bus_name = "U0/\INCLUDE_MM2S_SOF_EOF_GENERATOR.I_MM2S_DMA_MNGR/GEN_MM2S_DMA_CONTROL.GEN_SCATTER_GATHER_MODE.I_MM2S_SG_IF/GEN_UPDT_FOR_QUEUE.GEN_NO_MICRO_DMA.XFERRED_BYTE_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[15] " *) 
  (* srl_name = "U0/\INCLUDE_MM2S_SOF_EOF_GENERATOR.I_MM2S_DMA_MNGR/GEN_MM2S_DMA_CONTROL.GEN_SCATTER_GATHER_MODE.I_MM2S_SG_IF/GEN_UPDT_FOR_QUEUE.GEN_NO_MICRO_DMA.XFERRED_BYTE_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[15][12]_srl16 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \INFERRED_GEN.data_reg[15][12]_srl16 
       (.A0(\INFERRED_GEN.cnt_i_reg[3] [0]),
        .A1(\INFERRED_GEN.cnt_i_reg[3] [1]),
        .A2(\INFERRED_GEN.cnt_i_reg[3] [2]),
        .A3(\INFERRED_GEN.cnt_i_reg[3] [3]),
        .CE(p_37_out),
        .CLK(m_axi_sg_aclk),
        .D(Q[12]),
        .Q(\updt_desc_reg2_reg[22] [12]));
  (* srl_bus_name = "U0/\INCLUDE_MM2S_SOF_EOF_GENERATOR.I_MM2S_DMA_MNGR/GEN_MM2S_DMA_CONTROL.GEN_SCATTER_GATHER_MODE.I_MM2S_SG_IF/GEN_UPDT_FOR_QUEUE.GEN_NO_MICRO_DMA.XFERRED_BYTE_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[15] " *) 
  (* srl_name = "U0/\INCLUDE_MM2S_SOF_EOF_GENERATOR.I_MM2S_DMA_MNGR/GEN_MM2S_DMA_CONTROL.GEN_SCATTER_GATHER_MODE.I_MM2S_SG_IF/GEN_UPDT_FOR_QUEUE.GEN_NO_MICRO_DMA.XFERRED_BYTE_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[15][13]_srl16 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \INFERRED_GEN.data_reg[15][13]_srl16 
       (.A0(\INFERRED_GEN.cnt_i_reg[3] [0]),
        .A1(\INFERRED_GEN.cnt_i_reg[3] [1]),
        .A2(\INFERRED_GEN.cnt_i_reg[3] [2]),
        .A3(\INFERRED_GEN.cnt_i_reg[3] [3]),
        .CE(p_37_out),
        .CLK(m_axi_sg_aclk),
        .D(Q[13]),
        .Q(\updt_desc_reg2_reg[22] [13]));
  (* srl_bus_name = "U0/\INCLUDE_MM2S_SOF_EOF_GENERATOR.I_MM2S_DMA_MNGR/GEN_MM2S_DMA_CONTROL.GEN_SCATTER_GATHER_MODE.I_MM2S_SG_IF/GEN_UPDT_FOR_QUEUE.GEN_NO_MICRO_DMA.XFERRED_BYTE_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[15] " *) 
  (* srl_name = "U0/\INCLUDE_MM2S_SOF_EOF_GENERATOR.I_MM2S_DMA_MNGR/GEN_MM2S_DMA_CONTROL.GEN_SCATTER_GATHER_MODE.I_MM2S_SG_IF/GEN_UPDT_FOR_QUEUE.GEN_NO_MICRO_DMA.XFERRED_BYTE_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[15][14]_srl16 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \INFERRED_GEN.data_reg[15][14]_srl16 
       (.A0(\INFERRED_GEN.cnt_i_reg[3] [0]),
        .A1(\INFERRED_GEN.cnt_i_reg[3] [1]),
        .A2(\INFERRED_GEN.cnt_i_reg[3] [2]),
        .A3(\INFERRED_GEN.cnt_i_reg[3] [3]),
        .CE(p_37_out),
        .CLK(m_axi_sg_aclk),
        .D(Q[14]),
        .Q(\updt_desc_reg2_reg[22] [14]));
  (* srl_bus_name = "U0/\INCLUDE_MM2S_SOF_EOF_GENERATOR.I_MM2S_DMA_MNGR/GEN_MM2S_DMA_CONTROL.GEN_SCATTER_GATHER_MODE.I_MM2S_SG_IF/GEN_UPDT_FOR_QUEUE.GEN_NO_MICRO_DMA.XFERRED_BYTE_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[15] " *) 
  (* srl_name = "U0/\INCLUDE_MM2S_SOF_EOF_GENERATOR.I_MM2S_DMA_MNGR/GEN_MM2S_DMA_CONTROL.GEN_SCATTER_GATHER_MODE.I_MM2S_SG_IF/GEN_UPDT_FOR_QUEUE.GEN_NO_MICRO_DMA.XFERRED_BYTE_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[15][15]_srl16 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \INFERRED_GEN.data_reg[15][15]_srl16 
       (.A0(\INFERRED_GEN.cnt_i_reg[3] [0]),
        .A1(\INFERRED_GEN.cnt_i_reg[3] [1]),
        .A2(\INFERRED_GEN.cnt_i_reg[3] [2]),
        .A3(\INFERRED_GEN.cnt_i_reg[3] [3]),
        .CE(p_37_out),
        .CLK(m_axi_sg_aclk),
        .D(Q[15]),
        .Q(\updt_desc_reg2_reg[22] [15]));
  (* srl_bus_name = "U0/\INCLUDE_MM2S_SOF_EOF_GENERATOR.I_MM2S_DMA_MNGR/GEN_MM2S_DMA_CONTROL.GEN_SCATTER_GATHER_MODE.I_MM2S_SG_IF/GEN_UPDT_FOR_QUEUE.GEN_NO_MICRO_DMA.XFERRED_BYTE_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[15] " *) 
  (* srl_name = "U0/\INCLUDE_MM2S_SOF_EOF_GENERATOR.I_MM2S_DMA_MNGR/GEN_MM2S_DMA_CONTROL.GEN_SCATTER_GATHER_MODE.I_MM2S_SG_IF/GEN_UPDT_FOR_QUEUE.GEN_NO_MICRO_DMA.XFERRED_BYTE_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[15][16]_srl16 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \INFERRED_GEN.data_reg[15][16]_srl16 
       (.A0(\INFERRED_GEN.cnt_i_reg[3] [0]),
        .A1(\INFERRED_GEN.cnt_i_reg[3] [1]),
        .A2(\INFERRED_GEN.cnt_i_reg[3] [2]),
        .A3(\INFERRED_GEN.cnt_i_reg[3] [3]),
        .CE(p_37_out),
        .CLK(m_axi_sg_aclk),
        .D(Q[16]),
        .Q(\updt_desc_reg2_reg[22] [16]));
  (* srl_bus_name = "U0/\INCLUDE_MM2S_SOF_EOF_GENERATOR.I_MM2S_DMA_MNGR/GEN_MM2S_DMA_CONTROL.GEN_SCATTER_GATHER_MODE.I_MM2S_SG_IF/GEN_UPDT_FOR_QUEUE.GEN_NO_MICRO_DMA.XFERRED_BYTE_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[15] " *) 
  (* srl_name = "U0/\INCLUDE_MM2S_SOF_EOF_GENERATOR.I_MM2S_DMA_MNGR/GEN_MM2S_DMA_CONTROL.GEN_SCATTER_GATHER_MODE.I_MM2S_SG_IF/GEN_UPDT_FOR_QUEUE.GEN_NO_MICRO_DMA.XFERRED_BYTE_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[15][17]_srl16 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \INFERRED_GEN.data_reg[15][17]_srl16 
       (.A0(\INFERRED_GEN.cnt_i_reg[3] [0]),
        .A1(\INFERRED_GEN.cnt_i_reg[3] [1]),
        .A2(\INFERRED_GEN.cnt_i_reg[3] [2]),
        .A3(\INFERRED_GEN.cnt_i_reg[3] [3]),
        .CE(p_37_out),
        .CLK(m_axi_sg_aclk),
        .D(Q[17]),
        .Q(\updt_desc_reg2_reg[22] [17]));
  (* srl_bus_name = "U0/\INCLUDE_MM2S_SOF_EOF_GENERATOR.I_MM2S_DMA_MNGR/GEN_MM2S_DMA_CONTROL.GEN_SCATTER_GATHER_MODE.I_MM2S_SG_IF/GEN_UPDT_FOR_QUEUE.GEN_NO_MICRO_DMA.XFERRED_BYTE_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[15] " *) 
  (* srl_name = "U0/\INCLUDE_MM2S_SOF_EOF_GENERATOR.I_MM2S_DMA_MNGR/GEN_MM2S_DMA_CONTROL.GEN_SCATTER_GATHER_MODE.I_MM2S_SG_IF/GEN_UPDT_FOR_QUEUE.GEN_NO_MICRO_DMA.XFERRED_BYTE_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[15][18]_srl16 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \INFERRED_GEN.data_reg[15][18]_srl16 
       (.A0(\INFERRED_GEN.cnt_i_reg[3] [0]),
        .A1(\INFERRED_GEN.cnt_i_reg[3] [1]),
        .A2(\INFERRED_GEN.cnt_i_reg[3] [2]),
        .A3(\INFERRED_GEN.cnt_i_reg[3] [3]),
        .CE(p_37_out),
        .CLK(m_axi_sg_aclk),
        .D(Q[18]),
        .Q(\updt_desc_reg2_reg[22] [18]));
  (* srl_bus_name = "U0/\INCLUDE_MM2S_SOF_EOF_GENERATOR.I_MM2S_DMA_MNGR/GEN_MM2S_DMA_CONTROL.GEN_SCATTER_GATHER_MODE.I_MM2S_SG_IF/GEN_UPDT_FOR_QUEUE.GEN_NO_MICRO_DMA.XFERRED_BYTE_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[15] " *) 
  (* srl_name = "U0/\INCLUDE_MM2S_SOF_EOF_GENERATOR.I_MM2S_DMA_MNGR/GEN_MM2S_DMA_CONTROL.GEN_SCATTER_GATHER_MODE.I_MM2S_SG_IF/GEN_UPDT_FOR_QUEUE.GEN_NO_MICRO_DMA.XFERRED_BYTE_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[15][19]_srl16 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \INFERRED_GEN.data_reg[15][19]_srl16 
       (.A0(\INFERRED_GEN.cnt_i_reg[3] [0]),
        .A1(\INFERRED_GEN.cnt_i_reg[3] [1]),
        .A2(\INFERRED_GEN.cnt_i_reg[3] [2]),
        .A3(\INFERRED_GEN.cnt_i_reg[3] [3]),
        .CE(p_37_out),
        .CLK(m_axi_sg_aclk),
        .D(Q[19]),
        .Q(\updt_desc_reg2_reg[22] [19]));
  (* srl_bus_name = "U0/\INCLUDE_MM2S_SOF_EOF_GENERATOR.I_MM2S_DMA_MNGR/GEN_MM2S_DMA_CONTROL.GEN_SCATTER_GATHER_MODE.I_MM2S_SG_IF/GEN_UPDT_FOR_QUEUE.GEN_NO_MICRO_DMA.XFERRED_BYTE_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[15] " *) 
  (* srl_name = "U0/\INCLUDE_MM2S_SOF_EOF_GENERATOR.I_MM2S_DMA_MNGR/GEN_MM2S_DMA_CONTROL.GEN_SCATTER_GATHER_MODE.I_MM2S_SG_IF/GEN_UPDT_FOR_QUEUE.GEN_NO_MICRO_DMA.XFERRED_BYTE_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[15][1]_srl16 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \INFERRED_GEN.data_reg[15][1]_srl16 
       (.A0(\INFERRED_GEN.cnt_i_reg[3] [0]),
        .A1(\INFERRED_GEN.cnt_i_reg[3] [1]),
        .A2(\INFERRED_GEN.cnt_i_reg[3] [2]),
        .A3(\INFERRED_GEN.cnt_i_reg[3] [3]),
        .CE(p_37_out),
        .CLK(m_axi_sg_aclk),
        .D(Q[1]),
        .Q(\updt_desc_reg2_reg[22] [1]));
  (* srl_bus_name = "U0/\INCLUDE_MM2S_SOF_EOF_GENERATOR.I_MM2S_DMA_MNGR/GEN_MM2S_DMA_CONTROL.GEN_SCATTER_GATHER_MODE.I_MM2S_SG_IF/GEN_UPDT_FOR_QUEUE.GEN_NO_MICRO_DMA.XFERRED_BYTE_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[15] " *) 
  (* srl_name = "U0/\INCLUDE_MM2S_SOF_EOF_GENERATOR.I_MM2S_DMA_MNGR/GEN_MM2S_DMA_CONTROL.GEN_SCATTER_GATHER_MODE.I_MM2S_SG_IF/GEN_UPDT_FOR_QUEUE.GEN_NO_MICRO_DMA.XFERRED_BYTE_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[15][20]_srl16 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \INFERRED_GEN.data_reg[15][20]_srl16 
       (.A0(\INFERRED_GEN.cnt_i_reg[3] [0]),
        .A1(\INFERRED_GEN.cnt_i_reg[3] [1]),
        .A2(\INFERRED_GEN.cnt_i_reg[3] [2]),
        .A3(\INFERRED_GEN.cnt_i_reg[3] [3]),
        .CE(p_37_out),
        .CLK(m_axi_sg_aclk),
        .D(Q[20]),
        .Q(\updt_desc_reg2_reg[22] [20]));
  (* srl_bus_name = "U0/\INCLUDE_MM2S_SOF_EOF_GENERATOR.I_MM2S_DMA_MNGR/GEN_MM2S_DMA_CONTROL.GEN_SCATTER_GATHER_MODE.I_MM2S_SG_IF/GEN_UPDT_FOR_QUEUE.GEN_NO_MICRO_DMA.XFERRED_BYTE_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[15] " *) 
  (* srl_name = "U0/\INCLUDE_MM2S_SOF_EOF_GENERATOR.I_MM2S_DMA_MNGR/GEN_MM2S_DMA_CONTROL.GEN_SCATTER_GATHER_MODE.I_MM2S_SG_IF/GEN_UPDT_FOR_QUEUE.GEN_NO_MICRO_DMA.XFERRED_BYTE_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[15][21]_srl16 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \INFERRED_GEN.data_reg[15][21]_srl16 
       (.A0(\INFERRED_GEN.cnt_i_reg[3] [0]),
        .A1(\INFERRED_GEN.cnt_i_reg[3] [1]),
        .A2(\INFERRED_GEN.cnt_i_reg[3] [2]),
        .A3(\INFERRED_GEN.cnt_i_reg[3] [3]),
        .CE(p_37_out),
        .CLK(m_axi_sg_aclk),
        .D(Q[21]),
        .Q(\updt_desc_reg2_reg[22] [21]));
  (* srl_bus_name = "U0/\INCLUDE_MM2S_SOF_EOF_GENERATOR.I_MM2S_DMA_MNGR/GEN_MM2S_DMA_CONTROL.GEN_SCATTER_GATHER_MODE.I_MM2S_SG_IF/GEN_UPDT_FOR_QUEUE.GEN_NO_MICRO_DMA.XFERRED_BYTE_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[15] " *) 
  (* srl_name = "U0/\INCLUDE_MM2S_SOF_EOF_GENERATOR.I_MM2S_DMA_MNGR/GEN_MM2S_DMA_CONTROL.GEN_SCATTER_GATHER_MODE.I_MM2S_SG_IF/GEN_UPDT_FOR_QUEUE.GEN_NO_MICRO_DMA.XFERRED_BYTE_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[15][22]_srl16 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \INFERRED_GEN.data_reg[15][22]_srl16 
       (.A0(\INFERRED_GEN.cnt_i_reg[3] [0]),
        .A1(\INFERRED_GEN.cnt_i_reg[3] [1]),
        .A2(\INFERRED_GEN.cnt_i_reg[3] [2]),
        .A3(\INFERRED_GEN.cnt_i_reg[3] [3]),
        .CE(p_37_out),
        .CLK(m_axi_sg_aclk),
        .D(Q[22]),
        .Q(\updt_desc_reg2_reg[22] [22]));
  (* srl_bus_name = "U0/\INCLUDE_MM2S_SOF_EOF_GENERATOR.I_MM2S_DMA_MNGR/GEN_MM2S_DMA_CONTROL.GEN_SCATTER_GATHER_MODE.I_MM2S_SG_IF/GEN_UPDT_FOR_QUEUE.GEN_NO_MICRO_DMA.XFERRED_BYTE_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[15] " *) 
  (* srl_name = "U0/\INCLUDE_MM2S_SOF_EOF_GENERATOR.I_MM2S_DMA_MNGR/GEN_MM2S_DMA_CONTROL.GEN_SCATTER_GATHER_MODE.I_MM2S_SG_IF/GEN_UPDT_FOR_QUEUE.GEN_NO_MICRO_DMA.XFERRED_BYTE_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[15][2]_srl16 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \INFERRED_GEN.data_reg[15][2]_srl16 
       (.A0(\INFERRED_GEN.cnt_i_reg[3] [0]),
        .A1(\INFERRED_GEN.cnt_i_reg[3] [1]),
        .A2(\INFERRED_GEN.cnt_i_reg[3] [2]),
        .A3(\INFERRED_GEN.cnt_i_reg[3] [3]),
        .CE(p_37_out),
        .CLK(m_axi_sg_aclk),
        .D(Q[2]),
        .Q(\updt_desc_reg2_reg[22] [2]));
  (* srl_bus_name = "U0/\INCLUDE_MM2S_SOF_EOF_GENERATOR.I_MM2S_DMA_MNGR/GEN_MM2S_DMA_CONTROL.GEN_SCATTER_GATHER_MODE.I_MM2S_SG_IF/GEN_UPDT_FOR_QUEUE.GEN_NO_MICRO_DMA.XFERRED_BYTE_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[15] " *) 
  (* srl_name = "U0/\INCLUDE_MM2S_SOF_EOF_GENERATOR.I_MM2S_DMA_MNGR/GEN_MM2S_DMA_CONTROL.GEN_SCATTER_GATHER_MODE.I_MM2S_SG_IF/GEN_UPDT_FOR_QUEUE.GEN_NO_MICRO_DMA.XFERRED_BYTE_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[15][3]_srl16 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \INFERRED_GEN.data_reg[15][3]_srl16 
       (.A0(\INFERRED_GEN.cnt_i_reg[3] [0]),
        .A1(\INFERRED_GEN.cnt_i_reg[3] [1]),
        .A2(\INFERRED_GEN.cnt_i_reg[3] [2]),
        .A3(\INFERRED_GEN.cnt_i_reg[3] [3]),
        .CE(p_37_out),
        .CLK(m_axi_sg_aclk),
        .D(Q[3]),
        .Q(\updt_desc_reg2_reg[22] [3]));
  (* srl_bus_name = "U0/\INCLUDE_MM2S_SOF_EOF_GENERATOR.I_MM2S_DMA_MNGR/GEN_MM2S_DMA_CONTROL.GEN_SCATTER_GATHER_MODE.I_MM2S_SG_IF/GEN_UPDT_FOR_QUEUE.GEN_NO_MICRO_DMA.XFERRED_BYTE_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[15] " *) 
  (* srl_name = "U0/\INCLUDE_MM2S_SOF_EOF_GENERATOR.I_MM2S_DMA_MNGR/GEN_MM2S_DMA_CONTROL.GEN_SCATTER_GATHER_MODE.I_MM2S_SG_IF/GEN_UPDT_FOR_QUEUE.GEN_NO_MICRO_DMA.XFERRED_BYTE_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[15][4]_srl16 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \INFERRED_GEN.data_reg[15][4]_srl16 
       (.A0(\INFERRED_GEN.cnt_i_reg[3] [0]),
        .A1(\INFERRED_GEN.cnt_i_reg[3] [1]),
        .A2(\INFERRED_GEN.cnt_i_reg[3] [2]),
        .A3(\INFERRED_GEN.cnt_i_reg[3] [3]),
        .CE(p_37_out),
        .CLK(m_axi_sg_aclk),
        .D(Q[4]),
        .Q(\updt_desc_reg2_reg[22] [4]));
  (* srl_bus_name = "U0/\INCLUDE_MM2S_SOF_EOF_GENERATOR.I_MM2S_DMA_MNGR/GEN_MM2S_DMA_CONTROL.GEN_SCATTER_GATHER_MODE.I_MM2S_SG_IF/GEN_UPDT_FOR_QUEUE.GEN_NO_MICRO_DMA.XFERRED_BYTE_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[15] " *) 
  (* srl_name = "U0/\INCLUDE_MM2S_SOF_EOF_GENERATOR.I_MM2S_DMA_MNGR/GEN_MM2S_DMA_CONTROL.GEN_SCATTER_GATHER_MODE.I_MM2S_SG_IF/GEN_UPDT_FOR_QUEUE.GEN_NO_MICRO_DMA.XFERRED_BYTE_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[15][5]_srl16 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \INFERRED_GEN.data_reg[15][5]_srl16 
       (.A0(\INFERRED_GEN.cnt_i_reg[3] [0]),
        .A1(\INFERRED_GEN.cnt_i_reg[3] [1]),
        .A2(\INFERRED_GEN.cnt_i_reg[3] [2]),
        .A3(\INFERRED_GEN.cnt_i_reg[3] [3]),
        .CE(p_37_out),
        .CLK(m_axi_sg_aclk),
        .D(Q[5]),
        .Q(\updt_desc_reg2_reg[22] [5]));
  (* srl_bus_name = "U0/\INCLUDE_MM2S_SOF_EOF_GENERATOR.I_MM2S_DMA_MNGR/GEN_MM2S_DMA_CONTROL.GEN_SCATTER_GATHER_MODE.I_MM2S_SG_IF/GEN_UPDT_FOR_QUEUE.GEN_NO_MICRO_DMA.XFERRED_BYTE_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[15] " *) 
  (* srl_name = "U0/\INCLUDE_MM2S_SOF_EOF_GENERATOR.I_MM2S_DMA_MNGR/GEN_MM2S_DMA_CONTROL.GEN_SCATTER_GATHER_MODE.I_MM2S_SG_IF/GEN_UPDT_FOR_QUEUE.GEN_NO_MICRO_DMA.XFERRED_BYTE_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[15][6]_srl16 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \INFERRED_GEN.data_reg[15][6]_srl16 
       (.A0(\INFERRED_GEN.cnt_i_reg[3] [0]),
        .A1(\INFERRED_GEN.cnt_i_reg[3] [1]),
        .A2(\INFERRED_GEN.cnt_i_reg[3] [2]),
        .A3(\INFERRED_GEN.cnt_i_reg[3] [3]),
        .CE(p_37_out),
        .CLK(m_axi_sg_aclk),
        .D(Q[6]),
        .Q(\updt_desc_reg2_reg[22] [6]));
  (* srl_bus_name = "U0/\INCLUDE_MM2S_SOF_EOF_GENERATOR.I_MM2S_DMA_MNGR/GEN_MM2S_DMA_CONTROL.GEN_SCATTER_GATHER_MODE.I_MM2S_SG_IF/GEN_UPDT_FOR_QUEUE.GEN_NO_MICRO_DMA.XFERRED_BYTE_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[15] " *) 
  (* srl_name = "U0/\INCLUDE_MM2S_SOF_EOF_GENERATOR.I_MM2S_DMA_MNGR/GEN_MM2S_DMA_CONTROL.GEN_SCATTER_GATHER_MODE.I_MM2S_SG_IF/GEN_UPDT_FOR_QUEUE.GEN_NO_MICRO_DMA.XFERRED_BYTE_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[15][7]_srl16 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \INFERRED_GEN.data_reg[15][7]_srl16 
       (.A0(\INFERRED_GEN.cnt_i_reg[3] [0]),
        .A1(\INFERRED_GEN.cnt_i_reg[3] [1]),
        .A2(\INFERRED_GEN.cnt_i_reg[3] [2]),
        .A3(\INFERRED_GEN.cnt_i_reg[3] [3]),
        .CE(p_37_out),
        .CLK(m_axi_sg_aclk),
        .D(Q[7]),
        .Q(\updt_desc_reg2_reg[22] [7]));
  (* srl_bus_name = "U0/\INCLUDE_MM2S_SOF_EOF_GENERATOR.I_MM2S_DMA_MNGR/GEN_MM2S_DMA_CONTROL.GEN_SCATTER_GATHER_MODE.I_MM2S_SG_IF/GEN_UPDT_FOR_QUEUE.GEN_NO_MICRO_DMA.XFERRED_BYTE_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[15] " *) 
  (* srl_name = "U0/\INCLUDE_MM2S_SOF_EOF_GENERATOR.I_MM2S_DMA_MNGR/GEN_MM2S_DMA_CONTROL.GEN_SCATTER_GATHER_MODE.I_MM2S_SG_IF/GEN_UPDT_FOR_QUEUE.GEN_NO_MICRO_DMA.XFERRED_BYTE_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[15][8]_srl16 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \INFERRED_GEN.data_reg[15][8]_srl16 
       (.A0(\INFERRED_GEN.cnt_i_reg[3] [0]),
        .A1(\INFERRED_GEN.cnt_i_reg[3] [1]),
        .A2(\INFERRED_GEN.cnt_i_reg[3] [2]),
        .A3(\INFERRED_GEN.cnt_i_reg[3] [3]),
        .CE(p_37_out),
        .CLK(m_axi_sg_aclk),
        .D(Q[8]),
        .Q(\updt_desc_reg2_reg[22] [8]));
  (* srl_bus_name = "U0/\INCLUDE_MM2S_SOF_EOF_GENERATOR.I_MM2S_DMA_MNGR/GEN_MM2S_DMA_CONTROL.GEN_SCATTER_GATHER_MODE.I_MM2S_SG_IF/GEN_UPDT_FOR_QUEUE.GEN_NO_MICRO_DMA.XFERRED_BYTE_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[15] " *) 
  (* srl_name = "U0/\INCLUDE_MM2S_SOF_EOF_GENERATOR.I_MM2S_DMA_MNGR/GEN_MM2S_DMA_CONTROL.GEN_SCATTER_GATHER_MODE.I_MM2S_SG_IF/GEN_UPDT_FOR_QUEUE.GEN_NO_MICRO_DMA.XFERRED_BYTE_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[15][9]_srl16 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \INFERRED_GEN.data_reg[15][9]_srl16 
       (.A0(\INFERRED_GEN.cnt_i_reg[3] [0]),
        .A1(\INFERRED_GEN.cnt_i_reg[3] [1]),
        .A2(\INFERRED_GEN.cnt_i_reg[3] [2]),
        .A3(\INFERRED_GEN.cnt_i_reg[3] [3]),
        .CE(p_37_out),
        .CLK(m_axi_sg_aclk),
        .D(Q[9]),
        .Q(\updt_desc_reg2_reg[22] [9]));
endmodule

(* ORIG_REF_NAME = "dynshreg_f" *) 
module design_1_axi_dma_0_0_dynshreg_f__parameterized2
   (sig_wr_fifo,
    sig_addr_valid_reg_reg,
    out,
    p_22_out,
    FIFO_Full_reg,
    sig_inhibit_rdy_n_reg,
    in,
    Q,
    m_axi_s2mm_aclk);
  output sig_wr_fifo;
  output sig_addr_valid_reg_reg;
  output [39:0]out;
  input p_22_out;
  input FIFO_Full_reg;
  input sig_inhibit_rdy_n_reg;
  input [38:0]in;
  input [1:0]Q;
  input m_axi_s2mm_aclk;

  wire FIFO_Full_reg;
  wire [1:0]Q;
  wire [38:0]in;
  wire m_axi_s2mm_aclk;
  wire [39:0]out;
  wire p_22_out;
  wire sig_addr_valid_reg_reg;
  wire sig_inhibit_rdy_n_reg;
  wire sig_wr_fifo;

  (* srl_bus_name = "U0/\I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_ADDR_CNTL/GEN_ADDR_FIFO.I_ADDR_QUAL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3] " *) 
  (* srl_name = "U0/\I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_ADDR_CNTL/GEN_ADDR_FIFO.I_ADDR_QUAL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3][10]_srl4 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \INFERRED_GEN.data_reg[3][10]_srl4 
       (.A0(Q[0]),
        .A1(Q[1]),
        .A2(1'b0),
        .A3(1'b0),
        .CE(sig_wr_fifo),
        .CLK(m_axi_s2mm_aclk),
        .D(in[6]),
        .Q(out[6]));
  (* srl_bus_name = "U0/\I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_ADDR_CNTL/GEN_ADDR_FIFO.I_ADDR_QUAL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3] " *) 
  (* srl_name = "U0/\I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_ADDR_CNTL/GEN_ADDR_FIFO.I_ADDR_QUAL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3][11]_srl4 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \INFERRED_GEN.data_reg[3][11]_srl4 
       (.A0(Q[0]),
        .A1(Q[1]),
        .A2(1'b0),
        .A3(1'b0),
        .CE(sig_wr_fifo),
        .CLK(m_axi_s2mm_aclk),
        .D(in[7]),
        .Q(out[7]));
  (* srl_bus_name = "U0/\I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_ADDR_CNTL/GEN_ADDR_FIFO.I_ADDR_QUAL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3] " *) 
  (* srl_name = "U0/\I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_ADDR_CNTL/GEN_ADDR_FIFO.I_ADDR_QUAL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3][12]_srl4 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \INFERRED_GEN.data_reg[3][12]_srl4 
       (.A0(Q[0]),
        .A1(Q[1]),
        .A2(1'b0),
        .A3(1'b0),
        .CE(sig_wr_fifo),
        .CLK(m_axi_s2mm_aclk),
        .D(in[8]),
        .Q(out[8]));
  (* srl_bus_name = "U0/\I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_ADDR_CNTL/GEN_ADDR_FIFO.I_ADDR_QUAL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3] " *) 
  (* srl_name = "U0/\I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_ADDR_CNTL/GEN_ADDR_FIFO.I_ADDR_QUAL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3][13]_srl4 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \INFERRED_GEN.data_reg[3][13]_srl4 
       (.A0(Q[0]),
        .A1(Q[1]),
        .A2(1'b0),
        .A3(1'b0),
        .CE(sig_wr_fifo),
        .CLK(m_axi_s2mm_aclk),
        .D(in[9]),
        .Q(out[9]));
  (* srl_bus_name = "U0/\I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_ADDR_CNTL/GEN_ADDR_FIFO.I_ADDR_QUAL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3] " *) 
  (* srl_name = "U0/\I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_ADDR_CNTL/GEN_ADDR_FIFO.I_ADDR_QUAL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3][14]_srl4 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \INFERRED_GEN.data_reg[3][14]_srl4 
       (.A0(Q[0]),
        .A1(Q[1]),
        .A2(1'b0),
        .A3(1'b0),
        .CE(sig_wr_fifo),
        .CLK(m_axi_s2mm_aclk),
        .D(in[10]),
        .Q(out[10]));
  (* srl_bus_name = "U0/\I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_ADDR_CNTL/GEN_ADDR_FIFO.I_ADDR_QUAL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3] " *) 
  (* srl_name = "U0/\I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_ADDR_CNTL/GEN_ADDR_FIFO.I_ADDR_QUAL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3][15]_srl4 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \INFERRED_GEN.data_reg[3][15]_srl4 
       (.A0(Q[0]),
        .A1(Q[1]),
        .A2(1'b0),
        .A3(1'b0),
        .CE(sig_wr_fifo),
        .CLK(m_axi_s2mm_aclk),
        .D(in[11]),
        .Q(out[11]));
  (* srl_bus_name = "U0/\I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_ADDR_CNTL/GEN_ADDR_FIFO.I_ADDR_QUAL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3] " *) 
  (* srl_name = "U0/\I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_ADDR_CNTL/GEN_ADDR_FIFO.I_ADDR_QUAL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3][16]_srl4 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \INFERRED_GEN.data_reg[3][16]_srl4 
       (.A0(Q[0]),
        .A1(Q[1]),
        .A2(1'b0),
        .A3(1'b0),
        .CE(sig_wr_fifo),
        .CLK(m_axi_s2mm_aclk),
        .D(in[12]),
        .Q(out[12]));
  (* srl_bus_name = "U0/\I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_ADDR_CNTL/GEN_ADDR_FIFO.I_ADDR_QUAL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3] " *) 
  (* srl_name = "U0/\I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_ADDR_CNTL/GEN_ADDR_FIFO.I_ADDR_QUAL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3][17]_srl4 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \INFERRED_GEN.data_reg[3][17]_srl4 
       (.A0(Q[0]),
        .A1(Q[1]),
        .A2(1'b0),
        .A3(1'b0),
        .CE(sig_wr_fifo),
        .CLK(m_axi_s2mm_aclk),
        .D(in[13]),
        .Q(out[13]));
  (* srl_bus_name = "U0/\I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_ADDR_CNTL/GEN_ADDR_FIFO.I_ADDR_QUAL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3] " *) 
  (* srl_name = "U0/\I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_ADDR_CNTL/GEN_ADDR_FIFO.I_ADDR_QUAL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3][18]_srl4 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \INFERRED_GEN.data_reg[3][18]_srl4 
       (.A0(Q[0]),
        .A1(Q[1]),
        .A2(1'b0),
        .A3(1'b0),
        .CE(sig_wr_fifo),
        .CLK(m_axi_s2mm_aclk),
        .D(in[14]),
        .Q(out[14]));
  (* srl_bus_name = "U0/\I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_ADDR_CNTL/GEN_ADDR_FIFO.I_ADDR_QUAL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3] " *) 
  (* srl_name = "U0/\I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_ADDR_CNTL/GEN_ADDR_FIFO.I_ADDR_QUAL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3][19]_srl4 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \INFERRED_GEN.data_reg[3][19]_srl4 
       (.A0(Q[0]),
        .A1(Q[1]),
        .A2(1'b0),
        .A3(1'b0),
        .CE(sig_wr_fifo),
        .CLK(m_axi_s2mm_aclk),
        .D(in[15]),
        .Q(out[15]));
  (* srl_bus_name = "U0/\I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_ADDR_CNTL/GEN_ADDR_FIFO.I_ADDR_QUAL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3] " *) 
  (* srl_name = "U0/\I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_ADDR_CNTL/GEN_ADDR_FIFO.I_ADDR_QUAL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3][20]_srl4 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \INFERRED_GEN.data_reg[3][20]_srl4 
       (.A0(Q[0]),
        .A1(Q[1]),
        .A2(1'b0),
        .A3(1'b0),
        .CE(sig_wr_fifo),
        .CLK(m_axi_s2mm_aclk),
        .D(in[16]),
        .Q(out[16]));
  (* srl_bus_name = "U0/\I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_ADDR_CNTL/GEN_ADDR_FIFO.I_ADDR_QUAL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3] " *) 
  (* srl_name = "U0/\I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_ADDR_CNTL/GEN_ADDR_FIFO.I_ADDR_QUAL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3][21]_srl4 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \INFERRED_GEN.data_reg[3][21]_srl4 
       (.A0(Q[0]),
        .A1(Q[1]),
        .A2(1'b0),
        .A3(1'b0),
        .CE(sig_wr_fifo),
        .CLK(m_axi_s2mm_aclk),
        .D(in[17]),
        .Q(out[17]));
  (* srl_bus_name = "U0/\I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_ADDR_CNTL/GEN_ADDR_FIFO.I_ADDR_QUAL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3] " *) 
  (* srl_name = "U0/\I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_ADDR_CNTL/GEN_ADDR_FIFO.I_ADDR_QUAL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3][22]_srl4 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \INFERRED_GEN.data_reg[3][22]_srl4 
       (.A0(Q[0]),
        .A1(Q[1]),
        .A2(1'b0),
        .A3(1'b0),
        .CE(sig_wr_fifo),
        .CLK(m_axi_s2mm_aclk),
        .D(in[18]),
        .Q(out[18]));
  (* srl_bus_name = "U0/\I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_ADDR_CNTL/GEN_ADDR_FIFO.I_ADDR_QUAL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3] " *) 
  (* srl_name = "U0/\I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_ADDR_CNTL/GEN_ADDR_FIFO.I_ADDR_QUAL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3][23]_srl4 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \INFERRED_GEN.data_reg[3][23]_srl4 
       (.A0(Q[0]),
        .A1(Q[1]),
        .A2(1'b0),
        .A3(1'b0),
        .CE(sig_wr_fifo),
        .CLK(m_axi_s2mm_aclk),
        .D(in[19]),
        .Q(out[19]));
  (* srl_bus_name = "U0/\I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_ADDR_CNTL/GEN_ADDR_FIFO.I_ADDR_QUAL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3] " *) 
  (* srl_name = "U0/\I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_ADDR_CNTL/GEN_ADDR_FIFO.I_ADDR_QUAL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3][24]_srl4 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \INFERRED_GEN.data_reg[3][24]_srl4 
       (.A0(Q[0]),
        .A1(Q[1]),
        .A2(1'b0),
        .A3(1'b0),
        .CE(sig_wr_fifo),
        .CLK(m_axi_s2mm_aclk),
        .D(in[20]),
        .Q(out[20]));
  (* srl_bus_name = "U0/\I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_ADDR_CNTL/GEN_ADDR_FIFO.I_ADDR_QUAL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3] " *) 
  (* srl_name = "U0/\I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_ADDR_CNTL/GEN_ADDR_FIFO.I_ADDR_QUAL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3][25]_srl4 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \INFERRED_GEN.data_reg[3][25]_srl4 
       (.A0(Q[0]),
        .A1(Q[1]),
        .A2(1'b0),
        .A3(1'b0),
        .CE(sig_wr_fifo),
        .CLK(m_axi_s2mm_aclk),
        .D(in[21]),
        .Q(out[21]));
  (* srl_bus_name = "U0/\I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_ADDR_CNTL/GEN_ADDR_FIFO.I_ADDR_QUAL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3] " *) 
  (* srl_name = "U0/\I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_ADDR_CNTL/GEN_ADDR_FIFO.I_ADDR_QUAL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3][26]_srl4 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \INFERRED_GEN.data_reg[3][26]_srl4 
       (.A0(Q[0]),
        .A1(Q[1]),
        .A2(1'b0),
        .A3(1'b0),
        .CE(sig_wr_fifo),
        .CLK(m_axi_s2mm_aclk),
        .D(in[22]),
        .Q(out[22]));
  (* srl_bus_name = "U0/\I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_ADDR_CNTL/GEN_ADDR_FIFO.I_ADDR_QUAL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3] " *) 
  (* srl_name = "U0/\I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_ADDR_CNTL/GEN_ADDR_FIFO.I_ADDR_QUAL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3][27]_srl4 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \INFERRED_GEN.data_reg[3][27]_srl4 
       (.A0(Q[0]),
        .A1(Q[1]),
        .A2(1'b0),
        .A3(1'b0),
        .CE(sig_wr_fifo),
        .CLK(m_axi_s2mm_aclk),
        .D(in[23]),
        .Q(out[23]));
  (* srl_bus_name = "U0/\I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_ADDR_CNTL/GEN_ADDR_FIFO.I_ADDR_QUAL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3] " *) 
  (* srl_name = "U0/\I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_ADDR_CNTL/GEN_ADDR_FIFO.I_ADDR_QUAL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3][28]_srl4 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \INFERRED_GEN.data_reg[3][28]_srl4 
       (.A0(Q[0]),
        .A1(Q[1]),
        .A2(1'b0),
        .A3(1'b0),
        .CE(sig_wr_fifo),
        .CLK(m_axi_s2mm_aclk),
        .D(in[24]),
        .Q(out[24]));
  (* srl_bus_name = "U0/\I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_ADDR_CNTL/GEN_ADDR_FIFO.I_ADDR_QUAL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3] " *) 
  (* srl_name = "U0/\I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_ADDR_CNTL/GEN_ADDR_FIFO.I_ADDR_QUAL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3][29]_srl4 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \INFERRED_GEN.data_reg[3][29]_srl4 
       (.A0(Q[0]),
        .A1(Q[1]),
        .A2(1'b0),
        .A3(1'b0),
        .CE(sig_wr_fifo),
        .CLK(m_axi_s2mm_aclk),
        .D(in[25]),
        .Q(out[25]));
  (* srl_bus_name = "U0/\I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_ADDR_CNTL/GEN_ADDR_FIFO.I_ADDR_QUAL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3] " *) 
  (* srl_name = "U0/\I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_ADDR_CNTL/GEN_ADDR_FIFO.I_ADDR_QUAL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3][30]_srl4 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \INFERRED_GEN.data_reg[3][30]_srl4 
       (.A0(Q[0]),
        .A1(Q[1]),
        .A2(1'b0),
        .A3(1'b0),
        .CE(sig_wr_fifo),
        .CLK(m_axi_s2mm_aclk),
        .D(in[26]),
        .Q(out[26]));
  (* srl_bus_name = "U0/\I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_ADDR_CNTL/GEN_ADDR_FIFO.I_ADDR_QUAL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3] " *) 
  (* srl_name = "U0/\I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_ADDR_CNTL/GEN_ADDR_FIFO.I_ADDR_QUAL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3][31]_srl4 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \INFERRED_GEN.data_reg[3][31]_srl4 
       (.A0(Q[0]),
        .A1(Q[1]),
        .A2(1'b0),
        .A3(1'b0),
        .CE(sig_wr_fifo),
        .CLK(m_axi_s2mm_aclk),
        .D(in[27]),
        .Q(out[27]));
  (* srl_bus_name = "U0/\I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_ADDR_CNTL/GEN_ADDR_FIFO.I_ADDR_QUAL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3] " *) 
  (* srl_name = "U0/\I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_ADDR_CNTL/GEN_ADDR_FIFO.I_ADDR_QUAL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3][32]_srl4 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \INFERRED_GEN.data_reg[3][32]_srl4 
       (.A0(Q[0]),
        .A1(Q[1]),
        .A2(1'b0),
        .A3(1'b0),
        .CE(sig_wr_fifo),
        .CLK(m_axi_s2mm_aclk),
        .D(in[28]),
        .Q(out[28]));
  (* srl_bus_name = "U0/\I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_ADDR_CNTL/GEN_ADDR_FIFO.I_ADDR_QUAL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3] " *) 
  (* srl_name = "U0/\I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_ADDR_CNTL/GEN_ADDR_FIFO.I_ADDR_QUAL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3][33]_srl4 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \INFERRED_GEN.data_reg[3][33]_srl4 
       (.A0(Q[0]),
        .A1(Q[1]),
        .A2(1'b0),
        .A3(1'b0),
        .CE(sig_wr_fifo),
        .CLK(m_axi_s2mm_aclk),
        .D(in[29]),
        .Q(out[29]));
  (* srl_bus_name = "U0/\I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_ADDR_CNTL/GEN_ADDR_FIFO.I_ADDR_QUAL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3] " *) 
  (* srl_name = "U0/\I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_ADDR_CNTL/GEN_ADDR_FIFO.I_ADDR_QUAL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3][34]_srl4 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \INFERRED_GEN.data_reg[3][34]_srl4 
       (.A0(Q[0]),
        .A1(Q[1]),
        .A2(1'b0),
        .A3(1'b0),
        .CE(sig_wr_fifo),
        .CLK(m_axi_s2mm_aclk),
        .D(in[30]),
        .Q(out[30]));
  (* srl_bus_name = "U0/\I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_ADDR_CNTL/GEN_ADDR_FIFO.I_ADDR_QUAL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3] " *) 
  (* srl_name = "U0/\I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_ADDR_CNTL/GEN_ADDR_FIFO.I_ADDR_QUAL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3][35]_srl4 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \INFERRED_GEN.data_reg[3][35]_srl4 
       (.A0(Q[0]),
        .A1(Q[1]),
        .A2(1'b0),
        .A3(1'b0),
        .CE(sig_wr_fifo),
        .CLK(m_axi_s2mm_aclk),
        .D(in[31]),
        .Q(out[31]));
  (* srl_bus_name = "U0/\I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_ADDR_CNTL/GEN_ADDR_FIFO.I_ADDR_QUAL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3] " *) 
  (* srl_name = "U0/\I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_ADDR_CNTL/GEN_ADDR_FIFO.I_ADDR_QUAL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3][36]_srl4 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \INFERRED_GEN.data_reg[3][36]_srl4 
       (.A0(Q[0]),
        .A1(Q[1]),
        .A2(1'b0),
        .A3(1'b0),
        .CE(sig_wr_fifo),
        .CLK(m_axi_s2mm_aclk),
        .D(in[32]),
        .Q(out[32]));
  (* srl_bus_name = "U0/\I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_ADDR_CNTL/GEN_ADDR_FIFO.I_ADDR_QUAL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3] " *) 
  (* srl_name = "U0/\I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_ADDR_CNTL/GEN_ADDR_FIFO.I_ADDR_QUAL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3][37]_srl4 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \INFERRED_GEN.data_reg[3][37]_srl4 
       (.A0(Q[0]),
        .A1(Q[1]),
        .A2(1'b0),
        .A3(1'b0),
        .CE(sig_wr_fifo),
        .CLK(m_axi_s2mm_aclk),
        .D(in[33]),
        .Q(out[33]));
  (* srl_bus_name = "U0/\I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_ADDR_CNTL/GEN_ADDR_FIFO.I_ADDR_QUAL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3] " *) 
  (* srl_name = "U0/\I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_ADDR_CNTL/GEN_ADDR_FIFO.I_ADDR_QUAL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3][38]_srl4 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \INFERRED_GEN.data_reg[3][38]_srl4 
       (.A0(Q[0]),
        .A1(Q[1]),
        .A2(1'b0),
        .A3(1'b0),
        .CE(sig_wr_fifo),
        .CLK(m_axi_s2mm_aclk),
        .D(in[34]),
        .Q(out[34]));
  (* srl_bus_name = "U0/\I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_ADDR_CNTL/GEN_ADDR_FIFO.I_ADDR_QUAL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3] " *) 
  (* srl_name = "U0/\I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_ADDR_CNTL/GEN_ADDR_FIFO.I_ADDR_QUAL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3][39]_srl4 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \INFERRED_GEN.data_reg[3][39]_srl4 
       (.A0(Q[0]),
        .A1(Q[1]),
        .A2(1'b0),
        .A3(1'b0),
        .CE(sig_wr_fifo),
        .CLK(m_axi_s2mm_aclk),
        .D(in[35]),
        .Q(out[35]));
  (* srl_bus_name = "U0/\I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_ADDR_CNTL/GEN_ADDR_FIFO.I_ADDR_QUAL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3] " *) 
  (* srl_name = "U0/\I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_ADDR_CNTL/GEN_ADDR_FIFO.I_ADDR_QUAL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3][40]_srl4 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \INFERRED_GEN.data_reg[3][40]_srl4 
       (.A0(Q[0]),
        .A1(Q[1]),
        .A2(1'b0),
        .A3(1'b0),
        .CE(sig_wr_fifo),
        .CLK(m_axi_s2mm_aclk),
        .D(in[36]),
        .Q(out[36]));
  (* srl_bus_name = "U0/\I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_ADDR_CNTL/GEN_ADDR_FIFO.I_ADDR_QUAL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3] " *) 
  (* srl_name = "U0/\I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_ADDR_CNTL/GEN_ADDR_FIFO.I_ADDR_QUAL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3][45]_srl4 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \INFERRED_GEN.data_reg[3][45]_srl4 
       (.A0(Q[0]),
        .A1(Q[1]),
        .A2(1'b0),
        .A3(1'b0),
        .CE(sig_wr_fifo),
        .CLK(m_axi_s2mm_aclk),
        .D(1'b1),
        .Q(out[37]));
  (* srl_bus_name = "U0/\I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_ADDR_CNTL/GEN_ADDR_FIFO.I_ADDR_QUAL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3] " *) 
  (* srl_name = "U0/\I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_ADDR_CNTL/GEN_ADDR_FIFO.I_ADDR_QUAL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3][47]_srl4 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \INFERRED_GEN.data_reg[3][47]_srl4 
       (.A0(Q[0]),
        .A1(Q[1]),
        .A2(1'b0),
        .A3(1'b0),
        .CE(sig_wr_fifo),
        .CLK(m_axi_s2mm_aclk),
        .D(in[37]),
        .Q(out[38]));
  (* srl_bus_name = "U0/\I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_ADDR_CNTL/GEN_ADDR_FIFO.I_ADDR_QUAL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3] " *) 
  (* srl_name = "U0/\I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_ADDR_CNTL/GEN_ADDR_FIFO.I_ADDR_QUAL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3][4]_srl4 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \INFERRED_GEN.data_reg[3][4]_srl4 
       (.A0(Q[0]),
        .A1(Q[1]),
        .A2(1'b0),
        .A3(1'b0),
        .CE(sig_wr_fifo),
        .CLK(m_axi_s2mm_aclk),
        .D(in[0]),
        .Q(out[0]));
  LUT3 #(
    .INIT(8'h20)) 
    \INFERRED_GEN.data_reg[3][4]_srl4_i_1__0 
       (.I0(p_22_out),
        .I1(FIFO_Full_reg),
        .I2(sig_inhibit_rdy_n_reg),
        .O(sig_wr_fifo));
  (* srl_bus_name = "U0/\I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_ADDR_CNTL/GEN_ADDR_FIFO.I_ADDR_QUAL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3] " *) 
  (* srl_name = "U0/\I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_ADDR_CNTL/GEN_ADDR_FIFO.I_ADDR_QUAL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3][50]_srl4 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \INFERRED_GEN.data_reg[3][50]_srl4 
       (.A0(Q[0]),
        .A1(Q[1]),
        .A2(1'b0),
        .A3(1'b0),
        .CE(sig_wr_fifo),
        .CLK(m_axi_s2mm_aclk),
        .D(in[38]),
        .Q(out[39]));
  (* srl_bus_name = "U0/\I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_ADDR_CNTL/GEN_ADDR_FIFO.I_ADDR_QUAL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3] " *) 
  (* srl_name = "U0/\I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_ADDR_CNTL/GEN_ADDR_FIFO.I_ADDR_QUAL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3][5]_srl4 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \INFERRED_GEN.data_reg[3][5]_srl4 
       (.A0(Q[0]),
        .A1(Q[1]),
        .A2(1'b0),
        .A3(1'b0),
        .CE(sig_wr_fifo),
        .CLK(m_axi_s2mm_aclk),
        .D(in[1]),
        .Q(out[1]));
  (* srl_bus_name = "U0/\I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_ADDR_CNTL/GEN_ADDR_FIFO.I_ADDR_QUAL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3] " *) 
  (* srl_name = "U0/\I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_ADDR_CNTL/GEN_ADDR_FIFO.I_ADDR_QUAL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3][6]_srl4 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \INFERRED_GEN.data_reg[3][6]_srl4 
       (.A0(Q[0]),
        .A1(Q[1]),
        .A2(1'b0),
        .A3(1'b0),
        .CE(sig_wr_fifo),
        .CLK(m_axi_s2mm_aclk),
        .D(in[2]),
        .Q(out[2]));
  (* srl_bus_name = "U0/\I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_ADDR_CNTL/GEN_ADDR_FIFO.I_ADDR_QUAL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3] " *) 
  (* srl_name = "U0/\I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_ADDR_CNTL/GEN_ADDR_FIFO.I_ADDR_QUAL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3][7]_srl4 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \INFERRED_GEN.data_reg[3][7]_srl4 
       (.A0(Q[0]),
        .A1(Q[1]),
        .A2(1'b0),
        .A3(1'b0),
        .CE(sig_wr_fifo),
        .CLK(m_axi_s2mm_aclk),
        .D(in[3]),
        .Q(out[3]));
  (* srl_bus_name = "U0/\I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_ADDR_CNTL/GEN_ADDR_FIFO.I_ADDR_QUAL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3] " *) 
  (* srl_name = "U0/\I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_ADDR_CNTL/GEN_ADDR_FIFO.I_ADDR_QUAL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3][8]_srl4 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \INFERRED_GEN.data_reg[3][8]_srl4 
       (.A0(Q[0]),
        .A1(Q[1]),
        .A2(1'b0),
        .A3(1'b0),
        .CE(sig_wr_fifo),
        .CLK(m_axi_s2mm_aclk),
        .D(in[4]),
        .Q(out[4]));
  (* srl_bus_name = "U0/\I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_ADDR_CNTL/GEN_ADDR_FIFO.I_ADDR_QUAL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3] " *) 
  (* srl_name = "U0/\I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_ADDR_CNTL/GEN_ADDR_FIFO.I_ADDR_QUAL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3][9]_srl4 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \INFERRED_GEN.data_reg[3][9]_srl4 
       (.A0(Q[0]),
        .A1(Q[1]),
        .A2(1'b0),
        .A3(1'b0),
        .CE(sig_wr_fifo),
        .CLK(m_axi_s2mm_aclk),
        .D(in[5]),
        .Q(out[5]));
  LUT1 #(
    .INIT(2'h1)) 
    sig_addr_valid_reg_i_1__0
       (.I0(out[39]),
        .O(sig_addr_valid_reg_reg));
endmodule

(* ORIG_REF_NAME = "dynshreg_f" *) 
module design_1_axi_dma_0_0_dynshreg_f__parameterized2_14
   (sig_addr_valid_reg_reg,
    out,
    sig_calc_error_reg_reg,
    FIFO_Full_reg,
    sig_inhibit_rdy_n,
    sig_mstr2addr_cmd_valid,
    in,
    Q,
    m_axi_mm2s_aclk);
  output sig_addr_valid_reg_reg;
  output [38:0]out;
  output sig_calc_error_reg_reg;
  input FIFO_Full_reg;
  input sig_inhibit_rdy_n;
  input sig_mstr2addr_cmd_valid;
  input [37:0]in;
  input [1:0]Q;
  input m_axi_mm2s_aclk;

  wire FIFO_Full_reg;
  wire [1:0]Q;
  wire [37:0]in;
  wire m_axi_mm2s_aclk;
  wire [38:0]out;
  wire sig_addr_valid_reg_reg;
  wire sig_calc_error_reg_reg;
  wire sig_inhibit_rdy_n;
  wire sig_mstr2addr_cmd_valid;

  (* srl_bus_name = "U0/\I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_ADDR_CNTL/GEN_ADDR_FIFO.I_ADDR_QUAL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3] " *) 
  (* srl_name = "U0/\I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_ADDR_CNTL/GEN_ADDR_FIFO.I_ADDR_QUAL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3][10]_srl4 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \INFERRED_GEN.data_reg[3][10]_srl4 
       (.A0(Q[0]),
        .A1(Q[1]),
        .A2(1'b0),
        .A3(1'b0),
        .CE(sig_calc_error_reg_reg),
        .CLK(m_axi_mm2s_aclk),
        .D(in[6]),
        .Q(out[6]));
  (* srl_bus_name = "U0/\I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_ADDR_CNTL/GEN_ADDR_FIFO.I_ADDR_QUAL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3] " *) 
  (* srl_name = "U0/\I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_ADDR_CNTL/GEN_ADDR_FIFO.I_ADDR_QUAL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3][11]_srl4 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \INFERRED_GEN.data_reg[3][11]_srl4 
       (.A0(Q[0]),
        .A1(Q[1]),
        .A2(1'b0),
        .A3(1'b0),
        .CE(sig_calc_error_reg_reg),
        .CLK(m_axi_mm2s_aclk),
        .D(in[7]),
        .Q(out[7]));
  (* srl_bus_name = "U0/\I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_ADDR_CNTL/GEN_ADDR_FIFO.I_ADDR_QUAL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3] " *) 
  (* srl_name = "U0/\I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_ADDR_CNTL/GEN_ADDR_FIFO.I_ADDR_QUAL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3][12]_srl4 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \INFERRED_GEN.data_reg[3][12]_srl4 
       (.A0(Q[0]),
        .A1(Q[1]),
        .A2(1'b0),
        .A3(1'b0),
        .CE(sig_calc_error_reg_reg),
        .CLK(m_axi_mm2s_aclk),
        .D(in[8]),
        .Q(out[8]));
  (* srl_bus_name = "U0/\I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_ADDR_CNTL/GEN_ADDR_FIFO.I_ADDR_QUAL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3] " *) 
  (* srl_name = "U0/\I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_ADDR_CNTL/GEN_ADDR_FIFO.I_ADDR_QUAL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3][13]_srl4 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \INFERRED_GEN.data_reg[3][13]_srl4 
       (.A0(Q[0]),
        .A1(Q[1]),
        .A2(1'b0),
        .A3(1'b0),
        .CE(sig_calc_error_reg_reg),
        .CLK(m_axi_mm2s_aclk),
        .D(in[9]),
        .Q(out[9]));
  (* srl_bus_name = "U0/\I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_ADDR_CNTL/GEN_ADDR_FIFO.I_ADDR_QUAL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3] " *) 
  (* srl_name = "U0/\I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_ADDR_CNTL/GEN_ADDR_FIFO.I_ADDR_QUAL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3][14]_srl4 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \INFERRED_GEN.data_reg[3][14]_srl4 
       (.A0(Q[0]),
        .A1(Q[1]),
        .A2(1'b0),
        .A3(1'b0),
        .CE(sig_calc_error_reg_reg),
        .CLK(m_axi_mm2s_aclk),
        .D(in[10]),
        .Q(out[10]));
  (* srl_bus_name = "U0/\I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_ADDR_CNTL/GEN_ADDR_FIFO.I_ADDR_QUAL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3] " *) 
  (* srl_name = "U0/\I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_ADDR_CNTL/GEN_ADDR_FIFO.I_ADDR_QUAL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3][15]_srl4 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \INFERRED_GEN.data_reg[3][15]_srl4 
       (.A0(Q[0]),
        .A1(Q[1]),
        .A2(1'b0),
        .A3(1'b0),
        .CE(sig_calc_error_reg_reg),
        .CLK(m_axi_mm2s_aclk),
        .D(in[11]),
        .Q(out[11]));
  (* srl_bus_name = "U0/\I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_ADDR_CNTL/GEN_ADDR_FIFO.I_ADDR_QUAL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3] " *) 
  (* srl_name = "U0/\I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_ADDR_CNTL/GEN_ADDR_FIFO.I_ADDR_QUAL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3][16]_srl4 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \INFERRED_GEN.data_reg[3][16]_srl4 
       (.A0(Q[0]),
        .A1(Q[1]),
        .A2(1'b0),
        .A3(1'b0),
        .CE(sig_calc_error_reg_reg),
        .CLK(m_axi_mm2s_aclk),
        .D(in[12]),
        .Q(out[12]));
  (* srl_bus_name = "U0/\I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_ADDR_CNTL/GEN_ADDR_FIFO.I_ADDR_QUAL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3] " *) 
  (* srl_name = "U0/\I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_ADDR_CNTL/GEN_ADDR_FIFO.I_ADDR_QUAL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3][17]_srl4 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \INFERRED_GEN.data_reg[3][17]_srl4 
       (.A0(Q[0]),
        .A1(Q[1]),
        .A2(1'b0),
        .A3(1'b0),
        .CE(sig_calc_error_reg_reg),
        .CLK(m_axi_mm2s_aclk),
        .D(in[13]),
        .Q(out[13]));
  (* srl_bus_name = "U0/\I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_ADDR_CNTL/GEN_ADDR_FIFO.I_ADDR_QUAL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3] " *) 
  (* srl_name = "U0/\I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_ADDR_CNTL/GEN_ADDR_FIFO.I_ADDR_QUAL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3][18]_srl4 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \INFERRED_GEN.data_reg[3][18]_srl4 
       (.A0(Q[0]),
        .A1(Q[1]),
        .A2(1'b0),
        .A3(1'b0),
        .CE(sig_calc_error_reg_reg),
        .CLK(m_axi_mm2s_aclk),
        .D(in[14]),
        .Q(out[14]));
  (* srl_bus_name = "U0/\I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_ADDR_CNTL/GEN_ADDR_FIFO.I_ADDR_QUAL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3] " *) 
  (* srl_name = "U0/\I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_ADDR_CNTL/GEN_ADDR_FIFO.I_ADDR_QUAL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3][19]_srl4 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \INFERRED_GEN.data_reg[3][19]_srl4 
       (.A0(Q[0]),
        .A1(Q[1]),
        .A2(1'b0),
        .A3(1'b0),
        .CE(sig_calc_error_reg_reg),
        .CLK(m_axi_mm2s_aclk),
        .D(in[15]),
        .Q(out[15]));
  (* srl_bus_name = "U0/\I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_ADDR_CNTL/GEN_ADDR_FIFO.I_ADDR_QUAL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3] " *) 
  (* srl_name = "U0/\I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_ADDR_CNTL/GEN_ADDR_FIFO.I_ADDR_QUAL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3][20]_srl4 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \INFERRED_GEN.data_reg[3][20]_srl4 
       (.A0(Q[0]),
        .A1(Q[1]),
        .A2(1'b0),
        .A3(1'b0),
        .CE(sig_calc_error_reg_reg),
        .CLK(m_axi_mm2s_aclk),
        .D(in[16]),
        .Q(out[16]));
  (* srl_bus_name = "U0/\I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_ADDR_CNTL/GEN_ADDR_FIFO.I_ADDR_QUAL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3] " *) 
  (* srl_name = "U0/\I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_ADDR_CNTL/GEN_ADDR_FIFO.I_ADDR_QUAL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3][21]_srl4 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \INFERRED_GEN.data_reg[3][21]_srl4 
       (.A0(Q[0]),
        .A1(Q[1]),
        .A2(1'b0),
        .A3(1'b0),
        .CE(sig_calc_error_reg_reg),
        .CLK(m_axi_mm2s_aclk),
        .D(in[17]),
        .Q(out[17]));
  (* srl_bus_name = "U0/\I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_ADDR_CNTL/GEN_ADDR_FIFO.I_ADDR_QUAL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3] " *) 
  (* srl_name = "U0/\I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_ADDR_CNTL/GEN_ADDR_FIFO.I_ADDR_QUAL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3][22]_srl4 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \INFERRED_GEN.data_reg[3][22]_srl4 
       (.A0(Q[0]),
        .A1(Q[1]),
        .A2(1'b0),
        .A3(1'b0),
        .CE(sig_calc_error_reg_reg),
        .CLK(m_axi_mm2s_aclk),
        .D(in[18]),
        .Q(out[18]));
  (* srl_bus_name = "U0/\I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_ADDR_CNTL/GEN_ADDR_FIFO.I_ADDR_QUAL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3] " *) 
  (* srl_name = "U0/\I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_ADDR_CNTL/GEN_ADDR_FIFO.I_ADDR_QUAL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3][23]_srl4 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \INFERRED_GEN.data_reg[3][23]_srl4 
       (.A0(Q[0]),
        .A1(Q[1]),
        .A2(1'b0),
        .A3(1'b0),
        .CE(sig_calc_error_reg_reg),
        .CLK(m_axi_mm2s_aclk),
        .D(in[19]),
        .Q(out[19]));
  (* srl_bus_name = "U0/\I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_ADDR_CNTL/GEN_ADDR_FIFO.I_ADDR_QUAL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3] " *) 
  (* srl_name = "U0/\I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_ADDR_CNTL/GEN_ADDR_FIFO.I_ADDR_QUAL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3][24]_srl4 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \INFERRED_GEN.data_reg[3][24]_srl4 
       (.A0(Q[0]),
        .A1(Q[1]),
        .A2(1'b0),
        .A3(1'b0),
        .CE(sig_calc_error_reg_reg),
        .CLK(m_axi_mm2s_aclk),
        .D(in[20]),
        .Q(out[20]));
  (* srl_bus_name = "U0/\I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_ADDR_CNTL/GEN_ADDR_FIFO.I_ADDR_QUAL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3] " *) 
  (* srl_name = "U0/\I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_ADDR_CNTL/GEN_ADDR_FIFO.I_ADDR_QUAL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3][25]_srl4 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \INFERRED_GEN.data_reg[3][25]_srl4 
       (.A0(Q[0]),
        .A1(Q[1]),
        .A2(1'b0),
        .A3(1'b0),
        .CE(sig_calc_error_reg_reg),
        .CLK(m_axi_mm2s_aclk),
        .D(in[21]),
        .Q(out[21]));
  (* srl_bus_name = "U0/\I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_ADDR_CNTL/GEN_ADDR_FIFO.I_ADDR_QUAL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3] " *) 
  (* srl_name = "U0/\I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_ADDR_CNTL/GEN_ADDR_FIFO.I_ADDR_QUAL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3][26]_srl4 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \INFERRED_GEN.data_reg[3][26]_srl4 
       (.A0(Q[0]),
        .A1(Q[1]),
        .A2(1'b0),
        .A3(1'b0),
        .CE(sig_calc_error_reg_reg),
        .CLK(m_axi_mm2s_aclk),
        .D(in[22]),
        .Q(out[22]));
  (* srl_bus_name = "U0/\I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_ADDR_CNTL/GEN_ADDR_FIFO.I_ADDR_QUAL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3] " *) 
  (* srl_name = "U0/\I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_ADDR_CNTL/GEN_ADDR_FIFO.I_ADDR_QUAL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3][27]_srl4 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \INFERRED_GEN.data_reg[3][27]_srl4 
       (.A0(Q[0]),
        .A1(Q[1]),
        .A2(1'b0),
        .A3(1'b0),
        .CE(sig_calc_error_reg_reg),
        .CLK(m_axi_mm2s_aclk),
        .D(in[23]),
        .Q(out[23]));
  (* srl_bus_name = "U0/\I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_ADDR_CNTL/GEN_ADDR_FIFO.I_ADDR_QUAL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3] " *) 
  (* srl_name = "U0/\I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_ADDR_CNTL/GEN_ADDR_FIFO.I_ADDR_QUAL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3][28]_srl4 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \INFERRED_GEN.data_reg[3][28]_srl4 
       (.A0(Q[0]),
        .A1(Q[1]),
        .A2(1'b0),
        .A3(1'b0),
        .CE(sig_calc_error_reg_reg),
        .CLK(m_axi_mm2s_aclk),
        .D(in[24]),
        .Q(out[24]));
  (* srl_bus_name = "U0/\I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_ADDR_CNTL/GEN_ADDR_FIFO.I_ADDR_QUAL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3] " *) 
  (* srl_name = "U0/\I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_ADDR_CNTL/GEN_ADDR_FIFO.I_ADDR_QUAL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3][29]_srl4 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \INFERRED_GEN.data_reg[3][29]_srl4 
       (.A0(Q[0]),
        .A1(Q[1]),
        .A2(1'b0),
        .A3(1'b0),
        .CE(sig_calc_error_reg_reg),
        .CLK(m_axi_mm2s_aclk),
        .D(in[25]),
        .Q(out[25]));
  (* srl_bus_name = "U0/\I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_ADDR_CNTL/GEN_ADDR_FIFO.I_ADDR_QUAL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3] " *) 
  (* srl_name = "U0/\I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_ADDR_CNTL/GEN_ADDR_FIFO.I_ADDR_QUAL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3][30]_srl4 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \INFERRED_GEN.data_reg[3][30]_srl4 
       (.A0(Q[0]),
        .A1(Q[1]),
        .A2(1'b0),
        .A3(1'b0),
        .CE(sig_calc_error_reg_reg),
        .CLK(m_axi_mm2s_aclk),
        .D(in[26]),
        .Q(out[26]));
  (* srl_bus_name = "U0/\I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_ADDR_CNTL/GEN_ADDR_FIFO.I_ADDR_QUAL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3] " *) 
  (* srl_name = "U0/\I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_ADDR_CNTL/GEN_ADDR_FIFO.I_ADDR_QUAL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3][31]_srl4 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \INFERRED_GEN.data_reg[3][31]_srl4 
       (.A0(Q[0]),
        .A1(Q[1]),
        .A2(1'b0),
        .A3(1'b0),
        .CE(sig_calc_error_reg_reg),
        .CLK(m_axi_mm2s_aclk),
        .D(in[27]),
        .Q(out[27]));
  (* srl_bus_name = "U0/\I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_ADDR_CNTL/GEN_ADDR_FIFO.I_ADDR_QUAL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3] " *) 
  (* srl_name = "U0/\I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_ADDR_CNTL/GEN_ADDR_FIFO.I_ADDR_QUAL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3][32]_srl4 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \INFERRED_GEN.data_reg[3][32]_srl4 
       (.A0(Q[0]),
        .A1(Q[1]),
        .A2(1'b0),
        .A3(1'b0),
        .CE(sig_calc_error_reg_reg),
        .CLK(m_axi_mm2s_aclk),
        .D(in[28]),
        .Q(out[28]));
  (* srl_bus_name = "U0/\I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_ADDR_CNTL/GEN_ADDR_FIFO.I_ADDR_QUAL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3] " *) 
  (* srl_name = "U0/\I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_ADDR_CNTL/GEN_ADDR_FIFO.I_ADDR_QUAL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3][33]_srl4 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \INFERRED_GEN.data_reg[3][33]_srl4 
       (.A0(Q[0]),
        .A1(Q[1]),
        .A2(1'b0),
        .A3(1'b0),
        .CE(sig_calc_error_reg_reg),
        .CLK(m_axi_mm2s_aclk),
        .D(in[29]),
        .Q(out[29]));
  (* srl_bus_name = "U0/\I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_ADDR_CNTL/GEN_ADDR_FIFO.I_ADDR_QUAL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3] " *) 
  (* srl_name = "U0/\I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_ADDR_CNTL/GEN_ADDR_FIFO.I_ADDR_QUAL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3][34]_srl4 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \INFERRED_GEN.data_reg[3][34]_srl4 
       (.A0(Q[0]),
        .A1(Q[1]),
        .A2(1'b0),
        .A3(1'b0),
        .CE(sig_calc_error_reg_reg),
        .CLK(m_axi_mm2s_aclk),
        .D(in[30]),
        .Q(out[30]));
  (* srl_bus_name = "U0/\I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_ADDR_CNTL/GEN_ADDR_FIFO.I_ADDR_QUAL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3] " *) 
  (* srl_name = "U0/\I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_ADDR_CNTL/GEN_ADDR_FIFO.I_ADDR_QUAL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3][35]_srl4 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \INFERRED_GEN.data_reg[3][35]_srl4 
       (.A0(Q[0]),
        .A1(Q[1]),
        .A2(1'b0),
        .A3(1'b0),
        .CE(sig_calc_error_reg_reg),
        .CLK(m_axi_mm2s_aclk),
        .D(in[31]),
        .Q(out[31]));
  (* srl_bus_name = "U0/\I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_ADDR_CNTL/GEN_ADDR_FIFO.I_ADDR_QUAL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3] " *) 
  (* srl_name = "U0/\I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_ADDR_CNTL/GEN_ADDR_FIFO.I_ADDR_QUAL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3][36]_srl4 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \INFERRED_GEN.data_reg[3][36]_srl4 
       (.A0(Q[0]),
        .A1(Q[1]),
        .A2(1'b0),
        .A3(1'b0),
        .CE(sig_calc_error_reg_reg),
        .CLK(m_axi_mm2s_aclk),
        .D(in[32]),
        .Q(out[32]));
  (* srl_bus_name = "U0/\I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_ADDR_CNTL/GEN_ADDR_FIFO.I_ADDR_QUAL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3] " *) 
  (* srl_name = "U0/\I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_ADDR_CNTL/GEN_ADDR_FIFO.I_ADDR_QUAL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3][37]_srl4 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \INFERRED_GEN.data_reg[3][37]_srl4 
       (.A0(Q[0]),
        .A1(Q[1]),
        .A2(1'b0),
        .A3(1'b0),
        .CE(sig_calc_error_reg_reg),
        .CLK(m_axi_mm2s_aclk),
        .D(in[33]),
        .Q(out[33]));
  (* srl_bus_name = "U0/\I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_ADDR_CNTL/GEN_ADDR_FIFO.I_ADDR_QUAL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3] " *) 
  (* srl_name = "U0/\I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_ADDR_CNTL/GEN_ADDR_FIFO.I_ADDR_QUAL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3][38]_srl4 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \INFERRED_GEN.data_reg[3][38]_srl4 
       (.A0(Q[0]),
        .A1(Q[1]),
        .A2(1'b0),
        .A3(1'b0),
        .CE(sig_calc_error_reg_reg),
        .CLK(m_axi_mm2s_aclk),
        .D(in[34]),
        .Q(out[34]));
  (* srl_bus_name = "U0/\I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_ADDR_CNTL/GEN_ADDR_FIFO.I_ADDR_QUAL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3] " *) 
  (* srl_name = "U0/\I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_ADDR_CNTL/GEN_ADDR_FIFO.I_ADDR_QUAL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3][39]_srl4 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \INFERRED_GEN.data_reg[3][39]_srl4 
       (.A0(Q[0]),
        .A1(Q[1]),
        .A2(1'b0),
        .A3(1'b0),
        .CE(sig_calc_error_reg_reg),
        .CLK(m_axi_mm2s_aclk),
        .D(in[35]),
        .Q(out[35]));
  (* srl_bus_name = "U0/\I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_ADDR_CNTL/GEN_ADDR_FIFO.I_ADDR_QUAL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3] " *) 
  (* srl_name = "U0/\I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_ADDR_CNTL/GEN_ADDR_FIFO.I_ADDR_QUAL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3][45]_srl4 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \INFERRED_GEN.data_reg[3][45]_srl4 
       (.A0(Q[0]),
        .A1(Q[1]),
        .A2(1'b0),
        .A3(1'b0),
        .CE(sig_calc_error_reg_reg),
        .CLK(m_axi_mm2s_aclk),
        .D(1'b1),
        .Q(out[36]));
  (* srl_bus_name = "U0/\I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_ADDR_CNTL/GEN_ADDR_FIFO.I_ADDR_QUAL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3] " *) 
  (* srl_name = "U0/\I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_ADDR_CNTL/GEN_ADDR_FIFO.I_ADDR_QUAL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3][47]_srl4 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \INFERRED_GEN.data_reg[3][47]_srl4 
       (.A0(Q[0]),
        .A1(Q[1]),
        .A2(1'b0),
        .A3(1'b0),
        .CE(sig_calc_error_reg_reg),
        .CLK(m_axi_mm2s_aclk),
        .D(in[36]),
        .Q(out[37]));
  (* srl_bus_name = "U0/\I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_ADDR_CNTL/GEN_ADDR_FIFO.I_ADDR_QUAL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3] " *) 
  (* srl_name = "U0/\I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_ADDR_CNTL/GEN_ADDR_FIFO.I_ADDR_QUAL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3][4]_srl4 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \INFERRED_GEN.data_reg[3][4]_srl4 
       (.A0(Q[0]),
        .A1(Q[1]),
        .A2(1'b0),
        .A3(1'b0),
        .CE(sig_calc_error_reg_reg),
        .CLK(m_axi_mm2s_aclk),
        .D(in[0]),
        .Q(out[0]));
  LUT3 #(
    .INIT(8'h40)) 
    \INFERRED_GEN.data_reg[3][4]_srl4_i_1 
       (.I0(FIFO_Full_reg),
        .I1(sig_inhibit_rdy_n),
        .I2(sig_mstr2addr_cmd_valid),
        .O(sig_calc_error_reg_reg));
  (* srl_bus_name = "U0/\I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_ADDR_CNTL/GEN_ADDR_FIFO.I_ADDR_QUAL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3] " *) 
  (* srl_name = "U0/\I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_ADDR_CNTL/GEN_ADDR_FIFO.I_ADDR_QUAL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3][50]_srl4 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \INFERRED_GEN.data_reg[3][50]_srl4 
       (.A0(Q[0]),
        .A1(Q[1]),
        .A2(1'b0),
        .A3(1'b0),
        .CE(sig_calc_error_reg_reg),
        .CLK(m_axi_mm2s_aclk),
        .D(in[37]),
        .Q(out[38]));
  (* srl_bus_name = "U0/\I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_ADDR_CNTL/GEN_ADDR_FIFO.I_ADDR_QUAL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3] " *) 
  (* srl_name = "U0/\I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_ADDR_CNTL/GEN_ADDR_FIFO.I_ADDR_QUAL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3][5]_srl4 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \INFERRED_GEN.data_reg[3][5]_srl4 
       (.A0(Q[0]),
        .A1(Q[1]),
        .A2(1'b0),
        .A3(1'b0),
        .CE(sig_calc_error_reg_reg),
        .CLK(m_axi_mm2s_aclk),
        .D(in[1]),
        .Q(out[1]));
  (* srl_bus_name = "U0/\I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_ADDR_CNTL/GEN_ADDR_FIFO.I_ADDR_QUAL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3] " *) 
  (* srl_name = "U0/\I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_ADDR_CNTL/GEN_ADDR_FIFO.I_ADDR_QUAL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3][6]_srl4 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \INFERRED_GEN.data_reg[3][6]_srl4 
       (.A0(Q[0]),
        .A1(Q[1]),
        .A2(1'b0),
        .A3(1'b0),
        .CE(sig_calc_error_reg_reg),
        .CLK(m_axi_mm2s_aclk),
        .D(in[2]),
        .Q(out[2]));
  (* srl_bus_name = "U0/\I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_ADDR_CNTL/GEN_ADDR_FIFO.I_ADDR_QUAL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3] " *) 
  (* srl_name = "U0/\I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_ADDR_CNTL/GEN_ADDR_FIFO.I_ADDR_QUAL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3][7]_srl4 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \INFERRED_GEN.data_reg[3][7]_srl4 
       (.A0(Q[0]),
        .A1(Q[1]),
        .A2(1'b0),
        .A3(1'b0),
        .CE(sig_calc_error_reg_reg),
        .CLK(m_axi_mm2s_aclk),
        .D(in[3]),
        .Q(out[3]));
  (* srl_bus_name = "U0/\I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_ADDR_CNTL/GEN_ADDR_FIFO.I_ADDR_QUAL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3] " *) 
  (* srl_name = "U0/\I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_ADDR_CNTL/GEN_ADDR_FIFO.I_ADDR_QUAL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3][8]_srl4 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \INFERRED_GEN.data_reg[3][8]_srl4 
       (.A0(Q[0]),
        .A1(Q[1]),
        .A2(1'b0),
        .A3(1'b0),
        .CE(sig_calc_error_reg_reg),
        .CLK(m_axi_mm2s_aclk),
        .D(in[4]),
        .Q(out[4]));
  (* srl_bus_name = "U0/\I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_ADDR_CNTL/GEN_ADDR_FIFO.I_ADDR_QUAL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3] " *) 
  (* srl_name = "U0/\I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_ADDR_CNTL/GEN_ADDR_FIFO.I_ADDR_QUAL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3][9]_srl4 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \INFERRED_GEN.data_reg[3][9]_srl4 
       (.A0(Q[0]),
        .A1(Q[1]),
        .A2(1'b0),
        .A3(1'b0),
        .CE(sig_calc_error_reg_reg),
        .CLK(m_axi_mm2s_aclk),
        .D(in[5]),
        .Q(out[5]));
  LUT1 #(
    .INIT(2'h1)) 
    sig_addr_valid_reg_i_1
       (.I0(out[38]),
        .O(sig_addr_valid_reg_reg));
endmodule

(* ORIG_REF_NAME = "dynshreg_f" *) 
module design_1_axi_dma_0_0_dynshreg_f__parameterized3
   (sig_first_dbeat_reg,
    sig_first_dbeat_reg_0,
    sig_next_calc_error_reg_reg,
    D,
    out,
    sig_first_dbeat_reg_1,
    sig_cmd_stat_rst_user_reg_n_cdc_from_reg,
    \sig_dbeat_cntr_reg[5] ,
    sig_last_dbeat_reg,
    FIFO_Full_reg,
    sig_inhibit_rdy_n,
    sig_mstr2data_cmd_valid,
    Q,
    in,
    \INFERRED_GEN.cnt_i_reg[1] ,
    m_axi_mm2s_aclk);
  output sig_first_dbeat_reg;
  output sig_first_dbeat_reg_0;
  output sig_next_calc_error_reg_reg;
  output [3:0]D;
  output [12:0]out;
  input sig_first_dbeat_reg_1;
  input sig_cmd_stat_rst_user_reg_n_cdc_from_reg;
  input \sig_dbeat_cntr_reg[5] ;
  input sig_last_dbeat_reg;
  input FIFO_Full_reg;
  input sig_inhibit_rdy_n;
  input sig_mstr2data_cmd_valid;
  input [3:0]Q;
  input [16:0]in;
  input [1:0]\INFERRED_GEN.cnt_i_reg[1] ;
  input m_axi_mm2s_aclk;

  wire [3:0]D;
  wire FIFO_Full_reg;
  wire [1:0]\INFERRED_GEN.cnt_i_reg[1] ;
  wire [3:0]Q;
  wire [16:0]in;
  wire m_axi_mm2s_aclk;
  wire [12:0]out;
  wire [9:6]sig_cmd_fifo_data_out;
  wire sig_cmd_stat_rst_user_reg_n_cdc_from_reg;
  wire \sig_dbeat_cntr_reg[5] ;
  wire sig_first_dbeat_reg;
  wire sig_first_dbeat_reg_0;
  wire sig_first_dbeat_reg_1;
  wire sig_inhibit_rdy_n;
  wire sig_last_dbeat_reg;
  wire sig_mstr2data_cmd_valid;
  wire sig_next_calc_error_reg_reg;

  (* srl_bus_name = "U0/\I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_RD_DATA_CNTL/GEN_DATA_CNTL_FIFO.I_DATA_CNTL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3] " *) 
  (* srl_name = "U0/\I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_RD_DATA_CNTL/GEN_DATA_CNTL_FIFO.I_DATA_CNTL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3][0]_srl4 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \INFERRED_GEN.data_reg[3][0]_srl4 
       (.A0(\INFERRED_GEN.cnt_i_reg[1] [0]),
        .A1(\INFERRED_GEN.cnt_i_reg[1] [1]),
        .A2(1'b0),
        .A3(1'b0),
        .CE(sig_next_calc_error_reg_reg),
        .CLK(m_axi_mm2s_aclk),
        .D(in[0]),
        .Q(out[0]));
  LUT3 #(
    .INIT(8'h40)) 
    \INFERRED_GEN.data_reg[3][0]_srl4_i_1 
       (.I0(FIFO_Full_reg),
        .I1(sig_inhibit_rdy_n),
        .I2(sig_mstr2data_cmd_valid),
        .O(sig_next_calc_error_reg_reg));
  (* srl_bus_name = "U0/\I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_RD_DATA_CNTL/GEN_DATA_CNTL_FIFO.I_DATA_CNTL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3] " *) 
  (* srl_name = "U0/\I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_RD_DATA_CNTL/GEN_DATA_CNTL_FIFO.I_DATA_CNTL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3][14]_srl4 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \INFERRED_GEN.data_reg[3][14]_srl4 
       (.A0(\INFERRED_GEN.cnt_i_reg[1] [0]),
        .A1(\INFERRED_GEN.cnt_i_reg[1] [1]),
        .A2(1'b0),
        .A3(1'b0),
        .CE(sig_next_calc_error_reg_reg),
        .CLK(m_axi_mm2s_aclk),
        .D(in[5]),
        .Q(out[1]));
  (* srl_bus_name = "U0/\I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_RD_DATA_CNTL/GEN_DATA_CNTL_FIFO.I_DATA_CNTL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3] " *) 
  (* srl_name = "U0/\I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_RD_DATA_CNTL/GEN_DATA_CNTL_FIFO.I_DATA_CNTL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3][15]_srl4 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \INFERRED_GEN.data_reg[3][15]_srl4 
       (.A0(\INFERRED_GEN.cnt_i_reg[1] [0]),
        .A1(\INFERRED_GEN.cnt_i_reg[1] [1]),
        .A2(1'b0),
        .A3(1'b0),
        .CE(sig_next_calc_error_reg_reg),
        .CLK(m_axi_mm2s_aclk),
        .D(in[6]),
        .Q(out[2]));
  (* srl_bus_name = "U0/\I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_RD_DATA_CNTL/GEN_DATA_CNTL_FIFO.I_DATA_CNTL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3] " *) 
  (* srl_name = "U0/\I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_RD_DATA_CNTL/GEN_DATA_CNTL_FIFO.I_DATA_CNTL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3][16]_srl4 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \INFERRED_GEN.data_reg[3][16]_srl4 
       (.A0(\INFERRED_GEN.cnt_i_reg[1] [0]),
        .A1(\INFERRED_GEN.cnt_i_reg[1] [1]),
        .A2(1'b0),
        .A3(1'b0),
        .CE(sig_next_calc_error_reg_reg),
        .CLK(m_axi_mm2s_aclk),
        .D(in[7]),
        .Q(out[3]));
  (* srl_bus_name = "U0/\I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_RD_DATA_CNTL/GEN_DATA_CNTL_FIFO.I_DATA_CNTL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3] " *) 
  (* srl_name = "U0/\I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_RD_DATA_CNTL/GEN_DATA_CNTL_FIFO.I_DATA_CNTL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3][17]_srl4 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \INFERRED_GEN.data_reg[3][17]_srl4 
       (.A0(\INFERRED_GEN.cnt_i_reg[1] [0]),
        .A1(\INFERRED_GEN.cnt_i_reg[1] [1]),
        .A2(1'b0),
        .A3(1'b0),
        .CE(sig_next_calc_error_reg_reg),
        .CLK(m_axi_mm2s_aclk),
        .D(in[8]),
        .Q(out[4]));
  (* srl_bus_name = "U0/\I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_RD_DATA_CNTL/GEN_DATA_CNTL_FIFO.I_DATA_CNTL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3] " *) 
  (* srl_name = "U0/\I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_RD_DATA_CNTL/GEN_DATA_CNTL_FIFO.I_DATA_CNTL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3][18]_srl4 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \INFERRED_GEN.data_reg[3][18]_srl4 
       (.A0(\INFERRED_GEN.cnt_i_reg[1] [0]),
        .A1(\INFERRED_GEN.cnt_i_reg[1] [1]),
        .A2(1'b0),
        .A3(1'b0),
        .CE(sig_next_calc_error_reg_reg),
        .CLK(m_axi_mm2s_aclk),
        .D(in[9]),
        .Q(out[5]));
  (* srl_bus_name = "U0/\I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_RD_DATA_CNTL/GEN_DATA_CNTL_FIFO.I_DATA_CNTL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3] " *) 
  (* srl_name = "U0/\I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_RD_DATA_CNTL/GEN_DATA_CNTL_FIFO.I_DATA_CNTL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3][19]_srl4 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \INFERRED_GEN.data_reg[3][19]_srl4 
       (.A0(\INFERRED_GEN.cnt_i_reg[1] [0]),
        .A1(\INFERRED_GEN.cnt_i_reg[1] [1]),
        .A2(1'b0),
        .A3(1'b0),
        .CE(sig_next_calc_error_reg_reg),
        .CLK(m_axi_mm2s_aclk),
        .D(in[10]),
        .Q(out[6]));
  (* srl_bus_name = "U0/\I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_RD_DATA_CNTL/GEN_DATA_CNTL_FIFO.I_DATA_CNTL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3] " *) 
  (* srl_name = "U0/\I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_RD_DATA_CNTL/GEN_DATA_CNTL_FIFO.I_DATA_CNTL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3][20]_srl4 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \INFERRED_GEN.data_reg[3][20]_srl4 
       (.A0(\INFERRED_GEN.cnt_i_reg[1] [0]),
        .A1(\INFERRED_GEN.cnt_i_reg[1] [1]),
        .A2(1'b0),
        .A3(1'b0),
        .CE(sig_next_calc_error_reg_reg),
        .CLK(m_axi_mm2s_aclk),
        .D(in[11]),
        .Q(out[7]));
  (* srl_bus_name = "U0/\I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_RD_DATA_CNTL/GEN_DATA_CNTL_FIFO.I_DATA_CNTL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3] " *) 
  (* srl_name = "U0/\I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_RD_DATA_CNTL/GEN_DATA_CNTL_FIFO.I_DATA_CNTL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3][21]_srl4 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \INFERRED_GEN.data_reg[3][21]_srl4 
       (.A0(\INFERRED_GEN.cnt_i_reg[1] [0]),
        .A1(\INFERRED_GEN.cnt_i_reg[1] [1]),
        .A2(1'b0),
        .A3(1'b0),
        .CE(sig_next_calc_error_reg_reg),
        .CLK(m_axi_mm2s_aclk),
        .D(in[12]),
        .Q(out[8]));
  (* srl_bus_name = "U0/\I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_RD_DATA_CNTL/GEN_DATA_CNTL_FIFO.I_DATA_CNTL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3] " *) 
  (* srl_name = "U0/\I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_RD_DATA_CNTL/GEN_DATA_CNTL_FIFO.I_DATA_CNTL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3][23]_srl4 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \INFERRED_GEN.data_reg[3][23]_srl4 
       (.A0(\INFERRED_GEN.cnt_i_reg[1] [0]),
        .A1(\INFERRED_GEN.cnt_i_reg[1] [1]),
        .A2(1'b0),
        .A3(1'b0),
        .CE(sig_next_calc_error_reg_reg),
        .CLK(m_axi_mm2s_aclk),
        .D(in[13]),
        .Q(out[9]));
  (* srl_bus_name = "U0/\I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_RD_DATA_CNTL/GEN_DATA_CNTL_FIFO.I_DATA_CNTL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3] " *) 
  (* srl_name = "U0/\I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_RD_DATA_CNTL/GEN_DATA_CNTL_FIFO.I_DATA_CNTL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3][24]_srl4 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \INFERRED_GEN.data_reg[3][24]_srl4 
       (.A0(\INFERRED_GEN.cnt_i_reg[1] [0]),
        .A1(\INFERRED_GEN.cnt_i_reg[1] [1]),
        .A2(1'b0),
        .A3(1'b0),
        .CE(sig_next_calc_error_reg_reg),
        .CLK(m_axi_mm2s_aclk),
        .D(in[14]),
        .Q(out[10]));
  (* srl_bus_name = "U0/\I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_RD_DATA_CNTL/GEN_DATA_CNTL_FIFO.I_DATA_CNTL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3] " *) 
  (* srl_name = "U0/\I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_RD_DATA_CNTL/GEN_DATA_CNTL_FIFO.I_DATA_CNTL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3][25]_srl4 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \INFERRED_GEN.data_reg[3][25]_srl4 
       (.A0(\INFERRED_GEN.cnt_i_reg[1] [0]),
        .A1(\INFERRED_GEN.cnt_i_reg[1] [1]),
        .A2(1'b0),
        .A3(1'b0),
        .CE(sig_next_calc_error_reg_reg),
        .CLK(m_axi_mm2s_aclk),
        .D(in[15]),
        .Q(out[11]));
  (* srl_bus_name = "U0/\I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_RD_DATA_CNTL/GEN_DATA_CNTL_FIFO.I_DATA_CNTL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3] " *) 
  (* srl_name = "U0/\I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_RD_DATA_CNTL/GEN_DATA_CNTL_FIFO.I_DATA_CNTL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3][26]_srl4 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \INFERRED_GEN.data_reg[3][26]_srl4 
       (.A0(\INFERRED_GEN.cnt_i_reg[1] [0]),
        .A1(\INFERRED_GEN.cnt_i_reg[1] [1]),
        .A2(1'b0),
        .A3(1'b0),
        .CE(sig_next_calc_error_reg_reg),
        .CLK(m_axi_mm2s_aclk),
        .D(in[16]),
        .Q(out[12]));
  (* srl_bus_name = "U0/\I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_RD_DATA_CNTL/GEN_DATA_CNTL_FIFO.I_DATA_CNTL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3] " *) 
  (* srl_name = "U0/\I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_RD_DATA_CNTL/GEN_DATA_CNTL_FIFO.I_DATA_CNTL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3][6]_srl4 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \INFERRED_GEN.data_reg[3][6]_srl4 
       (.A0(\INFERRED_GEN.cnt_i_reg[1] [0]),
        .A1(\INFERRED_GEN.cnt_i_reg[1] [1]),
        .A2(1'b0),
        .A3(1'b0),
        .CE(sig_next_calc_error_reg_reg),
        .CLK(m_axi_mm2s_aclk),
        .D(in[1]),
        .Q(sig_cmd_fifo_data_out[6]));
  (* srl_bus_name = "U0/\I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_RD_DATA_CNTL/GEN_DATA_CNTL_FIFO.I_DATA_CNTL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3] " *) 
  (* srl_name = "U0/\I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_RD_DATA_CNTL/GEN_DATA_CNTL_FIFO.I_DATA_CNTL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3][7]_srl4 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \INFERRED_GEN.data_reg[3][7]_srl4 
       (.A0(\INFERRED_GEN.cnt_i_reg[1] [0]),
        .A1(\INFERRED_GEN.cnt_i_reg[1] [1]),
        .A2(1'b0),
        .A3(1'b0),
        .CE(sig_next_calc_error_reg_reg),
        .CLK(m_axi_mm2s_aclk),
        .D(in[2]),
        .Q(sig_cmd_fifo_data_out[7]));
  (* srl_bus_name = "U0/\I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_RD_DATA_CNTL/GEN_DATA_CNTL_FIFO.I_DATA_CNTL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3] " *) 
  (* srl_name = "U0/\I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_RD_DATA_CNTL/GEN_DATA_CNTL_FIFO.I_DATA_CNTL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3][8]_srl4 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \INFERRED_GEN.data_reg[3][8]_srl4 
       (.A0(\INFERRED_GEN.cnt_i_reg[1] [0]),
        .A1(\INFERRED_GEN.cnt_i_reg[1] [1]),
        .A2(1'b0),
        .A3(1'b0),
        .CE(sig_next_calc_error_reg_reg),
        .CLK(m_axi_mm2s_aclk),
        .D(in[3]),
        .Q(sig_cmd_fifo_data_out[8]));
  (* srl_bus_name = "U0/\I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_RD_DATA_CNTL/GEN_DATA_CNTL_FIFO.I_DATA_CNTL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3] " *) 
  (* srl_name = "U0/\I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_RD_DATA_CNTL/GEN_DATA_CNTL_FIFO.I_DATA_CNTL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3][9]_srl4 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \INFERRED_GEN.data_reg[3][9]_srl4 
       (.A0(\INFERRED_GEN.cnt_i_reg[1] [0]),
        .A1(\INFERRED_GEN.cnt_i_reg[1] [1]),
        .A2(1'b0),
        .A3(1'b0),
        .CE(sig_next_calc_error_reg_reg),
        .CLK(m_axi_mm2s_aclk),
        .D(in[4]),
        .Q(sig_cmd_fifo_data_out[9]));
  (* SOFT_HLUTNM = "soft_lutpair202" *) 
  LUT3 #(
    .INIT(8'h8B)) 
    \sig_dbeat_cntr[0]_i_1 
       (.I0(sig_cmd_fifo_data_out[6]),
        .I1(sig_last_dbeat_reg),
        .I2(Q[0]),
        .O(D[0]));
  (* SOFT_HLUTNM = "soft_lutpair202" *) 
  LUT4 #(
    .INIT(16'hB88B)) 
    \sig_dbeat_cntr[1]_i_1 
       (.I0(sig_cmd_fifo_data_out[7]),
        .I1(sig_last_dbeat_reg),
        .I2(Q[1]),
        .I3(Q[0]),
        .O(D[1]));
  LUT5 #(
    .INIT(32'hB8B8B88B)) 
    \sig_dbeat_cntr[2]_i_1 
       (.I0(sig_cmd_fifo_data_out[8]),
        .I1(sig_last_dbeat_reg),
        .I2(Q[2]),
        .I3(Q[0]),
        .I4(Q[1]),
        .O(D[2]));
  LUT6 #(
    .INIT(64'hB8B8B8B8B8B8B88B)) 
    \sig_dbeat_cntr[3]_i_1 
       (.I0(sig_cmd_fifo_data_out[9]),
        .I1(sig_last_dbeat_reg),
        .I2(Q[3]),
        .I3(Q[2]),
        .I4(Q[1]),
        .I5(Q[0]),
        .O(D[3]));
  LUT5 #(
    .INIT(32'hC0C000A0)) 
    sig_first_dbeat_i_1
       (.I0(sig_first_dbeat_reg_1),
        .I1(sig_first_dbeat_reg_0),
        .I2(sig_cmd_stat_rst_user_reg_n_cdc_from_reg),
        .I3(\sig_dbeat_cntr_reg[5] ),
        .I4(sig_last_dbeat_reg),
        .O(sig_first_dbeat_reg));
  LUT4 #(
    .INIT(16'hFFFE)) 
    sig_last_dbeat_i_3
       (.I0(sig_cmd_fifo_data_out[9]),
        .I1(sig_cmd_fifo_data_out[6]),
        .I2(sig_cmd_fifo_data_out[8]),
        .I3(sig_cmd_fifo_data_out[7]),
        .O(sig_first_dbeat_reg_0));
endmodule

(* ORIG_REF_NAME = "dynshreg_f" *) 
module design_1_axi_dma_0_0_dynshreg_f__parameterized5
   (\GEN_ENABLE_INDET_BTT.sig_coelsc_decerr_reg_reg ,
    \GEN_ENABLE_INDET_BTT.sig_coelsc_slverr_reg_reg ,
    \GEN_ENABLE_INDET_BTT.sig_coelsc_slverr_reg_reg_0 ,
    sig_data2wsc_calc_err_reg,
    sel,
    m_axi_s2mm_bresp,
    addr,
    m_axi_s2mm_aclk);
  output \GEN_ENABLE_INDET_BTT.sig_coelsc_decerr_reg_reg ;
  output \GEN_ENABLE_INDET_BTT.sig_coelsc_slverr_reg_reg ;
  input [1:0]\GEN_ENABLE_INDET_BTT.sig_coelsc_slverr_reg_reg_0 ;
  input [0:0]sig_data2wsc_calc_err_reg;
  input sel;
  input [1:0]m_axi_s2mm_bresp;
  input [0:2]addr;
  input m_axi_s2mm_aclk;

  wire \GEN_ENABLE_INDET_BTT.sig_coelsc_decerr_reg_reg ;
  wire \GEN_ENABLE_INDET_BTT.sig_coelsc_slverr_reg_reg ;
  wire [1:0]\GEN_ENABLE_INDET_BTT.sig_coelsc_slverr_reg_reg_0 ;
  wire [0:2]addr;
  wire m_axi_s2mm_aclk;
  wire [1:0]m_axi_s2mm_bresp;
  wire sel;
  wire [0:0]sig_data2wsc_calc_err_reg;
  wire [1:0]sig_wresp_sfifo_out;

  (* SOFT_HLUTNM = "soft_lutpair270" *) 
  LUT4 #(
    .INIT(16'h00EA)) 
    \GEN_ENABLE_INDET_BTT.sig_coelsc_decerr_reg_i_1 
       (.I0(\GEN_ENABLE_INDET_BTT.sig_coelsc_slverr_reg_reg_0 [0]),
        .I1(sig_wresp_sfifo_out[0]),
        .I2(sig_wresp_sfifo_out[1]),
        .I3(sig_data2wsc_calc_err_reg),
        .O(\GEN_ENABLE_INDET_BTT.sig_coelsc_decerr_reg_reg ));
  (* SOFT_HLUTNM = "soft_lutpair270" *) 
  LUT4 #(
    .INIT(16'h00AE)) 
    \GEN_ENABLE_INDET_BTT.sig_coelsc_slverr_reg_i_1 
       (.I0(\GEN_ENABLE_INDET_BTT.sig_coelsc_slverr_reg_reg_0 [1]),
        .I1(sig_wresp_sfifo_out[1]),
        .I2(sig_wresp_sfifo_out[0]),
        .I3(sig_data2wsc_calc_err_reg),
        .O(\GEN_ENABLE_INDET_BTT.sig_coelsc_slverr_reg_reg ));
  (* srl_bus_name = "U0/\I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_WR_STATUS_CNTLR/I_WRESP_STATUS_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[5] " *) 
  (* srl_name = "U0/\I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_WR_STATUS_CNTLR/I_WRESP_STATUS_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[5][0]_srl6 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \INFERRED_GEN.data_reg[5][0]_srl6 
       (.A0(addr[2]),
        .A1(addr[1]),
        .A2(addr[0]),
        .A3(1'b0),
        .CE(sel),
        .CLK(m_axi_s2mm_aclk),
        .D(m_axi_s2mm_bresp[0]),
        .Q(sig_wresp_sfifo_out[0]));
  (* srl_bus_name = "U0/\I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_WR_STATUS_CNTLR/I_WRESP_STATUS_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[5] " *) 
  (* srl_name = "U0/\I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_WR_STATUS_CNTLR/I_WRESP_STATUS_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[5][1]_srl6 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \INFERRED_GEN.data_reg[5][1]_srl6 
       (.A0(addr[2]),
        .A1(addr[1]),
        .A2(addr[0]),
        .A3(1'b0),
        .CE(sel),
        .CLK(m_axi_s2mm_aclk),
        .D(m_axi_s2mm_bresp[1]),
        .Q(sig_wresp_sfifo_out[1]));
endmodule

(* ORIG_REF_NAME = "dynshreg_f" *) 
module design_1_axi_dma_0_0_dynshreg_f__parameterized6
   (E,
    \GEN_ENABLE_INDET_BTT.sig_coelsc_eop_reg ,
    \sig_wdc_statcnt_reg[3] ,
    D,
    p_4_out,
    out,
    \GEN_ENABLE_INDET_BTT.sig_coelsc_reg_empty_reg ,
    \sig_wdc_statcnt_reg[3]_0 ,
    sig_data2wsc_valid,
    FIFO_Full_reg,
    sig_inhibit_rdy_n,
    \GEN_ENABLE_INDET_BTT.sig_coelsc_interr_reg_reg ,
    Q,
    sig_coelsc_reg_empty,
    \INFERRED_GEN.cnt_i_reg[3] ,
    in,
    m_axi_s2mm_aclk);
  output [0:0]E;
  output \GEN_ENABLE_INDET_BTT.sig_coelsc_eop_reg ;
  output \sig_wdc_statcnt_reg[3] ;
  output [2:0]D;
  output p_4_out;
  output [16:0]out;
  output \GEN_ENABLE_INDET_BTT.sig_coelsc_reg_empty_reg ;
  input [3:0]\sig_wdc_statcnt_reg[3]_0 ;
  input sig_data2wsc_valid;
  input FIFO_Full_reg;
  input sig_inhibit_rdy_n;
  input [0:0]\GEN_ENABLE_INDET_BTT.sig_coelsc_interr_reg_reg ;
  input [0:0]Q;
  input sig_coelsc_reg_empty;
  input [3:0]\INFERRED_GEN.cnt_i_reg[3] ;
  input [16:0]in;
  input m_axi_s2mm_aclk;

  wire [2:0]D;
  wire [0:0]E;
  wire FIFO_Full_reg;
  wire \GEN_ENABLE_INDET_BTT.sig_coelsc_eop_reg ;
  wire [0:0]\GEN_ENABLE_INDET_BTT.sig_coelsc_interr_reg_reg ;
  wire \GEN_ENABLE_INDET_BTT.sig_coelsc_reg_empty_reg ;
  wire [3:0]\INFERRED_GEN.cnt_i_reg[3] ;
  wire [0:0]Q;
  wire [16:0]in;
  wire m_axi_s2mm_aclk;
  wire [16:0]out;
  wire p_4_out;
  wire sig_coelsc_reg_empty;
  wire sig_data2wsc_valid;
  wire sig_inhibit_rdy_n;
  wire \sig_wdc_statcnt_reg[3] ;
  wire [3:0]\sig_wdc_statcnt_reg[3]_0 ;

  (* SOFT_HLUTNM = "soft_lutpair269" *) 
  LUT2 #(
    .INIT(4'hE)) 
    \GEN_ENABLE_INDET_BTT.sig_coelsc_interr_reg_i_3 
       (.I0(\GEN_ENABLE_INDET_BTT.sig_coelsc_interr_reg_reg ),
        .I1(out[0]),
        .O(p_4_out));
  LUT1 #(
    .INIT(2'h1)) 
    \GEN_ENABLE_INDET_BTT.sig_coelsc_reg_empty_i_1 
       (.I0(out[1]),
        .O(\GEN_ENABLE_INDET_BTT.sig_coelsc_reg_empty_reg ));
  (* SOFT_HLUTNM = "soft_lutpair269" *) 
  LUT4 #(
    .INIT(16'h00D0)) 
    \INFERRED_GEN.cnt_i[1]_i_2__1 
       (.I0(Q),
        .I1(out[0]),
        .I2(sig_coelsc_reg_empty),
        .I3(\INFERRED_GEN.cnt_i_reg[3] [3]),
        .O(\sig_wdc_statcnt_reg[3] ));
  (* srl_bus_name = "U0/\I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_WR_STATUS_CNTLR/GEN_ENABLE_INDET_BTT.I_SF_DATA_CNTL_STATUS_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[5] " *) 
  (* srl_name = "U0/\I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_WR_STATUS_CNTLR/GEN_ENABLE_INDET_BTT.I_SF_DATA_CNTL_STATUS_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[5][10]_srl6 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \INFERRED_GEN.data_reg[5][10]_srl6 
       (.A0(\INFERRED_GEN.cnt_i_reg[3] [0]),
        .A1(\INFERRED_GEN.cnt_i_reg[3] [1]),
        .A2(\INFERRED_GEN.cnt_i_reg[3] [2]),
        .A3(1'b0),
        .CE(\GEN_ENABLE_INDET_BTT.sig_coelsc_eop_reg ),
        .CLK(m_axi_s2mm_aclk),
        .D(in[6]),
        .Q(out[6]));
  (* srl_bus_name = "U0/\I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_WR_STATUS_CNTLR/GEN_ENABLE_INDET_BTT.I_SF_DATA_CNTL_STATUS_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[5] " *) 
  (* srl_name = "U0/\I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_WR_STATUS_CNTLR/GEN_ENABLE_INDET_BTT.I_SF_DATA_CNTL_STATUS_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[5][11]_srl6 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \INFERRED_GEN.data_reg[5][11]_srl6 
       (.A0(\INFERRED_GEN.cnt_i_reg[3] [0]),
        .A1(\INFERRED_GEN.cnt_i_reg[3] [1]),
        .A2(\INFERRED_GEN.cnt_i_reg[3] [2]),
        .A3(1'b0),
        .CE(\GEN_ENABLE_INDET_BTT.sig_coelsc_eop_reg ),
        .CLK(m_axi_s2mm_aclk),
        .D(in[7]),
        .Q(out[7]));
  (* srl_bus_name = "U0/\I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_WR_STATUS_CNTLR/GEN_ENABLE_INDET_BTT.I_SF_DATA_CNTL_STATUS_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[5] " *) 
  (* srl_name = "U0/\I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_WR_STATUS_CNTLR/GEN_ENABLE_INDET_BTT.I_SF_DATA_CNTL_STATUS_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[5][12]_srl6 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \INFERRED_GEN.data_reg[5][12]_srl6 
       (.A0(\INFERRED_GEN.cnt_i_reg[3] [0]),
        .A1(\INFERRED_GEN.cnt_i_reg[3] [1]),
        .A2(\INFERRED_GEN.cnt_i_reg[3] [2]),
        .A3(1'b0),
        .CE(\GEN_ENABLE_INDET_BTT.sig_coelsc_eop_reg ),
        .CLK(m_axi_s2mm_aclk),
        .D(in[8]),
        .Q(out[8]));
  (* srl_bus_name = "U0/\I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_WR_STATUS_CNTLR/GEN_ENABLE_INDET_BTT.I_SF_DATA_CNTL_STATUS_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[5] " *) 
  (* srl_name = "U0/\I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_WR_STATUS_CNTLR/GEN_ENABLE_INDET_BTT.I_SF_DATA_CNTL_STATUS_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[5][13]_srl6 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \INFERRED_GEN.data_reg[5][13]_srl6 
       (.A0(\INFERRED_GEN.cnt_i_reg[3] [0]),
        .A1(\INFERRED_GEN.cnt_i_reg[3] [1]),
        .A2(\INFERRED_GEN.cnt_i_reg[3] [2]),
        .A3(1'b0),
        .CE(\GEN_ENABLE_INDET_BTT.sig_coelsc_eop_reg ),
        .CLK(m_axi_s2mm_aclk),
        .D(in[9]),
        .Q(out[9]));
  (* srl_bus_name = "U0/\I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_WR_STATUS_CNTLR/GEN_ENABLE_INDET_BTT.I_SF_DATA_CNTL_STATUS_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[5] " *) 
  (* srl_name = "U0/\I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_WR_STATUS_CNTLR/GEN_ENABLE_INDET_BTT.I_SF_DATA_CNTL_STATUS_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[5][14]_srl6 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \INFERRED_GEN.data_reg[5][14]_srl6 
       (.A0(\INFERRED_GEN.cnt_i_reg[3] [0]),
        .A1(\INFERRED_GEN.cnt_i_reg[3] [1]),
        .A2(\INFERRED_GEN.cnt_i_reg[3] [2]),
        .A3(1'b0),
        .CE(\GEN_ENABLE_INDET_BTT.sig_coelsc_eop_reg ),
        .CLK(m_axi_s2mm_aclk),
        .D(in[10]),
        .Q(out[10]));
  (* srl_bus_name = "U0/\I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_WR_STATUS_CNTLR/GEN_ENABLE_INDET_BTT.I_SF_DATA_CNTL_STATUS_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[5] " *) 
  (* srl_name = "U0/\I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_WR_STATUS_CNTLR/GEN_ENABLE_INDET_BTT.I_SF_DATA_CNTL_STATUS_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[5][15]_srl6 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \INFERRED_GEN.data_reg[5][15]_srl6 
       (.A0(\INFERRED_GEN.cnt_i_reg[3] [0]),
        .A1(\INFERRED_GEN.cnt_i_reg[3] [1]),
        .A2(\INFERRED_GEN.cnt_i_reg[3] [2]),
        .A3(1'b0),
        .CE(\GEN_ENABLE_INDET_BTT.sig_coelsc_eop_reg ),
        .CLK(m_axi_s2mm_aclk),
        .D(in[11]),
        .Q(out[11]));
  (* srl_bus_name = "U0/\I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_WR_STATUS_CNTLR/GEN_ENABLE_INDET_BTT.I_SF_DATA_CNTL_STATUS_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[5] " *) 
  (* srl_name = "U0/\I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_WR_STATUS_CNTLR/GEN_ENABLE_INDET_BTT.I_SF_DATA_CNTL_STATUS_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[5][16]_srl6 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \INFERRED_GEN.data_reg[5][16]_srl6 
       (.A0(\INFERRED_GEN.cnt_i_reg[3] [0]),
        .A1(\INFERRED_GEN.cnt_i_reg[3] [1]),
        .A2(\INFERRED_GEN.cnt_i_reg[3] [2]),
        .A3(1'b0),
        .CE(\GEN_ENABLE_INDET_BTT.sig_coelsc_eop_reg ),
        .CLK(m_axi_s2mm_aclk),
        .D(in[12]),
        .Q(out[12]));
  (* srl_bus_name = "U0/\I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_WR_STATUS_CNTLR/GEN_ENABLE_INDET_BTT.I_SF_DATA_CNTL_STATUS_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[5] " *) 
  (* srl_name = "U0/\I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_WR_STATUS_CNTLR/GEN_ENABLE_INDET_BTT.I_SF_DATA_CNTL_STATUS_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[5][17]_srl6 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \INFERRED_GEN.data_reg[5][17]_srl6 
       (.A0(\INFERRED_GEN.cnt_i_reg[3] [0]),
        .A1(\INFERRED_GEN.cnt_i_reg[3] [1]),
        .A2(\INFERRED_GEN.cnt_i_reg[3] [2]),
        .A3(1'b0),
        .CE(\GEN_ENABLE_INDET_BTT.sig_coelsc_eop_reg ),
        .CLK(m_axi_s2mm_aclk),
        .D(in[13]),
        .Q(out[13]));
  (* srl_bus_name = "U0/\I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_WR_STATUS_CNTLR/GEN_ENABLE_INDET_BTT.I_SF_DATA_CNTL_STATUS_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[5] " *) 
  (* srl_name = "U0/\I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_WR_STATUS_CNTLR/GEN_ENABLE_INDET_BTT.I_SF_DATA_CNTL_STATUS_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[5][18]_srl6 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \INFERRED_GEN.data_reg[5][18]_srl6 
       (.A0(\INFERRED_GEN.cnt_i_reg[3] [0]),
        .A1(\INFERRED_GEN.cnt_i_reg[3] [1]),
        .A2(\INFERRED_GEN.cnt_i_reg[3] [2]),
        .A3(1'b0),
        .CE(\GEN_ENABLE_INDET_BTT.sig_coelsc_eop_reg ),
        .CLK(m_axi_s2mm_aclk),
        .D(in[14]),
        .Q(out[14]));
  (* srl_bus_name = "U0/\I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_WR_STATUS_CNTLR/GEN_ENABLE_INDET_BTT.I_SF_DATA_CNTL_STATUS_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[5] " *) 
  (* srl_name = "U0/\I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_WR_STATUS_CNTLR/GEN_ENABLE_INDET_BTT.I_SF_DATA_CNTL_STATUS_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[5][19]_srl6 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \INFERRED_GEN.data_reg[5][19]_srl6 
       (.A0(\INFERRED_GEN.cnt_i_reg[3] [0]),
        .A1(\INFERRED_GEN.cnt_i_reg[3] [1]),
        .A2(\INFERRED_GEN.cnt_i_reg[3] [2]),
        .A3(1'b0),
        .CE(\GEN_ENABLE_INDET_BTT.sig_coelsc_eop_reg ),
        .CLK(m_axi_s2mm_aclk),
        .D(in[15]),
        .Q(out[15]));
  (* srl_bus_name = "U0/\I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_WR_STATUS_CNTLR/GEN_ENABLE_INDET_BTT.I_SF_DATA_CNTL_STATUS_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[5] " *) 
  (* srl_name = "U0/\I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_WR_STATUS_CNTLR/GEN_ENABLE_INDET_BTT.I_SF_DATA_CNTL_STATUS_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[5][20]_srl6 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \INFERRED_GEN.data_reg[5][20]_srl6 
       (.A0(\INFERRED_GEN.cnt_i_reg[3] [0]),
        .A1(\INFERRED_GEN.cnt_i_reg[3] [1]),
        .A2(\INFERRED_GEN.cnt_i_reg[3] [2]),
        .A3(1'b0),
        .CE(\GEN_ENABLE_INDET_BTT.sig_coelsc_eop_reg ),
        .CLK(m_axi_s2mm_aclk),
        .D(in[16]),
        .Q(out[16]));
  (* srl_bus_name = "U0/\I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_WR_STATUS_CNTLR/GEN_ENABLE_INDET_BTT.I_SF_DATA_CNTL_STATUS_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[5] " *) 
  (* srl_name = "U0/\I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_WR_STATUS_CNTLR/GEN_ENABLE_INDET_BTT.I_SF_DATA_CNTL_STATUS_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[5][4]_srl6 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \INFERRED_GEN.data_reg[5][4]_srl6 
       (.A0(\INFERRED_GEN.cnt_i_reg[3] [0]),
        .A1(\INFERRED_GEN.cnt_i_reg[3] [1]),
        .A2(\INFERRED_GEN.cnt_i_reg[3] [2]),
        .A3(1'b0),
        .CE(\GEN_ENABLE_INDET_BTT.sig_coelsc_eop_reg ),
        .CLK(m_axi_s2mm_aclk),
        .D(in[0]),
        .Q(out[0]));
  LUT3 #(
    .INIT(8'h20)) 
    \INFERRED_GEN.data_reg[5][4]_srl6_i_1 
       (.I0(sig_data2wsc_valid),
        .I1(FIFO_Full_reg),
        .I2(sig_inhibit_rdy_n),
        .O(\GEN_ENABLE_INDET_BTT.sig_coelsc_eop_reg ));
  (* srl_bus_name = "U0/\I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_WR_STATUS_CNTLR/GEN_ENABLE_INDET_BTT.I_SF_DATA_CNTL_STATUS_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[5] " *) 
  (* srl_name = "U0/\I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_WR_STATUS_CNTLR/GEN_ENABLE_INDET_BTT.I_SF_DATA_CNTL_STATUS_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[5][5]_srl6 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \INFERRED_GEN.data_reg[5][5]_srl6 
       (.A0(\INFERRED_GEN.cnt_i_reg[3] [0]),
        .A1(\INFERRED_GEN.cnt_i_reg[3] [1]),
        .A2(\INFERRED_GEN.cnt_i_reg[3] [2]),
        .A3(1'b0),
        .CE(\GEN_ENABLE_INDET_BTT.sig_coelsc_eop_reg ),
        .CLK(m_axi_s2mm_aclk),
        .D(in[1]),
        .Q(out[1]));
  (* srl_bus_name = "U0/\I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_WR_STATUS_CNTLR/GEN_ENABLE_INDET_BTT.I_SF_DATA_CNTL_STATUS_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[5] " *) 
  (* srl_name = "U0/\I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_WR_STATUS_CNTLR/GEN_ENABLE_INDET_BTT.I_SF_DATA_CNTL_STATUS_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[5][6]_srl6 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \INFERRED_GEN.data_reg[5][6]_srl6 
       (.A0(\INFERRED_GEN.cnt_i_reg[3] [0]),
        .A1(\INFERRED_GEN.cnt_i_reg[3] [1]),
        .A2(\INFERRED_GEN.cnt_i_reg[3] [2]),
        .A3(1'b0),
        .CE(\GEN_ENABLE_INDET_BTT.sig_coelsc_eop_reg ),
        .CLK(m_axi_s2mm_aclk),
        .D(in[2]),
        .Q(out[2]));
  (* srl_bus_name = "U0/\I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_WR_STATUS_CNTLR/GEN_ENABLE_INDET_BTT.I_SF_DATA_CNTL_STATUS_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[5] " *) 
  (* srl_name = "U0/\I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_WR_STATUS_CNTLR/GEN_ENABLE_INDET_BTT.I_SF_DATA_CNTL_STATUS_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[5][7]_srl6 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \INFERRED_GEN.data_reg[5][7]_srl6 
       (.A0(\INFERRED_GEN.cnt_i_reg[3] [0]),
        .A1(\INFERRED_GEN.cnt_i_reg[3] [1]),
        .A2(\INFERRED_GEN.cnt_i_reg[3] [2]),
        .A3(1'b0),
        .CE(\GEN_ENABLE_INDET_BTT.sig_coelsc_eop_reg ),
        .CLK(m_axi_s2mm_aclk),
        .D(in[3]),
        .Q(out[3]));
  (* srl_bus_name = "U0/\I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_WR_STATUS_CNTLR/GEN_ENABLE_INDET_BTT.I_SF_DATA_CNTL_STATUS_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[5] " *) 
  (* srl_name = "U0/\I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_WR_STATUS_CNTLR/GEN_ENABLE_INDET_BTT.I_SF_DATA_CNTL_STATUS_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[5][8]_srl6 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \INFERRED_GEN.data_reg[5][8]_srl6 
       (.A0(\INFERRED_GEN.cnt_i_reg[3] [0]),
        .A1(\INFERRED_GEN.cnt_i_reg[3] [1]),
        .A2(\INFERRED_GEN.cnt_i_reg[3] [2]),
        .A3(1'b0),
        .CE(\GEN_ENABLE_INDET_BTT.sig_coelsc_eop_reg ),
        .CLK(m_axi_s2mm_aclk),
        .D(in[4]),
        .Q(out[4]));
  (* srl_bus_name = "U0/\I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_WR_STATUS_CNTLR/GEN_ENABLE_INDET_BTT.I_SF_DATA_CNTL_STATUS_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[5] " *) 
  (* srl_name = "U0/\I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_WR_STATUS_CNTLR/GEN_ENABLE_INDET_BTT.I_SF_DATA_CNTL_STATUS_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[5][9]_srl6 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \INFERRED_GEN.data_reg[5][9]_srl6 
       (.A0(\INFERRED_GEN.cnt_i_reg[3] [0]),
        .A1(\INFERRED_GEN.cnt_i_reg[3] [1]),
        .A2(\INFERRED_GEN.cnt_i_reg[3] [2]),
        .A3(1'b0),
        .CE(\GEN_ENABLE_INDET_BTT.sig_coelsc_eop_reg ),
        .CLK(m_axi_s2mm_aclk),
        .D(in[5]),
        .Q(out[5]));
  LUT6 #(
    .INIT(64'hDD2022DDDD2222DD)) 
    \sig_wdc_statcnt[1]_i_1 
       (.I0(\GEN_ENABLE_INDET_BTT.sig_coelsc_eop_reg ),
        .I1(\sig_wdc_statcnt_reg[3] ),
        .I2(\sig_wdc_statcnt_reg[3]_0 [3]),
        .I3(\sig_wdc_statcnt_reg[3]_0 [0]),
        .I4(\sig_wdc_statcnt_reg[3]_0 [1]),
        .I5(\sig_wdc_statcnt_reg[3]_0 [2]),
        .O(D[0]));
  LUT5 #(
    .INIT(32'hDF20F20D)) 
    \sig_wdc_statcnt[2]_i_1 
       (.I0(\GEN_ENABLE_INDET_BTT.sig_coelsc_eop_reg ),
        .I1(\sig_wdc_statcnt_reg[3] ),
        .I2(\sig_wdc_statcnt_reg[3]_0 [0]),
        .I3(\sig_wdc_statcnt_reg[3]_0 [2]),
        .I4(\sig_wdc_statcnt_reg[3]_0 [1]),
        .O(D[1]));
  LUT6 #(
    .INIT(64'h0000FFFEFFDF0000)) 
    \sig_wdc_statcnt[3]_i_1 
       (.I0(\sig_wdc_statcnt_reg[3]_0 [1]),
        .I1(\sig_wdc_statcnt_reg[3]_0 [0]),
        .I2(\sig_wdc_statcnt_reg[3]_0 [2]),
        .I3(\sig_wdc_statcnt_reg[3]_0 [3]),
        .I4(\GEN_ENABLE_INDET_BTT.sig_coelsc_eop_reg ),
        .I5(\sig_wdc_statcnt_reg[3] ),
        .O(E));
  LUT6 #(
    .INIT(64'hDFFF2000FFBA0045)) 
    \sig_wdc_statcnt[3]_i_2 
       (.I0(\sig_wdc_statcnt_reg[3]_0 [0]),
        .I1(\sig_wdc_statcnt_reg[3] ),
        .I2(\GEN_ENABLE_INDET_BTT.sig_coelsc_eop_reg ),
        .I3(\sig_wdc_statcnt_reg[3]_0 [1]),
        .I4(\sig_wdc_statcnt_reg[3]_0 [3]),
        .I5(\sig_wdc_statcnt_reg[3]_0 [2]),
        .O(D[2]));
endmodule

(* ORIG_REF_NAME = "dynshreg_f" *) 
module design_1_axi_dma_0_0_dynshreg_f__parameterized7
   (sig_wr_fifo,
    \FSM_sequential_sig_cmdcntl_sm_state_reg[0] ,
    out,
    sig_sm_pop_cmd_fifo_ns,
    D,
    p_9_out,
    FIFO_Full_reg,
    sig_inhibit_rdy_n_reg,
    Q,
    \FSM_sequential_sig_cmdcntl_sm_state_reg[0]_0 ,
    p_7_out,
    \FSM_sequential_sig_cmdcntl_sm_state_reg[2] ,
    sig_need_cmd_flush,
    in,
    m_axi_s2mm_aclk);
  output sig_wr_fifo;
  output \FSM_sequential_sig_cmdcntl_sm_state_reg[0] ;
  output [15:0]out;
  output sig_sm_pop_cmd_fifo_ns;
  output [0:0]D;
  input p_9_out;
  input FIFO_Full_reg;
  input sig_inhibit_rdy_n_reg;
  input [2:0]Q;
  input \FSM_sequential_sig_cmdcntl_sm_state_reg[0]_0 ;
  input p_7_out;
  input [2:0]\FSM_sequential_sig_cmdcntl_sm_state_reg[2] ;
  input sig_need_cmd_flush;
  input [15:0]in;
  input m_axi_s2mm_aclk;

  wire [0:0]D;
  wire FIFO_Full_reg;
  wire \FSM_sequential_sig_cmdcntl_sm_state[1]_i_2_n_0 ;
  wire \FSM_sequential_sig_cmdcntl_sm_state_reg[0] ;
  wire \FSM_sequential_sig_cmdcntl_sm_state_reg[0]_0 ;
  wire [2:0]\FSM_sequential_sig_cmdcntl_sm_state_reg[2] ;
  wire [2:0]Q;
  wire [15:0]in;
  wire m_axi_s2mm_aclk;
  wire [15:0]out;
  wire p_7_out;
  wire p_9_out;
  wire sig_inhibit_rdy_n_reg;
  wire sig_need_cmd_flush;
  wire sig_sm_pop_cmd_fifo_ns;
  wire sig_wr_fifo;

  (* SOFT_HLUTNM = "soft_lutpair247" *) 
  LUT2 #(
    .INIT(4'h2)) 
    \FSM_sequential_sig_cmdcntl_sm_state[0]_i_4 
       (.I0(out[15]),
        .I1(Q[2]),
        .O(\FSM_sequential_sig_cmdcntl_sm_state_reg[0] ));
  LUT5 #(
    .INIT(32'h00045504)) 
    \FSM_sequential_sig_cmdcntl_sm_state[1]_i_1 
       (.I0(\FSM_sequential_sig_cmdcntl_sm_state_reg[2] [2]),
        .I1(\FSM_sequential_sig_cmdcntl_sm_state_reg[2] [1]),
        .I2(out[14]),
        .I3(\FSM_sequential_sig_cmdcntl_sm_state_reg[2] [0]),
        .I4(\FSM_sequential_sig_cmdcntl_sm_state[1]_i_2_n_0 ),
        .O(D));
  (* SOFT_HLUTNM = "soft_lutpair247" *) 
  LUT5 #(
    .INIT(32'h0FFB0AFB)) 
    \FSM_sequential_sig_cmdcntl_sm_state[1]_i_2 
       (.I0(out[15]),
        .I1(p_7_out),
        .I2(Q[2]),
        .I3(\FSM_sequential_sig_cmdcntl_sm_state_reg[2] [1]),
        .I4(sig_need_cmd_flush),
        .O(\FSM_sequential_sig_cmdcntl_sm_state[1]_i_2_n_0 ));
  (* srl_bus_name = "U0/\I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER/I_DRE_CNTL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3] " *) 
  (* srl_name = "U0/\I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER/I_DRE_CNTL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3][10]_srl4 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \INFERRED_GEN.data_reg[3][10]_srl4 
       (.A0(Q[0]),
        .A1(Q[1]),
        .A2(1'b0),
        .A3(1'b0),
        .CE(sig_wr_fifo),
        .CLK(m_axi_s2mm_aclk),
        .D(in[4]),
        .Q(out[4]));
  (* srl_bus_name = "U0/\I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER/I_DRE_CNTL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3] " *) 
  (* srl_name = "U0/\I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER/I_DRE_CNTL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3][11]_srl4 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \INFERRED_GEN.data_reg[3][11]_srl4 
       (.A0(Q[0]),
        .A1(Q[1]),
        .A2(1'b0),
        .A3(1'b0),
        .CE(sig_wr_fifo),
        .CLK(m_axi_s2mm_aclk),
        .D(in[5]),
        .Q(out[5]));
  (* srl_bus_name = "U0/\I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER/I_DRE_CNTL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3] " *) 
  (* srl_name = "U0/\I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER/I_DRE_CNTL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3][12]_srl4 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \INFERRED_GEN.data_reg[3][12]_srl4 
       (.A0(Q[0]),
        .A1(Q[1]),
        .A2(1'b0),
        .A3(1'b0),
        .CE(sig_wr_fifo),
        .CLK(m_axi_s2mm_aclk),
        .D(in[6]),
        .Q(out[6]));
  (* srl_bus_name = "U0/\I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER/I_DRE_CNTL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3] " *) 
  (* srl_name = "U0/\I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER/I_DRE_CNTL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3][13]_srl4 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \INFERRED_GEN.data_reg[3][13]_srl4 
       (.A0(Q[0]),
        .A1(Q[1]),
        .A2(1'b0),
        .A3(1'b0),
        .CE(sig_wr_fifo),
        .CLK(m_axi_s2mm_aclk),
        .D(in[7]),
        .Q(out[7]));
  (* srl_bus_name = "U0/\I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER/I_DRE_CNTL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3] " *) 
  (* srl_name = "U0/\I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER/I_DRE_CNTL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3][14]_srl4 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \INFERRED_GEN.data_reg[3][14]_srl4 
       (.A0(Q[0]),
        .A1(Q[1]),
        .A2(1'b0),
        .A3(1'b0),
        .CE(sig_wr_fifo),
        .CLK(m_axi_s2mm_aclk),
        .D(in[8]),
        .Q(out[8]));
  (* srl_bus_name = "U0/\I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER/I_DRE_CNTL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3] " *) 
  (* srl_name = "U0/\I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER/I_DRE_CNTL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3][15]_srl4 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \INFERRED_GEN.data_reg[3][15]_srl4 
       (.A0(Q[0]),
        .A1(Q[1]),
        .A2(1'b0),
        .A3(1'b0),
        .CE(sig_wr_fifo),
        .CLK(m_axi_s2mm_aclk),
        .D(in[9]),
        .Q(out[9]));
  (* srl_bus_name = "U0/\I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER/I_DRE_CNTL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3] " *) 
  (* srl_name = "U0/\I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER/I_DRE_CNTL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3][16]_srl4 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \INFERRED_GEN.data_reg[3][16]_srl4 
       (.A0(Q[0]),
        .A1(Q[1]),
        .A2(1'b0),
        .A3(1'b0),
        .CE(sig_wr_fifo),
        .CLK(m_axi_s2mm_aclk),
        .D(in[10]),
        .Q(out[10]));
  (* srl_bus_name = "U0/\I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER/I_DRE_CNTL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3] " *) 
  (* srl_name = "U0/\I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER/I_DRE_CNTL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3][17]_srl4 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \INFERRED_GEN.data_reg[3][17]_srl4 
       (.A0(Q[0]),
        .A1(Q[1]),
        .A2(1'b0),
        .A3(1'b0),
        .CE(sig_wr_fifo),
        .CLK(m_axi_s2mm_aclk),
        .D(in[11]),
        .Q(out[11]));
  (* srl_bus_name = "U0/\I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER/I_DRE_CNTL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3] " *) 
  (* srl_name = "U0/\I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER/I_DRE_CNTL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3][18]_srl4 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \INFERRED_GEN.data_reg[3][18]_srl4 
       (.A0(Q[0]),
        .A1(Q[1]),
        .A2(1'b0),
        .A3(1'b0),
        .CE(sig_wr_fifo),
        .CLK(m_axi_s2mm_aclk),
        .D(in[12]),
        .Q(out[12]));
  (* srl_bus_name = "U0/\I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER/I_DRE_CNTL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3] " *) 
  (* srl_name = "U0/\I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER/I_DRE_CNTL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3][19]_srl4 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \INFERRED_GEN.data_reg[3][19]_srl4 
       (.A0(Q[0]),
        .A1(Q[1]),
        .A2(1'b0),
        .A3(1'b0),
        .CE(sig_wr_fifo),
        .CLK(m_axi_s2mm_aclk),
        .D(in[13]),
        .Q(out[13]));
  (* srl_bus_name = "U0/\I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER/I_DRE_CNTL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3] " *) 
  (* srl_name = "U0/\I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER/I_DRE_CNTL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3][22]_srl4 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \INFERRED_GEN.data_reg[3][22]_srl4 
       (.A0(Q[0]),
        .A1(Q[1]),
        .A2(1'b0),
        .A3(1'b0),
        .CE(sig_wr_fifo),
        .CLK(m_axi_s2mm_aclk),
        .D(in[14]),
        .Q(out[14]));
  (* srl_bus_name = "U0/\I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER/I_DRE_CNTL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3] " *) 
  (* srl_name = "U0/\I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER/I_DRE_CNTL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3][23]_srl4 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \INFERRED_GEN.data_reg[3][23]_srl4 
       (.A0(Q[0]),
        .A1(Q[1]),
        .A2(1'b0),
        .A3(1'b0),
        .CE(sig_wr_fifo),
        .CLK(m_axi_s2mm_aclk),
        .D(in[15]),
        .Q(out[15]));
  (* srl_bus_name = "U0/\I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER/I_DRE_CNTL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3] " *) 
  (* srl_name = "U0/\I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER/I_DRE_CNTL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3][6]_srl4 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \INFERRED_GEN.data_reg[3][6]_srl4 
       (.A0(Q[0]),
        .A1(Q[1]),
        .A2(1'b0),
        .A3(1'b0),
        .CE(sig_wr_fifo),
        .CLK(m_axi_s2mm_aclk),
        .D(in[0]),
        .Q(out[0]));
  LUT3 #(
    .INIT(8'h20)) 
    \INFERRED_GEN.data_reg[3][6]_srl4_i_1__0 
       (.I0(p_9_out),
        .I1(FIFO_Full_reg),
        .I2(sig_inhibit_rdy_n_reg),
        .O(sig_wr_fifo));
  (* srl_bus_name = "U0/\I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER/I_DRE_CNTL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3] " *) 
  (* srl_name = "U0/\I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER/I_DRE_CNTL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3][7]_srl4 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \INFERRED_GEN.data_reg[3][7]_srl4 
       (.A0(Q[0]),
        .A1(Q[1]),
        .A2(1'b0),
        .A3(1'b0),
        .CE(sig_wr_fifo),
        .CLK(m_axi_s2mm_aclk),
        .D(in[1]),
        .Q(out[1]));
  (* srl_bus_name = "U0/\I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER/I_DRE_CNTL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3] " *) 
  (* srl_name = "U0/\I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER/I_DRE_CNTL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3][8]_srl4 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \INFERRED_GEN.data_reg[3][8]_srl4 
       (.A0(Q[0]),
        .A1(Q[1]),
        .A2(1'b0),
        .A3(1'b0),
        .CE(sig_wr_fifo),
        .CLK(m_axi_s2mm_aclk),
        .D(in[2]),
        .Q(out[2]));
  (* srl_bus_name = "U0/\I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER/I_DRE_CNTL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3] " *) 
  (* srl_name = "U0/\I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER/I_DRE_CNTL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3][9]_srl4 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \INFERRED_GEN.data_reg[3][9]_srl4 
       (.A0(Q[0]),
        .A1(Q[1]),
        .A2(1'b0),
        .A3(1'b0),
        .CE(sig_wr_fifo),
        .CLK(m_axi_s2mm_aclk),
        .D(in[3]),
        .Q(out[3]));
  LUT6 #(
    .INIT(64'h0202020002000200)) 
    sig_sm_pop_cmd_fifo_i_1
       (.I0(\FSM_sequential_sig_cmdcntl_sm_state_reg[0]_0 ),
        .I1(out[15]),
        .I2(Q[2]),
        .I3(p_7_out),
        .I4(\FSM_sequential_sig_cmdcntl_sm_state_reg[2] [1]),
        .I5(sig_need_cmd_flush),
        .O(sig_sm_pop_cmd_fifo_ns));
endmodule

(* ORIG_REF_NAME = "dynshreg_f" *) 
module design_1_axi_dma_0_0_dynshreg_f__parameterized8
   (sig_wr_fifo,
    lvar_num_set,
    DIBDI,
    out,
    slice_insert_valid,
    FIFO_Full_reg,
    sig_inhibit_rdy_n_reg,
    \sig_strb_reg_out_reg[3] ,
    \storage_data_reg[8] ,
    Q,
    m_axi_s2mm_aclk);
  output sig_wr_fifo;
  output [0:0]lvar_num_set;
  output [3:0]DIBDI;
  output [7:0]out;
  input slice_insert_valid;
  input FIFO_Full_reg;
  input sig_inhibit_rdy_n_reg;
  input [3:0]\sig_strb_reg_out_reg[3] ;
  input [7:0]\storage_data_reg[8] ;
  input [3:0]Q;
  input m_axi_s2mm_aclk;

  wire [3:0]DIBDI;
  wire FIFO_Full_reg;
  wire [3:0]Q;
  wire [0:0]lvar_num_set;
  wire m_axi_s2mm_aclk;
  wire [7:0]out;
  wire sig_inhibit_rdy_n_reg;
  wire [3:0]\sig_strb_reg_out_reg[3] ;
  wire sig_wr_fifo;
  wire slice_insert_valid;
  wire [7:0]\storage_data_reg[8] ;

  LUT2 #(
    .INIT(4'h8)) 
    \DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM36_NO_ECC.ram_i_6__0 
       (.I0(out[3]),
        .I1(\sig_strb_reg_out_reg[3] [3]),
        .O(DIBDI[3]));
  LUT2 #(
    .INIT(4'h8)) 
    \DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM36_NO_ECC.ram_i_7__0 
       (.I0(out[2]),
        .I1(\sig_strb_reg_out_reg[3] [2]),
        .O(DIBDI[2]));
  LUT2 #(
    .INIT(4'h8)) 
    \DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM36_NO_ECC.ram_i_8__0 
       (.I0(out[1]),
        .I1(\sig_strb_reg_out_reg[3] [1]),
        .O(DIBDI[1]));
  LUT2 #(
    .INIT(4'h8)) 
    \DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM36_NO_ECC.ram_i_9__0 
       (.I0(out[0]),
        .I1(\sig_strb_reg_out_reg[3] [0]),
        .O(DIBDI[0]));
  (* srl_bus_name = "U0/\I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER/GEN_INCLUDE_SCATTER.I_S2MM_SCATTER/I_TSTRB_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[15] " *) 
  (* srl_name = "U0/\I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER/GEN_INCLUDE_SCATTER.I_S2MM_SCATTER/I_TSTRB_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[15][0]_srl16 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \INFERRED_GEN.data_reg[15][0]_srl16 
       (.A0(Q[0]),
        .A1(Q[1]),
        .A2(Q[2]),
        .A3(Q[3]),
        .CE(sig_wr_fifo),
        .CLK(m_axi_s2mm_aclk),
        .D(\storage_data_reg[8] [0]),
        .Q(out[0]));
  LUT3 #(
    .INIT(8'h20)) 
    \INFERRED_GEN.data_reg[15][0]_srl16_i_1 
       (.I0(slice_insert_valid),
        .I1(FIFO_Full_reg),
        .I2(sig_inhibit_rdy_n_reg),
        .O(sig_wr_fifo));
  (* srl_bus_name = "U0/\I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER/GEN_INCLUDE_SCATTER.I_S2MM_SCATTER/I_TSTRB_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[15] " *) 
  (* srl_name = "U0/\I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER/GEN_INCLUDE_SCATTER.I_S2MM_SCATTER/I_TSTRB_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[15][1]_srl16 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \INFERRED_GEN.data_reg[15][1]_srl16 
       (.A0(Q[0]),
        .A1(Q[1]),
        .A2(Q[2]),
        .A3(Q[3]),
        .CE(sig_wr_fifo),
        .CLK(m_axi_s2mm_aclk),
        .D(\storage_data_reg[8] [1]),
        .Q(out[1]));
  (* srl_bus_name = "U0/\I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER/GEN_INCLUDE_SCATTER.I_S2MM_SCATTER/I_TSTRB_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[15] " *) 
  (* srl_name = "U0/\I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER/GEN_INCLUDE_SCATTER.I_S2MM_SCATTER/I_TSTRB_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[15][2]_srl16 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \INFERRED_GEN.data_reg[15][2]_srl16 
       (.A0(Q[0]),
        .A1(Q[1]),
        .A2(Q[2]),
        .A3(Q[3]),
        .CE(sig_wr_fifo),
        .CLK(m_axi_s2mm_aclk),
        .D(\storage_data_reg[8] [2]),
        .Q(out[2]));
  (* srl_bus_name = "U0/\I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER/GEN_INCLUDE_SCATTER.I_S2MM_SCATTER/I_TSTRB_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[15] " *) 
  (* srl_name = "U0/\I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER/GEN_INCLUDE_SCATTER.I_S2MM_SCATTER/I_TSTRB_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[15][3]_srl16 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \INFERRED_GEN.data_reg[15][3]_srl16 
       (.A0(Q[0]),
        .A1(Q[1]),
        .A2(Q[2]),
        .A3(Q[3]),
        .CE(sig_wr_fifo),
        .CLK(m_axi_s2mm_aclk),
        .D(\storage_data_reg[8] [3]),
        .Q(out[3]));
  (* srl_bus_name = "U0/\I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER/GEN_INCLUDE_SCATTER.I_S2MM_SCATTER/I_TSTRB_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[15] " *) 
  (* srl_name = "U0/\I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER/GEN_INCLUDE_SCATTER.I_S2MM_SCATTER/I_TSTRB_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[15][4]_srl16 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \INFERRED_GEN.data_reg[15][4]_srl16 
       (.A0(Q[0]),
        .A1(Q[1]),
        .A2(Q[2]),
        .A3(Q[3]),
        .CE(sig_wr_fifo),
        .CLK(m_axi_s2mm_aclk),
        .D(\storage_data_reg[8] [4]),
        .Q(out[4]));
  (* srl_bus_name = "U0/\I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER/GEN_INCLUDE_SCATTER.I_S2MM_SCATTER/I_TSTRB_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[15] " *) 
  (* srl_name = "U0/\I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER/GEN_INCLUDE_SCATTER.I_S2MM_SCATTER/I_TSTRB_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[15][5]_srl16 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \INFERRED_GEN.data_reg[15][5]_srl16 
       (.A0(Q[0]),
        .A1(Q[1]),
        .A2(Q[2]),
        .A3(Q[3]),
        .CE(sig_wr_fifo),
        .CLK(m_axi_s2mm_aclk),
        .D(\storage_data_reg[8] [5]),
        .Q(out[5]));
  (* srl_bus_name = "U0/\I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER/GEN_INCLUDE_SCATTER.I_S2MM_SCATTER/I_TSTRB_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[15] " *) 
  (* srl_name = "U0/\I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER/GEN_INCLUDE_SCATTER.I_S2MM_SCATTER/I_TSTRB_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[15][6]_srl16 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \INFERRED_GEN.data_reg[15][6]_srl16 
       (.A0(Q[0]),
        .A1(Q[1]),
        .A2(Q[2]),
        .A3(Q[3]),
        .CE(sig_wr_fifo),
        .CLK(m_axi_s2mm_aclk),
        .D(\storage_data_reg[8] [6]),
        .Q(out[6]));
  (* srl_bus_name = "U0/\I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER/GEN_INCLUDE_SCATTER.I_S2MM_SCATTER/I_TSTRB_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[15] " *) 
  (* srl_name = "U0/\I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER/GEN_INCLUDE_SCATTER.I_S2MM_SCATTER/I_TSTRB_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[15][8]_srl16 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \INFERRED_GEN.data_reg[15][8]_srl16 
       (.A0(Q[0]),
        .A1(Q[1]),
        .A2(Q[2]),
        .A3(Q[3]),
        .CE(sig_wr_fifo),
        .CLK(m_axi_s2mm_aclk),
        .D(\storage_data_reg[8] [7]),
        .Q(out[7]));
  LUT6 #(
    .INIT(64'h4000044404440444)) 
    \sig_byte_cntr[0]_i_2 
       (.I0(DIBDI[3]),
        .I1(DIBDI[0]),
        .I2(\sig_strb_reg_out_reg[3] [1]),
        .I3(out[1]),
        .I4(\sig_strb_reg_out_reg[3] [2]),
        .I5(out[2]),
        .O(lvar_num_set));
endmodule

(* ORIG_REF_NAME = "dynshreg_f" *) 
module design_1_axi_dma_0_0_dynshreg_f__parameterized9
   (sig_wr_fifo,
    D,
    \sig_next_strt_strb_reg_reg[2] ,
    sig_first_dbeat_reg,
    sig_single_dbeat_reg,
    sig_last_dbeat_reg,
    out,
    p_11_out,
    FIFO_Full_reg,
    sig_inhibit_rdy_n_reg,
    sig_next_sequential_reg_reg,
    Q,
    \sig_dbeat_cntr_reg[2] ,
    sig_first_dbeat_reg_0,
    sig_cmd_stat_rst_user_reg_n_cdc_from_reg,
    sig_single_dbeat,
    sig_single_dbeat_reg_0,
    sig_first_dbeat1__0,
    sig_last_dbeat_reg_0,
    sig_xfer_calc_err_reg_reg,
    \INFERRED_GEN.cnt_i_reg[1] ,
    m_axi_s2mm_aclk);
  output sig_wr_fifo;
  output [4:0]D;
  output [2:0]\sig_next_strt_strb_reg_reg[2] ;
  output sig_first_dbeat_reg;
  output sig_single_dbeat_reg;
  output sig_last_dbeat_reg;
  output [2:0]out;
  input p_11_out;
  input FIFO_Full_reg;
  input sig_inhibit_rdy_n_reg;
  input sig_next_sequential_reg_reg;
  input [4:0]Q;
  input \sig_dbeat_cntr_reg[2] ;
  input sig_first_dbeat_reg_0;
  input sig_cmd_stat_rst_user_reg_n_cdc_from_reg;
  input sig_single_dbeat;
  input sig_single_dbeat_reg_0;
  input sig_first_dbeat1__0;
  input sig_last_dbeat_reg_0;
  input [9:0]sig_xfer_calc_err_reg_reg;
  input [1:0]\INFERRED_GEN.cnt_i_reg[1] ;
  input m_axi_s2mm_aclk;

  wire [4:0]D;
  wire FIFO_Full_reg;
  wire [1:0]\INFERRED_GEN.cnt_i_reg[1] ;
  wire [4:0]Q;
  wire m_axi_s2mm_aclk;
  wire [2:0]out;
  wire p_11_out;
  wire [10:4]sig_cmd_fifo_data_out;
  wire sig_cmd_stat_rst_user_reg_n_cdc_from_reg;
  wire \sig_dbeat_cntr_reg[2] ;
  wire sig_first_dbeat1__0;
  wire sig_first_dbeat_reg;
  wire sig_first_dbeat_reg_0;
  wire sig_inhibit_rdy_n_reg;
  wire sig_last_dbeat_reg;
  wire sig_last_dbeat_reg_0;
  wire sig_new_len_eq_0;
  wire sig_next_sequential_reg_reg;
  wire [2:0]\sig_next_strt_strb_reg_reg[2] ;
  wire sig_single_dbeat;
  wire sig_single_dbeat_reg;
  wire sig_single_dbeat_reg_0;
  wire sig_wr_fifo;
  wire [9:0]sig_xfer_calc_err_reg_reg;

  (* srl_bus_name = "U0/\I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_WR_DATA_CNTL/GEN_DATA_CNTL_FIFO.I_DATA_CNTL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3] " *) 
  (* srl_name = "U0/\I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_WR_DATA_CNTL/GEN_DATA_CNTL_FIFO.I_DATA_CNTL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3][10]_srl4 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \INFERRED_GEN.data_reg[3][10]_srl4 
       (.A0(\INFERRED_GEN.cnt_i_reg[1] [0]),
        .A1(\INFERRED_GEN.cnt_i_reg[1] [1]),
        .A2(1'b0),
        .A3(1'b0),
        .CE(sig_wr_fifo),
        .CLK(m_axi_s2mm_aclk),
        .D(sig_xfer_calc_err_reg_reg[6]),
        .Q(sig_cmd_fifo_data_out[10]));
  (* srl_bus_name = "U0/\I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_WR_DATA_CNTL/GEN_DATA_CNTL_FIFO.I_DATA_CNTL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3] " *) 
  (* srl_name = "U0/\I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_WR_DATA_CNTL/GEN_DATA_CNTL_FIFO.I_DATA_CNTL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3][24]_srl4 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \INFERRED_GEN.data_reg[3][24]_srl4 
       (.A0(\INFERRED_GEN.cnt_i_reg[1] [0]),
        .A1(\INFERRED_GEN.cnt_i_reg[1] [1]),
        .A2(1'b0),
        .A3(1'b0),
        .CE(sig_wr_fifo),
        .CLK(m_axi_s2mm_aclk),
        .D(sig_xfer_calc_err_reg_reg[7]),
        .Q(out[0]));
  (* srl_bus_name = "U0/\I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_WR_DATA_CNTL/GEN_DATA_CNTL_FIFO.I_DATA_CNTL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3] " *) 
  (* srl_name = "U0/\I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_WR_DATA_CNTL/GEN_DATA_CNTL_FIFO.I_DATA_CNTL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3][25]_srl4 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \INFERRED_GEN.data_reg[3][25]_srl4 
       (.A0(\INFERRED_GEN.cnt_i_reg[1] [0]),
        .A1(\INFERRED_GEN.cnt_i_reg[1] [1]),
        .A2(1'b0),
        .A3(1'b0),
        .CE(sig_wr_fifo),
        .CLK(m_axi_s2mm_aclk),
        .D(sig_xfer_calc_err_reg_reg[8]),
        .Q(out[1]));
  (* srl_bus_name = "U0/\I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_WR_DATA_CNTL/GEN_DATA_CNTL_FIFO.I_DATA_CNTL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3] " *) 
  (* srl_name = "U0/\I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_WR_DATA_CNTL/GEN_DATA_CNTL_FIFO.I_DATA_CNTL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3][26]_srl4 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \INFERRED_GEN.data_reg[3][26]_srl4 
       (.A0(\INFERRED_GEN.cnt_i_reg[1] [0]),
        .A1(\INFERRED_GEN.cnt_i_reg[1] [1]),
        .A2(1'b0),
        .A3(1'b0),
        .CE(sig_wr_fifo),
        .CLK(m_axi_s2mm_aclk),
        .D(sig_xfer_calc_err_reg_reg[9]),
        .Q(out[2]));
  (* srl_bus_name = "U0/\I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_WR_DATA_CNTL/GEN_DATA_CNTL_FIFO.I_DATA_CNTL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3] " *) 
  (* srl_name = "U0/\I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_WR_DATA_CNTL/GEN_DATA_CNTL_FIFO.I_DATA_CNTL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3][4]_srl4 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \INFERRED_GEN.data_reg[3][4]_srl4 
       (.A0(\INFERRED_GEN.cnt_i_reg[1] [0]),
        .A1(\INFERRED_GEN.cnt_i_reg[1] [1]),
        .A2(1'b0),
        .A3(1'b0),
        .CE(sig_wr_fifo),
        .CLK(m_axi_s2mm_aclk),
        .D(sig_xfer_calc_err_reg_reg[0]),
        .Q(sig_cmd_fifo_data_out[4]));
  LUT3 #(
    .INIT(8'h20)) 
    \INFERRED_GEN.data_reg[3][4]_srl4_i_1__1 
       (.I0(p_11_out),
        .I1(FIFO_Full_reg),
        .I2(sig_inhibit_rdy_n_reg),
        .O(sig_wr_fifo));
  (* srl_bus_name = "U0/\I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_WR_DATA_CNTL/GEN_DATA_CNTL_FIFO.I_DATA_CNTL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3] " *) 
  (* srl_name = "U0/\I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_WR_DATA_CNTL/GEN_DATA_CNTL_FIFO.I_DATA_CNTL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3][5]_srl4 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \INFERRED_GEN.data_reg[3][5]_srl4 
       (.A0(\INFERRED_GEN.cnt_i_reg[1] [0]),
        .A1(\INFERRED_GEN.cnt_i_reg[1] [1]),
        .A2(1'b0),
        .A3(1'b0),
        .CE(sig_wr_fifo),
        .CLK(m_axi_s2mm_aclk),
        .D(sig_xfer_calc_err_reg_reg[1]),
        .Q(sig_cmd_fifo_data_out[5]));
  (* srl_bus_name = "U0/\I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_WR_DATA_CNTL/GEN_DATA_CNTL_FIFO.I_DATA_CNTL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3] " *) 
  (* srl_name = "U0/\I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_WR_DATA_CNTL/GEN_DATA_CNTL_FIFO.I_DATA_CNTL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3][6]_srl4 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \INFERRED_GEN.data_reg[3][6]_srl4 
       (.A0(\INFERRED_GEN.cnt_i_reg[1] [0]),
        .A1(\INFERRED_GEN.cnt_i_reg[1] [1]),
        .A2(1'b0),
        .A3(1'b0),
        .CE(sig_wr_fifo),
        .CLK(m_axi_s2mm_aclk),
        .D(sig_xfer_calc_err_reg_reg[2]),
        .Q(sig_cmd_fifo_data_out[6]));
  (* srl_bus_name = "U0/\I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_WR_DATA_CNTL/GEN_DATA_CNTL_FIFO.I_DATA_CNTL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3] " *) 
  (* srl_name = "U0/\I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_WR_DATA_CNTL/GEN_DATA_CNTL_FIFO.I_DATA_CNTL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3][7]_srl4 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \INFERRED_GEN.data_reg[3][7]_srl4 
       (.A0(\INFERRED_GEN.cnt_i_reg[1] [0]),
        .A1(\INFERRED_GEN.cnt_i_reg[1] [1]),
        .A2(1'b0),
        .A3(1'b0),
        .CE(sig_wr_fifo),
        .CLK(m_axi_s2mm_aclk),
        .D(sig_xfer_calc_err_reg_reg[3]),
        .Q(sig_cmd_fifo_data_out[7]));
  (* srl_bus_name = "U0/\I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_WR_DATA_CNTL/GEN_DATA_CNTL_FIFO.I_DATA_CNTL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3] " *) 
  (* srl_name = "U0/\I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_WR_DATA_CNTL/GEN_DATA_CNTL_FIFO.I_DATA_CNTL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3][8]_srl4 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \INFERRED_GEN.data_reg[3][8]_srl4 
       (.A0(\INFERRED_GEN.cnt_i_reg[1] [0]),
        .A1(\INFERRED_GEN.cnt_i_reg[1] [1]),
        .A2(1'b0),
        .A3(1'b0),
        .CE(sig_wr_fifo),
        .CLK(m_axi_s2mm_aclk),
        .D(sig_xfer_calc_err_reg_reg[4]),
        .Q(sig_cmd_fifo_data_out[8]));
  (* srl_bus_name = "U0/\I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_WR_DATA_CNTL/GEN_DATA_CNTL_FIFO.I_DATA_CNTL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3] " *) 
  (* srl_name = "U0/\I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_WR_DATA_CNTL/GEN_DATA_CNTL_FIFO.I_DATA_CNTL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3][9]_srl4 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \INFERRED_GEN.data_reg[3][9]_srl4 
       (.A0(\INFERRED_GEN.cnt_i_reg[1] [0]),
        .A1(\INFERRED_GEN.cnt_i_reg[1] [1]),
        .A2(1'b0),
        .A3(1'b0),
        .CE(sig_wr_fifo),
        .CLK(m_axi_s2mm_aclk),
        .D(sig_xfer_calc_err_reg_reg[5]),
        .Q(sig_cmd_fifo_data_out[9]));
  (* SOFT_HLUTNM = "soft_lutpair261" *) 
  LUT3 #(
    .INIT(8'h8B)) 
    \sig_dbeat_cntr[0]_i_1__0 
       (.I0(sig_cmd_fifo_data_out[6]),
        .I1(sig_next_sequential_reg_reg),
        .I2(Q[0]),
        .O(D[0]));
  (* SOFT_HLUTNM = "soft_lutpair261" *) 
  LUT4 #(
    .INIT(16'hB88B)) 
    \sig_dbeat_cntr[1]_i_1__0 
       (.I0(sig_cmd_fifo_data_out[7]),
        .I1(sig_next_sequential_reg_reg),
        .I2(Q[0]),
        .I3(Q[1]),
        .O(D[1]));
  LUT5 #(
    .INIT(32'hBBB8888B)) 
    \sig_dbeat_cntr[2]_i_1__0 
       (.I0(sig_cmd_fifo_data_out[8]),
        .I1(sig_next_sequential_reg_reg),
        .I2(Q[1]),
        .I3(Q[0]),
        .I4(Q[2]),
        .O(D[2]));
  LUT6 #(
    .INIT(64'hBBBBBBB88888888B)) 
    \sig_dbeat_cntr[3]_i_1__0 
       (.I0(sig_cmd_fifo_data_out[9]),
        .I1(sig_next_sequential_reg_reg),
        .I2(Q[2]),
        .I3(Q[0]),
        .I4(Q[1]),
        .I5(Q[3]),
        .O(D[3]));
  LUT4 #(
    .INIT(16'hB88B)) 
    \sig_dbeat_cntr[4]_i_1 
       (.I0(sig_cmd_fifo_data_out[10]),
        .I1(sig_next_sequential_reg_reg),
        .I2(\sig_dbeat_cntr_reg[2] ),
        .I3(Q[4]),
        .O(D[4]));
  LUT5 #(
    .INIT(32'h303000A0)) 
    sig_first_dbeat_i_1__0
       (.I0(sig_first_dbeat_reg_0),
        .I1(sig_new_len_eq_0),
        .I2(sig_cmd_stat_rst_user_reg_n_cdc_from_reg),
        .I3(sig_single_dbeat),
        .I4(sig_next_sequential_reg_reg),
        .O(sig_first_dbeat_reg));
  LUT6 #(
    .INIT(64'hCCAF0000CCA00000)) 
    sig_last_dbeat_i_1
       (.I0(sig_first_dbeat1__0),
        .I1(sig_new_len_eq_0),
        .I2(sig_single_dbeat),
        .I3(sig_next_sequential_reg_reg),
        .I4(sig_cmd_stat_rst_user_reg_n_cdc_from_reg),
        .I5(sig_last_dbeat_reg_0),
        .O(sig_last_dbeat_reg));
  LUT5 #(
    .INIT(32'h00000001)) 
    sig_last_dbeat_i_3__0
       (.I0(sig_cmd_fifo_data_out[10]),
        .I1(sig_cmd_fifo_data_out[7]),
        .I2(sig_cmd_fifo_data_out[6]),
        .I3(sig_cmd_fifo_data_out[9]),
        .I4(sig_cmd_fifo_data_out[8]),
        .O(sig_new_len_eq_0));
  (* SOFT_HLUTNM = "soft_lutpair262" *) 
  LUT2 #(
    .INIT(4'h1)) 
    \sig_next_strt_strb_reg[0]_i_1 
       (.I0(sig_cmd_fifo_data_out[4]),
        .I1(sig_cmd_fifo_data_out[5]),
        .O(\sig_next_strt_strb_reg_reg[2] [0]));
  LUT1 #(
    .INIT(2'h1)) 
    \sig_next_strt_strb_reg[1]_i_1 
       (.I0(sig_cmd_fifo_data_out[5]),
        .O(\sig_next_strt_strb_reg_reg[2] [1]));
  (* SOFT_HLUTNM = "soft_lutpair262" *) 
  LUT2 #(
    .INIT(4'h7)) 
    \sig_next_strt_strb_reg[2]_i_1 
       (.I0(sig_cmd_fifo_data_out[4]),
        .I1(sig_cmd_fifo_data_out[5]),
        .O(\sig_next_strt_strb_reg_reg[2] [2]));
  LUT5 #(
    .INIT(32'hA300A000)) 
    sig_single_dbeat_i_1
       (.I0(sig_new_len_eq_0),
        .I1(sig_single_dbeat),
        .I2(sig_next_sequential_reg_reg),
        .I3(sig_cmd_stat_rst_user_reg_n_cdc_from_reg),
        .I4(sig_single_dbeat_reg_0),
        .O(sig_single_dbeat_reg));
endmodule

(* ORIG_REF_NAME = "srl_fifo_f" *) 
module design_1_axi_dma_0_0_srl_fifo_f
   (Q,
    m_axi_sg_bready,
    \GEN_OMIT_INDET_BTT.sig_coelsc_decerr_reg_reg ,
    out,
    p_2_out,
    SR,
    m_axi_sg_aclk,
    sig_push_coelsc_reg,
    sig_inhibit_rdy_n,
    m_axi_sg_bvalid,
    sig_rd_fifo__0,
    D,
    sig_data2wsc_calc_err_reg,
    m_axi_sg_bresp);
  output [0:0]Q;
  output m_axi_sg_bready;
  output \GEN_OMIT_INDET_BTT.sig_coelsc_decerr_reg_reg ;
  output [0:0]out;
  output p_2_out;
  input [0:0]SR;
  input m_axi_sg_aclk;
  input sig_push_coelsc_reg;
  input sig_inhibit_rdy_n;
  input m_axi_sg_bvalid;
  input sig_rd_fifo__0;
  input [1:0]D;
  input [0:0]sig_data2wsc_calc_err_reg;
  input [1:0]m_axi_sg_bresp;

  wire [1:0]D;
  wire \GEN_OMIT_INDET_BTT.sig_coelsc_decerr_reg_reg ;
  wire [0:0]Q;
  wire [0:0]SR;
  wire m_axi_sg_aclk;
  wire m_axi_sg_bready;
  wire [1:0]m_axi_sg_bresp;
  wire m_axi_sg_bvalid;
  wire [0:0]out;
  wire p_2_out;
  wire [0:0]sig_data2wsc_calc_err_reg;
  wire sig_inhibit_rdy_n;
  wire sig_push_coelsc_reg;
  wire sig_rd_fifo__0;

  design_1_axi_dma_0_0_srl_fifo_rbu_f I_SRL_FIFO_RBU_F
       (.D(D),
        .\GEN_OMIT_INDET_BTT.sig_coelsc_decerr_reg_reg (\GEN_OMIT_INDET_BTT.sig_coelsc_decerr_reg_reg ),
        .Q(Q),
        .SR(SR),
        .m_axi_sg_aclk(m_axi_sg_aclk),
        .m_axi_sg_bready(m_axi_sg_bready),
        .m_axi_sg_bresp(m_axi_sg_bresp),
        .m_axi_sg_bvalid(m_axi_sg_bvalid),
        .out(out),
        .p_2_out(p_2_out),
        .sig_data2wsc_calc_err_reg(sig_data2wsc_calc_err_reg),
        .sig_inhibit_rdy_n(sig_inhibit_rdy_n),
        .sig_push_coelsc_reg(sig_push_coelsc_reg),
        .sig_rd_fifo__0(sig_rd_fifo__0));
endmodule

(* ORIG_REF_NAME = "srl_fifo_f" *) 
module design_1_axi_dma_0_0_srl_fifo_f__parameterized0
   (\INFERRED_GEN.cnt_i_reg[0] ,
    \INFERRED_GEN.cnt_i_reg[0]_0 ,
    sel,
    out,
    sig_push_coelsc_reg,
    sig_push_to_wsc_cmplt9_out__0,
    p_4_out,
    sig_rd_fifo__0_0,
    \GEN_OMIT_INDET_BTT.sig_coelsc_reg_empty_reg ,
    \GEN_OMIT_INDET_BTT.sig_coelsc_okay_reg_reg ,
    SR,
    m_axi_sg_aclk,
    sig_inhibit_rdy_n_reg,
    sig_tlast_err_stop,
    sig_push_to_wsc,
    Q,
    sig_coelsc_reg_empty,
    D,
    \INFERRED_GEN.cnt_i_reg[0]_1 ,
    in);
  output \INFERRED_GEN.cnt_i_reg[0] ;
  output \INFERRED_GEN.cnt_i_reg[0]_0 ;
  output sel;
  output [1:0]out;
  output sig_push_coelsc_reg;
  output sig_push_to_wsc_cmplt9_out__0;
  output p_4_out;
  output sig_rd_fifo__0_0;
  output \GEN_OMIT_INDET_BTT.sig_coelsc_reg_empty_reg ;
  output \GEN_OMIT_INDET_BTT.sig_coelsc_okay_reg_reg ;
  input [0:0]SR;
  input m_axi_sg_aclk;
  input sig_inhibit_rdy_n_reg;
  input sig_tlast_err_stop;
  input sig_push_to_wsc;
  input [0:0]Q;
  input sig_coelsc_reg_empty;
  input [2:0]D;
  input [0:0]\INFERRED_GEN.cnt_i_reg[0]_1 ;
  input [2:0]in;

  wire [2:0]D;
  wire \GEN_OMIT_INDET_BTT.sig_coelsc_okay_reg_reg ;
  wire \GEN_OMIT_INDET_BTT.sig_coelsc_reg_empty_reg ;
  wire \INFERRED_GEN.cnt_i_reg[0] ;
  wire \INFERRED_GEN.cnt_i_reg[0]_0 ;
  wire [0:0]\INFERRED_GEN.cnt_i_reg[0]_1 ;
  wire [0:0]Q;
  wire [0:0]SR;
  wire [2:0]in;
  wire m_axi_sg_aclk;
  wire [1:0]out;
  wire p_4_out;
  wire sel;
  wire sig_coelsc_reg_empty;
  wire sig_inhibit_rdy_n_reg;
  wire sig_push_coelsc_reg;
  wire sig_push_to_wsc;
  wire sig_push_to_wsc_cmplt9_out__0;
  wire sig_rd_fifo__0_0;
  wire sig_tlast_err_stop;

  design_1_axi_dma_0_0_srl_fifo_rbu_f__parameterized0 I_SRL_FIFO_RBU_F
       (.D(D),
        .\GEN_OMIT_INDET_BTT.sig_coelsc_okay_reg_reg (\GEN_OMIT_INDET_BTT.sig_coelsc_okay_reg_reg ),
        .\GEN_OMIT_INDET_BTT.sig_coelsc_reg_empty_reg (\GEN_OMIT_INDET_BTT.sig_coelsc_reg_empty_reg ),
        .\GEN_OMIT_INDET_BTT.sig_coelsc_reg_full_reg (sel),
        .\INFERRED_GEN.cnt_i_reg[0] (\INFERRED_GEN.cnt_i_reg[0] ),
        .\INFERRED_GEN.cnt_i_reg[0]_0 (\INFERRED_GEN.cnt_i_reg[0]_0 ),
        .\INFERRED_GEN.cnt_i_reg[0]_1 (\INFERRED_GEN.cnt_i_reg[0]_1 ),
        .Q(Q),
        .SR(SR),
        .in(in),
        .m_axi_sg_aclk(m_axi_sg_aclk),
        .out(out),
        .p_4_out(p_4_out),
        .sig_coelsc_reg_empty(sig_coelsc_reg_empty),
        .sig_inhibit_rdy_n_reg(sig_inhibit_rdy_n_reg),
        .sig_push_coelsc_reg(sig_push_coelsc_reg),
        .sig_push_to_wsc(sig_push_to_wsc),
        .sig_push_to_wsc_cmplt9_out__0(sig_push_to_wsc_cmplt9_out__0),
        .sig_rd_fifo__0_0(sig_rd_fifo__0_0),
        .sig_tlast_err_stop(sig_tlast_err_stop));
endmodule

(* ORIG_REF_NAME = "srl_fifo_f" *) 
module design_1_axi_dma_0_0_srl_fifo_f__parameterized1
   (\GEN_MM2S.queue_dout_new_reg[90] ,
    queue_rden_new,
    mm2s_ns0,
    p_15_out,
    sts_received_re,
    \GEN_MM2S.queue_dout_valid_reg ,
    \FSM_sequential_mm2s_cs_reg[1] ,
    \updt_desc_reg2_reg[22] ,
    \GNE_SYNC_RESET.scndry_resetn_reg ,
    m_axi_sg_aclk,
    ch1_ftch_queue_empty,
    out,
    updt_data_reg,
    p_16_out,
    mm2s_dmacr,
    mm2s_stop_i,
    \GEN_UPDT_FOR_QUEUE.sts_received_d1_reg ,
    sts_received_i_reg,
    mm2s_halt,
    p_37_out,
    queue_sinit,
    FIFO_Full_reg,
    \FSM_sequential_mm2s_cs_reg[1]_0 ,
    in0,
    Q);
  output \GEN_MM2S.queue_dout_new_reg[90] ;
  output queue_rden_new;
  output mm2s_ns0;
  output p_15_out;
  output sts_received_re;
  output \GEN_MM2S.queue_dout_valid_reg ;
  output \FSM_sequential_mm2s_cs_reg[1] ;
  output [22:0]\updt_desc_reg2_reg[22] ;
  input \GNE_SYNC_RESET.scndry_resetn_reg ;
  input m_axi_sg_aclk;
  input ch1_ftch_queue_empty;
  input [1:0]out;
  input updt_data_reg;
  input p_16_out;
  input [0:0]mm2s_dmacr;
  input mm2s_stop_i;
  input \GEN_UPDT_FOR_QUEUE.sts_received_d1_reg ;
  input sts_received_i_reg;
  input mm2s_halt;
  input p_37_out;
  input queue_sinit;
  input FIFO_Full_reg;
  input \FSM_sequential_mm2s_cs_reg[1]_0 ;
  input [0:0]in0;
  input [22:0]Q;

  wire FIFO_Full_reg;
  wire \FSM_sequential_mm2s_cs_reg[1] ;
  wire \FSM_sequential_mm2s_cs_reg[1]_0 ;
  wire \GEN_MM2S.queue_dout_new_reg[90] ;
  wire \GEN_MM2S.queue_dout_valid_reg ;
  wire \GEN_UPDT_FOR_QUEUE.sts_received_d1_reg ;
  wire \GNE_SYNC_RESET.scndry_resetn_reg ;
  wire [22:0]Q;
  wire ch1_ftch_queue_empty;
  wire [0:0]in0;
  wire m_axi_sg_aclk;
  wire [0:0]mm2s_dmacr;
  wire mm2s_halt;
  wire mm2s_ns0;
  wire mm2s_stop_i;
  wire [1:0]out;
  wire p_15_out;
  wire p_16_out;
  wire p_37_out;
  wire queue_rden_new;
  wire queue_sinit;
  wire sts_received_i_reg;
  wire sts_received_re;
  wire updt_data_reg;
  wire [22:0]\updt_desc_reg2_reg[22] ;

  design_1_axi_dma_0_0_srl_fifo_rbu_f__parameterized1 I_SRL_FIFO_RBU_F
       (.FIFO_Full_reg_0(sts_received_re),
        .FIFO_Full_reg_1(FIFO_Full_reg),
        .\FSM_sequential_mm2s_cs_reg[1] (\FSM_sequential_mm2s_cs_reg[1] ),
        .\FSM_sequential_mm2s_cs_reg[1]_0 (\FSM_sequential_mm2s_cs_reg[1]_0 ),
        .\GEN_MM2S.queue_dout_new_reg[90] (\GEN_MM2S.queue_dout_new_reg[90] ),
        .\GEN_MM2S.queue_dout_valid_reg (\GEN_MM2S.queue_dout_valid_reg ),
        .\GEN_UPDT_FOR_QUEUE.sts_received_d1_reg (\GEN_UPDT_FOR_QUEUE.sts_received_d1_reg ),
        .\GNE_SYNC_RESET.scndry_resetn_reg (\GNE_SYNC_RESET.scndry_resetn_reg ),
        .Q(Q),
        .ch1_ftch_queue_empty(ch1_ftch_queue_empty),
        .in0(in0),
        .m_axi_sg_aclk(m_axi_sg_aclk),
        .mm2s_dmacr(mm2s_dmacr),
        .mm2s_halt(mm2s_halt),
        .mm2s_ns0(mm2s_ns0),
        .mm2s_stop_i(mm2s_stop_i),
        .out(out),
        .p_15_out(p_15_out),
        .p_16_out(p_16_out),
        .p_37_out(p_37_out),
        .queue_rden_new(queue_rden_new),
        .queue_sinit(queue_sinit),
        .sts_received_i_reg(sts_received_i_reg),
        .updt_data_reg(updt_data_reg),
        .\updt_desc_reg2_reg[22] (\updt_desc_reg2_reg[22] ));
endmodule

(* ORIG_REF_NAME = "srl_fifo_f" *) 
module design_1_axi_dma_0_0_srl_fifo_f__parameterized2
   (\INFERRED_GEN.cnt_i_reg[0] ,
    sig_calc_error_reg_reg,
    sig_clr_cmd2addr_valid4_out__0,
    sig_addr_valid_reg_reg,
    out,
    sig_stream_rst,
    m_axi_s2mm_aclk,
    sig_addr_reg_empty_reg,
    sig_data2addr_stop_req,
    p_22_out,
    sig_inhibit_rdy_n_reg,
    in);
  output \INFERRED_GEN.cnt_i_reg[0] ;
  output sig_calc_error_reg_reg;
  output sig_clr_cmd2addr_valid4_out__0;
  output sig_addr_valid_reg_reg;
  output [39:0]out;
  input sig_stream_rst;
  input m_axi_s2mm_aclk;
  input sig_addr_reg_empty_reg;
  input sig_data2addr_stop_req;
  input p_22_out;
  input sig_inhibit_rdy_n_reg;
  input [38:0]in;

  wire \INFERRED_GEN.cnt_i_reg[0] ;
  wire [38:0]in;
  wire m_axi_s2mm_aclk;
  wire [39:0]out;
  wire p_22_out;
  wire sig_addr_reg_empty_reg;
  wire sig_addr_valid_reg_reg;
  wire sig_calc_error_reg_reg;
  wire sig_clr_cmd2addr_valid4_out__0;
  wire sig_data2addr_stop_req;
  wire sig_inhibit_rdy_n_reg;
  wire sig_stream_rst;

  design_1_axi_dma_0_0_srl_fifo_rbu_f__parameterized2 I_SRL_FIFO_RBU_F
       (.\INFERRED_GEN.cnt_i_reg[0] (\INFERRED_GEN.cnt_i_reg[0] ),
        .in(in),
        .m_axi_s2mm_aclk(m_axi_s2mm_aclk),
        .out(out),
        .p_22_out(p_22_out),
        .sig_addr_reg_empty_reg(sig_addr_reg_empty_reg),
        .sig_addr_valid_reg_reg(sig_addr_valid_reg_reg),
        .sig_calc_error_reg_reg(sig_calc_error_reg_reg),
        .sig_clr_cmd2addr_valid4_out__0(sig_clr_cmd2addr_valid4_out__0),
        .sig_data2addr_stop_req(sig_data2addr_stop_req),
        .sig_inhibit_rdy_n_reg(sig_inhibit_rdy_n_reg),
        .sig_stream_rst(sig_stream_rst));
endmodule

(* ORIG_REF_NAME = "srl_fifo_f" *) 
module design_1_axi_dma_0_0_srl_fifo_f__parameterized2_11
   (sig_addr_valid_reg_reg,
    out,
    sig_posted_to_axi_2_reg,
    sig_calc_error_reg_reg,
    sig_addr_reg_empty_reg,
    SR,
    m_axi_mm2s_aclk,
    sig_addr_reg_empty,
    sig_sf_allow_addr_req,
    sig_data2addr_stop_req,
    sig_cmd_stat_rst_user_reg_n_cdc_from_reg,
    sig_inhibit_rdy_n,
    sig_mstr2addr_cmd_valid,
    in);
  output sig_addr_valid_reg_reg;
  output [38:0]out;
  output sig_posted_to_axi_2_reg;
  output sig_calc_error_reg_reg;
  output sig_addr_reg_empty_reg;
  input [0:0]SR;
  input m_axi_mm2s_aclk;
  input sig_addr_reg_empty;
  input sig_sf_allow_addr_req;
  input sig_data2addr_stop_req;
  input sig_cmd_stat_rst_user_reg_n_cdc_from_reg;
  input sig_inhibit_rdy_n;
  input sig_mstr2addr_cmd_valid;
  input [37:0]in;

  wire [0:0]SR;
  wire [37:0]in;
  wire m_axi_mm2s_aclk;
  wire [38:0]out;
  wire sig_addr_reg_empty;
  wire sig_addr_reg_empty_reg;
  wire sig_addr_valid_reg_reg;
  wire sig_calc_error_reg_reg;
  wire sig_cmd_stat_rst_user_reg_n_cdc_from_reg;
  wire sig_data2addr_stop_req;
  wire sig_inhibit_rdy_n;
  wire sig_mstr2addr_cmd_valid;
  wire sig_posted_to_axi_2_reg;
  wire sig_sf_allow_addr_req;

  design_1_axi_dma_0_0_srl_fifo_rbu_f__parameterized2_12 I_SRL_FIFO_RBU_F
       (.SR(SR),
        .in(in),
        .m_axi_mm2s_aclk(m_axi_mm2s_aclk),
        .out(out),
        .sel(sig_calc_error_reg_reg),
        .sig_addr_reg_empty(sig_addr_reg_empty),
        .sig_addr_reg_empty_reg(sig_addr_reg_empty_reg),
        .sig_addr_valid_reg_reg(sig_addr_valid_reg_reg),
        .sig_cmd_stat_rst_user_reg_n_cdc_from_reg(sig_cmd_stat_rst_user_reg_n_cdc_from_reg),
        .sig_data2addr_stop_req(sig_data2addr_stop_req),
        .sig_inhibit_rdy_n(sig_inhibit_rdy_n),
        .sig_mstr2addr_cmd_valid(sig_mstr2addr_cmd_valid),
        .sig_posted_to_axi_2_reg(sig_posted_to_axi_2_reg),
        .sig_sf_allow_addr_req(sig_sf_allow_addr_req));
endmodule

(* ORIG_REF_NAME = "srl_fifo_f" *) 
module design_1_axi_dma_0_0_srl_fifo_f__parameterized3
   (sig_first_dbeat_reg,
    sig_dqual_reg_empty_reg,
    D,
    \sig_next_tag_reg_reg[0] ,
    sig_dqual_reg_empty_reg_0,
    sig_last_dbeat_reg,
    sig_next_calc_error_reg_reg,
    E,
    \DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM36_NO_ECC.ram ,
    out,
    SR,
    m_axi_mm2s_aclk,
    sig_first_dbeat_reg_0,
    sig_cmd_stat_rst_user_reg_n_cdc_from_reg,
    \sig_dbeat_cntr_reg[5] ,
    Q,
    \sig_dbeat_cntr_reg[0] ,
    m_axi_mm2s_rlast,
    \sig_dbeat_cntr_reg[3] ,
    sig_last_dbeat_reg_0,
    sig_mstr2data_cmd_valid,
    sig_inhibit_rdy_n,
    sig_next_sequential_reg,
    sig_dqual_reg_empty,
    sig_rsc2stat_status_valid,
    sig_stat2rsc_status_ready,
    sig_next_calc_error_reg_reg_0,
    \sig_addr_posted_cntr_reg[2] ,
    \sig_addr_posted_cntr_reg[1] ,
    \sig_addr_posted_cntr_reg[0] ,
    ram_full_i_reg,
    sig_halt_reg_reg,
    m_axi_mm2s_rvalid,
    sig_dqual_reg_full,
    sig_data2rsc_valid,
    in);
  output sig_first_dbeat_reg;
  output sig_dqual_reg_empty_reg;
  output [7:0]D;
  output \sig_next_tag_reg_reg[0] ;
  output sig_dqual_reg_empty_reg_0;
  output sig_last_dbeat_reg;
  output sig_next_calc_error_reg_reg;
  output [0:0]E;
  output \DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM36_NO_ECC.ram ;
  output [12:0]out;
  input [0:0]SR;
  input m_axi_mm2s_aclk;
  input sig_first_dbeat_reg_0;
  input sig_cmd_stat_rst_user_reg_n_cdc_from_reg;
  input \sig_dbeat_cntr_reg[5] ;
  input [7:0]Q;
  input \sig_dbeat_cntr_reg[0] ;
  input m_axi_mm2s_rlast;
  input \sig_dbeat_cntr_reg[3] ;
  input sig_last_dbeat_reg_0;
  input sig_mstr2data_cmd_valid;
  input sig_inhibit_rdy_n;
  input sig_next_sequential_reg;
  input sig_dqual_reg_empty;
  input sig_rsc2stat_status_valid;
  input sig_stat2rsc_status_ready;
  input sig_next_calc_error_reg_reg_0;
  input \sig_addr_posted_cntr_reg[2] ;
  input \sig_addr_posted_cntr_reg[1] ;
  input \sig_addr_posted_cntr_reg[0] ;
  input ram_full_i_reg;
  input sig_halt_reg_reg;
  input m_axi_mm2s_rvalid;
  input sig_dqual_reg_full;
  input sig_data2rsc_valid;
  input [16:0]in;

  wire [7:0]D;
  wire \DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM36_NO_ECC.ram ;
  wire [0:0]E;
  wire [7:0]Q;
  wire [0:0]SR;
  wire [16:0]in;
  wire m_axi_mm2s_aclk;
  wire m_axi_mm2s_rlast;
  wire m_axi_mm2s_rvalid;
  wire [12:0]out;
  wire ram_full_i_reg;
  wire \sig_addr_posted_cntr_reg[0] ;
  wire \sig_addr_posted_cntr_reg[1] ;
  wire \sig_addr_posted_cntr_reg[2] ;
  wire sig_cmd_stat_rst_user_reg_n_cdc_from_reg;
  wire sig_data2rsc_valid;
  wire \sig_dbeat_cntr_reg[0] ;
  wire \sig_dbeat_cntr_reg[3] ;
  wire \sig_dbeat_cntr_reg[5] ;
  wire sig_dqual_reg_empty;
  wire sig_dqual_reg_empty_reg;
  wire sig_dqual_reg_empty_reg_0;
  wire sig_dqual_reg_full;
  wire sig_first_dbeat_reg;
  wire sig_first_dbeat_reg_0;
  wire sig_halt_reg_reg;
  wire sig_inhibit_rdy_n;
  wire sig_last_dbeat_reg;
  wire sig_last_dbeat_reg_0;
  wire sig_mstr2data_cmd_valid;
  wire sig_next_calc_error_reg_reg;
  wire sig_next_calc_error_reg_reg_0;
  wire sig_next_sequential_reg;
  wire \sig_next_tag_reg_reg[0] ;
  wire sig_rsc2stat_status_valid;
  wire sig_stat2rsc_status_ready;

  design_1_axi_dma_0_0_srl_fifo_rbu_f__parameterized3 I_SRL_FIFO_RBU_F
       (.D(D),
        .\DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM36_NO_ECC.ram (\DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM36_NO_ECC.ram ),
        .E(E),
        .Q(Q),
        .SR(SR),
        .in(in),
        .m_axi_mm2s_aclk(m_axi_mm2s_aclk),
        .m_axi_mm2s_rlast(m_axi_mm2s_rlast),
        .m_axi_mm2s_rvalid(m_axi_mm2s_rvalid),
        .out(out),
        .ram_full_i_reg(ram_full_i_reg),
        .sel(sig_next_calc_error_reg_reg),
        .\sig_addr_posted_cntr_reg[0] (\sig_addr_posted_cntr_reg[0] ),
        .\sig_addr_posted_cntr_reg[1] (\sig_addr_posted_cntr_reg[1] ),
        .\sig_addr_posted_cntr_reg[2] (\sig_addr_posted_cntr_reg[2] ),
        .sig_cmd_stat_rst_user_reg_n_cdc_from_reg(sig_cmd_stat_rst_user_reg_n_cdc_from_reg),
        .sig_data2rsc_valid(sig_data2rsc_valid),
        .\sig_dbeat_cntr_reg[0] (\sig_dbeat_cntr_reg[0] ),
        .\sig_dbeat_cntr_reg[3] (\sig_dbeat_cntr_reg[3] ),
        .\sig_dbeat_cntr_reg[5] (\sig_dbeat_cntr_reg[5] ),
        .sig_dqual_reg_empty(sig_dqual_reg_empty),
        .sig_dqual_reg_empty_reg(sig_dqual_reg_empty_reg),
        .sig_dqual_reg_empty_reg_0(sig_dqual_reg_empty_reg_0),
        .sig_dqual_reg_full(sig_dqual_reg_full),
        .sig_first_dbeat_reg(sig_first_dbeat_reg),
        .sig_first_dbeat_reg_0(sig_first_dbeat_reg_0),
        .sig_halt_reg_reg(sig_halt_reg_reg),
        .sig_inhibit_rdy_n(sig_inhibit_rdy_n),
        .sig_last_dbeat_reg(sig_last_dbeat_reg),
        .sig_last_dbeat_reg_0(sig_last_dbeat_reg_0),
        .sig_mstr2data_cmd_valid(sig_mstr2data_cmd_valid),
        .sig_next_calc_error_reg_reg(sig_next_calc_error_reg_reg_0),
        .sig_next_sequential_reg(sig_next_sequential_reg),
        .\sig_next_tag_reg_reg[0] (\sig_next_tag_reg_reg[0] ),
        .sig_rsc2stat_status_valid(sig_rsc2stat_status_valid),
        .sig_stat2rsc_status_ready(sig_stat2rsc_status_ready));
endmodule

(* ORIG_REF_NAME = "srl_fifo_f" *) 
module design_1_axi_dma_0_0_srl_fifo_f__parameterized4
   (\INFERRED_GEN.cnt_i_reg[0] ,
    Q,
    FIFO_Full_reg,
    SR,
    m_axi_mm2s_aclk,
    \OMIT_UNPACKING.lsig_cmd_loaded_reg ,
    sig_mstr2sf_cmd_valid,
    sig_inhibit_rdy_n_reg,
    lsig_ld_cmd,
    lsig_cmd_loaded,
    \OMIT_UNPACKING.lsig_cmd_loaded_reg_0 ,
    DOBDO);
  output \INFERRED_GEN.cnt_i_reg[0] ;
  output [0:0]Q;
  output FIFO_Full_reg;
  input [0:0]SR;
  input m_axi_mm2s_aclk;
  input \OMIT_UNPACKING.lsig_cmd_loaded_reg ;
  input sig_mstr2sf_cmd_valid;
  input sig_inhibit_rdy_n_reg;
  input lsig_ld_cmd;
  input lsig_cmd_loaded;
  input \OMIT_UNPACKING.lsig_cmd_loaded_reg_0 ;
  input [0:0]DOBDO;

  wire [0:0]DOBDO;
  wire FIFO_Full_reg;
  wire \INFERRED_GEN.cnt_i_reg[0] ;
  wire \OMIT_UNPACKING.lsig_cmd_loaded_reg ;
  wire \OMIT_UNPACKING.lsig_cmd_loaded_reg_0 ;
  wire [0:0]Q;
  wire [0:0]SR;
  wire lsig_cmd_loaded;
  wire lsig_ld_cmd;
  wire m_axi_mm2s_aclk;
  wire sig_inhibit_rdy_n_reg;
  wire sig_mstr2sf_cmd_valid;

  design_1_axi_dma_0_0_srl_fifo_rbu_f__parameterized4 I_SRL_FIFO_RBU_F
       (.DOBDO(DOBDO),
        .FIFO_Full_reg_0(FIFO_Full_reg),
        .\INFERRED_GEN.cnt_i_reg[0] (\INFERRED_GEN.cnt_i_reg[0] ),
        .\OMIT_UNPACKING.lsig_cmd_loaded_reg (\OMIT_UNPACKING.lsig_cmd_loaded_reg ),
        .\OMIT_UNPACKING.lsig_cmd_loaded_reg_0 (\OMIT_UNPACKING.lsig_cmd_loaded_reg_0 ),
        .Q(Q),
        .SR(SR),
        .lsig_cmd_loaded(lsig_cmd_loaded),
        .lsig_ld_cmd(lsig_ld_cmd),
        .m_axi_mm2s_aclk(m_axi_mm2s_aclk),
        .sig_inhibit_rdy_n_reg(sig_inhibit_rdy_n_reg),
        .sig_mstr2sf_cmd_valid(sig_mstr2sf_cmd_valid));
endmodule

(* ORIG_REF_NAME = "srl_fifo_f" *) 
module design_1_axi_dma_0_0_srl_fifo_f__parameterized5
   (Q,
    E,
    m_axi_s2mm_bready,
    \GEN_ENABLE_INDET_BTT.sig_coelsc_decerr_reg_reg ,
    \GEN_ENABLE_INDET_BTT.sig_coelsc_slverr_reg_reg ,
    D,
    sig_stream_rst,
    m_axi_s2mm_aclk,
    sig_push_coelsc_reg,
    m_axi_s2mm_bvalid,
    sig_inhibit_rdy_n,
    \INFERRED_GEN.cnt_i_reg[3] ,
    \sig_addr_posted_cntr_reg[3] ,
    out,
    sig_halt_reg_reg,
    \GEN_ENABLE_INDET_BTT.sig_coelsc_slverr_reg_reg_0 ,
    sig_data2wsc_calc_err_reg,
    m_axi_s2mm_bresp);
  output [0:0]Q;
  output [0:0]E;
  output m_axi_s2mm_bready;
  output \GEN_ENABLE_INDET_BTT.sig_coelsc_decerr_reg_reg ;
  output \GEN_ENABLE_INDET_BTT.sig_coelsc_slverr_reg_reg ;
  output [2:0]D;
  input sig_stream_rst;
  input m_axi_s2mm_aclk;
  input sig_push_coelsc_reg;
  input m_axi_s2mm_bvalid;
  input sig_inhibit_rdy_n;
  input \INFERRED_GEN.cnt_i_reg[3] ;
  input [3:0]\sig_addr_posted_cntr_reg[3] ;
  input out;
  input sig_halt_reg_reg;
  input [1:0]\GEN_ENABLE_INDET_BTT.sig_coelsc_slverr_reg_reg_0 ;
  input [0:0]sig_data2wsc_calc_err_reg;
  input [1:0]m_axi_s2mm_bresp;

  wire [2:0]D;
  wire [0:0]E;
  wire \GEN_ENABLE_INDET_BTT.sig_coelsc_decerr_reg_reg ;
  wire \GEN_ENABLE_INDET_BTT.sig_coelsc_slverr_reg_reg ;
  wire [1:0]\GEN_ENABLE_INDET_BTT.sig_coelsc_slverr_reg_reg_0 ;
  wire \INFERRED_GEN.cnt_i_reg[3] ;
  wire [0:0]Q;
  wire m_axi_s2mm_aclk;
  wire m_axi_s2mm_bready;
  wire [1:0]m_axi_s2mm_bresp;
  wire m_axi_s2mm_bvalid;
  wire out;
  wire [3:0]\sig_addr_posted_cntr_reg[3] ;
  wire [0:0]sig_data2wsc_calc_err_reg;
  wire sig_halt_reg_reg;
  wire sig_inhibit_rdy_n;
  wire sig_push_coelsc_reg;
  wire sig_stream_rst;

  design_1_axi_dma_0_0_srl_fifo_rbu_f__parameterized5 I_SRL_FIFO_RBU_F
       (.D(D),
        .E(E),
        .\GEN_ENABLE_INDET_BTT.sig_coelsc_decerr_reg_reg (\GEN_ENABLE_INDET_BTT.sig_coelsc_decerr_reg_reg ),
        .\GEN_ENABLE_INDET_BTT.sig_coelsc_slverr_reg_reg (\GEN_ENABLE_INDET_BTT.sig_coelsc_slverr_reg_reg ),
        .\GEN_ENABLE_INDET_BTT.sig_coelsc_slverr_reg_reg_0 (\GEN_ENABLE_INDET_BTT.sig_coelsc_slverr_reg_reg_0 ),
        .\INFERRED_GEN.cnt_i_reg[3] (\INFERRED_GEN.cnt_i_reg[3] ),
        .Q(Q),
        .m_axi_s2mm_aclk(m_axi_s2mm_aclk),
        .m_axi_s2mm_bready(m_axi_s2mm_bready),
        .m_axi_s2mm_bresp(m_axi_s2mm_bresp),
        .m_axi_s2mm_bvalid(m_axi_s2mm_bvalid),
        .out(out),
        .\sig_addr_posted_cntr_reg[3] (\sig_addr_posted_cntr_reg[3] ),
        .sig_data2wsc_calc_err_reg(sig_data2wsc_calc_err_reg),
        .sig_halt_reg_reg(sig_halt_reg_reg),
        .sig_inhibit_rdy_n(sig_inhibit_rdy_n),
        .sig_push_coelsc_reg(sig_push_coelsc_reg),
        .sig_stream_rst(sig_stream_rst));
endmodule

(* ORIG_REF_NAME = "srl_fifo_f" *) 
module design_1_axi_dma_0_0_srl_fifo_f__parameterized6
   (\GEN_ENABLE_INDET_BTT.sig_coelsc_reg_full_reg ,
    \GEN_ENABLE_INDET_BTT.sig_coelsc_eop_reg ,
    out,
    E,
    D,
    p_4_out,
    \GEN_ENABLE_INDET_BTT.sig_coelsc_reg_empty_reg ,
    sig_push_to_wsc_reg,
    \INFERRED_GEN.cnt_i_reg[1] ,
    sig_stream_rst,
    m_axi_s2mm_aclk,
    sig_coelsc_reg_empty,
    Q,
    sig_data2wsc_valid,
    sig_inhibit_rdy_n,
    \sig_wdc_statcnt_reg[3] ,
    \GEN_ENABLE_INDET_BTT.sig_coelsc_interr_reg_reg ,
    sig_cmd_stat_rst_user_reg_n_cdc_from_reg,
    sig_set_push2wsc,
    in);
  output \GEN_ENABLE_INDET_BTT.sig_coelsc_reg_full_reg ;
  output \GEN_ENABLE_INDET_BTT.sig_coelsc_eop_reg ;
  output [16:0]out;
  output [0:0]E;
  output [2:0]D;
  output p_4_out;
  output \GEN_ENABLE_INDET_BTT.sig_coelsc_reg_empty_reg ;
  output sig_push_to_wsc_reg;
  output \INFERRED_GEN.cnt_i_reg[1] ;
  input sig_stream_rst;
  input m_axi_s2mm_aclk;
  input sig_coelsc_reg_empty;
  input [0:0]Q;
  input sig_data2wsc_valid;
  input sig_inhibit_rdy_n;
  input [3:0]\sig_wdc_statcnt_reg[3] ;
  input [0:0]\GEN_ENABLE_INDET_BTT.sig_coelsc_interr_reg_reg ;
  input sig_cmd_stat_rst_user_reg_n_cdc_from_reg;
  input sig_set_push2wsc;
  input [16:0]in;

  wire [2:0]D;
  wire [0:0]E;
  wire \GEN_ENABLE_INDET_BTT.sig_coelsc_eop_reg ;
  wire [0:0]\GEN_ENABLE_INDET_BTT.sig_coelsc_interr_reg_reg ;
  wire \GEN_ENABLE_INDET_BTT.sig_coelsc_reg_empty_reg ;
  wire \GEN_ENABLE_INDET_BTT.sig_coelsc_reg_full_reg ;
  wire \INFERRED_GEN.cnt_i_reg[1] ;
  wire [0:0]Q;
  wire [16:0]in;
  wire m_axi_s2mm_aclk;
  wire [16:0]out;
  wire p_4_out;
  wire sig_cmd_stat_rst_user_reg_n_cdc_from_reg;
  wire sig_coelsc_reg_empty;
  wire sig_data2wsc_valid;
  wire sig_inhibit_rdy_n;
  wire sig_push_to_wsc_reg;
  wire sig_set_push2wsc;
  wire sig_stream_rst;
  wire [3:0]\sig_wdc_statcnt_reg[3] ;

  design_1_axi_dma_0_0_srl_fifo_rbu_f__parameterized6 I_SRL_FIFO_RBU_F
       (.D(D),
        .E(E),
        .\GEN_ENABLE_INDET_BTT.sig_coelsc_interr_reg_reg (\GEN_ENABLE_INDET_BTT.sig_coelsc_interr_reg_reg ),
        .\GEN_ENABLE_INDET_BTT.sig_coelsc_reg_empty_reg (\GEN_ENABLE_INDET_BTT.sig_coelsc_reg_empty_reg ),
        .\GEN_ENABLE_INDET_BTT.sig_coelsc_reg_full_reg (\GEN_ENABLE_INDET_BTT.sig_coelsc_reg_full_reg ),
        .\INFERRED_GEN.cnt_i_reg[1] (\INFERRED_GEN.cnt_i_reg[1] ),
        .Q(Q),
        .in(in),
        .m_axi_s2mm_aclk(m_axi_s2mm_aclk),
        .out(out),
        .p_4_out(p_4_out),
        .sel(\GEN_ENABLE_INDET_BTT.sig_coelsc_eop_reg ),
        .sig_cmd_stat_rst_user_reg_n_cdc_from_reg(sig_cmd_stat_rst_user_reg_n_cdc_from_reg),
        .sig_coelsc_reg_empty(sig_coelsc_reg_empty),
        .sig_data2wsc_valid(sig_data2wsc_valid),
        .sig_inhibit_rdy_n(sig_inhibit_rdy_n),
        .sig_push_to_wsc_reg(sig_push_to_wsc_reg),
        .sig_set_push2wsc(sig_set_push2wsc),
        .sig_stream_rst(sig_stream_rst),
        .\sig_wdc_statcnt_reg[3] (\sig_wdc_statcnt_reg[3] ));
endmodule

(* ORIG_REF_NAME = "srl_fifo_f" *) 
module design_1_axi_dma_0_0_srl_fifo_f__parameterized7
   (\INFERRED_GEN.cnt_i_reg[0] ,
    Q,
    out,
    sig_sm_pop_cmd_fifo_ns,
    sig_sm_ld_dre_cmd_ns,
    D,
    sig_stream_rst,
    m_axi_s2mm_aclk,
    sig_sm_pop_cmd_fifo,
    p_9_out,
    sig_inhibit_rdy_n_reg,
    sig_need_cmd_flush,
    p_7_out,
    in,
    \FSM_sequential_sig_cmdcntl_sm_state_reg[0] ,
    \FSM_sequential_sig_cmdcntl_sm_state_reg[2] ,
    sig_cmd_empty_reg);
  output \INFERRED_GEN.cnt_i_reg[0] ;
  output [0:0]Q;
  output [14:0]out;
  output sig_sm_pop_cmd_fifo_ns;
  output sig_sm_ld_dre_cmd_ns;
  output [2:0]D;
  input sig_stream_rst;
  input m_axi_s2mm_aclk;
  input sig_sm_pop_cmd_fifo;
  input p_9_out;
  input sig_inhibit_rdy_n_reg;
  input sig_need_cmd_flush;
  input p_7_out;
  input [15:0]in;
  input \FSM_sequential_sig_cmdcntl_sm_state_reg[0] ;
  input [2:0]\FSM_sequential_sig_cmdcntl_sm_state_reg[2] ;
  input sig_cmd_empty_reg;

  wire [2:0]D;
  wire \FSM_sequential_sig_cmdcntl_sm_state_reg[0] ;
  wire [2:0]\FSM_sequential_sig_cmdcntl_sm_state_reg[2] ;
  wire \INFERRED_GEN.cnt_i_reg[0] ;
  wire [0:0]Q;
  wire [15:0]in;
  wire m_axi_s2mm_aclk;
  wire [14:0]out;
  wire p_7_out;
  wire p_9_out;
  wire sig_cmd_empty_reg;
  wire sig_inhibit_rdy_n_reg;
  wire sig_need_cmd_flush;
  wire sig_sm_ld_dre_cmd_ns;
  wire sig_sm_pop_cmd_fifo;
  wire sig_sm_pop_cmd_fifo_ns;
  wire sig_stream_rst;

  design_1_axi_dma_0_0_srl_fifo_rbu_f__parameterized7 I_SRL_FIFO_RBU_F
       (.D(D),
        .\FSM_sequential_sig_cmdcntl_sm_state_reg[0] (\FSM_sequential_sig_cmdcntl_sm_state_reg[0] ),
        .\FSM_sequential_sig_cmdcntl_sm_state_reg[2] (\FSM_sequential_sig_cmdcntl_sm_state_reg[2] ),
        .\INFERRED_GEN.cnt_i_reg[0] (\INFERRED_GEN.cnt_i_reg[0] ),
        .Q(Q),
        .in(in),
        .m_axi_s2mm_aclk(m_axi_s2mm_aclk),
        .out(out),
        .p_7_out(p_7_out),
        .p_9_out(p_9_out),
        .sig_cmd_empty_reg(sig_cmd_empty_reg),
        .sig_inhibit_rdy_n_reg(sig_inhibit_rdy_n_reg),
        .sig_need_cmd_flush(sig_need_cmd_flush),
        .sig_sm_ld_dre_cmd_ns(sig_sm_ld_dre_cmd_ns),
        .sig_sm_pop_cmd_fifo(sig_sm_pop_cmd_fifo),
        .sig_sm_pop_cmd_fifo_ns(sig_sm_pop_cmd_fifo_ns),
        .sig_stream_rst(sig_stream_rst));
endmodule

(* ORIG_REF_NAME = "srl_fifo_f" *) 
module design_1_axi_dma_0_0_srl_fifo_f__parameterized8
   (\INFERRED_GEN.cnt_i_reg[1] ,
    \INFERRED_GEN.cnt_i_reg[4] ,
    Q,
    DIBDI,
    lvar_num_set,
    out,
    sig_cmd_full_reg,
    sig_cmd_full_reg_0,
    sig_cmd_empty_reg,
    m_axi_s2mm_aclk,
    sig_m_valid_out_reg,
    sig_inhibit_rdy_n_reg,
    slice_insert_valid,
    sig_eop_halt_xfer,
    sig_m_valid_out_reg_0,
    lsig_strm_eop_asserted6_out,
    \sig_strb_reg_out_reg[3] ,
    sig_cmd_full,
    sig_sm_ld_dre_cmd,
    p_7_out,
    sig_cmd_stat_rst_user_reg_n_cdc_from_reg,
    sig_ibtt2dre_tready,
    sig_eop_sent_reg,
    \storage_data_reg[8] );
  output \INFERRED_GEN.cnt_i_reg[1] ;
  output \INFERRED_GEN.cnt_i_reg[4] ;
  output [0:0]Q;
  output [4:0]DIBDI;
  output [0:0]lvar_num_set;
  output [6:0]out;
  output sig_cmd_full_reg;
  output sig_cmd_full_reg_0;
  output sig_cmd_empty_reg;
  input m_axi_s2mm_aclk;
  input sig_m_valid_out_reg;
  input sig_inhibit_rdy_n_reg;
  input slice_insert_valid;
  input sig_eop_halt_xfer;
  input sig_m_valid_out_reg_0;
  input lsig_strm_eop_asserted6_out;
  input [3:0]\sig_strb_reg_out_reg[3] ;
  input sig_cmd_full;
  input sig_sm_ld_dre_cmd;
  input p_7_out;
  input sig_cmd_stat_rst_user_reg_n_cdc_from_reg;
  input sig_ibtt2dre_tready;
  input sig_eop_sent_reg;
  input [7:0]\storage_data_reg[8] ;

  wire [4:0]DIBDI;
  wire \INFERRED_GEN.cnt_i_reg[1] ;
  wire \INFERRED_GEN.cnt_i_reg[4] ;
  wire [0:0]Q;
  wire lsig_strm_eop_asserted6_out;
  wire [0:0]lvar_num_set;
  wire m_axi_s2mm_aclk;
  wire [6:0]out;
  wire p_7_out;
  wire sig_cmd_empty_reg;
  wire sig_cmd_full;
  wire sig_cmd_full_reg;
  wire sig_cmd_full_reg_0;
  wire sig_cmd_stat_rst_user_reg_n_cdc_from_reg;
  wire sig_eop_halt_xfer;
  wire sig_eop_sent_reg;
  wire sig_ibtt2dre_tready;
  wire sig_inhibit_rdy_n_reg;
  wire sig_m_valid_out_reg;
  wire sig_m_valid_out_reg_0;
  wire sig_sm_ld_dre_cmd;
  wire [3:0]\sig_strb_reg_out_reg[3] ;
  wire slice_insert_valid;
  wire [7:0]\storage_data_reg[8] ;

  design_1_axi_dma_0_0_srl_fifo_rbu_f__parameterized8 I_SRL_FIFO_RBU_F
       (.DIBDI(DIBDI),
        .\INFERRED_GEN.cnt_i_reg[1] (\INFERRED_GEN.cnt_i_reg[1] ),
        .Q(Q),
        .SS(\INFERRED_GEN.cnt_i_reg[4] ),
        .lsig_strm_eop_asserted6_out(lsig_strm_eop_asserted6_out),
        .lvar_num_set(lvar_num_set),
        .m_axi_s2mm_aclk(m_axi_s2mm_aclk),
        .out(out),
        .p_7_out(p_7_out),
        .sig_cmd_empty_reg(sig_cmd_empty_reg),
        .sig_cmd_full(sig_cmd_full),
        .sig_cmd_full_reg(sig_cmd_full_reg),
        .sig_cmd_full_reg_0(sig_cmd_full_reg_0),
        .sig_cmd_stat_rst_user_reg_n_cdc_from_reg(sig_cmd_stat_rst_user_reg_n_cdc_from_reg),
        .sig_eop_halt_xfer(sig_eop_halt_xfer),
        .sig_eop_sent_reg(sig_eop_sent_reg),
        .sig_ibtt2dre_tready(sig_ibtt2dre_tready),
        .sig_inhibit_rdy_n_reg(sig_inhibit_rdy_n_reg),
        .sig_m_valid_out_reg(sig_m_valid_out_reg),
        .sig_m_valid_out_reg_0(sig_m_valid_out_reg_0),
        .sig_sm_ld_dre_cmd(sig_sm_ld_dre_cmd),
        .\sig_strb_reg_out_reg[3] (\sig_strb_reg_out_reg[3] ),
        .slice_insert_valid(slice_insert_valid),
        .\storage_data_reg[8] (\storage_data_reg[8] ));
endmodule

(* ORIG_REF_NAME = "srl_fifo_f" *) 
module design_1_axi_dma_0_0_srl_fifo_f__parameterized9
   (\INFERRED_GEN.cnt_i_reg[0] ,
    sig_dqual_reg_empty_reg,
    E,
    sig_dqual_reg_empty_reg_0,
    D,
    sig_dqual_reg_empty_reg_1,
    sig_clr_cmd2data_valid5_out__0,
    \sig_next_strt_strb_reg_reg[2] ,
    sig_first_dbeat_reg,
    sig_ld_new_cmd_reg_reg,
    sig_single_dbeat_reg,
    sig_last_dbeat_reg,
    sig_next_calc_error_reg_reg,
    out,
    sig_stream_rst,
    m_axi_s2mm_aclk,
    p_11_out,
    sig_inhibit_rdy_n_reg,
    sig_dbeat_cntr_eq_0,
    Q,
    \sig_dbeat_cntr_reg[2] ,
    sig_next_sequential_reg,
    sig_last_dbeat_reg_0,
    sig_dqual_reg_empty,
    sig_next_calc_error_reg,
    sig_dqual_reg_full,
    sig_data2addr_stop_req,
    sig_m_valid_out_reg,
    sig_s_ready_out_reg,
    sig_wdc_status_going_full,
    sig_stat2wsc_status_ready,
    sig_wsc2stat_status_valid,
    sig_addr_posted_cntr,
    sig_halt_reg_dly3_reg,
    sig_last_mmap_dbeat_reg,
    sig_posted_to_axi_reg,
    sig_first_dbeat_reg_0,
    sig_cmd_stat_rst_user_reg_n_cdc_from_reg,
    sig_single_dbeat,
    sig_ld_new_cmd_reg,
    sig_single_dbeat_reg_0,
    sig_first_dbeat1__0,
    sig_data2skid_wlast,
    \sig_dbeat_cntr_reg[3] ,
    \sig_dbeat_cntr_reg[4] ,
    sig_xfer_calc_err_reg_reg);
  output \INFERRED_GEN.cnt_i_reg[0] ;
  output sig_dqual_reg_empty_reg;
  output [0:0]E;
  output sig_dqual_reg_empty_reg_0;
  output [7:0]D;
  output sig_dqual_reg_empty_reg_1;
  output sig_clr_cmd2data_valid5_out__0;
  output [2:0]\sig_next_strt_strb_reg_reg[2] ;
  output sig_first_dbeat_reg;
  output sig_ld_new_cmd_reg_reg;
  output sig_single_dbeat_reg;
  output sig_last_dbeat_reg;
  output sig_next_calc_error_reg_reg;
  output [2:0]out;
  input sig_stream_rst;
  input m_axi_s2mm_aclk;
  input p_11_out;
  input sig_inhibit_rdy_n_reg;
  input sig_dbeat_cntr_eq_0;
  input [7:0]Q;
  input \sig_dbeat_cntr_reg[2] ;
  input sig_next_sequential_reg;
  input sig_last_dbeat_reg_0;
  input sig_dqual_reg_empty;
  input sig_next_calc_error_reg;
  input sig_dqual_reg_full;
  input sig_data2addr_stop_req;
  input sig_m_valid_out_reg;
  input sig_s_ready_out_reg;
  input sig_wdc_status_going_full;
  input sig_stat2wsc_status_ready;
  input sig_wsc2stat_status_valid;
  input [2:0]sig_addr_posted_cntr;
  input sig_halt_reg_dly3_reg;
  input sig_last_mmap_dbeat_reg;
  input sig_posted_to_axi_reg;
  input sig_first_dbeat_reg_0;
  input sig_cmd_stat_rst_user_reg_n_cdc_from_reg;
  input sig_single_dbeat;
  input sig_ld_new_cmd_reg;
  input sig_single_dbeat_reg_0;
  input sig_first_dbeat1__0;
  input sig_data2skid_wlast;
  input \sig_dbeat_cntr_reg[3] ;
  input \sig_dbeat_cntr_reg[4] ;
  input [9:0]sig_xfer_calc_err_reg_reg;

  wire [7:0]D;
  wire [0:0]E;
  wire \INFERRED_GEN.cnt_i_reg[0] ;
  wire [7:0]Q;
  wire m_axi_s2mm_aclk;
  wire [2:0]out;
  wire p_11_out;
  wire [2:0]sig_addr_posted_cntr;
  wire sig_clr_cmd2data_valid5_out__0;
  wire sig_cmd_stat_rst_user_reg_n_cdc_from_reg;
  wire sig_data2addr_stop_req;
  wire sig_data2skid_wlast;
  wire sig_dbeat_cntr_eq_0;
  wire \sig_dbeat_cntr_reg[2] ;
  wire \sig_dbeat_cntr_reg[3] ;
  wire \sig_dbeat_cntr_reg[4] ;
  wire sig_dqual_reg_empty;
  wire sig_dqual_reg_empty_reg;
  wire sig_dqual_reg_empty_reg_0;
  wire sig_dqual_reg_empty_reg_1;
  wire sig_dqual_reg_full;
  wire sig_first_dbeat1__0;
  wire sig_first_dbeat_reg;
  wire sig_first_dbeat_reg_0;
  wire sig_halt_reg_dly3_reg;
  wire sig_inhibit_rdy_n_reg;
  wire sig_last_dbeat_reg;
  wire sig_last_dbeat_reg_0;
  wire sig_last_mmap_dbeat_reg;
  wire sig_ld_new_cmd_reg;
  wire sig_ld_new_cmd_reg_reg;
  wire sig_m_valid_out_reg;
  wire sig_next_calc_error_reg;
  wire sig_next_calc_error_reg_reg;
  wire sig_next_sequential_reg;
  wire [2:0]\sig_next_strt_strb_reg_reg[2] ;
  wire sig_posted_to_axi_reg;
  wire sig_s_ready_out_reg;
  wire sig_single_dbeat;
  wire sig_single_dbeat_reg;
  wire sig_single_dbeat_reg_0;
  wire sig_stat2wsc_status_ready;
  wire sig_stream_rst;
  wire sig_wdc_status_going_full;
  wire sig_wsc2stat_status_valid;
  wire [9:0]sig_xfer_calc_err_reg_reg;

  design_1_axi_dma_0_0_srl_fifo_rbu_f__parameterized9 I_SRL_FIFO_RBU_F
       (.D(D),
        .E(E),
        .\INFERRED_GEN.cnt_i_reg[0] (\INFERRED_GEN.cnt_i_reg[0] ),
        .Q(Q),
        .m_axi_s2mm_aclk(m_axi_s2mm_aclk),
        .out(out),
        .p_11_out(p_11_out),
        .sig_addr_posted_cntr(sig_addr_posted_cntr),
        .sig_clr_cmd2data_valid5_out__0(sig_clr_cmd2data_valid5_out__0),
        .sig_cmd_stat_rst_user_reg_n_cdc_from_reg(sig_cmd_stat_rst_user_reg_n_cdc_from_reg),
        .sig_data2addr_stop_req(sig_data2addr_stop_req),
        .sig_data2skid_wlast(sig_data2skid_wlast),
        .sig_dbeat_cntr_eq_0(sig_dbeat_cntr_eq_0),
        .\sig_dbeat_cntr_reg[2] (\sig_dbeat_cntr_reg[2] ),
        .\sig_dbeat_cntr_reg[3] (\sig_dbeat_cntr_reg[3] ),
        .\sig_dbeat_cntr_reg[4] (\sig_dbeat_cntr_reg[4] ),
        .sig_dqual_reg_empty(sig_dqual_reg_empty),
        .sig_dqual_reg_empty_reg(sig_dqual_reg_empty_reg),
        .sig_dqual_reg_empty_reg_0(sig_dqual_reg_empty_reg_0),
        .sig_dqual_reg_empty_reg_1(sig_dqual_reg_empty_reg_1),
        .sig_dqual_reg_full(sig_dqual_reg_full),
        .sig_first_dbeat1__0(sig_first_dbeat1__0),
        .sig_first_dbeat_reg(sig_first_dbeat_reg),
        .sig_first_dbeat_reg_0(sig_first_dbeat_reg_0),
        .sig_halt_reg_dly3_reg(sig_halt_reg_dly3_reg),
        .sig_inhibit_rdy_n_reg(sig_inhibit_rdy_n_reg),
        .sig_last_dbeat_reg(sig_last_dbeat_reg),
        .sig_last_dbeat_reg_0(sig_last_dbeat_reg_0),
        .sig_last_mmap_dbeat_reg(sig_last_mmap_dbeat_reg),
        .sig_ld_new_cmd_reg(sig_ld_new_cmd_reg),
        .sig_ld_new_cmd_reg_reg(sig_ld_new_cmd_reg_reg),
        .sig_m_valid_out_reg(sig_m_valid_out_reg),
        .sig_next_calc_error_reg(sig_next_calc_error_reg),
        .sig_next_calc_error_reg_reg(sig_next_calc_error_reg_reg),
        .sig_next_sequential_reg(sig_next_sequential_reg),
        .\sig_next_strt_strb_reg_reg[2] (\sig_next_strt_strb_reg_reg[2] ),
        .sig_posted_to_axi_reg(sig_posted_to_axi_reg),
        .sig_s_ready_out_reg(sig_s_ready_out_reg),
        .sig_single_dbeat(sig_single_dbeat),
        .sig_single_dbeat_reg(sig_single_dbeat_reg),
        .sig_single_dbeat_reg_0(sig_single_dbeat_reg_0),
        .sig_stat2wsc_status_ready(sig_stat2wsc_status_ready),
        .sig_stream_rst(sig_stream_rst),
        .sig_wdc_status_going_full(sig_wdc_status_going_full),
        .sig_wsc2stat_status_valid(sig_wsc2stat_status_valid),
        .sig_xfer_calc_err_reg_reg(sig_xfer_calc_err_reg_reg));
endmodule

(* ORIG_REF_NAME = "srl_fifo_rbu_f" *) 
module design_1_axi_dma_0_0_srl_fifo_rbu_f
   (Q,
    m_axi_sg_bready,
    \GEN_OMIT_INDET_BTT.sig_coelsc_decerr_reg_reg ,
    out,
    p_2_out,
    SR,
    m_axi_sg_aclk,
    sig_push_coelsc_reg,
    sig_inhibit_rdy_n,
    m_axi_sg_bvalid,
    sig_rd_fifo__0,
    D,
    sig_data2wsc_calc_err_reg,
    m_axi_sg_bresp);
  output [0:0]Q;
  output m_axi_sg_bready;
  output \GEN_OMIT_INDET_BTT.sig_coelsc_decerr_reg_reg ;
  output [0:0]out;
  output p_2_out;
  input [0:0]SR;
  input m_axi_sg_aclk;
  input sig_push_coelsc_reg;
  input sig_inhibit_rdy_n;
  input m_axi_sg_bvalid;
  input sig_rd_fifo__0;
  input [1:0]D;
  input [0:0]sig_data2wsc_calc_err_reg;
  input [1:0]m_axi_sg_bresp;

  wire CNTR_INCR_DECR_ADDN_F_I_n_2;
  wire CNTR_INCR_DECR_ADDN_F_I_n_3;
  wire [1:0]D;
  wire FIFO_Full_reg_n_0;
  wire \GEN_OMIT_INDET_BTT.sig_coelsc_decerr_reg_reg ;
  wire [0:0]Q;
  wire [0:0]SR;
  wire fifo_full_p1;
  wire m_axi_sg_aclk;
  wire m_axi_sg_bready;
  wire [1:0]m_axi_sg_bresp;
  wire m_axi_sg_bvalid;
  wire [0:0]out;
  wire p_2_out;
  wire [0:0]sig_data2wsc_calc_err_reg;
  wire sig_inhibit_rdy_n;
  wire sig_push_coelsc_reg;
  wire sig_rd_fifo__0;
  wire sig_wr_fifo;

  design_1_axi_dma_0_0_cntr_incr_decr_addn_f_24 CNTR_INCR_DECR_ADDN_F_I
       (.FIFO_Full_reg(FIFO_Full_reg_n_0),
        .Q({Q,CNTR_INCR_DECR_ADDN_F_I_n_2,CNTR_INCR_DECR_ADDN_F_I_n_3}),
        .SR(SR),
        .fifo_full_p1(fifo_full_p1),
        .m_axi_sg_aclk(m_axi_sg_aclk),
        .m_axi_sg_bvalid(m_axi_sg_bvalid),
        .sig_inhibit_rdy_n(sig_inhibit_rdy_n),
        .sig_push_coelsc_reg(sig_push_coelsc_reg),
        .sig_rd_fifo__0(sig_rd_fifo__0),
        .sig_wr_fifo(sig_wr_fifo));
  design_1_axi_dma_0_0_dynshreg_f DYNSHREG_F_I
       (.D(D),
        .FIFO_Full_reg(FIFO_Full_reg_n_0),
        .\GEN_OMIT_INDET_BTT.sig_coelsc_decerr_reg_reg (\GEN_OMIT_INDET_BTT.sig_coelsc_decerr_reg_reg ),
        .addr({CNTR_INCR_DECR_ADDN_F_I_n_2,CNTR_INCR_DECR_ADDN_F_I_n_3}),
        .m_axi_sg_aclk(m_axi_sg_aclk),
        .m_axi_sg_bresp(m_axi_sg_bresp),
        .m_axi_sg_bvalid(m_axi_sg_bvalid),
        .out(out),
        .p_2_out(p_2_out),
        .sel(sig_wr_fifo),
        .sig_data2wsc_calc_err_reg(sig_data2wsc_calc_err_reg),
        .sig_inhibit_rdy_n(sig_inhibit_rdy_n));
  FDRE FIFO_Full_reg
       (.C(m_axi_sg_aclk),
        .CE(1'b1),
        .D(fifo_full_p1),
        .Q(FIFO_Full_reg_n_0),
        .R(SR));
  LUT2 #(
    .INIT(4'h2)) 
    m_axi_sg_bready_INST_0
       (.I0(sig_inhibit_rdy_n),
        .I1(FIFO_Full_reg_n_0),
        .O(m_axi_sg_bready));
endmodule

(* ORIG_REF_NAME = "srl_fifo_rbu_f" *) 
module design_1_axi_dma_0_0_srl_fifo_rbu_f__parameterized0
   (\INFERRED_GEN.cnt_i_reg[0] ,
    \INFERRED_GEN.cnt_i_reg[0]_0 ,
    \GEN_OMIT_INDET_BTT.sig_coelsc_reg_full_reg ,
    out,
    sig_push_coelsc_reg,
    sig_push_to_wsc_cmplt9_out__0,
    p_4_out,
    sig_rd_fifo__0_0,
    \GEN_OMIT_INDET_BTT.sig_coelsc_reg_empty_reg ,
    \GEN_OMIT_INDET_BTT.sig_coelsc_okay_reg_reg ,
    SR,
    m_axi_sg_aclk,
    sig_inhibit_rdy_n_reg,
    sig_tlast_err_stop,
    sig_push_to_wsc,
    Q,
    sig_coelsc_reg_empty,
    D,
    \INFERRED_GEN.cnt_i_reg[0]_1 ,
    in);
  output \INFERRED_GEN.cnt_i_reg[0] ;
  output \INFERRED_GEN.cnt_i_reg[0]_0 ;
  output \GEN_OMIT_INDET_BTT.sig_coelsc_reg_full_reg ;
  output [1:0]out;
  output sig_push_coelsc_reg;
  output sig_push_to_wsc_cmplt9_out__0;
  output p_4_out;
  output sig_rd_fifo__0_0;
  output \GEN_OMIT_INDET_BTT.sig_coelsc_reg_empty_reg ;
  output \GEN_OMIT_INDET_BTT.sig_coelsc_okay_reg_reg ;
  input [0:0]SR;
  input m_axi_sg_aclk;
  input sig_inhibit_rdy_n_reg;
  input sig_tlast_err_stop;
  input sig_push_to_wsc;
  input [0:0]Q;
  input sig_coelsc_reg_empty;
  input [2:0]D;
  input [0:0]\INFERRED_GEN.cnt_i_reg[0]_1 ;
  input [2:0]in;

  wire CNTR_INCR_DECR_ADDN_F_I_n_2;
  wire CNTR_INCR_DECR_ADDN_F_I_n_3;
  wire [2:0]D;
  wire \GEN_OMIT_INDET_BTT.sig_coelsc_okay_reg_reg ;
  wire \GEN_OMIT_INDET_BTT.sig_coelsc_reg_empty_reg ;
  wire \GEN_OMIT_INDET_BTT.sig_coelsc_reg_full_reg ;
  wire \INFERRED_GEN.cnt_i_reg[0] ;
  wire \INFERRED_GEN.cnt_i_reg[0]_0 ;
  wire [0:0]\INFERRED_GEN.cnt_i_reg[0]_1 ;
  wire [0:0]Q;
  wire [0:0]SR;
  wire [0:0]addr_i_p1;
  wire fifo_full_p1;
  wire [2:0]in;
  wire m_axi_sg_aclk;
  wire [1:0]out;
  wire p_4_out;
  wire sig_coelsc_reg_empty;
  wire sig_inhibit_rdy_n_reg;
  wire sig_push_coelsc_reg;
  wire sig_push_to_wsc;
  wire sig_push_to_wsc_cmplt9_out__0;
  wire sig_rd_empty;
  wire sig_rd_fifo__0_0;
  wire sig_tlast_err_stop;

  design_1_axi_dma_0_0_cntr_incr_decr_addn_f_25 CNTR_INCR_DECR_ADDN_F_I
       (.D(addr_i_p1),
        .\INFERRED_GEN.cnt_i_reg[2]_0 (\INFERRED_GEN.cnt_i_reg[0]_0 ),
        .\INFERRED_GEN.cnt_i_reg[2]_1 (Q),
        .Q({sig_rd_empty,CNTR_INCR_DECR_ADDN_F_I_n_2,CNTR_INCR_DECR_ADDN_F_I_n_3}),
        .SR(SR),
        .fifo_full_p1(fifo_full_p1),
        .m_axi_sg_aclk(m_axi_sg_aclk),
        .sel(\GEN_OMIT_INDET_BTT.sig_coelsc_reg_full_reg ),
        .sig_coelsc_reg_empty(sig_coelsc_reg_empty),
        .sig_rd_fifo__0_0(sig_rd_fifo__0_0));
  design_1_axi_dma_0_0_dynshreg_f__parameterized0 DYNSHREG_F_I
       (.D(addr_i_p1),
        .FIFO_Full_reg(\INFERRED_GEN.cnt_i_reg[0] ),
        .\GEN_OMIT_INDET_BTT.sig_coelsc_okay_reg_reg (\GEN_OMIT_INDET_BTT.sig_coelsc_okay_reg_reg ),
        .\GEN_OMIT_INDET_BTT.sig_coelsc_reg_empty_reg (\GEN_OMIT_INDET_BTT.sig_coelsc_reg_empty_reg ),
        .\GEN_OMIT_INDET_BTT.sig_coelsc_slverr_reg_reg (D),
        .\INFERRED_GEN.cnt_i_reg[0] (\INFERRED_GEN.cnt_i_reg[0]_0 ),
        .\INFERRED_GEN.cnt_i_reg[0]_0 (\INFERRED_GEN.cnt_i_reg[0]_1 ),
        .\INFERRED_GEN.cnt_i_reg[2] (Q),
        .Q({sig_rd_empty,CNTR_INCR_DECR_ADDN_F_I_n_2,CNTR_INCR_DECR_ADDN_F_I_n_3}),
        .in(in),
        .m_axi_sg_aclk(m_axi_sg_aclk),
        .out(out),
        .p_4_out(p_4_out),
        .sel(\GEN_OMIT_INDET_BTT.sig_coelsc_reg_full_reg ),
        .sig_coelsc_reg_empty(sig_coelsc_reg_empty),
        .sig_inhibit_rdy_n_reg(sig_inhibit_rdy_n_reg),
        .sig_push_coelsc_reg(sig_push_coelsc_reg),
        .sig_push_to_wsc(sig_push_to_wsc),
        .sig_tlast_err_stop(sig_tlast_err_stop));
  FDRE FIFO_Full_reg
       (.C(m_axi_sg_aclk),
        .CE(1'b1),
        .D(fifo_full_p1),
        .Q(\INFERRED_GEN.cnt_i_reg[0] ),
        .R(SR));
  LUT3 #(
    .INIT(8'h08)) 
    sig_push_to_wsc_i_3
       (.I0(sig_push_to_wsc),
        .I1(sig_inhibit_rdy_n_reg),
        .I2(\INFERRED_GEN.cnt_i_reg[0] ),
        .O(sig_push_to_wsc_cmplt9_out__0));
endmodule

(* ORIG_REF_NAME = "srl_fifo_rbu_f" *) 
module design_1_axi_dma_0_0_srl_fifo_rbu_f__parameterized1
   (\GEN_MM2S.queue_dout_new_reg[90] ,
    queue_rden_new,
    mm2s_ns0,
    p_15_out,
    FIFO_Full_reg_0,
    \GEN_MM2S.queue_dout_valid_reg ,
    \FSM_sequential_mm2s_cs_reg[1] ,
    \updt_desc_reg2_reg[22] ,
    \GNE_SYNC_RESET.scndry_resetn_reg ,
    m_axi_sg_aclk,
    ch1_ftch_queue_empty,
    out,
    updt_data_reg,
    p_16_out,
    mm2s_dmacr,
    mm2s_stop_i,
    \GEN_UPDT_FOR_QUEUE.sts_received_d1_reg ,
    sts_received_i_reg,
    mm2s_halt,
    p_37_out,
    queue_sinit,
    FIFO_Full_reg_1,
    \FSM_sequential_mm2s_cs_reg[1]_0 ,
    in0,
    Q);
  output \GEN_MM2S.queue_dout_new_reg[90] ;
  output queue_rden_new;
  output mm2s_ns0;
  output p_15_out;
  output FIFO_Full_reg_0;
  output \GEN_MM2S.queue_dout_valid_reg ;
  output \FSM_sequential_mm2s_cs_reg[1] ;
  output [22:0]\updt_desc_reg2_reg[22] ;
  input \GNE_SYNC_RESET.scndry_resetn_reg ;
  input m_axi_sg_aclk;
  input ch1_ftch_queue_empty;
  input [1:0]out;
  input updt_data_reg;
  input p_16_out;
  input [0:0]mm2s_dmacr;
  input mm2s_stop_i;
  input \GEN_UPDT_FOR_QUEUE.sts_received_d1_reg ;
  input sts_received_i_reg;
  input mm2s_halt;
  input p_37_out;
  input queue_sinit;
  input FIFO_Full_reg_1;
  input \FSM_sequential_mm2s_cs_reg[1]_0 ;
  input [0:0]in0;
  input [22:0]Q;

  wire CNTR_INCR_DECR_ADDN_F_I_n_2;
  wire CNTR_INCR_DECR_ADDN_F_I_n_3;
  wire CNTR_INCR_DECR_ADDN_F_I_n_4;
  wire CNTR_INCR_DECR_ADDN_F_I_n_5;
  wire FIFO_Full_reg_0;
  wire FIFO_Full_reg_1;
  wire \FSM_sequential_mm2s_cs_reg[1] ;
  wire \FSM_sequential_mm2s_cs_reg[1]_0 ;
  wire \GEN_MM2S.queue_dout_new_reg[90] ;
  wire \GEN_MM2S.queue_dout_valid_reg ;
  wire \GEN_UPDT_FOR_QUEUE.sts_received_d1_reg ;
  wire \GNE_SYNC_RESET.scndry_resetn_reg ;
  wire [22:0]Q;
  wire ch1_ftch_queue_empty;
  wire fifo_full_p1;
  wire [0:0]in0;
  wire m_axi_sg_aclk;
  wire [0:0]mm2s_dmacr;
  wire mm2s_halt;
  wire mm2s_ns0;
  wire mm2s_stop_i;
  wire [1:0]out;
  wire p_15_out;
  wire p_16_out;
  wire p_37_out;
  wire queue_rden_new;
  wire queue_sinit;
  wire sts_received_i_reg;
  wire updt_data_reg;
  wire [22:0]\updt_desc_reg2_reg[22] ;

  design_1_axi_dma_0_0_cntr_incr_decr_addn_f__parameterized0_23 CNTR_INCR_DECR_ADDN_F_I
       (.FIFO_Full_reg(FIFO_Full_reg_0),
        .\GEN_UPDT_FOR_QUEUE.sts_received_d1_reg (\GEN_UPDT_FOR_QUEUE.sts_received_d1_reg ),
        .\GNE_SYNC_RESET.scndry_resetn_reg (\GNE_SYNC_RESET.scndry_resetn_reg ),
        .Q({CNTR_INCR_DECR_ADDN_F_I_n_2,CNTR_INCR_DECR_ADDN_F_I_n_3,CNTR_INCR_DECR_ADDN_F_I_n_4,CNTR_INCR_DECR_ADDN_F_I_n_5}),
        .fifo_full_p1(fifo_full_p1),
        .m_axi_sg_aclk(m_axi_sg_aclk),
        .mm2s_halt(mm2s_halt),
        .p_37_out(p_37_out),
        .sts_received_i_reg(sts_received_i_reg));
  design_1_axi_dma_0_0_dynshreg_f__parameterized1 DYNSHREG_F_I
       (.\INFERRED_GEN.cnt_i_reg[3] ({CNTR_INCR_DECR_ADDN_F_I_n_2,CNTR_INCR_DECR_ADDN_F_I_n_3,CNTR_INCR_DECR_ADDN_F_I_n_4,CNTR_INCR_DECR_ADDN_F_I_n_5}),
        .Q(Q),
        .m_axi_sg_aclk(m_axi_sg_aclk),
        .p_37_out(p_37_out),
        .\updt_desc_reg2_reg[22] (\updt_desc_reg2_reg[22] ));
  FDRE FIFO_Full_reg
       (.C(m_axi_sg_aclk),
        .CE(1'b1),
        .D(fifo_full_p1),
        .Q(\GEN_MM2S.queue_dout_new_reg[90] ),
        .R(\GNE_SYNC_RESET.scndry_resetn_reg ));
  LUT3 #(
    .INIT(8'hB8)) 
    \FSM_sequential_mm2s_cs[1]_i_2 
       (.I0(FIFO_Full_reg_1),
        .I1(\FSM_sequential_mm2s_cs_reg[1]_0 ),
        .I2(in0),
        .O(\FSM_sequential_mm2s_cs_reg[1] ));
  LUT6 #(
    .INIT(64'h0000000000000004)) 
    \GEN_MM2S.queue_dout_new[90]_i_1 
       (.I0(ch1_ftch_queue_empty),
        .I1(mm2s_ns0),
        .I2(out[0]),
        .I3(out[1]),
        .I4(\GEN_MM2S.queue_dout_new_reg[90] ),
        .I5(updt_data_reg),
        .O(queue_rden_new));
  LUT3 #(
    .INIT(8'h02)) 
    \GEN_MM2S.queue_dout_valid_i_1 
       (.I0(queue_rden_new),
        .I1(p_37_out),
        .I2(queue_sinit),
        .O(\GEN_MM2S.queue_dout_valid_reg ));
  LUT6 #(
    .INIT(64'h0000000000001110)) 
    i__i_1
       (.I0(updt_data_reg),
        .I1(\GEN_MM2S.queue_dout_new_reg[90] ),
        .I2(p_16_out),
        .I3(mm2s_dmacr),
        .I4(ch1_ftch_queue_empty),
        .I5(mm2s_stop_i),
        .O(mm2s_ns0));
  LUT2 #(
    .INIT(4'hE)) 
    i__i_3__0
       (.I0(updt_data_reg),
        .I1(\GEN_MM2S.queue_dout_new_reg[90] ),
        .O(p_15_out));
endmodule

(* ORIG_REF_NAME = "srl_fifo_rbu_f" *) 
module design_1_axi_dma_0_0_srl_fifo_rbu_f__parameterized2
   (\INFERRED_GEN.cnt_i_reg[0] ,
    sig_calc_error_reg_reg,
    sig_clr_cmd2addr_valid4_out__0,
    sig_addr_valid_reg_reg,
    out,
    sig_stream_rst,
    m_axi_s2mm_aclk,
    sig_addr_reg_empty_reg,
    sig_data2addr_stop_req,
    p_22_out,
    sig_inhibit_rdy_n_reg,
    in);
  output \INFERRED_GEN.cnt_i_reg[0] ;
  output sig_calc_error_reg_reg;
  output sig_clr_cmd2addr_valid4_out__0;
  output sig_addr_valid_reg_reg;
  output [39:0]out;
  input sig_stream_rst;
  input m_axi_s2mm_aclk;
  input sig_addr_reg_empty_reg;
  input sig_data2addr_stop_req;
  input p_22_out;
  input sig_inhibit_rdy_n_reg;
  input [38:0]in;

  wire CNTR_INCR_DECR_ADDN_F_I_n_1;
  wire CNTR_INCR_DECR_ADDN_F_I_n_2;
  wire \INFERRED_GEN.cnt_i_reg[0] ;
  wire fifo_full_p1;
  wire [38:0]in;
  wire m_axi_s2mm_aclk;
  wire [39:0]out;
  wire p_22_out;
  wire sig_addr_reg_empty_reg;
  wire sig_addr_valid_reg_reg;
  wire sig_calc_error_reg_reg;
  wire sig_clr_cmd2addr_valid4_out__0;
  wire sig_data2addr_stop_req;
  wire sig_inhibit_rdy_n_reg;
  wire sig_stream_rst;
  wire sig_wr_fifo;

  design_1_axi_dma_0_0_cntr_incr_decr_addn_f_4 CNTR_INCR_DECR_ADDN_F_I
       (.FIFO_Full_reg(\INFERRED_GEN.cnt_i_reg[0] ),
        .Q({CNTR_INCR_DECR_ADDN_F_I_n_1,CNTR_INCR_DECR_ADDN_F_I_n_2}),
        .fifo_full_p1(fifo_full_p1),
        .m_axi_s2mm_aclk(m_axi_s2mm_aclk),
        .p_22_out(p_22_out),
        .sig_addr_reg_empty_reg(sig_addr_reg_empty_reg),
        .sig_calc_error_reg_reg(sig_calc_error_reg_reg),
        .sig_data2addr_stop_req(sig_data2addr_stop_req),
        .sig_inhibit_rdy_n_reg(sig_inhibit_rdy_n_reg),
        .sig_stream_rst(sig_stream_rst),
        .sig_wr_fifo(sig_wr_fifo));
  design_1_axi_dma_0_0_dynshreg_f__parameterized2 DYNSHREG_F_I
       (.FIFO_Full_reg(\INFERRED_GEN.cnt_i_reg[0] ),
        .Q({CNTR_INCR_DECR_ADDN_F_I_n_1,CNTR_INCR_DECR_ADDN_F_I_n_2}),
        .in(in),
        .m_axi_s2mm_aclk(m_axi_s2mm_aclk),
        .out(out),
        .p_22_out(p_22_out),
        .sig_addr_valid_reg_reg(sig_addr_valid_reg_reg),
        .sig_inhibit_rdy_n_reg(sig_inhibit_rdy_n_reg),
        .sig_wr_fifo(sig_wr_fifo));
  FDRE FIFO_Full_reg
       (.C(m_axi_s2mm_aclk),
        .CE(1'b1),
        .D(fifo_full_p1),
        .Q(\INFERRED_GEN.cnt_i_reg[0] ),
        .R(sig_stream_rst));
  LUT3 #(
    .INIT(8'h40)) 
    \sig_xfer_len_reg[4]_i_3 
       (.I0(\INFERRED_GEN.cnt_i_reg[0] ),
        .I1(sig_inhibit_rdy_n_reg),
        .I2(p_22_out),
        .O(sig_clr_cmd2addr_valid4_out__0));
endmodule

(* ORIG_REF_NAME = "srl_fifo_rbu_f" *) 
module design_1_axi_dma_0_0_srl_fifo_rbu_f__parameterized2_12
   (sig_addr_valid_reg_reg,
    out,
    sig_posted_to_axi_2_reg,
    sel,
    sig_addr_reg_empty_reg,
    SR,
    m_axi_mm2s_aclk,
    sig_addr_reg_empty,
    sig_sf_allow_addr_req,
    sig_data2addr_stop_req,
    sig_cmd_stat_rst_user_reg_n_cdc_from_reg,
    sig_inhibit_rdy_n,
    sig_mstr2addr_cmd_valid,
    in);
  output sig_addr_valid_reg_reg;
  output [38:0]out;
  output sig_posted_to_axi_2_reg;
  output sel;
  output sig_addr_reg_empty_reg;
  input [0:0]SR;
  input m_axi_mm2s_aclk;
  input sig_addr_reg_empty;
  input sig_sf_allow_addr_req;
  input sig_data2addr_stop_req;
  input sig_cmd_stat_rst_user_reg_n_cdc_from_reg;
  input sig_inhibit_rdy_n;
  input sig_mstr2addr_cmd_valid;
  input [37:0]in;

  wire CNTR_INCR_DECR_ADDN_F_I_n_2;
  wire CNTR_INCR_DECR_ADDN_F_I_n_3;
  wire FIFO_Full_reg_n_0;
  wire [0:0]SR;
  wire fifo_full_p1;
  wire [37:0]in;
  wire m_axi_mm2s_aclk;
  wire [38:0]out;
  wire sel;
  wire sig_addr_reg_empty;
  wire sig_addr_reg_empty_reg;
  wire sig_addr_valid_reg_reg;
  wire sig_cmd_stat_rst_user_reg_n_cdc_from_reg;
  wire sig_data2addr_stop_req;
  wire sig_inhibit_rdy_n;
  wire sig_mstr2addr_cmd_valid;
  wire sig_posted_to_axi_2_reg;
  wire sig_sf_allow_addr_req;

  design_1_axi_dma_0_0_cntr_incr_decr_addn_f_13 CNTR_INCR_DECR_ADDN_F_I
       (.FIFO_Full_reg(sel),
        .FIFO_Full_reg_0(FIFO_Full_reg_n_0),
        .Q({CNTR_INCR_DECR_ADDN_F_I_n_2,CNTR_INCR_DECR_ADDN_F_I_n_3}),
        .SR(SR),
        .fifo_full_p1(fifo_full_p1),
        .m_axi_mm2s_aclk(m_axi_mm2s_aclk),
        .sig_addr_reg_empty(sig_addr_reg_empty),
        .sig_addr_reg_empty_reg(sig_addr_reg_empty_reg),
        .sig_cmd_stat_rst_user_reg_n_cdc_from_reg(sig_cmd_stat_rst_user_reg_n_cdc_from_reg),
        .sig_data2addr_stop_req(sig_data2addr_stop_req),
        .sig_inhibit_rdy_n(sig_inhibit_rdy_n),
        .sig_mstr2addr_cmd_valid(sig_mstr2addr_cmd_valid),
        .sig_posted_to_axi_2_reg(sig_posted_to_axi_2_reg),
        .sig_sf_allow_addr_req(sig_sf_allow_addr_req));
  design_1_axi_dma_0_0_dynshreg_f__parameterized2_14 DYNSHREG_F_I
       (.FIFO_Full_reg(FIFO_Full_reg_n_0),
        .Q({CNTR_INCR_DECR_ADDN_F_I_n_2,CNTR_INCR_DECR_ADDN_F_I_n_3}),
        .in(in),
        .m_axi_mm2s_aclk(m_axi_mm2s_aclk),
        .out(out),
        .sig_addr_valid_reg_reg(sig_addr_valid_reg_reg),
        .sig_calc_error_reg_reg(sel),
        .sig_inhibit_rdy_n(sig_inhibit_rdy_n),
        .sig_mstr2addr_cmd_valid(sig_mstr2addr_cmd_valid));
  FDRE FIFO_Full_reg
       (.C(m_axi_mm2s_aclk),
        .CE(1'b1),
        .D(fifo_full_p1),
        .Q(FIFO_Full_reg_n_0),
        .R(SR));
endmodule

(* ORIG_REF_NAME = "srl_fifo_rbu_f" *) 
module design_1_axi_dma_0_0_srl_fifo_rbu_f__parameterized3
   (sig_first_dbeat_reg,
    sig_dqual_reg_empty_reg,
    D,
    \sig_next_tag_reg_reg[0] ,
    sig_dqual_reg_empty_reg_0,
    sig_last_dbeat_reg,
    sel,
    E,
    \DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM36_NO_ECC.ram ,
    out,
    SR,
    m_axi_mm2s_aclk,
    sig_first_dbeat_reg_0,
    sig_cmd_stat_rst_user_reg_n_cdc_from_reg,
    \sig_dbeat_cntr_reg[5] ,
    Q,
    \sig_dbeat_cntr_reg[0] ,
    m_axi_mm2s_rlast,
    \sig_dbeat_cntr_reg[3] ,
    sig_last_dbeat_reg_0,
    sig_mstr2data_cmd_valid,
    sig_inhibit_rdy_n,
    sig_next_sequential_reg,
    sig_dqual_reg_empty,
    sig_rsc2stat_status_valid,
    sig_stat2rsc_status_ready,
    sig_next_calc_error_reg_reg,
    \sig_addr_posted_cntr_reg[2] ,
    \sig_addr_posted_cntr_reg[1] ,
    \sig_addr_posted_cntr_reg[0] ,
    ram_full_i_reg,
    sig_halt_reg_reg,
    m_axi_mm2s_rvalid,
    sig_dqual_reg_full,
    sig_data2rsc_valid,
    in);
  output sig_first_dbeat_reg;
  output sig_dqual_reg_empty_reg;
  output [7:0]D;
  output \sig_next_tag_reg_reg[0] ;
  output sig_dqual_reg_empty_reg_0;
  output sig_last_dbeat_reg;
  output sel;
  output [0:0]E;
  output \DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM36_NO_ECC.ram ;
  output [12:0]out;
  input [0:0]SR;
  input m_axi_mm2s_aclk;
  input sig_first_dbeat_reg_0;
  input sig_cmd_stat_rst_user_reg_n_cdc_from_reg;
  input \sig_dbeat_cntr_reg[5] ;
  input [7:0]Q;
  input \sig_dbeat_cntr_reg[0] ;
  input m_axi_mm2s_rlast;
  input \sig_dbeat_cntr_reg[3] ;
  input sig_last_dbeat_reg_0;
  input sig_mstr2data_cmd_valid;
  input sig_inhibit_rdy_n;
  input sig_next_sequential_reg;
  input sig_dqual_reg_empty;
  input sig_rsc2stat_status_valid;
  input sig_stat2rsc_status_ready;
  input sig_next_calc_error_reg_reg;
  input \sig_addr_posted_cntr_reg[2] ;
  input \sig_addr_posted_cntr_reg[1] ;
  input \sig_addr_posted_cntr_reg[0] ;
  input ram_full_i_reg;
  input sig_halt_reg_reg;
  input m_axi_mm2s_rvalid;
  input sig_dqual_reg_full;
  input sig_data2rsc_valid;
  input [16:0]in;

  wire CNTR_INCR_DECR_ADDN_F_I_n_10;
  wire CNTR_INCR_DECR_ADDN_F_I_n_9;
  wire [7:0]D;
  wire \DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM36_NO_ECC.ram ;
  wire DYNSHREG_F_I_n_1;
  wire [0:0]E;
  wire FIFO_Full_reg_n_0;
  wire [7:0]Q;
  wire [0:0]SR;
  wire fifo_full_p1;
  wire [16:0]in;
  wire m_axi_mm2s_aclk;
  wire m_axi_mm2s_rlast;
  wire m_axi_mm2s_rvalid;
  wire [12:0]out;
  wire ram_full_i_reg;
  wire sel;
  wire \sig_addr_posted_cntr_reg[0] ;
  wire \sig_addr_posted_cntr_reg[1] ;
  wire \sig_addr_posted_cntr_reg[2] ;
  wire sig_cmd_stat_rst_user_reg_n_cdc_from_reg;
  wire sig_data2rsc_valid;
  wire \sig_dbeat_cntr_reg[0] ;
  wire \sig_dbeat_cntr_reg[3] ;
  wire \sig_dbeat_cntr_reg[5] ;
  wire sig_dqual_reg_empty;
  wire sig_dqual_reg_empty_reg;
  wire sig_dqual_reg_empty_reg_0;
  wire sig_dqual_reg_full;
  wire sig_first_dbeat_reg;
  wire sig_first_dbeat_reg_0;
  wire sig_halt_reg_reg;
  wire sig_inhibit_rdy_n;
  wire sig_last_dbeat_reg;
  wire sig_last_dbeat_reg_0;
  wire sig_mstr2data_cmd_valid;
  wire sig_next_calc_error_reg_reg;
  wire sig_next_sequential_reg;
  wire \sig_next_tag_reg_reg[0] ;
  wire sig_rsc2stat_status_valid;
  wire sig_stat2rsc_status_ready;

  design_1_axi_dma_0_0_cntr_incr_decr_addn_f_8 CNTR_INCR_DECR_ADDN_F_I
       (.D(D[7:4]),
        .\DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM36_NO_ECC.ram (\DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM36_NO_ECC.ram ),
        .E(E),
        .FIFO_Full_reg({CNTR_INCR_DECR_ADDN_F_I_n_9,CNTR_INCR_DECR_ADDN_F_I_n_10}),
        .FIFO_Full_reg_0(sel),
        .FIFO_Full_reg_1(FIFO_Full_reg_n_0),
        .\INFERRED_GEN.cnt_i_reg[0]_0 (DYNSHREG_F_I_n_1),
        .Q(Q),
        .SR(SR),
        .fifo_full_p1(fifo_full_p1),
        .m_axi_mm2s_aclk(m_axi_mm2s_aclk),
        .m_axi_mm2s_rlast(m_axi_mm2s_rlast),
        .m_axi_mm2s_rvalid(m_axi_mm2s_rvalid),
        .ram_full_i_reg(ram_full_i_reg),
        .\sig_addr_posted_cntr_reg[0] (\sig_addr_posted_cntr_reg[0] ),
        .\sig_addr_posted_cntr_reg[1] (\sig_addr_posted_cntr_reg[1] ),
        .\sig_addr_posted_cntr_reg[2] (\sig_addr_posted_cntr_reg[2] ),
        .sig_cmd_stat_rst_user_reg_n_cdc_from_reg(sig_cmd_stat_rst_user_reg_n_cdc_from_reg),
        .sig_data2rsc_valid(sig_data2rsc_valid),
        .\sig_dbeat_cntr_reg[0] (\sig_dbeat_cntr_reg[0] ),
        .\sig_dbeat_cntr_reg[3] (\sig_dbeat_cntr_reg[3] ),
        .\sig_dbeat_cntr_reg[5] (\sig_dbeat_cntr_reg[5] ),
        .sig_dqual_reg_empty(sig_dqual_reg_empty),
        .sig_dqual_reg_empty_reg(sig_dqual_reg_empty_reg),
        .sig_dqual_reg_empty_reg_0(sig_dqual_reg_empty_reg_0),
        .sig_dqual_reg_full(sig_dqual_reg_full),
        .sig_halt_reg_reg(sig_halt_reg_reg),
        .sig_inhibit_rdy_n(sig_inhibit_rdy_n),
        .sig_last_dbeat_reg(sig_last_dbeat_reg),
        .sig_last_dbeat_reg_0(sig_last_dbeat_reg_0),
        .sig_mstr2data_cmd_valid(sig_mstr2data_cmd_valid),
        .sig_next_calc_error_reg_reg(sig_next_calc_error_reg_reg),
        .sig_next_sequential_reg(sig_next_sequential_reg),
        .\sig_next_tag_reg_reg[0] (\sig_next_tag_reg_reg[0] ),
        .sig_rsc2stat_status_valid(sig_rsc2stat_status_valid),
        .sig_stat2rsc_status_ready(sig_stat2rsc_status_ready));
  design_1_axi_dma_0_0_dynshreg_f__parameterized3 DYNSHREG_F_I
       (.D(D[3:0]),
        .FIFO_Full_reg(FIFO_Full_reg_n_0),
        .\INFERRED_GEN.cnt_i_reg[1] ({CNTR_INCR_DECR_ADDN_F_I_n_9,CNTR_INCR_DECR_ADDN_F_I_n_10}),
        .Q(Q[3:0]),
        .in(in),
        .m_axi_mm2s_aclk(m_axi_mm2s_aclk),
        .out(out),
        .sig_cmd_stat_rst_user_reg_n_cdc_from_reg(sig_cmd_stat_rst_user_reg_n_cdc_from_reg),
        .\sig_dbeat_cntr_reg[5] (\sig_dbeat_cntr_reg[5] ),
        .sig_first_dbeat_reg(sig_first_dbeat_reg),
        .sig_first_dbeat_reg_0(DYNSHREG_F_I_n_1),
        .sig_first_dbeat_reg_1(sig_first_dbeat_reg_0),
        .sig_inhibit_rdy_n(sig_inhibit_rdy_n),
        .sig_last_dbeat_reg(sig_dqual_reg_empty_reg),
        .sig_mstr2data_cmd_valid(sig_mstr2data_cmd_valid),
        .sig_next_calc_error_reg_reg(sel));
  FDRE FIFO_Full_reg
       (.C(m_axi_mm2s_aclk),
        .CE(1'b1),
        .D(fifo_full_p1),
        .Q(FIFO_Full_reg_n_0),
        .R(SR));
endmodule

(* ORIG_REF_NAME = "srl_fifo_rbu_f" *) 
module design_1_axi_dma_0_0_srl_fifo_rbu_f__parameterized4
   (\INFERRED_GEN.cnt_i_reg[0] ,
    Q,
    FIFO_Full_reg_0,
    SR,
    m_axi_mm2s_aclk,
    \OMIT_UNPACKING.lsig_cmd_loaded_reg ,
    sig_mstr2sf_cmd_valid,
    sig_inhibit_rdy_n_reg,
    lsig_ld_cmd,
    lsig_cmd_loaded,
    \OMIT_UNPACKING.lsig_cmd_loaded_reg_0 ,
    DOBDO);
  output \INFERRED_GEN.cnt_i_reg[0] ;
  output [0:0]Q;
  output FIFO_Full_reg_0;
  input [0:0]SR;
  input m_axi_mm2s_aclk;
  input \OMIT_UNPACKING.lsig_cmd_loaded_reg ;
  input sig_mstr2sf_cmd_valid;
  input sig_inhibit_rdy_n_reg;
  input lsig_ld_cmd;
  input lsig_cmd_loaded;
  input \OMIT_UNPACKING.lsig_cmd_loaded_reg_0 ;
  input [0:0]DOBDO;

  wire [0:0]DOBDO;
  wire FIFO_Full_reg_0;
  wire \INFERRED_GEN.cnt_i_reg[0] ;
  wire \OMIT_UNPACKING.lsig_cmd_loaded_reg ;
  wire \OMIT_UNPACKING.lsig_cmd_loaded_reg_0 ;
  wire [0:0]Q;
  wire [0:0]SR;
  wire fifo_full_p1;
  wire lsig_cmd_loaded;
  wire lsig_ld_cmd;
  wire m_axi_mm2s_aclk;
  wire sig_inhibit_rdy_n_reg;
  wire sig_mstr2sf_cmd_valid;

  design_1_axi_dma_0_0_cntr_incr_decr_addn_f_15 CNTR_INCR_DECR_ADDN_F_I
       (.DOBDO(DOBDO),
        .FIFO_Full_reg(FIFO_Full_reg_0),
        .FIFO_Full_reg_0(\INFERRED_GEN.cnt_i_reg[0] ),
        .\OMIT_UNPACKING.lsig_cmd_loaded_reg (\OMIT_UNPACKING.lsig_cmd_loaded_reg ),
        .\OMIT_UNPACKING.lsig_cmd_loaded_reg_0 (\OMIT_UNPACKING.lsig_cmd_loaded_reg_0 ),
        .Q(Q),
        .SR(SR),
        .fifo_full_p1(fifo_full_p1),
        .lsig_cmd_loaded(lsig_cmd_loaded),
        .lsig_ld_cmd(lsig_ld_cmd),
        .m_axi_mm2s_aclk(m_axi_mm2s_aclk),
        .sig_inhibit_rdy_n_reg(sig_inhibit_rdy_n_reg),
        .sig_mstr2sf_cmd_valid(sig_mstr2sf_cmd_valid));
  LUT3 #(
    .INIT(8'h40)) 
    FIFO_Full_i_3
       (.I0(\INFERRED_GEN.cnt_i_reg[0] ),
        .I1(sig_inhibit_rdy_n_reg),
        .I2(sig_mstr2sf_cmd_valid),
        .O(FIFO_Full_reg_0));
  FDRE FIFO_Full_reg
       (.C(m_axi_mm2s_aclk),
        .CE(1'b1),
        .D(fifo_full_p1),
        .Q(\INFERRED_GEN.cnt_i_reg[0] ),
        .R(SR));
endmodule

(* ORIG_REF_NAME = "srl_fifo_rbu_f" *) 
module design_1_axi_dma_0_0_srl_fifo_rbu_f__parameterized5
   (Q,
    E,
    m_axi_s2mm_bready,
    \GEN_ENABLE_INDET_BTT.sig_coelsc_decerr_reg_reg ,
    \GEN_ENABLE_INDET_BTT.sig_coelsc_slverr_reg_reg ,
    D,
    sig_stream_rst,
    m_axi_s2mm_aclk,
    sig_push_coelsc_reg,
    m_axi_s2mm_bvalid,
    sig_inhibit_rdy_n,
    \INFERRED_GEN.cnt_i_reg[3] ,
    \sig_addr_posted_cntr_reg[3] ,
    out,
    sig_halt_reg_reg,
    \GEN_ENABLE_INDET_BTT.sig_coelsc_slverr_reg_reg_0 ,
    sig_data2wsc_calc_err_reg,
    m_axi_s2mm_bresp);
  output [0:0]Q;
  output [0:0]E;
  output m_axi_s2mm_bready;
  output \GEN_ENABLE_INDET_BTT.sig_coelsc_decerr_reg_reg ;
  output \GEN_ENABLE_INDET_BTT.sig_coelsc_slverr_reg_reg ;
  output [2:0]D;
  input sig_stream_rst;
  input m_axi_s2mm_aclk;
  input sig_push_coelsc_reg;
  input m_axi_s2mm_bvalid;
  input sig_inhibit_rdy_n;
  input \INFERRED_GEN.cnt_i_reg[3] ;
  input [3:0]\sig_addr_posted_cntr_reg[3] ;
  input out;
  input sig_halt_reg_reg;
  input [1:0]\GEN_ENABLE_INDET_BTT.sig_coelsc_slverr_reg_reg_0 ;
  input [0:0]sig_data2wsc_calc_err_reg;
  input [1:0]m_axi_s2mm_bresp;

  wire CNTR_INCR_DECR_ADDN_F_I_n_2;
  wire CNTR_INCR_DECR_ADDN_F_I_n_3;
  wire CNTR_INCR_DECR_ADDN_F_I_n_4;
  wire [2:0]D;
  wire [0:0]E;
  wire FIFO_Full_reg_n_0;
  wire \GEN_ENABLE_INDET_BTT.sig_coelsc_decerr_reg_reg ;
  wire \GEN_ENABLE_INDET_BTT.sig_coelsc_slverr_reg_reg ;
  wire [1:0]\GEN_ENABLE_INDET_BTT.sig_coelsc_slverr_reg_reg_0 ;
  wire \INFERRED_GEN.cnt_i_reg[3] ;
  wire [0:0]Q;
  wire fifo_full_p1;
  wire m_axi_s2mm_aclk;
  wire m_axi_s2mm_bready;
  wire [1:0]m_axi_s2mm_bresp;
  wire m_axi_s2mm_bvalid;
  wire out;
  wire [3:0]\sig_addr_posted_cntr_reg[3] ;
  wire [0:0]sig_data2wsc_calc_err_reg;
  wire sig_decr_addr_posted_cntr5_out;
  wire sig_halt_reg_reg;
  wire sig_inhibit_rdy_n;
  wire sig_push_coelsc_reg;
  wire sig_stream_rst;
  wire sig_wr_fifo;

  design_1_axi_dma_0_0_cntr_incr_decr_addn_f__parameterized1 CNTR_INCR_DECR_ADDN_F_I
       (.FIFO_Full_reg(FIFO_Full_reg_n_0),
        .\INFERRED_GEN.cnt_i_reg[3]_0 (\INFERRED_GEN.cnt_i_reg[3] ),
        .Q({Q,CNTR_INCR_DECR_ADDN_F_I_n_2,CNTR_INCR_DECR_ADDN_F_I_n_3,CNTR_INCR_DECR_ADDN_F_I_n_4}),
        .fifo_full_p1(fifo_full_p1),
        .m_axi_s2mm_aclk(m_axi_s2mm_aclk),
        .m_axi_s2mm_bvalid(m_axi_s2mm_bvalid),
        .sig_inhibit_rdy_n(sig_inhibit_rdy_n),
        .sig_push_coelsc_reg(sig_push_coelsc_reg),
        .sig_stream_rst(sig_stream_rst),
        .sig_wr_fifo(sig_wr_fifo));
  design_1_axi_dma_0_0_dynshreg_f__parameterized5 DYNSHREG_F_I
       (.\GEN_ENABLE_INDET_BTT.sig_coelsc_decerr_reg_reg (\GEN_ENABLE_INDET_BTT.sig_coelsc_decerr_reg_reg ),
        .\GEN_ENABLE_INDET_BTT.sig_coelsc_slverr_reg_reg (\GEN_ENABLE_INDET_BTT.sig_coelsc_slverr_reg_reg ),
        .\GEN_ENABLE_INDET_BTT.sig_coelsc_slverr_reg_reg_0 (\GEN_ENABLE_INDET_BTT.sig_coelsc_slverr_reg_reg_0 ),
        .addr({CNTR_INCR_DECR_ADDN_F_I_n_2,CNTR_INCR_DECR_ADDN_F_I_n_3,CNTR_INCR_DECR_ADDN_F_I_n_4}),
        .m_axi_s2mm_aclk(m_axi_s2mm_aclk),
        .m_axi_s2mm_bresp(m_axi_s2mm_bresp),
        .sel(sig_wr_fifo),
        .sig_data2wsc_calc_err_reg(sig_data2wsc_calc_err_reg));
  FDRE FIFO_Full_reg
       (.C(m_axi_s2mm_aclk),
        .CE(1'b1),
        .D(fifo_full_p1),
        .Q(FIFO_Full_reg_n_0),
        .R(sig_stream_rst));
  (* SOFT_HLUTNM = "soft_lutpair271" *) 
  LUT3 #(
    .INIT(8'hF4)) 
    m_axi_s2mm_bready_INST_0
       (.I0(FIFO_Full_reg_n_0),
        .I1(sig_inhibit_rdy_n),
        .I2(sig_halt_reg_reg),
        .O(m_axi_s2mm_bready));
  LUT6 #(
    .INIT(64'hFDDD22222222DDDD)) 
    \sig_addr_posted_cntr[1]_i_1 
       (.I0(out),
        .I1(sig_decr_addr_posted_cntr5_out),
        .I2(\sig_addr_posted_cntr_reg[3] [3]),
        .I3(\sig_addr_posted_cntr_reg[3] [2]),
        .I4(\sig_addr_posted_cntr_reg[3] [0]),
        .I5(\sig_addr_posted_cntr_reg[3] [1]),
        .O(D[0]));
  LUT6 #(
    .INIT(64'hFD22FF00FF0022DD)) 
    \sig_addr_posted_cntr[2]_i_1 
       (.I0(out),
        .I1(sig_decr_addr_posted_cntr5_out),
        .I2(\sig_addr_posted_cntr_reg[3] [3]),
        .I3(\sig_addr_posted_cntr_reg[3] [2]),
        .I4(\sig_addr_posted_cntr_reg[3] [0]),
        .I5(\sig_addr_posted_cntr_reg[3] [1]),
        .O(D[1]));
  LUT6 #(
    .INIT(64'h0000FFFE7FFF0000)) 
    \sig_addr_posted_cntr[3]_i_1 
       (.I0(\sig_addr_posted_cntr_reg[3] [1]),
        .I1(\sig_addr_posted_cntr_reg[3] [0]),
        .I2(\sig_addr_posted_cntr_reg[3] [2]),
        .I3(\sig_addr_posted_cntr_reg[3] [3]),
        .I4(out),
        .I5(sig_decr_addr_posted_cntr5_out),
        .O(E));
  LUT6 #(
    .INIT(64'hF2F0F0F0F0F0F02D)) 
    \sig_addr_posted_cntr[3]_i_2 
       (.I0(out),
        .I1(sig_decr_addr_posted_cntr5_out),
        .I2(\sig_addr_posted_cntr_reg[3] [3]),
        .I3(\sig_addr_posted_cntr_reg[3] [2]),
        .I4(\sig_addr_posted_cntr_reg[3] [0]),
        .I5(\sig_addr_posted_cntr_reg[3] [1]),
        .O(D[2]));
  (* SOFT_HLUTNM = "soft_lutpair271" *) 
  LUT3 #(
    .INIT(8'h40)) 
    \sig_addr_posted_cntr[3]_i_3 
       (.I0(FIFO_Full_reg_n_0),
        .I1(sig_inhibit_rdy_n),
        .I2(m_axi_s2mm_bvalid),
        .O(sig_decr_addr_posted_cntr5_out));
endmodule

(* ORIG_REF_NAME = "srl_fifo_rbu_f" *) 
module design_1_axi_dma_0_0_srl_fifo_rbu_f__parameterized6
   (\GEN_ENABLE_INDET_BTT.sig_coelsc_reg_full_reg ,
    sel,
    out,
    E,
    D,
    p_4_out,
    \GEN_ENABLE_INDET_BTT.sig_coelsc_reg_empty_reg ,
    sig_push_to_wsc_reg,
    \INFERRED_GEN.cnt_i_reg[1] ,
    sig_stream_rst,
    m_axi_s2mm_aclk,
    sig_coelsc_reg_empty,
    Q,
    sig_data2wsc_valid,
    sig_inhibit_rdy_n,
    \sig_wdc_statcnt_reg[3] ,
    \GEN_ENABLE_INDET_BTT.sig_coelsc_interr_reg_reg ,
    sig_cmd_stat_rst_user_reg_n_cdc_from_reg,
    sig_set_push2wsc,
    in);
  output \GEN_ENABLE_INDET_BTT.sig_coelsc_reg_full_reg ;
  output sel;
  output [16:0]out;
  output [0:0]E;
  output [2:0]D;
  output p_4_out;
  output \GEN_ENABLE_INDET_BTT.sig_coelsc_reg_empty_reg ;
  output sig_push_to_wsc_reg;
  output \INFERRED_GEN.cnt_i_reg[1] ;
  input sig_stream_rst;
  input m_axi_s2mm_aclk;
  input sig_coelsc_reg_empty;
  input [0:0]Q;
  input sig_data2wsc_valid;
  input sig_inhibit_rdy_n;
  input [3:0]\sig_wdc_statcnt_reg[3] ;
  input [0:0]\GEN_ENABLE_INDET_BTT.sig_coelsc_interr_reg_reg ;
  input sig_cmd_stat_rst_user_reg_n_cdc_from_reg;
  input sig_set_push2wsc;
  input [16:0]in;

  wire CNTR_INCR_DECR_ADDN_F_I_n_2;
  wire CNTR_INCR_DECR_ADDN_F_I_n_3;
  wire CNTR_INCR_DECR_ADDN_F_I_n_4;
  wire [2:0]D;
  wire DYNSHREG_F_I_n_2;
  wire [0:0]E;
  wire FIFO_Full_reg_n_0;
  wire [0:0]\GEN_ENABLE_INDET_BTT.sig_coelsc_interr_reg_reg ;
  wire \GEN_ENABLE_INDET_BTT.sig_coelsc_reg_empty_reg ;
  wire \GEN_ENABLE_INDET_BTT.sig_coelsc_reg_full_reg ;
  wire \INFERRED_GEN.cnt_i_reg[1] ;
  wire [0:0]Q;
  wire fifo_full_p1;
  wire [16:0]in;
  wire m_axi_s2mm_aclk;
  wire [16:0]out;
  wire p_4_out;
  wire sel;
  wire sig_cmd_stat_rst_user_reg_n_cdc_from_reg;
  wire sig_coelsc_reg_empty;
  wire sig_data2wsc_valid;
  wire sig_inhibit_rdy_n;
  wire sig_push_to_wsc_reg;
  wire sig_rd_empty;
  wire sig_set_push2wsc;
  wire sig_stream_rst;
  wire [3:0]\sig_wdc_statcnt_reg[3] ;

  design_1_axi_dma_0_0_cntr_incr_decr_addn_f__parameterized1_3 CNTR_INCR_DECR_ADDN_F_I
       (.FIFO_Full_reg(FIFO_Full_reg_n_0),
        .\GEN_ENABLE_INDET_BTT.sig_coelsc_reg_full_reg (\GEN_ENABLE_INDET_BTT.sig_coelsc_reg_full_reg ),
        .\INFERRED_GEN.cnt_i_reg[1]_0 (\INFERRED_GEN.cnt_i_reg[1] ),
        .\INFERRED_GEN.cnt_i_reg[3]_0 (Q),
        .\INFERRED_GEN.cnt_i_reg[3]_1 (DYNSHREG_F_I_n_2),
        .Q({sig_rd_empty,CNTR_INCR_DECR_ADDN_F_I_n_2,CNTR_INCR_DECR_ADDN_F_I_n_3,CNTR_INCR_DECR_ADDN_F_I_n_4}),
        .fifo_full_p1(fifo_full_p1),
        .m_axi_s2mm_aclk(m_axi_s2mm_aclk),
        .out(out[0]),
        .sig_coelsc_reg_empty(sig_coelsc_reg_empty),
        .sig_data2wsc_valid(sig_data2wsc_valid),
        .sig_inhibit_rdy_n(sig_inhibit_rdy_n),
        .sig_push_to_wsc_reg(sel),
        .sig_stream_rst(sig_stream_rst));
  design_1_axi_dma_0_0_dynshreg_f__parameterized6 DYNSHREG_F_I
       (.D(D),
        .E(E),
        .FIFO_Full_reg(FIFO_Full_reg_n_0),
        .\GEN_ENABLE_INDET_BTT.sig_coelsc_eop_reg (sel),
        .\GEN_ENABLE_INDET_BTT.sig_coelsc_interr_reg_reg (\GEN_ENABLE_INDET_BTT.sig_coelsc_interr_reg_reg ),
        .\GEN_ENABLE_INDET_BTT.sig_coelsc_reg_empty_reg (\GEN_ENABLE_INDET_BTT.sig_coelsc_reg_empty_reg ),
        .\INFERRED_GEN.cnt_i_reg[3] ({sig_rd_empty,CNTR_INCR_DECR_ADDN_F_I_n_2,CNTR_INCR_DECR_ADDN_F_I_n_3,CNTR_INCR_DECR_ADDN_F_I_n_4}),
        .Q(Q),
        .in(in),
        .m_axi_s2mm_aclk(m_axi_s2mm_aclk),
        .out(out),
        .p_4_out(p_4_out),
        .sig_coelsc_reg_empty(sig_coelsc_reg_empty),
        .sig_data2wsc_valid(sig_data2wsc_valid),
        .sig_inhibit_rdy_n(sig_inhibit_rdy_n),
        .\sig_wdc_statcnt_reg[3] (DYNSHREG_F_I_n_2),
        .\sig_wdc_statcnt_reg[3]_0 (\sig_wdc_statcnt_reg[3] ));
  FDRE FIFO_Full_reg
       (.C(m_axi_s2mm_aclk),
        .CE(1'b1),
        .D(fifo_full_p1),
        .Q(FIFO_Full_reg_n_0),
        .R(sig_stream_rst));
  LUT5 #(
    .INIT(32'hAAAAA200)) 
    sig_push_to_wsc_i_1
       (.I0(sig_cmd_stat_rst_user_reg_n_cdc_from_reg),
        .I1(sig_inhibit_rdy_n),
        .I2(FIFO_Full_reg_n_0),
        .I3(sig_data2wsc_valid),
        .I4(sig_set_push2wsc),
        .O(sig_push_to_wsc_reg));
endmodule

(* ORIG_REF_NAME = "srl_fifo_rbu_f" *) 
module design_1_axi_dma_0_0_srl_fifo_rbu_f__parameterized7
   (\INFERRED_GEN.cnt_i_reg[0] ,
    Q,
    out,
    sig_sm_pop_cmd_fifo_ns,
    sig_sm_ld_dre_cmd_ns,
    D,
    sig_stream_rst,
    m_axi_s2mm_aclk,
    sig_sm_pop_cmd_fifo,
    p_9_out,
    sig_inhibit_rdy_n_reg,
    sig_need_cmd_flush,
    p_7_out,
    in,
    \FSM_sequential_sig_cmdcntl_sm_state_reg[0] ,
    \FSM_sequential_sig_cmdcntl_sm_state_reg[2] ,
    sig_cmd_empty_reg);
  output \INFERRED_GEN.cnt_i_reg[0] ;
  output [0:0]Q;
  output [14:0]out;
  output sig_sm_pop_cmd_fifo_ns;
  output sig_sm_ld_dre_cmd_ns;
  output [2:0]D;
  input sig_stream_rst;
  input m_axi_s2mm_aclk;
  input sig_sm_pop_cmd_fifo;
  input p_9_out;
  input sig_inhibit_rdy_n_reg;
  input sig_need_cmd_flush;
  input p_7_out;
  input [15:0]in;
  input \FSM_sequential_sig_cmdcntl_sm_state_reg[0] ;
  input [2:0]\FSM_sequential_sig_cmdcntl_sm_state_reg[2] ;
  input sig_cmd_empty_reg;

  wire CNTR_INCR_DECR_ADDN_F_I_n_2;
  wire CNTR_INCR_DECR_ADDN_F_I_n_3;
  wire [2:0]D;
  wire DYNSHREG_F_I_n_1;
  wire \FSM_sequential_sig_cmdcntl_sm_state_reg[0] ;
  wire [2:0]\FSM_sequential_sig_cmdcntl_sm_state_reg[2] ;
  wire \INFERRED_GEN.cnt_i_reg[0] ;
  wire [0:0]Q;
  wire fifo_full_p1;
  wire [15:0]in;
  wire m_axi_s2mm_aclk;
  wire [14:0]out;
  wire p_7_out;
  wire p_9_out;
  wire sig_cmd_empty_reg;
  wire [23:23]sig_cmd_fifo_data_out;
  wire sig_inhibit_rdy_n_reg;
  wire sig_need_cmd_flush;
  wire sig_sm_ld_dre_cmd_ns;
  wire sig_sm_pop_cmd_fifo;
  wire sig_sm_pop_cmd_fifo_ns;
  wire sig_stream_rst;
  wire sig_wr_fifo;

  design_1_axi_dma_0_0_cntr_incr_decr_addn_f_5 CNTR_INCR_DECR_ADDN_F_I
       (.D({D[2],D[0]}),
        .FIFO_Full_reg(\INFERRED_GEN.cnt_i_reg[0] ),
        .\FSM_sequential_sig_cmdcntl_sm_state_reg[2] (\FSM_sequential_sig_cmdcntl_sm_state_reg[2] ),
        .\INFERRED_GEN.cnt_i_reg[2]_0 (DYNSHREG_F_I_n_1),
        .Q({Q,CNTR_INCR_DECR_ADDN_F_I_n_2,CNTR_INCR_DECR_ADDN_F_I_n_3}),
        .fifo_full_p1(fifo_full_p1),
        .m_axi_s2mm_aclk(m_axi_s2mm_aclk),
        .out(sig_cmd_fifo_data_out),
        .p_7_out(p_7_out),
        .p_9_out(p_9_out),
        .sig_cmd_empty_reg(sig_cmd_empty_reg),
        .sig_inhibit_rdy_n_reg(sig_inhibit_rdy_n_reg),
        .sig_need_cmd_flush(sig_need_cmd_flush),
        .sig_sm_ld_dre_cmd_ns(sig_sm_ld_dre_cmd_ns),
        .sig_sm_pop_cmd_fifo(sig_sm_pop_cmd_fifo),
        .sig_stream_rst(sig_stream_rst),
        .sig_wr_fifo(sig_wr_fifo));
  design_1_axi_dma_0_0_dynshreg_f__parameterized7 DYNSHREG_F_I
       (.D(D[1]),
        .FIFO_Full_reg(\INFERRED_GEN.cnt_i_reg[0] ),
        .\FSM_sequential_sig_cmdcntl_sm_state_reg[0] (DYNSHREG_F_I_n_1),
        .\FSM_sequential_sig_cmdcntl_sm_state_reg[0]_0 (\FSM_sequential_sig_cmdcntl_sm_state_reg[0] ),
        .\FSM_sequential_sig_cmdcntl_sm_state_reg[2] (\FSM_sequential_sig_cmdcntl_sm_state_reg[2] ),
        .Q({Q,CNTR_INCR_DECR_ADDN_F_I_n_2,CNTR_INCR_DECR_ADDN_F_I_n_3}),
        .in(in),
        .m_axi_s2mm_aclk(m_axi_s2mm_aclk),
        .out({sig_cmd_fifo_data_out,out}),
        .p_7_out(p_7_out),
        .p_9_out(p_9_out),
        .sig_inhibit_rdy_n_reg(sig_inhibit_rdy_n_reg),
        .sig_need_cmd_flush(sig_need_cmd_flush),
        .sig_sm_pop_cmd_fifo_ns(sig_sm_pop_cmd_fifo_ns),
        .sig_wr_fifo(sig_wr_fifo));
  FDRE FIFO_Full_reg
       (.C(m_axi_s2mm_aclk),
        .CE(1'b1),
        .D(fifo_full_p1),
        .Q(\INFERRED_GEN.cnt_i_reg[0] ),
        .R(sig_stream_rst));
endmodule

(* ORIG_REF_NAME = "srl_fifo_rbu_f" *) 
module design_1_axi_dma_0_0_srl_fifo_rbu_f__parameterized8
   (\INFERRED_GEN.cnt_i_reg[1] ,
    SS,
    Q,
    DIBDI,
    lvar_num_set,
    out,
    sig_cmd_full_reg,
    sig_cmd_full_reg_0,
    sig_cmd_empty_reg,
    m_axi_s2mm_aclk,
    sig_m_valid_out_reg,
    sig_inhibit_rdy_n_reg,
    slice_insert_valid,
    sig_eop_halt_xfer,
    sig_m_valid_out_reg_0,
    lsig_strm_eop_asserted6_out,
    \sig_strb_reg_out_reg[3] ,
    sig_cmd_full,
    sig_sm_ld_dre_cmd,
    p_7_out,
    sig_cmd_stat_rst_user_reg_n_cdc_from_reg,
    sig_ibtt2dre_tready,
    sig_eop_sent_reg,
    \storage_data_reg[8] );
  output \INFERRED_GEN.cnt_i_reg[1] ;
  output [0:0]SS;
  output [0:0]Q;
  output [4:0]DIBDI;
  output [0:0]lvar_num_set;
  output [6:0]out;
  output sig_cmd_full_reg;
  output sig_cmd_full_reg_0;
  output sig_cmd_empty_reg;
  input m_axi_s2mm_aclk;
  input sig_m_valid_out_reg;
  input sig_inhibit_rdy_n_reg;
  input slice_insert_valid;
  input sig_eop_halt_xfer;
  input sig_m_valid_out_reg_0;
  input lsig_strm_eop_asserted6_out;
  input [3:0]\sig_strb_reg_out_reg[3] ;
  input sig_cmd_full;
  input sig_sm_ld_dre_cmd;
  input p_7_out;
  input sig_cmd_stat_rst_user_reg_n_cdc_from_reg;
  input sig_ibtt2dre_tready;
  input sig_eop_sent_reg;
  input [7:0]\storage_data_reg[8] ;

  wire CNTR_INCR_DECR_ADDN_F_I_n_2;
  wire CNTR_INCR_DECR_ADDN_F_I_n_3;
  wire CNTR_INCR_DECR_ADDN_F_I_n_4;
  wire CNTR_INCR_DECR_ADDN_F_I_n_5;
  wire [4:0]DIBDI;
  wire \INFERRED_GEN.cnt_i_reg[1] ;
  wire [0:0]Q;
  wire [0:0]SS;
  wire fifo_full_p1;
  wire lsig_strm_eop_asserted6_out;
  wire [0:0]lvar_num_set;
  wire m_axi_s2mm_aclk;
  wire [6:0]out;
  wire p_7_out;
  wire sig_cmd_empty_reg;
  wire sig_cmd_full;
  wire sig_cmd_full_reg;
  wire sig_cmd_full_reg_0;
  wire sig_cmd_stat_rst_user_reg_n_cdc_from_reg;
  wire sig_eop_halt_xfer;
  wire sig_eop_sent_reg;
  wire sig_ibtt2dre_tready;
  wire sig_inhibit_rdy_n_reg;
  wire sig_m_valid_out_reg;
  wire sig_m_valid_out_reg_0;
  wire sig_sm_ld_dre_cmd;
  wire [3:0]\sig_strb_reg_out_reg[3] ;
  wire [8:8]sig_tstrb_fifo_data_out;
  wire sig_wr_fifo;
  wire slice_insert_valid;
  wire [7:0]\storage_data_reg[8] ;

  design_1_axi_dma_0_0_cntr_incr_decr_addn_f__parameterized0 CNTR_INCR_DECR_ADDN_F_I
       (.DIBDI(DIBDI[4]),
        .FIFO_Full_reg(\INFERRED_GEN.cnt_i_reg[1] ),
        .Q({Q,CNTR_INCR_DECR_ADDN_F_I_n_2,CNTR_INCR_DECR_ADDN_F_I_n_3,CNTR_INCR_DECR_ADDN_F_I_n_4,CNTR_INCR_DECR_ADDN_F_I_n_5}),
        .SS(SS),
        .fifo_full_p1(fifo_full_p1),
        .lsig_strm_eop_asserted6_out(lsig_strm_eop_asserted6_out),
        .m_axi_s2mm_aclk(m_axi_s2mm_aclk),
        .out(sig_tstrb_fifo_data_out),
        .p_7_out(p_7_out),
        .sig_cmd_empty_reg(sig_cmd_empty_reg),
        .sig_cmd_full(sig_cmd_full),
        .sig_cmd_full_reg(sig_cmd_full_reg),
        .sig_cmd_full_reg_0(sig_cmd_full_reg_0),
        .sig_cmd_stat_rst_user_reg_n_cdc_from_reg(sig_cmd_stat_rst_user_reg_n_cdc_from_reg),
        .sig_eop_halt_xfer(sig_eop_halt_xfer),
        .sig_eop_sent_reg(sig_eop_sent_reg),
        .sig_ibtt2dre_tready(sig_ibtt2dre_tready),
        .sig_inhibit_rdy_n_reg(sig_inhibit_rdy_n_reg),
        .sig_m_valid_out_reg(sig_m_valid_out_reg),
        .sig_m_valid_out_reg_0(sig_m_valid_out_reg_0),
        .sig_sm_ld_dre_cmd(sig_sm_ld_dre_cmd),
        .sig_wr_fifo(sig_wr_fifo),
        .slice_insert_valid(slice_insert_valid));
  design_1_axi_dma_0_0_dynshreg_f__parameterized8 DYNSHREG_F_I
       (.DIBDI(DIBDI[3:0]),
        .FIFO_Full_reg(\INFERRED_GEN.cnt_i_reg[1] ),
        .Q({CNTR_INCR_DECR_ADDN_F_I_n_2,CNTR_INCR_DECR_ADDN_F_I_n_3,CNTR_INCR_DECR_ADDN_F_I_n_4,CNTR_INCR_DECR_ADDN_F_I_n_5}),
        .lvar_num_set(lvar_num_set),
        .m_axi_s2mm_aclk(m_axi_s2mm_aclk),
        .out({sig_tstrb_fifo_data_out,out}),
        .sig_inhibit_rdy_n_reg(sig_inhibit_rdy_n_reg),
        .\sig_strb_reg_out_reg[3] (\sig_strb_reg_out_reg[3] ),
        .sig_wr_fifo(sig_wr_fifo),
        .slice_insert_valid(slice_insert_valid),
        .\storage_data_reg[8] (\storage_data_reg[8] ));
  FDRE FIFO_Full_reg
       (.C(m_axi_s2mm_aclk),
        .CE(1'b1),
        .D(fifo_full_p1),
        .Q(\INFERRED_GEN.cnt_i_reg[1] ),
        .R(SS));
endmodule

(* ORIG_REF_NAME = "srl_fifo_rbu_f" *) 
module design_1_axi_dma_0_0_srl_fifo_rbu_f__parameterized9
   (\INFERRED_GEN.cnt_i_reg[0] ,
    sig_dqual_reg_empty_reg,
    E,
    sig_dqual_reg_empty_reg_0,
    D,
    sig_dqual_reg_empty_reg_1,
    sig_clr_cmd2data_valid5_out__0,
    \sig_next_strt_strb_reg_reg[2] ,
    sig_first_dbeat_reg,
    sig_ld_new_cmd_reg_reg,
    sig_single_dbeat_reg,
    sig_last_dbeat_reg,
    sig_next_calc_error_reg_reg,
    out,
    sig_stream_rst,
    m_axi_s2mm_aclk,
    p_11_out,
    sig_inhibit_rdy_n_reg,
    sig_dbeat_cntr_eq_0,
    Q,
    \sig_dbeat_cntr_reg[2] ,
    sig_next_sequential_reg,
    sig_last_dbeat_reg_0,
    sig_dqual_reg_empty,
    sig_next_calc_error_reg,
    sig_dqual_reg_full,
    sig_data2addr_stop_req,
    sig_m_valid_out_reg,
    sig_s_ready_out_reg,
    sig_wdc_status_going_full,
    sig_stat2wsc_status_ready,
    sig_wsc2stat_status_valid,
    sig_addr_posted_cntr,
    sig_halt_reg_dly3_reg,
    sig_last_mmap_dbeat_reg,
    sig_posted_to_axi_reg,
    sig_first_dbeat_reg_0,
    sig_cmd_stat_rst_user_reg_n_cdc_from_reg,
    sig_single_dbeat,
    sig_ld_new_cmd_reg,
    sig_single_dbeat_reg_0,
    sig_first_dbeat1__0,
    sig_data2skid_wlast,
    \sig_dbeat_cntr_reg[3] ,
    \sig_dbeat_cntr_reg[4] ,
    sig_xfer_calc_err_reg_reg);
  output \INFERRED_GEN.cnt_i_reg[0] ;
  output sig_dqual_reg_empty_reg;
  output [0:0]E;
  output sig_dqual_reg_empty_reg_0;
  output [7:0]D;
  output sig_dqual_reg_empty_reg_1;
  output sig_clr_cmd2data_valid5_out__0;
  output [2:0]\sig_next_strt_strb_reg_reg[2] ;
  output sig_first_dbeat_reg;
  output sig_ld_new_cmd_reg_reg;
  output sig_single_dbeat_reg;
  output sig_last_dbeat_reg;
  output sig_next_calc_error_reg_reg;
  output [2:0]out;
  input sig_stream_rst;
  input m_axi_s2mm_aclk;
  input p_11_out;
  input sig_inhibit_rdy_n_reg;
  input sig_dbeat_cntr_eq_0;
  input [7:0]Q;
  input \sig_dbeat_cntr_reg[2] ;
  input sig_next_sequential_reg;
  input sig_last_dbeat_reg_0;
  input sig_dqual_reg_empty;
  input sig_next_calc_error_reg;
  input sig_dqual_reg_full;
  input sig_data2addr_stop_req;
  input sig_m_valid_out_reg;
  input sig_s_ready_out_reg;
  input sig_wdc_status_going_full;
  input sig_stat2wsc_status_ready;
  input sig_wsc2stat_status_valid;
  input [2:0]sig_addr_posted_cntr;
  input sig_halt_reg_dly3_reg;
  input sig_last_mmap_dbeat_reg;
  input sig_posted_to_axi_reg;
  input sig_first_dbeat_reg_0;
  input sig_cmd_stat_rst_user_reg_n_cdc_from_reg;
  input sig_single_dbeat;
  input sig_ld_new_cmd_reg;
  input sig_single_dbeat_reg_0;
  input sig_first_dbeat1__0;
  input sig_data2skid_wlast;
  input \sig_dbeat_cntr_reg[3] ;
  input \sig_dbeat_cntr_reg[4] ;
  input [9:0]sig_xfer_calc_err_reg_reg;

  wire CNTR_INCR_DECR_ADDN_F_I_n_2;
  wire CNTR_INCR_DECR_ADDN_F_I_n_3;
  wire [7:0]D;
  wire [0:0]E;
  wire \INFERRED_GEN.cnt_i_reg[0] ;
  wire [7:0]Q;
  wire fifo_full_p1;
  wire m_axi_s2mm_aclk;
  wire [2:0]out;
  wire p_11_out;
  wire [2:0]sig_addr_posted_cntr;
  wire sig_clr_cmd2data_valid5_out__0;
  wire sig_cmd_stat_rst_user_reg_n_cdc_from_reg;
  wire sig_data2addr_stop_req;
  wire sig_data2skid_wlast;
  wire sig_dbeat_cntr_eq_0;
  wire \sig_dbeat_cntr_reg[2] ;
  wire \sig_dbeat_cntr_reg[3] ;
  wire \sig_dbeat_cntr_reg[4] ;
  wire sig_dqual_reg_empty;
  wire sig_dqual_reg_empty_reg;
  wire sig_dqual_reg_empty_reg_0;
  wire sig_dqual_reg_empty_reg_1;
  wire sig_dqual_reg_full;
  wire sig_first_dbeat1__0;
  wire sig_first_dbeat_reg;
  wire sig_first_dbeat_reg_0;
  wire sig_halt_reg_dly3_reg;
  wire sig_inhibit_rdy_n_reg;
  wire sig_last_dbeat_reg;
  wire sig_last_dbeat_reg_0;
  wire sig_last_mmap_dbeat_reg;
  wire sig_ld_new_cmd_reg;
  wire sig_ld_new_cmd_reg_reg;
  wire sig_m_valid_out_reg;
  wire sig_next_calc_error_reg;
  wire sig_next_calc_error_reg_reg;
  wire sig_next_sequential_reg;
  wire [2:0]\sig_next_strt_strb_reg_reg[2] ;
  wire sig_posted_to_axi_reg;
  wire sig_s_ready_out_reg;
  wire sig_single_dbeat;
  wire sig_single_dbeat_reg;
  wire sig_single_dbeat_reg_0;
  wire sig_stat2wsc_status_ready;
  wire sig_stream_rst;
  wire sig_wdc_status_going_full;
  wire sig_wr_fifo;
  wire sig_wsc2stat_status_valid;
  wire [9:0]sig_xfer_calc_err_reg_reg;

  design_1_axi_dma_0_0_cntr_incr_decr_addn_f CNTR_INCR_DECR_ADDN_F_I
       (.D(D[7:5]),
        .E(E),
        .FIFO_Full_reg(\INFERRED_GEN.cnt_i_reg[0] ),
        .Q({CNTR_INCR_DECR_ADDN_F_I_n_2,CNTR_INCR_DECR_ADDN_F_I_n_3}),
        .fifo_full_p1(fifo_full_p1),
        .m_axi_s2mm_aclk(m_axi_s2mm_aclk),
        .p_11_out(p_11_out),
        .sig_addr_posted_cntr(sig_addr_posted_cntr),
        .sig_cmd_stat_rst_user_reg_n_cdc_from_reg(sig_cmd_stat_rst_user_reg_n_cdc_from_reg),
        .sig_data2addr_stop_req(sig_data2addr_stop_req),
        .sig_data2skid_wlast(sig_data2skid_wlast),
        .sig_dbeat_cntr_eq_0(sig_dbeat_cntr_eq_0),
        .\sig_dbeat_cntr_reg[3] (\sig_dbeat_cntr_reg[3] ),
        .\sig_dbeat_cntr_reg[4] (\sig_dbeat_cntr_reg[4] ),
        .\sig_dbeat_cntr_reg[7] (Q[7:5]),
        .sig_dqual_reg_empty(sig_dqual_reg_empty),
        .sig_dqual_reg_empty_reg(sig_dqual_reg_empty_reg),
        .sig_dqual_reg_empty_reg_0(sig_dqual_reg_empty_reg_0),
        .sig_dqual_reg_empty_reg_1(sig_dqual_reg_empty_reg_1),
        .sig_dqual_reg_full(sig_dqual_reg_full),
        .sig_halt_reg_dly3_reg(sig_halt_reg_dly3_reg),
        .sig_inhibit_rdy_n_reg(sig_inhibit_rdy_n_reg),
        .sig_last_dbeat_reg(sig_last_dbeat_reg_0),
        .sig_last_mmap_dbeat_reg(sig_last_mmap_dbeat_reg),
        .sig_ld_new_cmd_reg(sig_ld_new_cmd_reg),
        .sig_ld_new_cmd_reg_reg(sig_ld_new_cmd_reg_reg),
        .sig_m_valid_out_reg(sig_m_valid_out_reg),
        .sig_next_calc_error_reg(sig_next_calc_error_reg),
        .sig_next_calc_error_reg_reg(sig_next_calc_error_reg_reg),
        .sig_next_sequential_reg(sig_next_sequential_reg),
        .sig_posted_to_axi_reg(sig_posted_to_axi_reg),
        .sig_s_ready_out_reg(sig_s_ready_out_reg),
        .sig_stat2wsc_status_ready(sig_stat2wsc_status_ready),
        .sig_stream_rst(sig_stream_rst),
        .sig_wdc_status_going_full(sig_wdc_status_going_full),
        .sig_wr_fifo(sig_wr_fifo),
        .sig_wsc2stat_status_valid(sig_wsc2stat_status_valid));
  design_1_axi_dma_0_0_dynshreg_f__parameterized9 DYNSHREG_F_I
       (.D(D[4:0]),
        .FIFO_Full_reg(\INFERRED_GEN.cnt_i_reg[0] ),
        .\INFERRED_GEN.cnt_i_reg[1] ({CNTR_INCR_DECR_ADDN_F_I_n_2,CNTR_INCR_DECR_ADDN_F_I_n_3}),
        .Q(Q[4:0]),
        .m_axi_s2mm_aclk(m_axi_s2mm_aclk),
        .out(out),
        .p_11_out(p_11_out),
        .sig_cmd_stat_rst_user_reg_n_cdc_from_reg(sig_cmd_stat_rst_user_reg_n_cdc_from_reg),
        .\sig_dbeat_cntr_reg[2] (\sig_dbeat_cntr_reg[2] ),
        .sig_first_dbeat1__0(sig_first_dbeat1__0),
        .sig_first_dbeat_reg(sig_first_dbeat_reg),
        .sig_first_dbeat_reg_0(sig_first_dbeat_reg_0),
        .sig_inhibit_rdy_n_reg(sig_inhibit_rdy_n_reg),
        .sig_last_dbeat_reg(sig_last_dbeat_reg),
        .sig_last_dbeat_reg_0(sig_last_dbeat_reg_0),
        .sig_next_sequential_reg_reg(sig_dqual_reg_empty_reg),
        .\sig_next_strt_strb_reg_reg[2] (\sig_next_strt_strb_reg_reg[2] ),
        .sig_single_dbeat(sig_single_dbeat),
        .sig_single_dbeat_reg(sig_single_dbeat_reg),
        .sig_single_dbeat_reg_0(sig_single_dbeat_reg_0),
        .sig_wr_fifo(sig_wr_fifo),
        .sig_xfer_calc_err_reg_reg(sig_xfer_calc_err_reg_reg));
  FDRE FIFO_Full_reg
       (.C(m_axi_s2mm_aclk),
        .CE(1'b1),
        .D(fifo_full_p1),
        .Q(\INFERRED_GEN.cnt_i_reg[0] ),
        .R(sig_stream_rst));
  LUT3 #(
    .INIT(8'h40)) 
    \sig_xfer_len_reg[4]_i_4 
       (.I0(\INFERRED_GEN.cnt_i_reg[0] ),
        .I1(sig_inhibit_rdy_n_reg),
        .I2(p_11_out),
        .O(sig_clr_cmd2data_valid5_out__0));
endmodule

(* ORIG_REF_NAME = "sync_fifo_fg" *) 
module design_1_axi_dma_0_0_sync_fifo_fg
   (p_2_out_0,
    DOBDO,
    out,
    \DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM36_NO_ECC.ram ,
    sig_ok_to_post_rd_addr_reg,
    \OMIT_UNPACKING.lsig_cmd_loaded_reg ,
    hold_ff_q_reg,
    S,
    \count_reg[6] ,
    \gc1.count_reg[6] ,
    empty_fwft_fb_o_i_reg,
    \count_reg[6]_0 ,
    sig_slast_with_stop,
    lsig_ld_cmd,
    FIFO_Full_reg,
    sig_s_ready_out_reg,
    DI,
    m_axi_mm2s_aclk,
    E,
    SR,
    m_axi_mm2s_rdata,
    DIBDI,
    sig_cmd_stat_rst_user_reg_n_cdc_from_reg,
    sig_posted_to_axi_2_reg,
    hold_ff_q,
    sig_s_ready_out_reg_0,
    Q,
    lsig_cmd_loaded,
    ram_full_i_reg,
    sig_sstrb_stop_mask,
    \sig_token_cntr_reg[0] ,
    \sig_token_cntr_reg[3] ,
    ram_full_i_reg_0,
    D);
  output [31:0]p_2_out_0;
  output [5:0]DOBDO;
  output out;
  output \DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM36_NO_ECC.ram ;
  output sig_ok_to_post_rd_addr_reg;
  output \OMIT_UNPACKING.lsig_cmd_loaded_reg ;
  output hold_ff_q_reg;
  output [3:0]S;
  output [4:0]\count_reg[6] ;
  output \gc1.count_reg[6] ;
  output empty_fwft_fb_o_i_reg;
  output [1:0]\count_reg[6]_0 ;
  output sig_slast_with_stop;
  output lsig_ld_cmd;
  output FIFO_Full_reg;
  output sig_s_ready_out_reg;
  output [0:0]DI;
  input m_axi_mm2s_aclk;
  input [0:0]E;
  input [0:0]SR;
  input [31:0]m_axi_mm2s_rdata;
  input [5:0]DIBDI;
  input sig_cmd_stat_rst_user_reg_n_cdc_from_reg;
  input sig_posted_to_axi_2_reg;
  input hold_ff_q;
  input sig_s_ready_out_reg_0;
  input [0:0]Q;
  input lsig_cmd_loaded;
  input ram_full_i_reg;
  input [0:0]sig_sstrb_stop_mask;
  input \sig_token_cntr_reg[0] ;
  input [3:0]\sig_token_cntr_reg[3] ;
  input [0:0]ram_full_i_reg_0;
  input [5:0]D;

  wire [5:0]D;
  wire \DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM36_NO_ECC.ram ;
  wire [0:0]DI;
  wire [5:0]DIBDI;
  wire [5:0]DOBDO;
  wire [0:0]E;
  wire FIFO_Full_reg;
  wire \OMIT_UNPACKING.lsig_cmd_loaded_reg ;
  wire [0:0]Q;
  wire [3:0]S;
  wire [0:0]SR;
  wire [4:0]\count_reg[6] ;
  wire [1:0]\count_reg[6]_0 ;
  wire empty_fwft_fb_o_i_reg;
  wire \gc1.count_reg[6] ;
  wire hold_ff_q;
  wire hold_ff_q_reg;
  wire lsig_cmd_loaded;
  wire lsig_ld_cmd;
  wire m_axi_mm2s_aclk;
  wire [31:0]m_axi_mm2s_rdata;
  wire out;
  wire [31:0]p_2_out_0;
  wire ram_full_i_reg;
  wire [0:0]ram_full_i_reg_0;
  wire sig_cmd_stat_rst_user_reg_n_cdc_from_reg;
  wire sig_ok_to_post_rd_addr_reg;
  wire sig_posted_to_axi_2_reg;
  wire sig_s_ready_out_reg;
  wire sig_s_ready_out_reg_0;
  wire sig_slast_with_stop;
  wire [0:0]sig_sstrb_stop_mask;
  wire \sig_token_cntr_reg[0] ;
  wire [3:0]\sig_token_cntr_reg[3] ;

  design_1_axi_dma_0_0_fifo_generator_v13_1_4 \FAMILY_SUPPORTED.I_SYNC_FIFO_BRAM 
       (.D(D),
        .\DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM36_NO_ECC.ram (\DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM36_NO_ECC.ram ),
        .DI(DI),
        .DIBDI(DIBDI),
        .DOBDO(DOBDO),
        .E(E),
        .FIFO_Full_reg(FIFO_Full_reg),
        .\OMIT_UNPACKING.lsig_cmd_loaded_reg (\OMIT_UNPACKING.lsig_cmd_loaded_reg ),
        .Q(Q),
        .S(S),
        .SR(SR),
        .\count_reg[6] (\count_reg[6] ),
        .\count_reg[6]_0 (\count_reg[6]_0 ),
        .empty_fwft_fb_o_i_reg(empty_fwft_fb_o_i_reg),
        .\gc1.count_reg[6] (\gc1.count_reg[6] ),
        .hold_ff_q(hold_ff_q),
        .hold_ff_q_reg(hold_ff_q_reg),
        .lsig_cmd_loaded(lsig_cmd_loaded),
        .lsig_ld_cmd(lsig_ld_cmd),
        .m_axi_mm2s_aclk(m_axi_mm2s_aclk),
        .m_axi_mm2s_rdata(m_axi_mm2s_rdata),
        .out(out),
        .p_2_out_0(p_2_out_0),
        .ram_full_i_reg(ram_full_i_reg),
        .ram_full_i_reg_0(ram_full_i_reg_0),
        .sig_cmd_stat_rst_user_reg_n_cdc_from_reg(sig_cmd_stat_rst_user_reg_n_cdc_from_reg),
        .sig_ok_to_post_rd_addr_reg(sig_ok_to_post_rd_addr_reg),
        .sig_posted_to_axi_2_reg(sig_posted_to_axi_2_reg),
        .sig_s_ready_out_reg(sig_s_ready_out_reg),
        .sig_s_ready_out_reg_0(sig_s_ready_out_reg_0),
        .sig_slast_with_stop(sig_slast_with_stop),
        .sig_sstrb_stop_mask(sig_sstrb_stop_mask),
        .\sig_token_cntr_reg[0] (\sig_token_cntr_reg[0] ),
        .\sig_token_cntr_reg[3] (\sig_token_cntr_reg[3] ));
endmodule

(* ORIG_REF_NAME = "sync_fifo_fg" *) 
module design_1_axi_dma_0_0_sync_fifo_fg__parameterized0
   (sig_xfer_cmd_cmplt_reg0,
    Q,
    sig_clr_dbeat_cntr0_out,
    \sig_burst_dbeat_cntr_reg[3] ,
    D,
    sig_sf2pcc_xfer_valid,
    sig_ibtt2dre_tready,
    sig_csm_state_ns1,
    \gpr1.dout_i_reg[1] ,
    \gpr1.dout_i_reg[1]_0 ,
    O,
    CO,
    \sig_child_addr_cntr_lsh_reg[7] ,
    hold_ff_q_reg,
    SR,
    WEBWE,
    \sig_byte_cntr_reg[6] ,
    \sig_xfer_len_reg_reg[4] ,
    E,
    sig_xfer_is_seq_reg_reg,
    sig_stream_rst,
    m_axi_s2mm_aclk,
    sig_child_qual_first_of_2,
    sig_child_qual_error_reg,
    DIBDI,
    \sig_burst_dbeat_cntr_reg[3]_0 ,
    \sig_byte_cntr_reg[6]_0 ,
    sig_clr_dbc_reg,
    lvar_num_set,
    sig_dre2ibtt_tvalid,
    ram_full_i_reg,
    hold_ff_q,
    sig_child_addr_cntr_lsh_reg,
    S,
    \sig_child_addr_reg_reg[7] ,
    sig_cmd_stat_rst_user_reg_n_cdc_from_reg,
    p_32_out,
    ram_full_fb_i_reg,
    sig_csm_pop_child_cmd,
    p_0_out);
  output sig_xfer_cmd_cmplt_reg0;
  output [7:0]Q;
  output sig_clr_dbeat_cntr0_out;
  output \sig_burst_dbeat_cntr_reg[3] ;
  output [6:0]D;
  output sig_sf2pcc_xfer_valid;
  output sig_ibtt2dre_tready;
  output sig_csm_state_ns1;
  output [2:0]\gpr1.dout_i_reg[1] ;
  output [2:0]\gpr1.dout_i_reg[1]_0 ;
  output [3:0]O;
  output [0:0]CO;
  output [3:0]\sig_child_addr_cntr_lsh_reg[7] ;
  output hold_ff_q_reg;
  output [0:0]SR;
  output [0:0]WEBWE;
  output [0:0]\sig_byte_cntr_reg[6] ;
  output [4:0]\sig_xfer_len_reg_reg[4] ;
  output [0:0]E;
  output sig_xfer_is_seq_reg_reg;
  input sig_stream_rst;
  input m_axi_s2mm_aclk;
  input sig_child_qual_first_of_2;
  input sig_child_qual_error_reg;
  input [0:0]DIBDI;
  input [3:0]\sig_burst_dbeat_cntr_reg[3]_0 ;
  input [6:0]\sig_byte_cntr_reg[6]_0 ;
  input sig_clr_dbc_reg;
  input [2:0]lvar_num_set;
  input sig_dre2ibtt_tvalid;
  input ram_full_i_reg;
  input hold_ff_q;
  input [1:0]sig_child_addr_cntr_lsh_reg;
  input [3:0]S;
  input [3:0]\sig_child_addr_reg_reg[7] ;
  input sig_cmd_stat_rst_user_reg_n_cdc_from_reg;
  input p_32_out;
  input ram_full_fb_i_reg;
  input sig_csm_pop_child_cmd;
  input [8:0]p_0_out;

  wire [0:0]CO;
  wire [6:0]D;
  wire [0:0]DIBDI;
  wire [0:0]E;
  wire [3:0]O;
  wire [7:0]Q;
  wire [3:0]S;
  wire [0:0]SR;
  wire [0:0]WEBWE;
  wire [2:0]\gpr1.dout_i_reg[1] ;
  wire [2:0]\gpr1.dout_i_reg[1]_0 ;
  wire hold_ff_q;
  wire hold_ff_q_reg;
  wire [2:0]lvar_num_set;
  wire m_axi_s2mm_aclk;
  wire [8:0]p_0_out;
  wire p_32_out;
  wire ram_full_fb_i_reg;
  wire ram_full_i_reg;
  wire \sig_burst_dbeat_cntr_reg[3] ;
  wire [3:0]\sig_burst_dbeat_cntr_reg[3]_0 ;
  wire [0:0]\sig_byte_cntr_reg[6] ;
  wire [6:0]\sig_byte_cntr_reg[6]_0 ;
  wire [1:0]sig_child_addr_cntr_lsh_reg;
  wire [3:0]\sig_child_addr_cntr_lsh_reg[7] ;
  wire [3:0]\sig_child_addr_reg_reg[7] ;
  wire sig_child_qual_error_reg;
  wire sig_child_qual_first_of_2;
  wire sig_clr_dbc_reg;
  wire sig_clr_dbeat_cntr0_out;
  wire sig_cmd_stat_rst_user_reg_n_cdc_from_reg;
  wire sig_csm_pop_child_cmd;
  wire sig_csm_state_ns1;
  wire sig_dre2ibtt_tvalid;
  wire sig_ibtt2dre_tready;
  wire sig_sf2pcc_xfer_valid;
  wire sig_stream_rst;
  wire sig_xfer_cmd_cmplt_reg0;
  wire sig_xfer_is_seq_reg_reg;
  wire [4:0]\sig_xfer_len_reg_reg[4] ;

  design_1_axi_dma_0_0_fifo_generator_v13_1_4__parameterized0 \FAMILY_SUPPORTED.I_SYNC_FIFO_BRAM 
       (.CO(CO),
        .D(D),
        .DIBDI(DIBDI),
        .E(E),
        .O(O),
        .Q(Q),
        .S(S),
        .SR(SR),
        .WEBWE(WEBWE),
        .\gpr1.dout_i_reg[1] (\gpr1.dout_i_reg[1] ),
        .\gpr1.dout_i_reg[1]_0 (\gpr1.dout_i_reg[1]_0 ),
        .hold_ff_q(hold_ff_q),
        .hold_ff_q_reg(hold_ff_q_reg),
        .lvar_num_set(lvar_num_set),
        .m_axi_s2mm_aclk(m_axi_s2mm_aclk),
        .p_0_out(p_0_out),
        .p_32_out(p_32_out),
        .ram_full_fb_i_reg(ram_full_fb_i_reg),
        .ram_full_i_reg(ram_full_i_reg),
        .\sig_burst_dbeat_cntr_reg[3] (\sig_burst_dbeat_cntr_reg[3] ),
        .\sig_burst_dbeat_cntr_reg[3]_0 (\sig_burst_dbeat_cntr_reg[3]_0 ),
        .\sig_byte_cntr_reg[6] (\sig_byte_cntr_reg[6] ),
        .\sig_byte_cntr_reg[6]_0 (\sig_byte_cntr_reg[6]_0 ),
        .sig_child_addr_cntr_lsh_reg(sig_child_addr_cntr_lsh_reg),
        .\sig_child_addr_cntr_lsh_reg[7] (\sig_child_addr_cntr_lsh_reg[7] ),
        .\sig_child_addr_reg_reg[7] (\sig_child_addr_reg_reg[7] ),
        .sig_child_qual_error_reg(sig_child_qual_error_reg),
        .sig_child_qual_first_of_2(sig_child_qual_first_of_2),
        .sig_clr_dbc_reg(sig_clr_dbc_reg),
        .sig_clr_dbeat_cntr0_out(sig_clr_dbeat_cntr0_out),
        .sig_cmd_stat_rst_user_reg_n_cdc_from_reg(sig_cmd_stat_rst_user_reg_n_cdc_from_reg),
        .sig_csm_pop_child_cmd(sig_csm_pop_child_cmd),
        .sig_csm_state_ns1(sig_csm_state_ns1),
        .sig_dre2ibtt_tvalid(sig_dre2ibtt_tvalid),
        .sig_ibtt2dre_tready(sig_ibtt2dre_tready),
        .sig_sf2pcc_xfer_valid(sig_sf2pcc_xfer_valid),
        .sig_stream_rst(sig_stream_rst),
        .sig_xfer_cmd_cmplt_reg0(sig_xfer_cmd_cmplt_reg0),
        .sig_xfer_is_seq_reg_reg(sig_xfer_is_seq_reg_reg),
        .\sig_xfer_len_reg_reg[4] (\sig_xfer_len_reg_reg[4] ));
endmodule

(* ORIG_REF_NAME = "sync_fifo_fg" *) 
module design_1_axi_dma_0_0_sync_fifo_fg__parameterized1
   (sig_data_fifo_data_out,
    out,
    ram_empty_i_reg,
    \sig_burst_dbeat_cntr_reg[3] ,
    sig_data_fifo_dvalid,
    \sig_data_reg_out_reg[34] ,
    D,
    hold_ff_q_reg,
    m_axi_s2mm_aclk,
    WEBWE,
    sig_stream_rst,
    Q,
    DIBDI,
    sig_s_ready_out_reg,
    hold_ff_q_reg_0,
    \sig_data_skid_reg_reg[34] ,
    sig_s_ready_dup_reg,
    sig_cmd_stat_rst_user_reg_n_cdc_from_reg,
    E);
  output [37:0]sig_data_fifo_data_out;
  output out;
  output ram_empty_i_reg;
  output \sig_burst_dbeat_cntr_reg[3] ;
  output sig_data_fifo_dvalid;
  output [2:0]\sig_data_reg_out_reg[34] ;
  output [2:0]D;
  output hold_ff_q_reg;
  input m_axi_s2mm_aclk;
  input [0:0]WEBWE;
  input sig_stream_rst;
  input [31:0]Q;
  input [5:0]DIBDI;
  input sig_s_ready_out_reg;
  input hold_ff_q_reg_0;
  input [2:0]\sig_data_skid_reg_reg[34] ;
  input sig_s_ready_dup_reg;
  input sig_cmd_stat_rst_user_reg_n_cdc_from_reg;
  input [0:0]E;

  wire [2:0]D;
  wire [5:0]DIBDI;
  wire [0:0]E;
  wire [31:0]Q;
  wire [0:0]WEBWE;
  wire hold_ff_q_reg;
  wire hold_ff_q_reg_0;
  wire m_axi_s2mm_aclk;
  wire out;
  wire ram_empty_i_reg;
  wire \sig_burst_dbeat_cntr_reg[3] ;
  wire sig_cmd_stat_rst_user_reg_n_cdc_from_reg;
  wire [37:0]sig_data_fifo_data_out;
  wire sig_data_fifo_dvalid;
  wire [2:0]\sig_data_reg_out_reg[34] ;
  wire [2:0]\sig_data_skid_reg_reg[34] ;
  wire sig_s_ready_dup_reg;
  wire sig_s_ready_out_reg;
  wire sig_stream_rst;

  design_1_axi_dma_0_0_fifo_generator_v13_1_4__parameterized1 \FAMILY_SUPPORTED.I_SYNC_FIFO_BRAM 
       (.D(D),
        .DIBDI(DIBDI),
        .E(E),
        .Q(Q),
        .WEBWE(WEBWE),
        .hold_ff_q_reg(hold_ff_q_reg),
        .hold_ff_q_reg_0(hold_ff_q_reg_0),
        .m_axi_s2mm_aclk(m_axi_s2mm_aclk),
        .out(out),
        .ram_empty_i_reg(ram_empty_i_reg),
        .\sig_burst_dbeat_cntr_reg[3] (\sig_burst_dbeat_cntr_reg[3] ),
        .sig_cmd_stat_rst_user_reg_n_cdc_from_reg(sig_cmd_stat_rst_user_reg_n_cdc_from_reg),
        .sig_data_fifo_data_out(sig_data_fifo_data_out),
        .sig_data_fifo_dvalid(sig_data_fifo_dvalid),
        .\sig_data_reg_out_reg[34] (\sig_data_reg_out_reg[34] ),
        .\sig_data_skid_reg_reg[34] (\sig_data_skid_reg_reg[34] ),
        .sig_s_ready_dup_reg(sig_s_ready_dup_reg),
        .sig_s_ready_out_reg(sig_s_ready_out_reg),
        .sig_stream_rst(sig_stream_rst));
endmodule

(* ORIG_REF_NAME = "blk_mem_gen_generic_cstr" *) 
module design_1_axi_dma_0_0_blk_mem_gen_generic_cstr
   (p_2_out_0,
    DOBDO,
    lsig_ld_cmd,
    m_axi_mm2s_aclk,
    sig_cmd_stat_rst_user_reg_n_cdc_from_reg__0,
    E,
    \gpregsm1.curr_fwft_state_reg[1] ,
    SR,
    \gc1.count_d2_reg[6] ,
    Q,
    m_axi_mm2s_rdata,
    DIBDI,
    \INFERRED_GEN.cnt_i_reg[2] ,
    sig_s_ready_out_reg,
    hold_ff_q,
    out,
    lsig_cmd_loaded);
  output [31:0]p_2_out_0;
  output [5:0]DOBDO;
  output lsig_ld_cmd;
  input m_axi_mm2s_aclk;
  input sig_cmd_stat_rst_user_reg_n_cdc_from_reg__0;
  input [0:0]E;
  input \gpregsm1.curr_fwft_state_reg[1] ;
  input [0:0]SR;
  input [6:0]\gc1.count_d2_reg[6] ;
  input [6:0]Q;
  input [31:0]m_axi_mm2s_rdata;
  input [5:0]DIBDI;
  input [0:0]\INFERRED_GEN.cnt_i_reg[2] ;
  input sig_s_ready_out_reg;
  input hold_ff_q;
  input out;
  input lsig_cmd_loaded;

  wire [5:0]DIBDI;
  wire [5:0]DOBDO;
  wire [0:0]E;
  wire [0:0]\INFERRED_GEN.cnt_i_reg[2] ;
  wire [6:0]Q;
  wire [0:0]SR;
  wire [6:0]\gc1.count_d2_reg[6] ;
  wire \gpregsm1.curr_fwft_state_reg[1] ;
  wire hold_ff_q;
  wire lsig_cmd_loaded;
  wire lsig_ld_cmd;
  wire m_axi_mm2s_aclk;
  wire [31:0]m_axi_mm2s_rdata;
  wire out;
  wire [31:0]p_2_out_0;
  wire sig_cmd_stat_rst_user_reg_n_cdc_from_reg__0;
  wire sig_s_ready_out_reg;

  design_1_axi_dma_0_0_blk_mem_gen_prim_width \ramloop[0].ram.r 
       (.DIBDI(DIBDI),
        .DOBDO(DOBDO),
        .E(E),
        .\INFERRED_GEN.cnt_i_reg[2] (\INFERRED_GEN.cnt_i_reg[2] ),
        .Q(Q),
        .SR(SR),
        .\gc1.count_d2_reg[6] (\gc1.count_d2_reg[6] ),
        .\gpregsm1.curr_fwft_state_reg[1] (\gpregsm1.curr_fwft_state_reg[1] ),
        .hold_ff_q(hold_ff_q),
        .lsig_cmd_loaded(lsig_cmd_loaded),
        .lsig_ld_cmd(lsig_ld_cmd),
        .m_axi_mm2s_aclk(m_axi_mm2s_aclk),
        .m_axi_mm2s_rdata(m_axi_mm2s_rdata),
        .out(out),
        .p_2_out_0(p_2_out_0),
        .sig_cmd_stat_rst_user_reg_n_cdc_from_reg__0(sig_cmd_stat_rst_user_reg_n_cdc_from_reg__0),
        .sig_s_ready_out_reg(sig_s_ready_out_reg));
endmodule

(* ORIG_REF_NAME = "blk_mem_gen_generic_cstr" *) 
module design_1_axi_dma_0_0_blk_mem_gen_generic_cstr__parameterized0
   (sig_data_fifo_data_out,
    \sig_data_reg_out_reg[34] ,
    D,
    m_axi_s2mm_aclk,
    ram_empty_fb_i_reg,
    WEBWE,
    hold_ff_q_reg,
    sig_stream_rst,
    \gc1.count_d2_reg[6] ,
    Q,
    \sig_data_reg_out_reg[31] ,
    DIBDI,
    \sig_data_skid_reg_reg[34] ,
    sig_s_ready_dup_reg);
  output [37:0]sig_data_fifo_data_out;
  output [2:0]\sig_data_reg_out_reg[34] ;
  output [2:0]D;
  input m_axi_s2mm_aclk;
  input ram_empty_fb_i_reg;
  input [0:0]WEBWE;
  input hold_ff_q_reg;
  input sig_stream_rst;
  input [6:0]\gc1.count_d2_reg[6] ;
  input [6:0]Q;
  input [31:0]\sig_data_reg_out_reg[31] ;
  input [5:0]DIBDI;
  input [2:0]\sig_data_skid_reg_reg[34] ;
  input sig_s_ready_dup_reg;

  wire [2:0]D;
  wire [5:0]DIBDI;
  wire [6:0]Q;
  wire [0:0]WEBWE;
  wire [6:0]\gc1.count_d2_reg[6] ;
  wire hold_ff_q_reg;
  wire m_axi_s2mm_aclk;
  wire ram_empty_fb_i_reg;
  wire [37:0]sig_data_fifo_data_out;
  wire [31:0]\sig_data_reg_out_reg[31] ;
  wire [2:0]\sig_data_reg_out_reg[34] ;
  wire [2:0]\sig_data_skid_reg_reg[34] ;
  wire sig_s_ready_dup_reg;
  wire sig_stream_rst;

  design_1_axi_dma_0_0_blk_mem_gen_prim_width__parameterized0 \ramloop[0].ram.r 
       (.D(D),
        .DIBDI(DIBDI),
        .Q(Q),
        .WEBWE(WEBWE),
        .\gc1.count_d2_reg[6] (\gc1.count_d2_reg[6] ),
        .hold_ff_q_reg(hold_ff_q_reg),
        .m_axi_s2mm_aclk(m_axi_s2mm_aclk),
        .ram_empty_fb_i_reg(ram_empty_fb_i_reg),
        .sig_data_fifo_data_out(sig_data_fifo_data_out),
        .\sig_data_reg_out_reg[31] (\sig_data_reg_out_reg[31] ),
        .\sig_data_reg_out_reg[34] (\sig_data_reg_out_reg[34] ),
        .\sig_data_skid_reg_reg[34] (\sig_data_skid_reg_reg[34] ),
        .sig_s_ready_dup_reg(sig_s_ready_dup_reg),
        .sig_stream_rst(sig_stream_rst));
endmodule

(* ORIG_REF_NAME = "blk_mem_gen_prim_width" *) 
module design_1_axi_dma_0_0_blk_mem_gen_prim_width
   (p_2_out_0,
    DOBDO,
    lsig_ld_cmd,
    m_axi_mm2s_aclk,
    sig_cmd_stat_rst_user_reg_n_cdc_from_reg__0,
    E,
    \gpregsm1.curr_fwft_state_reg[1] ,
    SR,
    \gc1.count_d2_reg[6] ,
    Q,
    m_axi_mm2s_rdata,
    DIBDI,
    \INFERRED_GEN.cnt_i_reg[2] ,
    sig_s_ready_out_reg,
    hold_ff_q,
    out,
    lsig_cmd_loaded);
  output [31:0]p_2_out_0;
  output [5:0]DOBDO;
  output lsig_ld_cmd;
  input m_axi_mm2s_aclk;
  input sig_cmd_stat_rst_user_reg_n_cdc_from_reg__0;
  input [0:0]E;
  input \gpregsm1.curr_fwft_state_reg[1] ;
  input [0:0]SR;
  input [6:0]\gc1.count_d2_reg[6] ;
  input [6:0]Q;
  input [31:0]m_axi_mm2s_rdata;
  input [5:0]DIBDI;
  input [0:0]\INFERRED_GEN.cnt_i_reg[2] ;
  input sig_s_ready_out_reg;
  input hold_ff_q;
  input out;
  input lsig_cmd_loaded;

  wire [5:0]DIBDI;
  wire [5:0]DOBDO;
  wire [0:0]E;
  wire [0:0]\INFERRED_GEN.cnt_i_reg[2] ;
  wire [6:0]Q;
  wire [0:0]SR;
  wire [6:0]\gc1.count_d2_reg[6] ;
  wire \gpregsm1.curr_fwft_state_reg[1] ;
  wire hold_ff_q;
  wire lsig_cmd_loaded;
  wire lsig_ld_cmd;
  wire m_axi_mm2s_aclk;
  wire [31:0]m_axi_mm2s_rdata;
  wire out;
  wire [31:0]p_2_out_0;
  wire sig_cmd_stat_rst_user_reg_n_cdc_from_reg__0;
  wire sig_s_ready_out_reg;

  design_1_axi_dma_0_0_blk_mem_gen_prim_wrapper \prim_noinit.ram 
       (.DIBDI(DIBDI),
        .DOBDO(DOBDO),
        .E(E),
        .\INFERRED_GEN.cnt_i_reg[2] (\INFERRED_GEN.cnt_i_reg[2] ),
        .Q(Q),
        .SR(SR),
        .\gc1.count_d2_reg[6] (\gc1.count_d2_reg[6] ),
        .\gpregsm1.curr_fwft_state_reg[1] (\gpregsm1.curr_fwft_state_reg[1] ),
        .hold_ff_q(hold_ff_q),
        .lsig_cmd_loaded(lsig_cmd_loaded),
        .lsig_ld_cmd(lsig_ld_cmd),
        .m_axi_mm2s_aclk(m_axi_mm2s_aclk),
        .m_axi_mm2s_rdata(m_axi_mm2s_rdata),
        .out(out),
        .p_2_out_0(p_2_out_0),
        .sig_cmd_stat_rst_user_reg_n_cdc_from_reg__0(sig_cmd_stat_rst_user_reg_n_cdc_from_reg__0),
        .sig_s_ready_out_reg(sig_s_ready_out_reg));
endmodule

(* ORIG_REF_NAME = "blk_mem_gen_prim_width" *) 
module design_1_axi_dma_0_0_blk_mem_gen_prim_width__parameterized0
   (sig_data_fifo_data_out,
    \sig_data_reg_out_reg[34] ,
    D,
    m_axi_s2mm_aclk,
    ram_empty_fb_i_reg,
    WEBWE,
    hold_ff_q_reg,
    sig_stream_rst,
    \gc1.count_d2_reg[6] ,
    Q,
    \sig_data_reg_out_reg[31] ,
    DIBDI,
    \sig_data_skid_reg_reg[34] ,
    sig_s_ready_dup_reg);
  output [37:0]sig_data_fifo_data_out;
  output [2:0]\sig_data_reg_out_reg[34] ;
  output [2:0]D;
  input m_axi_s2mm_aclk;
  input ram_empty_fb_i_reg;
  input [0:0]WEBWE;
  input hold_ff_q_reg;
  input sig_stream_rst;
  input [6:0]\gc1.count_d2_reg[6] ;
  input [6:0]Q;
  input [31:0]\sig_data_reg_out_reg[31] ;
  input [5:0]DIBDI;
  input [2:0]\sig_data_skid_reg_reg[34] ;
  input sig_s_ready_dup_reg;

  wire [2:0]D;
  wire [5:0]DIBDI;
  wire [6:0]Q;
  wire [0:0]WEBWE;
  wire [6:0]\gc1.count_d2_reg[6] ;
  wire hold_ff_q_reg;
  wire m_axi_s2mm_aclk;
  wire ram_empty_fb_i_reg;
  wire [37:0]sig_data_fifo_data_out;
  wire [31:0]\sig_data_reg_out_reg[31] ;
  wire [2:0]\sig_data_reg_out_reg[34] ;
  wire [2:0]\sig_data_skid_reg_reg[34] ;
  wire sig_s_ready_dup_reg;
  wire sig_stream_rst;

  design_1_axi_dma_0_0_blk_mem_gen_prim_wrapper__parameterized0 \prim_noinit.ram 
       (.D(D),
        .DIBDI(DIBDI),
        .Q(Q),
        .WEBWE(WEBWE),
        .\gc1.count_d2_reg[6] (\gc1.count_d2_reg[6] ),
        .hold_ff_q_reg(hold_ff_q_reg),
        .m_axi_s2mm_aclk(m_axi_s2mm_aclk),
        .ram_empty_fb_i_reg(ram_empty_fb_i_reg),
        .sig_data_fifo_data_out(sig_data_fifo_data_out),
        .\sig_data_reg_out_reg[31] (\sig_data_reg_out_reg[31] ),
        .\sig_data_reg_out_reg[34] (\sig_data_reg_out_reg[34] ),
        .\sig_data_skid_reg_reg[34] (\sig_data_skid_reg_reg[34] ),
        .sig_s_ready_dup_reg(sig_s_ready_dup_reg),
        .sig_stream_rst(sig_stream_rst));
endmodule

(* ORIG_REF_NAME = "blk_mem_gen_prim_wrapper" *) 
module design_1_axi_dma_0_0_blk_mem_gen_prim_wrapper
   (p_2_out_0,
    DOBDO,
    lsig_ld_cmd,
    m_axi_mm2s_aclk,
    sig_cmd_stat_rst_user_reg_n_cdc_from_reg__0,
    E,
    \gpregsm1.curr_fwft_state_reg[1] ,
    SR,
    \gc1.count_d2_reg[6] ,
    Q,
    m_axi_mm2s_rdata,
    DIBDI,
    \INFERRED_GEN.cnt_i_reg[2] ,
    sig_s_ready_out_reg,
    hold_ff_q,
    out,
    lsig_cmd_loaded);
  output [31:0]p_2_out_0;
  output [5:0]DOBDO;
  output lsig_ld_cmd;
  input m_axi_mm2s_aclk;
  input sig_cmd_stat_rst_user_reg_n_cdc_from_reg__0;
  input [0:0]E;
  input \gpregsm1.curr_fwft_state_reg[1] ;
  input [0:0]SR;
  input [6:0]\gc1.count_d2_reg[6] ;
  input [6:0]Q;
  input [31:0]m_axi_mm2s_rdata;
  input [5:0]DIBDI;
  input [0:0]\INFERRED_GEN.cnt_i_reg[2] ;
  input sig_s_ready_out_reg;
  input hold_ff_q;
  input out;
  input lsig_cmd_loaded;

  wire \DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM36_NO_ECC.ram_n_21 ;
  wire \DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM36_NO_ECC.ram_n_22 ;
  wire \DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM36_NO_ECC.ram_n_23 ;
  wire \DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM36_NO_ECC.ram_n_29 ;
  wire \DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM36_NO_ECC.ram_n_30 ;
  wire \DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM36_NO_ECC.ram_n_31 ;
  wire \DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM36_NO_ECC.ram_n_37 ;
  wire \DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM36_NO_ECC.ram_n_38 ;
  wire \DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM36_NO_ECC.ram_n_39 ;
  wire \DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM36_NO_ECC.ram_n_45 ;
  wire \DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM36_NO_ECC.ram_n_46 ;
  wire \DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM36_NO_ECC.ram_n_47 ;
  wire \DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM36_NO_ECC.ram_n_53 ;
  wire \DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM36_NO_ECC.ram_n_54 ;
  wire \DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM36_NO_ECC.ram_n_55 ;
  wire \DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM36_NO_ECC.ram_n_56 ;
  wire \DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM36_NO_ECC.ram_n_57 ;
  wire \DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM36_NO_ECC.ram_n_61 ;
  wire \DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM36_NO_ECC.ram_n_62 ;
  wire \DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM36_NO_ECC.ram_n_63 ;
  wire \DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM36_NO_ECC.ram_n_69 ;
  wire \DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM36_NO_ECC.ram_n_70 ;
  wire \DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM36_NO_ECC.ram_n_71 ;
  wire \DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM36_NO_ECC.ram_n_77 ;
  wire \DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM36_NO_ECC.ram_n_78 ;
  wire \DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM36_NO_ECC.ram_n_79 ;
  wire \DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM36_NO_ECC.ram_n_85 ;
  wire \DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM36_NO_ECC.ram_n_86 ;
  wire \DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM36_NO_ECC.ram_n_87 ;
  wire \DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM36_NO_ECC.ram_n_88 ;
  wire \DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM36_NO_ECC.ram_n_89 ;
  wire \DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM36_NO_ECC.ram_n_90 ;
  wire \DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM36_NO_ECC.ram_n_91 ;
  wire \DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM36_NO_ECC.ram_n_92 ;
  wire [5:0]DIBDI;
  wire [5:0]DOBDO;
  wire [0:0]E;
  wire [0:0]\INFERRED_GEN.cnt_i_reg[2] ;
  wire [6:0]Q;
  wire [0:0]SR;
  wire [6:0]\gc1.count_d2_reg[6] ;
  wire \gpregsm1.curr_fwft_state_reg[1] ;
  wire hold_ff_q;
  wire lsig_cmd_loaded;
  wire lsig_ld_cmd;
  wire m_axi_mm2s_aclk;
  wire [31:0]m_axi_mm2s_rdata;
  wire out;
  wire [31:0]p_2_out_0;
  wire sig_cmd_stat_rst_user_reg_n_cdc_from_reg__0;
  wire sig_s_ready_out_reg;
  wire \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM36_NO_ECC.ram_CASCADEOUTA_UNCONNECTED ;
  wire \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM36_NO_ECC.ram_CASCADEOUTB_UNCONNECTED ;
  wire \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM36_NO_ECC.ram_DBITERR_UNCONNECTED ;
  wire \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM36_NO_ECC.ram_SBITERR_UNCONNECTED ;
  wire [7:0]\NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM36_NO_ECC.ram_ECCPARITY_UNCONNECTED ;
  wire [8:0]\NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM36_NO_ECC.ram_RDADDRECC_UNCONNECTED ;

  (* box_type = "PRIMITIVE" *) 
  RAMB36E1 #(
    .DOA_REG(1),
    .DOB_REG(1),
    .EN_ECC_READ("FALSE"),
    .EN_ECC_WRITE("FALSE"),
    .INITP_00(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_01(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_02(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_03(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_04(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_05(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_06(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_07(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_08(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_09(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_0A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_0B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_0C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_0D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_0E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_0F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_00(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_01(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_02(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_03(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_04(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_05(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_06(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_07(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_08(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_09(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_0A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_0B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_0C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_0D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_0E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_0F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_10(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_11(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_12(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_13(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_14(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_15(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_16(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_17(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_18(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_19(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_20(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_21(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_22(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_23(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_24(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_25(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_26(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_27(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_28(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_29(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_30(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_31(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_32(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_33(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_34(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_35(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_36(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_37(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_38(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_39(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_40(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_41(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_42(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_43(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_44(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_45(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_46(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_47(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_48(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_49(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_4A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_4B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_4C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_4D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_4E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_4F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_50(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_51(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_52(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_53(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_54(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_55(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_56(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_57(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_58(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_59(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_5A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_5B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_5C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_5D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_5E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_5F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_60(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_61(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_62(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_63(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_64(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_65(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_66(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_67(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_68(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_69(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_6A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_6B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_6C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_6D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_6E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_6F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_70(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_71(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_72(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_73(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_74(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_75(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_76(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_77(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_78(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_79(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_7A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_7B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_7C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_7D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_7E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_7F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_A(36'h000000000),
    .INIT_B(36'h000000000),
    .INIT_FILE("NONE"),
    .IS_CLKARDCLK_INVERTED(1'b0),
    .IS_CLKBWRCLK_INVERTED(1'b0),
    .IS_ENARDEN_INVERTED(1'b0),
    .IS_ENBWREN_INVERTED(1'b0),
    .IS_RSTRAMARSTRAM_INVERTED(1'b0),
    .IS_RSTRAMB_INVERTED(1'b0),
    .IS_RSTREGARSTREG_INVERTED(1'b0),
    .IS_RSTREGB_INVERTED(1'b0),
    .RAM_EXTENSION_A("NONE"),
    .RAM_EXTENSION_B("NONE"),
    .RAM_MODE("SDP"),
    .RDADDR_COLLISION_HWCONFIG("DELAYED_WRITE"),
    .READ_WIDTH_A(72),
    .READ_WIDTH_B(0),
    .RSTREG_PRIORITY_A("REGCE"),
    .RSTREG_PRIORITY_B("REGCE"),
    .SIM_COLLISION_CHECK("ALL"),
    .SIM_DEVICE("7SERIES"),
    .SRVAL_A(36'h000000000),
    .SRVAL_B(36'h000000000),
    .WRITE_MODE_A("READ_FIRST"),
    .WRITE_MODE_B("READ_FIRST"),
    .WRITE_WIDTH_A(0),
    .WRITE_WIDTH_B(72)) 
    \DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM36_NO_ECC.ram 
       (.ADDRARDADDR({1'b1,1'b0,1'b0,\gc1.count_d2_reg[6] ,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1}),
        .ADDRBWRADDR({1'b1,1'b0,1'b0,Q,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1}),
        .CASCADEINA(1'b0),
        .CASCADEINB(1'b0),
        .CASCADEOUTA(\NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM36_NO_ECC.ram_CASCADEOUTA_UNCONNECTED ),
        .CASCADEOUTB(\NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM36_NO_ECC.ram_CASCADEOUTB_UNCONNECTED ),
        .CLKARDCLK(m_axi_mm2s_aclk),
        .CLKBWRCLK(m_axi_mm2s_aclk),
        .DBITERR(\NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM36_NO_ECC.ram_DBITERR_UNCONNECTED ),
        .DIADI({1'b0,1'b0,1'b0,m_axi_mm2s_rdata[19:15],1'b0,1'b0,1'b0,m_axi_mm2s_rdata[14:10],1'b0,1'b0,1'b0,m_axi_mm2s_rdata[9:5],1'b0,1'b0,1'b0,m_axi_mm2s_rdata[4:0]}),
        .DIBDI({1'b0,1'b0,1'b0,1'b0,1'b0,DIBDI[5:3],1'b0,1'b0,1'b0,DIBDI[2:0],m_axi_mm2s_rdata[31:30],1'b0,1'b0,1'b0,m_axi_mm2s_rdata[29:25],1'b0,1'b0,1'b0,m_axi_mm2s_rdata[24:20]}),
        .DIPADIP({1'b0,1'b0,1'b0,1'b0}),
        .DIPBDIP({1'b0,1'b0,1'b0,1'b0}),
        .DOADO({\DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM36_NO_ECC.ram_n_21 ,\DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM36_NO_ECC.ram_n_22 ,\DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM36_NO_ECC.ram_n_23 ,p_2_out_0[19:15],\DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM36_NO_ECC.ram_n_29 ,\DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM36_NO_ECC.ram_n_30 ,\DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM36_NO_ECC.ram_n_31 ,p_2_out_0[14:10],\DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM36_NO_ECC.ram_n_37 ,\DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM36_NO_ECC.ram_n_38 ,\DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM36_NO_ECC.ram_n_39 ,p_2_out_0[9:5],\DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM36_NO_ECC.ram_n_45 ,\DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM36_NO_ECC.ram_n_46 ,\DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM36_NO_ECC.ram_n_47 ,p_2_out_0[4:0]}),
        .DOBDO({\DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM36_NO_ECC.ram_n_53 ,\DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM36_NO_ECC.ram_n_54 ,\DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM36_NO_ECC.ram_n_55 ,\DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM36_NO_ECC.ram_n_56 ,\DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM36_NO_ECC.ram_n_57 ,DOBDO[5:3],\DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM36_NO_ECC.ram_n_61 ,\DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM36_NO_ECC.ram_n_62 ,\DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM36_NO_ECC.ram_n_63 ,DOBDO[2:0],p_2_out_0[31:30],\DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM36_NO_ECC.ram_n_69 ,\DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM36_NO_ECC.ram_n_70 ,\DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM36_NO_ECC.ram_n_71 ,p_2_out_0[29:25],\DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM36_NO_ECC.ram_n_77 ,\DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM36_NO_ECC.ram_n_78 ,\DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM36_NO_ECC.ram_n_79 ,p_2_out_0[24:20]}),
        .DOPADOP({\DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM36_NO_ECC.ram_n_85 ,\DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM36_NO_ECC.ram_n_86 ,\DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM36_NO_ECC.ram_n_87 ,\DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM36_NO_ECC.ram_n_88 }),
        .DOPBDOP({\DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM36_NO_ECC.ram_n_89 ,\DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM36_NO_ECC.ram_n_90 ,\DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM36_NO_ECC.ram_n_91 ,\DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM36_NO_ECC.ram_n_92 }),
        .ECCPARITY(\NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM36_NO_ECC.ram_ECCPARITY_UNCONNECTED [7:0]),
        .ENARDEN(sig_cmd_stat_rst_user_reg_n_cdc_from_reg__0),
        .ENBWREN(E),
        .INJECTDBITERR(1'b0),
        .INJECTSBITERR(1'b0),
        .RDADDRECC(\NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM36_NO_ECC.ram_RDADDRECC_UNCONNECTED [8:0]),
        .REGCEAREGCE(\gpregsm1.curr_fwft_state_reg[1] ),
        .REGCEB(1'b0),
        .RSTRAMARSTRAM(1'b0),
        .RSTRAMB(1'b0),
        .RSTREGARSTREG(SR),
        .RSTREGB(1'b0),
        .SBITERR(\NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM36_NO_ECC.ram_SBITERR_UNCONNECTED ),
        .WEA({1'b0,1'b0,1'b0,1'b0}),
        .WEBWE({E,E,E,E,E,E,E,E}));
  LUT6 #(
    .INIT(64'h4040400055555555)) 
    \INFERRED_GEN.cnt_i[1]_i_2 
       (.I0(\INFERRED_GEN.cnt_i_reg[2] ),
        .I1(DOBDO[5]),
        .I2(sig_s_ready_out_reg),
        .I3(hold_ff_q),
        .I4(out),
        .I5(lsig_cmd_loaded),
        .O(lsig_ld_cmd));
endmodule

(* ORIG_REF_NAME = "blk_mem_gen_prim_wrapper" *) 
module design_1_axi_dma_0_0_blk_mem_gen_prim_wrapper__parameterized0
   (sig_data_fifo_data_out,
    \sig_data_reg_out_reg[34] ,
    D,
    m_axi_s2mm_aclk,
    ram_empty_fb_i_reg,
    WEBWE,
    hold_ff_q_reg,
    sig_stream_rst,
    \gc1.count_d2_reg[6] ,
    Q,
    \sig_data_reg_out_reg[31] ,
    DIBDI,
    \sig_data_skid_reg_reg[34] ,
    sig_s_ready_dup_reg);
  output [37:0]sig_data_fifo_data_out;
  output [2:0]\sig_data_reg_out_reg[34] ;
  output [2:0]D;
  input m_axi_s2mm_aclk;
  input ram_empty_fb_i_reg;
  input [0:0]WEBWE;
  input hold_ff_q_reg;
  input sig_stream_rst;
  input [6:0]\gc1.count_d2_reg[6] ;
  input [6:0]Q;
  input [31:0]\sig_data_reg_out_reg[31] ;
  input [5:0]DIBDI;
  input [2:0]\sig_data_skid_reg_reg[34] ;
  input sig_s_ready_dup_reg;

  wire [2:0]D;
  wire \DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM36_NO_ECC.ram_n_21 ;
  wire \DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM36_NO_ECC.ram_n_22 ;
  wire \DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM36_NO_ECC.ram_n_23 ;
  wire \DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM36_NO_ECC.ram_n_24 ;
  wire \DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM36_NO_ECC.ram_n_29 ;
  wire \DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM36_NO_ECC.ram_n_30 ;
  wire \DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM36_NO_ECC.ram_n_31 ;
  wire \DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM36_NO_ECC.ram_n_37 ;
  wire \DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM36_NO_ECC.ram_n_38 ;
  wire \DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM36_NO_ECC.ram_n_39 ;
  wire \DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM36_NO_ECC.ram_n_45 ;
  wire \DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM36_NO_ECC.ram_n_46 ;
  wire \DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM36_NO_ECC.ram_n_47 ;
  wire \DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM36_NO_ECC.ram_n_53 ;
  wire \DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM36_NO_ECC.ram_n_54 ;
  wire \DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM36_NO_ECC.ram_n_55 ;
  wire \DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM36_NO_ECC.ram_n_56 ;
  wire \DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM36_NO_ECC.ram_n_61 ;
  wire \DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM36_NO_ECC.ram_n_62 ;
  wire \DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM36_NO_ECC.ram_n_63 ;
  wire \DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM36_NO_ECC.ram_n_69 ;
  wire \DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM36_NO_ECC.ram_n_70 ;
  wire \DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM36_NO_ECC.ram_n_71 ;
  wire \DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM36_NO_ECC.ram_n_77 ;
  wire \DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM36_NO_ECC.ram_n_78 ;
  wire \DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM36_NO_ECC.ram_n_79 ;
  wire \DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM36_NO_ECC.ram_n_85 ;
  wire \DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM36_NO_ECC.ram_n_86 ;
  wire \DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM36_NO_ECC.ram_n_87 ;
  wire \DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM36_NO_ECC.ram_n_88 ;
  wire \DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM36_NO_ECC.ram_n_89 ;
  wire \DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM36_NO_ECC.ram_n_90 ;
  wire \DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM36_NO_ECC.ram_n_91 ;
  wire \DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM36_NO_ECC.ram_n_92 ;
  wire [5:0]DIBDI;
  wire [6:0]Q;
  wire [0:0]WEBWE;
  wire [6:0]\gc1.count_d2_reg[6] ;
  wire hold_ff_q_reg;
  wire m_axi_s2mm_aclk;
  wire ram_empty_fb_i_reg;
  wire [37:0]sig_data_fifo_data_out;
  wire [31:0]\sig_data_reg_out_reg[31] ;
  wire [2:0]\sig_data_reg_out_reg[34] ;
  wire [2:0]\sig_data_skid_reg_reg[34] ;
  wire sig_s_ready_dup_reg;
  wire sig_stream_rst;
  wire \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM36_NO_ECC.ram_CASCADEOUTA_UNCONNECTED ;
  wire \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM36_NO_ECC.ram_CASCADEOUTB_UNCONNECTED ;
  wire \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM36_NO_ECC.ram_DBITERR_UNCONNECTED ;
  wire \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM36_NO_ECC.ram_SBITERR_UNCONNECTED ;
  wire [7:0]\NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM36_NO_ECC.ram_ECCPARITY_UNCONNECTED ;
  wire [8:0]\NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM36_NO_ECC.ram_RDADDRECC_UNCONNECTED ;

  (* box_type = "PRIMITIVE" *) 
  RAMB36E1 #(
    .DOA_REG(1),
    .DOB_REG(1),
    .EN_ECC_READ("FALSE"),
    .EN_ECC_WRITE("FALSE"),
    .INITP_00(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_01(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_02(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_03(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_04(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_05(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_06(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_07(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_08(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_09(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_0A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_0B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_0C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_0D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_0E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_0F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_00(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_01(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_02(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_03(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_04(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_05(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_06(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_07(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_08(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_09(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_0A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_0B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_0C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_0D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_0E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_0F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_10(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_11(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_12(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_13(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_14(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_15(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_16(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_17(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_18(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_19(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_20(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_21(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_22(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_23(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_24(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_25(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_26(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_27(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_28(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_29(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_30(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_31(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_32(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_33(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_34(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_35(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_36(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_37(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_38(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_39(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_40(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_41(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_42(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_43(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_44(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_45(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_46(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_47(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_48(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_49(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_4A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_4B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_4C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_4D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_4E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_4F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_50(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_51(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_52(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_53(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_54(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_55(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_56(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_57(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_58(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_59(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_5A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_5B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_5C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_5D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_5E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_5F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_60(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_61(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_62(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_63(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_64(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_65(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_66(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_67(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_68(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_69(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_6A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_6B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_6C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_6D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_6E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_6F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_70(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_71(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_72(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_73(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_74(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_75(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_76(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_77(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_78(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_79(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_7A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_7B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_7C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_7D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_7E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_7F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_A(36'h000000000),
    .INIT_B(36'h000000000),
    .INIT_FILE("NONE"),
    .IS_CLKARDCLK_INVERTED(1'b0),
    .IS_CLKBWRCLK_INVERTED(1'b0),
    .IS_ENARDEN_INVERTED(1'b0),
    .IS_ENBWREN_INVERTED(1'b0),
    .IS_RSTRAMARSTRAM_INVERTED(1'b0),
    .IS_RSTRAMB_INVERTED(1'b0),
    .IS_RSTREGARSTREG_INVERTED(1'b0),
    .IS_RSTREGB_INVERTED(1'b0),
    .RAM_EXTENSION_A("NONE"),
    .RAM_EXTENSION_B("NONE"),
    .RAM_MODE("SDP"),
    .RDADDR_COLLISION_HWCONFIG("DELAYED_WRITE"),
    .READ_WIDTH_A(72),
    .READ_WIDTH_B(0),
    .RSTREG_PRIORITY_A("REGCE"),
    .RSTREG_PRIORITY_B("REGCE"),
    .SIM_COLLISION_CHECK("ALL"),
    .SIM_DEVICE("7SERIES"),
    .SRVAL_A(36'h000000000),
    .SRVAL_B(36'h000000000),
    .WRITE_MODE_A("READ_FIRST"),
    .WRITE_MODE_B("READ_FIRST"),
    .WRITE_WIDTH_A(0),
    .WRITE_WIDTH_B(72)) 
    \DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM36_NO_ECC.ram 
       (.ADDRARDADDR({1'b1,1'b0,1'b0,\gc1.count_d2_reg[6] ,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1}),
        .ADDRBWRADDR({1'b1,1'b0,1'b0,Q,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1}),
        .CASCADEINA(1'b0),
        .CASCADEINB(1'b0),
        .CASCADEOUTA(\NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM36_NO_ECC.ram_CASCADEOUTA_UNCONNECTED ),
        .CASCADEOUTB(\NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM36_NO_ECC.ram_CASCADEOUTB_UNCONNECTED ),
        .CLKARDCLK(m_axi_s2mm_aclk),
        .CLKBWRCLK(m_axi_s2mm_aclk),
        .DBITERR(\NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM36_NO_ECC.ram_DBITERR_UNCONNECTED ),
        .DIADI({1'b0,1'b0,1'b0,1'b0,\sig_data_reg_out_reg[31] [18:15],1'b0,1'b0,1'b0,\sig_data_reg_out_reg[31] [14:10],1'b0,1'b0,1'b0,\sig_data_reg_out_reg[31] [9:5],1'b0,1'b0,1'b0,\sig_data_reg_out_reg[31] [4:0]}),
        .DIBDI({1'b0,1'b0,1'b0,1'b0,DIBDI[5:2],1'b0,1'b0,1'b0,DIBDI[1:0],\sig_data_reg_out_reg[31] [31:29],1'b0,1'b0,1'b0,\sig_data_reg_out_reg[31] [28:24],1'b0,1'b0,1'b0,\sig_data_reg_out_reg[31] [23:19]}),
        .DIPADIP({1'b0,1'b0,1'b0,1'b0}),
        .DIPBDIP({1'b0,1'b0,1'b0,1'b0}),
        .DOADO({\DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM36_NO_ECC.ram_n_21 ,\DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM36_NO_ECC.ram_n_22 ,\DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM36_NO_ECC.ram_n_23 ,\DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM36_NO_ECC.ram_n_24 ,sig_data_fifo_data_out[18:15],\DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM36_NO_ECC.ram_n_29 ,\DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM36_NO_ECC.ram_n_30 ,\DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM36_NO_ECC.ram_n_31 ,sig_data_fifo_data_out[14:10],\DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM36_NO_ECC.ram_n_37 ,\DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM36_NO_ECC.ram_n_38 ,\DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM36_NO_ECC.ram_n_39 ,sig_data_fifo_data_out[9:5],\DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM36_NO_ECC.ram_n_45 ,\DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM36_NO_ECC.ram_n_46 ,\DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM36_NO_ECC.ram_n_47 ,sig_data_fifo_data_out[4:0]}),
        .DOBDO({\DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM36_NO_ECC.ram_n_53 ,\DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM36_NO_ECC.ram_n_54 ,\DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM36_NO_ECC.ram_n_55 ,\DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM36_NO_ECC.ram_n_56 ,sig_data_fifo_data_out[37:34],\DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM36_NO_ECC.ram_n_61 ,\DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM36_NO_ECC.ram_n_62 ,\DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM36_NO_ECC.ram_n_63 ,sig_data_fifo_data_out[33:29],\DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM36_NO_ECC.ram_n_69 ,\DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM36_NO_ECC.ram_n_70 ,\DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM36_NO_ECC.ram_n_71 ,sig_data_fifo_data_out[28:24],\DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM36_NO_ECC.ram_n_77 ,\DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM36_NO_ECC.ram_n_78 ,\DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM36_NO_ECC.ram_n_79 ,sig_data_fifo_data_out[23:19]}),
        .DOPADOP({\DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM36_NO_ECC.ram_n_85 ,\DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM36_NO_ECC.ram_n_86 ,\DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM36_NO_ECC.ram_n_87 ,\DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM36_NO_ECC.ram_n_88 }),
        .DOPBDOP({\DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM36_NO_ECC.ram_n_89 ,\DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM36_NO_ECC.ram_n_90 ,\DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM36_NO_ECC.ram_n_91 ,\DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM36_NO_ECC.ram_n_92 }),
        .ECCPARITY(\NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM36_NO_ECC.ram_ECCPARITY_UNCONNECTED [7:0]),
        .ENARDEN(ram_empty_fb_i_reg),
        .ENBWREN(WEBWE),
        .INJECTDBITERR(1'b0),
        .INJECTSBITERR(1'b0),
        .RDADDRECC(\NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM36_NO_ECC.ram_RDADDRECC_UNCONNECTED [8:0]),
        .REGCEAREGCE(hold_ff_q_reg),
        .REGCEB(1'b0),
        .RSTRAMARSTRAM(1'b0),
        .RSTRAMB(1'b0),
        .RSTREGARSTREG(sig_stream_rst),
        .RSTREGB(1'b0),
        .SBITERR(\NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM36_NO_ECC.ram_SBITERR_UNCONNECTED ),
        .WEA({1'b0,1'b0,1'b0,1'b0}),
        .WEBWE({WEBWE,WEBWE,WEBWE,WEBWE,WEBWE,WEBWE,WEBWE,WEBWE}));
  LUT6 #(
    .INIT(64'h30000030AAAAAAAA)) 
    \sig_data_reg_out[32]_i_1 
       (.I0(\sig_data_skid_reg_reg[34] [0]),
        .I1(sig_data_fifo_data_out[35]),
        .I2(sig_data_fifo_data_out[32]),
        .I3(sig_data_fifo_data_out[33]),
        .I4(sig_data_fifo_data_out[34]),
        .I5(sig_s_ready_dup_reg),
        .O(\sig_data_reg_out_reg[34] [0]));
  (* SOFT_HLUTNM = "soft_lutpair217" *) 
  LUT5 #(
    .INIT(32'h3000AAAA)) 
    \sig_data_reg_out[33]_i_1 
       (.I0(\sig_data_skid_reg_reg[34] [1]),
        .I1(sig_data_fifo_data_out[35]),
        .I2(sig_data_fifo_data_out[32]),
        .I3(sig_data_fifo_data_out[33]),
        .I4(sig_s_ready_dup_reg),
        .O(\sig_data_reg_out_reg[34] [1]));
  LUT6 #(
    .INIT(64'hC0000000AAAAAAAA)) 
    \sig_data_reg_out[34]_i_1 
       (.I0(\sig_data_skid_reg_reg[34] [2]),
        .I1(sig_data_fifo_data_out[35]),
        .I2(sig_data_fifo_data_out[34]),
        .I3(sig_data_fifo_data_out[32]),
        .I4(sig_data_fifo_data_out[33]),
        .I5(sig_s_ready_dup_reg),
        .O(\sig_data_reg_out_reg[34] [2]));
  (* SOFT_HLUTNM = "soft_lutpair218" *) 
  LUT4 #(
    .INIT(16'h4004)) 
    \sig_data_skid_reg[32]_i_1 
       (.I0(sig_data_fifo_data_out[35]),
        .I1(sig_data_fifo_data_out[32]),
        .I2(sig_data_fifo_data_out[33]),
        .I3(sig_data_fifo_data_out[34]),
        .O(D[0]));
  (* SOFT_HLUTNM = "soft_lutpair217" *) 
  LUT3 #(
    .INIT(8'h40)) 
    \sig_data_skid_reg[33]_i_1 
       (.I0(sig_data_fifo_data_out[35]),
        .I1(sig_data_fifo_data_out[32]),
        .I2(sig_data_fifo_data_out[33]),
        .O(D[1]));
  (* SOFT_HLUTNM = "soft_lutpair218" *) 
  LUT4 #(
    .INIT(16'h8000)) 
    \sig_data_skid_reg[34]_i_1 
       (.I0(sig_data_fifo_data_out[35]),
        .I1(sig_data_fifo_data_out[34]),
        .I2(sig_data_fifo_data_out[32]),
        .I3(sig_data_fifo_data_out[33]),
        .O(D[2]));
endmodule

(* ORIG_REF_NAME = "blk_mem_gen_top" *) 
module design_1_axi_dma_0_0_blk_mem_gen_top
   (p_2_out_0,
    DOBDO,
    lsig_ld_cmd,
    m_axi_mm2s_aclk,
    sig_cmd_stat_rst_user_reg_n_cdc_from_reg__0,
    E,
    \gpregsm1.curr_fwft_state_reg[1] ,
    SR,
    \gc1.count_d2_reg[6] ,
    Q,
    m_axi_mm2s_rdata,
    DIBDI,
    \INFERRED_GEN.cnt_i_reg[2] ,
    sig_s_ready_out_reg,
    hold_ff_q,
    out,
    lsig_cmd_loaded);
  output [31:0]p_2_out_0;
  output [5:0]DOBDO;
  output lsig_ld_cmd;
  input m_axi_mm2s_aclk;
  input sig_cmd_stat_rst_user_reg_n_cdc_from_reg__0;
  input [0:0]E;
  input \gpregsm1.curr_fwft_state_reg[1] ;
  input [0:0]SR;
  input [6:0]\gc1.count_d2_reg[6] ;
  input [6:0]Q;
  input [31:0]m_axi_mm2s_rdata;
  input [5:0]DIBDI;
  input [0:0]\INFERRED_GEN.cnt_i_reg[2] ;
  input sig_s_ready_out_reg;
  input hold_ff_q;
  input out;
  input lsig_cmd_loaded;

  wire [5:0]DIBDI;
  wire [5:0]DOBDO;
  wire [0:0]E;
  wire [0:0]\INFERRED_GEN.cnt_i_reg[2] ;
  wire [6:0]Q;
  wire [0:0]SR;
  wire [6:0]\gc1.count_d2_reg[6] ;
  wire \gpregsm1.curr_fwft_state_reg[1] ;
  wire hold_ff_q;
  wire lsig_cmd_loaded;
  wire lsig_ld_cmd;
  wire m_axi_mm2s_aclk;
  wire [31:0]m_axi_mm2s_rdata;
  wire out;
  wire [31:0]p_2_out_0;
  wire sig_cmd_stat_rst_user_reg_n_cdc_from_reg__0;
  wire sig_s_ready_out_reg;

  design_1_axi_dma_0_0_blk_mem_gen_generic_cstr \valid.cstr 
       (.DIBDI(DIBDI),
        .DOBDO(DOBDO),
        .E(E),
        .\INFERRED_GEN.cnt_i_reg[2] (\INFERRED_GEN.cnt_i_reg[2] ),
        .Q(Q),
        .SR(SR),
        .\gc1.count_d2_reg[6] (\gc1.count_d2_reg[6] ),
        .\gpregsm1.curr_fwft_state_reg[1] (\gpregsm1.curr_fwft_state_reg[1] ),
        .hold_ff_q(hold_ff_q),
        .lsig_cmd_loaded(lsig_cmd_loaded),
        .lsig_ld_cmd(lsig_ld_cmd),
        .m_axi_mm2s_aclk(m_axi_mm2s_aclk),
        .m_axi_mm2s_rdata(m_axi_mm2s_rdata),
        .out(out),
        .p_2_out_0(p_2_out_0),
        .sig_cmd_stat_rst_user_reg_n_cdc_from_reg__0(sig_cmd_stat_rst_user_reg_n_cdc_from_reg__0),
        .sig_s_ready_out_reg(sig_s_ready_out_reg));
endmodule

(* ORIG_REF_NAME = "blk_mem_gen_top" *) 
module design_1_axi_dma_0_0_blk_mem_gen_top__parameterized0
   (sig_data_fifo_data_out,
    \sig_data_reg_out_reg[34] ,
    D,
    m_axi_s2mm_aclk,
    ram_empty_fb_i_reg,
    WEBWE,
    hold_ff_q_reg,
    sig_stream_rst,
    \gc1.count_d2_reg[6] ,
    Q,
    \sig_data_reg_out_reg[31] ,
    DIBDI,
    \sig_data_skid_reg_reg[34] ,
    sig_s_ready_dup_reg);
  output [37:0]sig_data_fifo_data_out;
  output [2:0]\sig_data_reg_out_reg[34] ;
  output [2:0]D;
  input m_axi_s2mm_aclk;
  input ram_empty_fb_i_reg;
  input [0:0]WEBWE;
  input hold_ff_q_reg;
  input sig_stream_rst;
  input [6:0]\gc1.count_d2_reg[6] ;
  input [6:0]Q;
  input [31:0]\sig_data_reg_out_reg[31] ;
  input [5:0]DIBDI;
  input [2:0]\sig_data_skid_reg_reg[34] ;
  input sig_s_ready_dup_reg;

  wire [2:0]D;
  wire [5:0]DIBDI;
  wire [6:0]Q;
  wire [0:0]WEBWE;
  wire [6:0]\gc1.count_d2_reg[6] ;
  wire hold_ff_q_reg;
  wire m_axi_s2mm_aclk;
  wire ram_empty_fb_i_reg;
  wire [37:0]sig_data_fifo_data_out;
  wire [31:0]\sig_data_reg_out_reg[31] ;
  wire [2:0]\sig_data_reg_out_reg[34] ;
  wire [2:0]\sig_data_skid_reg_reg[34] ;
  wire sig_s_ready_dup_reg;
  wire sig_stream_rst;

  design_1_axi_dma_0_0_blk_mem_gen_generic_cstr__parameterized0 \valid.cstr 
       (.D(D),
        .DIBDI(DIBDI),
        .Q(Q),
        .WEBWE(WEBWE),
        .\gc1.count_d2_reg[6] (\gc1.count_d2_reg[6] ),
        .hold_ff_q_reg(hold_ff_q_reg),
        .m_axi_s2mm_aclk(m_axi_s2mm_aclk),
        .ram_empty_fb_i_reg(ram_empty_fb_i_reg),
        .sig_data_fifo_data_out(sig_data_fifo_data_out),
        .\sig_data_reg_out_reg[31] (\sig_data_reg_out_reg[31] ),
        .\sig_data_reg_out_reg[34] (\sig_data_reg_out_reg[34] ),
        .\sig_data_skid_reg_reg[34] (\sig_data_skid_reg_reg[34] ),
        .sig_s_ready_dup_reg(sig_s_ready_dup_reg),
        .sig_stream_rst(sig_stream_rst));
endmodule

(* ORIG_REF_NAME = "blk_mem_gen_v8_3_6" *) 
module design_1_axi_dma_0_0_blk_mem_gen_v8_3_6
   (p_2_out_0,
    DOBDO,
    lsig_ld_cmd,
    m_axi_mm2s_aclk,
    sig_cmd_stat_rst_user_reg_n_cdc_from_reg__0,
    E,
    \gpregsm1.curr_fwft_state_reg[1] ,
    SR,
    \gc1.count_d2_reg[6] ,
    Q,
    m_axi_mm2s_rdata,
    DIBDI,
    \INFERRED_GEN.cnt_i_reg[2] ,
    sig_s_ready_out_reg,
    hold_ff_q,
    out,
    lsig_cmd_loaded);
  output [31:0]p_2_out_0;
  output [5:0]DOBDO;
  output lsig_ld_cmd;
  input m_axi_mm2s_aclk;
  input sig_cmd_stat_rst_user_reg_n_cdc_from_reg__0;
  input [0:0]E;
  input \gpregsm1.curr_fwft_state_reg[1] ;
  input [0:0]SR;
  input [6:0]\gc1.count_d2_reg[6] ;
  input [6:0]Q;
  input [31:0]m_axi_mm2s_rdata;
  input [5:0]DIBDI;
  input [0:0]\INFERRED_GEN.cnt_i_reg[2] ;
  input sig_s_ready_out_reg;
  input hold_ff_q;
  input out;
  input lsig_cmd_loaded;

  wire [5:0]DIBDI;
  wire [5:0]DOBDO;
  wire [0:0]E;
  wire [0:0]\INFERRED_GEN.cnt_i_reg[2] ;
  wire [6:0]Q;
  wire [0:0]SR;
  wire [6:0]\gc1.count_d2_reg[6] ;
  wire \gpregsm1.curr_fwft_state_reg[1] ;
  wire hold_ff_q;
  wire lsig_cmd_loaded;
  wire lsig_ld_cmd;
  wire m_axi_mm2s_aclk;
  wire [31:0]m_axi_mm2s_rdata;
  wire out;
  wire [31:0]p_2_out_0;
  wire sig_cmd_stat_rst_user_reg_n_cdc_from_reg__0;
  wire sig_s_ready_out_reg;

  design_1_axi_dma_0_0_blk_mem_gen_v8_3_6_synth inst_blk_mem_gen
       (.DIBDI(DIBDI),
        .DOBDO(DOBDO),
        .E(E),
        .\INFERRED_GEN.cnt_i_reg[2] (\INFERRED_GEN.cnt_i_reg[2] ),
        .Q(Q),
        .SR(SR),
        .\gc1.count_d2_reg[6] (\gc1.count_d2_reg[6] ),
        .\gpregsm1.curr_fwft_state_reg[1] (\gpregsm1.curr_fwft_state_reg[1] ),
        .hold_ff_q(hold_ff_q),
        .lsig_cmd_loaded(lsig_cmd_loaded),
        .lsig_ld_cmd(lsig_ld_cmd),
        .m_axi_mm2s_aclk(m_axi_mm2s_aclk),
        .m_axi_mm2s_rdata(m_axi_mm2s_rdata),
        .out(out),
        .p_2_out_0(p_2_out_0),
        .sig_cmd_stat_rst_user_reg_n_cdc_from_reg__0(sig_cmd_stat_rst_user_reg_n_cdc_from_reg__0),
        .sig_s_ready_out_reg(sig_s_ready_out_reg));
endmodule

(* ORIG_REF_NAME = "blk_mem_gen_v8_3_6" *) 
module design_1_axi_dma_0_0_blk_mem_gen_v8_3_6__parameterized1
   (sig_data_fifo_data_out,
    \sig_data_reg_out_reg[34] ,
    D,
    m_axi_s2mm_aclk,
    ram_empty_fb_i_reg,
    WEBWE,
    hold_ff_q_reg,
    sig_stream_rst,
    \gc1.count_d2_reg[6] ,
    Q,
    \sig_data_reg_out_reg[31] ,
    DIBDI,
    \sig_data_skid_reg_reg[34] ,
    sig_s_ready_dup_reg);
  output [37:0]sig_data_fifo_data_out;
  output [2:0]\sig_data_reg_out_reg[34] ;
  output [2:0]D;
  input m_axi_s2mm_aclk;
  input ram_empty_fb_i_reg;
  input [0:0]WEBWE;
  input hold_ff_q_reg;
  input sig_stream_rst;
  input [6:0]\gc1.count_d2_reg[6] ;
  input [6:0]Q;
  input [31:0]\sig_data_reg_out_reg[31] ;
  input [5:0]DIBDI;
  input [2:0]\sig_data_skid_reg_reg[34] ;
  input sig_s_ready_dup_reg;

  wire [2:0]D;
  wire [5:0]DIBDI;
  wire [6:0]Q;
  wire [0:0]WEBWE;
  wire [6:0]\gc1.count_d2_reg[6] ;
  wire hold_ff_q_reg;
  wire m_axi_s2mm_aclk;
  wire ram_empty_fb_i_reg;
  wire [37:0]sig_data_fifo_data_out;
  wire [31:0]\sig_data_reg_out_reg[31] ;
  wire [2:0]\sig_data_reg_out_reg[34] ;
  wire [2:0]\sig_data_skid_reg_reg[34] ;
  wire sig_s_ready_dup_reg;
  wire sig_stream_rst;

  design_1_axi_dma_0_0_blk_mem_gen_v8_3_6_synth__parameterized0 inst_blk_mem_gen
       (.D(D),
        .DIBDI(DIBDI),
        .Q(Q),
        .WEBWE(WEBWE),
        .\gc1.count_d2_reg[6] (\gc1.count_d2_reg[6] ),
        .hold_ff_q_reg(hold_ff_q_reg),
        .m_axi_s2mm_aclk(m_axi_s2mm_aclk),
        .ram_empty_fb_i_reg(ram_empty_fb_i_reg),
        .sig_data_fifo_data_out(sig_data_fifo_data_out),
        .\sig_data_reg_out_reg[31] (\sig_data_reg_out_reg[31] ),
        .\sig_data_reg_out_reg[34] (\sig_data_reg_out_reg[34] ),
        .\sig_data_skid_reg_reg[34] (\sig_data_skid_reg_reg[34] ),
        .sig_s_ready_dup_reg(sig_s_ready_dup_reg),
        .sig_stream_rst(sig_stream_rst));
endmodule

(* ORIG_REF_NAME = "blk_mem_gen_v8_3_6_synth" *) 
module design_1_axi_dma_0_0_blk_mem_gen_v8_3_6_synth
   (p_2_out_0,
    DOBDO,
    lsig_ld_cmd,
    m_axi_mm2s_aclk,
    sig_cmd_stat_rst_user_reg_n_cdc_from_reg__0,
    E,
    \gpregsm1.curr_fwft_state_reg[1] ,
    SR,
    \gc1.count_d2_reg[6] ,
    Q,
    m_axi_mm2s_rdata,
    DIBDI,
    \INFERRED_GEN.cnt_i_reg[2] ,
    sig_s_ready_out_reg,
    hold_ff_q,
    out,
    lsig_cmd_loaded);
  output [31:0]p_2_out_0;
  output [5:0]DOBDO;
  output lsig_ld_cmd;
  input m_axi_mm2s_aclk;
  input sig_cmd_stat_rst_user_reg_n_cdc_from_reg__0;
  input [0:0]E;
  input \gpregsm1.curr_fwft_state_reg[1] ;
  input [0:0]SR;
  input [6:0]\gc1.count_d2_reg[6] ;
  input [6:0]Q;
  input [31:0]m_axi_mm2s_rdata;
  input [5:0]DIBDI;
  input [0:0]\INFERRED_GEN.cnt_i_reg[2] ;
  input sig_s_ready_out_reg;
  input hold_ff_q;
  input out;
  input lsig_cmd_loaded;

  wire [5:0]DIBDI;
  wire [5:0]DOBDO;
  wire [0:0]E;
  wire [0:0]\INFERRED_GEN.cnt_i_reg[2] ;
  wire [6:0]Q;
  wire [0:0]SR;
  wire [6:0]\gc1.count_d2_reg[6] ;
  wire \gpregsm1.curr_fwft_state_reg[1] ;
  wire hold_ff_q;
  wire lsig_cmd_loaded;
  wire lsig_ld_cmd;
  wire m_axi_mm2s_aclk;
  wire [31:0]m_axi_mm2s_rdata;
  wire out;
  wire [31:0]p_2_out_0;
  wire sig_cmd_stat_rst_user_reg_n_cdc_from_reg__0;
  wire sig_s_ready_out_reg;

  design_1_axi_dma_0_0_blk_mem_gen_top \gnbram.gnativebmg.native_blk_mem_gen 
       (.DIBDI(DIBDI),
        .DOBDO(DOBDO),
        .E(E),
        .\INFERRED_GEN.cnt_i_reg[2] (\INFERRED_GEN.cnt_i_reg[2] ),
        .Q(Q),
        .SR(SR),
        .\gc1.count_d2_reg[6] (\gc1.count_d2_reg[6] ),
        .\gpregsm1.curr_fwft_state_reg[1] (\gpregsm1.curr_fwft_state_reg[1] ),
        .hold_ff_q(hold_ff_q),
        .lsig_cmd_loaded(lsig_cmd_loaded),
        .lsig_ld_cmd(lsig_ld_cmd),
        .m_axi_mm2s_aclk(m_axi_mm2s_aclk),
        .m_axi_mm2s_rdata(m_axi_mm2s_rdata),
        .out(out),
        .p_2_out_0(p_2_out_0),
        .sig_cmd_stat_rst_user_reg_n_cdc_from_reg__0(sig_cmd_stat_rst_user_reg_n_cdc_from_reg__0),
        .sig_s_ready_out_reg(sig_s_ready_out_reg));
endmodule

(* ORIG_REF_NAME = "blk_mem_gen_v8_3_6_synth" *) 
module design_1_axi_dma_0_0_blk_mem_gen_v8_3_6_synth__parameterized0
   (sig_data_fifo_data_out,
    \sig_data_reg_out_reg[34] ,
    D,
    m_axi_s2mm_aclk,
    ram_empty_fb_i_reg,
    WEBWE,
    hold_ff_q_reg,
    sig_stream_rst,
    \gc1.count_d2_reg[6] ,
    Q,
    \sig_data_reg_out_reg[31] ,
    DIBDI,
    \sig_data_skid_reg_reg[34] ,
    sig_s_ready_dup_reg);
  output [37:0]sig_data_fifo_data_out;
  output [2:0]\sig_data_reg_out_reg[34] ;
  output [2:0]D;
  input m_axi_s2mm_aclk;
  input ram_empty_fb_i_reg;
  input [0:0]WEBWE;
  input hold_ff_q_reg;
  input sig_stream_rst;
  input [6:0]\gc1.count_d2_reg[6] ;
  input [6:0]Q;
  input [31:0]\sig_data_reg_out_reg[31] ;
  input [5:0]DIBDI;
  input [2:0]\sig_data_skid_reg_reg[34] ;
  input sig_s_ready_dup_reg;

  wire [2:0]D;
  wire [5:0]DIBDI;
  wire [6:0]Q;
  wire [0:0]WEBWE;
  wire [6:0]\gc1.count_d2_reg[6] ;
  wire hold_ff_q_reg;
  wire m_axi_s2mm_aclk;
  wire ram_empty_fb_i_reg;
  wire [37:0]sig_data_fifo_data_out;
  wire [31:0]\sig_data_reg_out_reg[31] ;
  wire [2:0]\sig_data_reg_out_reg[34] ;
  wire [2:0]\sig_data_skid_reg_reg[34] ;
  wire sig_s_ready_dup_reg;
  wire sig_stream_rst;

  design_1_axi_dma_0_0_blk_mem_gen_top__parameterized0 \gnbram.gnativebmg.native_blk_mem_gen 
       (.D(D),
        .DIBDI(DIBDI),
        .Q(Q),
        .WEBWE(WEBWE),
        .\gc1.count_d2_reg[6] (\gc1.count_d2_reg[6] ),
        .hold_ff_q_reg(hold_ff_q_reg),
        .m_axi_s2mm_aclk(m_axi_s2mm_aclk),
        .ram_empty_fb_i_reg(ram_empty_fb_i_reg),
        .sig_data_fifo_data_out(sig_data_fifo_data_out),
        .\sig_data_reg_out_reg[31] (\sig_data_reg_out_reg[31] ),
        .\sig_data_reg_out_reg[34] (\sig_data_reg_out_reg[34] ),
        .\sig_data_skid_reg_reg[34] (\sig_data_skid_reg_reg[34] ),
        .sig_s_ready_dup_reg(sig_s_ready_dup_reg),
        .sig_stream_rst(sig_stream_rst));
endmodule

(* ORIG_REF_NAME = "dc_ss" *) 
module design_1_axi_dma_0_0_dc_ss
   (sig_ok_to_post_rd_addr_reg,
    S,
    Q,
    \count_reg[6] ,
    DI,
    sig_cmd_stat_rst_user_reg_n_cdc_from_reg,
    sig_posted_to_axi_2_reg,
    E,
    \sig_token_cntr_reg[0] ,
    \sig_token_cntr_reg[3] ,
    sig_posted_to_axi_2_reg_0,
    SR,
    ram_full_i_reg,
    D,
    m_axi_mm2s_aclk);
  output sig_ok_to_post_rd_addr_reg;
  output [3:0]S;
  output [4:0]Q;
  output [1:0]\count_reg[6] ;
  output [0:0]DI;
  input sig_cmd_stat_rst_user_reg_n_cdc_from_reg;
  input sig_posted_to_axi_2_reg;
  input [0:0]E;
  input \sig_token_cntr_reg[0] ;
  input [3:0]\sig_token_cntr_reg[3] ;
  input sig_posted_to_axi_2_reg_0;
  input [0:0]SR;
  input [0:0]ram_full_i_reg;
  input [5:0]D;
  input m_axi_mm2s_aclk;

  wire [5:0]D;
  wire [0:0]DI;
  wire [0:0]E;
  wire [4:0]Q;
  wire [3:0]S;
  wire [0:0]SR;
  wire [1:0]\count_reg[6] ;
  wire m_axi_mm2s_aclk;
  wire [0:0]ram_full_i_reg;
  wire sig_cmd_stat_rst_user_reg_n_cdc_from_reg;
  wire sig_ok_to_post_rd_addr_reg;
  wire sig_posted_to_axi_2_reg;
  wire sig_posted_to_axi_2_reg_0;
  wire \sig_token_cntr_reg[0] ;
  wire [3:0]\sig_token_cntr_reg[3] ;

  design_1_axi_dma_0_0_updn_cntr \gsym_dc.dc 
       (.D(D),
        .DI(DI),
        .E(E),
        .Q(Q),
        .S(S),
        .SR(SR),
        .\count_reg[6]_0 (\count_reg[6] ),
        .m_axi_mm2s_aclk(m_axi_mm2s_aclk),
        .ram_full_i_reg(ram_full_i_reg),
        .sig_cmd_stat_rst_user_reg_n_cdc_from_reg(sig_cmd_stat_rst_user_reg_n_cdc_from_reg),
        .sig_ok_to_post_rd_addr_reg(sig_ok_to_post_rd_addr_reg),
        .sig_posted_to_axi_2_reg(sig_posted_to_axi_2_reg),
        .sig_posted_to_axi_2_reg_0(sig_posted_to_axi_2_reg_0),
        .\sig_token_cntr_reg[0] (\sig_token_cntr_reg[0] ),
        .\sig_token_cntr_reg[3] (\sig_token_cntr_reg[3] ));
endmodule

(* ORIG_REF_NAME = "dc_ss" *) 
module design_1_axi_dma_0_0_dc_ss__parameterized0
   (sig_clr_dbeat_cntr0_out,
    \sig_burst_dbeat_cntr_reg[3] ,
    D,
    sig_ibtt2dre_tready,
    SR,
    WEBWE,
    \sig_byte_cntr_reg[6] ,
    DIBDI,
    \sig_burst_dbeat_cntr_reg[3]_0 ,
    \sig_byte_cntr_reg[6]_0 ,
    sig_clr_dbc_reg,
    lvar_num_set,
    sig_dre2ibtt_tvalid,
    ram_full_i_reg,
    ram_full_i_reg_0,
    sig_cmd_stat_rst_user_reg_n_cdc_from_reg,
    ram_full_fb_i_reg,
    E,
    ram_full_fb_i_reg_0,
    sig_stream_rst,
    m_axi_s2mm_aclk);
  output sig_clr_dbeat_cntr0_out;
  output \sig_burst_dbeat_cntr_reg[3] ;
  output [6:0]D;
  output sig_ibtt2dre_tready;
  output [0:0]SR;
  output [0:0]WEBWE;
  output [0:0]\sig_byte_cntr_reg[6] ;
  input [0:0]DIBDI;
  input [3:0]\sig_burst_dbeat_cntr_reg[3]_0 ;
  input [6:0]\sig_byte_cntr_reg[6]_0 ;
  input sig_clr_dbc_reg;
  input [2:0]lvar_num_set;
  input sig_dre2ibtt_tvalid;
  input ram_full_i_reg;
  input ram_full_i_reg_0;
  input sig_cmd_stat_rst_user_reg_n_cdc_from_reg;
  input ram_full_fb_i_reg;
  input [0:0]E;
  input ram_full_fb_i_reg_0;
  input sig_stream_rst;
  input m_axi_s2mm_aclk;

  wire [6:0]D;
  wire [0:0]DIBDI;
  wire [0:0]E;
  wire [0:0]SR;
  wire [0:0]WEBWE;
  wire [2:0]lvar_num_set;
  wire m_axi_s2mm_aclk;
  wire ram_full_fb_i_reg;
  wire ram_full_fb_i_reg_0;
  wire ram_full_i_reg;
  wire ram_full_i_reg_0;
  wire \sig_burst_dbeat_cntr_reg[3] ;
  wire [3:0]\sig_burst_dbeat_cntr_reg[3]_0 ;
  wire [0:0]\sig_byte_cntr_reg[6] ;
  wire [6:0]\sig_byte_cntr_reg[6]_0 ;
  wire sig_clr_dbc_reg;
  wire sig_clr_dbeat_cntr0_out;
  wire sig_cmd_stat_rst_user_reg_n_cdc_from_reg;
  wire sig_dre2ibtt_tvalid;
  wire sig_ibtt2dre_tready;
  wire sig_stream_rst;

  design_1_axi_dma_0_0_updn_cntr__parameterized0 \gsym_dc.dc 
       (.D(D),
        .DIBDI(DIBDI),
        .E(E),
        .SR(SR),
        .WEBWE(WEBWE),
        .lvar_num_set(lvar_num_set),
        .m_axi_s2mm_aclk(m_axi_s2mm_aclk),
        .ram_full_fb_i_reg(ram_full_fb_i_reg),
        .ram_full_fb_i_reg_0(ram_full_fb_i_reg_0),
        .ram_full_i_reg(ram_full_i_reg),
        .ram_full_i_reg_0(ram_full_i_reg_0),
        .\sig_burst_dbeat_cntr_reg[3] (\sig_burst_dbeat_cntr_reg[3] ),
        .\sig_burst_dbeat_cntr_reg[3]_0 (\sig_burst_dbeat_cntr_reg[3]_0 ),
        .\sig_byte_cntr_reg[6] (\sig_byte_cntr_reg[6] ),
        .\sig_byte_cntr_reg[6]_0 (\sig_byte_cntr_reg[6]_0 ),
        .sig_clr_dbc_reg(sig_clr_dbc_reg),
        .sig_clr_dbeat_cntr0_out(sig_clr_dbeat_cntr0_out),
        .sig_cmd_stat_rst_user_reg_n_cdc_from_reg(sig_cmd_stat_rst_user_reg_n_cdc_from_reg),
        .sig_dre2ibtt_tvalid(sig_dre2ibtt_tvalid),
        .sig_ibtt2dre_tready(sig_ibtt2dre_tready),
        .sig_stream_rst(sig_stream_rst));
endmodule

(* ORIG_REF_NAME = "dmem" *) 
module design_1_axi_dma_0_0_dmem
   (sig_xfer_cmd_cmplt_reg0,
    Q,
    sig_csm_state_ns1,
    O,
    CO,
    \sig_child_addr_cntr_lsh_reg[7] ,
    \sig_xfer_len_reg_reg[4] ,
    sig_xfer_is_seq_reg_reg,
    sig_child_qual_first_of_2,
    sig_child_qual_error_reg,
    sig_child_addr_cntr_lsh_reg,
    S,
    \sig_child_addr_reg_reg[7] ,
    sig_csm_pop_child_cmd,
    sig_stream_rst,
    E,
    p_0_out,
    m_axi_s2mm_aclk);
  output sig_xfer_cmd_cmplt_reg0;
  output [7:0]Q;
  output sig_csm_state_ns1;
  output [3:0]O;
  output [0:0]CO;
  output [3:0]\sig_child_addr_cntr_lsh_reg[7] ;
  output [4:0]\sig_xfer_len_reg_reg[4] ;
  output sig_xfer_is_seq_reg_reg;
  input sig_child_qual_first_of_2;
  input sig_child_qual_error_reg;
  input [1:0]sig_child_addr_cntr_lsh_reg;
  input [3:0]S;
  input [3:0]\sig_child_addr_reg_reg[7] ;
  input sig_csm_pop_child_cmd;
  input sig_stream_rst;
  input [0:0]E;
  input [8:0]p_0_out;
  input m_axi_s2mm_aclk;

  wire [0:0]CO;
  wire [0:0]E;
  wire [3:0]O;
  wire [7:0]Q;
  wire [3:0]S;
  wire m_axi_s2mm_aclk;
  wire [8:0]p_0_out;
  wire \sig_child_addr_cntr_lsh[0]_i_3_n_0 ;
  wire \sig_child_addr_cntr_lsh[0]_i_4_n_0 ;
  wire \sig_child_addr_cntr_lsh[0]_i_5_n_0 ;
  wire \sig_child_addr_cntr_lsh[0]_i_6_n_0 ;
  wire \sig_child_addr_cntr_lsh[4]_i_2_n_0 ;
  wire \sig_child_addr_cntr_lsh[4]_i_3_n_0 ;
  wire \sig_child_addr_cntr_lsh[4]_i_4_n_0 ;
  wire [1:0]sig_child_addr_cntr_lsh_reg;
  wire \sig_child_addr_cntr_lsh_reg[0]_i_2_n_0 ;
  wire \sig_child_addr_cntr_lsh_reg[0]_i_2_n_1 ;
  wire \sig_child_addr_cntr_lsh_reg[0]_i_2_n_2 ;
  wire \sig_child_addr_cntr_lsh_reg[0]_i_2_n_3 ;
  wire \sig_child_addr_cntr_lsh_reg[4]_i_1_n_1 ;
  wire \sig_child_addr_cntr_lsh_reg[4]_i_1_n_2 ;
  wire \sig_child_addr_cntr_lsh_reg[4]_i_1_n_3 ;
  wire [3:0]\sig_child_addr_cntr_lsh_reg[7] ;
  wire [3:0]\sig_child_addr_reg_reg[7] ;
  wire sig_child_qual_error_reg;
  wire sig_child_qual_first_of_2;
  wire sig_csm_pop_child_cmd;
  wire sig_csm_state_ns1;
  wire sig_sf2pcc_packet_eop;
  wire sig_stream_rst;
  wire sig_xfer_cmd_cmplt_reg0;
  wire sig_xfer_is_seq_reg_reg;
  wire \sig_xfer_len_reg[4]_i_5_n_0 ;
  wire \sig_xfer_len_reg[4]_i_6_n_0 ;
  wire [4:0]\sig_xfer_len_reg_reg[4] ;

  (* SOFT_HLUTNM = "soft_lutpair228" *) 
  LUT3 #(
    .INIT(8'hA2)) 
    \FSM_sequential_sig_csm_state[2]_i_2 
       (.I0(Q[7]),
        .I1(sig_child_qual_first_of_2),
        .I2(sig_sf2pcc_packet_eop),
        .O(sig_csm_state_ns1));
  FDRE #(
    .INIT(1'b0)) 
    \gpr1.dout_i_reg[0] 
       (.C(m_axi_s2mm_aclk),
        .CE(E),
        .D(p_0_out[0]),
        .Q(Q[0]),
        .R(sig_stream_rst));
  FDRE #(
    .INIT(1'b0)) 
    \gpr1.dout_i_reg[1] 
       (.C(m_axi_s2mm_aclk),
        .CE(E),
        .D(p_0_out[1]),
        .Q(Q[1]),
        .R(sig_stream_rst));
  FDRE #(
    .INIT(1'b0)) 
    \gpr1.dout_i_reg[2] 
       (.C(m_axi_s2mm_aclk),
        .CE(E),
        .D(p_0_out[2]),
        .Q(Q[2]),
        .R(sig_stream_rst));
  FDRE #(
    .INIT(1'b0)) 
    \gpr1.dout_i_reg[3] 
       (.C(m_axi_s2mm_aclk),
        .CE(E),
        .D(p_0_out[3]),
        .Q(Q[3]),
        .R(sig_stream_rst));
  FDRE #(
    .INIT(1'b0)) 
    \gpr1.dout_i_reg[4] 
       (.C(m_axi_s2mm_aclk),
        .CE(E),
        .D(p_0_out[4]),
        .Q(Q[4]),
        .R(sig_stream_rst));
  FDRE #(
    .INIT(1'b0)) 
    \gpr1.dout_i_reg[5] 
       (.C(m_axi_s2mm_aclk),
        .CE(E),
        .D(p_0_out[5]),
        .Q(Q[5]),
        .R(sig_stream_rst));
  FDRE #(
    .INIT(1'b0)) 
    \gpr1.dout_i_reg[6] 
       (.C(m_axi_s2mm_aclk),
        .CE(E),
        .D(p_0_out[6]),
        .Q(Q[6]),
        .R(sig_stream_rst));
  FDRE #(
    .INIT(1'b0)) 
    \gpr1.dout_i_reg[7] 
       (.C(m_axi_s2mm_aclk),
        .CE(E),
        .D(p_0_out[7]),
        .Q(Q[7]),
        .R(sig_stream_rst));
  FDRE #(
    .INIT(1'b0)) 
    \gpr1.dout_i_reg[8] 
       (.C(m_axi_s2mm_aclk),
        .CE(E),
        .D(p_0_out[8]),
        .Q(sig_sf2pcc_packet_eop),
        .R(sig_stream_rst));
  LUT2 #(
    .INIT(4'h2)) 
    \sig_child_addr_cntr_lsh[0]_i_3 
       (.I0(Q[3]),
        .I1(sig_csm_pop_child_cmd),
        .O(\sig_child_addr_cntr_lsh[0]_i_3_n_0 ));
  LUT2 #(
    .INIT(4'h2)) 
    \sig_child_addr_cntr_lsh[0]_i_4 
       (.I0(Q[2]),
        .I1(sig_csm_pop_child_cmd),
        .O(\sig_child_addr_cntr_lsh[0]_i_4_n_0 ));
  LUT2 #(
    .INIT(4'h2)) 
    \sig_child_addr_cntr_lsh[0]_i_5 
       (.I0(Q[1]),
        .I1(sig_csm_pop_child_cmd),
        .O(\sig_child_addr_cntr_lsh[0]_i_5_n_0 ));
  LUT2 #(
    .INIT(4'h2)) 
    \sig_child_addr_cntr_lsh[0]_i_6 
       (.I0(Q[0]),
        .I1(sig_csm_pop_child_cmd),
        .O(\sig_child_addr_cntr_lsh[0]_i_6_n_0 ));
  LUT2 #(
    .INIT(4'h2)) 
    \sig_child_addr_cntr_lsh[4]_i_2 
       (.I0(Q[6]),
        .I1(sig_csm_pop_child_cmd),
        .O(\sig_child_addr_cntr_lsh[4]_i_2_n_0 ));
  LUT2 #(
    .INIT(4'h2)) 
    \sig_child_addr_cntr_lsh[4]_i_3 
       (.I0(Q[5]),
        .I1(sig_csm_pop_child_cmd),
        .O(\sig_child_addr_cntr_lsh[4]_i_3_n_0 ));
  LUT2 #(
    .INIT(4'h2)) 
    \sig_child_addr_cntr_lsh[4]_i_4 
       (.I0(Q[4]),
        .I1(sig_csm_pop_child_cmd),
        .O(\sig_child_addr_cntr_lsh[4]_i_4_n_0 ));
  CARRY4 \sig_child_addr_cntr_lsh_reg[0]_i_2 
       (.CI(1'b0),
        .CO({\sig_child_addr_cntr_lsh_reg[0]_i_2_n_0 ,\sig_child_addr_cntr_lsh_reg[0]_i_2_n_1 ,\sig_child_addr_cntr_lsh_reg[0]_i_2_n_2 ,\sig_child_addr_cntr_lsh_reg[0]_i_2_n_3 }),
        .CYINIT(1'b0),
        .DI({\sig_child_addr_cntr_lsh[0]_i_3_n_0 ,\sig_child_addr_cntr_lsh[0]_i_4_n_0 ,\sig_child_addr_cntr_lsh[0]_i_5_n_0 ,\sig_child_addr_cntr_lsh[0]_i_6_n_0 }),
        .O(O),
        .S(S));
  CARRY4 \sig_child_addr_cntr_lsh_reg[4]_i_1 
       (.CI(\sig_child_addr_cntr_lsh_reg[0]_i_2_n_0 ),
        .CO({CO,\sig_child_addr_cntr_lsh_reg[4]_i_1_n_1 ,\sig_child_addr_cntr_lsh_reg[4]_i_1_n_2 ,\sig_child_addr_cntr_lsh_reg[4]_i_1_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,\sig_child_addr_cntr_lsh[4]_i_2_n_0 ,\sig_child_addr_cntr_lsh[4]_i_3_n_0 ,\sig_child_addr_cntr_lsh[4]_i_4_n_0 }),
        .O(\sig_child_addr_cntr_lsh_reg[7] ),
        .S(\sig_child_addr_reg_reg[7] ));
  (* SOFT_HLUTNM = "soft_lutpair228" *) 
  LUT4 #(
    .INIT(16'hFFB0)) 
    sig_xfer_cmd_cmplt_reg_i_1
       (.I0(sig_sf2pcc_packet_eop),
        .I1(sig_child_qual_first_of_2),
        .I2(Q[7]),
        .I3(sig_child_qual_error_reg),
        .O(sig_xfer_cmd_cmplt_reg0));
  LUT3 #(
    .INIT(8'h4F)) 
    sig_xfer_is_seq_reg_i_1
       (.I0(sig_sf2pcc_packet_eop),
        .I1(sig_child_qual_first_of_2),
        .I2(Q[7]),
        .O(sig_xfer_is_seq_reg_reg));
  LUT5 #(
    .INIT(32'h6A6A6AA9)) 
    \sig_xfer_len_reg[0]_i_1 
       (.I0(Q[2]),
        .I1(sig_child_addr_cntr_lsh_reg[1]),
        .I2(Q[1]),
        .I3(Q[0]),
        .I4(sig_child_addr_cntr_lsh_reg[0]),
        .O(\sig_xfer_len_reg_reg[4] [0]));
  LUT6 #(
    .INIT(64'h666AAAAAAAAAAAA9)) 
    \sig_xfer_len_reg[1]_i_1 
       (.I0(Q[3]),
        .I1(Q[2]),
        .I2(sig_child_addr_cntr_lsh_reg[0]),
        .I3(Q[0]),
        .I4(Q[1]),
        .I5(sig_child_addr_cntr_lsh_reg[1]),
        .O(\sig_xfer_len_reg_reg[4] [1]));
  LUT3 #(
    .INIT(8'h69)) 
    \sig_xfer_len_reg[2]_i_1 
       (.I0(\sig_xfer_len_reg[4]_i_5_n_0 ),
        .I1(Q[4]),
        .I2(\sig_xfer_len_reg[4]_i_6_n_0 ),
        .O(\sig_xfer_len_reg_reg[4] [2]));
  (* SOFT_HLUTNM = "soft_lutpair227" *) 
  LUT4 #(
    .INIT(16'h6CC9)) 
    \sig_xfer_len_reg[3]_i_1 
       (.I0(\sig_xfer_len_reg[4]_i_5_n_0 ),
        .I1(Q[5]),
        .I2(Q[4]),
        .I3(\sig_xfer_len_reg[4]_i_6_n_0 ),
        .O(\sig_xfer_len_reg_reg[4] [3]));
  (* SOFT_HLUTNM = "soft_lutpair227" *) 
  LUT5 #(
    .INIT(32'h6CCCCCC9)) 
    \sig_xfer_len_reg[4]_i_2 
       (.I0(\sig_xfer_len_reg[4]_i_5_n_0 ),
        .I1(Q[6]),
        .I2(Q[5]),
        .I3(\sig_xfer_len_reg[4]_i_6_n_0 ),
        .I4(Q[4]),
        .O(\sig_xfer_len_reg_reg[4] [4]));
  LUT6 #(
    .INIT(64'hFFF77FFF7FFFFFFE)) 
    \sig_xfer_len_reg[4]_i_5 
       (.I0(Q[3]),
        .I1(Q[2]),
        .I2(sig_child_addr_cntr_lsh_reg[0]),
        .I3(Q[0]),
        .I4(Q[1]),
        .I5(sig_child_addr_cntr_lsh_reg[1]),
        .O(\sig_xfer_len_reg[4]_i_5_n_0 ));
  LUT6 #(
    .INIT(64'hA880808000000000)) 
    \sig_xfer_len_reg[4]_i_6 
       (.I0(Q[3]),
        .I1(sig_child_addr_cntr_lsh_reg[1]),
        .I2(Q[1]),
        .I3(Q[0]),
        .I4(sig_child_addr_cntr_lsh_reg[0]),
        .I5(Q[2]),
        .O(\sig_xfer_len_reg[4]_i_6_n_0 ));
endmodule

(* ORIG_REF_NAME = "fifo_generator_ramfifo" *) 
module design_1_axi_dma_0_0_fifo_generator_ramfifo
   (p_2_out_0,
    DOBDO,
    out,
    \DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM36_NO_ECC.ram ,
    sig_ok_to_post_rd_addr_reg,
    \OMIT_UNPACKING.lsig_cmd_loaded_reg ,
    hold_ff_q_reg,
    S,
    \count_reg[6] ,
    \gc1.count_reg[6] ,
    empty_fwft_fb_o_i_reg,
    \count_reg[6]_0 ,
    sig_slast_with_stop,
    lsig_ld_cmd,
    FIFO_Full_reg,
    sig_s_ready_out_reg,
    DI,
    m_axi_mm2s_aclk,
    E,
    SR,
    m_axi_mm2s_rdata,
    DIBDI,
    sig_cmd_stat_rst_user_reg_n_cdc_from_reg,
    sig_posted_to_axi_2_reg,
    hold_ff_q,
    sig_s_ready_out_reg_0,
    Q,
    lsig_cmd_loaded,
    ram_full_i_reg,
    sig_sstrb_stop_mask,
    \sig_token_cntr_reg[0] ,
    \sig_token_cntr_reg[3] ,
    ram_full_i_reg_0,
    D);
  output [31:0]p_2_out_0;
  output [5:0]DOBDO;
  output out;
  output \DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM36_NO_ECC.ram ;
  output sig_ok_to_post_rd_addr_reg;
  output \OMIT_UNPACKING.lsig_cmd_loaded_reg ;
  output hold_ff_q_reg;
  output [3:0]S;
  output [4:0]\count_reg[6] ;
  output \gc1.count_reg[6] ;
  output empty_fwft_fb_o_i_reg;
  output [1:0]\count_reg[6]_0 ;
  output sig_slast_with_stop;
  output lsig_ld_cmd;
  output FIFO_Full_reg;
  output sig_s_ready_out_reg;
  output [0:0]DI;
  input m_axi_mm2s_aclk;
  input [0:0]E;
  input [0:0]SR;
  input [31:0]m_axi_mm2s_rdata;
  input [5:0]DIBDI;
  input sig_cmd_stat_rst_user_reg_n_cdc_from_reg;
  input sig_posted_to_axi_2_reg;
  input hold_ff_q;
  input sig_s_ready_out_reg_0;
  input [0:0]Q;
  input lsig_cmd_loaded;
  input ram_full_i_reg;
  input [0:0]sig_sstrb_stop_mask;
  input \sig_token_cntr_reg[0] ;
  input [3:0]\sig_token_cntr_reg[3] ;
  input [0:0]ram_full_i_reg_0;
  input [5:0]D;

  wire [5:0]D;
  wire \DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM36_NO_ECC.ram ;
  wire [0:0]DI;
  wire [5:0]DIBDI;
  wire [5:0]DOBDO;
  wire [0:0]E;
  wire FIFO_Full_reg;
  wire \OMIT_UNPACKING.lsig_cmd_loaded_reg ;
  wire [0:0]Q;
  wire [3:0]S;
  wire [0:0]SR;
  wire [4:0]\count_reg[6] ;
  wire [1:0]\count_reg[6]_0 ;
  wire empty_fwft_fb_o_i_reg;
  wire \gc1.count_reg[6] ;
  wire \gntv_or_sync_fifo.gl0.rd_n_0 ;
  wire \gntv_or_sync_fifo.gl0.rd_n_14 ;
  wire \gntv_or_sync_fifo.gl0.rd_n_16 ;
  wire \gntv_or_sync_fifo.gl0.rd_n_19 ;
  wire \gntv_or_sync_fifo.gl0.rd_n_30 ;
  wire \gntv_or_sync_fifo.gl0.wr_n_10 ;
  wire \gntv_or_sync_fifo.gl0.wr_n_2 ;
  wire hold_ff_q;
  wire hold_ff_q_reg;
  wire lsig_cmd_loaded;
  wire lsig_ld_cmd;
  wire m_axi_mm2s_aclk;
  wire [31:0]m_axi_mm2s_rdata;
  wire out;
  wire [6:0]p_0_out;
  wire [6:0]p_11_out;
  wire [6:0]p_12_out;
  wire [31:0]p_2_out_0;
  wire ram_full_i_reg;
  wire [0:0]ram_full_i_reg_0;
  wire [6:0]rd_pntr_plus1;
  wire sig_cmd_stat_rst_user_reg_n_cdc_from_reg;
  wire sig_ok_to_post_rd_addr_reg;
  wire sig_posted_to_axi_2_reg;
  wire sig_s_ready_out_reg;
  wire sig_s_ready_out_reg_0;
  wire sig_slast_with_stop;
  wire [0:0]sig_sstrb_stop_mask;
  wire \sig_token_cntr_reg[0] ;
  wire [3:0]\sig_token_cntr_reg[3] ;

  design_1_axi_dma_0_0_rd_logic_16 \gntv_or_sync_fifo.gl0.rd 
       (.D(D),
        .\DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM36_NO_ECC.ram (\gntv_or_sync_fifo.gl0.rd_n_14 ),
        .\DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM36_NO_ECC.ram_0 (\gntv_or_sync_fifo.gl0.rd_n_16 ),
        .\DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM36_NO_ECC.ram_1 (p_0_out),
        .DI(DI),
        .DOBDO(DOBDO[5:4]),
        .E(\gc1.count_reg[6] ),
        .FIFO_Full_reg(FIFO_Full_reg),
        .\OMIT_UNPACKING.lsig_cmd_loaded_reg (\OMIT_UNPACKING.lsig_cmd_loaded_reg ),
        .Q(Q),
        .S(S),
        .SR(SR),
        .\count_reg[6] (\count_reg[6] ),
        .\count_reg[6]_0 (\count_reg[6]_0 ),
        .empty_fwft_fb_o_i_reg(empty_fwft_fb_o_i_reg),
        .\gc1.count_d1_reg[6] (\gntv_or_sync_fifo.gl0.wr_n_2 ),
        .\gc1.count_d2_reg[6] ({rd_pntr_plus1[6:5],rd_pntr_plus1[2:0]}),
        .\gcc0.gc0.count_d1_reg[6] (p_11_out),
        .\gcc0.gc0.count_reg[6] (p_12_out),
        .hold_ff_q(hold_ff_q),
        .hold_ff_q_reg(hold_ff_q_reg),
        .lsig_cmd_loaded(lsig_cmd_loaded),
        .m_axi_mm2s_aclk(m_axi_mm2s_aclk),
        .out(\gntv_or_sync_fifo.gl0.rd_n_0 ),
        .ram_empty_fb_i_reg(\gntv_or_sync_fifo.gl0.rd_n_30 ),
        .ram_full_fb_i_reg(out),
        .ram_full_i_reg(\gntv_or_sync_fifo.gl0.rd_n_19 ),
        .ram_full_i_reg_0(ram_full_i_reg),
        .ram_full_i_reg_1(E),
        .ram_full_i_reg_2(ram_full_i_reg_0),
        .sig_cmd_stat_rst_user_reg_n_cdc_from_reg(sig_cmd_stat_rst_user_reg_n_cdc_from_reg),
        .sig_ok_to_post_rd_addr_reg(sig_ok_to_post_rd_addr_reg),
        .sig_posted_to_axi_2_reg(sig_posted_to_axi_2_reg),
        .sig_posted_to_axi_2_reg_0(\gntv_or_sync_fifo.gl0.wr_n_10 ),
        .sig_s_ready_out_reg(sig_s_ready_out_reg),
        .sig_s_ready_out_reg_0(sig_s_ready_out_reg_0),
        .sig_slast_with_stop(sig_slast_with_stop),
        .sig_sstrb_stop_mask(sig_sstrb_stop_mask),
        .\sig_token_cntr_reg[0] (\sig_token_cntr_reg[0] ),
        .\sig_token_cntr_reg[3] (\sig_token_cntr_reg[3] ));
  design_1_axi_dma_0_0_wr_logic_17 \gntv_or_sync_fifo.gl0.wr 
       (.\DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM36_NO_ECC.ram (\DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM36_NO_ECC.ram ),
        .E(E),
        .Q(p_11_out),
        .SR(SR),
        .\gc1.count_d1_reg[3] (\gntv_or_sync_fifo.gl0.rd_n_30 ),
        .\gc1.count_d1_reg[6] ({rd_pntr_plus1[6:5],rd_pntr_plus1[2:0]}),
        .\gcc0.gc0.count_d1_reg[6] (p_12_out),
        .m_axi_mm2s_aclk(m_axi_mm2s_aclk),
        .out(out),
        .ram_empty_fb_i_reg(\gntv_or_sync_fifo.gl0.wr_n_2 ),
        .sig_cmd_stat_rst_user_reg_n_cdc_from_reg__0(\gntv_or_sync_fifo.gl0.rd_n_19 ),
        .sig_ok_to_post_rd_addr_reg(\gntv_or_sync_fifo.gl0.wr_n_10 ),
        .sig_posted_to_axi_2_reg(sig_posted_to_axi_2_reg),
        .\sig_token_cntr_reg[3] (\sig_token_cntr_reg[3] ));
  design_1_axi_dma_0_0_memory \gntv_or_sync_fifo.mem 
       (.DIBDI(DIBDI),
        .DOBDO(DOBDO),
        .E(E),
        .\INFERRED_GEN.cnt_i_reg[2] (Q),
        .Q(p_11_out),
        .SR(SR),
        .\gc1.count_d2_reg[6] (p_0_out),
        .\gpregsm1.curr_fwft_state_reg[1] (\gntv_or_sync_fifo.gl0.rd_n_16 ),
        .hold_ff_q(hold_ff_q),
        .lsig_cmd_loaded(lsig_cmd_loaded),
        .lsig_ld_cmd(lsig_ld_cmd),
        .m_axi_mm2s_aclk(m_axi_mm2s_aclk),
        .m_axi_mm2s_rdata(m_axi_mm2s_rdata),
        .out(\gntv_or_sync_fifo.gl0.rd_n_0 ),
        .p_2_out_0(p_2_out_0),
        .sig_cmd_stat_rst_user_reg_n_cdc_from_reg__0(\gntv_or_sync_fifo.gl0.rd_n_14 ),
        .sig_s_ready_out_reg(sig_s_ready_out_reg_0));
endmodule

(* ORIG_REF_NAME = "fifo_generator_ramfifo" *) 
module design_1_axi_dma_0_0_fifo_generator_ramfifo__parameterized0
   (sig_xfer_cmd_cmplt_reg0,
    Q,
    sig_clr_dbeat_cntr0_out,
    \sig_burst_dbeat_cntr_reg[3] ,
    D,
    sig_sf2pcc_xfer_valid,
    sig_ibtt2dre_tready,
    sig_csm_state_ns1,
    \gpr1.dout_i_reg[1] ,
    \gpr1.dout_i_reg[1]_0 ,
    O,
    CO,
    \sig_child_addr_cntr_lsh_reg[7] ,
    hold_ff_q_reg,
    SR,
    WEBWE,
    \sig_byte_cntr_reg[6] ,
    \sig_xfer_len_reg_reg[4] ,
    E,
    sig_xfer_is_seq_reg_reg,
    sig_stream_rst,
    m_axi_s2mm_aclk,
    sig_child_qual_first_of_2,
    sig_child_qual_error_reg,
    DIBDI,
    \sig_burst_dbeat_cntr_reg[3]_0 ,
    \sig_byte_cntr_reg[6]_0 ,
    sig_clr_dbc_reg,
    lvar_num_set,
    sig_dre2ibtt_tvalid,
    ram_full_i_reg,
    hold_ff_q,
    sig_child_addr_cntr_lsh_reg,
    S,
    \sig_child_addr_reg_reg[7] ,
    sig_cmd_stat_rst_user_reg_n_cdc_from_reg,
    p_32_out,
    ram_full_fb_i_reg,
    sig_csm_pop_child_cmd,
    p_0_out);
  output sig_xfer_cmd_cmplt_reg0;
  output [7:0]Q;
  output sig_clr_dbeat_cntr0_out;
  output \sig_burst_dbeat_cntr_reg[3] ;
  output [6:0]D;
  output sig_sf2pcc_xfer_valid;
  output sig_ibtt2dre_tready;
  output sig_csm_state_ns1;
  output [2:0]\gpr1.dout_i_reg[1] ;
  output [2:0]\gpr1.dout_i_reg[1]_0 ;
  output [3:0]O;
  output [0:0]CO;
  output [3:0]\sig_child_addr_cntr_lsh_reg[7] ;
  output hold_ff_q_reg;
  output [0:0]SR;
  output [0:0]WEBWE;
  output [0:0]\sig_byte_cntr_reg[6] ;
  output [4:0]\sig_xfer_len_reg_reg[4] ;
  output [0:0]E;
  output sig_xfer_is_seq_reg_reg;
  input sig_stream_rst;
  input m_axi_s2mm_aclk;
  input sig_child_qual_first_of_2;
  input sig_child_qual_error_reg;
  input [0:0]DIBDI;
  input [3:0]\sig_burst_dbeat_cntr_reg[3]_0 ;
  input [6:0]\sig_byte_cntr_reg[6]_0 ;
  input sig_clr_dbc_reg;
  input [2:0]lvar_num_set;
  input sig_dre2ibtt_tvalid;
  input ram_full_i_reg;
  input hold_ff_q;
  input [1:0]sig_child_addr_cntr_lsh_reg;
  input [3:0]S;
  input [3:0]\sig_child_addr_reg_reg[7] ;
  input sig_cmd_stat_rst_user_reg_n_cdc_from_reg;
  input p_32_out;
  input ram_full_fb_i_reg;
  input sig_csm_pop_child_cmd;
  input [8:0]p_0_out;

  wire [0:0]CO;
  wire [6:0]D;
  wire [0:0]DIBDI;
  wire [0:0]E;
  wire [3:0]O;
  wire [7:0]Q;
  wire [3:0]S;
  wire [0:0]SR;
  wire [0:0]WEBWE;
  wire \gntv_or_sync_fifo.gl0.rd_n_16 ;
  wire \gntv_or_sync_fifo.gl0.rd_n_17 ;
  wire \gntv_or_sync_fifo.gl0.wr_n_0 ;
  wire [2:0]\gpr1.dout_i_reg[1] ;
  wire [2:0]\gpr1.dout_i_reg[1]_0 ;
  wire \grss.rsts/ram_empty_i0__3 ;
  wire hold_ff_q;
  wire hold_ff_q_reg;
  wire [2:0]lvar_num_set;
  wire m_axi_s2mm_aclk;
  wire [8:0]p_0_out;
  wire p_2_in;
  wire p_2_out;
  wire p_32_out;
  wire ram_full_fb_i_reg;
  wire ram_full_i_reg;
  wire [2:0]rd_pntr_plus1;
  wire \sig_burst_dbeat_cntr_reg[3] ;
  wire [3:0]\sig_burst_dbeat_cntr_reg[3]_0 ;
  wire [0:0]\sig_byte_cntr_reg[6] ;
  wire [6:0]\sig_byte_cntr_reg[6]_0 ;
  wire [1:0]sig_child_addr_cntr_lsh_reg;
  wire [3:0]\sig_child_addr_cntr_lsh_reg[7] ;
  wire [3:0]\sig_child_addr_reg_reg[7] ;
  wire sig_child_qual_error_reg;
  wire sig_child_qual_first_of_2;
  wire sig_clr_dbc_reg;
  wire sig_clr_dbeat_cntr0_out;
  wire sig_cmd_stat_rst_user_reg_n_cdc_from_reg;
  wire sig_csm_pop_child_cmd;
  wire sig_csm_state_ns1;
  wire sig_dre2ibtt_tvalid;
  wire sig_ibtt2dre_tready;
  wire sig_sf2pcc_xfer_valid;
  wire sig_stream_rst;
  wire sig_xfer_cmd_cmplt_reg0;
  wire sig_xfer_is_seq_reg_reg;
  wire [4:0]\sig_xfer_len_reg_reg[4] ;

  design_1_axi_dma_0_0_rd_logic__parameterized0 \gntv_or_sync_fifo.gl0.rd 
       (.D(D),
        .DIBDI(DIBDI),
        .E(\gntv_or_sync_fifo.gl0.rd_n_16 ),
        .Q(rd_pntr_plus1),
        .SR(SR),
        .WEBWE(WEBWE),
        .\gc1.count_reg[2] (\gntv_or_sync_fifo.gl0.rd_n_17 ),
        .\gpr1.dout_i_reg[1] (\gpr1.dout_i_reg[1]_0 ),
        .hold_ff_q(hold_ff_q),
        .hold_ff_q_reg(hold_ff_q_reg),
        .lvar_num_set(lvar_num_set),
        .m_axi_s2mm_aclk(m_axi_s2mm_aclk),
        .out(p_2_out),
        .p_32_out(p_32_out),
        .ram_empty_i0__3(\grss.rsts/ram_empty_i0__3 ),
        .ram_full_fb_i_reg(ram_full_fb_i_reg),
        .ram_full_fb_i_reg_0(\gntv_or_sync_fifo.gl0.wr_n_0 ),
        .ram_full_i_reg(ram_full_i_reg),
        .ram_full_i_reg_0(p_2_in),
        .\sig_burst_dbeat_cntr_reg[3] (\sig_burst_dbeat_cntr_reg[3] ),
        .\sig_burst_dbeat_cntr_reg[3]_0 (\sig_burst_dbeat_cntr_reg[3]_0 ),
        .\sig_byte_cntr_reg[6] (\sig_byte_cntr_reg[6] ),
        .\sig_byte_cntr_reg[6]_0 (\sig_byte_cntr_reg[6]_0 ),
        .sig_clr_dbc_reg(sig_clr_dbc_reg),
        .sig_clr_dbeat_cntr0_out(sig_clr_dbeat_cntr0_out),
        .sig_cmd_stat_rst_user_reg_n_cdc_from_reg(sig_cmd_stat_rst_user_reg_n_cdc_from_reg),
        .sig_dre2ibtt_tvalid(sig_dre2ibtt_tvalid),
        .sig_ibtt2dre_tready(sig_ibtt2dre_tready),
        .sig_sf2pcc_xfer_valid(sig_sf2pcc_xfer_valid),
        .sig_stream_rst(sig_stream_rst));
  design_1_axi_dma_0_0_wr_logic__parameterized0 \gntv_or_sync_fifo.gl0.wr 
       (.E(E),
        .Q(rd_pntr_plus1),
        .\gc1.count_d2_reg[2] (\gpr1.dout_i_reg[1]_0 ),
        .\gpr1.dout_i_reg[1] (\gpr1.dout_i_reg[1] ),
        .\gv.ram_valid_d1_reg (\gntv_or_sync_fifo.gl0.rd_n_17 ),
        .m_axi_s2mm_aclk(m_axi_s2mm_aclk),
        .out(\gntv_or_sync_fifo.gl0.wr_n_0 ),
        .ram_empty_fb_i_reg(p_2_out),
        .ram_empty_i0__3(\grss.rsts/ram_empty_i0__3 ),
        .\sig_burst_dbeat_cntr_reg[3] (p_2_in),
        .sig_clr_dbc_reg(sig_clr_dbc_reg),
        .sig_stream_rst(sig_stream_rst));
  design_1_axi_dma_0_0_memory__parameterized0 \gntv_or_sync_fifo.mem 
       (.CO(CO),
        .E(\gntv_or_sync_fifo.gl0.rd_n_16 ),
        .O(O),
        .Q(Q),
        .S(S),
        .m_axi_s2mm_aclk(m_axi_s2mm_aclk),
        .p_0_out(p_0_out),
        .sig_child_addr_cntr_lsh_reg(sig_child_addr_cntr_lsh_reg),
        .\sig_child_addr_cntr_lsh_reg[7] (\sig_child_addr_cntr_lsh_reg[7] ),
        .\sig_child_addr_reg_reg[7] (\sig_child_addr_reg_reg[7] ),
        .sig_child_qual_error_reg(sig_child_qual_error_reg),
        .sig_child_qual_first_of_2(sig_child_qual_first_of_2),
        .sig_csm_pop_child_cmd(sig_csm_pop_child_cmd),
        .sig_csm_state_ns1(sig_csm_state_ns1),
        .sig_stream_rst(sig_stream_rst),
        .sig_xfer_cmd_cmplt_reg0(sig_xfer_cmd_cmplt_reg0),
        .sig_xfer_is_seq_reg_reg(sig_xfer_is_seq_reg_reg),
        .\sig_xfer_len_reg_reg[4] (\sig_xfer_len_reg_reg[4] ));
endmodule

(* ORIG_REF_NAME = "fifo_generator_ramfifo" *) 
module design_1_axi_dma_0_0_fifo_generator_ramfifo__parameterized1
   (sig_data_fifo_data_out,
    out,
    ram_empty_i_reg,
    \sig_burst_dbeat_cntr_reg[3] ,
    sig_data_fifo_dvalid,
    \sig_data_reg_out_reg[34] ,
    D,
    hold_ff_q_reg,
    m_axi_s2mm_aclk,
    WEBWE,
    sig_stream_rst,
    Q,
    DIBDI,
    sig_s_ready_out_reg,
    hold_ff_q_reg_0,
    \sig_data_skid_reg_reg[34] ,
    sig_s_ready_dup_reg,
    sig_cmd_stat_rst_user_reg_n_cdc_from_reg,
    E);
  output [37:0]sig_data_fifo_data_out;
  output out;
  output ram_empty_i_reg;
  output \sig_burst_dbeat_cntr_reg[3] ;
  output sig_data_fifo_dvalid;
  output [2:0]\sig_data_reg_out_reg[34] ;
  output [2:0]D;
  output hold_ff_q_reg;
  input m_axi_s2mm_aclk;
  input [0:0]WEBWE;
  input sig_stream_rst;
  input [31:0]Q;
  input [5:0]DIBDI;
  input sig_s_ready_out_reg;
  input hold_ff_q_reg_0;
  input [2:0]\sig_data_skid_reg_reg[34] ;
  input sig_s_ready_dup_reg;
  input sig_cmd_stat_rst_user_reg_n_cdc_from_reg;
  input [0:0]E;

  wire [2:0]D;
  wire [5:0]DIBDI;
  wire [0:0]E;
  wire [31:0]Q;
  wire [0:0]WEBWE;
  wire \gntv_or_sync_fifo.gl0.rd_n_5 ;
  wire \gntv_or_sync_fifo.gl0.rd_n_6 ;
  wire \grss.rsts/ram_empty_i0__3 ;
  wire hold_ff_q_reg;
  wire hold_ff_q_reg_0;
  wire m_axi_s2mm_aclk;
  wire out;
  wire [6:0]p_0_out;
  wire [6:0]p_11_out;
  wire p_2_out_0;
  wire p_7_out;
  wire ram_empty_i_reg;
  wire [6:0]rd_pntr_plus1;
  wire \sig_burst_dbeat_cntr_reg[3] ;
  wire sig_cmd_stat_rst_user_reg_n_cdc_from_reg;
  wire [37:0]sig_data_fifo_data_out;
  wire sig_data_fifo_dvalid;
  wire [2:0]\sig_data_reg_out_reg[34] ;
  wire [2:0]\sig_data_skid_reg_reg[34] ;
  wire sig_s_ready_dup_reg;
  wire sig_s_ready_out_reg;
  wire sig_stream_rst;

  design_1_axi_dma_0_0_rd_logic \gntv_or_sync_fifo.gl0.rd 
       (.\DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM36_NO_ECC.ram (\gntv_or_sync_fifo.gl0.rd_n_5 ),
        .\DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM36_NO_ECC.ram_0 (\gntv_or_sync_fifo.gl0.rd_n_6 ),
        .\DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM36_NO_ECC.ram_1 (p_0_out),
        .Q(rd_pntr_plus1),
        .\gpregsm1.user_valid_reg (out),
        .hold_ff_q_reg(hold_ff_q_reg),
        .hold_ff_q_reg_0(hold_ff_q_reg_0),
        .m_axi_s2mm_aclk(m_axi_s2mm_aclk),
        .out(p_2_out_0),
        .p_7_out(p_7_out),
        .ram_empty_i0__3(\grss.rsts/ram_empty_i0__3 ),
        .sig_cmd_stat_rst_user_reg_n_cdc_from_reg(sig_cmd_stat_rst_user_reg_n_cdc_from_reg),
        .sig_data_fifo_dvalid(sig_data_fifo_dvalid),
        .sig_s_ready_out_reg(sig_s_ready_out_reg),
        .sig_stream_rst(sig_stream_rst));
  design_1_axi_dma_0_0_wr_logic \gntv_or_sync_fifo.gl0.wr 
       (.E(E),
        .Q(p_11_out),
        .WEBWE(WEBWE),
        .\gc1.count_d1_reg[6] (rd_pntr_plus1),
        .\gc1.count_d2_reg[6] (p_0_out),
        .m_axi_s2mm_aclk(m_axi_s2mm_aclk),
        .out(p_2_out_0),
        .p_7_out(p_7_out),
        .ram_empty_i0__3(\grss.rsts/ram_empty_i0__3 ),
        .ram_empty_i_reg(ram_empty_i_reg),
        .\sig_burst_dbeat_cntr_reg[3] (\sig_burst_dbeat_cntr_reg[3] ),
        .sig_stream_rst(sig_stream_rst));
  design_1_axi_dma_0_0_memory__parameterized1 \gntv_or_sync_fifo.mem 
       (.D(D),
        .DIBDI(DIBDI),
        .Q(p_11_out),
        .WEBWE(WEBWE),
        .\gc1.count_d2_reg[6] (p_0_out),
        .hold_ff_q_reg(\gntv_or_sync_fifo.gl0.rd_n_5 ),
        .m_axi_s2mm_aclk(m_axi_s2mm_aclk),
        .ram_empty_fb_i_reg(\gntv_or_sync_fifo.gl0.rd_n_6 ),
        .sig_data_fifo_data_out(sig_data_fifo_data_out),
        .\sig_data_reg_out_reg[31] (Q),
        .\sig_data_reg_out_reg[34] (\sig_data_reg_out_reg[34] ),
        .\sig_data_skid_reg_reg[34] (\sig_data_skid_reg_reg[34] ),
        .sig_s_ready_dup_reg(sig_s_ready_dup_reg),
        .sig_stream_rst(sig_stream_rst));
endmodule

(* ORIG_REF_NAME = "fifo_generator_top" *) 
module design_1_axi_dma_0_0_fifo_generator_top
   (p_2_out_0,
    DOBDO,
    out,
    \DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM36_NO_ECC.ram ,
    sig_ok_to_post_rd_addr_reg,
    \OMIT_UNPACKING.lsig_cmd_loaded_reg ,
    hold_ff_q_reg,
    S,
    \count_reg[6] ,
    \gc1.count_reg[6] ,
    empty_fwft_fb_o_i_reg,
    \count_reg[6]_0 ,
    sig_slast_with_stop,
    lsig_ld_cmd,
    FIFO_Full_reg,
    sig_s_ready_out_reg,
    DI,
    m_axi_mm2s_aclk,
    E,
    SR,
    m_axi_mm2s_rdata,
    DIBDI,
    sig_cmd_stat_rst_user_reg_n_cdc_from_reg,
    sig_posted_to_axi_2_reg,
    hold_ff_q,
    sig_s_ready_out_reg_0,
    Q,
    lsig_cmd_loaded,
    ram_full_i_reg,
    sig_sstrb_stop_mask,
    \sig_token_cntr_reg[0] ,
    \sig_token_cntr_reg[3] ,
    ram_full_i_reg_0,
    D);
  output [31:0]p_2_out_0;
  output [5:0]DOBDO;
  output out;
  output \DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM36_NO_ECC.ram ;
  output sig_ok_to_post_rd_addr_reg;
  output \OMIT_UNPACKING.lsig_cmd_loaded_reg ;
  output hold_ff_q_reg;
  output [3:0]S;
  output [4:0]\count_reg[6] ;
  output [0:0]\gc1.count_reg[6] ;
  output empty_fwft_fb_o_i_reg;
  output [1:0]\count_reg[6]_0 ;
  output sig_slast_with_stop;
  output lsig_ld_cmd;
  output FIFO_Full_reg;
  output sig_s_ready_out_reg;
  output [0:0]DI;
  input m_axi_mm2s_aclk;
  input [0:0]E;
  input [0:0]SR;
  input [31:0]m_axi_mm2s_rdata;
  input [5:0]DIBDI;
  input sig_cmd_stat_rst_user_reg_n_cdc_from_reg;
  input sig_posted_to_axi_2_reg;
  input hold_ff_q;
  input sig_s_ready_out_reg_0;
  input [0:0]Q;
  input lsig_cmd_loaded;
  input ram_full_i_reg;
  input [0:0]sig_sstrb_stop_mask;
  input \sig_token_cntr_reg[0] ;
  input [3:0]\sig_token_cntr_reg[3] ;
  input [0:0]ram_full_i_reg_0;
  input [5:0]D;

  wire [5:0]D;
  wire \DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM36_NO_ECC.ram ;
  wire [0:0]DI;
  wire [5:0]DIBDI;
  wire [5:0]DOBDO;
  wire [0:0]E;
  wire FIFO_Full_reg;
  wire \OMIT_UNPACKING.lsig_cmd_loaded_reg ;
  wire [0:0]Q;
  wire [3:0]S;
  wire [0:0]SR;
  wire [4:0]\count_reg[6] ;
  wire [1:0]\count_reg[6]_0 ;
  wire empty_fwft_fb_o_i_reg;
  wire [0:0]\gc1.count_reg[6] ;
  wire hold_ff_q;
  wire hold_ff_q_reg;
  wire lsig_cmd_loaded;
  wire lsig_ld_cmd;
  wire m_axi_mm2s_aclk;
  wire [31:0]m_axi_mm2s_rdata;
  wire out;
  wire [31:0]p_2_out_0;
  wire ram_full_i_reg;
  wire [0:0]ram_full_i_reg_0;
  wire sig_cmd_stat_rst_user_reg_n_cdc_from_reg;
  wire sig_ok_to_post_rd_addr_reg;
  wire sig_posted_to_axi_2_reg;
  wire sig_s_ready_out_reg;
  wire sig_s_ready_out_reg_0;
  wire sig_slast_with_stop;
  wire [0:0]sig_sstrb_stop_mask;
  wire \sig_token_cntr_reg[0] ;
  wire [3:0]\sig_token_cntr_reg[3] ;

  design_1_axi_dma_0_0_fifo_generator_ramfifo \grf.rf 
       (.D(D),
        .\DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM36_NO_ECC.ram (\DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM36_NO_ECC.ram ),
        .DI(DI),
        .DIBDI(DIBDI),
        .DOBDO(DOBDO),
        .E(E),
        .FIFO_Full_reg(FIFO_Full_reg),
        .\OMIT_UNPACKING.lsig_cmd_loaded_reg (\OMIT_UNPACKING.lsig_cmd_loaded_reg ),
        .Q(Q),
        .S(S),
        .SR(SR),
        .\count_reg[6] (\count_reg[6] ),
        .\count_reg[6]_0 (\count_reg[6]_0 ),
        .empty_fwft_fb_o_i_reg(empty_fwft_fb_o_i_reg),
        .\gc1.count_reg[6] (\gc1.count_reg[6] ),
        .hold_ff_q(hold_ff_q),
        .hold_ff_q_reg(hold_ff_q_reg),
        .lsig_cmd_loaded(lsig_cmd_loaded),
        .lsig_ld_cmd(lsig_ld_cmd),
        .m_axi_mm2s_aclk(m_axi_mm2s_aclk),
        .m_axi_mm2s_rdata(m_axi_mm2s_rdata),
        .out(out),
        .p_2_out_0(p_2_out_0),
        .ram_full_i_reg(ram_full_i_reg),
        .ram_full_i_reg_0(ram_full_i_reg_0),
        .sig_cmd_stat_rst_user_reg_n_cdc_from_reg(sig_cmd_stat_rst_user_reg_n_cdc_from_reg),
        .sig_ok_to_post_rd_addr_reg(sig_ok_to_post_rd_addr_reg),
        .sig_posted_to_axi_2_reg(sig_posted_to_axi_2_reg),
        .sig_s_ready_out_reg(sig_s_ready_out_reg),
        .sig_s_ready_out_reg_0(sig_s_ready_out_reg_0),
        .sig_slast_with_stop(sig_slast_with_stop),
        .sig_sstrb_stop_mask(sig_sstrb_stop_mask),
        .\sig_token_cntr_reg[0] (\sig_token_cntr_reg[0] ),
        .\sig_token_cntr_reg[3] (\sig_token_cntr_reg[3] ));
endmodule

(* ORIG_REF_NAME = "fifo_generator_top" *) 
module design_1_axi_dma_0_0_fifo_generator_top__parameterized0
   (sig_xfer_cmd_cmplt_reg0,
    Q,
    sig_clr_dbeat_cntr0_out,
    \sig_burst_dbeat_cntr_reg[3] ,
    D,
    sig_sf2pcc_xfer_valid,
    sig_ibtt2dre_tready,
    sig_csm_state_ns1,
    \gpr1.dout_i_reg[1] ,
    \gpr1.dout_i_reg[1]_0 ,
    O,
    CO,
    \sig_child_addr_cntr_lsh_reg[7] ,
    hold_ff_q_reg,
    SR,
    WEBWE,
    \sig_byte_cntr_reg[6] ,
    \sig_xfer_len_reg_reg[4] ,
    E,
    sig_xfer_is_seq_reg_reg,
    sig_stream_rst,
    m_axi_s2mm_aclk,
    sig_child_qual_first_of_2,
    sig_child_qual_error_reg,
    DIBDI,
    \sig_burst_dbeat_cntr_reg[3]_0 ,
    \sig_byte_cntr_reg[6]_0 ,
    sig_clr_dbc_reg,
    lvar_num_set,
    sig_dre2ibtt_tvalid,
    ram_full_i_reg,
    hold_ff_q,
    sig_child_addr_cntr_lsh_reg,
    S,
    \sig_child_addr_reg_reg[7] ,
    sig_cmd_stat_rst_user_reg_n_cdc_from_reg,
    p_32_out,
    ram_full_fb_i_reg,
    sig_csm_pop_child_cmd,
    p_0_out);
  output sig_xfer_cmd_cmplt_reg0;
  output [7:0]Q;
  output sig_clr_dbeat_cntr0_out;
  output \sig_burst_dbeat_cntr_reg[3] ;
  output [6:0]D;
  output sig_sf2pcc_xfer_valid;
  output sig_ibtt2dre_tready;
  output sig_csm_state_ns1;
  output [2:0]\gpr1.dout_i_reg[1] ;
  output [2:0]\gpr1.dout_i_reg[1]_0 ;
  output [3:0]O;
  output [0:0]CO;
  output [3:0]\sig_child_addr_cntr_lsh_reg[7] ;
  output hold_ff_q_reg;
  output [0:0]SR;
  output [0:0]WEBWE;
  output [0:0]\sig_byte_cntr_reg[6] ;
  output [4:0]\sig_xfer_len_reg_reg[4] ;
  output [0:0]E;
  output sig_xfer_is_seq_reg_reg;
  input sig_stream_rst;
  input m_axi_s2mm_aclk;
  input sig_child_qual_first_of_2;
  input sig_child_qual_error_reg;
  input [0:0]DIBDI;
  input [3:0]\sig_burst_dbeat_cntr_reg[3]_0 ;
  input [6:0]\sig_byte_cntr_reg[6]_0 ;
  input sig_clr_dbc_reg;
  input [2:0]lvar_num_set;
  input sig_dre2ibtt_tvalid;
  input ram_full_i_reg;
  input hold_ff_q;
  input [1:0]sig_child_addr_cntr_lsh_reg;
  input [3:0]S;
  input [3:0]\sig_child_addr_reg_reg[7] ;
  input sig_cmd_stat_rst_user_reg_n_cdc_from_reg;
  input p_32_out;
  input ram_full_fb_i_reg;
  input sig_csm_pop_child_cmd;
  input [8:0]p_0_out;

  wire [0:0]CO;
  wire [6:0]D;
  wire [0:0]DIBDI;
  wire [0:0]E;
  wire [3:0]O;
  wire [7:0]Q;
  wire [3:0]S;
  wire [0:0]SR;
  wire [0:0]WEBWE;
  wire [2:0]\gpr1.dout_i_reg[1] ;
  wire [2:0]\gpr1.dout_i_reg[1]_0 ;
  wire hold_ff_q;
  wire hold_ff_q_reg;
  wire [2:0]lvar_num_set;
  wire m_axi_s2mm_aclk;
  wire [8:0]p_0_out;
  wire p_32_out;
  wire ram_full_fb_i_reg;
  wire ram_full_i_reg;
  wire \sig_burst_dbeat_cntr_reg[3] ;
  wire [3:0]\sig_burst_dbeat_cntr_reg[3]_0 ;
  wire [0:0]\sig_byte_cntr_reg[6] ;
  wire [6:0]\sig_byte_cntr_reg[6]_0 ;
  wire [1:0]sig_child_addr_cntr_lsh_reg;
  wire [3:0]\sig_child_addr_cntr_lsh_reg[7] ;
  wire [3:0]\sig_child_addr_reg_reg[7] ;
  wire sig_child_qual_error_reg;
  wire sig_child_qual_first_of_2;
  wire sig_clr_dbc_reg;
  wire sig_clr_dbeat_cntr0_out;
  wire sig_cmd_stat_rst_user_reg_n_cdc_from_reg;
  wire sig_csm_pop_child_cmd;
  wire sig_csm_state_ns1;
  wire sig_dre2ibtt_tvalid;
  wire sig_ibtt2dre_tready;
  wire sig_sf2pcc_xfer_valid;
  wire sig_stream_rst;
  wire sig_xfer_cmd_cmplt_reg0;
  wire sig_xfer_is_seq_reg_reg;
  wire [4:0]\sig_xfer_len_reg_reg[4] ;

  design_1_axi_dma_0_0_fifo_generator_ramfifo__parameterized0 \grf.rf 
       (.CO(CO),
        .D(D),
        .DIBDI(DIBDI),
        .E(E),
        .O(O),
        .Q(Q),
        .S(S),
        .SR(SR),
        .WEBWE(WEBWE),
        .\gpr1.dout_i_reg[1] (\gpr1.dout_i_reg[1] ),
        .\gpr1.dout_i_reg[1]_0 (\gpr1.dout_i_reg[1]_0 ),
        .hold_ff_q(hold_ff_q),
        .hold_ff_q_reg(hold_ff_q_reg),
        .lvar_num_set(lvar_num_set),
        .m_axi_s2mm_aclk(m_axi_s2mm_aclk),
        .p_0_out(p_0_out),
        .p_32_out(p_32_out),
        .ram_full_fb_i_reg(ram_full_fb_i_reg),
        .ram_full_i_reg(ram_full_i_reg),
        .\sig_burst_dbeat_cntr_reg[3] (\sig_burst_dbeat_cntr_reg[3] ),
        .\sig_burst_dbeat_cntr_reg[3]_0 (\sig_burst_dbeat_cntr_reg[3]_0 ),
        .\sig_byte_cntr_reg[6] (\sig_byte_cntr_reg[6] ),
        .\sig_byte_cntr_reg[6]_0 (\sig_byte_cntr_reg[6]_0 ),
        .sig_child_addr_cntr_lsh_reg(sig_child_addr_cntr_lsh_reg),
        .\sig_child_addr_cntr_lsh_reg[7] (\sig_child_addr_cntr_lsh_reg[7] ),
        .\sig_child_addr_reg_reg[7] (\sig_child_addr_reg_reg[7] ),
        .sig_child_qual_error_reg(sig_child_qual_error_reg),
        .sig_child_qual_first_of_2(sig_child_qual_first_of_2),
        .sig_clr_dbc_reg(sig_clr_dbc_reg),
        .sig_clr_dbeat_cntr0_out(sig_clr_dbeat_cntr0_out),
        .sig_cmd_stat_rst_user_reg_n_cdc_from_reg(sig_cmd_stat_rst_user_reg_n_cdc_from_reg),
        .sig_csm_pop_child_cmd(sig_csm_pop_child_cmd),
        .sig_csm_state_ns1(sig_csm_state_ns1),
        .sig_dre2ibtt_tvalid(sig_dre2ibtt_tvalid),
        .sig_ibtt2dre_tready(sig_ibtt2dre_tready),
        .sig_sf2pcc_xfer_valid(sig_sf2pcc_xfer_valid),
        .sig_stream_rst(sig_stream_rst),
        .sig_xfer_cmd_cmplt_reg0(sig_xfer_cmd_cmplt_reg0),
        .sig_xfer_is_seq_reg_reg(sig_xfer_is_seq_reg_reg),
        .\sig_xfer_len_reg_reg[4] (\sig_xfer_len_reg_reg[4] ));
endmodule

(* ORIG_REF_NAME = "fifo_generator_top" *) 
module design_1_axi_dma_0_0_fifo_generator_top__parameterized1
   (sig_data_fifo_data_out,
    out,
    ram_empty_i_reg,
    \sig_burst_dbeat_cntr_reg[3] ,
    sig_data_fifo_dvalid,
    \sig_data_reg_out_reg[34] ,
    D,
    hold_ff_q_reg,
    m_axi_s2mm_aclk,
    WEBWE,
    sig_stream_rst,
    Q,
    DIBDI,
    sig_s_ready_out_reg,
    hold_ff_q_reg_0,
    \sig_data_skid_reg_reg[34] ,
    sig_s_ready_dup_reg,
    sig_cmd_stat_rst_user_reg_n_cdc_from_reg,
    E);
  output [37:0]sig_data_fifo_data_out;
  output out;
  output ram_empty_i_reg;
  output \sig_burst_dbeat_cntr_reg[3] ;
  output sig_data_fifo_dvalid;
  output [2:0]\sig_data_reg_out_reg[34] ;
  output [2:0]D;
  output hold_ff_q_reg;
  input m_axi_s2mm_aclk;
  input [0:0]WEBWE;
  input sig_stream_rst;
  input [31:0]Q;
  input [5:0]DIBDI;
  input sig_s_ready_out_reg;
  input hold_ff_q_reg_0;
  input [2:0]\sig_data_skid_reg_reg[34] ;
  input sig_s_ready_dup_reg;
  input sig_cmd_stat_rst_user_reg_n_cdc_from_reg;
  input [0:0]E;

  wire [2:0]D;
  wire [5:0]DIBDI;
  wire [0:0]E;
  wire [31:0]Q;
  wire [0:0]WEBWE;
  wire hold_ff_q_reg;
  wire hold_ff_q_reg_0;
  wire m_axi_s2mm_aclk;
  wire out;
  wire ram_empty_i_reg;
  wire \sig_burst_dbeat_cntr_reg[3] ;
  wire sig_cmd_stat_rst_user_reg_n_cdc_from_reg;
  wire [37:0]sig_data_fifo_data_out;
  wire sig_data_fifo_dvalid;
  wire [2:0]\sig_data_reg_out_reg[34] ;
  wire [2:0]\sig_data_skid_reg_reg[34] ;
  wire sig_s_ready_dup_reg;
  wire sig_s_ready_out_reg;
  wire sig_stream_rst;

  design_1_axi_dma_0_0_fifo_generator_ramfifo__parameterized1 \grf.rf 
       (.D(D),
        .DIBDI(DIBDI),
        .E(E),
        .Q(Q),
        .WEBWE(WEBWE),
        .hold_ff_q_reg(hold_ff_q_reg),
        .hold_ff_q_reg_0(hold_ff_q_reg_0),
        .m_axi_s2mm_aclk(m_axi_s2mm_aclk),
        .out(out),
        .ram_empty_i_reg(ram_empty_i_reg),
        .\sig_burst_dbeat_cntr_reg[3] (\sig_burst_dbeat_cntr_reg[3] ),
        .sig_cmd_stat_rst_user_reg_n_cdc_from_reg(sig_cmd_stat_rst_user_reg_n_cdc_from_reg),
        .sig_data_fifo_data_out(sig_data_fifo_data_out),
        .sig_data_fifo_dvalid(sig_data_fifo_dvalid),
        .\sig_data_reg_out_reg[34] (\sig_data_reg_out_reg[34] ),
        .\sig_data_skid_reg_reg[34] (\sig_data_skid_reg_reg[34] ),
        .sig_s_ready_dup_reg(sig_s_ready_dup_reg),
        .sig_s_ready_out_reg(sig_s_ready_out_reg),
        .sig_stream_rst(sig_stream_rst));
endmodule

(* ORIG_REF_NAME = "fifo_generator_v13_1_4" *) 
module design_1_axi_dma_0_0_fifo_generator_v13_1_4
   (p_2_out_0,
    DOBDO,
    out,
    \DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM36_NO_ECC.ram ,
    sig_ok_to_post_rd_addr_reg,
    \OMIT_UNPACKING.lsig_cmd_loaded_reg ,
    hold_ff_q_reg,
    S,
    \count_reg[6] ,
    \gc1.count_reg[6] ,
    empty_fwft_fb_o_i_reg,
    \count_reg[6]_0 ,
    sig_slast_with_stop,
    lsig_ld_cmd,
    FIFO_Full_reg,
    sig_s_ready_out_reg,
    DI,
    m_axi_mm2s_aclk,
    E,
    SR,
    m_axi_mm2s_rdata,
    DIBDI,
    sig_cmd_stat_rst_user_reg_n_cdc_from_reg,
    sig_posted_to_axi_2_reg,
    hold_ff_q,
    sig_s_ready_out_reg_0,
    Q,
    lsig_cmd_loaded,
    ram_full_i_reg,
    sig_sstrb_stop_mask,
    \sig_token_cntr_reg[0] ,
    \sig_token_cntr_reg[3] ,
    ram_full_i_reg_0,
    D);
  output [31:0]p_2_out_0;
  output [5:0]DOBDO;
  output out;
  output \DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM36_NO_ECC.ram ;
  output sig_ok_to_post_rd_addr_reg;
  output \OMIT_UNPACKING.lsig_cmd_loaded_reg ;
  output hold_ff_q_reg;
  output [3:0]S;
  output [4:0]\count_reg[6] ;
  output [0:0]\gc1.count_reg[6] ;
  output empty_fwft_fb_o_i_reg;
  output [1:0]\count_reg[6]_0 ;
  output sig_slast_with_stop;
  output lsig_ld_cmd;
  output FIFO_Full_reg;
  output sig_s_ready_out_reg;
  output [0:0]DI;
  input m_axi_mm2s_aclk;
  input [0:0]E;
  input [0:0]SR;
  input [31:0]m_axi_mm2s_rdata;
  input [5:0]DIBDI;
  input sig_cmd_stat_rst_user_reg_n_cdc_from_reg;
  input sig_posted_to_axi_2_reg;
  input hold_ff_q;
  input sig_s_ready_out_reg_0;
  input [0:0]Q;
  input lsig_cmd_loaded;
  input ram_full_i_reg;
  input [0:0]sig_sstrb_stop_mask;
  input \sig_token_cntr_reg[0] ;
  input [3:0]\sig_token_cntr_reg[3] ;
  input [0:0]ram_full_i_reg_0;
  input [5:0]D;

  wire [5:0]D;
  wire \DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM36_NO_ECC.ram ;
  wire [0:0]DI;
  wire [5:0]DIBDI;
  wire [5:0]DOBDO;
  wire [0:0]E;
  wire FIFO_Full_reg;
  wire \OMIT_UNPACKING.lsig_cmd_loaded_reg ;
  wire [0:0]Q;
  wire [3:0]S;
  wire [0:0]SR;
  wire [4:0]\count_reg[6] ;
  wire [1:0]\count_reg[6]_0 ;
  wire empty_fwft_fb_o_i_reg;
  wire [0:0]\gc1.count_reg[6] ;
  wire hold_ff_q;
  wire hold_ff_q_reg;
  wire lsig_cmd_loaded;
  wire lsig_ld_cmd;
  wire m_axi_mm2s_aclk;
  wire [31:0]m_axi_mm2s_rdata;
  wire out;
  wire [31:0]p_2_out_0;
  wire ram_full_i_reg;
  wire [0:0]ram_full_i_reg_0;
  wire sig_cmd_stat_rst_user_reg_n_cdc_from_reg;
  wire sig_ok_to_post_rd_addr_reg;
  wire sig_posted_to_axi_2_reg;
  wire sig_s_ready_out_reg;
  wire sig_s_ready_out_reg_0;
  wire sig_slast_with_stop;
  wire [0:0]sig_sstrb_stop_mask;
  wire \sig_token_cntr_reg[0] ;
  wire [3:0]\sig_token_cntr_reg[3] ;

  design_1_axi_dma_0_0_fifo_generator_v13_1_4_synth inst_fifo_gen
       (.D(D),
        .\DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM36_NO_ECC.ram (\DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM36_NO_ECC.ram ),
        .DI(DI),
        .DIBDI(DIBDI),
        .DOBDO(DOBDO),
        .E(E),
        .FIFO_Full_reg(FIFO_Full_reg),
        .\OMIT_UNPACKING.lsig_cmd_loaded_reg (\OMIT_UNPACKING.lsig_cmd_loaded_reg ),
        .Q(Q),
        .S(S),
        .SR(SR),
        .\count_reg[6] (\count_reg[6] ),
        .\count_reg[6]_0 (\count_reg[6]_0 ),
        .empty_fwft_fb_o_i_reg(empty_fwft_fb_o_i_reg),
        .\gc1.count_reg[6] (\gc1.count_reg[6] ),
        .hold_ff_q(hold_ff_q),
        .hold_ff_q_reg(hold_ff_q_reg),
        .lsig_cmd_loaded(lsig_cmd_loaded),
        .lsig_ld_cmd(lsig_ld_cmd),
        .m_axi_mm2s_aclk(m_axi_mm2s_aclk),
        .m_axi_mm2s_rdata(m_axi_mm2s_rdata),
        .out(out),
        .p_2_out_0(p_2_out_0),
        .ram_full_i_reg(ram_full_i_reg),
        .ram_full_i_reg_0(ram_full_i_reg_0),
        .sig_cmd_stat_rst_user_reg_n_cdc_from_reg(sig_cmd_stat_rst_user_reg_n_cdc_from_reg),
        .sig_ok_to_post_rd_addr_reg(sig_ok_to_post_rd_addr_reg),
        .sig_posted_to_axi_2_reg(sig_posted_to_axi_2_reg),
        .sig_s_ready_out_reg(sig_s_ready_out_reg),
        .sig_s_ready_out_reg_0(sig_s_ready_out_reg_0),
        .sig_slast_with_stop(sig_slast_with_stop),
        .sig_sstrb_stop_mask(sig_sstrb_stop_mask),
        .\sig_token_cntr_reg[0] (\sig_token_cntr_reg[0] ),
        .\sig_token_cntr_reg[3] (\sig_token_cntr_reg[3] ));
endmodule

(* ORIG_REF_NAME = "fifo_generator_v13_1_4" *) 
module design_1_axi_dma_0_0_fifo_generator_v13_1_4__parameterized0
   (sig_xfer_cmd_cmplt_reg0,
    Q,
    sig_clr_dbeat_cntr0_out,
    \sig_burst_dbeat_cntr_reg[3] ,
    D,
    sig_sf2pcc_xfer_valid,
    sig_ibtt2dre_tready,
    sig_csm_state_ns1,
    \gpr1.dout_i_reg[1] ,
    \gpr1.dout_i_reg[1]_0 ,
    O,
    CO,
    \sig_child_addr_cntr_lsh_reg[7] ,
    hold_ff_q_reg,
    SR,
    WEBWE,
    \sig_byte_cntr_reg[6] ,
    \sig_xfer_len_reg_reg[4] ,
    E,
    sig_xfer_is_seq_reg_reg,
    sig_stream_rst,
    m_axi_s2mm_aclk,
    sig_child_qual_first_of_2,
    sig_child_qual_error_reg,
    DIBDI,
    \sig_burst_dbeat_cntr_reg[3]_0 ,
    \sig_byte_cntr_reg[6]_0 ,
    sig_clr_dbc_reg,
    lvar_num_set,
    sig_dre2ibtt_tvalid,
    ram_full_i_reg,
    hold_ff_q,
    sig_child_addr_cntr_lsh_reg,
    S,
    \sig_child_addr_reg_reg[7] ,
    sig_cmd_stat_rst_user_reg_n_cdc_from_reg,
    p_32_out,
    ram_full_fb_i_reg,
    sig_csm_pop_child_cmd,
    p_0_out);
  output sig_xfer_cmd_cmplt_reg0;
  output [7:0]Q;
  output sig_clr_dbeat_cntr0_out;
  output \sig_burst_dbeat_cntr_reg[3] ;
  output [6:0]D;
  output sig_sf2pcc_xfer_valid;
  output sig_ibtt2dre_tready;
  output sig_csm_state_ns1;
  output [2:0]\gpr1.dout_i_reg[1] ;
  output [2:0]\gpr1.dout_i_reg[1]_0 ;
  output [3:0]O;
  output [0:0]CO;
  output [3:0]\sig_child_addr_cntr_lsh_reg[7] ;
  output hold_ff_q_reg;
  output [0:0]SR;
  output [0:0]WEBWE;
  output [0:0]\sig_byte_cntr_reg[6] ;
  output [4:0]\sig_xfer_len_reg_reg[4] ;
  output [0:0]E;
  output sig_xfer_is_seq_reg_reg;
  input sig_stream_rst;
  input m_axi_s2mm_aclk;
  input sig_child_qual_first_of_2;
  input sig_child_qual_error_reg;
  input [0:0]DIBDI;
  input [3:0]\sig_burst_dbeat_cntr_reg[3]_0 ;
  input [6:0]\sig_byte_cntr_reg[6]_0 ;
  input sig_clr_dbc_reg;
  input [2:0]lvar_num_set;
  input sig_dre2ibtt_tvalid;
  input ram_full_i_reg;
  input hold_ff_q;
  input [1:0]sig_child_addr_cntr_lsh_reg;
  input [3:0]S;
  input [3:0]\sig_child_addr_reg_reg[7] ;
  input sig_cmd_stat_rst_user_reg_n_cdc_from_reg;
  input p_32_out;
  input ram_full_fb_i_reg;
  input sig_csm_pop_child_cmd;
  input [8:0]p_0_out;

  wire [0:0]CO;
  wire [6:0]D;
  wire [0:0]DIBDI;
  wire [0:0]E;
  wire [3:0]O;
  wire [7:0]Q;
  wire [3:0]S;
  wire [0:0]SR;
  wire [0:0]WEBWE;
  wire [2:0]\gpr1.dout_i_reg[1] ;
  wire [2:0]\gpr1.dout_i_reg[1]_0 ;
  wire hold_ff_q;
  wire hold_ff_q_reg;
  wire [2:0]lvar_num_set;
  wire m_axi_s2mm_aclk;
  wire [8:0]p_0_out;
  wire p_32_out;
  wire ram_full_fb_i_reg;
  wire ram_full_i_reg;
  wire \sig_burst_dbeat_cntr_reg[3] ;
  wire [3:0]\sig_burst_dbeat_cntr_reg[3]_0 ;
  wire [0:0]\sig_byte_cntr_reg[6] ;
  wire [6:0]\sig_byte_cntr_reg[6]_0 ;
  wire [1:0]sig_child_addr_cntr_lsh_reg;
  wire [3:0]\sig_child_addr_cntr_lsh_reg[7] ;
  wire [3:0]\sig_child_addr_reg_reg[7] ;
  wire sig_child_qual_error_reg;
  wire sig_child_qual_first_of_2;
  wire sig_clr_dbc_reg;
  wire sig_clr_dbeat_cntr0_out;
  wire sig_cmd_stat_rst_user_reg_n_cdc_from_reg;
  wire sig_csm_pop_child_cmd;
  wire sig_csm_state_ns1;
  wire sig_dre2ibtt_tvalid;
  wire sig_ibtt2dre_tready;
  wire sig_sf2pcc_xfer_valid;
  wire sig_stream_rst;
  wire sig_xfer_cmd_cmplt_reg0;
  wire sig_xfer_is_seq_reg_reg;
  wire [4:0]\sig_xfer_len_reg_reg[4] ;

  design_1_axi_dma_0_0_fifo_generator_v13_1_4_synth__parameterized0 inst_fifo_gen
       (.CO(CO),
        .D(D),
        .DIBDI(DIBDI),
        .E(E),
        .O(O),
        .Q(Q),
        .S(S),
        .SR(SR),
        .WEBWE(WEBWE),
        .\gpr1.dout_i_reg[1] (\gpr1.dout_i_reg[1] ),
        .\gpr1.dout_i_reg[1]_0 (\gpr1.dout_i_reg[1]_0 ),
        .hold_ff_q(hold_ff_q),
        .hold_ff_q_reg(hold_ff_q_reg),
        .lvar_num_set(lvar_num_set),
        .m_axi_s2mm_aclk(m_axi_s2mm_aclk),
        .p_0_out(p_0_out),
        .p_32_out(p_32_out),
        .ram_full_fb_i_reg(ram_full_fb_i_reg),
        .ram_full_i_reg(ram_full_i_reg),
        .\sig_burst_dbeat_cntr_reg[3] (\sig_burst_dbeat_cntr_reg[3] ),
        .\sig_burst_dbeat_cntr_reg[3]_0 (\sig_burst_dbeat_cntr_reg[3]_0 ),
        .\sig_byte_cntr_reg[6] (\sig_byte_cntr_reg[6] ),
        .\sig_byte_cntr_reg[6]_0 (\sig_byte_cntr_reg[6]_0 ),
        .sig_child_addr_cntr_lsh_reg(sig_child_addr_cntr_lsh_reg),
        .\sig_child_addr_cntr_lsh_reg[7] (\sig_child_addr_cntr_lsh_reg[7] ),
        .\sig_child_addr_reg_reg[7] (\sig_child_addr_reg_reg[7] ),
        .sig_child_qual_error_reg(sig_child_qual_error_reg),
        .sig_child_qual_first_of_2(sig_child_qual_first_of_2),
        .sig_clr_dbc_reg(sig_clr_dbc_reg),
        .sig_clr_dbeat_cntr0_out(sig_clr_dbeat_cntr0_out),
        .sig_cmd_stat_rst_user_reg_n_cdc_from_reg(sig_cmd_stat_rst_user_reg_n_cdc_from_reg),
        .sig_csm_pop_child_cmd(sig_csm_pop_child_cmd),
        .sig_csm_state_ns1(sig_csm_state_ns1),
        .sig_dre2ibtt_tvalid(sig_dre2ibtt_tvalid),
        .sig_ibtt2dre_tready(sig_ibtt2dre_tready),
        .sig_sf2pcc_xfer_valid(sig_sf2pcc_xfer_valid),
        .sig_stream_rst(sig_stream_rst),
        .sig_xfer_cmd_cmplt_reg0(sig_xfer_cmd_cmplt_reg0),
        .sig_xfer_is_seq_reg_reg(sig_xfer_is_seq_reg_reg),
        .\sig_xfer_len_reg_reg[4] (\sig_xfer_len_reg_reg[4] ));
endmodule

(* ORIG_REF_NAME = "fifo_generator_v13_1_4" *) 
module design_1_axi_dma_0_0_fifo_generator_v13_1_4__parameterized1
   (sig_data_fifo_data_out,
    out,
    ram_empty_i_reg,
    \sig_burst_dbeat_cntr_reg[3] ,
    sig_data_fifo_dvalid,
    \sig_data_reg_out_reg[34] ,
    D,
    hold_ff_q_reg,
    m_axi_s2mm_aclk,
    WEBWE,
    sig_stream_rst,
    Q,
    DIBDI,
    sig_s_ready_out_reg,
    hold_ff_q_reg_0,
    \sig_data_skid_reg_reg[34] ,
    sig_s_ready_dup_reg,
    sig_cmd_stat_rst_user_reg_n_cdc_from_reg,
    E);
  output [37:0]sig_data_fifo_data_out;
  output out;
  output ram_empty_i_reg;
  output \sig_burst_dbeat_cntr_reg[3] ;
  output sig_data_fifo_dvalid;
  output [2:0]\sig_data_reg_out_reg[34] ;
  output [2:0]D;
  output hold_ff_q_reg;
  input m_axi_s2mm_aclk;
  input [0:0]WEBWE;
  input sig_stream_rst;
  input [31:0]Q;
  input [5:0]DIBDI;
  input sig_s_ready_out_reg;
  input hold_ff_q_reg_0;
  input [2:0]\sig_data_skid_reg_reg[34] ;
  input sig_s_ready_dup_reg;
  input sig_cmd_stat_rst_user_reg_n_cdc_from_reg;
  input [0:0]E;

  wire [2:0]D;
  wire [5:0]DIBDI;
  wire [0:0]E;
  wire [31:0]Q;
  wire [0:0]WEBWE;
  wire hold_ff_q_reg;
  wire hold_ff_q_reg_0;
  wire m_axi_s2mm_aclk;
  wire out;
  wire ram_empty_i_reg;
  wire \sig_burst_dbeat_cntr_reg[3] ;
  wire sig_cmd_stat_rst_user_reg_n_cdc_from_reg;
  wire [37:0]sig_data_fifo_data_out;
  wire sig_data_fifo_dvalid;
  wire [2:0]\sig_data_reg_out_reg[34] ;
  wire [2:0]\sig_data_skid_reg_reg[34] ;
  wire sig_s_ready_dup_reg;
  wire sig_s_ready_out_reg;
  wire sig_stream_rst;

  design_1_axi_dma_0_0_fifo_generator_v13_1_4_synth__parameterized1 inst_fifo_gen
       (.D(D),
        .DIBDI(DIBDI),
        .E(E),
        .Q(Q),
        .WEBWE(WEBWE),
        .hold_ff_q_reg(hold_ff_q_reg),
        .hold_ff_q_reg_0(hold_ff_q_reg_0),
        .m_axi_s2mm_aclk(m_axi_s2mm_aclk),
        .out(out),
        .ram_empty_i_reg(ram_empty_i_reg),
        .\sig_burst_dbeat_cntr_reg[3] (\sig_burst_dbeat_cntr_reg[3] ),
        .sig_cmd_stat_rst_user_reg_n_cdc_from_reg(sig_cmd_stat_rst_user_reg_n_cdc_from_reg),
        .sig_data_fifo_data_out(sig_data_fifo_data_out),
        .sig_data_fifo_dvalid(sig_data_fifo_dvalid),
        .\sig_data_reg_out_reg[34] (\sig_data_reg_out_reg[34] ),
        .\sig_data_skid_reg_reg[34] (\sig_data_skid_reg_reg[34] ),
        .sig_s_ready_dup_reg(sig_s_ready_dup_reg),
        .sig_s_ready_out_reg(sig_s_ready_out_reg),
        .sig_stream_rst(sig_stream_rst));
endmodule

(* ORIG_REF_NAME = "fifo_generator_v13_1_4_synth" *) 
module design_1_axi_dma_0_0_fifo_generator_v13_1_4_synth
   (p_2_out_0,
    DOBDO,
    out,
    \DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM36_NO_ECC.ram ,
    sig_ok_to_post_rd_addr_reg,
    \OMIT_UNPACKING.lsig_cmd_loaded_reg ,
    hold_ff_q_reg,
    S,
    \count_reg[6] ,
    \gc1.count_reg[6] ,
    empty_fwft_fb_o_i_reg,
    \count_reg[6]_0 ,
    sig_slast_with_stop,
    lsig_ld_cmd,
    FIFO_Full_reg,
    sig_s_ready_out_reg,
    DI,
    m_axi_mm2s_aclk,
    E,
    SR,
    m_axi_mm2s_rdata,
    DIBDI,
    sig_cmd_stat_rst_user_reg_n_cdc_from_reg,
    sig_posted_to_axi_2_reg,
    hold_ff_q,
    sig_s_ready_out_reg_0,
    Q,
    lsig_cmd_loaded,
    ram_full_i_reg,
    sig_sstrb_stop_mask,
    \sig_token_cntr_reg[0] ,
    \sig_token_cntr_reg[3] ,
    ram_full_i_reg_0,
    D);
  output [31:0]p_2_out_0;
  output [5:0]DOBDO;
  output out;
  output \DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM36_NO_ECC.ram ;
  output sig_ok_to_post_rd_addr_reg;
  output \OMIT_UNPACKING.lsig_cmd_loaded_reg ;
  output hold_ff_q_reg;
  output [3:0]S;
  output [4:0]\count_reg[6] ;
  output \gc1.count_reg[6] ;
  output empty_fwft_fb_o_i_reg;
  output [1:0]\count_reg[6]_0 ;
  output sig_slast_with_stop;
  output lsig_ld_cmd;
  output FIFO_Full_reg;
  output sig_s_ready_out_reg;
  output [0:0]DI;
  input m_axi_mm2s_aclk;
  input [0:0]E;
  input [0:0]SR;
  input [31:0]m_axi_mm2s_rdata;
  input [5:0]DIBDI;
  input sig_cmd_stat_rst_user_reg_n_cdc_from_reg;
  input sig_posted_to_axi_2_reg;
  input hold_ff_q;
  input sig_s_ready_out_reg_0;
  input [0:0]Q;
  input lsig_cmd_loaded;
  input ram_full_i_reg;
  input [0:0]sig_sstrb_stop_mask;
  input \sig_token_cntr_reg[0] ;
  input [3:0]\sig_token_cntr_reg[3] ;
  input [0:0]ram_full_i_reg_0;
  input [5:0]D;

  wire [5:0]D;
  wire \DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM36_NO_ECC.ram ;
  wire [0:0]DI;
  wire [5:0]DIBDI;
  wire [5:0]DOBDO;
  wire [0:0]E;
  wire FIFO_Full_reg;
  wire \OMIT_UNPACKING.lsig_cmd_loaded_reg ;
  wire [0:0]Q;
  wire [3:0]S;
  wire [0:0]SR;
  wire [4:0]\count_reg[6] ;
  wire [1:0]\count_reg[6]_0 ;
  wire empty_fwft_fb_o_i_reg;
  wire \gc1.count_reg[6] ;
  wire hold_ff_q;
  wire hold_ff_q_reg;
  wire lsig_cmd_loaded;
  wire lsig_ld_cmd;
  wire m_axi_mm2s_aclk;
  wire [31:0]m_axi_mm2s_rdata;
  wire out;
  wire [31:0]p_2_out_0;
  wire ram_full_i_reg;
  wire [0:0]ram_full_i_reg_0;
  wire sig_cmd_stat_rst_user_reg_n_cdc_from_reg;
  wire sig_ok_to_post_rd_addr_reg;
  wire sig_posted_to_axi_2_reg;
  wire sig_s_ready_out_reg;
  wire sig_s_ready_out_reg_0;
  wire sig_slast_with_stop;
  wire [0:0]sig_sstrb_stop_mask;
  wire \sig_token_cntr_reg[0] ;
  wire [3:0]\sig_token_cntr_reg[3] ;

  design_1_axi_dma_0_0_fifo_generator_top \gconvfifo.rf 
       (.D(D),
        .\DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM36_NO_ECC.ram (\DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM36_NO_ECC.ram ),
        .DI(DI),
        .DIBDI(DIBDI),
        .DOBDO(DOBDO),
        .E(E),
        .FIFO_Full_reg(FIFO_Full_reg),
        .\OMIT_UNPACKING.lsig_cmd_loaded_reg (\OMIT_UNPACKING.lsig_cmd_loaded_reg ),
        .Q(Q),
        .S(S),
        .SR(SR),
        .\count_reg[6] (\count_reg[6] ),
        .\count_reg[6]_0 (\count_reg[6]_0 ),
        .empty_fwft_fb_o_i_reg(empty_fwft_fb_o_i_reg),
        .\gc1.count_reg[6] (\gc1.count_reg[6] ),
        .hold_ff_q(hold_ff_q),
        .hold_ff_q_reg(hold_ff_q_reg),
        .lsig_cmd_loaded(lsig_cmd_loaded),
        .lsig_ld_cmd(lsig_ld_cmd),
        .m_axi_mm2s_aclk(m_axi_mm2s_aclk),
        .m_axi_mm2s_rdata(m_axi_mm2s_rdata),
        .out(out),
        .p_2_out_0(p_2_out_0),
        .ram_full_i_reg(ram_full_i_reg),
        .ram_full_i_reg_0(ram_full_i_reg_0),
        .sig_cmd_stat_rst_user_reg_n_cdc_from_reg(sig_cmd_stat_rst_user_reg_n_cdc_from_reg),
        .sig_ok_to_post_rd_addr_reg(sig_ok_to_post_rd_addr_reg),
        .sig_posted_to_axi_2_reg(sig_posted_to_axi_2_reg),
        .sig_s_ready_out_reg(sig_s_ready_out_reg),
        .sig_s_ready_out_reg_0(sig_s_ready_out_reg_0),
        .sig_slast_with_stop(sig_slast_with_stop),
        .sig_sstrb_stop_mask(sig_sstrb_stop_mask),
        .\sig_token_cntr_reg[0] (\sig_token_cntr_reg[0] ),
        .\sig_token_cntr_reg[3] (\sig_token_cntr_reg[3] ));
endmodule

(* ORIG_REF_NAME = "fifo_generator_v13_1_4_synth" *) 
module design_1_axi_dma_0_0_fifo_generator_v13_1_4_synth__parameterized0
   (sig_xfer_cmd_cmplt_reg0,
    Q,
    sig_clr_dbeat_cntr0_out,
    \sig_burst_dbeat_cntr_reg[3] ,
    D,
    sig_sf2pcc_xfer_valid,
    sig_ibtt2dre_tready,
    sig_csm_state_ns1,
    \gpr1.dout_i_reg[1] ,
    \gpr1.dout_i_reg[1]_0 ,
    O,
    CO,
    \sig_child_addr_cntr_lsh_reg[7] ,
    hold_ff_q_reg,
    SR,
    WEBWE,
    \sig_byte_cntr_reg[6] ,
    \sig_xfer_len_reg_reg[4] ,
    E,
    sig_xfer_is_seq_reg_reg,
    sig_stream_rst,
    m_axi_s2mm_aclk,
    sig_child_qual_first_of_2,
    sig_child_qual_error_reg,
    DIBDI,
    \sig_burst_dbeat_cntr_reg[3]_0 ,
    \sig_byte_cntr_reg[6]_0 ,
    sig_clr_dbc_reg,
    lvar_num_set,
    sig_dre2ibtt_tvalid,
    ram_full_i_reg,
    hold_ff_q,
    sig_child_addr_cntr_lsh_reg,
    S,
    \sig_child_addr_reg_reg[7] ,
    sig_cmd_stat_rst_user_reg_n_cdc_from_reg,
    p_32_out,
    ram_full_fb_i_reg,
    sig_csm_pop_child_cmd,
    p_0_out);
  output sig_xfer_cmd_cmplt_reg0;
  output [7:0]Q;
  output sig_clr_dbeat_cntr0_out;
  output \sig_burst_dbeat_cntr_reg[3] ;
  output [6:0]D;
  output sig_sf2pcc_xfer_valid;
  output sig_ibtt2dre_tready;
  output sig_csm_state_ns1;
  output [2:0]\gpr1.dout_i_reg[1] ;
  output [2:0]\gpr1.dout_i_reg[1]_0 ;
  output [3:0]O;
  output [0:0]CO;
  output [3:0]\sig_child_addr_cntr_lsh_reg[7] ;
  output hold_ff_q_reg;
  output [0:0]SR;
  output [0:0]WEBWE;
  output [0:0]\sig_byte_cntr_reg[6] ;
  output [4:0]\sig_xfer_len_reg_reg[4] ;
  output [0:0]E;
  output sig_xfer_is_seq_reg_reg;
  input sig_stream_rst;
  input m_axi_s2mm_aclk;
  input sig_child_qual_first_of_2;
  input sig_child_qual_error_reg;
  input [0:0]DIBDI;
  input [3:0]\sig_burst_dbeat_cntr_reg[3]_0 ;
  input [6:0]\sig_byte_cntr_reg[6]_0 ;
  input sig_clr_dbc_reg;
  input [2:0]lvar_num_set;
  input sig_dre2ibtt_tvalid;
  input ram_full_i_reg;
  input hold_ff_q;
  input [1:0]sig_child_addr_cntr_lsh_reg;
  input [3:0]S;
  input [3:0]\sig_child_addr_reg_reg[7] ;
  input sig_cmd_stat_rst_user_reg_n_cdc_from_reg;
  input p_32_out;
  input ram_full_fb_i_reg;
  input sig_csm_pop_child_cmd;
  input [8:0]p_0_out;

  wire [0:0]CO;
  wire [6:0]D;
  wire [0:0]DIBDI;
  wire [0:0]E;
  wire [3:0]O;
  wire [7:0]Q;
  wire [3:0]S;
  wire [0:0]SR;
  wire [0:0]WEBWE;
  wire [2:0]\gpr1.dout_i_reg[1] ;
  wire [2:0]\gpr1.dout_i_reg[1]_0 ;
  wire hold_ff_q;
  wire hold_ff_q_reg;
  wire [2:0]lvar_num_set;
  wire m_axi_s2mm_aclk;
  wire [8:0]p_0_out;
  wire p_32_out;
  wire ram_full_fb_i_reg;
  wire ram_full_i_reg;
  wire \sig_burst_dbeat_cntr_reg[3] ;
  wire [3:0]\sig_burst_dbeat_cntr_reg[3]_0 ;
  wire [0:0]\sig_byte_cntr_reg[6] ;
  wire [6:0]\sig_byte_cntr_reg[6]_0 ;
  wire [1:0]sig_child_addr_cntr_lsh_reg;
  wire [3:0]\sig_child_addr_cntr_lsh_reg[7] ;
  wire [3:0]\sig_child_addr_reg_reg[7] ;
  wire sig_child_qual_error_reg;
  wire sig_child_qual_first_of_2;
  wire sig_clr_dbc_reg;
  wire sig_clr_dbeat_cntr0_out;
  wire sig_cmd_stat_rst_user_reg_n_cdc_from_reg;
  wire sig_csm_pop_child_cmd;
  wire sig_csm_state_ns1;
  wire sig_dre2ibtt_tvalid;
  wire sig_ibtt2dre_tready;
  wire sig_sf2pcc_xfer_valid;
  wire sig_stream_rst;
  wire sig_xfer_cmd_cmplt_reg0;
  wire sig_xfer_is_seq_reg_reg;
  wire [4:0]\sig_xfer_len_reg_reg[4] ;

  design_1_axi_dma_0_0_fifo_generator_top__parameterized0 \gconvfifo.rf 
       (.CO(CO),
        .D(D),
        .DIBDI(DIBDI),
        .E(E),
        .O(O),
        .Q(Q),
        .S(S),
        .SR(SR),
        .WEBWE(WEBWE),
        .\gpr1.dout_i_reg[1] (\gpr1.dout_i_reg[1] ),
        .\gpr1.dout_i_reg[1]_0 (\gpr1.dout_i_reg[1]_0 ),
        .hold_ff_q(hold_ff_q),
        .hold_ff_q_reg(hold_ff_q_reg),
        .lvar_num_set(lvar_num_set),
        .m_axi_s2mm_aclk(m_axi_s2mm_aclk),
        .p_0_out(p_0_out),
        .p_32_out(p_32_out),
        .ram_full_fb_i_reg(ram_full_fb_i_reg),
        .ram_full_i_reg(ram_full_i_reg),
        .\sig_burst_dbeat_cntr_reg[3] (\sig_burst_dbeat_cntr_reg[3] ),
        .\sig_burst_dbeat_cntr_reg[3]_0 (\sig_burst_dbeat_cntr_reg[3]_0 ),
        .\sig_byte_cntr_reg[6] (\sig_byte_cntr_reg[6] ),
        .\sig_byte_cntr_reg[6]_0 (\sig_byte_cntr_reg[6]_0 ),
        .sig_child_addr_cntr_lsh_reg(sig_child_addr_cntr_lsh_reg),
        .\sig_child_addr_cntr_lsh_reg[7] (\sig_child_addr_cntr_lsh_reg[7] ),
        .\sig_child_addr_reg_reg[7] (\sig_child_addr_reg_reg[7] ),
        .sig_child_qual_error_reg(sig_child_qual_error_reg),
        .sig_child_qual_first_of_2(sig_child_qual_first_of_2),
        .sig_clr_dbc_reg(sig_clr_dbc_reg),
        .sig_clr_dbeat_cntr0_out(sig_clr_dbeat_cntr0_out),
        .sig_cmd_stat_rst_user_reg_n_cdc_from_reg(sig_cmd_stat_rst_user_reg_n_cdc_from_reg),
        .sig_csm_pop_child_cmd(sig_csm_pop_child_cmd),
        .sig_csm_state_ns1(sig_csm_state_ns1),
        .sig_dre2ibtt_tvalid(sig_dre2ibtt_tvalid),
        .sig_ibtt2dre_tready(sig_ibtt2dre_tready),
        .sig_sf2pcc_xfer_valid(sig_sf2pcc_xfer_valid),
        .sig_stream_rst(sig_stream_rst),
        .sig_xfer_cmd_cmplt_reg0(sig_xfer_cmd_cmplt_reg0),
        .sig_xfer_is_seq_reg_reg(sig_xfer_is_seq_reg_reg),
        .\sig_xfer_len_reg_reg[4] (\sig_xfer_len_reg_reg[4] ));
endmodule

(* ORIG_REF_NAME = "fifo_generator_v13_1_4_synth" *) 
module design_1_axi_dma_0_0_fifo_generator_v13_1_4_synth__parameterized1
   (sig_data_fifo_data_out,
    out,
    ram_empty_i_reg,
    \sig_burst_dbeat_cntr_reg[3] ,
    sig_data_fifo_dvalid,
    \sig_data_reg_out_reg[34] ,
    D,
    hold_ff_q_reg,
    m_axi_s2mm_aclk,
    WEBWE,
    sig_stream_rst,
    Q,
    DIBDI,
    sig_s_ready_out_reg,
    hold_ff_q_reg_0,
    \sig_data_skid_reg_reg[34] ,
    sig_s_ready_dup_reg,
    sig_cmd_stat_rst_user_reg_n_cdc_from_reg,
    E);
  output [37:0]sig_data_fifo_data_out;
  output out;
  output ram_empty_i_reg;
  output \sig_burst_dbeat_cntr_reg[3] ;
  output sig_data_fifo_dvalid;
  output [2:0]\sig_data_reg_out_reg[34] ;
  output [2:0]D;
  output hold_ff_q_reg;
  input m_axi_s2mm_aclk;
  input [0:0]WEBWE;
  input sig_stream_rst;
  input [31:0]Q;
  input [5:0]DIBDI;
  input sig_s_ready_out_reg;
  input hold_ff_q_reg_0;
  input [2:0]\sig_data_skid_reg_reg[34] ;
  input sig_s_ready_dup_reg;
  input sig_cmd_stat_rst_user_reg_n_cdc_from_reg;
  input [0:0]E;

  wire [2:0]D;
  wire [5:0]DIBDI;
  wire [0:0]E;
  wire [31:0]Q;
  wire [0:0]WEBWE;
  wire hold_ff_q_reg;
  wire hold_ff_q_reg_0;
  wire m_axi_s2mm_aclk;
  wire out;
  wire ram_empty_i_reg;
  wire \sig_burst_dbeat_cntr_reg[3] ;
  wire sig_cmd_stat_rst_user_reg_n_cdc_from_reg;
  wire [37:0]sig_data_fifo_data_out;
  wire sig_data_fifo_dvalid;
  wire [2:0]\sig_data_reg_out_reg[34] ;
  wire [2:0]\sig_data_skid_reg_reg[34] ;
  wire sig_s_ready_dup_reg;
  wire sig_s_ready_out_reg;
  wire sig_stream_rst;

  design_1_axi_dma_0_0_fifo_generator_top__parameterized1 \gconvfifo.rf 
       (.D(D),
        .DIBDI(DIBDI),
        .E(E),
        .Q(Q),
        .WEBWE(WEBWE),
        .hold_ff_q_reg(hold_ff_q_reg),
        .hold_ff_q_reg_0(hold_ff_q_reg_0),
        .m_axi_s2mm_aclk(m_axi_s2mm_aclk),
        .out(out),
        .ram_empty_i_reg(ram_empty_i_reg),
        .\sig_burst_dbeat_cntr_reg[3] (\sig_burst_dbeat_cntr_reg[3] ),
        .sig_cmd_stat_rst_user_reg_n_cdc_from_reg(sig_cmd_stat_rst_user_reg_n_cdc_from_reg),
        .sig_data_fifo_data_out(sig_data_fifo_data_out),
        .sig_data_fifo_dvalid(sig_data_fifo_dvalid),
        .\sig_data_reg_out_reg[34] (\sig_data_reg_out_reg[34] ),
        .\sig_data_skid_reg_reg[34] (\sig_data_skid_reg_reg[34] ),
        .sig_s_ready_dup_reg(sig_s_ready_dup_reg),
        .sig_s_ready_out_reg(sig_s_ready_out_reg),
        .sig_stream_rst(sig_stream_rst));
endmodule

(* ORIG_REF_NAME = "memory" *) 
module design_1_axi_dma_0_0_memory
   (p_2_out_0,
    DOBDO,
    lsig_ld_cmd,
    m_axi_mm2s_aclk,
    sig_cmd_stat_rst_user_reg_n_cdc_from_reg__0,
    E,
    \gpregsm1.curr_fwft_state_reg[1] ,
    SR,
    \gc1.count_d2_reg[6] ,
    Q,
    m_axi_mm2s_rdata,
    DIBDI,
    \INFERRED_GEN.cnt_i_reg[2] ,
    sig_s_ready_out_reg,
    hold_ff_q,
    out,
    lsig_cmd_loaded);
  output [31:0]p_2_out_0;
  output [5:0]DOBDO;
  output lsig_ld_cmd;
  input m_axi_mm2s_aclk;
  input sig_cmd_stat_rst_user_reg_n_cdc_from_reg__0;
  input [0:0]E;
  input \gpregsm1.curr_fwft_state_reg[1] ;
  input [0:0]SR;
  input [6:0]\gc1.count_d2_reg[6] ;
  input [6:0]Q;
  input [31:0]m_axi_mm2s_rdata;
  input [5:0]DIBDI;
  input [0:0]\INFERRED_GEN.cnt_i_reg[2] ;
  input sig_s_ready_out_reg;
  input hold_ff_q;
  input out;
  input lsig_cmd_loaded;

  wire [5:0]DIBDI;
  wire [5:0]DOBDO;
  wire [0:0]E;
  wire [0:0]\INFERRED_GEN.cnt_i_reg[2] ;
  wire [6:0]Q;
  wire [0:0]SR;
  wire [6:0]\gc1.count_d2_reg[6] ;
  wire \gpregsm1.curr_fwft_state_reg[1] ;
  wire hold_ff_q;
  wire lsig_cmd_loaded;
  wire lsig_ld_cmd;
  wire m_axi_mm2s_aclk;
  wire [31:0]m_axi_mm2s_rdata;
  wire out;
  wire [31:0]p_2_out_0;
  wire sig_cmd_stat_rst_user_reg_n_cdc_from_reg__0;
  wire sig_s_ready_out_reg;

  design_1_axi_dma_0_0_blk_mem_gen_v8_3_6 \gbm.gbmg.gbmgb.ngecc.bmg 
       (.DIBDI(DIBDI),
        .DOBDO(DOBDO),
        .E(E),
        .\INFERRED_GEN.cnt_i_reg[2] (\INFERRED_GEN.cnt_i_reg[2] ),
        .Q(Q),
        .SR(SR),
        .\gc1.count_d2_reg[6] (\gc1.count_d2_reg[6] ),
        .\gpregsm1.curr_fwft_state_reg[1] (\gpregsm1.curr_fwft_state_reg[1] ),
        .hold_ff_q(hold_ff_q),
        .lsig_cmd_loaded(lsig_cmd_loaded),
        .lsig_ld_cmd(lsig_ld_cmd),
        .m_axi_mm2s_aclk(m_axi_mm2s_aclk),
        .m_axi_mm2s_rdata(m_axi_mm2s_rdata),
        .out(out),
        .p_2_out_0(p_2_out_0),
        .sig_cmd_stat_rst_user_reg_n_cdc_from_reg__0(sig_cmd_stat_rst_user_reg_n_cdc_from_reg__0),
        .sig_s_ready_out_reg(sig_s_ready_out_reg));
endmodule

(* ORIG_REF_NAME = "memory" *) 
module design_1_axi_dma_0_0_memory__parameterized0
   (sig_xfer_cmd_cmplt_reg0,
    Q,
    sig_csm_state_ns1,
    O,
    CO,
    \sig_child_addr_cntr_lsh_reg[7] ,
    \sig_xfer_len_reg_reg[4] ,
    sig_xfer_is_seq_reg_reg,
    sig_child_qual_first_of_2,
    sig_child_qual_error_reg,
    sig_child_addr_cntr_lsh_reg,
    S,
    \sig_child_addr_reg_reg[7] ,
    sig_csm_pop_child_cmd,
    sig_stream_rst,
    E,
    p_0_out,
    m_axi_s2mm_aclk);
  output sig_xfer_cmd_cmplt_reg0;
  output [7:0]Q;
  output sig_csm_state_ns1;
  output [3:0]O;
  output [0:0]CO;
  output [3:0]\sig_child_addr_cntr_lsh_reg[7] ;
  output [4:0]\sig_xfer_len_reg_reg[4] ;
  output sig_xfer_is_seq_reg_reg;
  input sig_child_qual_first_of_2;
  input sig_child_qual_error_reg;
  input [1:0]sig_child_addr_cntr_lsh_reg;
  input [3:0]S;
  input [3:0]\sig_child_addr_reg_reg[7] ;
  input sig_csm_pop_child_cmd;
  input sig_stream_rst;
  input [0:0]E;
  input [8:0]p_0_out;
  input m_axi_s2mm_aclk;

  wire [0:0]CO;
  wire [0:0]E;
  wire [3:0]O;
  wire [7:0]Q;
  wire [3:0]S;
  wire m_axi_s2mm_aclk;
  wire [8:0]p_0_out;
  wire [1:0]sig_child_addr_cntr_lsh_reg;
  wire [3:0]\sig_child_addr_cntr_lsh_reg[7] ;
  wire [3:0]\sig_child_addr_reg_reg[7] ;
  wire sig_child_qual_error_reg;
  wire sig_child_qual_first_of_2;
  wire sig_csm_pop_child_cmd;
  wire sig_csm_state_ns1;
  wire sig_stream_rst;
  wire sig_xfer_cmd_cmplt_reg0;
  wire sig_xfer_is_seq_reg_reg;
  wire [4:0]\sig_xfer_len_reg_reg[4] ;

  design_1_axi_dma_0_0_dmem \gdm.dm_gen.dm 
       (.CO(CO),
        .E(E),
        .O(O),
        .Q(Q),
        .S(S),
        .m_axi_s2mm_aclk(m_axi_s2mm_aclk),
        .p_0_out(p_0_out),
        .sig_child_addr_cntr_lsh_reg(sig_child_addr_cntr_lsh_reg),
        .\sig_child_addr_cntr_lsh_reg[7] (\sig_child_addr_cntr_lsh_reg[7] ),
        .\sig_child_addr_reg_reg[7] (\sig_child_addr_reg_reg[7] ),
        .sig_child_qual_error_reg(sig_child_qual_error_reg),
        .sig_child_qual_first_of_2(sig_child_qual_first_of_2),
        .sig_csm_pop_child_cmd(sig_csm_pop_child_cmd),
        .sig_csm_state_ns1(sig_csm_state_ns1),
        .sig_stream_rst(sig_stream_rst),
        .sig_xfer_cmd_cmplt_reg0(sig_xfer_cmd_cmplt_reg0),
        .sig_xfer_is_seq_reg_reg(sig_xfer_is_seq_reg_reg),
        .\sig_xfer_len_reg_reg[4] (\sig_xfer_len_reg_reg[4] ));
endmodule

(* ORIG_REF_NAME = "memory" *) 
module design_1_axi_dma_0_0_memory__parameterized1
   (sig_data_fifo_data_out,
    \sig_data_reg_out_reg[34] ,
    D,
    m_axi_s2mm_aclk,
    ram_empty_fb_i_reg,
    WEBWE,
    hold_ff_q_reg,
    sig_stream_rst,
    \gc1.count_d2_reg[6] ,
    Q,
    \sig_data_reg_out_reg[31] ,
    DIBDI,
    \sig_data_skid_reg_reg[34] ,
    sig_s_ready_dup_reg);
  output [37:0]sig_data_fifo_data_out;
  output [2:0]\sig_data_reg_out_reg[34] ;
  output [2:0]D;
  input m_axi_s2mm_aclk;
  input ram_empty_fb_i_reg;
  input [0:0]WEBWE;
  input hold_ff_q_reg;
  input sig_stream_rst;
  input [6:0]\gc1.count_d2_reg[6] ;
  input [6:0]Q;
  input [31:0]\sig_data_reg_out_reg[31] ;
  input [5:0]DIBDI;
  input [2:0]\sig_data_skid_reg_reg[34] ;
  input sig_s_ready_dup_reg;

  wire [2:0]D;
  wire [5:0]DIBDI;
  wire [6:0]Q;
  wire [0:0]WEBWE;
  wire [6:0]\gc1.count_d2_reg[6] ;
  wire hold_ff_q_reg;
  wire m_axi_s2mm_aclk;
  wire ram_empty_fb_i_reg;
  wire [37:0]sig_data_fifo_data_out;
  wire [31:0]\sig_data_reg_out_reg[31] ;
  wire [2:0]\sig_data_reg_out_reg[34] ;
  wire [2:0]\sig_data_skid_reg_reg[34] ;
  wire sig_s_ready_dup_reg;
  wire sig_stream_rst;

  design_1_axi_dma_0_0_blk_mem_gen_v8_3_6__parameterized1 \gbm.gbmg.gbmgb.ngecc.bmg 
       (.D(D),
        .DIBDI(DIBDI),
        .Q(Q),
        .WEBWE(WEBWE),
        .\gc1.count_d2_reg[6] (\gc1.count_d2_reg[6] ),
        .hold_ff_q_reg(hold_ff_q_reg),
        .m_axi_s2mm_aclk(m_axi_s2mm_aclk),
        .ram_empty_fb_i_reg(ram_empty_fb_i_reg),
        .sig_data_fifo_data_out(sig_data_fifo_data_out),
        .\sig_data_reg_out_reg[31] (\sig_data_reg_out_reg[31] ),
        .\sig_data_reg_out_reg[34] (\sig_data_reg_out_reg[34] ),
        .\sig_data_skid_reg_reg[34] (\sig_data_skid_reg_reg[34] ),
        .sig_s_ready_dup_reg(sig_s_ready_dup_reg),
        .sig_stream_rst(sig_stream_rst));
endmodule

(* ORIG_REF_NAME = "rd_bin_cntr" *) 
module design_1_axi_dma_0_0_rd_bin_cntr
   (Q,
    \DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM36_NO_ECC.ram ,
    sig_stream_rst,
    E,
    m_axi_s2mm_aclk);
  output [6:0]Q;
  output [6:0]\DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM36_NO_ECC.ram ;
  input sig_stream_rst;
  input [0:0]E;
  input m_axi_s2mm_aclk;

  wire [6:0]\DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM36_NO_ECC.ram ;
  wire [0:0]E;
  wire [6:0]Q;
  wire \gc1.count[6]_i_2__0_n_0 ;
  wire m_axi_s2mm_aclk;
  wire [6:0]plusOp;
  wire [6:0]rd_pntr_plus2;
  wire sig_stream_rst;

  LUT1 #(
    .INIT(2'h1)) 
    \gc1.count[0]_i_1__0 
       (.I0(rd_pntr_plus2[0]),
        .O(plusOp[0]));
  LUT2 #(
    .INIT(4'h6)) 
    \gc1.count[1]_i_1__0 
       (.I0(rd_pntr_plus2[0]),
        .I1(rd_pntr_plus2[1]),
        .O(plusOp[1]));
  (* SOFT_HLUTNM = "soft_lutpair213" *) 
  LUT3 #(
    .INIT(8'h78)) 
    \gc1.count[2]_i_1__0 
       (.I0(rd_pntr_plus2[0]),
        .I1(rd_pntr_plus2[1]),
        .I2(rd_pntr_plus2[2]),
        .O(plusOp[2]));
  (* SOFT_HLUTNM = "soft_lutpair213" *) 
  LUT4 #(
    .INIT(16'h7F80)) 
    \gc1.count[3]_i_1__0 
       (.I0(rd_pntr_plus2[1]),
        .I1(rd_pntr_plus2[0]),
        .I2(rd_pntr_plus2[2]),
        .I3(rd_pntr_plus2[3]),
        .O(plusOp[3]));
  (* SOFT_HLUTNM = "soft_lutpair212" *) 
  LUT5 #(
    .INIT(32'h7FFF8000)) 
    \gc1.count[4]_i_1__0 
       (.I0(rd_pntr_plus2[2]),
        .I1(rd_pntr_plus2[0]),
        .I2(rd_pntr_plus2[1]),
        .I3(rd_pntr_plus2[3]),
        .I4(rd_pntr_plus2[4]),
        .O(plusOp[4]));
  LUT6 #(
    .INIT(64'h7FFFFFFF80000000)) 
    \gc1.count[5]_i_1__0 
       (.I0(rd_pntr_plus2[3]),
        .I1(rd_pntr_plus2[1]),
        .I2(rd_pntr_plus2[0]),
        .I3(rd_pntr_plus2[2]),
        .I4(rd_pntr_plus2[4]),
        .I5(rd_pntr_plus2[5]),
        .O(plusOp[5]));
  LUT3 #(
    .INIT(8'h78)) 
    \gc1.count[6]_i_1__0 
       (.I0(\gc1.count[6]_i_2__0_n_0 ),
        .I1(rd_pntr_plus2[5]),
        .I2(rd_pntr_plus2[6]),
        .O(plusOp[6]));
  (* SOFT_HLUTNM = "soft_lutpair212" *) 
  LUT5 #(
    .INIT(32'h80000000)) 
    \gc1.count[6]_i_2__0 
       (.I0(rd_pntr_plus2[4]),
        .I1(rd_pntr_plus2[2]),
        .I2(rd_pntr_plus2[0]),
        .I3(rd_pntr_plus2[1]),
        .I4(rd_pntr_plus2[3]),
        .O(\gc1.count[6]_i_2__0_n_0 ));
  FDSE #(
    .INIT(1'b1)) 
    \gc1.count_d1_reg[0] 
       (.C(m_axi_s2mm_aclk),
        .CE(E),
        .D(rd_pntr_plus2[0]),
        .Q(Q[0]),
        .S(sig_stream_rst));
  FDRE #(
    .INIT(1'b0)) 
    \gc1.count_d1_reg[1] 
       (.C(m_axi_s2mm_aclk),
        .CE(E),
        .D(rd_pntr_plus2[1]),
        .Q(Q[1]),
        .R(sig_stream_rst));
  FDRE #(
    .INIT(1'b0)) 
    \gc1.count_d1_reg[2] 
       (.C(m_axi_s2mm_aclk),
        .CE(E),
        .D(rd_pntr_plus2[2]),
        .Q(Q[2]),
        .R(sig_stream_rst));
  FDRE #(
    .INIT(1'b0)) 
    \gc1.count_d1_reg[3] 
       (.C(m_axi_s2mm_aclk),
        .CE(E),
        .D(rd_pntr_plus2[3]),
        .Q(Q[3]),
        .R(sig_stream_rst));
  FDRE #(
    .INIT(1'b0)) 
    \gc1.count_d1_reg[4] 
       (.C(m_axi_s2mm_aclk),
        .CE(E),
        .D(rd_pntr_plus2[4]),
        .Q(Q[4]),
        .R(sig_stream_rst));
  FDRE #(
    .INIT(1'b0)) 
    \gc1.count_d1_reg[5] 
       (.C(m_axi_s2mm_aclk),
        .CE(E),
        .D(rd_pntr_plus2[5]),
        .Q(Q[5]),
        .R(sig_stream_rst));
  FDRE #(
    .INIT(1'b0)) 
    \gc1.count_d1_reg[6] 
       (.C(m_axi_s2mm_aclk),
        .CE(E),
        .D(rd_pntr_plus2[6]),
        .Q(Q[6]),
        .R(sig_stream_rst));
  FDRE #(
    .INIT(1'b0)) 
    \gc1.count_d2_reg[0] 
       (.C(m_axi_s2mm_aclk),
        .CE(E),
        .D(Q[0]),
        .Q(\DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM36_NO_ECC.ram [0]),
        .R(sig_stream_rst));
  FDRE #(
    .INIT(1'b0)) 
    \gc1.count_d2_reg[1] 
       (.C(m_axi_s2mm_aclk),
        .CE(E),
        .D(Q[1]),
        .Q(\DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM36_NO_ECC.ram [1]),
        .R(sig_stream_rst));
  FDRE #(
    .INIT(1'b0)) 
    \gc1.count_d2_reg[2] 
       (.C(m_axi_s2mm_aclk),
        .CE(E),
        .D(Q[2]),
        .Q(\DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM36_NO_ECC.ram [2]),
        .R(sig_stream_rst));
  FDRE #(
    .INIT(1'b0)) 
    \gc1.count_d2_reg[3] 
       (.C(m_axi_s2mm_aclk),
        .CE(E),
        .D(Q[3]),
        .Q(\DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM36_NO_ECC.ram [3]),
        .R(sig_stream_rst));
  FDRE #(
    .INIT(1'b0)) 
    \gc1.count_d2_reg[4] 
       (.C(m_axi_s2mm_aclk),
        .CE(E),
        .D(Q[4]),
        .Q(\DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM36_NO_ECC.ram [4]),
        .R(sig_stream_rst));
  FDRE #(
    .INIT(1'b0)) 
    \gc1.count_d2_reg[5] 
       (.C(m_axi_s2mm_aclk),
        .CE(E),
        .D(Q[5]),
        .Q(\DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM36_NO_ECC.ram [5]),
        .R(sig_stream_rst));
  FDRE #(
    .INIT(1'b0)) 
    \gc1.count_d2_reg[6] 
       (.C(m_axi_s2mm_aclk),
        .CE(E),
        .D(Q[6]),
        .Q(\DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM36_NO_ECC.ram [6]),
        .R(sig_stream_rst));
  FDRE #(
    .INIT(1'b0)) 
    \gc1.count_reg[0] 
       (.C(m_axi_s2mm_aclk),
        .CE(E),
        .D(plusOp[0]),
        .Q(rd_pntr_plus2[0]),
        .R(sig_stream_rst));
  FDSE #(
    .INIT(1'b1)) 
    \gc1.count_reg[1] 
       (.C(m_axi_s2mm_aclk),
        .CE(E),
        .D(plusOp[1]),
        .Q(rd_pntr_plus2[1]),
        .S(sig_stream_rst));
  FDRE #(
    .INIT(1'b0)) 
    \gc1.count_reg[2] 
       (.C(m_axi_s2mm_aclk),
        .CE(E),
        .D(plusOp[2]),
        .Q(rd_pntr_plus2[2]),
        .R(sig_stream_rst));
  FDRE #(
    .INIT(1'b0)) 
    \gc1.count_reg[3] 
       (.C(m_axi_s2mm_aclk),
        .CE(E),
        .D(plusOp[3]),
        .Q(rd_pntr_plus2[3]),
        .R(sig_stream_rst));
  FDRE #(
    .INIT(1'b0)) 
    \gc1.count_reg[4] 
       (.C(m_axi_s2mm_aclk),
        .CE(E),
        .D(plusOp[4]),
        .Q(rd_pntr_plus2[4]),
        .R(sig_stream_rst));
  FDRE #(
    .INIT(1'b0)) 
    \gc1.count_reg[5] 
       (.C(m_axi_s2mm_aclk),
        .CE(E),
        .D(plusOp[5]),
        .Q(rd_pntr_plus2[5]),
        .R(sig_stream_rst));
  FDRE #(
    .INIT(1'b0)) 
    \gc1.count_reg[6] 
       (.C(m_axi_s2mm_aclk),
        .CE(E),
        .D(plusOp[6]),
        .Q(rd_pntr_plus2[6]),
        .R(sig_stream_rst));
endmodule

(* ORIG_REF_NAME = "rd_bin_cntr" *) 
module design_1_axi_dma_0_0_rd_bin_cntr_22
   (ram_full_i_reg,
    ram_full_i_reg_0,
    \DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM36_NO_ECC.ram ,
    ram_empty_fb_i_reg,
    \gc1.count_d2_reg[6]_0 ,
    ram_full_i_reg_1,
    sig_cmd_stat_rst_user_reg_n_cdc_from_reg,
    E,
    ram_full_fb_i_reg,
    \gcc0.gc0.count_d1_reg[6] ,
    \gcc0.gc0.count_reg[6] ,
    SR,
    m_axi_mm2s_aclk);
  output ram_full_i_reg;
  output ram_full_i_reg_0;
  output [6:0]\DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM36_NO_ECC.ram ;
  output ram_empty_fb_i_reg;
  output [4:0]\gc1.count_d2_reg[6]_0 ;
  input ram_full_i_reg_1;
  input sig_cmd_stat_rst_user_reg_n_cdc_from_reg;
  input [0:0]E;
  input ram_full_fb_i_reg;
  input [6:0]\gcc0.gc0.count_d1_reg[6] ;
  input [6:0]\gcc0.gc0.count_reg[6] ;
  input [0:0]SR;
  input m_axi_mm2s_aclk;

  wire [6:0]\DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM36_NO_ECC.ram ;
  wire [0:0]E;
  wire [0:0]SR;
  wire \gc1.count[6]_i_2_n_0 ;
  wire [4:0]\gc1.count_d2_reg[6]_0 ;
  wire [6:0]\gcc0.gc0.count_d1_reg[6] ;
  wire [6:0]\gcc0.gc0.count_reg[6] ;
  wire m_axi_mm2s_aclk;
  wire [6:0]plusOp__1;
  wire ram_empty_fb_i_i_6_n_0;
  wire ram_empty_fb_i_i_7_n_0;
  wire ram_empty_fb_i_reg;
  wire ram_full_fb_i_i_3_n_0;
  wire ram_full_fb_i_i_5_n_0;
  wire ram_full_fb_i_i_6_n_0;
  wire ram_full_fb_i_reg;
  wire ram_full_i_reg;
  wire ram_full_i_reg_0;
  wire ram_full_i_reg_1;
  wire [4:3]rd_pntr_plus1;
  wire [6:0]rd_pntr_plus2;
  wire sig_cmd_stat_rst_user_reg_n_cdc_from_reg;

  LUT1 #(
    .INIT(2'h1)) 
    \gc1.count[0]_i_1 
       (.I0(rd_pntr_plus2[0]),
        .O(plusOp__1[0]));
  LUT2 #(
    .INIT(4'h6)) 
    \gc1.count[1]_i_1 
       (.I0(rd_pntr_plus2[0]),
        .I1(rd_pntr_plus2[1]),
        .O(plusOp__1[1]));
  (* SOFT_HLUTNM = "soft_lutpair155" *) 
  LUT3 #(
    .INIT(8'h6A)) 
    \gc1.count[2]_i_1 
       (.I0(rd_pntr_plus2[2]),
        .I1(rd_pntr_plus2[1]),
        .I2(rd_pntr_plus2[0]),
        .O(plusOp__1[2]));
  (* SOFT_HLUTNM = "soft_lutpair155" *) 
  LUT4 #(
    .INIT(16'h6AAA)) 
    \gc1.count[3]_i_1 
       (.I0(rd_pntr_plus2[3]),
        .I1(rd_pntr_plus2[0]),
        .I2(rd_pntr_plus2[1]),
        .I3(rd_pntr_plus2[2]),
        .O(plusOp__1[3]));
  (* SOFT_HLUTNM = "soft_lutpair154" *) 
  LUT5 #(
    .INIT(32'h6AAAAAAA)) 
    \gc1.count[4]_i_1 
       (.I0(rd_pntr_plus2[4]),
        .I1(rd_pntr_plus2[2]),
        .I2(rd_pntr_plus2[1]),
        .I3(rd_pntr_plus2[0]),
        .I4(rd_pntr_plus2[3]),
        .O(plusOp__1[4]));
  LUT6 #(
    .INIT(64'h6AAAAAAAAAAAAAAA)) 
    \gc1.count[5]_i_1 
       (.I0(rd_pntr_plus2[5]),
        .I1(rd_pntr_plus2[3]),
        .I2(rd_pntr_plus2[0]),
        .I3(rd_pntr_plus2[1]),
        .I4(rd_pntr_plus2[2]),
        .I5(rd_pntr_plus2[4]),
        .O(plusOp__1[5]));
  LUT3 #(
    .INIT(8'h6A)) 
    \gc1.count[6]_i_1 
       (.I0(rd_pntr_plus2[6]),
        .I1(\gc1.count[6]_i_2_n_0 ),
        .I2(rd_pntr_plus2[5]),
        .O(plusOp__1[6]));
  (* SOFT_HLUTNM = "soft_lutpair154" *) 
  LUT5 #(
    .INIT(32'h80000000)) 
    \gc1.count[6]_i_2 
       (.I0(rd_pntr_plus2[4]),
        .I1(rd_pntr_plus2[2]),
        .I2(rd_pntr_plus2[1]),
        .I3(rd_pntr_plus2[0]),
        .I4(rd_pntr_plus2[3]),
        .O(\gc1.count[6]_i_2_n_0 ));
  FDSE #(
    .INIT(1'b1)) 
    \gc1.count_d1_reg[0] 
       (.C(m_axi_mm2s_aclk),
        .CE(E),
        .D(rd_pntr_plus2[0]),
        .Q(\gc1.count_d2_reg[6]_0 [0]),
        .S(SR));
  FDRE #(
    .INIT(1'b0)) 
    \gc1.count_d1_reg[1] 
       (.C(m_axi_mm2s_aclk),
        .CE(E),
        .D(rd_pntr_plus2[1]),
        .Q(\gc1.count_d2_reg[6]_0 [1]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \gc1.count_d1_reg[2] 
       (.C(m_axi_mm2s_aclk),
        .CE(E),
        .D(rd_pntr_plus2[2]),
        .Q(\gc1.count_d2_reg[6]_0 [2]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \gc1.count_d1_reg[3] 
       (.C(m_axi_mm2s_aclk),
        .CE(E),
        .D(rd_pntr_plus2[3]),
        .Q(rd_pntr_plus1[3]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \gc1.count_d1_reg[4] 
       (.C(m_axi_mm2s_aclk),
        .CE(E),
        .D(rd_pntr_plus2[4]),
        .Q(rd_pntr_plus1[4]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \gc1.count_d1_reg[5] 
       (.C(m_axi_mm2s_aclk),
        .CE(E),
        .D(rd_pntr_plus2[5]),
        .Q(\gc1.count_d2_reg[6]_0 [3]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \gc1.count_d1_reg[6] 
       (.C(m_axi_mm2s_aclk),
        .CE(E),
        .D(rd_pntr_plus2[6]),
        .Q(\gc1.count_d2_reg[6]_0 [4]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \gc1.count_d2_reg[0] 
       (.C(m_axi_mm2s_aclk),
        .CE(E),
        .D(\gc1.count_d2_reg[6]_0 [0]),
        .Q(\DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM36_NO_ECC.ram [0]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \gc1.count_d2_reg[1] 
       (.C(m_axi_mm2s_aclk),
        .CE(E),
        .D(\gc1.count_d2_reg[6]_0 [1]),
        .Q(\DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM36_NO_ECC.ram [1]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \gc1.count_d2_reg[2] 
       (.C(m_axi_mm2s_aclk),
        .CE(E),
        .D(\gc1.count_d2_reg[6]_0 [2]),
        .Q(\DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM36_NO_ECC.ram [2]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \gc1.count_d2_reg[3] 
       (.C(m_axi_mm2s_aclk),
        .CE(E),
        .D(rd_pntr_plus1[3]),
        .Q(\DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM36_NO_ECC.ram [3]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \gc1.count_d2_reg[4] 
       (.C(m_axi_mm2s_aclk),
        .CE(E),
        .D(rd_pntr_plus1[4]),
        .Q(\DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM36_NO_ECC.ram [4]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \gc1.count_d2_reg[5] 
       (.C(m_axi_mm2s_aclk),
        .CE(E),
        .D(\gc1.count_d2_reg[6]_0 [3]),
        .Q(\DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM36_NO_ECC.ram [5]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \gc1.count_d2_reg[6] 
       (.C(m_axi_mm2s_aclk),
        .CE(E),
        .D(\gc1.count_d2_reg[6]_0 [4]),
        .Q(\DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM36_NO_ECC.ram [6]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \gc1.count_reg[0] 
       (.C(m_axi_mm2s_aclk),
        .CE(E),
        .D(plusOp__1[0]),
        .Q(rd_pntr_plus2[0]),
        .R(SR));
  FDSE #(
    .INIT(1'b1)) 
    \gc1.count_reg[1] 
       (.C(m_axi_mm2s_aclk),
        .CE(E),
        .D(plusOp__1[1]),
        .Q(rd_pntr_plus2[1]),
        .S(SR));
  FDRE #(
    .INIT(1'b0)) 
    \gc1.count_reg[2] 
       (.C(m_axi_mm2s_aclk),
        .CE(E),
        .D(plusOp__1[2]),
        .Q(rd_pntr_plus2[2]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \gc1.count_reg[3] 
       (.C(m_axi_mm2s_aclk),
        .CE(E),
        .D(plusOp__1[3]),
        .Q(rd_pntr_plus2[3]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \gc1.count_reg[4] 
       (.C(m_axi_mm2s_aclk),
        .CE(E),
        .D(plusOp__1[4]),
        .Q(rd_pntr_plus2[4]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \gc1.count_reg[5] 
       (.C(m_axi_mm2s_aclk),
        .CE(E),
        .D(plusOp__1[5]),
        .Q(rd_pntr_plus2[5]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \gc1.count_reg[6] 
       (.C(m_axi_mm2s_aclk),
        .CE(E),
        .D(plusOp__1[6]),
        .Q(rd_pntr_plus2[6]),
        .R(SR));
  LUT6 #(
    .INIT(64'h2002000000002002)) 
    ram_empty_fb_i_i_3
       (.I0(ram_empty_fb_i_i_6_n_0),
        .I1(ram_empty_fb_i_i_7_n_0),
        .I2(\DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM36_NO_ECC.ram [2]),
        .I3(\gcc0.gc0.count_d1_reg[6] [2]),
        .I4(\DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM36_NO_ECC.ram [1]),
        .I5(\gcc0.gc0.count_d1_reg[6] [1]),
        .O(ram_full_i_reg_0));
  LUT4 #(
    .INIT(16'h6FF6)) 
    ram_empty_fb_i_i_5
       (.I0(rd_pntr_plus1[3]),
        .I1(\gcc0.gc0.count_d1_reg[6] [3]),
        .I2(rd_pntr_plus1[4]),
        .I3(\gcc0.gc0.count_d1_reg[6] [4]),
        .O(ram_empty_fb_i_reg));
  LUT6 #(
    .INIT(64'h9009000000009009)) 
    ram_empty_fb_i_i_6
       (.I0(\DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM36_NO_ECC.ram [4]),
        .I1(\gcc0.gc0.count_d1_reg[6] [4]),
        .I2(\gcc0.gc0.count_d1_reg[6] [3]),
        .I3(\DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM36_NO_ECC.ram [3]),
        .I4(\gcc0.gc0.count_d1_reg[6] [5]),
        .I5(\DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM36_NO_ECC.ram [5]),
        .O(ram_empty_fb_i_i_6_n_0));
  LUT4 #(
    .INIT(16'h6FF6)) 
    ram_empty_fb_i_i_7
       (.I0(\DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM36_NO_ECC.ram [6]),
        .I1(\gcc0.gc0.count_d1_reg[6] [6]),
        .I2(\DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM36_NO_ECC.ram [0]),
        .I3(\gcc0.gc0.count_d1_reg[6] [0]),
        .O(ram_empty_fb_i_i_7_n_0));
  LUT6 #(
    .INIT(64'h00F0F0F000200020)) 
    ram_full_fb_i_i_1
       (.I0(ram_full_i_reg_1),
        .I1(ram_full_fb_i_i_3_n_0),
        .I2(sig_cmd_stat_rst_user_reg_n_cdc_from_reg),
        .I3(E),
        .I4(ram_full_i_reg_0),
        .I5(ram_full_fb_i_reg),
        .O(ram_full_i_reg));
  LUT6 #(
    .INIT(64'hFFFFFFFFBEFFFFBE)) 
    ram_full_fb_i_i_3
       (.I0(ram_full_fb_i_i_5_n_0),
        .I1(\DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM36_NO_ECC.ram [1]),
        .I2(\gcc0.gc0.count_reg[6] [1]),
        .I3(\DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM36_NO_ECC.ram [0]),
        .I4(\gcc0.gc0.count_reg[6] [0]),
        .I5(ram_full_fb_i_i_6_n_0),
        .O(ram_full_fb_i_i_3_n_0));
  LUT4 #(
    .INIT(16'h6FF6)) 
    ram_full_fb_i_i_5
       (.I0(\DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM36_NO_ECC.ram [2]),
        .I1(\gcc0.gc0.count_reg[6] [2]),
        .I2(\DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM36_NO_ECC.ram [3]),
        .I3(\gcc0.gc0.count_reg[6] [3]),
        .O(ram_full_fb_i_i_5_n_0));
  LUT6 #(
    .INIT(64'h6FF6FFFFFFFF6FF6)) 
    ram_full_fb_i_i_6
       (.I0(\DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM36_NO_ECC.ram [5]),
        .I1(\gcc0.gc0.count_reg[6] [5]),
        .I2(\gcc0.gc0.count_reg[6] [4]),
        .I3(\DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM36_NO_ECC.ram [4]),
        .I4(\gcc0.gc0.count_reg[6] [6]),
        .I5(\DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM36_NO_ECC.ram [6]),
        .O(ram_full_fb_i_i_6_n_0));
endmodule

(* ORIG_REF_NAME = "rd_bin_cntr" *) 
module design_1_axi_dma_0_0_rd_bin_cntr__parameterized0
   (Q,
    \gpr1.dout_i_reg[1] ,
    sig_stream_rst,
    E,
    m_axi_s2mm_aclk);
  output [2:0]Q;
  output [2:0]\gpr1.dout_i_reg[1] ;
  input sig_stream_rst;
  input [0:0]E;
  input m_axi_s2mm_aclk;

  wire [0:0]E;
  wire [2:0]Q;
  wire [2:0]\gpr1.dout_i_reg[1] ;
  wire m_axi_s2mm_aclk;
  wire [2:0]plusOp_0;
  wire [2:0]rd_pntr_plus2;
  wire sig_stream_rst;

  (* SOFT_HLUTNM = "soft_lutpair225" *) 
  LUT1 #(
    .INIT(2'h1)) 
    \gc1.count[0]_i_1 
       (.I0(rd_pntr_plus2[0]),
        .O(plusOp_0[0]));
  LUT2 #(
    .INIT(4'h6)) 
    \gc1.count[1]_i_1 
       (.I0(rd_pntr_plus2[0]),
        .I1(rd_pntr_plus2[1]),
        .O(plusOp_0[1]));
  (* SOFT_HLUTNM = "soft_lutpair225" *) 
  LUT3 #(
    .INIT(8'h78)) 
    \gc1.count[2]_i_2 
       (.I0(rd_pntr_plus2[0]),
        .I1(rd_pntr_plus2[1]),
        .I2(rd_pntr_plus2[2]),
        .O(plusOp_0[2]));
  FDSE #(
    .INIT(1'b1)) 
    \gc1.count_d1_reg[0] 
       (.C(m_axi_s2mm_aclk),
        .CE(E),
        .D(rd_pntr_plus2[0]),
        .Q(Q[0]),
        .S(sig_stream_rst));
  FDRE #(
    .INIT(1'b0)) 
    \gc1.count_d1_reg[1] 
       (.C(m_axi_s2mm_aclk),
        .CE(E),
        .D(rd_pntr_plus2[1]),
        .Q(Q[1]),
        .R(sig_stream_rst));
  FDRE #(
    .INIT(1'b0)) 
    \gc1.count_d1_reg[2] 
       (.C(m_axi_s2mm_aclk),
        .CE(E),
        .D(rd_pntr_plus2[2]),
        .Q(Q[2]),
        .R(sig_stream_rst));
  FDRE #(
    .INIT(1'b0)) 
    \gc1.count_d2_reg[0] 
       (.C(m_axi_s2mm_aclk),
        .CE(E),
        .D(Q[0]),
        .Q(\gpr1.dout_i_reg[1] [0]),
        .R(sig_stream_rst));
  FDRE #(
    .INIT(1'b0)) 
    \gc1.count_d2_reg[1] 
       (.C(m_axi_s2mm_aclk),
        .CE(E),
        .D(Q[1]),
        .Q(\gpr1.dout_i_reg[1] [1]),
        .R(sig_stream_rst));
  FDRE #(
    .INIT(1'b0)) 
    \gc1.count_d2_reg[2] 
       (.C(m_axi_s2mm_aclk),
        .CE(E),
        .D(Q[2]),
        .Q(\gpr1.dout_i_reg[1] [2]),
        .R(sig_stream_rst));
  FDRE #(
    .INIT(1'b0)) 
    \gc1.count_reg[0] 
       (.C(m_axi_s2mm_aclk),
        .CE(E),
        .D(plusOp_0[0]),
        .Q(rd_pntr_plus2[0]),
        .R(sig_stream_rst));
  FDSE #(
    .INIT(1'b1)) 
    \gc1.count_reg[1] 
       (.C(m_axi_s2mm_aclk),
        .CE(E),
        .D(plusOp_0[1]),
        .Q(rd_pntr_plus2[1]),
        .S(sig_stream_rst));
  FDRE #(
    .INIT(1'b0)) 
    \gc1.count_reg[2] 
       (.C(m_axi_s2mm_aclk),
        .CE(E),
        .D(plusOp_0[2]),
        .Q(rd_pntr_plus2[2]),
        .R(sig_stream_rst));
endmodule

(* ORIG_REF_NAME = "rd_fwft" *) 
module design_1_axi_dma_0_0_rd_fwft
   (out,
    E,
    sig_data_fifo_dvalid,
    hold_ff_q_reg,
    \DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM36_NO_ECC.ram ,
    sig_stream_rst,
    m_axi_s2mm_aclk,
    sig_s_ready_out_reg,
    hold_ff_q_reg_0,
    ram_empty_fb_i_reg,
    sig_cmd_stat_rst_user_reg_n_cdc_from_reg);
  output out;
  output [0:0]E;
  output sig_data_fifo_dvalid;
  output hold_ff_q_reg;
  output \DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM36_NO_ECC.ram ;
  input sig_stream_rst;
  input m_axi_s2mm_aclk;
  input sig_s_ready_out_reg;
  input hold_ff_q_reg_0;
  input ram_empty_fb_i_reg;
  input sig_cmd_stat_rst_user_reg_n_cdc_from_reg;

  wire \DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM36_NO_ECC.ram ;
  wire [0:0]E;
  (* DONT_TOUCH *) wire aempty_fwft_fb_i;
  (* DONT_TOUCH *) wire aempty_fwft_i;
  wire aempty_fwft_i0__2;
  (* DONT_TOUCH *) wire [1:0]curr_fwft_state;
  (* DONT_TOUCH *) wire empty_fwft_fb_i;
  (* DONT_TOUCH *) wire empty_fwft_fb_o_i;
  wire empty_fwft_fb_o_i_reg0;
  (* DONT_TOUCH *) wire empty_fwft_i;
  wire empty_fwft_i0__1;
  wire hold_ff_q_reg;
  wire hold_ff_q_reg_0;
  wire m_axi_s2mm_aclk;
  wire [1:0]next_fwft_state;
  wire ram_empty_fb_i_reg;
  wire sig_cmd_stat_rst_user_reg_n_cdc_from_reg;
  wire sig_data_fifo_dvalid;
  wire sig_pop_data_fifo__0;
  wire sig_s_ready_out_reg;
  wire sig_stream_rst;
  (* DONT_TOUCH *) wire user_valid;

  assign out = user_valid;
  LUT6 #(
    .INIT(64'hE0FF0000FFFFFFFF)) 
    \DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM36_NO_ECC.ram_i_3__0 
       (.I0(hold_ff_q_reg_0),
        .I1(user_valid),
        .I2(sig_s_ready_out_reg),
        .I3(curr_fwft_state[0]),
        .I4(curr_fwft_state[1]),
        .I5(sig_cmd_stat_rst_user_reg_n_cdc_from_reg),
        .O(\DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM36_NO_ECC.ram ));
  LUT5 #(
    .INIT(32'hFFCB8000)) 
    aempty_fwft_fb_i_i_1
       (.I0(sig_pop_data_fifo__0),
        .I1(curr_fwft_state[0]),
        .I2(curr_fwft_state[1]),
        .I3(ram_empty_fb_i_reg),
        .I4(aempty_fwft_fb_i),
        .O(aempty_fwft_i0__2));
  LUT3 #(
    .INIT(8'hA8)) 
    aempty_fwft_fb_i_i_2__0
       (.I0(sig_s_ready_out_reg),
        .I1(user_valid),
        .I2(hold_ff_q_reg_0),
        .O(sig_pop_data_fifo__0));
  (* DONT_TOUCH *) 
  (* KEEP = "yes" *) 
  (* equivalent_register_removal = "no" *) 
  FDSE #(
    .INIT(1'b1)) 
    aempty_fwft_fb_i_reg
       (.C(m_axi_s2mm_aclk),
        .CE(1'b1),
        .D(aempty_fwft_i0__2),
        .Q(aempty_fwft_fb_i),
        .S(sig_stream_rst));
  (* DONT_TOUCH *) 
  (* KEEP = "yes" *) 
  (* equivalent_register_removal = "no" *) 
  FDSE #(
    .INIT(1'b1)) 
    aempty_fwft_i_reg
       (.C(m_axi_s2mm_aclk),
        .CE(1'b1),
        .D(aempty_fwft_i0__2),
        .Q(aempty_fwft_i),
        .S(sig_stream_rst));
  LUT6 #(
    .INIT(64'hFFFF00FF00E00000)) 
    empty_fwft_fb_i_i_1__0
       (.I0(hold_ff_q_reg_0),
        .I1(user_valid),
        .I2(sig_s_ready_out_reg),
        .I3(curr_fwft_state[1]),
        .I4(curr_fwft_state[0]),
        .I5(empty_fwft_fb_i),
        .O(empty_fwft_i0__1));
  (* DONT_TOUCH *) 
  (* KEEP = "yes" *) 
  (* equivalent_register_removal = "no" *) 
  FDSE #(
    .INIT(1'b1)) 
    empty_fwft_fb_i_reg
       (.C(m_axi_s2mm_aclk),
        .CE(1'b1),
        .D(empty_fwft_i0__1),
        .Q(empty_fwft_fb_i),
        .S(sig_stream_rst));
  LUT6 #(
    .INIT(64'hFFFF00FF00E00000)) 
    empty_fwft_fb_o_i_i_1__0
       (.I0(hold_ff_q_reg_0),
        .I1(user_valid),
        .I2(sig_s_ready_out_reg),
        .I3(curr_fwft_state[1]),
        .I4(curr_fwft_state[0]),
        .I5(empty_fwft_fb_o_i),
        .O(empty_fwft_fb_o_i_reg0));
  (* DONT_TOUCH *) 
  (* KEEP = "yes" *) 
  (* equivalent_register_removal = "no" *) 
  FDSE #(
    .INIT(1'b1)) 
    empty_fwft_fb_o_i_reg
       (.C(m_axi_s2mm_aclk),
        .CE(1'b1),
        .D(empty_fwft_fb_o_i_reg0),
        .Q(empty_fwft_fb_o_i),
        .S(sig_stream_rst));
  (* DONT_TOUCH *) 
  (* KEEP = "yes" *) 
  (* equivalent_register_removal = "no" *) 
  FDSE #(
    .INIT(1'b1)) 
    empty_fwft_i_reg
       (.C(m_axi_s2mm_aclk),
        .CE(1'b1),
        .D(empty_fwft_i0__1),
        .Q(empty_fwft_i),
        .S(sig_stream_rst));
  LUT6 #(
    .INIT(64'h4440555555555555)) 
    \gc1.count_d1[6]_i_1 
       (.I0(ram_empty_fb_i_reg),
        .I1(sig_s_ready_out_reg),
        .I2(user_valid),
        .I3(hold_ff_q_reg_0),
        .I4(curr_fwft_state[1]),
        .I5(curr_fwft_state[0]),
        .O(E));
  LUT5 #(
    .INIT(32'hBBBFAAAA)) 
    \gpregsm1.curr_fwft_state[0]_i_1__0 
       (.I0(curr_fwft_state[1]),
        .I1(sig_s_ready_out_reg),
        .I2(user_valid),
        .I3(hold_ff_q_reg_0),
        .I4(curr_fwft_state[0]),
        .O(next_fwft_state[0]));
  LUT6 #(
    .INIT(64'h222A0000FFFFFFFF)) 
    \gpregsm1.curr_fwft_state[1]_i_1 
       (.I0(curr_fwft_state[1]),
        .I1(sig_s_ready_out_reg),
        .I2(user_valid),
        .I3(hold_ff_q_reg_0),
        .I4(curr_fwft_state[0]),
        .I5(ram_empty_fb_i_reg),
        .O(next_fwft_state[1]));
  (* DONT_TOUCH *) 
  (* KEEP = "yes" *) 
  (* equivalent_register_removal = "no" *) 
  FDRE #(
    .INIT(1'b0)) 
    \gpregsm1.curr_fwft_state_reg[0] 
       (.C(m_axi_s2mm_aclk),
        .CE(1'b1),
        .D(next_fwft_state[0]),
        .Q(curr_fwft_state[0]),
        .R(sig_stream_rst));
  (* DONT_TOUCH *) 
  (* KEEP = "yes" *) 
  (* equivalent_register_removal = "no" *) 
  FDRE #(
    .INIT(1'b0)) 
    \gpregsm1.curr_fwft_state_reg[1] 
       (.C(m_axi_s2mm_aclk),
        .CE(1'b1),
        .D(next_fwft_state[1]),
        .Q(curr_fwft_state[1]),
        .R(sig_stream_rst));
  (* DONT_TOUCH *) 
  (* KEEP = "yes" *) 
  (* equivalent_register_removal = "no" *) 
  FDRE #(
    .INIT(1'b0)) 
    \gpregsm1.user_valid_reg 
       (.C(m_axi_s2mm_aclk),
        .CE(1'b1),
        .D(next_fwft_state[0]),
        .Q(user_valid),
        .R(sig_stream_rst));
  LUT4 #(
    .INIT(16'h2220)) 
    hold_ff_q_i_1
       (.I0(sig_cmd_stat_rst_user_reg_n_cdc_from_reg),
        .I1(sig_s_ready_out_reg),
        .I2(user_valid),
        .I3(hold_ff_q_reg_0),
        .O(hold_ff_q_reg));
  LUT2 #(
    .INIT(4'hE)) 
    sig_m_valid_dup_i_2__1
       (.I0(hold_ff_q_reg_0),
        .I1(user_valid),
        .O(sig_data_fifo_dvalid));
endmodule

(* ORIG_REF_NAME = "rd_fwft" *) 
module design_1_axi_dma_0_0_rd_fwft_20
   (out,
    \OMIT_UNPACKING.lsig_cmd_loaded_reg ,
    hold_ff_q_reg,
    \DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM36_NO_ECC.ram ,
    \gc1.count_reg[6] ,
    empty_fwft_fb_o_i_reg_0,
    \DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM36_NO_ECC.ram_0 ,
    ram_empty_fb_i_reg,
    sig_slast_with_stop,
    FIFO_Full_reg,
    sig_s_ready_out_reg,
    m_axi_mm2s_aclk,
    SR,
    hold_ff_q,
    sig_s_ready_out_reg_0,
    DOBDO,
    Q,
    lsig_cmd_loaded,
    sig_cmd_stat_rst_user_reg_n_cdc_from_reg,
    ram_empty_fb_i_reg_0,
    \gc1.count_d1_reg[6] ,
    \gc1.count_d2_reg[2] ,
    ram_full_i_reg,
    sig_sstrb_stop_mask);
  output out;
  output \OMIT_UNPACKING.lsig_cmd_loaded_reg ;
  output hold_ff_q_reg;
  output \DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM36_NO_ECC.ram ;
  output \gc1.count_reg[6] ;
  output empty_fwft_fb_o_i_reg_0;
  output \DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM36_NO_ECC.ram_0 ;
  output ram_empty_fb_i_reg;
  output sig_slast_with_stop;
  output FIFO_Full_reg;
  output sig_s_ready_out_reg;
  input m_axi_mm2s_aclk;
  input [0:0]SR;
  input hold_ff_q;
  input sig_s_ready_out_reg_0;
  input [1:0]DOBDO;
  input [0:0]Q;
  input lsig_cmd_loaded;
  input sig_cmd_stat_rst_user_reg_n_cdc_from_reg;
  input ram_empty_fb_i_reg_0;
  input \gc1.count_d1_reg[6] ;
  input \gc1.count_d2_reg[2] ;
  input [0:0]ram_full_i_reg;
  input [0:0]sig_sstrb_stop_mask;

  wire \DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM36_NO_ECC.ram ;
  wire \DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM36_NO_ECC.ram_0 ;
  wire \DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM36_NO_ECC.ram_i_13_n_0 ;
  wire [1:0]DOBDO;
  wire FIFO_Full_reg;
  wire \OMIT_UNPACKING.lsig_cmd_loaded_reg ;
  wire [0:0]Q;
  wire [0:0]SR;
  (* DONT_TOUCH *) wire aempty_fwft_fb_i;
  wire aempty_fwft_fb_i_i_1__0_n_0;
  (* DONT_TOUCH *) wire aempty_fwft_i;
  (* DONT_TOUCH *) wire [1:0]curr_fwft_state;
  (* DONT_TOUCH *) wire empty_fwft_fb_i;
  wire empty_fwft_fb_i_i_1_n_0;
  (* DONT_TOUCH *) wire empty_fwft_fb_o_i;
  wire empty_fwft_fb_o_i_reg0;
  wire empty_fwft_fb_o_i_reg_0;
  (* DONT_TOUCH *) wire empty_fwft_i;
  wire \gc1.count_d1_reg[6] ;
  wire \gc1.count_d2_reg[2] ;
  wire \gc1.count_reg[6] ;
  wire \gpregsm1.curr_fwft_state[1]_i_1__0_n_0 ;
  wire hold_ff_q;
  wire hold_ff_q_reg;
  wire lsig_cmd_loaded;
  wire m_axi_mm2s_aclk;
  wire [0:0]next_fwft_state;
  wire ram_empty_fb_i_reg;
  wire ram_empty_fb_i_reg_0;
  wire [0:0]ram_full_i_reg;
  wire sig_cmd_stat_rst_user_reg_n_cdc_from_reg;
  wire sig_s_ready_out_reg;
  wire sig_s_ready_out_reg_0;
  wire sig_slast_with_stop;
  wire [0:0]sig_sstrb_stop_mask;
  (* DONT_TOUCH *) wire user_valid;

  assign out = user_valid;
  LUT2 #(
    .INIT(4'hB)) 
    \DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM36_NO_ECC.ram_i_1 
       (.I0(\gc1.count_reg[6] ),
        .I1(sig_cmd_stat_rst_user_reg_n_cdc_from_reg),
        .O(\DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM36_NO_ECC.ram ));
  LUT5 #(
    .INIT(32'h57FF0000)) 
    \DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM36_NO_ECC.ram_i_13 
       (.I0(sig_s_ready_out_reg_0),
        .I1(hold_ff_q),
        .I2(user_valid),
        .I3(lsig_cmd_loaded),
        .I4(curr_fwft_state[0]),
        .O(\DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM36_NO_ECC.ram_i_13_n_0 ));
  LUT3 #(
    .INIT(8'h4F)) 
    \DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM36_NO_ECC.ram_i_3 
       (.I0(\DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM36_NO_ECC.ram_i_13_n_0 ),
        .I1(curr_fwft_state[1]),
        .I2(sig_cmd_stat_rst_user_reg_n_cdc_from_reg),
        .O(\DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM36_NO_ECC.ram_0 ));
  LUT5 #(
    .INIT(32'h02AAAAAA)) 
    FIFO_Full_i_2
       (.I0(lsig_cmd_loaded),
        .I1(user_valid),
        .I2(hold_ff_q),
        .I3(sig_s_ready_out_reg_0),
        .I4(DOBDO[1]),
        .O(FIFO_Full_reg));
  LUT6 #(
    .INIT(64'h1FFFFFFF0000FFFF)) 
    \OMIT_UNPACKING.lsig_cmd_loaded_i_1 
       (.I0(user_valid),
        .I1(hold_ff_q),
        .I2(sig_s_ready_out_reg_0),
        .I3(DOBDO[1]),
        .I4(Q),
        .I5(lsig_cmd_loaded),
        .O(\OMIT_UNPACKING.lsig_cmd_loaded_reg ));
  LUT6 #(
    .INIT(64'hEB00EF80FFFFFFFF)) 
    aempty_fwft_fb_i_i_1__0
       (.I0(ram_empty_fb_i_reg_0),
        .I1(curr_fwft_state[0]),
        .I2(curr_fwft_state[1]),
        .I3(aempty_fwft_fb_i),
        .I4(empty_fwft_fb_o_i_reg_0),
        .I5(sig_cmd_stat_rst_user_reg_n_cdc_from_reg),
        .O(aempty_fwft_fb_i_i_1__0_n_0));
  LUT4 #(
    .INIT(16'h57FF)) 
    aempty_fwft_fb_i_i_2
       (.I0(lsig_cmd_loaded),
        .I1(user_valid),
        .I2(hold_ff_q),
        .I3(sig_s_ready_out_reg_0),
        .O(empty_fwft_fb_o_i_reg_0));
  (* DONT_TOUCH *) 
  (* KEEP = "yes" *) 
  (* equivalent_register_removal = "no" *) 
  FDRE #(
    .INIT(1'b1)) 
    aempty_fwft_fb_i_reg
       (.C(m_axi_mm2s_aclk),
        .CE(1'b1),
        .D(aempty_fwft_fb_i_i_1__0_n_0),
        .Q(aempty_fwft_fb_i),
        .R(1'b0));
  (* DONT_TOUCH *) 
  (* KEEP = "yes" *) 
  (* equivalent_register_removal = "no" *) 
  FDRE #(
    .INIT(1'b1)) 
    aempty_fwft_i_reg
       (.C(m_axi_mm2s_aclk),
        .CE(1'b1),
        .D(aempty_fwft_fb_i_i_1__0_n_0),
        .Q(aempty_fwft_i),
        .R(1'b0));
  LUT5 #(
    .INIT(32'hF333F7F3)) 
    empty_fwft_fb_i_i_1
       (.I0(empty_fwft_fb_o_i_reg_0),
        .I1(sig_cmd_stat_rst_user_reg_n_cdc_from_reg),
        .I2(empty_fwft_fb_i),
        .I3(curr_fwft_state[0]),
        .I4(curr_fwft_state[1]),
        .O(empty_fwft_fb_i_i_1_n_0));
  (* DONT_TOUCH *) 
  (* KEEP = "yes" *) 
  (* equivalent_register_removal = "no" *) 
  FDRE #(
    .INIT(1'b1)) 
    empty_fwft_fb_i_reg
       (.C(m_axi_mm2s_aclk),
        .CE(1'b1),
        .D(empty_fwft_fb_i_i_1_n_0),
        .Q(empty_fwft_fb_i),
        .R(1'b0));
  LUT4 #(
    .INIT(16'hF310)) 
    empty_fwft_fb_o_i_i_1
       (.I0(empty_fwft_fb_o_i_reg_0),
        .I1(curr_fwft_state[1]),
        .I2(curr_fwft_state[0]),
        .I3(empty_fwft_fb_o_i),
        .O(empty_fwft_fb_o_i_reg0));
  (* DONT_TOUCH *) 
  (* KEEP = "yes" *) 
  (* equivalent_register_removal = "no" *) 
  FDSE #(
    .INIT(1'b1)) 
    empty_fwft_fb_o_i_reg
       (.C(m_axi_mm2s_aclk),
        .CE(1'b1),
        .D(empty_fwft_fb_o_i_reg0),
        .Q(empty_fwft_fb_o_i),
        .S(SR));
  (* DONT_TOUCH *) 
  (* KEEP = "yes" *) 
  (* equivalent_register_removal = "no" *) 
  FDRE #(
    .INIT(1'b1)) 
    empty_fwft_i_reg
       (.C(m_axi_mm2s_aclk),
        .CE(1'b1),
        .D(empty_fwft_fb_i_i_1_n_0),
        .Q(empty_fwft_i),
        .R(1'b0));
  LUT3 #(
    .INIT(8'h15)) 
    \gc1.count_d1[6]_i_1__0 
       (.I0(ram_empty_fb_i_reg_0),
        .I1(curr_fwft_state[1]),
        .I2(\DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM36_NO_ECC.ram_i_13_n_0 ),
        .O(\gc1.count_reg[6] ));
  LUT6 #(
    .INIT(64'hAEAEAEEEEEEEEEEE)) 
    \gpregsm1.curr_fwft_state[0]_i_1 
       (.I0(curr_fwft_state[1]),
        .I1(curr_fwft_state[0]),
        .I2(lsig_cmd_loaded),
        .I3(user_valid),
        .I4(hold_ff_q),
        .I5(sig_s_ready_out_reg_0),
        .O(next_fwft_state));
  LUT3 #(
    .INIT(8'h8F)) 
    \gpregsm1.curr_fwft_state[1]_i_1__0 
       (.I0(curr_fwft_state[1]),
        .I1(\DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM36_NO_ECC.ram_i_13_n_0 ),
        .I2(ram_empty_fb_i_reg_0),
        .O(\gpregsm1.curr_fwft_state[1]_i_1__0_n_0 ));
  (* DONT_TOUCH *) 
  (* KEEP = "yes" *) 
  (* equivalent_register_removal = "no" *) 
  FDRE #(
    .INIT(1'b0)) 
    \gpregsm1.curr_fwft_state_reg[0] 
       (.C(m_axi_mm2s_aclk),
        .CE(1'b1),
        .D(next_fwft_state),
        .Q(curr_fwft_state[0]),
        .R(SR));
  (* DONT_TOUCH *) 
  (* KEEP = "yes" *) 
  (* equivalent_register_removal = "no" *) 
  FDRE #(
    .INIT(1'b0)) 
    \gpregsm1.curr_fwft_state_reg[1] 
       (.C(m_axi_mm2s_aclk),
        .CE(1'b1),
        .D(\gpregsm1.curr_fwft_state[1]_i_1__0_n_0 ),
        .Q(curr_fwft_state[1]),
        .R(SR));
  (* DONT_TOUCH *) 
  (* KEEP = "yes" *) 
  (* equivalent_register_removal = "no" *) 
  FDRE #(
    .INIT(1'b0)) 
    \gpregsm1.user_valid_reg 
       (.C(m_axi_mm2s_aclk),
        .CE(1'b1),
        .D(next_fwft_state),
        .Q(user_valid),
        .R(SR));
  LUT5 #(
    .INIT(32'h70707000)) 
    hold_ff_q_i_1__1
       (.I0(lsig_cmd_loaded),
        .I1(sig_s_ready_out_reg_0),
        .I2(sig_cmd_stat_rst_user_reg_n_cdc_from_reg),
        .I3(hold_ff_q),
        .I4(user_valid),
        .O(hold_ff_q_reg));
  LUT6 #(
    .INIT(64'h0F0FFF0FFF4FFF4F)) 
    ram_empty_fb_i_i_1
       (.I0(\gc1.count_d1_reg[6] ),
        .I1(\gc1.count_reg[6] ),
        .I2(sig_cmd_stat_rst_user_reg_n_cdc_from_reg),
        .I3(ram_empty_fb_i_reg_0),
        .I4(\gc1.count_d2_reg[2] ),
        .I5(ram_full_i_reg),
        .O(ram_empty_fb_i_reg));
  LUT3 #(
    .INIT(8'h1F)) 
    sig_last_reg_out_i_2
       (.I0(hold_ff_q),
        .I1(user_valid),
        .I2(lsig_cmd_loaded),
        .O(sig_s_ready_out_reg));
  LUT5 #(
    .INIT(32'hFEAAAAAA)) 
    sig_last_skid_reg_i_1
       (.I0(sig_sstrb_stop_mask),
        .I1(hold_ff_q),
        .I2(user_valid),
        .I3(lsig_cmd_loaded),
        .I4(DOBDO[0]),
        .O(sig_slast_with_stop));
endmodule

(* ORIG_REF_NAME = "rd_handshaking_flags" *) 
module design_1_axi_dma_0_0_rd_handshaking_flags__parameterized0
   (\gv.ram_valid_d1_reg_0 ,
    sig_sf2pcc_xfer_valid,
    hold_ff_q_reg,
    sig_stream_rst,
    m_axi_s2mm_aclk,
    hold_ff_q,
    sig_cmd_stat_rst_user_reg_n_cdc_from_reg,
    p_32_out,
    out);
  output \gv.ram_valid_d1_reg_0 ;
  output sig_sf2pcc_xfer_valid;
  output hold_ff_q_reg;
  input sig_stream_rst;
  input m_axi_s2mm_aclk;
  input hold_ff_q;
  input sig_cmd_stat_rst_user_reg_n_cdc_from_reg;
  input p_32_out;
  input out;

  wire \gv.ram_valid_d1_i_1_n_0 ;
  wire \gv.ram_valid_d1_reg_0 ;
  wire hold_ff_q;
  wire hold_ff_q_reg;
  wire m_axi_s2mm_aclk;
  wire out;
  wire p_32_out;
  wire sig_cmd_stat_rst_user_reg_n_cdc_from_reg;
  wire sig_sf2pcc_xfer_valid;
  wire sig_stream_rst;

  LUT2 #(
    .INIT(4'hE)) 
    \FSM_sequential_sig_csm_state[0]_i_4 
       (.I0(hold_ff_q),
        .I1(\gv.ram_valid_d1_reg_0 ),
        .O(sig_sf2pcc_xfer_valid));
  (* SOFT_HLUTNM = "soft_lutpair219" *) 
  LUT4 #(
    .INIT(16'h00F1)) 
    \gv.ram_valid_d1_i_1 
       (.I0(\gv.ram_valid_d1_reg_0 ),
        .I1(hold_ff_q),
        .I2(p_32_out),
        .I3(out),
        .O(\gv.ram_valid_d1_i_1_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \gv.ram_valid_d1_reg 
       (.C(m_axi_s2mm_aclk),
        .CE(1'b1),
        .D(\gv.ram_valid_d1_i_1_n_0 ),
        .Q(\gv.ram_valid_d1_reg_0 ),
        .R(sig_stream_rst));
  (* SOFT_HLUTNM = "soft_lutpair219" *) 
  LUT4 #(
    .INIT(16'h2220)) 
    hold_ff_q_i_1__0
       (.I0(sig_cmd_stat_rst_user_reg_n_cdc_from_reg),
        .I1(p_32_out),
        .I2(hold_ff_q),
        .I3(\gv.ram_valid_d1_reg_0 ),
        .O(hold_ff_q_reg));
endmodule

(* ORIG_REF_NAME = "rd_logic" *) 
module design_1_axi_dma_0_0_rd_logic
   (out,
    \gpregsm1.user_valid_reg ,
    p_7_out,
    sig_data_fifo_dvalid,
    hold_ff_q_reg,
    \DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM36_NO_ECC.ram ,
    \DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM36_NO_ECC.ram_0 ,
    Q,
    \DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM36_NO_ECC.ram_1 ,
    sig_stream_rst,
    m_axi_s2mm_aclk,
    ram_empty_i0__3,
    sig_s_ready_out_reg,
    hold_ff_q_reg_0,
    sig_cmd_stat_rst_user_reg_n_cdc_from_reg);
  output out;
  output \gpregsm1.user_valid_reg ;
  output p_7_out;
  output sig_data_fifo_dvalid;
  output hold_ff_q_reg;
  output \DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM36_NO_ECC.ram ;
  output \DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM36_NO_ECC.ram_0 ;
  output [6:0]Q;
  output [6:0]\DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM36_NO_ECC.ram_1 ;
  input sig_stream_rst;
  input m_axi_s2mm_aclk;
  input ram_empty_i0__3;
  input sig_s_ready_out_reg;
  input hold_ff_q_reg_0;
  input sig_cmd_stat_rst_user_reg_n_cdc_from_reg;

  wire \DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM36_NO_ECC.ram ;
  wire \DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM36_NO_ECC.ram_0 ;
  wire [6:0]\DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM36_NO_ECC.ram_1 ;
  wire [6:0]Q;
  wire \gpregsm1.user_valid_reg ;
  wire hold_ff_q_reg;
  wire hold_ff_q_reg_0;
  wire m_axi_s2mm_aclk;
  wire out;
  wire p_7_out;
  wire ram_empty_i0__3;
  wire sig_cmd_stat_rst_user_reg_n_cdc_from_reg;
  wire sig_data_fifo_dvalid;
  wire sig_s_ready_out_reg;
  wire sig_stream_rst;

  design_1_axi_dma_0_0_rd_fwft \gr1.gr1_int.rfwft 
       (.\DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM36_NO_ECC.ram (\DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM36_NO_ECC.ram ),
        .E(p_7_out),
        .hold_ff_q_reg(hold_ff_q_reg),
        .hold_ff_q_reg_0(hold_ff_q_reg_0),
        .m_axi_s2mm_aclk(m_axi_s2mm_aclk),
        .out(\gpregsm1.user_valid_reg ),
        .ram_empty_fb_i_reg(out),
        .sig_cmd_stat_rst_user_reg_n_cdc_from_reg(sig_cmd_stat_rst_user_reg_n_cdc_from_reg),
        .sig_data_fifo_dvalid(sig_data_fifo_dvalid),
        .sig_s_ready_out_reg(sig_s_ready_out_reg),
        .sig_stream_rst(sig_stream_rst));
  design_1_axi_dma_0_0_rd_status_flags_ss \grss.rsts 
       (.\DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM36_NO_ECC.ram (\DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM36_NO_ECC.ram_0 ),
        .E(p_7_out),
        .m_axi_s2mm_aclk(m_axi_s2mm_aclk),
        .out(out),
        .ram_empty_i0__3(ram_empty_i0__3),
        .sig_cmd_stat_rst_user_reg_n_cdc_from_reg(sig_cmd_stat_rst_user_reg_n_cdc_from_reg),
        .sig_stream_rst(sig_stream_rst));
  design_1_axi_dma_0_0_rd_bin_cntr rpntr
       (.\DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM36_NO_ECC.ram (\DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM36_NO_ECC.ram_1 ),
        .E(p_7_out),
        .Q(Q),
        .m_axi_s2mm_aclk(m_axi_s2mm_aclk),
        .sig_stream_rst(sig_stream_rst));
endmodule

(* ORIG_REF_NAME = "rd_logic" *) 
module design_1_axi_dma_0_0_rd_logic_16
   (out,
    sig_ok_to_post_rd_addr_reg,
    \OMIT_UNPACKING.lsig_cmd_loaded_reg ,
    hold_ff_q_reg,
    S,
    \count_reg[6] ,
    E,
    \DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM36_NO_ECC.ram ,
    empty_fwft_fb_o_i_reg,
    \DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM36_NO_ECC.ram_0 ,
    \count_reg[6]_0 ,
    ram_full_i_reg,
    sig_slast_with_stop,
    FIFO_Full_reg,
    sig_s_ready_out_reg,
    \DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM36_NO_ECC.ram_1 ,
    ram_empty_fb_i_reg,
    \gc1.count_d2_reg[6] ,
    DI,
    m_axi_mm2s_aclk,
    SR,
    sig_cmd_stat_rst_user_reg_n_cdc_from_reg,
    sig_posted_to_axi_2_reg,
    hold_ff_q,
    sig_s_ready_out_reg_0,
    DOBDO,
    Q,
    lsig_cmd_loaded,
    ram_full_i_reg_0,
    ram_full_fb_i_reg,
    \gc1.count_d1_reg[6] ,
    ram_full_i_reg_1,
    sig_sstrb_stop_mask,
    \gcc0.gc0.count_d1_reg[6] ,
    \sig_token_cntr_reg[0] ,
    \sig_token_cntr_reg[3] ,
    sig_posted_to_axi_2_reg_0,
    \gcc0.gc0.count_reg[6] ,
    ram_full_i_reg_2,
    D);
  output out;
  output sig_ok_to_post_rd_addr_reg;
  output \OMIT_UNPACKING.lsig_cmd_loaded_reg ;
  output hold_ff_q_reg;
  output [3:0]S;
  output [4:0]\count_reg[6] ;
  output [0:0]E;
  output \DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM36_NO_ECC.ram ;
  output empty_fwft_fb_o_i_reg;
  output \DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM36_NO_ECC.ram_0 ;
  output [1:0]\count_reg[6]_0 ;
  output ram_full_i_reg;
  output sig_slast_with_stop;
  output FIFO_Full_reg;
  output sig_s_ready_out_reg;
  output [6:0]\DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM36_NO_ECC.ram_1 ;
  output ram_empty_fb_i_reg;
  output [4:0]\gc1.count_d2_reg[6] ;
  output [0:0]DI;
  input m_axi_mm2s_aclk;
  input [0:0]SR;
  input sig_cmd_stat_rst_user_reg_n_cdc_from_reg;
  input sig_posted_to_axi_2_reg;
  input hold_ff_q;
  input sig_s_ready_out_reg_0;
  input [1:0]DOBDO;
  input [0:0]Q;
  input lsig_cmd_loaded;
  input ram_full_i_reg_0;
  input ram_full_fb_i_reg;
  input \gc1.count_d1_reg[6] ;
  input [0:0]ram_full_i_reg_1;
  input [0:0]sig_sstrb_stop_mask;
  input [6:0]\gcc0.gc0.count_d1_reg[6] ;
  input \sig_token_cntr_reg[0] ;
  input [3:0]\sig_token_cntr_reg[3] ;
  input sig_posted_to_axi_2_reg_0;
  input [6:0]\gcc0.gc0.count_reg[6] ;
  input [0:0]ram_full_i_reg_2;
  input [5:0]D;

  wire [5:0]D;
  wire \DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM36_NO_ECC.ram ;
  wire \DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM36_NO_ECC.ram_0 ;
  wire [6:0]\DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM36_NO_ECC.ram_1 ;
  wire [0:0]DI;
  wire [1:0]DOBDO;
  wire [0:0]E;
  wire FIFO_Full_reg;
  wire \OMIT_UNPACKING.lsig_cmd_loaded_reg ;
  wire [0:0]Q;
  wire [3:0]S;
  wire [0:0]SR;
  wire [4:0]\count_reg[6] ;
  wire [1:0]\count_reg[6]_0 ;
  wire empty_fwft_fb_o_i_reg;
  wire \gc1.count_d1_reg[6] ;
  wire [4:0]\gc1.count_d2_reg[6] ;
  wire [6:0]\gcc0.gc0.count_d1_reg[6] ;
  wire [6:0]\gcc0.gc0.count_reg[6] ;
  wire \gr1.gr1_int.rfwft_n_7 ;
  wire hold_ff_q;
  wire hold_ff_q_reg;
  wire lsig_cmd_loaded;
  wire m_axi_mm2s_aclk;
  wire out;
  wire p_2_out_1;
  wire ram_empty_fb_i_reg;
  wire ram_full_fb_i_reg;
  wire ram_full_i_reg;
  wire ram_full_i_reg_0;
  wire [0:0]ram_full_i_reg_1;
  wire [0:0]ram_full_i_reg_2;
  wire rpntr_n_1;
  wire sig_cmd_stat_rst_user_reg_n_cdc_from_reg;
  wire sig_ok_to_post_rd_addr_reg;
  wire sig_posted_to_axi_2_reg;
  wire sig_posted_to_axi_2_reg_0;
  wire sig_s_ready_out_reg;
  wire sig_s_ready_out_reg_0;
  wire sig_slast_with_stop;
  wire [0:0]sig_sstrb_stop_mask;
  wire \sig_token_cntr_reg[0] ;
  wire [3:0]\sig_token_cntr_reg[3] ;

  design_1_axi_dma_0_0_rd_fwft_20 \gr1.gr1_int.rfwft 
       (.\DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM36_NO_ECC.ram (\DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM36_NO_ECC.ram ),
        .\DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM36_NO_ECC.ram_0 (\DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM36_NO_ECC.ram_0 ),
        .DOBDO(DOBDO),
        .FIFO_Full_reg(FIFO_Full_reg),
        .\OMIT_UNPACKING.lsig_cmd_loaded_reg (\OMIT_UNPACKING.lsig_cmd_loaded_reg ),
        .Q(Q),
        .SR(SR),
        .empty_fwft_fb_o_i_reg_0(empty_fwft_fb_o_i_reg),
        .\gc1.count_d1_reg[6] (\gc1.count_d1_reg[6] ),
        .\gc1.count_d2_reg[2] (rpntr_n_1),
        .\gc1.count_reg[6] (E),
        .hold_ff_q(hold_ff_q),
        .hold_ff_q_reg(hold_ff_q_reg),
        .lsig_cmd_loaded(lsig_cmd_loaded),
        .m_axi_mm2s_aclk(m_axi_mm2s_aclk),
        .out(out),
        .ram_empty_fb_i_reg(\gr1.gr1_int.rfwft_n_7 ),
        .ram_empty_fb_i_reg_0(p_2_out_1),
        .ram_full_i_reg(ram_full_i_reg_1),
        .sig_cmd_stat_rst_user_reg_n_cdc_from_reg(sig_cmd_stat_rst_user_reg_n_cdc_from_reg),
        .sig_s_ready_out_reg(sig_s_ready_out_reg),
        .sig_s_ready_out_reg_0(sig_s_ready_out_reg_0),
        .sig_slast_with_stop(sig_slast_with_stop),
        .sig_sstrb_stop_mask(sig_sstrb_stop_mask));
  design_1_axi_dma_0_0_dc_ss \grss.gdc.dc 
       (.D(D),
        .DI(DI),
        .E(E),
        .Q(\count_reg[6] ),
        .S(S),
        .SR(SR),
        .\count_reg[6] (\count_reg[6]_0 ),
        .m_axi_mm2s_aclk(m_axi_mm2s_aclk),
        .ram_full_i_reg(ram_full_i_reg_2),
        .sig_cmd_stat_rst_user_reg_n_cdc_from_reg(sig_cmd_stat_rst_user_reg_n_cdc_from_reg),
        .sig_ok_to_post_rd_addr_reg(sig_ok_to_post_rd_addr_reg),
        .sig_posted_to_axi_2_reg(sig_posted_to_axi_2_reg),
        .sig_posted_to_axi_2_reg_0(sig_posted_to_axi_2_reg_0),
        .\sig_token_cntr_reg[0] (\sig_token_cntr_reg[0] ),
        .\sig_token_cntr_reg[3] (\sig_token_cntr_reg[3] ));
  design_1_axi_dma_0_0_rd_status_flags_ss_21 \grss.rsts 
       (.m_axi_mm2s_aclk(m_axi_mm2s_aclk),
        .out(p_2_out_1),
        .sig_cmd_stat_rst_user_reg_n_cdc_from_reg__0(\gr1.gr1_int.rfwft_n_7 ));
  design_1_axi_dma_0_0_rd_bin_cntr_22 rpntr
       (.\DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM36_NO_ECC.ram (\DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM36_NO_ECC.ram_1 ),
        .E(E),
        .SR(SR),
        .\gc1.count_d2_reg[6]_0 (\gc1.count_d2_reg[6] ),
        .\gcc0.gc0.count_d1_reg[6] (\gcc0.gc0.count_d1_reg[6] ),
        .\gcc0.gc0.count_reg[6] (\gcc0.gc0.count_reg[6] ),
        .m_axi_mm2s_aclk(m_axi_mm2s_aclk),
        .ram_empty_fb_i_reg(ram_empty_fb_i_reg),
        .ram_full_fb_i_reg(ram_full_fb_i_reg),
        .ram_full_i_reg(ram_full_i_reg),
        .ram_full_i_reg_0(rpntr_n_1),
        .ram_full_i_reg_1(ram_full_i_reg_0),
        .sig_cmd_stat_rst_user_reg_n_cdc_from_reg(sig_cmd_stat_rst_user_reg_n_cdc_from_reg));
endmodule

(* ORIG_REF_NAME = "rd_logic" *) 
module design_1_axi_dma_0_0_rd_logic__parameterized0
   (out,
    sig_clr_dbeat_cntr0_out,
    \sig_burst_dbeat_cntr_reg[3] ,
    D,
    sig_sf2pcc_xfer_valid,
    sig_ibtt2dre_tready,
    hold_ff_q_reg,
    SR,
    WEBWE,
    \sig_byte_cntr_reg[6] ,
    E,
    \gc1.count_reg[2] ,
    Q,
    \gpr1.dout_i_reg[1] ,
    sig_stream_rst,
    m_axi_s2mm_aclk,
    ram_empty_i0__3,
    DIBDI,
    \sig_burst_dbeat_cntr_reg[3]_0 ,
    \sig_byte_cntr_reg[6]_0 ,
    sig_clr_dbc_reg,
    lvar_num_set,
    sig_dre2ibtt_tvalid,
    ram_full_i_reg,
    ram_full_i_reg_0,
    hold_ff_q,
    sig_cmd_stat_rst_user_reg_n_cdc_from_reg,
    p_32_out,
    ram_full_fb_i_reg,
    ram_full_fb_i_reg_0);
  output out;
  output sig_clr_dbeat_cntr0_out;
  output \sig_burst_dbeat_cntr_reg[3] ;
  output [6:0]D;
  output sig_sf2pcc_xfer_valid;
  output sig_ibtt2dre_tready;
  output hold_ff_q_reg;
  output [0:0]SR;
  output [0:0]WEBWE;
  output [0:0]\sig_byte_cntr_reg[6] ;
  output [0:0]E;
  output \gc1.count_reg[2] ;
  output [2:0]Q;
  output [2:0]\gpr1.dout_i_reg[1] ;
  input sig_stream_rst;
  input m_axi_s2mm_aclk;
  input ram_empty_i0__3;
  input [0:0]DIBDI;
  input [3:0]\sig_burst_dbeat_cntr_reg[3]_0 ;
  input [6:0]\sig_byte_cntr_reg[6]_0 ;
  input sig_clr_dbc_reg;
  input [2:0]lvar_num_set;
  input sig_dre2ibtt_tvalid;
  input ram_full_i_reg;
  input ram_full_i_reg_0;
  input hold_ff_q;
  input sig_cmd_stat_rst_user_reg_n_cdc_from_reg;
  input p_32_out;
  input ram_full_fb_i_reg;
  input ram_full_fb_i_reg_0;

  wire [6:0]D;
  wire [0:0]DIBDI;
  wire [0:0]E;
  wire [2:0]Q;
  wire [0:0]SR;
  wire [0:0]WEBWE;
  wire \gc1.count_reg[2] ;
  wire [2:0]\gpr1.dout_i_reg[1] ;
  wire \grhf.rhf_n_0 ;
  wire hold_ff_q;
  wire hold_ff_q_reg;
  wire [2:0]lvar_num_set;
  wire m_axi_s2mm_aclk;
  wire out;
  wire p_32_out;
  wire p_3_out;
  wire ram_empty_i0__3;
  wire ram_full_fb_i_reg;
  wire ram_full_fb_i_reg_0;
  wire ram_full_i_reg;
  wire ram_full_i_reg_0;
  wire \sig_burst_dbeat_cntr_reg[3] ;
  wire [3:0]\sig_burst_dbeat_cntr_reg[3]_0 ;
  wire [0:0]\sig_byte_cntr_reg[6] ;
  wire [6:0]\sig_byte_cntr_reg[6]_0 ;
  wire sig_clr_dbc_reg;
  wire sig_clr_dbeat_cntr0_out;
  wire sig_cmd_stat_rst_user_reg_n_cdc_from_reg;
  wire sig_dre2ibtt_tvalid;
  wire sig_ibtt2dre_tready;
  wire sig_sf2pcc_xfer_valid;
  wire sig_stream_rst;

  design_1_axi_dma_0_0_rd_handshaking_flags__parameterized0 \grhf.rhf 
       (.\gv.ram_valid_d1_reg_0 (\grhf.rhf_n_0 ),
        .hold_ff_q(hold_ff_q),
        .hold_ff_q_reg(hold_ff_q_reg),
        .m_axi_s2mm_aclk(m_axi_s2mm_aclk),
        .out(p_3_out),
        .p_32_out(p_32_out),
        .sig_cmd_stat_rst_user_reg_n_cdc_from_reg(sig_cmd_stat_rst_user_reg_n_cdc_from_reg),
        .sig_sf2pcc_xfer_valid(sig_sf2pcc_xfer_valid),
        .sig_stream_rst(sig_stream_rst));
  design_1_axi_dma_0_0_dc_ss__parameterized0 \grss.gdc.dc 
       (.D(D),
        .DIBDI(DIBDI),
        .E(\gc1.count_reg[2] ),
        .SR(SR),
        .WEBWE(WEBWE),
        .lvar_num_set(lvar_num_set),
        .m_axi_s2mm_aclk(m_axi_s2mm_aclk),
        .ram_full_fb_i_reg(ram_full_fb_i_reg),
        .ram_full_fb_i_reg_0(ram_full_fb_i_reg_0),
        .ram_full_i_reg(ram_full_i_reg),
        .ram_full_i_reg_0(ram_full_i_reg_0),
        .\sig_burst_dbeat_cntr_reg[3] (\sig_burst_dbeat_cntr_reg[3] ),
        .\sig_burst_dbeat_cntr_reg[3]_0 (\sig_burst_dbeat_cntr_reg[3]_0 ),
        .\sig_byte_cntr_reg[6] (\sig_byte_cntr_reg[6] ),
        .\sig_byte_cntr_reg[6]_0 (\sig_byte_cntr_reg[6]_0 ),
        .sig_clr_dbc_reg(sig_clr_dbc_reg),
        .sig_clr_dbeat_cntr0_out(sig_clr_dbeat_cntr0_out),
        .sig_cmd_stat_rst_user_reg_n_cdc_from_reg(sig_cmd_stat_rst_user_reg_n_cdc_from_reg),
        .sig_dre2ibtt_tvalid(sig_dre2ibtt_tvalid),
        .sig_ibtt2dre_tready(sig_ibtt2dre_tready),
        .sig_stream_rst(sig_stream_rst));
  design_1_axi_dma_0_0_rd_status_flags_ss__parameterized0 \grss.rsts 
       (.E(E),
        .\gc1.count_reg[2] (\gc1.count_reg[2] ),
        .\gpr1.dout_i_reg[8] (p_3_out),
        .\gv.ram_valid_d1_reg (\grhf.rhf_n_0 ),
        .hold_ff_q(hold_ff_q),
        .m_axi_s2mm_aclk(m_axi_s2mm_aclk),
        .out(out),
        .p_32_out(p_32_out),
        .ram_empty_i0__3(ram_empty_i0__3),
        .sig_stream_rst(sig_stream_rst));
  design_1_axi_dma_0_0_rd_bin_cntr__parameterized0 rpntr
       (.E(\gc1.count_reg[2] ),
        .Q(Q),
        .\gpr1.dout_i_reg[1] (\gpr1.dout_i_reg[1] ),
        .m_axi_s2mm_aclk(m_axi_s2mm_aclk),
        .sig_stream_rst(sig_stream_rst));
endmodule

(* ORIG_REF_NAME = "rd_status_flags_ss" *) 
module design_1_axi_dma_0_0_rd_status_flags_ss
   (out,
    \DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM36_NO_ECC.ram ,
    sig_stream_rst,
    ram_empty_i0__3,
    m_axi_s2mm_aclk,
    E,
    sig_cmd_stat_rst_user_reg_n_cdc_from_reg);
  output out;
  output \DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM36_NO_ECC.ram ;
  input sig_stream_rst;
  input ram_empty_i0__3;
  input m_axi_s2mm_aclk;
  input [0:0]E;
  input sig_cmd_stat_rst_user_reg_n_cdc_from_reg;

  wire \DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM36_NO_ECC.ram ;
  wire [0:0]E;
  wire m_axi_s2mm_aclk;
  (* DONT_TOUCH *) wire ram_empty_fb_i;
  (* DONT_TOUCH *) wire ram_empty_i;
  wire ram_empty_i0__3;
  wire sig_cmd_stat_rst_user_reg_n_cdc_from_reg;
  wire sig_stream_rst;

  assign out = ram_empty_fb_i;
  LUT3 #(
    .INIT(8'h4F)) 
    \DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM36_NO_ECC.ram_i_1__0 
       (.I0(ram_empty_fb_i),
        .I1(E),
        .I2(sig_cmd_stat_rst_user_reg_n_cdc_from_reg),
        .O(\DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM36_NO_ECC.ram ));
  (* DONT_TOUCH *) 
  (* KEEP = "yes" *) 
  (* equivalent_register_removal = "no" *) 
  FDSE #(
    .INIT(1'b1)) 
    ram_empty_fb_i_reg
       (.C(m_axi_s2mm_aclk),
        .CE(1'b1),
        .D(ram_empty_i0__3),
        .Q(ram_empty_fb_i),
        .S(sig_stream_rst));
  (* DONT_TOUCH *) 
  (* KEEP = "yes" *) 
  (* equivalent_register_removal = "no" *) 
  FDSE #(
    .INIT(1'b1)) 
    ram_empty_i_reg
       (.C(m_axi_s2mm_aclk),
        .CE(1'b1),
        .D(ram_empty_i0__3),
        .Q(ram_empty_i),
        .S(sig_stream_rst));
endmodule

(* ORIG_REF_NAME = "rd_status_flags_ss" *) 
module design_1_axi_dma_0_0_rd_status_flags_ss_21
   (out,
    sig_cmd_stat_rst_user_reg_n_cdc_from_reg__0,
    m_axi_mm2s_aclk);
  output out;
  input sig_cmd_stat_rst_user_reg_n_cdc_from_reg__0;
  input m_axi_mm2s_aclk;

  wire m_axi_mm2s_aclk;
  (* DONT_TOUCH *) wire ram_empty_fb_i;
  (* DONT_TOUCH *) wire ram_empty_i;
  wire sig_cmd_stat_rst_user_reg_n_cdc_from_reg__0;

  assign out = ram_empty_fb_i;
  (* DONT_TOUCH *) 
  (* KEEP = "yes" *) 
  (* equivalent_register_removal = "no" *) 
  FDRE #(
    .INIT(1'b1)) 
    ram_empty_fb_i_reg
       (.C(m_axi_mm2s_aclk),
        .CE(1'b1),
        .D(sig_cmd_stat_rst_user_reg_n_cdc_from_reg__0),
        .Q(ram_empty_fb_i),
        .R(1'b0));
  (* DONT_TOUCH *) 
  (* KEEP = "yes" *) 
  (* equivalent_register_removal = "no" *) 
  FDRE #(
    .INIT(1'b1)) 
    ram_empty_i_reg
       (.C(m_axi_mm2s_aclk),
        .CE(1'b1),
        .D(sig_cmd_stat_rst_user_reg_n_cdc_from_reg__0),
        .Q(ram_empty_i),
        .R(1'b0));
endmodule

(* ORIG_REF_NAME = "rd_status_flags_ss" *) 
module design_1_axi_dma_0_0_rd_status_flags_ss__parameterized0
   (out,
    \gpr1.dout_i_reg[8] ,
    E,
    \gc1.count_reg[2] ,
    sig_stream_rst,
    ram_empty_i0__3,
    m_axi_s2mm_aclk,
    p_32_out,
    hold_ff_q,
    \gv.ram_valid_d1_reg );
  output out;
  output \gpr1.dout_i_reg[8] ;
  output [0:0]E;
  output [0:0]\gc1.count_reg[2] ;
  input sig_stream_rst;
  input ram_empty_i0__3;
  input m_axi_s2mm_aclk;
  input p_32_out;
  input hold_ff_q;
  input \gv.ram_valid_d1_reg ;

  wire [0:0]E;
  wire [0:0]\gc1.count_reg[2] ;
  wire \gv.ram_valid_d1_reg ;
  wire hold_ff_q;
  wire m_axi_s2mm_aclk;
  wire p_32_out;
  (* DONT_TOUCH *) wire ram_empty_fb_i;
  (* DONT_TOUCH *) wire ram_empty_i;
  wire ram_empty_i0__3;
  wire sig_stream_rst;

  assign \gpr1.dout_i_reg[8]  = ram_empty_i;
  assign out = ram_empty_fb_i;
  LUT5 #(
    .INIT(32'h0000EF01)) 
    \gc1.count[2]_i_1__1 
       (.I0(\gv.ram_valid_d1_reg ),
        .I1(hold_ff_q),
        .I2(ram_empty_i),
        .I3(p_32_out),
        .I4(ram_empty_fb_i),
        .O(\gc1.count_reg[2] ));
  LUT5 #(
    .INIT(32'h0000AAA3)) 
    \gpr1.dout_i[8]_i_1 
       (.I0(p_32_out),
        .I1(ram_empty_i),
        .I2(hold_ff_q),
        .I3(\gv.ram_valid_d1_reg ),
        .I4(ram_empty_fb_i),
        .O(E));
  (* DONT_TOUCH *) 
  (* KEEP = "yes" *) 
  (* equivalent_register_removal = "no" *) 
  FDSE #(
    .INIT(1'b1)) 
    ram_empty_fb_i_reg
       (.C(m_axi_s2mm_aclk),
        .CE(1'b1),
        .D(ram_empty_i0__3),
        .Q(ram_empty_fb_i),
        .S(sig_stream_rst));
  (* DONT_TOUCH *) 
  (* KEEP = "yes" *) 
  (* equivalent_register_removal = "no" *) 
  FDSE #(
    .INIT(1'b1)) 
    ram_empty_i_reg
       (.C(m_axi_s2mm_aclk),
        .CE(1'b1),
        .D(ram_empty_i0__3),
        .Q(ram_empty_i),
        .S(sig_stream_rst));
endmodule

(* ORIG_REF_NAME = "updn_cntr" *) 
module design_1_axi_dma_0_0_updn_cntr
   (sig_ok_to_post_rd_addr_reg,
    S,
    Q,
    \count_reg[6]_0 ,
    DI,
    sig_cmd_stat_rst_user_reg_n_cdc_from_reg,
    sig_posted_to_axi_2_reg,
    E,
    \sig_token_cntr_reg[0] ,
    \sig_token_cntr_reg[3] ,
    sig_posted_to_axi_2_reg_0,
    SR,
    ram_full_i_reg,
    D,
    m_axi_mm2s_aclk);
  output sig_ok_to_post_rd_addr_reg;
  output [3:0]S;
  output [4:0]Q;
  output [1:0]\count_reg[6]_0 ;
  output [0:0]DI;
  input sig_cmd_stat_rst_user_reg_n_cdc_from_reg;
  input sig_posted_to_axi_2_reg;
  input [0:0]E;
  input \sig_token_cntr_reg[0] ;
  input [3:0]\sig_token_cntr_reg[3] ;
  input sig_posted_to_axi_2_reg_0;
  input [0:0]SR;
  input [0:0]ram_full_i_reg;
  input [5:0]D;
  input m_axi_mm2s_aclk;

  wire [5:0]D;
  wire [0:0]DI;
  wire [0:0]E;
  wire [4:0]Q;
  wire [3:0]S;
  wire [0:0]SR;
  wire \count[0]_i_1_n_0 ;
  wire [1:0]\count_reg[6]_0 ;
  wire [6:5]count_reg__0;
  wire m_axi_mm2s_aclk;
  wire [0:0]ram_full_i_reg;
  wire sig_cmd_stat_rst_user_reg_n_cdc_from_reg;
  wire sig_ok_to_post_rd_addr0;
  wire sig_ok_to_post_rd_addr_i_3_n_0;
  wire sig_ok_to_post_rd_addr_reg;
  wire sig_posted_to_axi_2_reg;
  wire sig_posted_to_axi_2_reg_0;
  wire \sig_token_cntr_reg[0] ;
  wire [3:0]\sig_token_cntr_reg[3] ;

  LUT1 #(
    .INIT(2'h1)) 
    \count[0]_i_1 
       (.I0(Q[0]),
        .O(\count[0]_i_1_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \count_reg[0] 
       (.C(m_axi_mm2s_aclk),
        .CE(ram_full_i_reg),
        .D(\count[0]_i_1_n_0 ),
        .Q(Q[0]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \count_reg[1] 
       (.C(m_axi_mm2s_aclk),
        .CE(ram_full_i_reg),
        .D(D[0]),
        .Q(Q[1]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \count_reg[2] 
       (.C(m_axi_mm2s_aclk),
        .CE(ram_full_i_reg),
        .D(D[1]),
        .Q(Q[2]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \count_reg[3] 
       (.C(m_axi_mm2s_aclk),
        .CE(ram_full_i_reg),
        .D(D[2]),
        .Q(Q[3]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \count_reg[4] 
       (.C(m_axi_mm2s_aclk),
        .CE(ram_full_i_reg),
        .D(D[3]),
        .Q(Q[4]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \count_reg[5] 
       (.C(m_axi_mm2s_aclk),
        .CE(ram_full_i_reg),
        .D(D[4]),
        .Q(count_reg__0[5]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \count_reg[6] 
       (.C(m_axi_mm2s_aclk),
        .CE(ram_full_i_reg),
        .D(D[5]),
        .Q(count_reg__0[6]),
        .R(SR));
  LUT2 #(
    .INIT(4'h9)) 
    p_0_out_carry__0_i_1__0
       (.I0(count_reg__0[5]),
        .I1(count_reg__0[6]),
        .O(\count_reg[6]_0 [1]));
  LUT2 #(
    .INIT(4'h9)) 
    p_0_out_carry__0_i_2__0
       (.I0(Q[4]),
        .I1(count_reg__0[5]),
        .O(\count_reg[6]_0 [0]));
  LUT1 #(
    .INIT(2'h1)) 
    p_0_out_carry_i_1
       (.I0(Q[1]),
        .O(DI));
  LUT2 #(
    .INIT(4'h9)) 
    p_0_out_carry_i_2__0
       (.I0(Q[3]),
        .I1(Q[4]),
        .O(S[3]));
  LUT2 #(
    .INIT(4'h9)) 
    p_0_out_carry_i_3
       (.I0(Q[2]),
        .I1(Q[3]),
        .O(S[2]));
  LUT2 #(
    .INIT(4'h9)) 
    p_0_out_carry_i_4
       (.I0(Q[1]),
        .I1(Q[2]),
        .O(S[1]));
  LUT2 #(
    .INIT(4'h6)) 
    p_0_out_carry_i_5
       (.I0(Q[1]),
        .I1(E),
        .O(S[0]));
  LUT3 #(
    .INIT(8'h08)) 
    sig_ok_to_post_rd_addr_i_1
       (.I0(sig_ok_to_post_rd_addr0),
        .I1(sig_cmd_stat_rst_user_reg_n_cdc_from_reg),
        .I2(sig_posted_to_axi_2_reg),
        .O(sig_ok_to_post_rd_addr_reg));
  LUT6 #(
    .INIT(64'h0000000000D04D04)) 
    sig_ok_to_post_rd_addr_i_2
       (.I0(count_reg__0[6]),
        .I1(sig_ok_to_post_rd_addr_i_3_n_0),
        .I2(\sig_token_cntr_reg[0] ),
        .I3(\sig_token_cntr_reg[3] [2]),
        .I4(\sig_token_cntr_reg[3] [3]),
        .I5(sig_posted_to_axi_2_reg_0),
        .O(sig_ok_to_post_rd_addr0));
  LUT4 #(
    .INIT(16'h4513)) 
    sig_ok_to_post_rd_addr_i_3
       (.I0(count_reg__0[5]),
        .I1(\sig_token_cntr_reg[3] [0]),
        .I2(Q[4]),
        .I3(\sig_token_cntr_reg[3] [1]),
        .O(sig_ok_to_post_rd_addr_i_3_n_0));
endmodule

(* ORIG_REF_NAME = "updn_cntr" *) 
module design_1_axi_dma_0_0_updn_cntr__parameterized0
   (sig_clr_dbeat_cntr0_out,
    \sig_burst_dbeat_cntr_reg[3] ,
    D,
    sig_ibtt2dre_tready,
    SR,
    WEBWE,
    \sig_byte_cntr_reg[6] ,
    DIBDI,
    \sig_burst_dbeat_cntr_reg[3]_0 ,
    \sig_byte_cntr_reg[6]_0 ,
    sig_clr_dbc_reg,
    lvar_num_set,
    sig_dre2ibtt_tvalid,
    ram_full_i_reg,
    ram_full_i_reg_0,
    sig_cmd_stat_rst_user_reg_n_cdc_from_reg,
    ram_full_fb_i_reg,
    E,
    ram_full_fb_i_reg_0,
    sig_stream_rst,
    m_axi_s2mm_aclk);
  output sig_clr_dbeat_cntr0_out;
  output \sig_burst_dbeat_cntr_reg[3] ;
  output [6:0]D;
  output sig_ibtt2dre_tready;
  output [0:0]SR;
  output [0:0]WEBWE;
  output [0:0]\sig_byte_cntr_reg[6] ;
  input [0:0]DIBDI;
  input [3:0]\sig_burst_dbeat_cntr_reg[3]_0 ;
  input [6:0]\sig_byte_cntr_reg[6]_0 ;
  input sig_clr_dbc_reg;
  input [2:0]lvar_num_set;
  input sig_dre2ibtt_tvalid;
  input ram_full_i_reg;
  input ram_full_i_reg_0;
  input sig_cmd_stat_rst_user_reg_n_cdc_from_reg;
  input ram_full_fb_i_reg;
  input [0:0]E;
  input ram_full_fb_i_reg_0;
  input sig_stream_rst;
  input m_axi_s2mm_aclk;

  wire [6:0]D;
  wire [0:0]DIBDI;
  wire [0:0]E;
  wire [0:0]SR;
  wire [0:0]WEBWE;
  wire \count[0]_i_1_n_0 ;
  wire \count[1]_i_1_n_0 ;
  wire \count[2]_i_1_n_0 ;
  wire \count_reg_n_0_[0] ;
  wire \count_reg_n_0_[1] ;
  wire \count_reg_n_0_[2] ;
  wire [2:0]lvar_num_set;
  wire m_axi_s2mm_aclk;
  wire ram_full_fb_i_reg;
  wire ram_full_fb_i_reg_0;
  wire ram_full_i_reg;
  wire ram_full_i_reg_0;
  wire \sig_burst_dbeat_cntr_reg[3] ;
  wire [3:0]\sig_burst_dbeat_cntr_reg[3]_0 ;
  wire \sig_byte_cntr[1]_i_2_n_0 ;
  wire \sig_byte_cntr[4]_i_3_n_0 ;
  wire \sig_byte_cntr[6]_i_5_n_0 ;
  wire [0:0]\sig_byte_cntr_reg[6] ;
  wire [6:0]\sig_byte_cntr_reg[6]_0 ;
  wire sig_clr_dbc_reg;
  wire sig_clr_dbeat_cntr0_out;
  wire sig_cmd_stat_rst_user_reg_n_cdc_from_reg;
  wire sig_dre2ibtt_tvalid;
  wire sig_ibtt2dre_tready;
  wire sig_ld_byte_cntr__0;
  wire sig_stream_rst;

  LUT2 #(
    .INIT(4'h2)) 
    \DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM36_NO_ECC.ram_i_2__0 
       (.I0(\sig_burst_dbeat_cntr_reg[3] ),
        .I1(ram_full_fb_i_reg),
        .O(WEBWE));
  (* SOFT_HLUTNM = "soft_lutpair222" *) 
  LUT4 #(
    .INIT(16'h2DD2)) 
    \count[0]_i_1 
       (.I0(sig_clr_dbc_reg),
        .I1(ram_full_fb_i_reg_0),
        .I2(E),
        .I3(\count_reg_n_0_[0] ),
        .O(\count[0]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair222" *) 
  LUT5 #(
    .INIT(32'hBDBB4244)) 
    \count[1]_i_1 
       (.I0(\count_reg_n_0_[0] ),
        .I1(E),
        .I2(ram_full_fb_i_reg_0),
        .I3(sig_clr_dbc_reg),
        .I4(\count_reg_n_0_[1] ),
        .O(\count[1]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'hEFF7EFEF10081010)) 
    \count[2]_i_1 
       (.I0(\count_reg_n_0_[0] ),
        .I1(\count_reg_n_0_[1] ),
        .I2(E),
        .I3(ram_full_fb_i_reg_0),
        .I4(sig_clr_dbc_reg),
        .I5(\count_reg_n_0_[2] ),
        .O(\count[2]_i_1_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \count_reg[0] 
       (.C(m_axi_s2mm_aclk),
        .CE(1'b1),
        .D(\count[0]_i_1_n_0 ),
        .Q(\count_reg_n_0_[0] ),
        .R(sig_stream_rst));
  FDRE #(
    .INIT(1'b0)) 
    \count_reg[1] 
       (.C(m_axi_s2mm_aclk),
        .CE(1'b1),
        .D(\count[1]_i_1_n_0 ),
        .Q(\count_reg_n_0_[1] ),
        .R(sig_stream_rst));
  FDRE #(
    .INIT(1'b0)) 
    \count_reg[2] 
       (.C(m_axi_s2mm_aclk),
        .CE(1'b1),
        .D(\count[2]_i_1_n_0 ),
        .Q(\count_reg_n_0_[2] ),
        .R(sig_stream_rst));
  (* SOFT_HLUTNM = "soft_lutpair224" *) 
  LUT2 #(
    .INIT(4'hB)) 
    \sig_burst_dbeat_cntr[3]_i_1 
       (.I0(sig_clr_dbeat_cntr0_out),
        .I1(sig_cmd_stat_rst_user_reg_n_cdc_from_reg),
        .O(SR));
  (* SOFT_HLUTNM = "soft_lutpair223" *) 
  LUT4 #(
    .INIT(16'h8F70)) 
    \sig_byte_cntr[0]_i_1 
       (.I0(sig_clr_dbc_reg),
        .I1(\sig_burst_dbeat_cntr_reg[3] ),
        .I2(\sig_byte_cntr_reg[6]_0 [0]),
        .I3(lvar_num_set[0]),
        .O(D[0]));
  (* SOFT_HLUTNM = "soft_lutpair221" *) 
  LUT5 #(
    .INIT(32'h66969696)) 
    \sig_byte_cntr[1]_i_1 
       (.I0(\sig_byte_cntr[1]_i_2_n_0 ),
        .I1(lvar_num_set[1]),
        .I2(\sig_byte_cntr_reg[6]_0 [1]),
        .I3(\sig_burst_dbeat_cntr_reg[3] ),
        .I4(sig_clr_dbc_reg),
        .O(D[1]));
  (* SOFT_HLUTNM = "soft_lutpair223" *) 
  LUT4 #(
    .INIT(16'h2A00)) 
    \sig_byte_cntr[1]_i_2 
       (.I0(lvar_num_set[0]),
        .I1(sig_clr_dbc_reg),
        .I2(\sig_burst_dbeat_cntr_reg[3] ),
        .I3(\sig_byte_cntr_reg[6]_0 [0]),
        .O(\sig_byte_cntr[1]_i_2_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair220" *) 
  LUT5 #(
    .INIT(32'h66969696)) 
    \sig_byte_cntr[2]_i_1 
       (.I0(\sig_byte_cntr[4]_i_3_n_0 ),
        .I1(lvar_num_set[2]),
        .I2(\sig_byte_cntr_reg[6]_0 [2]),
        .I3(\sig_burst_dbeat_cntr_reg[3] ),
        .I4(sig_clr_dbc_reg),
        .O(D[2]));
  LUT6 #(
    .INIT(64'hA0171717A0E8E8E8)) 
    \sig_byte_cntr[3]_i_1 
       (.I0(\sig_byte_cntr[4]_i_3_n_0 ),
        .I1(\sig_byte_cntr_reg[6]_0 [2]),
        .I2(lvar_num_set[2]),
        .I3(sig_clr_dbc_reg),
        .I4(\sig_burst_dbeat_cntr_reg[3] ),
        .I5(\sig_byte_cntr_reg[6]_0 [3]),
        .O(D[3]));
  LUT6 #(
    .INIT(64'h000017FF0000E800)) 
    \sig_byte_cntr[4]_i_1 
       (.I0(lvar_num_set[2]),
        .I1(\sig_byte_cntr_reg[6]_0 [2]),
        .I2(\sig_byte_cntr[4]_i_3_n_0 ),
        .I3(\sig_byte_cntr_reg[6]_0 [3]),
        .I4(sig_ld_byte_cntr__0),
        .I5(\sig_byte_cntr_reg[6]_0 [4]),
        .O(D[4]));
  (* SOFT_HLUTNM = "soft_lutpair221" *) 
  LUT5 #(
    .INIT(32'hBFAA2A00)) 
    \sig_byte_cntr[4]_i_3 
       (.I0(lvar_num_set[1]),
        .I1(sig_clr_dbc_reg),
        .I2(\sig_burst_dbeat_cntr_reg[3] ),
        .I3(\sig_byte_cntr_reg[6]_0 [1]),
        .I4(\sig_byte_cntr[1]_i_2_n_0 ),
        .O(\sig_byte_cntr[4]_i_3_n_0 ));
  LUT6 #(
    .INIT(64'h007F7F7F00808080)) 
    \sig_byte_cntr[5]_i_1 
       (.I0(\sig_byte_cntr_reg[6]_0 [3]),
        .I1(\sig_byte_cntr[6]_i_5_n_0 ),
        .I2(\sig_byte_cntr_reg[6]_0 [4]),
        .I3(sig_clr_dbc_reg),
        .I4(\sig_burst_dbeat_cntr_reg[3] ),
        .I5(\sig_byte_cntr_reg[6]_0 [5]),
        .O(D[5]));
  (* SOFT_HLUTNM = "soft_lutpair224" *) 
  LUT3 #(
    .INIT(8'h4F)) 
    \sig_byte_cntr[6]_i_1 
       (.I0(\sig_burst_dbeat_cntr_reg[3] ),
        .I1(sig_clr_dbc_reg),
        .I2(sig_cmd_stat_rst_user_reg_n_cdc_from_reg),
        .O(\sig_byte_cntr_reg[6] ));
  LUT6 #(
    .INIT(64'h0002020202020202)) 
    \sig_byte_cntr[6]_i_2 
       (.I0(sig_dre2ibtt_tvalid),
        .I1(ram_full_i_reg),
        .I2(ram_full_i_reg_0),
        .I3(\count_reg_n_0_[2] ),
        .I4(\count_reg_n_0_[0] ),
        .I5(\count_reg_n_0_[1] ),
        .O(\sig_burst_dbeat_cntr_reg[3] ));
  LUT6 #(
    .INIT(64'h00007FFF00008000)) 
    \sig_byte_cntr[6]_i_3 
       (.I0(\sig_byte_cntr_reg[6]_0 [4]),
        .I1(\sig_byte_cntr[6]_i_5_n_0 ),
        .I2(\sig_byte_cntr_reg[6]_0 [3]),
        .I3(\sig_byte_cntr_reg[6]_0 [5]),
        .I4(sig_ld_byte_cntr__0),
        .I5(\sig_byte_cntr_reg[6]_0 [6]),
        .O(D[6]));
  LUT6 #(
    .INIT(64'hBA32BA2032202020)) 
    \sig_byte_cntr[6]_i_5 
       (.I0(lvar_num_set[2]),
        .I1(sig_ld_byte_cntr__0),
        .I2(\sig_byte_cntr_reg[6]_0 [2]),
        .I3(\sig_byte_cntr[1]_i_2_n_0 ),
        .I4(\sig_byte_cntr_reg[6]_0 [1]),
        .I5(lvar_num_set[1]),
        .O(\sig_byte_cntr[6]_i_5_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair220" *) 
  LUT2 #(
    .INIT(4'h8)) 
    \sig_byte_cntr[6]_i_6 
       (.I0(sig_clr_dbc_reg),
        .I1(\sig_burst_dbeat_cntr_reg[3] ),
        .O(sig_ld_byte_cntr__0));
  LUT6 #(
    .INIT(64'hA888888888888888)) 
    sig_clr_dbc_reg_i_1
       (.I0(\sig_burst_dbeat_cntr_reg[3] ),
        .I1(DIBDI),
        .I2(\sig_burst_dbeat_cntr_reg[3]_0 [3]),
        .I3(\sig_burst_dbeat_cntr_reg[3]_0 [2]),
        .I4(\sig_burst_dbeat_cntr_reg[3]_0 [0]),
        .I5(\sig_burst_dbeat_cntr_reg[3]_0 [1]),
        .O(sig_clr_dbeat_cntr0_out));
  LUT5 #(
    .INIT(32'h0000007F)) 
    sig_eop_sent_reg_i_2
       (.I0(\count_reg_n_0_[1] ),
        .I1(\count_reg_n_0_[0] ),
        .I2(\count_reg_n_0_[2] ),
        .I3(ram_full_i_reg_0),
        .I4(ram_full_i_reg),
        .O(sig_ibtt2dre_tready));
endmodule

(* ORIG_REF_NAME = "wr_bin_cntr" *) 
module design_1_axi_dma_0_0_wr_bin_cntr
   (Q,
    ram_full_i_reg,
    ram_empty_i0__3,
    \gc1.count_d2_reg[6] ,
    \gc1.count_d1_reg[6] ,
    E,
    ram_full_fb_i_reg,
    p_7_out,
    out,
    sig_stream_rst,
    WEBWE,
    m_axi_s2mm_aclk);
  output [6:0]Q;
  output ram_full_i_reg;
  output ram_empty_i0__3;
  input [6:0]\gc1.count_d2_reg[6] ;
  input [6:0]\gc1.count_d1_reg[6] ;
  input [0:0]E;
  input ram_full_fb_i_reg;
  input p_7_out;
  input out;
  input sig_stream_rst;
  input [0:0]WEBWE;
  input m_axi_s2mm_aclk;

  wire [0:0]E;
  wire [6:0]Q;
  wire [0:0]WEBWE;
  wire [6:0]\gc1.count_d1_reg[6] ;
  wire [6:0]\gc1.count_d2_reg[6] ;
  wire \gcc0.gc0.count[6]_i_2__0_n_0 ;
  wire \gntv_or_sync_fifo.gl0.rd/grss.rsts/comp0 ;
  wire \gntv_or_sync_fifo.gl0.rd/grss.rsts/comp1 ;
  wire \gwss.wsts/comp1 ;
  wire m_axi_s2mm_aclk;
  wire out;
  wire [6:0]p_12_out;
  wire p_7_out;
  wire [6:0]plusOp__0;
  wire ram_empty_fb_i_i_3__0_n_0;
  wire ram_empty_fb_i_i_4__0_n_0;
  wire ram_empty_i0__3;
  wire ram_full_fb_i_i_4__0_n_0;
  wire ram_full_fb_i_i_5__0_n_0;
  wire ram_full_fb_i_i_6__0_n_0;
  wire ram_full_fb_i_i_7_n_0;
  wire ram_full_fb_i_reg;
  wire ram_full_i_reg;
  wire sig_stream_rst;

  LUT1 #(
    .INIT(2'h1)) 
    \gcc0.gc0.count[0]_i_1__0 
       (.I0(p_12_out[0]),
        .O(plusOp__0[0]));
  (* SOFT_HLUTNM = "soft_lutpair215" *) 
  LUT2 #(
    .INIT(4'h6)) 
    \gcc0.gc0.count[1]_i_1__0 
       (.I0(p_12_out[0]),
        .I1(p_12_out[1]),
        .O(plusOp__0[1]));
  (* SOFT_HLUTNM = "soft_lutpair216" *) 
  LUT3 #(
    .INIT(8'h78)) 
    \gcc0.gc0.count[2]_i_1__0 
       (.I0(p_12_out[0]),
        .I1(p_12_out[1]),
        .I2(p_12_out[2]),
        .O(plusOp__0[2]));
  (* SOFT_HLUTNM = "soft_lutpair216" *) 
  LUT4 #(
    .INIT(16'h7F80)) 
    \gcc0.gc0.count[3]_i_1__0 
       (.I0(p_12_out[1]),
        .I1(p_12_out[0]),
        .I2(p_12_out[2]),
        .I3(p_12_out[3]),
        .O(plusOp__0[3]));
  (* SOFT_HLUTNM = "soft_lutpair214" *) 
  LUT5 #(
    .INIT(32'h7FFF8000)) 
    \gcc0.gc0.count[4]_i_1__0 
       (.I0(p_12_out[2]),
        .I1(p_12_out[0]),
        .I2(p_12_out[1]),
        .I3(p_12_out[3]),
        .I4(p_12_out[4]),
        .O(plusOp__0[4]));
  LUT6 #(
    .INIT(64'h7FFFFFFF80000000)) 
    \gcc0.gc0.count[5]_i_1__0 
       (.I0(p_12_out[3]),
        .I1(p_12_out[1]),
        .I2(p_12_out[0]),
        .I3(p_12_out[2]),
        .I4(p_12_out[4]),
        .I5(p_12_out[5]),
        .O(plusOp__0[5]));
  LUT3 #(
    .INIT(8'h78)) 
    \gcc0.gc0.count[6]_i_1__0 
       (.I0(\gcc0.gc0.count[6]_i_2__0_n_0 ),
        .I1(p_12_out[5]),
        .I2(p_12_out[6]),
        .O(plusOp__0[6]));
  (* SOFT_HLUTNM = "soft_lutpair214" *) 
  LUT5 #(
    .INIT(32'h80000000)) 
    \gcc0.gc0.count[6]_i_2__0 
       (.I0(p_12_out[4]),
        .I1(p_12_out[2]),
        .I2(p_12_out[0]),
        .I3(p_12_out[1]),
        .I4(p_12_out[3]),
        .O(\gcc0.gc0.count[6]_i_2__0_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \gcc0.gc0.count_d1_reg[0] 
       (.C(m_axi_s2mm_aclk),
        .CE(WEBWE),
        .D(p_12_out[0]),
        .Q(Q[0]),
        .R(sig_stream_rst));
  FDRE #(
    .INIT(1'b0)) 
    \gcc0.gc0.count_d1_reg[1] 
       (.C(m_axi_s2mm_aclk),
        .CE(WEBWE),
        .D(p_12_out[1]),
        .Q(Q[1]),
        .R(sig_stream_rst));
  FDRE #(
    .INIT(1'b0)) 
    \gcc0.gc0.count_d1_reg[2] 
       (.C(m_axi_s2mm_aclk),
        .CE(WEBWE),
        .D(p_12_out[2]),
        .Q(Q[2]),
        .R(sig_stream_rst));
  FDRE #(
    .INIT(1'b0)) 
    \gcc0.gc0.count_d1_reg[3] 
       (.C(m_axi_s2mm_aclk),
        .CE(WEBWE),
        .D(p_12_out[3]),
        .Q(Q[3]),
        .R(sig_stream_rst));
  FDRE #(
    .INIT(1'b0)) 
    \gcc0.gc0.count_d1_reg[4] 
       (.C(m_axi_s2mm_aclk),
        .CE(WEBWE),
        .D(p_12_out[4]),
        .Q(Q[4]),
        .R(sig_stream_rst));
  FDRE #(
    .INIT(1'b0)) 
    \gcc0.gc0.count_d1_reg[5] 
       (.C(m_axi_s2mm_aclk),
        .CE(WEBWE),
        .D(p_12_out[5]),
        .Q(Q[5]),
        .R(sig_stream_rst));
  FDRE #(
    .INIT(1'b0)) 
    \gcc0.gc0.count_d1_reg[6] 
       (.C(m_axi_s2mm_aclk),
        .CE(WEBWE),
        .D(p_12_out[6]),
        .Q(Q[6]),
        .R(sig_stream_rst));
  FDSE #(
    .INIT(1'b1)) 
    \gcc0.gc0.count_reg[0] 
       (.C(m_axi_s2mm_aclk),
        .CE(WEBWE),
        .D(plusOp__0[0]),
        .Q(p_12_out[0]),
        .S(sig_stream_rst));
  FDRE #(
    .INIT(1'b0)) 
    \gcc0.gc0.count_reg[1] 
       (.C(m_axi_s2mm_aclk),
        .CE(WEBWE),
        .D(plusOp__0[1]),
        .Q(p_12_out[1]),
        .R(sig_stream_rst));
  FDRE #(
    .INIT(1'b0)) 
    \gcc0.gc0.count_reg[2] 
       (.C(m_axi_s2mm_aclk),
        .CE(WEBWE),
        .D(plusOp__0[2]),
        .Q(p_12_out[2]),
        .R(sig_stream_rst));
  FDRE #(
    .INIT(1'b0)) 
    \gcc0.gc0.count_reg[3] 
       (.C(m_axi_s2mm_aclk),
        .CE(WEBWE),
        .D(plusOp__0[3]),
        .Q(p_12_out[3]),
        .R(sig_stream_rst));
  FDRE #(
    .INIT(1'b0)) 
    \gcc0.gc0.count_reg[4] 
       (.C(m_axi_s2mm_aclk),
        .CE(WEBWE),
        .D(plusOp__0[4]),
        .Q(p_12_out[4]),
        .R(sig_stream_rst));
  FDRE #(
    .INIT(1'b0)) 
    \gcc0.gc0.count_reg[5] 
       (.C(m_axi_s2mm_aclk),
        .CE(WEBWE),
        .D(plusOp__0[5]),
        .Q(p_12_out[5]),
        .R(sig_stream_rst));
  FDRE #(
    .INIT(1'b0)) 
    \gcc0.gc0.count_reg[6] 
       (.C(m_axi_s2mm_aclk),
        .CE(WEBWE),
        .D(plusOp__0[6]),
        .Q(p_12_out[6]),
        .R(sig_stream_rst));
  LUT6 #(
    .INIT(64'hDDDDFFFFD000D000)) 
    ram_empty_fb_i_i_1__1
       (.I0(E),
        .I1(ram_full_fb_i_reg),
        .I2(\gntv_or_sync_fifo.gl0.rd/grss.rsts/comp1 ),
        .I3(p_7_out),
        .I4(\gntv_or_sync_fifo.gl0.rd/grss.rsts/comp0 ),
        .I5(out),
        .O(ram_empty_i0__3));
  LUT6 #(
    .INIT(64'h1001000000001001)) 
    ram_empty_fb_i_i_2__1
       (.I0(ram_empty_fb_i_i_3__0_n_0),
        .I1(ram_empty_fb_i_i_4__0_n_0),
        .I2(Q[3]),
        .I3(\gc1.count_d1_reg[6] [3]),
        .I4(Q[2]),
        .I5(\gc1.count_d1_reg[6] [2]),
        .O(\gntv_or_sync_fifo.gl0.rd/grss.rsts/comp1 ));
  LUT6 #(
    .INIT(64'h6FF6FFFFFFFF6FF6)) 
    ram_empty_fb_i_i_3__0
       (.I0(Q[5]),
        .I1(\gc1.count_d1_reg[6] [5]),
        .I2(\gc1.count_d1_reg[6] [4]),
        .I3(Q[4]),
        .I4(\gc1.count_d1_reg[6] [6]),
        .I5(Q[6]),
        .O(ram_empty_fb_i_i_3__0_n_0));
  LUT4 #(
    .INIT(16'h6FF6)) 
    ram_empty_fb_i_i_4__0
       (.I0(Q[1]),
        .I1(\gc1.count_d1_reg[6] [1]),
        .I2(Q[0]),
        .I3(\gc1.count_d1_reg[6] [0]),
        .O(ram_empty_fb_i_i_4__0_n_0));
  LUT5 #(
    .INIT(32'h0C0CEECC)) 
    ram_full_fb_i_i_1__1
       (.I0(E),
        .I1(ram_full_fb_i_reg),
        .I2(\gntv_or_sync_fifo.gl0.rd/grss.rsts/comp0 ),
        .I3(\gwss.wsts/comp1 ),
        .I4(p_7_out),
        .O(ram_full_i_reg));
  LUT6 #(
    .INIT(64'h1001000000001001)) 
    ram_full_fb_i_i_2__0
       (.I0(ram_full_fb_i_i_4__0_n_0),
        .I1(ram_full_fb_i_i_5__0_n_0),
        .I2(Q[3]),
        .I3(\gc1.count_d2_reg[6] [3]),
        .I4(Q[2]),
        .I5(\gc1.count_d2_reg[6] [2]),
        .O(\gntv_or_sync_fifo.gl0.rd/grss.rsts/comp0 ));
  LUT6 #(
    .INIT(64'h1001000000001001)) 
    ram_full_fb_i_i_3__1
       (.I0(ram_full_fb_i_i_6__0_n_0),
        .I1(ram_full_fb_i_i_7_n_0),
        .I2(p_12_out[3]),
        .I3(\gc1.count_d2_reg[6] [3]),
        .I4(p_12_out[2]),
        .I5(\gc1.count_d2_reg[6] [2]),
        .O(\gwss.wsts/comp1 ));
  LUT6 #(
    .INIT(64'h6FF6FFFFFFFF6FF6)) 
    ram_full_fb_i_i_4__0
       (.I0(Q[5]),
        .I1(\gc1.count_d2_reg[6] [5]),
        .I2(\gc1.count_d2_reg[6] [4]),
        .I3(Q[4]),
        .I4(\gc1.count_d2_reg[6] [6]),
        .I5(Q[6]),
        .O(ram_full_fb_i_i_4__0_n_0));
  LUT4 #(
    .INIT(16'h6FF6)) 
    ram_full_fb_i_i_5__0
       (.I0(Q[1]),
        .I1(\gc1.count_d2_reg[6] [1]),
        .I2(Q[0]),
        .I3(\gc1.count_d2_reg[6] [0]),
        .O(ram_full_fb_i_i_5__0_n_0));
  LUT6 #(
    .INIT(64'h6FF6FFFFFFFF6FF6)) 
    ram_full_fb_i_i_6__0
       (.I0(p_12_out[5]),
        .I1(\gc1.count_d2_reg[6] [5]),
        .I2(\gc1.count_d2_reg[6] [4]),
        .I3(p_12_out[4]),
        .I4(\gc1.count_d2_reg[6] [6]),
        .I5(p_12_out[6]),
        .O(ram_full_fb_i_i_6__0_n_0));
  (* SOFT_HLUTNM = "soft_lutpair215" *) 
  LUT4 #(
    .INIT(16'h6FF6)) 
    ram_full_fb_i_i_7
       (.I0(p_12_out[1]),
        .I1(\gc1.count_d2_reg[6] [1]),
        .I2(p_12_out[0]),
        .I3(\gc1.count_d2_reg[6] [0]),
        .O(ram_full_fb_i_i_7_n_0));
endmodule

(* ORIG_REF_NAME = "wr_bin_cntr" *) 
module design_1_axi_dma_0_0_wr_bin_cntr_19
   (ram_empty_fb_i_reg,
    Q,
    \gcc0.gc0.count_d1_reg[6]_0 ,
    \gc1.count_d1_reg[3] ,
    \gc1.count_d1_reg[6] ,
    SR,
    E,
    m_axi_mm2s_aclk);
  output ram_empty_fb_i_reg;
  output [6:0]Q;
  output [6:0]\gcc0.gc0.count_d1_reg[6]_0 ;
  input \gc1.count_d1_reg[3] ;
  input [4:0]\gc1.count_d1_reg[6] ;
  input [0:0]SR;
  input [0:0]E;
  input m_axi_mm2s_aclk;

  wire [0:0]E;
  wire [6:0]Q;
  wire [0:0]SR;
  wire \gc1.count_d1_reg[3] ;
  wire [4:0]\gc1.count_d1_reg[6] ;
  wire \gcc0.gc0.count[6]_i_2_n_0 ;
  wire [6:0]\gcc0.gc0.count_d1_reg[6]_0 ;
  wire m_axi_mm2s_aclk;
  wire [6:0]plusOp__2;
  wire ram_empty_fb_i_i_4_n_0;
  wire ram_empty_fb_i_reg;

  LUT1 #(
    .INIT(2'h1)) 
    \gcc0.gc0.count[0]_i_1 
       (.I0(\gcc0.gc0.count_d1_reg[6]_0 [0]),
        .O(plusOp__2[0]));
  LUT2 #(
    .INIT(4'h6)) 
    \gcc0.gc0.count[1]_i_1 
       (.I0(\gcc0.gc0.count_d1_reg[6]_0 [0]),
        .I1(\gcc0.gc0.count_d1_reg[6]_0 [1]),
        .O(plusOp__2[1]));
  (* SOFT_HLUTNM = "soft_lutpair157" *) 
  LUT3 #(
    .INIT(8'h6A)) 
    \gcc0.gc0.count[2]_i_1 
       (.I0(\gcc0.gc0.count_d1_reg[6]_0 [2]),
        .I1(\gcc0.gc0.count_d1_reg[6]_0 [1]),
        .I2(\gcc0.gc0.count_d1_reg[6]_0 [0]),
        .O(plusOp__2[2]));
  (* SOFT_HLUTNM = "soft_lutpair157" *) 
  LUT4 #(
    .INIT(16'h6AAA)) 
    \gcc0.gc0.count[3]_i_1 
       (.I0(\gcc0.gc0.count_d1_reg[6]_0 [3]),
        .I1(\gcc0.gc0.count_d1_reg[6]_0 [0]),
        .I2(\gcc0.gc0.count_d1_reg[6]_0 [1]),
        .I3(\gcc0.gc0.count_d1_reg[6]_0 [2]),
        .O(plusOp__2[3]));
  (* SOFT_HLUTNM = "soft_lutpair156" *) 
  LUT5 #(
    .INIT(32'h6AAAAAAA)) 
    \gcc0.gc0.count[4]_i_1 
       (.I0(\gcc0.gc0.count_d1_reg[6]_0 [4]),
        .I1(\gcc0.gc0.count_d1_reg[6]_0 [2]),
        .I2(\gcc0.gc0.count_d1_reg[6]_0 [1]),
        .I3(\gcc0.gc0.count_d1_reg[6]_0 [0]),
        .I4(\gcc0.gc0.count_d1_reg[6]_0 [3]),
        .O(plusOp__2[4]));
  LUT6 #(
    .INIT(64'h6AAAAAAAAAAAAAAA)) 
    \gcc0.gc0.count[5]_i_1 
       (.I0(\gcc0.gc0.count_d1_reg[6]_0 [5]),
        .I1(\gcc0.gc0.count_d1_reg[6]_0 [3]),
        .I2(\gcc0.gc0.count_d1_reg[6]_0 [0]),
        .I3(\gcc0.gc0.count_d1_reg[6]_0 [1]),
        .I4(\gcc0.gc0.count_d1_reg[6]_0 [2]),
        .I5(\gcc0.gc0.count_d1_reg[6]_0 [4]),
        .O(plusOp__2[5]));
  LUT3 #(
    .INIT(8'h6A)) 
    \gcc0.gc0.count[6]_i_1 
       (.I0(\gcc0.gc0.count_d1_reg[6]_0 [6]),
        .I1(\gcc0.gc0.count[6]_i_2_n_0 ),
        .I2(\gcc0.gc0.count_d1_reg[6]_0 [5]),
        .O(plusOp__2[6]));
  (* SOFT_HLUTNM = "soft_lutpair156" *) 
  LUT5 #(
    .INIT(32'h80000000)) 
    \gcc0.gc0.count[6]_i_2 
       (.I0(\gcc0.gc0.count_d1_reg[6]_0 [4]),
        .I1(\gcc0.gc0.count_d1_reg[6]_0 [2]),
        .I2(\gcc0.gc0.count_d1_reg[6]_0 [1]),
        .I3(\gcc0.gc0.count_d1_reg[6]_0 [0]),
        .I4(\gcc0.gc0.count_d1_reg[6]_0 [3]),
        .O(\gcc0.gc0.count[6]_i_2_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \gcc0.gc0.count_d1_reg[0] 
       (.C(m_axi_mm2s_aclk),
        .CE(E),
        .D(\gcc0.gc0.count_d1_reg[6]_0 [0]),
        .Q(Q[0]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \gcc0.gc0.count_d1_reg[1] 
       (.C(m_axi_mm2s_aclk),
        .CE(E),
        .D(\gcc0.gc0.count_d1_reg[6]_0 [1]),
        .Q(Q[1]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \gcc0.gc0.count_d1_reg[2] 
       (.C(m_axi_mm2s_aclk),
        .CE(E),
        .D(\gcc0.gc0.count_d1_reg[6]_0 [2]),
        .Q(Q[2]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \gcc0.gc0.count_d1_reg[3] 
       (.C(m_axi_mm2s_aclk),
        .CE(E),
        .D(\gcc0.gc0.count_d1_reg[6]_0 [3]),
        .Q(Q[3]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \gcc0.gc0.count_d1_reg[4] 
       (.C(m_axi_mm2s_aclk),
        .CE(E),
        .D(\gcc0.gc0.count_d1_reg[6]_0 [4]),
        .Q(Q[4]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \gcc0.gc0.count_d1_reg[5] 
       (.C(m_axi_mm2s_aclk),
        .CE(E),
        .D(\gcc0.gc0.count_d1_reg[6]_0 [5]),
        .Q(Q[5]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \gcc0.gc0.count_d1_reg[6] 
       (.C(m_axi_mm2s_aclk),
        .CE(E),
        .D(\gcc0.gc0.count_d1_reg[6]_0 [6]),
        .Q(Q[6]),
        .R(SR));
  FDSE #(
    .INIT(1'b1)) 
    \gcc0.gc0.count_reg[0] 
       (.C(m_axi_mm2s_aclk),
        .CE(E),
        .D(plusOp__2[0]),
        .Q(\gcc0.gc0.count_d1_reg[6]_0 [0]),
        .S(SR));
  FDRE #(
    .INIT(1'b0)) 
    \gcc0.gc0.count_reg[1] 
       (.C(m_axi_mm2s_aclk),
        .CE(E),
        .D(plusOp__2[1]),
        .Q(\gcc0.gc0.count_d1_reg[6]_0 [1]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \gcc0.gc0.count_reg[2] 
       (.C(m_axi_mm2s_aclk),
        .CE(E),
        .D(plusOp__2[2]),
        .Q(\gcc0.gc0.count_d1_reg[6]_0 [2]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \gcc0.gc0.count_reg[3] 
       (.C(m_axi_mm2s_aclk),
        .CE(E),
        .D(plusOp__2[3]),
        .Q(\gcc0.gc0.count_d1_reg[6]_0 [3]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \gcc0.gc0.count_reg[4] 
       (.C(m_axi_mm2s_aclk),
        .CE(E),
        .D(plusOp__2[4]),
        .Q(\gcc0.gc0.count_d1_reg[6]_0 [4]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \gcc0.gc0.count_reg[5] 
       (.C(m_axi_mm2s_aclk),
        .CE(E),
        .D(plusOp__2[5]),
        .Q(\gcc0.gc0.count_d1_reg[6]_0 [5]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \gcc0.gc0.count_reg[6] 
       (.C(m_axi_mm2s_aclk),
        .CE(E),
        .D(plusOp__2[6]),
        .Q(\gcc0.gc0.count_d1_reg[6]_0 [6]),
        .R(SR));
  LUT6 #(
    .INIT(64'hEFFEFFFFFFFFEFFE)) 
    ram_empty_fb_i_i_2
       (.I0(ram_empty_fb_i_i_4_n_0),
        .I1(\gc1.count_d1_reg[3] ),
        .I2(\gc1.count_d1_reg[6] [4]),
        .I3(Q[6]),
        .I4(\gc1.count_d1_reg[6] [3]),
        .I5(Q[5]),
        .O(ram_empty_fb_i_reg));
  LUT6 #(
    .INIT(64'h6FF6FFFFFFFF6FF6)) 
    ram_empty_fb_i_i_4
       (.I0(Q[0]),
        .I1(\gc1.count_d1_reg[6] [0]),
        .I2(Q[1]),
        .I3(\gc1.count_d1_reg[6] [1]),
        .I4(\gc1.count_d1_reg[6] [2]),
        .I5(Q[2]),
        .O(ram_empty_fb_i_i_4_n_0));
endmodule

(* ORIG_REF_NAME = "wr_bin_cntr" *) 
module design_1_axi_dma_0_0_wr_bin_cntr__parameterized0
   (ram_empty_i0__3,
    \gpr1.dout_i_reg[1] ,
    ram_full_i_reg,
    \gv.ram_valid_d1_reg ,
    out,
    sig_clr_dbc_reg,
    ram_empty_fb_i_reg,
    \gc1.count_d2_reg[2] ,
    Q,
    sig_stream_rst,
    E,
    m_axi_s2mm_aclk);
  output ram_empty_i0__3;
  output [2:0]\gpr1.dout_i_reg[1] ;
  output ram_full_i_reg;
  input \gv.ram_valid_d1_reg ;
  input out;
  input sig_clr_dbc_reg;
  input ram_empty_fb_i_reg;
  input [2:0]\gc1.count_d2_reg[2] ;
  input [2:0]Q;
  input sig_stream_rst;
  input [0:0]E;
  input m_axi_s2mm_aclk;

  wire [0:0]E;
  wire [2:0]Q;
  wire [2:0]\gc1.count_d2_reg[2] ;
  wire \gcc0.gc0.count[0]_i_1__1_n_0 ;
  wire \gcc0.gc0.count[1]_i_1__1_n_0 ;
  wire \gcc0.gc0.count[2]_i_2_n_0 ;
  wire \gntv_or_sync_fifo.gl0.rd/grss.rsts/comp1 ;
  wire [2:0]\gpr1.dout_i_reg[1] ;
  wire \gv.ram_valid_d1_reg ;
  wire \gwss.wsts/comp0 ;
  wire \gwss.wsts/comp1 ;
  wire m_axi_s2mm_aclk;
  wire out;
  wire [2:0]p_12_out;
  wire ram_empty_fb_i_reg;
  wire ram_empty_i0__3;
  wire ram_full_i_reg;
  wire sig_clr_dbc_reg;
  wire sig_stream_rst;

  LUT1 #(
    .INIT(2'h1)) 
    \gcc0.gc0.count[0]_i_1__1 
       (.I0(p_12_out[0]),
        .O(\gcc0.gc0.count[0]_i_1__1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair226" *) 
  LUT2 #(
    .INIT(4'h6)) 
    \gcc0.gc0.count[1]_i_1__1 
       (.I0(p_12_out[0]),
        .I1(p_12_out[1]),
        .O(\gcc0.gc0.count[1]_i_1__1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair226" *) 
  LUT3 #(
    .INIT(8'h78)) 
    \gcc0.gc0.count[2]_i_2 
       (.I0(p_12_out[0]),
        .I1(p_12_out[1]),
        .I2(p_12_out[2]),
        .O(\gcc0.gc0.count[2]_i_2_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \gcc0.gc0.count_d1_reg[0] 
       (.C(m_axi_s2mm_aclk),
        .CE(E),
        .D(p_12_out[0]),
        .Q(\gpr1.dout_i_reg[1] [0]),
        .R(sig_stream_rst));
  FDRE #(
    .INIT(1'b0)) 
    \gcc0.gc0.count_d1_reg[1] 
       (.C(m_axi_s2mm_aclk),
        .CE(E),
        .D(p_12_out[1]),
        .Q(\gpr1.dout_i_reg[1] [1]),
        .R(sig_stream_rst));
  FDRE #(
    .INIT(1'b0)) 
    \gcc0.gc0.count_d1_reg[2] 
       (.C(m_axi_s2mm_aclk),
        .CE(E),
        .D(p_12_out[2]),
        .Q(\gpr1.dout_i_reg[1] [2]),
        .R(sig_stream_rst));
  FDSE #(
    .INIT(1'b1)) 
    \gcc0.gc0.count_reg[0] 
       (.C(m_axi_s2mm_aclk),
        .CE(E),
        .D(\gcc0.gc0.count[0]_i_1__1_n_0 ),
        .Q(p_12_out[0]),
        .S(sig_stream_rst));
  FDRE #(
    .INIT(1'b0)) 
    \gcc0.gc0.count_reg[1] 
       (.C(m_axi_s2mm_aclk),
        .CE(E),
        .D(\gcc0.gc0.count[1]_i_1__1_n_0 ),
        .Q(p_12_out[1]),
        .R(sig_stream_rst));
  FDRE #(
    .INIT(1'b0)) 
    \gcc0.gc0.count_reg[2] 
       (.C(m_axi_s2mm_aclk),
        .CE(E),
        .D(\gcc0.gc0.count[2]_i_2_n_0 ),
        .Q(p_12_out[2]),
        .R(sig_stream_rst));
  LUT6 #(
    .INIT(64'hFF0FFFFF88008888)) 
    ram_empty_fb_i_i_1__0
       (.I0(\gntv_or_sync_fifo.gl0.rd/grss.rsts/comp1 ),
        .I1(\gv.ram_valid_d1_reg ),
        .I2(\gwss.wsts/comp0 ),
        .I3(out),
        .I4(sig_clr_dbc_reg),
        .I5(ram_empty_fb_i_reg),
        .O(ram_empty_i0__3));
  LUT6 #(
    .INIT(64'h9009000000009009)) 
    ram_empty_fb_i_i_2__0
       (.I0(\gpr1.dout_i_reg[1] [1]),
        .I1(Q[1]),
        .I2(Q[0]),
        .I3(\gpr1.dout_i_reg[1] [0]),
        .I4(Q[2]),
        .I5(\gpr1.dout_i_reg[1] [2]),
        .O(\gntv_or_sync_fifo.gl0.rd/grss.rsts/comp1 ));
  LUT5 #(
    .INIT(32'h5500FFC0)) 
    ram_full_fb_i_i_1__0
       (.I0(\gwss.wsts/comp0 ),
        .I1(sig_clr_dbc_reg),
        .I2(\gwss.wsts/comp1 ),
        .I3(out),
        .I4(\gv.ram_valid_d1_reg ),
        .O(ram_full_i_reg));
  LUT6 #(
    .INIT(64'h9009000000009009)) 
    ram_full_fb_i_i_2__1
       (.I0(\gpr1.dout_i_reg[1] [1]),
        .I1(\gc1.count_d2_reg[2] [1]),
        .I2(\gc1.count_d2_reg[2] [0]),
        .I3(\gpr1.dout_i_reg[1] [0]),
        .I4(\gc1.count_d2_reg[2] [2]),
        .I5(\gpr1.dout_i_reg[1] [2]),
        .O(\gwss.wsts/comp0 ));
  LUT6 #(
    .INIT(64'h9009000000009009)) 
    ram_full_fb_i_i_3__0
       (.I0(p_12_out[1]),
        .I1(\gc1.count_d2_reg[2] [1]),
        .I2(\gc1.count_d2_reg[2] [0]),
        .I3(p_12_out[0]),
        .I4(\gc1.count_d2_reg[2] [2]),
        .I5(p_12_out[2]),
        .O(\gwss.wsts/comp1 ));
endmodule

(* ORIG_REF_NAME = "wr_logic" *) 
module design_1_axi_dma_0_0_wr_logic
   (ram_empty_i_reg,
    \sig_burst_dbeat_cntr_reg[3] ,
    Q,
    ram_empty_i0__3,
    sig_stream_rst,
    m_axi_s2mm_aclk,
    \gc1.count_d2_reg[6] ,
    \gc1.count_d1_reg[6] ,
    E,
    p_7_out,
    out,
    WEBWE);
  output ram_empty_i_reg;
  output \sig_burst_dbeat_cntr_reg[3] ;
  output [6:0]Q;
  output ram_empty_i0__3;
  input sig_stream_rst;
  input m_axi_s2mm_aclk;
  input [6:0]\gc1.count_d2_reg[6] ;
  input [6:0]\gc1.count_d1_reg[6] ;
  input [0:0]E;
  input p_7_out;
  input out;
  input [0:0]WEBWE;

  wire [0:0]E;
  wire [6:0]Q;
  wire [0:0]WEBWE;
  wire [6:0]\gc1.count_d1_reg[6] ;
  wire [6:0]\gc1.count_d2_reg[6] ;
  wire m_axi_s2mm_aclk;
  wire out;
  wire p_7_out;
  wire ram_empty_i0__3;
  wire ram_empty_i_reg;
  wire \sig_burst_dbeat_cntr_reg[3] ;
  wire sig_stream_rst;
  wire wpntr_n_7;

  design_1_axi_dma_0_0_wr_status_flags_ss \gwss.wsts 
       (.m_axi_s2mm_aclk(m_axi_s2mm_aclk),
        .ram_empty_i_reg(ram_empty_i_reg),
        .ram_full_fb_i_reg_0(wpntr_n_7),
        .\sig_burst_dbeat_cntr_reg[3] (\sig_burst_dbeat_cntr_reg[3] ),
        .sig_stream_rst(sig_stream_rst));
  design_1_axi_dma_0_0_wr_bin_cntr wpntr
       (.E(E),
        .Q(Q),
        .WEBWE(WEBWE),
        .\gc1.count_d1_reg[6] (\gc1.count_d1_reg[6] ),
        .\gc1.count_d2_reg[6] (\gc1.count_d2_reg[6] ),
        .m_axi_s2mm_aclk(m_axi_s2mm_aclk),
        .out(out),
        .p_7_out(p_7_out),
        .ram_empty_i0__3(ram_empty_i0__3),
        .ram_full_fb_i_reg(ram_empty_i_reg),
        .ram_full_i_reg(wpntr_n_7),
        .sig_stream_rst(sig_stream_rst));
endmodule

(* ORIG_REF_NAME = "wr_logic" *) 
module design_1_axi_dma_0_0_wr_logic_17
   (out,
    \DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM36_NO_ECC.ram ,
    ram_empty_fb_i_reg,
    Q,
    sig_ok_to_post_rd_addr_reg,
    \gcc0.gc0.count_d1_reg[6] ,
    sig_cmd_stat_rst_user_reg_n_cdc_from_reg__0,
    m_axi_mm2s_aclk,
    \gc1.count_d1_reg[3] ,
    \gc1.count_d1_reg[6] ,
    sig_posted_to_axi_2_reg,
    \sig_token_cntr_reg[3] ,
    SR,
    E);
  output out;
  output \DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM36_NO_ECC.ram ;
  output ram_empty_fb_i_reg;
  output [6:0]Q;
  output sig_ok_to_post_rd_addr_reg;
  output [6:0]\gcc0.gc0.count_d1_reg[6] ;
  input sig_cmd_stat_rst_user_reg_n_cdc_from_reg__0;
  input m_axi_mm2s_aclk;
  input \gc1.count_d1_reg[3] ;
  input [4:0]\gc1.count_d1_reg[6] ;
  input sig_posted_to_axi_2_reg;
  input [3:0]\sig_token_cntr_reg[3] ;
  input [0:0]SR;
  input [0:0]E;

  wire \DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM36_NO_ECC.ram ;
  wire [0:0]E;
  wire [6:0]Q;
  wire [0:0]SR;
  wire \gc1.count_d1_reg[3] ;
  wire [4:0]\gc1.count_d1_reg[6] ;
  wire [6:0]\gcc0.gc0.count_d1_reg[6] ;
  wire m_axi_mm2s_aclk;
  wire out;
  wire ram_empty_fb_i_reg;
  wire sig_cmd_stat_rst_user_reg_n_cdc_from_reg__0;
  wire sig_ok_to_post_rd_addr_reg;
  wire sig_posted_to_axi_2_reg;
  wire [3:0]\sig_token_cntr_reg[3] ;

  design_1_axi_dma_0_0_wr_status_flags_ss_18 \gwss.wsts 
       (.\DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM36_NO_ECC.ram (\DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM36_NO_ECC.ram ),
        .m_axi_mm2s_aclk(m_axi_mm2s_aclk),
        .out(out),
        .sig_cmd_stat_rst_user_reg_n_cdc_from_reg__0(sig_cmd_stat_rst_user_reg_n_cdc_from_reg__0),
        .sig_ok_to_post_rd_addr_reg(sig_ok_to_post_rd_addr_reg),
        .sig_posted_to_axi_2_reg(sig_posted_to_axi_2_reg),
        .\sig_token_cntr_reg[3] (\sig_token_cntr_reg[3] ));
  design_1_axi_dma_0_0_wr_bin_cntr_19 wpntr
       (.E(E),
        .Q(Q),
        .SR(SR),
        .\gc1.count_d1_reg[3] (\gc1.count_d1_reg[3] ),
        .\gc1.count_d1_reg[6] (\gc1.count_d1_reg[6] ),
        .\gcc0.gc0.count_d1_reg[6]_0 (\gcc0.gc0.count_d1_reg[6] ),
        .m_axi_mm2s_aclk(m_axi_mm2s_aclk),
        .ram_empty_fb_i_reg(ram_empty_fb_i_reg));
endmodule

(* ORIG_REF_NAME = "wr_logic" *) 
module design_1_axi_dma_0_0_wr_logic__parameterized0
   (out,
    \sig_burst_dbeat_cntr_reg[3] ,
    ram_empty_i0__3,
    \gpr1.dout_i_reg[1] ,
    E,
    sig_stream_rst,
    m_axi_s2mm_aclk,
    \gv.ram_valid_d1_reg ,
    sig_clr_dbc_reg,
    ram_empty_fb_i_reg,
    \gc1.count_d2_reg[2] ,
    Q);
  output out;
  output \sig_burst_dbeat_cntr_reg[3] ;
  output ram_empty_i0__3;
  output [2:0]\gpr1.dout_i_reg[1] ;
  output [0:0]E;
  input sig_stream_rst;
  input m_axi_s2mm_aclk;
  input \gv.ram_valid_d1_reg ;
  input sig_clr_dbc_reg;
  input ram_empty_fb_i_reg;
  input [2:0]\gc1.count_d2_reg[2] ;
  input [2:0]Q;

  wire [0:0]E;
  wire [2:0]Q;
  wire [2:0]\gc1.count_d2_reg[2] ;
  wire [2:0]\gpr1.dout_i_reg[1] ;
  wire \gv.ram_valid_d1_reg ;
  wire m_axi_s2mm_aclk;
  wire out;
  wire ram_empty_fb_i_reg;
  wire ram_empty_i0__3;
  wire \sig_burst_dbeat_cntr_reg[3] ;
  wire sig_clr_dbc_reg;
  wire sig_stream_rst;
  wire wpntr_n_4;

  design_1_axi_dma_0_0_wr_status_flags_ss__parameterized0 \gwss.wsts 
       (.E(E),
        .m_axi_s2mm_aclk(m_axi_s2mm_aclk),
        .out(out),
        .\sig_burst_dbeat_cntr_reg[3] (\sig_burst_dbeat_cntr_reg[3] ),
        .sig_clr_dbc_reg(sig_clr_dbc_reg),
        .sig_clr_dbc_reg_reg(wpntr_n_4),
        .sig_stream_rst(sig_stream_rst));
  design_1_axi_dma_0_0_wr_bin_cntr__parameterized0 wpntr
       (.E(E),
        .Q(Q),
        .\gc1.count_d2_reg[2] (\gc1.count_d2_reg[2] ),
        .\gpr1.dout_i_reg[1] (\gpr1.dout_i_reg[1] ),
        .\gv.ram_valid_d1_reg (\gv.ram_valid_d1_reg ),
        .m_axi_s2mm_aclk(m_axi_s2mm_aclk),
        .out(out),
        .ram_empty_fb_i_reg(ram_empty_fb_i_reg),
        .ram_empty_i0__3(ram_empty_i0__3),
        .ram_full_i_reg(wpntr_n_4),
        .sig_clr_dbc_reg(sig_clr_dbc_reg),
        .sig_stream_rst(sig_stream_rst));
endmodule

(* ORIG_REF_NAME = "wr_status_flags_ss" *) 
module design_1_axi_dma_0_0_wr_status_flags_ss
   (ram_empty_i_reg,
    \sig_burst_dbeat_cntr_reg[3] ,
    sig_stream_rst,
    ram_full_fb_i_reg_0,
    m_axi_s2mm_aclk);
  output ram_empty_i_reg;
  output \sig_burst_dbeat_cntr_reg[3] ;
  input sig_stream_rst;
  input ram_full_fb_i_reg_0;
  input m_axi_s2mm_aclk;

  wire m_axi_s2mm_aclk;
  (* DONT_TOUCH *) wire ram_afull_fb;
  (* DONT_TOUCH *) wire ram_afull_i;
  (* DONT_TOUCH *) wire ram_full_fb_i;
  wire ram_full_fb_i_reg_0;
  (* DONT_TOUCH *) wire ram_full_i;
  wire sig_stream_rst;

  assign ram_empty_i_reg = ram_full_fb_i;
  assign \sig_burst_dbeat_cntr_reg[3]  = ram_full_i;
  LUT1 #(
    .INIT(2'h2)) 
    i_0
       (.I0(1'b0),
        .O(ram_afull_i));
  LUT1 #(
    .INIT(2'h2)) 
    i_1
       (.I0(1'b0),
        .O(ram_afull_fb));
  (* DONT_TOUCH *) 
  (* KEEP = "yes" *) 
  (* equivalent_register_removal = "no" *) 
  FDRE #(
    .INIT(1'b0)) 
    ram_full_fb_i_reg
       (.C(m_axi_s2mm_aclk),
        .CE(1'b1),
        .D(ram_full_fb_i_reg_0),
        .Q(ram_full_fb_i),
        .R(sig_stream_rst));
  (* DONT_TOUCH *) 
  (* KEEP = "yes" *) 
  (* equivalent_register_removal = "no" *) 
  FDRE #(
    .INIT(1'b0)) 
    ram_full_i_reg
       (.C(m_axi_s2mm_aclk),
        .CE(1'b1),
        .D(ram_full_fb_i_reg_0),
        .Q(ram_full_i),
        .R(sig_stream_rst));
endmodule

(* ORIG_REF_NAME = "wr_status_flags_ss" *) 
module design_1_axi_dma_0_0_wr_status_flags_ss_18
   (out,
    \DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM36_NO_ECC.ram ,
    sig_ok_to_post_rd_addr_reg,
    sig_cmd_stat_rst_user_reg_n_cdc_from_reg__0,
    m_axi_mm2s_aclk,
    sig_posted_to_axi_2_reg,
    \sig_token_cntr_reg[3] );
  output out;
  output \DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM36_NO_ECC.ram ;
  output sig_ok_to_post_rd_addr_reg;
  input sig_cmd_stat_rst_user_reg_n_cdc_from_reg__0;
  input m_axi_mm2s_aclk;
  input sig_posted_to_axi_2_reg;
  input [3:0]\sig_token_cntr_reg[3] ;

  wire m_axi_mm2s_aclk;
  (* DONT_TOUCH *) wire ram_afull_fb;
  (* DONT_TOUCH *) wire ram_afull_i;
  (* DONT_TOUCH *) wire ram_full_fb_i;
  (* DONT_TOUCH *) wire ram_full_i;
  wire sig_cmd_stat_rst_user_reg_n_cdc_from_reg__0;
  wire sig_ok_to_post_rd_addr_reg;
  wire sig_posted_to_axi_2_reg;
  wire [3:0]\sig_token_cntr_reg[3] ;

  assign \DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM36_NO_ECC.ram  = ram_full_i;
  assign out = ram_full_fb_i;
  LUT1 #(
    .INIT(2'h2)) 
    i_0
       (.I0(1'b0),
        .O(ram_afull_i));
  LUT1 #(
    .INIT(2'h2)) 
    i_1
       (.I0(1'b0),
        .O(ram_afull_fb));
  (* DONT_TOUCH *) 
  (* KEEP = "yes" *) 
  (* equivalent_register_removal = "no" *) 
  FDRE #(
    .INIT(1'b0)) 
    ram_full_fb_i_reg
       (.C(m_axi_mm2s_aclk),
        .CE(1'b1),
        .D(sig_cmd_stat_rst_user_reg_n_cdc_from_reg__0),
        .Q(ram_full_fb_i),
        .R(1'b0));
  (* DONT_TOUCH *) 
  (* KEEP = "yes" *) 
  (* equivalent_register_removal = "no" *) 
  FDRE #(
    .INIT(1'b0)) 
    ram_full_i_reg
       (.C(m_axi_mm2s_aclk),
        .CE(1'b1),
        .D(sig_cmd_stat_rst_user_reg_n_cdc_from_reg__0),
        .Q(ram_full_i),
        .R(1'b0));
  LUT6 #(
    .INIT(64'hFFFFFFFF00000023)) 
    sig_ok_to_post_rd_addr_i_5
       (.I0(sig_posted_to_axi_2_reg),
        .I1(\sig_token_cntr_reg[3] [1]),
        .I2(\sig_token_cntr_reg[3] [0]),
        .I3(\sig_token_cntr_reg[3] [3]),
        .I4(\sig_token_cntr_reg[3] [2]),
        .I5(ram_full_i),
        .O(sig_ok_to_post_rd_addr_reg));
endmodule

(* ORIG_REF_NAME = "wr_status_flags_ss" *) 
module design_1_axi_dma_0_0_wr_status_flags_ss__parameterized0
   (out,
    \sig_burst_dbeat_cntr_reg[3] ,
    E,
    sig_stream_rst,
    sig_clr_dbc_reg_reg,
    m_axi_s2mm_aclk,
    sig_clr_dbc_reg);
  output out;
  output \sig_burst_dbeat_cntr_reg[3] ;
  output [0:0]E;
  input sig_stream_rst;
  input sig_clr_dbc_reg_reg;
  input m_axi_s2mm_aclk;
  input sig_clr_dbc_reg;

  wire [0:0]E;
  wire m_axi_s2mm_aclk;
  (* DONT_TOUCH *) wire ram_afull_fb;
  (* DONT_TOUCH *) wire ram_afull_i;
  (* DONT_TOUCH *) wire ram_full_fb_i;
  (* DONT_TOUCH *) wire ram_full_i;
  wire sig_clr_dbc_reg;
  wire sig_clr_dbc_reg_reg;
  wire sig_stream_rst;

  assign out = ram_full_fb_i;
  assign \sig_burst_dbeat_cntr_reg[3]  = ram_full_i;
  LUT2 #(
    .INIT(4'h2)) 
    \gcc0.gc0.count[2]_i_1__1 
       (.I0(sig_clr_dbc_reg),
        .I1(ram_full_fb_i),
        .O(E));
  LUT1 #(
    .INIT(2'h2)) 
    i_0
       (.I0(1'b0),
        .O(ram_afull_i));
  LUT1 #(
    .INIT(2'h2)) 
    i_1
       (.I0(1'b0),
        .O(ram_afull_fb));
  (* DONT_TOUCH *) 
  (* KEEP = "yes" *) 
  (* equivalent_register_removal = "no" *) 
  FDRE #(
    .INIT(1'b0)) 
    ram_full_fb_i_reg
       (.C(m_axi_s2mm_aclk),
        .CE(1'b1),
        .D(sig_clr_dbc_reg_reg),
        .Q(ram_full_fb_i),
        .R(sig_stream_rst));
  (* DONT_TOUCH *) 
  (* KEEP = "yes" *) 
  (* equivalent_register_removal = "no" *) 
  FDRE #(
    .INIT(1'b0)) 
    ram_full_i_reg
       (.C(m_axi_s2mm_aclk),
        .CE(1'b1),
        .D(sig_clr_dbc_reg_reg),
        .Q(ram_full_i),
        .R(sig_stream_rst));
endmodule
`ifndef GLBL
`define GLBL
`timescale  1 ps / 1 ps

module glbl ();

    parameter ROC_WIDTH = 100000;
    parameter TOC_WIDTH = 0;

//--------   STARTUP Globals --------------
    wire GSR;
    wire GTS;
    wire GWE;
    wire PRLD;
    tri1 p_up_tmp;
    tri (weak1, strong0) PLL_LOCKG = p_up_tmp;

    wire PROGB_GLBL;
    wire CCLKO_GLBL;
    wire FCSBO_GLBL;
    wire [3:0] DO_GLBL;
    wire [3:0] DI_GLBL;
   
    reg GSR_int;
    reg GTS_int;
    reg PRLD_int;

//--------   JTAG Globals --------------
    wire JTAG_TDO_GLBL;
    wire JTAG_TCK_GLBL;
    wire JTAG_TDI_GLBL;
    wire JTAG_TMS_GLBL;
    wire JTAG_TRST_GLBL;

    reg JTAG_CAPTURE_GLBL;
    reg JTAG_RESET_GLBL;
    reg JTAG_SHIFT_GLBL;
    reg JTAG_UPDATE_GLBL;
    reg JTAG_RUNTEST_GLBL;

    reg JTAG_SEL1_GLBL = 0;
    reg JTAG_SEL2_GLBL = 0 ;
    reg JTAG_SEL3_GLBL = 0;
    reg JTAG_SEL4_GLBL = 0;

    reg JTAG_USER_TDO1_GLBL = 1'bz;
    reg JTAG_USER_TDO2_GLBL = 1'bz;
    reg JTAG_USER_TDO3_GLBL = 1'bz;
    reg JTAG_USER_TDO4_GLBL = 1'bz;

    assign (strong1, weak0) GSR = GSR_int;
    assign (strong1, weak0) GTS = GTS_int;
    assign (weak1, weak0) PRLD = PRLD_int;

    initial begin
	GSR_int = 1'b1;
	PRLD_int = 1'b1;
	#(ROC_WIDTH)
	GSR_int = 1'b0;
	PRLD_int = 1'b0;
    end

    initial begin
	GTS_int = 1'b1;
	#(TOC_WIDTH)
	GTS_int = 1'b0;
    end

endmodule
`endif
