Copyright 1986-2022 Xilinx, Inc. All Rights Reserved. Copyright 2022-2023 Advanced Micro Devices, Inc. All Rights Reserved.
--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version      : Vivado v.2023.1 (win64) Build 3865809 Sun May  7 15:05:29 MDT 2023
| Date              : Tue Sep 10 15:32:56 2024
| Host              : GramForGram running 64-bit major release  (build 9200)
| Command           : report_timing_summary -max_paths 10 -report_unconstrained -file cable_delay_tester_wrapper_timing_summary_routed.rpt -pb cable_delay_tester_wrapper_timing_summary_routed.pb -rpx cable_delay_tester_wrapper_timing_summary_routed.rpx -warn_on_violation
| Design            : cable_delay_tester_wrapper
| Device            : xck26-sfvc784
| Speed File        : -2LV  PRODUCTION 1.30 05-15-2022
| Design State      : Routed
| Temperature Grade : C
--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  No
  Borrow Time for Max Delay Exceptions       :  Yes
  Merge Timing Exceptions                    :  Yes

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        


------------------------------------------------------------------------------------------------
| Report Methodology
| ------------------
------------------------------------------------------------------------------------------------

Rule       Severity          Description                                                Violations  
---------  ----------------  ---------------------------------------------------------  ----------  
TIMING-4   Critical Warning  Invalid primary clock redefinition on a clock tree         1           
TIMING-6   Critical Warning  No common primary clock between related clocks             2           
TIMING-7   Critical Warning  No common node between related clocks                      2           
TIMING-8   Critical Warning  No common period between related clocks                    2           
TIMING-27  Critical Warning  Invalid primary clock on hierarchical pin                  1           
TIMING-51  Critical Warning  No common phase between related clocks from parallel CMBs  2           
LUTAR-1    Warning           LUT drives async reset alert                               5           
TIMING-16  Warning           Large setup violation                                      220         
TIMING-18  Warning           Missing input or output delay                              2           
CLKC-56    Advisory          MMCME4 with global clock driver has no LOC                 1           

Note: This report is based on the most recent report_methodology run and may not be up-to-date. Run report_methodology on the current design for the latest report.



check_timing report

Table of Contents
-----------------
1. checking no_clock (0)
2. checking constant_clock (0)
3. checking pulse_width_clock (0)
4. checking unconstrained_internal_endpoints (0)
5. checking no_input_delay (2)
6. checking no_output_delay (6)
7. checking multiple_clock (0)
8. checking generated_clocks (0)
9. checking loops (0)
10. checking partial_input_delay (0)
11. checking partial_output_delay (0)
12. checking latch_loops (0)

1. checking no_clock (0)
------------------------
 There are 0 register/latch pins with no clock.


2. checking constant_clock (0)
------------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock (0)
---------------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints (0)
------------------------------------------------
 There are 0 pins that are not constrained for maximum delay.

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay (2)
------------------------------
 There are 2 input ports with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay (6)
-------------------------------
 There are 6 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock (0)
------------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks (0)
--------------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops (0)
---------------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay (0)
------------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay (0)
-------------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops (0)
----------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
     -3.433     -734.016                    220                16392        0.013        0.000                      0                16328        2.000        0.000                       0                  8171  


Timing constraints are not met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock                                                                                                Waveform(ns)       Period(ns)      Frequency(MHz)
-----                                                                                                ------------       ----------      --------------
cable_delay_tester_i/clk_wiz_0/inst/clk_in1                                                          {0.000 5.000}      10.000          100.000         
  clk_18M_cable_delay_tester_clk_wiz_0_0                                                             {0.000 27.782}     55.565          17.997          
  clk_39M_cable_delay_tester_clk_wiz_0_0                                                             {0.000 12.816}     25.632          39.013          
clk_pl_0                                                                                             {0.000 5.000}      10.000          100.000         
dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK  {0.000 25.000}     50.000          20.000          


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock                                                                                                    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----                                                                                                    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
cable_delay_tester_i/clk_wiz_0/inst/clk_in1                                                                                                                                                                                                            2.000        0.000                       0                     1  
  clk_18M_cable_delay_tester_clk_wiz_0_0                                                                  52.080        0.000                      0                  269        0.052        0.000                      0                  269       27.020        0.000                       0                   132  
  clk_39M_cable_delay_tester_clk_wiz_0_0                                                                  21.066        0.000                      0                 4371        0.013        0.000                      0                 4371       12.054        0.000                       0                  1668  
clk_pl_0                                                                                                   6.003        0.000                      0                10359        0.013        0.000                      0                10359        3.500        0.000                       0                  5883  
dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK       12.719        0.000                      0                 1002        0.016        0.000                      0                 1002       24.238        0.000                       0                   487  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock                                                                                           To Clock                                                                                                 WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------                                                                                           --------                                                                                                 -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  
clk_pl_0                                                                                             clk_39M_cable_delay_tester_clk_wiz_0_0                                                                   999.212        0.000                      0                   24                                                                        
clk_18M_cable_delay_tester_clk_wiz_0_0                                                               clk_pl_0                                                                                                  -3.433     -265.836                     80                   80        1.172        0.000                      0                   80  
clk_39M_cable_delay_tester_clk_wiz_0_0                                                               clk_pl_0                                                                                                  -3.433     -468.180                    140                  164        1.443        0.000                      0                  140  
dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK  clk_pl_0                                                                                                  49.397        0.000                      0                    8                                                                        
clk_pl_0                                                                                             dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK        9.298        0.000                      0                    8                                                                        


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group                                                                                           From Clock                                                                                           To Clock                                                                                                 WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------                                                                                           ----------                                                                                           --------                                                                                                 -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  
**async_default**                                                                                    clk_pl_0                                                                                             clk_pl_0                                                                                                   8.392        0.000                      0                  117        0.111        0.000                      0                  117  
**async_default**                                                                                    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK       46.828        0.000                      0                  100        0.163        0.000                      0                  100  


------------------------------------------------------------------------------------------------
| User Ignored Path Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group                                                                                           From Clock                                                                                           To Clock                                                                                           
----------                                                                                           ----------                                                                                           --------                                                                                           
(none)                                                                                                                                                                                                    clk_18M_cable_delay_tester_clk_wiz_0_0                                                               
(none)                                                                                                                                                                                                    clk_39M_cable_delay_tester_clk_wiz_0_0                                                               
(none)                                                                                               clk_pl_0                                                                                             clk_39M_cable_delay_tester_clk_wiz_0_0                                                               
(none)                                                                                               clk_39M_cable_delay_tester_clk_wiz_0_0                                                               clk_pl_0                                                                                             
(none)                                                                                               clk_pl_0                                                                                             clk_pl_0                                                                                             
(none)                                                                                               dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK  clk_pl_0                                                                                             
(none)                                                                                               clk_pl_0                                                                                             dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK  


------------------------------------------------------------------------------------------------
| Unconstrained Path Table
| ------------------------
------------------------------------------------------------------------------------------------

Path Group                                                                                           From Clock                                                                                           To Clock                                                                                           
----------                                                                                           ----------                                                                                           --------                                                                                           
(none)                                                                                               clk_18M_cable_delay_tester_clk_wiz_0_0                                                                                                                                                                    
(none)                                                                                               clk_39M_cable_delay_tester_clk_wiz_0_0                                                                                                                                                                    
(none)                                                                                                                                                                                                    clk_18M_cable_delay_tester_clk_wiz_0_0                                                               
(none)                                                                                                                                                                                                    clk_39M_cable_delay_tester_clk_wiz_0_0                                                               
(none)                                                                                                                                                                                                    clk_pl_0                                                                                             
(none)                                                                                                                                                                                                    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK  


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  cable_delay_tester_i/clk_wiz_0/inst/clk_in1
  To Clock:  cable_delay_tester_i/clk_wiz_0/inst/clk_in1

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        2.000ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         cable_delay_tester_i/clk_wiz_0/inst/clk_in1
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { cable_delay_tester_i/clk_wiz_0/inst/clk_in1 }

Check Type        Corner  Lib Pin            Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location   Pin
Min Period        n/a     MMCME4_ADV/CLKIN1  n/a            1.071         10.000      8.929      MMCM_X0Y3  cable_delay_tester_i/clk_wiz_0/inst/mmcme4_adv_inst/CLKIN1
Max Period        n/a     MMCME4_ADV/CLKIN1  n/a            100.000       10.000      90.000     MMCM_X0Y3  cable_delay_tester_i/clk_wiz_0/inst/mmcme4_adv_inst/CLKIN1
Low Pulse Width   Slow    MMCME4_ADV/CLKIN1  n/a            3.000         5.000       2.000      MMCM_X0Y3  cable_delay_tester_i/clk_wiz_0/inst/mmcme4_adv_inst/CLKIN1
Low Pulse Width   Fast    MMCME4_ADV/CLKIN1  n/a            3.000         5.000       2.000      MMCM_X0Y3  cable_delay_tester_i/clk_wiz_0/inst/mmcme4_adv_inst/CLKIN1
High Pulse Width  Slow    MMCME4_ADV/CLKIN1  n/a            3.000         5.000       2.000      MMCM_X0Y3  cable_delay_tester_i/clk_wiz_0/inst/mmcme4_adv_inst/CLKIN1
High Pulse Width  Fast    MMCME4_ADV/CLKIN1  n/a            3.000         5.000       2.000      MMCM_X0Y3  cable_delay_tester_i/clk_wiz_0/inst/mmcme4_adv_inst/CLKIN1



---------------------------------------------------------------------------------------------------
From Clock:  clk_18M_cable_delay_tester_clk_wiz_0_0
  To Clock:  clk_18M_cable_delay_tester_clk_wiz_0_0

Setup :            0  Failing Endpoints,  Worst Slack       52.080ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.052ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack       27.020ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             52.080ns  (required time - arrival time)
  Source:                 cable_delay_tester_i/rhd_spi_master_0/inst/clk_counter_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_18M_cable_delay_tester_clk_wiz_0_0  {rise@0.000ns fall@27.782ns period=55.565ns})
  Destination:            cable_delay_tester_i/rhd_spi_master_0/inst/index_sampled_reg[1]/CE
                            (rising edge-triggered cell FDRE clocked by clk_18M_cable_delay_tester_clk_wiz_0_0  {rise@0.000ns fall@27.782ns period=55.565ns})
  Path Group:             clk_18M_cable_delay_tester_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            55.565ns  (clk_18M_cable_delay_tester_clk_wiz_0_0 rise@55.565ns - clk_18M_cable_delay_tester_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        3.185ns  (logic 1.255ns (39.401%)  route 1.930ns (60.599%))
  Logic Levels:           7  (CARRY8=2 LUT2=1 LUT3=1 LUT4=1 LUT5=2)
  Clock Path Skew:        -0.100ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.908ns = ( 61.473 - 55.565 ) 
    Source Clock Delay      (SCD):    5.590ns
    Clock Pessimism Removal (CPR):    -0.418ns
  Clock Uncertainty:      0.122ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.234ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      2.569ns (routing 1.496ns, distribution 1.073ns)
  Clock Net Delay (Destination): 2.336ns (routing 1.363ns, distribution 0.973ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_18M_cable_delay_tester_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFG_PS_X0Y77        BUFG_PS                      0.000     0.000 r  cable_delay_tester_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=5884, routed)        2.732     2.732    cable_delay_tester_i/clk_wiz_0/inst/clk_in1
    MMCM_X0Y3            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                     -0.103     2.629 r  cable_delay_tester_i/clk_wiz_0/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.348     2.977    cable_delay_tester_i/clk_wiz_0/inst/clk_18M_cable_delay_tester_clk_wiz_0_0
    BUFGCE_X0Y76         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.044     3.021 r  cable_delay_tester_i/clk_wiz_0/inst/clkout1_buf/O
    X1Y0 (CLOCK_ROOT)    net (fo=132, routed)         2.569     5.590    cable_delay_tester_i/rhd_spi_master_0/inst/clk
    SLICE_X30Y59         FDRE                                         r  cable_delay_tester_i/rhd_spi_master_0/inst/clk_counter_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X30Y59         FDRE (Prop_DFF_SLICEL_C_Q)
                                                      0.114     5.704 r  cable_delay_tester_i/rhd_spi_master_0/inst/clk_counter_reg[1]/Q
                         net (fo=18, routed)          0.304     6.008    cable_delay_tester_i/rhd_spi_master_0/inst/clk_counter_reg_n_0_[1]
    SLICE_X30Y59         LUT5 (Prop_G5LUT_SLICEL_I1_O)
                                                      0.153     6.161 r  cable_delay_tester_i/rhd_spi_master_0/inst/clk_counter[8]_i_4/O
                         net (fo=5, routed)           0.357     6.518    cable_delay_tester_i/rhd_spi_master_0/inst/clk_counter[8]_i_4_n_0
    SLICE_X31Y60         LUT3 (Prop_G6LUT_SLICEM_I1_O)
                                                      0.152     6.670 r  cable_delay_tester_i/rhd_spi_master_0/inst/clk_counter[6]_i_2/O
                         net (fo=5, routed)           0.173     6.843    cable_delay_tester_i/rhd_spi_master_0/inst/clk_counter[6]_i_2_n_0
    SLICE_X30Y62         LUT2 (Prop_D6LUT_SLICEL_I1_O)
                                                      0.185     7.028 r  cable_delay_tester_i/rhd_spi_master_0/inst/a_data_out2_carry_i_11/O
                         net (fo=1, routed)           0.013     7.041    cable_delay_tester_i/rhd_spi_master_0/inst/a_data_out2_carry_i_11_n_0
    SLICE_X30Y62         CARRY8 (Prop_CARRY8_SLICEL_S[3]_CO[7])
                                                      0.220     7.261 r  cable_delay_tester_i/rhd_spi_master_0/inst/a_data_out2_carry/CO[7]
                         net (fo=1, routed)           0.030     7.291    cable_delay_tester_i/rhd_spi_master_0/inst/a_data_out2_carry_n_0
    SLICE_X30Y63         CARRY8 (Prop_CARRY8_SLICEL_CI_CO[7])
                                                      0.073     7.364 r  cable_delay_tester_i/rhd_spi_master_0/inst/a_data_out2_carry__0/CO[7]
                         net (fo=3, routed)           0.260     7.624    cable_delay_tester_i/rhd_spi_master_0/inst/a_data_out2
    SLICE_X31Y61         LUT4 (Prop_C5LUT_SLICEM_I0_O)
                                                      0.223     7.847 r  cable_delay_tester_i/rhd_spi_master_0/inst/index_sampled[4]_i_4/O
                         net (fo=1, routed)           0.194     8.041    cable_delay_tester_i/rhd_spi_master_0/inst/a_data_out1__2
    SLICE_X31Y61         LUT5 (Prop_F6LUT_SLICEM_I1_O)
                                                      0.135     8.176 r  cable_delay_tester_i/rhd_spi_master_0/inst/index_sampled[4]_i_1/O
                         net (fo=5, routed)           0.598     8.775    cable_delay_tester_i/rhd_spi_master_0/inst/index_sampled[4]_i_1_n_0
    SLICE_X30Y72         FDRE                                         r  cable_delay_tester_i/rhd_spi_master_0/inst/index_sampled_reg[1]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_18M_cable_delay_tester_clk_wiz_0_0 rise edge)
                                                     55.565    55.565 r  
    BUFG_PS_X0Y77        BUFG_PS                      0.000    55.565 r  cable_delay_tester_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=5884, routed)        2.487    58.052    cable_delay_tester_i/clk_wiz_0/inst/clk_in1
    MMCM_X0Y3            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                      0.739    58.791 r  cable_delay_tester_i/clk_wiz_0/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.307    59.098    cable_delay_tester_i/clk_wiz_0/inst/clk_18M_cable_delay_tester_clk_wiz_0_0
    BUFGCE_X0Y76         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.039    59.137 r  cable_delay_tester_i/clk_wiz_0/inst/clkout1_buf/O
    X1Y0 (CLOCK_ROOT)    net (fo=132, routed)         2.336    61.473    cable_delay_tester_i/rhd_spi_master_0/inst/clk
    SLICE_X30Y72         FDRE                                         r  cable_delay_tester_i/rhd_spi_master_0/inst/index_sampled_reg[1]/C
                         clock pessimism             -0.418    61.055    
                         clock uncertainty           -0.122    60.933    
    SLICE_X30Y72         FDRE (Setup_DFF2_SLICEL_C_CE)
                                                     -0.078    60.855    cable_delay_tester_i/rhd_spi_master_0/inst/index_sampled_reg[1]
  -------------------------------------------------------------------
                         required time                         60.855    
                         arrival time                          -8.775    
  -------------------------------------------------------------------
                         slack                                 52.080    

Slack (MET) :             52.151ns  (required time - arrival time)
  Source:                 cable_delay_tester_i/rhd_spi_master_0/inst/clk_counter_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_18M_cable_delay_tester_clk_wiz_0_0  {rise@0.000ns fall@27.782ns period=55.565ns})
  Destination:            cable_delay_tester_i/rhd_spi_master_0/inst/a_data_out_reg[9]/D
                            (rising edge-triggered cell FDRE clocked by clk_18M_cable_delay_tester_clk_wiz_0_0  {rise@0.000ns fall@27.782ns period=55.565ns})
  Path Group:             clk_18M_cable_delay_tester_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            55.565ns  (clk_18M_cable_delay_tester_clk_wiz_0_0 rise@55.565ns - clk_18M_cable_delay_tester_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        3.235ns  (logic 1.273ns (39.347%)  route 1.962ns (60.653%))
  Logic Levels:           7  (CARRY8=2 LUT2=1 LUT3=1 LUT5=1 LUT6=2)
  Clock Path Skew:        -0.099ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.909ns = ( 61.474 - 55.565 ) 
    Source Clock Delay      (SCD):    5.590ns
    Clock Pessimism Removal (CPR):    -0.418ns
  Clock Uncertainty:      0.122ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.234ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      2.569ns (routing 1.496ns, distribution 1.073ns)
  Clock Net Delay (Destination): 2.337ns (routing 1.363ns, distribution 0.974ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_18M_cable_delay_tester_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFG_PS_X0Y77        BUFG_PS                      0.000     0.000 r  cable_delay_tester_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=5884, routed)        2.732     2.732    cable_delay_tester_i/clk_wiz_0/inst/clk_in1
    MMCM_X0Y3            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                     -0.103     2.629 r  cable_delay_tester_i/clk_wiz_0/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.348     2.977    cable_delay_tester_i/clk_wiz_0/inst/clk_18M_cable_delay_tester_clk_wiz_0_0
    BUFGCE_X0Y76         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.044     3.021 r  cable_delay_tester_i/clk_wiz_0/inst/clkout1_buf/O
    X1Y0 (CLOCK_ROOT)    net (fo=132, routed)         2.569     5.590    cable_delay_tester_i/rhd_spi_master_0/inst/clk
    SLICE_X30Y59         FDRE                                         r  cable_delay_tester_i/rhd_spi_master_0/inst/clk_counter_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X30Y59         FDRE (Prop_DFF_SLICEL_C_Q)
                                                      0.114     5.704 r  cable_delay_tester_i/rhd_spi_master_0/inst/clk_counter_reg[1]/Q
                         net (fo=18, routed)          0.304     6.008    cable_delay_tester_i/rhd_spi_master_0/inst/clk_counter_reg_n_0_[1]
    SLICE_X30Y59         LUT5 (Prop_G5LUT_SLICEL_I1_O)
                                                      0.153     6.161 r  cable_delay_tester_i/rhd_spi_master_0/inst/clk_counter[8]_i_4/O
                         net (fo=5, routed)           0.357     6.518    cable_delay_tester_i/rhd_spi_master_0/inst/clk_counter[8]_i_4_n_0
    SLICE_X31Y60         LUT3 (Prop_G6LUT_SLICEM_I1_O)
                                                      0.152     6.670 r  cable_delay_tester_i/rhd_spi_master_0/inst/clk_counter[6]_i_2/O
                         net (fo=5, routed)           0.173     6.843    cable_delay_tester_i/rhd_spi_master_0/inst/clk_counter[6]_i_2_n_0
    SLICE_X30Y62         LUT2 (Prop_D6LUT_SLICEL_I1_O)
                                                      0.185     7.028 r  cable_delay_tester_i/rhd_spi_master_0/inst/a_data_out2_carry_i_11/O
                         net (fo=1, routed)           0.013     7.041    cable_delay_tester_i/rhd_spi_master_0/inst/a_data_out2_carry_i_11_n_0
    SLICE_X30Y62         CARRY8 (Prop_CARRY8_SLICEL_S[3]_CO[7])
                                                      0.220     7.261 r  cable_delay_tester_i/rhd_spi_master_0/inst/a_data_out2_carry/CO[7]
                         net (fo=1, routed)           0.030     7.291    cable_delay_tester_i/rhd_spi_master_0/inst/a_data_out2_carry_n_0
    SLICE_X30Y63         CARRY8 (Prop_CARRY8_SLICEL_CI_CO[7])
                                                      0.073     7.364 r  cable_delay_tester_i/rhd_spi_master_0/inst/a_data_out2_carry__0/CO[7]
                         net (fo=3, routed)           0.294     7.658    cable_delay_tester_i/rhd_spi_master_0/inst/a_data_out2
    SLICE_X31Y61         LUT6 (Prop_B6LUT_SLICEM_I2_O)
                                                      0.152     7.810 r  cable_delay_tester_i/rhd_spi_master_0/inst/a_data_out[15]_i_5/O
                         net (fo=16, routed)          0.696     8.506    cable_delay_tester_i/rhd_spi_master_0/inst/a_data_out[15]_i_5_n_0
    SLICE_X29Y77         LUT6 (Prop_F6LUT_SLICEM_I3_O)
                                                      0.224     8.730 r  cable_delay_tester_i/rhd_spi_master_0/inst/a_data_out[9]_i_1/O
                         net (fo=1, routed)           0.095     8.825    cable_delay_tester_i/rhd_spi_master_0/inst/a_data_out[9]_i_1_n_0
    SLICE_X29Y77         FDRE                                         r  cable_delay_tester_i/rhd_spi_master_0/inst/a_data_out_reg[9]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_18M_cable_delay_tester_clk_wiz_0_0 rise edge)
                                                     55.565    55.565 r  
    BUFG_PS_X0Y77        BUFG_PS                      0.000    55.565 r  cable_delay_tester_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=5884, routed)        2.487    58.052    cable_delay_tester_i/clk_wiz_0/inst/clk_in1
    MMCM_X0Y3            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                      0.739    58.791 r  cable_delay_tester_i/clk_wiz_0/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.307    59.098    cable_delay_tester_i/clk_wiz_0/inst/clk_18M_cable_delay_tester_clk_wiz_0_0
    BUFGCE_X0Y76         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.039    59.137 r  cable_delay_tester_i/clk_wiz_0/inst/clkout1_buf/O
    X1Y0 (CLOCK_ROOT)    net (fo=132, routed)         2.337    61.474    cable_delay_tester_i/rhd_spi_master_0/inst/clk
    SLICE_X29Y77         FDRE                                         r  cable_delay_tester_i/rhd_spi_master_0/inst/a_data_out_reg[9]/C
                         clock pessimism             -0.418    61.056    
                         clock uncertainty           -0.122    60.934    
    SLICE_X29Y77         FDRE (Setup_FFF_SLICEM_C_D)
                                                      0.043    60.977    cable_delay_tester_i/rhd_spi_master_0/inst/a_data_out_reg[9]
  -------------------------------------------------------------------
                         required time                         60.977    
                         arrival time                          -8.825    
  -------------------------------------------------------------------
                         slack                                 52.151    

Slack (MET) :             52.166ns  (required time - arrival time)
  Source:                 cable_delay_tester_i/rhd_spi_master_0/inst/clk_counter_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_18M_cable_delay_tester_clk_wiz_0_0  {rise@0.000ns fall@27.782ns period=55.565ns})
  Destination:            cable_delay_tester_i/rhd_spi_master_0/inst/index_sampled_reg[3]/CE
                            (rising edge-triggered cell FDRE clocked by clk_18M_cable_delay_tester_clk_wiz_0_0  {rise@0.000ns fall@27.782ns period=55.565ns})
  Path Group:             clk_18M_cable_delay_tester_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            55.565ns  (clk_18M_cable_delay_tester_clk_wiz_0_0 rise@55.565ns - clk_18M_cable_delay_tester_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        3.114ns  (logic 1.255ns (40.297%)  route 1.859ns (59.703%))
  Logic Levels:           7  (CARRY8=2 LUT2=1 LUT3=1 LUT4=1 LUT5=2)
  Clock Path Skew:        -0.084ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.924ns = ( 61.489 - 55.565 ) 
    Source Clock Delay      (SCD):    5.590ns
    Clock Pessimism Removal (CPR):    -0.418ns
  Clock Uncertainty:      0.122ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.234ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      2.569ns (routing 1.496ns, distribution 1.073ns)
  Clock Net Delay (Destination): 2.352ns (routing 1.363ns, distribution 0.989ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_18M_cable_delay_tester_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFG_PS_X0Y77        BUFG_PS                      0.000     0.000 r  cable_delay_tester_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=5884, routed)        2.732     2.732    cable_delay_tester_i/clk_wiz_0/inst/clk_in1
    MMCM_X0Y3            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                     -0.103     2.629 r  cable_delay_tester_i/clk_wiz_0/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.348     2.977    cable_delay_tester_i/clk_wiz_0/inst/clk_18M_cable_delay_tester_clk_wiz_0_0
    BUFGCE_X0Y76         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.044     3.021 r  cable_delay_tester_i/clk_wiz_0/inst/clkout1_buf/O
    X1Y0 (CLOCK_ROOT)    net (fo=132, routed)         2.569     5.590    cable_delay_tester_i/rhd_spi_master_0/inst/clk
    SLICE_X30Y59         FDRE                                         r  cable_delay_tester_i/rhd_spi_master_0/inst/clk_counter_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X30Y59         FDRE (Prop_DFF_SLICEL_C_Q)
                                                      0.114     5.704 r  cable_delay_tester_i/rhd_spi_master_0/inst/clk_counter_reg[1]/Q
                         net (fo=18, routed)          0.304     6.008    cable_delay_tester_i/rhd_spi_master_0/inst/clk_counter_reg_n_0_[1]
    SLICE_X30Y59         LUT5 (Prop_G5LUT_SLICEL_I1_O)
                                                      0.153     6.161 r  cable_delay_tester_i/rhd_spi_master_0/inst/clk_counter[8]_i_4/O
                         net (fo=5, routed)           0.357     6.518    cable_delay_tester_i/rhd_spi_master_0/inst/clk_counter[8]_i_4_n_0
    SLICE_X31Y60         LUT3 (Prop_G6LUT_SLICEM_I1_O)
                                                      0.152     6.670 r  cable_delay_tester_i/rhd_spi_master_0/inst/clk_counter[6]_i_2/O
                         net (fo=5, routed)           0.173     6.843    cable_delay_tester_i/rhd_spi_master_0/inst/clk_counter[6]_i_2_n_0
    SLICE_X30Y62         LUT2 (Prop_D6LUT_SLICEL_I1_O)
                                                      0.185     7.028 r  cable_delay_tester_i/rhd_spi_master_0/inst/a_data_out2_carry_i_11/O
                         net (fo=1, routed)           0.013     7.041    cable_delay_tester_i/rhd_spi_master_0/inst/a_data_out2_carry_i_11_n_0
    SLICE_X30Y62         CARRY8 (Prop_CARRY8_SLICEL_S[3]_CO[7])
                                                      0.220     7.261 r  cable_delay_tester_i/rhd_spi_master_0/inst/a_data_out2_carry/CO[7]
                         net (fo=1, routed)           0.030     7.291    cable_delay_tester_i/rhd_spi_master_0/inst/a_data_out2_carry_n_0
    SLICE_X30Y63         CARRY8 (Prop_CARRY8_SLICEL_CI_CO[7])
                                                      0.073     7.364 r  cable_delay_tester_i/rhd_spi_master_0/inst/a_data_out2_carry__0/CO[7]
                         net (fo=3, routed)           0.260     7.624    cable_delay_tester_i/rhd_spi_master_0/inst/a_data_out2
    SLICE_X31Y61         LUT4 (Prop_C5LUT_SLICEM_I0_O)
                                                      0.223     7.847 r  cable_delay_tester_i/rhd_spi_master_0/inst/index_sampled[4]_i_4/O
                         net (fo=1, routed)           0.194     8.041    cable_delay_tester_i/rhd_spi_master_0/inst/a_data_out1__2
    SLICE_X31Y61         LUT5 (Prop_F6LUT_SLICEM_I1_O)
                                                      0.135     8.176 r  cable_delay_tester_i/rhd_spi_master_0/inst/index_sampled[4]_i_1/O
                         net (fo=5, routed)           0.528     8.704    cable_delay_tester_i/rhd_spi_master_0/inst/index_sampled[4]_i_1_n_0
    SLICE_X30Y71         FDRE                                         r  cable_delay_tester_i/rhd_spi_master_0/inst/index_sampled_reg[3]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_18M_cable_delay_tester_clk_wiz_0_0 rise edge)
                                                     55.565    55.565 r  
    BUFG_PS_X0Y77        BUFG_PS                      0.000    55.565 r  cable_delay_tester_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=5884, routed)        2.487    58.052    cable_delay_tester_i/clk_wiz_0/inst/clk_in1
    MMCM_X0Y3            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                      0.739    58.791 r  cable_delay_tester_i/clk_wiz_0/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.307    59.098    cable_delay_tester_i/clk_wiz_0/inst/clk_18M_cable_delay_tester_clk_wiz_0_0
    BUFGCE_X0Y76         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.039    59.137 r  cable_delay_tester_i/clk_wiz_0/inst/clkout1_buf/O
    X1Y0 (CLOCK_ROOT)    net (fo=132, routed)         2.352    61.489    cable_delay_tester_i/rhd_spi_master_0/inst/clk
    SLICE_X30Y71         FDRE                                         r  cable_delay_tester_i/rhd_spi_master_0/inst/index_sampled_reg[3]/C
                         clock pessimism             -0.418    61.071    
                         clock uncertainty           -0.122    60.949    
    SLICE_X30Y71         FDRE (Setup_HFF2_SLICEL_C_CE)
                                                     -0.079    60.870    cable_delay_tester_i/rhd_spi_master_0/inst/index_sampled_reg[3]
  -------------------------------------------------------------------
                         required time                         60.870    
                         arrival time                          -8.704    
  -------------------------------------------------------------------
                         slack                                 52.166    

Slack (MET) :             52.168ns  (required time - arrival time)
  Source:                 cable_delay_tester_i/rhd_spi_master_0/inst/clk_counter_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_18M_cable_delay_tester_clk_wiz_0_0  {rise@0.000ns fall@27.782ns period=55.565ns})
  Destination:            cable_delay_tester_i/rhd_spi_master_0/inst/index_sampled_reg[2]/CE
                            (rising edge-triggered cell FDRE clocked by clk_18M_cable_delay_tester_clk_wiz_0_0  {rise@0.000ns fall@27.782ns period=55.565ns})
  Path Group:             clk_18M_cable_delay_tester_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            55.565ns  (clk_18M_cable_delay_tester_clk_wiz_0_0 rise@55.565ns - clk_18M_cable_delay_tester_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        3.112ns  (logic 1.255ns (40.323%)  route 1.857ns (59.677%))
  Logic Levels:           7  (CARRY8=2 LUT2=1 LUT3=1 LUT4=1 LUT5=2)
  Clock Path Skew:        -0.084ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.924ns = ( 61.489 - 55.565 ) 
    Source Clock Delay      (SCD):    5.590ns
    Clock Pessimism Removal (CPR):    -0.418ns
  Clock Uncertainty:      0.122ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.234ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      2.569ns (routing 1.496ns, distribution 1.073ns)
  Clock Net Delay (Destination): 2.352ns (routing 1.363ns, distribution 0.989ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_18M_cable_delay_tester_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFG_PS_X0Y77        BUFG_PS                      0.000     0.000 r  cable_delay_tester_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=5884, routed)        2.732     2.732    cable_delay_tester_i/clk_wiz_0/inst/clk_in1
    MMCM_X0Y3            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                     -0.103     2.629 r  cable_delay_tester_i/clk_wiz_0/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.348     2.977    cable_delay_tester_i/clk_wiz_0/inst/clk_18M_cable_delay_tester_clk_wiz_0_0
    BUFGCE_X0Y76         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.044     3.021 r  cable_delay_tester_i/clk_wiz_0/inst/clkout1_buf/O
    X1Y0 (CLOCK_ROOT)    net (fo=132, routed)         2.569     5.590    cable_delay_tester_i/rhd_spi_master_0/inst/clk
    SLICE_X30Y59         FDRE                                         r  cable_delay_tester_i/rhd_spi_master_0/inst/clk_counter_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X30Y59         FDRE (Prop_DFF_SLICEL_C_Q)
                                                      0.114     5.704 r  cable_delay_tester_i/rhd_spi_master_0/inst/clk_counter_reg[1]/Q
                         net (fo=18, routed)          0.304     6.008    cable_delay_tester_i/rhd_spi_master_0/inst/clk_counter_reg_n_0_[1]
    SLICE_X30Y59         LUT5 (Prop_G5LUT_SLICEL_I1_O)
                                                      0.153     6.161 r  cable_delay_tester_i/rhd_spi_master_0/inst/clk_counter[8]_i_4/O
                         net (fo=5, routed)           0.357     6.518    cable_delay_tester_i/rhd_spi_master_0/inst/clk_counter[8]_i_4_n_0
    SLICE_X31Y60         LUT3 (Prop_G6LUT_SLICEM_I1_O)
                                                      0.152     6.670 r  cable_delay_tester_i/rhd_spi_master_0/inst/clk_counter[6]_i_2/O
                         net (fo=5, routed)           0.173     6.843    cable_delay_tester_i/rhd_spi_master_0/inst/clk_counter[6]_i_2_n_0
    SLICE_X30Y62         LUT2 (Prop_D6LUT_SLICEL_I1_O)
                                                      0.185     7.028 r  cable_delay_tester_i/rhd_spi_master_0/inst/a_data_out2_carry_i_11/O
                         net (fo=1, routed)           0.013     7.041    cable_delay_tester_i/rhd_spi_master_0/inst/a_data_out2_carry_i_11_n_0
    SLICE_X30Y62         CARRY8 (Prop_CARRY8_SLICEL_S[3]_CO[7])
                                                      0.220     7.261 r  cable_delay_tester_i/rhd_spi_master_0/inst/a_data_out2_carry/CO[7]
                         net (fo=1, routed)           0.030     7.291    cable_delay_tester_i/rhd_spi_master_0/inst/a_data_out2_carry_n_0
    SLICE_X30Y63         CARRY8 (Prop_CARRY8_SLICEL_CI_CO[7])
                                                      0.073     7.364 r  cable_delay_tester_i/rhd_spi_master_0/inst/a_data_out2_carry__0/CO[7]
                         net (fo=3, routed)           0.260     7.624    cable_delay_tester_i/rhd_spi_master_0/inst/a_data_out2
    SLICE_X31Y61         LUT4 (Prop_C5LUT_SLICEM_I0_O)
                                                      0.223     7.847 r  cable_delay_tester_i/rhd_spi_master_0/inst/index_sampled[4]_i_4/O
                         net (fo=1, routed)           0.194     8.041    cable_delay_tester_i/rhd_spi_master_0/inst/a_data_out1__2
    SLICE_X31Y61         LUT5 (Prop_F6LUT_SLICEM_I1_O)
                                                      0.135     8.176 r  cable_delay_tester_i/rhd_spi_master_0/inst/index_sampled[4]_i_1/O
                         net (fo=5, routed)           0.526     8.702    cable_delay_tester_i/rhd_spi_master_0/inst/index_sampled[4]_i_1_n_0
    SLICE_X30Y71         FDRE                                         r  cable_delay_tester_i/rhd_spi_master_0/inst/index_sampled_reg[2]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_18M_cable_delay_tester_clk_wiz_0_0 rise edge)
                                                     55.565    55.565 r  
    BUFG_PS_X0Y77        BUFG_PS                      0.000    55.565 r  cable_delay_tester_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=5884, routed)        2.487    58.052    cable_delay_tester_i/clk_wiz_0/inst/clk_in1
    MMCM_X0Y3            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                      0.739    58.791 r  cable_delay_tester_i/clk_wiz_0/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.307    59.098    cable_delay_tester_i/clk_wiz_0/inst/clk_18M_cable_delay_tester_clk_wiz_0_0
    BUFGCE_X0Y76         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.039    59.137 r  cable_delay_tester_i/clk_wiz_0/inst/clkout1_buf/O
    X1Y0 (CLOCK_ROOT)    net (fo=132, routed)         2.352    61.489    cable_delay_tester_i/rhd_spi_master_0/inst/clk
    SLICE_X30Y71         FDRE                                         r  cable_delay_tester_i/rhd_spi_master_0/inst/index_sampled_reg[2]/C
                         clock pessimism             -0.418    61.071    
                         clock uncertainty           -0.122    60.949    
    SLICE_X30Y71         FDRE (Setup_HFF_SLICEL_C_CE)
                                                     -0.079    60.870    cable_delay_tester_i/rhd_spi_master_0/inst/index_sampled_reg[2]
  -------------------------------------------------------------------
                         required time                         60.870    
                         arrival time                          -8.702    
  -------------------------------------------------------------------
                         slack                                 52.168    

Slack (MET) :             52.168ns  (required time - arrival time)
  Source:                 cable_delay_tester_i/rhd_spi_master_0/inst/clk_counter_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_18M_cable_delay_tester_clk_wiz_0_0  {rise@0.000ns fall@27.782ns period=55.565ns})
  Destination:            cable_delay_tester_i/rhd_spi_master_0/inst/index_sampled_reg[4]/CE
                            (rising edge-triggered cell FDSE clocked by clk_18M_cable_delay_tester_clk_wiz_0_0  {rise@0.000ns fall@27.782ns period=55.565ns})
  Path Group:             clk_18M_cable_delay_tester_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            55.565ns  (clk_18M_cable_delay_tester_clk_wiz_0_0 rise@55.565ns - clk_18M_cable_delay_tester_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        3.112ns  (logic 1.255ns (40.323%)  route 1.857ns (59.677%))
  Logic Levels:           7  (CARRY8=2 LUT2=1 LUT3=1 LUT4=1 LUT5=2)
  Clock Path Skew:        -0.084ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.924ns = ( 61.489 - 55.565 ) 
    Source Clock Delay      (SCD):    5.590ns
    Clock Pessimism Removal (CPR):    -0.418ns
  Clock Uncertainty:      0.122ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.234ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      2.569ns (routing 1.496ns, distribution 1.073ns)
  Clock Net Delay (Destination): 2.352ns (routing 1.363ns, distribution 0.989ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_18M_cable_delay_tester_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFG_PS_X0Y77        BUFG_PS                      0.000     0.000 r  cable_delay_tester_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=5884, routed)        2.732     2.732    cable_delay_tester_i/clk_wiz_0/inst/clk_in1
    MMCM_X0Y3            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                     -0.103     2.629 r  cable_delay_tester_i/clk_wiz_0/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.348     2.977    cable_delay_tester_i/clk_wiz_0/inst/clk_18M_cable_delay_tester_clk_wiz_0_0
    BUFGCE_X0Y76         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.044     3.021 r  cable_delay_tester_i/clk_wiz_0/inst/clkout1_buf/O
    X1Y0 (CLOCK_ROOT)    net (fo=132, routed)         2.569     5.590    cable_delay_tester_i/rhd_spi_master_0/inst/clk
    SLICE_X30Y59         FDRE                                         r  cable_delay_tester_i/rhd_spi_master_0/inst/clk_counter_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X30Y59         FDRE (Prop_DFF_SLICEL_C_Q)
                                                      0.114     5.704 r  cable_delay_tester_i/rhd_spi_master_0/inst/clk_counter_reg[1]/Q
                         net (fo=18, routed)          0.304     6.008    cable_delay_tester_i/rhd_spi_master_0/inst/clk_counter_reg_n_0_[1]
    SLICE_X30Y59         LUT5 (Prop_G5LUT_SLICEL_I1_O)
                                                      0.153     6.161 r  cable_delay_tester_i/rhd_spi_master_0/inst/clk_counter[8]_i_4/O
                         net (fo=5, routed)           0.357     6.518    cable_delay_tester_i/rhd_spi_master_0/inst/clk_counter[8]_i_4_n_0
    SLICE_X31Y60         LUT3 (Prop_G6LUT_SLICEM_I1_O)
                                                      0.152     6.670 r  cable_delay_tester_i/rhd_spi_master_0/inst/clk_counter[6]_i_2/O
                         net (fo=5, routed)           0.173     6.843    cable_delay_tester_i/rhd_spi_master_0/inst/clk_counter[6]_i_2_n_0
    SLICE_X30Y62         LUT2 (Prop_D6LUT_SLICEL_I1_O)
                                                      0.185     7.028 r  cable_delay_tester_i/rhd_spi_master_0/inst/a_data_out2_carry_i_11/O
                         net (fo=1, routed)           0.013     7.041    cable_delay_tester_i/rhd_spi_master_0/inst/a_data_out2_carry_i_11_n_0
    SLICE_X30Y62         CARRY8 (Prop_CARRY8_SLICEL_S[3]_CO[7])
                                                      0.220     7.261 r  cable_delay_tester_i/rhd_spi_master_0/inst/a_data_out2_carry/CO[7]
                         net (fo=1, routed)           0.030     7.291    cable_delay_tester_i/rhd_spi_master_0/inst/a_data_out2_carry_n_0
    SLICE_X30Y63         CARRY8 (Prop_CARRY8_SLICEL_CI_CO[7])
                                                      0.073     7.364 r  cable_delay_tester_i/rhd_spi_master_0/inst/a_data_out2_carry__0/CO[7]
                         net (fo=3, routed)           0.260     7.624    cable_delay_tester_i/rhd_spi_master_0/inst/a_data_out2
    SLICE_X31Y61         LUT4 (Prop_C5LUT_SLICEM_I0_O)
                                                      0.223     7.847 r  cable_delay_tester_i/rhd_spi_master_0/inst/index_sampled[4]_i_4/O
                         net (fo=1, routed)           0.194     8.041    cable_delay_tester_i/rhd_spi_master_0/inst/a_data_out1__2
    SLICE_X31Y61         LUT5 (Prop_F6LUT_SLICEM_I1_O)
                                                      0.135     8.176 r  cable_delay_tester_i/rhd_spi_master_0/inst/index_sampled[4]_i_1/O
                         net (fo=5, routed)           0.526     8.702    cable_delay_tester_i/rhd_spi_master_0/inst/index_sampled[4]_i_1_n_0
    SLICE_X30Y71         FDSE                                         r  cable_delay_tester_i/rhd_spi_master_0/inst/index_sampled_reg[4]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_18M_cable_delay_tester_clk_wiz_0_0 rise edge)
                                                     55.565    55.565 r  
    BUFG_PS_X0Y77        BUFG_PS                      0.000    55.565 r  cable_delay_tester_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=5884, routed)        2.487    58.052    cable_delay_tester_i/clk_wiz_0/inst/clk_in1
    MMCM_X0Y3            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                      0.739    58.791 r  cable_delay_tester_i/clk_wiz_0/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.307    59.098    cable_delay_tester_i/clk_wiz_0/inst/clk_18M_cable_delay_tester_clk_wiz_0_0
    BUFGCE_X0Y76         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.039    59.137 r  cable_delay_tester_i/clk_wiz_0/inst/clkout1_buf/O
    X1Y0 (CLOCK_ROOT)    net (fo=132, routed)         2.352    61.489    cable_delay_tester_i/rhd_spi_master_0/inst/clk
    SLICE_X30Y71         FDSE                                         r  cable_delay_tester_i/rhd_spi_master_0/inst/index_sampled_reg[4]/C
                         clock pessimism             -0.418    61.071    
                         clock uncertainty           -0.122    60.949    
    SLICE_X30Y71         FDSE (Setup_GFF_SLICEL_C_CE)
                                                     -0.079    60.870    cable_delay_tester_i/rhd_spi_master_0/inst/index_sampled_reg[4]
  -------------------------------------------------------------------
                         required time                         60.870    
                         arrival time                          -8.702    
  -------------------------------------------------------------------
                         slack                                 52.168    

Slack (MET) :             52.211ns  (required time - arrival time)
  Source:                 cable_delay_tester_i/rhd_spi_master_0/inst/clk_counter_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_18M_cable_delay_tester_clk_wiz_0_0  {rise@0.000ns fall@27.782ns period=55.565ns})
  Destination:            cable_delay_tester_i/rhd_spi_master_0/inst/a_data_out_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by clk_18M_cable_delay_tester_clk_wiz_0_0  {rise@0.000ns fall@27.782ns period=55.565ns})
  Path Group:             clk_18M_cable_delay_tester_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            55.565ns  (clk_18M_cable_delay_tester_clk_wiz_0_0 rise@55.565ns - clk_18M_cable_delay_tester_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        3.178ns  (logic 1.186ns (37.316%)  route 1.992ns (62.684%))
  Logic Levels:           7  (CARRY8=2 LUT2=1 LUT3=1 LUT5=1 LUT6=2)
  Clock Path Skew:        -0.098ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.910ns = ( 61.475 - 55.565 ) 
    Source Clock Delay      (SCD):    5.590ns
    Clock Pessimism Removal (CPR):    -0.418ns
  Clock Uncertainty:      0.122ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.234ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      2.569ns (routing 1.496ns, distribution 1.073ns)
  Clock Net Delay (Destination): 2.338ns (routing 1.363ns, distribution 0.975ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_18M_cable_delay_tester_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFG_PS_X0Y77        BUFG_PS                      0.000     0.000 r  cable_delay_tester_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=5884, routed)        2.732     2.732    cable_delay_tester_i/clk_wiz_0/inst/clk_in1
    MMCM_X0Y3            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                     -0.103     2.629 r  cable_delay_tester_i/clk_wiz_0/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.348     2.977    cable_delay_tester_i/clk_wiz_0/inst/clk_18M_cable_delay_tester_clk_wiz_0_0
    BUFGCE_X0Y76         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.044     3.021 r  cable_delay_tester_i/clk_wiz_0/inst/clkout1_buf/O
    X1Y0 (CLOCK_ROOT)    net (fo=132, routed)         2.569     5.590    cable_delay_tester_i/rhd_spi_master_0/inst/clk
    SLICE_X30Y59         FDRE                                         r  cable_delay_tester_i/rhd_spi_master_0/inst/clk_counter_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X30Y59         FDRE (Prop_DFF_SLICEL_C_Q)
                                                      0.114     5.704 r  cable_delay_tester_i/rhd_spi_master_0/inst/clk_counter_reg[1]/Q
                         net (fo=18, routed)          0.304     6.008    cable_delay_tester_i/rhd_spi_master_0/inst/clk_counter_reg_n_0_[1]
    SLICE_X30Y59         LUT5 (Prop_G5LUT_SLICEL_I1_O)
                                                      0.153     6.161 r  cable_delay_tester_i/rhd_spi_master_0/inst/clk_counter[8]_i_4/O
                         net (fo=5, routed)           0.357     6.518    cable_delay_tester_i/rhd_spi_master_0/inst/clk_counter[8]_i_4_n_0
    SLICE_X31Y60         LUT3 (Prop_G6LUT_SLICEM_I1_O)
                                                      0.152     6.670 r  cable_delay_tester_i/rhd_spi_master_0/inst/clk_counter[6]_i_2/O
                         net (fo=5, routed)           0.173     6.843    cable_delay_tester_i/rhd_spi_master_0/inst/clk_counter[6]_i_2_n_0
    SLICE_X30Y62         LUT2 (Prop_D6LUT_SLICEL_I1_O)
                                                      0.185     7.028 r  cable_delay_tester_i/rhd_spi_master_0/inst/a_data_out2_carry_i_11/O
                         net (fo=1, routed)           0.013     7.041    cable_delay_tester_i/rhd_spi_master_0/inst/a_data_out2_carry_i_11_n_0
    SLICE_X30Y62         CARRY8 (Prop_CARRY8_SLICEL_S[3]_CO[7])
                                                      0.220     7.261 r  cable_delay_tester_i/rhd_spi_master_0/inst/a_data_out2_carry/CO[7]
                         net (fo=1, routed)           0.030     7.291    cable_delay_tester_i/rhd_spi_master_0/inst/a_data_out2_carry_n_0
    SLICE_X30Y63         CARRY8 (Prop_CARRY8_SLICEL_CI_CO[7])
                                                      0.073     7.364 r  cable_delay_tester_i/rhd_spi_master_0/inst/a_data_out2_carry__0/CO[7]
                         net (fo=3, routed)           0.294     7.658    cable_delay_tester_i/rhd_spi_master_0/inst/a_data_out2
    SLICE_X31Y61         LUT6 (Prop_B6LUT_SLICEM_I2_O)
                                                      0.152     7.810 r  cable_delay_tester_i/rhd_spi_master_0/inst/a_data_out[15]_i_5/O
                         net (fo=16, routed)          0.754     8.565    cable_delay_tester_i/rhd_spi_master_0/inst/a_data_out[15]_i_5_n_0
    SLICE_X30Y74         LUT6 (Prop_G6LUT_SLICEL_I3_O)
                                                      0.137     8.702 r  cable_delay_tester_i/rhd_spi_master_0/inst/a_data_out[5]_i_1/O
                         net (fo=1, routed)           0.066     8.768    cable_delay_tester_i/rhd_spi_master_0/inst/a_data_out[5]_i_1_n_0
    SLICE_X30Y74         FDRE                                         r  cable_delay_tester_i/rhd_spi_master_0/inst/a_data_out_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_18M_cable_delay_tester_clk_wiz_0_0 rise edge)
                                                     55.565    55.565 r  
    BUFG_PS_X0Y77        BUFG_PS                      0.000    55.565 r  cable_delay_tester_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=5884, routed)        2.487    58.052    cable_delay_tester_i/clk_wiz_0/inst/clk_in1
    MMCM_X0Y3            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                      0.739    58.791 r  cable_delay_tester_i/clk_wiz_0/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.307    59.098    cable_delay_tester_i/clk_wiz_0/inst/clk_18M_cable_delay_tester_clk_wiz_0_0
    BUFGCE_X0Y76         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.039    59.137 r  cable_delay_tester_i/clk_wiz_0/inst/clkout1_buf/O
    X1Y0 (CLOCK_ROOT)    net (fo=132, routed)         2.338    61.475    cable_delay_tester_i/rhd_spi_master_0/inst/clk
    SLICE_X30Y74         FDRE                                         r  cable_delay_tester_i/rhd_spi_master_0/inst/a_data_out_reg[5]/C
                         clock pessimism             -0.418    61.057    
                         clock uncertainty           -0.122    60.935    
    SLICE_X30Y74         FDRE (Setup_GFF_SLICEL_C_D)
                                                      0.044    60.979    cable_delay_tester_i/rhd_spi_master_0/inst/a_data_out_reg[5]
  -------------------------------------------------------------------
                         required time                         60.979    
                         arrival time                          -8.768    
  -------------------------------------------------------------------
                         slack                                 52.211    

Slack (MET) :             52.236ns  (required time - arrival time)
  Source:                 cable_delay_tester_i/rhd_spi_master_0/inst/clk_counter_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_18M_cable_delay_tester_clk_wiz_0_0  {rise@0.000ns fall@27.782ns period=55.565ns})
  Destination:            cable_delay_tester_i/rhd_spi_master_0/inst/a_data_out_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by clk_18M_cable_delay_tester_clk_wiz_0_0  {rise@0.000ns fall@27.782ns period=55.565ns})
  Path Group:             clk_18M_cable_delay_tester_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            55.565ns  (clk_18M_cable_delay_tester_clk_wiz_0_0 rise@55.565ns - clk_18M_cable_delay_tester_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        3.153ns  (logic 1.202ns (38.119%)  route 1.951ns (61.881%))
  Logic Levels:           7  (CARRY8=2 LUT2=1 LUT3=1 LUT5=1 LUT6=2)
  Clock Path Skew:        -0.098ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.910ns = ( 61.475 - 55.565 ) 
    Source Clock Delay      (SCD):    5.590ns
    Clock Pessimism Removal (CPR):    -0.418ns
  Clock Uncertainty:      0.122ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.234ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      2.569ns (routing 1.496ns, distribution 1.073ns)
  Clock Net Delay (Destination): 2.338ns (routing 1.363ns, distribution 0.975ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_18M_cable_delay_tester_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFG_PS_X0Y77        BUFG_PS                      0.000     0.000 r  cable_delay_tester_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=5884, routed)        2.732     2.732    cable_delay_tester_i/clk_wiz_0/inst/clk_in1
    MMCM_X0Y3            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                     -0.103     2.629 r  cable_delay_tester_i/clk_wiz_0/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.348     2.977    cable_delay_tester_i/clk_wiz_0/inst/clk_18M_cable_delay_tester_clk_wiz_0_0
    BUFGCE_X0Y76         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.044     3.021 r  cable_delay_tester_i/clk_wiz_0/inst/clkout1_buf/O
    X1Y0 (CLOCK_ROOT)    net (fo=132, routed)         2.569     5.590    cable_delay_tester_i/rhd_spi_master_0/inst/clk
    SLICE_X30Y59         FDRE                                         r  cable_delay_tester_i/rhd_spi_master_0/inst/clk_counter_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X30Y59         FDRE (Prop_DFF_SLICEL_C_Q)
                                                      0.114     5.704 r  cable_delay_tester_i/rhd_spi_master_0/inst/clk_counter_reg[1]/Q
                         net (fo=18, routed)          0.304     6.008    cable_delay_tester_i/rhd_spi_master_0/inst/clk_counter_reg_n_0_[1]
    SLICE_X30Y59         LUT5 (Prop_G5LUT_SLICEL_I1_O)
                                                      0.153     6.161 r  cable_delay_tester_i/rhd_spi_master_0/inst/clk_counter[8]_i_4/O
                         net (fo=5, routed)           0.357     6.518    cable_delay_tester_i/rhd_spi_master_0/inst/clk_counter[8]_i_4_n_0
    SLICE_X31Y60         LUT3 (Prop_G6LUT_SLICEM_I1_O)
                                                      0.152     6.670 r  cable_delay_tester_i/rhd_spi_master_0/inst/clk_counter[6]_i_2/O
                         net (fo=5, routed)           0.173     6.843    cable_delay_tester_i/rhd_spi_master_0/inst/clk_counter[6]_i_2_n_0
    SLICE_X30Y62         LUT2 (Prop_D6LUT_SLICEL_I1_O)
                                                      0.185     7.028 r  cable_delay_tester_i/rhd_spi_master_0/inst/a_data_out2_carry_i_11/O
                         net (fo=1, routed)           0.013     7.041    cable_delay_tester_i/rhd_spi_master_0/inst/a_data_out2_carry_i_11_n_0
    SLICE_X30Y62         CARRY8 (Prop_CARRY8_SLICEL_S[3]_CO[7])
                                                      0.220     7.261 r  cable_delay_tester_i/rhd_spi_master_0/inst/a_data_out2_carry/CO[7]
                         net (fo=1, routed)           0.030     7.291    cable_delay_tester_i/rhd_spi_master_0/inst/a_data_out2_carry_n_0
    SLICE_X30Y63         CARRY8 (Prop_CARRY8_SLICEL_CI_CO[7])
                                                      0.073     7.364 r  cable_delay_tester_i/rhd_spi_master_0/inst/a_data_out2_carry__0/CO[7]
                         net (fo=3, routed)           0.294     7.658    cable_delay_tester_i/rhd_spi_master_0/inst/a_data_out2
    SLICE_X31Y61         LUT6 (Prop_B6LUT_SLICEM_I2_O)
                                                      0.152     7.810 r  cable_delay_tester_i/rhd_spi_master_0/inst/a_data_out[15]_i_5/O
                         net (fo=16, routed)          0.709     8.520    cable_delay_tester_i/rhd_spi_master_0/inst/a_data_out[15]_i_5_n_0
    SLICE_X30Y74         LUT6 (Prop_H6LUT_SLICEL_I3_O)
                                                      0.153     8.673 r  cable_delay_tester_i/rhd_spi_master_0/inst/a_data_out[4]_i_1/O
                         net (fo=1, routed)           0.070     8.743    cable_delay_tester_i/rhd_spi_master_0/inst/a_data_out[4]_i_1_n_0
    SLICE_X30Y74         FDRE                                         r  cable_delay_tester_i/rhd_spi_master_0/inst/a_data_out_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_18M_cable_delay_tester_clk_wiz_0_0 rise edge)
                                                     55.565    55.565 r  
    BUFG_PS_X0Y77        BUFG_PS                      0.000    55.565 r  cable_delay_tester_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=5884, routed)        2.487    58.052    cable_delay_tester_i/clk_wiz_0/inst/clk_in1
    MMCM_X0Y3            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                      0.739    58.791 r  cable_delay_tester_i/clk_wiz_0/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.307    59.098    cable_delay_tester_i/clk_wiz_0/inst/clk_18M_cable_delay_tester_clk_wiz_0_0
    BUFGCE_X0Y76         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.039    59.137 r  cable_delay_tester_i/clk_wiz_0/inst/clkout1_buf/O
    X1Y0 (CLOCK_ROOT)    net (fo=132, routed)         2.338    61.475    cable_delay_tester_i/rhd_spi_master_0/inst/clk
    SLICE_X30Y74         FDRE                                         r  cable_delay_tester_i/rhd_spi_master_0/inst/a_data_out_reg[4]/C
                         clock pessimism             -0.418    61.057    
                         clock uncertainty           -0.122    60.935    
    SLICE_X30Y74         FDRE (Setup_HFF_SLICEL_C_D)
                                                      0.044    60.979    cable_delay_tester_i/rhd_spi_master_0/inst/a_data_out_reg[4]
  -------------------------------------------------------------------
                         required time                         60.979    
                         arrival time                          -8.743    
  -------------------------------------------------------------------
                         slack                                 52.236    

Slack (MET) :             52.251ns  (required time - arrival time)
  Source:                 cable_delay_tester_i/rhd_spi_master_0/inst/clk_counter_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_18M_cable_delay_tester_clk_wiz_0_0  {rise@0.000ns fall@27.782ns period=55.565ns})
  Destination:            cable_delay_tester_i/rhd_spi_master_0/inst/a_data_out_reg[8]/D
                            (rising edge-triggered cell FDRE clocked by clk_18M_cable_delay_tester_clk_wiz_0_0  {rise@0.000ns fall@27.782ns period=55.565ns})
  Path Group:             clk_18M_cable_delay_tester_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            55.565ns  (clk_18M_cable_delay_tester_clk_wiz_0_0 rise@55.565ns - clk_18M_cable_delay_tester_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        3.137ns  (logic 1.187ns (37.841%)  route 1.950ns (62.159%))
  Logic Levels:           7  (CARRY8=2 LUT2=1 LUT3=1 LUT5=1 LUT6=2)
  Clock Path Skew:        -0.099ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.909ns = ( 61.474 - 55.565 ) 
    Source Clock Delay      (SCD):    5.590ns
    Clock Pessimism Removal (CPR):    -0.418ns
  Clock Uncertainty:      0.122ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.234ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      2.569ns (routing 1.496ns, distribution 1.073ns)
  Clock Net Delay (Destination): 2.337ns (routing 1.363ns, distribution 0.974ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_18M_cable_delay_tester_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFG_PS_X0Y77        BUFG_PS                      0.000     0.000 r  cable_delay_tester_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=5884, routed)        2.732     2.732    cable_delay_tester_i/clk_wiz_0/inst/clk_in1
    MMCM_X0Y3            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                     -0.103     2.629 r  cable_delay_tester_i/clk_wiz_0/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.348     2.977    cable_delay_tester_i/clk_wiz_0/inst/clk_18M_cable_delay_tester_clk_wiz_0_0
    BUFGCE_X0Y76         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.044     3.021 r  cable_delay_tester_i/clk_wiz_0/inst/clkout1_buf/O
    X1Y0 (CLOCK_ROOT)    net (fo=132, routed)         2.569     5.590    cable_delay_tester_i/rhd_spi_master_0/inst/clk
    SLICE_X30Y59         FDRE                                         r  cable_delay_tester_i/rhd_spi_master_0/inst/clk_counter_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X30Y59         FDRE (Prop_DFF_SLICEL_C_Q)
                                                      0.114     5.704 r  cable_delay_tester_i/rhd_spi_master_0/inst/clk_counter_reg[1]/Q
                         net (fo=18, routed)          0.304     6.008    cable_delay_tester_i/rhd_spi_master_0/inst/clk_counter_reg_n_0_[1]
    SLICE_X30Y59         LUT5 (Prop_G5LUT_SLICEL_I1_O)
                                                      0.153     6.161 r  cable_delay_tester_i/rhd_spi_master_0/inst/clk_counter[8]_i_4/O
                         net (fo=5, routed)           0.357     6.518    cable_delay_tester_i/rhd_spi_master_0/inst/clk_counter[8]_i_4_n_0
    SLICE_X31Y60         LUT3 (Prop_G6LUT_SLICEM_I1_O)
                                                      0.152     6.670 r  cable_delay_tester_i/rhd_spi_master_0/inst/clk_counter[6]_i_2/O
                         net (fo=5, routed)           0.173     6.843    cable_delay_tester_i/rhd_spi_master_0/inst/clk_counter[6]_i_2_n_0
    SLICE_X30Y62         LUT2 (Prop_D6LUT_SLICEL_I1_O)
                                                      0.185     7.028 r  cable_delay_tester_i/rhd_spi_master_0/inst/a_data_out2_carry_i_11/O
                         net (fo=1, routed)           0.013     7.041    cable_delay_tester_i/rhd_spi_master_0/inst/a_data_out2_carry_i_11_n_0
    SLICE_X30Y62         CARRY8 (Prop_CARRY8_SLICEL_S[3]_CO[7])
                                                      0.220     7.261 r  cable_delay_tester_i/rhd_spi_master_0/inst/a_data_out2_carry/CO[7]
                         net (fo=1, routed)           0.030     7.291    cable_delay_tester_i/rhd_spi_master_0/inst/a_data_out2_carry_n_0
    SLICE_X30Y63         CARRY8 (Prop_CARRY8_SLICEL_CI_CO[7])
                                                      0.073     7.364 r  cable_delay_tester_i/rhd_spi_master_0/inst/a_data_out2_carry__0/CO[7]
                         net (fo=3, routed)           0.294     7.658    cable_delay_tester_i/rhd_spi_master_0/inst/a_data_out2
    SLICE_X31Y61         LUT6 (Prop_B6LUT_SLICEM_I2_O)
                                                      0.152     7.810 r  cable_delay_tester_i/rhd_spi_master_0/inst/a_data_out[15]_i_5/O
                         net (fo=16, routed)          0.698     8.509    cable_delay_tester_i/rhd_spi_master_0/inst/a_data_out[15]_i_5_n_0
    SLICE_X29Y77         LUT6 (Prop_H6LUT_SLICEM_I3_O)
                                                      0.138     8.647 r  cable_delay_tester_i/rhd_spi_master_0/inst/a_data_out[8]_i_1/O
                         net (fo=1, routed)           0.080     8.727    cable_delay_tester_i/rhd_spi_master_0/inst/a_data_out[8]_i_1_n_0
    SLICE_X29Y77         FDRE                                         r  cable_delay_tester_i/rhd_spi_master_0/inst/a_data_out_reg[8]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_18M_cable_delay_tester_clk_wiz_0_0 rise edge)
                                                     55.565    55.565 r  
    BUFG_PS_X0Y77        BUFG_PS                      0.000    55.565 r  cable_delay_tester_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=5884, routed)        2.487    58.052    cable_delay_tester_i/clk_wiz_0/inst/clk_in1
    MMCM_X0Y3            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                      0.739    58.791 r  cable_delay_tester_i/clk_wiz_0/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.307    59.098    cable_delay_tester_i/clk_wiz_0/inst/clk_18M_cable_delay_tester_clk_wiz_0_0
    BUFGCE_X0Y76         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.039    59.137 r  cable_delay_tester_i/clk_wiz_0/inst/clkout1_buf/O
    X1Y0 (CLOCK_ROOT)    net (fo=132, routed)         2.337    61.474    cable_delay_tester_i/rhd_spi_master_0/inst/clk
    SLICE_X29Y77         FDRE                                         r  cable_delay_tester_i/rhd_spi_master_0/inst/a_data_out_reg[8]/C
                         clock pessimism             -0.418    61.056    
                         clock uncertainty           -0.122    60.934    
    SLICE_X29Y77         FDRE (Setup_HFF_SLICEM_C_D)
                                                      0.044    60.978    cable_delay_tester_i/rhd_spi_master_0/inst/a_data_out_reg[8]
  -------------------------------------------------------------------
                         required time                         60.978    
                         arrival time                          -8.727    
  -------------------------------------------------------------------
                         slack                                 52.251    

Slack (MET) :             52.253ns  (required time - arrival time)
  Source:                 cable_delay_tester_i/rhd_spi_master_0/inst/clk_counter_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_18M_cable_delay_tester_clk_wiz_0_0  {rise@0.000ns fall@27.782ns period=55.565ns})
  Destination:            cable_delay_tester_i/rhd_spi_master_0/inst/a_data_out_reg[15]/D
                            (rising edge-triggered cell FDRE clocked by clk_18M_cable_delay_tester_clk_wiz_0_0  {rise@0.000ns fall@27.782ns period=55.565ns})
  Path Group:             clk_18M_cable_delay_tester_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            55.565ns  (clk_18M_cable_delay_tester_clk_wiz_0_0 rise@55.565ns - clk_18M_cable_delay_tester_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        3.134ns  (logic 1.186ns (37.845%)  route 1.948ns (62.155%))
  Logic Levels:           7  (CARRY8=2 LUT2=1 LUT3=1 LUT5=1 LUT6=2)
  Clock Path Skew:        -0.099ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.909ns = ( 61.474 - 55.565 ) 
    Source Clock Delay      (SCD):    5.590ns
    Clock Pessimism Removal (CPR):    -0.418ns
  Clock Uncertainty:      0.122ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.234ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      2.569ns (routing 1.496ns, distribution 1.073ns)
  Clock Net Delay (Destination): 2.337ns (routing 1.363ns, distribution 0.974ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_18M_cable_delay_tester_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFG_PS_X0Y77        BUFG_PS                      0.000     0.000 r  cable_delay_tester_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=5884, routed)        2.732     2.732    cable_delay_tester_i/clk_wiz_0/inst/clk_in1
    MMCM_X0Y3            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                     -0.103     2.629 r  cable_delay_tester_i/clk_wiz_0/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.348     2.977    cable_delay_tester_i/clk_wiz_0/inst/clk_18M_cable_delay_tester_clk_wiz_0_0
    BUFGCE_X0Y76         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.044     3.021 r  cable_delay_tester_i/clk_wiz_0/inst/clkout1_buf/O
    X1Y0 (CLOCK_ROOT)    net (fo=132, routed)         2.569     5.590    cable_delay_tester_i/rhd_spi_master_0/inst/clk
    SLICE_X30Y59         FDRE                                         r  cable_delay_tester_i/rhd_spi_master_0/inst/clk_counter_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X30Y59         FDRE (Prop_DFF_SLICEL_C_Q)
                                                      0.114     5.704 r  cable_delay_tester_i/rhd_spi_master_0/inst/clk_counter_reg[1]/Q
                         net (fo=18, routed)          0.304     6.008    cable_delay_tester_i/rhd_spi_master_0/inst/clk_counter_reg_n_0_[1]
    SLICE_X30Y59         LUT5 (Prop_G5LUT_SLICEL_I1_O)
                                                      0.153     6.161 r  cable_delay_tester_i/rhd_spi_master_0/inst/clk_counter[8]_i_4/O
                         net (fo=5, routed)           0.357     6.518    cable_delay_tester_i/rhd_spi_master_0/inst/clk_counter[8]_i_4_n_0
    SLICE_X31Y60         LUT3 (Prop_G6LUT_SLICEM_I1_O)
                                                      0.152     6.670 r  cable_delay_tester_i/rhd_spi_master_0/inst/clk_counter[6]_i_2/O
                         net (fo=5, routed)           0.173     6.843    cable_delay_tester_i/rhd_spi_master_0/inst/clk_counter[6]_i_2_n_0
    SLICE_X30Y62         LUT2 (Prop_D6LUT_SLICEL_I1_O)
                                                      0.185     7.028 r  cable_delay_tester_i/rhd_spi_master_0/inst/a_data_out2_carry_i_11/O
                         net (fo=1, routed)           0.013     7.041    cable_delay_tester_i/rhd_spi_master_0/inst/a_data_out2_carry_i_11_n_0
    SLICE_X30Y62         CARRY8 (Prop_CARRY8_SLICEL_S[3]_CO[7])
                                                      0.220     7.261 r  cable_delay_tester_i/rhd_spi_master_0/inst/a_data_out2_carry/CO[7]
                         net (fo=1, routed)           0.030     7.291    cable_delay_tester_i/rhd_spi_master_0/inst/a_data_out2_carry_n_0
    SLICE_X30Y63         CARRY8 (Prop_CARRY8_SLICEL_CI_CO[7])
                                                      0.073     7.364 r  cable_delay_tester_i/rhd_spi_master_0/inst/a_data_out2_carry__0/CO[7]
                         net (fo=3, routed)           0.294     7.658    cable_delay_tester_i/rhd_spi_master_0/inst/a_data_out2
    SLICE_X31Y61         LUT6 (Prop_B6LUT_SLICEM_I2_O)
                                                      0.152     7.810 r  cable_delay_tester_i/rhd_spi_master_0/inst/a_data_out[15]_i_5/O
                         net (fo=16, routed)          0.696     8.507    cable_delay_tester_i/rhd_spi_master_0/inst/a_data_out[15]_i_5_n_0
    SLICE_X29Y77         LUT6 (Prop_G6LUT_SLICEM_I3_O)
                                                      0.137     8.644 r  cable_delay_tester_i/rhd_spi_master_0/inst/a_data_out[15]_i_1/O
                         net (fo=1, routed)           0.080     8.724    cable_delay_tester_i/rhd_spi_master_0/inst/a_data_out[15]_i_1_n_0
    SLICE_X29Y77         FDRE                                         r  cable_delay_tester_i/rhd_spi_master_0/inst/a_data_out_reg[15]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_18M_cable_delay_tester_clk_wiz_0_0 rise edge)
                                                     55.565    55.565 r  
    BUFG_PS_X0Y77        BUFG_PS                      0.000    55.565 r  cable_delay_tester_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=5884, routed)        2.487    58.052    cable_delay_tester_i/clk_wiz_0/inst/clk_in1
    MMCM_X0Y3            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                      0.739    58.791 r  cable_delay_tester_i/clk_wiz_0/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.307    59.098    cable_delay_tester_i/clk_wiz_0/inst/clk_18M_cable_delay_tester_clk_wiz_0_0
    BUFGCE_X0Y76         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.039    59.137 r  cable_delay_tester_i/clk_wiz_0/inst/clkout1_buf/O
    X1Y0 (CLOCK_ROOT)    net (fo=132, routed)         2.337    61.474    cable_delay_tester_i/rhd_spi_master_0/inst/clk
    SLICE_X29Y77         FDRE                                         r  cable_delay_tester_i/rhd_spi_master_0/inst/a_data_out_reg[15]/C
                         clock pessimism             -0.418    61.056    
                         clock uncertainty           -0.122    60.934    
    SLICE_X29Y77         FDRE (Setup_GFF_SLICEM_C_D)
                                                      0.043    60.977    cable_delay_tester_i/rhd_spi_master_0/inst/a_data_out_reg[15]
  -------------------------------------------------------------------
                         required time                         60.977    
                         arrival time                          -8.724    
  -------------------------------------------------------------------
                         slack                                 52.253    

Slack (MET) :             52.254ns  (required time - arrival time)
  Source:                 cable_delay_tester_i/rhd_spi_master_0/inst/clk_counter_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_18M_cable_delay_tester_clk_wiz_0_0  {rise@0.000ns fall@27.782ns period=55.565ns})
  Destination:            cable_delay_tester_i/rhd_spi_master_0/inst/index_sampled_reg[0]/CE
                            (rising edge-triggered cell FDRE clocked by clk_18M_cable_delay_tester_clk_wiz_0_0  {rise@0.000ns fall@27.782ns period=55.565ns})
  Path Group:             clk_18M_cable_delay_tester_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            55.565ns  (clk_18M_cable_delay_tester_clk_wiz_0_0 rise@55.565ns - clk_18M_cable_delay_tester_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        3.013ns  (logic 1.255ns (41.651%)  route 1.758ns (58.349%))
  Logic Levels:           7  (CARRY8=2 LUT2=1 LUT3=1 LUT4=1 LUT5=2)
  Clock Path Skew:        -0.097ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.911ns = ( 61.476 - 55.565 ) 
    Source Clock Delay      (SCD):    5.590ns
    Clock Pessimism Removal (CPR):    -0.418ns
  Clock Uncertainty:      0.122ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.234ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      2.569ns (routing 1.496ns, distribution 1.073ns)
  Clock Net Delay (Destination): 2.339ns (routing 1.363ns, distribution 0.976ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_18M_cable_delay_tester_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFG_PS_X0Y77        BUFG_PS                      0.000     0.000 r  cable_delay_tester_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=5884, routed)        2.732     2.732    cable_delay_tester_i/clk_wiz_0/inst/clk_in1
    MMCM_X0Y3            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                     -0.103     2.629 r  cable_delay_tester_i/clk_wiz_0/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.348     2.977    cable_delay_tester_i/clk_wiz_0/inst/clk_18M_cable_delay_tester_clk_wiz_0_0
    BUFGCE_X0Y76         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.044     3.021 r  cable_delay_tester_i/clk_wiz_0/inst/clkout1_buf/O
    X1Y0 (CLOCK_ROOT)    net (fo=132, routed)         2.569     5.590    cable_delay_tester_i/rhd_spi_master_0/inst/clk
    SLICE_X30Y59         FDRE                                         r  cable_delay_tester_i/rhd_spi_master_0/inst/clk_counter_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X30Y59         FDRE (Prop_DFF_SLICEL_C_Q)
                                                      0.114     5.704 r  cable_delay_tester_i/rhd_spi_master_0/inst/clk_counter_reg[1]/Q
                         net (fo=18, routed)          0.304     6.008    cable_delay_tester_i/rhd_spi_master_0/inst/clk_counter_reg_n_0_[1]
    SLICE_X30Y59         LUT5 (Prop_G5LUT_SLICEL_I1_O)
                                                      0.153     6.161 r  cable_delay_tester_i/rhd_spi_master_0/inst/clk_counter[8]_i_4/O
                         net (fo=5, routed)           0.357     6.518    cable_delay_tester_i/rhd_spi_master_0/inst/clk_counter[8]_i_4_n_0
    SLICE_X31Y60         LUT3 (Prop_G6LUT_SLICEM_I1_O)
                                                      0.152     6.670 r  cable_delay_tester_i/rhd_spi_master_0/inst/clk_counter[6]_i_2/O
                         net (fo=5, routed)           0.173     6.843    cable_delay_tester_i/rhd_spi_master_0/inst/clk_counter[6]_i_2_n_0
    SLICE_X30Y62         LUT2 (Prop_D6LUT_SLICEL_I1_O)
                                                      0.185     7.028 r  cable_delay_tester_i/rhd_spi_master_0/inst/a_data_out2_carry_i_11/O
                         net (fo=1, routed)           0.013     7.041    cable_delay_tester_i/rhd_spi_master_0/inst/a_data_out2_carry_i_11_n_0
    SLICE_X30Y62         CARRY8 (Prop_CARRY8_SLICEL_S[3]_CO[7])
                                                      0.220     7.261 r  cable_delay_tester_i/rhd_spi_master_0/inst/a_data_out2_carry/CO[7]
                         net (fo=1, routed)           0.030     7.291    cable_delay_tester_i/rhd_spi_master_0/inst/a_data_out2_carry_n_0
    SLICE_X30Y63         CARRY8 (Prop_CARRY8_SLICEL_CI_CO[7])
                                                      0.073     7.364 r  cable_delay_tester_i/rhd_spi_master_0/inst/a_data_out2_carry__0/CO[7]
                         net (fo=3, routed)           0.260     7.624    cable_delay_tester_i/rhd_spi_master_0/inst/a_data_out2
    SLICE_X31Y61         LUT4 (Prop_C5LUT_SLICEM_I0_O)
                                                      0.223     7.847 r  cable_delay_tester_i/rhd_spi_master_0/inst/index_sampled[4]_i_4/O
                         net (fo=1, routed)           0.194     8.041    cable_delay_tester_i/rhd_spi_master_0/inst/a_data_out1__2
    SLICE_X31Y61         LUT5 (Prop_F6LUT_SLICEM_I1_O)
                                                      0.135     8.176 r  cable_delay_tester_i/rhd_spi_master_0/inst/index_sampled[4]_i_1/O
                         net (fo=5, routed)           0.426     8.603    cable_delay_tester_i/rhd_spi_master_0/inst/index_sampled[4]_i_1_n_0
    SLICE_X30Y73         FDRE                                         r  cable_delay_tester_i/rhd_spi_master_0/inst/index_sampled_reg[0]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_18M_cable_delay_tester_clk_wiz_0_0 rise edge)
                                                     55.565    55.565 r  
    BUFG_PS_X0Y77        BUFG_PS                      0.000    55.565 r  cable_delay_tester_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=5884, routed)        2.487    58.052    cable_delay_tester_i/clk_wiz_0/inst/clk_in1
    MMCM_X0Y3            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                      0.739    58.791 r  cable_delay_tester_i/clk_wiz_0/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.307    59.098    cable_delay_tester_i/clk_wiz_0/inst/clk_18M_cable_delay_tester_clk_wiz_0_0
    BUFGCE_X0Y76         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.039    59.137 r  cable_delay_tester_i/clk_wiz_0/inst/clkout1_buf/O
    X1Y0 (CLOCK_ROOT)    net (fo=132, routed)         2.339    61.476    cable_delay_tester_i/rhd_spi_master_0/inst/clk
    SLICE_X30Y73         FDRE                                         r  cable_delay_tester_i/rhd_spi_master_0/inst/index_sampled_reg[0]/C
                         clock pessimism             -0.418    61.058    
                         clock uncertainty           -0.122    60.936    
    SLICE_X30Y73         FDRE (Setup_HFF2_SLICEL_C_CE)
                                                     -0.079    60.857    cable_delay_tester_i/rhd_spi_master_0/inst/index_sampled_reg[0]
  -------------------------------------------------------------------
                         required time                         60.857    
                         arrival time                          -8.603    
  -------------------------------------------------------------------
                         slack                                 52.254    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.052ns  (arrival time - required time)
  Source:                 cable_delay_tester_i/rhd_spi_master_0/inst/FSM_sequential_state_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_18M_cable_delay_tester_clk_wiz_0_0  {rise@0.000ns fall@27.782ns period=55.565ns})
  Destination:            cable_delay_tester_i/rhd_spi_master_0/inst/CS_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_18M_cable_delay_tester_clk_wiz_0_0  {rise@0.000ns fall@27.782ns period=55.565ns})
  Path Group:             clk_18M_cable_delay_tester_clk_wiz_0_0
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (clk_18M_cable_delay_tester_clk_wiz_0_0 rise@0.000ns - clk_18M_cable_delay_tester_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.338ns  (logic 0.208ns (61.525%)  route 0.130ns (38.475%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.186ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    5.639ns
    Source Clock Delay      (SCD):    5.871ns
    Clock Pessimism Removal (CPR):    -0.418ns
  Clock Net Delay (Source):      2.299ns (routing 1.363ns, distribution 0.936ns)
  Clock Net Delay (Destination): 2.618ns (routing 1.496ns, distribution 1.122ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_18M_cable_delay_tester_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFG_PS_X0Y77        BUFG_PS                      0.000     0.000 r  cable_delay_tester_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=5884, routed)        2.487     2.487    cable_delay_tester_i/clk_wiz_0/inst/clk_in1
    MMCM_X0Y3            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                      0.739     3.226 r  cable_delay_tester_i/clk_wiz_0/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.307     3.533    cable_delay_tester_i/clk_wiz_0/inst/clk_18M_cable_delay_tester_clk_wiz_0_0
    BUFGCE_X0Y76         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.039     3.572 r  cable_delay_tester_i/clk_wiz_0/inst/clkout1_buf/O
    X1Y0 (CLOCK_ROOT)    net (fo=132, routed)         2.299     5.871    cable_delay_tester_i/rhd_spi_master_0/inst/clk
    SLICE_X31Y59         FDRE                                         r  cable_delay_tester_i/rhd_spi_master_0/inst/FSM_sequential_state_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X31Y59         FDRE (Prop_DFF_SLICEM_C_Q)
                                                      0.112     5.983 r  cable_delay_tester_i/rhd_spi_master_0/inst/FSM_sequential_state_reg[1]/Q
                         net (fo=33, routed)          0.085     6.068    cable_delay_tester_i/rhd_spi_master_0/inst/state__0[1]
    SLICE_X31Y60         LUT6 (Prop_C6LUT_SLICEM_I2_O)
                                                      0.096     6.164 r  cable_delay_tester_i/rhd_spi_master_0/inst/CS_i_1/O
                         net (fo=1, routed)           0.045     6.209    cable_delay_tester_i/rhd_spi_master_0/inst/CS_i_1_n_0
    SLICE_X31Y60         FDRE                                         r  cable_delay_tester_i/rhd_spi_master_0/inst/CS_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_18M_cable_delay_tester_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFG_PS_X0Y77        BUFG_PS                      0.000     0.000 r  cable_delay_tester_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=5884, routed)        2.732     2.732    cable_delay_tester_i/clk_wiz_0/inst/clk_in1
    MMCM_X0Y3            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                     -0.103     2.629 r  cable_delay_tester_i/clk_wiz_0/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.348     2.977    cable_delay_tester_i/clk_wiz_0/inst/clk_18M_cable_delay_tester_clk_wiz_0_0
    BUFGCE_X0Y76         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.044     3.021 r  cable_delay_tester_i/clk_wiz_0/inst/clkout1_buf/O
    X1Y0 (CLOCK_ROOT)    net (fo=132, routed)         2.618     5.639    cable_delay_tester_i/rhd_spi_master_0/inst/clk
    SLICE_X31Y60         FDRE                                         r  cable_delay_tester_i/rhd_spi_master_0/inst/CS_reg/C
                         clock pessimism              0.418     6.057    
    SLICE_X31Y60         FDRE (Hold_CFF_SLICEM_C_D)
                                                      0.100     6.157    cable_delay_tester_i/rhd_spi_master_0/inst/CS_reg
  -------------------------------------------------------------------
                         required time                         -6.157    
                         arrival time                           6.209    
  -------------------------------------------------------------------
                         slack                                  0.052    

Slack (MET) :             0.076ns  (arrival time - required time)
  Source:                 cable_delay_tester_i/rhd_spi_master_0/inst/FSM_sequential_state_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_18M_cable_delay_tester_clk_wiz_0_0  {rise@0.000ns fall@27.782ns period=55.565ns})
  Destination:            cable_delay_tester_i/rhd_spi_master_0/inst/padding_counter_reg[7]/D
                            (rising edge-triggered cell FDRE clocked by clk_18M_cable_delay_tester_clk_wiz_0_0  {rise@0.000ns fall@27.782ns period=55.565ns})
  Path Group:             clk_18M_cable_delay_tester_clk_wiz_0_0
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (clk_18M_cable_delay_tester_clk_wiz_0_0 rise@0.000ns - clk_18M_cable_delay_tester_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.362ns  (logic 0.208ns (57.477%)  route 0.154ns (42.523%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.184ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    5.637ns
    Source Clock Delay      (SCD):    5.871ns
    Clock Pessimism Removal (CPR):    -0.418ns
  Clock Net Delay (Source):      2.299ns (routing 1.363ns, distribution 0.936ns)
  Clock Net Delay (Destination): 2.616ns (routing 1.496ns, distribution 1.120ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_18M_cable_delay_tester_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFG_PS_X0Y77        BUFG_PS                      0.000     0.000 r  cable_delay_tester_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=5884, routed)        2.487     2.487    cable_delay_tester_i/clk_wiz_0/inst/clk_in1
    MMCM_X0Y3            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                      0.739     3.226 r  cable_delay_tester_i/clk_wiz_0/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.307     3.533    cable_delay_tester_i/clk_wiz_0/inst/clk_18M_cable_delay_tester_clk_wiz_0_0
    BUFGCE_X0Y76         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.039     3.572 r  cable_delay_tester_i/clk_wiz_0/inst/clkout1_buf/O
    X1Y0 (CLOCK_ROOT)    net (fo=132, routed)         2.299     5.871    cable_delay_tester_i/rhd_spi_master_0/inst/clk
    SLICE_X31Y59         FDRE                                         r  cable_delay_tester_i/rhd_spi_master_0/inst/FSM_sequential_state_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X31Y59         FDRE (Prop_CFF_SLICEM_C_Q)
                                                      0.112     5.983 r  cable_delay_tester_i/rhd_spi_master_0/inst/FSM_sequential_state_reg[0]/Q
                         net (fo=22, routed)          0.140     6.123    cable_delay_tester_i/rhd_spi_master_0/inst/state__0[0]
    SLICE_X29Y61         LUT5 (Prop_B5LUT_SLICEM_I3_O)
                                                      0.096     6.219 r  cable_delay_tester_i/rhd_spi_master_0/inst/padding_counter[7]_i_2/O
                         net (fo=1, routed)           0.014     6.233    cable_delay_tester_i/rhd_spi_master_0/inst/padding_counter[7]
    SLICE_X29Y61         FDRE                                         r  cable_delay_tester_i/rhd_spi_master_0/inst/padding_counter_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_18M_cable_delay_tester_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFG_PS_X0Y77        BUFG_PS                      0.000     0.000 r  cable_delay_tester_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=5884, routed)        2.732     2.732    cable_delay_tester_i/clk_wiz_0/inst/clk_in1
    MMCM_X0Y3            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                     -0.103     2.629 r  cable_delay_tester_i/clk_wiz_0/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.348     2.977    cable_delay_tester_i/clk_wiz_0/inst/clk_18M_cable_delay_tester_clk_wiz_0_0
    BUFGCE_X0Y76         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.044     3.021 r  cable_delay_tester_i/clk_wiz_0/inst/clkout1_buf/O
    X1Y0 (CLOCK_ROOT)    net (fo=132, routed)         2.616     5.637    cable_delay_tester_i/rhd_spi_master_0/inst/clk
    SLICE_X29Y61         FDRE                                         r  cable_delay_tester_i/rhd_spi_master_0/inst/padding_counter_reg[7]/C
                         clock pessimism              0.418     6.055    
    SLICE_X29Y61         FDRE (Hold_BFF2_SLICEM_C_D)
                                                      0.102     6.157    cable_delay_tester_i/rhd_spi_master_0/inst/padding_counter_reg[7]
  -------------------------------------------------------------------
                         required time                         -6.157    
                         arrival time                           6.233    
  -------------------------------------------------------------------
                         slack                                  0.076    

Slack (MET) :             0.080ns  (arrival time - required time)
  Source:                 cable_delay_tester_i/rhd_spi_master_0/inst/FSM_sequential_state_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_18M_cable_delay_tester_clk_wiz_0_0  {rise@0.000ns fall@27.782ns period=55.565ns})
  Destination:            cable_delay_tester_i/rhd_spi_master_0/inst/clk_counter_reg[6]/D
                            (rising edge-triggered cell FDRE clocked by clk_18M_cable_delay_tester_clk_wiz_0_0  {rise@0.000ns fall@27.782ns period=55.565ns})
  Path Group:             clk_18M_cable_delay_tester_clk_wiz_0_0
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (clk_18M_cable_delay_tester_clk_wiz_0_0 rise@0.000ns - clk_18M_cable_delay_tester_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.366ns  (logic 0.232ns (63.375%)  route 0.134ns (36.625%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.184ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    5.637ns
    Source Clock Delay      (SCD):    5.871ns
    Clock Pessimism Removal (CPR):    -0.418ns
  Clock Net Delay (Source):      2.299ns (routing 1.363ns, distribution 0.936ns)
  Clock Net Delay (Destination): 2.616ns (routing 1.496ns, distribution 1.120ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_18M_cable_delay_tester_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFG_PS_X0Y77        BUFG_PS                      0.000     0.000 r  cable_delay_tester_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=5884, routed)        2.487     2.487    cable_delay_tester_i/clk_wiz_0/inst/clk_in1
    MMCM_X0Y3            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                      0.739     3.226 r  cable_delay_tester_i/clk_wiz_0/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.307     3.533    cable_delay_tester_i/clk_wiz_0/inst/clk_18M_cable_delay_tester_clk_wiz_0_0
    BUFGCE_X0Y76         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.039     3.572 r  cable_delay_tester_i/clk_wiz_0/inst/clkout1_buf/O
    X1Y0 (CLOCK_ROOT)    net (fo=132, routed)         2.299     5.871    cable_delay_tester_i/rhd_spi_master_0/inst/clk
    SLICE_X31Y59         FDRE                                         r  cable_delay_tester_i/rhd_spi_master_0/inst/FSM_sequential_state_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X31Y59         FDRE (Prop_DFF_SLICEM_C_Q)
                                                      0.112     5.983 r  cable_delay_tester_i/rhd_spi_master_0/inst/FSM_sequential_state_reg[1]/Q
                         net (fo=33, routed)          0.090     6.073    cable_delay_tester_i/rhd_spi_master_0/inst/state__0[1]
    SLICE_X31Y60         LUT2 (Prop_F6LUT_SLICEM_I0_O)
                                                      0.120     6.193 r  cable_delay_tester_i/rhd_spi_master_0/inst/clk_counter[6]_i_1/O
                         net (fo=1, routed)           0.044     6.237    cable_delay_tester_i/rhd_spi_master_0/inst/clk_counter[6]
    SLICE_X31Y60         FDRE                                         r  cable_delay_tester_i/rhd_spi_master_0/inst/clk_counter_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_18M_cable_delay_tester_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFG_PS_X0Y77        BUFG_PS                      0.000     0.000 r  cable_delay_tester_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=5884, routed)        2.732     2.732    cable_delay_tester_i/clk_wiz_0/inst/clk_in1
    MMCM_X0Y3            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                     -0.103     2.629 r  cable_delay_tester_i/clk_wiz_0/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.348     2.977    cable_delay_tester_i/clk_wiz_0/inst/clk_18M_cable_delay_tester_clk_wiz_0_0
    BUFGCE_X0Y76         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.044     3.021 r  cable_delay_tester_i/clk_wiz_0/inst/clkout1_buf/O
    X1Y0 (CLOCK_ROOT)    net (fo=132, routed)         2.616     5.637    cable_delay_tester_i/rhd_spi_master_0/inst/clk
    SLICE_X31Y60         FDRE                                         r  cable_delay_tester_i/rhd_spi_master_0/inst/clk_counter_reg[6]/C
                         clock pessimism              0.418     6.055    
    SLICE_X31Y60         FDRE (Hold_FFF2_SLICEM_C_D)
                                                      0.102     6.157    cable_delay_tester_i/rhd_spi_master_0/inst/clk_counter_reg[6]
  -------------------------------------------------------------------
                         required time                         -6.157    
                         arrival time                           6.237    
  -------------------------------------------------------------------
                         slack                                  0.080    

Slack (MET) :             0.083ns  (arrival time - required time)
  Source:                 cable_delay_tester_i/rhd_spi_master_0/inst/FSM_sequential_state_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_18M_cable_delay_tester_clk_wiz_0_0  {rise@0.000ns fall@27.782ns period=55.565ns})
  Destination:            cable_delay_tester_i/rhd_spi_master_0/inst/clk_counter_reg[0]/D
                            (rising edge-triggered cell FDSE clocked by clk_18M_cable_delay_tester_clk_wiz_0_0  {rise@0.000ns fall@27.782ns period=55.565ns})
  Path Group:             clk_18M_cable_delay_tester_clk_wiz_0_0
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (clk_18M_cable_delay_tester_clk_wiz_0_0 rise@0.000ns - clk_18M_cable_delay_tester_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.290ns  (logic 0.192ns (66.255%)  route 0.098ns (33.745%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.104ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    5.590ns
    Source Clock Delay      (SCD):    5.871ns
    Clock Pessimism Removal (CPR):    -0.385ns
  Clock Net Delay (Source):      2.299ns (routing 1.363ns, distribution 0.936ns)
  Clock Net Delay (Destination): 2.569ns (routing 1.496ns, distribution 1.073ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_18M_cable_delay_tester_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFG_PS_X0Y77        BUFG_PS                      0.000     0.000 r  cable_delay_tester_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=5884, routed)        2.487     2.487    cable_delay_tester_i/clk_wiz_0/inst/clk_in1
    MMCM_X0Y3            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                      0.739     3.226 r  cable_delay_tester_i/clk_wiz_0/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.307     3.533    cable_delay_tester_i/clk_wiz_0/inst/clk_18M_cable_delay_tester_clk_wiz_0_0
    BUFGCE_X0Y76         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.039     3.572 r  cable_delay_tester_i/clk_wiz_0/inst/clkout1_buf/O
    X1Y0 (CLOCK_ROOT)    net (fo=132, routed)         2.299     5.871    cable_delay_tester_i/rhd_spi_master_0/inst/clk
    SLICE_X31Y59         FDRE                                         r  cable_delay_tester_i/rhd_spi_master_0/inst/FSM_sequential_state_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X31Y59         FDRE (Prop_DFF_SLICEM_C_Q)
                                                      0.112     5.983 f  cable_delay_tester_i/rhd_spi_master_0/inst/FSM_sequential_state_reg[1]/Q
                         net (fo=33, routed)          0.087     6.070    cable_delay_tester_i/rhd_spi_master_0/inst/state__0[1]
    SLICE_X30Y59         LUT2 (Prop_C5LUT_SLICEL_I1_O)
                                                      0.080     6.150 r  cable_delay_tester_i/rhd_spi_master_0/inst/clk_counter[0]_i_1/O
                         net (fo=1, routed)           0.011     6.161    cable_delay_tester_i/rhd_spi_master_0/inst/clk_counter[0]
    SLICE_X30Y59         FDSE                                         r  cable_delay_tester_i/rhd_spi_master_0/inst/clk_counter_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_18M_cable_delay_tester_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFG_PS_X0Y77        BUFG_PS                      0.000     0.000 r  cable_delay_tester_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=5884, routed)        2.732     2.732    cable_delay_tester_i/clk_wiz_0/inst/clk_in1
    MMCM_X0Y3            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                     -0.103     2.629 r  cable_delay_tester_i/clk_wiz_0/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.348     2.977    cable_delay_tester_i/clk_wiz_0/inst/clk_18M_cable_delay_tester_clk_wiz_0_0
    BUFGCE_X0Y76         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.044     3.021 r  cable_delay_tester_i/clk_wiz_0/inst/clkout1_buf/O
    X1Y0 (CLOCK_ROOT)    net (fo=132, routed)         2.569     5.590    cable_delay_tester_i/rhd_spi_master_0/inst/clk
    SLICE_X30Y59         FDSE                                         r  cable_delay_tester_i/rhd_spi_master_0/inst/clk_counter_reg[0]/C
                         clock pessimism              0.385     5.975    
    SLICE_X30Y59         FDSE (Hold_CFF2_SLICEL_C_D)
                                                      0.103     6.078    cable_delay_tester_i/rhd_spi_master_0/inst/clk_counter_reg[0]
  -------------------------------------------------------------------
                         required time                         -6.078    
                         arrival time                           6.161    
  -------------------------------------------------------------------
                         slack                                  0.083    

Slack (MET) :             0.084ns  (arrival time - required time)
  Source:                 cable_delay_tester_i/rhd_spi_master_0/inst/FSM_sequential_state_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_18M_cable_delay_tester_clk_wiz_0_0  {rise@0.000ns fall@27.782ns period=55.565ns})
  Destination:            cable_delay_tester_i/rhd_spi_master_0/inst/clk_counter_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by clk_18M_cable_delay_tester_clk_wiz_0_0  {rise@0.000ns fall@27.782ns period=55.565ns})
  Path Group:             clk_18M_cable_delay_tester_clk_wiz_0_0
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (clk_18M_cable_delay_tester_clk_wiz_0_0 rise@0.000ns - clk_18M_cable_delay_tester_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.290ns  (logic 0.192ns (66.255%)  route 0.098ns (33.745%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.104ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    5.590ns
    Source Clock Delay      (SCD):    5.871ns
    Clock Pessimism Removal (CPR):    -0.385ns
  Clock Net Delay (Source):      2.299ns (routing 1.363ns, distribution 0.936ns)
  Clock Net Delay (Destination): 2.569ns (routing 1.496ns, distribution 1.073ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_18M_cable_delay_tester_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFG_PS_X0Y77        BUFG_PS                      0.000     0.000 r  cable_delay_tester_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=5884, routed)        2.487     2.487    cable_delay_tester_i/clk_wiz_0/inst/clk_in1
    MMCM_X0Y3            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                      0.739     3.226 r  cable_delay_tester_i/clk_wiz_0/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.307     3.533    cable_delay_tester_i/clk_wiz_0/inst/clk_18M_cable_delay_tester_clk_wiz_0_0
    BUFGCE_X0Y76         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.039     3.572 r  cable_delay_tester_i/clk_wiz_0/inst/clkout1_buf/O
    X1Y0 (CLOCK_ROOT)    net (fo=132, routed)         2.299     5.871    cable_delay_tester_i/rhd_spi_master_0/inst/clk
    SLICE_X31Y59         FDRE                                         r  cable_delay_tester_i/rhd_spi_master_0/inst/FSM_sequential_state_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X31Y59         FDRE (Prop_DFF_SLICEM_C_Q)
                                                      0.112     5.983 r  cable_delay_tester_i/rhd_spi_master_0/inst/FSM_sequential_state_reg[1]/Q
                         net (fo=33, routed)          0.087     6.070    cable_delay_tester_i/rhd_spi_master_0/inst/state__0[1]
    SLICE_X30Y59         LUT2 (Prop_D5LUT_SLICEL_I0_O)
                                                      0.080     6.150 r  cable_delay_tester_i/rhd_spi_master_0/inst/clk_counter[5]_i_1/O
                         net (fo=1, routed)           0.011     6.161    cable_delay_tester_i/rhd_spi_master_0/inst/clk_counter[5]
    SLICE_X30Y59         FDRE                                         r  cable_delay_tester_i/rhd_spi_master_0/inst/clk_counter_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_18M_cable_delay_tester_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFG_PS_X0Y77        BUFG_PS                      0.000     0.000 r  cable_delay_tester_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=5884, routed)        2.732     2.732    cable_delay_tester_i/clk_wiz_0/inst/clk_in1
    MMCM_X0Y3            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                     -0.103     2.629 r  cable_delay_tester_i/clk_wiz_0/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.348     2.977    cable_delay_tester_i/clk_wiz_0/inst/clk_18M_cable_delay_tester_clk_wiz_0_0
    BUFGCE_X0Y76         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.044     3.021 r  cable_delay_tester_i/clk_wiz_0/inst/clkout1_buf/O
    X1Y0 (CLOCK_ROOT)    net (fo=132, routed)         2.569     5.590    cable_delay_tester_i/rhd_spi_master_0/inst/clk
    SLICE_X30Y59         FDRE                                         r  cable_delay_tester_i/rhd_spi_master_0/inst/clk_counter_reg[5]/C
                         clock pessimism              0.385     5.975    
    SLICE_X30Y59         FDRE (Hold_DFF2_SLICEL_C_D)
                                                      0.102     6.077    cable_delay_tester_i/rhd_spi_master_0/inst/clk_counter_reg[5]
  -------------------------------------------------------------------
                         required time                         -6.077    
                         arrival time                           6.161    
  -------------------------------------------------------------------
                         slack                                  0.084    

Slack (MET) :             0.085ns  (arrival time - required time)
  Source:                 cable_delay_tester_i/rhd_spi_master_0/inst/index_sampled_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_18M_cable_delay_tester_clk_wiz_0_0  {rise@0.000ns fall@27.782ns period=55.565ns})
  Destination:            cable_delay_tester_i/rhd_spi_master_0/inst/index_sampled_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by clk_18M_cable_delay_tester_clk_wiz_0_0  {rise@0.000ns fall@27.782ns period=55.565ns})
  Path Group:             clk_18M_cable_delay_tester_clk_wiz_0_0
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (clk_18M_cable_delay_tester_clk_wiz_0_0 rise@0.000ns - clk_18M_cable_delay_tester_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.254ns  (logic 0.162ns (63.666%)  route 0.092ns (36.334%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.067ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    5.647ns
    Source Clock Delay      (SCD):    5.908ns
    Clock Pessimism Removal (CPR):    -0.328ns
  Clock Net Delay (Source):      2.336ns (routing 1.363ns, distribution 0.973ns)
  Clock Net Delay (Destination): 2.626ns (routing 1.496ns, distribution 1.130ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_18M_cable_delay_tester_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFG_PS_X0Y77        BUFG_PS                      0.000     0.000 r  cable_delay_tester_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=5884, routed)        2.487     2.487    cable_delay_tester_i/clk_wiz_0/inst/clk_in1
    MMCM_X0Y3            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                      0.739     3.226 r  cable_delay_tester_i/clk_wiz_0/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.307     3.533    cable_delay_tester_i/clk_wiz_0/inst/clk_18M_cable_delay_tester_clk_wiz_0_0
    BUFGCE_X0Y76         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.039     3.572 r  cable_delay_tester_i/clk_wiz_0/inst/clkout1_buf/O
    X1Y0 (CLOCK_ROOT)    net (fo=132, routed)         2.336     5.908    cable_delay_tester_i/rhd_spi_master_0/inst/clk
    SLICE_X30Y72         FDRE                                         r  cable_delay_tester_i/rhd_spi_master_0/inst/index_sampled_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X30Y72         FDRE (Prop_DFF2_SLICEL_C_Q)
                                                      0.115     6.023 r  cable_delay_tester_i/rhd_spi_master_0/inst/index_sampled_reg[1]/Q
                         net (fo=12, routed)          0.081     6.104    cable_delay_tester_i/rhd_spi_master_0/inst/index_sampled_reg_n_0_[1]
    SLICE_X30Y71         LUT5 (Prop_H5LUT_SLICEL_I1_O)
                                                      0.047     6.151 r  cable_delay_tester_i/rhd_spi_master_0/inst/index_sampled[3]_i_1/O
                         net (fo=1, routed)           0.011     6.162    cable_delay_tester_i/rhd_spi_master_0/inst/index_sampled[3]
    SLICE_X30Y71         FDRE                                         r  cable_delay_tester_i/rhd_spi_master_0/inst/index_sampled_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_18M_cable_delay_tester_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFG_PS_X0Y77        BUFG_PS                      0.000     0.000 r  cable_delay_tester_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=5884, routed)        2.732     2.732    cable_delay_tester_i/clk_wiz_0/inst/clk_in1
    MMCM_X0Y3            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                     -0.103     2.629 r  cable_delay_tester_i/clk_wiz_0/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.348     2.977    cable_delay_tester_i/clk_wiz_0/inst/clk_18M_cable_delay_tester_clk_wiz_0_0
    BUFGCE_X0Y76         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.044     3.021 r  cable_delay_tester_i/clk_wiz_0/inst/clkout1_buf/O
    X1Y0 (CLOCK_ROOT)    net (fo=132, routed)         2.626     5.647    cable_delay_tester_i/rhd_spi_master_0/inst/clk
    SLICE_X30Y71         FDRE                                         r  cable_delay_tester_i/rhd_spi_master_0/inst/index_sampled_reg[3]/C
                         clock pessimism              0.328     5.975    
    SLICE_X30Y71         FDRE (Hold_HFF2_SLICEL_C_D)
                                                      0.103     6.078    cable_delay_tester_i/rhd_spi_master_0/inst/index_sampled_reg[3]
  -------------------------------------------------------------------
                         required time                         -6.078    
                         arrival time                           6.162    
  -------------------------------------------------------------------
                         slack                                  0.085    

Slack (MET) :             0.085ns  (arrival time - required time)
  Source:                 cable_delay_tester_i/reset_rhd/U0/SEQ/Core_reg/C
                            (rising edge-triggered cell FDSE clocked by clk_18M_cable_delay_tester_clk_wiz_0_0  {rise@0.000ns fall@27.782ns period=55.565ns})
  Destination:            cable_delay_tester_i/reset_rhd/U0/SEQ/from_sys_reg/D
                            (rising edge-triggered cell FDSE clocked by clk_18M_cable_delay_tester_clk_wiz_0_0  {rise@0.000ns fall@27.782ns period=55.565ns})
  Path Group:             clk_18M_cable_delay_tester_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_18M_cable_delay_tester_clk_wiz_0_0 rise@0.000ns - clk_18M_cable_delay_tester_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.136ns  (logic 0.106ns (77.941%)  route 0.030ns (22.059%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.006ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.334ns
    Source Clock Delay      (SCD):    3.686ns
    Clock Pessimism Removal (CPR):    -0.358ns
  Clock Net Delay (Source):      1.405ns (routing 0.820ns, distribution 0.585ns)
  Clock Net Delay (Destination): 1.538ns (routing 0.896ns, distribution 0.642ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_18M_cable_delay_tester_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFG_PS_X0Y77        BUFG_PS                      0.000     0.000 r  cable_delay_tester_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=5884, routed)        1.513     1.513    cable_delay_tester_i/clk_wiz_0/inst/clk_in1
    MMCM_X0Y3            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                      0.566     2.079 r  cable_delay_tester_i/clk_wiz_0/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.179     2.258    cable_delay_tester_i/clk_wiz_0/inst/clk_18M_cable_delay_tester_clk_wiz_0_0
    BUFGCE_X0Y76         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.023     2.281 r  cable_delay_tester_i/clk_wiz_0/inst/clkout1_buf/O
    X1Y0 (CLOCK_ROOT)    net (fo=132, routed)         1.405     3.686    cable_delay_tester_i/reset_rhd/U0/SEQ/slowest_sync_clk
    SLICE_X30Y53         FDSE                                         r  cable_delay_tester_i/reset_rhd/U0/SEQ/Core_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X30Y53         FDSE (Prop_HFF_SLICEL_C_Q)
                                                      0.084     3.770 r  cable_delay_tester_i/reset_rhd/U0/SEQ/Core_reg/Q
                         net (fo=2, routed)           0.023     3.793    cable_delay_tester_i/reset_rhd/U0/SEQ/MB_out
    SLICE_X30Y53         LUT2 (Prop_H5LUT_SLICEL_I0_O)
                                                      0.022     3.815 r  cable_delay_tester_i/reset_rhd/U0/SEQ/from_sys_i_1/O
                         net (fo=1, routed)           0.007     3.822    cable_delay_tester_i/reset_rhd/U0/SEQ/from_sys_i_1_n_0
    SLICE_X30Y53         FDSE                                         r  cable_delay_tester_i/reset_rhd/U0/SEQ/from_sys_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_18M_cable_delay_tester_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFG_PS_X0Y77        BUFG_PS                      0.000     0.000 r  cable_delay_tester_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=5884, routed)        1.645     1.645    cable_delay_tester_i/clk_wiz_0/inst/clk_in1
    MMCM_X0Y3            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                     -0.079     1.566 r  cable_delay_tester_i/clk_wiz_0/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.204     1.770    cable_delay_tester_i/clk_wiz_0/inst/clk_18M_cable_delay_tester_clk_wiz_0_0
    BUFGCE_X0Y76         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.026     1.796 r  cable_delay_tester_i/clk_wiz_0/inst/clkout1_buf/O
    X1Y0 (CLOCK_ROOT)    net (fo=132, routed)         1.538     3.334    cable_delay_tester_i/reset_rhd/U0/SEQ/slowest_sync_clk
    SLICE_X30Y53         FDSE                                         r  cable_delay_tester_i/reset_rhd/U0/SEQ/from_sys_reg/C
                         clock pessimism              0.358     3.692    
    SLICE_X30Y53         FDSE (Hold_HFF2_SLICEL_C_D)
                                                      0.045     3.737    cable_delay_tester_i/reset_rhd/U0/SEQ/from_sys_reg
  -------------------------------------------------------------------
                         required time                         -3.737    
                         arrival time                           3.822    
  -------------------------------------------------------------------
                         slack                                  0.085    

Slack (MET) :             0.093ns  (arrival time - required time)
  Source:                 cable_delay_tester_i/rhd_spi_master_0/inst/padding_counter_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_18M_cable_delay_tester_clk_wiz_0_0  {rise@0.000ns fall@27.782ns period=55.565ns})
  Destination:            cable_delay_tester_i/rhd_spi_master_0/inst/padding_counter_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by clk_18M_cable_delay_tester_clk_wiz_0_0  {rise@0.000ns fall@27.782ns period=55.565ns})
  Path Group:             clk_18M_cable_delay_tester_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_18M_cable_delay_tester_clk_wiz_0_0 rise@0.000ns - clk_18M_cable_delay_tester_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.145ns  (logic 0.107ns (73.727%)  route 0.038ns (26.273%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.007ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.358ns
    Source Clock Delay      (SCD):    3.707ns
    Clock Pessimism Removal (CPR):    -0.356ns
  Clock Net Delay (Source):      1.426ns (routing 0.820ns, distribution 0.606ns)
  Clock Net Delay (Destination): 1.562ns (routing 0.896ns, distribution 0.666ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_18M_cable_delay_tester_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFG_PS_X0Y77        BUFG_PS                      0.000     0.000 r  cable_delay_tester_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=5884, routed)        1.513     1.513    cable_delay_tester_i/clk_wiz_0/inst/clk_in1
    MMCM_X0Y3            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                      0.566     2.079 r  cable_delay_tester_i/clk_wiz_0/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.179     2.258    cable_delay_tester_i/clk_wiz_0/inst/clk_18M_cable_delay_tester_clk_wiz_0_0
    BUFGCE_X0Y76         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.023     2.281 r  cable_delay_tester_i/clk_wiz_0/inst/clkout1_buf/O
    X1Y0 (CLOCK_ROOT)    net (fo=132, routed)         1.426     3.707    cable_delay_tester_i/rhd_spi_master_0/inst/clk
    SLICE_X29Y62         FDRE                                         r  cable_delay_tester_i/rhd_spi_master_0/inst/padding_counter_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X29Y62         FDRE (Prop_HFF_SLICEM_C_Q)
                                                      0.083     3.790 r  cable_delay_tester_i/rhd_spi_master_0/inst/padding_counter_reg[1]/Q
                         net (fo=5, routed)           0.031     3.821    cable_delay_tester_i/rhd_spi_master_0/inst/padding_counter_reg_n_0_[1]
    SLICE_X29Y62         LUT4 (Prop_H5LUT_SLICEM_I1_O)
                                                      0.024     3.845 r  cable_delay_tester_i/rhd_spi_master_0/inst/padding_counter[2]_i_1/O
                         net (fo=1, routed)           0.007     3.852    cable_delay_tester_i/rhd_spi_master_0/inst/padding_counter[2]
    SLICE_X29Y62         FDRE                                         r  cable_delay_tester_i/rhd_spi_master_0/inst/padding_counter_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_18M_cable_delay_tester_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFG_PS_X0Y77        BUFG_PS                      0.000     0.000 r  cable_delay_tester_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=5884, routed)        1.645     1.645    cable_delay_tester_i/clk_wiz_0/inst/clk_in1
    MMCM_X0Y3            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                     -0.079     1.566 r  cable_delay_tester_i/clk_wiz_0/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.204     1.770    cable_delay_tester_i/clk_wiz_0/inst/clk_18M_cable_delay_tester_clk_wiz_0_0
    BUFGCE_X0Y76         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.026     1.796 r  cable_delay_tester_i/clk_wiz_0/inst/clkout1_buf/O
    X1Y0 (CLOCK_ROOT)    net (fo=132, routed)         1.562     3.358    cable_delay_tester_i/rhd_spi_master_0/inst/clk
    SLICE_X29Y62         FDRE                                         r  cable_delay_tester_i/rhd_spi_master_0/inst/padding_counter_reg[2]/C
                         clock pessimism              0.356     3.714    
    SLICE_X29Y62         FDRE (Hold_HFF2_SLICEM_C_D)
                                                      0.045     3.759    cable_delay_tester_i/rhd_spi_master_0/inst/padding_counter_reg[2]
  -------------------------------------------------------------------
                         required time                         -3.759    
                         arrival time                           3.852    
  -------------------------------------------------------------------
                         slack                                  0.093    

Slack (MET) :             0.098ns  (arrival time - required time)
  Source:                 cable_delay_tester_i/reset_rhd/U0/EXT_LPF/AUX_LPF[1].asr_lpf_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_18M_cable_delay_tester_clk_wiz_0_0  {rise@0.000ns fall@27.782ns period=55.565ns})
  Destination:            cable_delay_tester_i/reset_rhd/U0/EXT_LPF/AUX_LPF[2].asr_lpf_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by clk_18M_cable_delay_tester_clk_wiz_0_0  {rise@0.000ns fall@27.782ns period=55.565ns})
  Path Group:             clk_18M_cable_delay_tester_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_18M_cable_delay_tester_clk_wiz_0_0 rise@0.000ns - clk_18M_cable_delay_tester_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.150ns  (logic 0.082ns (54.667%)  route 0.068ns (45.333%))
  Logic Levels:           0  
  Clock Path Skew:        0.007ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.361ns
    Source Clock Delay      (SCD):    3.710ns
    Clock Pessimism Removal (CPR):    -0.355ns
  Clock Net Delay (Source):      1.429ns (routing 0.820ns, distribution 0.609ns)
  Clock Net Delay (Destination): 1.565ns (routing 0.896ns, distribution 0.669ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_18M_cable_delay_tester_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFG_PS_X0Y77        BUFG_PS                      0.000     0.000 r  cable_delay_tester_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=5884, routed)        1.513     1.513    cable_delay_tester_i/clk_wiz_0/inst/clk_in1
    MMCM_X0Y3            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                      0.566     2.079 r  cable_delay_tester_i/clk_wiz_0/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.179     2.258    cable_delay_tester_i/clk_wiz_0/inst/clk_18M_cable_delay_tester_clk_wiz_0_0
    BUFGCE_X0Y76         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.023     2.281 r  cable_delay_tester_i/clk_wiz_0/inst/clkout1_buf/O
    X1Y0 (CLOCK_ROOT)    net (fo=132, routed)         1.429     3.710    cable_delay_tester_i/reset_rhd/U0/EXT_LPF/slowest_sync_clk
    SLICE_X28Y60         FDRE                                         r  cable_delay_tester_i/reset_rhd/U0/EXT_LPF/AUX_LPF[1].asr_lpf_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X28Y60         FDRE (Prop_EFF_SLICEM_C_Q)
                                                      0.082     3.792 r  cable_delay_tester_i/reset_rhd/U0/EXT_LPF/AUX_LPF[1].asr_lpf_reg[1]/Q
                         net (fo=2, routed)           0.068     3.860    cable_delay_tester_i/reset_rhd/U0/EXT_LPF/p_2_in
    SLICE_X28Y60         FDRE                                         r  cable_delay_tester_i/reset_rhd/U0/EXT_LPF/AUX_LPF[2].asr_lpf_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_18M_cable_delay_tester_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFG_PS_X0Y77        BUFG_PS                      0.000     0.000 r  cable_delay_tester_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=5884, routed)        1.645     1.645    cable_delay_tester_i/clk_wiz_0/inst/clk_in1
    MMCM_X0Y3            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                     -0.079     1.566 r  cable_delay_tester_i/clk_wiz_0/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.204     1.770    cable_delay_tester_i/clk_wiz_0/inst/clk_18M_cable_delay_tester_clk_wiz_0_0
    BUFGCE_X0Y76         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.026     1.796 r  cable_delay_tester_i/clk_wiz_0/inst/clkout1_buf/O
    X1Y0 (CLOCK_ROOT)    net (fo=132, routed)         1.565     3.361    cable_delay_tester_i/reset_rhd/U0/EXT_LPF/slowest_sync_clk
    SLICE_X28Y60         FDRE                                         r  cable_delay_tester_i/reset_rhd/U0/EXT_LPF/AUX_LPF[2].asr_lpf_reg[2]/C
                         clock pessimism              0.355     3.717    
    SLICE_X28Y60         FDRE (Hold_EFF2_SLICEM_C_D)
                                                      0.045     3.762    cable_delay_tester_i/reset_rhd/U0/EXT_LPF/AUX_LPF[2].asr_lpf_reg[2]
  -------------------------------------------------------------------
                         required time                         -3.762    
                         arrival time                           3.860    
  -------------------------------------------------------------------
                         slack                                  0.098    

Slack (MET) :             0.099ns  (arrival time - required time)
  Source:                 cable_delay_tester_i/rhd_spi_master_0/inst/a_data_out_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_18M_cable_delay_tester_clk_wiz_0_0  {rise@0.000ns fall@27.782ns period=55.565ns})
  Destination:            cable_delay_tester_i/rhd_spi_master_0/inst/a_data_out_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by clk_18M_cable_delay_tester_clk_wiz_0_0  {rise@0.000ns fall@27.782ns period=55.565ns})
  Path Group:             clk_18M_cable_delay_tester_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_18M_cable_delay_tester_clk_wiz_0_0 rise@0.000ns - clk_18M_cable_delay_tester_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.148ns  (logic 0.105ns (70.950%)  route 0.043ns (29.050%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.005ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.357ns
    Source Clock Delay      (SCD):    3.710ns
    Clock Pessimism Removal (CPR):    -0.357ns
  Clock Net Delay (Source):      1.429ns (routing 0.820ns, distribution 0.609ns)
  Clock Net Delay (Destination): 1.561ns (routing 0.896ns, distribution 0.665ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_18M_cable_delay_tester_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFG_PS_X0Y77        BUFG_PS                      0.000     0.000 r  cable_delay_tester_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=5884, routed)        1.513     1.513    cable_delay_tester_i/clk_wiz_0/inst/clk_in1
    MMCM_X0Y3            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                      0.566     2.079 r  cable_delay_tester_i/clk_wiz_0/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.179     2.258    cable_delay_tester_i/clk_wiz_0/inst/clk_18M_cable_delay_tester_clk_wiz_0_0
    BUFGCE_X0Y76         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.023     2.281 r  cable_delay_tester_i/clk_wiz_0/inst/clkout1_buf/O
    X1Y0 (CLOCK_ROOT)    net (fo=132, routed)         1.429     3.710    cable_delay_tester_i/rhd_spi_master_0/inst/clk
    SLICE_X30Y70         FDRE                                         r  cable_delay_tester_i/rhd_spi_master_0/inst/a_data_out_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X30Y70         FDRE (Prop_DFF_SLICEL_C_Q)
                                                      0.084     3.794 r  cable_delay_tester_i/rhd_spi_master_0/inst/a_data_out_reg[2]/Q
                         net (fo=3, routed)           0.025     3.819    cable_delay_tester_i/rhd_spi_master_0/inst/a_data_out[2]
    SLICE_X30Y70         LUT6 (Prop_D6LUT_SLICEL_I5_O)
                                                      0.021     3.840 r  cable_delay_tester_i/rhd_spi_master_0/inst/a_data_out[2]_i_1/O
                         net (fo=1, routed)           0.018     3.858    cable_delay_tester_i/rhd_spi_master_0/inst/a_data_out[2]_i_1_n_0
    SLICE_X30Y70         FDRE                                         r  cable_delay_tester_i/rhd_spi_master_0/inst/a_data_out_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_18M_cable_delay_tester_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFG_PS_X0Y77        BUFG_PS                      0.000     0.000 r  cable_delay_tester_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=5884, routed)        1.645     1.645    cable_delay_tester_i/clk_wiz_0/inst/clk_in1
    MMCM_X0Y3            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                     -0.079     1.566 r  cable_delay_tester_i/clk_wiz_0/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.204     1.770    cable_delay_tester_i/clk_wiz_0/inst/clk_18M_cable_delay_tester_clk_wiz_0_0
    BUFGCE_X0Y76         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.026     1.796 r  cable_delay_tester_i/clk_wiz_0/inst/clkout1_buf/O
    X1Y0 (CLOCK_ROOT)    net (fo=132, routed)         1.561     3.357    cable_delay_tester_i/rhd_spi_master_0/inst/clk
    SLICE_X30Y70         FDRE                                         r  cable_delay_tester_i/rhd_spi_master_0/inst/a_data_out_reg[2]/C
                         clock pessimism              0.357     3.715    
    SLICE_X30Y70         FDRE (Hold_DFF_SLICEL_C_D)
                                                      0.044     3.759    cable_delay_tester_i/rhd_spi_master_0/inst/a_data_out_reg[2]
  -------------------------------------------------------------------
                         required time                         -3.759    
                         arrival time                           3.858    
  -------------------------------------------------------------------
                         slack                                  0.099    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk_18M_cable_delay_tester_clk_wiz_0_0
Waveform(ns):       { 0.000 27.782 }
Period(ns):         55.565
Sources:            { cable_delay_tester_i/clk_wiz_0/inst/mmcme4_adv_inst/CLKOUT0 }

Check Type        Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location      Pin
Min Period        n/a     SRL16E/CLK          n/a            1.524         55.565      54.041     SLICE_X28Y60  cable_delay_tester_i/reset_rhd/U0/EXT_LPF/POR_SRL_I/CLK
Min Period        n/a     BUFGCE/I            n/a            1.379         55.565      54.186     BUFGCE_X0Y76  cable_delay_tester_i/clk_wiz_0/inst/clkout1_buf/I
Min Period        n/a     MMCME4_ADV/CLKOUT0  n/a            1.071         55.565      54.494     MMCM_X0Y3     cable_delay_tester_i/clk_wiz_0/inst/mmcme4_adv_inst/CLKOUT0
Min Period        n/a     FDRE/C              n/a            0.550         55.565      55.015     SLICE_X30Y58  cable_delay_tester_i/reset_rhd/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
Min Period        n/a     FDRE/C              n/a            0.550         55.565      55.015     SLICE_X28Y60  cable_delay_tester_i/reset_rhd/U0/EXT_LPF/AUX_LPF[1].asr_lpf_reg[1]/C
Min Period        n/a     FDRE/C              n/a            0.550         55.565      55.015     SLICE_X28Y60  cable_delay_tester_i/reset_rhd/U0/EXT_LPF/AUX_LPF[2].asr_lpf_reg[2]/C
Min Period        n/a     FDRE/C              n/a            0.550         55.565      55.015     SLICE_X28Y60  cable_delay_tester_i/reset_rhd/U0/EXT_LPF/AUX_LPF[3].asr_lpf_reg[3]/C
Min Period        n/a     FDRE/C              n/a            0.550         55.565      55.015     SLICE_X28Y60  cable_delay_tester_i/reset_rhd/U0/EXT_LPF/EXT_LPF[1].exr_lpf_reg[1]/C
Min Period        n/a     FDRE/C              n/a            0.550         55.565      55.015     SLICE_X28Y60  cable_delay_tester_i/reset_rhd/U0/EXT_LPF/EXT_LPF[2].exr_lpf_reg[2]/C
Min Period        n/a     FDRE/C              n/a            0.550         55.565      55.015     SLICE_X28Y60  cable_delay_tester_i/reset_rhd/U0/EXT_LPF/EXT_LPF[3].exr_lpf_reg[3]/C
Low Pulse Width   Slow    SRL16E/CLK          n/a            0.762         27.782      27.020     SLICE_X28Y60  cable_delay_tester_i/reset_rhd/U0/EXT_LPF/POR_SRL_I/CLK
Low Pulse Width   Fast    SRL16E/CLK          n/a            0.762         27.782      27.020     SLICE_X28Y60  cable_delay_tester_i/reset_rhd/U0/EXT_LPF/POR_SRL_I/CLK
Low Pulse Width   Slow    FDRE/C              n/a            0.275         27.782      27.507     SLICE_X30Y58  cable_delay_tester_i/reset_rhd/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
Low Pulse Width   Fast    FDRE/C              n/a            0.275         27.782      27.507     SLICE_X30Y58  cable_delay_tester_i/reset_rhd/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
Low Pulse Width   Slow    FDRE/C              n/a            0.275         27.782      27.507     SLICE_X28Y60  cable_delay_tester_i/reset_rhd/U0/EXT_LPF/AUX_LPF[1].asr_lpf_reg[1]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.275         27.782      27.507     SLICE_X28Y60  cable_delay_tester_i/reset_rhd/U0/EXT_LPF/AUX_LPF[1].asr_lpf_reg[1]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.275         27.782      27.507     SLICE_X28Y60  cable_delay_tester_i/reset_rhd/U0/EXT_LPF/AUX_LPF[2].asr_lpf_reg[2]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.275         27.782      27.507     SLICE_X28Y60  cable_delay_tester_i/reset_rhd/U0/EXT_LPF/AUX_LPF[2].asr_lpf_reg[2]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.275         27.782      27.507     SLICE_X28Y60  cable_delay_tester_i/reset_rhd/U0/EXT_LPF/AUX_LPF[3].asr_lpf_reg[3]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.275         27.782      27.507     SLICE_X28Y60  cable_delay_tester_i/reset_rhd/U0/EXT_LPF/AUX_LPF[3].asr_lpf_reg[3]/C
High Pulse Width  Slow    SRL16E/CLK          n/a            0.762         27.782      27.020     SLICE_X28Y60  cable_delay_tester_i/reset_rhd/U0/EXT_LPF/POR_SRL_I/CLK
High Pulse Width  Fast    SRL16E/CLK          n/a            0.762         27.782      27.020     SLICE_X28Y60  cable_delay_tester_i/reset_rhd/U0/EXT_LPF/POR_SRL_I/CLK
High Pulse Width  Slow    FDRE/C              n/a            0.275         27.782      27.507     SLICE_X30Y58  cable_delay_tester_i/reset_rhd/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
High Pulse Width  Fast    FDRE/C              n/a            0.275         27.782      27.507     SLICE_X30Y58  cable_delay_tester_i/reset_rhd/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
High Pulse Width  Slow    FDRE/C              n/a            0.275         27.782      27.507     SLICE_X28Y60  cable_delay_tester_i/reset_rhd/U0/EXT_LPF/AUX_LPF[1].asr_lpf_reg[1]/C
High Pulse Width  Fast    FDRE/C              n/a            0.275         27.782      27.507     SLICE_X28Y60  cable_delay_tester_i/reset_rhd/U0/EXT_LPF/AUX_LPF[1].asr_lpf_reg[1]/C
High Pulse Width  Slow    FDRE/C              n/a            0.275         27.782      27.507     SLICE_X28Y60  cable_delay_tester_i/reset_rhd/U0/EXT_LPF/AUX_LPF[2].asr_lpf_reg[2]/C
High Pulse Width  Fast    FDRE/C              n/a            0.275         27.782      27.507     SLICE_X28Y60  cable_delay_tester_i/reset_rhd/U0/EXT_LPF/AUX_LPF[2].asr_lpf_reg[2]/C
High Pulse Width  Slow    FDRE/C              n/a            0.275         27.782      27.507     SLICE_X28Y60  cable_delay_tester_i/reset_rhd/U0/EXT_LPF/AUX_LPF[3].asr_lpf_reg[3]/C
High Pulse Width  Fast    FDRE/C              n/a            0.275         27.782      27.507     SLICE_X28Y60  cable_delay_tester_i/reset_rhd/U0/EXT_LPF/AUX_LPF[3].asr_lpf_reg[3]/C



---------------------------------------------------------------------------------------------------
From Clock:  clk_39M_cable_delay_tester_clk_wiz_0_0
  To Clock:  clk_39M_cable_delay_tester_clk_wiz_0_0

Setup :            0  Failing Endpoints,  Worst Slack       21.066ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.013ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack       12.054ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             21.066ns  (required time - arrival time)
  Source:                 cable_delay_tester_i/rhs_spi_master_0/inst/clk_counter_reg[4]/C
                            (rising edge-triggered cell FDSE clocked by clk_39M_cable_delay_tester_clk_wiz_0_0  {rise@0.000ns fall@12.816ns period=25.632ns})
  Destination:            cable_delay_tester_i/rhs_spi_master_0/inst/data_out_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by clk_39M_cable_delay_tester_clk_wiz_0_0  {rise@0.000ns fall@12.816ns period=25.632ns})
  Path Group:             clk_39M_cable_delay_tester_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            25.632ns  (clk_39M_cable_delay_tester_clk_wiz_0_0 rise@25.632ns - clk_39M_cable_delay_tester_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        4.477ns  (logic 1.853ns (41.386%)  route 2.624ns (58.614%))
  Logic Levels:           12  (CARRY8=4 LUT1=1 LUT2=2 LUT4=1 LUT5=2 LUT6=2)
  Clock Path Skew:        -0.037ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.970ns = ( 31.603 - 25.632 ) 
    Source Clock Delay      (SCD):    5.674ns
    Clock Pessimism Removal (CPR):    -0.333ns
  Clock Uncertainty:      0.095ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.176ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      2.645ns (routing 1.591ns, distribution 1.054ns)
  Clock Net Delay (Destination): 2.392ns (routing 1.460ns, distribution 0.932ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_39M_cable_delay_tester_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFG_PS_X0Y77        BUFG_PS                      0.000     0.000 r  cable_delay_tester_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=5884, routed)        2.732     2.732    cable_delay_tester_i/clk_wiz_0/inst/clk_in1
    MMCM_X0Y3            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT1)
                                                     -0.103     2.629 r  cable_delay_tester_i/clk_wiz_0/inst/mmcme4_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.356     2.985    cable_delay_tester_i/clk_wiz_0/inst/clk_39M_cable_delay_tester_clk_wiz_0_0
    BUFGCE_X0Y89         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.044     3.029 r  cable_delay_tester_i/clk_wiz_0/inst/clkout2_buf/O
    X1Y0 (CLOCK_ROOT)    net (fo=1669, routed)        2.645     5.674    cable_delay_tester_i/rhs_spi_master_0/inst/clk
    SLICE_X30Y45         FDSE                                         r  cable_delay_tester_i/rhs_spi_master_0/inst/clk_counter_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X30Y45         FDSE (Prop_AFF2_SLICEL_C_Q)
                                                      0.116     5.790 r  cable_delay_tester_i/rhs_spi_master_0/inst/clk_counter_reg[4]/Q
                         net (fo=5, routed)           0.279     6.069    cable_delay_tester_i/rhs_spi_master_0/inst/clk_counter_reg_n_0_[4]
    SLICE_X30Y44         LUT6 (Prop_H6LUT_SLICEL_I0_O)
                                                      0.153     6.222 r  cable_delay_tester_i/rhs_spi_master_0/inst/data_out3_carry__0_i_5/O
                         net (fo=4, routed)           0.110     6.332    cable_delay_tester_i/rhs_spi_master_0/inst/data_out3_carry__0_i_5_n_0
    SLICE_X30Y45         LUT2 (Prop_B6LUT_SLICEL_I0_O)
                                                      0.083     6.415 r  cable_delay_tester_i/rhs_spi_master_0/inst/clk_counter[6]_i_2/O
                         net (fo=11, routed)          0.325     6.740    cable_delay_tester_i/rhs_spi_master_0/inst/data_out3_carry_i_1_n_0
    SLICE_X31Y44         LUT2 (Prop_H6LUT_SLICEM_I0_O)
                                                      0.154     6.894 r  cable_delay_tester_i/rhs_spi_master_0/inst/data_out3_carry_i_6/O
                         net (fo=1, routed)           0.021     6.915    cable_delay_tester_i/rhs_spi_master_0/inst/data_out3_carry_i_6_n_0
    SLICE_X31Y44         CARRY8 (Prop_CARRY8_SLICEM_S[7]_CO[7])
                                                      0.175     7.090 r  cable_delay_tester_i/rhs_spi_master_0/inst/data_out3_carry/CO[7]
                         net (fo=1, routed)           0.030     7.120    cable_delay_tester_i/rhs_spi_master_0/inst/data_out3_carry_n_0
    SLICE_X31Y45         CARRY8 (Prop_CARRY8_SLICEM_CI_O[1])
                                                      0.106     7.226 f  cable_delay_tester_i/rhs_spi_master_0/inst/data_out3_carry__0/O[1]
                         net (fo=2, routed)           0.265     7.491    cable_delay_tester_i/rhs_spi_master_0/inst/data_out3_carry__0_n_14
    SLICE_X32Y46         LUT1 (Prop_F6LUT_SLICEM_I0_O)
                                                      0.186     7.677 r  cable_delay_tester_i/rhs_spi_master_0/inst/i__carry_i_3__0/O
                         net (fo=1, routed)           0.029     7.706    cable_delay_tester_i/rhs_spi_master_0/inst/i__carry_i_3__0_n_0
    SLICE_X32Y46         CARRY8 (Prop_CARRY8_SLICEM_S[5]_CO[7])
                                                      0.238     7.944 r  cable_delay_tester_i/rhs_spi_master_0/inst/data_out1_inferred__0/i__carry/CO[7]
                         net (fo=1, routed)           0.030     7.974    cable_delay_tester_i/rhs_spi_master_0/inst/data_out1_inferred__0/i__carry_n_0
    SLICE_X32Y47         CARRY8 (Prop_CARRY8_SLICEM_CI_O[2])
                                                      0.093     8.067 f  cable_delay_tester_i/rhs_spi_master_0/inst/data_out1_inferred__0/i__carry__0/O[2]
                         net (fo=1, routed)           0.464     8.531    cable_delay_tester_i/rhs_spi_master_0/inst/data_out1[11]
    SLICE_X33Y47         LUT4 (Prop_C6LUT_SLICEL_I1_O)
                                                      0.136     8.667 f  cable_delay_tester_i/rhs_spi_master_0/inst/data_out[31]_i_11/O
                         net (fo=1, routed)           0.239     8.906    cable_delay_tester_i/rhs_spi_master_0/inst/data_out[31]_i_11_n_0
    SLICE_X33Y47         LUT6 (Prop_H6LUT_SLICEL_I2_O)
                                                      0.058     8.964 f  cable_delay_tester_i/rhs_spi_master_0/inst/data_out[31]_i_7/O
                         net (fo=4, routed)           0.356     9.320    cable_delay_tester_i/rhs_spi_master_0/inst/data_out[31]_i_7_n_0
    SLICE_X30Y41         LUT5 (Prop_C5LUT_SLICEL_I2_O)
                                                      0.135     9.455 r  cable_delay_tester_i/rhs_spi_master_0/inst/data_out[7]_i_2/O
                         net (fo=8, routed)           0.381     9.836    cable_delay_tester_i/rhs_spi_master_0/inst/data_out[7]_i_2_n_0
    SLICE_X29Y37         LUT5 (Prop_D6LUT_SLICEM_I2_O)
                                                      0.220    10.056 r  cable_delay_tester_i/rhs_spi_master_0/inst/data_out[4]_i_1/O
                         net (fo=1, routed)           0.096    10.152    cable_delay_tester_i/rhs_spi_master_0/inst/data_out[4]_i_1_n_0
    SLICE_X29Y37         FDRE                                         r  cable_delay_tester_i/rhs_spi_master_0/inst/data_out_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_39M_cable_delay_tester_clk_wiz_0_0 rise edge)
                                                     25.632    25.632 r  
    BUFG_PS_X0Y77        BUFG_PS                      0.000    25.632 r  cable_delay_tester_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=5884, routed)        2.487    28.119    cable_delay_tester_i/clk_wiz_0/inst/clk_in1
    MMCM_X0Y3            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT1)
                                                      0.739    28.858 r  cable_delay_tester_i/clk_wiz_0/inst/mmcme4_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.313    29.171    cable_delay_tester_i/clk_wiz_0/inst/clk_39M_cable_delay_tester_clk_wiz_0_0
    BUFGCE_X0Y89         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.039    29.210 r  cable_delay_tester_i/clk_wiz_0/inst/clkout2_buf/O
    X1Y0 (CLOCK_ROOT)    net (fo=1669, routed)        2.392    31.603    cable_delay_tester_i/rhs_spi_master_0/inst/clk
    SLICE_X29Y37         FDRE                                         r  cable_delay_tester_i/rhs_spi_master_0/inst/data_out_reg[4]/C
                         clock pessimism             -0.333    31.270    
                         clock uncertainty           -0.095    31.175    
    SLICE_X29Y37         FDRE (Setup_DFF_SLICEM_C_D)
                                                      0.043    31.218    cable_delay_tester_i/rhs_spi_master_0/inst/data_out_reg[4]
  -------------------------------------------------------------------
                         required time                         31.218    
                         arrival time                         -10.152    
  -------------------------------------------------------------------
                         slack                                 21.066    

Slack (MET) :             21.076ns  (required time - arrival time)
  Source:                 cable_delay_tester_i/rhs_spi_master_0/inst/clk_counter_reg[4]/C
                            (rising edge-triggered cell FDSE clocked by clk_39M_cable_delay_tester_clk_wiz_0_0  {rise@0.000ns fall@12.816ns period=25.632ns})
  Destination:            cable_delay_tester_i/rhs_spi_master_0/inst/data_out_reg[27]/D
                            (rising edge-triggered cell FDRE clocked by clk_39M_cable_delay_tester_clk_wiz_0_0  {rise@0.000ns fall@12.816ns period=25.632ns})
  Path Group:             clk_39M_cable_delay_tester_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            25.632ns  (clk_39M_cable_delay_tester_clk_wiz_0_0 rise@25.632ns - clk_39M_cable_delay_tester_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        4.455ns  (logic 1.823ns (40.921%)  route 2.632ns (59.079%))
  Logic Levels:           11  (CARRY8=4 LUT2=2 LUT4=1 LUT5=3 LUT6=1)
  Clock Path Skew:        -0.051ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.956ns = ( 31.588 - 25.632 ) 
    Source Clock Delay      (SCD):    5.674ns
    Clock Pessimism Removal (CPR):    -0.333ns
  Clock Uncertainty:      0.095ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.176ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      2.645ns (routing 1.591ns, distribution 1.054ns)
  Clock Net Delay (Destination): 2.378ns (routing 1.460ns, distribution 0.918ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_39M_cable_delay_tester_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFG_PS_X0Y77        BUFG_PS                      0.000     0.000 r  cable_delay_tester_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=5884, routed)        2.732     2.732    cable_delay_tester_i/clk_wiz_0/inst/clk_in1
    MMCM_X0Y3            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT1)
                                                     -0.103     2.629 r  cable_delay_tester_i/clk_wiz_0/inst/mmcme4_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.356     2.985    cable_delay_tester_i/clk_wiz_0/inst/clk_39M_cable_delay_tester_clk_wiz_0_0
    BUFGCE_X0Y89         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.044     3.029 r  cable_delay_tester_i/clk_wiz_0/inst/clkout2_buf/O
    X1Y0 (CLOCK_ROOT)    net (fo=1669, routed)        2.645     5.674    cable_delay_tester_i/rhs_spi_master_0/inst/clk
    SLICE_X30Y45         FDSE                                         r  cable_delay_tester_i/rhs_spi_master_0/inst/clk_counter_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X30Y45         FDSE (Prop_AFF2_SLICEL_C_Q)
                                                      0.116     5.790 r  cable_delay_tester_i/rhs_spi_master_0/inst/clk_counter_reg[4]/Q
                         net (fo=5, routed)           0.279     6.069    cable_delay_tester_i/rhs_spi_master_0/inst/clk_counter_reg_n_0_[4]
    SLICE_X30Y44         LUT6 (Prop_H6LUT_SLICEL_I0_O)
                                                      0.153     6.222 r  cable_delay_tester_i/rhs_spi_master_0/inst/data_out3_carry__0_i_5/O
                         net (fo=4, routed)           0.110     6.332    cable_delay_tester_i/rhs_spi_master_0/inst/data_out3_carry__0_i_5_n_0
    SLICE_X30Y45         LUT2 (Prop_B6LUT_SLICEL_I0_O)
                                                      0.083     6.415 r  cable_delay_tester_i/rhs_spi_master_0/inst/clk_counter[6]_i_2/O
                         net (fo=11, routed)          0.325     6.740    cable_delay_tester_i/rhs_spi_master_0/inst/data_out3_carry_i_1_n_0
    SLICE_X31Y44         LUT2 (Prop_H6LUT_SLICEM_I0_O)
                                                      0.154     6.894 r  cable_delay_tester_i/rhs_spi_master_0/inst/data_out3_carry_i_6/O
                         net (fo=1, routed)           0.021     6.915    cable_delay_tester_i/rhs_spi_master_0/inst/data_out3_carry_i_6_n_0
    SLICE_X31Y44         CARRY8 (Prop_CARRY8_SLICEM_S[7]_CO[7])
                                                      0.175     7.090 r  cable_delay_tester_i/rhs_spi_master_0/inst/data_out3_carry/CO[7]
                         net (fo=1, routed)           0.030     7.120    cable_delay_tester_i/rhs_spi_master_0/inst/data_out3_carry_n_0
    SLICE_X31Y45         CARRY8 (Prop_CARRY8_SLICEM_CI_CO[2])
                                                      0.079     7.199 r  cable_delay_tester_i/rhs_spi_master_0/inst/data_out3_carry__0/CO[2]
                         net (fo=44, routed)          0.614     7.813    cable_delay_tester_i/rhs_spi_master_0/inst/data_out3_carry__0_n_5
    SLICE_X32Y47         CARRY8 (Prop_CARRY8_SLICEM_S[0]_CO[7])
                                                      0.281     8.094 r  cable_delay_tester_i/rhs_spi_master_0/inst/data_out1_inferred__0/i__carry__0/CO[7]
                         net (fo=1, routed)           0.030     8.124    cable_delay_tester_i/rhs_spi_master_0/inst/data_out1_inferred__0/i__carry__0_n_0
    SLICE_X32Y48         CARRY8 (Prop_CARRY8_SLICEM_CI_O[5])
                                                      0.161     8.285 f  cable_delay_tester_i/rhs_spi_master_0/inst/data_out1_inferred__0/i__carry__1/O[5]
                         net (fo=1, routed)           0.172     8.457    cable_delay_tester_i/rhs_spi_master_0/inst/data_out1[22]
    SLICE_X32Y49         LUT4 (Prop_G6LUT_SLICEM_I3_O)
                                                      0.226     8.683 f  cable_delay_tester_i/rhs_spi_master_0/inst/data_out[31]_i_8/O
                         net (fo=1, routed)           0.059     8.742    cable_delay_tester_i/rhs_spi_master_0/inst/data_out[31]_i_8_n_0
    SLICE_X32Y49         LUT5 (Prop_H6LUT_SLICEM_I4_O)
                                                      0.084     8.826 f  cable_delay_tester_i/rhs_spi_master_0/inst/data_out[31]_i_6/O
                         net (fo=4, routed)           0.464     9.290    cable_delay_tester_i/rhs_spi_master_0/inst/data_out[31]_i_6_n_0
    SLICE_X30Y41         LUT5 (Prop_B5LUT_SLICEL_I1_O)
                                                      0.159     9.449 r  cable_delay_tester_i/rhs_spi_master_0/inst/data_out[31]_i_4/O
                         net (fo=8, routed)           0.465     9.914    cable_delay_tester_i/rhs_spi_master_0/inst/data_out[31]_i_4_n_0
    SLICE_X30Y35         LUT5 (Prop_E6LUT_SLICEL_I2_O)
                                                      0.152    10.066 r  cable_delay_tester_i/rhs_spi_master_0/inst/data_out[27]_i_1/O
                         net (fo=1, routed)           0.063    10.129    cable_delay_tester_i/rhs_spi_master_0/inst/data_out[27]_i_1_n_0
    SLICE_X30Y35         FDRE                                         r  cable_delay_tester_i/rhs_spi_master_0/inst/data_out_reg[27]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_39M_cable_delay_tester_clk_wiz_0_0 rise edge)
                                                     25.632    25.632 r  
    BUFG_PS_X0Y77        BUFG_PS                      0.000    25.632 r  cable_delay_tester_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=5884, routed)        2.487    28.119    cable_delay_tester_i/clk_wiz_0/inst/clk_in1
    MMCM_X0Y3            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT1)
                                                      0.739    28.858 r  cable_delay_tester_i/clk_wiz_0/inst/mmcme4_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.313    29.171    cable_delay_tester_i/clk_wiz_0/inst/clk_39M_cable_delay_tester_clk_wiz_0_0
    BUFGCE_X0Y89         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.039    29.210 r  cable_delay_tester_i/clk_wiz_0/inst/clkout2_buf/O
    X1Y0 (CLOCK_ROOT)    net (fo=1669, routed)        2.378    31.588    cable_delay_tester_i/rhs_spi_master_0/inst/clk
    SLICE_X30Y35         FDRE                                         r  cable_delay_tester_i/rhs_spi_master_0/inst/data_out_reg[27]/C
                         clock pessimism             -0.333    31.256    
                         clock uncertainty           -0.095    31.161    
    SLICE_X30Y35         FDRE (Setup_EFF_SLICEL_C_D)
                                                      0.044    31.205    cable_delay_tester_i/rhs_spi_master_0/inst/data_out_reg[27]
  -------------------------------------------------------------------
                         required time                         31.205    
                         arrival time                         -10.129    
  -------------------------------------------------------------------
                         slack                                 21.076    

Slack (MET) :             21.080ns  (required time - arrival time)
  Source:                 cable_delay_tester_i/rhs_spi_master_0/inst/clk_counter_reg[4]/C
                            (rising edge-triggered cell FDSE clocked by clk_39M_cable_delay_tester_clk_wiz_0_0  {rise@0.000ns fall@12.816ns period=25.632ns})
  Destination:            cable_delay_tester_i/rhs_spi_master_0/inst/data_out_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_39M_cable_delay_tester_clk_wiz_0_0  {rise@0.000ns fall@12.816ns period=25.632ns})
  Path Group:             clk_39M_cable_delay_tester_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            25.632ns  (clk_39M_cable_delay_tester_clk_wiz_0_0 rise@25.632ns - clk_39M_cable_delay_tester_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        4.396ns  (logic 1.859ns (42.290%)  route 2.537ns (57.710%))
  Logic Levels:           12  (CARRY8=4 LUT1=1 LUT2=2 LUT4=1 LUT5=2 LUT6=2)
  Clock Path Skew:        -0.106ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.954ns = ( 31.586 - 25.632 ) 
    Source Clock Delay      (SCD):    5.674ns
    Clock Pessimism Removal (CPR):    -0.386ns
  Clock Uncertainty:      0.095ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.176ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      2.645ns (routing 1.591ns, distribution 1.054ns)
  Clock Net Delay (Destination): 2.376ns (routing 1.460ns, distribution 0.916ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_39M_cable_delay_tester_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFG_PS_X0Y77        BUFG_PS                      0.000     0.000 r  cable_delay_tester_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=5884, routed)        2.732     2.732    cable_delay_tester_i/clk_wiz_0/inst/clk_in1
    MMCM_X0Y3            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT1)
                                                     -0.103     2.629 r  cable_delay_tester_i/clk_wiz_0/inst/mmcme4_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.356     2.985    cable_delay_tester_i/clk_wiz_0/inst/clk_39M_cable_delay_tester_clk_wiz_0_0
    BUFGCE_X0Y89         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.044     3.029 r  cable_delay_tester_i/clk_wiz_0/inst/clkout2_buf/O
    X1Y0 (CLOCK_ROOT)    net (fo=1669, routed)        2.645     5.674    cable_delay_tester_i/rhs_spi_master_0/inst/clk
    SLICE_X30Y45         FDSE                                         r  cable_delay_tester_i/rhs_spi_master_0/inst/clk_counter_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X30Y45         FDSE (Prop_AFF2_SLICEL_C_Q)
                                                      0.116     5.790 r  cable_delay_tester_i/rhs_spi_master_0/inst/clk_counter_reg[4]/Q
                         net (fo=5, routed)           0.279     6.069    cable_delay_tester_i/rhs_spi_master_0/inst/clk_counter_reg_n_0_[4]
    SLICE_X30Y44         LUT6 (Prop_H6LUT_SLICEL_I0_O)
                                                      0.153     6.222 r  cable_delay_tester_i/rhs_spi_master_0/inst/data_out3_carry__0_i_5/O
                         net (fo=4, routed)           0.110     6.332    cable_delay_tester_i/rhs_spi_master_0/inst/data_out3_carry__0_i_5_n_0
    SLICE_X30Y45         LUT2 (Prop_B6LUT_SLICEL_I0_O)
                                                      0.083     6.415 r  cable_delay_tester_i/rhs_spi_master_0/inst/clk_counter[6]_i_2/O
                         net (fo=11, routed)          0.325     6.740    cable_delay_tester_i/rhs_spi_master_0/inst/data_out3_carry_i_1_n_0
    SLICE_X31Y44         LUT2 (Prop_H6LUT_SLICEM_I0_O)
                                                      0.154     6.894 r  cable_delay_tester_i/rhs_spi_master_0/inst/data_out3_carry_i_6/O
                         net (fo=1, routed)           0.021     6.915    cable_delay_tester_i/rhs_spi_master_0/inst/data_out3_carry_i_6_n_0
    SLICE_X31Y44         CARRY8 (Prop_CARRY8_SLICEM_S[7]_CO[7])
                                                      0.175     7.090 r  cable_delay_tester_i/rhs_spi_master_0/inst/data_out3_carry/CO[7]
                         net (fo=1, routed)           0.030     7.120    cable_delay_tester_i/rhs_spi_master_0/inst/data_out3_carry_n_0
    SLICE_X31Y45         CARRY8 (Prop_CARRY8_SLICEM_CI_O[1])
                                                      0.106     7.226 f  cable_delay_tester_i/rhs_spi_master_0/inst/data_out3_carry__0/O[1]
                         net (fo=2, routed)           0.265     7.491    cable_delay_tester_i/rhs_spi_master_0/inst/data_out3_carry__0_n_14
    SLICE_X32Y46         LUT1 (Prop_F6LUT_SLICEM_I0_O)
                                                      0.186     7.677 r  cable_delay_tester_i/rhs_spi_master_0/inst/i__carry_i_3__0/O
                         net (fo=1, routed)           0.029     7.706    cable_delay_tester_i/rhs_spi_master_0/inst/i__carry_i_3__0_n_0
    SLICE_X32Y46         CARRY8 (Prop_CARRY8_SLICEM_S[5]_CO[7])
                                                      0.238     7.944 r  cable_delay_tester_i/rhs_spi_master_0/inst/data_out1_inferred__0/i__carry/CO[7]
                         net (fo=1, routed)           0.030     7.974    cable_delay_tester_i/rhs_spi_master_0/inst/data_out1_inferred__0/i__carry_n_0
    SLICE_X32Y47         CARRY8 (Prop_CARRY8_SLICEM_CI_O[2])
                                                      0.093     8.067 f  cable_delay_tester_i/rhs_spi_master_0/inst/data_out1_inferred__0/i__carry__0/O[2]
                         net (fo=1, routed)           0.464     8.531    cable_delay_tester_i/rhs_spi_master_0/inst/data_out1[11]
    SLICE_X33Y47         LUT4 (Prop_C6LUT_SLICEL_I1_O)
                                                      0.136     8.667 f  cable_delay_tester_i/rhs_spi_master_0/inst/data_out[31]_i_11/O
                         net (fo=1, routed)           0.239     8.906    cable_delay_tester_i/rhs_spi_master_0/inst/data_out[31]_i_11_n_0
    SLICE_X33Y47         LUT6 (Prop_H6LUT_SLICEL_I2_O)
                                                      0.058     8.964 f  cable_delay_tester_i/rhs_spi_master_0/inst/data_out[31]_i_7/O
                         net (fo=4, routed)           0.356     9.320    cable_delay_tester_i/rhs_spi_master_0/inst/data_out[31]_i_7_n_0
    SLICE_X30Y41         LUT5 (Prop_C5LUT_SLICEL_I2_O)
                                                      0.135     9.455 r  cable_delay_tester_i/rhs_spi_master_0/inst/data_out[7]_i_2/O
                         net (fo=8, routed)           0.316     9.771    cable_delay_tester_i/rhs_spi_master_0/inst/data_out[7]_i_2_n_0
    SLICE_X31Y35         LUT5 (Prop_A6LUT_SLICEM_I2_O)
                                                      0.226     9.997 r  cable_delay_tester_i/rhs_spi_master_0/inst/data_out[0]_i_1/O
                         net (fo=1, routed)           0.073    10.070    cable_delay_tester_i/rhs_spi_master_0/inst/data_out[0]_i_1_n_0
    SLICE_X31Y35         FDRE                                         r  cable_delay_tester_i/rhs_spi_master_0/inst/data_out_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_39M_cable_delay_tester_clk_wiz_0_0 rise edge)
                                                     25.632    25.632 r  
    BUFG_PS_X0Y77        BUFG_PS                      0.000    25.632 r  cable_delay_tester_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=5884, routed)        2.487    28.119    cable_delay_tester_i/clk_wiz_0/inst/clk_in1
    MMCM_X0Y3            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT1)
                                                      0.739    28.858 r  cable_delay_tester_i/clk_wiz_0/inst/mmcme4_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.313    29.171    cable_delay_tester_i/clk_wiz_0/inst/clk_39M_cable_delay_tester_clk_wiz_0_0
    BUFGCE_X0Y89         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.039    29.210 r  cable_delay_tester_i/clk_wiz_0/inst/clkout2_buf/O
    X1Y0 (CLOCK_ROOT)    net (fo=1669, routed)        2.376    31.586    cable_delay_tester_i/rhs_spi_master_0/inst/clk
    SLICE_X31Y35         FDRE                                         r  cable_delay_tester_i/rhs_spi_master_0/inst/data_out_reg[0]/C
                         clock pessimism             -0.386    31.201    
                         clock uncertainty           -0.095    31.106    
    SLICE_X31Y35         FDRE (Setup_AFF_SLICEM_C_D)
                                                      0.044    31.150    cable_delay_tester_i/rhs_spi_master_0/inst/data_out_reg[0]
  -------------------------------------------------------------------
                         required time                         31.150    
                         arrival time                         -10.070    
  -------------------------------------------------------------------
                         slack                                 21.080    

Slack (MET) :             21.089ns  (required time - arrival time)
  Source:                 cable_delay_tester_i/rhs_spi_master_0/inst/clk_counter_reg[4]/C
                            (rising edge-triggered cell FDSE clocked by clk_39M_cable_delay_tester_clk_wiz_0_0  {rise@0.000ns fall@12.816ns period=25.632ns})
  Destination:            cable_delay_tester_i/rhs_spi_master_0/inst/data_out_reg[30]/D
                            (rising edge-triggered cell FDRE clocked by clk_39M_cable_delay_tester_clk_wiz_0_0  {rise@0.000ns fall@12.816ns period=25.632ns})
  Path Group:             clk_39M_cable_delay_tester_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            25.632ns  (clk_39M_cable_delay_tester_clk_wiz_0_0 rise@25.632ns - clk_39M_cable_delay_tester_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        4.442ns  (logic 1.895ns (42.663%)  route 2.547ns (57.337%))
  Logic Levels:           11  (CARRY8=4 LUT2=2 LUT4=1 LUT5=3 LUT6=1)
  Clock Path Skew:        -0.051ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.956ns = ( 31.588 - 25.632 ) 
    Source Clock Delay      (SCD):    5.674ns
    Clock Pessimism Removal (CPR):    -0.333ns
  Clock Uncertainty:      0.095ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.176ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      2.645ns (routing 1.591ns, distribution 1.054ns)
  Clock Net Delay (Destination): 2.378ns (routing 1.460ns, distribution 0.918ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_39M_cable_delay_tester_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFG_PS_X0Y77        BUFG_PS                      0.000     0.000 r  cable_delay_tester_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=5884, routed)        2.732     2.732    cable_delay_tester_i/clk_wiz_0/inst/clk_in1
    MMCM_X0Y3            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT1)
                                                     -0.103     2.629 r  cable_delay_tester_i/clk_wiz_0/inst/mmcme4_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.356     2.985    cable_delay_tester_i/clk_wiz_0/inst/clk_39M_cable_delay_tester_clk_wiz_0_0
    BUFGCE_X0Y89         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.044     3.029 r  cable_delay_tester_i/clk_wiz_0/inst/clkout2_buf/O
    X1Y0 (CLOCK_ROOT)    net (fo=1669, routed)        2.645     5.674    cable_delay_tester_i/rhs_spi_master_0/inst/clk
    SLICE_X30Y45         FDSE                                         r  cable_delay_tester_i/rhs_spi_master_0/inst/clk_counter_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X30Y45         FDSE (Prop_AFF2_SLICEL_C_Q)
                                                      0.116     5.790 r  cable_delay_tester_i/rhs_spi_master_0/inst/clk_counter_reg[4]/Q
                         net (fo=5, routed)           0.279     6.069    cable_delay_tester_i/rhs_spi_master_0/inst/clk_counter_reg_n_0_[4]
    SLICE_X30Y44         LUT6 (Prop_H6LUT_SLICEL_I0_O)
                                                      0.153     6.222 r  cable_delay_tester_i/rhs_spi_master_0/inst/data_out3_carry__0_i_5/O
                         net (fo=4, routed)           0.110     6.332    cable_delay_tester_i/rhs_spi_master_0/inst/data_out3_carry__0_i_5_n_0
    SLICE_X30Y45         LUT2 (Prop_B6LUT_SLICEL_I0_O)
                                                      0.083     6.415 r  cable_delay_tester_i/rhs_spi_master_0/inst/clk_counter[6]_i_2/O
                         net (fo=11, routed)          0.325     6.740    cable_delay_tester_i/rhs_spi_master_0/inst/data_out3_carry_i_1_n_0
    SLICE_X31Y44         LUT2 (Prop_H6LUT_SLICEM_I0_O)
                                                      0.154     6.894 r  cable_delay_tester_i/rhs_spi_master_0/inst/data_out3_carry_i_6/O
                         net (fo=1, routed)           0.021     6.915    cable_delay_tester_i/rhs_spi_master_0/inst/data_out3_carry_i_6_n_0
    SLICE_X31Y44         CARRY8 (Prop_CARRY8_SLICEM_S[7]_CO[7])
                                                      0.175     7.090 r  cable_delay_tester_i/rhs_spi_master_0/inst/data_out3_carry/CO[7]
                         net (fo=1, routed)           0.030     7.120    cable_delay_tester_i/rhs_spi_master_0/inst/data_out3_carry_n_0
    SLICE_X31Y45         CARRY8 (Prop_CARRY8_SLICEM_CI_CO[2])
                                                      0.079     7.199 r  cable_delay_tester_i/rhs_spi_master_0/inst/data_out3_carry__0/CO[2]
                         net (fo=44, routed)          0.614     7.813    cable_delay_tester_i/rhs_spi_master_0/inst/data_out3_carry__0_n_5
    SLICE_X32Y47         CARRY8 (Prop_CARRY8_SLICEM_S[0]_CO[7])
                                                      0.281     8.094 r  cable_delay_tester_i/rhs_spi_master_0/inst/data_out1_inferred__0/i__carry__0/CO[7]
                         net (fo=1, routed)           0.030     8.124    cable_delay_tester_i/rhs_spi_master_0/inst/data_out1_inferred__0/i__carry__0_n_0
    SLICE_X32Y48         CARRY8 (Prop_CARRY8_SLICEM_CI_O[5])
                                                      0.161     8.285 f  cable_delay_tester_i/rhs_spi_master_0/inst/data_out1_inferred__0/i__carry__1/O[5]
                         net (fo=1, routed)           0.172     8.457    cable_delay_tester_i/rhs_spi_master_0/inst/data_out1[22]
    SLICE_X32Y49         LUT4 (Prop_G6LUT_SLICEM_I3_O)
                                                      0.226     8.683 f  cable_delay_tester_i/rhs_spi_master_0/inst/data_out[31]_i_8/O
                         net (fo=1, routed)           0.059     8.742    cable_delay_tester_i/rhs_spi_master_0/inst/data_out[31]_i_8_n_0
    SLICE_X32Y49         LUT5 (Prop_H6LUT_SLICEM_I4_O)
                                                      0.084     8.826 f  cable_delay_tester_i/rhs_spi_master_0/inst/data_out[31]_i_6/O
                         net (fo=4, routed)           0.464     9.290    cable_delay_tester_i/rhs_spi_master_0/inst/data_out[31]_i_6_n_0
    SLICE_X30Y41         LUT5 (Prop_B5LUT_SLICEL_I1_O)
                                                      0.159     9.449 r  cable_delay_tester_i/rhs_spi_master_0/inst/data_out[31]_i_4/O
                         net (fo=8, routed)           0.376     9.825    cable_delay_tester_i/rhs_spi_master_0/inst/data_out[31]_i_4_n_0
    SLICE_X30Y38         LUT5 (Prop_B6LUT_SLICEL_I2_O)
                                                      0.224    10.049 r  cable_delay_tester_i/rhs_spi_master_0/inst/data_out[30]_i_1/O
                         net (fo=1, routed)           0.067    10.116    cable_delay_tester_i/rhs_spi_master_0/inst/data_out[30]_i_1_n_0
    SLICE_X30Y38         FDRE                                         r  cable_delay_tester_i/rhs_spi_master_0/inst/data_out_reg[30]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_39M_cable_delay_tester_clk_wiz_0_0 rise edge)
                                                     25.632    25.632 r  
    BUFG_PS_X0Y77        BUFG_PS                      0.000    25.632 r  cable_delay_tester_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=5884, routed)        2.487    28.119    cable_delay_tester_i/clk_wiz_0/inst/clk_in1
    MMCM_X0Y3            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT1)
                                                      0.739    28.858 r  cable_delay_tester_i/clk_wiz_0/inst/mmcme4_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.313    29.171    cable_delay_tester_i/clk_wiz_0/inst/clk_39M_cable_delay_tester_clk_wiz_0_0
    BUFGCE_X0Y89         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.039    29.210 r  cable_delay_tester_i/clk_wiz_0/inst/clkout2_buf/O
    X1Y0 (CLOCK_ROOT)    net (fo=1669, routed)        2.378    31.588    cable_delay_tester_i/rhs_spi_master_0/inst/clk
    SLICE_X30Y38         FDRE                                         r  cable_delay_tester_i/rhs_spi_master_0/inst/data_out_reg[30]/C
                         clock pessimism             -0.333    31.256    
                         clock uncertainty           -0.095    31.161    
    SLICE_X30Y38         FDRE (Setup_BFF_SLICEL_C_D)
                                                      0.044    31.205    cable_delay_tester_i/rhs_spi_master_0/inst/data_out_reg[30]
  -------------------------------------------------------------------
                         required time                         31.205    
                         arrival time                         -10.116    
  -------------------------------------------------------------------
                         slack                                 21.089    

Slack (MET) :             21.089ns  (required time - arrival time)
  Source:                 cable_delay_tester_i/rhs_spi_master_0/inst/clk_counter_reg[4]/C
                            (rising edge-triggered cell FDSE clocked by clk_39M_cable_delay_tester_clk_wiz_0_0  {rise@0.000ns fall@12.816ns period=25.632ns})
  Destination:            cable_delay_tester_i/rhs_spi_master_0/inst/data_out_reg[31]/D
                            (rising edge-triggered cell FDRE clocked by clk_39M_cable_delay_tester_clk_wiz_0_0  {rise@0.000ns fall@12.816ns period=25.632ns})
  Path Group:             clk_39M_cable_delay_tester_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            25.632ns  (clk_39M_cable_delay_tester_clk_wiz_0_0 rise@25.632ns - clk_39M_cable_delay_tester_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        4.442ns  (logic 1.896ns (42.686%)  route 2.546ns (57.314%))
  Logic Levels:           11  (CARRY8=4 LUT2=2 LUT4=1 LUT5=3 LUT6=1)
  Clock Path Skew:        -0.051ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.956ns = ( 31.588 - 25.632 ) 
    Source Clock Delay      (SCD):    5.674ns
    Clock Pessimism Removal (CPR):    -0.333ns
  Clock Uncertainty:      0.095ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.176ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      2.645ns (routing 1.591ns, distribution 1.054ns)
  Clock Net Delay (Destination): 2.378ns (routing 1.460ns, distribution 0.918ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_39M_cable_delay_tester_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFG_PS_X0Y77        BUFG_PS                      0.000     0.000 r  cable_delay_tester_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=5884, routed)        2.732     2.732    cable_delay_tester_i/clk_wiz_0/inst/clk_in1
    MMCM_X0Y3            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT1)
                                                     -0.103     2.629 r  cable_delay_tester_i/clk_wiz_0/inst/mmcme4_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.356     2.985    cable_delay_tester_i/clk_wiz_0/inst/clk_39M_cable_delay_tester_clk_wiz_0_0
    BUFGCE_X0Y89         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.044     3.029 r  cable_delay_tester_i/clk_wiz_0/inst/clkout2_buf/O
    X1Y0 (CLOCK_ROOT)    net (fo=1669, routed)        2.645     5.674    cable_delay_tester_i/rhs_spi_master_0/inst/clk
    SLICE_X30Y45         FDSE                                         r  cable_delay_tester_i/rhs_spi_master_0/inst/clk_counter_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X30Y45         FDSE (Prop_AFF2_SLICEL_C_Q)
                                                      0.116     5.790 r  cable_delay_tester_i/rhs_spi_master_0/inst/clk_counter_reg[4]/Q
                         net (fo=5, routed)           0.279     6.069    cable_delay_tester_i/rhs_spi_master_0/inst/clk_counter_reg_n_0_[4]
    SLICE_X30Y44         LUT6 (Prop_H6LUT_SLICEL_I0_O)
                                                      0.153     6.222 r  cable_delay_tester_i/rhs_spi_master_0/inst/data_out3_carry__0_i_5/O
                         net (fo=4, routed)           0.110     6.332    cable_delay_tester_i/rhs_spi_master_0/inst/data_out3_carry__0_i_5_n_0
    SLICE_X30Y45         LUT2 (Prop_B6LUT_SLICEL_I0_O)
                                                      0.083     6.415 r  cable_delay_tester_i/rhs_spi_master_0/inst/clk_counter[6]_i_2/O
                         net (fo=11, routed)          0.325     6.740    cable_delay_tester_i/rhs_spi_master_0/inst/data_out3_carry_i_1_n_0
    SLICE_X31Y44         LUT2 (Prop_H6LUT_SLICEM_I0_O)
                                                      0.154     6.894 r  cable_delay_tester_i/rhs_spi_master_0/inst/data_out3_carry_i_6/O
                         net (fo=1, routed)           0.021     6.915    cable_delay_tester_i/rhs_spi_master_0/inst/data_out3_carry_i_6_n_0
    SLICE_X31Y44         CARRY8 (Prop_CARRY8_SLICEM_S[7]_CO[7])
                                                      0.175     7.090 r  cable_delay_tester_i/rhs_spi_master_0/inst/data_out3_carry/CO[7]
                         net (fo=1, routed)           0.030     7.120    cable_delay_tester_i/rhs_spi_master_0/inst/data_out3_carry_n_0
    SLICE_X31Y45         CARRY8 (Prop_CARRY8_SLICEM_CI_CO[2])
                                                      0.079     7.199 r  cable_delay_tester_i/rhs_spi_master_0/inst/data_out3_carry__0/CO[2]
                         net (fo=44, routed)          0.614     7.813    cable_delay_tester_i/rhs_spi_master_0/inst/data_out3_carry__0_n_5
    SLICE_X32Y47         CARRY8 (Prop_CARRY8_SLICEM_S[0]_CO[7])
                                                      0.281     8.094 r  cable_delay_tester_i/rhs_spi_master_0/inst/data_out1_inferred__0/i__carry__0/CO[7]
                         net (fo=1, routed)           0.030     8.124    cable_delay_tester_i/rhs_spi_master_0/inst/data_out1_inferred__0/i__carry__0_n_0
    SLICE_X32Y48         CARRY8 (Prop_CARRY8_SLICEM_CI_O[5])
                                                      0.161     8.285 f  cable_delay_tester_i/rhs_spi_master_0/inst/data_out1_inferred__0/i__carry__1/O[5]
                         net (fo=1, routed)           0.172     8.457    cable_delay_tester_i/rhs_spi_master_0/inst/data_out1[22]
    SLICE_X32Y49         LUT4 (Prop_G6LUT_SLICEM_I3_O)
                                                      0.226     8.683 f  cable_delay_tester_i/rhs_spi_master_0/inst/data_out[31]_i_8/O
                         net (fo=1, routed)           0.059     8.742    cable_delay_tester_i/rhs_spi_master_0/inst/data_out[31]_i_8_n_0
    SLICE_X32Y49         LUT5 (Prop_H6LUT_SLICEM_I4_O)
                                                      0.084     8.826 f  cable_delay_tester_i/rhs_spi_master_0/inst/data_out[31]_i_6/O
                         net (fo=4, routed)           0.464     9.290    cable_delay_tester_i/rhs_spi_master_0/inst/data_out[31]_i_6_n_0
    SLICE_X30Y41         LUT5 (Prop_B5LUT_SLICEL_I1_O)
                                                      0.159     9.449 r  cable_delay_tester_i/rhs_spi_master_0/inst/data_out[31]_i_4/O
                         net (fo=8, routed)           0.375     9.824    cable_delay_tester_i/rhs_spi_master_0/inst/data_out[31]_i_4_n_0
    SLICE_X30Y38         LUT5 (Prop_A6LUT_SLICEL_I2_O)
                                                      0.225    10.049 r  cable_delay_tester_i/rhs_spi_master_0/inst/data_out[31]_i_1/O
                         net (fo=1, routed)           0.067    10.116    cable_delay_tester_i/rhs_spi_master_0/inst/data_out[31]_i_1_n_0
    SLICE_X30Y38         FDRE                                         r  cable_delay_tester_i/rhs_spi_master_0/inst/data_out_reg[31]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_39M_cable_delay_tester_clk_wiz_0_0 rise edge)
                                                     25.632    25.632 r  
    BUFG_PS_X0Y77        BUFG_PS                      0.000    25.632 r  cable_delay_tester_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=5884, routed)        2.487    28.119    cable_delay_tester_i/clk_wiz_0/inst/clk_in1
    MMCM_X0Y3            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT1)
                                                      0.739    28.858 r  cable_delay_tester_i/clk_wiz_0/inst/mmcme4_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.313    29.171    cable_delay_tester_i/clk_wiz_0/inst/clk_39M_cable_delay_tester_clk_wiz_0_0
    BUFGCE_X0Y89         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.039    29.210 r  cable_delay_tester_i/clk_wiz_0/inst/clkout2_buf/O
    X1Y0 (CLOCK_ROOT)    net (fo=1669, routed)        2.378    31.588    cable_delay_tester_i/rhs_spi_master_0/inst/clk
    SLICE_X30Y38         FDRE                                         r  cable_delay_tester_i/rhs_spi_master_0/inst/data_out_reg[31]/C
                         clock pessimism             -0.333    31.256    
                         clock uncertainty           -0.095    31.161    
    SLICE_X30Y38         FDRE (Setup_AFF_SLICEL_C_D)
                                                      0.044    31.205    cable_delay_tester_i/rhs_spi_master_0/inst/data_out_reg[31]
  -------------------------------------------------------------------
                         required time                         31.205    
                         arrival time                         -10.116    
  -------------------------------------------------------------------
                         slack                                 21.089    

Slack (MET) :             21.114ns  (required time - arrival time)
  Source:                 cable_delay_tester_i/rhs_spi_master_0/inst/clk_counter_reg[4]/C
                            (rising edge-triggered cell FDSE clocked by clk_39M_cable_delay_tester_clk_wiz_0_0  {rise@0.000ns fall@12.816ns period=25.632ns})
  Destination:            cable_delay_tester_i/rhs_spi_master_0/inst/data_out_reg[28]/D
                            (rising edge-triggered cell FDRE clocked by clk_39M_cable_delay_tester_clk_wiz_0_0  {rise@0.000ns fall@12.816ns period=25.632ns})
  Path Group:             clk_39M_cable_delay_tester_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            25.632ns  (clk_39M_cable_delay_tester_clk_wiz_0_0 rise@25.632ns - clk_39M_cable_delay_tester_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        4.424ns  (logic 1.821ns (41.166%)  route 2.603ns (58.834%))
  Logic Levels:           11  (CARRY8=4 LUT2=2 LUT4=1 LUT5=3 LUT6=1)
  Clock Path Skew:        -0.044ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.963ns = ( 31.596 - 25.632 ) 
    Source Clock Delay      (SCD):    5.674ns
    Clock Pessimism Removal (CPR):    -0.333ns
  Clock Uncertainty:      0.095ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.176ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      2.645ns (routing 1.591ns, distribution 1.054ns)
  Clock Net Delay (Destination): 2.385ns (routing 1.460ns, distribution 0.925ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_39M_cable_delay_tester_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFG_PS_X0Y77        BUFG_PS                      0.000     0.000 r  cable_delay_tester_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=5884, routed)        2.732     2.732    cable_delay_tester_i/clk_wiz_0/inst/clk_in1
    MMCM_X0Y3            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT1)
                                                     -0.103     2.629 r  cable_delay_tester_i/clk_wiz_0/inst/mmcme4_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.356     2.985    cable_delay_tester_i/clk_wiz_0/inst/clk_39M_cable_delay_tester_clk_wiz_0_0
    BUFGCE_X0Y89         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.044     3.029 r  cable_delay_tester_i/clk_wiz_0/inst/clkout2_buf/O
    X1Y0 (CLOCK_ROOT)    net (fo=1669, routed)        2.645     5.674    cable_delay_tester_i/rhs_spi_master_0/inst/clk
    SLICE_X30Y45         FDSE                                         r  cable_delay_tester_i/rhs_spi_master_0/inst/clk_counter_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X30Y45         FDSE (Prop_AFF2_SLICEL_C_Q)
                                                      0.116     5.790 r  cable_delay_tester_i/rhs_spi_master_0/inst/clk_counter_reg[4]/Q
                         net (fo=5, routed)           0.279     6.069    cable_delay_tester_i/rhs_spi_master_0/inst/clk_counter_reg_n_0_[4]
    SLICE_X30Y44         LUT6 (Prop_H6LUT_SLICEL_I0_O)
                                                      0.153     6.222 r  cable_delay_tester_i/rhs_spi_master_0/inst/data_out3_carry__0_i_5/O
                         net (fo=4, routed)           0.110     6.332    cable_delay_tester_i/rhs_spi_master_0/inst/data_out3_carry__0_i_5_n_0
    SLICE_X30Y45         LUT2 (Prop_B6LUT_SLICEL_I0_O)
                                                      0.083     6.415 r  cable_delay_tester_i/rhs_spi_master_0/inst/clk_counter[6]_i_2/O
                         net (fo=11, routed)          0.325     6.740    cable_delay_tester_i/rhs_spi_master_0/inst/data_out3_carry_i_1_n_0
    SLICE_X31Y44         LUT2 (Prop_H6LUT_SLICEM_I0_O)
                                                      0.154     6.894 r  cable_delay_tester_i/rhs_spi_master_0/inst/data_out3_carry_i_6/O
                         net (fo=1, routed)           0.021     6.915    cable_delay_tester_i/rhs_spi_master_0/inst/data_out3_carry_i_6_n_0
    SLICE_X31Y44         CARRY8 (Prop_CARRY8_SLICEM_S[7]_CO[7])
                                                      0.175     7.090 r  cable_delay_tester_i/rhs_spi_master_0/inst/data_out3_carry/CO[7]
                         net (fo=1, routed)           0.030     7.120    cable_delay_tester_i/rhs_spi_master_0/inst/data_out3_carry_n_0
    SLICE_X31Y45         CARRY8 (Prop_CARRY8_SLICEM_CI_CO[2])
                                                      0.079     7.199 r  cable_delay_tester_i/rhs_spi_master_0/inst/data_out3_carry__0/CO[2]
                         net (fo=44, routed)          0.614     7.813    cable_delay_tester_i/rhs_spi_master_0/inst/data_out3_carry__0_n_5
    SLICE_X32Y47         CARRY8 (Prop_CARRY8_SLICEM_S[0]_CO[7])
                                                      0.281     8.094 r  cable_delay_tester_i/rhs_spi_master_0/inst/data_out1_inferred__0/i__carry__0/CO[7]
                         net (fo=1, routed)           0.030     8.124    cable_delay_tester_i/rhs_spi_master_0/inst/data_out1_inferred__0/i__carry__0_n_0
    SLICE_X32Y48         CARRY8 (Prop_CARRY8_SLICEM_CI_O[5])
                                                      0.161     8.285 f  cable_delay_tester_i/rhs_spi_master_0/inst/data_out1_inferred__0/i__carry__1/O[5]
                         net (fo=1, routed)           0.172     8.457    cable_delay_tester_i/rhs_spi_master_0/inst/data_out1[22]
    SLICE_X32Y49         LUT4 (Prop_G6LUT_SLICEM_I3_O)
                                                      0.226     8.683 f  cable_delay_tester_i/rhs_spi_master_0/inst/data_out[31]_i_8/O
                         net (fo=1, routed)           0.059     8.742    cable_delay_tester_i/rhs_spi_master_0/inst/data_out[31]_i_8_n_0
    SLICE_X32Y49         LUT5 (Prop_H6LUT_SLICEM_I4_O)
                                                      0.084     8.826 f  cable_delay_tester_i/rhs_spi_master_0/inst/data_out[31]_i_6/O
                         net (fo=4, routed)           0.464     9.290    cable_delay_tester_i/rhs_spi_master_0/inst/data_out[31]_i_6_n_0
    SLICE_X30Y41         LUT5 (Prop_B5LUT_SLICEL_I1_O)
                                                      0.159     9.449 r  cable_delay_tester_i/rhs_spi_master_0/inst/data_out[31]_i_4/O
                         net (fo=8, routed)           0.430     9.879    cable_delay_tester_i/rhs_spi_master_0/inst/data_out[31]_i_4_n_0
    SLICE_X30Y36         LUT5 (Prop_F6LUT_SLICEL_I2_O)
                                                      0.150    10.029 r  cable_delay_tester_i/rhs_spi_master_0/inst/data_out[28]_i_1/O
                         net (fo=1, routed)           0.069    10.098    cable_delay_tester_i/rhs_spi_master_0/inst/data_out[28]_i_1_n_0
    SLICE_X30Y36         FDRE                                         r  cable_delay_tester_i/rhs_spi_master_0/inst/data_out_reg[28]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_39M_cable_delay_tester_clk_wiz_0_0 rise edge)
                                                     25.632    25.632 r  
    BUFG_PS_X0Y77        BUFG_PS                      0.000    25.632 r  cable_delay_tester_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=5884, routed)        2.487    28.119    cable_delay_tester_i/clk_wiz_0/inst/clk_in1
    MMCM_X0Y3            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT1)
                                                      0.739    28.858 r  cable_delay_tester_i/clk_wiz_0/inst/mmcme4_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.313    29.171    cable_delay_tester_i/clk_wiz_0/inst/clk_39M_cable_delay_tester_clk_wiz_0_0
    BUFGCE_X0Y89         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.039    29.210 r  cable_delay_tester_i/clk_wiz_0/inst/clkout2_buf/O
    X1Y0 (CLOCK_ROOT)    net (fo=1669, routed)        2.385    31.596    cable_delay_tester_i/rhs_spi_master_0/inst/clk
    SLICE_X30Y36         FDRE                                         r  cable_delay_tester_i/rhs_spi_master_0/inst/data_out_reg[28]/C
                         clock pessimism             -0.333    31.263    
                         clock uncertainty           -0.095    31.168    
    SLICE_X30Y36         FDRE (Setup_FFF_SLICEL_C_D)
                                                      0.044    31.212    cable_delay_tester_i/rhs_spi_master_0/inst/data_out_reg[28]
  -------------------------------------------------------------------
                         required time                         31.212    
                         arrival time                         -10.098    
  -------------------------------------------------------------------
                         slack                                 21.114    

Slack (MET) :             21.115ns  (required time - arrival time)
  Source:                 cable_delay_tester_i/rhs_spi_master_0/inst/clk_counter_reg[4]/C
                            (rising edge-triggered cell FDSE clocked by clk_39M_cable_delay_tester_clk_wiz_0_0  {rise@0.000ns fall@12.816ns period=25.632ns})
  Destination:            cable_delay_tester_i/rhs_spi_master_0/inst/data_out_reg[29]/D
                            (rising edge-triggered cell FDRE clocked by clk_39M_cable_delay_tester_clk_wiz_0_0  {rise@0.000ns fall@12.816ns period=25.632ns})
  Path Group:             clk_39M_cable_delay_tester_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            25.632ns  (clk_39M_cable_delay_tester_clk_wiz_0_0 rise@25.632ns - clk_39M_cable_delay_tester_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        4.423ns  (logic 1.823ns (41.221%)  route 2.600ns (58.779%))
  Logic Levels:           11  (CARRY8=4 LUT2=2 LUT4=1 LUT5=3 LUT6=1)
  Clock Path Skew:        -0.044ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.963ns = ( 31.596 - 25.632 ) 
    Source Clock Delay      (SCD):    5.674ns
    Clock Pessimism Removal (CPR):    -0.333ns
  Clock Uncertainty:      0.095ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.176ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      2.645ns (routing 1.591ns, distribution 1.054ns)
  Clock Net Delay (Destination): 2.385ns (routing 1.460ns, distribution 0.925ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_39M_cable_delay_tester_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFG_PS_X0Y77        BUFG_PS                      0.000     0.000 r  cable_delay_tester_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=5884, routed)        2.732     2.732    cable_delay_tester_i/clk_wiz_0/inst/clk_in1
    MMCM_X0Y3            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT1)
                                                     -0.103     2.629 r  cable_delay_tester_i/clk_wiz_0/inst/mmcme4_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.356     2.985    cable_delay_tester_i/clk_wiz_0/inst/clk_39M_cable_delay_tester_clk_wiz_0_0
    BUFGCE_X0Y89         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.044     3.029 r  cable_delay_tester_i/clk_wiz_0/inst/clkout2_buf/O
    X1Y0 (CLOCK_ROOT)    net (fo=1669, routed)        2.645     5.674    cable_delay_tester_i/rhs_spi_master_0/inst/clk
    SLICE_X30Y45         FDSE                                         r  cable_delay_tester_i/rhs_spi_master_0/inst/clk_counter_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X30Y45         FDSE (Prop_AFF2_SLICEL_C_Q)
                                                      0.116     5.790 r  cable_delay_tester_i/rhs_spi_master_0/inst/clk_counter_reg[4]/Q
                         net (fo=5, routed)           0.279     6.069    cable_delay_tester_i/rhs_spi_master_0/inst/clk_counter_reg_n_0_[4]
    SLICE_X30Y44         LUT6 (Prop_H6LUT_SLICEL_I0_O)
                                                      0.153     6.222 r  cable_delay_tester_i/rhs_spi_master_0/inst/data_out3_carry__0_i_5/O
                         net (fo=4, routed)           0.110     6.332    cable_delay_tester_i/rhs_spi_master_0/inst/data_out3_carry__0_i_5_n_0
    SLICE_X30Y45         LUT2 (Prop_B6LUT_SLICEL_I0_O)
                                                      0.083     6.415 r  cable_delay_tester_i/rhs_spi_master_0/inst/clk_counter[6]_i_2/O
                         net (fo=11, routed)          0.325     6.740    cable_delay_tester_i/rhs_spi_master_0/inst/data_out3_carry_i_1_n_0
    SLICE_X31Y44         LUT2 (Prop_H6LUT_SLICEM_I0_O)
                                                      0.154     6.894 r  cable_delay_tester_i/rhs_spi_master_0/inst/data_out3_carry_i_6/O
                         net (fo=1, routed)           0.021     6.915    cable_delay_tester_i/rhs_spi_master_0/inst/data_out3_carry_i_6_n_0
    SLICE_X31Y44         CARRY8 (Prop_CARRY8_SLICEM_S[7]_CO[7])
                                                      0.175     7.090 r  cable_delay_tester_i/rhs_spi_master_0/inst/data_out3_carry/CO[7]
                         net (fo=1, routed)           0.030     7.120    cable_delay_tester_i/rhs_spi_master_0/inst/data_out3_carry_n_0
    SLICE_X31Y45         CARRY8 (Prop_CARRY8_SLICEM_CI_CO[2])
                                                      0.079     7.199 r  cable_delay_tester_i/rhs_spi_master_0/inst/data_out3_carry__0/CO[2]
                         net (fo=44, routed)          0.614     7.813    cable_delay_tester_i/rhs_spi_master_0/inst/data_out3_carry__0_n_5
    SLICE_X32Y47         CARRY8 (Prop_CARRY8_SLICEM_S[0]_CO[7])
                                                      0.281     8.094 r  cable_delay_tester_i/rhs_spi_master_0/inst/data_out1_inferred__0/i__carry__0/CO[7]
                         net (fo=1, routed)           0.030     8.124    cable_delay_tester_i/rhs_spi_master_0/inst/data_out1_inferred__0/i__carry__0_n_0
    SLICE_X32Y48         CARRY8 (Prop_CARRY8_SLICEM_CI_O[5])
                                                      0.161     8.285 f  cable_delay_tester_i/rhs_spi_master_0/inst/data_out1_inferred__0/i__carry__1/O[5]
                         net (fo=1, routed)           0.172     8.457    cable_delay_tester_i/rhs_spi_master_0/inst/data_out1[22]
    SLICE_X32Y49         LUT4 (Prop_G6LUT_SLICEM_I3_O)
                                                      0.226     8.683 f  cable_delay_tester_i/rhs_spi_master_0/inst/data_out[31]_i_8/O
                         net (fo=1, routed)           0.059     8.742    cable_delay_tester_i/rhs_spi_master_0/inst/data_out[31]_i_8_n_0
    SLICE_X32Y49         LUT5 (Prop_H6LUT_SLICEM_I4_O)
                                                      0.084     8.826 f  cable_delay_tester_i/rhs_spi_master_0/inst/data_out[31]_i_6/O
                         net (fo=4, routed)           0.464     9.290    cable_delay_tester_i/rhs_spi_master_0/inst/data_out[31]_i_6_n_0
    SLICE_X30Y41         LUT5 (Prop_B5LUT_SLICEL_I1_O)
                                                      0.159     9.449 r  cable_delay_tester_i/rhs_spi_master_0/inst/data_out[31]_i_4/O
                         net (fo=8, routed)           0.433     9.882    cable_delay_tester_i/rhs_spi_master_0/inst/data_out[31]_i_4_n_0
    SLICE_X30Y36         LUT5 (Prop_E6LUT_SLICEL_I2_O)
                                                      0.152    10.034 r  cable_delay_tester_i/rhs_spi_master_0/inst/data_out[29]_i_1/O
                         net (fo=1, routed)           0.063    10.097    cable_delay_tester_i/rhs_spi_master_0/inst/data_out[29]_i_1_n_0
    SLICE_X30Y36         FDRE                                         r  cable_delay_tester_i/rhs_spi_master_0/inst/data_out_reg[29]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_39M_cable_delay_tester_clk_wiz_0_0 rise edge)
                                                     25.632    25.632 r  
    BUFG_PS_X0Y77        BUFG_PS                      0.000    25.632 r  cable_delay_tester_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=5884, routed)        2.487    28.119    cable_delay_tester_i/clk_wiz_0/inst/clk_in1
    MMCM_X0Y3            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT1)
                                                      0.739    28.858 r  cable_delay_tester_i/clk_wiz_0/inst/mmcme4_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.313    29.171    cable_delay_tester_i/clk_wiz_0/inst/clk_39M_cable_delay_tester_clk_wiz_0_0
    BUFGCE_X0Y89         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.039    29.210 r  cable_delay_tester_i/clk_wiz_0/inst/clkout2_buf/O
    X1Y0 (CLOCK_ROOT)    net (fo=1669, routed)        2.385    31.596    cable_delay_tester_i/rhs_spi_master_0/inst/clk
    SLICE_X30Y36         FDRE                                         r  cable_delay_tester_i/rhs_spi_master_0/inst/data_out_reg[29]/C
                         clock pessimism             -0.333    31.263    
                         clock uncertainty           -0.095    31.168    
    SLICE_X30Y36         FDRE (Setup_EFF_SLICEL_C_D)
                                                      0.044    31.212    cable_delay_tester_i/rhs_spi_master_0/inst/data_out_reg[29]
  -------------------------------------------------------------------
                         required time                         31.212    
                         arrival time                         -10.097    
  -------------------------------------------------------------------
                         slack                                 21.115    

Slack (MET) :             21.124ns  (required time - arrival time)
  Source:                 cable_delay_tester_i/rhs_spi_master_0/inst/clk_counter_reg[4]/C
                            (rising edge-triggered cell FDSE clocked by clk_39M_cable_delay_tester_clk_wiz_0_0  {rise@0.000ns fall@12.816ns period=25.632ns})
  Destination:            cable_delay_tester_i/rhs_spi_master_0/inst/data_out_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by clk_39M_cable_delay_tester_clk_wiz_0_0  {rise@0.000ns fall@12.816ns period=25.632ns})
  Path Group:             clk_39M_cable_delay_tester_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            25.632ns  (clk_39M_cable_delay_tester_clk_wiz_0_0 rise@25.632ns - clk_39M_cable_delay_tester_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        4.420ns  (logic 1.822ns (41.218%)  route 2.598ns (58.782%))
  Logic Levels:           12  (CARRY8=4 LUT1=1 LUT2=2 LUT4=1 LUT5=2 LUT6=2)
  Clock Path Skew:        -0.037ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.970ns = ( 31.603 - 25.632 ) 
    Source Clock Delay      (SCD):    5.674ns
    Clock Pessimism Removal (CPR):    -0.333ns
  Clock Uncertainty:      0.095ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.176ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      2.645ns (routing 1.591ns, distribution 1.054ns)
  Clock Net Delay (Destination): 2.392ns (routing 1.460ns, distribution 0.932ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_39M_cable_delay_tester_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFG_PS_X0Y77        BUFG_PS                      0.000     0.000 r  cable_delay_tester_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=5884, routed)        2.732     2.732    cable_delay_tester_i/clk_wiz_0/inst/clk_in1
    MMCM_X0Y3            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT1)
                                                     -0.103     2.629 r  cable_delay_tester_i/clk_wiz_0/inst/mmcme4_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.356     2.985    cable_delay_tester_i/clk_wiz_0/inst/clk_39M_cable_delay_tester_clk_wiz_0_0
    BUFGCE_X0Y89         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.044     3.029 r  cable_delay_tester_i/clk_wiz_0/inst/clkout2_buf/O
    X1Y0 (CLOCK_ROOT)    net (fo=1669, routed)        2.645     5.674    cable_delay_tester_i/rhs_spi_master_0/inst/clk
    SLICE_X30Y45         FDSE                                         r  cable_delay_tester_i/rhs_spi_master_0/inst/clk_counter_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X30Y45         FDSE (Prop_AFF2_SLICEL_C_Q)
                                                      0.116     5.790 r  cable_delay_tester_i/rhs_spi_master_0/inst/clk_counter_reg[4]/Q
                         net (fo=5, routed)           0.279     6.069    cable_delay_tester_i/rhs_spi_master_0/inst/clk_counter_reg_n_0_[4]
    SLICE_X30Y44         LUT6 (Prop_H6LUT_SLICEL_I0_O)
                                                      0.153     6.222 r  cable_delay_tester_i/rhs_spi_master_0/inst/data_out3_carry__0_i_5/O
                         net (fo=4, routed)           0.110     6.332    cable_delay_tester_i/rhs_spi_master_0/inst/data_out3_carry__0_i_5_n_0
    SLICE_X30Y45         LUT2 (Prop_B6LUT_SLICEL_I0_O)
                                                      0.083     6.415 r  cable_delay_tester_i/rhs_spi_master_0/inst/clk_counter[6]_i_2/O
                         net (fo=11, routed)          0.325     6.740    cable_delay_tester_i/rhs_spi_master_0/inst/data_out3_carry_i_1_n_0
    SLICE_X31Y44         LUT2 (Prop_H6LUT_SLICEM_I0_O)
                                                      0.154     6.894 r  cable_delay_tester_i/rhs_spi_master_0/inst/data_out3_carry_i_6/O
                         net (fo=1, routed)           0.021     6.915    cable_delay_tester_i/rhs_spi_master_0/inst/data_out3_carry_i_6_n_0
    SLICE_X31Y44         CARRY8 (Prop_CARRY8_SLICEM_S[7]_CO[7])
                                                      0.175     7.090 r  cable_delay_tester_i/rhs_spi_master_0/inst/data_out3_carry/CO[7]
                         net (fo=1, routed)           0.030     7.120    cable_delay_tester_i/rhs_spi_master_0/inst/data_out3_carry_n_0
    SLICE_X31Y45         CARRY8 (Prop_CARRY8_SLICEM_CI_O[1])
                                                      0.106     7.226 f  cable_delay_tester_i/rhs_spi_master_0/inst/data_out3_carry__0/O[1]
                         net (fo=2, routed)           0.265     7.491    cable_delay_tester_i/rhs_spi_master_0/inst/data_out3_carry__0_n_14
    SLICE_X32Y46         LUT1 (Prop_F6LUT_SLICEM_I0_O)
                                                      0.186     7.677 r  cable_delay_tester_i/rhs_spi_master_0/inst/i__carry_i_3__0/O
                         net (fo=1, routed)           0.029     7.706    cable_delay_tester_i/rhs_spi_master_0/inst/i__carry_i_3__0_n_0
    SLICE_X32Y46         CARRY8 (Prop_CARRY8_SLICEM_S[5]_CO[7])
                                                      0.238     7.944 r  cable_delay_tester_i/rhs_spi_master_0/inst/data_out1_inferred__0/i__carry/CO[7]
                         net (fo=1, routed)           0.030     7.974    cable_delay_tester_i/rhs_spi_master_0/inst/data_out1_inferred__0/i__carry_n_0
    SLICE_X32Y47         CARRY8 (Prop_CARRY8_SLICEM_CI_O[2])
                                                      0.093     8.067 f  cable_delay_tester_i/rhs_spi_master_0/inst/data_out1_inferred__0/i__carry__0/O[2]
                         net (fo=1, routed)           0.464     8.531    cable_delay_tester_i/rhs_spi_master_0/inst/data_out1[11]
    SLICE_X33Y47         LUT4 (Prop_C6LUT_SLICEL_I1_O)
                                                      0.136     8.667 f  cable_delay_tester_i/rhs_spi_master_0/inst/data_out[31]_i_11/O
                         net (fo=1, routed)           0.239     8.906    cable_delay_tester_i/rhs_spi_master_0/inst/data_out[31]_i_11_n_0
    SLICE_X33Y47         LUT6 (Prop_H6LUT_SLICEL_I2_O)
                                                      0.058     8.964 f  cable_delay_tester_i/rhs_spi_master_0/inst/data_out[31]_i_7/O
                         net (fo=4, routed)           0.356     9.320    cable_delay_tester_i/rhs_spi_master_0/inst/data_out[31]_i_7_n_0
    SLICE_X30Y41         LUT5 (Prop_C5LUT_SLICEL_I2_O)
                                                      0.135     9.455 r  cable_delay_tester_i/rhs_spi_master_0/inst/data_out[7]_i_2/O
                         net (fo=8, routed)           0.378     9.833    cable_delay_tester_i/rhs_spi_master_0/inst/data_out[7]_i_2_n_0
    SLICE_X29Y37         LUT5 (Prop_A6LUT_SLICEM_I2_O)
                                                      0.189    10.022 r  cable_delay_tester_i/rhs_spi_master_0/inst/data_out[2]_i_1/O
                         net (fo=1, routed)           0.073    10.095    cable_delay_tester_i/rhs_spi_master_0/inst/data_out[2]_i_1_n_0
    SLICE_X29Y37         FDRE                                         r  cable_delay_tester_i/rhs_spi_master_0/inst/data_out_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_39M_cable_delay_tester_clk_wiz_0_0 rise edge)
                                                     25.632    25.632 r  
    BUFG_PS_X0Y77        BUFG_PS                      0.000    25.632 r  cable_delay_tester_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=5884, routed)        2.487    28.119    cable_delay_tester_i/clk_wiz_0/inst/clk_in1
    MMCM_X0Y3            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT1)
                                                      0.739    28.858 r  cable_delay_tester_i/clk_wiz_0/inst/mmcme4_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.313    29.171    cable_delay_tester_i/clk_wiz_0/inst/clk_39M_cable_delay_tester_clk_wiz_0_0
    BUFGCE_X0Y89         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.039    29.210 r  cable_delay_tester_i/clk_wiz_0/inst/clkout2_buf/O
    X1Y0 (CLOCK_ROOT)    net (fo=1669, routed)        2.392    31.603    cable_delay_tester_i/rhs_spi_master_0/inst/clk
    SLICE_X29Y37         FDRE                                         r  cable_delay_tester_i/rhs_spi_master_0/inst/data_out_reg[2]/C
                         clock pessimism             -0.333    31.270    
                         clock uncertainty           -0.095    31.175    
    SLICE_X29Y37         FDRE (Setup_AFF_SLICEM_C_D)
                                                      0.044    31.219    cable_delay_tester_i/rhs_spi_master_0/inst/data_out_reg[2]
  -------------------------------------------------------------------
                         required time                         31.219    
                         arrival time                         -10.095    
  -------------------------------------------------------------------
                         slack                                 21.124    

Slack (MET) :             21.126ns  (required time - arrival time)
  Source:                 cable_delay_tester_i/rhs_spi_master_0/inst/clk_counter_reg[4]/C
                            (rising edge-triggered cell FDSE clocked by clk_39M_cable_delay_tester_clk_wiz_0_0  {rise@0.000ns fall@12.816ns period=25.632ns})
  Destination:            cable_delay_tester_i/rhs_spi_master_0/inst/data_out_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clk_39M_cable_delay_tester_clk_wiz_0_0  {rise@0.000ns fall@12.816ns period=25.632ns})
  Path Group:             clk_39M_cable_delay_tester_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            25.632ns  (clk_39M_cable_delay_tester_clk_wiz_0_0 rise@25.632ns - clk_39M_cable_delay_tester_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        4.347ns  (logic 1.713ns (39.402%)  route 2.634ns (60.598%))
  Logic Levels:           12  (CARRY8=4 LUT1=1 LUT2=2 LUT4=1 LUT5=2 LUT6=2)
  Clock Path Skew:        -0.107ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.953ns = ( 31.585 - 25.632 ) 
    Source Clock Delay      (SCD):    5.674ns
    Clock Pessimism Removal (CPR):    -0.386ns
  Clock Uncertainty:      0.095ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.176ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      2.645ns (routing 1.591ns, distribution 1.054ns)
  Clock Net Delay (Destination): 2.375ns (routing 1.460ns, distribution 0.915ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_39M_cable_delay_tester_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFG_PS_X0Y77        BUFG_PS                      0.000     0.000 r  cable_delay_tester_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=5884, routed)        2.732     2.732    cable_delay_tester_i/clk_wiz_0/inst/clk_in1
    MMCM_X0Y3            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT1)
                                                     -0.103     2.629 r  cable_delay_tester_i/clk_wiz_0/inst/mmcme4_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.356     2.985    cable_delay_tester_i/clk_wiz_0/inst/clk_39M_cable_delay_tester_clk_wiz_0_0
    BUFGCE_X0Y89         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.044     3.029 r  cable_delay_tester_i/clk_wiz_0/inst/clkout2_buf/O
    X1Y0 (CLOCK_ROOT)    net (fo=1669, routed)        2.645     5.674    cable_delay_tester_i/rhs_spi_master_0/inst/clk
    SLICE_X30Y45         FDSE                                         r  cable_delay_tester_i/rhs_spi_master_0/inst/clk_counter_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X30Y45         FDSE (Prop_AFF2_SLICEL_C_Q)
                                                      0.116     5.790 r  cable_delay_tester_i/rhs_spi_master_0/inst/clk_counter_reg[4]/Q
                         net (fo=5, routed)           0.279     6.069    cable_delay_tester_i/rhs_spi_master_0/inst/clk_counter_reg_n_0_[4]
    SLICE_X30Y44         LUT6 (Prop_H6LUT_SLICEL_I0_O)
                                                      0.153     6.222 r  cable_delay_tester_i/rhs_spi_master_0/inst/data_out3_carry__0_i_5/O
                         net (fo=4, routed)           0.110     6.332    cable_delay_tester_i/rhs_spi_master_0/inst/data_out3_carry__0_i_5_n_0
    SLICE_X30Y45         LUT2 (Prop_B6LUT_SLICEL_I0_O)
                                                      0.083     6.415 r  cable_delay_tester_i/rhs_spi_master_0/inst/clk_counter[6]_i_2/O
                         net (fo=11, routed)          0.325     6.740    cable_delay_tester_i/rhs_spi_master_0/inst/data_out3_carry_i_1_n_0
    SLICE_X31Y44         LUT2 (Prop_H6LUT_SLICEM_I0_O)
                                                      0.154     6.894 r  cable_delay_tester_i/rhs_spi_master_0/inst/data_out3_carry_i_6/O
                         net (fo=1, routed)           0.021     6.915    cable_delay_tester_i/rhs_spi_master_0/inst/data_out3_carry_i_6_n_0
    SLICE_X31Y44         CARRY8 (Prop_CARRY8_SLICEM_S[7]_CO[7])
                                                      0.175     7.090 r  cable_delay_tester_i/rhs_spi_master_0/inst/data_out3_carry/CO[7]
                         net (fo=1, routed)           0.030     7.120    cable_delay_tester_i/rhs_spi_master_0/inst/data_out3_carry_n_0
    SLICE_X31Y45         CARRY8 (Prop_CARRY8_SLICEM_CI_O[1])
                                                      0.106     7.226 f  cable_delay_tester_i/rhs_spi_master_0/inst/data_out3_carry__0/O[1]
                         net (fo=2, routed)           0.265     7.491    cable_delay_tester_i/rhs_spi_master_0/inst/data_out3_carry__0_n_14
    SLICE_X32Y46         LUT1 (Prop_F6LUT_SLICEM_I0_O)
                                                      0.186     7.677 r  cable_delay_tester_i/rhs_spi_master_0/inst/i__carry_i_3__0/O
                         net (fo=1, routed)           0.029     7.706    cable_delay_tester_i/rhs_spi_master_0/inst/i__carry_i_3__0_n_0
    SLICE_X32Y46         CARRY8 (Prop_CARRY8_SLICEM_S[5]_CO[7])
                                                      0.238     7.944 r  cable_delay_tester_i/rhs_spi_master_0/inst/data_out1_inferred__0/i__carry/CO[7]
                         net (fo=1, routed)           0.030     7.974    cable_delay_tester_i/rhs_spi_master_0/inst/data_out1_inferred__0/i__carry_n_0
    SLICE_X32Y47         CARRY8 (Prop_CARRY8_SLICEM_CI_O[2])
                                                      0.093     8.067 f  cable_delay_tester_i/rhs_spi_master_0/inst/data_out1_inferred__0/i__carry__0/O[2]
                         net (fo=1, routed)           0.464     8.531    cable_delay_tester_i/rhs_spi_master_0/inst/data_out1[11]
    SLICE_X33Y47         LUT4 (Prop_C6LUT_SLICEL_I1_O)
                                                      0.136     8.667 f  cable_delay_tester_i/rhs_spi_master_0/inst/data_out[31]_i_11/O
                         net (fo=1, routed)           0.239     8.906    cable_delay_tester_i/rhs_spi_master_0/inst/data_out[31]_i_11_n_0
    SLICE_X33Y47         LUT6 (Prop_H6LUT_SLICEL_I2_O)
                                                      0.058     8.964 f  cable_delay_tester_i/rhs_spi_master_0/inst/data_out[31]_i_7/O
                         net (fo=4, routed)           0.356     9.320    cable_delay_tester_i/rhs_spi_master_0/inst/data_out[31]_i_7_n_0
    SLICE_X30Y41         LUT5 (Prop_C5LUT_SLICEL_I2_O)
                                                      0.135     9.455 r  cable_delay_tester_i/rhs_spi_master_0/inst/data_out[7]_i_2/O
                         net (fo=8, routed)           0.392     9.847    cable_delay_tester_i/rhs_spi_master_0/inst/data_out[7]_i_2_n_0
    SLICE_X31Y34         LUT5 (Prop_C6LUT_SLICEM_I2_O)
                                                      0.080     9.927 r  cable_delay_tester_i/rhs_spi_master_0/inst/data_out[1]_i_1/O
                         net (fo=1, routed)           0.095    10.022    cable_delay_tester_i/rhs_spi_master_0/inst/data_out[1]_i_1_n_0
    SLICE_X31Y34         FDRE                                         r  cable_delay_tester_i/rhs_spi_master_0/inst/data_out_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_39M_cable_delay_tester_clk_wiz_0_0 rise edge)
                                                     25.632    25.632 r  
    BUFG_PS_X0Y77        BUFG_PS                      0.000    25.632 r  cable_delay_tester_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=5884, routed)        2.487    28.119    cable_delay_tester_i/clk_wiz_0/inst/clk_in1
    MMCM_X0Y3            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT1)
                                                      0.739    28.858 r  cable_delay_tester_i/clk_wiz_0/inst/mmcme4_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.313    29.171    cable_delay_tester_i/clk_wiz_0/inst/clk_39M_cable_delay_tester_clk_wiz_0_0
    BUFGCE_X0Y89         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.039    29.210 r  cable_delay_tester_i/clk_wiz_0/inst/clkout2_buf/O
    X1Y0 (CLOCK_ROOT)    net (fo=1669, routed)        2.375    31.585    cable_delay_tester_i/rhs_spi_master_0/inst/clk
    SLICE_X31Y34         FDRE                                         r  cable_delay_tester_i/rhs_spi_master_0/inst/data_out_reg[1]/C
                         clock pessimism             -0.386    31.200    
                         clock uncertainty           -0.095    31.105    
    SLICE_X31Y34         FDRE (Setup_CFF_SLICEM_C_D)
                                                      0.043    31.148    cable_delay_tester_i/rhs_spi_master_0/inst/data_out_reg[1]
  -------------------------------------------------------------------
                         required time                         31.148    
                         arrival time                         -10.022    
  -------------------------------------------------------------------
                         slack                                 21.126    

Slack (MET) :             21.149ns  (required time - arrival time)
  Source:                 cable_delay_tester_i/rhs_spi_master_0/inst/clk_counter_reg[4]/C
                            (rising edge-triggered cell FDSE clocked by clk_39M_cable_delay_tester_clk_wiz_0_0  {rise@0.000ns fall@12.816ns period=25.632ns})
  Destination:            cable_delay_tester_i/rhs_spi_master_0/inst/data_out_reg[19]/D
                            (rising edge-triggered cell FDRE clocked by clk_39M_cable_delay_tester_clk_wiz_0_0  {rise@0.000ns fall@12.816ns period=25.632ns})
  Path Group:             clk_39M_cable_delay_tester_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            25.632ns  (clk_39M_cable_delay_tester_clk_wiz_0_0 rise@25.632ns - clk_39M_cable_delay_tester_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        4.378ns  (logic 1.885ns (43.058%)  route 2.493ns (56.942%))
  Logic Levels:           11  (CARRY8=4 LUT2=2 LUT4=1 LUT5=3 LUT6=1)
  Clock Path Skew:        -0.055ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.952ns = ( 31.584 - 25.632 ) 
    Source Clock Delay      (SCD):    5.674ns
    Clock Pessimism Removal (CPR):    -0.332ns
  Clock Uncertainty:      0.095ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.176ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      2.645ns (routing 1.591ns, distribution 1.054ns)
  Clock Net Delay (Destination): 2.374ns (routing 1.460ns, distribution 0.914ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_39M_cable_delay_tester_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFG_PS_X0Y77        BUFG_PS                      0.000     0.000 r  cable_delay_tester_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=5884, routed)        2.732     2.732    cable_delay_tester_i/clk_wiz_0/inst/clk_in1
    MMCM_X0Y3            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT1)
                                                     -0.103     2.629 r  cable_delay_tester_i/clk_wiz_0/inst/mmcme4_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.356     2.985    cable_delay_tester_i/clk_wiz_0/inst/clk_39M_cable_delay_tester_clk_wiz_0_0
    BUFGCE_X0Y89         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.044     3.029 r  cable_delay_tester_i/clk_wiz_0/inst/clkout2_buf/O
    X1Y0 (CLOCK_ROOT)    net (fo=1669, routed)        2.645     5.674    cable_delay_tester_i/rhs_spi_master_0/inst/clk
    SLICE_X30Y45         FDSE                                         r  cable_delay_tester_i/rhs_spi_master_0/inst/clk_counter_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X30Y45         FDSE (Prop_AFF2_SLICEL_C_Q)
                                                      0.116     5.790 r  cable_delay_tester_i/rhs_spi_master_0/inst/clk_counter_reg[4]/Q
                         net (fo=5, routed)           0.279     6.069    cable_delay_tester_i/rhs_spi_master_0/inst/clk_counter_reg_n_0_[4]
    SLICE_X30Y44         LUT6 (Prop_H6LUT_SLICEL_I0_O)
                                                      0.153     6.222 r  cable_delay_tester_i/rhs_spi_master_0/inst/data_out3_carry__0_i_5/O
                         net (fo=4, routed)           0.110     6.332    cable_delay_tester_i/rhs_spi_master_0/inst/data_out3_carry__0_i_5_n_0
    SLICE_X30Y45         LUT2 (Prop_B6LUT_SLICEL_I0_O)
                                                      0.083     6.415 r  cable_delay_tester_i/rhs_spi_master_0/inst/clk_counter[6]_i_2/O
                         net (fo=11, routed)          0.325     6.740    cable_delay_tester_i/rhs_spi_master_0/inst/data_out3_carry_i_1_n_0
    SLICE_X31Y44         LUT2 (Prop_H6LUT_SLICEM_I0_O)
                                                      0.154     6.894 r  cable_delay_tester_i/rhs_spi_master_0/inst/data_out3_carry_i_6/O
                         net (fo=1, routed)           0.021     6.915    cable_delay_tester_i/rhs_spi_master_0/inst/data_out3_carry_i_6_n_0
    SLICE_X31Y44         CARRY8 (Prop_CARRY8_SLICEM_S[7]_CO[7])
                                                      0.175     7.090 r  cable_delay_tester_i/rhs_spi_master_0/inst/data_out3_carry/CO[7]
                         net (fo=1, routed)           0.030     7.120    cable_delay_tester_i/rhs_spi_master_0/inst/data_out3_carry_n_0
    SLICE_X31Y45         CARRY8 (Prop_CARRY8_SLICEM_CI_CO[2])
                                                      0.079     7.199 r  cable_delay_tester_i/rhs_spi_master_0/inst/data_out3_carry__0/CO[2]
                         net (fo=44, routed)          0.614     7.813    cable_delay_tester_i/rhs_spi_master_0/inst/data_out3_carry__0_n_5
    SLICE_X32Y47         CARRY8 (Prop_CARRY8_SLICEM_S[0]_CO[7])
                                                      0.281     8.094 r  cable_delay_tester_i/rhs_spi_master_0/inst/data_out1_inferred__0/i__carry__0/CO[7]
                         net (fo=1, routed)           0.030     8.124    cable_delay_tester_i/rhs_spi_master_0/inst/data_out1_inferred__0/i__carry__0_n_0
    SLICE_X32Y48         CARRY8 (Prop_CARRY8_SLICEM_CI_O[5])
                                                      0.161     8.285 f  cable_delay_tester_i/rhs_spi_master_0/inst/data_out1_inferred__0/i__carry__1/O[5]
                         net (fo=1, routed)           0.172     8.457    cable_delay_tester_i/rhs_spi_master_0/inst/data_out1[22]
    SLICE_X32Y49         LUT4 (Prop_G6LUT_SLICEM_I3_O)
                                                      0.226     8.683 f  cable_delay_tester_i/rhs_spi_master_0/inst/data_out[31]_i_8/O
                         net (fo=1, routed)           0.059     8.742    cable_delay_tester_i/rhs_spi_master_0/inst/data_out[31]_i_8_n_0
    SLICE_X32Y49         LUT5 (Prop_H6LUT_SLICEM_I4_O)
                                                      0.084     8.826 f  cable_delay_tester_i/rhs_spi_master_0/inst/data_out[31]_i_6/O
                         net (fo=4, routed)           0.464     9.290    cable_delay_tester_i/rhs_spi_master_0/inst/data_out[31]_i_6_n_0
    SLICE_X30Y41         LUT5 (Prop_B6LUT_SLICEL_I1_O)
                                                      0.152     9.442 r  cable_delay_tester_i/rhs_spi_master_0/inst/data_out[23]_i_2/O
                         net (fo=8, routed)           0.320     9.762    cable_delay_tester_i/rhs_spi_master_0/inst/data_out[23]_i_2_n_0
    SLICE_X30Y34         LUT5 (Prop_C6LUT_SLICEL_I2_O)
                                                      0.221     9.983 r  cable_delay_tester_i/rhs_spi_master_0/inst/data_out[19]_i_1/O
                         net (fo=1, routed)           0.069    10.052    cable_delay_tester_i/rhs_spi_master_0/inst/data_out[19]_i_1_n_0
    SLICE_X30Y34         FDRE                                         r  cable_delay_tester_i/rhs_spi_master_0/inst/data_out_reg[19]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_39M_cable_delay_tester_clk_wiz_0_0 rise edge)
                                                     25.632    25.632 r  
    BUFG_PS_X0Y77        BUFG_PS                      0.000    25.632 r  cable_delay_tester_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=5884, routed)        2.487    28.119    cable_delay_tester_i/clk_wiz_0/inst/clk_in1
    MMCM_X0Y3            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT1)
                                                      0.739    28.858 r  cable_delay_tester_i/clk_wiz_0/inst/mmcme4_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.313    29.171    cable_delay_tester_i/clk_wiz_0/inst/clk_39M_cable_delay_tester_clk_wiz_0_0
    BUFGCE_X0Y89         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.039    29.210 r  cable_delay_tester_i/clk_wiz_0/inst/clkout2_buf/O
    X1Y0 (CLOCK_ROOT)    net (fo=1669, routed)        2.374    31.584    cable_delay_tester_i/rhs_spi_master_0/inst/clk
    SLICE_X30Y34         FDRE                                         r  cable_delay_tester_i/rhs_spi_master_0/inst/data_out_reg[19]/C
                         clock pessimism             -0.332    31.252    
                         clock uncertainty           -0.095    31.157    
    SLICE_X30Y34         FDRE (Setup_CFF_SLICEL_C_D)
                                                      0.044    31.201    cable_delay_tester_i/rhs_spi_master_0/inst/data_out_reg[19]
  -------------------------------------------------------------------
                         required time                         31.201    
                         arrival time                         -10.052    
  -------------------------------------------------------------------
                         slack                                 21.149    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.013ns  (arrival time - required time)
  Source:                 cable_delay_tester_i/jtag_axi_0/inst/jtag_axi_engine_u/tx_fifo_i/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/gpr1.dout_i_reg[15]/C
                            (rising edge-triggered cell FDRE clocked by clk_39M_cable_delay_tester_clk_wiz_0_0  {rise@0.000ns fall@12.816ns period=25.632ns})
  Destination:            cable_delay_tester_i/jtag_axi_0/inst/jtag_axi_engine_u/tx_fifo_i/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/goreg_dm.dout_i_reg[15]/D
                            (rising edge-triggered cell FDRE clocked by clk_39M_cable_delay_tester_clk_wiz_0_0  {rise@0.000ns fall@12.816ns period=25.632ns})
  Path Group:             clk_39M_cable_delay_tester_clk_wiz_0_0
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (clk_39M_cable_delay_tester_clk_wiz_0_0 rise@0.000ns - clk_39M_cable_delay_tester_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.230ns  (logic 0.112ns (48.696%)  route 0.118ns (51.304%))
  Logic Levels:           0  
  Clock Path Skew:        0.114ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    5.666ns
    Source Clock Delay      (SCD):    5.937ns
    Clock Pessimism Removal (CPR):    -0.386ns
  Clock Net Delay (Source):      2.359ns (routing 1.460ns, distribution 0.899ns)
  Clock Net Delay (Destination): 2.637ns (routing 1.591ns, distribution 1.046ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_39M_cable_delay_tester_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFG_PS_X0Y77        BUFG_PS                      0.000     0.000 r  cable_delay_tester_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=5884, routed)        2.487     2.487    cable_delay_tester_i/clk_wiz_0/inst/clk_in1
    MMCM_X0Y3            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT1)
                                                      0.739     3.226 r  cable_delay_tester_i/clk_wiz_0/inst/mmcme4_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.313     3.539    cable_delay_tester_i/clk_wiz_0/inst/clk_39M_cable_delay_tester_clk_wiz_0_0
    BUFGCE_X0Y89         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.039     3.578 r  cable_delay_tester_i/clk_wiz_0/inst/clkout2_buf/O
    X1Y0 (CLOCK_ROOT)    net (fo=1669, routed)        2.359     5.937    cable_delay_tester_i/jtag_axi_0/inst/jtag_axi_engine_u/tx_fifo_i/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/gpr1.dout_i_reg[0]_0
    SLICE_X39Y31         FDRE                                         r  cable_delay_tester_i/jtag_axi_0/inst/jtag_axi_engine_u/tx_fifo_i/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/gpr1.dout_i_reg[15]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X39Y31         FDRE (Prop_DFF_SLICEL_C_Q)
                                                      0.112     6.049 r  cable_delay_tester_i/jtag_axi_0/inst/jtag_axi_engine_u/tx_fifo_i/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/gpr1.dout_i_reg[15]/Q
                         net (fo=1, routed)           0.118     6.167    cable_delay_tester_i/jtag_axi_0/inst/jtag_axi_engine_u/tx_fifo_i/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/dout_i[15]
    SLICE_X39Y29         FDRE                                         r  cable_delay_tester_i/jtag_axi_0/inst/jtag_axi_engine_u/tx_fifo_i/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/goreg_dm.dout_i_reg[15]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_39M_cable_delay_tester_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFG_PS_X0Y77        BUFG_PS                      0.000     0.000 r  cable_delay_tester_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=5884, routed)        2.732     2.732    cable_delay_tester_i/clk_wiz_0/inst/clk_in1
    MMCM_X0Y3            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT1)
                                                     -0.103     2.629 r  cable_delay_tester_i/clk_wiz_0/inst/mmcme4_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.356     2.985    cable_delay_tester_i/clk_wiz_0/inst/clk_39M_cable_delay_tester_clk_wiz_0_0
    BUFGCE_X0Y89         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.044     3.029 r  cable_delay_tester_i/clk_wiz_0/inst/clkout2_buf/O
    X1Y0 (CLOCK_ROOT)    net (fo=1669, routed)        2.637     5.666    cable_delay_tester_i/jtag_axi_0/inst/jtag_axi_engine_u/tx_fifo_i/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gpr1.dout_i_reg[0]
    SLICE_X39Y29         FDRE                                         r  cable_delay_tester_i/jtag_axi_0/inst/jtag_axi_engine_u/tx_fifo_i/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/goreg_dm.dout_i_reg[15]/C
                         clock pessimism              0.386     6.051    
    SLICE_X39Y29         FDRE (Hold_CFF2_SLICEL_C_D)
                                                      0.103     6.154    cable_delay_tester_i/jtag_axi_0/inst/jtag_axi_engine_u/tx_fifo_i/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/goreg_dm.dout_i_reg[15]
  -------------------------------------------------------------------
                         required time                         -6.154    
                         arrival time                           6.167    
  -------------------------------------------------------------------
                         slack                                  0.013    

Slack (MET) :             0.020ns  (arrival time - required time)
  Source:                 cable_delay_tester_i/jtag_axi_0/inst/axi_bridge_u/write_axi_lite_u/tx_fifo_data_out_ff_reg[20]/C
                            (rising edge-triggered cell FDRE clocked by clk_39M_cable_delay_tester_clk_wiz_0_0  {rise@0.000ns fall@12.816ns period=25.632ns})
  Destination:            cable_delay_tester_i/seeg_top_0/inst/slv_reg8_reg[20]/D
                            (rising edge-triggered cell FDRE clocked by clk_39M_cable_delay_tester_clk_wiz_0_0  {rise@0.000ns fall@12.816ns period=25.632ns})
  Path Group:             clk_39M_cable_delay_tester_clk_wiz_0_0
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (clk_39M_cable_delay_tester_clk_wiz_0_0 rise@0.000ns - clk_39M_cable_delay_tester_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.340ns  (logic 0.111ns (32.693%)  route 0.229ns (67.307%))
  Logic Levels:           0  
  Clock Path Skew:        0.217ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    5.792ns
    Source Clock Delay      (SCD):    5.957ns
    Clock Pessimism Removal (CPR):    -0.383ns
  Clock Net Delay (Source):      2.379ns (routing 1.460ns, distribution 0.919ns)
  Clock Net Delay (Destination): 2.763ns (routing 1.591ns, distribution 1.172ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_39M_cable_delay_tester_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFG_PS_X0Y77        BUFG_PS                      0.000     0.000 r  cable_delay_tester_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=5884, routed)        2.487     2.487    cable_delay_tester_i/clk_wiz_0/inst/clk_in1
    MMCM_X0Y3            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT1)
                                                      0.739     3.226 r  cable_delay_tester_i/clk_wiz_0/inst/mmcme4_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.313     3.539    cable_delay_tester_i/clk_wiz_0/inst/clk_39M_cable_delay_tester_clk_wiz_0_0
    BUFGCE_X0Y89         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.039     3.578 r  cable_delay_tester_i/clk_wiz_0/inst/clkout2_buf/O
    X1Y0 (CLOCK_ROOT)    net (fo=1669, routed)        2.379     5.957    cable_delay_tester_i/jtag_axi_0/inst/axi_bridge_u/write_axi_lite_u/out
    SLICE_X40Y28         FDRE                                         r  cable_delay_tester_i/jtag_axi_0/inst/axi_bridge_u/write_axi_lite_u/tx_fifo_data_out_ff_reg[20]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X40Y28         FDRE (Prop_FFF_SLICEM_C_Q)
                                                      0.111     6.068 r  cable_delay_tester_i/jtag_axi_0/inst/axi_bridge_u/write_axi_lite_u/tx_fifo_data_out_ff_reg[20]/Q
                         net (fo=32, routed)          0.229     6.297    cable_delay_tester_i/seeg_top_0/inst/S_AXI_WDATA[20]
    SLICE_X42Y12         FDRE                                         r  cable_delay_tester_i/seeg_top_0/inst/slv_reg8_reg[20]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_39M_cable_delay_tester_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFG_PS_X0Y77        BUFG_PS                      0.000     0.000 r  cable_delay_tester_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=5884, routed)        2.732     2.732    cable_delay_tester_i/clk_wiz_0/inst/clk_in1
    MMCM_X0Y3            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT1)
                                                     -0.103     2.629 r  cable_delay_tester_i/clk_wiz_0/inst/mmcme4_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.356     2.985    cable_delay_tester_i/clk_wiz_0/inst/clk_39M_cable_delay_tester_clk_wiz_0_0
    BUFGCE_X0Y89         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.044     3.029 r  cable_delay_tester_i/clk_wiz_0/inst/clkout2_buf/O
    X1Y0 (CLOCK_ROOT)    net (fo=1669, routed)        2.763     5.792    cable_delay_tester_i/seeg_top_0/inst/S_AXI_ACLK
    SLICE_X42Y12         FDRE                                         r  cable_delay_tester_i/seeg_top_0/inst/slv_reg8_reg[20]/C
                         clock pessimism              0.383     6.174    
    SLICE_X42Y12         FDRE (Hold_HFF2_SLICEL_C_D)
                                                      0.103     6.277    cable_delay_tester_i/seeg_top_0/inst/slv_reg8_reg[20]
  -------------------------------------------------------------------
                         required time                         -6.277    
                         arrival time                           6.297    
  -------------------------------------------------------------------
                         slack                                  0.020    

Slack (MET) :             0.025ns  (arrival time - required time)
  Source:                 cable_delay_tester_i/jtag_axi_0/inst/jtag_axi_engine_u/tx_fifo_i/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/gpr1.dout_i_reg[10]/C
                            (rising edge-triggered cell FDRE clocked by clk_39M_cable_delay_tester_clk_wiz_0_0  {rise@0.000ns fall@12.816ns period=25.632ns})
  Destination:            cable_delay_tester_i/jtag_axi_0/inst/jtag_axi_engine_u/tx_fifo_i/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/goreg_dm.dout_i_reg[10]/D
                            (rising edge-triggered cell FDRE clocked by clk_39M_cable_delay_tester_clk_wiz_0_0  {rise@0.000ns fall@12.816ns period=25.632ns})
  Path Group:             clk_39M_cable_delay_tester_clk_wiz_0_0
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (clk_39M_cable_delay_tester_clk_wiz_0_0 rise@0.000ns - clk_39M_cable_delay_tester_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.224ns  (logic 0.112ns (50.000%)  route 0.112ns (50.000%))
  Logic Levels:           0  
  Clock Path Skew:        0.097ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    5.664ns
    Source Clock Delay      (SCD):    5.953ns
    Clock Pessimism Removal (CPR):    -0.386ns
  Clock Net Delay (Source):      2.375ns (routing 1.460ns, distribution 0.915ns)
  Clock Net Delay (Destination): 2.635ns (routing 1.591ns, distribution 1.044ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_39M_cable_delay_tester_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFG_PS_X0Y77        BUFG_PS                      0.000     0.000 r  cable_delay_tester_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=5884, routed)        2.487     2.487    cable_delay_tester_i/clk_wiz_0/inst/clk_in1
    MMCM_X0Y3            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT1)
                                                      0.739     3.226 r  cable_delay_tester_i/clk_wiz_0/inst/mmcme4_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.313     3.539    cable_delay_tester_i/clk_wiz_0/inst/clk_39M_cable_delay_tester_clk_wiz_0_0
    BUFGCE_X0Y89         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.039     3.578 r  cable_delay_tester_i/clk_wiz_0/inst/clkout2_buf/O
    X1Y0 (CLOCK_ROOT)    net (fo=1669, routed)        2.375     5.953    cable_delay_tester_i/jtag_axi_0/inst/jtag_axi_engine_u/tx_fifo_i/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/gpr1.dout_i_reg[0]_0
    SLICE_X39Y29         FDRE                                         r  cable_delay_tester_i/jtag_axi_0/inst/jtag_axi_engine_u/tx_fifo_i/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/gpr1.dout_i_reg[10]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X39Y29         FDRE (Prop_DFF_SLICEL_C_Q)
                                                      0.112     6.065 r  cable_delay_tester_i/jtag_axi_0/inst/jtag_axi_engine_u/tx_fifo_i/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/gpr1.dout_i_reg[10]/Q
                         net (fo=1, routed)           0.112     6.177    cable_delay_tester_i/jtag_axi_0/inst/jtag_axi_engine_u/tx_fifo_i/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/dout_i[10]
    SLICE_X40Y29         FDRE                                         r  cable_delay_tester_i/jtag_axi_0/inst/jtag_axi_engine_u/tx_fifo_i/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/goreg_dm.dout_i_reg[10]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_39M_cable_delay_tester_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFG_PS_X0Y77        BUFG_PS                      0.000     0.000 r  cable_delay_tester_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=5884, routed)        2.732     2.732    cable_delay_tester_i/clk_wiz_0/inst/clk_in1
    MMCM_X0Y3            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT1)
                                                     -0.103     2.629 r  cable_delay_tester_i/clk_wiz_0/inst/mmcme4_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.356     2.985    cable_delay_tester_i/clk_wiz_0/inst/clk_39M_cable_delay_tester_clk_wiz_0_0
    BUFGCE_X0Y89         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.044     3.029 r  cable_delay_tester_i/clk_wiz_0/inst/clkout2_buf/O
    X1Y0 (CLOCK_ROOT)    net (fo=1669, routed)        2.635     5.664    cable_delay_tester_i/jtag_axi_0/inst/jtag_axi_engine_u/tx_fifo_i/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gpr1.dout_i_reg[0]
    SLICE_X40Y29         FDRE                                         r  cable_delay_tester_i/jtag_axi_0/inst/jtag_axi_engine_u/tx_fifo_i/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/goreg_dm.dout_i_reg[10]/C
                         clock pessimism              0.386     6.050    
    SLICE_X40Y29         FDRE (Hold_DFF2_SLICEM_C_D)
                                                      0.102     6.152    cable_delay_tester_i/jtag_axi_0/inst/jtag_axi_engine_u/tx_fifo_i/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/goreg_dm.dout_i_reg[10]
  -------------------------------------------------------------------
                         required time                         -6.152    
                         arrival time                           6.177    
  -------------------------------------------------------------------
                         slack                                  0.025    

Slack (MET) :             0.032ns  (arrival time - required time)
  Source:                 cable_delay_tester_i/seeg_top_0/inst/axi_rdata_reg[15]/C
                            (rising edge-triggered cell FDRE clocked by clk_39M_cable_delay_tester_clk_wiz_0_0  {rise@0.000ns fall@12.816ns period=25.632ns})
  Destination:            cable_delay_tester_i/jtag_axi_0/inst/axi_bridge_u/read_axi_lite_u/rx_fifo_data_o_reg[15]/D
                            (rising edge-triggered cell FDRE clocked by clk_39M_cable_delay_tester_clk_wiz_0_0  {rise@0.000ns fall@12.816ns period=25.632ns})
  Path Group:             clk_39M_cable_delay_tester_clk_wiz_0_0
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (clk_39M_cable_delay_tester_clk_wiz_0_0 rise@0.000ns - clk_39M_cable_delay_tester_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.223ns  (logic 0.112ns (50.224%)  route 0.111ns (49.776%))
  Logic Levels:           0  
  Clock Path Skew:        0.089ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    5.680ns
    Source Clock Delay      (SCD):    5.977ns
    Clock Pessimism Removal (CPR):    -0.386ns
  Clock Net Delay (Source):      2.399ns (routing 1.460ns, distribution 0.939ns)
  Clock Net Delay (Destination): 2.651ns (routing 1.591ns, distribution 1.060ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_39M_cable_delay_tester_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFG_PS_X0Y77        BUFG_PS                      0.000     0.000 r  cable_delay_tester_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=5884, routed)        2.487     2.487    cable_delay_tester_i/clk_wiz_0/inst/clk_in1
    MMCM_X0Y3            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT1)
                                                      0.739     3.226 r  cable_delay_tester_i/clk_wiz_0/inst/mmcme4_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.313     3.539    cable_delay_tester_i/clk_wiz_0/inst/clk_39M_cable_delay_tester_clk_wiz_0_0
    BUFGCE_X0Y89         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.039     3.578 r  cable_delay_tester_i/clk_wiz_0/inst/clkout2_buf/O
    X1Y0 (CLOCK_ROOT)    net (fo=1669, routed)        2.399     5.977    cable_delay_tester_i/seeg_top_0/inst/S_AXI_ACLK
    SLICE_X39Y14         FDRE                                         r  cable_delay_tester_i/seeg_top_0/inst/axi_rdata_reg[15]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X39Y14         FDRE (Prop_EFF_SLICEL_C_Q)
                                                      0.112     6.089 r  cable_delay_tester_i/seeg_top_0/inst/axi_rdata_reg[15]/Q
                         net (fo=1, routed)           0.111     6.200    cable_delay_tester_i/jtag_axi_0/inst/axi_bridge_u/read_axi_lite_u/m_axi_rdata[15]
    SLICE_X40Y14         FDRE                                         r  cable_delay_tester_i/jtag_axi_0/inst/axi_bridge_u/read_axi_lite_u/rx_fifo_data_o_reg[15]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_39M_cable_delay_tester_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFG_PS_X0Y77        BUFG_PS                      0.000     0.000 r  cable_delay_tester_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=5884, routed)        2.732     2.732    cable_delay_tester_i/clk_wiz_0/inst/clk_in1
    MMCM_X0Y3            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT1)
                                                     -0.103     2.629 r  cable_delay_tester_i/clk_wiz_0/inst/mmcme4_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.356     2.985    cable_delay_tester_i/clk_wiz_0/inst/clk_39M_cable_delay_tester_clk_wiz_0_0
    BUFGCE_X0Y89         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.044     3.029 r  cable_delay_tester_i/clk_wiz_0/inst/clkout2_buf/O
    X1Y0 (CLOCK_ROOT)    net (fo=1669, routed)        2.651     5.680    cable_delay_tester_i/jtag_axi_0/inst/axi_bridge_u/read_axi_lite_u/out
    SLICE_X40Y14         FDRE                                         r  cable_delay_tester_i/jtag_axi_0/inst/axi_bridge_u/read_axi_lite_u/rx_fifo_data_o_reg[15]/C
                         clock pessimism              0.386     6.066    
    SLICE_X40Y14         FDRE (Hold_FFF2_SLICEM_C_D)
                                                      0.102     6.168    cable_delay_tester_i/jtag_axi_0/inst/axi_bridge_u/read_axi_lite_u/rx_fifo_data_o_reg[15]
  -------------------------------------------------------------------
                         required time                         -6.168    
                         arrival time                           6.200    
  -------------------------------------------------------------------
                         slack                                  0.032    

Slack (MET) :             0.032ns  (arrival time - required time)
  Source:                 cable_delay_tester_i/seeg_top_0/inst/axi_rdata_reg[16]/C
                            (rising edge-triggered cell FDRE clocked by clk_39M_cable_delay_tester_clk_wiz_0_0  {rise@0.000ns fall@12.816ns period=25.632ns})
  Destination:            cable_delay_tester_i/jtag_axi_0/inst/axi_bridge_u/read_axi_lite_u/rx_fifo_data_o_reg[16]/D
                            (rising edge-triggered cell FDRE clocked by clk_39M_cable_delay_tester_clk_wiz_0_0  {rise@0.000ns fall@12.816ns period=25.632ns})
  Path Group:             clk_39M_cable_delay_tester_clk_wiz_0_0
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (clk_39M_cable_delay_tester_clk_wiz_0_0 rise@0.000ns - clk_39M_cable_delay_tester_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.235ns  (logic 0.112ns (47.660%)  route 0.123ns (52.340%))
  Logic Levels:           0  
  Clock Path Skew:        0.102ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    5.792ns
    Source Clock Delay      (SCD):    6.073ns
    Clock Pessimism Removal (CPR):    -0.383ns
  Clock Net Delay (Source):      2.495ns (routing 1.460ns, distribution 1.035ns)
  Clock Net Delay (Destination): 2.763ns (routing 1.591ns, distribution 1.172ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_39M_cable_delay_tester_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFG_PS_X0Y77        BUFG_PS                      0.000     0.000 r  cable_delay_tester_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=5884, routed)        2.487     2.487    cable_delay_tester_i/clk_wiz_0/inst/clk_in1
    MMCM_X0Y3            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT1)
                                                      0.739     3.226 r  cable_delay_tester_i/clk_wiz_0/inst/mmcme4_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.313     3.539    cable_delay_tester_i/clk_wiz_0/inst/clk_39M_cable_delay_tester_clk_wiz_0_0
    BUFGCE_X0Y89         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.039     3.578 r  cable_delay_tester_i/clk_wiz_0/inst/clkout2_buf/O
    X1Y0 (CLOCK_ROOT)    net (fo=1669, routed)        2.495     6.073    cable_delay_tester_i/seeg_top_0/inst/S_AXI_ACLK
    SLICE_X44Y14         FDRE                                         r  cable_delay_tester_i/seeg_top_0/inst/axi_rdata_reg[16]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X44Y14         FDRE (Prop_FFF_SLICEL_C_Q)
                                                      0.112     6.185 r  cable_delay_tester_i/seeg_top_0/inst/axi_rdata_reg[16]/Q
                         net (fo=1, routed)           0.123     6.308    cable_delay_tester_i/jtag_axi_0/inst/axi_bridge_u/read_axi_lite_u/m_axi_rdata[16]
    SLICE_X45Y14         FDRE                                         r  cable_delay_tester_i/jtag_axi_0/inst/axi_bridge_u/read_axi_lite_u/rx_fifo_data_o_reg[16]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_39M_cable_delay_tester_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFG_PS_X0Y77        BUFG_PS                      0.000     0.000 r  cable_delay_tester_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=5884, routed)        2.732     2.732    cable_delay_tester_i/clk_wiz_0/inst/clk_in1
    MMCM_X0Y3            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT1)
                                                     -0.103     2.629 r  cable_delay_tester_i/clk_wiz_0/inst/mmcme4_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.356     2.985    cable_delay_tester_i/clk_wiz_0/inst/clk_39M_cable_delay_tester_clk_wiz_0_0
    BUFGCE_X0Y89         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.044     3.029 r  cable_delay_tester_i/clk_wiz_0/inst/clkout2_buf/O
    X1Y0 (CLOCK_ROOT)    net (fo=1669, routed)        2.763     5.792    cable_delay_tester_i/jtag_axi_0/inst/axi_bridge_u/read_axi_lite_u/out
    SLICE_X45Y14         FDRE                                         r  cable_delay_tester_i/jtag_axi_0/inst/axi_bridge_u/read_axi_lite_u/rx_fifo_data_o_reg[16]/C
                         clock pessimism              0.383     6.175    
    SLICE_X45Y14         FDRE (Hold_EFF_SLICEM_C_D)
                                                      0.101     6.276    cable_delay_tester_i/jtag_axi_0/inst/axi_bridge_u/read_axi_lite_u/rx_fifo_data_o_reg[16]
  -------------------------------------------------------------------
                         required time                         -6.276    
                         arrival time                           6.308    
  -------------------------------------------------------------------
                         slack                                  0.032    

Slack (MET) :             0.032ns  (arrival time - required time)
  Source:                 cable_delay_tester_i/jtag_axi_0/inst/axi_bridge_u/write_axi_lite_u/tx_fifo_data_out_ff_reg[31]/C
                            (rising edge-triggered cell FDRE clocked by clk_39M_cable_delay_tester_clk_wiz_0_0  {rise@0.000ns fall@12.816ns period=25.632ns})
  Destination:            cable_delay_tester_i/seeg_top_0/inst/slv_reg4_reg[31]/D
                            (rising edge-triggered cell FDRE clocked by clk_39M_cable_delay_tester_clk_wiz_0_0  {rise@0.000ns fall@12.816ns period=25.632ns})
  Path Group:             clk_39M_cable_delay_tester_clk_wiz_0_0
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (clk_39M_cable_delay_tester_clk_wiz_0_0 rise@0.000ns - clk_39M_cable_delay_tester_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.341ns  (logic 0.114ns (33.471%)  route 0.227ns (66.529%))
  Logic Levels:           0  
  Clock Path Skew:        0.206ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    5.771ns
    Source Clock Delay      (SCD):    5.947ns
    Clock Pessimism Removal (CPR):    -0.383ns
  Clock Net Delay (Source):      2.369ns (routing 1.460ns, distribution 0.909ns)
  Clock Net Delay (Destination): 2.742ns (routing 1.591ns, distribution 1.151ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_39M_cable_delay_tester_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFG_PS_X0Y77        BUFG_PS                      0.000     0.000 r  cable_delay_tester_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=5884, routed)        2.487     2.487    cable_delay_tester_i/clk_wiz_0/inst/clk_in1
    MMCM_X0Y3            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT1)
                                                      0.739     3.226 r  cable_delay_tester_i/clk_wiz_0/inst/mmcme4_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.313     3.539    cable_delay_tester_i/clk_wiz_0/inst/clk_39M_cable_delay_tester_clk_wiz_0_0
    BUFGCE_X0Y89         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.039     3.578 r  cable_delay_tester_i/clk_wiz_0/inst/clkout2_buf/O
    X1Y0 (CLOCK_ROOT)    net (fo=1669, routed)        2.369     5.947    cable_delay_tester_i/jtag_axi_0/inst/axi_bridge_u/write_axi_lite_u/out
    SLICE_X39Y32         FDRE                                         r  cable_delay_tester_i/jtag_axi_0/inst/axi_bridge_u/write_axi_lite_u/tx_fifo_data_out_ff_reg[31]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X39Y32         FDRE (Prop_EFF2_SLICEL_C_Q)
                                                      0.114     6.061 r  cable_delay_tester_i/jtag_axi_0/inst/axi_bridge_u/write_axi_lite_u/tx_fifo_data_out_ff_reg[31]/Q
                         net (fo=32, routed)          0.227     6.288    cable_delay_tester_i/seeg_top_0/inst/S_AXI_WDATA[31]
    SLICE_X42Y27         FDRE                                         r  cable_delay_tester_i/seeg_top_0/inst/slv_reg4_reg[31]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_39M_cable_delay_tester_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFG_PS_X0Y77        BUFG_PS                      0.000     0.000 r  cable_delay_tester_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=5884, routed)        2.732     2.732    cable_delay_tester_i/clk_wiz_0/inst/clk_in1
    MMCM_X0Y3            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT1)
                                                     -0.103     2.629 r  cable_delay_tester_i/clk_wiz_0/inst/mmcme4_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.356     2.985    cable_delay_tester_i/clk_wiz_0/inst/clk_39M_cable_delay_tester_clk_wiz_0_0
    BUFGCE_X0Y89         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.044     3.029 r  cable_delay_tester_i/clk_wiz_0/inst/clkout2_buf/O
    X1Y0 (CLOCK_ROOT)    net (fo=1669, routed)        2.742     5.771    cable_delay_tester_i/seeg_top_0/inst/S_AXI_ACLK
    SLICE_X42Y27         FDRE                                         r  cable_delay_tester_i/seeg_top_0/inst/slv_reg4_reg[31]/C
                         clock pessimism              0.383     6.153    
    SLICE_X42Y27         FDRE (Hold_BFF2_SLICEL_C_D)
                                                      0.102     6.255    cable_delay_tester_i/seeg_top_0/inst/slv_reg4_reg[31]
  -------------------------------------------------------------------
                         required time                         -6.255    
                         arrival time                           6.288    
  -------------------------------------------------------------------
                         slack                                  0.032    

Slack (MET) :             0.033ns  (arrival time - required time)
  Source:                 cable_delay_tester_i/jtag_axi_0/inst/axi_bridge_u/write_axi_lite_u/tx_fifo_data_out_ff_reg[27]/C
                            (rising edge-triggered cell FDRE clocked by clk_39M_cable_delay_tester_clk_wiz_0_0  {rise@0.000ns fall@12.816ns period=25.632ns})
  Destination:            cable_delay_tester_i/seeg_top_0/inst/slv_reg5_reg[27]/D
                            (rising edge-triggered cell FDRE clocked by clk_39M_cable_delay_tester_clk_wiz_0_0  {rise@0.000ns fall@12.816ns period=25.632ns})
  Path Group:             clk_39M_cable_delay_tester_clk_wiz_0_0
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (clk_39M_cable_delay_tester_clk_wiz_0_0 rise@0.000ns - clk_39M_cable_delay_tester_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.312ns  (logic 0.111ns (35.570%)  route 0.201ns (64.429%))
  Logic Levels:           0  
  Clock Path Skew:        0.176ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    5.750ns
    Source Clock Delay      (SCD):    5.956ns
    Clock Pessimism Removal (CPR):    -0.383ns
  Clock Net Delay (Source):      2.378ns (routing 1.460ns, distribution 0.918ns)
  Clock Net Delay (Destination): 2.721ns (routing 1.591ns, distribution 1.130ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_39M_cable_delay_tester_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFG_PS_X0Y77        BUFG_PS                      0.000     0.000 r  cable_delay_tester_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=5884, routed)        2.487     2.487    cable_delay_tester_i/clk_wiz_0/inst/clk_in1
    MMCM_X0Y3            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT1)
                                                      0.739     3.226 r  cable_delay_tester_i/clk_wiz_0/inst/mmcme4_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.313     3.539    cable_delay_tester_i/clk_wiz_0/inst/clk_39M_cable_delay_tester_clk_wiz_0_0
    BUFGCE_X0Y89         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.039     3.578 r  cable_delay_tester_i/clk_wiz_0/inst/clkout2_buf/O
    X1Y0 (CLOCK_ROOT)    net (fo=1669, routed)        2.378     5.956    cable_delay_tester_i/jtag_axi_0/inst/axi_bridge_u/write_axi_lite_u/out
    SLICE_X40Y29         FDRE                                         r  cable_delay_tester_i/jtag_axi_0/inst/axi_bridge_u/write_axi_lite_u/tx_fifo_data_out_ff_reg[27]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X40Y29         FDRE (Prop_FFF_SLICEM_C_Q)
                                                      0.111     6.067 r  cable_delay_tester_i/jtag_axi_0/inst/axi_bridge_u/write_axi_lite_u/tx_fifo_data_out_ff_reg[27]/Q
                         net (fo=32, routed)          0.201     6.268    cable_delay_tester_i/seeg_top_0/inst/S_AXI_WDATA[27]
    SLICE_X43Y26         FDRE                                         r  cable_delay_tester_i/seeg_top_0/inst/slv_reg5_reg[27]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_39M_cable_delay_tester_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFG_PS_X0Y77        BUFG_PS                      0.000     0.000 r  cable_delay_tester_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=5884, routed)        2.732     2.732    cable_delay_tester_i/clk_wiz_0/inst/clk_in1
    MMCM_X0Y3            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT1)
                                                     -0.103     2.629 r  cable_delay_tester_i/clk_wiz_0/inst/mmcme4_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.356     2.985    cable_delay_tester_i/clk_wiz_0/inst/clk_39M_cable_delay_tester_clk_wiz_0_0
    BUFGCE_X0Y89         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.044     3.029 r  cable_delay_tester_i/clk_wiz_0/inst/clkout2_buf/O
    X1Y0 (CLOCK_ROOT)    net (fo=1669, routed)        2.721     5.750    cable_delay_tester_i/seeg_top_0/inst/S_AXI_ACLK
    SLICE_X43Y26         FDRE                                         r  cable_delay_tester_i/seeg_top_0/inst/slv_reg5_reg[27]/C
                         clock pessimism              0.383     6.133    
    SLICE_X43Y26         FDRE (Hold_HFF2_SLICEM_C_D)
                                                      0.103     6.236    cable_delay_tester_i/seeg_top_0/inst/slv_reg5_reg[27]
  -------------------------------------------------------------------
                         required time                         -6.236    
                         arrival time                           6.268    
  -------------------------------------------------------------------
                         slack                                  0.033    

Slack (MET) :             0.035ns  (arrival time - required time)
  Source:                 cable_delay_tester_i/jtag_axi_0/inst/jtag_axi_engine_u/tx_fifo_i/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/gpr1.dout_i_reg[26]/C
                            (rising edge-triggered cell FDRE clocked by clk_39M_cable_delay_tester_clk_wiz_0_0  {rise@0.000ns fall@12.816ns period=25.632ns})
  Destination:            cable_delay_tester_i/jtag_axi_0/inst/jtag_axi_engine_u/tx_fifo_i/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/goreg_dm.dout_i_reg[26]/D
                            (rising edge-triggered cell FDRE clocked by clk_39M_cable_delay_tester_clk_wiz_0_0  {rise@0.000ns fall@12.816ns period=25.632ns})
  Path Group:             clk_39M_cable_delay_tester_clk_wiz_0_0
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (clk_39M_cable_delay_tester_clk_wiz_0_0 rise@0.000ns - clk_39M_cable_delay_tester_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.230ns  (logic 0.112ns (48.696%)  route 0.118ns (51.304%))
  Logic Levels:           0  
  Clock Path Skew:        0.093ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    5.738ns
    Source Clock Delay      (SCD):    6.027ns
    Clock Pessimism Removal (CPR):    -0.383ns
  Clock Net Delay (Source):      2.449ns (routing 1.460ns, distribution 0.989ns)
  Clock Net Delay (Destination): 2.709ns (routing 1.591ns, distribution 1.118ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_39M_cable_delay_tester_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFG_PS_X0Y77        BUFG_PS                      0.000     0.000 r  cable_delay_tester_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=5884, routed)        2.487     2.487    cable_delay_tester_i/clk_wiz_0/inst/clk_in1
    MMCM_X0Y3            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT1)
                                                      0.739     3.226 r  cable_delay_tester_i/clk_wiz_0/inst/mmcme4_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.313     3.539    cable_delay_tester_i/clk_wiz_0/inst/clk_39M_cable_delay_tester_clk_wiz_0_0
    BUFGCE_X0Y89         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.039     3.578 r  cable_delay_tester_i/clk_wiz_0/inst/clkout2_buf/O
    X1Y0 (CLOCK_ROOT)    net (fo=1669, routed)        2.449     6.027    cable_delay_tester_i/jtag_axi_0/inst/jtag_axi_engine_u/tx_fifo_i/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/gpr1.dout_i_reg[0]_0
    SLICE_X42Y31         FDRE                                         r  cable_delay_tester_i/jtag_axi_0/inst/jtag_axi_engine_u/tx_fifo_i/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/gpr1.dout_i_reg[26]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X42Y31         FDRE (Prop_AFF_SLICEL_C_Q)
                                                      0.112     6.139 r  cable_delay_tester_i/jtag_axi_0/inst/jtag_axi_engine_u/tx_fifo_i/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/gpr1.dout_i_reg[26]/Q
                         net (fo=1, routed)           0.118     6.257    cable_delay_tester_i/jtag_axi_0/inst/jtag_axi_engine_u/tx_fifo_i/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/dout_i[26]
    SLICE_X42Y29         FDRE                                         r  cable_delay_tester_i/jtag_axi_0/inst/jtag_axi_engine_u/tx_fifo_i/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/goreg_dm.dout_i_reg[26]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_39M_cable_delay_tester_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFG_PS_X0Y77        BUFG_PS                      0.000     0.000 r  cable_delay_tester_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=5884, routed)        2.732     2.732    cable_delay_tester_i/clk_wiz_0/inst/clk_in1
    MMCM_X0Y3            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT1)
                                                     -0.103     2.629 r  cable_delay_tester_i/clk_wiz_0/inst/mmcme4_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.356     2.985    cable_delay_tester_i/clk_wiz_0/inst/clk_39M_cable_delay_tester_clk_wiz_0_0
    BUFGCE_X0Y89         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.044     3.029 r  cable_delay_tester_i/clk_wiz_0/inst/clkout2_buf/O
    X1Y0 (CLOCK_ROOT)    net (fo=1669, routed)        2.709     5.738    cable_delay_tester_i/jtag_axi_0/inst/jtag_axi_engine_u/tx_fifo_i/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gpr1.dout_i_reg[0]
    SLICE_X42Y29         FDRE                                         r  cable_delay_tester_i/jtag_axi_0/inst/jtag_axi_engine_u/tx_fifo_i/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/goreg_dm.dout_i_reg[26]/C
                         clock pessimism              0.383     6.121    
    SLICE_X42Y29         FDRE (Hold_BFF2_SLICEL_C_D)
                                                      0.102     6.223    cable_delay_tester_i/jtag_axi_0/inst/jtag_axi_engine_u/tx_fifo_i/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/goreg_dm.dout_i_reg[26]
  -------------------------------------------------------------------
                         required time                         -6.223    
                         arrival time                           6.257    
  -------------------------------------------------------------------
                         slack                                  0.035    

Slack (MET) :             0.036ns  (arrival time - required time)
  Source:                 cable_delay_tester_i/jtag_axi_0/inst/jtag_axi_engine_u/tx_fifo_i/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/gpr1.dout_i_reg[11]/C
                            (rising edge-triggered cell FDRE clocked by clk_39M_cable_delay_tester_clk_wiz_0_0  {rise@0.000ns fall@12.816ns period=25.632ns})
  Destination:            cable_delay_tester_i/jtag_axi_0/inst/jtag_axi_engine_u/tx_fifo_i/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/goreg_dm.dout_i_reg[11]/D
                            (rising edge-triggered cell FDRE clocked by clk_39M_cable_delay_tester_clk_wiz_0_0  {rise@0.000ns fall@12.816ns period=25.632ns})
  Path Group:             clk_39M_cable_delay_tester_clk_wiz_0_0
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (clk_39M_cable_delay_tester_clk_wiz_0_0 rise@0.000ns - clk_39M_cable_delay_tester_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.247ns  (logic 0.112ns (45.344%)  route 0.135ns (54.656%))
  Logic Levels:           0  
  Clock Path Skew:        0.109ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    5.666ns
    Source Clock Delay      (SCD):    5.942ns
    Clock Pessimism Removal (CPR):    -0.386ns
  Clock Net Delay (Source):      2.364ns (routing 1.460ns, distribution 0.904ns)
  Clock Net Delay (Destination): 2.637ns (routing 1.591ns, distribution 1.046ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_39M_cable_delay_tester_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFG_PS_X0Y77        BUFG_PS                      0.000     0.000 r  cable_delay_tester_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=5884, routed)        2.487     2.487    cable_delay_tester_i/clk_wiz_0/inst/clk_in1
    MMCM_X0Y3            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT1)
                                                      0.739     3.226 r  cable_delay_tester_i/clk_wiz_0/inst/mmcme4_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.313     3.539    cable_delay_tester_i/clk_wiz_0/inst/clk_39M_cable_delay_tester_clk_wiz_0_0
    BUFGCE_X0Y89         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.039     3.578 r  cable_delay_tester_i/clk_wiz_0/inst/clkout2_buf/O
    X1Y0 (CLOCK_ROOT)    net (fo=1669, routed)        2.364     5.942    cable_delay_tester_i/jtag_axi_0/inst/jtag_axi_engine_u/tx_fifo_i/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/gpr1.dout_i_reg[0]_0
    SLICE_X39Y30         FDRE                                         r  cable_delay_tester_i/jtag_axi_0/inst/jtag_axi_engine_u/tx_fifo_i/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/gpr1.dout_i_reg[11]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X39Y30         FDRE (Prop_DFF_SLICEL_C_Q)
                                                      0.112     6.054 r  cable_delay_tester_i/jtag_axi_0/inst/jtag_axi_engine_u/tx_fifo_i/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/gpr1.dout_i_reg[11]/Q
                         net (fo=1, routed)           0.135     6.189    cable_delay_tester_i/jtag_axi_0/inst/jtag_axi_engine_u/tx_fifo_i/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/dout_i[11]
    SLICE_X39Y29         FDRE                                         r  cable_delay_tester_i/jtag_axi_0/inst/jtag_axi_engine_u/tx_fifo_i/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/goreg_dm.dout_i_reg[11]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_39M_cable_delay_tester_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFG_PS_X0Y77        BUFG_PS                      0.000     0.000 r  cable_delay_tester_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=5884, routed)        2.732     2.732    cable_delay_tester_i/clk_wiz_0/inst/clk_in1
    MMCM_X0Y3            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT1)
                                                     -0.103     2.629 r  cable_delay_tester_i/clk_wiz_0/inst/mmcme4_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.356     2.985    cable_delay_tester_i/clk_wiz_0/inst/clk_39M_cable_delay_tester_clk_wiz_0_0
    BUFGCE_X0Y89         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.044     3.029 r  cable_delay_tester_i/clk_wiz_0/inst/clkout2_buf/O
    X1Y0 (CLOCK_ROOT)    net (fo=1669, routed)        2.637     5.666    cable_delay_tester_i/jtag_axi_0/inst/jtag_axi_engine_u/tx_fifo_i/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gpr1.dout_i_reg[0]
    SLICE_X39Y29         FDRE                                         r  cable_delay_tester_i/jtag_axi_0/inst/jtag_axi_engine_u/tx_fifo_i/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/goreg_dm.dout_i_reg[11]/C
                         clock pessimism              0.386     6.051    
    SLICE_X39Y29         FDRE (Hold_DFF2_SLICEL_C_D)
                                                      0.102     6.153    cable_delay_tester_i/jtag_axi_0/inst/jtag_axi_engine_u/tx_fifo_i/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/goreg_dm.dout_i_reg[11]
  -------------------------------------------------------------------
                         required time                         -6.153    
                         arrival time                           6.189    
  -------------------------------------------------------------------
                         slack                                  0.036    

Slack (MET) :             0.036ns  (arrival time - required time)
  Source:                 cable_delay_tester_i/seeg_top_0/inst/axi_rdata_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clk_39M_cable_delay_tester_clk_wiz_0_0  {rise@0.000ns fall@12.816ns period=25.632ns})
  Destination:            cable_delay_tester_i/jtag_axi_0/inst/axi_bridge_u/read_axi_lite_u/rx_fifo_data_o_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by clk_39M_cable_delay_tester_clk_wiz_0_0  {rise@0.000ns fall@12.816ns period=25.632ns})
  Path Group:             clk_39M_cable_delay_tester_clk_wiz_0_0
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (clk_39M_cable_delay_tester_clk_wiz_0_0 rise@0.000ns - clk_39M_cable_delay_tester_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.252ns  (logic 0.112ns (44.444%)  route 0.140ns (55.556%))
  Logic Levels:           0  
  Clock Path Skew:        0.115ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    5.687ns
    Source Clock Delay      (SCD):    5.958ns
    Clock Pessimism Removal (CPR):    -0.386ns
  Clock Net Delay (Source):      2.380ns (routing 1.460ns, distribution 0.920ns)
  Clock Net Delay (Destination): 2.658ns (routing 1.591ns, distribution 1.067ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_39M_cable_delay_tester_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFG_PS_X0Y77        BUFG_PS                      0.000     0.000 r  cable_delay_tester_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=5884, routed)        2.487     2.487    cable_delay_tester_i/clk_wiz_0/inst/clk_in1
    MMCM_X0Y3            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT1)
                                                      0.739     3.226 r  cable_delay_tester_i/clk_wiz_0/inst/mmcme4_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.313     3.539    cable_delay_tester_i/clk_wiz_0/inst/clk_39M_cable_delay_tester_clk_wiz_0_0
    BUFGCE_X0Y89         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.039     3.578 r  cable_delay_tester_i/clk_wiz_0/inst/clkout2_buf/O
    X1Y0 (CLOCK_ROOT)    net (fo=1669, routed)        2.380     5.958    cable_delay_tester_i/seeg_top_0/inst/S_AXI_ACLK
    SLICE_X37Y16         FDRE                                         r  cable_delay_tester_i/seeg_top_0/inst/axi_rdata_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y16         FDRE (Prop_DFF_SLICEM_C_Q)
                                                      0.112     6.070 r  cable_delay_tester_i/seeg_top_0/inst/axi_rdata_reg[5]/Q
                         net (fo=1, routed)           0.140     6.210    cable_delay_tester_i/jtag_axi_0/inst/axi_bridge_u/read_axi_lite_u/m_axi_rdata[5]
    SLICE_X39Y16         FDRE                                         r  cable_delay_tester_i/jtag_axi_0/inst/axi_bridge_u/read_axi_lite_u/rx_fifo_data_o_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_39M_cable_delay_tester_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFG_PS_X0Y77        BUFG_PS                      0.000     0.000 r  cable_delay_tester_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=5884, routed)        2.732     2.732    cable_delay_tester_i/clk_wiz_0/inst/clk_in1
    MMCM_X0Y3            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT1)
                                                     -0.103     2.629 r  cable_delay_tester_i/clk_wiz_0/inst/mmcme4_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.356     2.985    cable_delay_tester_i/clk_wiz_0/inst/clk_39M_cable_delay_tester_clk_wiz_0_0
    BUFGCE_X0Y89         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.044     3.029 r  cable_delay_tester_i/clk_wiz_0/inst/clkout2_buf/O
    X1Y0 (CLOCK_ROOT)    net (fo=1669, routed)        2.658     5.687    cable_delay_tester_i/jtag_axi_0/inst/axi_bridge_u/read_axi_lite_u/out
    SLICE_X39Y16         FDRE                                         r  cable_delay_tester_i/jtag_axi_0/inst/axi_bridge_u/read_axi_lite_u/rx_fifo_data_o_reg[5]/C
                         clock pessimism              0.386     6.073    
    SLICE_X39Y16         FDRE (Hold_EFF_SLICEL_C_D)
                                                      0.101     6.174    cable_delay_tester_i/jtag_axi_0/inst/axi_bridge_u/read_axi_lite_u/rx_fifo_data_o_reg[5]
  -------------------------------------------------------------------
                         required time                         -6.174    
                         arrival time                           6.210    
  -------------------------------------------------------------------
                         slack                                  0.036    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk_39M_cable_delay_tester_clk_wiz_0_0
Waveform(ns):       { 0.000 12.816 }
Period(ns):         25.632
Sources:            { cable_delay_tester_i/clk_wiz_0/inst/mmcme4_adv_inst/CLKOUT1 }

Check Type        Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location      Pin
Min Period        n/a     RAMB36E2/CLKARDCLK  n/a            1.709         25.632      23.923     RAMB36_X1Y6   cable_delay_tester_i/jtag_axi_0/inst/jtag_axi_engine_u/rd_cmd_fifo_i/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_8SERIES.NO_BMM_INFO.SDP.WIDE_PRIM36_NO_ECC.ram/CLKARDCLK
Min Period        n/a     RAMB18E2/CLKBWRCLK  n/a            1.709         25.632      23.923     RAMB18_X1Y6   cable_delay_tester_i/jtag_axi_0/inst/jtag_axi_engine_u/rx_fifo_i/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_8SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram/CLKBWRCLK
Min Period        n/a     RAMB36E2/CLKARDCLK  n/a            1.709         25.632      23.923     RAMB36_X1Y8   cable_delay_tester_i/jtag_axi_0/inst/jtag_axi_engine_u/wr_cmd_fifo_i/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_8SERIES.NO_BMM_INFO.SDP.WIDE_PRIM36_NO_ECC.ram/CLKARDCLK
Min Period        n/a     SRL16E/CLK          n/a            1.524         25.632      24.108     SLICE_X45Y44  cable_delay_tester_i/jtag_axi_0/inst/jtag_axi_engine_u/rx_fifo_i/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/SAFETY_CKT_GEN.RSTA_SHFT_REG_reg[3]_srl3/CLK
Min Period        n/a     SRL16E/CLK          n/a            1.524         25.632      24.108     SLICE_X28Y58  cable_delay_tester_i/reset_rhs/U0/EXT_LPF/POR_SRL_I/CLK
Min Period        n/a     BUFGCE/I            n/a            1.379         25.632      24.253     BUFGCE_X0Y89  cable_delay_tester_i/clk_wiz_0/inst/clkout2_buf/I
Min Period        n/a     MMCME4_ADV/CLKOUT1  n/a            1.071         25.632      24.561     MMCM_X0Y3     cable_delay_tester_i/clk_wiz_0/inst/mmcme4_adv_inst/CLKOUT1
Min Period        n/a     FDRE/C              n/a            0.550         25.632      25.082     SLICE_X46Y22  cable_delay_tester_i/jtag_axi_0/inst/axi_bridge_u/read_axi_lite_u/axi_arvalid_reg/C
Min Period        n/a     FDRE/C              n/a            0.550         25.632      25.082     SLICE_X46Y23  cable_delay_tester_i/jtag_axi_0/inst/axi_bridge_u/read_axi_lite_u/axi_rd_busy_reg/C
Min Period        n/a     FDRE/C              n/a            0.550         25.632      25.082     SLICE_X46Y23  cable_delay_tester_i/jtag_axi_0/inst/axi_bridge_u/read_axi_lite_u/axi_rd_done_reg/C
Low Pulse Width   Slow    SRL16E/CLK          n/a            0.762         12.816      12.054     SLICE_X45Y44  cable_delay_tester_i/jtag_axi_0/inst/jtag_axi_engine_u/rx_fifo_i/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/SAFETY_CKT_GEN.RSTA_SHFT_REG_reg[3]_srl3/CLK
Low Pulse Width   Fast    SRL16E/CLK          n/a            0.762         12.816      12.054     SLICE_X45Y44  cable_delay_tester_i/jtag_axi_0/inst/jtag_axi_engine_u/rx_fifo_i/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/SAFETY_CKT_GEN.RSTA_SHFT_REG_reg[3]_srl3/CLK
Low Pulse Width   Slow    SRL16E/CLK          n/a            0.762         12.816      12.054     SLICE_X28Y58  cable_delay_tester_i/reset_rhs/U0/EXT_LPF/POR_SRL_I/CLK
Low Pulse Width   Fast    SRL16E/CLK          n/a            0.762         12.816      12.054     SLICE_X28Y58  cable_delay_tester_i/reset_rhs/U0/EXT_LPF/POR_SRL_I/CLK
Low Pulse Width   Slow    RAMB36E2/CLKARDCLK  n/a            0.577         12.816      12.239     RAMB36_X1Y6   cable_delay_tester_i/jtag_axi_0/inst/jtag_axi_engine_u/rd_cmd_fifo_i/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_8SERIES.NO_BMM_INFO.SDP.WIDE_PRIM36_NO_ECC.ram/CLKARDCLK
Low Pulse Width   Fast    RAMB36E2/CLKARDCLK  n/a            0.577         12.816      12.239     RAMB36_X1Y6   cable_delay_tester_i/jtag_axi_0/inst/jtag_axi_engine_u/rd_cmd_fifo_i/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_8SERIES.NO_BMM_INFO.SDP.WIDE_PRIM36_NO_ECC.ram/CLKARDCLK
Low Pulse Width   Slow    RAMB18E2/CLKBWRCLK  n/a            0.577         12.816      12.239     RAMB18_X1Y6   cable_delay_tester_i/jtag_axi_0/inst/jtag_axi_engine_u/rx_fifo_i/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_8SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram/CLKBWRCLK
Low Pulse Width   Fast    RAMB18E2/CLKBWRCLK  n/a            0.577         12.816      12.239     RAMB18_X1Y6   cable_delay_tester_i/jtag_axi_0/inst/jtag_axi_engine_u/rx_fifo_i/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_8SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram/CLKBWRCLK
Low Pulse Width   Slow    RAMB36E2/CLKARDCLK  n/a            0.577         12.816      12.239     RAMB36_X1Y8   cable_delay_tester_i/jtag_axi_0/inst/jtag_axi_engine_u/wr_cmd_fifo_i/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_8SERIES.NO_BMM_INFO.SDP.WIDE_PRIM36_NO_ECC.ram/CLKARDCLK
Low Pulse Width   Fast    RAMB36E2/CLKARDCLK  n/a            0.577         12.816      12.239     RAMB36_X1Y8   cable_delay_tester_i/jtag_axi_0/inst/jtag_axi_engine_u/wr_cmd_fifo_i/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_8SERIES.NO_BMM_INFO.SDP.WIDE_PRIM36_NO_ECC.ram/CLKARDCLK
High Pulse Width  Slow    SRL16E/CLK          n/a            0.762         12.816      12.054     SLICE_X45Y44  cable_delay_tester_i/jtag_axi_0/inst/jtag_axi_engine_u/rx_fifo_i/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/SAFETY_CKT_GEN.RSTA_SHFT_REG_reg[3]_srl3/CLK
High Pulse Width  Fast    SRL16E/CLK          n/a            0.762         12.816      12.054     SLICE_X45Y44  cable_delay_tester_i/jtag_axi_0/inst/jtag_axi_engine_u/rx_fifo_i/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/SAFETY_CKT_GEN.RSTA_SHFT_REG_reg[3]_srl3/CLK
High Pulse Width  Slow    SRL16E/CLK          n/a            0.762         12.816      12.054     SLICE_X28Y58  cable_delay_tester_i/reset_rhs/U0/EXT_LPF/POR_SRL_I/CLK
High Pulse Width  Fast    SRL16E/CLK          n/a            0.762         12.816      12.054     SLICE_X28Y58  cable_delay_tester_i/reset_rhs/U0/EXT_LPF/POR_SRL_I/CLK
High Pulse Width  Slow    RAMB36E2/CLKARDCLK  n/a            0.577         12.816      12.239     RAMB36_X1Y6   cable_delay_tester_i/jtag_axi_0/inst/jtag_axi_engine_u/rd_cmd_fifo_i/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_8SERIES.NO_BMM_INFO.SDP.WIDE_PRIM36_NO_ECC.ram/CLKARDCLK
High Pulse Width  Fast    RAMB36E2/CLKARDCLK  n/a            0.577         12.816      12.239     RAMB36_X1Y6   cable_delay_tester_i/jtag_axi_0/inst/jtag_axi_engine_u/rd_cmd_fifo_i/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_8SERIES.NO_BMM_INFO.SDP.WIDE_PRIM36_NO_ECC.ram/CLKARDCLK
High Pulse Width  Slow    RAMB18E2/CLKBWRCLK  n/a            0.577         12.816      12.239     RAMB18_X1Y6   cable_delay_tester_i/jtag_axi_0/inst/jtag_axi_engine_u/rx_fifo_i/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_8SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram/CLKBWRCLK
High Pulse Width  Fast    RAMB18E2/CLKBWRCLK  n/a            0.577         12.816      12.239     RAMB18_X1Y6   cable_delay_tester_i/jtag_axi_0/inst/jtag_axi_engine_u/rx_fifo_i/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_8SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram/CLKBWRCLK
High Pulse Width  Slow    RAMB36E2/CLKARDCLK  n/a            0.577         12.816      12.239     RAMB36_X1Y8   cable_delay_tester_i/jtag_axi_0/inst/jtag_axi_engine_u/wr_cmd_fifo_i/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_8SERIES.NO_BMM_INFO.SDP.WIDE_PRIM36_NO_ECC.ram/CLKARDCLK
High Pulse Width  Fast    RAMB36E2/CLKARDCLK  n/a            0.577         12.816      12.239     RAMB36_X1Y8   cable_delay_tester_i/jtag_axi_0/inst/jtag_axi_engine_u/wr_cmd_fifo_i/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_8SERIES.NO_BMM_INFO.SDP.WIDE_PRIM36_NO_ECC.ram/CLKARDCLK



---------------------------------------------------------------------------------------------------
From Clock:  clk_pl_0
  To Clock:  clk_pl_0

Setup :            0  Failing Endpoints,  Worst Slack        6.003ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.013ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        3.500ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             6.003ns  (required time - arrival time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_ADDRESS_CONTROLLER/addr_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            cable_delay_tester_i/jtag_axi_0/inst/jtag_axi_engine_u/U_XSDB_SLAVE/reg_do_reg[10]/D
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_pl_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_pl_0 rise@10.000ns - clk_pl_0 rise@0.000ns)
  Data Path Delay:        3.824ns  (logic 0.531ns (13.884%)  route 3.293ns (86.116%))
  Logic Levels:           3  (LUT6=3)
  Clock Path Skew:        -0.087ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.954ns = ( 12.954 - 10.000 ) 
    Source Clock Delay      (SCD):    3.291ns
    Clock Pessimism Removal (CPR):    0.250ns
  Clock Uncertainty:      0.130ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.250ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      3.024ns (routing 1.576ns, distribution 1.448ns)
  Clock Net Delay (Destination): 2.738ns (routing 1.434ns, distribution 1.304ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  cable_delay_tester_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.229     0.229    cable_delay_tester_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y77        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.038     0.267 r  cable_delay_tester_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X1Y1 (CLOCK_ROOT)    net (fo=5884, routed)        3.024     3.291    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_ADDRESS_CONTROLLER/clk
    SLICE_X42Y69         FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_ADDRESS_CONTROLLER/addr_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X42Y69         FDRE (Prop_AFF_SLICEL_C_Q)
                                                      0.114     3.405 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_ADDRESS_CONTROLLER/addr_reg[0]/Q
                         net (fo=135, routed)         2.846     6.251    cable_delay_tester_i/jtag_axi_0/inst/jtag_axi_engine_u/U_XSDB_SLAVE/sl_iport_i[4]
    SLICE_X47Y63         LUT6 (Prop_C6LUT_SLICEL_I4_O)
                                                      0.150     6.401 r  cable_delay_tester_i/jtag_axi_0/inst/jtag_axi_engine_u/U_XSDB_SLAVE/reg_do[10]_i_5/O
                         net (fo=1, routed)           0.230     6.631    cable_delay_tester_i/jtag_axi_0/inst/jtag_axi_engine_u/U_XSDB_SLAVE/reg_do[10]_i_5_n_0
    SLICE_X47Y63         LUT6 (Prop_G6LUT_SLICEL_I4_O)
                                                      0.186     6.817 r  cable_delay_tester_i/jtag_axi_0/inst/jtag_axi_engine_u/U_XSDB_SLAVE/reg_do[10]_i_3/O
                         net (fo=1, routed)           0.150     6.967    cable_delay_tester_i/jtag_axi_0/inst/jtag_axi_engine_u/U_XSDB_SLAVE/reg_do[10]_i_3_n_0
    SLICE_X47Y63         LUT6 (Prop_D6LUT_SLICEL_I5_O)
                                                      0.081     7.048 r  cable_delay_tester_i/jtag_axi_0/inst/jtag_axi_engine_u/U_XSDB_SLAVE/reg_do[10]_i_1/O
                         net (fo=1, routed)           0.067     7.115    cable_delay_tester_i/jtag_axi_0/inst/jtag_axi_engine_u/U_XSDB_SLAVE/reg_do[10]
    SLICE_X47Y63         FDRE                                         r  cable_delay_tester_i/jtag_axi_0/inst/jtag_axi_engine_u/U_XSDB_SLAVE/reg_do_reg[10]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_pl_0 rise edge)
                                                     10.000    10.000 r  
    PS8_X0Y0             PS8                          0.000    10.000 r  cable_delay_tester_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.181    10.181    cable_delay_tester_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y77        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.035    10.216 r  cable_delay_tester_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X1Y1 (CLOCK_ROOT)    net (fo=5884, routed)        2.738    12.954    cable_delay_tester_i/jtag_axi_0/inst/jtag_axi_engine_u/U_XSDB_SLAVE/sl_iport_i[1]
    SLICE_X47Y63         FDRE                                         r  cable_delay_tester_i/jtag_axi_0/inst/jtag_axi_engine_u/U_XSDB_SLAVE/reg_do_reg[10]/C
                         clock pessimism              0.250    13.204    
                         clock uncertainty           -0.130    13.074    
    SLICE_X47Y63         FDRE (Setup_DFF_SLICEL_C_D)
                                                      0.044    13.118    cable_delay_tester_i/jtag_axi_0/inst/jtag_axi_engine_u/U_XSDB_SLAVE/reg_do_reg[10]
  -------------------------------------------------------------------
                         required time                         13.118    
                         arrival time                          -7.115    
  -------------------------------------------------------------------
                         slack                                  6.003    

Slack (MET) :             6.019ns  (required time - arrival time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_ADDRESS_CONTROLLER/addr_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            cable_delay_tester_i/jtag_axi_0/inst/jtag_axi_engine_u/U_XSDB_SLAVE/reg_do_reg[7]/D
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_pl_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_pl_0 rise@10.000ns - clk_pl_0 rise@0.000ns)
  Data Path Delay:        3.805ns  (logic 0.557ns (14.639%)  route 3.248ns (85.361%))
  Logic Levels:           3  (LUT6=3)
  Clock Path Skew:        -0.090ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.951ns = ( 12.951 - 10.000 ) 
    Source Clock Delay      (SCD):    3.291ns
    Clock Pessimism Removal (CPR):    0.250ns
  Clock Uncertainty:      0.130ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.250ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      3.024ns (routing 1.576ns, distribution 1.448ns)
  Clock Net Delay (Destination): 2.735ns (routing 1.434ns, distribution 1.301ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  cable_delay_tester_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.229     0.229    cable_delay_tester_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y77        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.038     0.267 r  cable_delay_tester_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X1Y1 (CLOCK_ROOT)    net (fo=5884, routed)        3.024     3.291    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_ADDRESS_CONTROLLER/clk
    SLICE_X42Y69         FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_ADDRESS_CONTROLLER/addr_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X42Y69         FDRE (Prop_AFF_SLICEL_C_Q)
                                                      0.114     3.405 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_ADDRESS_CONTROLLER/addr_reg[0]/Q
                         net (fo=135, routed)         2.822     6.227    cable_delay_tester_i/jtag_axi_0/inst/jtag_axi_engine_u/U_XSDB_SLAVE/sl_iport_i[4]
    SLICE_X47Y62         LUT6 (Prop_G6LUT_SLICEL_I4_O)
                                                      0.226     6.453 f  cable_delay_tester_i/jtag_axi_0/inst/jtag_axi_engine_u/U_XSDB_SLAVE/reg_do[7]_i_4/O
                         net (fo=1, routed)           0.054     6.507    cable_delay_tester_i/jtag_axi_0/inst/jtag_axi_engine_u/U_XSDB_SLAVE/reg_do[7]_i_4_n_0
    SLICE_X47Y62         LUT6 (Prop_H6LUT_SLICEL_I1_O)
                                                      0.083     6.590 r  cable_delay_tester_i/jtag_axi_0/inst/jtag_axi_engine_u/U_XSDB_SLAVE/reg_do[7]_i_2/O
                         net (fo=1, routed)           0.276     6.866    cable_delay_tester_i/jtag_axi_0/inst/jtag_axi_engine_u/U_XSDB_SLAVE/reg_do[7]_i_2_n_0
    SLICE_X45Y62         LUT6 (Prop_D6LUT_SLICEM_I5_O)
                                                      0.134     7.000 r  cable_delay_tester_i/jtag_axi_0/inst/jtag_axi_engine_u/U_XSDB_SLAVE/reg_do[7]_i_1/O
                         net (fo=1, routed)           0.096     7.096    cable_delay_tester_i/jtag_axi_0/inst/jtag_axi_engine_u/U_XSDB_SLAVE/reg_do[7]
    SLICE_X45Y62         FDRE                                         r  cable_delay_tester_i/jtag_axi_0/inst/jtag_axi_engine_u/U_XSDB_SLAVE/reg_do_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_pl_0 rise edge)
                                                     10.000    10.000 r  
    PS8_X0Y0             PS8                          0.000    10.000 r  cable_delay_tester_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.181    10.181    cable_delay_tester_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y77        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.035    10.216 r  cable_delay_tester_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X1Y1 (CLOCK_ROOT)    net (fo=5884, routed)        2.735    12.951    cable_delay_tester_i/jtag_axi_0/inst/jtag_axi_engine_u/U_XSDB_SLAVE/sl_iport_i[1]
    SLICE_X45Y62         FDRE                                         r  cable_delay_tester_i/jtag_axi_0/inst/jtag_axi_engine_u/U_XSDB_SLAVE/reg_do_reg[7]/C
                         clock pessimism              0.250    13.201    
                         clock uncertainty           -0.130    13.071    
    SLICE_X45Y62         FDRE (Setup_DFF_SLICEM_C_D)
                                                      0.043    13.114    cable_delay_tester_i/jtag_axi_0/inst/jtag_axi_engine_u/U_XSDB_SLAVE/reg_do_reg[7]
  -------------------------------------------------------------------
                         required time                         13.114    
                         arrival time                          -7.096    
  -------------------------------------------------------------------
                         slack                                  6.019    

Slack (MET) :             6.259ns  (required time - arrival time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_ADDRESS_CONTROLLER/addr_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            cable_delay_tester_i/jtag_axi_0/inst/jtag_axi_engine_u/U_XSDB_SLAVE/reg_do_reg[8]/D
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_pl_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_pl_0 rise@10.000ns - clk_pl_0 rise@0.000ns)
  Data Path Delay:        3.569ns  (logic 0.439ns (12.302%)  route 3.130ns (87.698%))
  Logic Levels:           3  (LUT6=3)
  Clock Path Skew:        -0.087ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.954ns = ( 12.954 - 10.000 ) 
    Source Clock Delay      (SCD):    3.291ns
    Clock Pessimism Removal (CPR):    0.250ns
  Clock Uncertainty:      0.130ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.250ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      3.024ns (routing 1.576ns, distribution 1.448ns)
  Clock Net Delay (Destination): 2.738ns (routing 1.434ns, distribution 1.304ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  cable_delay_tester_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.229     0.229    cable_delay_tester_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y77        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.038     0.267 r  cable_delay_tester_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X1Y1 (CLOCK_ROOT)    net (fo=5884, routed)        3.024     3.291    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_ADDRESS_CONTROLLER/clk
    SLICE_X42Y69         FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_ADDRESS_CONTROLLER/addr_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X42Y69         FDRE (Prop_AFF_SLICEL_C_Q)
                                                      0.114     3.405 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_ADDRESS_CONTROLLER/addr_reg[0]/Q
                         net (fo=135, routed)         2.913     6.317    cable_delay_tester_i/jtag_axi_0/inst/jtag_axi_engine_u/U_XSDB_SLAVE/sl_iport_i[4]
    SLICE_X48Y62         LUT6 (Prop_C6LUT_SLICEL_I4_O)
                                                      0.187     6.504 r  cable_delay_tester_i/jtag_axi_0/inst/jtag_axi_engine_u/U_XSDB_SLAVE/reg_do[8]_i_4/O
                         net (fo=1, routed)           0.050     6.554    cable_delay_tester_i/jtag_axi_0/inst/jtag_axi_engine_u/U_XSDB_SLAVE/reg_do[8]_i_4_n_0
    SLICE_X48Y62         LUT6 (Prop_D6LUT_SLICEL_I0_O)
                                                      0.057     6.611 r  cable_delay_tester_i/jtag_axi_0/inst/jtag_axi_engine_u/U_XSDB_SLAVE/reg_do[8]_i_3/O
                         net (fo=1, routed)           0.100     6.711    cable_delay_tester_i/jtag_axi_0/inst/jtag_axi_engine_u/U_XSDB_SLAVE/reg_do[8]_i_3_n_0
    SLICE_X47Y62         LUT6 (Prop_D6LUT_SLICEL_I5_O)
                                                      0.081     6.792 r  cable_delay_tester_i/jtag_axi_0/inst/jtag_axi_engine_u/U_XSDB_SLAVE/reg_do[8]_i_1/O
                         net (fo=1, routed)           0.067     6.859    cable_delay_tester_i/jtag_axi_0/inst/jtag_axi_engine_u/U_XSDB_SLAVE/reg_do[8]
    SLICE_X47Y62         FDRE                                         r  cable_delay_tester_i/jtag_axi_0/inst/jtag_axi_engine_u/U_XSDB_SLAVE/reg_do_reg[8]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_pl_0 rise edge)
                                                     10.000    10.000 r  
    PS8_X0Y0             PS8                          0.000    10.000 r  cable_delay_tester_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.181    10.181    cable_delay_tester_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y77        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.035    10.216 r  cable_delay_tester_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X1Y1 (CLOCK_ROOT)    net (fo=5884, routed)        2.738    12.954    cable_delay_tester_i/jtag_axi_0/inst/jtag_axi_engine_u/U_XSDB_SLAVE/sl_iport_i[1]
    SLICE_X47Y62         FDRE                                         r  cable_delay_tester_i/jtag_axi_0/inst/jtag_axi_engine_u/U_XSDB_SLAVE/reg_do_reg[8]/C
                         clock pessimism              0.250    13.204    
                         clock uncertainty           -0.130    13.074    
    SLICE_X47Y62         FDRE (Setup_DFF_SLICEL_C_D)
                                                      0.044    13.118    cable_delay_tester_i/jtag_axi_0/inst/jtag_axi_engine_u/U_XSDB_SLAVE/reg_do_reg[8]
  -------------------------------------------------------------------
                         required time                         13.118    
                         arrival time                          -6.859    
  -------------------------------------------------------------------
                         slack                                  6.259    

Slack (MET) :             6.314ns  (required time - arrival time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_ADDRESS_CONTROLLER/addr_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            cable_delay_tester_i/jtag_axi_0/inst/jtag_axi_engine_u/U_XSDB_SLAVE/reg_do_reg[13]/D
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_pl_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_pl_0 rise@10.000ns - clk_pl_0 rise@0.000ns)
  Data Path Delay:        3.513ns  (logic 0.419ns (11.927%)  route 3.094ns (88.073%))
  Logic Levels:           2  (LUT6=2)
  Clock Path Skew:        -0.087ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.954ns = ( 12.954 - 10.000 ) 
    Source Clock Delay      (SCD):    3.291ns
    Clock Pessimism Removal (CPR):    0.250ns
  Clock Uncertainty:      0.130ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.250ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      3.024ns (routing 1.576ns, distribution 1.448ns)
  Clock Net Delay (Destination): 2.738ns (routing 1.434ns, distribution 1.304ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  cable_delay_tester_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.229     0.229    cable_delay_tester_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y77        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.038     0.267 r  cable_delay_tester_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X1Y1 (CLOCK_ROOT)    net (fo=5884, routed)        3.024     3.291    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_ADDRESS_CONTROLLER/clk
    SLICE_X42Y69         FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_ADDRESS_CONTROLLER/addr_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X42Y69         FDRE (Prop_AFF_SLICEL_C_Q)
                                                      0.114     3.405 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_ADDRESS_CONTROLLER/addr_reg[0]/Q
                         net (fo=135, routed)         2.820     6.225    cable_delay_tester_i/jtag_axi_0/inst/jtag_axi_engine_u/U_XSDB_SLAVE/sl_iport_i[4]
    SLICE_X47Y60         LUT6 (Prop_B6LUT_SLICEL_I4_O)
                                                      0.224     6.449 r  cable_delay_tester_i/jtag_axi_0/inst/jtag_axi_engine_u/U_XSDB_SLAVE/reg_do[13]_i_3/O
                         net (fo=1, routed)           0.207     6.656    cable_delay_tester_i/jtag_axi_0/inst/jtag_axi_engine_u/U_XSDB_SLAVE/reg_do[13]_i_3_n_0
    SLICE_X47Y60         LUT6 (Prop_D6LUT_SLICEL_I3_O)
                                                      0.081     6.737 r  cable_delay_tester_i/jtag_axi_0/inst/jtag_axi_engine_u/U_XSDB_SLAVE/reg_do[13]_i_1/O
                         net (fo=1, routed)           0.067     6.804    cable_delay_tester_i/jtag_axi_0/inst/jtag_axi_engine_u/U_XSDB_SLAVE/reg_do[13]
    SLICE_X47Y60         FDRE                                         r  cable_delay_tester_i/jtag_axi_0/inst/jtag_axi_engine_u/U_XSDB_SLAVE/reg_do_reg[13]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_pl_0 rise edge)
                                                     10.000    10.000 r  
    PS8_X0Y0             PS8                          0.000    10.000 r  cable_delay_tester_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.181    10.181    cable_delay_tester_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y77        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.035    10.216 r  cable_delay_tester_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X1Y1 (CLOCK_ROOT)    net (fo=5884, routed)        2.738    12.954    cable_delay_tester_i/jtag_axi_0/inst/jtag_axi_engine_u/U_XSDB_SLAVE/sl_iport_i[1]
    SLICE_X47Y60         FDRE                                         r  cable_delay_tester_i/jtag_axi_0/inst/jtag_axi_engine_u/U_XSDB_SLAVE/reg_do_reg[13]/C
                         clock pessimism              0.250    13.204    
                         clock uncertainty           -0.130    13.074    
    SLICE_X47Y60         FDRE (Setup_DFF_SLICEL_C_D)
                                                      0.044    13.118    cable_delay_tester_i/jtag_axi_0/inst/jtag_axi_engine_u/U_XSDB_SLAVE/reg_do_reg[13]
  -------------------------------------------------------------------
                         required time                         13.118    
                         arrival time                          -6.804    
  -------------------------------------------------------------------
                         slack                                  6.314    

Slack (MET) :             6.369ns  (required time - arrival time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_ADDRESS_CONTROLLER/addr_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            cable_delay_tester_i/jtag_axi_0/inst/jtag_axi_engine_u/U_XSDB_SLAVE/reg_do_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_pl_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_pl_0 rise@10.000ns - clk_pl_0 rise@0.000ns)
  Data Path Delay:        3.405ns  (logic 0.591ns (17.359%)  route 2.814ns (82.641%))
  Logic Levels:           3  (LUT6=3)
  Clock Path Skew:        -0.140ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.954ns = ( 12.954 - 10.000 ) 
    Source Clock Delay      (SCD):    3.291ns
    Clock Pessimism Removal (CPR):    0.196ns
  Clock Uncertainty:      0.130ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.250ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      3.024ns (routing 1.576ns, distribution 1.448ns)
  Clock Net Delay (Destination): 2.738ns (routing 1.434ns, distribution 1.304ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  cable_delay_tester_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.229     0.229    cable_delay_tester_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y77        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.038     0.267 r  cable_delay_tester_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X1Y1 (CLOCK_ROOT)    net (fo=5884, routed)        3.024     3.291    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_ADDRESS_CONTROLLER/clk
    SLICE_X42Y69         FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_ADDRESS_CONTROLLER/addr_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X42Y69         FDRE (Prop_AFF_SLICEL_C_Q)
                                                      0.114     3.405 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_ADDRESS_CONTROLLER/addr_reg[0]/Q
                         net (fo=135, routed)         2.369     5.773    cable_delay_tester_i/jtag_axi_0/inst/jtag_axi_engine_u/U_XSDB_SLAVE/sl_iport_i[4]
    SLICE_X46Y58         LUT6 (Prop_H6LUT_SLICEL_I4_O)
                                                      0.188     5.961 r  cable_delay_tester_i/jtag_axi_0/inst/jtag_axi_engine_u/U_XSDB_SLAVE/reg_do[2]_i_3/O
                         net (fo=1, routed)           0.229     6.190    cable_delay_tester_i/jtag_axi_0/inst/jtag_axi_engine_u/U_XSDB_SLAVE/reg_do[2]_i_3_n_0
    SLICE_X46Y59         LUT6 (Prop_H6LUT_SLICEL_I0_O)
                                                      0.137     6.327 r  cable_delay_tester_i/jtag_axi_0/inst/jtag_axi_engine_u/U_XSDB_SLAVE/reg_do[2]_i_2/O
                         net (fo=1, routed)           0.149     6.476    cable_delay_tester_i/jtag_axi_0/inst/jtag_axi_engine_u/U_XSDB_SLAVE/reg_do[2]_i_2_n_0
    SLICE_X46Y59         LUT6 (Prop_D6LUT_SLICEL_I0_O)
                                                      0.152     6.628 r  cable_delay_tester_i/jtag_axi_0/inst/jtag_axi_engine_u/U_XSDB_SLAVE/reg_do[2]_i_1/O
                         net (fo=1, routed)           0.067     6.695    cable_delay_tester_i/jtag_axi_0/inst/jtag_axi_engine_u/U_XSDB_SLAVE/reg_do[2]
    SLICE_X46Y59         FDRE                                         r  cable_delay_tester_i/jtag_axi_0/inst/jtag_axi_engine_u/U_XSDB_SLAVE/reg_do_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_pl_0 rise edge)
                                                     10.000    10.000 r  
    PS8_X0Y0             PS8                          0.000    10.000 r  cable_delay_tester_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.181    10.181    cable_delay_tester_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y77        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.035    10.216 r  cable_delay_tester_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X1Y1 (CLOCK_ROOT)    net (fo=5884, routed)        2.738    12.954    cable_delay_tester_i/jtag_axi_0/inst/jtag_axi_engine_u/U_XSDB_SLAVE/sl_iport_i[1]
    SLICE_X46Y59         FDRE                                         r  cable_delay_tester_i/jtag_axi_0/inst/jtag_axi_engine_u/U_XSDB_SLAVE/reg_do_reg[2]/C
                         clock pessimism              0.196    13.150    
                         clock uncertainty           -0.130    13.021    
    SLICE_X46Y59         FDRE (Setup_DFF_SLICEL_C_D)
                                                      0.044    13.065    cable_delay_tester_i/jtag_axi_0/inst/jtag_axi_engine_u/U_XSDB_SLAVE/reg_do_reg[2]
  -------------------------------------------------------------------
                         required time                         13.065    
                         arrival time                          -6.695    
  -------------------------------------------------------------------
                         slack                                  6.369    

Slack (MET) :             6.403ns  (required time - arrival time)
  Source:                 cable_delay_tester_i/ila_rhd/inst/ila_core_inst/u_ila_regs/U_XSDB_SLAVE/G_1PIPE_IFACE.s_daddr_r_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            cable_delay_tester_i/ila_rhd/inst/ila_core_inst/xsdb_memory_read_inst/read_addr_reg[6]/CE
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_pl_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_pl_0 rise@10.000ns - clk_pl_0 rise@0.000ns)
  Data Path Delay:        3.266ns  (logic 0.731ns (22.384%)  route 2.535ns (77.616%))
  Logic Levels:           4  (LUT4=2 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.121ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.829ns = ( 12.829 - 10.000 ) 
    Source Clock Delay      (SCD):    3.194ns
    Clock Pessimism Removal (CPR):    0.245ns
  Clock Uncertainty:      0.130ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.250ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      2.927ns (routing 1.576ns, distribution 1.351ns)
  Clock Net Delay (Destination): 2.613ns (routing 1.434ns, distribution 1.179ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  cable_delay_tester_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.229     0.229    cable_delay_tester_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y77        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.038     0.267 r  cable_delay_tester_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X1Y1 (CLOCK_ROOT)    net (fo=5884, routed)        2.927     3.194    cable_delay_tester_i/ila_rhd/inst/ila_core_inst/u_ila_regs/U_XSDB_SLAVE/sl_iport_i[1]
    SLICE_X38Y73         FDRE                                         r  cable_delay_tester_i/ila_rhd/inst/ila_core_inst/u_ila_regs/U_XSDB_SLAVE/G_1PIPE_IFACE.s_daddr_r_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X38Y73         FDRE (Prop_EFF_SLICEM_C_Q)
                                                      0.113     3.307 r  cable_delay_tester_i/ila_rhd/inst/ila_core_inst/u_ila_regs/U_XSDB_SLAVE/G_1PIPE_IFACE.s_daddr_r_reg[0]/Q
                         net (fo=202, routed)         1.465     4.772    cable_delay_tester_i/ila_rhd/inst/ila_core_inst/u_ila_regs/reg_stream_ffe/s_daddr_i[0]
    SLICE_X31Y84         LUT4 (Prop_A5LUT_SLICEM_I2_O)
                                                      0.225     4.997 f  cable_delay_tester_i/ila_rhd/inst/ila_core_inst/u_ila_regs/reg_stream_ffe/en_o_INST_0/O
                         net (fo=8, routed)           0.401     5.398    cable_delay_tester_i/ila_rhd/inst/ila_core_inst/xsdb_memory_read_inst/EN_I
    SLICE_X27Y87         LUT4 (Prop_C6LUT_SLICEL_I2_O)
                                                      0.187     5.585 r  cable_delay_tester_i/ila_rhd/inst/ila_core_inst/xsdb_memory_read_inst/current_state[0]_i_3/O
                         net (fo=1, routed)           0.152     5.737    cable_delay_tester_i/ila_rhd/inst/ila_core_inst/xsdb_memory_read_inst/current_state[0]_i_3_n_0
    SLICE_X27Y87         LUT6 (Prop_F6LUT_SLICEL_I1_O)
                                                      0.150     5.887 r  cable_delay_tester_i/ila_rhd/inst/ila_core_inst/xsdb_memory_read_inst/current_state[0]_i_1/O
                         net (fo=14, routed)          0.134     6.021    cable_delay_tester_i/ila_rhd/inst/ila_core_inst/xsdb_memory_read_inst/next_state__0[0]
    SLICE_X28Y87         LUT5 (Prop_F6LUT_SLICEM_I4_O)
                                                      0.056     6.077 r  cable_delay_tester_i/ila_rhd/inst/ila_core_inst/xsdb_memory_read_inst/read_addr[11]_i_1/O
                         net (fo=12, routed)          0.383     6.460    cable_delay_tester_i/ila_rhd/inst/ila_core_inst/xsdb_memory_read_inst/read_addr0
    SLICE_X29Y88         FDRE                                         r  cable_delay_tester_i/ila_rhd/inst/ila_core_inst/xsdb_memory_read_inst/read_addr_reg[6]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_pl_0 rise edge)
                                                     10.000    10.000 r  
    PS8_X0Y0             PS8                          0.000    10.000 r  cable_delay_tester_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.181    10.181    cable_delay_tester_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y77        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.035    10.216 r  cable_delay_tester_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X1Y1 (CLOCK_ROOT)    net (fo=5884, routed)        2.613    12.829    cable_delay_tester_i/ila_rhd/inst/ila_core_inst/xsdb_memory_read_inst/CLK_I
    SLICE_X29Y88         FDRE                                         r  cable_delay_tester_i/ila_rhd/inst/ila_core_inst/xsdb_memory_read_inst/read_addr_reg[6]/C
                         clock pessimism              0.245    13.074    
                         clock uncertainty           -0.130    12.944    
    SLICE_X29Y88         FDRE (Setup_HFF_SLICEM_C_CE)
                                                     -0.081    12.863    cable_delay_tester_i/ila_rhd/inst/ila_core_inst/xsdb_memory_read_inst/read_addr_reg[6]
  -------------------------------------------------------------------
                         required time                         12.863    
                         arrival time                          -6.460    
  -------------------------------------------------------------------
                         slack                                  6.403    

Slack (MET) :             6.403ns  (required time - arrival time)
  Source:                 cable_delay_tester_i/ila_rhd/inst/ila_core_inst/u_ila_regs/U_XSDB_SLAVE/G_1PIPE_IFACE.s_daddr_r_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            cable_delay_tester_i/ila_rhd/inst/ila_core_inst/xsdb_memory_read_inst/read_addr_reg[7]/CE
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_pl_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_pl_0 rise@10.000ns - clk_pl_0 rise@0.000ns)
  Data Path Delay:        3.266ns  (logic 0.731ns (22.384%)  route 2.535ns (77.616%))
  Logic Levels:           4  (LUT4=2 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.121ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.829ns = ( 12.829 - 10.000 ) 
    Source Clock Delay      (SCD):    3.194ns
    Clock Pessimism Removal (CPR):    0.245ns
  Clock Uncertainty:      0.130ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.250ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      2.927ns (routing 1.576ns, distribution 1.351ns)
  Clock Net Delay (Destination): 2.613ns (routing 1.434ns, distribution 1.179ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  cable_delay_tester_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.229     0.229    cable_delay_tester_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y77        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.038     0.267 r  cable_delay_tester_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X1Y1 (CLOCK_ROOT)    net (fo=5884, routed)        2.927     3.194    cable_delay_tester_i/ila_rhd/inst/ila_core_inst/u_ila_regs/U_XSDB_SLAVE/sl_iport_i[1]
    SLICE_X38Y73         FDRE                                         r  cable_delay_tester_i/ila_rhd/inst/ila_core_inst/u_ila_regs/U_XSDB_SLAVE/G_1PIPE_IFACE.s_daddr_r_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X38Y73         FDRE (Prop_EFF_SLICEM_C_Q)
                                                      0.113     3.307 r  cable_delay_tester_i/ila_rhd/inst/ila_core_inst/u_ila_regs/U_XSDB_SLAVE/G_1PIPE_IFACE.s_daddr_r_reg[0]/Q
                         net (fo=202, routed)         1.465     4.772    cable_delay_tester_i/ila_rhd/inst/ila_core_inst/u_ila_regs/reg_stream_ffe/s_daddr_i[0]
    SLICE_X31Y84         LUT4 (Prop_A5LUT_SLICEM_I2_O)
                                                      0.225     4.997 f  cable_delay_tester_i/ila_rhd/inst/ila_core_inst/u_ila_regs/reg_stream_ffe/en_o_INST_0/O
                         net (fo=8, routed)           0.401     5.398    cable_delay_tester_i/ila_rhd/inst/ila_core_inst/xsdb_memory_read_inst/EN_I
    SLICE_X27Y87         LUT4 (Prop_C6LUT_SLICEL_I2_O)
                                                      0.187     5.585 r  cable_delay_tester_i/ila_rhd/inst/ila_core_inst/xsdb_memory_read_inst/current_state[0]_i_3/O
                         net (fo=1, routed)           0.152     5.737    cable_delay_tester_i/ila_rhd/inst/ila_core_inst/xsdb_memory_read_inst/current_state[0]_i_3_n_0
    SLICE_X27Y87         LUT6 (Prop_F6LUT_SLICEL_I1_O)
                                                      0.150     5.887 r  cable_delay_tester_i/ila_rhd/inst/ila_core_inst/xsdb_memory_read_inst/current_state[0]_i_1/O
                         net (fo=14, routed)          0.134     6.021    cable_delay_tester_i/ila_rhd/inst/ila_core_inst/xsdb_memory_read_inst/next_state__0[0]
    SLICE_X28Y87         LUT5 (Prop_F6LUT_SLICEM_I4_O)
                                                      0.056     6.077 r  cable_delay_tester_i/ila_rhd/inst/ila_core_inst/xsdb_memory_read_inst/read_addr[11]_i_1/O
                         net (fo=12, routed)          0.383     6.460    cable_delay_tester_i/ila_rhd/inst/ila_core_inst/xsdb_memory_read_inst/read_addr0
    SLICE_X29Y88         FDRE                                         r  cable_delay_tester_i/ila_rhd/inst/ila_core_inst/xsdb_memory_read_inst/read_addr_reg[7]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_pl_0 rise edge)
                                                     10.000    10.000 r  
    PS8_X0Y0             PS8                          0.000    10.000 r  cable_delay_tester_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.181    10.181    cable_delay_tester_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y77        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.035    10.216 r  cable_delay_tester_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X1Y1 (CLOCK_ROOT)    net (fo=5884, routed)        2.613    12.829    cable_delay_tester_i/ila_rhd/inst/ila_core_inst/xsdb_memory_read_inst/CLK_I
    SLICE_X29Y88         FDRE                                         r  cable_delay_tester_i/ila_rhd/inst/ila_core_inst/xsdb_memory_read_inst/read_addr_reg[7]/C
                         clock pessimism              0.245    13.074    
                         clock uncertainty           -0.130    12.944    
    SLICE_X29Y88         FDRE (Setup_GFF_SLICEM_C_CE)
                                                     -0.081    12.863    cable_delay_tester_i/ila_rhd/inst/ila_core_inst/xsdb_memory_read_inst/read_addr_reg[7]
  -------------------------------------------------------------------
                         required time                         12.863    
                         arrival time                          -6.460    
  -------------------------------------------------------------------
                         slack                                  6.403    

Slack (MET) :             6.408ns  (required time - arrival time)
  Source:                 cable_delay_tester_i/ila_rhd/inst/ila_core_inst/u_ila_regs/U_XSDB_SLAVE/G_1PIPE_IFACE.s_daddr_r_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            cable_delay_tester_i/ila_rhd/inst/ila_core_inst/xsdb_memory_read_inst/read_addr_reg[3]/CE
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_pl_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_pl_0 rise@10.000ns - clk_pl_0 rise@0.000ns)
  Data Path Delay:        3.252ns  (logic 0.731ns (22.481%)  route 2.521ns (77.519%))
  Logic Levels:           4  (LUT4=2 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.132ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.818ns = ( 12.818 - 10.000 ) 
    Source Clock Delay      (SCD):    3.194ns
    Clock Pessimism Removal (CPR):    0.245ns
  Clock Uncertainty:      0.130ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.250ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      2.927ns (routing 1.576ns, distribution 1.351ns)
  Clock Net Delay (Destination): 2.602ns (routing 1.434ns, distribution 1.168ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  cable_delay_tester_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.229     0.229    cable_delay_tester_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y77        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.038     0.267 r  cable_delay_tester_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X1Y1 (CLOCK_ROOT)    net (fo=5884, routed)        2.927     3.194    cable_delay_tester_i/ila_rhd/inst/ila_core_inst/u_ila_regs/U_XSDB_SLAVE/sl_iport_i[1]
    SLICE_X38Y73         FDRE                                         r  cable_delay_tester_i/ila_rhd/inst/ila_core_inst/u_ila_regs/U_XSDB_SLAVE/G_1PIPE_IFACE.s_daddr_r_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X38Y73         FDRE (Prop_EFF_SLICEM_C_Q)
                                                      0.113     3.307 r  cable_delay_tester_i/ila_rhd/inst/ila_core_inst/u_ila_regs/U_XSDB_SLAVE/G_1PIPE_IFACE.s_daddr_r_reg[0]/Q
                         net (fo=202, routed)         1.465     4.772    cable_delay_tester_i/ila_rhd/inst/ila_core_inst/u_ila_regs/reg_stream_ffe/s_daddr_i[0]
    SLICE_X31Y84         LUT4 (Prop_A5LUT_SLICEM_I2_O)
                                                      0.225     4.997 f  cable_delay_tester_i/ila_rhd/inst/ila_core_inst/u_ila_regs/reg_stream_ffe/en_o_INST_0/O
                         net (fo=8, routed)           0.401     5.398    cable_delay_tester_i/ila_rhd/inst/ila_core_inst/xsdb_memory_read_inst/EN_I
    SLICE_X27Y87         LUT4 (Prop_C6LUT_SLICEL_I2_O)
                                                      0.187     5.585 r  cable_delay_tester_i/ila_rhd/inst/ila_core_inst/xsdb_memory_read_inst/current_state[0]_i_3/O
                         net (fo=1, routed)           0.152     5.737    cable_delay_tester_i/ila_rhd/inst/ila_core_inst/xsdb_memory_read_inst/current_state[0]_i_3_n_0
    SLICE_X27Y87         LUT6 (Prop_F6LUT_SLICEL_I1_O)
                                                      0.150     5.887 r  cable_delay_tester_i/ila_rhd/inst/ila_core_inst/xsdb_memory_read_inst/current_state[0]_i_1/O
                         net (fo=14, routed)          0.134     6.021    cable_delay_tester_i/ila_rhd/inst/ila_core_inst/xsdb_memory_read_inst/next_state__0[0]
    SLICE_X28Y87         LUT5 (Prop_F6LUT_SLICEM_I4_O)
                                                      0.056     6.077 r  cable_delay_tester_i/ila_rhd/inst/ila_core_inst/xsdb_memory_read_inst/read_addr[11]_i_1/O
                         net (fo=12, routed)          0.369     6.446    cable_delay_tester_i/ila_rhd/inst/ila_core_inst/xsdb_memory_read_inst/read_addr0
    SLICE_X27Y88         FDRE                                         r  cable_delay_tester_i/ila_rhd/inst/ila_core_inst/xsdb_memory_read_inst/read_addr_reg[3]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_pl_0 rise edge)
                                                     10.000    10.000 r  
    PS8_X0Y0             PS8                          0.000    10.000 r  cable_delay_tester_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.181    10.181    cable_delay_tester_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y77        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.035    10.216 r  cable_delay_tester_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X1Y1 (CLOCK_ROOT)    net (fo=5884, routed)        2.602    12.818    cable_delay_tester_i/ila_rhd/inst/ila_core_inst/xsdb_memory_read_inst/CLK_I
    SLICE_X27Y88         FDRE                                         r  cable_delay_tester_i/ila_rhd/inst/ila_core_inst/xsdb_memory_read_inst/read_addr_reg[3]/C
                         clock pessimism              0.245    13.063    
                         clock uncertainty           -0.130    12.933    
    SLICE_X27Y88         FDRE (Setup_HFF_SLICEL_C_CE)
                                                     -0.079    12.854    cable_delay_tester_i/ila_rhd/inst/ila_core_inst/xsdb_memory_read_inst/read_addr_reg[3]
  -------------------------------------------------------------------
                         required time                         12.854    
                         arrival time                          -6.446    
  -------------------------------------------------------------------
                         slack                                  6.408    

Slack (MET) :             6.408ns  (required time - arrival time)
  Source:                 cable_delay_tester_i/ila_rhd/inst/ila_core_inst/u_ila_regs/U_XSDB_SLAVE/G_1PIPE_IFACE.s_daddr_r_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            cable_delay_tester_i/ila_rhd/inst/ila_core_inst/xsdb_memory_read_inst/read_addr_reg[4]/CE
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_pl_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_pl_0 rise@10.000ns - clk_pl_0 rise@0.000ns)
  Data Path Delay:        3.252ns  (logic 0.731ns (22.481%)  route 2.521ns (77.519%))
  Logic Levels:           4  (LUT4=2 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.132ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.818ns = ( 12.818 - 10.000 ) 
    Source Clock Delay      (SCD):    3.194ns
    Clock Pessimism Removal (CPR):    0.245ns
  Clock Uncertainty:      0.130ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.250ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      2.927ns (routing 1.576ns, distribution 1.351ns)
  Clock Net Delay (Destination): 2.602ns (routing 1.434ns, distribution 1.168ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  cable_delay_tester_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.229     0.229    cable_delay_tester_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y77        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.038     0.267 r  cable_delay_tester_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X1Y1 (CLOCK_ROOT)    net (fo=5884, routed)        2.927     3.194    cable_delay_tester_i/ila_rhd/inst/ila_core_inst/u_ila_regs/U_XSDB_SLAVE/sl_iport_i[1]
    SLICE_X38Y73         FDRE                                         r  cable_delay_tester_i/ila_rhd/inst/ila_core_inst/u_ila_regs/U_XSDB_SLAVE/G_1PIPE_IFACE.s_daddr_r_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X38Y73         FDRE (Prop_EFF_SLICEM_C_Q)
                                                      0.113     3.307 r  cable_delay_tester_i/ila_rhd/inst/ila_core_inst/u_ila_regs/U_XSDB_SLAVE/G_1PIPE_IFACE.s_daddr_r_reg[0]/Q
                         net (fo=202, routed)         1.465     4.772    cable_delay_tester_i/ila_rhd/inst/ila_core_inst/u_ila_regs/reg_stream_ffe/s_daddr_i[0]
    SLICE_X31Y84         LUT4 (Prop_A5LUT_SLICEM_I2_O)
                                                      0.225     4.997 f  cable_delay_tester_i/ila_rhd/inst/ila_core_inst/u_ila_regs/reg_stream_ffe/en_o_INST_0/O
                         net (fo=8, routed)           0.401     5.398    cable_delay_tester_i/ila_rhd/inst/ila_core_inst/xsdb_memory_read_inst/EN_I
    SLICE_X27Y87         LUT4 (Prop_C6LUT_SLICEL_I2_O)
                                                      0.187     5.585 r  cable_delay_tester_i/ila_rhd/inst/ila_core_inst/xsdb_memory_read_inst/current_state[0]_i_3/O
                         net (fo=1, routed)           0.152     5.737    cable_delay_tester_i/ila_rhd/inst/ila_core_inst/xsdb_memory_read_inst/current_state[0]_i_3_n_0
    SLICE_X27Y87         LUT6 (Prop_F6LUT_SLICEL_I1_O)
                                                      0.150     5.887 r  cable_delay_tester_i/ila_rhd/inst/ila_core_inst/xsdb_memory_read_inst/current_state[0]_i_1/O
                         net (fo=14, routed)          0.134     6.021    cable_delay_tester_i/ila_rhd/inst/ila_core_inst/xsdb_memory_read_inst/next_state__0[0]
    SLICE_X28Y87         LUT5 (Prop_F6LUT_SLICEM_I4_O)
                                                      0.056     6.077 r  cable_delay_tester_i/ila_rhd/inst/ila_core_inst/xsdb_memory_read_inst/read_addr[11]_i_1/O
                         net (fo=12, routed)          0.369     6.446    cable_delay_tester_i/ila_rhd/inst/ila_core_inst/xsdb_memory_read_inst/read_addr0
    SLICE_X27Y88         FDRE                                         r  cable_delay_tester_i/ila_rhd/inst/ila_core_inst/xsdb_memory_read_inst/read_addr_reg[4]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_pl_0 rise edge)
                                                     10.000    10.000 r  
    PS8_X0Y0             PS8                          0.000    10.000 r  cable_delay_tester_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.181    10.181    cable_delay_tester_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y77        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.035    10.216 r  cable_delay_tester_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X1Y1 (CLOCK_ROOT)    net (fo=5884, routed)        2.602    12.818    cable_delay_tester_i/ila_rhd/inst/ila_core_inst/xsdb_memory_read_inst/CLK_I
    SLICE_X27Y88         FDRE                                         r  cable_delay_tester_i/ila_rhd/inst/ila_core_inst/xsdb_memory_read_inst/read_addr_reg[4]/C
                         clock pessimism              0.245    13.063    
                         clock uncertainty           -0.130    12.933    
    SLICE_X27Y88         FDRE (Setup_GFF_SLICEL_C_CE)
                                                     -0.079    12.854    cable_delay_tester_i/ila_rhd/inst/ila_core_inst/xsdb_memory_read_inst/read_addr_reg[4]
  -------------------------------------------------------------------
                         required time                         12.854    
                         arrival time                          -6.446    
  -------------------------------------------------------------------
                         slack                                  6.408    

Slack (MET) :             6.408ns  (required time - arrival time)
  Source:                 cable_delay_tester_i/ila_rhd/inst/ila_core_inst/u_ila_regs/U_XSDB_SLAVE/G_1PIPE_IFACE.s_daddr_r_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            cable_delay_tester_i/ila_rhd/inst/ila_core_inst/xsdb_memory_read_inst/read_addr_reg[5]/CE
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_pl_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_pl_0 rise@10.000ns - clk_pl_0 rise@0.000ns)
  Data Path Delay:        3.252ns  (logic 0.731ns (22.481%)  route 2.521ns (77.519%))
  Logic Levels:           4  (LUT4=2 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.132ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.818ns = ( 12.818 - 10.000 ) 
    Source Clock Delay      (SCD):    3.194ns
    Clock Pessimism Removal (CPR):    0.245ns
  Clock Uncertainty:      0.130ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.250ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      2.927ns (routing 1.576ns, distribution 1.351ns)
  Clock Net Delay (Destination): 2.602ns (routing 1.434ns, distribution 1.168ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  cable_delay_tester_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.229     0.229    cable_delay_tester_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y77        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.038     0.267 r  cable_delay_tester_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X1Y1 (CLOCK_ROOT)    net (fo=5884, routed)        2.927     3.194    cable_delay_tester_i/ila_rhd/inst/ila_core_inst/u_ila_regs/U_XSDB_SLAVE/sl_iport_i[1]
    SLICE_X38Y73         FDRE                                         r  cable_delay_tester_i/ila_rhd/inst/ila_core_inst/u_ila_regs/U_XSDB_SLAVE/G_1PIPE_IFACE.s_daddr_r_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X38Y73         FDRE (Prop_EFF_SLICEM_C_Q)
                                                      0.113     3.307 r  cable_delay_tester_i/ila_rhd/inst/ila_core_inst/u_ila_regs/U_XSDB_SLAVE/G_1PIPE_IFACE.s_daddr_r_reg[0]/Q
                         net (fo=202, routed)         1.465     4.772    cable_delay_tester_i/ila_rhd/inst/ila_core_inst/u_ila_regs/reg_stream_ffe/s_daddr_i[0]
    SLICE_X31Y84         LUT4 (Prop_A5LUT_SLICEM_I2_O)
                                                      0.225     4.997 f  cable_delay_tester_i/ila_rhd/inst/ila_core_inst/u_ila_regs/reg_stream_ffe/en_o_INST_0/O
                         net (fo=8, routed)           0.401     5.398    cable_delay_tester_i/ila_rhd/inst/ila_core_inst/xsdb_memory_read_inst/EN_I
    SLICE_X27Y87         LUT4 (Prop_C6LUT_SLICEL_I2_O)
                                                      0.187     5.585 r  cable_delay_tester_i/ila_rhd/inst/ila_core_inst/xsdb_memory_read_inst/current_state[0]_i_3/O
                         net (fo=1, routed)           0.152     5.737    cable_delay_tester_i/ila_rhd/inst/ila_core_inst/xsdb_memory_read_inst/current_state[0]_i_3_n_0
    SLICE_X27Y87         LUT6 (Prop_F6LUT_SLICEL_I1_O)
                                                      0.150     5.887 r  cable_delay_tester_i/ila_rhd/inst/ila_core_inst/xsdb_memory_read_inst/current_state[0]_i_1/O
                         net (fo=14, routed)          0.134     6.021    cable_delay_tester_i/ila_rhd/inst/ila_core_inst/xsdb_memory_read_inst/next_state__0[0]
    SLICE_X28Y87         LUT5 (Prop_F6LUT_SLICEM_I4_O)
                                                      0.056     6.077 r  cable_delay_tester_i/ila_rhd/inst/ila_core_inst/xsdb_memory_read_inst/read_addr[11]_i_1/O
                         net (fo=12, routed)          0.369     6.446    cable_delay_tester_i/ila_rhd/inst/ila_core_inst/xsdb_memory_read_inst/read_addr0
    SLICE_X27Y88         FDRE                                         r  cable_delay_tester_i/ila_rhd/inst/ila_core_inst/xsdb_memory_read_inst/read_addr_reg[5]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_pl_0 rise edge)
                                                     10.000    10.000 r  
    PS8_X0Y0             PS8                          0.000    10.000 r  cable_delay_tester_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.181    10.181    cable_delay_tester_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y77        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.035    10.216 r  cable_delay_tester_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X1Y1 (CLOCK_ROOT)    net (fo=5884, routed)        2.602    12.818    cable_delay_tester_i/ila_rhd/inst/ila_core_inst/xsdb_memory_read_inst/CLK_I
    SLICE_X27Y88         FDRE                                         r  cable_delay_tester_i/ila_rhd/inst/ila_core_inst/xsdb_memory_read_inst/read_addr_reg[5]/C
                         clock pessimism              0.245    13.063    
                         clock uncertainty           -0.130    12.933    
    SLICE_X27Y88         FDRE (Setup_EFF_SLICEL_C_CE)
                                                     -0.079    12.854    cable_delay_tester_i/ila_rhd/inst/ila_core_inst/xsdb_memory_read_inst/read_addr_reg[5]
  -------------------------------------------------------------------
                         required time                         12.854    
                         arrival time                          -6.446    
  -------------------------------------------------------------------
                         slack                                  6.408    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.013ns  (arrival time - required time)
  Source:                 cable_delay_tester_i/ila_rhs/inst/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/u_cap_window_counter/iwcnt_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            cable_delay_tester_i/ila_rhs/inst/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/captured_samples_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_pl_0
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (clk_pl_0 rise@0.000ns - clk_pl_0 rise@0.000ns)
  Data Path Delay:        0.326ns  (logic 0.112ns (34.312%)  route 0.214ns (65.688%))
  Logic Levels:           0  
  Clock Path Skew:        0.211ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.295ns
    Source Clock Delay      (SCD):    2.843ns
    Clock Pessimism Removal (CPR):    0.241ns
  Clock Net Delay (Source):      2.627ns (routing 1.434ns, distribution 1.193ns)
  Clock Net Delay (Destination): 3.028ns (routing 1.576ns, distribution 1.452ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  cable_delay_tester_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.181     0.181    cable_delay_tester_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y77        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.035     0.216 r  cable_delay_tester_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X1Y1 (CLOCK_ROOT)    net (fo=5884, routed)        2.627     2.843    cable_delay_tester_i/ila_rhs/inst/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/u_cap_window_counter/DESIGN_CLK_I
    SLICE_X39Y40         FDRE                                         r  cable_delay_tester_i/ila_rhs/inst/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/u_cap_window_counter/iwcnt_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X39Y40         FDRE (Prop_CFF_SLICEL_C_Q)
                                                      0.112     2.955 r  cable_delay_tester_i/ila_rhs/inst/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/u_cap_window_counter/iwcnt_reg[3]/Q
                         net (fo=9, routed)           0.214     3.169    cable_delay_tester_i/ila_rhs/inst/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/wcnt[3]
    SLICE_X41Y41         FDRE                                         r  cable_delay_tester_i/ila_rhs/inst/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/captured_samples_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  cable_delay_tester_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.229     0.229    cable_delay_tester_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y77        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.038     0.267 r  cable_delay_tester_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X1Y1 (CLOCK_ROOT)    net (fo=5884, routed)        3.028     3.295    cable_delay_tester_i/ila_rhs/inst/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/DESIGN_CLK_I
    SLICE_X41Y41         FDRE                                         r  cable_delay_tester_i/ila_rhs/inst/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/captured_samples_reg[3]/C
                         clock pessimism             -0.241     3.053    
    SLICE_X41Y41         FDRE (Hold_HFF2_SLICEM_C_D)
                                                      0.103     3.156    cable_delay_tester_i/ila_rhs/inst/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/captured_samples_reg[3]
  -------------------------------------------------------------------
                         required time                         -3.156    
                         arrival time                           3.169    
  -------------------------------------------------------------------
                         slack                                  0.013    

Slack (MET) :             0.017ns  (arrival time - required time)
  Source:                 cable_delay_tester_i/ila_rhd/inst/ila_core_inst/shifted_data_in_reg[8][21]/C
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            cable_delay_tester_i/ila_rhd/inst/ila_core_inst/ila_trace_memory_inst/SUBCORE_RAM_BLK_MEM_1.trace_block_memory/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_noinit.ram/DEVICE_8SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/DINPADINP[0]
                            (rising edge-triggered cell RAMB36E2 clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_pl_0
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (clk_pl_0 rise@0.000ns - clk_pl_0 rise@0.000ns)
  Data Path Delay:        0.236ns  (logic 0.111ns (47.104%)  route 0.125ns (52.896%))
  Logic Levels:           0  
  Clock Path Skew:        0.267ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.348ns
    Source Clock Delay      (SCD):    2.832ns
    Clock Pessimism Removal (CPR):    0.248ns
  Clock Net Delay (Source):      2.616ns (routing 1.434ns, distribution 1.182ns)
  Clock Net Delay (Destination): 3.081ns (routing 1.576ns, distribution 1.505ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  cable_delay_tester_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.181     0.181    cable_delay_tester_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y77        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.035     0.216 r  cable_delay_tester_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X1Y1 (CLOCK_ROOT)    net (fo=5884, routed)        2.616     2.832    cable_delay_tester_i/ila_rhd/inst/ila_core_inst/DESIGN_CLK_I
    SLICE_X28Y75         FDRE                                         r  cable_delay_tester_i/ila_rhd/inst/ila_core_inst/shifted_data_in_reg[8][21]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X28Y75         FDRE (Prop_FFF_SLICEM_C_Q)
                                                      0.111     2.943 r  cable_delay_tester_i/ila_rhd/inst/ila_core_inst/shifted_data_in_reg[8][21]/Q
                         net (fo=1, routed)           0.125     3.068    cable_delay_tester_i/ila_rhd/inst/ila_core_inst/ila_trace_memory_inst/SUBCORE_RAM_BLK_MEM_1.trace_block_memory/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_noinit.ram/dina[8]
    RAMB36_X0Y15         RAMB36E2                                     r  cable_delay_tester_i/ila_rhd/inst/ila_core_inst/ila_trace_memory_inst/SUBCORE_RAM_BLK_MEM_1.trace_block_memory/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_noinit.ram/DEVICE_8SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/DINPADINP[0]
  -------------------------------------------------------------------    -------------------

                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  cable_delay_tester_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.229     0.229    cable_delay_tester_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y77        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.038     0.267 r  cable_delay_tester_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X1Y1 (CLOCK_ROOT)    net (fo=5884, routed)        3.081     3.348    cable_delay_tester_i/ila_rhd/inst/ila_core_inst/ila_trace_memory_inst/SUBCORE_RAM_BLK_MEM_1.trace_block_memory/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_noinit.ram/clka
    RAMB36_X0Y15         RAMB36E2                                     r  cable_delay_tester_i/ila_rhd/inst/ila_core_inst/ila_trace_memory_inst/SUBCORE_RAM_BLK_MEM_1.trace_block_memory/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_noinit.ram/DEVICE_8SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKARDCLK
                         clock pessimism             -0.248     3.099    
    RAMB36_X0Y15         RAMB36E2 (Hold_RAMB36E2_RAMB36_CLKARDCLK_DINPADINP[0])
                                                     -0.048     3.051    cable_delay_tester_i/ila_rhd/inst/ila_core_inst/ila_trace_memory_inst/SUBCORE_RAM_BLK_MEM_1.trace_block_memory/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_noinit.ram/DEVICE_8SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram
  -------------------------------------------------------------------
                         required time                         -3.051    
                         arrival time                           3.068    
  -------------------------------------------------------------------
                         slack                                  0.017    

Slack (MET) :             0.017ns  (arrival time - required time)
  Source:                 cable_delay_tester_i/ila_rhd/inst/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[10].U_M/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/probeDelay1_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            cable_delay_tester_i/ila_rhd/inst/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[10].U_M/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/i_use_input_reg_eq1.probeDelay2_reg[7]/D
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_pl_0
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (clk_pl_0 rise@0.000ns - clk_pl_0 rise@0.000ns)
  Data Path Delay:        0.260ns  (logic 0.113ns (43.391%)  route 0.147ns (56.609%))
  Logic Levels:           0  
  Clock Path Skew:        0.140ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.180ns
    Source Clock Delay      (SCD):    2.844ns
    Clock Pessimism Removal (CPR):    0.196ns
  Clock Net Delay (Source):      2.628ns (routing 1.434ns, distribution 1.194ns)
  Clock Net Delay (Destination): 2.913ns (routing 1.576ns, distribution 1.337ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  cable_delay_tester_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.181     0.181    cable_delay_tester_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y77        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.035     0.216 r  cable_delay_tester_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X1Y1 (CLOCK_ROOT)    net (fo=5884, routed)        2.628     2.844    cable_delay_tester_i/ila_rhd/inst/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[10].U_M/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/CLK_I
    SLICE_X32Y59         FDRE                                         r  cable_delay_tester_i/ila_rhd/inst/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[10].U_M/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/probeDelay1_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X32Y59         FDRE (Prop_HFF2_SLICEM_C_Q)
                                                      0.113     2.957 r  cable_delay_tester_i/ila_rhd/inst/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[10].U_M/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/probeDelay1_reg[7]/Q
                         net (fo=3, routed)           0.147     3.105    cable_delay_tester_i/ila_rhd/inst/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[10].U_M/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/all_in[14]
    SLICE_X32Y60         FDRE                                         r  cable_delay_tester_i/ila_rhd/inst/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[10].U_M/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/i_use_input_reg_eq1.probeDelay2_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  cable_delay_tester_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.229     0.229    cable_delay_tester_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y77        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.038     0.267 r  cable_delay_tester_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X1Y1 (CLOCK_ROOT)    net (fo=5884, routed)        2.913     3.180    cable_delay_tester_i/ila_rhd/inst/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[10].U_M/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/CLK_I
    SLICE_X32Y60         FDRE                                         r  cable_delay_tester_i/ila_rhd/inst/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[10].U_M/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/i_use_input_reg_eq1.probeDelay2_reg[7]/C
                         clock pessimism             -0.196     2.984    
    SLICE_X32Y60         FDRE (Hold_HFF2_SLICEM_C_D)
                                                      0.103     3.087    cable_delay_tester_i/ila_rhd/inst/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[10].U_M/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/i_use_input_reg_eq1.probeDelay2_reg[7]
  -------------------------------------------------------------------
                         required time                         -3.087    
                         arrival time                           3.105    
  -------------------------------------------------------------------
                         slack                                  0.017    

Slack (MET) :             0.017ns  (arrival time - required time)
  Source:                 cable_delay_tester_i/jtag_axi_0/inst/jtag_axi_engine_u/u_xsdb_fifo_interface/xsdb2write_cmdfifo/tx_fifo_dataout_reg[53]/C
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            cable_delay_tester_i/jtag_axi_0/inst/jtag_axi_engine_u/wr_cmd_fifo_i/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_8SERIES.NO_BMM_INFO.SDP.WIDE_PRIM36_NO_ECC.ram/DINBDIN[21]
                            (rising edge-triggered cell RAMB36E2 clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_pl_0
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (clk_pl_0 rise@0.000ns - clk_pl_0 rise@0.000ns)
  Data Path Delay:        0.208ns  (logic 0.112ns (53.846%)  route 0.096ns (46.154%))
  Logic Levels:           0  
  Clock Path Skew:        0.239ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.441ns
    Source Clock Delay      (SCD):    2.956ns
    Clock Pessimism Removal (CPR):    0.246ns
  Clock Net Delay (Source):      2.740ns (routing 1.434ns, distribution 1.306ns)
  Clock Net Delay (Destination): 3.174ns (routing 1.576ns, distribution 1.598ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  cable_delay_tester_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.181     0.181    cable_delay_tester_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y77        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.035     0.216 r  cable_delay_tester_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X1Y1 (CLOCK_ROOT)    net (fo=5884, routed)        2.740     2.956    cable_delay_tester_i/jtag_axi_0/inst/jtag_axi_engine_u/u_xsdb_fifo_interface/xsdb2write_cmdfifo/s_dclk_o
    SLICE_X48Y43         FDRE                                         r  cable_delay_tester_i/jtag_axi_0/inst/jtag_axi_engine_u/u_xsdb_fifo_interface/xsdb2write_cmdfifo/tx_fifo_dataout_reg[53]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X48Y43         FDRE (Prop_BFF_SLICEL_C_Q)
                                                      0.112     3.068 r  cable_delay_tester_i/jtag_axi_0/inst/jtag_axi_engine_u/u_xsdb_fifo_interface/xsdb2write_cmdfifo/tx_fifo_dataout_reg[53]/Q
                         net (fo=1, routed)           0.096     3.164    cable_delay_tester_i/jtag_axi_0/inst/jtag_axi_engine_u/wr_cmd_fifo_i/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_8SERIES.NO_BMM_INFO.SDP.WIDE_PRIM36_NO_ECC.ram_1[53]
    RAMB36_X1Y8          RAMB36E2                                     r  cable_delay_tester_i/jtag_axi_0/inst/jtag_axi_engine_u/wr_cmd_fifo_i/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_8SERIES.NO_BMM_INFO.SDP.WIDE_PRIM36_NO_ECC.ram/DINBDIN[21]
  -------------------------------------------------------------------    -------------------

                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  cable_delay_tester_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.229     0.229    cable_delay_tester_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y77        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.038     0.267 r  cable_delay_tester_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X1Y1 (CLOCK_ROOT)    net (fo=5884, routed)        3.174     3.441    cable_delay_tester_i/jtag_axi_0/inst/jtag_axi_engine_u/wr_cmd_fifo_i/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/s_dclk_o
    RAMB36_X1Y8          RAMB36E2                                     r  cable_delay_tester_i/jtag_axi_0/inst/jtag_axi_engine_u/wr_cmd_fifo_i/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_8SERIES.NO_BMM_INFO.SDP.WIDE_PRIM36_NO_ECC.ram/CLKBWRCLK
                         clock pessimism             -0.246     3.195    
    RAMB36_X1Y8          RAMB36E2 (Hold_RAMB36E2_RAMB36_CLKBWRCLK_DINBDIN[21])
                                                     -0.048     3.147    cable_delay_tester_i/jtag_axi_0/inst/jtag_axi_engine_u/wr_cmd_fifo_i/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_8SERIES.NO_BMM_INFO.SDP.WIDE_PRIM36_NO_ECC.ram
  -------------------------------------------------------------------
                         required time                         -3.147    
                         arrival time                           3.164    
  -------------------------------------------------------------------
                         slack                                  0.017    

Slack (MET) :             0.019ns  (arrival time - required time)
  Source:                 cable_delay_tester_i/ila_rhd/inst/ila_core_inst/u_ila_regs/U_XSDB_SLAVE/reg_do_reg[12]/C
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            cable_delay_tester_i/ila_rhd/inst/ila_core_inst/u_ila_regs/U_XSDB_SLAVE/G_1PIPE_IFACE.s_do_r_reg[12]/D
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_pl_0
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (clk_pl_0 rise@0.000ns - clk_pl_0 rise@0.000ns)
  Data Path Delay:        0.333ns  (logic 0.167ns (50.150%)  route 0.166ns (49.850%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.213ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.299ns
    Source Clock Delay      (SCD):    2.837ns
    Clock Pessimism Removal (CPR):    0.248ns
  Clock Net Delay (Source):      2.621ns (routing 1.434ns, distribution 1.187ns)
  Clock Net Delay (Destination): 3.032ns (routing 1.576ns, distribution 1.456ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  cable_delay_tester_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.181     0.181    cable_delay_tester_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y77        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.035     0.216 r  cable_delay_tester_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X1Y1 (CLOCK_ROOT)    net (fo=5884, routed)        2.621     2.837    cable_delay_tester_i/ila_rhd/inst/ila_core_inst/u_ila_regs/U_XSDB_SLAVE/sl_iport_i[1]
    SLICE_X40Y76         FDRE                                         r  cable_delay_tester_i/ila_rhd/inst/ila_core_inst/u_ila_regs/U_XSDB_SLAVE/reg_do_reg[12]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X40Y76         FDRE (Prop_DFF_SLICEM_C_Q)
                                                      0.112     2.949 r  cable_delay_tester_i/ila_rhd/inst/ila_core_inst/u_ila_regs/U_XSDB_SLAVE/reg_do_reg[12]/Q
                         net (fo=1, routed)           0.128     3.077    cable_delay_tester_i/ila_rhd/inst/ila_core_inst/u_ila_regs/U_XSDB_SLAVE/reg_do_reg_n_0_[12]
    SLICE_X41Y75         LUT3 (Prop_H6LUT_SLICEM_I0_O)
                                                      0.055     3.132 r  cable_delay_tester_i/ila_rhd/inst/ila_core_inst/u_ila_regs/U_XSDB_SLAVE/G_1PIPE_IFACE.s_do_r[12]_i_1/O
                         net (fo=1, routed)           0.038     3.170    cable_delay_tester_i/ila_rhd/inst/ila_core_inst/u_ila_regs/U_XSDB_SLAVE/p_0_in[12]
    SLICE_X41Y75         FDRE                                         r  cable_delay_tester_i/ila_rhd/inst/ila_core_inst/u_ila_regs/U_XSDB_SLAVE/G_1PIPE_IFACE.s_do_r_reg[12]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  cable_delay_tester_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.229     0.229    cable_delay_tester_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y77        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.038     0.267 r  cable_delay_tester_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X1Y1 (CLOCK_ROOT)    net (fo=5884, routed)        3.032     3.299    cable_delay_tester_i/ila_rhd/inst/ila_core_inst/u_ila_regs/U_XSDB_SLAVE/sl_iport_i[1]
    SLICE_X41Y75         FDRE                                         r  cable_delay_tester_i/ila_rhd/inst/ila_core_inst/u_ila_regs/U_XSDB_SLAVE/G_1PIPE_IFACE.s_do_r_reg[12]/C
                         clock pessimism             -0.248     3.050    
    SLICE_X41Y75         FDRE (Hold_HFF_SLICEM_C_D)
                                                      0.101     3.151    cable_delay_tester_i/ila_rhd/inst/ila_core_inst/u_ila_regs/U_XSDB_SLAVE/G_1PIPE_IFACE.s_do_r_reg[12]
  -------------------------------------------------------------------
                         required time                         -3.151    
                         arrival time                           3.170    
  -------------------------------------------------------------------
                         slack                                  0.019    

Slack (MET) :             0.020ns  (arrival time - required time)
  Source:                 cable_delay_tester_i/ila_rhs/inst/ila_core_inst/shifted_data_in_reg[7][79]_srl8_srlopt/C
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            cable_delay_tester_i/ila_rhs/inst/ila_core_inst/shifted_data_in_reg[7][79]_srl8/D
                            (rising edge-triggered cell SRL16E clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_pl_0
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (clk_pl_0 rise@0.000ns - clk_pl_0 rise@0.000ns)
  Data Path Delay:        0.245ns  (logic 0.112ns (45.714%)  route 0.133ns (54.286%))
  Logic Levels:           0  
  Clock Path Skew:        0.121ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.206ns
    Source Clock Delay      (SCD):    2.847ns
    Clock Pessimism Removal (CPR):    0.238ns
  Clock Net Delay (Source):      2.631ns (routing 1.434ns, distribution 1.197ns)
  Clock Net Delay (Destination): 2.939ns (routing 1.576ns, distribution 1.363ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  cable_delay_tester_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.181     0.181    cable_delay_tester_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y77        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.035     0.216 r  cable_delay_tester_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X1Y1 (CLOCK_ROOT)    net (fo=5884, routed)        2.631     2.847    cable_delay_tester_i/ila_rhs/inst/ila_core_inst/DESIGN_CLK_I
    SLICE_X35Y55         FDRE                                         r  cable_delay_tester_i/ila_rhs/inst/ila_core_inst/shifted_data_in_reg[7][79]_srl8_srlopt/C
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y55         FDRE (Prop_AFF_SLICEM_C_Q)
                                                      0.112     2.959 r  cable_delay_tester_i/ila_rhs/inst/ila_core_inst/shifted_data_in_reg[7][79]_srl8_srlopt/Q
                         net (fo=1, routed)           0.133     3.092    cable_delay_tester_i/ila_rhs/inst/ila_core_inst/srlopt_n_7
    SLICE_X34Y54         SRL16E                                       r  cable_delay_tester_i/ila_rhs/inst/ila_core_inst/shifted_data_in_reg[7][79]_srl8/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  cable_delay_tester_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.229     0.229    cable_delay_tester_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y77        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.038     0.267 r  cable_delay_tester_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X1Y1 (CLOCK_ROOT)    net (fo=5884, routed)        2.939     3.206    cable_delay_tester_i/ila_rhs/inst/ila_core_inst/DESIGN_CLK_I
    SLICE_X34Y54         SRL16E                                       r  cable_delay_tester_i/ila_rhs/inst/ila_core_inst/shifted_data_in_reg[7][79]_srl8/CLK
                         clock pessimism             -0.238     2.968    
    SLICE_X34Y54         SRL16E (Hold_H5LUT_SLICEM_CLK_D)
                                                      0.104     3.072    cable_delay_tester_i/ila_rhs/inst/ila_core_inst/shifted_data_in_reg[7][79]_srl8
  -------------------------------------------------------------------
                         required time                         -3.072    
                         arrival time                           3.092    
  -------------------------------------------------------------------
                         slack                                  0.020    

Slack (MET) :             0.021ns  (arrival time - required time)
  Source:                 cable_delay_tester_i/jtag_axi_0/inst/jtag_axi_engine_u/u_xsdb_fifo_interface/xsdb2txfifo_i/shift_reg_reg[13]/C
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            cable_delay_tester_i/jtag_axi_0/inst/jtag_axi_engine_u/u_xsdb_fifo_interface/xsdb2txfifo_i/tx_fifo_dataout_reg[13]/D
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_pl_0
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (clk_pl_0 rise@0.000ns - clk_pl_0 rise@0.000ns)
  Data Path Delay:        0.234ns  (logic 0.112ns (47.863%)  route 0.122ns (52.137%))
  Logic Levels:           0  
  Clock Path Skew:        0.111ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.269ns
    Source Clock Delay      (SCD):    2.915ns
    Clock Pessimism Removal (CPR):    0.243ns
  Clock Net Delay (Source):      2.699ns (routing 1.434ns, distribution 1.265ns)
  Clock Net Delay (Destination): 3.002ns (routing 1.576ns, distribution 1.426ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  cable_delay_tester_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.181     0.181    cable_delay_tester_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y77        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.035     0.216 r  cable_delay_tester_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X1Y1 (CLOCK_ROOT)    net (fo=5884, routed)        2.699     2.915    cable_delay_tester_i/jtag_axi_0/inst/jtag_axi_engine_u/u_xsdb_fifo_interface/xsdb2txfifo_i/s_dclk_o
    SLICE_X43Y33         FDRE                                         r  cable_delay_tester_i/jtag_axi_0/inst/jtag_axi_engine_u/u_xsdb_fifo_interface/xsdb2txfifo_i/shift_reg_reg[13]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y33         FDRE (Prop_EFF_SLICEM_C_Q)
                                                      0.112     3.027 r  cable_delay_tester_i/jtag_axi_0/inst/jtag_axi_engine_u/u_xsdb_fifo_interface/xsdb2txfifo_i/shift_reg_reg[13]/Q
                         net (fo=1, routed)           0.122     3.149    cable_delay_tester_i/jtag_axi_0/inst/jtag_axi_engine_u/u_xsdb_fifo_interface/xsdb2txfifo_i/shift_reg[13]
    SLICE_X41Y33         FDRE                                         r  cable_delay_tester_i/jtag_axi_0/inst/jtag_axi_engine_u/u_xsdb_fifo_interface/xsdb2txfifo_i/tx_fifo_dataout_reg[13]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  cable_delay_tester_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.229     0.229    cable_delay_tester_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y77        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.038     0.267 r  cable_delay_tester_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X1Y1 (CLOCK_ROOT)    net (fo=5884, routed)        3.002     3.269    cable_delay_tester_i/jtag_axi_0/inst/jtag_axi_engine_u/u_xsdb_fifo_interface/xsdb2txfifo_i/s_dclk_o
    SLICE_X41Y33         FDRE                                         r  cable_delay_tester_i/jtag_axi_0/inst/jtag_axi_engine_u/u_xsdb_fifo_interface/xsdb2txfifo_i/tx_fifo_dataout_reg[13]/C
                         clock pessimism             -0.243     3.026    
    SLICE_X41Y33         FDRE (Hold_EFF2_SLICEM_C_D)
                                                      0.102     3.128    cable_delay_tester_i/jtag_axi_0/inst/jtag_axi_engine_u/u_xsdb_fifo_interface/xsdb2txfifo_i/tx_fifo_dataout_reg[13]
  -------------------------------------------------------------------
                         required time                         -3.128    
                         arrival time                           3.149    
  -------------------------------------------------------------------
                         slack                                  0.021    

Slack (MET) :             0.021ns  (arrival time - required time)
  Source:                 cable_delay_tester_i/jtag_axi_0/inst/jtag_axi_engine_u/u_xsdb_fifo_interface/xsdb2txfifo_i/shift_reg_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            cable_delay_tester_i/jtag_axi_0/inst/jtag_axi_engine_u/u_xsdb_fifo_interface/xsdb2txfifo_i/tx_fifo_dataout_reg[6]/D
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_pl_0
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (clk_pl_0 rise@0.000ns - clk_pl_0 rise@0.000ns)
  Data Path Delay:        0.212ns  (logic 0.111ns (52.358%)  route 0.101ns (47.641%))
  Logic Levels:           0  
  Clock Path Skew:        0.089ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.244ns
    Source Clock Delay      (SCD):    2.912ns
    Clock Pessimism Removal (CPR):    0.243ns
  Clock Net Delay (Source):      2.696ns (routing 1.434ns, distribution 1.262ns)
  Clock Net Delay (Destination): 2.977ns (routing 1.576ns, distribution 1.401ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  cable_delay_tester_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.181     0.181    cable_delay_tester_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y77        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.035     0.216 r  cable_delay_tester_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X1Y1 (CLOCK_ROOT)    net (fo=5884, routed)        2.696     2.912    cable_delay_tester_i/jtag_axi_0/inst/jtag_axi_engine_u/u_xsdb_fifo_interface/xsdb2txfifo_i/s_dclk_o
    SLICE_X43Y30         FDRE                                         r  cable_delay_tester_i/jtag_axi_0/inst/jtag_axi_engine_u/u_xsdb_fifo_interface/xsdb2txfifo_i/shift_reg_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y30         FDRE (Prop_FFF_SLICEM_C_Q)
                                                      0.111     3.023 r  cable_delay_tester_i/jtag_axi_0/inst/jtag_axi_engine_u/u_xsdb_fifo_interface/xsdb2txfifo_i/shift_reg_reg[6]/Q
                         net (fo=1, routed)           0.101     3.124    cable_delay_tester_i/jtag_axi_0/inst/jtag_axi_engine_u/u_xsdb_fifo_interface/xsdb2txfifo_i/shift_reg[6]
    SLICE_X42Y30         FDRE                                         r  cable_delay_tester_i/jtag_axi_0/inst/jtag_axi_engine_u/u_xsdb_fifo_interface/xsdb2txfifo_i/tx_fifo_dataout_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  cable_delay_tester_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.229     0.229    cable_delay_tester_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y77        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.038     0.267 r  cable_delay_tester_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X1Y1 (CLOCK_ROOT)    net (fo=5884, routed)        2.977     3.244    cable_delay_tester_i/jtag_axi_0/inst/jtag_axi_engine_u/u_xsdb_fifo_interface/xsdb2txfifo_i/s_dclk_o
    SLICE_X42Y30         FDRE                                         r  cable_delay_tester_i/jtag_axi_0/inst/jtag_axi_engine_u/u_xsdb_fifo_interface/xsdb2txfifo_i/tx_fifo_dataout_reg[6]/C
                         clock pessimism             -0.243     3.001    
    SLICE_X42Y30         FDRE (Hold_EFF2_SLICEL_C_D)
                                                      0.102     3.103    cable_delay_tester_i/jtag_axi_0/inst/jtag_axi_engine_u/u_xsdb_fifo_interface/xsdb2txfifo_i/tx_fifo_dataout_reg[6]
  -------------------------------------------------------------------
                         required time                         -3.103    
                         arrival time                           3.124    
  -------------------------------------------------------------------
                         slack                                  0.021    

Slack (MET) :             0.021ns  (arrival time - required time)
  Source:                 cable_delay_tester_i/jtag_axi_0/inst/jtag_axi_engine_u/u_xsdb_fifo_interface/xsdb2read_cmdfifo/tx_fifo_dataout_reg[51]/C
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            cable_delay_tester_i/jtag_axi_0/inst/jtag_axi_engine_u/rd_cmd_fifo_i/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_8SERIES.NO_BMM_INFO.SDP.WIDE_PRIM36_NO_ECC.ram/DINBDIN[19]
                            (rising edge-triggered cell RAMB36E2 clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_pl_0
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (clk_pl_0 rise@0.000ns - clk_pl_0 rise@0.000ns)
  Data Path Delay:        0.208ns  (logic 0.114ns (54.808%)  route 0.094ns (45.192%))
  Logic Levels:           0  
  Clock Path Skew:        0.235ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.429ns
    Source Clock Delay      (SCD):    2.948ns
    Clock Pessimism Removal (CPR):    0.246ns
  Clock Net Delay (Source):      2.732ns (routing 1.434ns, distribution 1.298ns)
  Clock Net Delay (Destination): 3.162ns (routing 1.576ns, distribution 1.586ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  cable_delay_tester_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.181     0.181    cable_delay_tester_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y77        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.035     0.216 r  cable_delay_tester_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X1Y1 (CLOCK_ROOT)    net (fo=5884, routed)        2.732     2.948    cable_delay_tester_i/jtag_axi_0/inst/jtag_axi_engine_u/u_xsdb_fifo_interface/xsdb2read_cmdfifo/s_dclk_o
    SLICE_X48Y33         FDRE                                         r  cable_delay_tester_i/jtag_axi_0/inst/jtag_axi_engine_u/u_xsdb_fifo_interface/xsdb2read_cmdfifo/tx_fifo_dataout_reg[51]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X48Y33         FDRE (Prop_GFF2_SLICEL_C_Q)
                                                      0.114     3.062 r  cable_delay_tester_i/jtag_axi_0/inst/jtag_axi_engine_u/u_xsdb_fifo_interface/xsdb2read_cmdfifo/tx_fifo_dataout_reg[51]/Q
                         net (fo=1, routed)           0.094     3.156    cable_delay_tester_i/jtag_axi_0/inst/jtag_axi_engine_u/rd_cmd_fifo_i/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/Q[51]
    RAMB36_X1Y6          RAMB36E2                                     r  cable_delay_tester_i/jtag_axi_0/inst/jtag_axi_engine_u/rd_cmd_fifo_i/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_8SERIES.NO_BMM_INFO.SDP.WIDE_PRIM36_NO_ECC.ram/DINBDIN[19]
  -------------------------------------------------------------------    -------------------

                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  cable_delay_tester_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.229     0.229    cable_delay_tester_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y77        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.038     0.267 r  cable_delay_tester_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X1Y1 (CLOCK_ROOT)    net (fo=5884, routed)        3.162     3.429    cable_delay_tester_i/jtag_axi_0/inst/jtag_axi_engine_u/rd_cmd_fifo_i/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/s_dclk_o
    RAMB36_X1Y6          RAMB36E2                                     r  cable_delay_tester_i/jtag_axi_0/inst/jtag_axi_engine_u/rd_cmd_fifo_i/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_8SERIES.NO_BMM_INFO.SDP.WIDE_PRIM36_NO_ECC.ram/CLKBWRCLK
                         clock pessimism             -0.246     3.183    
    RAMB36_X1Y6          RAMB36E2 (Hold_RAMB36E2_RAMB36_CLKBWRCLK_DINBDIN[19])
                                                     -0.048     3.135    cable_delay_tester_i/jtag_axi_0/inst/jtag_axi_engine_u/rd_cmd_fifo_i/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_8SERIES.NO_BMM_INFO.SDP.WIDE_PRIM36_NO_ECC.ram
  -------------------------------------------------------------------
                         required time                         -3.135    
                         arrival time                           3.156    
  -------------------------------------------------------------------
                         slack                                  0.021    

Slack (MET) :             0.022ns  (arrival time - required time)
  Source:                 cable_delay_tester_i/ila_rhs/inst/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/u_cap_window_counter/iwcnt_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            cable_delay_tester_i/ila_rhs/inst/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/captured_samples_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_pl_0
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (clk_pl_0 rise@0.000ns - clk_pl_0 rise@0.000ns)
  Data Path Delay:        0.352ns  (logic 0.112ns (31.834%)  route 0.240ns (68.166%))
  Logic Levels:           0  
  Clock Path Skew:        0.226ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.298ns
    Source Clock Delay      (SCD):    2.830ns
    Clock Pessimism Removal (CPR):    0.241ns
  Clock Net Delay (Source):      2.614ns (routing 1.434ns, distribution 1.180ns)
  Clock Net Delay (Destination): 3.031ns (routing 1.576ns, distribution 1.455ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  cable_delay_tester_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.181     0.181    cable_delay_tester_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y77        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.035     0.216 r  cable_delay_tester_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X1Y1 (CLOCK_ROOT)    net (fo=5884, routed)        2.614     2.830    cable_delay_tester_i/ila_rhs/inst/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/u_cap_window_counter/DESIGN_CLK_I
    SLICE_X40Y41         FDRE                                         r  cable_delay_tester_i/ila_rhs/inst/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/u_cap_window_counter/iwcnt_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X40Y41         FDRE (Prop_HFF_SLICEM_C_Q)
                                                      0.112     2.942 r  cable_delay_tester_i/ila_rhs/inst/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/u_cap_window_counter/iwcnt_reg[0]/Q
                         net (fo=10, routed)          0.240     3.182    cable_delay_tester_i/ila_rhs/inst/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/wcnt[0]
    SLICE_X41Y44         FDRE                                         r  cable_delay_tester_i/ila_rhs/inst/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/captured_samples_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  cable_delay_tester_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.229     0.229    cable_delay_tester_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y77        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.038     0.267 r  cable_delay_tester_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X1Y1 (CLOCK_ROOT)    net (fo=5884, routed)        3.031     3.298    cable_delay_tester_i/ila_rhs/inst/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/DESIGN_CLK_I
    SLICE_X41Y44         FDRE                                         r  cable_delay_tester_i/ila_rhs/inst/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/captured_samples_reg[0]/C
                         clock pessimism             -0.241     3.056    
    SLICE_X41Y44         FDRE (Hold_HFF2_SLICEM_C_D)
                                                      0.103     3.159    cable_delay_tester_i/ila_rhs/inst/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/captured_samples_reg[0]
  -------------------------------------------------------------------
                         required time                         -3.159    
                         arrival time                           3.182    
  -------------------------------------------------------------------
                         slack                                  0.022    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk_pl_0
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { cable_delay_tester_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0] }

Check Type        Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location      Pin
Min Period        n/a     PS8/MAXIGP2ACLK     n/a            3.000         10.000      7.000      PS8_X0Y0      cable_delay_tester_i/zynq_ultra_ps_e_0/inst/PS8_i/MAXIGP2ACLK
Min Period        n/a     PS8/SAXIGP0RCLK     n/a            3.000         10.000      7.000      PS8_X0Y0      cable_delay_tester_i/zynq_ultra_ps_e_0/inst/PS8_i/SAXIGP0RCLK
Min Period        n/a     PS8/SAXIGP0WCLK     n/a            3.000         10.000      7.000      PS8_X0Y0      cable_delay_tester_i/zynq_ultra_ps_e_0/inst/PS8_i/SAXIGP0WCLK
Min Period        n/a     RAMB18E2/CLKARDCLK  n/a            1.960         10.000      8.040      RAMB18_X0Y36  cable_delay_tester_i/ila_rhd/inst/ila_core_inst/ila_trace_memory_inst/SUBCORE_RAM_BLK_MEM_1.trace_block_memory/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_8SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM18.ram/CLKARDCLK
Min Period        n/a     RAMB18E2/CLKBWRCLK  n/a            1.960         10.000      8.040      RAMB18_X0Y36  cable_delay_tester_i/ila_rhd/inst/ila_core_inst/ila_trace_memory_inst/SUBCORE_RAM_BLK_MEM_1.trace_block_memory/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_8SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM18.ram/CLKBWRCLK
Min Period        n/a     RAMB36E2/CLKARDCLK  n/a            1.960         10.000      8.040      RAMB36_X0Y16  cable_delay_tester_i/ila_rhd/inst/ila_core_inst/ila_trace_memory_inst/SUBCORE_RAM_BLK_MEM_1.trace_block_memory/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/DEVICE_8SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKARDCLK
Min Period        n/a     RAMB36E2/CLKBWRCLK  n/a            1.960         10.000      8.040      RAMB36_X0Y16  cable_delay_tester_i/ila_rhd/inst/ila_core_inst/ila_trace_memory_inst/SUBCORE_RAM_BLK_MEM_1.trace_block_memory/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/DEVICE_8SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKBWRCLK
Min Period        n/a     RAMB36E2/CLKARDCLK  n/a            1.960         10.000      8.040      RAMB36_X0Y15  cable_delay_tester_i/ila_rhd/inst/ila_core_inst/ila_trace_memory_inst/SUBCORE_RAM_BLK_MEM_1.trace_block_memory/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_noinit.ram/DEVICE_8SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKARDCLK
Min Period        n/a     RAMB36E2/CLKBWRCLK  n/a            1.960         10.000      8.040      RAMB36_X0Y15  cable_delay_tester_i/ila_rhd/inst/ila_core_inst/ila_trace_memory_inst/SUBCORE_RAM_BLK_MEM_1.trace_block_memory/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_noinit.ram/DEVICE_8SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKBWRCLK
Min Period        n/a     RAMB36E2/CLKARDCLK  n/a            1.960         10.000      8.040      RAMB36_X0Y17  cable_delay_tester_i/ila_rhd/inst/ila_core_inst/ila_trace_memory_inst/SUBCORE_RAM_BLK_MEM_1.trace_block_memory/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[3].ram.r/prim_noinit.ram/DEVICE_8SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKARDCLK
Low Pulse Width   Slow    PS8/MAXIGP2ACLK     n/a            1.500         5.000       3.500      PS8_X0Y0      cable_delay_tester_i/zynq_ultra_ps_e_0/inst/PS8_i/MAXIGP2ACLK
Low Pulse Width   Fast    PS8/MAXIGP2ACLK     n/a            1.500         5.000       3.500      PS8_X0Y0      cable_delay_tester_i/zynq_ultra_ps_e_0/inst/PS8_i/MAXIGP2ACLK
Low Pulse Width   Slow    PS8/SAXIGP0RCLK     n/a            1.500         5.000       3.500      PS8_X0Y0      cable_delay_tester_i/zynq_ultra_ps_e_0/inst/PS8_i/SAXIGP0RCLK
Low Pulse Width   Fast    PS8/SAXIGP0RCLK     n/a            1.500         5.000       3.500      PS8_X0Y0      cable_delay_tester_i/zynq_ultra_ps_e_0/inst/PS8_i/SAXIGP0RCLK
Low Pulse Width   Slow    PS8/SAXIGP0WCLK     n/a            1.500         5.000       3.500      PS8_X0Y0      cable_delay_tester_i/zynq_ultra_ps_e_0/inst/PS8_i/SAXIGP0WCLK
Low Pulse Width   Fast    PS8/SAXIGP0WCLK     n/a            1.500         5.000       3.500      PS8_X0Y0      cable_delay_tester_i/zynq_ultra_ps_e_0/inst/PS8_i/SAXIGP0WCLK
Low Pulse Width   Slow    SRL16E/CLK          n/a            0.762         5.000       4.238      SLICE_X29Y72  cable_delay_tester_i/ila_rhd/inst/ila_core_inst/shifted_data_in_reg[7][0]_srl8/CLK
Low Pulse Width   Fast    SRL16E/CLK          n/a            0.762         5.000       4.238      SLICE_X29Y72  cable_delay_tester_i/ila_rhd/inst/ila_core_inst/shifted_data_in_reg[7][0]_srl8/CLK
Low Pulse Width   Slow    SRL16E/CLK          n/a            0.762         5.000       4.238      SLICE_X29Y72  cable_delay_tester_i/ila_rhd/inst/ila_core_inst/shifted_data_in_reg[7][10]_srl8/CLK
Low Pulse Width   Fast    SRL16E/CLK          n/a            0.762         5.000       4.238      SLICE_X29Y72  cable_delay_tester_i/ila_rhd/inst/ila_core_inst/shifted_data_in_reg[7][10]_srl8/CLK
High Pulse Width  Slow    PS8/MAXIGP2ACLK     n/a            1.500         5.000       3.500      PS8_X0Y0      cable_delay_tester_i/zynq_ultra_ps_e_0/inst/PS8_i/MAXIGP2ACLK
High Pulse Width  Fast    PS8/MAXIGP2ACLK     n/a            1.500         5.000       3.500      PS8_X0Y0      cable_delay_tester_i/zynq_ultra_ps_e_0/inst/PS8_i/MAXIGP2ACLK
High Pulse Width  Slow    PS8/SAXIGP0RCLK     n/a            1.500         5.000       3.500      PS8_X0Y0      cable_delay_tester_i/zynq_ultra_ps_e_0/inst/PS8_i/SAXIGP0RCLK
High Pulse Width  Fast    PS8/SAXIGP0RCLK     n/a            1.500         5.000       3.500      PS8_X0Y0      cable_delay_tester_i/zynq_ultra_ps_e_0/inst/PS8_i/SAXIGP0RCLK
High Pulse Width  Slow    PS8/SAXIGP0WCLK     n/a            1.500         5.000       3.500      PS8_X0Y0      cable_delay_tester_i/zynq_ultra_ps_e_0/inst/PS8_i/SAXIGP0WCLK
High Pulse Width  Fast    PS8/SAXIGP0WCLK     n/a            1.500         5.000       3.500      PS8_X0Y0      cable_delay_tester_i/zynq_ultra_ps_e_0/inst/PS8_i/SAXIGP0WCLK
High Pulse Width  Slow    SRL16E/CLK          n/a            0.762         5.000       4.238      SLICE_X29Y72  cable_delay_tester_i/ila_rhd/inst/ila_core_inst/shifted_data_in_reg[7][0]_srl8/CLK
High Pulse Width  Fast    SRL16E/CLK          n/a            0.762         5.000       4.238      SLICE_X29Y72  cable_delay_tester_i/ila_rhd/inst/ila_core_inst/shifted_data_in_reg[7][0]_srl8/CLK
High Pulse Width  Slow    SRL16E/CLK          n/a            0.762         5.000       4.238      SLICE_X29Y72  cable_delay_tester_i/ila_rhd/inst/ila_core_inst/shifted_data_in_reg[7][10]_srl8/CLK
High Pulse Width  Fast    SRL16E/CLK          n/a            0.762         5.000       4.238      SLICE_X29Y72  cable_delay_tester_i/ila_rhd/inst/ila_core_inst/shifted_data_in_reg[7][10]_srl8/CLK



---------------------------------------------------------------------------------------------------
From Clock:  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK
  To Clock:  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK

Setup :            0  Failing Endpoints,  Worst Slack       12.719ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.016ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack       24.238ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             12.719ns  (required time - arrival time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/iTDO_reg/C
                            (rising edge-triggered cell FDRE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TDO
                            (falling edge-triggered cell BSCANE2 clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            25.000ns  (dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK fall@25.000ns - dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK rise@0.000ns)
  Data Path Delay:        2.668ns  (logic 0.492ns (18.441%)  route 2.176ns (81.559%))
  Logic Levels:           2  (LUT3=1 LUT6=1)
  Clock Path Skew:        -9.378ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.000ns = ( 25.000 - 25.000 ) 
    Source Clock Delay      (SCD):    9.378ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.235ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE + DCD
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
    Duty Cycle Distortion   (DCD):    0.200ns
  Clock Net Delay (Source):      2.226ns (routing 1.131ns, distribution 1.095ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK rise edge)
                                                      0.000     0.000 r  
    CONFIG_SITE_X0Y0     BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK
    CONFIG_SITE_X0Y0     BSCANE2 (Prop_BSCAN1_CONFIG_SITE_INTERNAL_TCK_TCK)
                                                      4.800     4.800 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           2.308     7.108    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCE_X0Y14         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.044     7.152 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
    X2Y1 (CLOCK_ROOT)    net (fo=486, routed)         2.226     9.378    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/m_bscan_tck[0]
    SLICE_X45Y79         FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/iTDO_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X45Y79         FDRE (Prop_DFF_SLICEM_C_Q)
                                                      0.116     9.494 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/iTDO_reg/Q
                         net (fo=1, routed)           1.403    10.897    dbg_hub/inst/BSCANID.u_xsdbm_id/TDO
    SLICE_X50Y161        LUT3 (Prop_E6LUT_SLICEL_I2_O)
                                                      0.223    11.120 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch_i_1/O
                         net (fo=2, routed)           0.220    11.340    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/m_bscan_tdo[0]
    SLICE_X49Y163        LUT6 (Prop_H6LUT_SLICEL_I5_O)
                                                      0.153    11.493 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/s_bscan_tdo_INST_0/O
                         net (fo=1, routed)           0.553    12.046    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/TDO
    CONFIG_SITE_X0Y0     BSCANE2                                      r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TDO
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK fall edge)
                                                     25.000    25.000 f  
    CONFIG_SITE_X0Y0     BSCANE2                      0.000    25.000 f  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK
                         clock pessimism              0.000    25.000    
                         clock uncertainty           -0.235    24.765    
    CONFIG_SITE_X0Y0     BSCANE2 (Setup_BSCAN1_CONFIG_SITE_INTERNAL_TCK_TDO)
                                                      0.000    24.765    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst
  -------------------------------------------------------------------
                         required time                         24.765    
                         arrival time                         -12.046    
  -------------------------------------------------------------------
                         slack                                 12.719    

Slack (MET) :             20.025ns  (required time - arrival time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK
                            (falling edge-triggered cell BSCANE2 clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_STAT/iSTAT_CNT_reg[0]/R
                            (rising edge-triggered cell FDRE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK
  Path Type:              Setup (Max at Fast Process Corner)
  Requirement:            25.000ns  (dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK rise@50.000ns - dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK fall@25.000ns)
  Data Path Delay:        7.427ns  (logic 6.044ns (81.382%)  route 1.383ns (18.618%))
  Logic Levels:           3  (LUT4=1 LUT5=2)
  Clock Path Skew:        2.737ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.737ns = ( 52.737 - 50.000 ) 
    Source Clock Delay      (SCD):    0.000ns = ( 25.000 - 25.000 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.235ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE + DCD
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
    Duty Cycle Distortion   (DCD):    0.200ns
  Clock Net Delay (Destination): 1.227ns (routing 0.637ns, distribution 0.590ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK fall edge)
                                                     25.000    25.000 f  
    CONFIG_SITE_X0Y0     BSCANE2                      0.000    25.000 f  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK
  -------------------------------------------------------------------    -------------------
    CONFIG_SITE_X0Y0     BSCANE2 (Prop_BSCAN1_CONFIG_SITE_INTERNAL_TCK_SHIFT)
                                                      5.600    30.600 f  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/SHIFT
                         net (fo=37, routed)          0.182    30.782    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/s_bscan_shift
    SLICE_X47Y162        LUT5 (Prop_H6LUT_SLICEL_I4_O)
                                                      0.137    30.919 f  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/m_bscan_shift[0]_INST_0/O
                         net (fo=4, routed)           0.900    31.819    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/icn_cmd_en_reg[7]
    SLICE_X45Y80         LUT4 (Prop_H6LUT_SLICEM_I1_O)
                                                      0.173    31.992 f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iSTAT_CNT[5]_i_4/O
                         net (fo=1, routed)           0.070    32.062    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iSTAT_CNT[5]_i_4_n_0
    SLICE_X45Y79         LUT5 (Prop_C6LUT_SLICEM_I4_O)
                                                      0.134    32.196 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iSTAT_CNT[5]_i_1/O
                         net (fo=6, routed)           0.231    32.427    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_STAT/SR[0]
    SLICE_X44Y78         FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_STAT/iSTAT_CNT_reg[0]/R
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK rise edge)
                                                     50.000    50.000 r  
    CONFIG_SITE_X0Y0     BSCANE2                      0.000    50.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK
    CONFIG_SITE_X0Y0     BSCANE2 (Prop_BSCAN1_CONFIG_SITE_INTERNAL_TCK_TCK)
                                                      0.465    50.465 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           1.022    51.487    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCE_X0Y14         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.023    51.510 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
    X2Y1 (CLOCK_ROOT)    net (fo=486, routed)         1.227    52.737    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_STAT/m_bscan_tck[0]
    SLICE_X44Y78         FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_STAT/iSTAT_CNT_reg[0]/C
                         clock pessimism              0.000    52.737    
                         clock uncertainty           -0.235    52.501    
    SLICE_X44Y78         FDRE (Setup_BFF2_SLICEL_C_R)
                                                     -0.049    52.452    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_STAT/iSTAT_CNT_reg[0]
  -------------------------------------------------------------------
                         required time                         52.452    
                         arrival time                         -32.427    
  -------------------------------------------------------------------
                         slack                                 20.025    

Slack (MET) :             20.025ns  (required time - arrival time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK
                            (falling edge-triggered cell BSCANE2 clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_STAT/iSTAT_CNT_reg[1]/R
                            (rising edge-triggered cell FDRE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK
  Path Type:              Setup (Max at Fast Process Corner)
  Requirement:            25.000ns  (dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK rise@50.000ns - dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK fall@25.000ns)
  Data Path Delay:        7.427ns  (logic 6.044ns (81.382%)  route 1.383ns (18.618%))
  Logic Levels:           3  (LUT4=1 LUT5=2)
  Clock Path Skew:        2.737ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.737ns = ( 52.737 - 50.000 ) 
    Source Clock Delay      (SCD):    0.000ns = ( 25.000 - 25.000 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.235ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE + DCD
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
    Duty Cycle Distortion   (DCD):    0.200ns
  Clock Net Delay (Destination): 1.227ns (routing 0.637ns, distribution 0.590ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK fall edge)
                                                     25.000    25.000 f  
    CONFIG_SITE_X0Y0     BSCANE2                      0.000    25.000 f  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK
  -------------------------------------------------------------------    -------------------
    CONFIG_SITE_X0Y0     BSCANE2 (Prop_BSCAN1_CONFIG_SITE_INTERNAL_TCK_SHIFT)
                                                      5.600    30.600 f  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/SHIFT
                         net (fo=37, routed)          0.182    30.782    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/s_bscan_shift
    SLICE_X47Y162        LUT5 (Prop_H6LUT_SLICEL_I4_O)
                                                      0.137    30.919 f  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/m_bscan_shift[0]_INST_0/O
                         net (fo=4, routed)           0.900    31.819    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/icn_cmd_en_reg[7]
    SLICE_X45Y80         LUT4 (Prop_H6LUT_SLICEM_I1_O)
                                                      0.173    31.992 f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iSTAT_CNT[5]_i_4/O
                         net (fo=1, routed)           0.070    32.062    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iSTAT_CNT[5]_i_4_n_0
    SLICE_X45Y79         LUT5 (Prop_C6LUT_SLICEM_I4_O)
                                                      0.134    32.196 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iSTAT_CNT[5]_i_1/O
                         net (fo=6, routed)           0.231    32.427    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_STAT/SR[0]
    SLICE_X44Y78         FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_STAT/iSTAT_CNT_reg[1]/R
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK rise edge)
                                                     50.000    50.000 r  
    CONFIG_SITE_X0Y0     BSCANE2                      0.000    50.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK
    CONFIG_SITE_X0Y0     BSCANE2 (Prop_BSCAN1_CONFIG_SITE_INTERNAL_TCK_TCK)
                                                      0.465    50.465 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           1.022    51.487    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCE_X0Y14         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.023    51.510 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
    X2Y1 (CLOCK_ROOT)    net (fo=486, routed)         1.227    52.737    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_STAT/m_bscan_tck[0]
    SLICE_X44Y78         FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_STAT/iSTAT_CNT_reg[1]/C
                         clock pessimism              0.000    52.737    
                         clock uncertainty           -0.235    52.501    
    SLICE_X44Y78         FDRE (Setup_DFF_SLICEL_C_R)
                                                     -0.049    52.452    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_STAT/iSTAT_CNT_reg[1]
  -------------------------------------------------------------------
                         required time                         52.452    
                         arrival time                         -32.427    
  -------------------------------------------------------------------
                         slack                                 20.025    

Slack (MET) :             20.025ns  (required time - arrival time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK
                            (falling edge-triggered cell BSCANE2 clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_STAT/iSTAT_CNT_reg[2]/R
                            (rising edge-triggered cell FDRE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK
  Path Type:              Setup (Max at Fast Process Corner)
  Requirement:            25.000ns  (dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK rise@50.000ns - dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK fall@25.000ns)
  Data Path Delay:        7.427ns  (logic 6.044ns (81.382%)  route 1.383ns (18.618%))
  Logic Levels:           3  (LUT4=1 LUT5=2)
  Clock Path Skew:        2.737ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.737ns = ( 52.737 - 50.000 ) 
    Source Clock Delay      (SCD):    0.000ns = ( 25.000 - 25.000 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.235ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE + DCD
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
    Duty Cycle Distortion   (DCD):    0.200ns
  Clock Net Delay (Destination): 1.227ns (routing 0.637ns, distribution 0.590ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK fall edge)
                                                     25.000    25.000 f  
    CONFIG_SITE_X0Y0     BSCANE2                      0.000    25.000 f  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK
  -------------------------------------------------------------------    -------------------
    CONFIG_SITE_X0Y0     BSCANE2 (Prop_BSCAN1_CONFIG_SITE_INTERNAL_TCK_SHIFT)
                                                      5.600    30.600 f  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/SHIFT
                         net (fo=37, routed)          0.182    30.782    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/s_bscan_shift
    SLICE_X47Y162        LUT5 (Prop_H6LUT_SLICEL_I4_O)
                                                      0.137    30.919 f  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/m_bscan_shift[0]_INST_0/O
                         net (fo=4, routed)           0.900    31.819    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/icn_cmd_en_reg[7]
    SLICE_X45Y80         LUT4 (Prop_H6LUT_SLICEM_I1_O)
                                                      0.173    31.992 f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iSTAT_CNT[5]_i_4/O
                         net (fo=1, routed)           0.070    32.062    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iSTAT_CNT[5]_i_4_n_0
    SLICE_X45Y79         LUT5 (Prop_C6LUT_SLICEM_I4_O)
                                                      0.134    32.196 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iSTAT_CNT[5]_i_1/O
                         net (fo=6, routed)           0.231    32.427    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_STAT/SR[0]
    SLICE_X44Y78         FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_STAT/iSTAT_CNT_reg[2]/R
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK rise edge)
                                                     50.000    50.000 r  
    CONFIG_SITE_X0Y0     BSCANE2                      0.000    50.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK
    CONFIG_SITE_X0Y0     BSCANE2 (Prop_BSCAN1_CONFIG_SITE_INTERNAL_TCK_TCK)
                                                      0.465    50.465 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           1.022    51.487    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCE_X0Y14         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.023    51.510 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
    X2Y1 (CLOCK_ROOT)    net (fo=486, routed)         1.227    52.737    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_STAT/m_bscan_tck[0]
    SLICE_X44Y78         FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_STAT/iSTAT_CNT_reg[2]/C
                         clock pessimism              0.000    52.737    
                         clock uncertainty           -0.235    52.501    
    SLICE_X44Y78         FDRE (Setup_DFF2_SLICEL_C_R)
                                                     -0.049    52.452    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_STAT/iSTAT_CNT_reg[2]
  -------------------------------------------------------------------
                         required time                         52.452    
                         arrival time                         -32.427    
  -------------------------------------------------------------------
                         slack                                 20.025    

Slack (MET) :             20.025ns  (required time - arrival time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK
                            (falling edge-triggered cell BSCANE2 clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_STAT/iSTAT_CNT_reg[3]/R
                            (rising edge-triggered cell FDRE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK
  Path Type:              Setup (Max at Fast Process Corner)
  Requirement:            25.000ns  (dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK rise@50.000ns - dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK fall@25.000ns)
  Data Path Delay:        7.427ns  (logic 6.044ns (81.382%)  route 1.383ns (18.618%))
  Logic Levels:           3  (LUT4=1 LUT5=2)
  Clock Path Skew:        2.737ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.737ns = ( 52.737 - 50.000 ) 
    Source Clock Delay      (SCD):    0.000ns = ( 25.000 - 25.000 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.235ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE + DCD
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
    Duty Cycle Distortion   (DCD):    0.200ns
  Clock Net Delay (Destination): 1.227ns (routing 0.637ns, distribution 0.590ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK fall edge)
                                                     25.000    25.000 f  
    CONFIG_SITE_X0Y0     BSCANE2                      0.000    25.000 f  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK
  -------------------------------------------------------------------    -------------------
    CONFIG_SITE_X0Y0     BSCANE2 (Prop_BSCAN1_CONFIG_SITE_INTERNAL_TCK_SHIFT)
                                                      5.600    30.600 f  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/SHIFT
                         net (fo=37, routed)          0.182    30.782    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/s_bscan_shift
    SLICE_X47Y162        LUT5 (Prop_H6LUT_SLICEL_I4_O)
                                                      0.137    30.919 f  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/m_bscan_shift[0]_INST_0/O
                         net (fo=4, routed)           0.900    31.819    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/icn_cmd_en_reg[7]
    SLICE_X45Y80         LUT4 (Prop_H6LUT_SLICEM_I1_O)
                                                      0.173    31.992 f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iSTAT_CNT[5]_i_4/O
                         net (fo=1, routed)           0.070    32.062    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iSTAT_CNT[5]_i_4_n_0
    SLICE_X45Y79         LUT5 (Prop_C6LUT_SLICEM_I4_O)
                                                      0.134    32.196 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iSTAT_CNT[5]_i_1/O
                         net (fo=6, routed)           0.231    32.427    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_STAT/SR[0]
    SLICE_X44Y78         FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_STAT/iSTAT_CNT_reg[3]/R
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK rise edge)
                                                     50.000    50.000 r  
    CONFIG_SITE_X0Y0     BSCANE2                      0.000    50.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK
    CONFIG_SITE_X0Y0     BSCANE2 (Prop_BSCAN1_CONFIG_SITE_INTERNAL_TCK_TCK)
                                                      0.465    50.465 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           1.022    51.487    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCE_X0Y14         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.023    51.510 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
    X2Y1 (CLOCK_ROOT)    net (fo=486, routed)         1.227    52.737    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_STAT/m_bscan_tck[0]
    SLICE_X44Y78         FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_STAT/iSTAT_CNT_reg[3]/C
                         clock pessimism              0.000    52.737    
                         clock uncertainty           -0.235    52.501    
    SLICE_X44Y78         FDRE (Setup_CFF_SLICEL_C_R)
                                                     -0.049    52.452    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_STAT/iSTAT_CNT_reg[3]
  -------------------------------------------------------------------
                         required time                         52.452    
                         arrival time                         -32.427    
  -------------------------------------------------------------------
                         slack                                 20.025    

Slack (MET) :             20.025ns  (required time - arrival time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK
                            (falling edge-triggered cell BSCANE2 clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_STAT/iSTAT_CNT_reg[4]/R
                            (rising edge-triggered cell FDRE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK
  Path Type:              Setup (Max at Fast Process Corner)
  Requirement:            25.000ns  (dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK rise@50.000ns - dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK fall@25.000ns)
  Data Path Delay:        7.427ns  (logic 6.044ns (81.382%)  route 1.383ns (18.618%))
  Logic Levels:           3  (LUT4=1 LUT5=2)
  Clock Path Skew:        2.737ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.737ns = ( 52.737 - 50.000 ) 
    Source Clock Delay      (SCD):    0.000ns = ( 25.000 - 25.000 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.235ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE + DCD
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
    Duty Cycle Distortion   (DCD):    0.200ns
  Clock Net Delay (Destination): 1.227ns (routing 0.637ns, distribution 0.590ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK fall edge)
                                                     25.000    25.000 f  
    CONFIG_SITE_X0Y0     BSCANE2                      0.000    25.000 f  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK
  -------------------------------------------------------------------    -------------------
    CONFIG_SITE_X0Y0     BSCANE2 (Prop_BSCAN1_CONFIG_SITE_INTERNAL_TCK_SHIFT)
                                                      5.600    30.600 f  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/SHIFT
                         net (fo=37, routed)          0.182    30.782    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/s_bscan_shift
    SLICE_X47Y162        LUT5 (Prop_H6LUT_SLICEL_I4_O)
                                                      0.137    30.919 f  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/m_bscan_shift[0]_INST_0/O
                         net (fo=4, routed)           0.900    31.819    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/icn_cmd_en_reg[7]
    SLICE_X45Y80         LUT4 (Prop_H6LUT_SLICEM_I1_O)
                                                      0.173    31.992 f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iSTAT_CNT[5]_i_4/O
                         net (fo=1, routed)           0.070    32.062    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iSTAT_CNT[5]_i_4_n_0
    SLICE_X45Y79         LUT5 (Prop_C6LUT_SLICEM_I4_O)
                                                      0.134    32.196 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iSTAT_CNT[5]_i_1/O
                         net (fo=6, routed)           0.231    32.427    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_STAT/SR[0]
    SLICE_X44Y78         FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_STAT/iSTAT_CNT_reg[4]/R
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK rise edge)
                                                     50.000    50.000 r  
    CONFIG_SITE_X0Y0     BSCANE2                      0.000    50.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK
    CONFIG_SITE_X0Y0     BSCANE2 (Prop_BSCAN1_CONFIG_SITE_INTERNAL_TCK_TCK)
                                                      0.465    50.465 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           1.022    51.487    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCE_X0Y14         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.023    51.510 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
    X2Y1 (CLOCK_ROOT)    net (fo=486, routed)         1.227    52.737    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_STAT/m_bscan_tck[0]
    SLICE_X44Y78         FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_STAT/iSTAT_CNT_reg[4]/C
                         clock pessimism              0.000    52.737    
                         clock uncertainty           -0.235    52.501    
    SLICE_X44Y78         FDRE (Setup_CFF2_SLICEL_C_R)
                                                     -0.049    52.452    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_STAT/iSTAT_CNT_reg[4]
  -------------------------------------------------------------------
                         required time                         52.452    
                         arrival time                         -32.427    
  -------------------------------------------------------------------
                         slack                                 20.025    

Slack (MET) :             20.025ns  (required time - arrival time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK
                            (falling edge-triggered cell BSCANE2 clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_STAT/iSTAT_CNT_reg[5]/R
                            (rising edge-triggered cell FDRE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK
  Path Type:              Setup (Max at Fast Process Corner)
  Requirement:            25.000ns  (dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK rise@50.000ns - dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK fall@25.000ns)
  Data Path Delay:        7.427ns  (logic 6.044ns (81.382%)  route 1.383ns (18.618%))
  Logic Levels:           3  (LUT4=1 LUT5=2)
  Clock Path Skew:        2.737ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.737ns = ( 52.737 - 50.000 ) 
    Source Clock Delay      (SCD):    0.000ns = ( 25.000 - 25.000 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.235ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE + DCD
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
    Duty Cycle Distortion   (DCD):    0.200ns
  Clock Net Delay (Destination): 1.227ns (routing 0.637ns, distribution 0.590ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK fall edge)
                                                     25.000    25.000 f  
    CONFIG_SITE_X0Y0     BSCANE2                      0.000    25.000 f  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK
  -------------------------------------------------------------------    -------------------
    CONFIG_SITE_X0Y0     BSCANE2 (Prop_BSCAN1_CONFIG_SITE_INTERNAL_TCK_SHIFT)
                                                      5.600    30.600 f  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/SHIFT
                         net (fo=37, routed)          0.182    30.782    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/s_bscan_shift
    SLICE_X47Y162        LUT5 (Prop_H6LUT_SLICEL_I4_O)
                                                      0.137    30.919 f  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/m_bscan_shift[0]_INST_0/O
                         net (fo=4, routed)           0.900    31.819    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/icn_cmd_en_reg[7]
    SLICE_X45Y80         LUT4 (Prop_H6LUT_SLICEM_I1_O)
                                                      0.173    31.992 f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iSTAT_CNT[5]_i_4/O
                         net (fo=1, routed)           0.070    32.062    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iSTAT_CNT[5]_i_4_n_0
    SLICE_X45Y79         LUT5 (Prop_C6LUT_SLICEM_I4_O)
                                                      0.134    32.196 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iSTAT_CNT[5]_i_1/O
                         net (fo=6, routed)           0.231    32.427    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_STAT/SR[0]
    SLICE_X44Y78         FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_STAT/iSTAT_CNT_reg[5]/R
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK rise edge)
                                                     50.000    50.000 r  
    CONFIG_SITE_X0Y0     BSCANE2                      0.000    50.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK
    CONFIG_SITE_X0Y0     BSCANE2 (Prop_BSCAN1_CONFIG_SITE_INTERNAL_TCK_TCK)
                                                      0.465    50.465 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           1.022    51.487    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCE_X0Y14         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.023    51.510 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
    X2Y1 (CLOCK_ROOT)    net (fo=486, routed)         1.227    52.737    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_STAT/m_bscan_tck[0]
    SLICE_X44Y78         FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_STAT/iSTAT_CNT_reg[5]/C
                         clock pessimism              0.000    52.737    
                         clock uncertainty           -0.235    52.501    
    SLICE_X44Y78         FDRE (Setup_AFF_SLICEL_C_R)
                                                     -0.049    52.452    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_STAT/iSTAT_CNT_reg[5]
  -------------------------------------------------------------------
                         required time                         52.452    
                         arrival time                         -32.427    
  -------------------------------------------------------------------
                         slack                                 20.025    

Slack (MET) :             20.029ns  (required time - arrival time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK
                            (falling edge-triggered cell BSCANE2 clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[14]/CE
                            (rising edge-triggered cell FDCE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK
  Path Type:              Setup (Max at Fast Process Corner)
  Requirement:            25.000ns  (dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK rise@50.000ns - dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK fall@25.000ns)
  Data Path Delay:        7.443ns  (logic 5.786ns (77.742%)  route 1.657ns (22.258%))
  Logic Levels:           2  (LUT2=1 LUT5=1)
  Clock Path Skew:        2.736ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.736ns = ( 52.736 - 50.000 ) 
    Source Clock Delay      (SCD):    0.000ns = ( 25.000 - 25.000 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.235ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE + DCD
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
    Duty Cycle Distortion   (DCD):    0.200ns
  Clock Net Delay (Destination): 1.226ns (routing 0.637ns, distribution 0.589ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK fall edge)
                                                     25.000    25.000 f  
    CONFIG_SITE_X0Y0     BSCANE2                      0.000    25.000 f  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK
  -------------------------------------------------------------------    -------------------
    CONFIG_SITE_X0Y0     BSCANE2 (Prop_BSCAN1_CONFIG_SITE_INTERNAL_TCK_SHIFT)
                                                      5.600    30.600 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/SHIFT
                         net (fo=37, routed)          0.182    30.782    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/s_bscan_shift
    SLICE_X47Y162        LUT5 (Prop_H6LUT_SLICEL_I4_O)
                                                      0.137    30.919 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/m_bscan_shift[0]_INST_0/O
                         net (fo=4, routed)           0.673    31.591    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/icn_cmd_en_reg[7]
    SLICE_X45Y93         LUT2 (Prop_H6LUT_SLICEM_I0_O)
                                                      0.049    31.640 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET[15]_i_1/O
                         net (fo=10, routed)          0.802    32.443    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_CE
    SLICE_X45Y80         FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[14]/CE
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK rise edge)
                                                     50.000    50.000 r  
    CONFIG_SITE_X0Y0     BSCANE2                      0.000    50.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK
    CONFIG_SITE_X0Y0     BSCANE2 (Prop_BSCAN1_CONFIG_SITE_INTERNAL_TCK_TCK)
                                                      0.465    50.465 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           1.022    51.487    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCE_X0Y14         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.023    51.510 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
    X2Y1 (CLOCK_ROOT)    net (fo=486, routed)         1.226    52.736    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/m_bscan_tck[0]
    SLICE_X45Y80         FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[14]/C
                         clock pessimism              0.000    52.736    
                         clock uncertainty           -0.235    52.500    
    SLICE_X45Y80         FDCE (Setup_EFF_SLICEM_C_CE)
                                                     -0.029    52.471    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[14]
  -------------------------------------------------------------------
                         required time                         52.471    
                         arrival time                         -32.443    
  -------------------------------------------------------------------
                         slack                                 20.029    

Slack (MET) :             20.029ns  (required time - arrival time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK
                            (falling edge-triggered cell BSCANE2 clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[15]/CE
                            (rising edge-triggered cell FDCE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK
  Path Type:              Setup (Max at Fast Process Corner)
  Requirement:            25.000ns  (dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK rise@50.000ns - dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK fall@25.000ns)
  Data Path Delay:        7.444ns  (logic 5.786ns (77.732%)  route 1.658ns (22.268%))
  Logic Levels:           2  (LUT2=1 LUT5=1)
  Clock Path Skew:        2.736ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.736ns = ( 52.736 - 50.000 ) 
    Source Clock Delay      (SCD):    0.000ns = ( 25.000 - 25.000 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.235ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE + DCD
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
    Duty Cycle Distortion   (DCD):    0.200ns
  Clock Net Delay (Destination): 1.226ns (routing 0.637ns, distribution 0.589ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK fall edge)
                                                     25.000    25.000 f  
    CONFIG_SITE_X0Y0     BSCANE2                      0.000    25.000 f  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK
  -------------------------------------------------------------------    -------------------
    CONFIG_SITE_X0Y0     BSCANE2 (Prop_BSCAN1_CONFIG_SITE_INTERNAL_TCK_SHIFT)
                                                      5.600    30.600 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/SHIFT
                         net (fo=37, routed)          0.182    30.782    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/s_bscan_shift
    SLICE_X47Y162        LUT5 (Prop_H6LUT_SLICEL_I4_O)
                                                      0.137    30.919 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/m_bscan_shift[0]_INST_0/O
                         net (fo=4, routed)           0.673    31.591    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/icn_cmd_en_reg[7]
    SLICE_X45Y93         LUT2 (Prop_H6LUT_SLICEM_I0_O)
                                                      0.049    31.640 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET[15]_i_1/O
                         net (fo=10, routed)          0.803    32.444    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_CE
    SLICE_X45Y80         FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[15]/CE
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK rise edge)
                                                     50.000    50.000 r  
    CONFIG_SITE_X0Y0     BSCANE2                      0.000    50.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK
    CONFIG_SITE_X0Y0     BSCANE2 (Prop_BSCAN1_CONFIG_SITE_INTERNAL_TCK_TCK)
                                                      0.465    50.465 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           1.022    51.487    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCE_X0Y14         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.023    51.510 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
    X2Y1 (CLOCK_ROOT)    net (fo=486, routed)         1.226    52.736    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/m_bscan_tck[0]
    SLICE_X45Y80         FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[15]/C
                         clock pessimism              0.000    52.736    
                         clock uncertainty           -0.235    52.500    
    SLICE_X45Y80         FDCE (Setup_EFF2_SLICEM_C_CE)
                                                     -0.028    52.472    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[15]
  -------------------------------------------------------------------
                         required time                         52.472    
                         arrival time                         -32.444    
  -------------------------------------------------------------------
                         slack                                 20.029    

Slack (MET) :             20.031ns  (required time - arrival time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK
                            (falling edge-triggered cell BSCANE2 clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[10]/CE
                            (rising edge-triggered cell FDCE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK
  Path Type:              Setup (Max at Fast Process Corner)
  Requirement:            25.000ns  (dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK rise@50.000ns - dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK fall@25.000ns)
  Data Path Delay:        7.443ns  (logic 5.786ns (77.742%)  route 1.657ns (22.258%))
  Logic Levels:           2  (LUT2=1 LUT5=1)
  Clock Path Skew:        2.737ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.737ns = ( 52.737 - 50.000 ) 
    Source Clock Delay      (SCD):    0.000ns = ( 25.000 - 25.000 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.235ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE + DCD
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
    Duty Cycle Distortion   (DCD):    0.200ns
  Clock Net Delay (Destination): 1.227ns (routing 0.637ns, distribution 0.590ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK fall edge)
                                                     25.000    25.000 f  
    CONFIG_SITE_X0Y0     BSCANE2                      0.000    25.000 f  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK
  -------------------------------------------------------------------    -------------------
    CONFIG_SITE_X0Y0     BSCANE2 (Prop_BSCAN1_CONFIG_SITE_INTERNAL_TCK_SHIFT)
                                                      5.600    30.600 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/SHIFT
                         net (fo=37, routed)          0.182    30.782    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/s_bscan_shift
    SLICE_X47Y162        LUT5 (Prop_H6LUT_SLICEL_I4_O)
                                                      0.137    30.919 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/m_bscan_shift[0]_INST_0/O
                         net (fo=4, routed)           0.673    31.591    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/icn_cmd_en_reg[7]
    SLICE_X45Y93         LUT2 (Prop_H6LUT_SLICEM_I0_O)
                                                      0.049    31.640 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET[15]_i_1/O
                         net (fo=10, routed)          0.802    32.443    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_CE
    SLICE_X45Y80         FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[10]/CE
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK rise edge)
                                                     50.000    50.000 r  
    CONFIG_SITE_X0Y0     BSCANE2                      0.000    50.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK
    CONFIG_SITE_X0Y0     BSCANE2 (Prop_BSCAN1_CONFIG_SITE_INTERNAL_TCK_TCK)
                                                      0.465    50.465 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           1.022    51.487    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCE_X0Y14         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.023    51.510 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
    X2Y1 (CLOCK_ROOT)    net (fo=486, routed)         1.227    52.737    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/m_bscan_tck[0]
    SLICE_X45Y80         FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[10]/C
                         clock pessimism              0.000    52.737    
                         clock uncertainty           -0.235    52.501    
    SLICE_X45Y80         FDCE (Setup_AFF_SLICEM_C_CE)
                                                     -0.028    52.473    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[10]
  -------------------------------------------------------------------
                         required time                         52.473    
                         arrival time                         -32.443    
  -------------------------------------------------------------------
                         slack                                 20.031    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.016ns  (arrival time - required time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/shift_reg_in_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_13/RAMA/I
                            (rising edge-triggered cell RAMD32 clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK rise@0.000ns - dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK rise@0.000ns)
  Data Path Delay:        0.195ns  (logic 0.112ns (57.363%)  route 0.083ns (42.637%))
  Logic Levels:           0  
  Clock Path Skew:        0.078ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    9.418ns
    Source Clock Delay      (SCD):    4.048ns
    Clock Pessimism Removal (CPR):    5.292ns
  Clock Net Delay (Source):      2.004ns (routing 1.036ns, distribution 0.968ns)
  Clock Net Delay (Destination): 2.266ns (routing 1.131ns, distribution 1.135ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK rise edge)
                                                      0.000     0.000 r  
    CONFIG_SITE_X0Y0     BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK
    CONFIG_SITE_X0Y0     BSCANE2 (Prop_BSCAN1_CONFIG_SITE_INTERNAL_TCK_TCK)
                                                      0.465     0.465 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           1.540     2.005    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCE_X0Y14         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.039     2.044 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
    X2Y1 (CLOCK_ROOT)    net (fo=486, routed)         2.004     4.048    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/m_bscan_tck[0]
    SLICE_X46Y66         FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/shift_reg_in_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X46Y66         FDCE (Prop_BFF_SLICEL_C_Q)
                                                      0.112     4.160 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/shift_reg_in_reg[1]/Q
                         net (fo=2, routed)           0.083     4.243    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_13/DIA0
    SLICE_X45Y66         RAMD32                                       r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_13/RAMA/I
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK rise edge)
                                                      0.000     0.000 r  
    CONFIG_SITE_X0Y0     BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK
    CONFIG_SITE_X0Y0     BSCANE2 (Prop_BSCAN1_CONFIG_SITE_INTERNAL_TCK_TCK)
                                                      4.800     4.800 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           2.308     7.108    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCE_X0Y14         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.044     7.152 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
    X2Y1 (CLOCK_ROOT)    net (fo=486, routed)         2.266     9.418    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_13/WCLK
    SLICE_X45Y66         RAMD32                                       r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_13/RAMA/CLK
                         clock pessimism             -5.292     4.126    
    SLICE_X45Y66         RAMD32 (Hold_A5LUT_SLICEM_CLK_I)
                                                      0.101     4.227    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_13/RAMA
  -------------------------------------------------------------------
                         required time                         -4.227    
                         arrival time                           4.243    
  -------------------------------------------------------------------
                         slack                                  0.016    

Slack (MET) :             0.043ns  (arrival time - required time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/shift_reg_in_reg[11]/C
                            (rising edge-triggered cell FDCE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_13/RAMF/I
                            (rising edge-triggered cell RAMD32 clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK rise@0.000ns - dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK rise@0.000ns)
  Data Path Delay:        0.160ns  (logic 0.083ns (51.830%)  route 0.077ns (48.170%))
  Logic Levels:           0  
  Clock Path Skew:        0.056ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    7.961ns
    Source Clock Delay      (SCD):    2.743ns
    Clock Pessimism Removal (CPR):    5.162ns
  Clock Net Delay (Source):      1.233ns (routing 0.637ns, distribution 0.596ns)
  Clock Net Delay (Destination): 1.385ns (routing 0.693ns, distribution 0.692ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK rise edge)
                                                      0.000     0.000 r  
    CONFIG_SITE_X0Y0     BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK
    CONFIG_SITE_X0Y0     BSCANE2 (Prop_BSCAN1_CONFIG_SITE_INTERNAL_TCK_TCK)
                                                      0.465     0.465 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           1.022     1.487    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCE_X0Y14         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.023     1.510 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
    X2Y1 (CLOCK_ROOT)    net (fo=486, routed)         1.233     2.743    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/m_bscan_tck[0]
    SLICE_X46Y66         FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/shift_reg_in_reg[11]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X46Y66         FDCE (Prop_FFF_SLICEL_C_Q)
                                                      0.083     2.826 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/shift_reg_in_reg[11]/Q
                         net (fo=2, routed)           0.077     2.903    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_13/DIF0
    SLICE_X45Y66         RAMD32                                       r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_13/RAMF/I
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK rise edge)
                                                      0.000     0.000 r  
    CONFIG_SITE_X0Y0     BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK
    CONFIG_SITE_X0Y0     BSCANE2 (Prop_BSCAN1_CONFIG_SITE_INTERNAL_TCK_TCK)
                                                      4.800     4.800 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           1.750     6.550    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCE_X0Y14         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.026     6.576 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
    X2Y1 (CLOCK_ROOT)    net (fo=486, routed)         1.385     7.961    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_13/WCLK
    SLICE_X45Y66         RAMD32                                       r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_13/RAMF/CLK
                         clock pessimism             -5.162     2.799    
    SLICE_X45Y66         RAMD32 (Hold_F5LUT_SLICEM_CLK_I)
                                                      0.061     2.860    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_13/RAMF
  -------------------------------------------------------------------
                         required time                         -2.860    
                         arrival time                           2.903    
  -------------------------------------------------------------------
                         slack                                  0.043    

Slack (MET) :             0.046ns  (arrival time - required time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/temp_curid_reg[10]/C
                            (rising edge-triggered cell FDRE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/temp_curid_reg[9]/D
                            (rising edge-triggered cell FDRE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK rise@0.000ns - dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK rise@0.000ns)
  Data Path Delay:        0.247ns  (logic 0.112ns (45.344%)  route 0.135ns (54.656%))
  Logic Levels:           0  
  Clock Path Skew:        0.098ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    9.396ns
    Source Clock Delay      (SCD):    4.060ns
    Clock Pessimism Removal (CPR):    5.238ns
  Clock Net Delay (Source):      2.016ns (routing 1.036ns, distribution 0.980ns)
  Clock Net Delay (Destination): 2.244ns (routing 1.131ns, distribution 1.113ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK rise edge)
                                                      0.000     0.000 r  
    CONFIG_SITE_X0Y0     BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK
    CONFIG_SITE_X0Y0     BSCANE2 (Prop_BSCAN1_CONFIG_SITE_INTERNAL_TCK_TCK)
                                                      0.465     0.465 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           1.540     2.005    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCE_X0Y14         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.039     2.044 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
    X2Y1 (CLOCK_ROOT)    net (fo=486, routed)         2.016     4.060    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/s_bscan_tck
    SLICE_X50Y165        FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/temp_curid_reg[10]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X50Y165        FDRE (Prop_EFF_SLICEL_C_Q)
                                                      0.112     4.172 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/temp_curid_reg[10]/Q
                         net (fo=2, routed)           0.135     4.307    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/temp_curid[10]
    SLICE_X49Y165        FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/temp_curid_reg[9]/D
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK rise edge)
                                                      0.000     0.000 r  
    CONFIG_SITE_X0Y0     BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK
    CONFIG_SITE_X0Y0     BSCANE2 (Prop_BSCAN1_CONFIG_SITE_INTERNAL_TCK_TCK)
                                                      4.800     4.800 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           2.308     7.108    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCE_X0Y14         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.044     7.152 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
    X2Y1 (CLOCK_ROOT)    net (fo=486, routed)         2.244     9.396    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/s_bscan_tck
    SLICE_X49Y165        FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/temp_curid_reg[9]/C
                         clock pessimism             -5.238     4.158    
    SLICE_X49Y165        FDRE (Hold_GFF2_SLICEL_C_D)
                                                      0.103     4.261    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/temp_curid_reg[9]
  -------------------------------------------------------------------
                         required time                         -4.261    
                         arrival time                           4.307    
  -------------------------------------------------------------------
                         slack                                  0.046    

Slack (MET) :             0.052ns  (arrival time - required time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/temp_curid_reg[15]/C
                            (rising edge-triggered cell FDRE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/temp_curid_reg[14]/D
                            (rising edge-triggered cell FDRE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK rise@0.000ns - dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK rise@0.000ns)
  Data Path Delay:        0.246ns  (logic 0.112ns (45.528%)  route 0.134ns (54.472%))
  Logic Levels:           0  
  Clock Path Skew:        0.092ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    9.417ns
    Source Clock Delay      (SCD):    4.087ns
    Clock Pessimism Removal (CPR):    5.238ns
  Clock Net Delay (Source):      2.043ns (routing 1.036ns, distribution 1.007ns)
  Clock Net Delay (Destination): 2.265ns (routing 1.131ns, distribution 1.134ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK rise edge)
                                                      0.000     0.000 r  
    CONFIG_SITE_X0Y0     BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK
    CONFIG_SITE_X0Y0     BSCANE2 (Prop_BSCAN1_CONFIG_SITE_INTERNAL_TCK_TCK)
                                                      0.465     0.465 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           1.540     2.005    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCE_X0Y14         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.039     2.044 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
    X2Y1 (CLOCK_ROOT)    net (fo=486, routed)         2.043     4.087    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/s_bscan_tck
    SLICE_X46Y165        FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/temp_curid_reg[15]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X46Y165        FDRE (Prop_EFF_SLICEL_C_Q)
                                                      0.112     4.199 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/temp_curid_reg[15]/Q
                         net (fo=2, routed)           0.134     4.333    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/temp_curid[15]
    SLICE_X47Y165        FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/temp_curid_reg[14]/D
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK rise edge)
                                                      0.000     0.000 r  
    CONFIG_SITE_X0Y0     BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK
    CONFIG_SITE_X0Y0     BSCANE2 (Prop_BSCAN1_CONFIG_SITE_INTERNAL_TCK_TCK)
                                                      4.800     4.800 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           2.308     7.108    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCE_X0Y14         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.044     7.152 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
    X2Y1 (CLOCK_ROOT)    net (fo=486, routed)         2.265     9.417    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/s_bscan_tck
    SLICE_X47Y165        FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/temp_curid_reg[14]/C
                         clock pessimism             -5.238     4.179    
    SLICE_X47Y165        FDRE (Hold_EFF2_SLICEL_C_D)
                                                      0.102     4.281    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/temp_curid_reg[14]
  -------------------------------------------------------------------
                         required time                         -4.281    
                         arrival time                           4.333    
  -------------------------------------------------------------------
                         slack                                  0.052    

Slack (MET) :             0.054ns  (arrival time - required time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[2].rd_stg_inst/Q_reg_reg[3]/C
                            (rising edge-triggered cell FDCE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.wr_pntr_bin_reg[3]/D
                            (rising edge-triggered cell FDCE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK rise@0.000ns - dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK rise@0.000ns)
  Data Path Delay:        0.252ns  (logic 0.115ns (45.580%)  route 0.137ns (54.420%))
  Logic Levels:           0  
  Clock Path Skew:        0.096ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    9.379ns
    Source Clock Delay      (SCD):    4.048ns
    Clock Pessimism Removal (CPR):    5.235ns
  Clock Net Delay (Source):      2.004ns (routing 1.036ns, distribution 0.968ns)
  Clock Net Delay (Destination): 2.227ns (routing 1.131ns, distribution 1.096ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK rise edge)
                                                      0.000     0.000 r  
    CONFIG_SITE_X0Y0     BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK
    CONFIG_SITE_X0Y0     BSCANE2 (Prop_BSCAN1_CONFIG_SITE_INTERNAL_TCK_TCK)
                                                      0.465     0.465 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           1.540     2.005    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCE_X0Y14         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.039     2.044 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
    X2Y1 (CLOCK_ROOT)    net (fo=486, routed)         2.004     4.048    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[2].rd_stg_inst/rd_clk
    SLICE_X44Y63         FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[2].rd_stg_inst/Q_reg_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X44Y63         FDCE (Prop_FFF2_SLICEL_C_Q)
                                                      0.115     4.163 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[2].rd_stg_inst/Q_reg_reg[3]/Q
                         net (fo=4, routed)           0.137     4.300    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_q[2]_6[3]
    SLICE_X46Y65         FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.wr_pntr_bin_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK rise edge)
                                                      0.000     0.000 r  
    CONFIG_SITE_X0Y0     BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK
    CONFIG_SITE_X0Y0     BSCANE2 (Prop_BSCAN1_CONFIG_SITE_INTERNAL_TCK_TCK)
                                                      4.800     4.800 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           2.308     7.108    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCE_X0Y14         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.044     7.152 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
    X2Y1 (CLOCK_ROOT)    net (fo=486, routed)         2.227     9.379    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_clk
    SLICE_X46Y65         FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.wr_pntr_bin_reg[3]/C
                         clock pessimism             -5.235     4.144    
    SLICE_X46Y65         FDCE (Hold_AFF2_SLICEL_C_D)
                                                      0.102     4.246    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.wr_pntr_bin_reg[3]
  -------------------------------------------------------------------
                         required time                         -4.246    
                         arrival time                           4.300    
  -------------------------------------------------------------------
                         slack                                  0.054    

Slack (MET) :             0.055ns  (arrival time - required time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD3/icn_cmd_din_temp_reg/C
                            (rising edge-triggered cell FDRE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD3/shift_reg_in_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK rise@0.000ns - dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK rise@0.000ns)
  Data Path Delay:        0.171ns  (logic 0.112ns (65.497%)  route 0.059ns (34.503%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    9.381ns
    Source Clock Delay      (SCD):    4.048ns
    Clock Pessimism Removal (CPR):    5.320ns
  Clock Net Delay (Source):      2.004ns (routing 1.036ns, distribution 0.968ns)
  Clock Net Delay (Destination): 2.229ns (routing 1.131ns, distribution 1.098ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK rise edge)
                                                      0.000     0.000 r  
    CONFIG_SITE_X0Y0     BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK
    CONFIG_SITE_X0Y0     BSCANE2 (Prop_BSCAN1_CONFIG_SITE_INTERNAL_TCK_TCK)
                                                      0.465     0.465 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           1.540     2.005    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCE_X0Y14         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.039     2.044 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
    X2Y1 (CLOCK_ROOT)    net (fo=486, routed)         2.004     4.048    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD3/m_bscan_tck[0]
    SLICE_X44Y75         FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD3/icn_cmd_din_temp_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X44Y75         FDRE (Prop_HFF_SLICEL_C_Q)
                                                      0.112     4.160 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD3/icn_cmd_din_temp_reg/Q
                         net (fo=1, routed)           0.059     4.219    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD3/icn_cmd_din_temp
    SLICE_X44Y75         FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD3/shift_reg_in_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK rise edge)
                                                      0.000     0.000 r  
    CONFIG_SITE_X0Y0     BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK
    CONFIG_SITE_X0Y0     BSCANE2 (Prop_BSCAN1_CONFIG_SITE_INTERNAL_TCK_TCK)
                                                      4.800     4.800 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           2.308     7.108    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCE_X0Y14         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.044     7.152 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
    X2Y1 (CLOCK_ROOT)    net (fo=486, routed)         2.229     9.381    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD3/m_bscan_tck[0]
    SLICE_X44Y75         FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD3/shift_reg_in_reg[4]/C
                         clock pessimism             -5.320     4.061    
    SLICE_X44Y75         FDRE (Hold_HFF2_SLICEL_C_D)
                                                      0.103     4.164    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD3/shift_reg_in_reg[4]
  -------------------------------------------------------------------
                         required time                         -4.164    
                         arrival time                           4.219    
  -------------------------------------------------------------------
                         slack                                  0.055    

Slack (MET) :             0.056ns  (arrival time - required time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_asreg_reg/C
                            (rising edge-triggered cell FDPE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gwrrd_rst_sync_stage[1].wrst_inst/Q_reg_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK rise@0.000ns - dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK rise@0.000ns)
  Data Path Delay:        0.210ns  (logic 0.115ns (54.696%)  route 0.095ns (45.305%))
  Logic Levels:           0  
  Clock Path Skew:        0.051ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    9.355ns
    Source Clock Delay      (SCD):    4.014ns
    Clock Pessimism Removal (CPR):    5.290ns
  Clock Net Delay (Source):      1.970ns (routing 1.036ns, distribution 0.934ns)
  Clock Net Delay (Destination): 2.203ns (routing 1.131ns, distribution 1.072ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK rise edge)
                                                      0.000     0.000 r  
    CONFIG_SITE_X0Y0     BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK
    CONFIG_SITE_X0Y0     BSCANE2 (Prop_BSCAN1_CONFIG_SITE_INTERNAL_TCK_TCK)
                                                      0.465     0.465 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           1.540     2.005    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCE_X0Y14         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.039     2.044 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
    X2Y1 (CLOCK_ROOT)    net (fo=486, routed)         1.970     4.014    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/wr_clk
    SLICE_X50Y67         FDPE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_asreg_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X50Y67         FDPE (Prop_DFF2_SLICEL_C_Q)
                                                      0.115     4.129 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_asreg_reg/Q
                         net (fo=3, routed)           0.095     4.224    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gwrrd_rst_sync_stage[1].wrst_inst/in0[0]
    SLICE_X50Y66         FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gwrrd_rst_sync_stage[1].wrst_inst/Q_reg_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK rise edge)
                                                      0.000     0.000 r  
    CONFIG_SITE_X0Y0     BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK
    CONFIG_SITE_X0Y0     BSCANE2 (Prop_BSCAN1_CONFIG_SITE_INTERNAL_TCK_TCK)
                                                      4.800     4.800 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           2.308     7.108    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCE_X0Y14         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.044     7.152 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
    X2Y1 (CLOCK_ROOT)    net (fo=486, routed)         2.203     9.355    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gwrrd_rst_sync_stage[1].wrst_inst/wr_clk
    SLICE_X50Y66         FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gwrrd_rst_sync_stage[1].wrst_inst/Q_reg_reg[0]/C
                         clock pessimism             -5.290     4.065    
    SLICE_X50Y66         FDRE (Hold_HFF2_SLICEL_C_D)
                                                      0.103     4.168    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gwrrd_rst_sync_stage[1].wrst_inst/Q_reg_reg[0]
  -------------------------------------------------------------------
                         required time                         -4.168    
                         arrival time                           4.224    
  -------------------------------------------------------------------
                         slack                                  0.056    

Slack (MET) :             0.057ns  (arrival time - required time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD4/shift_reg_in_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD4/shift_reg_in_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK rise@0.000ns - dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK rise@0.000ns)
  Data Path Delay:        0.214ns  (logic 0.112ns (52.262%)  route 0.102ns (47.737%))
  Logic Levels:           0  
  Clock Path Skew:        0.054ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    9.411ns
    Source Clock Delay      (SCD):    4.057ns
    Clock Pessimism Removal (CPR):    5.300ns
  Clock Net Delay (Source):      2.013ns (routing 1.036ns, distribution 0.977ns)
  Clock Net Delay (Destination): 2.259ns (routing 1.131ns, distribution 1.128ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK rise edge)
                                                      0.000     0.000 r  
    CONFIG_SITE_X0Y0     BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK
    CONFIG_SITE_X0Y0     BSCANE2 (Prop_BSCAN1_CONFIG_SITE_INTERNAL_TCK_TCK)
                                                      0.465     0.465 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           1.540     2.005    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCE_X0Y14         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.039     2.044 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
    X2Y1 (CLOCK_ROOT)    net (fo=486, routed)         2.013     4.057    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD4/m_bscan_tck[0]
    SLICE_X46Y73         FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD4/shift_reg_in_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X46Y73         FDRE (Prop_AFF_SLICEL_C_Q)
                                                      0.112     4.169 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD4/shift_reg_in_reg[6]/Q
                         net (fo=2, routed)           0.102     4.272    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD4/shift_reg_in[6]
    SLICE_X46Y73         FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD4/shift_reg_in_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK rise edge)
                                                      0.000     0.000 r  
    CONFIG_SITE_X0Y0     BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK
    CONFIG_SITE_X0Y0     BSCANE2 (Prop_BSCAN1_CONFIG_SITE_INTERNAL_TCK_TCK)
                                                      4.800     4.800 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           2.308     7.108    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCE_X0Y14         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.044     7.152 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
    X2Y1 (CLOCK_ROOT)    net (fo=486, routed)         2.259     9.411    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD4/m_bscan_tck[0]
    SLICE_X46Y73         FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD4/shift_reg_in_reg[5]/C
                         clock pessimism             -5.300     4.111    
    SLICE_X46Y73         FDRE (Hold_HFF2_SLICEL_C_D)
                                                      0.103     4.214    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD4/shift_reg_in_reg[5]
  -------------------------------------------------------------------
                         required time                         -4.214    
                         arrival time                           4.272    
  -------------------------------------------------------------------
                         slack                                  0.057    

Slack (MET) :             0.059ns  (arrival time - required time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/shift_reg_in_reg[5]/C
                            (rising edge-triggered cell FDCE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_13/RAMC/I
                            (rising edge-triggered cell RAMD32 clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK rise@0.000ns - dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK rise@0.000ns)
  Data Path Delay:        0.178ns  (logic 0.084ns (47.154%)  route 0.094ns (52.846%))
  Logic Levels:           0  
  Clock Path Skew:        0.058ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    7.961ns
    Source Clock Delay      (SCD):    2.741ns
    Clock Pessimism Removal (CPR):    5.162ns
  Clock Net Delay (Source):      1.231ns (routing 0.637ns, distribution 0.594ns)
  Clock Net Delay (Destination): 1.385ns (routing 0.693ns, distribution 0.692ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK rise edge)
                                                      0.000     0.000 r  
    CONFIG_SITE_X0Y0     BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK
    CONFIG_SITE_X0Y0     BSCANE2 (Prop_BSCAN1_CONFIG_SITE_INTERNAL_TCK_TCK)
                                                      0.465     0.465 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           1.022     1.487    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCE_X0Y14         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.023     1.510 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
    X2Y1 (CLOCK_ROOT)    net (fo=486, routed)         1.231     2.741    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/m_bscan_tck[0]
    SLICE_X46Y66         FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/shift_reg_in_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X46Y66         FDCE (Prop_DFF_SLICEL_C_Q)
                                                      0.084     2.825 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/shift_reg_in_reg[5]/Q
                         net (fo=2, routed)           0.094     2.919    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_13/DIC0
    SLICE_X45Y66         RAMD32                                       r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_13/RAMC/I
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK rise edge)
                                                      0.000     0.000 r  
    CONFIG_SITE_X0Y0     BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK
    CONFIG_SITE_X0Y0     BSCANE2 (Prop_BSCAN1_CONFIG_SITE_INTERNAL_TCK_TCK)
                                                      4.800     4.800 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           1.750     6.550    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCE_X0Y14         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.026     6.576 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
    X2Y1 (CLOCK_ROOT)    net (fo=486, routed)         1.385     7.961    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_13/WCLK
    SLICE_X45Y66         RAMD32                                       r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_13/RAMC/CLK
                         clock pessimism             -5.162     2.799    
    SLICE_X45Y66         RAMD32 (Hold_C5LUT_SLICEM_CLK_I)
                                                      0.061     2.860    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_13/RAMC
  -------------------------------------------------------------------
                         required time                         -2.860    
                         arrival time                           2.919    
  -------------------------------------------------------------------
                         slack                                  0.059    

Slack (MET) :             0.060ns  (arrival time - required time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/shift_reg_in_reg[15]/C
                            (rising edge-triggered cell FDCE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_14_15/DP/I
                            (rising edge-triggered cell RAMD32 clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK rise@0.000ns - dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK rise@0.000ns)
  Data Path Delay:        0.167ns  (logic 0.085ns (51.004%)  route 0.082ns (48.996%))
  Logic Levels:           0  
  Clock Path Skew:        0.058ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    7.961ns
    Source Clock Delay      (SCD):    2.741ns
    Clock Pessimism Removal (CPR):    5.162ns
  Clock Net Delay (Source):      1.231ns (routing 0.637ns, distribution 0.594ns)
  Clock Net Delay (Destination): 1.385ns (routing 0.693ns, distribution 0.692ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK rise edge)
                                                      0.000     0.000 r  
    CONFIG_SITE_X0Y0     BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK
    CONFIG_SITE_X0Y0     BSCANE2 (Prop_BSCAN1_CONFIG_SITE_INTERNAL_TCK_TCK)
                                                      0.465     0.465 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           1.022     1.487    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCE_X0Y14         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.023     1.510 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
    X2Y1 (CLOCK_ROOT)    net (fo=486, routed)         1.231     2.741    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/m_bscan_tck[0]
    SLICE_X46Y66         FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/shift_reg_in_reg[15]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X46Y66         FDCE (Prop_AFF2_SLICEL_C_Q)
                                                      0.085     2.826 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/shift_reg_in_reg[15]/Q
                         net (fo=3, routed)           0.082     2.907    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_14_15/D
    SLICE_X45Y67         RAMD32                                       r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_14_15/DP/I
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK rise edge)
                                                      0.000     0.000 r  
    CONFIG_SITE_X0Y0     BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK
    CONFIG_SITE_X0Y0     BSCANE2 (Prop_BSCAN1_CONFIG_SITE_INTERNAL_TCK_TCK)
                                                      4.800     4.800 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           1.750     6.550    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCE_X0Y14         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.026     6.576 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
    X2Y1 (CLOCK_ROOT)    net (fo=486, routed)         1.385     7.961    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_14_15/WCLK
    SLICE_X45Y67         RAMD32                                       r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_14_15/DP/CLK
                         clock pessimism             -5.162     2.799    
    SLICE_X45Y67         RAMD32 (Hold_G6LUT_SLICEM_CLK_I)
                                                      0.049     2.848    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_14_15/DP
  -------------------------------------------------------------------
                         required time                         -2.848    
                         arrival time                           2.907    
  -------------------------------------------------------------------
                         slack                                  0.060    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK
Waveform(ns):       { 0.000 25.000 }
Period(ns):         50.000
Sources:            { dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK }

Check Type        Corner  Lib Pin     Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location      Pin
Min Period        n/a     RAMD32/CLK  n/a            1.524         50.000      48.476     SLICE_X45Y66  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_13/RAMA/CLK
Min Period        n/a     RAMD32/CLK  n/a            1.524         50.000      48.476     SLICE_X45Y66  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_13/RAMA_D1/CLK
Min Period        n/a     RAMD32/CLK  n/a            1.524         50.000      48.476     SLICE_X45Y66  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_13/RAMB/CLK
Min Period        n/a     RAMD32/CLK  n/a            1.524         50.000      48.476     SLICE_X45Y66  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_13/RAMB_D1/CLK
Min Period        n/a     RAMD32/CLK  n/a            1.524         50.000      48.476     SLICE_X45Y66  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_13/RAMC/CLK
Min Period        n/a     RAMD32/CLK  n/a            1.524         50.000      48.476     SLICE_X45Y66  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_13/RAMC_D1/CLK
Min Period        n/a     RAMD32/CLK  n/a            1.524         50.000      48.476     SLICE_X45Y66  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_13/RAMD/CLK
Min Period        n/a     RAMD32/CLK  n/a            1.524         50.000      48.476     SLICE_X45Y66  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_13/RAMD_D1/CLK
Min Period        n/a     RAMD32/CLK  n/a            1.524         50.000      48.476     SLICE_X45Y66  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_13/RAME/CLK
Min Period        n/a     RAMD32/CLK  n/a            1.524         50.000      48.476     SLICE_X45Y66  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_13/RAME_D1/CLK
Low Pulse Width   Slow    RAMD32/CLK  n/a            0.762         25.000      24.238     SLICE_X45Y66  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_13/RAMA/CLK
Low Pulse Width   Fast    RAMD32/CLK  n/a            0.762         25.000      24.238     SLICE_X45Y66  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_13/RAMA/CLK
Low Pulse Width   Slow    RAMD32/CLK  n/a            0.762         25.000      24.238     SLICE_X45Y66  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_13/RAMA_D1/CLK
Low Pulse Width   Fast    RAMD32/CLK  n/a            0.762         25.000      24.238     SLICE_X45Y66  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_13/RAMA_D1/CLK
Low Pulse Width   Slow    RAMD32/CLK  n/a            0.762         25.000      24.238     SLICE_X45Y66  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_13/RAMB/CLK
Low Pulse Width   Fast    RAMD32/CLK  n/a            0.762         25.000      24.238     SLICE_X45Y66  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_13/RAMB/CLK
Low Pulse Width   Slow    RAMD32/CLK  n/a            0.762         25.000      24.238     SLICE_X45Y66  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_13/RAMB_D1/CLK
Low Pulse Width   Fast    RAMD32/CLK  n/a            0.762         25.000      24.238     SLICE_X45Y66  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_13/RAMB_D1/CLK
Low Pulse Width   Slow    RAMD32/CLK  n/a            0.762         25.000      24.238     SLICE_X45Y66  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_13/RAMC/CLK
Low Pulse Width   Fast    RAMD32/CLK  n/a            0.762         25.000      24.238     SLICE_X45Y66  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_13/RAMC/CLK
High Pulse Width  Slow    RAMD32/CLK  n/a            0.762         25.000      24.238     SLICE_X45Y66  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_13/RAMA/CLK
High Pulse Width  Fast    RAMD32/CLK  n/a            0.762         25.000      24.238     SLICE_X45Y66  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_13/RAMA/CLK
High Pulse Width  Slow    RAMD32/CLK  n/a            0.762         25.000      24.238     SLICE_X45Y66  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_13/RAMA_D1/CLK
High Pulse Width  Fast    RAMD32/CLK  n/a            0.762         25.000      24.238     SLICE_X45Y66  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_13/RAMA_D1/CLK
High Pulse Width  Slow    RAMD32/CLK  n/a            0.762         25.000      24.238     SLICE_X45Y66  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_13/RAMB/CLK
High Pulse Width  Fast    RAMD32/CLK  n/a            0.762         25.000      24.238     SLICE_X45Y66  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_13/RAMB/CLK
High Pulse Width  Slow    RAMD32/CLK  n/a            0.762         25.000      24.238     SLICE_X45Y66  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_13/RAMB_D1/CLK
High Pulse Width  Fast    RAMD32/CLK  n/a            0.762         25.000      24.238     SLICE_X45Y66  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_13/RAMB_D1/CLK
High Pulse Width  Slow    RAMD32/CLK  n/a            0.762         25.000      24.238     SLICE_X45Y66  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_13/RAMC/CLK
High Pulse Width  Fast    RAMD32/CLK  n/a            0.762         25.000      24.238     SLICE_X45Y66  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_13/RAMC/CLK



---------------------------------------------------------------------------------------------------
From Clock:  clk_pl_0
  To Clock:  clk_39M_cable_delay_tester_clk_wiz_0_0

Setup :            0  Failing Endpoints,  Worst Slack      999.212ns,  Total Violation        0.000ns
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             999.212ns  (required time - arrival time)
  Source:                 cable_delay_tester_i/jtag_axi_0/inst/jtag_axi_engine_u/rx_fifo_i/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/src_gray_ff_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            cable_delay_tester_i/jtag_axi_0/inst/jtag_axi_engine_u/rx_fifo_i/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][1]/D
                            (rising edge-triggered cell FDRE clocked by clk_39M_cable_delay_tester_clk_wiz_0_0  {rise@0.000ns fall@12.816ns period=25.632ns})
  Path Group:             clk_39M_cable_delay_tester_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            1000.000ns  (MaxDelay Path 1000.000ns)
  Data Path Delay:        0.834ns  (logic 0.115ns (13.789%)  route 0.719ns (86.211%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 1000.000ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X48Y18                                      0.000     0.000 r  cable_delay_tester_i/jtag_axi_0/inst/jtag_axi_engine_u/rx_fifo_i/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/src_gray_ff_reg[1]/C
    SLICE_X48Y18         FDRE (Prop_DFF2_SLICEL_C_Q)
                                                      0.115     0.115 r  cable_delay_tester_i/jtag_axi_0/inst/jtag_axi_engine_u/rx_fifo_i/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/src_gray_ff_reg[1]/Q
                         net (fo=1, routed)           0.719     0.834    cable_delay_tester_i/jtag_axi_0/inst/jtag_axi_engine_u/rx_fifo_i/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/async_path[1]
    SLICE_X49Y18         FDRE                                         r  cable_delay_tester_i/jtag_axi_0/inst/jtag_axi_engine_u/rx_fifo_i/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][1]/D
  -------------------------------------------------------------------    -------------------

                         max delay                 1000.000  1000.000    
    SLICE_X49Y18         FDRE (Setup_GFF2_SLICEL_C_D)
                                                      0.046  1000.046    cable_delay_tester_i/jtag_axi_0/inst/jtag_axi_engine_u/rx_fifo_i/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][1]
  -------------------------------------------------------------------
                         required time                       1000.046    
                         arrival time                          -0.834    
  -------------------------------------------------------------------
                         slack                                999.212    

Slack (MET) :             999.255ns  (required time - arrival time)
  Source:                 cable_delay_tester_i/jtag_axi_0/inst/jtag_axi_engine_u/rx_fifo_i/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/src_gray_ff_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            cable_delay_tester_i/jtag_axi_0/inst/jtag_axi_engine_u/rx_fifo_i/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][0]/D
                            (rising edge-triggered cell FDRE clocked by clk_39M_cable_delay_tester_clk_wiz_0_0  {rise@0.000ns fall@12.816ns period=25.632ns})
  Path Group:             clk_39M_cable_delay_tester_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            1000.000ns  (MaxDelay Path 1000.000ns)
  Data Path Delay:        0.791ns  (logic 0.114ns (14.412%)  route 0.677ns (85.588%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 1000.000ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X48Y18                                      0.000     0.000 r  cable_delay_tester_i/jtag_axi_0/inst/jtag_axi_engine_u/rx_fifo_i/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/src_gray_ff_reg[0]/C
    SLICE_X48Y18         FDRE (Prop_DFF_SLICEL_C_Q)
                                                      0.114     0.114 r  cable_delay_tester_i/jtag_axi_0/inst/jtag_axi_engine_u/rx_fifo_i/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/src_gray_ff_reg[0]/Q
                         net (fo=1, routed)           0.677     0.791    cable_delay_tester_i/jtag_axi_0/inst/jtag_axi_engine_u/rx_fifo_i/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/async_path[0]
    SLICE_X49Y18         FDRE                                         r  cable_delay_tester_i/jtag_axi_0/inst/jtag_axi_engine_u/rx_fifo_i/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][0]/D
  -------------------------------------------------------------------    -------------------

                         max delay                 1000.000  1000.000    
    SLICE_X49Y18         FDRE (Setup_HFF2_SLICEL_C_D)
                                                      0.046  1000.046    cable_delay_tester_i/jtag_axi_0/inst/jtag_axi_engine_u/rx_fifo_i/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][0]
  -------------------------------------------------------------------
                         required time                       1000.046    
                         arrival time                          -0.791    
  -------------------------------------------------------------------
                         slack                                999.255    

Slack (MET) :             999.531ns  (required time - arrival time)
  Source:                 cable_delay_tester_i/jtag_axi_0/inst/jtag_axi_engine_u/tx_fifo_i/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/src_gray_ff_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            cable_delay_tester_i/jtag_axi_0/inst/jtag_axi_engine_u/tx_fifo_i/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][2]/D
                            (rising edge-triggered cell FDRE clocked by clk_39M_cable_delay_tester_clk_wiz_0_0  {rise@0.000ns fall@12.816ns period=25.632ns})
  Path Group:             clk_39M_cable_delay_tester_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            1000.000ns  (MaxDelay Path 1000.000ns)
  Data Path Delay:        0.514ns  (logic 0.114ns (22.179%)  route 0.400ns (77.821%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 1000.000ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X40Y38                                      0.000     0.000 r  cable_delay_tester_i/jtag_axi_0/inst/jtag_axi_engine_u/tx_fifo_i/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/src_gray_ff_reg[2]/C
    SLICE_X40Y38         FDRE (Prop_HFF_SLICEM_C_Q)
                                                      0.114     0.114 r  cable_delay_tester_i/jtag_axi_0/inst/jtag_axi_engine_u/tx_fifo_i/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/src_gray_ff_reg[2]/Q
                         net (fo=1, routed)           0.400     0.514    cable_delay_tester_i/jtag_axi_0/inst/jtag_axi_engine_u/tx_fifo_i/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/async_path[2]
    SLICE_X40Y38         FDRE                                         r  cable_delay_tester_i/jtag_axi_0/inst/jtag_axi_engine_u/tx_fifo_i/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][2]/D
  -------------------------------------------------------------------    -------------------

                         max delay                 1000.000  1000.000    
    SLICE_X40Y38         FDRE (Setup_DFF2_SLICEM_C_D)
                                                      0.045  1000.045    cable_delay_tester_i/jtag_axi_0/inst/jtag_axi_engine_u/tx_fifo_i/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][2]
  -------------------------------------------------------------------
                         required time                       1000.045    
                         arrival time                          -0.514    
  -------------------------------------------------------------------
                         slack                                999.531    

Slack (MET) :             999.550ns  (required time - arrival time)
  Source:                 cable_delay_tester_i/jtag_axi_0/inst/jtag_axi_engine_u/rx_fifo_i/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/src_gray_ff_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            cable_delay_tester_i/jtag_axi_0/inst/jtag_axi_engine_u/rx_fifo_i/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][2]/D
                            (rising edge-triggered cell FDRE clocked by clk_39M_cable_delay_tester_clk_wiz_0_0  {rise@0.000ns fall@12.816ns period=25.632ns})
  Path Group:             clk_39M_cable_delay_tester_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            1000.000ns  (MaxDelay Path 1000.000ns)
  Data Path Delay:        0.496ns  (logic 0.114ns (22.984%)  route 0.382ns (77.016%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 1000.000ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X49Y20                                      0.000     0.000 r  cable_delay_tester_i/jtag_axi_0/inst/jtag_axi_engine_u/rx_fifo_i/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/src_gray_ff_reg[2]/C
    SLICE_X49Y20         FDRE (Prop_DFF_SLICEL_C_Q)
                                                      0.114     0.114 r  cable_delay_tester_i/jtag_axi_0/inst/jtag_axi_engine_u/rx_fifo_i/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/src_gray_ff_reg[2]/Q
                         net (fo=1, routed)           0.382     0.496    cable_delay_tester_i/jtag_axi_0/inst/jtag_axi_engine_u/rx_fifo_i/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/async_path[2]
    SLICE_X49Y20         FDRE                                         r  cable_delay_tester_i/jtag_axi_0/inst/jtag_axi_engine_u/rx_fifo_i/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][2]/D
  -------------------------------------------------------------------    -------------------

                         max delay                 1000.000  1000.000    
    SLICE_X49Y20         FDRE (Setup_GFF2_SLICEL_C_D)
                                                      0.046  1000.046    cable_delay_tester_i/jtag_axi_0/inst/jtag_axi_engine_u/rx_fifo_i/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][2]
  -------------------------------------------------------------------
                         required time                       1000.046    
                         arrival time                          -0.496    
  -------------------------------------------------------------------
                         slack                                999.550    

Slack (MET) :             999.563ns  (required time - arrival time)
  Source:                 cable_delay_tester_i/jtag_axi_0/inst/jtag_axi_engine_u/rd_cmd_fifo_i/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/src_gray_ff_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            cable_delay_tester_i/jtag_axi_0/inst/jtag_axi_engine_u/rd_cmd_fifo_i/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][2]/D
                            (rising edge-triggered cell FDRE clocked by clk_39M_cable_delay_tester_clk_wiz_0_0  {rise@0.000ns fall@12.816ns period=25.632ns})
  Path Group:             clk_39M_cable_delay_tester_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            1000.000ns  (MaxDelay Path 1000.000ns)
  Data Path Delay:        0.483ns  (logic 0.113ns (23.395%)  route 0.370ns (76.605%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 1000.000ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X50Y32                                      0.000     0.000 r  cable_delay_tester_i/jtag_axi_0/inst/jtag_axi_engine_u/rd_cmd_fifo_i/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/src_gray_ff_reg[2]/C
    SLICE_X50Y32         FDRE (Prop_HFF_SLICEL_C_Q)
                                                      0.113     0.113 r  cable_delay_tester_i/jtag_axi_0/inst/jtag_axi_engine_u/rd_cmd_fifo_i/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/src_gray_ff_reg[2]/Q
                         net (fo=1, routed)           0.370     0.483    cable_delay_tester_i/jtag_axi_0/inst/jtag_axi_engine_u/rd_cmd_fifo_i/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/async_path[2]
    SLICE_X50Y32         FDRE                                         r  cable_delay_tester_i/jtag_axi_0/inst/jtag_axi_engine_u/rd_cmd_fifo_i/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][2]/D
  -------------------------------------------------------------------    -------------------

                         max delay                 1000.000  1000.000    
    SLICE_X50Y32         FDRE (Setup_DFF2_SLICEL_C_D)
                                                      0.046  1000.046    cable_delay_tester_i/jtag_axi_0/inst/jtag_axi_engine_u/rd_cmd_fifo_i/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][2]
  -------------------------------------------------------------------
                         required time                       1000.046    
                         arrival time                          -0.483    
  -------------------------------------------------------------------
                         slack                                999.563    

Slack (MET) :             999.571ns  (required time - arrival time)
  Source:                 cable_delay_tester_i/jtag_axi_0/inst/jtag_axi_engine_u/tx_fifo_i/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/src_gray_ff_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            cable_delay_tester_i/jtag_axi_0/inst/jtag_axi_engine_u/tx_fifo_i/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][7]/D
                            (rising edge-triggered cell FDRE clocked by clk_39M_cable_delay_tester_clk_wiz_0_0  {rise@0.000ns fall@12.816ns period=25.632ns})
  Path Group:             clk_39M_cable_delay_tester_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            1000.000ns  (MaxDelay Path 1000.000ns)
  Data Path Delay:        0.474ns  (logic 0.113ns (23.840%)  route 0.361ns (76.160%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 1000.000ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X41Y36                                      0.000     0.000 r  cable_delay_tester_i/jtag_axi_0/inst/jtag_axi_engine_u/tx_fifo_i/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/src_gray_ff_reg[7]/C
    SLICE_X41Y36         FDRE (Prop_AFF_SLICEM_C_Q)
                                                      0.113     0.113 r  cable_delay_tester_i/jtag_axi_0/inst/jtag_axi_engine_u/tx_fifo_i/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/src_gray_ff_reg[7]/Q
                         net (fo=1, routed)           0.361     0.474    cable_delay_tester_i/jtag_axi_0/inst/jtag_axi_engine_u/tx_fifo_i/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/async_path[7]
    SLICE_X41Y36         FDRE                                         r  cable_delay_tester_i/jtag_axi_0/inst/jtag_axi_engine_u/tx_fifo_i/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][7]/D
  -------------------------------------------------------------------    -------------------

                         max delay                 1000.000  1000.000    
    SLICE_X41Y36         FDRE (Setup_FFF2_SLICEM_C_D)
                                                      0.045  1000.045    cable_delay_tester_i/jtag_axi_0/inst/jtag_axi_engine_u/tx_fifo_i/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][7]
  -------------------------------------------------------------------
                         required time                       1000.045    
                         arrival time                          -0.474    
  -------------------------------------------------------------------
                         slack                                999.571    

Slack (MET) :             999.596ns  (required time - arrival time)
  Source:                 cable_delay_tester_i/jtag_axi_0/inst/jtag_axi_engine_u/rx_fifo_i/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/src_gray_ff_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            cable_delay_tester_i/jtag_axi_0/inst/jtag_axi_engine_u/rx_fifo_i/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][4]/D
                            (rising edge-triggered cell FDRE clocked by clk_39M_cable_delay_tester_clk_wiz_0_0  {rise@0.000ns fall@12.816ns period=25.632ns})
  Path Group:             clk_39M_cable_delay_tester_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            1000.000ns  (MaxDelay Path 1000.000ns)
  Data Path Delay:        0.450ns  (logic 0.114ns (25.333%)  route 0.336ns (74.667%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 1000.000ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X48Y20                                      0.000     0.000 r  cable_delay_tester_i/jtag_axi_0/inst/jtag_axi_engine_u/rx_fifo_i/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/src_gray_ff_reg[4]/C
    SLICE_X48Y20         FDRE (Prop_DFF_SLICEL_C_Q)
                                                      0.114     0.114 r  cable_delay_tester_i/jtag_axi_0/inst/jtag_axi_engine_u/rx_fifo_i/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/src_gray_ff_reg[4]/Q
                         net (fo=1, routed)           0.336     0.450    cable_delay_tester_i/jtag_axi_0/inst/jtag_axi_engine_u/rx_fifo_i/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/async_path[4]
    SLICE_X48Y20         FDRE                                         r  cable_delay_tester_i/jtag_axi_0/inst/jtag_axi_engine_u/rx_fifo_i/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][4]/D
  -------------------------------------------------------------------    -------------------

                         max delay                 1000.000  1000.000    
    SLICE_X48Y20         FDRE (Setup_HFF2_SLICEL_C_D)
                                                      0.046  1000.046    cable_delay_tester_i/jtag_axi_0/inst/jtag_axi_engine_u/rx_fifo_i/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][4]
  -------------------------------------------------------------------
                         required time                       1000.046    
                         arrival time                          -0.450    
  -------------------------------------------------------------------
                         slack                                999.596    

Slack (MET) :             999.596ns  (required time - arrival time)
  Source:                 cable_delay_tester_i/jtag_axi_0/inst/jtag_axi_engine_u/rx_fifo_i/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/src_gray_ff_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            cable_delay_tester_i/jtag_axi_0/inst/jtag_axi_engine_u/rx_fifo_i/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][6]/D
                            (rising edge-triggered cell FDRE clocked by clk_39M_cable_delay_tester_clk_wiz_0_0  {rise@0.000ns fall@12.816ns period=25.632ns})
  Path Group:             clk_39M_cable_delay_tester_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            1000.000ns  (MaxDelay Path 1000.000ns)
  Data Path Delay:        0.450ns  (logic 0.114ns (25.333%)  route 0.336ns (74.667%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 1000.000ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X48Y22                                      0.000     0.000 r  cable_delay_tester_i/jtag_axi_0/inst/jtag_axi_engine_u/rx_fifo_i/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/src_gray_ff_reg[6]/C
    SLICE_X48Y22         FDRE (Prop_DFF_SLICEL_C_Q)
                                                      0.114     0.114 r  cable_delay_tester_i/jtag_axi_0/inst/jtag_axi_engine_u/rx_fifo_i/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/src_gray_ff_reg[6]/Q
                         net (fo=1, routed)           0.336     0.450    cable_delay_tester_i/jtag_axi_0/inst/jtag_axi_engine_u/rx_fifo_i/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/async_path[6]
    SLICE_X48Y22         FDRE                                         r  cable_delay_tester_i/jtag_axi_0/inst/jtag_axi_engine_u/rx_fifo_i/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][6]/D
  -------------------------------------------------------------------    -------------------

                         max delay                 1000.000  1000.000    
    SLICE_X48Y22         FDRE (Setup_HFF2_SLICEL_C_D)
                                                      0.046  1000.046    cable_delay_tester_i/jtag_axi_0/inst/jtag_axi_engine_u/rx_fifo_i/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][6]
  -------------------------------------------------------------------
                         required time                       1000.046    
                         arrival time                          -0.450    
  -------------------------------------------------------------------
                         slack                                999.596    

Slack (MET) :             999.598ns  (required time - arrival time)
  Source:                 cable_delay_tester_i/jtag_axi_0/inst/jtag_axi_engine_u/rd_cmd_fifo_i/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/src_gray_ff_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            cable_delay_tester_i/jtag_axi_0/inst/jtag_axi_engine_u/rd_cmd_fifo_i/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][0]/D
                            (rising edge-triggered cell FDRE clocked by clk_39M_cable_delay_tester_clk_wiz_0_0  {rise@0.000ns fall@12.816ns period=25.632ns})
  Path Group:             clk_39M_cable_delay_tester_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            1000.000ns  (MaxDelay Path 1000.000ns)
  Data Path Delay:        0.448ns  (logic 0.113ns (25.223%)  route 0.335ns (74.777%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 1000.000ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X49Y31                                      0.000     0.000 r  cable_delay_tester_i/jtag_axi_0/inst/jtag_axi_engine_u/rd_cmd_fifo_i/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/src_gray_ff_reg[0]/C
    SLICE_X49Y31         FDRE (Prop_HFF_SLICEL_C_Q)
                                                      0.113     0.113 r  cable_delay_tester_i/jtag_axi_0/inst/jtag_axi_engine_u/rd_cmd_fifo_i/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/src_gray_ff_reg[0]/Q
                         net (fo=1, routed)           0.335     0.448    cable_delay_tester_i/jtag_axi_0/inst/jtag_axi_engine_u/rd_cmd_fifo_i/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/async_path[0]
    SLICE_X49Y31         FDRE                                         r  cable_delay_tester_i/jtag_axi_0/inst/jtag_axi_engine_u/rd_cmd_fifo_i/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][0]/D
  -------------------------------------------------------------------    -------------------

                         max delay                 1000.000  1000.000    
    SLICE_X49Y31         FDRE (Setup_CFF2_SLICEL_C_D)
                                                      0.046  1000.046    cable_delay_tester_i/jtag_axi_0/inst/jtag_axi_engine_u/rd_cmd_fifo_i/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][0]
  -------------------------------------------------------------------
                         required time                       1000.046    
                         arrival time                          -0.448    
  -------------------------------------------------------------------
                         slack                                999.598    

Slack (MET) :             999.614ns  (required time - arrival time)
  Source:                 cable_delay_tester_i/jtag_axi_0/inst/jtag_axi_engine_u/tx_fifo_i/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/src_gray_ff_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            cable_delay_tester_i/jtag_axi_0/inst/jtag_axi_engine_u/tx_fifo_i/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][3]/D
                            (rising edge-triggered cell FDRE clocked by clk_39M_cable_delay_tester_clk_wiz_0_0  {rise@0.000ns fall@12.816ns period=25.632ns})
  Path Group:             clk_39M_cable_delay_tester_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            1000.000ns  (MaxDelay Path 1000.000ns)
  Data Path Delay:        0.431ns  (logic 0.114ns (26.450%)  route 0.317ns (73.550%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 1000.000ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X40Y38                                      0.000     0.000 r  cable_delay_tester_i/jtag_axi_0/inst/jtag_axi_engine_u/tx_fifo_i/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/src_gray_ff_reg[3]/C
    SLICE_X40Y38         FDRE (Prop_HFF2_SLICEM_C_Q)
                                                      0.114     0.114 r  cable_delay_tester_i/jtag_axi_0/inst/jtag_axi_engine_u/tx_fifo_i/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/src_gray_ff_reg[3]/Q
                         net (fo=1, routed)           0.317     0.431    cable_delay_tester_i/jtag_axi_0/inst/jtag_axi_engine_u/tx_fifo_i/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/async_path[3]
    SLICE_X40Y38         FDRE                                         r  cable_delay_tester_i/jtag_axi_0/inst/jtag_axi_engine_u/tx_fifo_i/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][3]/D
  -------------------------------------------------------------------    -------------------

                         max delay                 1000.000  1000.000    
    SLICE_X40Y38         FDRE (Setup_CFF2_SLICEM_C_D)
                                                      0.045  1000.045    cable_delay_tester_i/jtag_axi_0/inst/jtag_axi_engine_u/tx_fifo_i/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][3]
  -------------------------------------------------------------------
                         required time                       1000.045    
                         arrival time                          -0.431    
  -------------------------------------------------------------------
                         slack                                999.614    





---------------------------------------------------------------------------------------------------
From Clock:  clk_18M_cable_delay_tester_clk_wiz_0_0
  To Clock:  clk_pl_0

Setup :           80  Failing Endpoints,  Worst Slack       -3.433ns,  Total Violation     -265.836ns
Hold  :            0  Failing Endpoints,  Worst Slack        1.172ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (VIOLATED) :        -3.433ns  (required time - arrival time)
  Source:                 cable_delay_tester_i/rhd_spi_master_0/inst/b_data_out_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_18M_cable_delay_tester_clk_wiz_0_0  {rise@0.000ns fall@27.782ns period=55.565ns})
  Destination:            cable_delay_tester_i/ila_rhd/inst/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[1].U_M/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/probeDelay1_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_pl_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            0.033ns  (clk_pl_0 rise@6390.000ns - clk_18M_cable_delay_tester_clk_wiz_0_0 rise@6389.967ns)
  Data Path Delay:        0.463ns  (logic 0.200ns (43.229%)  route 0.263ns (56.771%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -2.660ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.832ns = ( 6392.832 - 6390.000 ) 
    Source Clock Delay      (SCD):    5.634ns = ( 6395.601 - 6389.967 ) 
    Clock Pessimism Removal (CPR):    0.142ns
  Clock Uncertainty:      0.388ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.250ns
    Phase Error              (PE):    0.258ns
  Clock Net Delay (Source):      2.613ns (routing 1.496ns, distribution 1.117ns)
  Clock Net Delay (Destination): 2.616ns (routing 1.434ns, distribution 1.182ns)
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_18M_cable_delay_tester_clk_wiz_0_0 rise edge)
                                                   6389.967  6389.967 r  
    BUFG_PS_X0Y77        BUFG_PS                      0.000  6389.967 r  cable_delay_tester_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=5884, routed)        2.732  6392.699    cable_delay_tester_i/clk_wiz_0/inst/clk_in1
    MMCM_X0Y3            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                     -0.103  6392.596 r  cable_delay_tester_i/clk_wiz_0/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.348  6392.944    cable_delay_tester_i/clk_wiz_0/inst/clk_18M_cable_delay_tester_clk_wiz_0_0
    BUFGCE_X0Y76         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.044  6392.988 r  cable_delay_tester_i/clk_wiz_0/inst/clkout1_buf/O
    X1Y0 (CLOCK_ROOT)    net (fo=132, routed)         2.613  6395.601    cable_delay_tester_i/rhd_spi_master_0/inst/clk
    SLICE_X29Y70         FDRE                                         r  cable_delay_tester_i/rhd_spi_master_0/inst/b_data_out_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X29Y70         FDRE (Prop_DFF_SLICEM_C_Q)
                                                      0.116  6395.717 r  cable_delay_tester_i/rhd_spi_master_0/inst/b_data_out_reg[2]/Q
                         net (fo=3, routed)           0.183  6395.899    cable_delay_tester_i/ila_rhd/inst/ila_core_inst/u_trig/U_TM/TRIGGER_I[18]
    SLICE_X29Y70         LUT2 (Prop_H6LUT_SLICEM_I0_O)
                                                      0.084  6395.983 r  cable_delay_tester_i/ila_rhd/inst/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[1].U_M_i_14/O
                         net (fo=1, routed)           0.080  6396.063    cable_delay_tester_i/ila_rhd/inst/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[1].U_M/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/PROBES_I[2]
    SLICE_X29Y70         FDRE                                         r  cable_delay_tester_i/ila_rhd/inst/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[1].U_M/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/probeDelay1_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_pl_0 rise edge)
                                                   6390.000  6390.000 r  
    PS8_X0Y0             PS8                          0.000  6390.000 r  cable_delay_tester_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.181  6390.181    cable_delay_tester_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y77        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.035  6390.216 r  cable_delay_tester_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X1Y1 (CLOCK_ROOT)    net (fo=5884, routed)        2.616  6392.833    cable_delay_tester_i/ila_rhd/inst/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[1].U_M/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/CLK_I
    SLICE_X29Y70         FDRE                                         r  cable_delay_tester_i/ila_rhd/inst/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[1].U_M/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/probeDelay1_reg[2]/C
                         clock pessimism              0.142  6392.975    
                         clock uncertainty           -0.388  6392.587    
    SLICE_X29Y70         FDRE (Setup_HFF_SLICEM_C_D)
                                                      0.044  6392.631    cable_delay_tester_i/ila_rhd/inst/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[1].U_M/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/probeDelay1_reg[2]
  -------------------------------------------------------------------
                         required time                       6392.630    
                         arrival time                       -6396.063    
  -------------------------------------------------------------------
                         slack                                 -3.433    

Slack (VIOLATED) :        -3.422ns  (required time - arrival time)
  Source:                 cable_delay_tester_i/rhd_spi_master_0/inst/FSM_sequential_state_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_18M_cable_delay_tester_clk_wiz_0_0  {rise@0.000ns fall@27.782ns period=55.565ns})
  Destination:            cable_delay_tester_i/ila_rhd/inst/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[2].U_M/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/probeDelay1_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_pl_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            0.033ns  (clk_pl_0 rise@6390.000ns - clk_18M_cable_delay_tester_clk_wiz_0_0 rise@6389.967ns)
  Data Path Delay:        0.706ns  (logic 0.351ns (49.733%)  route 0.355ns (50.267%))
  Logic Levels:           2  (LUT2=1 LUT3=1)
  Clock Path Skew:        -2.406ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.027ns = ( 6393.027 - 6390.000 ) 
    Source Clock Delay      (SCD):    5.575ns = ( 6395.542 - 6389.967 ) 
    Clock Pessimism Removal (CPR):    0.142ns
  Clock Uncertainty:      0.388ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.250ns
    Phase Error              (PE):    0.258ns
  Clock Net Delay (Source):      2.554ns (routing 1.496ns, distribution 1.058ns)
  Clock Net Delay (Destination): 2.811ns (routing 1.434ns, distribution 1.377ns)
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_18M_cable_delay_tester_clk_wiz_0_0 rise edge)
                                                   6389.967  6389.967 r  
    BUFG_PS_X0Y77        BUFG_PS                      0.000  6389.967 r  cable_delay_tester_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=5884, routed)        2.732  6392.699    cable_delay_tester_i/clk_wiz_0/inst/clk_in1
    MMCM_X0Y3            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                     -0.103  6392.596 r  cable_delay_tester_i/clk_wiz_0/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.348  6392.944    cable_delay_tester_i/clk_wiz_0/inst/clk_18M_cable_delay_tester_clk_wiz_0_0
    BUFGCE_X0Y76         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.044  6392.988 r  cable_delay_tester_i/clk_wiz_0/inst/clkout1_buf/O
    X1Y0 (CLOCK_ROOT)    net (fo=132, routed)         2.554  6395.542    cable_delay_tester_i/rhd_spi_master_0/inst/clk
    SLICE_X31Y59         FDRE                                         r  cable_delay_tester_i/rhd_spi_master_0/inst/FSM_sequential_state_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X31Y59         FDRE (Prop_DFF2_SLICEM_C_Q)
                                                      0.115  6395.657 r  cable_delay_tester_i/rhd_spi_master_0/inst/FSM_sequential_state_reg[2]/Q
                         net (fo=20, routed)          0.213  6395.870    cable_delay_tester_i/rhd_spi_master_0/inst/state__0[2]
    SLICE_X31Y59         LUT3 (Prop_B6LUT_SLICEM_I2_O)
                                                      0.082  6395.952 r  cable_delay_tester_i/rhd_spi_master_0/inst/done_INST_0/O
                         net (fo=2, routed)           0.062  6396.014    cable_delay_tester_i/ila_rhd/inst/ila_core_inst/u_trig/U_TM/TRIGGER_I[32]
    SLICE_X31Y59         LUT2 (Prop_H6LUT_SLICEM_I0_O)
                                                      0.154  6396.168 r  cable_delay_tester_i/ila_rhd/inst/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[2].U_M_i_1/O
                         net (fo=1, routed)           0.080  6396.248    cable_delay_tester_i/ila_rhd/inst/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[2].U_M/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/PROBES_I[0]
    SLICE_X31Y59         FDRE                                         r  cable_delay_tester_i/ila_rhd/inst/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[2].U_M/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/probeDelay1_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_pl_0 rise edge)
                                                   6390.000  6390.000 r  
    PS8_X0Y0             PS8                          0.000  6390.000 r  cable_delay_tester_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.181  6390.181    cable_delay_tester_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y77        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.035  6390.216 r  cable_delay_tester_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X1Y1 (CLOCK_ROOT)    net (fo=5884, routed)        2.811  6393.027    cable_delay_tester_i/ila_rhd/inst/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[2].U_M/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/CLK_I
    SLICE_X31Y59         FDRE                                         r  cable_delay_tester_i/ila_rhd/inst/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[2].U_M/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/probeDelay1_reg[0]/C
                         clock pessimism              0.142  6393.169    
                         clock uncertainty           -0.388  6392.782    
    SLICE_X31Y59         FDRE (Setup_HFF_SLICEM_C_D)
                                                      0.044  6392.826    cable_delay_tester_i/ila_rhd/inst/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[2].U_M/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/probeDelay1_reg[0]
  -------------------------------------------------------------------
                         required time                       6392.826    
                         arrival time                       -6396.248    
  -------------------------------------------------------------------
                         slack                                 -3.422    

Slack (VIOLATED) :        -3.422ns  (required time - arrival time)
  Source:                 cable_delay_tester_i/rhd_spi_master_0/inst/a_data_out_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_18M_cable_delay_tester_clk_wiz_0_0  {rise@0.000ns fall@27.782ns period=55.565ns})
  Destination:            cable_delay_tester_i/ila_rhd/inst/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[0].U_M/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/probeDelay1_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_pl_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            0.033ns  (clk_pl_0 rise@6390.000ns - clk_18M_cable_delay_tester_clk_wiz_0_0 rise@6389.967ns)
  Data Path Delay:        0.461ns  (logic 0.200ns (43.356%)  route 0.261ns (56.644%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -2.650ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.820ns = ( 6392.820 - 6390.000 ) 
    Source Clock Delay      (SCD):    5.612ns = ( 6395.579 - 6389.967 ) 
    Clock Pessimism Removal (CPR):    0.142ns
  Clock Uncertainty:      0.388ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.250ns
    Phase Error              (PE):    0.258ns
  Clock Net Delay (Source):      2.591ns (routing 1.496ns, distribution 1.095ns)
  Clock Net Delay (Destination): 2.604ns (routing 1.434ns, distribution 1.170ns)
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_18M_cable_delay_tester_clk_wiz_0_0 rise edge)
                                                   6389.967  6389.967 r  
    BUFG_PS_X0Y77        BUFG_PS                      0.000  6389.967 r  cable_delay_tester_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=5884, routed)        2.732  6392.699    cable_delay_tester_i/clk_wiz_0/inst/clk_in1
    MMCM_X0Y3            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                     -0.103  6392.596 r  cable_delay_tester_i/clk_wiz_0/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.348  6392.944    cable_delay_tester_i/clk_wiz_0/inst/clk_18M_cable_delay_tester_clk_wiz_0_0
    BUFGCE_X0Y76         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.044  6392.988 r  cable_delay_tester_i/clk_wiz_0/inst/clkout1_buf/O
    X1Y0 (CLOCK_ROOT)    net (fo=132, routed)         2.591  6395.579    cable_delay_tester_i/rhd_spi_master_0/inst/clk
    SLICE_X28Y76         FDRE                                         r  cable_delay_tester_i/rhd_spi_master_0/inst/a_data_out_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X28Y76         FDRE (Prop_DFF_SLICEM_C_Q)
                                                      0.116  6395.695 r  cable_delay_tester_i/rhd_spi_master_0/inst/a_data_out_reg[0]/Q
                         net (fo=3, routed)           0.181  6395.876    cable_delay_tester_i/ila_rhd/inst/ila_core_inst/u_trig/U_TM/TRIGGER_I[0]
    SLICE_X28Y76         LUT3 (Prop_H6LUT_SLICEM_I1_O)
                                                      0.084  6395.960 r  cable_delay_tester_i/ila_rhd/inst/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[0].U_M_i_16/O
                         net (fo=1, routed)           0.080  6396.040    cable_delay_tester_i/ila_rhd/inst/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[0].U_M/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/PROBES_I[0]
    SLICE_X28Y76         FDRE                                         r  cable_delay_tester_i/ila_rhd/inst/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[0].U_M/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/probeDelay1_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_pl_0 rise edge)
                                                   6390.000  6390.000 r  
    PS8_X0Y0             PS8                          0.000  6390.000 r  cable_delay_tester_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.181  6390.181    cable_delay_tester_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y77        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.035  6390.216 r  cable_delay_tester_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X1Y1 (CLOCK_ROOT)    net (fo=5884, routed)        2.604  6392.820    cable_delay_tester_i/ila_rhd/inst/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[0].U_M/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/CLK_I
    SLICE_X28Y76         FDRE                                         r  cable_delay_tester_i/ila_rhd/inst/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[0].U_M/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/probeDelay1_reg[0]/C
                         clock pessimism              0.142  6392.962    
                         clock uncertainty           -0.388  6392.575    
    SLICE_X28Y76         FDRE (Setup_HFF_SLICEM_C_D)
                                                      0.044  6392.619    cable_delay_tester_i/ila_rhd/inst/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[0].U_M/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/probeDelay1_reg[0]
  -------------------------------------------------------------------
                         required time                       6392.618    
                         arrival time                       -6396.040    
  -------------------------------------------------------------------
                         slack                                 -3.422    

Slack (VIOLATED) :        -3.417ns  (required time - arrival time)
  Source:                 cable_delay_tester_i/rhd_spi_master_0/inst/a_data_out_reg[15]/C
                            (rising edge-triggered cell FDRE clocked by clk_18M_cable_delay_tester_clk_wiz_0_0  {rise@0.000ns fall@27.782ns period=55.565ns})
  Destination:            cable_delay_tester_i/ila_rhd/inst/ila_core_inst/shifted_data_in_reg[7][15]_srl8/D
                            (rising edge-triggered cell SRL16E clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_pl_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            0.033ns  (clk_pl_0 rise@6390.000ns - clk_18M_cable_delay_tester_clk_wiz_0_0 rise@6389.967ns)
  Data Path Delay:        0.429ns  (logic 0.116ns (27.016%)  route 0.313ns (72.984%))
  Logic Levels:           0  
  Clock Path Skew:        -2.594ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.876ns = ( 6392.875 - 6390.000 ) 
    Source Clock Delay      (SCD):    5.612ns = ( 6395.579 - 6389.967 ) 
    Clock Pessimism Removal (CPR):    0.142ns
  Clock Uncertainty:      0.388ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.250ns
    Phase Error              (PE):    0.258ns
  Clock Net Delay (Source):      2.591ns (routing 1.496ns, distribution 1.095ns)
  Clock Net Delay (Destination): 2.660ns (routing 1.434ns, distribution 1.226ns)
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_18M_cable_delay_tester_clk_wiz_0_0 rise edge)
                                                   6389.967  6389.967 r  
    BUFG_PS_X0Y77        BUFG_PS                      0.000  6389.967 r  cable_delay_tester_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=5884, routed)        2.732  6392.699    cable_delay_tester_i/clk_wiz_0/inst/clk_in1
    MMCM_X0Y3            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                     -0.103  6392.596 r  cable_delay_tester_i/clk_wiz_0/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.348  6392.944    cable_delay_tester_i/clk_wiz_0/inst/clk_18M_cable_delay_tester_clk_wiz_0_0
    BUFGCE_X0Y76         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.044  6392.988 r  cable_delay_tester_i/clk_wiz_0/inst/clkout1_buf/O
    X1Y0 (CLOCK_ROOT)    net (fo=132, routed)         2.591  6395.579    cable_delay_tester_i/rhd_spi_master_0/inst/clk
    SLICE_X29Y77         FDRE                                         r  cable_delay_tester_i/rhd_spi_master_0/inst/a_data_out_reg[15]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X29Y77         FDRE (Prop_GFF_SLICEM_C_Q)
                                                      0.116  6395.695 r  cable_delay_tester_i/rhd_spi_master_0/inst/a_data_out_reg[15]/Q
                         net (fo=3, routed)           0.313  6396.008    cable_delay_tester_i/ila_rhd/inst/ila_core_inst/TRIGGER_I[15]
    SLICE_X29Y72         SRL16E                                       r  cable_delay_tester_i/ila_rhd/inst/ila_core_inst/shifted_data_in_reg[7][15]_srl8/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_pl_0 rise edge)
                                                   6390.000  6390.000 r  
    PS8_X0Y0             PS8                          0.000  6390.000 r  cable_delay_tester_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.181  6390.181    cable_delay_tester_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y77        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.035  6390.216 r  cable_delay_tester_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X1Y1 (CLOCK_ROOT)    net (fo=5884, routed)        2.660  6392.876    cable_delay_tester_i/ila_rhd/inst/ila_core_inst/DESIGN_CLK_I
    SLICE_X29Y72         SRL16E                                       r  cable_delay_tester_i/ila_rhd/inst/ila_core_inst/shifted_data_in_reg[7][15]_srl8/CLK
                         clock pessimism              0.142  6393.018    
                         clock uncertainty           -0.388  6392.630    
    SLICE_X29Y72         SRL16E (Setup_H5LUT_SLICEM_CLK_D)
                                                     -0.039  6392.591    cable_delay_tester_i/ila_rhd/inst/ila_core_inst/shifted_data_in_reg[7][15]_srl8
  -------------------------------------------------------------------
                         required time                       6392.591    
                         arrival time                       -6396.008    
  -------------------------------------------------------------------
                         slack                                 -3.417    

Slack (VIOLATED) :        -3.416ns  (required time - arrival time)
  Source:                 cable_delay_tester_i/rhd_spi_master_0/inst/a_data_out_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_18M_cable_delay_tester_clk_wiz_0_0  {rise@0.000ns fall@27.782ns period=55.565ns})
  Destination:            cable_delay_tester_i/ila_rhd/inst/ila_core_inst/shifted_data_in_reg[7][1]_srl8_srlopt/D
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_pl_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            0.033ns  (clk_pl_0 rise@6390.000ns - clk_18M_cable_delay_tester_clk_wiz_0_0 rise@6389.967ns)
  Data Path Delay:        0.456ns  (logic 0.116ns (25.456%)  route 0.340ns (74.544%))
  Logic Levels:           0  
  Clock Path Skew:        -2.650ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.820ns = ( 6392.820 - 6390.000 ) 
    Source Clock Delay      (SCD):    5.612ns = ( 6395.579 - 6389.967 ) 
    Clock Pessimism Removal (CPR):    0.142ns
  Clock Uncertainty:      0.388ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.250ns
    Phase Error              (PE):    0.258ns
  Clock Net Delay (Source):      2.591ns (routing 1.496ns, distribution 1.095ns)
  Clock Net Delay (Destination): 2.604ns (routing 1.434ns, distribution 1.170ns)
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_18M_cable_delay_tester_clk_wiz_0_0 rise edge)
                                                   6389.967  6389.967 r  
    BUFG_PS_X0Y77        BUFG_PS                      0.000  6389.967 r  cable_delay_tester_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=5884, routed)        2.732  6392.699    cable_delay_tester_i/clk_wiz_0/inst/clk_in1
    MMCM_X0Y3            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                     -0.103  6392.596 r  cable_delay_tester_i/clk_wiz_0/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.348  6392.944    cable_delay_tester_i/clk_wiz_0/inst/clk_18M_cable_delay_tester_clk_wiz_0_0
    BUFGCE_X0Y76         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.044  6392.988 r  cable_delay_tester_i/clk_wiz_0/inst/clkout1_buf/O
    X1Y0 (CLOCK_ROOT)    net (fo=132, routed)         2.591  6395.579    cable_delay_tester_i/rhd_spi_master_0/inst/clk
    SLICE_X28Y76         FDRE                                         r  cable_delay_tester_i/rhd_spi_master_0/inst/a_data_out_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X28Y76         FDRE (Prop_CFF_SLICEM_C_Q)
                                                      0.116  6395.695 r  cable_delay_tester_i/rhd_spi_master_0/inst/a_data_out_reg[1]/Q
                         net (fo=3, routed)           0.340  6396.035    cable_delay_tester_i/ila_rhd/inst/ila_core_inst/TRIGGER_I[1]
    SLICE_X28Y76         FDRE                                         r  cable_delay_tester_i/ila_rhd/inst/ila_core_inst/shifted_data_in_reg[7][1]_srl8_srlopt/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_pl_0 rise edge)
                                                   6390.000  6390.000 r  
    PS8_X0Y0             PS8                          0.000  6390.000 r  cable_delay_tester_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.181  6390.181    cable_delay_tester_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y77        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.035  6390.216 r  cable_delay_tester_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X1Y1 (CLOCK_ROOT)    net (fo=5884, routed)        2.604  6392.820    cable_delay_tester_i/ila_rhd/inst/ila_core_inst/DESIGN_CLK_I
    SLICE_X28Y76         FDRE                                         r  cable_delay_tester_i/ila_rhd/inst/ila_core_inst/shifted_data_in_reg[7][1]_srl8_srlopt/C
                         clock pessimism              0.142  6392.962    
                         clock uncertainty           -0.388  6392.575    
    SLICE_X28Y76         FDRE (Setup_EFF_SLICEM_C_D)
                                                      0.044  6392.619    cable_delay_tester_i/ila_rhd/inst/ila_core_inst/shifted_data_in_reg[7][1]_srl8_srlopt
  -------------------------------------------------------------------
                         required time                       6392.618    
                         arrival time                       -6396.035    
  -------------------------------------------------------------------
                         slack                                 -3.416    

Slack (VIOLATED) :        -3.415ns  (required time - arrival time)
  Source:                 cable_delay_tester_i/rhd_spi_master_0/inst/b_data_out_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk_18M_cable_delay_tester_clk_wiz_0_0  {rise@0.000ns fall@27.782ns period=55.565ns})
  Destination:            cable_delay_tester_i/ila_rhd/inst/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[1].U_M/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/probeDelay1_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_pl_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            0.033ns  (clk_pl_0 rise@6390.000ns - clk_18M_cable_delay_tester_clk_wiz_0_0 rise@6389.967ns)
  Data Path Delay:        0.454ns  (logic 0.248ns (54.681%)  route 0.206ns (45.319%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -2.650ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.824ns = ( 6392.824 - 6390.000 ) 
    Source Clock Delay      (SCD):    5.616ns = ( 6395.583 - 6389.967 ) 
    Clock Pessimism Removal (CPR):    0.142ns
  Clock Uncertainty:      0.388ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.250ns
    Phase Error              (PE):    0.258ns
  Clock Net Delay (Source):      2.595ns (routing 1.496ns, distribution 1.099ns)
  Clock Net Delay (Destination): 2.608ns (routing 1.434ns, distribution 1.174ns)
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_18M_cable_delay_tester_clk_wiz_0_0 rise edge)
                                                   6389.967  6389.967 r  
    BUFG_PS_X0Y77        BUFG_PS                      0.000  6389.967 r  cable_delay_tester_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=5884, routed)        2.732  6392.699    cable_delay_tester_i/clk_wiz_0/inst/clk_in1
    MMCM_X0Y3            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                     -0.103  6392.596 r  cable_delay_tester_i/clk_wiz_0/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.348  6392.944    cable_delay_tester_i/clk_wiz_0/inst/clk_18M_cable_delay_tester_clk_wiz_0_0
    BUFGCE_X0Y76         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.044  6392.988 r  cable_delay_tester_i/clk_wiz_0/inst/clkout1_buf/O
    X1Y0 (CLOCK_ROOT)    net (fo=132, routed)         2.595  6395.583    cable_delay_tester_i/rhd_spi_master_0/inst/clk
    SLICE_X31Y75         FDRE                                         r  cable_delay_tester_i/rhd_spi_master_0/inst/b_data_out_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X31Y75         FDRE (Prop_HFF_SLICEM_C_Q)
                                                      0.114  6395.697 r  cable_delay_tester_i/rhd_spi_master_0/inst/b_data_out_reg[4]/Q
                         net (fo=3, routed)           0.110  6395.806    cable_delay_tester_i/ila_rhd/inst/ila_core_inst/u_trig/U_TM/TRIGGER_I[20]
    SLICE_X31Y75         LUT2 (Prop_D6LUT_SLICEM_I0_O)
                                                      0.134  6395.940 r  cable_delay_tester_i/ila_rhd/inst/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[1].U_M_i_12/O
                         net (fo=1, routed)           0.096  6396.036    cable_delay_tester_i/ila_rhd/inst/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[1].U_M/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/PROBES_I[4]
    SLICE_X31Y75         FDRE                                         r  cable_delay_tester_i/ila_rhd/inst/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[1].U_M/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/probeDelay1_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_pl_0 rise edge)
                                                   6390.000  6390.000 r  
    PS8_X0Y0             PS8                          0.000  6390.000 r  cable_delay_tester_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.181  6390.181    cable_delay_tester_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y77        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.035  6390.216 r  cable_delay_tester_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X1Y1 (CLOCK_ROOT)    net (fo=5884, routed)        2.608  6392.824    cable_delay_tester_i/ila_rhd/inst/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[1].U_M/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/CLK_I
    SLICE_X31Y75         FDRE                                         r  cable_delay_tester_i/ila_rhd/inst/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[1].U_M/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/probeDelay1_reg[4]/C
                         clock pessimism              0.142  6392.966    
                         clock uncertainty           -0.388  6392.579    
    SLICE_X31Y75         FDRE (Setup_DFF_SLICEM_C_D)
                                                      0.043  6392.622    cable_delay_tester_i/ila_rhd/inst/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[1].U_M/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/probeDelay1_reg[4]
  -------------------------------------------------------------------
                         required time                       6392.622    
                         arrival time                       -6396.037    
  -------------------------------------------------------------------
                         slack                                 -3.415    

Slack (VIOLATED) :        -3.415ns  (required time - arrival time)
  Source:                 cable_delay_tester_i/rhd_spi_master_0/inst/a_data_out_reg[14]/C
                            (rising edge-triggered cell FDRE clocked by clk_18M_cable_delay_tester_clk_wiz_0_0  {rise@0.000ns fall@27.782ns period=55.565ns})
  Destination:            cable_delay_tester_i/ila_rhd/inst/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[0].U_M/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/probeDelay1_reg[14]/D
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_pl_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            0.033ns  (clk_pl_0 rise@6390.000ns - clk_18M_cable_delay_tester_clk_wiz_0_0 rise@6389.967ns)
  Data Path Delay:        0.457ns  (logic 0.249ns (54.440%)  route 0.208ns (45.560%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -2.646ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.840ns = ( 6392.840 - 6390.000 ) 
    Source Clock Delay      (SCD):    5.628ns = ( 6395.595 - 6389.967 ) 
    Clock Pessimism Removal (CPR):    0.142ns
  Clock Uncertainty:      0.388ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.250ns
    Phase Error              (PE):    0.258ns
  Clock Net Delay (Source):      2.607ns (routing 1.496ns, distribution 1.111ns)
  Clock Net Delay (Destination): 2.624ns (routing 1.434ns, distribution 1.190ns)
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_18M_cable_delay_tester_clk_wiz_0_0 rise edge)
                                                   6389.967  6389.967 r  
    BUFG_PS_X0Y77        BUFG_PS                      0.000  6389.967 r  cable_delay_tester_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=5884, routed)        2.732  6392.699    cable_delay_tester_i/clk_wiz_0/inst/clk_in1
    MMCM_X0Y3            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                     -0.103  6392.596 r  cable_delay_tester_i/clk_wiz_0/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.348  6392.944    cable_delay_tester_i/clk_wiz_0/inst/clk_18M_cable_delay_tester_clk_wiz_0_0
    BUFGCE_X0Y76         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.044  6392.988 r  cable_delay_tester_i/clk_wiz_0/inst/clkout1_buf/O
    X1Y0 (CLOCK_ROOT)    net (fo=132, routed)         2.607  6395.595    cable_delay_tester_i/rhd_spi_master_0/inst/clk
    SLICE_X29Y76         FDRE                                         r  cable_delay_tester_i/rhd_spi_master_0/inst/a_data_out_reg[14]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X29Y76         FDRE (Prop_HFF_SLICEM_C_Q)
                                                      0.114  6395.708 r  cable_delay_tester_i/rhd_spi_master_0/inst/a_data_out_reg[14]/Q
                         net (fo=3, routed)           0.113  6395.822    cable_delay_tester_i/ila_rhd/inst/ila_core_inst/u_trig/U_TM/TRIGGER_I[14]
    SLICE_X29Y78         LUT3 (Prop_F6LUT_SLICEM_I1_O)
                                                      0.135  6395.957 r  cable_delay_tester_i/ila_rhd/inst/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[0].U_M_i_2/O
                         net (fo=1, routed)           0.095  6396.052    cable_delay_tester_i/ila_rhd/inst/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[0].U_M/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/PROBES_I[14]
    SLICE_X29Y78         FDRE                                         r  cable_delay_tester_i/ila_rhd/inst/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[0].U_M/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/probeDelay1_reg[14]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_pl_0 rise edge)
                                                   6390.000  6390.000 r  
    PS8_X0Y0             PS8                          0.000  6390.000 r  cable_delay_tester_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.181  6390.181    cable_delay_tester_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y77        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.035  6390.216 r  cable_delay_tester_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X1Y1 (CLOCK_ROOT)    net (fo=5884, routed)        2.624  6392.840    cable_delay_tester_i/ila_rhd/inst/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[0].U_M/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/CLK_I
    SLICE_X29Y78         FDRE                                         r  cable_delay_tester_i/ila_rhd/inst/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[0].U_M/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/probeDelay1_reg[14]/C
                         clock pessimism              0.142  6392.982    
                         clock uncertainty           -0.388  6392.594    
    SLICE_X29Y78         FDRE (Setup_FFF_SLICEM_C_D)
                                                      0.043  6392.637    cable_delay_tester_i/ila_rhd/inst/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[0].U_M/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/probeDelay1_reg[14]
  -------------------------------------------------------------------
                         required time                       6392.637    
                         arrival time                       -6396.052    
  -------------------------------------------------------------------
                         slack                                 -3.415    

Slack (VIOLATED) :        -3.415ns  (required time - arrival time)
  Source:                 cable_delay_tester_i/rhd_spi_master_0/inst/a_data_out_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by clk_18M_cable_delay_tester_clk_wiz_0_0  {rise@0.000ns fall@27.782ns period=55.565ns})
  Destination:            cable_delay_tester_i/ila_rhd/inst/ila_core_inst/shifted_data_in_reg[7][7]_srl8/D
                            (rising edge-triggered cell SRL16E clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_pl_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            0.033ns  (clk_pl_0 rise@6390.000ns - clk_18M_cable_delay_tester_clk_wiz_0_0 rise@6389.967ns)
  Data Path Delay:        0.312ns  (logic 0.116ns (37.125%)  route 0.196ns (62.875%))
  Logic Levels:           0  
  Clock Path Skew:        -2.631ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.876ns = ( 6392.875 - 6390.000 ) 
    Source Clock Delay      (SCD):    5.649ns = ( 6395.616 - 6389.967 ) 
    Clock Pessimism Removal (CPR):    0.142ns
  Clock Uncertainty:      0.388ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.250ns
    Phase Error              (PE):    0.258ns
  Clock Net Delay (Source):      2.628ns (routing 1.496ns, distribution 1.132ns)
  Clock Net Delay (Destination): 2.660ns (routing 1.434ns, distribution 1.226ns)
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_18M_cable_delay_tester_clk_wiz_0_0 rise edge)
                                                   6389.967  6389.967 r  
    BUFG_PS_X0Y77        BUFG_PS                      0.000  6389.967 r  cable_delay_tester_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=5884, routed)        2.732  6392.699    cable_delay_tester_i/clk_wiz_0/inst/clk_in1
    MMCM_X0Y3            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                     -0.103  6392.596 r  cable_delay_tester_i/clk_wiz_0/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.348  6392.944    cable_delay_tester_i/clk_wiz_0/inst/clk_18M_cable_delay_tester_clk_wiz_0_0
    BUFGCE_X0Y76         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.044  6392.988 r  cable_delay_tester_i/clk_wiz_0/inst/clkout1_buf/O
    X1Y0 (CLOCK_ROOT)    net (fo=132, routed)         2.628  6395.616    cable_delay_tester_i/rhd_spi_master_0/inst/clk
    SLICE_X29Y71         FDRE                                         r  cable_delay_tester_i/rhd_spi_master_0/inst/a_data_out_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X29Y71         FDRE (Prop_CFF_SLICEM_C_Q)
                                                      0.116  6395.732 r  cable_delay_tester_i/rhd_spi_master_0/inst/a_data_out_reg[7]/Q
                         net (fo=3, routed)           0.196  6395.928    cable_delay_tester_i/ila_rhd/inst/ila_core_inst/TRIGGER_I[7]
    SLICE_X29Y72         SRL16E                                       r  cable_delay_tester_i/ila_rhd/inst/ila_core_inst/shifted_data_in_reg[7][7]_srl8/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_pl_0 rise edge)
                                                   6390.000  6390.000 r  
    PS8_X0Y0             PS8                          0.000  6390.000 r  cable_delay_tester_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.181  6390.181    cable_delay_tester_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y77        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.035  6390.216 r  cable_delay_tester_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X1Y1 (CLOCK_ROOT)    net (fo=5884, routed)        2.660  6392.876    cable_delay_tester_i/ila_rhd/inst/ila_core_inst/DESIGN_CLK_I
    SLICE_X29Y72         SRL16E                                       r  cable_delay_tester_i/ila_rhd/inst/ila_core_inst/shifted_data_in_reg[7][7]_srl8/CLK
                         clock pessimism              0.142  6393.018    
                         clock uncertainty           -0.388  6392.630    
    SLICE_X29Y72         SRL16E (Setup_H6LUT_SLICEM_CLK_D)
                                                     -0.117  6392.513    cable_delay_tester_i/ila_rhd/inst/ila_core_inst/shifted_data_in_reg[7][7]_srl8
  -------------------------------------------------------------------
                         required time                       6392.513    
                         arrival time                       -6395.928    
  -------------------------------------------------------------------
                         slack                                 -3.415    

Slack (VIOLATED) :        -3.403ns  (required time - arrival time)
  Source:                 cable_delay_tester_i/rhd_spi_master_0/inst/b_data_out_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_18M_cable_delay_tester_clk_wiz_0_0  {rise@0.000ns fall@27.782ns period=55.565ns})
  Destination:            cable_delay_tester_i/ila_rhd/inst/ila_core_inst/shifted_data_in_reg[7][19]_srl8_srlopt/D
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_pl_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            0.033ns  (clk_pl_0 rise@6390.000ns - clk_18M_cable_delay_tester_clk_wiz_0_0 rise@6389.967ns)
  Data Path Delay:        0.441ns  (logic 0.114ns (25.854%)  route 0.327ns (74.146%))
  Logic Levels:           0  
  Clock Path Skew:        -2.652ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.832ns = ( 6392.832 - 6390.000 ) 
    Source Clock Delay      (SCD):    5.626ns = ( 6395.593 - 6389.967 ) 
    Clock Pessimism Removal (CPR):    0.142ns
  Clock Uncertainty:      0.388ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.250ns
    Phase Error              (PE):    0.258ns
  Clock Net Delay (Source):      2.605ns (routing 1.496ns, distribution 1.109ns)
  Clock Net Delay (Destination): 2.616ns (routing 1.434ns, distribution 1.182ns)
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_18M_cable_delay_tester_clk_wiz_0_0 rise edge)
                                                   6389.967  6389.967 r  
    BUFG_PS_X0Y77        BUFG_PS                      0.000  6389.967 r  cable_delay_tester_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=5884, routed)        2.732  6392.699    cable_delay_tester_i/clk_wiz_0/inst/clk_in1
    MMCM_X0Y3            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                     -0.103  6392.596 r  cable_delay_tester_i/clk_wiz_0/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.348  6392.944    cable_delay_tester_i/clk_wiz_0/inst/clk_18M_cable_delay_tester_clk_wiz_0_0
    BUFGCE_X0Y76         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.044  6392.988 r  cable_delay_tester_i/clk_wiz_0/inst/clkout1_buf/O
    X1Y0 (CLOCK_ROOT)    net (fo=132, routed)         2.605  6395.593    cable_delay_tester_i/rhd_spi_master_0/inst/clk
    SLICE_X30Y70         FDRE                                         r  cable_delay_tester_i/rhd_spi_master_0/inst/b_data_out_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X30Y70         FDRE (Prop_AFF_SLICEL_C_Q)
                                                      0.114  6395.707 r  cable_delay_tester_i/rhd_spi_master_0/inst/b_data_out_reg[3]/Q
                         net (fo=3, routed)           0.327  6396.034    cable_delay_tester_i/ila_rhd/inst/ila_core_inst/TRIGGER_I[19]
    SLICE_X29Y70         FDRE                                         r  cable_delay_tester_i/ila_rhd/inst/ila_core_inst/shifted_data_in_reg[7][19]_srl8_srlopt/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_pl_0 rise edge)
                                                   6390.000  6390.000 r  
    PS8_X0Y0             PS8                          0.000  6390.000 r  cable_delay_tester_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.181  6390.181    cable_delay_tester_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y77        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.035  6390.216 r  cable_delay_tester_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X1Y1 (CLOCK_ROOT)    net (fo=5884, routed)        2.616  6392.833    cable_delay_tester_i/ila_rhd/inst/ila_core_inst/DESIGN_CLK_I
    SLICE_X29Y70         FDRE                                         r  cable_delay_tester_i/ila_rhd/inst/ila_core_inst/shifted_data_in_reg[7][19]_srl8_srlopt/C
                         clock pessimism              0.142  6392.975    
                         clock uncertainty           -0.388  6392.587    
    SLICE_X29Y70         FDRE (Setup_EFF_SLICEM_C_D)
                                                      0.044  6392.631    cable_delay_tester_i/ila_rhd/inst/ila_core_inst/shifted_data_in_reg[7][19]_srl8_srlopt
  -------------------------------------------------------------------
                         required time                       6392.630    
                         arrival time                       -6396.034    
  -------------------------------------------------------------------
                         slack                                 -3.403    

Slack (VIOLATED) :        -3.400ns  (required time - arrival time)
  Source:                 cable_delay_tester_i/rhd_spi_master_0/inst/a_data_out_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_18M_cable_delay_tester_clk_wiz_0_0  {rise@0.000ns fall@27.782ns period=55.565ns})
  Destination:            cable_delay_tester_i/ila_rhd/inst/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[0].U_M/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/probeDelay1_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_pl_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            0.033ns  (clk_pl_0 rise@6390.000ns - clk_18M_cable_delay_tester_clk_wiz_0_0 rise@6389.967ns)
  Data Path Delay:        0.432ns  (logic 0.251ns (58.160%)  route 0.181ns (41.840%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -2.658ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.826ns = ( 6392.826 - 6390.000 ) 
    Source Clock Delay      (SCD):    5.626ns = ( 6395.593 - 6389.967 ) 
    Clock Pessimism Removal (CPR):    0.142ns
  Clock Uncertainty:      0.388ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.250ns
    Phase Error              (PE):    0.258ns
  Clock Net Delay (Source):      2.605ns (routing 1.496ns, distribution 1.109ns)
  Clock Net Delay (Destination): 2.610ns (routing 1.434ns, distribution 1.176ns)
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_18M_cable_delay_tester_clk_wiz_0_0 rise edge)
                                                   6389.967  6389.967 r  
    BUFG_PS_X0Y77        BUFG_PS                      0.000  6389.967 r  cable_delay_tester_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=5884, routed)        2.732  6392.699    cable_delay_tester_i/clk_wiz_0/inst/clk_in1
    MMCM_X0Y3            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                     -0.103  6392.596 r  cable_delay_tester_i/clk_wiz_0/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.348  6392.944    cable_delay_tester_i/clk_wiz_0/inst/clk_18M_cable_delay_tester_clk_wiz_0_0
    BUFGCE_X0Y76         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.044  6392.988 r  cable_delay_tester_i/clk_wiz_0/inst/clkout1_buf/O
    X1Y0 (CLOCK_ROOT)    net (fo=132, routed)         2.605  6395.593    cable_delay_tester_i/rhd_spi_master_0/inst/clk
    SLICE_X30Y70         FDRE                                         r  cable_delay_tester_i/rhd_spi_master_0/inst/a_data_out_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X30Y70         FDRE (Prop_DFF_SLICEL_C_Q)
                                                      0.114  6395.707 r  cable_delay_tester_i/rhd_spi_master_0/inst/a_data_out_reg[2]/Q
                         net (fo=3, routed)           0.111  6395.817    cable_delay_tester_i/ila_rhd/inst/ila_core_inst/u_trig/U_TM/TRIGGER_I[2]
    SLICE_X30Y70         LUT3 (Prop_H6LUT_SLICEL_I1_O)
                                                      0.137  6395.954 r  cable_delay_tester_i/ila_rhd/inst/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[0].U_M_i_14/O
                         net (fo=1, routed)           0.070  6396.024    cable_delay_tester_i/ila_rhd/inst/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[0].U_M/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/PROBES_I[2]
    SLICE_X30Y70         FDRE                                         r  cable_delay_tester_i/ila_rhd/inst/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[0].U_M/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/probeDelay1_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_pl_0 rise edge)
                                                   6390.000  6390.000 r  
    PS8_X0Y0             PS8                          0.000  6390.000 r  cable_delay_tester_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.181  6390.181    cable_delay_tester_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y77        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.035  6390.216 r  cable_delay_tester_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X1Y1 (CLOCK_ROOT)    net (fo=5884, routed)        2.610  6392.827    cable_delay_tester_i/ila_rhd/inst/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[0].U_M/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/CLK_I
    SLICE_X30Y70         FDRE                                         r  cable_delay_tester_i/ila_rhd/inst/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[0].U_M/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/probeDelay1_reg[2]/C
                         clock pessimism              0.142  6392.969    
                         clock uncertainty           -0.388  6392.581    
    SLICE_X30Y70         FDRE (Setup_HFF_SLICEL_C_D)
                                                      0.044  6392.625    cable_delay_tester_i/ila_rhd/inst/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[0].U_M/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/probeDelay1_reg[2]
  -------------------------------------------------------------------
                         required time                       6392.625    
                         arrival time                       -6396.024    
  -------------------------------------------------------------------
                         slack                                 -3.400    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             1.172ns  (arrival time - required time)
  Source:                 cable_delay_tester_i/clk_wiz_0/inst/mmcme4_adv_inst/CLKOUT0
                            (clock source 'clk_18M_cable_delay_tester_clk_wiz_0_0'  {rise@0.000ns fall@27.782ns period=55.565ns})
  Destination:            cable_delay_tester_i/ila_rhd/inst/ila_core_inst/shifted_data_in_reg[7][39]_srl8/D
                            (rising edge-triggered cell SRL16E clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_pl_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_pl_0 rise@0.000ns - clk_18M_cable_delay_tester_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        1.603ns  (logic 0.023ns (1.435%)  route 1.580ns (98.565%))
  Logic Levels:           1  (BUFGCE=1)
  Clock Path Skew:        0.023ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.186ns
    Source Clock Delay      (SCD):    2.079ns
    Clock Pessimism Removal (CPR):    0.084ns
  Clock Uncertainty:      0.388ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.250ns
    Phase Error              (PE):    0.258ns
  Clock Net Delay (Source):      1.513ns (routing 0.881ns, distribution 0.632ns)
  Clock Net Delay (Destination): 1.999ns (routing 0.965ns, distribution 1.034ns)
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_18M_cable_delay_tester_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFG_PS_X0Y77        BUFG_PS                      0.000     0.000 r  cable_delay_tester_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X1Y1 (CLOCK_ROOT)    net (fo=5884, routed)        1.513     1.513    cable_delay_tester_i/clk_wiz_0/inst/clk_in1
  -------------------------------------------------------------------    -------------------
    MMCM_X0Y3            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                      0.566     2.079 r  cable_delay_tester_i/clk_wiz_0/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.179     2.258    cable_delay_tester_i/clk_wiz_0/inst/clk_18M_cable_delay_tester_clk_wiz_0_0
    BUFGCE_X0Y76         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.023     2.281 r  cable_delay_tester_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=132, routed)         1.401     3.682    cable_delay_tester_i/ila_rhd/inst/ila_core_inst/TRIGGER_I[39]
    SLICE_X31Y58         SRL16E                                       r  cable_delay_tester_i/ila_rhd/inst/ila_core_inst/shifted_data_in_reg[7][39]_srl8/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  cable_delay_tester_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.164     0.164    cable_delay_tester_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y77        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.023     0.187 r  cable_delay_tester_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X1Y1 (CLOCK_ROOT)    net (fo=5884, routed)        1.999     2.186    cable_delay_tester_i/ila_rhd/inst/ila_core_inst/DESIGN_CLK_I
    SLICE_X31Y58         SRL16E                                       r  cable_delay_tester_i/ila_rhd/inst/ila_core_inst/shifted_data_in_reg[7][39]_srl8/CLK
                         clock pessimism             -0.084     2.102    
                         clock uncertainty            0.388     2.490    
    SLICE_X31Y58         SRL16E (Hold_H6LUT_SLICEM_CLK_D)
                                                      0.020     2.510    cable_delay_tester_i/ila_rhd/inst/ila_core_inst/shifted_data_in_reg[7][39]_srl8
  -------------------------------------------------------------------
                         required time                         -2.510    
                         arrival time                           3.682    
  -------------------------------------------------------------------
                         slack                                  1.172    

Slack (MET) :             1.362ns  (arrival time - required time)
  Source:                 cable_delay_tester_i/reset_rhd/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
                            (rising edge-triggered cell FDRE clocked by clk_18M_cable_delay_tester_clk_wiz_0_0  {rise@0.000ns fall@27.782ns period=55.565ns})
  Destination:            cable_delay_tester_i/ila_rhd/inst/ila_core_inst/shifted_data_in_reg[7][38]_srl8/D
                            (rising edge-triggered cell SRL16E clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_pl_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_pl_0 rise@0.000ns - clk_18M_cable_delay_tester_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.193ns  (logic 0.084ns (43.630%)  route 0.109ns (56.370%))
  Logic Levels:           0  
  Clock Path Skew:        -1.568ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.186ns
    Source Clock Delay      (SCD):    3.670ns
    Clock Pessimism Removal (CPR):    0.084ns
  Clock Uncertainty:      0.388ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.250ns
    Phase Error              (PE):    0.258ns
  Clock Net Delay (Source):      1.389ns (routing 0.820ns, distribution 0.569ns)
  Clock Net Delay (Destination): 1.999ns (routing 0.965ns, distribution 1.034ns)
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_18M_cable_delay_tester_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFG_PS_X0Y77        BUFG_PS                      0.000     0.000 r  cable_delay_tester_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=5884, routed)        1.513     1.513    cable_delay_tester_i/clk_wiz_0/inst/clk_in1
    MMCM_X0Y3            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                      0.566     2.079 r  cable_delay_tester_i/clk_wiz_0/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.179     2.258    cable_delay_tester_i/clk_wiz_0/inst/clk_18M_cable_delay_tester_clk_wiz_0_0
    BUFGCE_X0Y76         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.023     2.281 r  cable_delay_tester_i/clk_wiz_0/inst/clkout1_buf/O
    X1Y0 (CLOCK_ROOT)    net (fo=132, routed)         1.389     3.670    cable_delay_tester_i/reset_rhd/U0/slowest_sync_clk
    SLICE_X30Y58         FDRE                                         r  cable_delay_tester_i/reset_rhd/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X30Y58         FDRE (Prop_AFF_SLICEL_C_Q)
                                                      0.084     3.754 r  cable_delay_tester_i/reset_rhd/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/Q
                         net (fo=71, routed)          0.109     3.863    cable_delay_tester_i/ila_rhd/inst/ila_core_inst/TRIGGER_I[38]
    SLICE_X31Y58         SRL16E                                       r  cable_delay_tester_i/ila_rhd/inst/ila_core_inst/shifted_data_in_reg[7][38]_srl8/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  cable_delay_tester_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.164     0.164    cable_delay_tester_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y77        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.023     0.187 r  cable_delay_tester_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X1Y1 (CLOCK_ROOT)    net (fo=5884, routed)        1.999     2.186    cable_delay_tester_i/ila_rhd/inst/ila_core_inst/DESIGN_CLK_I
    SLICE_X31Y58         SRL16E                                       r  cable_delay_tester_i/ila_rhd/inst/ila_core_inst/shifted_data_in_reg[7][38]_srl8/CLK
                         clock pessimism             -0.084     2.102    
                         clock uncertainty            0.388     2.490    
    SLICE_X31Y58         SRL16E (Hold_G6LUT_SLICEM_CLK_D)
                                                      0.011     2.501    cable_delay_tester_i/ila_rhd/inst/ila_core_inst/shifted_data_in_reg[7][38]_srl8
  -------------------------------------------------------------------
                         required time                         -2.501    
                         arrival time                           3.863    
  -------------------------------------------------------------------
                         slack                                  1.362    

Slack (MET) :             1.370ns  (arrival time - required time)
  Source:                 cable_delay_tester_i/rhd_spi_master_0/inst/ClockDivideByEight/clock_out_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_18M_cable_delay_tester_clk_wiz_0_0  {rise@0.000ns fall@27.782ns period=55.565ns})
  Destination:            cable_delay_tester_i/ila_rhd/inst/ila_core_inst/shifted_data_in_reg[7][34]_srl8/D
                            (rising edge-triggered cell SRL16E clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_pl_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_pl_0 rise@0.000ns - clk_18M_cable_delay_tester_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.169ns  (logic 0.082ns (48.585%)  route 0.087ns (51.415%))
  Logic Levels:           0  
  Clock Path Skew:        -1.607ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.186ns
    Source Clock Delay      (SCD):    3.709ns
    Clock Pessimism Removal (CPR):    0.084ns
  Clock Uncertainty:      0.388ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.250ns
    Phase Error              (PE):    0.258ns
  Clock Net Delay (Source):      1.428ns (routing 0.820ns, distribution 0.608ns)
  Clock Net Delay (Destination): 1.999ns (routing 0.965ns, distribution 1.034ns)
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_18M_cable_delay_tester_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFG_PS_X0Y77        BUFG_PS                      0.000     0.000 r  cable_delay_tester_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=5884, routed)        1.513     1.513    cable_delay_tester_i/clk_wiz_0/inst/clk_in1
    MMCM_X0Y3            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                      0.566     2.079 r  cable_delay_tester_i/clk_wiz_0/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.179     2.258    cable_delay_tester_i/clk_wiz_0/inst/clk_18M_cable_delay_tester_clk_wiz_0_0
    BUFGCE_X0Y76         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.023     2.281 r  cable_delay_tester_i/clk_wiz_0/inst/clkout1_buf/O
    X1Y0 (CLOCK_ROOT)    net (fo=132, routed)         1.428     3.709    cable_delay_tester_i/rhd_spi_master_0/inst/ClockDivideByEight/clk
    SLICE_X31Y61         FDRE                                         r  cable_delay_tester_i/rhd_spi_master_0/inst/ClockDivideByEight/clock_out_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X31Y61         FDRE (Prop_AFF_SLICEM_C_Q)
                                                      0.082     3.791 r  cable_delay_tester_i/rhd_spi_master_0/inst/ClockDivideByEight/clock_out_reg/Q
                         net (fo=3, routed)           0.087     3.878    cable_delay_tester_i/ila_rhd/inst/ila_core_inst/TRIGGER_I[34]
    SLICE_X31Y58         SRL16E                                       r  cable_delay_tester_i/ila_rhd/inst/ila_core_inst/shifted_data_in_reg[7][34]_srl8/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  cable_delay_tester_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.164     0.164    cable_delay_tester_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y77        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.023     0.187 r  cable_delay_tester_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X1Y1 (CLOCK_ROOT)    net (fo=5884, routed)        1.999     2.186    cable_delay_tester_i/ila_rhd/inst/ila_core_inst/DESIGN_CLK_I
    SLICE_X31Y58         SRL16E                                       r  cable_delay_tester_i/ila_rhd/inst/ila_core_inst/shifted_data_in_reg[7][34]_srl8/CLK
                         clock pessimism             -0.084     2.102    
                         clock uncertainty            0.388     2.490    
    SLICE_X31Y58         SRL16E (Hold_C6LUT_SLICEM_CLK_D)
                                                      0.018     2.508    cable_delay_tester_i/ila_rhd/inst/ila_core_inst/shifted_data_in_reg[7][34]_srl8
  -------------------------------------------------------------------
                         required time                         -2.508    
                         arrival time                           3.878    
  -------------------------------------------------------------------
                         slack                                  1.370    

Slack (MET) :             1.371ns  (arrival time - required time)
  Source:                 cable_delay_tester_i/rhd_spi_master_0/inst/CS_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_18M_cable_delay_tester_clk_wiz_0_0  {rise@0.000ns fall@27.782ns period=55.565ns})
  Destination:            cable_delay_tester_i/ila_rhd/inst/ila_core_inst/shifted_data_in_reg[7][35]_srl8/D
                            (rising edge-triggered cell SRL16E clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_pl_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_pl_0 rise@0.000ns - clk_18M_cable_delay_tester_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.165ns  (logic 0.083ns (50.178%)  route 0.082ns (49.822%))
  Logic Levels:           0  
  Clock Path Skew:        -1.612ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.186ns
    Source Clock Delay      (SCD):    3.714ns
    Clock Pessimism Removal (CPR):    0.084ns
  Clock Uncertainty:      0.388ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.250ns
    Phase Error              (PE):    0.258ns
  Clock Net Delay (Source):      1.433ns (routing 0.820ns, distribution 0.613ns)
  Clock Net Delay (Destination): 1.999ns (routing 0.965ns, distribution 1.034ns)
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_18M_cable_delay_tester_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFG_PS_X0Y77        BUFG_PS                      0.000     0.000 r  cable_delay_tester_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=5884, routed)        1.513     1.513    cable_delay_tester_i/clk_wiz_0/inst/clk_in1
    MMCM_X0Y3            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                      0.566     2.079 r  cable_delay_tester_i/clk_wiz_0/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.179     2.258    cable_delay_tester_i/clk_wiz_0/inst/clk_18M_cable_delay_tester_clk_wiz_0_0
    BUFGCE_X0Y76         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.023     2.281 r  cable_delay_tester_i/clk_wiz_0/inst/clkout1_buf/O
    X1Y0 (CLOCK_ROOT)    net (fo=132, routed)         1.433     3.714    cable_delay_tester_i/rhd_spi_master_0/inst/clk
    SLICE_X31Y60         FDRE                                         r  cable_delay_tester_i/rhd_spi_master_0/inst/CS_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X31Y60         FDRE (Prop_CFF_SLICEM_C_Q)
                                                      0.083     3.797 r  cable_delay_tester_i/rhd_spi_master_0/inst/CS_reg/Q
                         net (fo=4, routed)           0.082     3.879    cable_delay_tester_i/ila_rhd/inst/ila_core_inst/TRIGGER_I[35]
    SLICE_X31Y58         SRL16E                                       r  cable_delay_tester_i/ila_rhd/inst/ila_core_inst/shifted_data_in_reg[7][35]_srl8/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  cable_delay_tester_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.164     0.164    cable_delay_tester_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y77        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.023     0.187 r  cable_delay_tester_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X1Y1 (CLOCK_ROOT)    net (fo=5884, routed)        1.999     2.186    cable_delay_tester_i/ila_rhd/inst/ila_core_inst/DESIGN_CLK_I
    SLICE_X31Y58         SRL16E                                       r  cable_delay_tester_i/ila_rhd/inst/ila_core_inst/shifted_data_in_reg[7][35]_srl8/CLK
                         clock pessimism             -0.084     2.102    
                         clock uncertainty            0.388     2.490    
    SLICE_X31Y58         SRL16E (Hold_D6LUT_SLICEM_CLK_D)
                                                      0.018     2.508    cable_delay_tester_i/ila_rhd/inst/ila_core_inst/shifted_data_in_reg[7][35]_srl8
  -------------------------------------------------------------------
                         required time                         -2.508    
                         arrival time                           3.879    
  -------------------------------------------------------------------
                         slack                                  1.371    

Slack (MET) :             1.408ns  (arrival time - required time)
  Source:                 cable_delay_tester_i/rhd_spi_master_0/inst/FSM_sequential_state_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_18M_cable_delay_tester_clk_wiz_0_0  {rise@0.000ns fall@27.782ns period=55.565ns})
  Destination:            cable_delay_tester_i/ila_rhd/inst/ila_core_inst/shifted_data_in_reg[7][33]_srl8/D
                            (rising edge-triggered cell SRL16E clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_pl_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_pl_0 rise@0.000ns - clk_18M_cable_delay_tester_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.240ns  (logic 0.104ns (43.295%)  route 0.136ns (56.705%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -1.574ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.186ns
    Source Clock Delay      (SCD):    3.676ns
    Clock Pessimism Removal (CPR):    0.084ns
  Clock Uncertainty:      0.388ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.250ns
    Phase Error              (PE):    0.258ns
  Clock Net Delay (Source):      1.395ns (routing 0.820ns, distribution 0.575ns)
  Clock Net Delay (Destination): 1.999ns (routing 0.965ns, distribution 1.034ns)
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_18M_cable_delay_tester_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFG_PS_X0Y77        BUFG_PS                      0.000     0.000 r  cable_delay_tester_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=5884, routed)        1.513     1.513    cable_delay_tester_i/clk_wiz_0/inst/clk_in1
    MMCM_X0Y3            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                      0.566     2.079 r  cable_delay_tester_i/clk_wiz_0/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.179     2.258    cable_delay_tester_i/clk_wiz_0/inst/clk_18M_cable_delay_tester_clk_wiz_0_0
    BUFGCE_X0Y76         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.023     2.281 r  cable_delay_tester_i/clk_wiz_0/inst/clkout1_buf/O
    X1Y0 (CLOCK_ROOT)    net (fo=132, routed)         1.395     3.676    cable_delay_tester_i/rhd_spi_master_0/inst/clk
    SLICE_X31Y59         FDRE                                         r  cable_delay_tester_i/rhd_spi_master_0/inst/FSM_sequential_state_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X31Y59         FDRE (Prop_DFF_SLICEM_C_Q)
                                                      0.083     3.759 r  cable_delay_tester_i/rhd_spi_master_0/inst/FSM_sequential_state_reg[1]/Q
                         net (fo=33, routed)          0.066     3.825    cable_delay_tester_i/rhd_spi_master_0/inst/state__0[1]
    SLICE_X31Y59         LUT3 (Prop_A6LUT_SLICEM_I2_O)
                                                      0.021     3.846 r  cable_delay_tester_i/rhd_spi_master_0/inst/busy_INST_0/O
                         net (fo=2, routed)           0.070     3.916    cable_delay_tester_i/ila_rhd/inst/ila_core_inst/TRIGGER_I[33]
    SLICE_X31Y58         SRL16E                                       r  cable_delay_tester_i/ila_rhd/inst/ila_core_inst/shifted_data_in_reg[7][33]_srl8/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  cable_delay_tester_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.164     0.164    cable_delay_tester_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y77        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.023     0.187 r  cable_delay_tester_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X1Y1 (CLOCK_ROOT)    net (fo=5884, routed)        1.999     2.186    cable_delay_tester_i/ila_rhd/inst/ila_core_inst/DESIGN_CLK_I
    SLICE_X31Y58         SRL16E                                       r  cable_delay_tester_i/ila_rhd/inst/ila_core_inst/shifted_data_in_reg[7][33]_srl8/CLK
                         clock pessimism             -0.084     2.102    
                         clock uncertainty            0.388     2.490    
    SLICE_X31Y58         SRL16E (Hold_B6LUT_SLICEM_CLK_D)
                                                      0.018     2.508    cable_delay_tester_i/ila_rhd/inst/ila_core_inst/shifted_data_in_reg[7][33]_srl8
  -------------------------------------------------------------------
                         required time                         -2.508    
                         arrival time                           3.916    
  -------------------------------------------------------------------
                         slack                                  1.408    

Slack (MET) :             1.420ns  (arrival time - required time)
  Source:                 cable_delay_tester_i/rhd_spi_master_0/inst/MOSI_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_18M_cable_delay_tester_clk_wiz_0_0  {rise@0.000ns fall@27.782ns period=55.565ns})
  Destination:            cable_delay_tester_i/ila_rhd/inst/ila_core_inst/shifted_data_in_reg[7][36]_srl8/D
                            (rising edge-triggered cell SRL16E clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_pl_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_pl_0 rise@0.000ns - clk_18M_cable_delay_tester_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.214ns  (logic 0.083ns (38.849%)  route 0.131ns (61.151%))
  Logic Levels:           0  
  Clock Path Skew:        -1.611ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.186ns
    Source Clock Delay      (SCD):    3.713ns
    Clock Pessimism Removal (CPR):    0.084ns
  Clock Uncertainty:      0.388ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.250ns
    Phase Error              (PE):    0.258ns
  Clock Net Delay (Source):      1.432ns (routing 0.820ns, distribution 0.612ns)
  Clock Net Delay (Destination): 1.999ns (routing 0.965ns, distribution 1.034ns)
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_18M_cable_delay_tester_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFG_PS_X0Y77        BUFG_PS                      0.000     0.000 r  cable_delay_tester_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=5884, routed)        1.513     1.513    cable_delay_tester_i/clk_wiz_0/inst/clk_in1
    MMCM_X0Y3            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                      0.566     2.079 r  cable_delay_tester_i/clk_wiz_0/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.179     2.258    cable_delay_tester_i/clk_wiz_0/inst/clk_18M_cable_delay_tester_clk_wiz_0_0
    BUFGCE_X0Y76         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.023     2.281 r  cable_delay_tester_i/clk_wiz_0/inst/clkout1_buf/O
    X1Y0 (CLOCK_ROOT)    net (fo=132, routed)         1.432     3.713    cable_delay_tester_i/rhd_spi_master_0/inst/clk
    SLICE_X31Y60         FDRE                                         r  cable_delay_tester_i/rhd_spi_master_0/inst/MOSI_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X31Y60         FDRE (Prop_HFF_SLICEM_C_Q)
                                                      0.083     3.796 r  cable_delay_tester_i/rhd_spi_master_0/inst/MOSI_reg/Q
                         net (fo=4, routed)           0.131     3.926    cable_delay_tester_i/ila_rhd/inst/ila_core_inst/TRIGGER_I[36]
    SLICE_X31Y58         SRL16E                                       r  cable_delay_tester_i/ila_rhd/inst/ila_core_inst/shifted_data_in_reg[7][36]_srl8/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  cable_delay_tester_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.164     0.164    cable_delay_tester_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y77        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.023     0.187 r  cable_delay_tester_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X1Y1 (CLOCK_ROOT)    net (fo=5884, routed)        1.999     2.186    cable_delay_tester_i/ila_rhd/inst/ila_core_inst/DESIGN_CLK_I
    SLICE_X31Y58         SRL16E                                       r  cable_delay_tester_i/ila_rhd/inst/ila_core_inst/shifted_data_in_reg[7][36]_srl8/CLK
                         clock pessimism             -0.084     2.102    
                         clock uncertainty            0.388     2.490    
    SLICE_X31Y58         SRL16E (Hold_E6LUT_SLICEM_CLK_D)
                                                      0.016     2.506    cable_delay_tester_i/ila_rhd/inst/ila_core_inst/shifted_data_in_reg[7][36]_srl8
  -------------------------------------------------------------------
                         required time                         -2.506    
                         arrival time                           3.926    
  -------------------------------------------------------------------
                         slack                                  1.420    

Slack (MET) :             1.431ns  (arrival time - required time)
  Source:                 cable_delay_tester_i/rhd_spi_master_0/inst/FSM_sequential_state_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_18M_cable_delay_tester_clk_wiz_0_0  {rise@0.000ns fall@27.782ns period=55.565ns})
  Destination:            cable_delay_tester_i/ila_rhd/inst/ila_core_inst/shifted_data_in_reg[7][32]_srl8/D
                            (rising edge-triggered cell SRL16E clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_pl_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_pl_0 rise@0.000ns - clk_18M_cable_delay_tester_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.264ns  (logic 0.104ns (39.363%)  route 0.160ns (60.637%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -1.574ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.186ns
    Source Clock Delay      (SCD):    3.676ns
    Clock Pessimism Removal (CPR):    0.084ns
  Clock Uncertainty:      0.388ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.250ns
    Phase Error              (PE):    0.258ns
  Clock Net Delay (Source):      1.395ns (routing 0.820ns, distribution 0.575ns)
  Clock Net Delay (Destination): 1.999ns (routing 0.965ns, distribution 1.034ns)
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_18M_cable_delay_tester_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFG_PS_X0Y77        BUFG_PS                      0.000     0.000 r  cable_delay_tester_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=5884, routed)        1.513     1.513    cable_delay_tester_i/clk_wiz_0/inst/clk_in1
    MMCM_X0Y3            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                      0.566     2.079 r  cable_delay_tester_i/clk_wiz_0/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.179     2.258    cable_delay_tester_i/clk_wiz_0/inst/clk_18M_cable_delay_tester_clk_wiz_0_0
    BUFGCE_X0Y76         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.023     2.281 r  cable_delay_tester_i/clk_wiz_0/inst/clkout1_buf/O
    X1Y0 (CLOCK_ROOT)    net (fo=132, routed)         1.395     3.676    cable_delay_tester_i/rhd_spi_master_0/inst/clk
    SLICE_X31Y59         FDRE                                         r  cable_delay_tester_i/rhd_spi_master_0/inst/FSM_sequential_state_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X31Y59         FDRE (Prop_DFF_SLICEM_C_Q)
                                                      0.083     3.759 f  cable_delay_tester_i/rhd_spi_master_0/inst/FSM_sequential_state_reg[1]/Q
                         net (fo=33, routed)          0.065     3.824    cable_delay_tester_i/rhd_spi_master_0/inst/state__0[1]
    SLICE_X31Y59         LUT3 (Prop_B6LUT_SLICEM_I1_O)
                                                      0.021     3.845 r  cable_delay_tester_i/rhd_spi_master_0/inst/done_INST_0/O
                         net (fo=2, routed)           0.095     3.940    cable_delay_tester_i/ila_rhd/inst/ila_core_inst/TRIGGER_I[32]
    SLICE_X31Y58         SRL16E                                       r  cable_delay_tester_i/ila_rhd/inst/ila_core_inst/shifted_data_in_reg[7][32]_srl8/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  cable_delay_tester_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.164     0.164    cable_delay_tester_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y77        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.023     0.187 r  cable_delay_tester_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X1Y1 (CLOCK_ROOT)    net (fo=5884, routed)        1.999     2.186    cable_delay_tester_i/ila_rhd/inst/ila_core_inst/DESIGN_CLK_I
    SLICE_X31Y58         SRL16E                                       r  cable_delay_tester_i/ila_rhd/inst/ila_core_inst/shifted_data_in_reg[7][32]_srl8/CLK
                         clock pessimism             -0.084     2.102    
                         clock uncertainty            0.388     2.490    
    SLICE_X31Y58         SRL16E (Hold_A6LUT_SLICEM_CLK_D)
                                                      0.019     2.509    cable_delay_tester_i/ila_rhd/inst/ila_core_inst/shifted_data_in_reg[7][32]_srl8
  -------------------------------------------------------------------
                         required time                         -2.509    
                         arrival time                           3.940    
  -------------------------------------------------------------------
                         slack                                  1.431    

Slack (MET) :             1.437ns  (arrival time - required time)
  Source:                 cable_delay_tester_i/clk_wiz_0/inst/mmcme4_adv_inst/CLKOUT0
                            (clock source 'clk_18M_cable_delay_tester_clk_wiz_0_0'  {rise@0.000ns fall@27.782ns period=55.565ns})
  Destination:            cable_delay_tester_i/ila_rhd/inst/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[9].U_M/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/probeDelay1_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_pl_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_pl_0 rise@0.000ns - clk_18M_cable_delay_tester_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        1.644ns  (logic 0.066ns (4.015%)  route 1.578ns (95.985%))
  Logic Levels:           2  (BUFGCE=1 LUT2=1)
  Clock Path Skew:        -0.226ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.937ns
    Source Clock Delay      (SCD):    2.079ns
    Clock Pessimism Removal (CPR):    0.084ns
  Clock Uncertainty:      0.388ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.250ns
    Phase Error              (PE):    0.258ns
  Clock Net Delay (Source):      1.513ns (routing 0.881ns, distribution 0.632ns)
  Clock Net Delay (Destination): 1.750ns (routing 0.965ns, distribution 0.785ns)
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_18M_cable_delay_tester_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFG_PS_X0Y77        BUFG_PS                      0.000     0.000 r  cable_delay_tester_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X1Y1 (CLOCK_ROOT)    net (fo=5884, routed)        1.513     1.513    cable_delay_tester_i/clk_wiz_0/inst/clk_in1
  -------------------------------------------------------------------    -------------------
    MMCM_X0Y3            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                      0.566     2.079 r  cable_delay_tester_i/clk_wiz_0/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.179     2.258    cable_delay_tester_i/clk_wiz_0/inst/clk_18M_cable_delay_tester_clk_wiz_0_0
    BUFGCE_X0Y76         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.023     2.281 r  cable_delay_tester_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=132, routed)         1.392     3.673    cable_delay_tester_i/ila_rhd/inst/ila_core_inst/u_trig/U_TM/TRIGGER_I[39]
    SLICE_X30Y57         LUT2 (Prop_D5LUT_SLICEL_I0_O)
                                                      0.043     3.716 r  cable_delay_tester_i/ila_rhd/inst/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[9].U_M_i_1/O
                         net (fo=1, routed)           0.007     3.723    cable_delay_tester_i/ila_rhd/inst/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[9].U_M/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/PROBES_I[0]
    SLICE_X30Y57         FDRE                                         r  cable_delay_tester_i/ila_rhd/inst/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[9].U_M/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/probeDelay1_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  cable_delay_tester_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.164     0.164    cable_delay_tester_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y77        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.023     0.187 r  cable_delay_tester_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X1Y1 (CLOCK_ROOT)    net (fo=5884, routed)        1.750     1.937    cable_delay_tester_i/ila_rhd/inst/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[9].U_M/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/CLK_I
    SLICE_X30Y57         FDRE                                         r  cable_delay_tester_i/ila_rhd/inst/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[9].U_M/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/probeDelay1_reg[0]/C
                         clock pessimism             -0.084     1.853    
                         clock uncertainty            0.388     2.241    
    SLICE_X30Y57         FDRE (Hold_DFF2_SLICEL_C_D)
                                                      0.045     2.286    cable_delay_tester_i/ila_rhd/inst/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[9].U_M/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/probeDelay1_reg[0]
  -------------------------------------------------------------------
                         required time                         -2.286    
                         arrival time                           3.723    
  -------------------------------------------------------------------
                         slack                                  1.437    

Slack (MET) :             1.511ns  (arrival time - required time)
  Source:                 cable_delay_tester_i/rhd_spi_master_0/inst/MOSI_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_18M_cable_delay_tester_clk_wiz_0_0  {rise@0.000ns fall@27.782ns period=55.565ns})
  Destination:            cable_delay_tester_i/ila_rhd/inst/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[6].U_M/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/probeDelay1_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_pl_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_pl_0 rise@0.000ns - clk_18M_cable_delay_tester_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.199ns  (logic 0.120ns (60.219%)  route 0.079ns (39.781%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -1.744ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.053ns
    Source Clock Delay      (SCD):    3.713ns
    Clock Pessimism Removal (CPR):    0.084ns
  Clock Uncertainty:      0.388ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.250ns
    Phase Error              (PE):    0.258ns
  Clock Net Delay (Source):      1.432ns (routing 0.820ns, distribution 0.612ns)
  Clock Net Delay (Destination): 1.866ns (routing 0.965ns, distribution 0.901ns)
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_18M_cable_delay_tester_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFG_PS_X0Y77        BUFG_PS                      0.000     0.000 r  cable_delay_tester_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=5884, routed)        1.513     1.513    cable_delay_tester_i/clk_wiz_0/inst/clk_in1
    MMCM_X0Y3            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                      0.566     2.079 r  cable_delay_tester_i/clk_wiz_0/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.179     2.258    cable_delay_tester_i/clk_wiz_0/inst/clk_18M_cable_delay_tester_clk_wiz_0_0
    BUFGCE_X0Y76         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.023     2.281 r  cable_delay_tester_i/clk_wiz_0/inst/clkout1_buf/O
    X1Y0 (CLOCK_ROOT)    net (fo=132, routed)         1.432     3.713    cable_delay_tester_i/rhd_spi_master_0/inst/clk
    SLICE_X31Y60         FDRE                                         r  cable_delay_tester_i/rhd_spi_master_0/inst/MOSI_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X31Y60         FDRE (Prop_HFF_SLICEM_C_Q)
                                                      0.083     3.796 r  cable_delay_tester_i/rhd_spi_master_0/inst/MOSI_reg/Q
                         net (fo=4, routed)           0.058     3.854    cable_delay_tester_i/ila_rhd/inst/ila_core_inst/u_trig/U_TM/TRIGGER_I[36]
    SLICE_X31Y59         LUT2 (Prop_E6LUT_SLICEM_I0_O)
                                                      0.037     3.891 r  cable_delay_tester_i/ila_rhd/inst/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[6].U_M_i_1/O
                         net (fo=1, routed)           0.021     3.912    cable_delay_tester_i/ila_rhd/inst/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[6].U_M/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/PROBES_I[0]
    SLICE_X31Y59         FDRE                                         r  cable_delay_tester_i/ila_rhd/inst/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[6].U_M/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/probeDelay1_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  cable_delay_tester_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.164     0.164    cable_delay_tester_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y77        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.023     0.187 r  cable_delay_tester_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X1Y1 (CLOCK_ROOT)    net (fo=5884, routed)        1.866     2.053    cable_delay_tester_i/ila_rhd/inst/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[6].U_M/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/CLK_I
    SLICE_X31Y59         FDRE                                         r  cable_delay_tester_i/ila_rhd/inst/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[6].U_M/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/probeDelay1_reg[0]/C
                         clock pessimism             -0.084     1.969    
                         clock uncertainty            0.388     2.357    
    SLICE_X31Y59         FDRE (Hold_EFF_SLICEM_C_D)
                                                      0.044     2.401    cable_delay_tester_i/ila_rhd/inst/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[6].U_M/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/probeDelay1_reg[0]
  -------------------------------------------------------------------
                         required time                         -2.401    
                         arrival time                           3.912    
  -------------------------------------------------------------------
                         slack                                  1.511    

Slack (MET) :             1.536ns  (arrival time - required time)
  Source:                 cable_delay_tester_i/rhd_spi_master_0/inst/b_data_out_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by clk_18M_cable_delay_tester_clk_wiz_0_0  {rise@0.000ns fall@27.782ns period=55.565ns})
  Destination:            cable_delay_tester_i/ila_rhd/inst/ila_core_inst/shifted_data_in_reg[7][23]_srl8_srlopt/D
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_pl_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_pl_0 rise@0.000ns - clk_18M_cable_delay_tester_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.144ns  (logic 0.082ns (56.822%)  route 0.062ns (43.178%))
  Logic Levels:           0  
  Clock Path Skew:        -1.823ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.976ns
    Source Clock Delay      (SCD):    3.715ns
    Clock Pessimism Removal (CPR):    0.084ns
  Clock Uncertainty:      0.388ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.250ns
    Phase Error              (PE):    0.258ns
  Clock Net Delay (Source):      1.434ns (routing 0.820ns, distribution 0.614ns)
  Clock Net Delay (Destination): 1.789ns (routing 0.965ns, distribution 0.824ns)
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_18M_cable_delay_tester_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFG_PS_X0Y77        BUFG_PS                      0.000     0.000 r  cable_delay_tester_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=5884, routed)        1.513     1.513    cable_delay_tester_i/clk_wiz_0/inst/clk_in1
    MMCM_X0Y3            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                      0.566     2.079 r  cable_delay_tester_i/clk_wiz_0/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.179     2.258    cable_delay_tester_i/clk_wiz_0/inst/clk_18M_cable_delay_tester_clk_wiz_0_0
    BUFGCE_X0Y76         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.023     2.281 r  cable_delay_tester_i/clk_wiz_0/inst/clkout1_buf/O
    X1Y0 (CLOCK_ROOT)    net (fo=132, routed)         1.434     3.715    cable_delay_tester_i/rhd_spi_master_0/inst/clk
    SLICE_X29Y71         FDRE                                         r  cable_delay_tester_i/rhd_spi_master_0/inst/b_data_out_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X29Y71         FDRE (Prop_AFF_SLICEM_C_Q)
                                                      0.082     3.797 r  cable_delay_tester_i/rhd_spi_master_0/inst/b_data_out_reg[7]/Q
                         net (fo=3, routed)           0.062     3.859    cable_delay_tester_i/ila_rhd/inst/ila_core_inst/TRIGGER_I[23]
    SLICE_X29Y71         FDRE                                         r  cable_delay_tester_i/ila_rhd/inst/ila_core_inst/shifted_data_in_reg[7][23]_srl8_srlopt/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  cable_delay_tester_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.164     0.164    cable_delay_tester_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y77        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.023     0.187 r  cable_delay_tester_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X1Y1 (CLOCK_ROOT)    net (fo=5884, routed)        1.789     1.976    cable_delay_tester_i/ila_rhd/inst/ila_core_inst/DESIGN_CLK_I
    SLICE_X29Y71         FDRE                                         r  cable_delay_tester_i/ila_rhd/inst/ila_core_inst/shifted_data_in_reg[7][23]_srl8_srlopt/C
                         clock pessimism             -0.084     1.892    
                         clock uncertainty            0.388     2.280    
    SLICE_X29Y71         FDRE (Hold_FFF_SLICEM_C_D)
                                                      0.044     2.324    cable_delay_tester_i/ila_rhd/inst/ila_core_inst/shifted_data_in_reg[7][23]_srl8_srlopt
  -------------------------------------------------------------------
                         required time                         -2.324    
                         arrival time                           3.859    
  -------------------------------------------------------------------
                         slack                                  1.536    





---------------------------------------------------------------------------------------------------
From Clock:  clk_39M_cable_delay_tester_clk_wiz_0_0
  To Clock:  clk_pl_0

Setup :          140  Failing Endpoints,  Worst Slack       -3.433ns,  Total Violation     -468.180ns
Hold  :            0  Failing Endpoints,  Worst Slack        1.443ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (VIOLATED) :        -3.433ns  (required time - arrival time)
  Source:                 cable_delay_tester_i/seeg_top_0/inst/slv_reg0_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clk_39M_cable_delay_tester_clk_wiz_0_0  {rise@0.000ns fall@12.816ns period=25.632ns})
  Destination:            cable_delay_tester_i/ila_rhs/inst/ila_core_inst/shifted_data_in_reg[7][77]_srl8_srlopt/D
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_pl_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            0.051ns  (clk_pl_0 rise@8510.000ns - clk_39M_cable_delay_tester_clk_wiz_0_0 rise@8509.949ns)
  Data Path Delay:        0.445ns  (logic 0.118ns (26.538%)  route 0.327ns (73.462%))
  Logic Levels:           0  
  Clock Path Skew:        -2.696ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.842ns = ( 8512.842 - 8510.000 ) 
    Source Clock Delay      (SCD):    5.680ns = ( 8515.629 - 8509.949 ) 
    Clock Pessimism Removal (CPR):    0.142ns
  Clock Uncertainty:      0.388ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.250ns
    Phase Error              (PE):    0.258ns
  Clock Net Delay (Source):      2.651ns (routing 1.591ns, distribution 1.060ns)
  Clock Net Delay (Destination): 2.626ns (routing 1.434ns, distribution 1.192ns)
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_39M_cable_delay_tester_clk_wiz_0_0 rise edge)
                                                   8509.949  8509.949 r  
    BUFG_PS_X0Y77        BUFG_PS                      0.000  8509.949 r  cable_delay_tester_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=5884, routed)        2.732  8512.682    cable_delay_tester_i/clk_wiz_0/inst/clk_in1
    MMCM_X0Y3            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT1)
                                                     -0.103  8512.579 r  cable_delay_tester_i/clk_wiz_0/inst/mmcme4_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.356  8512.936    cable_delay_tester_i/clk_wiz_0/inst/clk_39M_cable_delay_tester_clk_wiz_0_0
    BUFGCE_X0Y89         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.044  8512.979 r  cable_delay_tester_i/clk_wiz_0/inst/clkout2_buf/O
    X1Y0 (CLOCK_ROOT)    net (fo=1669, routed)        2.651  8515.630    cable_delay_tester_i/seeg_top_0/inst/S_AXI_ACLK
    SLICE_X31Y52         FDRE                                         r  cable_delay_tester_i/seeg_top_0/inst/slv_reg0_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X31Y52         FDRE (Prop_GFF2_SLICEM_C_Q)
                                                      0.118  8515.748 r  cable_delay_tester_i/seeg_top_0/inst/slv_reg0_reg[5]/Q
                         net (fo=3, routed)           0.327  8516.074    cable_delay_tester_i/ila_rhs/inst/ila_core_inst/TRIGGER_I[77]
    SLICE_X31Y54         FDRE                                         r  cable_delay_tester_i/ila_rhs/inst/ila_core_inst/shifted_data_in_reg[7][77]_srl8_srlopt/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_pl_0 rise edge)
                                                   8510.000  8510.000 r  
    PS8_X0Y0             PS8                          0.000  8510.000 r  cable_delay_tester_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.181  8510.181    cable_delay_tester_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y77        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.035  8510.216 r  cable_delay_tester_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X1Y1 (CLOCK_ROOT)    net (fo=5884, routed)        2.626  8512.842    cable_delay_tester_i/ila_rhs/inst/ila_core_inst/DESIGN_CLK_I
    SLICE_X31Y54         FDRE                                         r  cable_delay_tester_i/ila_rhs/inst/ila_core_inst/shifted_data_in_reg[7][77]_srl8_srlopt/C
                         clock pessimism              0.142  8512.983    
                         clock uncertainty           -0.388  8512.596    
    SLICE_X31Y54         FDRE (Setup_EFF_SLICEM_C_D)
                                                      0.044  8512.640    cable_delay_tester_i/ila_rhs/inst/ila_core_inst/shifted_data_in_reg[7][77]_srl8_srlopt
  -------------------------------------------------------------------
                         required time                       8512.641    
                         arrival time                       -8516.073    
  -------------------------------------------------------------------
                         slack                                 -3.433    

Slack (VIOLATED) :        -3.431ns  (required time - arrival time)
  Source:                 cable_delay_tester_i/rhs_spi_master_0/inst/FSM_sequential_state_reg[2]_replica/C
                            (rising edge-triggered cell FDRE clocked by clk_39M_cable_delay_tester_clk_wiz_0_0  {rise@0.000ns fall@12.816ns period=25.632ns})
  Destination:            cable_delay_tester_i/ila_rhs/inst/ila_core_inst/shifted_data_in_reg[7][68]_srl8_srlopt/D
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_pl_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            0.051ns  (clk_pl_0 rise@8510.000ns - clk_39M_cable_delay_tester_clk_wiz_0_0 rise@8509.949ns)
  Data Path Delay:        0.417ns  (logic 0.250ns (59.886%)  route 0.167ns (40.114%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -2.720ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.828ns = ( 8512.828 - 8510.000 ) 
    Source Clock Delay      (SCD):    5.690ns = ( 8515.640 - 8509.949 ) 
    Clock Pessimism Removal (CPR):    0.142ns
  Clock Uncertainty:      0.388ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.250ns
    Phase Error              (PE):    0.258ns
  Clock Net Delay (Source):      2.661ns (routing 1.591ns, distribution 1.070ns)
  Clock Net Delay (Destination): 2.612ns (routing 1.434ns, distribution 1.178ns)
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_39M_cable_delay_tester_clk_wiz_0_0 rise edge)
                                                   8509.949  8509.949 r  
    BUFG_PS_X0Y77        BUFG_PS                      0.000  8509.949 r  cable_delay_tester_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=5884, routed)        2.732  8512.682    cable_delay_tester_i/clk_wiz_0/inst/clk_in1
    MMCM_X0Y3            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT1)
                                                     -0.103  8512.579 r  cable_delay_tester_i/clk_wiz_0/inst/mmcme4_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.356  8512.936    cable_delay_tester_i/clk_wiz_0/inst/clk_39M_cable_delay_tester_clk_wiz_0_0
    BUFGCE_X0Y89         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.044  8512.979 r  cable_delay_tester_i/clk_wiz_0/inst/clkout2_buf/O
    X1Y0 (CLOCK_ROOT)    net (fo=1669, routed)        2.661  8515.641    cable_delay_tester_i/rhs_spi_master_0/inst/clk
    SLICE_X29Y51         FDRE                                         r  cable_delay_tester_i/rhs_spi_master_0/inst/FSM_sequential_state_reg[2]_replica/C
  -------------------------------------------------------------------    -------------------
    SLICE_X29Y51         FDRE (Prop_HFF_SLICEM_C_Q)
                                                      0.114  8515.755 f  cable_delay_tester_i/rhs_spi_master_0/inst/FSM_sequential_state_reg[2]_replica/Q
                         net (fo=2, routed)           0.098  8515.854    cable_delay_tester_i/rhs_spi_master_0/inst/ClockDivideByEight/state__0[2]_repN_alias
    SLICE_X30Y51         LUT3 (Prop_F6LUT_SLICEL_I0_O)
                                                      0.136  8515.989 r  cable_delay_tester_i/rhs_spi_master_0/inst/ClockDivideByEight/busy_INST_0/O
                         net (fo=4, routed)           0.069  8516.059    cable_delay_tester_i/ila_rhs/inst/ila_core_inst/TRIGGER_I[68]
    SLICE_X30Y51         FDRE                                         r  cable_delay_tester_i/ila_rhs/inst/ila_core_inst/shifted_data_in_reg[7][68]_srl8_srlopt/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_pl_0 rise edge)
                                                   8510.000  8510.000 r  
    PS8_X0Y0             PS8                          0.000  8510.000 r  cable_delay_tester_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.181  8510.181    cable_delay_tester_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y77        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.035  8510.216 r  cable_delay_tester_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X1Y1 (CLOCK_ROOT)    net (fo=5884, routed)        2.612  8512.828    cable_delay_tester_i/ila_rhs/inst/ila_core_inst/DESIGN_CLK_I
    SLICE_X30Y51         FDRE                                         r  cable_delay_tester_i/ila_rhs/inst/ila_core_inst/shifted_data_in_reg[7][68]_srl8_srlopt/C
                         clock pessimism              0.142  8512.970    
                         clock uncertainty           -0.388  8512.582    
    SLICE_X30Y51         FDRE (Setup_FFF_SLICEL_C_D)
                                                      0.044  8512.626    cable_delay_tester_i/ila_rhs/inst/ila_core_inst/shifted_data_in_reg[7][68]_srl8_srlopt
  -------------------------------------------------------------------
                         required time                       8512.627    
                         arrival time                       -8516.057    
  -------------------------------------------------------------------
                         slack                                 -3.431    

Slack (VIOLATED) :        -3.429ns  (required time - arrival time)
  Source:                 cable_delay_tester_i/rhs_spi_master_0/inst/data_out_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_39M_cable_delay_tester_clk_wiz_0_0  {rise@0.000ns fall@12.816ns period=25.632ns})
  Destination:            cable_delay_tester_i/ila_rhs/inst/ila_core_inst/shifted_data_in_reg[7][35]_srl8_srlopt/D
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_pl_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            0.051ns  (clk_pl_0 rise@8510.000ns - clk_39M_cable_delay_tester_clk_wiz_0_0 rise@8509.949ns)
  Data Path Delay:        0.429ns  (logic 0.116ns (27.059%)  route 0.313ns (72.941%))
  Logic Levels:           0  
  Clock Path Skew:        -2.708ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.828ns = ( 8512.828 - 8510.000 ) 
    Source Clock Delay      (SCD):    5.678ns = ( 8515.627 - 8509.949 ) 
    Clock Pessimism Removal (CPR):    0.142ns
  Clock Uncertainty:      0.388ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.250ns
    Phase Error              (PE):    0.258ns
  Clock Net Delay (Source):      2.649ns (routing 1.591ns, distribution 1.058ns)
  Clock Net Delay (Destination): 2.612ns (routing 1.434ns, distribution 1.178ns)
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_39M_cable_delay_tester_clk_wiz_0_0 rise edge)
                                                   8509.949  8509.949 r  
    BUFG_PS_X0Y77        BUFG_PS                      0.000  8509.949 r  cable_delay_tester_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=5884, routed)        2.732  8512.682    cable_delay_tester_i/clk_wiz_0/inst/clk_in1
    MMCM_X0Y3            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT1)
                                                     -0.103  8512.579 r  cable_delay_tester_i/clk_wiz_0/inst/mmcme4_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.356  8512.936    cable_delay_tester_i/clk_wiz_0/inst/clk_39M_cable_delay_tester_clk_wiz_0_0
    BUFGCE_X0Y89         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.044  8512.979 r  cable_delay_tester_i/clk_wiz_0/inst/clkout2_buf/O
    X1Y0 (CLOCK_ROOT)    net (fo=1669, routed)        2.649  8515.629    cable_delay_tester_i/rhs_spi_master_0/inst/clk
    SLICE_X29Y36         FDRE                                         r  cable_delay_tester_i/rhs_spi_master_0/inst/data_out_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X29Y36         FDRE (Prop_CFF_SLICEM_C_Q)
                                                      0.116  8515.745 r  cable_delay_tester_i/rhs_spi_master_0/inst/data_out_reg[3]/Q
                         net (fo=3, routed)           0.313  8516.058    cable_delay_tester_i/ila_rhs/inst/ila_core_inst/TRIGGER_I[35]
    SLICE_X29Y36         FDRE                                         r  cable_delay_tester_i/ila_rhs/inst/ila_core_inst/shifted_data_in_reg[7][35]_srl8_srlopt/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_pl_0 rise edge)
                                                   8510.000  8510.000 r  
    PS8_X0Y0             PS8                          0.000  8510.000 r  cable_delay_tester_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.181  8510.181    cable_delay_tester_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y77        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.035  8510.216 r  cable_delay_tester_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X1Y1 (CLOCK_ROOT)    net (fo=5884, routed)        2.612  8512.828    cable_delay_tester_i/ila_rhs/inst/ila_core_inst/DESIGN_CLK_I
    SLICE_X29Y36         FDRE                                         r  cable_delay_tester_i/ila_rhs/inst/ila_core_inst/shifted_data_in_reg[7][35]_srl8_srlopt/C
                         clock pessimism              0.142  8512.970    
                         clock uncertainty           -0.388  8512.582    
    SLICE_X29Y36         FDRE (Setup_EFF2_SLICEM_C_D)
                                                      0.045  8512.627    cable_delay_tester_i/ila_rhs/inst/ila_core_inst/shifted_data_in_reg[7][35]_srl8_srlopt
  -------------------------------------------------------------------
                         required time                       8512.628    
                         arrival time                       -8516.057    
  -------------------------------------------------------------------
                         slack                                 -3.429    

Slack (VIOLATED) :        -3.423ns  (required time - arrival time)
  Source:                 cable_delay_tester_i/seeg_top_0/inst/slv_reg0_reg[11]/C
                            (rising edge-triggered cell FDRE clocked by clk_39M_cable_delay_tester_clk_wiz_0_0  {rise@0.000ns fall@12.816ns period=25.632ns})
  Destination:            cable_delay_tester_i/ila_rhs/inst/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[10].U_M/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/probeDelay1_reg[11]/D
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_pl_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            0.051ns  (clk_pl_0 rise@8510.000ns - clk_39M_cable_delay_tester_clk_wiz_0_0 rise@8509.949ns)
  Data Path Delay:        0.518ns  (logic 0.344ns (66.429%)  route 0.174ns (33.571%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -2.615ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.923ns = ( 8512.923 - 8510.000 ) 
    Source Clock Delay      (SCD):    5.680ns = ( 8515.629 - 8509.949 ) 
    Clock Pessimism Removal (CPR):    0.142ns
  Clock Uncertainty:      0.388ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.250ns
    Phase Error              (PE):    0.258ns
  Clock Net Delay (Source):      2.651ns (routing 1.591ns, distribution 1.060ns)
  Clock Net Delay (Destination): 2.707ns (routing 1.434ns, distribution 1.273ns)
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_39M_cable_delay_tester_clk_wiz_0_0 rise edge)
                                                   8509.949  8509.949 r  
    BUFG_PS_X0Y77        BUFG_PS                      0.000  8509.949 r  cable_delay_tester_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=5884, routed)        2.732  8512.682    cable_delay_tester_i/clk_wiz_0/inst/clk_in1
    MMCM_X0Y3            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT1)
                                                     -0.103  8512.579 r  cable_delay_tester_i/clk_wiz_0/inst/mmcme4_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.356  8512.936    cable_delay_tester_i/clk_wiz_0/inst/clk_39M_cable_delay_tester_clk_wiz_0_0
    BUFGCE_X0Y89         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.044  8512.979 r  cable_delay_tester_i/clk_wiz_0/inst/clkout2_buf/O
    X1Y0 (CLOCK_ROOT)    net (fo=1669, routed)        2.651  8515.630    cable_delay_tester_i/seeg_top_0/inst/S_AXI_ACLK
    SLICE_X38Y23         FDRE                                         r  cable_delay_tester_i/seeg_top_0/inst/slv_reg0_reg[11]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X38Y23         FDRE (Prop_EFF2_SLICEM_C_Q)
                                                      0.118  8515.748 r  cable_delay_tester_i/seeg_top_0/inst/slv_reg0_reg[11]/Q
                         net (fo=3, routed)           0.140  8515.888    cable_delay_tester_i/ila_rhs/inst/ila_core_inst/u_trig/U_TM/TRIGGER_I[83]
    SLICE_X38Y22         LUT2 (Prop_G5LUT_SLICEM_I0_O)
                                                      0.226  8516.113 r  cable_delay_tester_i/ila_rhs/inst/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[10].U_M_i_21/O
                         net (fo=1, routed)           0.034  8516.147    cable_delay_tester_i/ila_rhs/inst/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[10].U_M/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/PROBES_I[11]
    SLICE_X38Y22         FDRE                                         r  cable_delay_tester_i/ila_rhs/inst/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[10].U_M/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/probeDelay1_reg[11]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_pl_0 rise edge)
                                                   8510.000  8510.000 r  
    PS8_X0Y0             PS8                          0.000  8510.000 r  cable_delay_tester_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.181  8510.181    cable_delay_tester_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y77        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.035  8510.216 r  cable_delay_tester_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X1Y1 (CLOCK_ROOT)    net (fo=5884, routed)        2.707  8512.923    cable_delay_tester_i/ila_rhs/inst/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[10].U_M/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/CLK_I
    SLICE_X38Y22         FDRE                                         r  cable_delay_tester_i/ila_rhs/inst/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[10].U_M/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/probeDelay1_reg[11]/C
                         clock pessimism              0.142  8513.064    
                         clock uncertainty           -0.388  8512.677    
    SLICE_X38Y22         FDRE (Setup_GFF2_SLICEM_C_D)
                                                      0.046  8512.723    cable_delay_tester_i/ila_rhs/inst/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[10].U_M/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/probeDelay1_reg[11]
  -------------------------------------------------------------------
                         required time                       8512.723    
                         arrival time                       -8516.146    
  -------------------------------------------------------------------
                         slack                                 -3.423    

Slack (VIOLATED) :        -3.423ns  (required time - arrival time)
  Source:                 cable_delay_tester_i/rhs_spi_master_0/inst/data_out_reg[28]/C
                            (rising edge-triggered cell FDRE clocked by clk_39M_cable_delay_tester_clk_wiz_0_0  {rise@0.000ns fall@12.816ns period=25.632ns})
  Destination:            cable_delay_tester_i/ila_rhs/inst/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[1].U_M/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/probeDelay1_reg[28]/D
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_pl_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            0.051ns  (clk_pl_0 rise@8510.000ns - clk_39M_cable_delay_tester_clk_wiz_0_0 rise@8509.949ns)
  Data Path Delay:        0.420ns  (logic 0.249ns (59.263%)  route 0.171ns (40.737%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -2.710ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.819ns = ( 8512.819 - 8510.000 ) 
    Source Clock Delay      (SCD):    5.671ns = ( 8515.620 - 8509.949 ) 
    Clock Pessimism Removal (CPR):    0.142ns
  Clock Uncertainty:      0.388ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.250ns
    Phase Error              (PE):    0.258ns
  Clock Net Delay (Source):      2.642ns (routing 1.591ns, distribution 1.051ns)
  Clock Net Delay (Destination): 2.603ns (routing 1.434ns, distribution 1.169ns)
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_39M_cable_delay_tester_clk_wiz_0_0 rise edge)
                                                   8509.949  8509.949 r  
    BUFG_PS_X0Y77        BUFG_PS                      0.000  8509.949 r  cable_delay_tester_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=5884, routed)        2.732  8512.682    cable_delay_tester_i/clk_wiz_0/inst/clk_in1
    MMCM_X0Y3            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT1)
                                                     -0.103  8512.579 r  cable_delay_tester_i/clk_wiz_0/inst/mmcme4_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.356  8512.936    cable_delay_tester_i/clk_wiz_0/inst/clk_39M_cable_delay_tester_clk_wiz_0_0
    BUFGCE_X0Y89         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.044  8512.979 r  cable_delay_tester_i/clk_wiz_0/inst/clkout2_buf/O
    X1Y0 (CLOCK_ROOT)    net (fo=1669, routed)        2.642  8515.622    cable_delay_tester_i/rhs_spi_master_0/inst/clk
    SLICE_X30Y36         FDRE                                         r  cable_delay_tester_i/rhs_spi_master_0/inst/data_out_reg[28]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X30Y36         FDRE (Prop_FFF_SLICEL_C_Q)
                                                      0.113  8515.735 r  cable_delay_tester_i/rhs_spi_master_0/inst/data_out_reg[28]/Q
                         net (fo=3, routed)           0.102  8515.838    cable_delay_tester_i/ila_rhs/inst/ila_core_inst/u_trig/U_TM/TRIGGER_I[60]
    SLICE_X30Y36         LUT2 (Prop_C6LUT_SLICEL_I0_O)
                                                      0.136  8515.974 r  cable_delay_tester_i/ila_rhs/inst/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[1].U_M_i_4/O
                         net (fo=1, routed)           0.069  8516.043    cable_delay_tester_i/ila_rhs/inst/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[1].U_M/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/PROBES_I[28]
    SLICE_X30Y36         FDRE                                         r  cable_delay_tester_i/ila_rhs/inst/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[1].U_M/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/probeDelay1_reg[28]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_pl_0 rise edge)
                                                   8510.000  8510.000 r  
    PS8_X0Y0             PS8                          0.000  8510.000 r  cable_delay_tester_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.181  8510.181    cable_delay_tester_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y77        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.035  8510.216 r  cable_delay_tester_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X1Y1 (CLOCK_ROOT)    net (fo=5884, routed)        2.603  8512.819    cable_delay_tester_i/ila_rhs/inst/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[1].U_M/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/CLK_I
    SLICE_X30Y36         FDRE                                         r  cable_delay_tester_i/ila_rhs/inst/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[1].U_M/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/probeDelay1_reg[28]/C
                         clock pessimism              0.142  8512.961    
                         clock uncertainty           -0.388  8512.573    
    SLICE_X30Y36         FDRE (Setup_CFF_SLICEL_C_D)
                                                      0.044  8512.617    cable_delay_tester_i/ila_rhs/inst/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[1].U_M/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/probeDelay1_reg[28]
  -------------------------------------------------------------------
                         required time                       8512.617    
                         arrival time                       -8516.041    
  -------------------------------------------------------------------
                         slack                                 -3.423    

Slack (VIOLATED) :        -3.423ns  (required time - arrival time)
  Source:                 cable_delay_tester_i/rhs_spi_master_0/inst/data_out_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by clk_39M_cable_delay_tester_clk_wiz_0_0  {rise@0.000ns fall@12.816ns period=25.632ns})
  Destination:            cable_delay_tester_i/ila_rhs/inst/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[1].U_M/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/probeDelay1_reg[6]/D
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_pl_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            0.051ns  (clk_pl_0 rise@8510.000ns - clk_39M_cable_delay_tester_clk_wiz_0_0 rise@8509.949ns)
  Data Path Delay:        0.438ns  (logic 0.251ns (57.310%)  route 0.187ns (42.690%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -2.692ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.814ns = ( 8512.814 - 8510.000 ) 
    Source Clock Delay      (SCD):    5.648ns = ( 8515.598 - 8509.949 ) 
    Clock Pessimism Removal (CPR):    0.142ns
  Clock Uncertainty:      0.388ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.250ns
    Phase Error              (PE):    0.258ns
  Clock Net Delay (Source):      2.619ns (routing 1.591ns, distribution 1.028ns)
  Clock Net Delay (Destination): 2.598ns (routing 1.434ns, distribution 1.164ns)
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_39M_cable_delay_tester_clk_wiz_0_0 rise edge)
                                                   8509.949  8509.949 r  
    BUFG_PS_X0Y77        BUFG_PS                      0.000  8509.949 r  cable_delay_tester_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=5884, routed)        2.732  8512.682    cable_delay_tester_i/clk_wiz_0/inst/clk_in1
    MMCM_X0Y3            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT1)
                                                     -0.103  8512.579 r  cable_delay_tester_i/clk_wiz_0/inst/mmcme4_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.356  8512.936    cable_delay_tester_i/clk_wiz_0/inst/clk_39M_cable_delay_tester_clk_wiz_0_0
    BUFGCE_X0Y89         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.044  8512.979 r  cable_delay_tester_i/clk_wiz_0/inst/clkout2_buf/O
    X1Y0 (CLOCK_ROOT)    net (fo=1669, routed)        2.619  8515.599    cable_delay_tester_i/rhs_spi_master_0/inst/clk
    SLICE_X30Y34         FDRE                                         r  cable_delay_tester_i/rhs_spi_master_0/inst/data_out_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X30Y34         FDRE (Prop_DFF_SLICEL_C_Q)
                                                      0.114  8515.713 r  cable_delay_tester_i/rhs_spi_master_0/inst/data_out_reg[6]/Q
                         net (fo=3, routed)           0.117  8515.830    cable_delay_tester_i/ila_rhs/inst/ila_core_inst/u_trig/U_TM/TRIGGER_I[38]
    SLICE_X30Y34         LUT2 (Prop_H6LUT_SLICEL_I0_O)
                                                      0.137  8515.967 r  cable_delay_tester_i/ila_rhs/inst/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[1].U_M_i_26/O
                         net (fo=1, routed)           0.070  8516.037    cable_delay_tester_i/ila_rhs/inst/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[1].U_M/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/PROBES_I[6]
    SLICE_X30Y34         FDRE                                         r  cable_delay_tester_i/ila_rhs/inst/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[1].U_M/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/probeDelay1_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_pl_0 rise edge)
                                                   8510.000  8510.000 r  
    PS8_X0Y0             PS8                          0.000  8510.000 r  cable_delay_tester_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.181  8510.181    cable_delay_tester_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y77        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.035  8510.216 r  cable_delay_tester_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X1Y1 (CLOCK_ROOT)    net (fo=5884, routed)        2.598  8512.813    cable_delay_tester_i/ila_rhs/inst/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[1].U_M/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/CLK_I
    SLICE_X30Y34         FDRE                                         r  cable_delay_tester_i/ila_rhs/inst/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[1].U_M/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/probeDelay1_reg[6]/C
                         clock pessimism              0.142  8512.955    
                         clock uncertainty           -0.388  8512.567    
    SLICE_X30Y34         FDRE (Setup_HFF_SLICEL_C_D)
                                                      0.044  8512.611    cable_delay_tester_i/ila_rhs/inst/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[1].U_M/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/probeDelay1_reg[6]
  -------------------------------------------------------------------
                         required time                       8512.612    
                         arrival time                       -8516.035    
  -------------------------------------------------------------------
                         slack                                 -3.423    

Slack (VIOLATED) :        -3.416ns  (required time - arrival time)
  Source:                 cable_delay_tester_i/seeg_top_0/inst/slv_reg0_reg[20]/C
                            (rising edge-triggered cell FDRE clocked by clk_39M_cable_delay_tester_clk_wiz_0_0  {rise@0.000ns fall@12.816ns period=25.632ns})
  Destination:            cable_delay_tester_i/ila_rhs/inst/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[10].U_M/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/probeDelay1_reg[20]/D
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_pl_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            0.051ns  (clk_pl_0 rise@8510.000ns - clk_39M_cable_delay_tester_clk_wiz_0_0 rise@8509.949ns)
  Data Path Delay:        0.506ns  (logic 0.248ns (48.987%)  route 0.258ns (51.013%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -2.616ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.922ns = ( 8512.922 - 8510.000 ) 
    Source Clock Delay      (SCD):    5.680ns = ( 8515.629 - 8509.949 ) 
    Clock Pessimism Removal (CPR):    0.142ns
  Clock Uncertainty:      0.388ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.250ns
    Phase Error              (PE):    0.258ns
  Clock Net Delay (Source):      2.651ns (routing 1.591ns, distribution 1.060ns)
  Clock Net Delay (Destination): 2.706ns (routing 1.434ns, distribution 1.272ns)
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_39M_cable_delay_tester_clk_wiz_0_0 rise edge)
                                                   8509.949  8509.949 r  
    BUFG_PS_X0Y77        BUFG_PS                      0.000  8509.949 r  cable_delay_tester_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=5884, routed)        2.732  8512.682    cable_delay_tester_i/clk_wiz_0/inst/clk_in1
    MMCM_X0Y3            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT1)
                                                     -0.103  8512.579 r  cable_delay_tester_i/clk_wiz_0/inst/mmcme4_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.356  8512.936    cable_delay_tester_i/clk_wiz_0/inst/clk_39M_cable_delay_tester_clk_wiz_0_0
    BUFGCE_X0Y89         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.044  8512.979 r  cable_delay_tester_i/clk_wiz_0/inst/clkout2_buf/O
    X1Y0 (CLOCK_ROOT)    net (fo=1669, routed)        2.651  8515.630    cable_delay_tester_i/seeg_top_0/inst/S_AXI_ACLK
    SLICE_X38Y23         FDRE                                         r  cable_delay_tester_i/seeg_top_0/inst/slv_reg0_reg[20]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X38Y23         FDRE (Prop_HFF_SLICEM_C_Q)
                                                      0.114  8515.744 r  cable_delay_tester_i/seeg_top_0/inst/slv_reg0_reg[20]/Q
                         net (fo=3, routed)           0.162  8515.906    cable_delay_tester_i/ila_rhs/inst/ila_core_inst/u_trig/U_TM/TRIGGER_I[92]
    SLICE_X38Y23         LUT2 (Prop_D6LUT_SLICEM_I0_O)
                                                      0.134  8516.040 r  cable_delay_tester_i/ila_rhs/inst/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[10].U_M_i_12/O
                         net (fo=1, routed)           0.096  8516.136    cable_delay_tester_i/ila_rhs/inst/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[10].U_M/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/PROBES_I[20]
    SLICE_X38Y23         FDRE                                         r  cable_delay_tester_i/ila_rhs/inst/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[10].U_M/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/probeDelay1_reg[20]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_pl_0 rise edge)
                                                   8510.000  8510.000 r  
    PS8_X0Y0             PS8                          0.000  8510.000 r  cable_delay_tester_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.181  8510.181    cable_delay_tester_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y77        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.035  8510.216 r  cable_delay_tester_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X1Y1 (CLOCK_ROOT)    net (fo=5884, routed)        2.706  8512.922    cable_delay_tester_i/ila_rhs/inst/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[10].U_M/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/CLK_I
    SLICE_X38Y23         FDRE                                         r  cable_delay_tester_i/ila_rhs/inst/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[10].U_M/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/probeDelay1_reg[20]/C
                         clock pessimism              0.142  8513.063    
                         clock uncertainty           -0.388  8512.676    
    SLICE_X38Y23         FDRE (Setup_DFF_SLICEM_C_D)
                                                      0.043  8512.719    cable_delay_tester_i/ila_rhs/inst/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[10].U_M/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/probeDelay1_reg[20]
  -------------------------------------------------------------------
                         required time                       8512.720    
                         arrival time                       -8516.136    
  -------------------------------------------------------------------
                         slack                                 -3.416    

Slack (VIOLATED) :        -3.412ns  (required time - arrival time)
  Source:                 cable_delay_tester_i/rhs_spi_master_0/inst/data_out_reg[22]/C
                            (rising edge-triggered cell FDRE clocked by clk_39M_cable_delay_tester_clk_wiz_0_0  {rise@0.000ns fall@12.816ns period=25.632ns})
  Destination:            cable_delay_tester_i/ila_rhs/inst/ila_core_inst/shifted_data_in_reg[7][54]_srl8_srlopt/D
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_pl_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            0.051ns  (clk_pl_0 rise@8510.000ns - clk_39M_cable_delay_tester_clk_wiz_0_0 rise@8509.949ns)
  Data Path Delay:        0.403ns  (logic 0.113ns (28.046%)  route 0.290ns (71.954%))
  Logic Levels:           0  
  Clock Path Skew:        -2.716ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.814ns = ( 8512.814 - 8510.000 ) 
    Source Clock Delay      (SCD):    5.672ns = ( 8515.621 - 8509.949 ) 
    Clock Pessimism Removal (CPR):    0.142ns
  Clock Uncertainty:      0.388ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.250ns
    Phase Error              (PE):    0.258ns
  Clock Net Delay (Source):      2.643ns (routing 1.591ns, distribution 1.052ns)
  Clock Net Delay (Destination): 2.598ns (routing 1.434ns, distribution 1.164ns)
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_39M_cable_delay_tester_clk_wiz_0_0 rise edge)
                                                   8509.949  8509.949 r  
    BUFG_PS_X0Y77        BUFG_PS                      0.000  8509.949 r  cable_delay_tester_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=5884, routed)        2.732  8512.682    cable_delay_tester_i/clk_wiz_0/inst/clk_in1
    MMCM_X0Y3            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT1)
                                                     -0.103  8512.579 r  cable_delay_tester_i/clk_wiz_0/inst/mmcme4_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.356  8512.936    cable_delay_tester_i/clk_wiz_0/inst/clk_39M_cable_delay_tester_clk_wiz_0_0
    BUFGCE_X0Y89         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.044  8512.979 r  cable_delay_tester_i/clk_wiz_0/inst/clkout2_buf/O
    X1Y0 (CLOCK_ROOT)    net (fo=1669, routed)        2.643  8515.623    cable_delay_tester_i/rhs_spi_master_0/inst/clk
    SLICE_X30Y37         FDRE                                         r  cable_delay_tester_i/rhs_spi_master_0/inst/data_out_reg[22]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X30Y37         FDRE (Prop_HFF_SLICEL_C_Q)
                                                      0.113  8515.736 r  cable_delay_tester_i/rhs_spi_master_0/inst/data_out_reg[22]/Q
                         net (fo=3, routed)           0.290  8516.026    cable_delay_tester_i/ila_rhs/inst/ila_core_inst/TRIGGER_I[54]
    SLICE_X30Y37         FDRE                                         r  cable_delay_tester_i/ila_rhs/inst/ila_core_inst/shifted_data_in_reg[7][54]_srl8_srlopt/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_pl_0 rise edge)
                                                   8510.000  8510.000 r  
    PS8_X0Y0             PS8                          0.000  8510.000 r  cable_delay_tester_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.181  8510.181    cable_delay_tester_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y77        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.035  8510.216 r  cable_delay_tester_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X1Y1 (CLOCK_ROOT)    net (fo=5884, routed)        2.598  8512.813    cable_delay_tester_i/ila_rhs/inst/ila_core_inst/DESIGN_CLK_I
    SLICE_X30Y37         FDRE                                         r  cable_delay_tester_i/ila_rhs/inst/ila_core_inst/shifted_data_in_reg[7][54]_srl8_srlopt/C
                         clock pessimism              0.142  8512.955    
                         clock uncertainty           -0.388  8512.567    
    SLICE_X30Y37         FDRE (Setup_CFF_SLICEL_C_D)
                                                      0.044  8512.611    cable_delay_tester_i/ila_rhs/inst/ila_core_inst/shifted_data_in_reg[7][54]_srl8_srlopt
  -------------------------------------------------------------------
                         required time                       8512.612    
                         arrival time                       -8516.024    
  -------------------------------------------------------------------
                         slack                                 -3.412    

Slack (VIOLATED) :        -3.411ns  (required time - arrival time)
  Source:                 cable_delay_tester_i/rhs_spi_master_0/inst/data_out_reg[29]/C
                            (rising edge-triggered cell FDRE clocked by clk_39M_cable_delay_tester_clk_wiz_0_0  {rise@0.000ns fall@12.816ns period=25.632ns})
  Destination:            cable_delay_tester_i/ila_rhs/inst/ila_core_inst/shifted_data_in_reg[7][61]_srl8_srlopt/D
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_pl_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            0.051ns  (clk_pl_0 rise@8510.000ns - clk_39M_cable_delay_tester_clk_wiz_0_0 rise@8509.949ns)
  Data Path Delay:        0.410ns  (logic 0.114ns (27.826%)  route 0.296ns (72.174%))
  Logic Levels:           0  
  Clock Path Skew:        -2.710ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.819ns = ( 8512.819 - 8510.000 ) 
    Source Clock Delay      (SCD):    5.671ns = ( 8515.620 - 8509.949 ) 
    Clock Pessimism Removal (CPR):    0.142ns
  Clock Uncertainty:      0.388ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.250ns
    Phase Error              (PE):    0.258ns
  Clock Net Delay (Source):      2.642ns (routing 1.591ns, distribution 1.051ns)
  Clock Net Delay (Destination): 2.603ns (routing 1.434ns, distribution 1.169ns)
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_39M_cable_delay_tester_clk_wiz_0_0 rise edge)
                                                   8509.949  8509.949 r  
    BUFG_PS_X0Y77        BUFG_PS                      0.000  8509.949 r  cable_delay_tester_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=5884, routed)        2.732  8512.682    cable_delay_tester_i/clk_wiz_0/inst/clk_in1
    MMCM_X0Y3            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT1)
                                                     -0.103  8512.579 r  cable_delay_tester_i/clk_wiz_0/inst/mmcme4_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.356  8512.936    cable_delay_tester_i/clk_wiz_0/inst/clk_39M_cable_delay_tester_clk_wiz_0_0
    BUFGCE_X0Y89         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.044  8512.979 r  cable_delay_tester_i/clk_wiz_0/inst/clkout2_buf/O
    X1Y0 (CLOCK_ROOT)    net (fo=1669, routed)        2.642  8515.622    cable_delay_tester_i/rhs_spi_master_0/inst/clk
    SLICE_X30Y36         FDRE                                         r  cable_delay_tester_i/rhs_spi_master_0/inst/data_out_reg[29]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X30Y36         FDRE (Prop_EFF_SLICEL_C_Q)
                                                      0.114  8515.736 r  cable_delay_tester_i/rhs_spi_master_0/inst/data_out_reg[29]/Q
                         net (fo=3, routed)           0.296  8516.032    cable_delay_tester_i/ila_rhs/inst/ila_core_inst/TRIGGER_I[61]
    SLICE_X30Y36         FDRE                                         r  cable_delay_tester_i/ila_rhs/inst/ila_core_inst/shifted_data_in_reg[7][61]_srl8_srlopt/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_pl_0 rise edge)
                                                   8510.000  8510.000 r  
    PS8_X0Y0             PS8                          0.000  8510.000 r  cable_delay_tester_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.181  8510.181    cable_delay_tester_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y77        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.035  8510.216 r  cable_delay_tester_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X1Y1 (CLOCK_ROOT)    net (fo=5884, routed)        2.603  8512.819    cable_delay_tester_i/ila_rhs/inst/ila_core_inst/DESIGN_CLK_I
    SLICE_X30Y36         FDRE                                         r  cable_delay_tester_i/ila_rhs/inst/ila_core_inst/shifted_data_in_reg[7][61]_srl8_srlopt/C
                         clock pessimism              0.142  8512.961    
                         clock uncertainty           -0.388  8512.573    
    SLICE_X30Y36         FDRE (Setup_BFF2_SLICEL_C_D)
                                                      0.046  8512.619    cable_delay_tester_i/ila_rhs/inst/ila_core_inst/shifted_data_in_reg[7][61]_srl8_srlopt
  -------------------------------------------------------------------
                         required time                       8512.619    
                         arrival time                       -8516.030    
  -------------------------------------------------------------------
                         slack                                 -3.411    

Slack (VIOLATED) :        -3.410ns  (required time - arrival time)
  Source:                 cable_delay_tester_i/seeg_top_0/inst/slv_reg0_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by clk_39M_cable_delay_tester_clk_wiz_0_0  {rise@0.000ns fall@12.816ns period=25.632ns})
  Destination:            cable_delay_tester_i/ila_rhs/inst/ila_core_inst/shifted_data_in_reg[7][78]_srl8/D
                            (rising edge-triggered cell SRL16E clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_pl_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            0.051ns  (clk_pl_0 rise@8510.000ns - clk_39M_cable_delay_tester_clk_wiz_0_0 rise@8509.949ns)
  Data Path Delay:        0.307ns  (logic 0.112ns (36.437%)  route 0.195ns (63.563%))
  Logic Levels:           0  
  Clock Path Skew:        -2.643ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.871ns = ( 8512.871 - 8510.000 ) 
    Source Clock Delay      (SCD):    5.656ns = ( 8515.605 - 8509.949 ) 
    Clock Pessimism Removal (CPR):    0.142ns
  Clock Uncertainty:      0.388ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.250ns
    Phase Error              (PE):    0.258ns
  Clock Net Delay (Source):      2.627ns (routing 1.591ns, distribution 1.036ns)
  Clock Net Delay (Destination): 2.655ns (routing 1.434ns, distribution 1.221ns)
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_39M_cable_delay_tester_clk_wiz_0_0 rise edge)
                                                   8509.949  8509.949 r  
    BUFG_PS_X0Y77        BUFG_PS                      0.000  8509.949 r  cable_delay_tester_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=5884, routed)        2.732  8512.682    cable_delay_tester_i/clk_wiz_0/inst/clk_in1
    MMCM_X0Y3            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT1)
                                                     -0.103  8512.579 r  cable_delay_tester_i/clk_wiz_0/inst/mmcme4_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.356  8512.936    cable_delay_tester_i/clk_wiz_0/inst/clk_39M_cable_delay_tester_clk_wiz_0_0
    BUFGCE_X0Y89         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.044  8512.979 r  cable_delay_tester_i/clk_wiz_0/inst/clkout2_buf/O
    X1Y0 (CLOCK_ROOT)    net (fo=1669, routed)        2.627  8515.606    cable_delay_tester_i/seeg_top_0/inst/S_AXI_ACLK
    SLICE_X35Y55         FDRE                                         r  cable_delay_tester_i/seeg_top_0/inst/slv_reg0_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y55         FDRE (Prop_FFF_SLICEM_C_Q)
                                                      0.112  8515.719 r  cable_delay_tester_i/seeg_top_0/inst/slv_reg0_reg[6]/Q
                         net (fo=3, routed)           0.195  8515.914    cable_delay_tester_i/ila_rhs/inst/ila_core_inst/TRIGGER_I[78]
    SLICE_X34Y54         SRL16E                                       r  cable_delay_tester_i/ila_rhs/inst/ila_core_inst/shifted_data_in_reg[7][78]_srl8/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_pl_0 rise edge)
                                                   8510.000  8510.000 r  
    PS8_X0Y0             PS8                          0.000  8510.000 r  cable_delay_tester_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.181  8510.181    cable_delay_tester_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y77        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.035  8510.216 r  cable_delay_tester_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X1Y1 (CLOCK_ROOT)    net (fo=5884, routed)        2.655  8512.871    cable_delay_tester_i/ila_rhs/inst/ila_core_inst/DESIGN_CLK_I
    SLICE_X34Y54         SRL16E                                       r  cable_delay_tester_i/ila_rhs/inst/ila_core_inst/shifted_data_in_reg[7][78]_srl8/CLK
                         clock pessimism              0.142  8513.013    
                         clock uncertainty           -0.388  8512.625    
    SLICE_X34Y54         SRL16E (Setup_G5LUT_SLICEM_CLK_D)
                                                     -0.123  8512.502    cable_delay_tester_i/ila_rhs/inst/ila_core_inst/shifted_data_in_reg[7][78]_srl8
  -------------------------------------------------------------------
                         required time                       8512.502    
                         arrival time                       -8515.913    
  -------------------------------------------------------------------
                         slack                                 -3.410    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             1.443ns  (arrival time - required time)
  Source:                 cable_delay_tester_i/clk_wiz_0/inst/mmcme4_adv_inst/CLKOUT1
                            (clock source 'clk_39M_cable_delay_tester_clk_wiz_0_0'  {rise@0.000ns fall@12.816ns period=25.632ns})
  Destination:            cable_delay_tester_i/ila_rhs/inst/ila_core_inst/shifted_data_in_reg[7][70]_srl8/D
                            (rising edge-triggered cell SRL16E clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_pl_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_pl_0 rise@0.000ns - clk_39M_cable_delay_tester_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        1.663ns  (logic 0.023ns (1.383%)  route 1.640ns (98.617%))
  Logic Levels:           1  (BUFGCE=1)
  Clock Path Skew:        -0.179ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.984ns
    Source Clock Delay      (SCD):    2.079ns
    Clock Pessimism Removal (CPR):    0.084ns
  Clock Uncertainty:      0.388ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.250ns
    Phase Error              (PE):    0.258ns
  Clock Net Delay (Source):      1.513ns (routing 0.881ns, distribution 0.632ns)
  Clock Net Delay (Destination): 1.797ns (routing 0.965ns, distribution 0.832ns)
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_39M_cable_delay_tester_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFG_PS_X0Y77        BUFG_PS                      0.000     0.000 r  cable_delay_tester_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X1Y1 (CLOCK_ROOT)    net (fo=5884, routed)        1.513     1.513    cable_delay_tester_i/clk_wiz_0/inst/clk_in1
  -------------------------------------------------------------------    -------------------
    MMCM_X0Y3            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT1)
                                                      0.566     2.079 r  cable_delay_tester_i/clk_wiz_0/inst/mmcme4_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.183     2.262    cable_delay_tester_i/clk_wiz_0/inst/clk_39M_cable_delay_tester_clk_wiz_0_0
    BUFGCE_X0Y89         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.023     2.285 r  cable_delay_tester_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=1669, routed)        1.457     3.742    cable_delay_tester_i/ila_rhs/inst/ila_core_inst/TRIGGER_I[70]
    SLICE_X34Y54         SRL16E                                       r  cable_delay_tester_i/ila_rhs/inst/ila_core_inst/shifted_data_in_reg[7][70]_srl8/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  cable_delay_tester_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.164     0.164    cable_delay_tester_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y77        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.023     0.187 r  cable_delay_tester_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X1Y1 (CLOCK_ROOT)    net (fo=5884, routed)        1.797     1.984    cable_delay_tester_i/ila_rhs/inst/ila_core_inst/DESIGN_CLK_I
    SLICE_X34Y54         SRL16E                                       r  cable_delay_tester_i/ila_rhs/inst/ila_core_inst/shifted_data_in_reg[7][70]_srl8/CLK
                         clock pessimism             -0.084     1.900    
                         clock uncertainty            0.388     2.288    
    SLICE_X34Y54         SRL16E (Hold_G6LUT_SLICEM_CLK_D)
                                                      0.011     2.299    cable_delay_tester_i/ila_rhs/inst/ila_core_inst/shifted_data_in_reg[7][70]_srl8
  -------------------------------------------------------------------
                         required time                         -2.299    
                         arrival time                           3.742    
  -------------------------------------------------------------------
                         slack                                  1.443    

Slack (MET) :             1.445ns  (arrival time - required time)
  Source:                 cable_delay_tester_i/rhs_spi_master_0/inst/FSM_sequential_state_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_39M_cable_delay_tester_clk_wiz_0_0  {rise@0.000ns fall@12.816ns period=25.632ns})
  Destination:            cable_delay_tester_i/ila_rhs/inst/ila_core_inst/shifted_data_in_reg[7][69]_srl8_srlopt/D
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_pl_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_pl_0 rise@0.000ns - clk_39M_cable_delay_tester_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.191ns  (logic 0.103ns (53.955%)  route 0.088ns (46.045%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -1.687ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.137ns
    Source Clock Delay      (SCD):    3.740ns
    Clock Pessimism Removal (CPR):    0.084ns
  Clock Uncertainty:      0.388ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.250ns
    Phase Error              (PE):    0.258ns
  Clock Net Delay (Source):      1.455ns (routing 0.879ns, distribution 0.576ns)
  Clock Net Delay (Destination): 1.950ns (routing 0.965ns, distribution 0.985ns)
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_39M_cable_delay_tester_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFG_PS_X0Y77        BUFG_PS                      0.000     0.000 r  cable_delay_tester_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=5884, routed)        1.513     1.513    cable_delay_tester_i/clk_wiz_0/inst/clk_in1
    MMCM_X0Y3            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT1)
                                                      0.566     2.079 r  cable_delay_tester_i/clk_wiz_0/inst/mmcme4_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.183     2.262    cable_delay_tester_i/clk_wiz_0/inst/clk_39M_cable_delay_tester_clk_wiz_0_0
    BUFGCE_X0Y89         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.023     2.285 r  cable_delay_tester_i/clk_wiz_0/inst/clkout2_buf/O
    X1Y0 (CLOCK_ROOT)    net (fo=1669, routed)        1.455     3.740    cable_delay_tester_i/rhs_spi_master_0/inst/clk
    SLICE_X29Y51         FDRE                                         r  cable_delay_tester_i/rhs_spi_master_0/inst/FSM_sequential_state_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X29Y51         FDRE (Prop_BFF_SLICEM_C_Q)
                                                      0.082     3.822 f  cable_delay_tester_i/rhs_spi_master_0/inst/FSM_sequential_state_reg[0]/Q
                         net (fo=13, routed)          0.038     3.859    cable_delay_tester_i/rhs_spi_master_0/inst/state__0[0]
    SLICE_X29Y51         LUT3 (Prop_C6LUT_SLICEM_I0_O)
                                                      0.021     3.880 r  cable_delay_tester_i/rhs_spi_master_0/inst/done_INST_0/O
                         net (fo=2, routed)           0.050     3.930    cable_delay_tester_i/ila_rhs/inst/ila_core_inst/TRIGGER_I[69]
    SLICE_X30Y51         FDRE                                         r  cable_delay_tester_i/ila_rhs/inst/ila_core_inst/shifted_data_in_reg[7][69]_srl8_srlopt/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  cable_delay_tester_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.164     0.164    cable_delay_tester_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y77        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.023     0.187 r  cable_delay_tester_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X1Y1 (CLOCK_ROOT)    net (fo=5884, routed)        1.950     2.137    cable_delay_tester_i/ila_rhs/inst/ila_core_inst/DESIGN_CLK_I
    SLICE_X30Y51         FDRE                                         r  cable_delay_tester_i/ila_rhs/inst/ila_core_inst/shifted_data_in_reg[7][69]_srl8_srlopt/C
                         clock pessimism             -0.084     2.053    
                         clock uncertainty            0.388     2.441    
    SLICE_X30Y51         FDRE (Hold_BFF2_SLICEL_C_D)
                                                      0.045     2.486    cable_delay_tester_i/ila_rhs/inst/ila_core_inst/shifted_data_in_reg[7][69]_srl8_srlopt
  -------------------------------------------------------------------
                         required time                         -2.486    
                         arrival time                           3.930    
  -------------------------------------------------------------------
                         slack                                  1.445    

Slack (MET) :             1.488ns  (arrival time - required time)
  Source:                 cable_delay_tester_i/rhs_spi_master_0/inst/FSM_sequential_state_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_39M_cable_delay_tester_clk_wiz_0_0  {rise@0.000ns fall@12.816ns period=25.632ns})
  Destination:            cable_delay_tester_i/ila_rhs/inst/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[7].U_M/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/probeDelay1_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_pl_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_pl_0 rise@0.000ns - clk_39M_cable_delay_tester_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.234ns  (logic 0.126ns (53.869%)  route 0.108ns (46.131%))
  Logic Levels:           2  (LUT2=1 LUT3=1)
  Clock Path Skew:        -1.687ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.137ns
    Source Clock Delay      (SCD):    3.740ns
    Clock Pessimism Removal (CPR):    0.084ns
  Clock Uncertainty:      0.388ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.250ns
    Phase Error              (PE):    0.258ns
  Clock Net Delay (Source):      1.455ns (routing 0.879ns, distribution 0.576ns)
  Clock Net Delay (Destination): 1.950ns (routing 0.965ns, distribution 0.985ns)
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_39M_cable_delay_tester_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFG_PS_X0Y77        BUFG_PS                      0.000     0.000 r  cable_delay_tester_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=5884, routed)        1.513     1.513    cable_delay_tester_i/clk_wiz_0/inst/clk_in1
    MMCM_X0Y3            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT1)
                                                      0.566     2.079 r  cable_delay_tester_i/clk_wiz_0/inst/mmcme4_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.183     2.262    cable_delay_tester_i/clk_wiz_0/inst/clk_39M_cable_delay_tester_clk_wiz_0_0
    BUFGCE_X0Y89         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.023     2.285 r  cable_delay_tester_i/clk_wiz_0/inst/clkout2_buf/O
    X1Y0 (CLOCK_ROOT)    net (fo=1669, routed)        1.455     3.740    cable_delay_tester_i/rhs_spi_master_0/inst/clk
    SLICE_X29Y51         FDRE                                         r  cable_delay_tester_i/rhs_spi_master_0/inst/FSM_sequential_state_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X29Y51         FDRE (Prop_BFF_SLICEM_C_Q)
                                                      0.082     3.822 f  cable_delay_tester_i/rhs_spi_master_0/inst/FSM_sequential_state_reg[0]/Q
                         net (fo=13, routed)          0.038     3.859    cable_delay_tester_i/rhs_spi_master_0/inst/state__0[0]
    SLICE_X29Y51         LUT3 (Prop_C6LUT_SLICEM_I0_O)
                                                      0.021     3.880 r  cable_delay_tester_i/rhs_spi_master_0/inst/done_INST_0/O
                         net (fo=2, routed)           0.063     3.943    cable_delay_tester_i/ila_rhs/inst/ila_core_inst/u_trig/U_TM/TRIGGER_I[69]
    SLICE_X30Y51         LUT2 (Prop_D5LUT_SLICEL_I0_O)
                                                      0.023     3.966 r  cable_delay_tester_i/ila_rhs/inst/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[7].U_M_i_1/O
                         net (fo=1, routed)           0.007     3.973    cable_delay_tester_i/ila_rhs/inst/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[7].U_M/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/PROBES_I[0]
    SLICE_X30Y51         FDRE                                         r  cable_delay_tester_i/ila_rhs/inst/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[7].U_M/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/probeDelay1_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  cable_delay_tester_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.164     0.164    cable_delay_tester_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y77        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.023     0.187 r  cable_delay_tester_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X1Y1 (CLOCK_ROOT)    net (fo=5884, routed)        1.950     2.137    cable_delay_tester_i/ila_rhs/inst/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[7].U_M/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/CLK_I
    SLICE_X30Y51         FDRE                                         r  cable_delay_tester_i/ila_rhs/inst/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[7].U_M/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/probeDelay1_reg[0]/C
                         clock pessimism             -0.084     2.053    
                         clock uncertainty            0.388     2.441    
    SLICE_X30Y51         FDRE (Hold_DFF2_SLICEL_C_D)
                                                      0.045     2.486    cable_delay_tester_i/ila_rhs/inst/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[7].U_M/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/probeDelay1_reg[0]
  -------------------------------------------------------------------
                         required time                         -2.486    
                         arrival time                           3.973    
  -------------------------------------------------------------------
                         slack                                  1.488    

Slack (MET) :             1.525ns  (arrival time - required time)
  Source:                 cable_delay_tester_i/seeg_top_0/inst/slv_reg0_reg[24]/C
                            (rising edge-triggered cell FDRE clocked by clk_39M_cable_delay_tester_clk_wiz_0_0  {rise@0.000ns fall@12.816ns period=25.632ns})
  Destination:            cable_delay_tester_i/ila_rhs/inst/ila_core_inst/shifted_data_in_reg[7][96]_srl8_srlopt/D
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_pl_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_pl_0 rise@0.000ns - clk_39M_cable_delay_tester_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.148ns  (logic 0.084ns (56.843%)  route 0.064ns (43.157%))
  Logic Levels:           0  
  Clock Path Skew:        -1.810ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.041ns
    Source Clock Delay      (SCD):    3.767ns
    Clock Pessimism Removal (CPR):    0.084ns
  Clock Uncertainty:      0.388ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.250ns
    Phase Error              (PE):    0.258ns
  Clock Net Delay (Source):      1.482ns (routing 0.879ns, distribution 0.603ns)
  Clock Net Delay (Destination): 1.854ns (routing 0.965ns, distribution 0.889ns)
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_39M_cable_delay_tester_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFG_PS_X0Y77        BUFG_PS                      0.000     0.000 r  cable_delay_tester_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=5884, routed)        1.513     1.513    cable_delay_tester_i/clk_wiz_0/inst/clk_in1
    MMCM_X0Y3            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT1)
                                                      0.566     2.079 r  cable_delay_tester_i/clk_wiz_0/inst/mmcme4_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.183     2.262    cable_delay_tester_i/clk_wiz_0/inst/clk_39M_cable_delay_tester_clk_wiz_0_0
    BUFGCE_X0Y89         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.023     2.285 r  cable_delay_tester_i/clk_wiz_0/inst/clkout2_buf/O
    X1Y0 (CLOCK_ROOT)    net (fo=1669, routed)        1.482     3.767    cable_delay_tester_i/seeg_top_0/inst/S_AXI_ACLK
    SLICE_X42Y22         FDRE                                         r  cable_delay_tester_i/seeg_top_0/inst/slv_reg0_reg[24]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X42Y22         FDRE (Prop_BFF_SLICEL_C_Q)
                                                      0.084     3.851 r  cable_delay_tester_i/seeg_top_0/inst/slv_reg0_reg[24]/Q
                         net (fo=3, routed)           0.064     3.915    cable_delay_tester_i/ila_rhs/inst/ila_core_inst/TRIGGER_I[96]
    SLICE_X41Y22         FDRE                                         r  cable_delay_tester_i/ila_rhs/inst/ila_core_inst/shifted_data_in_reg[7][96]_srl8_srlopt/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  cable_delay_tester_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.164     0.164    cable_delay_tester_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y77        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.023     0.187 r  cable_delay_tester_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X1Y1 (CLOCK_ROOT)    net (fo=5884, routed)        1.854     2.041    cable_delay_tester_i/ila_rhs/inst/ila_core_inst/DESIGN_CLK_I
    SLICE_X41Y22         FDRE                                         r  cable_delay_tester_i/ila_rhs/inst/ila_core_inst/shifted_data_in_reg[7][96]_srl8_srlopt/C
                         clock pessimism             -0.084     1.957    
                         clock uncertainty            0.388     2.345    
    SLICE_X41Y22         FDRE (Hold_BFF2_SLICEM_C_D)
                                                      0.045     2.390    cable_delay_tester_i/ila_rhs/inst/ila_core_inst/shifted_data_in_reg[7][96]_srl8_srlopt
  -------------------------------------------------------------------
                         required time                         -2.390    
                         arrival time                           3.915    
  -------------------------------------------------------------------
                         slack                                  1.525    

Slack (MET) :             1.539ns  (arrival time - required time)
  Source:                 cable_delay_tester_i/seeg_top_0/inst/slv_reg0_reg[25]/C
                            (rising edge-triggered cell FDRE clocked by clk_39M_cable_delay_tester_clk_wiz_0_0  {rise@0.000ns fall@12.816ns period=25.632ns})
  Destination:            cable_delay_tester_i/ila_rhs/inst/ila_core_inst/shifted_data_in_reg[7][97]_srl8_srlopt/D
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_pl_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_pl_0 rise@0.000ns - clk_39M_cable_delay_tester_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.161ns  (logic 0.084ns (52.086%)  route 0.077ns (47.914%))
  Logic Levels:           0  
  Clock Path Skew:        -1.810ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.041ns
    Source Clock Delay      (SCD):    3.767ns
    Clock Pessimism Removal (CPR):    0.084ns
  Clock Uncertainty:      0.388ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.250ns
    Phase Error              (PE):    0.258ns
  Clock Net Delay (Source):      1.482ns (routing 0.879ns, distribution 0.603ns)
  Clock Net Delay (Destination): 1.854ns (routing 0.965ns, distribution 0.889ns)
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_39M_cable_delay_tester_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFG_PS_X0Y77        BUFG_PS                      0.000     0.000 r  cable_delay_tester_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=5884, routed)        1.513     1.513    cable_delay_tester_i/clk_wiz_0/inst/clk_in1
    MMCM_X0Y3            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT1)
                                                      0.566     2.079 r  cable_delay_tester_i/clk_wiz_0/inst/mmcme4_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.183     2.262    cable_delay_tester_i/clk_wiz_0/inst/clk_39M_cable_delay_tester_clk_wiz_0_0
    BUFGCE_X0Y89         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.023     2.285 r  cable_delay_tester_i/clk_wiz_0/inst/clkout2_buf/O
    X1Y0 (CLOCK_ROOT)    net (fo=1669, routed)        1.482     3.767    cable_delay_tester_i/seeg_top_0/inst/S_AXI_ACLK
    SLICE_X42Y22         FDRE                                         r  cable_delay_tester_i/seeg_top_0/inst/slv_reg0_reg[25]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X42Y22         FDRE (Prop_CFF_SLICEL_C_Q)
                                                      0.084     3.851 r  cable_delay_tester_i/seeg_top_0/inst/slv_reg0_reg[25]/Q
                         net (fo=3, routed)           0.077     3.928    cable_delay_tester_i/ila_rhs/inst/ila_core_inst/TRIGGER_I[97]
    SLICE_X41Y22         FDRE                                         r  cable_delay_tester_i/ila_rhs/inst/ila_core_inst/shifted_data_in_reg[7][97]_srl8_srlopt/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  cable_delay_tester_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.164     0.164    cable_delay_tester_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y77        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.023     0.187 r  cable_delay_tester_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X1Y1 (CLOCK_ROOT)    net (fo=5884, routed)        1.854     2.041    cable_delay_tester_i/ila_rhs/inst/ila_core_inst/DESIGN_CLK_I
    SLICE_X41Y22         FDRE                                         r  cable_delay_tester_i/ila_rhs/inst/ila_core_inst/shifted_data_in_reg[7][97]_srl8_srlopt/C
                         clock pessimism             -0.084     1.957    
                         clock uncertainty            0.388     2.345    
    SLICE_X41Y22         FDRE (Hold_BFF_SLICEM_C_D)
                                                      0.044     2.389    cable_delay_tester_i/ila_rhs/inst/ila_core_inst/shifted_data_in_reg[7][97]_srl8_srlopt
  -------------------------------------------------------------------
                         required time                         -2.389    
                         arrival time                           3.928    
  -------------------------------------------------------------------
                         slack                                  1.539    

Slack (MET) :             1.540ns  (arrival time - required time)
  Source:                 cable_delay_tester_i/seeg_top_0/inst/slv_reg0_reg[23]/C
                            (rising edge-triggered cell FDRE clocked by clk_39M_cable_delay_tester_clk_wiz_0_0  {rise@0.000ns fall@12.816ns period=25.632ns})
  Destination:            cable_delay_tester_i/ila_rhs/inst/ila_core_inst/shifted_data_in_reg[7][95]_srl8_srlopt/D
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_pl_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_pl_0 rise@0.000ns - clk_39M_cable_delay_tester_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.150ns  (logic 0.085ns (56.813%)  route 0.065ns (43.187%))
  Logic Levels:           0  
  Clock Path Skew:        -1.824ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.986ns
    Source Clock Delay      (SCD):    3.726ns
    Clock Pessimism Removal (CPR):    0.084ns
  Clock Uncertainty:      0.388ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.250ns
    Phase Error              (PE):    0.258ns
  Clock Net Delay (Source):      1.441ns (routing 0.879ns, distribution 0.562ns)
  Clock Net Delay (Destination): 1.799ns (routing 0.965ns, distribution 0.834ns)
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_39M_cable_delay_tester_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFG_PS_X0Y77        BUFG_PS                      0.000     0.000 r  cable_delay_tester_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=5884, routed)        1.513     1.513    cable_delay_tester_i/clk_wiz_0/inst/clk_in1
    MMCM_X0Y3            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT1)
                                                      0.566     2.079 r  cable_delay_tester_i/clk_wiz_0/inst/mmcme4_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.183     2.262    cable_delay_tester_i/clk_wiz_0/inst/clk_39M_cable_delay_tester_clk_wiz_0_0
    BUFGCE_X0Y89         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.023     2.285 r  cable_delay_tester_i/clk_wiz_0/inst/clkout2_buf/O
    X1Y0 (CLOCK_ROOT)    net (fo=1669, routed)        1.441     3.726    cable_delay_tester_i/seeg_top_0/inst/S_AXI_ACLK
    SLICE_X39Y25         FDRE                                         r  cable_delay_tester_i/seeg_top_0/inst/slv_reg0_reg[23]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X39Y25         FDRE (Prop_EFF2_SLICEL_C_Q)
                                                      0.085     3.811 r  cable_delay_tester_i/seeg_top_0/inst/slv_reg0_reg[23]/Q
                         net (fo=3, routed)           0.065     3.875    cable_delay_tester_i/ila_rhs/inst/ila_core_inst/TRIGGER_I[95]
    SLICE_X38Y25         FDRE                                         r  cable_delay_tester_i/ila_rhs/inst/ila_core_inst/shifted_data_in_reg[7][95]_srl8_srlopt/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  cable_delay_tester_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.164     0.164    cable_delay_tester_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y77        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.023     0.187 r  cable_delay_tester_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X1Y1 (CLOCK_ROOT)    net (fo=5884, routed)        1.799     1.986    cable_delay_tester_i/ila_rhs/inst/ila_core_inst/DESIGN_CLK_I
    SLICE_X38Y25         FDRE                                         r  cable_delay_tester_i/ila_rhs/inst/ila_core_inst/shifted_data_in_reg[7][95]_srl8_srlopt/C
                         clock pessimism             -0.084     1.902    
                         clock uncertainty            0.388     2.290    
    SLICE_X38Y25         FDRE (Hold_AFF2_SLICEM_C_D)
                                                      0.045     2.335    cable_delay_tester_i/ila_rhs/inst/ila_core_inst/shifted_data_in_reg[7][95]_srl8_srlopt
  -------------------------------------------------------------------
                         required time                         -2.335    
                         arrival time                           3.875    
  -------------------------------------------------------------------
                         slack                                  1.540    

Slack (MET) :             1.541ns  (arrival time - required time)
  Source:                 cable_delay_tester_i/rhs_spi_master_0/inst/FSM_sequential_state_reg[1]_replica/C
                            (rising edge-triggered cell FDRE clocked by clk_39M_cable_delay_tester_clk_wiz_0_0  {rise@0.000ns fall@12.816ns period=25.632ns})
  Destination:            cable_delay_tester_i/ila_rhs/inst/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[6].U_M/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/probeDelay1_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_pl_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_pl_0 rise@0.000ns - clk_39M_cable_delay_tester_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.284ns  (logic 0.172ns (60.641%)  route 0.112ns (39.359%))
  Logic Levels:           2  (LUT2=1 LUT3=1)
  Clock Path Skew:        -1.689ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.137ns
    Source Clock Delay      (SCD):    3.742ns
    Clock Pessimism Removal (CPR):    0.084ns
  Clock Uncertainty:      0.388ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.250ns
    Phase Error              (PE):    0.258ns
  Clock Net Delay (Source):      1.457ns (routing 0.879ns, distribution 0.578ns)
  Clock Net Delay (Destination): 1.950ns (routing 0.965ns, distribution 0.985ns)
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_39M_cable_delay_tester_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFG_PS_X0Y77        BUFG_PS                      0.000     0.000 r  cable_delay_tester_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=5884, routed)        1.513     1.513    cable_delay_tester_i/clk_wiz_0/inst/clk_in1
    MMCM_X0Y3            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT1)
                                                      0.566     2.079 r  cable_delay_tester_i/clk_wiz_0/inst/mmcme4_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.183     2.262    cable_delay_tester_i/clk_wiz_0/inst/clk_39M_cable_delay_tester_clk_wiz_0_0
    BUFGCE_X0Y89         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.023     2.285 r  cable_delay_tester_i/clk_wiz_0/inst/clkout2_buf/O
    X1Y0 (CLOCK_ROOT)    net (fo=1669, routed)        1.457     3.742    cable_delay_tester_i/rhs_spi_master_0/inst/clk
    SLICE_X30Y52         FDRE                                         r  cable_delay_tester_i/rhs_spi_master_0/inst/FSM_sequential_state_reg[1]_replica/C
  -------------------------------------------------------------------    -------------------
    SLICE_X30Y52         FDRE (Prop_HFF_SLICEL_C_Q)
                                                      0.084     3.826 r  cable_delay_tester_i/rhs_spi_master_0/inst/FSM_sequential_state_reg[1]_replica/Q
                         net (fo=1, routed)           0.046     3.872    cable_delay_tester_i/rhs_spi_master_0/inst/ClockDivideByEight/state__0[1]_repN_alias
    SLICE_X30Y51         LUT3 (Prop_F6LUT_SLICEL_I1_O)
                                                      0.021     3.893 r  cable_delay_tester_i/rhs_spi_master_0/inst/ClockDivideByEight/busy_INST_0/O
                         net (fo=4, routed)           0.048     3.941    cable_delay_tester_i/ila_rhs/inst/ila_core_inst/u_trig/U_TM/TRIGGER_I[68]
    SLICE_X30Y51         LUT2 (Prop_D6LUT_SLICEL_I0_O)
                                                      0.067     4.008 r  cable_delay_tester_i/ila_rhs/inst/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[6].U_M_i_1/O
                         net (fo=1, routed)           0.018     4.026    cable_delay_tester_i/ila_rhs/inst/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[6].U_M/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/PROBES_I[0]
    SLICE_X30Y51         FDRE                                         r  cable_delay_tester_i/ila_rhs/inst/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[6].U_M/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/probeDelay1_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  cable_delay_tester_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.164     0.164    cable_delay_tester_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y77        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.023     0.187 r  cable_delay_tester_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X1Y1 (CLOCK_ROOT)    net (fo=5884, routed)        1.950     2.137    cable_delay_tester_i/ila_rhs/inst/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[6].U_M/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/CLK_I
    SLICE_X30Y51         FDRE                                         r  cable_delay_tester_i/ila_rhs/inst/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[6].U_M/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/probeDelay1_reg[0]/C
                         clock pessimism             -0.084     2.053    
                         clock uncertainty            0.388     2.441    
    SLICE_X30Y51         FDRE (Hold_DFF_SLICEL_C_D)
                                                      0.044     2.485    cable_delay_tester_i/ila_rhs/inst/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[6].U_M/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/probeDelay1_reg[0]
  -------------------------------------------------------------------
                         required time                         -2.485    
                         arrival time                           4.026    
  -------------------------------------------------------------------
                         slack                                  1.541    

Slack (MET) :             1.541ns  (arrival time - required time)
  Source:                 cable_delay_tester_i/seeg_top_0/inst/slv_reg0_reg[14]/C
                            (rising edge-triggered cell FDRE clocked by clk_39M_cable_delay_tester_clk_wiz_0_0  {rise@0.000ns fall@12.816ns period=25.632ns})
  Destination:            cable_delay_tester_i/ila_rhs/inst/ila_core_inst/shifted_data_in_reg[7][86]_srl8_srlopt/D
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_pl_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_pl_0 rise@0.000ns - clk_39M_cable_delay_tester_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.151ns  (logic 0.082ns (54.436%)  route 0.069ns (45.564%))
  Logic Levels:           0  
  Clock Path Skew:        -1.824ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.986ns
    Source Clock Delay      (SCD):    3.726ns
    Clock Pessimism Removal (CPR):    0.084ns
  Clock Uncertainty:      0.388ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.250ns
    Phase Error              (PE):    0.258ns
  Clock Net Delay (Source):      1.441ns (routing 0.879ns, distribution 0.562ns)
  Clock Net Delay (Destination): 1.799ns (routing 0.965ns, distribution 0.834ns)
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_39M_cable_delay_tester_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFG_PS_X0Y77        BUFG_PS                      0.000     0.000 r  cable_delay_tester_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=5884, routed)        1.513     1.513    cable_delay_tester_i/clk_wiz_0/inst/clk_in1
    MMCM_X0Y3            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT1)
                                                      0.566     2.079 r  cable_delay_tester_i/clk_wiz_0/inst/mmcme4_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.183     2.262    cable_delay_tester_i/clk_wiz_0/inst/clk_39M_cable_delay_tester_clk_wiz_0_0
    BUFGCE_X0Y89         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.023     2.285 r  cable_delay_tester_i/clk_wiz_0/inst/clkout2_buf/O
    X1Y0 (CLOCK_ROOT)    net (fo=1669, routed)        1.441     3.726    cable_delay_tester_i/seeg_top_0/inst/S_AXI_ACLK
    SLICE_X38Y26         FDRE                                         r  cable_delay_tester_i/seeg_top_0/inst/slv_reg0_reg[14]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X38Y26         FDRE (Prop_BFF_SLICEM_C_Q)
                                                      0.082     3.808 r  cable_delay_tester_i/seeg_top_0/inst/slv_reg0_reg[14]/Q
                         net (fo=3, routed)           0.069     3.876    cable_delay_tester_i/ila_rhs/inst/ila_core_inst/TRIGGER_I[86]
    SLICE_X38Y25         FDRE                                         r  cable_delay_tester_i/ila_rhs/inst/ila_core_inst/shifted_data_in_reg[7][86]_srl8_srlopt/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  cable_delay_tester_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.164     0.164    cable_delay_tester_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y77        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.023     0.187 r  cable_delay_tester_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X1Y1 (CLOCK_ROOT)    net (fo=5884, routed)        1.799     1.986    cable_delay_tester_i/ila_rhs/inst/ila_core_inst/DESIGN_CLK_I
    SLICE_X38Y25         FDRE                                         r  cable_delay_tester_i/ila_rhs/inst/ila_core_inst/shifted_data_in_reg[7][86]_srl8_srlopt/C
                         clock pessimism             -0.084     1.902    
                         clock uncertainty            0.388     2.290    
    SLICE_X38Y25         FDRE (Hold_BFF2_SLICEM_C_D)
                                                      0.045     2.335    cable_delay_tester_i/ila_rhs/inst/ila_core_inst/shifted_data_in_reg[7][86]_srl8_srlopt
  -------------------------------------------------------------------
                         required time                         -2.335    
                         arrival time                           3.876    
  -------------------------------------------------------------------
                         slack                                  1.541    

Slack (MET) :             1.550ns  (arrival time - required time)
  Source:                 cable_delay_tester_i/seeg_top_0/inst/slv_reg0_reg[12]/C
                            (rising edge-triggered cell FDRE clocked by clk_39M_cable_delay_tester_clk_wiz_0_0  {rise@0.000ns fall@12.816ns period=25.632ns})
  Destination:            cable_delay_tester_i/ila_rhs/inst/ila_core_inst/shifted_data_in_reg[7][84]_srl8_srlopt/D
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_pl_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_pl_0 rise@0.000ns - clk_39M_cable_delay_tester_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.155ns  (logic 0.083ns (53.402%)  route 0.072ns (46.598%))
  Logic Levels:           0  
  Clock Path Skew:        -1.827ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.988ns
    Source Clock Delay      (SCD):    3.731ns
    Clock Pessimism Removal (CPR):    0.084ns
  Clock Uncertainty:      0.388ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.250ns
    Phase Error              (PE):    0.258ns
  Clock Net Delay (Source):      1.446ns (routing 0.879ns, distribution 0.567ns)
  Clock Net Delay (Destination): 1.801ns (routing 0.965ns, distribution 0.836ns)
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_39M_cable_delay_tester_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFG_PS_X0Y77        BUFG_PS                      0.000     0.000 r  cable_delay_tester_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=5884, routed)        1.513     1.513    cable_delay_tester_i/clk_wiz_0/inst/clk_in1
    MMCM_X0Y3            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT1)
                                                      0.566     2.079 r  cable_delay_tester_i/clk_wiz_0/inst/mmcme4_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.183     2.262    cable_delay_tester_i/clk_wiz_0/inst/clk_39M_cable_delay_tester_clk_wiz_0_0
    BUFGCE_X0Y89         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.023     2.285 r  cable_delay_tester_i/clk_wiz_0/inst/clkout2_buf/O
    X1Y0 (CLOCK_ROOT)    net (fo=1669, routed)        1.446     3.731    cable_delay_tester_i/seeg_top_0/inst/S_AXI_ACLK
    SLICE_X38Y23         FDRE                                         r  cable_delay_tester_i/seeg_top_0/inst/slv_reg0_reg[12]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X38Y23         FDRE (Prop_HFF2_SLICEM_C_Q)
                                                      0.083     3.814 r  cable_delay_tester_i/seeg_top_0/inst/slv_reg0_reg[12]/Q
                         net (fo=3, routed)           0.072     3.886    cable_delay_tester_i/ila_rhs/inst/ila_core_inst/TRIGGER_I[84]
    SLICE_X38Y22         FDRE                                         r  cable_delay_tester_i/ila_rhs/inst/ila_core_inst/shifted_data_in_reg[7][84]_srl8_srlopt/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  cable_delay_tester_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.164     0.164    cable_delay_tester_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y77        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.023     0.187 r  cable_delay_tester_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X1Y1 (CLOCK_ROOT)    net (fo=5884, routed)        1.801     1.988    cable_delay_tester_i/ila_rhs/inst/ila_core_inst/DESIGN_CLK_I
    SLICE_X38Y22         FDRE                                         r  cable_delay_tester_i/ila_rhs/inst/ila_core_inst/shifted_data_in_reg[7][84]_srl8_srlopt/C
                         clock pessimism             -0.084     1.904    
                         clock uncertainty            0.388     2.292    
    SLICE_X38Y22         FDRE (Hold_EFF2_SLICEM_C_D)
                                                      0.045     2.337    cable_delay_tester_i/ila_rhs/inst/ila_core_inst/shifted_data_in_reg[7][84]_srl8_srlopt
  -------------------------------------------------------------------
                         required time                         -2.337    
                         arrival time                           3.886    
  -------------------------------------------------------------------
                         slack                                  1.550    

Slack (MET) :             1.550ns  (arrival time - required time)
  Source:                 cable_delay_tester_i/rhs_spi_master_0/inst/data_out_reg[31]/C
                            (rising edge-triggered cell FDRE clocked by clk_39M_cable_delay_tester_clk_wiz_0_0  {rise@0.000ns fall@12.816ns period=25.632ns})
  Destination:            cable_delay_tester_i/ila_rhs/inst/ila_core_inst/shifted_data_in_reg[7][63]_srl8_srlopt/D
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_pl_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_pl_0 rise@0.000ns - clk_39M_cable_delay_tester_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.154ns  (logic 0.084ns (54.552%)  route 0.070ns (45.448%))
  Logic Levels:           0  
  Clock Path Skew:        -1.828ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.980ns
    Source Clock Delay      (SCD):    3.724ns
    Clock Pessimism Removal (CPR):    0.084ns
  Clock Uncertainty:      0.388ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.250ns
    Phase Error              (PE):    0.258ns
  Clock Net Delay (Source):      1.439ns (routing 0.879ns, distribution 0.560ns)
  Clock Net Delay (Destination): 1.793ns (routing 0.965ns, distribution 0.828ns)
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_39M_cable_delay_tester_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFG_PS_X0Y77        BUFG_PS                      0.000     0.000 r  cable_delay_tester_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=5884, routed)        1.513     1.513    cable_delay_tester_i/clk_wiz_0/inst/clk_in1
    MMCM_X0Y3            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT1)
                                                      0.566     2.079 r  cable_delay_tester_i/clk_wiz_0/inst/mmcme4_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.183     2.262    cable_delay_tester_i/clk_wiz_0/inst/clk_39M_cable_delay_tester_clk_wiz_0_0
    BUFGCE_X0Y89         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.023     2.285 r  cable_delay_tester_i/clk_wiz_0/inst/clkout2_buf/O
    X1Y0 (CLOCK_ROOT)    net (fo=1669, routed)        1.439     3.724    cable_delay_tester_i/rhs_spi_master_0/inst/clk
    SLICE_X30Y38         FDRE                                         r  cable_delay_tester_i/rhs_spi_master_0/inst/data_out_reg[31]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X30Y38         FDRE (Prop_AFF_SLICEL_C_Q)
                                                      0.084     3.808 r  cable_delay_tester_i/rhs_spi_master_0/inst/data_out_reg[31]/Q
                         net (fo=3, routed)           0.070     3.878    cable_delay_tester_i/ila_rhs/inst/ila_core_inst/TRIGGER_I[63]
    SLICE_X30Y38         FDRE                                         r  cable_delay_tester_i/ila_rhs/inst/ila_core_inst/shifted_data_in_reg[7][63]_srl8_srlopt/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  cable_delay_tester_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.164     0.164    cable_delay_tester_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y77        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.023     0.187 r  cable_delay_tester_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X1Y1 (CLOCK_ROOT)    net (fo=5884, routed)        1.793     1.980    cable_delay_tester_i/ila_rhs/inst/ila_core_inst/DESIGN_CLK_I
    SLICE_X30Y38         FDRE                                         r  cable_delay_tester_i/ila_rhs/inst/ila_core_inst/shifted_data_in_reg[7][63]_srl8_srlopt/C
                         clock pessimism             -0.084     1.896    
                         clock uncertainty            0.388     2.284    
    SLICE_X30Y38         FDRE (Hold_GFF_SLICEL_C_D)
                                                      0.044     2.328    cable_delay_tester_i/ila_rhs/inst/ila_core_inst/shifted_data_in_reg[7][63]_srl8_srlopt
  -------------------------------------------------------------------
                         required time                         -2.328    
                         arrival time                           3.878    
  -------------------------------------------------------------------
                         slack                                  1.550    





---------------------------------------------------------------------------------------------------
From Clock:  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK
  To Clock:  clk_pl_0

Setup :            0  Failing Endpoints,  Worst Slack       49.397ns,  Total Violation        0.000ns
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             49.397ns  (required time - arrival time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.rd_pntr_gc_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].wr_stg_inst/Q_reg_reg[0]/D
                            (rising edge-triggered cell FDCE clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_pl_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            50.000ns  (MaxDelay Path 50.000ns)
  Data Path Delay:        0.649ns  (logic 0.114ns (17.565%)  route 0.535ns (82.435%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 50.000ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X46Y65                                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.rd_pntr_gc_reg[0]/C
    SLICE_X46Y65         FDCE (Prop_AFF_SLICEL_C_Q)
                                                      0.114     0.114 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.rd_pntr_gc_reg[0]/Q
                         net (fo=1, routed)           0.535     0.649    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].wr_stg_inst/Q[0]
    SLICE_X42Y66         FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].wr_stg_inst/Q_reg_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         max delay                   50.000    50.000    
    SLICE_X42Y66         FDCE (Setup_BFF2_SLICEL_C_D)
                                                      0.046    50.046    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].wr_stg_inst/Q_reg_reg[0]
  -------------------------------------------------------------------
                         required time                         50.046    
                         arrival time                          -0.649    
  -------------------------------------------------------------------
                         slack                                 49.397    

Slack (MET) :             49.602ns  (required time - arrival time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.rd_pntr_gc_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].wr_stg_inst/Q_reg_reg[1]/D
                            (rising edge-triggered cell FDCE clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_pl_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            50.000ns  (MaxDelay Path 50.000ns)
  Data Path Delay:        0.444ns  (logic 0.114ns (25.676%)  route 0.330ns (74.324%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 50.000ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y65                                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.rd_pntr_gc_reg[1]/C
    SLICE_X43Y65         FDCE (Prop_HFF2_SLICEM_C_Q)
                                                      0.114     0.114 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.rd_pntr_gc_reg[1]/Q
                         net (fo=1, routed)           0.330     0.444    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].wr_stg_inst/Q[1]
    SLICE_X42Y66         FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].wr_stg_inst/Q_reg_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         max delay                   50.000    50.000    
    SLICE_X42Y66         FDCE (Setup_HFF2_SLICEL_C_D)
                                                      0.046    50.046    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].wr_stg_inst/Q_reg_reg[1]
  -------------------------------------------------------------------
                         required time                         50.046    
                         arrival time                          -0.444    
  -------------------------------------------------------------------
                         slack                                 49.602    

Slack (MET) :             49.627ns  (required time - arrival time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.rd_pntr_gc_reg[3]/C
                            (rising edge-triggered cell FDCE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].wr_stg_inst/Q_reg_reg[3]/D
                            (rising edge-triggered cell FDCE clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_pl_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            50.000ns  (MaxDelay Path 50.000ns)
  Data Path Delay:        0.418ns  (logic 0.118ns (28.230%)  route 0.300ns (71.770%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 50.000ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y65                                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.rd_pntr_gc_reg[3]/C
    SLICE_X43Y65         FDCE (Prop_EFF2_SLICEM_C_Q)
                                                      0.118     0.118 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.rd_pntr_gc_reg[3]/Q
                         net (fo=1, routed)           0.300     0.418    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].wr_stg_inst/Q[3]
    SLICE_X43Y65         FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].wr_stg_inst/Q_reg_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         max delay                   50.000    50.000    
    SLICE_X43Y65         FDCE (Setup_CFF2_SLICEM_C_D)
                                                      0.045    50.045    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].wr_stg_inst/Q_reg_reg[3]
  -------------------------------------------------------------------
                         required time                         50.045    
                         arrival time                          -0.418    
  -------------------------------------------------------------------
                         slack                                 49.627    

Slack (MET) :             49.631ns  (required time - arrival time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.rd_pntr_gc_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].wr_stg_inst/Q_reg_reg[2]/D
                            (rising edge-triggered cell FDCE clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_pl_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            50.000ns  (MaxDelay Path 50.000ns)
  Data Path Delay:        0.414ns  (logic 0.113ns (27.295%)  route 0.301ns (72.705%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 50.000ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y65                                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.rd_pntr_gc_reg[2]/C
    SLICE_X43Y65         FDCE (Prop_EFF_SLICEM_C_Q)
                                                      0.113     0.113 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.rd_pntr_gc_reg[2]/Q
                         net (fo=1, routed)           0.301     0.414    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].wr_stg_inst/Q[2]
    SLICE_X43Y65         FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].wr_stg_inst/Q_reg_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         max delay                   50.000    50.000    
    SLICE_X43Y65         FDCE (Setup_DFF2_SLICEM_C_D)
                                                      0.045    50.045    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].wr_stg_inst/Q_reg_reg[2]
  -------------------------------------------------------------------
                         required time                         50.045    
                         arrival time                          -0.414    
  -------------------------------------------------------------------
                         slack                                 49.631    

Slack (MET) :             49.658ns  (required time - arrival time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.wr_pntr_gc_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q_reg_reg[1]/D
                            (rising edge-triggered cell FDCE clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_pl_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            50.000ns  (MaxDelay Path 50.000ns)
  Data Path Delay:        0.388ns  (logic 0.115ns (29.639%)  route 0.273ns (70.361%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 50.000ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X48Y66                                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.wr_pntr_gc_reg[1]/C
    SLICE_X48Y66         FDCE (Prop_HFF2_SLICEL_C_Q)
                                                      0.115     0.115 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.wr_pntr_gc_reg[1]/Q
                         net (fo=1, routed)           0.273     0.388    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q[1]
    SLICE_X48Y67         FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q_reg_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         max delay                   50.000    50.000    
    SLICE_X48Y67         FDCE (Setup_HFF2_SLICEL_C_D)
                                                      0.046    50.046    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q_reg_reg[1]
  -------------------------------------------------------------------
                         required time                         50.046    
                         arrival time                          -0.388    
  -------------------------------------------------------------------
                         slack                                 49.658    

Slack (MET) :             49.658ns  (required time - arrival time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.wr_pntr_gc_reg[3]/C
                            (rising edge-triggered cell FDCE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q_reg_reg[3]/D
                            (rising edge-triggered cell FDCE clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_pl_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            50.000ns  (MaxDelay Path 50.000ns)
  Data Path Delay:        0.388ns  (logic 0.114ns (29.381%)  route 0.274ns (70.619%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 50.000ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X48Y65                                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.wr_pntr_gc_reg[3]/C
    SLICE_X48Y65         FDCE (Prop_AFF_SLICEL_C_Q)
                                                      0.114     0.114 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.wr_pntr_gc_reg[3]/Q
                         net (fo=1, routed)           0.274     0.388    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q[3]
    SLICE_X48Y65         FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q_reg_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         max delay                   50.000    50.000    
    SLICE_X48Y65         FDCE (Setup_HFF2_SLICEL_C_D)
                                                      0.046    50.046    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q_reg_reg[3]
  -------------------------------------------------------------------
                         required time                         50.046    
                         arrival time                          -0.388    
  -------------------------------------------------------------------
                         slack                                 49.658    

Slack (MET) :             49.662ns  (required time - arrival time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.wr_pntr_gc_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q_reg_reg[0]/D
                            (rising edge-triggered cell FDCE clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_pl_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            50.000ns  (MaxDelay Path 50.000ns)
  Data Path Delay:        0.384ns  (logic 0.113ns (29.427%)  route 0.271ns (70.573%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 50.000ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X48Y66                                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.wr_pntr_gc_reg[0]/C
    SLICE_X48Y66         FDCE (Prop_HFF_SLICEL_C_Q)
                                                      0.113     0.113 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.wr_pntr_gc_reg[0]/Q
                         net (fo=1, routed)           0.271     0.384    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q[0]
    SLICE_X48Y67         FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q_reg_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         max delay                   50.000    50.000    
    SLICE_X48Y67         FDCE (Setup_DFF2_SLICEL_C_D)
                                                      0.046    50.046    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q_reg_reg[0]
  -------------------------------------------------------------------
                         required time                         50.046    
                         arrival time                          -0.384    
  -------------------------------------------------------------------
                         slack                                 49.662    

Slack (MET) :             49.663ns  (required time - arrival time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.wr_pntr_gc_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q_reg_reg[2]/D
                            (rising edge-triggered cell FDCE clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_pl_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            50.000ns  (MaxDelay Path 50.000ns)
  Data Path Delay:        0.383ns  (logic 0.114ns (29.765%)  route 0.269ns (70.235%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 50.000ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X48Y66                                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.wr_pntr_gc_reg[2]/C
    SLICE_X48Y66         FDCE (Prop_GFF_SLICEL_C_Q)
                                                      0.114     0.114 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.wr_pntr_gc_reg[2]/Q
                         net (fo=1, routed)           0.269     0.383    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q[2]
    SLICE_X48Y67         FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q_reg_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         max delay                   50.000    50.000    
    SLICE_X48Y67         FDCE (Setup_GFF2_SLICEL_C_D)
                                                      0.046    50.046    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q_reg_reg[2]
  -------------------------------------------------------------------
                         required time                         50.046    
                         arrival time                          -0.383    
  -------------------------------------------------------------------
                         slack                                 49.663    





---------------------------------------------------------------------------------------------------
From Clock:  clk_pl_0
  To Clock:  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK

Setup :            0  Failing Endpoints,  Worst Slack        9.298ns,  Total Violation        0.000ns
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             9.298ns  (required time - arrival time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.rd_pntr_gc_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].wr_stg_inst/Q_reg_reg[2]/D
                            (rising edge-triggered cell FDCE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (MaxDelay Path 10.000ns)
  Data Path Delay:        0.748ns  (logic 0.116ns (15.508%)  route 0.632ns (84.492%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 10.000ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X47Y67                                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.rd_pntr_gc_reg[2]/C
    SLICE_X47Y67         FDCE (Prop_EFF2_SLICEL_C_Q)
                                                      0.116     0.116 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.rd_pntr_gc_reg[2]/Q
                         net (fo=1, routed)           0.632     0.748    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].wr_stg_inst/Q[2]
    SLICE_X49Y65         FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].wr_stg_inst/Q_reg_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         max delay                   10.000    10.000    
    SLICE_X49Y65         FDCE (Setup_DFF2_SLICEL_C_D)
                                                      0.046    10.046    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].wr_stg_inst/Q_reg_reg[2]
  -------------------------------------------------------------------
                         required time                         10.046    
                         arrival time                          -0.748    
  -------------------------------------------------------------------
                         slack                                  9.298    

Slack (MET) :             9.589ns  (required time - arrival time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.wr_pntr_gc_reg[3]/C
                            (rising edge-triggered cell FDCE clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q_reg_reg[3]/D
                            (rising edge-triggered cell FDCE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (MaxDelay Path 10.000ns)
  Data Path Delay:        0.457ns  (logic 0.114ns (24.945%)  route 0.343ns (75.055%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 10.000ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X44Y63                                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.wr_pntr_gc_reg[3]/C
    SLICE_X44Y63         FDCE (Prop_AFF_SLICEL_C_Q)
                                                      0.114     0.114 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.wr_pntr_gc_reg[3]/Q
                         net (fo=1, routed)           0.343     0.457    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q[3]
    SLICE_X44Y63         FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q_reg_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         max delay                   10.000    10.000    
    SLICE_X44Y63         FDCE (Setup_GFF2_SLICEL_C_D)
                                                      0.046    10.046    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q_reg_reg[3]
  -------------------------------------------------------------------
                         required time                         10.046    
                         arrival time                          -0.457    
  -------------------------------------------------------------------
                         slack                                  9.589    

Slack (MET) :             9.655ns  (required time - arrival time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.rd_pntr_gc_reg[3]/C
                            (rising edge-triggered cell FDCE clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].wr_stg_inst/Q_reg_reg[3]/D
                            (rising edge-triggered cell FDCE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (MaxDelay Path 10.000ns)
  Data Path Delay:        0.391ns  (logic 0.114ns (29.156%)  route 0.277ns (70.844%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 10.000ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X48Y65                                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.rd_pntr_gc_reg[3]/C
    SLICE_X48Y65         FDCE (Prop_EFF_SLICEL_C_Q)
                                                      0.114     0.114 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.rd_pntr_gc_reg[3]/Q
                         net (fo=1, routed)           0.277     0.391    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].wr_stg_inst/Q[3]
    SLICE_X48Y65         FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].wr_stg_inst/Q_reg_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         max delay                   10.000    10.000    
    SLICE_X48Y65         FDCE (Setup_DFF2_SLICEL_C_D)
                                                      0.046    10.046    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].wr_stg_inst/Q_reg_reg[3]
  -------------------------------------------------------------------
                         required time                         10.046    
                         arrival time                          -0.391    
  -------------------------------------------------------------------
                         slack                                  9.655    

Slack (MET) :             9.664ns  (required time - arrival time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.rd_pntr_gc_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].wr_stg_inst/Q_reg_reg[1]/D
                            (rising edge-triggered cell FDCE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (MaxDelay Path 10.000ns)
  Data Path Delay:        0.382ns  (logic 0.115ns (30.105%)  route 0.267ns (69.895%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 10.000ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X47Y66                                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.rd_pntr_gc_reg[1]/C
    SLICE_X47Y66         FDCE (Prop_DFF2_SLICEL_C_Q)
                                                      0.115     0.115 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.rd_pntr_gc_reg[1]/Q
                         net (fo=1, routed)           0.267     0.382    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].wr_stg_inst/Q[1]
    SLICE_X47Y66         FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].wr_stg_inst/Q_reg_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         max delay                   10.000    10.000    
    SLICE_X47Y66         FDCE (Setup_GFF2_SLICEL_C_D)
                                                      0.046    10.046    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].wr_stg_inst/Q_reg_reg[1]
  -------------------------------------------------------------------
                         required time                         10.046    
                         arrival time                          -0.382    
  -------------------------------------------------------------------
                         slack                                  9.664    

Slack (MET) :             9.667ns  (required time - arrival time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.wr_pntr_gc_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q_reg_reg[0]/D
                            (rising edge-triggered cell FDCE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (MaxDelay Path 10.000ns)
  Data Path Delay:        0.379ns  (logic 0.114ns (30.079%)  route 0.265ns (69.921%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 10.000ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X44Y63                                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.wr_pntr_gc_reg[0]/C
    SLICE_X44Y63         FDCE (Prop_DFF_SLICEL_C_Q)
                                                      0.114     0.114 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.wr_pntr_gc_reg[0]/Q
                         net (fo=1, routed)           0.265     0.379    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q[0]
    SLICE_X44Y64         FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q_reg_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         max delay                   10.000    10.000    
    SLICE_X44Y64         FDCE (Setup_DFF2_SLICEL_C_D)
                                                      0.046    10.046    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q_reg_reg[0]
  -------------------------------------------------------------------
                         required time                         10.046    
                         arrival time                          -0.379    
  -------------------------------------------------------------------
                         slack                                  9.667    

Slack (MET) :             9.710ns  (required time - arrival time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.rd_pntr_gc_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].wr_stg_inst/Q_reg_reg[0]/D
                            (rising edge-triggered cell FDCE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (MaxDelay Path 10.000ns)
  Data Path Delay:        0.336ns  (logic 0.114ns (33.929%)  route 0.222ns (66.071%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 10.000ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X47Y67                                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.rd_pntr_gc_reg[0]/C
    SLICE_X47Y67         FDCE (Prop_EFF_SLICEL_C_Q)
                                                      0.114     0.114 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.rd_pntr_gc_reg[0]/Q
                         net (fo=1, routed)           0.222     0.336    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].wr_stg_inst/Q[0]
    SLICE_X47Y66         FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].wr_stg_inst/Q_reg_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         max delay                   10.000    10.000    
    SLICE_X47Y66         FDCE (Setup_HFF2_SLICEL_C_D)
                                                      0.046    10.046    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].wr_stg_inst/Q_reg_reg[0]
  -------------------------------------------------------------------
                         required time                         10.046    
                         arrival time                          -0.336    
  -------------------------------------------------------------------
                         slack                                  9.710    

Slack (MET) :             9.711ns  (required time - arrival time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.wr_pntr_gc_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q_reg_reg[2]/D
                            (rising edge-triggered cell FDCE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (MaxDelay Path 10.000ns)
  Data Path Delay:        0.335ns  (logic 0.114ns (34.030%)  route 0.221ns (65.970%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 10.000ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X44Y63                                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.wr_pntr_gc_reg[2]/C
    SLICE_X44Y63         FDCE (Prop_CFF_SLICEL_C_Q)
                                                      0.114     0.114 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.wr_pntr_gc_reg[2]/Q
                         net (fo=1, routed)           0.221     0.335    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q[2]
    SLICE_X44Y63         FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q_reg_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         max delay                   10.000    10.000    
    SLICE_X44Y63         FDCE (Setup_HFF2_SLICEL_C_D)
                                                      0.046    10.046    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q_reg_reg[2]
  -------------------------------------------------------------------
                         required time                         10.046    
                         arrival time                          -0.335    
  -------------------------------------------------------------------
                         slack                                  9.711    

Slack (MET) :             9.713ns  (required time - arrival time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.wr_pntr_gc_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q_reg_reg[1]/D
                            (rising edge-triggered cell FDCE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (MaxDelay Path 10.000ns)
  Data Path Delay:        0.333ns  (logic 0.115ns (34.535%)  route 0.218ns (65.465%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 10.000ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X44Y63                                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.wr_pntr_gc_reg[1]/C
    SLICE_X44Y63         FDCE (Prop_DFF2_SLICEL_C_Q)
                                                      0.115     0.115 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.wr_pntr_gc_reg[1]/Q
                         net (fo=1, routed)           0.218     0.333    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q[1]
    SLICE_X44Y64         FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q_reg_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         max delay                   10.000    10.000    
    SLICE_X44Y64         FDCE (Setup_GFF2_SLICEL_C_D)
                                                      0.046    10.046    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q_reg_reg[1]
  -------------------------------------------------------------------
                         required time                         10.046    
                         arrival time                          -0.333    
  -------------------------------------------------------------------
                         slack                                  9.713    





---------------------------------------------------------------------------------------------------
Path Group:  **async_default**
From Clock:  clk_pl_0
  To Clock:  clk_pl_0

Setup :            0  Failing Endpoints,  Worst Slack        8.392ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.111ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             8.392ns  (required time - arrival time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/ctl_reg_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/in_write_mode_reg/CLR
                            (recovery check against rising-edge clock clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_pl_0 rise@10.000ns - clk_pl_0 rise@0.000ns)
  Data Path Delay:        1.343ns  (logic 0.114ns (8.490%)  route 1.229ns (91.510%))
  Logic Levels:           0  
  Clock Path Skew:        -0.042ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.952ns = ( 12.952 - 10.000 ) 
    Source Clock Delay      (SCD):    3.300ns
    Clock Pessimism Removal (CPR):    0.306ns
  Clock Uncertainty:      0.130ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.250ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      3.033ns (routing 1.576ns, distribution 1.457ns)
  Clock Net Delay (Destination): 2.736ns (routing 1.434ns, distribution 1.302ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  cable_delay_tester_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.229     0.229    cable_delay_tester_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y77        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.038     0.267 r  cable_delay_tester_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X1Y1 (CLOCK_ROOT)    net (fo=5884, routed)        3.033     3.300    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/clk
    SLICE_X46Y68         FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/ctl_reg_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X46Y68         FDRE (Prop_DFF_SLICEL_C_Q)
                                                      0.114     3.414 f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/ctl_reg_reg[0]/Q
                         net (fo=188, routed)         1.229     4.643    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/out[0]
    SLICE_X45Y74         FDCE                                         f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/in_write_mode_reg/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_pl_0 rise edge)
                                                     10.000    10.000 r  
    PS8_X0Y0             PS8                          0.000    10.000 r  cable_delay_tester_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.181    10.181    cable_delay_tester_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y77        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.035    10.216 r  cable_delay_tester_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X1Y1 (CLOCK_ROOT)    net (fo=5884, routed)        2.736    12.952    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/clk
    SLICE_X45Y74         FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/in_write_mode_reg/C
                         clock pessimism              0.306    13.258    
                         clock uncertainty           -0.130    13.128    
    SLICE_X45Y74         FDCE (Recov_GFF_SLICEM_C_CLR)
                                                     -0.093    13.035    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/in_write_mode_reg
  -------------------------------------------------------------------
                         required time                         13.035    
                         arrival time                          -4.643    
  -------------------------------------------------------------------
                         slack                                  8.392    

Slack (MET) :             8.392ns  (required time - arrival time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/ctl_reg_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/ma_err_r_reg[0]/CLR
                            (recovery check against rising-edge clock clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_pl_0 rise@10.000ns - clk_pl_0 rise@0.000ns)
  Data Path Delay:        1.343ns  (logic 0.114ns (8.490%)  route 1.229ns (91.510%))
  Logic Levels:           0  
  Clock Path Skew:        -0.042ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.952ns = ( 12.952 - 10.000 ) 
    Source Clock Delay      (SCD):    3.300ns
    Clock Pessimism Removal (CPR):    0.306ns
  Clock Uncertainty:      0.130ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.250ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      3.033ns (routing 1.576ns, distribution 1.457ns)
  Clock Net Delay (Destination): 2.736ns (routing 1.434ns, distribution 1.302ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  cable_delay_tester_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.229     0.229    cable_delay_tester_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y77        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.038     0.267 r  cable_delay_tester_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X1Y1 (CLOCK_ROOT)    net (fo=5884, routed)        3.033     3.300    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/clk
    SLICE_X46Y68         FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/ctl_reg_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X46Y68         FDRE (Prop_DFF_SLICEL_C_Q)
                                                      0.114     3.414 f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/ctl_reg_reg[0]/Q
                         net (fo=188, routed)         1.229     4.643    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/out[0]
    SLICE_X45Y74         FDCE                                         f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/ma_err_r_reg[0]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_pl_0 rise edge)
                                                     10.000    10.000 r  
    PS8_X0Y0             PS8                          0.000    10.000 r  cable_delay_tester_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.181    10.181    cable_delay_tester_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y77        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.035    10.216 r  cable_delay_tester_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X1Y1 (CLOCK_ROOT)    net (fo=5884, routed)        2.736    12.952    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/clk
    SLICE_X45Y74         FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/ma_err_r_reg[0]/C
                         clock pessimism              0.306    13.258    
                         clock uncertainty           -0.130    13.128    
    SLICE_X45Y74         FDCE (Recov_HFF_SLICEM_C_CLR)
                                                     -0.093    13.035    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/ma_err_r_reg[0]
  -------------------------------------------------------------------
                         required time                         13.035    
                         arrival time                          -4.643    
  -------------------------------------------------------------------
                         slack                                  8.392    

Slack (MET) :             8.566ns  (required time - arrival time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/ctl_reg_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/ma_err_r_reg[1]/CLR
                            (recovery check against rising-edge clock clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_pl_0 rise@10.000ns - clk_pl_0 rise@0.000ns)
  Data Path Delay:        1.087ns  (logic 0.114ns (10.490%)  route 0.973ns (89.510%))
  Logic Levels:           0  
  Clock Path Skew:        -0.124ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.926ns = ( 12.926 - 10.000 ) 
    Source Clock Delay      (SCD):    3.300ns
    Clock Pessimism Removal (CPR):    0.250ns
  Clock Uncertainty:      0.130ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.250ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      3.033ns (routing 1.576ns, distribution 1.457ns)
  Clock Net Delay (Destination): 2.710ns (routing 1.434ns, distribution 1.276ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  cable_delay_tester_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.229     0.229    cable_delay_tester_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y77        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.038     0.267 r  cable_delay_tester_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X1Y1 (CLOCK_ROOT)    net (fo=5884, routed)        3.033     3.300    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/clk
    SLICE_X46Y68         FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/ctl_reg_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X46Y68         FDRE (Prop_DFF_SLICEL_C_Q)
                                                      0.114     3.414 f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/ctl_reg_reg[0]/Q
                         net (fo=188, routed)         0.973     4.387    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/out[0]
    SLICE_X43Y74         FDCE                                         f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/ma_err_r_reg[1]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_pl_0 rise edge)
                                                     10.000    10.000 r  
    PS8_X0Y0             PS8                          0.000    10.000 r  cable_delay_tester_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.181    10.181    cable_delay_tester_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y77        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.035    10.216 r  cable_delay_tester_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X1Y1 (CLOCK_ROOT)    net (fo=5884, routed)        2.710    12.926    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/clk
    SLICE_X43Y74         FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/ma_err_r_reg[1]/C
                         clock pessimism              0.250    13.176    
                         clock uncertainty           -0.130    13.046    
    SLICE_X43Y74         FDCE (Recov_HFF_SLICEM_C_CLR)
                                                     -0.093    12.953    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/ma_err_r_reg[1]
  -------------------------------------------------------------------
                         required time                         12.953    
                         arrival time                          -4.387    
  -------------------------------------------------------------------
                         slack                                  8.566    

Slack (MET) :             8.587ns  (required time - arrival time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/ctl_reg_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/sl_dwe_r_reg[0]/CLR
                            (recovery check against rising-edge clock clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_pl_0 rise@10.000ns - clk_pl_0 rise@0.000ns)
  Data Path Delay:        1.076ns  (logic 0.114ns (10.600%)  route 0.962ns (89.400%))
  Logic Levels:           0  
  Clock Path Skew:        -0.114ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.936ns = ( 12.936 - 10.000 ) 
    Source Clock Delay      (SCD):    3.300ns
    Clock Pessimism Removal (CPR):    0.250ns
  Clock Uncertainty:      0.130ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.250ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      3.033ns (routing 1.576ns, distribution 1.457ns)
  Clock Net Delay (Destination): 2.720ns (routing 1.434ns, distribution 1.286ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  cable_delay_tester_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.229     0.229    cable_delay_tester_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y77        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.038     0.267 r  cable_delay_tester_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X1Y1 (CLOCK_ROOT)    net (fo=5884, routed)        3.033     3.300    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/clk
    SLICE_X46Y68         FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/ctl_reg_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X46Y68         FDRE (Prop_DFF_SLICEL_C_Q)
                                                      0.114     3.414 f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/ctl_reg_reg[0]/Q
                         net (fo=188, routed)         0.962     4.376    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/out[0]
    SLICE_X44Y74         FDCE                                         f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/sl_dwe_r_reg[0]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_pl_0 rise edge)
                                                     10.000    10.000 r  
    PS8_X0Y0             PS8                          0.000    10.000 r  cable_delay_tester_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.181    10.181    cable_delay_tester_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y77        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.035    10.216 r  cable_delay_tester_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X1Y1 (CLOCK_ROOT)    net (fo=5884, routed)        2.720    12.936    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/clk
    SLICE_X44Y74         FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/sl_dwe_r_reg[0]/C
                         clock pessimism              0.250    13.186    
                         clock uncertainty           -0.130    13.056    
    SLICE_X44Y74         FDCE (Recov_GFF2_SLICEL_C_CLR)
                                                     -0.093    12.963    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/sl_dwe_r_reg[0]
  -------------------------------------------------------------------
                         required time                         12.963    
                         arrival time                          -4.376    
  -------------------------------------------------------------------
                         slack                                  8.587    

Slack (MET) :             8.587ns  (required time - arrival time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/ctl_reg_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/sl_dwe_r_reg[1]/CLR
                            (recovery check against rising-edge clock clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_pl_0 rise@10.000ns - clk_pl_0 rise@0.000ns)
  Data Path Delay:        1.076ns  (logic 0.114ns (10.600%)  route 0.962ns (89.400%))
  Logic Levels:           0  
  Clock Path Skew:        -0.114ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.936ns = ( 12.936 - 10.000 ) 
    Source Clock Delay      (SCD):    3.300ns
    Clock Pessimism Removal (CPR):    0.250ns
  Clock Uncertainty:      0.130ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.250ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      3.033ns (routing 1.576ns, distribution 1.457ns)
  Clock Net Delay (Destination): 2.720ns (routing 1.434ns, distribution 1.286ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  cable_delay_tester_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.229     0.229    cable_delay_tester_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y77        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.038     0.267 r  cable_delay_tester_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X1Y1 (CLOCK_ROOT)    net (fo=5884, routed)        3.033     3.300    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/clk
    SLICE_X46Y68         FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/ctl_reg_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X46Y68         FDRE (Prop_DFF_SLICEL_C_Q)
                                                      0.114     3.414 f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/ctl_reg_reg[0]/Q
                         net (fo=188, routed)         0.962     4.376    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/out[0]
    SLICE_X44Y74         FDCE                                         f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/sl_dwe_r_reg[1]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_pl_0 rise edge)
                                                     10.000    10.000 r  
    PS8_X0Y0             PS8                          0.000    10.000 r  cable_delay_tester_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.181    10.181    cable_delay_tester_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y77        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.035    10.216 r  cable_delay_tester_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X1Y1 (CLOCK_ROOT)    net (fo=5884, routed)        2.720    12.936    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/clk
    SLICE_X44Y74         FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/sl_dwe_r_reg[1]/C
                         clock pessimism              0.250    13.186    
                         clock uncertainty           -0.130    13.056    
    SLICE_X44Y74         FDCE (Recov_HFF_SLICEL_C_CLR)
                                                     -0.093    12.963    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/sl_dwe_r_reg[1]
  -------------------------------------------------------------------
                         required time                         12.963    
                         arrival time                          -4.376    
  -------------------------------------------------------------------
                         slack                                  8.587    

Slack (MET) :             8.587ns  (required time - arrival time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/ctl_reg_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/sl_dwe_r_reg[2]/CLR
                            (recovery check against rising-edge clock clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_pl_0 rise@10.000ns - clk_pl_0 rise@0.000ns)
  Data Path Delay:        1.076ns  (logic 0.114ns (10.600%)  route 0.962ns (89.400%))
  Logic Levels:           0  
  Clock Path Skew:        -0.114ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.936ns = ( 12.936 - 10.000 ) 
    Source Clock Delay      (SCD):    3.300ns
    Clock Pessimism Removal (CPR):    0.250ns
  Clock Uncertainty:      0.130ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.250ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      3.033ns (routing 1.576ns, distribution 1.457ns)
  Clock Net Delay (Destination): 2.720ns (routing 1.434ns, distribution 1.286ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  cable_delay_tester_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.229     0.229    cable_delay_tester_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y77        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.038     0.267 r  cable_delay_tester_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X1Y1 (CLOCK_ROOT)    net (fo=5884, routed)        3.033     3.300    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/clk
    SLICE_X46Y68         FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/ctl_reg_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X46Y68         FDRE (Prop_DFF_SLICEL_C_Q)
                                                      0.114     3.414 f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/ctl_reg_reg[0]/Q
                         net (fo=188, routed)         0.962     4.376    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/out[0]
    SLICE_X44Y74         FDCE                                         f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/sl_dwe_r_reg[2]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_pl_0 rise edge)
                                                     10.000    10.000 r  
    PS8_X0Y0             PS8                          0.000    10.000 r  cable_delay_tester_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.181    10.181    cable_delay_tester_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y77        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.035    10.216 r  cable_delay_tester_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X1Y1 (CLOCK_ROOT)    net (fo=5884, routed)        2.720    12.936    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/clk
    SLICE_X44Y74         FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/sl_dwe_r_reg[2]/C
                         clock pessimism              0.250    13.186    
                         clock uncertainty           -0.130    13.056    
    SLICE_X44Y74         FDCE (Recov_HFF2_SLICEL_C_CLR)
                                                     -0.093    12.963    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/sl_dwe_r_reg[2]
  -------------------------------------------------------------------
                         required time                         12.963    
                         arrival time                          -4.376    
  -------------------------------------------------------------------
                         slack                                  8.587    

Slack (MET) :             8.594ns  (required time - arrival time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/ctl_reg_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/FSM_onehot_current_state_reg[18]/CLR
                            (recovery check against rising-edge clock clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_pl_0 rise@10.000ns - clk_pl_0 rise@0.000ns)
  Data Path Delay:        1.070ns  (logic 0.114ns (10.650%)  route 0.956ns (89.350%))
  Logic Levels:           0  
  Clock Path Skew:        -0.113ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.938ns = ( 12.938 - 10.000 ) 
    Source Clock Delay      (SCD):    3.300ns
    Clock Pessimism Removal (CPR):    0.250ns
  Clock Uncertainty:      0.130ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.250ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      3.033ns (routing 1.576ns, distribution 1.457ns)
  Clock Net Delay (Destination): 2.722ns (routing 1.434ns, distribution 1.288ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  cable_delay_tester_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.229     0.229    cable_delay_tester_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y77        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.038     0.267 r  cable_delay_tester_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X1Y1 (CLOCK_ROOT)    net (fo=5884, routed)        3.033     3.300    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/clk
    SLICE_X46Y68         FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/ctl_reg_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X46Y68         FDRE (Prop_DFF_SLICEL_C_Q)
                                                      0.114     3.414 f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/ctl_reg_reg[0]/Q
                         net (fo=188, routed)         0.956     4.371    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/out[0]
    SLICE_X41Y70         FDCE                                         f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/FSM_onehot_current_state_reg[18]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_pl_0 rise edge)
                                                     10.000    10.000 r  
    PS8_X0Y0             PS8                          0.000    10.000 r  cable_delay_tester_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.181    10.181    cable_delay_tester_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y77        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.035    10.216 r  cable_delay_tester_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X1Y1 (CLOCK_ROOT)    net (fo=5884, routed)        2.722    12.938    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/clk
    SLICE_X41Y70         FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/FSM_onehot_current_state_reg[18]/C
                         clock pessimism              0.250    13.187    
                         clock uncertainty           -0.130    13.058    
    SLICE_X41Y70         FDCE (Recov_DFF2_SLICEM_C_CLR)
                                                     -0.093    12.965    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/FSM_onehot_current_state_reg[18]
  -------------------------------------------------------------------
                         required time                         12.965    
                         arrival time                          -4.371    
  -------------------------------------------------------------------
                         slack                                  8.594    

Slack (MET) :             8.604ns  (required time - arrival time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/ctl_reg_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/inc_addr_r_reg/CLR
                            (recovery check against rising-edge clock clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_pl_0 rise@10.000ns - clk_pl_0 rise@0.000ns)
  Data Path Delay:        1.044ns  (logic 0.114ns (10.914%)  route 0.930ns (89.086%))
  Logic Levels:           0  
  Clock Path Skew:        -0.129ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.921ns = ( 12.921 - 10.000 ) 
    Source Clock Delay      (SCD):    3.300ns
    Clock Pessimism Removal (CPR):    0.250ns
  Clock Uncertainty:      0.130ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.250ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      3.033ns (routing 1.576ns, distribution 1.457ns)
  Clock Net Delay (Destination): 2.705ns (routing 1.434ns, distribution 1.271ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  cable_delay_tester_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.229     0.229    cable_delay_tester_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y77        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.038     0.267 r  cable_delay_tester_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X1Y1 (CLOCK_ROOT)    net (fo=5884, routed)        3.033     3.300    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/clk
    SLICE_X46Y68         FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/ctl_reg_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X46Y68         FDRE (Prop_DFF_SLICEL_C_Q)
                                                      0.114     3.414 f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/ctl_reg_reg[0]/Q
                         net (fo=188, routed)         0.930     4.345    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/out[0]
    SLICE_X42Y72         FDCE                                         f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/inc_addr_r_reg/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_pl_0 rise edge)
                                                     10.000    10.000 r  
    PS8_X0Y0             PS8                          0.000    10.000 r  cable_delay_tester_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.181    10.181    cable_delay_tester_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y77        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.035    10.216 r  cable_delay_tester_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X1Y1 (CLOCK_ROOT)    net (fo=5884, routed)        2.705    12.921    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/clk
    SLICE_X42Y72         FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/inc_addr_r_reg/C
                         clock pessimism              0.250    13.171    
                         clock uncertainty           -0.130    13.042    
    SLICE_X42Y72         FDCE (Recov_DFF_SLICEL_C_CLR)
                                                     -0.093    12.949    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/inc_addr_r_reg
  -------------------------------------------------------------------
                         required time                         12.949    
                         arrival time                          -4.345    
  -------------------------------------------------------------------
                         slack                                  8.604    

Slack (MET) :             8.646ns  (required time - arrival time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/ctl_reg_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/sl_den_r_reg[0]/CLR
                            (recovery check against rising-edge clock clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_pl_0 rise@10.000ns - clk_pl_0 rise@0.000ns)
  Data Path Delay:        1.012ns  (logic 0.114ns (11.265%)  route 0.898ns (88.735%))
  Logic Levels:           0  
  Clock Path Skew:        -0.120ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.931ns = ( 12.931 - 10.000 ) 
    Source Clock Delay      (SCD):    3.300ns
    Clock Pessimism Removal (CPR):    0.250ns
  Clock Uncertainty:      0.130ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.250ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      3.033ns (routing 1.576ns, distribution 1.457ns)
  Clock Net Delay (Destination): 2.715ns (routing 1.434ns, distribution 1.281ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  cable_delay_tester_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.229     0.229    cable_delay_tester_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y77        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.038     0.267 r  cable_delay_tester_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X1Y1 (CLOCK_ROOT)    net (fo=5884, routed)        3.033     3.300    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/clk
    SLICE_X46Y68         FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/ctl_reg_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X46Y68         FDRE (Prop_DFF_SLICEL_C_Q)
                                                      0.114     3.414 f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/ctl_reg_reg[0]/Q
                         net (fo=188, routed)         0.898     4.312    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/out[0]
    SLICE_X44Y73         FDCE                                         f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/sl_den_r_reg[0]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_pl_0 rise edge)
                                                     10.000    10.000 r  
    PS8_X0Y0             PS8                          0.000    10.000 r  cable_delay_tester_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.181    10.181    cable_delay_tester_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y77        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.035    10.216 r  cable_delay_tester_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X1Y1 (CLOCK_ROOT)    net (fo=5884, routed)        2.715    12.931    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/clk
    SLICE_X44Y73         FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/sl_den_r_reg[0]/C
                         clock pessimism              0.250    13.181    
                         clock uncertainty           -0.130    13.051    
    SLICE_X44Y73         FDCE (Recov_HFF_SLICEL_C_CLR)
                                                     -0.093    12.958    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/sl_den_r_reg[0]
  -------------------------------------------------------------------
                         required time                         12.958    
                         arrival time                          -4.312    
  -------------------------------------------------------------------
                         slack                                  8.646    

Slack (MET) :             8.707ns  (required time - arrival time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[1]/C
                            (rising edge-triggered cell FDPE clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q_reg_reg[0]/CLR
                            (recovery check against rising-edge clock clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_pl_0 rise@10.000ns - clk_pl_0 rise@0.000ns)
  Data Path Delay:        0.960ns  (logic 0.116ns (12.078%)  route 0.844ns (87.922%))
  Logic Levels:           0  
  Clock Path Skew:        -0.110ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.955ns = ( 12.955 - 10.000 ) 
    Source Clock Delay      (SCD):    3.315ns
    Clock Pessimism Removal (CPR):    0.250ns
  Clock Uncertainty:      0.130ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.250ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      3.048ns (routing 1.576ns, distribution 1.472ns)
  Clock Net Delay (Destination): 2.739ns (routing 1.434ns, distribution 1.305ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  cable_delay_tester_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.229     0.229    cable_delay_tester_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y77        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.038     0.267 r  cable_delay_tester_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X1Y1 (CLOCK_ROOT)    net (fo=5884, routed)        3.048     3.315    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rd_clk
    SLICE_X49Y67         FDPE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X49Y67         FDPE (Prop_EFF2_SLICEL_C_Q)
                                                      0.116     3.431 f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[1]/Q
                         net (fo=16, routed)          0.844     4.275    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q_reg_reg[0]_0[0]
    SLICE_X48Y67         FDCE                                         f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q_reg_reg[0]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_pl_0 rise edge)
                                                     10.000    10.000 r  
    PS8_X0Y0             PS8                          0.000    10.000 r  cable_delay_tester_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.181    10.181    cable_delay_tester_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y77        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.035    10.216 r  cable_delay_tester_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X1Y1 (CLOCK_ROOT)    net (fo=5884, routed)        2.739    12.955    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/rd_clk
    SLICE_X48Y67         FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q_reg_reg[0]/C
                         clock pessimism              0.250    13.205    
                         clock uncertainty           -0.130    13.075    
    SLICE_X48Y67         FDCE (Recov_DFF2_SLICEL_C_CLR)
                                                     -0.093    12.982    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q_reg_reg[0]
  -------------------------------------------------------------------
                         required time                         12.982    
                         arrival time                          -4.275    
  -------------------------------------------------------------------
                         slack                                  8.707    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.111ns  (arrival time - required time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rst_wr_reg2_reg/C
                            (rising edge-triggered cell FDPE clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_asreg_reg/PRE
                            (removal check against rising-edge clock clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_pl_0 rise@0.000ns - clk_pl_0 rise@0.000ns)
  Data Path Delay:        0.197ns  (logic 0.084ns (42.640%)  route 0.113ns (57.360%))
  Logic Levels:           0  
  Clock Path Skew:        0.104ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.002ns
    Source Clock Delay      (SCD):    1.750ns
    Clock Pessimism Removal (CPR):    0.147ns
  Clock Net Delay (Source):      1.599ns (routing 0.881ns, distribution 0.718ns)
  Clock Net Delay (Destination): 1.815ns (routing 0.965ns, distribution 0.850ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  cable_delay_tester_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.129     0.129    cable_delay_tester_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y77        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.022     0.151 r  cable_delay_tester_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X1Y1 (CLOCK_ROOT)    net (fo=5884, routed)        1.599     1.750    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/wr_clk
    SLICE_X40Y65         FDPE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rst_wr_reg2_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X40Y65         FDPE (Prop_AFF2_SLICEM_C_Q)
                                                      0.084     1.834 f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rst_wr_reg2_reg/Q
                         net (fo=1, routed)           0.113     1.947    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.rst_wr_reg2
    SLICE_X41Y65         FDPE                                         f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_asreg_reg/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  cable_delay_tester_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.164     0.164    cable_delay_tester_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y77        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.023     0.187 r  cable_delay_tester_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X1Y1 (CLOCK_ROOT)    net (fo=5884, routed)        1.815     2.002    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/wr_clk
    SLICE_X41Y65         FDPE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_asreg_reg/C
                         clock pessimism             -0.147     1.854    
    SLICE_X41Y65         FDPE (Remov_HFF2_SLICEM_C_PRE)
                                                     -0.018     1.836    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_asreg_reg
  -------------------------------------------------------------------
                         required time                         -1.836    
                         arrival time                           1.947    
  -------------------------------------------------------------------
                         slack                                  0.111    

Slack (MET) :             0.182ns  (arrival time - required time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/ctl_reg_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/sl_rst_r_reg[0]/CLR
                            (removal check against rising-edge clock clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_pl_0 rise@0.000ns - clk_pl_0 rise@0.000ns)
  Data Path Delay:        0.187ns  (logic 0.084ns (44.912%)  route 0.103ns (55.088%))
  Logic Levels:           0  
  Clock Path Skew:        0.023ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.009ns
    Source Clock Delay      (SCD):    1.814ns
    Clock Pessimism Removal (CPR):    0.171ns
  Clock Net Delay (Source):      1.663ns (routing 0.881ns, distribution 0.782ns)
  Clock Net Delay (Destination): 1.822ns (routing 0.965ns, distribution 0.857ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  cable_delay_tester_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.129     0.129    cable_delay_tester_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y77        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.022     0.151 r  cable_delay_tester_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X1Y1 (CLOCK_ROOT)    net (fo=5884, routed)        1.663     1.814    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/clk
    SLICE_X46Y68         FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/ctl_reg_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X46Y68         FDRE (Prop_DFF_SLICEL_C_Q)
                                                      0.084     1.898 f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/ctl_reg_reg[0]/Q
                         net (fo=188, routed)         0.103     2.001    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/out[0]
    SLICE_X46Y67         FDCE                                         f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/sl_rst_r_reg[0]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  cable_delay_tester_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.164     0.164    cable_delay_tester_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y77        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.023     0.187 r  cable_delay_tester_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X1Y1 (CLOCK_ROOT)    net (fo=5884, routed)        1.822     2.009    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/clk
    SLICE_X46Y67         FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/sl_rst_r_reg[0]/C
                         clock pessimism             -0.171     1.837    
    SLICE_X46Y67         FDCE (Remov_DFF2_SLICEL_C_CLR)
                                                     -0.018     1.819    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/sl_rst_r_reg[0]
  -------------------------------------------------------------------
                         required time                         -1.819    
                         arrival time                           2.001    
  -------------------------------------------------------------------
                         slack                                  0.182    

Slack (MET) :             0.182ns  (arrival time - required time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/ctl_reg_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/sl_rst_r_reg[1]/CLR
                            (removal check against rising-edge clock clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_pl_0 rise@0.000ns - clk_pl_0 rise@0.000ns)
  Data Path Delay:        0.187ns  (logic 0.084ns (44.912%)  route 0.103ns (55.088%))
  Logic Levels:           0  
  Clock Path Skew:        0.023ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.009ns
    Source Clock Delay      (SCD):    1.814ns
    Clock Pessimism Removal (CPR):    0.171ns
  Clock Net Delay (Source):      1.663ns (routing 0.881ns, distribution 0.782ns)
  Clock Net Delay (Destination): 1.822ns (routing 0.965ns, distribution 0.857ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  cable_delay_tester_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.129     0.129    cable_delay_tester_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y77        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.022     0.151 r  cable_delay_tester_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X1Y1 (CLOCK_ROOT)    net (fo=5884, routed)        1.663     1.814    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/clk
    SLICE_X46Y68         FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/ctl_reg_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X46Y68         FDRE (Prop_DFF_SLICEL_C_Q)
                                                      0.084     1.898 f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/ctl_reg_reg[0]/Q
                         net (fo=188, routed)         0.103     2.001    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/out[0]
    SLICE_X46Y67         FDCE                                         f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/sl_rst_r_reg[1]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  cable_delay_tester_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.164     0.164    cable_delay_tester_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y77        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.023     0.187 r  cable_delay_tester_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X1Y1 (CLOCK_ROOT)    net (fo=5884, routed)        1.822     2.009    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/clk
    SLICE_X46Y67         FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/sl_rst_r_reg[1]/C
                         clock pessimism             -0.171     1.837    
    SLICE_X46Y67         FDCE (Remov_DFF_SLICEL_C_CLR)
                                                     -0.018     1.819    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/sl_rst_r_reg[1]
  -------------------------------------------------------------------
                         required time                         -1.819    
                         arrival time                           2.001    
  -------------------------------------------------------------------
                         slack                                  0.182    

Slack (MET) :             0.182ns  (arrival time - required time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/ctl_reg_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/sl_rst_r_reg[2]/CLR
                            (removal check against rising-edge clock clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_pl_0 rise@0.000ns - clk_pl_0 rise@0.000ns)
  Data Path Delay:        0.187ns  (logic 0.084ns (44.912%)  route 0.103ns (55.088%))
  Logic Levels:           0  
  Clock Path Skew:        0.023ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.009ns
    Source Clock Delay      (SCD):    1.814ns
    Clock Pessimism Removal (CPR):    0.171ns
  Clock Net Delay (Source):      1.663ns (routing 0.881ns, distribution 0.782ns)
  Clock Net Delay (Destination): 1.822ns (routing 0.965ns, distribution 0.857ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  cable_delay_tester_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.129     0.129    cable_delay_tester_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y77        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.022     0.151 r  cable_delay_tester_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X1Y1 (CLOCK_ROOT)    net (fo=5884, routed)        1.663     1.814    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/clk
    SLICE_X46Y68         FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/ctl_reg_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X46Y68         FDRE (Prop_DFF_SLICEL_C_Q)
                                                      0.084     1.898 f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/ctl_reg_reg[0]/Q
                         net (fo=188, routed)         0.103     2.001    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/out[0]
    SLICE_X46Y67         FDCE                                         f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/sl_rst_r_reg[2]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  cable_delay_tester_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.164     0.164    cable_delay_tester_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y77        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.023     0.187 r  cable_delay_tester_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X1Y1 (CLOCK_ROOT)    net (fo=5884, routed)        1.822     2.009    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/clk
    SLICE_X46Y67         FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/sl_rst_r_reg[2]/C
                         clock pessimism             -0.171     1.837    
    SLICE_X46Y67         FDCE (Remov_CFF_SLICEL_C_CLR)
                                                     -0.018     1.819    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/sl_rst_r_reg[2]
  -------------------------------------------------------------------
                         required time                         -1.819    
                         arrival time                           2.001    
  -------------------------------------------------------------------
                         slack                                  0.182    

Slack (MET) :             0.186ns  (arrival time - required time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[0]/C
                            (rising edge-triggered cell FDPE clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].wr_stg_inst/Q_reg_reg[1]/CLR
                            (removal check against rising-edge clock clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_pl_0 rise@0.000ns - clk_pl_0 rise@0.000ns)
  Data Path Delay:        0.181ns  (logic 0.082ns (45.331%)  route 0.099ns (54.669%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.998ns
    Source Clock Delay      (SCD):    1.810ns
    Clock Pessimism Removal (CPR):    0.176ns
  Clock Net Delay (Source):      1.659ns (routing 0.881ns, distribution 0.778ns)
  Clock Net Delay (Destination): 1.811ns (routing 0.965ns, distribution 0.846ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  cable_delay_tester_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.129     0.129    cable_delay_tester_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y77        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.022     0.151 r  cable_delay_tester_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X1Y1 (CLOCK_ROOT)    net (fo=5884, routed)        1.659     1.810    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/wr_clk
    SLICE_X41Y66         FDPE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X41Y66         FDPE (Prop_EFF_SLICEM_C_Q)
                                                      0.082     1.892 f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[0]/Q
                         net (fo=18, routed)          0.099     1.990    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].wr_stg_inst/AR[0]
    SLICE_X42Y66         FDCE                                         f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].wr_stg_inst/Q_reg_reg[1]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  cable_delay_tester_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.164     0.164    cable_delay_tester_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y77        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.023     0.187 r  cable_delay_tester_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X1Y1 (CLOCK_ROOT)    net (fo=5884, routed)        1.811     1.998    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].wr_stg_inst/wr_clk
    SLICE_X42Y66         FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].wr_stg_inst/Q_reg_reg[1]/C
                         clock pessimism             -0.176     1.822    
    SLICE_X42Y66         FDCE (Remov_HFF2_SLICEL_C_CLR)
                                                     -0.018     1.804    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].wr_stg_inst/Q_reg_reg[1]
  -------------------------------------------------------------------
                         required time                         -1.804    
                         arrival time                           1.990    
  -------------------------------------------------------------------
                         slack                                  0.186    

Slack (MET) :             0.186ns  (arrival time - required time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[0]/C
                            (rising edge-triggered cell FDPE clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[2].wr_stg_inst/Q_reg_reg[1]/CLR
                            (removal check against rising-edge clock clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_pl_0 rise@0.000ns - clk_pl_0 rise@0.000ns)
  Data Path Delay:        0.181ns  (logic 0.082ns (45.331%)  route 0.099ns (54.669%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.998ns
    Source Clock Delay      (SCD):    1.810ns
    Clock Pessimism Removal (CPR):    0.176ns
  Clock Net Delay (Source):      1.659ns (routing 0.881ns, distribution 0.778ns)
  Clock Net Delay (Destination): 1.811ns (routing 0.965ns, distribution 0.846ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  cable_delay_tester_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.129     0.129    cable_delay_tester_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y77        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.022     0.151 r  cable_delay_tester_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X1Y1 (CLOCK_ROOT)    net (fo=5884, routed)        1.659     1.810    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/wr_clk
    SLICE_X41Y66         FDPE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X41Y66         FDPE (Prop_EFF_SLICEM_C_Q)
                                                      0.082     1.892 f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[0]/Q
                         net (fo=18, routed)          0.099     1.990    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[2].wr_stg_inst/AR[0]
    SLICE_X42Y66         FDCE                                         f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[2].wr_stg_inst/Q_reg_reg[1]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  cable_delay_tester_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.164     0.164    cable_delay_tester_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y77        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.023     0.187 r  cable_delay_tester_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X1Y1 (CLOCK_ROOT)    net (fo=5884, routed)        1.811     1.998    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[2].wr_stg_inst/wr_clk
    SLICE_X42Y66         FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[2].wr_stg_inst/Q_reg_reg[1]/C
                         clock pessimism             -0.176     1.822    
    SLICE_X42Y66         FDCE (Remov_EFF2_SLICEL_C_CLR)
                                                     -0.018     1.804    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[2].wr_stg_inst/Q_reg_reg[1]
  -------------------------------------------------------------------
                         required time                         -1.804    
                         arrival time                           1.990    
  -------------------------------------------------------------------
                         slack                                  0.186    

Slack (MET) :             0.186ns  (arrival time - required time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[0]/C
                            (rising edge-triggered cell FDPE clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.rd_pntr_bin_reg[3]/CLR
                            (removal check against rising-edge clock clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_pl_0 rise@0.000ns - clk_pl_0 rise@0.000ns)
  Data Path Delay:        0.181ns  (logic 0.082ns (45.331%)  route 0.099ns (54.669%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.998ns
    Source Clock Delay      (SCD):    1.810ns
    Clock Pessimism Removal (CPR):    0.176ns
  Clock Net Delay (Source):      1.659ns (routing 0.881ns, distribution 0.778ns)
  Clock Net Delay (Destination): 1.811ns (routing 0.965ns, distribution 0.846ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  cable_delay_tester_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.129     0.129    cable_delay_tester_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y77        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.022     0.151 r  cable_delay_tester_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X1Y1 (CLOCK_ROOT)    net (fo=5884, routed)        1.659     1.810    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/wr_clk
    SLICE_X41Y66         FDPE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X41Y66         FDPE (Prop_EFF_SLICEM_C_Q)
                                                      0.082     1.892 f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[0]/Q
                         net (fo=18, routed)          0.099     1.990    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/AR[0]
    SLICE_X42Y66         FDCE                                         f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.rd_pntr_bin_reg[3]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  cable_delay_tester_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.164     0.164    cable_delay_tester_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y77        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.023     0.187 r  cable_delay_tester_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X1Y1 (CLOCK_ROOT)    net (fo=5884, routed)        1.811     1.998    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_clk
    SLICE_X42Y66         FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.rd_pntr_bin_reg[3]/C
                         clock pessimism             -0.176     1.822    
    SLICE_X42Y66         FDCE (Remov_EFF_SLICEL_C_CLR)
                                                     -0.018     1.804    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.rd_pntr_bin_reg[3]
  -------------------------------------------------------------------
                         required time                         -1.804    
                         arrival time                           1.990    
  -------------------------------------------------------------------
                         slack                                  0.186    

Slack (MET) :             0.189ns  (arrival time - required time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/ctl_reg_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/auto_sl_drdy_reg/CLR
                            (removal check against rising-edge clock clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_pl_0 rise@0.000ns - clk_pl_0 rise@0.000ns)
  Data Path Delay:        0.197ns  (logic 0.084ns (42.715%)  route 0.113ns (57.285%))
  Logic Levels:           0  
  Clock Path Skew:        0.025ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.010ns
    Source Clock Delay      (SCD):    1.814ns
    Clock Pessimism Removal (CPR):    0.171ns
  Clock Net Delay (Source):      1.663ns (routing 0.881ns, distribution 0.782ns)
  Clock Net Delay (Destination): 1.823ns (routing 0.965ns, distribution 0.858ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  cable_delay_tester_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.129     0.129    cable_delay_tester_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y77        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.022     0.151 r  cable_delay_tester_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X1Y1 (CLOCK_ROOT)    net (fo=5884, routed)        1.663     1.814    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/clk
    SLICE_X46Y68         FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/ctl_reg_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X46Y68         FDRE (Prop_DFF_SLICEL_C_Q)
                                                      0.084     1.898 f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/ctl_reg_reg[0]/Q
                         net (fo=188, routed)         0.113     2.011    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/out[0]
    SLICE_X45Y69         FDCE                                         f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/auto_sl_drdy_reg/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  cable_delay_tester_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.164     0.164    cable_delay_tester_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y77        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.023     0.187 r  cable_delay_tester_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X1Y1 (CLOCK_ROOT)    net (fo=5884, routed)        1.823     2.010    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/clk
    SLICE_X45Y69         FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/auto_sl_drdy_reg/C
                         clock pessimism             -0.171     1.839    
    SLICE_X45Y69         FDCE (Remov_HFF_SLICEM_C_CLR)
                                                     -0.018     1.821    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/auto_sl_drdy_reg
  -------------------------------------------------------------------
                         required time                         -1.821    
                         arrival time                           2.011    
  -------------------------------------------------------------------
                         slack                                  0.189    

Slack (MET) :             0.189ns  (arrival time - required time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/ctl_reg_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/dec_wdc_r_reg/CLR
                            (removal check against rising-edge clock clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_pl_0 rise@0.000ns - clk_pl_0 rise@0.000ns)
  Data Path Delay:        0.197ns  (logic 0.084ns (42.715%)  route 0.113ns (57.285%))
  Logic Levels:           0  
  Clock Path Skew:        0.025ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.010ns
    Source Clock Delay      (SCD):    1.814ns
    Clock Pessimism Removal (CPR):    0.171ns
  Clock Net Delay (Source):      1.663ns (routing 0.881ns, distribution 0.782ns)
  Clock Net Delay (Destination): 1.823ns (routing 0.965ns, distribution 0.858ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  cable_delay_tester_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.129     0.129    cable_delay_tester_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y77        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.022     0.151 r  cable_delay_tester_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X1Y1 (CLOCK_ROOT)    net (fo=5884, routed)        1.663     1.814    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/clk
    SLICE_X46Y68         FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/ctl_reg_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X46Y68         FDRE (Prop_DFF_SLICEL_C_Q)
                                                      0.084     1.898 f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/ctl_reg_reg[0]/Q
                         net (fo=188, routed)         0.113     2.011    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/out[0]
    SLICE_X45Y69         FDCE                                         f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/dec_wdc_r_reg/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  cable_delay_tester_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.164     0.164    cable_delay_tester_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y77        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.023     0.187 r  cable_delay_tester_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X1Y1 (CLOCK_ROOT)    net (fo=5884, routed)        1.823     2.010    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/clk
    SLICE_X45Y69         FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/dec_wdc_r_reg/C
                         clock pessimism             -0.171     1.839    
    SLICE_X45Y69         FDCE (Remov_GFF_SLICEM_C_CLR)
                                                     -0.018     1.821    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/dec_wdc_r_reg
  -------------------------------------------------------------------
                         required time                         -1.821    
                         arrival time                           2.011    
  -------------------------------------------------------------------
                         slack                                  0.189    

Slack (MET) :             0.190ns  (arrival time - required time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[0]/C
                            (rising edge-triggered cell FDPE clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/ram_full_fb_i_reg/CLR
                            (removal check against rising-edge clock clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_pl_0 rise@0.000ns - clk_pl_0 rise@0.000ns)
  Data Path Delay:        0.183ns  (logic 0.082ns (44.742%)  route 0.101ns (55.258%))
  Logic Levels:           0  
  Clock Path Skew:        0.011ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.991ns
    Source Clock Delay      (SCD):    1.810ns
    Clock Pessimism Removal (CPR):    0.170ns
  Clock Net Delay (Source):      1.659ns (routing 0.881ns, distribution 0.778ns)
  Clock Net Delay (Destination): 1.804ns (routing 0.965ns, distribution 0.839ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  cable_delay_tester_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.129     0.129    cable_delay_tester_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y77        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.022     0.151 r  cable_delay_tester_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X1Y1 (CLOCK_ROOT)    net (fo=5884, routed)        1.659     1.810    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/wr_clk
    SLICE_X41Y66         FDPE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X41Y66         FDPE (Prop_EFF_SLICEM_C_Q)
                                                      0.082     1.892 f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[0]/Q
                         net (fo=18, routed)          0.101     1.993    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/ram_full_fb_i_reg_2[0]
    SLICE_X41Y67         FDCE                                         f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/ram_full_fb_i_reg/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  cable_delay_tester_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.164     0.164    cable_delay_tester_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y77        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.023     0.187 r  cable_delay_tester_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X1Y1 (CLOCK_ROOT)    net (fo=5884, routed)        1.804     1.991    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/wr_clk
    SLICE_X41Y67         FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/ram_full_fb_i_reg/C
                         clock pessimism             -0.170     1.821    
    SLICE_X41Y67         FDCE (Remov_EFF_SLICEM_C_CLR)
                                                     -0.018     1.803    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/ram_full_fb_i_reg
  -------------------------------------------------------------------
                         required time                         -1.803    
                         arrival time                           1.993    
  -------------------------------------------------------------------
                         slack                                  0.190    





---------------------------------------------------------------------------------------------------
Path Group:  **async_default**
From Clock:  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK
  To Clock:  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK

Setup :            0  Failing Endpoints,  Worst Slack       46.828ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.163ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             46.828ns  (required time - arrival time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[10]/CLR
                            (recovery check against rising-edge clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            50.000ns  (dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK rise@50.000ns - dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK rise@0.000ns)
  Data Path Delay:        2.874ns  (logic 0.389ns (13.533%)  route 2.485ns (86.467%))
  Logic Levels:           2  (LUT4=1 LUT6=1)
  Clock Path Skew:        -0.169ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.043ns = ( 54.043 - 50.000 ) 
    Source Clock Delay      (SCD):    9.415ns
    Clock Pessimism Removal (CPR):    5.203ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      2.263ns (routing 1.131ns, distribution 1.132ns)
  Clock Net Delay (Destination): 1.999ns (routing 1.036ns, distribution 0.963ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK rise edge)
                                                      0.000     0.000 r  
    CONFIG_SITE_X0Y0     BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK
    CONFIG_SITE_X0Y0     BSCANE2 (Prop_BSCAN1_CONFIG_SITE_INTERNAL_TCK_TCK)
                                                      4.800     4.800 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           2.308     7.108    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCE_X0Y14         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.044     7.152 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
    X2Y1 (CLOCK_ROOT)    net (fo=486, routed)         2.263     9.415    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/s_bscan_tck
    SLICE_X48Y163        FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X48Y163        FDRE (Prop_FFF_SLICEL_C_Q)
                                                      0.113     9.528 f  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_reg[2]/Q
                         net (fo=1, routed)           0.663    10.191    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno[2]
    SLICE_X48Y163        LUT6 (Prop_H6LUT_SLICEL_I1_O)
                                                      0.188    10.379 f  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/m_bscan_drck[0]_INST_0_i_1/O
                         net (fo=5, routed)           0.217    10.596    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/m_bscan_drck[0]_INST_0_i_1_n_0
    SLICE_X47Y162        LUT4 (Prop_D5LUT_SLICEL_I3_O)
                                                      0.088    10.684 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/m_bscan_sel[0]_INST_0/O
                         net (fo=11, routed)          1.605    12.289    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[6]_0
    SLICE_X45Y80         FDCE                                         f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[10]/CLR  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK rise edge)
                                                     50.000    50.000 r  
    CONFIG_SITE_X0Y0     BSCANE2                      0.000    50.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK
    CONFIG_SITE_X0Y0     BSCANE2 (Prop_BSCAN1_CONFIG_SITE_INTERNAL_TCK_TCK)
                                                      0.465    50.465 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           1.540    52.005    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCE_X0Y14         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.039    52.044 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
    X2Y1 (CLOCK_ROOT)    net (fo=486, routed)         1.999    54.043    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/m_bscan_tck[0]
    SLICE_X45Y80         FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[10]/C
                         clock pessimism              5.203    59.246    
                         clock uncertainty           -0.035    59.211    
    SLICE_X45Y80         FDCE (Recov_AFF_SLICEM_C_CLR)
                                                     -0.093    59.118    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[10]
  -------------------------------------------------------------------
                         required time                         59.118    
                         arrival time                         -12.289    
  -------------------------------------------------------------------
                         slack                                 46.828    

Slack (MET) :             46.828ns  (required time - arrival time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[11]/CLR
                            (recovery check against rising-edge clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            50.000ns  (dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK rise@50.000ns - dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK rise@0.000ns)
  Data Path Delay:        2.874ns  (logic 0.389ns (13.533%)  route 2.485ns (86.467%))
  Logic Levels:           2  (LUT4=1 LUT6=1)
  Clock Path Skew:        -0.169ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.043ns = ( 54.043 - 50.000 ) 
    Source Clock Delay      (SCD):    9.415ns
    Clock Pessimism Removal (CPR):    5.203ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      2.263ns (routing 1.131ns, distribution 1.132ns)
  Clock Net Delay (Destination): 1.999ns (routing 1.036ns, distribution 0.963ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK rise edge)
                                                      0.000     0.000 r  
    CONFIG_SITE_X0Y0     BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK
    CONFIG_SITE_X0Y0     BSCANE2 (Prop_BSCAN1_CONFIG_SITE_INTERNAL_TCK_TCK)
                                                      4.800     4.800 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           2.308     7.108    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCE_X0Y14         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.044     7.152 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
    X2Y1 (CLOCK_ROOT)    net (fo=486, routed)         2.263     9.415    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/s_bscan_tck
    SLICE_X48Y163        FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X48Y163        FDRE (Prop_FFF_SLICEL_C_Q)
                                                      0.113     9.528 f  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_reg[2]/Q
                         net (fo=1, routed)           0.663    10.191    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno[2]
    SLICE_X48Y163        LUT6 (Prop_H6LUT_SLICEL_I1_O)
                                                      0.188    10.379 f  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/m_bscan_drck[0]_INST_0_i_1/O
                         net (fo=5, routed)           0.217    10.596    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/m_bscan_drck[0]_INST_0_i_1_n_0
    SLICE_X47Y162        LUT4 (Prop_D5LUT_SLICEL_I3_O)
                                                      0.088    10.684 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/m_bscan_sel[0]_INST_0/O
                         net (fo=11, routed)          1.605    12.289    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[6]_0
    SLICE_X45Y80         FDCE                                         f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[11]/CLR  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK rise edge)
                                                     50.000    50.000 r  
    CONFIG_SITE_X0Y0     BSCANE2                      0.000    50.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK
    CONFIG_SITE_X0Y0     BSCANE2 (Prop_BSCAN1_CONFIG_SITE_INTERNAL_TCK_TCK)
                                                      0.465    50.465 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           1.540    52.005    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCE_X0Y14         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.039    52.044 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
    X2Y1 (CLOCK_ROOT)    net (fo=486, routed)         1.999    54.043    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/m_bscan_tck[0]
    SLICE_X45Y80         FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[11]/C
                         clock pessimism              5.203    59.246    
                         clock uncertainty           -0.035    59.211    
    SLICE_X45Y80         FDCE (Recov_AFF2_SLICEM_C_CLR)
                                                     -0.093    59.118    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[11]
  -------------------------------------------------------------------
                         required time                         59.118    
                         arrival time                         -12.289    
  -------------------------------------------------------------------
                         slack                                 46.828    

Slack (MET) :             46.828ns  (required time - arrival time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[12]/CLR
                            (recovery check against rising-edge clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            50.000ns  (dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK rise@50.000ns - dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK rise@0.000ns)
  Data Path Delay:        2.874ns  (logic 0.389ns (13.533%)  route 2.485ns (86.467%))
  Logic Levels:           2  (LUT4=1 LUT6=1)
  Clock Path Skew:        -0.169ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.043ns = ( 54.043 - 50.000 ) 
    Source Clock Delay      (SCD):    9.415ns
    Clock Pessimism Removal (CPR):    5.203ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      2.263ns (routing 1.131ns, distribution 1.132ns)
  Clock Net Delay (Destination): 1.999ns (routing 1.036ns, distribution 0.963ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK rise edge)
                                                      0.000     0.000 r  
    CONFIG_SITE_X0Y0     BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK
    CONFIG_SITE_X0Y0     BSCANE2 (Prop_BSCAN1_CONFIG_SITE_INTERNAL_TCK_TCK)
                                                      4.800     4.800 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           2.308     7.108    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCE_X0Y14         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.044     7.152 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
    X2Y1 (CLOCK_ROOT)    net (fo=486, routed)         2.263     9.415    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/s_bscan_tck
    SLICE_X48Y163        FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X48Y163        FDRE (Prop_FFF_SLICEL_C_Q)
                                                      0.113     9.528 f  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_reg[2]/Q
                         net (fo=1, routed)           0.663    10.191    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno[2]
    SLICE_X48Y163        LUT6 (Prop_H6LUT_SLICEL_I1_O)
                                                      0.188    10.379 f  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/m_bscan_drck[0]_INST_0_i_1/O
                         net (fo=5, routed)           0.217    10.596    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/m_bscan_drck[0]_INST_0_i_1_n_0
    SLICE_X47Y162        LUT4 (Prop_D5LUT_SLICEL_I3_O)
                                                      0.088    10.684 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/m_bscan_sel[0]_INST_0/O
                         net (fo=11, routed)          1.605    12.289    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[6]_0
    SLICE_X45Y80         FDCE                                         f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[12]/CLR  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK rise edge)
                                                     50.000    50.000 r  
    CONFIG_SITE_X0Y0     BSCANE2                      0.000    50.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK
    CONFIG_SITE_X0Y0     BSCANE2 (Prop_BSCAN1_CONFIG_SITE_INTERNAL_TCK_TCK)
                                                      0.465    50.465 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           1.540    52.005    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCE_X0Y14         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.039    52.044 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
    X2Y1 (CLOCK_ROOT)    net (fo=486, routed)         1.999    54.043    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/m_bscan_tck[0]
    SLICE_X45Y80         FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[12]/C
                         clock pessimism              5.203    59.246    
                         clock uncertainty           -0.035    59.211    
    SLICE_X45Y80         FDCE (Recov_BFF_SLICEM_C_CLR)
                                                     -0.093    59.118    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[12]
  -------------------------------------------------------------------
                         required time                         59.118    
                         arrival time                         -12.289    
  -------------------------------------------------------------------
                         slack                                 46.828    

Slack (MET) :             46.828ns  (required time - arrival time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[13]/CLR
                            (recovery check against rising-edge clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            50.000ns  (dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK rise@50.000ns - dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK rise@0.000ns)
  Data Path Delay:        2.874ns  (logic 0.389ns (13.533%)  route 2.485ns (86.467%))
  Logic Levels:           2  (LUT4=1 LUT6=1)
  Clock Path Skew:        -0.169ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.043ns = ( 54.043 - 50.000 ) 
    Source Clock Delay      (SCD):    9.415ns
    Clock Pessimism Removal (CPR):    5.203ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      2.263ns (routing 1.131ns, distribution 1.132ns)
  Clock Net Delay (Destination): 1.999ns (routing 1.036ns, distribution 0.963ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK rise edge)
                                                      0.000     0.000 r  
    CONFIG_SITE_X0Y0     BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK
    CONFIG_SITE_X0Y0     BSCANE2 (Prop_BSCAN1_CONFIG_SITE_INTERNAL_TCK_TCK)
                                                      4.800     4.800 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           2.308     7.108    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCE_X0Y14         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.044     7.152 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
    X2Y1 (CLOCK_ROOT)    net (fo=486, routed)         2.263     9.415    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/s_bscan_tck
    SLICE_X48Y163        FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X48Y163        FDRE (Prop_FFF_SLICEL_C_Q)
                                                      0.113     9.528 f  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_reg[2]/Q
                         net (fo=1, routed)           0.663    10.191    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno[2]
    SLICE_X48Y163        LUT6 (Prop_H6LUT_SLICEL_I1_O)
                                                      0.188    10.379 f  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/m_bscan_drck[0]_INST_0_i_1/O
                         net (fo=5, routed)           0.217    10.596    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/m_bscan_drck[0]_INST_0_i_1_n_0
    SLICE_X47Y162        LUT4 (Prop_D5LUT_SLICEL_I3_O)
                                                      0.088    10.684 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/m_bscan_sel[0]_INST_0/O
                         net (fo=11, routed)          1.605    12.289    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[6]_0
    SLICE_X45Y80         FDCE                                         f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[13]/CLR  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK rise edge)
                                                     50.000    50.000 r  
    CONFIG_SITE_X0Y0     BSCANE2                      0.000    50.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK
    CONFIG_SITE_X0Y0     BSCANE2 (Prop_BSCAN1_CONFIG_SITE_INTERNAL_TCK_TCK)
                                                      0.465    50.465 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           1.540    52.005    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCE_X0Y14         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.039    52.044 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
    X2Y1 (CLOCK_ROOT)    net (fo=486, routed)         1.999    54.043    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/m_bscan_tck[0]
    SLICE_X45Y80         FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[13]/C
                         clock pessimism              5.203    59.246    
                         clock uncertainty           -0.035    59.211    
    SLICE_X45Y80         FDCE (Recov_BFF2_SLICEM_C_CLR)
                                                     -0.093    59.118    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[13]
  -------------------------------------------------------------------
                         required time                         59.118    
                         arrival time                         -12.289    
  -------------------------------------------------------------------
                         slack                                 46.828    

Slack (MET) :             46.828ns  (required time - arrival time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[6]/CLR
                            (recovery check against rising-edge clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            50.000ns  (dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK rise@50.000ns - dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK rise@0.000ns)
  Data Path Delay:        2.874ns  (logic 0.389ns (13.533%)  route 2.485ns (86.467%))
  Logic Levels:           2  (LUT4=1 LUT6=1)
  Clock Path Skew:        -0.169ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.043ns = ( 54.043 - 50.000 ) 
    Source Clock Delay      (SCD):    9.415ns
    Clock Pessimism Removal (CPR):    5.203ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      2.263ns (routing 1.131ns, distribution 1.132ns)
  Clock Net Delay (Destination): 1.999ns (routing 1.036ns, distribution 0.963ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK rise edge)
                                                      0.000     0.000 r  
    CONFIG_SITE_X0Y0     BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK
    CONFIG_SITE_X0Y0     BSCANE2 (Prop_BSCAN1_CONFIG_SITE_INTERNAL_TCK_TCK)
                                                      4.800     4.800 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           2.308     7.108    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCE_X0Y14         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.044     7.152 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
    X2Y1 (CLOCK_ROOT)    net (fo=486, routed)         2.263     9.415    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/s_bscan_tck
    SLICE_X48Y163        FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X48Y163        FDRE (Prop_FFF_SLICEL_C_Q)
                                                      0.113     9.528 f  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_reg[2]/Q
                         net (fo=1, routed)           0.663    10.191    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno[2]
    SLICE_X48Y163        LUT6 (Prop_H6LUT_SLICEL_I1_O)
                                                      0.188    10.379 f  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/m_bscan_drck[0]_INST_0_i_1/O
                         net (fo=5, routed)           0.217    10.596    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/m_bscan_drck[0]_INST_0_i_1_n_0
    SLICE_X47Y162        LUT4 (Prop_D5LUT_SLICEL_I3_O)
                                                      0.088    10.684 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/m_bscan_sel[0]_INST_0/O
                         net (fo=11, routed)          1.605    12.289    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[6]_0
    SLICE_X45Y80         FDCE                                         f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[6]/CLR  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK rise edge)
                                                     50.000    50.000 r  
    CONFIG_SITE_X0Y0     BSCANE2                      0.000    50.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK
    CONFIG_SITE_X0Y0     BSCANE2 (Prop_BSCAN1_CONFIG_SITE_INTERNAL_TCK_TCK)
                                                      0.465    50.465 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           1.540    52.005    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCE_X0Y14         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.039    52.044 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
    X2Y1 (CLOCK_ROOT)    net (fo=486, routed)         1.999    54.043    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/m_bscan_tck[0]
    SLICE_X45Y80         FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[6]/C
                         clock pessimism              5.203    59.246    
                         clock uncertainty           -0.035    59.211    
    SLICE_X45Y80         FDCE (Recov_CFF_SLICEM_C_CLR)
                                                     -0.093    59.118    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[6]
  -------------------------------------------------------------------
                         required time                         59.118    
                         arrival time                         -12.289    
  -------------------------------------------------------------------
                         slack                                 46.828    

Slack (MET) :             46.828ns  (required time - arrival time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[7]/CLR
                            (recovery check against rising-edge clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            50.000ns  (dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK rise@50.000ns - dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK rise@0.000ns)
  Data Path Delay:        2.874ns  (logic 0.389ns (13.533%)  route 2.485ns (86.467%))
  Logic Levels:           2  (LUT4=1 LUT6=1)
  Clock Path Skew:        -0.169ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.043ns = ( 54.043 - 50.000 ) 
    Source Clock Delay      (SCD):    9.415ns
    Clock Pessimism Removal (CPR):    5.203ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      2.263ns (routing 1.131ns, distribution 1.132ns)
  Clock Net Delay (Destination): 1.999ns (routing 1.036ns, distribution 0.963ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK rise edge)
                                                      0.000     0.000 r  
    CONFIG_SITE_X0Y0     BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK
    CONFIG_SITE_X0Y0     BSCANE2 (Prop_BSCAN1_CONFIG_SITE_INTERNAL_TCK_TCK)
                                                      4.800     4.800 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           2.308     7.108    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCE_X0Y14         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.044     7.152 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
    X2Y1 (CLOCK_ROOT)    net (fo=486, routed)         2.263     9.415    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/s_bscan_tck
    SLICE_X48Y163        FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X48Y163        FDRE (Prop_FFF_SLICEL_C_Q)
                                                      0.113     9.528 f  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_reg[2]/Q
                         net (fo=1, routed)           0.663    10.191    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno[2]
    SLICE_X48Y163        LUT6 (Prop_H6LUT_SLICEL_I1_O)
                                                      0.188    10.379 f  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/m_bscan_drck[0]_INST_0_i_1/O
                         net (fo=5, routed)           0.217    10.596    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/m_bscan_drck[0]_INST_0_i_1_n_0
    SLICE_X47Y162        LUT4 (Prop_D5LUT_SLICEL_I3_O)
                                                      0.088    10.684 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/m_bscan_sel[0]_INST_0/O
                         net (fo=11, routed)          1.605    12.289    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[6]_0
    SLICE_X45Y80         FDCE                                         f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[7]/CLR  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK rise edge)
                                                     50.000    50.000 r  
    CONFIG_SITE_X0Y0     BSCANE2                      0.000    50.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK
    CONFIG_SITE_X0Y0     BSCANE2 (Prop_BSCAN1_CONFIG_SITE_INTERNAL_TCK_TCK)
                                                      0.465    50.465 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           1.540    52.005    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCE_X0Y14         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.039    52.044 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
    X2Y1 (CLOCK_ROOT)    net (fo=486, routed)         1.999    54.043    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/m_bscan_tck[0]
    SLICE_X45Y80         FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[7]/C
                         clock pessimism              5.203    59.246    
                         clock uncertainty           -0.035    59.211    
    SLICE_X45Y80         FDCE (Recov_CFF2_SLICEM_C_CLR)
                                                     -0.093    59.118    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[7]
  -------------------------------------------------------------------
                         required time                         59.118    
                         arrival time                         -12.289    
  -------------------------------------------------------------------
                         slack                                 46.828    

Slack (MET) :             46.828ns  (required time - arrival time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[8]/CLR
                            (recovery check against rising-edge clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            50.000ns  (dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK rise@50.000ns - dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK rise@0.000ns)
  Data Path Delay:        2.874ns  (logic 0.389ns (13.533%)  route 2.485ns (86.467%))
  Logic Levels:           2  (LUT4=1 LUT6=1)
  Clock Path Skew:        -0.169ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.043ns = ( 54.043 - 50.000 ) 
    Source Clock Delay      (SCD):    9.415ns
    Clock Pessimism Removal (CPR):    5.203ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      2.263ns (routing 1.131ns, distribution 1.132ns)
  Clock Net Delay (Destination): 1.999ns (routing 1.036ns, distribution 0.963ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK rise edge)
                                                      0.000     0.000 r  
    CONFIG_SITE_X0Y0     BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK
    CONFIG_SITE_X0Y0     BSCANE2 (Prop_BSCAN1_CONFIG_SITE_INTERNAL_TCK_TCK)
                                                      4.800     4.800 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           2.308     7.108    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCE_X0Y14         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.044     7.152 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
    X2Y1 (CLOCK_ROOT)    net (fo=486, routed)         2.263     9.415    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/s_bscan_tck
    SLICE_X48Y163        FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X48Y163        FDRE (Prop_FFF_SLICEL_C_Q)
                                                      0.113     9.528 f  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_reg[2]/Q
                         net (fo=1, routed)           0.663    10.191    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno[2]
    SLICE_X48Y163        LUT6 (Prop_H6LUT_SLICEL_I1_O)
                                                      0.188    10.379 f  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/m_bscan_drck[0]_INST_0_i_1/O
                         net (fo=5, routed)           0.217    10.596    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/m_bscan_drck[0]_INST_0_i_1_n_0
    SLICE_X47Y162        LUT4 (Prop_D5LUT_SLICEL_I3_O)
                                                      0.088    10.684 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/m_bscan_sel[0]_INST_0/O
                         net (fo=11, routed)          1.605    12.289    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[6]_0
    SLICE_X45Y80         FDCE                                         f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[8]/CLR  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK rise edge)
                                                     50.000    50.000 r  
    CONFIG_SITE_X0Y0     BSCANE2                      0.000    50.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK
    CONFIG_SITE_X0Y0     BSCANE2 (Prop_BSCAN1_CONFIG_SITE_INTERNAL_TCK_TCK)
                                                      0.465    50.465 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           1.540    52.005    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCE_X0Y14         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.039    52.044 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
    X2Y1 (CLOCK_ROOT)    net (fo=486, routed)         1.999    54.043    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/m_bscan_tck[0]
    SLICE_X45Y80         FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[8]/C
                         clock pessimism              5.203    59.246    
                         clock uncertainty           -0.035    59.211    
    SLICE_X45Y80         FDCE (Recov_DFF_SLICEM_C_CLR)
                                                     -0.093    59.118    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[8]
  -------------------------------------------------------------------
                         required time                         59.118    
                         arrival time                         -12.289    
  -------------------------------------------------------------------
                         slack                                 46.828    

Slack (MET) :             46.828ns  (required time - arrival time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[9]/CLR
                            (recovery check against rising-edge clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            50.000ns  (dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK rise@50.000ns - dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK rise@0.000ns)
  Data Path Delay:        2.874ns  (logic 0.389ns (13.533%)  route 2.485ns (86.467%))
  Logic Levels:           2  (LUT4=1 LUT6=1)
  Clock Path Skew:        -0.169ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.043ns = ( 54.043 - 50.000 ) 
    Source Clock Delay      (SCD):    9.415ns
    Clock Pessimism Removal (CPR):    5.203ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      2.263ns (routing 1.131ns, distribution 1.132ns)
  Clock Net Delay (Destination): 1.999ns (routing 1.036ns, distribution 0.963ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK rise edge)
                                                      0.000     0.000 r  
    CONFIG_SITE_X0Y0     BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK
    CONFIG_SITE_X0Y0     BSCANE2 (Prop_BSCAN1_CONFIG_SITE_INTERNAL_TCK_TCK)
                                                      4.800     4.800 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           2.308     7.108    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCE_X0Y14         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.044     7.152 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
    X2Y1 (CLOCK_ROOT)    net (fo=486, routed)         2.263     9.415    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/s_bscan_tck
    SLICE_X48Y163        FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X48Y163        FDRE (Prop_FFF_SLICEL_C_Q)
                                                      0.113     9.528 f  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_reg[2]/Q
                         net (fo=1, routed)           0.663    10.191    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno[2]
    SLICE_X48Y163        LUT6 (Prop_H6LUT_SLICEL_I1_O)
                                                      0.188    10.379 f  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/m_bscan_drck[0]_INST_0_i_1/O
                         net (fo=5, routed)           0.217    10.596    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/m_bscan_drck[0]_INST_0_i_1_n_0
    SLICE_X47Y162        LUT4 (Prop_D5LUT_SLICEL_I3_O)
                                                      0.088    10.684 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/m_bscan_sel[0]_INST_0/O
                         net (fo=11, routed)          1.605    12.289    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[6]_0
    SLICE_X45Y80         FDCE                                         f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[9]/CLR  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK rise edge)
                                                     50.000    50.000 r  
    CONFIG_SITE_X0Y0     BSCANE2                      0.000    50.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK
    CONFIG_SITE_X0Y0     BSCANE2 (Prop_BSCAN1_CONFIG_SITE_INTERNAL_TCK_TCK)
                                                      0.465    50.465 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           1.540    52.005    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCE_X0Y14         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.039    52.044 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
    X2Y1 (CLOCK_ROOT)    net (fo=486, routed)         1.999    54.043    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/m_bscan_tck[0]
    SLICE_X45Y80         FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[9]/C
                         clock pessimism              5.203    59.246    
                         clock uncertainty           -0.035    59.211    
    SLICE_X45Y80         FDCE (Recov_DFF2_SLICEM_C_CLR)
                                                     -0.093    59.118    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[9]
  -------------------------------------------------------------------
                         required time                         59.118    
                         arrival time                         -12.289    
  -------------------------------------------------------------------
                         slack                                 46.828    

Slack (MET) :             46.831ns  (required time - arrival time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[14]/CLR
                            (recovery check against rising-edge clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            50.000ns  (dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK rise@50.000ns - dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK rise@0.000ns)
  Data Path Delay:        2.871ns  (logic 0.389ns (13.548%)  route 2.482ns (86.452%))
  Logic Levels:           2  (LUT4=1 LUT6=1)
  Clock Path Skew:        -0.169ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.043ns = ( 54.043 - 50.000 ) 
    Source Clock Delay      (SCD):    9.415ns
    Clock Pessimism Removal (CPR):    5.203ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      2.263ns (routing 1.131ns, distribution 1.132ns)
  Clock Net Delay (Destination): 1.999ns (routing 1.036ns, distribution 0.963ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK rise edge)
                                                      0.000     0.000 r  
    CONFIG_SITE_X0Y0     BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK
    CONFIG_SITE_X0Y0     BSCANE2 (Prop_BSCAN1_CONFIG_SITE_INTERNAL_TCK_TCK)
                                                      4.800     4.800 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           2.308     7.108    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCE_X0Y14         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.044     7.152 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
    X2Y1 (CLOCK_ROOT)    net (fo=486, routed)         2.263     9.415    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/s_bscan_tck
    SLICE_X48Y163        FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X48Y163        FDRE (Prop_FFF_SLICEL_C_Q)
                                                      0.113     9.528 f  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_reg[2]/Q
                         net (fo=1, routed)           0.663    10.191    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno[2]
    SLICE_X48Y163        LUT6 (Prop_H6LUT_SLICEL_I1_O)
                                                      0.188    10.379 f  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/m_bscan_drck[0]_INST_0_i_1/O
                         net (fo=5, routed)           0.217    10.596    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/m_bscan_drck[0]_INST_0_i_1_n_0
    SLICE_X47Y162        LUT4 (Prop_D5LUT_SLICEL_I3_O)
                                                      0.088    10.684 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/m_bscan_sel[0]_INST_0/O
                         net (fo=11, routed)          1.602    12.286    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[6]_0
    SLICE_X45Y80         FDCE                                         f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[14]/CLR  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK rise edge)
                                                     50.000    50.000 r  
    CONFIG_SITE_X0Y0     BSCANE2                      0.000    50.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK
    CONFIG_SITE_X0Y0     BSCANE2 (Prop_BSCAN1_CONFIG_SITE_INTERNAL_TCK_TCK)
                                                      0.465    50.465 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           1.540    52.005    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCE_X0Y14         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.039    52.044 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
    X2Y1 (CLOCK_ROOT)    net (fo=486, routed)         1.999    54.043    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/m_bscan_tck[0]
    SLICE_X45Y80         FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[14]/C
                         clock pessimism              5.203    59.246    
                         clock uncertainty           -0.035    59.211    
    SLICE_X45Y80         FDCE (Recov_EFF_SLICEM_C_CLR)
                                                     -0.093    59.118    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[14]
  -------------------------------------------------------------------
                         required time                         59.118    
                         arrival time                         -12.286    
  -------------------------------------------------------------------
                         slack                                 46.831    

Slack (MET) :             46.831ns  (required time - arrival time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[15]/CLR
                            (recovery check against rising-edge clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            50.000ns  (dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK rise@50.000ns - dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK rise@0.000ns)
  Data Path Delay:        2.871ns  (logic 0.389ns (13.548%)  route 2.482ns (86.452%))
  Logic Levels:           2  (LUT4=1 LUT6=1)
  Clock Path Skew:        -0.169ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.043ns = ( 54.043 - 50.000 ) 
    Source Clock Delay      (SCD):    9.415ns
    Clock Pessimism Removal (CPR):    5.203ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      2.263ns (routing 1.131ns, distribution 1.132ns)
  Clock Net Delay (Destination): 1.999ns (routing 1.036ns, distribution 0.963ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK rise edge)
                                                      0.000     0.000 r  
    CONFIG_SITE_X0Y0     BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK
    CONFIG_SITE_X0Y0     BSCANE2 (Prop_BSCAN1_CONFIG_SITE_INTERNAL_TCK_TCK)
                                                      4.800     4.800 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           2.308     7.108    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCE_X0Y14         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.044     7.152 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
    X2Y1 (CLOCK_ROOT)    net (fo=486, routed)         2.263     9.415    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/s_bscan_tck
    SLICE_X48Y163        FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X48Y163        FDRE (Prop_FFF_SLICEL_C_Q)
                                                      0.113     9.528 f  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_reg[2]/Q
                         net (fo=1, routed)           0.663    10.191    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno[2]
    SLICE_X48Y163        LUT6 (Prop_H6LUT_SLICEL_I1_O)
                                                      0.188    10.379 f  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/m_bscan_drck[0]_INST_0_i_1/O
                         net (fo=5, routed)           0.217    10.596    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/m_bscan_drck[0]_INST_0_i_1_n_0
    SLICE_X47Y162        LUT4 (Prop_D5LUT_SLICEL_I3_O)
                                                      0.088    10.684 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/m_bscan_sel[0]_INST_0/O
                         net (fo=11, routed)          1.602    12.286    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[6]_0
    SLICE_X45Y80         FDCE                                         f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[15]/CLR  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK rise edge)
                                                     50.000    50.000 r  
    CONFIG_SITE_X0Y0     BSCANE2                      0.000    50.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK
    CONFIG_SITE_X0Y0     BSCANE2 (Prop_BSCAN1_CONFIG_SITE_INTERNAL_TCK_TCK)
                                                      0.465    50.465 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           1.540    52.005    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCE_X0Y14         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.039    52.044 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
    X2Y1 (CLOCK_ROOT)    net (fo=486, routed)         1.999    54.043    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/m_bscan_tck[0]
    SLICE_X45Y80         FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[15]/C
                         clock pessimism              5.203    59.246    
                         clock uncertainty           -0.035    59.211    
    SLICE_X45Y80         FDCE (Recov_EFF2_SLICEM_C_CLR)
                                                     -0.093    59.118    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[15]
  -------------------------------------------------------------------
                         required time                         59.118    
                         arrival time                         -12.286    
  -------------------------------------------------------------------
                         slack                                 46.831    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.163ns  (arrival time - required time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[1]/C
                            (rising edge-triggered cell FDPE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d1_reg[0]/PRE
                            (removal check against rising-edge clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK rise@0.000ns - dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK rise@0.000ns)
  Data Path Delay:        0.171ns  (logic 0.085ns (49.818%)  route 0.086ns (50.182%))
  Logic Levels:           0  
  Clock Path Skew:        0.026ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    7.904ns
    Source Clock Delay      (SCD):    2.717ns
    Clock Pessimism Removal (CPR):    5.162ns
  Clock Net Delay (Source):      1.207ns (routing 0.637ns, distribution 0.570ns)
  Clock Net Delay (Destination): 1.328ns (routing 0.693ns, distribution 0.635ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK rise edge)
                                                      0.000     0.000 r  
    CONFIG_SITE_X0Y0     BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK
    CONFIG_SITE_X0Y0     BSCANE2 (Prop_BSCAN1_CONFIG_SITE_INTERNAL_TCK_TCK)
                                                      0.465     0.465 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           1.022     1.487    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCE_X0Y14         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.023     1.510 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
    X2Y1 (CLOCK_ROOT)    net (fo=486, routed)         1.207     2.717    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/wr_clk
    SLICE_X49Y67         FDPE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X49Y67         FDPE (Prop_AFF2_SLICEL_C_Q)
                                                      0.085     2.802 f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[1]/Q
                         net (fo=12, routed)          0.086     2.888    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_reg[0]_0[0]
    SLICE_X49Y66         FDPE                                         f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d1_reg[0]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK rise edge)
                                                      0.000     0.000 r  
    CONFIG_SITE_X0Y0     BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK
    CONFIG_SITE_X0Y0     BSCANE2 (Prop_BSCAN1_CONFIG_SITE_INTERNAL_TCK_TCK)
                                                      4.800     4.800 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           1.750     6.550    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCE_X0Y14         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.026     6.576 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
    X2Y1 (CLOCK_ROOT)    net (fo=486, routed)         1.328     7.904    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/wr_clk
    SLICE_X49Y66         FDPE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d1_reg[0]/C
                         clock pessimism             -5.162     2.743    
    SLICE_X49Y66         FDPE (Remov_EFF_SLICEL_C_PRE)
                                                     -0.018     2.725    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d1_reg[0]
  -------------------------------------------------------------------
                         required time                         -2.725    
                         arrival time                           2.888    
  -------------------------------------------------------------------
                         slack                                  0.163    

Slack (MET) :             0.163ns  (arrival time - required time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[1]/C
                            (rising edge-triggered cell FDPE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d1_reg[1]/CLR
                            (removal check against rising-edge clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK rise@0.000ns - dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK rise@0.000ns)
  Data Path Delay:        0.171ns  (logic 0.085ns (49.818%)  route 0.086ns (50.182%))
  Logic Levels:           0  
  Clock Path Skew:        0.026ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    7.904ns
    Source Clock Delay      (SCD):    2.717ns
    Clock Pessimism Removal (CPR):    5.162ns
  Clock Net Delay (Source):      1.207ns (routing 0.637ns, distribution 0.570ns)
  Clock Net Delay (Destination): 1.328ns (routing 0.693ns, distribution 0.635ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK rise edge)
                                                      0.000     0.000 r  
    CONFIG_SITE_X0Y0     BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK
    CONFIG_SITE_X0Y0     BSCANE2 (Prop_BSCAN1_CONFIG_SITE_INTERNAL_TCK_TCK)
                                                      0.465     0.465 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           1.022     1.487    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCE_X0Y14         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.023     1.510 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
    X2Y1 (CLOCK_ROOT)    net (fo=486, routed)         1.207     2.717    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/wr_clk
    SLICE_X49Y67         FDPE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X49Y67         FDPE (Prop_AFF2_SLICEL_C_Q)
                                                      0.085     2.802 f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[1]/Q
                         net (fo=12, routed)          0.086     2.888    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_reg[0]_0[0]
    SLICE_X49Y66         FDCE                                         f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d1_reg[1]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK rise edge)
                                                      0.000     0.000 r  
    CONFIG_SITE_X0Y0     BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK
    CONFIG_SITE_X0Y0     BSCANE2 (Prop_BSCAN1_CONFIG_SITE_INTERNAL_TCK_TCK)
                                                      4.800     4.800 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           1.750     6.550    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCE_X0Y14         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.026     6.576 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
    X2Y1 (CLOCK_ROOT)    net (fo=486, routed)         1.328     7.904    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/wr_clk
    SLICE_X49Y66         FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d1_reg[1]/C
                         clock pessimism             -5.162     2.743    
    SLICE_X49Y66         FDCE (Remov_EFF2_SLICEL_C_CLR)
                                                     -0.018     2.725    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d1_reg[1]
  -------------------------------------------------------------------
                         required time                         -2.725    
                         arrival time                           2.888    
  -------------------------------------------------------------------
                         slack                                  0.163    

Slack (MET) :             0.163ns  (arrival time - required time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[1]/C
                            (rising edge-triggered cell FDPE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d1_reg[2]/CLR
                            (removal check against rising-edge clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK rise@0.000ns - dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK rise@0.000ns)
  Data Path Delay:        0.171ns  (logic 0.085ns (49.818%)  route 0.086ns (50.182%))
  Logic Levels:           0  
  Clock Path Skew:        0.026ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    7.904ns
    Source Clock Delay      (SCD):    2.717ns
    Clock Pessimism Removal (CPR):    5.162ns
  Clock Net Delay (Source):      1.207ns (routing 0.637ns, distribution 0.570ns)
  Clock Net Delay (Destination): 1.328ns (routing 0.693ns, distribution 0.635ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK rise edge)
                                                      0.000     0.000 r  
    CONFIG_SITE_X0Y0     BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK
    CONFIG_SITE_X0Y0     BSCANE2 (Prop_BSCAN1_CONFIG_SITE_INTERNAL_TCK_TCK)
                                                      0.465     0.465 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           1.022     1.487    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCE_X0Y14         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.023     1.510 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
    X2Y1 (CLOCK_ROOT)    net (fo=486, routed)         1.207     2.717    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/wr_clk
    SLICE_X49Y67         FDPE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X49Y67         FDPE (Prop_AFF2_SLICEL_C_Q)
                                                      0.085     2.802 f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[1]/Q
                         net (fo=12, routed)          0.086     2.888    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_reg[0]_0[0]
    SLICE_X49Y66         FDCE                                         f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d1_reg[2]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK rise edge)
                                                      0.000     0.000 r  
    CONFIG_SITE_X0Y0     BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK
    CONFIG_SITE_X0Y0     BSCANE2 (Prop_BSCAN1_CONFIG_SITE_INTERNAL_TCK_TCK)
                                                      4.800     4.800 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           1.750     6.550    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCE_X0Y14         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.026     6.576 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
    X2Y1 (CLOCK_ROOT)    net (fo=486, routed)         1.328     7.904    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/wr_clk
    SLICE_X49Y66         FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d1_reg[2]/C
                         clock pessimism             -5.162     2.743    
    SLICE_X49Y66         FDCE (Remov_FFF_SLICEL_C_CLR)
                                                     -0.018     2.725    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d1_reg[2]
  -------------------------------------------------------------------
                         required time                         -2.725    
                         arrival time                           2.888    
  -------------------------------------------------------------------
                         slack                                  0.163    

Slack (MET) :             0.163ns  (arrival time - required time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[1]/C
                            (rising edge-triggered cell FDPE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d1_reg[3]/CLR
                            (removal check against rising-edge clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK rise@0.000ns - dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK rise@0.000ns)
  Data Path Delay:        0.171ns  (logic 0.085ns (49.818%)  route 0.086ns (50.182%))
  Logic Levels:           0  
  Clock Path Skew:        0.026ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    7.904ns
    Source Clock Delay      (SCD):    2.717ns
    Clock Pessimism Removal (CPR):    5.162ns
  Clock Net Delay (Source):      1.207ns (routing 0.637ns, distribution 0.570ns)
  Clock Net Delay (Destination): 1.328ns (routing 0.693ns, distribution 0.635ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK rise edge)
                                                      0.000     0.000 r  
    CONFIG_SITE_X0Y0     BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK
    CONFIG_SITE_X0Y0     BSCANE2 (Prop_BSCAN1_CONFIG_SITE_INTERNAL_TCK_TCK)
                                                      0.465     0.465 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           1.022     1.487    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCE_X0Y14         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.023     1.510 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
    X2Y1 (CLOCK_ROOT)    net (fo=486, routed)         1.207     2.717    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/wr_clk
    SLICE_X49Y67         FDPE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X49Y67         FDPE (Prop_AFF2_SLICEL_C_Q)
                                                      0.085     2.802 f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[1]/Q
                         net (fo=12, routed)          0.086     2.888    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_reg[0]_0[0]
    SLICE_X49Y66         FDCE                                         f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d1_reg[3]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK rise edge)
                                                      0.000     0.000 r  
    CONFIG_SITE_X0Y0     BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK
    CONFIG_SITE_X0Y0     BSCANE2 (Prop_BSCAN1_CONFIG_SITE_INTERNAL_TCK_TCK)
                                                      4.800     4.800 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           1.750     6.550    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCE_X0Y14         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.026     6.576 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
    X2Y1 (CLOCK_ROOT)    net (fo=486, routed)         1.328     7.904    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/wr_clk
    SLICE_X49Y66         FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d1_reg[3]/C
                         clock pessimism             -5.162     2.743    
    SLICE_X49Y66         FDCE (Remov_FFF2_SLICEL_C_CLR)
                                                     -0.018     2.725    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d1_reg[3]
  -------------------------------------------------------------------
                         required time                         -2.725    
                         arrival time                           2.888    
  -------------------------------------------------------------------
                         slack                                  0.163    

Slack (MET) :             0.163ns  (arrival time - required time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[1]/C
                            (rising edge-triggered cell FDPE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d2_reg[0]/CLR
                            (removal check against rising-edge clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK rise@0.000ns - dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK rise@0.000ns)
  Data Path Delay:        0.171ns  (logic 0.085ns (49.818%)  route 0.086ns (50.182%))
  Logic Levels:           0  
  Clock Path Skew:        0.026ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    7.904ns
    Source Clock Delay      (SCD):    2.717ns
    Clock Pessimism Removal (CPR):    5.162ns
  Clock Net Delay (Source):      1.207ns (routing 0.637ns, distribution 0.570ns)
  Clock Net Delay (Destination): 1.328ns (routing 0.693ns, distribution 0.635ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK rise edge)
                                                      0.000     0.000 r  
    CONFIG_SITE_X0Y0     BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK
    CONFIG_SITE_X0Y0     BSCANE2 (Prop_BSCAN1_CONFIG_SITE_INTERNAL_TCK_TCK)
                                                      0.465     0.465 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           1.022     1.487    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCE_X0Y14         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.023     1.510 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
    X2Y1 (CLOCK_ROOT)    net (fo=486, routed)         1.207     2.717    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/wr_clk
    SLICE_X49Y67         FDPE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X49Y67         FDPE (Prop_AFF2_SLICEL_C_Q)
                                                      0.085     2.802 f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[1]/Q
                         net (fo=12, routed)          0.086     2.888    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_reg[0]_0[0]
    SLICE_X49Y66         FDCE                                         f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d2_reg[0]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK rise edge)
                                                      0.000     0.000 r  
    CONFIG_SITE_X0Y0     BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK
    CONFIG_SITE_X0Y0     BSCANE2 (Prop_BSCAN1_CONFIG_SITE_INTERNAL_TCK_TCK)
                                                      4.800     4.800 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           1.750     6.550    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCE_X0Y14         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.026     6.576 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
    X2Y1 (CLOCK_ROOT)    net (fo=486, routed)         1.328     7.904    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/wr_clk
    SLICE_X49Y66         FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d2_reg[0]/C
                         clock pessimism             -5.162     2.743    
    SLICE_X49Y66         FDCE (Remov_GFF_SLICEL_C_CLR)
                                                     -0.018     2.725    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d2_reg[0]
  -------------------------------------------------------------------
                         required time                         -2.725    
                         arrival time                           2.888    
  -------------------------------------------------------------------
                         slack                                  0.163    

Slack (MET) :             0.163ns  (arrival time - required time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[1]/C
                            (rising edge-triggered cell FDPE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d2_reg[1]/CLR
                            (removal check against rising-edge clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK rise@0.000ns - dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK rise@0.000ns)
  Data Path Delay:        0.171ns  (logic 0.085ns (49.818%)  route 0.086ns (50.182%))
  Logic Levels:           0  
  Clock Path Skew:        0.026ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    7.904ns
    Source Clock Delay      (SCD):    2.717ns
    Clock Pessimism Removal (CPR):    5.162ns
  Clock Net Delay (Source):      1.207ns (routing 0.637ns, distribution 0.570ns)
  Clock Net Delay (Destination): 1.328ns (routing 0.693ns, distribution 0.635ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK rise edge)
                                                      0.000     0.000 r  
    CONFIG_SITE_X0Y0     BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK
    CONFIG_SITE_X0Y0     BSCANE2 (Prop_BSCAN1_CONFIG_SITE_INTERNAL_TCK_TCK)
                                                      0.465     0.465 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           1.022     1.487    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCE_X0Y14         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.023     1.510 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
    X2Y1 (CLOCK_ROOT)    net (fo=486, routed)         1.207     2.717    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/wr_clk
    SLICE_X49Y67         FDPE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X49Y67         FDPE (Prop_AFF2_SLICEL_C_Q)
                                                      0.085     2.802 f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[1]/Q
                         net (fo=12, routed)          0.086     2.888    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_reg[0]_0[0]
    SLICE_X49Y66         FDCE                                         f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d2_reg[1]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK rise edge)
                                                      0.000     0.000 r  
    CONFIG_SITE_X0Y0     BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK
    CONFIG_SITE_X0Y0     BSCANE2 (Prop_BSCAN1_CONFIG_SITE_INTERNAL_TCK_TCK)
                                                      4.800     4.800 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           1.750     6.550    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCE_X0Y14         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.026     6.576 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
    X2Y1 (CLOCK_ROOT)    net (fo=486, routed)         1.328     7.904    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/wr_clk
    SLICE_X49Y66         FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d2_reg[1]/C
                         clock pessimism             -5.162     2.743    
    SLICE_X49Y66         FDCE (Remov_GFF2_SLICEL_C_CLR)
                                                     -0.018     2.725    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d2_reg[1]
  -------------------------------------------------------------------
                         required time                         -2.725    
                         arrival time                           2.888    
  -------------------------------------------------------------------
                         slack                                  0.163    

Slack (MET) :             0.163ns  (arrival time - required time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[1]/C
                            (rising edge-triggered cell FDPE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d2_reg[2]/CLR
                            (removal check against rising-edge clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK rise@0.000ns - dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK rise@0.000ns)
  Data Path Delay:        0.171ns  (logic 0.085ns (49.818%)  route 0.086ns (50.182%))
  Logic Levels:           0  
  Clock Path Skew:        0.026ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    7.904ns
    Source Clock Delay      (SCD):    2.717ns
    Clock Pessimism Removal (CPR):    5.162ns
  Clock Net Delay (Source):      1.207ns (routing 0.637ns, distribution 0.570ns)
  Clock Net Delay (Destination): 1.328ns (routing 0.693ns, distribution 0.635ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK rise edge)
                                                      0.000     0.000 r  
    CONFIG_SITE_X0Y0     BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK
    CONFIG_SITE_X0Y0     BSCANE2 (Prop_BSCAN1_CONFIG_SITE_INTERNAL_TCK_TCK)
                                                      0.465     0.465 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           1.022     1.487    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCE_X0Y14         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.023     1.510 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
    X2Y1 (CLOCK_ROOT)    net (fo=486, routed)         1.207     2.717    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/wr_clk
    SLICE_X49Y67         FDPE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X49Y67         FDPE (Prop_AFF2_SLICEL_C_Q)
                                                      0.085     2.802 f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[1]/Q
                         net (fo=12, routed)          0.086     2.888    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_reg[0]_0[0]
    SLICE_X49Y66         FDCE                                         f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d2_reg[2]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK rise edge)
                                                      0.000     0.000 r  
    CONFIG_SITE_X0Y0     BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK
    CONFIG_SITE_X0Y0     BSCANE2 (Prop_BSCAN1_CONFIG_SITE_INTERNAL_TCK_TCK)
                                                      4.800     4.800 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           1.750     6.550    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCE_X0Y14         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.026     6.576 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
    X2Y1 (CLOCK_ROOT)    net (fo=486, routed)         1.328     7.904    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/wr_clk
    SLICE_X49Y66         FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d2_reg[2]/C
                         clock pessimism             -5.162     2.743    
    SLICE_X49Y66         FDCE (Remov_HFF_SLICEL_C_CLR)
                                                     -0.018     2.725    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d2_reg[2]
  -------------------------------------------------------------------
                         required time                         -2.725    
                         arrival time                           2.888    
  -------------------------------------------------------------------
                         slack                                  0.163    

Slack (MET) :             0.163ns  (arrival time - required time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[1]/C
                            (rising edge-triggered cell FDPE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d2_reg[3]/CLR
                            (removal check against rising-edge clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK rise@0.000ns - dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK rise@0.000ns)
  Data Path Delay:        0.171ns  (logic 0.085ns (49.818%)  route 0.086ns (50.182%))
  Logic Levels:           0  
  Clock Path Skew:        0.026ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    7.904ns
    Source Clock Delay      (SCD):    2.717ns
    Clock Pessimism Removal (CPR):    5.162ns
  Clock Net Delay (Source):      1.207ns (routing 0.637ns, distribution 0.570ns)
  Clock Net Delay (Destination): 1.328ns (routing 0.693ns, distribution 0.635ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK rise edge)
                                                      0.000     0.000 r  
    CONFIG_SITE_X0Y0     BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK
    CONFIG_SITE_X0Y0     BSCANE2 (Prop_BSCAN1_CONFIG_SITE_INTERNAL_TCK_TCK)
                                                      0.465     0.465 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           1.022     1.487    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCE_X0Y14         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.023     1.510 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
    X2Y1 (CLOCK_ROOT)    net (fo=486, routed)         1.207     2.717    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/wr_clk
    SLICE_X49Y67         FDPE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X49Y67         FDPE (Prop_AFF2_SLICEL_C_Q)
                                                      0.085     2.802 f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[1]/Q
                         net (fo=12, routed)          0.086     2.888    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_reg[0]_0[0]
    SLICE_X49Y66         FDCE                                         f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d2_reg[3]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK rise edge)
                                                      0.000     0.000 r  
    CONFIG_SITE_X0Y0     BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK
    CONFIG_SITE_X0Y0     BSCANE2 (Prop_BSCAN1_CONFIG_SITE_INTERNAL_TCK_TCK)
                                                      4.800     4.800 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           1.750     6.550    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCE_X0Y14         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.026     6.576 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
    X2Y1 (CLOCK_ROOT)    net (fo=486, routed)         1.328     7.904    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/wr_clk
    SLICE_X49Y66         FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d2_reg[3]/C
                         clock pessimism             -5.162     2.743    
    SLICE_X49Y66         FDCE (Remov_HFF2_SLICEL_C_CLR)
                                                     -0.018     2.725    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d2_reg[3]
  -------------------------------------------------------------------
                         required time                         -2.725    
                         arrival time                           2.888    
  -------------------------------------------------------------------
                         slack                                  0.163    

Slack (MET) :             0.163ns  (arrival time - required time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/wrdata_rst_reg/C
                            (rising edge-triggered cell FDRE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/shift_reg_in_reg[0]/CLR
                            (removal check against rising-edge clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK rise@0.000ns - dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK rise@0.000ns)
  Data Path Delay:        0.192ns  (logic 0.084ns (43.752%)  route 0.108ns (56.248%))
  Logic Levels:           0  
  Clock Path Skew:        0.047ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    7.923ns
    Source Clock Delay      (SCD):    2.741ns
    Clock Pessimism Removal (CPR):    5.136ns
  Clock Net Delay (Source):      1.231ns (routing 0.637ns, distribution 0.594ns)
  Clock Net Delay (Destination): 1.347ns (routing 0.693ns, distribution 0.654ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK rise edge)
                                                      0.000     0.000 r  
    CONFIG_SITE_X0Y0     BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK
    CONFIG_SITE_X0Y0     BSCANE2 (Prop_BSCAN1_CONFIG_SITE_INTERNAL_TCK_TCK)
                                                      0.465     0.465 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           1.022     1.487    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCE_X0Y14         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.023     1.510 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
    X2Y1 (CLOCK_ROOT)    net (fo=486, routed)         1.231     2.741    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/m_bscan_tck[0]
    SLICE_X44Y67         FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/wrdata_rst_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X44Y67         FDRE (Prop_DFF_SLICEL_C_Q)
                                                      0.084     2.825 f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/wrdata_rst_reg/Q
                         net (fo=20, routed)          0.108     2.933    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/RST_I
    SLICE_X46Y66         FDCE                                         f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/shift_reg_in_reg[0]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK rise edge)
                                                      0.000     0.000 r  
    CONFIG_SITE_X0Y0     BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK
    CONFIG_SITE_X0Y0     BSCANE2 (Prop_BSCAN1_CONFIG_SITE_INTERNAL_TCK_TCK)
                                                      4.800     4.800 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           1.750     6.550    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCE_X0Y14         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.026     6.576 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
    X2Y1 (CLOCK_ROOT)    net (fo=486, routed)         1.347     7.923    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/m_bscan_tck[0]
    SLICE_X46Y66         FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/shift_reg_in_reg[0]/C
                         clock pessimism             -5.136     2.787    
    SLICE_X46Y66         FDCE (Remov_EFF_SLICEL_C_CLR)
                                                     -0.018     2.769    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/shift_reg_in_reg[0]
  -------------------------------------------------------------------
                         required time                         -2.769    
                         arrival time                           2.933    
  -------------------------------------------------------------------
                         slack                                  0.163    

Slack (MET) :             0.163ns  (arrival time - required time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/wrdata_rst_reg/C
                            (rising edge-triggered cell FDRE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/shift_reg_in_reg[10]/CLR
                            (removal check against rising-edge clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK rise@0.000ns - dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK rise@0.000ns)
  Data Path Delay:        0.192ns  (logic 0.084ns (43.752%)  route 0.108ns (56.248%))
  Logic Levels:           0  
  Clock Path Skew:        0.047ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    7.923ns
    Source Clock Delay      (SCD):    2.741ns
    Clock Pessimism Removal (CPR):    5.136ns
  Clock Net Delay (Source):      1.231ns (routing 0.637ns, distribution 0.594ns)
  Clock Net Delay (Destination): 1.347ns (routing 0.693ns, distribution 0.654ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK rise edge)
                                                      0.000     0.000 r  
    CONFIG_SITE_X0Y0     BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK
    CONFIG_SITE_X0Y0     BSCANE2 (Prop_BSCAN1_CONFIG_SITE_INTERNAL_TCK_TCK)
                                                      0.465     0.465 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           1.022     1.487    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCE_X0Y14         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.023     1.510 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
    X2Y1 (CLOCK_ROOT)    net (fo=486, routed)         1.231     2.741    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/m_bscan_tck[0]
    SLICE_X44Y67         FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/wrdata_rst_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X44Y67         FDRE (Prop_DFF_SLICEL_C_Q)
                                                      0.084     2.825 f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/wrdata_rst_reg/Q
                         net (fo=20, routed)          0.108     2.933    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/RST_I
    SLICE_X46Y66         FDCE                                         f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/shift_reg_in_reg[10]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK rise edge)
                                                      0.000     0.000 r  
    CONFIG_SITE_X0Y0     BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK
    CONFIG_SITE_X0Y0     BSCANE2 (Prop_BSCAN1_CONFIG_SITE_INTERNAL_TCK_TCK)
                                                      4.800     4.800 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           1.750     6.550    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCE_X0Y14         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.026     6.576 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
    X2Y1 (CLOCK_ROOT)    net (fo=486, routed)         1.347     7.923    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/m_bscan_tck[0]
    SLICE_X46Y66         FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/shift_reg_in_reg[10]/C
                         clock pessimism             -5.136     2.787    
    SLICE_X46Y66         FDCE (Remov_EFF2_SLICEL_C_CLR)
                                                     -0.018     2.769    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/shift_reg_in_reg[10]
  -------------------------------------------------------------------
                         required time                         -2.769    
                         arrival time                           2.933    
  -------------------------------------------------------------------
                         slack                                  0.163    





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  
  To Clock:  clk_18M_cable_delay_tester_clk_wiz_0_0

Max Delay             1 Endpoint
Min Delay             1 Endpoint
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 cable_delay_tester_i/zynq_ultra_ps_e_0/inst/PS8_i/EMIOGPIOO[95]
                            (internal pin)
  Destination:            cable_delay_tester_i/reset_rhd/U0/EXT_LPF/ACTIVE_LOW_EXT.ACT_LO_EXT/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_IN_cdc_to/D
                            (rising edge-triggered cell FDRE clocked by clk_18M_cable_delay_tester_clk_wiz_0_0  {rise@0.000ns fall@27.782ns period=55.565ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        3.346ns  (logic 0.095ns (2.839%)  route 3.251ns (97.161%))
  Logic Levels:           1  (LUT1=1)
  Clock Uncertainty:      0.359ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.196ns
    Phase Error              (PE):    0.258ns
  Clock Net Delay (Destination): 2.347ns (routing 1.363ns, distribution 0.984ns)
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    PS8_X0Y0             PS8                          0.000     0.000 f  cable_delay_tester_i/zynq_ultra_ps_e_0/inst/PS8_i/EMIOGPIOO[95]
                         net (fo=2, routed)           2.893     2.893    cable_delay_tester_i/reset_rhd/U0/EXT_LPF/ACTIVE_LOW_EXT.ACT_LO_EXT/ext_reset_in
    SLICE_X28Y60         LUT1 (Prop_A5LUT_SLICEM_I0_O)
                                                      0.095     2.988 r  cable_delay_tester_i/reset_rhd/U0/EXT_LPF/ACTIVE_LOW_EXT.ACT_LO_EXT/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_IN_cdc_to_i_1/O
                         net (fo=1, routed)           0.358     3.346    cable_delay_tester_i/reset_rhd/U0/EXT_LPF/ACTIVE_LOW_EXT.ACT_LO_EXT/exr_d1
    SLICE_X28Y60         FDRE                                         r  cable_delay_tester_i/reset_rhd/U0/EXT_LPF/ACTIVE_LOW_EXT.ACT_LO_EXT/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_IN_cdc_to/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_18M_cable_delay_tester_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFG_PS_X0Y77        BUFG_PS                      0.000     0.000 r  cable_delay_tester_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=5884, routed)        2.487     2.487    cable_delay_tester_i/clk_wiz_0/inst/clk_in1
    MMCM_X0Y3            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                      0.739     3.226 r  cable_delay_tester_i/clk_wiz_0/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.307     3.533    cable_delay_tester_i/clk_wiz_0/inst/clk_18M_cable_delay_tester_clk_wiz_0_0
    BUFGCE_X0Y76         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.039     3.572 r  cable_delay_tester_i/clk_wiz_0/inst/clkout1_buf/O
    X1Y0 (CLOCK_ROOT)    net (fo=132, routed)         2.347     5.919    cable_delay_tester_i/reset_rhd/U0/EXT_LPF/ACTIVE_LOW_EXT.ACT_LO_EXT/slowest_sync_clk
    SLICE_X28Y60         FDRE                                         r  cable_delay_tester_i/reset_rhd/U0/EXT_LPF/ACTIVE_LOW_EXT.ACT_LO_EXT/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_IN_cdc_to/C





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 cable_delay_tester_i/zynq_ultra_ps_e_0/inst/PS8_i/EMIOGPIOO[95]
                            (internal pin)
  Destination:            cable_delay_tester_i/reset_rhd/U0/EXT_LPF/ACTIVE_LOW_EXT.ACT_LO_EXT/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_IN_cdc_to/D
                            (rising edge-triggered cell FDRE clocked by clk_18M_cable_delay_tester_clk_wiz_0_0  {rise@0.000ns fall@27.782ns period=55.565ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.376ns  (logic 0.024ns (1.744%)  route 1.352ns (98.256%))
  Logic Levels:           1  (LUT1=1)
  Clock Uncertainty:      0.359ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.196ns
    Phase Error              (PE):    0.258ns
  Clock Net Delay (Destination): 1.567ns (routing 0.896ns, distribution 0.671ns)
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    PS8_X0Y0             PS8                          0.000     0.000 f  cable_delay_tester_i/zynq_ultra_ps_e_0/inst/PS8_i/EMIOGPIOO[95]
                         net (fo=2, routed)           1.238     1.238    cable_delay_tester_i/reset_rhd/U0/EXT_LPF/ACTIVE_LOW_EXT.ACT_LO_EXT/ext_reset_in
    SLICE_X28Y60         LUT1 (Prop_A5LUT_SLICEM_I0_O)
                                                      0.024     1.262 r  cable_delay_tester_i/reset_rhd/U0/EXT_LPF/ACTIVE_LOW_EXT.ACT_LO_EXT/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_IN_cdc_to_i_1/O
                         net (fo=1, routed)           0.114     1.376    cable_delay_tester_i/reset_rhd/U0/EXT_LPF/ACTIVE_LOW_EXT.ACT_LO_EXT/exr_d1
    SLICE_X28Y60         FDRE                                         r  cable_delay_tester_i/reset_rhd/U0/EXT_LPF/ACTIVE_LOW_EXT.ACT_LO_EXT/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_IN_cdc_to/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_18M_cable_delay_tester_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFG_PS_X0Y77        BUFG_PS                      0.000     0.000 r  cable_delay_tester_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=5884, routed)        1.645     1.645    cable_delay_tester_i/clk_wiz_0/inst/clk_in1
    MMCM_X0Y3            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                     -0.079     1.566 r  cable_delay_tester_i/clk_wiz_0/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.204     1.770    cable_delay_tester_i/clk_wiz_0/inst/clk_18M_cable_delay_tester_clk_wiz_0_0
    BUFGCE_X0Y76         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.026     1.796 r  cable_delay_tester_i/clk_wiz_0/inst/clkout1_buf/O
    X1Y0 (CLOCK_ROOT)    net (fo=132, routed)         1.567     3.363    cable_delay_tester_i/reset_rhd/U0/EXT_LPF/ACTIVE_LOW_EXT.ACT_LO_EXT/slowest_sync_clk
    SLICE_X28Y60         FDRE                                         r  cable_delay_tester_i/reset_rhd/U0/EXT_LPF/ACTIVE_LOW_EXT.ACT_LO_EXT/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_IN_cdc_to/C





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  
  To Clock:  clk_39M_cable_delay_tester_clk_wiz_0_0

Max Delay             1 Endpoint
Min Delay             1 Endpoint
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 cable_delay_tester_i/zynq_ultra_ps_e_0/inst/PS8_i/EMIOGPIOO[95]
                            (internal pin)
  Destination:            cable_delay_tester_i/reset_rhs/U0/EXT_LPF/ACTIVE_LOW_EXT.ACT_LO_EXT/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_IN_cdc_to/D
                            (rising edge-triggered cell FDRE clocked by clk_39M_cable_delay_tester_clk_wiz_0_0  {rise@0.000ns fall@12.816ns period=25.632ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        3.275ns  (logic 0.083ns (2.534%)  route 3.192ns (97.466%))
  Logic Levels:           1  (LUT1=1)
  Clock Uncertainty:      0.345ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.167ns
    Phase Error              (PE):    0.258ns
  Clock Net Delay (Destination): 2.398ns (routing 1.460ns, distribution 0.938ns)
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    PS8_X0Y0             PS8                          0.000     0.000 f  cable_delay_tester_i/zynq_ultra_ps_e_0/inst/PS8_i/EMIOGPIOO[95]
                         net (fo=2, routed)           2.893     2.893    cable_delay_tester_i/reset_rhs/U0/EXT_LPF/ACTIVE_LOW_EXT.ACT_LO_EXT/ext_reset_in
    SLICE_X28Y60         LUT1 (Prop_A6LUT_SLICEM_I0_O)
                                                      0.083     2.976 r  cable_delay_tester_i/reset_rhs/U0/EXT_LPF/ACTIVE_LOW_EXT.ACT_LO_EXT/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_IN_cdc_to_i_1/O
                         net (fo=1, routed)           0.299     3.275    cable_delay_tester_i/reset_rhs/U0/EXT_LPF/ACTIVE_LOW_EXT.ACT_LO_EXT/exr_d1
    SLICE_X28Y59         FDRE                                         r  cable_delay_tester_i/reset_rhs/U0/EXT_LPF/ACTIVE_LOW_EXT.ACT_LO_EXT/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_IN_cdc_to/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_39M_cable_delay_tester_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFG_PS_X0Y77        BUFG_PS                      0.000     0.000 r  cable_delay_tester_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=5884, routed)        2.487     2.487    cable_delay_tester_i/clk_wiz_0/inst/clk_in1
    MMCM_X0Y3            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT1)
                                                      0.739     3.226 r  cable_delay_tester_i/clk_wiz_0/inst/mmcme4_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.313     3.539    cable_delay_tester_i/clk_wiz_0/inst/clk_39M_cable_delay_tester_clk_wiz_0_0
    BUFGCE_X0Y89         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.039     3.578 r  cable_delay_tester_i/clk_wiz_0/inst/clkout2_buf/O
    X1Y0 (CLOCK_ROOT)    net (fo=1669, routed)        2.398     5.976    cable_delay_tester_i/reset_rhs/U0/EXT_LPF/ACTIVE_LOW_EXT.ACT_LO_EXT/slowest_sync_clk
    SLICE_X28Y59         FDRE                                         r  cable_delay_tester_i/reset_rhs/U0/EXT_LPF/ACTIVE_LOW_EXT.ACT_LO_EXT/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_IN_cdc_to/C





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 cable_delay_tester_i/zynq_ultra_ps_e_0/inst/PS8_i/EMIOGPIOO[95]
                            (internal pin)
  Destination:            cable_delay_tester_i/reset_rhs/U0/EXT_LPF/ACTIVE_LOW_EXT.ACT_LO_EXT/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_IN_cdc_to/D
                            (rising edge-triggered cell FDRE clocked by clk_39M_cable_delay_tester_clk_wiz_0_0  {rise@0.000ns fall@12.816ns period=25.632ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.370ns  (logic 0.037ns (2.701%)  route 1.333ns (97.299%))
  Logic Levels:           1  (LUT1=1)
  Clock Uncertainty:      0.345ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.167ns
    Phase Error              (PE):    0.258ns
  Clock Net Delay (Destination): 1.593ns (routing 0.959ns, distribution 0.634ns)
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    PS8_X0Y0             PS8                          0.000     0.000 f  cable_delay_tester_i/zynq_ultra_ps_e_0/inst/PS8_i/EMIOGPIOO[95]
                         net (fo=2, routed)           1.238     1.238    cable_delay_tester_i/reset_rhs/U0/EXT_LPF/ACTIVE_LOW_EXT.ACT_LO_EXT/ext_reset_in
    SLICE_X28Y60         LUT1 (Prop_A6LUT_SLICEM_I0_O)
                                                      0.037     1.275 r  cable_delay_tester_i/reset_rhs/U0/EXT_LPF/ACTIVE_LOW_EXT.ACT_LO_EXT/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_IN_cdc_to_i_1/O
                         net (fo=1, routed)           0.095     1.370    cable_delay_tester_i/reset_rhs/U0/EXT_LPF/ACTIVE_LOW_EXT.ACT_LO_EXT/exr_d1
    SLICE_X28Y59         FDRE                                         r  cable_delay_tester_i/reset_rhs/U0/EXT_LPF/ACTIVE_LOW_EXT.ACT_LO_EXT/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_IN_cdc_to/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_39M_cable_delay_tester_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFG_PS_X0Y77        BUFG_PS                      0.000     0.000 r  cable_delay_tester_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=5884, routed)        1.645     1.645    cable_delay_tester_i/clk_wiz_0/inst/clk_in1
    MMCM_X0Y3            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT1)
                                                     -0.079     1.566 r  cable_delay_tester_i/clk_wiz_0/inst/mmcme4_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.208     1.774    cable_delay_tester_i/clk_wiz_0/inst/clk_39M_cable_delay_tester_clk_wiz_0_0
    BUFGCE_X0Y89         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.026     1.800 r  cable_delay_tester_i/clk_wiz_0/inst/clkout2_buf/O
    X1Y0 (CLOCK_ROOT)    net (fo=1669, routed)        1.593     3.393    cable_delay_tester_i/reset_rhs/U0/EXT_LPF/ACTIVE_LOW_EXT.ACT_LO_EXT/slowest_sync_clk
    SLICE_X28Y59         FDRE                                         r  cable_delay_tester_i/reset_rhs/U0/EXT_LPF/ACTIVE_LOW_EXT.ACT_LO_EXT/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_IN_cdc_to/C





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  clk_pl_0
  To Clock:  clk_39M_cable_delay_tester_clk_wiz_0_0

Max Delay            37 Endpoints
Min Delay            61 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 cable_delay_tester_i/jtag_axi_0/inst/jtag_axi_engine_u/tx_fifo_i/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_63_14_20/RAMG/CLK
                            (rising edge-triggered cell RAMD64E clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            cable_delay_tester_i/jtag_axi_0/inst/jtag_axi_engine_u/tx_fifo_i/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/gpr1.dout_i_reg[20]/D
                            (rising edge-triggered cell FDRE clocked by clk_39M_cable_delay_tester_clk_wiz_0_0  {rise@0.000ns fall@12.816ns period=25.632ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        1.351ns  (logic 0.555ns (41.081%)  route 0.796ns (58.919%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        2.766ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.956ns
    Source Clock Delay      (SCD):    3.190ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.360ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.192ns
    Phase Error              (PE):    0.258ns
  Clock Net Delay (Source):      2.923ns (routing 1.576ns, distribution 1.347ns)
  Clock Net Delay (Destination): 2.378ns (routing 1.460ns, distribution 0.918ns)
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  cable_delay_tester_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.229     0.229    cable_delay_tester_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y77        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.038     0.267 r  cable_delay_tester_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X1Y1 (CLOCK_ROOT)    net (fo=5884, routed)        2.923     3.190    cable_delay_tester_i/jtag_axi_0/inst/jtag_axi_engine_u/tx_fifo_i/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_63_14_20/WCLK
    SLICE_X38Y32         RAMD64E                                      r  cable_delay_tester_i/jtag_axi_0/inst/jtag_axi_engine_u/tx_fifo_i/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_63_14_20/RAMG/CLK
  -------------------------------------------------------------------    -------------------
    SLICE_X38Y32         RAMD64E (Prop_G6LUT_SLICEM_CLK_O)
                                                      0.418     3.608 r  cable_delay_tester_i/jtag_axi_0/inst/jtag_axi_engine_u/tx_fifo_i/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_63_14_20/RAMG/O
                         net (fo=1, routed)           0.715     4.323    cable_delay_tester_i/jtag_axi_0/inst/jtag_axi_engine_u/tx_fifo_i/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_63_14_20_n_6
    SLICE_X40Y29         LUT6 (Prop_B6LUT_SLICEM_I5_O)
                                                      0.137     4.460 r  cable_delay_tester_i/jtag_axi_0/inst/jtag_axi_engine_u/tx_fifo_i/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/gpr1.dout_i[20]_i_1/O
                         net (fo=1, routed)           0.081     4.541    cable_delay_tester_i/jtag_axi_0/inst/jtag_axi_engine_u/tx_fifo_i/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/dout_i0[20]
    SLICE_X40Y29         FDRE                                         r  cable_delay_tester_i/jtag_axi_0/inst/jtag_axi_engine_u/tx_fifo_i/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/gpr1.dout_i_reg[20]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_39M_cable_delay_tester_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFG_PS_X0Y77        BUFG_PS                      0.000     0.000 r  cable_delay_tester_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=5884, routed)        2.487     2.487    cable_delay_tester_i/clk_wiz_0/inst/clk_in1
    MMCM_X0Y3            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT1)
                                                      0.739     3.226 r  cable_delay_tester_i/clk_wiz_0/inst/mmcme4_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.313     3.539    cable_delay_tester_i/clk_wiz_0/inst/clk_39M_cable_delay_tester_clk_wiz_0_0
    BUFGCE_X0Y89         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.039     3.578 r  cable_delay_tester_i/clk_wiz_0/inst/clkout2_buf/O
    X1Y0 (CLOCK_ROOT)    net (fo=1669, routed)        2.378     5.956    cable_delay_tester_i/jtag_axi_0/inst/jtag_axi_engine_u/tx_fifo_i/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/gpr1.dout_i_reg[0]_0
    SLICE_X40Y29         FDRE                                         r  cable_delay_tester_i/jtag_axi_0/inst/jtag_axi_engine_u/tx_fifo_i/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/gpr1.dout_i_reg[20]/C

Slack:                    inf
  Source:                 cable_delay_tester_i/jtag_axi_0/inst/jtag_axi_engine_u/tx_fifo_i/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_63_21_27/RAMC/CLK
                            (rising edge-triggered cell RAMD64E clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            cable_delay_tester_i/jtag_axi_0/inst/jtag_axi_engine_u/tx_fifo_i/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/gpr1.dout_i_reg[23]/D
                            (rising edge-triggered cell FDRE clocked by clk_39M_cable_delay_tester_clk_wiz_0_0  {rise@0.000ns fall@12.816ns period=25.632ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        1.123ns  (logic 0.654ns (58.237%)  route 0.469ns (41.763%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        2.747ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    6.027ns
    Source Clock Delay      (SCD):    3.280ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.360ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.192ns
    Phase Error              (PE):    0.258ns
  Clock Net Delay (Source):      3.013ns (routing 1.576ns, distribution 1.437ns)
  Clock Net Delay (Destination): 2.449ns (routing 1.460ns, distribution 0.989ns)
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  cable_delay_tester_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.229     0.229    cable_delay_tester_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y77        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.038     0.267 r  cable_delay_tester_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X1Y1 (CLOCK_ROOT)    net (fo=5884, routed)        3.013     3.280    cable_delay_tester_i/jtag_axi_0/inst/jtag_axi_engine_u/tx_fifo_i/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_63_21_27/WCLK
    SLICE_X41Y32         RAMD64E                                      r  cable_delay_tester_i/jtag_axi_0/inst/jtag_axi_engine_u/tx_fifo_i/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_63_21_27/RAMC/CLK
  -------------------------------------------------------------------    -------------------
    SLICE_X41Y32         RAMD64E (Prop_C6LUT_SLICEM_CLK_O)
                                                      0.433     3.713 r  cable_delay_tester_i/jtag_axi_0/inst/jtag_axi_engine_u/tx_fifo_i/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_63_21_27/RAMC/O
                         net (fo=1, routed)           0.400     4.113    cable_delay_tester_i/jtag_axi_0/inst/jtag_axi_engine_u/tx_fifo_i/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_63_21_27_n_2
    SLICE_X42Y31         LUT6 (Prop_C6LUT_SLICEL_I5_O)
                                                      0.221     4.334 r  cable_delay_tester_i/jtag_axi_0/inst/jtag_axi_engine_u/tx_fifo_i/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/gpr1.dout_i[23]_i_1/O
                         net (fo=1, routed)           0.069     4.403    cable_delay_tester_i/jtag_axi_0/inst/jtag_axi_engine_u/tx_fifo_i/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/dout_i0[23]
    SLICE_X42Y31         FDRE                                         r  cable_delay_tester_i/jtag_axi_0/inst/jtag_axi_engine_u/tx_fifo_i/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/gpr1.dout_i_reg[23]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_39M_cable_delay_tester_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFG_PS_X0Y77        BUFG_PS                      0.000     0.000 r  cable_delay_tester_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=5884, routed)        2.487     2.487    cable_delay_tester_i/clk_wiz_0/inst/clk_in1
    MMCM_X0Y3            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT1)
                                                      0.739     3.226 r  cable_delay_tester_i/clk_wiz_0/inst/mmcme4_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.313     3.539    cable_delay_tester_i/clk_wiz_0/inst/clk_39M_cable_delay_tester_clk_wiz_0_0
    BUFGCE_X0Y89         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.039     3.578 r  cable_delay_tester_i/clk_wiz_0/inst/clkout2_buf/O
    X1Y0 (CLOCK_ROOT)    net (fo=1669, routed)        2.449     6.027    cable_delay_tester_i/jtag_axi_0/inst/jtag_axi_engine_u/tx_fifo_i/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/gpr1.dout_i_reg[0]_0
    SLICE_X42Y31         FDRE                                         r  cable_delay_tester_i/jtag_axi_0/inst/jtag_axi_engine_u/tx_fifo_i/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/gpr1.dout_i_reg[23]/C

Slack:                    inf
  Source:                 cable_delay_tester_i/jtag_axi_0/inst/jtag_axi_engine_u/tx_fifo_i/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_63_0_6/RAMC/CLK
                            (rising edge-triggered cell RAMD64E clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            cable_delay_tester_i/jtag_axi_0/inst/jtag_axi_engine_u/tx_fifo_i/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/gpr1.dout_i_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by clk_39M_cable_delay_tester_clk_wiz_0_0  {rise@0.000ns fall@12.816ns period=25.632ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        1.147ns  (logic 0.514ns (44.813%)  route 0.633ns (55.187%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        2.707ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.948ns
    Source Clock Delay      (SCD):    3.241ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.360ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.192ns
    Phase Error              (PE):    0.258ns
  Clock Net Delay (Source):      2.974ns (routing 1.576ns, distribution 1.398ns)
  Clock Net Delay (Destination): 2.370ns (routing 1.460ns, distribution 0.910ns)
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  cable_delay_tester_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.229     0.229    cable_delay_tester_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y77        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.038     0.267 r  cable_delay_tester_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X1Y1 (CLOCK_ROOT)    net (fo=5884, routed)        2.974     3.241    cable_delay_tester_i/jtag_axi_0/inst/jtag_axi_engine_u/tx_fifo_i/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_63_0_6/WCLK
    SLICE_X38Y36         RAMD64E                                      r  cable_delay_tester_i/jtag_axi_0/inst/jtag_axi_engine_u/tx_fifo_i/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_63_0_6/RAMC/CLK
  -------------------------------------------------------------------    -------------------
    SLICE_X38Y36         RAMD64E (Prop_C6LUT_SLICEM_CLK_O)
                                                      0.433     3.674 r  cable_delay_tester_i/jtag_axi_0/inst/jtag_axi_engine_u/tx_fifo_i/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_63_0_6/RAMC/O
                         net (fo=1, routed)           0.564     4.238    cable_delay_tester_i/jtag_axi_0/inst/jtag_axi_engine_u/tx_fifo_i/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_63_0_6_n_2
    SLICE_X39Y35         LUT6 (Prop_C6LUT_SLICEL_I5_O)
                                                      0.081     4.319 r  cable_delay_tester_i/jtag_axi_0/inst/jtag_axi_engine_u/tx_fifo_i/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/gpr1.dout_i[2]_i_1/O
                         net (fo=1, routed)           0.069     4.388    cable_delay_tester_i/jtag_axi_0/inst/jtag_axi_engine_u/tx_fifo_i/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/dout_i0[2]
    SLICE_X39Y35         FDRE                                         r  cable_delay_tester_i/jtag_axi_0/inst/jtag_axi_engine_u/tx_fifo_i/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/gpr1.dout_i_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_39M_cable_delay_tester_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFG_PS_X0Y77        BUFG_PS                      0.000     0.000 r  cable_delay_tester_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=5884, routed)        2.487     2.487    cable_delay_tester_i/clk_wiz_0/inst/clk_in1
    MMCM_X0Y3            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT1)
                                                      0.739     3.226 r  cable_delay_tester_i/clk_wiz_0/inst/mmcme4_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.313     3.539    cable_delay_tester_i/clk_wiz_0/inst/clk_39M_cable_delay_tester_clk_wiz_0_0
    BUFGCE_X0Y89         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.039     3.578 r  cable_delay_tester_i/clk_wiz_0/inst/clkout2_buf/O
    X1Y0 (CLOCK_ROOT)    net (fo=1669, routed)        2.370     5.948    cable_delay_tester_i/jtag_axi_0/inst/jtag_axi_engine_u/tx_fifo_i/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/gpr1.dout_i_reg[0]_0
    SLICE_X39Y35         FDRE                                         r  cable_delay_tester_i/jtag_axi_0/inst/jtag_axi_engine_u/tx_fifo_i/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/gpr1.dout_i_reg[2]/C

Slack:                    inf
  Source:                 cable_delay_tester_i/jtag_axi_0/inst/jtag_axi_engine_u/tx_fifo_i/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_63_21_27/RAMA/CLK
                            (rising edge-triggered cell RAMD64E clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            cable_delay_tester_i/jtag_axi_0/inst/jtag_axi_engine_u/tx_fifo_i/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/gpr1.dout_i_reg[21]/D
                            (rising edge-triggered cell FDRE clocked by clk_39M_cable_delay_tester_clk_wiz_0_0  {rise@0.000ns fall@12.816ns period=25.632ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        1.107ns  (logic 0.580ns (52.394%)  route 0.527ns (47.606%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        2.673ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.953ns
    Source Clock Delay      (SCD):    3.280ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.360ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.192ns
    Phase Error              (PE):    0.258ns
  Clock Net Delay (Source):      3.013ns (routing 1.576ns, distribution 1.437ns)
  Clock Net Delay (Destination): 2.375ns (routing 1.460ns, distribution 0.915ns)
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  cable_delay_tester_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.229     0.229    cable_delay_tester_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y77        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.038     0.267 r  cable_delay_tester_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X1Y1 (CLOCK_ROOT)    net (fo=5884, routed)        3.013     3.280    cable_delay_tester_i/jtag_axi_0/inst/jtag_axi_engine_u/tx_fifo_i/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_63_21_27/WCLK
    SLICE_X41Y32         RAMD64E                                      r  cable_delay_tester_i/jtag_axi_0/inst/jtag_axi_engine_u/tx_fifo_i/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_63_21_27/RAMA/CLK
  -------------------------------------------------------------------    -------------------
    SLICE_X41Y32         RAMD64E (Prop_A6LUT_SLICEM_CLK_O)
                                                      0.430     3.710 r  cable_delay_tester_i/jtag_axi_0/inst/jtag_axi_engine_u/tx_fifo_i/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_63_21_27/RAMA/O
                         net (fo=1, routed)           0.458     4.168    cable_delay_tester_i/jtag_axi_0/inst/jtag_axi_engine_u/tx_fifo_i/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_63_21_27_n_0
    SLICE_X39Y29         LUT6 (Prop_C6LUT_SLICEL_I5_O)
                                                      0.150     4.318 r  cable_delay_tester_i/jtag_axi_0/inst/jtag_axi_engine_u/tx_fifo_i/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/gpr1.dout_i[21]_i_1/O
                         net (fo=1, routed)           0.069     4.387    cable_delay_tester_i/jtag_axi_0/inst/jtag_axi_engine_u/tx_fifo_i/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/dout_i0[21]
    SLICE_X39Y29         FDRE                                         r  cable_delay_tester_i/jtag_axi_0/inst/jtag_axi_engine_u/tx_fifo_i/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/gpr1.dout_i_reg[21]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_39M_cable_delay_tester_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFG_PS_X0Y77        BUFG_PS                      0.000     0.000 r  cable_delay_tester_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=5884, routed)        2.487     2.487    cable_delay_tester_i/clk_wiz_0/inst/clk_in1
    MMCM_X0Y3            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT1)
                                                      0.739     3.226 r  cable_delay_tester_i/clk_wiz_0/inst/mmcme4_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.313     3.539    cable_delay_tester_i/clk_wiz_0/inst/clk_39M_cable_delay_tester_clk_wiz_0_0
    BUFGCE_X0Y89         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.039     3.578 r  cable_delay_tester_i/clk_wiz_0/inst/clkout2_buf/O
    X1Y0 (CLOCK_ROOT)    net (fo=1669, routed)        2.375     5.953    cable_delay_tester_i/jtag_axi_0/inst/jtag_axi_engine_u/tx_fifo_i/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/gpr1.dout_i_reg[0]_0
    SLICE_X39Y29         FDRE                                         r  cable_delay_tester_i/jtag_axi_0/inst/jtag_axi_engine_u/tx_fifo_i/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/gpr1.dout_i_reg[21]/C

Slack:                    inf
  Source:                 cable_delay_tester_i/jtag_axi_0/inst/jtag_axi_engine_u/tx_fifo_i/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_64_127_14_20/RAMD/CLK
                            (rising edge-triggered cell RAMD64E clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            cable_delay_tester_i/jtag_axi_0/inst/jtag_axi_engine_u/tx_fifo_i/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/gpr1.dout_i_reg[17]/D
                            (rising edge-triggered cell FDRE clocked by clk_39M_cable_delay_tester_clk_wiz_0_0  {rise@0.000ns fall@12.816ns period=25.632ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        1.146ns  (logic 0.577ns (50.349%)  route 0.569ns (49.651%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        2.765ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.956ns
    Source Clock Delay      (SCD):    3.191ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.360ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.192ns
    Phase Error              (PE):    0.258ns
  Clock Net Delay (Source):      2.924ns (routing 1.576ns, distribution 1.348ns)
  Clock Net Delay (Destination): 2.378ns (routing 1.460ns, distribution 0.918ns)
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  cable_delay_tester_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.229     0.229    cable_delay_tester_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y77        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.038     0.267 r  cable_delay_tester_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X1Y1 (CLOCK_ROOT)    net (fo=5884, routed)        2.924     3.191    cable_delay_tester_i/jtag_axi_0/inst/jtag_axi_engine_u/tx_fifo_i/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_64_127_14_20/WCLK
    SLICE_X40Y32         RAMD64E                                      r  cable_delay_tester_i/jtag_axi_0/inst/jtag_axi_engine_u/tx_fifo_i/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_64_127_14_20/RAMD/CLK
  -------------------------------------------------------------------    -------------------
    SLICE_X40Y32         RAMD64E (Prop_D6LUT_SLICEM_CLK_O)
                                                      0.426     3.617 r  cable_delay_tester_i/jtag_axi_0/inst/jtag_axi_engine_u/tx_fifo_i/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_64_127_14_20/RAMD/O
                         net (fo=1, routed)           0.473     4.090    cable_delay_tester_i/jtag_axi_0/inst/jtag_axi_engine_u/tx_fifo_i/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_64_127_14_20_n_3
    SLICE_X40Y29         LUT6 (Prop_D6LUT_SLICEM_I3_O)
                                                      0.151     4.241 r  cable_delay_tester_i/jtag_axi_0/inst/jtag_axi_engine_u/tx_fifo_i/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/gpr1.dout_i[17]_i_1/O
                         net (fo=1, routed)           0.096     4.337    cable_delay_tester_i/jtag_axi_0/inst/jtag_axi_engine_u/tx_fifo_i/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/dout_i0[17]
    SLICE_X40Y29         FDRE                                         r  cable_delay_tester_i/jtag_axi_0/inst/jtag_axi_engine_u/tx_fifo_i/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/gpr1.dout_i_reg[17]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_39M_cable_delay_tester_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFG_PS_X0Y77        BUFG_PS                      0.000     0.000 r  cable_delay_tester_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=5884, routed)        2.487     2.487    cable_delay_tester_i/clk_wiz_0/inst/clk_in1
    MMCM_X0Y3            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT1)
                                                      0.739     3.226 r  cable_delay_tester_i/clk_wiz_0/inst/mmcme4_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.313     3.539    cable_delay_tester_i/clk_wiz_0/inst/clk_39M_cable_delay_tester_clk_wiz_0_0
    BUFGCE_X0Y89         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.039     3.578 r  cable_delay_tester_i/clk_wiz_0/inst/clkout2_buf/O
    X1Y0 (CLOCK_ROOT)    net (fo=1669, routed)        2.378     5.956    cable_delay_tester_i/jtag_axi_0/inst/jtag_axi_engine_u/tx_fifo_i/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/gpr1.dout_i_reg[0]_0
    SLICE_X40Y29         FDRE                                         r  cable_delay_tester_i/jtag_axi_0/inst/jtag_axi_engine_u/tx_fifo_i/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/gpr1.dout_i_reg[17]/C

Slack:                    inf
  Source:                 cable_delay_tester_i/jtag_axi_0/inst/jtag_axi_engine_u/tx_fifo_i/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_192_255_21_27/RAME/CLK
                            (rising edge-triggered cell RAMD64E clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            cable_delay_tester_i/jtag_axi_0/inst/jtag_axi_engine_u/tx_fifo_i/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/gpr1.dout_i_reg[25]/D
                            (rising edge-triggered cell FDRE clocked by clk_39M_cable_delay_tester_clk_wiz_0_0  {rise@0.000ns fall@12.816ns period=25.632ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        1.037ns  (logic 0.611ns (58.920%)  route 0.426ns (41.080%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        2.645ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.937ns
    Source Clock Delay      (SCD):    3.292ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.360ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.192ns
    Phase Error              (PE):    0.258ns
  Clock Net Delay (Source):      3.025ns (routing 1.576ns, distribution 1.449ns)
  Clock Net Delay (Destination): 2.359ns (routing 1.460ns, distribution 0.899ns)
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  cable_delay_tester_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.229     0.229    cable_delay_tester_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y77        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.038     0.267 r  cable_delay_tester_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X1Y1 (CLOCK_ROOT)    net (fo=5884, routed)        3.025     3.292    cable_delay_tester_i/jtag_axi_0/inst/jtag_axi_engine_u/tx_fifo_i/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_192_255_21_27/WCLK
    SLICE_X41Y30         RAMD64E                                      r  cable_delay_tester_i/jtag_axi_0/inst/jtag_axi_engine_u/tx_fifo_i/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_192_255_21_27/RAME/CLK
  -------------------------------------------------------------------    -------------------
    SLICE_X41Y30         RAMD64E (Prop_E6LUT_SLICEM_CLK_O)
                                                      0.424     3.716 r  cable_delay_tester_i/jtag_axi_0/inst/jtag_axi_engine_u/tx_fifo_i/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_192_255_21_27/RAME/O
                         net (fo=1, routed)           0.357     4.073    cable_delay_tester_i/jtag_axi_0/inst/jtag_axi_engine_u/tx_fifo_i/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_192_255_21_27_n_4
    SLICE_X39Y31         LUT6 (Prop_C6LUT_SLICEL_I0_O)
                                                      0.187     4.260 r  cable_delay_tester_i/jtag_axi_0/inst/jtag_axi_engine_u/tx_fifo_i/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/gpr1.dout_i[25]_i_1/O
                         net (fo=1, routed)           0.069     4.329    cable_delay_tester_i/jtag_axi_0/inst/jtag_axi_engine_u/tx_fifo_i/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/dout_i0[25]
    SLICE_X39Y31         FDRE                                         r  cable_delay_tester_i/jtag_axi_0/inst/jtag_axi_engine_u/tx_fifo_i/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/gpr1.dout_i_reg[25]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_39M_cable_delay_tester_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFG_PS_X0Y77        BUFG_PS                      0.000     0.000 r  cable_delay_tester_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=5884, routed)        2.487     2.487    cable_delay_tester_i/clk_wiz_0/inst/clk_in1
    MMCM_X0Y3            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT1)
                                                      0.739     3.226 r  cable_delay_tester_i/clk_wiz_0/inst/mmcme4_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.313     3.539    cable_delay_tester_i/clk_wiz_0/inst/clk_39M_cable_delay_tester_clk_wiz_0_0
    BUFGCE_X0Y89         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.039     3.578 r  cable_delay_tester_i/clk_wiz_0/inst/clkout2_buf/O
    X1Y0 (CLOCK_ROOT)    net (fo=1669, routed)        2.359     5.937    cable_delay_tester_i/jtag_axi_0/inst/jtag_axi_engine_u/tx_fifo_i/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/gpr1.dout_i_reg[0]_0
    SLICE_X39Y31         FDRE                                         r  cable_delay_tester_i/jtag_axi_0/inst/jtag_axi_engine_u/tx_fifo_i/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/gpr1.dout_i_reg[25]/C

Slack:                    inf
  Source:                 cable_delay_tester_i/jtag_axi_0/inst/jtag_axi_engine_u/tx_fifo_i/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_63_14_20/RAMF/CLK
                            (rising edge-triggered cell RAMD64E clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            cable_delay_tester_i/jtag_axi_0/inst/jtag_axi_engine_u/tx_fifo_i/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/gpr1.dout_i_reg[19]/D
                            (rising edge-triggered cell FDRE clocked by clk_39M_cable_delay_tester_clk_wiz_0_0  {rise@0.000ns fall@12.816ns period=25.632ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        1.114ns  (logic 0.485ns (43.537%)  route 0.629ns (56.463%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        2.766ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.956ns
    Source Clock Delay      (SCD):    3.190ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.360ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.192ns
    Phase Error              (PE):    0.258ns
  Clock Net Delay (Source):      2.923ns (routing 1.576ns, distribution 1.347ns)
  Clock Net Delay (Destination): 2.378ns (routing 1.460ns, distribution 0.918ns)
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  cable_delay_tester_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.229     0.229    cable_delay_tester_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y77        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.038     0.267 r  cable_delay_tester_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X1Y1 (CLOCK_ROOT)    net (fo=5884, routed)        2.923     3.190    cable_delay_tester_i/jtag_axi_0/inst/jtag_axi_engine_u/tx_fifo_i/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_63_14_20/WCLK
    SLICE_X38Y32         RAMD64E                                      r  cable_delay_tester_i/jtag_axi_0/inst/jtag_axi_engine_u/tx_fifo_i/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_63_14_20/RAMF/CLK
  -------------------------------------------------------------------    -------------------
    SLICE_X38Y32         RAMD64E (Prop_F6LUT_SLICEM_CLK_O)
                                                      0.429     3.619 r  cable_delay_tester_i/jtag_axi_0/inst/jtag_axi_engine_u/tx_fifo_i/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_63_14_20/RAMF/O
                         net (fo=1, routed)           0.534     4.153    cable_delay_tester_i/jtag_axi_0/inst/jtag_axi_engine_u/tx_fifo_i/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_63_14_20_n_5
    SLICE_X40Y29         LUT6 (Prop_C6LUT_SLICEM_I5_O)
                                                      0.056     4.209 r  cable_delay_tester_i/jtag_axi_0/inst/jtag_axi_engine_u/tx_fifo_i/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/gpr1.dout_i[19]_i_1/O
                         net (fo=1, routed)           0.095     4.304    cable_delay_tester_i/jtag_axi_0/inst/jtag_axi_engine_u/tx_fifo_i/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/dout_i0[19]
    SLICE_X40Y29         FDRE                                         r  cable_delay_tester_i/jtag_axi_0/inst/jtag_axi_engine_u/tx_fifo_i/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/gpr1.dout_i_reg[19]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_39M_cable_delay_tester_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFG_PS_X0Y77        BUFG_PS                      0.000     0.000 r  cable_delay_tester_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=5884, routed)        2.487     2.487    cable_delay_tester_i/clk_wiz_0/inst/clk_in1
    MMCM_X0Y3            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT1)
                                                      0.739     3.226 r  cable_delay_tester_i/clk_wiz_0/inst/mmcme4_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.313     3.539    cable_delay_tester_i/clk_wiz_0/inst/clk_39M_cable_delay_tester_clk_wiz_0_0
    BUFGCE_X0Y89         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.039     3.578 r  cable_delay_tester_i/clk_wiz_0/inst/clkout2_buf/O
    X1Y0 (CLOCK_ROOT)    net (fo=1669, routed)        2.378     5.956    cable_delay_tester_i/jtag_axi_0/inst/jtag_axi_engine_u/tx_fifo_i/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/gpr1.dout_i_reg[0]_0
    SLICE_X40Y29         FDRE                                         r  cable_delay_tester_i/jtag_axi_0/inst/jtag_axi_engine_u/tx_fifo_i/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/gpr1.dout_i_reg[19]/C

Slack:                    inf
  Source:                 cable_delay_tester_i/jtag_axi_0/inst/jtag_axi_engine_u/tx_fifo_i/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_192_255_7_13/RAMD/CLK
                            (rising edge-triggered cell RAMD64E clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            cable_delay_tester_i/jtag_axi_0/inst/jtag_axi_engine_u/tx_fifo_i/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/gpr1.dout_i_reg[10]/D
                            (rising edge-triggered cell FDRE clocked by clk_39M_cable_delay_tester_clk_wiz_0_0  {rise@0.000ns fall@12.816ns period=25.632ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        1.102ns  (logic 0.578ns (52.450%)  route 0.524ns (47.550%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        2.765ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.953ns
    Source Clock Delay      (SCD):    3.188ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.360ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.192ns
    Phase Error              (PE):    0.258ns
  Clock Net Delay (Source):      2.921ns (routing 1.576ns, distribution 1.345ns)
  Clock Net Delay (Destination): 2.375ns (routing 1.460ns, distribution 0.915ns)
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  cable_delay_tester_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.229     0.229    cable_delay_tester_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y77        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.038     0.267 r  cable_delay_tester_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X1Y1 (CLOCK_ROOT)    net (fo=5884, routed)        2.921     3.188    cable_delay_tester_i/jtag_axi_0/inst/jtag_axi_engine_u/tx_fifo_i/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_192_255_7_13/WCLK
    SLICE_X40Y30         RAMD64E                                      r  cable_delay_tester_i/jtag_axi_0/inst/jtag_axi_engine_u/tx_fifo_i/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_192_255_7_13/RAMD/CLK
  -------------------------------------------------------------------    -------------------
    SLICE_X40Y30         RAMD64E (Prop_D6LUT_SLICEM_CLK_O)
                                                      0.426     3.614 r  cable_delay_tester_i/jtag_axi_0/inst/jtag_axi_engine_u/tx_fifo_i/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_192_255_7_13/RAMD/O
                         net (fo=1, routed)           0.457     4.071    cable_delay_tester_i/jtag_axi_0/inst/jtag_axi_engine_u/tx_fifo_i/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_192_255_7_13_n_3
    SLICE_X39Y29         LUT6 (Prop_D6LUT_SLICEL_I0_O)
                                                      0.152     4.223 r  cable_delay_tester_i/jtag_axi_0/inst/jtag_axi_engine_u/tx_fifo_i/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/gpr1.dout_i[10]_i_1/O
                         net (fo=1, routed)           0.067     4.290    cable_delay_tester_i/jtag_axi_0/inst/jtag_axi_engine_u/tx_fifo_i/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/dout_i0[10]
    SLICE_X39Y29         FDRE                                         r  cable_delay_tester_i/jtag_axi_0/inst/jtag_axi_engine_u/tx_fifo_i/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/gpr1.dout_i_reg[10]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_39M_cable_delay_tester_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFG_PS_X0Y77        BUFG_PS                      0.000     0.000 r  cable_delay_tester_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=5884, routed)        2.487     2.487    cable_delay_tester_i/clk_wiz_0/inst/clk_in1
    MMCM_X0Y3            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT1)
                                                      0.739     3.226 r  cable_delay_tester_i/clk_wiz_0/inst/mmcme4_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.313     3.539    cable_delay_tester_i/clk_wiz_0/inst/clk_39M_cable_delay_tester_clk_wiz_0_0
    BUFGCE_X0Y89         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.039     3.578 r  cable_delay_tester_i/clk_wiz_0/inst/clkout2_buf/O
    X1Y0 (CLOCK_ROOT)    net (fo=1669, routed)        2.375     5.953    cable_delay_tester_i/jtag_axi_0/inst/jtag_axi_engine_u/tx_fifo_i/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/gpr1.dout_i_reg[0]_0
    SLICE_X39Y29         FDRE                                         r  cable_delay_tester_i/jtag_axi_0/inst/jtag_axi_engine_u/tx_fifo_i/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/gpr1.dout_i_reg[10]/C

Slack:                    inf
  Source:                 cable_delay_tester_i/jtag_axi_0/inst/jtag_axi_engine_u/tx_fifo_i/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_63_21_27/RAMB/CLK
                            (rising edge-triggered cell RAMD64E clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            cable_delay_tester_i/jtag_axi_0/inst/jtag_axi_engine_u/tx_fifo_i/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/gpr1.dout_i_reg[22]/D
                            (rising edge-triggered cell FDRE clocked by clk_39M_cable_delay_tester_clk_wiz_0_0  {rise@0.000ns fall@12.816ns period=25.632ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        0.983ns  (logic 0.615ns (62.564%)  route 0.368ns (37.436%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        2.747ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    6.027ns
    Source Clock Delay      (SCD):    3.280ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.360ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.192ns
    Phase Error              (PE):    0.258ns
  Clock Net Delay (Source):      3.013ns (routing 1.576ns, distribution 1.437ns)
  Clock Net Delay (Destination): 2.449ns (routing 1.460ns, distribution 0.989ns)
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  cable_delay_tester_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.229     0.229    cable_delay_tester_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y77        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.038     0.267 r  cable_delay_tester_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X1Y1 (CLOCK_ROOT)    net (fo=5884, routed)        3.013     3.280    cable_delay_tester_i/jtag_axi_0/inst/jtag_axi_engine_u/tx_fifo_i/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_63_21_27/WCLK
    SLICE_X41Y32         RAMD64E                                      r  cable_delay_tester_i/jtag_axi_0/inst/jtag_axi_engine_u/tx_fifo_i/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_63_21_27/RAMB/CLK
  -------------------------------------------------------------------    -------------------
    SLICE_X41Y32         RAMD64E (Prop_B6LUT_SLICEM_CLK_O)
                                                      0.430     3.710 r  cable_delay_tester_i/jtag_axi_0/inst/jtag_axi_engine_u/tx_fifo_i/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_63_21_27/RAMB/O
                         net (fo=1, routed)           0.301     4.011    cable_delay_tester_i/jtag_axi_0/inst/jtag_axi_engine_u/tx_fifo_i/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_63_21_27_n_1
    SLICE_X42Y31         LUT6 (Prop_D6LUT_SLICEL_I5_O)
                                                      0.185     4.196 r  cable_delay_tester_i/jtag_axi_0/inst/jtag_axi_engine_u/tx_fifo_i/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/gpr1.dout_i[22]_i_1/O
                         net (fo=1, routed)           0.067     4.263    cable_delay_tester_i/jtag_axi_0/inst/jtag_axi_engine_u/tx_fifo_i/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/dout_i0[22]
    SLICE_X42Y31         FDRE                                         r  cable_delay_tester_i/jtag_axi_0/inst/jtag_axi_engine_u/tx_fifo_i/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/gpr1.dout_i_reg[22]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_39M_cable_delay_tester_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFG_PS_X0Y77        BUFG_PS                      0.000     0.000 r  cable_delay_tester_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=5884, routed)        2.487     2.487    cable_delay_tester_i/clk_wiz_0/inst/clk_in1
    MMCM_X0Y3            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT1)
                                                      0.739     3.226 r  cable_delay_tester_i/clk_wiz_0/inst/mmcme4_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.313     3.539    cable_delay_tester_i/clk_wiz_0/inst/clk_39M_cable_delay_tester_clk_wiz_0_0
    BUFGCE_X0Y89         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.039     3.578 r  cable_delay_tester_i/clk_wiz_0/inst/clkout2_buf/O
    X1Y0 (CLOCK_ROOT)    net (fo=1669, routed)        2.449     6.027    cable_delay_tester_i/jtag_axi_0/inst/jtag_axi_engine_u/tx_fifo_i/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/gpr1.dout_i_reg[0]_0
    SLICE_X42Y31         FDRE                                         r  cable_delay_tester_i/jtag_axi_0/inst/jtag_axi_engine_u/tx_fifo_i/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/gpr1.dout_i_reg[22]/C

Slack:                    inf
  Source:                 cable_delay_tester_i/jtag_axi_0/inst/jtag_axi_engine_u/tx_fifo_i/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_63_0_6/RAMD/CLK
                            (rising edge-triggered cell RAMD64E clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            cable_delay_tester_i/jtag_axi_0/inst/jtag_axi_engine_u/tx_fifo_i/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/gpr1.dout_i_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by clk_39M_cable_delay_tester_clk_wiz_0_0  {rise@0.000ns fall@12.816ns period=25.632ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        1.015ns  (logic 0.578ns (56.946%)  route 0.437ns (43.054%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        2.703ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.944ns
    Source Clock Delay      (SCD):    3.241ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.360ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.192ns
    Phase Error              (PE):    0.258ns
  Clock Net Delay (Source):      2.974ns (routing 1.576ns, distribution 1.398ns)
  Clock Net Delay (Destination): 2.366ns (routing 1.460ns, distribution 0.906ns)
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  cable_delay_tester_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.229     0.229    cable_delay_tester_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y77        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.038     0.267 r  cable_delay_tester_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X1Y1 (CLOCK_ROOT)    net (fo=5884, routed)        2.974     3.241    cable_delay_tester_i/jtag_axi_0/inst/jtag_axi_engine_u/tx_fifo_i/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_63_0_6/WCLK
    SLICE_X38Y36         RAMD64E                                      r  cable_delay_tester_i/jtag_axi_0/inst/jtag_axi_engine_u/tx_fifo_i/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_63_0_6/RAMD/CLK
  -------------------------------------------------------------------    -------------------
    SLICE_X38Y36         RAMD64E (Prop_D6LUT_SLICEM_CLK_O)
                                                      0.426     3.667 r  cable_delay_tester_i/jtag_axi_0/inst/jtag_axi_engine_u/tx_fifo_i/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_63_0_6/RAMD/O
                         net (fo=1, routed)           0.370     4.037    cable_delay_tester_i/jtag_axi_0/inst/jtag_axi_engine_u/tx_fifo_i/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_63_0_6_n_3
    SLICE_X39Y32         LUT6 (Prop_A6LUT_SLICEL_I5_O)
                                                      0.152     4.189 r  cable_delay_tester_i/jtag_axi_0/inst/jtag_axi_engine_u/tx_fifo_i/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/gpr1.dout_i[3]_i_1/O
                         net (fo=1, routed)           0.067     4.256    cable_delay_tester_i/jtag_axi_0/inst/jtag_axi_engine_u/tx_fifo_i/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/dout_i0[3]
    SLICE_X39Y32         FDRE                                         r  cable_delay_tester_i/jtag_axi_0/inst/jtag_axi_engine_u/tx_fifo_i/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/gpr1.dout_i_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_39M_cable_delay_tester_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFG_PS_X0Y77        BUFG_PS                      0.000     0.000 r  cable_delay_tester_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=5884, routed)        2.487     2.487    cable_delay_tester_i/clk_wiz_0/inst/clk_in1
    MMCM_X0Y3            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT1)
                                                      0.739     3.226 r  cable_delay_tester_i/clk_wiz_0/inst/mmcme4_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.313     3.539    cable_delay_tester_i/clk_wiz_0/inst/clk_39M_cable_delay_tester_clk_wiz_0_0
    BUFGCE_X0Y89         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.039     3.578 r  cable_delay_tester_i/clk_wiz_0/inst/clkout2_buf/O
    X1Y0 (CLOCK_ROOT)    net (fo=1669, routed)        2.366     5.944    cable_delay_tester_i/jtag_axi_0/inst/jtag_axi_engine_u/tx_fifo_i/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/gpr1.dout_i_reg[0]_0
    SLICE_X39Y32         FDRE                                         r  cable_delay_tester_i/jtag_axi_0/inst/jtag_axi_engine_u/tx_fifo_i/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/gpr1.dout_i_reg[3]/C





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 cable_delay_tester_i/jtag_axi_0/inst/jtag_axi_engine_u/tx_fifo_i/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/src_gray_ff_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            cable_delay_tester_i/jtag_axi_0/inst/jtag_axi_engine_u/tx_fifo_i/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][4]/D
                            (rising edge-triggered cell FDRE clocked by clk_39M_cable_delay_tester_clk_wiz_0_0  {rise@0.000ns fall@12.816ns period=25.632ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.152ns  (logic 0.083ns (54.605%)  route 0.069ns (45.395%))
  Logic Levels:           0  
  Clock Path Skew:        1.627ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.381ns
    Source Clock Delay      (SCD):    1.754ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.360ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.192ns
    Phase Error              (PE):    0.258ns
  Clock Net Delay (Source):      1.603ns (routing 0.881ns, distribution 0.722ns)
  Clock Net Delay (Destination): 1.581ns (routing 0.959ns, distribution 0.622ns)
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  cable_delay_tester_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.129     0.129    cable_delay_tester_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y77        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.022     0.151 r  cable_delay_tester_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X1Y1 (CLOCK_ROOT)    net (fo=5884, routed)        1.603     1.754    cable_delay_tester_i/jtag_axi_0/inst/jtag_axi_engine_u/tx_fifo_i/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/src_clk
    SLICE_X40Y38         FDRE                                         r  cable_delay_tester_i/jtag_axi_0/inst/jtag_axi_engine_u/tx_fifo_i/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/src_gray_ff_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X40Y38         FDRE (Prop_GFF_SLICEM_C_Q)
                                                      0.083     1.837 r  cable_delay_tester_i/jtag_axi_0/inst/jtag_axi_engine_u/tx_fifo_i/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/src_gray_ff_reg[4]/Q
                         net (fo=1, routed)           0.069     1.906    cable_delay_tester_i/jtag_axi_0/inst/jtag_axi_engine_u/tx_fifo_i/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/async_path[4]
    SLICE_X40Y37         FDRE                                         r  cable_delay_tester_i/jtag_axi_0/inst/jtag_axi_engine_u/tx_fifo_i/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][4]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_39M_cable_delay_tester_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFG_PS_X0Y77        BUFG_PS                      0.000     0.000 r  cable_delay_tester_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=5884, routed)        1.645     1.645    cable_delay_tester_i/clk_wiz_0/inst/clk_in1
    MMCM_X0Y3            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT1)
                                                     -0.079     1.566 r  cable_delay_tester_i/clk_wiz_0/inst/mmcme4_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.208     1.774    cable_delay_tester_i/clk_wiz_0/inst/clk_39M_cable_delay_tester_clk_wiz_0_0
    BUFGCE_X0Y89         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.026     1.800 r  cable_delay_tester_i/clk_wiz_0/inst/clkout2_buf/O
    X1Y0 (CLOCK_ROOT)    net (fo=1669, routed)        1.581     3.381    cable_delay_tester_i/jtag_axi_0/inst/jtag_axi_engine_u/tx_fifo_i/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_clk
    SLICE_X40Y37         FDRE                                         r  cable_delay_tester_i/jtag_axi_0/inst/jtag_axi_engine_u/tx_fifo_i/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][4]/C

Slack:                    inf
  Source:                 cable_delay_tester_i/jtag_axi_0/inst/jtag_axi_engine_u/tx_fifo_i/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/src_gray_ff_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            cable_delay_tester_i/jtag_axi_0/inst/jtag_axi_engine_u/tx_fifo_i/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][5]/D
                            (rising edge-triggered cell FDRE clocked by clk_39M_cable_delay_tester_clk_wiz_0_0  {rise@0.000ns fall@12.816ns period=25.632ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.152ns  (logic 0.084ns (55.263%)  route 0.068ns (44.737%))
  Logic Levels:           0  
  Clock Path Skew:        1.627ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.381ns
    Source Clock Delay      (SCD):    1.754ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.360ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.192ns
    Phase Error              (PE):    0.258ns
  Clock Net Delay (Source):      1.603ns (routing 0.881ns, distribution 0.722ns)
  Clock Net Delay (Destination): 1.581ns (routing 0.959ns, distribution 0.622ns)
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  cable_delay_tester_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.129     0.129    cable_delay_tester_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y77        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.022     0.151 r  cable_delay_tester_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X1Y1 (CLOCK_ROOT)    net (fo=5884, routed)        1.603     1.754    cable_delay_tester_i/jtag_axi_0/inst/jtag_axi_engine_u/tx_fifo_i/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/src_clk
    SLICE_X40Y38         FDRE                                         r  cable_delay_tester_i/jtag_axi_0/inst/jtag_axi_engine_u/tx_fifo_i/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/src_gray_ff_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X40Y38         FDRE (Prop_GFF2_SLICEM_C_Q)
                                                      0.084     1.838 r  cable_delay_tester_i/jtag_axi_0/inst/jtag_axi_engine_u/tx_fifo_i/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/src_gray_ff_reg[5]/Q
                         net (fo=1, routed)           0.068     1.906    cable_delay_tester_i/jtag_axi_0/inst/jtag_axi_engine_u/tx_fifo_i/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/async_path[5]
    SLICE_X40Y37         FDRE                                         r  cable_delay_tester_i/jtag_axi_0/inst/jtag_axi_engine_u/tx_fifo_i/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][5]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_39M_cable_delay_tester_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFG_PS_X0Y77        BUFG_PS                      0.000     0.000 r  cable_delay_tester_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=5884, routed)        1.645     1.645    cable_delay_tester_i/clk_wiz_0/inst/clk_in1
    MMCM_X0Y3            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT1)
                                                     -0.079     1.566 r  cable_delay_tester_i/clk_wiz_0/inst/mmcme4_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.208     1.774    cable_delay_tester_i/clk_wiz_0/inst/clk_39M_cable_delay_tester_clk_wiz_0_0
    BUFGCE_X0Y89         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.026     1.800 r  cable_delay_tester_i/clk_wiz_0/inst/clkout2_buf/O
    X1Y0 (CLOCK_ROOT)    net (fo=1669, routed)        1.581     3.381    cable_delay_tester_i/jtag_axi_0/inst/jtag_axi_engine_u/tx_fifo_i/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_clk
    SLICE_X40Y37         FDRE                                         r  cable_delay_tester_i/jtag_axi_0/inst/jtag_axi_engine_u/tx_fifo_i/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][5]/C

Slack:                    inf
  Source:                 cable_delay_tester_i/jtag_axi_0/inst/jtag_axi_engine_u/tx_fifo_i/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/src_gray_ff_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            cable_delay_tester_i/jtag_axi_0/inst/jtag_axi_engine_u/tx_fifo_i/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][3]/D
                            (rising edge-triggered cell FDRE clocked by clk_39M_cable_delay_tester_clk_wiz_0_0  {rise@0.000ns fall@12.816ns period=25.632ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.177ns  (logic 0.083ns (46.893%)  route 0.094ns (53.107%))
  Logic Levels:           0  
  Clock Path Skew:        1.622ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.376ns
    Source Clock Delay      (SCD):    1.754ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.360ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.192ns
    Phase Error              (PE):    0.258ns
  Clock Net Delay (Source):      1.603ns (routing 0.881ns, distribution 0.722ns)
  Clock Net Delay (Destination): 1.576ns (routing 0.959ns, distribution 0.617ns)
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  cable_delay_tester_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.129     0.129    cable_delay_tester_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y77        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.022     0.151 r  cable_delay_tester_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X1Y1 (CLOCK_ROOT)    net (fo=5884, routed)        1.603     1.754    cable_delay_tester_i/jtag_axi_0/inst/jtag_axi_engine_u/tx_fifo_i/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/src_clk
    SLICE_X40Y38         FDRE                                         r  cable_delay_tester_i/jtag_axi_0/inst/jtag_axi_engine_u/tx_fifo_i/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/src_gray_ff_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X40Y38         FDRE (Prop_HFF2_SLICEM_C_Q)
                                                      0.083     1.837 r  cable_delay_tester_i/jtag_axi_0/inst/jtag_axi_engine_u/tx_fifo_i/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/src_gray_ff_reg[3]/Q
                         net (fo=1, routed)           0.094     1.931    cable_delay_tester_i/jtag_axi_0/inst/jtag_axi_engine_u/tx_fifo_i/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/async_path[3]
    SLICE_X40Y38         FDRE                                         r  cable_delay_tester_i/jtag_axi_0/inst/jtag_axi_engine_u/tx_fifo_i/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_39M_cable_delay_tester_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFG_PS_X0Y77        BUFG_PS                      0.000     0.000 r  cable_delay_tester_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=5884, routed)        1.645     1.645    cable_delay_tester_i/clk_wiz_0/inst/clk_in1
    MMCM_X0Y3            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT1)
                                                     -0.079     1.566 r  cable_delay_tester_i/clk_wiz_0/inst/mmcme4_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.208     1.774    cable_delay_tester_i/clk_wiz_0/inst/clk_39M_cable_delay_tester_clk_wiz_0_0
    BUFGCE_X0Y89         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.026     1.800 r  cable_delay_tester_i/clk_wiz_0/inst/clkout2_buf/O
    X1Y0 (CLOCK_ROOT)    net (fo=1669, routed)        1.576     3.376    cable_delay_tester_i/jtag_axi_0/inst/jtag_axi_engine_u/tx_fifo_i/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_clk
    SLICE_X40Y38         FDRE                                         r  cable_delay_tester_i/jtag_axi_0/inst/jtag_axi_engine_u/tx_fifo_i/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][3]/C

Slack:                    inf
  Source:                 cable_delay_tester_i/jtag_axi_0/inst/jtag_axi_engine_u/tx_fifo_i/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/src_gray_ff_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            cable_delay_tester_i/jtag_axi_0/inst/jtag_axi_engine_u/tx_fifo_i/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][0]/D
                            (rising edge-triggered cell FDRE clocked by clk_39M_cable_delay_tester_clk_wiz_0_0  {rise@0.000ns fall@12.816ns period=25.632ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.176ns  (logic 0.083ns (47.159%)  route 0.093ns (52.841%))
  Logic Levels:           0  
  Clock Path Skew:        1.625ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.388ns
    Source Clock Delay      (SCD):    1.763ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.360ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.192ns
    Phase Error              (PE):    0.258ns
  Clock Net Delay (Source):      1.612ns (routing 0.881ns, distribution 0.731ns)
  Clock Net Delay (Destination): 1.588ns (routing 0.959ns, distribution 0.629ns)
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  cable_delay_tester_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.129     0.129    cable_delay_tester_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y77        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.022     0.151 r  cable_delay_tester_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X1Y1 (CLOCK_ROOT)    net (fo=5884, routed)        1.612     1.763    cable_delay_tester_i/jtag_axi_0/inst/jtag_axi_engine_u/tx_fifo_i/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/src_clk
    SLICE_X38Y33         FDRE                                         r  cable_delay_tester_i/jtag_axi_0/inst/jtag_axi_engine_u/tx_fifo_i/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/src_gray_ff_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X38Y33         FDRE (Prop_DFF_SLICEM_C_Q)
                                                      0.083     1.846 r  cable_delay_tester_i/jtag_axi_0/inst/jtag_axi_engine_u/tx_fifo_i/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/src_gray_ff_reg[0]/Q
                         net (fo=1, routed)           0.093     1.939    cable_delay_tester_i/jtag_axi_0/inst/jtag_axi_engine_u/tx_fifo_i/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/async_path[0]
    SLICE_X38Y34         FDRE                                         r  cable_delay_tester_i/jtag_axi_0/inst/jtag_axi_engine_u/tx_fifo_i/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_39M_cable_delay_tester_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFG_PS_X0Y77        BUFG_PS                      0.000     0.000 r  cable_delay_tester_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=5884, routed)        1.645     1.645    cable_delay_tester_i/clk_wiz_0/inst/clk_in1
    MMCM_X0Y3            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT1)
                                                     -0.079     1.566 r  cable_delay_tester_i/clk_wiz_0/inst/mmcme4_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.208     1.774    cable_delay_tester_i/clk_wiz_0/inst/clk_39M_cable_delay_tester_clk_wiz_0_0
    BUFGCE_X0Y89         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.026     1.800 r  cable_delay_tester_i/clk_wiz_0/inst/clkout2_buf/O
    X1Y0 (CLOCK_ROOT)    net (fo=1669, routed)        1.588     3.388    cable_delay_tester_i/jtag_axi_0/inst/jtag_axi_engine_u/tx_fifo_i/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_clk
    SLICE_X38Y34         FDRE                                         r  cable_delay_tester_i/jtag_axi_0/inst/jtag_axi_engine_u/tx_fifo_i/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][0]/C

Slack:                    inf
  Source:                 cable_delay_tester_i/jtag_axi_0/inst/jtag_axi_engine_u/tx_fifo_i/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/src_gray_ff_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            cable_delay_tester_i/jtag_axi_0/inst/jtag_axi_engine_u/tx_fifo_i/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][1]/D
                            (rising edge-triggered cell FDRE clocked by clk_39M_cable_delay_tester_clk_wiz_0_0  {rise@0.000ns fall@12.816ns period=25.632ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.176ns  (logic 0.086ns (48.864%)  route 0.090ns (51.136%))
  Logic Levels:           0  
  Clock Path Skew:        1.625ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.388ns
    Source Clock Delay      (SCD):    1.763ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.360ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.192ns
    Phase Error              (PE):    0.258ns
  Clock Net Delay (Source):      1.612ns (routing 0.881ns, distribution 0.731ns)
  Clock Net Delay (Destination): 1.588ns (routing 0.959ns, distribution 0.629ns)
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  cable_delay_tester_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.129     0.129    cable_delay_tester_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y77        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.022     0.151 r  cable_delay_tester_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X1Y1 (CLOCK_ROOT)    net (fo=5884, routed)        1.612     1.763    cable_delay_tester_i/jtag_axi_0/inst/jtag_axi_engine_u/tx_fifo_i/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/src_clk
    SLICE_X38Y33         FDRE                                         r  cable_delay_tester_i/jtag_axi_0/inst/jtag_axi_engine_u/tx_fifo_i/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/src_gray_ff_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X38Y33         FDRE (Prop_DFF2_SLICEM_C_Q)
                                                      0.086     1.849 r  cable_delay_tester_i/jtag_axi_0/inst/jtag_axi_engine_u/tx_fifo_i/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/src_gray_ff_reg[1]/Q
                         net (fo=1, routed)           0.090     1.939    cable_delay_tester_i/jtag_axi_0/inst/jtag_axi_engine_u/tx_fifo_i/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/async_path[1]
    SLICE_X38Y34         FDRE                                         r  cable_delay_tester_i/jtag_axi_0/inst/jtag_axi_engine_u/tx_fifo_i/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_39M_cable_delay_tester_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFG_PS_X0Y77        BUFG_PS                      0.000     0.000 r  cable_delay_tester_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=5884, routed)        1.645     1.645    cable_delay_tester_i/clk_wiz_0/inst/clk_in1
    MMCM_X0Y3            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT1)
                                                     -0.079     1.566 r  cable_delay_tester_i/clk_wiz_0/inst/mmcme4_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.208     1.774    cable_delay_tester_i/clk_wiz_0/inst/clk_39M_cable_delay_tester_clk_wiz_0_0
    BUFGCE_X0Y89         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.026     1.800 r  cable_delay_tester_i/clk_wiz_0/inst/clkout2_buf/O
    X1Y0 (CLOCK_ROOT)    net (fo=1669, routed)        1.588     3.388    cable_delay_tester_i/jtag_axi_0/inst/jtag_axi_engine_u/tx_fifo_i/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_clk
    SLICE_X38Y34         FDRE                                         r  cable_delay_tester_i/jtag_axi_0/inst/jtag_axi_engine_u/tx_fifo_i/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][1]/C

Slack:                    inf
  Source:                 cable_delay_tester_i/jtag_axi_0/inst/jtag_axi_engine_u/tx_fifo_i/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/src_gray_ff_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            cable_delay_tester_i/jtag_axi_0/inst/jtag_axi_engine_u/tx_fifo_i/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][2]/D
                            (rising edge-triggered cell FDRE clocked by clk_39M_cable_delay_tester_clk_wiz_0_0  {rise@0.000ns fall@12.816ns period=25.632ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.193ns  (logic 0.083ns (43.005%)  route 0.110ns (56.995%))
  Logic Levels:           0  
  Clock Path Skew:        1.622ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.376ns
    Source Clock Delay      (SCD):    1.754ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.360ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.192ns
    Phase Error              (PE):    0.258ns
  Clock Net Delay (Source):      1.603ns (routing 0.881ns, distribution 0.722ns)
  Clock Net Delay (Destination): 1.576ns (routing 0.959ns, distribution 0.617ns)
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  cable_delay_tester_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.129     0.129    cable_delay_tester_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y77        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.022     0.151 r  cable_delay_tester_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X1Y1 (CLOCK_ROOT)    net (fo=5884, routed)        1.603     1.754    cable_delay_tester_i/jtag_axi_0/inst/jtag_axi_engine_u/tx_fifo_i/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/src_clk
    SLICE_X40Y38         FDRE                                         r  cable_delay_tester_i/jtag_axi_0/inst/jtag_axi_engine_u/tx_fifo_i/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/src_gray_ff_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X40Y38         FDRE (Prop_HFF_SLICEM_C_Q)
                                                      0.083     1.837 r  cable_delay_tester_i/jtag_axi_0/inst/jtag_axi_engine_u/tx_fifo_i/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/src_gray_ff_reg[2]/Q
                         net (fo=1, routed)           0.110     1.947    cable_delay_tester_i/jtag_axi_0/inst/jtag_axi_engine_u/tx_fifo_i/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/async_path[2]
    SLICE_X40Y38         FDRE                                         r  cable_delay_tester_i/jtag_axi_0/inst/jtag_axi_engine_u/tx_fifo_i/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_39M_cable_delay_tester_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFG_PS_X0Y77        BUFG_PS                      0.000     0.000 r  cable_delay_tester_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=5884, routed)        1.645     1.645    cable_delay_tester_i/clk_wiz_0/inst/clk_in1
    MMCM_X0Y3            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT1)
                                                     -0.079     1.566 r  cable_delay_tester_i/clk_wiz_0/inst/mmcme4_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.208     1.774    cable_delay_tester_i/clk_wiz_0/inst/clk_39M_cable_delay_tester_clk_wiz_0_0
    BUFGCE_X0Y89         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.026     1.800 r  cable_delay_tester_i/clk_wiz_0/inst/clkout2_buf/O
    X1Y0 (CLOCK_ROOT)    net (fo=1669, routed)        1.576     3.376    cable_delay_tester_i/jtag_axi_0/inst/jtag_axi_engine_u/tx_fifo_i/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_clk
    SLICE_X40Y38         FDRE                                         r  cable_delay_tester_i/jtag_axi_0/inst/jtag_axi_engine_u/tx_fifo_i/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][2]/C

Slack:                    inf
  Source:                 cable_delay_tester_i/jtag_axi_0/inst/jtag_axi_engine_u/tx_fifo_i/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/src_gray_ff_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            cable_delay_tester_i/jtag_axi_0/inst/jtag_axi_engine_u/tx_fifo_i/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][6]/D
                            (rising edge-triggered cell FDRE clocked by clk_39M_cable_delay_tester_clk_wiz_0_0  {rise@0.000ns fall@12.816ns period=25.632ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.175ns  (logic 0.083ns (47.429%)  route 0.092ns (52.571%))
  Logic Levels:           0  
  Clock Path Skew:        1.621ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.424ns
    Source Clock Delay      (SCD):    1.803ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.360ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.192ns
    Phase Error              (PE):    0.258ns
  Clock Net Delay (Source):      1.652ns (routing 0.881ns, distribution 0.771ns)
  Clock Net Delay (Destination): 1.624ns (routing 0.959ns, distribution 0.665ns)
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  cable_delay_tester_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.129     0.129    cable_delay_tester_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y77        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.022     0.151 r  cable_delay_tester_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X1Y1 (CLOCK_ROOT)    net (fo=5884, routed)        1.652     1.803    cable_delay_tester_i/jtag_axi_0/inst/jtag_axi_engine_u/tx_fifo_i/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/src_clk
    SLICE_X41Y36         FDRE                                         r  cable_delay_tester_i/jtag_axi_0/inst/jtag_axi_engine_u/tx_fifo_i/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/src_gray_ff_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X41Y36         FDRE (Prop_DFF_SLICEM_C_Q)
                                                      0.083     1.886 r  cable_delay_tester_i/jtag_axi_0/inst/jtag_axi_engine_u/tx_fifo_i/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/src_gray_ff_reg[6]/Q
                         net (fo=1, routed)           0.092     1.978    cable_delay_tester_i/jtag_axi_0/inst/jtag_axi_engine_u/tx_fifo_i/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/async_path[6]
    SLICE_X41Y37         FDRE                                         r  cable_delay_tester_i/jtag_axi_0/inst/jtag_axi_engine_u/tx_fifo_i/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][6]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_39M_cable_delay_tester_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFG_PS_X0Y77        BUFG_PS                      0.000     0.000 r  cable_delay_tester_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=5884, routed)        1.645     1.645    cable_delay_tester_i/clk_wiz_0/inst/clk_in1
    MMCM_X0Y3            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT1)
                                                     -0.079     1.566 r  cable_delay_tester_i/clk_wiz_0/inst/mmcme4_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.208     1.774    cable_delay_tester_i/clk_wiz_0/inst/clk_39M_cable_delay_tester_clk_wiz_0_0
    BUFGCE_X0Y89         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.026     1.800 r  cable_delay_tester_i/clk_wiz_0/inst/clkout2_buf/O
    X1Y0 (CLOCK_ROOT)    net (fo=1669, routed)        1.624     3.424    cable_delay_tester_i/jtag_axi_0/inst/jtag_axi_engine_u/tx_fifo_i/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_clk
    SLICE_X41Y37         FDRE                                         r  cable_delay_tester_i/jtag_axi_0/inst/jtag_axi_engine_u/tx_fifo_i/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][6]/C

Slack:                    inf
  Source:                 cable_delay_tester_i/jtag_axi_0/inst/jtag_axi_engine_u/rx_fifo_i/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/src_gray_ff_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            cable_delay_tester_i/jtag_axi_0/inst/jtag_axi_engine_u/rx_fifo_i/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][5]/D
                            (rising edge-triggered cell FDRE clocked by clk_39M_cable_delay_tester_clk_wiz_0_0  {rise@0.000ns fall@12.816ns period=25.632ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.156ns  (logic 0.086ns (55.128%)  route 0.070ns (44.872%))
  Logic Levels:           0  
  Clock Path Skew:        1.628ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.454ns
    Source Clock Delay      (SCD):    1.826ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.360ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.192ns
    Phase Error              (PE):    0.258ns
  Clock Net Delay (Source):      1.675ns (routing 0.881ns, distribution 0.794ns)
  Clock Net Delay (Destination): 1.654ns (routing 0.959ns, distribution 0.695ns)
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  cable_delay_tester_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.129     0.129    cable_delay_tester_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y77        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.022     0.151 r  cable_delay_tester_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X1Y1 (CLOCK_ROOT)    net (fo=5884, routed)        1.675     1.826    cable_delay_tester_i/jtag_axi_0/inst/jtag_axi_engine_u/rx_fifo_i/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/src_clk
    SLICE_X48Y20         FDRE                                         r  cable_delay_tester_i/jtag_axi_0/inst/jtag_axi_engine_u/rx_fifo_i/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/src_gray_ff_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X48Y20         FDRE (Prop_DFF2_SLICEL_C_Q)
                                                      0.086     1.912 r  cable_delay_tester_i/jtag_axi_0/inst/jtag_axi_engine_u/rx_fifo_i/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/src_gray_ff_reg[5]/Q
                         net (fo=1, routed)           0.070     1.982    cable_delay_tester_i/jtag_axi_0/inst/jtag_axi_engine_u/rx_fifo_i/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/async_path[5]
    SLICE_X48Y20         FDRE                                         r  cable_delay_tester_i/jtag_axi_0/inst/jtag_axi_engine_u/rx_fifo_i/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][5]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_39M_cable_delay_tester_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFG_PS_X0Y77        BUFG_PS                      0.000     0.000 r  cable_delay_tester_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=5884, routed)        1.645     1.645    cable_delay_tester_i/clk_wiz_0/inst/clk_in1
    MMCM_X0Y3            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT1)
                                                     -0.079     1.566 r  cable_delay_tester_i/clk_wiz_0/inst/mmcme4_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.208     1.774    cable_delay_tester_i/clk_wiz_0/inst/clk_39M_cable_delay_tester_clk_wiz_0_0
    BUFGCE_X0Y89         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.026     1.800 r  cable_delay_tester_i/clk_wiz_0/inst/clkout2_buf/O
    X1Y0 (CLOCK_ROOT)    net (fo=1669, routed)        1.654     3.454    cable_delay_tester_i/jtag_axi_0/inst/jtag_axi_engine_u/rx_fifo_i/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_clk
    SLICE_X48Y20         FDRE                                         r  cable_delay_tester_i/jtag_axi_0/inst/jtag_axi_engine_u/rx_fifo_i/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][5]/C

Slack:                    inf
  Source:                 cable_delay_tester_i/jtag_axi_0/inst/jtag_axi_engine_u/tx_fifo_i/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_63_14_20/RAMA/CLK
                            (rising edge-triggered cell RAMD64E clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            cable_delay_tester_i/jtag_axi_0/inst/jtag_axi_engine_u/tx_fifo_i/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/gpr1.dout_i_reg[14]/D
                            (rising edge-triggered cell FDRE clocked by clk_39M_cable_delay_tester_clk_wiz_0_0  {rise@0.000ns fall@12.816ns period=25.632ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.208ns  (logic 0.145ns (69.712%)  route 0.063ns (30.288%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        1.595ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.369ns
    Source Clock Delay      (SCD):    1.774ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.360ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.192ns
    Phase Error              (PE):    0.258ns
  Clock Net Delay (Source):      1.623ns (routing 0.881ns, distribution 0.742ns)
  Clock Net Delay (Destination): 1.569ns (routing 0.959ns, distribution 0.610ns)
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  cable_delay_tester_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.129     0.129    cable_delay_tester_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y77        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.022     0.151 r  cable_delay_tester_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X1Y1 (CLOCK_ROOT)    net (fo=5884, routed)        1.623     1.774    cable_delay_tester_i/jtag_axi_0/inst/jtag_axi_engine_u/tx_fifo_i/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_63_14_20/WCLK
    SLICE_X38Y32         RAMD64E                                      r  cable_delay_tester_i/jtag_axi_0/inst/jtag_axi_engine_u/tx_fifo_i/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_63_14_20/RAMA/CLK
  -------------------------------------------------------------------    -------------------
    SLICE_X38Y32         RAMD64E (Prop_A6LUT_SLICEM_CLK_O)
                                                      0.124     1.898 r  cable_delay_tester_i/jtag_axi_0/inst/jtag_axi_engine_u/tx_fifo_i/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_63_14_20/RAMA/O
                         net (fo=1, routed)           0.045     1.943    cable_delay_tester_i/jtag_axi_0/inst/jtag_axi_engine_u/tx_fifo_i/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_63_14_20_n_0
    SLICE_X39Y32         LUT6 (Prop_D6LUT_SLICEL_I5_O)
                                                      0.021     1.964 r  cable_delay_tester_i/jtag_axi_0/inst/jtag_axi_engine_u/tx_fifo_i/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/gpr1.dout_i[14]_i_1/O
                         net (fo=1, routed)           0.018     1.982    cable_delay_tester_i/jtag_axi_0/inst/jtag_axi_engine_u/tx_fifo_i/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/dout_i0[14]
    SLICE_X39Y32         FDRE                                         r  cable_delay_tester_i/jtag_axi_0/inst/jtag_axi_engine_u/tx_fifo_i/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/gpr1.dout_i_reg[14]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_39M_cable_delay_tester_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFG_PS_X0Y77        BUFG_PS                      0.000     0.000 r  cable_delay_tester_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=5884, routed)        1.645     1.645    cable_delay_tester_i/clk_wiz_0/inst/clk_in1
    MMCM_X0Y3            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT1)
                                                     -0.079     1.566 r  cable_delay_tester_i/clk_wiz_0/inst/mmcme4_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.208     1.774    cable_delay_tester_i/clk_wiz_0/inst/clk_39M_cable_delay_tester_clk_wiz_0_0
    BUFGCE_X0Y89         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.026     1.800 r  cable_delay_tester_i/clk_wiz_0/inst/clkout2_buf/O
    X1Y0 (CLOCK_ROOT)    net (fo=1669, routed)        1.569     3.369    cable_delay_tester_i/jtag_axi_0/inst/jtag_axi_engine_u/tx_fifo_i/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/gpr1.dout_i_reg[0]_0
    SLICE_X39Y32         FDRE                                         r  cable_delay_tester_i/jtag_axi_0/inst/jtag_axi_engine_u/tx_fifo_i/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/gpr1.dout_i_reg[14]/C

Slack:                    inf
  Source:                 cable_delay_tester_i/jtag_axi_0/inst/jtag_axi_engine_u/tx_fifo_i/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_64_127_14_20/RAMC/CLK
                            (rising edge-triggered cell RAMD64E clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            cable_delay_tester_i/jtag_axi_0/inst/jtag_axi_engine_u/tx_fifo_i/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/gpr1.dout_i_reg[16]/D
                            (rising edge-triggered cell FDRE clocked by clk_39M_cable_delay_tester_clk_wiz_0_0  {rise@0.000ns fall@12.816ns period=25.632ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.211ns  (logic 0.144ns (68.246%)  route 0.067ns (31.754%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        1.595ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.369ns
    Source Clock Delay      (SCD):    1.774ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.360ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.192ns
    Phase Error              (PE):    0.258ns
  Clock Net Delay (Source):      1.623ns (routing 0.881ns, distribution 0.742ns)
  Clock Net Delay (Destination): 1.569ns (routing 0.959ns, distribution 0.610ns)
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  cable_delay_tester_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.129     0.129    cable_delay_tester_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y77        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.022     0.151 r  cable_delay_tester_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X1Y1 (CLOCK_ROOT)    net (fo=5884, routed)        1.623     1.774    cable_delay_tester_i/jtag_axi_0/inst/jtag_axi_engine_u/tx_fifo_i/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_64_127_14_20/WCLK
    SLICE_X40Y32         RAMD64E                                      r  cable_delay_tester_i/jtag_axi_0/inst/jtag_axi_engine_u/tx_fifo_i/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_64_127_14_20/RAMC/CLK
  -------------------------------------------------------------------    -------------------
    SLICE_X40Y32         RAMD64E (Prop_C6LUT_SLICEM_CLK_O)
                                                      0.123     1.897 r  cable_delay_tester_i/jtag_axi_0/inst/jtag_axi_engine_u/tx_fifo_i/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_64_127_14_20/RAMC/O
                         net (fo=1, routed)           0.048     1.945    cable_delay_tester_i/jtag_axi_0/inst/jtag_axi_engine_u/tx_fifo_i/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_64_127_14_20_n_2
    SLICE_X39Y32         LUT6 (Prop_C6LUT_SLICEL_I3_O)
                                                      0.021     1.966 r  cable_delay_tester_i/jtag_axi_0/inst/jtag_axi_engine_u/tx_fifo_i/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/gpr1.dout_i[16]_i_1/O
                         net (fo=1, routed)           0.019     1.985    cable_delay_tester_i/jtag_axi_0/inst/jtag_axi_engine_u/tx_fifo_i/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/dout_i0[16]
    SLICE_X39Y32         FDRE                                         r  cable_delay_tester_i/jtag_axi_0/inst/jtag_axi_engine_u/tx_fifo_i/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/gpr1.dout_i_reg[16]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_39M_cable_delay_tester_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFG_PS_X0Y77        BUFG_PS                      0.000     0.000 r  cable_delay_tester_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=5884, routed)        1.645     1.645    cable_delay_tester_i/clk_wiz_0/inst/clk_in1
    MMCM_X0Y3            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT1)
                                                     -0.079     1.566 r  cable_delay_tester_i/clk_wiz_0/inst/mmcme4_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.208     1.774    cable_delay_tester_i/clk_wiz_0/inst/clk_39M_cable_delay_tester_clk_wiz_0_0
    BUFGCE_X0Y89         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.026     1.800 r  cable_delay_tester_i/clk_wiz_0/inst/clkout2_buf/O
    X1Y0 (CLOCK_ROOT)    net (fo=1669, routed)        1.569     3.369    cable_delay_tester_i/jtag_axi_0/inst/jtag_axi_engine_u/tx_fifo_i/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/gpr1.dout_i_reg[0]_0
    SLICE_X39Y32         FDRE                                         r  cable_delay_tester_i/jtag_axi_0/inst/jtag_axi_engine_u/tx_fifo_i/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/gpr1.dout_i_reg[16]/C





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  clk_39M_cable_delay_tester_clk_wiz_0_0
  To Clock:  clk_pl_0

Max Delay            17 Endpoints
Min Delay            41 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 cable_delay_tester_i/jtag_axi_0/inst/jtag_axi_engine_u/status_reg_datain_reg[12]/C
                            (rising edge-triggered cell FDRE clocked by clk_39M_cable_delay_tester_clk_wiz_0_0  {rise@0.000ns fall@12.816ns period=25.632ns})
  Destination:            cable_delay_tester_i/jtag_axi_0/inst/jtag_axi_engine_u/status_reg_datain_ff_reg[12]/D
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        0.744ns  (logic 0.114ns (15.323%)  route 0.630ns (84.677%))
  Logic Levels:           0  
  Clock Path Skew:        -2.819ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.971ns
    Source Clock Delay      (SCD):    5.790ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.388ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.250ns
    Phase Error              (PE):    0.258ns
  Clock Net Delay (Source):      2.761ns (routing 1.591ns, distribution 1.170ns)
  Clock Net Delay (Destination): 2.755ns (routing 1.434ns, distribution 1.321ns)
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_39M_cable_delay_tester_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFG_PS_X0Y77        BUFG_PS                      0.000     0.000 r  cable_delay_tester_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=5884, routed)        2.732     2.732    cable_delay_tester_i/clk_wiz_0/inst/clk_in1
    MMCM_X0Y3            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT1)
                                                     -0.103     2.629 r  cable_delay_tester_i/clk_wiz_0/inst/mmcme4_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.356     2.985    cable_delay_tester_i/clk_wiz_0/inst/clk_39M_cable_delay_tester_clk_wiz_0_0
    BUFGCE_X0Y89         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.044     3.029 r  cable_delay_tester_i/clk_wiz_0/inst/clkout2_buf/O
    X1Y0 (CLOCK_ROOT)    net (fo=1669, routed)        2.761     5.790    cable_delay_tester_i/jtag_axi_0/inst/jtag_axi_engine_u/DEVICE_8SERIES.NO_BMM_INFO.SDP.WIDE_PRIM36_NO_ECC.ram
    SLICE_X47Y38         FDRE                                         r  cable_delay_tester_i/jtag_axi_0/inst/jtag_axi_engine_u/status_reg_datain_reg[12]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X47Y38         FDRE (Prop_DFF_SLICEL_C_Q)
                                                      0.114     5.904 r  cable_delay_tester_i/jtag_axi_0/inst/jtag_axi_engine_u/status_reg_datain_reg[12]/Q
                         net (fo=1, routed)           0.630     6.534    cable_delay_tester_i/jtag_axi_0/inst/jtag_axi_engine_u/status_reg_datain[12]
    SLICE_X49Y35         FDRE                                         r  cable_delay_tester_i/jtag_axi_0/inst/jtag_axi_engine_u/status_reg_datain_ff_reg[12]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  cable_delay_tester_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.181     0.181    cable_delay_tester_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y77        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.035     0.216 r  cable_delay_tester_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X1Y1 (CLOCK_ROOT)    net (fo=5884, routed)        2.755     2.971    cable_delay_tester_i/jtag_axi_0/inst/jtag_axi_engine_u/xsdb_clk
    SLICE_X49Y35         FDRE                                         r  cable_delay_tester_i/jtag_axi_0/inst/jtag_axi_engine_u/status_reg_datain_ff_reg[12]/C

Slack:                    inf
  Source:                 cable_delay_tester_i/jtag_axi_0/inst/jtag_axi_engine_u/status_reg_datain_reg[15]/C
                            (rising edge-triggered cell FDRE clocked by clk_39M_cable_delay_tester_clk_wiz_0_0  {rise@0.000ns fall@12.816ns period=25.632ns})
  Destination:            cable_delay_tester_i/jtag_axi_0/inst/jtag_axi_engine_u/status_reg_datain_ff_reg[15]/D
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        0.736ns  (logic 0.114ns (15.489%)  route 0.622ns (84.511%))
  Logic Levels:           0  
  Clock Path Skew:        -2.819ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.971ns
    Source Clock Delay      (SCD):    5.790ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.388ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.250ns
    Phase Error              (PE):    0.258ns
  Clock Net Delay (Source):      2.761ns (routing 1.591ns, distribution 1.170ns)
  Clock Net Delay (Destination): 2.755ns (routing 1.434ns, distribution 1.321ns)
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_39M_cable_delay_tester_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFG_PS_X0Y77        BUFG_PS                      0.000     0.000 r  cable_delay_tester_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=5884, routed)        2.732     2.732    cable_delay_tester_i/clk_wiz_0/inst/clk_in1
    MMCM_X0Y3            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT1)
                                                     -0.103     2.629 r  cable_delay_tester_i/clk_wiz_0/inst/mmcme4_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.356     2.985    cable_delay_tester_i/clk_wiz_0/inst/clk_39M_cable_delay_tester_clk_wiz_0_0
    BUFGCE_X0Y89         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.044     3.029 r  cable_delay_tester_i/clk_wiz_0/inst/clkout2_buf/O
    X1Y0 (CLOCK_ROOT)    net (fo=1669, routed)        2.761     5.790    cable_delay_tester_i/jtag_axi_0/inst/jtag_axi_engine_u/DEVICE_8SERIES.NO_BMM_INFO.SDP.WIDE_PRIM36_NO_ECC.ram
    SLICE_X47Y38         FDRE                                         r  cable_delay_tester_i/jtag_axi_0/inst/jtag_axi_engine_u/status_reg_datain_reg[15]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X47Y38         FDRE (Prop_AFF_SLICEL_C_Q)
                                                      0.114     5.904 r  cable_delay_tester_i/jtag_axi_0/inst/jtag_axi_engine_u/status_reg_datain_reg[15]/Q
                         net (fo=1, routed)           0.622     6.526    cable_delay_tester_i/jtag_axi_0/inst/jtag_axi_engine_u/status_reg_datain[15]
    SLICE_X49Y35         FDRE                                         r  cable_delay_tester_i/jtag_axi_0/inst/jtag_axi_engine_u/status_reg_datain_ff_reg[15]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  cable_delay_tester_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.181     0.181    cable_delay_tester_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y77        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.035     0.216 r  cable_delay_tester_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X1Y1 (CLOCK_ROOT)    net (fo=5884, routed)        2.755     2.971    cable_delay_tester_i/jtag_axi_0/inst/jtag_axi_engine_u/xsdb_clk
    SLICE_X49Y35         FDRE                                         r  cable_delay_tester_i/jtag_axi_0/inst/jtag_axi_engine_u/status_reg_datain_ff_reg[15]/C

Slack:                    inf
  Source:                 cable_delay_tester_i/jtag_axi_0/inst/jtag_axi_engine_u/status_reg_datain_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by clk_39M_cable_delay_tester_clk_wiz_0_0  {rise@0.000ns fall@12.816ns period=25.632ns})
  Destination:            cable_delay_tester_i/jtag_axi_0/inst/jtag_axi_engine_u/status_reg_datain_ff_reg[6]/D
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        0.762ns  (logic 0.114ns (14.961%)  route 0.648ns (85.039%))
  Logic Levels:           0  
  Clock Path Skew:        -2.806ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.956ns
    Source Clock Delay      (SCD):    5.762ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.388ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.250ns
    Phase Error              (PE):    0.258ns
  Clock Net Delay (Source):      2.733ns (routing 1.591ns, distribution 1.142ns)
  Clock Net Delay (Destination): 2.740ns (routing 1.434ns, distribution 1.306ns)
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_39M_cable_delay_tester_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFG_PS_X0Y77        BUFG_PS                      0.000     0.000 r  cable_delay_tester_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=5884, routed)        2.732     2.732    cable_delay_tester_i/clk_wiz_0/inst/clk_in1
    MMCM_X0Y3            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT1)
                                                     -0.103     2.629 r  cable_delay_tester_i/clk_wiz_0/inst/mmcme4_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.356     2.985    cable_delay_tester_i/clk_wiz_0/inst/clk_39M_cable_delay_tester_clk_wiz_0_0
    BUFGCE_X0Y89         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.044     3.029 r  cable_delay_tester_i/clk_wiz_0/inst/clkout2_buf/O
    X1Y0 (CLOCK_ROOT)    net (fo=1669, routed)        2.733     5.762    cable_delay_tester_i/jtag_axi_0/inst/jtag_axi_engine_u/DEVICE_8SERIES.NO_BMM_INFO.SDP.WIDE_PRIM36_NO_ECC.ram
    SLICE_X46Y36         FDRE                                         r  cable_delay_tester_i/jtag_axi_0/inst/jtag_axi_engine_u/status_reg_datain_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X46Y36         FDRE (Prop_EFF_SLICEL_C_Q)
                                                      0.114     5.876 r  cable_delay_tester_i/jtag_axi_0/inst/jtag_axi_engine_u/status_reg_datain_reg[6]/Q
                         net (fo=1, routed)           0.648     6.524    cable_delay_tester_i/jtag_axi_0/inst/jtag_axi_engine_u/status_reg_datain[6]
    SLICE_X45Y35         FDRE                                         r  cable_delay_tester_i/jtag_axi_0/inst/jtag_axi_engine_u/status_reg_datain_ff_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  cable_delay_tester_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.181     0.181    cable_delay_tester_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y77        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.035     0.216 r  cable_delay_tester_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X1Y1 (CLOCK_ROOT)    net (fo=5884, routed)        2.740     2.956    cable_delay_tester_i/jtag_axi_0/inst/jtag_axi_engine_u/xsdb_clk
    SLICE_X45Y35         FDRE                                         r  cable_delay_tester_i/jtag_axi_0/inst/jtag_axi_engine_u/status_reg_datain_ff_reg[6]/C

Slack:                    inf
  Source:                 cable_delay_tester_i/jtag_axi_0/inst/jtag_axi_engine_u/status_reg_datain_reg[10]/C
                            (rising edge-triggered cell FDRE clocked by clk_39M_cable_delay_tester_clk_wiz_0_0  {rise@0.000ns fall@12.816ns period=25.632ns})
  Destination:            cable_delay_tester_i/jtag_axi_0/inst/jtag_axi_engine_u/status_reg_datain_ff_reg[10]/D
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        0.735ns  (logic 0.114ns (15.510%)  route 0.621ns (84.490%))
  Logic Levels:           0  
  Clock Path Skew:        -2.814ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.968ns
    Source Clock Delay      (SCD):    5.782ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.388ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.250ns
    Phase Error              (PE):    0.258ns
  Clock Net Delay (Source):      2.753ns (routing 1.591ns, distribution 1.162ns)
  Clock Net Delay (Destination): 2.752ns (routing 1.434ns, distribution 1.318ns)
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_39M_cable_delay_tester_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFG_PS_X0Y77        BUFG_PS                      0.000     0.000 r  cable_delay_tester_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=5884, routed)        2.732     2.732    cable_delay_tester_i/clk_wiz_0/inst/clk_in1
    MMCM_X0Y3            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT1)
                                                     -0.103     2.629 r  cable_delay_tester_i/clk_wiz_0/inst/mmcme4_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.356     2.985    cable_delay_tester_i/clk_wiz_0/inst/clk_39M_cable_delay_tester_clk_wiz_0_0
    BUFGCE_X0Y89         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.044     3.029 r  cable_delay_tester_i/clk_wiz_0/inst/clkout2_buf/O
    X1Y0 (CLOCK_ROOT)    net (fo=1669, routed)        2.753     5.782    cable_delay_tester_i/jtag_axi_0/inst/jtag_axi_engine_u/DEVICE_8SERIES.NO_BMM_INFO.SDP.WIDE_PRIM36_NO_ECC.ram
    SLICE_X47Y32         FDRE                                         r  cable_delay_tester_i/jtag_axi_0/inst/jtag_axi_engine_u/status_reg_datain_reg[10]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X47Y32         FDRE (Prop_DFF_SLICEL_C_Q)
                                                      0.114     5.896 r  cable_delay_tester_i/jtag_axi_0/inst/jtag_axi_engine_u/status_reg_datain_reg[10]/Q
                         net (fo=1, routed)           0.621     6.517    cable_delay_tester_i/jtag_axi_0/inst/jtag_axi_engine_u/status_reg_datain[10]
    SLICE_X49Y33         FDRE                                         r  cable_delay_tester_i/jtag_axi_0/inst/jtag_axi_engine_u/status_reg_datain_ff_reg[10]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  cable_delay_tester_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.181     0.181    cable_delay_tester_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y77        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.035     0.216 r  cable_delay_tester_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X1Y1 (CLOCK_ROOT)    net (fo=5884, routed)        2.752     2.968    cable_delay_tester_i/jtag_axi_0/inst/jtag_axi_engine_u/xsdb_clk
    SLICE_X49Y33         FDRE                                         r  cable_delay_tester_i/jtag_axi_0/inst/jtag_axi_engine_u/status_reg_datain_ff_reg[10]/C

Slack:                    inf
  Source:                 cable_delay_tester_i/jtag_axi_0/inst/jtag_axi_engine_u/status_reg_datain_reg[9]/C
                            (rising edge-triggered cell FDRE clocked by clk_39M_cable_delay_tester_clk_wiz_0_0  {rise@0.000ns fall@12.816ns period=25.632ns})
  Destination:            cable_delay_tester_i/jtag_axi_0/inst/jtag_axi_engine_u/status_reg_datain_ff_reg[9]/D
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        0.678ns  (logic 0.114ns (16.814%)  route 0.564ns (83.186%))
  Logic Levels:           0  
  Clock Path Skew:        -2.814ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.968ns
    Source Clock Delay      (SCD):    5.782ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.388ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.250ns
    Phase Error              (PE):    0.258ns
  Clock Net Delay (Source):      2.753ns (routing 1.591ns, distribution 1.162ns)
  Clock Net Delay (Destination): 2.752ns (routing 1.434ns, distribution 1.318ns)
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_39M_cable_delay_tester_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFG_PS_X0Y77        BUFG_PS                      0.000     0.000 r  cable_delay_tester_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=5884, routed)        2.732     2.732    cable_delay_tester_i/clk_wiz_0/inst/clk_in1
    MMCM_X0Y3            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT1)
                                                     -0.103     2.629 r  cable_delay_tester_i/clk_wiz_0/inst/mmcme4_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.356     2.985    cable_delay_tester_i/clk_wiz_0/inst/clk_39M_cable_delay_tester_clk_wiz_0_0
    BUFGCE_X0Y89         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.044     3.029 r  cable_delay_tester_i/clk_wiz_0/inst/clkout2_buf/O
    X1Y0 (CLOCK_ROOT)    net (fo=1669, routed)        2.753     5.782    cable_delay_tester_i/jtag_axi_0/inst/jtag_axi_engine_u/DEVICE_8SERIES.NO_BMM_INFO.SDP.WIDE_PRIM36_NO_ECC.ram
    SLICE_X47Y32         FDRE                                         r  cable_delay_tester_i/jtag_axi_0/inst/jtag_axi_engine_u/status_reg_datain_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X47Y32         FDRE (Prop_AFF_SLICEL_C_Q)
                                                      0.114     5.896 r  cable_delay_tester_i/jtag_axi_0/inst/jtag_axi_engine_u/status_reg_datain_reg[9]/Q
                         net (fo=1, routed)           0.564     6.460    cable_delay_tester_i/jtag_axi_0/inst/jtag_axi_engine_u/status_reg_datain[9]
    SLICE_X49Y33         FDRE                                         r  cable_delay_tester_i/jtag_axi_0/inst/jtag_axi_engine_u/status_reg_datain_ff_reg[9]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  cable_delay_tester_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.181     0.181    cable_delay_tester_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y77        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.035     0.216 r  cable_delay_tester_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X1Y1 (CLOCK_ROOT)    net (fo=5884, routed)        2.752     2.968    cable_delay_tester_i/jtag_axi_0/inst/jtag_axi_engine_u/xsdb_clk
    SLICE_X49Y33         FDRE                                         r  cable_delay_tester_i/jtag_axi_0/inst/jtag_axi_engine_u/status_reg_datain_ff_reg[9]/C

Slack:                    inf
  Source:                 cable_delay_tester_i/jtag_axi_0/inst/jtag_axi_engine_u/status_reg_datain_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk_39M_cable_delay_tester_clk_wiz_0_0  {rise@0.000ns fall@12.816ns period=25.632ns})
  Destination:            cable_delay_tester_i/jtag_axi_0/inst/jtag_axi_engine_u/status_reg_datain_ff_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        0.538ns  (logic 0.115ns (21.375%)  route 0.423ns (78.625%))
  Logic Levels:           0  
  Clock Path Skew:        -2.861ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.946ns
    Source Clock Delay      (SCD):    5.808ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.388ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.250ns
    Phase Error              (PE):    0.258ns
  Clock Net Delay (Source):      2.779ns (routing 1.591ns, distribution 1.188ns)
  Clock Net Delay (Destination): 2.730ns (routing 1.434ns, distribution 1.296ns)
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_39M_cable_delay_tester_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFG_PS_X0Y77        BUFG_PS                      0.000     0.000 r  cable_delay_tester_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=5884, routed)        2.732     2.732    cable_delay_tester_i/clk_wiz_0/inst/clk_in1
    MMCM_X0Y3            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT1)
                                                     -0.103     2.629 r  cable_delay_tester_i/clk_wiz_0/inst/mmcme4_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.356     2.985    cable_delay_tester_i/clk_wiz_0/inst/clk_39M_cable_delay_tester_clk_wiz_0_0
    BUFGCE_X0Y89         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.044     3.029 r  cable_delay_tester_i/clk_wiz_0/inst/clkout2_buf/O
    X1Y0 (CLOCK_ROOT)    net (fo=1669, routed)        2.779     5.808    cable_delay_tester_i/jtag_axi_0/inst/jtag_axi_engine_u/DEVICE_8SERIES.NO_BMM_INFO.SDP.WIDE_PRIM36_NO_ECC.ram
    SLICE_X46Y37         FDRE                                         r  cable_delay_tester_i/jtag_axi_0/inst/jtag_axi_engine_u/status_reg_datain_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X46Y37         FDRE (Prop_HFF2_SLICEL_C_Q)
                                                      0.115     5.923 r  cable_delay_tester_i/jtag_axi_0/inst/jtag_axi_engine_u/status_reg_datain_reg[4]/Q
                         net (fo=1, routed)           0.423     6.346    cable_delay_tester_i/jtag_axi_0/inst/jtag_axi_engine_u/status_reg_datain[4]
    SLICE_X47Y35         FDRE                                         r  cable_delay_tester_i/jtag_axi_0/inst/jtag_axi_engine_u/status_reg_datain_ff_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  cable_delay_tester_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.181     0.181    cable_delay_tester_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y77        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.035     0.216 r  cable_delay_tester_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X1Y1 (CLOCK_ROOT)    net (fo=5884, routed)        2.730     2.946    cable_delay_tester_i/jtag_axi_0/inst/jtag_axi_engine_u/xsdb_clk
    SLICE_X47Y35         FDRE                                         r  cable_delay_tester_i/jtag_axi_0/inst/jtag_axi_engine_u/status_reg_datain_ff_reg[4]/C

Slack:                    inf
  Source:                 cable_delay_tester_i/jtag_axi_0/inst/jtag_axi_engine_u/axi_aresetn_ff_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_39M_cable_delay_tester_clk_wiz_0_0  {rise@0.000ns fall@12.816ns period=25.632ns})
  Destination:            cable_delay_tester_i/jtag_axi_0/inst/jtag_axi_engine_u/aresetn_xsdb_ff_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        0.504ns  (logic 0.114ns (22.619%)  route 0.390ns (77.381%))
  Logic Levels:           0  
  Clock Path Skew:        -2.823ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.965ns
    Source Clock Delay      (SCD):    5.788ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.388ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.250ns
    Phase Error              (PE):    0.258ns
  Clock Net Delay (Source):      2.759ns (routing 1.591ns, distribution 1.168ns)
  Clock Net Delay (Destination): 2.749ns (routing 1.434ns, distribution 1.315ns)
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_39M_cable_delay_tester_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFG_PS_X0Y77        BUFG_PS                      0.000     0.000 r  cable_delay_tester_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=5884, routed)        2.732     2.732    cable_delay_tester_i/clk_wiz_0/inst/clk_in1
    MMCM_X0Y3            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT1)
                                                     -0.103     2.629 r  cable_delay_tester_i/clk_wiz_0/inst/mmcme4_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.356     2.985    cable_delay_tester_i/clk_wiz_0/inst/clk_39M_cable_delay_tester_clk_wiz_0_0
    BUFGCE_X0Y89         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.044     3.029 r  cable_delay_tester_i/clk_wiz_0/inst/clkout2_buf/O
    X1Y0 (CLOCK_ROOT)    net (fo=1669, routed)        2.759     5.788    cable_delay_tester_i/jtag_axi_0/inst/jtag_axi_engine_u/DEVICE_8SERIES.NO_BMM_INFO.SDP.WIDE_PRIM36_NO_ECC.ram
    SLICE_X48Y23         FDRE                                         r  cable_delay_tester_i/jtag_axi_0/inst/jtag_axi_engine_u/axi_aresetn_ff_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X48Y23         FDRE (Prop_EFF_SLICEL_C_Q)
                                                      0.114     5.902 r  cable_delay_tester_i/jtag_axi_0/inst/jtag_axi_engine_u/axi_aresetn_ff_reg/Q
                         net (fo=1, routed)           0.390     6.292    cable_delay_tester_i/jtag_axi_0/inst/jtag_axi_engine_u/axi_aresetn_ff
    SLICE_X47Y23         FDRE                                         r  cable_delay_tester_i/jtag_axi_0/inst/jtag_axi_engine_u/aresetn_xsdb_ff_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  cable_delay_tester_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.181     0.181    cable_delay_tester_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y77        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.035     0.216 r  cable_delay_tester_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X1Y1 (CLOCK_ROOT)    net (fo=5884, routed)        2.749     2.965    cable_delay_tester_i/jtag_axi_0/inst/jtag_axi_engine_u/xsdb_clk
    SLICE_X47Y23         FDRE                                         r  cable_delay_tester_i/jtag_axi_0/inst/jtag_axi_engine_u/aresetn_xsdb_ff_reg/C

Slack:                    inf
  Source:                 cable_delay_tester_i/jtag_axi_0/inst/jtag_axi_engine_u/status_reg_datain_reg[13]/C
                            (rising edge-triggered cell FDRE clocked by clk_39M_cable_delay_tester_clk_wiz_0_0  {rise@0.000ns fall@12.816ns period=25.632ns})
  Destination:            cable_delay_tester_i/jtag_axi_0/inst/jtag_axi_engine_u/status_reg_datain_ff_reg[13]/D
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        0.501ns  (logic 0.114ns (22.754%)  route 0.387ns (77.245%))
  Logic Levels:           0  
  Clock Path Skew:        -2.844ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.946ns
    Source Clock Delay      (SCD):    5.790ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.388ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.250ns
    Phase Error              (PE):    0.258ns
  Clock Net Delay (Source):      2.761ns (routing 1.591ns, distribution 1.170ns)
  Clock Net Delay (Destination): 2.730ns (routing 1.434ns, distribution 1.296ns)
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_39M_cable_delay_tester_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFG_PS_X0Y77        BUFG_PS                      0.000     0.000 r  cable_delay_tester_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=5884, routed)        2.732     2.732    cable_delay_tester_i/clk_wiz_0/inst/clk_in1
    MMCM_X0Y3            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT1)
                                                     -0.103     2.629 r  cable_delay_tester_i/clk_wiz_0/inst/mmcme4_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.356     2.985    cable_delay_tester_i/clk_wiz_0/inst/clk_39M_cable_delay_tester_clk_wiz_0_0
    BUFGCE_X0Y89         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.044     3.029 r  cable_delay_tester_i/clk_wiz_0/inst/clkout2_buf/O
    X1Y0 (CLOCK_ROOT)    net (fo=1669, routed)        2.761     5.790    cable_delay_tester_i/jtag_axi_0/inst/jtag_axi_engine_u/DEVICE_8SERIES.NO_BMM_INFO.SDP.WIDE_PRIM36_NO_ECC.ram
    SLICE_X47Y38         FDRE                                         r  cable_delay_tester_i/jtag_axi_0/inst/jtag_axi_engine_u/status_reg_datain_reg[13]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X47Y38         FDRE (Prop_CFF_SLICEL_C_Q)
                                                      0.114     5.904 r  cable_delay_tester_i/jtag_axi_0/inst/jtag_axi_engine_u/status_reg_datain_reg[13]/Q
                         net (fo=1, routed)           0.387     6.291    cable_delay_tester_i/jtag_axi_0/inst/jtag_axi_engine_u/status_reg_datain[13]
    SLICE_X47Y35         FDRE                                         r  cable_delay_tester_i/jtag_axi_0/inst/jtag_axi_engine_u/status_reg_datain_ff_reg[13]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  cable_delay_tester_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.181     0.181    cable_delay_tester_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y77        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.035     0.216 r  cable_delay_tester_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X1Y1 (CLOCK_ROOT)    net (fo=5884, routed)        2.730     2.946    cable_delay_tester_i/jtag_axi_0/inst/jtag_axi_engine_u/xsdb_clk
    SLICE_X47Y35         FDRE                                         r  cable_delay_tester_i/jtag_axi_0/inst/jtag_axi_engine_u/status_reg_datain_ff_reg[13]/C

Slack:                    inf
  Source:                 cable_delay_tester_i/jtag_axi_0/inst/jtag_axi_engine_u/status_reg_datain_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clk_39M_cable_delay_tester_clk_wiz_0_0  {rise@0.000ns fall@12.816ns period=25.632ns})
  Destination:            cable_delay_tester_i/jtag_axi_0/inst/jtag_axi_engine_u/status_reg_datain_ff_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        0.410ns  (logic 0.116ns (28.293%)  route 0.294ns (71.707%))
  Logic Levels:           0  
  Clock Path Skew:        -2.852ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.956ns
    Source Clock Delay      (SCD):    5.808ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.388ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.250ns
    Phase Error              (PE):    0.258ns
  Clock Net Delay (Source):      2.779ns (routing 1.591ns, distribution 1.188ns)
  Clock Net Delay (Destination): 2.740ns (routing 1.434ns, distribution 1.306ns)
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_39M_cable_delay_tester_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFG_PS_X0Y77        BUFG_PS                      0.000     0.000 r  cable_delay_tester_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=5884, routed)        2.732     2.732    cable_delay_tester_i/clk_wiz_0/inst/clk_in1
    MMCM_X0Y3            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT1)
                                                     -0.103     2.629 r  cable_delay_tester_i/clk_wiz_0/inst/mmcme4_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.356     2.985    cable_delay_tester_i/clk_wiz_0/inst/clk_39M_cable_delay_tester_clk_wiz_0_0
    BUFGCE_X0Y89         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.044     3.029 r  cable_delay_tester_i/clk_wiz_0/inst/clkout2_buf/O
    X1Y0 (CLOCK_ROOT)    net (fo=1669, routed)        2.779     5.808    cable_delay_tester_i/jtag_axi_0/inst/jtag_axi_engine_u/DEVICE_8SERIES.NO_BMM_INFO.SDP.WIDE_PRIM36_NO_ECC.ram
    SLICE_X46Y37         FDRE                                         r  cable_delay_tester_i/jtag_axi_0/inst/jtag_axi_engine_u/status_reg_datain_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X46Y37         FDRE (Prop_GFF2_SLICEL_C_Q)
                                                      0.116     5.924 r  cable_delay_tester_i/jtag_axi_0/inst/jtag_axi_engine_u/status_reg_datain_reg[5]/Q
                         net (fo=1, routed)           0.294     6.218    cable_delay_tester_i/jtag_axi_0/inst/jtag_axi_engine_u/status_reg_datain[5]
    SLICE_X45Y35         FDRE                                         r  cable_delay_tester_i/jtag_axi_0/inst/jtag_axi_engine_u/status_reg_datain_ff_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  cable_delay_tester_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.181     0.181    cable_delay_tester_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y77        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.035     0.216 r  cable_delay_tester_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X1Y1 (CLOCK_ROOT)    net (fo=5884, routed)        2.740     2.956    cable_delay_tester_i/jtag_axi_0/inst/jtag_axi_engine_u/xsdb_clk
    SLICE_X45Y35         FDRE                                         r  cable_delay_tester_i/jtag_axi_0/inst/jtag_axi_engine_u/status_reg_datain_ff_reg[5]/C

Slack:                    inf
  Source:                 cable_delay_tester_i/jtag_axi_0/inst/jtag_axi_engine_u/status_reg_datain_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by clk_39M_cable_delay_tester_clk_wiz_0_0  {rise@0.000ns fall@12.816ns period=25.632ns})
  Destination:            cable_delay_tester_i/jtag_axi_0/inst/jtag_axi_engine_u/status_reg_datain_ff_reg[7]/D
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        0.383ns  (logic 0.114ns (29.765%)  route 0.269ns (70.235%))
  Logic Levels:           0  
  Clock Path Skew:        -2.828ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.948ns
    Source Clock Delay      (SCD):    5.776ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.388ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.250ns
    Phase Error              (PE):    0.258ns
  Clock Net Delay (Source):      2.747ns (routing 1.591ns, distribution 1.156ns)
  Clock Net Delay (Destination): 2.732ns (routing 1.434ns, distribution 1.298ns)
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_39M_cable_delay_tester_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFG_PS_X0Y77        BUFG_PS                      0.000     0.000 r  cable_delay_tester_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=5884, routed)        2.732     2.732    cable_delay_tester_i/clk_wiz_0/inst/clk_in1
    MMCM_X0Y3            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT1)
                                                     -0.103     2.629 r  cable_delay_tester_i/clk_wiz_0/inst/mmcme4_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.356     2.985    cable_delay_tester_i/clk_wiz_0/inst/clk_39M_cable_delay_tester_clk_wiz_0_0
    BUFGCE_X0Y89         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.044     3.029 r  cable_delay_tester_i/clk_wiz_0/inst/clkout2_buf/O
    X1Y0 (CLOCK_ROOT)    net (fo=1669, routed)        2.747     5.776    cable_delay_tester_i/jtag_axi_0/inst/jtag_axi_engine_u/DEVICE_8SERIES.NO_BMM_INFO.SDP.WIDE_PRIM36_NO_ECC.ram
    SLICE_X48Y36         FDRE                                         r  cable_delay_tester_i/jtag_axi_0/inst/jtag_axi_engine_u/status_reg_datain_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X48Y36         FDRE (Prop_CFF_SLICEL_C_Q)
                                                      0.114     5.890 r  cable_delay_tester_i/jtag_axi_0/inst/jtag_axi_engine_u/status_reg_datain_reg[7]/Q
                         net (fo=1, routed)           0.269     6.159    cable_delay_tester_i/jtag_axi_0/inst/jtag_axi_engine_u/status_reg_datain[7]
    SLICE_X48Y35         FDRE                                         r  cable_delay_tester_i/jtag_axi_0/inst/jtag_axi_engine_u/status_reg_datain_ff_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  cable_delay_tester_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.181     0.181    cable_delay_tester_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y77        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.035     0.216 r  cable_delay_tester_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X1Y1 (CLOCK_ROOT)    net (fo=5884, routed)        2.732     2.948    cable_delay_tester_i/jtag_axi_0/inst/jtag_axi_engine_u/xsdb_clk
    SLICE_X48Y35         FDRE                                         r  cable_delay_tester_i/jtag_axi_0/inst/jtag_axi_engine_u/status_reg_datain_ff_reg[7]/C





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 cable_delay_tester_i/jtag_axi_0/inst/jtag_axi_engine_u/tx_fifo_i/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/src_gray_ff_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by clk_39M_cable_delay_tester_clk_wiz_0_0  {rise@0.000ns fall@12.816ns period=25.632ns})
  Destination:            cable_delay_tester_i/jtag_axi_0/inst/jtag_axi_engine_u/tx_fifo_i/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][7]/D
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.201ns  (logic 0.083ns (41.294%)  route 0.118ns (58.707%))
  Logic Levels:           0  
  Clock Path Skew:        -1.790ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.935ns
    Source Clock Delay      (SCD):    3.725ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.388ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.250ns
    Phase Error              (PE):    0.258ns
  Clock Net Delay (Source):      1.440ns (routing 0.879ns, distribution 0.561ns)
  Clock Net Delay (Destination): 1.748ns (routing 0.965ns, distribution 0.783ns)
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_39M_cable_delay_tester_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFG_PS_X0Y77        BUFG_PS                      0.000     0.000 r  cable_delay_tester_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=5884, routed)        1.513     1.513    cable_delay_tester_i/clk_wiz_0/inst/clk_in1
    MMCM_X0Y3            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT1)
                                                      0.566     2.079 r  cable_delay_tester_i/clk_wiz_0/inst/mmcme4_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.183     2.262    cable_delay_tester_i/clk_wiz_0/inst/clk_39M_cable_delay_tester_clk_wiz_0_0
    BUFGCE_X0Y89         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.023     2.285 r  cable_delay_tester_i/clk_wiz_0/inst/clkout2_buf/O
    X1Y0 (CLOCK_ROOT)    net (fo=1669, routed)        1.440     3.725    cable_delay_tester_i/jtag_axi_0/inst/jtag_axi_engine_u/tx_fifo_i/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/src_clk
    SLICE_X40Y37         FDRE                                         r  cable_delay_tester_i/jtag_axi_0/inst/jtag_axi_engine_u/tx_fifo_i/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/src_gray_ff_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X40Y37         FDRE (Prop_HFF2_SLICEM_C_Q)
                                                      0.083     3.808 r  cable_delay_tester_i/jtag_axi_0/inst/jtag_axi_engine_u/tx_fifo_i/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/src_gray_ff_reg[7]/Q
                         net (fo=1, routed)           0.118     3.926    cable_delay_tester_i/jtag_axi_0/inst/jtag_axi_engine_u/tx_fifo_i/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/async_path[7]
    SLICE_X40Y38         FDRE                                         r  cable_delay_tester_i/jtag_axi_0/inst/jtag_axi_engine_u/tx_fifo_i/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][7]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  cable_delay_tester_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.164     0.164    cable_delay_tester_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y77        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.023     0.187 r  cable_delay_tester_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X1Y1 (CLOCK_ROOT)    net (fo=5884, routed)        1.748     1.935    cable_delay_tester_i/jtag_axi_0/inst/jtag_axi_engine_u/tx_fifo_i/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_clk
    SLICE_X40Y38         FDRE                                         r  cable_delay_tester_i/jtag_axi_0/inst/jtag_axi_engine_u/tx_fifo_i/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][7]/C

Slack:                    inf
  Source:                 cable_delay_tester_i/jtag_axi_0/inst/jtag_axi_engine_u/status_reg_datain_reg[11]/C
                            (rising edge-triggered cell FDRE clocked by clk_39M_cable_delay_tester_clk_wiz_0_0  {rise@0.000ns fall@12.816ns period=25.632ns})
  Destination:            cable_delay_tester_i/jtag_axi_0/inst/jtag_axi_engine_u/status_reg_datain_ff_reg[11]/D
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.141ns  (logic 0.084ns (59.574%)  route 0.057ns (40.425%))
  Logic Levels:           0  
  Clock Path Skew:        -1.787ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.003ns
    Source Clock Delay      (SCD):    3.791ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.388ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.250ns
    Phase Error              (PE):    0.258ns
  Clock Net Delay (Source):      1.506ns (routing 0.879ns, distribution 0.627ns)
  Clock Net Delay (Destination): 1.816ns (routing 0.965ns, distribution 0.851ns)
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_39M_cable_delay_tester_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFG_PS_X0Y77        BUFG_PS                      0.000     0.000 r  cable_delay_tester_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=5884, routed)        1.513     1.513    cable_delay_tester_i/clk_wiz_0/inst/clk_in1
    MMCM_X0Y3            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT1)
                                                      0.566     2.079 r  cable_delay_tester_i/clk_wiz_0/inst/mmcme4_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.183     2.262    cable_delay_tester_i/clk_wiz_0/inst/clk_39M_cable_delay_tester_clk_wiz_0_0
    BUFGCE_X0Y89         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.023     2.285 r  cable_delay_tester_i/clk_wiz_0/inst/clkout2_buf/O
    X1Y0 (CLOCK_ROOT)    net (fo=1669, routed)        1.506     3.791    cable_delay_tester_i/jtag_axi_0/inst/jtag_axi_engine_u/DEVICE_8SERIES.NO_BMM_INFO.SDP.WIDE_PRIM36_NO_ECC.ram
    SLICE_X47Y32         FDRE                                         r  cable_delay_tester_i/jtag_axi_0/inst/jtag_axi_engine_u/status_reg_datain_reg[11]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X47Y32         FDRE (Prop_CFF_SLICEL_C_Q)
                                                      0.084     3.875 r  cable_delay_tester_i/jtag_axi_0/inst/jtag_axi_engine_u/status_reg_datain_reg[11]/Q
                         net (fo=1, routed)           0.057     3.932    cable_delay_tester_i/jtag_axi_0/inst/jtag_axi_engine_u/status_reg_datain[11]
    SLICE_X48Y32         FDRE                                         r  cable_delay_tester_i/jtag_axi_0/inst/jtag_axi_engine_u/status_reg_datain_ff_reg[11]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  cable_delay_tester_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.164     0.164    cable_delay_tester_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y77        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.023     0.187 r  cable_delay_tester_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X1Y1 (CLOCK_ROOT)    net (fo=5884, routed)        1.816     2.003    cable_delay_tester_i/jtag_axi_0/inst/jtag_axi_engine_u/xsdb_clk
    SLICE_X48Y32         FDRE                                         r  cable_delay_tester_i/jtag_axi_0/inst/jtag_axi_engine_u/status_reg_datain_ff_reg[11]/C

Slack:                    inf
  Source:                 cable_delay_tester_i/jtag_axi_0/inst/jtag_axi_engine_u/status_reg_datain_reg[8]/C
                            (rising edge-triggered cell FDRE clocked by clk_39M_cable_delay_tester_clk_wiz_0_0  {rise@0.000ns fall@12.816ns period=25.632ns})
  Destination:            cable_delay_tester_i/jtag_axi_0/inst/jtag_axi_engine_u/status_reg_datain_ff_reg[8]/D
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.141ns  (logic 0.084ns (59.574%)  route 0.057ns (40.426%))
  Logic Levels:           0  
  Clock Path Skew:        -1.787ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.003ns
    Source Clock Delay      (SCD):    3.791ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.388ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.250ns
    Phase Error              (PE):    0.258ns
  Clock Net Delay (Source):      1.506ns (routing 0.879ns, distribution 0.627ns)
  Clock Net Delay (Destination): 1.816ns (routing 0.965ns, distribution 0.851ns)
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_39M_cable_delay_tester_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFG_PS_X0Y77        BUFG_PS                      0.000     0.000 r  cable_delay_tester_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=5884, routed)        1.513     1.513    cable_delay_tester_i/clk_wiz_0/inst/clk_in1
    MMCM_X0Y3            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT1)
                                                      0.566     2.079 r  cable_delay_tester_i/clk_wiz_0/inst/mmcme4_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.183     2.262    cable_delay_tester_i/clk_wiz_0/inst/clk_39M_cable_delay_tester_clk_wiz_0_0
    BUFGCE_X0Y89         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.023     2.285 r  cable_delay_tester_i/clk_wiz_0/inst/clkout2_buf/O
    X1Y0 (CLOCK_ROOT)    net (fo=1669, routed)        1.506     3.791    cable_delay_tester_i/jtag_axi_0/inst/jtag_axi_engine_u/DEVICE_8SERIES.NO_BMM_INFO.SDP.WIDE_PRIM36_NO_ECC.ram
    SLICE_X47Y32         FDRE                                         r  cable_delay_tester_i/jtag_axi_0/inst/jtag_axi_engine_u/status_reg_datain_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X47Y32         FDRE (Prop_BFF_SLICEL_C_Q)
                                                      0.084     3.875 r  cable_delay_tester_i/jtag_axi_0/inst/jtag_axi_engine_u/status_reg_datain_reg[8]/Q
                         net (fo=1, routed)           0.057     3.932    cable_delay_tester_i/jtag_axi_0/inst/jtag_axi_engine_u/status_reg_datain[8]
    SLICE_X48Y32         FDRE                                         r  cable_delay_tester_i/jtag_axi_0/inst/jtag_axi_engine_u/status_reg_datain_ff_reg[8]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  cable_delay_tester_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.164     0.164    cable_delay_tester_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y77        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.023     0.187 r  cable_delay_tester_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X1Y1 (CLOCK_ROOT)    net (fo=5884, routed)        1.816     2.003    cable_delay_tester_i/jtag_axi_0/inst/jtag_axi_engine_u/xsdb_clk
    SLICE_X48Y32         FDRE                                         r  cable_delay_tester_i/jtag_axi_0/inst/jtag_axi_engine_u/status_reg_datain_ff_reg[8]/C

Slack:                    inf
  Source:                 cable_delay_tester_i/jtag_axi_0/inst/jtag_axi_engine_u/status_reg_datain_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_39M_cable_delay_tester_clk_wiz_0_0  {rise@0.000ns fall@12.816ns period=25.632ns})
  Destination:            cable_delay_tester_i/jtag_axi_0/inst/jtag_axi_engine_u/status_reg_datain_ff_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.142ns  (logic 0.084ns (59.155%)  route 0.058ns (40.845%))
  Logic Levels:           0  
  Clock Path Skew:        -1.775ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.016ns
    Source Clock Delay      (SCD):    3.791ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.388ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.250ns
    Phase Error              (PE):    0.258ns
  Clock Net Delay (Source):      1.506ns (routing 0.879ns, distribution 0.627ns)
  Clock Net Delay (Destination): 1.829ns (routing 0.965ns, distribution 0.864ns)
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_39M_cable_delay_tester_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFG_PS_X0Y77        BUFG_PS                      0.000     0.000 r  cable_delay_tester_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=5884, routed)        1.513     1.513    cable_delay_tester_i/clk_wiz_0/inst/clk_in1
    MMCM_X0Y3            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT1)
                                                      0.566     2.079 r  cable_delay_tester_i/clk_wiz_0/inst/mmcme4_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.183     2.262    cable_delay_tester_i/clk_wiz_0/inst/clk_39M_cable_delay_tester_clk_wiz_0_0
    BUFGCE_X0Y89         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.023     2.285 r  cable_delay_tester_i/clk_wiz_0/inst/clkout2_buf/O
    X1Y0 (CLOCK_ROOT)    net (fo=1669, routed)        1.506     3.791    cable_delay_tester_i/jtag_axi_0/inst/jtag_axi_engine_u/DEVICE_8SERIES.NO_BMM_INFO.SDP.WIDE_PRIM36_NO_ECC.ram
    SLICE_X48Y36         FDRE                                         r  cable_delay_tester_i/jtag_axi_0/inst/jtag_axi_engine_u/status_reg_datain_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X48Y36         FDRE (Prop_AFF_SLICEL_C_Q)
                                                      0.084     3.875 r  cable_delay_tester_i/jtag_axi_0/inst/jtag_axi_engine_u/status_reg_datain_reg[2]/Q
                         net (fo=1, routed)           0.058     3.933    cable_delay_tester_i/jtag_axi_0/inst/jtag_axi_engine_u/status_reg_datain[2]
    SLICE_X47Y36         FDRE                                         r  cable_delay_tester_i/jtag_axi_0/inst/jtag_axi_engine_u/status_reg_datain_ff_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  cable_delay_tester_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.164     0.164    cable_delay_tester_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y77        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.023     0.187 r  cable_delay_tester_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X1Y1 (CLOCK_ROOT)    net (fo=5884, routed)        1.829     2.016    cable_delay_tester_i/jtag_axi_0/inst/jtag_axi_engine_u/xsdb_clk
    SLICE_X47Y36         FDRE                                         r  cable_delay_tester_i/jtag_axi_0/inst/jtag_axi_engine_u/status_reg_datain_ff_reg[2]/C

Slack:                    inf
  Source:                 cable_delay_tester_i/jtag_axi_0/inst/jtag_axi_engine_u/status_reg_datain_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_39M_cable_delay_tester_clk_wiz_0_0  {rise@0.000ns fall@12.816ns period=25.632ns})
  Destination:            cable_delay_tester_i/jtag_axi_0/inst/jtag_axi_engine_u/status_reg_datain_ff_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.144ns  (logic 0.084ns (58.333%)  route 0.060ns (41.667%))
  Logic Levels:           0  
  Clock Path Skew:        -1.785ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.006ns
    Source Clock Delay      (SCD):    3.791ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.388ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.250ns
    Phase Error              (PE):    0.258ns
  Clock Net Delay (Source):      1.506ns (routing 0.879ns, distribution 0.627ns)
  Clock Net Delay (Destination): 1.819ns (routing 0.965ns, distribution 0.854ns)
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_39M_cable_delay_tester_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFG_PS_X0Y77        BUFG_PS                      0.000     0.000 r  cable_delay_tester_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=5884, routed)        1.513     1.513    cable_delay_tester_i/clk_wiz_0/inst/clk_in1
    MMCM_X0Y3            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT1)
                                                      0.566     2.079 r  cable_delay_tester_i/clk_wiz_0/inst/mmcme4_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.183     2.262    cable_delay_tester_i/clk_wiz_0/inst/clk_39M_cable_delay_tester_clk_wiz_0_0
    BUFGCE_X0Y89         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.023     2.285 r  cable_delay_tester_i/clk_wiz_0/inst/clkout2_buf/O
    X1Y0 (CLOCK_ROOT)    net (fo=1669, routed)        1.506     3.791    cable_delay_tester_i/jtag_axi_0/inst/jtag_axi_engine_u/DEVICE_8SERIES.NO_BMM_INFO.SDP.WIDE_PRIM36_NO_ECC.ram
    SLICE_X48Y36         FDRE                                         r  cable_delay_tester_i/jtag_axi_0/inst/jtag_axi_engine_u/status_reg_datain_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X48Y36         FDRE (Prop_BFF_SLICEL_C_Q)
                                                      0.084     3.875 r  cable_delay_tester_i/jtag_axi_0/inst/jtag_axi_engine_u/status_reg_datain_reg[3]/Q
                         net (fo=1, routed)           0.060     3.935    cable_delay_tester_i/jtag_axi_0/inst/jtag_axi_engine_u/status_reg_datain[3]
    SLICE_X48Y35         FDRE                                         r  cable_delay_tester_i/jtag_axi_0/inst/jtag_axi_engine_u/status_reg_datain_ff_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  cable_delay_tester_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.164     0.164    cable_delay_tester_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y77        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.023     0.187 r  cable_delay_tester_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X1Y1 (CLOCK_ROOT)    net (fo=5884, routed)        1.819     2.006    cable_delay_tester_i/jtag_axi_0/inst/jtag_axi_engine_u/xsdb_clk
    SLICE_X48Y35         FDRE                                         r  cable_delay_tester_i/jtag_axi_0/inst/jtag_axi_engine_u/status_reg_datain_ff_reg[3]/C

Slack:                    inf
  Source:                 cable_delay_tester_i/jtag_axi_0/inst/jtag_axi_engine_u/status_reg_datain_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_39M_cable_delay_tester_clk_wiz_0_0  {rise@0.000ns fall@12.816ns period=25.632ns})
  Destination:            cable_delay_tester_i/jtag_axi_0/inst/jtag_axi_engine_u/status_reg_datain_ff_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.144ns  (logic 0.085ns (59.028%)  route 0.059ns (40.972%))
  Logic Levels:           0  
  Clock Path Skew:        -1.799ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.992ns
    Source Clock Delay      (SCD):    3.792ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.388ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.250ns
    Phase Error              (PE):    0.258ns
  Clock Net Delay (Source):      1.507ns (routing 0.879ns, distribution 0.628ns)
  Clock Net Delay (Destination): 1.805ns (routing 0.965ns, distribution 0.840ns)
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_39M_cable_delay_tester_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFG_PS_X0Y77        BUFG_PS                      0.000     0.000 r  cable_delay_tester_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=5884, routed)        1.513     1.513    cable_delay_tester_i/clk_wiz_0/inst/clk_in1
    MMCM_X0Y3            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT1)
                                                      0.566     2.079 r  cable_delay_tester_i/clk_wiz_0/inst/mmcme4_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.183     2.262    cable_delay_tester_i/clk_wiz_0/inst/clk_39M_cable_delay_tester_clk_wiz_0_0
    BUFGCE_X0Y89         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.023     2.285 r  cable_delay_tester_i/clk_wiz_0/inst/clkout2_buf/O
    X1Y0 (CLOCK_ROOT)    net (fo=1669, routed)        1.507     3.792    cable_delay_tester_i/jtag_axi_0/inst/jtag_axi_engine_u/DEVICE_8SERIES.NO_BMM_INFO.SDP.WIDE_PRIM36_NO_ECC.ram
    SLICE_X46Y31         FDRE                                         r  cable_delay_tester_i/jtag_axi_0/inst/jtag_axi_engine_u/status_reg_datain_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X46Y31         FDRE (Prop_EFF2_SLICEL_C_Q)
                                                      0.085     3.877 r  cable_delay_tester_i/jtag_axi_0/inst/jtag_axi_engine_u/status_reg_datain_reg[1]/Q
                         net (fo=1, routed)           0.059     3.936    cable_delay_tester_i/jtag_axi_0/inst/jtag_axi_engine_u/status_reg_datain[1]
    SLICE_X46Y32         FDRE                                         r  cable_delay_tester_i/jtag_axi_0/inst/jtag_axi_engine_u/status_reg_datain_ff_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  cable_delay_tester_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.164     0.164    cable_delay_tester_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y77        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.023     0.187 r  cable_delay_tester_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X1Y1 (CLOCK_ROOT)    net (fo=5884, routed)        1.805     1.992    cable_delay_tester_i/jtag_axi_0/inst/jtag_axi_engine_u/xsdb_clk
    SLICE_X46Y32         FDRE                                         r  cable_delay_tester_i/jtag_axi_0/inst/jtag_axi_engine_u/status_reg_datain_ff_reg[1]/C

Slack:                    inf
  Source:                 cable_delay_tester_i/jtag_axi_0/inst/jtag_axi_engine_u/status_reg_datain_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_39M_cable_delay_tester_clk_wiz_0_0  {rise@0.000ns fall@12.816ns period=25.632ns})
  Destination:            cable_delay_tester_i/jtag_axi_0/inst/jtag_axi_engine_u/status_reg_datain_ff_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.146ns  (logic 0.085ns (58.219%)  route 0.061ns (41.781%))
  Logic Levels:           0  
  Clock Path Skew:        -1.799ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.992ns
    Source Clock Delay      (SCD):    3.792ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.388ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.250ns
    Phase Error              (PE):    0.258ns
  Clock Net Delay (Source):      1.507ns (routing 0.879ns, distribution 0.628ns)
  Clock Net Delay (Destination): 1.805ns (routing 0.965ns, distribution 0.840ns)
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_39M_cable_delay_tester_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFG_PS_X0Y77        BUFG_PS                      0.000     0.000 r  cable_delay_tester_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=5884, routed)        1.513     1.513    cable_delay_tester_i/clk_wiz_0/inst/clk_in1
    MMCM_X0Y3            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT1)
                                                      0.566     2.079 r  cable_delay_tester_i/clk_wiz_0/inst/mmcme4_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.183     2.262    cable_delay_tester_i/clk_wiz_0/inst/clk_39M_cable_delay_tester_clk_wiz_0_0
    BUFGCE_X0Y89         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.023     2.285 r  cable_delay_tester_i/clk_wiz_0/inst/clkout2_buf/O
    X1Y0 (CLOCK_ROOT)    net (fo=1669, routed)        1.507     3.792    cable_delay_tester_i/jtag_axi_0/inst/jtag_axi_engine_u/DEVICE_8SERIES.NO_BMM_INFO.SDP.WIDE_PRIM36_NO_ECC.ram
    SLICE_X46Y31         FDRE                                         r  cable_delay_tester_i/jtag_axi_0/inst/jtag_axi_engine_u/status_reg_datain_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X46Y31         FDRE (Prop_FFF2_SLICEL_C_Q)
                                                      0.085     3.877 r  cable_delay_tester_i/jtag_axi_0/inst/jtag_axi_engine_u/status_reg_datain_reg[0]/Q
                         net (fo=1, routed)           0.061     3.938    cable_delay_tester_i/jtag_axi_0/inst/jtag_axi_engine_u/status_reg_datain[0]
    SLICE_X46Y32         FDRE                                         r  cable_delay_tester_i/jtag_axi_0/inst/jtag_axi_engine_u/status_reg_datain_ff_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  cable_delay_tester_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.164     0.164    cable_delay_tester_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y77        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.023     0.187 r  cable_delay_tester_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X1Y1 (CLOCK_ROOT)    net (fo=5884, routed)        1.805     1.992    cable_delay_tester_i/jtag_axi_0/inst/jtag_axi_engine_u/xsdb_clk
    SLICE_X46Y32         FDRE                                         r  cable_delay_tester_i/jtag_axi_0/inst/jtag_axi_engine_u/status_reg_datain_ff_reg[0]/C

Slack:                    inf
  Source:                 cable_delay_tester_i/jtag_axi_0/inst/jtag_axi_engine_u/tx_fifo_i/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/src_gray_ff_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by clk_39M_cable_delay_tester_clk_wiz_0_0  {rise@0.000ns fall@12.816ns period=25.632ns})
  Destination:            cable_delay_tester_i/jtag_axi_0/inst/jtag_axi_engine_u/tx_fifo_i/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][6]/D
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.165ns  (logic 0.084ns (50.909%)  route 0.081ns (49.091%))
  Logic Levels:           0  
  Clock Path Skew:        -1.788ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.985ns
    Source Clock Delay      (SCD):    3.773ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.388ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.250ns
    Phase Error              (PE):    0.258ns
  Clock Net Delay (Source):      1.488ns (routing 0.879ns, distribution 0.609ns)
  Clock Net Delay (Destination): 1.798ns (routing 0.965ns, distribution 0.833ns)
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_39M_cable_delay_tester_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFG_PS_X0Y77        BUFG_PS                      0.000     0.000 r  cable_delay_tester_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=5884, routed)        1.513     1.513    cable_delay_tester_i/clk_wiz_0/inst/clk_in1
    MMCM_X0Y3            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT1)
                                                      0.566     2.079 r  cable_delay_tester_i/clk_wiz_0/inst/mmcme4_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.183     2.262    cable_delay_tester_i/clk_wiz_0/inst/clk_39M_cable_delay_tester_clk_wiz_0_0
    BUFGCE_X0Y89         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.023     2.285 r  cable_delay_tester_i/clk_wiz_0/inst/clkout2_buf/O
    X1Y0 (CLOCK_ROOT)    net (fo=1669, routed)        1.488     3.773    cable_delay_tester_i/jtag_axi_0/inst/jtag_axi_engine_u/tx_fifo_i/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/src_clk
    SLICE_X41Y36         FDRE                                         r  cable_delay_tester_i/jtag_axi_0/inst/jtag_axi_engine_u/tx_fifo_i/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/src_gray_ff_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X41Y36         FDRE (Prop_GFF2_SLICEM_C_Q)
                                                      0.084     3.857 r  cable_delay_tester_i/jtag_axi_0/inst/jtag_axi_engine_u/tx_fifo_i/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/src_gray_ff_reg[6]/Q
                         net (fo=1, routed)           0.081     3.938    cable_delay_tester_i/jtag_axi_0/inst/jtag_axi_engine_u/tx_fifo_i/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/async_path[6]
    SLICE_X41Y36         FDRE                                         r  cable_delay_tester_i/jtag_axi_0/inst/jtag_axi_engine_u/tx_fifo_i/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][6]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  cable_delay_tester_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.164     0.164    cable_delay_tester_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y77        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.023     0.187 r  cable_delay_tester_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X1Y1 (CLOCK_ROOT)    net (fo=5884, routed)        1.798     1.985    cable_delay_tester_i/jtag_axi_0/inst/jtag_axi_engine_u/tx_fifo_i/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_clk
    SLICE_X41Y36         FDRE                                         r  cable_delay_tester_i/jtag_axi_0/inst/jtag_axi_engine_u/tx_fifo_i/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][6]/C

Slack:                    inf
  Source:                 cable_delay_tester_i/jtag_axi_0/inst/jtag_axi_engine_u/status_reg_datain_reg[14]/C
                            (rising edge-triggered cell FDRE clocked by clk_39M_cable_delay_tester_clk_wiz_0_0  {rise@0.000ns fall@12.816ns period=25.632ns})
  Destination:            cable_delay_tester_i/jtag_axi_0/inst/jtag_axi_engine_u/status_reg_datain_ff_reg[14]/D
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.148ns  (logic 0.084ns (56.757%)  route 0.064ns (43.243%))
  Logic Levels:           0  
  Clock Path Skew:        -1.779ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.016ns
    Source Clock Delay      (SCD):    3.795ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.388ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.250ns
    Phase Error              (PE):    0.258ns
  Clock Net Delay (Source):      1.510ns (routing 0.879ns, distribution 0.631ns)
  Clock Net Delay (Destination): 1.829ns (routing 0.965ns, distribution 0.864ns)
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_39M_cable_delay_tester_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFG_PS_X0Y77        BUFG_PS                      0.000     0.000 r  cable_delay_tester_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=5884, routed)        1.513     1.513    cable_delay_tester_i/clk_wiz_0/inst/clk_in1
    MMCM_X0Y3            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT1)
                                                      0.566     2.079 r  cable_delay_tester_i/clk_wiz_0/inst/mmcme4_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.183     2.262    cable_delay_tester_i/clk_wiz_0/inst/clk_39M_cable_delay_tester_clk_wiz_0_0
    BUFGCE_X0Y89         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.023     2.285 r  cable_delay_tester_i/clk_wiz_0/inst/clkout2_buf/O
    X1Y0 (CLOCK_ROOT)    net (fo=1669, routed)        1.510     3.795    cable_delay_tester_i/jtag_axi_0/inst/jtag_axi_engine_u/DEVICE_8SERIES.NO_BMM_INFO.SDP.WIDE_PRIM36_NO_ECC.ram
    SLICE_X47Y38         FDRE                                         r  cable_delay_tester_i/jtag_axi_0/inst/jtag_axi_engine_u/status_reg_datain_reg[14]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X47Y38         FDRE (Prop_BFF_SLICEL_C_Q)
                                                      0.084     3.879 r  cable_delay_tester_i/jtag_axi_0/inst/jtag_axi_engine_u/status_reg_datain_reg[14]/Q
                         net (fo=1, routed)           0.064     3.943    cable_delay_tester_i/jtag_axi_0/inst/jtag_axi_engine_u/status_reg_datain[14]
    SLICE_X47Y36         FDRE                                         r  cable_delay_tester_i/jtag_axi_0/inst/jtag_axi_engine_u/status_reg_datain_ff_reg[14]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  cable_delay_tester_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.164     0.164    cable_delay_tester_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y77        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.023     0.187 r  cable_delay_tester_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X1Y1 (CLOCK_ROOT)    net (fo=5884, routed)        1.829     2.016    cable_delay_tester_i/jtag_axi_0/inst/jtag_axi_engine_u/xsdb_clk
    SLICE_X47Y36         FDRE                                         r  cable_delay_tester_i/jtag_axi_0/inst/jtag_axi_engine_u/status_reg_datain_ff_reg[14]/C

Slack:                    inf
  Source:                 cable_delay_tester_i/jtag_axi_0/inst/jtag_axi_engine_u/tx_fifo_i/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/src_gray_ff_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_39M_cable_delay_tester_clk_wiz_0_0  {rise@0.000ns fall@12.816ns period=25.632ns})
  Destination:            cable_delay_tester_i/jtag_axi_0/inst/jtag_axi_engine_u/tx_fifo_i/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][3]/D
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.178ns  (logic 0.083ns (46.629%)  route 0.095ns (53.371%))
  Logic Levels:           0  
  Clock Path Skew:        -1.778ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.991ns
    Source Clock Delay      (SCD):    3.770ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.388ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.250ns
    Phase Error              (PE):    0.258ns
  Clock Net Delay (Source):      1.485ns (routing 0.879ns, distribution 0.606ns)
  Clock Net Delay (Destination): 1.804ns (routing 0.965ns, distribution 0.839ns)
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_39M_cable_delay_tester_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFG_PS_X0Y77        BUFG_PS                      0.000     0.000 r  cable_delay_tester_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=5884, routed)        1.513     1.513    cable_delay_tester_i/clk_wiz_0/inst/clk_in1
    MMCM_X0Y3            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT1)
                                                      0.566     2.079 r  cable_delay_tester_i/clk_wiz_0/inst/mmcme4_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.183     2.262    cable_delay_tester_i/clk_wiz_0/inst/clk_39M_cable_delay_tester_clk_wiz_0_0
    BUFGCE_X0Y89         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.023     2.285 r  cable_delay_tester_i/clk_wiz_0/inst/clkout2_buf/O
    X1Y0 (CLOCK_ROOT)    net (fo=1669, routed)        1.485     3.770    cable_delay_tester_i/jtag_axi_0/inst/jtag_axi_engine_u/tx_fifo_i/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/src_clk
    SLICE_X41Y37         FDRE                                         r  cable_delay_tester_i/jtag_axi_0/inst/jtag_axi_engine_u/tx_fifo_i/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/src_gray_ff_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X41Y37         FDRE (Prop_HFF2_SLICEM_C_Q)
                                                      0.083     3.853 r  cable_delay_tester_i/jtag_axi_0/inst/jtag_axi_engine_u/tx_fifo_i/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/src_gray_ff_reg[3]/Q
                         net (fo=1, routed)           0.095     3.948    cable_delay_tester_i/jtag_axi_0/inst/jtag_axi_engine_u/tx_fifo_i/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/async_path[3]
    SLICE_X41Y37         FDRE                                         r  cable_delay_tester_i/jtag_axi_0/inst/jtag_axi_engine_u/tx_fifo_i/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  cable_delay_tester_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.164     0.164    cable_delay_tester_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y77        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.023     0.187 r  cable_delay_tester_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X1Y1 (CLOCK_ROOT)    net (fo=5884, routed)        1.804     1.991    cable_delay_tester_i/jtag_axi_0/inst/jtag_axi_engine_u/tx_fifo_i/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_clk
    SLICE_X41Y37         FDRE                                         r  cable_delay_tester_i/jtag_axi_0/inst/jtag_axi_engine_u/tx_fifo_i/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][3]/C





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  clk_pl_0
  To Clock:  clk_pl_0

Max Delay           238 Endpoints
Min Delay           238 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 cable_delay_tester_i/ila_rhs/inst/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[1].U_M/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/DUT/I_WHOLE_SLICE.G_SLICE_IDX[0].U_ALL_SRL_SLICE/u_srlA/S1/CLK
                            (rising edge-triggered cell SRLC32E clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            cable_delay_tester_i/ila_rhs/inst/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[1].U_M/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/DUT/I_WHOLE_SLICE.G_SLICE_IDX[3].U_ALL_SRL_SLICE/I_IS_TERMINATION_SLICE_W_OUTPUT_REG.DOUT_O_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        1.965ns  (logic 0.927ns (47.176%)  route 1.038ns (52.824%))
  Logic Levels:           3  (CARRY8=3)
  Clock Path Skew:        -0.362ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.842ns
    Source Clock Delay      (SCD):    3.204ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.130ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.250ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      2.937ns (routing 1.576ns, distribution 1.361ns)
  Clock Net Delay (Destination): 2.626ns (routing 1.434ns, distribution 1.192ns)
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  cable_delay_tester_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.229     0.229    cable_delay_tester_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y77        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.038     0.267 r  cable_delay_tester_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X1Y1 (CLOCK_ROOT)    net (fo=5884, routed)        2.937     3.204    cable_delay_tester_i/ila_rhs/inst/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[1].U_M/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/DUT/I_WHOLE_SLICE.G_SLICE_IDX[0].U_ALL_SRL_SLICE/u_srlA/CLK
    SLICE_X31Y36         SRLC32E                                      r  cable_delay_tester_i/ila_rhs/inst/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[1].U_M/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/DUT/I_WHOLE_SLICE.G_SLICE_IDX[0].U_ALL_SRL_SLICE/u_srlA/S1/CLK
  -------------------------------------------------------------------    -------------------
    SLICE_X31Y36         SRLC32E (Prop_A6LUT_SLICEM_CLK_Q)
                                                      0.544     3.748 r  cable_delay_tester_i/ila_rhs/inst/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[1].U_M/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/DUT/I_WHOLE_SLICE.G_SLICE_IDX[0].U_ALL_SRL_SLICE/u_srlA/S1/Q
                         net (fo=1, routed)           0.261     4.009    cable_delay_tester_i/ila_rhs/inst/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[1].U_M/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/DUT/lopt_8
    SLICE_X31Y37         CARRY8 (Prop_CARRY8_SLICEM_S[4]_CO[7])
                                                      0.236     4.245 r  cable_delay_tester_i/ila_rhs/inst/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[1].U_M/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/DUT/u_carry4_inst_CARRY8/CO[7]
                         net (fo=1, routed)           0.030     4.275    cable_delay_tester_i/ila_rhs/inst/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[1].U_M/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/DUT/I_WHOLE_SLICE.G_SLICE_IDX[1].U_ALL_SRL_SLICE/CI_I
    SLICE_X31Y38         CARRY8 (Prop_CARRY8_SLICEM_CI_CO[7])
                                                      0.065     4.340 r  cable_delay_tester_i/ila_rhs/inst/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[1].U_M/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/DUT/I_WHOLE_SLICE.G_SLICE_IDX[1].U_ALL_SRL_SLICE/u_carry4_inst_CARRY8/CO[7]
                         net (fo=1, routed)           0.030     4.370    cable_delay_tester_i/ila_rhs/inst/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[1].U_M/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/DUT/I_WHOLE_SLICE.G_SLICE_IDX[3].U_ALL_SRL_SLICE/DOUT_O
    SLICE_X31Y39         CARRY8 (Prop_CARRY8_SLICEM_CI_CO[3])
                                                      0.082     4.452 r  cable_delay_tester_i/ila_rhs/inst/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[1].U_M/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/DUT/I_WHOLE_SLICE.G_SLICE_IDX[3].U_ALL_SRL_SLICE/u_carry4_inst_CARRY8/CO[3]
                         net (fo=1, routed)           0.717     5.169    cable_delay_tester_i/ila_rhs/inst/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[1].U_M/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/DUT/I_WHOLE_SLICE.G_SLICE_IDX[3].U_ALL_SRL_SLICE/muxcy_lo[3]
    SLICE_X37Y44         FDRE                                         r  cable_delay_tester_i/ila_rhs/inst/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[1].U_M/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/DUT/I_WHOLE_SLICE.G_SLICE_IDX[3].U_ALL_SRL_SLICE/I_IS_TERMINATION_SLICE_W_OUTPUT_REG.DOUT_O_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  cable_delay_tester_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.181     0.181    cable_delay_tester_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y77        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.035     0.216 r  cable_delay_tester_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X1Y1 (CLOCK_ROOT)    net (fo=5884, routed)        2.626     2.842    cable_delay_tester_i/ila_rhs/inst/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[1].U_M/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/DUT/I_WHOLE_SLICE.G_SLICE_IDX[3].U_ALL_SRL_SLICE/CLK_I
    SLICE_X37Y44         FDRE                                         r  cable_delay_tester_i/ila_rhs/inst/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[1].U_M/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/DUT/I_WHOLE_SLICE.G_SLICE_IDX[3].U_ALL_SRL_SLICE/I_IS_TERMINATION_SLICE_W_OUTPUT_REG.DOUT_O_reg/C

Slack:                    inf
  Source:                 cable_delay_tester_i/ila_rhs/inst/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[10].U_M/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/DUT/I_WHOLE_SLICE.G_SLICE_IDX[0].U_ALL_SRL_SLICE/u_srlD/S1/CLK
                            (rising edge-triggered cell SRLC32E clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            cable_delay_tester_i/ila_rhs/inst/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[10].U_M/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/DUT/I_WHOLE_SLICE.G_SLICE_IDX[3].U_ALL_SRL_SLICE/I_IS_TERMINATION_SLICE_W_OUTPUT_REG.DOUT_O_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        1.955ns  (logic 0.863ns (44.143%)  route 1.092ns (55.857%))
  Logic Levels:           3  (CARRY8=3)
  Clock Path Skew:        -0.353ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.859ns
    Source Clock Delay      (SCD):    3.211ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.130ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.250ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      2.944ns (routing 1.576ns, distribution 1.368ns)
  Clock Net Delay (Destination): 2.643ns (routing 1.434ns, distribution 1.209ns)
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  cable_delay_tester_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.229     0.229    cable_delay_tester_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y77        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.038     0.267 r  cable_delay_tester_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X1Y1 (CLOCK_ROOT)    net (fo=5884, routed)        2.944     3.211    cable_delay_tester_i/ila_rhs/inst/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[10].U_M/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/DUT/I_WHOLE_SLICE.G_SLICE_IDX[0].U_ALL_SRL_SLICE/u_srlD/CLK
    SLICE_X37Y26         SRLC32E                                      r  cable_delay_tester_i/ila_rhs/inst/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[10].U_M/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/DUT/I_WHOLE_SLICE.G_SLICE_IDX[0].U_ALL_SRL_SLICE/u_srlD/S1/CLK
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y26         SRLC32E (Prop_D6LUT_SLICEM_CLK_Q)
                                                      0.541     3.752 r  cable_delay_tester_i/ila_rhs/inst/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[10].U_M/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/DUT/I_WHOLE_SLICE.G_SLICE_IDX[0].U_ALL_SRL_SLICE/u_srlD/S1/Q
                         net (fo=1, routed)           0.429     4.181    cable_delay_tester_i/ila_rhs/inst/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[10].U_M/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/DUT/lopt_5
    SLICE_X38Y26         CARRY8 (Prop_CARRY8_SLICEM_S[7]_CO[7])
                                                      0.175     4.356 r  cable_delay_tester_i/ila_rhs/inst/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[10].U_M/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/DUT/u_carry4_inst_CARRY8/CO[7]
                         net (fo=1, routed)           0.030     4.386    cable_delay_tester_i/ila_rhs/inst/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[10].U_M/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/DUT/I_WHOLE_SLICE.G_SLICE_IDX[1].U_ALL_SRL_SLICE/CI_I
    SLICE_X38Y27         CARRY8 (Prop_CARRY8_SLICEM_CI_CO[7])
                                                      0.065     4.451 r  cable_delay_tester_i/ila_rhs/inst/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[10].U_M/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/DUT/I_WHOLE_SLICE.G_SLICE_IDX[1].U_ALL_SRL_SLICE/u_carry4_inst_CARRY8/CO[7]
                         net (fo=1, routed)           0.030     4.481    cable_delay_tester_i/ila_rhs/inst/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[10].U_M/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/DUT/I_WHOLE_SLICE.G_SLICE_IDX[3].U_ALL_SRL_SLICE/DOUT_O
    SLICE_X38Y28         CARRY8 (Prop_CARRY8_SLICEM_CI_CO[3])
                                                      0.082     4.563 r  cable_delay_tester_i/ila_rhs/inst/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[10].U_M/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/DUT/I_WHOLE_SLICE.G_SLICE_IDX[3].U_ALL_SRL_SLICE/u_carry4_inst_CARRY8/CO[3]
                         net (fo=1, routed)           0.603     5.166    cable_delay_tester_i/ila_rhs/inst/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[10].U_M/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/DUT/I_WHOLE_SLICE.G_SLICE_IDX[3].U_ALL_SRL_SLICE/muxcy_lo[3]
    SLICE_X38Y50         FDRE                                         r  cable_delay_tester_i/ila_rhs/inst/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[10].U_M/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/DUT/I_WHOLE_SLICE.G_SLICE_IDX[3].U_ALL_SRL_SLICE/I_IS_TERMINATION_SLICE_W_OUTPUT_REG.DOUT_O_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  cable_delay_tester_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.181     0.181    cable_delay_tester_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y77        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.035     0.216 r  cable_delay_tester_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X1Y1 (CLOCK_ROOT)    net (fo=5884, routed)        2.643     2.859    cable_delay_tester_i/ila_rhs/inst/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[10].U_M/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/DUT/I_WHOLE_SLICE.G_SLICE_IDX[3].U_ALL_SRL_SLICE/CLK_I
    SLICE_X38Y50         FDRE                                         r  cable_delay_tester_i/ila_rhs/inst/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[10].U_M/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/DUT/I_WHOLE_SLICE.G_SLICE_IDX[3].U_ALL_SRL_SLICE/I_IS_TERMINATION_SLICE_W_OUTPUT_REG.DOUT_O_reg/C

Slack:                    inf
  Source:                 cable_delay_tester_i/ila_rhd/inst/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/u_cap_window_counter/u_wcnt_lcmp/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/DUT/I_WHOLE_SLICE.G_SLICE_IDX[0].U_ALL_SRL_SLICE/u_srlA/S1/CLK
                            (rising edge-triggered cell SRLC32E clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            cable_delay_tester_i/ila_rhd/inst/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/u_cap_window_counter/u_wcnt_lcmp_q/D
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        1.961ns  (logic 1.085ns (55.329%)  route 0.876ns (44.671%))
  Logic Levels:           3  (CARRY8=2 LUT2=1)
  Clock Path Skew:        -0.355ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.820ns
    Source Clock Delay      (SCD):    3.175ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.130ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.250ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      2.908ns (routing 1.576ns, distribution 1.332ns)
  Clock Net Delay (Destination): 2.604ns (routing 1.434ns, distribution 1.170ns)
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  cable_delay_tester_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.229     0.229    cable_delay_tester_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y77        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.038     0.267 r  cable_delay_tester_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X1Y1 (CLOCK_ROOT)    net (fo=5884, routed)        2.908     3.175    cable_delay_tester_i/ila_rhd/inst/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/u_cap_window_counter/u_wcnt_lcmp/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/DUT/I_WHOLE_SLICE.G_SLICE_IDX[0].U_ALL_SRL_SLICE/u_srlA/CLK
    SLICE_X28Y92         SRLC32E                                      r  cable_delay_tester_i/ila_rhd/inst/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/u_cap_window_counter/u_wcnt_lcmp/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/DUT/I_WHOLE_SLICE.G_SLICE_IDX[0].U_ALL_SRL_SLICE/u_srlA/S1/CLK
  -------------------------------------------------------------------    -------------------
    SLICE_X28Y92         SRLC32E (Prop_A6LUT_SLICEM_CLK_Q)
                                                      0.544     3.719 r  cable_delay_tester_i/ila_rhd/inst/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/u_cap_window_counter/u_wcnt_lcmp/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/DUT/I_WHOLE_SLICE.G_SLICE_IDX[0].U_ALL_SRL_SLICE/u_srlA/S1/Q
                         net (fo=1, routed)           0.384     4.103    cable_delay_tester_i/ila_rhd/inst/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/u_cap_window_counter/u_wcnt_lcmp/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/DUT/lopt_8
    SLICE_X25Y92         CARRY8 (Prop_CARRY8_SLICEM_S[4]_CO[7])
                                                      0.236     4.339 r  cable_delay_tester_i/ila_rhd/inst/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/u_cap_window_counter/u_wcnt_lcmp/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/DUT/u_carry4_inst_CARRY8/CO[7]
                         net (fo=1, routed)           0.030     4.369    cable_delay_tester_i/ila_rhd/inst/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/u_cap_window_counter/u_wcnt_lcmp/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/DUT/I_WHOLE_SLICE.G_SLICE_IDX[1].U_ALL_SRL_SLICE/CI_I
    SLICE_X25Y93         CARRY8 (Prop_CARRY8_SLICEM_CI_CO[3])
                                                      0.082     4.451 r  cable_delay_tester_i/ila_rhd/inst/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/u_cap_window_counter/u_wcnt_lcmp/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/DUT/I_WHOLE_SLICE.G_SLICE_IDX[1].U_ALL_SRL_SLICE/u_carry4_inst_CARRY8/CO[3]
                         net (fo=1, routed)           0.435     4.886    cable_delay_tester_i/ila_rhd/inst/ila_core_inst/u_ila_regs/u_wcnt_lcmp_q
    SLICE_X29Y93         LUT2 (Prop_H5LUT_SLICEM_I1_O)
                                                      0.223     5.109 r  cable_delay_tester_i/ila_rhd/inst/ila_core_inst/u_ila_regs/u_wcnt_lcmp_q_i_1/O
                         net (fo=1, routed)           0.027     5.136    cable_delay_tester_i/ila_rhd/inst/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/u_cap_window_counter/wcnt_lcmp_temp
    SLICE_X29Y93         FDRE                                         r  cable_delay_tester_i/ila_rhd/inst/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/u_cap_window_counter/u_wcnt_lcmp_q/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  cable_delay_tester_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.181     0.181    cable_delay_tester_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y77        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.035     0.216 r  cable_delay_tester_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X1Y1 (CLOCK_ROOT)    net (fo=5884, routed)        2.604     2.820    cable_delay_tester_i/ila_rhd/inst/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/u_cap_window_counter/DESIGN_CLK_I
    SLICE_X29Y93         FDRE                                         r  cable_delay_tester_i/ila_rhd/inst/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/u_cap_window_counter/u_wcnt_lcmp_q/C

Slack:                    inf
  Source:                 cable_delay_tester_i/ila_rhd/inst/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/u_cap_window_counter/u_wcnt_hcmp/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/DUT/I_WHOLE_SLICE.G_SLICE_IDX[0].U_ALL_SRL_SLICE/u_srlD/S1/CLK
                            (rising edge-triggered cell SRLC32E clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            cable_delay_tester_i/ila_rhd/inst/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/u_cap_window_counter/u_wcnt_hcmp_q/D
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        1.776ns  (logic 1.021ns (57.489%)  route 0.755ns (42.511%))
  Logic Levels:           3  (CARRY8=2 LUT2=1)
  Clock Path Skew:        -0.365ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.807ns
    Source Clock Delay      (SCD):    3.172ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.130ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.250ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      2.905ns (routing 1.576ns, distribution 1.329ns)
  Clock Net Delay (Destination): 2.591ns (routing 1.434ns, distribution 1.157ns)
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  cable_delay_tester_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.229     0.229    cable_delay_tester_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y77        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.038     0.267 r  cable_delay_tester_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X1Y1 (CLOCK_ROOT)    net (fo=5884, routed)        2.905     3.172    cable_delay_tester_i/ila_rhd/inst/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/u_cap_window_counter/u_wcnt_hcmp/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/DUT/I_WHOLE_SLICE.G_SLICE_IDX[0].U_ALL_SRL_SLICE/u_srlD/CLK
    SLICE_X28Y90         SRLC32E                                      r  cable_delay_tester_i/ila_rhd/inst/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/u_cap_window_counter/u_wcnt_hcmp/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/DUT/I_WHOLE_SLICE.G_SLICE_IDX[0].U_ALL_SRL_SLICE/u_srlD/S1/CLK
  -------------------------------------------------------------------    -------------------
    SLICE_X28Y90         SRLC32E (Prop_D6LUT_SLICEM_CLK_Q)
                                                      0.541     3.713 r  cable_delay_tester_i/ila_rhd/inst/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/u_cap_window_counter/u_wcnt_hcmp/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/DUT/I_WHOLE_SLICE.G_SLICE_IDX[0].U_ALL_SRL_SLICE/u_srlD/S1/Q
                         net (fo=1, routed)           0.503     4.216    cable_delay_tester_i/ila_rhd/inst/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/u_cap_window_counter/u_wcnt_hcmp/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/DUT/lopt_5
    SLICE_X29Y90         CARRY8 (Prop_CARRY8_SLICEM_S[7]_CO[7])
                                                      0.175     4.391 r  cable_delay_tester_i/ila_rhd/inst/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/u_cap_window_counter/u_wcnt_hcmp/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/DUT/u_carry4_inst_CARRY8/CO[7]
                         net (fo=1, routed)           0.030     4.421    cable_delay_tester_i/ila_rhd/inst/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/u_cap_window_counter/u_wcnt_hcmp/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/DUT/I_WHOLE_SLICE.G_SLICE_IDX[1].U_ALL_SRL_SLICE/CI_I
    SLICE_X29Y91         CARRY8 (Prop_CARRY8_SLICEM_CI_CO[3])
                                                      0.082     4.503 r  cable_delay_tester_i/ila_rhd/inst/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/u_cap_window_counter/u_wcnt_hcmp/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/DUT/I_WHOLE_SLICE.G_SLICE_IDX[1].U_ALL_SRL_SLICE/u_carry4_inst_CARRY8/CO[3]
                         net (fo=1, routed)           0.195     4.698    cable_delay_tester_i/ila_rhd/inst/ila_core_inst/u_ila_regs/u_wcnt_hcmp_q
    SLICE_X31Y91         LUT2 (Prop_H5LUT_SLICEM_I1_O)
                                                      0.223     4.921 r  cable_delay_tester_i/ila_rhd/inst/ila_core_inst/u_ila_regs/u_wcnt_hcmp_q_i_1/O
                         net (fo=1, routed)           0.027     4.948    cable_delay_tester_i/ila_rhd/inst/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/u_cap_window_counter/wcnt_hcmp_temp
    SLICE_X31Y91         FDRE                                         r  cable_delay_tester_i/ila_rhd/inst/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/u_cap_window_counter/u_wcnt_hcmp_q/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  cable_delay_tester_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.181     0.181    cable_delay_tester_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y77        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.035     0.216 r  cable_delay_tester_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X1Y1 (CLOCK_ROOT)    net (fo=5884, routed)        2.591     2.807    cable_delay_tester_i/ila_rhd/inst/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/u_cap_window_counter/DESIGN_CLK_I
    SLICE_X31Y91         FDRE                                         r  cable_delay_tester_i/ila_rhd/inst/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/u_cap_window_counter/u_wcnt_hcmp_q/C

Slack:                    inf
  Source:                 cable_delay_tester_i/ila_rhs/inst/ila_core_inst/u_trig/N_DDR_TC.N_DDR_TC_INST[0].U_TC/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/DUT/I_WHOLE_SLICE.G_SLICE_IDX[0].U_ALL_SRL_SLICE/u_srlD/S1/CLK
                            (rising edge-triggered cell SRLC32E clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            cable_delay_tester_i/ila_rhs/inst/ila_core_inst/u_trig/N_DDR_TC.N_DDR_TC_INST[0].U_TC/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/DUT/I_WHOLE_SLICE.G_SLICE_IDX[1].U_ALL_SRL_SLICE/I_IS_TERMINATION_SLICE_W_OUTPUT_REG.DOUT_O_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        1.716ns  (logic 0.798ns (46.503%)  route 0.918ns (53.496%))
  Logic Levels:           2  (CARRY8=2)
  Clock Path Skew:        -0.279ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.944ns
    Source Clock Delay      (SCD):    3.222ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.130ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.250ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      2.955ns (routing 1.576ns, distribution 1.379ns)
  Clock Net Delay (Destination): 2.728ns (routing 1.434ns, distribution 1.294ns)
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  cable_delay_tester_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.229     0.229    cable_delay_tester_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y77        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.038     0.267 r  cable_delay_tester_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X1Y1 (CLOCK_ROOT)    net (fo=5884, routed)        2.955     3.222    cable_delay_tester_i/ila_rhs/inst/ila_core_inst/u_trig/N_DDR_TC.N_DDR_TC_INST[0].U_TC/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/DUT/I_WHOLE_SLICE.G_SLICE_IDX[0].U_ALL_SRL_SLICE/u_srlD/CLK
    SLICE_X37Y52         SRLC32E                                      r  cable_delay_tester_i/ila_rhs/inst/ila_core_inst/u_trig/N_DDR_TC.N_DDR_TC_INST[0].U_TC/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/DUT/I_WHOLE_SLICE.G_SLICE_IDX[0].U_ALL_SRL_SLICE/u_srlD/S1/CLK
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y52         SRLC32E (Prop_D6LUT_SLICEM_CLK_Q)
                                                      0.541     3.763 r  cable_delay_tester_i/ila_rhs/inst/ila_core_inst/u_trig/N_DDR_TC.N_DDR_TC_INST[0].U_TC/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/DUT/I_WHOLE_SLICE.G_SLICE_IDX[0].U_ALL_SRL_SLICE/u_srlD/S1/Q
                         net (fo=1, routed)           0.450     4.213    cable_delay_tester_i/ila_rhs/inst/ila_core_inst/u_trig/N_DDR_TC.N_DDR_TC_INST[0].U_TC/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/DUT/lopt_5
    SLICE_X38Y52         CARRY8 (Prop_CARRY8_SLICEM_S[7]_CO[7])
                                                      0.175     4.388 r  cable_delay_tester_i/ila_rhs/inst/ila_core_inst/u_trig/N_DDR_TC.N_DDR_TC_INST[0].U_TC/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/DUT/u_carry4_inst_CARRY8/CO[7]
                         net (fo=1, routed)           0.030     4.418    cable_delay_tester_i/ila_rhs/inst/ila_core_inst/u_trig/N_DDR_TC.N_DDR_TC_INST[0].U_TC/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/DUT/I_WHOLE_SLICE.G_SLICE_IDX[1].U_ALL_SRL_SLICE/DOUT_O
    SLICE_X38Y53         CARRY8 (Prop_CARRY8_SLICEM_CI_CO[3])
                                                      0.082     4.500 r  cable_delay_tester_i/ila_rhs/inst/ila_core_inst/u_trig/N_DDR_TC.N_DDR_TC_INST[0].U_TC/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/DUT/I_WHOLE_SLICE.G_SLICE_IDX[1].U_ALL_SRL_SLICE/u_carry4_inst_CARRY8/CO[3]
                         net (fo=1, routed)           0.438     4.938    cable_delay_tester_i/ila_rhs/inst/ila_core_inst/u_trig/N_DDR_TC.N_DDR_TC_INST[0].U_TC/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/DUT/I_WHOLE_SLICE.G_SLICE_IDX[1].U_ALL_SRL_SLICE/muxcy_lo[3]
    SLICE_X41Y47         FDRE                                         r  cable_delay_tester_i/ila_rhs/inst/ila_core_inst/u_trig/N_DDR_TC.N_DDR_TC_INST[0].U_TC/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/DUT/I_WHOLE_SLICE.G_SLICE_IDX[1].U_ALL_SRL_SLICE/I_IS_TERMINATION_SLICE_W_OUTPUT_REG.DOUT_O_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  cable_delay_tester_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.181     0.181    cable_delay_tester_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y77        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.035     0.216 r  cable_delay_tester_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X1Y1 (CLOCK_ROOT)    net (fo=5884, routed)        2.728     2.944    cable_delay_tester_i/ila_rhs/inst/ila_core_inst/u_trig/N_DDR_TC.N_DDR_TC_INST[0].U_TC/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/DUT/I_WHOLE_SLICE.G_SLICE_IDX[1].U_ALL_SRL_SLICE/CLK_I
    SLICE_X41Y47         FDRE                                         r  cable_delay_tester_i/ila_rhs/inst/ila_core_inst/u_trig/N_DDR_TC.N_DDR_TC_INST[0].U_TC/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/DUT/I_WHOLE_SLICE.G_SLICE_IDX[1].U_ALL_SRL_SLICE/I_IS_TERMINATION_SLICE_W_OUTPUT_REG.DOUT_O_reg/C

Slack:                    inf
  Source:                 cable_delay_tester_i/ila_rhd/inst/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[10].U_M/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/DUT/I_WHOLE_SLICE.G_SLICE_IDX[0].U_ALL_SRL_SLICE/u_srlD/S1/CLK
                            (rising edge-triggered cell SRLC32E clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            cable_delay_tester_i/ila_rhd/inst/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[10].U_M/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/DUT/I_WHOLE_SLICE.G_SLICE_IDX[1].U_ALL_SRL_SLICE/I_IS_TERMINATION_SLICE_W_OUTPUT_REG.DOUT_O_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        1.714ns  (logic 0.798ns (46.558%)  route 0.916ns (53.442%))
  Logic Levels:           2  (CARRY8=2)
  Clock Path Skew:        -0.375ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.848ns
    Source Clock Delay      (SCD):    3.222ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.130ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.250ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      2.955ns (routing 1.576ns, distribution 1.379ns)
  Clock Net Delay (Destination): 2.632ns (routing 1.434ns, distribution 1.198ns)
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  cable_delay_tester_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.229     0.229    cable_delay_tester_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y77        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.038     0.267 r  cable_delay_tester_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X1Y1 (CLOCK_ROOT)    net (fo=5884, routed)        2.955     3.222    cable_delay_tester_i/ila_rhd/inst/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[10].U_M/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/DUT/I_WHOLE_SLICE.G_SLICE_IDX[0].U_ALL_SRL_SLICE/u_srlD/CLK
    SLICE_X32Y60         SRLC32E                                      r  cable_delay_tester_i/ila_rhd/inst/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[10].U_M/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/DUT/I_WHOLE_SLICE.G_SLICE_IDX[0].U_ALL_SRL_SLICE/u_srlD/S1/CLK
  -------------------------------------------------------------------    -------------------
    SLICE_X32Y60         SRLC32E (Prop_D6LUT_SLICEM_CLK_Q)
                                                      0.541     3.763 r  cable_delay_tester_i/ila_rhd/inst/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[10].U_M/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/DUT/I_WHOLE_SLICE.G_SLICE_IDX[0].U_ALL_SRL_SLICE/u_srlD/S1/Q
                         net (fo=1, routed)           0.439     4.202    cable_delay_tester_i/ila_rhd/inst/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[10].U_M/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/DUT/lopt_5
    SLICE_X34Y60         CARRY8 (Prop_CARRY8_SLICEM_S[7]_CO[7])
                                                      0.175     4.377 r  cable_delay_tester_i/ila_rhd/inst/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[10].U_M/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/DUT/u_carry4_inst_CARRY8/CO[7]
                         net (fo=1, routed)           0.030     4.407    cable_delay_tester_i/ila_rhd/inst/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[10].U_M/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/DUT/I_WHOLE_SLICE.G_SLICE_IDX[1].U_ALL_SRL_SLICE/DOUT_O
    SLICE_X34Y61         CARRY8 (Prop_CARRY8_SLICEM_CI_CO[3])
                                                      0.082     4.489 r  cable_delay_tester_i/ila_rhd/inst/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[10].U_M/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/DUT/I_WHOLE_SLICE.G_SLICE_IDX[1].U_ALL_SRL_SLICE/u_carry4_inst_CARRY8/CO[3]
                         net (fo=1, routed)           0.447     4.936    cable_delay_tester_i/ila_rhd/inst/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[10].U_M/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/DUT/I_WHOLE_SLICE.G_SLICE_IDX[1].U_ALL_SRL_SLICE/muxcy_lo[3]
    SLICE_X35Y76         FDRE                                         r  cable_delay_tester_i/ila_rhd/inst/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[10].U_M/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/DUT/I_WHOLE_SLICE.G_SLICE_IDX[1].U_ALL_SRL_SLICE/I_IS_TERMINATION_SLICE_W_OUTPUT_REG.DOUT_O_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  cable_delay_tester_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.181     0.181    cable_delay_tester_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y77        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.035     0.216 r  cable_delay_tester_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X1Y1 (CLOCK_ROOT)    net (fo=5884, routed)        2.632     2.848    cable_delay_tester_i/ila_rhd/inst/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[10].U_M/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/DUT/I_WHOLE_SLICE.G_SLICE_IDX[1].U_ALL_SRL_SLICE/CLK_I
    SLICE_X35Y76         FDRE                                         r  cable_delay_tester_i/ila_rhd/inst/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[10].U_M/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/DUT/I_WHOLE_SLICE.G_SLICE_IDX[1].U_ALL_SRL_SLICE/I_IS_TERMINATION_SLICE_W_OUTPUT_REG.DOUT_O_reg/C

Slack:                    inf
  Source:                 cable_delay_tester_i/ila_rhd/inst/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[7].U_M/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/DUT/I_WHOLE_SLICE.G_SLICE_IDX[0].U_ALL_SRL_SLICE/u_srlD/S1/CLK
                            (rising edge-triggered cell SRLC32E clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            cable_delay_tester_i/ila_rhd/inst/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[7].U_M/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/DUT/I_WHOLE_SLICE.G_SLICE_IDX[0].U_ALL_SRL_SLICE/I_IS_TERMINATION_SLICE_W_OUTPUT_REG.DOUT_O_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        1.687ns  (logic 0.724ns (42.916%)  route 0.963ns (57.084%))
  Logic Levels:           1  (CARRY8=1)
  Clock Path Skew:        -0.412ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.835ns
    Source Clock Delay      (SCD):    3.248ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.130ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.250ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      2.981ns (routing 1.576ns, distribution 1.405ns)
  Clock Net Delay (Destination): 2.619ns (routing 1.434ns, distribution 1.185ns)
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  cable_delay_tester_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.229     0.229    cable_delay_tester_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y77        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.038     0.267 r  cable_delay_tester_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X1Y1 (CLOCK_ROOT)    net (fo=5884, routed)        2.981     3.248    cable_delay_tester_i/ila_rhd/inst/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[7].U_M/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/DUT/I_WHOLE_SLICE.G_SLICE_IDX[0].U_ALL_SRL_SLICE/u_srlD/CLK
    SLICE_X32Y74         SRLC32E                                      r  cable_delay_tester_i/ila_rhd/inst/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[7].U_M/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/DUT/I_WHOLE_SLICE.G_SLICE_IDX[0].U_ALL_SRL_SLICE/u_srlD/S1/CLK
  -------------------------------------------------------------------    -------------------
    SLICE_X32Y74         SRLC32E (Prop_D6LUT_SLICEM_CLK_Q)
                                                      0.541     3.789 r  cable_delay_tester_i/ila_rhd/inst/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[7].U_M/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/DUT/I_WHOLE_SLICE.G_SLICE_IDX[0].U_ALL_SRL_SLICE/u_srlD/S1/Q
                         net (fo=1, routed)           0.537     4.326    cable_delay_tester_i/ila_rhd/inst/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[7].U_M/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/DUT/lopt_5
    SLICE_X32Y75         CARRY8 (Prop_CARRY8_SLICEM_S[7]_CO[7])
                                                      0.183     4.509 r  cable_delay_tester_i/ila_rhd/inst/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[7].U_M/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/DUT/u_carry4_inst_CARRY8/CO[7]
                         net (fo=1, routed)           0.426     4.935    cable_delay_tester_i/ila_rhd/inst/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[7].U_M/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/DUT/I_WHOLE_SLICE.G_SLICE_IDX[0].U_ALL_SRL_SLICE/muxcy_lo[3]
    SLICE_X34Y73         FDRE                                         r  cable_delay_tester_i/ila_rhd/inst/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[7].U_M/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/DUT/I_WHOLE_SLICE.G_SLICE_IDX[0].U_ALL_SRL_SLICE/I_IS_TERMINATION_SLICE_W_OUTPUT_REG.DOUT_O_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  cable_delay_tester_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.181     0.181    cable_delay_tester_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y77        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.035     0.216 r  cable_delay_tester_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X1Y1 (CLOCK_ROOT)    net (fo=5884, routed)        2.619     2.835    cable_delay_tester_i/ila_rhd/inst/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[7].U_M/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/DUT/I_WHOLE_SLICE.G_SLICE_IDX[0].U_ALL_SRL_SLICE/CLK_I
    SLICE_X34Y73         FDRE                                         r  cable_delay_tester_i/ila_rhd/inst/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[7].U_M/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/DUT/I_WHOLE_SLICE.G_SLICE_IDX[0].U_ALL_SRL_SLICE/I_IS_TERMINATION_SLICE_W_OUTPUT_REG.DOUT_O_reg/C

Slack:                    inf
  Source:                 cable_delay_tester_i/ila_rhs/inst/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/u_cap_sample_counter/u_scnt_cmp/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/DUT/I_WHOLE_SLICE.G_SLICE_IDX[0].U_ALL_SRL_SLICE/u_srlA/S1/CLK
                            (rising edge-triggered cell SRLC32E clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            cable_delay_tester_i/ila_rhs/inst/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/u_cap_sample_counter/u_scnt_cmp_q/D
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        1.689ns  (logic 1.090ns (64.535%)  route 0.599ns (35.465%))
  Logic Levels:           3  (CARRY8=2 LUT2=1)
  Clock Path Skew:        -0.383ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.861ns
    Source Clock Delay      (SCD):    3.244ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.130ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.250ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      2.977ns (routing 1.576ns, distribution 1.401ns)
  Clock Net Delay (Destination): 2.645ns (routing 1.434ns, distribution 1.211ns)
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  cable_delay_tester_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.229     0.229    cable_delay_tester_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y77        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.038     0.267 r  cable_delay_tester_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X1Y1 (CLOCK_ROOT)    net (fo=5884, routed)        2.977     3.244    cable_delay_tester_i/ila_rhs/inst/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/u_cap_sample_counter/u_scnt_cmp/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/DUT/I_WHOLE_SLICE.G_SLICE_IDX[0].U_ALL_SRL_SLICE/u_srlA/CLK
    SLICE_X38Y38         SRLC32E                                      r  cable_delay_tester_i/ila_rhs/inst/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/u_cap_sample_counter/u_scnt_cmp/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/DUT/I_WHOLE_SLICE.G_SLICE_IDX[0].U_ALL_SRL_SLICE/u_srlA/S1/CLK
  -------------------------------------------------------------------    -------------------
    SLICE_X38Y38         SRLC32E (Prop_A6LUT_SLICEM_CLK_Q)
                                                      0.544     3.788 r  cable_delay_tester_i/ila_rhs/inst/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/u_cap_sample_counter/u_scnt_cmp/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/DUT/I_WHOLE_SLICE.G_SLICE_IDX[0].U_ALL_SRL_SLICE/u_srlA/S1/Q
                         net (fo=1, routed)           0.261     4.049    cable_delay_tester_i/ila_rhs/inst/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/u_cap_sample_counter/u_scnt_cmp/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/DUT/lopt_8
    SLICE_X38Y39         CARRY8 (Prop_CARRY8_SLICEM_S[4]_CO[7])
                                                      0.236     4.285 r  cable_delay_tester_i/ila_rhs/inst/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/u_cap_sample_counter/u_scnt_cmp/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/DUT/u_carry4_inst_CARRY8/CO[7]
                         net (fo=1, routed)           0.030     4.315    cable_delay_tester_i/ila_rhs/inst/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/u_cap_sample_counter/u_scnt_cmp/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/DUT/I_WHOLE_SLICE.G_SLICE_IDX[1].U_ALL_SRL_SLICE/CI_I
    SLICE_X38Y40         CARRY8 (Prop_CARRY8_SLICEM_CI_CO[3])
                                                      0.082     4.397 r  cable_delay_tester_i/ila_rhs/inst/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/u_cap_sample_counter/u_scnt_cmp/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/DUT/I_WHOLE_SLICE.G_SLICE_IDX[1].U_ALL_SRL_SLICE/u_carry4_inst_CARRY8/CO[3]
                         net (fo=1, routed)           0.228     4.625    cable_delay_tester_i/ila_rhs/inst/ila_core_inst/u_ila_regs/u_scnt_cmp_q
    SLICE_X38Y43         LUT2 (Prop_H6LUT_SLICEM_I1_O)
                                                      0.228     4.853 r  cable_delay_tester_i/ila_rhs/inst/ila_core_inst/u_ila_regs/u_scnt_cmp_q_i_1/O
                         net (fo=1, routed)           0.080     4.933    cable_delay_tester_i/ila_rhs/inst/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/u_cap_sample_counter/scnt_cmp_temp
    SLICE_X38Y43         FDRE                                         r  cable_delay_tester_i/ila_rhs/inst/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/u_cap_sample_counter/u_scnt_cmp_q/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  cable_delay_tester_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.181     0.181    cable_delay_tester_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y77        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.035     0.216 r  cable_delay_tester_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X1Y1 (CLOCK_ROOT)    net (fo=5884, routed)        2.645     2.861    cable_delay_tester_i/ila_rhs/inst/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/u_cap_sample_counter/DESIGN_CLK_I
    SLICE_X38Y43         FDRE                                         r  cable_delay_tester_i/ila_rhs/inst/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/u_cap_sample_counter/u_scnt_cmp_q/C

Slack:                    inf
  Source:                 cable_delay_tester_i/ila_rhs/inst/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/u_cap_window_counter/u_wcnt_lcmp/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/DUT/I_WHOLE_SLICE.G_SLICE_IDX[0].U_ALL_SRL_SLICE/u_srlA/S1/CLK
                            (rising edge-triggered cell SRLC32E clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            cable_delay_tester_i/ila_rhs/inst/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/u_cap_window_counter/u_wcnt_lcmp_q/D
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        1.668ns  (logic 1.013ns (60.731%)  route 0.655ns (39.269%))
  Logic Levels:           3  (CARRY8=2 LUT2=1)
  Clock Path Skew:        -0.386ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.861ns
    Source Clock Delay      (SCD):    3.247ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.130ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.250ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      2.980ns (routing 1.576ns, distribution 1.404ns)
  Clock Net Delay (Destination): 2.645ns (routing 1.434ns, distribution 1.211ns)
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  cable_delay_tester_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.229     0.229    cable_delay_tester_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y77        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.038     0.267 r  cable_delay_tester_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X1Y1 (CLOCK_ROOT)    net (fo=5884, routed)        2.980     3.247    cable_delay_tester_i/ila_rhs/inst/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/u_cap_window_counter/u_wcnt_lcmp/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/DUT/I_WHOLE_SLICE.G_SLICE_IDX[0].U_ALL_SRL_SLICE/u_srlA/CLK
    SLICE_X38Y41         SRLC32E                                      r  cable_delay_tester_i/ila_rhs/inst/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/u_cap_window_counter/u_wcnt_lcmp/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/DUT/I_WHOLE_SLICE.G_SLICE_IDX[0].U_ALL_SRL_SLICE/u_srlA/S1/CLK
  -------------------------------------------------------------------    -------------------
    SLICE_X38Y41         SRLC32E (Prop_A6LUT_SLICEM_CLK_Q)
                                                      0.544     3.791 r  cable_delay_tester_i/ila_rhs/inst/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/u_cap_window_counter/u_wcnt_lcmp/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/DUT/I_WHOLE_SLICE.G_SLICE_IDX[0].U_ALL_SRL_SLICE/u_srlA/S1/Q
                         net (fo=1, routed)           0.321     4.112    cable_delay_tester_i/ila_rhs/inst/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/u_cap_window_counter/u_wcnt_lcmp/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/DUT/lopt_8
    SLICE_X37Y41         CARRY8 (Prop_CARRY8_SLICEM_S[4]_CO[7])
                                                      0.236     4.348 r  cable_delay_tester_i/ila_rhs/inst/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/u_cap_window_counter/u_wcnt_lcmp/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/DUT/u_carry4_inst_CARRY8/CO[7]
                         net (fo=1, routed)           0.030     4.378    cable_delay_tester_i/ila_rhs/inst/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/u_cap_window_counter/u_wcnt_lcmp/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/DUT/I_WHOLE_SLICE.G_SLICE_IDX[1].U_ALL_SRL_SLICE/CI_I
    SLICE_X37Y42         CARRY8 (Prop_CARRY8_SLICEM_CI_CO[3])
                                                      0.082     4.460 r  cable_delay_tester_i/ila_rhs/inst/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/u_cap_window_counter/u_wcnt_lcmp/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/DUT/I_WHOLE_SLICE.G_SLICE_IDX[1].U_ALL_SRL_SLICE/u_carry4_inst_CARRY8/CO[3]
                         net (fo=1, routed)           0.277     4.737    cable_delay_tester_i/ila_rhs/inst/ila_core_inst/u_ila_regs/u_wcnt_lcmp_q
    SLICE_X38Y43         LUT2 (Prop_H5LUT_SLICEM_I1_O)
                                                      0.151     4.888 r  cable_delay_tester_i/ila_rhs/inst/ila_core_inst/u_ila_regs/u_wcnt_lcmp_q_i_1/O
                         net (fo=1, routed)           0.027     4.915    cable_delay_tester_i/ila_rhs/inst/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/u_cap_window_counter/wcnt_lcmp_temp
    SLICE_X38Y43         FDRE                                         r  cable_delay_tester_i/ila_rhs/inst/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/u_cap_window_counter/u_wcnt_lcmp_q/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  cable_delay_tester_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.181     0.181    cable_delay_tester_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y77        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.035     0.216 r  cable_delay_tester_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X1Y1 (CLOCK_ROOT)    net (fo=5884, routed)        2.645     2.861    cable_delay_tester_i/ila_rhs/inst/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/u_cap_window_counter/DESIGN_CLK_I
    SLICE_X38Y43         FDRE                                         r  cable_delay_tester_i/ila_rhs/inst/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/u_cap_window_counter/u_wcnt_lcmp_q/C

Slack:                    inf
  Source:                 cable_delay_tester_i/ila_rhs/inst/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[3].U_M/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/DUT/I_WHOLE_SLICE.G_SLICE_IDX[0].U_ALL_SRL_SLICE/u_srlB/S1/CLK
                            (rising edge-triggered cell SRLC32E clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            cable_delay_tester_i/ila_rhs/inst/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[3].U_M/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/DUT/I_WHOLE_SLICE.G_SLICE_IDX[0].U_ALL_SRL_SLICE/I_IS_TERMINATION_SLICE_W_OUTPUT_REG.DOUT_O_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        1.676ns  (logic 0.793ns (47.315%)  route 0.883ns (52.685%))
  Logic Levels:           1  (CARRY8=1)
  Clock Path Skew:        -0.394ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.844ns
    Source Clock Delay      (SCD):    3.238ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.130ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.250ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      2.971ns (routing 1.576ns, distribution 1.395ns)
  Clock Net Delay (Destination): 2.628ns (routing 1.434ns, distribution 1.194ns)
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  cable_delay_tester_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.229     0.229    cable_delay_tester_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y77        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.038     0.267 r  cable_delay_tester_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X1Y1 (CLOCK_ROOT)    net (fo=5884, routed)        2.971     3.238    cable_delay_tester_i/ila_rhs/inst/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[3].U_M/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/DUT/I_WHOLE_SLICE.G_SLICE_IDX[0].U_ALL_SRL_SLICE/u_srlB/CLK
    SLICE_X35Y56         SRLC32E                                      r  cable_delay_tester_i/ila_rhs/inst/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[3].U_M/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/DUT/I_WHOLE_SLICE.G_SLICE_IDX[0].U_ALL_SRL_SLICE/u_srlB/S1/CLK
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y56         SRLC32E (Prop_B6LUT_SLICEM_CLK_Q)
                                                      0.547     3.785 r  cable_delay_tester_i/ila_rhs/inst/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[3].U_M/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/DUT/I_WHOLE_SLICE.G_SLICE_IDX[0].U_ALL_SRL_SLICE/u_srlB/S1/Q
                         net (fo=1, routed)           0.375     4.160    cable_delay_tester_i/ila_rhs/inst/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[3].U_M/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/DUT/lopt_7
    SLICE_X35Y57         CARRY8 (Prop_CARRY8_SLICEM_S[5]_CO[7])
                                                      0.246     4.406 r  cable_delay_tester_i/ila_rhs/inst/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[3].U_M/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/DUT/u_carry4_inst_CARRY8/CO[7]
                         net (fo=1, routed)           0.508     4.914    cable_delay_tester_i/ila_rhs/inst/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[3].U_M/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/DUT/I_WHOLE_SLICE.G_SLICE_IDX[0].U_ALL_SRL_SLICE/muxcy_lo[3]
    SLICE_X39Y52         FDRE                                         r  cable_delay_tester_i/ila_rhs/inst/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[3].U_M/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/DUT/I_WHOLE_SLICE.G_SLICE_IDX[0].U_ALL_SRL_SLICE/I_IS_TERMINATION_SLICE_W_OUTPUT_REG.DOUT_O_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  cable_delay_tester_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.181     0.181    cable_delay_tester_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y77        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.035     0.216 r  cable_delay_tester_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X1Y1 (CLOCK_ROOT)    net (fo=5884, routed)        2.628     2.844    cable_delay_tester_i/ila_rhs/inst/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[3].U_M/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/DUT/I_WHOLE_SLICE.G_SLICE_IDX[0].U_ALL_SRL_SLICE/CLK_I
    SLICE_X39Y52         FDRE                                         r  cable_delay_tester_i/ila_rhs/inst/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[3].U_M/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/DUT/I_WHOLE_SLICE.G_SLICE_IDX[0].U_ALL_SRL_SLICE/I_IS_TERMINATION_SLICE_W_OUTPUT_REG.DOUT_O_reg/C





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 cable_delay_tester_i/ila_rhd/inst/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/captured_samples_reg[10]/C
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            cable_delay_tester_i/ila_rhd/inst/ila_core_inst/u_ila_regs/reg_9/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[10]/D
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.118ns  (logic 0.084ns (71.186%)  route 0.034ns (28.814%))
  Logic Levels:           0  
  Clock Path Skew:        0.188ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.930ns
    Source Clock Delay      (SCD):    1.742ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.130ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.250ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.591ns (routing 0.881ns, distribution 0.710ns)
  Clock Net Delay (Destination): 1.743ns (routing 0.965ns, distribution 0.778ns)
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  cable_delay_tester_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.129     0.129    cable_delay_tester_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y77        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.022     0.151 r  cable_delay_tester_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X1Y1 (CLOCK_ROOT)    net (fo=5884, routed)        1.591     1.742    cable_delay_tester_i/ila_rhd/inst/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/DESIGN_CLK_I
    SLICE_X30Y91         FDRE                                         r  cable_delay_tester_i/ila_rhd/inst/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/captured_samples_reg[10]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X30Y91         FDRE (Prop_HFF_SLICEL_C_Q)
                                                      0.084     1.826 r  cable_delay_tester_i/ila_rhd/inst/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/captured_samples_reg[10]/Q
                         net (fo=1, routed)           0.034     1.860    cable_delay_tester_i/ila_rhd/inst/ila_core_inst/u_ila_regs/reg_9/I_EN_STAT_EQ1.U_STAT/din_i[10]
    SLICE_X30Y91         FDRE                                         r  cable_delay_tester_i/ila_rhd/inst/ila_core_inst/u_ila_regs/reg_9/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[10]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  cable_delay_tester_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.164     0.164    cable_delay_tester_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y77        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.023     0.187 r  cable_delay_tester_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X1Y1 (CLOCK_ROOT)    net (fo=5884, routed)        1.743     1.930    cable_delay_tester_i/ila_rhd/inst/ila_core_inst/u_ila_regs/reg_9/I_EN_STAT_EQ1.U_STAT/s_dclk_i
    SLICE_X30Y91         FDRE                                         r  cable_delay_tester_i/ila_rhd/inst/ila_core_inst/u_ila_regs/reg_9/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[10]/C

Slack:                    inf
  Source:                 cable_delay_tester_i/ila_rhd/inst/ila_core_inst/u_ila_regs/reg_stream_ffd/I_EN_CTL_EQ1.U_CTL/xsdb_reg_reg[8]/C
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            cable_delay_tester_i/ila_rhd/inst/ila_core_inst/debug_data_in_sync1_reg[8]/D
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.125ns  (logic 0.084ns (67.396%)  route 0.041ns (32.604%))
  Logic Levels:           0  
  Clock Path Skew:        0.188ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.930ns
    Source Clock Delay      (SCD):    1.743ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.130ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.250ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.592ns (routing 0.881ns, distribution 0.711ns)
  Clock Net Delay (Destination): 1.743ns (routing 0.965ns, distribution 0.778ns)
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  cable_delay_tester_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.129     0.129    cable_delay_tester_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y77        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.022     0.151 r  cable_delay_tester_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X1Y1 (CLOCK_ROOT)    net (fo=5884, routed)        1.592     1.743    cable_delay_tester_i/ila_rhd/inst/ila_core_inst/u_ila_regs/reg_stream_ffd/I_EN_CTL_EQ1.U_CTL/s_dclk_i
    SLICE_X30Y77         FDRE                                         r  cable_delay_tester_i/ila_rhd/inst/ila_core_inst/u_ila_regs/reg_stream_ffd/I_EN_CTL_EQ1.U_CTL/xsdb_reg_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X30Y77         FDRE (Prop_EFF_SLICEL_C_Q)
                                                      0.084     1.827 r  cable_delay_tester_i/ila_rhd/inst/ila_core_inst/u_ila_regs/reg_stream_ffd/I_EN_CTL_EQ1.U_CTL/xsdb_reg_reg[8]/Q
                         net (fo=2, routed)           0.041     1.867    cable_delay_tester_i/ila_rhd/inst/ila_core_inst/debug_data_in[8]
    SLICE_X30Y77         FDRE                                         r  cable_delay_tester_i/ila_rhd/inst/ila_core_inst/debug_data_in_sync1_reg[8]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  cable_delay_tester_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.164     0.164    cable_delay_tester_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y77        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.023     0.187 r  cable_delay_tester_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X1Y1 (CLOCK_ROOT)    net (fo=5884, routed)        1.743     1.930    cable_delay_tester_i/ila_rhd/inst/ila_core_inst/DESIGN_CLK_I
    SLICE_X30Y77         FDRE                                         r  cable_delay_tester_i/ila_rhd/inst/ila_core_inst/debug_data_in_sync1_reg[8]/C

Slack:                    inf
  Source:                 cable_delay_tester_i/ila_rhd/inst/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/i_o_to_64k.cfg_data_vec_reg[8]/C
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            cable_delay_tester_i/ila_rhd/inst/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/cfg_data_vec_sync1_reg[8]/D
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.150ns  (logic 0.083ns (55.282%)  route 0.067ns (44.718%))
  Logic Levels:           0  
  Clock Path Skew:        0.192ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.919ns
    Source Clock Delay      (SCD):    1.727ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.130ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.250ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.576ns (routing 0.881ns, distribution 0.695ns)
  Clock Net Delay (Destination): 1.732ns (routing 0.965ns, distribution 0.767ns)
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  cable_delay_tester_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.129     0.129    cable_delay_tester_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y77        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.022     0.151 r  cable_delay_tester_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X1Y1 (CLOCK_ROOT)    net (fo=5884, routed)        1.576     1.727    cable_delay_tester_i/ila_rhd/inst/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/s_dclk_o
    SLICE_X28Y94         FDRE                                         r  cable_delay_tester_i/ila_rhd/inst/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/i_o_to_64k.cfg_data_vec_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X28Y94         FDRE (Prop_HFF_SLICEM_C_Q)
                                                      0.083     1.810 r  cable_delay_tester_i/ila_rhd/inst/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/i_o_to_64k.cfg_data_vec_reg[8]/Q
                         net (fo=2, routed)           0.067     1.877    cable_delay_tester_i/ila_rhd/inst/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/cfg_data_vec[8]
    SLICE_X28Y93         FDRE                                         r  cable_delay_tester_i/ila_rhd/inst/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/cfg_data_vec_sync1_reg[8]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  cable_delay_tester_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.164     0.164    cable_delay_tester_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y77        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.023     0.187 r  cable_delay_tester_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X1Y1 (CLOCK_ROOT)    net (fo=5884, routed)        1.732     1.919    cable_delay_tester_i/ila_rhd/inst/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/DESIGN_CLK_I
    SLICE_X28Y93         FDRE                                         r  cable_delay_tester_i/ila_rhd/inst/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/cfg_data_vec_sync1_reg[8]/C

Slack:                    inf
  Source:                 cable_delay_tester_i/ila_rhd/inst/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/i_o_to_64k.cfg_data_vec_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            cable_delay_tester_i/ila_rhd/inst/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/cfg_data_vec_sync1_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.154ns  (logic 0.084ns (54.456%)  route 0.070ns (45.544%))
  Logic Levels:           0  
  Clock Path Skew:        0.195ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.919ns
    Source Clock Delay      (SCD):    1.724ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.130ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.250ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.573ns (routing 0.881ns, distribution 0.692ns)
  Clock Net Delay (Destination): 1.732ns (routing 0.965ns, distribution 0.767ns)
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  cable_delay_tester_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.129     0.129    cable_delay_tester_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y77        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.022     0.151 r  cable_delay_tester_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X1Y1 (CLOCK_ROOT)    net (fo=5884, routed)        1.573     1.724    cable_delay_tester_i/ila_rhd/inst/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/s_dclk_o
    SLICE_X28Y90         FDRE                                         r  cable_delay_tester_i/ila_rhd/inst/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/i_o_to_64k.cfg_data_vec_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X28Y90         FDRE (Prop_GFF2_SLICEM_C_Q)
                                                      0.084     1.808 r  cable_delay_tester_i/ila_rhd/inst/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/i_o_to_64k.cfg_data_vec_reg[2]/Q
                         net (fo=2, routed)           0.070     1.878    cable_delay_tester_i/ila_rhd/inst/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/cfg_data_vec[2]
    SLICE_X28Y91         FDRE                                         r  cable_delay_tester_i/ila_rhd/inst/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/cfg_data_vec_sync1_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  cable_delay_tester_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.164     0.164    cable_delay_tester_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y77        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.023     0.187 r  cable_delay_tester_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X1Y1 (CLOCK_ROOT)    net (fo=5884, routed)        1.732     1.919    cable_delay_tester_i/ila_rhd/inst/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/DESIGN_CLK_I
    SLICE_X28Y91         FDRE                                         r  cable_delay_tester_i/ila_rhd/inst/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/cfg_data_vec_sync1_reg[2]/C

Slack:                    inf
  Source:                 cable_delay_tester_i/ila_rhd/inst/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/i_o_to_64k.cfg_data_vec_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            cable_delay_tester_i/ila_rhd/inst/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/cfg_data_vec_sync1_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.155ns  (logic 0.083ns (53.489%)  route 0.072ns (46.511%))
  Logic Levels:           0  
  Clock Path Skew:        0.195ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.919ns
    Source Clock Delay      (SCD):    1.724ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.130ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.250ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.573ns (routing 0.881ns, distribution 0.692ns)
  Clock Net Delay (Destination): 1.732ns (routing 0.965ns, distribution 0.767ns)
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  cable_delay_tester_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.129     0.129    cable_delay_tester_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y77        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.022     0.151 r  cable_delay_tester_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X1Y1 (CLOCK_ROOT)    net (fo=5884, routed)        1.573     1.724    cable_delay_tester_i/ila_rhd/inst/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/s_dclk_o
    SLICE_X28Y90         FDRE                                         r  cable_delay_tester_i/ila_rhd/inst/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/i_o_to_64k.cfg_data_vec_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X28Y90         FDRE (Prop_HFF2_SLICEM_C_Q)
                                                      0.083     1.807 r  cable_delay_tester_i/ila_rhd/inst/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/i_o_to_64k.cfg_data_vec_reg[1]/Q
                         net (fo=2, routed)           0.072     1.879    cable_delay_tester_i/ila_rhd/inst/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/cfg_data_vec[1]
    SLICE_X28Y91         FDRE                                         r  cable_delay_tester_i/ila_rhd/inst/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/cfg_data_vec_sync1_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  cable_delay_tester_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.164     0.164    cable_delay_tester_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y77        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.023     0.187 r  cable_delay_tester_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X1Y1 (CLOCK_ROOT)    net (fo=5884, routed)        1.732     1.919    cable_delay_tester_i/ila_rhd/inst/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/DESIGN_CLK_I
    SLICE_X28Y91         FDRE                                         r  cable_delay_tester_i/ila_rhd/inst/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/cfg_data_vec_sync1_reg[1]/C

Slack:                    inf
  Source:                 cable_delay_tester_i/ila_rhd/inst/ila_core_inst/u_ila_reset_ctrl/asyncrounous_transfer.arm_out_transfer_inst/din_reg_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            cable_delay_tester_i/ila_rhd/inst/ila_core_inst/u_ila_reset_ctrl/asyncrounous_transfer.arm_out_transfer_inst/dout_reg0_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.145ns  (logic 0.084ns (57.935%)  route 0.061ns (42.065%))
  Logic Levels:           0  
  Clock Path Skew:        0.186ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.920ns
    Source Clock Delay      (SCD):    1.735ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.130ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.250ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.584ns (routing 0.881ns, distribution 0.703ns)
  Clock Net Delay (Destination): 1.733ns (routing 0.965ns, distribution 0.768ns)
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  cable_delay_tester_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.129     0.129    cable_delay_tester_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y77        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.022     0.151 r  cable_delay_tester_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X1Y1 (CLOCK_ROOT)    net (fo=5884, routed)        1.584     1.735    cable_delay_tester_i/ila_rhd/inst/ila_core_inst/u_ila_reset_ctrl/asyncrounous_transfer.arm_out_transfer_inst/TCLK_I
    SLICE_X30Y85         FDRE                                         r  cable_delay_tester_i/ila_rhd/inst/ila_core_inst/u_ila_reset_ctrl/asyncrounous_transfer.arm_out_transfer_inst/din_reg_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X30Y85         FDRE (Prop_CFF_SLICEL_C_Q)
                                                      0.084     1.819 r  cable_delay_tester_i/ila_rhd/inst/ila_core_inst/u_ila_reset_ctrl/asyncrounous_transfer.arm_out_transfer_inst/din_reg_reg/Q
                         net (fo=2, routed)           0.061     1.880    cable_delay_tester_i/ila_rhd/inst/ila_core_inst/u_ila_reset_ctrl/asyncrounous_transfer.arm_out_transfer_inst/din_reg
    SLICE_X30Y85         FDRE                                         r  cable_delay_tester_i/ila_rhd/inst/ila_core_inst/u_ila_reset_ctrl/asyncrounous_transfer.arm_out_transfer_inst/dout_reg0_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  cable_delay_tester_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.164     0.164    cable_delay_tester_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y77        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.023     0.187 r  cable_delay_tester_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X1Y1 (CLOCK_ROOT)    net (fo=5884, routed)        1.733     1.920    cable_delay_tester_i/ila_rhd/inst/ila_core_inst/u_ila_reset_ctrl/asyncrounous_transfer.arm_out_transfer_inst/RCLK_I
    SLICE_X30Y85         FDRE                                         r  cable_delay_tester_i/ila_rhd/inst/ila_core_inst/u_ila_reset_ctrl/asyncrounous_transfer.arm_out_transfer_inst/dout_reg0_reg/C

Slack:                    inf
  Source:                 cable_delay_tester_i/ila_rhd/inst/ila_core_inst/u_ila_reset_ctrl/asyncrounous_transfer.halt_out_transfer_inst/din_reg_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            cable_delay_tester_i/ila_rhd/inst/ila_core_inst/u_ila_reset_ctrl/asyncrounous_transfer.halt_out_transfer_inst/dout_reg0_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.145ns  (logic 0.084ns (57.876%)  route 0.061ns (42.124%))
  Logic Levels:           0  
  Clock Path Skew:        0.186ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.922ns
    Source Clock Delay      (SCD):    1.736ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.130ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.250ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.585ns (routing 0.881ns, distribution 0.704ns)
  Clock Net Delay (Destination): 1.735ns (routing 0.965ns, distribution 0.770ns)
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  cable_delay_tester_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.129     0.129    cable_delay_tester_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y77        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.022     0.151 r  cable_delay_tester_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X1Y1 (CLOCK_ROOT)    net (fo=5884, routed)        1.585     1.736    cable_delay_tester_i/ila_rhd/inst/ila_core_inst/u_ila_reset_ctrl/asyncrounous_transfer.halt_out_transfer_inst/TCLK_I
    SLICE_X30Y89         FDRE                                         r  cable_delay_tester_i/ila_rhd/inst/ila_core_inst/u_ila_reset_ctrl/asyncrounous_transfer.halt_out_transfer_inst/din_reg_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X30Y89         FDRE (Prop_BFF_SLICEL_C_Q)
                                                      0.084     1.820 r  cable_delay_tester_i/ila_rhd/inst/ila_core_inst/u_ila_reset_ctrl/asyncrounous_transfer.halt_out_transfer_inst/din_reg_reg/Q
                         net (fo=2, routed)           0.061     1.881    cable_delay_tester_i/ila_rhd/inst/ila_core_inst/u_ila_reset_ctrl/asyncrounous_transfer.halt_out_transfer_inst/din_reg
    SLICE_X30Y89         FDRE                                         r  cable_delay_tester_i/ila_rhd/inst/ila_core_inst/u_ila_reset_ctrl/asyncrounous_transfer.halt_out_transfer_inst/dout_reg0_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  cable_delay_tester_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.164     0.164    cable_delay_tester_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y77        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.023     0.187 r  cable_delay_tester_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X1Y1 (CLOCK_ROOT)    net (fo=5884, routed)        1.735     1.922    cable_delay_tester_i/ila_rhd/inst/ila_core_inst/u_ila_reset_ctrl/asyncrounous_transfer.halt_out_transfer_inst/RCLK_I
    SLICE_X30Y89         FDRE                                         r  cable_delay_tester_i/ila_rhd/inst/ila_core_inst/u_ila_reset_ctrl/asyncrounous_transfer.halt_out_transfer_inst/dout_reg0_reg/C

Slack:                    inf
  Source:                 cable_delay_tester_i/ila_rhd/inst/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/i_o_to_64k.cfg_data_vec_reg[9]/C
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            cable_delay_tester_i/ila_rhd/inst/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/cfg_data_vec_sync1_reg[9]/D
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.155ns  (logic 0.083ns (53.674%)  route 0.072ns (46.326%))
  Logic Levels:           0  
  Clock Path Skew:        0.194ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.921ns
    Source Clock Delay      (SCD):    1.727ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.130ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.250ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.576ns (routing 0.881ns, distribution 0.695ns)
  Clock Net Delay (Destination): 1.734ns (routing 0.965ns, distribution 0.769ns)
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  cable_delay_tester_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.129     0.129    cable_delay_tester_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y77        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.022     0.151 r  cable_delay_tester_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X1Y1 (CLOCK_ROOT)    net (fo=5884, routed)        1.576     1.727    cable_delay_tester_i/ila_rhd/inst/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/s_dclk_o
    SLICE_X28Y94         FDRE                                         r  cable_delay_tester_i/ila_rhd/inst/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/i_o_to_64k.cfg_data_vec_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X28Y94         FDRE (Prop_HFF2_SLICEM_C_Q)
                                                      0.083     1.810 r  cable_delay_tester_i/ila_rhd/inst/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/i_o_to_64k.cfg_data_vec_reg[9]/Q
                         net (fo=2, routed)           0.072     1.882    cable_delay_tester_i/ila_rhd/inst/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/cfg_data_vec[9]
    SLICE_X28Y93         FDRE                                         r  cable_delay_tester_i/ila_rhd/inst/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/cfg_data_vec_sync1_reg[9]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  cable_delay_tester_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.164     0.164    cable_delay_tester_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y77        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.023     0.187 r  cable_delay_tester_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X1Y1 (CLOCK_ROOT)    net (fo=5884, routed)        1.734     1.921    cable_delay_tester_i/ila_rhd/inst/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/DESIGN_CLK_I
    SLICE_X28Y93         FDRE                                         r  cable_delay_tester_i/ila_rhd/inst/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/cfg_data_vec_sync1_reg[9]/C

Slack:                    inf
  Source:                 cable_delay_tester_i/ila_rhd/inst/ila_core_inst/u_ila_reset_ctrl/asyncrounous_transfer.halt_in_transfer_inst/din_reg_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            cable_delay_tester_i/ila_rhd/inst/ila_core_inst/u_ila_reset_ctrl/asyncrounous_transfer.halt_in_transfer_inst/dout_reg0_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.144ns  (logic 0.084ns (58.337%)  route 0.060ns (41.663%))
  Logic Levels:           0  
  Clock Path Skew:        0.186ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.926ns
    Source Clock Delay      (SCD):    1.740ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.130ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.250ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.589ns (routing 0.881ns, distribution 0.708ns)
  Clock Net Delay (Destination): 1.739ns (routing 0.965ns, distribution 0.774ns)
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  cable_delay_tester_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.129     0.129    cable_delay_tester_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y77        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.022     0.151 r  cable_delay_tester_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X1Y1 (CLOCK_ROOT)    net (fo=5884, routed)        1.589     1.740    cable_delay_tester_i/ila_rhd/inst/ila_core_inst/u_ila_reset_ctrl/asyncrounous_transfer.halt_in_transfer_inst/TCLK_I
    SLICE_X30Y91         FDRE                                         r  cable_delay_tester_i/ila_rhd/inst/ila_core_inst/u_ila_reset_ctrl/asyncrounous_transfer.halt_in_transfer_inst/din_reg_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X30Y91         FDRE (Prop_DFF_SLICEL_C_Q)
                                                      0.084     1.824 r  cable_delay_tester_i/ila_rhd/inst/ila_core_inst/u_ila_reset_ctrl/asyncrounous_transfer.halt_in_transfer_inst/din_reg_reg/Q
                         net (fo=2, routed)           0.060     1.884    cable_delay_tester_i/ila_rhd/inst/ila_core_inst/u_ila_reset_ctrl/asyncrounous_transfer.halt_in_transfer_inst/din_reg
    SLICE_X30Y91         FDRE                                         r  cable_delay_tester_i/ila_rhd/inst/ila_core_inst/u_ila_reset_ctrl/asyncrounous_transfer.halt_in_transfer_inst/dout_reg0_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  cable_delay_tester_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.164     0.164    cable_delay_tester_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y77        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.023     0.187 r  cable_delay_tester_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X1Y1 (CLOCK_ROOT)    net (fo=5884, routed)        1.739     1.926    cable_delay_tester_i/ila_rhd/inst/ila_core_inst/u_ila_reset_ctrl/asyncrounous_transfer.halt_in_transfer_inst/RCLK_I
    SLICE_X30Y91         FDRE                                         r  cable_delay_tester_i/ila_rhd/inst/ila_core_inst/u_ila_reset_ctrl/asyncrounous_transfer.halt_in_transfer_inst/dout_reg0_reg/C

Slack:                    inf
  Source:                 cable_delay_tester_i/ila_rhd/inst/ila_core_inst/u_ila_reset_ctrl/asyncrounous_transfer.arm_in_transfer_inst/din_reg_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            cable_delay_tester_i/ila_rhd/inst/ila_core_inst/u_ila_reset_ctrl/asyncrounous_transfer.arm_in_transfer_inst/dout_reg0_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.144ns  (logic 0.084ns (58.337%)  route 0.060ns (41.663%))
  Logic Levels:           0  
  Clock Path Skew:        0.186ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.928ns
    Source Clock Delay      (SCD):    1.742ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.130ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.250ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.591ns (routing 0.881ns, distribution 0.710ns)
  Clock Net Delay (Destination): 1.741ns (routing 0.965ns, distribution 0.776ns)
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  cable_delay_tester_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.129     0.129    cable_delay_tester_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y77        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.022     0.151 r  cable_delay_tester_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X1Y1 (CLOCK_ROOT)    net (fo=5884, routed)        1.591     1.742    cable_delay_tester_i/ila_rhd/inst/ila_core_inst/u_ila_reset_ctrl/asyncrounous_transfer.arm_in_transfer_inst/TCLK_I
    SLICE_X30Y93         FDRE                                         r  cable_delay_tester_i/ila_rhd/inst/ila_core_inst/u_ila_reset_ctrl/asyncrounous_transfer.arm_in_transfer_inst/din_reg_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X30Y93         FDRE (Prop_DFF_SLICEL_C_Q)
                                                      0.084     1.826 r  cable_delay_tester_i/ila_rhd/inst/ila_core_inst/u_ila_reset_ctrl/asyncrounous_transfer.arm_in_transfer_inst/din_reg_reg/Q
                         net (fo=2, routed)           0.060     1.886    cable_delay_tester_i/ila_rhd/inst/ila_core_inst/u_ila_reset_ctrl/asyncrounous_transfer.arm_in_transfer_inst/din_reg
    SLICE_X30Y93         FDRE                                         r  cable_delay_tester_i/ila_rhd/inst/ila_core_inst/u_ila_reset_ctrl/asyncrounous_transfer.arm_in_transfer_inst/dout_reg0_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  cable_delay_tester_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.164     0.164    cable_delay_tester_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y77        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.023     0.187 r  cable_delay_tester_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X1Y1 (CLOCK_ROOT)    net (fo=5884, routed)        1.741     1.928    cable_delay_tester_i/ila_rhd/inst/ila_core_inst/u_ila_reset_ctrl/asyncrounous_transfer.arm_in_transfer_inst/RCLK_I
    SLICE_X30Y93         FDRE                                         r  cable_delay_tester_i/ila_rhd/inst/ila_core_inst/u_ila_reset_ctrl/asyncrounous_transfer.arm_in_transfer_inst/dout_reg0_reg/C





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK
  To Clock:  clk_pl_0

Max Delay            80 Endpoints
Min Delay            88 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD4/shift_reg_in_reg[18]/C
                            (rising edge-triggered cell FDRE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD4/ctl_reg_reg[18]/D
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        1.158ns  (logic 0.116ns (10.020%)  route 1.042ns (89.980%))
  Logic Levels:           0  
  Clock Path Skew:        -6.427ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.955ns
    Source Clock Delay      (SCD):    9.382ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.130ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.250ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      2.230ns (routing 1.131ns, distribution 1.099ns)
  Clock Net Delay (Destination): 2.739ns (routing 1.434ns, distribution 1.305ns)
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK rise edge)
                                                      0.000     0.000 r  
    CONFIG_SITE_X0Y0     BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK
    CONFIG_SITE_X0Y0     BSCANE2 (Prop_BSCAN1_CONFIG_SITE_INTERNAL_TCK_TCK)
                                                      4.800     4.800 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           2.308     7.108    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCE_X0Y14         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.044     7.152 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
    X2Y1 (CLOCK_ROOT)    net (fo=486, routed)         2.230     9.382    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD4/m_bscan_tck[0]
    SLICE_X46Y72         FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD4/shift_reg_in_reg[18]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X46Y72         FDRE (Prop_GFF2_SLICEL_C_Q)
                                                      0.116     9.498 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD4/shift_reg_in_reg[18]/Q
                         net (fo=2, routed)           1.042    10.540    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD4/shift_reg_in[18]
    SLICE_X46Y71         FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD4/ctl_reg_reg[18]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  cable_delay_tester_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.181     0.181    cable_delay_tester_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y77        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.035     0.216 r  cable_delay_tester_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X1Y1 (CLOCK_ROOT)    net (fo=5884, routed)        2.739     2.955    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD4/clk
    SLICE_X46Y71         FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD4/ctl_reg_reg[18]/C

Slack:                    inf
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/icn_cmd_en_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/icn_cmd_en_5_temp_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        1.136ns  (logic 0.114ns (10.039%)  route 1.022ns (89.961%))
  Logic Levels:           0  
  Clock Path Skew:        -6.432ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.939ns
    Source Clock Delay      (SCD):    9.371ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.130ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.250ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      2.219ns (routing 1.131ns, distribution 1.088ns)
  Clock Net Delay (Destination): 2.723ns (routing 1.434ns, distribution 1.289ns)
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK rise edge)
                                                      0.000     0.000 r  
    CONFIG_SITE_X0Y0     BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK
    CONFIG_SITE_X0Y0     BSCANE2 (Prop_BSCAN1_CONFIG_SITE_INTERNAL_TCK_TCK)
                                                      4.800     4.800 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           2.308     7.108    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCE_X0Y14         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.044     7.152 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
    X2Y1 (CLOCK_ROOT)    net (fo=486, routed)         2.219     9.371    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/m_bscan_tck[0]
    SLICE_X44Y79         FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/icn_cmd_en_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X44Y79         FDRE (Prop_AFF_SLICEL_C_Q)
                                                      0.114     9.485 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/icn_cmd_en_reg[5]/Q
                         net (fo=6, routed)           1.022    10.506    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/p_1_in1_in
    SLICE_X41Y69         FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/icn_cmd_en_5_temp_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  cable_delay_tester_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.181     0.181    cable_delay_tester_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y77        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.035     0.216 r  cable_delay_tester_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X1Y1 (CLOCK_ROOT)    net (fo=5884, routed)        2.723     2.939    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/clk
    SLICE_X41Y69         FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/icn_cmd_en_5_temp_reg/C

Slack:                    inf
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_13/RAMG_D1/CLK
                            (rising edge-triggered cell RAMD32 clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/gpr1.dout_i_reg[13]/D
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        1.063ns  (logic 0.418ns (39.323%)  route 0.645ns (60.677%))
  Logic Levels:           0  
  Clock Path Skew:        -6.468ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.950ns
    Source Clock Delay      (SCD):    9.418ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.130ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.250ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      2.266ns (routing 1.131ns, distribution 1.135ns)
  Clock Net Delay (Destination): 2.734ns (routing 1.434ns, distribution 1.300ns)
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK rise edge)
                                                      0.000     0.000 r  
    CONFIG_SITE_X0Y0     BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK
    CONFIG_SITE_X0Y0     BSCANE2 (Prop_BSCAN1_CONFIG_SITE_INTERNAL_TCK_TCK)
                                                      4.800     4.800 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           2.308     7.108    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCE_X0Y14         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.044     7.152 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
    X2Y1 (CLOCK_ROOT)    net (fo=486, routed)         2.266     9.418    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_13/WCLK
    SLICE_X45Y66         RAMD32                                       r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_13/RAMG_D1/CLK
  -------------------------------------------------------------------    -------------------
    SLICE_X45Y66         RAMD32 (Prop_G6LUT_SLICEM_CLK_O)
                                                      0.418     9.836 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_13/RAMG_D1/O
                         net (fo=1, routed)           0.645    10.481    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/dout_i0[13]
    SLICE_X45Y65         FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/gpr1.dout_i_reg[13]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  cable_delay_tester_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.181     0.181    cable_delay_tester_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y77        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.035     0.216 r  cable_delay_tester_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X1Y1 (CLOCK_ROOT)    net (fo=5884, routed)        2.734     2.950    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/rd_clk
    SLICE_X45Y65         FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/gpr1.dout_i_reg[13]/C

Slack:                    inf
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_13/RAMB_D1/CLK
                            (rising edge-triggered cell RAMD32 clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/gpr1.dout_i_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        0.993ns  (logic 0.430ns (43.303%)  route 0.563ns (56.697%))
  Logic Levels:           0  
  Clock Path Skew:        -6.468ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.950ns
    Source Clock Delay      (SCD):    9.418ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.130ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.250ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      2.266ns (routing 1.131ns, distribution 1.135ns)
  Clock Net Delay (Destination): 2.734ns (routing 1.434ns, distribution 1.300ns)
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK rise edge)
                                                      0.000     0.000 r  
    CONFIG_SITE_X0Y0     BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK
    CONFIG_SITE_X0Y0     BSCANE2 (Prop_BSCAN1_CONFIG_SITE_INTERNAL_TCK_TCK)
                                                      4.800     4.800 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           2.308     7.108    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCE_X0Y14         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.044     7.152 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
    X2Y1 (CLOCK_ROOT)    net (fo=486, routed)         2.266     9.418    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_13/WCLK
    SLICE_X45Y66         RAMD32                                       r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_13/RAMB_D1/CLK
  -------------------------------------------------------------------    -------------------
    SLICE_X45Y66         RAMD32 (Prop_B6LUT_SLICEM_CLK_O)
                                                      0.430     9.848 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_13/RAMB_D1/O
                         net (fo=1, routed)           0.563    10.411    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/dout_i0[3]
    SLICE_X45Y65         FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/gpr1.dout_i_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  cable_delay_tester_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.181     0.181    cable_delay_tester_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y77        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.035     0.216 r  cable_delay_tester_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X1Y1 (CLOCK_ROOT)    net (fo=5884, routed)        2.734     2.950    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/rd_clk
    SLICE_X45Y65         FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/gpr1.dout_i_reg[3]/C

Slack:                    inf
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_13/RAMF_D1/CLK
                            (rising edge-triggered cell RAMD32 clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/gpr1.dout_i_reg[11]/D
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        0.977ns  (logic 0.429ns (43.910%)  route 0.548ns (56.090%))
  Logic Levels:           0  
  Clock Path Skew:        -6.468ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.950ns
    Source Clock Delay      (SCD):    9.418ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.130ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.250ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      2.266ns (routing 1.131ns, distribution 1.135ns)
  Clock Net Delay (Destination): 2.734ns (routing 1.434ns, distribution 1.300ns)
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK rise edge)
                                                      0.000     0.000 r  
    CONFIG_SITE_X0Y0     BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK
    CONFIG_SITE_X0Y0     BSCANE2 (Prop_BSCAN1_CONFIG_SITE_INTERNAL_TCK_TCK)
                                                      4.800     4.800 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           2.308     7.108    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCE_X0Y14         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.044     7.152 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
    X2Y1 (CLOCK_ROOT)    net (fo=486, routed)         2.266     9.418    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_13/WCLK
    SLICE_X45Y66         RAMD32                                       r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_13/RAMF_D1/CLK
  -------------------------------------------------------------------    -------------------
    SLICE_X45Y66         RAMD32 (Prop_F6LUT_SLICEM_CLK_O)
                                                      0.429     9.847 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_13/RAMF_D1/O
                         net (fo=1, routed)           0.548    10.395    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/dout_i0[11]
    SLICE_X45Y65         FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/gpr1.dout_i_reg[11]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  cable_delay_tester_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.181     0.181    cable_delay_tester_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y77        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.035     0.216 r  cable_delay_tester_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X1Y1 (CLOCK_ROOT)    net (fo=5884, routed)        2.734     2.950    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/rd_clk
    SLICE_X45Y65         FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/gpr1.dout_i_reg[11]/C

Slack:                    inf
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_13/RAMA_D1/CLK
                            (rising edge-triggered cell RAMD32 clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/gpr1.dout_i_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        0.968ns  (logic 0.430ns (44.421%)  route 0.538ns (55.579%))
  Logic Levels:           0  
  Clock Path Skew:        -6.468ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.950ns
    Source Clock Delay      (SCD):    9.418ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.130ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.250ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      2.266ns (routing 1.131ns, distribution 1.135ns)
  Clock Net Delay (Destination): 2.734ns (routing 1.434ns, distribution 1.300ns)
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK rise edge)
                                                      0.000     0.000 r  
    CONFIG_SITE_X0Y0     BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK
    CONFIG_SITE_X0Y0     BSCANE2 (Prop_BSCAN1_CONFIG_SITE_INTERNAL_TCK_TCK)
                                                      4.800     4.800 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           2.308     7.108    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCE_X0Y14         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.044     7.152 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
    X2Y1 (CLOCK_ROOT)    net (fo=486, routed)         2.266     9.418    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_13/WCLK
    SLICE_X45Y66         RAMD32                                       r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_13/RAMA_D1/CLK
  -------------------------------------------------------------------    -------------------
    SLICE_X45Y66         RAMD32 (Prop_A6LUT_SLICEM_CLK_O)
                                                      0.430     9.848 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_13/RAMA_D1/O
                         net (fo=1, routed)           0.538    10.386    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/dout_i0[1]
    SLICE_X45Y65         FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/gpr1.dout_i_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  cable_delay_tester_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.181     0.181    cable_delay_tester_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y77        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.035     0.216 r  cable_delay_tester_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X1Y1 (CLOCK_ROOT)    net (fo=5884, routed)        2.734     2.950    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/rd_clk
    SLICE_X45Y65         FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/gpr1.dout_i_reg[1]/C

Slack:                    inf
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_13/RAMC/CLK
                            (rising edge-triggered cell RAMD32 clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/gpr1.dout_i_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        0.956ns  (logic 0.410ns (42.887%)  route 0.546ns (57.113%))
  Logic Levels:           0  
  Clock Path Skew:        -6.468ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.950ns
    Source Clock Delay      (SCD):    9.418ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.130ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.250ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      2.266ns (routing 1.131ns, distribution 1.135ns)
  Clock Net Delay (Destination): 2.734ns (routing 1.434ns, distribution 1.300ns)
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK rise edge)
                                                      0.000     0.000 r  
    CONFIG_SITE_X0Y0     BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK
    CONFIG_SITE_X0Y0     BSCANE2 (Prop_BSCAN1_CONFIG_SITE_INTERNAL_TCK_TCK)
                                                      4.800     4.800 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           2.308     7.108    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCE_X0Y14         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.044     7.152 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
    X2Y1 (CLOCK_ROOT)    net (fo=486, routed)         2.266     9.418    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_13/WCLK
    SLICE_X45Y66         RAMD32                                       r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_13/RAMC/CLK
  -------------------------------------------------------------------    -------------------
    SLICE_X45Y66         RAMD32 (Prop_C5LUT_SLICEM_CLK_O)
                                                      0.410     9.828 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_13/RAMC/O
                         net (fo=1, routed)           0.546    10.374    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/dout_i0[4]
    SLICE_X45Y65         FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/gpr1.dout_i_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  cable_delay_tester_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.181     0.181    cable_delay_tester_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y77        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.035     0.216 r  cable_delay_tester_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X1Y1 (CLOCK_ROOT)    net (fo=5884, routed)        2.734     2.950    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/rd_clk
    SLICE_X45Y65         FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/gpr1.dout_i_reg[4]/C

Slack:                    inf
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD5/shift_reg_in_reg[17]/C
                            (rising edge-triggered cell FDRE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD5/ctl_reg_reg[17]/D
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        0.970ns  (logic 0.114ns (11.756%)  route 0.856ns (88.244%))
  Logic Levels:           0  
  Clock Path Skew:        -6.466ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.922ns
    Source Clock Delay      (SCD):    9.388ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.130ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.250ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      2.236ns (routing 1.131ns, distribution 1.105ns)
  Clock Net Delay (Destination): 2.706ns (routing 1.434ns, distribution 1.272ns)
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK rise edge)
                                                      0.000     0.000 r  
    CONFIG_SITE_X0Y0     BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK
    CONFIG_SITE_X0Y0     BSCANE2 (Prop_BSCAN1_CONFIG_SITE_INTERNAL_TCK_TCK)
                                                      4.800     4.800 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           2.308     7.108    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCE_X0Y14         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.044     7.152 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
    X2Y1 (CLOCK_ROOT)    net (fo=486, routed)         2.236     9.388    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD5/m_bscan_tck[0]
    SLICE_X43Y70         FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD5/shift_reg_in_reg[17]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y70         FDRE (Prop_HFF2_SLICEM_C_Q)
                                                      0.114     9.502 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD5/shift_reg_in_reg[17]/Q
                         net (fo=25, routed)          0.856    10.358    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD5/shift_reg_in[17]
    SLICE_X43Y71         FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD5/ctl_reg_reg[17]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  cable_delay_tester_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.181     0.181    cable_delay_tester_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y77        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.035     0.216 r  cable_delay_tester_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X1Y1 (CLOCK_ROOT)    net (fo=5884, routed)        2.706     2.922    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD5/clk
    SLICE_X43Y71         FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD5/ctl_reg_reg[17]/C

Slack:                    inf
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_13/RAMB/CLK
                            (rising edge-triggered cell RAMD32 clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/gpr1.dout_i_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        0.919ns  (logic 0.412ns (44.831%)  route 0.507ns (55.169%))
  Logic Levels:           0  
  Clock Path Skew:        -6.468ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.950ns
    Source Clock Delay      (SCD):    9.418ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.130ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.250ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      2.266ns (routing 1.131ns, distribution 1.135ns)
  Clock Net Delay (Destination): 2.734ns (routing 1.434ns, distribution 1.300ns)
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK rise edge)
                                                      0.000     0.000 r  
    CONFIG_SITE_X0Y0     BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK
    CONFIG_SITE_X0Y0     BSCANE2 (Prop_BSCAN1_CONFIG_SITE_INTERNAL_TCK_TCK)
                                                      4.800     4.800 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           2.308     7.108    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCE_X0Y14         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.044     7.152 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
    X2Y1 (CLOCK_ROOT)    net (fo=486, routed)         2.266     9.418    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_13/WCLK
    SLICE_X45Y66         RAMD32                                       r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_13/RAMB/CLK
  -------------------------------------------------------------------    -------------------
    SLICE_X45Y66         RAMD32 (Prop_B5LUT_SLICEM_CLK_O)
                                                      0.412     9.830 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_13/RAMB/O
                         net (fo=1, routed)           0.507    10.337    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/dout_i0[2]
    SLICE_X45Y65         FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/gpr1.dout_i_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  cable_delay_tester_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.181     0.181    cable_delay_tester_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y77        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.035     0.216 r  cable_delay_tester_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X1Y1 (CLOCK_ROOT)    net (fo=5884, routed)        2.734     2.950    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/rd_clk
    SLICE_X45Y65         FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/gpr1.dout_i_reg[2]/C

Slack:                    inf
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_13/RAMF/CLK
                            (rising edge-triggered cell RAMD32 clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/gpr1.dout_i_reg[10]/D
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        0.895ns  (logic 0.417ns (46.592%)  route 0.478ns (53.408%))
  Logic Levels:           0  
  Clock Path Skew:        -6.468ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.950ns
    Source Clock Delay      (SCD):    9.418ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.130ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.250ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      2.266ns (routing 1.131ns, distribution 1.135ns)
  Clock Net Delay (Destination): 2.734ns (routing 1.434ns, distribution 1.300ns)
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK rise edge)
                                                      0.000     0.000 r  
    CONFIG_SITE_X0Y0     BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK
    CONFIG_SITE_X0Y0     BSCANE2 (Prop_BSCAN1_CONFIG_SITE_INTERNAL_TCK_TCK)
                                                      4.800     4.800 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           2.308     7.108    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCE_X0Y14         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.044     7.152 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
    X2Y1 (CLOCK_ROOT)    net (fo=486, routed)         2.266     9.418    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_13/WCLK
    SLICE_X45Y66         RAMD32                                       r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_13/RAMF/CLK
  -------------------------------------------------------------------    -------------------
    SLICE_X45Y66         RAMD32 (Prop_F5LUT_SLICEM_CLK_O)
                                                      0.417     9.835 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_13/RAMF/O
                         net (fo=1, routed)           0.478    10.313    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/dout_i0[10]
    SLICE_X45Y65         FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/gpr1.dout_i_reg[10]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  cable_delay_tester_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.181     0.181    cable_delay_tester_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y77        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.035     0.216 r  cable_delay_tester_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X1Y1 (CLOCK_ROOT)    net (fo=5884, routed)        2.734     2.950    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/rd_clk
    SLICE_X45Y65         FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/gpr1.dout_i_reg[10]/C





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD7_CTL/icn_cmd_en_temp_reg/C
                            (rising edge-triggered cell FDRE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD7_CTL/ctl_reg_en_1_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.151ns  (logic 0.082ns (54.436%)  route 0.069ns (45.564%))
  Logic Levels:           0  
  Clock Path Skew:        -0.737ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.998ns
    Source Clock Delay      (SCD):    2.735ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.130ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.250ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.225ns (routing 0.637ns, distribution 0.588ns)
  Clock Net Delay (Destination): 1.811ns (routing 0.965ns, distribution 0.846ns)
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK rise edge)
                                                      0.000     0.000 r  
    CONFIG_SITE_X0Y0     BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK
    CONFIG_SITE_X0Y0     BSCANE2 (Prop_BSCAN1_CONFIG_SITE_INTERNAL_TCK_TCK)
                                                      0.465     0.465 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           1.022     1.487    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCE_X0Y14         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.023     1.510 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
    X2Y1 (CLOCK_ROOT)    net (fo=486, routed)         1.225     2.735    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD7_CTL/m_bscan_tck[0]
    SLICE_X45Y75         FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD7_CTL/icn_cmd_en_temp_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X45Y75         FDRE (Prop_AFF_SLICEM_C_Q)
                                                      0.082     2.817 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD7_CTL/icn_cmd_en_temp_reg/Q
                         net (fo=4, routed)           0.069     2.886    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD7_CTL/icn_cmd_en_temp
    SLICE_X45Y75         FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD7_CTL/ctl_reg_en_1_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  cable_delay_tester_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.164     0.164    cable_delay_tester_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y77        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.023     0.187 r  cable_delay_tester_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X1Y1 (CLOCK_ROOT)    net (fo=5884, routed)        1.811     1.998    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD7_CTL/clk
    SLICE_X45Y75         FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD7_CTL/ctl_reg_en_1_reg[0]/C

Slack:                    inf
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD5/icn_cmd_en_temp_reg/C
                            (rising edge-triggered cell FDRE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD5/ctl_reg_en_1_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.149ns  (logic 0.082ns (55.168%)  route 0.067ns (44.832%))
  Logic Levels:           0  
  Clock Path Skew:        -0.747ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.992ns
    Source Clock Delay      (SCD):    2.739ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.130ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.250ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.229ns (routing 0.637ns, distribution 0.592ns)
  Clock Net Delay (Destination): 1.805ns (routing 0.965ns, distribution 0.840ns)
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK rise edge)
                                                      0.000     0.000 r  
    CONFIG_SITE_X0Y0     BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK
    CONFIG_SITE_X0Y0     BSCANE2 (Prop_BSCAN1_CONFIG_SITE_INTERNAL_TCK_TCK)
                                                      0.465     0.465 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           1.022     1.487    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCE_X0Y14         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.023     1.510 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
    X2Y1 (CLOCK_ROOT)    net (fo=486, routed)         1.229     2.739    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD5/m_bscan_tck[0]
    SLICE_X43Y73         FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD5/icn_cmd_en_temp_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y73         FDRE (Prop_AFF_SLICEM_C_Q)
                                                      0.082     2.821 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD5/icn_cmd_en_temp_reg/Q
                         net (fo=19, routed)          0.067     2.888    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD5/icn_cmd_en_temp
    SLICE_X42Y73         FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD5/ctl_reg_en_1_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  cable_delay_tester_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.164     0.164    cable_delay_tester_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y77        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.023     0.187 r  cable_delay_tester_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X1Y1 (CLOCK_ROOT)    net (fo=5884, routed)        1.805     1.992    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD5/clk
    SLICE_X42Y73         FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD5/ctl_reg_en_1_reg[0]/C

Slack:                    inf
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD4/shift_reg_in_reg[15]/C
                            (rising edge-triggered cell FDRE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD4/ctl_reg_reg[15]/D
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.149ns  (logic 0.086ns (57.620%)  route 0.063ns (42.380%))
  Logic Levels:           0  
  Clock Path Skew:        -0.727ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.012ns
    Source Clock Delay      (SCD):    2.739ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.130ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.250ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.229ns (routing 0.637ns, distribution 0.592ns)
  Clock Net Delay (Destination): 1.825ns (routing 0.965ns, distribution 0.860ns)
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK rise edge)
                                                      0.000     0.000 r  
    CONFIG_SITE_X0Y0     BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK
    CONFIG_SITE_X0Y0     BSCANE2 (Prop_BSCAN1_CONFIG_SITE_INTERNAL_TCK_TCK)
                                                      0.465     0.465 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           1.022     1.487    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCE_X0Y14         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.023     1.510 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
    X2Y1 (CLOCK_ROOT)    net (fo=486, routed)         1.229     2.739    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD4/m_bscan_tck[0]
    SLICE_X46Y72         FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD4/shift_reg_in_reg[15]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X46Y72         FDRE (Prop_DFF2_SLICEL_C_Q)
                                                      0.086     2.825 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD4/shift_reg_in_reg[15]/Q
                         net (fo=2, routed)           0.063     2.888    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD4/shift_reg_in[15]
    SLICE_X46Y71         FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD4/ctl_reg_reg[15]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  cable_delay_tester_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.164     0.164    cable_delay_tester_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y77        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.023     0.187 r  cable_delay_tester_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X1Y1 (CLOCK_ROOT)    net (fo=5884, routed)        1.825     2.012    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD4/clk
    SLICE_X46Y71         FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD4/ctl_reg_reg[15]/C

Slack:                    inf
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD4/shift_reg_in_reg[12]/C
                            (rising edge-triggered cell FDRE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD4/ctl_reg_reg[12]/D
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.153ns  (logic 0.085ns (55.688%)  route 0.068ns (44.312%))
  Logic Levels:           0  
  Clock Path Skew:        -0.734ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.004ns
    Source Clock Delay      (SCD):    2.739ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.130ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.250ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.229ns (routing 0.637ns, distribution 0.592ns)
  Clock Net Delay (Destination): 1.817ns (routing 0.965ns, distribution 0.852ns)
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK rise edge)
                                                      0.000     0.000 r  
    CONFIG_SITE_X0Y0     BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK
    CONFIG_SITE_X0Y0     BSCANE2 (Prop_BSCAN1_CONFIG_SITE_INTERNAL_TCK_TCK)
                                                      0.465     0.465 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           1.022     1.487    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCE_X0Y14         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.023     1.510 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
    X2Y1 (CLOCK_ROOT)    net (fo=486, routed)         1.229     2.739    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD4/m_bscan_tck[0]
    SLICE_X46Y72         FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD4/shift_reg_in_reg[12]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X46Y72         FDRE (Prop_AFF2_SLICEL_C_Q)
                                                      0.085     2.824 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD4/shift_reg_in_reg[12]/Q
                         net (fo=2, routed)           0.068     2.891    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD4/shift_reg_in[12]
    SLICE_X45Y72         FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD4/ctl_reg_reg[12]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  cable_delay_tester_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.164     0.164    cable_delay_tester_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y77        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.023     0.187 r  cable_delay_tester_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X1Y1 (CLOCK_ROOT)    net (fo=5884, routed)        1.817     2.004    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD4/clk
    SLICE_X45Y72         FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD4/ctl_reg_reg[12]/C

Slack:                    inf
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD4/shift_reg_in_reg[22]/C
                            (rising edge-triggered cell FDRE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD4/ctl_reg_reg[22]/D
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.153ns  (logic 0.084ns (55.033%)  route 0.069ns (44.967%))
  Logic Levels:           0  
  Clock Path Skew:        -0.731ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.008ns
    Source Clock Delay      (SCD):    2.739ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.130ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.250ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.229ns (routing 0.637ns, distribution 0.592ns)
  Clock Net Delay (Destination): 1.821ns (routing 0.965ns, distribution 0.856ns)
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK rise edge)
                                                      0.000     0.000 r  
    CONFIG_SITE_X0Y0     BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK
    CONFIG_SITE_X0Y0     BSCANE2 (Prop_BSCAN1_CONFIG_SITE_INTERNAL_TCK_TCK)
                                                      0.465     0.465 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           1.022     1.487    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCE_X0Y14         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.023     1.510 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
    X2Y1 (CLOCK_ROOT)    net (fo=486, routed)         1.229     2.739    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD4/m_bscan_tck[0]
    SLICE_X46Y72         FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD4/shift_reg_in_reg[22]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X46Y72         FDRE (Prop_CFF_SLICEL_C_Q)
                                                      0.084     2.823 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD4/shift_reg_in_reg[22]/Q
                         net (fo=2, routed)           0.069     2.891    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD4/shift_reg_in[22]
    SLICE_X46Y71         FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD4/ctl_reg_reg[22]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  cable_delay_tester_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.164     0.164    cable_delay_tester_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y77        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.023     0.187 r  cable_delay_tester_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X1Y1 (CLOCK_ROOT)    net (fo=5884, routed)        1.821     2.008    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD4/clk
    SLICE_X46Y71         FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD4/ctl_reg_reg[22]/C

Slack:                    inf
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/shift_reg_in_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/ctl_reg_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.161ns  (logic 0.085ns (52.915%)  route 0.076ns (47.085%))
  Logic Levels:           0  
  Clock Path Skew:        -0.724ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.013ns
    Source Clock Delay      (SCD):    2.737ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.130ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.250ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.227ns (routing 0.637ns, distribution 0.590ns)
  Clock Net Delay (Destination): 1.826ns (routing 0.965ns, distribution 0.861ns)
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK rise edge)
                                                      0.000     0.000 r  
    CONFIG_SITE_X0Y0     BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK
    CONFIG_SITE_X0Y0     BSCANE2 (Prop_BSCAN1_CONFIG_SITE_INTERNAL_TCK_TCK)
                                                      0.465     0.465 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           1.022     1.487    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCE_X0Y14         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.023     1.510 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
    X2Y1 (CLOCK_ROOT)    net (fo=486, routed)         1.227     2.737    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/m_bscan_tck[0]
    SLICE_X46Y68         FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/shift_reg_in_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X46Y68         FDRE (Prop_GFF2_SLICEL_C_Q)
                                                      0.085     2.822 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/shift_reg_in_reg[3]/Q
                         net (fo=2, routed)           0.076     2.898    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/shift_reg_in[3]
    SLICE_X46Y67         FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/ctl_reg_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  cable_delay_tester_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.164     0.164    cable_delay_tester_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y77        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.023     0.187 r  cable_delay_tester_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X1Y1 (CLOCK_ROOT)    net (fo=5884, routed)        1.826     2.013    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/clk
    SLICE_X46Y67         FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/ctl_reg_reg[3]/C

Slack:                    inf
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD7_CTL/shift_reg_in_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD7_CTL/ctl_reg_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.170ns  (logic 0.085ns (50.107%)  route 0.085ns (49.893%))
  Logic Levels:           0  
  Clock Path Skew:        -0.725ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.005ns
    Source Clock Delay      (SCD):    2.730ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.130ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.250ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.220ns (routing 0.637ns, distribution 0.583ns)
  Clock Net Delay (Destination): 1.818ns (routing 0.965ns, distribution 0.853ns)
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK rise edge)
                                                      0.000     0.000 r  
    CONFIG_SITE_X0Y0     BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK
    CONFIG_SITE_X0Y0     BSCANE2 (Prop_BSCAN1_CONFIG_SITE_INTERNAL_TCK_TCK)
                                                      0.465     0.465 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           1.022     1.487    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCE_X0Y14         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.023     1.510 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
    X2Y1 (CLOCK_ROOT)    net (fo=486, routed)         1.220     2.730    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD7_CTL/m_bscan_tck[0]
    SLICE_X47Y74         FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD7_CTL/shift_reg_in_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X47Y74         FDRE (Prop_AFF2_SLICEL_C_Q)
                                                      0.085     2.815 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD7_CTL/shift_reg_in_reg[0]/Q
                         net (fo=2, routed)           0.085     2.900    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD7_CTL/shift_reg_in[0]
    SLICE_X46Y74         FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD7_CTL/ctl_reg_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  cable_delay_tester_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.164     0.164    cable_delay_tester_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y77        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.023     0.187 r  cable_delay_tester_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X1Y1 (CLOCK_ROOT)    net (fo=5884, routed)        1.818     2.005    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD7_CTL/clk
    SLICE_X46Y74         FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD7_CTL/ctl_reg_reg[0]/C

Slack:                    inf
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD5/shift_reg_in_reg[9]/C
                            (rising edge-triggered cell FDRE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD5/ctl_reg_reg[9]/D
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.156ns  (logic 0.083ns (53.119%)  route 0.073ns (46.881%))
  Logic Levels:           0  
  Clock Path Skew:        -0.757ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.987ns
    Source Clock Delay      (SCD):    2.744ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.130ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.250ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.234ns (routing 0.637ns, distribution 0.597ns)
  Clock Net Delay (Destination): 1.800ns (routing 0.965ns, distribution 0.835ns)
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK rise edge)
                                                      0.000     0.000 r  
    CONFIG_SITE_X0Y0     BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK
    CONFIG_SITE_X0Y0     BSCANE2 (Prop_BSCAN1_CONFIG_SITE_INTERNAL_TCK_TCK)
                                                      0.465     0.465 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           1.022     1.487    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCE_X0Y14         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.023     1.510 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
    X2Y1 (CLOCK_ROOT)    net (fo=486, routed)         1.234     2.744    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD5/m_bscan_tck[0]
    SLICE_X43Y70         FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD5/shift_reg_in_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y70         FDRE (Prop_HFF_SLICEM_C_Q)
                                                      0.083     2.827 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD5/shift_reg_in_reg[9]/Q
                         net (fo=2, routed)           0.073     2.900    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD5/shift_reg_in[9]
    SLICE_X43Y71         FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD5/ctl_reg_reg[9]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  cable_delay_tester_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.164     0.164    cable_delay_tester_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y77        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.023     0.187 r  cable_delay_tester_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X1Y1 (CLOCK_ROOT)    net (fo=5884, routed)        1.800     1.987    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD5/clk
    SLICE_X43Y71         FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD5/ctl_reg_reg[9]/C

Slack:                    inf
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.wr_pntr_gc_reg[3]/C
                            (rising edge-triggered cell FDCE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q_reg_reg[3]/D
                            (rising edge-triggered cell FDCE clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.168ns  (logic 0.084ns (50.000%)  route 0.084ns (50.000%))
  Logic Levels:           0  
  Clock Path Skew:        -0.725ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.007ns
    Source Clock Delay      (SCD):    2.732ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.130ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.250ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.222ns (routing 0.637ns, distribution 0.585ns)
  Clock Net Delay (Destination): 1.820ns (routing 0.965ns, distribution 0.855ns)
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK rise edge)
                                                      0.000     0.000 r  
    CONFIG_SITE_X0Y0     BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK
    CONFIG_SITE_X0Y0     BSCANE2 (Prop_BSCAN1_CONFIG_SITE_INTERNAL_TCK_TCK)
                                                      0.465     0.465 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           1.022     1.487    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCE_X0Y14         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.023     1.510 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
    X2Y1 (CLOCK_ROOT)    net (fo=486, routed)         1.222     2.732    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_clk
    SLICE_X48Y65         FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.wr_pntr_gc_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X48Y65         FDCE (Prop_AFF_SLICEL_C_Q)
                                                      0.084     2.816 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.wr_pntr_gc_reg[3]/Q
                         net (fo=1, routed)           0.084     2.900    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q[3]
    SLICE_X48Y65         FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q_reg_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  cable_delay_tester_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.164     0.164    cable_delay_tester_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y77        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.023     0.187 r  cable_delay_tester_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X1Y1 (CLOCK_ROOT)    net (fo=5884, routed)        1.820     2.007    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/rd_clk
    SLICE_X48Y65         FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q_reg_reg[3]/C

Slack:                    inf
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.wr_pntr_gc_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q_reg_reg[0]/D
                            (rising edge-triggered cell FDCE clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.166ns  (logic 0.084ns (50.602%)  route 0.082ns (49.398%))
  Logic Levels:           0  
  Clock Path Skew:        -0.726ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.008ns
    Source Clock Delay      (SCD):    2.734ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.130ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.250ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.224ns (routing 0.637ns, distribution 0.587ns)
  Clock Net Delay (Destination): 1.821ns (routing 0.965ns, distribution 0.856ns)
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK rise edge)
                                                      0.000     0.000 r  
    CONFIG_SITE_X0Y0     BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK
    CONFIG_SITE_X0Y0     BSCANE2 (Prop_BSCAN1_CONFIG_SITE_INTERNAL_TCK_TCK)
                                                      0.465     0.465 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           1.022     1.487    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCE_X0Y14         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.023     1.510 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
    X2Y1 (CLOCK_ROOT)    net (fo=486, routed)         1.224     2.734    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_clk
    SLICE_X48Y66         FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.wr_pntr_gc_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X48Y66         FDCE (Prop_HFF_SLICEL_C_Q)
                                                      0.084     2.818 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.wr_pntr_gc_reg[0]/Q
                         net (fo=1, routed)           0.082     2.900    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q[0]
    SLICE_X48Y67         FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q_reg_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  cable_delay_tester_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.164     0.164    cable_delay_tester_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y77        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.023     0.187 r  cable_delay_tester_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X1Y1 (CLOCK_ROOT)    net (fo=5884, routed)        1.821     2.008    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/rd_clk
    SLICE_X48Y67         FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q_reg_reg[0]/C





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  clk_pl_0
  To Clock:  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK

Max Delay            96 Endpoints
Min Delay           104 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/ctl_reg_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD4/shift_reg_in_reg[0]/R
                            (rising edge-triggered cell FDRE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        1.382ns  (logic 0.114ns (8.250%)  route 1.268ns (91.750%))
  Logic Levels:           0  
  Clock Path Skew:        0.757ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.057ns
    Source Clock Delay      (SCD):    3.300ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.130ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.250ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      3.033ns (routing 1.576ns, distribution 1.457ns)
  Clock Net Delay (Destination): 2.013ns (routing 1.036ns, distribution 0.977ns)
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  cable_delay_tester_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.229     0.229    cable_delay_tester_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y77        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.038     0.267 r  cable_delay_tester_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X1Y1 (CLOCK_ROOT)    net (fo=5884, routed)        3.033     3.300    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/clk
    SLICE_X46Y68         FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/ctl_reg_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X46Y68         FDRE (Prop_DFF_SLICEL_C_Q)
                                                      0.114     3.414 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/ctl_reg_reg[0]/Q
                         net (fo=188, routed)         1.268     4.682    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD4/SR[0]
    SLICE_X46Y73         FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD4/shift_reg_in_reg[0]/R
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK rise edge)
                                                      0.000     0.000 r  
    CONFIG_SITE_X0Y0     BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK
    CONFIG_SITE_X0Y0     BSCANE2 (Prop_BSCAN1_CONFIG_SITE_INTERNAL_TCK_TCK)
                                                      0.465     0.465 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           1.540     2.005    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCE_X0Y14         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.039     2.044 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
    X2Y1 (CLOCK_ROOT)    net (fo=486, routed)         2.013     4.057    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD4/m_bscan_tck[0]
    SLICE_X46Y73         FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD4/shift_reg_in_reg[0]/C

Slack:                    inf
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/ctl_reg_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD4/shift_reg_in_reg[10]/R
                            (rising edge-triggered cell FDRE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        1.382ns  (logic 0.114ns (8.250%)  route 1.268ns (91.750%))
  Logic Levels:           0  
  Clock Path Skew:        0.757ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.057ns
    Source Clock Delay      (SCD):    3.300ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.130ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.250ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      3.033ns (routing 1.576ns, distribution 1.457ns)
  Clock Net Delay (Destination): 2.013ns (routing 1.036ns, distribution 0.977ns)
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  cable_delay_tester_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.229     0.229    cable_delay_tester_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y77        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.038     0.267 r  cable_delay_tester_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X1Y1 (CLOCK_ROOT)    net (fo=5884, routed)        3.033     3.300    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/clk
    SLICE_X46Y68         FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/ctl_reg_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X46Y68         FDRE (Prop_DFF_SLICEL_C_Q)
                                                      0.114     3.414 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/ctl_reg_reg[0]/Q
                         net (fo=188, routed)         1.268     4.682    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD4/SR[0]
    SLICE_X46Y73         FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD4/shift_reg_in_reg[10]/R
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK rise edge)
                                                      0.000     0.000 r  
    CONFIG_SITE_X0Y0     BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK
    CONFIG_SITE_X0Y0     BSCANE2 (Prop_BSCAN1_CONFIG_SITE_INTERNAL_TCK_TCK)
                                                      0.465     0.465 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           1.540     2.005    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCE_X0Y14         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.039     2.044 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
    X2Y1 (CLOCK_ROOT)    net (fo=486, routed)         2.013     4.057    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD4/m_bscan_tck[0]
    SLICE_X46Y73         FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD4/shift_reg_in_reg[10]/C

Slack:                    inf
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/ctl_reg_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD4/shift_reg_in_reg[11]/R
                            (rising edge-triggered cell FDRE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        1.382ns  (logic 0.114ns (8.250%)  route 1.268ns (91.750%))
  Logic Levels:           0  
  Clock Path Skew:        0.757ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.057ns
    Source Clock Delay      (SCD):    3.300ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.130ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.250ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      3.033ns (routing 1.576ns, distribution 1.457ns)
  Clock Net Delay (Destination): 2.013ns (routing 1.036ns, distribution 0.977ns)
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  cable_delay_tester_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.229     0.229    cable_delay_tester_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y77        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.038     0.267 r  cable_delay_tester_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X1Y1 (CLOCK_ROOT)    net (fo=5884, routed)        3.033     3.300    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/clk
    SLICE_X46Y68         FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/ctl_reg_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X46Y68         FDRE (Prop_DFF_SLICEL_C_Q)
                                                      0.114     3.414 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/ctl_reg_reg[0]/Q
                         net (fo=188, routed)         1.268     4.682    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD4/SR[0]
    SLICE_X46Y73         FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD4/shift_reg_in_reg[11]/R
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK rise edge)
                                                      0.000     0.000 r  
    CONFIG_SITE_X0Y0     BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK
    CONFIG_SITE_X0Y0     BSCANE2 (Prop_BSCAN1_CONFIG_SITE_INTERNAL_TCK_TCK)
                                                      0.465     0.465 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           1.540     2.005    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCE_X0Y14         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.039     2.044 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
    X2Y1 (CLOCK_ROOT)    net (fo=486, routed)         2.013     4.057    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD4/m_bscan_tck[0]
    SLICE_X46Y73         FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD4/shift_reg_in_reg[11]/C

Slack:                    inf
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/ctl_reg_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD4/shift_reg_in_reg[1]/R
                            (rising edge-triggered cell FDRE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        1.382ns  (logic 0.114ns (8.250%)  route 1.268ns (91.750%))
  Logic Levels:           0  
  Clock Path Skew:        0.757ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.057ns
    Source Clock Delay      (SCD):    3.300ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.130ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.250ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      3.033ns (routing 1.576ns, distribution 1.457ns)
  Clock Net Delay (Destination): 2.013ns (routing 1.036ns, distribution 0.977ns)
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  cable_delay_tester_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.229     0.229    cable_delay_tester_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y77        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.038     0.267 r  cable_delay_tester_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X1Y1 (CLOCK_ROOT)    net (fo=5884, routed)        3.033     3.300    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/clk
    SLICE_X46Y68         FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/ctl_reg_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X46Y68         FDRE (Prop_DFF_SLICEL_C_Q)
                                                      0.114     3.414 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/ctl_reg_reg[0]/Q
                         net (fo=188, routed)         1.268     4.682    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD4/SR[0]
    SLICE_X46Y73         FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD4/shift_reg_in_reg[1]/R
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK rise edge)
                                                      0.000     0.000 r  
    CONFIG_SITE_X0Y0     BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK
    CONFIG_SITE_X0Y0     BSCANE2 (Prop_BSCAN1_CONFIG_SITE_INTERNAL_TCK_TCK)
                                                      0.465     0.465 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           1.540     2.005    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCE_X0Y14         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.039     2.044 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
    X2Y1 (CLOCK_ROOT)    net (fo=486, routed)         2.013     4.057    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD4/m_bscan_tck[0]
    SLICE_X46Y73         FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD4/shift_reg_in_reg[1]/C

Slack:                    inf
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/ctl_reg_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD4/shift_reg_in_reg[2]/R
                            (rising edge-triggered cell FDRE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        1.382ns  (logic 0.114ns (8.250%)  route 1.268ns (91.750%))
  Logic Levels:           0  
  Clock Path Skew:        0.760ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.060ns
    Source Clock Delay      (SCD):    3.300ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.130ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.250ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      3.033ns (routing 1.576ns, distribution 1.457ns)
  Clock Net Delay (Destination): 2.016ns (routing 1.036ns, distribution 0.980ns)
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  cable_delay_tester_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.229     0.229    cable_delay_tester_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y77        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.038     0.267 r  cable_delay_tester_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X1Y1 (CLOCK_ROOT)    net (fo=5884, routed)        3.033     3.300    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/clk
    SLICE_X46Y68         FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/ctl_reg_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X46Y68         FDRE (Prop_DFF_SLICEL_C_Q)
                                                      0.114     3.414 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/ctl_reg_reg[0]/Q
                         net (fo=188, routed)         1.268     4.682    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD4/SR[0]
    SLICE_X46Y73         FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD4/shift_reg_in_reg[2]/R
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK rise edge)
                                                      0.000     0.000 r  
    CONFIG_SITE_X0Y0     BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK
    CONFIG_SITE_X0Y0     BSCANE2 (Prop_BSCAN1_CONFIG_SITE_INTERNAL_TCK_TCK)
                                                      0.465     0.465 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           1.540     2.005    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCE_X0Y14         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.039     2.044 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
    X2Y1 (CLOCK_ROOT)    net (fo=486, routed)         2.016     4.060    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD4/m_bscan_tck[0]
    SLICE_X46Y73         FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD4/shift_reg_in_reg[2]/C

Slack:                    inf
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/ctl_reg_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD4/shift_reg_in_reg[3]/R
                            (rising edge-triggered cell FDRE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        1.382ns  (logic 0.114ns (8.250%)  route 1.268ns (91.750%))
  Logic Levels:           0  
  Clock Path Skew:        0.760ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.060ns
    Source Clock Delay      (SCD):    3.300ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.130ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.250ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      3.033ns (routing 1.576ns, distribution 1.457ns)
  Clock Net Delay (Destination): 2.016ns (routing 1.036ns, distribution 0.980ns)
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  cable_delay_tester_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.229     0.229    cable_delay_tester_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y77        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.038     0.267 r  cable_delay_tester_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X1Y1 (CLOCK_ROOT)    net (fo=5884, routed)        3.033     3.300    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/clk
    SLICE_X46Y68         FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/ctl_reg_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X46Y68         FDRE (Prop_DFF_SLICEL_C_Q)
                                                      0.114     3.414 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/ctl_reg_reg[0]/Q
                         net (fo=188, routed)         1.268     4.682    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD4/SR[0]
    SLICE_X46Y73         FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD4/shift_reg_in_reg[3]/R
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK rise edge)
                                                      0.000     0.000 r  
    CONFIG_SITE_X0Y0     BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK
    CONFIG_SITE_X0Y0     BSCANE2 (Prop_BSCAN1_CONFIG_SITE_INTERNAL_TCK_TCK)
                                                      0.465     0.465 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           1.540     2.005    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCE_X0Y14         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.039     2.044 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
    X2Y1 (CLOCK_ROOT)    net (fo=486, routed)         2.016     4.060    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD4/m_bscan_tck[0]
    SLICE_X46Y73         FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD4/shift_reg_in_reg[3]/C

Slack:                    inf
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/ctl_reg_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD4/shift_reg_in_reg[4]/R
                            (rising edge-triggered cell FDRE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        1.382ns  (logic 0.114ns (8.250%)  route 1.268ns (91.750%))
  Logic Levels:           0  
  Clock Path Skew:        0.760ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.060ns
    Source Clock Delay      (SCD):    3.300ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.130ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.250ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      3.033ns (routing 1.576ns, distribution 1.457ns)
  Clock Net Delay (Destination): 2.016ns (routing 1.036ns, distribution 0.980ns)
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  cable_delay_tester_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.229     0.229    cable_delay_tester_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y77        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.038     0.267 r  cable_delay_tester_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X1Y1 (CLOCK_ROOT)    net (fo=5884, routed)        3.033     3.300    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/clk
    SLICE_X46Y68         FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/ctl_reg_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X46Y68         FDRE (Prop_DFF_SLICEL_C_Q)
                                                      0.114     3.414 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/ctl_reg_reg[0]/Q
                         net (fo=188, routed)         1.268     4.682    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD4/SR[0]
    SLICE_X46Y73         FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD4/shift_reg_in_reg[4]/R
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK rise edge)
                                                      0.000     0.000 r  
    CONFIG_SITE_X0Y0     BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK
    CONFIG_SITE_X0Y0     BSCANE2 (Prop_BSCAN1_CONFIG_SITE_INTERNAL_TCK_TCK)
                                                      0.465     0.465 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           1.540     2.005    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCE_X0Y14         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.039     2.044 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
    X2Y1 (CLOCK_ROOT)    net (fo=486, routed)         2.016     4.060    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD4/m_bscan_tck[0]
    SLICE_X46Y73         FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD4/shift_reg_in_reg[4]/C

Slack:                    inf
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/ctl_reg_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD4/shift_reg_in_reg[5]/R
                            (rising edge-triggered cell FDRE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        1.382ns  (logic 0.114ns (8.250%)  route 1.268ns (91.750%))
  Logic Levels:           0  
  Clock Path Skew:        0.760ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.060ns
    Source Clock Delay      (SCD):    3.300ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.130ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.250ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      3.033ns (routing 1.576ns, distribution 1.457ns)
  Clock Net Delay (Destination): 2.016ns (routing 1.036ns, distribution 0.980ns)
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  cable_delay_tester_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.229     0.229    cable_delay_tester_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y77        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.038     0.267 r  cable_delay_tester_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X1Y1 (CLOCK_ROOT)    net (fo=5884, routed)        3.033     3.300    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/clk
    SLICE_X46Y68         FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/ctl_reg_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X46Y68         FDRE (Prop_DFF_SLICEL_C_Q)
                                                      0.114     3.414 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/ctl_reg_reg[0]/Q
                         net (fo=188, routed)         1.268     4.682    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD4/SR[0]
    SLICE_X46Y73         FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD4/shift_reg_in_reg[5]/R
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK rise edge)
                                                      0.000     0.000 r  
    CONFIG_SITE_X0Y0     BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK
    CONFIG_SITE_X0Y0     BSCANE2 (Prop_BSCAN1_CONFIG_SITE_INTERNAL_TCK_TCK)
                                                      0.465     0.465 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           1.540     2.005    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCE_X0Y14         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.039     2.044 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
    X2Y1 (CLOCK_ROOT)    net (fo=486, routed)         2.016     4.060    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD4/m_bscan_tck[0]
    SLICE_X46Y73         FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD4/shift_reg_in_reg[5]/C

Slack:                    inf
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/ctl_reg_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD4/shift_reg_in_reg[6]/R
                            (rising edge-triggered cell FDRE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        1.382ns  (logic 0.114ns (8.250%)  route 1.268ns (91.750%))
  Logic Levels:           0  
  Clock Path Skew:        0.757ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.057ns
    Source Clock Delay      (SCD):    3.300ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.130ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.250ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      3.033ns (routing 1.576ns, distribution 1.457ns)
  Clock Net Delay (Destination): 2.013ns (routing 1.036ns, distribution 0.977ns)
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  cable_delay_tester_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.229     0.229    cable_delay_tester_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y77        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.038     0.267 r  cable_delay_tester_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X1Y1 (CLOCK_ROOT)    net (fo=5884, routed)        3.033     3.300    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/clk
    SLICE_X46Y68         FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/ctl_reg_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X46Y68         FDRE (Prop_DFF_SLICEL_C_Q)
                                                      0.114     3.414 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/ctl_reg_reg[0]/Q
                         net (fo=188, routed)         1.268     4.682    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD4/SR[0]
    SLICE_X46Y73         FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD4/shift_reg_in_reg[6]/R
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK rise edge)
                                                      0.000     0.000 r  
    CONFIG_SITE_X0Y0     BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK
    CONFIG_SITE_X0Y0     BSCANE2 (Prop_BSCAN1_CONFIG_SITE_INTERNAL_TCK_TCK)
                                                      0.465     0.465 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           1.540     2.005    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCE_X0Y14         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.039     2.044 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
    X2Y1 (CLOCK_ROOT)    net (fo=486, routed)         2.013     4.057    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD4/m_bscan_tck[0]
    SLICE_X46Y73         FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD4/shift_reg_in_reg[6]/C

Slack:                    inf
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/ctl_reg_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD4/shift_reg_in_reg[7]/R
                            (rising edge-triggered cell FDRE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        1.382ns  (logic 0.114ns (8.250%)  route 1.268ns (91.750%))
  Logic Levels:           0  
  Clock Path Skew:        0.757ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.057ns
    Source Clock Delay      (SCD):    3.300ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.130ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.250ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      3.033ns (routing 1.576ns, distribution 1.457ns)
  Clock Net Delay (Destination): 2.013ns (routing 1.036ns, distribution 0.977ns)
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  cable_delay_tester_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.229     0.229    cable_delay_tester_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y77        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.038     0.267 r  cable_delay_tester_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X1Y1 (CLOCK_ROOT)    net (fo=5884, routed)        3.033     3.300    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/clk
    SLICE_X46Y68         FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/ctl_reg_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X46Y68         FDRE (Prop_DFF_SLICEL_C_Q)
                                                      0.114     3.414 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/ctl_reg_reg[0]/Q
                         net (fo=188, routed)         1.268     4.682    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD4/SR[0]
    SLICE_X46Y73         FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD4/shift_reg_in_reg[7]/R
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK rise edge)
                                                      0.000     0.000 r  
    CONFIG_SITE_X0Y0     BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK
    CONFIG_SITE_X0Y0     BSCANE2 (Prop_BSCAN1_CONFIG_SITE_INTERNAL_TCK_TCK)
                                                      0.465     0.465 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           1.540     2.005    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCE_X0Y14         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.039     2.044 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
    X2Y1 (CLOCK_ROOT)    net (fo=486, routed)         2.013     4.057    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD4/m_bscan_tck[0]
    SLICE_X46Y73         FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD4/shift_reg_in_reg[7]/C





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.wr_pntr_gc_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q_reg_reg[2]/D
                            (rising edge-triggered cell FDCE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.144ns  (logic 0.084ns (58.333%)  route 0.060ns (41.667%))
  Logic Levels:           0  
  Clock Path Skew:        6.117ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    7.920ns
    Source Clock Delay      (SCD):    1.803ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.130ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.250ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.652ns (routing 0.881ns, distribution 0.771ns)
  Clock Net Delay (Destination): 1.344ns (routing 0.693ns, distribution 0.651ns)
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  cable_delay_tester_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.129     0.129    cable_delay_tester_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y77        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.022     0.151 r  cable_delay_tester_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X1Y1 (CLOCK_ROOT)    net (fo=5884, routed)        1.652     1.803    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_clk
    SLICE_X44Y63         FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.wr_pntr_gc_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X44Y63         FDCE (Prop_CFF_SLICEL_C_Q)
                                                      0.084     1.887 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.wr_pntr_gc_reg[2]/Q
                         net (fo=1, routed)           0.060     1.947    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q[2]
    SLICE_X44Y63         FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q_reg_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK rise edge)
                                                      0.000     0.000 r  
    CONFIG_SITE_X0Y0     BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK
    CONFIG_SITE_X0Y0     BSCANE2 (Prop_BSCAN1_CONFIG_SITE_INTERNAL_TCK_TCK)
                                                      4.800     4.800 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           1.750     6.550    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCE_X0Y14         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.026     6.576 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
    X2Y1 (CLOCK_ROOT)    net (fo=486, routed)         1.344     7.920    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/rd_clk
    SLICE_X44Y63         FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q_reg_reg[2]/C

Slack:                    inf
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.wr_pntr_gc_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q_reg_reg[1]/D
                            (rising edge-triggered cell FDCE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.146ns  (logic 0.086ns (58.904%)  route 0.060ns (41.096%))
  Logic Levels:           0  
  Clock Path Skew:        6.122ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    7.925ns
    Source Clock Delay      (SCD):    1.803ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.130ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.250ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.652ns (routing 0.881ns, distribution 0.771ns)
  Clock Net Delay (Destination): 1.349ns (routing 0.693ns, distribution 0.656ns)
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  cable_delay_tester_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.129     0.129    cable_delay_tester_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y77        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.022     0.151 r  cable_delay_tester_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X1Y1 (CLOCK_ROOT)    net (fo=5884, routed)        1.652     1.803    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_clk
    SLICE_X44Y63         FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.wr_pntr_gc_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X44Y63         FDCE (Prop_DFF2_SLICEL_C_Q)
                                                      0.086     1.889 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.wr_pntr_gc_reg[1]/Q
                         net (fo=1, routed)           0.060     1.949    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q[1]
    SLICE_X44Y64         FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q_reg_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK rise edge)
                                                      0.000     0.000 r  
    CONFIG_SITE_X0Y0     BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK
    CONFIG_SITE_X0Y0     BSCANE2 (Prop_BSCAN1_CONFIG_SITE_INTERNAL_TCK_TCK)
                                                      4.800     4.800 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           1.750     6.550    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCE_X0Y14         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.026     6.576 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
    X2Y1 (CLOCK_ROOT)    net (fo=486, routed)         1.349     7.925    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/rd_clk
    SLICE_X44Y64         FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q_reg_reg[1]/C

Slack:                    inf
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.rd_pntr_gc_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].wr_stg_inst/Q_reg_reg[0]/D
                            (rising edge-triggered cell FDCE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.145ns  (logic 0.084ns (57.931%)  route 0.061ns (42.069%))
  Logic Levels:           0  
  Clock Path Skew:        6.096ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    7.915ns
    Source Clock Delay      (SCD):    1.819ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.130ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.250ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.668ns (routing 0.881ns, distribution 0.787ns)
  Clock Net Delay (Destination): 1.339ns (routing 0.693ns, distribution 0.646ns)
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  cable_delay_tester_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.129     0.129    cable_delay_tester_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y77        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.022     0.151 r  cable_delay_tester_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X1Y1 (CLOCK_ROOT)    net (fo=5884, routed)        1.668     1.819    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_clk
    SLICE_X47Y67         FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.rd_pntr_gc_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X47Y67         FDCE (Prop_EFF_SLICEL_C_Q)
                                                      0.084     1.903 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.rd_pntr_gc_reg[0]/Q
                         net (fo=1, routed)           0.061     1.964    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].wr_stg_inst/Q[0]
    SLICE_X47Y66         FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].wr_stg_inst/Q_reg_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK rise edge)
                                                      0.000     0.000 r  
    CONFIG_SITE_X0Y0     BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK
    CONFIG_SITE_X0Y0     BSCANE2 (Prop_BSCAN1_CONFIG_SITE_INTERNAL_TCK_TCK)
                                                      4.800     4.800 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           1.750     6.550    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCE_X0Y14         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.026     6.576 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
    X2Y1 (CLOCK_ROOT)    net (fo=486, routed)         1.339     7.915    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].wr_stg_inst/wr_clk
    SLICE_X47Y66         FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].wr_stg_inst/Q_reg_reg[0]/C

Slack:                    inf
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD3/stat_reg_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD3/stat_reg_1_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.169ns  (logic 0.085ns (50.296%)  route 0.084ns (49.704%))
  Logic Levels:           0  
  Clock Path Skew:        6.112ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    7.911ns
    Source Clock Delay      (SCD):    1.799ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.130ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.250ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.648ns (routing 0.881ns, distribution 0.767ns)
  Clock Net Delay (Destination): 1.335ns (routing 0.693ns, distribution 0.642ns)
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  cable_delay_tester_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.129     0.129    cable_delay_tester_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y77        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.022     0.151 r  cable_delay_tester_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X1Y1 (CLOCK_ROOT)    net (fo=5884, routed)        1.648     1.799    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD3/clk
    SLICE_X44Y76         FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD3/stat_reg_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X44Y76         FDRE (Prop_AFF2_SLICEL_C_Q)
                                                      0.085     1.884 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD3/stat_reg_reg[3]/Q
                         net (fo=1, routed)           0.084     1.968    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD3/stat_reg[3]
    SLICE_X44Y77         FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD3/stat_reg_1_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK rise edge)
                                                      0.000     0.000 r  
    CONFIG_SITE_X0Y0     BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK
    CONFIG_SITE_X0Y0     BSCANE2 (Prop_BSCAN1_CONFIG_SITE_INTERNAL_TCK_TCK)
                                                      4.800     4.800 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           1.750     6.550    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCE_X0Y14         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.026     6.576 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
    X2Y1 (CLOCK_ROOT)    net (fo=486, routed)         1.335     7.911    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD3/m_bscan_tck[0]
    SLICE_X44Y77         FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD3/stat_reg_1_reg[3]/C

Slack:                    inf
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.wr_pntr_gc_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q_reg_reg[0]/D
                            (rising edge-triggered cell FDCE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.166ns  (logic 0.084ns (50.602%)  route 0.082ns (49.398%))
  Logic Levels:           0  
  Clock Path Skew:        6.118ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    7.921ns
    Source Clock Delay      (SCD):    1.803ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.130ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.250ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.652ns (routing 0.881ns, distribution 0.771ns)
  Clock Net Delay (Destination): 1.345ns (routing 0.693ns, distribution 0.652ns)
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  cable_delay_tester_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.129     0.129    cable_delay_tester_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y77        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.022     0.151 r  cable_delay_tester_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X1Y1 (CLOCK_ROOT)    net (fo=5884, routed)        1.652     1.803    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_clk
    SLICE_X44Y63         FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.wr_pntr_gc_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X44Y63         FDCE (Prop_DFF_SLICEL_C_Q)
                                                      0.084     1.887 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.wr_pntr_gc_reg[0]/Q
                         net (fo=1, routed)           0.082     1.969    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q[0]
    SLICE_X44Y64         FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q_reg_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK rise edge)
                                                      0.000     0.000 r  
    CONFIG_SITE_X0Y0     BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK
    CONFIG_SITE_X0Y0     BSCANE2 (Prop_BSCAN1_CONFIG_SITE_INTERNAL_TCK_TCK)
                                                      4.800     4.800 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           1.750     6.550    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCE_X0Y14         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.026     6.576 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
    X2Y1 (CLOCK_ROOT)    net (fo=486, routed)         1.345     7.921    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/rd_clk
    SLICE_X44Y64         FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q_reg_reg[0]/C

Slack:                    inf
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD3/stat_reg_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD3/stat_reg_1_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.175ns  (logic 0.084ns (48.000%)  route 0.091ns (52.000%))
  Logic Levels:           0  
  Clock Path Skew:        6.126ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    7.920ns
    Source Clock Delay      (SCD):    1.794ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.130ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.250ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.643ns (routing 0.881ns, distribution 0.762ns)
  Clock Net Delay (Destination): 1.344ns (routing 0.693ns, distribution 0.651ns)
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  cable_delay_tester_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.129     0.129    cable_delay_tester_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y77        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.022     0.151 r  cable_delay_tester_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X1Y1 (CLOCK_ROOT)    net (fo=5884, routed)        1.643     1.794    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD3/clk
    SLICE_X43Y76         FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD3/stat_reg_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y76         FDRE (Prop_AFF2_SLICEM_C_Q)
                                                      0.084     1.878 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD3/stat_reg_reg[1]/Q
                         net (fo=1, routed)           0.091     1.969    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD3/stat_reg[1]
    SLICE_X43Y77         FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD3/stat_reg_1_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK rise edge)
                                                      0.000     0.000 r  
    CONFIG_SITE_X0Y0     BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK
    CONFIG_SITE_X0Y0     BSCANE2 (Prop_BSCAN1_CONFIG_SITE_INTERNAL_TCK_TCK)
                                                      4.800     4.800 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           1.750     6.550    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCE_X0Y14         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.026     6.576 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
    X2Y1 (CLOCK_ROOT)    net (fo=486, routed)         1.344     7.920    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD3/m_bscan_tck[0]
    SLICE_X43Y77         FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD3/stat_reg_1_reg[1]/C

Slack:                    inf
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD3/stat_reg_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD3/stat_reg_1_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.169ns  (logic 0.085ns (50.296%)  route 0.084ns (49.704%))
  Logic Levels:           0  
  Clock Path Skew:        6.113ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    7.917ns
    Source Clock Delay      (SCD):    1.805ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.130ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.250ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.654ns (routing 0.881ns, distribution 0.773ns)
  Clock Net Delay (Destination): 1.341ns (routing 0.693ns, distribution 0.648ns)
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  cable_delay_tester_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.129     0.129    cable_delay_tester_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y77        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.022     0.151 r  cable_delay_tester_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X1Y1 (CLOCK_ROOT)    net (fo=5884, routed)        1.654     1.805    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD3/clk
    SLICE_X44Y74         FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD3/stat_reg_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X44Y74         FDRE (Prop_AFF2_SLICEL_C_Q)
                                                      0.085     1.890 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD3/stat_reg_reg[4]/Q
                         net (fo=1, routed)           0.084     1.974    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD3/stat_reg[4]
    SLICE_X44Y75         FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD3/stat_reg_1_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK rise edge)
                                                      0.000     0.000 r  
    CONFIG_SITE_X0Y0     BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK
    CONFIG_SITE_X0Y0     BSCANE2 (Prop_BSCAN1_CONFIG_SITE_INTERNAL_TCK_TCK)
                                                      4.800     4.800 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           1.750     6.550    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCE_X0Y14         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.026     6.576 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
    X2Y1 (CLOCK_ROOT)    net (fo=486, routed)         1.341     7.917    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD3/m_bscan_tck[0]
    SLICE_X44Y75         FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD3/stat_reg_1_reg[4]/C

Slack:                    inf
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD2/stat_reg_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD2/stat_reg_1_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.169ns  (logic 0.085ns (50.296%)  route 0.084ns (49.704%))
  Logic Levels:           0  
  Clock Path Skew:        6.107ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    7.913ns
    Source Clock Delay      (SCD):    1.806ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.130ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.250ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.655ns (routing 0.881ns, distribution 0.774ns)
  Clock Net Delay (Destination): 1.337ns (routing 0.693ns, distribution 0.644ns)
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  cable_delay_tester_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.129     0.129    cable_delay_tester_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y77        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.022     0.151 r  cable_delay_tester_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X1Y1 (CLOCK_ROOT)    net (fo=5884, routed)        1.655     1.806    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD2/clk
    SLICE_X44Y72         FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD2/stat_reg_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X44Y72         FDRE (Prop_AFF2_SLICEL_C_Q)
                                                      0.085     1.891 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD2/stat_reg_reg[0]/Q
                         net (fo=1, routed)           0.084     1.975    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD2/stat_reg[0]
    SLICE_X44Y73         FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD2/stat_reg_1_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK rise edge)
                                                      0.000     0.000 r  
    CONFIG_SITE_X0Y0     BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK
    CONFIG_SITE_X0Y0     BSCANE2 (Prop_BSCAN1_CONFIG_SITE_INTERNAL_TCK_TCK)
                                                      4.800     4.800 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           1.750     6.550    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCE_X0Y14         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.026     6.576 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
    X2Y1 (CLOCK_ROOT)    net (fo=486, routed)         1.337     7.913    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD2/m_bscan_tck[0]
    SLICE_X44Y73         FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD2/stat_reg_1_reg[0]/C

Slack:                    inf
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD2/stat_reg_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD2/stat_reg_1_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.175ns  (logic 0.084ns (48.000%)  route 0.091ns (52.000%))
  Logic Levels:           0  
  Clock Path Skew:        6.127ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    7.926ns
    Source Clock Delay      (SCD):    1.800ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.130ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.250ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.649ns (routing 0.881ns, distribution 0.768ns)
  Clock Net Delay (Destination): 1.350ns (routing 0.693ns, distribution 0.657ns)
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  cable_delay_tester_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.129     0.129    cable_delay_tester_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y77        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.022     0.151 r  cable_delay_tester_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X1Y1 (CLOCK_ROOT)    net (fo=5884, routed)        1.649     1.800    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD2/clk
    SLICE_X43Y74         FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD2/stat_reg_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y74         FDRE (Prop_AFF2_SLICEM_C_Q)
                                                      0.084     1.884 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD2/stat_reg_reg[1]/Q
                         net (fo=1, routed)           0.091     1.975    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD2/stat_reg[1]
    SLICE_X43Y75         FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD2/stat_reg_1_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK rise edge)
                                                      0.000     0.000 r  
    CONFIG_SITE_X0Y0     BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK
    CONFIG_SITE_X0Y0     BSCANE2 (Prop_BSCAN1_CONFIG_SITE_INTERNAL_TCK_TCK)
                                                      4.800     4.800 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           1.750     6.550    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCE_X0Y14         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.026     6.576 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
    X2Y1 (CLOCK_ROOT)    net (fo=486, routed)         1.350     7.926    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD2/m_bscan_tck[0]
    SLICE_X43Y75         FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD2/stat_reg_1_reg[1]/C

Slack:                    inf
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD7_STAT/stat_reg_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD7_STAT/stat_reg_1_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.169ns  (logic 0.085ns (50.296%)  route 0.084ns (49.704%))
  Logic Levels:           0  
  Clock Path Skew:        6.109ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    7.915ns
    Source Clock Delay      (SCD):    1.807ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.130ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.250ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.656ns (routing 0.881ns, distribution 0.775ns)
  Clock Net Delay (Destination): 1.339ns (routing 0.693ns, distribution 0.646ns)
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  cable_delay_tester_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.129     0.129    cable_delay_tester_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y77        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.022     0.151 r  cable_delay_tester_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X1Y1 (CLOCK_ROOT)    net (fo=5884, routed)        1.656     1.807    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD7_STAT/clk
    SLICE_X46Y77         FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD7_STAT/stat_reg_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X46Y77         FDRE (Prop_AFF2_SLICEL_C_Q)
                                                      0.085     1.892 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD7_STAT/stat_reg_reg[2]/Q
                         net (fo=1, routed)           0.084     1.976    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD7_STAT/stat_reg[2]
    SLICE_X46Y78         FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD7_STAT/stat_reg_1_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK rise edge)
                                                      0.000     0.000 r  
    CONFIG_SITE_X0Y0     BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK
    CONFIG_SITE_X0Y0     BSCANE2 (Prop_BSCAN1_CONFIG_SITE_INTERNAL_TCK_TCK)
                                                      4.800     4.800 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           1.750     6.550    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCE_X0Y14         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.026     6.576 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
    X2Y1 (CLOCK_ROOT)    net (fo=486, routed)         1.339     7.915    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD7_STAT/m_bscan_tck[0]
    SLICE_X46Y78         FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD7_STAT/stat_reg_1_reg[2]/C





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  clk_18M_cable_delay_tester_clk_wiz_0_0
  To Clock:  

Max Delay             3 Endpoints
Min Delay             3 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 cable_delay_tester_i/rhd_spi_master_0/inst/CS_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_18M_cable_delay_tester_clk_wiz_0_0  {rise@0.000ns fall@27.782ns period=55.565ns})
  Destination:            CS_RHD
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        5.735ns  (logic 3.315ns (57.812%)  route 2.419ns (42.188%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.359ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.196ns
    Phase Error              (PE):    0.258ns
  Clock Net Delay (Source):      2.618ns (routing 1.496ns, distribution 1.122ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_18M_cable_delay_tester_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFG_PS_X0Y77        BUFG_PS                      0.000     0.000 r  cable_delay_tester_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=5884, routed)        2.732     2.732    cable_delay_tester_i/clk_wiz_0/inst/clk_in1
    MMCM_X0Y3            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                     -0.103     2.629 r  cable_delay_tester_i/clk_wiz_0/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.348     2.977    cable_delay_tester_i/clk_wiz_0/inst/clk_18M_cable_delay_tester_clk_wiz_0_0
    BUFGCE_X0Y76         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.044     3.021 r  cable_delay_tester_i/clk_wiz_0/inst/clkout1_buf/O
    X1Y0 (CLOCK_ROOT)    net (fo=132, routed)         2.618     5.639    cable_delay_tester_i/rhd_spi_master_0/inst/clk
    SLICE_X31Y60         FDRE                                         r  cable_delay_tester_i/rhd_spi_master_0/inst/CS_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X31Y60         FDRE (Prop_CFF_SLICEM_C_Q)
                                                      0.116     5.755 r  cable_delay_tester_i/rhd_spi_master_0/inst/CS_reg/Q
                         net (fo=4, routed)           2.419     8.174    CS_RHD_OBUF
    G11                  OBUF (Prop_OUTBUF_HDIOB_M_I_O)
                                                      3.199    11.373 r  CS_RHD_OBUF_inst/O
                         net (fo=0)                   0.000    11.373    CS_RHD
    G11                                                               r  CS_RHD (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 cable_delay_tester_i/rhd_spi_master_0/inst/ClockDivideByEight/clock_out_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_18M_cable_delay_tester_clk_wiz_0_0  {rise@0.000ns fall@27.782ns period=55.565ns})
  Destination:            SCLK_RHD
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        5.711ns  (logic 3.313ns (58.004%)  route 2.398ns (41.996%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.359ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.196ns
    Phase Error              (PE):    0.258ns
  Clock Net Delay (Source):      2.603ns (routing 1.496ns, distribution 1.107ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_18M_cable_delay_tester_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFG_PS_X0Y77        BUFG_PS                      0.000     0.000 r  cable_delay_tester_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=5884, routed)        2.732     2.732    cable_delay_tester_i/clk_wiz_0/inst/clk_in1
    MMCM_X0Y3            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                     -0.103     2.629 r  cable_delay_tester_i/clk_wiz_0/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.348     2.977    cable_delay_tester_i/clk_wiz_0/inst/clk_18M_cable_delay_tester_clk_wiz_0_0
    BUFGCE_X0Y76         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.044     3.021 r  cable_delay_tester_i/clk_wiz_0/inst/clkout1_buf/O
    X1Y0 (CLOCK_ROOT)    net (fo=132, routed)         2.603     5.624    cable_delay_tester_i/rhd_spi_master_0/inst/ClockDivideByEight/clk
    SLICE_X31Y61         FDRE                                         r  cable_delay_tester_i/rhd_spi_master_0/inst/ClockDivideByEight/clock_out_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X31Y61         FDRE (Prop_AFF_SLICEM_C_Q)
                                                      0.113     5.737 r  cable_delay_tester_i/rhd_spi_master_0/inst/ClockDivideByEight/clock_out_reg/Q
                         net (fo=3, routed)           2.398     8.135    SCLK_RHD_OBUF
    F10                  OBUF (Prop_OUTBUF_HDIOB_S_I_O)
                                                      3.200    11.335 r  SCLK_RHD_OBUF_inst/O
                         net (fo=0)                   0.000    11.335    SCLK_RHD
    F10                                                               r  SCLK_RHD (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 cable_delay_tester_i/rhd_spi_master_0/inst/MOSI_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_18M_cable_delay_tester_clk_wiz_0_0  {rise@0.000ns fall@27.782ns period=55.565ns})
  Destination:            MOSI_RHD
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        5.658ns  (logic 3.307ns (58.450%)  route 2.351ns (41.550%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.359ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.196ns
    Phase Error              (PE):    0.258ns
  Clock Net Delay (Source):      2.616ns (routing 1.496ns, distribution 1.120ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_18M_cable_delay_tester_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFG_PS_X0Y77        BUFG_PS                      0.000     0.000 r  cable_delay_tester_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=5884, routed)        2.732     2.732    cable_delay_tester_i/clk_wiz_0/inst/clk_in1
    MMCM_X0Y3            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                     -0.103     2.629 r  cable_delay_tester_i/clk_wiz_0/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.348     2.977    cable_delay_tester_i/clk_wiz_0/inst/clk_18M_cable_delay_tester_clk_wiz_0_0
    BUFGCE_X0Y76         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.044     3.021 r  cable_delay_tester_i/clk_wiz_0/inst/clkout1_buf/O
    X1Y0 (CLOCK_ROOT)    net (fo=132, routed)         2.616     5.637    cable_delay_tester_i/rhd_spi_master_0/inst/clk
    SLICE_X31Y60         FDRE                                         r  cable_delay_tester_i/rhd_spi_master_0/inst/MOSI_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X31Y60         FDRE (Prop_HFF_SLICEM_C_Q)
                                                      0.114     5.751 r  cable_delay_tester_i/rhd_spi_master_0/inst/MOSI_reg/Q
                         net (fo=4, routed)           2.351     8.102    MOSI_RHD_OBUF
    J11                  OBUF (Prop_OUTBUF_HDIOB_M_I_O)
                                                      3.193    11.295 r  MOSI_RHD_OBUF_inst/O
                         net (fo=0)                   0.000    11.295    MOSI_RHD
    J11                                                               r  MOSI_RHD (OUT)
  -------------------------------------------------------------------    -------------------





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 cable_delay_tester_i/rhd_spi_master_0/inst/ClockDivideByEight/clock_out_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_18M_cable_delay_tester_clk_wiz_0_0  {rise@0.000ns fall@27.782ns period=55.565ns})
  Destination:            SCLK_RHD
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.745ns  (logic 1.810ns (65.914%)  route 0.936ns (34.086%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.359ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.196ns
    Phase Error              (PE):    0.258ns
  Clock Net Delay (Source):      1.428ns (routing 0.820ns, distribution 0.608ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_18M_cable_delay_tester_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFG_PS_X0Y77        BUFG_PS                      0.000     0.000 r  cable_delay_tester_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=5884, routed)        1.513     1.513    cable_delay_tester_i/clk_wiz_0/inst/clk_in1
    MMCM_X0Y3            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                      0.566     2.079 r  cable_delay_tester_i/clk_wiz_0/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.179     2.258    cable_delay_tester_i/clk_wiz_0/inst/clk_18M_cable_delay_tester_clk_wiz_0_0
    BUFGCE_X0Y76         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.023     2.281 r  cable_delay_tester_i/clk_wiz_0/inst/clkout1_buf/O
    X1Y0 (CLOCK_ROOT)    net (fo=132, routed)         1.428     3.709    cable_delay_tester_i/rhd_spi_master_0/inst/ClockDivideByEight/clk
    SLICE_X31Y61         FDRE                                         r  cable_delay_tester_i/rhd_spi_master_0/inst/ClockDivideByEight/clock_out_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X31Y61         FDRE (Prop_AFF_SLICEM_C_Q)
                                                      0.082     3.791 r  cable_delay_tester_i/rhd_spi_master_0/inst/ClockDivideByEight/clock_out_reg/Q
                         net (fo=3, routed)           0.936     4.727    SCLK_RHD_OBUF
    F10                  OBUF (Prop_OUTBUF_HDIOB_S_I_O)
                                                      1.728     6.454 r  SCLK_RHD_OBUF_inst/O
                         net (fo=0)                   0.000     6.454    SCLK_RHD
    F10                                                               r  SCLK_RHD (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 cable_delay_tester_i/rhd_spi_master_0/inst/MOSI_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_18M_cable_delay_tester_clk_wiz_0_0  {rise@0.000ns fall@27.782ns period=55.565ns})
  Destination:            MOSI_RHD
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.778ns  (logic 1.804ns (64.934%)  route 0.974ns (35.066%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.359ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.196ns
    Phase Error              (PE):    0.258ns
  Clock Net Delay (Source):      1.432ns (routing 0.820ns, distribution 0.612ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_18M_cable_delay_tester_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFG_PS_X0Y77        BUFG_PS                      0.000     0.000 r  cable_delay_tester_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=5884, routed)        1.513     1.513    cable_delay_tester_i/clk_wiz_0/inst/clk_in1
    MMCM_X0Y3            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                      0.566     2.079 r  cable_delay_tester_i/clk_wiz_0/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.179     2.258    cable_delay_tester_i/clk_wiz_0/inst/clk_18M_cable_delay_tester_clk_wiz_0_0
    BUFGCE_X0Y76         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.023     2.281 r  cable_delay_tester_i/clk_wiz_0/inst/clkout1_buf/O
    X1Y0 (CLOCK_ROOT)    net (fo=132, routed)         1.432     3.713    cable_delay_tester_i/rhd_spi_master_0/inst/clk
    SLICE_X31Y60         FDRE                                         r  cable_delay_tester_i/rhd_spi_master_0/inst/MOSI_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X31Y60         FDRE (Prop_HFF_SLICEM_C_Q)
                                                      0.083     3.796 r  cable_delay_tester_i/rhd_spi_master_0/inst/MOSI_reg/Q
                         net (fo=4, routed)           0.974     4.770    MOSI_RHD_OBUF
    J11                  OBUF (Prop_OUTBUF_HDIOB_M_I_O)
                                                      1.721     6.491 r  MOSI_RHD_OBUF_inst/O
                         net (fo=0)                   0.000     6.491    MOSI_RHD
    J11                                                               r  MOSI_RHD (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 cable_delay_tester_i/rhd_spi_master_0/inst/CS_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_18M_cable_delay_tester_clk_wiz_0_0  {rise@0.000ns fall@27.782ns period=55.565ns})
  Destination:            CS_RHD
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.842ns  (logic 1.810ns (63.705%)  route 1.031ns (36.295%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.359ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.196ns
    Phase Error              (PE):    0.258ns
  Clock Net Delay (Source):      1.433ns (routing 0.820ns, distribution 0.613ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_18M_cable_delay_tester_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFG_PS_X0Y77        BUFG_PS                      0.000     0.000 r  cable_delay_tester_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=5884, routed)        1.513     1.513    cable_delay_tester_i/clk_wiz_0/inst/clk_in1
    MMCM_X0Y3            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                      0.566     2.079 r  cable_delay_tester_i/clk_wiz_0/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.179     2.258    cable_delay_tester_i/clk_wiz_0/inst/clk_18M_cable_delay_tester_clk_wiz_0_0
    BUFGCE_X0Y76         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.023     2.281 r  cable_delay_tester_i/clk_wiz_0/inst/clkout1_buf/O
    X1Y0 (CLOCK_ROOT)    net (fo=132, routed)         1.433     3.714    cable_delay_tester_i/rhd_spi_master_0/inst/clk
    SLICE_X31Y60         FDRE                                         r  cable_delay_tester_i/rhd_spi_master_0/inst/CS_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X31Y60         FDRE (Prop_CFF_SLICEM_C_Q)
                                                      0.083     3.797 r  cable_delay_tester_i/rhd_spi_master_0/inst/CS_reg/Q
                         net (fo=4, routed)           1.031     4.828    CS_RHD_OBUF
    G11                  OBUF (Prop_OUTBUF_HDIOB_M_I_O)
                                                      1.727     6.555 r  CS_RHD_OBUF_inst/O
                         net (fo=0)                   0.000     6.555    CS_RHD
    G11                                                               r  CS_RHD (OUT)
  -------------------------------------------------------------------    -------------------





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  clk_39M_cable_delay_tester_clk_wiz_0_0
  To Clock:  

Max Delay             3 Endpoints
Min Delay             3 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 cable_delay_tester_i/rhs_spi_master_0/inst/CS_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_39M_cable_delay_tester_clk_wiz_0_0  {rise@0.000ns fall@12.816ns period=25.632ns})
  Destination:            CS_RHS
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        6.007ns  (logic 3.317ns (55.226%)  route 2.689ns (44.774%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.345ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.167ns
    Phase Error              (PE):    0.258ns
  Clock Net Delay (Source):      2.653ns (routing 1.591ns, distribution 1.062ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_39M_cable_delay_tester_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFG_PS_X0Y77        BUFG_PS                      0.000     0.000 r  cable_delay_tester_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=5884, routed)        2.732     2.732    cable_delay_tester_i/clk_wiz_0/inst/clk_in1
    MMCM_X0Y3            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT1)
                                                     -0.103     2.629 r  cable_delay_tester_i/clk_wiz_0/inst/mmcme4_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.356     2.985    cable_delay_tester_i/clk_wiz_0/inst/clk_39M_cable_delay_tester_clk_wiz_0_0
    BUFGCE_X0Y89         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.044     3.029 r  cable_delay_tester_i/clk_wiz_0/inst/clkout2_buf/O
    X1Y0 (CLOCK_ROOT)    net (fo=1669, routed)        2.653     5.682    cable_delay_tester_i/rhs_spi_master_0/inst/clk
    SLICE_X31Y52         FDRE                                         r  cable_delay_tester_i/rhs_spi_master_0/inst/CS_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X31Y52         FDRE (Prop_AFF_SLICEM_C_Q)
                                                      0.113     5.795 r  cable_delay_tester_i/rhs_spi_master_0/inst/CS_reg/Q
                         net (fo=4, routed)           2.689     8.484    CS_RHS_OBUF
    A10                  OBUF (Prop_OUTBUF_HDIOB_S_I_O)
                                                      3.204    11.689 r  CS_RHS_OBUF_inst/O
                         net (fo=0)                   0.000    11.689    CS_RHS
    A10                                                               r  CS_RHS (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 cable_delay_tester_i/rhs_spi_master_0/inst/ClockDivideByEight/clock_out_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_39M_cable_delay_tester_clk_wiz_0_0  {rise@0.000ns fall@12.816ns period=25.632ns})
  Destination:            SCLK_RHS
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        5.887ns  (logic 3.316ns (56.316%)  route 2.572ns (43.684%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.345ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.167ns
    Phase Error              (PE):    0.258ns
  Clock Net Delay (Source):      2.653ns (routing 1.591ns, distribution 1.062ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_39M_cable_delay_tester_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFG_PS_X0Y77        BUFG_PS                      0.000     0.000 r  cable_delay_tester_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=5884, routed)        2.732     2.732    cable_delay_tester_i/clk_wiz_0/inst/clk_in1
    MMCM_X0Y3            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT1)
                                                     -0.103     2.629 r  cable_delay_tester_i/clk_wiz_0/inst/mmcme4_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.356     2.985    cable_delay_tester_i/clk_wiz_0/inst/clk_39M_cable_delay_tester_clk_wiz_0_0
    BUFGCE_X0Y89         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.044     3.029 r  cable_delay_tester_i/clk_wiz_0/inst/clkout2_buf/O
    X1Y0 (CLOCK_ROOT)    net (fo=1669, routed)        2.653     5.682    cable_delay_tester_i/rhs_spi_master_0/inst/ClockDivideByEight/clk
    SLICE_X31Y52         FDRE                                         r  cable_delay_tester_i/rhs_spi_master_0/inst/ClockDivideByEight/clock_out_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X31Y52         FDRE (Prop_DFF_SLICEM_C_Q)
                                                      0.116     5.798 r  cable_delay_tester_i/rhs_spi_master_0/inst/ClockDivideByEight/clock_out_reg/Q
                         net (fo=3, routed)           2.572     8.370    SCLK_RHS_OBUF
    A12                  OBUF (Prop_OUTBUF_HDIOB_M_I_O)
                                                      3.200    11.569 r  SCLK_RHS_OBUF_inst/O
                         net (fo=0)                   0.000    11.569    SCLK_RHS
    A12                                                               r  SCLK_RHS (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 cable_delay_tester_i/rhs_spi_master_0/inst/MOSI_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_39M_cable_delay_tester_clk_wiz_0_0  {rise@0.000ns fall@12.816ns period=25.632ns})
  Destination:            MOSI_RHS
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        5.619ns  (logic 3.311ns (58.926%)  route 2.308ns (41.074%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.345ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.167ns
    Phase Error              (PE):    0.258ns
  Clock Net Delay (Source):      2.638ns (routing 1.591ns, distribution 1.047ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_39M_cable_delay_tester_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFG_PS_X0Y77        BUFG_PS                      0.000     0.000 r  cable_delay_tester_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=5884, routed)        2.732     2.732    cable_delay_tester_i/clk_wiz_0/inst/clk_in1
    MMCM_X0Y3            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT1)
                                                     -0.103     2.629 r  cable_delay_tester_i/clk_wiz_0/inst/mmcme4_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.356     2.985    cable_delay_tester_i/clk_wiz_0/inst/clk_39M_cable_delay_tester_clk_wiz_0_0
    BUFGCE_X0Y89         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.044     3.029 r  cable_delay_tester_i/clk_wiz_0/inst/clkout2_buf/O
    X1Y0 (CLOCK_ROOT)    net (fo=1669, routed)        2.638     5.667    cable_delay_tester_i/rhs_spi_master_0/inst/clk
    SLICE_X30Y47         FDRE                                         r  cable_delay_tester_i/rhs_spi_master_0/inst/MOSI_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X30Y47         FDRE (Prop_HFF_SLICEL_C_Q)
                                                      0.113     5.780 r  cable_delay_tester_i/rhs_spi_master_0/inst/MOSI_reg/Q
                         net (fo=4, routed)           2.308     8.088    MOSI_RHS_OBUF
    G10                  OBUF (Prop_OUTBUF_HDIOB_S_I_O)
                                                      3.198    11.286 r  MOSI_RHS_OBUF_inst/O
                         net (fo=0)                   0.000    11.286    MOSI_RHS
    G10                                                               r  MOSI_RHS (OUT)
  -------------------------------------------------------------------    -------------------





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 cable_delay_tester_i/rhs_spi_master_0/inst/MOSI_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_39M_cable_delay_tester_clk_wiz_0_0  {rise@0.000ns fall@12.816ns period=25.632ns})
  Destination:            MOSI_RHS
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.702ns  (logic 1.810ns (66.980%)  route 0.892ns (33.020%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.345ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.167ns
    Phase Error              (PE):    0.258ns
  Clock Net Delay (Source):      1.446ns (routing 0.879ns, distribution 0.567ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_39M_cable_delay_tester_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFG_PS_X0Y77        BUFG_PS                      0.000     0.000 r  cable_delay_tester_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=5884, routed)        1.513     1.513    cable_delay_tester_i/clk_wiz_0/inst/clk_in1
    MMCM_X0Y3            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT1)
                                                      0.566     2.079 r  cable_delay_tester_i/clk_wiz_0/inst/mmcme4_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.183     2.262    cable_delay_tester_i/clk_wiz_0/inst/clk_39M_cable_delay_tester_clk_wiz_0_0
    BUFGCE_X0Y89         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.023     2.285 r  cable_delay_tester_i/clk_wiz_0/inst/clkout2_buf/O
    X1Y0 (CLOCK_ROOT)    net (fo=1669, routed)        1.446     3.731    cable_delay_tester_i/rhs_spi_master_0/inst/clk
    SLICE_X30Y47         FDRE                                         r  cable_delay_tester_i/rhs_spi_master_0/inst/MOSI_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X30Y47         FDRE (Prop_HFF_SLICEL_C_Q)
                                                      0.084     3.815 r  cable_delay_tester_i/rhs_spi_master_0/inst/MOSI_reg/Q
                         net (fo=4, routed)           0.892     4.707    MOSI_RHS_OBUF
    G10                  OBUF (Prop_OUTBUF_HDIOB_S_I_O)
                                                      1.726     6.433 r  MOSI_RHS_OBUF_inst/O
                         net (fo=0)                   0.000     6.433    MOSI_RHS
    G10                                                               r  MOSI_RHS (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 cable_delay_tester_i/rhs_spi_master_0/inst/ClockDivideByEight/clock_out_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_39M_cable_delay_tester_clk_wiz_0_0  {rise@0.000ns fall@12.816ns period=25.632ns})
  Destination:            SCLK_RHS
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.845ns  (logic 1.811ns (63.643%)  route 1.034ns (36.357%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.345ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.167ns
    Phase Error              (PE):    0.258ns
  Clock Net Delay (Source):      1.452ns (routing 0.879ns, distribution 0.573ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_39M_cable_delay_tester_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFG_PS_X0Y77        BUFG_PS                      0.000     0.000 r  cable_delay_tester_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=5884, routed)        1.513     1.513    cable_delay_tester_i/clk_wiz_0/inst/clk_in1
    MMCM_X0Y3            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT1)
                                                      0.566     2.079 r  cable_delay_tester_i/clk_wiz_0/inst/mmcme4_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.183     2.262    cable_delay_tester_i/clk_wiz_0/inst/clk_39M_cable_delay_tester_clk_wiz_0_0
    BUFGCE_X0Y89         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.023     2.285 r  cable_delay_tester_i/clk_wiz_0/inst/clkout2_buf/O
    X1Y0 (CLOCK_ROOT)    net (fo=1669, routed)        1.452     3.737    cable_delay_tester_i/rhs_spi_master_0/inst/ClockDivideByEight/clk
    SLICE_X31Y52         FDRE                                         r  cable_delay_tester_i/rhs_spi_master_0/inst/ClockDivideByEight/clock_out_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X31Y52         FDRE (Prop_DFF_SLICEM_C_Q)
                                                      0.083     3.820 r  cable_delay_tester_i/rhs_spi_master_0/inst/ClockDivideByEight/clock_out_reg/Q
                         net (fo=3, routed)           1.034     4.854    SCLK_RHS_OBUF
    A12                  OBUF (Prop_OUTBUF_HDIOB_M_I_O)
                                                      1.728     6.581 r  SCLK_RHS_OBUF_inst/O
                         net (fo=0)                   0.000     6.581    SCLK_RHS
    A12                                                               r  SCLK_RHS (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 cable_delay_tester_i/rhs_spi_master_0/inst/CS_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_39M_cable_delay_tester_clk_wiz_0_0  {rise@0.000ns fall@12.816ns period=25.632ns})
  Destination:            CS_RHS
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.879ns  (logic 1.814ns (63.020%)  route 1.065ns (36.980%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.345ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.167ns
    Phase Error              (PE):    0.258ns
  Clock Net Delay (Source):      1.452ns (routing 0.879ns, distribution 0.573ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_39M_cable_delay_tester_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFG_PS_X0Y77        BUFG_PS                      0.000     0.000 r  cable_delay_tester_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=5884, routed)        1.513     1.513    cable_delay_tester_i/clk_wiz_0/inst/clk_in1
    MMCM_X0Y3            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT1)
                                                      0.566     2.079 r  cable_delay_tester_i/clk_wiz_0/inst/mmcme4_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.183     2.262    cable_delay_tester_i/clk_wiz_0/inst/clk_39M_cable_delay_tester_clk_wiz_0_0
    BUFGCE_X0Y89         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.023     2.285 r  cable_delay_tester_i/clk_wiz_0/inst/clkout2_buf/O
    X1Y0 (CLOCK_ROOT)    net (fo=1669, routed)        1.452     3.737    cable_delay_tester_i/rhs_spi_master_0/inst/clk
    SLICE_X31Y52         FDRE                                         r  cable_delay_tester_i/rhs_spi_master_0/inst/CS_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X31Y52         FDRE (Prop_AFF_SLICEM_C_Q)
                                                      0.082     3.819 r  cable_delay_tester_i/rhs_spi_master_0/inst/CS_reg/Q
                         net (fo=4, routed)           1.065     4.883    CS_RHS_OBUF
    A10                  OBUF (Prop_OUTBUF_HDIOB_S_I_O)
                                                      1.732     6.615 r  CS_RHS_OBUF_inst/O
                         net (fo=0)                   0.000     6.615    CS_RHS
    A10                                                               r  CS_RHS (OUT)
  -------------------------------------------------------------------    -------------------





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  
  To Clock:  clk_18M_cable_delay_tester_clk_wiz_0_0

Max Delay            32 Endpoints
Min Delay            32 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 MISO_RHD
                            (input port)
  Destination:            cable_delay_tester_i/rhd_spi_master_0/inst/a_data_out_reg[14]/D
                            (rising edge-triggered cell FDRE clocked by clk_18M_cable_delay_tester_clk_wiz_0_0  {rise@0.000ns fall@27.782ns period=55.565ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        5.146ns  (logic 1.616ns (31.406%)  route 3.530ns (68.594%))
  Logic Levels:           4  (IBUFCTRL=1 INBUF=1 LUT3=1 LUT6=1)
  Clock Path Skew:        5.916ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.916ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.359ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.196ns
    Phase Error              (PE):    0.258ns
  Clock Net Delay (Destination): 2.344ns (routing 1.363ns, distribution 0.981ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    K13                                               0.000     0.000 r  MISO_RHD (IN)
                         net (fo=0)                   0.000     0.000    MISO_RHD_IBUF_inst/I
    K13                  INBUF (Prop_INBUF_HDIOB_M_PAD_O)
                                                      1.258     1.258 r  MISO_RHD_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     1.258    MISO_RHD_IBUF_inst/OUT
    K13                  IBUFCTRL (Prop_IBUFCTRL_HDIOB_M_I_O)
                                                      0.000     1.258 r  MISO_RHD_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=3, routed)           2.444     3.702    cable_delay_tester_i/rhd_spi_master_0/inst/MISO
    SLICE_X31Y61         LUT3 (Prop_D5LUT_SLICEM_I0_O)
                                                      0.220     3.922 r  cable_delay_tester_i/rhd_spi_master_0/inst/a_data_out[15]_i_2/O
                         net (fo=32, routed)          1.006     4.928    cable_delay_tester_i/rhd_spi_master_0/inst/a_data_out[15]_i_2_n_0
    SLICE_X29Y76         LUT6 (Prop_H6LUT_SLICEM_I0_O)
                                                      0.138     5.066 r  cable_delay_tester_i/rhd_spi_master_0/inst/a_data_out[14]_i_1/O
                         net (fo=1, routed)           0.080     5.146    cable_delay_tester_i/rhd_spi_master_0/inst/a_data_out[14]_i_1_n_0
    SLICE_X29Y76         FDRE                                         r  cable_delay_tester_i/rhd_spi_master_0/inst/a_data_out_reg[14]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_18M_cable_delay_tester_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFG_PS_X0Y77        BUFG_PS                      0.000     0.000 r  cable_delay_tester_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=5884, routed)        2.487     2.487    cable_delay_tester_i/clk_wiz_0/inst/clk_in1
    MMCM_X0Y3            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                      0.739     3.226 r  cable_delay_tester_i/clk_wiz_0/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.307     3.533    cable_delay_tester_i/clk_wiz_0/inst/clk_18M_cable_delay_tester_clk_wiz_0_0
    BUFGCE_X0Y76         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.039     3.572 r  cable_delay_tester_i/clk_wiz_0/inst/clkout1_buf/O
    X1Y0 (CLOCK_ROOT)    net (fo=132, routed)         2.344     5.916    cable_delay_tester_i/rhd_spi_master_0/inst/clk
    SLICE_X29Y76         FDRE                                         r  cable_delay_tester_i/rhd_spi_master_0/inst/a_data_out_reg[14]/C

Slack:                    inf
  Source:                 MISO_RHD
                            (input port)
  Destination:            cable_delay_tester_i/rhd_spi_master_0/inst/a_data_out_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_18M_cable_delay_tester_clk_wiz_0_0  {rise@0.000ns fall@27.782ns period=55.565ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        5.111ns  (logic 1.629ns (31.873%)  route 3.482ns (68.127%))
  Logic Levels:           4  (IBUFCTRL=1 INBUF=1 LUT3=1 LUT6=1)
  Clock Path Skew:        5.907ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.907ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.359ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.196ns
    Phase Error              (PE):    0.258ns
  Clock Net Delay (Destination): 2.335ns (routing 1.363ns, distribution 0.972ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    K13                                               0.000     0.000 r  MISO_RHD (IN)
                         net (fo=0)                   0.000     0.000    MISO_RHD_IBUF_inst/I
    K13                  INBUF (Prop_INBUF_HDIOB_M_PAD_O)
                                                      1.258     1.258 r  MISO_RHD_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     1.258    MISO_RHD_IBUF_inst/OUT
    K13                  IBUFCTRL (Prop_IBUFCTRL_HDIOB_M_I_O)
                                                      0.000     1.258 r  MISO_RHD_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=3, routed)           2.444     3.702    cable_delay_tester_i/rhd_spi_master_0/inst/MISO
    SLICE_X31Y61         LUT3 (Prop_D5LUT_SLICEM_I0_O)
                                                      0.220     3.922 r  cable_delay_tester_i/rhd_spi_master_0/inst/a_data_out[15]_i_2/O
                         net (fo=32, routed)          0.942     4.864    cable_delay_tester_i/rhd_spi_master_0/inst/a_data_out[15]_i_2_n_0
    SLICE_X28Y76         LUT6 (Prop_D6LUT_SLICEM_I0_O)
                                                      0.151     5.015 r  cable_delay_tester_i/rhd_spi_master_0/inst/a_data_out[0]_i_1/O
                         net (fo=1, routed)           0.096     5.111    cable_delay_tester_i/rhd_spi_master_0/inst/a_data_out[0]_i_1_n_0
    SLICE_X28Y76         FDRE                                         r  cable_delay_tester_i/rhd_spi_master_0/inst/a_data_out_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_18M_cable_delay_tester_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFG_PS_X0Y77        BUFG_PS                      0.000     0.000 r  cable_delay_tester_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=5884, routed)        2.487     2.487    cable_delay_tester_i/clk_wiz_0/inst/clk_in1
    MMCM_X0Y3            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                      0.739     3.226 r  cable_delay_tester_i/clk_wiz_0/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.307     3.533    cable_delay_tester_i/clk_wiz_0/inst/clk_18M_cable_delay_tester_clk_wiz_0_0
    BUFGCE_X0Y76         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.039     3.572 r  cable_delay_tester_i/clk_wiz_0/inst/clkout1_buf/O
    X1Y0 (CLOCK_ROOT)    net (fo=132, routed)         2.335     5.907    cable_delay_tester_i/rhd_spi_master_0/inst/clk
    SLICE_X28Y76         FDRE                                         r  cable_delay_tester_i/rhd_spi_master_0/inst/a_data_out_reg[0]/C

Slack:                    inf
  Source:                 MISO_RHD
                            (input port)
  Destination:            cable_delay_tester_i/rhd_spi_master_0/inst/a_data_out_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clk_18M_cable_delay_tester_clk_wiz_0_0  {rise@0.000ns fall@27.782ns period=55.565ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        5.107ns  (logic 1.627ns (31.859%)  route 3.480ns (68.141%))
  Logic Levels:           4  (IBUFCTRL=1 INBUF=1 LUT3=1 LUT6=1)
  Clock Path Skew:        5.907ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.907ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.359ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.196ns
    Phase Error              (PE):    0.258ns
  Clock Net Delay (Destination): 2.335ns (routing 1.363ns, distribution 0.972ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    K13                                               0.000     0.000 r  MISO_RHD (IN)
                         net (fo=0)                   0.000     0.000    MISO_RHD_IBUF_inst/I
    K13                  INBUF (Prop_INBUF_HDIOB_M_PAD_O)
                                                      1.258     1.258 r  MISO_RHD_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     1.258    MISO_RHD_IBUF_inst/OUT
    K13                  IBUFCTRL (Prop_IBUFCTRL_HDIOB_M_I_O)
                                                      0.000     1.258 r  MISO_RHD_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=3, routed)           2.444     3.702    cable_delay_tester_i/rhd_spi_master_0/inst/MISO
    SLICE_X31Y61         LUT3 (Prop_D5LUT_SLICEM_I0_O)
                                                      0.220     3.922 r  cable_delay_tester_i/rhd_spi_master_0/inst/a_data_out[15]_i_2/O
                         net (fo=32, routed)          0.941     4.863    cable_delay_tester_i/rhd_spi_master_0/inst/a_data_out[15]_i_2_n_0
    SLICE_X28Y76         LUT6 (Prop_C6LUT_SLICEM_I0_O)
                                                      0.149     5.012 r  cable_delay_tester_i/rhd_spi_master_0/inst/a_data_out[1]_i_1/O
                         net (fo=1, routed)           0.095     5.107    cable_delay_tester_i/rhd_spi_master_0/inst/a_data_out[1]_i_1_n_0
    SLICE_X28Y76         FDRE                                         r  cable_delay_tester_i/rhd_spi_master_0/inst/a_data_out_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_18M_cable_delay_tester_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFG_PS_X0Y77        BUFG_PS                      0.000     0.000 r  cable_delay_tester_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=5884, routed)        2.487     2.487    cable_delay_tester_i/clk_wiz_0/inst/clk_in1
    MMCM_X0Y3            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                      0.739     3.226 r  cable_delay_tester_i/clk_wiz_0/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.307     3.533    cable_delay_tester_i/clk_wiz_0/inst/clk_18M_cable_delay_tester_clk_wiz_0_0
    BUFGCE_X0Y76         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.039     3.572 r  cable_delay_tester_i/clk_wiz_0/inst/clkout1_buf/O
    X1Y0 (CLOCK_ROOT)    net (fo=132, routed)         2.335     5.907    cable_delay_tester_i/rhd_spi_master_0/inst/clk
    SLICE_X28Y76         FDRE                                         r  cable_delay_tester_i/rhd_spi_master_0/inst/a_data_out_reg[1]/C

Slack:                    inf
  Source:                 MISO_RHD
                            (input port)
  Destination:            cable_delay_tester_i/rhd_spi_master_0/inst/b_data_out_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_18M_cable_delay_tester_clk_wiz_0_0  {rise@0.000ns fall@27.782ns period=55.565ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        5.075ns  (logic 1.534ns (30.229%)  route 3.541ns (69.771%))
  Logic Levels:           4  (IBUFCTRL=1 INBUF=1 LUT3=1 LUT6=1)
  Clock Path Skew:        5.916ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.916ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.359ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.196ns
    Phase Error              (PE):    0.258ns
  Clock Net Delay (Destination): 2.344ns (routing 1.363ns, distribution 0.981ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    K13                                               0.000     0.000 r  MISO_RHD (IN)
                         net (fo=0)                   0.000     0.000    MISO_RHD_IBUF_inst/I
    K13                  INBUF (Prop_INBUF_HDIOB_M_PAD_O)
                                                      1.258     1.258 r  MISO_RHD_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     1.258    MISO_RHD_IBUF_inst/OUT
    K13                  IBUFCTRL (Prop_IBUFCTRL_HDIOB_M_I_O)
                                                      0.000     1.258 r  MISO_RHD_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=3, routed)           2.444     3.702    cable_delay_tester_i/rhd_spi_master_0/inst/MISO
    SLICE_X31Y61         LUT3 (Prop_D5LUT_SLICEM_I0_O)
                                                      0.220     3.922 r  cable_delay_tester_i/rhd_spi_master_0/inst/a_data_out[15]_i_2/O
                         net (fo=32, routed)          1.002     4.924    cable_delay_tester_i/rhd_spi_master_0/inst/a_data_out[15]_i_2_n_0
    SLICE_X29Y76         LUT6 (Prop_F6LUT_SLICEM_I0_O)
                                                      0.056     4.980 r  cable_delay_tester_i/rhd_spi_master_0/inst/b_data_out[0]_i_1/O
                         net (fo=1, routed)           0.095     5.075    cable_delay_tester_i/rhd_spi_master_0/inst/b_data_out[0]_i_1_n_0
    SLICE_X29Y76         FDRE                                         r  cable_delay_tester_i/rhd_spi_master_0/inst/b_data_out_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_18M_cable_delay_tester_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFG_PS_X0Y77        BUFG_PS                      0.000     0.000 r  cable_delay_tester_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=5884, routed)        2.487     2.487    cable_delay_tester_i/clk_wiz_0/inst/clk_in1
    MMCM_X0Y3            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                      0.739     3.226 r  cable_delay_tester_i/clk_wiz_0/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.307     3.533    cable_delay_tester_i/clk_wiz_0/inst/clk_18M_cable_delay_tester_clk_wiz_0_0
    BUFGCE_X0Y76         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.039     3.572 r  cable_delay_tester_i/clk_wiz_0/inst/clkout1_buf/O
    X1Y0 (CLOCK_ROOT)    net (fo=132, routed)         2.344     5.916    cable_delay_tester_i/rhd_spi_master_0/inst/clk
    SLICE_X29Y76         FDRE                                         r  cable_delay_tester_i/rhd_spi_master_0/inst/b_data_out_reg[0]/C

Slack:                    inf
  Source:                 MISO_RHD
                            (input port)
  Destination:            cable_delay_tester_i/rhd_spi_master_0/inst/b_data_out_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clk_18M_cable_delay_tester_clk_wiz_0_0  {rise@0.000ns fall@27.782ns period=55.565ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        5.056ns  (logic 1.535ns (30.363%)  route 3.521ns (69.637%))
  Logic Levels:           4  (IBUFCTRL=1 INBUF=1 LUT3=1 LUT6=1)
  Clock Path Skew:        5.916ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.916ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.359ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.196ns
    Phase Error              (PE):    0.258ns
  Clock Net Delay (Destination): 2.344ns (routing 1.363ns, distribution 0.981ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    K13                                               0.000     0.000 r  MISO_RHD (IN)
                         net (fo=0)                   0.000     0.000    MISO_RHD_IBUF_inst/I
    K13                  INBUF (Prop_INBUF_HDIOB_M_PAD_O)
                                                      1.258     1.258 r  MISO_RHD_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     1.258    MISO_RHD_IBUF_inst/OUT
    K13                  IBUFCTRL (Prop_IBUFCTRL_HDIOB_M_I_O)
                                                      0.000     1.258 r  MISO_RHD_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=3, routed)           2.444     3.702    cable_delay_tester_i/rhd_spi_master_0/inst/MISO
    SLICE_X31Y61         LUT3 (Prop_D5LUT_SLICEM_I0_O)
                                                      0.220     3.922 r  cable_delay_tester_i/rhd_spi_master_0/inst/a_data_out[15]_i_2/O
                         net (fo=32, routed)          1.002     4.924    cable_delay_tester_i/rhd_spi_master_0/inst/a_data_out[15]_i_2_n_0
    SLICE_X29Y76         LUT6 (Prop_E6LUT_SLICEM_I0_O)
                                                      0.057     4.981 r  cable_delay_tester_i/rhd_spi_master_0/inst/b_data_out[1]_i_1/O
                         net (fo=1, routed)           0.075     5.056    cable_delay_tester_i/rhd_spi_master_0/inst/b_data_out[1]_i_1_n_0
    SLICE_X29Y76         FDRE                                         r  cable_delay_tester_i/rhd_spi_master_0/inst/b_data_out_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_18M_cable_delay_tester_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFG_PS_X0Y77        BUFG_PS                      0.000     0.000 r  cable_delay_tester_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=5884, routed)        2.487     2.487    cable_delay_tester_i/clk_wiz_0/inst/clk_in1
    MMCM_X0Y3            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                      0.739     3.226 r  cable_delay_tester_i/clk_wiz_0/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.307     3.533    cable_delay_tester_i/clk_wiz_0/inst/clk_18M_cable_delay_tester_clk_wiz_0_0
    BUFGCE_X0Y76         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.039     3.572 r  cable_delay_tester_i/clk_wiz_0/inst/clkout1_buf/O
    X1Y0 (CLOCK_ROOT)    net (fo=132, routed)         2.344     5.916    cable_delay_tester_i/rhd_spi_master_0/inst/clk
    SLICE_X29Y76         FDRE                                         r  cable_delay_tester_i/rhd_spi_master_0/inst/b_data_out_reg[1]/C

Slack:                    inf
  Source:                 MISO_RHD
                            (input port)
  Destination:            cable_delay_tester_i/rhd_spi_master_0/inst/a_data_out_reg[6]/D
                            (rising edge-triggered cell FDRE clocked by clk_18M_cable_delay_tester_clk_wiz_0_0  {rise@0.000ns fall@27.782ns period=55.565ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        4.907ns  (logic 1.666ns (33.954%)  route 3.241ns (66.046%))
  Logic Levels:           4  (IBUFCTRL=1 INBUF=1 LUT3=1 LUT6=1)
  Clock Path Skew:        5.921ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.921ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.359ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.196ns
    Phase Error              (PE):    0.258ns
  Clock Net Delay (Destination): 2.349ns (routing 1.363ns, distribution 0.986ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    K13                                               0.000     0.000 r  MISO_RHD (IN)
                         net (fo=0)                   0.000     0.000    MISO_RHD_IBUF_inst/I
    K13                  INBUF (Prop_INBUF_HDIOB_M_PAD_O)
                                                      1.258     1.258 r  MISO_RHD_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     1.258    MISO_RHD_IBUF_inst/OUT
    K13                  IBUFCTRL (Prop_IBUFCTRL_HDIOB_M_I_O)
                                                      0.000     1.258 r  MISO_RHD_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=3, routed)           2.444     3.702    cable_delay_tester_i/rhd_spi_master_0/inst/MISO
    SLICE_X31Y61         LUT3 (Prop_D5LUT_SLICEM_I0_O)
                                                      0.220     3.922 r  cable_delay_tester_i/rhd_spi_master_0/inst/a_data_out[15]_i_2/O
                         net (fo=32, routed)          0.730     4.652    cable_delay_tester_i/rhd_spi_master_0/inst/a_data_out[15]_i_2_n_0
    SLICE_X30Y71         LUT6 (Prop_A6LUT_SLICEL_I0_O)
                                                      0.188     4.840 r  cable_delay_tester_i/rhd_spi_master_0/inst/a_data_out[6]_i_1/O
                         net (fo=1, routed)           0.067     4.907    cable_delay_tester_i/rhd_spi_master_0/inst/a_data_out[6]_i_1_n_0
    SLICE_X30Y71         FDRE                                         r  cable_delay_tester_i/rhd_spi_master_0/inst/a_data_out_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_18M_cable_delay_tester_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFG_PS_X0Y77        BUFG_PS                      0.000     0.000 r  cable_delay_tester_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=5884, routed)        2.487     2.487    cable_delay_tester_i/clk_wiz_0/inst/clk_in1
    MMCM_X0Y3            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                      0.739     3.226 r  cable_delay_tester_i/clk_wiz_0/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.307     3.533    cable_delay_tester_i/clk_wiz_0/inst/clk_18M_cable_delay_tester_clk_wiz_0_0
    BUFGCE_X0Y76         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.039     3.572 r  cable_delay_tester_i/clk_wiz_0/inst/clkout1_buf/O
    X1Y0 (CLOCK_ROOT)    net (fo=132, routed)         2.349     5.921    cable_delay_tester_i/rhd_spi_master_0/inst/clk
    SLICE_X30Y71         FDRE                                         r  cable_delay_tester_i/rhd_spi_master_0/inst/a_data_out_reg[6]/C

Slack:                    inf
  Source:                 MISO_RHD
                            (input port)
  Destination:            cable_delay_tester_i/rhd_spi_master_0/inst/b_data_out_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by clk_18M_cable_delay_tester_clk_wiz_0_0  {rise@0.000ns fall@27.782ns period=55.565ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        4.883ns  (logic 1.666ns (34.123%)  route 3.217ns (65.877%))
  Logic Levels:           4  (IBUFCTRL=1 INBUF=1 LUT3=1 LUT6=1)
  Clock Path Skew:        5.915ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.915ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.359ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.196ns
    Phase Error              (PE):    0.258ns
  Clock Net Delay (Destination): 2.343ns (routing 1.363ns, distribution 0.980ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    K13                                               0.000     0.000 r  MISO_RHD (IN)
                         net (fo=0)                   0.000     0.000    MISO_RHD_IBUF_inst/I
    K13                  INBUF (Prop_INBUF_HDIOB_M_PAD_O)
                                                      1.258     1.258 r  MISO_RHD_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     1.258    MISO_RHD_IBUF_inst/OUT
    K13                  IBUFCTRL (Prop_IBUFCTRL_HDIOB_M_I_O)
                                                      0.000     1.258 r  MISO_RHD_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=3, routed)           2.444     3.702    cable_delay_tester_i/rhd_spi_master_0/inst/MISO
    SLICE_X31Y61         LUT3 (Prop_D5LUT_SLICEM_I0_O)
                                                      0.220     3.922 r  cable_delay_tester_i/rhd_spi_master_0/inst/a_data_out[15]_i_2/O
                         net (fo=32, routed)          0.706     4.628    cable_delay_tester_i/rhd_spi_master_0/inst/a_data_out[15]_i_2_n_0
    SLICE_X30Y70         LUT6 (Prop_A6LUT_SLICEL_I0_O)
                                                      0.188     4.816 r  cable_delay_tester_i/rhd_spi_master_0/inst/b_data_out[3]_i_1/O
                         net (fo=1, routed)           0.067     4.883    cable_delay_tester_i/rhd_spi_master_0/inst/b_data_out[3]_i_1_n_0
    SLICE_X30Y70         FDRE                                         r  cable_delay_tester_i/rhd_spi_master_0/inst/b_data_out_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_18M_cable_delay_tester_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFG_PS_X0Y77        BUFG_PS                      0.000     0.000 r  cable_delay_tester_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=5884, routed)        2.487     2.487    cable_delay_tester_i/clk_wiz_0/inst/clk_in1
    MMCM_X0Y3            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                      0.739     3.226 r  cable_delay_tester_i/clk_wiz_0/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.307     3.533    cable_delay_tester_i/clk_wiz_0/inst/clk_18M_cable_delay_tester_clk_wiz_0_0
    BUFGCE_X0Y76         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.039     3.572 r  cable_delay_tester_i/clk_wiz_0/inst/clkout1_buf/O
    X1Y0 (CLOCK_ROOT)    net (fo=132, routed)         2.343     5.915    cable_delay_tester_i/rhd_spi_master_0/inst/clk
    SLICE_X30Y70         FDRE                                         r  cable_delay_tester_i/rhd_spi_master_0/inst/b_data_out_reg[3]/C

Slack:                    inf
  Source:                 MISO_RHD
                            (input port)
  Destination:            cable_delay_tester_i/rhd_spi_master_0/inst/b_data_out_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by clk_18M_cable_delay_tester_clk_wiz_0_0  {rise@0.000ns fall@27.782ns period=55.565ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        4.866ns  (logic 1.698ns (34.896%)  route 3.168ns (65.104%))
  Logic Levels:           4  (IBUFCTRL=1 INBUF=1 LUT3=1 LUT6=1)
  Clock Path Skew:        5.919ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.919ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.359ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.196ns
    Phase Error              (PE):    0.258ns
  Clock Net Delay (Destination): 2.347ns (routing 1.363ns, distribution 0.984ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    K13                                               0.000     0.000 r  MISO_RHD (IN)
                         net (fo=0)                   0.000     0.000    MISO_RHD_IBUF_inst/I
    K13                  INBUF (Prop_INBUF_HDIOB_M_PAD_O)
                                                      1.258     1.258 r  MISO_RHD_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     1.258    MISO_RHD_IBUF_inst/OUT
    K13                  IBUFCTRL (Prop_IBUFCTRL_HDIOB_M_I_O)
                                                      0.000     1.258 r  MISO_RHD_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=3, routed)           2.444     3.702    cable_delay_tester_i/rhd_spi_master_0/inst/MISO
    SLICE_X31Y61         LUT3 (Prop_D5LUT_SLICEM_I0_O)
                                                      0.220     3.922 r  cable_delay_tester_i/rhd_spi_master_0/inst/a_data_out[15]_i_2/O
                         net (fo=32, routed)          0.628     4.550    cable_delay_tester_i/rhd_spi_master_0/inst/a_data_out[15]_i_2_n_0
    SLICE_X29Y70         LUT6 (Prop_D6LUT_SLICEM_I0_O)
                                                      0.220     4.770 r  cable_delay_tester_i/rhd_spi_master_0/inst/b_data_out[2]_i_1/O
                         net (fo=1, routed)           0.096     4.866    cable_delay_tester_i/rhd_spi_master_0/inst/b_data_out[2]_i_1_n_0
    SLICE_X29Y70         FDRE                                         r  cable_delay_tester_i/rhd_spi_master_0/inst/b_data_out_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_18M_cable_delay_tester_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFG_PS_X0Y77        BUFG_PS                      0.000     0.000 r  cable_delay_tester_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=5884, routed)        2.487     2.487    cable_delay_tester_i/clk_wiz_0/inst/clk_in1
    MMCM_X0Y3            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                      0.739     3.226 r  cable_delay_tester_i/clk_wiz_0/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.307     3.533    cable_delay_tester_i/clk_wiz_0/inst/clk_18M_cable_delay_tester_clk_wiz_0_0
    BUFGCE_X0Y76         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.039     3.572 r  cable_delay_tester_i/clk_wiz_0/inst/clkout1_buf/O
    X1Y0 (CLOCK_ROOT)    net (fo=132, routed)         2.347     5.919    cable_delay_tester_i/rhd_spi_master_0/inst/clk
    SLICE_X29Y70         FDRE                                         r  cable_delay_tester_i/rhd_spi_master_0/inst/b_data_out_reg[2]/C

Slack:                    inf
  Source:                 MISO_RHD
                            (input port)
  Destination:            cable_delay_tester_i/rhd_spi_master_0/inst/b_data_out_reg[15]/D
                            (rising edge-triggered cell FDRE clocked by clk_18M_cable_delay_tester_clk_wiz_0_0  {rise@0.000ns fall@27.782ns period=55.565ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        4.848ns  (logic 1.704ns (35.153%)  route 3.144ns (64.847%))
  Logic Levels:           4  (IBUFCTRL=1 INBUF=1 LUT3=1 LUT6=1)
  Clock Path Skew:        5.909ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.909ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.359ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.196ns
    Phase Error              (PE):    0.258ns
  Clock Net Delay (Destination): 2.337ns (routing 1.363ns, distribution 0.974ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    K13                                               0.000     0.000 r  MISO_RHD (IN)
                         net (fo=0)                   0.000     0.000    MISO_RHD_IBUF_inst/I
    K13                  INBUF (Prop_INBUF_HDIOB_M_PAD_O)
                                                      1.258     1.258 r  MISO_RHD_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     1.258    MISO_RHD_IBUF_inst/OUT
    K13                  IBUFCTRL (Prop_IBUFCTRL_HDIOB_M_I_O)
                                                      0.000     1.258 r  MISO_RHD_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=3, routed)           2.444     3.702    cable_delay_tester_i/rhd_spi_master_0/inst/MISO
    SLICE_X31Y61         LUT3 (Prop_D5LUT_SLICEM_I0_O)
                                                      0.220     3.922 r  cable_delay_tester_i/rhd_spi_master_0/inst/a_data_out[15]_i_2/O
                         net (fo=32, routed)          0.634     4.556    cable_delay_tester_i/rhd_spi_master_0/inst/a_data_out[15]_i_2_n_0
    SLICE_X30Y75         LUT6 (Prop_G6LUT_SLICEL_I0_O)
                                                      0.226     4.782 r  cable_delay_tester_i/rhd_spi_master_0/inst/b_data_out[15]_i_1/O
                         net (fo=1, routed)           0.066     4.848    cable_delay_tester_i/rhd_spi_master_0/inst/b_data_out[15]_i_1_n_0
    SLICE_X30Y75         FDRE                                         r  cable_delay_tester_i/rhd_spi_master_0/inst/b_data_out_reg[15]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_18M_cable_delay_tester_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFG_PS_X0Y77        BUFG_PS                      0.000     0.000 r  cable_delay_tester_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=5884, routed)        2.487     2.487    cable_delay_tester_i/clk_wiz_0/inst/clk_in1
    MMCM_X0Y3            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                      0.739     3.226 r  cable_delay_tester_i/clk_wiz_0/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.307     3.533    cable_delay_tester_i/clk_wiz_0/inst/clk_18M_cable_delay_tester_clk_wiz_0_0
    BUFGCE_X0Y76         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.039     3.572 r  cable_delay_tester_i/clk_wiz_0/inst/clkout1_buf/O
    X1Y0 (CLOCK_ROOT)    net (fo=132, routed)         2.337     5.909    cable_delay_tester_i/rhd_spi_master_0/inst/clk
    SLICE_X30Y75         FDRE                                         r  cable_delay_tester_i/rhd_spi_master_0/inst/b_data_out_reg[15]/C

Slack:                    inf
  Source:                 MISO_RHD
                            (input port)
  Destination:            cable_delay_tester_i/rhd_spi_master_0/inst/a_data_out_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by clk_18M_cable_delay_tester_clk_wiz_0_0  {rise@0.000ns fall@27.782ns period=55.565ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        4.825ns  (logic 1.666ns (34.533%)  route 3.159ns (65.467%))
  Logic Levels:           4  (IBUFCTRL=1 INBUF=1 LUT3=1 LUT6=1)
  Clock Path Skew:        5.910ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.910ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.359ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.196ns
    Phase Error              (PE):    0.258ns
  Clock Net Delay (Destination): 2.338ns (routing 1.363ns, distribution 0.975ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    K13                                               0.000     0.000 r  MISO_RHD (IN)
                         net (fo=0)                   0.000     0.000    MISO_RHD_IBUF_inst/I
    K13                  INBUF (Prop_INBUF_HDIOB_M_PAD_O)
                                                      1.258     1.258 r  MISO_RHD_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     1.258    MISO_RHD_IBUF_inst/OUT
    K13                  IBUFCTRL (Prop_IBUFCTRL_HDIOB_M_I_O)
                                                      0.000     1.258 r  MISO_RHD_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=3, routed)           2.444     3.702    cable_delay_tester_i/rhd_spi_master_0/inst/MISO
    SLICE_X31Y61         LUT3 (Prop_D5LUT_SLICEM_I0_O)
                                                      0.220     3.922 r  cable_delay_tester_i/rhd_spi_master_0/inst/a_data_out[15]_i_2/O
                         net (fo=32, routed)          0.645     4.567    cable_delay_tester_i/rhd_spi_master_0/inst/a_data_out[15]_i_2_n_0
    SLICE_X30Y74         LUT6 (Prop_H6LUT_SLICEL_I0_O)
                                                      0.188     4.755 r  cable_delay_tester_i/rhd_spi_master_0/inst/a_data_out[4]_i_1/O
                         net (fo=1, routed)           0.070     4.825    cable_delay_tester_i/rhd_spi_master_0/inst/a_data_out[4]_i_1_n_0
    SLICE_X30Y74         FDRE                                         r  cable_delay_tester_i/rhd_spi_master_0/inst/a_data_out_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_18M_cable_delay_tester_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFG_PS_X0Y77        BUFG_PS                      0.000     0.000 r  cable_delay_tester_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=5884, routed)        2.487     2.487    cable_delay_tester_i/clk_wiz_0/inst/clk_in1
    MMCM_X0Y3            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                      0.739     3.226 r  cable_delay_tester_i/clk_wiz_0/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.307     3.533    cable_delay_tester_i/clk_wiz_0/inst/clk_18M_cable_delay_tester_clk_wiz_0_0
    BUFGCE_X0Y76         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.039     3.572 r  cable_delay_tester_i/clk_wiz_0/inst/clkout1_buf/O
    X1Y0 (CLOCK_ROOT)    net (fo=132, routed)         2.338     5.910    cable_delay_tester_i/rhd_spi_master_0/inst/clk
    SLICE_X30Y74         FDRE                                         r  cable_delay_tester_i/rhd_spi_master_0/inst/a_data_out_reg[4]/C





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 MISO_RHD
                            (input port)
  Destination:            cable_delay_tester_i/rhd_spi_master_0/inst/a_data_out_reg[10]/D
                            (rising edge-triggered cell FDRE clocked by clk_18M_cable_delay_tester_clk_wiz_0_0  {rise@0.000ns fall@27.782ns period=55.565ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        2.376ns  (logic 1.153ns (48.530%)  route 1.223ns (51.470%))
  Logic Levels:           4  (IBUFCTRL=1 INBUF=1 LUT3=1 LUT6=1)
  Clock Path Skew:        3.359ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.359ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Net Delay (Destination): 1.563ns (routing 0.896ns, distribution 0.667ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    K13                                               0.000     0.000 r  MISO_RHD (IN)
                         net (fo=0)                   0.000     0.000    MISO_RHD_IBUF_inst/I
    K13                  INBUF (Prop_INBUF_HDIOB_M_PAD_O)
                                                      1.065     1.065 r  MISO_RHD_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     1.065    MISO_RHD_IBUF_inst/OUT
    K13                  IBUFCTRL (Prop_IBUFCTRL_HDIOB_M_I_O)
                                                      0.000     1.065 r  MISO_RHD_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=3, routed)           1.045     2.110    cable_delay_tester_i/rhd_spi_master_0/inst/MISO
    SLICE_X31Y61         LUT3 (Prop_D5LUT_SLICEM_I0_O)
                                                      0.068     2.178 r  cable_delay_tester_i/rhd_spi_master_0/inst/a_data_out[15]_i_2/O
                         net (fo=32, routed)          0.160     2.338    cable_delay_tester_i/rhd_spi_master_0/inst/a_data_out[15]_i_2_n_0
    SLICE_X30Y76         LUT6 (Prop_G6LUT_SLICEL_I0_O)
                                                      0.020     2.358 r  cable_delay_tester_i/rhd_spi_master_0/inst/a_data_out[10]_i_1/O
                         net (fo=1, routed)           0.018     2.376    cable_delay_tester_i/rhd_spi_master_0/inst/a_data_out[10]_i_1_n_0
    SLICE_X30Y76         FDRE                                         r  cable_delay_tester_i/rhd_spi_master_0/inst/a_data_out_reg[10]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_18M_cable_delay_tester_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFG_PS_X0Y77        BUFG_PS                      0.000     0.000 r  cable_delay_tester_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=5884, routed)        1.645     1.645    cable_delay_tester_i/clk_wiz_0/inst/clk_in1
    MMCM_X0Y3            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                     -0.079     1.566 r  cable_delay_tester_i/clk_wiz_0/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.204     1.770    cable_delay_tester_i/clk_wiz_0/inst/clk_18M_cable_delay_tester_clk_wiz_0_0
    BUFGCE_X0Y76         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.026     1.796 r  cable_delay_tester_i/clk_wiz_0/inst/clkout1_buf/O
    X1Y0 (CLOCK_ROOT)    net (fo=132, routed)         1.563     3.359    cable_delay_tester_i/rhd_spi_master_0/inst/clk
    SLICE_X30Y76         FDRE                                         r  cable_delay_tester_i/rhd_spi_master_0/inst/a_data_out_reg[10]/C

Slack:                    inf
  Source:                 MISO_RHD
                            (input port)
  Destination:            cable_delay_tester_i/rhd_spi_master_0/inst/b_data_out_reg[8]/D
                            (rising edge-triggered cell FDRE clocked by clk_18M_cable_delay_tester_clk_wiz_0_0  {rise@0.000ns fall@27.782ns period=55.565ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        2.385ns  (logic 1.154ns (48.386%)  route 1.231ns (51.614%))
  Logic Levels:           4  (IBUFCTRL=1 INBUF=1 LUT3=1 LUT6=1)
  Clock Path Skew:        3.359ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.359ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Net Delay (Destination): 1.563ns (routing 0.896ns, distribution 0.667ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    K13                                               0.000     0.000 r  MISO_RHD (IN)
                         net (fo=0)                   0.000     0.000    MISO_RHD_IBUF_inst/I
    K13                  INBUF (Prop_INBUF_HDIOB_M_PAD_O)
                                                      1.065     1.065 r  MISO_RHD_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     1.065    MISO_RHD_IBUF_inst/OUT
    K13                  IBUFCTRL (Prop_IBUFCTRL_HDIOB_M_I_O)
                                                      0.000     1.065 r  MISO_RHD_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=3, routed)           1.045     2.110    cable_delay_tester_i/rhd_spi_master_0/inst/MISO
    SLICE_X31Y61         LUT3 (Prop_D5LUT_SLICEM_I0_O)
                                                      0.068     2.178 r  cable_delay_tester_i/rhd_spi_master_0/inst/a_data_out[15]_i_2/O
                         net (fo=32, routed)          0.163     2.341    cable_delay_tester_i/rhd_spi_master_0/inst/a_data_out[15]_i_2_n_0
    SLICE_X29Y76         LUT6 (Prop_G6LUT_SLICEM_I0_O)
                                                      0.021     2.362 r  cable_delay_tester_i/rhd_spi_master_0/inst/b_data_out[8]_i_1/O
                         net (fo=1, routed)           0.023     2.385    cable_delay_tester_i/rhd_spi_master_0/inst/b_data_out[8]_i_1_n_0
    SLICE_X29Y76         FDRE                                         r  cable_delay_tester_i/rhd_spi_master_0/inst/b_data_out_reg[8]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_18M_cable_delay_tester_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFG_PS_X0Y77        BUFG_PS                      0.000     0.000 r  cable_delay_tester_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=5884, routed)        1.645     1.645    cable_delay_tester_i/clk_wiz_0/inst/clk_in1
    MMCM_X0Y3            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                     -0.079     1.566 r  cable_delay_tester_i/clk_wiz_0/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.204     1.770    cable_delay_tester_i/clk_wiz_0/inst/clk_18M_cable_delay_tester_clk_wiz_0_0
    BUFGCE_X0Y76         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.026     1.796 r  cable_delay_tester_i/clk_wiz_0/inst/clkout1_buf/O
    X1Y0 (CLOCK_ROOT)    net (fo=132, routed)         1.563     3.359    cable_delay_tester_i/rhd_spi_master_0/inst/clk
    SLICE_X29Y76         FDRE                                         r  cable_delay_tester_i/rhd_spi_master_0/inst/b_data_out_reg[8]/C

Slack:                    inf
  Source:                 MISO_RHD
                            (input port)
  Destination:            cable_delay_tester_i/rhd_spi_master_0/inst/a_data_out_reg[13]/D
                            (rising edge-triggered cell FDRE clocked by clk_18M_cable_delay_tester_clk_wiz_0_0  {rise@0.000ns fall@27.782ns period=55.565ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        2.423ns  (logic 1.153ns (47.585%)  route 1.270ns (52.415%))
  Logic Levels:           4  (IBUFCTRL=1 INBUF=1 LUT3=1 LUT6=1)
  Clock Path Skew:        3.355ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.355ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Net Delay (Destination): 1.559ns (routing 0.896ns, distribution 0.663ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    K13                                               0.000     0.000 r  MISO_RHD (IN)
                         net (fo=0)                   0.000     0.000    MISO_RHD_IBUF_inst/I
    K13                  INBUF (Prop_INBUF_HDIOB_M_PAD_O)
                                                      1.065     1.065 r  MISO_RHD_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     1.065    MISO_RHD_IBUF_inst/OUT
    K13                  IBUFCTRL (Prop_IBUFCTRL_HDIOB_M_I_O)
                                                      0.000     1.065 r  MISO_RHD_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=3, routed)           1.045     2.110    cable_delay_tester_i/rhd_spi_master_0/inst/MISO
    SLICE_X31Y61         LUT3 (Prop_D5LUT_SLICEM_I0_O)
                                                      0.068     2.178 r  cable_delay_tester_i/rhd_spi_master_0/inst/a_data_out[15]_i_2/O
                         net (fo=32, routed)          0.207     2.385    cable_delay_tester_i/rhd_spi_master_0/inst/a_data_out[15]_i_2_n_0
    SLICE_X30Y73         LUT6 (Prop_G6LUT_SLICEL_I0_O)
                                                      0.020     2.405 r  cable_delay_tester_i/rhd_spi_master_0/inst/a_data_out[13]_i_1/O
                         net (fo=1, routed)           0.018     2.423    cable_delay_tester_i/rhd_spi_master_0/inst/a_data_out[13]_i_1_n_0
    SLICE_X30Y73         FDRE                                         r  cable_delay_tester_i/rhd_spi_master_0/inst/a_data_out_reg[13]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_18M_cable_delay_tester_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFG_PS_X0Y77        BUFG_PS                      0.000     0.000 r  cable_delay_tester_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=5884, routed)        1.645     1.645    cable_delay_tester_i/clk_wiz_0/inst/clk_in1
    MMCM_X0Y3            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                     -0.079     1.566 r  cable_delay_tester_i/clk_wiz_0/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.204     1.770    cable_delay_tester_i/clk_wiz_0/inst/clk_18M_cable_delay_tester_clk_wiz_0_0
    BUFGCE_X0Y76         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.026     1.796 r  cable_delay_tester_i/clk_wiz_0/inst/clkout1_buf/O
    X1Y0 (CLOCK_ROOT)    net (fo=132, routed)         1.559     3.355    cable_delay_tester_i/rhd_spi_master_0/inst/clk
    SLICE_X30Y73         FDRE                                         r  cable_delay_tester_i/rhd_spi_master_0/inst/a_data_out_reg[13]/C

Slack:                    inf
  Source:                 MISO_RHD
                            (input port)
  Destination:            cable_delay_tester_i/rhd_spi_master_0/inst/a_data_out_reg[7]/D
                            (rising edge-triggered cell FDRE clocked by clk_18M_cable_delay_tester_clk_wiz_0_0  {rise@0.000ns fall@27.782ns period=55.565ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        2.430ns  (logic 1.154ns (47.492%)  route 1.276ns (52.508%))
  Logic Levels:           4  (IBUFCTRL=1 INBUF=1 LUT3=1 LUT6=1)
  Clock Path Skew:        3.368ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.368ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Net Delay (Destination): 1.572ns (routing 0.896ns, distribution 0.676ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    K13                                               0.000     0.000 r  MISO_RHD (IN)
                         net (fo=0)                   0.000     0.000    MISO_RHD_IBUF_inst/I
    K13                  INBUF (Prop_INBUF_HDIOB_M_PAD_O)
                                                      1.065     1.065 r  MISO_RHD_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     1.065    MISO_RHD_IBUF_inst/OUT
    K13                  IBUFCTRL (Prop_IBUFCTRL_HDIOB_M_I_O)
                                                      0.000     1.065 r  MISO_RHD_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=3, routed)           1.045     2.110    cable_delay_tester_i/rhd_spi_master_0/inst/MISO
    SLICE_X31Y61         LUT3 (Prop_D5LUT_SLICEM_I0_O)
                                                      0.068     2.178 r  cable_delay_tester_i/rhd_spi_master_0/inst/a_data_out[15]_i_2/O
                         net (fo=32, routed)          0.204     2.382    cable_delay_tester_i/rhd_spi_master_0/inst/a_data_out[15]_i_2_n_0
    SLICE_X29Y71         LUT6 (Prop_C6LUT_SLICEM_I0_O)
                                                      0.021     2.403 r  cable_delay_tester_i/rhd_spi_master_0/inst/a_data_out[7]_i_1/O
                         net (fo=1, routed)           0.027     2.430    cable_delay_tester_i/rhd_spi_master_0/inst/a_data_out[7]_i_1_n_0
    SLICE_X29Y71         FDRE                                         r  cable_delay_tester_i/rhd_spi_master_0/inst/a_data_out_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_18M_cable_delay_tester_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFG_PS_X0Y77        BUFG_PS                      0.000     0.000 r  cable_delay_tester_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=5884, routed)        1.645     1.645    cable_delay_tester_i/clk_wiz_0/inst/clk_in1
    MMCM_X0Y3            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                     -0.079     1.566 r  cable_delay_tester_i/clk_wiz_0/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.204     1.770    cable_delay_tester_i/clk_wiz_0/inst/clk_18M_cable_delay_tester_clk_wiz_0_0
    BUFGCE_X0Y76         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.026     1.796 r  cable_delay_tester_i/clk_wiz_0/inst/clkout1_buf/O
    X1Y0 (CLOCK_ROOT)    net (fo=132, routed)         1.572     3.368    cable_delay_tester_i/rhd_spi_master_0/inst/clk
    SLICE_X29Y71         FDRE                                         r  cable_delay_tester_i/rhd_spi_master_0/inst/a_data_out_reg[7]/C

Slack:                    inf
  Source:                 MISO_RHD
                            (input port)
  Destination:            cable_delay_tester_i/rhd_spi_master_0/inst/a_data_out_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by clk_18M_cable_delay_tester_clk_wiz_0_0  {rise@0.000ns fall@27.782ns period=55.565ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        2.445ns  (logic 1.153ns (47.158%)  route 1.292ns (52.842%))
  Logic Levels:           4  (IBUFCTRL=1 INBUF=1 LUT3=1 LUT6=1)
  Clock Path Skew:        3.355ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.355ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Net Delay (Destination): 1.559ns (routing 0.896ns, distribution 0.663ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    K13                                               0.000     0.000 r  MISO_RHD (IN)
                         net (fo=0)                   0.000     0.000    MISO_RHD_IBUF_inst/I
    K13                  INBUF (Prop_INBUF_HDIOB_M_PAD_O)
                                                      1.065     1.065 r  MISO_RHD_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     1.065    MISO_RHD_IBUF_inst/OUT
    K13                  IBUFCTRL (Prop_IBUFCTRL_HDIOB_M_I_O)
                                                      0.000     1.065 r  MISO_RHD_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=3, routed)           1.045     2.110    cable_delay_tester_i/rhd_spi_master_0/inst/MISO
    SLICE_X31Y61         LUT3 (Prop_D5LUT_SLICEM_I0_O)
                                                      0.068     2.178 r  cable_delay_tester_i/rhd_spi_master_0/inst/a_data_out[15]_i_2/O
                         net (fo=32, routed)          0.229     2.407    cable_delay_tester_i/rhd_spi_master_0/inst/a_data_out[15]_i_2_n_0
    SLICE_X30Y74         LUT6 (Prop_G6LUT_SLICEL_I0_O)
                                                      0.020     2.427 r  cable_delay_tester_i/rhd_spi_master_0/inst/a_data_out[5]_i_1/O
                         net (fo=1, routed)           0.018     2.445    cable_delay_tester_i/rhd_spi_master_0/inst/a_data_out[5]_i_1_n_0
    SLICE_X30Y74         FDRE                                         r  cable_delay_tester_i/rhd_spi_master_0/inst/a_data_out_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_18M_cable_delay_tester_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFG_PS_X0Y77        BUFG_PS                      0.000     0.000 r  cable_delay_tester_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=5884, routed)        1.645     1.645    cable_delay_tester_i/clk_wiz_0/inst/clk_in1
    MMCM_X0Y3            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                     -0.079     1.566 r  cable_delay_tester_i/clk_wiz_0/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.204     1.770    cable_delay_tester_i/clk_wiz_0/inst/clk_18M_cable_delay_tester_clk_wiz_0_0
    BUFGCE_X0Y76         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.026     1.796 r  cable_delay_tester_i/clk_wiz_0/inst/clkout1_buf/O
    X1Y0 (CLOCK_ROOT)    net (fo=132, routed)         1.559     3.355    cable_delay_tester_i/rhd_spi_master_0/inst/clk
    SLICE_X30Y74         FDRE                                         r  cable_delay_tester_i/rhd_spi_master_0/inst/a_data_out_reg[5]/C

Slack:                    inf
  Source:                 MISO_RHD
                            (input port)
  Destination:            cable_delay_tester_i/rhd_spi_master_0/inst/a_data_out_reg[11]/D
                            (rising edge-triggered cell FDRE clocked by clk_18M_cable_delay_tester_clk_wiz_0_0  {rise@0.000ns fall@27.782ns period=55.565ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        2.451ns  (logic 1.223ns (49.901%)  route 1.228ns (50.099%))
  Logic Levels:           4  (IBUFCTRL=1 INBUF=1 LUT3=1 LUT6=1)
  Clock Path Skew:        3.359ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.359ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Net Delay (Destination): 1.563ns (routing 0.896ns, distribution 0.667ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    K13                                               0.000     0.000 r  MISO_RHD (IN)
                         net (fo=0)                   0.000     0.000    MISO_RHD_IBUF_inst/I
    K13                  INBUF (Prop_INBUF_HDIOB_M_PAD_O)
                                                      1.065     1.065 r  MISO_RHD_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     1.065    MISO_RHD_IBUF_inst/OUT
    K13                  IBUFCTRL (Prop_IBUFCTRL_HDIOB_M_I_O)
                                                      0.000     1.065 r  MISO_RHD_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=3, routed)           1.045     2.110    cable_delay_tester_i/rhd_spi_master_0/inst/MISO
    SLICE_X31Y61         LUT3 (Prop_D5LUT_SLICEM_I0_O)
                                                      0.068     2.178 r  cable_delay_tester_i/rhd_spi_master_0/inst/a_data_out[15]_i_2/O
                         net (fo=32, routed)          0.164     2.342    cable_delay_tester_i/rhd_spi_master_0/inst/a_data_out[15]_i_2_n_0
    SLICE_X30Y76         LUT6 (Prop_H6LUT_SLICEL_I0_O)
                                                      0.090     2.432 r  cable_delay_tester_i/rhd_spi_master_0/inst/a_data_out[11]_i_1/O
                         net (fo=1, routed)           0.019     2.451    cable_delay_tester_i/rhd_spi_master_0/inst/a_data_out[11]_i_1_n_0
    SLICE_X30Y76         FDRE                                         r  cable_delay_tester_i/rhd_spi_master_0/inst/a_data_out_reg[11]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_18M_cable_delay_tester_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFG_PS_X0Y77        BUFG_PS                      0.000     0.000 r  cable_delay_tester_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=5884, routed)        1.645     1.645    cable_delay_tester_i/clk_wiz_0/inst/clk_in1
    MMCM_X0Y3            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                     -0.079     1.566 r  cable_delay_tester_i/clk_wiz_0/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.204     1.770    cable_delay_tester_i/clk_wiz_0/inst/clk_18M_cable_delay_tester_clk_wiz_0_0
    BUFGCE_X0Y76         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.026     1.796 r  cable_delay_tester_i/clk_wiz_0/inst/clkout1_buf/O
    X1Y0 (CLOCK_ROOT)    net (fo=132, routed)         1.563     3.359    cable_delay_tester_i/rhd_spi_master_0/inst/clk
    SLICE_X30Y76         FDRE                                         r  cable_delay_tester_i/rhd_spi_master_0/inst/a_data_out_reg[11]/C

Slack:                    inf
  Source:                 MISO_RHD
                            (input port)
  Destination:            cable_delay_tester_i/rhd_spi_master_0/inst/b_data_out_reg[9]/D
                            (rising edge-triggered cell FDRE clocked by clk_18M_cable_delay_tester_clk_wiz_0_0  {rise@0.000ns fall@27.782ns period=55.565ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        2.456ns  (logic 1.222ns (49.753%)  route 1.234ns (50.247%))
  Logic Levels:           4  (IBUFCTRL=1 INBUF=1 LUT3=1 LUT6=1)
  Clock Path Skew:        3.353ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.353ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Net Delay (Destination): 1.557ns (routing 0.896ns, distribution 0.661ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    K13                                               0.000     0.000 r  MISO_RHD (IN)
                         net (fo=0)                   0.000     0.000    MISO_RHD_IBUF_inst/I
    K13                  INBUF (Prop_INBUF_HDIOB_M_PAD_O)
                                                      1.065     1.065 r  MISO_RHD_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     1.065    MISO_RHD_IBUF_inst/OUT
    K13                  IBUFCTRL (Prop_IBUFCTRL_HDIOB_M_I_O)
                                                      0.000     1.065 r  MISO_RHD_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=3, routed)           1.045     2.110    cable_delay_tester_i/rhd_spi_master_0/inst/MISO
    SLICE_X31Y61         LUT3 (Prop_D5LUT_SLICEM_I0_O)
                                                      0.068     2.178 r  cable_delay_tester_i/rhd_spi_master_0/inst/a_data_out[15]_i_2/O
                         net (fo=32, routed)          0.168     2.346    cable_delay_tester_i/rhd_spi_master_0/inst/a_data_out[15]_i_2_n_0
    SLICE_X29Y77         LUT6 (Prop_E6LUT_SLICEM_I0_O)
                                                      0.089     2.435 r  cable_delay_tester_i/rhd_spi_master_0/inst/b_data_out[9]_i_1/O
                         net (fo=1, routed)           0.021     2.456    cable_delay_tester_i/rhd_spi_master_0/inst/b_data_out[9]_i_1_n_0
    SLICE_X29Y77         FDRE                                         r  cable_delay_tester_i/rhd_spi_master_0/inst/b_data_out_reg[9]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_18M_cable_delay_tester_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFG_PS_X0Y77        BUFG_PS                      0.000     0.000 r  cable_delay_tester_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=5884, routed)        1.645     1.645    cable_delay_tester_i/clk_wiz_0/inst/clk_in1
    MMCM_X0Y3            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                     -0.079     1.566 r  cable_delay_tester_i/clk_wiz_0/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.204     1.770    cable_delay_tester_i/clk_wiz_0/inst/clk_18M_cable_delay_tester_clk_wiz_0_0
    BUFGCE_X0Y76         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.026     1.796 r  cable_delay_tester_i/clk_wiz_0/inst/clkout1_buf/O
    X1Y0 (CLOCK_ROOT)    net (fo=132, routed)         1.557     3.353    cable_delay_tester_i/rhd_spi_master_0/inst/clk
    SLICE_X29Y77         FDRE                                         r  cable_delay_tester_i/rhd_spi_master_0/inst/b_data_out_reg[9]/C

Slack:                    inf
  Source:                 MISO_RHD
                            (input port)
  Destination:            cable_delay_tester_i/rhd_spi_master_0/inst/a_data_out_reg[9]/D
                            (rising edge-triggered cell FDRE clocked by clk_18M_cable_delay_tester_clk_wiz_0_0  {rise@0.000ns fall@27.782ns period=55.565ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        2.464ns  (logic 1.223ns (49.632%)  route 1.241ns (50.368%))
  Logic Levels:           4  (IBUFCTRL=1 INBUF=1 LUT3=1 LUT6=1)
  Clock Path Skew:        3.353ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.353ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Net Delay (Destination): 1.557ns (routing 0.896ns, distribution 0.661ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    K13                                               0.000     0.000 r  MISO_RHD (IN)
                         net (fo=0)                   0.000     0.000    MISO_RHD_IBUF_inst/I
    K13                  INBUF (Prop_INBUF_HDIOB_M_PAD_O)
                                                      1.065     1.065 r  MISO_RHD_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     1.065    MISO_RHD_IBUF_inst/OUT
    K13                  IBUFCTRL (Prop_IBUFCTRL_HDIOB_M_I_O)
                                                      0.000     1.065 r  MISO_RHD_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=3, routed)           1.045     2.110    cable_delay_tester_i/rhd_spi_master_0/inst/MISO
    SLICE_X31Y61         LUT3 (Prop_D5LUT_SLICEM_I0_O)
                                                      0.068     2.178 r  cable_delay_tester_i/rhd_spi_master_0/inst/a_data_out[15]_i_2/O
                         net (fo=32, routed)          0.168     2.346    cable_delay_tester_i/rhd_spi_master_0/inst/a_data_out[15]_i_2_n_0
    SLICE_X29Y77         LUT6 (Prop_F6LUT_SLICEM_I0_O)
                                                      0.090     2.436 r  cable_delay_tester_i/rhd_spi_master_0/inst/a_data_out[9]_i_1/O
                         net (fo=1, routed)           0.028     2.464    cable_delay_tester_i/rhd_spi_master_0/inst/a_data_out[9]_i_1_n_0
    SLICE_X29Y77         FDRE                                         r  cable_delay_tester_i/rhd_spi_master_0/inst/a_data_out_reg[9]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_18M_cable_delay_tester_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFG_PS_X0Y77        BUFG_PS                      0.000     0.000 r  cable_delay_tester_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=5884, routed)        1.645     1.645    cable_delay_tester_i/clk_wiz_0/inst/clk_in1
    MMCM_X0Y3            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                     -0.079     1.566 r  cable_delay_tester_i/clk_wiz_0/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.204     1.770    cable_delay_tester_i/clk_wiz_0/inst/clk_18M_cable_delay_tester_clk_wiz_0_0
    BUFGCE_X0Y76         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.026     1.796 r  cable_delay_tester_i/clk_wiz_0/inst/clkout1_buf/O
    X1Y0 (CLOCK_ROOT)    net (fo=132, routed)         1.557     3.353    cable_delay_tester_i/rhd_spi_master_0/inst/clk
    SLICE_X29Y77         FDRE                                         r  cable_delay_tester_i/rhd_spi_master_0/inst/a_data_out_reg[9]/C

Slack:                    inf
  Source:                 MISO_RHD
                            (input port)
  Destination:            cable_delay_tester_i/rhd_spi_master_0/inst/a_data_out_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by clk_18M_cable_delay_tester_clk_wiz_0_0  {rise@0.000ns fall@27.782ns period=55.565ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        2.472ns  (logic 1.170ns (47.330%)  route 1.302ns (52.670%))
  Logic Levels:           4  (IBUFCTRL=1 INBUF=1 LUT3=1 LUT6=1)
  Clock Path Skew:        3.357ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.357ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Net Delay (Destination): 1.561ns (routing 0.896ns, distribution 0.665ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    K13                                               0.000     0.000 r  MISO_RHD (IN)
                         net (fo=0)                   0.000     0.000    MISO_RHD_IBUF_inst/I
    K13                  INBUF (Prop_INBUF_HDIOB_M_PAD_O)
                                                      1.065     1.065 r  MISO_RHD_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     1.065    MISO_RHD_IBUF_inst/OUT
    K13                  IBUFCTRL (Prop_IBUFCTRL_HDIOB_M_I_O)
                                                      0.000     1.065 r  MISO_RHD_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=3, routed)           1.045     2.110    cable_delay_tester_i/rhd_spi_master_0/inst/MISO
    SLICE_X31Y61         LUT3 (Prop_D5LUT_SLICEM_I0_O)
                                                      0.068     2.178 r  cable_delay_tester_i/rhd_spi_master_0/inst/a_data_out[15]_i_2/O
                         net (fo=32, routed)          0.239     2.417    cable_delay_tester_i/rhd_spi_master_0/inst/a_data_out[15]_i_2_n_0
    SLICE_X30Y70         LUT6 (Prop_D6LUT_SLICEL_I0_O)
                                                      0.037     2.454 r  cable_delay_tester_i/rhd_spi_master_0/inst/a_data_out[2]_i_1/O
                         net (fo=1, routed)           0.018     2.472    cable_delay_tester_i/rhd_spi_master_0/inst/a_data_out[2]_i_1_n_0
    SLICE_X30Y70         FDRE                                         r  cable_delay_tester_i/rhd_spi_master_0/inst/a_data_out_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_18M_cable_delay_tester_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFG_PS_X0Y77        BUFG_PS                      0.000     0.000 r  cable_delay_tester_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=5884, routed)        1.645     1.645    cable_delay_tester_i/clk_wiz_0/inst/clk_in1
    MMCM_X0Y3            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                     -0.079     1.566 r  cable_delay_tester_i/clk_wiz_0/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.204     1.770    cable_delay_tester_i/clk_wiz_0/inst/clk_18M_cable_delay_tester_clk_wiz_0_0
    BUFGCE_X0Y76         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.026     1.796 r  cable_delay_tester_i/clk_wiz_0/inst/clkout1_buf/O
    X1Y0 (CLOCK_ROOT)    net (fo=132, routed)         1.561     3.357    cable_delay_tester_i/rhd_spi_master_0/inst/clk
    SLICE_X30Y70         FDRE                                         r  cable_delay_tester_i/rhd_spi_master_0/inst/a_data_out_reg[2]/C

Slack:                    inf
  Source:                 MISO_RHD
                            (input port)
  Destination:            cable_delay_tester_i/rhd_spi_master_0/inst/a_data_out_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by clk_18M_cable_delay_tester_clk_wiz_0_0  {rise@0.000ns fall@27.782ns period=55.565ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        2.473ns  (logic 1.170ns (47.311%)  route 1.303ns (52.689%))
  Logic Levels:           4  (IBUFCTRL=1 INBUF=1 LUT3=1 LUT6=1)
  Clock Path Skew:        3.357ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.357ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Net Delay (Destination): 1.561ns (routing 0.896ns, distribution 0.665ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    K13                                               0.000     0.000 r  MISO_RHD (IN)
                         net (fo=0)                   0.000     0.000    MISO_RHD_IBUF_inst/I
    K13                  INBUF (Prop_INBUF_HDIOB_M_PAD_O)
                                                      1.065     1.065 r  MISO_RHD_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     1.065    MISO_RHD_IBUF_inst/OUT
    K13                  IBUFCTRL (Prop_IBUFCTRL_HDIOB_M_I_O)
                                                      0.000     1.065 r  MISO_RHD_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=3, routed)           1.045     2.110    cable_delay_tester_i/rhd_spi_master_0/inst/MISO
    SLICE_X31Y61         LUT3 (Prop_D5LUT_SLICEM_I0_O)
                                                      0.068     2.178 r  cable_delay_tester_i/rhd_spi_master_0/inst/a_data_out[15]_i_2/O
                         net (fo=32, routed)          0.239     2.417    cable_delay_tester_i/rhd_spi_master_0/inst/a_data_out[15]_i_2_n_0
    SLICE_X30Y70         LUT6 (Prop_C6LUT_SLICEL_I0_O)
                                                      0.037     2.454 r  cable_delay_tester_i/rhd_spi_master_0/inst/a_data_out[3]_i_1/O
                         net (fo=1, routed)           0.019     2.473    cable_delay_tester_i/rhd_spi_master_0/inst/a_data_out[3]_i_1_n_0
    SLICE_X30Y70         FDRE                                         r  cable_delay_tester_i/rhd_spi_master_0/inst/a_data_out_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_18M_cable_delay_tester_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFG_PS_X0Y77        BUFG_PS                      0.000     0.000 r  cable_delay_tester_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=5884, routed)        1.645     1.645    cable_delay_tester_i/clk_wiz_0/inst/clk_in1
    MMCM_X0Y3            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                     -0.079     1.566 r  cable_delay_tester_i/clk_wiz_0/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.204     1.770    cable_delay_tester_i/clk_wiz_0/inst/clk_18M_cable_delay_tester_clk_wiz_0_0
    BUFGCE_X0Y76         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.026     1.796 r  cable_delay_tester_i/clk_wiz_0/inst/clkout1_buf/O
    X1Y0 (CLOCK_ROOT)    net (fo=132, routed)         1.561     3.357    cable_delay_tester_i/rhd_spi_master_0/inst/clk
    SLICE_X30Y70         FDRE                                         r  cable_delay_tester_i/rhd_spi_master_0/inst/a_data_out_reg[3]/C





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  
  To Clock:  clk_39M_cable_delay_tester_clk_wiz_0_0

Max Delay            32 Endpoints
Min Delay            32 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 MISO_RHS
                            (input port)
  Destination:            cable_delay_tester_i/rhs_spi_master_0/inst/data_out_reg[17]/D
                            (rising edge-triggered cell FDRE clocked by clk_39M_cable_delay_tester_clk_wiz_0_0  {rise@0.000ns fall@12.816ns period=25.632ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        4.984ns  (logic 1.699ns (34.088%)  route 3.285ns (65.912%))
  Logic Levels:           4  (IBUFCTRL=1 INBUF=1 LUT3=1 LUT5=1)
  Clock Path Skew:        5.954ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.954ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.345ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.167ns
    Phase Error              (PE):    0.258ns
  Clock Net Delay (Destination): 2.376ns (routing 1.460ns, distribution 0.916ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    H11                                               0.000     0.000 r  MISO_RHS (IN)
                         net (fo=0)                   0.000     0.000    MISO_RHS_IBUF_inst/I
    H11                  INBUF (Prop_INBUF_HDIOB_M_PAD_O)
                                                      1.251     1.251 r  MISO_RHS_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     1.251    MISO_RHS_IBUF_inst/OUT
    H11                  IBUFCTRL (Prop_IBUFCTRL_HDIOB_M_I_O)
                                                      0.000     1.251 r  MISO_RHS_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=3, routed)           2.467     3.718    cable_delay_tester_i/rhs_spi_master_0/inst/MISO
    SLICE_X29Y45         LUT3 (Prop_H6LUT_SLICEM_I2_O)
                                                      0.228     3.946 r  cable_delay_tester_i/rhs_spi_master_0/inst/data_out[31]_i_2/O
                         net (fo=32, routed)          0.723     4.669    cable_delay_tester_i/rhs_spi_master_0/inst/data_out1_in[31]
    SLICE_X31Y35         LUT5 (Prop_C6LUT_SLICEM_I0_O)
                                                      0.220     4.889 r  cable_delay_tester_i/rhs_spi_master_0/inst/data_out[17]_i_1/O
                         net (fo=1, routed)           0.095     4.984    cable_delay_tester_i/rhs_spi_master_0/inst/data_out[17]_i_1_n_0
    SLICE_X31Y35         FDRE                                         r  cable_delay_tester_i/rhs_spi_master_0/inst/data_out_reg[17]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_39M_cable_delay_tester_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFG_PS_X0Y77        BUFG_PS                      0.000     0.000 r  cable_delay_tester_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=5884, routed)        2.487     2.487    cable_delay_tester_i/clk_wiz_0/inst/clk_in1
    MMCM_X0Y3            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT1)
                                                      0.739     3.226 r  cable_delay_tester_i/clk_wiz_0/inst/mmcme4_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.313     3.539    cable_delay_tester_i/clk_wiz_0/inst/clk_39M_cable_delay_tester_clk_wiz_0_0
    BUFGCE_X0Y89         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.039     3.578 r  cable_delay_tester_i/clk_wiz_0/inst/clkout2_buf/O
    X1Y0 (CLOCK_ROOT)    net (fo=1669, routed)        2.376     5.954    cable_delay_tester_i/rhs_spi_master_0/inst/clk
    SLICE_X31Y35         FDRE                                         r  cable_delay_tester_i/rhs_spi_master_0/inst/data_out_reg[17]/C

Slack:                    inf
  Source:                 MISO_RHS
                            (input port)
  Destination:            cable_delay_tester_i/rhs_spi_master_0/inst/data_out_reg[18]/D
                            (rising edge-triggered cell FDRE clocked by clk_39M_cable_delay_tester_clk_wiz_0_0  {rise@0.000ns fall@12.816ns period=25.632ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        4.902ns  (logic 1.706ns (34.802%)  route 3.196ns (65.198%))
  Logic Levels:           4  (IBUFCTRL=1 INBUF=1 LUT3=1 LUT5=1)
  Clock Path Skew:        5.956ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.956ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.345ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.167ns
    Phase Error              (PE):    0.258ns
  Clock Net Delay (Destination): 2.378ns (routing 1.460ns, distribution 0.918ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    H11                                               0.000     0.000 r  MISO_RHS (IN)
                         net (fo=0)                   0.000     0.000    MISO_RHS_IBUF_inst/I
    H11                  INBUF (Prop_INBUF_HDIOB_M_PAD_O)
                                                      1.251     1.251 r  MISO_RHS_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     1.251    MISO_RHS_IBUF_inst/OUT
    H11                  IBUFCTRL (Prop_IBUFCTRL_HDIOB_M_I_O)
                                                      0.000     1.251 r  MISO_RHS_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=3, routed)           2.467     3.718    cable_delay_tester_i/rhs_spi_master_0/inst/MISO
    SLICE_X29Y45         LUT3 (Prop_H6LUT_SLICEM_I2_O)
                                                      0.228     3.946 r  cable_delay_tester_i/rhs_spi_master_0/inst/data_out[31]_i_2/O
                         net (fo=32, routed)          0.659     4.605    cable_delay_tester_i/rhs_spi_master_0/inst/data_out1_in[31]
    SLICE_X30Y35         LUT5 (Prop_H6LUT_SLICEL_I0_O)
                                                      0.227     4.832 r  cable_delay_tester_i/rhs_spi_master_0/inst/data_out[18]_i_1/O
                         net (fo=1, routed)           0.070     4.902    cable_delay_tester_i/rhs_spi_master_0/inst/data_out[18]_i_1_n_0
    SLICE_X30Y35         FDRE                                         r  cable_delay_tester_i/rhs_spi_master_0/inst/data_out_reg[18]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_39M_cable_delay_tester_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFG_PS_X0Y77        BUFG_PS                      0.000     0.000 r  cable_delay_tester_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=5884, routed)        2.487     2.487    cable_delay_tester_i/clk_wiz_0/inst/clk_in1
    MMCM_X0Y3            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT1)
                                                      0.739     3.226 r  cable_delay_tester_i/clk_wiz_0/inst/mmcme4_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.313     3.539    cable_delay_tester_i/clk_wiz_0/inst/clk_39M_cable_delay_tester_clk_wiz_0_0
    BUFGCE_X0Y89         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.039     3.578 r  cable_delay_tester_i/clk_wiz_0/inst/clkout2_buf/O
    X1Y0 (CLOCK_ROOT)    net (fo=1669, routed)        2.378     5.956    cable_delay_tester_i/rhs_spi_master_0/inst/clk
    SLICE_X30Y35         FDRE                                         r  cable_delay_tester_i/rhs_spi_master_0/inst/data_out_reg[18]/C

Slack:                    inf
  Source:                 MISO_RHS
                            (input port)
  Destination:            cable_delay_tester_i/rhs_spi_master_0/inst/data_out_reg[7]/D
                            (rising edge-triggered cell FDRE clocked by clk_39M_cable_delay_tester_clk_wiz_0_0  {rise@0.000ns fall@12.816ns period=25.632ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        4.896ns  (logic 1.705ns (34.825%)  route 3.191ns (65.175%))
  Logic Levels:           4  (IBUFCTRL=1 INBUF=1 LUT3=1 LUT5=1)
  Clock Path Skew:        5.956ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.956ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.345ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.167ns
    Phase Error              (PE):    0.258ns
  Clock Net Delay (Destination): 2.378ns (routing 1.460ns, distribution 0.918ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    H11                                               0.000     0.000 r  MISO_RHS (IN)
                         net (fo=0)                   0.000     0.000    MISO_RHS_IBUF_inst/I
    H11                  INBUF (Prop_INBUF_HDIOB_M_PAD_O)
                                                      1.251     1.251 r  MISO_RHS_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     1.251    MISO_RHS_IBUF_inst/OUT
    H11                  IBUFCTRL (Prop_IBUFCTRL_HDIOB_M_I_O)
                                                      0.000     1.251 r  MISO_RHS_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=3, routed)           2.467     3.718    cable_delay_tester_i/rhs_spi_master_0/inst/MISO
    SLICE_X29Y45         LUT3 (Prop_H6LUT_SLICEM_I2_O)
                                                      0.228     3.946 r  cable_delay_tester_i/rhs_spi_master_0/inst/data_out[31]_i_2/O
                         net (fo=32, routed)          0.658     4.604    cable_delay_tester_i/rhs_spi_master_0/inst/data_out1_in[31]
    SLICE_X30Y35         LUT5 (Prop_G6LUT_SLICEL_I0_O)
                                                      0.226     4.830 r  cable_delay_tester_i/rhs_spi_master_0/inst/data_out[7]_i_1/O
                         net (fo=1, routed)           0.066     4.896    cable_delay_tester_i/rhs_spi_master_0/inst/data_out[7]_i_1_n_0
    SLICE_X30Y35         FDRE                                         r  cable_delay_tester_i/rhs_spi_master_0/inst/data_out_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_39M_cable_delay_tester_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFG_PS_X0Y77        BUFG_PS                      0.000     0.000 r  cable_delay_tester_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=5884, routed)        2.487     2.487    cable_delay_tester_i/clk_wiz_0/inst/clk_in1
    MMCM_X0Y3            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT1)
                                                      0.739     3.226 r  cable_delay_tester_i/clk_wiz_0/inst/mmcme4_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.313     3.539    cable_delay_tester_i/clk_wiz_0/inst/clk_39M_cable_delay_tester_clk_wiz_0_0
    BUFGCE_X0Y89         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.039     3.578 r  cable_delay_tester_i/clk_wiz_0/inst/clkout2_buf/O
    X1Y0 (CLOCK_ROOT)    net (fo=1669, routed)        2.378     5.956    cable_delay_tester_i/rhs_spi_master_0/inst/clk
    SLICE_X30Y35         FDRE                                         r  cable_delay_tester_i/rhs_spi_master_0/inst/data_out_reg[7]/C

Slack:                    inf
  Source:                 MISO_RHS
                            (input port)
  Destination:            cable_delay_tester_i/rhs_spi_master_0/inst/data_out_reg[16]/D
                            (rising edge-triggered cell FDRE clocked by clk_39M_cable_delay_tester_clk_wiz_0_0  {rise@0.000ns fall@12.816ns period=25.632ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        4.882ns  (logic 1.613ns (33.039%)  route 3.269ns (66.961%))
  Logic Levels:           4  (IBUFCTRL=1 INBUF=1 LUT3=1 LUT5=1)
  Clock Path Skew:        5.954ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.954ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.345ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.167ns
    Phase Error              (PE):    0.258ns
  Clock Net Delay (Destination): 2.376ns (routing 1.460ns, distribution 0.916ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    H11                                               0.000     0.000 r  MISO_RHS (IN)
                         net (fo=0)                   0.000     0.000    MISO_RHS_IBUF_inst/I
    H11                  INBUF (Prop_INBUF_HDIOB_M_PAD_O)
                                                      1.251     1.251 r  MISO_RHS_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     1.251    MISO_RHS_IBUF_inst/OUT
    H11                  IBUFCTRL (Prop_IBUFCTRL_HDIOB_M_I_O)
                                                      0.000     1.251 r  MISO_RHS_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=3, routed)           2.467     3.718    cable_delay_tester_i/rhs_spi_master_0/inst/MISO
    SLICE_X29Y45         LUT3 (Prop_H6LUT_SLICEM_I2_O)
                                                      0.228     3.946 r  cable_delay_tester_i/rhs_spi_master_0/inst/data_out[31]_i_2/O
                         net (fo=32, routed)          0.706     4.652    cable_delay_tester_i/rhs_spi_master_0/inst/data_out1_in[31]
    SLICE_X31Y35         LUT5 (Prop_D6LUT_SLICEM_I0_O)
                                                      0.134     4.786 r  cable_delay_tester_i/rhs_spi_master_0/inst/data_out[16]_i_1/O
                         net (fo=1, routed)           0.096     4.882    cable_delay_tester_i/rhs_spi_master_0/inst/data_out[16]_i_1_n_0
    SLICE_X31Y35         FDRE                                         r  cable_delay_tester_i/rhs_spi_master_0/inst/data_out_reg[16]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_39M_cable_delay_tester_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFG_PS_X0Y77        BUFG_PS                      0.000     0.000 r  cable_delay_tester_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=5884, routed)        2.487     2.487    cable_delay_tester_i/clk_wiz_0/inst/clk_in1
    MMCM_X0Y3            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT1)
                                                      0.739     3.226 r  cable_delay_tester_i/clk_wiz_0/inst/mmcme4_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.313     3.539    cable_delay_tester_i/clk_wiz_0/inst/clk_39M_cable_delay_tester_clk_wiz_0_0
    BUFGCE_X0Y89         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.039     3.578 r  cable_delay_tester_i/clk_wiz_0/inst/clkout2_buf/O
    X1Y0 (CLOCK_ROOT)    net (fo=1669, routed)        2.376     5.954    cable_delay_tester_i/rhs_spi_master_0/inst/clk
    SLICE_X31Y35         FDRE                                         r  cable_delay_tester_i/rhs_spi_master_0/inst/data_out_reg[16]/C

Slack:                    inf
  Source:                 MISO_RHS
                            (input port)
  Destination:            cable_delay_tester_i/rhs_spi_master_0/inst/data_out_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clk_39M_cable_delay_tester_clk_wiz_0_0  {rise@0.000ns fall@12.816ns period=25.632ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        4.827ns  (logic 1.628ns (33.726%)  route 3.199ns (66.274%))
  Logic Levels:           4  (IBUFCTRL=1 INBUF=1 LUT3=1 LUT5=1)
  Clock Path Skew:        5.953ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.953ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.345ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.167ns
    Phase Error              (PE):    0.258ns
  Clock Net Delay (Destination): 2.375ns (routing 1.460ns, distribution 0.915ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    H11                                               0.000     0.000 r  MISO_RHS (IN)
                         net (fo=0)                   0.000     0.000    MISO_RHS_IBUF_inst/I
    H11                  INBUF (Prop_INBUF_HDIOB_M_PAD_O)
                                                      1.251     1.251 r  MISO_RHS_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     1.251    MISO_RHS_IBUF_inst/OUT
    H11                  IBUFCTRL (Prop_IBUFCTRL_HDIOB_M_I_O)
                                                      0.000     1.251 r  MISO_RHS_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=3, routed)           2.467     3.718    cable_delay_tester_i/rhs_spi_master_0/inst/MISO
    SLICE_X29Y45         LUT3 (Prop_H6LUT_SLICEM_I2_O)
                                                      0.228     3.946 r  cable_delay_tester_i/rhs_spi_master_0/inst/data_out[31]_i_2/O
                         net (fo=32, routed)          0.637     4.583    cable_delay_tester_i/rhs_spi_master_0/inst/data_out1_in[31]
    SLICE_X31Y34         LUT5 (Prop_C6LUT_SLICEM_I0_O)
                                                      0.149     4.732 r  cable_delay_tester_i/rhs_spi_master_0/inst/data_out[1]_i_1/O
                         net (fo=1, routed)           0.095     4.827    cable_delay_tester_i/rhs_spi_master_0/inst/data_out[1]_i_1_n_0
    SLICE_X31Y34         FDRE                                         r  cable_delay_tester_i/rhs_spi_master_0/inst/data_out_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_39M_cable_delay_tester_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFG_PS_X0Y77        BUFG_PS                      0.000     0.000 r  cable_delay_tester_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=5884, routed)        2.487     2.487    cable_delay_tester_i/clk_wiz_0/inst/clk_in1
    MMCM_X0Y3            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT1)
                                                      0.739     3.226 r  cable_delay_tester_i/clk_wiz_0/inst/mmcme4_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.313     3.539    cable_delay_tester_i/clk_wiz_0/inst/clk_39M_cable_delay_tester_clk_wiz_0_0
    BUFGCE_X0Y89         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.039     3.578 r  cable_delay_tester_i/clk_wiz_0/inst/clkout2_buf/O
    X1Y0 (CLOCK_ROOT)    net (fo=1669, routed)        2.375     5.953    cable_delay_tester_i/rhs_spi_master_0/inst/clk
    SLICE_X31Y34         FDRE                                         r  cable_delay_tester_i/rhs_spi_master_0/inst/data_out_reg[1]/C

Slack:                    inf
  Source:                 MISO_RHS
                            (input port)
  Destination:            cable_delay_tester_i/rhs_spi_master_0/inst/data_out_reg[19]/D
                            (rising edge-triggered cell FDRE clocked by clk_39M_cable_delay_tester_clk_wiz_0_0  {rise@0.000ns fall@12.816ns period=25.632ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        4.798ns  (logic 1.666ns (34.722%)  route 3.132ns (65.278%))
  Logic Levels:           4  (IBUFCTRL=1 INBUF=1 LUT3=1 LUT5=1)
  Clock Path Skew:        5.952ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.952ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.345ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.167ns
    Phase Error              (PE):    0.258ns
  Clock Net Delay (Destination): 2.374ns (routing 1.460ns, distribution 0.914ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    H11                                               0.000     0.000 r  MISO_RHS (IN)
                         net (fo=0)                   0.000     0.000    MISO_RHS_IBUF_inst/I
    H11                  INBUF (Prop_INBUF_HDIOB_M_PAD_O)
                                                      1.251     1.251 r  MISO_RHS_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     1.251    MISO_RHS_IBUF_inst/OUT
    H11                  IBUFCTRL (Prop_IBUFCTRL_HDIOB_M_I_O)
                                                      0.000     1.251 r  MISO_RHS_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=3, routed)           2.467     3.718    cable_delay_tester_i/rhs_spi_master_0/inst/MISO
    SLICE_X29Y45         LUT3 (Prop_H6LUT_SLICEM_I2_O)
                                                      0.228     3.946 r  cable_delay_tester_i/rhs_spi_master_0/inst/data_out[31]_i_2/O
                         net (fo=32, routed)          0.596     4.542    cable_delay_tester_i/rhs_spi_master_0/inst/data_out1_in[31]
    SLICE_X30Y34         LUT5 (Prop_C6LUT_SLICEL_I0_O)
                                                      0.187     4.729 r  cable_delay_tester_i/rhs_spi_master_0/inst/data_out[19]_i_1/O
                         net (fo=1, routed)           0.069     4.798    cable_delay_tester_i/rhs_spi_master_0/inst/data_out[19]_i_1_n_0
    SLICE_X30Y34         FDRE                                         r  cable_delay_tester_i/rhs_spi_master_0/inst/data_out_reg[19]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_39M_cable_delay_tester_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFG_PS_X0Y77        BUFG_PS                      0.000     0.000 r  cable_delay_tester_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=5884, routed)        2.487     2.487    cable_delay_tester_i/clk_wiz_0/inst/clk_in1
    MMCM_X0Y3            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT1)
                                                      0.739     3.226 r  cable_delay_tester_i/clk_wiz_0/inst/mmcme4_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.313     3.539    cable_delay_tester_i/clk_wiz_0/inst/clk_39M_cable_delay_tester_clk_wiz_0_0
    BUFGCE_X0Y89         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.039     3.578 r  cable_delay_tester_i/clk_wiz_0/inst/clkout2_buf/O
    X1Y0 (CLOCK_ROOT)    net (fo=1669, routed)        2.374     5.952    cable_delay_tester_i/rhs_spi_master_0/inst/clk
    SLICE_X30Y34         FDRE                                         r  cable_delay_tester_i/rhs_spi_master_0/inst/data_out_reg[19]/C

Slack:                    inf
  Source:                 MISO_RHS
                            (input port)
  Destination:            cable_delay_tester_i/rhs_spi_master_0/inst/data_out_reg[20]/D
                            (rising edge-triggered cell FDRE clocked by clk_39M_cable_delay_tester_clk_wiz_0_0  {rise@0.000ns fall@12.816ns period=25.632ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        4.788ns  (logic 1.706ns (35.631%)  route 3.082ns (64.369%))
  Logic Levels:           4  (IBUFCTRL=1 INBUF=1 LUT3=1 LUT5=1)
  Clock Path Skew:        5.963ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.963ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.345ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.167ns
    Phase Error              (PE):    0.258ns
  Clock Net Delay (Destination): 2.385ns (routing 1.460ns, distribution 0.925ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    H11                                               0.000     0.000 r  MISO_RHS (IN)
                         net (fo=0)                   0.000     0.000    MISO_RHS_IBUF_inst/I
    H11                  INBUF (Prop_INBUF_HDIOB_M_PAD_O)
                                                      1.251     1.251 r  MISO_RHS_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     1.251    MISO_RHS_IBUF_inst/OUT
    H11                  IBUFCTRL (Prop_IBUFCTRL_HDIOB_M_I_O)
                                                      0.000     1.251 r  MISO_RHS_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=3, routed)           2.467     3.718    cable_delay_tester_i/rhs_spi_master_0/inst/MISO
    SLICE_X29Y45         LUT3 (Prop_H6LUT_SLICEM_I2_O)
                                                      0.228     3.946 r  cable_delay_tester_i/rhs_spi_master_0/inst/data_out[31]_i_2/O
                         net (fo=32, routed)          0.545     4.491    cable_delay_tester_i/rhs_spi_master_0/inst/data_out1_in[31]
    SLICE_X30Y36         LUT5 (Prop_H6LUT_SLICEL_I0_O)
                                                      0.227     4.718 r  cable_delay_tester_i/rhs_spi_master_0/inst/data_out[20]_i_1/O
                         net (fo=1, routed)           0.070     4.788    cable_delay_tester_i/rhs_spi_master_0/inst/data_out[20]_i_1_n_0
    SLICE_X30Y36         FDRE                                         r  cable_delay_tester_i/rhs_spi_master_0/inst/data_out_reg[20]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_39M_cable_delay_tester_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFG_PS_X0Y77        BUFG_PS                      0.000     0.000 r  cable_delay_tester_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=5884, routed)        2.487     2.487    cable_delay_tester_i/clk_wiz_0/inst/clk_in1
    MMCM_X0Y3            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT1)
                                                      0.739     3.226 r  cable_delay_tester_i/clk_wiz_0/inst/mmcme4_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.313     3.539    cable_delay_tester_i/clk_wiz_0/inst/clk_39M_cable_delay_tester_clk_wiz_0_0
    BUFGCE_X0Y89         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.039     3.578 r  cable_delay_tester_i/clk_wiz_0/inst/clkout2_buf/O
    X1Y0 (CLOCK_ROOT)    net (fo=1669, routed)        2.385     5.963    cable_delay_tester_i/rhs_spi_master_0/inst/clk
    SLICE_X30Y36         FDRE                                         r  cable_delay_tester_i/rhs_spi_master_0/inst/data_out_reg[20]/C

Slack:                    inf
  Source:                 MISO_RHS
                            (input port)
  Destination:            cable_delay_tester_i/rhs_spi_master_0/inst/data_out_reg[28]/D
                            (rising edge-triggered cell FDRE clocked by clk_39M_cable_delay_tester_clk_wiz_0_0  {rise@0.000ns fall@12.816ns period=25.632ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        4.779ns  (logic 1.666ns (34.860%)  route 3.113ns (65.140%))
  Logic Levels:           4  (IBUFCTRL=1 INBUF=1 LUT3=1 LUT5=1)
  Clock Path Skew:        5.963ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.963ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.345ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.167ns
    Phase Error              (PE):    0.258ns
  Clock Net Delay (Destination): 2.385ns (routing 1.460ns, distribution 0.925ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    H11                                               0.000     0.000 r  MISO_RHS (IN)
                         net (fo=0)                   0.000     0.000    MISO_RHS_IBUF_inst/I
    H11                  INBUF (Prop_INBUF_HDIOB_M_PAD_O)
                                                      1.251     1.251 r  MISO_RHS_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     1.251    MISO_RHS_IBUF_inst/OUT
    H11                  IBUFCTRL (Prop_IBUFCTRL_HDIOB_M_I_O)
                                                      0.000     1.251 r  MISO_RHS_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=3, routed)           2.467     3.718    cable_delay_tester_i/rhs_spi_master_0/inst/MISO
    SLICE_X29Y45         LUT3 (Prop_H6LUT_SLICEM_I2_O)
                                                      0.228     3.946 r  cable_delay_tester_i/rhs_spi_master_0/inst/data_out[31]_i_2/O
                         net (fo=32, routed)          0.577     4.523    cable_delay_tester_i/rhs_spi_master_0/inst/data_out1_in[31]
    SLICE_X30Y36         LUT5 (Prop_F6LUT_SLICEL_I0_O)
                                                      0.187     4.710 r  cable_delay_tester_i/rhs_spi_master_0/inst/data_out[28]_i_1/O
                         net (fo=1, routed)           0.069     4.779    cable_delay_tester_i/rhs_spi_master_0/inst/data_out[28]_i_1_n_0
    SLICE_X30Y36         FDRE                                         r  cable_delay_tester_i/rhs_spi_master_0/inst/data_out_reg[28]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_39M_cable_delay_tester_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFG_PS_X0Y77        BUFG_PS                      0.000     0.000 r  cable_delay_tester_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=5884, routed)        2.487     2.487    cable_delay_tester_i/clk_wiz_0/inst/clk_in1
    MMCM_X0Y3            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT1)
                                                      0.739     3.226 r  cable_delay_tester_i/clk_wiz_0/inst/mmcme4_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.313     3.539    cable_delay_tester_i/clk_wiz_0/inst/clk_39M_cable_delay_tester_clk_wiz_0_0
    BUFGCE_X0Y89         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.039     3.578 r  cable_delay_tester_i/clk_wiz_0/inst/clkout2_buf/O
    X1Y0 (CLOCK_ROOT)    net (fo=1669, routed)        2.385     5.963    cable_delay_tester_i/rhs_spi_master_0/inst/clk
    SLICE_X30Y36         FDRE                                         r  cable_delay_tester_i/rhs_spi_master_0/inst/data_out_reg[28]/C

Slack:                    inf
  Source:                 MISO_RHS
                            (input port)
  Destination:            cable_delay_tester_i/rhs_spi_master_0/inst/data_out_reg[27]/D
                            (rising edge-triggered cell FDRE clocked by clk_39M_cable_delay_tester_clk_wiz_0_0  {rise@0.000ns fall@12.816ns period=25.632ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        4.775ns  (logic 1.702ns (35.647%)  route 3.073ns (64.353%))
  Logic Levels:           4  (IBUFCTRL=1 INBUF=1 LUT3=1 LUT5=1)
  Clock Path Skew:        5.956ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.956ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.345ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.167ns
    Phase Error              (PE):    0.258ns
  Clock Net Delay (Destination): 2.378ns (routing 1.460ns, distribution 0.918ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    H11                                               0.000     0.000 r  MISO_RHS (IN)
                         net (fo=0)                   0.000     0.000    MISO_RHS_IBUF_inst/I
    H11                  INBUF (Prop_INBUF_HDIOB_M_PAD_O)
                                                      1.251     1.251 r  MISO_RHS_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     1.251    MISO_RHS_IBUF_inst/OUT
    H11                  IBUFCTRL (Prop_IBUFCTRL_HDIOB_M_I_O)
                                                      0.000     1.251 r  MISO_RHS_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=3, routed)           2.467     3.718    cable_delay_tester_i/rhs_spi_master_0/inst/MISO
    SLICE_X29Y45         LUT3 (Prop_H6LUT_SLICEM_I2_O)
                                                      0.228     3.946 r  cable_delay_tester_i/rhs_spi_master_0/inst/data_out[31]_i_2/O
                         net (fo=32, routed)          0.543     4.489    cable_delay_tester_i/rhs_spi_master_0/inst/data_out1_in[31]
    SLICE_X30Y35         LUT5 (Prop_E6LUT_SLICEL_I0_O)
                                                      0.223     4.712 r  cable_delay_tester_i/rhs_spi_master_0/inst/data_out[27]_i_1/O
                         net (fo=1, routed)           0.063     4.775    cable_delay_tester_i/rhs_spi_master_0/inst/data_out[27]_i_1_n_0
    SLICE_X30Y35         FDRE                                         r  cable_delay_tester_i/rhs_spi_master_0/inst/data_out_reg[27]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_39M_cable_delay_tester_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFG_PS_X0Y77        BUFG_PS                      0.000     0.000 r  cable_delay_tester_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=5884, routed)        2.487     2.487    cable_delay_tester_i/clk_wiz_0/inst/clk_in1
    MMCM_X0Y3            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT1)
                                                      0.739     3.226 r  cable_delay_tester_i/clk_wiz_0/inst/mmcme4_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.313     3.539    cable_delay_tester_i/clk_wiz_0/inst/clk_39M_cable_delay_tester_clk_wiz_0_0
    BUFGCE_X0Y89         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.039     3.578 r  cable_delay_tester_i/clk_wiz_0/inst/clkout2_buf/O
    X1Y0 (CLOCK_ROOT)    net (fo=1669, routed)        2.378     5.956    cable_delay_tester_i/rhs_spi_master_0/inst/clk
    SLICE_X30Y35         FDRE                                         r  cable_delay_tester_i/rhs_spi_master_0/inst/data_out_reg[27]/C

Slack:                    inf
  Source:                 MISO_RHS
                            (input port)
  Destination:            cable_delay_tester_i/rhs_spi_master_0/inst/data_out_reg[6]/D
                            (rising edge-triggered cell FDRE clocked by clk_39M_cable_delay_tester_clk_wiz_0_0  {rise@0.000ns fall@12.816ns period=25.632ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        4.774ns  (logic 1.615ns (33.831%)  route 3.159ns (66.169%))
  Logic Levels:           4  (IBUFCTRL=1 INBUF=1 LUT3=1 LUT5=1)
  Clock Path Skew:        5.952ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.952ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.345ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.167ns
    Phase Error              (PE):    0.258ns
  Clock Net Delay (Destination): 2.374ns (routing 1.460ns, distribution 0.914ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    H11                                               0.000     0.000 r  MISO_RHS (IN)
                         net (fo=0)                   0.000     0.000    MISO_RHS_IBUF_inst/I
    H11                  INBUF (Prop_INBUF_HDIOB_M_PAD_O)
                                                      1.251     1.251 r  MISO_RHS_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     1.251    MISO_RHS_IBUF_inst/OUT
    H11                  IBUFCTRL (Prop_IBUFCTRL_HDIOB_M_I_O)
                                                      0.000     1.251 r  MISO_RHS_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=3, routed)           2.467     3.718    cable_delay_tester_i/rhs_spi_master_0/inst/MISO
    SLICE_X29Y45         LUT3 (Prop_H6LUT_SLICEM_I2_O)
                                                      0.228     3.946 r  cable_delay_tester_i/rhs_spi_master_0/inst/data_out[31]_i_2/O
                         net (fo=32, routed)          0.625     4.571    cable_delay_tester_i/rhs_spi_master_0/inst/data_out1_in[31]
    SLICE_X30Y34         LUT5 (Prop_D6LUT_SLICEL_I0_O)
                                                      0.136     4.707 r  cable_delay_tester_i/rhs_spi_master_0/inst/data_out[6]_i_1/O
                         net (fo=1, routed)           0.067     4.774    cable_delay_tester_i/rhs_spi_master_0/inst/data_out[6]_i_1_n_0
    SLICE_X30Y34         FDRE                                         r  cable_delay_tester_i/rhs_spi_master_0/inst/data_out_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_39M_cable_delay_tester_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFG_PS_X0Y77        BUFG_PS                      0.000     0.000 r  cable_delay_tester_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=5884, routed)        2.487     2.487    cable_delay_tester_i/clk_wiz_0/inst/clk_in1
    MMCM_X0Y3            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT1)
                                                      0.739     3.226 r  cable_delay_tester_i/clk_wiz_0/inst/mmcme4_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.313     3.539    cable_delay_tester_i/clk_wiz_0/inst/clk_39M_cable_delay_tester_clk_wiz_0_0
    BUFGCE_X0Y89         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.039     3.578 r  cable_delay_tester_i/clk_wiz_0/inst/clkout2_buf/O
    X1Y0 (CLOCK_ROOT)    net (fo=1669, routed)        2.374     5.952    cable_delay_tester_i/rhs_spi_master_0/inst/clk
    SLICE_X30Y34         FDRE                                         r  cable_delay_tester_i/rhs_spi_master_0/inst/data_out_reg[6]/C





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 MISO_RHS
                            (input port)
  Destination:            cable_delay_tester_i/rhs_spi_master_0/inst/data_out_reg[15]/D
                            (rising edge-triggered cell FDRE clocked by clk_39M_cable_delay_tester_clk_wiz_0_0  {rise@0.000ns fall@12.816ns period=25.632ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        2.333ns  (logic 1.184ns (50.745%)  route 1.149ns (49.255%))
  Logic Levels:           4  (IBUFCTRL=1 INBUF=1 LUT3=1 LUT5=1)
  Clock Path Skew:        3.381ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.381ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Net Delay (Destination): 1.581ns (routing 0.959ns, distribution 0.622ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    H11                                               0.000     0.000 r  MISO_RHS (IN)
                         net (fo=0)                   0.000     0.000    MISO_RHS_IBUF_inst/I
    H11                  INBUF (Prop_INBUF_HDIOB_M_PAD_O)
                                                      1.058     1.058 r  MISO_RHS_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     1.058    MISO_RHS_IBUF_inst/OUT
    H11                  IBUFCTRL (Prop_IBUFCTRL_HDIOB_M_I_O)
                                                      0.000     1.058 r  MISO_RHS_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=3, routed)           1.057     2.115    cable_delay_tester_i/rhs_spi_master_0/inst/MISO
    SLICE_X29Y45         LUT3 (Prop_H6LUT_SLICEM_I2_O)
                                                      0.106     2.221 r  cable_delay_tester_i/rhs_spi_master_0/inst/data_out[31]_i_2/O
                         net (fo=32, routed)          0.074     2.295    cable_delay_tester_i/rhs_spi_master_0/inst/data_out1_in[31]
    SLICE_X30Y41         LUT5 (Prop_G6LUT_SLICEL_I0_O)
                                                      0.020     2.315 r  cable_delay_tester_i/rhs_spi_master_0/inst/data_out[15]_i_1/O
                         net (fo=1, routed)           0.018     2.333    cable_delay_tester_i/rhs_spi_master_0/inst/data_out[15]_i_1_n_0
    SLICE_X30Y41         FDRE                                         r  cable_delay_tester_i/rhs_spi_master_0/inst/data_out_reg[15]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_39M_cable_delay_tester_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFG_PS_X0Y77        BUFG_PS                      0.000     0.000 r  cable_delay_tester_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=5884, routed)        1.645     1.645    cable_delay_tester_i/clk_wiz_0/inst/clk_in1
    MMCM_X0Y3            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT1)
                                                     -0.079     1.566 r  cable_delay_tester_i/clk_wiz_0/inst/mmcme4_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.208     1.774    cable_delay_tester_i/clk_wiz_0/inst/clk_39M_cable_delay_tester_clk_wiz_0_0
    BUFGCE_X0Y89         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.026     1.800 r  cable_delay_tester_i/clk_wiz_0/inst/clkout2_buf/O
    X1Y0 (CLOCK_ROOT)    net (fo=1669, routed)        1.581     3.381    cable_delay_tester_i/rhs_spi_master_0/inst/clk
    SLICE_X30Y41         FDRE                                         r  cable_delay_tester_i/rhs_spi_master_0/inst/data_out_reg[15]/C

Slack:                    inf
  Source:                 MISO_RHS
                            (input port)
  Destination:            cable_delay_tester_i/rhs_spi_master_0/inst/data_out_reg[11]/D
                            (rising edge-triggered cell FDRE clocked by clk_39M_cable_delay_tester_clk_wiz_0_0  {rise@0.000ns fall@12.816ns period=25.632ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        2.356ns  (logic 1.201ns (50.973%)  route 1.155ns (49.027%))
  Logic Levels:           4  (IBUFCTRL=1 INBUF=1 LUT3=1 LUT5=1)
  Clock Path Skew:        3.384ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.384ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Net Delay (Destination): 1.584ns (routing 0.959ns, distribution 0.625ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    H11                                               0.000     0.000 r  MISO_RHS (IN)
                         net (fo=0)                   0.000     0.000    MISO_RHS_IBUF_inst/I
    H11                  INBUF (Prop_INBUF_HDIOB_M_PAD_O)
                                                      1.058     1.058 r  MISO_RHS_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     1.058    MISO_RHS_IBUF_inst/OUT
    H11                  IBUFCTRL (Prop_IBUFCTRL_HDIOB_M_I_O)
                                                      0.000     1.058 r  MISO_RHS_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=3, routed)           1.057     2.115    cable_delay_tester_i/rhs_spi_master_0/inst/MISO
    SLICE_X29Y45         LUT3 (Prop_H6LUT_SLICEM_I2_O)
                                                      0.106     2.221 r  cable_delay_tester_i/rhs_spi_master_0/inst/data_out[31]_i_2/O
                         net (fo=32, routed)          0.077     2.298    cable_delay_tester_i/rhs_spi_master_0/inst/data_out1_in[31]
    SLICE_X29Y39         LUT5 (Prop_E6LUT_SLICEM_I0_O)
                                                      0.037     2.335 r  cable_delay_tester_i/rhs_spi_master_0/inst/data_out[11]_i_1/O
                         net (fo=1, routed)           0.021     2.356    cable_delay_tester_i/rhs_spi_master_0/inst/data_out[11]_i_1_n_0
    SLICE_X29Y39         FDRE                                         r  cable_delay_tester_i/rhs_spi_master_0/inst/data_out_reg[11]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_39M_cable_delay_tester_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFG_PS_X0Y77        BUFG_PS                      0.000     0.000 r  cable_delay_tester_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=5884, routed)        1.645     1.645    cable_delay_tester_i/clk_wiz_0/inst/clk_in1
    MMCM_X0Y3            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT1)
                                                     -0.079     1.566 r  cable_delay_tester_i/clk_wiz_0/inst/mmcme4_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.208     1.774    cable_delay_tester_i/clk_wiz_0/inst/clk_39M_cable_delay_tester_clk_wiz_0_0
    BUFGCE_X0Y89         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.026     1.800 r  cable_delay_tester_i/clk_wiz_0/inst/clkout2_buf/O
    X1Y0 (CLOCK_ROOT)    net (fo=1669, routed)        1.584     3.384    cable_delay_tester_i/rhs_spi_master_0/inst/clk
    SLICE_X29Y39         FDRE                                         r  cable_delay_tester_i/rhs_spi_master_0/inst/data_out_reg[11]/C

Slack:                    inf
  Source:                 MISO_RHS
                            (input port)
  Destination:            cable_delay_tester_i/rhs_spi_master_0/inst/data_out_reg[24]/D
                            (rising edge-triggered cell FDRE clocked by clk_39M_cable_delay_tester_clk_wiz_0_0  {rise@0.000ns fall@12.816ns period=25.632ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        2.408ns  (logic 1.254ns (52.072%)  route 1.154ns (47.928%))
  Logic Levels:           4  (IBUFCTRL=1 INBUF=1 LUT3=1 LUT5=1)
  Clock Path Skew:        3.381ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.381ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Net Delay (Destination): 1.581ns (routing 0.959ns, distribution 0.622ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    H11                                               0.000     0.000 r  MISO_RHS (IN)
                         net (fo=0)                   0.000     0.000    MISO_RHS_IBUF_inst/I
    H11                  INBUF (Prop_INBUF_HDIOB_M_PAD_O)
                                                      1.058     1.058 r  MISO_RHS_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     1.058    MISO_RHS_IBUF_inst/OUT
    H11                  IBUFCTRL (Prop_IBUFCTRL_HDIOB_M_I_O)
                                                      0.000     1.058 r  MISO_RHS_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=3, routed)           1.057     2.115    cable_delay_tester_i/rhs_spi_master_0/inst/MISO
    SLICE_X29Y45         LUT3 (Prop_H6LUT_SLICEM_I2_O)
                                                      0.106     2.221 r  cable_delay_tester_i/rhs_spi_master_0/inst/data_out[31]_i_2/O
                         net (fo=32, routed)          0.078     2.299    cable_delay_tester_i/rhs_spi_master_0/inst/data_out1_in[31]
    SLICE_X30Y41         LUT5 (Prop_H6LUT_SLICEL_I0_O)
                                                      0.090     2.389 r  cable_delay_tester_i/rhs_spi_master_0/inst/data_out[24]_i_1/O
                         net (fo=1, routed)           0.019     2.408    cable_delay_tester_i/rhs_spi_master_0/inst/data_out[24]_i_1_n_0
    SLICE_X30Y41         FDRE                                         r  cable_delay_tester_i/rhs_spi_master_0/inst/data_out_reg[24]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_39M_cable_delay_tester_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFG_PS_X0Y77        BUFG_PS                      0.000     0.000 r  cable_delay_tester_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=5884, routed)        1.645     1.645    cable_delay_tester_i/clk_wiz_0/inst/clk_in1
    MMCM_X0Y3            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT1)
                                                     -0.079     1.566 r  cable_delay_tester_i/clk_wiz_0/inst/mmcme4_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.208     1.774    cable_delay_tester_i/clk_wiz_0/inst/clk_39M_cable_delay_tester_clk_wiz_0_0
    BUFGCE_X0Y89         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.026     1.800 r  cable_delay_tester_i/clk_wiz_0/inst/clkout2_buf/O
    X1Y0 (CLOCK_ROOT)    net (fo=1669, routed)        1.581     3.381    cable_delay_tester_i/rhs_spi_master_0/inst/clk
    SLICE_X30Y41         FDRE                                         r  cable_delay_tester_i/rhs_spi_master_0/inst/data_out_reg[24]/C

Slack:                    inf
  Source:                 MISO_RHS
                            (input port)
  Destination:            cable_delay_tester_i/rhs_spi_master_0/inst/data_out_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by clk_39M_cable_delay_tester_clk_wiz_0_0  {rise@0.000ns fall@12.816ns period=25.632ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        2.423ns  (logic 1.231ns (50.798%)  route 1.192ns (49.202%))
  Logic Levels:           4  (IBUFCTRL=1 INBUF=1 LUT3=1 LUT5=1)
  Clock Path Skew:        3.389ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.389ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Net Delay (Destination): 1.589ns (routing 0.959ns, distribution 0.630ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    H11                                               0.000     0.000 r  MISO_RHS (IN)
                         net (fo=0)                   0.000     0.000    MISO_RHS_IBUF_inst/I
    H11                  INBUF (Prop_INBUF_HDIOB_M_PAD_O)
                                                      1.058     1.058 r  MISO_RHS_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     1.058    MISO_RHS_IBUF_inst/OUT
    H11                  IBUFCTRL (Prop_IBUFCTRL_HDIOB_M_I_O)
                                                      0.000     1.058 r  MISO_RHS_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=3, routed)           1.057     2.115    cable_delay_tester_i/rhs_spi_master_0/inst/MISO
    SLICE_X29Y45         LUT3 (Prop_H6LUT_SLICEM_I2_O)
                                                      0.106     2.221 r  cable_delay_tester_i/rhs_spi_master_0/inst/data_out[31]_i_2/O
                         net (fo=32, routed)          0.116     2.336    cable_delay_tester_i/rhs_spi_master_0/inst/data_out1_in[31]
    SLICE_X29Y37         LUT5 (Prop_A6LUT_SLICEM_I0_O)
                                                      0.067     2.403 r  cable_delay_tester_i/rhs_spi_master_0/inst/data_out[2]_i_1/O
                         net (fo=1, routed)           0.020     2.423    cable_delay_tester_i/rhs_spi_master_0/inst/data_out[2]_i_1_n_0
    SLICE_X29Y37         FDRE                                         r  cable_delay_tester_i/rhs_spi_master_0/inst/data_out_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_39M_cable_delay_tester_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFG_PS_X0Y77        BUFG_PS                      0.000     0.000 r  cable_delay_tester_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=5884, routed)        1.645     1.645    cable_delay_tester_i/clk_wiz_0/inst/clk_in1
    MMCM_X0Y3            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT1)
                                                     -0.079     1.566 r  cable_delay_tester_i/clk_wiz_0/inst/mmcme4_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.208     1.774    cable_delay_tester_i/clk_wiz_0/inst/clk_39M_cable_delay_tester_clk_wiz_0_0
    BUFGCE_X0Y89         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.026     1.800 r  cable_delay_tester_i/clk_wiz_0/inst/clkout2_buf/O
    X1Y0 (CLOCK_ROOT)    net (fo=1669, routed)        1.589     3.389    cable_delay_tester_i/rhs_spi_master_0/inst/clk
    SLICE_X29Y37         FDRE                                         r  cable_delay_tester_i/rhs_spi_master_0/inst/data_out_reg[2]/C

Slack:                    inf
  Source:                 MISO_RHS
                            (input port)
  Destination:            cable_delay_tester_i/rhs_spi_master_0/inst/data_out_reg[22]/D
                            (rising edge-triggered cell FDRE clocked by clk_39M_cable_delay_tester_clk_wiz_0_0  {rise@0.000ns fall@12.816ns period=25.632ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        2.426ns  (logic 1.202ns (49.543%)  route 1.224ns (50.457%))
  Logic Levels:           4  (IBUFCTRL=1 INBUF=1 LUT3=1 LUT5=1)
  Clock Path Skew:        3.384ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.384ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Net Delay (Destination): 1.584ns (routing 0.959ns, distribution 0.625ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    H11                                               0.000     0.000 r  MISO_RHS (IN)
                         net (fo=0)                   0.000     0.000    MISO_RHS_IBUF_inst/I
    H11                  INBUF (Prop_INBUF_HDIOB_M_PAD_O)
                                                      1.058     1.058 r  MISO_RHS_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     1.058    MISO_RHS_IBUF_inst/OUT
    H11                  IBUFCTRL (Prop_IBUFCTRL_HDIOB_M_I_O)
                                                      0.000     1.058 r  MISO_RHS_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=3, routed)           1.057     2.115    cable_delay_tester_i/rhs_spi_master_0/inst/MISO
    SLICE_X29Y45         LUT3 (Prop_H6LUT_SLICEM_I2_O)
                                                      0.106     2.221 r  cable_delay_tester_i/rhs_spi_master_0/inst/data_out[31]_i_2/O
                         net (fo=32, routed)          0.148     2.369    cable_delay_tester_i/rhs_spi_master_0/inst/data_out1_in[31]
    SLICE_X30Y37         LUT5 (Prop_H6LUT_SLICEL_I0_O)
                                                      0.038     2.407 r  cable_delay_tester_i/rhs_spi_master_0/inst/data_out[22]_i_1/O
                         net (fo=1, routed)           0.019     2.426    cable_delay_tester_i/rhs_spi_master_0/inst/data_out[22]_i_1_n_0
    SLICE_X30Y37         FDRE                                         r  cable_delay_tester_i/rhs_spi_master_0/inst/data_out_reg[22]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_39M_cable_delay_tester_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFG_PS_X0Y77        BUFG_PS                      0.000     0.000 r  cable_delay_tester_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=5884, routed)        1.645     1.645    cable_delay_tester_i/clk_wiz_0/inst/clk_in1
    MMCM_X0Y3            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT1)
                                                     -0.079     1.566 r  cable_delay_tester_i/clk_wiz_0/inst/mmcme4_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.208     1.774    cable_delay_tester_i/clk_wiz_0/inst/clk_39M_cable_delay_tester_clk_wiz_0_0
    BUFGCE_X0Y89         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.026     1.800 r  cable_delay_tester_i/clk_wiz_0/inst/clkout2_buf/O
    X1Y0 (CLOCK_ROOT)    net (fo=1669, routed)        1.584     3.384    cable_delay_tester_i/rhs_spi_master_0/inst/clk
    SLICE_X30Y37         FDRE                                         r  cable_delay_tester_i/rhs_spi_master_0/inst/data_out_reg[22]/C

Slack:                    inf
  Source:                 MISO_RHS
                            (input port)
  Destination:            cable_delay_tester_i/rhs_spi_master_0/inst/data_out_reg[25]/D
                            (rising edge-triggered cell FDRE clocked by clk_39M_cable_delay_tester_clk_wiz_0_0  {rise@0.000ns fall@12.816ns period=25.632ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        2.428ns  (logic 1.240ns (51.063%)  route 1.188ns (48.937%))
  Logic Levels:           4  (IBUFCTRL=1 INBUF=1 LUT3=1 LUT5=1)
  Clock Path Skew:        3.382ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.382ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Net Delay (Destination): 1.582ns (routing 0.959ns, distribution 0.623ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    H11                                               0.000     0.000 r  MISO_RHS (IN)
                         net (fo=0)                   0.000     0.000    MISO_RHS_IBUF_inst/I
    H11                  INBUF (Prop_INBUF_HDIOB_M_PAD_O)
                                                      1.058     1.058 r  MISO_RHS_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     1.058    MISO_RHS_IBUF_inst/OUT
    H11                  IBUFCTRL (Prop_IBUFCTRL_HDIOB_M_I_O)
                                                      0.000     1.058 r  MISO_RHS_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=3, routed)           1.057     2.115    cable_delay_tester_i/rhs_spi_master_0/inst/MISO
    SLICE_X29Y45         LUT3 (Prop_H6LUT_SLICEM_I2_O)
                                                      0.106     2.221 r  cable_delay_tester_i/rhs_spi_master_0/inst/data_out[31]_i_2/O
                         net (fo=32, routed)          0.113     2.333    cable_delay_tester_i/rhs_spi_master_0/inst/data_out1_in[31]
    SLICE_X30Y40         LUT5 (Prop_C6LUT_SLICEL_I0_O)
                                                      0.076     2.409 r  cable_delay_tester_i/rhs_spi_master_0/inst/data_out[25]_i_1/O
                         net (fo=1, routed)           0.019     2.428    cable_delay_tester_i/rhs_spi_master_0/inst/data_out[25]_i_1_n_0
    SLICE_X30Y40         FDRE                                         r  cable_delay_tester_i/rhs_spi_master_0/inst/data_out_reg[25]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_39M_cable_delay_tester_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFG_PS_X0Y77        BUFG_PS                      0.000     0.000 r  cable_delay_tester_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=5884, routed)        1.645     1.645    cable_delay_tester_i/clk_wiz_0/inst/clk_in1
    MMCM_X0Y3            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT1)
                                                     -0.079     1.566 r  cable_delay_tester_i/clk_wiz_0/inst/mmcme4_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.208     1.774    cable_delay_tester_i/clk_wiz_0/inst/clk_39M_cable_delay_tester_clk_wiz_0_0
    BUFGCE_X0Y89         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.026     1.800 r  cable_delay_tester_i/clk_wiz_0/inst/clkout2_buf/O
    X1Y0 (CLOCK_ROOT)    net (fo=1669, routed)        1.582     3.382    cable_delay_tester_i/rhs_spi_master_0/inst/clk
    SLICE_X30Y40         FDRE                                         r  cable_delay_tester_i/rhs_spi_master_0/inst/data_out_reg[25]/C

Slack:                    inf
  Source:                 MISO_RHS
                            (input port)
  Destination:            cable_delay_tester_i/rhs_spi_master_0/inst/data_out_reg[14]/D
                            (rising edge-triggered cell FDRE clocked by clk_39M_cable_delay_tester_clk_wiz_0_0  {rise@0.000ns fall@12.816ns period=25.632ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        2.429ns  (logic 1.241ns (51.083%)  route 1.188ns (48.917%))
  Logic Levels:           4  (IBUFCTRL=1 INBUF=1 LUT3=1 LUT5=1)
  Clock Path Skew:        3.382ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.382ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Net Delay (Destination): 1.582ns (routing 0.959ns, distribution 0.623ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    H11                                               0.000     0.000 r  MISO_RHS (IN)
                         net (fo=0)                   0.000     0.000    MISO_RHS_IBUF_inst/I
    H11                  INBUF (Prop_INBUF_HDIOB_M_PAD_O)
                                                      1.058     1.058 r  MISO_RHS_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     1.058    MISO_RHS_IBUF_inst/OUT
    H11                  IBUFCTRL (Prop_IBUFCTRL_HDIOB_M_I_O)
                                                      0.000     1.058 r  MISO_RHS_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=3, routed)           1.057     2.115    cable_delay_tester_i/rhs_spi_master_0/inst/MISO
    SLICE_X29Y45         LUT3 (Prop_H6LUT_SLICEM_I2_O)
                                                      0.106     2.221 r  cable_delay_tester_i/rhs_spi_master_0/inst/data_out[31]_i_2/O
                         net (fo=32, routed)          0.114     2.334    cable_delay_tester_i/rhs_spi_master_0/inst/data_out1_in[31]
    SLICE_X30Y40         LUT5 (Prop_D6LUT_SLICEL_I0_O)
                                                      0.077     2.411 r  cable_delay_tester_i/rhs_spi_master_0/inst/data_out[14]_i_1/O
                         net (fo=1, routed)           0.018     2.429    cable_delay_tester_i/rhs_spi_master_0/inst/data_out[14]_i_1_n_0
    SLICE_X30Y40         FDRE                                         r  cable_delay_tester_i/rhs_spi_master_0/inst/data_out_reg[14]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_39M_cable_delay_tester_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFG_PS_X0Y77        BUFG_PS                      0.000     0.000 r  cable_delay_tester_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=5884, routed)        1.645     1.645    cable_delay_tester_i/clk_wiz_0/inst/clk_in1
    MMCM_X0Y3            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT1)
                                                     -0.079     1.566 r  cable_delay_tester_i/clk_wiz_0/inst/mmcme4_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.208     1.774    cable_delay_tester_i/clk_wiz_0/inst/clk_39M_cable_delay_tester_clk_wiz_0_0
    BUFGCE_X0Y89         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.026     1.800 r  cable_delay_tester_i/clk_wiz_0/inst/clkout2_buf/O
    X1Y0 (CLOCK_ROOT)    net (fo=1669, routed)        1.582     3.382    cable_delay_tester_i/rhs_spi_master_0/inst/clk
    SLICE_X30Y40         FDRE                                         r  cable_delay_tester_i/rhs_spi_master_0/inst/data_out_reg[14]/C

Slack:                    inf
  Source:                 MISO_RHS
                            (input port)
  Destination:            cable_delay_tester_i/rhs_spi_master_0/inst/data_out_reg[10]/D
                            (rising edge-triggered cell FDRE clocked by clk_39M_cable_delay_tester_clk_wiz_0_0  {rise@0.000ns fall@12.816ns period=25.632ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        2.434ns  (logic 1.268ns (52.089%)  route 1.166ns (47.911%))
  Logic Levels:           4  (IBUFCTRL=1 INBUF=1 LUT3=1 LUT5=1)
  Clock Path Skew:        3.391ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.391ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Net Delay (Destination): 1.591ns (routing 0.959ns, distribution 0.632ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    H11                                               0.000     0.000 r  MISO_RHS (IN)
                         net (fo=0)                   0.000     0.000    MISO_RHS_IBUF_inst/I
    H11                  INBUF (Prop_INBUF_HDIOB_M_PAD_O)
                                                      1.058     1.058 r  MISO_RHS_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     1.058    MISO_RHS_IBUF_inst/OUT
    H11                  IBUFCTRL (Prop_IBUFCTRL_HDIOB_M_I_O)
                                                      0.000     1.058 r  MISO_RHS_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=3, routed)           1.057     2.115    cable_delay_tester_i/rhs_spi_master_0/inst/MISO
    SLICE_X29Y45         LUT3 (Prop_H6LUT_SLICEM_I2_O)
                                                      0.106     2.221 r  cable_delay_tester_i/rhs_spi_master_0/inst/data_out[31]_i_2/O
                         net (fo=32, routed)          0.086     2.306    cable_delay_tester_i/rhs_spi_master_0/inst/data_out1_in[31]
    SLICE_X29Y40         LUT5 (Prop_B6LUT_SLICEM_I0_O)
                                                      0.104     2.410 r  cable_delay_tester_i/rhs_spi_master_0/inst/data_out[10]_i_1/O
                         net (fo=1, routed)           0.024     2.434    cable_delay_tester_i/rhs_spi_master_0/inst/data_out[10]_i_1_n_0
    SLICE_X29Y40         FDRE                                         r  cable_delay_tester_i/rhs_spi_master_0/inst/data_out_reg[10]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_39M_cable_delay_tester_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFG_PS_X0Y77        BUFG_PS                      0.000     0.000 r  cable_delay_tester_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=5884, routed)        1.645     1.645    cable_delay_tester_i/clk_wiz_0/inst/clk_in1
    MMCM_X0Y3            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT1)
                                                     -0.079     1.566 r  cable_delay_tester_i/clk_wiz_0/inst/mmcme4_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.208     1.774    cable_delay_tester_i/clk_wiz_0/inst/clk_39M_cable_delay_tester_clk_wiz_0_0
    BUFGCE_X0Y89         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.026     1.800 r  cable_delay_tester_i/clk_wiz_0/inst/clkout2_buf/O
    X1Y0 (CLOCK_ROOT)    net (fo=1669, routed)        1.591     3.391    cable_delay_tester_i/rhs_spi_master_0/inst/clk
    SLICE_X29Y40         FDRE                                         r  cable_delay_tester_i/rhs_spi_master_0/inst/data_out_reg[10]/C

Slack:                    inf
  Source:                 MISO_RHS
                            (input port)
  Destination:            cable_delay_tester_i/rhs_spi_master_0/inst/data_out_reg[30]/D
                            (rising edge-triggered cell FDRE clocked by clk_39M_cable_delay_tester_clk_wiz_0_0  {rise@0.000ns fall@12.816ns period=25.632ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        2.440ns  (logic 1.232ns (50.496%)  route 1.208ns (49.504%))
  Logic Levels:           4  (IBUFCTRL=1 INBUF=1 LUT3=1 LUT5=1)
  Clock Path Skew:        3.375ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.375ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Net Delay (Destination): 1.575ns (routing 0.959ns, distribution 0.616ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    H11                                               0.000     0.000 r  MISO_RHS (IN)
                         net (fo=0)                   0.000     0.000    MISO_RHS_IBUF_inst/I
    H11                  INBUF (Prop_INBUF_HDIOB_M_PAD_O)
                                                      1.058     1.058 r  MISO_RHS_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     1.058    MISO_RHS_IBUF_inst/OUT
    H11                  IBUFCTRL (Prop_IBUFCTRL_HDIOB_M_I_O)
                                                      0.000     1.058 r  MISO_RHS_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=3, routed)           1.057     2.115    cable_delay_tester_i/rhs_spi_master_0/inst/MISO
    SLICE_X29Y45         LUT3 (Prop_H6LUT_SLICEM_I2_O)
                                                      0.106     2.221 r  cable_delay_tester_i/rhs_spi_master_0/inst/data_out[31]_i_2/O
                         net (fo=32, routed)          0.134     2.355    cable_delay_tester_i/rhs_spi_master_0/inst/data_out1_in[31]
    SLICE_X30Y38         LUT5 (Prop_B6LUT_SLICEL_I0_O)
                                                      0.068     2.423 r  cable_delay_tester_i/rhs_spi_master_0/inst/data_out[30]_i_1/O
                         net (fo=1, routed)           0.017     2.440    cable_delay_tester_i/rhs_spi_master_0/inst/data_out[30]_i_1_n_0
    SLICE_X30Y38         FDRE                                         r  cable_delay_tester_i/rhs_spi_master_0/inst/data_out_reg[30]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_39M_cable_delay_tester_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFG_PS_X0Y77        BUFG_PS                      0.000     0.000 r  cable_delay_tester_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=5884, routed)        1.645     1.645    cable_delay_tester_i/clk_wiz_0/inst/clk_in1
    MMCM_X0Y3            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT1)
                                                     -0.079     1.566 r  cable_delay_tester_i/clk_wiz_0/inst/mmcme4_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.208     1.774    cable_delay_tester_i/clk_wiz_0/inst/clk_39M_cable_delay_tester_clk_wiz_0_0
    BUFGCE_X0Y89         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.026     1.800 r  cable_delay_tester_i/clk_wiz_0/inst/clkout2_buf/O
    X1Y0 (CLOCK_ROOT)    net (fo=1669, routed)        1.575     3.375    cable_delay_tester_i/rhs_spi_master_0/inst/clk
    SLICE_X30Y38         FDRE                                         r  cable_delay_tester_i/rhs_spi_master_0/inst/data_out_reg[30]/C

Slack:                    inf
  Source:                 MISO_RHS
                            (input port)
  Destination:            cable_delay_tester_i/rhs_spi_master_0/inst/data_out_reg[31]/D
                            (rising edge-triggered cell FDRE clocked by clk_39M_cable_delay_tester_clk_wiz_0_0  {rise@0.000ns fall@12.816ns period=25.632ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        2.441ns  (logic 1.231ns (50.434%)  route 1.210ns (49.566%))
  Logic Levels:           4  (IBUFCTRL=1 INBUF=1 LUT3=1 LUT5=1)
  Clock Path Skew:        3.375ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.375ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Net Delay (Destination): 1.575ns (routing 0.959ns, distribution 0.616ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    H11                                               0.000     0.000 r  MISO_RHS (IN)
                         net (fo=0)                   0.000     0.000    MISO_RHS_IBUF_inst/I
    H11                  INBUF (Prop_INBUF_HDIOB_M_PAD_O)
                                                      1.058     1.058 r  MISO_RHS_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     1.058    MISO_RHS_IBUF_inst/OUT
    H11                  IBUFCTRL (Prop_IBUFCTRL_HDIOB_M_I_O)
                                                      0.000     1.058 r  MISO_RHS_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=3, routed)           1.057     2.115    cable_delay_tester_i/rhs_spi_master_0/inst/MISO
    SLICE_X29Y45         LUT3 (Prop_H6LUT_SLICEM_I2_O)
                                                      0.106     2.221 r  cable_delay_tester_i/rhs_spi_master_0/inst/data_out[31]_i_2/O
                         net (fo=32, routed)          0.135     2.356    cable_delay_tester_i/rhs_spi_master_0/inst/data_out1_in[31]
    SLICE_X30Y38         LUT5 (Prop_A6LUT_SLICEL_I0_O)
                                                      0.067     2.423 r  cable_delay_tester_i/rhs_spi_master_0/inst/data_out[31]_i_1/O
                         net (fo=1, routed)           0.018     2.441    cable_delay_tester_i/rhs_spi_master_0/inst/data_out[31]_i_1_n_0
    SLICE_X30Y38         FDRE                                         r  cable_delay_tester_i/rhs_spi_master_0/inst/data_out_reg[31]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_39M_cable_delay_tester_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFG_PS_X0Y77        BUFG_PS                      0.000     0.000 r  cable_delay_tester_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=5884, routed)        1.645     1.645    cable_delay_tester_i/clk_wiz_0/inst/clk_in1
    MMCM_X0Y3            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT1)
                                                     -0.079     1.566 r  cable_delay_tester_i/clk_wiz_0/inst/mmcme4_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.208     1.774    cable_delay_tester_i/clk_wiz_0/inst/clk_39M_cable_delay_tester_clk_wiz_0_0
    BUFGCE_X0Y89         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.026     1.800 r  cable_delay_tester_i/clk_wiz_0/inst/clkout2_buf/O
    X1Y0 (CLOCK_ROOT)    net (fo=1669, routed)        1.575     3.375    cable_delay_tester_i/rhs_spi_master_0/inst/clk
    SLICE_X30Y38         FDRE                                         r  cable_delay_tester_i/rhs_spi_master_0/inst/data_out_reg[31]/C





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  
  To Clock:  clk_pl_0

Max Delay             4 Endpoints
Min Delay             4 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 MISO_RHS
                            (input port)
  Destination:            cable_delay_tester_i/ila_rhs/inst/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[2].U_M/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/probeDelay1_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        4.017ns  (logic 1.476ns (36.743%)  route 2.541ns (63.257%))
  Logic Levels:           3  (IBUFCTRL=1 INBUF=1 LUT2=1)
  Clock Path Skew:        2.823ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.823ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.127ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.250ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Destination): 2.607ns (routing 1.434ns, distribution 1.173ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    H11                                               0.000     0.000 r  MISO_RHS (IN)
                         net (fo=0)                   0.000     0.000    MISO_RHS_IBUF_inst/I
    H11                  INBUF (Prop_INBUF_HDIOB_M_PAD_O)
                                                      1.251     1.251 r  MISO_RHS_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     1.251    MISO_RHS_IBUF_inst/OUT
    H11                  IBUFCTRL (Prop_IBUFCTRL_HDIOB_M_I_O)
                                                      0.000     1.251 r  MISO_RHS_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=3, routed)           2.474     3.725    cable_delay_tester_i/ila_rhs/inst/ila_core_inst/u_trig/U_TM/TRIGGER_I[64]
    SLICE_X30Y48         LUT2 (Prop_A6LUT_SLICEL_I0_O)
                                                      0.225     3.950 r  cable_delay_tester_i/ila_rhs/inst/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[2].U_M_i_1/O
                         net (fo=1, routed)           0.067     4.017    cable_delay_tester_i/ila_rhs/inst/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[2].U_M/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/PROBES_I[0]
    SLICE_X30Y48         FDRE                                         r  cable_delay_tester_i/ila_rhs/inst/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[2].U_M/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/probeDelay1_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  cable_delay_tester_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.181     0.181    cable_delay_tester_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y77        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.035     0.216 r  cable_delay_tester_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X1Y1 (CLOCK_ROOT)    net (fo=5884, routed)        2.607     2.823    cable_delay_tester_i/ila_rhs/inst/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[2].U_M/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/CLK_I
    SLICE_X30Y48         FDRE                                         r  cable_delay_tester_i/ila_rhs/inst/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[2].U_M/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/probeDelay1_reg[0]/C

Slack:                    inf
  Source:                 MISO_RHD
                            (input port)
  Destination:            cable_delay_tester_i/ila_rhd/inst/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[7].U_M/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/probeDelay1_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        3.884ns  (logic 1.415ns (36.434%)  route 2.469ns (63.566%))
  Logic Levels:           3  (IBUFCTRL=1 INBUF=1 LUT2=1)
  Clock Path Skew:        3.027ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.027ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.127ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.250ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Destination): 2.811ns (routing 1.434ns, distribution 1.377ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    K13                                               0.000     0.000 r  MISO_RHD (IN)
                         net (fo=0)                   0.000     0.000    MISO_RHD_IBUF_inst/I
    K13                  INBUF (Prop_INBUF_HDIOB_M_PAD_O)
                                                      1.258     1.258 r  MISO_RHD_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     1.258    MISO_RHD_IBUF_inst/OUT
    K13                  IBUFCTRL (Prop_IBUFCTRL_HDIOB_M_I_O)
                                                      0.000     1.258 r  MISO_RHD_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=3, routed)           2.432     3.690    cable_delay_tester_i/ila_rhd/inst/ila_core_inst/u_trig/U_TM/TRIGGER_I[37]
    SLICE_X31Y59         LUT2 (Prop_E5LUT_SLICEM_I0_O)
                                                      0.157     3.847 r  cable_delay_tester_i/ila_rhd/inst/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[7].U_M_i_1/O
                         net (fo=1, routed)           0.037     3.884    cable_delay_tester_i/ila_rhd/inst/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[7].U_M/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/PROBES_I[0]
    SLICE_X31Y59         FDRE                                         r  cable_delay_tester_i/ila_rhd/inst/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[7].U_M/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/probeDelay1_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  cable_delay_tester_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.181     0.181    cable_delay_tester_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y77        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.035     0.216 r  cable_delay_tester_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X1Y1 (CLOCK_ROOT)    net (fo=5884, routed)        2.811     3.027    cable_delay_tester_i/ila_rhd/inst/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[7].U_M/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/CLK_I
    SLICE_X31Y59         FDRE                                         r  cable_delay_tester_i/ila_rhd/inst/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[7].U_M/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/probeDelay1_reg[0]/C

Slack:                    inf
  Source:                 MISO_RHS
                            (input port)
  Destination:            cable_delay_tester_i/ila_rhs/inst/ila_core_inst/shifted_data_in_reg[7][64]_srl8_srlopt/D
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        3.754ns  (logic 1.251ns (33.322%)  route 2.503ns (66.678%))
  Logic Levels:           2  (IBUFCTRL=1 INBUF=1)
  Clock Path Skew:        2.829ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.829ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.127ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.250ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Destination): 2.613ns (routing 1.434ns, distribution 1.179ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    H11                                               0.000     0.000 r  MISO_RHS (IN)
                         net (fo=0)                   0.000     0.000    MISO_RHS_IBUF_inst/I
    H11                  INBUF (Prop_INBUF_HDIOB_M_PAD_O)
                                                      1.251     1.251 r  MISO_RHS_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     1.251    MISO_RHS_IBUF_inst/OUT
    H11                  IBUFCTRL (Prop_IBUFCTRL_HDIOB_M_I_O)
                                                      0.000     1.251 r  MISO_RHS_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=3, routed)           2.503     3.754    cable_delay_tester_i/ila_rhs/inst/ila_core_inst/TRIGGER_I[64]
    SLICE_X30Y54         FDRE                                         r  cable_delay_tester_i/ila_rhs/inst/ila_core_inst/shifted_data_in_reg[7][64]_srl8_srlopt/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  cable_delay_tester_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.181     0.181    cable_delay_tester_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y77        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.035     0.216 r  cable_delay_tester_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X1Y1 (CLOCK_ROOT)    net (fo=5884, routed)        2.613     2.829    cable_delay_tester_i/ila_rhs/inst/ila_core_inst/DESIGN_CLK_I
    SLICE_X30Y54         FDRE                                         r  cable_delay_tester_i/ila_rhs/inst/ila_core_inst/shifted_data_in_reg[7][64]_srl8_srlopt/C

Slack:                    inf
  Source:                 MISO_RHD
                            (input port)
  Destination:            cable_delay_tester_i/ila_rhd/inst/ila_core_inst/shifted_data_in_reg[7][37]_srl8/D
                            (rising edge-triggered cell SRL16E clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        3.620ns  (logic 1.258ns (34.759%)  route 2.361ns (65.241%))
  Logic Levels:           2  (IBUFCTRL=1 INBUF=1)
  Clock Path Skew:        3.212ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.212ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.127ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.250ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Destination): 2.996ns (routing 1.434ns, distribution 1.562ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    K13                                               0.000     0.000 r  MISO_RHD (IN)
                         net (fo=0)                   0.000     0.000    MISO_RHD_IBUF_inst/I
    K13                  INBUF (Prop_INBUF_HDIOB_M_PAD_O)
                                                      1.258     1.258 r  MISO_RHD_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     1.258    MISO_RHD_IBUF_inst/OUT
    K13                  IBUFCTRL (Prop_IBUFCTRL_HDIOB_M_I_O)
                                                      0.000     1.258 r  MISO_RHD_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=3, routed)           2.361     3.620    cable_delay_tester_i/ila_rhd/inst/ila_core_inst/TRIGGER_I[37]
    SLICE_X31Y58         SRL16E                                       r  cable_delay_tester_i/ila_rhd/inst/ila_core_inst/shifted_data_in_reg[7][37]_srl8/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  cable_delay_tester_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.181     0.181    cable_delay_tester_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y77        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.035     0.216 r  cable_delay_tester_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X1Y1 (CLOCK_ROOT)    net (fo=5884, routed)        2.996     3.212    cable_delay_tester_i/ila_rhd/inst/ila_core_inst/DESIGN_CLK_I
    SLICE_X31Y58         SRL16E                                       r  cable_delay_tester_i/ila_rhd/inst/ila_core_inst/shifted_data_in_reg[7][37]_srl8/CLK





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 MISO_RHS
                            (input port)
  Destination:            cable_delay_tester_i/ila_rhs/inst/ila_core_inst/shifted_data_in_reg[7][64]_srl8_srlopt/D
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        2.086ns  (logic 1.058ns (50.716%)  route 1.028ns (49.284%))
  Logic Levels:           2  (IBUFCTRL=1 INBUF=1)
  Clock Path Skew:        1.936ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.936ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Net Delay (Destination): 1.749ns (routing 0.965ns, distribution 0.784ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    H11                                               0.000     0.000 r  MISO_RHS (IN)
                         net (fo=0)                   0.000     0.000    MISO_RHS_IBUF_inst/I
    H11                  INBUF (Prop_INBUF_HDIOB_M_PAD_O)
                                                      1.058     1.058 r  MISO_RHS_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     1.058    MISO_RHS_IBUF_inst/OUT
    H11                  IBUFCTRL (Prop_IBUFCTRL_HDIOB_M_I_O)
                                                      0.000     1.058 r  MISO_RHS_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=3, routed)           1.028     2.086    cable_delay_tester_i/ila_rhs/inst/ila_core_inst/TRIGGER_I[64]
    SLICE_X30Y54         FDRE                                         r  cable_delay_tester_i/ila_rhs/inst/ila_core_inst/shifted_data_in_reg[7][64]_srl8_srlopt/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  cable_delay_tester_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.164     0.164    cable_delay_tester_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y77        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.023     0.187 r  cable_delay_tester_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X1Y1 (CLOCK_ROOT)    net (fo=5884, routed)        1.749     1.936    cable_delay_tester_i/ila_rhs/inst/ila_core_inst/DESIGN_CLK_I
    SLICE_X30Y54         FDRE                                         r  cable_delay_tester_i/ila_rhs/inst/ila_core_inst/shifted_data_in_reg[7][64]_srl8_srlopt/C

Slack:                    inf
  Source:                 MISO_RHD
                            (input port)
  Destination:            cable_delay_tester_i/ila_rhd/inst/ila_core_inst/shifted_data_in_reg[7][37]_srl8/D
                            (rising edge-triggered cell SRL16E clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        2.091ns  (logic 1.065ns (50.939%)  route 1.026ns (49.061%))
  Logic Levels:           2  (IBUFCTRL=1 INBUF=1)
  Clock Path Skew:        2.186ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.186ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Net Delay (Destination): 1.999ns (routing 0.965ns, distribution 1.034ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    K13                                               0.000     0.000 r  MISO_RHD (IN)
                         net (fo=0)                   0.000     0.000    MISO_RHD_IBUF_inst/I
    K13                  INBUF (Prop_INBUF_HDIOB_M_PAD_O)
                                                      1.065     1.065 r  MISO_RHD_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     1.065    MISO_RHD_IBUF_inst/OUT
    K13                  IBUFCTRL (Prop_IBUFCTRL_HDIOB_M_I_O)
                                                      0.000     1.065 r  MISO_RHD_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=3, routed)           1.026     2.091    cable_delay_tester_i/ila_rhd/inst/ila_core_inst/TRIGGER_I[37]
    SLICE_X31Y58         SRL16E                                       r  cable_delay_tester_i/ila_rhd/inst/ila_core_inst/shifted_data_in_reg[7][37]_srl8/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  cable_delay_tester_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.164     0.164    cable_delay_tester_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y77        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.023     0.187 r  cable_delay_tester_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X1Y1 (CLOCK_ROOT)    net (fo=5884, routed)        1.999     2.186    cable_delay_tester_i/ila_rhd/inst/ila_core_inst/DESIGN_CLK_I
    SLICE_X31Y58         SRL16E                                       r  cable_delay_tester_i/ila_rhd/inst/ila_core_inst/shifted_data_in_reg[7][37]_srl8/CLK

Slack:                    inf
  Source:                 MISO_RHD
                            (input port)
  Destination:            cable_delay_tester_i/ila_rhd/inst/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[7].U_M/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/probeDelay1_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        2.169ns  (logic 1.110ns (51.176%)  route 1.059ns (48.825%))
  Logic Levels:           3  (IBUFCTRL=1 INBUF=1 LUT2=1)
  Clock Path Skew:        2.053ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.053ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Net Delay (Destination): 1.866ns (routing 0.965ns, distribution 0.901ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    K13                                               0.000     0.000 r  MISO_RHD (IN)
                         net (fo=0)                   0.000     0.000    MISO_RHD_IBUF_inst/I
    K13                  INBUF (Prop_INBUF_HDIOB_M_PAD_O)
                                                      1.065     1.065 r  MISO_RHD_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     1.065    MISO_RHD_IBUF_inst/OUT
    K13                  IBUFCTRL (Prop_IBUFCTRL_HDIOB_M_I_O)
                                                      0.000     1.065 r  MISO_RHD_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=3, routed)           1.050     2.115    cable_delay_tester_i/ila_rhd/inst/ila_core_inst/u_trig/U_TM/TRIGGER_I[37]
    SLICE_X31Y59         LUT2 (Prop_E5LUT_SLICEM_I0_O)
                                                      0.045     2.160 r  cable_delay_tester_i/ila_rhd/inst/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[7].U_M_i_1/O
                         net (fo=1, routed)           0.009     2.169    cable_delay_tester_i/ila_rhd/inst/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[7].U_M/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/PROBES_I[0]
    SLICE_X31Y59         FDRE                                         r  cable_delay_tester_i/ila_rhd/inst/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[7].U_M/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/probeDelay1_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  cable_delay_tester_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.164     0.164    cable_delay_tester_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y77        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.023     0.187 r  cable_delay_tester_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X1Y1 (CLOCK_ROOT)    net (fo=5884, routed)        1.866     2.053    cable_delay_tester_i/ila_rhd/inst/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[7].U_M/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/CLK_I
    SLICE_X31Y59         FDRE                                         r  cable_delay_tester_i/ila_rhd/inst/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[7].U_M/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/probeDelay1_reg[0]/C

Slack:                    inf
  Source:                 MISO_RHS
                            (input port)
  Destination:            cable_delay_tester_i/ila_rhs/inst/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[2].U_M/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/probeDelay1_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        2.229ns  (logic 1.162ns (52.125%)  route 1.067ns (47.875%))
  Logic Levels:           3  (IBUFCTRL=1 INBUF=1 LUT2=1)
  Clock Path Skew:        1.930ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.930ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Net Delay (Destination): 1.743ns (routing 0.965ns, distribution 0.778ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    H11                                               0.000     0.000 r  MISO_RHS (IN)
                         net (fo=0)                   0.000     0.000    MISO_RHS_IBUF_inst/I
    H11                  INBUF (Prop_INBUF_HDIOB_M_PAD_O)
                                                      1.058     1.058 r  MISO_RHS_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     1.058    MISO_RHS_IBUF_inst/OUT
    H11                  IBUFCTRL (Prop_IBUFCTRL_HDIOB_M_I_O)
                                                      0.000     1.058 r  MISO_RHS_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=3, routed)           1.049     2.107    cable_delay_tester_i/ila_rhs/inst/ila_core_inst/u_trig/U_TM/TRIGGER_I[64]
    SLICE_X30Y48         LUT2 (Prop_A6LUT_SLICEL_I0_O)
                                                      0.104     2.211 r  cable_delay_tester_i/ila_rhs/inst/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[2].U_M_i_1/O
                         net (fo=1, routed)           0.018     2.229    cable_delay_tester_i/ila_rhs/inst/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[2].U_M/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/PROBES_I[0]
    SLICE_X30Y48         FDRE                                         r  cable_delay_tester_i/ila_rhs/inst/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[2].U_M/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/probeDelay1_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  cable_delay_tester_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.164     0.164    cable_delay_tester_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y77        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.023     0.187 r  cable_delay_tester_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X1Y1 (CLOCK_ROOT)    net (fo=5884, routed)        1.743     1.930    cable_delay_tester_i/ila_rhs/inst/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[2].U_M/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/CLK_I
    SLICE_X30Y48         FDRE                                         r  cable_delay_tester_i/ila_rhs/inst/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[2].U_M/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/probeDelay1_reg[0]/C





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  
  To Clock:  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK

Max Delay             4 Endpoints
Min Delay             4 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TDI
                            (internal pin)
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/bscanid_reg[31]/D
                            (rising edge-triggered cell FDRE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        5.856ns  (logic 5.026ns (85.829%)  route 0.830ns (14.171%))
  Logic Levels:           2  (BSCANE2=1 LUT2=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Destination): 2.030ns (routing 1.036ns, distribution 0.994ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    CONFIG_SITE_X0Y0     BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TDI
    CONFIG_SITE_X0Y0     BSCANE2 (Prop_BSCAN1_CONFIG_SITE_INTERNAL_TDI_TDI)
                                                      4.800     4.800 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TDI
                         net (fo=4, routed)           0.764     5.564    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/s_bscan_tdi
    SLICE_X51Y167        LUT2 (Prop_G6LUT_SLICEL_I1_O)
                                                      0.226     5.790 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/bscanid[31]_i_2/O
                         net (fo=1, routed)           0.066     5.856    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/bscanid[31]_i_2_n_0
    SLICE_X51Y167        FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/bscanid_reg[31]/D
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK rise edge)
                                                      0.000     0.000 r  
    CONFIG_SITE_X0Y0     BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK
    CONFIG_SITE_X0Y0     BSCANE2 (Prop_BSCAN1_CONFIG_SITE_INTERNAL_TCK_TCK)
                                                      0.465     0.465 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           1.540     2.005    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCE_X0Y14         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.039     2.044 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
    X2Y1 (CLOCK_ROOT)    net (fo=486, routed)         2.030     4.074    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/s_bscan_tck
    SLICE_X51Y167        FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/bscanid_reg[31]/C

Slack:                    inf
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TDI
                            (internal pin)
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/iTDI_reg_reg/D
                            (rising edge-triggered cell FDRE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        5.812ns  (logic 4.800ns (82.585%)  route 1.012ns (17.415%))
  Logic Levels:           1  (BSCANE2=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Destination): 1.992ns (routing 1.036ns, distribution 0.956ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    CONFIG_SITE_X0Y0     BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TDI
    CONFIG_SITE_X0Y0     BSCANE2 (Prop_BSCAN1_CONFIG_SITE_INTERNAL_TDI_TDI)
                                                      4.800     4.800 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TDI
                         net (fo=4, routed)           1.012     5.812    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/out
    SLICE_X46Y104        FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/iTDI_reg_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK rise edge)
                                                      0.000     0.000 r  
    CONFIG_SITE_X0Y0     BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK
    CONFIG_SITE_X0Y0     BSCANE2 (Prop_BSCAN1_CONFIG_SITE_INTERNAL_TCK_TCK)
                                                      0.465     0.465 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           1.540     2.005    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCE_X0Y14         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.039     2.044 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
    X2Y1 (CLOCK_ROOT)    net (fo=486, routed)         1.992     4.036    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/m_bscan_tck[0]
    SLICE_X46Y104        FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/iTDI_reg_reg/C

Slack:                    inf
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TDI
                            (internal pin)
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscanid_reg[31]/D
                            (rising edge-triggered cell FDRE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        5.516ns  (logic 4.881ns (88.483%)  route 0.635ns (11.517%))
  Logic Levels:           2  (BSCANE2=1 LUT4=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Destination): 2.007ns (routing 1.036ns, distribution 0.971ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    CONFIG_SITE_X0Y0     BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TDI
    CONFIG_SITE_X0Y0     BSCANE2 (Prop_BSCAN1_CONFIG_SITE_INTERNAL_TDI_TDI)
                                                      4.800     4.800 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TDI
                         net (fo=4, routed)           0.568     5.368    dbg_hub/inst/BSCANID.u_xsdbm_id/TDI
    SLICE_X51Y164        LUT4 (Prop_D6LUT_SLICEL_I3_O)
                                                      0.081     5.449 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscanid[31]_i_1/O
                         net (fo=1, routed)           0.067     5.516    dbg_hub/inst/BSCANID.u_xsdbm_id/p_2_in[31]
    SLICE_X51Y164        FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscanid_reg[31]/D
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK rise edge)
                                                      0.000     0.000 r  
    CONFIG_SITE_X0Y0     BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK
    CONFIG_SITE_X0Y0     BSCANE2 (Prop_BSCAN1_CONFIG_SITE_INTERNAL_TCK_TCK)
                                                      0.465     0.465 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           1.540     2.005    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCE_X0Y14         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.039     2.044 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
    X2Y1 (CLOCK_ROOT)    net (fo=486, routed)         2.007     4.051    dbg_hub/inst/BSCANID.u_xsdbm_id/itck_i
    SLICE_X51Y164        FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscanid_reg[31]/C

Slack:                    inf
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TDI
                            (internal pin)
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/shiftreg_reg[31]/D
                            (rising edge-triggered cell FDRE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        5.387ns  (logic 4.952ns (91.922%)  route 0.435ns (8.078%))
  Logic Levels:           2  (BSCANE2=1 LUT5=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Destination): 2.037ns (routing 1.036ns, distribution 1.001ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    CONFIG_SITE_X0Y0     BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TDI
    CONFIG_SITE_X0Y0     BSCANE2 (Prop_BSCAN1_CONFIG_SITE_INTERNAL_TDI_TDI)
                                                      4.800     4.800 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TDI
                         net (fo=4, routed)           0.368     5.168    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/s_bscan_tdi
    SLICE_X47Y166        LUT5 (Prop_B6LUT_SLICEL_I2_O)
                                                      0.152     5.320 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/shiftreg[31]_i_2/O
                         net (fo=1, routed)           0.067     5.387    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/shiftreg[31]_i_2_n_0
    SLICE_X47Y166        FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/shiftreg_reg[31]/D
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK rise edge)
                                                      0.000     0.000 r  
    CONFIG_SITE_X0Y0     BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK
    CONFIG_SITE_X0Y0     BSCANE2 (Prop_BSCAN1_CONFIG_SITE_INTERNAL_TCK_TCK)
                                                      0.465     0.465 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           1.540     2.005    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCE_X0Y14         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.039     2.044 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
    X2Y1 (CLOCK_ROOT)    net (fo=486, routed)         2.037     4.081    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/s_bscan_tck
    SLICE_X47Y166        FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/shiftreg_reg[31]/C





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TDI
                            (internal pin)
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/shiftreg_reg[31]/D
                            (rising edge-triggered cell FDRE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.720ns  (logic 0.542ns (75.285%)  route 0.178ns (24.715%))
  Logic Levels:           2  (BSCANE2=1 LUT5=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Destination): 1.370ns (routing 0.693ns, distribution 0.677ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    CONFIG_SITE_X0Y0     BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TDI
    CONFIG_SITE_X0Y0     BSCANE2 (Prop_BSCAN1_CONFIG_SITE_INTERNAL_TDI_TDI)
                                                      0.465     0.465 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TDI
                         net (fo=4, routed)           0.161     0.626    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/s_bscan_tdi
    SLICE_X47Y166        LUT5 (Prop_B6LUT_SLICEL_I2_O)
                                                      0.077     0.703 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/shiftreg[31]_i_2/O
                         net (fo=1, routed)           0.017     0.720    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/shiftreg[31]_i_2_n_0
    SLICE_X47Y166        FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/shiftreg_reg[31]/D
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK rise edge)
                                                      0.000     0.000 r  
    CONFIG_SITE_X0Y0     BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK
    CONFIG_SITE_X0Y0     BSCANE2 (Prop_BSCAN1_CONFIG_SITE_INTERNAL_TCK_TCK)
                                                      4.800     4.800 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           1.750     6.550    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCE_X0Y14         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.026     6.576 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
    X2Y1 (CLOCK_ROOT)    net (fo=486, routed)         1.370     7.946    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/s_bscan_tck
    SLICE_X47Y166        FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/shiftreg_reg[31]/C

Slack:                    inf
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TDI
                            (internal pin)
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscanid_reg[31]/D
                            (rising edge-triggered cell FDRE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.790ns  (logic 0.502ns (63.581%)  route 0.288ns (36.419%))
  Logic Levels:           2  (BSCANE2=1 LUT4=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Destination): 1.347ns (routing 0.693ns, distribution 0.654ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    CONFIG_SITE_X0Y0     BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TDI
    CONFIG_SITE_X0Y0     BSCANE2 (Prop_BSCAN1_CONFIG_SITE_INTERNAL_TDI_TDI)
                                                      0.465     0.465 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TDI
                         net (fo=4, routed)           0.270     0.735    dbg_hub/inst/BSCANID.u_xsdbm_id/TDI
    SLICE_X51Y164        LUT4 (Prop_D6LUT_SLICEL_I3_O)
                                                      0.037     0.772 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscanid[31]_i_1/O
                         net (fo=1, routed)           0.018     0.790    dbg_hub/inst/BSCANID.u_xsdbm_id/p_2_in[31]
    SLICE_X51Y164        FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscanid_reg[31]/D
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK rise edge)
                                                      0.000     0.000 r  
    CONFIG_SITE_X0Y0     BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK
    CONFIG_SITE_X0Y0     BSCANE2 (Prop_BSCAN1_CONFIG_SITE_INTERNAL_TCK_TCK)
                                                      4.800     4.800 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           1.750     6.550    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCE_X0Y14         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.026     6.576 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
    X2Y1 (CLOCK_ROOT)    net (fo=486, routed)         1.347     7.923    dbg_hub/inst/BSCANID.u_xsdbm_id/itck_i
    SLICE_X51Y164        FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscanid_reg[31]/C

Slack:                    inf
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TDI
                            (internal pin)
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/iTDI_reg_reg/D
                            (rising edge-triggered cell FDRE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.870ns  (logic 0.465ns (53.453%)  route 0.405ns (46.547%))
  Logic Levels:           1  (BSCANE2=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Destination): 1.336ns (routing 0.693ns, distribution 0.643ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    CONFIG_SITE_X0Y0     BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TDI
    CONFIG_SITE_X0Y0     BSCANE2 (Prop_BSCAN1_CONFIG_SITE_INTERNAL_TDI_TDI)
                                                      0.465     0.465 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TDI
                         net (fo=4, routed)           0.405     0.870    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/out
    SLICE_X46Y104        FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/iTDI_reg_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK rise edge)
                                                      0.000     0.000 r  
    CONFIG_SITE_X0Y0     BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK
    CONFIG_SITE_X0Y0     BSCANE2 (Prop_BSCAN1_CONFIG_SITE_INTERNAL_TCK_TCK)
                                                      4.800     4.800 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           1.750     6.550    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCE_X0Y14         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.026     6.576 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
    X2Y1 (CLOCK_ROOT)    net (fo=486, routed)         1.336     7.912    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/m_bscan_tck[0]
    SLICE_X46Y104        FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/iTDI_reg_reg/C

Slack:                    inf
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TDI
                            (internal pin)
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/bscanid_reg[31]/D
                            (rising edge-triggered cell FDRE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.928ns  (logic 0.569ns (61.332%)  route 0.359ns (38.668%))
  Logic Levels:           2  (BSCANE2=1 LUT2=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Destination): 1.368ns (routing 0.693ns, distribution 0.675ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    CONFIG_SITE_X0Y0     BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TDI
    CONFIG_SITE_X0Y0     BSCANE2 (Prop_BSCAN1_CONFIG_SITE_INTERNAL_TDI_TDI)
                                                      0.465     0.465 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TDI
                         net (fo=4, routed)           0.341     0.806    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/s_bscan_tdi
    SLICE_X51Y167        LUT2 (Prop_G6LUT_SLICEL_I1_O)
                                                      0.104     0.910 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/bscanid[31]_i_2/O
                         net (fo=1, routed)           0.018     0.928    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/bscanid[31]_i_2_n_0
    SLICE_X51Y167        FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/bscanid_reg[31]/D
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK rise edge)
                                                      0.000     0.000 r  
    CONFIG_SITE_X0Y0     BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK
    CONFIG_SITE_X0Y0     BSCANE2 (Prop_BSCAN1_CONFIG_SITE_INTERNAL_TCK_TCK)
                                                      4.800     4.800 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           1.750     6.550    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCE_X0Y14         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.026     6.576 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
    X2Y1 (CLOCK_ROOT)    net (fo=486, routed)         1.368     7.944    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/s_bscan_tck
    SLICE_X51Y167        FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/bscanid_reg[31]/C





