
test_spi.elf:     file format elf32-littlearm

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .text         0000fc7c  00000000  00000000  00008000  2**3
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  1 .relocate     000001ac  20000000  0000fc7c  00018000  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  2 .bss          00002e50  200001ac  0000fe28  000181ac  2**2
                  ALLOC
  3 .stack        00002004  20002ffc  00012c78  000181ac  2**0
                  ALLOC
  4 .ARM.attributes 00000028  00000000  00000000  000181ac  2**0
                  CONTENTS, READONLY
  5 .comment      0000005b  00000000  00000000  000181d4  2**0
                  CONTENTS, READONLY
  6 .debug_info   0006dc76  00000000  00000000  0001822f  2**0
                  CONTENTS, READONLY, DEBUGGING
  7 .debug_abbrev 0000905b  00000000  00000000  00085ea5  2**0
                  CONTENTS, READONLY, DEBUGGING
  8 .debug_loc    00010445  00000000  00000000  0008ef00  2**0
                  CONTENTS, READONLY, DEBUGGING
  9 .debug_aranges 00000df0  00000000  00000000  0009f345  2**0
                  CONTENTS, READONLY, DEBUGGING
 10 .debug_ranges 00001328  00000000  00000000  000a0135  2**0
                  CONTENTS, READONLY, DEBUGGING
 11 .debug_macro  00025584  00000000  00000000  000a145d  2**0
                  CONTENTS, READONLY, DEBUGGING
 12 .debug_line   00028382  00000000  00000000  000c69e1  2**0
                  CONTENTS, READONLY, DEBUGGING
 13 .debug_str    0008f4a7  00000000  00000000  000eed63  2**0
                  CONTENTS, READONLY, DEBUGGING
 14 .debug_frame  000036fc  00000000  00000000  0017e20c  2**2
                  CONTENTS, READONLY, DEBUGGING

Disassembly of section .text:

00000000 <_sfixed>:
       0:	20005000 	.word	0x20005000
       4:	00006001 	.word	0x00006001
       8:	00005ffd 	.word	0x00005ffd
       c:	00005ffd 	.word	0x00005ffd
	...
      2c:	00005ffd 	.word	0x00005ffd
	...
      38:	00005ffd 	.word	0x00005ffd
      3c:	00005ffd 	.word	0x00005ffd
      40:	00005ffd 	.word	0x00005ffd
      44:	00005ffd 	.word	0x00005ffd
      48:	00005ffd 	.word	0x00005ffd
      4c:	00001a3d 	.word	0x00001a3d
      50:	00001391 	.word	0x00001391
      54:	00005ffd 	.word	0x00005ffd
      58:	00005ffd 	.word	0x00005ffd
      5c:	00005ffd 	.word	0x00005ffd
      60:	00005ffd 	.word	0x00005ffd
      64:	000049a5 	.word	0x000049a5
      68:	000049b5 	.word	0x000049b5
      6c:	000049c5 	.word	0x000049c5
      70:	000049d5 	.word	0x000049d5
	...
      7c:	00005ffd 	.word	0x00005ffd
      80:	00005ffd 	.word	0x00005ffd
      84:	00005ffd 	.word	0x00005ffd
      88:	00005ac5 	.word	0x00005ac5
      8c:	00005ad5 	.word	0x00005ad5
      90:	00005ae5 	.word	0x00005ae5
	...
      9c:	00003abd 	.word	0x00003abd
      a0:	00005ffd 	.word	0x00005ffd
      a4:	00005ffd 	.word	0x00005ffd
      a8:	00005ffd 	.word	0x00005ffd
      ac:	00005ffd 	.word	0x00005ffd

000000b0 <__do_global_dtors_aux>:
      b0:	b510      	push	{r4, lr}
      b2:	4c06      	ldr	r4, [pc, #24]	; (cc <__do_global_dtors_aux+0x1c>)
      b4:	7823      	ldrb	r3, [r4, #0]
      b6:	2b00      	cmp	r3, #0
      b8:	d107      	bne.n	ca <__do_global_dtors_aux+0x1a>
      ba:	4b05      	ldr	r3, [pc, #20]	; (d0 <__do_global_dtors_aux+0x20>)
      bc:	2b00      	cmp	r3, #0
      be:	d002      	beq.n	c6 <__do_global_dtors_aux+0x16>
      c0:	4804      	ldr	r0, [pc, #16]	; (d4 <__do_global_dtors_aux+0x24>)
      c2:	e000      	b.n	c6 <__do_global_dtors_aux+0x16>
      c4:	bf00      	nop
      c6:	2301      	movs	r3, #1
      c8:	7023      	strb	r3, [r4, #0]
      ca:	bd10      	pop	{r4, pc}
      cc:	200001ac 	.word	0x200001ac
      d0:	00000000 	.word	0x00000000
      d4:	0000fc7c 	.word	0x0000fc7c

000000d8 <frame_dummy>:
      d8:	b508      	push	{r3, lr}
      da:	4b08      	ldr	r3, [pc, #32]	; (fc <frame_dummy+0x24>)
      dc:	2b00      	cmp	r3, #0
      de:	d003      	beq.n	e8 <frame_dummy+0x10>
      e0:	4807      	ldr	r0, [pc, #28]	; (100 <frame_dummy+0x28>)
      e2:	4908      	ldr	r1, [pc, #32]	; (104 <frame_dummy+0x2c>)
      e4:	e000      	b.n	e8 <frame_dummy+0x10>
      e6:	bf00      	nop
      e8:	4807      	ldr	r0, [pc, #28]	; (108 <frame_dummy+0x30>)
      ea:	6803      	ldr	r3, [r0, #0]
      ec:	2b00      	cmp	r3, #0
      ee:	d003      	beq.n	f8 <frame_dummy+0x20>
      f0:	4b06      	ldr	r3, [pc, #24]	; (10c <frame_dummy+0x34>)
      f2:	2b00      	cmp	r3, #0
      f4:	d000      	beq.n	f8 <frame_dummy+0x20>
      f6:	4798      	blx	r3
      f8:	bd08      	pop	{r3, pc}
      fa:	46c0      	nop			; (mov r8, r8)
      fc:	00000000 	.word	0x00000000
     100:	0000fc7c 	.word	0x0000fc7c
     104:	200001b0 	.word	0x200001b0
     108:	0000fc7c 	.word	0x0000fc7c
     10c:	00000000 	.word	0x00000000

00000110 <recalculate_accelerometer_values>:
//Include glue file
#include "platform.h"

//Do the float math reading from raw values
void recalculate_accelerometer_values(void)
{
     110:	b5f0      	push	{r4, r5, r6, r7, lr}
     112:	465f      	mov	r7, fp
     114:	4656      	mov	r6, sl
     116:	464d      	mov	r5, r9
     118:	4644      	mov	r4, r8
     11a:	b4f0      	push	{r4, r5, r6, r7}
     11c:	b085      	sub	sp, #20
	accelerometer.scaled_gforce.x	= adc_to_g_force(accelerometer.raw_values.x, accelerometer.x_zero_g_point, accelerometer.x_volt_per_one_g);
     11e:	4958      	ldr	r1, [pc, #352]	; (280 <recalculate_accelerometer_values+0x170>)
     120:	4688      	mov	r8, r1
     122:	694c      	ldr	r4, [r1, #20]
     124:	6a0f      	ldr	r7, [r1, #32]
inline float	adc_to_g_force(uint16_t adc_value, float zero_point, float volt_per_g)
{
	//lets see, what to do here
	
	//Convert to voltage
	float volt = adc_to_volt(adc_value);
     126:	8808      	ldrh	r0, [r1, #0]
     128:	4e56      	ldr	r6, [pc, #344]	; (284 <recalculate_accelerometer_values+0x174>)
     12a:	47b0      	blx	r6
	
	//zero reading
	volt -= zero_point;
     12c:	4d56      	ldr	r5, [pc, #344]	; (288 <recalculate_accelerometer_values+0x178>)
     12e:	1c21      	adds	r1, r4, #0
     130:	47a8      	blx	r5
	
	
	//There is somewhere between 0.3 and 0.306 V per G
	//Divide out reading
	return  volt /volt_per_g;
     132:	4c56      	ldr	r4, [pc, #344]	; (28c <recalculate_accelerometer_values+0x17c>)
     134:	1c39      	adds	r1, r7, #0
     136:	47a0      	blx	r4
#include "platform.h"

//Do the float math reading from raw values
void recalculate_accelerometer_values(void)
{
	accelerometer.scaled_gforce.x	= adc_to_g_force(accelerometer.raw_values.x, accelerometer.x_zero_g_point, accelerometer.x_volt_per_one_g);
     138:	4641      	mov	r1, r8
     13a:	6088      	str	r0, [r1, #8]
	accelerometer.scaled_gforce.y	= adc_to_g_force(accelerometer.raw_values.y, accelerometer.y_zero_g_point, accelerometer.y_volt_per_one_g);
     13c:	698b      	ldr	r3, [r1, #24]
     13e:	4699      	mov	r9, r3
     140:	6a4f      	ldr	r7, [r1, #36]	; 0x24
inline float	adc_to_g_force(uint16_t adc_value, float zero_point, float volt_per_g)
{
	//lets see, what to do here
	
	//Convert to voltage
	float volt = adc_to_volt(adc_value);
     142:	8848      	ldrh	r0, [r1, #2]
     144:	47b0      	blx	r6
	
	//zero reading
	volt -= zero_point;
     146:	4649      	mov	r1, r9
     148:	47a8      	blx	r5
	
	
	//There is somewhere between 0.3 and 0.306 V per G
	//Divide out reading
	return  volt /volt_per_g;
     14a:	1c39      	adds	r1, r7, #0
     14c:	47a0      	blx	r4

//Do the float math reading from raw values
void recalculate_accelerometer_values(void)
{
	accelerometer.scaled_gforce.x	= adc_to_g_force(accelerometer.raw_values.x, accelerometer.x_zero_g_point, accelerometer.x_volt_per_one_g);
	accelerometer.scaled_gforce.y	= adc_to_g_force(accelerometer.raw_values.y, accelerometer.y_zero_g_point, accelerometer.y_volt_per_one_g);
     14e:	4641      	mov	r1, r8
     150:	60c8      	str	r0, [r1, #12]
	accelerometer.scaled_gforce.z	= adc_to_g_force(accelerometer.raw_values.z, accelerometer.z_zero_g_point, accelerometer.z_volt_per_one_g);
     152:	69cb      	ldr	r3, [r1, #28]
     154:	4699      	mov	r9, r3
     156:	6a8f      	ldr	r7, [r1, #40]	; 0x28
inline float	adc_to_g_force(uint16_t adc_value, float zero_point, float volt_per_g)
{
	//lets see, what to do here
	
	//Convert to voltage
	float volt = adc_to_volt(adc_value);
     158:	8888      	ldrh	r0, [r1, #4]
     15a:	47b0      	blx	r6
	
	//zero reading
	volt -= zero_point;
     15c:	4649      	mov	r1, r9
     15e:	47a8      	blx	r5
	
	
	//There is somewhere between 0.3 and 0.306 V per G
	//Divide out reading
	return  volt /volt_per_g;
     160:	1c39      	adds	r1, r7, #0
     162:	47a0      	blx	r4
     164:	1c04      	adds	r4, r0, #0
//Do the float math reading from raw values
void recalculate_accelerometer_values(void)
{
	accelerometer.scaled_gforce.x	= adc_to_g_force(accelerometer.raw_values.x, accelerometer.x_zero_g_point, accelerometer.x_volt_per_one_g);
	accelerometer.scaled_gforce.y	= adc_to_g_force(accelerometer.raw_values.y, accelerometer.y_zero_g_point, accelerometer.y_volt_per_one_g);
	accelerometer.scaled_gforce.z	= adc_to_g_force(accelerometer.raw_values.z, accelerometer.z_zero_g_point, accelerometer.z_volt_per_one_g);
     166:	4641      	mov	r1, r8
     168:	6108      	str	r0, [r1, #16]
	//Also add angle
	accelerometer.angle_x = atan( accelerometer.scaled_gforce.y / sqrt( pow(accelerometer.scaled_gforce.x,2) + pow(accelerometer.scaled_gforce.z,2)  ) )* 180.0 / PI;
     16a:	4b49      	ldr	r3, [pc, #292]	; (290 <recalculate_accelerometer_values+0x180>)
     16c:	469a      	mov	sl, r3
     16e:	68c8      	ldr	r0, [r1, #12]
     170:	4798      	blx	r3
     172:	9000      	str	r0, [sp, #0]
     174:	9101      	str	r1, [sp, #4]
     176:	4641      	mov	r1, r8
     178:	6888      	ldr	r0, [r1, #8]
     17a:	47d0      	blx	sl
     17c:	1c06      	adds	r6, r0, #0
     17e:	1c0f      	adds	r7, r1, #0
     180:	1c20      	adds	r0, r4, #0
     182:	47d0      	blx	sl
     184:	1c04      	adds	r4, r0, #0
     186:	1c0d      	adds	r5, r1, #0
     188:	4b42      	ldr	r3, [pc, #264]	; (294 <recalculate_accelerometer_values+0x184>)
     18a:	4699      	mov	r9, r3
     18c:	1c22      	adds	r2, r4, #0
     18e:	1c2b      	adds	r3, r5, #0
     190:	47c8      	blx	r9
     192:	9002      	str	r0, [sp, #8]
     194:	9103      	str	r1, [sp, #12]
     196:	4940      	ldr	r1, [pc, #256]	; (298 <recalculate_accelerometer_values+0x188>)
     198:	468b      	mov	fp, r1
     19a:	1c20      	adds	r0, r4, #0
     19c:	1c29      	adds	r1, r5, #0
     19e:	1c22      	adds	r2, r4, #0
     1a0:	1c2b      	adds	r3, r5, #0
     1a2:	47c8      	blx	r9
     1a4:	1c04      	adds	r4, r0, #0
     1a6:	1c0d      	adds	r5, r1, #0
     1a8:	1c30      	adds	r0, r6, #0
     1aa:	1c39      	adds	r1, r7, #0
     1ac:	1c32      	adds	r2, r6, #0
     1ae:	1c3b      	adds	r3, r7, #0
     1b0:	47c8      	blx	r9
     1b2:	1c02      	adds	r2, r0, #0
     1b4:	1c0b      	adds	r3, r1, #0
     1b6:	1c20      	adds	r0, r4, #0
     1b8:	1c29      	adds	r1, r5, #0
     1ba:	47d8      	blx	fp
     1bc:	4c37      	ldr	r4, [pc, #220]	; (29c <recalculate_accelerometer_values+0x18c>)
     1be:	47a0      	blx	r4
     1c0:	1c02      	adds	r2, r0, #0
     1c2:	1c0b      	adds	r3, r1, #0
     1c4:	9800      	ldr	r0, [sp, #0]
     1c6:	9901      	ldr	r1, [sp, #4]
     1c8:	4c35      	ldr	r4, [pc, #212]	; (2a0 <recalculate_accelerometer_values+0x190>)
     1ca:	47a0      	blx	r4
     1cc:	4c35      	ldr	r4, [pc, #212]	; (2a4 <recalculate_accelerometer_values+0x194>)
     1ce:	47a0      	blx	r4
     1d0:	4b28      	ldr	r3, [pc, #160]	; (274 <recalculate_accelerometer_values+0x164>)
     1d2:	4a27      	ldr	r2, [pc, #156]	; (270 <recalculate_accelerometer_values+0x160>)
     1d4:	47c8      	blx	r9
     1d6:	4a28      	ldr	r2, [pc, #160]	; (278 <recalculate_accelerometer_values+0x168>)
     1d8:	4b28      	ldr	r3, [pc, #160]	; (27c <recalculate_accelerometer_values+0x16c>)
     1da:	4c31      	ldr	r4, [pc, #196]	; (2a0 <recalculate_accelerometer_values+0x190>)
     1dc:	47a0      	blx	r4
     1de:	4c32      	ldr	r4, [pc, #200]	; (2a8 <recalculate_accelerometer_values+0x198>)
     1e0:	47a0      	blx	r4
     1e2:	4641      	mov	r1, r8
     1e4:	62c8      	str	r0, [r1, #44]	; 0x2c
	accelerometer.angle_y = atan( accelerometer.scaled_gforce.x / sqrt( pow(accelerometer.scaled_gforce.y,2) + pow(accelerometer.scaled_gforce.z,2)  ) )* 180.0 / PI;
     1e6:	6888      	ldr	r0, [r1, #8]
     1e8:	47d0      	blx	sl
     1ea:	9000      	str	r0, [sp, #0]
     1ec:	9101      	str	r1, [sp, #4]
     1ee:	4643      	mov	r3, r8
     1f0:	68d8      	ldr	r0, [r3, #12]
     1f2:	47d0      	blx	sl
     1f4:	1c06      	adds	r6, r0, #0
     1f6:	1c0f      	adds	r7, r1, #0
     1f8:	4644      	mov	r4, r8
     1fa:	6920      	ldr	r0, [r4, #16]
     1fc:	47d0      	blx	sl
     1fe:	1c04      	adds	r4, r0, #0
     200:	1c0d      	adds	r5, r1, #0
     202:	1c30      	adds	r0, r6, #0
     204:	1c39      	adds	r1, r7, #0
     206:	1c32      	adds	r2, r6, #0
     208:	1c3b      	adds	r3, r7, #0
     20a:	47c8      	blx	r9
     20c:	9002      	str	r0, [sp, #8]
     20e:	9103      	str	r1, [sp, #12]
     210:	1c30      	adds	r0, r6, #0
     212:	1c39      	adds	r1, r7, #0
     214:	1c32      	adds	r2, r6, #0
     216:	1c3b      	adds	r3, r7, #0
     218:	47c8      	blx	r9
     21a:	1c06      	adds	r6, r0, #0
     21c:	1c0f      	adds	r7, r1, #0
     21e:	1c20      	adds	r0, r4, #0
     220:	1c29      	adds	r1, r5, #0
     222:	1c22      	adds	r2, r4, #0
     224:	1c2b      	adds	r3, r5, #0
     226:	47c8      	blx	r9
     228:	1c02      	adds	r2, r0, #0
     22a:	1c0b      	adds	r3, r1, #0
     22c:	1c30      	adds	r0, r6, #0
     22e:	1c39      	adds	r1, r7, #0
     230:	47d8      	blx	fp
     232:	4c1a      	ldr	r4, [pc, #104]	; (29c <recalculate_accelerometer_values+0x18c>)
     234:	47a0      	blx	r4
     236:	1c02      	adds	r2, r0, #0
     238:	1c0b      	adds	r3, r1, #0
     23a:	9800      	ldr	r0, [sp, #0]
     23c:	9901      	ldr	r1, [sp, #4]
     23e:	4c18      	ldr	r4, [pc, #96]	; (2a0 <recalculate_accelerometer_values+0x190>)
     240:	47a0      	blx	r4
     242:	4c18      	ldr	r4, [pc, #96]	; (2a4 <recalculate_accelerometer_values+0x194>)
     244:	47a0      	blx	r4
     246:	4b0b      	ldr	r3, [pc, #44]	; (274 <recalculate_accelerometer_values+0x164>)
     248:	4a09      	ldr	r2, [pc, #36]	; (270 <recalculate_accelerometer_values+0x160>)
     24a:	47c8      	blx	r9
     24c:	4a0a      	ldr	r2, [pc, #40]	; (278 <recalculate_accelerometer_values+0x168>)
     24e:	4b0b      	ldr	r3, [pc, #44]	; (27c <recalculate_accelerometer_values+0x16c>)
     250:	4c13      	ldr	r4, [pc, #76]	; (2a0 <recalculate_accelerometer_values+0x190>)
     252:	47a0      	blx	r4
     254:	4c14      	ldr	r4, [pc, #80]	; (2a8 <recalculate_accelerometer_values+0x198>)
     256:	47a0      	blx	r4
     258:	4641      	mov	r1, r8
     25a:	6308      	str	r0, [r1, #48]	; 0x30
	
}
     25c:	b005      	add	sp, #20
     25e:	bc3c      	pop	{r2, r3, r4, r5}
     260:	4690      	mov	r8, r2
     262:	4699      	mov	r9, r3
     264:	46a2      	mov	sl, r4
     266:	46ab      	mov	fp, r5
     268:	bdf0      	pop	{r4, r5, r6, r7, pc}
     26a:	46c0      	nop			; (mov r8, r8)
     26c:	46c0      	nop			; (mov r8, r8)
     26e:	46c0      	nop			; (mov r8, r8)
     270:	00000000 	.word	0x00000000
     274:	40668000 	.word	0x40668000
     278:	60000000 	.word	0x60000000
     27c:	400921fb 	.word	0x400921fb
     280:	20000750 	.word	0x20000750
     284:	000004d9 	.word	0x000004d9
     288:	0000b78d 	.word	0x0000b78d
     28c:	0000b171 	.word	0x0000b171
     290:	0000d7fd 	.word	0x0000d7fd
     294:	0000cb29 	.word	0x0000cb29
     298:	0000bc11 	.word	0x0000bc11
     29c:	00006651 	.word	0x00006651
     2a0:	0000c255 	.word	0x0000c255
     2a4:	000062f9 	.word	0x000062f9
     2a8:	0000d8a1 	.word	0x0000d8a1
     2ac:	46c0      	nop			; (mov r8, r8)
     2ae:	46c0      	nop			; (mov r8, r8)

000002b0 <calibrate_accelerometer>:

//Generic template for calibrating accelerometer
//TODO: Include support for generic input and output
 void calibrate_accelerometer(ADXL_335_t *calibrate_me, const button_lib_t *wait_button)
{
     2b0:	b5f0      	push	{r4, r5, r6, r7, lr}
     2b2:	465f      	mov	r7, fp
     2b4:	4656      	mov	r6, sl
     2b6:	464d      	mov	r5, r9
     2b8:	4644      	mov	r4, r8
     2ba:	b4f0      	push	{r4, r5, r6, r7}
     2bc:	b091      	sub	sp, #68	; 0x44
     2be:	1c04      	adds	r4, r0, #0
     2c0:	1c0f      	adds	r7, r1, #0
	//Give shout out
	//printf("\n\rHello and welcome to the generic acccelerometer calibration routine!\n\r");
	
	//Update sseg for headless calibration
	set_seg_disp_num(9999);
     2c2:	4832      	ldr	r0, [pc, #200]	; (38c <calibrate_accelerometer+0xdc>)
     2c4:	4b32      	ldr	r3, [pc, #200]	; (390 <calibrate_accelerometer+0xe0>)
     2c6:	4798      	blx	r3
	wait_for_button_press(wait_button);
     2c8:	1c38      	adds	r0, r7, #0
     2ca:	4e32      	ldr	r6, [pc, #200]	; (394 <calibrate_accelerometer+0xe4>)
     2cc:	47b0      	blx	r6
	//Using uart for now
	//X
	//printf("We will begin with the X axis, please place the sensor flat with X pointing up.\n\r");	
	
	//set_disp_led_color(LED_GREEN);
	wait_for_x_msg_platform();
     2ce:	4b32      	ldr	r3, [pc, #200]	; (398 <calibrate_accelerometer+0xe8>)
     2d0:	4798      	blx	r3
	wait_for_button_press(wait_button);
     2d2:	1c38      	adds	r0, r7, #0
     2d4:	47b0      	blx	r6

	//Save values for zero points
	calibrate_me->y_zero_g_point = adc_to_volt(calibrate_me->raw_values.y);
     2d6:	8860      	ldrh	r0, [r4, #2]
     2d8:	4d30      	ldr	r5, [pc, #192]	; (39c <calibrate_accelerometer+0xec>)
     2da:	47a8      	blx	r5
     2dc:	61a0      	str	r0, [r4, #24]
	calibrate_me->z_zero_g_point = adc_to_volt(calibrate_me->raw_values.z);
     2de:	88a0      	ldrh	r0, [r4, #4]
     2e0:	47a8      	blx	r5
     2e2:	61e0      	str	r0, [r4, #28]
	
	//Save value for one G
	x_one_g = adc_to_volt(calibrate_me->raw_values.x);
     2e4:	8820      	ldrh	r0, [r4, #0]
     2e6:	47a8      	blx	r5
     2e8:	4682      	mov	sl, r0
	
	//Y
	//printf("Now please place the sensor flat with y pointing up.\n\r");
	
	//set_disp_led_color(LED_YELLOW);	
	wait_for_y_msg_platform();
     2ea:	4b2d      	ldr	r3, [pc, #180]	; (3a0 <calibrate_accelerometer+0xf0>)
     2ec:	4798      	blx	r3
	wait_for_button_press(wait_button);
     2ee:	1c38      	adds	r0, r7, #0
     2f0:	47b0      	blx	r6
	
	//Save values for zero points
	calibrate_me->x_zero_g_point = adc_to_volt(calibrate_me->raw_values.x);
     2f2:	8820      	ldrh	r0, [r4, #0]
     2f4:	47a8      	blx	r5
     2f6:	6160      	str	r0, [r4, #20]
	calibrate_me->z_zero_g_point = (adc_to_volt(calibrate_me->raw_values.z) + calibrate_me->z_zero_g_point) / 2;	//Select Z for using average for 0G
     2f8:	88a0      	ldrh	r0, [r4, #4]
     2fa:	47a8      	blx	r5
     2fc:	4b29      	ldr	r3, [pc, #164]	; (3a4 <calibrate_accelerometer+0xf4>)
     2fe:	469b      	mov	fp, r3
     300:	69e1      	ldr	r1, [r4, #28]
     302:	4798      	blx	r3
     304:	4b28      	ldr	r3, [pc, #160]	; (3a8 <calibrate_accelerometer+0xf8>)
     306:	4698      	mov	r8, r3
     308:	21fc      	movs	r1, #252	; 0xfc
     30a:	0589      	lsls	r1, r1, #22
     30c:	4798      	blx	r3
     30e:	61e0      	str	r0, [r4, #28]
	
	//Save value for one G
	y_one_g = adc_to_volt(calibrate_me->raw_values.y);
     310:	8860      	ldrh	r0, [r4, #2]
     312:	47a8      	blx	r5
     314:	4681      	mov	r9, r0
		
	//Z
	//printf("And lastly please place the sensor flat with Z pointing up.\n\r");
	
//	set_disp_led_color(LED_RED);	
	wait_for_z_msg_platform();
     316:	4b25      	ldr	r3, [pc, #148]	; (3ac <calibrate_accelerometer+0xfc>)
     318:	4798      	blx	r3
	wait_for_button_press(wait_button);
     31a:	1c38      	adds	r0, r7, #0
     31c:	47b0      	blx	r6
	
	//Save values for zero points
	calibrate_me->x_zero_g_point = (adc_to_volt(calibrate_me->raw_values.x) + calibrate_me->x_zero_g_point) / 2;
     31e:	8820      	ldrh	r0, [r4, #0]
     320:	47a8      	blx	r5
     322:	6961      	ldr	r1, [r4, #20]
     324:	47d8      	blx	fp
     326:	21fc      	movs	r1, #252	; 0xfc
     328:	0589      	lsls	r1, r1, #22
     32a:	47c0      	blx	r8
     32c:	6160      	str	r0, [r4, #20]
	calibrate_me->y_zero_g_point = (adc_to_volt(calibrate_me->raw_values.y) + calibrate_me->y_zero_g_point) / 2;
     32e:	8860      	ldrh	r0, [r4, #2]
     330:	47a8      	blx	r5
     332:	69a1      	ldr	r1, [r4, #24]
     334:	47d8      	blx	fp
     336:	21fc      	movs	r1, #252	; 0xfc
     338:	0589      	lsls	r1, r1, #22
     33a:	47c0      	blx	r8
     33c:	61a0      	str	r0, [r4, #24]
	
	//Save value for one G
	z_one_g = adc_to_volt(calibrate_me->raw_values.z);
     33e:	88a0      	ldrh	r0, [r4, #4]
     340:	47a8      	blx	r5
     342:	1c06      	adds	r6, r0, #0
	
	//Now, calculate and save calibration
	calibrate_me->x_volt_per_one_g = x_one_g - calibrate_me->x_zero_g_point;
     344:	4d1a      	ldr	r5, [pc, #104]	; (3b0 <calibrate_accelerometer+0x100>)
     346:	4650      	mov	r0, sl
     348:	6961      	ldr	r1, [r4, #20]
     34a:	47a8      	blx	r5
     34c:	6220      	str	r0, [r4, #32]
	calibrate_me->y_volt_per_one_g = y_one_g - calibrate_me->y_zero_g_point;
     34e:	4648      	mov	r0, r9
     350:	69a1      	ldr	r1, [r4, #24]
     352:	47a8      	blx	r5
     354:	6260      	str	r0, [r4, #36]	; 0x24
	calibrate_me->z_volt_per_one_g = z_one_g - calibrate_me->z_zero_g_point;
     356:	1c30      	adds	r0, r6, #0
     358:	69e1      	ldr	r1, [r4, #28]
     35a:	47a8      	blx	r5
     35c:	62a0      	str	r0, [r4, #40]	; 0x28
	//Save data into eeprom
	uint8_t page_data[EEPROM_PAGE_SIZE];
	
	//Set calibration flag
	uint8_t is_calibrated = 0b10101010;
	page_data[0] = is_calibrated;
     35e:	ad01      	add	r5, sp, #4
     360:	23aa      	movs	r3, #170	; 0xaa
     362:	702b      	strb	r3, [r5, #0]
	
	*(ADXL_335_t*)&page_data[1] = *calibrate_me;
     364:	4668      	mov	r0, sp
     366:	3005      	adds	r0, #5
     368:	1c21      	adds	r1, r4, #0
     36a:	2234      	movs	r2, #52	; 0x34
     36c:	4b11      	ldr	r3, [pc, #68]	; (3b4 <calibrate_accelerometer+0x104>)
     36e:	4798      	blx	r3
			
	eeprom_emulator_write_page(0, page_data);
     370:	2000      	movs	r0, #0
     372:	1c29      	adds	r1, r5, #0
     374:	4b10      	ldr	r3, [pc, #64]	; (3b8 <calibrate_accelerometer+0x108>)
     376:	4798      	blx	r3
	eeprom_emulator_commit_page_buffer();
     378:	4b10      	ldr	r3, [pc, #64]	; (3bc <calibrate_accelerometer+0x10c>)
     37a:	4798      	blx	r3
	//calibrate_me->y_zero_g_point, calibrate_me->y_volt_per_one_g, 
	//calibrate_me->z_zero_g_point, calibrate_me->z_volt_per_one_g);
	 
// 	set_disp_led_color(LED_WHITE);
// 	wait_for_button_press(wait_button);
}
     37c:	b011      	add	sp, #68	; 0x44
     37e:	bc3c      	pop	{r2, r3, r4, r5}
     380:	4690      	mov	r8, r2
     382:	4699      	mov	r9, r3
     384:	46a2      	mov	sl, r4
     386:	46ab      	mov	fp, r5
     388:	bdf0      	pop	{r4, r5, r6, r7, pc}
     38a:	46c0      	nop			; (mov r8, r8)
     38c:	461c3c00 	.word	0x461c3c00
     390:	000031d1 	.word	0x000031d1
     394:	00001d81 	.word	0x00001d81
     398:	00001acd 	.word	0x00001acd
     39c:	000004d9 	.word	0x000004d9
     3a0:	00001add 	.word	0x00001add
     3a4:	0000ae99 	.word	0x0000ae99
     3a8:	0000b539 	.word	0x0000b539
     3ac:	00001aed 	.word	0x00001aed
     3b0:	0000b78d 	.word	0x0000b78d
     3b4:	000069b1 	.word	0x000069b1
     3b8:	00005e65 	.word	0x00005e65
     3bc:	00005e39 	.word	0x00005e39

000003c0 <configure_eeprom>:
//Well, i'll probably let this rest here for now. Although, TODO
 void configure_eeprom(void)
{
     3c0:	b510      	push	{r4, lr}
    /* Setup EEPROM emulator service */
    enum status_code error_code = eeprom_emulator_init();
     3c2:	4b07      	ldr	r3, [pc, #28]	; (3e0 <configure_eeprom+0x20>)
     3c4:	4798      	blx	r3
    if (error_code == STATUS_ERR_NO_MEMORY) {
     3c6:	2816      	cmp	r0, #22
     3c8:	d103      	bne.n	3d2 <configure_eeprom+0x12>
        while (true) {
            /* No EEPROM section has been set in the device's fuses */
			set_disp_led_color(LED_RED);
     3ca:	4c06      	ldr	r4, [pc, #24]	; (3e4 <configure_eeprom+0x24>)
     3cc:	2001      	movs	r0, #1
     3ce:	47a0      	blx	r4
     3d0:	e7fc      	b.n	3cc <configure_eeprom+0xc>
        }
    }
    else if (error_code != STATUS_OK) {
     3d2:	2800      	cmp	r0, #0
     3d4:	d003      	beq.n	3de <configure_eeprom+0x1e>
        /* Erase the emulated EEPROM memory (assume it is unformatted or
         * irrecoverably corrupt) */
        eeprom_emulator_erase_memory();
     3d6:	4b04      	ldr	r3, [pc, #16]	; (3e8 <configure_eeprom+0x28>)
     3d8:	4798      	blx	r3
        eeprom_emulator_init();
     3da:	4b01      	ldr	r3, [pc, #4]	; (3e0 <configure_eeprom+0x20>)
     3dc:	4798      	blx	r3
    }
}
     3de:	bd10      	pop	{r4, pc}
     3e0:	00005c15 	.word	0x00005c15
     3e4:	00003175 	.word	0x00003175
     3e8:	00005cf5 	.word	0x00005cf5

000003ec <init_adxl_calibration>:
//Read eeprom, check for calibration and redo if necessary
 void init_adxl_calibration(button_lib_t *calibrate_button)
{
     3ec:	b530      	push	{r4, r5, lr}
     3ee:	b09d      	sub	sp, #116	; 0x74
     3f0:	1c05      	adds	r5, r0, #0
	
		configure_eeprom();
     3f2:	4b13      	ldr	r3, [pc, #76]	; (440 <init_adxl_calibration+0x54>)
     3f4:	4798      	blx	r3
		//Wait some for button read
		delay_ms(200);
     3f6:	20c8      	movs	r0, #200	; 0xc8
     3f8:	4b12      	ldr	r3, [pc, #72]	; (444 <init_adxl_calibration+0x58>)
     3fa:	4798      	blx	r3

		uint8_t page_data[EEPROM_PAGE_SIZE];
		eeprom_emulator_read_page(0, page_data);
     3fc:	ac0d      	add	r4, sp, #52	; 0x34
     3fe:	2000      	movs	r0, #0
     400:	1c21      	adds	r1, r4, #0
     402:	4b11      	ldr	r3, [pc, #68]	; (448 <init_adxl_calibration+0x5c>)
     404:	4798      	blx	r3
		
		uint8_t is_calibrated = page_data[0];
     406:	7824      	ldrb	r4, [r4, #0]
		ADXL_335_t saved_calibration = *(ADXL_335_t*)&page_data[1];
     408:	4668      	mov	r0, sp
     40a:	4669      	mov	r1, sp
     40c:	3135      	adds	r1, #53	; 0x35
     40e:	2234      	movs	r2, #52	; 0x34
     410:	4b0e      	ldr	r3, [pc, #56]	; (44c <init_adxl_calibration+0x60>)
     412:	4798      	blx	r3
		
		if ((is_calibrated == 0b10101010) && !button_read_button(calibrate_button))
     414:	2caa      	cmp	r4, #170	; 0xaa
     416:	d10d      	bne.n	434 <init_adxl_calibration+0x48>
     418:	1c28      	adds	r0, r5, #0
     41a:	4b0d      	ldr	r3, [pc, #52]	; (450 <init_adxl_calibration+0x64>)
     41c:	4798      	blx	r3
     41e:	2800      	cmp	r0, #0
     420:	d108      	bne.n	434 <init_adxl_calibration+0x48>
		{
			accelerometer = saved_calibration;
     422:	480c      	ldr	r0, [pc, #48]	; (454 <init_adxl_calibration+0x68>)
     424:	4669      	mov	r1, sp
     426:	2234      	movs	r2, #52	; 0x34
     428:	4b08      	ldr	r3, [pc, #32]	; (44c <init_adxl_calibration+0x60>)
     42a:	4798      	blx	r3
			//printf("Sensor calibrated with saved values! Press button during start to recalibrate! X 0G: %.3f 1G: %.3f  Y 0G: %.3f 1G: %.3f  Z 0G: %.3f 1G: %.3f \n\r",
			//saved_calibration.x_zero_g_point, saved_calibration.x_volt_per_one_g,
			//saved_calibration.y_zero_g_point, saved_calibration.y_volt_per_one_g,
			//saved_calibration.z_zero_g_point, saved_calibration.z_volt_per_one_g);
			set_disp_led_color(LED_WHITE);
     42c:	2005      	movs	r0, #5
     42e:	4b0a      	ldr	r3, [pc, #40]	; (458 <init_adxl_calibration+0x6c>)
     430:	4798      	blx	r3
     432:	e003      	b.n	43c <init_adxl_calibration+0x50>
		}else{
			calibrate_accelerometer(&accelerometer, calibrate_button);
     434:	4807      	ldr	r0, [pc, #28]	; (454 <init_adxl_calibration+0x68>)
     436:	1c29      	adds	r1, r5, #0
     438:	4b08      	ldr	r3, [pc, #32]	; (45c <init_adxl_calibration+0x70>)
     43a:	4798      	blx	r3
		}
}
     43c:	b01d      	add	sp, #116	; 0x74
     43e:	bd30      	pop	{r4, r5, pc}
     440:	000003c1 	.word	0x000003c1
     444:	00003611 	.word	0x00003611
     448:	00005dd1 	.word	0x00005dd1
     44c:	000069b1 	.word	0x000069b1
     450:	00001d65 	.word	0x00001d65
     454:	20000750 	.word	0x20000750
     458:	00003175 	.word	0x00003175
     45c:	000002b1 	.word	0x000002b1

00000460 <adc_complete_callback>:
	adc_read_buffer_job(&adc_instance, &adc_val, 1);
}

//ADC callback. This is essentially a freerunning adc, just chose how many channels you want
void adc_complete_callback(struct adc_module *const module)
{
     460:	b510      	push	{r4, lr}
	static uint8_t curr_channel = 0;
	static const enum adc_positive_input inputs[4] = {ADC_POSITIVE_INPUT_PIN0, ADC_POSITIVE_INPUT_PIN4, ADC_POSITIVE_INPUT_PIN5, ADC_POSITIVE_INPUT_PIN6 };
	
	
// 	//Handle new value
	(callbacks)[curr_channel](adc_val);
     462:	4c14      	ldr	r4, [pc, #80]	; (4b4 <adc_complete_callback+0x54>)
     464:	7822      	ldrb	r2, [r4, #0]
     466:	4b14      	ldr	r3, [pc, #80]	; (4b8 <adc_complete_callback+0x58>)
     468:	681b      	ldr	r3, [r3, #0]
     46a:	0092      	lsls	r2, r2, #2
     46c:	4913      	ldr	r1, [pc, #76]	; (4bc <adc_complete_callback+0x5c>)
     46e:	8808      	ldrh	r0, [r1, #0]
     470:	58d3      	ldr	r3, [r2, r3]
     472:	4798      	blx	r3

	//Restart reading
	curr_channel++;
     474:	7820      	ldrb	r0, [r4, #0]
     476:	3001      	adds	r0, #1
	//wrap around num channels
	curr_channel %= num_channels;
     478:	b2c0      	uxtb	r0, r0
     47a:	4b11      	ldr	r3, [pc, #68]	; (4c0 <adc_complete_callback+0x60>)
     47c:	7819      	ldrb	r1, [r3, #0]
     47e:	4b11      	ldr	r3, [pc, #68]	; (4c4 <adc_complete_callback+0x64>)
     480:	4798      	blx	r3
     482:	b2c9      	uxtb	r1, r1
     484:	7021      	strb	r1, [r4, #0]
	
	adc_set_positive_input(&adc_instance, inputs[curr_channel]);
     486:	4b10      	ldr	r3, [pc, #64]	; (4c8 <adc_complete_callback+0x68>)
     488:	5c59      	ldrb	r1, [r3, r1]
{
	/* Sanity check arguments */
	Assert(module_inst);
	Assert(module_inst->hw);

	Adc *const adc_module = module_inst->hw;
     48a:	4b10      	ldr	r3, [pc, #64]	; (4cc <adc_complete_callback+0x6c>)
     48c:	681b      	ldr	r3, [r3, #0]
	/* Sanity check arguments */
	Assert(module_inst);

	Adc *const adc_module = module_inst->hw;

	if (adc_module->STATUS.reg & ADC_STATUS_SYNCBUSY) {
     48e:	7e5a      	ldrb	r2, [r3, #25]

	while (adc_is_syncing(module_inst)) {
     490:	b252      	sxtb	r2, r2
     492:	2a00      	cmp	r2, #0
     494:	dbfb      	blt.n	48e <adc_complete_callback+0x2e>
		/* Wait for synchronization */
	}

	/* Set positive input pin */
	adc_module->INPUTCTRL.reg =
			(adc_module->INPUTCTRL.reg & ~ADC_INPUTCTRL_MUXPOS_Msk) |
     496:	691a      	ldr	r2, [r3, #16]
     498:	201f      	movs	r0, #31
     49a:	4382      	bics	r2, r0
     49c:	430a      	orrs	r2, r1
	while (adc_is_syncing(module_inst)) {
		/* Wait for synchronization */
	}

	/* Set positive input pin */
	adc_module->INPUTCTRL.reg =
     49e:	611a      	str	r2, [r3, #16]
     4a0:	7e5a      	ldrb	r2, [r3, #25]
			(adc_module->INPUTCTRL.reg & ~ADC_INPUTCTRL_MUXPOS_Msk) |
			(positive_input);

	while (adc_is_syncing(module_inst)) {
     4a2:	b252      	sxtb	r2, r2
     4a4:	2a00      	cmp	r2, #0
     4a6:	dbfb      	blt.n	4a0 <adc_complete_callback+0x40>
	
	adc_read_buffer_job(&adc_instance , &adc_val, 1);
     4a8:	4808      	ldr	r0, [pc, #32]	; (4cc <adc_complete_callback+0x6c>)
     4aa:	4904      	ldr	r1, [pc, #16]	; (4bc <adc_complete_callback+0x5c>)
     4ac:	2201      	movs	r2, #1
     4ae:	4b08      	ldr	r3, [pc, #32]	; (4d0 <adc_complete_callback+0x70>)
     4b0:	4798      	blx	r3
}
     4b2:	bd10      	pop	{r4, pc}
     4b4:	200001c8 	.word	0x200001c8
     4b8:	20002eb4 	.word	0x20002eb4
     4bc:	200002fc 	.word	0x200002fc
     4c0:	20000000 	.word	0x20000000
     4c4:	0000ac19 	.word	0x0000ac19
     4c8:	0000d9f4 	.word	0x0000d9f4
     4cc:	20002e44 	.word	0x20002e44
     4d0:	00003b8d 	.word	0x00003b8d
     4d4:	00000000 	.word	0x00000000

000004d8 <adc_to_volt>:
static uint8_t num_channels = 3;
//Callbacks for new value for a channel
void (**callbacks)(uint16_t);

inline float	adc_to_volt(uint16_t val)
{
     4d8:	b510      	push	{r4, lr}
	//Convert to voltage
	float volt = (float)val/ADC_MAX * VCC;
     4da:	4b09      	ldr	r3, [pc, #36]	; (500 <adc_to_volt+0x28>)
     4dc:	4798      	blx	r3
     4de:	4909      	ldr	r1, [pc, #36]	; (504 <adc_to_volt+0x2c>)
     4e0:	4b09      	ldr	r3, [pc, #36]	; (508 <adc_to_volt+0x30>)
     4e2:	4798      	blx	r3
     4e4:	4b09      	ldr	r3, [pc, #36]	; (50c <adc_to_volt+0x34>)
     4e6:	4798      	blx	r3
     4e8:	4b04      	ldr	r3, [pc, #16]	; (4fc <adc_to_volt+0x24>)
     4ea:	4a03      	ldr	r2, [pc, #12]	; (4f8 <adc_to_volt+0x20>)
     4ec:	4c08      	ldr	r4, [pc, #32]	; (510 <adc_to_volt+0x38>)
     4ee:	47a0      	blx	r4
     4f0:	4b08      	ldr	r3, [pc, #32]	; (514 <adc_to_volt+0x3c>)
     4f2:	4798      	blx	r3
	
	return  volt;
}
     4f4:	bd10      	pop	{r4, pc}
     4f6:	46c0      	nop			; (mov r8, r8)
     4f8:	66666666 	.word	0x66666666
     4fc:	400a6666 	.word	0x400a6666
     500:	0000bb71 	.word	0x0000bb71
     504:	477fff00 	.word	0x477fff00
     508:	0000b171 	.word	0x0000b171
     50c:	0000d7fd 	.word	0x0000d7fd
     510:	0000cb29 	.word	0x0000cb29
     514:	0000d8a1 	.word	0x0000d8a1

00000518 <configure_adc>:
//Call this with number of wanted channels and callbacks for each value
void configure_adc(uint8_t no_channels, void (*register_callbacks[])(uint16_t))
{
     518:	b5f0      	push	{r4, r5, r6, r7, lr}
     51a:	b08f      	sub	sp, #60	; 0x3c
     51c:	1c05      	adds	r5, r0, #0
     51e:	1c0e      	adds	r6, r1, #0
	struct adc_config config_adc;
	adc_get_config_defaults(&config_adc);
     520:	ac02      	add	r4, sp, #8
     522:	1c20      	adds	r0, r4, #0
     524:	4b32      	ldr	r3, [pc, #200]	; (5f0 <configure_adc+0xd8>)
     526:	4798      	blx	r3
	
	config_adc.gain_factor = ADC_GAIN_FACTOR_1X;
     528:	2300      	movs	r3, #0
     52a:	60a3      	str	r3, [r4, #8]
	config_adc.clock_prescaler = ADC_CLOCK_PRESCALER_DIV512;
     52c:	22e0      	movs	r2, #224	; 0xe0
     52e:	00d2      	lsls	r2, r2, #3
     530:	8062      	strh	r2, [r4, #2]
	//Select reference
	config_adc.reference = ADC_REFCTRL_REFSEL_AREFA;
     532:	2203      	movs	r2, #3
     534:	7062      	strb	r2, [r4, #1]
	config_adc.positive_input = ADC_POSITIVE_INPUT_PIN0;
     536:	7323      	strb	r3, [r4, #12]
	config_adc.resolution = ADC_RESOLUTION_16BIT;
     538:	2310      	movs	r3, #16
     53a:	7123      	strb	r3, [r4, #4]
	
	adc_init(&adc_instance, ADC, &config_adc);
     53c:	4f2d      	ldr	r7, [pc, #180]	; (5f4 <configure_adc+0xdc>)
     53e:	1c38      	adds	r0, r7, #0
     540:	492d      	ldr	r1, [pc, #180]	; (5f8 <configure_adc+0xe0>)
     542:	1c22      	adds	r2, r4, #0
     544:	4b2d      	ldr	r3, [pc, #180]	; (5fc <configure_adc+0xe4>)
     546:	4798      	blx	r3
		struct adc_module *const module_inst)
{
	Assert(module_inst);
	Assert(module_inst->hw);

	Adc *const adc_module = module_inst->hw;
     548:	683b      	ldr	r3, [r7, #0]
     54a:	7e5a      	ldrb	r2, [r3, #25]

	while (adc_is_syncing(module_inst)) {
     54c:	b252      	sxtb	r2, r2
     54e:	2a00      	cmp	r2, #0
     550:	dbfb      	blt.n	54a <configure_adc+0x32>
 * \param[in] vector Interrupt vector to enable
 */
static inline void system_interrupt_enable(
		const enum system_interrupt_vector vector)
{
	NVIC->ISER[0] = (uint32_t)(1 << ((uint32_t)vector & 0x0000001f));
     552:	2180      	movs	r1, #128	; 0x80
     554:	0409      	lsls	r1, r1, #16
     556:	4a2a      	ldr	r2, [pc, #168]	; (600 <configure_adc+0xe8>)
     558:	6011      	str	r1, [r2, #0]
#	else
		system_interrupt_enable(SYSTEM_INTERRUPT_MODULE_ADC);
#   endif
#endif

	adc_module->CTRLA.reg |= ADC_CTRLA_ENABLE;
     55a:	7819      	ldrb	r1, [r3, #0]
     55c:	2202      	movs	r2, #2
     55e:	430a      	orrs	r2, r1
     560:	701a      	strb	r2, [r3, #0]
	struct adc_module *const module_inst)
{
	/* Sanity check arguments */
	Assert(module_inst);

	Adc *const adc_module = module_inst->hw;
     562:	4b24      	ldr	r3, [pc, #144]	; (5f4 <configure_adc+0xdc>)
     564:	681a      	ldr	r2, [r3, #0]

	if (adc_module->STATUS.reg & ADC_STATUS_SYNCBUSY) {
     566:	7e53      	ldrb	r3, [r2, #25]

	while (adc_is_syncing(module_inst)) {
     568:	b25b      	sxtb	r3, r3
     56a:	2b00      	cmp	r3, #0
     56c:	dbfb      	blt.n	566 <configure_adc+0x4e>
	
	adc_enable(&adc_instance);
	
	adc_register_callback(&adc_instance, adc_complete_callback, ADC_CALLBACK_READ_BUFFER);
     56e:	4c21      	ldr	r4, [pc, #132]	; (5f4 <configure_adc+0xdc>)
     570:	1c20      	adds	r0, r4, #0
     572:	4924      	ldr	r1, [pc, #144]	; (604 <configure_adc+0xec>)
     574:	2200      	movs	r2, #0
     576:	4b24      	ldr	r3, [pc, #144]	; (608 <configure_adc+0xf0>)
     578:	4798      	blx	r3
{
	/* Sanity check arguments */
	Assert(module);

	/* Enable callback */
	module->enabled_callback_mask |= (1 << callback_type);
     57a:	7ee2      	ldrb	r2, [r4, #27]
     57c:	2301      	movs	r3, #1
     57e:	4313      	orrs	r3, r2
     580:	76e3      	strb	r3, [r4, #27]
	/* Sanity check arguments */
	Assert(config);

	/* Default configuration values */
	config->mux_position = SYSTEM_PINMUX_GPIO;
	config->direction    = SYSTEM_PINMUX_PIN_DIR_INPUT;
     582:	a901      	add	r1, sp, #4
     584:	2200      	movs	r2, #0
     586:	704a      	strb	r2, [r1, #1]
	config->input_pull   = SYSTEM_PINMUX_PIN_PULL_UP;
	config->powersave    = false;
     588:	70ca      	strb	r2, [r1, #3]
	/* Configure the rest of the analog pins */
	struct system_pinmux_config config;
	system_pinmux_get_config_defaults(&config);
	
	/* Analog functions are all on MUX setting B */
	config.input_pull   = SYSTEM_PINMUX_PIN_PULL_NONE;
     58a:	708a      	strb	r2, [r1, #2]
	
	//Set up vref to pin 3
	config.mux_position = MUX_PA03B_DAC_VREFP;
     58c:	2201      	movs	r2, #1
     58e:	700a      	strb	r2, [r1, #0]
	system_pinmux_pin_set_config(PIN_PA03, &config);
     590:	2003      	movs	r0, #3
     592:	4b1e      	ldr	r3, [pc, #120]	; (60c <configure_adc+0xf4>)
     594:	4798      	blx	r3
	
	//Todo: add switch case here for setting up number of channels: check!
	switch(no_channels)
     596:	2d03      	cmp	r5, #3
     598:	d013      	beq.n	5c2 <configure_adc+0xaa>
     59a:	d802      	bhi.n	5a2 <configure_adc+0x8a>
     59c:	2d02      	cmp	r5, #2
     59e:	d016      	beq.n	5ce <configure_adc+0xb6>
     5a0:	e01b      	b.n	5da <configure_adc+0xc2>
     5a2:	2d04      	cmp	r5, #4
     5a4:	d007      	beq.n	5b6 <configure_adc+0x9e>
     5a6:	2d05      	cmp	r5, #5
     5a8:	d117      	bne.n	5da <configure_adc+0xc2>
	{
		//No breaks
		case 5:
			config.mux_position = MUX_PA07B_ADC_AIN7;
     5aa:	a901      	add	r1, sp, #4
     5ac:	2301      	movs	r3, #1
     5ae:	700b      	strb	r3, [r1, #0]
			system_pinmux_pin_set_config(PIN_PA04, &config);
     5b0:	2004      	movs	r0, #4
     5b2:	4b16      	ldr	r3, [pc, #88]	; (60c <configure_adc+0xf4>)
     5b4:	4798      	blx	r3
		case 4:
			config.mux_position = MUX_PA06B_ADC_AIN6;
     5b6:	a901      	add	r1, sp, #4
     5b8:	2301      	movs	r3, #1
     5ba:	700b      	strb	r3, [r1, #0]
			system_pinmux_pin_set_config(PIN_PA06, &config);
     5bc:	2006      	movs	r0, #6
     5be:	4b13      	ldr	r3, [pc, #76]	; (60c <configure_adc+0xf4>)
     5c0:	4798      	blx	r3
		case 3:
			config.mux_position = MUX_PA05B_ADC_AIN5;
     5c2:	a901      	add	r1, sp, #4
     5c4:	2301      	movs	r3, #1
     5c6:	700b      	strb	r3, [r1, #0]
			system_pinmux_pin_set_config(PIN_PA05, &config);
     5c8:	2005      	movs	r0, #5
     5ca:	4b10      	ldr	r3, [pc, #64]	; (60c <configure_adc+0xf4>)
     5cc:	4798      	blx	r3
		case 2:
			config.mux_position = MUX_PA04B_ADC_AIN4;
     5ce:	a901      	add	r1, sp, #4
     5d0:	2301      	movs	r3, #1
     5d2:	700b      	strb	r3, [r1, #0]
			system_pinmux_pin_set_config(PIN_PA04, &config);
     5d4:	2004      	movs	r0, #4
     5d6:	4b0d      	ldr	r3, [pc, #52]	; (60c <configure_adc+0xf4>)
     5d8:	4798      	blx	r3
			//No extra pins needed
		break;
	}
	
	//Set up callbacks and num channels
	num_channels = no_channels;
     5da:	4b0d      	ldr	r3, [pc, #52]	; (610 <configure_adc+0xf8>)
     5dc:	701d      	strb	r5, [r3, #0]
	callbacks = register_callbacks;
     5de:	4b0d      	ldr	r3, [pc, #52]	; (614 <configure_adc+0xfc>)
     5e0:	601e      	str	r6, [r3, #0]
	
	//Start reading
	adc_read_buffer_job(&adc_instance, &adc_val, 1);
     5e2:	4804      	ldr	r0, [pc, #16]	; (5f4 <configure_adc+0xdc>)
     5e4:	490c      	ldr	r1, [pc, #48]	; (618 <configure_adc+0x100>)
     5e6:	2201      	movs	r2, #1
     5e8:	4b0c      	ldr	r3, [pc, #48]	; (61c <configure_adc+0x104>)
     5ea:	4798      	blx	r3
}
     5ec:	b00f      	add	sp, #60	; 0x3c
     5ee:	bdf0      	pop	{r4, r5, r6, r7, pc}
     5f0:	0000363d 	.word	0x0000363d
     5f4:	20002e44 	.word	0x20002e44
     5f8:	42004000 	.word	0x42004000
     5fc:	00003685 	.word	0x00003685
     600:	e000e100 	.word	0xe000e100
     604:	00000461 	.word	0x00000461
     608:	00003b79 	.word	0x00003b79
     60c:	000056fd 	.word	0x000056fd
     610:	20000000 	.word	0x20000000
     614:	20002eb4 	.word	0x20002eb4
     618:	200002fc 	.word	0x200002fc
     61c:	00003b8d 	.word	0x00003b8d

00000620 <ssd1306_write_command>:
 * data write function is called based on the selected interface.
 *
 * \param command the command to write
 */
void ssd1306_write_command(uint8_t command)
{
     620:	b5f0      	push	{r4, r5, r6, r7, lr}
     622:	b083      	sub	sp, #12
     624:	466f      	mov	r7, sp
     626:	71f8      	strb	r0, [r7, #7]
     628:	3707      	adds	r7, #7
	spi_select_slave(&ssd1306_master, &ssd1306_slave, true);
     62a:	4c0b      	ldr	r4, [pc, #44]	; (658 <ssd1306_write_command+0x38>)
     62c:	4e0b      	ldr	r6, [pc, #44]	; (65c <ssd1306_write_command+0x3c>)
     62e:	1c20      	adds	r0, r4, #0
     630:	1c31      	adds	r1, r6, #0
     632:	2201      	movs	r2, #1
     634:	4d0a      	ldr	r5, [pc, #40]	; (660 <ssd1306_write_command+0x40>)
     636:	47a8      	blx	r5

	/* Set the pin to high or low atomically based on the requested level */
	if (level) {
		port_base->OUTSET.reg = pin_mask;
	} else {
		port_base->OUTCLR.reg = pin_mask;
     638:	2280      	movs	r2, #128	; 0x80
     63a:	03d2      	lsls	r2, r2, #15
     63c:	4b09      	ldr	r3, [pc, #36]	; (664 <ssd1306_write_command+0x44>)
     63e:	615a      	str	r2, [r3, #20]
	port_pin_set_output_level(SSD1306_DC_PIN, false);
	spi_write_buffer_wait(&ssd1306_master, &command, 1);
     640:	1c20      	adds	r0, r4, #0
     642:	1c39      	adds	r1, r7, #0
     644:	2201      	movs	r2, #1
     646:	4b08      	ldr	r3, [pc, #32]	; (668 <ssd1306_write_command+0x48>)
     648:	4798      	blx	r3
	spi_select_slave(&ssd1306_master, &ssd1306_slave, false);
     64a:	1c20      	adds	r0, r4, #0
     64c:	1c31      	adds	r1, r6, #0
     64e:	2200      	movs	r2, #0
     650:	47a8      	blx	r5
}
     652:	b003      	add	sp, #12
     654:	bdf0      	pop	{r4, r5, r6, r7, pc}
     656:	46c0      	nop			; (mov r8, r8)
     658:	20002eb8 	.word	0x20002eb8
     65c:	20002ef4 	.word	0x20002ef4
     660:	00004435 	.word	0x00004435
     664:	41004400 	.word	0x41004400
     668:	00004521 	.word	0x00004521

0000066c <ssd1306_init>:

	ssd1306_display_on();
}*/

void ssd1306_init(void)
{
     66c:	b5f0      	push	{r4, r5, r6, r7, lr}
     66e:	b091      	sub	sp, #68	; 0x44
	// Initialize delay routine
	delay_init();
     670:	4b64      	ldr	r3, [pc, #400]	; (804 <ssd1306_init+0x198>)
     672:	4798      	blx	r3
 *
 * This functions will reset the OLED controller by setting the reset pin low.
 */
static inline void ssd1306_hard_reset(void)
{
	uint32_t delay_10us = 10 * (system_gclk_gen_get_hz(0)/1000000);
     674:	2000      	movs	r0, #0
     676:	4b64      	ldr	r3, [pc, #400]	; (808 <ssd1306_init+0x19c>)
     678:	4798      	blx	r3
     67a:	4964      	ldr	r1, [pc, #400]	; (80c <ssd1306_init+0x1a0>)
     67c:	4b64      	ldr	r3, [pc, #400]	; (810 <ssd1306_init+0x1a4>)
     67e:	4798      	blx	r3
     680:	0083      	lsls	r3, r0, #2
     682:	1818      	adds	r0, r3, r0
     684:	0040      	lsls	r0, r0, #1
     686:	2280      	movs	r2, #128	; 0x80
     688:	0412      	lsls	r2, r2, #16
     68a:	4b62      	ldr	r3, [pc, #392]	; (814 <ssd1306_init+0x1a8>)
     68c:	615a      	str	r2, [r3, #20]
 * \param n  Number of cycles to delay
 */
static inline void delay_cycles(
		const uint32_t n)
{
	if (n > 0) {
     68e:	2800      	cmp	r0, #0
     690:	d100      	bne.n	694 <ssd1306_init+0x28>
     692:	e0a3      	b.n	7dc <ssd1306_init+0x170>
		SysTick->LOAD = n;
     694:	4b60      	ldr	r3, [pc, #384]	; (818 <ssd1306_init+0x1ac>)
     696:	6058      	str	r0, [r3, #4]
		SysTick->VAL = 0;
     698:	2200      	movs	r2, #0
     69a:	609a      	str	r2, [r3, #8]

		while (!(SysTick->CTRL & SysTick_CTRL_COUNTFLAG_Msk)) {
     69c:	1c19      	adds	r1, r3, #0
     69e:	2280      	movs	r2, #128	; 0x80
     6a0:	0252      	lsls	r2, r2, #9
     6a2:	680b      	ldr	r3, [r1, #0]
     6a4:	4213      	tst	r3, r2
     6a6:	d0fc      	beq.n	6a2 <ssd1306_init+0x36>
     6a8:	e09d      	b.n	7e6 <ssd1306_init+0x17a>
     6aa:	680b      	ldr	r3, [r1, #0]
     6ac:	4213      	tst	r3, r2
     6ae:	d0fc      	beq.n	6aa <ssd1306_init+0x3e>
		const struct spi_slave_inst_config *const config)
{
	Assert(slave);
	Assert(config);

	slave->ss_pin          = config->ss_pin;
     6b0:	4c5a      	ldr	r4, [pc, #360]	; (81c <ssd1306_init+0x1b0>)
     6b2:	2318      	movs	r3, #24
     6b4:	7023      	strb	r3, [r4, #0]
	slave->address_enabled = config->address_enabled;
     6b6:	2300      	movs	r3, #0
     6b8:	7063      	strb	r3, [r4, #1]
	slave->address         = config->address;
     6ba:	70a3      	strb	r3, [r4, #2]
	/* Sanity check arguments */
	Assert(config);

	/* Default configuration values */
	config->direction  = PORT_PIN_DIR_INPUT;
	config->input_pull = PORT_PIN_PULL_UP;
     6bc:	a902      	add	r1, sp, #8
     6be:	2201      	movs	r2, #1
     6c0:	704a      	strb	r2, [r1, #1]
	config->powersave  = false;
     6c2:	708b      	strb	r3, [r1, #2]
	/* Get default config for pin */
	struct port_config pin_conf;
	port_get_config_defaults(&pin_conf);

	/* Edit config to set the pin as output */
	pin_conf.direction = PORT_PIN_DIR_OUTPUT;
     6c4:	700a      	strb	r2, [r1, #0]

	/* Set config on Slave Select pin */
	port_pin_set_config(slave->ss_pin, &pin_conf);
     6c6:	2018      	movs	r0, #24
     6c8:	4b55      	ldr	r3, [pc, #340]	; (820 <ssd1306_init+0x1b4>)
     6ca:	4798      	blx	r3
	port_pin_set_output_level(slave->ss_pin, true);
     6cc:	7823      	ldrb	r3, [r4, #0]
	uint8_t group_index = (gpio_pin / 32);

	/* Array of available ports */
	Port *const ports[PORT_INST_NUM] = PORT_INSTS;

	if (port_index < PORT_INST_NUM) {
     6ce:	09d9      	lsrs	r1, r3, #7
		return &(ports[port_index]->Group[group_index]);
	} else {
		Assert(false);
		return NULL;
     6d0:	2200      	movs	r2, #0
	uint8_t group_index = (gpio_pin / 32);

	/* Array of available ports */
	Port *const ports[PORT_INST_NUM] = PORT_INSTS;

	if (port_index < PORT_INST_NUM) {
     6d2:	2900      	cmp	r1, #0
     6d4:	d103      	bne.n	6de <ssd1306_init+0x72>
		return &(ports[port_index]->Group[group_index]);
     6d6:	095a      	lsrs	r2, r3, #5
     6d8:	01d2      	lsls	r2, r2, #7
     6da:	494e      	ldr	r1, [pc, #312]	; (814 <ssd1306_init+0x1a8>)
     6dc:	1852      	adds	r2, r2, r1
static inline void port_pin_set_output_level(
		const uint8_t gpio_pin,
		const bool level)
{
	PortGroup *const port_base = port_get_group_from_gpio_pin(gpio_pin);
	uint32_t pin_mask  = (1UL << (gpio_pin % 32));
     6de:	271f      	movs	r7, #31
     6e0:	403b      	ands	r3, r7
     6e2:	2401      	movs	r4, #1
     6e4:	1c21      	adds	r1, r4, #0
     6e6:	4099      	lsls	r1, r3

	/* Set the pin to high or low atomically based on the requested level */
	if (level) {
		port_base->OUTSET.reg = pin_mask;
     6e8:	6191      	str	r1, [r2, #24]
{
	/* Sanity check arguments */
	Assert(config);

	/* Default configuration values */
	config->mode             = SPI_MODE_MASTER;
     6ea:	aa02      	add	r2, sp, #8
     6ec:	7014      	strb	r4, [r2, #0]
	config->data_order       = SPI_DATA_ORDER_MSB;
     6ee:	2300      	movs	r3, #0
     6f0:	6053      	str	r3, [r2, #4]
	config->transfer_mode    = SPI_TRANSFER_MODE_0;
     6f2:	6093      	str	r3, [r2, #8]
	config->mux_setting      = SPI_SIGNAL_MUX_SETTING_E;	//do pad 1, di pad 0
     6f4:	2180      	movs	r1, #128	; 0x80
     6f6:	0249      	lsls	r1, r1, #9
     6f8:	60d1      	str	r1, [r2, #12]
	config->character_size   = SPI_CHARACTER_SIZE_8BIT;
     6fa:	7413      	strb	r3, [r2, #16]
	config->run_in_standby   = false;
     6fc:	7453      	strb	r3, [r2, #17]
	config->receiver_enable  = true;
     6fe:	7494      	strb	r4, [r2, #18]
#  ifdef FEATURE_SPI_SLAVE_SELECT_LOW_DETECT
	config->select_slave_low_detect_enable= true;
     700:	74d4      	strb	r4, [r2, #19]
#  endif
#  ifdef FEATURE_SPI_HARDWARE_SLAVE_SELECT
	config->master_slave_select_enable= false;
     702:	7513      	strb	r3, [r2, #20]
#  endif
	config->generator_source = GCLK_GENERATOR_0;
     704:	2124      	movs	r1, #36	; 0x24
     706:	5453      	strb	r3, [r2, r1]

	/* Clear mode specific config */
	memset(&(config->mode_specific), 0, sizeof(config->mode_specific));
     708:	9309      	str	r3, [sp, #36]	; 0x24
     70a:	930a      	str	r3, [sp, #40]	; 0x28

	/* Master config defaults */
	config->mode_specific.master.baudrate = 1000000;
     70c:	4b3f      	ldr	r3, [pc, #252]	; (80c <ssd1306_init+0x1a0>)
     70e:	6193      	str	r3, [r2, #24]
	spi_attach_slave(&ssd1306_slave, &slave_config);

	spi_get_config_defaults(&config);

	config.mux_setting = SSD1306_SPI_PINMUX_SETTING;
	config.pinmux_pad0 = SSD1306_SPI_PINMUX_PAD0;
     710:	4b44      	ldr	r3, [pc, #272]	; (824 <ssd1306_init+0x1b8>)
     712:	6293      	str	r3, [r2, #40]	; 0x28
	config.pinmux_pad1 = SSD1306_SPI_PINMUX_PAD1;
     714:	4b44      	ldr	r3, [pc, #272]	; (828 <ssd1306_init+0x1bc>)
     716:	62d3      	str	r3, [r2, #44]	; 0x2c
	config.pinmux_pad2 = SSD1306_SPI_PINMUX_PAD2;
     718:	4b44      	ldr	r3, [pc, #272]	; (82c <ssd1306_init+0x1c0>)
     71a:	6313      	str	r3, [r2, #48]	; 0x30
	config.pinmux_pad3 = SSD1306_SPI_PINMUX_PAD3;
     71c:	4b44      	ldr	r3, [pc, #272]	; (830 <ssd1306_init+0x1c4>)
     71e:	6353      	str	r3, [r2, #52]	; 0x34
	config.mode_specific.master.baudrate = SSD1306_CLOCK_SPEED;

	spi_init(&ssd1306_master, SSD1306_SPI, &config);
     720:	4e44      	ldr	r6, [pc, #272]	; (834 <ssd1306_init+0x1c8>)
     722:	1c30      	adds	r0, r6, #0
     724:	4944      	ldr	r1, [pc, #272]	; (838 <ssd1306_init+0x1cc>)
     726:	4b45      	ldr	r3, [pc, #276]	; (83c <ssd1306_init+0x1d0>)
     728:	4798      	blx	r3
{
	/* Sanity check arguments */
	Assert(module);
	Assert(module->hw);

	SercomSpi *const spi_module = &(module->hw->SPI);
     72a:	6835      	ldr	r5, [r6, #0]

#  if SPI_CALLBACK_MODE == true
	system_interrupt_enable(_sercom_get_interrupt_vector(module->hw));
     72c:	1c28      	adds	r0, r5, #0
     72e:	4b44      	ldr	r3, [pc, #272]	; (840 <ssd1306_init+0x1d4>)
     730:	4798      	blx	r3
     732:	4007      	ands	r7, r0
     734:	40bc      	lsls	r4, r7
     736:	4b43      	ldr	r3, [pc, #268]	; (844 <ssd1306_init+0x1d8>)
     738:	601c      	str	r4, [r3, #0]
{
	/* Sanity check arguments */
	Assert(module);
	Assert(module->hw);

	SercomSpi *const spi_module = &(module->hw->SPI);
     73a:	6832      	ldr	r2, [r6, #0]

#  ifdef FEATURE_SPI_SYNC_SCHEME_VERSION_2
	/* Return synchronization status */
	return (spi_module->SYNCBUSY.reg);
     73c:	69d3      	ldr	r3, [r2, #28]

#  if SPI_CALLBACK_MODE == true
	system_interrupt_enable(_sercom_get_interrupt_vector(module->hw));
#  endif

	while (spi_is_syncing(module)) {
     73e:	2b00      	cmp	r3, #0
     740:	d1fc      	bne.n	73c <ssd1306_init+0xd0>
		/* Wait until the synchronization is complete */
	}

	/* Enable SPI */
	spi_module->CTRLA.reg |= SERCOM_SPI_CTRLA_ENABLE;
     742:	682a      	ldr	r2, [r5, #0]
     744:	2302      	movs	r3, #2
     746:	4313      	orrs	r3, r2
     748:	602b      	str	r3, [r5, #0]
	/* Sanity check arguments */
	Assert(config);

	/* Default configuration values */
	config->direction  = PORT_PIN_DIR_INPUT;
	config->input_pull = PORT_PIN_PULL_UP;
     74a:	ac01      	add	r4, sp, #4
     74c:	2301      	movs	r3, #1
     74e:	7063      	strb	r3, [r4, #1]
	config->powersave  = false;
     750:	2200      	movs	r2, #0
     752:	70a2      	strb	r2, [r4, #2]
	spi_enable(&ssd1306_master);

	struct port_config pin;
	port_get_config_defaults(&pin);
	pin.direction = PORT_PIN_DIR_OUTPUT;
     754:	7023      	strb	r3, [r4, #0]

	port_pin_set_config(SSD1306_DC_PIN, &pin);
     756:	2016      	movs	r0, #22
     758:	1c21      	adds	r1, r4, #0
     75a:	4d31      	ldr	r5, [pc, #196]	; (820 <ssd1306_init+0x1b4>)
     75c:	47a8      	blx	r5
	port_pin_set_config(SSD1306_RES_PIN, &pin);
     75e:	2017      	movs	r0, #23
     760:	1c21      	adds	r1, r4, #0
     762:	47a8      	blx	r5
	PortGroup *const port_base = port_get_group_from_gpio_pin(gpio_pin);
	uint32_t pin_mask  = (1UL << (gpio_pin % 32));

	/* Set the pin to high or low atomically based on the requested level */
	if (level) {
		port_base->OUTSET.reg = pin_mask;
     764:	2280      	movs	r2, #128	; 0x80
     766:	0412      	lsls	r2, r2, #16
     768:	4b2a      	ldr	r3, [pc, #168]	; (814 <ssd1306_init+0x1a8>)
     76a:	619a      	str	r2, [r3, #24]

	// Set the reset pin to the default state
	port_pin_set_output_level(SSD1306_RES_PIN, true);
	
	// Set Display Clock Divide Ratio / Oscillator Frequency (Default => 0x80)
	ssd1306_write_command(SSD1306_CMD_SET_DISPLAY_CLOCK_DIVIDE_RATIO);
     76c:	20d5      	movs	r0, #213	; 0xd5
     76e:	4c36      	ldr	r4, [pc, #216]	; (848 <ssd1306_init+0x1dc>)
     770:	47a0      	blx	r4
	ssd1306_write_command(0x80);
     772:	2080      	movs	r0, #128	; 0x80
     774:	47a0      	blx	r4

	// 1/32 Duty (0x0F~0x3F)
	ssd1306_write_command(SSD1306_CMD_SET_MULTIPLEX_RATIO);
     776:	20a8      	movs	r0, #168	; 0xa8
     778:	47a0      	blx	r4
	ssd1306_write_command(0x3F);
     77a:	203f      	movs	r0, #63	; 0x3f
     77c:	47a0      	blx	r4

	// Shift Mapping RAM Counter (0x00~0x3F)
	ssd1306_write_command(SSD1306_CMD_SET_DISPLAY_OFFSET);
     77e:	20d3      	movs	r0, #211	; 0xd3
     780:	47a0      	blx	r4
	ssd1306_write_command(0x00);
     782:	2000      	movs	r0, #0
     784:	47a0      	blx	r4

	// Set Mapping RAM Display Start Line (0x00~0x3F)
	ssd1306_write_command(SSD1306_CMD_SET_DISPLAY_START_LINE(0x00));
     786:	2040      	movs	r0, #64	; 0x40
     788:	47a0      	blx	r4
	
	// Enable charge pump regulator
	ssd1306_write_command(SSD1306_CMD_SET_CHARGE_PUMP_SETTING);
     78a:	208d      	movs	r0, #141	; 0x8d
     78c:	47a0      	blx	r4
	ssd1306_write_command(0x14);
     78e:	2014      	movs	r0, #20
     790:	47a0      	blx	r4

	// Set Column Address 0 Mapped to SEG0
	//ssd1306_write_command(SSD1306_CMD_SET_SEGMENT_RE_MAP_COL127_SEG0);
	
	
	ssd1306_write_command(SSD1306_CMD_SET_MEMORY_ADDRESSING_MODE);
     792:	2020      	movs	r0, #32
     794:	47a0      	blx	r4
	ssd1306_write_command(0x00);
     796:	2000      	movs	r0, #0
     798:	47a0      	blx	r4
	
	ssd1306_write_command(SSD1306_CMD_SET_SEGMENT_RE_MAP_COL0_SEG0 | 0x01);
     79a:	20a1      	movs	r0, #161	; 0xa1
     79c:	47a0      	blx	r4
	
	// Set COM/Row Scan Scan from COM63 to 0
	ssd1306_write_command(SSD1306_CMD_SET_COM_OUTPUT_SCAN_DOWN);
     79e:	20c8      	movs	r0, #200	; 0xc8
     7a0:	47a0      	blx	r4

	// Set COM Pins hardware configuration
	ssd1306_write_command(SSD1306_CMD_SET_COM_PINS);
     7a2:	20da      	movs	r0, #218	; 0xda
     7a4:	47a0      	blx	r4
	ssd1306_write_command(0x12); //Annars kastas linjerna om fel, kolla upp varfr
     7a6:	2012      	movs	r0, #18
     7a8:	47a0      	blx	r4
 *
 * \retval contrast the contrast value written to the OLED controller
 */
static inline uint8_t ssd1306_set_contrast(uint8_t contrast)
{
	ssd1306_write_command(SSD1306_CMD_SET_CONTRAST_CONTROL_FOR_BANK0);
     7aa:	2081      	movs	r0, #129	; 0x81
     7ac:	47a0      	blx	r4
	ssd1306_write_command(contrast);
     7ae:	20ff      	movs	r0, #255	; 0xff
     7b0:	47a0      	blx	r4

	ssd1306_set_contrast(0xFF);

	// Disable Entire display On
	ssd1306_write_command(SSD1306_CMD_ENTIRE_DISPLAY_AND_GDDRAM_ON);
     7b2:	20a4      	movs	r0, #164	; 0xa4
     7b4:	47a0      	blx	r4
 * This function will disable invert on all pixels on the OLED
 *
 */
static inline void ssd1306_display_invert_disable(void)
{
	ssd1306_write_command(SSD1306_CMD_SET_NORMAL_DISPLAY);
     7b6:	20a6      	movs	r0, #166	; 0xa6
     7b8:	47a0      	blx	r4

	ssd1306_display_invert_disable();

	// Set VCOMH Deselect Level
	ssd1306_write_command(SSD1306_CMD_SET_VCOMH_DESELECT_LEVEL);
     7ba:	20db      	movs	r0, #219	; 0xdb
     7bc:	47a0      	blx	r4
	ssd1306_write_command(0x40); // Default => 0x20 (0.77*VCC)
     7be:	2040      	movs	r0, #64	; 0x40
     7c0:	47a0      	blx	r4

	// Set Pre-Charge as 15 Clocks & Discharge as 1 Clock
	ssd1306_write_command(SSD1306_CMD_SET_PRE_CHARGE_PERIOD);
     7c2:	20d9      	movs	r0, #217	; 0xd9
     7c4:	47a0      	blx	r4
	ssd1306_write_command(0xF1);
     7c6:	20f1      	movs	r0, #241	; 0xf1
     7c8:	47a0      	blx	r4
	
	//Clear display buffer:
	memset(&ssd1306_buffer[0], 0, sizeof(ssd1306_buffer));
     7ca:	4820      	ldr	r0, [pc, #128]	; (84c <ssd1306_init+0x1e0>)
     7cc:	2100      	movs	r1, #0
     7ce:	2280      	movs	r2, #128	; 0x80
     7d0:	00d2      	lsls	r2, r2, #3
     7d2:	4b1f      	ldr	r3, [pc, #124]	; (850 <ssd1306_init+0x1e4>)
     7d4:	4798      	blx	r3
 *
 * This function will turn on the OLED.
 */
static inline void ssd1306_display_on(void)
{
	ssd1306_write_command(SSD1306_CMD_SET_DISPLAY_ON);
     7d6:	20af      	movs	r0, #175	; 0xaf
     7d8:	47a0      	blx	r4
     7da:	e010      	b.n	7fe <ssd1306_init+0x192>
     7dc:	2280      	movs	r2, #128	; 0x80
     7de:	0412      	lsls	r2, r2, #16
     7e0:	4b0c      	ldr	r3, [pc, #48]	; (814 <ssd1306_init+0x1a8>)
     7e2:	619a      	str	r2, [r3, #24]
     7e4:	e764      	b.n	6b0 <ssd1306_init+0x44>
     7e6:	2280      	movs	r2, #128	; 0x80
     7e8:	0412      	lsls	r2, r2, #16
     7ea:	4b0a      	ldr	r3, [pc, #40]	; (814 <ssd1306_init+0x1a8>)
     7ec:	619a      	str	r2, [r3, #24]
 */
static inline void delay_cycles(
		const uint32_t n)
{
	if (n > 0) {
		SysTick->LOAD = n;
     7ee:	4b0a      	ldr	r3, [pc, #40]	; (818 <ssd1306_init+0x1ac>)
     7f0:	6058      	str	r0, [r3, #4]
		SysTick->VAL = 0;
     7f2:	2200      	movs	r2, #0
     7f4:	609a      	str	r2, [r3, #8]

		while (!(SysTick->CTRL & SysTick_CTRL_COUNTFLAG_Msk)) {
     7f6:	1c19      	adds	r1, r3, #0
     7f8:	2280      	movs	r2, #128	; 0x80
     7fa:	0252      	lsls	r2, r2, #9
     7fc:	e755      	b.n	6aa <ssd1306_init+0x3e>

	ssd1306_display_on();
}
     7fe:	b011      	add	sp, #68	; 0x44
     800:	bdf0      	pop	{r4, r5, r6, r7, pc}
     802:	46c0      	nop			; (mov r8, r8)
     804:	000035d5 	.word	0x000035d5
     808:	00005509 	.word	0x00005509
     80c:	000f4240 	.word	0x000f4240
     810:	0000ab91 	.word	0x0000ab91
     814:	41004400 	.word	0x41004400
     818:	e000e010 	.word	0xe000e010
     81c:	20002ef4 	.word	0x20002ef4
     820:	00003e85 	.word	0x00003e85
     824:	00100002 	.word	0x00100002
     828:	00110002 	.word	0x00110002
     82c:	00120002 	.word	0x00120002
     830:	00130002 	.word	0x00130002
     834:	20002eb8 	.word	0x20002eb8
     838:	42000c00 	.word	0x42000c00
     83c:	0000421d 	.word	0x0000421d
     840:	00004979 	.word	0x00004979
     844:	e000e100 	.word	0xe000e100
     848:	00000621 	.word	0x00000621
     84c:	20000340 	.word	0x20000340
     850:	000069c3 	.word	0x000069c3

00000854 <ssd1306_write_data>:
 * data write function is called based on the selected interface.
 *
 * \param data the data to write
 */
void ssd1306_write_data(uint8_t data)
{
     854:	b5f0      	push	{r4, r5, r6, r7, lr}
     856:	b083      	sub	sp, #12
     858:	466f      	mov	r7, sp
     85a:	71f8      	strb	r0, [r7, #7]
     85c:	3707      	adds	r7, #7
	spi_select_slave(&ssd1306_master, &ssd1306_slave, true);
     85e:	4c0b      	ldr	r4, [pc, #44]	; (88c <ssd1306_write_data+0x38>)
     860:	4e0b      	ldr	r6, [pc, #44]	; (890 <ssd1306_write_data+0x3c>)
     862:	1c20      	adds	r0, r4, #0
     864:	1c31      	adds	r1, r6, #0
     866:	2201      	movs	r2, #1
     868:	4d0a      	ldr	r5, [pc, #40]	; (894 <ssd1306_write_data+0x40>)
     86a:	47a8      	blx	r5
     86c:	2280      	movs	r2, #128	; 0x80
     86e:	03d2      	lsls	r2, r2, #15
     870:	4b09      	ldr	r3, [pc, #36]	; (898 <ssd1306_write_data+0x44>)
     872:	619a      	str	r2, [r3, #24]
	port_pin_set_output_level(SSD1306_DC_PIN, true);
	spi_write_buffer_wait(&ssd1306_master, &data, 1);
     874:	1c20      	adds	r0, r4, #0
     876:	1c39      	adds	r1, r7, #0
     878:	2201      	movs	r2, #1
     87a:	4b08      	ldr	r3, [pc, #32]	; (89c <ssd1306_write_data+0x48>)
     87c:	4798      	blx	r3
	spi_select_slave(&ssd1306_master, &ssd1306_slave, false);
     87e:	1c20      	adds	r0, r4, #0
     880:	1c31      	adds	r1, r6, #0
     882:	2200      	movs	r2, #0
     884:	47a8      	blx	r5
}
     886:	b003      	add	sp, #12
     888:	bdf0      	pop	{r4, r5, r6, r7, pc}
     88a:	46c0      	nop			; (mov r8, r8)
     88c:	20002eb8 	.word	0x20002eb8
     890:	20002ef4 	.word	0x20002ef4
     894:	00004435 	.word	0x00004435
     898:	41004400 	.word	0x41004400
     89c:	00004521 	.word	0x00004521

000008a0 <ssd1306_write_display>:





void ssd1306_write_display() {
     8a0:	b570      	push	{r4, r5, r6, lr}
	spi_select_slave(&ssd1306_master, &ssd1306_slave, true);
     8a2:	480e      	ldr	r0, [pc, #56]	; (8dc <ssd1306_write_display+0x3c>)
     8a4:	490e      	ldr	r1, [pc, #56]	; (8e0 <ssd1306_write_display+0x40>)
     8a6:	2201      	movs	r2, #1
     8a8:	4b0e      	ldr	r3, [pc, #56]	; (8e4 <ssd1306_write_display+0x44>)
     8aa:	4798      	blx	r3
	
	ssd1306_write_command(SSD1306_CMD_SET_COLUMN_ADDRESS);
     8ac:	2021      	movs	r0, #33	; 0x21
     8ae:	4c0e      	ldr	r4, [pc, #56]	; (8e8 <ssd1306_write_display+0x48>)
     8b0:	47a0      	blx	r4
	ssd1306_write_command(0); // Column start address (0 = reset)
     8b2:	2000      	movs	r0, #0
     8b4:	47a0      	blx	r4
	ssd1306_write_command(127); // Column end address
     8b6:	207f      	movs	r0, #127	; 0x7f
     8b8:	47a0      	blx	r4
	
	ssd1306_write_command(SSD1306_CMD_SET_PAGE_ADDRESS);
     8ba:	2022      	movs	r0, #34	; 0x22
     8bc:	47a0      	blx	r4
	ssd1306_write_command(0); //Page start
     8be:	2000      	movs	r0, #0
     8c0:	47a0      	blx	r4
	ssd1306_write_command(7); //Page end
     8c2:	2007      	movs	r0, #7
     8c4:	47a0      	blx	r4
     8c6:	4c09      	ldr	r4, [pc, #36]	; (8ec <ssd1306_write_display+0x4c>)
     8c8:	2380      	movs	r3, #128	; 0x80
     8ca:	00db      	lsls	r3, r3, #3
     8cc:	18e6      	adds	r6, r4, r3
	
	//TODO Write complete buffer
	for(uint16_t i = 0; i < GFX_MONO_LCD_FRAMEBUFFER_SIZE; i++) {
		//ssd1306_write_data(ssd1306_buffer[i]);
		ssd1306_write_data(gfx_framebuffer[i]);
     8ce:	4d08      	ldr	r5, [pc, #32]	; (8f0 <ssd1306_write_display+0x50>)
     8d0:	7820      	ldrb	r0, [r4, #0]
     8d2:	47a8      	blx	r5
     8d4:	3401      	adds	r4, #1
	ssd1306_write_command(SSD1306_CMD_SET_PAGE_ADDRESS);
	ssd1306_write_command(0); //Page start
	ssd1306_write_command(7); //Page end
	
	//TODO Write complete buffer
	for(uint16_t i = 0; i < GFX_MONO_LCD_FRAMEBUFFER_SIZE; i++) {
     8d6:	42b4      	cmp	r4, r6
     8d8:	d1fa      	bne.n	8d0 <ssd1306_write_display+0x30>
		//ssd1306_write_data(ssd1306_buffer[i]);
		ssd1306_write_data(gfx_framebuffer[i]);
	}
}
     8da:	bd70      	pop	{r4, r5, r6, pc}
     8dc:	20002eb8 	.word	0x20002eb8
     8e0:	20002ef4 	.word	0x20002ef4
     8e4:	00004435 	.word	0x00004435
     8e8:	00000621 	.word	0x00000621
     8ec:	200007b8 	.word	0x200007b8
     8f0:	00000855 	.word	0x00000855

000008f4 <ssd1306_clear_display>:


void ssd1306_clear_display() {
     8f4:	b538      	push	{r3, r4, r5, lr}
	spi_select_slave(&ssd1306_master, &ssd1306_slave, true);
     8f6:	480e      	ldr	r0, [pc, #56]	; (930 <ssd1306_clear_display+0x3c>)
     8f8:	490e      	ldr	r1, [pc, #56]	; (934 <ssd1306_clear_display+0x40>)
     8fa:	2201      	movs	r2, #1
     8fc:	4b0e      	ldr	r3, [pc, #56]	; (938 <ssd1306_clear_display+0x44>)
     8fe:	4798      	blx	r3
	
	ssd1306_write_command(SSD1306_CMD_SET_COLUMN_ADDRESS);
     900:	2021      	movs	r0, #33	; 0x21
     902:	4c0e      	ldr	r4, [pc, #56]	; (93c <ssd1306_clear_display+0x48>)
     904:	47a0      	blx	r4
	ssd1306_write_command(0); // Column start address (0 = reset)
     906:	2000      	movs	r0, #0
     908:	47a0      	blx	r4
	ssd1306_write_command(127); // Column end address
     90a:	207f      	movs	r0, #127	; 0x7f
     90c:	47a0      	blx	r4
	
	ssd1306_write_command(SSD1306_CMD_SET_PAGE_ADDRESS);
     90e:	2022      	movs	r0, #34	; 0x22
     910:	47a0      	blx	r4
	ssd1306_write_command(0); //Page start
     912:	2000      	movs	r0, #0
     914:	47a0      	blx	r4
	ssd1306_write_command(7); //Page end
     916:	2007      	movs	r0, #7
     918:	47a0      	blx	r4
     91a:	2480      	movs	r4, #128	; 0x80
     91c:	00e4      	lsls	r4, r4, #3
	
	//TODO Write complete buffer
	for(uint16_t i = 0; i < 1024; i++) {
		ssd1306_write_data(0);
     91e:	4d08      	ldr	r5, [pc, #32]	; (940 <ssd1306_clear_display+0x4c>)
     920:	2000      	movs	r0, #0
     922:	47a8      	blx	r5
     924:	3c01      	subs	r4, #1
     926:	b2a4      	uxth	r4, r4
	ssd1306_write_command(SSD1306_CMD_SET_PAGE_ADDRESS);
	ssd1306_write_command(0); //Page start
	ssd1306_write_command(7); //Page end
	
	//TODO Write complete buffer
	for(uint16_t i = 0; i < 1024; i++) {
     928:	2c00      	cmp	r4, #0
     92a:	d1f9      	bne.n	920 <ssd1306_clear_display+0x2c>
		ssd1306_write_data(0);
	}
	
}
     92c:	bd38      	pop	{r3, r4, r5, pc}
     92e:	46c0      	nop			; (mov r8, r8)
     930:	20002eb8 	.word	0x20002eb8
     934:	20002ef4 	.word	0x20002ef4
     938:	00004435 	.word	0x00004435
     93c:	00000621 	.word	0x00000621
     940:	00000855 	.word	0x00000855

00000944 <ssd1306_set_coordinate>:
	
	
}

void ssd1306_set_coordinate(unsigned char x, unsigned char y)
{
     944:	b538      	push	{r3, r4, r5, lr}
     946:	1c05      	adds	r5, r0, #0
	ssd1306_write_command(0xB0 + y);					//Page start address
     948:	1c08      	adds	r0, r1, #0
     94a:	3850      	subs	r0, #80	; 0x50
     94c:	b2c0      	uxtb	r0, r0
     94e:	4c06      	ldr	r4, [pc, #24]	; (968 <ssd1306_set_coordinate+0x24>)
     950:	47a0      	blx	r4
	ssd1306_write_command(((x & 0xF0) >> 4) | 0x10);
     952:	0928      	lsrs	r0, r5, #4
     954:	2310      	movs	r3, #16
     956:	4318      	orrs	r0, r3
     958:	47a0      	blx	r4
	ssd1306_write_command((x & 0x0F) | 0x01);
     95a:	200e      	movs	r0, #14
     95c:	4005      	ands	r5, r0
     95e:	2301      	movs	r3, #1
     960:	1c28      	adds	r0, r5, #0
     962:	4318      	orrs	r0, r3
     964:	47a0      	blx	r4
}
     966:	bd38      	pop	{r3, r4, r5, pc}
     968:	00000621 	.word	0x00000621

0000096c <ssd1306_draw_huge_number>:
	0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x7F, 0x7F, 0x7F, 0x7F, 0x7F, 0x7F, 0x7F, 0x7F, 0x7E, 0x7E, 0x7E, 0x7E, 0x7E, 0x7E, 0x7E, 0x7E, 0x7E, 0x7E, 0x7E, 0x7E, 0x7E, 0x7E, 0x7E, 0x7E, 0x7E, 0x7E, 0x7E, 0x7E, 0x7E, 0x7E, 0x7E, 0x7E, 0x00, 
};


void ssd1306_draw_huge_number(unsigned char x, unsigned char y, uint8_t num)
{	
     96c:	b5f0      	push	{r4, r5, r6, r7, lr}
     96e:	465f      	mov	r7, fp
     970:	4656      	mov	r6, sl
     972:	464d      	mov	r5, r9
     974:	4644      	mov	r4, r8
     976:	b4f0      	push	{r4, r5, r6, r7}
     978:	b085      	sub	sp, #20
     97a:	4683      	mov	fp, r0
     97c:	9101      	str	r1, [sp, #4]
     97e:	1c14      	adds	r4, r2, #0
     980:	2a63      	cmp	r2, #99	; 0x63
     982:	d900      	bls.n	986 <ssd1306_draw_huge_number+0x1a>
     984:	2463      	movs	r4, #99	; 0x63
     986:	b2e4      	uxtb	r4, r4
	uint8_t digits[2];
	if(num > 99) num = 99;
	
	digits[1] = num % 10;
     988:	1c20      	adds	r0, r4, #0
     98a:	210a      	movs	r1, #10
     98c:	4b24      	ldr	r3, [pc, #144]	; (a20 <ssd1306_draw_huge_number+0xb4>)
     98e:	4798      	blx	r3
     990:	b2c9      	uxtb	r1, r1
     992:	ab03      	add	r3, sp, #12
     994:	7059      	strb	r1, [r3, #1]
	digits[0] = (num-digits[1])/10;
	if(num < 10) digits[0] = 0;
     996:	2c09      	cmp	r4, #9
     998:	d82c      	bhi.n	9f4 <ssd1306_draw_huge_number+0x88>
     99a:	2200      	movs	r2, #0
     99c:	701a      	strb	r2, [r3, #0]
     99e:	e02f      	b.n	a00 <ssd1306_draw_huge_number+0x94>
	
	for(uint8_t digitIndex = 0; digitIndex < 2; digitIndex++) {
		for(uint8_t i = 0; i < 7; i++) {	//Fr att skriva ut alla "rader" fr bokstaven
			ssd1306_set_coordinate(x, y+i);
     9a0:	4658      	mov	r0, fp
     9a2:	4651      	mov	r1, sl
     9a4:	4b1f      	ldr	r3, [pc, #124]	; (a24 <ssd1306_draw_huge_number+0xb8>)
     9a6:	4798      	blx	r3
			for(uint8_t j = 0; j < 39; j++) {
				ssd1306_write_data(lucidaSansUnicode_56ptBitmaps[(digits[digitIndex]*273) + j + (i*39)]); 
     9a8:	464d      	mov	r5, r9
     9aa:	2400      	movs	r4, #0
     9ac:	ab03      	add	r3, sp, #12
     9ae:	5cf3      	ldrb	r3, [r6, r3]
     9b0:	011a      	lsls	r2, r3, #4
     9b2:	18d2      	adds	r2, r2, r3
     9b4:	0112      	lsls	r2, r2, #4
     9b6:	18d3      	adds	r3, r2, r3
     9b8:	4443      	add	r3, r8
     9ba:	191b      	adds	r3, r3, r4
     9bc:	5d58      	ldrb	r0, [r3, r5]
     9be:	47b8      	blx	r7
     9c0:	3401      	adds	r4, #1
	if(num < 10) digits[0] = 0;
	
	for(uint8_t digitIndex = 0; digitIndex < 2; digitIndex++) {
		for(uint8_t i = 0; i < 7; i++) {	//Fr att skriva ut alla "rader" fr bokstaven
			ssd1306_set_coordinate(x, y+i);
			for(uint8_t j = 0; j < 39; j++) {
     9c2:	2c27      	cmp	r4, #39	; 0x27
     9c4:	d1f2      	bne.n	9ac <ssd1306_draw_huge_number+0x40>
     9c6:	4653      	mov	r3, sl
     9c8:	3301      	adds	r3, #1
     9ca:	b2db      	uxtb	r3, r3
     9cc:	469a      	mov	sl, r3
     9ce:	2327      	movs	r3, #39	; 0x27
     9d0:	4499      	add	r9, r3
	digits[1] = num % 10;
	digits[0] = (num-digits[1])/10;
	if(num < 10) digits[0] = 0;
	
	for(uint8_t digitIndex = 0; digitIndex < 2; digitIndex++) {
		for(uint8_t i = 0; i < 7; i++) {	//Fr att skriva ut alla "rader" fr bokstaven
     9d2:	2312      	movs	r3, #18
     9d4:	33ff      	adds	r3, #255	; 0xff
     9d6:	4599      	cmp	r9, r3
     9d8:	d1e2      	bne.n	9a0 <ssd1306_draw_huge_number+0x34>
			ssd1306_set_coordinate(x, y+i);
			for(uint8_t j = 0; j < 39; j++) {
				ssd1306_write_data(lucidaSansUnicode_56ptBitmaps[(digits[digitIndex]*273) + j + (i*39)]); 
			}
		}
		x += 52;
     9da:	465b      	mov	r3, fp
     9dc:	3334      	adds	r3, #52	; 0x34
     9de:	b2db      	uxtb	r3, r3
     9e0:	469b      	mov	fp, r3
     9e2:	3601      	adds	r6, #1
	
	digits[1] = num % 10;
	digits[0] = (num-digits[1])/10;
	if(num < 10) digits[0] = 0;
	
	for(uint8_t digitIndex = 0; digitIndex < 2; digitIndex++) {
     9e4:	9b00      	ldr	r3, [sp, #0]
     9e6:	459b      	cmp	fp, r3
     9e8:	d013      	beq.n	a12 <ssd1306_draw_huge_number+0xa6>
	0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x7F, 0x7F, 0x7F, 0x7F, 0x7F, 0x7F, 0x7F, 0x7F, 0x7E, 0x7E, 0x7E, 0x7E, 0x7E, 0x7E, 0x7E, 0x7E, 0x7E, 0x7E, 0x7E, 0x7E, 0x7E, 0x7E, 0x7E, 0x7E, 0x7E, 0x7E, 0x7E, 0x7E, 0x7E, 0x7E, 0x7E, 0x7E, 0x00, 
};


void ssd1306_draw_huge_number(unsigned char x, unsigned char y, uint8_t num)
{	
     9ea:	9b01      	ldr	r3, [sp, #4]
     9ec:	469a      	mov	sl, r3
     9ee:	2300      	movs	r3, #0
     9f0:	4699      	mov	r9, r3
     9f2:	e7d5      	b.n	9a0 <ssd1306_draw_huge_number+0x34>
	uint8_t digits[2];
	if(num > 99) num = 99;
	
	digits[1] = num % 10;
	digits[0] = (num-digits[1])/10;
     9f4:	1a60      	subs	r0, r4, r1
     9f6:	210a      	movs	r1, #10
     9f8:	4b0b      	ldr	r3, [pc, #44]	; (a28 <ssd1306_draw_huge_number+0xbc>)
     9fa:	4798      	blx	r3
     9fc:	ab03      	add	r3, sp, #12
     9fe:	7018      	strb	r0, [r3, #0]
     a00:	465b      	mov	r3, fp
     a02:	3368      	adds	r3, #104	; 0x68
     a04:	b2db      	uxtb	r3, r3
     a06:	9300      	str	r3, [sp, #0]
	
	for(uint8_t digitIndex = 0; digitIndex < 2; digitIndex++) {
		for(uint8_t i = 0; i < 7; i++) {	//Fr att skriva ut alla "rader" fr bokstaven
			ssd1306_set_coordinate(x, y+i);
			for(uint8_t j = 0; j < 39; j++) {
				ssd1306_write_data(lucidaSansUnicode_56ptBitmaps[(digits[digitIndex]*273) + j + (i*39)]); 
     a08:	2600      	movs	r6, #0
     a0a:	4b08      	ldr	r3, [pc, #32]	; (a2c <ssd1306_draw_huge_number+0xc0>)
     a0c:	4698      	mov	r8, r3
     a0e:	4f08      	ldr	r7, [pc, #32]	; (a30 <ssd1306_draw_huge_number+0xc4>)
     a10:	e7eb      	b.n	9ea <ssd1306_draw_huge_number+0x7e>
		}
		x += 52;
	}
	
	
}
     a12:	b005      	add	sp, #20
     a14:	bc3c      	pop	{r2, r3, r4, r5}
     a16:	4690      	mov	r8, r2
     a18:	4699      	mov	r9, r3
     a1a:	46a2      	mov	sl, r4
     a1c:	46ab      	mov	fp, r5
     a1e:	bdf0      	pop	{r4, r5, r6, r7, pc}
     a20:	0000ac19 	.word	0x0000ac19
     a24:	00000945 	.word	0x00000945
     a28:	0000ac2d 	.word	0x0000ac2d
     a2c:	0000d9f8 	.word	0x0000d9f8
     a30:	00000855 	.word	0x00000855

00000a34 <gfx_mono_set_framebuffer>:
	gfx_mono_set_framebuffer(framebuffer);
\endcode
 */
void gfx_mono_set_framebuffer(uint8_t *framebuffer)
{
	fbpointer = framebuffer;
     a34:	4b01      	ldr	r3, [pc, #4]	; (a3c <gfx_mono_set_framebuffer+0x8>)
     a36:	6018      	str	r0, [r3, #0]
}
     a38:	4770      	bx	lr
     a3a:	46c0      	nop			; (mov r8, r8)
     a3c:	200001cc 	.word	0x200001cc

00000a40 <gfx_mono_framebuffer_put_page>:
	gfx_mono_framebuffer_put_page(data_buf, 0, 10, 32);
\endcode
 */
void gfx_mono_framebuffer_put_page(gfx_mono_color_t *data, gfx_coord_t page,
		gfx_coord_t column, gfx_coord_t width)
{
     a40:	b510      	push	{r4, lr}
	gfx_mono_color_t *data_pt = data;
	gfx_coord_t *framebuffer_pt = fbpointer +
			((page * GFX_MONO_LCD_WIDTH) + column);
     a42:	01c9      	lsls	r1, r1, #7
     a44:	188a      	adds	r2, r1, r2
 */
void gfx_mono_framebuffer_put_page(gfx_mono_color_t *data, gfx_coord_t page,
		gfx_coord_t column, gfx_coord_t width)
{
	gfx_mono_color_t *data_pt = data;
	gfx_coord_t *framebuffer_pt = fbpointer +
     a46:	4906      	ldr	r1, [pc, #24]	; (a60 <gfx_mono_framebuffer_put_page+0x20>)
     a48:	6809      	ldr	r1, [r1, #0]
     a4a:	188a      	adds	r2, r1, r2
     a4c:	1e5c      	subs	r4, r3, #1
     a4e:	b2e4      	uxtb	r4, r4
     a50:	3401      	adds	r4, #1
     a52:	2300      	movs	r3, #0
			((page * GFX_MONO_LCD_WIDTH) + column);

	do {
		*framebuffer_pt++ = *data_pt++;
     a54:	5cc1      	ldrb	r1, [r0, r3]
     a56:	54d1      	strb	r1, [r2, r3]
     a58:	3301      	adds	r3, #1
	} while (--width > 0);
     a5a:	42a3      	cmp	r3, r4
     a5c:	d1fa      	bne.n	a54 <gfx_mono_framebuffer_put_page+0x14>
}
     a5e:	bd10      	pop	{r4, pc}
     a60:	200001cc 	.word	0x200001cc

00000a64 <gfx_mono_framebuffer_put_byte>:
\endcode
 */
void gfx_mono_framebuffer_put_byte(gfx_coord_t page, gfx_coord_t column,
		uint8_t data)
{
	*(fbpointer + (page * GFX_MONO_LCD_WIDTH) + column) = data;
     a64:	4b02      	ldr	r3, [pc, #8]	; (a70 <gfx_mono_framebuffer_put_byte+0xc>)
     a66:	681b      	ldr	r3, [r3, #0]
     a68:	01c0      	lsls	r0, r0, #7
     a6a:	1841      	adds	r1, r0, r1
     a6c:	54ca      	strb	r2, [r1, r3]
}
     a6e:	4770      	bx	lr
     a70:	200001cc 	.word	0x200001cc

00000a74 <gfx_mono_framebuffer_get_byte>:
	data = gfx_mono_framebuffer_get_byte(0, 0);
\endcode
 */
uint8_t gfx_mono_framebuffer_get_byte(gfx_coord_t page, gfx_coord_t column)
{
	return *(fbpointer + (page * GFX_MONO_LCD_WIDTH) + column);
     a74:	4b02      	ldr	r3, [pc, #8]	; (a80 <gfx_mono_framebuffer_get_byte+0xc>)
     a76:	681b      	ldr	r3, [r3, #0]
     a78:	01c0      	lsls	r0, r0, #7
     a7a:	1840      	adds	r0, r0, r1
     a7c:	5c18      	ldrb	r0, [r3, r0]
}
     a7e:	4770      	bx	lr
     a80:	200001cc 	.word	0x200001cc

00000a84 <gfx_mono_framebuffer_draw_pixel>:
 * \param[in] color     Pixel operation
 *
 */
void gfx_mono_framebuffer_draw_pixel(gfx_coord_t x, gfx_coord_t y,
		gfx_mono_color_t color)
{
     a84:	b5f0      	push	{r4, r5, r6, r7, lr}
     a86:	4647      	mov	r7, r8
     a88:	b480      	push	{r7}
     a8a:	1c04      	adds	r4, r0, #0
     a8c:	1c15      	adds	r5, r2, #0
	uint8_t page;
	uint8_t pixel_mask;
	uint8_t pixel_value;

	/* Discard pixels drawn outside the screen */
	if ((x > GFX_MONO_LCD_WIDTH - 1) || (y > GFX_MONO_LCD_HEIGHT - 1)) {
     a8e:	b243      	sxtb	r3, r0
     a90:	2b00      	cmp	r3, #0
     a92:	db22      	blt.n	ada <gfx_mono_framebuffer_draw_pixel+0x56>
     a94:	293f      	cmp	r1, #63	; 0x3f
     a96:	d820      	bhi.n	ada <gfx_mono_framebuffer_draw_pixel+0x56>
		return;
	}

	page = y / GFX_MONO_LCD_PIXELS_PER_BYTE;
     a98:	08ce      	lsrs	r6, r1, #3
	pixel_mask = (1 << (y - (page * 8)));
     a9a:	00f7      	lsls	r7, r6, #3
     a9c:	1bc9      	subs	r1, r1, r7
     a9e:	2701      	movs	r7, #1
     aa0:	408f      	lsls	r7, r1
     aa2:	b2fb      	uxtb	r3, r7
     aa4:	4698      	mov	r8, r3
	/*
	 * Read the page containing the pixel in interest, then perform the
	 * requested action on this pixel before writing the page back to the
	 * display.
	 */
	pixel_value = gfx_mono_framebuffer_get_byte(page, x);
     aa6:	1c30      	adds	r0, r6, #0
     aa8:	1c21      	adds	r1, r4, #0
     aaa:	4b0d      	ldr	r3, [pc, #52]	; (ae0 <gfx_mono_framebuffer_draw_pixel+0x5c>)
     aac:	4798      	blx	r3
     aae:	1c02      	adds	r2, r0, #0

	switch (color) {
     ab0:	2d01      	cmp	r5, #1
     ab2:	d004      	beq.n	abe <gfx_mono_framebuffer_draw_pixel+0x3a>
     ab4:	2d00      	cmp	r5, #0
     ab6:	d006      	beq.n	ac6 <gfx_mono_framebuffer_draw_pixel+0x42>
     ab8:	2d02      	cmp	r5, #2
     aba:	d007      	beq.n	acc <gfx_mono_framebuffer_draw_pixel+0x48>
     abc:	e009      	b.n	ad2 <gfx_mono_framebuffer_draw_pixel+0x4e>
	case GFX_PIXEL_SET:
		pixel_value |= pixel_mask;
     abe:	4643      	mov	r3, r8
     ac0:	4318      	orrs	r0, r3
     ac2:	b2c2      	uxtb	r2, r0
		break;
     ac4:	e005      	b.n	ad2 <gfx_mono_framebuffer_draw_pixel+0x4e>

	case GFX_PIXEL_CLR:
		pixel_value &= ~pixel_mask;
     ac6:	43b8      	bics	r0, r7
     ac8:	b2c2      	uxtb	r2, r0
		break;
     aca:	e002      	b.n	ad2 <gfx_mono_framebuffer_draw_pixel+0x4e>

	case GFX_PIXEL_XOR:
		pixel_value ^= pixel_mask;
     acc:	4643      	mov	r3, r8
     ace:	4058      	eors	r0, r3
     ad0:	b2c2      	uxtb	r2, r0

	default:
		break;
	}

	gfx_mono_framebuffer_put_byte(page, x, pixel_value);
     ad2:	1c30      	adds	r0, r6, #0
     ad4:	1c21      	adds	r1, r4, #0
     ad6:	4b03      	ldr	r3, [pc, #12]	; (ae4 <gfx_mono_framebuffer_draw_pixel+0x60>)
     ad8:	4798      	blx	r3
}
     ada:	bc04      	pop	{r2}
     adc:	4690      	mov	r8, r2
     ade:	bdf0      	pop	{r4, r5, r6, r7, pc}
     ae0:	00000a75 	.word	0x00000a75
     ae4:	00000a65 	.word	0x00000a65

00000ae8 <gfx_mono_framebuffer_mask_byte>:
	gfx_mono_framebuffer_mask_byte(0,0,0xAA,GFX_PIXEL_XOR);
\endcode
 */
void gfx_mono_framebuffer_mask_byte(gfx_coord_t page, gfx_coord_t column,
		gfx_mono_color_t pixel_mask, gfx_mono_color_t color)
{
     ae8:	b5f0      	push	{r4, r5, r6, r7, lr}
     aea:	4647      	mov	r7, r8
     aec:	b480      	push	{r7}
     aee:	1c06      	adds	r6, r0, #0
     af0:	1c0d      	adds	r5, r1, #0
     af2:	4690      	mov	r8, r2
     af4:	1c1c      	adds	r4, r3, #0
	gfx_mono_color_t temp;

	temp = gfx_mono_get_byte(page, column);
     af6:	4f0e      	ldr	r7, [pc, #56]	; (b30 <gfx_mono_framebuffer_mask_byte+0x48>)
     af8:	47b8      	blx	r7
     afa:	1c02      	adds	r2, r0, #0

	switch (color) {
     afc:	2c01      	cmp	r4, #1
     afe:	d004      	beq.n	b0a <gfx_mono_framebuffer_mask_byte+0x22>
     b00:	2c00      	cmp	r4, #0
     b02:	d006      	beq.n	b12 <gfx_mono_framebuffer_mask_byte+0x2a>
     b04:	2c02      	cmp	r4, #2
     b06:	d008      	beq.n	b1a <gfx_mono_framebuffer_mask_byte+0x32>
     b08:	e00a      	b.n	b20 <gfx_mono_framebuffer_mask_byte+0x38>
	case GFX_PIXEL_SET:
		temp |= pixel_mask;
     b0a:	4643      	mov	r3, r8
     b0c:	4318      	orrs	r0, r3
     b0e:	b2c2      	uxtb	r2, r0
		break;
     b10:	e006      	b.n	b20 <gfx_mono_framebuffer_mask_byte+0x38>

	case GFX_PIXEL_CLR:
		temp &= ~pixel_mask;
     b12:	4643      	mov	r3, r8
     b14:	4398      	bics	r0, r3
     b16:	b2c2      	uxtb	r2, r0
		break;
     b18:	e002      	b.n	b20 <gfx_mono_framebuffer_mask_byte+0x38>

	case GFX_PIXEL_XOR:
		temp ^= pixel_mask;
     b1a:	4643      	mov	r3, r8
     b1c:	4058      	eors	r0, r3
     b1e:	b2c2      	uxtb	r2, r0
		break;
	}

	gfx_mono_put_byte(page, column, temp);
     b20:	1c30      	adds	r0, r6, #0
     b22:	1c29      	adds	r1, r5, #0
     b24:	4b03      	ldr	r3, [pc, #12]	; (b34 <gfx_mono_framebuffer_mask_byte+0x4c>)
     b26:	4798      	blx	r3
}
     b28:	bc04      	pop	{r2}
     b2a:	4690      	mov	r8, r2
     b2c:	bdf0      	pop	{r4, r5, r6, r7, pc}
     b2e:	46c0      	nop			; (mov r8, r8)
     b30:	00000a75 	.word	0x00000a75
     b34:	00000a65 	.word	0x00000a65

00000b38 <gfx_mono_generic_draw_horizontal_line>:
 * \param[in]  length     Length of the line in pixels.
 * \param[in]  color      Pixel operation of the line.
 */
void gfx_mono_generic_draw_horizontal_line(gfx_coord_t x, gfx_coord_t y,
		gfx_coord_t length, enum gfx_mono_color color)
{
     b38:	b5f0      	push	{r4, r5, r6, r7, lr}
     b3a:	4657      	mov	r7, sl
     b3c:	464e      	mov	r6, r9
     b3e:	4645      	mov	r5, r8
     b40:	b4e0      	push	{r5, r6, r7}
	uint8_t page;
	uint8_t pixelmask;
	uint8_t temp;

	/* Clip line length if too long */
	if (x + length > GFX_MONO_LCD_WIDTH) {
     b42:	1884      	adds	r4, r0, r2
     b44:	2c80      	cmp	r4, #128	; 0x80
     b46:	dd03      	ble.n	b50 <gfx_mono_generic_draw_horizontal_line+0x18>
		length = GFX_MONO_LCD_WIDTH - x;
     b48:	2280      	movs	r2, #128	; 0x80
     b4a:	4252      	negs	r2, r2
     b4c:	1a12      	subs	r2, r2, r0
     b4e:	b2d2      	uxtb	r2, r2
	}

	page = y / 8;
	pixelmask = (1 << (y - (page * 8)));

	if (length == 0) {
     b50:	2a00      	cmp	r2, #0
     b52:	d053      	beq.n	bfc <gfx_mono_generic_draw_horizontal_line+0xc4>
	/* Clip line length if too long */
	if (x + length > GFX_MONO_LCD_WIDTH) {
		length = GFX_MONO_LCD_WIDTH - x;
	}

	page = y / 8;
     b54:	08cc      	lsrs	r4, r1, #3
	pixelmask = (1 << (y - (page * 8)));
     b56:	00e5      	lsls	r5, r4, #3
     b58:	1b49      	subs	r1, r1, r5
     b5a:	2501      	movs	r5, #1
     b5c:	408d      	lsls	r5, r1
     b5e:	46a8      	mov	r8, r5
     b60:	b2ef      	uxtb	r7, r5
	if (length == 0) {
		/* Nothing to do. Move along. */
		return;
	}

	switch (color) {
     b62:	2b01      	cmp	r3, #1
     b64:	d00b      	beq.n	b7e <gfx_mono_generic_draw_horizontal_line+0x46>
     b66:	2b00      	cmp	r3, #0
     b68:	d011      	beq.n	b8e <gfx_mono_generic_draw_horizontal_line+0x56>
     b6a:	2b02      	cmp	r3, #2
     b6c:	d146      	bne.n	bfc <gfx_mono_generic_draw_horizontal_line+0xc4>
     b6e:	1c15      	adds	r5, r2, #0
     b70:	3801      	subs	r0, #1
     b72:	4682      	mov	sl, r0
		}
		break;

	case GFX_PIXEL_XOR:
		while (length-- > 0) {
			temp = gfx_mono_get_byte(page, x + length);
     b74:	4b24      	ldr	r3, [pc, #144]	; (c08 <gfx_mono_generic_draw_horizontal_line+0xd0>)
     b76:	4699      	mov	r9, r3
			temp ^= pixelmask;
			gfx_mono_put_byte(page, x + length, temp);
     b78:	4924      	ldr	r1, [pc, #144]	; (c0c <gfx_mono_generic_draw_horizontal_line+0xd4>)
     b7a:	4688      	mov	r8, r1
     b7c:	e02f      	b.n	bde <gfx_mono_generic_draw_horizontal_line+0xa6>
	if (length == 0) {
		/* Nothing to do. Move along. */
		return;
	}

	switch (color) {
     b7e:	1c15      	adds	r5, r2, #0
     b80:	3801      	subs	r0, #1
     b82:	4682      	mov	sl, r0
	case GFX_PIXEL_SET:
		while (length-- > 0) {
			temp = gfx_mono_get_byte(page, x + length);
     b84:	4b20      	ldr	r3, [pc, #128]	; (c08 <gfx_mono_generic_draw_horizontal_line+0xd0>)
     b86:	4699      	mov	r9, r3
			temp |= pixelmask;
			gfx_mono_put_byte(page, x + length, temp);
     b88:	4920      	ldr	r1, [pc, #128]	; (c0c <gfx_mono_generic_draw_horizontal_line+0xd4>)
     b8a:	4688      	mov	r8, r1
     b8c:	e006      	b.n	b9c <gfx_mono_generic_draw_horizontal_line+0x64>
	if (length == 0) {
		/* Nothing to do. Move along. */
		return;
	}

	switch (color) {
     b8e:	1c15      	adds	r5, r2, #0
     b90:	3801      	subs	r0, #1
     b92:	4682      	mov	sl, r0
		}
		break;

	case GFX_PIXEL_CLR:
		while (length-- > 0) {
			temp = gfx_mono_get_byte(page, x + length);
     b94:	4b1c      	ldr	r3, [pc, #112]	; (c08 <gfx_mono_generic_draw_horizontal_line+0xd0>)
     b96:	4699      	mov	r9, r3
			temp &= ~pixelmask;
			gfx_mono_put_byte(page, x + length, temp);
     b98:	4f1c      	ldr	r7, [pc, #112]	; (c0c <gfx_mono_generic_draw_horizontal_line+0xd4>)
     b9a:	e00f      	b.n	bbc <gfx_mono_generic_draw_horizontal_line+0x84>
     b9c:	4651      	mov	r1, sl
     b9e:	186e      	adds	r6, r5, r1
     ba0:	b2f6      	uxtb	r6, r6
	}

	switch (color) {
	case GFX_PIXEL_SET:
		while (length-- > 0) {
			temp = gfx_mono_get_byte(page, x + length);
     ba2:	1c20      	adds	r0, r4, #0
     ba4:	1c31      	adds	r1, r6, #0
     ba6:	47c8      	blx	r9
			temp |= pixelmask;
     ba8:	4338      	orrs	r0, r7
			gfx_mono_put_byte(page, x + length, temp);
     baa:	b2c2      	uxtb	r2, r0
     bac:	1c20      	adds	r0, r4, #0
     bae:	1c31      	adds	r1, r6, #0
     bb0:	47c0      	blx	r8
     bb2:	3d01      	subs	r5, #1
     bb4:	b2ed      	uxtb	r5, r5
		return;
	}

	switch (color) {
	case GFX_PIXEL_SET:
		while (length-- > 0) {
     bb6:	2d00      	cmp	r5, #0
     bb8:	d1f0      	bne.n	b9c <gfx_mono_generic_draw_horizontal_line+0x64>
     bba:	e01f      	b.n	bfc <gfx_mono_generic_draw_horizontal_line+0xc4>
     bbc:	4653      	mov	r3, sl
     bbe:	18ee      	adds	r6, r5, r3
     bc0:	b2f6      	uxtb	r6, r6
		}
		break;

	case GFX_PIXEL_CLR:
		while (length-- > 0) {
			temp = gfx_mono_get_byte(page, x + length);
     bc2:	1c20      	adds	r0, r4, #0
     bc4:	1c31      	adds	r1, r6, #0
     bc6:	47c8      	blx	r9
			temp &= ~pixelmask;
     bc8:	4641      	mov	r1, r8
     bca:	4388      	bics	r0, r1
			gfx_mono_put_byte(page, x + length, temp);
     bcc:	b2c2      	uxtb	r2, r0
     bce:	1c20      	adds	r0, r4, #0
     bd0:	1c31      	adds	r1, r6, #0
     bd2:	47b8      	blx	r7
     bd4:	3d01      	subs	r5, #1
     bd6:	b2ed      	uxtb	r5, r5
			gfx_mono_put_byte(page, x + length, temp);
		}
		break;

	case GFX_PIXEL_CLR:
		while (length-- > 0) {
     bd8:	2d00      	cmp	r5, #0
     bda:	d1ef      	bne.n	bbc <gfx_mono_generic_draw_horizontal_line+0x84>
     bdc:	e00e      	b.n	bfc <gfx_mono_generic_draw_horizontal_line+0xc4>
     bde:	4653      	mov	r3, sl
     be0:	18ee      	adds	r6, r5, r3
     be2:	b2f6      	uxtb	r6, r6
		}
		break;

	case GFX_PIXEL_XOR:
		while (length-- > 0) {
			temp = gfx_mono_get_byte(page, x + length);
     be4:	1c20      	adds	r0, r4, #0
     be6:	1c31      	adds	r1, r6, #0
     be8:	47c8      	blx	r9
			temp ^= pixelmask;
     bea:	4078      	eors	r0, r7
			gfx_mono_put_byte(page, x + length, temp);
     bec:	b2c2      	uxtb	r2, r0
     bee:	1c20      	adds	r0, r4, #0
     bf0:	1c31      	adds	r1, r6, #0
     bf2:	47c0      	blx	r8
     bf4:	3d01      	subs	r5, #1
     bf6:	b2ed      	uxtb	r5, r5
			gfx_mono_put_byte(page, x + length, temp);
		}
		break;

	case GFX_PIXEL_XOR:
		while (length-- > 0) {
     bf8:	2d00      	cmp	r5, #0
     bfa:	d1f0      	bne.n	bde <gfx_mono_generic_draw_horizontal_line+0xa6>
		break;

	default:
		break;
	}
}
     bfc:	bc1c      	pop	{r2, r3, r4}
     bfe:	4690      	mov	r8, r2
     c00:	4699      	mov	r9, r3
     c02:	46a2      	mov	sl, r4
     c04:	bdf0      	pop	{r4, r5, r6, r7, pc}
     c06:	46c0      	nop			; (mov r8, r8)
     c08:	00000a75 	.word	0x00000a75
     c0c:	00000a65 	.word	0x00000a65

00000c10 <gfx_mono_generic_draw_vertical_line>:
 * \param[in]  length     Length of the line in pixels.
 * \param[in]  color      Pixel operation of the line.
 */
void gfx_mono_generic_draw_vertical_line(gfx_coord_t x, gfx_coord_t y,
		gfx_coord_t length, enum gfx_mono_color color)
{
     c10:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
     c12:	464f      	mov	r7, r9
     c14:	4646      	mov	r6, r8
     c16:	b4c0      	push	{r6, r7}
     c18:	1c06      	adds	r6, r0, #0
     c1a:	1c1d      	adds	r5, r3, #0
	if (length == 0) {
     c1c:	2a00      	cmp	r2, #0
     c1e:	d03f      	beq.n	ca0 <gfx_mono_generic_draw_vertical_line+0x90>
		return;
	}

	gfx_coord_t y2 = y + length - 1;
     c20:	1e4b      	subs	r3, r1, #1
     c22:	18d3      	adds	r3, r2, r3
     c24:	b2db      	uxtb	r3, r3

	if (y == y2) {
     c26:	4299      	cmp	r1, r3
     c28:	d103      	bne.n	c32 <gfx_mono_generic_draw_vertical_line+0x22>
		gfx_mono_draw_pixel(x, y, color);
     c2a:	1c2a      	adds	r2, r5, #0
     c2c:	4b1e      	ldr	r3, [pc, #120]	; (ca8 <gfx_mono_generic_draw_vertical_line+0x98>)
     c2e:	4798      	blx	r3
		return;
     c30:	e036      	b.n	ca0 <gfx_mono_generic_draw_vertical_line+0x90>
	}

	if (y2 >= GFX_MONO_LCD_HEIGHT - 1) {
     c32:	2b3e      	cmp	r3, #62	; 0x3e
     c34:	d900      	bls.n	c38 <gfx_mono_generic_draw_vertical_line+0x28>
		y2 = GFX_MONO_LCD_HEIGHT - 1;
     c36:	233f      	movs	r3, #63	; 0x3f
	}

	gfx_coord_t y1page = y / 8;
     c38:	08ca      	lsrs	r2, r1, #3
     c3a:	4690      	mov	r8, r2
	gfx_coord_t y2page = y2 / 8;
     c3c:	08df      	lsrs	r7, r3, #3

	uint8_t y1bitpos = y & 0x07;
     c3e:	2207      	movs	r2, #7
	uint8_t y2bitpos = y2 & 0x07;

	uint8_t y1pixelmask = 0xFF << y1bitpos;
     c40:	1c0c      	adds	r4, r1, #0
     c42:	4014      	ands	r4, r2
     c44:	20ff      	movs	r0, #255	; 0xff
     c46:	1c01      	adds	r1, r0, #0
     c48:	40a1      	lsls	r1, r4
     c4a:	b2cc      	uxtb	r4, r1
	uint8_t y2pixelmask = 0xFF >> (7 - y2bitpos);
     c4c:	4013      	ands	r3, r2
     c4e:	1ad3      	subs	r3, r2, r3
     c50:	4118      	asrs	r0, r3
     c52:	b2c0      	uxtb	r0, r0
     c54:	4681      	mov	r9, r0

	/* The pixels are on the same page; combine masks */
	if (y1page == y2page) {
     c56:	45b8      	cmp	r8, r7
     c58:	d107      	bne.n	c6a <gfx_mono_generic_draw_vertical_line+0x5a>
		uint8_t pixelmask = y1pixelmask & y2pixelmask;
		gfx_mono_mask_byte(y1page, x, pixelmask, color);
     c5a:	1c22      	adds	r2, r4, #0
     c5c:	4002      	ands	r2, r0
     c5e:	4640      	mov	r0, r8
     c60:	1c31      	adds	r1, r6, #0
     c62:	1c2b      	adds	r3, r5, #0
     c64:	4c11      	ldr	r4, [pc, #68]	; (cac <gfx_mono_generic_draw_vertical_line+0x9c>)
     c66:	47a0      	blx	r4
     c68:	e01a      	b.n	ca0 <gfx_mono_generic_draw_vertical_line+0x90>
	} else {
		gfx_mono_mask_byte(y1page, x, y1pixelmask, color);
     c6a:	4640      	mov	r0, r8
     c6c:	1c31      	adds	r1, r6, #0
     c6e:	1c22      	adds	r2, r4, #0
     c70:	1c2b      	adds	r3, r5, #0
     c72:	4c0e      	ldr	r4, [pc, #56]	; (cac <gfx_mono_generic_draw_vertical_line+0x9c>)
     c74:	47a0      	blx	r4

		while (++y1page < y2page) {
     c76:	4644      	mov	r4, r8
     c78:	3401      	adds	r4, #1
     c7a:	42a7      	cmp	r7, r4
     c7c:	d90a      	bls.n	c94 <gfx_mono_generic_draw_vertical_line+0x84>
			gfx_mono_mask_byte(y1page, x, 0xFF, color);
     c7e:	490b      	ldr	r1, [pc, #44]	; (cac <gfx_mono_generic_draw_vertical_line+0x9c>)
     c80:	4688      	mov	r8, r1
     c82:	1c20      	adds	r0, r4, #0
     c84:	1c31      	adds	r1, r6, #0
     c86:	22ff      	movs	r2, #255	; 0xff
     c88:	1c2b      	adds	r3, r5, #0
     c8a:	47c0      	blx	r8
		uint8_t pixelmask = y1pixelmask & y2pixelmask;
		gfx_mono_mask_byte(y1page, x, pixelmask, color);
	} else {
		gfx_mono_mask_byte(y1page, x, y1pixelmask, color);

		while (++y1page < y2page) {
     c8c:	3401      	adds	r4, #1
     c8e:	b2e4      	uxtb	r4, r4
     c90:	42a7      	cmp	r7, r4
     c92:	d8f6      	bhi.n	c82 <gfx_mono_generic_draw_vertical_line+0x72>
			gfx_mono_mask_byte(y1page, x, 0xFF, color);
		}

		gfx_mono_mask_byte(y2page, x, y2pixelmask, color);
     c94:	1c38      	adds	r0, r7, #0
     c96:	1c31      	adds	r1, r6, #0
     c98:	464a      	mov	r2, r9
     c9a:	1c2b      	adds	r3, r5, #0
     c9c:	4c03      	ldr	r4, [pc, #12]	; (cac <gfx_mono_generic_draw_vertical_line+0x9c>)
     c9e:	47a0      	blx	r4
	}
}
     ca0:	bc0c      	pop	{r2, r3}
     ca2:	4690      	mov	r8, r2
     ca4:	4699      	mov	r9, r3
     ca6:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
     ca8:	00000a85 	.word	0x00000a85
     cac:	00000ae9 	.word	0x00000ae9

00000cb0 <gfx_mono_generic_draw_rect>:
 * \param[in] color       Pixel operation of the line.
 */
void gfx_mono_generic_draw_rect(gfx_coord_t x, gfx_coord_t y,
		gfx_coord_t width, gfx_coord_t height,
		enum gfx_mono_color color)
{
     cb0:	b5f0      	push	{r4, r5, r6, r7, lr}
     cb2:	4657      	mov	r7, sl
     cb4:	464e      	mov	r6, r9
     cb6:	4645      	mov	r5, r8
     cb8:	b4e0      	push	{r5, r6, r7}
     cba:	1c06      	adds	r6, r0, #0
     cbc:	1c0d      	adds	r5, r1, #0
     cbe:	4690      	mov	r8, r2
     cc0:	469a      	mov	sl, r3
     cc2:	ab08      	add	r3, sp, #32
     cc4:	781c      	ldrb	r4, [r3, #0]
	gfx_mono_draw_horizontal_line(x, y, width, color);
     cc6:	1c23      	adds	r3, r4, #0
     cc8:	4f0e      	ldr	r7, [pc, #56]	; (d04 <gfx_mono_generic_draw_rect+0x54>)
     cca:	47b8      	blx	r7
	gfx_mono_draw_horizontal_line(x, y + height - 1, width, color);
     ccc:	4651      	mov	r1, sl
     cce:	3901      	subs	r1, #1
     cd0:	1869      	adds	r1, r5, r1
     cd2:	b2c9      	uxtb	r1, r1
     cd4:	1c30      	adds	r0, r6, #0
     cd6:	4642      	mov	r2, r8
     cd8:	1c23      	adds	r3, r4, #0
     cda:	47b8      	blx	r7

	gfx_mono_draw_vertical_line(x, y, height, color);
     cdc:	1c30      	adds	r0, r6, #0
     cde:	1c29      	adds	r1, r5, #0
     ce0:	4652      	mov	r2, sl
     ce2:	1c23      	adds	r3, r4, #0
     ce4:	4f08      	ldr	r7, [pc, #32]	; (d08 <gfx_mono_generic_draw_rect+0x58>)
     ce6:	47b8      	blx	r7
	gfx_mono_draw_vertical_line(x + width - 1, y, height, color);
     ce8:	4640      	mov	r0, r8
     cea:	3801      	subs	r0, #1
     cec:	1836      	adds	r6, r6, r0
     cee:	b2f0      	uxtb	r0, r6
     cf0:	1c29      	adds	r1, r5, #0
     cf2:	4652      	mov	r2, sl
     cf4:	1c23      	adds	r3, r4, #0
     cf6:	47b8      	blx	r7
}
     cf8:	bc1c      	pop	{r2, r3, r4}
     cfa:	4690      	mov	r8, r2
     cfc:	4699      	mov	r9, r3
     cfe:	46a2      	mov	sl, r4
     d00:	bdf0      	pop	{r4, r5, r6, r7, pc}
     d02:	46c0      	nop			; (mov r8, r8)
     d04:	00000b39 	.word	0x00000b39
     d08:	00000c11 	.word	0x00000c11

00000d0c <gfx_mono_generic_draw_filled_rect>:
 * \param[in]  color       Pixel operation of the line
 */
void gfx_mono_generic_draw_filled_rect(gfx_coord_t x, gfx_coord_t y,
		gfx_coord_t width, gfx_coord_t height,
		enum gfx_mono_color color)
{
     d0c:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
     d0e:	464f      	mov	r7, r9
     d10:	4646      	mov	r6, r8
     d12:	b4c0      	push	{r6, r7}
     d14:	1c05      	adds	r5, r0, #0
     d16:	1c16      	adds	r6, r2, #0
     d18:	aa08      	add	r2, sp, #32
     d1a:	7817      	ldrb	r7, [r2, #0]
	if (height == 0) {
     d1c:	2b00      	cmp	r3, #0
     d1e:	d00f      	beq.n	d40 <gfx_mono_generic_draw_filled_rect+0x34>
     d20:	1c1c      	adds	r4, r3, #0
     d22:	3901      	subs	r1, #1
     d24:	4689      	mov	r9, r1
		/* Nothing to do. Move along. */
		return;
	}

	while (height-- > 0) {
		gfx_mono_draw_horizontal_line(x, y + height, width, color);
     d26:	4b08      	ldr	r3, [pc, #32]	; (d48 <gfx_mono_generic_draw_filled_rect+0x3c>)
     d28:	4698      	mov	r8, r3
     d2a:	464b      	mov	r3, r9
     d2c:	18e1      	adds	r1, r4, r3
     d2e:	b2c9      	uxtb	r1, r1
     d30:	1c28      	adds	r0, r5, #0
     d32:	1c32      	adds	r2, r6, #0
     d34:	1c3b      	adds	r3, r7, #0
     d36:	47c0      	blx	r8
     d38:	3c01      	subs	r4, #1
     d3a:	b2e4      	uxtb	r4, r4
	if (height == 0) {
		/* Nothing to do. Move along. */
		return;
	}

	while (height-- > 0) {
     d3c:	2c00      	cmp	r4, #0
     d3e:	d1f4      	bne.n	d2a <gfx_mono_generic_draw_filled_rect+0x1e>
		gfx_mono_draw_horizontal_line(x, y + height, width, color);
	}
}
     d40:	bc0c      	pop	{r2, r3}
     d42:	4690      	mov	r8, r2
     d44:	4699      	mov	r9, r3
     d46:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
     d48:	00000b39 	.word	0x00000b39

00000d4c <gfx_mono_generic_draw_circle>:
 * \param[in]  octant_mask Bitmask indicating which octants to draw.
 */
void gfx_mono_generic_draw_circle(gfx_coord_t x, gfx_coord_t y,
		gfx_coord_t radius, enum gfx_mono_color color,
		uint8_t octant_mask)
{
     d4c:	b5f0      	push	{r4, r5, r6, r7, lr}
     d4e:	465f      	mov	r7, fp
     d50:	4656      	mov	r6, sl
     d52:	464d      	mov	r5, r9
     d54:	4644      	mov	r4, r8
     d56:	b4f0      	push	{r4, r5, r6, r7}
     d58:	b087      	sub	sp, #28
     d5a:	4681      	mov	r9, r0
     d5c:	468a      	mov	sl, r1
     d5e:	1c14      	adds	r4, r2, #0
     d60:	469b      	mov	fp, r3
     d62:	ab10      	add	r3, sp, #64	; 0x40
     d64:	781b      	ldrb	r3, [r3, #0]
     d66:	4698      	mov	r8, r3
	gfx_coord_t offset_x;
	gfx_coord_t offset_y;
	int16_t error;

	/* Draw only a pixel if radius is zero. */
	if (radius == 0) {
     d68:	2a00      	cmp	r2, #0
     d6a:	d103      	bne.n	d74 <gfx_mono_generic_draw_circle+0x28>
		gfx_mono_draw_pixel(x, y, color);
     d6c:	465a      	mov	r2, fp
     d6e:	4b4f      	ldr	r3, [pc, #316]	; (eac <gfx_mono_generic_draw_circle+0x160>)
     d70:	4798      	blx	r3
		return;
     d72:	e093      	b.n	e9c <gfx_mono_generic_draw_circle+0x150>
	}

	/* Set up start iterators. */
	offset_x = 0;
	offset_y = radius;
	error = 3 - 2 * radius;
     d74:	03d7      	lsls	r7, r2, #15
     d76:	1abf      	subs	r7, r7, r2
     d78:	007f      	lsls	r7, r7, #1
     d7a:	3703      	adds	r7, #3
     d7c:	b2bf      	uxth	r7, r7
     d7e:	2600      	movs	r6, #0

	/* Iterate offsetX from 0 to radius. */
	while (offset_x <= offset_y) {
		/* Draw one pixel for each octant enabled in octant_mask. */
		if (octant_mask & GFX_OCTANT0) {
     d80:	2301      	movs	r3, #1
     d82:	4642      	mov	r2, r8
     d84:	401a      	ands	r2, r3
     d86:	9200      	str	r2, [sp, #0]
			gfx_mono_draw_pixel(x + offset_y, y - offset_x, color);
		}

		if (octant_mask & GFX_OCTANT1) {
     d88:	2302      	movs	r3, #2
     d8a:	4642      	mov	r2, r8
     d8c:	401a      	ands	r2, r3
     d8e:	9201      	str	r2, [sp, #4]
			gfx_mono_draw_pixel(x + offset_x, y - offset_y, color);
		}

		if (octant_mask & GFX_OCTANT2) {
     d90:	2304      	movs	r3, #4
     d92:	4642      	mov	r2, r8
     d94:	401a      	ands	r2, r3
     d96:	9202      	str	r2, [sp, #8]
			gfx_mono_draw_pixel(x - offset_x, y - offset_y, color);
		}

		if (octant_mask & GFX_OCTANT3) {
     d98:	2308      	movs	r3, #8
     d9a:	4642      	mov	r2, r8
     d9c:	401a      	ands	r2, r3
     d9e:	9203      	str	r2, [sp, #12]
			gfx_mono_draw_pixel(x - offset_y, y - offset_x, color);
		}

		if (octant_mask & GFX_OCTANT4) {
     da0:	2310      	movs	r3, #16
     da2:	4642      	mov	r2, r8
     da4:	401a      	ands	r2, r3
     da6:	9204      	str	r2, [sp, #16]
			gfx_mono_draw_pixel(x - offset_y, y + offset_x, color);
		}

		if (octant_mask & GFX_OCTANT5) {
     da8:	2320      	movs	r3, #32
     daa:	4642      	mov	r2, r8
     dac:	401a      	ands	r2, r3
     dae:	9205      	str	r2, [sp, #20]
     db0:	b2f5      	uxtb	r5, r6
	error = 3 - 2 * radius;

	/* Iterate offsetX from 0 to radius. */
	while (offset_x <= offset_y) {
		/* Draw one pixel for each octant enabled in octant_mask. */
		if (octant_mask & GFX_OCTANT0) {
     db2:	9b00      	ldr	r3, [sp, #0]
     db4:	2b00      	cmp	r3, #0
     db6:	d008      	beq.n	dca <gfx_mono_generic_draw_circle+0x7e>
			gfx_mono_draw_pixel(x + offset_y, y - offset_x, color);
     db8:	464a      	mov	r2, r9
     dba:	18a0      	adds	r0, r4, r2
     dbc:	b2c0      	uxtb	r0, r0
     dbe:	4653      	mov	r3, sl
     dc0:	1b59      	subs	r1, r3, r5
     dc2:	b2c9      	uxtb	r1, r1
     dc4:	465a      	mov	r2, fp
     dc6:	4b39      	ldr	r3, [pc, #228]	; (eac <gfx_mono_generic_draw_circle+0x160>)
     dc8:	4798      	blx	r3
		}

		if (octant_mask & GFX_OCTANT1) {
     dca:	9a01      	ldr	r2, [sp, #4]
     dcc:	2a00      	cmp	r2, #0
     dce:	d008      	beq.n	de2 <gfx_mono_generic_draw_circle+0x96>
     dd0:	464b      	mov	r3, r9
     dd2:	1958      	adds	r0, r3, r5
			gfx_mono_draw_pixel(x + offset_x, y - offset_y, color);
     dd4:	b2c0      	uxtb	r0, r0
     dd6:	4652      	mov	r2, sl
     dd8:	1b11      	subs	r1, r2, r4
     dda:	b2c9      	uxtb	r1, r1
     ddc:	465a      	mov	r2, fp
     dde:	4b33      	ldr	r3, [pc, #204]	; (eac <gfx_mono_generic_draw_circle+0x160>)
     de0:	4798      	blx	r3
		}

		if (octant_mask & GFX_OCTANT2) {
     de2:	9b02      	ldr	r3, [sp, #8]
     de4:	2b00      	cmp	r3, #0
     de6:	d008      	beq.n	dfa <gfx_mono_generic_draw_circle+0xae>
     de8:	464a      	mov	r2, r9
     dea:	1b50      	subs	r0, r2, r5
			gfx_mono_draw_pixel(x - offset_x, y - offset_y, color);
     dec:	b2c0      	uxtb	r0, r0
     dee:	4653      	mov	r3, sl
     df0:	1b19      	subs	r1, r3, r4
     df2:	b2c9      	uxtb	r1, r1
     df4:	465a      	mov	r2, fp
     df6:	4b2d      	ldr	r3, [pc, #180]	; (eac <gfx_mono_generic_draw_circle+0x160>)
     df8:	4798      	blx	r3
		}

		if (octant_mask & GFX_OCTANT3) {
     dfa:	9a03      	ldr	r2, [sp, #12]
     dfc:	2a00      	cmp	r2, #0
     dfe:	d008      	beq.n	e12 <gfx_mono_generic_draw_circle+0xc6>
			gfx_mono_draw_pixel(x - offset_y, y - offset_x, color);
     e00:	464b      	mov	r3, r9
     e02:	1b18      	subs	r0, r3, r4
     e04:	b2c0      	uxtb	r0, r0
     e06:	4652      	mov	r2, sl
     e08:	1b51      	subs	r1, r2, r5
     e0a:	b2c9      	uxtb	r1, r1
     e0c:	465a      	mov	r2, fp
     e0e:	4b27      	ldr	r3, [pc, #156]	; (eac <gfx_mono_generic_draw_circle+0x160>)
     e10:	4798      	blx	r3
		}

		if (octant_mask & GFX_OCTANT4) {
     e12:	9b04      	ldr	r3, [sp, #16]
     e14:	2b00      	cmp	r3, #0
     e16:	d008      	beq.n	e2a <gfx_mono_generic_draw_circle+0xde>
			gfx_mono_draw_pixel(x - offset_y, y + offset_x, color);
     e18:	464a      	mov	r2, r9
     e1a:	1b10      	subs	r0, r2, r4
     e1c:	b2c0      	uxtb	r0, r0
     e1e:	4653      	mov	r3, sl
     e20:	1959      	adds	r1, r3, r5
     e22:	b2c9      	uxtb	r1, r1
     e24:	465a      	mov	r2, fp
     e26:	4b21      	ldr	r3, [pc, #132]	; (eac <gfx_mono_generic_draw_circle+0x160>)
     e28:	4798      	blx	r3
		}

		if (octant_mask & GFX_OCTANT5) {
     e2a:	9a05      	ldr	r2, [sp, #20]
     e2c:	2a00      	cmp	r2, #0
     e2e:	d008      	beq.n	e42 <gfx_mono_generic_draw_circle+0xf6>
     e30:	464b      	mov	r3, r9
     e32:	1b58      	subs	r0, r3, r5
			gfx_mono_draw_pixel(x - offset_x, y + offset_y, color);
     e34:	b2c0      	uxtb	r0, r0
     e36:	4652      	mov	r2, sl
     e38:	18a1      	adds	r1, r4, r2
     e3a:	b2c9      	uxtb	r1, r1
     e3c:	465a      	mov	r2, fp
     e3e:	4b1b      	ldr	r3, [pc, #108]	; (eac <gfx_mono_generic_draw_circle+0x160>)
     e40:	4798      	blx	r3
		}

		if (octant_mask & GFX_OCTANT6) {
     e42:	4643      	mov	r3, r8
     e44:	065b      	lsls	r3, r3, #25
     e46:	d508      	bpl.n	e5a <gfx_mono_generic_draw_circle+0x10e>
     e48:	464a      	mov	r2, r9
     e4a:	1950      	adds	r0, r2, r5
			gfx_mono_draw_pixel(x + offset_x, y + offset_y, color);
     e4c:	b2c0      	uxtb	r0, r0
     e4e:	4653      	mov	r3, sl
     e50:	18e1      	adds	r1, r4, r3
     e52:	b2c9      	uxtb	r1, r1
     e54:	465a      	mov	r2, fp
     e56:	4b15      	ldr	r3, [pc, #84]	; (eac <gfx_mono_generic_draw_circle+0x160>)
     e58:	4798      	blx	r3
		}

		if (octant_mask & GFX_OCTANT7) {
     e5a:	4642      	mov	r2, r8
     e5c:	b253      	sxtb	r3, r2
     e5e:	2b00      	cmp	r3, #0
     e60:	da08      	bge.n	e74 <gfx_mono_generic_draw_circle+0x128>
			gfx_mono_draw_pixel(x + offset_y, y + offset_x, color);
     e62:	464b      	mov	r3, r9
     e64:	18e0      	adds	r0, r4, r3
     e66:	b2c0      	uxtb	r0, r0
     e68:	4652      	mov	r2, sl
     e6a:	1951      	adds	r1, r2, r5
     e6c:	b2c9      	uxtb	r1, r1
     e6e:	465a      	mov	r2, fp
     e70:	4b0e      	ldr	r3, [pc, #56]	; (eac <gfx_mono_generic_draw_circle+0x160>)
     e72:	4798      	blx	r3
		}

		/* Update error value and step offset_y when required. */
		if (error < 0) {
     e74:	b23b      	sxth	r3, r7
     e76:	2b00      	cmp	r3, #0
     e78:	da04      	bge.n	e84 <gfx_mono_generic_draw_circle+0x138>
			error += ((offset_x << 2) + 6);
     e7a:	3706      	adds	r7, #6
     e7c:	00ab      	lsls	r3, r5, #2
     e7e:	18ff      	adds	r7, r7, r3
     e80:	b2bf      	uxth	r7, r7
     e82:	e006      	b.n	e92 <gfx_mono_generic_draw_circle+0x146>
		} else {
			error += (((offset_x - offset_y) << 2) + 10);
     e84:	370a      	adds	r7, #10
     e86:	1b2b      	subs	r3, r5, r4
     e88:	009b      	lsls	r3, r3, #2
     e8a:	18ff      	adds	r7, r7, r3
     e8c:	b2bf      	uxth	r7, r7
			--offset_y;
     e8e:	3c01      	subs	r4, #1
     e90:	b2e4      	uxtb	r4, r4
     e92:	3601      	adds	r6, #1
     e94:	3501      	adds	r5, #1
	offset_x = 0;
	offset_y = radius;
	error = 3 - 2 * radius;

	/* Iterate offsetX from 0 to radius. */
	while (offset_x <= offset_y) {
     e96:	b2ed      	uxtb	r5, r5
     e98:	42a5      	cmp	r5, r4
     e9a:	d989      	bls.n	db0 <gfx_mono_generic_draw_circle+0x64>
		}

		/* Next X. */
		++offset_x;
	}
}
     e9c:	b007      	add	sp, #28
     e9e:	bc3c      	pop	{r2, r3, r4, r5}
     ea0:	4690      	mov	r8, r2
     ea2:	4699      	mov	r9, r3
     ea4:	46a2      	mov	sl, r4
     ea6:	46ab      	mov	fp, r5
     ea8:	bdf0      	pop	{r4, r5, r6, r7, pc}
     eaa:	46c0      	nop			; (mov r8, r8)
     eac:	00000a85 	.word	0x00000a85

00000eb0 <gfx_mono_generic_put_bitmap>:
 * placing a bitmap at x = 10, y = 10 will put the bitmap at x = 10, y = 8
 *
 */
void gfx_mono_generic_put_bitmap(struct gfx_mono_bitmap *bitmap, gfx_coord_t x,
		gfx_coord_t y)
{
     eb0:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
     eb2:	465f      	mov	r7, fp
     eb4:	4656      	mov	r6, sl
     eb6:	464d      	mov	r5, r9
     eb8:	4644      	mov	r4, r8
     eba:	b4f0      	push	{r4, r5, r6, r7}
     ebc:	1c05      	adds	r5, r0, #0
     ebe:	1c0f      	adds	r7, r1, #0
	gfx_coord_t num_pages = bitmap->height / 8;
     ec0:	7843      	ldrb	r3, [r0, #1]
     ec2:	08db      	lsrs	r3, r3, #3
     ec4:	469a      	mov	sl, r3
	gfx_coord_t page = y / 8;
     ec6:	08d2      	lsrs	r2, r2, #3
     ec8:	4693      	mov	fp, r2
	gfx_coord_t column;
	gfx_coord_t i;
	gfx_mono_color_t temp;

	switch (bitmap->type) {
     eca:	7883      	ldrb	r3, [r0, #2]
     ecc:	2b00      	cmp	r3, #0
     ece:	d008      	beq.n	ee2 <gfx_mono_generic_put_bitmap+0x32>
     ed0:	2b01      	cmp	r3, #1
     ed2:	d134      	bne.n	f3e <gfx_mono_generic_put_bitmap+0x8e>
	case GFX_MONO_BITMAP_PROGMEM:
		for (i = 0; i < num_pages; i++) {
     ed4:	4650      	mov	r0, sl
     ed6:	2800      	cmp	r0, #0
     ed8:	d031      	beq.n	f3e <gfx_mono_generic_put_bitmap+0x8e>
     eda:	2600      	movs	r6, #0
			for (column = 0; column < bitmap->width; column++) {
				temp = PROGMEM_READ_BYTE(bitmap->data.progmem
						+ (i * bitmap->width)
						+ column);
				gfx_mono_put_byte(i + page, column + x, temp);
     edc:	491b      	ldr	r1, [pc, #108]	; (f4c <gfx_mono_generic_put_bitmap+0x9c>)
     ede:	4689      	mov	r9, r1
     ee0:	e015      	b.n	f0e <gfx_mono_generic_put_bitmap+0x5e>
			}
		}
		break;

	case GFX_MONO_BITMAP_RAM:
		for (i = 0; i < num_pages; i++) {
     ee2:	2400      	movs	r4, #0
     ee4:	4652      	mov	r2, sl
     ee6:	2a00      	cmp	r2, #0
     ee8:	d11a      	bne.n	f20 <gfx_mono_generic_put_bitmap+0x70>
     eea:	e028      	b.n	f3e <gfx_mono_generic_put_bitmap+0x8e>
     eec:	19e1      	adds	r1, r4, r7
		for (i = 0; i < num_pages; i++) {
			for (column = 0; column < bitmap->width; column++) {
				temp = PROGMEM_READ_BYTE(bitmap->data.progmem
						+ (i * bitmap->width)
						+ column);
				gfx_mono_put_byte(i + page, column + x, temp);
     eee:	b2c9      	uxtb	r1, r1

	switch (bitmap->type) {
	case GFX_MONO_BITMAP_PROGMEM:
		for (i = 0; i < num_pages; i++) {
			for (column = 0; column < bitmap->width; column++) {
				temp = PROGMEM_READ_BYTE(bitmap->data.progmem
     ef0:	4373      	muls	r3, r6
     ef2:	6868      	ldr	r0, [r5, #4]
     ef4:	1902      	adds	r2, r0, r4
						+ (i * bitmap->width)
						+ column);
				gfx_mono_put_byte(i + page, column + x, temp);
     ef6:	5cd2      	ldrb	r2, [r2, r3]
     ef8:	4640      	mov	r0, r8
     efa:	47c8      	blx	r9
	gfx_mono_color_t temp;

	switch (bitmap->type) {
	case GFX_MONO_BITMAP_PROGMEM:
		for (i = 0; i < num_pages; i++) {
			for (column = 0; column < bitmap->width; column++) {
     efc:	3401      	adds	r4, #1
     efe:	b2e4      	uxtb	r4, r4
     f00:	782b      	ldrb	r3, [r5, #0]
     f02:	42a3      	cmp	r3, r4
     f04:	d8f2      	bhi.n	eec <gfx_mono_generic_put_bitmap+0x3c>
     f06:	3601      	adds	r6, #1
	gfx_coord_t i;
	gfx_mono_color_t temp;

	switch (bitmap->type) {
	case GFX_MONO_BITMAP_PROGMEM:
		for (i = 0; i < num_pages; i++) {
     f08:	b2f3      	uxtb	r3, r6
     f0a:	4553      	cmp	r3, sl
     f0c:	d217      	bcs.n	f3e <gfx_mono_generic_put_bitmap+0x8e>
			for (column = 0; column < bitmap->width; column++) {
     f0e:	782b      	ldrb	r3, [r5, #0]
     f10:	2b00      	cmp	r3, #0
     f12:	d0f8      	beq.n	f06 <gfx_mono_generic_put_bitmap+0x56>
     f14:	2400      	movs	r4, #0
     f16:	4659      	mov	r1, fp
     f18:	198a      	adds	r2, r1, r6
				temp = PROGMEM_READ_BYTE(bitmap->data.progmem
						+ (i * bitmap->width)
						+ column);
				gfx_mono_put_byte(i + page, column + x, temp);
     f1a:	b2d2      	uxtb	r2, r2
     f1c:	4690      	mov	r8, r2
     f1e:	e7e5      	b.n	eec <gfx_mono_generic_put_bitmap+0x3c>
		}
		break;

	case GFX_MONO_BITMAP_RAM:
		for (i = 0; i < num_pages; i++) {
			gfx_mono_put_page(bitmap->data.pixmap
     f20:	4e0b      	ldr	r6, [pc, #44]	; (f50 <gfx_mono_generic_put_bitmap+0xa0>)
     f22:	782b      	ldrb	r3, [r5, #0]
     f24:	1c18      	adds	r0, r3, #0
     f26:	4360      	muls	r0, r4
     f28:	686a      	ldr	r2, [r5, #4]
     f2a:	1810      	adds	r0, r2, r0
     f2c:	465a      	mov	r2, fp
     f2e:	1911      	adds	r1, r2, r4
     f30:	b2c9      	uxtb	r1, r1
     f32:	1c3a      	adds	r2, r7, #0
     f34:	47b0      	blx	r6
     f36:	3401      	adds	r4, #1
			}
		}
		break;

	case GFX_MONO_BITMAP_RAM:
		for (i = 0; i < num_pages; i++) {
     f38:	b2e3      	uxtb	r3, r4
     f3a:	459a      	cmp	sl, r3
     f3c:	d8f1      	bhi.n	f22 <gfx_mono_generic_put_bitmap+0x72>
		break;

	default:
		break;
	}
}
     f3e:	bc3c      	pop	{r2, r3, r4, r5}
     f40:	4690      	mov	r8, r2
     f42:	4699      	mov	r9, r3
     f44:	46a2      	mov	sl, r4
     f46:	46ab      	mov	fp, r5
     f48:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
     f4a:	46c0      	nop			; (mov r8, r8)
     f4c:	00000a65 	.word	0x00000a65
     f50:	00000a41 	.word	0x00000a41

00000f54 <menu_draw>:
 *
 * \param[in] menu     a menu struct with menu settings
 * \param[in] redraw   clear screen before drawing menu
 */
static void menu_draw(struct gfx_mono_menu *menu, bool redraw)
{
     f54:	b5f0      	push	{r4, r5, r6, r7, lr}
     f56:	464f      	mov	r7, r9
     f58:	4646      	mov	r6, r8
     f5a:	b4c0      	push	{r6, r7}
     f5c:	b083      	sub	sp, #12
     f5e:	1c06      	adds	r6, r0, #0
     f60:	1c0c      	adds	r4, r1, #0
	static bool redraw_state;
	uint8_t i;
	uint8_t line = 1;
	uint8_t menu_page = menu->current_selection /
     f62:	7c40      	ldrb	r0, [r0, #17]
     f64:	2103      	movs	r1, #3
     f66:	4b2a      	ldr	r3, [pc, #168]	; (1010 <menu_draw+0xbc>)
     f68:	4798      	blx	r3
     f6a:	b2c7      	uxtb	r7, r0
			GFX_MONO_MENU_ELEMENTS_PER_SCREEN;

	if (menu->current_page != menu_page || redraw == true) {
     f6c:	7cb3      	ldrb	r3, [r6, #18]
     f6e:	42bb      	cmp	r3, r7
     f70:	d101      	bne.n	f76 <menu_draw+0x22>
     f72:	2c00      	cmp	r4, #0
     f74:	d00a      	beq.n	f8c <menu_draw+0x38>
		/* clear screen if we have changed the page or menu and prepare
		 * redraw */
		gfx_mono_draw_filled_rect(0, SYSFONT_LINESPACING,
     f76:	2300      	movs	r3, #0
     f78:	9300      	str	r3, [sp, #0]
     f7a:	2000      	movs	r0, #0
     f7c:	2110      	movs	r1, #16
     f7e:	2280      	movs	r2, #128	; 0x80
     f80:	2330      	movs	r3, #48	; 0x30
     f82:	4c24      	ldr	r4, [pc, #144]	; (1014 <menu_draw+0xc0>)
     f84:	47a0      	blx	r4
				GFX_MONO_LCD_WIDTH,
				GFX_MONO_LCD_HEIGHT - SYSFONT_LINESPACING,
				GFX_PIXEL_CLR);
		redraw_state = true;
     f86:	2201      	movs	r2, #1
     f88:	4b23      	ldr	r3, [pc, #140]	; (1018 <menu_draw+0xc4>)
     f8a:	701a      	strb	r2, [r3, #0]
	}

	menu->current_page = menu_page;
     f8c:	74b7      	strb	r7, [r6, #18]

	/* Clear old indicator icon */
	gfx_mono_draw_filled_rect(0, SYSFONT_LINESPACING,
     f8e:	2300      	movs	r3, #0
     f90:	9300      	str	r3, [sp, #0]
     f92:	2000      	movs	r0, #0
     f94:	2110      	movs	r1, #16
     f96:	2206      	movs	r2, #6
     f98:	2330      	movs	r3, #48	; 0x30
     f9a:	4c1e      	ldr	r4, [pc, #120]	; (1014 <menu_draw+0xc0>)
     f9c:	47a0      	blx	r4
			GFX_MONO_MENU_INDICATOR_WIDTH, GFX_MONO_LCD_HEIGHT -
			SYSFONT_LINESPACING, GFX_PIXEL_CLR);

	/* Put indicator icon on current selection */
	gfx_mono_put_bitmap(&menu_bitmap_indicator, 0,
     f9e:	7c70      	ldrb	r0, [r6, #17]
     fa0:	2103      	movs	r1, #3
     fa2:	4b1e      	ldr	r3, [pc, #120]	; (101c <menu_draw+0xc8>)
     fa4:	4798      	blx	r3
     fa6:	b2ca      	uxtb	r2, r1
     fa8:	3201      	adds	r2, #1
     faa:	0112      	lsls	r2, r2, #4
     fac:	b2d2      	uxtb	r2, r2
     fae:	481c      	ldr	r0, [pc, #112]	; (1020 <menu_draw+0xcc>)
     fb0:	2100      	movs	r1, #0
     fb2:	4b1c      	ldr	r3, [pc, #112]	; (1024 <menu_draw+0xd0>)
     fb4:	4798      	blx	r3
			SYSFONT_LINESPACING * ((menu->current_selection %
			GFX_MONO_MENU_ELEMENTS_PER_SCREEN) + 1));

	/* Print visible options if page or menu has changed */
	if (redraw_state == true) {
     fb6:	4b18      	ldr	r3, [pc, #96]	; (1018 <menu_draw+0xc4>)
     fb8:	781b      	ldrb	r3, [r3, #0]
     fba:	2b00      	cmp	r3, #0
     fbc:	d022      	beq.n	1004 <menu_draw+0xb0>
		for (i = menu_page * GFX_MONO_MENU_ELEMENTS_PER_SCREEN;
     fbe:	007c      	lsls	r4, r7, #1
     fc0:	193c      	adds	r4, r7, r4
     fc2:	b2e4      	uxtb	r4, r4
				i < menu_page *
				GFX_MONO_MENU_ELEMENTS_PER_SCREEN +
     fc4:	3701      	adds	r7, #1
     fc6:	007b      	lsls	r3, r7, #1
     fc8:	19df      	adds	r7, r3, r7
			SYSFONT_LINESPACING * ((menu->current_selection %
			GFX_MONO_MENU_ELEMENTS_PER_SCREEN) + 1));

	/* Print visible options if page or menu has changed */
	if (redraw_state == true) {
		for (i = menu_page * GFX_MONO_MENU_ELEMENTS_PER_SCREEN;
     fca:	42bc      	cmp	r4, r7
     fcc:	da17      	bge.n	ffe <menu_draw+0xaa>
				i < menu_page *
				GFX_MONO_MENU_ELEMENTS_PER_SCREEN +
				GFX_MONO_MENU_ELEMENTS_PER_SCREEN &&
     fce:	7a33      	ldrb	r3, [r6, #8]
     fd0:	42a3      	cmp	r3, r4
     fd2:	d914      	bls.n	ffe <menu_draw+0xaa>
     fd4:	2510      	movs	r5, #16
				i < menu->num_elements; i++) {
			gfx_mono_draw_progmem_string(
     fd6:	4a14      	ldr	r2, [pc, #80]	; (1028 <menu_draw+0xd4>)
     fd8:	4691      	mov	r9, r2
     fda:	4b14      	ldr	r3, [pc, #80]	; (102c <menu_draw+0xd8>)
     fdc:	4698      	mov	r8, r3
     fde:	00a3      	lsls	r3, r4, #2
     fe0:	6872      	ldr	r2, [r6, #4]
     fe2:	5898      	ldr	r0, [r3, r2]
     fe4:	2107      	movs	r1, #7
     fe6:	1c2a      	adds	r2, r5, #0
     fe8:	464b      	mov	r3, r9
     fea:	47c0      	blx	r8
	if (redraw_state == true) {
		for (i = menu_page * GFX_MONO_MENU_ELEMENTS_PER_SCREEN;
				i < menu_page *
				GFX_MONO_MENU_ELEMENTS_PER_SCREEN +
				GFX_MONO_MENU_ELEMENTS_PER_SCREEN &&
				i < menu->num_elements; i++) {
     fec:	3401      	adds	r4, #1
     fee:	b2e4      	uxtb	r4, r4
			SYSFONT_LINESPACING * ((menu->current_selection %
			GFX_MONO_MENU_ELEMENTS_PER_SCREEN) + 1));

	/* Print visible options if page or menu has changed */
	if (redraw_state == true) {
		for (i = menu_page * GFX_MONO_MENU_ELEMENTS_PER_SCREEN;
     ff0:	42bc      	cmp	r4, r7
     ff2:	da04      	bge.n	ffe <menu_draw+0xaa>
     ff4:	3510      	adds	r5, #16
     ff6:	b2ed      	uxtb	r5, r5
				i < menu_page *
				GFX_MONO_MENU_ELEMENTS_PER_SCREEN +
				GFX_MONO_MENU_ELEMENTS_PER_SCREEN &&
     ff8:	7a33      	ldrb	r3, [r6, #8]
     ffa:	42a3      	cmp	r3, r4
     ffc:	d8ef      	bhi.n	fde <menu_draw+0x8a>
					(char PROGMEM_PTR_T)menu->strings[i],
					GFX_MONO_MENU_INDICATOR_WIDTH + 1,
					line * SYSFONT_LINESPACING, &sysfont);
			line++;
		}
		redraw_state = false;
     ffe:	2200      	movs	r2, #0
    1000:	4b05      	ldr	r3, [pc, #20]	; (1018 <menu_draw+0xc4>)
    1002:	701a      	strb	r2, [r3, #0]
	}
}
    1004:	b003      	add	sp, #12
    1006:	bc0c      	pop	{r2, r3}
    1008:	4690      	mov	r8, r2
    100a:	4699      	mov	r9, r3
    100c:	bdf0      	pop	{r4, r5, r6, r7, pc}
    100e:	46c0      	nop			; (mov r8, r8)
    1010:	0000ab91 	.word	0x0000ab91
    1014:	00000d0d 	.word	0x00000d0d
    1018:	200001d0 	.word	0x200001d0
    101c:	0000ac19 	.word	0x0000ac19
    1020:	20000004 	.word	0x20000004
    1024:	00000eb1 	.word	0x00000eb1
    1028:	2000000c 	.word	0x2000000c
    102c:	000011ed 	.word	0x000011ed

00001030 <gfx_mono_menu_init>:
 *
 * \param[in] menu  menu struct with menu options
 *
 */
void gfx_mono_menu_init(struct gfx_mono_menu *menu)
{
    1030:	b530      	push	{r4, r5, lr}
    1032:	b083      	sub	sp, #12
    1034:	1c04      	adds	r4, r0, #0
	/* Clear screen */
	gfx_mono_draw_filled_rect(0, 0,
    1036:	2300      	movs	r3, #0
    1038:	9300      	str	r3, [sp, #0]
    103a:	2000      	movs	r0, #0
    103c:	2100      	movs	r1, #0
    103e:	2280      	movs	r2, #128	; 0x80
    1040:	2340      	movs	r3, #64	; 0x40
    1042:	4d07      	ldr	r5, [pc, #28]	; (1060 <gfx_mono_menu_init+0x30>)
    1044:	47a8      	blx	r5
			GFX_MONO_LCD_WIDTH, GFX_MONO_LCD_HEIGHT, GFX_PIXEL_CLR);

	/* Draw the menu title on the top of the screen */
	gfx_mono_draw_progmem_string((char PROGMEM_PTR_T)menu->title,
    1046:	6820      	ldr	r0, [r4, #0]
    1048:	2100      	movs	r1, #0
    104a:	2200      	movs	r2, #0
    104c:	4b05      	ldr	r3, [pc, #20]	; (1064 <gfx_mono_menu_init+0x34>)
    104e:	4d06      	ldr	r5, [pc, #24]	; (1068 <gfx_mono_menu_init+0x38>)
    1050:	47a8      	blx	r5
			0, 0, &sysfont);

	/* Draw menu options below */
	menu_draw(menu, true);
    1052:	1c20      	adds	r0, r4, #0
    1054:	2101      	movs	r1, #1
    1056:	4b05      	ldr	r3, [pc, #20]	; (106c <gfx_mono_menu_init+0x3c>)
    1058:	4798      	blx	r3
}
    105a:	b003      	add	sp, #12
    105c:	bd30      	pop	{r4, r5, pc}
    105e:	46c0      	nop			; (mov r8, r8)
    1060:	00000d0d 	.word	0x00000d0d
    1064:	2000000c 	.word	0x2000000c
    1068:	000011ed 	.word	0x000011ed
    106c:	00000f55 	.word	0x00000f55

00001070 <gfx_mono_menu_process_key>:
 * \param[in] keycode  keycode to process
 *
 * \retval selected menu option or status code
 */
uint8_t gfx_mono_menu_process_key(struct gfx_mono_menu *menu, uint8_t keycode)
{
    1070:	b508      	push	{r3, lr}
	switch (keycode) {
    1072:	290d      	cmp	r1, #13
    1074:	d025      	beq.n	10c2 <gfx_mono_menu_process_key+0x52>
    1076:	d803      	bhi.n	1080 <gfx_mono_menu_process_key+0x10>
		/* Got what we want. Return selection. */
		return menu->current_selection;

	case GFX_MONO_MENU_KEYCODE_BACK:
		/* User pressed "back" key, inform user */
		return GFX_MONO_MENU_EVENT_EXIT;
    1078:	20fe      	movs	r0, #254	; 0xfe
 *
 * \retval selected menu option or status code
 */
uint8_t gfx_mono_menu_process_key(struct gfx_mono_menu *menu, uint8_t keycode)
{
	switch (keycode) {
    107a:	2908      	cmp	r1, #8
    107c:	d024      	beq.n	10c8 <gfx_mono_menu_process_key+0x58>
    107e:	e022      	b.n	10c6 <gfx_mono_menu_process_key+0x56>
    1080:	2926      	cmp	r1, #38	; 0x26
    1082:	d010      	beq.n	10a6 <gfx_mono_menu_process_key+0x36>
    1084:	2928      	cmp	r1, #40	; 0x28
    1086:	d11e      	bne.n	10c6 <gfx_mono_menu_process_key+0x56>
	case GFX_MONO_MENU_KEYCODE_DOWN:
		if (menu->current_selection == menu->num_elements - 1) {
    1088:	7c43      	ldrb	r3, [r0, #17]
    108a:	7a02      	ldrb	r2, [r0, #8]
    108c:	3a01      	subs	r2, #1
    108e:	4293      	cmp	r3, r2
    1090:	d102      	bne.n	1098 <gfx_mono_menu_process_key+0x28>
			menu->current_selection = 0;
    1092:	2300      	movs	r3, #0
    1094:	7443      	strb	r3, [r0, #17]
    1096:	e001      	b.n	109c <gfx_mono_menu_process_key+0x2c>
		} else {
			menu->current_selection++;
    1098:	3301      	adds	r3, #1
    109a:	7443      	strb	r3, [r0, #17]
		}

		/* Update menu on display */
		menu_draw(menu, false);
    109c:	2100      	movs	r1, #0
    109e:	4b0b      	ldr	r3, [pc, #44]	; (10cc <gfx_mono_menu_process_key+0x5c>)
    10a0:	4798      	blx	r3
		/* Nothing selected yet */
		return GFX_MONO_MENU_EVENT_IDLE;
    10a2:	20ff      	movs	r0, #255	; 0xff
    10a4:	e010      	b.n	10c8 <gfx_mono_menu_process_key+0x58>

	case GFX_MONO_MENU_KEYCODE_UP:
		if (menu->current_selection) {
    10a6:	7c43      	ldrb	r3, [r0, #17]
    10a8:	2b00      	cmp	r3, #0
    10aa:	d002      	beq.n	10b2 <gfx_mono_menu_process_key+0x42>
			menu->current_selection--;
    10ac:	3b01      	subs	r3, #1
    10ae:	7443      	strb	r3, [r0, #17]
    10b0:	e002      	b.n	10b8 <gfx_mono_menu_process_key+0x48>
		} else {
			menu->current_selection = menu->num_elements - 1;
    10b2:	7a03      	ldrb	r3, [r0, #8]
    10b4:	3b01      	subs	r3, #1
    10b6:	7443      	strb	r3, [r0, #17]
		}

		/* Update menu on display */
		menu_draw(menu, false);
    10b8:	2100      	movs	r1, #0
    10ba:	4b04      	ldr	r3, [pc, #16]	; (10cc <gfx_mono_menu_process_key+0x5c>)
    10bc:	4798      	blx	r3
		/* Nothing selected yet */
		return GFX_MONO_MENU_EVENT_IDLE;
    10be:	20ff      	movs	r0, #255	; 0xff
    10c0:	e002      	b.n	10c8 <gfx_mono_menu_process_key+0x58>

	case GFX_MONO_MENU_KEYCODE_ENTER:
		/* Got what we want. Return selection. */
		return menu->current_selection;
    10c2:	7c40      	ldrb	r0, [r0, #17]
    10c4:	e000      	b.n	10c8 <gfx_mono_menu_process_key+0x58>
		/* User pressed "back" key, inform user */
		return GFX_MONO_MENU_EVENT_EXIT;

	default:
		/* Unknown key event */
		return GFX_MONO_MENU_EVENT_IDLE;
    10c6:	20ff      	movs	r0, #255	; 0xff
	}
}
    10c8:	bd08      	pop	{r3, pc}
    10ca:	46c0      	nop			; (mov r8, r8)
    10cc:	00000f55 	.word	0x00000f55

000010d0 <gfx_mono_null_init>:

/**
 * \brief Initialize NULL driver.
 */
void gfx_mono_null_init(void)
{
    10d0:	b508      	push	{r3, lr}
	gfx_mono_set_framebuffer(gfx_framebuffer);
    10d2:	4802      	ldr	r0, [pc, #8]	; (10dc <gfx_mono_null_init+0xc>)
    10d4:	4b02      	ldr	r3, [pc, #8]	; (10e0 <gfx_mono_null_init+0x10>)
    10d6:	4798      	blx	r3
}
    10d8:	bd08      	pop	{r3, pc}
    10da:	46c0      	nop			; (mov r8, r8)
    10dc:	200007b8 	.word	0x200007b8
    10e0:	00000a35 	.word	0x00000a35

000010e4 <gfx_mono_draw_char>:
 * \param[in] y        Y coordinate on screen.
 * \param[in] font     Font to draw character in
 */
void gfx_mono_draw_char(const char c, const gfx_coord_t x, const gfx_coord_t y,
		const struct font *font)
{
    10e4:	b5f0      	push	{r4, r5, r6, r7, lr}
    10e6:	465f      	mov	r7, fp
    10e8:	4656      	mov	r6, sl
    10ea:	464d      	mov	r5, r9
    10ec:	4644      	mov	r4, r8
    10ee:	b4f0      	push	{r4, r5, r6, r7}
    10f0:	b085      	sub	sp, #20
    10f2:	1c06      	adds	r6, r0, #0
    10f4:	4688      	mov	r8, r1
    10f6:	1c14      	adds	r4, r2, #0
    10f8:	9303      	str	r3, [sp, #12]
	gfx_mono_draw_filled_rect(x, y, font->width, font->height,
    10fa:	7a1a      	ldrb	r2, [r3, #8]
    10fc:	7a5b      	ldrb	r3, [r3, #9]
    10fe:	2100      	movs	r1, #0
    1100:	9100      	str	r1, [sp, #0]
    1102:	4640      	mov	r0, r8
    1104:	1c21      	adds	r1, r4, #0
    1106:	4d23      	ldr	r5, [pc, #140]	; (1194 <gfx_mono_draw_char+0xb0>)
    1108:	47a8      	blx	r5
			GFX_PIXEL_CLR);

	switch (font->type) {
    110a:	9903      	ldr	r1, [sp, #12]
    110c:	780b      	ldrb	r3, [r1, #0]
    110e:	2b00      	cmp	r3, #0
    1110:	d139      	bne.n	1186 <gfx_mono_draw_char+0xa2>
	Assert(font != NULL);

	gfx_coord_t inc_x = x;
	gfx_coord_t inc_y = y;

	char_row_size = font->width / CONFIG_FONT_PIXELS_PER_BYTE;
    1112:	7a0a      	ldrb	r2, [r1, #8]
    1114:	08d3      	lsrs	r3, r2, #3
	if (font->width % CONFIG_FONT_PIXELS_PER_BYTE) {
    1116:	0751      	lsls	r1, r2, #29
    1118:	d000      	beq.n	111c <gfx_mono_draw_char+0x38>
		char_row_size++;
    111a:	3301      	adds	r3, #1
	}

	glyph_data_offset = char_row_size * font->height *
    111c:	9a03      	ldr	r2, [sp, #12]
    111e:	7a52      	ldrb	r2, [r2, #9]
    1120:	4693      	mov	fp, r2
			((uint8_t)ch - font->first_char);
    1122:	9903      	ldr	r1, [sp, #12]
    1124:	7a8a      	ldrb	r2, [r1, #10]
    1126:	1ab6      	subs	r6, r6, r2
	char_row_size = font->width / CONFIG_FONT_PIXELS_PER_BYTE;
	if (font->width % CONFIG_FONT_PIXELS_PER_BYTE) {
		char_row_size++;
	}

	glyph_data_offset = char_row_size * font->height *
    1128:	465a      	mov	r2, fp
    112a:	4356      	muls	r6, r2
    112c:	435e      	muls	r6, r3
			((uint8_t)ch - font->first_char);
	glyph_data = font->data.progmem + glyph_data_offset;
    112e:	b2b6      	uxth	r6, r6
    1130:	684b      	ldr	r3, [r1, #4]
    1132:	199e      	adds	r6, r3, r6

	/* Sanity check on parameters, assert if font is NULL. */
	Assert(font != NULL);

	gfx_coord_t inc_x = x;
	gfx_coord_t inc_y = y;
    1134:	46a2      	mov	sl, r4
	do {
		uint8_t glyph_byte = 0;
		uint8_t pixelsToDraw = font->width;

		for (i = 0; i < pixelsToDraw; i++) {
			if (i % CONFIG_FONT_PIXELS_PER_BYTE == 0) {
    1136:	2107      	movs	r1, #7
    1138:	4689      	mov	r9, r1
	glyph_data = font->data.progmem + glyph_data_offset;
	rows_left = font->height;

	do {
		uint8_t glyph_byte = 0;
		uint8_t pixelsToDraw = font->width;
    113a:	9a03      	ldr	r2, [sp, #12]
    113c:	7a17      	ldrb	r7, [r2, #8]

		for (i = 0; i < pixelsToDraw; i++) {
    113e:	2f00      	cmp	r7, #0
    1140:	d017      	beq.n	1172 <gfx_mono_draw_char+0x8e>
    1142:	2400      	movs	r4, #0
			((uint8_t)ch - font->first_char);
	glyph_data = font->data.progmem + glyph_data_offset;
	rows_left = font->height;

	do {
		uint8_t glyph_byte = 0;
    1144:	2500      	movs	r5, #0
    1146:	b2e3      	uxtb	r3, r4
    1148:	4641      	mov	r1, r8
    114a:	1858      	adds	r0, r3, r1
    114c:	b2c0      	uxtb	r0, r0
		uint8_t pixelsToDraw = font->width;

		for (i = 0; i < pixelsToDraw; i++) {
			if (i % CONFIG_FONT_PIXELS_PER_BYTE == 0) {
    114e:	464a      	mov	r2, r9
    1150:	421a      	tst	r2, r3
    1152:	d101      	bne.n	1158 <gfx_mono_draw_char+0x74>
				glyph_byte = PROGMEM_READ_BYTE(glyph_data);
    1154:	7835      	ldrb	r5, [r6, #0]
				glyph_data++;
    1156:	3601      	adds	r6, #1
			}

			if ((glyph_byte & 0x80)) {
    1158:	b26b      	sxtb	r3, r5
    115a:	2b00      	cmp	r3, #0
    115c:	da03      	bge.n	1166 <gfx_mono_draw_char+0x82>
				gfx_mono_draw_pixel(inc_x, inc_y,
    115e:	4651      	mov	r1, sl
    1160:	2201      	movs	r2, #1
    1162:	4b0d      	ldr	r3, [pc, #52]	; (1198 <gfx_mono_draw_char+0xb4>)
    1164:	4798      	blx	r3
						GFX_PIXEL_SET);
			}

			inc_x += 1;
			glyph_byte <<= 1;
    1166:	006d      	lsls	r5, r5, #1
    1168:	b2ed      	uxtb	r5, r5
    116a:	3401      	adds	r4, #1

	do {
		uint8_t glyph_byte = 0;
		uint8_t pixelsToDraw = font->width;

		for (i = 0; i < pixelsToDraw; i++) {
    116c:	b2e3      	uxtb	r3, r4
    116e:	429f      	cmp	r7, r3
    1170:	d8e9      	bhi.n	1146 <gfx_mono_draw_char+0x62>

			inc_x += 1;
			glyph_byte <<= 1;
		}

		inc_y += 1;
    1172:	4653      	mov	r3, sl
    1174:	3301      	adds	r3, #1
    1176:	b2db      	uxtb	r3, r3
    1178:	469a      	mov	sl, r3
		inc_x = x;
		rows_left--;
    117a:	465b      	mov	r3, fp
    117c:	3b01      	subs	r3, #1
    117e:	b2db      	uxtb	r3, r3
    1180:	469b      	mov	fp, r3
	} while (rows_left > 0);
    1182:	2b00      	cmp	r3, #0
    1184:	d1d9      	bne.n	113a <gfx_mono_draw_char+0x56>
	default:
		/* Unsupported mode, call assert */
		Assert(false);
		break;
	}
}
    1186:	b005      	add	sp, #20
    1188:	bc3c      	pop	{r2, r3, r4, r5}
    118a:	4690      	mov	r8, r2
    118c:	4699      	mov	r9, r3
    118e:	46a2      	mov	sl, r4
    1190:	46ab      	mov	fp, r5
    1192:	bdf0      	pop	{r4, r5, r6, r7, pc}
    1194:	00000d0d 	.word	0x00000d0d
    1198:	00000a85 	.word	0x00000a85

0000119c <gfx_mono_draw_string>:
 * \param[in] y         Y coordinate on screen.
 * \param[in] font      Font to draw string in
 */
void gfx_mono_draw_string(const char *str, gfx_coord_t x, gfx_coord_t y,
		const struct font *font)
{
    119c:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
    119e:	464f      	mov	r7, r9
    11a0:	4646      	mov	r6, r8
    11a2:	b4c0      	push	{r6, r7}
    11a4:	1c04      	adds	r4, r0, #0
    11a6:	4688      	mov	r8, r1
    11a8:	4691      	mov	r9, r2
    11aa:	1c1f      	adds	r7, r3, #0
    11ac:	1c0e      	adds	r6, r1, #0
	Assert(font != NULL);

	/* Draw characters until trailing null byte */
	do {
		/* Handle '\n' as newline, draw normal characters. */
		if (*str == '\n') {
    11ae:	7820      	ldrb	r0, [r4, #0]
    11b0:	280a      	cmp	r0, #10
    11b2:	d106      	bne.n	11c2 <gfx_mono_draw_string+0x26>
			x = start_of_string_position_x;
			y += font->height + 1;
    11b4:	7a7b      	ldrb	r3, [r7, #9]
    11b6:	3301      	adds	r3, #1
    11b8:	444b      	add	r3, r9
    11ba:	b2db      	uxtb	r3, r3
    11bc:	4699      	mov	r9, r3

	/* Draw characters until trailing null byte */
	do {
		/* Handle '\n' as newline, draw normal characters. */
		if (*str == '\n') {
			x = start_of_string_position_x;
    11be:	4646      	mov	r6, r8
    11c0:	e009      	b.n	11d6 <gfx_mono_draw_string+0x3a>
			y += font->height + 1;
		} else if (*str == '\r') {
    11c2:	280d      	cmp	r0, #13
    11c4:	d007      	beq.n	11d6 <gfx_mono_draw_string+0x3a>
			/* Skip '\r' characters. */
		} else {
			gfx_mono_draw_char(*str, x, y, font);
    11c6:	1c31      	adds	r1, r6, #0
    11c8:	464a      	mov	r2, r9
    11ca:	1c3b      	adds	r3, r7, #0
    11cc:	4d06      	ldr	r5, [pc, #24]	; (11e8 <gfx_mono_draw_string+0x4c>)
    11ce:	47a8      	blx	r5
			x += font->width;
    11d0:	7a3b      	ldrb	r3, [r7, #8]
    11d2:	18f6      	adds	r6, r6, r3
    11d4:	b2f6      	uxtb	r6, r6
		}
	} while (*(++str));
    11d6:	3401      	adds	r4, #1
    11d8:	7820      	ldrb	r0, [r4, #0]
    11da:	2800      	cmp	r0, #0
    11dc:	d1e7      	bne.n	11ae <gfx_mono_draw_string+0x12>
}
    11de:	bc0c      	pop	{r2, r3}
    11e0:	4690      	mov	r8, r2
    11e2:	4699      	mov	r9, r3
    11e4:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
    11e6:	46c0      	nop			; (mov r8, r8)
    11e8:	000010e5 	.word	0x000010e5

000011ec <gfx_mono_draw_progmem_string>:
 * \param[in] y         Y coordinate on screen.
 * \param[in] font      Font to draw string in
 */
void gfx_mono_draw_progmem_string(char PROGMEM_PTR_T str, gfx_coord_t x,
		gfx_coord_t y, const struct font *font)
{
    11ec:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
    11ee:	464f      	mov	r7, r9
    11f0:	4646      	mov	r6, r8
    11f2:	b4c0      	push	{r6, r7}
    11f4:	1c04      	adds	r4, r0, #0
    11f6:	4688      	mov	r8, r1
    11f8:	4691      	mov	r9, r2
    11fa:	1c1f      	adds	r7, r3, #0

	/* Save X in order to know where to return to on CR. */
	const gfx_coord_t start_of_string_position_x = x;

	/* Draw characters until trailing null byte */
	temp_char = PROGMEM_READ_BYTE((uint8_t PROGMEM_PTR_T)str);
    11fc:	7800      	ldrb	r0, [r0, #0]

	while (temp_char) {
    11fe:	2800      	cmp	r0, #0
    1200:	d017      	beq.n	1232 <gfx_mono_draw_progmem_string+0x46>
    1202:	1c0d      	adds	r5, r1, #0
		/* Handle '\n' as newline, draw normal characters. */
		if (temp_char == '\n') {
    1204:	280a      	cmp	r0, #10
    1206:	d106      	bne.n	1216 <gfx_mono_draw_progmem_string+0x2a>
			x = start_of_string_position_x;
			y += font->height + 1;
    1208:	7a7b      	ldrb	r3, [r7, #9]
    120a:	3301      	adds	r3, #1
    120c:	444b      	add	r3, r9
    120e:	b2db      	uxtb	r3, r3
    1210:	4699      	mov	r9, r3
	temp_char = PROGMEM_READ_BYTE((uint8_t PROGMEM_PTR_T)str);

	while (temp_char) {
		/* Handle '\n' as newline, draw normal characters. */
		if (temp_char == '\n') {
			x = start_of_string_position_x;
    1212:	4645      	mov	r5, r8
    1214:	e009      	b.n	122a <gfx_mono_draw_progmem_string+0x3e>
			y += font->height + 1;
		} else if (temp_char == '\r') {
    1216:	280d      	cmp	r0, #13
    1218:	d007      	beq.n	122a <gfx_mono_draw_progmem_string+0x3e>
			/* Skip '\r' characters. */
		} else {
			gfx_mono_draw_char(temp_char, x, y, font);
    121a:	1c29      	adds	r1, r5, #0
    121c:	464a      	mov	r2, r9
    121e:	1c3b      	adds	r3, r7, #0
    1220:	4e06      	ldr	r6, [pc, #24]	; (123c <gfx_mono_draw_progmem_string+0x50>)
    1222:	47b0      	blx	r6
			x += font->width;
    1224:	7a3b      	ldrb	r3, [r7, #8]
    1226:	18ed      	adds	r5, r5, r3
    1228:	b2ed      	uxtb	r5, r5
		}

		temp_char = PROGMEM_READ_BYTE((uint8_t PROGMEM_PTR_T)(++str));
    122a:	3401      	adds	r4, #1
    122c:	7820      	ldrb	r0, [r4, #0]
	const gfx_coord_t start_of_string_position_x = x;

	/* Draw characters until trailing null byte */
	temp_char = PROGMEM_READ_BYTE((uint8_t PROGMEM_PTR_T)str);

	while (temp_char) {
    122e:	2800      	cmp	r0, #0
    1230:	d1e8      	bne.n	1204 <gfx_mono_draw_progmem_string+0x18>
			x += font->width;
		}

		temp_char = PROGMEM_READ_BYTE((uint8_t PROGMEM_PTR_T)(++str));
	}
}
    1232:	bc0c      	pop	{r2, r3}
    1234:	4690      	mov	r8, r2
    1236:	4699      	mov	r9, r3
    1238:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
    123a:	46c0      	nop			; (mov r8, r8)
    123c:	000010e5 	.word	0x000010e5

00001240 <_extint_enable>:
{
	Eic *const eics[EIC_INST_NUM] = EIC_INSTS;

	/* Enable all EIC hardware modules. */
	for (uint32_t i = 0; i < EIC_INST_NUM; i++) {
		eics[i]->CTRL.reg |= EIC_CTRL_ENABLE;
    1240:	4b05      	ldr	r3, [pc, #20]	; (1258 <_extint_enable+0x18>)
    1242:	7819      	ldrb	r1, [r3, #0]
    1244:	2202      	movs	r2, #2
    1246:	430a      	orrs	r2, r1
    1248:	701a      	strb	r2, [r3, #0]
static inline bool extint_is_syncing(void)
{
	Eic *const eics[EIC_INST_NUM] = EIC_INSTS;

	for (uint32_t i = 0; i < EIC_INST_NUM; i++) {
		if (eics[i]->STATUS.reg & EIC_STATUS_SYNCBUSY) {
    124a:	1c1a      	adds	r2, r3, #0
    124c:	7853      	ldrb	r3, [r2, #1]
    124e:	b25b      	sxtb	r3, r3
    1250:	2b00      	cmp	r3, #0
    1252:	dbfb      	blt.n	124c <_extint_enable+0xc>
	}

	while (extint_is_syncing()) {
		/* Wait for all hardware modules to complete synchronization */
	}
}
    1254:	4770      	bx	lr
    1256:	46c0      	nop			; (mov r8, r8)
    1258:	40001800 	.word	0x40001800

0000125c <_system_extint_init>:
 * \note When SYSTEM module is used, this function will be invoked by
 * \ref system_init() automatically if the module is included.
 */
void _system_extint_init(void);
void _system_extint_init(void)
{
    125c:	b500      	push	{lr}
    125e:	b083      	sub	sp, #12
		const enum system_clock_apb_bus bus,
		const uint32_t mask)
{
	switch (bus) {
		case SYSTEM_CLOCK_APB_APBA:
			PM->APBAMASK.reg |= mask;
    1260:	4b12      	ldr	r3, [pc, #72]	; (12ac <_system_extint_init+0x50>)
    1262:	6999      	ldr	r1, [r3, #24]
    1264:	2240      	movs	r2, #64	; 0x40
    1266:	430a      	orrs	r2, r1
    1268:	619a      	str	r2, [r3, #24]
{
	/* Sanity check arguments */
	Assert(config);

	/* Default configuration values */
	config->source_generator = GCLK_GENERATOR_0;
    126a:	a901      	add	r1, sp, #4
    126c:	2300      	movs	r3, #0
    126e:	700b      	strb	r3, [r1, #0]

	/* Configure the generic clock for the module and enable it */
	struct system_gclk_chan_config gclk_chan_conf;
	system_gclk_chan_get_config_defaults(&gclk_chan_conf);
	gclk_chan_conf.source_generator = EXTINT_CLOCK_SOURCE;
	system_gclk_chan_set_config(EIC_GCLK_ID, &gclk_chan_conf);
    1270:	2005      	movs	r0, #5
    1272:	4b0f      	ldr	r3, [pc, #60]	; (12b0 <_system_extint_init+0x54>)
    1274:	4798      	blx	r3

	/* Enable the clock anyway, since when needed it will be requested
	 * by External Interrupt driver */
	system_gclk_chan_enable(EIC_GCLK_ID);
    1276:	2005      	movs	r0, #5
    1278:	4b0e      	ldr	r3, [pc, #56]	; (12b4 <_system_extint_init+0x58>)
    127a:	4798      	blx	r3

	/* Reset all EIC hardware modules. */
	for (uint32_t i = 0; i < EIC_INST_NUM; i++) {
		eics[i]->CTRL.reg |= EIC_CTRL_SWRST;
    127c:	4b0e      	ldr	r3, [pc, #56]	; (12b8 <_system_extint_init+0x5c>)
    127e:	7819      	ldrb	r1, [r3, #0]
    1280:	2201      	movs	r2, #1
    1282:	430a      	orrs	r2, r1
    1284:	701a      	strb	r2, [r3, #0]
    1286:	1c1a      	adds	r2, r3, #0
    1288:	7853      	ldrb	r3, [r2, #1]
    128a:	b25b      	sxtb	r3, r3
    128c:	2b00      	cmp	r3, #0
    128e:	dbfb      	blt.n	1288 <_system_extint_init+0x2c>
    1290:	4b0a      	ldr	r3, [pc, #40]	; (12bc <_system_extint_init+0x60>)
    1292:	1c19      	adds	r1, r3, #0
    1294:	3140      	adds	r1, #64	; 0x40

	/* Reset the software module */
#if EXTINT_CALLBACK_MODE == true
	/* Clear callback registration table */
	for (uint8_t j = 0; j < EIC_NUMBER_OF_INTERRUPTS; j++) {
		_extint_dev.callbacks[j] = NULL;
    1296:	2200      	movs	r2, #0
    1298:	c304      	stmia	r3!, {r2}
	}

	/* Reset the software module */
#if EXTINT_CALLBACK_MODE == true
	/* Clear callback registration table */
	for (uint8_t j = 0; j < EIC_NUMBER_OF_INTERRUPTS; j++) {
    129a:	428b      	cmp	r3, r1
    129c:	d1fc      	bne.n	1298 <_system_extint_init+0x3c>
    129e:	2210      	movs	r2, #16
    12a0:	4b07      	ldr	r3, [pc, #28]	; (12c0 <_system_extint_init+0x64>)
    12a2:	601a      	str	r2, [r3, #0]
	}
	system_interrupt_enable(SYSTEM_INTERRUPT_MODULE_EIC);
#endif

	/* Enables the driver for further use */
	_extint_enable();
    12a4:	4b07      	ldr	r3, [pc, #28]	; (12c4 <_system_extint_init+0x68>)
    12a6:	4798      	blx	r3
}
    12a8:	b003      	add	sp, #12
    12aa:	bd00      	pop	{pc}
    12ac:	40000400 	.word	0x40000400
    12b0:	00005621 	.word	0x00005621
    12b4:	00005595 	.word	0x00005595
    12b8:	40001800 	.word	0x40001800
    12bc:	20002ef8 	.word	0x20002ef8
    12c0:	e000e100 	.word	0xe000e100
    12c4:	00001241 	.word	0x00001241

000012c8 <extint_chan_set_config>:

 */
void extint_chan_set_config(
		const uint8_t channel,
		const struct extint_chan_conf *const config)
{
    12c8:	b5f0      	push	{r4, r5, r6, r7, lr}
    12ca:	b083      	sub	sp, #12
    12cc:	1c05      	adds	r5, r0, #0
    12ce:	1c0c      	adds	r4, r1, #0
	/* Sanity check arguments */
	Assert(config);

	/* Default configuration values */
	config->mux_position = SYSTEM_PINMUX_GPIO;
	config->direction    = SYSTEM_PINMUX_PIN_DIR_INPUT;
    12d0:	a901      	add	r1, sp, #4
    12d2:	2300      	movs	r3, #0
    12d4:	704b      	strb	r3, [r1, #1]
	config->input_pull   = SYSTEM_PINMUX_PIN_PULL_UP;
	config->powersave    = false;
    12d6:	70cb      	strb	r3, [r1, #3]
			config->detection_criteria)));

	struct system_pinmux_config pinmux_config;
	system_pinmux_get_config_defaults(&pinmux_config);

	pinmux_config.mux_position = config->gpio_pin_mux;
    12d8:	6863      	ldr	r3, [r4, #4]
    12da:	700b      	strb	r3, [r1, #0]
	pinmux_config.direction    = SYSTEM_PINMUX_PIN_DIR_INPUT;
	pinmux_config.input_pull   = (enum system_pinmux_pin_pull)config->gpio_pin_pull;
    12dc:	7a23      	ldrb	r3, [r4, #8]
    12de:	708b      	strb	r3, [r1, #2]
	system_pinmux_pin_set_config(config->gpio_pin, &pinmux_config);
    12e0:	7820      	ldrb	r0, [r4, #0]
    12e2:	4b15      	ldr	r3, [pc, #84]	; (1338 <extint_chan_set_config+0x70>)
    12e4:	4798      	blx	r3
		Eic *const eics[EIC_INST_NUM] = EIC_INSTS;

		return eics[eic_index];
	} else {
		Assert(false);
		return NULL;
    12e6:	2300      	movs	r3, #0
static inline Eic * _extint_get_eic_from_channel(
		const uint8_t channel)
{
	uint8_t eic_index = (channel / 32);

	if (eic_index < EIC_INST_NUM) {
    12e8:	2d1f      	cmp	r5, #31
    12ea:	d800      	bhi.n	12ee <extint_chan_set_config+0x26>
		/* Array of available EICs. */
		Eic *const eics[EIC_INST_NUM] = EIC_INSTS;

		return eics[eic_index];
    12ec:	4b13      	ldr	r3, [pc, #76]	; (133c <extint_chan_set_config+0x74>)

	/* Get a pointer to the module hardware instance */
	Eic *const EIC_module = _extint_get_eic_from_channel(channel);

	uint32_t config_pos = (4 * (channel % 8));
    12ee:	2107      	movs	r1, #7
    12f0:	4029      	ands	r1, r5
    12f2:	0089      	lsls	r1, r1, #2
	uint32_t new_config;

	/* Determine the channel's new edge detection configuration */
	new_config = (config->detection_criteria << EIC_CONFIG_SENSE0_Pos);
    12f4:	7ae0      	ldrb	r0, [r4, #11]

	/* Enable the hardware signal filter if requested in the config */
	if (config->filter_input_signal) {
    12f6:	7aa2      	ldrb	r2, [r4, #10]
    12f8:	2a00      	cmp	r2, #0
    12fa:	d001      	beq.n	1300 <extint_chan_set_config+0x38>
		new_config |= EIC_CONFIG_FILTEN0;
    12fc:	2208      	movs	r2, #8
    12fe:	4310      	orrs	r0, r2
    1300:	08ea      	lsrs	r2, r5, #3
    1302:	0092      	lsls	r2, r2, #2
    1304:	189a      	adds	r2, r3, r2
	}

	/* Clear the existing and set the new channel configuration */
	EIC_module->CONFIG[channel / 8].reg
		= (EIC_module->CONFIG[channel / 8].reg &
    1306:	6996      	ldr	r6, [r2, #24]
			~((EIC_CONFIG_SENSE0_Msk | EIC_CONFIG_FILTEN0) << config_pos)) |
			(new_config << config_pos);
    1308:	4088      	lsls	r0, r1
	}

	/* Clear the existing and set the new channel configuration */
	EIC_module->CONFIG[channel / 8].reg
		= (EIC_module->CONFIG[channel / 8].reg &
			~((EIC_CONFIG_SENSE0_Msk | EIC_CONFIG_FILTEN0) << config_pos)) |
    130a:	270f      	movs	r7, #15
    130c:	408f      	lsls	r7, r1
		new_config |= EIC_CONFIG_FILTEN0;
	}

	/* Clear the existing and set the new channel configuration */
	EIC_module->CONFIG[channel / 8].reg
		= (EIC_module->CONFIG[channel / 8].reg &
    130e:	43be      	bics	r6, r7
    1310:	1c31      	adds	r1, r6, #0
			~((EIC_CONFIG_SENSE0_Msk | EIC_CONFIG_FILTEN0) << config_pos)) |
    1312:	4301      	orrs	r1, r0
		new_config |= EIC_CONFIG_FILTEN0;
	}

	/* Clear the existing and set the new channel configuration */
	EIC_module->CONFIG[channel / 8].reg
		= (EIC_module->CONFIG[channel / 8].reg &
    1314:	6191      	str	r1, [r2, #24]
			~((EIC_CONFIG_SENSE0_Msk | EIC_CONFIG_FILTEN0) << config_pos)) |
			(new_config << config_pos);

	/* Set the channel's new wake up mode setting */
	if (config->wake_if_sleeping) {
    1316:	7a62      	ldrb	r2, [r4, #9]
    1318:	2a00      	cmp	r2, #0
    131a:	d006      	beq.n	132a <extint_chan_set_config+0x62>
		EIC_module->WAKEUP.reg |=  (1UL << channel);
    131c:	695a      	ldr	r2, [r3, #20]
    131e:	2101      	movs	r1, #1
    1320:	40a9      	lsls	r1, r5
    1322:	1c0d      	adds	r5, r1, #0
    1324:	4315      	orrs	r5, r2
    1326:	615d      	str	r5, [r3, #20]
    1328:	e004      	b.n	1334 <extint_chan_set_config+0x6c>
	} else {
		EIC_module->WAKEUP.reg &= ~(1UL << channel);
    132a:	695a      	ldr	r2, [r3, #20]
    132c:	2101      	movs	r1, #1
    132e:	40a9      	lsls	r1, r5
    1330:	438a      	bics	r2, r1
    1332:	615a      	str	r2, [r3, #20]
	}
}
    1334:	b003      	add	sp, #12
    1336:	bdf0      	pop	{r4, r5, r6, r7, pc}
    1338:	000056fd 	.word	0x000056fd
    133c:	40001800 	.word	0x40001800

00001340 <extint_register_callback>:
	/* Sanity check arguments */
	Assert(callback);

	if (type != EXTINT_CALLBACK_TYPE_DETECT) {
		Assert(false);
		return STATUS_ERR_INVALID_ARG;
    1340:	2317      	movs	r3, #23
	const enum extint_callback_type type)
{
	/* Sanity check arguments */
	Assert(callback);

	if (type != EXTINT_CALLBACK_TYPE_DETECT) {
    1342:	2a00      	cmp	r2, #0
    1344:	d10f      	bne.n	1366 <extint_register_callback+0x26>
		Assert(false);
		return STATUS_ERR_INVALID_ARG;
	}

	if (_extint_dev.callbacks[channel] == NULL) {
    1346:	008b      	lsls	r3, r1, #2
    1348:	4a08      	ldr	r2, [pc, #32]	; (136c <extint_register_callback+0x2c>)
    134a:	589a      	ldr	r2, [r3, r2]
    134c:	2a00      	cmp	r2, #0
    134e:	d104      	bne.n	135a <extint_register_callback+0x1a>
		_extint_dev.callbacks[channel] = callback;
    1350:	1c19      	adds	r1, r3, #0
    1352:	4b06      	ldr	r3, [pc, #24]	; (136c <extint_register_callback+0x2c>)
    1354:	50c8      	str	r0, [r1, r3]
		return STATUS_OK;
    1356:	2300      	movs	r3, #0
    1358:	e005      	b.n	1366 <extint_register_callback+0x26>
	} else if (_extint_dev.callbacks[channel] == callback) {
		return STATUS_OK;
	}

	return STATUS_ERR_ALREADY_INITIALIZED;
    135a:	231d      	movs	r3, #29

	if (_extint_dev.callbacks[channel] == NULL) {
		_extint_dev.callbacks[channel] = callback;
		return STATUS_OK;
	} else if (_extint_dev.callbacks[channel] == callback) {
		return STATUS_OK;
    135c:	1a12      	subs	r2, r2, r0
    135e:	1e50      	subs	r0, r2, #1
    1360:	4182      	sbcs	r2, r0
    1362:	4252      	negs	r2, r2
    1364:	4013      	ands	r3, r2
	}

	return STATUS_ERR_ALREADY_INITIALIZED;
}
    1366:	1c18      	adds	r0, r3, #0
    1368:	4770      	bx	lr
    136a:	46c0      	nop			; (mov r8, r8)
    136c:	20002ef8 	.word	0x20002ef8

00001370 <extint_chan_enable_callback>:

		eic->INTENSET.reg = (1UL << channel);
	}
	else {
		Assert(false);
		return STATUS_ERR_INVALID_ARG;
    1370:	2317      	movs	r3, #23
 */
enum status_code extint_chan_enable_callback(
	const uint8_t channel,
	const enum extint_callback_type type)
{
	if (type == EXTINT_CALLBACK_TYPE_DETECT) {
    1372:	2900      	cmp	r1, #0
    1374:	d107      	bne.n	1386 <extint_chan_enable_callback+0x16>
	} else {
		Assert(false);
		return NULL;
    1376:	2300      	movs	r3, #0
static inline Eic * _extint_get_eic_from_channel(
		const uint8_t channel)
{
	uint8_t eic_index = (channel / 32);

	if (eic_index < EIC_INST_NUM) {
    1378:	281f      	cmp	r0, #31
    137a:	d800      	bhi.n	137e <extint_chan_enable_callback+0xe>
		/* Array of available EICs. */
		Eic *const eics[EIC_INST_NUM] = EIC_INSTS;

		return eics[eic_index];
    137c:	4b03      	ldr	r3, [pc, #12]	; (138c <extint_chan_enable_callback+0x1c>)
		Eic *const eic = _extint_get_eic_from_channel(channel);

		eic->INTENSET.reg = (1UL << channel);
    137e:	2201      	movs	r2, #1
    1380:	4082      	lsls	r2, r0
    1382:	60da      	str	r2, [r3, #12]
	else {
		Assert(false);
		return STATUS_ERR_INVALID_ARG;
	}

	return STATUS_OK;
    1384:	2300      	movs	r3, #0
}
    1386:	1c18      	adds	r0, r3, #0
    1388:	4770      	bx	lr
    138a:	46c0      	nop			; (mov r8, r8)
    138c:	40001800 	.word	0x40001800

00001390 <EIC_Handler>:
	return _current_channel;
}

/** Handler for the EXTINT hardware module interrupt. */
void EIC_Handler(void)
{
    1390:	b570      	push	{r4, r5, r6, lr}
	/* Find any triggered channels, run associated callback handlers */
	for (_current_channel = 0; _current_channel < EIC_NUMBER_OF_INTERRUPTS ; _current_channel++) {
    1392:	2200      	movs	r2, #0
    1394:	4b16      	ldr	r3, [pc, #88]	; (13f0 <EIC_Handler+0x60>)
    1396:	701a      	strb	r2, [r3, #0]
    1398:	2300      	movs	r3, #0
 */
static inline bool extint_chan_is_detected(
		const uint8_t channel)
{
	Eic *const eic_module = _extint_get_eic_from_channel(channel);
	uint32_t eic_mask   = (1UL << (channel % 32));
    139a:	261f      	movs	r6, #31
		if (extint_chan_is_detected(_current_channel)) {
			/* Clear flag */
			extint_chan_clear_detected(_current_channel);
			/* Find any associated callback entries in the callback table */
			if (_extint_dev.callbacks[_current_channel] != NULL) {
    139c:	4d15      	ldr	r5, [pc, #84]	; (13f4 <EIC_Handler+0x64>)

/** Handler for the EXTINT hardware module interrupt. */
void EIC_Handler(void)
{
	/* Find any triggered channels, run associated callback handlers */
	for (_current_channel = 0; _current_channel < EIC_NUMBER_OF_INTERRUPTS ; _current_channel++) {
    139e:	4c14      	ldr	r4, [pc, #80]	; (13f0 <EIC_Handler+0x60>)
static inline Eic * _extint_get_eic_from_channel(
		const uint8_t channel)
{
	uint8_t eic_index = (channel / 32);

	if (eic_index < EIC_INST_NUM) {
    13a0:	2b1f      	cmp	r3, #31
    13a2:	d910      	bls.n	13c6 <EIC_Handler+0x36>
    13a4:	e019      	b.n	13da <EIC_Handler+0x4a>
		/* Array of available EICs. */
		Eic *const eics[EIC_INST_NUM] = EIC_INSTS;

		return eics[eic_index];
    13a6:	4914      	ldr	r1, [pc, #80]	; (13f8 <EIC_Handler+0x68>)
    13a8:	e000      	b.n	13ac <EIC_Handler+0x1c>
	} else {
		Assert(false);
		return NULL;
    13aa:	2100      	movs	r1, #0
		const uint8_t channel)
{
	Eic *const eic_module = _extint_get_eic_from_channel(channel);
	uint32_t eic_mask   = (1UL << (channel % 32));

	eic_module->INTFLAG.reg = eic_mask;
    13ac:	610a      	str	r2, [r1, #16]
		if (extint_chan_is_detected(_current_channel)) {
			/* Clear flag */
			extint_chan_clear_detected(_current_channel);
			/* Find any associated callback entries in the callback table */
			if (_extint_dev.callbacks[_current_channel] != NULL) {
    13ae:	009b      	lsls	r3, r3, #2
    13b0:	595b      	ldr	r3, [r3, r5]
    13b2:	2b00      	cmp	r3, #0
    13b4:	d000      	beq.n	13b8 <EIC_Handler+0x28>
				/* Run the registered callback */
				_extint_dev.callbacks[_current_channel]();
    13b6:	4798      	blx	r3

/** Handler for the EXTINT hardware module interrupt. */
void EIC_Handler(void)
{
	/* Find any triggered channels, run associated callback handlers */
	for (_current_channel = 0; _current_channel < EIC_NUMBER_OF_INTERRUPTS ; _current_channel++) {
    13b8:	7823      	ldrb	r3, [r4, #0]
    13ba:	3301      	adds	r3, #1
    13bc:	b2db      	uxtb	r3, r3
    13be:	7023      	strb	r3, [r4, #0]
    13c0:	2b0f      	cmp	r3, #15
    13c2:	d814      	bhi.n	13ee <EIC_Handler+0x5e>
    13c4:	e7ec      	b.n	13a0 <EIC_Handler+0x10>
 */
static inline bool extint_chan_is_detected(
		const uint8_t channel)
{
	Eic *const eic_module = _extint_get_eic_from_channel(channel);
	uint32_t eic_mask   = (1UL << (channel % 32));
    13c6:	1c32      	adds	r2, r6, #0
    13c8:	401a      	ands	r2, r3
    13ca:	2101      	movs	r1, #1
    13cc:	4091      	lsls	r1, r2
    13ce:	1c0a      	adds	r2, r1, #0

	return (eic_module->INTFLAG.reg & eic_mask);
    13d0:	4909      	ldr	r1, [pc, #36]	; (13f8 <EIC_Handler+0x68>)
    13d2:	6909      	ldr	r1, [r1, #16]
		if (extint_chan_is_detected(_current_channel)) {
    13d4:	4211      	tst	r1, r2
    13d6:	d1e6      	bne.n	13a6 <EIC_Handler+0x16>
    13d8:	e7ee      	b.n	13b8 <EIC_Handler+0x28>
 */
static inline bool extint_chan_is_detected(
		const uint8_t channel)
{
	Eic *const eic_module = _extint_get_eic_from_channel(channel);
	uint32_t eic_mask   = (1UL << (channel % 32));
    13da:	1c32      	adds	r2, r6, #0
    13dc:	401a      	ands	r2, r3
    13de:	2101      	movs	r1, #1
    13e0:	4091      	lsls	r1, r2
    13e2:	1c0a      	adds	r2, r1, #0

	return (eic_module->INTFLAG.reg & eic_mask);
    13e4:	2100      	movs	r1, #0
    13e6:	6909      	ldr	r1, [r1, #16]
    13e8:	4211      	tst	r1, r2
    13ea:	d1de      	bne.n	13aa <EIC_Handler+0x1a>
    13ec:	e7e4      	b.n	13b8 <EIC_Handler+0x28>
				/* Run the registered callback */
				_extint_dev.callbacks[_current_channel]();
			}
		}
	}
}
    13ee:	bd70      	pop	{r4, r5, r6, pc}
    13f0:	20002f38 	.word	0x20002f38
    13f4:	20002ef8 	.word	0x20002ef8
    13f8:	40001800 	.word	0x40001800

000013fc <cadence_sensor_extint_setup>:
	
	//TODO: initiate external interrupt on cadence pin
	cadence_sensor_extint_setup();
}

void cadence_sensor_extint_setup() {
    13fc:	b500      	push	{lr}
    13fe:	b085      	sub	sp, #20
	Assert(config);

	/* Default configuration values */
	config->gpio_pin            = 0;
	config->gpio_pin_mux        = 0;
	config->gpio_pin_pull       = EXTINT_PULL_UP;
    1400:	a901      	add	r1, sp, #4
    1402:	2301      	movs	r3, #1
    1404:	720b      	strb	r3, [r1, #8]
	config->wake_if_sleeping    = true;
    1406:	724b      	strb	r3, [r1, #9]
	config->filter_input_signal = false;
    1408:	2300      	movs	r3, #0
    140a:	728b      	strb	r3, [r1, #10]
	config->detection_criteria  = EXTINT_DETECT_FALLING;
    140c:	2302      	movs	r3, #2
    140e:	72cb      	strb	r3, [r1, #11]
	struct extint_chan_conf config_extint_chan;	
	extint_chan_get_config_defaults(&config_extint_chan);
	
	config_extint_chan.gpio_pin           = PIN_PA07;
    1410:	2307      	movs	r3, #7
    1412:	9301      	str	r3, [sp, #4]
	config_extint_chan.gpio_pin_mux		  = PINMUX_PA07A_EIC_EXTINT7;
    1414:	23e0      	movs	r3, #224	; 0xe0
    1416:	02db      	lsls	r3, r3, #11
    1418:	604b      	str	r3, [r1, #4]
	config_extint_chan.gpio_pin_pull      = EXTINT_PULL_UP;
	config_extint_chan.detection_criteria = EXTINT_DETECT_FALLING;

	extint_chan_set_config(PA07_EIC_LINE, &config_extint_chan);
    141a:	2007      	movs	r0, #7
    141c:	4b06      	ldr	r3, [pc, #24]	; (1438 <cadence_sensor_extint_setup+0x3c>)
    141e:	4798      	blx	r3
	
	// Configure callback
	extint_register_callback(cadence_interrupt_callback, PA07_EIC_LINE, EXTINT_CALLBACK_TYPE_DETECT);
    1420:	4806      	ldr	r0, [pc, #24]	; (143c <cadence_sensor_extint_setup+0x40>)
    1422:	2107      	movs	r1, #7
    1424:	2200      	movs	r2, #0
    1426:	4b06      	ldr	r3, [pc, #24]	; (1440 <cadence_sensor_extint_setup+0x44>)
    1428:	4798      	blx	r3
	extint_chan_enable_callback(PA07_EIC_LINE, EXTINT_CALLBACK_TYPE_DETECT);
    142a:	2007      	movs	r0, #7
    142c:	2100      	movs	r1, #0
    142e:	4b05      	ldr	r3, [pc, #20]	; (1444 <cadence_sensor_extint_setup+0x48>)
    1430:	4798      	blx	r3
}
    1432:	b005      	add	sp, #20
    1434:	bd00      	pop	{pc}
    1436:	46c0      	nop			; (mov r8, r8)
    1438:	000012c9 	.word	0x000012c9
    143c:	00001549 	.word	0x00001549
    1440:	00001341 	.word	0x00001341
    1444:	00001371 	.word	0x00001371

00001448 <cadence_sensor_init>:
 *  Author: jiut0001
 */ 

#include "cadence_sensor.h"

void cadence_sensor_init() {
    1448:	b510      	push	{r4, lr}
	cadence_sensor.cadence = 0;
    144a:	4c06      	ldr	r4, [pc, #24]	; (1464 <cadence_sensor_init+0x1c>)
    144c:	2300      	movs	r3, #0
    144e:	7023      	strb	r3, [r4, #0]
	cadence_sensor.lastTime = tc_get_count_value(&cadence_timer_instance);
    1450:	4805      	ldr	r0, [pc, #20]	; (1468 <cadence_sensor_init+0x20>)
    1452:	4b06      	ldr	r3, [pc, #24]	; (146c <cadence_sensor_init+0x24>)
    1454:	4798      	blx	r3
    1456:	80a0      	strh	r0, [r4, #4]
	cadence_sensor.debounce = 300;
    1458:	2396      	movs	r3, #150	; 0x96
    145a:	005b      	lsls	r3, r3, #1
    145c:	8063      	strh	r3, [r4, #2]
	
	//TODO: initiate external interrupt on cadence pin
	cadence_sensor_extint_setup();
    145e:	4b04      	ldr	r3, [pc, #16]	; (1470 <cadence_sensor_init+0x28>)
    1460:	4798      	blx	r3
}
    1462:	bd10      	pop	{r4, pc}
    1464:	20000cbc 	.word	0x20000cbc
    1468:	20002e98 	.word	0x20002e98
    146c:	00005a05 	.word	0x00005a05
    1470:	000013fd 	.word	0x000013fd
    1474:	00000000 	.word	0x00000000

00001478 <cadence_sensor_calculate_rpm>:
		
		cadence_sensor.lastTime = timerVal;			
	}
}

uint8_t cadence_sensor_calculate_rpm(uint16_t timerVal) {
    1478:	b510      	push	{r4, lr}
	uint16_t dt = timerVal - cadence_sensor.lastTime;	// Millisecs since last interrupt
    147a:	4b0d      	ldr	r3, [pc, #52]	; (14b0 <cadence_sensor_calculate_rpm+0x38>)
    147c:	889b      	ldrh	r3, [r3, #4]
    147e:	1ac1      	subs	r1, r0, r3
	uint16_t cadence = ((60000/dt)+0.5);
    1480:	b289      	uxth	r1, r1
    1482:	480c      	ldr	r0, [pc, #48]	; (14b4 <cadence_sensor_calculate_rpm+0x3c>)
    1484:	4b0c      	ldr	r3, [pc, #48]	; (14b8 <cadence_sensor_calculate_rpm+0x40>)
    1486:	4798      	blx	r3
    1488:	4b0c      	ldr	r3, [pc, #48]	; (14bc <cadence_sensor_calculate_rpm+0x44>)
    148a:	4798      	blx	r3
    148c:	4b07      	ldr	r3, [pc, #28]	; (14ac <cadence_sensor_calculate_rpm+0x34>)
    148e:	4a06      	ldr	r2, [pc, #24]	; (14a8 <cadence_sensor_calculate_rpm+0x30>)
    1490:	4c0b      	ldr	r4, [pc, #44]	; (14c0 <cadence_sensor_calculate_rpm+0x48>)
    1492:	47a0      	blx	r4
    1494:	4b0b      	ldr	r3, [pc, #44]	; (14c4 <cadence_sensor_calculate_rpm+0x4c>)
    1496:	4798      	blx	r3
    1498:	b283      	uxth	r3, r0
    149a:	1c18      	adds	r0, r3, #0
    149c:	2bff      	cmp	r3, #255	; 0xff
    149e:	d900      	bls.n	14a2 <cadence_sensor_calculate_rpm+0x2a>
    14a0:	20ff      	movs	r0, #255	; 0xff
	if(cadence > 255) {
		cadence = 255;
	}
	return cadence;
    14a2:	b2c0      	uxtb	r0, r0
    14a4:	bd10      	pop	{r4, pc}
    14a6:	46c0      	nop			; (mov r8, r8)
    14a8:	00000000 	.word	0x00000000
    14ac:	3fe00000 	.word	0x3fe00000
    14b0:	20000cbc 	.word	0x20000cbc
    14b4:	0000ea60 	.word	0x0000ea60
    14b8:	0000ac2d 	.word	0x0000ac2d
    14bc:	0000d719 	.word	0x0000d719
    14c0:	0000bc11 	.word	0x0000bc11
    14c4:	0000ae59 	.word	0x0000ae59

000014c8 <cadence_sensor_update>:
void cadence_interrupt_callback(void)
{
	cadence_sensor_update();
}

void cadence_sensor_update() {
    14c8:	b538      	push	{r3, r4, r5, lr}
	uint16_t timerVal = tc_get_count_value(&cadence_timer_instance);
    14ca:	4817      	ldr	r0, [pc, #92]	; (1528 <cadence_sensor_update+0x60>)
    14cc:	4b17      	ldr	r3, [pc, #92]	; (152c <cadence_sensor_update+0x64>)
    14ce:	4798      	blx	r3
    14d0:	b284      	uxth	r4, r0
	uint16_t dt = timerVal - cadence_sensor.lastTime;
    14d2:	4b17      	ldr	r3, [pc, #92]	; (1530 <cadence_sensor_update+0x68>)
    14d4:	8899      	ldrh	r1, [r3, #4]
    14d6:	1a61      	subs	r1, r4, r1
	if(dt > cadence_sensor.debounce) {
    14d8:	885a      	ldrh	r2, [r3, #2]
    14da:	b28b      	uxth	r3, r1
    14dc:	429a      	cmp	r2, r3
    14de:	d21c      	bcs.n	151a <cadence_sensor_update+0x52>
		if(cadence_sensor.cadence == 0) {
    14e0:	4b13      	ldr	r3, [pc, #76]	; (1530 <cadence_sensor_update+0x68>)
    14e2:	781d      	ldrb	r5, [r3, #0]
    14e4:	2d00      	cmp	r5, #0
    14e6:	d105      	bne.n	14f4 <cadence_sensor_update+0x2c>
			cadence_sensor.cadence = cadence_sensor_calculate_rpm(timerVal);
    14e8:	1c20      	adds	r0, r4, #0
    14ea:	4b12      	ldr	r3, [pc, #72]	; (1534 <cadence_sensor_update+0x6c>)
    14ec:	4798      	blx	r3
    14ee:	4b10      	ldr	r3, [pc, #64]	; (1530 <cadence_sensor_update+0x68>)
    14f0:	7018      	strb	r0, [r3, #0]
    14f2:	e010      	b.n	1516 <cadence_sensor_update+0x4e>
		}
		else {
			cadence_sensor.cadence = ((cadence_sensor.cadence + cadence_sensor_calculate_rpm(timerVal))/2)+0.5;
    14f4:	1c20      	adds	r0, r4, #0
    14f6:	4b0f      	ldr	r3, [pc, #60]	; (1534 <cadence_sensor_update+0x6c>)
    14f8:	4798      	blx	r3
    14fa:	182d      	adds	r5, r5, r0
    14fc:	0fe8      	lsrs	r0, r5, #31
    14fe:	1945      	adds	r5, r0, r5
    1500:	1068      	asrs	r0, r5, #1
    1502:	4b0d      	ldr	r3, [pc, #52]	; (1538 <cadence_sensor_update+0x70>)
    1504:	4798      	blx	r3
    1506:	4b07      	ldr	r3, [pc, #28]	; (1524 <cadence_sensor_update+0x5c>)
    1508:	4a05      	ldr	r2, [pc, #20]	; (1520 <cadence_sensor_update+0x58>)
    150a:	4d0c      	ldr	r5, [pc, #48]	; (153c <cadence_sensor_update+0x74>)
    150c:	47a8      	blx	r5
    150e:	4b0c      	ldr	r3, [pc, #48]	; (1540 <cadence_sensor_update+0x78>)
    1510:	4798      	blx	r3
    1512:	4b07      	ldr	r3, [pc, #28]	; (1530 <cadence_sensor_update+0x68>)
    1514:	7018      	strb	r0, [r3, #0]
		}
		
		cadence_sensor.lastTime = timerVal;			
    1516:	4b06      	ldr	r3, [pc, #24]	; (1530 <cadence_sensor_update+0x68>)
    1518:	809c      	strh	r4, [r3, #4]
	}
}
    151a:	bd38      	pop	{r3, r4, r5, pc}
    151c:	46c0      	nop			; (mov r8, r8)
    151e:	46c0      	nop			; (mov r8, r8)
    1520:	00000000 	.word	0x00000000
    1524:	3fe00000 	.word	0x3fe00000
    1528:	20002e98 	.word	0x20002e98
    152c:	00005a05 	.word	0x00005a05
    1530:	20000cbc 	.word	0x20000cbc
    1534:	00001479 	.word	0x00001479
    1538:	0000d719 	.word	0x0000d719
    153c:	0000bc11 	.word	0x0000bc11
    1540:	0000ae59 	.word	0x0000ae59
    1544:	46c0      	nop			; (mov r8, r8)
    1546:	46c0      	nop			; (mov r8, r8)

00001548 <cadence_interrupt_callback>:
	extint_register_callback(cadence_interrupt_callback, PA07_EIC_LINE, EXTINT_CALLBACK_TYPE_DETECT);
	extint_chan_enable_callback(PA07_EIC_LINE, EXTINT_CALLBACK_TYPE_DETECT);
}

void cadence_interrupt_callback(void)
{
    1548:	b508      	push	{r3, lr}
	cadence_sensor_update();
    154a:	4b01      	ldr	r3, [pc, #4]	; (1550 <cadence_interrupt_callback+0x8>)
    154c:	4798      	blx	r3
}
    154e:	bd08      	pop	{r3, pc}
    1550:	000014c9 	.word	0x000014c9

00001554 <draw_cadence_view>:
			}
		}
	}
}

void draw_cadence_view(uint8_t refresh) {
    1554:	b530      	push	{r4, r5, lr}
    1556:	b083      	sub	sp, #12
	
	// On first draw.
	if(!refresh) {
    1558:	2800      	cmp	r0, #0
    155a:	d11a      	bne.n	1592 <draw_cadence_view+0x3e>
				
		ssd1306_clear_buffer();
    155c:	4b14      	ldr	r3, [pc, #80]	; (15b0 <draw_cadence_view+0x5c>)
    155e:	4798      	blx	r3
		gfx_mono_draw_rect(0,0, GFX_MONO_LCD_WIDTH, GFX_MONO_LCD_HEIGHT, GFX_PIXEL_SET);
    1560:	2501      	movs	r5, #1
    1562:	9500      	str	r5, [sp, #0]
    1564:	2000      	movs	r0, #0
    1566:	2100      	movs	r1, #0
    1568:	2280      	movs	r2, #128	; 0x80
    156a:	2340      	movs	r3, #64	; 0x40
    156c:	4c11      	ldr	r4, [pc, #68]	; (15b4 <draw_cadence_view+0x60>)
    156e:	47a0      	blx	r4
		gfx_mono_draw_rect(1,1, GFX_MONO_LCD_WIDTH-2, GFX_MONO_LCD_HEIGHT-2, GFX_PIXEL_SET);
    1570:	9500      	str	r5, [sp, #0]
    1572:	2001      	movs	r0, #1
    1574:	2101      	movs	r1, #1
    1576:	227e      	movs	r2, #126	; 0x7e
    1578:	233e      	movs	r3, #62	; 0x3e
    157a:	47a0      	blx	r4
		ssd1306_write_display();
    157c:	4b0e      	ldr	r3, [pc, #56]	; (15b8 <draw_cadence_view+0x64>)
    157e:	4798      	blx	r3
		device.cadence = cadence_sensor.cadence;
    1580:	4b0e      	ldr	r3, [pc, #56]	; (15bc <draw_cadence_view+0x68>)
    1582:	781a      	ldrb	r2, [r3, #0]
    1584:	4b0e      	ldr	r3, [pc, #56]	; (15c0 <draw_cadence_view+0x6c>)
    1586:	705a      	strb	r2, [r3, #1]
		ssd1306_draw_huge_number(15,1,device.cadence);
    1588:	200f      	movs	r0, #15
    158a:	2101      	movs	r1, #1
    158c:	4b0d      	ldr	r3, [pc, #52]	; (15c4 <draw_cadence_view+0x70>)
    158e:	4798      	blx	r3
    1590:	e00b      	b.n	15aa <draw_cadence_view+0x56>

	}
	else {
		if(device.cadence != cadence_sensor.cadence) {
    1592:	4b0a      	ldr	r3, [pc, #40]	; (15bc <draw_cadence_view+0x68>)
    1594:	781a      	ldrb	r2, [r3, #0]
    1596:	4b0a      	ldr	r3, [pc, #40]	; (15c0 <draw_cadence_view+0x6c>)
    1598:	785b      	ldrb	r3, [r3, #1]
    159a:	4293      	cmp	r3, r2
    159c:	d005      	beq.n	15aa <draw_cadence_view+0x56>
			device.cadence = cadence_sensor.cadence;
    159e:	4b08      	ldr	r3, [pc, #32]	; (15c0 <draw_cadence_view+0x6c>)
    15a0:	705a      	strb	r2, [r3, #1]
			ssd1306_draw_huge_number(15,1,device.cadence);
    15a2:	200f      	movs	r0, #15
    15a4:	2101      	movs	r1, #1
    15a6:	4b07      	ldr	r3, [pc, #28]	; (15c4 <draw_cadence_view+0x70>)
    15a8:	4798      	blx	r3
		}
	}
}
    15aa:	b003      	add	sp, #12
    15ac:	bd30      	pop	{r4, r5, pc}
    15ae:	46c0      	nop			; (mov r8, r8)
    15b0:	00003159 	.word	0x00003159
    15b4:	00000cb1 	.word	0x00000cb1
    15b8:	000008a1 	.word	0x000008a1
    15bc:	20000cbc 	.word	0x20000cbc
    15c0:	20002e3c 	.word	0x20002e3c
    15c4:	0000096d 	.word	0x0000096d

000015c8 <draw_inclination_view>:

void draw_inclination_view(uint8_t refresh) {
    15c8:	b510      	push	{r4, lr}
    15ca:	b082      	sub	sp, #8
	// On first draw.
	if(!refresh) {
    15cc:	2800      	cmp	r0, #0
    15ce:	d11b      	bne.n	1608 <draw_inclination_view+0x40>
				
		ssd1306_clear_buffer();
    15d0:	4b1b      	ldr	r3, [pc, #108]	; (1640 <draw_inclination_view+0x78>)
    15d2:	4798      	blx	r3
		gfx_mono_draw_circle(112,8,6,GFX_PIXEL_SET, 0xFF);		//Degree sign
    15d4:	23ff      	movs	r3, #255	; 0xff
    15d6:	9300      	str	r3, [sp, #0]
    15d8:	2070      	movs	r0, #112	; 0x70
    15da:	2108      	movs	r1, #8
    15dc:	2206      	movs	r2, #6
    15de:	2301      	movs	r3, #1
    15e0:	4c18      	ldr	r4, [pc, #96]	; (1644 <draw_inclination_view+0x7c>)
    15e2:	47a0      	blx	r4
		ssd1306_write_display();
    15e4:	4b18      	ldr	r3, [pc, #96]	; (1648 <draw_inclination_view+0x80>)
    15e6:	4798      	blx	r3

		ssd1306_draw_huge_number(15,1, (uint8_t)(accelerometer.angle_x + 0.5));
    15e8:	4b18      	ldr	r3, [pc, #96]	; (164c <draw_inclination_view+0x84>)
    15ea:	6ad8      	ldr	r0, [r3, #44]	; 0x2c
    15ec:	4b18      	ldr	r3, [pc, #96]	; (1650 <draw_inclination_view+0x88>)
    15ee:	4798      	blx	r3
    15f0:	4b12      	ldr	r3, [pc, #72]	; (163c <draw_inclination_view+0x74>)
    15f2:	4a11      	ldr	r2, [pc, #68]	; (1638 <draw_inclination_view+0x70>)
    15f4:	4c17      	ldr	r4, [pc, #92]	; (1654 <draw_inclination_view+0x8c>)
    15f6:	47a0      	blx	r4
    15f8:	4b17      	ldr	r3, [pc, #92]	; (1658 <draw_inclination_view+0x90>)
    15fa:	4798      	blx	r3
    15fc:	b2c2      	uxtb	r2, r0
    15fe:	200f      	movs	r0, #15
    1600:	2101      	movs	r1, #1
    1602:	4b16      	ldr	r3, [pc, #88]	; (165c <draw_inclination_view+0x94>)
    1604:	4798      	blx	r3
    1606:	e014      	b.n	1632 <draw_inclination_view+0x6a>

	}
	else {
		if(device.inclination != (uint8_t)(accelerometer.angle_x + 0.5)) {
    1608:	4b10      	ldr	r3, [pc, #64]	; (164c <draw_inclination_view+0x84>)
    160a:	6ad8      	ldr	r0, [r3, #44]	; 0x2c
    160c:	4b10      	ldr	r3, [pc, #64]	; (1650 <draw_inclination_view+0x88>)
    160e:	4798      	blx	r3
    1610:	4b0a      	ldr	r3, [pc, #40]	; (163c <draw_inclination_view+0x74>)
    1612:	4a09      	ldr	r2, [pc, #36]	; (1638 <draw_inclination_view+0x70>)
    1614:	4c0f      	ldr	r4, [pc, #60]	; (1654 <draw_inclination_view+0x8c>)
    1616:	47a0      	blx	r4
    1618:	4b0f      	ldr	r3, [pc, #60]	; (1658 <draw_inclination_view+0x90>)
    161a:	4798      	blx	r3
    161c:	b2c2      	uxtb	r2, r0
    161e:	4b10      	ldr	r3, [pc, #64]	; (1660 <draw_inclination_view+0x98>)
    1620:	795b      	ldrb	r3, [r3, #5]
    1622:	4293      	cmp	r3, r2
    1624:	d005      	beq.n	1632 <draw_inclination_view+0x6a>
			device.inclination = (uint8_t)(accelerometer.angle_x + 0.5);
    1626:	4b0e      	ldr	r3, [pc, #56]	; (1660 <draw_inclination_view+0x98>)
    1628:	715a      	strb	r2, [r3, #5]
			ssd1306_draw_huge_number(15,1, device.inclination);			
    162a:	200f      	movs	r0, #15
    162c:	2101      	movs	r1, #1
    162e:	4b0b      	ldr	r3, [pc, #44]	; (165c <draw_inclination_view+0x94>)
    1630:	4798      	blx	r3
		}
	}
    1632:	b002      	add	sp, #8
    1634:	bd10      	pop	{r4, pc}
    1636:	46c0      	nop			; (mov r8, r8)
    1638:	00000000 	.word	0x00000000
    163c:	3fe00000 	.word	0x3fe00000
    1640:	00003159 	.word	0x00003159
    1644:	00000d4d 	.word	0x00000d4d
    1648:	000008a1 	.word	0x000008a1
    164c:	20000750 	.word	0x20000750
    1650:	0000d7fd 	.word	0x0000d7fd
    1654:	0000bc11 	.word	0x0000bc11
    1658:	0000ae59 	.word	0x0000ae59
    165c:	0000096d 	.word	0x0000096d
    1660:	20002e3c 	.word	0x20002e3c
    1664:	46c0      	nop			; (mov r8, r8)
    1666:	46c0      	nop			; (mov r8, r8)

00001668 <draw_view>:
// Called when current view should be updated/redrawn.
void refresh_view() {
	draw_view(gfx_mono_active_menu, 1);
}

void draw_view(menu_link view, uint8_t refresh) {
    1668:	b508      	push	{r3, lr}
	switch(view) {
    166a:	2801      	cmp	r0, #1
    166c:	d00e      	beq.n	168c <draw_view+0x24>
    166e:	2800      	cmp	r0, #0
    1670:	d004      	beq.n	167c <draw_view+0x14>
    1672:	2802      	cmp	r0, #2
    1674:	d00e      	beq.n	1694 <draw_view+0x2c>
    1676:	2803      	cmp	r0, #3
    1678:	d004      	beq.n	1684 <draw_view+0x1c>
    167a:	e00e      	b.n	169a <draw_view+0x32>
		case SPEED_VIEW:
			draw_speed_view(refresh);
    167c:	1c08      	adds	r0, r1, #0
    167e:	4b07      	ldr	r3, [pc, #28]	; (169c <draw_view+0x34>)
    1680:	4798      	blx	r3
			break;
    1682:	e00a      	b.n	169a <draw_view+0x32>
		
		case NO_GPS_VIEW:
			draw_no_gps_view(refresh);
    1684:	1c08      	adds	r0, r1, #0
    1686:	4b06      	ldr	r3, [pc, #24]	; (16a0 <draw_view+0x38>)
    1688:	4798      	blx	r3
			break;
    168a:	e006      	b.n	169a <draw_view+0x32>
		
		case CADENCE_VIEW:
			draw_cadence_view(refresh);
    168c:	1c08      	adds	r0, r1, #0
    168e:	4b05      	ldr	r3, [pc, #20]	; (16a4 <draw_view+0x3c>)
    1690:	4798      	blx	r3
			break;
    1692:	e002      	b.n	169a <draw_view+0x32>
		
		case INCLINATION_VIEW:
			draw_inclination_view(refresh);
    1694:	1c08      	adds	r0, r1, #0
    1696:	4b04      	ldr	r3, [pc, #16]	; (16a8 <draw_view+0x40>)
    1698:	4798      	blx	r3
			break;
	}
}
    169a:	bd08      	pop	{r3, pc}
    169c:	00001769 	.word	0x00001769
    16a0:	00001711 	.word	0x00001711
    16a4:	00001555 	.word	0x00001555
    16a8:	000015c9 	.word	0x000015c9

000016ac <display_view>:
#include "views.h"
#include "cadence_sensor.h"
#include "accelerometer_lib.h"

// Called when changing from one menu/view to display a new one.
void display_view(menu_link view) {
    16ac:	b510      	push	{r4, lr}
    16ae:	1c04      	adds	r4, r0, #0
	gfx_mono_prev_menu = gfx_mono_active_menu;
    16b0:	4b05      	ldr	r3, [pc, #20]	; (16c8 <display_view+0x1c>)
    16b2:	7819      	ldrb	r1, [r3, #0]
    16b4:	4a05      	ldr	r2, [pc, #20]	; (16cc <display_view+0x20>)
    16b6:	7011      	strb	r1, [r2, #0]
	gfx_mono_active_menu = view;
    16b8:	7018      	strb	r0, [r3, #0]
	
	ssd1306_clear_display();
    16ba:	4b05      	ldr	r3, [pc, #20]	; (16d0 <display_view+0x24>)
    16bc:	4798      	blx	r3
	draw_view(view, 0);
    16be:	1c20      	adds	r0, r4, #0
    16c0:	2100      	movs	r1, #0
    16c2:	4b04      	ldr	r3, [pc, #16]	; (16d4 <display_view+0x28>)
    16c4:	4798      	blx	r3
}
    16c6:	bd10      	pop	{r4, pc}
    16c8:	2000033d 	.word	0x2000033d
    16cc:	20000bb8 	.word	0x20000bb8
    16d0:	000008f5 	.word	0x000008f5
    16d4:	00001669 	.word	0x00001669

000016d8 <display_next_view>:
			draw_inclination_view(refresh);
			break;
	}
}

void display_next_view() {
    16d8:	b510      	push	{r4, lr}
	menu_link next_view;
	if(is_view(gfx_mono_active_menu) && gfx_mono_active_menu != NO_GPS_VIEW) {
    16da:	4a0a      	ldr	r2, [pc, #40]	; (1704 <display_next_view+0x2c>)
    16dc:	7810      	ldrb	r0, [r2, #0]
    16de:	4a0a      	ldr	r2, [pc, #40]	; (1708 <display_next_view+0x30>)
    16e0:	4790      	blx	r2
    16e2:	2800      	cmp	r0, #0
    16e4:	d009      	beq.n	16fa <display_next_view+0x22>
    16e6:	4b07      	ldr	r3, [pc, #28]	; (1704 <display_next_view+0x2c>)
    16e8:	781b      	ldrb	r3, [r3, #0]
    16ea:	2b03      	cmp	r3, #3
    16ec:	d005      	beq.n	16fa <display_next_view+0x22>
		if(gfx_mono_active_menu == VIEW_MAX_INDEX-1) {
    16ee:	2b02      	cmp	r3, #2
    16f0:	d002      	beq.n	16f8 <display_next_view+0x20>
			next_view = 0;
		}
		else {
			next_view = gfx_mono_active_menu + 1;
    16f2:	3301      	adds	r3, #1
    16f4:	b2dc      	uxtb	r4, r3
    16f6:	e000      	b.n	16fa <display_next_view+0x22>

void display_next_view() {
	menu_link next_view;
	if(is_view(gfx_mono_active_menu) && gfx_mono_active_menu != NO_GPS_VIEW) {
		if(gfx_mono_active_menu == VIEW_MAX_INDEX-1) {
			next_view = 0;
    16f8:	2400      	movs	r4, #0
		else {
			next_view = gfx_mono_active_menu + 1;
		}
	}
	
	display_view(next_view);
    16fa:	1c20      	adds	r0, r4, #0
    16fc:	4b03      	ldr	r3, [pc, #12]	; (170c <display_next_view+0x34>)
    16fe:	4798      	blx	r3
}
    1700:	bd10      	pop	{r4, pc}
    1702:	46c0      	nop			; (mov r8, r8)
    1704:	2000033d 	.word	0x2000033d
    1708:	000023b9 	.word	0x000023b9
    170c:	000016ad 	.word	0x000016ad

00001710 <draw_no_gps_view>:

void draw_no_gps_view(uint8_t refresh) {
    1710:	b538      	push	{r3, r4, r5, lr}
	if(gps_data.status == 'A') {
    1712:	4b0c      	ldr	r3, [pc, #48]	; (1744 <draw_no_gps_view+0x34>)
    1714:	7b1b      	ldrb	r3, [r3, #12]
    1716:	2b41      	cmp	r3, #65	; 0x41
    1718:	d102      	bne.n	1720 <draw_no_gps_view+0x10>
		display_view(SPEED_VIEW);
    171a:	2000      	movs	r0, #0
    171c:	4b0a      	ldr	r3, [pc, #40]	; (1748 <draw_no_gps_view+0x38>)
    171e:	4798      	blx	r3
	}
	
	ssd1306_clear_buffer();
    1720:	4b0a      	ldr	r3, [pc, #40]	; (174c <draw_no_gps_view+0x3c>)
    1722:	4798      	blx	r3
	gfx_mono_draw_string("Waiting for",10, 18, &sysfont);
    1724:	4d0a      	ldr	r5, [pc, #40]	; (1750 <draw_no_gps_view+0x40>)
    1726:	480b      	ldr	r0, [pc, #44]	; (1754 <draw_no_gps_view+0x44>)
    1728:	210a      	movs	r1, #10
    172a:	2212      	movs	r2, #18
    172c:	1c2b      	adds	r3, r5, #0
    172e:	4c0a      	ldr	r4, [pc, #40]	; (1758 <draw_no_gps_view+0x48>)
    1730:	47a0      	blx	r4
	gfx_mono_draw_string("GPS fix",30, 32, &sysfont);
    1732:	480a      	ldr	r0, [pc, #40]	; (175c <draw_no_gps_view+0x4c>)
    1734:	211e      	movs	r1, #30
    1736:	2220      	movs	r2, #32
    1738:	1c2b      	adds	r3, r5, #0
    173a:	47a0      	blx	r4
	ssd1306_write_display();
    173c:	4b08      	ldr	r3, [pc, #32]	; (1760 <draw_no_gps_view+0x50>)
    173e:	4798      	blx	r3
}
    1740:	bd38      	pop	{r3, r4, r5, pc}
    1742:	46c0      	nop			; (mov r8, r8)
    1744:	20000bfc 	.word	0x20000bfc
    1748:	000016ad 	.word	0x000016ad
    174c:	00003159 	.word	0x00003159
    1750:	2000000c 	.word	0x2000000c
    1754:	0000f180 	.word	0x0000f180
    1758:	0000119d 	.word	0x0000119d
    175c:	0000f18c 	.word	0x0000f18c
    1760:	000008a1 	.word	0x000008a1
    1764:	00000000 	.word	0x00000000

00001768 <draw_speed_view>:

void draw_speed_view(uint8_t refresh) {
    1768:	b510      	push	{r4, lr}
	if(gps_data.status != 'A') {
    176a:	4b21      	ldr	r3, [pc, #132]	; (17f0 <draw_speed_view+0x88>)
    176c:	7b1b      	ldrb	r3, [r3, #12]
    176e:	2b41      	cmp	r3, #65	; 0x41
    1770:	d003      	beq.n	177a <draw_speed_view+0x12>
		display_view(NO_GPS_VIEW);
    1772:	2003      	movs	r0, #3
    1774:	4b1f      	ldr	r3, [pc, #124]	; (17f4 <draw_speed_view+0x8c>)
    1776:	4798      	blx	r3
    1778:	e035      	b.n	17e6 <draw_speed_view+0x7e>
	}
	else {
		// On first draw.
		if(!refresh) {
    177a:	2800      	cmp	r0, #0
    177c:	d114      	bne.n	17a8 <draw_speed_view+0x40>
			device.speed = gps_data.ground_speed;
    177e:	4b1c      	ldr	r3, [pc, #112]	; (17f0 <draw_speed_view+0x88>)
    1780:	69d8      	ldr	r0, [r3, #28]
    1782:	4b1d      	ldr	r3, [pc, #116]	; (17f8 <draw_speed_view+0x90>)
    1784:	4798      	blx	r3
    1786:	b2c0      	uxtb	r0, r0
    1788:	4b1c      	ldr	r3, [pc, #112]	; (17fc <draw_speed_view+0x94>)
    178a:	7018      	strb	r0, [r3, #0]
			ssd1306_draw_huge_number(15,1,(uint8_t)(device.speed +0.5));
    178c:	4b1c      	ldr	r3, [pc, #112]	; (1800 <draw_speed_view+0x98>)
    178e:	4798      	blx	r3
    1790:	4b16      	ldr	r3, [pc, #88]	; (17ec <draw_speed_view+0x84>)
    1792:	4a15      	ldr	r2, [pc, #84]	; (17e8 <draw_speed_view+0x80>)
    1794:	4c1b      	ldr	r4, [pc, #108]	; (1804 <draw_speed_view+0x9c>)
    1796:	47a0      	blx	r4
    1798:	4b1b      	ldr	r3, [pc, #108]	; (1808 <draw_speed_view+0xa0>)
    179a:	4798      	blx	r3
    179c:	b2c2      	uxtb	r2, r0
    179e:	200f      	movs	r0, #15
    17a0:	2101      	movs	r1, #1
    17a2:	4b1a      	ldr	r3, [pc, #104]	; (180c <draw_speed_view+0xa4>)
    17a4:	4798      	blx	r3
    17a6:	e01e      	b.n	17e6 <draw_speed_view+0x7e>
		}
		else {
			if(gps_data.ground_speed != device.speed) {
    17a8:	4b11      	ldr	r3, [pc, #68]	; (17f0 <draw_speed_view+0x88>)
    17aa:	69dc      	ldr	r4, [r3, #28]
    17ac:	4b13      	ldr	r3, [pc, #76]	; (17fc <draw_speed_view+0x94>)
    17ae:	7818      	ldrb	r0, [r3, #0]
    17b0:	4b17      	ldr	r3, [pc, #92]	; (1810 <draw_speed_view+0xa8>)
    17b2:	4798      	blx	r3
    17b4:	1c01      	adds	r1, r0, #0
    17b6:	1c20      	adds	r0, r4, #0
    17b8:	4b16      	ldr	r3, [pc, #88]	; (1814 <draw_speed_view+0xac>)
    17ba:	4798      	blx	r3
    17bc:	2800      	cmp	r0, #0
    17be:	d112      	bne.n	17e6 <draw_speed_view+0x7e>
				device.speed = gps_data.ground_speed;
    17c0:	1c20      	adds	r0, r4, #0
    17c2:	4b0d      	ldr	r3, [pc, #52]	; (17f8 <draw_speed_view+0x90>)
    17c4:	4798      	blx	r3
    17c6:	b2c0      	uxtb	r0, r0
    17c8:	4b0c      	ldr	r3, [pc, #48]	; (17fc <draw_speed_view+0x94>)
    17ca:	7018      	strb	r0, [r3, #0]
				ssd1306_draw_huge_number(15,1,(uint8_t)(device.speed + 0.5));
    17cc:	4b0c      	ldr	r3, [pc, #48]	; (1800 <draw_speed_view+0x98>)
    17ce:	4798      	blx	r3
    17d0:	4b06      	ldr	r3, [pc, #24]	; (17ec <draw_speed_view+0x84>)
    17d2:	4a05      	ldr	r2, [pc, #20]	; (17e8 <draw_speed_view+0x80>)
    17d4:	4c0b      	ldr	r4, [pc, #44]	; (1804 <draw_speed_view+0x9c>)
    17d6:	47a0      	blx	r4
    17d8:	4b0b      	ldr	r3, [pc, #44]	; (1808 <draw_speed_view+0xa0>)
    17da:	4798      	blx	r3
    17dc:	b2c2      	uxtb	r2, r0
    17de:	200f      	movs	r0, #15
    17e0:	2101      	movs	r1, #1
    17e2:	4b0a      	ldr	r3, [pc, #40]	; (180c <draw_speed_view+0xa4>)
    17e4:	4798      	blx	r3
			}
		}
	}
}
    17e6:	bd10      	pop	{r4, pc}
    17e8:	00000000 	.word	0x00000000
    17ec:	3fe00000 	.word	0x3fe00000
    17f0:	20000bfc 	.word	0x20000bfc
    17f4:	000016ad 	.word	0x000016ad
    17f8:	0000ae25 	.word	0x0000ae25
    17fc:	20002e3c 	.word	0x20002e3c
    1800:	0000d719 	.word	0x0000d719
    1804:	0000bc11 	.word	0x0000bc11
    1808:	0000ae59 	.word	0x0000ae59
    180c:	0000096d 	.word	0x0000096d
    1810:	0000bab9 	.word	0x0000bab9
    1814:	0000ad85 	.word	0x0000ad85

00001818 <refresh_view>:
	ssd1306_clear_display();
	draw_view(view, 0);
}

// Called when current view should be updated/redrawn.
void refresh_view() {
    1818:	b508      	push	{r3, lr}
	draw_view(gfx_mono_active_menu, 1);
    181a:	4b03      	ldr	r3, [pc, #12]	; (1828 <refresh_view+0x10>)
    181c:	7818      	ldrb	r0, [r3, #0]
    181e:	2101      	movs	r1, #1
    1820:	4b02      	ldr	r3, [pc, #8]	; (182c <refresh_view+0x14>)
    1822:	4798      	blx	r3
}
    1824:	bd08      	pop	{r3, pc}
    1826:	46c0      	nop			; (mov r8, r8)
    1828:	2000033d 	.word	0x2000033d
    182c:	00001669 	.word	0x00001669

00001830 <_rtc_calendar_time_to_register_value>:
 * \internal Convert time structure to register_value.
 */
static uint32_t _rtc_calendar_time_to_register_value(
		struct rtc_module *const module,
		const struct rtc_calendar_time *const time)
{
    1830:	b510      	push	{r4, lr}
	/* Initialize return value. */
	uint32_t register_value;

	/* Set year value into register_value minus initial year. */
	register_value = (time->year - module->year_init_value) <<
    1832:	88ca      	ldrh	r2, [r1, #6]
    1834:	88c3      	ldrh	r3, [r0, #6]
    1836:	1ad2      	subs	r2, r2, r3
    1838:	0692      	lsls	r2, r2, #26

	/* Set month value into register_value. */
	register_value |= (time->month << RTC_MODE2_CLOCK_MONTH_Pos);

	/* Set day value into register_value. */
	register_value |= (time->day << RTC_MODE2_CLOCK_DAY_Pos);
    183a:	790c      	ldrb	r4, [r1, #4]
    183c:	0464      	lsls	r4, r4, #17
	/* Set year value into register_value minus initial year. */
	register_value = (time->year - module->year_init_value) <<
			RTC_MODE2_CLOCK_YEAR_Pos;

	/* Set month value into register_value. */
	register_value |= (time->month << RTC_MODE2_CLOCK_MONTH_Pos);
    183e:	794b      	ldrb	r3, [r1, #5]
    1840:	059b      	lsls	r3, r3, #22
    1842:	4323      	orrs	r3, r4

	/* Set day value into register_value. */
	register_value |= (time->day << RTC_MODE2_CLOCK_DAY_Pos);

	/* Set 24 hour value into register_value. */
	register_value |= (time->hour << RTC_MODE2_CLOCK_HOUR_Pos);
    1844:	788c      	ldrb	r4, [r1, #2]
    1846:	0324      	lsls	r4, r4, #12

	/* Set month value into register_value. */
	register_value |= (time->month << RTC_MODE2_CLOCK_MONTH_Pos);

	/* Set day value into register_value. */
	register_value |= (time->day << RTC_MODE2_CLOCK_DAY_Pos);
    1848:	4323      	orrs	r3, r4

	/* Set 24 hour value into register_value. */
	register_value |= (time->hour << RTC_MODE2_CLOCK_HOUR_Pos);
    184a:	4313      	orrs	r3, r2

	/* Check if 24 h clock and set pm flag. */
	if (!(module->clock_24h) && (time->pm)) {
    184c:	7902      	ldrb	r2, [r0, #4]
    184e:	2a00      	cmp	r2, #0
    1850:	d105      	bne.n	185e <_rtc_calendar_time_to_register_value+0x2e>
    1852:	78ca      	ldrb	r2, [r1, #3]
    1854:	2a00      	cmp	r2, #0
    1856:	d002      	beq.n	185e <_rtc_calendar_time_to_register_value+0x2e>
		/* Set pm flag. */
		register_value |= RTC_MODE2_CLOCK_HOUR_PM;
    1858:	2280      	movs	r2, #128	; 0x80
    185a:	0252      	lsls	r2, r2, #9
    185c:	4313      	orrs	r3, r2
	}

	/* Set minute value into register_value. */
	register_value |= (time->minute << RTC_MODE2_CLOCK_MINUTE_Pos);
    185e:	7848      	ldrb	r0, [r1, #1]
    1860:	0180      	lsls	r0, r0, #6

	/* Set second value into register_value. */
	register_value |= (time->second << RTC_MODE2_CLOCK_SECOND_Pos);
    1862:	780a      	ldrb	r2, [r1, #0]
		/* Set pm flag. */
		register_value |= RTC_MODE2_CLOCK_HOUR_PM;
	}

	/* Set minute value into register_value. */
	register_value |= (time->minute << RTC_MODE2_CLOCK_MINUTE_Pos);
    1864:	4310      	orrs	r0, r2

	/* Set second value into register_value. */
	register_value |= (time->second << RTC_MODE2_CLOCK_SECOND_Pos);
    1866:	4318      	orrs	r0, r3

	return register_value;
}
    1868:	bd10      	pop	{r4, pc}
    186a:	46c0      	nop			; (mov r8, r8)

0000186c <_rtc_calendar_register_value_to_time>:
 */
static void _rtc_calendar_register_value_to_time(
		struct rtc_module *const module,
		const uint32_t register_value,
		struct rtc_calendar_time *const time)
{
    186c:	b510      	push	{r4, lr}
	/* Set year plus value of initial year. */
	time->year = ((register_value & RTC_MODE2_CLOCK_YEAR_Msk) >>
    186e:	0e8c      	lsrs	r4, r1, #26
    1870:	88c3      	ldrh	r3, [r0, #6]
    1872:	18e3      	adds	r3, r4, r3
    1874:	80d3      	strh	r3, [r2, #6]
			RTC_MODE2_CLOCK_YEAR_Pos) + module->year_init_value;

	/* Set month value into time struct. */
	time->month = ((register_value & RTC_MODE2_CLOCK_MONTH_Msk) >>
    1876:	018b      	lsls	r3, r1, #6
    1878:	0f1b      	lsrs	r3, r3, #28
    187a:	7153      	strb	r3, [r2, #5]
			RTC_MODE2_CLOCK_MONTH_Pos);

	/* Set day value into time struct. */
	time->day = ((register_value & RTC_MODE2_CLOCK_DAY_Msk) >>
    187c:	028b      	lsls	r3, r1, #10
    187e:	0edb      	lsrs	r3, r3, #27
    1880:	7113      	strb	r3, [r2, #4]
			RTC_MODE2_CLOCK_DAY_Pos);

	if (module->clock_24h) {
    1882:	7903      	ldrb	r3, [r0, #4]
    1884:	2b00      	cmp	r3, #0
    1886:	d003      	beq.n	1890 <_rtc_calendar_register_value_to_time+0x24>
		/* Set hour in 24h mode. */
		time->hour = ((register_value & RTC_MODE2_CLOCK_HOUR_Msk) >>
    1888:	03cb      	lsls	r3, r1, #15
    188a:	0edb      	lsrs	r3, r3, #27
    188c:	7093      	strb	r3, [r2, #2]
    188e:	e005      	b.n	189c <_rtc_calendar_register_value_to_time+0x30>
				RTC_MODE2_CLOCK_HOUR_Pos);
	} else {
		/* Set hour in 12h mode. */
		time->hour = ((register_value &
    1890:	040b      	lsls	r3, r1, #16
				(RTC_MODE2_CLOCK_HOUR_Msk & ~RTC_MODE2_CLOCK_HOUR_PM)) >>
    1892:	0f1b      	lsrs	r3, r3, #28
		/* Set hour in 24h mode. */
		time->hour = ((register_value & RTC_MODE2_CLOCK_HOUR_Msk) >>
				RTC_MODE2_CLOCK_HOUR_Pos);
	} else {
		/* Set hour in 12h mode. */
		time->hour = ((register_value &
    1894:	7093      	strb	r3, [r2, #2]
				(RTC_MODE2_CLOCK_HOUR_Msk & ~RTC_MODE2_CLOCK_HOUR_PM)) >>
				RTC_MODE2_CLOCK_HOUR_Pos);

		/* Set pm flag */
		time->pm = ((register_value & RTC_MODE2_CLOCK_HOUR_PM) != 0);
    1896:	03cb      	lsls	r3, r1, #15
    1898:	0fdb      	lsrs	r3, r3, #31
    189a:	70d3      	strb	r3, [r2, #3]
	}

	/* Set minute value into time struct. */
	time->minute = ((register_value & RTC_MODE2_CLOCK_MINUTE_Msk) >>
    189c:	050b      	lsls	r3, r1, #20
    189e:	0e9b      	lsrs	r3, r3, #26
    18a0:	7053      	strb	r3, [r2, #1]
			RTC_MODE2_CLOCK_MINUTE_Pos);

	/* Set second value into time struct. */
	time->second = ((register_value & RTC_MODE2_CLOCK_SECOND_Msk) >>
    18a2:	233f      	movs	r3, #63	; 0x3f
    18a4:	4019      	ands	r1, r3
    18a6:	7011      	strb	r1, [r2, #0]
			RTC_MODE2_CLOCK_SECOND_Pos);
}
    18a8:	bd10      	pop	{r4, pc}
    18aa:	46c0      	nop			; (mov r8, r8)

000018ac <rtc_calendar_reset>:
 * Resets the RTC module to hardware defaults.
 *
 * \param[in,out] module  Pointer to the software instance struct
 */
void rtc_calendar_reset(struct rtc_module *const module)
{
    18ac:	b510      	push	{r4, lr}
	/* Sanity check arguments */
	Assert(module);
	Assert(module->hw);

	Rtc *const rtc_module = module->hw;
    18ae:	6802      	ldr	r2, [r0, #0]
 * \param[in] vector  Interrupt vector to disable
 */
static inline void system_interrupt_disable(
		const enum system_interrupt_vector vector)
{
	NVIC->ICER[0] = (uint32_t)(1 << ((uint32_t)vector & 0x0000001f));
    18b0:	2408      	movs	r4, #8
    18b2:	2380      	movs	r3, #128	; 0x80
    18b4:	490b      	ldr	r1, [pc, #44]	; (18e4 <rtc_calendar_reset+0x38>)
    18b6:	50cc      	str	r4, [r1, r3]
{
	/* Sanity check arguments */
	Assert(module);
	Assert(module->hw);

	Rtc *const rtc_module = module->hw;
    18b8:	6801      	ldr	r1, [r0, #0]

        if (rtc_module->MODE2.STATUS.reg & RTC_STATUS_SYNCBUSY) {
    18ba:	7a8b      	ldrb	r3, [r1, #10]

#if RTC_CALENDAR_ASYNC == true
	system_interrupt_disable(SYSTEM_INTERRUPT_MODULE_RTC);
#endif

	while (rtc_calendar_is_syncing(module)) {
    18bc:	b25b      	sxtb	r3, r3
    18be:	2b00      	cmp	r3, #0
    18c0:	dbfb      	blt.n	18ba <rtc_calendar_reset+0xe>
		/* Wait for synchronization */
	}

	/* Disable RTC module. */
	rtc_module->MODE2.CTRL.reg &= ~RTC_MODE2_CTRL_ENABLE;
    18c2:	8813      	ldrh	r3, [r2, #0]
    18c4:	2102      	movs	r1, #2
    18c6:	438b      	bics	r3, r1
    18c8:	8013      	strh	r3, [r2, #0]

	/* Disable module before reset. */
	rtc_calendar_disable(module);

#if RTC_CALENDAR_ASYNC == true
	module->registered_callback = 0;
    18ca:	2300      	movs	r3, #0
    18cc:	7403      	strb	r3, [r0, #16]
	module->enabled_callback    = 0;
    18ce:	7443      	strb	r3, [r0, #17]
{
	/* Sanity check arguments */
	Assert(module);
	Assert(module->hw);

	Rtc *const rtc_module = module->hw;
    18d0:	6801      	ldr	r1, [r0, #0]

        if (rtc_module->MODE2.STATUS.reg & RTC_STATUS_SYNCBUSY) {
    18d2:	7a8b      	ldrb	r3, [r1, #10]
#endif

	while (rtc_calendar_is_syncing(module)) {
    18d4:	b25b      	sxtb	r3, r3
    18d6:	2b00      	cmp	r3, #0
    18d8:	dbfb      	blt.n	18d2 <rtc_calendar_reset+0x26>
		/* Wait for synchronization */
	}

	/* Initiate software reset. */
	rtc_module->MODE2.CTRL.reg |= RTC_MODE2_CTRL_SWRST;
    18da:	8811      	ldrh	r1, [r2, #0]
    18dc:	2301      	movs	r3, #1
    18de:	430b      	orrs	r3, r1
    18e0:	8013      	strh	r3, [r2, #0]
}
    18e2:	bd10      	pop	{r4, pc}
    18e4:	e000e100 	.word	0xe000e100

000018e8 <rtc_calendar_set_time>:
 * \param[in] time  The time to set in the calendar.
 */
void rtc_calendar_set_time(
		struct rtc_module *const module,
		const struct rtc_calendar_time *const time)
{
    18e8:	b510      	push	{r4, lr}
	/* Sanity check arguments */
	Assert(module);
	Assert(module->hw);

	Rtc *const rtc_module = module->hw;
    18ea:	6804      	ldr	r4, [r0, #0]

	uint32_t register_value = _rtc_calendar_time_to_register_value(module, time);
    18ec:	4b03      	ldr	r3, [pc, #12]	; (18fc <rtc_calendar_set_time+0x14>)
    18ee:	4798      	blx	r3
    18f0:	7aa3      	ldrb	r3, [r4, #10]

	while (rtc_calendar_is_syncing(module)) {
    18f2:	b25b      	sxtb	r3, r3
    18f4:	2b00      	cmp	r3, #0
    18f6:	dbfb      	blt.n	18f0 <rtc_calendar_set_time+0x8>
		/* Wait for synchronization */
	}

	/* Write value to register. */
	rtc_module->MODE2.CLOCK.reg = register_value;
    18f8:	6120      	str	r0, [r4, #16]
}
    18fa:	bd10      	pop	{r4, pc}
    18fc:	00001831 	.word	0x00001831

00001900 <rtc_calendar_get_time>:
 * \param[out] time  Pointer to value that will be filled with current time.
 */
void rtc_calendar_get_time(
		struct rtc_module *const module,
		struct rtc_calendar_time *const time)
{
    1900:	b510      	push	{r4, lr}
    1902:	1c0a      	adds	r2, r1, #0
	/* Sanity check arguments */
	Assert(module);
	Assert(module->hw);

	Rtc *const rtc_module = module->hw;
    1904:	6803      	ldr	r3, [r0, #0]

	/* Change of read method based on value of continuously_update value in
	 * the configuration structure. */
	if (!(module->continuously_update)) {
    1906:	7941      	ldrb	r1, [r0, #5]
    1908:	2900      	cmp	r1, #0
    190a:	d106      	bne.n	191a <rtc_calendar_get_time+0x1a>
		/* Request read on CLOCK register. */
		rtc_module->MODE2.READREQ.reg = RTC_READREQ_RREQ;
    190c:	4905      	ldr	r1, [pc, #20]	; (1924 <rtc_calendar_get_time+0x24>)
    190e:	8059      	strh	r1, [r3, #2]
{
	/* Sanity check arguments */
	Assert(module);
	Assert(module->hw);

	Rtc *const rtc_module = module->hw;
    1910:	6804      	ldr	r4, [r0, #0]

        if (rtc_module->MODE2.STATUS.reg & RTC_STATUS_SYNCBUSY) {
    1912:	7aa1      	ldrb	r1, [r4, #10]

		while (rtc_calendar_is_syncing(module)) {
    1914:	b249      	sxtb	r1, r1
    1916:	2900      	cmp	r1, #0
    1918:	dbfb      	blt.n	1912 <rtc_calendar_get_time+0x12>
			/* Wait for synchronization */
		}
	}

	/* Read value. */
	uint32_t register_value = rtc_module->MODE2.CLOCK.reg;
    191a:	6919      	ldr	r1, [r3, #16]

	/* Convert value to time structure. */
	_rtc_calendar_register_value_to_time(module, register_value, time);
    191c:	4b02      	ldr	r3, [pc, #8]	; (1928 <rtc_calendar_get_time+0x28>)
    191e:	4798      	blx	r3
}
    1920:	bd10      	pop	{r4, pc}
    1922:	46c0      	nop			; (mov r8, r8)
    1924:	ffff8000 	.word	0xffff8000
    1928:	0000186d 	.word	0x0000186d

0000192c <rtc_calendar_set_alarm>:
 */
enum status_code rtc_calendar_set_alarm(
		struct rtc_module *const module,
		const struct rtc_calendar_alarm_time *const alarm,
		const enum rtc_calendar_alarm alarm_index)
{
    192c:	b570      	push	{r4, r5, r6, lr}
    192e:	1c0e      	adds	r6, r1, #0
    1930:	1c14      	adds	r4, r2, #0
	/* Sanity check arguments */
	Assert(module);
	Assert(module->hw);

	Rtc *const rtc_module = module->hw;
    1932:	6805      	ldr	r5, [r0, #0]

	/* Sanity check. */
	if ((uint32_t)alarm_index > RTC_NUM_OF_ALARMS) {
		return STATUS_ERR_INVALID_ARG;
    1934:	2317      	movs	r3, #23
	Assert(module->hw);

	Rtc *const rtc_module = module->hw;

	/* Sanity check. */
	if ((uint32_t)alarm_index > RTC_NUM_OF_ALARMS) {
    1936:	2a01      	cmp	r2, #1
    1938:	d80d      	bhi.n	1956 <rtc_calendar_set_alarm+0x2a>
		return STATUS_ERR_INVALID_ARG;
	}

	/* Get register_value from time. */
	uint32_t register_value = _rtc_calendar_time_to_register_value(module, &(alarm->time));
    193a:	4b08      	ldr	r3, [pc, #32]	; (195c <rtc_calendar_set_alarm+0x30>)
    193c:	4798      	blx	r3
    193e:	7aab      	ldrb	r3, [r5, #10]

	while (rtc_calendar_is_syncing(module)) {
    1940:	b25b      	sxtb	r3, r3
    1942:	2b00      	cmp	r3, #0
    1944:	dbfb      	blt.n	193e <rtc_calendar_set_alarm+0x12>
    1946:	00e4      	lsls	r4, r4, #3
    1948:	192d      	adds	r5, r5, r4
		/* Wait for synchronization */
	}

	/* Set alarm value. */
	rtc_module->MODE2.Mode2Alarm[alarm_index].ALARM.reg = register_value;
    194a:	61a8      	str	r0, [r5, #24]

	//HAX, set mask to an invalid mask( >= RTC_MODE2_MASK_MASK) to disable writing it and set alarm fast instead!
	//Petter Olofsson
	if (alarm->mask < RTC_MODE2_MASK_MASK)
    194c:	7a32      	ldrb	r2, [r6, #8]
		/* Set alarm mask */
		rtc_module->MODE2.Mode2Alarm[alarm_index].MASK.reg = alarm->mask;
	}
	

	return STATUS_OK;
    194e:	2300      	movs	r3, #0
	/* Set alarm value. */
	rtc_module->MODE2.Mode2Alarm[alarm_index].ALARM.reg = register_value;

	//HAX, set mask to an invalid mask( >= RTC_MODE2_MASK_MASK) to disable writing it and set alarm fast instead!
	//Petter Olofsson
	if (alarm->mask < RTC_MODE2_MASK_MASK)
    1950:	2a06      	cmp	r2, #6
    1952:	d800      	bhi.n	1956 <rtc_calendar_set_alarm+0x2a>
	{
		/* Set alarm mask */
		rtc_module->MODE2.Mode2Alarm[alarm_index].MASK.reg = alarm->mask;
    1954:	772a      	strb	r2, [r5, #28]
	}
	

	return STATUS_OK;
}
    1956:	1c18      	adds	r0, r3, #0
    1958:	bd70      	pop	{r4, r5, r6, pc}
    195a:	46c0      	nop			; (mov r8, r8)
    195c:	00001831 	.word	0x00001831

00001960 <rtc_calendar_init>:
 */
void rtc_calendar_init(
		struct rtc_module *const module,
		Rtc *const hw,
		const struct rtc_calendar_config *const config)
{
    1960:	b530      	push	{r4, r5, lr}
    1962:	b083      	sub	sp, #12
    1964:	1c04      	adds	r4, r0, #0
    1966:	1c15      	adds	r5, r2, #0
	Assert(module);
	Assert(hw);
	Assert(config);

	/* Initialize device instance */
	module->hw = hw;
    1968:	6001      	str	r1, [r0, #0]
    196a:	4b1c      	ldr	r3, [pc, #112]	; (19dc <rtc_calendar_init+0x7c>)
    196c:	6999      	ldr	r1, [r3, #24]
    196e:	2220      	movs	r2, #32
    1970:	430a      	orrs	r2, r1
    1972:	619a      	str	r2, [r3, #24]
	system_apb_clock_set_mask(SYSTEM_CLOCK_APB_APBA, PM_APBAMASK_RTC);

	/* Set up GCLK */
	struct system_gclk_chan_config gclk_chan_conf;
	system_gclk_chan_get_config_defaults(&gclk_chan_conf);
	gclk_chan_conf.source_generator = GCLK_GENERATOR_2;
    1974:	a901      	add	r1, sp, #4
    1976:	2302      	movs	r3, #2
    1978:	700b      	strb	r3, [r1, #0]
	system_gclk_chan_set_config(RTC_GCLK_ID, &gclk_chan_conf);
    197a:	2004      	movs	r0, #4
    197c:	4b18      	ldr	r3, [pc, #96]	; (19e0 <rtc_calendar_init+0x80>)
    197e:	4798      	blx	r3
	system_gclk_chan_enable(RTC_GCLK_ID);
    1980:	2004      	movs	r0, #4
    1982:	4b18      	ldr	r3, [pc, #96]	; (19e4 <rtc_calendar_init+0x84>)
    1984:	4798      	blx	r3

	/* Reset module to hardware defaults. */
	rtc_calendar_reset(module);
    1986:	1c20      	adds	r0, r4, #0
    1988:	4b17      	ldr	r3, [pc, #92]	; (19e8 <rtc_calendar_init+0x88>)
    198a:	4798      	blx	r3

	/* Save conf_struct internally for continued use. */
	module->clock_24h           = config->clock_24h;
    198c:	792b      	ldrb	r3, [r5, #4]
    198e:	7123      	strb	r3, [r4, #4]
	module->continuously_update = config->continuously_update;
    1990:	78eb      	ldrb	r3, [r5, #3]
    1992:	7163      	strb	r3, [r4, #5]
	module->year_init_value     = config->year_init_value;
    1994:	88eb      	ldrh	r3, [r5, #6]
    1996:	80e3      	strh	r3, [r4, #6]

#if (RTC_INST_NUM == 1)
	_rtc_instance[0] = module;
    1998:	4b14      	ldr	r3, [pc, #80]	; (19ec <rtc_calendar_init+0x8c>)
    199a:	601c      	str	r4, [r3, #0]
{
	/* Sanity check arguments */
	Assert(module);
	Assert(module->hw);

	Rtc *const rtc_module = module->hw;
    199c:	6823      	ldr	r3, [r4, #0]

	/* Set up temporary register value. */
	uint16_t tmp_reg;

	/* Set to calendar mode and set the prescaler. */
	tmp_reg = RTC_MODE2_CTRL_MODE(2) | config->prescaler;
    199e:	882a      	ldrh	r2, [r5, #0]

	/* Check clock mode. */
	if (!(config->clock_24h)) {
    19a0:	7929      	ldrb	r1, [r5, #4]
    19a2:	2900      	cmp	r1, #0
    19a4:	d002      	beq.n	19ac <rtc_calendar_init+0x4c>

	/* Set up temporary register value. */
	uint16_t tmp_reg;

	/* Set to calendar mode and set the prescaler. */
	tmp_reg = RTC_MODE2_CTRL_MODE(2) | config->prescaler;
    19a6:	2108      	movs	r1, #8
    19a8:	430a      	orrs	r2, r1
    19aa:	e001      	b.n	19b0 <rtc_calendar_init+0x50>

	/* Check clock mode. */
	if (!(config->clock_24h)) {
		/* Set clock mode 12h. */
		tmp_reg |= RTC_MODE2_CTRL_CLKREP;
    19ac:	2148      	movs	r1, #72	; 0x48
    19ae:	430a      	orrs	r2, r1
	}

	/* Check for clear on compare match. */
	if (config->clear_on_match) {
    19b0:	78a9      	ldrb	r1, [r5, #2]
    19b2:	2900      	cmp	r1, #0
    19b4:	d001      	beq.n	19ba <rtc_calendar_init+0x5a>
		/* Set clear on compare match. */
		tmp_reg |= RTC_MODE2_CTRL_MATCHCLR;
    19b6:	2180      	movs	r1, #128	; 0x80
    19b8:	430a      	orrs	r2, r1
	}

	/* Set temporary value to register. */
	rtc_module->MODE2.CTRL.reg = tmp_reg;
    19ba:	801a      	strh	r2, [r3, #0]

	/* Check to set continuously clock read update mode. */
	if (config->continuously_update) {
    19bc:	78ea      	ldrb	r2, [r5, #3]
    19be:	2a00      	cmp	r2, #0
    19c0:	d004      	beq.n	19cc <rtc_calendar_init+0x6c>
		/* Set continuously mode. */
		rtc_module->MODE2.READREQ.reg |= RTC_READREQ_RCONT;
    19c2:	8859      	ldrh	r1, [r3, #2]
    19c4:	2280      	movs	r2, #128	; 0x80
    19c6:	01d2      	lsls	r2, r2, #7
    19c8:	430a      	orrs	r2, r1
    19ca:	805a      	strh	r2, [r3, #2]
	}

	/* Set alarm time registers. */
	for (uint8_t i = 0; i < RTC_NUM_OF_ALARMS; i++) {
		rtc_calendar_set_alarm(module, &(config->alarm[i]), (enum rtc_calendar_alarm)i);
    19cc:	1c29      	adds	r1, r5, #0
    19ce:	3108      	adds	r1, #8
    19d0:	1c20      	adds	r0, r4, #0
    19d2:	2200      	movs	r2, #0
    19d4:	4b06      	ldr	r3, [pc, #24]	; (19f0 <rtc_calendar_init+0x90>)
    19d6:	4798      	blx	r3
	_rtc_instance[_rtc_get_inst_index(hw)] = module;
#endif

	/* Set config. */
	_rtc_calendar_set_config(module, config);
}
    19d8:	b003      	add	sp, #12
    19da:	bd30      	pop	{r4, r5, pc}
    19dc:	40000400 	.word	0x40000400
    19e0:	00005621 	.word	0x00005621
    19e4:	00005595 	.word	0x00005595
    19e8:	000018ad 	.word	0x000018ad
    19ec:	20002f3c 	.word	0x20002f3c
    19f0:	0000192d 	.word	0x0000192d

000019f4 <rtc_calendar_register_callback>:
	enum status_code status = STATUS_OK;

	/* Overflow callback */
	if (callback_type == RTC_CALENDAR_CALLBACK_OVERFLOW) {
		status = STATUS_OK;
	} else if (callback_type > RTC_NUM_OF_ALARMS) {
    19f4:	2a01      	cmp	r2, #1
    19f6:	d901      	bls.n	19fc <rtc_calendar_register_callback+0x8>
		/* Make sure alarm callback can be registered */
		status = STATUS_ERR_INVALID_ARG;
    19f8:	2017      	movs	r0, #23
    19fa:	e00a      	b.n	1a12 <rtc_calendar_register_callback+0x1e>
	}

	if (status == STATUS_OK) {
		/* Register callback */
		module->callbacks[callback_type] = callback;
    19fc:	1c93      	adds	r3, r2, #2
    19fe:	009b      	lsls	r3, r3, #2
    1a00:	5019      	str	r1, [r3, r0]
		/* Set corresponding bit to set callback as registered */
		module->registered_callback |= (1 << callback_type);
    1a02:	7c03      	ldrb	r3, [r0, #16]
    1a04:	2101      	movs	r1, #1
    1a06:	4091      	lsls	r1, r2
    1a08:	1c0a      	adds	r2, r1, #0
    1a0a:	431a      	orrs	r2, r3
    1a0c:	b2d2      	uxtb	r2, r2
    1a0e:	7402      	strb	r2, [r0, #16]
		struct rtc_module *const module,
		rtc_calendar_callback_t callback,
		enum rtc_calendar_callback callback_type)
{

	enum status_code status = STATUS_OK;
    1a10:	2000      	movs	r0, #0
		/* Set corresponding bit to set callback as registered */
		module->registered_callback |= (1 << callback_type);
	}

	return status;
}
    1a12:	4770      	bx	lr

00001a14 <rtc_calendar_enable_callback>:
 * \param[in]     callback_type Callback type to enable
 */
void rtc_calendar_enable_callback(
		struct rtc_module *const module,
		enum rtc_calendar_callback callback_type)
{
    1a14:	b510      	push	{r4, lr}
	/* Sanity check arguments */
	Assert(module);
	Assert(module->hw);

	Rtc *const rtc_module = module->hw;
    1a16:	6803      	ldr	r3, [r0, #0]

	if (callback_type == RTC_CALENDAR_CALLBACK_OVERFLOW) {
    1a18:	2901      	cmp	r1, #1
    1a1a:	d102      	bne.n	1a22 <rtc_calendar_enable_callback+0xe>
		rtc_module->MODE2.INTENSET.reg = RTC_MODE2_INTFLAG_OVF;
    1a1c:	2280      	movs	r2, #128	; 0x80
    1a1e:	71da      	strb	r2, [r3, #7]
    1a20:	e004      	b.n	1a2c <rtc_calendar_enable_callback+0x18>
	} else {
		rtc_module->MODE2.INTENSET.reg = RTC_MODE2_INTFLAG_ALARM(1 << callback_type);
    1a22:	2201      	movs	r2, #1
    1a24:	408a      	lsls	r2, r1
    1a26:	2401      	movs	r4, #1
    1a28:	4022      	ands	r2, r4
    1a2a:	71da      	strb	r2, [r3, #7]
	}
	/* Mark callback as enabled. */
	module->enabled_callback |= (1 << callback_type);
    1a2c:	7c43      	ldrb	r3, [r0, #17]
    1a2e:	2201      	movs	r2, #1
    1a30:	408a      	lsls	r2, r1
    1a32:	1c11      	adds	r1, r2, #0
    1a34:	4319      	orrs	r1, r3
    1a36:	b2c9      	uxtb	r1, r1
    1a38:	7441      	strb	r1, [r0, #17]
}
    1a3a:	bd10      	pop	{r4, pc}

00001a3c <RTC_Handler>:
/**
 * \internal ISR handler for RTC
 */
#if (RTC_INST_NUM == 1)
void RTC_Handler(void)
{
    1a3c:	b510      	push	{r4, lr}
 *
 * \param [in] instance_index  Default value 0
 */
static void _rtc_interrupt_handler(const uint32_t instance_index)
{
	struct rtc_module *module = _rtc_instance[instance_index];
    1a3e:	4b0e      	ldr	r3, [pc, #56]	; (1a78 <RTC_Handler+0x3c>)
    1a40:	681b      	ldr	r3, [r3, #0]

	Rtc *const rtc_module = module->hw;
    1a42:	681c      	ldr	r4, [r3, #0]

	/* Combine callback registered and enabled masks */
	uint8_t callback_mask = module->enabled_callback;
    1a44:	7c5a      	ldrb	r2, [r3, #17]
	callback_mask &= module->registered_callback;
    1a46:	7c19      	ldrb	r1, [r3, #16]
    1a48:	1c08      	adds	r0, r1, #0
    1a4a:	4010      	ands	r0, r2

	/* Read and mask interrupt flag register */
	uint16_t interrupt_status = rtc_module->MODE2.INTFLAG.reg;
    1a4c:	7a22      	ldrb	r2, [r4, #8]
	interrupt_status &= rtc_module->MODE2.INTENSET.reg;
    1a4e:	79e1      	ldrb	r1, [r4, #7]
    1a50:	400a      	ands	r2, r1

	if (interrupt_status & RTC_MODE2_INTFLAG_OVF) {
    1a52:	09d1      	lsrs	r1, r2, #7
    1a54:	d006      	beq.n	1a64 <RTC_Handler+0x28>
		/* Overflow interrupt */
		if (callback_mask & (1 << RTC_CALENDAR_CALLBACK_OVERFLOW)) {
    1a56:	0781      	lsls	r1, r0, #30
    1a58:	d501      	bpl.n	1a5e <RTC_Handler+0x22>
			module->callbacks[RTC_CALENDAR_CALLBACK_OVERFLOW]();
    1a5a:	68db      	ldr	r3, [r3, #12]
    1a5c:	4798      	blx	r3
		}

		/* Clear interrupt flag */
		rtc_module->MODE2.INTFLAG.reg = RTC_MODE2_INTFLAG_OVF;
    1a5e:	2380      	movs	r3, #128	; 0x80
    1a60:	7223      	strb	r3, [r4, #8]
    1a62:	e007      	b.n	1a74 <RTC_Handler+0x38>

	} else if (interrupt_status & RTC_MODE2_INTFLAG_ALARM(1 << 0)) {
    1a64:	07d1      	lsls	r1, r2, #31
    1a66:	d505      	bpl.n	1a74 <RTC_Handler+0x38>
		/* Alarm 0 interrupt */
		if (callback_mask & (1 << RTC_CALENDAR_CALLBACK_ALARM_0)) {
    1a68:	07c2      	lsls	r2, r0, #31
    1a6a:	d501      	bpl.n	1a70 <RTC_Handler+0x34>
			module->callbacks[RTC_CALENDAR_CALLBACK_ALARM_0]();
    1a6c:	689b      	ldr	r3, [r3, #8]
    1a6e:	4798      	blx	r3
		}
		/* Clear interrupt flag */
		rtc_module->MODE2.INTFLAG.reg = RTC_MODE2_INTFLAG_ALARM(1 << 0);
    1a70:	2301      	movs	r3, #1
    1a72:	7223      	strb	r3, [r4, #8]
 */
#if (RTC_INST_NUM == 1)
void RTC_Handler(void)
{
	_rtc_interrupt_handler(0);
}
    1a74:	bd10      	pop	{r4, pc}
    1a76:	46c0      	nop			; (mov r8, r8)
    1a78:	20002f3c 	.word	0x20002f3c

00001a7c <display_adc_calibration_msg>:
}
void wait_for_z_msg_platform() {
	display_adc_calibration_msg('Z');
}

void display_adc_calibration_msg(unsigned char axis) {
    1a7c:	b530      	push	{r4, r5, lr}
    1a7e:	b083      	sub	sp, #12
    1a80:	1c02      	adds	r2, r0, #0
	unsigned char axisText[6];
	sprintf(axisText, "%c axis", axis);
    1a82:	4668      	mov	r0, sp
    1a84:	490a      	ldr	r1, [pc, #40]	; (1ab0 <display_adc_calibration_msg+0x34>)
    1a86:	4b0b      	ldr	r3, [pc, #44]	; (1ab4 <display_adc_calibration_msg+0x38>)
    1a88:	4798      	blx	r3
	ssd1306_clear_buffer();
    1a8a:	4b0b      	ldr	r3, [pc, #44]	; (1ab8 <display_adc_calibration_msg+0x3c>)
    1a8c:	4798      	blx	r3
	gfx_mono_draw_string("Calibrate", 18, 11, &sysfont);
    1a8e:	4d0b      	ldr	r5, [pc, #44]	; (1abc <display_adc_calibration_msg+0x40>)
    1a90:	480b      	ldr	r0, [pc, #44]	; (1ac0 <display_adc_calibration_msg+0x44>)
    1a92:	2112      	movs	r1, #18
    1a94:	220b      	movs	r2, #11
    1a96:	1c2b      	adds	r3, r5, #0
    1a98:	4c0a      	ldr	r4, [pc, #40]	; (1ac4 <display_adc_calibration_msg+0x48>)
    1a9a:	47a0      	blx	r4
	gfx_mono_draw_string(axisText ,37, 32, &sysfont);
    1a9c:	4668      	mov	r0, sp
    1a9e:	2125      	movs	r1, #37	; 0x25
    1aa0:	2220      	movs	r2, #32
    1aa2:	1c2b      	adds	r3, r5, #0
    1aa4:	47a0      	blx	r4
	ssd1306_write_display();
    1aa6:	4b08      	ldr	r3, [pc, #32]	; (1ac8 <display_adc_calibration_msg+0x4c>)
    1aa8:	4798      	blx	r3
}
    1aaa:	b003      	add	sp, #12
    1aac:	bd30      	pop	{r4, r5, pc}
    1aae:	46c0      	nop			; (mov r8, r8)
    1ab0:	0000f194 	.word	0x0000f194
    1ab4:	00006b29 	.word	0x00006b29
    1ab8:	00003159 	.word	0x00003159
    1abc:	2000000c 	.word	0x2000000c
    1ac0:	0000f19c 	.word	0x0000f19c
    1ac4:	0000119d 	.word	0x0000119d
    1ac8:	000008a1 	.word	0x000008a1

00001acc <wait_for_x_msg_platform>:


#include "bike.h"

//Platform functions for ADC calibration
void wait_for_x_msg_platform() {
    1acc:	b508      	push	{r3, lr}
	display_adc_calibration_msg('X');
    1ace:	2058      	movs	r0, #88	; 0x58
    1ad0:	4b01      	ldr	r3, [pc, #4]	; (1ad8 <wait_for_x_msg_platform+0xc>)
    1ad2:	4798      	blx	r3
}
    1ad4:	bd08      	pop	{r3, pc}
    1ad6:	46c0      	nop			; (mov r8, r8)
    1ad8:	00001a7d 	.word	0x00001a7d

00001adc <wait_for_y_msg_platform>:
void wait_for_y_msg_platform() {
    1adc:	b508      	push	{r3, lr}
	display_adc_calibration_msg('Y');	
    1ade:	2059      	movs	r0, #89	; 0x59
    1ae0:	4b01      	ldr	r3, [pc, #4]	; (1ae8 <wait_for_y_msg_platform+0xc>)
    1ae2:	4798      	blx	r3
}
    1ae4:	bd08      	pop	{r3, pc}
    1ae6:	46c0      	nop			; (mov r8, r8)
    1ae8:	00001a7d 	.word	0x00001a7d

00001aec <wait_for_z_msg_platform>:
void wait_for_z_msg_platform() {
    1aec:	b508      	push	{r3, lr}
	display_adc_calibration_msg('Z');
    1aee:	205a      	movs	r0, #90	; 0x5a
    1af0:	4b01      	ldr	r3, [pc, #4]	; (1af8 <wait_for_z_msg_platform+0xc>)
    1af2:	4798      	blx	r3
}
    1af4:	bd08      	pop	{r3, pc}
    1af6:	46c0      	nop			; (mov r8, r8)
    1af8:	00001a7d 	.word	0x00001a7d

00001afc <before_sim_init_platform>:
	gfx_mono_draw_string("Calibrate", 18, 11, &sysfont);
	gfx_mono_draw_string(axisText ,37, 32, &sysfont);
	ssd1306_write_display();
}

void before_sim_init_platform() {
    1afc:	b538      	push	{r3, r4, r5, lr}
	ssd1306_clear_buffer();
    1afe:	4b08      	ldr	r3, [pc, #32]	; (1b20 <before_sim_init_platform+0x24>)
    1b00:	4798      	blx	r3
	gfx_mono_draw_string("Enabling",23, 18, &sysfont);
    1b02:	4d08      	ldr	r5, [pc, #32]	; (1b24 <before_sim_init_platform+0x28>)
    1b04:	4808      	ldr	r0, [pc, #32]	; (1b28 <before_sim_init_platform+0x2c>)
    1b06:	2117      	movs	r1, #23
    1b08:	2212      	movs	r2, #18
    1b0a:	1c2b      	adds	r3, r5, #0
    1b0c:	4c07      	ldr	r4, [pc, #28]	; (1b2c <before_sim_init_platform+0x30>)
    1b0e:	47a0      	blx	r4
	gfx_mono_draw_string("GPRS",44, 32, &sysfont);
    1b10:	4807      	ldr	r0, [pc, #28]	; (1b30 <before_sim_init_platform+0x34>)
    1b12:	212c      	movs	r1, #44	; 0x2c
    1b14:	2220      	movs	r2, #32
    1b16:	1c2b      	adds	r3, r5, #0
    1b18:	47a0      	blx	r4
	ssd1306_write_display();
    1b1a:	4b06      	ldr	r3, [pc, #24]	; (1b34 <before_sim_init_platform+0x38>)
    1b1c:	4798      	blx	r3
}
    1b1e:	bd38      	pop	{r3, r4, r5, pc}
    1b20:	00003159 	.word	0x00003159
    1b24:	2000000c 	.word	0x2000000c
    1b28:	0000f1a8 	.word	0x0000f1a8
    1b2c:	0000119d 	.word	0x0000119d
    1b30:	0000f1b4 	.word	0x0000f1b4
    1b34:	000008a1 	.word	0x000008a1

00001b38 <before_main_loop_platform>:

void before_main_loop_platform() {
    1b38:	b508      	push	{r3, lr}
	display_view(SPEED_VIEW);
    1b3a:	2000      	movs	r0, #0
    1b3c:	4b01      	ldr	r3, [pc, #4]	; (1b44 <before_main_loop_platform+0xc>)
    1b3e:	4798      	blx	r3
}
    1b40:	bd08      	pop	{r3, pc}
    1b42:	46c0      	nop			; (mov r8, r8)
    1b44:	000016ad 	.word	0x000016ad

00001b48 <sim808_fail_to_connect_platform>:


void sim808_fail_to_connect_platform() {
    1b48:	b082      	sub	sp, #8
	//TODO: Write message to display
	volatile uint8_t result = 0;
    1b4a:	2200      	movs	r2, #0
    1b4c:	466b      	mov	r3, sp
    1b4e:	71da      	strb	r2, [r3, #7]
}
    1b50:	b002      	add	sp, #8
    1b52:	4770      	bx	lr

00001b54 <main_platform>:

void main_platform() {
    1b54:	b530      	push	{r4, r5, lr}
    1b56:	b083      	sub	sp, #12
	
	if(button_read_button(&down_btn)) {
    1b58:	483a      	ldr	r0, [pc, #232]	; (1c44 <main_platform+0xf0>)
    1b5a:	4b3b      	ldr	r3, [pc, #236]	; (1c48 <main_platform+0xf4>)
    1b5c:	4798      	blx	r3
    1b5e:	2800      	cmp	r0, #0
    1b60:	d019      	beq.n	1b96 <main_platform+0x42>
		if(is_view(gfx_mono_active_menu)) {
    1b62:	4b3a      	ldr	r3, [pc, #232]	; (1c4c <main_platform+0xf8>)
    1b64:	7818      	ldrb	r0, [r3, #0]
    1b66:	4b3a      	ldr	r3, [pc, #232]	; (1c50 <main_platform+0xfc>)
    1b68:	4798      	blx	r3
    1b6a:	2800      	cmp	r0, #0
    1b6c:	d006      	beq.n	1b7c <main_platform+0x28>
			if(gfx_mono_active_menu != NO_GPS_VIEW) {
    1b6e:	4b37      	ldr	r3, [pc, #220]	; (1c4c <main_platform+0xf8>)
    1b70:	781b      	ldrb	r3, [r3, #0]
    1b72:	2b03      	cmp	r3, #3
    1b74:	d00f      	beq.n	1b96 <main_platform+0x42>
				display_next_view();					
    1b76:	4b37      	ldr	r3, [pc, #220]	; (1c54 <main_platform+0x100>)
    1b78:	4798      	blx	r3
    1b7a:	e00c      	b.n	1b96 <main_platform+0x42>
			}					
		}
		
		// If it's not a view then the down button should be used for menu navigation.
		else {
			gfx_mono_menu_process_key(&menu_list[gfx_mono_active_menu-(VIEW_MAX_INDEX+1)], GFX_MONO_MENU_KEYCODE_DOWN);
    1b7c:	4b33      	ldr	r3, [pc, #204]	; (1c4c <main_platform+0xf8>)
    1b7e:	781b      	ldrb	r3, [r3, #0]
    1b80:	3b04      	subs	r3, #4
    1b82:	0098      	lsls	r0, r3, #2
    1b84:	18c3      	adds	r3, r0, r3
    1b86:	009b      	lsls	r3, r3, #2
    1b88:	4833      	ldr	r0, [pc, #204]	; (1c58 <main_platform+0x104>)
    1b8a:	18c0      	adds	r0, r0, r3
    1b8c:	2128      	movs	r1, #40	; 0x28
    1b8e:	4b33      	ldr	r3, [pc, #204]	; (1c5c <main_platform+0x108>)
    1b90:	4798      	blx	r3
			ssd1306_write_display();	
    1b92:	4b33      	ldr	r3, [pc, #204]	; (1c60 <main_platform+0x10c>)
    1b94:	4798      	blx	r3
		}

	}

	if(button_read_button(&select_btn)) {
    1b96:	4833      	ldr	r0, [pc, #204]	; (1c64 <main_platform+0x110>)
    1b98:	4b2b      	ldr	r3, [pc, #172]	; (1c48 <main_platform+0xf4>)
    1b9a:	4798      	blx	r3
    1b9c:	2800      	cmp	r0, #0
    1b9e:	d04f      	beq.n	1c40 <main_platform+0xec>
		if(is_view(gfx_mono_active_menu)) {
    1ba0:	4b2a      	ldr	r3, [pc, #168]	; (1c4c <main_platform+0xf8>)
    1ba2:	7818      	ldrb	r0, [r3, #0]
    1ba4:	4b2a      	ldr	r3, [pc, #168]	; (1c50 <main_platform+0xfc>)
    1ba6:	4798      	blx	r3
    1ba8:	2800      	cmp	r0, #0
    1baa:	d005      	beq.n	1bb8 <main_platform+0x64>
			ssd1306_clear_display();
    1bac:	4b2e      	ldr	r3, [pc, #184]	; (1c68 <main_platform+0x114>)
    1bae:	4798      	blx	r3
			display_menu(MAIN_MENU);
    1bb0:	2004      	movs	r0, #4
    1bb2:	4b2e      	ldr	r3, [pc, #184]	; (1c6c <main_platform+0x118>)
    1bb4:	4798      	blx	r3
    1bb6:	e043      	b.n	1c40 <main_platform+0xec>
		}
		else {
			volatile uint8_t menuChoice = gfx_mono_menu_process_key(&menu_list[gfx_mono_active_menu-(VIEW_MAX_INDEX+1)], GFX_MONO_MENU_KEYCODE_ENTER);
    1bb8:	4c27      	ldr	r4, [pc, #156]	; (1c58 <main_platform+0x104>)
    1bba:	4d24      	ldr	r5, [pc, #144]	; (1c4c <main_platform+0xf8>)
    1bbc:	782b      	ldrb	r3, [r5, #0]
    1bbe:	3b04      	subs	r3, #4
    1bc0:	0098      	lsls	r0, r3, #2
    1bc2:	18c0      	adds	r0, r0, r3
    1bc4:	0080      	lsls	r0, r0, #2
    1bc6:	1820      	adds	r0, r4, r0
    1bc8:	210d      	movs	r1, #13
    1bca:	4b24      	ldr	r3, [pc, #144]	; (1c5c <main_platform+0x108>)
    1bcc:	4798      	blx	r3
    1bce:	466a      	mov	r2, sp
    1bd0:	71d0      	strb	r0, [r2, #7]
    1bd2:	3207      	adds	r2, #7
			menu_link menu = menu_list[gfx_mono_active_menu-(VIEW_MAX_INDEX+1)].element_links[menuChoice];
    1bd4:	782b      	ldrb	r3, [r5, #0]
    1bd6:	3b04      	subs	r3, #4
    1bd8:	7812      	ldrb	r2, [r2, #0]
    1bda:	b2d2      	uxtb	r2, r2
    1bdc:	0099      	lsls	r1, r3, #2
    1bde:	18c9      	adds	r1, r1, r3
    1be0:	0089      	lsls	r1, r1, #2
    1be2:	1864      	adds	r4, r4, r1
    1be4:	68e1      	ldr	r1, [r4, #12]
    1be6:	5c88      	ldrb	r0, [r1, r2]
		
			// TODO: Skriv om snyggare :)
			if(menu == EXIT_MENU) {
    1be8:	280b      	cmp	r0, #11
    1bea:	d127      	bne.n	1c3c <main_platform+0xe8>
				menu_list[gfx_mono_active_menu-(VIEW_MAX_INDEX+1)].current_page = 0;
    1bec:	4a1a      	ldr	r2, [pc, #104]	; (1c58 <main_platform+0x104>)
    1bee:	0099      	lsls	r1, r3, #2
    1bf0:	18c8      	adds	r0, r1, r3
    1bf2:	0080      	lsls	r0, r0, #2
    1bf4:	1810      	adds	r0, r2, r0
    1bf6:	2400      	movs	r4, #0
    1bf8:	7484      	strb	r4, [r0, #18]
				menu_list[gfx_mono_active_menu-(VIEW_MAX_INDEX+1)].current_selection = 0;
    1bfa:	7444      	strb	r4, [r0, #17]
			
			
				if(is_view(menu_list[gfx_mono_active_menu-(VIEW_MAX_INDEX+1)].parent)) {
    1bfc:	18cb      	adds	r3, r1, r3
    1bfe:	009b      	lsls	r3, r3, #2
    1c00:	18d2      	adds	r2, r2, r3
    1c02:	7c10      	ldrb	r0, [r2, #16]
    1c04:	4b12      	ldr	r3, [pc, #72]	; (1c50 <main_platform+0xfc>)
    1c06:	4798      	blx	r3
    1c08:	2800      	cmp	r0, #0
    1c0a:	d00b      	beq.n	1c24 <main_platform+0xd0>
					display_view(menu_list[gfx_mono_active_menu-(VIEW_MAX_INDEX+1)].parent);
    1c0c:	4b0f      	ldr	r3, [pc, #60]	; (1c4c <main_platform+0xf8>)
    1c0e:	781b      	ldrb	r3, [r3, #0]
    1c10:	3b04      	subs	r3, #4
    1c12:	009a      	lsls	r2, r3, #2
    1c14:	18d3      	adds	r3, r2, r3
    1c16:	009b      	lsls	r3, r3, #2
    1c18:	4a0f      	ldr	r2, [pc, #60]	; (1c58 <main_platform+0x104>)
    1c1a:	18d3      	adds	r3, r2, r3
    1c1c:	7c18      	ldrb	r0, [r3, #16]
    1c1e:	4b14      	ldr	r3, [pc, #80]	; (1c70 <main_platform+0x11c>)
    1c20:	4798      	blx	r3
    1c22:	e00d      	b.n	1c40 <main_platform+0xec>
				}
				else {
					menu = menu_list[gfx_mono_active_menu-(VIEW_MAX_INDEX+1)].parent;
    1c24:	4b09      	ldr	r3, [pc, #36]	; (1c4c <main_platform+0xf8>)
    1c26:	781b      	ldrb	r3, [r3, #0]
    1c28:	3b04      	subs	r3, #4
    1c2a:	009a      	lsls	r2, r3, #2
    1c2c:	18d3      	adds	r3, r2, r3
    1c2e:	009b      	lsls	r3, r3, #2
    1c30:	4a09      	ldr	r2, [pc, #36]	; (1c58 <main_platform+0x104>)
    1c32:	18d3      	adds	r3, r2, r3
					display_menu(menu);
    1c34:	7c18      	ldrb	r0, [r3, #16]
    1c36:	4b0d      	ldr	r3, [pc, #52]	; (1c6c <main_platform+0x118>)
    1c38:	4798      	blx	r3
    1c3a:	e001      	b.n	1c40 <main_platform+0xec>
				}
			
			}
			else {
				display_menu(menu);
    1c3c:	4b0b      	ldr	r3, [pc, #44]	; (1c6c <main_platform+0x118>)
    1c3e:	4798      	blx	r3
			}
		}
	
	}
}
    1c40:	b003      	add	sp, #12
    1c42:	bd30      	pop	{r4, r5, pc}
    1c44:	20002db0 	.word	0x20002db0
    1c48:	00001d65 	.word	0x00001d65
    1c4c:	2000033d 	.word	0x2000033d
    1c50:	000023b9 	.word	0x000023b9
    1c54:	000016d9 	.word	0x000016d9
    1c58:	20000088 	.word	0x20000088
    1c5c:	00001071 	.word	0x00001071
    1c60:	000008a1 	.word	0x000008a1
    1c64:	20000300 	.word	0x20000300
    1c68:	000008f5 	.word	0x000008f5
    1c6c:	00002381 	.word	0x00002381
    1c70:	000016ad 	.word	0x000016ad

00001c74 <init_platform>:

void init_platform() {
    1c74:	b538      	push	{r3, r4, r5, lr}
	button_init(&select_btn, PIN_PA14);
    1c76:	4813      	ldr	r0, [pc, #76]	; (1cc4 <init_platform+0x50>)
    1c78:	210e      	movs	r1, #14
    1c7a:	4c13      	ldr	r4, [pc, #76]	; (1cc8 <init_platform+0x54>)
    1c7c:	47a0      	blx	r4
	button_init(&down_btn, PIN_PA15);
    1c7e:	4813      	ldr	r0, [pc, #76]	; (1ccc <init_platform+0x58>)
    1c80:	210f      	movs	r1, #15
    1c82:	47a0      	blx	r4
	device.speed = 255;
    1c84:	4b12      	ldr	r3, [pc, #72]	; (1cd0 <init_platform+0x5c>)
    1c86:	22ff      	movs	r2, #255	; 0xff
    1c88:	701a      	strb	r2, [r3, #0]
	device.inclination = 255;
    1c8a:	715a      	strb	r2, [r3, #5]
	
	gfx_mono_init();
    1c8c:	4b11      	ldr	r3, [pc, #68]	; (1cd4 <init_platform+0x60>)
    1c8e:	4798      	blx	r3
	ssd1306_init();
    1c90:	4b11      	ldr	r3, [pc, #68]	; (1cd8 <init_platform+0x64>)
    1c92:	4798      	blx	r3
	configure_tc_cadence();
    1c94:	4b11      	ldr	r3, [pc, #68]	; (1cdc <init_platform+0x68>)
    1c96:	4798      	blx	r3
	cadence_sensor_init();
    1c98:	4b11      	ldr	r3, [pc, #68]	; (1ce0 <init_platform+0x6c>)
    1c9a:	4798      	blx	r3
	// The page address to write to
	uint8_t page_address = 0;
	// The column address, or the X pixel.
	uint8_t column_address = 0;
	
	ssd1306_clear_buffer();
    1c9c:	4b11      	ldr	r3, [pc, #68]	; (1ce4 <init_platform+0x70>)
    1c9e:	4798      	blx	r3
	gfx_mono_draw_string("Accelerometer",1, 18, &sysfont);
    1ca0:	4d11      	ldr	r5, [pc, #68]	; (1ce8 <init_platform+0x74>)
    1ca2:	4812      	ldr	r0, [pc, #72]	; (1cec <init_platform+0x78>)
    1ca4:	2101      	movs	r1, #1
    1ca6:	2212      	movs	r2, #18
    1ca8:	1c2b      	adds	r3, r5, #0
    1caa:	4c11      	ldr	r4, [pc, #68]	; (1cf0 <init_platform+0x7c>)
    1cac:	47a0      	blx	r4
	gfx_mono_draw_string("Setup",37, 32, &sysfont);
    1cae:	4811      	ldr	r0, [pc, #68]	; (1cf4 <init_platform+0x80>)
    1cb0:	2125      	movs	r1, #37	; 0x25
    1cb2:	2220      	movs	r2, #32
    1cb4:	1c2b      	adds	r3, r5, #0
    1cb6:	47a0      	blx	r4
	ssd1306_write_display();
    1cb8:	4b0f      	ldr	r3, [pc, #60]	; (1cf8 <init_platform+0x84>)
    1cba:	4798      	blx	r3
	
	gfx_mono_active_menu = SPEED_VIEW;
    1cbc:	2200      	movs	r2, #0
    1cbe:	4b0f      	ldr	r3, [pc, #60]	; (1cfc <init_platform+0x88>)
    1cc0:	701a      	strb	r2, [r3, #0]
	
}
    1cc2:	bd38      	pop	{r3, r4, r5, pc}
    1cc4:	20000300 	.word	0x20000300
    1cc8:	00001d35 	.word	0x00001d35
    1ccc:	20002db0 	.word	0x20002db0
    1cd0:	20002e3c 	.word	0x20002e3c
    1cd4:	000010d1 	.word	0x000010d1
    1cd8:	0000066d 	.word	0x0000066d
    1cdc:	000034a9 	.word	0x000034a9
    1ce0:	00001449 	.word	0x00001449
    1ce4:	00003159 	.word	0x00003159
    1ce8:	2000000c 	.word	0x2000000c
    1cec:	0000f1bc 	.word	0x0000f1bc
    1cf0:	0000119d 	.word	0x0000119d
    1cf4:	0000f1cc 	.word	0x0000f1cc
    1cf8:	000008a1 	.word	0x000008a1
    1cfc:	2000033d 	.word	0x2000033d

00001d00 <run_every_second_platform>:

void run_every_second_platform() {
    1d00:	b508      	push	{r3, lr}
	secCounter++; //debug only
    1d02:	4b03      	ldr	r3, [pc, #12]	; (1d10 <run_every_second_platform+0x10>)
    1d04:	881a      	ldrh	r2, [r3, #0]
    1d06:	3201      	adds	r2, #1
    1d08:	801a      	strh	r2, [r3, #0]
	refresh_view();
    1d0a:	4b02      	ldr	r3, [pc, #8]	; (1d14 <run_every_second_platform+0x14>)
    1d0c:	4798      	blx	r3
}
    1d0e:	bd08      	pop	{r3, pc}
    1d10:	20000be8 	.word	0x20000be8
    1d14:	00001819 	.word	0x00001819

00001d18 <background_service_platform>:

void background_service_platform() {
    1d18:	b510      	push	{r4, lr}
	button_handler(&select_btn);
    1d1a:	4803      	ldr	r0, [pc, #12]	; (1d28 <background_service_platform+0x10>)
    1d1c:	4c03      	ldr	r4, [pc, #12]	; (1d2c <background_service_platform+0x14>)
    1d1e:	47a0      	blx	r4
	button_handler(&down_btn);
    1d20:	4803      	ldr	r0, [pc, #12]	; (1d30 <background_service_platform+0x18>)
    1d22:	47a0      	blx	r4
}
    1d24:	bd10      	pop	{r4, pc}
    1d26:	46c0      	nop			; (mov r8, r8)
    1d28:	20000300 	.word	0x20000300
    1d2c:	00001d95 	.word	0x00001d95
    1d30:	20002db0 	.word	0x20002db0

00001d34 <button_init>:
 */ 
#include <asf.h>
#include "button_lib.h"

void button_init(button_lib_t * make_me_normal, uint8_t pin)
{
    1d34:	b530      	push	{r4, r5, lr}
    1d36:	b083      	sub	sp, #12
    1d38:	1c05      	adds	r5, r0, #0
{
	/* Sanity check arguments */
	Assert(config);

	/* Default configuration values */
	config->mux_position = SYSTEM_PINMUX_GPIO;
    1d3a:	ab01      	add	r3, sp, #4
    1d3c:	2280      	movs	r2, #128	; 0x80
    1d3e:	701a      	strb	r2, [r3, #0]
	config->direction    = SYSTEM_PINMUX_PIN_DIR_INPUT;
    1d40:	2400      	movs	r4, #0
    1d42:	705c      	strb	r4, [r3, #1]
	config->input_pull   = SYSTEM_PINMUX_PIN_PULL_UP;
    1d44:	2201      	movs	r2, #1
    1d46:	709a      	strb	r2, [r3, #2]
	config->powersave    = false;
    1d48:	70dc      	strb	r4, [r3, #3]
	config.direction   = SYSTEM_PINMUX_PIN_DIR_INPUT;
	config.input_pull   = SYSTEM_PINMUX_PIN_PULL_UP;
	config.mux_position = SYSTEM_PINMUX_GPIO;
	
	
	make_me_normal->gpio_pin = pin;
    1d4a:	7081      	strb	r1, [r0, #2]
	system_pinmux_pin_set_config(make_me_normal->gpio_pin, &config);	//Todo, set this to read from struct
    1d4c:	1c08      	adds	r0, r1, #0
    1d4e:	1c19      	adds	r1, r3, #0
    1d50:	4b03      	ldr	r3, [pc, #12]	; (1d60 <button_init+0x2c>)
    1d52:	4798      	blx	r3

	make_me_normal->pressed = false;
    1d54:	702c      	strb	r4, [r5, #0]
	make_me_normal->read = false;
    1d56:	706c      	strb	r4, [r5, #1]
	make_me_normal->active_high = false;
    1d58:	72ac      	strb	r4, [r5, #10]
	make_me_normal->button_debounce = false;
    1d5a:	80ac      	strh	r4, [r5, #4]
	

}
    1d5c:	b003      	add	sp, #12
    1d5e:	bd30      	pop	{r4, r5, pc}
    1d60:	000056fd 	.word	0x000056fd

00001d64 <button_read_button>:

//Read and handle buttonpress
bool button_read_button(button_lib_t * read_me)
{
    1d64:	1c03      	adds	r3, r0, #0
	if (read_me->pressed && !read_me->read)
    1d66:	7800      	ldrb	r0, [r0, #0]
    1d68:	b2c0      	uxtb	r0, r0
    1d6a:	2800      	cmp	r0, #0
    1d6c:	d006      	beq.n	1d7c <button_read_button+0x18>
    1d6e:	785a      	ldrb	r2, [r3, #1]
    1d70:	2a00      	cmp	r2, #0
    1d72:	d102      	bne.n	1d7a <button_read_button+0x16>
	{
		read_me->read = true;
    1d74:	2201      	movs	r2, #1
    1d76:	705a      	strb	r2, [r3, #1]
		return true;
    1d78:	e000      	b.n	1d7c <button_read_button+0x18>
	}
	return false;
    1d7a:	2000      	movs	r0, #0
}
    1d7c:	4770      	bx	lr
    1d7e:	46c0      	nop			; (mov r8, r8)

00001d80 <wait_for_button_press>:

//Wait for button on display to be pressed
void wait_for_button_press(const button_lib_t * read_me)
{
    1d80:	b538      	push	{r3, r4, r5, lr}
    1d82:	1c05      	adds	r5, r0, #0
	while (!button_read_button(read_me));
    1d84:	4c02      	ldr	r4, [pc, #8]	; (1d90 <wait_for_button_press+0x10>)
    1d86:	1c28      	adds	r0, r5, #0
    1d88:	47a0      	blx	r4
    1d8a:	2800      	cmp	r0, #0
    1d8c:	d0fb      	beq.n	1d86 <wait_for_button_press+0x6>
}
    1d8e:	bd38      	pop	{r3, r4, r5, pc}
    1d90:	00001d65 	.word	0x00001d65

00001d94 <button_handler>:
//Handler for button 
inline void button_handler(button_lib_t * btn_to_read)
{
	//Read button! Handle debounce and scroll
	//Read.?
	if (port_pin_get_input_level(btn_to_read->gpio_pin) == btn_to_read->active_high)
    1d94:	7883      	ldrb	r3, [r0, #2]
	uint8_t group_index = (gpio_pin / 32);

	/* Array of available ports */
	Port *const ports[PORT_INST_NUM] = PORT_INSTS;

	if (port_index < PORT_INST_NUM) {
    1d96:	09d9      	lsrs	r1, r3, #7
		return &(ports[port_index]->Group[group_index]);
	} else {
		Assert(false);
		return NULL;
    1d98:	2200      	movs	r2, #0
	uint8_t group_index = (gpio_pin / 32);

	/* Array of available ports */
	Port *const ports[PORT_INST_NUM] = PORT_INSTS;

	if (port_index < PORT_INST_NUM) {
    1d9a:	2900      	cmp	r1, #0
    1d9c:	d103      	bne.n	1da6 <button_handler+0x12>
		return &(ports[port_index]->Group[group_index]);
    1d9e:	095a      	lsrs	r2, r3, #5
    1da0:	01d2      	lsls	r2, r2, #7
    1da2:	4912      	ldr	r1, [pc, #72]	; (1dec <button_handler+0x58>)
    1da4:	1852      	adds	r2, r2, r1
		const uint8_t gpio_pin)
{
	PortGroup *const port_base = port_get_group_from_gpio_pin(gpio_pin);
	uint32_t pin_mask  = (1UL << (gpio_pin % 32));

	return (port_base->IN.reg & pin_mask);
    1da6:	6a12      	ldr	r2, [r2, #32]
 */
static inline bool port_pin_get_input_level(
		const uint8_t gpio_pin)
{
	PortGroup *const port_base = port_get_group_from_gpio_pin(gpio_pin);
	uint32_t pin_mask  = (1UL << (gpio_pin % 32));
    1da8:	211f      	movs	r1, #31
    1daa:	400b      	ands	r3, r1
    1dac:	2101      	movs	r1, #1
    1dae:	4099      	lsls	r1, r3
    1db0:	1c0b      	adds	r3, r1, #0

	return (port_base->IN.reg & pin_mask);
    1db2:	4013      	ands	r3, r2
    1db4:	1e5a      	subs	r2, r3, #1
    1db6:	4193      	sbcs	r3, r2
    1db8:	7a82      	ldrb	r2, [r0, #10]
    1dba:	429a      	cmp	r2, r3
    1dbc:	d10d      	bne.n	1dda <button_handler+0x46>
	{
		btn_to_read->button_debounce++;
    1dbe:	8883      	ldrh	r3, [r0, #4]
    1dc0:	3301      	adds	r3, #1
    1dc2:	b29b      	uxth	r3, r3
    1dc4:	8083      	strh	r3, [r0, #4]
		if (btn_to_read->button_debounce >= 35 && !btn_to_read->pressed)
    1dc6:	2b22      	cmp	r3, #34	; 0x22
    1dc8:	d90e      	bls.n	1de8 <button_handler+0x54>
    1dca:	7803      	ldrb	r3, [r0, #0]
    1dcc:	2b00      	cmp	r3, #0
    1dce:	d10b      	bne.n	1de8 <button_handler+0x54>
		{
			btn_to_read->pressed = true;
    1dd0:	2301      	movs	r3, #1
    1dd2:	7003      	strb	r3, [r0, #0]
			btn_to_read->read = false;
    1dd4:	2300      	movs	r3, #0
    1dd6:	7043      	strb	r3, [r0, #1]
    1dd8:	e006      	b.n	1de8 <button_handler+0x54>
		}
		
		}else{
		if (btn_to_read->read)
    1dda:	7843      	ldrb	r3, [r0, #1]
    1ddc:	2b00      	cmp	r3, #0
    1dde:	d001      	beq.n	1de4 <button_handler+0x50>
		{
			btn_to_read->pressed = false;
    1de0:	2300      	movs	r3, #0
    1de2:	7003      	strb	r3, [r0, #0]
		}
		btn_to_read->button_debounce = 0;
    1de4:	2300      	movs	r3, #0
    1de6:	8083      	strh	r3, [r0, #4]
	}
    1de8:	4770      	bx	lr
    1dea:	46c0      	nop			; (mov r8, r8)
    1dec:	41004400 	.word	0x41004400

00001df0 <json_add_variable>:
		http_reset_timer = 0;
	}
}

// Add json variable to string.
void json_add_variable(char *target, uint16_t *target_pos, const char *variable, char *value, uint8_t first) {
    1df0:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
    1df2:	1c06      	adds	r6, r0, #0
    1df4:	1c0c      	adds	r4, r1, #0
    1df6:	1c17      	adds	r7, r2, #0
    1df8:	1c1d      	adds	r5, r3, #0
    1dfa:	ab06      	add	r3, sp, #24
    1dfc:	781b      	ldrb	r3, [r3, #0]
	
	if(first != 1) {
    1dfe:	2b01      	cmp	r3, #1
    1e00:	d007      	beq.n	1e12 <json_add_variable+0x22>
		sprintf((target + (*target_pos)++), ",");
    1e02:	8808      	ldrh	r0, [r1, #0]
    1e04:	1c43      	adds	r3, r0, #1
    1e06:	800b      	strh	r3, [r1, #0]
    1e08:	1830      	adds	r0, r6, r0
    1e0a:	490f      	ldr	r1, [pc, #60]	; (1e48 <json_add_variable+0x58>)
    1e0c:	2202      	movs	r2, #2
    1e0e:	4b0f      	ldr	r3, [pc, #60]	; (1e4c <json_add_variable+0x5c>)
    1e10:	4798      	blx	r3
	}
	
	sprintf((target + (*target_pos)), "\"%s\":", variable);
    1e12:	8820      	ldrh	r0, [r4, #0]
    1e14:	1830      	adds	r0, r6, r0
    1e16:	490e      	ldr	r1, [pc, #56]	; (1e50 <json_add_variable+0x60>)
    1e18:	1c3a      	adds	r2, r7, #0
    1e1a:	4b0e      	ldr	r3, [pc, #56]	; (1e54 <json_add_variable+0x64>)
    1e1c:	4798      	blx	r3
	*target_pos += 3 + strlen(variable);
    1e1e:	1c38      	adds	r0, r7, #0
    1e20:	4b0d      	ldr	r3, [pc, #52]	; (1e58 <json_add_variable+0x68>)
    1e22:	4798      	blx	r3
    1e24:	8823      	ldrh	r3, [r4, #0]
    1e26:	3303      	adds	r3, #3
    1e28:	1818      	adds	r0, r3, r0
    1e2a:	b280      	uxth	r0, r0
    1e2c:	8020      	strh	r0, [r4, #0]
	
	if(value != '\0') {
    1e2e:	2d00      	cmp	r5, #0
    1e30:	d009      	beq.n	1e46 <json_add_variable+0x56>
		sprintf((target + (*target_pos)), "%s", value);
    1e32:	1830      	adds	r0, r6, r0
    1e34:	1c29      	adds	r1, r5, #0
    1e36:	4b09      	ldr	r3, [pc, #36]	; (1e5c <json_add_variable+0x6c>)
    1e38:	4798      	blx	r3
		*target_pos += strlen(value);
    1e3a:	1c28      	adds	r0, r5, #0
    1e3c:	4b06      	ldr	r3, [pc, #24]	; (1e58 <json_add_variable+0x68>)
    1e3e:	4798      	blx	r3
    1e40:	8823      	ldrh	r3, [r4, #0]
    1e42:	18c0      	adds	r0, r0, r3
    1e44:	8020      	strh	r0, [r4, #0]
	}

}
    1e46:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
    1e48:	0000f290 	.word	0x0000f290
    1e4c:	000069b1 	.word	0x000069b1
    1e50:	0000f294 	.word	0x0000f294
    1e54:	00006b29 	.word	0x00006b29
    1e58:	00006ba9 	.word	0x00006ba9
    1e5c:	00006b99 	.word	0x00006b99

00001e60 <gprs_send_buf_init>:
	}
}

// Initiate gprs_buffer with default values.
void gprs_send_buf_init(gprs_send_buffer *buf) {
	buf->len = 150;
    1e60:	2296      	movs	r2, #150	; 0x96
    1e62:	4b07      	ldr	r3, [pc, #28]	; (1e80 <gprs_send_buf_init+0x20>)
    1e64:	52c2      	strh	r2, [r0, r3]
	buf->temp_tail = 0;
    1e66:	2300      	movs	r3, #0
    1e68:	4a06      	ldr	r2, [pc, #24]	; (1e84 <gprs_send_buf_init+0x24>)
    1e6a:	5283      	strh	r3, [r0, r2]
	buf->tail = 0;
    1e6c:	4a06      	ldr	r2, [pc, #24]	; (1e88 <gprs_send_buf_init+0x28>)
    1e6e:	5283      	strh	r3, [r0, r2]
	buf->head = 0;
    1e70:	4a06      	ldr	r2, [pc, #24]	; (1e8c <gprs_send_buf_init+0x2c>)
    1e72:	5283      	strh	r3, [r0, r2]
	buf->ready = 1;
    1e74:	2201      	movs	r2, #1
    1e76:	4b06      	ldr	r3, [pc, #24]	; (1e90 <gprs_send_buf_init+0x30>)
    1e78:	54c2      	strb	r2, [r0, r3]
	buf->data.device = DEVICE_ID;
    1e7a:	2384      	movs	r3, #132	; 0x84
    1e7c:	60c3      	str	r3, [r0, #12]
}
    1e7e:	4770      	bx	lr
    1e80:	000020e0 	.word	0x000020e0
    1e84:	000020e4 	.word	0x000020e4
    1e88:	000020e6 	.word	0x000020e6
    1e8c:	000020e2 	.word	0x000020e2
    1e90:	000020e8 	.word	0x000020e8

00001e94 <gprs_buf_push>:

// Add log entry to gprs buffer
void gprs_buf_push(log_entry entry, gprs_send_buffer *buf) {
    1e94:	b084      	sub	sp, #16
    1e96:	b5f0      	push	{r4, r5, r6, r7, lr}
    1e98:	9005      	str	r0, [sp, #20]
    1e9a:	9106      	str	r1, [sp, #24]
    1e9c:	9207      	str	r2, [sp, #28]
    1e9e:	9308      	str	r3, [sp, #32]
    1ea0:	990c      	ldr	r1, [sp, #48]	; 0x30
	buf->data.entries[buf->head] = entry;
    1ea2:	4d0e      	ldr	r5, [pc, #56]	; (1edc <gprs_buf_push+0x48>)
    1ea4:	5b4c      	ldrh	r4, [r1, r5]
    1ea6:	00e0      	lsls	r0, r4, #3
    1ea8:	1b00      	subs	r0, r0, r4
    1eaa:	0080      	lsls	r0, r0, #2
    1eac:	1808      	adds	r0, r1, r0
    1eae:	3010      	adds	r0, #16
    1eb0:	1c03      	adds	r3, r0, #0
    1eb2:	aa05      	add	r2, sp, #20
    1eb4:	cac1      	ldmia	r2!, {r0, r6, r7}
    1eb6:	c3c1      	stmia	r3!, {r0, r6, r7}
    1eb8:	cac1      	ldmia	r2!, {r0, r6, r7}
    1eba:	c3c1      	stmia	r3!, {r0, r6, r7}
    1ebc:	6812      	ldr	r2, [r2, #0]
    1ebe:	601a      	str	r2, [r3, #0]
	buf->head++;
    1ec0:	3401      	adds	r4, #1
    1ec2:	b2a4      	uxth	r4, r4
    1ec4:	534c      	strh	r4, [r1, r5]
	if(buf->head == buf->len) buf->head = 0;
    1ec6:	4b06      	ldr	r3, [pc, #24]	; (1ee0 <gprs_buf_push+0x4c>)
    1ec8:	5acb      	ldrh	r3, [r1, r3]
    1eca:	42a3      	cmp	r3, r4
    1ecc:	d101      	bne.n	1ed2 <gprs_buf_push+0x3e>
    1ece:	2200      	movs	r2, #0
    1ed0:	534a      	strh	r2, [r1, r5]
}
    1ed2:	bcf0      	pop	{r4, r5, r6, r7}
    1ed4:	bc08      	pop	{r3}
    1ed6:	b004      	add	sp, #16
    1ed8:	4718      	bx	r3
    1eda:	46c0      	nop			; (mov r8, r8)
    1edc:	000020e2 	.word	0x000020e2
    1ee0:	000020e0 	.word	0x000020e0

00001ee4 <gprs_buf_temp_pull>:

// Pull log entry but only increment temp_tail. Makes it possible to 
// regret the pull if the transfer does not succeed later on. 
log_entry gprs_buf_temp_pull(gprs_send_buffer *buf) {
    1ee4:	b5f0      	push	{r4, r5, r6, r7, lr}
	log_entry entry2 = buf->data.entries[buf->temp_tail];
    1ee6:	4a0d      	ldr	r2, [pc, #52]	; (1f1c <gprs_buf_temp_pull+0x38>)
    1ee8:	4694      	mov	ip, r2
    1eea:	5a8c      	ldrh	r4, [r1, r2]
    1eec:	00e2      	lsls	r2, r4, #3
    1eee:	1b12      	subs	r2, r2, r4
    1ef0:	0092      	lsls	r2, r2, #2
    1ef2:	188a      	adds	r2, r1, r2
    1ef4:	3210      	adds	r2, #16
    1ef6:	1c03      	adds	r3, r0, #0
    1ef8:	cae0      	ldmia	r2!, {r5, r6, r7}
    1efa:	c3e0      	stmia	r3!, {r5, r6, r7}
    1efc:	cae0      	ldmia	r2!, {r5, r6, r7}
    1efe:	c3e0      	stmia	r3!, {r5, r6, r7}
    1f00:	6812      	ldr	r2, [r2, #0]
    1f02:	601a      	str	r2, [r3, #0]
	buf->temp_tail++;
    1f04:	3401      	adds	r4, #1
    1f06:	b2a4      	uxth	r4, r4
    1f08:	4662      	mov	r2, ip
    1f0a:	528c      	strh	r4, [r1, r2]
	if(buf->temp_tail == buf->len) buf->temp_tail = 0;
    1f0c:	4b04      	ldr	r3, [pc, #16]	; (1f20 <gprs_buf_temp_pull+0x3c>)
    1f0e:	5acb      	ldrh	r3, [r1, r3]
    1f10:	42a3      	cmp	r3, r4
    1f12:	d102      	bne.n	1f1a <gprs_buf_temp_pull+0x36>
    1f14:	2200      	movs	r2, #0
    1f16:	4663      	mov	r3, ip
    1f18:	52ca      	strh	r2, [r1, r3]
	
	return entry2;
}
    1f1a:	bdf0      	pop	{r4, r5, r6, r7, pc}
    1f1c:	000020e4 	.word	0x000020e4
    1f20:	000020e0 	.word	0x000020e0

00001f24 <gprs_send_data_log>:
}
static inline void json_close_object(char *target, uint16_t *target_pos) {
	sprintf((target + (*target_pos)++), "}");
}

void gprs_send_data_log() {
    1f24:	b5f0      	push	{r4, r5, r6, r7, lr}
    1f26:	465f      	mov	r7, fp
    1f28:	4656      	mov	r6, sl
    1f2a:	464d      	mov	r5, r9
    1f2c:	4644      	mov	r4, r8
    1f2e:	b4f0      	push	{r4, r5, r6, r7}
    1f30:	4c99      	ldr	r4, [pc, #612]	; (2198 <STACK_SIZE+0x198>)
    1f32:	44a5      	add	sp, r4
	
	if(gprs_log_buf.head != gprs_log_buf.temp_tail) {
    1f34:	4b99      	ldr	r3, [pc, #612]	; (219c <STACK_SIZE+0x19c>)
    1f36:	4a9a      	ldr	r2, [pc, #616]	; (21a0 <STACK_SIZE+0x1a0>)
    1f38:	5a9a      	ldrh	r2, [r3, r2]
    1f3a:	499a      	ldr	r1, [pc, #616]	; (21a4 <STACK_SIZE+0x1a4>)
    1f3c:	5a5b      	ldrh	r3, [r3, r1]
    1f3e:	b292      	uxth	r2, r2
    1f40:	429a      	cmp	r2, r3
    1f42:	d100      	bne.n	1f46 <gprs_send_data_log+0x22>
    1f44:	e11f      	b.n	2186 <STACK_SIZE+0x186>
		gps_logging_enabled = 0;	//Disable gps request commands, enabled again in post request callback.
    1f46:	2300      	movs	r3, #0
    1f48:	4a97      	ldr	r2, [pc, #604]	; (21a8 <STACK_SIZE+0x1a8>)
    1f4a:	7013      	strb	r3, [r2, #0]
		gprs_log_buf.ready = 0;
    1f4c:	4a93      	ldr	r2, [pc, #588]	; (219c <STACK_SIZE+0x19c>)
    1f4e:	4997      	ldr	r1, [pc, #604]	; (21ac <STACK_SIZE+0x1ac>)
    1f50:	5453      	strb	r3, [r2, r1]
	
		char send_string[HTTP_PACKAGE_STRING_LENGTH];
		uint16_t pos = 0;
    1f52:	a905      	add	r1, sp, #20
    1f54:	800b      	strh	r3, [r1, #0]
		log_entry entry;
		char tempVar[15];
		uint8_t i = 0;
		
		//Only for debug:
		if(gprs_log_buf.head > 200) {
    1f56:	4b92      	ldr	r3, [pc, #584]	; (21a0 <STACK_SIZE+0x1a0>)
    1f58:	5ad3      	ldrh	r3, [r2, r3]
    1f5a:	b29b      	uxth	r3, r3
    1f5c:	2bc8      	cmp	r3, #200	; 0xc8
    1f5e:	d902      	bls.n	1f66 <gprs_send_data_log+0x42>
			volatile uint8_t testVar = 1;
    1f60:	2201      	movs	r2, #1
    1f62:	466b      	mov	r3, sp
    1f64:	74da      	strb	r2, [r3, #19]
		}

		memset(send_string, '\0', HTTP_PACKAGE_STRING_LENGTH);	//Clear buffer
    1f66:	ac1c      	add	r4, sp, #112	; 0x70
    1f68:	1c20      	adds	r0, r4, #0
    1f6a:	2100      	movs	r1, #0
    1f6c:	4a90      	ldr	r2, [pc, #576]	; (21b0 <STACK_SIZE+0x1b0>)
    1f6e:	4b91      	ldr	r3, [pc, #580]	; (21b4 <STACK_SIZE+0x1b4>)
    1f70:	4798      	blx	r3
static inline void json_close_array(char *target, uint16_t *target_pos) {
	sprintf((target + (*target_pos)++), "]");
}
static inline void json_begin_object(char *target, uint16_t *target_pos, uint8_t first) {
	if(!first) sprintf((target + (*target_pos)++), ",");
	sprintf((target + (*target_pos)++), "{");
    1f72:	ad05      	add	r5, sp, #20
    1f74:	2701      	movs	r7, #1
    1f76:	802f      	strh	r7, [r5, #0]
    1f78:	237b      	movs	r3, #123	; 0x7b
    1f7a:	8023      	strh	r3, [r4, #0]

		memset(send_string, '\0', HTTP_PACKAGE_STRING_LENGTH);	//Clear buffer
	
		json_begin_object(send_string, &pos, !i);
	
		sprintf(tempVar, "%d", gprs_log_buf.data.device);
    1f7c:	4e87      	ldr	r6, [pc, #540]	; (219c <STACK_SIZE+0x19c>)
    1f7e:	68f2      	ldr	r2, [r6, #12]
    1f80:	a806      	add	r0, sp, #24
    1f82:	498d      	ldr	r1, [pc, #564]	; (21b8 <STACK_SIZE+0x1b8>)
    1f84:	4b8d      	ldr	r3, [pc, #564]	; (21bc <STACK_SIZE+0x1bc>)
    1f86:	4798      	blx	r3
		json_add_variable(send_string, &pos, "Device", tempVar, 1);
    1f88:	9700      	str	r7, [sp, #0]
    1f8a:	1c20      	adds	r0, r4, #0
    1f8c:	a905      	add	r1, sp, #20
    1f8e:	4a8c      	ldr	r2, [pc, #560]	; (21c0 <STACK_SIZE+0x1c0>)
    1f90:	ab06      	add	r3, sp, #24
    1f92:	4f8c      	ldr	r7, [pc, #560]	; (21c4 <STACK_SIZE+0x1c4>)
    1f94:	47b8      	blx	r7
	
		json_add_variable(send_string, &pos, "Entries", '\0', 0);
    1f96:	2300      	movs	r3, #0
    1f98:	9300      	str	r3, [sp, #0]
    1f9a:	1c20      	adds	r0, r4, #0
    1f9c:	a905      	add	r1, sp, #20
    1f9e:	4a8a      	ldr	r2, [pc, #552]	; (21c8 <STACK_SIZE+0x1c8>)
    1fa0:	47b8      	blx	r7

}

static inline void json_begin_array(char *target, uint16_t *target_pos, uint8_t first) {
	if(!first) sprintf((target + (*target_pos)++), ",");
	sprintf((target + (*target_pos)++), "[");
    1fa2:	8828      	ldrh	r0, [r5, #0]
    1fa4:	1c43      	adds	r3, r0, #1
    1fa6:	802b      	strh	r3, [r5, #0]
    1fa8:	1820      	adds	r0, r4, r0
    1faa:	4988      	ldr	r1, [pc, #544]	; (21cc <STACK_SIZE+0x1cc>)
    1fac:	2202      	movs	r2, #2
    1fae:	4b88      	ldr	r3, [pc, #544]	; (21d0 <STACK_SIZE+0x1d0>)
    1fb0:	4798      	blx	r3
	
		json_add_variable(send_string, &pos, "Entries", '\0', 0);
	
		json_begin_array(send_string, &pos, 1);
	
		while(i < HTTP_PACKAGE_MAX_LOG_ENTRIES && gprs_log_buf.head != gprs_log_buf.temp_tail) {
    1fb2:	4b7b      	ldr	r3, [pc, #492]	; (21a0 <STACK_SIZE+0x1a0>)
    1fb4:	5af2      	ldrh	r2, [r6, r3]
    1fb6:	4b7b      	ldr	r3, [pc, #492]	; (21a4 <STACK_SIZE+0x1a4>)
    1fb8:	5af3      	ldrh	r3, [r6, r3]
    1fba:	b292      	uxth	r2, r2
    1fbc:	429a      	cmp	r2, r3
    1fbe:	d000      	beq.n	1fc2 <gprs_send_data_log+0x9e>
    1fc0:	e0d8      	b.n	2174 <STACK_SIZE+0x174>
    1fc2:	e0a1      	b.n	2108 <STACK_SIZE+0x108>
		
			entry = gprs_buf_temp_pull(&gprs_log_buf);
    1fc4:	a815      	add	r0, sp, #84	; 0x54
    1fc6:	4975      	ldr	r1, [pc, #468]	; (219c <STACK_SIZE+0x19c>)
    1fc8:	4b82      	ldr	r3, [pc, #520]	; (21d4 <STACK_SIZE+0x1d4>)
    1fca:	4798      	blx	r3
}
static inline void json_close_array(char *target, uint16_t *target_pos) {
	sprintf((target + (*target_pos)++), "]");
}
static inline void json_begin_object(char *target, uint16_t *target_pos, uint8_t first) {
	if(!first) sprintf((target + (*target_pos)++), ",");
    1fcc:	9a03      	ldr	r2, [sp, #12]
    1fce:	2a00      	cmp	r2, #0
    1fd0:	d00a      	beq.n	1fe8 <gprs_send_data_log+0xc4>
    1fd2:	466b      	mov	r3, sp
    1fd4:	8a98      	ldrh	r0, [r3, #20]
    1fd6:	1c43      	adds	r3, r0, #1
    1fd8:	466a      	mov	r2, sp
    1fda:	8293      	strh	r3, [r2, #20]
    1fdc:	ab1c      	add	r3, sp, #112	; 0x70
    1fde:	1818      	adds	r0, r3, r0
    1fe0:	497d      	ldr	r1, [pc, #500]	; (21d8 <STACK_SIZE+0x1d8>)
    1fe2:	2202      	movs	r2, #2
    1fe4:	4b7a      	ldr	r3, [pc, #488]	; (21d0 <STACK_SIZE+0x1d0>)
    1fe6:	4798      	blx	r3
	sprintf((target + (*target_pos)++), "{");
    1fe8:	af05      	add	r7, sp, #20
    1fea:	8838      	ldrh	r0, [r7, #0]
    1fec:	1c43      	adds	r3, r0, #1
    1fee:	803b      	strh	r3, [r7, #0]
    1ff0:	aa1c      	add	r2, sp, #112	; 0x70
    1ff2:	1810      	adds	r0, r2, r0
    1ff4:	4979      	ldr	r1, [pc, #484]	; (21dc <STACK_SIZE+0x1dc>)
    1ff6:	2202      	movs	r2, #2
    1ff8:	4b75      	ldr	r3, [pc, #468]	; (21d0 <STACK_SIZE+0x1d0>)
    1ffa:	4798      	blx	r3
		
			entry = gprs_buf_temp_pull(&gprs_log_buf);
		
			json_begin_object(send_string, &pos, !i);
		
			sprintf(tempVar, "%d", entry.time);
    1ffc:	ae15      	add	r6, sp, #84	; 0x54
    1ffe:	a806      	add	r0, sp, #24
    2000:	4651      	mov	r1, sl
    2002:	9a15      	ldr	r2, [sp, #84]	; 0x54
    2004:	4d6d      	ldr	r5, [pc, #436]	; (21bc <STACK_SIZE+0x1bc>)
    2006:	47a8      	blx	r5
			json_add_variable(send_string, &pos, "t", tempVar, 1);
    2008:	2301      	movs	r3, #1
    200a:	9300      	str	r3, [sp, #0]
    200c:	a81c      	add	r0, sp, #112	; 0x70
    200e:	a905      	add	r1, sp, #20
    2010:	4a73      	ldr	r2, [pc, #460]	; (21e0 <STACK_SIZE+0x1e0>)
    2012:	ab06      	add	r3, sp, #24
    2014:	4c6b      	ldr	r4, [pc, #428]	; (21c4 <STACK_SIZE+0x1c4>)
    2016:	47a0      	blx	r4
		
			sprintf(tempVar, "%.5f", entry.lat);
    2018:	4a72      	ldr	r2, [pc, #456]	; (21e4 <STACK_SIZE+0x1e4>)
    201a:	4693      	mov	fp, r2
    201c:	4b72      	ldr	r3, [pc, #456]	; (21e8 <STACK_SIZE+0x1e8>)
    201e:	4699      	mov	r9, r3
    2020:	6870      	ldr	r0, [r6, #4]
    2022:	4798      	blx	r3
    2024:	1c02      	adds	r2, r0, #0
    2026:	1c0b      	adds	r3, r1, #0
    2028:	a806      	add	r0, sp, #24
    202a:	4659      	mov	r1, fp
    202c:	47a8      	blx	r5
			json_add_variable(send_string, &pos, "la", tempVar, 0);
    202e:	2200      	movs	r2, #0
    2030:	4690      	mov	r8, r2
    2032:	9200      	str	r2, [sp, #0]
    2034:	a81c      	add	r0, sp, #112	; 0x70
    2036:	a905      	add	r1, sp, #20
    2038:	4a6c      	ldr	r2, [pc, #432]	; (21ec <STACK_SIZE+0x1ec>)
    203a:	ab06      	add	r3, sp, #24
    203c:	47a0      	blx	r4
		
			sprintf(tempVar, "%.5f", entry.lng);
    203e:	68b0      	ldr	r0, [r6, #8]
    2040:	47c8      	blx	r9
    2042:	1c02      	adds	r2, r0, #0
    2044:	1c0b      	adds	r3, r1, #0
    2046:	a806      	add	r0, sp, #24
    2048:	4659      	mov	r1, fp
    204a:	47a8      	blx	r5
			json_add_variable(send_string, &pos, "ln", tempVar, 0);
    204c:	4642      	mov	r2, r8
    204e:	9200      	str	r2, [sp, #0]
    2050:	a81c      	add	r0, sp, #112	; 0x70
    2052:	a905      	add	r1, sp, #20
    2054:	4a66      	ldr	r2, [pc, #408]	; (21f0 <STACK_SIZE+0x1f0>)
    2056:	ab06      	add	r3, sp, #24
    2058:	47a0      	blx	r4
		
			sprintf(tempVar, "%.1f", entry.speed);
    205a:	4b66      	ldr	r3, [pc, #408]	; (21f4 <STACK_SIZE+0x1f4>)
    205c:	469b      	mov	fp, r3
    205e:	68f0      	ldr	r0, [r6, #12]
    2060:	47c8      	blx	r9
    2062:	1c02      	adds	r2, r0, #0
    2064:	1c0b      	adds	r3, r1, #0
    2066:	a806      	add	r0, sp, #24
    2068:	4659      	mov	r1, fp
    206a:	47a8      	blx	r5
			json_add_variable(send_string, &pos, "s", tempVar, 0);
    206c:	4642      	mov	r2, r8
    206e:	9200      	str	r2, [sp, #0]
    2070:	a81c      	add	r0, sp, #112	; 0x70
    2072:	a905      	add	r1, sp, #20
    2074:	4a60      	ldr	r2, [pc, #384]	; (21f8 <STACK_SIZE+0x1f8>)
    2076:	ab06      	add	r3, sp, #24
    2078:	47a0      	blx	r4
		
			sprintf(tempVar, "%d", entry.cadence);
    207a:	7c32      	ldrb	r2, [r6, #16]
    207c:	a806      	add	r0, sp, #24
    207e:	4651      	mov	r1, sl
    2080:	47a8      	blx	r5
			json_add_variable(send_string, &pos, "c", tempVar, 0);
    2082:	4643      	mov	r3, r8
    2084:	9300      	str	r3, [sp, #0]
    2086:	a81c      	add	r0, sp, #112	; 0x70
    2088:	a905      	add	r1, sp, #20
    208a:	4a5c      	ldr	r2, [pc, #368]	; (21fc <STACK_SIZE+0x1fc>)
    208c:	ab06      	add	r3, sp, #24
    208e:	47a0      	blx	r4
		
			sprintf(tempVar, "%d", entry.inclination);
    2090:	7c72      	ldrb	r2, [r6, #17]
    2092:	a806      	add	r0, sp, #24
    2094:	4651      	mov	r1, sl
    2096:	47a8      	blx	r5
			json_add_variable(send_string, &pos, "i", tempVar, 0);
    2098:	4642      	mov	r2, r8
    209a:	9200      	str	r2, [sp, #0]
    209c:	a81c      	add	r0, sp, #112	; 0x70
    209e:	a905      	add	r1, sp, #20
    20a0:	4a57      	ldr	r2, [pc, #348]	; (2200 <STACK_SIZE+0x200>)
    20a2:	ab06      	add	r3, sp, #24
    20a4:	47a0      	blx	r4
		
			sprintf(tempVar, "%.1f", entry.g_force);
    20a6:	6970      	ldr	r0, [r6, #20]
    20a8:	47c8      	blx	r9
    20aa:	1c02      	adds	r2, r0, #0
    20ac:	1c0b      	adds	r3, r1, #0
    20ae:	a806      	add	r0, sp, #24
    20b0:	4659      	mov	r1, fp
    20b2:	47a8      	blx	r5
			json_add_variable(send_string, &pos, "g", tempVar, 0);
    20b4:	4643      	mov	r3, r8
    20b6:	9300      	str	r3, [sp, #0]
    20b8:	a81c      	add	r0, sp, #112	; 0x70
    20ba:	a905      	add	r1, sp, #20
    20bc:	4a51      	ldr	r2, [pc, #324]	; (2204 <STACK_SIZE+0x204>)
    20be:	ab06      	add	r3, sp, #24
    20c0:	47a0      	blx	r4
		
			sprintf(tempVar, "%d", entry.upload_interval);
    20c2:	8b32      	ldrh	r2, [r6, #24]
    20c4:	a806      	add	r0, sp, #24
    20c6:	4651      	mov	r1, sl
    20c8:	47a8      	blx	r5
			json_add_variable(send_string, &pos, "f", tempVar, 0);
    20ca:	4642      	mov	r2, r8
    20cc:	9200      	str	r2, [sp, #0]
    20ce:	a81c      	add	r0, sp, #112	; 0x70
    20d0:	a905      	add	r1, sp, #20
    20d2:	4a4d      	ldr	r2, [pc, #308]	; (2208 <STACK_SIZE+0x208>)
    20d4:	ab06      	add	r3, sp, #24
    20d6:	47a0      	blx	r4
static inline void json_begin_object(char *target, uint16_t *target_pos, uint8_t first) {
	if(!first) sprintf((target + (*target_pos)++), ",");
	sprintf((target + (*target_pos)++), "{");
}
static inline void json_close_object(char *target, uint16_t *target_pos) {
	sprintf((target + (*target_pos)++), "}");
    20d8:	8838      	ldrh	r0, [r7, #0]
    20da:	1c43      	adds	r3, r0, #1
    20dc:	803b      	strh	r3, [r7, #0]
    20de:	ab1c      	add	r3, sp, #112	; 0x70
    20e0:	1818      	adds	r0, r3, r0
    20e2:	494a      	ldr	r1, [pc, #296]	; (220c <STACK_SIZE+0x20c>)
    20e4:	2202      	movs	r2, #2
    20e6:	4b3a      	ldr	r3, [pc, #232]	; (21d0 <STACK_SIZE+0x1d0>)
    20e8:	4798      	blx	r3
			sprintf(tempVar, "%d", entry.upload_interval);
			json_add_variable(send_string, &pos, "f", tempVar, 0);
		
			json_close_object(send_string, &pos);
		
			i++;
    20ea:	9b03      	ldr	r3, [sp, #12]
    20ec:	3301      	adds	r3, #1
    20ee:	b2db      	uxtb	r3, r3
    20f0:	9303      	str	r3, [sp, #12]
	
		json_add_variable(send_string, &pos, "Entries", '\0', 0);
	
		json_begin_array(send_string, &pos, 1);
	
		while(i < HTTP_PACKAGE_MAX_LOG_ENTRIES && gprs_log_buf.head != gprs_log_buf.temp_tail) {
    20f2:	2b28      	cmp	r3, #40	; 0x28
    20f4:	d008      	beq.n	2108 <STACK_SIZE+0x108>
    20f6:	4b29      	ldr	r3, [pc, #164]	; (219c <STACK_SIZE+0x19c>)
    20f8:	4a29      	ldr	r2, [pc, #164]	; (21a0 <STACK_SIZE+0x1a0>)
    20fa:	5a9a      	ldrh	r2, [r3, r2]
    20fc:	4929      	ldr	r1, [pc, #164]	; (21a4 <STACK_SIZE+0x1a4>)
    20fe:	5a5b      	ldrh	r3, [r3, r1]
    2100:	b292      	uxth	r2, r2
    2102:	429a      	cmp	r2, r3
    2104:	d000      	beq.n	2108 <STACK_SIZE+0x108>
    2106:	e75d      	b.n	1fc4 <gprs_send_data_log+0xa0>
static inline void json_begin_array(char *target, uint16_t *target_pos, uint8_t first) {
	if(!first) sprintf((target + (*target_pos)++), ",");
	sprintf((target + (*target_pos)++), "[");
}
static inline void json_close_array(char *target, uint16_t *target_pos) {
	sprintf((target + (*target_pos)++), "]");
    2108:	466a      	mov	r2, sp
    210a:	8a94      	ldrh	r4, [r2, #20]
    210c:	ab1c      	add	r3, sp, #112	; 0x70
    210e:	1918      	adds	r0, r3, r4
    2110:	493f      	ldr	r1, [pc, #252]	; (2210 <STACK_SIZE+0x210>)
    2112:	2202      	movs	r2, #2
    2114:	4d2e      	ldr	r5, [pc, #184]	; (21d0 <STACK_SIZE+0x1d0>)
    2116:	47a8      	blx	r5
static inline void json_begin_object(char *target, uint16_t *target_pos, uint8_t first) {
	if(!first) sprintf((target + (*target_pos)++), ",");
	sprintf((target + (*target_pos)++), "{");
}
static inline void json_close_object(char *target, uint16_t *target_pos) {
	sprintf((target + (*target_pos)++), "}");
    2118:	1ca3      	adds	r3, r4, #2
    211a:	466a      	mov	r2, sp
    211c:	8293      	strh	r3, [r2, #20]
static inline void json_begin_array(char *target, uint16_t *target_pos, uint8_t first) {
	if(!first) sprintf((target + (*target_pos)++), ",");
	sprintf((target + (*target_pos)++), "[");
}
static inline void json_close_array(char *target, uint16_t *target_pos) {
	sprintf((target + (*target_pos)++), "]");
    211e:	1c60      	adds	r0, r4, #1
static inline void json_begin_object(char *target, uint16_t *target_pos, uint8_t first) {
	if(!first) sprintf((target + (*target_pos)++), ",");
	sprintf((target + (*target_pos)++), "{");
}
static inline void json_close_object(char *target, uint16_t *target_pos) {
	sprintf((target + (*target_pos)++), "}");
    2120:	b280      	uxth	r0, r0
    2122:	ab1c      	add	r3, sp, #112	; 0x70
    2124:	1818      	adds	r0, r3, r0
    2126:	4939      	ldr	r1, [pc, #228]	; (220c <STACK_SIZE+0x20c>)
    2128:	2202      	movs	r2, #2
    212a:	47a8      	blx	r5
	
		// ONLY FOR DEBUG USE:
		char *completeString;
		volatile uint16_t len;
		completeString = &send_string;
		len = strlen(completeString);
    212c:	a81c      	add	r0, sp, #112	; 0x70
    212e:	4c39      	ldr	r4, [pc, #228]	; (2214 <STACK_SIZE+0x214>)
    2130:	47a0      	blx	r4
    2132:	b280      	uxth	r0, r0
    2134:	466b      	mov	r3, sp
    2136:	82d8      	strh	r0, [r3, #22]
	
		// TODO: Send post request to server:
		command cmd;
		char cmd_name[25];
	
		sprintf(cmd_name, "AT+HTTPDATA=%d,30000", strlen(send_string));
    2138:	a81c      	add	r0, sp, #112	; 0x70
    213a:	47a0      	blx	r4
    213c:	1c02      	adds	r2, r0, #0
    213e:	a80e      	add	r0, sp, #56	; 0x38
    2140:	4935      	ldr	r1, [pc, #212]	; (2218 <STACK_SIZE+0x218>)
    2142:	4b1e      	ldr	r3, [pc, #120]	; (21bc <STACK_SIZE+0x1bc>)
    2144:	4798      	blx	r3
		cmd.cmd = cmd_name;
    2146:	ab0a      	add	r3, sp, #40	; 0x28
		cmd.expected_response = "DOWNLOAD";
		cmd.callback_enabled = 0;
    2148:	2200      	movs	r2, #0
    214a:	721a      	strb	r2, [r3, #8]
	
		sim808_send_command(cmd);
    214c:	a80e      	add	r0, sp, #56	; 0x38
    214e:	4933      	ldr	r1, [pc, #204]	; (221c <STACK_SIZE+0x21c>)
    2150:	9a0c      	ldr	r2, [sp, #48]	; 0x30
    2152:	9b0d      	ldr	r3, [sp, #52]	; 0x34
    2154:	4c32      	ldr	r4, [pc, #200]	; (2220 <STACK_SIZE+0x220>)
    2156:	47a0      	blx	r4
		delay_ms(200);
    2158:	20c8      	movs	r0, #200	; 0xc8
    215a:	4b32      	ldr	r3, [pc, #200]	; (2224 <STACK_SIZE+0x224>)
    215c:	4798      	blx	r3
		//if(sim808_parse_response_wait(SIM808_RECEIVE_DELAY_NORMAL)) {
			printf(send_string);
    215e:	a81c      	add	r0, sp, #112	; 0x70
    2160:	4b31      	ldr	r3, [pc, #196]	; (2228 <STACK_SIZE+0x228>)
    2162:	4798      	blx	r3
			last_command.expected_response = "OK";
    2164:	4b31      	ldr	r3, [pc, #196]	; (222c <STACK_SIZE+0x22c>)
    2166:	4a32      	ldr	r2, [pc, #200]	; (2230 <STACK_SIZE+0x230>)
    2168:	605a      	str	r2, [r3, #4]
			last_command.callback_enabled = 1;
    216a:	2201      	movs	r2, #1
    216c:	721a      	strb	r2, [r3, #8]
			last_command.response_cb = SIM808_response_gprs_send_post_request;
    216e:	4a31      	ldr	r2, [pc, #196]	; (2234 <STACK_SIZE+0x234>)
    2170:	60da      	str	r2, [r3, #12]
    2172:	e008      	b.n	2186 <STACK_SIZE+0x186>
	
		json_begin_array(send_string, &pos, 1);
	
		while(i < HTTP_PACKAGE_MAX_LOG_ENTRIES && gprs_log_buf.head != gprs_log_buf.temp_tail) {
		
			entry = gprs_buf_temp_pull(&gprs_log_buf);
    2174:	a815      	add	r0, sp, #84	; 0x54
    2176:	4909      	ldr	r1, [pc, #36]	; (219c <STACK_SIZE+0x19c>)
    2178:	4b16      	ldr	r3, [pc, #88]	; (21d4 <STACK_SIZE+0x1d4>)
    217a:	4798      	blx	r3
	
		char send_string[HTTP_PACKAGE_STRING_LENGTH];
		uint16_t pos = 0;
		log_entry entry;
		char tempVar[15];
		uint8_t i = 0;
    217c:	2200      	movs	r2, #0
    217e:	9203      	str	r2, [sp, #12]
		
			entry = gprs_buf_temp_pull(&gprs_log_buf);
		
			json_begin_object(send_string, &pos, !i);
		
			sprintf(tempVar, "%d", entry.time);
    2180:	4b0d      	ldr	r3, [pc, #52]	; (21b8 <STACK_SIZE+0x1b8>)
    2182:	469a      	mov	sl, r3
    2184:	e730      	b.n	1fe8 <gprs_send_data_log+0xc4>
			last_command.callback_enabled = 1;
			last_command.response_cb = SIM808_response_gprs_send_post_request;
			//sim808_parse_response_wait(SIM808_RECEIVE_DELAY_NORMAL);
		//}		
	}
}
    2186:	4b2c      	ldr	r3, [pc, #176]	; (2238 <STACK_SIZE+0x238>)
    2188:	449d      	add	sp, r3
    218a:	bc3c      	pop	{r2, r3, r4, r5}
    218c:	4690      	mov	r8, r2
    218e:	4699      	mov	r9, r3
    2190:	46a2      	mov	sl, r4
    2192:	46ab      	mov	fp, r5
    2194:	bdf0      	pop	{r4, r5, r6, r7, pc}
    2196:	46c0      	nop			; (mov r8, r8)
    2198:	fffff294 	.word	0xfffff294
    219c:	20000cc4 	.word	0x20000cc4
    21a0:	000020e2 	.word	0x000020e2
    21a4:	000020e4 	.word	0x000020e4
    21a8:	20000794 	.word	0x20000794
    21ac:	000020e8 	.word	0x000020e8
    21b0:	00000cf8 	.word	0x00000cf8
    21b4:	000069c3 	.word	0x000069c3
    21b8:	0000f29c 	.word	0x0000f29c
    21bc:	00006b29 	.word	0x00006b29
    21c0:	0000f2a0 	.word	0x0000f2a0
    21c4:	00001df1 	.word	0x00001df1
    21c8:	0000f2a8 	.word	0x0000f2a8
    21cc:	0000f2b0 	.word	0x0000f2b0
    21d0:	000069b1 	.word	0x000069b1
    21d4:	00001ee5 	.word	0x00001ee5
    21d8:	0000f290 	.word	0x0000f290
    21dc:	0000f2b4 	.word	0x0000f2b4
    21e0:	0000f2b8 	.word	0x0000f2b8
    21e4:	0000f2bc 	.word	0x0000f2bc
    21e8:	0000d7fd 	.word	0x0000d7fd
    21ec:	0000f2c4 	.word	0x0000f2c4
    21f0:	0000f2c8 	.word	0x0000f2c8
    21f4:	0000f2cc 	.word	0x0000f2cc
    21f8:	0000f2d4 	.word	0x0000f2d4
    21fc:	0000f2d8 	.word	0x0000f2d8
    2200:	0000f2dc 	.word	0x0000f2dc
    2204:	0000f2e0 	.word	0x0000f2e0
    2208:	0000f2e4 	.word	0x0000f2e4
    220c:	0000f2e8 	.word	0x0000f2e8
    2210:	0000f2ec 	.word	0x0000f2ec
    2214:	00006ba9 	.word	0x00006ba9
    2218:	0000f2f0 	.word	0x0000f2f0
    221c:	0000f308 	.word	0x0000f308
    2220:	00002a7d 	.word	0x00002a7d
    2224:	00003611 	.word	0x00003611
    2228:	000069d5 	.word	0x000069d5
    222c:	200007a8 	.word	0x200007a8
    2230:	0000f314 	.word	0x0000f314
    2234:	00002449 	.word	0x00002449
    2238:	00000d6c 	.word	0x00000d6c

0000223c <gprs_handle_uploads>:
#include "gprs_transfer_packages.h"
#include "platform.h"
#include "sim808_uart.h"
#include "response_actions.h"

void gprs_handle_uploads() {
    223c:	b508      	push	{r3, lr}
	// Continue to upload data to server if there are still
	// untransfered packages left.
	if(gprs_log_buf.head != gprs_log_buf.temp_tail && gprs_log_buf.ready) {
    223e:	4b14      	ldr	r3, [pc, #80]	; (2290 <gprs_handle_uploads+0x54>)
    2240:	4a14      	ldr	r2, [pc, #80]	; (2294 <gprs_handle_uploads+0x58>)
    2242:	5a9a      	ldrh	r2, [r3, r2]
    2244:	4914      	ldr	r1, [pc, #80]	; (2298 <gprs_handle_uploads+0x5c>)
    2246:	5a5b      	ldrh	r3, [r3, r1]
    2248:	b292      	uxth	r2, r2
    224a:	429a      	cmp	r2, r3
    224c:	d006      	beq.n	225c <gprs_handle_uploads+0x20>
    224e:	4b13      	ldr	r3, [pc, #76]	; (229c <gprs_handle_uploads+0x60>)
    2250:	4a0f      	ldr	r2, [pc, #60]	; (2290 <gprs_handle_uploads+0x54>)
    2252:	5cd3      	ldrb	r3, [r2, r3]
    2254:	2b00      	cmp	r3, #0
    2256:	d001      	beq.n	225c <gprs_handle_uploads+0x20>
		gprs_send_data_log();
    2258:	4b11      	ldr	r3, [pc, #68]	; (22a0 <gprs_handle_uploads+0x64>)
    225a:	4798      	blx	r3
	}
			
	// Temporary fix for failed parsing of upload response.
	if(gprs_log_buf.ready == 0) {
    225c:	4b0f      	ldr	r3, [pc, #60]	; (229c <gprs_handle_uploads+0x60>)
    225e:	4a0c      	ldr	r2, [pc, #48]	; (2290 <gprs_handle_uploads+0x54>)
    2260:	5cd3      	ldrb	r3, [r2, r3]
    2262:	2b00      	cmp	r3, #0
    2264:	d110      	bne.n	2288 <gprs_handle_uploads+0x4c>
		http_reset_timer++;
    2266:	4a0f      	ldr	r2, [pc, #60]	; (22a4 <gprs_handle_uploads+0x68>)
    2268:	8813      	ldrh	r3, [r2, #0]
    226a:	3301      	adds	r3, #1
    226c:	b29b      	uxth	r3, r3
    226e:	8013      	strh	r3, [r2, #0]
		if(http_reset_timer >= 15) {
    2270:	2b0e      	cmp	r3, #14
    2272:	d90c      	bls.n	228e <gprs_handle_uploads+0x52>
			gprs_log_buf.ready = 1;
    2274:	2301      	movs	r3, #1
    2276:	4a09      	ldr	r2, [pc, #36]	; (229c <gprs_handle_uploads+0x60>)
    2278:	4905      	ldr	r1, [pc, #20]	; (2290 <gprs_handle_uploads+0x54>)
    227a:	548b      	strb	r3, [r1, r2]
			gps_logging_enabled = 1;
    227c:	4a0a      	ldr	r2, [pc, #40]	; (22a8 <gprs_handle_uploads+0x6c>)
    227e:	7013      	strb	r3, [r2, #0]
			http_reset_timer = 0;
    2280:	2200      	movs	r2, #0
    2282:	4b08      	ldr	r3, [pc, #32]	; (22a4 <gprs_handle_uploads+0x68>)
    2284:	801a      	strh	r2, [r3, #0]
    2286:	e002      	b.n	228e <gprs_handle_uploads+0x52>
		}
	}
	else {
		http_reset_timer = 0;
    2288:	2200      	movs	r2, #0
    228a:	4b06      	ldr	r3, [pc, #24]	; (22a4 <gprs_handle_uploads+0x68>)
    228c:	801a      	strh	r2, [r3, #0]
	}
}
    228e:	bd08      	pop	{r3, pc}
    2290:	20000cc4 	.word	0x20000cc4
    2294:	000020e2 	.word	0x000020e2
    2298:	000020e4 	.word	0x000020e4
    229c:	000020e8 	.word	0x000020e8
    22a0:	00001f25 	.word	0x00001f25
    22a4:	20002e1c 	.word	0x20002e1c
    22a8:	20000794 	.word	0x20000794

000022ac <gps_utils_raw_data_to_send_buffer>:
 * Created: 2015-10-15 15:04:36
 *  Author: jiut0001
 */ 
#include "gps_utils.h"

void gps_utils_raw_data_to_send_buffer(data_log *send_buf) {
    22ac:	b570      	push	{r4, r5, r6, lr}
    22ae:	b08c      	sub	sp, #48	; 0x30
	log_entry entry;
	entry.time = gps_data.utc_time;
    22b0:	ab05      	add	r3, sp, #20
    22b2:	4a0f      	ldr	r2, [pc, #60]	; (22f0 <gps_utils_raw_data_to_send_buffer+0x44>)
    22b4:	6890      	ldr	r0, [r2, #8]
	entry.lat = gps_data.lat;
    22b6:	6911      	ldr	r1, [r2, #16]
    22b8:	9106      	str	r1, [sp, #24]
	entry.lng = gps_data.lng;
    22ba:	6954      	ldr	r4, [r2, #20]
    22bc:	9407      	str	r4, [sp, #28]
	entry.speed = gps_data.ground_speed;
    22be:	69d2      	ldr	r2, [r2, #28]
    22c0:	9208      	str	r2, [sp, #32]
	entry.inclination = device.inclination;
    22c2:	4a0c      	ldr	r2, [pc, #48]	; (22f4 <gps_utils_raw_data_to_send_buffer+0x48>)
    22c4:	7951      	ldrb	r1, [r2, #5]
    22c6:	7459      	strb	r1, [r3, #17]
	entry.g_force = 1.0;
    22c8:	21fe      	movs	r1, #254	; 0xfe
    22ca:	0589      	lsls	r1, r1, #22
    22cc:	910a      	str	r1, [sp, #40]	; 0x28
	
	//TODO: add actual value
	entry.upload_interval = 80;				//Upload interval in seconds
    22ce:	2150      	movs	r1, #80	; 0x50
    22d0:	8319      	strh	r1, [r3, #24]
	
	entry.cadence = device.cadence;
    22d2:	7852      	ldrb	r2, [r2, #1]
    22d4:	741a      	strb	r2, [r3, #16]
	
	gprs_buf_push(entry, &gprs_log_buf);
    22d6:	4a08      	ldr	r2, [pc, #32]	; (22f8 <gps_utils_raw_data_to_send_buffer+0x4c>)
    22d8:	9203      	str	r2, [sp, #12]
    22da:	aa09      	add	r2, sp, #36	; 0x24
    22dc:	4669      	mov	r1, sp
    22de:	ca70      	ldmia	r2!, {r4, r5, r6}
    22e0:	c170      	stmia	r1!, {r4, r5, r6}
    22e2:	9906      	ldr	r1, [sp, #24]
    22e4:	9a07      	ldr	r2, [sp, #28]
    22e6:	9b08      	ldr	r3, [sp, #32]
    22e8:	4c04      	ldr	r4, [pc, #16]	; (22fc <gps_utils_raw_data_to_send_buffer+0x50>)
    22ea:	47a0      	blx	r4
}
    22ec:	b00c      	add	sp, #48	; 0x30
    22ee:	bd70      	pop	{r4, r5, r6, pc}
    22f0:	20000bfc 	.word	0x20000bfc
    22f4:	20002e3c 	.word	0x20002e3c
    22f8:	20000cc4 	.word	0x20000cc4
    22fc:	00001e95 	.word	0x00001e95

00002300 <gps_utils_coord_to_dec>:

//Convert from ddmm.mmmm to decimal coordinates
float gps_utils_coord_to_dec(char* val) {
    2300:	b5f0      	push	{r4, r5, r6, r7, lr}
    2302:	b083      	sub	sp, #12
    2304:	af00      	add	r7, sp, #0
    2306:	1c04      	adds	r4, r0, #0
	float o;

	char minutes[8];
	
	char *dotPointer;
	dotPointer = strchr(val, '.');
    2308:	212e      	movs	r1, #46	; 0x2e
    230a:	4b17      	ldr	r3, [pc, #92]	; (2368 <gps_utils_coord_to_dec+0x68>)
    230c:	4798      	blx	r3
	
	char degrees[dotPointer - val];
    230e:	1b06      	subs	r6, r0, r4
    2310:	1df3      	adds	r3, r6, #7
    2312:	08db      	lsrs	r3, r3, #3
    2314:	00db      	lsls	r3, r3, #3
    2316:	466a      	mov	r2, sp
    2318:	1ad2      	subs	r2, r2, r3
    231a:	4695      	mov	sp, r2
	
	strncpy(minutes, dotPointer-2, 7);
    231c:	1e81      	subs	r1, r0, #2
    231e:	1c38      	adds	r0, r7, #0
    2320:	2207      	movs	r2, #7
    2322:	4d12      	ldr	r5, [pc, #72]	; (236c <gps_utils_coord_to_dec+0x6c>)
    2324:	47a8      	blx	r5
	strncpy(degrees, val, (dotPointer - val - 2));
    2326:	1eb2      	subs	r2, r6, #2
    2328:	4668      	mov	r0, sp
    232a:	1c21      	adds	r1, r4, #0
    232c:	47a8      	blx	r5
	
	o = atof(degrees) + (atof(minutes)/60.0);
    232e:	4668      	mov	r0, sp
    2330:	4e0f      	ldr	r6, [pc, #60]	; (2370 <gps_utils_coord_to_dec+0x70>)
    2332:	47b0      	blx	r6
    2334:	1c04      	adds	r4, r0, #0
    2336:	1c0d      	adds	r5, r1, #0
    2338:	1c38      	adds	r0, r7, #0
    233a:	47b0      	blx	r6
    233c:	4b09      	ldr	r3, [pc, #36]	; (2364 <gps_utils_coord_to_dec+0x64>)
    233e:	4a08      	ldr	r2, [pc, #32]	; (2360 <gps_utils_coord_to_dec+0x60>)
    2340:	4e0c      	ldr	r6, [pc, #48]	; (2374 <gps_utils_coord_to_dec+0x74>)
    2342:	47b0      	blx	r6
    2344:	1c02      	adds	r2, r0, #0
    2346:	1c0b      	adds	r3, r1, #0
    2348:	1c20      	adds	r0, r4, #0
    234a:	1c29      	adds	r1, r5, #0
    234c:	4c0a      	ldr	r4, [pc, #40]	; (2378 <gps_utils_coord_to_dec+0x78>)
    234e:	47a0      	blx	r4
    2350:	4b0a      	ldr	r3, [pc, #40]	; (237c <gps_utils_coord_to_dec+0x7c>)
    2352:	4798      	blx	r3
	
	return o;
    2354:	46bd      	mov	sp, r7
    2356:	b003      	add	sp, #12
    2358:	bdf0      	pop	{r4, r5, r6, r7, pc}
    235a:	46c0      	nop			; (mov r8, r8)
    235c:	46c0      	nop			; (mov r8, r8)
    235e:	46c0      	nop			; (mov r8, r8)
    2360:	00000000 	.word	0x00000000
    2364:	404e0000 	.word	0x404e0000
    2368:	00006b6d 	.word	0x00006b6d
    236c:	00006bb7 	.word	0x00006bb7
    2370:	00006941 	.word	0x00006941
    2374:	0000c255 	.word	0x0000c255
    2378:	0000bc11 	.word	0x0000bc11
    237c:	0000d8a1 	.word	0x0000d8a1

00002380 <display_menu>:
#include "menus.h"

extern struct gfx_mono_menu menu_list[];

//TODO: Flytta?
void display_menu(menu_link menu) {
    2380:	b508      	push	{r3, lr}
	gfx_mono_prev_menu = gfx_mono_active_menu;
    2382:	4b08      	ldr	r3, [pc, #32]	; (23a4 <display_menu+0x24>)
    2384:	7819      	ldrb	r1, [r3, #0]
    2386:	4a08      	ldr	r2, [pc, #32]	; (23a8 <display_menu+0x28>)
    2388:	7011      	strb	r1, [r2, #0]
	gfx_mono_active_menu = menu;
    238a:	7018      	strb	r0, [r3, #0]
	gfx_mono_menu_init(&menu_list[menu-(VIEW_MAX_INDEX+1)]);
    238c:	3804      	subs	r0, #4
    238e:	0083      	lsls	r3, r0, #2
    2390:	1818      	adds	r0, r3, r0
    2392:	0080      	lsls	r0, r0, #2
    2394:	4b05      	ldr	r3, [pc, #20]	; (23ac <display_menu+0x2c>)
    2396:	18c0      	adds	r0, r0, r3
    2398:	4b05      	ldr	r3, [pc, #20]	; (23b0 <display_menu+0x30>)
    239a:	4798      	blx	r3
	ssd1306_write_display();
    239c:	4b05      	ldr	r3, [pc, #20]	; (23b4 <display_menu+0x34>)
    239e:	4798      	blx	r3
}
    23a0:	bd08      	pop	{r3, pc}
    23a2:	46c0      	nop			; (mov r8, r8)
    23a4:	2000033d 	.word	0x2000033d
    23a8:	20000bb8 	.word	0x20000bb8
    23ac:	20000088 	.word	0x20000088
    23b0:	00001031 	.word	0x00001031
    23b4:	000008a1 	.word	0x000008a1

000023b8 <is_view>:

//TODO: Flytta till views?
uint8_t is_view(menu_link l) {
	if(l <= VIEW_MAX_INDEX) return 1;
    23b8:	2300      	movs	r3, #0
    23ba:	2203      	movs	r2, #3
    23bc:	4282      	cmp	r2, r0
    23be:	415b      	adcs	r3, r3
    23c0:	b2d8      	uxtb	r0, r3
	return 0;
    23c2:	4770      	bx	lr

000023c4 <SIM808_response_gprs_post>:
		last_command.response_cb = SIM808_response_gprs_post;
	}
}

// Transfer downloaded string to web server from GSM-module.
void SIM808_response_gprs_post(volatile uint8_t success, volatile char *cmd) {
    23c4:	b510      	push	{r4, lr}
    23c6:	b084      	sub	sp, #16
    23c8:	1c0c      	adds	r4, r1, #0
    23ca:	466b      	mov	r3, sp
    23cc:	71d8      	strb	r0, [r3, #7]

	gprs_log_buf.ready = 1;		//The buffer is free to use again
    23ce:	4b16      	ldr	r3, [pc, #88]	; (2428 <SIM808_response_gprs_post+0x64>)
    23d0:	2101      	movs	r1, #1
    23d2:	4a16      	ldr	r2, [pc, #88]	; (242c <SIM808_response_gprs_post+0x68>)
    23d4:	5499      	strb	r1, [r3, r2]
			
	// Enable gps communication if transfer complete.
	if(gprs_log_buf.temp_tail == gprs_log_buf.head) {	
    23d6:	4a16      	ldr	r2, [pc, #88]	; (2430 <SIM808_response_gprs_post+0x6c>)
    23d8:	5a9a      	ldrh	r2, [r3, r2]
    23da:	4916      	ldr	r1, [pc, #88]	; (2434 <SIM808_response_gprs_post+0x70>)
    23dc:	5a5b      	ldrh	r3, [r3, r1]
    23de:	b292      	uxth	r2, r2
    23e0:	429a      	cmp	r2, r3
    23e2:	d102      	bne.n	23ea <SIM808_response_gprs_post+0x26>
		gps_logging_enabled = 1;	
    23e4:	2201      	movs	r2, #1
    23e6:	4b14      	ldr	r3, [pc, #80]	; (2438 <SIM808_response_gprs_post+0x74>)
    23e8:	701a      	strb	r2, [r3, #0]
	}
			
	volatile uint8_t len = strlen(cmd);
    23ea:	1c20      	adds	r0, r4, #0
    23ec:	4b13      	ldr	r3, [pc, #76]	; (243c <SIM808_response_gprs_post+0x78>)
    23ee:	4798      	blx	r3
    23f0:	b2c0      	uxtb	r0, r0
    23f2:	466b      	mov	r3, sp
    23f4:	73d8      	strb	r0, [r3, #15]
	char *errorCodeString = cmd+15;		// Beginning of error code
	*(errorCodeString+3) = '\0';		// Close string after error code
    23f6:	2300      	movs	r3, #0
    23f8:	74a3      	strb	r3, [r4, #18]
	if(gprs_log_buf.temp_tail == gprs_log_buf.head) {	
		gps_logging_enabled = 1;	
	}
			
	volatile uint8_t len = strlen(cmd);
	char *errorCodeString = cmd+15;		// Beginning of error code
    23fa:	1c20      	adds	r0, r4, #0
    23fc:	300f      	adds	r0, #15
	*(errorCodeString+3) = '\0';		// Close string after error code

	uint16_t errorCode = atoi(errorCodeString);	
    23fe:	4b10      	ldr	r3, [pc, #64]	; (2440 <SIM808_response_gprs_post+0x7c>)
    2400:	4798      	blx	r3
			
	if(errorCode == 200) {
    2402:	b280      	uxth	r0, r0
    2404:	28c8      	cmp	r0, #200	; 0xc8
    2406:	d106      	bne.n	2416 <SIM808_response_gprs_post+0x52>
		// Success
		gprs_log_buf.tail = gprs_log_buf.temp_tail;
    2408:	4b07      	ldr	r3, [pc, #28]	; (2428 <SIM808_response_gprs_post+0x64>)
    240a:	4a09      	ldr	r2, [pc, #36]	; (2430 <SIM808_response_gprs_post+0x6c>)
    240c:	5a99      	ldrh	r1, [r3, r2]
    240e:	b289      	uxth	r1, r1
    2410:	4a0c      	ldr	r2, [pc, #48]	; (2444 <SIM808_response_gprs_post+0x80>)
    2412:	5299      	strh	r1, [r3, r2]
    2414:	e005      	b.n	2422 <SIM808_response_gprs_post+0x5e>
				
	}
	else {
		// Failure, retry transfer next time.
		gprs_log_buf.temp_tail = gprs_log_buf.tail;
    2416:	4b04      	ldr	r3, [pc, #16]	; (2428 <SIM808_response_gprs_post+0x64>)
    2418:	4a0a      	ldr	r2, [pc, #40]	; (2444 <SIM808_response_gprs_post+0x80>)
    241a:	5a99      	ldrh	r1, [r3, r2]
    241c:	b289      	uxth	r1, r1
    241e:	4a04      	ldr	r2, [pc, #16]	; (2430 <SIM808_response_gprs_post+0x6c>)
    2420:	5299      	strh	r1, [r3, r2]
	}
		
}
    2422:	b004      	add	sp, #16
    2424:	bd10      	pop	{r4, pc}
    2426:	46c0      	nop			; (mov r8, r8)
    2428:	20000cc4 	.word	0x20000cc4
    242c:	000020e8 	.word	0x000020e8
    2430:	000020e4 	.word	0x000020e4
    2434:	000020e2 	.word	0x000020e2
    2438:	20000794 	.word	0x20000794
    243c:	00006ba9 	.word	0x00006ba9
    2440:	0000694b 	.word	0x0000694b
    2444:	000020e6 	.word	0x000020e6

00002448 <SIM808_response_gprs_send_post_request>:
 *  Author: jiut0001
 */ 
#include "response_actions.h"

// Send previously added JSON POST data to web server.
void SIM808_response_gprs_send_post_request(volatile uint8_t success, volatile char *cmd) {
    2448:	b510      	push	{r4, lr}
    244a:	b084      	sub	sp, #16
    244c:	466b      	mov	r3, sp
    244e:	71d8      	strb	r0, [r3, #7]
    2450:	3307      	adds	r3, #7
	if(success == 1) {
    2452:	781b      	ldrb	r3, [r3, #0]
    2454:	2b01      	cmp	r3, #1
    2456:	d116      	bne.n	2486 <SIM808_response_gprs_send_post_request+0x3e>
		sim808_send_command(CMD_GPRS_POST_REQ);	
    2458:	4b0c      	ldr	r3, [pc, #48]	; (248c <SIM808_response_gprs_send_post_request+0x44>)
    245a:	6818      	ldr	r0, [r3, #0]
    245c:	6859      	ldr	r1, [r3, #4]
    245e:	689a      	ldr	r2, [r3, #8]
    2460:	68db      	ldr	r3, [r3, #12]
    2462:	4c0b      	ldr	r4, [pc, #44]	; (2490 <SIM808_response_gprs_send_post_request+0x48>)
    2464:	47a0      	blx	r4
		volatile uint8_t res = sim808_parse_response_wait(SIM808_RECEIVE_DELAY_NORMAL); // Perhaps make asynchronous.
    2466:	20fa      	movs	r0, #250	; 0xfa
    2468:	0040      	lsls	r0, r0, #1
    246a:	4b0a      	ldr	r3, [pc, #40]	; (2494 <SIM808_response_gprs_send_post_request+0x4c>)
    246c:	4798      	blx	r3
    246e:	466b      	mov	r3, sp
    2470:	73d8      	strb	r0, [r3, #15]
		delay_ms(100);
    2472:	2064      	movs	r0, #100	; 0x64
    2474:	4b08      	ldr	r3, [pc, #32]	; (2498 <SIM808_response_gprs_send_post_request+0x50>)
    2476:	4798      	blx	r3
		last_command.callback_enabled = 1;
    2478:	4b08      	ldr	r3, [pc, #32]	; (249c <SIM808_response_gprs_send_post_request+0x54>)
    247a:	2201      	movs	r2, #1
    247c:	721a      	strb	r2, [r3, #8]
		last_command.expected_response = "+HTTPACTION";
    247e:	4a08      	ldr	r2, [pc, #32]	; (24a0 <SIM808_response_gprs_send_post_request+0x58>)
    2480:	605a      	str	r2, [r3, #4]
		last_command.response_cb = SIM808_response_gprs_post;
    2482:	4a08      	ldr	r2, [pc, #32]	; (24a4 <SIM808_response_gprs_send_post_request+0x5c>)
    2484:	60da      	str	r2, [r3, #12]
	}
}
    2486:	b004      	add	sp, #16
    2488:	bd10      	pop	{r4, pc}
    248a:	46c0      	nop			; (mov r8, r8)
    248c:	20000cac 	.word	0x20000cac
    2490:	00002a7d 	.word	0x00002a7d
    2494:	00002b61 	.word	0x00002b61
    2498:	00003611 	.word	0x00003611
    249c:	200007a8 	.word	0x200007a8
    24a0:	0000f348 	.word	0x0000f348
    24a4:	000023c5 	.word	0x000023c5

000024a8 <SIM808_response_gprs_get>:
		gprs_log_buf.temp_tail = gprs_log_buf.tail;
	}
		
}

void SIM808_response_gprs_get(volatile uint8_t success, volatile char *cmd) {
    24a8:	b082      	sub	sp, #8
    24aa:	466b      	mov	r3, sp
    24ac:	71d8      	strb	r0, [r3, #7]
	last_command.expected_response = "+HTTPACTION";
    24ae:	4a02      	ldr	r2, [pc, #8]	; (24b8 <SIM808_response_gprs_get+0x10>)
    24b0:	4b02      	ldr	r3, [pc, #8]	; (24bc <SIM808_response_gprs_get+0x14>)
    24b2:	605a      	str	r2, [r3, #4]
}
    24b4:	b002      	add	sp, #8
    24b6:	4770      	bx	lr
    24b8:	0000f348 	.word	0x0000f348
    24bc:	200007a8 	.word	0x200007a8

000024c0 <SIM808_response_gps_data>:

//Update GPS data
// TODO: Only update if success = 1
void SIM808_response_gps_data(volatile uint8_t success, volatile char *cmd) {
    24c0:	b5f0      	push	{r4, r5, r6, r7, lr}
    24c2:	b087      	sub	sp, #28
    24c4:	1c0e      	adds	r6, r1, #0
    24c6:	466b      	mov	r3, sp
    24c8:	71d8      	strb	r0, [r3, #7]
	
	volatile uint8_t testVar = success;
    24ca:	79d9      	ldrb	r1, [r3, #7]
	last_command.expected_response = "+HTTPACTION";
}

//Update GPS data
// TODO: Only update if success = 1
void SIM808_response_gps_data(volatile uint8_t success, volatile char *cmd) {
    24cc:	3307      	adds	r3, #7
	
	volatile uint8_t testVar = success;
    24ce:	b2c9      	uxtb	r1, r1
    24d0:	466a      	mov	r2, sp
    24d2:	75d1      	strb	r1, [r2, #23]
	testVar = success;
    24d4:	781b      	ldrb	r3, [r3, #0]
    24d6:	b2db      	uxtb	r3, r3
    24d8:	75d3      	strb	r3, [r2, #23]
	
	volatile char *comma;
	volatile char *position;
	char field[15];
	
	comma = strchr (cmd, ',');
    24da:	1c30      	adds	r0, r6, #0
    24dc:	212c      	movs	r1, #44	; 0x2c
    24de:	4b42      	ldr	r3, [pc, #264]	; (25e8 <SIM808_response_gps_data+0x128>)
    24e0:	4798      	blx	r3
	position = cmd;
	
	uint8_t j = 0;
	while (comma) {
    24e2:	2800      	cmp	r0, #0
    24e4:	d072      	beq.n	25cc <SIM808_response_gps_data+0x10c>
	char field[15];
	
	comma = strchr (cmd, ',');
	position = cmd;
	
	uint8_t j = 0;
    24e6:	2700      	movs	r7, #0
		
		// Add a NULL to the end of the string
		field[i] = '\0';	
		
		//Bind the separated field to the gps_data struct object:
		switch(j) {
    24e8:	4c40      	ldr	r4, [pc, #256]	; (25ec <SIM808_response_gps_data+0x12c>)
    24ea:	e06a      	b.n	25c2 <SIM808_response_gps_data+0x102>
	uint8_t j = 0;
	while (comma) {
		int i = 0;

		while (position < comma) {
			field[i] = *position;
    24ec:	7819      	ldrb	r1, [r3, #0]
    24ee:	7011      	strb	r1, [r2, #0]
			i++;
			position++;
    24f0:	3301      	adds	r3, #1
    24f2:	3201      	adds	r2, #1
	
	uint8_t j = 0;
	while (comma) {
		int i = 0;

		while (position < comma) {
    24f4:	4283      	cmp	r3, r0
    24f6:	d1f9      	bne.n	24ec <SIM808_response_gps_data+0x2c>
    24f8:	1b81      	subs	r1, r0, r6
    24fa:	1c06      	adds	r6, r0, #0
    24fc:	e000      	b.n	2500 <SIM808_response_gps_data+0x40>
    24fe:	2100      	movs	r1, #0
			i++;
			position++;
		}
		
		// Add a NULL to the end of the string
		field[i] = '\0';	
    2500:	2200      	movs	r2, #0
    2502:	ab02      	add	r3, sp, #8
    2504:	545a      	strb	r2, [r3, r1]
		
		//Bind the separated field to the gps_data struct object:
		switch(j) {
    2506:	2f0b      	cmp	r7, #11
    2508:	d852      	bhi.n	25b0 <SIM808_response_gps_data+0xf0>
    250a:	00bb      	lsls	r3, r7, #2
    250c:	58e3      	ldr	r3, [r4, r3]
    250e:	469f      	mov	pc, r3
			case 1:
			gps_data.utc_time = atoi(field);
    2510:	a802      	add	r0, sp, #8
    2512:	4b37      	ldr	r3, [pc, #220]	; (25f0 <SIM808_response_gps_data+0x130>)
    2514:	4798      	blx	r3
    2516:	4b37      	ldr	r3, [pc, #220]	; (25f4 <SIM808_response_gps_data+0x134>)
    2518:	6098      	str	r0, [r3, #8]
			break;
    251a:	e049      	b.n	25b0 <SIM808_response_gps_data+0xf0>
			case 2:
			gps_data.status = field[0];
    251c:	ab02      	add	r3, sp, #8
    251e:	781a      	ldrb	r2, [r3, #0]
    2520:	4b34      	ldr	r3, [pc, #208]	; (25f4 <SIM808_response_gps_data+0x134>)
    2522:	731a      	strb	r2, [r3, #12]
			break;
    2524:	e044      	b.n	25b0 <SIM808_response_gps_data+0xf0>
			case 3:
			if(gps_data.status != 'V') {
    2526:	4b33      	ldr	r3, [pc, #204]	; (25f4 <SIM808_response_gps_data+0x134>)
    2528:	7b1b      	ldrb	r3, [r3, #12]
    252a:	2b56      	cmp	r3, #86	; 0x56
    252c:	d005      	beq.n	253a <SIM808_response_gps_data+0x7a>
				gps_data.lat = gps_utils_coord_to_dec(field);
    252e:	a802      	add	r0, sp, #8
    2530:	4b31      	ldr	r3, [pc, #196]	; (25f8 <SIM808_response_gps_data+0x138>)
    2532:	4798      	blx	r3
    2534:	4b2f      	ldr	r3, [pc, #188]	; (25f4 <SIM808_response_gps_data+0x134>)
    2536:	6118      	str	r0, [r3, #16]
    2538:	e03a      	b.n	25b0 <SIM808_response_gps_data+0xf0>
			}
			else {
				gps_data.lat = 0;
    253a:	2200      	movs	r2, #0
    253c:	4b2d      	ldr	r3, [pc, #180]	; (25f4 <SIM808_response_gps_data+0x134>)
    253e:	611a      	str	r2, [r3, #16]
    2540:	e036      	b.n	25b0 <SIM808_response_gps_data+0xf0>
			}
			break;
			case 4:
			gps_data.ns_indicator = field[0];
    2542:	ab02      	add	r3, sp, #8
    2544:	781a      	ldrb	r2, [r3, #0]
    2546:	4b2b      	ldr	r3, [pc, #172]	; (25f4 <SIM808_response_gps_data+0x134>)
    2548:	761a      	strb	r2, [r3, #24]
			break;
    254a:	e031      	b.n	25b0 <SIM808_response_gps_data+0xf0>
			case 5:
			if(gps_data.status != 'V') {
    254c:	4b29      	ldr	r3, [pc, #164]	; (25f4 <SIM808_response_gps_data+0x134>)
    254e:	7b1b      	ldrb	r3, [r3, #12]
    2550:	2b56      	cmp	r3, #86	; 0x56
    2552:	d005      	beq.n	2560 <SIM808_response_gps_data+0xa0>
				gps_data.lng = gps_utils_coord_to_dec(field);
    2554:	a802      	add	r0, sp, #8
    2556:	4b28      	ldr	r3, [pc, #160]	; (25f8 <SIM808_response_gps_data+0x138>)
    2558:	4798      	blx	r3
    255a:	4b26      	ldr	r3, [pc, #152]	; (25f4 <SIM808_response_gps_data+0x134>)
    255c:	6158      	str	r0, [r3, #20]
    255e:	e027      	b.n	25b0 <SIM808_response_gps_data+0xf0>
			}
			else {
				gps_data.lng = 0;
    2560:	2200      	movs	r2, #0
    2562:	4b24      	ldr	r3, [pc, #144]	; (25f4 <SIM808_response_gps_data+0x134>)
    2564:	615a      	str	r2, [r3, #20]
    2566:	e023      	b.n	25b0 <SIM808_response_gps_data+0xf0>
			}
			break;
			case 6:
			gps_data.ew_indicator = field[0];
    2568:	ab02      	add	r3, sp, #8
    256a:	781a      	ldrb	r2, [r3, #0]
    256c:	4b21      	ldr	r3, [pc, #132]	; (25f4 <SIM808_response_gps_data+0x134>)
    256e:	765a      	strb	r2, [r3, #25]
			break;
    2570:	e01e      	b.n	25b0 <SIM808_response_gps_data+0xf0>
			case 7:
			gps_data.ground_speed = atof(field)*1.852;
    2572:	a802      	add	r0, sp, #8
    2574:	4b21      	ldr	r3, [pc, #132]	; (25fc <SIM808_response_gps_data+0x13c>)
    2576:	4798      	blx	r3
    2578:	4b1a      	ldr	r3, [pc, #104]	; (25e4 <SIM808_response_gps_data+0x124>)
    257a:	4a19      	ldr	r2, [pc, #100]	; (25e0 <SIM808_response_gps_data+0x120>)
    257c:	4d20      	ldr	r5, [pc, #128]	; (2600 <SIM808_response_gps_data+0x140>)
    257e:	47a8      	blx	r5
    2580:	4b20      	ldr	r3, [pc, #128]	; (2604 <SIM808_response_gps_data+0x144>)
    2582:	4798      	blx	r3
    2584:	4b1b      	ldr	r3, [pc, #108]	; (25f4 <SIM808_response_gps_data+0x134>)
    2586:	61d8      	str	r0, [r3, #28]
			break;
    2588:	e012      	b.n	25b0 <SIM808_response_gps_data+0xf0>
			case 8:
			gps_data.ground_course = atof(field);
    258a:	a802      	add	r0, sp, #8
    258c:	4b1b      	ldr	r3, [pc, #108]	; (25fc <SIM808_response_gps_data+0x13c>)
    258e:	4798      	blx	r3
    2590:	4b1c      	ldr	r3, [pc, #112]	; (2604 <SIM808_response_gps_data+0x144>)
    2592:	4798      	blx	r3
    2594:	4b17      	ldr	r3, [pc, #92]	; (25f4 <SIM808_response_gps_data+0x134>)
    2596:	6218      	str	r0, [r3, #32]
			break;
    2598:	e00a      	b.n	25b0 <SIM808_response_gps_data+0xf0>
			case 9:
			gps_data.date = atoi(field);
    259a:	a802      	add	r0, sp, #8
    259c:	4b14      	ldr	r3, [pc, #80]	; (25f0 <SIM808_response_gps_data+0x130>)
    259e:	4798      	blx	r3
    25a0:	4b14      	ldr	r3, [pc, #80]	; (25f4 <SIM808_response_gps_data+0x134>)
    25a2:	6258      	str	r0, [r3, #36]	; 0x24
			break;
    25a4:	e004      	b.n	25b0 <SIM808_response_gps_data+0xf0>
			case 10:

			break;
			case 11:
			gps_data.mode = field[0];
    25a6:	ab02      	add	r3, sp, #8
    25a8:	781a      	ldrb	r2, [r3, #0]
    25aa:	2328      	movs	r3, #40	; 0x28
    25ac:	4911      	ldr	r1, [pc, #68]	; (25f4 <SIM808_response_gps_data+0x134>)
    25ae:	54ca      	strb	r2, [r1, r3]
			default:
			break;
		}

		// Position is now the comma, skip it past
		position++;
    25b0:	3601      	adds	r6, #1
		j++;
    25b2:	3701      	adds	r7, #1
    25b4:	b2ff      	uxtb	r7, r7
		comma = strchr (position, ',');
    25b6:	1c30      	adds	r0, r6, #0
    25b8:	212c      	movs	r1, #44	; 0x2c
    25ba:	4b0b      	ldr	r3, [pc, #44]	; (25e8 <SIM808_response_gps_data+0x128>)
    25bc:	4798      	blx	r3
	
	comma = strchr (cmd, ',');
	position = cmd;
	
	uint8_t j = 0;
	while (comma) {
    25be:	2800      	cmp	r0, #0
    25c0:	d004      	beq.n	25cc <SIM808_response_gps_data+0x10c>
		int i = 0;

		while (position < comma) {
    25c2:	4286      	cmp	r6, r0
    25c4:	d29b      	bcs.n	24fe <SIM808_response_gps_data+0x3e>
    25c6:	aa02      	add	r2, sp, #8
    25c8:	1c33      	adds	r3, r6, #0
    25ca:	e78f      	b.n	24ec <SIM808_response_gps_data+0x2c>
		position++;
		j++;
		comma = strchr (position, ',');
	}

	if(gps_data.status == 'A') {
    25cc:	4b09      	ldr	r3, [pc, #36]	; (25f4 <SIM808_response_gps_data+0x134>)
    25ce:	7b1b      	ldrb	r3, [r3, #12]
    25d0:	2b41      	cmp	r3, #65	; 0x41
    25d2:	d102      	bne.n	25da <SIM808_response_gps_data+0x11a>
		gps_utils_raw_data_to_send_buffer(&gprs_log_buf);
    25d4:	480c      	ldr	r0, [pc, #48]	; (2608 <SIM808_response_gps_data+0x148>)
    25d6:	4b0d      	ldr	r3, [pc, #52]	; (260c <SIM808_response_gps_data+0x14c>)
    25d8:	4798      	blx	r3
	}
}
    25da:	b007      	add	sp, #28
    25dc:	bdf0      	pop	{r4, r5, r6, r7, pc}
    25de:	46c0      	nop			; (mov r8, r8)
    25e0:	c083126f 	.word	0xc083126f
    25e4:	3ffda1ca 	.word	0x3ffda1ca
    25e8:	00006b6d 	.word	0x00006b6d
    25ec:	0000f318 	.word	0x0000f318
    25f0:	0000694b 	.word	0x0000694b
    25f4:	20000bfc 	.word	0x20000bfc
    25f8:	00002301 	.word	0x00002301
    25fc:	00006941 	.word	0x00006941
    2600:	0000cb29 	.word	0x0000cb29
    2604:	0000d8a1 	.word	0x0000d8a1
    2608:	20000cc4 	.word	0x20000cc4
    260c:	000022ad 	.word	0x000022ad

00002610 <rtc_lib_update_alarm_time>:

}

//Update timestamp to next time
static void rtc_lib_update_alarm_time(struct rtc_calendar_time* time, alarm_t active_alarm )
{
    2610:	b510      	push	{r4, lr}
    2612:	b084      	sub	sp, #16
    2614:	1c04      	adds	r4, r0, #0
    2616:	1c0b      	adds	r3, r1, #0
    2618:	9101      	str	r1, [sp, #4]
		//Update and normalize alarm time
		time->second += active_alarm.alarm_interval_sec;
    261a:	7800      	ldrb	r0, [r0, #0]
    261c:	18c0      	adds	r0, r0, r3
    261e:	b2c0      	uxtb	r0, r0
		if (time->second >= 60)
    2620:	283b      	cmp	r0, #59	; 0x3b
    2622:	d801      	bhi.n	2628 <rtc_lib_update_alarm_time+0x18>

//Update timestamp to next time
static void rtc_lib_update_alarm_time(struct rtc_calendar_time* time, alarm_t active_alarm )
{
		//Update and normalize alarm time
		time->second += active_alarm.alarm_interval_sec;
    2624:	7020      	strb	r0, [r4, #0]
    2626:	e006      	b.n	2636 <rtc_lib_update_alarm_time+0x26>
		if (time->second >= 60)
		{
			time->second %= 60;
    2628:	213c      	movs	r1, #60	; 0x3c
    262a:	4b10      	ldr	r3, [pc, #64]	; (266c <rtc_lib_update_alarm_time+0x5c>)
    262c:	4798      	blx	r3
    262e:	7021      	strb	r1, [r4, #0]
			time->minute++;
    2630:	7863      	ldrb	r3, [r4, #1]
    2632:	3301      	adds	r3, #1
    2634:	7063      	strb	r3, [r4, #1]
		}
		
		time->minute += active_alarm.alarm_interval_min;
    2636:	ab01      	add	r3, sp, #4
    2638:	7858      	ldrb	r0, [r3, #1]
    263a:	7863      	ldrb	r3, [r4, #1]
    263c:	18c0      	adds	r0, r0, r3
    263e:	b2c0      	uxtb	r0, r0
		if (time->minute >= 60)
    2640:	283b      	cmp	r0, #59	; 0x3b
    2642:	d801      	bhi.n	2648 <rtc_lib_update_alarm_time+0x38>
		{
			time->second %= 60;
			time->minute++;
		}
		
		time->minute += active_alarm.alarm_interval_min;
    2644:	7060      	strb	r0, [r4, #1]
    2646:	e006      	b.n	2656 <rtc_lib_update_alarm_time+0x46>
		if (time->minute >= 60)
		{
			time->minute %= 60;
    2648:	213c      	movs	r1, #60	; 0x3c
    264a:	4b08      	ldr	r3, [pc, #32]	; (266c <rtc_lib_update_alarm_time+0x5c>)
    264c:	4798      	blx	r3
    264e:	7061      	strb	r1, [r4, #1]
			time->hour++;
    2650:	78a3      	ldrb	r3, [r4, #2]
    2652:	3301      	adds	r3, #1
    2654:	70a3      	strb	r3, [r4, #2]
		}
		time->hour += active_alarm.alarm_interval_hour;
    2656:	ab01      	add	r3, sp, #4
    2658:	7898      	ldrb	r0, [r3, #2]
    265a:	78a3      	ldrb	r3, [r4, #2]
    265c:	18c0      	adds	r0, r0, r3
		time->hour %= 12;
    265e:	b2c0      	uxtb	r0, r0
    2660:	210c      	movs	r1, #12
    2662:	4b02      	ldr	r3, [pc, #8]	; (266c <rtc_lib_update_alarm_time+0x5c>)
    2664:	4798      	blx	r3
    2666:	70a1      	strb	r1, [r4, #2]
}
    2668:	b004      	add	sp, #16
    266a:	bd10      	pop	{r4, pc}
    266c:	0000ac19 	.word	0x0000ac19

00002670 <rtc_match_callback0>:
// 	rtc_calendar_get_time(&rtc_instance, &test);
//	printf("\talarm!\r\n\r\nklockan r %02d:%02d:%02d %04d-%02d-%02d \n\r", test.hour, test.minute, test.second, test.year, test.month, test.day);
}
//Wrappers
static void rtc_match_callback0(void)
{
    2670:	b5f0      	push	{r4, r5, r6, r7, lr}
    2672:	b083      	sub	sp, #12
	/* Set new alarm in alarm_interval_sec seconds */
	static struct rtc_calendar_alarm_time alarm;
	
	//Get current time to not mess with am/pm bull
	struct rtc_calendar_time now;
	rtc_calendar_get_time(&rtc_instance, &now);
    2674:	4e0e      	ldr	r6, [pc, #56]	; (26b0 <rtc_match_callback0+0x40>)
    2676:	466d      	mov	r5, sp
    2678:	1c30      	adds	r0, r6, #0
    267a:	4669      	mov	r1, sp
    267c:	4b0d      	ldr	r3, [pc, #52]	; (26b4 <rtc_match_callback0+0x44>)
    267e:	4798      	blx	r3
	
	alarm.time = now;
    2680:	4c0d      	ldr	r4, [pc, #52]	; (26b8 <rtc_match_callback0+0x48>)
    2682:	1c23      	adds	r3, r4, #0
    2684:	cd06      	ldmia	r5!, {r1, r2}
    2686:	c306      	stmia	r3!, {r1, r2}
	
	//Disable updating mask
	alarm.mask = RTC_LIB_SKIP_MASK_MASK;
    2688:	2307      	movs	r3, #7
    268a:	7223      	strb	r3, [r4, #8]
	
	//Update and normalize alarm time
	rtc_lib_update_alarm_time(&alarm.time, alarm_conf[alarm_number]);
    268c:	4d0b      	ldr	r5, [pc, #44]	; (26bc <rtc_match_callback0+0x4c>)
    268e:	1c20      	adds	r0, r4, #0
    2690:	6829      	ldr	r1, [r5, #0]
    2692:	686a      	ldr	r2, [r5, #4]
    2694:	68ab      	ldr	r3, [r5, #8]
    2696:	4f0a      	ldr	r7, [pc, #40]	; (26c0 <rtc_match_callback0+0x50>)
    2698:	47b8      	blx	r7
	
	rtc_calendar_set_alarm(&rtc_instance, &alarm, alarm_number);
    269a:	1c30      	adds	r0, r6, #0
    269c:	1c21      	adds	r1, r4, #0
    269e:	2200      	movs	r2, #0
    26a0:	4b08      	ldr	r3, [pc, #32]	; (26c4 <rtc_match_callback0+0x54>)
    26a2:	4798      	blx	r3
	
	//Do we have a valid callback? 
	if (*alarm_conf[alarm_number].external_callback_func)
    26a4:	686b      	ldr	r3, [r5, #4]
    26a6:	2b00      	cmp	r3, #0
    26a8:	d000      	beq.n	26ac <rtc_match_callback0+0x3c>
	{
		//Call it then
		alarm_conf[alarm_number].external_callback_func();
    26aa:	4798      	blx	r3
}
//Wrappers
static void rtc_match_callback0(void)
{
	rtc_match_callback(RTC_CALENDAR_ALARM_0);
}
    26ac:	b003      	add	sp, #12
    26ae:	bdf0      	pop	{r4, r5, r6, r7, pc}
    26b0:	20002f4c 	.word	0x20002f4c
    26b4:	00001901 	.word	0x00001901
    26b8:	200001d4 	.word	0x200001d4
    26bc:	20002f40 	.word	0x20002f40
    26c0:	00002611 	.word	0x00002611
    26c4:	0000192d 	.word	0x0000192d

000026c8 <rtc_lib_soft_alarm_handler>:
	return false;
}
//handle soft alarms! This should be registered as alarm 0
//This could also be added as an invisible extension to the normal alarms
static void rtc_lib_soft_alarm_handler(void)
{
    26c8:	b5f0      	push	{r4, r5, r6, r7, lr}
    26ca:	b083      	sub	sp, #12
	soft_alarm_t * curr_alarm = soft_alarm_conf;
	//Get current time
	struct rtc_calendar_time now;
	rtc_calendar_get_time(&rtc_instance, &now);
    26cc:	481f      	ldr	r0, [pc, #124]	; (274c <rtc_lib_soft_alarm_handler+0x84>)
    26ce:	4669      	mov	r1, sp
    26d0:	4b1f      	ldr	r3, [pc, #124]	; (2750 <rtc_lib_soft_alarm_handler+0x88>)
    26d2:	4798      	blx	r3
	//Loop through soft alarms
	while(curr_alarm->alarm_settings.active)
    26d4:	4b1f      	ldr	r3, [pc, #124]	; (2754 <rtc_lib_soft_alarm_handler+0x8c>)
    26d6:	7a1b      	ldrb	r3, [r3, #8]
    26d8:	2b00      	cmp	r3, #0
    26da:	d034      	beq.n	2746 <rtc_lib_soft_alarm_handler+0x7e>
    26dc:	4c1e      	ldr	r4, [pc, #120]	; (2758 <rtc_lib_soft_alarm_handler+0x90>)
}
//handle soft alarms! This should be registered as alarm 0
//This could also be added as an invisible extension to the normal alarms
static void rtc_lib_soft_alarm_handler(void)
{
	soft_alarm_t * curr_alarm = soft_alarm_conf;
    26de:	1c25      	adds	r5, r4, #0
    26e0:	3d0e      	subs	r5, #14
		time->hour %= 12;
}
static inline bool rtc_lib_compare_time(struct rtc_calendar_time* time1, struct rtc_calendar_time* time2)
{
	//Normalize am/pm
	time1->hour %= 12;
    26e2:	4f1e      	ldr	r7, [pc, #120]	; (275c <rtc_lib_soft_alarm_handler+0x94>)
    26e4:	4669      	mov	r1, sp
    26e6:	7888      	ldrb	r0, [r1, #2]
    26e8:	210c      	movs	r1, #12
    26ea:	47b8      	blx	r7
    26ec:	466a      	mov	r2, sp
    26ee:	7091      	strb	r1, [r2, #2]
    26f0:	1c26      	adds	r6, r4, #0
	time2->hour %= 12;	
    26f2:	7820      	ldrb	r0, [r4, #0]
    26f4:	210c      	movs	r1, #12
    26f6:	47b8      	blx	r7
    26f8:	7021      	strb	r1, [r4, #0]
	if (time1->second == 58)
    26fa:	4669      	mov	r1, sp
    26fc:	780b      	ldrb	r3, [r1, #0]
    26fe:	2b3a      	cmp	r3, #58	; 0x3a
    2700:	d102      	bne.n	2708 <rtc_lib_soft_alarm_handler+0x40>
	{
		delay_ms(1);
    2702:	2001      	movs	r0, #1
    2704:	4a16      	ldr	r2, [pc, #88]	; (2760 <rtc_lib_soft_alarm_handler+0x98>)
    2706:	4790      	blx	r2
    2708:	1eb3      	subs	r3, r6, #2
	}
	
	if ((time1->second == time2->second) &&
    270a:	4669      	mov	r1, sp
    270c:	780a      	ldrb	r2, [r1, #0]
    270e:	781b      	ldrb	r3, [r3, #0]
    2710:	429a      	cmp	r2, r3
    2712:	d108      	bne.n	2726 <rtc_lib_soft_alarm_handler+0x5e>
    2714:	788a      	ldrb	r2, [r1, #2]
    2716:	7833      	ldrb	r3, [r6, #0]
    2718:	429a      	cmp	r2, r3
    271a:	d104      	bne.n	2726 <rtc_lib_soft_alarm_handler+0x5e>
    271c:	3e01      	subs	r6, #1
		(time1->hour == time2->hour) &&
    271e:	784a      	ldrb	r2, [r1, #1]
    2720:	7833      	ldrb	r3, [r6, #0]
    2722:	429a      	cmp	r2, r3
    2724:	d005      	beq.n	2732 <rtc_lib_soft_alarm_handler+0x6a>
			//Alarm has gone off, handle!
			rtc_lib_update_alarm_time(&curr_alarm->next_alarm, curr_alarm->alarm_settings);
			curr_alarm->alarm_settings.external_callback_func();
		}
		//Move on to the next one
		curr_alarm++;
    2726:	3514      	adds	r5, #20
    2728:	3414      	adds	r4, #20
	soft_alarm_t * curr_alarm = soft_alarm_conf;
	//Get current time
	struct rtc_calendar_time now;
	rtc_calendar_get_time(&rtc_instance, &now);
	//Loop through soft alarms
	while(curr_alarm->alarm_settings.active)
    272a:	7a2b      	ldrb	r3, [r5, #8]
    272c:	2b00      	cmp	r3, #0
    272e:	d1d9      	bne.n	26e4 <rtc_lib_soft_alarm_handler+0x1c>
    2730:	e009      	b.n	2746 <rtc_lib_soft_alarm_handler+0x7e>
    2732:	1c28      	adds	r0, r5, #0
    2734:	300c      	adds	r0, #12
	{
		if (rtc_lib_compare_time(&now, &curr_alarm->next_alarm))
		{
			//Alarm has gone off, handle!
			rtc_lib_update_alarm_time(&curr_alarm->next_alarm, curr_alarm->alarm_settings);
    2736:	6829      	ldr	r1, [r5, #0]
    2738:	686a      	ldr	r2, [r5, #4]
    273a:	68ab      	ldr	r3, [r5, #8]
    273c:	4e09      	ldr	r6, [pc, #36]	; (2764 <rtc_lib_soft_alarm_handler+0x9c>)
    273e:	47b0      	blx	r6
			curr_alarm->alarm_settings.external_callback_func();
    2740:	6869      	ldr	r1, [r5, #4]
    2742:	4788      	blx	r1
    2744:	e7ef      	b.n	2726 <rtc_lib_soft_alarm_handler+0x5e>
		}
		//Move on to the next one
		curr_alarm++;
	}
	
}
    2746:	b003      	add	sp, #12
    2748:	bdf0      	pop	{r4, r5, r6, r7, pc}
    274a:	46c0      	nop			; (mov r8, r8)
    274c:	20002f4c 	.word	0x20002f4c
    2750:	00001901 	.word	0x00001901
    2754:	20002f60 	.word	0x20002f60
    2758:	20002f6e 	.word	0x20002f6e
    275c:	0000ac19 	.word	0x0000ac19
    2760:	00003611 	.word	0x00003611
    2764:	00002611 	.word	0x00002611

00002768 <rtc_lib_configure_calendar>:
soft_alarm_t soft_alarm_conf[NO_SOFT_RTC_ALARMS];

uint8_t no_active_alarms;

 void rtc_lib_configure_calendar(void)
{
    2768:	b510      	push	{r4, lr}
    276a:	b088      	sub	sp, #32
	/* Initialize and set time structure to default. */
	struct rtc_calendar_time time;
	rtc_calendar_get_time_defaults(&time);

	/* Set defaults into configuration structure */
	config->prescaler           = RTC_CALENDAR_PRESCALER_DIV_1024;
    276c:	aa03      	add	r2, sp, #12
    276e:	23a0      	movs	r3, #160	; 0xa0
    2770:	011b      	lsls	r3, r3, #4
    2772:	8013      	strh	r3, [r2, #0]
	config->clear_on_match      = false;
    2774:	2300      	movs	r3, #0
    2776:	7093      	strb	r3, [r2, #2]
	config->continuously_update = false;
    2778:	70d3      	strb	r3, [r2, #3]
	config->clock_24h           = false;
    277a:	7113      	strb	r3, [r2, #4]
	config->year_init_value     = 2000;
    277c:	21fa      	movs	r1, #250	; 0xfa
    277e:	00c9      	lsls	r1, r1, #3
    2780:	80d1      	strh	r1, [r2, #6]
	for (uint8_t i = 0; i < RTC_NUM_OF_ALARMS; i++) {
		config->alarm[i].time = time;
    2782:	a805      	add	r0, sp, #20
    2784:	7003      	strb	r3, [r0, #0]
    2786:	4668      	mov	r0, sp
    2788:	7543      	strb	r3, [r0, #21]
    278a:	4668      	mov	r0, sp
    278c:	7583      	strb	r3, [r0, #22]
    278e:	4668      	mov	r0, sp
    2790:	75c3      	strb	r3, [r0, #23]
    2792:	2301      	movs	r3, #1
    2794:	a806      	add	r0, sp, #24
    2796:	7003      	strb	r3, [r0, #0]
    2798:	4668      	mov	r0, sp
    279a:	7643      	strb	r3, [r0, #25]
    279c:	466b      	mov	r3, sp
    279e:	8359      	strh	r1, [r3, #26]
		config->alarm[i].mask = RTC_CALENDAR_ALARM_MASK_YEAR;
    27a0:	2306      	movs	r3, #6
    27a2:	7413      	strb	r3, [r2, #16]
	/* Initialize RTC in calendar mode. */
	struct rtc_calendar_config config_rtc_calendar2;
	rtc_calendar_get_config_defaults(&config_rtc_calendar2);
	
	rtc_calendar_init(&rtc_instance, RTC, &config_rtc_calendar2);
    27a4:	4c11      	ldr	r4, [pc, #68]	; (27ec <rtc_lib_configure_calendar+0x84>)
    27a6:	1c20      	adds	r0, r4, #0
    27a8:	4911      	ldr	r1, [pc, #68]	; (27f0 <rtc_lib_configure_calendar+0x88>)
    27aa:	4b12      	ldr	r3, [pc, #72]	; (27f4 <rtc_lib_configure_calendar+0x8c>)
    27ac:	4798      	blx	r3
{
	/* Sanity check arguments */
	Assert(module);
	Assert(module->hw);

	Rtc *const rtc_module = module->hw;
    27ae:	6821      	ldr	r1, [r4, #0]
 * \param[in] vector Interrupt vector to enable
 */
static inline void system_interrupt_enable(
		const enum system_interrupt_vector vector)
{
	NVIC->ISER[0] = (uint32_t)(1 << ((uint32_t)vector & 0x0000001f));
    27b0:	2208      	movs	r2, #8
    27b2:	4b11      	ldr	r3, [pc, #68]	; (27f8 <rtc_lib_configure_calendar+0x90>)
    27b4:	601a      	str	r2, [r3, #0]
{
	/* Sanity check arguments */
	Assert(module);
	Assert(module->hw);

	Rtc *const rtc_module = module->hw;
    27b6:	6822      	ldr	r2, [r4, #0]

        if (rtc_module->MODE2.STATUS.reg & RTC_STATUS_SYNCBUSY) {
    27b8:	7a93      	ldrb	r3, [r2, #10]

#if RTC_CALENDAR_ASYNC == true
	system_interrupt_enable(SYSTEM_INTERRUPT_MODULE_RTC);
#endif

	while (rtc_calendar_is_syncing(module)) {
    27ba:	b25b      	sxtb	r3, r3
    27bc:	2b00      	cmp	r3, #0
    27be:	dbfb      	blt.n	27b8 <rtc_lib_configure_calendar+0x50>
		/* Wait for synchronization */
	}

	/* Enable RTC module. */
	rtc_module->MODE2.CTRL.reg |= RTC_MODE2_CTRL_ENABLE;
    27c0:	880a      	ldrh	r2, [r1, #0]
    27c2:	2302      	movs	r3, #2
    27c4:	4313      	orrs	r3, r2
    27c6:	800b      	strh	r3, [r1, #0]
 * \param[out] time  Time structure to initialize.
 */
static inline void rtc_calendar_get_time_defaults(
		struct rtc_calendar_time *const time)
{
	time->second = 0;
    27c8:	a901      	add	r1, sp, #4
    27ca:	2300      	movs	r3, #0
    27cc:	700b      	strb	r3, [r1, #0]
	time->minute = 0;
    27ce:	704b      	strb	r3, [r1, #1]
	time->hour   = 0;
    27d0:	708b      	strb	r3, [r1, #2]
	time->pm     = 0;
    27d2:	70cb      	strb	r3, [r1, #3]
	time->day 	 = 1;
    27d4:	2301      	movs	r3, #1
    27d6:	710b      	strb	r3, [r1, #4]
	rtc_calendar_enable(&rtc_instance);
	
	//Set time to something more recent
	struct rtc_calendar_time time;
	rtc_calendar_get_time_defaults(&time);
	time.year = 2015;
    27d8:	4b08      	ldr	r3, [pc, #32]	; (27fc <rtc_lib_configure_calendar+0x94>)
    27da:	80cb      	strh	r3, [r1, #6]
	time.month = 10;
    27dc:	230a      	movs	r3, #10
    27de:	714b      	strb	r3, [r1, #5]
	time.day = 1;
	time.hour = 0;
	time.minute = 0;
	time.second = 0;
	/* Set current time. */
	rtc_calendar_set_time(&rtc_instance, &time);
    27e0:	4802      	ldr	r0, [pc, #8]	; (27ec <rtc_lib_configure_calendar+0x84>)
    27e2:	4b07      	ldr	r3, [pc, #28]	; (2800 <rtc_lib_configure_calendar+0x98>)
    27e4:	4798      	blx	r3

}
    27e6:	b008      	add	sp, #32
    27e8:	bd10      	pop	{r4, pc}
    27ea:	46c0      	nop			; (mov r8, r8)
    27ec:	20002f4c 	.word	0x20002f4c
    27f0:	40001400 	.word	0x40001400
    27f4:	00001961 	.word	0x00001961
    27f8:	e000e100 	.word	0xe000e100
    27fc:	000007df 	.word	0x000007df
    2800:	000018e9 	.word	0x000018e9

00002804 <rtc_lib_set_alarm>:
	
	alarm_number++;
}
	
void rtc_lib_set_alarm(uint16_t interval, void(*callback_func)(void), enum rtc_calendar_alarm alarm_number)
{
    2804:	b5f0      	push	{r4, r5, r6, r7, lr}
    2806:	464f      	mov	r7, r9
    2808:	4646      	mov	r6, r8
    280a:	b4c0      	push	{r6, r7}
    280c:	b087      	sub	sp, #28
    280e:	1c05      	adds	r5, r0, #0
    2810:	1c0e      	adds	r6, r1, #0
	//Validate arguments
	if (alarm_number >= NO_RTC_ALARMS || !callback_func )
    2812:	2a00      	cmp	r2, #0
    2814:	d13b      	bne.n	288e <rtc_lib_set_alarm+0x8a>
    2816:	2900      	cmp	r1, #0
    2818:	d039      	beq.n	288e <rtc_lib_set_alarm+0x8a>
	{
		return;	//Fail
	}
	
	//Set all parts of the alarm struct. (This is to speed up the interrupt)
	alarm_conf[alarm_number].alarm_interval_hour = interval / (60 * 60);
    281a:	4c1f      	ldr	r4, [pc, #124]	; (2898 <rtc_lib_set_alarm+0x94>)
    281c:	481f      	ldr	r0, [pc, #124]	; (289c <rtc_lib_set_alarm+0x98>)
    281e:	4680      	mov	r8, r0
    2820:	1c28      	adds	r0, r5, #0
    2822:	21e1      	movs	r1, #225	; 0xe1
    2824:	0109      	lsls	r1, r1, #4
    2826:	47c0      	blx	r8
    2828:	70a0      	strb	r0, [r4, #2]
	alarm_conf[alarm_number].alarm_interval_min = interval % (60 * 60) / 60;
    282a:	4f1d      	ldr	r7, [pc, #116]	; (28a0 <rtc_lib_set_alarm+0x9c>)
    282c:	1c28      	adds	r0, r5, #0
    282e:	21e1      	movs	r1, #225	; 0xe1
    2830:	0109      	lsls	r1, r1, #4
    2832:	47b8      	blx	r7
    2834:	b288      	uxth	r0, r1
    2836:	213c      	movs	r1, #60	; 0x3c
    2838:	47c0      	blx	r8
    283a:	7060      	strb	r0, [r4, #1]
	alarm_conf[alarm_number].alarm_interval_sec = interval % 60;
    283c:	1c28      	adds	r0, r5, #0
    283e:	213c      	movs	r1, #60	; 0x3c
    2840:	47b8      	blx	r7
    2842:	7021      	strb	r1, [r4, #0]
	
	//Set to active, for future generations
	alarm_conf[alarm_number].active = true;
    2844:	2101      	movs	r1, #1
    2846:	4689      	mov	r9, r1
    2848:	7221      	strb	r1, [r4, #8]
	
	//Get current time to sync alarm and time
	struct rtc_calendar_time time;
	/* Get current time. */
	rtc_calendar_get_time(&rtc_instance, &time);
    284a:	4816      	ldr	r0, [pc, #88]	; (28a4 <rtc_lib_set_alarm+0xa0>)
    284c:	4680      	mov	r8, r0
    284e:	af04      	add	r7, sp, #16
    2850:	1c39      	adds	r1, r7, #0
    2852:	4b15      	ldr	r3, [pc, #84]	; (28a8 <rtc_lib_set_alarm+0xa4>)
    2854:	4798      	blx	r3
	
	struct rtc_calendar_alarm_time alarm;
	
	alarm.time = time;
    2856:	ad01      	add	r5, sp, #4
    2858:	1c2b      	adds	r3, r5, #0
    285a:	1c3a      	adds	r2, r7, #0
    285c:	ca03      	ldmia	r2!, {r0, r1}
    285e:	c303      	stmia	r3!, {r0, r1}
	alarm.mask = RTC_CALENDAR_ALARM_MASK_SEC;	//Match on HH:MM:SS
    2860:	4649      	mov	r1, r9
    2862:	7229      	strb	r1, [r5, #8]
	
	//Update alarm time to next time
	rtc_lib_update_alarm_time(&time, alarm_conf[alarm_number]);
    2864:	1c38      	adds	r0, r7, #0
    2866:	6821      	ldr	r1, [r4, #0]
    2868:	6862      	ldr	r2, [r4, #4]
    286a:	68a3      	ldr	r3, [r4, #8]
    286c:	4f0f      	ldr	r7, [pc, #60]	; (28ac <rtc_lib_set_alarm+0xa8>)
    286e:	47b8      	blx	r7
	
	//Update alarm
	rtc_calendar_set_alarm(&rtc_instance, &alarm, alarm_number);		
    2870:	4640      	mov	r0, r8
    2872:	1c29      	adds	r1, r5, #0
    2874:	2200      	movs	r2, #0
    2876:	4b0e      	ldr	r3, [pc, #56]	; (28b0 <rtc_lib_set_alarm+0xac>)
    2878:	4798      	blx	r3
// 	rtc_match_callback(RTC_CALENDAR_ALARM_3);
// }
//Set upp a callback for an alarm
 static void configure_rtc_callbacks( void(*callback_func)(void), enum rtc_calendar_alarm alarm_number)
{
	alarm_conf[alarm_number].external_callback_func = callback_func;
    287a:	6066      	str	r6, [r4, #4]
	void(*callback_wrappers[NO_RTC_ALARMS])(void) = {rtc_match_callback0};
	//const void(*callback_wrappers[NO_RTC_ALARMS])(void) = {rtc_match_callback0, rtc_match_callback1, rtc_match_callback2, rtc_match_callback3 };
		
	
	//And register callback
	rtc_calendar_register_callback(	&rtc_instance, callback_wrappers[alarm_number], alarm_number);
    287c:	4640      	mov	r0, r8
    287e:	490d      	ldr	r1, [pc, #52]	; (28b4 <rtc_lib_set_alarm+0xb0>)
    2880:	2200      	movs	r2, #0
    2882:	4b0d      	ldr	r3, [pc, #52]	; (28b8 <rtc_lib_set_alarm+0xb4>)
    2884:	4798      	blx	r3
	rtc_calendar_enable_callback(&rtc_instance, alarm_number);
    2886:	4640      	mov	r0, r8
    2888:	2100      	movs	r1, #0
    288a:	4b0c      	ldr	r3, [pc, #48]	; (28bc <rtc_lib_set_alarm+0xb8>)
    288c:	4798      	blx	r3
	//Update alarm
	rtc_calendar_set_alarm(&rtc_instance, &alarm, alarm_number);		
	
	/* Configure and enable callback */
	configure_rtc_callbacks(callback_func, alarm_number);
}
    288e:	b007      	add	sp, #28
    2890:	bc0c      	pop	{r2, r3}
    2892:	4690      	mov	r8, r2
    2894:	4699      	mov	r9, r3
    2896:	bdf0      	pop	{r4, r5, r6, r7, pc}
    2898:	20002f40 	.word	0x20002f40
    289c:	0000ab91 	.word	0x0000ab91
    28a0:	0000ac19 	.word	0x0000ac19
    28a4:	20002f4c 	.word	0x20002f4c
    28a8:	00001901 	.word	0x00001901
    28ac:	00002611 	.word	0x00002611
    28b0:	0000192d 	.word	0x0000192d
    28b4:	00002671 	.word	0x00002671
    28b8:	000019f5 	.word	0x000019f5
    28bc:	00001a15 	.word	0x00001a15

000028c0 <rtc_lib_set_alarm_simple>:
}

//Set RTC from arguments and do cleanup relevant to this project
//void rtc_simple_configuration(uint16_t interval, void(*callback_func)(void), enum rtc_calendar_alarm alarm_number)
void rtc_lib_set_alarm_simple(uint16_t interval, void(*callback_func)(void))
{
    28c0:	b510      	push	{r4, lr}
	//Slight hack to keep it SIMPLE
	static enum rtc_calendar_alarm alarm_number = 0;
	
	//And then set the alarm!
	rtc_lib_set_alarm(interval, callback_func, alarm_number);
    28c2:	4c04      	ldr	r4, [pc, #16]	; (28d4 <rtc_lib_set_alarm_simple+0x14>)
    28c4:	7822      	ldrb	r2, [r4, #0]
    28c6:	4b04      	ldr	r3, [pc, #16]	; (28d8 <rtc_lib_set_alarm_simple+0x18>)
    28c8:	4798      	blx	r3
	
	alarm_number++;
    28ca:	7823      	ldrb	r3, [r4, #0]
    28cc:	3301      	adds	r3, #1
    28ce:	7023      	strb	r3, [r4, #0]
}
    28d0:	bd10      	pop	{r4, pc}
    28d2:	46c0      	nop			; (mov r8, r8)
    28d4:	200001d1 	.word	0x200001d1
    28d8:	00002805 	.word	0x00002805

000028dc <rtc_lib_configure_soft_alarms>:
	configure_rtc_callbacks(callback_func, alarm_number);
}

//Set up handler for soft alarms
void rtc_lib_configure_soft_alarms(void)
{
    28dc:	b508      	push	{r3, lr}
	//Set up calendar and register handler for soft alarms
	rtc_lib_configure_calendar();
    28de:	4b07      	ldr	r3, [pc, #28]	; (28fc <rtc_lib_configure_soft_alarms+0x20>)
    28e0:	4798      	blx	r3
	//init items
	for (int i = 0; i < NO_SOFT_RTC_ALARMS;i++)
	{
		soft_alarm_conf[i].alarm_settings.active = false;
    28e2:	4b07      	ldr	r3, [pc, #28]	; (2900 <rtc_lib_configure_soft_alarms+0x24>)
    28e4:	2200      	movs	r2, #0
    28e6:	721a      	strb	r2, [r3, #8]
    28e8:	771a      	strb	r2, [r3, #28]
    28ea:	2130      	movs	r1, #48	; 0x30
    28ec:	545a      	strb	r2, [r3, r1]
    28ee:	2144      	movs	r1, #68	; 0x44
    28f0:	545a      	strb	r2, [r3, r1]
	}
	rtc_lib_set_alarm_simple(0, rtc_lib_soft_alarm_handler);
    28f2:	2000      	movs	r0, #0
    28f4:	4903      	ldr	r1, [pc, #12]	; (2904 <rtc_lib_configure_soft_alarms+0x28>)
    28f6:	4b04      	ldr	r3, [pc, #16]	; (2908 <rtc_lib_configure_soft_alarms+0x2c>)
    28f8:	4798      	blx	r3
}
    28fa:	bd08      	pop	{r3, pc}
    28fc:	00002769 	.word	0x00002769
    2900:	20002f60 	.word	0x20002f60
    2904:	000026c9 	.word	0x000026c9
    2908:	000028c1 	.word	0x000028c1

0000290c <rtc_lib_set_soft_alarm_simple>:
//Simple way to set up a soft alarm
void rtc_lib_set_soft_alarm_simple(uint16_t interval, void(*callback_func)(void))
{
    290c:	b5f0      	push	{r4, r5, r6, r7, lr}
    290e:	465f      	mov	r7, fp
    2910:	4656      	mov	r6, sl
    2912:	464d      	mov	r5, r9
    2914:	4644      	mov	r4, r8
    2916:	b4f0      	push	{r4, r5, r6, r7}
    2918:	b085      	sub	sp, #20
    291a:	4680      	mov	r8, r0
    291c:	9101      	str	r1, [sp, #4]
	//Slight hack to keep it SIMPLE
	static uint8_t alarm_number = 0;
	
	//TODO: Write code here
	//Set all parts of the alarm struct. (This is to speed up the interrupt)
	soft_alarm_conf[alarm_number].alarm_settings.alarm_interval_hour = interval / (60 * 60);
    291e:	4e24      	ldr	r6, [pc, #144]	; (29b0 <rtc_lib_set_soft_alarm_simple+0xa4>)
    2920:	7835      	ldrb	r5, [r6, #0]
    2922:	4c24      	ldr	r4, [pc, #144]	; (29b4 <rtc_lib_set_soft_alarm_simple+0xa8>)
    2924:	00af      	lsls	r7, r5, #2
    2926:	197b      	adds	r3, r7, r5
    2928:	009b      	lsls	r3, r3, #2
    292a:	469a      	mov	sl, r3
    292c:	4922      	ldr	r1, [pc, #136]	; (29b8 <rtc_lib_set_soft_alarm_simple+0xac>)
    292e:	468b      	mov	fp, r1
    2930:	21e1      	movs	r1, #225	; 0xe1
    2932:	0109      	lsls	r1, r1, #4
    2934:	47d8      	blx	fp
    2936:	44a2      	add	sl, r4
    2938:	4652      	mov	r2, sl
    293a:	7090      	strb	r0, [r2, #2]
	soft_alarm_conf[alarm_number].alarm_settings.alarm_interval_min = interval % (60 * 60) / 60;
    293c:	4b1f      	ldr	r3, [pc, #124]	; (29bc <rtc_lib_set_soft_alarm_simple+0xb0>)
    293e:	4699      	mov	r9, r3
    2940:	4640      	mov	r0, r8
    2942:	21e1      	movs	r1, #225	; 0xe1
    2944:	0109      	lsls	r1, r1, #4
    2946:	4798      	blx	r3
    2948:	b288      	uxth	r0, r1
    294a:	213c      	movs	r1, #60	; 0x3c
    294c:	47d8      	blx	fp
    294e:	4651      	mov	r1, sl
    2950:	7048      	strb	r0, [r1, #1]
	soft_alarm_conf[alarm_number].alarm_settings.alarm_interval_sec = interval % 60;
    2952:	197b      	adds	r3, r7, r5
    2954:	009b      	lsls	r3, r3, #2
    2956:	469a      	mov	sl, r3
    2958:	4640      	mov	r0, r8
    295a:	213c      	movs	r1, #60	; 0x3c
    295c:	47c8      	blx	r9
    295e:	4652      	mov	r2, sl
    2960:	5511      	strb	r1, [r2, r4]
		
	//Set to active, for future generations
	soft_alarm_conf[alarm_number].alarm_settings.active = true;
    2962:	18a5      	adds	r5, r4, r2
    2964:	2301      	movs	r3, #1
    2966:	722b      	strb	r3, [r5, #8]
		
	//Get current time to sync alarm and time
	struct rtc_calendar_time time;
	/* Get current time. */
	rtc_calendar_get_time(&rtc_instance, &time);
    2968:	ab02      	add	r3, sp, #8
    296a:	469a      	mov	sl, r3
    296c:	4814      	ldr	r0, [pc, #80]	; (29c0 <rtc_lib_set_soft_alarm_simple+0xb4>)
    296e:	1c19      	adds	r1, r3, #0
    2970:	4b14      	ldr	r3, [pc, #80]	; (29c4 <rtc_lib_set_soft_alarm_simple+0xb8>)
    2972:	4798      	blx	r3
	
	//Update alarm time to next time
	rtc_lib_update_alarm_time(&time, soft_alarm_conf[alarm_number].alarm_settings);
    2974:	7837      	ldrb	r7, [r6, #0]
    2976:	00bd      	lsls	r5, r7, #2
    2978:	19eb      	adds	r3, r5, r7
    297a:	009b      	lsls	r3, r3, #2
    297c:	4650      	mov	r0, sl
    297e:	5919      	ldr	r1, [r3, r4]
    2980:	191b      	adds	r3, r3, r4
    2982:	4698      	mov	r8, r3
    2984:	685a      	ldr	r2, [r3, #4]
    2986:	689b      	ldr	r3, [r3, #8]
    2988:	4d0f      	ldr	r5, [pc, #60]	; (29c8 <rtc_lib_set_soft_alarm_simple+0xbc>)
    298a:	47a8      	blx	r5
	
	//Set alarm time to that time
	soft_alarm_conf[alarm_number].next_alarm = time;
    298c:	4643      	mov	r3, r8
    298e:	330c      	adds	r3, #12
    2990:	4655      	mov	r5, sl
    2992:	cd06      	ldmia	r5!, {r1, r2}
    2994:	c306      	stmia	r3!, {r1, r2}
		
	/* Configure and enable callback */
	soft_alarm_conf[alarm_number].alarm_settings.external_callback_func = callback_func;
    2996:	4644      	mov	r4, r8
    2998:	9d01      	ldr	r5, [sp, #4]
    299a:	6065      	str	r5, [r4, #4]
	
	alarm_number++;
    299c:	3701      	adds	r7, #1
    299e:	7037      	strb	r7, [r6, #0]
    29a0:	b005      	add	sp, #20
    29a2:	bc3c      	pop	{r2, r3, r4, r5}
    29a4:	4690      	mov	r8, r2
    29a6:	4699      	mov	r9, r3
    29a8:	46a2      	mov	sl, r4
    29aa:	46ab      	mov	fp, r5
    29ac:	bdf0      	pop	{r4, r5, r6, r7, pc}
    29ae:	46c0      	nop			; (mov r8, r8)
    29b0:	200001e0 	.word	0x200001e0
    29b4:	20002f60 	.word	0x20002f60
    29b8:	0000ab91 	.word	0x0000ab91
    29bc:	0000ac19 	.word	0x0000ac19
    29c0:	20002f4c 	.word	0x20002f4c
    29c4:	00001901 	.word	0x00001901
    29c8:	00002611 	.word	0x00002611

000029cc <usart_write_callback>:
}

void usart_write_callback(struct usart_module *const usart_module)
{
	//Write callback
}
    29cc:	4770      	bx	lr
    29ce:	46c0      	nop			; (mov r8, r8)

000029d0 <usart_read_callback>:
	
	return result;
}

void usart_read_callback(struct usart_module *const usart_module)
{
    29d0:	b508      	push	{r3, lr}
	if(incoming_byte[0] == '\n') {
    29d2:	4b15      	ldr	r3, [pc, #84]	; (2a28 <usart_read_callback+0x58>)
    29d4:	781b      	ldrb	r3, [r3, #0]
    29d6:	2b0a      	cmp	r3, #10
    29d8:	d10f      	bne.n	29fa <usart_read_callback+0x2a>
		if(SIM808_buf.position > 1) {
    29da:	2380      	movs	r3, #128	; 0x80
    29dc:	4a13      	ldr	r2, [pc, #76]	; (2a2c <usart_read_callback+0x5c>)
    29de:	5cd3      	ldrb	r3, [r2, r3]
    29e0:	b2db      	uxtb	r3, r3
    29e2:	2b01      	cmp	r3, #1
    29e4:	d919      	bls.n	2a1a <usart_read_callback+0x4a>
			SIM808_buf.command[SIM808_buf.position] = '\0';
    29e6:	1c13      	adds	r3, r2, #0
    29e8:	2280      	movs	r2, #128	; 0x80
    29ea:	5c9a      	ldrb	r2, [r3, r2]
    29ec:	b2d2      	uxtb	r2, r2
    29ee:	2100      	movs	r1, #0
    29f0:	5499      	strb	r1, [r3, r2]
			SIM808_buf.available = 1;
    29f2:	2101      	movs	r1, #1
    29f4:	2281      	movs	r2, #129	; 0x81
    29f6:	5499      	strb	r1, [r3, r2]
    29f8:	e00f      	b.n	2a1a <usart_read_callback+0x4a>
		}
	}
	else if(incoming_byte[0] != '\r'){
    29fa:	4b0b      	ldr	r3, [pc, #44]	; (2a28 <usart_read_callback+0x58>)
    29fc:	781b      	ldrb	r3, [r3, #0]
    29fe:	2b0d      	cmp	r3, #13
    2a00:	d00b      	beq.n	2a1a <usart_read_callback+0x4a>
		SIM808_buf.command[SIM808_buf.position] = incoming_byte[0];
    2a02:	4b0a      	ldr	r3, [pc, #40]	; (2a2c <usart_read_callback+0x5c>)
    2a04:	2280      	movs	r2, #128	; 0x80
    2a06:	5c99      	ldrb	r1, [r3, r2]
    2a08:	b2c9      	uxtb	r1, r1
    2a0a:	4807      	ldr	r0, [pc, #28]	; (2a28 <usart_read_callback+0x58>)
    2a0c:	7800      	ldrb	r0, [r0, #0]
    2a0e:	b2c0      	uxtb	r0, r0
    2a10:	5458      	strb	r0, [r3, r1]
		SIM808_buf.position++;
    2a12:	5c99      	ldrb	r1, [r3, r2]
    2a14:	3101      	adds	r1, #1
    2a16:	b2c9      	uxtb	r1, r1
    2a18:	5499      	strb	r1, [r3, r2]
	}
	
	usart_read_buffer_job(&SIM808_usart, (uint8_t *)incoming_byte, MAX_RX_BUFFER_LENGTH);
    2a1a:	4805      	ldr	r0, [pc, #20]	; (2a30 <usart_read_callback+0x60>)
    2a1c:	4902      	ldr	r1, [pc, #8]	; (2a28 <usart_read_callback+0x58>)
    2a1e:	2201      	movs	r2, #1
    2a20:	4b04      	ldr	r3, [pc, #16]	; (2a34 <usart_read_callback+0x64>)
    2a22:	4798      	blx	r3
}
    2a24:	bd08      	pop	{r3, pc}
    2a26:	46c0      	nop			; (mov r8, r8)
    2a28:	2000033c 	.word	0x2000033c
    2a2c:	20000c28 	.word	0x20000c28
    2a30:	20002e64 	.word	0x20002e64
    2a34:	00004e5d 	.word	0x00004e5d

00002a38 <usart_serial_getchar>:
 * \param[out]    c       Destination for the read character.
 */
static inline void usart_serial_getchar(
		struct usart_module *const module,
		uint8_t *c)
{
    2a38:	b570      	push	{r4, r5, r6, lr}
    2a3a:	b082      	sub	sp, #8
    2a3c:	1c05      	adds	r5, r0, #0
    2a3e:	1c0e      	adds	r6, r1, #0
	uint16_t temp = 0;
    2a40:	2200      	movs	r2, #0
    2a42:	466b      	mov	r3, sp
    2a44:	80da      	strh	r2, [r3, #6]

	while(STATUS_OK != usart_read_wait(module, &temp));
    2a46:	4c06      	ldr	r4, [pc, #24]	; (2a60 <usart_serial_getchar+0x28>)
    2a48:	1c28      	adds	r0, r5, #0
    2a4a:	4669      	mov	r1, sp
    2a4c:	3106      	adds	r1, #6
    2a4e:	47a0      	blx	r4
    2a50:	2800      	cmp	r0, #0
    2a52:	d1f9      	bne.n	2a48 <usart_serial_getchar+0x10>

	*c = temp;
    2a54:	466b      	mov	r3, sp
    2a56:	3306      	adds	r3, #6
    2a58:	881b      	ldrh	r3, [r3, #0]
    2a5a:	7033      	strb	r3, [r6, #0]
}
    2a5c:	b002      	add	sp, #8
    2a5e:	bd70      	pop	{r4, r5, r6, pc}
    2a60:	00004d7d 	.word	0x00004d7d

00002a64 <usart_serial_putchar>:
 * \return Status code
 */
static inline enum status_code usart_serial_putchar(
		struct usart_module *const module,
		uint8_t c)
{
    2a64:	b570      	push	{r4, r5, r6, lr}
    2a66:	1c06      	adds	r6, r0, #0
    2a68:	1c0d      	adds	r5, r1, #0
	while(STATUS_OK !=usart_write_wait(module, c));
    2a6a:	4c03      	ldr	r4, [pc, #12]	; (2a78 <usart_serial_putchar+0x14>)
    2a6c:	1c30      	adds	r0, r6, #0
    2a6e:	1c29      	adds	r1, r5, #0
    2a70:	47a0      	blx	r4
    2a72:	2800      	cmp	r0, #0
    2a74:	d1fa      	bne.n	2a6c <usart_serial_putchar+0x8>

	return STATUS_OK;
}
    2a76:	bd70      	pop	{r4, r5, r6, pc}
    2a78:	00004d51 	.word	0x00004d51

00002a7c <sim808_send_command>:
	delay_ms(500);		

	return res;
}

void sim808_send_command(command cmd) {
    2a7c:	b570      	push	{r4, r5, r6, lr}
    2a7e:	b084      	sub	sp, #16
    2a80:	466c      	mov	r4, sp
    2a82:	9000      	str	r0, [sp, #0]
    2a84:	9101      	str	r1, [sp, #4]
    2a86:	9202      	str	r2, [sp, #8]
	//uint8_t send_string_len = strlen(cmd.cmd)+2;
	//char send_string[50];
	last_command = cmd;
    2a88:	4a05      	ldr	r2, [pc, #20]	; (2aa0 <sim808_send_command+0x24>)
    2a8a:	1c11      	adds	r1, r2, #0
    2a8c:	cc61      	ldmia	r4!, {r0, r5, r6}
    2a8e:	c161      	stmia	r1!, {r0, r5, r6}
    2a90:	600b      	str	r3, [r1, #0]
	printf("%s\r\n", cmd.cmd);
    2a92:	4804      	ldr	r0, [pc, #16]	; (2aa4 <sim808_send_command+0x28>)
    2a94:	9900      	ldr	r1, [sp, #0]
    2a96:	4b04      	ldr	r3, [pc, #16]	; (2aa8 <sim808_send_command+0x2c>)
    2a98:	4798      	blx	r3
}
    2a9a:	b004      	add	sp, #16
    2a9c:	bd70      	pop	{r4, r5, r6, pc}
    2a9e:	46c0      	nop			; (mov r8, r8)
    2aa0:	200007a8 	.word	0x200007a8
    2aa4:	0000f354 	.word	0x0000f354
    2aa8:	000069d5 	.word	0x000069d5

00002aac <sim808_parse_response>:
	
	return 0;
	
}

uint8_t sim808_parse_response() {
    2aac:	b570      	push	{r4, r5, r6, lr}
    2aae:	b082      	sub	sp, #8
	volatile uint8_t result = 0;
    2ab0:	2200      	movs	r2, #0
    2ab2:	466b      	mov	r3, sp
    2ab4:	71da      	strb	r2, [r3, #7]
	volatile uint8_t cmp_cmd_len = SIM808_buf.position;
    2ab6:	4e25      	ldr	r6, [pc, #148]	; (2b4c <sim808_parse_response+0xa0>)
    2ab8:	2380      	movs	r3, #128	; 0x80
    2aba:	5cf3      	ldrb	r3, [r6, r3]
    2abc:	b2db      	uxtb	r3, r3
    2abe:	466c      	mov	r4, sp
    2ac0:	71a3      	strb	r3, [r4, #6]
	volatile uint8_t resp_len = strlen(last_command.expected_response);
    2ac2:	4b23      	ldr	r3, [pc, #140]	; (2b50 <sim808_parse_response+0xa4>)
    2ac4:	685d      	ldr	r5, [r3, #4]
    2ac6:	1c28      	adds	r0, r5, #0
    2ac8:	4b22      	ldr	r3, [pc, #136]	; (2b54 <sim808_parse_response+0xa8>)
    2aca:	4798      	blx	r3
    2acc:	b2c0      	uxtb	r0, r0
    2ace:	466b      	mov	r3, sp
    2ad0:	7160      	strb	r0, [r4, #5]
	
	volatile char originalChar = SIM808_buf.command[resp_len];
    2ad2:	7962      	ldrb	r2, [r4, #5]
}

uint8_t sim808_parse_response() {
	volatile uint8_t result = 0;
	volatile uint8_t cmp_cmd_len = SIM808_buf.position;
	volatile uint8_t resp_len = strlen(last_command.expected_response);
    2ad4:	3305      	adds	r3, #5
	
	volatile char originalChar = SIM808_buf.command[resp_len];
    2ad6:	b2d2      	uxtb	r2, r2
    2ad8:	5cb1      	ldrb	r1, [r6, r2]
    2ada:	b2c9      	uxtb	r1, r1
    2adc:	aa01      	add	r2, sp, #4
    2ade:	7011      	strb	r1, [r2, #0]
	if(cmp_cmd_len > resp_len) {
    2ae0:	79a2      	ldrb	r2, [r4, #6]
    2ae2:	781b      	ldrb	r3, [r3, #0]
    2ae4:	b2d2      	uxtb	r2, r2
    2ae6:	429a      	cmp	r2, r3
    2ae8:	d905      	bls.n	2af6 <sim808_parse_response+0x4a>
		SIM808_buf.command[resp_len] = '\0';
    2aea:	466b      	mov	r3, sp
    2aec:	3305      	adds	r3, #5
    2aee:	781b      	ldrb	r3, [r3, #0]
    2af0:	b2db      	uxtb	r3, r3
    2af2:	2100      	movs	r1, #0
    2af4:	54f1      	strb	r1, [r6, r3]
	}
	
	if(strcmp(SIM808_buf.command, last_command.expected_response) == 0) {
    2af6:	4815      	ldr	r0, [pc, #84]	; (2b4c <sim808_parse_response+0xa0>)
    2af8:	1c29      	adds	r1, r5, #0
    2afa:	4b17      	ldr	r3, [pc, #92]	; (2b58 <sim808_parse_response+0xac>)
    2afc:	4798      	blx	r3
    2afe:	2800      	cmp	r0, #0
    2b00:	d102      	bne.n	2b08 <sim808_parse_response+0x5c>
		result = 1;
    2b02:	2201      	movs	r2, #1
    2b04:	466b      	mov	r3, sp
    2b06:	71da      	strb	r2, [r3, #7]
	}
	
	SIM808_buf.command[resp_len] = originalChar;	//Reset to original state after comparison
    2b08:	466b      	mov	r3, sp
    2b0a:	3305      	adds	r3, #5
    2b0c:	781b      	ldrb	r3, [r3, #0]
    2b0e:	b2db      	uxtb	r3, r3
    2b10:	aa01      	add	r2, sp, #4
    2b12:	7811      	ldrb	r1, [r2, #0]
    2b14:	b2c9      	uxtb	r1, r1
    2b16:	4a0d      	ldr	r2, [pc, #52]	; (2b4c <sim808_parse_response+0xa0>)
    2b18:	54d1      	strb	r1, [r2, r3]
	
	if(last_command.callback_enabled) {
    2b1a:	4b0d      	ldr	r3, [pc, #52]	; (2b50 <sim808_parse_response+0xa4>)
    2b1c:	7a1b      	ldrb	r3, [r3, #8]
    2b1e:	2b00      	cmp	r3, #0
    2b20:	d006      	beq.n	2b30 <sim808_parse_response+0x84>
		(*last_command.response_cb)(result, SIM808_buf.command);	
    2b22:	466b      	mov	r3, sp
    2b24:	79d8      	ldrb	r0, [r3, #7]
    2b26:	b2c0      	uxtb	r0, r0
    2b28:	4b09      	ldr	r3, [pc, #36]	; (2b50 <sim808_parse_response+0xa4>)
    2b2a:	68db      	ldr	r3, [r3, #12]
    2b2c:	1c11      	adds	r1, r2, #0
    2b2e:	4798      	blx	r3
	}
	
	SIM808_buf.available = 0;
    2b30:	4806      	ldr	r0, [pc, #24]	; (2b4c <sim808_parse_response+0xa0>)
    2b32:	2300      	movs	r3, #0
    2b34:	2281      	movs	r2, #129	; 0x81
    2b36:	5483      	strb	r3, [r0, r2]
	SIM808_buf.position = 0;
    2b38:	2280      	movs	r2, #128	; 0x80
    2b3a:	5483      	strb	r3, [r0, r2]
	memset(SIM808_buf.command, 0, sizeof(unsigned char)*COMMAND_BUFFER_SIZE);
    2b3c:	2100      	movs	r1, #0
    2b3e:	4b07      	ldr	r3, [pc, #28]	; (2b5c <sim808_parse_response+0xb0>)
    2b40:	4798      	blx	r3
	
	return result;
    2b42:	466b      	mov	r3, sp
    2b44:	79d8      	ldrb	r0, [r3, #7]
    2b46:	b2c0      	uxtb	r0, r0
}
    2b48:	b002      	add	sp, #8
    2b4a:	bd70      	pop	{r4, r5, r6, pc}
    2b4c:	20000c28 	.word	0x20000c28
    2b50:	200007a8 	.word	0x200007a8
    2b54:	00006ba9 	.word	0x00006ba9
    2b58:	00006b85 	.word	0x00006b85
    2b5c:	000069c3 	.word	0x000069c3

00002b60 <sim808_parse_response_wait>:
	//char send_string[50];
	last_command = cmd;
	printf("%s\r\n", cmd.cmd);
}

uint8_t sim808_parse_response_wait(uint16_t timeout) {
    2b60:	b5f0      	push	{r4, r5, r6, r7, lr}
    2b62:	b083      	sub	sp, #12
    2b64:	1c05      	adds	r5, r0, #0
	volatile uint16_t i = 0;
    2b66:	466b      	mov	r3, sp
    2b68:	2200      	movs	r2, #0
    2b6a:	80da      	strh	r2, [r3, #6]
    2b6c:	3306      	adds	r3, #6
	
	while(i < timeout) {
    2b6e:	881b      	ldrh	r3, [r3, #0]
    2b70:	b29b      	uxth	r3, r3
    2b72:	4298      	cmp	r0, r3
    2b74:	d91c      	bls.n	2bb0 <sim808_parse_response_wait+0x50>
		if(SIM808_buf.available == 1) {
    2b76:	2381      	movs	r3, #129	; 0x81
    2b78:	4a0f      	ldr	r2, [pc, #60]	; (2bb8 <sim808_parse_response_wait+0x58>)
    2b7a:	5cd3      	ldrb	r3, [r2, r3]
    2b7c:	2b01      	cmp	r3, #1
    2b7e:	d107      	bne.n	2b90 <sim808_parse_response_wait+0x30>
    2b80:	e003      	b.n	2b8a <sim808_parse_response_wait+0x2a>
    2b82:	2381      	movs	r3, #129	; 0x81
    2b84:	5cfb      	ldrb	r3, [r7, r3]
    2b86:	2b01      	cmp	r3, #1
    2b88:	d106      	bne.n	2b98 <sim808_parse_response_wait+0x38>
			return sim808_parse_response();
    2b8a:	4b0c      	ldr	r3, [pc, #48]	; (2bbc <sim808_parse_response_wait+0x5c>)
    2b8c:	4798      	blx	r3
    2b8e:	e010      	b.n	2bb2 <sim808_parse_response_wait+0x52>
		}
		delay_ms(1);
    2b90:	4e0b      	ldr	r6, [pc, #44]	; (2bc0 <sim808_parse_response_wait+0x60>)
		i++;
    2b92:	466c      	mov	r4, sp
    2b94:	3406      	adds	r4, #6

uint8_t sim808_parse_response_wait(uint16_t timeout) {
	volatile uint16_t i = 0;
	
	while(i < timeout) {
		if(SIM808_buf.available == 1) {
    2b96:	4f08      	ldr	r7, [pc, #32]	; (2bb8 <sim808_parse_response_wait+0x58>)
			return sim808_parse_response();
		}
		delay_ms(1);
    2b98:	2001      	movs	r0, #1
    2b9a:	47b0      	blx	r6
		i++;
    2b9c:	8823      	ldrh	r3, [r4, #0]
    2b9e:	3301      	adds	r3, #1
    2ba0:	b29b      	uxth	r3, r3
    2ba2:	8023      	strh	r3, [r4, #0]
}

uint8_t sim808_parse_response_wait(uint16_t timeout) {
	volatile uint16_t i = 0;
	
	while(i < timeout) {
    2ba4:	8823      	ldrh	r3, [r4, #0]
    2ba6:	b29b      	uxth	r3, r3
    2ba8:	42ab      	cmp	r3, r5
    2baa:	d3ea      	bcc.n	2b82 <sim808_parse_response_wait+0x22>
		}
		delay_ms(1);
		i++;
	}
	
	return 0;
    2bac:	2000      	movs	r0, #0
    2bae:	e000      	b.n	2bb2 <sim808_parse_response_wait+0x52>
    2bb0:	2000      	movs	r0, #0
	
}
    2bb2:	b003      	add	sp, #12
    2bb4:	bdf0      	pop	{r4, r5, r6, r7, pc}
    2bb6:	46c0      	nop			; (mov r8, r8)
    2bb8:	20000c28 	.word	0x20000c28
    2bbc:	00002aad 	.word	0x00002aad
    2bc0:	00003611 	.word	0x00003611

00002bc4 <sim808_reset>:
		sim808_init_http();
		connection = sim808_connect();	
	} while(connection == 0);
}

void sim808_reset() {
    2bc4:	b570      	push	{r4, r5, r6, lr}

	/* Set the pin to high or low atomically based on the requested level */
	if (level) {
		port_base->OUTSET.reg = pin_mask;
	} else {
		port_base->OUTCLR.reg = pin_mask;
    2bc6:	4d0e      	ldr	r5, [pc, #56]	; (2c00 <sim808_reset+0x3c>)
    2bc8:	2680      	movs	r6, #128	; 0x80
    2bca:	0536      	lsls	r6, r6, #20
    2bcc:	616e      	str	r6, [r5, #20]
	port_pin_set_output_level(SIM808_RESET_PIN, false);
	delay_ms(3000);
    2bce:	480d      	ldr	r0, [pc, #52]	; (2c04 <sim808_reset+0x40>)
    2bd0:	4c0d      	ldr	r4, [pc, #52]	; (2c08 <sim808_reset+0x44>)
    2bd2:	47a0      	blx	r4
	PortGroup *const port_base = port_get_group_from_gpio_pin(gpio_pin);
	uint32_t pin_mask  = (1UL << (gpio_pin % 32));

	/* Set the pin to high or low atomically based on the requested level */
	if (level) {
		port_base->OUTSET.reg = pin_mask;
    2bd4:	61ae      	str	r6, [r5, #24]
	port_pin_set_output_level(SIM808_RESET_PIN, true);
	delay_ms(100);
    2bd6:	2064      	movs	r0, #100	; 0x64
    2bd8:	47a0      	blx	r4
	} else {
		port_base->OUTCLR.reg = pin_mask;
    2bda:	616e      	str	r6, [r5, #20]
	port_pin_set_output_level(SIM808_RESET_PIN, false);
	delay_ms(4000);
    2bdc:	20fa      	movs	r0, #250	; 0xfa
    2bde:	0100      	lsls	r0, r0, #4
    2be0:	47a0      	blx	r4
	PortGroup *const port_base = port_get_group_from_gpio_pin(gpio_pin);
	uint32_t pin_mask  = (1UL << (gpio_pin % 32));

	/* Set the pin to high or low atomically based on the requested level */
	if (level) {
		port_base->OUTSET.reg = pin_mask;
    2be2:	61ae      	str	r6, [r5, #24]
	port_pin_set_output_level(SIM808_RESET_PIN, true);
	
	sim808_send_command(CMD_GPS_PWR_ON);	//Enable GPS
    2be4:	4b09      	ldr	r3, [pc, #36]	; (2c0c <sim808_reset+0x48>)
    2be6:	6818      	ldr	r0, [r3, #0]
    2be8:	6859      	ldr	r1, [r3, #4]
    2bea:	689a      	ldr	r2, [r3, #8]
    2bec:	68db      	ldr	r3, [r3, #12]
    2bee:	4d08      	ldr	r5, [pc, #32]	; (2c10 <sim808_reset+0x4c>)
    2bf0:	47a8      	blx	r5
	sim808_parse_response_wait(SIM808_RECEIVE_DELAY_NORMAL);
    2bf2:	20fa      	movs	r0, #250	; 0xfa
    2bf4:	0040      	lsls	r0, r0, #1
    2bf6:	4b07      	ldr	r3, [pc, #28]	; (2c14 <sim808_reset+0x50>)
    2bf8:	4798      	blx	r3
	delay_ms(200);
    2bfa:	20c8      	movs	r0, #200	; 0xc8
    2bfc:	47a0      	blx	r4
}
    2bfe:	bd70      	pop	{r4, r5, r6, pc}
    2c00:	41004400 	.word	0x41004400
    2c04:	00000bb8 	.word	0x00000bb8
    2c08:	00003611 	.word	0x00003611
    2c0c:	20000784 	.word	0x20000784
    2c10:	00002a7d 	.word	0x00002a7d
    2c14:	00002b61 	.word	0x00002b61

00002c18 <sim808_init_http>:

void sim808_init_http() {
    2c18:	b5f0      	push	{r4, r5, r6, r7, lr}
    2c1a:	465f      	mov	r7, fp
    2c1c:	4656      	mov	r6, sl
    2c1e:	464d      	mov	r5, r9
    2c20:	4644      	mov	r4, r8
    2c22:	b4f0      	push	{r4, r5, r6, r7}
    2c24:	b087      	sub	sp, #28
	volatile uint8_t result = 0;
    2c26:	2200      	movs	r2, #0
    2c28:	466b      	mov	r3, sp
    2c2a:	75da      	strb	r2, [r3, #23]
	uint8_t fail_counter = 0;
	command cmd;
	cmd.expected_response = "OK";
    2c2c:	ab01      	add	r3, sp, #4
    2c2e:	4948      	ldr	r1, [pc, #288]	; (2d50 <sim808_init_http+0x138>)
    2c30:	9102      	str	r1, [sp, #8]
	cmd.callback_enabled = 0;
    2c32:	721a      	strb	r2, [r3, #8]
	
	gprs_send_buf_init(&gprs_log_buf);
    2c34:	4847      	ldr	r0, [pc, #284]	; (2d54 <sim808_init_http+0x13c>)
    2c36:	4b48      	ldr	r3, [pc, #288]	; (2d58 <sim808_init_http+0x140>)
    2c38:	4798      	blx	r3
	delay_ms(200);
}

void sim808_init_http() {
	volatile uint8_t result = 0;
	uint8_t fail_counter = 0;
    2c3a:	2300      	movs	r3, #0
    2c3c:	469a      	mov	sl, r3
	cmd.callback_enabled = 0;
	
	gprs_send_buf_init(&gprs_log_buf);
	
	do {
		result = 1;
    2c3e:	466c      	mov	r4, sp
    2c40:	3417      	adds	r4, #23
    2c42:	2301      	movs	r3, #1
    2c44:	469b      	mov	fp, r3
		cmd.cmd = "AT+SAPBR=3,1,\"CONTYPE\",\"GPRS\"";
		sim808_send_command(cmd);
    2c46:	4e45      	ldr	r6, [pc, #276]	; (2d5c <sim808_init_http+0x144>)
	cmd.callback_enabled = 0;
	
	gprs_send_buf_init(&gprs_log_buf);
	
	do {
		result = 1;
    2c48:	465b      	mov	r3, fp
    2c4a:	7023      	strb	r3, [r4, #0]
		cmd.cmd = "AT+SAPBR=3,1,\"CONTYPE\",\"GPRS\"";
		sim808_send_command(cmd);
    2c4c:	4844      	ldr	r0, [pc, #272]	; (2d60 <sim808_init_http+0x148>)
    2c4e:	9902      	ldr	r1, [sp, #8]
    2c50:	9a03      	ldr	r2, [sp, #12]
    2c52:	9b04      	ldr	r3, [sp, #16]
    2c54:	47b0      	blx	r6
		sim808_parse_response_wait(SIM808_RECEIVE_DELAY_NORMAL);
    2c56:	23fa      	movs	r3, #250	; 0xfa
    2c58:	005b      	lsls	r3, r3, #1
    2c5a:	4699      	mov	r9, r3
    2c5c:	1c18      	adds	r0, r3, #0
    2c5e:	4d41      	ldr	r5, [pc, #260]	; (2d64 <sim808_init_http+0x14c>)
    2c60:	47a8      	blx	r5
		delay_ms(400);
    2c62:	23c8      	movs	r3, #200	; 0xc8
    2c64:	005b      	lsls	r3, r3, #1
    2c66:	4698      	mov	r8, r3
    2c68:	1c18      	adds	r0, r3, #0
    2c6a:	4f3f      	ldr	r7, [pc, #252]	; (2d68 <sim808_init_http+0x150>)
    2c6c:	47b8      	blx	r7
		
		cmd.cmd = "AT+SAPBR=3,1,\"APN\",\"online.telia.se\"";
		sim808_send_command(cmd);
    2c6e:	483f      	ldr	r0, [pc, #252]	; (2d6c <sim808_init_http+0x154>)
    2c70:	9902      	ldr	r1, [sp, #8]
    2c72:	9a03      	ldr	r2, [sp, #12]
    2c74:	9b04      	ldr	r3, [sp, #16]
    2c76:	47b0      	blx	r6
		sim808_parse_response_wait(SIM808_RECEIVE_DELAY_NORMAL);
    2c78:	4648      	mov	r0, r9
    2c7a:	47a8      	blx	r5
		delay_ms(400);
    2c7c:	4640      	mov	r0, r8
    2c7e:	47b8      	blx	r7
			
		cmd.cmd = "AT+HTTPINIT";
		sim808_send_command(cmd);
    2c80:	483b      	ldr	r0, [pc, #236]	; (2d70 <sim808_init_http+0x158>)
    2c82:	9902      	ldr	r1, [sp, #8]
    2c84:	9a03      	ldr	r2, [sp, #12]
    2c86:	9b04      	ldr	r3, [sp, #16]
    2c88:	47b0      	blx	r6
		sim808_parse_response_wait(SIM808_RECEIVE_DELAY_LONG);
    2c8a:	27fa      	movs	r7, #250	; 0xfa
    2c8c:	00ff      	lsls	r7, r7, #3
    2c8e:	1c38      	adds	r0, r7, #0
    2c90:	47a8      	blx	r5

		cmd.cmd = "AT+HTTPPARA=\"CID\",1"; 							//Bearer profile identifier
		sim808_send_command(cmd);
    2c92:	4838      	ldr	r0, [pc, #224]	; (2d74 <sim808_init_http+0x15c>)
    2c94:	9902      	ldr	r1, [sp, #8]
    2c96:	9a03      	ldr	r2, [sp, #12]
    2c98:	9b04      	ldr	r3, [sp, #16]
    2c9a:	47b0      	blx	r6
		if(!sim808_parse_response_wait(SIM808_RECEIVE_DELAY_LONG)) result = 0;
    2c9c:	1c38      	adds	r0, r7, #0
    2c9e:	47a8      	blx	r5
    2ca0:	2800      	cmp	r0, #0
    2ca2:	d101      	bne.n	2ca8 <sim808_init_http+0x90>
    2ca4:	2300      	movs	r3, #0
    2ca6:	7023      	strb	r3, [r4, #0]
	
		cmd.cmd = "AT+HTTPPARA=\"UA\",\"FONA\"";					//User agent
		sim808_send_command(cmd);
    2ca8:	4833      	ldr	r0, [pc, #204]	; (2d78 <sim808_init_http+0x160>)
    2caa:	9902      	ldr	r1, [sp, #8]
    2cac:	9a03      	ldr	r2, [sp, #12]
    2cae:	9b04      	ldr	r3, [sp, #16]
    2cb0:	4d2a      	ldr	r5, [pc, #168]	; (2d5c <sim808_init_http+0x144>)
    2cb2:	47a8      	blx	r5
		if(!sim808_parse_response_wait(SIM808_RECEIVE_DELAY_LONG)) result = 0;
    2cb4:	20fa      	movs	r0, #250	; 0xfa
    2cb6:	00c0      	lsls	r0, r0, #3
    2cb8:	4b2a      	ldr	r3, [pc, #168]	; (2d64 <sim808_init_http+0x14c>)
    2cba:	4798      	blx	r3
    2cbc:	2800      	cmp	r0, #0
    2cbe:	d101      	bne.n	2cc4 <sim808_init_http+0xac>
    2cc0:	2300      	movs	r3, #0
    2cc2:	7023      	strb	r3, [r4, #0]
		
		cmd.cmd = "AT+HTTPPARA=\"CONTENT\",\"application/json\"";	//Content type
		sim808_send_command(cmd);
    2cc4:	482d      	ldr	r0, [pc, #180]	; (2d7c <sim808_init_http+0x164>)
    2cc6:	9902      	ldr	r1, [sp, #8]
    2cc8:	9a03      	ldr	r2, [sp, #12]
    2cca:	9b04      	ldr	r3, [sp, #16]
    2ccc:	4d23      	ldr	r5, [pc, #140]	; (2d5c <sim808_init_http+0x144>)
    2cce:	47a8      	blx	r5
		if(!sim808_parse_response_wait(SIM808_RECEIVE_DELAY_LONG)) result = 0;
    2cd0:	20fa      	movs	r0, #250	; 0xfa
    2cd2:	00c0      	lsls	r0, r0, #3
    2cd4:	4b23      	ldr	r3, [pc, #140]	; (2d64 <sim808_init_http+0x14c>)
    2cd6:	4798      	blx	r3
    2cd8:	2800      	cmp	r0, #0
    2cda:	d101      	bne.n	2ce0 <sim808_init_http+0xc8>
    2cdc:	2300      	movs	r3, #0
    2cde:	7023      	strb	r3, [r4, #0]
	
		cmd.cmd = "AT+HTTPPARA=\"URL\",\"http://tripcomputer.azurewebsites.net/api/datalog\"";
		sim808_send_command(cmd);
    2ce0:	4827      	ldr	r0, [pc, #156]	; (2d80 <sim808_init_http+0x168>)
    2ce2:	9902      	ldr	r1, [sp, #8]
    2ce4:	9a03      	ldr	r2, [sp, #12]
    2ce6:	9b04      	ldr	r3, [sp, #16]
    2ce8:	4d1c      	ldr	r5, [pc, #112]	; (2d5c <sim808_init_http+0x144>)
    2cea:	47a8      	blx	r5
		if(!sim808_parse_response_wait(SIM808_RECEIVE_DELAY_LONG)) result = 0;
    2cec:	20fa      	movs	r0, #250	; 0xfa
    2cee:	00c0      	lsls	r0, r0, #3
    2cf0:	4b1c      	ldr	r3, [pc, #112]	; (2d64 <sim808_init_http+0x14c>)
    2cf2:	4798      	blx	r3
    2cf4:	2800      	cmp	r0, #0
    2cf6:	d101      	bne.n	2cfc <sim808_init_http+0xe4>
    2cf8:	2300      	movs	r3, #0
    2cfa:	7023      	strb	r3, [r4, #0]
	
		cmd.cmd = "AT+HTTPPARA=\"TIMEOUT\",30";
    2cfc:	4821      	ldr	r0, [pc, #132]	; (2d84 <sim808_init_http+0x16c>)
    2cfe:	9001      	str	r0, [sp, #4]
		sim808_send_command(cmd);
    2d00:	9902      	ldr	r1, [sp, #8]
    2d02:	9a03      	ldr	r2, [sp, #12]
    2d04:	9b04      	ldr	r3, [sp, #16]
    2d06:	4d15      	ldr	r5, [pc, #84]	; (2d5c <sim808_init_http+0x144>)
    2d08:	47a8      	blx	r5
		if(!sim808_parse_response_wait(SIM808_RECEIVE_DELAY_LONG)) result = 0;
    2d0a:	20fa      	movs	r0, #250	; 0xfa
    2d0c:	00c0      	lsls	r0, r0, #3
    2d0e:	4b15      	ldr	r3, [pc, #84]	; (2d64 <sim808_init_http+0x14c>)
    2d10:	4798      	blx	r3
    2d12:	2800      	cmp	r0, #0
    2d14:	d101      	bne.n	2d1a <sim808_init_http+0x102>
    2d16:	2300      	movs	r3, #0
    2d18:	7023      	strb	r3, [r4, #0]
		
		if(result == 0) {
    2d1a:	7823      	ldrb	r3, [r4, #0]
    2d1c:	2b00      	cmp	r3, #0
    2d1e:	d10c      	bne.n	2d3a <sim808_init_http+0x122>
			if(fail_counter >= 3) {		//Could not connect to the network.
    2d20:	4653      	mov	r3, sl
    2d22:	2b02      	cmp	r3, #2
    2d24:	d903      	bls.n	2d2e <sim808_init_http+0x116>
				sim808_fail_to_connect_platform();
    2d26:	4b18      	ldr	r3, [pc, #96]	; (2d88 <sim808_init_http+0x170>)
    2d28:	4798      	blx	r3
				fail_counter = 0;
    2d2a:	2300      	movs	r3, #0
    2d2c:	469a      	mov	sl, r3
			}		
			fail_counter++;
    2d2e:	4653      	mov	r3, sl
    2d30:	3301      	adds	r3, #1
    2d32:	b2db      	uxtb	r3, r3
    2d34:	469a      	mov	sl, r3
			sim808_reset();			
    2d36:	4b15      	ldr	r3, [pc, #84]	; (2d8c <sim808_init_http+0x174>)
    2d38:	4798      	blx	r3
		}
	} while(result == 0);
    2d3a:	7823      	ldrb	r3, [r4, #0]
    2d3c:	2b00      	cmp	r3, #0
    2d3e:	d083      	beq.n	2c48 <sim808_init_http+0x30>
}
    2d40:	b007      	add	sp, #28
    2d42:	bc3c      	pop	{r2, r3, r4, r5}
    2d44:	4690      	mov	r8, r2
    2d46:	4699      	mov	r9, r3
    2d48:	46a2      	mov	sl, r4
    2d4a:	46ab      	mov	fp, r5
    2d4c:	bdf0      	pop	{r4, r5, r6, r7, pc}
    2d4e:	46c0      	nop			; (mov r8, r8)
    2d50:	0000f314 	.word	0x0000f314
    2d54:	20000cc4 	.word	0x20000cc4
    2d58:	00001e61 	.word	0x00001e61
    2d5c:	00002a7d 	.word	0x00002a7d
    2d60:	0000f35c 	.word	0x0000f35c
    2d64:	00002b61 	.word	0x00002b61
    2d68:	00003611 	.word	0x00003611
    2d6c:	0000f37c 	.word	0x0000f37c
    2d70:	0000f3a4 	.word	0x0000f3a4
    2d74:	0000f3b0 	.word	0x0000f3b0
    2d78:	0000f3c4 	.word	0x0000f3c4
    2d7c:	0000f3dc 	.word	0x0000f3dc
    2d80:	0000f408 	.word	0x0000f408
    2d84:	0000f450 	.word	0x0000f450
    2d88:	00001b49 	.word	0x00001b49
    2d8c:	00002bc5 	.word	0x00002bc5

00002d90 <sim808_connect>:

uint8_t sim808_connect() {
    2d90:	b5f0      	push	{r4, r5, r6, r7, lr}
    2d92:	b087      	sub	sp, #28
	volatile uint8_t res = 1;
    2d94:	2201      	movs	r2, #1
    2d96:	466b      	mov	r3, sp
    2d98:	75da      	strb	r2, [r3, #23]
	command cmd;
	cmd.expected_response = "OK";
    2d9a:	ac01      	add	r4, sp, #4
    2d9c:	4913      	ldr	r1, [pc, #76]	; (2dec <sim808_connect+0x5c>)
    2d9e:	9102      	str	r1, [sp, #8]
	cmd.callback_enabled = 0;
    2da0:	2300      	movs	r3, #0
    2da2:	7223      	strb	r3, [r4, #8]
		
	cmd.cmd = "AT+SAPBR=0,1";									//Disconnect if connected
	sim808_send_command(cmd);
    2da4:	4812      	ldr	r0, [pc, #72]	; (2df0 <sim808_connect+0x60>)
    2da6:	9a03      	ldr	r2, [sp, #12]
    2da8:	9b04      	ldr	r3, [sp, #16]
    2daa:	4f12      	ldr	r7, [pc, #72]	; (2df4 <sim808_connect+0x64>)
    2dac:	47b8      	blx	r7
	sim808_parse_response_wait(SIM808_RECEIVE_DELAY_MEGALONG);
    2dae:	4e12      	ldr	r6, [pc, #72]	; (2df8 <sim808_connect+0x68>)
    2db0:	1c30      	adds	r0, r6, #0
    2db2:	4d12      	ldr	r5, [pc, #72]	; (2dfc <sim808_connect+0x6c>)
    2db4:	47a8      	blx	r5
	delay_ms(2000);
    2db6:	20fa      	movs	r0, #250	; 0xfa
    2db8:	00c0      	lsls	r0, r0, #3
    2dba:	4b11      	ldr	r3, [pc, #68]	; (2e00 <sim808_connect+0x70>)
    2dbc:	4798      	blx	r3
	
	cmd.cmd = "AT+SAPBR=1,1";									//Connect to network
    2dbe:	4811      	ldr	r0, [pc, #68]	; (2e04 <sim808_connect+0x74>)
    2dc0:	9001      	str	r0, [sp, #4]
	sim808_send_command(cmd);
    2dc2:	6861      	ldr	r1, [r4, #4]
    2dc4:	68a2      	ldr	r2, [r4, #8]
    2dc6:	68e3      	ldr	r3, [r4, #12]
    2dc8:	47b8      	blx	r7
	if(!sim808_parse_response_wait(SIM808_RECEIVE_DELAY_MEGALONG)) res = 0;
    2dca:	1c30      	adds	r0, r6, #0
    2dcc:	47a8      	blx	r5
    2dce:	2800      	cmp	r0, #0
    2dd0:	d102      	bne.n	2dd8 <sim808_connect+0x48>
    2dd2:	2200      	movs	r2, #0
    2dd4:	466b      	mov	r3, sp
    2dd6:	75da      	strb	r2, [r3, #23]
	delay_ms(500);		
    2dd8:	20fa      	movs	r0, #250	; 0xfa
    2dda:	0040      	lsls	r0, r0, #1
    2ddc:	4b08      	ldr	r3, [pc, #32]	; (2e00 <sim808_connect+0x70>)
    2dde:	4798      	blx	r3

	return res;
    2de0:	466b      	mov	r3, sp
    2de2:	7dd8      	ldrb	r0, [r3, #23]
    2de4:	b2c0      	uxtb	r0, r0
}
    2de6:	b007      	add	sp, #28
    2de8:	bdf0      	pop	{r4, r5, r6, r7, pc}
    2dea:	46c0      	nop			; (mov r8, r8)
    2dec:	0000f314 	.word	0x0000f314
    2df0:	0000f46c 	.word	0x0000f46c
    2df4:	00002a7d 	.word	0x00002a7d
    2df8:	00002710 	.word	0x00002710
    2dfc:	00002b61 	.word	0x00002b61
    2e00:	00003611 	.word	0x00003611
    2e04:	0000f47c 	.word	0x0000f47c

00002e08 <init_SIM808_uart>:
void usart_write_callback(struct usart_module *const usart_module)
{
	//Write callback
}

void init_SIM808_uart(void) {
    2e08:	b570      	push	{r4, r5, r6, lr}
    2e0a:	b090      	sub	sp, #64	; 0x40
{
	/* Sanity check arguments */
	Assert(config);

	/* Set default config in the config struct */
	config->data_order       = USART_DATAORDER_LSB;
    2e0c:	2380      	movs	r3, #128	; 0x80
    2e0e:	05db      	lsls	r3, r3, #23
    2e10:	9300      	str	r3, [sp, #0]
	config->transfer_mode    = USART_TRANSFER_ASYNCHRONOUSLY;
    2e12:	2300      	movs	r3, #0
    2e14:	9301      	str	r3, [sp, #4]
	config->parity           = USART_PARITY_NONE;
    2e16:	22ff      	movs	r2, #255	; 0xff
    2e18:	4668      	mov	r0, sp
    2e1a:	8102      	strh	r2, [r0, #8]
	config->stopbits         = USART_STOPBITS_1;
    2e1c:	2200      	movs	r2, #0
    2e1e:	7283      	strb	r3, [r0, #10]
	config->character_size   = USART_CHARACTER_SIZE_8BIT;
    2e20:	72c3      	strb	r3, [r0, #11]
	config->baudrate         = 9600;
	config->receiver_enable  = true;
    2e22:	2101      	movs	r1, #1
    2e24:	2024      	movs	r0, #36	; 0x24
    2e26:	466c      	mov	r4, sp
    2e28:	5421      	strb	r1, [r4, r0]
	config->transmitter_enable = true;
    2e2a:	2025      	movs	r0, #37	; 0x25
    2e2c:	5421      	strb	r1, [r4, r0]
	config->clock_polarity_inverted = false;
    2e2e:	2126      	movs	r1, #38	; 0x26
    2e30:	5463      	strb	r3, [r4, r1]
	config->use_external_clock = false;
    2e32:	2127      	movs	r1, #39	; 0x27
    2e34:	5463      	strb	r3, [r4, r1]
	config->ext_clock_freq   = 0;
    2e36:	930a      	str	r3, [sp, #40]	; 0x28
	config->mux_setting      = USART_RX_1_TX_2_XCK_3;
    2e38:	2188      	movs	r1, #136	; 0x88
    2e3a:	0349      	lsls	r1, r1, #13
    2e3c:	9103      	str	r1, [sp, #12]
	config->run_in_standby   = false;
    2e3e:	212c      	movs	r1, #44	; 0x2c
    2e40:	5463      	strb	r3, [r4, r1]
	config->generator_source = GCLK_GENERATOR_0;
    2e42:	212d      	movs	r1, #45	; 0x2d
    2e44:	5463      	strb	r3, [r4, r1]
	config->pinmux_pad0      = PINMUX_DEFAULT;
	config->pinmux_pad1      = PINMUX_DEFAULT;
	config->pinmux_pad2      = PINMUX_DEFAULT;
	config->pinmux_pad3      = PINMUX_DEFAULT;
#ifdef FEATURE_USART_OVER_SAMPLE
	config->sample_adjustment     = USART_SAMPLE_ADJUSTMENT_7_8_9;
    2e46:	9305      	str	r3, [sp, #20]
	config->sample_rate           = USART_SAMPLE_RATE_16X_ARITHMETIC;
    2e48:	8223      	strh	r3, [r4, #16]
#endif
#ifdef FEATURE_USART_LIN_SLAVE
	config->lin_slave_enable      = false;
    2e4a:	76e3      	strb	r3, [r4, #27]
	config->lin_header_delay = LIN_MASTER_HEADER_DELAY_0;
	config->lin_break_length = LIN_MASTER_BREAK_LENGTH_13_BIT;
#endif

#ifdef FEATURE_USART_IMMEDIATE_BUFFER_OVERFLOW_NOTIFICATION
	config->immediate_buffer_overflow_notification  = false;
    2e4c:	7622      	strb	r2, [r4, #24]
#endif
#ifdef FEATURE_USART_START_FRAME_DECTION
	config->start_frame_detection_enable            = false;
    2e4e:	7722      	strb	r2, [r4, #28]
#endif
#ifdef FEATURE_USART_IRDA
	config->encoding_format_enable                  = false;
    2e50:	7662      	strb	r2, [r4, #25]
	config->receive_pulse_length                    = 19;
    2e52:	2313      	movs	r3, #19
    2e54:	76a3      	strb	r3, [r4, #26]
	config->iso7816_config.inhibit_nack             = ISO7816_INHIBIT_NACK_DISABLE;
	config->iso7816_config.successive_recv_nack     = ISO7816_SUCCESSIVE_RECV_NACK_DISABLE;
	config->iso7816_config.max_iterations           = 7;
#endif
#ifdef FEATURE_USART_COLLISION_DECTION
	config->collision_detection_enable              = false;
    2e56:	7762      	strb	r2, [r4, #29]
	
	//Set clock to 8M
	uart_settings.generator_source = GCLK_GENERATOR_0;
	
	uart_settings.mux_setting = USART_RX_1_TX_2_XCK_3;
	uart_settings.pinmux_pad0 = PINMUX_PA10C_SERCOM0_PAD2; // Tx
    2e58:	4b20      	ldr	r3, [pc, #128]	; (2edc <init_SIM808_uart+0xd4>)
    2e5a:	930c      	str	r3, [sp, #48]	; 0x30
	uart_settings.pinmux_pad1 = PINMUX_PA09C_SERCOM0_PAD1; // Rx
    2e5c:	4b20      	ldr	r3, [pc, #128]	; (2ee0 <init_SIM808_uart+0xd8>)
    2e5e:	930d      	str	r3, [sp, #52]	; 0x34
	uart_settings.pinmux_pad2 = PINMUX_UNUSED;
    2e60:	2301      	movs	r3, #1
    2e62:	425b      	negs	r3, r3
    2e64:	930e      	str	r3, [sp, #56]	; 0x38
	uart_settings.pinmux_pad3 = PINMUX_UNUSED;
    2e66:	930f      	str	r3, [sp, #60]	; 0x3c
	uart_settings.baudrate = 115200;
    2e68:	23e1      	movs	r3, #225	; 0xe1
    2e6a:	025b      	lsls	r3, r3, #9
    2e6c:	9308      	str	r3, [sp, #32]
	while (usart_init(&SIM808_usart, SERCOM0, &uart_settings) != STATUS_OK){}
    2e6e:	4e1d      	ldr	r6, [pc, #116]	; (2ee4 <init_SIM808_uart+0xdc>)
    2e70:	4d1d      	ldr	r5, [pc, #116]	; (2ee8 <init_SIM808_uart+0xe0>)
    2e72:	4c1e      	ldr	r4, [pc, #120]	; (2eec <init_SIM808_uart+0xe4>)
    2e74:	1c30      	adds	r0, r6, #0
    2e76:	1c29      	adds	r1, r5, #0
    2e78:	466a      	mov	r2, sp
    2e7a:	47a0      	blx	r4
    2e7c:	2800      	cmp	r0, #0
    2e7e:	d1f9      	bne.n	2e74 <init_SIM808_uart+0x6c>
static inline void stdio_serial_init(
		struct usart_module *const module,
		usart_inst_t const hw,
		const struct usart_config *const config)
{
	stdio_base = (void *)module;
    2e80:	4c18      	ldr	r4, [pc, #96]	; (2ee4 <init_SIM808_uart+0xdc>)
    2e82:	4b1b      	ldr	r3, [pc, #108]	; (2ef0 <init_SIM808_uart+0xe8>)
    2e84:	601c      	str	r4, [r3, #0]
	ptr_put = (int (*)(void volatile*,char))&usart_serial_putchar;
    2e86:	4a1b      	ldr	r2, [pc, #108]	; (2ef4 <init_SIM808_uart+0xec>)
    2e88:	4b1b      	ldr	r3, [pc, #108]	; (2ef8 <init_SIM808_uart+0xf0>)
    2e8a:	601a      	str	r2, [r3, #0]
	ptr_get = (void (*)(void volatile*,char*))&usart_serial_getchar;
    2e8c:	4a1b      	ldr	r2, [pc, #108]	; (2efc <init_SIM808_uart+0xf4>)
    2e8e:	4b1c      	ldr	r3, [pc, #112]	; (2f00 <init_SIM808_uart+0xf8>)
    2e90:	601a      	str	r2, [r3, #0]
static inline bool usart_serial_init(
		struct usart_module *const module,
		usart_inst_t const hw,
		const struct usart_config *const config)
{
	if (usart_init(module, hw, config) == STATUS_OK) {
    2e92:	1c20      	adds	r0, r4, #0
    2e94:	4914      	ldr	r1, [pc, #80]	; (2ee8 <init_SIM808_uart+0xe0>)
    2e96:	466a      	mov	r2, sp
    2e98:	4b14      	ldr	r3, [pc, #80]	; (2eec <init_SIM808_uart+0xe4>)
    2e9a:	4798      	blx	r3

	usart_serial_init(module, hw, config);
# if defined(__GNUC__)
	// Specify that stdout and stdin should not be buffered.
	setbuf(stdout, NULL);
    2e9c:	4e19      	ldr	r6, [pc, #100]	; (2f04 <init_SIM808_uart+0xfc>)
    2e9e:	6833      	ldr	r3, [r6, #0]
    2ea0:	6898      	ldr	r0, [r3, #8]
    2ea2:	2100      	movs	r1, #0
    2ea4:	4d18      	ldr	r5, [pc, #96]	; (2f08 <init_SIM808_uart+0x100>)
    2ea6:	47a8      	blx	r5
	setbuf(stdin, NULL);
    2ea8:	6833      	ldr	r3, [r6, #0]
    2eaa:	6858      	ldr	r0, [r3, #4]
    2eac:	2100      	movs	r1, #0
    2eae:	47a8      	blx	r5
	/* Sanity check arguments */
	Assert(module);
	Assert(module->hw);

	/* Get a pointer to the hardware module instance */
	SercomUsart *const usart_hw = &(module->hw->USART);
    2eb0:	6825      	ldr	r5, [r4, #0]

#if USART_CALLBACK_MODE == true
	/* Enable Global interrupt for module */
	system_interrupt_enable(_sercom_get_interrupt_vector(module->hw));
    2eb2:	1c28      	adds	r0, r5, #0
    2eb4:	4b15      	ldr	r3, [pc, #84]	; (2f0c <init_SIM808_uart+0x104>)
    2eb6:	4798      	blx	r3
    2eb8:	231f      	movs	r3, #31
    2eba:	4018      	ands	r0, r3
    2ebc:	2301      	movs	r3, #1
    2ebe:	4083      	lsls	r3, r0
    2ec0:	1c18      	adds	r0, r3, #0
    2ec2:	4b13      	ldr	r3, [pc, #76]	; (2f10 <init_SIM808_uart+0x108>)
    2ec4:	6018      	str	r0, [r3, #0]
{
	/* Sanity check arguments */
	Assert(module);
	Assert(module->hw);

	SercomUsart *const usart_hw = &(module->hw->USART);
    2ec6:	6822      	ldr	r2, [r4, #0]

#ifdef FEATURE_USART_SYNC_SCHEME_V2
	return (usart_hw->SYNCBUSY.reg);
    2ec8:	69d3      	ldr	r3, [r2, #28]
		const struct usart_module *const module)
{
	/* Sanity check */
	Assert(module);

	while (usart_is_syncing(module)) {
    2eca:	2b00      	cmp	r3, #0
    2ecc:	d1fc      	bne.n	2ec8 <init_SIM808_uart+0xc0>

	/* Wait until synchronization is complete */
	_usart_wait_for_sync(module);

	/* Enable USART module */
	usart_hw->CTRLA.reg |= SERCOM_USART_CTRLA_ENABLE;
    2ece:	682a      	ldr	r2, [r5, #0]
    2ed0:	2302      	movs	r3, #2
    2ed2:	4313      	orrs	r3, r2
    2ed4:	602b      	str	r3, [r5, #0]
	
	stdio_serial_init(&SIM808_usart, SERCOM0, &uart_settings);
	usart_enable(&SIM808_usart);
}
    2ed6:	b010      	add	sp, #64	; 0x40
    2ed8:	bd70      	pop	{r4, r5, r6, pc}
    2eda:	46c0      	nop			; (mov r8, r8)
    2edc:	000a0002 	.word	0x000a0002
    2ee0:	00090002 	.word	0x00090002
    2ee4:	20002e64 	.word	0x20002e64
    2ee8:	42000800 	.word	0x42000800
    2eec:	00004a59 	.word	0x00004a59
    2ef0:	20002ff4 	.word	0x20002ff4
    2ef4:	00002a65 	.word	0x00002a65
    2ef8:	20002ff0 	.word	0x20002ff0
    2efc:	00002a39 	.word	0x00002a39
    2f00:	20002fec 	.word	0x20002fec
    2f04:	2000016c 	.word	0x2000016c
    2f08:	00006a09 	.word	0x00006a09
    2f0c:	00004979 	.word	0x00004979
    2f10:	e000e100 	.word	0xe000e100

00002f14 <init_sim808_usart_callbacks>:

void init_sim808_usart_callbacks(void)
{
    2f14:	b510      	push	{r4, lr}
	usart_register_callback(&SIM808_usart, usart_write_callback, USART_CALLBACK_BUFFER_TRANSMITTED);
    2f16:	4c06      	ldr	r4, [pc, #24]	; (2f30 <init_sim808_usart_callbacks+0x1c>)
    2f18:	1c20      	adds	r0, r4, #0
    2f1a:	4906      	ldr	r1, [pc, #24]	; (2f34 <init_sim808_usart_callbacks+0x20>)
    2f1c:	2200      	movs	r2, #0
    2f1e:	4b06      	ldr	r3, [pc, #24]	; (2f38 <init_sim808_usart_callbacks+0x24>)
    2f20:	4798      	blx	r3
{
	/* Sanity check arguments */
	Assert(module);

	/* Enable callback */
	module->callback_enable_mask |= (1 << callback_type);
    2f22:	2331      	movs	r3, #49	; 0x31
    2f24:	5ce1      	ldrb	r1, [r4, r3]
    2f26:	2203      	movs	r2, #3
    2f28:	430a      	orrs	r2, r1
    2f2a:	54e2      	strb	r2, [r4, r3]
	//usart_register_callback(&SIM808_usart, usart_read_callback, USART_CALLBACK_BUFFER_RECEIVED);
	usart_enable_callback(&SIM808_usart, USART_CALLBACK_BUFFER_TRANSMITTED);
	usart_enable_callback(&SIM808_usart, USART_CALLBACK_BUFFER_RECEIVED);
}
    2f2c:	bd10      	pop	{r4, pc}
    2f2e:	46c0      	nop			; (mov r8, r8)
    2f30:	20002e64 	.word	0x20002e64
    2f34:	000029cd 	.word	0x000029cd
    2f38:	00004e45 	.word	0x00004e45

00002f3c <sim808_init_commands>:

void sim808_init_commands() {
    2f3c:	b510      	push	{r4, lr}
	CMD_RESET.cmd = "ATZ0";
    2f3e:	491c      	ldr	r1, [pc, #112]	; (2fb0 <sim808_init_commands+0x74>)
    2f40:	4b1c      	ldr	r3, [pc, #112]	; (2fb4 <sim808_init_commands+0x78>)
    2f42:	600b      	str	r3, [r1, #0]
	CMD_RESET.expected_response = "OK";
    2f44:	4b1c      	ldr	r3, [pc, #112]	; (2fb8 <sim808_init_commands+0x7c>)
    2f46:	604b      	str	r3, [r1, #4]
	CMD_RESET.callback_enabled = 0;
    2f48:	2200      	movs	r2, #0
    2f4a:	720a      	strb	r2, [r1, #8]
	
	CMD_NO_ECHO.cmd = "ATE0";
    2f4c:	491b      	ldr	r1, [pc, #108]	; (2fbc <sim808_init_commands+0x80>)
    2f4e:	481c      	ldr	r0, [pc, #112]	; (2fc0 <sim808_init_commands+0x84>)
    2f50:	6008      	str	r0, [r1, #0]
	CMD_NO_ECHO.expected_response = "OK";
    2f52:	604b      	str	r3, [r1, #4]
	CMD_NO_ECHO.callback_enabled = 0;
    2f54:	720a      	strb	r2, [r1, #8]
	
	CMD_GPS_PWR_ON.cmd = "AT+CGPSPWR=1";
    2f56:	491b      	ldr	r1, [pc, #108]	; (2fc4 <sim808_init_commands+0x88>)
    2f58:	481b      	ldr	r0, [pc, #108]	; (2fc8 <sim808_init_commands+0x8c>)
    2f5a:	6008      	str	r0, [r1, #0]
	CMD_GPS_PWR_ON.expected_response = "OK";
    2f5c:	604b      	str	r3, [r1, #4]
	CMD_GPS_PWR_ON.callback_enabled = 0;
    2f5e:	720a      	strb	r2, [r1, #8]
	
	CMD_GPS_PWR_OFF.cmd = "AT+CGPSPWR=0";
    2f60:	491a      	ldr	r1, [pc, #104]	; (2fcc <sim808_init_commands+0x90>)
    2f62:	481b      	ldr	r0, [pc, #108]	; (2fd0 <sim808_init_commands+0x94>)
    2f64:	6008      	str	r0, [r1, #0]
	CMD_GPS_PWR_OFF.expected_response = "OK";
    2f66:	604b      	str	r3, [r1, #4]
	CMD_GPS_PWR_OFF.callback_enabled = 0;
    2f68:	720a      	strb	r2, [r1, #8]
	
	CMD_GET_GPS_DATA.cmd = "AT+CGPSINF=32";
    2f6a:	491a      	ldr	r1, [pc, #104]	; (2fd4 <sim808_init_commands+0x98>)
    2f6c:	481a      	ldr	r0, [pc, #104]	; (2fd8 <sim808_init_commands+0x9c>)
    2f6e:	6008      	str	r0, [r1, #0]
	CMD_GET_GPS_DATA.callback_enabled = 1;
    2f70:	2001      	movs	r0, #1
    2f72:	7208      	strb	r0, [r1, #8]
	CMD_GET_GPS_DATA.expected_response = "+CGPSINF";
    2f74:	4c19      	ldr	r4, [pc, #100]	; (2fdc <sim808_init_commands+0xa0>)
    2f76:	604c      	str	r4, [r1, #4]
	CMD_GET_GPS_DATA.response_cb = &SIM808_response_gps_data;
    2f78:	4c19      	ldr	r4, [pc, #100]	; (2fe0 <sim808_init_commands+0xa4>)
    2f7a:	60cc      	str	r4, [r1, #12]
	
	CMD_GET_GPS_FIX.cmd = "AT+CGPSSTATUS?";
    2f7c:	4919      	ldr	r1, [pc, #100]	; (2fe4 <sim808_init_commands+0xa8>)
    2f7e:	4c1a      	ldr	r4, [pc, #104]	; (2fe8 <sim808_init_commands+0xac>)
    2f80:	600c      	str	r4, [r1, #0]
	CMD_GET_GPS_FIX.callback_enabled = 0;
    2f82:	720a      	strb	r2, [r1, #8]
	CMD_GET_GPS_FIX.expected_response = "Location 3D";
    2f84:	4c19      	ldr	r4, [pc, #100]	; (2fec <sim808_init_commands+0xb0>)
    2f86:	604c      	str	r4, [r1, #4]
	
	CMD_GPRS_GET_REQ.cmd = "AT+HTTPACTION=0";
    2f88:	4919      	ldr	r1, [pc, #100]	; (2ff0 <sim808_init_commands+0xb4>)
    2f8a:	4c1a      	ldr	r4, [pc, #104]	; (2ff4 <sim808_init_commands+0xb8>)
    2f8c:	600c      	str	r4, [r1, #0]
	CMD_GPRS_GET_REQ.callback_enabled = 1;
    2f8e:	7208      	strb	r0, [r1, #8]
	CMD_GPRS_GET_REQ.expected_response = "OK";
    2f90:	604b      	str	r3, [r1, #4]
	CMD_GPRS_GET_REQ.response_cb = &SIM808_response_gprs_get;
    2f92:	4819      	ldr	r0, [pc, #100]	; (2ff8 <sim808_init_commands+0xbc>)
    2f94:	60c8      	str	r0, [r1, #12]
	
	CMD_GPRS_POST_REQ.cmd = "AT+HTTPACTION=1";
    2f96:	4919      	ldr	r1, [pc, #100]	; (2ffc <sim808_init_commands+0xc0>)
    2f98:	4819      	ldr	r0, [pc, #100]	; (3000 <sim808_init_commands+0xc4>)
    2f9a:	6008      	str	r0, [r1, #0]
	CMD_GPRS_POST_REQ.callback_enabled = 0;
    2f9c:	720a      	strb	r2, [r1, #8]
	CMD_GPRS_POST_REQ.expected_response = "OK";
    2f9e:	604b      	str	r3, [r1, #4]
	CMD_GPRS_POST_REQ.response_cb = &SIM808_response_gprs_post;
    2fa0:	4818      	ldr	r0, [pc, #96]	; (3004 <sim808_init_commands+0xc8>)
    2fa2:	60c8      	str	r0, [r1, #12]
	
	CMD_AT.cmd = "AT";
    2fa4:	4918      	ldr	r1, [pc, #96]	; (3008 <sim808_init_commands+0xcc>)
    2fa6:	4819      	ldr	r0, [pc, #100]	; (300c <sim808_init_commands+0xd0>)
    2fa8:	6008      	str	r0, [r1, #0]
	CMD_AT.callback_enabled = 0;
    2faa:	720a      	strb	r2, [r1, #8]
	CMD_AT.expected_response = "OK";
    2fac:	604b      	str	r3, [r1, #4]
    2fae:	bd10      	pop	{r4, pc}
    2fb0:	20000798 	.word	0x20000798
    2fb4:	0000f48c 	.word	0x0000f48c
    2fb8:	0000f314 	.word	0x0000f314
    2fbc:	2000030c 	.word	0x2000030c
    2fc0:	0000f494 	.word	0x0000f494
    2fc4:	20000784 	.word	0x20000784
    2fc8:	0000f49c 	.word	0x0000f49c
    2fcc:	20000bec 	.word	0x20000bec
    2fd0:	0000f4ac 	.word	0x0000f4ac
    2fd4:	2000032c 	.word	0x2000032c
    2fd8:	0000f4bc 	.word	0x0000f4bc
    2fdc:	0000f4cc 	.word	0x0000f4cc
    2fe0:	000024c1 	.word	0x000024c1
    2fe4:	2000031c 	.word	0x2000031c
    2fe8:	0000f4d8 	.word	0x0000f4d8
    2fec:	0000f4e8 	.word	0x0000f4e8
    2ff0:	20000740 	.word	0x20000740
    2ff4:	0000f4f4 	.word	0x0000f4f4
    2ff8:	000024a9 	.word	0x000024a9
    2ffc:	20000cac 	.word	0x20000cac
    3000:	0000f504 	.word	0x0000f504
    3004:	000023c5 	.word	0x000023c5
    3008:	20000bbc 	.word	0x20000bbc
    300c:	0000f514 	.word	0x0000f514

00003010 <sim808_init>:
 */ 

#include "sim808_uart.h"
#include "platform.h"

void sim808_init() {
    3010:	b570      	push	{r4, r5, r6, lr}
	before_sim_init_platform();
    3012:	4b39      	ldr	r3, [pc, #228]	; (30f8 <sim808_init+0xe8>)
    3014:	4798      	blx	r3
	uint8_t success;
	gps_logging_enabled = 1;
    3016:	2401      	movs	r4, #1
    3018:	4b38      	ldr	r3, [pc, #224]	; (30fc <sim808_init+0xec>)
    301a:	701c      	strb	r4, [r3, #0]
	/* Sanity check arguments */
	Assert(config);

	/* Default configuration values */
	config->direction  = PORT_PIN_DIR_INPUT;
	config->input_pull = PORT_PIN_PULL_UP;
    301c:	4938      	ldr	r1, [pc, #224]	; (3100 <sim808_init+0xf0>)
    301e:	704c      	strb	r4, [r1, #1]
	config->powersave  = false;
    3020:	2300      	movs	r3, #0
    3022:	708b      	strb	r3, [r1, #2]
	
	//Setup GSM key pin
	port_get_config_defaults(&pin_cfg);
	pin_cfg.direction = PORT_PIN_DIR_OUTPUT;
    3024:	700c      	strb	r4, [r1, #0]
	port_pin_set_config(SIM808_RESET_PIN, &pin_cfg);
    3026:	201b      	movs	r0, #27
    3028:	4b36      	ldr	r3, [pc, #216]	; (3104 <sim808_init+0xf4>)
    302a:	4798      	blx	r3
	PortGroup *const port_base = port_get_group_from_gpio_pin(gpio_pin);
	uint32_t pin_mask  = (1UL << (gpio_pin % 32));

	/* Set the pin to high or low atomically based on the requested level */
	if (level) {
		port_base->OUTSET.reg = pin_mask;
    302c:	2280      	movs	r2, #128	; 0x80
    302e:	0512      	lsls	r2, r2, #20
    3030:	4b35      	ldr	r3, [pc, #212]	; (3108 <sim808_init+0xf8>)
    3032:	619a      	str	r2, [r3, #24]
	port_pin_set_output_level(SIM808_RESET_PIN, true);
	
	init_SIM808_uart();
    3034:	4b35      	ldr	r3, [pc, #212]	; (310c <sim808_init+0xfc>)
    3036:	4798      	blx	r3
	init_sim808_usart_callbacks();
    3038:	4b35      	ldr	r3, [pc, #212]	; (3110 <sim808_init+0x100>)
    303a:	4798      	blx	r3
	sim808_init_commands();
    303c:	4b35      	ldr	r3, [pc, #212]	; (3114 <sim808_init+0x104>)
    303e:	4798      	blx	r3
 *
 * Enables global interrupts in the device to fire any enabled interrupt handlers.
 */
static inline void system_interrupt_enable_global(void)
{
	cpu_irq_enable();
    3040:	4b35      	ldr	r3, [pc, #212]	; (3118 <sim808_init+0x108>)
    3042:	701c      	strb	r4, [r3, #0]
    This function ensures the apparent order of the explicit memory operations before
    and after the instruction, without ensuring their completion.
 */
__attribute__( ( always_inline ) ) __STATIC_INLINE void __DMB(void)
{
  __ASM volatile ("dmb");
    3044:	f3bf 8f5f 	dmb	sy
  This function enables IRQ interrupts by clearing the I-bit in the CPSR.
  Can only be executed in Privileged modes.
 */
__attribute__( ( always_inline ) ) __STATIC_INLINE void __enable_irq(void)
{
  __ASM volatile ("cpsie i" : : : "memory");
    3048:	b662      	cpsie	i
	
	system_interrupt_enable_global();
	
	usart_register_callback(&SIM808_usart, usart_read_callback, USART_CALLBACK_BUFFER_RECEIVED);
    304a:	4c34      	ldr	r4, [pc, #208]	; (311c <sim808_init+0x10c>)
    304c:	1c20      	adds	r0, r4, #0
    304e:	4934      	ldr	r1, [pc, #208]	; (3120 <sim808_init+0x110>)
    3050:	2201      	movs	r2, #1
    3052:	4b34      	ldr	r3, [pc, #208]	; (3124 <sim808_init+0x114>)
    3054:	4798      	blx	r3
	usart_read_buffer_job(&SIM808_usart, (uint8_t *)incoming_byte, MAX_RX_BUFFER_LENGTH);
    3056:	1c20      	adds	r0, r4, #0
    3058:	4933      	ldr	r1, [pc, #204]	; (3128 <sim808_init+0x118>)
    305a:	2201      	movs	r2, #1
    305c:	4b33      	ldr	r3, [pc, #204]	; (312c <sim808_init+0x11c>)
    305e:	4798      	blx	r3
	
	//Check if turned off
	sim808_send_command(CMD_AT);
    3060:	4b33      	ldr	r3, [pc, #204]	; (3130 <sim808_init+0x120>)
    3062:	6818      	ldr	r0, [r3, #0]
    3064:	6859      	ldr	r1, [r3, #4]
    3066:	689a      	ldr	r2, [r3, #8]
    3068:	68db      	ldr	r3, [r3, #12]
    306a:	4c32      	ldr	r4, [pc, #200]	; (3134 <sim808_init+0x124>)
    306c:	47a0      	blx	r4
	if(sim808_parse_response_wait(SIM808_RECEIVE_DELAY_NORMAL) == 0) {
    306e:	20fa      	movs	r0, #250	; 0xfa
    3070:	0040      	lsls	r0, r0, #1
    3072:	4b31      	ldr	r3, [pc, #196]	; (3138 <sim808_init+0x128>)
    3074:	4798      	blx	r3
    3076:	2800      	cmp	r0, #0
    3078:	d10a      	bne.n	3090 <sim808_init+0x80>
		//Enable the module if turned off:
		delay_ms(400);
    307a:	20c8      	movs	r0, #200	; 0xc8
    307c:	0040      	lsls	r0, r0, #1
    307e:	4e2f      	ldr	r6, [pc, #188]	; (313c <sim808_init+0x12c>)
    3080:	47b0      	blx	r6
	} else {
		port_base->OUTCLR.reg = pin_mask;
    3082:	4c21      	ldr	r4, [pc, #132]	; (3108 <sim808_init+0xf8>)
    3084:	2580      	movs	r5, #128	; 0x80
    3086:	052d      	lsls	r5, r5, #20
    3088:	6165      	str	r5, [r4, #20]
		port_pin_set_output_level(SIM808_RESET_PIN, false);
		delay_ms(10000);
    308a:	482d      	ldr	r0, [pc, #180]	; (3140 <sim808_init+0x130>)
    308c:	47b0      	blx	r6
	PortGroup *const port_base = port_get_group_from_gpio_pin(gpio_pin);
	uint32_t pin_mask  = (1UL << (gpio_pin % 32));

	/* Set the pin to high or low atomically based on the requested level */
	if (level) {
		port_base->OUTSET.reg = pin_mask;
    308e:	61a5      	str	r5, [r4, #24]
{
	/* Sanity check arguments */
	Assert(module);

	/* Disable callback */
	module->callback_enable_mask &= ~(1 << callback_type);
    3090:	4c22      	ldr	r4, [pc, #136]	; (311c <sim808_init+0x10c>)
    3092:	2531      	movs	r5, #49	; 0x31
    3094:	5d63      	ldrb	r3, [r4, r5]
    3096:	2202      	movs	r2, #2
    3098:	4393      	bics	r3, r2
    309a:	5563      	strb	r3, [r4, r5]
	}

	do {
		usart_disable_callback(&SIM808_usart, USART_CALLBACK_BUFFER_RECEIVED);
		success = 1;
		sim808_send_command(CMD_RESET);		
    309c:	4b29      	ldr	r3, [pc, #164]	; (3144 <sim808_init+0x134>)
    309e:	6818      	ldr	r0, [r3, #0]
    30a0:	6859      	ldr	r1, [r3, #4]
    30a2:	689a      	ldr	r2, [r3, #8]
    30a4:	68db      	ldr	r3, [r3, #12]
    30a6:	4e23      	ldr	r6, [pc, #140]	; (3134 <sim808_init+0x124>)
    30a8:	47b0      	blx	r6
		delay_ms(400);
    30aa:	20c8      	movs	r0, #200	; 0xc8
    30ac:	0040      	lsls	r0, r0, #1
    30ae:	4b23      	ldr	r3, [pc, #140]	; (313c <sim808_init+0x12c>)
    30b0:	4798      	blx	r3
		sim808_send_command(CMD_NO_ECHO);	//Disable echo
    30b2:	4b25      	ldr	r3, [pc, #148]	; (3148 <sim808_init+0x138>)
    30b4:	6818      	ldr	r0, [r3, #0]
    30b6:	6859      	ldr	r1, [r3, #4]
    30b8:	689a      	ldr	r2, [r3, #8]
    30ba:	68db      	ldr	r3, [r3, #12]
    30bc:	47b0      	blx	r6
{
	/* Sanity check arguments */
	Assert(module);

	/* Enable callback */
	module->callback_enable_mask |= (1 << callback_type);
    30be:	5d62      	ldrb	r2, [r4, r5]
    30c0:	2302      	movs	r3, #2
    30c2:	4313      	orrs	r3, r2
    30c4:	5563      	strb	r3, [r4, r5]
		usart_enable_callback(&SIM808_usart, USART_CALLBACK_BUFFER_RECEIVED);
		usart_read_buffer_job(&SIM808_usart, (uint8_t *)incoming_byte, MAX_RX_BUFFER_LENGTH);
    30c6:	1c20      	adds	r0, r4, #0
    30c8:	4917      	ldr	r1, [pc, #92]	; (3128 <sim808_init+0x118>)
    30ca:	2201      	movs	r2, #1
    30cc:	4b17      	ldr	r3, [pc, #92]	; (312c <sim808_init+0x11c>)
    30ce:	4798      	blx	r3
		sim808_parse_response_wait(SIM808_RECEIVE_DELAY_NORMAL);
    30d0:	25fa      	movs	r5, #250	; 0xfa
    30d2:	006d      	lsls	r5, r5, #1
    30d4:	1c28      	adds	r0, r5, #0
    30d6:	4c18      	ldr	r4, [pc, #96]	; (3138 <sim808_init+0x128>)
    30d8:	47a0      	blx	r4
		sim808_send_command(CMD_GPS_PWR_ON);	//Enable GPS
    30da:	4b1c      	ldr	r3, [pc, #112]	; (314c <sim808_init+0x13c>)
    30dc:	6818      	ldr	r0, [r3, #0]
    30de:	6859      	ldr	r1, [r3, #4]
    30e0:	689a      	ldr	r2, [r3, #8]
    30e2:	68db      	ldr	r3, [r3, #12]
    30e4:	47b0      	blx	r6
		sim808_parse_response_wait(SIM808_RECEIVE_DELAY_NORMAL);
    30e6:	1c28      	adds	r0, r5, #0
    30e8:	47a0      	blx	r4
	} while(success == 0);
	
	uint8_t connection = 1;
	do {
		sim808_init_http();
    30ea:	4d19      	ldr	r5, [pc, #100]	; (3150 <sim808_init+0x140>)
		connection = sim808_connect();	
    30ec:	4c19      	ldr	r4, [pc, #100]	; (3154 <sim808_init+0x144>)
		sim808_parse_response_wait(SIM808_RECEIVE_DELAY_NORMAL);
	} while(success == 0);
	
	uint8_t connection = 1;
	do {
		sim808_init_http();
    30ee:	47a8      	blx	r5
		connection = sim808_connect();	
    30f0:	47a0      	blx	r4
	} while(connection == 0);
    30f2:	2800      	cmp	r0, #0
    30f4:	d0fb      	beq.n	30ee <sim808_init+0xde>
}
    30f6:	bd70      	pop	{r4, r5, r6, pc}
    30f8:	00001afd 	.word	0x00001afd
    30fc:	20000794 	.word	0x20000794
    3100:	20002df8 	.word	0x20002df8
    3104:	00003e85 	.word	0x00003e85
    3108:	41004400 	.word	0x41004400
    310c:	00002e09 	.word	0x00002e09
    3110:	00002f15 	.word	0x00002f15
    3114:	00002f3d 	.word	0x00002f3d
    3118:	20000108 	.word	0x20000108
    311c:	20002e64 	.word	0x20002e64
    3120:	000029d1 	.word	0x000029d1
    3124:	00004e45 	.word	0x00004e45
    3128:	2000033c 	.word	0x2000033c
    312c:	00004e5d 	.word	0x00004e5d
    3130:	20000bbc 	.word	0x20000bbc
    3134:	00002a7d 	.word	0x00002a7d
    3138:	00002b61 	.word	0x00002b61
    313c:	00003611 	.word	0x00003611
    3140:	00002710 	.word	0x00002710
    3144:	20000798 	.word	0x20000798
    3148:	2000030c 	.word	0x2000030c
    314c:	20000784 	.word	0x20000784
    3150:	00002c19 	.word	0x00002c19
    3154:	00002d91 	.word	0x00002d91

00003158 <ssd1306_clear_buffer>:
 *  Author: jiut0001
 */ 

#include "spi_display.h"

void ssd1306_clear_buffer() {
    3158:	b510      	push	{r4, lr}
    315a:	b082      	sub	sp, #8
	gfx_mono_draw_filled_rect(0, 0, GFX_MONO_LCD_WIDTH, GFX_MONO_LCD_HEIGHT, GFX_PIXEL_CLR);
    315c:	2300      	movs	r3, #0
    315e:	9300      	str	r3, [sp, #0]
    3160:	2000      	movs	r0, #0
    3162:	2100      	movs	r1, #0
    3164:	2280      	movs	r2, #128	; 0x80
    3166:	2340      	movs	r3, #64	; 0x40
    3168:	4c01      	ldr	r4, [pc, #4]	; (3170 <ssd1306_clear_buffer+0x18>)
    316a:	47a0      	blx	r4
    316c:	b002      	add	sp, #8
    316e:	bd10      	pop	{r4, pc}
    3170:	00000d0d 	.word	0x00000d0d

00003174 <set_disp_led_color>:
#define BCM_MIN_STEP 16


 void set_disp_led_color(LED_COLORS choice)
{
	sseg_leds.red_set = 0;
    3174:	4b13      	ldr	r3, [pc, #76]	; (31c4 <set_disp_led_color+0x50>)
    3176:	2200      	movs	r2, #0
    3178:	701a      	strb	r2, [r3, #0]
	sseg_leds.green_set = 0;
    317a:	705a      	strb	r2, [r3, #1]
	sseg_leds.blue_set = 0;
    317c:	709a      	strb	r2, [r3, #2]
	
	switch(choice)
    317e:	2805      	cmp	r0, #5
    3180:	d81e      	bhi.n	31c0 <set_disp_led_color+0x4c>
    3182:	0080      	lsls	r0, r0, #2
    3184:	4b10      	ldr	r3, [pc, #64]	; (31c8 <set_disp_led_color+0x54>)
    3186:	581b      	ldr	r3, [r3, r0]
    3188:	469f      	mov	pc, r3
	{
		case LED_RED:
		sseg_leds.red_set = 255;
    318a:	22ff      	movs	r2, #255	; 0xff
    318c:	4b0d      	ldr	r3, [pc, #52]	; (31c4 <set_disp_led_color+0x50>)
    318e:	701a      	strb	r2, [r3, #0]
		break;
    3190:	e016      	b.n	31c0 <set_disp_led_color+0x4c>
		case LED_GREEN:
		sseg_leds.green_set = 255;
    3192:	22ff      	movs	r2, #255	; 0xff
    3194:	4b0b      	ldr	r3, [pc, #44]	; (31c4 <set_disp_led_color+0x50>)
    3196:	705a      	strb	r2, [r3, #1]
		break;
    3198:	e012      	b.n	31c0 <set_disp_led_color+0x4c>
		case LED_BLUE:
		sseg_leds.blue_set = 255;
    319a:	22ff      	movs	r2, #255	; 0xff
    319c:	4b09      	ldr	r3, [pc, #36]	; (31c4 <set_disp_led_color+0x50>)
    319e:	709a      	strb	r2, [r3, #2]
		break;
    31a0:	e00e      	b.n	31c0 <set_disp_led_color+0x4c>
		case LED_PURPLE:
		sseg_leds.red_set = 255;
    31a2:	4b08      	ldr	r3, [pc, #32]	; (31c4 <set_disp_led_color+0x50>)
    31a4:	22ff      	movs	r2, #255	; 0xff
    31a6:	701a      	strb	r2, [r3, #0]
		sseg_leds.blue_set = 255;
    31a8:	709a      	strb	r2, [r3, #2]
		break;
    31aa:	e009      	b.n	31c0 <set_disp_led_color+0x4c>
		case LED_YELLOW:
		sseg_leds.green_set = 255;
    31ac:	4b05      	ldr	r3, [pc, #20]	; (31c4 <set_disp_led_color+0x50>)
    31ae:	22ff      	movs	r2, #255	; 0xff
    31b0:	705a      	strb	r2, [r3, #1]
		sseg_leds.red_set = 255;
    31b2:	701a      	strb	r2, [r3, #0]
		break;
    31b4:	e004      	b.n	31c0 <set_disp_led_color+0x4c>
		case LED_WHITE:
		sseg_leds.green_set = 111;
    31b6:	4b03      	ldr	r3, [pc, #12]	; (31c4 <set_disp_led_color+0x50>)
    31b8:	226f      	movs	r2, #111	; 0x6f
    31ba:	705a      	strb	r2, [r3, #1]
		sseg_leds.red_set = 111;
    31bc:	701a      	strb	r2, [r3, #0]
		sseg_leds.blue_set = 111;
    31be:	709a      	strb	r2, [r3, #2]
		break;
	}
}
    31c0:	4770      	bx	lr
    31c2:	46c0      	nop			; (mov r8, r8)
    31c4:	20002fb4 	.word	0x20002fb4
    31c8:	0000f518 	.word	0x0000f518
    31cc:	00000000 	.word	0x00000000

000031d0 <set_seg_disp_num>:
	 
	 return DISPLAY1[num%10];
 }
 
 void set_seg_disp_num(float num)
 {
    31d0:	b5f0      	push	{r4, r5, r6, r7, lr}
    31d2:	465f      	mov	r7, fp
    31d4:	4656      	mov	r6, sl
    31d6:	464d      	mov	r5, r9
    31d8:	4644      	mov	r4, r8
    31da:	b4f0      	push	{r4, r5, r6, r7}
    31dc:	b083      	sub	sp, #12
    31de:	1c04      	adds	r4, r0, #0
	 if (num < 0)
    31e0:	2100      	movs	r1, #0
    31e2:	4ba1      	ldr	r3, [pc, #644]	; (3468 <set_seg_disp_num+0x298>)
    31e4:	4798      	blx	r3
    31e6:	2800      	cmp	r0, #0
    31e8:	d002      	beq.n	31f0 <set_seg_disp_num+0x20>
	 {
		 num =-num;
    31ea:	2380      	movs	r3, #128	; 0x80
    31ec:	061b      	lsls	r3, r3, #24
    31ee:	18e4      	adds	r4, r4, r3
	 }
	 if (num > 999.99)
    31f0:	1c20      	adds	r0, r4, #0
    31f2:	4b9e      	ldr	r3, [pc, #632]	; (346c <set_seg_disp_num+0x29c>)
    31f4:	4798      	blx	r3
    31f6:	1c06      	adds	r6, r0, #0
    31f8:	1c0f      	adds	r7, r1, #0
    31fa:	4b96      	ldr	r3, [pc, #600]	; (3454 <set_seg_disp_num+0x284>)
    31fc:	4a94      	ldr	r2, [pc, #592]	; (3450 <set_seg_disp_num+0x280>)
    31fe:	4d9c      	ldr	r5, [pc, #624]	; (3470 <set_seg_disp_num+0x2a0>)
    3200:	47a8      	blx	r5
    3202:	2800      	cmp	r0, #0
    3204:	d035      	beq.n	3272 <set_seg_disp_num+0xa2>
	 {
		 sseg_num_num[0] = convert_to_7_seg((int)num/1000%10);
    3206:	1c20      	adds	r0, r4, #0
    3208:	4b9a      	ldr	r3, [pc, #616]	; (3474 <set_seg_disp_num+0x2a4>)
    320a:	4798      	blx	r3
    320c:	4680      	mov	r8, r0
    320e:	4c9a      	ldr	r4, [pc, #616]	; (3478 <set_seg_disp_num+0x2a8>)
 //Convert number to hex
 static uint8_t convert_to_7_seg(uint8_t num)
 {
	static const unsigned char DISPLAY1 [10] = {0x3F,0x06,0x5B,0x4F,0x66,0x6D,0x7D,0x07,0x7F,0x67};
	 
	 return DISPLAY1[num%10];
    3210:	4d9a      	ldr	r5, [pc, #616]	; (347c <set_seg_disp_num+0x2ac>)
	 {
		 num =-num;
	 }
	 if (num > 999.99)
	 {
		 sseg_num_num[0] = convert_to_7_seg((int)num/1000%10);
    3212:	4b9b      	ldr	r3, [pc, #620]	; (3480 <set_seg_disp_num+0x2b0>)
    3214:	4699      	mov	r9, r3
    3216:	21fa      	movs	r1, #250	; 0xfa
    3218:	0089      	lsls	r1, r1, #2
    321a:	4798      	blx	r3
    321c:	4f99      	ldr	r7, [pc, #612]	; (3484 <set_seg_disp_num+0x2b4>)
    321e:	210a      	movs	r1, #10
    3220:	47b8      	blx	r7
 //Convert number to hex
 static uint8_t convert_to_7_seg(uint8_t num)
 {
	static const unsigned char DISPLAY1 [10] = {0x3F,0x06,0x5B,0x4F,0x66,0x6D,0x7D,0x07,0x7F,0x67};
	 
	 return DISPLAY1[num%10];
    3222:	b2c8      	uxtb	r0, r1
    3224:	4e98      	ldr	r6, [pc, #608]	; (3488 <set_seg_disp_num+0x2b8>)
    3226:	210a      	movs	r1, #10
    3228:	47b0      	blx	r6
    322a:	b2c9      	uxtb	r1, r1
	 {
		 num =-num;
	 }
	 if (num > 999.99)
	 {
		 sseg_num_num[0] = convert_to_7_seg((int)num/1000%10);
    322c:	5c6b      	ldrb	r3, [r5, r1]
    322e:	7023      	strb	r3, [r4, #0]
		 sseg_num_num[1] = convert_to_7_seg((int)num/100%10);
    3230:	4640      	mov	r0, r8
    3232:	2164      	movs	r1, #100	; 0x64
    3234:	47c8      	blx	r9
    3236:	210a      	movs	r1, #10
    3238:	47b8      	blx	r7
 //Convert number to hex
 static uint8_t convert_to_7_seg(uint8_t num)
 {
	static const unsigned char DISPLAY1 [10] = {0x3F,0x06,0x5B,0x4F,0x66,0x6D,0x7D,0x07,0x7F,0x67};
	 
	 return DISPLAY1[num%10];
    323a:	b2c8      	uxtb	r0, r1
    323c:	210a      	movs	r1, #10
    323e:	47b0      	blx	r6
    3240:	b2c9      	uxtb	r1, r1
		 num =-num;
	 }
	 if (num > 999.99)
	 {
		 sseg_num_num[0] = convert_to_7_seg((int)num/1000%10);
		 sseg_num_num[1] = convert_to_7_seg((int)num/100%10);
    3242:	5c6b      	ldrb	r3, [r5, r1]
    3244:	7063      	strb	r3, [r4, #1]
		 sseg_num_num[2] = convert_to_7_seg((int)num/10%10);
    3246:	4640      	mov	r0, r8
    3248:	210a      	movs	r1, #10
    324a:	47c8      	blx	r9
    324c:	210a      	movs	r1, #10
    324e:	47b8      	blx	r7
 //Convert number to hex
 static uint8_t convert_to_7_seg(uint8_t num)
 {
	static const unsigned char DISPLAY1 [10] = {0x3F,0x06,0x5B,0x4F,0x66,0x6D,0x7D,0x07,0x7F,0x67};
	 
	 return DISPLAY1[num%10];
    3250:	b2c8      	uxtb	r0, r1
    3252:	210a      	movs	r1, #10
    3254:	47b0      	blx	r6
    3256:	b2c9      	uxtb	r1, r1
	 }
	 if (num > 999.99)
	 {
		 sseg_num_num[0] = convert_to_7_seg((int)num/1000%10);
		 sseg_num_num[1] = convert_to_7_seg((int)num/100%10);
		 sseg_num_num[2] = convert_to_7_seg((int)num/10%10);
    3258:	5c6b      	ldrb	r3, [r5, r1]
    325a:	70a3      	strb	r3, [r4, #2]
		 sseg_num_num[3] = convert_to_7_seg((int)num%10) + 128;
    325c:	4640      	mov	r0, r8
    325e:	210a      	movs	r1, #10
    3260:	47b8      	blx	r7
 //Convert number to hex
 static uint8_t convert_to_7_seg(uint8_t num)
 {
	static const unsigned char DISPLAY1 [10] = {0x3F,0x06,0x5B,0x4F,0x66,0x6D,0x7D,0x07,0x7F,0x67};
	 
	 return DISPLAY1[num%10];
    3262:	b2c8      	uxtb	r0, r1
    3264:	210a      	movs	r1, #10
    3266:	47b0      	blx	r6
    3268:	b2c9      	uxtb	r1, r1
	 if (num > 999.99)
	 {
		 sseg_num_num[0] = convert_to_7_seg((int)num/1000%10);
		 sseg_num_num[1] = convert_to_7_seg((int)num/100%10);
		 sseg_num_num[2] = convert_to_7_seg((int)num/10%10);
		 sseg_num_num[3] = convert_to_7_seg((int)num%10) + 128;
    326a:	5c6b      	ldrb	r3, [r5, r1]
    326c:	3b80      	subs	r3, #128	; 0x80
    326e:	70e3      	strb	r3, [r4, #3]
    3270:	e0de      	b.n	3430 <set_seg_disp_num+0x260>
	 }else 	if (num > 99.99)
    3272:	1c30      	adds	r0, r6, #0
    3274:	1c39      	adds	r1, r7, #0
    3276:	4a78      	ldr	r2, [pc, #480]	; (3458 <set_seg_disp_num+0x288>)
    3278:	4b78      	ldr	r3, [pc, #480]	; (345c <set_seg_disp_num+0x28c>)
    327a:	4d7d      	ldr	r5, [pc, #500]	; (3470 <set_seg_disp_num+0x2a0>)
    327c:	47a8      	blx	r5
    327e:	2800      	cmp	r0, #0
    3280:	d03c      	beq.n	32fc <set_seg_disp_num+0x12c>
	 {
		 sseg_num_num[0] = convert_to_7_seg((int)num/100%10);
    3282:	1c20      	adds	r0, r4, #0
    3284:	4b7b      	ldr	r3, [pc, #492]	; (3474 <set_seg_disp_num+0x2a4>)
    3286:	4798      	blx	r3
    3288:	4680      	mov	r8, r0
    328a:	4d7b      	ldr	r5, [pc, #492]	; (3478 <set_seg_disp_num+0x2a8>)
 //Convert number to hex
 static uint8_t convert_to_7_seg(uint8_t num)
 {
	static const unsigned char DISPLAY1 [10] = {0x3F,0x06,0x5B,0x4F,0x66,0x6D,0x7D,0x07,0x7F,0x67};
	 
	 return DISPLAY1[num%10];
    328c:	4e7b      	ldr	r6, [pc, #492]	; (347c <set_seg_disp_num+0x2ac>)
		 sseg_num_num[1] = convert_to_7_seg((int)num/100%10);
		 sseg_num_num[2] = convert_to_7_seg((int)num/10%10);
		 sseg_num_num[3] = convert_to_7_seg((int)num%10) + 128;
	 }else 	if (num > 99.99)
	 {
		 sseg_num_num[0] = convert_to_7_seg((int)num/100%10);
    328e:	4b7c      	ldr	r3, [pc, #496]	; (3480 <set_seg_disp_num+0x2b0>)
    3290:	469a      	mov	sl, r3
    3292:	2164      	movs	r1, #100	; 0x64
    3294:	4798      	blx	r3
    3296:	4b7b      	ldr	r3, [pc, #492]	; (3484 <set_seg_disp_num+0x2b4>)
    3298:	4699      	mov	r9, r3
    329a:	210a      	movs	r1, #10
    329c:	4798      	blx	r3
 //Convert number to hex
 static uint8_t convert_to_7_seg(uint8_t num)
 {
	static const unsigned char DISPLAY1 [10] = {0x3F,0x06,0x5B,0x4F,0x66,0x6D,0x7D,0x07,0x7F,0x67};
	 
	 return DISPLAY1[num%10];
    329e:	b2c8      	uxtb	r0, r1
    32a0:	4f79      	ldr	r7, [pc, #484]	; (3488 <set_seg_disp_num+0x2b8>)
    32a2:	210a      	movs	r1, #10
    32a4:	47b8      	blx	r7
    32a6:	b2c9      	uxtb	r1, r1
		 sseg_num_num[1] = convert_to_7_seg((int)num/100%10);
		 sseg_num_num[2] = convert_to_7_seg((int)num/10%10);
		 sseg_num_num[3] = convert_to_7_seg((int)num%10) + 128;
	 }else 	if (num > 99.99)
	 {
		 sseg_num_num[0] = convert_to_7_seg((int)num/100%10);
    32a8:	5c73      	ldrb	r3, [r6, r1]
    32aa:	702b      	strb	r3, [r5, #0]
		 sseg_num_num[1] = convert_to_7_seg((int)num/10%10);
    32ac:	4640      	mov	r0, r8
    32ae:	210a      	movs	r1, #10
    32b0:	47d0      	blx	sl
    32b2:	210a      	movs	r1, #10
    32b4:	47c8      	blx	r9
 //Convert number to hex
 static uint8_t convert_to_7_seg(uint8_t num)
 {
	static const unsigned char DISPLAY1 [10] = {0x3F,0x06,0x5B,0x4F,0x66,0x6D,0x7D,0x07,0x7F,0x67};
	 
	 return DISPLAY1[num%10];
    32b6:	b2c8      	uxtb	r0, r1
    32b8:	210a      	movs	r1, #10
    32ba:	47b8      	blx	r7
    32bc:	b2c9      	uxtb	r1, r1
		 sseg_num_num[2] = convert_to_7_seg((int)num/10%10);
		 sseg_num_num[3] = convert_to_7_seg((int)num%10) + 128;
	 }else 	if (num > 99.99)
	 {
		 sseg_num_num[0] = convert_to_7_seg((int)num/100%10);
		 sseg_num_num[1] = convert_to_7_seg((int)num/10%10);
    32be:	5c73      	ldrb	r3, [r6, r1]
    32c0:	706b      	strb	r3, [r5, #1]
		 sseg_num_num[2] = convert_to_7_seg((int)num%10) + 128;
    32c2:	4640      	mov	r0, r8
    32c4:	210a      	movs	r1, #10
    32c6:	47c8      	blx	r9
 //Convert number to hex
 static uint8_t convert_to_7_seg(uint8_t num)
 {
	static const unsigned char DISPLAY1 [10] = {0x3F,0x06,0x5B,0x4F,0x66,0x6D,0x7D,0x07,0x7F,0x67};
	 
	 return DISPLAY1[num%10];
    32c8:	b2c8      	uxtb	r0, r1
    32ca:	210a      	movs	r1, #10
    32cc:	47b8      	blx	r7
    32ce:	b2c9      	uxtb	r1, r1
		 sseg_num_num[3] = convert_to_7_seg((int)num%10) + 128;
	 }else 	if (num > 99.99)
	 {
		 sseg_num_num[0] = convert_to_7_seg((int)num/100%10);
		 sseg_num_num[1] = convert_to_7_seg((int)num/10%10);
		 sseg_num_num[2] = convert_to_7_seg((int)num%10) + 128;
    32d0:	5c73      	ldrb	r3, [r6, r1]
    32d2:	3b80      	subs	r3, #128	; 0x80
    32d4:	70ab      	strb	r3, [r5, #2]
		 sseg_num_num[3] = convert_to_7_seg((num - (int)num)*10);
    32d6:	4640      	mov	r0, r8
    32d8:	4b6c      	ldr	r3, [pc, #432]	; (348c <set_seg_disp_num+0x2bc>)
    32da:	4798      	blx	r3
    32dc:	1c01      	adds	r1, r0, #0
    32de:	1c20      	adds	r0, r4, #0
    32e0:	4b6b      	ldr	r3, [pc, #428]	; (3490 <set_seg_disp_num+0x2c0>)
    32e2:	4798      	blx	r3
    32e4:	496b      	ldr	r1, [pc, #428]	; (3494 <set_seg_disp_num+0x2c4>)
    32e6:	4b6c      	ldr	r3, [pc, #432]	; (3498 <set_seg_disp_num+0x2c8>)
    32e8:	4798      	blx	r3
    32ea:	4b6c      	ldr	r3, [pc, #432]	; (349c <set_seg_disp_num+0x2cc>)
    32ec:	4798      	blx	r3
 //Convert number to hex
 static uint8_t convert_to_7_seg(uint8_t num)
 {
	static const unsigned char DISPLAY1 [10] = {0x3F,0x06,0x5B,0x4F,0x66,0x6D,0x7D,0x07,0x7F,0x67};
	 
	 return DISPLAY1[num%10];
    32ee:	b2c0      	uxtb	r0, r0
    32f0:	210a      	movs	r1, #10
    32f2:	47b8      	blx	r7
    32f4:	b2c9      	uxtb	r1, r1
	 }else 	if (num > 99.99)
	 {
		 sseg_num_num[0] = convert_to_7_seg((int)num/100%10);
		 sseg_num_num[1] = convert_to_7_seg((int)num/10%10);
		 sseg_num_num[2] = convert_to_7_seg((int)num%10) + 128;
		 sseg_num_num[3] = convert_to_7_seg((num - (int)num)*10);
    32f6:	5c73      	ldrb	r3, [r6, r1]
    32f8:	70eb      	strb	r3, [r5, #3]
    32fa:	e099      	b.n	3430 <set_seg_disp_num+0x260>
	 }else if (num > 9.999)
    32fc:	1c30      	adds	r0, r6, #0
    32fe:	1c39      	adds	r1, r7, #0
    3300:	4a57      	ldr	r2, [pc, #348]	; (3460 <set_seg_disp_num+0x290>)
    3302:	4b58      	ldr	r3, [pc, #352]	; (3464 <set_seg_disp_num+0x294>)
    3304:	4d5a      	ldr	r5, [pc, #360]	; (3470 <set_seg_disp_num+0x2a0>)
    3306:	47a8      	blx	r5
    3308:	2800      	cmp	r0, #0
    330a:	d047      	beq.n	339c <set_seg_disp_num+0x1cc>
	 {
		 sseg_num_num[0] = convert_to_7_seg((int)num/10%10);
    330c:	4b59      	ldr	r3, [pc, #356]	; (3474 <set_seg_disp_num+0x2a4>)
    330e:	469b      	mov	fp, r3
    3310:	1c20      	adds	r0, r4, #0
    3312:	4798      	blx	r3
    3314:	4680      	mov	r8, r0
    3316:	4d58      	ldr	r5, [pc, #352]	; (3478 <set_seg_disp_num+0x2a8>)
 //Convert number to hex
 static uint8_t convert_to_7_seg(uint8_t num)
 {
	static const unsigned char DISPLAY1 [10] = {0x3F,0x06,0x5B,0x4F,0x66,0x6D,0x7D,0x07,0x7F,0x67};
	 
	 return DISPLAY1[num%10];
    3318:	4e58      	ldr	r6, [pc, #352]	; (347c <set_seg_disp_num+0x2ac>)
		 sseg_num_num[1] = convert_to_7_seg((int)num/10%10);
		 sseg_num_num[2] = convert_to_7_seg((int)num%10) + 128;
		 sseg_num_num[3] = convert_to_7_seg((num - (int)num)*10);
	 }else if (num > 9.999)
	 {
		 sseg_num_num[0] = convert_to_7_seg((int)num/10%10);
    331a:	210a      	movs	r1, #10
    331c:	4b58      	ldr	r3, [pc, #352]	; (3480 <set_seg_disp_num+0x2b0>)
    331e:	4798      	blx	r3
    3320:	4b58      	ldr	r3, [pc, #352]	; (3484 <set_seg_disp_num+0x2b4>)
    3322:	4699      	mov	r9, r3
    3324:	210a      	movs	r1, #10
    3326:	4798      	blx	r3
 //Convert number to hex
 static uint8_t convert_to_7_seg(uint8_t num)
 {
	static const unsigned char DISPLAY1 [10] = {0x3F,0x06,0x5B,0x4F,0x66,0x6D,0x7D,0x07,0x7F,0x67};
	 
	 return DISPLAY1[num%10];
    3328:	b2c8      	uxtb	r0, r1
    332a:	4f57      	ldr	r7, [pc, #348]	; (3488 <set_seg_disp_num+0x2b8>)
    332c:	210a      	movs	r1, #10
    332e:	47b8      	blx	r7
    3330:	b2c9      	uxtb	r1, r1
		 sseg_num_num[1] = convert_to_7_seg((int)num/10%10);
		 sseg_num_num[2] = convert_to_7_seg((int)num%10) + 128;
		 sseg_num_num[3] = convert_to_7_seg((num - (int)num)*10);
	 }else if (num > 9.999)
	 {
		 sseg_num_num[0] = convert_to_7_seg((int)num/10%10);
    3332:	5c73      	ldrb	r3, [r6, r1]
    3334:	702b      	strb	r3, [r5, #0]
		 sseg_num_num[1] = convert_to_7_seg((int)num%10) + 128;
    3336:	4640      	mov	r0, r8
    3338:	210a      	movs	r1, #10
    333a:	47c8      	blx	r9
 //Convert number to hex
 static uint8_t convert_to_7_seg(uint8_t num)
 {
	static const unsigned char DISPLAY1 [10] = {0x3F,0x06,0x5B,0x4F,0x66,0x6D,0x7D,0x07,0x7F,0x67};
	 
	 return DISPLAY1[num%10];
    333c:	b2c8      	uxtb	r0, r1
    333e:	210a      	movs	r1, #10
    3340:	47b8      	blx	r7
    3342:	b2c9      	uxtb	r1, r1
		 sseg_num_num[2] = convert_to_7_seg((int)num%10) + 128;
		 sseg_num_num[3] = convert_to_7_seg((num - (int)num)*10);
	 }else if (num > 9.999)
	 {
		 sseg_num_num[0] = convert_to_7_seg((int)num/10%10);
		 sseg_num_num[1] = convert_to_7_seg((int)num%10) + 128;
    3344:	5c73      	ldrb	r3, [r6, r1]
    3346:	3b80      	subs	r3, #128	; 0x80
    3348:	706b      	strb	r3, [r5, #1]
		 sseg_num_num[2] = convert_to_7_seg((num - (int)num)*10);
    334a:	4b50      	ldr	r3, [pc, #320]	; (348c <set_seg_disp_num+0x2bc>)
    334c:	469a      	mov	sl, r3
    334e:	4640      	mov	r0, r8
    3350:	4798      	blx	r3
    3352:	1c01      	adds	r1, r0, #0
    3354:	4b4e      	ldr	r3, [pc, #312]	; (3490 <set_seg_disp_num+0x2c0>)
    3356:	4699      	mov	r9, r3
    3358:	1c20      	adds	r0, r4, #0
    335a:	4798      	blx	r3
    335c:	4b4e      	ldr	r3, [pc, #312]	; (3498 <set_seg_disp_num+0x2c8>)
    335e:	4698      	mov	r8, r3
    3360:	494c      	ldr	r1, [pc, #304]	; (3494 <set_seg_disp_num+0x2c4>)
    3362:	4798      	blx	r3
    3364:	4b4d      	ldr	r3, [pc, #308]	; (349c <set_seg_disp_num+0x2cc>)
    3366:	4798      	blx	r3
 //Convert number to hex
 static uint8_t convert_to_7_seg(uint8_t num)
 {
	static const unsigned char DISPLAY1 [10] = {0x3F,0x06,0x5B,0x4F,0x66,0x6D,0x7D,0x07,0x7F,0x67};
	 
	 return DISPLAY1[num%10];
    3368:	b2c0      	uxtb	r0, r0
    336a:	210a      	movs	r1, #10
    336c:	47b8      	blx	r7
    336e:	b2c9      	uxtb	r1, r1
		 sseg_num_num[3] = convert_to_7_seg((num - (int)num)*10);
	 }else if (num > 9.999)
	 {
		 sseg_num_num[0] = convert_to_7_seg((int)num/10%10);
		 sseg_num_num[1] = convert_to_7_seg((int)num%10) + 128;
		 sseg_num_num[2] = convert_to_7_seg((num - (int)num)*10);
    3370:	5c73      	ldrb	r3, [r6, r1]
    3372:	70ab      	strb	r3, [r5, #2]
		 sseg_num_num[3] = convert_to_7_seg((num * 10 - (int)(num* 10))*10);
    3374:	1c20      	adds	r0, r4, #0
    3376:	4947      	ldr	r1, [pc, #284]	; (3494 <set_seg_disp_num+0x2c4>)
    3378:	47c0      	blx	r8
    337a:	1c04      	adds	r4, r0, #0
    337c:	47d8      	blx	fp
    337e:	47d0      	blx	sl
    3380:	1c01      	adds	r1, r0, #0
    3382:	1c20      	adds	r0, r4, #0
    3384:	47c8      	blx	r9
    3386:	4943      	ldr	r1, [pc, #268]	; (3494 <set_seg_disp_num+0x2c4>)
    3388:	47c0      	blx	r8
    338a:	4b44      	ldr	r3, [pc, #272]	; (349c <set_seg_disp_num+0x2cc>)
    338c:	4798      	blx	r3
 //Convert number to hex
 static uint8_t convert_to_7_seg(uint8_t num)
 {
	static const unsigned char DISPLAY1 [10] = {0x3F,0x06,0x5B,0x4F,0x66,0x6D,0x7D,0x07,0x7F,0x67};
	 
	 return DISPLAY1[num%10];
    338e:	b2c0      	uxtb	r0, r0
    3390:	210a      	movs	r1, #10
    3392:	47b8      	blx	r7
    3394:	b2c9      	uxtb	r1, r1
	 }else if (num > 9.999)
	 {
		 sseg_num_num[0] = convert_to_7_seg((int)num/10%10);
		 sseg_num_num[1] = convert_to_7_seg((int)num%10) + 128;
		 sseg_num_num[2] = convert_to_7_seg((num - (int)num)*10);
		 sseg_num_num[3] = convert_to_7_seg((num * 10 - (int)(num* 10))*10);
    3396:	5c73      	ldrb	r3, [r6, r1]
    3398:	70eb      	strb	r3, [r5, #3]
    339a:	e049      	b.n	3430 <set_seg_disp_num+0x260>
	 }else
	 {
		 sseg_num_num[0] = convert_to_7_seg((int)num) + 128;
    339c:	4b35      	ldr	r3, [pc, #212]	; (3474 <set_seg_disp_num+0x2a4>)
    339e:	469a      	mov	sl, r3
    33a0:	1c20      	adds	r0, r4, #0
    33a2:	4798      	blx	r3
    33a4:	1c05      	adds	r5, r0, #0
    33a6:	4e34      	ldr	r6, [pc, #208]	; (3478 <set_seg_disp_num+0x2a8>)
 //Convert number to hex
 static uint8_t convert_to_7_seg(uint8_t num)
 {
	static const unsigned char DISPLAY1 [10] = {0x3F,0x06,0x5B,0x4F,0x66,0x6D,0x7D,0x07,0x7F,0x67};
	 
	 return DISPLAY1[num%10];
    33a8:	4f34      	ldr	r7, [pc, #208]	; (347c <set_seg_disp_num+0x2ac>)
    33aa:	b2c0      	uxtb	r0, r0
    33ac:	4b36      	ldr	r3, [pc, #216]	; (3488 <set_seg_disp_num+0x2b8>)
    33ae:	4698      	mov	r8, r3
    33b0:	210a      	movs	r1, #10
    33b2:	4798      	blx	r3
    33b4:	b2c9      	uxtb	r1, r1
		 sseg_num_num[1] = convert_to_7_seg((int)num%10) + 128;
		 sseg_num_num[2] = convert_to_7_seg((num - (int)num)*10);
		 sseg_num_num[3] = convert_to_7_seg((num * 10 - (int)(num* 10))*10);
	 }else
	 {
		 sseg_num_num[0] = convert_to_7_seg((int)num) + 128;
    33b6:	5c7b      	ldrb	r3, [r7, r1]
    33b8:	3b80      	subs	r3, #128	; 0x80
    33ba:	7033      	strb	r3, [r6, #0]
		 sseg_num_num[1] = convert_to_7_seg((num - (int)num)*10);
    33bc:	4b33      	ldr	r3, [pc, #204]	; (348c <set_seg_disp_num+0x2bc>)
    33be:	4699      	mov	r9, r3
    33c0:	1c28      	adds	r0, r5, #0
    33c2:	4798      	blx	r3
    33c4:	1c01      	adds	r1, r0, #0
    33c6:	1c20      	adds	r0, r4, #0
    33c8:	4b31      	ldr	r3, [pc, #196]	; (3490 <set_seg_disp_num+0x2c0>)
    33ca:	4798      	blx	r3
    33cc:	4d32      	ldr	r5, [pc, #200]	; (3498 <set_seg_disp_num+0x2c8>)
    33ce:	4931      	ldr	r1, [pc, #196]	; (3494 <set_seg_disp_num+0x2c4>)
    33d0:	47a8      	blx	r5
    33d2:	4b32      	ldr	r3, [pc, #200]	; (349c <set_seg_disp_num+0x2cc>)
    33d4:	469b      	mov	fp, r3
    33d6:	4798      	blx	r3
 //Convert number to hex
 static uint8_t convert_to_7_seg(uint8_t num)
 {
	static const unsigned char DISPLAY1 [10] = {0x3F,0x06,0x5B,0x4F,0x66,0x6D,0x7D,0x07,0x7F,0x67};
	 
	 return DISPLAY1[num%10];
    33d8:	b2c0      	uxtb	r0, r0
    33da:	210a      	movs	r1, #10
    33dc:	47c0      	blx	r8
    33de:	b2c9      	uxtb	r1, r1
		 sseg_num_num[2] = convert_to_7_seg((num - (int)num)*10);
		 sseg_num_num[3] = convert_to_7_seg((num * 10 - (int)(num* 10))*10);
	 }else
	 {
		 sseg_num_num[0] = convert_to_7_seg((int)num) + 128;
		 sseg_num_num[1] = convert_to_7_seg((num - (int)num)*10);
    33e0:	5c7b      	ldrb	r3, [r7, r1]
    33e2:	7073      	strb	r3, [r6, #1]
		 sseg_num_num[2] = convert_to_7_seg((num * 10 - (int)(num* 10))*10);
    33e4:	1c20      	adds	r0, r4, #0
    33e6:	492b      	ldr	r1, [pc, #172]	; (3494 <set_seg_disp_num+0x2c4>)
    33e8:	47a8      	blx	r5
    33ea:	9001      	str	r0, [sp, #4]
    33ec:	47d0      	blx	sl
    33ee:	47c8      	blx	r9
    33f0:	1c01      	adds	r1, r0, #0
    33f2:	9801      	ldr	r0, [sp, #4]
    33f4:	4b26      	ldr	r3, [pc, #152]	; (3490 <set_seg_disp_num+0x2c0>)
    33f6:	4798      	blx	r3
    33f8:	4926      	ldr	r1, [pc, #152]	; (3494 <set_seg_disp_num+0x2c4>)
    33fa:	47a8      	blx	r5
    33fc:	47d8      	blx	fp
 //Convert number to hex
 static uint8_t convert_to_7_seg(uint8_t num)
 {
	static const unsigned char DISPLAY1 [10] = {0x3F,0x06,0x5B,0x4F,0x66,0x6D,0x7D,0x07,0x7F,0x67};
	 
	 return DISPLAY1[num%10];
    33fe:	b2c0      	uxtb	r0, r0
    3400:	210a      	movs	r1, #10
    3402:	47c0      	blx	r8
    3404:	b2c9      	uxtb	r1, r1
		 sseg_num_num[3] = convert_to_7_seg((num * 10 - (int)(num* 10))*10);
	 }else
	 {
		 sseg_num_num[0] = convert_to_7_seg((int)num) + 128;
		 sseg_num_num[1] = convert_to_7_seg((num - (int)num)*10);
		 sseg_num_num[2] = convert_to_7_seg((num * 10 - (int)(num* 10))*10);
    3406:	5c7b      	ldrb	r3, [r7, r1]
    3408:	70b3      	strb	r3, [r6, #2]
		 sseg_num_num[3] = convert_to_7_seg((num * 100 - (int)(num* 100))*10);
    340a:	1c20      	adds	r0, r4, #0
    340c:	4924      	ldr	r1, [pc, #144]	; (34a0 <set_seg_disp_num+0x2d0>)
    340e:	47a8      	blx	r5
    3410:	1c04      	adds	r4, r0, #0
    3412:	47d0      	blx	sl
    3414:	47c8      	blx	r9
    3416:	1c01      	adds	r1, r0, #0
    3418:	1c20      	adds	r0, r4, #0
    341a:	4b1d      	ldr	r3, [pc, #116]	; (3490 <set_seg_disp_num+0x2c0>)
    341c:	4798      	blx	r3
    341e:	491d      	ldr	r1, [pc, #116]	; (3494 <set_seg_disp_num+0x2c4>)
    3420:	47a8      	blx	r5
    3422:	47d8      	blx	fp
 //Convert number to hex
 static uint8_t convert_to_7_seg(uint8_t num)
 {
	static const unsigned char DISPLAY1 [10] = {0x3F,0x06,0x5B,0x4F,0x66,0x6D,0x7D,0x07,0x7F,0x67};
	 
	 return DISPLAY1[num%10];
    3424:	b2c0      	uxtb	r0, r0
    3426:	210a      	movs	r1, #10
    3428:	47c0      	blx	r8
    342a:	b2c9      	uxtb	r1, r1
	 }else
	 {
		 sseg_num_num[0] = convert_to_7_seg((int)num) + 128;
		 sseg_num_num[1] = convert_to_7_seg((num - (int)num)*10);
		 sseg_num_num[2] = convert_to_7_seg((num * 10 - (int)(num* 10))*10);
		 sseg_num_num[3] = convert_to_7_seg((num * 100 - (int)(num* 100))*10);
    342c:	5c7b      	ldrb	r3, [r7, r1]
    342e:	70f3      	strb	r3, [r6, #3]
	 }
	 //Failsafe for brightness, always turn display on at least the lowest brightness
	 if (sseg_brightness < BCM_MIN_STEP)
    3430:	4b1c      	ldr	r3, [pc, #112]	; (34a4 <set_seg_disp_num+0x2d4>)
    3432:	781b      	ldrb	r3, [r3, #0]
    3434:	b2db      	uxtb	r3, r3
    3436:	2b0f      	cmp	r3, #15
    3438:	d802      	bhi.n	3440 <set_seg_disp_num+0x270>
	 {
		 sseg_brightness = BCM_MIN_STEP;
    343a:	2210      	movs	r2, #16
    343c:	4b19      	ldr	r3, [pc, #100]	; (34a4 <set_seg_disp_num+0x2d4>)
    343e:	701a      	strb	r2, [r3, #0]
	 }

 }
    3440:	b003      	add	sp, #12
    3442:	bc3c      	pop	{r2, r3, r4, r5}
    3444:	4690      	mov	r8, r2
    3446:	4699      	mov	r9, r3
    3448:	46a2      	mov	sl, r4
    344a:	46ab      	mov	fp, r5
    344c:	bdf0      	pop	{r4, r5, r6, r7, pc}
    344e:	46c0      	nop			; (mov r8, r8)
    3450:	851eb852 	.word	0x851eb852
    3454:	408f3feb 	.word	0x408f3feb
    3458:	28f5c28f 	.word	0x28f5c28f
    345c:	4058ff5c 	.word	0x4058ff5c
    3460:	ed916873 	.word	0xed916873
    3464:	4023ff7c 	.word	0x4023ff7c
    3468:	0000ad91 	.word	0x0000ad91
    346c:	0000d7fd 	.word	0x0000d7fd
    3470:	0000ad45 	.word	0x0000ad45
    3474:	0000ba79 	.word	0x0000ba79
    3478:	20002fb8 	.word	0x20002fb8
    347c:	0000f530 	.word	0x0000f530
    3480:	0000ac2d 	.word	0x0000ac2d
    3484:	0000acd9 	.word	0x0000acd9
    3488:	0000ac19 	.word	0x0000ac19
    348c:	0000bab9 	.word	0x0000bab9
    3490:	0000b78d 	.word	0x0000b78d
    3494:	41200000 	.word	0x41200000
    3498:	0000b539 	.word	0x0000b539
    349c:	0000ae25 	.word	0x0000ae25
    34a0:	42c80000 	.word	0x42c80000
    34a4:	20002fc4 	.word	0x20002fc4

000034a8 <configure_tc_cadence>:
#include <asf.h>
#include "timer_subsystem.h"

//Set up timer for cadence sensor
void configure_tc_cadence(void )
{
    34a8:	b510      	push	{r4, lr}
    34aa:	b08e      	sub	sp, #56	; 0x38
	/* Sanity check arguments */
	Assert(config);

	/* Write default config to config struct */
	config->clock_source               = GCLK_GENERATOR_0;
	config->counter_size               = TC_COUNTER_SIZE_16BIT;
    34ac:	aa01      	add	r2, sp, #4
    34ae:	2300      	movs	r3, #0
    34b0:	7093      	strb	r3, [r2, #2]
	config->clock_prescaler            = TC_CLOCK_PRESCALER_DIV1;
    34b2:	2100      	movs	r1, #0
    34b4:	8093      	strh	r3, [r2, #4]
	config->wave_generation            = TC_WAVE_GENERATION_NORMAL_FREQ;
    34b6:	7191      	strb	r1, [r2, #6]
	config->reload_action              = TC_RELOAD_ACTION_GCLK;
    34b8:	8113      	strh	r3, [r2, #8]
	config->run_in_standby             = false;
    34ba:	7051      	strb	r1, [r2, #1]

	config->waveform_invert_output     = TC_WAVEFORM_INVERT_OUTPUT_NONE;
    34bc:	7291      	strb	r1, [r2, #10]
	config->enable_capture_on_channel[TC_COMPARE_CAPTURE_CHANNEL_0] = false;
    34be:	72d1      	strb	r1, [r2, #11]
	config->enable_capture_on_channel[TC_COMPARE_CAPTURE_CHANNEL_1] = false;
    34c0:	7311      	strb	r1, [r2, #12]

	config->count_direction            = TC_COUNT_DIRECTION_UP;
    34c2:	7391      	strb	r1, [r2, #14]
	config->oneshot                    = false;
    34c4:	7351      	strb	r1, [r2, #13]

	config->pwm_channel[TC_COMPARE_CAPTURE_CHANNEL_0].enabled = false;
    34c6:	7411      	strb	r1, [r2, #16]
	config->pwm_channel[TC_COMPARE_CAPTURE_CHANNEL_0].pin_out = 0;
    34c8:	6153      	str	r3, [r2, #20]
	config->pwm_channel[TC_COMPARE_CAPTURE_CHANNEL_0].pin_mux = 0;
    34ca:	6193      	str	r3, [r2, #24]

	config->pwm_channel[TC_COMPARE_CAPTURE_CHANNEL_1].enabled = false;
    34cc:	7711      	strb	r1, [r2, #28]
	config->pwm_channel[TC_COMPARE_CAPTURE_CHANNEL_1].pin_out = 0;
    34ce:	6213      	str	r3, [r2, #32]
	config->pwm_channel[TC_COMPARE_CAPTURE_CHANNEL_1].pin_mux = 0;
    34d0:	6253      	str	r3, [r2, #36]	; 0x24

	config->counter_16_bit.value                   = 0x0000;
    34d2:	8513      	strh	r3, [r2, #40]	; 0x28
	config->counter_16_bit.compare_capture_channel\
		[TC_COMPARE_CAPTURE_CHANNEL_0]                        = 0x0000;
    34d4:	8553      	strh	r3, [r2, #42]	; 0x2a
	config->counter_16_bit.compare_capture_channel\
		[TC_COMPARE_CAPTURE_CHANNEL_1]                        = 0x0000;
    34d6:	8593      	strh	r3, [r2, #44]	; 0x2c
	struct tc_config config_tc;
	tc_get_config_defaults(&config_tc);
	
	//Set clocksource 
	config_tc.clock_source	= GCLK_GENERATOR_2;
    34d8:	2302      	movs	r3, #2
    34da:	7013      	strb	r3, [r2, #0]
	config_tc.clock_prescaler = TC_CLOCK_PRESCALER_DIV1;
	
	config_tc.counter_16_bit.value = 0x00;
	

	tc_init(&cadence_timer_instance, TC4, &config_tc);
    34dc:	4c07      	ldr	r4, [pc, #28]	; (34fc <configure_tc_cadence+0x54>)
    34de:	1c20      	adds	r0, r4, #0
    34e0:	4907      	ldr	r1, [pc, #28]	; (3500 <configure_tc_cadence+0x58>)
    34e2:	4b08      	ldr	r3, [pc, #32]	; (3504 <configure_tc_cadence+0x5c>)
    34e4:	4798      	blx	r3
	/* Sanity check arguments */
	Assert(module_inst);
	Assert(module_inst->hw);

	/* Get a pointer to the module's hardware instance */
	TcCount8 *const tc_module = &(module_inst->hw->COUNT8);
    34e6:	6822      	ldr	r2, [r4, #0]
	Assert(module_inst->hw);

	/* Get a pointer to the module's hardware instance */
	TcCount8 *const tc_module = &(module_inst->hw->COUNT8);

	return (tc_module->STATUS.reg & TC_STATUS_SYNCBUSY);
    34e8:	217f      	movs	r1, #127	; 0x7f
    34ea:	7bd3      	ldrb	r3, [r2, #15]
	Assert(module_inst->hw);

	/* Get a pointer to the module's hardware instance */
	TcCount8 *const tc_module = &(module_inst->hw->COUNT8);

	while (tc_is_syncing(module_inst)) {
    34ec:	438b      	bics	r3, r1
    34ee:	d1fc      	bne.n	34ea <configure_tc_cadence+0x42>
		/* Wait for sync */
	}

	/* Enable TC module */
	tc_module->CTRLA.reg |= TC_CTRLA_ENABLE;
    34f0:	8811      	ldrh	r1, [r2, #0]
    34f2:	2302      	movs	r3, #2
    34f4:	430b      	orrs	r3, r1
    34f6:	8013      	strh	r3, [r2, #0]
	tc_enable(&cadence_timer_instance);
}
    34f8:	b00e      	add	sp, #56	; 0x38
    34fa:	bd10      	pop	{r4, pc}
    34fc:	20002e98 	.word	0x20002e98
    3500:	42003000 	.word	0x42003000
    3504:	00005791 	.word	0x00005791

00003508 <configure_tc_bg>:

//Set up timer, for fast periods
void configure_tc_bg(uint8_t period)
{
    3508:	b510      	push	{r4, lr}
    350a:	b08e      	sub	sp, #56	; 0x38
{
	/* Sanity check arguments */
	Assert(config);

	/* Write default config to config struct */
	config->clock_source               = GCLK_GENERATOR_0;
    350c:	aa01      	add	r2, sp, #4
    350e:	2300      	movs	r3, #0
    3510:	2100      	movs	r1, #0
    3512:	7013      	strb	r3, [r2, #0]
	config->counter_size               = TC_COUNTER_SIZE_16BIT;
	config->clock_prescaler            = TC_CLOCK_PRESCALER_DIV1;
	config->wave_generation            = TC_WAVE_GENERATION_NORMAL_FREQ;
    3514:	7193      	strb	r3, [r2, #6]
	config->reload_action              = TC_RELOAD_ACTION_GCLK;
    3516:	2400      	movs	r4, #0
    3518:	8113      	strh	r3, [r2, #8]
	config->run_in_standby             = false;
    351a:	7054      	strb	r4, [r2, #1]

	config->waveform_invert_output     = TC_WAVEFORM_INVERT_OUTPUT_NONE;
    351c:	7291      	strb	r1, [r2, #10]
	config->enable_capture_on_channel[TC_COMPARE_CAPTURE_CHANNEL_0] = false;
    351e:	72d1      	strb	r1, [r2, #11]
	config->enable_capture_on_channel[TC_COMPARE_CAPTURE_CHANNEL_1] = false;
    3520:	7311      	strb	r1, [r2, #12]

	config->count_direction            = TC_COUNT_DIRECTION_UP;
    3522:	7391      	strb	r1, [r2, #14]
	config->oneshot                    = false;
    3524:	7351      	strb	r1, [r2, #13]

	config->pwm_channel[TC_COMPARE_CAPTURE_CHANNEL_0].enabled = false;
    3526:	7411      	strb	r1, [r2, #16]
	config->pwm_channel[TC_COMPARE_CAPTURE_CHANNEL_0].pin_out = 0;
    3528:	6153      	str	r3, [r2, #20]
	config->pwm_channel[TC_COMPARE_CAPTURE_CHANNEL_0].pin_mux = 0;
    352a:	6193      	str	r3, [r2, #24]

	config->pwm_channel[TC_COMPARE_CAPTURE_CHANNEL_1].enabled = false;
    352c:	7711      	strb	r1, [r2, #28]
	config->pwm_channel[TC_COMPARE_CAPTURE_CHANNEL_1].pin_out = 0;
    352e:	6213      	str	r3, [r2, #32]
	config->pwm_channel[TC_COMPARE_CAPTURE_CHANNEL_1].pin_mux = 0;
    3530:	6253      	str	r3, [r2, #36]	; 0x24

	config->counter_16_bit.value                   = 0x0000;
	config->counter_16_bit.compare_capture_channel\
		[TC_COMPARE_CAPTURE_CHANNEL_0]                        = 0x0000;
    3532:	8553      	strh	r3, [r2, #42]	; 0x2a
	config->counter_16_bit.compare_capture_channel\
		[TC_COMPARE_CAPTURE_CHANNEL_1]                        = 0x0000;
    3534:	8593      	strh	r3, [r2, #44]	; 0x2c
	struct tc_config config_tc;
	tc_get_config_defaults(&config_tc);
	config_tc.counter_size = TC_COUNTER_SIZE_8BIT;
    3536:	2304      	movs	r3, #4
    3538:	7093      	strb	r3, [r2, #2]
	config_tc.clock_prescaler = TC_CLOCK_PRESCALER_DIV64;
    353a:	23a0      	movs	r3, #160	; 0xa0
    353c:	00db      	lsls	r3, r3, #3
    353e:	8093      	strh	r3, [r2, #4]
	
	config_tc.counter_8_bit.compare_capture_channel[0] = period;
    3540:	232a      	movs	r3, #42	; 0x2a
    3542:	54d0      	strb	r0, [r2, r3]
	config_tc.counter_8_bit.period = period;
    3544:	2329      	movs	r3, #41	; 0x29
    3546:	54d0      	strb	r0, [r2, r3]
	config_tc.counter_8_bit.value = 0x00;
    3548:	2328      	movs	r3, #40	; 0x28
    354a:	54d4      	strb	r4, [r2, r3]
	
	config_tc.pwm_channel[0].enabled = false;
	tc_init(&display_timer_instance, TC3, &config_tc);
    354c:	4c07      	ldr	r4, [pc, #28]	; (356c <configure_tc_bg+0x64>)
    354e:	1c20      	adds	r0, r4, #0
    3550:	4907      	ldr	r1, [pc, #28]	; (3570 <configure_tc_bg+0x68>)
    3552:	4b08      	ldr	r3, [pc, #32]	; (3574 <configure_tc_bg+0x6c>)
    3554:	4798      	blx	r3
	/* Sanity check arguments */
	Assert(module_inst);
	Assert(module_inst->hw);

	/* Get a pointer to the module's hardware instance */
	TcCount8 *const tc_module = &(module_inst->hw->COUNT8);
    3556:	6822      	ldr	r2, [r4, #0]
	Assert(module_inst->hw);

	/* Get a pointer to the module's hardware instance */
	TcCount8 *const tc_module = &(module_inst->hw->COUNT8);

	return (tc_module->STATUS.reg & TC_STATUS_SYNCBUSY);
    3558:	217f      	movs	r1, #127	; 0x7f
    355a:	7bd3      	ldrb	r3, [r2, #15]
	Assert(module_inst->hw);

	/* Get a pointer to the module's hardware instance */
	TcCount8 *const tc_module = &(module_inst->hw->COUNT8);

	while (tc_is_syncing(module_inst)) {
    355c:	438b      	bics	r3, r1
    355e:	d1fc      	bne.n	355a <configure_tc_bg+0x52>
		/* Wait for sync */
	}

	/* Enable TC module */
	tc_module->CTRLA.reg |= TC_CTRLA_ENABLE;
    3560:	8811      	ldrh	r1, [r2, #0]
    3562:	2302      	movs	r3, #2
    3564:	430b      	orrs	r3, r1
    3566:	8013      	strh	r3, [r2, #0]
	tc_enable(&display_timer_instance);
}
    3568:	b00e      	add	sp, #56	; 0x38
    356a:	bd10      	pop	{r4, pc}
    356c:	20002e20 	.word	0x20002e20
    3570:	42002c00 	.word	0x42002c00
    3574:	00005791 	.word	0x00005791

00003578 <configure_tc>:


//Set up timers:
void configure_tc( )
{
    3578:	b508      	push	{r3, lr}

  //configure_tc_logger( );
  configure_tc_bg( 0xff);
    357a:	20ff      	movs	r0, #255	; 0xff
    357c:	4b01      	ldr	r3, [pc, #4]	; (3584 <configure_tc+0xc>)
    357e:	4798      	blx	r3
}
    3580:	bd08      	pop	{r3, pc}
    3582:	46c0      	nop			; (mov r8, r8)
    3584:	00003509 	.word	0x00003509

00003588 <configure_tc_callbacks>:

//Register in callback
void configure_tc_callbacks(tc_callback_t callback_func)
{
    3588:	b510      	push	{r4, lr}
    358a:	1c01      	adds	r1, r0, #0
	tc_register_callback(	&display_timer_instance,	callback_func, TC_CALLBACK_OVERFLOW);
    358c:	4c0c      	ldr	r4, [pc, #48]	; (35c0 <configure_tc_callbacks+0x38>)
    358e:	1c20      	adds	r0, r4, #0
    3590:	2200      	movs	r2, #0
    3592:	4b0c      	ldr	r3, [pc, #48]	; (35c4 <configure_tc_callbacks+0x3c>)
    3594:	4798      	blx	r3
	/* Sanity check arguments */
	Assert(module);


	/* Enable interrupts for this TC module */
	system_interrupt_enable(_tc_interrupt_get_interrupt_vector(_tc_get_inst_index(module->hw)));
    3596:	6820      	ldr	r0, [r4, #0]
    3598:	4b0b      	ldr	r3, [pc, #44]	; (35c8 <configure_tc_callbacks+0x40>)
    359a:	4798      	blx	r3
	static uint8_t tc_interrupt_vectors[TC_INST_NUM] =
		{
			MRECURSION(TC_INST_NUM, _TC_INTERRUPT_VECT_NUM, TC_INST_MAX_ID)
		};

	return (enum system_interrupt_vector)tc_interrupt_vectors[inst_num];
    359c:	4b0b      	ldr	r3, [pc, #44]	; (35cc <configure_tc_callbacks+0x44>)
 * \param[in] vector Interrupt vector to enable
 */
static inline void system_interrupt_enable(
		const enum system_interrupt_vector vector)
{
	NVIC->ISER[0] = (uint32_t)(1 << ((uint32_t)vector & 0x0000001f));
    359e:	5c1b      	ldrb	r3, [r3, r0]
    35a0:	211f      	movs	r1, #31
    35a2:	4019      	ands	r1, r3
    35a4:	2301      	movs	r3, #1
    35a6:	1c1a      	adds	r2, r3, #0
    35a8:	408a      	lsls	r2, r1
    35aa:	1c11      	adds	r1, r2, #0
    35ac:	4a08      	ldr	r2, [pc, #32]	; (35d0 <configure_tc_callbacks+0x48>)
    35ae:	6011      	str	r1, [r2, #0]
	else if (callback_type == TC_CALLBACK_CC_CHANNEL1) {
		module->enable_callback_mask |= TC_INTFLAG_MC(2);
		module->hw->COUNT8.INTENSET.reg = TC_INTFLAG_MC(2);
	}
	else {
		module->enable_callback_mask |= (1 << callback_type);
    35b0:	7e61      	ldrb	r1, [r4, #25]
    35b2:	2201      	movs	r2, #1
    35b4:	430a      	orrs	r2, r1
    35b6:	7662      	strb	r2, [r4, #25]
		module->hw->COUNT8.INTENSET.reg = (1 << callback_type);
    35b8:	6822      	ldr	r2, [r4, #0]
    35ba:	7353      	strb	r3, [r2, #13]
	tc_enable_callback(&display_timer_instance, TC_CALLBACK_OVERFLOW);
}
    35bc:	bd10      	pop	{r4, pc}
    35be:	46c0      	nop			; (mov r8, r8)
    35c0:	20002e20 	.word	0x20002e20
    35c4:	00005a35 	.word	0x00005a35
    35c8:	00005759 	.word	0x00005759
    35cc:	0000f53c 	.word	0x0000f53c
    35d0:	e000e100 	.word	0xe000e100

000035d4 <delay_init>:
 *
 * This must be called during start up to initialize the delay routine with
 * the current used main clock. It must run any time the main CPU clock is changed.
 */
void delay_init(void)
{
    35d4:	b510      	push	{r4, lr}
	cycles_per_ms = system_gclk_gen_get_hz(0);
    35d6:	2000      	movs	r0, #0
    35d8:	4b08      	ldr	r3, [pc, #32]	; (35fc <delay_init+0x28>)
    35da:	4798      	blx	r3
	cycles_per_ms /= 1000;
    35dc:	4c08      	ldr	r4, [pc, #32]	; (3600 <delay_init+0x2c>)
    35de:	21fa      	movs	r1, #250	; 0xfa
    35e0:	0089      	lsls	r1, r1, #2
    35e2:	47a0      	blx	r4
    35e4:	4b07      	ldr	r3, [pc, #28]	; (3604 <delay_init+0x30>)
    35e6:	6018      	str	r0, [r3, #0]
	cycles_per_us = cycles_per_ms / 1000;
    35e8:	21fa      	movs	r1, #250	; 0xfa
    35ea:	0089      	lsls	r1, r1, #2
    35ec:	47a0      	blx	r4
    35ee:	4b06      	ldr	r3, [pc, #24]	; (3608 <delay_init+0x34>)
    35f0:	6018      	str	r0, [r3, #0]

	SysTick->CTRL = SysTick_CTRL_CLKSOURCE_Msk | SysTick_CTRL_ENABLE_Msk;
    35f2:	2205      	movs	r2, #5
    35f4:	4b05      	ldr	r3, [pc, #20]	; (360c <delay_init+0x38>)
    35f6:	601a      	str	r2, [r3, #0]
}
    35f8:	bd10      	pop	{r4, pc}
    35fa:	46c0      	nop			; (mov r8, r8)
    35fc:	00005509 	.word	0x00005509
    3600:	0000ab91 	.word	0x0000ab91
    3604:	20000104 	.word	0x20000104
    3608:	20000100 	.word	0x20000100
    360c:	e000e010 	.word	0xe000e010

00003610 <delay_cycles_ms>:
 *
 * \param n  Number of milliseconds to wait
 */
void delay_cycles_ms(
		uint32_t n)
{
    3610:	b530      	push	{r4, r5, lr}
	while (n--) {
		/* Devide up to blocks of 1ms */
		delay_cycles(cycles_per_ms);
    3612:	4b08      	ldr	r3, [pc, #32]	; (3634 <delay_cycles_ms+0x24>)
    3614:	681c      	ldr	r4, [r3, #0]
 */
static inline void delay_cycles(
		const uint32_t n)
{
	if (n > 0) {
		SysTick->LOAD = n;
    3616:	4a08      	ldr	r2, [pc, #32]	; (3638 <delay_cycles_ms+0x28>)
		SysTick->VAL = 0;
    3618:	2500      	movs	r5, #0

		while (!(SysTick->CTRL & SysTick_CTRL_COUNTFLAG_Msk)) {
    361a:	2180      	movs	r1, #128	; 0x80
    361c:	0249      	lsls	r1, r1, #9
 * \param n  Number of milliseconds to wait
 */
void delay_cycles_ms(
		uint32_t n)
{
	while (n--) {
    361e:	e006      	b.n	362e <delay_cycles_ms+0x1e>
 * \param n  Number of cycles to delay
 */
static inline void delay_cycles(
		const uint32_t n)
{
	if (n > 0) {
    3620:	2c00      	cmp	r4, #0
    3622:	d004      	beq.n	362e <delay_cycles_ms+0x1e>
		SysTick->LOAD = n;
    3624:	6054      	str	r4, [r2, #4]
		SysTick->VAL = 0;
    3626:	6095      	str	r5, [r2, #8]

		while (!(SysTick->CTRL & SysTick_CTRL_COUNTFLAG_Msk)) {
    3628:	6813      	ldr	r3, [r2, #0]
    362a:	420b      	tst	r3, r1
    362c:	d0fc      	beq.n	3628 <delay_cycles_ms+0x18>
    362e:	3801      	subs	r0, #1
    3630:	d2f6      	bcs.n	3620 <delay_cycles_ms+0x10>
		/* Devide up to blocks of 1ms */
		delay_cycles(cycles_per_ms);
	}
}
    3632:	bd30      	pop	{r4, r5, pc}
    3634:	20000104 	.word	0x20000104
    3638:	e000e010 	.word	0xe000e010

0000363c <adc_get_config_defaults>:
 *
 * \param[out] config  Pointer to configuration struct to initialize to
 *                     default values
 */
void adc_get_config_defaults(struct adc_config *const config)
{
    363c:	b510      	push	{r4, lr}
	Assert(config);
	config->clock_source                  = GCLK_GENERATOR_0;
    363e:	2200      	movs	r2, #0
    3640:	2300      	movs	r3, #0
    3642:	7002      	strb	r2, [r0, #0]
	config->reference                     = ADC_REFERENCE_INT1V;
    3644:	7042      	strb	r2, [r0, #1]
	config->clock_prescaler               = ADC_CLOCK_PRESCALER_DIV4;
    3646:	2100      	movs	r1, #0
    3648:	8042      	strh	r2, [r0, #2]
	config->resolution                    = ADC_RESOLUTION_12BIT;
    364a:	7101      	strb	r1, [r0, #4]
	config->window.window_mode            = ADC_WINDOW_MODE_DISABLE;
    364c:	7603      	strb	r3, [r0, #24]
	config->window.window_upper_value     = 0;
    364e:	6202      	str	r2, [r0, #32]
	config->window.window_lower_value     = 0;
    3650:	61c2      	str	r2, [r0, #28]
	config->gain_factor                   = ADC_GAIN_FACTOR_1X;
    3652:	6082      	str	r2, [r0, #8]
#if SAMR21
	config->positive_input                = ADC_POSITIVE_INPUT_PIN6 ;
#else
 	config->positive_input                = ADC_POSITIVE_INPUT_PIN0 ;
    3654:	7303      	strb	r3, [r0, #12]
#endif
	config->negative_input                = ADC_NEGATIVE_INPUT_GND ;
    3656:	24c0      	movs	r4, #192	; 0xc0
    3658:	0164      	lsls	r4, r4, #5
    365a:	81c4      	strh	r4, [r0, #14]
	config->accumulate_samples            = ADC_ACCUMULATE_DISABLE;
    365c:	7403      	strb	r3, [r0, #16]
	config->divide_result                 = ADC_DIVIDE_RESULT_DISABLE;
    365e:	7443      	strb	r3, [r0, #17]
	config->left_adjust                   = false;
    3660:	7483      	strb	r3, [r0, #18]
	config->differential_mode             = false;
    3662:	74c3      	strb	r3, [r0, #19]
	config->freerunning                   = false;
    3664:	7503      	strb	r3, [r0, #20]
	config->event_action                  = ADC_EVENT_ACTION_DISABLED;
    3666:	242a      	movs	r4, #42	; 0x2a
    3668:	5503      	strb	r3, [r0, r4]
	config->run_in_standby                = false;
    366a:	7543      	strb	r3, [r0, #21]
	config->reference_compensation_enable = false;
    366c:	7583      	strb	r3, [r0, #22]
	config->correction.correction_enable  = false;
    366e:	2424      	movs	r4, #36	; 0x24
    3670:	5503      	strb	r3, [r0, r4]
	config->correction.gain_correction    = ADC_GAINCORR_RESETVALUE;
    3672:	84c2      	strh	r2, [r0, #38]	; 0x26
	config->correction.offset_correction  = ADC_OFFSETCORR_RESETVALUE;
    3674:	8502      	strh	r2, [r0, #40]	; 0x28
	config->sample_length                 = 0;
    3676:	75c1      	strb	r1, [r0, #23]
	config->pin_scan.offset_start_scan    = 0;
    3678:	232b      	movs	r3, #43	; 0x2b
    367a:	54c1      	strb	r1, [r0, r3]
	config->pin_scan.inputs_to_scan       = 0;
    367c:	232c      	movs	r3, #44	; 0x2c
    367e:	54c1      	strb	r1, [r0, r3]
}
    3680:	bd10      	pop	{r4, pc}
    3682:	46c0      	nop			; (mov r8, r8)

00003684 <adc_init>:
 */
enum status_code adc_init(
		struct adc_module *const module_inst,
		Adc *hw,
		struct adc_config *config)
{
    3684:	b5f0      	push	{r4, r5, r6, r7, lr}
    3686:	465f      	mov	r7, fp
    3688:	4656      	mov	r6, sl
    368a:	464d      	mov	r5, r9
    368c:	4644      	mov	r4, r8
    368e:	b4f0      	push	{r4, r5, r6, r7}
    3690:	b099      	sub	sp, #100	; 0x64
    3692:	1c06      	adds	r6, r0, #0
    3694:	1c14      	adds	r4, r2, #0
	Assert(module_inst);
	Assert(hw);
	Assert(config);

	/* Associate the software module instance with the hardware module */
	module_inst->hw = hw;
    3696:	6001      	str	r1, [r0, #0]
		case SYSTEM_CLOCK_APB_APBB:
			PM->APBBMASK.reg |= mask;
			break;

		case SYSTEM_CLOCK_APB_APBC:
			PM->APBCMASK.reg |= mask;
    3698:	4bbc      	ldr	r3, [pc, #752]	; (398c <adc_init+0x308>)
    369a:	6a18      	ldr	r0, [r3, #32]
    369c:	2280      	movs	r2, #128	; 0x80
    369e:	0252      	lsls	r2, r2, #9
    36a0:	4302      	orrs	r2, r0
    36a2:	621a      	str	r2, [r3, #32]

	/* Turn on the digital interface clock */
	system_apb_clock_set_mask(SYSTEM_CLOCK_APB_APBC, PM_APBCMASK_ADC);

	if (hw->CTRLA.reg & ADC_CTRLA_SWRST) {
    36a4:	780b      	ldrb	r3, [r1, #0]
		/* We are in the middle of a reset. Abort. */
		return STATUS_BUSY;
    36a6:	2005      	movs	r0, #5
	module_inst->hw = hw;

	/* Turn on the digital interface clock */
	system_apb_clock_set_mask(SYSTEM_CLOCK_APB_APBC, PM_APBCMASK_ADC);

	if (hw->CTRLA.reg & ADC_CTRLA_SWRST) {
    36a8:	07da      	lsls	r2, r3, #31
    36aa:	d500      	bpl.n	36ae <adc_init+0x2a>
    36ac:	e1f6      	b.n	3a9c <adc_init+0x418>
		/* We are in the middle of a reset. Abort. */
		return STATUS_BUSY;
	}

	if (hw->CTRLA.reg & ADC_CTRLA_ENABLE) {
    36ae:	780b      	ldrb	r3, [r1, #0]
		/* Module must be disabled before initialization. Abort. */
		return STATUS_ERR_DENIED;
    36b0:	201c      	movs	r0, #28
	if (hw->CTRLA.reg & ADC_CTRLA_SWRST) {
		/* We are in the middle of a reset. Abort. */
		return STATUS_BUSY;
	}

	if (hw->CTRLA.reg & ADC_CTRLA_ENABLE) {
    36b2:	0799      	lsls	r1, r3, #30
    36b4:	d500      	bpl.n	36b8 <adc_init+0x34>
    36b6:	e1f1      	b.n	3a9c <adc_init+0x418>
		/* Module must be disabled before initialization. Abort. */
		return STATUS_ERR_DENIED;
	}

	/* Store the selected reference for later use */
	module_inst->reference = config->reference;
    36b8:	7863      	ldrb	r3, [r4, #1]
    36ba:	7133      	strb	r3, [r6, #4]

	/* Make sure bandgap is enabled if requested by the config */
	if (module_inst->reference == ADC_REFERENCE_INT1V) {
    36bc:	2b00      	cmp	r3, #0
    36be:	d000      	beq.n	36c2 <adc_init+0x3e>
    36c0:	e1dc      	b.n	3a7c <adc_init+0x3f8>
		case SYSTEM_VOLTAGE_REFERENCE_TEMPSENSE:
			SYSCTRL->VREF.reg |= SYSCTRL_VREF_TSEN;
			break;

		case SYSTEM_VOLTAGE_REFERENCE_BANDGAP:
			SYSCTRL->VREF.reg |= SYSCTRL_VREF_BGOUTEN;
    36c2:	4bb3      	ldr	r3, [pc, #716]	; (3990 <adc_init+0x30c>)
    36c4:	6c19      	ldr	r1, [r3, #64]	; 0x40
    36c6:	2204      	movs	r2, #4
    36c8:	430a      	orrs	r2, r1
    36ca:	641a      	str	r2, [r3, #64]	; 0x40
    36cc:	e1d6      	b.n	3a7c <adc_init+0x3f8>
	module_inst->remaining_conversions = 0;
	module_inst->job_status = STATUS_OK;

	_adc_instances[0] = module_inst;

	if (config->event_action == ADC_EVENT_ACTION_DISABLED &&
    36ce:	7d23      	ldrb	r3, [r4, #20]
    36d0:	2b00      	cmp	r3, #0
    36d2:	d102      	bne.n	36da <adc_init+0x56>
			!config->freerunning) {
		module_inst->software_trigger = true;
    36d4:	2301      	movs	r3, #1
    36d6:	7773      	strb	r3, [r6, #29]
    36d8:	e001      	b.n	36de <adc_init+0x5a>
	} else {
		module_inst->software_trigger = false;
    36da:	2300      	movs	r3, #0
    36dc:	7773      	strb	r3, [r6, #29]
#if SAMD20
	uint8_t revision_num = ((REG_DSU_DID & DSU_DID_DIE_Msk) >> DSU_DID_DIE_Pos);
#endif

	/* Get the hardware module pointer */
	Adc *const adc_module = module_inst->hw;
    36de:	6832      	ldr	r2, [r6, #0]
    36e0:	9201      	str	r2, [sp, #4]

	/* Configure GCLK channel and enable clock */
	struct system_gclk_chan_config gclk_chan_conf;
	system_gclk_chan_get_config_defaults(&gclk_chan_conf);
	gclk_chan_conf.source_generator = config->clock_source;
    36e2:	7823      	ldrb	r3, [r4, #0]
    36e4:	4668      	mov	r0, sp
    36e6:	7203      	strb	r3, [r0, #8]
	system_gclk_chan_set_config(ADC_GCLK_ID, &gclk_chan_conf);
    36e8:	201e      	movs	r0, #30
    36ea:	a902      	add	r1, sp, #8
    36ec:	4ba9      	ldr	r3, [pc, #676]	; (3994 <adc_init+0x310>)
    36ee:	4798      	blx	r3
	system_gclk_chan_enable(ADC_GCLK_ID);
    36f0:	201e      	movs	r0, #30
    36f2:	4ba9      	ldr	r3, [pc, #676]	; (3998 <adc_init+0x314>)
    36f4:	4798      	blx	r3

	/* Setup pinmuxing for analog inputs */
	if (config->pin_scan.inputs_to_scan != 0) {
    36f6:	232c      	movs	r3, #44	; 0x2c
    36f8:	5ce3      	ldrb	r3, [r4, r3]
    36fa:	2b00      	cmp	r3, #0
    36fc:	d042      	beq.n	3784 <adc_init+0x100>
		uint8_t offset = config->pin_scan.offset_start_scan;
    36fe:	222b      	movs	r2, #43	; 0x2b
    3700:	5ca5      	ldrb	r5, [r4, r2]
		uint8_t start_pin =
				offset +(uint8_t)config->positive_input;
    3702:	7b21      	ldrb	r1, [r4, #12]
    3704:	4688      	mov	r8, r1
	system_gclk_chan_enable(ADC_GCLK_ID);

	/* Setup pinmuxing for analog inputs */
	if (config->pin_scan.inputs_to_scan != 0) {
		uint8_t offset = config->pin_scan.offset_start_scan;
		uint8_t start_pin =
    3706:	194a      	adds	r2, r1, r5
    3708:	b2d2      	uxtb	r2, r2
				offset +(uint8_t)config->positive_input;
		uint8_t end_pin =
    370a:	18d3      	adds	r3, r2, r3
    370c:	b2db      	uxtb	r3, r3
    370e:	4699      	mov	r9, r3
				start_pin + config->pin_scan.inputs_to_scan;

		while (start_pin < end_pin) {
    3710:	429a      	cmp	r2, r3
    3712:	d221      	bcs.n	3758 <adc_init+0xd4>
static inline void _adc_configure_ain_pin(uint32_t pin)
{
#define PIN_INVALID_ADC_AIN    0xFFFFUL

	/* Pinmapping table for AINxx -> GPIO pin number */
	const uint32_t pinmapping[] = {
    3714:	4aa1      	ldr	r2, [pc, #644]	; (399c <adc_init+0x318>)
    3716:	4693      	mov	fp, r2
    3718:	4ba1      	ldr	r3, [pc, #644]	; (39a0 <adc_init+0x31c>)
    371a:	469a      	mov	sl, r3
				offset +(uint8_t)config->positive_input;
		uint8_t end_pin =
				start_pin + config->pin_scan.inputs_to_scan;

		while (start_pin < end_pin) {
			_adc_configure_ain_pin((offset % 16)+(uint8_t)config->positive_input);
    371c:	270f      	movs	r7, #15
    371e:	402f      	ands	r7, r5
    3720:	7b23      	ldrb	r3, [r4, #12]
    3722:	18ff      	adds	r7, r7, r3
static inline void _adc_configure_ain_pin(uint32_t pin)
{
#define PIN_INVALID_ADC_AIN    0xFFFFUL

	/* Pinmapping table for AINxx -> GPIO pin number */
	const uint32_t pinmapping[] = {
    3724:	a804      	add	r0, sp, #16
    3726:	4659      	mov	r1, fp
    3728:	2250      	movs	r2, #80	; 0x50
    372a:	47d0      	blx	sl
#endif
		};

	uint32_t pin_map_result = PIN_INVALID_ADC_AIN;

	if (pin <= ADC_EXTCHANNEL_MSB) {
    372c:	2f13      	cmp	r7, #19
    372e:	d80c      	bhi.n	374a <adc_init+0xc6>
		pin_map_result = pinmapping[pin >> ADC_INPUTCTRL_MUXPOS_Pos];
    3730:	00bf      	lsls	r7, r7, #2
    3732:	ab04      	add	r3, sp, #16
    3734:	58f8      	ldr	r0, [r7, r3]
	/* Sanity check arguments */
	Assert(config);

	/* Default configuration values */
	config->mux_position = SYSTEM_PINMUX_GPIO;
	config->direction    = SYSTEM_PINMUX_PIN_DIR_INPUT;
    3736:	a903      	add	r1, sp, #12
    3738:	2300      	movs	r3, #0
    373a:	704b      	strb	r3, [r1, #1]
	config->input_pull   = SYSTEM_PINMUX_PIN_PULL_UP;
	config->powersave    = false;
    373c:	70cb      	strb	r3, [r1, #3]

		struct system_pinmux_config config;
		system_pinmux_get_config_defaults(&config);

		/* Analog functions are all on MUX setting B */
		config.input_pull   = SYSTEM_PINMUX_PIN_PULL_NONE;
    373e:	708b      	strb	r3, [r1, #2]
		config.mux_position = 1;
    3740:	2301      	movs	r3, #1
    3742:	700b      	strb	r3, [r1, #0]

		system_pinmux_pin_set_config(pin_map_result, &config);
    3744:	b2c0      	uxtb	r0, r0
    3746:	4a97      	ldr	r2, [pc, #604]	; (39a4 <adc_init+0x320>)
    3748:	4790      	blx	r2
				start_pin + config->pin_scan.inputs_to_scan;

		while (start_pin < end_pin) {
			_adc_configure_ain_pin((offset % 16)+(uint8_t)config->positive_input);
			start_pin++;
			offset++;
    374a:	3501      	adds	r5, #1
    374c:	b2ed      	uxtb	r5, r5
    374e:	4640      	mov	r0, r8
    3750:	1943      	adds	r3, r0, r5
		uint8_t start_pin =
				offset +(uint8_t)config->positive_input;
		uint8_t end_pin =
				start_pin + config->pin_scan.inputs_to_scan;

		while (start_pin < end_pin) {
    3752:	b2db      	uxtb	r3, r3
    3754:	454b      	cmp	r3, r9
    3756:	d3e1      	bcc.n	371c <adc_init+0x98>
			_adc_configure_ain_pin((offset % 16)+(uint8_t)config->positive_input);
			start_pin++;
			offset++;
		}
		_adc_configure_ain_pin(config->negative_input);
    3758:	89e5      	ldrh	r5, [r4, #14]
static inline void _adc_configure_ain_pin(uint32_t pin)
{
#define PIN_INVALID_ADC_AIN    0xFFFFUL

	/* Pinmapping table for AINxx -> GPIO pin number */
	const uint32_t pinmapping[] = {
    375a:	a804      	add	r0, sp, #16
    375c:	498f      	ldr	r1, [pc, #572]	; (399c <adc_init+0x318>)
    375e:	2250      	movs	r2, #80	; 0x50
    3760:	4b8f      	ldr	r3, [pc, #572]	; (39a0 <adc_init+0x31c>)
    3762:	4798      	blx	r3
#endif
		};

	uint32_t pin_map_result = PIN_INVALID_ADC_AIN;

	if (pin <= ADC_EXTCHANNEL_MSB) {
    3764:	2d13      	cmp	r5, #19
    3766:	d837      	bhi.n	37d8 <adc_init+0x154>
		pin_map_result = pinmapping[pin >> ADC_INPUTCTRL_MUXPOS_Pos];
    3768:	00ad      	lsls	r5, r5, #2
    376a:	ab04      	add	r3, sp, #16
    376c:	58e8      	ldr	r0, [r5, r3]
	/* Sanity check arguments */
	Assert(config);

	/* Default configuration values */
	config->mux_position = SYSTEM_PINMUX_GPIO;
	config->direction    = SYSTEM_PINMUX_PIN_DIR_INPUT;
    376e:	a903      	add	r1, sp, #12
    3770:	2300      	movs	r3, #0
    3772:	704b      	strb	r3, [r1, #1]
	config->input_pull   = SYSTEM_PINMUX_PIN_PULL_UP;
	config->powersave    = false;
    3774:	70cb      	strb	r3, [r1, #3]

		struct system_pinmux_config config;
		system_pinmux_get_config_defaults(&config);

		/* Analog functions are all on MUX setting B */
		config.input_pull   = SYSTEM_PINMUX_PIN_PULL_NONE;
    3776:	708b      	strb	r3, [r1, #2]
		config.mux_position = 1;
    3778:	2301      	movs	r3, #1
    377a:	700b      	strb	r3, [r1, #0]

		system_pinmux_pin_set_config(pin_map_result, &config);
    377c:	b2c0      	uxtb	r0, r0
    377e:	4b89      	ldr	r3, [pc, #548]	; (39a4 <adc_init+0x320>)
    3780:	4798      	blx	r3
    3782:	e029      	b.n	37d8 <adc_init+0x154>
			start_pin++;
			offset++;
		}
		_adc_configure_ain_pin(config->negative_input);
	} else {
		_adc_configure_ain_pin(config->positive_input);
    3784:	7b25      	ldrb	r5, [r4, #12]
static inline void _adc_configure_ain_pin(uint32_t pin)
{
#define PIN_INVALID_ADC_AIN    0xFFFFUL

	/* Pinmapping table for AINxx -> GPIO pin number */
	const uint32_t pinmapping[] = {
    3786:	a804      	add	r0, sp, #16
    3788:	4984      	ldr	r1, [pc, #528]	; (399c <adc_init+0x318>)
    378a:	2250      	movs	r2, #80	; 0x50
    378c:	4b84      	ldr	r3, [pc, #528]	; (39a0 <adc_init+0x31c>)
    378e:	4798      	blx	r3
#endif
		};

	uint32_t pin_map_result = PIN_INVALID_ADC_AIN;

	if (pin <= ADC_EXTCHANNEL_MSB) {
    3790:	2d13      	cmp	r5, #19
    3792:	d80c      	bhi.n	37ae <adc_init+0x12a>
		pin_map_result = pinmapping[pin >> ADC_INPUTCTRL_MUXPOS_Pos];
    3794:	00ad      	lsls	r5, r5, #2
    3796:	ab04      	add	r3, sp, #16
    3798:	58e8      	ldr	r0, [r5, r3]
	/* Sanity check arguments */
	Assert(config);

	/* Default configuration values */
	config->mux_position = SYSTEM_PINMUX_GPIO;
	config->direction    = SYSTEM_PINMUX_PIN_DIR_INPUT;
    379a:	a903      	add	r1, sp, #12
    379c:	2300      	movs	r3, #0
    379e:	704b      	strb	r3, [r1, #1]
	config->input_pull   = SYSTEM_PINMUX_PIN_PULL_UP;
	config->powersave    = false;
    37a0:	70cb      	strb	r3, [r1, #3]

		struct system_pinmux_config config;
		system_pinmux_get_config_defaults(&config);

		/* Analog functions are all on MUX setting B */
		config.input_pull   = SYSTEM_PINMUX_PIN_PULL_NONE;
    37a2:	708b      	strb	r3, [r1, #2]
		config.mux_position = 1;
    37a4:	2301      	movs	r3, #1
    37a6:	700b      	strb	r3, [r1, #0]

		system_pinmux_pin_set_config(pin_map_result, &config);
    37a8:	b2c0      	uxtb	r0, r0
    37aa:	4b7e      	ldr	r3, [pc, #504]	; (39a4 <adc_init+0x320>)
    37ac:	4798      	blx	r3
			offset++;
		}
		_adc_configure_ain_pin(config->negative_input);
	} else {
		_adc_configure_ain_pin(config->positive_input);
		_adc_configure_ain_pin(config->negative_input);
    37ae:	89e5      	ldrh	r5, [r4, #14]
static inline void _adc_configure_ain_pin(uint32_t pin)
{
#define PIN_INVALID_ADC_AIN    0xFFFFUL

	/* Pinmapping table for AINxx -> GPIO pin number */
	const uint32_t pinmapping[] = {
    37b0:	a804      	add	r0, sp, #16
    37b2:	497a      	ldr	r1, [pc, #488]	; (399c <adc_init+0x318>)
    37b4:	2250      	movs	r2, #80	; 0x50
    37b6:	4b7a      	ldr	r3, [pc, #488]	; (39a0 <adc_init+0x31c>)
    37b8:	4798      	blx	r3
#endif
		};

	uint32_t pin_map_result = PIN_INVALID_ADC_AIN;

	if (pin <= ADC_EXTCHANNEL_MSB) {
    37ba:	2d13      	cmp	r5, #19
    37bc:	d80c      	bhi.n	37d8 <adc_init+0x154>
		pin_map_result = pinmapping[pin >> ADC_INPUTCTRL_MUXPOS_Pos];
    37be:	00ad      	lsls	r5, r5, #2
    37c0:	ab04      	add	r3, sp, #16
    37c2:	58e8      	ldr	r0, [r5, r3]
	/* Sanity check arguments */
	Assert(config);

	/* Default configuration values */
	config->mux_position = SYSTEM_PINMUX_GPIO;
	config->direction    = SYSTEM_PINMUX_PIN_DIR_INPUT;
    37c4:	a903      	add	r1, sp, #12
    37c6:	2300      	movs	r3, #0
    37c8:	704b      	strb	r3, [r1, #1]
	config->input_pull   = SYSTEM_PINMUX_PIN_PULL_UP;
	config->powersave    = false;
    37ca:	70cb      	strb	r3, [r1, #3]

		struct system_pinmux_config config;
		system_pinmux_get_config_defaults(&config);

		/* Analog functions are all on MUX setting B */
		config.input_pull   = SYSTEM_PINMUX_PIN_PULL_NONE;
    37cc:	708b      	strb	r3, [r1, #2]
		config.mux_position = 1;
    37ce:	2301      	movs	r3, #1
    37d0:	700b      	strb	r3, [r1, #0]

		system_pinmux_pin_set_config(pin_map_result, &config);
    37d2:	b2c0      	uxtb	r0, r0
    37d4:	4b73      	ldr	r3, [pc, #460]	; (39a4 <adc_init+0x320>)
    37d6:	4798      	blx	r3
		_adc_configure_ain_pin(config->positive_input);
		_adc_configure_ain_pin(config->negative_input);
	}

	/* Configure run in standby */
	adc_module->CTRLA.reg = (config->run_in_standby << ADC_CTRLA_RUNSTDBY_Pos);
    37d8:	7d63      	ldrb	r3, [r4, #21]
    37da:	009b      	lsls	r3, r3, #2
    37dc:	b2db      	uxtb	r3, r3
    37de:	9901      	ldr	r1, [sp, #4]
    37e0:	700b      	strb	r3, [r1, #0]

	/* Configure reference */
	adc_module->REFCTRL.reg =
			(config->reference_compensation_enable << ADC_REFCTRL_REFCOMP_Pos) |
    37e2:	7da3      	ldrb	r3, [r4, #22]
    37e4:	01db      	lsls	r3, r3, #7

	/* Configure run in standby */
	adc_module->CTRLA.reg = (config->run_in_standby << ADC_CTRLA_RUNSTDBY_Pos);

	/* Configure reference */
	adc_module->REFCTRL.reg =
    37e6:	7862      	ldrb	r2, [r4, #1]
    37e8:	4313      	orrs	r3, r2
    37ea:	b2db      	uxtb	r3, r3
    37ec:	704b      	strb	r3, [r1, #1]
			(config->reference_compensation_enable << ADC_REFCTRL_REFCOMP_Pos) |
			(config->reference);

	/* Set adjusting result and number of samples */
	switch (config->resolution) {
    37ee:	7923      	ldrb	r3, [r4, #4]
    37f0:	2b34      	cmp	r3, #52	; 0x34
    37f2:	d900      	bls.n	37f6 <adc_init+0x172>
    37f4:	e140      	b.n	3a78 <adc_init+0x3f4>
    37f6:	009b      	lsls	r3, r3, #2
    37f8:	4a6b      	ldr	r2, [pc, #428]	; (39a8 <adc_init+0x324>)
    37fa:	58d3      	ldr	r3, [r2, r3]
    37fc:	469f      	mov	pc, r3
		break;

	case ADC_RESOLUTION_13BIT:
		/* Increase resolution by 1 bit */
		adjres = ADC_DIVIDE_RESULT_2;
		accumulate = ADC_ACCUMULATE_SAMPLES_4;
    37fe:	2202      	movs	r2, #2
		/* 16-bit result register */
		resolution = ADC_RESOLUTION_16BIT;
    3800:	2510      	movs	r5, #16
		resolution = ADC_RESOLUTION_16BIT;
		break;

	case ADC_RESOLUTION_13BIT:
		/* Increase resolution by 1 bit */
		adjres = ADC_DIVIDE_RESULT_2;
    3802:	2301      	movs	r3, #1
    3804:	e01a      	b.n	383c <adc_init+0x1b8>

	/* Set adjusting result and number of samples */
	switch (config->resolution) {

	case ADC_RESOLUTION_CUSTOM:
		adjres = config->divide_result;
    3806:	7c63      	ldrb	r3, [r4, #17]
		accumulate = config->accumulate_samples;
    3808:	7c22      	ldrb	r2, [r4, #16]
		/* 16-bit result register */
		resolution = ADC_RESOLUTION_16BIT;
    380a:	2510      	movs	r5, #16
    380c:	e016      	b.n	383c <adc_init+0x1b8>
		break;
#else
	case ADC_RESOLUTION_15BIT:
		/* Increase resolution by 3 bit */
		adjres = ADC_DIVIDE_RESULT_2;
		accumulate = ADC_ACCUMULATE_SAMPLES_64;
    380e:	2206      	movs	r2, #6
		/* 16-bit result register */
		resolution = ADC_RESOLUTION_16BIT;
    3810:	2510      	movs	r5, #16
		resolution = ADC_RESOLUTION_16BIT;
		break;
#else
	case ADC_RESOLUTION_15BIT:
		/* Increase resolution by 3 bit */
		adjres = ADC_DIVIDE_RESULT_2;
    3812:	2301      	movs	r3, #1
    3814:	e012      	b.n	383c <adc_init+0x1b8>
		break;

	case ADC_RESOLUTION_16BIT:
		/* Increase resolution by 4 bit */
		adjres = ADC_DIVIDE_RESULT_DISABLE;
		accumulate = ADC_ACCUMULATE_SAMPLES_256;
    3816:	2208      	movs	r2, #8
		/* 16-bit result register */
		resolution = ADC_RESOLUTION_16BIT;
    3818:	2510      	movs	r5, #16
		resolution = ADC_RESOLUTION_16BIT;
		break;

	case ADC_RESOLUTION_16BIT:
		/* Increase resolution by 4 bit */
		adjres = ADC_DIVIDE_RESULT_DISABLE;
    381a:	2300      	movs	r3, #0
    381c:	e00e      	b.n	383c <adc_init+0x1b8>
		struct adc_module *const module_inst,
		struct adc_config *const config)
{
	uint8_t adjres = 0;
	uint32_t resolution = ADC_RESOLUTION_16BIT;
	enum adc_accumulate_samples accumulate = ADC_ACCUMULATE_DISABLE;
    381e:	2200      	movs	r2, #0
		resolution = ADC_RESOLUTION_16BIT;
		break;
#endif
	case ADC_RESOLUTION_8BIT:
		/* 8-bit result register */
		resolution = ADC_RESOLUTION_8BIT;
    3820:	2530      	movs	r5, #48	; 0x30
 */
static enum status_code _adc_set_config(
		struct adc_module *const module_inst,
		struct adc_config *const config)
{
	uint8_t adjres = 0;
    3822:	2300      	movs	r3, #0
    3824:	e00a      	b.n	383c <adc_init+0x1b8>
	uint32_t resolution = ADC_RESOLUTION_16BIT;
	enum adc_accumulate_samples accumulate = ADC_ACCUMULATE_DISABLE;
    3826:	2200      	movs	r2, #0
		/* 8-bit result register */
		resolution = ADC_RESOLUTION_8BIT;
		break;
	case ADC_RESOLUTION_10BIT:
		/* 10-bit result register */
		resolution = ADC_RESOLUTION_10BIT;
    3828:	2520      	movs	r5, #32
 */
static enum status_code _adc_set_config(
		struct adc_module *const module_inst,
		struct adc_config *const config)
{
	uint8_t adjres = 0;
    382a:	2300      	movs	r3, #0
    382c:	e006      	b.n	383c <adc_init+0x1b8>
	uint32_t resolution = ADC_RESOLUTION_16BIT;
	enum adc_accumulate_samples accumulate = ADC_ACCUMULATE_DISABLE;
    382e:	2200      	movs	r2, #0
		/* 10-bit result register */
		resolution = ADC_RESOLUTION_10BIT;
		break;
	case ADC_RESOLUTION_12BIT:
		/* 12-bit result register */
		resolution = ADC_RESOLUTION_12BIT;
    3830:	2500      	movs	r5, #0
 */
static enum status_code _adc_set_config(
		struct adc_module *const module_inst,
		struct adc_config *const config)
{
	uint8_t adjres = 0;
    3832:	2300      	movs	r3, #0
    3834:	e002      	b.n	383c <adc_init+0x1b8>
		break;

	case ADC_RESOLUTION_14BIT:
		/* Increase resolution by 2 bit */
		adjres = ADC_DIVIDE_RESULT_4;
		accumulate = ADC_ACCUMULATE_SAMPLES_16;
    3836:	2204      	movs	r2, #4
		/* 16-bit result register */
		resolution = ADC_RESOLUTION_16BIT;
    3838:	2510      	movs	r5, #16
		resolution = ADC_RESOLUTION_16BIT;
		break;

	case ADC_RESOLUTION_14BIT:
		/* Increase resolution by 2 bit */
		adjres = ADC_DIVIDE_RESULT_4;
    383a:	2302      	movs	r3, #2
	default:
		/* Unknown. Abort. */
		return STATUS_ERR_INVALID_ARG;
	}

	adc_module->AVGCTRL.reg = ADC_AVGCTRL_ADJRES(adjres) | accumulate;
    383c:	011b      	lsls	r3, r3, #4
    383e:	2170      	movs	r1, #112	; 0x70
    3840:	400b      	ands	r3, r1
    3842:	4313      	orrs	r3, r2
    3844:	9a01      	ldr	r2, [sp, #4]
    3846:	7093      	strb	r3, [r2, #2]

	/* Check validity of sample length value */
	if (config->sample_length > 63) {
    3848:	7de3      	ldrb	r3, [r4, #23]
		return STATUS_ERR_INVALID_ARG;
    384a:	2017      	movs	r0, #23
	}

	adc_module->AVGCTRL.reg = ADC_AVGCTRL_ADJRES(adjres) | accumulate;

	/* Check validity of sample length value */
	if (config->sample_length > 63) {
    384c:	2b3f      	cmp	r3, #63	; 0x3f
    384e:	d900      	bls.n	3852 <adc_init+0x1ce>
    3850:	e124      	b.n	3a9c <adc_init+0x418>
		return STATUS_ERR_INVALID_ARG;
	} else {
		/* Configure sample length */
		adc_module->SAMPCTRL.reg =
    3852:	70d3      	strb	r3, [r2, #3]
	struct adc_module *const module_inst)
{
	/* Sanity check arguments */
	Assert(module_inst);

	Adc *const adc_module = module_inst->hw;
    3854:	6832      	ldr	r2, [r6, #0]

	if (adc_module->STATUS.reg & ADC_STATUS_SYNCBUSY) {
    3856:	7e53      	ldrb	r3, [r2, #25]
				(config->sample_length << ADC_SAMPCTRL_SAMPLEN_Pos);
	}

	while (adc_is_syncing(module_inst)) {
    3858:	b25b      	sxtb	r3, r3
    385a:	2b00      	cmp	r3, #0
    385c:	dbfb      	blt.n	3856 <adc_init+0x1d2>
		/* Wait for synchronization */
	}

	/* Configure CTRLB */
	adc_module->CTRLB.reg =
    385e:	7ce2      	ldrb	r2, [r4, #19]
    3860:	8863      	ldrh	r3, [r4, #2]
    3862:	4313      	orrs	r3, r2
			config->clock_prescaler |
			resolution |
			(config->correction.correction_enable << ADC_CTRLB_CORREN_Pos) |
    3864:	2224      	movs	r2, #36	; 0x24
	while (adc_is_syncing(module_inst)) {
		/* Wait for synchronization */
	}

	/* Configure CTRLB */
	adc_module->CTRLB.reg =
    3866:	5ca2      	ldrb	r2, [r4, r2]
    3868:	00d2      	lsls	r2, r2, #3
    386a:	4313      	orrs	r3, r2
    386c:	7d22      	ldrb	r2, [r4, #20]
    386e:	0092      	lsls	r2, r2, #2
    3870:	4313      	orrs	r3, r2
    3872:	7ca2      	ldrb	r2, [r4, #18]
    3874:	0052      	lsls	r2, r2, #1
    3876:	4313      	orrs	r3, r2
    3878:	432b      	orrs	r3, r5
    387a:	9801      	ldr	r0, [sp, #4]
    387c:	8083      	strh	r3, [r0, #4]
			(config->freerunning << ADC_CTRLB_FREERUN_Pos) |
			(config->left_adjust << ADC_CTRLB_LEFTADJ_Pos) |
			(config->differential_mode << ADC_CTRLB_DIFFMODE_Pos);

	/* Check validity of window thresholds */
	if (config->window.window_mode != ADC_WINDOW_MODE_DISABLE) {
    387e:	7e23      	ldrb	r3, [r4, #24]
    3880:	2b00      	cmp	r3, #0
    3882:	d101      	bne.n	3888 <adc_init+0x204>
	struct adc_module *const module_inst)
{
	/* Sanity check arguments */
	Assert(module_inst);

	Adc *const adc_module = module_inst->hw;
    3884:	6831      	ldr	r1, [r6, #0]
    3886:	e097      	b.n	39b8 <adc_init+0x334>
		switch (resolution) {
    3888:	2d10      	cmp	r5, #16
    388a:	d05f      	beq.n	394c <adc_init+0x2c8>
    388c:	d802      	bhi.n	3894 <adc_init+0x210>
    388e:	2d00      	cmp	r5, #0
    3890:	d03c      	beq.n	390c <adc_init+0x288>
    3892:	e7f7      	b.n	3884 <adc_init+0x200>
    3894:	2d20      	cmp	r5, #32
    3896:	d019      	beq.n	38cc <adc_init+0x248>
    3898:	2d30      	cmp	r5, #48	; 0x30
    389a:	d1f3      	bne.n	3884 <adc_init+0x200>
		case ADC_RESOLUTION_8BIT:
			if (config->differential_mode &&
    389c:	7ce2      	ldrb	r2, [r4, #19]
    389e:	2a00      	cmp	r2, #0
    38a0:	d00a      	beq.n	38b8 <adc_init+0x234>
					(config->window.window_lower_value > 127 ||
    38a2:	69e2      	ldr	r2, [r4, #28]
    38a4:	3280      	adds	r2, #128	; 0x80
					config->window.window_lower_value < -128 ||
					config->window.window_upper_value > 127 ||
					config->window.window_upper_value < -128)) {
				/* Invalid value */
				return STATUS_ERR_INVALID_ARG;
    38a6:	2017      	movs	r0, #23

	/* Check validity of window thresholds */
	if (config->window.window_mode != ADC_WINDOW_MODE_DISABLE) {
		switch (resolution) {
		case ADC_RESOLUTION_8BIT:
			if (config->differential_mode &&
    38a8:	2aff      	cmp	r2, #255	; 0xff
    38aa:	d900      	bls.n	38ae <adc_init+0x22a>
    38ac:	e0f6      	b.n	3a9c <adc_init+0x418>
					(config->window.window_lower_value > 127 ||
					config->window.window_lower_value < -128 ||
    38ae:	6a22      	ldr	r2, [r4, #32]
    38b0:	3280      	adds	r2, #128	; 0x80
    38b2:	2aff      	cmp	r2, #255	; 0xff
    38b4:	d900      	bls.n	38b8 <adc_init+0x234>
    38b6:	e0f1      	b.n	3a9c <adc_init+0x418>
				/* Invalid value */
				return STATUS_ERR_INVALID_ARG;
			} else if (config->window.window_lower_value > 255 ||
					config->window.window_upper_value > 255){
				/* Invalid value */
				return STATUS_ERR_INVALID_ARG;
    38b8:	2017      	movs	r0, #23
					config->window.window_lower_value < -128 ||
					config->window.window_upper_value > 127 ||
					config->window.window_upper_value < -128)) {
				/* Invalid value */
				return STATUS_ERR_INVALID_ARG;
			} else if (config->window.window_lower_value > 255 ||
    38ba:	69e1      	ldr	r1, [r4, #28]
    38bc:	29ff      	cmp	r1, #255	; 0xff
    38be:	dd00      	ble.n	38c2 <adc_init+0x23e>
    38c0:	e0ec      	b.n	3a9c <adc_init+0x418>
    38c2:	6a22      	ldr	r2, [r4, #32]
    38c4:	2aff      	cmp	r2, #255	; 0xff
    38c6:	dd00      	ble.n	38ca <adc_init+0x246>
    38c8:	e0e8      	b.n	3a9c <adc_init+0x418>
    38ca:	e7db      	b.n	3884 <adc_init+0x200>
				/* Invalid value */
				return STATUS_ERR_INVALID_ARG;
			}
			break;
		case ADC_RESOLUTION_10BIT:
			if (config->differential_mode &&
    38cc:	7ce2      	ldrb	r2, [r4, #19]
    38ce:	2a00      	cmp	r2, #0
    38d0:	d011      	beq.n	38f6 <adc_init+0x272>
					(config->window.window_lower_value > 511 ||
    38d2:	69e0      	ldr	r0, [r4, #28]
    38d4:	2280      	movs	r2, #128	; 0x80
    38d6:	0092      	lsls	r2, r2, #2
    38d8:	1881      	adds	r1, r0, r2
					config->window.window_lower_value < -512 ||
					config->window.window_upper_value > 511 ||
					config->window.window_upper_value < -512)) {
				/* Invalid value */
				return STATUS_ERR_INVALID_ARG;
    38da:	2017      	movs	r0, #23
				/* Invalid value */
				return STATUS_ERR_INVALID_ARG;
			}
			break;
		case ADC_RESOLUTION_10BIT:
			if (config->differential_mode &&
    38dc:	4a33      	ldr	r2, [pc, #204]	; (39ac <adc_init+0x328>)
    38de:	4291      	cmp	r1, r2
    38e0:	d900      	bls.n	38e4 <adc_init+0x260>
    38e2:	e0db      	b.n	3a9c <adc_init+0x418>
					(config->window.window_lower_value > 511 ||
					config->window.window_lower_value < -512 ||
    38e4:	6a20      	ldr	r0, [r4, #32]
    38e6:	2280      	movs	r2, #128	; 0x80
    38e8:	0092      	lsls	r2, r2, #2
    38ea:	1881      	adds	r1, r0, r2
					config->window.window_upper_value > 511 ||
					config->window.window_upper_value < -512)) {
				/* Invalid value */
				return STATUS_ERR_INVALID_ARG;
    38ec:	2017      	movs	r0, #23
			}
			break;
		case ADC_RESOLUTION_10BIT:
			if (config->differential_mode &&
					(config->window.window_lower_value > 511 ||
					config->window.window_lower_value < -512 ||
    38ee:	4a2f      	ldr	r2, [pc, #188]	; (39ac <adc_init+0x328>)
    38f0:	4291      	cmp	r1, r2
    38f2:	d900      	bls.n	38f6 <adc_init+0x272>
    38f4:	e0d2      	b.n	3a9c <adc_init+0x418>
				/* Invalid value */
				return STATUS_ERR_INVALID_ARG;
			} else if (config->window.window_lower_value > 1023 ||
					config->window.window_upper_value > 1023){
				/* Invalid value */
				return STATUS_ERR_INVALID_ARG;
    38f6:	2017      	movs	r0, #23
					config->window.window_lower_value < -512 ||
					config->window.window_upper_value > 511 ||
					config->window.window_upper_value < -512)) {
				/* Invalid value */
				return STATUS_ERR_INVALID_ARG;
			} else if (config->window.window_lower_value > 1023 ||
    38f8:	4a2c      	ldr	r2, [pc, #176]	; (39ac <adc_init+0x328>)
    38fa:	69e1      	ldr	r1, [r4, #28]
    38fc:	4291      	cmp	r1, r2
    38fe:	dd00      	ble.n	3902 <adc_init+0x27e>
    3900:	e0cc      	b.n	3a9c <adc_init+0x418>
    3902:	6a21      	ldr	r1, [r4, #32]
    3904:	4291      	cmp	r1, r2
    3906:	dd00      	ble.n	390a <adc_init+0x286>
    3908:	e0c8      	b.n	3a9c <adc_init+0x418>
    390a:	e7bb      	b.n	3884 <adc_init+0x200>
				/* Invalid value */
				return STATUS_ERR_INVALID_ARG;
			}
			break;
		case ADC_RESOLUTION_12BIT:
			if (config->differential_mode &&
    390c:	7ce2      	ldrb	r2, [r4, #19]
    390e:	2a00      	cmp	r2, #0
    3910:	d011      	beq.n	3936 <adc_init+0x2b2>
					(config->window.window_lower_value > 2047 ||
    3912:	69e2      	ldr	r2, [r4, #28]
    3914:	2080      	movs	r0, #128	; 0x80
    3916:	0100      	lsls	r0, r0, #4
    3918:	1811      	adds	r1, r2, r0
					config->window.window_lower_value < -2048 ||
					config->window.window_upper_value > 2047 ||
					config->window.window_upper_value < -2048)) {
				/* Invalid value */
				return STATUS_ERR_INVALID_ARG;
    391a:	2017      	movs	r0, #23
				/* Invalid value */
				return STATUS_ERR_INVALID_ARG;
			}
			break;
		case ADC_RESOLUTION_12BIT:
			if (config->differential_mode &&
    391c:	4a24      	ldr	r2, [pc, #144]	; (39b0 <adc_init+0x32c>)
    391e:	4291      	cmp	r1, r2
    3920:	d900      	bls.n	3924 <adc_init+0x2a0>
    3922:	e0bb      	b.n	3a9c <adc_init+0x418>
					(config->window.window_lower_value > 2047 ||
					config->window.window_lower_value < -2048 ||
    3924:	6a22      	ldr	r2, [r4, #32]
    3926:	2080      	movs	r0, #128	; 0x80
    3928:	0100      	lsls	r0, r0, #4
    392a:	1811      	adds	r1, r2, r0
					config->window.window_upper_value > 2047 ||
					config->window.window_upper_value < -2048)) {
				/* Invalid value */
				return STATUS_ERR_INVALID_ARG;
    392c:	2017      	movs	r0, #23
			}
			break;
		case ADC_RESOLUTION_12BIT:
			if (config->differential_mode &&
					(config->window.window_lower_value > 2047 ||
					config->window.window_lower_value < -2048 ||
    392e:	4a20      	ldr	r2, [pc, #128]	; (39b0 <adc_init+0x32c>)
    3930:	4291      	cmp	r1, r2
    3932:	d900      	bls.n	3936 <adc_init+0x2b2>
    3934:	e0b2      	b.n	3a9c <adc_init+0x418>
				/* Invalid value */
				return STATUS_ERR_INVALID_ARG;
			} else if (config->window.window_lower_value > 4095 ||
					config->window.window_upper_value > 4095){
				/* Invalid value */
				return STATUS_ERR_INVALID_ARG;
    3936:	2017      	movs	r0, #23
					config->window.window_lower_value < -2048 ||
					config->window.window_upper_value > 2047 ||
					config->window.window_upper_value < -2048)) {
				/* Invalid value */
				return STATUS_ERR_INVALID_ARG;
			} else if (config->window.window_lower_value > 4095 ||
    3938:	4a1d      	ldr	r2, [pc, #116]	; (39b0 <adc_init+0x32c>)
    393a:	69e1      	ldr	r1, [r4, #28]
    393c:	4291      	cmp	r1, r2
    393e:	dd00      	ble.n	3942 <adc_init+0x2be>
    3940:	e0ac      	b.n	3a9c <adc_init+0x418>
    3942:	6a21      	ldr	r1, [r4, #32]
    3944:	4291      	cmp	r1, r2
    3946:	dd00      	ble.n	394a <adc_init+0x2c6>
    3948:	e0a8      	b.n	3a9c <adc_init+0x418>
    394a:	e79b      	b.n	3884 <adc_init+0x200>
				/* Invalid value */
				return STATUS_ERR_INVALID_ARG;
			}
			break;
		case ADC_RESOLUTION_16BIT:
			if (config->differential_mode &&
    394c:	7ce2      	ldrb	r2, [r4, #19]
    394e:	2a00      	cmp	r2, #0
    3950:	d011      	beq.n	3976 <adc_init+0x2f2>
					(config->window.window_lower_value > 32767 ||
    3952:	69e2      	ldr	r2, [r4, #28]
    3954:	2080      	movs	r0, #128	; 0x80
    3956:	0200      	lsls	r0, r0, #8
    3958:	1811      	adds	r1, r2, r0
					config->window.window_lower_value < -32768 ||
					config->window.window_upper_value > 32767 ||
					config->window.window_upper_value < -32768)) {
				/* Invalid value */
				return STATUS_ERR_INVALID_ARG;
    395a:	2017      	movs	r0, #23
				/* Invalid value */
				return STATUS_ERR_INVALID_ARG;
			}
			break;
		case ADC_RESOLUTION_16BIT:
			if (config->differential_mode &&
    395c:	4a15      	ldr	r2, [pc, #84]	; (39b4 <adc_init+0x330>)
    395e:	4291      	cmp	r1, r2
    3960:	d900      	bls.n	3964 <adc_init+0x2e0>
    3962:	e09b      	b.n	3a9c <adc_init+0x418>
					(config->window.window_lower_value > 32767 ||
					config->window.window_lower_value < -32768 ||
    3964:	6a22      	ldr	r2, [r4, #32]
    3966:	2080      	movs	r0, #128	; 0x80
    3968:	0200      	lsls	r0, r0, #8
    396a:	1811      	adds	r1, r2, r0
					config->window.window_upper_value > 32767 ||
					config->window.window_upper_value < -32768)) {
				/* Invalid value */
				return STATUS_ERR_INVALID_ARG;
    396c:	2017      	movs	r0, #23
			}
			break;
		case ADC_RESOLUTION_16BIT:
			if (config->differential_mode &&
					(config->window.window_lower_value > 32767 ||
					config->window.window_lower_value < -32768 ||
    396e:	4a11      	ldr	r2, [pc, #68]	; (39b4 <adc_init+0x330>)
    3970:	4291      	cmp	r1, r2
    3972:	d900      	bls.n	3976 <adc_init+0x2f2>
    3974:	e092      	b.n	3a9c <adc_init+0x418>
				/* Invalid value */
				return STATUS_ERR_INVALID_ARG;
			} else if (config->window.window_lower_value > 65535 ||
					config->window.window_upper_value > 65535){
				/* Invalid value */
				return STATUS_ERR_INVALID_ARG;
    3976:	2017      	movs	r0, #23
					config->window.window_lower_value < -32768 ||
					config->window.window_upper_value > 32767 ||
					config->window.window_upper_value < -32768)) {
				/* Invalid value */
				return STATUS_ERR_INVALID_ARG;
			} else if (config->window.window_lower_value > 65535 ||
    3978:	4a0e      	ldr	r2, [pc, #56]	; (39b4 <adc_init+0x330>)
    397a:	69e1      	ldr	r1, [r4, #28]
    397c:	4291      	cmp	r1, r2
    397e:	dd00      	ble.n	3982 <adc_init+0x2fe>
    3980:	e08c      	b.n	3a9c <adc_init+0x418>
    3982:	6a21      	ldr	r1, [r4, #32]
    3984:	4291      	cmp	r1, r2
    3986:	dd00      	ble.n	398a <adc_init+0x306>
    3988:	e088      	b.n	3a9c <adc_init+0x418>
    398a:	e77b      	b.n	3884 <adc_init+0x200>
    398c:	40000400 	.word	0x40000400
    3990:	40000800 	.word	0x40000800
    3994:	00005621 	.word	0x00005621
    3998:	00005595 	.word	0x00005595
    399c:	0000f614 	.word	0x0000f614
    39a0:	000069b1 	.word	0x000069b1
    39a4:	000056fd 	.word	0x000056fd
    39a8:	0000f540 	.word	0x0000f540
    39ac:	000003ff 	.word	0x000003ff
    39b0:	00000fff 	.word	0x00000fff
    39b4:	0000ffff 	.word	0x0000ffff

	if (adc_module->STATUS.reg & ADC_STATUS_SYNCBUSY) {
    39b8:	7e4a      	ldrb	r2, [r1, #25]
			}
			break;
		}
	}

	while (adc_is_syncing(module_inst)) {
    39ba:	b252      	sxtb	r2, r2
    39bc:	2a00      	cmp	r2, #0
    39be:	dbfb      	blt.n	39b8 <adc_init+0x334>
		/* Wait for synchronization */
	}

	/* Configure window mode */
	adc_module->WINCTRL.reg = config->window.window_mode;
    39c0:	9a01      	ldr	r2, [sp, #4]
    39c2:	7213      	strb	r3, [r2, #8]
	struct adc_module *const module_inst)
{
	/* Sanity check arguments */
	Assert(module_inst);

	Adc *const adc_module = module_inst->hw;
    39c4:	6832      	ldr	r2, [r6, #0]

	if (adc_module->STATUS.reg & ADC_STATUS_SYNCBUSY) {
    39c6:	7e53      	ldrb	r3, [r2, #25]

	while (adc_is_syncing(module_inst)) {
    39c8:	b25b      	sxtb	r3, r3
    39ca:	2b00      	cmp	r3, #0
    39cc:	dbfb      	blt.n	39c6 <adc_init+0x342>
		/* Wait for synchronization */
	}

	/* Configure lower threshold */
	adc_module->WINLT.reg =
    39ce:	8ba3      	ldrh	r3, [r4, #28]
    39d0:	9801      	ldr	r0, [sp, #4]
    39d2:	8383      	strh	r3, [r0, #28]
	struct adc_module *const module_inst)
{
	/* Sanity check arguments */
	Assert(module_inst);

	Adc *const adc_module = module_inst->hw;
    39d4:	6832      	ldr	r2, [r6, #0]

	if (adc_module->STATUS.reg & ADC_STATUS_SYNCBUSY) {
    39d6:	7e53      	ldrb	r3, [r2, #25]
			config->window.window_lower_value << ADC_WINLT_WINLT_Pos;

	while (adc_is_syncing(module_inst)) {
    39d8:	b25b      	sxtb	r3, r3
    39da:	2b00      	cmp	r3, #0
    39dc:	dbfb      	blt.n	39d6 <adc_init+0x352>
		/* Wait for synchronization */
	}

	/* Configure lower threshold */
	adc_module->WINUT.reg = config->window.window_upper_value <<
    39de:	8c23      	ldrh	r3, [r4, #32]
    39e0:	9901      	ldr	r1, [sp, #4]
    39e2:	840b      	strh	r3, [r1, #32]
			ADC_WINUT_WINUT_Pos;

	uint8_t inputs_to_scan = config->pin_scan.inputs_to_scan;
    39e4:	232c      	movs	r3, #44	; 0x2c
    39e6:	5ce3      	ldrb	r3, [r4, r3]
	if (inputs_to_scan > 0) {
    39e8:	2b00      	cmp	r3, #0
    39ea:	d004      	beq.n	39f6 <adc_init+0x372>
		/*
		* Number of input sources included is the value written to INPUTSCAN
		* plus 1.
		*/
		inputs_to_scan--;
    39ec:	3b01      	subs	r3, #1
    39ee:	b2db      	uxtb	r3, r3
	}

	if (inputs_to_scan > (ADC_INPUTCTRL_INPUTSCAN_Msk >> ADC_INPUTCTRL_INPUTSCAN_Pos) ||
			config->pin_scan.offset_start_scan > (ADC_INPUTCTRL_INPUTOFFSET_Msk >> ADC_INPUTCTRL_INPUTOFFSET_Pos)) {
		/* Invalid number of input pins or input offset */
		return STATUS_ERR_INVALID_ARG;
    39f0:	2017      	movs	r0, #23
		* plus 1.
		*/
		inputs_to_scan--;
	}

	if (inputs_to_scan > (ADC_INPUTCTRL_INPUTSCAN_Msk >> ADC_INPUTCTRL_INPUTSCAN_Pos) ||
    39f2:	2b0f      	cmp	r3, #15
    39f4:	d852      	bhi.n	3a9c <adc_init+0x418>
			config->pin_scan.offset_start_scan > (ADC_INPUTCTRL_INPUTOFFSET_Msk >> ADC_INPUTCTRL_INPUTOFFSET_Pos)) {
    39f6:	222b      	movs	r2, #43	; 0x2b
    39f8:	5ca2      	ldrb	r2, [r4, r2]
		/* Invalid number of input pins or input offset */
		return STATUS_ERR_INVALID_ARG;
    39fa:	2017      	movs	r0, #23
		* plus 1.
		*/
		inputs_to_scan--;
	}

	if (inputs_to_scan > (ADC_INPUTCTRL_INPUTSCAN_Msk >> ADC_INPUTCTRL_INPUTSCAN_Pos) ||
    39fc:	2a0f      	cmp	r2, #15
    39fe:	d84d      	bhi.n	3a9c <adc_init+0x418>
	struct adc_module *const module_inst)
{
	/* Sanity check arguments */
	Assert(module_inst);

	Adc *const adc_module = module_inst->hw;
    3a00:	6831      	ldr	r1, [r6, #0]

	if (adc_module->STATUS.reg & ADC_STATUS_SYNCBUSY) {
    3a02:	7e48      	ldrb	r0, [r1, #25]
			config->pin_scan.offset_start_scan > (ADC_INPUTCTRL_INPUTOFFSET_Msk >> ADC_INPUTCTRL_INPUTOFFSET_Pos)) {
		/* Invalid number of input pins or input offset */
		return STATUS_ERR_INVALID_ARG;
	}

	while (adc_is_syncing(module_inst)) {
    3a04:	b240      	sxtb	r0, r0
    3a06:	2800      	cmp	r0, #0
    3a08:	dbfb      	blt.n	3a02 <adc_init+0x37e>
	/* Configure pin scan mode and positive and negative input pins */
	adc_module->INPUTCTRL.reg =
			config->gain_factor |
			(config->pin_scan.offset_start_scan <<
			ADC_INPUTCTRL_INPUTOFFSET_Pos) |
			(inputs_to_scan << ADC_INPUTCTRL_INPUTSCAN_Pos) |
    3a0a:	89e0      	ldrh	r0, [r4, #14]
	while (adc_is_syncing(module_inst)) {
		/* Wait for synchronization */
	}

	/* Configure pin scan mode and positive and negative input pins */
	adc_module->INPUTCTRL.reg =
    3a0c:	7b21      	ldrb	r1, [r4, #12]
			config->gain_factor |
    3a0e:	4301      	orrs	r1, r0
			(config->pin_scan.offset_start_scan <<
			ADC_INPUTCTRL_INPUTOFFSET_Pos) |
    3a10:	68a0      	ldr	r0, [r4, #8]
    3a12:	4301      	orrs	r1, r0
	}

	/* Configure pin scan mode and positive and negative input pins */
	adc_module->INPUTCTRL.reg =
			config->gain_factor |
			(config->pin_scan.offset_start_scan <<
    3a14:	0512      	lsls	r2, r2, #20
			ADC_INPUTCTRL_INPUTOFFSET_Pos) |
			(inputs_to_scan << ADC_INPUTCTRL_INPUTSCAN_Pos) |
    3a16:	430a      	orrs	r2, r1
    3a18:	041b      	lsls	r3, r3, #16
			config->negative_input |
    3a1a:	4313      	orrs	r3, r2
	while (adc_is_syncing(module_inst)) {
		/* Wait for synchronization */
	}

	/* Configure pin scan mode and positive and negative input pins */
	adc_module->INPUTCTRL.reg =
    3a1c:	9901      	ldr	r1, [sp, #4]
    3a1e:	610b      	str	r3, [r1, #16]
			(inputs_to_scan << ADC_INPUTCTRL_INPUTSCAN_Pos) |
			config->negative_input |
			config->positive_input;

	/* Configure events */
	adc_module->EVCTRL.reg = config->event_action;
    3a20:	232a      	movs	r3, #42	; 0x2a
    3a22:	5ce3      	ldrb	r3, [r4, r3]
    3a24:	750b      	strb	r3, [r1, #20]

	/* Disable all interrupts */
	adc_module->INTENCLR.reg =
    3a26:	230f      	movs	r3, #15
    3a28:	758b      	strb	r3, [r1, #22]
			(1 << ADC_INTENCLR_SYNCRDY_Pos) | (1 << ADC_INTENCLR_WINMON_Pos) |
			(1 << ADC_INTENCLR_OVERRUN_Pos) | (1 << ADC_INTENCLR_RESRDY_Pos);

	if (config->correction.correction_enable){
    3a2a:	2324      	movs	r3, #36	; 0x24
    3a2c:	5ce3      	ldrb	r3, [r4, r3]
    3a2e:	2b00      	cmp	r3, #0
    3a30:	d010      	beq.n	3a54 <adc_init+0x3d0>
		/* Make sure gain_correction value is valid */
		if (config->correction.gain_correction > ADC_GAINCORR_GAINCORR_Msk) {
    3a32:	8ce3      	ldrh	r3, [r4, #38]	; 0x26
			return STATUS_ERR_INVALID_ARG;
    3a34:	2017      	movs	r0, #23
			(1 << ADC_INTENCLR_SYNCRDY_Pos) | (1 << ADC_INTENCLR_WINMON_Pos) |
			(1 << ADC_INTENCLR_OVERRUN_Pos) | (1 << ADC_INTENCLR_RESRDY_Pos);

	if (config->correction.correction_enable){
		/* Make sure gain_correction value is valid */
		if (config->correction.gain_correction > ADC_GAINCORR_GAINCORR_Msk) {
    3a36:	4a1d      	ldr	r2, [pc, #116]	; (3aac <adc_init+0x428>)
    3a38:	4293      	cmp	r3, r2
    3a3a:	d82f      	bhi.n	3a9c <adc_init+0x418>
			return STATUS_ERR_INVALID_ARG;
		} else {
			/* Set gain correction value */
			adc_module->GAINCORR.reg = config->correction.gain_correction <<
    3a3c:	848b      	strh	r3, [r1, #36]	; 0x24
					ADC_GAINCORR_GAINCORR_Pos;
		}

		/* Make sure offset correction value is valid */
		if (config->correction.offset_correction > 2047 ||
    3a3e:	8d23      	ldrh	r3, [r4, #40]	; 0x28
    3a40:	2080      	movs	r0, #128	; 0x80
    3a42:	0100      	lsls	r0, r0, #4
    3a44:	1819      	adds	r1, r3, r0
    3a46:	b289      	uxth	r1, r1
				config->correction.offset_correction < -2048) {
			return STATUS_ERR_INVALID_ARG;
    3a48:	2017      	movs	r0, #23
			adc_module->GAINCORR.reg = config->correction.gain_correction <<
					ADC_GAINCORR_GAINCORR_Pos;
		}

		/* Make sure offset correction value is valid */
		if (config->correction.offset_correction > 2047 ||
    3a4a:	4a18      	ldr	r2, [pc, #96]	; (3aac <adc_init+0x428>)
    3a4c:	4291      	cmp	r1, r2
    3a4e:	d825      	bhi.n	3a9c <adc_init+0x418>
				config->correction.offset_correction < -2048) {
			return STATUS_ERR_INVALID_ARG;
		} else {
			/* Set offset correction value */
			adc_module->OFFSETCORR.reg = config->correction.offset_correction <<
    3a50:	9901      	ldr	r1, [sp, #4]
    3a52:	84cb      	strh	r3, [r1, #38]	; 0x26
		}
	}

	/* Load in the fixed device ADC calibration constants */
	adc_module->CALIB.reg =
			ADC_CALIB_BIAS_CAL(
    3a54:	4b16      	ldr	r3, [pc, #88]	; (3ab0 <adc_init+0x42c>)
    3a56:	681a      	ldr	r2, [r3, #0]
					ADC_OFFSETCORR_OFFSETCORR_Pos;
		}
	}

	/* Load in the fixed device ADC calibration constants */
	adc_module->CALIB.reg =
    3a58:	0152      	lsls	r2, r2, #5
    3a5a:	23e0      	movs	r3, #224	; 0xe0
    3a5c:	00db      	lsls	r3, r3, #3
    3a5e:	401a      	ands	r2, r3
			ADC_CALIB_BIAS_CAL(
				(*(uint32_t *)ADC_FUSES_BIASCAL_ADDR >> ADC_FUSES_BIASCAL_Pos)
			) |
			ADC_CALIB_LINEARITY_CAL(
    3a60:	4b14      	ldr	r3, [pc, #80]	; (3ab4 <adc_init+0x430>)
    3a62:	6858      	ldr	r0, [r3, #4]
    3a64:	0141      	lsls	r1, r0, #5
    3a66:	681b      	ldr	r3, [r3, #0]
    3a68:	0edb      	lsrs	r3, r3, #27
    3a6a:	430b      	orrs	r3, r1
					ADC_OFFSETCORR_OFFSETCORR_Pos;
		}
	}

	/* Load in the fixed device ADC calibration constants */
	adc_module->CALIB.reg =
    3a6c:	b2db      	uxtb	r3, r3
    3a6e:	4313      	orrs	r3, r2
    3a70:	9901      	ldr	r1, [sp, #4]
    3a72:	850b      	strh	r3, [r1, #40]	; 0x28
			) |
			ADC_CALIB_LINEARITY_CAL(
				(*(uint64_t *)ADC_FUSES_LINEARITY_0_ADDR >> ADC_FUSES_LINEARITY_0_Pos)
			);

	return STATUS_OK;
    3a74:	2000      	movs	r0, #0
    3a76:	e011      	b.n	3a9c <adc_init+0x418>
		resolution = ADC_RESOLUTION_12BIT;
		break;

	default:
		/* Unknown. Abort. */
		return STATUS_ERR_INVALID_ARG;
    3a78:	2017      	movs	r0, #23
    3a7a:	e00f      	b.n	3a9c <adc_init+0x418>
		system_voltage_reference_enable(SYSTEM_VOLTAGE_REFERENCE_BANDGAP);
	}

#if ADC_CALLBACK_MODE == true
	for (uint8_t i = 0; i < ADC_CALLBACK_N; i++) {
		module_inst->callback[i] = NULL;
    3a7c:	2300      	movs	r3, #0
    3a7e:	60b3      	str	r3, [r6, #8]
    3a80:	60f3      	str	r3, [r6, #12]
    3a82:	6133      	str	r3, [r6, #16]
	};

	module_inst->registered_callback_mask = 0;
    3a84:	76b3      	strb	r3, [r6, #26]
	module_inst->enabled_callback_mask = 0;
    3a86:	76f3      	strb	r3, [r6, #27]
	module_inst->remaining_conversions = 0;
    3a88:	8333      	strh	r3, [r6, #24]
	module_inst->job_status = STATUS_OK;
    3a8a:	7733      	strb	r3, [r6, #28]

	_adc_instances[0] = module_inst;
    3a8c:	4b0a      	ldr	r3, [pc, #40]	; (3ab8 <adc_init+0x434>)
    3a8e:	601e      	str	r6, [r3, #0]

	if (config->event_action == ADC_EVENT_ACTION_DISABLED &&
    3a90:	232a      	movs	r3, #42	; 0x2a
    3a92:	5ce3      	ldrb	r3, [r4, r3]
    3a94:	2b00      	cmp	r3, #0
    3a96:	d100      	bne.n	3a9a <adc_init+0x416>
    3a98:	e619      	b.n	36ce <adc_init+0x4a>
    3a9a:	e61e      	b.n	36da <adc_init+0x56>
	}
#endif

	/* Write configuration to module */
	return _adc_set_config(module_inst, config);
}
    3a9c:	b019      	add	sp, #100	; 0x64
    3a9e:	bc3c      	pop	{r2, r3, r4, r5}
    3aa0:	4690      	mov	r8, r2
    3aa2:	4699      	mov	r9, r3
    3aa4:	46a2      	mov	sl, r4
    3aa6:	46ab      	mov	fp, r5
    3aa8:	bdf0      	pop	{r4, r5, r6, r7, pc}
    3aaa:	46c0      	nop			; (mov r8, r8)
    3aac:	00000fff 	.word	0x00000fff
    3ab0:	00806024 	.word	0x00806024
    3ab4:	00806020 	.word	0x00806020
    3ab8:	20002fc8 	.word	0x20002fc8

00003abc <ADC_Handler>:
	}
}

/** Interrupt handler for the ADC module. */
void ADC_Handler(void)
{
    3abc:	b538      	push	{r3, r4, r5, lr}

struct adc_module *_adc_instances[ADC_INST_NUM];

static void _adc_interrupt_handler(const uint8_t instance)
{
	struct adc_module *module = _adc_instances[instance];
    3abe:	4b2d      	ldr	r3, [pc, #180]	; (3b74 <ADC_Handler+0xb8>)
    3ac0:	681c      	ldr	r4, [r3, #0]

	/* get interrupt flags and mask out enabled callbacks */
	uint32_t flags = module->hw->INTFLAG.reg;
    3ac2:	6823      	ldr	r3, [r4, #0]
    3ac4:	7e1d      	ldrb	r5, [r3, #24]
    3ac6:	b2ed      	uxtb	r5, r5

	if (flags & ADC_INTFLAG_RESRDY) {
    3ac8:	07e9      	lsls	r1, r5, #31
    3aca:	d535      	bpl.n	3b38 <ADC_Handler+0x7c>
		if ((module->enabled_callback_mask & (1 << ADC_CALLBACK_READ_BUFFER)) &&
    3acc:	7ee2      	ldrb	r2, [r4, #27]
    3ace:	07d1      	lsls	r1, r2, #31
    3ad0:	d532      	bpl.n	3b38 <ADC_Handler+0x7c>
				(module->registered_callback_mask & (1 << ADC_CALLBACK_READ_BUFFER))) {
    3ad2:	7ea2      	ldrb	r2, [r4, #26]

	/* get interrupt flags and mask out enabled callbacks */
	uint32_t flags = module->hw->INTFLAG.reg;

	if (flags & ADC_INTFLAG_RESRDY) {
		if ((module->enabled_callback_mask & (1 << ADC_CALLBACK_READ_BUFFER)) &&
    3ad4:	07d1      	lsls	r1, r2, #31
    3ad6:	d52f      	bpl.n	3b38 <ADC_Handler+0x7c>
				(module->registered_callback_mask & (1 << ADC_CALLBACK_READ_BUFFER))) {
			/* clear interrupt flag */
			module->hw->INTFLAG.reg = ADC_INTFLAG_RESRDY;
    3ad8:	2201      	movs	r2, #1
    3ada:	761a      	strb	r2, [r3, #24]
	struct adc_module *const module_inst)
{
	/* Sanity check arguments */
	Assert(module_inst);

	Adc *const adc_module = module_inst->hw;
    3adc:	6822      	ldr	r2, [r4, #0]

	if (adc_module->STATUS.reg & ADC_STATUS_SYNCBUSY) {
    3ade:	7e53      	ldrb	r3, [r2, #25]

			while (adc_is_syncing(module)) {
    3ae0:	b25b      	sxtb	r3, r3
    3ae2:	2b00      	cmp	r3, #0
    3ae4:	dbfb      	blt.n	3ade <ADC_Handler+0x22>
				/* Wait for synchronization */
			}

			/* store ADC result in job buffer */
			*(module->job_buffer++) = module->hw->RESULT.reg;
    3ae6:	6963      	ldr	r3, [r4, #20]
    3ae8:	1c99      	adds	r1, r3, #2
    3aea:	6161      	str	r1, [r4, #20]
    3aec:	8b52      	ldrh	r2, [r2, #26]
    3aee:	b292      	uxth	r2, r2
    3af0:	801a      	strh	r2, [r3, #0]

			if (--module->remaining_conversions > 0) {
    3af2:	8b23      	ldrh	r3, [r4, #24]
    3af4:	3b01      	subs	r3, #1
    3af6:	b29b      	uxth	r3, r3
    3af8:	8323      	strh	r3, [r4, #24]
    3afa:	2b00      	cmp	r3, #0
    3afc:	d011      	beq.n	3b22 <ADC_Handler+0x66>
				if (module->software_trigger == true) {
    3afe:	7f63      	ldrb	r3, [r4, #29]
    3b00:	2b00      	cmp	r3, #0
    3b02:	d019      	beq.n	3b38 <ADC_Handler+0x7c>
		struct adc_module *const module_inst)
{
	Assert(module_inst);
	Assert(module_inst->hw);

	Adc *const adc_module = module_inst->hw;
    3b04:	6823      	ldr	r3, [r4, #0]
    3b06:	7e5a      	ldrb	r2, [r3, #25]

	while (adc_is_syncing(module_inst)) {
    3b08:	b252      	sxtb	r2, r2
    3b0a:	2a00      	cmp	r2, #0
    3b0c:	dbfb      	blt.n	3b06 <ADC_Handler+0x4a>
		/* Wait for synchronization */
	}

	adc_module->SWTRIG.reg |= ADC_SWTRIG_START;
    3b0e:	7b19      	ldrb	r1, [r3, #12]
    3b10:	2202      	movs	r2, #2
    3b12:	430a      	orrs	r2, r1
    3b14:	731a      	strb	r2, [r3, #12]
	struct adc_module *const module_inst)
{
	/* Sanity check arguments */
	Assert(module_inst);

	Adc *const adc_module = module_inst->hw;
    3b16:	6822      	ldr	r2, [r4, #0]

	if (adc_module->STATUS.reg & ADC_STATUS_SYNCBUSY) {
    3b18:	7e53      	ldrb	r3, [r2, #25]

	while (adc_is_syncing(module_inst)) {
    3b1a:	b25b      	sxtb	r3, r3
    3b1c:	2b00      	cmp	r3, #0
    3b1e:	dbfb      	blt.n	3b18 <ADC_Handler+0x5c>
    3b20:	e00a      	b.n	3b38 <ADC_Handler+0x7c>
					adc_start_conversion(module);
				}
			} else {
				if (module->job_status == STATUS_BUSY) {
    3b22:	7f23      	ldrb	r3, [r4, #28]
    3b24:	2b05      	cmp	r3, #5
    3b26:	d107      	bne.n	3b38 <ADC_Handler+0x7c>
					/* job is complete. update status,disable interrupt
					 *and call callback */
					module->job_status = STATUS_OK;
    3b28:	2300      	movs	r3, #0
    3b2a:	7723      	strb	r3, [r4, #28]
	Assert(module_inst);
	Assert(module_inst->hw);

	Adc *const adc_module = module_inst->hw;
	/* Enable interrupt */
	adc_module->INTENCLR.reg = interrupt;
    3b2c:	2301      	movs	r3, #1
    3b2e:	6822      	ldr	r2, [r4, #0]
    3b30:	7593      	strb	r3, [r2, #22]
					adc_disable_interrupt(module, ADC_INTERRUPT_RESULT_READY);

					(module->callback[ADC_CALLBACK_READ_BUFFER])(module);
    3b32:	1c20      	adds	r0, r4, #0
    3b34:	68a3      	ldr	r3, [r4, #8]
    3b36:	4798      	blx	r3
				}
			}
		}
	}

	if (flags & ADC_INTFLAG_WINMON) {
    3b38:	0769      	lsls	r1, r5, #29
    3b3a:	d50b      	bpl.n	3b54 <ADC_Handler+0x98>
		module->hw->INTFLAG.reg = ADC_INTFLAG_WINMON;
    3b3c:	2304      	movs	r3, #4
    3b3e:	6822      	ldr	r2, [r4, #0]
    3b40:	7613      	strb	r3, [r2, #24]
		if ((module->enabled_callback_mask & (1 << ADC_CALLBACK_WINDOW)) &&
    3b42:	7ee3      	ldrb	r3, [r4, #27]
    3b44:	0799      	lsls	r1, r3, #30
    3b46:	d505      	bpl.n	3b54 <ADC_Handler+0x98>
				(module->registered_callback_mask & (1 << ADC_CALLBACK_WINDOW))) {
    3b48:	7ea3      	ldrb	r3, [r4, #26]
		}
	}

	if (flags & ADC_INTFLAG_WINMON) {
		module->hw->INTFLAG.reg = ADC_INTFLAG_WINMON;
		if ((module->enabled_callback_mask & (1 << ADC_CALLBACK_WINDOW)) &&
    3b4a:	079a      	lsls	r2, r3, #30
    3b4c:	d502      	bpl.n	3b54 <ADC_Handler+0x98>
				(module->registered_callback_mask & (1 << ADC_CALLBACK_WINDOW))) {
			(module->callback[ADC_CALLBACK_WINDOW])(module);
    3b4e:	1c20      	adds	r0, r4, #0
    3b50:	68e3      	ldr	r3, [r4, #12]
    3b52:	4798      	blx	r3
		}

	}

	if (flags & ADC_INTFLAG_OVERRUN) {
    3b54:	07a9      	lsls	r1, r5, #30
    3b56:	d50b      	bpl.n	3b70 <ADC_Handler+0xb4>
		module->hw->INTFLAG.reg = ADC_INTFLAG_OVERRUN;
    3b58:	2302      	movs	r3, #2
    3b5a:	6822      	ldr	r2, [r4, #0]
    3b5c:	7613      	strb	r3, [r2, #24]
		if ((module->enabled_callback_mask & (1 << ADC_CALLBACK_ERROR)) &&
    3b5e:	7ee3      	ldrb	r3, [r4, #27]
    3b60:	0759      	lsls	r1, r3, #29
    3b62:	d505      	bpl.n	3b70 <ADC_Handler+0xb4>
				(module->registered_callback_mask & (1 << ADC_CALLBACK_ERROR))) {
    3b64:	7ea3      	ldrb	r3, [r4, #26]

	}

	if (flags & ADC_INTFLAG_OVERRUN) {
		module->hw->INTFLAG.reg = ADC_INTFLAG_OVERRUN;
		if ((module->enabled_callback_mask & (1 << ADC_CALLBACK_ERROR)) &&
    3b66:	075a      	lsls	r2, r3, #29
    3b68:	d502      	bpl.n	3b70 <ADC_Handler+0xb4>
				(module->registered_callback_mask & (1 << ADC_CALLBACK_ERROR))) {
			(module->callback[ADC_CALLBACK_ERROR])(module);
    3b6a:	6923      	ldr	r3, [r4, #16]
    3b6c:	1c20      	adds	r0, r4, #0
    3b6e:	4798      	blx	r3

/** Interrupt handler for the ADC module. */
void ADC_Handler(void)
{
	_adc_interrupt_handler(0);
}
    3b70:	bd38      	pop	{r3, r4, r5, pc}
    3b72:	46c0      	nop			; (mov r8, r8)
    3b74:	20002fc8 	.word	0x20002fc8

00003b78 <adc_register_callback>:
	/* Sanity check arguments */
	Assert(module);
	Assert(callback_func);

	/* Register callback function */
	module->callback[callback_type] = callback_func;
    3b78:	1c93      	adds	r3, r2, #2
    3b7a:	009b      	lsls	r3, r3, #2
    3b7c:	5019      	str	r1, [r3, r0]

	/* Set the bit corresponding to the callback_type */
	module->registered_callback_mask |= (1 << callback_type);
    3b7e:	2301      	movs	r3, #1
    3b80:	4093      	lsls	r3, r2
    3b82:	1c1a      	adds	r2, r3, #0
    3b84:	7e83      	ldrb	r3, [r0, #26]
    3b86:	431a      	orrs	r2, r3
    3b88:	7682      	strb	r2, [r0, #26]
}
    3b8a:	4770      	bx	lr

00003b8c <adc_read_buffer_job>:
 */
enum status_code adc_read_buffer_job(
		struct adc_module *const module_inst,
		uint16_t *buffer,
		uint16_t samples)
{
    3b8c:	b510      	push	{r4, lr}
    3b8e:	1c03      	adds	r3, r0, #0
	Assert(module_inst);
	Assert(samples);
	Assert(buffer);

	if(module_inst->remaining_conversions != 0 ||
    3b90:	8b04      	ldrh	r4, [r0, #24]
    3b92:	b2a4      	uxth	r4, r4
			module_inst->job_status == STATUS_BUSY){
		return STATUS_BUSY;
    3b94:	2005      	movs	r0, #5
{
	Assert(module_inst);
	Assert(samples);
	Assert(buffer);

	if(module_inst->remaining_conversions != 0 ||
    3b96:	2c00      	cmp	r4, #0
    3b98:	d11d      	bne.n	3bd6 <adc_read_buffer_job+0x4a>
			module_inst->job_status == STATUS_BUSY){
    3b9a:	7f18      	ldrb	r0, [r3, #28]
    3b9c:	b2c0      	uxtb	r0, r0
{
	Assert(module_inst);
	Assert(samples);
	Assert(buffer);

	if(module_inst->remaining_conversions != 0 ||
    3b9e:	2805      	cmp	r0, #5
    3ba0:	d019      	beq.n	3bd6 <adc_read_buffer_job+0x4a>
			module_inst->job_status == STATUS_BUSY){
		return STATUS_BUSY;
	}

	module_inst->job_status = STATUS_BUSY;
    3ba2:	2005      	movs	r0, #5
    3ba4:	7718      	strb	r0, [r3, #28]
	module_inst->remaining_conversions = samples;
    3ba6:	831a      	strh	r2, [r3, #24]
	module_inst->job_buffer = buffer;
    3ba8:	6159      	str	r1, [r3, #20]
	Assert(module_inst);
	Assert(module_inst->hw);

	Adc *const adc_module = module_inst->hw;
	/* Enable interrupt */
	adc_module->INTENSET.reg = interrupt;
    3baa:	2201      	movs	r2, #1
    3bac:	6819      	ldr	r1, [r3, #0]
    3bae:	75ca      	strb	r2, [r1, #23]

	adc_enable_interrupt(module_inst, ADC_INTERRUPT_RESULT_READY);

	if(module_inst->software_trigger == true) {
    3bb0:	7f5a      	ldrb	r2, [r3, #29]
		adc_start_conversion(module_inst);
	}

	return STATUS_OK;
    3bb2:	2000      	movs	r0, #0
	module_inst->remaining_conversions = samples;
	module_inst->job_buffer = buffer;

	adc_enable_interrupt(module_inst, ADC_INTERRUPT_RESULT_READY);

	if(module_inst->software_trigger == true) {
    3bb4:	2a00      	cmp	r2, #0
    3bb6:	d00e      	beq.n	3bd6 <adc_read_buffer_job+0x4a>
		struct adc_module *const module_inst)
{
	Assert(module_inst);
	Assert(module_inst->hw);

	Adc *const adc_module = module_inst->hw;
    3bb8:	681a      	ldr	r2, [r3, #0]
    3bba:	7e51      	ldrb	r1, [r2, #25]

	while (adc_is_syncing(module_inst)) {
    3bbc:	b249      	sxtb	r1, r1
    3bbe:	2900      	cmp	r1, #0
    3bc0:	dbfb      	blt.n	3bba <adc_read_buffer_job+0x2e>
		/* Wait for synchronization */
	}

	adc_module->SWTRIG.reg |= ADC_SWTRIG_START;
    3bc2:	7b10      	ldrb	r0, [r2, #12]
    3bc4:	2102      	movs	r1, #2
    3bc6:	4301      	orrs	r1, r0
    3bc8:	7311      	strb	r1, [r2, #12]
	struct adc_module *const module_inst)
{
	/* Sanity check arguments */
	Assert(module_inst);

	Adc *const adc_module = module_inst->hw;
    3bca:	681a      	ldr	r2, [r3, #0]

	if (adc_module->STATUS.reg & ADC_STATUS_SYNCBUSY) {
    3bcc:	7e53      	ldrb	r3, [r2, #25]

	while (adc_is_syncing(module_inst)) {
    3bce:	b25b      	sxtb	r3, r3
    3bd0:	2b00      	cmp	r3, #0
    3bd2:	dbfb      	blt.n	3bcc <adc_read_buffer_job+0x40>
		adc_start_conversion(module_inst);
	}

	return STATUS_OK;
    3bd4:	2000      	movs	r0, #0
}
    3bd6:	bd10      	pop	{r4, pc}

00003bd8 <nvm_set_config>:
 *                        EEPROM and/or auxiliary space configuration from being
 *                        altered
 */
enum status_code nvm_set_config(
		const struct nvm_config *const config)
{
    3bd8:	b510      	push	{r4, lr}
    3bda:	1c02      	adds	r2, r0, #0
		case SYSTEM_CLOCK_APB_APBA:
			PM->APBAMASK.reg |= mask;
			break;

		case SYSTEM_CLOCK_APB_APBB:
			PM->APBBMASK.reg |= mask;
    3bdc:	4b1c      	ldr	r3, [pc, #112]	; (3c50 <nvm_set_config+0x78>)
    3bde:	69d8      	ldr	r0, [r3, #28]
    3be0:	2104      	movs	r1, #4
    3be2:	4301      	orrs	r1, r0
    3be4:	61d9      	str	r1, [r3, #28]

	/* Turn on the digital interface clock */
	system_apb_clock_set_mask(SYSTEM_CLOCK_APB_APBB, PM_APBBMASK_NVMCTRL);

	/* Clear error flags */
	nvm_module->STATUS.reg |= NVMCTRL_STATUS_MASK;
    3be6:	4b1b      	ldr	r3, [pc, #108]	; (3c54 <nvm_set_config+0x7c>)
    3be8:	8b18      	ldrh	r0, [r3, #24]
    3bea:	2120      	movs	r1, #32
    3bec:	31ff      	adds	r1, #255	; 0xff
    3bee:	4301      	orrs	r1, r0
    3bf0:	8319      	strh	r1, [r3, #24]
static inline bool nvm_is_ready(void)
{
	/* Get a pointer to the module hardware instance */
	Nvmctrl *const nvm_module = NVMCTRL;

	return nvm_module->INTFLAG.reg & NVMCTRL_INTFLAG_READY;
    3bf2:	7d1b      	ldrb	r3, [r3, #20]

	/* Check if the module is busy */
	if (!nvm_is_ready()) {
		return STATUS_BUSY;
    3bf4:	2005      	movs	r0, #5

	/* Clear error flags */
	nvm_module->STATUS.reg |= NVMCTRL_STATUS_MASK;

	/* Check if the module is busy */
	if (!nvm_is_ready()) {
    3bf6:	07d9      	lsls	r1, r3, #31
    3bf8:	d528      	bpl.n	3c4c <nvm_set_config+0x74>
		return STATUS_BUSY;
	}

	/* Writing configuration to the CTRLB register */
	nvm_module->CTRLB.reg =
			NVMCTRL_CTRLB_SLEEPPRM(config->sleep_power_mode) |
    3bfa:	7811      	ldrb	r1, [r2, #0]
    3bfc:	0209      	lsls	r1, r1, #8
    3bfe:	23c0      	movs	r3, #192	; 0xc0
    3c00:	009b      	lsls	r3, r3, #2
    3c02:	4019      	ands	r1, r3
			((config->manual_page_write & 0x01) << NVMCTRL_CTRLB_MANW_Pos) |
    3c04:	7853      	ldrb	r3, [r2, #1]
    3c06:	01db      	lsls	r3, r3, #7
		return STATUS_BUSY;
	}

	/* Writing configuration to the CTRLB register */
	nvm_module->CTRLB.reg =
			NVMCTRL_CTRLB_SLEEPPRM(config->sleep_power_mode) |
    3c08:	20ff      	movs	r0, #255	; 0xff
    3c0a:	4003      	ands	r3, r0
    3c0c:	4319      	orrs	r1, r3
			((config->manual_page_write & 0x01) << NVMCTRL_CTRLB_MANW_Pos) |
			NVMCTRL_CTRLB_RWS(config->wait_states) |
			((config->disable_cache & 0x01) << NVMCTRL_CTRLB_CACHEDIS_Pos) |
    3c0e:	78d3      	ldrb	r3, [r2, #3]
    3c10:	049b      	lsls	r3, r3, #18
	}

	/* Writing configuration to the CTRLB register */
	nvm_module->CTRLB.reg =
			NVMCTRL_CTRLB_SLEEPPRM(config->sleep_power_mode) |
			((config->manual_page_write & 0x01) << NVMCTRL_CTRLB_MANW_Pos) |
    3c12:	4319      	orrs	r1, r3
			NVMCTRL_CTRLB_RWS(config->wait_states) |
    3c14:	7893      	ldrb	r3, [r2, #2]
    3c16:	005b      	lsls	r3, r3, #1
    3c18:	201e      	movs	r0, #30
    3c1a:	4003      	ands	r3, r0
    3c1c:	4319      	orrs	r1, r3
			((config->disable_cache & 0x01) << NVMCTRL_CTRLB_CACHEDIS_Pos) |
			NVMCTRL_CTRLB_READMODE(config->cache_readmode);
    3c1e:	7910      	ldrb	r0, [r2, #4]
    3c20:	0400      	lsls	r0, r0, #16
    3c22:	23c0      	movs	r3, #192	; 0xc0
    3c24:	029b      	lsls	r3, r3, #10
    3c26:	4003      	ands	r3, r0
	/* Writing configuration to the CTRLB register */
	nvm_module->CTRLB.reg =
			NVMCTRL_CTRLB_SLEEPPRM(config->sleep_power_mode) |
			((config->manual_page_write & 0x01) << NVMCTRL_CTRLB_MANW_Pos) |
			NVMCTRL_CTRLB_RWS(config->wait_states) |
			((config->disable_cache & 0x01) << NVMCTRL_CTRLB_CACHEDIS_Pos) |
    3c28:	4319      	orrs	r1, r3
	if (!nvm_is_ready()) {
		return STATUS_BUSY;
	}

	/* Writing configuration to the CTRLB register */
	nvm_module->CTRLB.reg =
    3c2a:	4b0a      	ldr	r3, [pc, #40]	; (3c54 <nvm_set_config+0x7c>)
    3c2c:	6059      	str	r1, [r3, #4]
			((config->disable_cache & 0x01) << NVMCTRL_CTRLB_CACHEDIS_Pos) |
			NVMCTRL_CTRLB_READMODE(config->cache_readmode);


	/* Initialize the internal device struct */
	_nvm_dev.page_size         = (8 << nvm_module->PARAM.bit.PSZ);
    3c2e:	6898      	ldr	r0, [r3, #8]
    3c30:	0340      	lsls	r0, r0, #13
    3c32:	0f40      	lsrs	r0, r0, #29
    3c34:	4908      	ldr	r1, [pc, #32]	; (3c58 <nvm_set_config+0x80>)
    3c36:	2408      	movs	r4, #8
    3c38:	4084      	lsls	r4, r0
    3c3a:	800c      	strh	r4, [r1, #0]
	_nvm_dev.number_of_pages   = nvm_module->PARAM.bit.NVMP;
    3c3c:	6898      	ldr	r0, [r3, #8]
    3c3e:	8048      	strh	r0, [r1, #2]
	_nvm_dev.manual_page_write = config->manual_page_write;
    3c40:	7852      	ldrb	r2, [r2, #1]
    3c42:	710a      	strb	r2, [r1, #4]

	/* If the security bit is set, the auxiliary space cannot be written */
	if (nvm_module->STATUS.reg & NVMCTRL_STATUS_SB) {
    3c44:	8b18      	ldrh	r0, [r3, #24]
    3c46:	05c0      	lsls	r0, r0, #23
		return STATUS_ERR_IO;
    3c48:	0fc0      	lsrs	r0, r0, #31
    3c4a:	0100      	lsls	r0, r0, #4
	}

	return STATUS_OK;
}
    3c4c:	bd10      	pop	{r4, pc}
    3c4e:	46c0      	nop			; (mov r8, r8)
    3c50:	40000400 	.word	0x40000400
    3c54:	41004000 	.word	0x41004000
    3c58:	200001e4 	.word	0x200001e4

00003c5c <nvm_execute_command>:
 */
enum status_code nvm_execute_command(
		const enum nvm_command command,
		const uint32_t address,
		const uint32_t parameter)
{
    3c5c:	b530      	push	{r4, r5, lr}
	uint32_t temp;

	/* Check that the address given is valid  */
	if (address > ((uint32_t)_nvm_dev.page_size * _nvm_dev.number_of_pages)){
    3c5e:	4b1d      	ldr	r3, [pc, #116]	; (3cd4 <nvm_execute_command+0x78>)
    3c60:	885a      	ldrh	r2, [r3, #2]
    3c62:	881b      	ldrh	r3, [r3, #0]
    3c64:	435a      	muls	r2, r3
		return STATUS_ERR_BAD_ADDRESS;
    3c66:	2318      	movs	r3, #24
		const uint32_t parameter)
{
	uint32_t temp;

	/* Check that the address given is valid  */
	if (address > ((uint32_t)_nvm_dev.page_size * _nvm_dev.number_of_pages)){
    3c68:	428a      	cmp	r2, r1
    3c6a:	d331      	bcc.n	3cd0 <nvm_execute_command+0x74>

	/* Get a pointer to the module hardware instance */
	Nvmctrl *const nvm_module = NVMCTRL;

	/* turn off cache before issuing flash commands */
	temp = nvm_module->CTRLB.reg;
    3c6c:	4b1a      	ldr	r3, [pc, #104]	; (3cd8 <nvm_execute_command+0x7c>)
    3c6e:	685c      	ldr	r4, [r3, #4]
	nvm_module->CTRLB.reg = temp | NVMCTRL_CTRLB_CACHEDIS;
    3c70:	2280      	movs	r2, #128	; 0x80
    3c72:	02d2      	lsls	r2, r2, #11
    3c74:	4322      	orrs	r2, r4
    3c76:	605a      	str	r2, [r3, #4]

	/* Clear error flags */
	nvm_module->STATUS.reg |= NVMCTRL_STATUS_MASK;
    3c78:	8b1d      	ldrh	r5, [r3, #24]
    3c7a:	2220      	movs	r2, #32
    3c7c:	32ff      	adds	r2, #255	; 0xff
    3c7e:	432a      	orrs	r2, r5
    3c80:	831a      	strh	r2, [r3, #24]
    3c82:	7d1a      	ldrb	r2, [r3, #20]

	/* Check if the module is busy */
	if (!nvm_is_ready()) {
		return STATUS_BUSY;
    3c84:	2305      	movs	r3, #5

	/* Clear error flags */
	nvm_module->STATUS.reg |= NVMCTRL_STATUS_MASK;

	/* Check if the module is busy */
	if (!nvm_is_ready()) {
    3c86:	07d5      	lsls	r5, r2, #31
    3c88:	d522      	bpl.n	3cd0 <nvm_execute_command+0x74>
		return STATUS_BUSY;
	}

	switch (command) {
    3c8a:	2845      	cmp	r0, #69	; 0x45
    3c8c:	d81f      	bhi.n	3cce <nvm_execute_command+0x72>
    3c8e:	0083      	lsls	r3, r0, #2
    3c90:	4a12      	ldr	r2, [pc, #72]	; (3cdc <nvm_execute_command+0x80>)
    3c92:	58d3      	ldr	r3, [r2, r3]
    3c94:	469f      	mov	pc, r3
		/* Commands requiring address (protected) */
		case NVM_COMMAND_ERASE_AUX_ROW:
		case NVM_COMMAND_WRITE_AUX_ROW:

			/* Auxiliary space cannot be accessed if the security bit is set */
			if (nvm_module->STATUS.reg & NVMCTRL_STATUS_SB) {
    3c96:	4b10      	ldr	r3, [pc, #64]	; (3cd8 <nvm_execute_command+0x7c>)
    3c98:	8b1a      	ldrh	r2, [r3, #24]
				return STATUS_ERR_IO;
    3c9a:	2310      	movs	r3, #16
		/* Commands requiring address (protected) */
		case NVM_COMMAND_ERASE_AUX_ROW:
		case NVM_COMMAND_WRITE_AUX_ROW:

			/* Auxiliary space cannot be accessed if the security bit is set */
			if (nvm_module->STATUS.reg & NVMCTRL_STATUS_SB) {
    3c9c:	05d5      	lsls	r5, r2, #23
    3c9e:	d417      	bmi.n	3cd0 <nvm_execute_command+0x74>
				return STATUS_ERR_IO;
			}

			/* Set address, command will be issued elsewhere */
			nvm_module->ADDR.reg = (uintptr_t)&NVM_MEMORY[address / 4];
    3ca0:	0889      	lsrs	r1, r1, #2
    3ca2:	0049      	lsls	r1, r1, #1
    3ca4:	4b0c      	ldr	r3, [pc, #48]	; (3cd8 <nvm_execute_command+0x7c>)
    3ca6:	61d9      	str	r1, [r3, #28]
			break;
    3ca8:	e003      	b.n	3cb2 <nvm_execute_command+0x56>
		case NVM_COMMAND_WRITE_PAGE:
		case NVM_COMMAND_LOCK_REGION:
		case NVM_COMMAND_UNLOCK_REGION:

			/* Set address, command will be issued elsewhere */
			nvm_module->ADDR.reg = (uintptr_t)&NVM_MEMORY[address / 4];
    3caa:	0889      	lsrs	r1, r1, #2
    3cac:	0049      	lsls	r1, r1, #1
    3cae:	4b0a      	ldr	r3, [pc, #40]	; (3cd8 <nvm_execute_command+0x7c>)
    3cb0:	61d9      	str	r1, [r3, #28]
		default:
			return STATUS_ERR_INVALID_ARG;
	}

	/* Set command */
	nvm_module->CTRLA.reg = command | NVMCTRL_CTRLA_CMDEX_KEY;
    3cb2:	23a5      	movs	r3, #165	; 0xa5
    3cb4:	021b      	lsls	r3, r3, #8
    3cb6:	4318      	orrs	r0, r3
    3cb8:	4b07      	ldr	r3, [pc, #28]	; (3cd8 <nvm_execute_command+0x7c>)
    3cba:	8018      	strh	r0, [r3, #0]
    3cbc:	1c19      	adds	r1, r3, #0
    3cbe:	2201      	movs	r2, #1
    3cc0:	7d0b      	ldrb	r3, [r1, #20]

	/* Wait for the nvm controller to become ready */
	while (!nvm_is_ready()) {
    3cc2:	4213      	tst	r3, r2
    3cc4:	d0fc      	beq.n	3cc0 <nvm_execute_command+0x64>
	}

	/* restore the setting */
	nvm_module->CTRLB.reg = temp;
    3cc6:	4b04      	ldr	r3, [pc, #16]	; (3cd8 <nvm_execute_command+0x7c>)
    3cc8:	605c      	str	r4, [r3, #4]

	return STATUS_OK;
    3cca:	2300      	movs	r3, #0
    3ccc:	e000      	b.n	3cd0 <nvm_execute_command+0x74>
		case NVM_COMMAND_ENTER_LOW_POWER_MODE:
		case NVM_COMMAND_EXIT_LOW_POWER_MODE:
			break;

		default:
			return STATUS_ERR_INVALID_ARG;
    3cce:	2317      	movs	r3, #23

	/* restore the setting */
	nvm_module->CTRLB.reg = temp;

	return STATUS_OK;
}
    3cd0:	1c18      	adds	r0, r3, #0
    3cd2:	bd30      	pop	{r4, r5, pc}
    3cd4:	200001e4 	.word	0x200001e4
    3cd8:	41004000 	.word	0x41004000
    3cdc:	0000f664 	.word	0x0000f664

00003ce0 <nvm_write_buffer>:
 */
enum status_code nvm_write_buffer(
		const uint32_t destination_address,
		const uint8_t *buffer,
		uint16_t length)
{
    3ce0:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
    3ce2:	1c05      	adds	r5, r0, #0
	/* Check if the destination address is valid */
	if (destination_address >
			((uint32_t)_nvm_dev.page_size * _nvm_dev.number_of_pages)) {
    3ce4:	4b1d      	ldr	r3, [pc, #116]	; (3d5c <nvm_write_buffer+0x7c>)
    3ce6:	881c      	ldrh	r4, [r3, #0]
    3ce8:	885b      	ldrh	r3, [r3, #2]
    3cea:	4363      	muls	r3, r4
		return STATUS_ERR_BAD_ADDRESS;
    3cec:	2018      	movs	r0, #24
		const uint32_t destination_address,
		const uint8_t *buffer,
		uint16_t length)
{
	/* Check if the destination address is valid */
	if (destination_address >
    3cee:	42ab      	cmp	r3, r5
    3cf0:	d333      	bcc.n	3d5a <nvm_write_buffer+0x7a>
			((uint32_t)_nvm_dev.page_size * _nvm_dev.number_of_pages)) {
		return STATUS_ERR_BAD_ADDRESS;
	}

	/* Check if the write address not aligned to the start of a page */
	if (destination_address & (_nvm_dev.page_size - 1)) {
    3cf2:	1e63      	subs	r3, r4, #1
    3cf4:	422b      	tst	r3, r5
    3cf6:	d130      	bne.n	3d5a <nvm_write_buffer+0x7a>
		return STATUS_ERR_BAD_ADDRESS;
	}

	/* Check if the write length is longer than a NVM page */
	if (length > _nvm_dev.page_size) {
		return STATUS_ERR_INVALID_ARG;
    3cf8:	2017      	movs	r0, #23
	if (destination_address & (_nvm_dev.page_size - 1)) {
		return STATUS_ERR_BAD_ADDRESS;
	}

	/* Check if the write length is longer than a NVM page */
	if (length > _nvm_dev.page_size) {
    3cfa:	4294      	cmp	r4, r2
    3cfc:	d32d      	bcc.n	3d5a <nvm_write_buffer+0x7a>
    3cfe:	4b18      	ldr	r3, [pc, #96]	; (3d60 <nvm_write_buffer+0x80>)
    3d00:	7d1b      	ldrb	r3, [r3, #20]
	/* Get a pointer to the module hardware instance */
	Nvmctrl *const nvm_module = NVMCTRL;

	/* Check if the module is busy */
	if (!nvm_is_ready()) {
		return STATUS_BUSY;
    3d02:	2005      	movs	r0, #5

	/* Get a pointer to the module hardware instance */
	Nvmctrl *const nvm_module = NVMCTRL;

	/* Check if the module is busy */
	if (!nvm_is_ready()) {
    3d04:	07dc      	lsls	r4, r3, #31
    3d06:	d528      	bpl.n	3d5a <nvm_write_buffer+0x7a>
		return STATUS_BUSY;
	}

	/* Erase the page buffer before buffering new data */
	nvm_module->CTRLA.reg = NVM_COMMAND_PAGE_BUFFER_CLEAR | NVMCTRL_CTRLA_CMDEX_KEY;
    3d08:	4816      	ldr	r0, [pc, #88]	; (3d64 <nvm_write_buffer+0x84>)
    3d0a:	4b15      	ldr	r3, [pc, #84]	; (3d60 <nvm_write_buffer+0x80>)
    3d0c:	8018      	strh	r0, [r3, #0]
    3d0e:	1c1c      	adds	r4, r3, #0
    3d10:	2001      	movs	r0, #1
    3d12:	7d23      	ldrb	r3, [r4, #20]

	/* Check if the module is busy */
	while (!nvm_is_ready()) {
    3d14:	4203      	tst	r3, r0
    3d16:	d0fc      	beq.n	3d12 <nvm_write_buffer+0x32>
		/* Force-wait for the buffer clear to complete */
	}

	/* Clear error flags */
	nvm_module->STATUS.reg |= NVMCTRL_STATUS_MASK;
    3d18:	4b11      	ldr	r3, [pc, #68]	; (3d60 <nvm_write_buffer+0x80>)
    3d1a:	8b1c      	ldrh	r4, [r3, #24]
    3d1c:	2020      	movs	r0, #32
    3d1e:	30ff      	adds	r0, #255	; 0xff
    3d20:	4320      	orrs	r0, r4
    3d22:	8318      	strh	r0, [r3, #24]

	uint32_t nvm_address = destination_address / 2;
    3d24:	0868      	lsrs	r0, r5, #1

	/* NVM _must_ be accessed as a series of 16-bit words, perform manual copy
	 * to ensure alignment */
	for (uint16_t i = 0; i < length; i += 2) {
    3d26:	2a00      	cmp	r2, #0
    3d28:	d012      	beq.n	3d50 <nvm_write_buffer+0x70>
    3d2a:	0040      	lsls	r0, r0, #1
    3d2c:	2300      	movs	r3, #0
		/* Copy first byte of the 16-bit chunk to the temporary buffer */
		data = buffer[i];

		/* If we are not at the end of a write request with an odd byte count,
		 * store the next byte of data as well */
		if (i < (length - 1)) {
    3d2e:	1e56      	subs	r6, r2, #1
	 * to ensure alignment */
	for (uint16_t i = 0; i < length; i += 2) {
		uint16_t data;

		/* Copy first byte of the 16-bit chunk to the temporary buffer */
		data = buffer[i];
    3d30:	5ccc      	ldrb	r4, [r1, r3]

		/* If we are not at the end of a write request with an odd byte count,
		 * store the next byte of data as well */
		if (i < (length - 1)) {
    3d32:	42b3      	cmp	r3, r6
    3d34:	da03      	bge.n	3d3e <nvm_write_buffer+0x5e>
			data |= (buffer[i + 1] << 8);
    3d36:	18cf      	adds	r7, r1, r3
    3d38:	787f      	ldrb	r7, [r7, #1]
    3d3a:	023f      	lsls	r7, r7, #8
    3d3c:	433c      	orrs	r4, r7
		}

		/* Store next 16-bit chunk to the NVM memory space */
		NVM_MEMORY[nvm_address++] = data;
    3d3e:	8004      	strh	r4, [r0, #0]

	uint32_t nvm_address = destination_address / 2;

	/* NVM _must_ be accessed as a series of 16-bit words, perform manual copy
	 * to ensure alignment */
	for (uint16_t i = 0; i < length; i += 2) {
    3d40:	3302      	adds	r3, #2
    3d42:	b29b      	uxth	r3, r3
    3d44:	3002      	adds	r0, #2
    3d46:	429a      	cmp	r2, r3
    3d48:	d8f2      	bhi.n	3d30 <nvm_write_buffer+0x50>
	if (length < NVMCTRL_PAGE_SIZE) {
		return nvm_execute_command(NVM_COMMAND_WRITE_PAGE,
				destination_address, 0);
	}

	return STATUS_OK;
    3d4a:	2000      	movs	r0, #0
		NVM_MEMORY[nvm_address++] = data;
	}

	/* Perform a manual NVM write when the length of data to be programmed is
	 * less than page size */
	if (length < NVMCTRL_PAGE_SIZE) {
    3d4c:	2a3f      	cmp	r2, #63	; 0x3f
    3d4e:	d804      	bhi.n	3d5a <nvm_write_buffer+0x7a>
		return nvm_execute_command(NVM_COMMAND_WRITE_PAGE,
    3d50:	2004      	movs	r0, #4
    3d52:	1c29      	adds	r1, r5, #0
    3d54:	2200      	movs	r2, #0
    3d56:	4b04      	ldr	r3, [pc, #16]	; (3d68 <nvm_write_buffer+0x88>)
    3d58:	4798      	blx	r3
				destination_address, 0);
	}

	return STATUS_OK;
}
    3d5a:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
    3d5c:	200001e4 	.word	0x200001e4
    3d60:	41004000 	.word	0x41004000
    3d64:	ffffa544 	.word	0xffffa544
    3d68:	00003c5d 	.word	0x00003c5d

00003d6c <nvm_read_buffer>:
 */
enum status_code nvm_read_buffer(
		const uint32_t source_address,
		uint8_t *const buffer,
		uint16_t length)
{
    3d6c:	b570      	push	{r4, r5, r6, lr}
	/* Check if the source address is valid */
	if (source_address >
			((uint32_t)_nvm_dev.page_size * _nvm_dev.number_of_pages)) {
    3d6e:	4b19      	ldr	r3, [pc, #100]	; (3dd4 <nvm_read_buffer+0x68>)
    3d70:	881c      	ldrh	r4, [r3, #0]
    3d72:	885d      	ldrh	r5, [r3, #2]
    3d74:	4365      	muls	r5, r4
		return STATUS_ERR_BAD_ADDRESS;
    3d76:	2318      	movs	r3, #24
		const uint32_t source_address,
		uint8_t *const buffer,
		uint16_t length)
{
	/* Check if the source address is valid */
	if (source_address >
    3d78:	4285      	cmp	r5, r0
    3d7a:	d329      	bcc.n	3dd0 <nvm_read_buffer+0x64>
			((uint32_t)_nvm_dev.page_size * _nvm_dev.number_of_pages)) {
		return STATUS_ERR_BAD_ADDRESS;
	}

	/* Check if the read address is not aligned to the start of a page */
	if (source_address & (_nvm_dev.page_size - 1)) {
    3d7c:	1e65      	subs	r5, r4, #1
    3d7e:	4205      	tst	r5, r0
    3d80:	d126      	bne.n	3dd0 <nvm_read_buffer+0x64>
		return STATUS_ERR_BAD_ADDRESS;
	}

	/* Check if the write length is longer than a NVM page */
	if (length > _nvm_dev.page_size) {
		return STATUS_ERR_INVALID_ARG;
    3d82:	2317      	movs	r3, #23
	if (source_address & (_nvm_dev.page_size - 1)) {
		return STATUS_ERR_BAD_ADDRESS;
	}

	/* Check if the write length is longer than a NVM page */
	if (length > _nvm_dev.page_size) {
    3d84:	4294      	cmp	r4, r2
    3d86:	d323      	bcc.n	3dd0 <nvm_read_buffer+0x64>
    3d88:	4b13      	ldr	r3, [pc, #76]	; (3dd8 <nvm_read_buffer+0x6c>)
    3d8a:	7d1c      	ldrb	r4, [r3, #20]
	/* Get a pointer to the module hardware instance */
	Nvmctrl *const nvm_module = NVMCTRL;

	/* Check if the module is busy */
	if (!nvm_is_ready()) {
		return STATUS_BUSY;
    3d8c:	2305      	movs	r3, #5

	/* Get a pointer to the module hardware instance */
	Nvmctrl *const nvm_module = NVMCTRL;

	/* Check if the module is busy */
	if (!nvm_is_ready()) {
    3d8e:	07e5      	lsls	r5, r4, #31
    3d90:	d51e      	bpl.n	3dd0 <nvm_read_buffer+0x64>
		return STATUS_BUSY;
	}

	/* Clear error flags */
	nvm_module->STATUS.reg |= NVMCTRL_STATUS_MASK;
    3d92:	4b11      	ldr	r3, [pc, #68]	; (3dd8 <nvm_read_buffer+0x6c>)
    3d94:	8b1d      	ldrh	r5, [r3, #24]
    3d96:	2420      	movs	r4, #32
    3d98:	34ff      	adds	r4, #255	; 0xff
    3d9a:	432c      	orrs	r4, r5
    3d9c:	831c      	strh	r4, [r3, #24]

	uint32_t page_address = source_address / 2;
    3d9e:	0840      	lsrs	r0, r0, #1

	/* NVM _must_ be accessed as a series of 16-bit words, perform manual copy
	 * to ensure alignment */
	for (uint16_t i = 0; i < length; i += 2) {
    3da0:	2a00      	cmp	r2, #0
    3da2:	d012      	beq.n	3dca <nvm_read_buffer+0x5e>
    3da4:	0040      	lsls	r0, r0, #1
    3da6:	2300      	movs	r3, #0
		/* Copy first byte of the 16-bit chunk to the destination buffer */
		buffer[i] = (data & 0xFF);

		/* If we are not at the end of a read request with an odd byte count,
		 * store the next byte of data as well */
		if (i < (length - 1)) {
    3da8:	1e56      	subs	r6, r2, #1
    3daa:	181c      	adds	r4, r3, r0

	/* NVM _must_ be accessed as a series of 16-bit words, perform manual copy
	 * to ensure alignment */
	for (uint16_t i = 0; i < length; i += 2) {
		/* Fetch next 16-bit chunk from the NVM memory space */
		uint16_t data = NVM_MEMORY[page_address++];
    3dac:	8825      	ldrh	r5, [r4, #0]
    3dae:	b2ad      	uxth	r5, r5

		/* Copy first byte of the 16-bit chunk to the destination buffer */
		buffer[i] = (data & 0xFF);
    3db0:	041c      	lsls	r4, r3, #16
    3db2:	0c24      	lsrs	r4, r4, #16
    3db4:	550d      	strb	r5, [r1, r4]

		/* If we are not at the end of a read request with an odd byte count,
		 * store the next byte of data as well */
		if (i < (length - 1)) {
    3db6:	42b4      	cmp	r4, r6
    3db8:	da02      	bge.n	3dc0 <nvm_read_buffer+0x54>
			buffer[i + 1] = (data >> 8);
    3dba:	190c      	adds	r4, r1, r4
    3dbc:	0a2d      	lsrs	r5, r5, #8
    3dbe:	7065      	strb	r5, [r4, #1]
    3dc0:	3302      	adds	r3, #2

	uint32_t page_address = source_address / 2;

	/* NVM _must_ be accessed as a series of 16-bit words, perform manual copy
	 * to ensure alignment */
	for (uint16_t i = 0; i < length; i += 2) {
    3dc2:	b29c      	uxth	r4, r3
    3dc4:	42a2      	cmp	r2, r4
    3dc6:	d8f0      	bhi.n	3daa <nvm_read_buffer+0x3e>
    3dc8:	e001      	b.n	3dce <nvm_read_buffer+0x62>
		if (i < (length - 1)) {
			buffer[i + 1] = (data >> 8);
		}
	}

	return STATUS_OK;
    3dca:	2300      	movs	r3, #0
    3dcc:	e000      	b.n	3dd0 <nvm_read_buffer+0x64>
    3dce:	2300      	movs	r3, #0
}
    3dd0:	1c18      	adds	r0, r3, #0
    3dd2:	bd70      	pop	{r4, r5, r6, pc}
    3dd4:	200001e4 	.word	0x200001e4
    3dd8:	41004000 	.word	0x41004000

00003ddc <nvm_erase_row>:
enum status_code nvm_erase_row(
		const uint32_t row_address)
{
	/* Check if the row address is valid */
	if (row_address >
			((uint32_t)_nvm_dev.page_size * _nvm_dev.number_of_pages)) {
    3ddc:	4b0e      	ldr	r3, [pc, #56]	; (3e18 <nvm_erase_row+0x3c>)
    3dde:	881a      	ldrh	r2, [r3, #0]
    3de0:	8859      	ldrh	r1, [r3, #2]
    3de2:	4351      	muls	r1, r2
		return STATUS_ERR_BAD_ADDRESS;
    3de4:	2318      	movs	r3, #24
 */
enum status_code nvm_erase_row(
		const uint32_t row_address)
{
	/* Check if the row address is valid */
	if (row_address >
    3de6:	4281      	cmp	r1, r0
    3de8:	d314      	bcc.n	3e14 <nvm_erase_row+0x38>
			((uint32_t)_nvm_dev.page_size * _nvm_dev.number_of_pages)) {
		return STATUS_ERR_BAD_ADDRESS;
	}

	/* Check if the address to erase is not aligned to the start of a row */
	if (row_address & ((_nvm_dev.page_size * NVMCTRL_ROW_PAGES) - 1)) {
    3dea:	0092      	lsls	r2, r2, #2
    3dec:	3a01      	subs	r2, #1
    3dee:	4210      	tst	r0, r2
    3df0:	d110      	bne.n	3e14 <nvm_erase_row+0x38>
    3df2:	4b0a      	ldr	r3, [pc, #40]	; (3e1c <nvm_erase_row+0x40>)
    3df4:	7d1a      	ldrb	r2, [r3, #20]
	/* Get a pointer to the module hardware instance */
	Nvmctrl *const nvm_module = NVMCTRL;

	/* Check if the module is busy */
	if (!nvm_is_ready()) {
		return STATUS_BUSY;
    3df6:	2305      	movs	r3, #5

	/* Get a pointer to the module hardware instance */
	Nvmctrl *const nvm_module = NVMCTRL;

	/* Check if the module is busy */
	if (!nvm_is_ready()) {
    3df8:	07d1      	lsls	r1, r2, #31
    3dfa:	d50b      	bpl.n	3e14 <nvm_erase_row+0x38>
		return STATUS_BUSY;
	}

	/* Clear error flags */
	nvm_module->STATUS.reg |= NVMCTRL_STATUS_MASK;
    3dfc:	4b07      	ldr	r3, [pc, #28]	; (3e1c <nvm_erase_row+0x40>)
    3dfe:	8b19      	ldrh	r1, [r3, #24]
    3e00:	2220      	movs	r2, #32
    3e02:	32ff      	adds	r2, #255	; 0xff
    3e04:	430a      	orrs	r2, r1
    3e06:	831a      	strh	r2, [r3, #24]

	/* Set address and command */
	nvm_module->ADDR.reg  = (uintptr_t)&NVM_MEMORY[row_address / 4];
    3e08:	0880      	lsrs	r0, r0, #2
    3e0a:	0040      	lsls	r0, r0, #1
    3e0c:	61d8      	str	r0, [r3, #28]
	nvm_module->CTRLA.reg = NVM_COMMAND_ERASE_ROW | NVMCTRL_CTRLA_CMDEX_KEY;
    3e0e:	4a04      	ldr	r2, [pc, #16]	; (3e20 <nvm_erase_row+0x44>)
    3e10:	801a      	strh	r2, [r3, #0]

	return STATUS_OK;
    3e12:	2300      	movs	r3, #0
}
    3e14:	1c18      	adds	r0, r3, #0
    3e16:	4770      	bx	lr
    3e18:	200001e4 	.word	0x200001e4
    3e1c:	41004000 	.word	0x41004000
    3e20:	ffffa502 	.word	0xffffa502

00003e24 <nvm_get_parameters>:

	/* Get a pointer to the module hardware instance */
	Nvmctrl *const nvm_module = NVMCTRL;

	/* Clear error flags */
	nvm_module->STATUS.reg |= NVMCTRL_STATUS_MASK;
    3e24:	4b15      	ldr	r3, [pc, #84]	; (3e7c <nvm_get_parameters+0x58>)
    3e26:	8b19      	ldrh	r1, [r3, #24]
    3e28:	2220      	movs	r2, #32
    3e2a:	32ff      	adds	r2, #255	; 0xff
    3e2c:	430a      	orrs	r2, r1
    3e2e:	831a      	strh	r2, [r3, #24]

	/* Read out from the PARAM register */
	uint32_t param_reg = nvm_module->PARAM.reg;
    3e30:	689b      	ldr	r3, [r3, #8]

	/* Mask out page size exponent and convert to a number of bytes */
	parameters->page_size =
			8 << ((param_reg & NVMCTRL_PARAM_PSZ_Msk) >> NVMCTRL_PARAM_PSZ_Pos);
    3e32:	035a      	lsls	r2, r3, #13
    3e34:	0f52      	lsrs	r2, r2, #29
    3e36:	2108      	movs	r1, #8
    3e38:	4091      	lsls	r1, r2

	/* Read out from the PARAM register */
	uint32_t param_reg = nvm_module->PARAM.reg;

	/* Mask out page size exponent and convert to a number of bytes */
	parameters->page_size =
    3e3a:	7001      	strb	r1, [r0, #0]
			8 << ((param_reg & NVMCTRL_PARAM_PSZ_Msk) >> NVMCTRL_PARAM_PSZ_Pos);

	/* Mask out number of pages count */
	parameters->nvm_number_of_pages =
    3e3c:	8043      	strh	r3, [r0, #2]
			(param_reg & NVMCTRL_PARAM_NVMP_Msk) >> NVMCTRL_PARAM_NVMP_Pos;

	/* Read the current EEPROM fuse value from the USER row */
	uint16_t eeprom_fuse_value =
			(NVM_USER_MEMORY[NVMCTRL_FUSES_EEPROM_SIZE_Pos / 16] &
    3e3e:	4b10      	ldr	r3, [pc, #64]	; (3e80 <nvm_get_parameters+0x5c>)
    3e40:	881b      	ldrh	r3, [r3, #0]
    3e42:	065b      	lsls	r3, r3, #25
			NVMCTRL_FUSES_EEPROM_SIZE_Msk) >> NVMCTRL_FUSES_EEPROM_SIZE_Pos;
    3e44:	0f5b      	lsrs	r3, r3, #29

	/* Translate the EEPROM fuse byte value to a number of NVM pages */
	if (eeprom_fuse_value == 7) {
    3e46:	b29a      	uxth	r2, r3
    3e48:	2a07      	cmp	r2, #7
    3e4a:	d102      	bne.n	3e52 <nvm_get_parameters+0x2e>
		parameters->eeprom_number_of_pages = 0;
    3e4c:	2300      	movs	r3, #0
    3e4e:	6043      	str	r3, [r0, #4]
    3e50:	e004      	b.n	3e5c <nvm_get_parameters+0x38>
	}
	else {
		parameters->eeprom_number_of_pages =
				NVMCTRL_ROW_PAGES << (6 - eeprom_fuse_value);
    3e52:	2206      	movs	r2, #6
    3e54:	1ad3      	subs	r3, r2, r3
    3e56:	2204      	movs	r2, #4
    3e58:	409a      	lsls	r2, r3
	/* Translate the EEPROM fuse byte value to a number of NVM pages */
	if (eeprom_fuse_value == 7) {
		parameters->eeprom_number_of_pages = 0;
	}
	else {
		parameters->eeprom_number_of_pages =
    3e5a:	6042      	str	r2, [r0, #4]
				NVMCTRL_ROW_PAGES << (6 - eeprom_fuse_value);
	}

	/* Read the current BOOTSZ fuse value from the USER row */
	uint16_t boot_fuse_value =
			(NVM_USER_MEMORY[NVMCTRL_FUSES_BOOTPROT_Pos / 16] &
    3e5c:	4b08      	ldr	r3, [pc, #32]	; (3e80 <nvm_get_parameters+0x5c>)
    3e5e:	881a      	ldrh	r2, [r3, #0]
		parameters->eeprom_number_of_pages =
				NVMCTRL_ROW_PAGES << (6 - eeprom_fuse_value);
	}

	/* Read the current BOOTSZ fuse value from the USER row */
	uint16_t boot_fuse_value =
    3e60:	2307      	movs	r3, #7
    3e62:	4013      	ands	r3, r2
			(NVM_USER_MEMORY[NVMCTRL_FUSES_BOOTPROT_Pos / 16] &
			NVMCTRL_FUSES_BOOTPROT_Msk) >> NVMCTRL_FUSES_BOOTPROT_Pos;

	/* Translate the BOOTSZ fuse byte value to a number of NVM pages */
	if (boot_fuse_value == 7) {
    3e64:	2b07      	cmp	r3, #7
    3e66:	d102      	bne.n	3e6e <nvm_get_parameters+0x4a>
		parameters->bootloader_number_of_pages = 0;
    3e68:	2300      	movs	r3, #0
    3e6a:	6083      	str	r3, [r0, #8]
    3e6c:	e004      	b.n	3e78 <nvm_get_parameters+0x54>
	}
	else {
		parameters->bootloader_number_of_pages =
				NVMCTRL_ROW_PAGES << (7 - boot_fuse_value);
    3e6e:	2207      	movs	r2, #7
    3e70:	1ad3      	subs	r3, r2, r3
    3e72:	2204      	movs	r2, #4
    3e74:	409a      	lsls	r2, r3
	/* Translate the BOOTSZ fuse byte value to a number of NVM pages */
	if (boot_fuse_value == 7) {
		parameters->bootloader_number_of_pages = 0;
	}
	else {
		parameters->bootloader_number_of_pages =
    3e76:	6082      	str	r2, [r0, #8]
				NVMCTRL_ROW_PAGES << (7 - boot_fuse_value);
	}
}
    3e78:	4770      	bx	lr
    3e7a:	46c0      	nop			; (mov r8, r8)
    3e7c:	41004000 	.word	0x41004000
    3e80:	00804000 	.word	0x00804000

00003e84 <port_pin_set_config>:
 *  \param[in] config    Configuration settings for the pin
 */
void port_pin_set_config(
		const uint8_t gpio_pin,
		const struct port_config *const config)
{
    3e84:	b500      	push	{lr}
    3e86:	b083      	sub	sp, #12
{
	/* Sanity check arguments */
	Assert(config);

	/* Default configuration values */
	config->mux_position = SYSTEM_PINMUX_GPIO;
    3e88:	ab01      	add	r3, sp, #4
    3e8a:	2280      	movs	r2, #128	; 0x80
    3e8c:	701a      	strb	r2, [r3, #0]

	struct system_pinmux_config pinmux_config;
	system_pinmux_get_config_defaults(&pinmux_config);

	pinmux_config.mux_position = SYSTEM_PINMUX_GPIO;
	pinmux_config.direction    = (enum system_pinmux_pin_dir)config->direction;
    3e8e:	780a      	ldrb	r2, [r1, #0]
    3e90:	705a      	strb	r2, [r3, #1]
	pinmux_config.input_pull   = (enum system_pinmux_pin_pull)config->input_pull;
    3e92:	784a      	ldrb	r2, [r1, #1]
    3e94:	709a      	strb	r2, [r3, #2]
	pinmux_config.powersave    = config->powersave;
    3e96:	788a      	ldrb	r2, [r1, #2]
    3e98:	70da      	strb	r2, [r3, #3]

	system_pinmux_pin_set_config(gpio_pin, &pinmux_config);
    3e9a:	1c19      	adds	r1, r3, #0
    3e9c:	4b01      	ldr	r3, [pc, #4]	; (3ea4 <port_pin_set_config+0x20>)
    3e9e:	4798      	blx	r3
}
    3ea0:	b003      	add	sp, #12
    3ea2:	bd00      	pop	{pc}
    3ea4:	000056fd 	.word	0x000056fd

00003ea8 <_sercom_get_sync_baud_val>:
 */
enum status_code _sercom_get_sync_baud_val(
		const uint32_t baudrate,
		const uint32_t external_clock,
		uint16_t *const baudvalue)
{
    3ea8:	b510      	push	{r4, lr}
    3eaa:	1c03      	adds	r3, r0, #0
	uint16_t baud_calculated = 0;
	uint32_t clock_value = external_clock;


	/* Check if baudrate is outside of valid range */
	if (baudrate > (external_clock / 2)) {
    3eac:	0849      	lsrs	r1, r1, #1
		/* Return with error code */
		return STATUS_ERR_BAUDRATE_UNAVAILABLE;
    3eae:	2040      	movs	r0, #64	; 0x40
	uint16_t baud_calculated = 0;
	uint32_t clock_value = external_clock;


	/* Check if baudrate is outside of valid range */
	if (baudrate > (external_clock / 2)) {
    3eb0:	4299      	cmp	r1, r3
    3eb2:	d30c      	bcc.n	3ece <_sercom_get_sync_baud_val+0x26>
    3eb4:	2400      	movs	r4, #0
	}

	/* Calculate BAUD value from clock frequency and baudrate */
	clock_value = external_clock / 2;
	while (clock_value >= baudrate) {
		clock_value = clock_value - baudrate;
    3eb6:	1ac9      	subs	r1, r1, r3
		baud_calculated++;
    3eb8:	1c60      	adds	r0, r4, #1
    3eba:	b280      	uxth	r0, r0
		return STATUS_ERR_BAUDRATE_UNAVAILABLE;
	}

	/* Calculate BAUD value from clock frequency and baudrate */
	clock_value = external_clock / 2;
	while (clock_value >= baudrate) {
    3ebc:	428b      	cmp	r3, r1
    3ebe:	d801      	bhi.n	3ec4 <_sercom_get_sync_baud_val+0x1c>
		clock_value = clock_value - baudrate;
		baud_calculated++;
    3ec0:	1c04      	adds	r4, r0, #0
    3ec2:	e7f8      	b.n	3eb6 <_sercom_get_sync_baud_val+0xe>

	/* Check if BAUD value is more than 255, which is maximum
	 * for synchronous mode */
	if (baud_calculated > 0xFF) {
		/* Return with an error code */
		return STATUS_ERR_BAUDRATE_UNAVAILABLE;
    3ec4:	2040      	movs	r0, #64	; 0x40
	}
	baud_calculated = baud_calculated - 1;

	/* Check if BAUD value is more than 255, which is maximum
	 * for synchronous mode */
	if (baud_calculated > 0xFF) {
    3ec6:	2cff      	cmp	r4, #255	; 0xff
    3ec8:	d801      	bhi.n	3ece <_sercom_get_sync_baud_val+0x26>
		/* Return with an error code */
		return STATUS_ERR_BAUDRATE_UNAVAILABLE;
	} else {
		*baudvalue = baud_calculated;
    3eca:	8014      	strh	r4, [r2, #0]
		return STATUS_OK;
    3ecc:	2000      	movs	r0, #0
	}
}
    3ece:	bd10      	pop	{r4, pc}

00003ed0 <_sercom_get_async_baud_val>:
		const uint32_t baudrate,
		const uint32_t peripheral_clock,
		uint16_t *const baudval,
		enum sercom_asynchronous_operation_mode mode,
		enum sercom_asynchronous_sample_num sample_num)
{
    3ed0:	b5f0      	push	{r4, r5, r6, r7, lr}
    3ed2:	465f      	mov	r7, fp
    3ed4:	4656      	mov	r6, sl
    3ed6:	464d      	mov	r5, r9
    3ed8:	4644      	mov	r4, r8
    3eda:	b4f0      	push	{r4, r5, r6, r7}
    3edc:	b087      	sub	sp, #28
    3ede:	1c06      	adds	r6, r0, #0
    3ee0:	1c0d      	adds	r5, r1, #0
    3ee2:	9204      	str	r2, [sp, #16]
    3ee4:	aa10      	add	r2, sp, #64	; 0x40
    3ee6:	7810      	ldrb	r0, [r2, #0]
	uint8_t baud_fp;
	uint32_t baud_int = 0;
	uint64_t temp1, temp2;

	/* Check if the baudrate is outside of valid range */
	if ((baudrate * sample_num) > peripheral_clock) {
    3ee8:	1c32      	adds	r2, r6, #0
    3eea:	4342      	muls	r2, r0
		/* Return with error code */
		return STATUS_ERR_BAUDRATE_UNAVAILABLE;
    3eec:	2440      	movs	r4, #64	; 0x40
	uint8_t baud_fp;
	uint32_t baud_int = 0;
	uint64_t temp1, temp2;

	/* Check if the baudrate is outside of valid range */
	if ((baudrate * sample_num) > peripheral_clock) {
    3eee:	428a      	cmp	r2, r1
    3ef0:	d900      	bls.n	3ef4 <_sercom_get_async_baud_val+0x24>
    3ef2:	e0b3      	b.n	405c <_sercom_get_async_baud_val+0x18c>
		/* Return with error code */
		return STATUS_ERR_BAUDRATE_UNAVAILABLE;
	}

	if(mode == SERCOM_ASYNC_OPERATION_MODE_ARITHMETIC) {
    3ef4:	2b00      	cmp	r3, #0
    3ef6:	d14b      	bne.n	3f90 <_sercom_get_async_baud_val+0xc0>
		/* Calculate the BAUD value */
		temp1 = ((sample_num * (uint64_t)baudrate) << SHIFT);
    3ef8:	2100      	movs	r1, #0
    3efa:	1c32      	adds	r2, r6, #0
    3efc:	4c5e      	ldr	r4, [pc, #376]	; (4078 <_sercom_get_async_baud_val+0x1a8>)
    3efe:	47a0      	blx	r4
    3f00:	4683      	mov	fp, r0
		ratio = long_division(temp1, peripheral_clock);
    3f02:	1c2e      	adds	r6, r5, #0
    3f04:	2700      	movs	r7, #0
 * http://en.wikipedia.org/wiki/Division_algorithm#Long_division
 */
static uint64_t long_division(uint64_t n, uint64_t d)
{
	int32_t i;
	uint64_t q = 0, r = 0, bit_shift;
    3f06:	2000      	movs	r0, #0
    3f08:	2100      	movs	r1, #0
    3f0a:	2200      	movs	r2, #0
    3f0c:	2300      	movs	r3, #0
	for (i = 63; i >= 0; i--) {
    3f0e:	243f      	movs	r4, #63	; 0x3f
    3f10:	46a4      	mov	ip, r4
		bit_shift = (uint64_t)1 << i;
    3f12:	2501      	movs	r5, #1
    3f14:	46a8      	mov	r8, r5
    3f16:	9002      	str	r0, [sp, #8]
    3f18:	9103      	str	r1, [sp, #12]
    3f1a:	4661      	mov	r1, ip
    3f1c:	3920      	subs	r1, #32
    3f1e:	d403      	bmi.n	3f28 <_sercom_get_async_baud_val+0x58>
    3f20:	4640      	mov	r0, r8
    3f22:	4088      	lsls	r0, r1
    3f24:	4681      	mov	r9, r0
    3f26:	e005      	b.n	3f34 <_sercom_get_async_baud_val+0x64>
    3f28:	2120      	movs	r1, #32
    3f2a:	4665      	mov	r5, ip
    3f2c:	1b4c      	subs	r4, r1, r5
    3f2e:	4640      	mov	r0, r8
    3f30:	40e0      	lsrs	r0, r4
    3f32:	4681      	mov	r9, r0
    3f34:	4641      	mov	r1, r8
    3f36:	4664      	mov	r4, ip
    3f38:	40a1      	lsls	r1, r4
    3f3a:	468a      	mov	sl, r1

		r = r << 1;
    3f3c:	1c10      	adds	r0, r2, #0
    3f3e:	1c19      	adds	r1, r3, #0
    3f40:	1880      	adds	r0, r0, r2
    3f42:	4159      	adcs	r1, r3
    3f44:	1c02      	adds	r2, r0, #0
    3f46:	1c0b      	adds	r3, r1, #0

		if (n & bit_shift) {
    3f48:	465d      	mov	r5, fp
    3f4a:	464c      	mov	r4, r9
    3f4c:	4225      	tst	r5, r4
    3f4e:	d002      	beq.n	3f56 <_sercom_get_async_baud_val+0x86>
			r |= 0x01;
    3f50:	4642      	mov	r2, r8
    3f52:	4302      	orrs	r2, r0
    3f54:	1c0b      	adds	r3, r1, #0
		}

		if (r >= d) {
    3f56:	429f      	cmp	r7, r3
    3f58:	d80c      	bhi.n	3f74 <_sercom_get_async_baud_val+0xa4>
    3f5a:	d101      	bne.n	3f60 <_sercom_get_async_baud_val+0x90>
    3f5c:	4296      	cmp	r6, r2
    3f5e:	d809      	bhi.n	3f74 <_sercom_get_async_baud_val+0xa4>
			r = r - d;
    3f60:	1b92      	subs	r2, r2, r6
    3f62:	41bb      	sbcs	r3, r7
			q |= bit_shift;
    3f64:	4650      	mov	r0, sl
    3f66:	9d02      	ldr	r5, [sp, #8]
    3f68:	4328      	orrs	r0, r5
    3f6a:	4649      	mov	r1, r9
    3f6c:	9c03      	ldr	r4, [sp, #12]
    3f6e:	4321      	orrs	r1, r4
    3f70:	9002      	str	r0, [sp, #8]
    3f72:	9103      	str	r1, [sp, #12]
 */
static uint64_t long_division(uint64_t n, uint64_t d)
{
	int32_t i;
	uint64_t q = 0, r = 0, bit_shift;
	for (i = 63; i >= 0; i--) {
    3f74:	4665      	mov	r5, ip
    3f76:	3d01      	subs	r5, #1
    3f78:	46ac      	mov	ip, r5
    3f7a:	d2ce      	bcs.n	3f1a <_sercom_get_async_baud_val+0x4a>
    3f7c:	9802      	ldr	r0, [sp, #8]
    3f7e:	9903      	ldr	r1, [sp, #12]

	if(mode == SERCOM_ASYNC_OPERATION_MODE_ARITHMETIC) {
		/* Calculate the BAUD value */
		temp1 = ((sample_num * (uint64_t)baudrate) << SHIFT);
		ratio = long_division(temp1, peripheral_clock);
		scale = ((uint64_t)1 << SHIFT) - ratio;
    3f80:	4b3c      	ldr	r3, [pc, #240]	; (4074 <_sercom_get_async_baud_val+0x1a4>)
    3f82:	4a3b      	ldr	r2, [pc, #236]	; (4070 <_sercom_get_async_baud_val+0x1a0>)
    3f84:	1a12      	subs	r2, r2, r0
    3f86:	418b      	sbcs	r3, r1
		baud_calculated = (65536 * scale) >> SHIFT;
    3f88:	0c12      	lsrs	r2, r2, #16
    3f8a:	041b      	lsls	r3, r3, #16
    3f8c:	431a      	orrs	r2, r3
    3f8e:	e062      	b.n	4056 <_sercom_get_async_baud_val+0x186>
		enum sercom_asynchronous_sample_num sample_num)
{
	/* Temporary variables  */
	uint64_t ratio = 0;
	uint64_t scale = 0;
	uint64_t baud_calculated = 0;
    3f90:	2200      	movs	r2, #0
		/* Calculate the BAUD value */
		temp1 = ((sample_num * (uint64_t)baudrate) << SHIFT);
		ratio = long_division(temp1, peripheral_clock);
		scale = ((uint64_t)1 << SHIFT) - ratio;
		baud_calculated = (65536 * scale) >> SHIFT;
	} else if(mode == SERCOM_ASYNC_OPERATION_MODE_FRACTIONAL) {
    3f92:	2b01      	cmp	r3, #1
    3f94:	d15f      	bne.n	4056 <_sercom_get_async_baud_val+0x186>
		for(baud_fp = 0; baud_fp < BAUD_FP_MAX; baud_fp++) {
			temp1 = BAUD_FP_MAX * (uint64_t)peripheral_clock;
    3f96:	0f4f      	lsrs	r7, r1, #29
    3f98:	46b9      	mov	r9, r7
    3f9a:	00cd      	lsls	r5, r1, #3
    3f9c:	46ab      	mov	fp, r5
			temp2 = ((uint64_t)baudrate * sample_num);
    3f9e:	2100      	movs	r1, #0
    3fa0:	1c32      	adds	r2, r6, #0
    3fa2:	2300      	movs	r3, #0
    3fa4:	4c34      	ldr	r4, [pc, #208]	; (4078 <_sercom_get_async_baud_val+0x1a8>)
    3fa6:	47a0      	blx	r4
    3fa8:	1c06      	adds	r6, r0, #0
    3faa:	1c0f      	adds	r7, r1, #0
    3fac:	2300      	movs	r3, #0
static uint64_t long_division(uint64_t n, uint64_t d)
{
	int32_t i;
	uint64_t q = 0, r = 0, bit_shift;
	for (i = 63; i >= 0; i--) {
		bit_shift = (uint64_t)1 << i;
    3fae:	2501      	movs	r5, #1
			temp1 = BAUD_FP_MAX * (uint64_t)peripheral_clock;
			temp2 = ((uint64_t)baudrate * sample_num);
			baud_int = long_division(temp1, temp2);
			baud_int -= baud_fp;
			baud_int = baud_int / BAUD_FP_MAX;
			if(baud_int < BAUD_INT_MAX) {
    3fb0:	9602      	str	r6, [sp, #8]
    3fb2:	9703      	str	r7, [sp, #12]
    3fb4:	469a      	mov	sl, r3
    3fb6:	4650      	mov	r0, sl
    3fb8:	b2c0      	uxtb	r0, r0
    3fba:	9005      	str	r0, [sp, #20]
 * http://en.wikipedia.org/wiki/Division_algorithm#Long_division
 */
static uint64_t long_division(uint64_t n, uint64_t d)
{
	int32_t i;
	uint64_t q = 0, r = 0, bit_shift;
    3fbc:	2100      	movs	r1, #0
    3fbe:	4688      	mov	r8, r1
    3fc0:	2200      	movs	r2, #0
    3fc2:	2300      	movs	r3, #0
	for (i = 63; i >= 0; i--) {
    3fc4:	243f      	movs	r4, #63	; 0x3f
		bit_shift = (uint64_t)1 << i;
    3fc6:	1c27      	adds	r7, r4, #0
    3fc8:	3f20      	subs	r7, #32
    3fca:	d403      	bmi.n	3fd4 <_sercom_get_async_baud_val+0x104>
    3fcc:	1c2e      	adds	r6, r5, #0
    3fce:	40be      	lsls	r6, r7
    3fd0:	9601      	str	r6, [sp, #4]
    3fd2:	e004      	b.n	3fde <_sercom_get_async_baud_val+0x10e>
    3fd4:	2020      	movs	r0, #32
    3fd6:	1b07      	subs	r7, r0, r4
    3fd8:	1c29      	adds	r1, r5, #0
    3fda:	40f9      	lsrs	r1, r7
    3fdc:	9101      	str	r1, [sp, #4]
    3fde:	1c2e      	adds	r6, r5, #0
    3fe0:	40a6      	lsls	r6, r4
    3fe2:	9600      	str	r6, [sp, #0]

		r = r << 1;
    3fe4:	1c10      	adds	r0, r2, #0
    3fe6:	1c19      	adds	r1, r3, #0
    3fe8:	1880      	adds	r0, r0, r2
    3fea:	4159      	adcs	r1, r3
    3fec:	1c02      	adds	r2, r0, #0
    3fee:	1c0b      	adds	r3, r1, #0

		if (n & bit_shift) {
    3ff0:	465f      	mov	r7, fp
    3ff2:	4037      	ands	r7, r6
    3ff4:	46bc      	mov	ip, r7
    3ff6:	9e01      	ldr	r6, [sp, #4]
    3ff8:	464f      	mov	r7, r9
    3ffa:	403e      	ands	r6, r7
    3ffc:	4667      	mov	r7, ip
    3ffe:	433e      	orrs	r6, r7
    4000:	d002      	beq.n	4008 <_sercom_get_async_baud_val+0x138>
			r |= 0x01;
    4002:	1c2a      	adds	r2, r5, #0
    4004:	4302      	orrs	r2, r0
    4006:	1c0b      	adds	r3, r1, #0
		}

		if (r >= d) {
    4008:	9803      	ldr	r0, [sp, #12]
    400a:	4298      	cmp	r0, r3
    400c:	d80b      	bhi.n	4026 <_sercom_get_async_baud_val+0x156>
    400e:	d102      	bne.n	4016 <_sercom_get_async_baud_val+0x146>
    4010:	9902      	ldr	r1, [sp, #8]
    4012:	4291      	cmp	r1, r2
    4014:	d807      	bhi.n	4026 <_sercom_get_async_baud_val+0x156>
			r = r - d;
    4016:	9e02      	ldr	r6, [sp, #8]
    4018:	9f03      	ldr	r7, [sp, #12]
    401a:	1b92      	subs	r2, r2, r6
    401c:	41bb      	sbcs	r3, r7
			q |= bit_shift;
    401e:	4647      	mov	r7, r8
    4020:	9800      	ldr	r0, [sp, #0]
    4022:	4307      	orrs	r7, r0
    4024:	46b8      	mov	r8, r7
 */
static uint64_t long_division(uint64_t n, uint64_t d)
{
	int32_t i;
	uint64_t q = 0, r = 0, bit_shift;
	for (i = 63; i >= 0; i--) {
    4026:	3c01      	subs	r4, #1
    4028:	d2cd      	bcs.n	3fc6 <_sercom_get_async_baud_val+0xf6>
	} else if(mode == SERCOM_ASYNC_OPERATION_MODE_FRACTIONAL) {
		for(baud_fp = 0; baud_fp < BAUD_FP_MAX; baud_fp++) {
			temp1 = BAUD_FP_MAX * (uint64_t)peripheral_clock;
			temp2 = ((uint64_t)baudrate * sample_num);
			baud_int = long_division(temp1, temp2);
			baud_int -= baud_fp;
    402a:	4641      	mov	r1, r8
    402c:	4652      	mov	r2, sl
    402e:	1a8b      	subs	r3, r1, r2
			baud_int = baud_int / BAUD_FP_MAX;
    4030:	08db      	lsrs	r3, r3, #3
			if(baud_int < BAUD_INT_MAX) {
    4032:	4c12      	ldr	r4, [pc, #72]	; (407c <_sercom_get_async_baud_val+0x1ac>)
    4034:	42a3      	cmp	r3, r4
    4036:	d908      	bls.n	404a <_sercom_get_async_baud_val+0x17a>
    4038:	9a05      	ldr	r2, [sp, #20]
    403a:	3201      	adds	r2, #1
    403c:	b2d2      	uxtb	r2, r2
    403e:	9205      	str	r2, [sp, #20]
    4040:	2601      	movs	r6, #1
    4042:	44b2      	add	sl, r6
		temp1 = ((sample_num * (uint64_t)baudrate) << SHIFT);
		ratio = long_division(temp1, peripheral_clock);
		scale = ((uint64_t)1 << SHIFT) - ratio;
		baud_calculated = (65536 * scale) >> SHIFT;
	} else if(mode == SERCOM_ASYNC_OPERATION_MODE_FRACTIONAL) {
		for(baud_fp = 0; baud_fp < BAUD_FP_MAX; baud_fp++) {
    4044:	4657      	mov	r7, sl
    4046:	2f08      	cmp	r7, #8
    4048:	d1b5      	bne.n	3fb6 <_sercom_get_async_baud_val+0xe6>
			if(baud_int < BAUD_INT_MAX) {
				break;
			}
		}
		if(baud_fp == BAUD_FP_MAX) {
			return STATUS_ERR_BAUDRATE_UNAVAILABLE;
    404a:	2440      	movs	r4, #64	; 0x40
			baud_int = baud_int / BAUD_FP_MAX;
			if(baud_int < BAUD_INT_MAX) {
				break;
			}
		}
		if(baud_fp == BAUD_FP_MAX) {
    404c:	9805      	ldr	r0, [sp, #20]
    404e:	2808      	cmp	r0, #8
    4050:	d004      	beq.n	405c <_sercom_get_async_baud_val+0x18c>
			return STATUS_ERR_BAUDRATE_UNAVAILABLE;
		}
		baud_calculated = baud_int | (baud_fp << 13);
    4052:	0342      	lsls	r2, r0, #13
    4054:	431a      	orrs	r2, r3
	}

	*baudval = baud_calculated;
    4056:	9c04      	ldr	r4, [sp, #16]
    4058:	8022      	strh	r2, [r4, #0]
	return STATUS_OK;
    405a:	2400      	movs	r4, #0
}
    405c:	1c20      	adds	r0, r4, #0
    405e:	b007      	add	sp, #28
    4060:	bc3c      	pop	{r2, r3, r4, r5}
    4062:	4690      	mov	r8, r2
    4064:	4699      	mov	r9, r3
    4066:	46a2      	mov	sl, r4
    4068:	46ab      	mov	fp, r5
    406a:	bdf0      	pop	{r4, r5, r6, r7, pc}
    406c:	46c0      	nop			; (mov r8, r8)
    406e:	46c0      	nop			; (mov r8, r8)
    4070:	00000000 	.word	0x00000000
    4074:	00000001 	.word	0x00000001
    4078:	0000ade1 	.word	0x0000ade1
    407c:	00001fff 	.word	0x00001fff

00004080 <sercom_set_gclk_generator>:
 *                                         forced.
 */
enum status_code sercom_set_gclk_generator(
		const enum gclk_generator generator_source,
		const bool force_change)
{
    4080:	b510      	push	{r4, lr}
    4082:	b082      	sub	sp, #8
    4084:	1c04      	adds	r4, r0, #0
	/* Check if valid option */
	if (!_sercom_config.generator_is_set || force_change) {
    4086:	4b0f      	ldr	r3, [pc, #60]	; (40c4 <sercom_set_gclk_generator+0x44>)
    4088:	781b      	ldrb	r3, [r3, #0]
    408a:	2b00      	cmp	r3, #0
    408c:	d001      	beq.n	4092 <sercom_set_gclk_generator+0x12>
    408e:	2900      	cmp	r1, #0
    4090:	d00d      	beq.n	40ae <sercom_set_gclk_generator+0x2e>
		/* Create and fill a GCLK configuration structure for the new config */
		struct system_gclk_chan_config gclk_chan_conf;
		system_gclk_chan_get_config_defaults(&gclk_chan_conf);
		gclk_chan_conf.source_generator = generator_source;
    4092:	a901      	add	r1, sp, #4
    4094:	700c      	strb	r4, [r1, #0]
		system_gclk_chan_set_config(SERCOM_GCLK_ID, &gclk_chan_conf);
    4096:	2013      	movs	r0, #19
    4098:	4b0b      	ldr	r3, [pc, #44]	; (40c8 <sercom_set_gclk_generator+0x48>)
    409a:	4798      	blx	r3
		system_gclk_chan_enable(SERCOM_GCLK_ID);
    409c:	2013      	movs	r0, #19
    409e:	4b0b      	ldr	r3, [pc, #44]	; (40cc <sercom_set_gclk_generator+0x4c>)
    40a0:	4798      	blx	r3

		/* Save config */
		_sercom_config.generator_source = generator_source;
    40a2:	4b08      	ldr	r3, [pc, #32]	; (40c4 <sercom_set_gclk_generator+0x44>)
    40a4:	705c      	strb	r4, [r3, #1]
		_sercom_config.generator_is_set = true;
    40a6:	2201      	movs	r2, #1
    40a8:	701a      	strb	r2, [r3, #0]

		return STATUS_OK;
    40aa:	2000      	movs	r0, #0
    40ac:	e007      	b.n	40be <sercom_set_gclk_generator+0x3e>
	} else if (generator_source == _sercom_config.generator_source) {
    40ae:	4b05      	ldr	r3, [pc, #20]	; (40c4 <sercom_set_gclk_generator+0x44>)
    40b0:	785a      	ldrb	r2, [r3, #1]
		/* Return status OK if same config */
		return STATUS_OK;
	}

	/* Return invalid config to already initialized GCLK */
	return STATUS_ERR_ALREADY_INITIALIZED;
    40b2:	201d      	movs	r0, #29
		_sercom_config.generator_is_set = true;

		return STATUS_OK;
	} else if (generator_source == _sercom_config.generator_source) {
		/* Return status OK if same config */
		return STATUS_OK;
    40b4:	1b14      	subs	r4, r2, r4
    40b6:	1e62      	subs	r2, r4, #1
    40b8:	4194      	sbcs	r4, r2
    40ba:	4264      	negs	r4, r4
    40bc:	4020      	ands	r0, r4
	}

	/* Return invalid config to already initialized GCLK */
	return STATUS_ERR_ALREADY_INITIALIZED;
}
    40be:	b002      	add	sp, #8
    40c0:	bd10      	pop	{r4, pc}
    40c2:	46c0      	nop			; (mov r8, r8)
    40c4:	200001ec 	.word	0x200001ec
    40c8:	00005621 	.word	0x00005621
    40cc:	00005595 	.word	0x00005595

000040d0 <_sercom_get_default_pad>:
 */
uint32_t _sercom_get_default_pad(
		Sercom *const sercom_module,
		const uint8_t pad)
{
	switch ((uintptr_t)sercom_module) {
    40d0:	4b2e      	ldr	r3, [pc, #184]	; (418c <_sercom_get_default_pad+0xbc>)
    40d2:	4298      	cmp	r0, r3
    40d4:	d01c      	beq.n	4110 <_sercom_get_default_pad+0x40>
    40d6:	d803      	bhi.n	40e0 <_sercom_get_default_pad+0x10>
    40d8:	4b2d      	ldr	r3, [pc, #180]	; (4190 <_sercom_get_default_pad+0xc0>)
    40da:	4298      	cmp	r0, r3
    40dc:	d007      	beq.n	40ee <_sercom_get_default_pad+0x1e>
    40de:	e04a      	b.n	4176 <_sercom_get_default_pad+0xa6>
    40e0:	4b2c      	ldr	r3, [pc, #176]	; (4194 <_sercom_get_default_pad+0xc4>)
    40e2:	4298      	cmp	r0, r3
    40e4:	d025      	beq.n	4132 <_sercom_get_default_pad+0x62>
    40e6:	4b2c      	ldr	r3, [pc, #176]	; (4198 <_sercom_get_default_pad+0xc8>)
    40e8:	4298      	cmp	r0, r3
    40ea:	d033      	beq.n	4154 <_sercom_get_default_pad+0x84>
    40ec:	e043      	b.n	4176 <_sercom_get_default_pad+0xa6>
		/* Auto-generate a lookup table for the default SERCOM pad defaults */
		MREPEAT(SERCOM_INST_NUM, _SERCOM_PAD_DEFAULTS_CASE, pad)
    40ee:	2901      	cmp	r1, #1
    40f0:	d043      	beq.n	417a <_sercom_get_default_pad+0xaa>
    40f2:	2900      	cmp	r1, #0
    40f4:	d004      	beq.n	4100 <_sercom_get_default_pad+0x30>
    40f6:	2902      	cmp	r1, #2
    40f8:	d006      	beq.n	4108 <_sercom_get_default_pad+0x38>
    40fa:	2903      	cmp	r1, #3
    40fc:	d006      	beq.n	410c <_sercom_get_default_pad+0x3c>
    40fe:	e001      	b.n	4104 <_sercom_get_default_pad+0x34>
    4100:	4826      	ldr	r0, [pc, #152]	; (419c <_sercom_get_default_pad+0xcc>)
    4102:	e041      	b.n	4188 <_sercom_get_default_pad+0xb8>
	}

	Assert(false);
	return 0;
    4104:	2000      	movs	r0, #0
    4106:	e03f      	b.n	4188 <_sercom_get_default_pad+0xb8>
		Sercom *const sercom_module,
		const uint8_t pad)
{
	switch ((uintptr_t)sercom_module) {
		/* Auto-generate a lookup table for the default SERCOM pad defaults */
		MREPEAT(SERCOM_INST_NUM, _SERCOM_PAD_DEFAULTS_CASE, pad)
    4108:	4825      	ldr	r0, [pc, #148]	; (41a0 <_sercom_get_default_pad+0xd0>)
    410a:	e03d      	b.n	4188 <_sercom_get_default_pad+0xb8>
    410c:	4825      	ldr	r0, [pc, #148]	; (41a4 <_sercom_get_default_pad+0xd4>)
    410e:	e03b      	b.n	4188 <_sercom_get_default_pad+0xb8>
    4110:	2901      	cmp	r1, #1
    4112:	d034      	beq.n	417e <_sercom_get_default_pad+0xae>
    4114:	2900      	cmp	r1, #0
    4116:	d004      	beq.n	4122 <_sercom_get_default_pad+0x52>
    4118:	2902      	cmp	r1, #2
    411a:	d006      	beq.n	412a <_sercom_get_default_pad+0x5a>
    411c:	2903      	cmp	r1, #3
    411e:	d006      	beq.n	412e <_sercom_get_default_pad+0x5e>
    4120:	e001      	b.n	4126 <_sercom_get_default_pad+0x56>
    4122:	2003      	movs	r0, #3
    4124:	e030      	b.n	4188 <_sercom_get_default_pad+0xb8>
	}

	Assert(false);
	return 0;
    4126:	2000      	movs	r0, #0
    4128:	e02e      	b.n	4188 <_sercom_get_default_pad+0xb8>
		Sercom *const sercom_module,
		const uint8_t pad)
{
	switch ((uintptr_t)sercom_module) {
		/* Auto-generate a lookup table for the default SERCOM pad defaults */
		MREPEAT(SERCOM_INST_NUM, _SERCOM_PAD_DEFAULTS_CASE, pad)
    412a:	481f      	ldr	r0, [pc, #124]	; (41a8 <_sercom_get_default_pad+0xd8>)
    412c:	e02c      	b.n	4188 <_sercom_get_default_pad+0xb8>
    412e:	481f      	ldr	r0, [pc, #124]	; (41ac <_sercom_get_default_pad+0xdc>)
    4130:	e02a      	b.n	4188 <_sercom_get_default_pad+0xb8>
    4132:	2901      	cmp	r1, #1
    4134:	d025      	beq.n	4182 <_sercom_get_default_pad+0xb2>
    4136:	2900      	cmp	r1, #0
    4138:	d004      	beq.n	4144 <_sercom_get_default_pad+0x74>
    413a:	2902      	cmp	r1, #2
    413c:	d006      	beq.n	414c <_sercom_get_default_pad+0x7c>
    413e:	2903      	cmp	r1, #3
    4140:	d006      	beq.n	4150 <_sercom_get_default_pad+0x80>
    4142:	e001      	b.n	4148 <_sercom_get_default_pad+0x78>
    4144:	481a      	ldr	r0, [pc, #104]	; (41b0 <_sercom_get_default_pad+0xe0>)
    4146:	e01f      	b.n	4188 <_sercom_get_default_pad+0xb8>
	}

	Assert(false);
	return 0;
    4148:	2000      	movs	r0, #0
    414a:	e01d      	b.n	4188 <_sercom_get_default_pad+0xb8>
		Sercom *const sercom_module,
		const uint8_t pad)
{
	switch ((uintptr_t)sercom_module) {
		/* Auto-generate a lookup table for the default SERCOM pad defaults */
		MREPEAT(SERCOM_INST_NUM, _SERCOM_PAD_DEFAULTS_CASE, pad)
    414c:	4819      	ldr	r0, [pc, #100]	; (41b4 <_sercom_get_default_pad+0xe4>)
    414e:	e01b      	b.n	4188 <_sercom_get_default_pad+0xb8>
    4150:	4819      	ldr	r0, [pc, #100]	; (41b8 <_sercom_get_default_pad+0xe8>)
    4152:	e019      	b.n	4188 <_sercom_get_default_pad+0xb8>
    4154:	2901      	cmp	r1, #1
    4156:	d016      	beq.n	4186 <_sercom_get_default_pad+0xb6>
    4158:	2900      	cmp	r1, #0
    415a:	d004      	beq.n	4166 <_sercom_get_default_pad+0x96>
    415c:	2902      	cmp	r1, #2
    415e:	d006      	beq.n	416e <_sercom_get_default_pad+0x9e>
    4160:	2903      	cmp	r1, #3
    4162:	d006      	beq.n	4172 <_sercom_get_default_pad+0xa2>
    4164:	e001      	b.n	416a <_sercom_get_default_pad+0x9a>
    4166:	4815      	ldr	r0, [pc, #84]	; (41bc <_sercom_get_default_pad+0xec>)
    4168:	e00e      	b.n	4188 <_sercom_get_default_pad+0xb8>
	}

	Assert(false);
	return 0;
    416a:	2000      	movs	r0, #0
    416c:	e00c      	b.n	4188 <_sercom_get_default_pad+0xb8>
		Sercom *const sercom_module,
		const uint8_t pad)
{
	switch ((uintptr_t)sercom_module) {
		/* Auto-generate a lookup table for the default SERCOM pad defaults */
		MREPEAT(SERCOM_INST_NUM, _SERCOM_PAD_DEFAULTS_CASE, pad)
    416e:	4814      	ldr	r0, [pc, #80]	; (41c0 <_sercom_get_default_pad+0xf0>)
    4170:	e00a      	b.n	4188 <_sercom_get_default_pad+0xb8>
    4172:	4814      	ldr	r0, [pc, #80]	; (41c4 <_sercom_get_default_pad+0xf4>)
    4174:	e008      	b.n	4188 <_sercom_get_default_pad+0xb8>
	}

	Assert(false);
	return 0;
    4176:	2000      	movs	r0, #0
    4178:	e006      	b.n	4188 <_sercom_get_default_pad+0xb8>
		Sercom *const sercom_module,
		const uint8_t pad)
{
	switch ((uintptr_t)sercom_module) {
		/* Auto-generate a lookup table for the default SERCOM pad defaults */
		MREPEAT(SERCOM_INST_NUM, _SERCOM_PAD_DEFAULTS_CASE, pad)
    417a:	4813      	ldr	r0, [pc, #76]	; (41c8 <_sercom_get_default_pad+0xf8>)
    417c:	e004      	b.n	4188 <_sercom_get_default_pad+0xb8>
    417e:	4813      	ldr	r0, [pc, #76]	; (41cc <_sercom_get_default_pad+0xfc>)
    4180:	e002      	b.n	4188 <_sercom_get_default_pad+0xb8>
    4182:	4813      	ldr	r0, [pc, #76]	; (41d0 <_sercom_get_default_pad+0x100>)
    4184:	e000      	b.n	4188 <_sercom_get_default_pad+0xb8>
    4186:	4813      	ldr	r0, [pc, #76]	; (41d4 <_sercom_get_default_pad+0x104>)
	}

	Assert(false);
	return 0;
}
    4188:	4770      	bx	lr
    418a:	46c0      	nop			; (mov r8, r8)
    418c:	42000c00 	.word	0x42000c00
    4190:	42000800 	.word	0x42000800
    4194:	42001000 	.word	0x42001000
    4198:	42001400 	.word	0x42001400
    419c:	00040003 	.word	0x00040003
    41a0:	00060003 	.word	0x00060003
    41a4:	00070003 	.word	0x00070003
    41a8:	001e0003 	.word	0x001e0003
    41ac:	001f0003 	.word	0x001f0003
    41b0:	00080003 	.word	0x00080003
    41b4:	000a0003 	.word	0x000a0003
    41b8:	000b0003 	.word	0x000b0003
    41bc:	00100003 	.word	0x00100003
    41c0:	00120003 	.word	0x00120003
    41c4:	00130003 	.word	0x00130003
    41c8:	00050003 	.word	0x00050003
    41cc:	00010003 	.word	0x00010003
    41d0:	00090003 	.word	0x00090003
    41d4:	00110003 	.word	0x00110003

000041d8 <_sercom_get_sercom_inst_index>:
 *
 * \return Index of given instance.
 */
uint8_t _sercom_get_sercom_inst_index(
		Sercom *const sercom_instance)
{
    41d8:	b570      	push	{r4, r5, r6, lr}
    41da:	b084      	sub	sp, #16
	/* Save all available SERCOM instances for compare */
	Sercom *sercom_instances[SERCOM_INST_NUM] = SERCOM_INSTS;
    41dc:	4a0e      	ldr	r2, [pc, #56]	; (4218 <_sercom_get_sercom_inst_index+0x40>)
    41de:	4669      	mov	r1, sp
    41e0:	ca70      	ldmia	r2!, {r4, r5, r6}
    41e2:	c170      	stmia	r1!, {r4, r5, r6}
    41e4:	6812      	ldr	r2, [r2, #0]
    41e6:	600a      	str	r2, [r1, #0]

	/* Find index for sercom instance */
	for (uint32_t i = 0; i < SERCOM_INST_NUM; i++) {
		if ((uintptr_t)sercom_instance == (uintptr_t)sercom_instances[i]) {
    41e8:	1c03      	adds	r3, r0, #0
    41ea:	9a00      	ldr	r2, [sp, #0]
    41ec:	4282      	cmp	r2, r0
    41ee:	d00f      	beq.n	4210 <_sercom_get_sercom_inst_index+0x38>
    41f0:	9c01      	ldr	r4, [sp, #4]
    41f2:	4284      	cmp	r4, r0
    41f4:	d008      	beq.n	4208 <_sercom_get_sercom_inst_index+0x30>
    41f6:	9d02      	ldr	r5, [sp, #8]
    41f8:	4285      	cmp	r5, r0
    41fa:	d007      	beq.n	420c <_sercom_get_sercom_inst_index+0x34>
		}
	}

	/* Invalid data given */
	Assert(false);
	return 0;
    41fc:	2000      	movs	r0, #0
	/* Save all available SERCOM instances for compare */
	Sercom *sercom_instances[SERCOM_INST_NUM] = SERCOM_INSTS;

	/* Find index for sercom instance */
	for (uint32_t i = 0; i < SERCOM_INST_NUM; i++) {
		if ((uintptr_t)sercom_instance == (uintptr_t)sercom_instances[i]) {
    41fe:	9e03      	ldr	r6, [sp, #12]
    4200:	429e      	cmp	r6, r3
    4202:	d107      	bne.n	4214 <_sercom_get_sercom_inst_index+0x3c>
{
	/* Save all available SERCOM instances for compare */
	Sercom *sercom_instances[SERCOM_INST_NUM] = SERCOM_INSTS;

	/* Find index for sercom instance */
	for (uint32_t i = 0; i < SERCOM_INST_NUM; i++) {
    4204:	2003      	movs	r0, #3
    4206:	e004      	b.n	4212 <_sercom_get_sercom_inst_index+0x3a>
    4208:	2001      	movs	r0, #1
    420a:	e002      	b.n	4212 <_sercom_get_sercom_inst_index+0x3a>
    420c:	2002      	movs	r0, #2
    420e:	e000      	b.n	4212 <_sercom_get_sercom_inst_index+0x3a>
    4210:	2000      	movs	r0, #0
		if ((uintptr_t)sercom_instance == (uintptr_t)sercom_instances[i]) {
			return i;
    4212:	b2c0      	uxtb	r0, r0
	}

	/* Invalid data given */
	Assert(false);
	return 0;
}
    4214:	b004      	add	sp, #16
    4216:	bd70      	pop	{r4, r5, r6, pc}
    4218:	0000f77c 	.word	0x0000f77c

0000421c <spi_init>:
 */
enum status_code spi_init(
		struct spi_module *const module,
		Sercom *const hw,
		const struct spi_config *const config)
{
    421c:	b5f0      	push	{r4, r5, r6, r7, lr}
    421e:	4647      	mov	r7, r8
    4220:	b480      	push	{r7}
    4222:	b088      	sub	sp, #32
    4224:	1c05      	adds	r5, r0, #0
    4226:	1c0c      	adds	r4, r1, #0
    4228:	1c16      	adds	r6, r2, #0
	Assert(module);
	Assert(hw);
	Assert(config);

	/* Initialize device instance */
	module->hw = hw;
    422a:	6029      	str	r1, [r5, #0]

	SercomSpi *const spi_module = &(module->hw->SPI);

	/* Check if module is enabled. */
	if (spi_module->CTRLA.reg & SERCOM_SPI_CTRLA_ENABLE) {
    422c:	680b      	ldr	r3, [r1, #0]
#  if SPI_CALLBACK_MODE == false
		/* Check if config is valid */
		return _spi_check_config(module, config);
#  else
		return STATUS_ERR_DENIED;
    422e:	201c      	movs	r0, #28
	module->hw = hw;

	SercomSpi *const spi_module = &(module->hw->SPI);

	/* Check if module is enabled. */
	if (spi_module->CTRLA.reg & SERCOM_SPI_CTRLA_ENABLE) {
    4230:	079a      	lsls	r2, r3, #30
    4232:	d500      	bpl.n	4236 <spi_init+0x1a>
    4234:	e0df      	b.n	43f6 <spi_init+0x1da>
		return STATUS_ERR_DENIED;
#  endif
	}

	/* Check if reset is in progress. */
	if (spi_module->CTRLA.reg & SERCOM_SPI_CTRLA_SWRST){
    4236:	680b      	ldr	r3, [r1, #0]
		return STATUS_BUSY;
    4238:	2005      	movs	r0, #5
		return STATUS_ERR_DENIED;
#  endif
	}

	/* Check if reset is in progress. */
	if (spi_module->CTRLA.reg & SERCOM_SPI_CTRLA_SWRST){
    423a:	07da      	lsls	r2, r3, #31
    423c:	d500      	bpl.n	4240 <spi_init+0x24>
    423e:	e0da      	b.n	43f6 <spi_init+0x1da>
		return STATUS_BUSY;
	}

	uint32_t sercom_index = _sercom_get_sercom_inst_index(module->hw);
    4240:	1c08      	adds	r0, r1, #0
    4242:	4b6f      	ldr	r3, [pc, #444]	; (4400 <spi_init+0x1e4>)
    4244:	4798      	blx	r3
			break;

		case SYSTEM_CLOCK_APB_APBC:
			PM->APBCMASK.reg |= mask;
    4246:	4b6f      	ldr	r3, [pc, #444]	; (4404 <spi_init+0x1e8>)
    4248:	6a19      	ldr	r1, [r3, #32]
	}
#elif (SAMC20)
	pm_index     = sercom_index + MCLK_APBCMASK_SERCOM0_Pos;
	gclk_index   = sercom_index + SERCOM0_GCLK_ID_CORE;
#else
	pm_index     = sercom_index + PM_APBCMASK_SERCOM0_Pos;
    424a:	1c82      	adds	r2, r0, #2
#  endif
	} else {
		system_apb_clock_set_mask(SYSTEM_CLOCK_APB_APBC, 1 << pm_index);
	}
#else
	system_apb_clock_set_mask(SYSTEM_CLOCK_APB_APBC, 1 << pm_index);
    424c:	2701      	movs	r7, #1
    424e:	4097      	lsls	r7, r2
    4250:	1c3a      	adds	r2, r7, #0
    4252:	430a      	orrs	r2, r1
    4254:	621a      	str	r2, [r3, #32]
#endif

	/* Set up the GCLK for the module */
	struct system_gclk_chan_config gclk_chan_conf;
	system_gclk_chan_get_config_defaults(&gclk_chan_conf);
	gclk_chan_conf.source_generator = config->generator_source;
    4256:	a907      	add	r1, sp, #28
    4258:	2724      	movs	r7, #36	; 0x24
    425a:	5df3      	ldrb	r3, [r6, r7]
    425c:	700b      	strb	r3, [r1, #0]
#elif (SAMC20)
	pm_index     = sercom_index + MCLK_APBCMASK_SERCOM0_Pos;
	gclk_index   = sercom_index + SERCOM0_GCLK_ID_CORE;
#else
	pm_index     = sercom_index + PM_APBCMASK_SERCOM0_Pos;
	gclk_index   = sercom_index + SERCOM0_GCLK_ID_CORE;
    425e:	3014      	adds	r0, #20

	/* Set up the GCLK for the module */
	struct system_gclk_chan_config gclk_chan_conf;
	system_gclk_chan_get_config_defaults(&gclk_chan_conf);
	gclk_chan_conf.source_generator = config->generator_source;
	system_gclk_chan_set_config(gclk_index, &gclk_chan_conf);
    4260:	b2c0      	uxtb	r0, r0
    4262:	4680      	mov	r8, r0
    4264:	4b68      	ldr	r3, [pc, #416]	; (4408 <spi_init+0x1ec>)
    4266:	4798      	blx	r3
	system_gclk_chan_enable(gclk_index);
    4268:	4640      	mov	r0, r8
    426a:	4b68      	ldr	r3, [pc, #416]	; (440c <spi_init+0x1f0>)
    426c:	4798      	blx	r3
	sercom_set_gclk_generator(config->generator_source, false);
    426e:	5df0      	ldrb	r0, [r6, r7]
    4270:	2100      	movs	r1, #0
    4272:	4b67      	ldr	r3, [pc, #412]	; (4410 <spi_init+0x1f4>)
    4274:	4798      	blx	r3

#  if CONF_SPI_MASTER_ENABLE == true
	if (config->mode == SPI_MODE_MASTER) {
    4276:	7833      	ldrb	r3, [r6, #0]
    4278:	2b01      	cmp	r3, #1
    427a:	d103      	bne.n	4284 <spi_init+0x68>
		/* Set the SERCOM in SPI master mode */
		spi_module->CTRLA.reg |= SERCOM_SPI_CTRLA_MODE(0x3);
    427c:	6822      	ldr	r2, [r4, #0]
    427e:	230c      	movs	r3, #12
    4280:	4313      	orrs	r3, r2
    4282:	6023      	str	r3, [r4, #0]
	}
#  endif

#  if CONF_SPI_SLAVE_ENABLE == true
	if (config->mode == SPI_MODE_SLAVE) {
    4284:	7833      	ldrb	r3, [r6, #0]
    4286:	2b00      	cmp	r3, #0
    4288:	d000      	beq.n	428c <spi_init+0x70>
    428a:	e0b1      	b.n	43f0 <spi_init+0x1d4>
		/* Set the SERCOM in SPI slave mode */
		spi_module->CTRLA.reg |= SERCOM_SPI_CTRLA_MODE(0x2);
    428c:	6822      	ldr	r2, [r4, #0]
    428e:	2308      	movs	r3, #8
    4290:	4313      	orrs	r3, r2
    4292:	6023      	str	r3, [r4, #0]
    4294:	e0ac      	b.n	43f0 <spi_init+0x1d4>
    4296:	18ea      	adds	r2, r5, r3
	uint8_t i;
	uint8_t instance_index;

	/* Initialize parameters */
	for (i = 0; i < SPI_CALLBACK_N; i++) {
		module->callback[i]        = NULL;
    4298:	60d1      	str	r1, [r2, #12]
    429a:	3304      	adds	r3, #4
	/* Temporary variables */
	uint8_t i;
	uint8_t instance_index;

	/* Initialize parameters */
	for (i = 0; i < SPI_CALLBACK_N; i++) {
    429c:	2b1c      	cmp	r3, #28
    429e:	d1fa      	bne.n	4296 <spi_init+0x7a>
		module->callback[i]        = NULL;
	}
	module->tx_buffer_ptr              = NULL;
    42a0:	2300      	movs	r3, #0
    42a2:	62eb      	str	r3, [r5, #44]	; 0x2c
	module->rx_buffer_ptr              = NULL;
    42a4:	62ab      	str	r3, [r5, #40]	; 0x28
	module->remaining_tx_buffer_length = 0x0000;
    42a6:	2400      	movs	r4, #0
    42a8:	86ab      	strh	r3, [r5, #52]	; 0x34
	module->remaining_rx_buffer_length = 0x0000;
    42aa:	862b      	strh	r3, [r5, #48]	; 0x30
	module->registered_callback        = 0x00;
    42ac:	2336      	movs	r3, #54	; 0x36
    42ae:	54ec      	strb	r4, [r5, r3]
	module->enabled_callback           = 0x00;
    42b0:	2337      	movs	r3, #55	; 0x37
    42b2:	54ec      	strb	r4, [r5, r3]
	module->status                     = STATUS_OK;
    42b4:	2338      	movs	r3, #56	; 0x38
    42b6:	54ec      	strb	r4, [r5, r3]
	module->dir                        = SPI_DIRECTION_IDLE;
    42b8:	2303      	movs	r3, #3
    42ba:	726b      	strb	r3, [r5, #9]
	module->locked                     = false;
    42bc:	712c      	strb	r4, [r5, #4]
	/*
	 * Set interrupt handler and register SPI software module struct in
	 * look-up table
	 */
	instance_index = _sercom_get_sercom_inst_index(module->hw);
    42be:	6828      	ldr	r0, [r5, #0]
    42c0:	4b4f      	ldr	r3, [pc, #316]	; (4400 <spi_init+0x1e4>)
    42c2:	4798      	blx	r3
    42c4:	1c07      	adds	r7, r0, #0
	_sercom_set_handler(instance_index, _spi_interrupt_handler);
    42c6:	4953      	ldr	r1, [pc, #332]	; (4414 <spi_init+0x1f8>)
    42c8:	4b53      	ldr	r3, [pc, #332]	; (4418 <spi_init+0x1fc>)
    42ca:	4798      	blx	r3
	_sercom_instances[instance_index] = module;
    42cc:	00bf      	lsls	r7, r7, #2
    42ce:	4b53      	ldr	r3, [pc, #332]	; (441c <spi_init+0x200>)
    42d0:	50fd      	str	r5, [r7, r3]
	/* Sanity check arguments */
	Assert(module);
	Assert(config);
	Assert(module->hw);

	SercomSpi *const spi_module = &(module->hw->SPI);
    42d2:	682f      	ldr	r7, [r5, #0]
    42d4:	ab02      	add	r3, sp, #8
    42d6:	2280      	movs	r2, #128	; 0x80
    42d8:	701a      	strb	r2, [r3, #0]
	config->direction    = SYSTEM_PINMUX_PIN_DIR_INPUT;
    42da:	705c      	strb	r4, [r3, #1]
	config->input_pull   = SYSTEM_PINMUX_PIN_PULL_UP;
    42dc:	2201      	movs	r2, #1
    42de:	709a      	strb	r2, [r3, #2]
	config->powersave    = false;
    42e0:	70dc      	strb	r4, [r3, #3]
	Sercom *const hw = module->hw;

	struct system_pinmux_config pin_conf;
	system_pinmux_get_config_defaults(&pin_conf);
	pin_conf.direction = SYSTEM_PINMUX_PIN_DIR_INPUT;
	if(config->mode == SPI_MODE_SLAVE) {
    42e2:	7833      	ldrb	r3, [r6, #0]
    42e4:	2b00      	cmp	r3, #0
    42e6:	d102      	bne.n	42ee <spi_init+0xd2>
		pin_conf.input_pull = SYSTEM_PINMUX_PIN_PULL_NONE;
    42e8:	2200      	movs	r2, #0
    42ea:	ab02      	add	r3, sp, #8
    42ec:	709a      	strb	r2, [r3, #2]
	}

	uint32_t pad_pinmuxes[] = {
    42ee:	6ab3      	ldr	r3, [r6, #40]	; 0x28
    42f0:	9303      	str	r3, [sp, #12]
    42f2:	6af0      	ldr	r0, [r6, #44]	; 0x2c
    42f4:	9004      	str	r0, [sp, #16]
    42f6:	6b32      	ldr	r2, [r6, #48]	; 0x30
    42f8:	9205      	str	r2, [sp, #20]
    42fa:	6b73      	ldr	r3, [r6, #52]	; 0x34
    42fc:	9306      	str	r3, [sp, #24]
    42fe:	2400      	movs	r4, #0
    4300:	b2e1      	uxtb	r1, r4
    4302:	00a3      	lsls	r3, r4, #2
			config->pinmux_pad2, config->pinmux_pad3
		};

	/* Configure the SERCOM pins according to the user configuration */
	for (uint8_t pad = 0; pad < 4; pad++) {
		uint32_t current_pinmux = pad_pinmuxes[pad];
    4304:	aa03      	add	r2, sp, #12
    4306:	5898      	ldr	r0, [r3, r2]

		if (current_pinmux == PINMUX_DEFAULT) {
    4308:	2800      	cmp	r0, #0
    430a:	d102      	bne.n	4312 <spi_init+0xf6>
			current_pinmux = _sercom_get_default_pad(hw, pad);
    430c:	1c38      	adds	r0, r7, #0
    430e:	4a44      	ldr	r2, [pc, #272]	; (4420 <spi_init+0x204>)
    4310:	4790      	blx	r2
		}

		if (current_pinmux != PINMUX_UNUSED) {
    4312:	1c43      	adds	r3, r0, #1
    4314:	d006      	beq.n	4324 <spi_init+0x108>
			pin_conf.mux_position = current_pinmux & 0xFFFF;
    4316:	466a      	mov	r2, sp
    4318:	7210      	strb	r0, [r2, #8]
			system_pinmux_pin_set_config(current_pinmux >> 16, &pin_conf);
    431a:	0c00      	lsrs	r0, r0, #16
    431c:	b2c0      	uxtb	r0, r0
    431e:	a902      	add	r1, sp, #8
    4320:	4b40      	ldr	r3, [pc, #256]	; (4424 <spi_init+0x208>)
    4322:	4798      	blx	r3
    4324:	3401      	adds	r4, #1
			config->pinmux_pad0, config->pinmux_pad1,
			config->pinmux_pad2, config->pinmux_pad3
		};

	/* Configure the SERCOM pins according to the user configuration */
	for (uint8_t pad = 0; pad < 4; pad++) {
    4326:	2c04      	cmp	r4, #4
    4328:	d1ea      	bne.n	4300 <spi_init+0xe4>
			pin_conf.mux_position = current_pinmux & 0xFFFF;
			system_pinmux_pin_set_config(current_pinmux >> 16, &pin_conf);
		}
	}

	module->mode             = config->mode;
    432a:	7833      	ldrb	r3, [r6, #0]
    432c:	716b      	strb	r3, [r5, #5]
	module->character_size   = config->character_size;
    432e:	7c33      	ldrb	r3, [r6, #16]
    4330:	71ab      	strb	r3, [r5, #6]
	module->receiver_enabled = config->receiver_enable;
    4332:	7cb3      	ldrb	r3, [r6, #18]
    4334:	71eb      	strb	r3, [r5, #7]
#  ifdef FEATURE_SPI_HARDWARE_SLAVE_SELECT
	module->master_slave_select_enable = config->master_slave_select_enable;
    4336:	7d33      	ldrb	r3, [r6, #20]
    4338:	722b      	strb	r3, [r5, #8]
#  endif

#  if CONF_SPI_MASTER_ENABLE == true
	/* Value to write to BAUD register */
	uint16_t baud = 0;
    433a:	2200      	movs	r2, #0
    433c:	466b      	mov	r3, sp
    433e:	80da      	strh	r2, [r3, #6]
	/* Value to write to CTRLB register */
	uint32_t ctrlb = 0;

# if CONF_SPI_MASTER_ENABLE == true
	/* Find baud value and write it */
	if (config->mode == SPI_MODE_MASTER) {
    4340:	7833      	ldrb	r3, [r6, #0]
    4342:	2b01      	cmp	r3, #1
    4344:	d114      	bne.n	4370 <spi_init+0x154>
		/* Find frequency of the internal SERCOMi_GCLK_ID_CORE */
		uint32_t sercom_index = _sercom_get_sercom_inst_index(module->hw);
    4346:	6828      	ldr	r0, [r5, #0]
    4348:	4b2d      	ldr	r3, [pc, #180]	; (4400 <spi_init+0x1e4>)
    434a:	4798      	blx	r3
		uint32_t gclk_index   = sercom_index + SERCOM0_GCLK_ID_CORE;
    434c:	3014      	adds	r0, #20
		uint32_t internal_clock = system_gclk_chan_get_hz(gclk_index);
    434e:	b2c0      	uxtb	r0, r0
    4350:	4b35      	ldr	r3, [pc, #212]	; (4428 <spi_init+0x20c>)
    4352:	4798      	blx	r3
    4354:	1c01      	adds	r1, r0, #0

		/* Get baud value, based on baudrate and the internal clock frequency */
		enum status_code error_code = _sercom_get_sync_baud_val(
    4356:	69b0      	ldr	r0, [r6, #24]
    4358:	466a      	mov	r2, sp
    435a:	3206      	adds	r2, #6
    435c:	4b33      	ldr	r3, [pc, #204]	; (442c <spi_init+0x210>)
    435e:	4798      	blx	r3
    4360:	1c03      	adds	r3, r0, #0
				config->mode_specific.master.baudrate,
				internal_clock, &baud);

		if (error_code != STATUS_OK) {
			/* Baud rate calculation error, return status code */
			return STATUS_ERR_INVALID_ARG;
    4362:	2017      	movs	r0, #23
		/* Get baud value, based on baudrate and the internal clock frequency */
		enum status_code error_code = _sercom_get_sync_baud_val(
				config->mode_specific.master.baudrate,
				internal_clock, &baud);

		if (error_code != STATUS_OK) {
    4364:	2b00      	cmp	r3, #0
    4366:	d146      	bne.n	43f6 <spi_init+0x1da>
			/* Baud rate calculation error, return status code */
			return STATUS_ERR_INVALID_ARG;
		}

		spi_module->BAUD.reg = (uint8_t)baud;
    4368:	466b      	mov	r3, sp
    436a:	3306      	adds	r3, #6
    436c:	781b      	ldrb	r3, [r3, #0]
    436e:	733b      	strb	r3, [r7, #12]
	}
# endif
# if CONF_SPI_SLAVE_ENABLE == true
	if (config->mode == SPI_MODE_SLAVE) {
    4370:	7833      	ldrb	r3, [r6, #0]
    4372:	2b00      	cmp	r3, #0
    4374:	d10f      	bne.n	4396 <spi_init+0x17a>
		/* Set frame format */
		ctrla = config->mode_specific.slave.frame_format;
    4376:	69b1      	ldr	r1, [r6, #24]

		/* Set address mode */
		ctrlb = config->mode_specific.slave.address_mode;
    4378:	8bb3      	ldrh	r3, [r6, #28]

		/* Set address and address mask*/
		spi_module->ADDR.reg |=
    437a:	6a78      	ldr	r0, [r7, #36]	; 0x24
				(config->mode_specific.slave.address      << SERCOM_SPI_ADDR_ADDR_Pos) |
				(config->mode_specific.slave.address_mask << SERCOM_SPI_ADDR_ADDRMASK_Pos);
    437c:	7ff4      	ldrb	r4, [r6, #31]
    437e:	0424      	lsls	r4, r4, #16
		/* Set address mode */
		ctrlb = config->mode_specific.slave.address_mode;

		/* Set address and address mask*/
		spi_module->ADDR.reg |=
				(config->mode_specific.slave.address      << SERCOM_SPI_ADDR_ADDR_Pos) |
    4380:	7fb2      	ldrb	r2, [r6, #30]
    4382:	4322      	orrs	r2, r4

		/* Set address mode */
		ctrlb = config->mode_specific.slave.address_mode;

		/* Set address and address mask*/
		spi_module->ADDR.reg |=
    4384:	4302      	orrs	r2, r0
    4386:	627a      	str	r2, [r7, #36]	; 0x24
				(config->mode_specific.slave.address      << SERCOM_SPI_ADDR_ADDR_Pos) |
				(config->mode_specific.slave.address_mask << SERCOM_SPI_ADDR_ADDRMASK_Pos);

		if (config->mode_specific.slave.preload_enable) {
    4388:	2220      	movs	r2, #32
    438a:	5cb2      	ldrb	r2, [r6, r2]
    438c:	2a00      	cmp	r2, #0
    438e:	d004      	beq.n	439a <spi_init+0x17e>
			/* Enable pre-loading of shift register */
			ctrlb |= SERCOM_SPI_CTRLB_PLOADEN;
    4390:	2240      	movs	r2, #64	; 0x40
    4392:	4313      	orrs	r3, r2
    4394:	e001      	b.n	439a <spi_init+0x17e>
	uint16_t baud = 0;
#  endif
	/* Value to write to CTRLA register */
	uint32_t ctrla = 0;
	/* Value to write to CTRLB register */
	uint32_t ctrlb = 0;
    4396:	2300      	movs	r3, #0
#  if CONF_SPI_MASTER_ENABLE == true
	/* Value to write to BAUD register */
	uint16_t baud = 0;
#  endif
	/* Value to write to CTRLA register */
	uint32_t ctrla = 0;
    4398:	2100      	movs	r1, #0
			ctrlb |= SERCOM_SPI_CTRLB_PLOADEN;
		}
	}
# endif
	/* Set data order */
	ctrla |= config->data_order;
    439a:	68b2      	ldr	r2, [r6, #8]
    439c:	6870      	ldr	r0, [r6, #4]
    439e:	4302      	orrs	r2, r0

	/* Set clock polarity and clock phase */
	ctrla |= config->transfer_mode;
    43a0:	68f0      	ldr	r0, [r6, #12]
    43a2:	4302      	orrs	r2, r0

	/* Set MUX setting */
	ctrla |= config->mux_setting;
    43a4:	430a      	orrs	r2, r1

	/* Set SPI character size */
	ctrlb |= config->character_size;
    43a6:	7c31      	ldrb	r1, [r6, #16]
    43a8:	430b      	orrs	r3, r1

	/* Set whether module should run in standby. */
	if (config->run_in_standby || system_is_debugger_present()) {
    43aa:	7c71      	ldrb	r1, [r6, #17]
    43ac:	2900      	cmp	r1, #0
    43ae:	d103      	bne.n	43b8 <spi_init+0x19c>
 * \retval false Debugger is not connected to the system
 *
 */
static inline bool system_is_debugger_present(void)
{
	return DSU->STATUSB.reg & DSU_STATUSB_DBGPRES;
    43b0:	491f      	ldr	r1, [pc, #124]	; (4430 <spi_init+0x214>)
    43b2:	7889      	ldrb	r1, [r1, #2]
    43b4:	0788      	lsls	r0, r1, #30
    43b6:	d501      	bpl.n	43bc <spi_init+0x1a0>
		ctrla |= SERCOM_SPI_CTRLA_RUNSTDBY;
    43b8:	2180      	movs	r1, #128	; 0x80
    43ba:	430a      	orrs	r2, r1
	}

	if (config->receiver_enable) {
    43bc:	7cb1      	ldrb	r1, [r6, #18]
    43be:	2900      	cmp	r1, #0
    43c0:	d002      	beq.n	43c8 <spi_init+0x1ac>
		/* Enable receiver */
		ctrlb |= SERCOM_SPI_CTRLB_RXEN;
    43c2:	2180      	movs	r1, #128	; 0x80
    43c4:	0289      	lsls	r1, r1, #10
    43c6:	430b      	orrs	r3, r1
	}
#  ifdef FEATURE_SPI_SLAVE_SELECT_LOW_DETECT
	if (config->select_slave_low_detect_enable) {
    43c8:	7cf1      	ldrb	r1, [r6, #19]
    43ca:	2900      	cmp	r1, #0
    43cc:	d002      	beq.n	43d4 <spi_init+0x1b8>
		/* Enable Slave Select Low Detect */
		ctrlb |= SERCOM_SPI_CTRLB_SSDE;
    43ce:	2180      	movs	r1, #128	; 0x80
    43d0:	0089      	lsls	r1, r1, #2
    43d2:	430b      	orrs	r3, r1
	}
#  endif
#  ifdef FEATURE_SPI_HARDWARE_SLAVE_SELECT
	if (config->master_slave_select_enable) {
    43d4:	7d31      	ldrb	r1, [r6, #20]
    43d6:	2900      	cmp	r1, #0
    43d8:	d002      	beq.n	43e0 <spi_init+0x1c4>
		/* Enable Master Slave Select */
		ctrlb |= SERCOM_SPI_CTRLB_MSSEN;
    43da:	2180      	movs	r1, #128	; 0x80
    43dc:	0189      	lsls	r1, r1, #6
    43de:	430b      	orrs	r3, r1
	}
#  endif
	/* Write CTRLA register */
	spi_module->CTRLA.reg |= ctrla;
    43e0:	6839      	ldr	r1, [r7, #0]
    43e2:	430a      	orrs	r2, r1
    43e4:	603a      	str	r2, [r7, #0]

	/* Write CTRLB register */
	spi_module->CTRLB.reg |= ctrlb;
    43e6:	687a      	ldr	r2, [r7, #4]
    43e8:	4313      	orrs	r3, r2
    43ea:	607b      	str	r3, [r7, #4]

	return STATUS_OK;
    43ec:	2000      	movs	r0, #0
    43ee:	e002      	b.n	43f6 <spi_init+0x1da>
 */
enum status_code spi_init(
		struct spi_module *const module,
		Sercom *const hw,
		const struct spi_config *const config)
{
    43f0:	2300      	movs	r3, #0
	uint8_t i;
	uint8_t instance_index;

	/* Initialize parameters */
	for (i = 0; i < SPI_CALLBACK_N; i++) {
		module->callback[i]        = NULL;
    43f2:	2100      	movs	r1, #0
    43f4:	e74f      	b.n	4296 <spi_init+0x7a>
	_sercom_instances[instance_index] = module;
#endif

	/* Write configuration to module and return status code */
	return _spi_set_config(module, config);
}
    43f6:	b008      	add	sp, #32
    43f8:	bc04      	pop	{r2}
    43fa:	4690      	mov	r8, r2
    43fc:	bdf0      	pop	{r4, r5, r6, r7, pc}
    43fe:	46c0      	nop			; (mov r8, r8)
    4400:	000041d9 	.word	0x000041d9
    4404:	40000400 	.word	0x40000400
    4408:	00005621 	.word	0x00005621
    440c:	00005595 	.word	0x00005595
    4410:	00004081 	.word	0x00004081
    4414:	0000473d 	.word	0x0000473d
    4418:	00004939 	.word	0x00004939
    441c:	20002fd0 	.word	0x20002fd0
    4420:	000040d1 	.word	0x000040d1
    4424:	000056fd 	.word	0x000056fd
    4428:	0000563d 	.word	0x0000563d
    442c:	00003ea9 	.word	0x00003ea9
    4430:	41002000 	.word	0x41002000

00004434 <spi_select_slave>:
 */
enum status_code spi_select_slave(
		struct spi_module *const module,
		struct spi_slave_inst *const slave,
		const bool select)
{
    4434:	b510      	push	{r4, lr}
	Assert(module);
	Assert(module->hw);
	Assert(slave);

	/* Check that the SPI module is operating in master mode */
	if (module->mode != SPI_MODE_MASTER) {
    4436:	7944      	ldrb	r4, [r0, #5]
		return STATUS_ERR_UNSUPPORTED_DEV;
    4438:	2315      	movs	r3, #21
	Assert(module);
	Assert(module->hw);
	Assert(slave);

	/* Check that the SPI module is operating in master mode */
	if (module->mode != SPI_MODE_MASTER) {
    443a:	2c01      	cmp	r4, #1
    443c:	d16c      	bne.n	4518 <spi_select_slave+0xe4>
		return STATUS_ERR_UNSUPPORTED_DEV;
	}
#  ifdef FEATURE_SPI_HARDWARE_SLAVE_SELECT
	if(!(module->master_slave_select_enable))
    443e:	7a04      	ldrb	r4, [r0, #8]
		} else {
			/* Drive Slave Select high */
			port_pin_set_output_level(slave->ss_pin, true);
		}
	}
	return STATUS_OK;
    4440:	2300      	movs	r3, #0
	/* Check that the SPI module is operating in master mode */
	if (module->mode != SPI_MODE_MASTER) {
		return STATUS_ERR_UNSUPPORTED_DEV;
	}
#  ifdef FEATURE_SPI_HARDWARE_SLAVE_SELECT
	if(!(module->master_slave_select_enable))
    4442:	2c00      	cmp	r4, #0
    4444:	d168      	bne.n	4518 <spi_select_slave+0xe4>
#  endif
	{
		if (select) {
    4446:	2a00      	cmp	r2, #0
    4448:	d057      	beq.n	44fa <spi_select_slave+0xc6>
			/* Check if address recognition is enabled */
			if (slave->address_enabled) {
    444a:	784b      	ldrb	r3, [r1, #1]
    444c:	2b00      	cmp	r3, #0
    444e:	d044      	beq.n	44da <spi_select_slave+0xa6>
	Assert(module->hw);

	SercomSpi *const spi_module = &(module->hw->SPI);

	/* Check interrupt flag */
	return (spi_module->INTFLAG.reg & SERCOM_SPI_INTFLAG_DRE);
    4450:	6802      	ldr	r2, [r0, #0]
    4452:	7e13      	ldrb	r3, [r2, #24]
				/* Check if the module is ready to write the address */
				if (!spi_is_ready_to_write(module)) {
    4454:	07dc      	lsls	r4, r3, #31
    4456:	d40f      	bmi.n	4478 <spi_select_slave+0x44>
					/* Not ready, do not select slave and return */
					port_pin_set_output_level(slave->ss_pin, true);
    4458:	780b      	ldrb	r3, [r1, #0]
	uint8_t group_index = (gpio_pin / 32);

	/* Array of available ports */
	Port *const ports[PORT_INST_NUM] = PORT_INSTS;

	if (port_index < PORT_INST_NUM) {
    445a:	09d9      	lsrs	r1, r3, #7
		return &(ports[port_index]->Group[group_index]);
	} else {
		Assert(false);
		return NULL;
    445c:	2200      	movs	r2, #0
	uint8_t group_index = (gpio_pin / 32);

	/* Array of available ports */
	Port *const ports[PORT_INST_NUM] = PORT_INSTS;

	if (port_index < PORT_INST_NUM) {
    445e:	2900      	cmp	r1, #0
    4460:	d103      	bne.n	446a <spi_select_slave+0x36>
		return &(ports[port_index]->Group[group_index]);
    4462:	095a      	lsrs	r2, r3, #5
    4464:	01d2      	lsls	r2, r2, #7
    4466:	492d      	ldr	r1, [pc, #180]	; (451c <spi_select_slave+0xe8>)
    4468:	1852      	adds	r2, r2, r1
static inline void port_pin_set_output_level(
		const uint8_t gpio_pin,
		const bool level)
{
	PortGroup *const port_base = port_get_group_from_gpio_pin(gpio_pin);
	uint32_t pin_mask  = (1UL << (gpio_pin % 32));
    446a:	211f      	movs	r1, #31
    446c:	400b      	ands	r3, r1
    446e:	2101      	movs	r1, #1
    4470:	4099      	lsls	r1, r3

	/* Set the pin to high or low atomically based on the requested level */
	if (level) {
		port_base->OUTSET.reg = pin_mask;
    4472:	6191      	str	r1, [r2, #24]
					return STATUS_BUSY;
    4474:	2305      	movs	r3, #5
    4476:	e04f      	b.n	4518 <spi_select_slave+0xe4>
				}

				/* Drive Slave Select low */
				port_pin_set_output_level(slave->ss_pin, false);
    4478:	780b      	ldrb	r3, [r1, #0]
	uint8_t group_index = (gpio_pin / 32);

	/* Array of available ports */
	Port *const ports[PORT_INST_NUM] = PORT_INSTS;

	if (port_index < PORT_INST_NUM) {
    447a:	09dc      	lsrs	r4, r3, #7
		return &(ports[port_index]->Group[group_index]);
	} else {
		Assert(false);
		return NULL;
    447c:	2200      	movs	r2, #0
	uint8_t group_index = (gpio_pin / 32);

	/* Array of available ports */
	Port *const ports[PORT_INST_NUM] = PORT_INSTS;

	if (port_index < PORT_INST_NUM) {
    447e:	2c00      	cmp	r4, #0
    4480:	d103      	bne.n	448a <spi_select_slave+0x56>
		return &(ports[port_index]->Group[group_index]);
    4482:	095a      	lsrs	r2, r3, #5
    4484:	01d2      	lsls	r2, r2, #7
    4486:	4c25      	ldr	r4, [pc, #148]	; (451c <spi_select_slave+0xe8>)
    4488:	1912      	adds	r2, r2, r4
static inline void port_pin_set_output_level(
		const uint8_t gpio_pin,
		const bool level)
{
	PortGroup *const port_base = port_get_group_from_gpio_pin(gpio_pin);
	uint32_t pin_mask  = (1UL << (gpio_pin % 32));
    448a:	241f      	movs	r4, #31
    448c:	4023      	ands	r3, r4
    448e:	2401      	movs	r4, #1
    4490:	409c      	lsls	r4, r3

	/* Set the pin to high or low atomically based on the requested level */
	if (level) {
		port_base->OUTSET.reg = pin_mask;
	} else {
		port_base->OUTCLR.reg = pin_mask;
    4492:	6154      	str	r4, [r2, #20]

				/* Write address to slave */
				spi_write(module, slave->address);
    4494:	7889      	ldrb	r1, [r1, #2]
{
	/* Sanity check arguments */
	Assert(module);
	Assert(module->hw);

	SercomSpi *const spi_module = &(module->hw->SPI);
    4496:	6803      	ldr	r3, [r0, #0]
	Assert(module->hw);

	SercomSpi *const spi_module = &(module->hw->SPI);

	/* Check interrupt flag */
	return (spi_module->INTFLAG.reg & SERCOM_SPI_INTFLAG_DRE);
    4498:	7e1a      	ldrb	r2, [r3, #24]
	Assert(module->hw);

	SercomSpi *const spi_module = &(module->hw->SPI);

	/* Check if the data register has been copied to the shift register */
	if (!spi_is_ready_to_write(module)) {
    449a:	07d4      	lsls	r4, r2, #31
    449c:	d500      	bpl.n	44a0 <spi_select_slave+0x6c>
		/* Data register has not been copied to the shift register, return */
		return STATUS_BUSY;
	}

	/* Write the character to the DATA register */
	spi_module->DATA.reg = tx_data & SERCOM_SPI_DATA_MASK;
    449e:	6299      	str	r1, [r3, #40]	; 0x28

				if (!(module->receiver_enabled)) {
    44a0:	79c2      	ldrb	r2, [r0, #7]
		} else {
			/* Drive Slave Select high */
			port_pin_set_output_level(slave->ss_pin, true);
		}
	}
	return STATUS_OK;
    44a2:	2300      	movs	r3, #0
				port_pin_set_output_level(slave->ss_pin, false);

				/* Write address to slave */
				spi_write(module, slave->address);

				if (!(module->receiver_enabled)) {
    44a4:	2a00      	cmp	r2, #0
    44a6:	d137      	bne.n	4518 <spi_select_slave+0xe4>
{
	/* Sanity check arguments */
	Assert(module);
	Assert(module->hw);

	SercomSpi *const spi_module = &(module->hw->SPI);
    44a8:	6802      	ldr	r2, [r0, #0]

	/* Check interrupt flag */
	return (spi_module->INTFLAG.reg & SERCOM_SPI_INTFLAG_RXC);
    44aa:	2104      	movs	r1, #4
    44ac:	7e13      	ldrb	r3, [r2, #24]
					/* Flush contents of shift register shifted back from slave */
					while (!spi_is_ready_to_read(module)) {
    44ae:	420b      	tst	r3, r1
    44b0:	d0fc      	beq.n	44ac <spi_select_slave+0x78>
    44b2:	7e11      	ldrb	r1, [r2, #24]
		} else {
			/* Drive Slave Select high */
			port_pin_set_output_level(slave->ss_pin, true);
		}
	}
	return STATUS_OK;
    44b4:	2300      	movs	r3, #0
	Assert(module->hw);

	SercomSpi *const spi_module = &(module->hw->SPI);

	/* Check if data is ready to be read */
	if (!spi_is_ready_to_read(module)) {
    44b6:	074c      	lsls	r4, r1, #29
    44b8:	d52e      	bpl.n	4518 <spi_select_slave+0xe4>

	/* Return value */
	enum status_code retval = STATUS_OK;

	/* Check if data is overflown */
	if (spi_module->STATUS.reg & SERCOM_SPI_STATUS_BUFOVF) {
    44ba:	8b53      	ldrh	r3, [r2, #26]
    44bc:	0759      	lsls	r1, r3, #29
    44be:	d503      	bpl.n	44c8 <spi_select_slave+0x94>
		retval = STATUS_ERR_OVERFLOW;
		/* Clear overflow flag */
		spi_module->STATUS.reg |= SERCOM_SPI_STATUS_BUFOVF;
    44c0:	8b51      	ldrh	r1, [r2, #26]
    44c2:	2304      	movs	r3, #4
    44c4:	430b      	orrs	r3, r1
    44c6:	8353      	strh	r3, [r2, #26]
	}

	/* Read the character from the DATA register */
	if (module->character_size == SPI_CHARACTER_SIZE_9BIT) {
    44c8:	7983      	ldrb	r3, [r0, #6]
    44ca:	2b01      	cmp	r3, #1
    44cc:	d102      	bne.n	44d4 <spi_select_slave+0xa0>
		*rx_data = (spi_module->DATA.reg & SERCOM_SPI_DATA_MASK);
    44ce:	6a93      	ldr	r3, [r2, #40]	; 0x28
    44d0:	2300      	movs	r3, #0
    44d2:	e021      	b.n	4518 <spi_select_slave+0xe4>
	} else {
		*rx_data = (uint8_t)spi_module->DATA.reg;
    44d4:	6a93      	ldr	r3, [r2, #40]	; 0x28
    44d6:	2300      	movs	r3, #0
    44d8:	e01e      	b.n	4518 <spi_select_slave+0xe4>
					uint16_t flush = 0;
					spi_read(module, &flush);
				}
			} else {
				/* Drive Slave Select low */
				port_pin_set_output_level(slave->ss_pin, false);
    44da:	780b      	ldrb	r3, [r1, #0]
	uint8_t group_index = (gpio_pin / 32);

	/* Array of available ports */
	Port *const ports[PORT_INST_NUM] = PORT_INSTS;

	if (port_index < PORT_INST_NUM) {
    44dc:	09d9      	lsrs	r1, r3, #7
		return &(ports[port_index]->Group[group_index]);
	} else {
		Assert(false);
		return NULL;
    44de:	2200      	movs	r2, #0
	uint8_t group_index = (gpio_pin / 32);

	/* Array of available ports */
	Port *const ports[PORT_INST_NUM] = PORT_INSTS;

	if (port_index < PORT_INST_NUM) {
    44e0:	2900      	cmp	r1, #0
    44e2:	d103      	bne.n	44ec <spi_select_slave+0xb8>
		return &(ports[port_index]->Group[group_index]);
    44e4:	095a      	lsrs	r2, r3, #5
    44e6:	01d2      	lsls	r2, r2, #7
    44e8:	4c0c      	ldr	r4, [pc, #48]	; (451c <spi_select_slave+0xe8>)
    44ea:	1912      	adds	r2, r2, r4
static inline void port_pin_set_output_level(
		const uint8_t gpio_pin,
		const bool level)
{
	PortGroup *const port_base = port_get_group_from_gpio_pin(gpio_pin);
	uint32_t pin_mask  = (1UL << (gpio_pin % 32));
    44ec:	211f      	movs	r1, #31
    44ee:	400b      	ands	r3, r1
    44f0:	2101      	movs	r1, #1
    44f2:	4099      	lsls	r1, r3

	/* Set the pin to high or low atomically based on the requested level */
	if (level) {
		port_base->OUTSET.reg = pin_mask;
	} else {
		port_base->OUTCLR.reg = pin_mask;
    44f4:	6151      	str	r1, [r2, #20]
		} else {
			/* Drive Slave Select high */
			port_pin_set_output_level(slave->ss_pin, true);
		}
	}
	return STATUS_OK;
    44f6:	2300      	movs	r3, #0
    44f8:	e00e      	b.n	4518 <spi_select_slave+0xe4>
				/* Drive Slave Select low */
				port_pin_set_output_level(slave->ss_pin, false);
			}
		} else {
			/* Drive Slave Select high */
			port_pin_set_output_level(slave->ss_pin, true);
    44fa:	780b      	ldrb	r3, [r1, #0]
	uint8_t group_index = (gpio_pin / 32);

	/* Array of available ports */
	Port *const ports[PORT_INST_NUM] = PORT_INSTS;

	if (port_index < PORT_INST_NUM) {
    44fc:	09d9      	lsrs	r1, r3, #7
		return &(ports[port_index]->Group[group_index]);
	} else {
		Assert(false);
		return NULL;
    44fe:	2200      	movs	r2, #0
	uint8_t group_index = (gpio_pin / 32);

	/* Array of available ports */
	Port *const ports[PORT_INST_NUM] = PORT_INSTS;

	if (port_index < PORT_INST_NUM) {
    4500:	2900      	cmp	r1, #0
    4502:	d103      	bne.n	450c <spi_select_slave+0xd8>
		return &(ports[port_index]->Group[group_index]);
    4504:	095a      	lsrs	r2, r3, #5
    4506:	01d2      	lsls	r2, r2, #7
    4508:	4904      	ldr	r1, [pc, #16]	; (451c <spi_select_slave+0xe8>)
    450a:	1852      	adds	r2, r2, r1
static inline void port_pin_set_output_level(
		const uint8_t gpio_pin,
		const bool level)
{
	PortGroup *const port_base = port_get_group_from_gpio_pin(gpio_pin);
	uint32_t pin_mask  = (1UL << (gpio_pin % 32));
    450c:	211f      	movs	r1, #31
    450e:	400b      	ands	r3, r1
    4510:	2101      	movs	r1, #1
    4512:	4099      	lsls	r1, r3

	/* Set the pin to high or low atomically based on the requested level */
	if (level) {
		port_base->OUTSET.reg = pin_mask;
    4514:	6191      	str	r1, [r2, #24]
		}
	}
	return STATUS_OK;
    4516:	2300      	movs	r3, #0
}
    4518:	1c18      	adds	r0, r3, #0
    451a:	bd10      	pop	{r4, pc}
    451c:	41004400 	.word	0x41004400

00004520 <spi_write_buffer_wait>:
 */
enum status_code spi_write_buffer_wait(
		struct spi_module *const module,
		const uint8_t *tx_data,
		uint16_t length)
{
    4520:	b5f0      	push	{r4, r5, r6, r7, lr}
    4522:	465f      	mov	r7, fp
    4524:	4656      	mov	r6, sl
    4526:	464d      	mov	r5, r9
    4528:	4644      	mov	r4, r8
    452a:	b4f0      	push	{r4, r5, r6, r7}
    452c:	b083      	sub	sp, #12
    452e:	1c04      	adds	r4, r0, #0
    4530:	4692      	mov	sl, r2
	/* Sanity check arguments */
	Assert(module);

#  if SPI_CALLBACK_MODE == true
	if (module->status == STATUS_BUSY) {
    4532:	2338      	movs	r3, #56	; 0x38
    4534:	5cc0      	ldrb	r0, [r0, r3]
    4536:	b2c0      	uxtb	r0, r0
    4538:	2805      	cmp	r0, #5
    453a:	d100      	bne.n	453e <spi_write_buffer_wait+0x1e>
    453c:	e0f1      	b.n	4722 <spi_write_buffer_wait+0x202>
		return STATUS_BUSY;
	}
#  endif

	if (length == 0) {
		return STATUS_ERR_INVALID_ARG;
    453e:	2017      	movs	r0, #23
		/* Check if the SPI module is busy with a job */
		return STATUS_BUSY;
	}
#  endif

	if (length == 0) {
    4540:	2a00      	cmp	r2, #0
    4542:	d100      	bne.n	4546 <spi_write_buffer_wait+0x26>
    4544:	e0ed      	b.n	4722 <spi_write_buffer_wait+0x202>
		return STATUS_ERR_INVALID_ARG;
	}

#  if CONF_SPI_SLAVE_ENABLE == true
	if ((module->mode == SPI_MODE_SLAVE) && (spi_is_write_complete(module))) {
    4546:	7963      	ldrb	r3, [r4, #5]
    4548:	2b00      	cmp	r3, #0
    454a:	d105      	bne.n	4558 <spi_write_buffer_wait+0x38>
{
	/* Sanity check arguments */
	Assert(module);
	Assert(module->hw);

	SercomSpi *const spi_module = &(module->hw->SPI);
    454c:	6823      	ldr	r3, [r4, #0]

	/* Check interrupt flag */
	return (spi_module->INTFLAG.reg & SERCOM_SPI_INTFLAG_TXC);
    454e:	7e18      	ldrb	r0, [r3, #24]
    4550:	0782      	lsls	r2, r0, #30
    4552:	d501      	bpl.n	4558 <spi_write_buffer_wait+0x38>
	Assert(module->hw);

	SercomSpi *const spi_module = &(module->hw->SPI);

	/* Clear interrupt flag */
	spi_module->INTFLAG.reg = SPI_INTERRUPT_FLAG_TX_COMPLETE;
    4554:	2002      	movs	r0, #2
    4556:	7618      	strb	r0, [r3, #24]
#  if CONF_SPI_SLAVE_ENABLE == true
			/* Start timeout period for slave */
			if (module->mode == SPI_MODE_SLAVE) {
				for (uint32_t i = 0; i <= SPI_TIMEOUT; i++) {
					if (spi_is_ready_to_write(module)) {
						data_to_send = tx_data[tx_pos++];
    4558:	4655      	mov	r5, sl
    455a:	2000      	movs	r0, #0
	Assert(module->hw);

	SercomSpi *const spi_module = &(module->hw->SPI);

	/* Check interrupt flag */
	return (spi_module->INTFLAG.reg & SERCOM_SPI_INTFLAG_DRE);
    455c:	2301      	movs	r3, #1
	Assert(module->hw);

	SercomSpi *const spi_module = &(module->hw->SPI);

	/* Check interrupt flag */
	return (spi_module->INTFLAG.reg & SERCOM_SPI_INTFLAG_TXC);
    455e:	2602      	movs	r6, #2
    4560:	46b4      	mov	ip, r6
	Assert(module->hw);

	SercomSpi *const spi_module = &(module->hw->SPI);

	/* Check interrupt flag */
	return (spi_module->INTFLAG.reg & SERCOM_SPI_INTFLAG_RXC);
    4562:	2704      	movs	r7, #4
    4564:	46bb      	mov	fp, r7
    4566:	e08f      	b.n	4688 <spi_write_buffer_wait+0x168>

	/* Write block */
	while (length--) {
#  if CONF_SPI_SLAVE_ENABLE == true
		/* Start timeout period for slave */
		if (module->mode == SPI_MODE_SLAVE) {
    4568:	7962      	ldrb	r2, [r4, #5]
    456a:	2a00      	cmp	r2, #0
    456c:	d001      	beq.n	4572 <spi_write_buffer_wait+0x52>
{
	/* Sanity check arguments */
	Assert(module);
	Assert(module->hw);

	SercomSpi *const spi_module = &(module->hw->SPI);
    456e:	6826      	ldr	r6, [r4, #0]
    4570:	e016      	b.n	45a0 <spi_write_buffer_wait+0x80>
    4572:	6822      	ldr	r2, [r4, #0]

	/* Check interrupt flag */
	return (spi_module->INTFLAG.reg & SERCOM_SPI_INTFLAG_DRE);
    4574:	7e16      	ldrb	r6, [r2, #24]
			for (uint32_t i = 0; i <= SPI_TIMEOUT; i++) {
				if (spi_is_ready_to_write(module)) {
    4576:	421e      	tst	r6, r3
    4578:	d106      	bne.n	4588 <spi_write_buffer_wait+0x68>
    457a:	4e6d      	ldr	r6, [pc, #436]	; (4730 <spi_write_buffer_wait+0x210>)
    457c:	7e17      	ldrb	r7, [r2, #24]
    457e:	421f      	tst	r7, r3
    4580:	d102      	bne.n	4588 <spi_write_buffer_wait+0x68>
    4582:	3e01      	subs	r6, #1
	/* Write block */
	while (length--) {
#  if CONF_SPI_SLAVE_ENABLE == true
		/* Start timeout period for slave */
		if (module->mode == SPI_MODE_SLAVE) {
			for (uint32_t i = 0; i <= SPI_TIMEOUT; i++) {
    4584:	2e00      	cmp	r6, #0
    4586:	d1f9      	bne.n	457c <spi_write_buffer_wait+0x5c>
	Assert(module->hw);

	SercomSpi *const spi_module = &(module->hw->SPI);

	/* Check interrupt flag */
	return (spi_module->INTFLAG.reg & SERCOM_SPI_INTFLAG_TXC);
    4588:	7e16      	ldrb	r6, [r2, #24]
				if (spi_is_ready_to_write(module)) {
					break;
				}
			}
			/* Check if master has ended the transaction */
			if (spi_is_write_complete(module)) {
    458a:	4667      	mov	r7, ip
    458c:	423e      	tst	r6, r7
    458e:	d003      	beq.n	4598 <spi_write_buffer_wait+0x78>
	Assert(module->hw);

	SercomSpi *const spi_module = &(module->hw->SPI);

	/* Clear interrupt flag */
	spi_module->INTFLAG.reg = SPI_INTERRUPT_FLAG_TX_COMPLETE;
    4590:	2302      	movs	r3, #2
    4592:	7613      	strb	r3, [r2, #24]
				}
			}
			/* Check if master has ended the transaction */
			if (spi_is_write_complete(module)) {
				_spi_clear_tx_complete_flag(module);
				return STATUS_ABORTED;
    4594:	2004      	movs	r0, #4
    4596:	e0c4      	b.n	4722 <spi_write_buffer_wait+0x202>
	Assert(module->hw);

	SercomSpi *const spi_module = &(module->hw->SPI);

	/* Check interrupt flag */
	return (spi_module->INTFLAG.reg & SERCOM_SPI_INTFLAG_DRE);
    4598:	7e12      	ldrb	r2, [r2, #24]
			}

			if (!spi_is_ready_to_write(module)) {
    459a:	421a      	tst	r2, r3
    459c:	d1e7      	bne.n	456e <spi_write_buffer_wait+0x4e>
    459e:	e0b3      	b.n	4708 <spi_write_buffer_wait+0x1e8>
    45a0:	7e32      	ldrb	r2, [r6, #24]
			}
		}
#  endif

		/* Wait until the module is ready to write a character */
		while (!spi_is_ready_to_write(module)) {
    45a2:	421a      	tst	r2, r3
    45a4:	d0fc      	beq.n	45a0 <spi_write_buffer_wait+0x80>
		}

		/* Write value will be at least 8-bits long */
		uint16_t data_to_send = tx_data[tx_pos++];
    45a6:	1c42      	adds	r2, r0, #1
    45a8:	b292      	uxth	r2, r2
    45aa:	4690      	mov	r8, r2
    45ac:	5c0f      	ldrb	r7, [r1, r0]

		/* If 9-bit data, get next byte to send from the buffer */
		if (module->character_size == SPI_CHARACTER_SIZE_9BIT) {
    45ae:	79a2      	ldrb	r2, [r4, #6]
    45b0:	2a01      	cmp	r2, #1
    45b2:	d001      	beq.n	45b8 <spi_write_buffer_wait+0x98>
		/* Wait until the module is ready to write a character */
		while (!spi_is_ready_to_write(module)) {
		}

		/* Write value will be at least 8-bits long */
		uint16_t data_to_send = tx_data[tx_pos++];
    45b4:	4640      	mov	r0, r8
    45b6:	e005      	b.n	45c4 <spi_write_buffer_wait+0xa4>

		/* If 9-bit data, get next byte to send from the buffer */
		if (module->character_size == SPI_CHARACTER_SIZE_9BIT) {
			data_to_send |= (tx_data[tx_pos++] << 8);
    45b8:	3002      	adds	r0, #2
    45ba:	b280      	uxth	r0, r0
    45bc:	4642      	mov	r2, r8
    45be:	5c8a      	ldrb	r2, [r1, r2]
    45c0:	0212      	lsls	r2, r2, #8
    45c2:	4317      	orrs	r7, r2
    45c4:	7e32      	ldrb	r2, [r6, #24]
	Assert(module->hw);

	SercomSpi *const spi_module = &(module->hw->SPI);

	/* Check if the data register has been copied to the shift register */
	if (!spi_is_ready_to_write(module)) {
    45c6:	421a      	tst	r2, r3
    45c8:	d002      	beq.n	45d0 <spi_write_buffer_wait+0xb0>
		/* Data register has not been copied to the shift register, return */
		return STATUS_BUSY;
	}

	/* Write the character to the DATA register */
	spi_module->DATA.reg = tx_data & SERCOM_SPI_DATA_MASK;
    45ca:	05ff      	lsls	r7, r7, #23
    45cc:	0dff      	lsrs	r7, r7, #23
    45ce:	62b7      	str	r7, [r6, #40]	; 0x28
    45d0:	1e6a      	subs	r2, r5, #1
    45d2:	b296      	uxth	r6, r2
		}

		/* Write the data to send */
		spi_write(module, data_to_send);

		if (module->receiver_enabled) {
    45d4:	79e2      	ldrb	r2, [r4, #7]
    45d6:	2a00      	cmp	r2, #0
    45d8:	d101      	bne.n	45de <spi_write_buffer_wait+0xbe>
    45da:	1c35      	adds	r5, r6, #0
    45dc:	e056      	b.n	468c <spi_write_buffer_wait+0x16c>
#  if CONF_SPI_SLAVE_ENABLE == true
			/* Start timeout period for slave */
			if (module->mode == SPI_MODE_SLAVE) {
    45de:	7962      	ldrb	r2, [r4, #5]
    45e0:	2a00      	cmp	r2, #0
    45e2:	d137      	bne.n	4654 <spi_write_buffer_wait+0x134>
    45e4:	4a53      	ldr	r2, [pc, #332]	; (4734 <spi_write_buffer_wait+0x214>)
    45e6:	9101      	str	r1, [sp, #4]
{
	/* Sanity check arguments */
	Assert(module);
	Assert(module->hw);

	SercomSpi *const spi_module = &(module->hw->SPI);
    45e8:	6826      	ldr	r6, [r4, #0]

	/* Check interrupt flag */
	return (spi_module->INTFLAG.reg & SERCOM_SPI_INTFLAG_DRE);
    45ea:	7e37      	ldrb	r7, [r6, #24]
				for (uint32_t i = 0; i <= SPI_TIMEOUT; i++) {
					if (spi_is_ready_to_write(module)) {
    45ec:	421f      	tst	r7, r3
    45ee:	d01c      	beq.n	462a <spi_write_buffer_wait+0x10a>
						data_to_send = tx_data[tx_pos++];
    45f0:	1c47      	adds	r7, r0, #1
    45f2:	b2bf      	uxth	r7, r7
    45f4:	46b9      	mov	r9, r7
    45f6:	9901      	ldr	r1, [sp, #4]
    45f8:	5c09      	ldrb	r1, [r1, r0]
    45fa:	4688      	mov	r8, r1
						/* If 9-bit data, get next byte to send from the buffer */
						if (module->character_size == SPI_CHARACTER_SIZE_9BIT) {
    45fc:	79a7      	ldrb	r7, [r4, #6]
    45fe:	2f01      	cmp	r7, #1
    4600:	d001      	beq.n	4606 <spi_write_buffer_wait+0xe6>
#  if CONF_SPI_SLAVE_ENABLE == true
			/* Start timeout period for slave */
			if (module->mode == SPI_MODE_SLAVE) {
				for (uint32_t i = 0; i <= SPI_TIMEOUT; i++) {
					if (spi_is_ready_to_write(module)) {
						data_to_send = tx_data[tx_pos++];
    4602:	4648      	mov	r0, r9
    4604:	e008      	b.n	4618 <spi_write_buffer_wait+0xf8>
						/* If 9-bit data, get next byte to send from the buffer */
						if (module->character_size == SPI_CHARACTER_SIZE_9BIT) {
							data_to_send |= (tx_data[tx_pos++] << 8);
    4606:	3002      	adds	r0, #2
    4608:	b280      	uxth	r0, r0
    460a:	9901      	ldr	r1, [sp, #4]
    460c:	464f      	mov	r7, r9
    460e:	5dc9      	ldrb	r1, [r1, r7]
    4610:	0209      	lsls	r1, r1, #8
    4612:	4647      	mov	r7, r8
    4614:	430f      	orrs	r7, r1
    4616:	46b8      	mov	r8, r7
    4618:	7e37      	ldrb	r7, [r6, #24]
	Assert(module->hw);

	SercomSpi *const spi_module = &(module->hw->SPI);

	/* Check if the data register has been copied to the shift register */
	if (!spi_is_ready_to_write(module)) {
    461a:	421f      	tst	r7, r3
    461c:	d003      	beq.n	4626 <spi_write_buffer_wait+0x106>
		/* Data register has not been copied to the shift register, return */
		return STATUS_BUSY;
	}

	/* Write the character to the DATA register */
	spi_module->DATA.reg = tx_data & SERCOM_SPI_DATA_MASK;
    461e:	4647      	mov	r7, r8
    4620:	05f9      	lsls	r1, r7, #23
    4622:	0dcf      	lsrs	r7, r1, #23
    4624:	62b7      	str	r7, [r6, #40]	; 0x28
						}

						/* Write the data to send */
						spi_write(module, data_to_send);
						length--;
    4626:	3d01      	subs	r5, #1
    4628:	b2ad      	uxth	r5, r5
{
	/* Sanity check arguments */
	Assert(module);
	Assert(module->hw);

	SercomSpi *const spi_module = &(module->hw->SPI);
    462a:	6826      	ldr	r6, [r4, #0]

	/* Check interrupt flag */
	return (spi_module->INTFLAG.reg & SERCOM_SPI_INTFLAG_RXC);
    462c:	7e37      	ldrb	r7, [r6, #24]
					}
					if (spi_is_ready_to_read(module)) {
    462e:	4659      	mov	r1, fp
    4630:	420f      	tst	r7, r1
    4632:	d102      	bne.n	463a <spi_write_buffer_wait+0x11a>
    4634:	3a01      	subs	r2, #1

		if (module->receiver_enabled) {
#  if CONF_SPI_SLAVE_ENABLE == true
			/* Start timeout period for slave */
			if (module->mode == SPI_MODE_SLAVE) {
				for (uint32_t i = 0; i <= SPI_TIMEOUT; i++) {
    4636:	2a00      	cmp	r2, #0
    4638:	d1d6      	bne.n	45e8 <spi_write_buffer_wait+0xc8>
    463a:	9901      	ldr	r1, [sp, #4]
	Assert(module->hw);

	SercomSpi *const spi_module = &(module->hw->SPI);

	/* Check interrupt flag */
	return (spi_module->INTFLAG.reg & SERCOM_SPI_INTFLAG_TXC);
    463c:	7e32      	ldrb	r2, [r6, #24]
						break;
					}
				}

				/* Check if master has ended the transaction */
				if (spi_is_write_complete(module)) {
    463e:	4667      	mov	r7, ip
    4640:	423a      	tst	r2, r7
    4642:	d003      	beq.n	464c <spi_write_buffer_wait+0x12c>
	Assert(module->hw);

	SercomSpi *const spi_module = &(module->hw->SPI);

	/* Clear interrupt flag */
	spi_module->INTFLAG.reg = SPI_INTERRUPT_FLAG_TX_COMPLETE;
    4644:	2302      	movs	r3, #2
    4646:	7633      	strb	r3, [r6, #24]
				}

				/* Check if master has ended the transaction */
				if (spi_is_write_complete(module)) {
					_spi_clear_tx_complete_flag(module);
					return STATUS_ABORTED;
    4648:	2004      	movs	r0, #4
    464a:	e06a      	b.n	4722 <spi_write_buffer_wait+0x202>
	Assert(module->hw);

	SercomSpi *const spi_module = &(module->hw->SPI);

	/* Check interrupt flag */
	return (spi_module->INTFLAG.reg & SERCOM_SPI_INTFLAG_RXC);
    464c:	7e32      	ldrb	r2, [r6, #24]
				}

				if (!spi_is_ready_to_read(module)) {
    464e:	465e      	mov	r6, fp
    4650:	4232      	tst	r2, r6
    4652:	d05b      	beq.n	470c <spi_write_buffer_wait+0x1ec>
{
	/* Sanity check arguments */
	Assert(module);
	Assert(module->hw);

	SercomSpi *const spi_module = &(module->hw->SPI);
    4654:	6826      	ldr	r6, [r4, #0]

	/* Check interrupt flag */
	return (spi_module->INTFLAG.reg & SERCOM_SPI_INTFLAG_RXC);
    4656:	7e32      	ldrb	r2, [r6, #24]
					return STATUS_ERR_TIMEOUT;
				}
			}
#  endif

			while (!spi_is_ready_to_read(module)) {
    4658:	465f      	mov	r7, fp
    465a:	423a      	tst	r2, r7
    465c:	d0fb      	beq.n	4656 <spi_write_buffer_wait+0x136>
    465e:	7e32      	ldrb	r2, [r6, #24]
	Assert(module->hw);

	SercomSpi *const spi_module = &(module->hw->SPI);

	/* Check if data is ready to be read */
	if (!spi_is_ready_to_read(module)) {
    4660:	423a      	tst	r2, r7
    4662:	d00d      	beq.n	4680 <spi_write_buffer_wait+0x160>

	/* Return value */
	enum status_code retval = STATUS_OK;

	/* Check if data is overflown */
	if (spi_module->STATUS.reg & SERCOM_SPI_STATUS_BUFOVF) {
    4664:	8b72      	ldrh	r2, [r6, #26]
    4666:	423a      	tst	r2, r7
    4668:	d004      	beq.n	4674 <spi_write_buffer_wait+0x154>
		retval = STATUS_ERR_OVERFLOW;
		/* Clear overflow flag */
		spi_module->STATUS.reg |= SERCOM_SPI_STATUS_BUFOVF;
    466a:	8b72      	ldrh	r2, [r6, #26]
    466c:	2704      	movs	r7, #4
    466e:	433a      	orrs	r2, r7
    4670:	b292      	uxth	r2, r2
    4672:	8372      	strh	r2, [r6, #26]
	}

	/* Read the character from the DATA register */
	if (module->character_size == SPI_CHARACTER_SIZE_9BIT) {
    4674:	79a2      	ldrb	r2, [r4, #6]
    4676:	2a01      	cmp	r2, #1
    4678:	d101      	bne.n	467e <spi_write_buffer_wait+0x15e>
		*rx_data = (spi_module->DATA.reg & SERCOM_SPI_DATA_MASK);
    467a:	6ab2      	ldr	r2, [r6, #40]	; 0x28
    467c:	e000      	b.n	4680 <spi_write_buffer_wait+0x160>
	} else {
		*rx_data = (uint8_t)spi_module->DATA.reg;
    467e:	6ab2      	ldr	r2, [r6, #40]	; 0x28
			}

			/* Flush read buffer */
			uint16_t flush;
			spi_read(module, &flush);
			flush_length--;
    4680:	4652      	mov	r2, sl
    4682:	3a01      	subs	r2, #1
    4684:	b292      	uxth	r2, r2
    4686:	4692      	mov	sl, r2
    4688:	3d01      	subs	r5, #1
    468a:	b2ad      	uxth	r5, r5

	uint16_t tx_pos = 0;
	uint16_t flush_length = length;

	/* Write block */
	while (length--) {
    468c:	4a2a      	ldr	r2, [pc, #168]	; (4738 <spi_write_buffer_wait+0x218>)
    468e:	4295      	cmp	r5, r2
    4690:	d000      	beq.n	4694 <spi_write_buffer_wait+0x174>
    4692:	e769      	b.n	4568 <spi_write_buffer_wait+0x48>
    4694:	4651      	mov	r1, sl
			flush_length--;
		}
	}

#  if CONF_SPI_MASTER_ENABLE == true
	if (module->mode == SPI_MODE_MASTER) {
    4696:	7963      	ldrb	r3, [r4, #5]
    4698:	2b01      	cmp	r3, #1
    469a:	d105      	bne.n	46a8 <spi_write_buffer_wait+0x188>
{
	/* Sanity check arguments */
	Assert(module);
	Assert(module->hw);

	SercomSpi *const spi_module = &(module->hw->SPI);
    469c:	6821      	ldr	r1, [r4, #0]

	/* Check interrupt flag */
	return (spi_module->INTFLAG.reg & SERCOM_SPI_INTFLAG_TXC);
    469e:	2202      	movs	r2, #2
    46a0:	7e0b      	ldrb	r3, [r1, #24]
		/* Wait for last byte to be transferred */
		while (!spi_is_write_complete(module)) {
    46a2:	4213      	tst	r3, r2
    46a4:	d0fc      	beq.n	46a0 <spi_write_buffer_wait+0x180>
    46a6:	e033      	b.n	4710 <spi_write_buffer_wait+0x1f0>
		}
	}
#  endif

#  if CONF_SPI_SLAVE_ENABLE == true
	if (module->mode == SPI_MODE_SLAVE) {
    46a8:	2b00      	cmp	r3, #0
    46aa:	d133      	bne.n	4714 <spi_write_buffer_wait+0x1f4>
		if (module->receiver_enabled) {
    46ac:	79e3      	ldrb	r3, [r4, #7]
				flush_length--;
			}
		}
	}
#  endif
	return STATUS_OK;
    46ae:	2000      	movs	r0, #0
	}
#  endif

#  if CONF_SPI_SLAVE_ENABLE == true
	if (module->mode == SPI_MODE_SLAVE) {
		if (module->receiver_enabled) {
    46b0:	2b00      	cmp	r3, #0
    46b2:	d036      	beq.n	4722 <spi_write_buffer_wait+0x202>
			while (flush_length) {
    46b4:	2900      	cmp	r1, #0
    46b6:	d02f      	beq.n	4718 <spi_write_buffer_wait+0x1f8>
	Assert(module->hw);

	SercomSpi *const spi_module = &(module->hw->SPI);

	/* Check interrupt flag */
	return (spi_module->INTFLAG.reg & SERCOM_SPI_INTFLAG_RXC);
    46b8:	2504      	movs	r5, #4
				/* Start timeout period for slave */
				for (uint32_t i = 0; i <= SPI_TIMEOUT; i++) {
					if (spi_is_ready_to_read(module)) {
    46ba:	4e1d      	ldr	r6, [pc, #116]	; (4730 <spi_write_buffer_wait+0x210>)

	/* Check if data is overflown */
	if (spi_module->STATUS.reg & SERCOM_SPI_STATUS_BUFOVF) {
		retval = STATUS_ERR_OVERFLOW;
		/* Clear overflow flag */
		spi_module->STATUS.reg |= SERCOM_SPI_STATUS_BUFOVF;
    46bc:	2704      	movs	r7, #4
    46be:	4650      	mov	r0, sl
    46c0:	e01c      	b.n	46fc <spi_write_buffer_wait+0x1dc>
	Assert(module->hw);

	SercomSpi *const spi_module = &(module->hw->SPI);

	/* Check interrupt flag */
	return (spi_module->INTFLAG.reg & SERCOM_SPI_INTFLAG_RXC);
    46c2:	7e0a      	ldrb	r2, [r1, #24]
    46c4:	422a      	tst	r2, r5
    46c6:	d102      	bne.n	46ce <spi_write_buffer_wait+0x1ae>
    46c8:	3b01      	subs	r3, #1
#  if CONF_SPI_SLAVE_ENABLE == true
	if (module->mode == SPI_MODE_SLAVE) {
		if (module->receiver_enabled) {
			while (flush_length) {
				/* Start timeout period for slave */
				for (uint32_t i = 0; i <= SPI_TIMEOUT; i++) {
    46ca:	2b00      	cmp	r3, #0
    46cc:	d1f9      	bne.n	46c2 <spi_write_buffer_wait+0x1a2>
    46ce:	7e0b      	ldrb	r3, [r1, #24]
					if (spi_is_ready_to_read(module)) {
						break;
					}
				}
				if (!spi_is_ready_to_read(module)) {
    46d0:	422b      	tst	r3, r5
    46d2:	d023      	beq.n	471c <spi_write_buffer_wait+0x1fc>
    46d4:	7e0b      	ldrb	r3, [r1, #24]
	Assert(module->hw);

	SercomSpi *const spi_module = &(module->hw->SPI);

	/* Check if data is ready to be read */
	if (!spi_is_ready_to_read(module)) {
    46d6:	422b      	tst	r3, r5
    46d8:	d00c      	beq.n	46f4 <spi_write_buffer_wait+0x1d4>

	/* Return value */
	enum status_code retval = STATUS_OK;

	/* Check if data is overflown */
	if (spi_module->STATUS.reg & SERCOM_SPI_STATUS_BUFOVF) {
    46da:	8b4b      	ldrh	r3, [r1, #26]
    46dc:	422b      	tst	r3, r5
    46de:	d003      	beq.n	46e8 <spi_write_buffer_wait+0x1c8>
		retval = STATUS_ERR_OVERFLOW;
		/* Clear overflow flag */
		spi_module->STATUS.reg |= SERCOM_SPI_STATUS_BUFOVF;
    46e0:	8b4b      	ldrh	r3, [r1, #26]
    46e2:	433b      	orrs	r3, r7
    46e4:	b29b      	uxth	r3, r3
    46e6:	834b      	strh	r3, [r1, #26]
	}

	/* Read the character from the DATA register */
	if (module->character_size == SPI_CHARACTER_SIZE_9BIT) {
    46e8:	79a3      	ldrb	r3, [r4, #6]
    46ea:	2b01      	cmp	r3, #1
    46ec:	d101      	bne.n	46f2 <spi_write_buffer_wait+0x1d2>
		*rx_data = (spi_module->DATA.reg & SERCOM_SPI_DATA_MASK);
    46ee:	6a8b      	ldr	r3, [r1, #40]	; 0x28
    46f0:	e000      	b.n	46f4 <spi_write_buffer_wait+0x1d4>
	} else {
		*rx_data = (uint8_t)spi_module->DATA.reg;
    46f2:	6a8b      	ldr	r3, [r1, #40]	; 0x28
					return STATUS_ERR_TIMEOUT;
				}
				/* Flush read buffer */
				uint16_t flush;
				spi_read(module, &flush);
				flush_length--;
    46f4:	3801      	subs	r0, #1
    46f6:	b280      	uxth	r0, r0
#  endif

#  if CONF_SPI_SLAVE_ENABLE == true
	if (module->mode == SPI_MODE_SLAVE) {
		if (module->receiver_enabled) {
			while (flush_length) {
    46f8:	2800      	cmp	r0, #0
    46fa:	d011      	beq.n	4720 <spi_write_buffer_wait+0x200>
{
	/* Sanity check arguments */
	Assert(module);
	Assert(module->hw);

	SercomSpi *const spi_module = &(module->hw->SPI);
    46fc:	6821      	ldr	r1, [r4, #0]

	/* Check interrupt flag */
	return (spi_module->INTFLAG.reg & SERCOM_SPI_INTFLAG_RXC);
    46fe:	7e0b      	ldrb	r3, [r1, #24]
				/* Start timeout period for slave */
				for (uint32_t i = 0; i <= SPI_TIMEOUT; i++) {
					if (spi_is_ready_to_read(module)) {
    4700:	422b      	tst	r3, r5
    4702:	d1e4      	bne.n	46ce <spi_write_buffer_wait+0x1ae>
    4704:	1c33      	adds	r3, r6, #0
    4706:	e7dc      	b.n	46c2 <spi_write_buffer_wait+0x1a2>
				return STATUS_ABORTED;
			}

			if (!spi_is_ready_to_write(module)) {
				/* Not ready to write data within timeout period */
				return STATUS_ERR_TIMEOUT;
    4708:	2012      	movs	r0, #18
    470a:	e00a      	b.n	4722 <spi_write_buffer_wait+0x202>
					return STATUS_ABORTED;
				}

				if (!spi_is_ready_to_read(module)) {
					/* Not ready to read data within timeout period */
					return STATUS_ERR_TIMEOUT;
    470c:	2012      	movs	r0, #18
    470e:	e008      	b.n	4722 <spi_write_buffer_wait+0x202>
				flush_length--;
			}
		}
	}
#  endif
	return STATUS_OK;
    4710:	2000      	movs	r0, #0
    4712:	e006      	b.n	4722 <spi_write_buffer_wait+0x202>
    4714:	2000      	movs	r0, #0
    4716:	e004      	b.n	4722 <spi_write_buffer_wait+0x202>
    4718:	2000      	movs	r0, #0
    471a:	e002      	b.n	4722 <spi_write_buffer_wait+0x202>
						break;
					}
				}
				if (!spi_is_ready_to_read(module)) {
					/* Not ready to read data within timeout period */
					return STATUS_ERR_TIMEOUT;
    471c:	2012      	movs	r0, #18
    471e:	e000      	b.n	4722 <spi_write_buffer_wait+0x202>
				flush_length--;
			}
		}
	}
#  endif
	return STATUS_OK;
    4720:	2000      	movs	r0, #0
}
    4722:	b003      	add	sp, #12
    4724:	bc3c      	pop	{r2, r3, r4, r5}
    4726:	4690      	mov	r8, r2
    4728:	4699      	mov	r9, r3
    472a:	46a2      	mov	sl, r4
    472c:	46ab      	mov	fp, r5
    472e:	bdf0      	pop	{r4, r5, r6, r7, pc}
    4730:	00002710 	.word	0x00002710
    4734:	00002711 	.word	0x00002711
    4738:	0000ffff 	.word	0x0000ffff

0000473c <_spi_interrupt_handler>:
 * \param[in]  instance  ID of the SERCOM instance calling the interrupt
 *                       handler.
 */
void _spi_interrupt_handler(
		uint8_t instance)
{
    473c:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
	/* Get device instance from the look-up table */
	struct spi_module *module
    473e:	0080      	lsls	r0, r0, #2
    4740:	4b7a      	ldr	r3, [pc, #488]	; (492c <_spi_interrupt_handler+0x1f0>)
    4742:	58c4      	ldr	r4, [r0, r3]
		= (struct spi_module *)_sercom_instances[instance];

	/* Pointer to the hardware module instance */
	SercomSpi *const spi_hw = &(module->hw->SPI);
    4744:	6825      	ldr	r5, [r4, #0]

	/* Combine callback registered and enabled masks. */
	uint8_t callback_mask =
			module->enabled_callback & module->registered_callback;
    4746:	2336      	movs	r3, #54	; 0x36

	/* Pointer to the hardware module instance */
	SercomSpi *const spi_hw = &(module->hw->SPI);

	/* Combine callback registered and enabled masks. */
	uint8_t callback_mask =
    4748:	5ce3      	ldrb	r3, [r4, r3]
    474a:	2237      	movs	r2, #55	; 0x37
    474c:	5ca7      	ldrb	r7, [r4, r2]
    474e:	401f      	ands	r7, r3
			module->enabled_callback & module->registered_callback;

	/* Read and mask interrupt flag register */
	uint16_t interrupt_status = spi_hw->INTFLAG.reg;
    4750:	7e2b      	ldrb	r3, [r5, #24]
	interrupt_status &= spi_hw->INTENSET.reg;
    4752:	7dae      	ldrb	r6, [r5, #22]
    4754:	401e      	ands	r6, r3

	/* Data register empty interrupt */
	if (interrupt_status & SPI_INTERRUPT_FLAG_DATA_REGISTER_EMPTY) {
    4756:	07f1      	lsls	r1, r6, #31
    4758:	d541      	bpl.n	47de <_spi_interrupt_handler+0xa2>
#  if CONF_SPI_MASTER_ENABLE == true
		if ((module->mode == SPI_MODE_MASTER) &&
    475a:	7963      	ldrb	r3, [r4, #5]
    475c:	2b01      	cmp	r3, #1
    475e:	d116      	bne.n	478e <_spi_interrupt_handler+0x52>
			(module->dir == SPI_DIRECTION_READ)) {
    4760:	7a63      	ldrb	r3, [r4, #9]
	interrupt_status &= spi_hw->INTENSET.reg;

	/* Data register empty interrupt */
	if (interrupt_status & SPI_INTERRUPT_FLAG_DATA_REGISTER_EMPTY) {
#  if CONF_SPI_MASTER_ENABLE == true
		if ((module->mode == SPI_MODE_MASTER) &&
    4762:	2b00      	cmp	r3, #0
    4764:	d10f      	bne.n	4786 <_spi_interrupt_handler+0x4a>
{
	/* Pointer to the hardware module instance */
	SercomSpi *const spi_hw = &(module->hw->SPI);

	/* Write dummy byte */
	spi_hw->DATA.reg = dummy_write;
    4766:	4b72      	ldr	r3, [pc, #456]	; (4930 <_spi_interrupt_handler+0x1f4>)
    4768:	881b      	ldrh	r3, [r3, #0]
    476a:	62ab      	str	r3, [r5, #40]	; 0x28

	/* Decrement remaining dummy buffer length */
	module->remaining_dummy_buffer_length--;
    476c:	8e63      	ldrh	r3, [r4, #50]	; 0x32
    476e:	3b01      	subs	r3, #1
    4770:	b29b      	uxth	r3, r3
    4772:	8663      	strh	r3, [r4, #50]	; 0x32
#  if CONF_SPI_MASTER_ENABLE == true
		if ((module->mode == SPI_MODE_MASTER) &&
			(module->dir == SPI_DIRECTION_READ)) {
			/* Send dummy byte when reading in master mode */
			_spi_write_dummy(module);
			if (module->remaining_dummy_buffer_length == 0) {
    4774:	8e63      	ldrh	r3, [r4, #50]	; 0x32
    4776:	b29b      	uxth	r3, r3
    4778:	2b00      	cmp	r3, #0
    477a:	d101      	bne.n	4780 <_spi_interrupt_handler+0x44>
				/* Disable the Data Register Empty Interrupt */
				spi_hw->INTENCLR.reg
						= SPI_INTERRUPT_FLAG_DATA_REGISTER_EMPTY;
    477c:	2301      	movs	r3, #1
    477e:	752b      	strb	r3, [r5, #20]
		}
#  endif

		if (0
#  if CONF_SPI_MASTER_ENABLE == true
		|| ((module->mode == SPI_MODE_MASTER) &&
    4780:	7963      	ldrb	r3, [r4, #5]
						= SPI_INTERRUPT_FLAG_DATA_REGISTER_EMPTY;
			}
		}
#  endif

		if (0
    4782:	2b01      	cmp	r3, #1
    4784:	d103      	bne.n	478e <_spi_interrupt_handler+0x52>
#  if CONF_SPI_MASTER_ENABLE == true
		|| ((module->mode == SPI_MODE_MASTER) &&
			(module->dir != SPI_DIRECTION_READ))
    4786:	7a63      	ldrb	r3, [r4, #9]
		}
#  endif

		if (0
#  if CONF_SPI_MASTER_ENABLE == true
		|| ((module->mode == SPI_MODE_MASTER) &&
    4788:	2b00      	cmp	r3, #0
    478a:	d105      	bne.n	4798 <_spi_interrupt_handler+0x5c>
    478c:	e027      	b.n	47de <_spi_interrupt_handler+0xa2>
			(module->dir != SPI_DIRECTION_READ))
#  endif
#  if CONF_SPI_SLAVE_ENABLE == true
		|| ((module->mode == SPI_MODE_SLAVE) &&
    478e:	2b00      	cmp	r3, #0
    4790:	d125      	bne.n	47de <_spi_interrupt_handler+0xa2>
			(module->dir != SPI_DIRECTION_READ))
    4792:	7a63      	ldrb	r3, [r4, #9]
#  if CONF_SPI_MASTER_ENABLE == true
		|| ((module->mode == SPI_MODE_MASTER) &&
			(module->dir != SPI_DIRECTION_READ))
#  endif
#  if CONF_SPI_SLAVE_ENABLE == true
		|| ((module->mode == SPI_MODE_SLAVE) &&
    4794:	2b00      	cmp	r3, #0
    4796:	d022      	beq.n	47de <_spi_interrupt_handler+0xa2>
 */
static void _spi_write(
		struct spi_module *const module)
{
	/* Pointer to the hardware module instance */
	SercomSpi *const spi_hw = &(module->hw->SPI);
    4798:	6822      	ldr	r2, [r4, #0]

	/* Write value will be at least 8-bits long */
	uint16_t data_to_send = *(module->tx_buffer_ptr);
    479a:	6ae3      	ldr	r3, [r4, #44]	; 0x2c
    479c:	7819      	ldrb	r1, [r3, #0]
    479e:	b2c9      	uxtb	r1, r1
	/* Increment 8-bit pointer */
	(module->tx_buffer_ptr)++;
    47a0:	1c58      	adds	r0, r3, #1
    47a2:	62e0      	str	r0, [r4, #44]	; 0x2c

	if (module->character_size == SPI_CHARACTER_SIZE_9BIT) {
    47a4:	79a0      	ldrb	r0, [r4, #6]
    47a6:	2801      	cmp	r0, #1
    47a8:	d104      	bne.n	47b4 <_spi_interrupt_handler+0x78>
		data_to_send |= ((*(module->tx_buffer_ptr)) << 8);
    47aa:	7858      	ldrb	r0, [r3, #1]
    47ac:	0200      	lsls	r0, r0, #8
    47ae:	4301      	orrs	r1, r0
		/* Increment 8-bit pointer */
		(module->tx_buffer_ptr)++;
    47b0:	3302      	adds	r3, #2
    47b2:	62e3      	str	r3, [r4, #44]	; 0x2c
	}

	/* Write the data to send*/
	spi_hw->DATA.reg = data_to_send & SERCOM_SPI_DATA_MASK;
    47b4:	05cb      	lsls	r3, r1, #23
    47b6:	0ddb      	lsrs	r3, r3, #23
    47b8:	6293      	str	r3, [r2, #40]	; 0x28

	/* Decrement remaining buffer length */
	(module->remaining_tx_buffer_length)--;
    47ba:	8ea3      	ldrh	r3, [r4, #52]	; 0x34
    47bc:	3b01      	subs	r3, #1
    47be:	b29b      	uxth	r3, r3
    47c0:	86a3      	strh	r3, [r4, #52]	; 0x34
			(module->dir != SPI_DIRECTION_READ))
#  endif
		) {
			/* Write next byte from buffer */
			_spi_write(module);
			if (module->remaining_tx_buffer_length == 0) {
    47c2:	8ea3      	ldrh	r3, [r4, #52]	; 0x34
    47c4:	b29b      	uxth	r3, r3
    47c6:	2b00      	cmp	r3, #0
    47c8:	d109      	bne.n	47de <_spi_interrupt_handler+0xa2>
				/* Disable the Data Register Empty Interrupt */
				spi_hw->INTENCLR.reg
						= SPI_INTERRUPT_FLAG_DATA_REGISTER_EMPTY;
    47ca:	2301      	movs	r3, #1
    47cc:	752b      	strb	r3, [r5, #20]

				if (module->dir == SPI_DIRECTION_WRITE &&
    47ce:	7a63      	ldrb	r3, [r4, #9]
    47d0:	2b01      	cmp	r3, #1
    47d2:	d104      	bne.n	47de <_spi_interrupt_handler+0xa2>
    47d4:	79e3      	ldrb	r3, [r4, #7]
    47d6:	2b00      	cmp	r3, #0
    47d8:	d101      	bne.n	47de <_spi_interrupt_handler+0xa2>
						!(module->receiver_enabled)) {
					/* Enable the Data Register transmit complete Interrupt */
					spi_hw->INTENSET.reg = SPI_INTERRUPT_FLAG_TX_COMPLETE;
    47da:	2302      	movs	r3, #2
    47dc:	75ab      	strb	r3, [r5, #22]
			}
		}
	}

	/* Receive complete interrupt*/
	if (interrupt_status & SPI_INTERRUPT_FLAG_RX_COMPLETE) {
    47de:	0772      	lsls	r2, r6, #29
    47e0:	d561      	bpl.n	48a6 <_spi_interrupt_handler+0x16a>
		/* Check for overflow */
		if (spi_hw->STATUS.reg & SERCOM_SPI_STATUS_BUFOVF) {
    47e2:	8b6b      	ldrh	r3, [r5, #26]
    47e4:	0759      	lsls	r1, r3, #29
    47e6:	d514      	bpl.n	4812 <_spi_interrupt_handler+0xd6>
			if (module->dir != SPI_DIRECTION_WRITE) {
    47e8:	7a63      	ldrb	r3, [r4, #9]
    47ea:	2b01      	cmp	r3, #1
    47ec:	d00b      	beq.n	4806 <_spi_interrupt_handler+0xca>
				/* Store the error code */
				module->status = STATUS_ERR_OVERFLOW;
    47ee:	221e      	movs	r2, #30
    47f0:	2338      	movs	r3, #56	; 0x38
    47f2:	54e2      	strb	r2, [r4, r3]

				/* End transaction */
				module->dir = SPI_DIRECTION_IDLE;
    47f4:	2303      	movs	r3, #3
    47f6:	7263      	strb	r3, [r4, #9]

				spi_hw->INTENCLR.reg = SPI_INTERRUPT_FLAG_RX_COMPLETE |
    47f8:	2305      	movs	r3, #5
    47fa:	752b      	strb	r3, [r5, #20]
						SPI_INTERRUPT_FLAG_DATA_REGISTER_EMPTY;
				/* Run callback if registered and enabled */
				if (callback_mask & (1 << SPI_CALLBACK_ERROR)) {
    47fc:	073a      	lsls	r2, r7, #28
    47fe:	d502      	bpl.n	4806 <_spi_interrupt_handler+0xca>
					(module->callback[SPI_CALLBACK_ERROR])(module);
    4800:	1c20      	adds	r0, r4, #0
    4802:	69a3      	ldr	r3, [r4, #24]
    4804:	4798      	blx	r3
				}
			}
			/* Flush */
			uint16_t flush = spi_hw->DATA.reg;
    4806:	6aab      	ldr	r3, [r5, #40]	; 0x28
			UNUSED(flush);
			/* Clear overflow flag */
			spi_hw->STATUS.reg |= SERCOM_SPI_STATUS_BUFOVF;
    4808:	8b6a      	ldrh	r2, [r5, #26]
    480a:	2304      	movs	r3, #4
    480c:	4313      	orrs	r3, r2
    480e:	836b      	strh	r3, [r5, #26]
    4810:	e049      	b.n	48a6 <_spi_interrupt_handler+0x16a>
		} else {
			if (module->dir == SPI_DIRECTION_WRITE) {
    4812:	7a63      	ldrb	r3, [r4, #9]
    4814:	2b01      	cmp	r3, #1
    4816:	d116      	bne.n	4846 <_spi_interrupt_handler+0x10a>
 */
static void _spi_read_dummy(
		struct spi_module *const module)
{
	/* Pointer to the hardware module instance */
	SercomSpi *const spi_hw = &(module->hw->SPI);
    4818:	6823      	ldr	r3, [r4, #0]
	uint16_t flush = 0;

	/* Read dummy byte */
	flush = spi_hw->DATA.reg;
    481a:	6a9b      	ldr	r3, [r3, #40]	; 0x28
	UNUSED(flush);

	/* Decrement remaining dummy buffer length */
	module->remaining_dummy_buffer_length--;
    481c:	8e63      	ldrh	r3, [r4, #50]	; 0x32
    481e:	3b01      	subs	r3, #1
    4820:	b29b      	uxth	r3, r3
    4822:	8663      	strh	r3, [r4, #50]	; 0x32
			spi_hw->STATUS.reg |= SERCOM_SPI_STATUS_BUFOVF;
		} else {
			if (module->dir == SPI_DIRECTION_WRITE) {
				/* Flush receive buffer when writing */
				_spi_read_dummy(module);
				if (module->remaining_dummy_buffer_length == 0) {
    4824:	8e63      	ldrh	r3, [r4, #50]	; 0x32
    4826:	b29b      	uxth	r3, r3
    4828:	2b00      	cmp	r3, #0
    482a:	d13c      	bne.n	48a6 <_spi_interrupt_handler+0x16a>
					spi_hw->INTENCLR.reg = SPI_INTERRUPT_FLAG_RX_COMPLETE;
    482c:	2304      	movs	r3, #4
    482e:	752b      	strb	r3, [r5, #20]
					module->status = STATUS_OK;
    4830:	2200      	movs	r2, #0
    4832:	2338      	movs	r3, #56	; 0x38
    4834:	54e2      	strb	r2, [r4, r3]
					module->dir = SPI_DIRECTION_IDLE;
    4836:	2303      	movs	r3, #3
    4838:	7263      	strb	r3, [r4, #9]
					/* Run callback if registered and enabled */
					if (callback_mask &
    483a:	07f9      	lsls	r1, r7, #31
    483c:	d533      	bpl.n	48a6 <_spi_interrupt_handler+0x16a>
							(1 << SPI_CALLBACK_BUFFER_TRANSMITTED)){
						(module->callback[SPI_CALLBACK_BUFFER_TRANSMITTED])(module);
    483e:	1c20      	adds	r0, r4, #0
    4840:	68e2      	ldr	r2, [r4, #12]
    4842:	4790      	blx	r2
    4844:	e02f      	b.n	48a6 <_spi_interrupt_handler+0x16a>
 */
static void _spi_read(
		struct spi_module *const module)
{
	/* Pointer to the hardware module instance */
	SercomSpi *const spi_hw = &(module->hw->SPI);
    4846:	6823      	ldr	r3, [r4, #0]

	uint16_t received_data = (spi_hw->DATA.reg & SERCOM_SPI_DATA_MASK);
    4848:	6a9a      	ldr	r2, [r3, #40]	; 0x28
    484a:	05d2      	lsls	r2, r2, #23
    484c:	0dd2      	lsrs	r2, r2, #23

	/* Read value will be at least 8-bits long */
	*(module->rx_buffer_ptr) = received_data;
    484e:	b2d3      	uxtb	r3, r2
    4850:	6aa1      	ldr	r1, [r4, #40]	; 0x28
    4852:	700b      	strb	r3, [r1, #0]
	/* Increment 8-bit pointer */
	module->rx_buffer_ptr += 1;
    4854:	6aa3      	ldr	r3, [r4, #40]	; 0x28
    4856:	1c59      	adds	r1, r3, #1
    4858:	62a1      	str	r1, [r4, #40]	; 0x28

	if(module->character_size == SPI_CHARACTER_SIZE_9BIT) {
    485a:	79a1      	ldrb	r1, [r4, #6]
    485c:	2901      	cmp	r1, #1
    485e:	d104      	bne.n	486a <_spi_interrupt_handler+0x12e>
		/* 9-bit data, write next received byte to the buffer */
		*(module->rx_buffer_ptr) = (received_data >> 8);
    4860:	0a12      	lsrs	r2, r2, #8
    4862:	705a      	strb	r2, [r3, #1]
		/* Increment 8-bit pointer */
		module->rx_buffer_ptr += 1;
    4864:	6aa3      	ldr	r3, [r4, #40]	; 0x28
    4866:	3301      	adds	r3, #1
    4868:	62a3      	str	r3, [r4, #40]	; 0x28
	}

	/* Decrement length of the remaining buffer */
	module->remaining_rx_buffer_length--;
    486a:	8e23      	ldrh	r3, [r4, #48]	; 0x30
    486c:	3b01      	subs	r3, #1
    486e:	b29b      	uxth	r3, r3
    4870:	8623      	strh	r3, [r4, #48]	; 0x30
			} else {
				/* Read data register */
				_spi_read(module);

				/* Check if the last character have been received */
				if (module->remaining_rx_buffer_length == 0) {
    4872:	8e23      	ldrh	r3, [r4, #48]	; 0x30
    4874:	b29b      	uxth	r3, r3
    4876:	2b00      	cmp	r3, #0
    4878:	d115      	bne.n	48a6 <_spi_interrupt_handler+0x16a>
					module->status = STATUS_OK;
    487a:	2200      	movs	r2, #0
    487c:	2338      	movs	r3, #56	; 0x38
    487e:	54e2      	strb	r2, [r4, r3]
					/* Disable RX Complete Interrupt and set status */
					spi_hw->INTENCLR.reg = SPI_INTERRUPT_FLAG_RX_COMPLETE;
    4880:	2304      	movs	r3, #4
    4882:	752b      	strb	r3, [r5, #20]
					if(module->dir == SPI_DIRECTION_BOTH) {
    4884:	7a63      	ldrb	r3, [r4, #9]
    4886:	2b02      	cmp	r3, #2
    4888:	d105      	bne.n	4896 <_spi_interrupt_handler+0x15a>
						if (callback_mask & (1 << SPI_CALLBACK_BUFFER_TRANSCEIVED)) {
    488a:	077a      	lsls	r2, r7, #29
    488c:	d50b      	bpl.n	48a6 <_spi_interrupt_handler+0x16a>
							(module->callback[SPI_CALLBACK_BUFFER_TRANSCEIVED])(module);
    488e:	1c20      	adds	r0, r4, #0
    4890:	6963      	ldr	r3, [r4, #20]
    4892:	4798      	blx	r3
    4894:	e007      	b.n	48a6 <_spi_interrupt_handler+0x16a>
						}
					} else if (module->dir == SPI_DIRECTION_READ) {
    4896:	7a63      	ldrb	r3, [r4, #9]
    4898:	2b00      	cmp	r3, #0
    489a:	d104      	bne.n	48a6 <_spi_interrupt_handler+0x16a>
						if (callback_mask & (1 << SPI_CALLBACK_BUFFER_RECEIVED)) {
    489c:	07b9      	lsls	r1, r7, #30
    489e:	d502      	bpl.n	48a6 <_spi_interrupt_handler+0x16a>
							(module->callback[SPI_CALLBACK_BUFFER_RECEIVED])(module);
    48a0:	1c20      	adds	r0, r4, #0
    48a2:	6922      	ldr	r2, [r4, #16]
    48a4:	4790      	blx	r2
			}
		}
	}

	/* Transmit complete */
	if (interrupt_status & SPI_INTERRUPT_FLAG_TX_COMPLETE) {
    48a6:	07b3      	lsls	r3, r6, #30
    48a8:	d528      	bpl.n	48fc <_spi_interrupt_handler+0x1c0>
#  if CONF_SPI_SLAVE_ENABLE == true
		if (module->mode == SPI_MODE_SLAVE) {
    48aa:	7963      	ldrb	r3, [r4, #5]
    48ac:	2b00      	cmp	r3, #0
    48ae:	d110      	bne.n	48d2 <_spi_interrupt_handler+0x196>
			/* Transaction ended by master */

			/* Disable interrupts */
			spi_hw->INTENCLR.reg =
    48b0:	2307      	movs	r3, #7
    48b2:	752b      	strb	r3, [r5, #20]
					SPI_INTERRUPT_FLAG_TX_COMPLETE |
					SPI_INTERRUPT_FLAG_RX_COMPLETE |
					SPI_INTERRUPT_FLAG_DATA_REGISTER_EMPTY;
			/* Clear interrupt flag */
			spi_hw->INTFLAG.reg = SPI_INTERRUPT_FLAG_TX_COMPLETE;
    48b4:	2302      	movs	r3, #2
    48b6:	762b      	strb	r3, [r5, #24]


			/* Reset all status information */
			module->dir = SPI_DIRECTION_IDLE;
    48b8:	2303      	movs	r3, #3
    48ba:	7263      	strb	r3, [r4, #9]
			module->remaining_tx_buffer_length = 0;
    48bc:	2300      	movs	r3, #0
    48be:	86a3      	strh	r3, [r4, #52]	; 0x34
			module->remaining_rx_buffer_length = 0;
    48c0:	8623      	strh	r3, [r4, #48]	; 0x30
			module->status = STATUS_OK;
    48c2:	2338      	movs	r3, #56	; 0x38
    48c4:	2200      	movs	r2, #0
    48c6:	54e2      	strb	r2, [r4, r3]

			if (callback_mask &
    48c8:	06f9      	lsls	r1, r7, #27
    48ca:	d502      	bpl.n	48d2 <_spi_interrupt_handler+0x196>
					(1 << SPI_CALLBACK_SLAVE_TRANSMISSION_COMPLETE)) {
			(module->callback[SPI_CALLBACK_SLAVE_TRANSMISSION_COMPLETE])
					(module);
    48cc:	1c20      	adds	r0, r4, #0
    48ce:	69e2      	ldr	r2, [r4, #28]
    48d0:	4790      	blx	r2
			}

		}
#  endif
#  if CONF_SPI_MASTER_ENABLE == true
		if ((module->mode == SPI_MODE_MASTER) &&
    48d2:	7963      	ldrb	r3, [r4, #5]
    48d4:	2b01      	cmp	r3, #1
    48d6:	d111      	bne.n	48fc <_spi_interrupt_handler+0x1c0>
			(module->dir == SPI_DIRECTION_WRITE) && !(module->receiver_enabled)) {
    48d8:	7a63      	ldrb	r3, [r4, #9]
			}

		}
#  endif
#  if CONF_SPI_MASTER_ENABLE == true
		if ((module->mode == SPI_MODE_MASTER) &&
    48da:	2b01      	cmp	r3, #1
    48dc:	d10e      	bne.n	48fc <_spi_interrupt_handler+0x1c0>
			(module->dir == SPI_DIRECTION_WRITE) && !(module->receiver_enabled)) {
    48de:	79e3      	ldrb	r3, [r4, #7]
    48e0:	2b00      	cmp	r3, #0
    48e2:	d10b      	bne.n	48fc <_spi_interrupt_handler+0x1c0>
		  	/* Clear interrupt flag */
		 	spi_hw->INTENCLR.reg
					= SPI_INTERRUPT_FLAG_TX_COMPLETE;
    48e4:	2302      	movs	r3, #2
    48e6:	752b      	strb	r3, [r5, #20]
			/* Buffer sent with receiver disabled */
			module->dir = SPI_DIRECTION_IDLE;
    48e8:	2303      	movs	r3, #3
    48ea:	7263      	strb	r3, [r4, #9]
			module->status = STATUS_OK;
    48ec:	2200      	movs	r2, #0
    48ee:	2338      	movs	r3, #56	; 0x38
    48f0:	54e2      	strb	r2, [r4, r3]
			/* Run callback if registered and enabled */
			if (callback_mask & (1 << SPI_CALLBACK_BUFFER_TRANSMITTED)){
    48f2:	07fb      	lsls	r3, r7, #31
    48f4:	d502      	bpl.n	48fc <_spi_interrupt_handler+0x1c0>
				(module->callback[SPI_CALLBACK_BUFFER_TRANSMITTED])
						(module);
    48f6:	1c20      	adds	r0, r4, #0
    48f8:	68e1      	ldr	r1, [r4, #12]
    48fa:	4788      	blx	r1
	}

#  ifdef FEATURE_SPI_SLAVE_SELECT_LOW_DETECT
#  if CONF_SPI_SLAVE_ENABLE == true
		/* When a high to low transition is detected on the _SS pin in slave mode */
		if (interrupt_status & SPI_INTERRUPT_FLAG_SLAVE_SELECT_LOW) {
    48fc:	0732      	lsls	r2, r6, #28
    48fe:	d50a      	bpl.n	4916 <_spi_interrupt_handler+0x1da>
			if (module->mode == SPI_MODE_SLAVE) {
    4900:	7963      	ldrb	r3, [r4, #5]
    4902:	2b00      	cmp	r3, #0
    4904:	d107      	bne.n	4916 <_spi_interrupt_handler+0x1da>
				/* Disable interrupts */
				spi_hw->INTENCLR.reg = SPI_INTERRUPT_FLAG_SLAVE_SELECT_LOW;
    4906:	2308      	movs	r3, #8
    4908:	752b      	strb	r3, [r5, #20]
				/* Clear interrupt flag */
				spi_hw->INTFLAG.reg = SPI_INTERRUPT_FLAG_SLAVE_SELECT_LOW;
    490a:	762b      	strb	r3, [r5, #24]

				if (callback_mask & (1 << SPI_CALLBACK_SLAVE_SELECT_LOW)) {
    490c:	06bb      	lsls	r3, r7, #26
    490e:	d502      	bpl.n	4916 <_spi_interrupt_handler+0x1da>
					(module->callback[SPI_CALLBACK_SLAVE_SELECT_LOW])(module);
    4910:	1c20      	adds	r0, r4, #0
    4912:	6a21      	ldr	r1, [r4, #32]
    4914:	4788      	blx	r1
#  endif
#  endif

#  ifdef FEATURE_SPI_ERROR_INTERRUPT
	/* When combined error happen */
	if (interrupt_status & SPI_INTERRUPT_FLAG_COMBINED_ERROR) {
    4916:	09f6      	lsrs	r6, r6, #7
    4918:	d007      	beq.n	492a <_spi_interrupt_handler+0x1ee>
		/* Disable interrupts */
		spi_hw->INTENCLR.reg = SPI_INTERRUPT_FLAG_COMBINED_ERROR;
    491a:	2380      	movs	r3, #128	; 0x80
    491c:	752b      	strb	r3, [r5, #20]
		/* Clear interrupt flag */
		spi_hw->INTFLAG.reg = SPI_INTERRUPT_FLAG_COMBINED_ERROR;
    491e:	762b      	strb	r3, [r5, #24]

		if (callback_mask & (1 << SPI_CALLBACK_COMBINED_ERROR)) {
    4920:	067a      	lsls	r2, r7, #25
    4922:	d502      	bpl.n	492a <_spi_interrupt_handler+0x1ee>
			(module->callback[SPI_CALLBACK_COMBINED_ERROR])(module);
    4924:	6a63      	ldr	r3, [r4, #36]	; 0x24
    4926:	1c20      	adds	r0, r4, #0
    4928:	4798      	blx	r3
		}
	}
#  endif
}
    492a:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
    492c:	20002fd0 	.word	0x20002fd0
    4930:	20002fcc 	.word	0x20002fcc

00004934 <_sercom_default_handler>:
 */
static void _sercom_default_handler(
		const uint8_t instance)
{
	Assert(false);
}
    4934:	4770      	bx	lr
    4936:	46c0      	nop			; (mov r8, r8)

00004938 <_sercom_set_handler>:
 * \param[in]  interrupt_handler  Pointer to instance callback handler.
 */
void _sercom_set_handler(
		const uint8_t instance,
		const sercom_handler_t interrupt_handler)
{
    4938:	b530      	push	{r4, r5, lr}
	/* Initialize handlers with default handler and device instances with 0 */
	if (_handler_table_initialized == false) {
    493a:	4b0b      	ldr	r3, [pc, #44]	; (4968 <_sercom_set_handler+0x30>)
    493c:	781b      	ldrb	r3, [r3, #0]
    493e:	2b00      	cmp	r3, #0
    4940:	d10e      	bne.n	4960 <_sercom_set_handler+0x28>
		for (uint32_t i = 0; i < SERCOM_INST_NUM; i++) {
			_sercom_interrupt_handlers[i] = &_sercom_default_handler;
    4942:	4c0a      	ldr	r4, [pc, #40]	; (496c <_sercom_set_handler+0x34>)
    4944:	4d0a      	ldr	r5, [pc, #40]	; (4970 <_sercom_set_handler+0x38>)
    4946:	6025      	str	r5, [r4, #0]
			_sercom_instances[i] = NULL;
    4948:	4b0a      	ldr	r3, [pc, #40]	; (4974 <_sercom_set_handler+0x3c>)
    494a:	2200      	movs	r2, #0
    494c:	601a      	str	r2, [r3, #0]
		const sercom_handler_t interrupt_handler)
{
	/* Initialize handlers with default handler and device instances with 0 */
	if (_handler_table_initialized == false) {
		for (uint32_t i = 0; i < SERCOM_INST_NUM; i++) {
			_sercom_interrupt_handlers[i] = &_sercom_default_handler;
    494e:	6065      	str	r5, [r4, #4]
			_sercom_instances[i] = NULL;
    4950:	605a      	str	r2, [r3, #4]
		const sercom_handler_t interrupt_handler)
{
	/* Initialize handlers with default handler and device instances with 0 */
	if (_handler_table_initialized == false) {
		for (uint32_t i = 0; i < SERCOM_INST_NUM; i++) {
			_sercom_interrupt_handlers[i] = &_sercom_default_handler;
    4952:	60a5      	str	r5, [r4, #8]
			_sercom_instances[i] = NULL;
    4954:	609a      	str	r2, [r3, #8]
		const sercom_handler_t interrupt_handler)
{
	/* Initialize handlers with default handler and device instances with 0 */
	if (_handler_table_initialized == false) {
		for (uint32_t i = 0; i < SERCOM_INST_NUM; i++) {
			_sercom_interrupt_handlers[i] = &_sercom_default_handler;
    4956:	60e5      	str	r5, [r4, #12]
			_sercom_instances[i] = NULL;
    4958:	60da      	str	r2, [r3, #12]
		}

		_handler_table_initialized = true;
    495a:	2201      	movs	r2, #1
    495c:	4b02      	ldr	r3, [pc, #8]	; (4968 <_sercom_set_handler+0x30>)
    495e:	701a      	strb	r2, [r3, #0]
	}

	/* Save interrupt handler */
	_sercom_interrupt_handlers[instance] = interrupt_handler;
    4960:	0080      	lsls	r0, r0, #2
    4962:	4b02      	ldr	r3, [pc, #8]	; (496c <_sercom_set_handler+0x34>)
    4964:	50c1      	str	r1, [r0, r3]
}
    4966:	bd30      	pop	{r4, r5, pc}
    4968:	200001f0 	.word	0x200001f0
    496c:	200001f4 	.word	0x200001f4
    4970:	00004935 	.word	0x00004935
    4974:	20002fd0 	.word	0x20002fd0

00004978 <_sercom_get_interrupt_vector>:
 * \retval SYSTEM_INTERRUPT_MODULE_SERCOM6
 * \retval SYSTEM_INTERRUPT_MODULE_SERCOM7
 */
enum system_interrupt_vector _sercom_get_interrupt_vector(
		Sercom *const sercom_instance)
{
    4978:	b530      	push	{r4, r5, lr}
    497a:	b083      	sub	sp, #12
    497c:	1c05      	adds	r5, r0, #0
	const uint8_t sercom_int_vectors[SERCOM_INST_NUM] =
    497e:	ac01      	add	r4, sp, #4
    4980:	1c20      	adds	r0, r4, #0
    4982:	4905      	ldr	r1, [pc, #20]	; (4998 <_sercom_get_interrupt_vector+0x20>)
    4984:	2204      	movs	r2, #4
    4986:	4b05      	ldr	r3, [pc, #20]	; (499c <_sercom_get_interrupt_vector+0x24>)
    4988:	4798      	blx	r3
		{
			MREPEAT(SERCOM_INST_NUM, _SERCOM_INTERRUPT_VECT_NUM, ~)
		};

	/* Retrieve the index of the SERCOM being requested */
	uint8_t instance_index = _sercom_get_sercom_inst_index(sercom_instance);
    498a:	1c28      	adds	r0, r5, #0
    498c:	4b04      	ldr	r3, [pc, #16]	; (49a0 <_sercom_get_interrupt_vector+0x28>)
    498e:	4798      	blx	r3

	/* Get the vector number from the lookup table for the requested SERCOM */
	return (enum system_interrupt_vector)sercom_int_vectors[instance_index];
    4990:	5620      	ldrsb	r0, [r4, r0]
}
    4992:	b003      	add	sp, #12
    4994:	bd30      	pop	{r4, r5, pc}
    4996:	46c0      	nop			; (mov r8, r8)
    4998:	0000f78c 	.word	0x0000f78c
    499c:	000069b1 	.word	0x000069b1
    49a0:	000041d9 	.word	0x000041d9

000049a4 <SERCOM0_Handler>:

/** Auto-generate a set of interrupt handlers for each SERCOM in the device */
MREPEAT(SERCOM_INST_NUM, _SERCOM_INTERRUPT_HANDLER, ~)
    49a4:	b508      	push	{r3, lr}
    49a6:	4b02      	ldr	r3, [pc, #8]	; (49b0 <SERCOM0_Handler+0xc>)
    49a8:	681b      	ldr	r3, [r3, #0]
    49aa:	2000      	movs	r0, #0
    49ac:	4798      	blx	r3
    49ae:	bd08      	pop	{r3, pc}
    49b0:	200001f4 	.word	0x200001f4

000049b4 <SERCOM1_Handler>:
    49b4:	b508      	push	{r3, lr}
    49b6:	4b02      	ldr	r3, [pc, #8]	; (49c0 <SERCOM1_Handler+0xc>)
    49b8:	685b      	ldr	r3, [r3, #4]
    49ba:	2001      	movs	r0, #1
    49bc:	4798      	blx	r3
    49be:	bd08      	pop	{r3, pc}
    49c0:	200001f4 	.word	0x200001f4

000049c4 <SERCOM2_Handler>:
    49c4:	b508      	push	{r3, lr}
    49c6:	4b02      	ldr	r3, [pc, #8]	; (49d0 <SERCOM2_Handler+0xc>)
    49c8:	689b      	ldr	r3, [r3, #8]
    49ca:	2002      	movs	r0, #2
    49cc:	4798      	blx	r3
    49ce:	bd08      	pop	{r3, pc}
    49d0:	200001f4 	.word	0x200001f4

000049d4 <SERCOM3_Handler>:
    49d4:	b508      	push	{r3, lr}
    49d6:	4b02      	ldr	r3, [pc, #8]	; (49e0 <SERCOM3_Handler+0xc>)
    49d8:	68db      	ldr	r3, [r3, #12]
    49da:	2003      	movs	r0, #3
    49dc:	4798      	blx	r3
    49de:	bd08      	pop	{r3, pc}
    49e0:	200001f4 	.word	0x200001f4

000049e4 <system_board_init>:
{
	/* This function is meant to contain board-specific initialization code
	 * for, e.g., the I/O pins. The initialization can rely on application-
	 * specific board configuration, found in conf_board.h.
	 */
    49e4:	4770      	bx	lr
    49e6:	46c0      	nop			; (mov r8, r8)

000049e8 <cpu_irq_enter_critical>:
volatile bool g_interrupt_enabled = true;
#endif

void cpu_irq_enter_critical(void)
{
	if (cpu_irq_critical_section_counter == 0) {
    49e8:	4b0c      	ldr	r3, [pc, #48]	; (4a1c <cpu_irq_enter_critical+0x34>)
    49ea:	681b      	ldr	r3, [r3, #0]
    49ec:	2b00      	cmp	r3, #0
    49ee:	d110      	bne.n	4a12 <cpu_irq_enter_critical+0x2a>
 */
__attribute__( ( always_inline ) ) __STATIC_INLINE uint32_t __get_PRIMASK(void)
{
  uint32_t result;

  __ASM volatile ("MRS %0, primask" : "=r" (result) );
    49f0:	f3ef 8310 	mrs	r3, PRIMASK
		if (cpu_irq_is_enabled()) {
    49f4:	2b00      	cmp	r3, #0
    49f6:	d109      	bne.n	4a0c <cpu_irq_enter_critical+0x24>
  This function disables IRQ interrupts by setting the I-bit in the CPSR.
  Can only be executed in Privileged modes.
 */
__attribute__( ( always_inline ) ) __STATIC_INLINE void __disable_irq(void)
{
  __ASM volatile ("cpsid i" : : : "memory");
    49f8:	b672      	cpsid	i
    49fa:	f3bf 8f5f 	dmb	sy
			cpu_irq_disable();
    49fe:	2200      	movs	r2, #0
    4a00:	4b07      	ldr	r3, [pc, #28]	; (4a20 <cpu_irq_enter_critical+0x38>)
    4a02:	701a      	strb	r2, [r3, #0]
			cpu_irq_prev_interrupt_state = true;
    4a04:	2201      	movs	r2, #1
    4a06:	4b07      	ldr	r3, [pc, #28]	; (4a24 <cpu_irq_enter_critical+0x3c>)
    4a08:	701a      	strb	r2, [r3, #0]
    4a0a:	e002      	b.n	4a12 <cpu_irq_enter_critical+0x2a>
		} else {
			/* Make sure the to save the prev state as false */
			cpu_irq_prev_interrupt_state = false;
    4a0c:	2200      	movs	r2, #0
    4a0e:	4b05      	ldr	r3, [pc, #20]	; (4a24 <cpu_irq_enter_critical+0x3c>)
    4a10:	701a      	strb	r2, [r3, #0]
		}

	}

	cpu_irq_critical_section_counter++;
    4a12:	4b02      	ldr	r3, [pc, #8]	; (4a1c <cpu_irq_enter_critical+0x34>)
    4a14:	681a      	ldr	r2, [r3, #0]
    4a16:	3201      	adds	r2, #1
    4a18:	601a      	str	r2, [r3, #0]
}
    4a1a:	4770      	bx	lr
    4a1c:	20000204 	.word	0x20000204
    4a20:	20000108 	.word	0x20000108
    4a24:	20000208 	.word	0x20000208

00004a28 <cpu_irq_leave_critical>:
void cpu_irq_leave_critical(void)
{
	/* Check if the user is trying to leave a critical section when not in a critical section */
	Assert(cpu_irq_critical_section_counter > 0);

	cpu_irq_critical_section_counter--;
    4a28:	4b08      	ldr	r3, [pc, #32]	; (4a4c <cpu_irq_leave_critical+0x24>)
    4a2a:	681a      	ldr	r2, [r3, #0]
    4a2c:	3a01      	subs	r2, #1
    4a2e:	601a      	str	r2, [r3, #0]

	/* Only enable global interrupts when the counter reaches 0 and the state of the global interrupt flag
	   was enabled when entering critical state */
	if ((cpu_irq_critical_section_counter == 0) && (cpu_irq_prev_interrupt_state)) {
    4a30:	681b      	ldr	r3, [r3, #0]
    4a32:	2b00      	cmp	r3, #0
    4a34:	d109      	bne.n	4a4a <cpu_irq_leave_critical+0x22>
    4a36:	4b06      	ldr	r3, [pc, #24]	; (4a50 <cpu_irq_leave_critical+0x28>)
    4a38:	781b      	ldrb	r3, [r3, #0]
    4a3a:	2b00      	cmp	r3, #0
    4a3c:	d005      	beq.n	4a4a <cpu_irq_leave_critical+0x22>
		cpu_irq_enable();
    4a3e:	2201      	movs	r2, #1
    4a40:	4b04      	ldr	r3, [pc, #16]	; (4a54 <cpu_irq_leave_critical+0x2c>)
    4a42:	701a      	strb	r2, [r3, #0]
    4a44:	f3bf 8f5f 	dmb	sy
  This function enables IRQ interrupts by clearing the I-bit in the CPSR.
  Can only be executed in Privileged modes.
 */
__attribute__( ( always_inline ) ) __STATIC_INLINE void __enable_irq(void)
{
  __ASM volatile ("cpsie i" : : : "memory");
    4a48:	b662      	cpsie	i
	}
}
    4a4a:	4770      	bx	lr
    4a4c:	20000204 	.word	0x20000204
    4a50:	20000208 	.word	0x20000208
    4a54:	20000108 	.word	0x20000108

00004a58 <usart_init>:
 */
enum status_code usart_init(
		struct usart_module *const module,
		Sercom *const hw,
		const struct usart_config *const config)
{
    4a58:	b5f0      	push	{r4, r5, r6, r7, lr}
    4a5a:	465f      	mov	r7, fp
    4a5c:	4656      	mov	r6, sl
    4a5e:	464d      	mov	r5, r9
    4a60:	4644      	mov	r4, r8
    4a62:	b4f0      	push	{r4, r5, r6, r7}
    4a64:	b093      	sub	sp, #76	; 0x4c
    4a66:	1c05      	adds	r5, r0, #0
    4a68:	1c0c      	adds	r4, r1, #0
    4a6a:	1c16      	adds	r6, r2, #0
	Assert(config);

	enum status_code status_code = STATUS_OK;

	/* Assign module pointer to software instance struct */
	module->hw = hw;
    4a6c:	6029      	str	r1, [r5, #0]

	/* Get a pointer to the hardware module instance */
	SercomUsart *const usart_hw = &(module->hw->USART);

	uint32_t sercom_index = _sercom_get_sercom_inst_index(module->hw);
    4a6e:	1c08      	adds	r0, r1, #0
    4a70:	4ba9      	ldr	r3, [pc, #676]	; (4d18 <usart_init+0x2c0>)
    4a72:	4798      	blx	r3
    4a74:	1c02      	adds	r2, r0, #0
#else
	pm_index     = sercom_index + PM_APBCMASK_SERCOM0_Pos;
	gclk_index   = sercom_index + SERCOM0_GCLK_ID_CORE;
#endif

	if (usart_hw->CTRLA.reg & SERCOM_USART_CTRLA_SWRST) {
    4a76:	6823      	ldr	r3, [r4, #0]
		/* The module is busy resetting itself */
		return STATUS_BUSY;
    4a78:	2005      	movs	r0, #5
#else
	pm_index     = sercom_index + PM_APBCMASK_SERCOM0_Pos;
	gclk_index   = sercom_index + SERCOM0_GCLK_ID_CORE;
#endif

	if (usart_hw->CTRLA.reg & SERCOM_USART_CTRLA_SWRST) {
    4a7a:	07d9      	lsls	r1, r3, #31
    4a7c:	d500      	bpl.n	4a80 <usart_init+0x28>
    4a7e:	e143      	b.n	4d08 <usart_init+0x2b0>
		/* The module is busy resetting itself */
		return STATUS_BUSY;
	}

	if (usart_hw->CTRLA.reg & SERCOM_USART_CTRLA_ENABLE) {
    4a80:	6823      	ldr	r3, [r4, #0]
		/* Check the module is enabled */
		return STATUS_ERR_DENIED;
    4a82:	201c      	movs	r0, #28
	if (usart_hw->CTRLA.reg & SERCOM_USART_CTRLA_SWRST) {
		/* The module is busy resetting itself */
		return STATUS_BUSY;
	}

	if (usart_hw->CTRLA.reg & SERCOM_USART_CTRLA_ENABLE) {
    4a84:	079f      	lsls	r7, r3, #30
    4a86:	d500      	bpl.n	4a8a <usart_init+0x32>
    4a88:	e13e      	b.n	4d08 <usart_init+0x2b0>
    4a8a:	4ba4      	ldr	r3, [pc, #656]	; (4d1c <usart_init+0x2c4>)
    4a8c:	6a18      	ldr	r0, [r3, #32]
#else
	pm_index     = sercom_index + MCLK_APBCMASK_SERCOM0_Pos;
	gclk_index   = sercom_index + SERCOM0_GCLK_ID_CORE;
#endif
#else
	pm_index     = sercom_index + PM_APBCMASK_SERCOM0_Pos;
    4a8e:	1c91      	adds	r1, r2, #2
		system_apb_clock_set_mask(SYSTEM_CLOCK_APB_APBD, 1 << pm_index);
	} else {
		system_apb_clock_set_mask(SYSTEM_CLOCK_APB_APBC, 1 << pm_index);	
	}
#else
	system_apb_clock_set_mask(SYSTEM_CLOCK_APB_APBC, 1 << pm_index);
    4a90:	2701      	movs	r7, #1
    4a92:	408f      	lsls	r7, r1
    4a94:	1c39      	adds	r1, r7, #0
    4a96:	4301      	orrs	r1, r0
    4a98:	6219      	str	r1, [r3, #32]
#endif

	/* Set up the GCLK for the module */
	struct system_gclk_chan_config gclk_chan_conf;
	system_gclk_chan_get_config_defaults(&gclk_chan_conf);
	gclk_chan_conf.source_generator = config->generator_source;
    4a9a:	a911      	add	r1, sp, #68	; 0x44
    4a9c:	272d      	movs	r7, #45	; 0x2d
    4a9e:	5df3      	ldrb	r3, [r6, r7]
    4aa0:	700b      	strb	r3, [r1, #0]
	pm_index     = sercom_index + MCLK_APBCMASK_SERCOM0_Pos;
	gclk_index   = sercom_index + SERCOM0_GCLK_ID_CORE;
#endif
#else
	pm_index     = sercom_index + PM_APBCMASK_SERCOM0_Pos;
	gclk_index   = sercom_index + SERCOM0_GCLK_ID_CORE;
    4aa2:	3214      	adds	r2, #20

	/* Set up the GCLK for the module */
	struct system_gclk_chan_config gclk_chan_conf;
	system_gclk_chan_get_config_defaults(&gclk_chan_conf);
	gclk_chan_conf.source_generator = config->generator_source;
	system_gclk_chan_set_config(gclk_index, &gclk_chan_conf);
    4aa4:	b2d2      	uxtb	r2, r2
    4aa6:	4690      	mov	r8, r2
    4aa8:	1c10      	adds	r0, r2, #0
    4aaa:	4b9d      	ldr	r3, [pc, #628]	; (4d20 <usart_init+0x2c8>)
    4aac:	4798      	blx	r3
	system_gclk_chan_enable(gclk_index);
    4aae:	4640      	mov	r0, r8
    4ab0:	4b9c      	ldr	r3, [pc, #624]	; (4d24 <usart_init+0x2cc>)
    4ab2:	4798      	blx	r3
	sercom_set_gclk_generator(config->generator_source, false);
    4ab4:	5df0      	ldrb	r0, [r6, r7]
    4ab6:	2100      	movs	r1, #0
    4ab8:	4b9b      	ldr	r3, [pc, #620]	; (4d28 <usart_init+0x2d0>)
    4aba:	4798      	blx	r3

	/* Set character size */
	module->character_size = config->character_size;
    4abc:	7af3      	ldrb	r3, [r6, #11]
    4abe:	716b      	strb	r3, [r5, #5]

	/* Set transmitter and receiver status */
	module->receiver_enabled = config->receiver_enable;
    4ac0:	2324      	movs	r3, #36	; 0x24
    4ac2:	5cf3      	ldrb	r3, [r6, r3]
    4ac4:	71ab      	strb	r3, [r5, #6]
	module->transmitter_enabled = config->transmitter_enable;
    4ac6:	2325      	movs	r3, #37	; 0x25
    4ac8:	5cf3      	ldrb	r3, [r6, r3]
    4aca:	71eb      	strb	r3, [r5, #7]

#ifdef FEATURE_USART_LIN_SLAVE
	module->lin_slave_enabled = config->lin_slave_enable;
    4acc:	7ef3      	ldrb	r3, [r6, #27]
    4ace:	722b      	strb	r3, [r5, #8]
#endif
#ifdef FEATURE_USART_START_FRAME_DECTION
	module->start_frame_detection_enabled = config->start_frame_detection_enable;
    4ad0:	7f33      	ldrb	r3, [r6, #28]
    4ad2:	726b      	strb	r3, [r5, #9]
	/* Sanity check arguments */
	Assert(module);
	Assert(module->hw);

	/* Get a pointer to the hardware module instance */
	SercomUsart *const usart_hw = &(module->hw->USART);
    4ad4:	6829      	ldr	r1, [r5, #0]
    4ad6:	4688      	mov	r8, r1

	/* Index for generic clock */
	uint32_t sercom_index = _sercom_get_sercom_inst_index(module->hw);
    4ad8:	1c08      	adds	r0, r1, #0
    4ada:	4b8f      	ldr	r3, [pc, #572]	; (4d18 <usart_init+0x2c0>)
    4adc:	4798      	blx	r3
	uint32_t gclk_index   = sercom_index + SERCOM0_GCLK_ID_CORE;
    4ade:	3014      	adds	r0, #20
	uint32_t ctrla = 0;
	uint32_t ctrlb = 0;
#ifdef FEATURE_USART_ISO7816
	uint32_t ctrlc = 0;
#endif
	uint16_t baud  = 0;
    4ae0:	2200      	movs	r2, #0
    4ae2:	466b      	mov	r3, sp
    4ae4:	85da      	strh	r2, [r3, #46]	; 0x2e

	enum sercom_asynchronous_operation_mode mode = SERCOM_ASYNC_OPERATION_MODE_ARITHMETIC;
	enum sercom_asynchronous_sample_num sample_num = SERCOM_ASYNC_SAMPLE_NUM_16;

#ifdef FEATURE_USART_OVER_SAMPLE
	switch (config->sample_rate) {
    4ae6:	8a32      	ldrh	r2, [r6, #16]
    4ae8:	9203      	str	r2, [sp, #12]
    4aea:	2380      	movs	r3, #128	; 0x80
    4aec:	01db      	lsls	r3, r3, #7
    4aee:	429a      	cmp	r2, r3
    4af0:	d021      	beq.n	4b36 <usart_init+0xde>
    4af2:	2380      	movs	r3, #128	; 0x80
    4af4:	01db      	lsls	r3, r3, #7
    4af6:	429a      	cmp	r2, r3
    4af8:	d804      	bhi.n	4b04 <usart_init+0xac>
    4afa:	2380      	movs	r3, #128	; 0x80
    4afc:	019b      	lsls	r3, r3, #6
    4afe:	429a      	cmp	r2, r3
    4b00:	d011      	beq.n	4b26 <usart_init+0xce>
    4b02:	e008      	b.n	4b16 <usart_init+0xbe>
    4b04:	23c0      	movs	r3, #192	; 0xc0
    4b06:	01db      	lsls	r3, r3, #7
    4b08:	9f03      	ldr	r7, [sp, #12]
    4b0a:	429f      	cmp	r7, r3
    4b0c:	d00f      	beq.n	4b2e <usart_init+0xd6>
    4b0e:	2380      	movs	r3, #128	; 0x80
    4b10:	021b      	lsls	r3, r3, #8
    4b12:	429f      	cmp	r7, r3
    4b14:	d003      	beq.n	4b1e <usart_init+0xc6>
#endif
	uint16_t baud  = 0;
	uint32_t transfer_mode;

	enum sercom_asynchronous_operation_mode mode = SERCOM_ASYNC_OPERATION_MODE_ARITHMETIC;
	enum sercom_asynchronous_sample_num sample_num = SERCOM_ASYNC_SAMPLE_NUM_16;
    4b16:	2710      	movs	r7, #16
    4b18:	9708      	str	r7, [sp, #32]
	uint32_t ctrlc = 0;
#endif
	uint16_t baud  = 0;
	uint32_t transfer_mode;

	enum sercom_asynchronous_operation_mode mode = SERCOM_ASYNC_OPERATION_MODE_ARITHMETIC;
    4b1a:	2700      	movs	r7, #0
    4b1c:	e00e      	b.n	4b3c <usart_init+0xe4>
			mode = SERCOM_ASYNC_OPERATION_MODE_ARITHMETIC;
			sample_num = SERCOM_ASYNC_SAMPLE_NUM_8;
			break;
		case USART_SAMPLE_RATE_3X_ARITHMETIC:
			mode = SERCOM_ASYNC_OPERATION_MODE_ARITHMETIC;
			sample_num = SERCOM_ASYNC_SAMPLE_NUM_3;
    4b1e:	2703      	movs	r7, #3
    4b20:	9708      	str	r7, [sp, #32]
		case USART_SAMPLE_RATE_8X_ARITHMETIC:
			mode = SERCOM_ASYNC_OPERATION_MODE_ARITHMETIC;
			sample_num = SERCOM_ASYNC_SAMPLE_NUM_8;
			break;
		case USART_SAMPLE_RATE_3X_ARITHMETIC:
			mode = SERCOM_ASYNC_OPERATION_MODE_ARITHMETIC;
    4b22:	2700      	movs	r7, #0
    4b24:	e00a      	b.n	4b3c <usart_init+0xe4>
			sample_num = SERCOM_ASYNC_SAMPLE_NUM_3;
			break;
		case USART_SAMPLE_RATE_16X_FRACTIONAL:
			mode = SERCOM_ASYNC_OPERATION_MODE_FRACTIONAL;
			sample_num = SERCOM_ASYNC_SAMPLE_NUM_16;
    4b26:	2710      	movs	r7, #16
    4b28:	9708      	str	r7, [sp, #32]
		case USART_SAMPLE_RATE_3X_ARITHMETIC:
			mode = SERCOM_ASYNC_OPERATION_MODE_ARITHMETIC;
			sample_num = SERCOM_ASYNC_SAMPLE_NUM_3;
			break;
		case USART_SAMPLE_RATE_16X_FRACTIONAL:
			mode = SERCOM_ASYNC_OPERATION_MODE_FRACTIONAL;
    4b2a:	2701      	movs	r7, #1
    4b2c:	e006      	b.n	4b3c <usart_init+0xe4>
			sample_num = SERCOM_ASYNC_SAMPLE_NUM_16;
			break;
		case USART_SAMPLE_RATE_8X_FRACTIONAL:
			mode = SERCOM_ASYNC_OPERATION_MODE_FRACTIONAL;
			sample_num = SERCOM_ASYNC_SAMPLE_NUM_8;
    4b2e:	2708      	movs	r7, #8
    4b30:	9708      	str	r7, [sp, #32]
		case USART_SAMPLE_RATE_16X_FRACTIONAL:
			mode = SERCOM_ASYNC_OPERATION_MODE_FRACTIONAL;
			sample_num = SERCOM_ASYNC_SAMPLE_NUM_16;
			break;
		case USART_SAMPLE_RATE_8X_FRACTIONAL:
			mode = SERCOM_ASYNC_OPERATION_MODE_FRACTIONAL;
    4b32:	2701      	movs	r7, #1
    4b34:	e002      	b.n	4b3c <usart_init+0xe4>
			mode = SERCOM_ASYNC_OPERATION_MODE_ARITHMETIC;
			sample_num = SERCOM_ASYNC_SAMPLE_NUM_16;
			break;
		case USART_SAMPLE_RATE_8X_ARITHMETIC:
			mode = SERCOM_ASYNC_OPERATION_MODE_ARITHMETIC;
			sample_num = SERCOM_ASYNC_SAMPLE_NUM_8;
    4b36:	2708      	movs	r7, #8
    4b38:	9708      	str	r7, [sp, #32]
		case USART_SAMPLE_RATE_16X_ARITHMETIC:
			mode = SERCOM_ASYNC_OPERATION_MODE_ARITHMETIC;
			sample_num = SERCOM_ASYNC_SAMPLE_NUM_16;
			break;
		case USART_SAMPLE_RATE_8X_ARITHMETIC:
			mode = SERCOM_ASYNC_OPERATION_MODE_ARITHMETIC;
    4b3a:	2700      	movs	r7, #0
			break;
	}
#endif

	/* Set data order, internal muxing, and clock polarity */
	ctrla = (uint32_t)config->data_order |
    4b3c:	6831      	ldr	r1, [r6, #0]
    4b3e:	9104      	str	r1, [sp, #16]
		(uint32_t)config->mux_setting |
    4b40:	68f2      	ldr	r2, [r6, #12]
    4b42:	9205      	str	r2, [sp, #20]
	#ifdef FEATURE_USART_OVER_SAMPLE
		config->sample_adjustment |
    4b44:	6973      	ldr	r3, [r6, #20]
    4b46:	9306      	str	r3, [sp, #24]
		config->sample_rate |
	#endif
	#ifdef FEATURE_USART_IMMEDIATE_BUFFER_OVERFLOW_NOTIFICATION
		(config->immediate_buffer_overflow_notification << SERCOM_USART_CTRLA_IBON_Pos) |
    4b48:	7e31      	ldrb	r1, [r6, #24]
    4b4a:	468a      	mov	sl, r1
	#endif
		(config->clock_polarity_inverted << SERCOM_USART_CTRLA_CPOL_Pos);
    4b4c:	2326      	movs	r3, #38	; 0x26
    4b4e:	5cf3      	ldrb	r3, [r6, r3]
    4b50:	469b      	mov	fp, r3

	enum status_code status_code = STATUS_OK;

	transfer_mode = (uint32_t)config->transfer_mode;
    4b52:	6872      	ldr	r2, [r6, #4]
    4b54:	4691      	mov	r9, r2
#ifdef FEATURE_USART_ISO7816
	if(config->iso7816_config.enabled) {
		baud = config->baudrate;
	} else {
#endif
	switch (transfer_mode)
    4b56:	2a00      	cmp	r2, #0
    4b58:	d013      	beq.n	4b82 <usart_init+0x12a>
    4b5a:	2380      	movs	r3, #128	; 0x80
    4b5c:	055b      	lsls	r3, r3, #21
    4b5e:	429a      	cmp	r2, r3
    4b60:	d12e      	bne.n	4bc0 <usart_init+0x168>
	{
		case USART_TRANSFER_SYNCHRONOUSLY:
			if (!config->use_external_clock) {
    4b62:	2327      	movs	r3, #39	; 0x27
    4b64:	5cf3      	ldrb	r3, [r6, r3]
    4b66:	2b00      	cmp	r3, #0
    4b68:	d12e      	bne.n	4bc8 <usart_init+0x170>
				status_code = _sercom_get_sync_baud_val(config->baudrate,
    4b6a:	6a37      	ldr	r7, [r6, #32]
    4b6c:	b2c0      	uxtb	r0, r0
    4b6e:	4b6f      	ldr	r3, [pc, #444]	; (4d2c <usart_init+0x2d4>)
    4b70:	4798      	blx	r3
    4b72:	1c01      	adds	r1, r0, #0
    4b74:	1c38      	adds	r0, r7, #0
    4b76:	466a      	mov	r2, sp
    4b78:	322e      	adds	r2, #46	; 0x2e
    4b7a:	4b6d      	ldr	r3, [pc, #436]	; (4d30 <usart_init+0x2d8>)
    4b7c:	4798      	blx	r3
    4b7e:	1c03      	adds	r3, r0, #0
    4b80:	e01f      	b.n	4bc2 <usart_init+0x16a>
			}

			break;

		case USART_TRANSFER_ASYNCHRONOUSLY:
			if (config->use_external_clock) {
    4b82:	2327      	movs	r3, #39	; 0x27
    4b84:	5cf3      	ldrb	r3, [r6, r3]
    4b86:	2b00      	cmp	r3, #0
    4b88:	d00a      	beq.n	4ba0 <usart_init+0x148>
				status_code =
    4b8a:	9908      	ldr	r1, [sp, #32]
    4b8c:	9100      	str	r1, [sp, #0]
    4b8e:	6a30      	ldr	r0, [r6, #32]
    4b90:	6ab1      	ldr	r1, [r6, #40]	; 0x28
    4b92:	466a      	mov	r2, sp
    4b94:	322e      	adds	r2, #46	; 0x2e
    4b96:	1c3b      	adds	r3, r7, #0
    4b98:	4f66      	ldr	r7, [pc, #408]	; (4d34 <usart_init+0x2dc>)
    4b9a:	47b8      	blx	r7
    4b9c:	1c03      	adds	r3, r0, #0
    4b9e:	e010      	b.n	4bc2 <usart_init+0x16a>
						_sercom_get_async_baud_val(config->baudrate,
							config->ext_clock_freq, &baud, mode, sample_num);
			} else {
				status_code =
						_sercom_get_async_baud_val(config->baudrate,
    4ba0:	6a31      	ldr	r1, [r6, #32]
    4ba2:	9109      	str	r1, [sp, #36]	; 0x24
    4ba4:	b2c0      	uxtb	r0, r0
    4ba6:	4b61      	ldr	r3, [pc, #388]	; (4d2c <usart_init+0x2d4>)
    4ba8:	4798      	blx	r3
    4baa:	1c01      	adds	r1, r0, #0
			if (config->use_external_clock) {
				status_code =
						_sercom_get_async_baud_val(config->baudrate,
							config->ext_clock_freq, &baud, mode, sample_num);
			} else {
				status_code =
    4bac:	9a08      	ldr	r2, [sp, #32]
    4bae:	9200      	str	r2, [sp, #0]
    4bb0:	9809      	ldr	r0, [sp, #36]	; 0x24
    4bb2:	466a      	mov	r2, sp
    4bb4:	322e      	adds	r2, #46	; 0x2e
    4bb6:	1c3b      	adds	r3, r7, #0
    4bb8:	4f5e      	ldr	r7, [pc, #376]	; (4d34 <usart_init+0x2dc>)
    4bba:	47b8      	blx	r7
    4bbc:	1c03      	adds	r3, r0, #0
    4bbe:	e000      	b.n	4bc2 <usart_init+0x16a>
	#ifdef FEATURE_USART_IMMEDIATE_BUFFER_OVERFLOW_NOTIFICATION
		(config->immediate_buffer_overflow_notification << SERCOM_USART_CTRLA_IBON_Pos) |
	#endif
		(config->clock_polarity_inverted << SERCOM_USART_CTRLA_CPOL_Pos);

	enum status_code status_code = STATUS_OK;
    4bc0:	2300      	movs	r3, #0
    4bc2:	1e18      	subs	r0, r3, #0

			break;
	}

	/* Check if calculating the baudrate failed */
	if (status_code != STATUS_OK) {
    4bc4:	d000      	beq.n	4bc8 <usart_init+0x170>
    4bc6:	e09f      	b.n	4d08 <usart_init+0x2b0>
#ifdef FEATURE_USART_ISO7816
	}
#endif

#ifdef FEATURE_USART_IRDA
	if(config->encoding_format_enable) {
    4bc8:	7e73      	ldrb	r3, [r6, #25]
    4bca:	2b00      	cmp	r3, #0
    4bcc:	d002      	beq.n	4bd4 <usart_init+0x17c>
		usart_hw->RXPL.reg = config->receive_pulse_length;
    4bce:	7eb3      	ldrb	r3, [r6, #26]
    4bd0:	4641      	mov	r1, r8
    4bd2:	738b      	strb	r3, [r1, #14]
{
	/* Sanity check arguments */
	Assert(module);
	Assert(module->hw);

	SercomUsart *const usart_hw = &(module->hw->USART);
    4bd4:	682a      	ldr	r2, [r5, #0]
    4bd6:	9f03      	ldr	r7, [sp, #12]

#ifdef FEATURE_USART_SYNC_SCHEME_V2
	return (usart_hw->SYNCBUSY.reg);
    4bd8:	69d3      	ldr	r3, [r2, #28]
		const struct usart_module *const module)
{
	/* Sanity check */
	Assert(module);

	while (usart_is_syncing(module)) {
    4bda:	2b00      	cmp	r3, #0
    4bdc:	d1fc      	bne.n	4bd8 <usart_init+0x180>
    4bde:	9703      	str	r7, [sp, #12]

	/* Wait until synchronization is complete */
	_usart_wait_for_sync(module);

	/*Set baud val */
	usart_hw->BAUD.reg = baud;
    4be0:	466b      	mov	r3, sp
    4be2:	332e      	adds	r3, #46	; 0x2e
    4be4:	881b      	ldrh	r3, [r3, #0]
    4be6:	4642      	mov	r2, r8
    4be8:	8193      	strh	r3, [r2, #12]
			break;
	}
#endif

	/* Set data order, internal muxing, and clock polarity */
	ctrla = (uint32_t)config->data_order |
    4bea:	9b05      	ldr	r3, [sp, #20]
    4bec:	9f04      	ldr	r7, [sp, #16]
    4bee:	433b      	orrs	r3, r7
		(uint32_t)config->mux_setting |
    4bf0:	9f06      	ldr	r7, [sp, #24]
    4bf2:	433b      	orrs	r3, r7
	#ifdef FEATURE_USART_OVER_SAMPLE
		config->sample_adjustment |
    4bf4:	4649      	mov	r1, r9
    4bf6:	430b      	orrs	r3, r1
		config->sample_rate |
    4bf8:	9f03      	ldr	r7, [sp, #12]
    4bfa:	431f      	orrs	r7, r3
	#endif
	#ifdef FEATURE_USART_IMMEDIATE_BUFFER_OVERFLOW_NOTIFICATION
		(config->immediate_buffer_overflow_notification << SERCOM_USART_CTRLA_IBON_Pos) |
    4bfc:	4652      	mov	r2, sl
    4bfe:	0213      	lsls	r3, r2, #8
			break;
	}
#endif

	/* Set data order, internal muxing, and clock polarity */
	ctrla = (uint32_t)config->data_order |
    4c00:	431f      	orrs	r7, r3
		config->sample_rate |
	#endif
	#ifdef FEATURE_USART_IMMEDIATE_BUFFER_OVERFLOW_NOTIFICATION
		(config->immediate_buffer_overflow_notification << SERCOM_USART_CTRLA_IBON_Pos) |
	#endif
		(config->clock_polarity_inverted << SERCOM_USART_CTRLA_CPOL_Pos);
    4c02:	4659      	mov	r1, fp
    4c04:	074b      	lsls	r3, r1, #29

	/*Set baud val */
	usart_hw->BAUD.reg = baud;

	/* Set sample mode */
	ctrla |= transfer_mode;
    4c06:	431f      	orrs	r7, r3

	if (config->use_external_clock == false) {
    4c08:	2327      	movs	r3, #39	; 0x27
    4c0a:	5cf3      	ldrb	r3, [r6, r3]
    4c0c:	2b00      	cmp	r3, #0
    4c0e:	d101      	bne.n	4c14 <usart_init+0x1bc>
		ctrla |= SERCOM_USART_CTRLA_MODE(0x1);
    4c10:	2304      	movs	r3, #4
    4c12:	431f      	orrs	r7, r3
	ctrlb =  
		#ifdef FEATURE_USART_IRDA
			(config->encoding_format_enable << SERCOM_USART_CTRLB_ENC_Pos) |
		#endif
		#ifdef FEATURE_USART_START_FRAME_DECTION
			(config->start_frame_detection_enable << SERCOM_USART_CTRLB_SFDE_Pos) |
    4c14:	7f31      	ldrb	r1, [r6, #28]
    4c16:	0249      	lsls	r1, r1, #9
	}

	/* Set stopbits and enable transceivers */
	ctrlb =  
		#ifdef FEATURE_USART_IRDA
			(config->encoding_format_enable << SERCOM_USART_CTRLB_ENC_Pos) |
    4c18:	7e73      	ldrb	r3, [r6, #25]
    4c1a:	029b      	lsls	r3, r3, #10
    4c1c:	4319      	orrs	r1, r3
		#endif
		#ifdef FEATURE_USART_START_FRAME_DECTION
			(config->start_frame_detection_enable << SERCOM_USART_CTRLB_SFDE_Pos) |
		#endif
		#ifdef FEATURE_USART_COLLISION_DECTION
			(config->collision_detection_enable << SERCOM_USART_CTRLB_COLDEN_Pos) |
    4c1e:	7f73      	ldrb	r3, [r6, #29]
    4c20:	021b      	lsls	r3, r3, #8
	ctrlb =  
		#ifdef FEATURE_USART_IRDA
			(config->encoding_format_enable << SERCOM_USART_CTRLB_ENC_Pos) |
		#endif
		#ifdef FEATURE_USART_START_FRAME_DECTION
			(config->start_frame_detection_enable << SERCOM_USART_CTRLB_SFDE_Pos) |
    4c22:	4319      	orrs	r1, r3
		#endif
		#ifdef FEATURE_USART_COLLISION_DECTION
			(config->collision_detection_enable << SERCOM_USART_CTRLB_COLDEN_Pos) |
		#endif
			(config->receiver_enable << SERCOM_USART_CTRLB_RXEN_Pos) |
    4c24:	2324      	movs	r3, #36	; 0x24
    4c26:	5cf3      	ldrb	r3, [r6, r3]
    4c28:	045b      	lsls	r3, r3, #17
		#endif
		#ifdef FEATURE_USART_START_FRAME_DECTION
			(config->start_frame_detection_enable << SERCOM_USART_CTRLB_SFDE_Pos) |
		#endif
		#ifdef FEATURE_USART_COLLISION_DECTION
			(config->collision_detection_enable << SERCOM_USART_CTRLB_COLDEN_Pos) |
    4c2a:	4319      	orrs	r1, r3
		#endif
			(config->receiver_enable << SERCOM_USART_CTRLB_RXEN_Pos) |
			(config->transmitter_enable << SERCOM_USART_CTRLB_TXEN_Pos);
    4c2c:	2325      	movs	r3, #37	; 0x25
    4c2e:	5cf3      	ldrb	r3, [r6, r3]
    4c30:	041b      	lsls	r3, r3, #16
			(config->start_frame_detection_enable << SERCOM_USART_CTRLB_SFDE_Pos) |
		#endif
		#ifdef FEATURE_USART_COLLISION_DECTION
			(config->collision_detection_enable << SERCOM_USART_CTRLB_COLDEN_Pos) |
		#endif
			(config->receiver_enable << SERCOM_USART_CTRLB_RXEN_Pos) |
    4c32:	4319      	orrs	r1, r3
				ctrlb |= USART_STOPBITS_1;
				break;		
		}
	} else {
#endif
	ctrlb |= (uint32_t)config->character_size;
    4c34:	7af3      	ldrb	r3, [r6, #11]
    4c36:	4319      	orrs	r1, r3
	/* Check parity mode bits */
	if (config->parity != USART_PARITY_NONE) {
    4c38:	8933      	ldrh	r3, [r6, #8]
    4c3a:	2bff      	cmp	r3, #255	; 0xff
    4c3c:	d004      	beq.n	4c48 <usart_init+0x1f0>
		ctrla |= SERCOM_USART_CTRLA_FORM(1);
    4c3e:	2280      	movs	r2, #128	; 0x80
    4c40:	0452      	lsls	r2, r2, #17
    4c42:	4317      	orrs	r7, r2
		ctrlb |= config->parity;
    4c44:	4319      	orrs	r1, r3
    4c46:	e005      	b.n	4c54 <usart_init+0x1fc>
	} else {
#ifdef FEATURE_USART_LIN_SLAVE
		if(config->lin_slave_enable) {
    4c48:	7ef3      	ldrb	r3, [r6, #27]
    4c4a:	2b00      	cmp	r3, #0
    4c4c:	d002      	beq.n	4c54 <usart_init+0x1fc>
			ctrla |= SERCOM_USART_CTRLA_FORM(0x4);
    4c4e:	2380      	movs	r3, #128	; 0x80
    4c50:	04db      	lsls	r3, r3, #19
    4c52:	431f      	orrs	r7, r3
		ctrla |= config->lin_node;
	}
#endif

	/* Set whether module should run in standby. */
	if (config->run_in_standby || system_is_debugger_present()) {
    4c54:	232c      	movs	r3, #44	; 0x2c
    4c56:	5cf3      	ldrb	r3, [r6, r3]
    4c58:	2b00      	cmp	r3, #0
    4c5a:	d103      	bne.n	4c64 <usart_init+0x20c>
    4c5c:	4b36      	ldr	r3, [pc, #216]	; (4d38 <usart_init+0x2e0>)
    4c5e:	789b      	ldrb	r3, [r3, #2]
    4c60:	079a      	lsls	r2, r3, #30
    4c62:	d501      	bpl.n	4c68 <usart_init+0x210>
		ctrla |= SERCOM_USART_CTRLA_RUNSTDBY;
    4c64:	2380      	movs	r3, #128	; 0x80
    4c66:	431f      	orrs	r7, r3
{
	/* Sanity check arguments */
	Assert(module);
	Assert(module->hw);

	SercomUsart *const usart_hw = &(module->hw->USART);
    4c68:	682a      	ldr	r2, [r5, #0]

#ifdef FEATURE_USART_SYNC_SCHEME_V2
	return (usart_hw->SYNCBUSY.reg);
    4c6a:	69d3      	ldr	r3, [r2, #28]
		const struct usart_module *const module)
{
	/* Sanity check */
	Assert(module);

	while (usart_is_syncing(module)) {
    4c6c:	2b00      	cmp	r3, #0
    4c6e:	d1fc      	bne.n	4c6a <usart_init+0x212>

	/* Wait until synchronization is complete */
	_usart_wait_for_sync(module);

	/* Write configuration to CTRLB */
	usart_hw->CTRLB.reg = ctrlb;
    4c70:	4643      	mov	r3, r8
    4c72:	6059      	str	r1, [r3, #4]
{
	/* Sanity check arguments */
	Assert(module);
	Assert(module->hw);

	SercomUsart *const usart_hw = &(module->hw->USART);
    4c74:	682a      	ldr	r2, [r5, #0]

#ifdef FEATURE_USART_SYNC_SCHEME_V2
	return (usart_hw->SYNCBUSY.reg);
    4c76:	69d3      	ldr	r3, [r2, #28]
		const struct usart_module *const module)
{
	/* Sanity check */
	Assert(module);

	while (usart_is_syncing(module)) {
    4c78:	2b00      	cmp	r3, #0
    4c7a:	d1fc      	bne.n	4c76 <usart_init+0x21e>

	/* Wait until synchronization is complete */
	_usart_wait_for_sync(module);

	/* Write configuration to CTRLA */
	usart_hw->CTRLA.reg = ctrla;
    4c7c:	4641      	mov	r1, r8
    4c7e:	600f      	str	r7, [r1, #0]
{
	/* Sanity check arguments */
	Assert(config);

	/* Default configuration values */
	config->mux_position = SYSTEM_PINMUX_GPIO;
    4c80:	ab10      	add	r3, sp, #64	; 0x40
    4c82:	2280      	movs	r2, #128	; 0x80
    4c84:	701a      	strb	r2, [r3, #0]
	config->direction    = SYSTEM_PINMUX_PIN_DIR_INPUT;
    4c86:	2200      	movs	r2, #0
    4c88:	705a      	strb	r2, [r3, #1]
	config->input_pull   = SYSTEM_PINMUX_PIN_PULL_UP;
	config->powersave    = false;
    4c8a:	70da      	strb	r2, [r3, #3]
	}

	struct system_pinmux_config pin_conf;
	system_pinmux_get_config_defaults(&pin_conf);
	pin_conf.direction = SYSTEM_PINMUX_PIN_DIR_INPUT;
	pin_conf.input_pull = SYSTEM_PINMUX_PIN_PULL_NONE;
    4c8c:	709a      	strb	r2, [r3, #2]

	uint32_t pad_pinmuxes[] = {
    4c8e:	6b32      	ldr	r2, [r6, #48]	; 0x30
    4c90:	920c      	str	r2, [sp, #48]	; 0x30
    4c92:	6b73      	ldr	r3, [r6, #52]	; 0x34
    4c94:	930d      	str	r3, [sp, #52]	; 0x34
    4c96:	6bb7      	ldr	r7, [r6, #56]	; 0x38
    4c98:	970e      	str	r7, [sp, #56]	; 0x38
    4c9a:	6bf6      	ldr	r6, [r6, #60]	; 0x3c
    4c9c:	960f      	str	r6, [sp, #60]	; 0x3c
    4c9e:	2700      	movs	r7, #0
		if (current_pinmux == PINMUX_DEFAULT) {
			current_pinmux = _sercom_get_default_pad(hw, pad);
		}

		if (current_pinmux != PINMUX_UNUSED) {
			pin_conf.mux_position = current_pinmux & 0xFFFF;
    4ca0:	ae10      	add	r6, sp, #64	; 0x40
    4ca2:	b2f9      	uxtb	r1, r7
    4ca4:	00bb      	lsls	r3, r7, #2
			config->pinmux_pad2, config->pinmux_pad3
		};

	/* Configure the SERCOM pins according to the user configuration */
	for (uint8_t pad = 0; pad < 4; pad++) {
		uint32_t current_pinmux = pad_pinmuxes[pad];
    4ca6:	aa0c      	add	r2, sp, #48	; 0x30
    4ca8:	5898      	ldr	r0, [r3, r2]

		if (current_pinmux == PINMUX_DEFAULT) {
    4caa:	2800      	cmp	r0, #0
    4cac:	d102      	bne.n	4cb4 <usart_init+0x25c>
			current_pinmux = _sercom_get_default_pad(hw, pad);
    4cae:	1c20      	adds	r0, r4, #0
    4cb0:	4a22      	ldr	r2, [pc, #136]	; (4d3c <usart_init+0x2e4>)
    4cb2:	4790      	blx	r2
		}

		if (current_pinmux != PINMUX_UNUSED) {
    4cb4:	1c43      	adds	r3, r0, #1
    4cb6:	d005      	beq.n	4cc4 <usart_init+0x26c>
			pin_conf.mux_position = current_pinmux & 0xFFFF;
    4cb8:	7030      	strb	r0, [r6, #0]
			system_pinmux_pin_set_config(current_pinmux >> 16, &pin_conf);
    4cba:	0c00      	lsrs	r0, r0, #16
    4cbc:	b2c0      	uxtb	r0, r0
    4cbe:	1c31      	adds	r1, r6, #0
    4cc0:	4a1f      	ldr	r2, [pc, #124]	; (4d40 <usart_init+0x2e8>)
    4cc2:	4790      	blx	r2
    4cc4:	3701      	adds	r7, #1
			config->pinmux_pad0, config->pinmux_pad1,
			config->pinmux_pad2, config->pinmux_pad3
		};

	/* Configure the SERCOM pins according to the user configuration */
	for (uint8_t pad = 0; pad < 4; pad++) {
    4cc6:	2f04      	cmp	r7, #4
    4cc8:	d1eb      	bne.n	4ca2 <usart_init+0x24a>
	}

#if USART_CALLBACK_MODE == true
	/* Initialize parameters */
	for (uint32_t i = 0; i < USART_CALLBACK_N; i++) {
		module->callback[i]            = NULL;
    4cca:	2300      	movs	r3, #0
    4ccc:	60eb      	str	r3, [r5, #12]
    4cce:	612b      	str	r3, [r5, #16]
    4cd0:	616b      	str	r3, [r5, #20]
    4cd2:	61ab      	str	r3, [r5, #24]
    4cd4:	61eb      	str	r3, [r5, #28]
    4cd6:	622b      	str	r3, [r5, #32]
	}

	module->tx_buffer_ptr              = NULL;
    4cd8:	62ab      	str	r3, [r5, #40]	; 0x28
	module->rx_buffer_ptr              = NULL;
    4cda:	626b      	str	r3, [r5, #36]	; 0x24
	module->remaining_tx_buffer_length = 0x0000;
    4cdc:	2200      	movs	r2, #0
    4cde:	85eb      	strh	r3, [r5, #46]	; 0x2e
	module->remaining_rx_buffer_length = 0x0000;
    4ce0:	85ab      	strh	r3, [r5, #44]	; 0x2c
	module->callback_reg_mask          = 0x00;
    4ce2:	2330      	movs	r3, #48	; 0x30
    4ce4:	54ea      	strb	r2, [r5, r3]
	module->callback_enable_mask       = 0x00;
    4ce6:	2331      	movs	r3, #49	; 0x31
    4ce8:	54ea      	strb	r2, [r5, r3]
	module->rx_status                  = STATUS_OK;
    4cea:	2332      	movs	r3, #50	; 0x32
    4cec:	54ea      	strb	r2, [r5, r3]
	module->tx_status                  = STATUS_OK;
    4cee:	2333      	movs	r3, #51	; 0x33
    4cf0:	54ea      	strb	r2, [r5, r3]

	/* Set interrupt handler and register USART software module struct in
	 * look-up table */
	uint8_t instance_index = _sercom_get_sercom_inst_index(module->hw);
    4cf2:	6828      	ldr	r0, [r5, #0]
    4cf4:	4b08      	ldr	r3, [pc, #32]	; (4d18 <usart_init+0x2c0>)
    4cf6:	4798      	blx	r3
    4cf8:	1c04      	adds	r4, r0, #0
	_sercom_set_handler(instance_index, _usart_interrupt_handler);
    4cfa:	4912      	ldr	r1, [pc, #72]	; (4d44 <usart_init+0x2ec>)
    4cfc:	4b12      	ldr	r3, [pc, #72]	; (4d48 <usart_init+0x2f0>)
    4cfe:	4798      	blx	r3
	_sercom_instances[instance_index] = module;
    4d00:	00a4      	lsls	r4, r4, #2
    4d02:	4b12      	ldr	r3, [pc, #72]	; (4d4c <usart_init+0x2f4>)
    4d04:	50e5      	str	r5, [r4, r3]
#endif

	return status_code;
    4d06:	2000      	movs	r0, #0
}
    4d08:	b013      	add	sp, #76	; 0x4c
    4d0a:	bc3c      	pop	{r2, r3, r4, r5}
    4d0c:	4690      	mov	r8, r2
    4d0e:	4699      	mov	r9, r3
    4d10:	46a2      	mov	sl, r4
    4d12:	46ab      	mov	fp, r5
    4d14:	bdf0      	pop	{r4, r5, r6, r7, pc}
    4d16:	46c0      	nop			; (mov r8, r8)
    4d18:	000041d9 	.word	0x000041d9
    4d1c:	40000400 	.word	0x40000400
    4d20:	00005621 	.word	0x00005621
    4d24:	00005595 	.word	0x00005595
    4d28:	00004081 	.word	0x00004081
    4d2c:	0000563d 	.word	0x0000563d
    4d30:	00003ea9 	.word	0x00003ea9
    4d34:	00003ed1 	.word	0x00003ed1
    4d38:	41002000 	.word	0x41002000
    4d3c:	000040d1 	.word	0x000040d1
    4d40:	000056fd 	.word	0x000056fd
    4d44:	00004e7d 	.word	0x00004e7d
    4d48:	00004939 	.word	0x00004939
    4d4c:	20002fd0 	.word	0x20002fd0

00004d50 <usart_write_wait>:
 * \retval STATUS_ERR_DENIED If the transmitter is not enabled
 */
enum status_code usart_write_wait(
		struct usart_module *const module,
		const uint16_t tx_data)
{
    4d50:	b510      	push	{r4, lr}
    4d52:	1c02      	adds	r2, r0, #0
	/* Sanity check arguments */
	Assert(module);
	Assert(module->hw);

	/* Get a pointer to the hardware module instance */
	SercomUsart *const usart_hw = &(module->hw->USART);
    4d54:	6803      	ldr	r3, [r0, #0]

	/* Check that the transmitter is enabled */
	if (!(module->transmitter_enabled)) {
    4d56:	79c4      	ldrb	r4, [r0, #7]
		return STATUS_ERR_DENIED;
    4d58:	201c      	movs	r0, #28

	/* Get a pointer to the hardware module instance */
	SercomUsart *const usart_hw = &(module->hw->USART);

	/* Check that the transmitter is enabled */
	if (!(module->transmitter_enabled)) {
    4d5a:	2c00      	cmp	r4, #0
    4d5c:	d00d      	beq.n	4d7a <usart_write_wait+0x2a>
		return STATUS_ERR_DENIED;
	}

#if USART_CALLBACK_MODE == true
	/* Check if the USART is busy doing asynchronous operation. */
	if (module->remaining_tx_buffer_length > 0) {
    4d5e:	8dd2      	ldrh	r2, [r2, #46]	; 0x2e
    4d60:	b292      	uxth	r2, r2
		return STATUS_BUSY;
    4d62:	2005      	movs	r0, #5
		return STATUS_ERR_DENIED;
	}

#if USART_CALLBACK_MODE == true
	/* Check if the USART is busy doing asynchronous operation. */
	if (module->remaining_tx_buffer_length > 0) {
    4d64:	2a00      	cmp	r2, #0
    4d66:	d108      	bne.n	4d7a <usart_write_wait+0x2a>
	Assert(module->hw);

	SercomUsart *const usart_hw = &(module->hw->USART);

#ifdef FEATURE_USART_SYNC_SCHEME_V2
	return (usart_hw->SYNCBUSY.reg);
    4d68:	69da      	ldr	r2, [r3, #28]
		const struct usart_module *const module)
{
	/* Sanity check */
	Assert(module);

	while (usart_is_syncing(module)) {
    4d6a:	2a00      	cmp	r2, #0
    4d6c:	d1fc      	bne.n	4d68 <usart_write_wait+0x18>

	/* Wait until synchronization is complete */
	_usart_wait_for_sync(module);

	/* Write data to USART module */
	usart_hw->DATA.reg = tx_data;
    4d6e:	8519      	strh	r1, [r3, #40]	; 0x28

	while (!(usart_hw->INTFLAG.reg & SERCOM_USART_INTFLAG_TXC)) {
    4d70:	2102      	movs	r1, #2
    4d72:	7e1a      	ldrb	r2, [r3, #24]
    4d74:	420a      	tst	r2, r1
    4d76:	d0fc      	beq.n	4d72 <usart_write_wait+0x22>
		/* Wait until data is sent */
	}

	return STATUS_OK;
    4d78:	2000      	movs	r0, #0
}
    4d7a:	bd10      	pop	{r4, pc}

00004d7c <usart_read_wait>:
 * \retval STATUS_ERR_DENIED        If the receiver is not enabled
 */
enum status_code usart_read_wait(
		struct usart_module *const module,
		uint16_t *const rx_data)
{
    4d7c:	b510      	push	{r4, lr}
    4d7e:	1c03      	adds	r3, r0, #0

	/* Error variable */
	uint8_t error_code;

	/* Get a pointer to the hardware module instance */
	SercomUsart *const usart_hw = &(module->hw->USART);
    4d80:	6804      	ldr	r4, [r0, #0]

	/* Check that the receiver is enabled */
	if (!(module->receiver_enabled)) {
    4d82:	7982      	ldrb	r2, [r0, #6]
		return STATUS_ERR_DENIED;
    4d84:	201c      	movs	r0, #28

	/* Get a pointer to the hardware module instance */
	SercomUsart *const usart_hw = &(module->hw->USART);

	/* Check that the receiver is enabled */
	if (!(module->receiver_enabled)) {
    4d86:	2a00      	cmp	r2, #0
    4d88:	d033      	beq.n	4df2 <usart_read_wait+0x76>
		return STATUS_ERR_DENIED;
	}

#if USART_CALLBACK_MODE == true
	/* Check if the USART is busy doing asynchronous operation. */
	if (module->remaining_rx_buffer_length > 0) {
    4d8a:	8d9b      	ldrh	r3, [r3, #44]	; 0x2c
    4d8c:	b29b      	uxth	r3, r3
		return STATUS_BUSY;
    4d8e:	2005      	movs	r0, #5
		return STATUS_ERR_DENIED;
	}

#if USART_CALLBACK_MODE == true
	/* Check if the USART is busy doing asynchronous operation. */
	if (module->remaining_rx_buffer_length > 0) {
    4d90:	2b00      	cmp	r3, #0
    4d92:	d12e      	bne.n	4df2 <usart_read_wait+0x76>
		return STATUS_BUSY;
	}
#endif

	/* Check if USART has new data */
	if (!(usart_hw->INTFLAG.reg & SERCOM_USART_INTFLAG_RXC)) {
    4d94:	7e23      	ldrb	r3, [r4, #24]
    4d96:	075a      	lsls	r2, r3, #29
    4d98:	d52b      	bpl.n	4df2 <usart_read_wait+0x76>
	Assert(module->hw);

	SercomUsart *const usart_hw = &(module->hw->USART);

#ifdef FEATURE_USART_SYNC_SCHEME_V2
	return (usart_hw->SYNCBUSY.reg);
    4d9a:	69e3      	ldr	r3, [r4, #28]
		const struct usart_module *const module)
{
	/* Sanity check */
	Assert(module);

	while (usart_is_syncing(module)) {
    4d9c:	2b00      	cmp	r3, #0
    4d9e:	d1fc      	bne.n	4d9a <usart_read_wait+0x1e>

	/* Wait until synchronization is complete */
	_usart_wait_for_sync(module);

	/* Read out the status code and mask away all but the 3 LSBs*/
	error_code = (uint8_t)(usart_hw->STATUS.reg & SERCOM_USART_STATUS_MASK);
    4da0:	8b63      	ldrh	r3, [r4, #26]
    4da2:	b2db      	uxtb	r3, r3

	/* Check if an error has occurred during the receiving */
	if (error_code) {
    4da4:	069a      	lsls	r2, r3, #26
    4da6:	d021      	beq.n	4dec <usart_read_wait+0x70>
		/* Check which error occurred */
		if (error_code & SERCOM_USART_STATUS_FERR) {
    4da8:	079a      	lsls	r2, r3, #30
    4daa:	d503      	bpl.n	4db4 <usart_read_wait+0x38>
			/* Clear flag by writing a 1 to it and
			 * return with an error code */
			usart_hw->STATUS.reg = SERCOM_USART_STATUS_FERR;
    4dac:	2302      	movs	r3, #2
    4dae:	8363      	strh	r3, [r4, #26]

			return STATUS_ERR_BAD_FORMAT;
    4db0:	201a      	movs	r0, #26
    4db2:	e01e      	b.n	4df2 <usart_read_wait+0x76>
		} else if (error_code & SERCOM_USART_STATUS_BUFOVF) {
    4db4:	075a      	lsls	r2, r3, #29
    4db6:	d503      	bpl.n	4dc0 <usart_read_wait+0x44>
			/* Clear flag by writing a 1 to it and
			 * return with an error code */
			usart_hw->STATUS.reg = SERCOM_USART_STATUS_BUFOVF;
    4db8:	2304      	movs	r3, #4
    4dba:	8363      	strh	r3, [r4, #26]

			return STATUS_ERR_OVERFLOW;
    4dbc:	201e      	movs	r0, #30
    4dbe:	e018      	b.n	4df2 <usart_read_wait+0x76>
		} else if (error_code & SERCOM_USART_STATUS_PERR) {
    4dc0:	07da      	lsls	r2, r3, #31
    4dc2:	d503      	bpl.n	4dcc <usart_read_wait+0x50>
			/* Clear flag by writing a 1 to it and
			 * return with an error code */
			usart_hw->STATUS.reg = SERCOM_USART_STATUS_PERR;
    4dc4:	2301      	movs	r3, #1
    4dc6:	8363      	strh	r3, [r4, #26]

			return STATUS_ERR_BAD_DATA;
    4dc8:	2013      	movs	r0, #19
    4dca:	e012      	b.n	4df2 <usart_read_wait+0x76>
		}
#ifdef FEATURE_USART_LIN_SLAVE
		else if (error_code & SERCOM_USART_STATUS_ISF) {
    4dcc:	06da      	lsls	r2, r3, #27
    4dce:	d505      	bpl.n	4ddc <usart_read_wait+0x60>
			/* Clear flag by writing 1 to it  and
			 *  return with an error code */
			usart_hw->STATUS.reg |= SERCOM_USART_STATUS_ISF;
    4dd0:	8b62      	ldrh	r2, [r4, #26]
    4dd2:	2310      	movs	r3, #16
    4dd4:	4313      	orrs	r3, r2
    4dd6:	8363      	strh	r3, [r4, #26]

			return STATUS_ERR_PROTOCOL;
    4dd8:	2042      	movs	r0, #66	; 0x42
    4dda:	e00a      	b.n	4df2 <usart_read_wait+0x76>
		}
#endif
#ifdef FEATURE_USART_COLLISION_DECTION
		else if (error_code & SERCOM_USART_STATUS_COLL) {
    4ddc:	069a      	lsls	r2, r3, #26
    4dde:	d505      	bpl.n	4dec <usart_read_wait+0x70>
			/* Clear flag by writing 1 to it
			 *  return with an error code */
			usart_hw->STATUS.reg |= SERCOM_USART_STATUS_COLL;
    4de0:	8b62      	ldrh	r2, [r4, #26]
    4de2:	2320      	movs	r3, #32
    4de4:	4313      	orrs	r3, r2
    4de6:	8363      	strh	r3, [r4, #26]

			return STATUS_ERR_PACKET_COLLISION;
    4de8:	2041      	movs	r0, #65	; 0x41
    4dea:	e002      	b.n	4df2 <usart_read_wait+0x76>
		}
#endif
	}

	/* Read data from USART module */
	*rx_data = usart_hw->DATA.reg;
    4dec:	8d23      	ldrh	r3, [r4, #40]	; 0x28
    4dee:	800b      	strh	r3, [r1, #0]

	return STATUS_OK;
    4df0:	2000      	movs	r0, #0
}
    4df2:	bd10      	pop	{r4, pc}

00004df4 <_usart_read_buffer>:
 */
enum status_code _usart_read_buffer(
		struct usart_module *const module,
		uint8_t *rx_data,
		uint16_t length)
{
    4df4:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
    4df6:	1c04      	adds	r4, r0, #0
    4df8:	1c0e      	adds	r6, r1, #0
    4dfa:	1c17      	adds	r7, r2, #0
	Assert(module);
	Assert(module->hw);
	Assert(rx_data);

	/* Get a pointer to the hardware module instance */
	SercomUsart *const usart_hw = &(module->hw->USART);
    4dfc:	6805      	ldr	r5, [r0, #0]
 * are only re-enabled upon leaving the outermost nested critical section.
 *
 */
static inline void system_interrupt_enter_critical_section(void)
{
	cpu_irq_enter_critical();
    4dfe:	4b0f      	ldr	r3, [pc, #60]	; (4e3c <_usart_read_buffer+0x48>)
    4e00:	4798      	blx	r3

	system_interrupt_enter_critical_section();

	/* Check if the USART receiver is busy */
	if (module->remaining_rx_buffer_length > 0) {
    4e02:	8da3      	ldrh	r3, [r4, #44]	; 0x2c
    4e04:	b29b      	uxth	r3, r3
    4e06:	2b00      	cmp	r3, #0
    4e08:	d003      	beq.n	4e12 <_usart_read_buffer+0x1e>
 * are only re-enabled upon leaving the outermost nested critical section.
 *
 */
static inline void system_interrupt_leave_critical_section(void)
{
	cpu_irq_leave_critical();
    4e0a:	4b0d      	ldr	r3, [pc, #52]	; (4e40 <_usart_read_buffer+0x4c>)
    4e0c:	4798      	blx	r3
		system_interrupt_leave_critical_section();
		return STATUS_BUSY;
    4e0e:	2005      	movs	r0, #5
    4e10:	e013      	b.n	4e3a <_usart_read_buffer+0x46>
	}

	/* Set length for the buffer and the pointer, and let
	 * the interrupt handler do the rest */
	module->remaining_rx_buffer_length = length;
    4e12:	85a7      	strh	r7, [r4, #44]	; 0x2c
    4e14:	4b0a      	ldr	r3, [pc, #40]	; (4e40 <_usart_read_buffer+0x4c>)
    4e16:	4798      	blx	r3

	system_interrupt_leave_critical_section();

	module->rx_buffer_ptr              = rx_data;
    4e18:	6266      	str	r6, [r4, #36]	; 0x24
	module->rx_status                  = STATUS_BUSY;
    4e1a:	2205      	movs	r2, #5
    4e1c:	2332      	movs	r3, #50	; 0x32
    4e1e:	54e2      	strb	r2, [r4, r3]

	/* Enable the RX Complete Interrupt */
	usart_hw->INTENSET.reg = SERCOM_USART_INTFLAG_RXC;
    4e20:	2304      	movs	r3, #4
    4e22:	75ab      	strb	r3, [r5, #22]

#ifdef FEATURE_USART_LIN_SLAVE
	/* Enable the break character is received Interrupt */
	if(module->lin_slave_enabled) {
    4e24:	7a23      	ldrb	r3, [r4, #8]
    4e26:	2b00      	cmp	r3, #0
    4e28:	d001      	beq.n	4e2e <_usart_read_buffer+0x3a>
		usart_hw->INTENSET.reg = SERCOM_USART_INTFLAG_RXBRK;
    4e2a:	2320      	movs	r3, #32
    4e2c:	75ab      	strb	r3, [r5, #22]
	}
#endif

#ifdef FEATURE_USART_START_FRAME_DECTION
	/* Enable a start condition is detected Interrupt */
	if(module->start_frame_detection_enabled) {
    4e2e:	7a63      	ldrb	r3, [r4, #9]
		usart_hw->INTENSET.reg = SERCOM_USART_INTFLAG_RXS;
	}
#endif

	return STATUS_OK;
    4e30:	2000      	movs	r0, #0
	}
#endif

#ifdef FEATURE_USART_START_FRAME_DECTION
	/* Enable a start condition is detected Interrupt */
	if(module->start_frame_detection_enabled) {
    4e32:	2b00      	cmp	r3, #0
    4e34:	d001      	beq.n	4e3a <_usart_read_buffer+0x46>
		usart_hw->INTENSET.reg = SERCOM_USART_INTFLAG_RXS;
    4e36:	2308      	movs	r3, #8
    4e38:	75ab      	strb	r3, [r5, #22]
	}
#endif

	return STATUS_OK;
}
    4e3a:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
    4e3c:	000049e9 	.word	0x000049e9
    4e40:	00004a29 	.word	0x00004a29

00004e44 <usart_register_callback>:
	/* Sanity check arguments */
	Assert(module);
	Assert(callback_func);

	/* Register callback function */
	module->callback[callback_type] = callback_func;
    4e44:	1c93      	adds	r3, r2, #2
    4e46:	009b      	lsls	r3, r3, #2
    4e48:	18c3      	adds	r3, r0, r3
    4e4a:	6059      	str	r1, [r3, #4]

	/* Set the bit corresponding to the callback_type */
	module->callback_reg_mask |= (1 << callback_type);
    4e4c:	2301      	movs	r3, #1
    4e4e:	4093      	lsls	r3, r2
    4e50:	1c1a      	adds	r2, r3, #0
    4e52:	2330      	movs	r3, #48	; 0x30
    4e54:	5cc1      	ldrb	r1, [r0, r3]
    4e56:	430a      	orrs	r2, r1
    4e58:	54c2      	strb	r2, [r0, r3]
}
    4e5a:	4770      	bx	lr

00004e5c <usart_read_buffer_job>:
 */
enum status_code usart_read_buffer_job(
		struct usart_module *const module,
		uint8_t *rx_data,
		uint16_t length)
{
    4e5c:	b510      	push	{r4, lr}
	/* Sanity check arguments */
	Assert(module);
	Assert(rx_data);

	if (length == 0) {
		return STATUS_ERR_INVALID_ARG;
    4e5e:	2317      	movs	r3, #23
{
	/* Sanity check arguments */
	Assert(module);
	Assert(rx_data);

	if (length == 0) {
    4e60:	2a00      	cmp	r2, #0
    4e62:	d006      	beq.n	4e72 <usart_read_buffer_job+0x16>
		return STATUS_ERR_INVALID_ARG;
	}

	/* Check that the receiver is enabled */
	if (!(module->receiver_enabled)) {
    4e64:	7984      	ldrb	r4, [r0, #6]
		return STATUS_ERR_DENIED;
    4e66:	231c      	movs	r3, #28
	if (length == 0) {
		return STATUS_ERR_INVALID_ARG;
	}

	/* Check that the receiver is enabled */
	if (!(module->receiver_enabled)) {
    4e68:	2c00      	cmp	r4, #0
    4e6a:	d002      	beq.n	4e72 <usart_read_buffer_job+0x16>
		return STATUS_ERR_DENIED;
	}

	/* Issue internal asynchronous read */
	return _usart_read_buffer(module, rx_data, length);
    4e6c:	4b02      	ldr	r3, [pc, #8]	; (4e78 <usart_read_buffer_job+0x1c>)
    4e6e:	4798      	blx	r3
    4e70:	1c03      	adds	r3, r0, #0
}
    4e72:	1c18      	adds	r0, r3, #0
    4e74:	bd10      	pop	{r4, pc}
    4e76:	46c0      	nop			; (mov r8, r8)
    4e78:	00004df5 	.word	0x00004df5

00004e7c <_usart_interrupt_handler>:
 * \param[in]  instance  ID of the SERCOM instance calling the interrupt
 *                       handler.
 */
void _usart_interrupt_handler(
		uint8_t instance)
{
    4e7c:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
	uint16_t callback_status;
	uint8_t error_code;


	/* Get device instance from the look-up table */
	struct usart_module *module
    4e7e:	0080      	lsls	r0, r0, #2
    4e80:	4b64      	ldr	r3, [pc, #400]	; (5014 <_usart_interrupt_handler+0x198>)
    4e82:	58c5      	ldr	r5, [r0, r3]
		= (struct usart_module *)_sercom_instances[instance];

	/* Pointer to the hardware module instance */
	SercomUsart *const usart_hw
		= &(module->hw->USART);
    4e84:	682c      	ldr	r4, [r5, #0]
	Assert(module->hw);

	SercomUsart *const usart_hw = &(module->hw->USART);

#ifdef FEATURE_USART_SYNC_SCHEME_V2
	return (usart_hw->SYNCBUSY.reg);
    4e86:	69e3      	ldr	r3, [r4, #28]
		const struct usart_module *const module)
{
	/* Sanity check */
	Assert(module);

	while (usart_is_syncing(module)) {
    4e88:	2b00      	cmp	r3, #0
    4e8a:	d1fc      	bne.n	4e86 <_usart_interrupt_handler+0xa>

	/* Wait for the synchronization to complete */
	_usart_wait_for_sync(module);

	/* Read and mask interrupt flag register */
	interrupt_status = usart_hw->INTFLAG.reg;
    4e8c:	7e23      	ldrb	r3, [r4, #24]
	interrupt_status &= usart_hw->INTENSET.reg;
    4e8e:	7da6      	ldrb	r6, [r4, #22]
    4e90:	401e      	ands	r6, r3
	callback_status = module->callback_reg_mask &
			module->callback_enable_mask;
    4e92:	2331      	movs	r3, #49	; 0x31
	_usart_wait_for_sync(module);

	/* Read and mask interrupt flag register */
	interrupt_status = usart_hw->INTFLAG.reg;
	interrupt_status &= usart_hw->INTENSET.reg;
	callback_status = module->callback_reg_mask &
    4e94:	5ceb      	ldrb	r3, [r5, r3]
    4e96:	2230      	movs	r2, #48	; 0x30
    4e98:	5caf      	ldrb	r7, [r5, r2]
    4e9a:	401f      	ands	r7, r3
			module->callback_enable_mask;

	/* Check if a DATA READY interrupt has occurred,
	 * and if there is more to transfer */
	if (interrupt_status & SERCOM_USART_INTFLAG_DRE) {
    4e9c:	07f1      	lsls	r1, r6, #31
    4e9e:	d520      	bpl.n	4ee2 <_usart_interrupt_handler+0x66>
		if (module->remaining_tx_buffer_length) {
    4ea0:	8deb      	ldrh	r3, [r5, #46]	; 0x2e
    4ea2:	b29b      	uxth	r3, r3
    4ea4:	2b00      	cmp	r3, #0
    4ea6:	d01a      	beq.n	4ede <_usart_interrupt_handler+0x62>
			/* Write value will be at least 8-bits long */
			uint16_t data_to_send = *(module->tx_buffer_ptr);
    4ea8:	6aab      	ldr	r3, [r5, #40]	; 0x28
    4eaa:	781a      	ldrb	r2, [r3, #0]
    4eac:	b2d2      	uxtb	r2, r2
			/* Increment 8-bit pointer */
			(module->tx_buffer_ptr)++;
    4eae:	1c59      	adds	r1, r3, #1
    4eb0:	62a9      	str	r1, [r5, #40]	; 0x28

			if (module->character_size == USART_CHARACTER_SIZE_9BIT) {
    4eb2:	7969      	ldrb	r1, [r5, #5]
    4eb4:	2901      	cmp	r1, #1
    4eb6:	d104      	bne.n	4ec2 <_usart_interrupt_handler+0x46>
				data_to_send |= (*(module->tx_buffer_ptr) << 8);
    4eb8:	7859      	ldrb	r1, [r3, #1]
    4eba:	0209      	lsls	r1, r1, #8
    4ebc:	430a      	orrs	r2, r1
				/* Increment 8-bit pointer */
				(module->tx_buffer_ptr)++;
    4ebe:	3302      	adds	r3, #2
    4ec0:	62ab      	str	r3, [r5, #40]	; 0x28
			}
			/* Write the data to send */
			usart_hw->DATA.reg = (data_to_send & SERCOM_USART_DATA_MASK);
    4ec2:	05d3      	lsls	r3, r2, #23
    4ec4:	0ddb      	lsrs	r3, r3, #23
    4ec6:	8523      	strh	r3, [r4, #40]	; 0x28

			if (--(module->remaining_tx_buffer_length) == 0) {
    4ec8:	8deb      	ldrh	r3, [r5, #46]	; 0x2e
    4eca:	3b01      	subs	r3, #1
    4ecc:	b29b      	uxth	r3, r3
    4ece:	85eb      	strh	r3, [r5, #46]	; 0x2e
    4ed0:	2b00      	cmp	r3, #0
    4ed2:	d106      	bne.n	4ee2 <_usart_interrupt_handler+0x66>
				/* Disable the Data Register Empty Interrupt */
				usart_hw->INTENCLR.reg = SERCOM_USART_INTFLAG_DRE;
    4ed4:	2301      	movs	r3, #1
    4ed6:	7523      	strb	r3, [r4, #20]
				/* Enable Transmission Complete interrupt */
				usart_hw->INTENSET.reg = SERCOM_USART_INTFLAG_TXC;
    4ed8:	2302      	movs	r3, #2
    4eda:	75a3      	strb	r3, [r4, #22]
    4edc:	e001      	b.n	4ee2 <_usart_interrupt_handler+0x66>

			}
		} else {
			usart_hw->INTENCLR.reg = SERCOM_USART_INTFLAG_DRE;
    4ede:	2301      	movs	r3, #1
    4ee0:	7523      	strb	r3, [r4, #20]

	/* Check if the Transmission Complete interrupt has occurred and
	 * that the transmit buffer is empty */
	}

	if (interrupt_status & SERCOM_USART_INTFLAG_TXC) {
    4ee2:	07b2      	lsls	r2, r6, #30
    4ee4:	d509      	bpl.n	4efa <_usart_interrupt_handler+0x7e>

		/* Disable TX Complete Interrupt, and set STATUS_OK */
		usart_hw->INTENCLR.reg = SERCOM_USART_INTFLAG_TXC;
    4ee6:	2302      	movs	r3, #2
    4ee8:	7523      	strb	r3, [r4, #20]
		module->tx_status = STATUS_OK;
    4eea:	2200      	movs	r2, #0
    4eec:	2333      	movs	r3, #51	; 0x33
    4eee:	54ea      	strb	r2, [r5, r3]

		/* Run callback if registered and enabled */
		if (callback_status & (1 << USART_CALLBACK_BUFFER_TRANSMITTED)) {
    4ef0:	07fb      	lsls	r3, r7, #31
    4ef2:	d502      	bpl.n	4efa <_usart_interrupt_handler+0x7e>
			(*(module->callback[USART_CALLBACK_BUFFER_TRANSMITTED]))(module);
    4ef4:	1c28      	adds	r0, r5, #0
    4ef6:	68e9      	ldr	r1, [r5, #12]
    4ef8:	4788      	blx	r1

	/* Check if the Receive Complete interrupt has occurred, and that
	 * there's more data to receive */
	}

	if (interrupt_status & SERCOM_USART_INTFLAG_RXC) {
    4efa:	0772      	lsls	r2, r6, #29
    4efc:	d56a      	bpl.n	4fd4 <_usart_interrupt_handler+0x158>

		if (module->remaining_rx_buffer_length) {
    4efe:	8dab      	ldrh	r3, [r5, #44]	; 0x2c
    4f00:	b29b      	uxth	r3, r3
    4f02:	2b00      	cmp	r3, #0
    4f04:	d064      	beq.n	4fd0 <_usart_interrupt_handler+0x154>
			/* Read out the status code and mask away all but the 4 LSBs*/
			error_code = (uint8_t)(usart_hw->STATUS.reg & SERCOM_USART_STATUS_MASK);
    4f06:	8b63      	ldrh	r3, [r4, #26]
    4f08:	b2db      	uxtb	r3, r3
#if !SAMD20
			/* CTS status should not be considered as an error */
			if(error_code & SERCOM_USART_STATUS_CTS) {
    4f0a:	0719      	lsls	r1, r3, #28
    4f0c:	d402      	bmi.n	4f14 <_usart_interrupt_handler+0x98>

	if (interrupt_status & SERCOM_USART_INTFLAG_RXC) {

		if (module->remaining_rx_buffer_length) {
			/* Read out the status code and mask away all but the 4 LSBs*/
			error_code = (uint8_t)(usart_hw->STATUS.reg & SERCOM_USART_STATUS_MASK);
    4f0e:	223f      	movs	r2, #63	; 0x3f
    4f10:	4013      	ands	r3, r2
    4f12:	e001      	b.n	4f18 <_usart_interrupt_handler+0x9c>
#if !SAMD20
			/* CTS status should not be considered as an error */
			if(error_code & SERCOM_USART_STATUS_CTS) {
				error_code &= ~SERCOM_USART_STATUS_CTS;
    4f14:	2237      	movs	r2, #55	; 0x37
    4f16:	4013      	ands	r3, r2
			if(error_code & SERCOM_USART_STATUS_TXE) {
				error_code &= ~SERCOM_USART_STATUS_TXE;
			}
#endif
			/* Check if an error has occurred during the receiving */
			if (error_code) {
    4f18:	2b00      	cmp	r3, #0
    4f1a:	d037      	beq.n	4f8c <_usart_interrupt_handler+0x110>
				/* Check which error occurred */
				if (error_code & SERCOM_USART_STATUS_FERR) {
    4f1c:	079a      	lsls	r2, r3, #30
    4f1e:	d507      	bpl.n	4f30 <_usart_interrupt_handler+0xb4>
					/* Store the error code and clear flag by writing 1 to it */
					module->rx_status = STATUS_ERR_BAD_FORMAT;
    4f20:	221a      	movs	r2, #26
    4f22:	2332      	movs	r3, #50	; 0x32
    4f24:	54ea      	strb	r2, [r5, r3]
					usart_hw->STATUS.reg |= SERCOM_USART_STATUS_FERR;
    4f26:	8b62      	ldrh	r2, [r4, #26]
    4f28:	2302      	movs	r3, #2
    4f2a:	4313      	orrs	r3, r2
    4f2c:	8363      	strh	r3, [r4, #26]
    4f2e:	e027      	b.n	4f80 <_usart_interrupt_handler+0x104>
				} else if (error_code & SERCOM_USART_STATUS_BUFOVF) {
    4f30:	0759      	lsls	r1, r3, #29
    4f32:	d507      	bpl.n	4f44 <_usart_interrupt_handler+0xc8>
					/* Store the error code and clear flag by writing 1 to it */
					module->rx_status = STATUS_ERR_OVERFLOW;
    4f34:	221e      	movs	r2, #30
    4f36:	2332      	movs	r3, #50	; 0x32
    4f38:	54ea      	strb	r2, [r5, r3]
					usart_hw->STATUS.reg |= SERCOM_USART_STATUS_BUFOVF;
    4f3a:	8b62      	ldrh	r2, [r4, #26]
    4f3c:	2304      	movs	r3, #4
    4f3e:	4313      	orrs	r3, r2
    4f40:	8363      	strh	r3, [r4, #26]
    4f42:	e01d      	b.n	4f80 <_usart_interrupt_handler+0x104>
				} else if (error_code & SERCOM_USART_STATUS_PERR) {
    4f44:	07da      	lsls	r2, r3, #31
    4f46:	d507      	bpl.n	4f58 <_usart_interrupt_handler+0xdc>
					/* Store the error code and clear flag by writing 1 to it */
					module->rx_status = STATUS_ERR_BAD_DATA;
    4f48:	2213      	movs	r2, #19
    4f4a:	2332      	movs	r3, #50	; 0x32
    4f4c:	54ea      	strb	r2, [r5, r3]
					usart_hw->STATUS.reg |= SERCOM_USART_STATUS_PERR;
    4f4e:	8b62      	ldrh	r2, [r4, #26]
    4f50:	2301      	movs	r3, #1
    4f52:	4313      	orrs	r3, r2
    4f54:	8363      	strh	r3, [r4, #26]
    4f56:	e013      	b.n	4f80 <_usart_interrupt_handler+0x104>
				}
#ifdef FEATURE_USART_LIN_SLAVE
				else if (error_code & SERCOM_USART_STATUS_ISF) {
    4f58:	06d9      	lsls	r1, r3, #27
    4f5a:	d507      	bpl.n	4f6c <_usart_interrupt_handler+0xf0>
					/* Store the error code and clear flag by writing 1 to it */
					module->rx_status = STATUS_ERR_PROTOCOL;
    4f5c:	2242      	movs	r2, #66	; 0x42
    4f5e:	2332      	movs	r3, #50	; 0x32
    4f60:	54ea      	strb	r2, [r5, r3]
					usart_hw->STATUS.reg |= SERCOM_USART_STATUS_ISF;
    4f62:	8b62      	ldrh	r2, [r4, #26]
    4f64:	2310      	movs	r3, #16
    4f66:	4313      	orrs	r3, r2
    4f68:	8363      	strh	r3, [r4, #26]
    4f6a:	e009      	b.n	4f80 <_usart_interrupt_handler+0x104>
				}
#endif
#ifdef FEATURE_USART_COLLISION_DECTION
				else if (error_code & SERCOM_USART_STATUS_COLL) {
    4f6c:	2220      	movs	r2, #32
    4f6e:	421a      	tst	r2, r3
    4f70:	d006      	beq.n	4f80 <_usart_interrupt_handler+0x104>
					/* Store the error code and clear flag by writing 1 to it */
					module->rx_status = STATUS_ERR_PACKET_COLLISION;
    4f72:	2241      	movs	r2, #65	; 0x41
    4f74:	2332      	movs	r3, #50	; 0x32
    4f76:	54ea      	strb	r2, [r5, r3]
					usart_hw->STATUS.reg |= SERCOM_USART_STATUS_COLL;
    4f78:	8b62      	ldrh	r2, [r4, #26]
    4f7a:	2320      	movs	r3, #32
    4f7c:	4313      	orrs	r3, r2
    4f7e:	8363      	strh	r3, [r4, #26]
				}
#endif

				/* Run callback if registered and enabled */
				if (callback_status
    4f80:	077a      	lsls	r2, r7, #29
    4f82:	d527      	bpl.n	4fd4 <_usart_interrupt_handler+0x158>
						& (1 << USART_CALLBACK_ERROR)) {
					(*(module->callback[USART_CALLBACK_ERROR]))(module);
    4f84:	1c28      	adds	r0, r5, #0
    4f86:	696b      	ldr	r3, [r5, #20]
    4f88:	4798      	blx	r3
    4f8a:	e023      	b.n	4fd4 <_usart_interrupt_handler+0x158>

			} else {

				/* Read current packet from DATA register,
				 * increment buffer pointer and decrement buffer length */
				uint16_t received_data = (usart_hw->DATA.reg & SERCOM_USART_DATA_MASK);
    4f8c:	8d22      	ldrh	r2, [r4, #40]	; 0x28
    4f8e:	05d2      	lsls	r2, r2, #23
    4f90:	0dd2      	lsrs	r2, r2, #23

				/* Read value will be at least 8-bits long */
				*(module->rx_buffer_ptr) = received_data;
    4f92:	b2d3      	uxtb	r3, r2
    4f94:	6a69      	ldr	r1, [r5, #36]	; 0x24
    4f96:	700b      	strb	r3, [r1, #0]
				/* Increment 8-bit pointer */
				module->rx_buffer_ptr += 1;
    4f98:	6a6b      	ldr	r3, [r5, #36]	; 0x24
    4f9a:	1c59      	adds	r1, r3, #1
    4f9c:	6269      	str	r1, [r5, #36]	; 0x24

				if (module->character_size == USART_CHARACTER_SIZE_9BIT) {
    4f9e:	7969      	ldrb	r1, [r5, #5]
    4fa0:	2901      	cmp	r1, #1
    4fa2:	d104      	bne.n	4fae <_usart_interrupt_handler+0x132>
					/* 9-bit data, write next received byte to the buffer */
					*(module->rx_buffer_ptr) = (received_data >> 8);
    4fa4:	0a12      	lsrs	r2, r2, #8
    4fa6:	705a      	strb	r2, [r3, #1]
					/* Increment 8-bit pointer */
					module->rx_buffer_ptr += 1;
    4fa8:	6a6b      	ldr	r3, [r5, #36]	; 0x24
    4faa:	3301      	adds	r3, #1
    4fac:	626b      	str	r3, [r5, #36]	; 0x24
				}

				/* Check if the last character have been received */
				if(--(module->remaining_rx_buffer_length) == 0) {
    4fae:	8dab      	ldrh	r3, [r5, #44]	; 0x2c
    4fb0:	3b01      	subs	r3, #1
    4fb2:	b29b      	uxth	r3, r3
    4fb4:	85ab      	strh	r3, [r5, #44]	; 0x2c
    4fb6:	2b00      	cmp	r3, #0
    4fb8:	d10c      	bne.n	4fd4 <_usart_interrupt_handler+0x158>
					/* Disable RX Complete Interrupt,
					 * and set STATUS_OK */
					usart_hw->INTENCLR.reg = SERCOM_USART_INTFLAG_RXC;
    4fba:	2304      	movs	r3, #4
    4fbc:	7523      	strb	r3, [r4, #20]
					module->rx_status = STATUS_OK;
    4fbe:	2200      	movs	r2, #0
    4fc0:	2332      	movs	r3, #50	; 0x32
    4fc2:	54ea      	strb	r2, [r5, r3]

					/* Run callback if registered and enabled */
					if (callback_status
    4fc4:	07ba      	lsls	r2, r7, #30
    4fc6:	d505      	bpl.n	4fd4 <_usart_interrupt_handler+0x158>
							& (1 << USART_CALLBACK_BUFFER_RECEIVED)) {
						(*(module->callback[USART_CALLBACK_BUFFER_RECEIVED]))(module);
    4fc8:	1c28      	adds	r0, r5, #0
    4fca:	692b      	ldr	r3, [r5, #16]
    4fcc:	4798      	blx	r3
    4fce:	e001      	b.n	4fd4 <_usart_interrupt_handler+0x158>
					}
				}
			}
		} else {
			/* This should not happen. Disable Receive Complete interrupt. */
			usart_hw->INTENCLR.reg = SERCOM_USART_INTFLAG_RXC;
    4fd0:	2304      	movs	r3, #4
    4fd2:	7523      	strb	r3, [r4, #20]
		}
	}

#ifdef FEATURE_USART_HARDWARE_FLOW_CONTROL
	if (interrupt_status & SERCOM_USART_INTFLAG_CTSIC) {
    4fd4:	06f1      	lsls	r1, r6, #27
    4fd6:	d507      	bpl.n	4fe8 <_usart_interrupt_handler+0x16c>
		/* Disable interrupts */
		usart_hw->INTENCLR.reg = SERCOM_USART_INTENCLR_CTSIC;
    4fd8:	2310      	movs	r3, #16
    4fda:	7523      	strb	r3, [r4, #20]
		/* Clear interrupt flag */
		usart_hw->INTFLAG.reg = SERCOM_USART_INTFLAG_CTSIC;
    4fdc:	7623      	strb	r3, [r4, #24]

		/* Run callback if registered and enabled */
		if (callback_status & (1 << USART_CALLBACK_CTS_INPUT_CHANGE)) {
    4fde:	06fa      	lsls	r2, r7, #27
    4fe0:	d502      	bpl.n	4fe8 <_usart_interrupt_handler+0x16c>
			(*(module->callback[USART_CALLBACK_CTS_INPUT_CHANGE]))(module);
    4fe2:	1c28      	adds	r0, r5, #0
    4fe4:	69eb      	ldr	r3, [r5, #28]
    4fe6:	4798      	blx	r3
		}
	}
#endif

#ifdef FEATURE_USART_LIN_SLAVE
	if (interrupt_status & SERCOM_USART_INTFLAG_RXBRK) {
    4fe8:	06b1      	lsls	r1, r6, #26
    4fea:	d507      	bpl.n	4ffc <_usart_interrupt_handler+0x180>
		/* Disable interrupts */
		usart_hw->INTENCLR.reg = SERCOM_USART_INTENCLR_RXBRK;
    4fec:	2320      	movs	r3, #32
    4fee:	7523      	strb	r3, [r4, #20]
		/* Clear interrupt flag */
		usart_hw->INTFLAG.reg = SERCOM_USART_INTFLAG_RXBRK;
    4ff0:	7623      	strb	r3, [r4, #24]

		/* Run callback if registered and enabled */
		if (callback_status & (1 << USART_CALLBACK_BREAK_RECEIVED)) {
    4ff2:	073a      	lsls	r2, r7, #28
    4ff4:	d502      	bpl.n	4ffc <_usart_interrupt_handler+0x180>
			(*(module->callback[USART_CALLBACK_BREAK_RECEIVED]))(module);
    4ff6:	1c28      	adds	r0, r5, #0
    4ff8:	69ab      	ldr	r3, [r5, #24]
    4ffa:	4798      	blx	r3
		}
	}
#endif

#ifdef FEATURE_USART_START_FRAME_DECTION
	if (interrupt_status & SERCOM_USART_INTFLAG_RXS) {
    4ffc:	0731      	lsls	r1, r6, #28
    4ffe:	d507      	bpl.n	5010 <_usart_interrupt_handler+0x194>
		/* Disable interrupts */
		usart_hw->INTENCLR.reg = SERCOM_USART_INTENCLR_RXS;
    5000:	2308      	movs	r3, #8
    5002:	7523      	strb	r3, [r4, #20]
		/* Clear interrupt flag */
		usart_hw->INTFLAG.reg = SERCOM_USART_INTFLAG_RXS;
    5004:	7623      	strb	r3, [r4, #24]

		/* Run callback if registered and enabled */
		if (callback_status & (1 << USART_CALLBACK_START_RECEIVED)) {
    5006:	06ba      	lsls	r2, r7, #26
    5008:	d502      	bpl.n	5010 <_usart_interrupt_handler+0x194>
			(*(module->callback[USART_CALLBACK_START_RECEIVED]))(module);
    500a:	6a2b      	ldr	r3, [r5, #32]
    500c:	1c28      	adds	r0, r5, #0
    500e:	4798      	blx	r3
		}
	}
#endif
}
    5010:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
    5012:	46c0      	nop			; (mov r8, r8)
    5014:	20002fd0 	.word	0x20002fd0

00005018 <system_clock_source_get_hz>:
 *
 * \returns Frequency of the given clock source, in Hz.
 */
uint32_t system_clock_source_get_hz(
		const enum system_clock_source clock_source)
{
    5018:	b508      	push	{r3, lr}
	switch (clock_source) {
    501a:	2808      	cmp	r0, #8
    501c:	d834      	bhi.n	5088 <system_clock_source_get_hz+0x70>
    501e:	0080      	lsls	r0, r0, #2
    5020:	4b1b      	ldr	r3, [pc, #108]	; (5090 <system_clock_source_get_hz+0x78>)
    5022:	581b      	ldr	r3, [r3, r0]
    5024:	469f      	mov	pc, r3

	case SYSTEM_CLOCK_SOURCE_OSC8M:
		return 8000000UL >> SYSCTRL->OSC8M.bit.PRESC;

	case SYSTEM_CLOCK_SOURCE_OSC32K:
		return 32768UL;
    5026:	2080      	movs	r0, #128	; 0x80
    5028:	0200      	lsls	r0, r0, #8
    502a:	e030      	b.n	508e <system_clock_source_get_hz+0x76>
uint32_t system_clock_source_get_hz(
		const enum system_clock_source clock_source)
{
	switch (clock_source) {
	case SYSTEM_CLOCK_SOURCE_XOSC:
		return _system_clock_inst.xosc.frequency;
    502c:	4b19      	ldr	r3, [pc, #100]	; (5094 <system_clock_source_get_hz+0x7c>)
    502e:	6918      	ldr	r0, [r3, #16]
    5030:	e02d      	b.n	508e <system_clock_source_get_hz+0x76>

	case SYSTEM_CLOCK_SOURCE_OSC8M:
		return 8000000UL >> SYSCTRL->OSC8M.bit.PRESC;
    5032:	4b19      	ldr	r3, [pc, #100]	; (5098 <system_clock_source_get_hz+0x80>)
    5034:	6a18      	ldr	r0, [r3, #32]
    5036:	0580      	lsls	r0, r0, #22
    5038:	0f80      	lsrs	r0, r0, #30
    503a:	4b18      	ldr	r3, [pc, #96]	; (509c <system_clock_source_get_hz+0x84>)
    503c:	40c3      	lsrs	r3, r0
    503e:	1c18      	adds	r0, r3, #0
    5040:	e025      	b.n	508e <system_clock_source_get_hz+0x76>

	case SYSTEM_CLOCK_SOURCE_ULP32K:
		return 32768UL;

	case SYSTEM_CLOCK_SOURCE_XOSC32K:
		return _system_clock_inst.xosc32k.frequency;
    5042:	4b14      	ldr	r3, [pc, #80]	; (5094 <system_clock_source_get_hz+0x7c>)
    5044:	6958      	ldr	r0, [r3, #20]
    5046:	e022      	b.n	508e <system_clock_source_get_hz+0x76>

	case SYSTEM_CLOCK_SOURCE_DFLL:

		/* Check if the DFLL has been configured */
		if (!(_system_clock_inst.dfll.control & SYSCTRL_DFLLCTRL_ENABLE))
    5048:	4b12      	ldr	r3, [pc, #72]	; (5094 <system_clock_source_get_hz+0x7c>)
    504a:	681b      	ldr	r3, [r3, #0]
    504c:	2002      	movs	r0, #2
    504e:	4018      	ands	r0, r3
    5050:	d01d      	beq.n	508e <system_clock_source_get_hz+0x76>
 * \internal
 * \brief Wait for sync to the DFLL control registers.
 */
static inline void _system_dfll_wait_for_sync(void)
{
	while (!(SYSCTRL->PCLKSR.reg & SYSCTRL_PCLKSR_DFLLRDY)) {
    5052:	4911      	ldr	r1, [pc, #68]	; (5098 <system_clock_source_get_hz+0x80>)
    5054:	2210      	movs	r2, #16
    5056:	68cb      	ldr	r3, [r1, #12]
    5058:	421a      	tst	r2, r3
    505a:	d0fc      	beq.n	5056 <system_clock_source_get_hz+0x3e>

		/* Make sure that the DFLL module is ready */
		_system_dfll_wait_for_sync();

		/* Check if operating in closed loop mode */
		if (_system_clock_inst.dfll.control & SYSCTRL_DFLLCTRL_MODE) {
    505c:	4b0d      	ldr	r3, [pc, #52]	; (5094 <system_clock_source_get_hz+0x7c>)
    505e:	681b      	ldr	r3, [r3, #0]
    5060:	075a      	lsls	r2, r3, #29
    5062:	d513      	bpl.n	508c <system_clock_source_get_hz+0x74>
			return system_gclk_chan_get_hz(SYSCTRL_GCLK_ID_DFLL48) *
    5064:	2000      	movs	r0, #0
    5066:	4b0e      	ldr	r3, [pc, #56]	; (50a0 <system_clock_source_get_hz+0x88>)
    5068:	4798      	blx	r3
					(_system_clock_inst.dfll.mul & 0xffff);
    506a:	4b0a      	ldr	r3, [pc, #40]	; (5094 <system_clock_source_get_hz+0x7c>)
    506c:	689b      	ldr	r3, [r3, #8]
    506e:	041b      	lsls	r3, r3, #16
    5070:	0c1b      	lsrs	r3, r3, #16
		/* Make sure that the DFLL module is ready */
		_system_dfll_wait_for_sync();

		/* Check if operating in closed loop mode */
		if (_system_clock_inst.dfll.control & SYSCTRL_DFLLCTRL_MODE) {
			return system_gclk_chan_get_hz(SYSCTRL_GCLK_ID_DFLL48) *
    5072:	4358      	muls	r0, r3
    5074:	e00b      	b.n	508e <system_clock_source_get_hz+0x76>

		return 48000000UL;

#ifdef FEATURE_SYSTEM_CLOCK_DPLL
	case SYSTEM_CLOCK_SOURCE_DPLL:
		if (!(SYSCTRL->DPLLSTATUS.reg & SYSCTRL_DPLLSTATUS_ENABLE)) {
    5076:	2350      	movs	r3, #80	; 0x50
    5078:	4a07      	ldr	r2, [pc, #28]	; (5098 <system_clock_source_get_hz+0x80>)
    507a:	5cd3      	ldrb	r3, [r2, r3]
			return 0;
    507c:	2000      	movs	r0, #0

		return 48000000UL;

#ifdef FEATURE_SYSTEM_CLOCK_DPLL
	case SYSTEM_CLOCK_SOURCE_DPLL:
		if (!(SYSCTRL->DPLLSTATUS.reg & SYSCTRL_DPLLSTATUS_ENABLE)) {
    507e:	075a      	lsls	r2, r3, #29
    5080:	d505      	bpl.n	508e <system_clock_source_get_hz+0x76>
			return 0;
		}

		return _system_clock_inst.dpll.frequency;
    5082:	4b04      	ldr	r3, [pc, #16]	; (5094 <system_clock_source_get_hz+0x7c>)
    5084:	68d8      	ldr	r0, [r3, #12]
    5086:	e002      	b.n	508e <system_clock_source_get_hz+0x76>
#endif

	default:
		return 0;
    5088:	2000      	movs	r0, #0
    508a:	e000      	b.n	508e <system_clock_source_get_hz+0x76>
		if (_system_clock_inst.dfll.control & SYSCTRL_DFLLCTRL_MODE) {
			return system_gclk_chan_get_hz(SYSCTRL_GCLK_ID_DFLL48) *
					(_system_clock_inst.dfll.mul & 0xffff);
		}

		return 48000000UL;
    508c:	4805      	ldr	r0, [pc, #20]	; (50a4 <system_clock_source_get_hz+0x8c>)
#endif

	default:
		return 0;
	}
}
    508e:	bd08      	pop	{r3, pc}
    5090:	0000f790 	.word	0x0000f790
    5094:	2000020c 	.word	0x2000020c
    5098:	40000800 	.word	0x40000800
    509c:	007a1200 	.word	0x007a1200
    50a0:	0000563d 	.word	0x0000563d
    50a4:	02dc6c00 	.word	0x02dc6c00

000050a8 <system_clock_source_osc8m_set_config>:
 *
 * \param[in] config  OSC8M configuration structure containing the new config
 */
void system_clock_source_osc8m_set_config(
		struct system_clock_source_osc8m_config *const config)
{
    50a8:	b570      	push	{r4, r5, r6, lr}
	SYSCTRL_OSC8M_Type temp = SYSCTRL->OSC8M;
    50aa:	4b0c      	ldr	r3, [pc, #48]	; (50dc <system_clock_source_osc8m_set_config+0x34>)
    50ac:	6a1c      	ldr	r4, [r3, #32]

	/* Use temporary struct to reduce register access */
	temp.bit.PRESC    = config->prescaler;
    50ae:	7801      	ldrb	r1, [r0, #0]
	temp.bit.ONDEMAND = config->on_demand;
    50b0:	7885      	ldrb	r5, [r0, #2]
	temp.bit.RUNSTDBY = config->run_in_standby;

	SYSCTRL->OSC8M = temp;
    50b2:	7840      	ldrb	r0, [r0, #1]
    50b4:	2201      	movs	r2, #1
    50b6:	4010      	ands	r0, r2
    50b8:	0180      	lsls	r0, r0, #6
    50ba:	2640      	movs	r6, #64	; 0x40
    50bc:	43b4      	bics	r4, r6
    50be:	4304      	orrs	r4, r0
    50c0:	402a      	ands	r2, r5
    50c2:	01d0      	lsls	r0, r2, #7
    50c4:	2280      	movs	r2, #128	; 0x80
    50c6:	4394      	bics	r4, r2
    50c8:	1c22      	adds	r2, r4, #0
    50ca:	4302      	orrs	r2, r0
    50cc:	2003      	movs	r0, #3
    50ce:	4001      	ands	r1, r0
    50d0:	0209      	lsls	r1, r1, #8
    50d2:	4803      	ldr	r0, [pc, #12]	; (50e0 <system_clock_source_osc8m_set_config+0x38>)
    50d4:	4002      	ands	r2, r0
    50d6:	430a      	orrs	r2, r1
    50d8:	621a      	str	r2, [r3, #32]
}
    50da:	bd70      	pop	{r4, r5, r6, pc}
    50dc:	40000800 	.word	0x40000800
    50e0:	fffffcff 	.word	0xfffffcff

000050e4 <system_clock_source_osc32k_set_config>:
 *
 * \param[in] config  OSC32K configuration structure containing the new config
 */
void system_clock_source_osc32k_set_config(
		struct system_clock_source_osc32k_config *const config)
{
    50e4:	b5f0      	push	{r4, r5, r6, r7, lr}
    50e6:	464f      	mov	r7, r9
    50e8:	4646      	mov	r6, r8
    50ea:	b4c0      	push	{r6, r7}
	SYSCTRL_OSC32K_Type temp = SYSCTRL->OSC32K;
    50ec:	4a19      	ldr	r2, [pc, #100]	; (5154 <system_clock_source_osc32k_set_config+0x70>)
    50ee:	6994      	ldr	r4, [r2, #24]

	/* Update settings via a temporary struct to reduce register access */
	temp.bit.EN1K     = config->enable_1khz_output;
    50f0:	7841      	ldrb	r1, [r0, #1]
    50f2:	468c      	mov	ip, r1
	temp.bit.EN32K    = config->enable_32khz_output;
	temp.bit.STARTUP  = config->startup_time;
    50f4:	7805      	ldrb	r5, [r0, #0]
	temp.bit.ONDEMAND = config->on_demand;
    50f6:	7906      	ldrb	r6, [r0, #4]
	temp.bit.RUNSTDBY = config->run_in_standby;
    50f8:	78c7      	ldrb	r7, [r0, #3]
	temp.bit.WRTLOCK  = config->write_once;
    50fa:	7943      	ldrb	r3, [r0, #5]
    50fc:	4699      	mov	r9, r3

	SYSCTRL->OSC32K  = temp;
    50fe:	7880      	ldrb	r0, [r0, #2]
    5100:	2301      	movs	r3, #1
    5102:	4018      	ands	r0, r3
    5104:	0080      	lsls	r0, r0, #2
    5106:	2104      	movs	r1, #4
    5108:	438c      	bics	r4, r1
    510a:	4304      	orrs	r4, r0
    510c:	4660      	mov	r0, ip
    510e:	4018      	ands	r0, r3
    5110:	00c0      	lsls	r0, r0, #3
    5112:	2108      	movs	r1, #8
    5114:	438c      	bics	r4, r1
    5116:	4304      	orrs	r4, r0
    5118:	1c18      	adds	r0, r3, #0
    511a:	4038      	ands	r0, r7
    511c:	0180      	lsls	r0, r0, #6
    511e:	2740      	movs	r7, #64	; 0x40
    5120:	43bc      	bics	r4, r7
    5122:	4304      	orrs	r4, r0
    5124:	1c18      	adds	r0, r3, #0
    5126:	4030      	ands	r0, r6
    5128:	01c0      	lsls	r0, r0, #7
    512a:	2680      	movs	r6, #128	; 0x80
    512c:	43b4      	bics	r4, r6
    512e:	4304      	orrs	r4, r0
    5130:	2007      	movs	r0, #7
    5132:	4028      	ands	r0, r5
    5134:	0200      	lsls	r0, r0, #8
    5136:	4d08      	ldr	r5, [pc, #32]	; (5158 <system_clock_source_osc32k_set_config+0x74>)
    5138:	402c      	ands	r4, r5
    513a:	4304      	orrs	r4, r0
    513c:	4649      	mov	r1, r9
    513e:	400b      	ands	r3, r1
    5140:	0319      	lsls	r1, r3, #12
    5142:	4806      	ldr	r0, [pc, #24]	; (515c <system_clock_source_osc32k_set_config+0x78>)
    5144:	1c23      	adds	r3, r4, #0
    5146:	4003      	ands	r3, r0
    5148:	430b      	orrs	r3, r1
    514a:	6193      	str	r3, [r2, #24]
}
    514c:	bc0c      	pop	{r2, r3}
    514e:	4690      	mov	r8, r2
    5150:	4699      	mov	r9, r3
    5152:	bdf0      	pop	{r4, r5, r6, r7, pc}
    5154:	40000800 	.word	0x40000800
    5158:	fffff8ff 	.word	0xfffff8ff
    515c:	ffffefff 	.word	0xffffefff

00005160 <system_clock_source_dfll_set_config>:
 *
 * \param[in] config  DFLL configuration structure containing the new config
 */
void system_clock_source_dfll_set_config(
		struct system_clock_source_dfll_config *const config)
{
    5160:	b510      	push	{r4, lr}
	_system_clock_inst.dfll.val =
			SYSCTRL_DFLLVAL_COARSE(config->coarse_value) |
    5162:	7a02      	ldrb	r2, [r0, #8]
    5164:	0692      	lsls	r2, r2, #26
    5166:	0c12      	lsrs	r2, r2, #16
			SYSCTRL_DFLLVAL_FINE(config->fine_value);
    5168:	8943      	ldrh	r3, [r0, #10]
    516a:	059b      	lsls	r3, r3, #22
    516c:	0d9b      	lsrs	r3, r3, #22
 */
void system_clock_source_dfll_set_config(
		struct system_clock_source_dfll_config *const config)
{
	_system_clock_inst.dfll.val =
			SYSCTRL_DFLLVAL_COARSE(config->coarse_value) |
    516e:	431a      	orrs	r2, r3
 * \param[in] config  DFLL configuration structure containing the new config
 */
void system_clock_source_dfll_set_config(
		struct system_clock_source_dfll_config *const config)
{
	_system_clock_inst.dfll.val =
    5170:	4b18      	ldr	r3, [pc, #96]	; (51d4 <system_clock_source_dfll_set_config+0x74>)
    5172:	605a      	str	r2, [r3, #4]
			SYSCTRL_DFLLVAL_COARSE(config->coarse_value) |
			SYSCTRL_DFLLVAL_FINE(config->fine_value);

	_system_clock_inst.dfll.control =
			(uint32_t)config->wakeup_lock     |
			(uint32_t)config->stable_tracking |
    5174:	8881      	ldrh	r1, [r0, #4]
    5176:	8842      	ldrh	r2, [r0, #2]
    5178:	4311      	orrs	r1, r2
	_system_clock_inst.dfll.val =
			SYSCTRL_DFLLVAL_COARSE(config->coarse_value) |
			SYSCTRL_DFLLVAL_FINE(config->fine_value);

	_system_clock_inst.dfll.control =
			(uint32_t)config->wakeup_lock     |
    517a:	79c4      	ldrb	r4, [r0, #7]
    517c:	7982      	ldrb	r2, [r0, #6]
    517e:	4322      	orrs	r2, r4
			(uint32_t)config->stable_tracking |
			(uint32_t)config->quick_lock      |
    5180:	430a      	orrs	r2, r1
			(uint32_t)config->chill_cycle     |
			((uint32_t)config->on_demand << SYSCTRL_DFLLCTRL_ONDEMAND_Pos);
    5182:	7841      	ldrb	r1, [r0, #1]
    5184:	01c9      	lsls	r1, r1, #7

	_system_clock_inst.dfll.control =
			(uint32_t)config->wakeup_lock     |
			(uint32_t)config->stable_tracking |
			(uint32_t)config->quick_lock      |
			(uint32_t)config->chill_cycle     |
    5186:	430a      	orrs	r2, r1
{
	_system_clock_inst.dfll.val =
			SYSCTRL_DFLLVAL_COARSE(config->coarse_value) |
			SYSCTRL_DFLLVAL_FINE(config->fine_value);

	_system_clock_inst.dfll.control =
    5188:	601a      	str	r2, [r3, #0]
			(uint32_t)config->stable_tracking |
			(uint32_t)config->quick_lock      |
			(uint32_t)config->chill_cycle     |
			((uint32_t)config->on_demand << SYSCTRL_DFLLCTRL_ONDEMAND_Pos);

	if (config->loop_mode == SYSTEM_CLOCK_DFLL_LOOP_MODE_CLOSED) {
    518a:	7803      	ldrb	r3, [r0, #0]
    518c:	2b04      	cmp	r3, #4
    518e:	d10f      	bne.n	51b0 <system_clock_source_dfll_set_config+0x50>

		_system_clock_inst.dfll.mul =
				SYSCTRL_DFLLMUL_CSTEP(config->coarse_max_step) |
    5190:	7b02      	ldrb	r2, [r0, #12]
    5192:	0692      	lsls	r2, r2, #26
				SYSCTRL_DFLLMUL_FSTEP(config->fine_max_step)   |
				SYSCTRL_DFLLMUL_MUL(config->multiply_factor);
    5194:	8a03      	ldrh	r3, [r0, #16]
			((uint32_t)config->on_demand << SYSCTRL_DFLLCTRL_ONDEMAND_Pos);

	if (config->loop_mode == SYSTEM_CLOCK_DFLL_LOOP_MODE_CLOSED) {

		_system_clock_inst.dfll.mul =
				SYSCTRL_DFLLMUL_CSTEP(config->coarse_max_step) |
    5196:	431a      	orrs	r2, r3
				SYSCTRL_DFLLMUL_FSTEP(config->fine_max_step)   |
    5198:	89c3      	ldrh	r3, [r0, #14]
    519a:	041b      	lsls	r3, r3, #16
    519c:	490e      	ldr	r1, [pc, #56]	; (51d8 <system_clock_source_dfll_set_config+0x78>)
    519e:	400b      	ands	r3, r1
    51a0:	431a      	orrs	r2, r3
			(uint32_t)config->chill_cycle     |
			((uint32_t)config->on_demand << SYSCTRL_DFLLCTRL_ONDEMAND_Pos);

	if (config->loop_mode == SYSTEM_CLOCK_DFLL_LOOP_MODE_CLOSED) {

		_system_clock_inst.dfll.mul =
    51a2:	4b0c      	ldr	r3, [pc, #48]	; (51d4 <system_clock_source_dfll_set_config+0x74>)
    51a4:	609a      	str	r2, [r3, #8]
				SYSCTRL_DFLLMUL_CSTEP(config->coarse_max_step) |
				SYSCTRL_DFLLMUL_FSTEP(config->fine_max_step)   |
				SYSCTRL_DFLLMUL_MUL(config->multiply_factor);

		/* Enable the closed loop mode */
		_system_clock_inst.dfll.control |= config->loop_mode;
    51a6:	6819      	ldr	r1, [r3, #0]
    51a8:	2204      	movs	r2, #4
    51aa:	430a      	orrs	r2, r1
    51ac:	601a      	str	r2, [r3, #0]
    51ae:	e010      	b.n	51d2 <system_clock_source_dfll_set_config+0x72>
	}
	if (config->loop_mode == SYSTEM_CLOCK_DFLL_LOOP_MODE_USB_RECOVERY) {
    51b0:	2b20      	cmp	r3, #32
    51b2:	d10e      	bne.n	51d2 <system_clock_source_dfll_set_config+0x72>

		_system_clock_inst.dfll.mul =
				SYSCTRL_DFLLMUL_CSTEP(config->coarse_max_step) |
    51b4:	7b02      	ldrb	r2, [r0, #12]
    51b6:	0692      	lsls	r2, r2, #26
				SYSCTRL_DFLLMUL_FSTEP(config->fine_max_step)   |
				SYSCTRL_DFLLMUL_MUL(config->multiply_factor);
    51b8:	8a03      	ldrh	r3, [r0, #16]
		_system_clock_inst.dfll.control |= config->loop_mode;
	}
	if (config->loop_mode == SYSTEM_CLOCK_DFLL_LOOP_MODE_USB_RECOVERY) {

		_system_clock_inst.dfll.mul =
				SYSCTRL_DFLLMUL_CSTEP(config->coarse_max_step) |
    51ba:	431a      	orrs	r2, r3
				SYSCTRL_DFLLMUL_FSTEP(config->fine_max_step)   |
    51bc:	89c3      	ldrh	r3, [r0, #14]
    51be:	041b      	lsls	r3, r3, #16
    51c0:	4905      	ldr	r1, [pc, #20]	; (51d8 <system_clock_source_dfll_set_config+0x78>)
    51c2:	400b      	ands	r3, r1
    51c4:	431a      	orrs	r2, r3
		/* Enable the closed loop mode */
		_system_clock_inst.dfll.control |= config->loop_mode;
	}
	if (config->loop_mode == SYSTEM_CLOCK_DFLL_LOOP_MODE_USB_RECOVERY) {

		_system_clock_inst.dfll.mul =
    51c6:	4b03      	ldr	r3, [pc, #12]	; (51d4 <system_clock_source_dfll_set_config+0x74>)
    51c8:	609a      	str	r2, [r3, #8]
				SYSCTRL_DFLLMUL_CSTEP(config->coarse_max_step) |
				SYSCTRL_DFLLMUL_FSTEP(config->fine_max_step)   |
				SYSCTRL_DFLLMUL_MUL(config->multiply_factor);

		/* Enable the USB recovery mode */
		_system_clock_inst.dfll.control |= config->loop_mode |
    51ca:	681a      	ldr	r2, [r3, #0]
    51cc:	4903      	ldr	r1, [pc, #12]	; (51dc <system_clock_source_dfll_set_config+0x7c>)
    51ce:	430a      	orrs	r2, r1
    51d0:	601a      	str	r2, [r3, #0]
				SYSCTRL_DFLLCTRL_MODE | SYSCTRL_DFLLCTRL_BPLCKC;
	}
}
    51d2:	bd10      	pop	{r4, pc}
    51d4:	2000020c 	.word	0x2000020c
    51d8:	03ff0000 	.word	0x03ff0000
    51dc:	00000424 	.word	0x00000424

000051e0 <system_clock_source_enable>:
 *                                 device
 */
enum status_code system_clock_source_enable(
		const enum system_clock_source clock_source)
{
	switch (clock_source) {
    51e0:	2808      	cmp	r0, #8
    51e2:	d849      	bhi.n	5278 <system_clock_source_enable+0x98>
    51e4:	0080      	lsls	r0, r0, #2
    51e6:	4b25      	ldr	r3, [pc, #148]	; (527c <system_clock_source_enable+0x9c>)
    51e8:	581b      	ldr	r3, [r3, r0]
    51ea:	469f      	mov	pc, r3
		break;
#endif

	case SYSTEM_CLOCK_SOURCE_ULP32K:
		/* Always enabled */
		return STATUS_OK;
    51ec:	2000      	movs	r0, #0
    51ee:	e044      	b.n	527a <system_clock_source_enable+0x9a>
enum status_code system_clock_source_enable(
		const enum system_clock_source clock_source)
{
	switch (clock_source) {
	case SYSTEM_CLOCK_SOURCE_OSC8M:
		SYSCTRL->OSC8M.reg |= SYSCTRL_OSC8M_ENABLE;
    51f0:	4b23      	ldr	r3, [pc, #140]	; (5280 <system_clock_source_enable+0xa0>)
    51f2:	6a19      	ldr	r1, [r3, #32]
    51f4:	2202      	movs	r2, #2
    51f6:	430a      	orrs	r2, r1
    51f8:	621a      	str	r2, [r3, #32]
		return STATUS_OK;
    51fa:	2000      	movs	r0, #0
    51fc:	e03d      	b.n	527a <system_clock_source_enable+0x9a>

	case SYSTEM_CLOCK_SOURCE_OSC32K:
		SYSCTRL->OSC32K.reg |= SYSCTRL_OSC32K_ENABLE;
    51fe:	4b20      	ldr	r3, [pc, #128]	; (5280 <system_clock_source_enable+0xa0>)
    5200:	6999      	ldr	r1, [r3, #24]
    5202:	2202      	movs	r2, #2
    5204:	430a      	orrs	r2, r1
    5206:	619a      	str	r2, [r3, #24]
	default:
		Assert(false);
		return STATUS_ERR_INVALID_ARG;
	}

	return STATUS_OK;
    5208:	2000      	movs	r0, #0
		SYSCTRL->OSC8M.reg |= SYSCTRL_OSC8M_ENABLE;
		return STATUS_OK;

	case SYSTEM_CLOCK_SOURCE_OSC32K:
		SYSCTRL->OSC32K.reg |= SYSCTRL_OSC32K_ENABLE;
		break;
    520a:	e036      	b.n	527a <system_clock_source_enable+0x9a>

	case SYSTEM_CLOCK_SOURCE_XOSC:
		SYSCTRL->XOSC.reg |= SYSCTRL_XOSC_ENABLE;
    520c:	4b1c      	ldr	r3, [pc, #112]	; (5280 <system_clock_source_enable+0xa0>)
    520e:	8a19      	ldrh	r1, [r3, #16]
    5210:	2202      	movs	r2, #2
    5212:	430a      	orrs	r2, r1
    5214:	821a      	strh	r2, [r3, #16]
	default:
		Assert(false);
		return STATUS_ERR_INVALID_ARG;
	}

	return STATUS_OK;
    5216:	2000      	movs	r0, #0
		SYSCTRL->OSC32K.reg |= SYSCTRL_OSC32K_ENABLE;
		break;

	case SYSTEM_CLOCK_SOURCE_XOSC:
		SYSCTRL->XOSC.reg |= SYSCTRL_XOSC_ENABLE;
		break;
    5218:	e02f      	b.n	527a <system_clock_source_enable+0x9a>

	case SYSTEM_CLOCK_SOURCE_XOSC32K:
		SYSCTRL->XOSC32K.reg |= SYSCTRL_XOSC32K_ENABLE;
    521a:	4b19      	ldr	r3, [pc, #100]	; (5280 <system_clock_source_enable+0xa0>)
    521c:	8a99      	ldrh	r1, [r3, #20]
    521e:	2202      	movs	r2, #2
    5220:	430a      	orrs	r2, r1
    5222:	829a      	strh	r2, [r3, #20]
	default:
		Assert(false);
		return STATUS_ERR_INVALID_ARG;
	}

	return STATUS_OK;
    5224:	2000      	movs	r0, #0
		SYSCTRL->XOSC.reg |= SYSCTRL_XOSC_ENABLE;
		break;

	case SYSTEM_CLOCK_SOURCE_XOSC32K:
		SYSCTRL->XOSC32K.reg |= SYSCTRL_XOSC32K_ENABLE;
		break;
    5226:	e028      	b.n	527a <system_clock_source_enable+0x9a>

	case SYSTEM_CLOCK_SOURCE_DFLL:
		_system_clock_inst.dfll.control |= SYSCTRL_DFLLCTRL_ENABLE;
    5228:	4a16      	ldr	r2, [pc, #88]	; (5284 <system_clock_source_enable+0xa4>)
    522a:	6811      	ldr	r1, [r2, #0]
    522c:	2302      	movs	r3, #2
    522e:	4319      	orrs	r1, r3
    5230:	6011      	str	r1, [r2, #0]

static inline void _system_clock_source_dfll_set_config_errata_9905(void)
{

	/* Disable ONDEMAND mode while writing configurations */
	SYSCTRL->DFLLCTRL.reg = SYSCTRL_DFLLCTRL_ENABLE;
    5232:	4a13      	ldr	r2, [pc, #76]	; (5280 <system_clock_source_enable+0xa0>)
    5234:	8493      	strh	r3, [r2, #36]	; 0x24
 * \internal
 * \brief Wait for sync to the DFLL control registers.
 */
static inline void _system_dfll_wait_for_sync(void)
{
	while (!(SYSCTRL->PCLKSR.reg & SYSCTRL_PCLKSR_DFLLRDY)) {
    5236:	1c11      	adds	r1, r2, #0
    5238:	2210      	movs	r2, #16
    523a:	68cb      	ldr	r3, [r1, #12]
    523c:	421a      	tst	r2, r3
    523e:	d0fc      	beq.n	523a <system_clock_source_enable+0x5a>

	/* Disable ONDEMAND mode while writing configurations */
	SYSCTRL->DFLLCTRL.reg = SYSCTRL_DFLLCTRL_ENABLE;
	_system_dfll_wait_for_sync();

	SYSCTRL->DFLLMUL.reg = _system_clock_inst.dfll.mul;
    5240:	4a10      	ldr	r2, [pc, #64]	; (5284 <system_clock_source_enable+0xa4>)
    5242:	6891      	ldr	r1, [r2, #8]
    5244:	4b0e      	ldr	r3, [pc, #56]	; (5280 <system_clock_source_enable+0xa0>)
    5246:	62d9      	str	r1, [r3, #44]	; 0x2c
	SYSCTRL->DFLLVAL.reg = _system_clock_inst.dfll.val;
    5248:	6852      	ldr	r2, [r2, #4]
    524a:	629a      	str	r2, [r3, #40]	; 0x28

	/* Write full configuration to DFLL control register */
	SYSCTRL->DFLLCTRL.reg = 0;
    524c:	2200      	movs	r2, #0
    524e:	849a      	strh	r2, [r3, #36]	; 0x24
 * \internal
 * \brief Wait for sync to the DFLL control registers.
 */
static inline void _system_dfll_wait_for_sync(void)
{
	while (!(SYSCTRL->PCLKSR.reg & SYSCTRL_PCLKSR_DFLLRDY)) {
    5250:	1c19      	adds	r1, r3, #0
    5252:	2210      	movs	r2, #16
    5254:	68cb      	ldr	r3, [r1, #12]
    5256:	421a      	tst	r2, r3
    5258:	d0fc      	beq.n	5254 <system_clock_source_enable+0x74>
	SYSCTRL->DFLLVAL.reg = _system_clock_inst.dfll.val;

	/* Write full configuration to DFLL control register */
	SYSCTRL->DFLLCTRL.reg = 0;
	_system_dfll_wait_for_sync();
	SYSCTRL->DFLLCTRL.reg = _system_clock_inst.dfll.control;
    525a:	4b0a      	ldr	r3, [pc, #40]	; (5284 <system_clock_source_enable+0xa4>)
    525c:	681a      	ldr	r2, [r3, #0]
    525e:	b292      	uxth	r2, r2
    5260:	4b07      	ldr	r3, [pc, #28]	; (5280 <system_clock_source_enable+0xa0>)
    5262:	849a      	strh	r2, [r3, #36]	; 0x24
	default:
		Assert(false);
		return STATUS_ERR_INVALID_ARG;
	}

	return STATUS_OK;
    5264:	2000      	movs	r0, #0
    5266:	e008      	b.n	527a <system_clock_source_enable+0x9a>
		_system_clock_source_dfll_set_config_errata_9905();
		break;

#ifdef FEATURE_SYSTEM_CLOCK_DPLL
	case SYSTEM_CLOCK_SOURCE_DPLL:
		SYSCTRL->DPLLCTRLA.reg |= SYSCTRL_DPLLCTRLA_ENABLE;
    5268:	4a05      	ldr	r2, [pc, #20]	; (5280 <system_clock_source_enable+0xa0>)
    526a:	2344      	movs	r3, #68	; 0x44
    526c:	5cd0      	ldrb	r0, [r2, r3]
    526e:	2102      	movs	r1, #2
    5270:	4301      	orrs	r1, r0
    5272:	54d1      	strb	r1, [r2, r3]
	default:
		Assert(false);
		return STATUS_ERR_INVALID_ARG;
	}

	return STATUS_OK;
    5274:	2000      	movs	r0, #0
		break;

#ifdef FEATURE_SYSTEM_CLOCK_DPLL
	case SYSTEM_CLOCK_SOURCE_DPLL:
		SYSCTRL->DPLLCTRLA.reg |= SYSCTRL_DPLLCTRLA_ENABLE;
		break;
    5276:	e000      	b.n	527a <system_clock_source_enable+0x9a>
		/* Always enabled */
		return STATUS_OK;

	default:
		Assert(false);
		return STATUS_ERR_INVALID_ARG;
    5278:	2017      	movs	r0, #23
	}

	return STATUS_OK;
}
    527a:	4770      	bx	lr
    527c:	0000f7b4 	.word	0x0000f7b4
    5280:	40000800 	.word	0x40000800
    5284:	2000020c 	.word	0x2000020c

00005288 <system_clock_init>:
 * \note OSC8M is always enabled and if user selects other clocks for GCLK generators,
 * the OSC8M default enable can be disabled after system_clock_init. Make sure the
 * clock switch successfully before disabling OSC8M.
 */
void system_clock_init(void)
{
    5288:	b5f0      	push	{r4, r5, r6, r7, lr}
    528a:	464f      	mov	r7, r9
    528c:	4646      	mov	r6, r8
    528e:	b4c0      	push	{r6, r7}
    5290:	b08d      	sub	sp, #52	; 0x34
	/* Various bits in the INTFLAG register can be set to one at startup.
	   This will ensure that these bits are cleared */
	SYSCTRL->INTFLAG.reg = SYSCTRL_INTFLAG_BOD33RDY | SYSCTRL_INTFLAG_BOD33DET |
    5292:	22c2      	movs	r2, #194	; 0xc2
    5294:	00d2      	lsls	r2, r2, #3
    5296:	4b48      	ldr	r3, [pc, #288]	; (53b8 <system_clock_init+0x130>)
    5298:	609a      	str	r2, [r3, #8]
static inline void system_flash_set_waitstates(uint8_t wait_states)
{
	Assert(NVMCTRL_CTRLB_RWS((uint32_t)wait_states) ==
			((uint32_t)wait_states << NVMCTRL_CTRLB_RWS_Pos));

	NVMCTRL->CTRLB.bit.RWS = wait_states;
    529a:	4b48      	ldr	r3, [pc, #288]	; (53bc <system_clock_init+0x134>)
    529c:	685a      	ldr	r2, [r3, #4]
    529e:	211e      	movs	r1, #30
    52a0:	438a      	bics	r2, r1
    52a2:	2102      	movs	r1, #2
    52a4:	430a      	orrs	r2, r1
    52a6:	605a      	str	r2, [r3, #4]
{
	uint32_t gclk_id;
	struct system_gclk_chan_config gclk_conf;

#if CONF_CLOCK_GCLK_1_ENABLE == false
	gclk_conf.source_generator = GCLK_GENERATOR_1;
    52a8:	2201      	movs	r2, #1
    52aa:	ab01      	add	r3, sp, #4
    52ac:	701a      	strb	r2, [r3, #0]
	gclk_conf.source_generator = GCLK_GENERATOR_7;
#else
	gclk_conf.source_generator = GCLK_GENERATOR_7;
#endif

	for (gclk_id = 0; gclk_id < GCLK_NUM; gclk_id++) {
    52ae:	2400      	movs	r4, #0
		system_gclk_chan_set_config(gclk_id, &gclk_conf);
    52b0:	4d43      	ldr	r5, [pc, #268]	; (53c0 <system_clock_init+0x138>)
    52b2:	b2e0      	uxtb	r0, r4
    52b4:	a901      	add	r1, sp, #4
    52b6:	47a8      	blx	r5
	gclk_conf.source_generator = GCLK_GENERATOR_7;
#else
	gclk_conf.source_generator = GCLK_GENERATOR_7;
#endif

	for (gclk_id = 0; gclk_id < GCLK_NUM; gclk_id++) {
    52b8:	3401      	adds	r4, #1
    52ba:	2c25      	cmp	r4, #37	; 0x25
    52bc:	d1f9      	bne.n	52b2 <system_clock_init+0x2a>


	/* OSCK32K */
#if CONF_CLOCK_OSC32K_ENABLE == true
	SYSCTRL->OSC32K.bit.CALIB =
			((*(uint32_t *)SYSCTRL_FUSES_OSC32K_ADDR >> 
    52be:	4d41      	ldr	r5, [pc, #260]	; (53c4 <system_clock_init+0x13c>)
#endif


	/* OSCK32K */
#if CONF_CLOCK_OSC32K_ENABLE == true
	SYSCTRL->OSC32K.bit.CALIB =
    52c0:	682b      	ldr	r3, [r5, #0]
    52c2:	04d9      	lsls	r1, r3, #19
    52c4:	4b3c      	ldr	r3, [pc, #240]	; (53b8 <system_clock_init+0x130>)
    52c6:	0e49      	lsrs	r1, r1, #25
    52c8:	0409      	lsls	r1, r1, #16
    52ca:	6998      	ldr	r0, [r3, #24]
    52cc:	4a3e      	ldr	r2, [pc, #248]	; (53c8 <system_clock_init+0x140>)
    52ce:	4002      	ands	r2, r0
    52d0:	430a      	orrs	r2, r1
    52d2:	619a      	str	r2, [r3, #24]
static inline void system_clock_source_osc32k_get_config_defaults(
		struct system_clock_source_osc32k_config *const config)
{
	Assert(config);

	config->enable_1khz_output  = true;
    52d4:	a80a      	add	r0, sp, #40	; 0x28
    52d6:	2301      	movs	r3, #1
    52d8:	7043      	strb	r3, [r0, #1]
	config->enable_32khz_output = true;
    52da:	7083      	strb	r3, [r0, #2]
	config->run_in_standby      = false;
    52dc:	2400      	movs	r4, #0
    52de:	70c4      	strb	r4, [r0, #3]
	config->on_demand           = true;
    52e0:	7103      	strb	r3, [r0, #4]
	config->startup_time        = SYSTEM_OSC32K_STARTUP_130;
    52e2:	2307      	movs	r3, #7
    52e4:	7003      	strb	r3, [r0, #0]
	config->write_once          = false;
    52e6:	7144      	strb	r4, [r0, #5]
	osc32k_conf.enable_1khz_output  = CONF_CLOCK_OSC32K_ENABLE_1KHZ_OUTPUT;
	osc32k_conf.enable_32khz_output = CONF_CLOCK_OSC32K_ENABLE_32KHZ_OUTPUT;
	osc32k_conf.on_demand           = CONF_CLOCK_OSC32K_ON_DEMAND;
	osc32k_conf.run_in_standby      = CONF_CLOCK_OSC32K_RUN_IN_STANDBY;

	system_clock_source_osc32k_set_config(&osc32k_conf);
    52e8:	4b38      	ldr	r3, [pc, #224]	; (53cc <system_clock_init+0x144>)
    52ea:	4798      	blx	r3
	system_clock_source_enable(SYSTEM_CLOCK_SOURCE_OSC32K);
    52ec:	2004      	movs	r0, #4
    52ee:	4b38      	ldr	r3, [pc, #224]	; (53d0 <system_clock_init+0x148>)
    52f0:	4798      	blx	r3
static inline void system_clock_source_dfll_get_config_defaults(
		struct system_clock_source_dfll_config *const config)
{
	Assert(config);

	config->loop_mode       = SYSTEM_CLOCK_DFLL_LOOP_MODE_OPEN;
    52f2:	ab05      	add	r3, sp, #20
    52f4:	701c      	strb	r4, [r3, #0]
	config->quick_lock      = SYSTEM_CLOCK_DFLL_QUICK_LOCK_ENABLE;
    52f6:	2200      	movs	r2, #0
    52f8:	805c      	strh	r4, [r3, #2]
	config->chill_cycle     = SYSTEM_CLOCK_DFLL_CHILL_CYCLE_ENABLE;
    52fa:	809c      	strh	r4, [r3, #4]
	config->wakeup_lock     = SYSTEM_CLOCK_DFLL_WAKEUP_LOCK_KEEP;
    52fc:	719a      	strb	r2, [r3, #6]
	config->stable_tracking = SYSTEM_CLOCK_DFLL_STABLE_TRACKING_TRACK_AFTER_LOCK;
    52fe:	71da      	strb	r2, [r3, #7]
	config->on_demand       = true;

	/* Open loop mode calibration value */
	config->coarse_value    = 0x1f / 4; /* Midpoint */
	config->fine_value      = 0xff / 4; /* Midpoint */
    5300:	213f      	movs	r1, #63	; 0x3f
    5302:	8159      	strh	r1, [r3, #10]

	/* Closed loop mode */
	config->coarse_max_step = 1;
	config->fine_max_step   = 1;
	config->multiply_factor = 6; /* Multiply 8MHz by 6 to get 48MHz */
    5304:	2106      	movs	r1, #6
    5306:	8219      	strh	r1, [r3, #16]
#if CONF_CLOCK_DFLL_ENABLE == true
	struct system_clock_source_dfll_config dfll_conf;
	system_clock_source_dfll_get_config_defaults(&dfll_conf);

	dfll_conf.loop_mode      = CONF_CLOCK_DFLL_LOOP_MODE;
	dfll_conf.on_demand      = false;
    5308:	705a      	strb	r2, [r3, #1]
	/* Using DFLL48M COARSE CAL value from NVM Software Calibration Area Mapping 
	   in DFLL.COARSE helps to output a frequency close to 48 MHz.*/
#define NVM_DFLL_COARSE_POS    58 /* DFLL48M Coarse calibration value bit position.*/
#define NVM_DFLL_COARSE_SIZE   6  /* DFLL48M Coarse calibration value bit size.*/

	uint32_t coarse =( *((uint32_t *)(NVMCTRL_OTP4)
    530a:	682b      	ldr	r3, [r5, #0]
    530c:	0e9b      	lsrs	r3, r3, #26
			+ (NVM_DFLL_COARSE_POS / 32))
		>> (NVM_DFLL_COARSE_POS % 32))
		& ((1 << NVM_DFLL_COARSE_SIZE) - 1);
	/* In some revision chip, the coarse calibration value is not correct. */
	if (coarse == 0x3f) {
    530e:	2b3f      	cmp	r3, #63	; 0x3f
    5310:	d100      	bne.n	5314 <system_clock_init+0x8c>
		coarse = 0x1f;
    5312:	231f      	movs	r3, #31
	}
	dfll_conf.coarse_value = coarse;
    5314:	a805      	add	r0, sp, #20
    5316:	7203      	strb	r3, [r0, #8]

	if (CONF_CLOCK_DFLL_LOOP_MODE == SYSTEM_CLOCK_DFLL_LOOP_MODE_CLOSED) {
		dfll_conf.multiply_factor = CONF_CLOCK_DFLL_MULTIPLY_FACTOR;
	}

	dfll_conf.coarse_max_step = CONF_CLOCK_DFLL_MAX_COARSE_STEP_SIZE;
    5318:	2307      	movs	r3, #7
    531a:	7303      	strb	r3, [r0, #12]
	dfll_conf.fine_max_step   = CONF_CLOCK_DFLL_MAX_FINE_STEP_SIZE;
    531c:	233f      	movs	r3, #63	; 0x3f
    531e:	81c3      	strh	r3, [r0, #14]
		dfll_conf.chill_cycle = SYSTEM_CLOCK_DFLL_CHILL_CYCLE_DISABLE;

		dfll_conf.multiply_factor = 48000;
	}

	system_clock_source_dfll_set_config(&dfll_conf);
    5320:	4b2c      	ldr	r3, [pc, #176]	; (53d4 <system_clock_init+0x14c>)
    5322:	4798      	blx	r3
		struct system_clock_source_osc8m_config *const config)
{
	Assert(config);

	config->prescaler       = SYSTEM_OSC8M_DIV_8;
	config->run_in_standby  = false;
    5324:	a804      	add	r0, sp, #16
    5326:	2500      	movs	r5, #0
    5328:	7045      	strb	r5, [r0, #1]
	config->on_demand       = true;
    532a:	2301      	movs	r3, #1
    532c:	4699      	mov	r9, r3
    532e:	7083      	strb	r3, [r0, #2]

	/* OSC8M */
	struct system_clock_source_osc8m_config osc8m_conf;
	system_clock_source_osc8m_get_config_defaults(&osc8m_conf);

	osc8m_conf.prescaler       = CONF_CLOCK_OSC8M_PRESCALER;
    5330:	7005      	strb	r5, [r0, #0]
	osc8m_conf.on_demand       = CONF_CLOCK_OSC8M_ON_DEMAND;
	osc8m_conf.run_in_standby  = CONF_CLOCK_OSC8M_RUN_IN_STANDBY;

	system_clock_source_osc8m_set_config(&osc8m_conf);
    5332:	4b29      	ldr	r3, [pc, #164]	; (53d8 <system_clock_init+0x150>)
    5334:	4798      	blx	r3
	system_clock_source_enable(SYSTEM_CLOCK_SOURCE_OSC8M);
    5336:	2006      	movs	r0, #6
    5338:	4e25      	ldr	r6, [pc, #148]	; (53d0 <system_clock_init+0x148>)
    533a:	47b0      	blx	r6


	/* GCLK */
#if CONF_CLOCK_CONFIGURE_GCLK == true
	system_gclk_init();
    533c:	4b27      	ldr	r3, [pc, #156]	; (53dc <system_clock_init+0x154>)
    533e:	4798      	blx	r3
	/* Sanity check arguments */
	Assert(config);

	/* Default configuration values */
	config->division_factor    = 1;
	config->high_when_disabled = false;
    5340:	ac01      	add	r4, sp, #4
    5342:	7065      	strb	r5, [r4, #1]
#elif (SAMC20) || (SAMC21)
	config->source_clock       = GCLK_SOURCE_OSC48M;
#else
	config->source_clock       = GCLK_SOURCE_OSC8M;
#endif
	config->run_in_standby     = false;
    5344:	7225      	strb	r5, [r4, #8]
	config->output_enable      = false;
    5346:	7265      	strb	r5, [r4, #9]

	/* Configure all GCLK generators except for the main generator, which
	 * is configured later after all other clock systems are set up */
	MREPEAT(GCLK_GEN_NUM, _CONF_CLOCK_GCLK_CONFIG_NONMAIN, ~);
    5348:	2304      	movs	r3, #4
    534a:	7023      	strb	r3, [r4, #0]
    534c:	2320      	movs	r3, #32
    534e:	9302      	str	r3, [sp, #8]
    5350:	2002      	movs	r0, #2
    5352:	1c21      	adds	r1, r4, #0
    5354:	4b22      	ldr	r3, [pc, #136]	; (53e0 <system_clock_init+0x158>)
    5356:	4698      	mov	r8, r3
    5358:	4798      	blx	r3
    535a:	2002      	movs	r0, #2
    535c:	4f21      	ldr	r7, [pc, #132]	; (53e4 <system_clock_init+0x15c>)
    535e:	47b8      	blx	r7
{
	/* Sanity check arguments */
	Assert(config);

	/* Default configuration values */
	config->division_factor    = 1;
    5360:	464b      	mov	r3, r9
    5362:	6063      	str	r3, [r4, #4]
	config->high_when_disabled = false;
    5364:	7065      	strb	r5, [r4, #1]
#if SAML21 || SAML22
	config->source_clock       = GCLK_SOURCE_OSC16M;
#elif (SAMC20) || (SAMC21)
	config->source_clock       = GCLK_SOURCE_OSC48M;
#else
	config->source_clock       = GCLK_SOURCE_OSC8M;
    5366:	2306      	movs	r3, #6
    5368:	7023      	strb	r3, [r4, #0]
#endif
	config->run_in_standby     = false;
    536a:	7225      	strb	r5, [r4, #8]
	config->output_enable      = false;
    536c:	7265      	strb	r5, [r4, #9]
    536e:	2003      	movs	r0, #3
    5370:	1c21      	adds	r1, r4, #0
    5372:	47c0      	blx	r8
    5374:	2003      	movs	r0, #3
    5376:	47b8      	blx	r7
#endif


	/* DFLL Enable (Open and Closed Loop) */
#if CONF_CLOCK_DFLL_ENABLE == true
	system_clock_source_enable(SYSTEM_CLOCK_SOURCE_DFLL);
    5378:	2007      	movs	r0, #7
    537a:	47b0      	blx	r6

	default:
		return false;
	}

	return ((SYSCTRL->PCLKSR.reg & mask) == mask);
    537c:	490e      	ldr	r1, [pc, #56]	; (53b8 <system_clock_init+0x130>)
    537e:	2210      	movs	r2, #16
    5380:	68cb      	ldr	r3, [r1, #12]


	/* DFLL Enable (Open and Closed Loop) */
#if CONF_CLOCK_DFLL_ENABLE == true
	system_clock_source_enable(SYSTEM_CLOCK_SOURCE_DFLL);
	while(!system_clock_source_is_ready(SYSTEM_CLOCK_SOURCE_DFLL));
    5382:	421a      	tst	r2, r3
    5384:	d0fc      	beq.n	5380 <system_clock_init+0xf8>
 */
static inline void system_cpu_clock_set_divider(
		const enum system_main_clock_div divider)
{
	Assert(((uint32_t)divider & PM_CPUSEL_CPUDIV_Msk) == divider);
	PM->CPUSEL.reg = (uint32_t)divider;
    5386:	4a18      	ldr	r2, [pc, #96]	; (53e8 <system_clock_init+0x160>)
    5388:	2300      	movs	r3, #0
    538a:	7213      	strb	r3, [r2, #8]
		const enum system_clock_apb_bus bus,
		const enum system_main_clock_div divider)
{
	switch (bus) {
		case SYSTEM_CLOCK_APB_APBA:
			PM->APBASEL.reg = (uint32_t)divider;
    538c:	7253      	strb	r3, [r2, #9]
			break;
		case SYSTEM_CLOCK_APB_APBB:
			PM->APBBSEL.reg = (uint32_t)divider;
    538e:	7293      	strb	r3, [r2, #10]
			break;
		case SYSTEM_CLOCK_APB_APBC:
			PM->APBCSEL.reg = (uint32_t)divider;
    5390:	72d3      	strb	r3, [r2, #11]
{
	/* Sanity check arguments */
	Assert(config);

	/* Default configuration values */
	config->division_factor    = 1;
    5392:	a901      	add	r1, sp, #4
    5394:	2201      	movs	r2, #1
    5396:	604a      	str	r2, [r1, #4]
	config->high_when_disabled = false;
    5398:	704b      	strb	r3, [r1, #1]
#if SAML21 || SAML22
	config->source_clock       = GCLK_SOURCE_OSC16M;
#elif (SAMC20) || (SAMC21)
	config->source_clock       = GCLK_SOURCE_OSC48M;
#else
	config->source_clock       = GCLK_SOURCE_OSC8M;
    539a:	2206      	movs	r2, #6
    539c:	700a      	strb	r2, [r1, #0]
#endif
	config->run_in_standby     = false;
    539e:	720b      	strb	r3, [r1, #8]
	config->output_enable      = false;
    53a0:	724b      	strb	r3, [r1, #9]
	system_apb_clock_set_divider(SYSTEM_CLOCK_APB_APBC, CONF_CLOCK_APBC_DIVIDER);

	/* GCLK 0 */
#if CONF_CLOCK_CONFIGURE_GCLK == true
	/* Configure the main GCLK last as it might depend on other generators */
	_CONF_CLOCK_GCLK_CONFIG(0, ~);
    53a2:	2000      	movs	r0, #0
    53a4:	4b0e      	ldr	r3, [pc, #56]	; (53e0 <system_clock_init+0x158>)
    53a6:	4798      	blx	r3
    53a8:	2000      	movs	r0, #0
    53aa:	4b0e      	ldr	r3, [pc, #56]	; (53e4 <system_clock_init+0x15c>)
    53ac:	4798      	blx	r3
#endif
}
    53ae:	b00d      	add	sp, #52	; 0x34
    53b0:	bc0c      	pop	{r2, r3}
    53b2:	4690      	mov	r8, r2
    53b4:	4699      	mov	r9, r3
    53b6:	bdf0      	pop	{r4, r5, r6, r7, pc}
    53b8:	40000800 	.word	0x40000800
    53bc:	41004000 	.word	0x41004000
    53c0:	00005621 	.word	0x00005621
    53c4:	00806024 	.word	0x00806024
    53c8:	ff80ffff 	.word	0xff80ffff
    53cc:	000050e5 	.word	0x000050e5
    53d0:	000051e1 	.word	0x000051e1
    53d4:	00005161 	.word	0x00005161
    53d8:	000050a9 	.word	0x000050a9
    53dc:	000053ed 	.word	0x000053ed
    53e0:	00005411 	.word	0x00005411
    53e4:	000054c5 	.word	0x000054c5
    53e8:	40000400 	.word	0x40000400

000053ec <system_gclk_init>:
		const enum system_clock_apb_bus bus,
		const uint32_t mask)
{
	switch (bus) {
		case SYSTEM_CLOCK_APB_APBA:
			PM->APBAMASK.reg |= mask;
    53ec:	4b06      	ldr	r3, [pc, #24]	; (5408 <system_gclk_init+0x1c>)
    53ee:	6999      	ldr	r1, [r3, #24]
    53f0:	2208      	movs	r2, #8
    53f2:	430a      	orrs	r2, r1
    53f4:	619a      	str	r2, [r3, #24]
{
	/* Turn on the digital interface clock */
	system_apb_clock_set_mask(SYSTEM_CLOCK_APB_APBA, PM_APBAMASK_GCLK);

	/* Software reset the module to ensure it is re-initialized correctly */
	GCLK->CTRL.reg = GCLK_CTRL_SWRST;
    53f6:	2201      	movs	r2, #1
    53f8:	4b04      	ldr	r3, [pc, #16]	; (540c <system_gclk_init+0x20>)
    53fa:	701a      	strb	r2, [r3, #0]
	while (GCLK->CTRL.reg & GCLK_CTRL_SWRST) {
    53fc:	1c19      	adds	r1, r3, #0
    53fe:	780b      	ldrb	r3, [r1, #0]
    5400:	4213      	tst	r3, r2
    5402:	d1fc      	bne.n	53fe <system_gclk_init+0x12>
		/* Wait for reset to complete */
	}
}
    5404:	4770      	bx	lr
    5406:	46c0      	nop			; (mov r8, r8)
    5408:	40000400 	.word	0x40000400
    540c:	40000c00 	.word	0x40000c00

00005410 <system_gclk_gen_set_config>:
 * \param[in] config     Configuration settings for the generator
 */
void system_gclk_gen_set_config(
		const uint8_t generator,
		struct system_gclk_gen_config *const config)
{
    5410:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
    5412:	1c06      	adds	r6, r0, #0
	/* Sanity check arguments */
	Assert(config);

	/* Cache new register configurations to minimize sync requirements. */
	uint32_t new_genctrl_config = (generator << GCLK_GENCTRL_ID_Pos);
    5414:	1c07      	adds	r7, r0, #0
	uint32_t new_gendiv_config  = (generator << GCLK_GENDIV_ID_Pos);

	/* Select the requested source clock for the generator */
	new_genctrl_config |= config->source_clock << GCLK_GENCTRL_SRC_Pos;
    5416:	780d      	ldrb	r5, [r1, #0]
    5418:	022d      	lsls	r5, r5, #8
    541a:	4305      	orrs	r5, r0

	/* Configure the clock to be either high or low when disabled */
	if (config->high_when_disabled) {
    541c:	784b      	ldrb	r3, [r1, #1]
    541e:	2b00      	cmp	r3, #0
    5420:	d002      	beq.n	5428 <system_gclk_gen_set_config+0x18>
		new_genctrl_config |= GCLK_GENCTRL_OOV;
    5422:	2380      	movs	r3, #128	; 0x80
    5424:	02db      	lsls	r3, r3, #11
    5426:	431d      	orrs	r5, r3
	}

	/* Configure if the clock output to I/O pin should be enabled. */
	if (config->output_enable) {
    5428:	7a4b      	ldrb	r3, [r1, #9]
    542a:	2b00      	cmp	r3, #0
    542c:	d002      	beq.n	5434 <system_gclk_gen_set_config+0x24>
		new_genctrl_config |= GCLK_GENCTRL_OE;
    542e:	2380      	movs	r3, #128	; 0x80
    5430:	031b      	lsls	r3, r3, #12
    5432:	431d      	orrs	r5, r3
	}

	/* Set division factor */
	if (config->division_factor > 1) {
    5434:	684c      	ldr	r4, [r1, #4]
    5436:	2c01      	cmp	r4, #1
    5438:	d917      	bls.n	546a <system_gclk_gen_set_config+0x5a>
		/* Check if division is a power of two */
		if (((config->division_factor & (config->division_factor - 1)) == 0)) {
    543a:	1e63      	subs	r3, r4, #1
    543c:	421c      	tst	r4, r3
    543e:	d10f      	bne.n	5460 <system_gclk_gen_set_config+0x50>
			 * register */

			uint32_t div2_count = 0;

			uint32_t mask;
			for (mask = (1UL << 1); mask < config->division_factor;
    5440:	2c02      	cmp	r4, #2
    5442:	d906      	bls.n	5452 <system_gclk_gen_set_config+0x42>
    5444:	2302      	movs	r3, #2
    5446:	2200      	movs	r2, #0
						mask <<= 1) {
				div2_count++;
    5448:	3201      	adds	r2, #1

			uint32_t div2_count = 0;

			uint32_t mask;
			for (mask = (1UL << 1); mask < config->division_factor;
						mask <<= 1) {
    544a:	005b      	lsls	r3, r3, #1
			 * register */

			uint32_t div2_count = 0;

			uint32_t mask;
			for (mask = (1UL << 1); mask < config->division_factor;
    544c:	429c      	cmp	r4, r3
    544e:	d8fb      	bhi.n	5448 <system_gclk_gen_set_config+0x38>
    5450:	e000      	b.n	5454 <system_gclk_gen_set_config+0x44>
    5452:	2200      	movs	r2, #0
						mask <<= 1) {
				div2_count++;
			}

			/* Set binary divider power of 2 division factor */
			new_gendiv_config  |= div2_count << GCLK_GENDIV_DIV_Pos;
    5454:	0217      	lsls	r7, r2, #8
    5456:	4337      	orrs	r7, r6
			new_genctrl_config |= GCLK_GENCTRL_DIVSEL;
    5458:	2380      	movs	r3, #128	; 0x80
    545a:	035b      	lsls	r3, r3, #13
    545c:	431d      	orrs	r5, r3
    545e:	e004      	b.n	546a <system_gclk_gen_set_config+0x5a>
		} else {
			/* Set integer division factor */

			new_gendiv_config  |=
					(config->division_factor) << GCLK_GENDIV_DIV_Pos;
    5460:	0227      	lsls	r7, r4, #8
			new_gendiv_config  |= div2_count << GCLK_GENDIV_DIV_Pos;
			new_genctrl_config |= GCLK_GENCTRL_DIVSEL;
		} else {
			/* Set integer division factor */

			new_gendiv_config  |=
    5462:	4337      	orrs	r7, r6
					(config->division_factor) << GCLK_GENDIV_DIV_Pos;

			/* Enable non-binary division with increased duty cycle accuracy */
			new_genctrl_config |= GCLK_GENCTRL_IDC;
    5464:	2380      	movs	r3, #128	; 0x80
    5466:	029b      	lsls	r3, r3, #10
    5468:	431d      	orrs	r5, r3
		}

	}

	/* Enable or disable the clock in standby mode */
	if (config->run_in_standby) {
    546a:	7a0b      	ldrb	r3, [r1, #8]
    546c:	2b00      	cmp	r3, #0
    546e:	d002      	beq.n	5476 <system_gclk_gen_set_config+0x66>
		new_genctrl_config |= GCLK_GENCTRL_RUNSTDBY;
    5470:	2380      	movs	r3, #128	; 0x80
    5472:	039b      	lsls	r3, r3, #14
    5474:	431d      	orrs	r5, r3
 * \retval false if the module has completed synchronization
 * \retval true if the module synchronization is ongoing
 */
static inline bool system_gclk_is_syncing(void)
{
	if (GCLK->STATUS.reg & GCLK_STATUS_SYNCBUSY){
    5476:	4a0f      	ldr	r2, [pc, #60]	; (54b4 <system_gclk_gen_set_config+0xa4>)
    5478:	7853      	ldrb	r3, [r2, #1]
	/* Enable or disable the clock in standby mode */
	if (config->run_in_standby) {
		new_genctrl_config |= GCLK_GENCTRL_RUNSTDBY;
	}

	while (system_gclk_is_syncing()) {
    547a:	b25b      	sxtb	r3, r3
    547c:	2b00      	cmp	r3, #0
    547e:	dbfb      	blt.n	5478 <system_gclk_gen_set_config+0x68>
 * are only re-enabled upon leaving the outermost nested critical section.
 *
 */
static inline void system_interrupt_enter_critical_section(void)
{
	cpu_irq_enter_critical();
    5480:	4b0d      	ldr	r3, [pc, #52]	; (54b8 <system_gclk_gen_set_config+0xa8>)
    5482:	4798      	blx	r3
	};

	system_interrupt_enter_critical_section();

	/* Select the correct generator */
	*((uint8_t*)&GCLK->GENDIV.reg) = generator;
    5484:	4b0d      	ldr	r3, [pc, #52]	; (54bc <system_gclk_gen_set_config+0xac>)
    5486:	701e      	strb	r6, [r3, #0]
 * \retval false if the module has completed synchronization
 * \retval true if the module synchronization is ongoing
 */
static inline bool system_gclk_is_syncing(void)
{
	if (GCLK->STATUS.reg & GCLK_STATUS_SYNCBUSY){
    5488:	4a0a      	ldr	r2, [pc, #40]	; (54b4 <system_gclk_gen_set_config+0xa4>)
    548a:	7853      	ldrb	r3, [r2, #1]

	/* Select the correct generator */
	*((uint8_t*)&GCLK->GENDIV.reg) = generator;

	/* Write the new generator configuration */
	while (system_gclk_is_syncing()) {
    548c:	b25b      	sxtb	r3, r3
    548e:	2b00      	cmp	r3, #0
    5490:	dbfb      	blt.n	548a <system_gclk_gen_set_config+0x7a>
		/* Wait for synchronization */
	};
	GCLK->GENDIV.reg  = new_gendiv_config;
    5492:	4b08      	ldr	r3, [pc, #32]	; (54b4 <system_gclk_gen_set_config+0xa4>)
    5494:	609f      	str	r7, [r3, #8]
 * \retval false if the module has completed synchronization
 * \retval true if the module synchronization is ongoing
 */
static inline bool system_gclk_is_syncing(void)
{
	if (GCLK->STATUS.reg & GCLK_STATUS_SYNCBUSY){
    5496:	1c1a      	adds	r2, r3, #0
    5498:	7853      	ldrb	r3, [r2, #1]
	while (system_gclk_is_syncing()) {
		/* Wait for synchronization */
	};
	GCLK->GENDIV.reg  = new_gendiv_config;

	while (system_gclk_is_syncing()) {
    549a:	b25b      	sxtb	r3, r3
    549c:	2b00      	cmp	r3, #0
    549e:	dbfb      	blt.n	5498 <system_gclk_gen_set_config+0x88>
		/* Wait for synchronization */
	};
	GCLK->GENCTRL.reg = new_genctrl_config | (GCLK->GENCTRL.reg & GCLK_GENCTRL_GENEN);
    54a0:	4b04      	ldr	r3, [pc, #16]	; (54b4 <system_gclk_gen_set_config+0xa4>)
    54a2:	6859      	ldr	r1, [r3, #4]
    54a4:	2280      	movs	r2, #128	; 0x80
    54a6:	0252      	lsls	r2, r2, #9
    54a8:	400a      	ands	r2, r1
    54aa:	4315      	orrs	r5, r2
    54ac:	605d      	str	r5, [r3, #4]
 * are only re-enabled upon leaving the outermost nested critical section.
 *
 */
static inline void system_interrupt_leave_critical_section(void)
{
	cpu_irq_leave_critical();
    54ae:	4b04      	ldr	r3, [pc, #16]	; (54c0 <system_gclk_gen_set_config+0xb0>)
    54b0:	4798      	blx	r3

	system_interrupt_leave_critical_section();
}
    54b2:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
    54b4:	40000c00 	.word	0x40000c00
    54b8:	000049e9 	.word	0x000049e9
    54bc:	40000c08 	.word	0x40000c08
    54c0:	00004a29 	.word	0x00004a29

000054c4 <system_gclk_gen_enable>:
 *
 * \param[in] generator  Generic Clock Generator index to enable
 */
void system_gclk_gen_enable(
		const uint8_t generator)
{
    54c4:	b510      	push	{r4, lr}
    54c6:	1c04      	adds	r4, r0, #0
 * \retval false if the module has completed synchronization
 * \retval true if the module synchronization is ongoing
 */
static inline bool system_gclk_is_syncing(void)
{
	if (GCLK->STATUS.reg & GCLK_STATUS_SYNCBUSY){
    54c8:	4a0b      	ldr	r2, [pc, #44]	; (54f8 <system_gclk_gen_enable+0x34>)
    54ca:	7853      	ldrb	r3, [r2, #1]
 * \param[in] generator  Generic Clock Generator index to enable
 */
void system_gclk_gen_enable(
		const uint8_t generator)
{
	while (system_gclk_is_syncing()) {
    54cc:	b25b      	sxtb	r3, r3
    54ce:	2b00      	cmp	r3, #0
    54d0:	dbfb      	blt.n	54ca <system_gclk_gen_enable+0x6>
 * are only re-enabled upon leaving the outermost nested critical section.
 *
 */
static inline void system_interrupt_enter_critical_section(void)
{
	cpu_irq_enter_critical();
    54d2:	4b0a      	ldr	r3, [pc, #40]	; (54fc <system_gclk_gen_enable+0x38>)
    54d4:	4798      	blx	r3
	};

	system_interrupt_enter_critical_section();

	/* Select the requested generator */
	*((uint8_t*)&GCLK->GENCTRL.reg) = generator;
    54d6:	4b0a      	ldr	r3, [pc, #40]	; (5500 <system_gclk_gen_enable+0x3c>)
    54d8:	701c      	strb	r4, [r3, #0]
 * \retval false if the module has completed synchronization
 * \retval true if the module synchronization is ongoing
 */
static inline bool system_gclk_is_syncing(void)
{
	if (GCLK->STATUS.reg & GCLK_STATUS_SYNCBUSY){
    54da:	4a07      	ldr	r2, [pc, #28]	; (54f8 <system_gclk_gen_enable+0x34>)
    54dc:	7853      	ldrb	r3, [r2, #1]

	system_interrupt_enter_critical_section();

	/* Select the requested generator */
	*((uint8_t*)&GCLK->GENCTRL.reg) = generator;
	while (system_gclk_is_syncing()) {
    54de:	b25b      	sxtb	r3, r3
    54e0:	2b00      	cmp	r3, #0
    54e2:	dbfb      	blt.n	54dc <system_gclk_gen_enable+0x18>
		/* Wait for synchronization */
	};

	/* Enable generator */
	GCLK->GENCTRL.reg |= GCLK_GENCTRL_GENEN;
    54e4:	4b04      	ldr	r3, [pc, #16]	; (54f8 <system_gclk_gen_enable+0x34>)
    54e6:	6859      	ldr	r1, [r3, #4]
    54e8:	2280      	movs	r2, #128	; 0x80
    54ea:	0252      	lsls	r2, r2, #9
    54ec:	430a      	orrs	r2, r1
    54ee:	605a      	str	r2, [r3, #4]
 * are only re-enabled upon leaving the outermost nested critical section.
 *
 */
static inline void system_interrupt_leave_critical_section(void)
{
	cpu_irq_leave_critical();
    54f0:	4b04      	ldr	r3, [pc, #16]	; (5504 <system_gclk_gen_enable+0x40>)
    54f2:	4798      	blx	r3

	system_interrupt_leave_critical_section();
}
    54f4:	bd10      	pop	{r4, pc}
    54f6:	46c0      	nop			; (mov r8, r8)
    54f8:	40000c00 	.word	0x40000c00
    54fc:	000049e9 	.word	0x000049e9
    5500:	40000c04 	.word	0x40000c04
    5504:	00004a29 	.word	0x00004a29

00005508 <system_gclk_gen_get_hz>:
 *
 * \return The frequency of the generic clock generator, in Hz.
 */
uint32_t system_gclk_gen_get_hz(
		const uint8_t generator)
{
    5508:	b570      	push	{r4, r5, r6, lr}
    550a:	1c04      	adds	r4, r0, #0
 * \retval false if the module has completed synchronization
 * \retval true if the module synchronization is ongoing
 */
static inline bool system_gclk_is_syncing(void)
{
	if (GCLK->STATUS.reg & GCLK_STATUS_SYNCBUSY){
    550c:	4a1a      	ldr	r2, [pc, #104]	; (5578 <system_gclk_gen_get_hz+0x70>)
    550e:	7853      	ldrb	r3, [r2, #1]
 * \return The frequency of the generic clock generator, in Hz.
 */
uint32_t system_gclk_gen_get_hz(
		const uint8_t generator)
{
	while (system_gclk_is_syncing()) {
    5510:	b25b      	sxtb	r3, r3
    5512:	2b00      	cmp	r3, #0
    5514:	dbfb      	blt.n	550e <system_gclk_gen_get_hz+0x6>
 * are only re-enabled upon leaving the outermost nested critical section.
 *
 */
static inline void system_interrupt_enter_critical_section(void)
{
	cpu_irq_enter_critical();
    5516:	4b19      	ldr	r3, [pc, #100]	; (557c <system_gclk_gen_get_hz+0x74>)
    5518:	4798      	blx	r3
	};

	system_interrupt_enter_critical_section();

	/* Select the appropriate generator */
	*((uint8_t*)&GCLK->GENCTRL.reg) = generator;
    551a:	4b19      	ldr	r3, [pc, #100]	; (5580 <system_gclk_gen_get_hz+0x78>)
    551c:	701c      	strb	r4, [r3, #0]
 * \retval false if the module has completed synchronization
 * \retval true if the module synchronization is ongoing
 */
static inline bool system_gclk_is_syncing(void)
{
	if (GCLK->STATUS.reg & GCLK_STATUS_SYNCBUSY){
    551e:	4a16      	ldr	r2, [pc, #88]	; (5578 <system_gclk_gen_get_hz+0x70>)
    5520:	7853      	ldrb	r3, [r2, #1]

	system_interrupt_enter_critical_section();

	/* Select the appropriate generator */
	*((uint8_t*)&GCLK->GENCTRL.reg) = generator;
	while (system_gclk_is_syncing()) {
    5522:	b25b      	sxtb	r3, r3
    5524:	2b00      	cmp	r3, #0
    5526:	dbfb      	blt.n	5520 <system_gclk_gen_get_hz+0x18>
		/* Wait for synchronization */
	};

	/* Get the frequency of the source connected to the GCLK generator */
	uint32_t gen_input_hz = system_clock_source_get_hz(
			(enum system_clock_source)GCLK->GENCTRL.bit.SRC);
    5528:	4e13      	ldr	r6, [pc, #76]	; (5578 <system_gclk_gen_get_hz+0x70>)
    552a:	6870      	ldr	r0, [r6, #4]
    552c:	04c0      	lsls	r0, r0, #19
    552e:	0ec0      	lsrs	r0, r0, #27
	while (system_gclk_is_syncing()) {
		/* Wait for synchronization */
	};

	/* Get the frequency of the source connected to the GCLK generator */
	uint32_t gen_input_hz = system_clock_source_get_hz(
    5530:	4b14      	ldr	r3, [pc, #80]	; (5584 <system_gclk_gen_get_hz+0x7c>)
    5532:	4798      	blx	r3
    5534:	1c05      	adds	r5, r0, #0
			(enum system_clock_source)GCLK->GENCTRL.bit.SRC);

	*((uint8_t*)&GCLK->GENCTRL.reg) = generator;
    5536:	4b12      	ldr	r3, [pc, #72]	; (5580 <system_gclk_gen_get_hz+0x78>)
    5538:	701c      	strb	r4, [r3, #0]

	uint8_t divsel = GCLK->GENCTRL.bit.DIVSEL;
    553a:	6876      	ldr	r6, [r6, #4]
    553c:	02f6      	lsls	r6, r6, #11
    553e:	0ff6      	lsrs	r6, r6, #31

	/* Select the appropriate generator division register */
	*((uint8_t*)&GCLK->GENDIV.reg) = generator;
    5540:	4b11      	ldr	r3, [pc, #68]	; (5588 <system_gclk_gen_get_hz+0x80>)
    5542:	701c      	strb	r4, [r3, #0]
 * \retval false if the module has completed synchronization
 * \retval true if the module synchronization is ongoing
 */
static inline bool system_gclk_is_syncing(void)
{
	if (GCLK->STATUS.reg & GCLK_STATUS_SYNCBUSY){
    5544:	4a0c      	ldr	r2, [pc, #48]	; (5578 <system_gclk_gen_get_hz+0x70>)
    5546:	7853      	ldrb	r3, [r2, #1]

	uint8_t divsel = GCLK->GENCTRL.bit.DIVSEL;

	/* Select the appropriate generator division register */
	*((uint8_t*)&GCLK->GENDIV.reg) = generator;
	while (system_gclk_is_syncing()) {
    5548:	b25b      	sxtb	r3, r3
    554a:	2b00      	cmp	r3, #0
    554c:	dbfb      	blt.n	5546 <system_gclk_gen_get_hz+0x3e>
		/* Wait for synchronization */
	};

	uint32_t divider = GCLK->GENDIV.bit.DIV;
    554e:	4b0a      	ldr	r3, [pc, #40]	; (5578 <system_gclk_gen_get_hz+0x70>)
    5550:	689c      	ldr	r4, [r3, #8]
    5552:	0a24      	lsrs	r4, r4, #8
    5554:	b2a4      	uxth	r4, r4
 * are only re-enabled upon leaving the outermost nested critical section.
 *
 */
static inline void system_interrupt_leave_critical_section(void)
{
	cpu_irq_leave_critical();
    5556:	4b0d      	ldr	r3, [pc, #52]	; (558c <system_gclk_gen_get_hz+0x84>)
    5558:	4798      	blx	r3

	system_interrupt_leave_critical_section();

	/* Check if the generator is using fractional or binary division */
	if (!divsel && divider > 1) {
    555a:	2e00      	cmp	r6, #0
    555c:	d107      	bne.n	556e <system_gclk_gen_get_hz+0x66>
    555e:	2c01      	cmp	r4, #1
    5560:	d907      	bls.n	5572 <system_gclk_gen_get_hz+0x6a>
		gen_input_hz /= divider;
    5562:	1c28      	adds	r0, r5, #0
    5564:	1c21      	adds	r1, r4, #0
    5566:	4b0a      	ldr	r3, [pc, #40]	; (5590 <system_gclk_gen_get_hz+0x88>)
    5568:	4798      	blx	r3
    556a:	1c05      	adds	r5, r0, #0
    556c:	e001      	b.n	5572 <system_gclk_gen_get_hz+0x6a>
	} else if (divsel) {
		gen_input_hz >>= (divider+1);
    556e:	3401      	adds	r4, #1
    5570:	40e5      	lsrs	r5, r4
	}

	return gen_input_hz;
}
    5572:	1c28      	adds	r0, r5, #0
    5574:	bd70      	pop	{r4, r5, r6, pc}
    5576:	46c0      	nop			; (mov r8, r8)
    5578:	40000c00 	.word	0x40000c00
    557c:	000049e9 	.word	0x000049e9
    5580:	40000c04 	.word	0x40000c04
    5584:	00005019 	.word	0x00005019
    5588:	40000c08 	.word	0x40000c08
    558c:	00004a29 	.word	0x00004a29
    5590:	0000ab91 	.word	0x0000ab91

00005594 <system_gclk_chan_enable>:
 *
 * \param[in] channel   Generic Clock channel to enable
 */
void system_gclk_chan_enable(
		const uint8_t channel)
{
    5594:	b510      	push	{r4, lr}
    5596:	1c04      	adds	r4, r0, #0
 * are only re-enabled upon leaving the outermost nested critical section.
 *
 */
static inline void system_interrupt_enter_critical_section(void)
{
	cpu_irq_enter_critical();
    5598:	4b06      	ldr	r3, [pc, #24]	; (55b4 <system_gclk_chan_enable+0x20>)
    559a:	4798      	blx	r3
	system_interrupt_enter_critical_section();

	/* Select the requested generator channel */
	*((uint8_t*)&GCLK->CLKCTRL.reg) = channel;
    559c:	4b06      	ldr	r3, [pc, #24]	; (55b8 <system_gclk_chan_enable+0x24>)
    559e:	701c      	strb	r4, [r3, #0]

	/* Enable the generic clock */
	GCLK->CLKCTRL.reg |= GCLK_CLKCTRL_CLKEN;
    55a0:	4b06      	ldr	r3, [pc, #24]	; (55bc <system_gclk_chan_enable+0x28>)
    55a2:	8859      	ldrh	r1, [r3, #2]
    55a4:	2280      	movs	r2, #128	; 0x80
    55a6:	01d2      	lsls	r2, r2, #7
    55a8:	430a      	orrs	r2, r1
    55aa:	805a      	strh	r2, [r3, #2]
 * are only re-enabled upon leaving the outermost nested critical section.
 *
 */
static inline void system_interrupt_leave_critical_section(void)
{
	cpu_irq_leave_critical();
    55ac:	4b04      	ldr	r3, [pc, #16]	; (55c0 <system_gclk_chan_enable+0x2c>)
    55ae:	4798      	blx	r3

	system_interrupt_leave_critical_section();
}
    55b0:	bd10      	pop	{r4, pc}
    55b2:	46c0      	nop			; (mov r8, r8)
    55b4:	000049e9 	.word	0x000049e9
    55b8:	40000c02 	.word	0x40000c02
    55bc:	40000c00 	.word	0x40000c00
    55c0:	00004a29 	.word	0x00004a29

000055c4 <system_gclk_chan_disable>:
 *
 * \param[in] channel  Generic Clock channel to disable
 */
void system_gclk_chan_disable(
		const uint8_t channel)
{
    55c4:	b510      	push	{r4, lr}
    55c6:	1c04      	adds	r4, r0, #0
 * are only re-enabled upon leaving the outermost nested critical section.
 *
 */
static inline void system_interrupt_enter_critical_section(void)
{
	cpu_irq_enter_critical();
    55c8:	4b0f      	ldr	r3, [pc, #60]	; (5608 <system_gclk_chan_disable+0x44>)
    55ca:	4798      	blx	r3
	system_interrupt_enter_critical_section();

	/* Select the requested generator channel */
	*((uint8_t*)&GCLK->CLKCTRL.reg) = channel;
    55cc:	4b0f      	ldr	r3, [pc, #60]	; (560c <system_gclk_chan_disable+0x48>)
    55ce:	701c      	strb	r4, [r3, #0]

	/* Sanity check WRTLOCK */
	Assert(!GCLK->CLKCTRL.bit.WRTLOCK);

	/* Switch to known-working source so that the channel can be disabled */
	uint32_t prev_gen_id = GCLK->CLKCTRL.bit.GEN;
    55d0:	4b0f      	ldr	r3, [pc, #60]	; (5610 <system_gclk_chan_disable+0x4c>)
    55d2:	8858      	ldrh	r0, [r3, #2]
    55d4:	0500      	lsls	r0, r0, #20
    55d6:	0f00      	lsrs	r0, r0, #28
	GCLK->CLKCTRL.bit.GEN = 0;
    55d8:	8859      	ldrh	r1, [r3, #2]
    55da:	4a0e      	ldr	r2, [pc, #56]	; (5614 <system_gclk_chan_disable+0x50>)
    55dc:	400a      	ands	r2, r1
    55de:	805a      	strh	r2, [r3, #2]

	/* Disable the generic clock */
	GCLK->CLKCTRL.reg &= ~GCLK_CLKCTRL_CLKEN;
    55e0:	8859      	ldrh	r1, [r3, #2]
    55e2:	4a0d      	ldr	r2, [pc, #52]	; (5618 <system_gclk_chan_disable+0x54>)
    55e4:	400a      	ands	r2, r1
    55e6:	805a      	strh	r2, [r3, #2]
	while (GCLK->CLKCTRL.reg & GCLK_CLKCTRL_CLKEN) {
    55e8:	1c19      	adds	r1, r3, #0
    55ea:	2280      	movs	r2, #128	; 0x80
    55ec:	01d2      	lsls	r2, r2, #7
    55ee:	884b      	ldrh	r3, [r1, #2]
    55f0:	4213      	tst	r3, r2
    55f2:	d1fc      	bne.n	55ee <system_gclk_chan_disable+0x2a>
		/* Wait for clock to become disabled */
	}

	/* Restore previous configured clock generator */
	GCLK->CLKCTRL.bit.GEN = prev_gen_id;
    55f4:	4b06      	ldr	r3, [pc, #24]	; (5610 <system_gclk_chan_disable+0x4c>)
    55f6:	0201      	lsls	r1, r0, #8
    55f8:	8858      	ldrh	r0, [r3, #2]
    55fa:	4a06      	ldr	r2, [pc, #24]	; (5614 <system_gclk_chan_disable+0x50>)
    55fc:	4002      	ands	r2, r0
    55fe:	430a      	orrs	r2, r1
    5600:	805a      	strh	r2, [r3, #2]
 * are only re-enabled upon leaving the outermost nested critical section.
 *
 */
static inline void system_interrupt_leave_critical_section(void)
{
	cpu_irq_leave_critical();
    5602:	4b06      	ldr	r3, [pc, #24]	; (561c <system_gclk_chan_disable+0x58>)
    5604:	4798      	blx	r3

	system_interrupt_leave_critical_section();
}
    5606:	bd10      	pop	{r4, pc}
    5608:	000049e9 	.word	0x000049e9
    560c:	40000c02 	.word	0x40000c02
    5610:	40000c00 	.word	0x40000c00
    5614:	fffff0ff 	.word	0xfffff0ff
    5618:	ffffbfff 	.word	0xffffbfff
    561c:	00004a29 	.word	0x00004a29

00005620 <system_gclk_chan_set_config>:
 *
 */
void system_gclk_chan_set_config(
		const uint8_t channel,
		struct system_gclk_chan_config *const config)
{
    5620:	b510      	push	{r4, lr}

	/* Cache the new config to reduce sync requirements */
	uint32_t new_clkctrl_config = (channel << GCLK_CLKCTRL_ID_Pos);

	/* Select the desired generic clock generator */
	new_clkctrl_config |= config->source_generator << GCLK_CLKCTRL_GEN_Pos;
    5622:	780c      	ldrb	r4, [r1, #0]
    5624:	0224      	lsls	r4, r4, #8
    5626:	4304      	orrs	r4, r0

	/* Disable generic clock channel */
	system_gclk_chan_disable(channel);
    5628:	4b02      	ldr	r3, [pc, #8]	; (5634 <system_gclk_chan_set_config+0x14>)
    562a:	4798      	blx	r3

	/* Write the new configuration */
	GCLK->CLKCTRL.reg = new_clkctrl_config;
    562c:	b2a4      	uxth	r4, r4
    562e:	4b02      	ldr	r3, [pc, #8]	; (5638 <system_gclk_chan_set_config+0x18>)
    5630:	805c      	strh	r4, [r3, #2]
}
    5632:	bd10      	pop	{r4, pc}
    5634:	000055c5 	.word	0x000055c5
    5638:	40000c00 	.word	0x40000c00

0000563c <system_gclk_chan_get_hz>:
 *
 * \return The frequency of the generic clock channel, in Hz.
 */
uint32_t system_gclk_chan_get_hz(
		const uint8_t channel)
{
    563c:	b510      	push	{r4, lr}
    563e:	1c04      	adds	r4, r0, #0
 * are only re-enabled upon leaving the outermost nested critical section.
 *
 */
static inline void system_interrupt_enter_critical_section(void)
{
	cpu_irq_enter_critical();
    5640:	4b06      	ldr	r3, [pc, #24]	; (565c <system_gclk_chan_get_hz+0x20>)
    5642:	4798      	blx	r3
	uint8_t gen_id;

	system_interrupt_enter_critical_section();

	/* Select the requested generic clock channel */
	*((uint8_t*)&GCLK->CLKCTRL.reg) = channel;
    5644:	4b06      	ldr	r3, [pc, #24]	; (5660 <system_gclk_chan_get_hz+0x24>)
    5646:	701c      	strb	r4, [r3, #0]
	gen_id = GCLK->CLKCTRL.bit.GEN;
    5648:	4b06      	ldr	r3, [pc, #24]	; (5664 <system_gclk_chan_get_hz+0x28>)
    564a:	885c      	ldrh	r4, [r3, #2]
    564c:	0524      	lsls	r4, r4, #20
    564e:	0f24      	lsrs	r4, r4, #28
 * are only re-enabled upon leaving the outermost nested critical section.
 *
 */
static inline void system_interrupt_leave_critical_section(void)
{
	cpu_irq_leave_critical();
    5650:	4b05      	ldr	r3, [pc, #20]	; (5668 <system_gclk_chan_get_hz+0x2c>)
    5652:	4798      	blx	r3

	system_interrupt_leave_critical_section();

	/* Return the clock speed of the associated GCLK generator */
	return system_gclk_gen_get_hz(gen_id);
    5654:	1c20      	adds	r0, r4, #0
    5656:	4b05      	ldr	r3, [pc, #20]	; (566c <system_gclk_chan_get_hz+0x30>)
    5658:	4798      	blx	r3
}
    565a:	bd10      	pop	{r4, pc}
    565c:	000049e9 	.word	0x000049e9
    5660:	40000c02 	.word	0x40000c02
    5664:	40000c00 	.word	0x40000c00
    5668:	00004a29 	.word	0x00004a29
    566c:	00005509 	.word	0x00005509

00005670 <_system_pinmux_config>:
 */
static void _system_pinmux_config(
		PortGroup *const port,
		const uint32_t pin_mask,
		const struct system_pinmux_config *const config)
{
    5670:	b530      	push	{r4, r5, lr}

	/* Track the configuration bits into a temporary variable before writing */
	uint32_t pin_cfg = 0;

	/* Enabled powersave mode, don't create configuration */
	if (!config->powersave) {
    5672:	78d3      	ldrb	r3, [r2, #3]
    5674:	2b00      	cmp	r3, #0
    5676:	d11e      	bne.n	56b6 <_system_pinmux_config+0x46>
		/* Enable the pin peripheral MUX flag if non-GPIO selected (pinmux will
		 * be written later) and store the new MUX mask */
		if (config->mux_position != SYSTEM_PINMUX_GPIO) {
    5678:	7813      	ldrb	r3, [r2, #0]
    567a:	2b80      	cmp	r3, #128	; 0x80
    567c:	d004      	beq.n	5688 <_system_pinmux_config+0x18>
			pin_cfg |= PORT_WRCONFIG_PMUXEN;
			pin_cfg |= (config->mux_position << PORT_WRCONFIG_PMUX_Pos);
    567e:	061b      	lsls	r3, r3, #24
    5680:	2480      	movs	r4, #128	; 0x80
    5682:	0264      	lsls	r4, r4, #9
    5684:	4323      	orrs	r3, r4
    5686:	e000      	b.n	568a <_system_pinmux_config+0x1a>
{
	Assert(port);
	Assert(config);

	/* Track the configuration bits into a temporary variable before writing */
	uint32_t pin_cfg = 0;
    5688:	2300      	movs	r3, #0
			pin_cfg |= PORT_WRCONFIG_PMUXEN;
			pin_cfg |= (config->mux_position << PORT_WRCONFIG_PMUX_Pos);
		}

		/* Check if the user has requested that the input buffer be enabled */
		if ((config->direction == SYSTEM_PINMUX_PIN_DIR_INPUT) ||
    568a:	7854      	ldrb	r4, [r2, #1]
    568c:	2502      	movs	r5, #2
    568e:	43ac      	bics	r4, r5
    5690:	d10a      	bne.n	56a8 <_system_pinmux_config+0x38>
				(config->direction == SYSTEM_PINMUX_PIN_DIR_OUTPUT_WITH_READBACK)) {
			/* Enable input buffer flag */
			pin_cfg |= PORT_WRCONFIG_INEN;

			/* Enable pull-up/pull-down control flag if requested */
			if (config->input_pull != SYSTEM_PINMUX_PIN_PULL_NONE) {
    5692:	7894      	ldrb	r4, [r2, #2]
    5694:	2c00      	cmp	r4, #0
    5696:	d103      	bne.n	56a0 <_system_pinmux_config+0x30>

		/* Check if the user has requested that the input buffer be enabled */
		if ((config->direction == SYSTEM_PINMUX_PIN_DIR_INPUT) ||
				(config->direction == SYSTEM_PINMUX_PIN_DIR_OUTPUT_WITH_READBACK)) {
			/* Enable input buffer flag */
			pin_cfg |= PORT_WRCONFIG_INEN;
    5698:	2480      	movs	r4, #128	; 0x80
    569a:	02a4      	lsls	r4, r4, #10
    569c:	4323      	orrs	r3, r4
    569e:	e002      	b.n	56a6 <_system_pinmux_config+0x36>

			/* Enable pull-up/pull-down control flag if requested */
			if (config->input_pull != SYSTEM_PINMUX_PIN_PULL_NONE) {
				pin_cfg |= PORT_WRCONFIG_PULLEN;
    56a0:	24c0      	movs	r4, #192	; 0xc0
    56a2:	02e4      	lsls	r4, r4, #11
    56a4:	4323      	orrs	r3, r4
			}

			/* Clear the port DIR bits to disable the output buffer */
			port->DIRCLR.reg = pin_mask;
    56a6:	6041      	str	r1, [r0, #4]
		}

		/* Check if the user has requested that the output buffer be enabled */
		if ((config->direction == SYSTEM_PINMUX_PIN_DIR_OUTPUT) ||
    56a8:	7854      	ldrb	r4, [r2, #1]
    56aa:	3c01      	subs	r4, #1
    56ac:	2c01      	cmp	r4, #1
    56ae:	d804      	bhi.n	56ba <_system_pinmux_config+0x4a>
				(config->direction == SYSTEM_PINMUX_PIN_DIR_OUTPUT_WITH_READBACK)) {
			/* Cannot use a pull-up if the output driver is enabled,
			 * if requested the input buffer can only sample the current
			 * output state */
			pin_cfg &= ~PORT_WRCONFIG_PULLEN;
    56b0:	4c11      	ldr	r4, [pc, #68]	; (56f8 <_system_pinmux_config+0x88>)
    56b2:	4023      	ands	r3, r4
    56b4:	e001      	b.n	56ba <_system_pinmux_config+0x4a>
		}
	} else {
		port->DIRCLR.reg = pin_mask;
    56b6:	6041      	str	r1, [r0, #4]
{
	Assert(port);
	Assert(config);

	/* Track the configuration bits into a temporary variable before writing */
	uint32_t pin_cfg = 0;
    56b8:	2300      	movs	r3, #0
		port->DIRCLR.reg = pin_mask;
	}

	/* The Write Configuration register (WRCONFIG) requires the
	 * pins to to grouped into two 16-bit half-words - split them out here */
	uint32_t lower_pin_mask = (pin_mask & 0xFFFF);
    56ba:	040d      	lsls	r5, r1, #16
    56bc:	0c2d      	lsrs	r5, r5, #16
	uint32_t upper_pin_mask = (pin_mask >> 16);

	/* Configure the lower 16-bits of the port to the desired configuration,
	 * including the pin peripheral multiplexer just in case it is enabled */
	port->WRCONFIG.reg
		= (lower_pin_mask << PORT_WRCONFIG_PINMASK_Pos) |
    56be:	24a0      	movs	r4, #160	; 0xa0
    56c0:	05e4      	lsls	r4, r4, #23
    56c2:	432c      	orrs	r4, r5
			pin_cfg | PORT_WRCONFIG_WRPMUX | PORT_WRCONFIG_WRPINCFG;
    56c4:	431c      	orrs	r4, r3
	uint32_t upper_pin_mask = (pin_mask >> 16);

	/* Configure the lower 16-bits of the port to the desired configuration,
	 * including the pin peripheral multiplexer just in case it is enabled */
	port->WRCONFIG.reg
		= (lower_pin_mask << PORT_WRCONFIG_PINMASK_Pos) |
    56c6:	6284      	str	r4, [r0, #40]	; 0x28
	}

	/* The Write Configuration register (WRCONFIG) requires the
	 * pins to to grouped into two 16-bit half-words - split them out here */
	uint32_t lower_pin_mask = (pin_mask & 0xFFFF);
	uint32_t upper_pin_mask = (pin_mask >> 16);
    56c8:	0c0d      	lsrs	r5, r1, #16
			pin_cfg | PORT_WRCONFIG_WRPMUX | PORT_WRCONFIG_WRPINCFG;

	/* Configure the upper 16-bits of the port to the desired configuration,
	 * including the pin peripheral multiplexer just in case it is enabled */
	port->WRCONFIG.reg
		= (upper_pin_mask << PORT_WRCONFIG_PINMASK_Pos) |
    56ca:	24d0      	movs	r4, #208	; 0xd0
    56cc:	0624      	lsls	r4, r4, #24
    56ce:	432c      	orrs	r4, r5
			pin_cfg | PORT_WRCONFIG_WRPMUX | PORT_WRCONFIG_WRPINCFG |
    56d0:	431c      	orrs	r4, r3
			pin_cfg | PORT_WRCONFIG_WRPMUX | PORT_WRCONFIG_WRPINCFG;

	/* Configure the upper 16-bits of the port to the desired configuration,
	 * including the pin peripheral multiplexer just in case it is enabled */
	port->WRCONFIG.reg
		= (upper_pin_mask << PORT_WRCONFIG_PINMASK_Pos) |
    56d2:	6284      	str	r4, [r0, #40]	; 0x28
			pin_cfg | PORT_WRCONFIG_WRPMUX | PORT_WRCONFIG_WRPINCFG |
			PORT_WRCONFIG_HWSEL;

	if(!config->powersave) {
    56d4:	78d4      	ldrb	r4, [r2, #3]
    56d6:	2c00      	cmp	r4, #0
    56d8:	d10c      	bne.n	56f4 <_system_pinmux_config+0x84>
		/* Set the pull-up state once the port pins are configured if one was
		 * requested and it does not violate the valid set of port
		 * configurations */
		if (pin_cfg & PORT_WRCONFIG_PULLEN) {
    56da:	035c      	lsls	r4, r3, #13
    56dc:	d505      	bpl.n	56ea <_system_pinmux_config+0x7a>
			/* Set the OUT register bits to enable the pull-up if requested,
			 * clear to enable pull-down */
			if (config->input_pull == SYSTEM_PINMUX_PIN_PULL_UP) {
    56de:	7893      	ldrb	r3, [r2, #2]
    56e0:	2b01      	cmp	r3, #1
    56e2:	d101      	bne.n	56e8 <_system_pinmux_config+0x78>
				port->OUTSET.reg = pin_mask;
    56e4:	6181      	str	r1, [r0, #24]
    56e6:	e000      	b.n	56ea <_system_pinmux_config+0x7a>
			} else {
				port->OUTCLR.reg = pin_mask;
    56e8:	6141      	str	r1, [r0, #20]
			}
		}

		/* Check if the user has requested that the output buffer be enabled */
		if ((config->direction == SYSTEM_PINMUX_PIN_DIR_OUTPUT) ||
    56ea:	7853      	ldrb	r3, [r2, #1]
    56ec:	3b01      	subs	r3, #1
    56ee:	2b01      	cmp	r3, #1
    56f0:	d800      	bhi.n	56f4 <_system_pinmux_config+0x84>
				(config->direction == SYSTEM_PINMUX_PIN_DIR_OUTPUT_WITH_READBACK)) {
			/* Set the port DIR bits to enable the output buffer */
			port->DIRSET.reg = pin_mask;
    56f2:	6081      	str	r1, [r0, #8]
		}
	}
}
    56f4:	bd30      	pop	{r4, r5, pc}
    56f6:	46c0      	nop			; (mov r8, r8)
    56f8:	fffbffff 	.word	0xfffbffff

000056fc <system_pinmux_pin_set_config>:
 * \param[in] config    Configuration settings for the pin
 */
void system_pinmux_pin_set_config(
		const uint8_t gpio_pin,
		const struct system_pinmux_config *const config)
{
    56fc:	b508      	push	{r3, lr}
    56fe:	1c03      	adds	r3, r0, #0
    5700:	1c0a      	adds	r2, r1, #0
	uint8_t group_index = (gpio_pin / 32);

	/* Array of available ports */
	Port *const ports[PORT_INST_NUM] = PORT_INSTS;

	if (port_index < PORT_INST_NUM) {
    5702:	09c1      	lsrs	r1, r0, #7
		return &(ports[port_index]->Group[group_index]);
	} else {
		Assert(false);
		return NULL;
    5704:	2000      	movs	r0, #0
	uint8_t group_index = (gpio_pin / 32);

	/* Array of available ports */
	Port *const ports[PORT_INST_NUM] = PORT_INSTS;

	if (port_index < PORT_INST_NUM) {
    5706:	2900      	cmp	r1, #0
    5708:	d103      	bne.n	5712 <system_pinmux_pin_set_config+0x16>
		return &(ports[port_index]->Group[group_index]);
    570a:	0958      	lsrs	r0, r3, #5
    570c:	01c0      	lsls	r0, r0, #7
    570e:	4904      	ldr	r1, [pc, #16]	; (5720 <system_pinmux_pin_set_config+0x24>)
    5710:	1840      	adds	r0, r0, r1
	PortGroup *const port = system_pinmux_get_group_from_gpio_pin(gpio_pin);
	uint32_t pin_mask = (1UL << (gpio_pin % 32));
    5712:	211f      	movs	r1, #31
    5714:	400b      	ands	r3, r1
    5716:	2101      	movs	r1, #1
    5718:	4099      	lsls	r1, r3

	_system_pinmux_config(port, pin_mask, config);
    571a:	4b02      	ldr	r3, [pc, #8]	; (5724 <system_pinmux_pin_set_config+0x28>)
    571c:	4798      	blx	r3
}
    571e:	bd08      	pop	{r3, pc}
    5720:	41004400 	.word	0x41004400
    5724:	00005671 	.word	0x00005671

00005728 <_system_dummy_init>:
 */
void _system_dummy_init(void);
void _system_dummy_init(void)
{
	return;
}
    5728:	4770      	bx	lr
    572a:	46c0      	nop			; (mov r8, r8)

0000572c <system_init>:
 *  - Board hardware initialization (via the Board module)
 *  - Event system driver initialization (via the EVSYS module)
 *  - External Interrupt driver initialization (via the EXTINT module)
 */
void system_init(void)
{
    572c:	b508      	push	{r3, lr}
	/* Configure GCLK and clock sources according to conf_clocks.h */
	system_clock_init();
    572e:	4b05      	ldr	r3, [pc, #20]	; (5744 <system_init+0x18>)
    5730:	4798      	blx	r3

	/* Initialize board hardware */
	system_board_init();
    5732:	4b05      	ldr	r3, [pc, #20]	; (5748 <system_init+0x1c>)
    5734:	4798      	blx	r3

	/* Initialize EVSYS hardware */
	_system_events_init();
    5736:	4b05      	ldr	r3, [pc, #20]	; (574c <system_init+0x20>)
    5738:	4798      	blx	r3

	/* Initialize External hardware */
	_system_extint_init();
    573a:	4b05      	ldr	r3, [pc, #20]	; (5750 <system_init+0x24>)
    573c:	4798      	blx	r3
	
	/* Initialize DIVAS hardware */
	_system_divas_init();
    573e:	4b05      	ldr	r3, [pc, #20]	; (5754 <system_init+0x28>)
    5740:	4798      	blx	r3
}
    5742:	bd08      	pop	{r3, pc}
    5744:	00005289 	.word	0x00005289
    5748:	000049e5 	.word	0x000049e5
    574c:	00005729 	.word	0x00005729
    5750:	0000125d 	.word	0x0000125d
    5754:	00005729 	.word	0x00005729

00005758 <_tc_get_inst_index>:
 *
 * \return Index of the given TC module instance.
 */
uint8_t _tc_get_inst_index(
		Tc *const hw)
{
    5758:	b570      	push	{r4, r5, r6, lr}
    575a:	b084      	sub	sp, #16
    575c:	1c01      	adds	r1, r0, #0
	/* List of available TC modules. */
	Tc *const tc_modules[TC_INST_NUM] = TC_INSTS;
    575e:	ab01      	add	r3, sp, #4
    5760:	4a0a      	ldr	r2, [pc, #40]	; (578c <_tc_get_inst_index+0x34>)
    5762:	ca70      	ldmia	r2!, {r4, r5, r6}
    5764:	c370      	stmia	r3!, {r4, r5, r6}

	/* Find index for TC instance. */
	for (uint32_t i = 0; i < TC_INST_NUM; i++) {
		if (hw == tc_modules[i]) {
    5766:	9b01      	ldr	r3, [sp, #4]
    5768:	4283      	cmp	r3, r0
    576a:	d00a      	beq.n	5782 <_tc_get_inst_index+0x2a>
    576c:	9c02      	ldr	r4, [sp, #8]
    576e:	4284      	cmp	r4, r0
    5770:	d005      	beq.n	577e <_tc_get_inst_index+0x26>
		}
	}

	/* Invalid data given. */
	Assert(false);
	return 0;
    5772:	2000      	movs	r0, #0
	/* List of available TC modules. */
	Tc *const tc_modules[TC_INST_NUM] = TC_INSTS;

	/* Find index for TC instance. */
	for (uint32_t i = 0; i < TC_INST_NUM; i++) {
		if (hw == tc_modules[i]) {
    5774:	9d03      	ldr	r5, [sp, #12]
    5776:	428d      	cmp	r5, r1
    5778:	d105      	bne.n	5786 <_tc_get_inst_index+0x2e>
{
	/* List of available TC modules. */
	Tc *const tc_modules[TC_INST_NUM] = TC_INSTS;

	/* Find index for TC instance. */
	for (uint32_t i = 0; i < TC_INST_NUM; i++) {
    577a:	2002      	movs	r0, #2
    577c:	e002      	b.n	5784 <_tc_get_inst_index+0x2c>
    577e:	2001      	movs	r0, #1
    5780:	e000      	b.n	5784 <_tc_get_inst_index+0x2c>
    5782:	2000      	movs	r0, #0
		if (hw == tc_modules[i]) {
			return i;
    5784:	b2c0      	uxtb	r0, r0
	}

	/* Invalid data given. */
	Assert(false);
	return 0;
}
    5786:	b004      	add	sp, #16
    5788:	bd70      	pop	{r4, r5, r6, pc}
    578a:	46c0      	nop			; (mov r8, r8)
    578c:	0000f7d8 	.word	0x0000f7d8

00005790 <tc_init>:
 */
enum status_code tc_init(
		struct tc_module *const module_inst,
		Tc *const hw,
		const struct tc_config *const config)
{
    5790:	b5f0      	push	{r4, r5, r6, r7, lr}
    5792:	464f      	mov	r7, r9
    5794:	4646      	mov	r6, r8
    5796:	b4c0      	push	{r6, r7}
    5798:	b087      	sub	sp, #28
    579a:	1c04      	adds	r4, r0, #0
    579c:	1c0d      	adds	r5, r1, #0
    579e:	4690      	mov	r8, r2
	uint8_t ctrlbset_tmp = 0;
	/* Temporary variable to hold all updates to the CTRLC
	 * register before they are written to it */
	uint8_t ctrlc_tmp = 0;
	/* Temporary variable to hold TC instance number */
	uint8_t instance = _tc_get_inst_index(hw);
    57a0:	1c08      	adds	r0, r1, #0
    57a2:	4b90      	ldr	r3, [pc, #576]	; (59e4 <tc_init+0x254>)
    57a4:	4798      	blx	r3
    57a6:	4681      	mov	r9, r0

	/* Array of GLCK ID for different TC instances */
	uint8_t inst_gclk_id[] = TC_INST_GCLK_ID;
    57a8:	4f8f      	ldr	r7, [pc, #572]	; (59e8 <tc_init+0x258>)
    57aa:	1c39      	adds	r1, r7, #0
    57ac:	310c      	adds	r1, #12
    57ae:	a805      	add	r0, sp, #20
    57b0:	2203      	movs	r2, #3
    57b2:	4e8e      	ldr	r6, [pc, #568]	; (59ec <tc_init+0x25c>)
    57b4:	47b0      	blx	r6
	/* Array of PM APBC mask bit position for different TC instances */
	uint16_t inst_pm_apbmask[] = TC_INST_PM_APBCMASK;
    57b6:	1c39      	adds	r1, r7, #0
    57b8:	3110      	adds	r1, #16
    57ba:	a803      	add	r0, sp, #12
    57bc:	2206      	movs	r2, #6
    57be:	47b0      	blx	r6
	struct system_gclk_chan_config gclk_chan_config;

#if TC_ASYNC == true
	/* Initialize parameters */
	for (uint8_t i = 0; i < TC_CALLBACK_N; i++) {
		module_inst->callback[i]        = NULL;
    57c0:	2300      	movs	r3, #0
    57c2:	60a3      	str	r3, [r4, #8]
    57c4:	60e3      	str	r3, [r4, #12]
    57c6:	6123      	str	r3, [r4, #16]
    57c8:	6163      	str	r3, [r4, #20]
	}
	module_inst->register_callback_mask     = 0x00;
    57ca:	7623      	strb	r3, [r4, #24]
	module_inst->enable_callback_mask       = 0x00;
    57cc:	7663      	strb	r3, [r4, #25]

	/* Register this instance for callbacks*/
	_tc_instances[instance] = module_inst;
    57ce:	4648      	mov	r0, r9
    57d0:	0082      	lsls	r2, r0, #2
    57d2:	4b87      	ldr	r3, [pc, #540]	; (59f0 <tc_init+0x260>)
    57d4:	50d4      	str	r4, [r2, r3]
#endif

	/* Associate the given device instance with the hardware module */
	module_inst->hw = hw;
    57d6:	6025      	str	r5, [r4, #0]

	/* Check if odd numbered TC modules are being configured in 32-bit
	 * counter size. Only even numbered counters are allowed to be
	 * configured in 32-bit counter size.
	 */
	if ((config->counter_size == TC_COUNTER_SIZE_32BIT) &&
    57d8:	4641      	mov	r1, r8
    57da:	788b      	ldrb	r3, [r1, #2]
    57dc:	2b08      	cmp	r3, #8
    57de:	d104      	bne.n	57ea <tc_init+0x5a>
			((instance + TC_INSTANCE_OFFSET) & 0x01)) {
		Assert(false);
		return STATUS_ERR_INVALID_ARG;
    57e0:	2017      	movs	r0, #23

	/* Check if odd numbered TC modules are being configured in 32-bit
	 * counter size. Only even numbered counters are allowed to be
	 * configured in 32-bit counter size.
	 */
	if ((config->counter_size == TC_COUNTER_SIZE_32BIT) &&
    57e2:	464a      	mov	r2, r9
    57e4:	07d2      	lsls	r2, r2, #31
    57e6:	d400      	bmi.n	57ea <tc_init+0x5a>
    57e8:	e0f6      	b.n	59d8 <tc_init+0x248>
	}

	/* Make the counter size variable in the module_inst struct reflect
	 * the counter size in the module
	 */
	module_inst->counter_size = config->counter_size;
    57ea:	7123      	strb	r3, [r4, #4]

	if (hw->COUNT8.CTRLA.reg & TC_CTRLA_SWRST) {
    57ec:	882b      	ldrh	r3, [r5, #0]
		/* We are in the middle of a reset. Abort. */
		return STATUS_BUSY;
    57ee:	2005      	movs	r0, #5
	/* Make the counter size variable in the module_inst struct reflect
	 * the counter size in the module
	 */
	module_inst->counter_size = config->counter_size;

	if (hw->COUNT8.CTRLA.reg & TC_CTRLA_SWRST) {
    57f0:	07d9      	lsls	r1, r3, #31
    57f2:	d500      	bpl.n	57f6 <tc_init+0x66>
    57f4:	e0f0      	b.n	59d8 <tc_init+0x248>
		/* We are in the middle of a reset. Abort. */
		return STATUS_BUSY;
	}

	if (hw->COUNT8.STATUS.reg & TC_STATUS_SLAVE) {
    57f6:	7beb      	ldrb	r3, [r5, #15]
		/* Module is used as a slave */
		return STATUS_ERR_DENIED;
    57f8:	201c      	movs	r0, #28
	if (hw->COUNT8.CTRLA.reg & TC_CTRLA_SWRST) {
		/* We are in the middle of a reset. Abort. */
		return STATUS_BUSY;
	}

	if (hw->COUNT8.STATUS.reg & TC_STATUS_SLAVE) {
    57fa:	06da      	lsls	r2, r3, #27
    57fc:	d500      	bpl.n	5800 <tc_init+0x70>
    57fe:	e0eb      	b.n	59d8 <tc_init+0x248>
		/* Module is used as a slave */
		return STATUS_ERR_DENIED;
	}

	if (hw->COUNT8.CTRLA.reg & TC_CTRLA_ENABLE) {
    5800:	882b      	ldrh	r3, [r5, #0]
    5802:	0799      	lsls	r1, r3, #30
    5804:	d500      	bpl.n	5808 <tc_init+0x78>
    5806:	e0e7      	b.n	59d8 <tc_init+0x248>
		/* Module must be disabled before initialization. Abort. */
		return STATUS_ERR_DENIED;
	}

	/* Set up the TC PWM out pin for channel 0 */
	if (config->pwm_channel[0].enabled) {
    5808:	4642      	mov	r2, r8
    580a:	7c13      	ldrb	r3, [r2, #16]
    580c:	2b00      	cmp	r3, #0
    580e:	d00c      	beq.n	582a <tc_init+0x9a>
	Assert(config);

	/* Default configuration values */
	config->mux_position = SYSTEM_PINMUX_GPIO;
	config->direction    = SYSTEM_PINMUX_PIN_DIR_INPUT;
	config->input_pull   = SYSTEM_PINMUX_PIN_PULL_UP;
    5810:	a902      	add	r1, sp, #8
    5812:	2301      	movs	r3, #1
    5814:	708b      	strb	r3, [r1, #2]
	config->powersave    = false;
    5816:	2200      	movs	r2, #0
    5818:	70ca      	strb	r2, [r1, #3]
		system_pinmux_get_config_defaults(&pin_config);
		pin_config.mux_position = config->pwm_channel[0].pin_mux;
    581a:	4640      	mov	r0, r8
    581c:	6980      	ldr	r0, [r0, #24]
    581e:	7008      	strb	r0, [r1, #0]
		pin_config.direction = SYSTEM_PINMUX_PIN_DIR_OUTPUT;
    5820:	704b      	strb	r3, [r1, #1]
		system_pinmux_pin_set_config(
    5822:	4642      	mov	r2, r8
    5824:	7d10      	ldrb	r0, [r2, #20]
    5826:	4b73      	ldr	r3, [pc, #460]	; (59f4 <tc_init+0x264>)
    5828:	4798      	blx	r3
				config->pwm_channel[0].pin_out, &pin_config);
	}

	/* Set up the TC PWM out pin for channel 1 */
	if (config->pwm_channel[1].enabled) {
    582a:	4640      	mov	r0, r8
    582c:	7f03      	ldrb	r3, [r0, #28]
    582e:	2b00      	cmp	r3, #0
    5830:	d00b      	beq.n	584a <tc_init+0xba>
	Assert(config);

	/* Default configuration values */
	config->mux_position = SYSTEM_PINMUX_GPIO;
	config->direction    = SYSTEM_PINMUX_PIN_DIR_INPUT;
	config->input_pull   = SYSTEM_PINMUX_PIN_PULL_UP;
    5832:	a902      	add	r1, sp, #8
    5834:	2301      	movs	r3, #1
    5836:	708b      	strb	r3, [r1, #2]
	config->powersave    = false;
    5838:	2200      	movs	r2, #0
    583a:	70ca      	strb	r2, [r1, #3]
		system_pinmux_get_config_defaults(&pin_config);
		pin_config.mux_position = config->pwm_channel[1].pin_mux;
    583c:	6a42      	ldr	r2, [r0, #36]	; 0x24
    583e:	700a      	strb	r2, [r1, #0]
		pin_config.direction = SYSTEM_PINMUX_PIN_DIR_OUTPUT;
    5840:	704b      	strb	r3, [r1, #1]
		system_pinmux_pin_set_config(
    5842:	6a03      	ldr	r3, [r0, #32]
    5844:	b2d8      	uxtb	r0, r3
    5846:	4b6b      	ldr	r3, [pc, #428]	; (59f4 <tc_init+0x264>)
    5848:	4798      	blx	r3
		case SYSTEM_CLOCK_APB_APBB:
			PM->APBBMASK.reg |= mask;
			break;

		case SYSTEM_CLOCK_APB_APBC:
			PM->APBCMASK.reg |= mask;
    584a:	4b6b      	ldr	r3, [pc, #428]	; (59f8 <tc_init+0x268>)
    584c:	6a19      	ldr	r1, [r3, #32]
				config->pwm_channel[1].pin_out, &pin_config);
	}

	/* Enable the user interface clock in the PM */
	system_apb_clock_set_mask(SYSTEM_CLOCK_APB_APBC,
			inst_pm_apbmask[instance]);
    584e:	4648      	mov	r0, r9
    5850:	0042      	lsls	r2, r0, #1
		system_pinmux_pin_set_config(
				config->pwm_channel[1].pin_out, &pin_config);
	}

	/* Enable the user interface clock in the PM */
	system_apb_clock_set_mask(SYSTEM_CLOCK_APB_APBC,
    5852:	a803      	add	r0, sp, #12
    5854:	5a12      	ldrh	r2, [r2, r0]
    5856:	430a      	orrs	r2, r1
    5858:	621a      	str	r2, [r3, #32]
			inst_pm_apbmask[instance]);

	/* Enable the slave counter if counter_size is 32 bit */
	if ((config->counter_size == TC_COUNTER_SIZE_32BIT))
    585a:	4641      	mov	r1, r8
    585c:	788b      	ldrb	r3, [r1, #2]
    585e:	2b08      	cmp	r3, #8
    5860:	d108      	bne.n	5874 <tc_init+0xe4>
    5862:	4b65      	ldr	r3, [pc, #404]	; (59f8 <tc_init+0x268>)
    5864:	6a1a      	ldr	r2, [r3, #32]
	{
		/* Enable the user interface clock in the PM */
		system_apb_clock_set_mask(SYSTEM_CLOCK_APB_APBC,
				inst_pm_apbmask[instance + 1]);
    5866:	4648      	mov	r0, r9
    5868:	3001      	adds	r0, #1
    586a:	0040      	lsls	r0, r0, #1

	/* Enable the slave counter if counter_size is 32 bit */
	if ((config->counter_size == TC_COUNTER_SIZE_32BIT))
	{
		/* Enable the user interface clock in the PM */
		system_apb_clock_set_mask(SYSTEM_CLOCK_APB_APBC,
    586c:	a903      	add	r1, sp, #12
    586e:	5a41      	ldrh	r1, [r0, r1]
    5870:	430a      	orrs	r2, r1
    5872:	621a      	str	r2, [r3, #32]
				inst_pm_apbmask[instance + 1]);
	}

	/* Setup clock for module */
	system_gclk_chan_get_config_defaults(&gclk_chan_config);
	gclk_chan_config.source_generator = config->clock_source;
    5874:	a901      	add	r1, sp, #4
    5876:	4642      	mov	r2, r8
    5878:	7813      	ldrb	r3, [r2, #0]
    587a:	700b      	strb	r3, [r1, #0]
	system_gclk_chan_set_config(inst_gclk_id[instance], &gclk_chan_config);
    587c:	ab05      	add	r3, sp, #20
    587e:	4648      	mov	r0, r9
    5880:	5c1e      	ldrb	r6, [r3, r0]
    5882:	1c30      	adds	r0, r6, #0
    5884:	4b5d      	ldr	r3, [pc, #372]	; (59fc <tc_init+0x26c>)
    5886:	4798      	blx	r3
	system_gclk_chan_enable(inst_gclk_id[instance]);
    5888:	1c30      	adds	r0, r6, #0
    588a:	4b5d      	ldr	r3, [pc, #372]	; (5a00 <tc_init+0x270>)
    588c:	4798      	blx	r3

	/* Set ctrla register */
	ctrla_tmp =
    588e:	4641      	mov	r1, r8
    5890:	8888      	ldrh	r0, [r1, #4]
    5892:	890b      	ldrh	r3, [r1, #8]
    5894:	4303      	orrs	r3, r0
    5896:	7988      	ldrb	r0, [r1, #6]
    5898:	788a      	ldrb	r2, [r1, #2]
    589a:	4310      	orrs	r0, r2
    589c:	4318      	orrs	r0, r3
			(uint32_t)config->counter_size |
			(uint32_t)config->wave_generation |
			(uint32_t)config->reload_action |
			(uint32_t)config->clock_prescaler;

	if (config->run_in_standby) {
    589e:	784b      	ldrb	r3, [r1, #1]
    58a0:	2b00      	cmp	r3, #0
    58a2:	d002      	beq.n	58aa <tc_init+0x11a>
		ctrla_tmp |= TC_CTRLA_RUNSTDBY;
    58a4:	2380      	movs	r3, #128	; 0x80
    58a6:	011b      	lsls	r3, r3, #4
    58a8:	4318      	orrs	r0, r3
	/* Sanity check arguments */
	Assert(module_inst);
	Assert(module_inst->hw);

	/* Get a pointer to the module's hardware instance */
	TcCount8 *const tc_module = &(module_inst->hw->COUNT8);
    58aa:	6821      	ldr	r1, [r4, #0]

	return (tc_module->STATUS.reg & TC_STATUS_SYNCBUSY);
    58ac:	227f      	movs	r2, #127	; 0x7f
    58ae:	7bcb      	ldrb	r3, [r1, #15]
	}

	/* Write configuration to register */
	while (tc_is_syncing(module_inst)) {
    58b0:	4393      	bics	r3, r2
    58b2:	d1fc      	bne.n	58ae <tc_init+0x11e>
		/* Wait for sync */
	}
	hw->COUNT8.CTRLA.reg = ctrla_tmp;
    58b4:	8028      	strh	r0, [r5, #0]

	/* Set ctrlb register */
	if (config->oneshot) {
    58b6:	4642      	mov	r2, r8
    58b8:	7b50      	ldrb	r0, [r2, #13]
	/* Temporary variable to hold all updates to the CTRLA
	 * register before they are written to it */
	uint16_t ctrla_tmp = 0;
	/* Temporary variable to hold all updates to the CTRLBSET
	 * register before they are written to it */
	uint8_t ctrlbset_tmp = 0;
    58ba:	1e43      	subs	r3, r0, #1
    58bc:	4198      	sbcs	r0, r3
    58be:	0080      	lsls	r0, r0, #2
	/* Set ctrlb register */
	if (config->oneshot) {
		ctrlbset_tmp = TC_CTRLBSET_ONESHOT;
	}

	if (config->count_direction) {
    58c0:	7b93      	ldrb	r3, [r2, #14]
    58c2:	2b00      	cmp	r3, #0
    58c4:	d001      	beq.n	58ca <tc_init+0x13a>
		ctrlbset_tmp |= TC_CTRLBSET_DIR;
    58c6:	2301      	movs	r3, #1
    58c8:	4318      	orrs	r0, r3
	/* Sanity check arguments */
	Assert(module_inst);
	Assert(module_inst->hw);

	/* Get a pointer to the module's hardware instance */
	TcCount8 *const tc_module = &(module_inst->hw->COUNT8);
    58ca:	6821      	ldr	r1, [r4, #0]

	return (tc_module->STATUS.reg & TC_STATUS_SYNCBUSY);
    58cc:	227f      	movs	r2, #127	; 0x7f
    58ce:	7bcb      	ldrb	r3, [r1, #15]
	}

	/* Clear old ctrlb configuration */
	while (tc_is_syncing(module_inst)) {
    58d0:	4393      	bics	r3, r2
    58d2:	d1fc      	bne.n	58ce <tc_init+0x13e>
		/* Wait for sync */
	}
	hw->COUNT8.CTRLBCLR.reg = 0xFF;
    58d4:	23ff      	movs	r3, #255	; 0xff
    58d6:	712b      	strb	r3, [r5, #4]

	/* Check if we actually need to go into a wait state. */
	if (ctrlbset_tmp) {
    58d8:	2800      	cmp	r0, #0
    58da:	d005      	beq.n	58e8 <tc_init+0x158>
	/* Sanity check arguments */
	Assert(module_inst);
	Assert(module_inst->hw);

	/* Get a pointer to the module's hardware instance */
	TcCount8 *const tc_module = &(module_inst->hw->COUNT8);
    58dc:	6821      	ldr	r1, [r4, #0]

	return (tc_module->STATUS.reg & TC_STATUS_SYNCBUSY);
    58de:	227f      	movs	r2, #127	; 0x7f
    58e0:	7bcb      	ldrb	r3, [r1, #15]
		while (tc_is_syncing(module_inst)) {
    58e2:	4393      	bics	r3, r2
    58e4:	d1fc      	bne.n	58e0 <tc_init+0x150>
			/* Wait for sync */
		}
		/* Write configuration to register */
		hw->COUNT8.CTRLBSET.reg = ctrlbset_tmp;
    58e6:	7168      	strb	r0, [r5, #5]
	}

	/* Set ctrlc register*/
	ctrlc_tmp = config->waveform_invert_output;
    58e8:	4643      	mov	r3, r8
    58ea:	7a98      	ldrb	r0, [r3, #10]
	for (uint8_t i = 0; i < NUMBER_OF_COMPARE_CAPTURE_CHANNELS; i++) {
		if (config->enable_capture_on_channel[i] == true) {
    58ec:	7adb      	ldrb	r3, [r3, #11]
    58ee:	2b00      	cmp	r3, #0
    58f0:	d001      	beq.n	58f6 <tc_init+0x166>
			ctrlc_tmp |= (TC_CTRLC_CPTEN(1) << i);
    58f2:	2310      	movs	r3, #16
    58f4:	4318      	orrs	r0, r3
	}

	/* Set ctrlc register*/
	ctrlc_tmp = config->waveform_invert_output;
	for (uint8_t i = 0; i < NUMBER_OF_COMPARE_CAPTURE_CHANNELS; i++) {
		if (config->enable_capture_on_channel[i] == true) {
    58f6:	4641      	mov	r1, r8
    58f8:	7b0b      	ldrb	r3, [r1, #12]
    58fa:	2b00      	cmp	r3, #0
    58fc:	d001      	beq.n	5902 <tc_init+0x172>
			ctrlc_tmp |= (TC_CTRLC_CPTEN(1) << i);
    58fe:	2320      	movs	r3, #32
    5900:	4318      	orrs	r0, r3
	/* Sanity check arguments */
	Assert(module_inst);
	Assert(module_inst->hw);

	/* Get a pointer to the module's hardware instance */
	TcCount8 *const tc_module = &(module_inst->hw->COUNT8);
    5902:	6821      	ldr	r1, [r4, #0]

	return (tc_module->STATUS.reg & TC_STATUS_SYNCBUSY);
    5904:	227f      	movs	r2, #127	; 0x7f
    5906:	7bcb      	ldrb	r3, [r1, #15]
		}
	}

	/* Write configuration to register */
	while (tc_is_syncing(module_inst)) {
    5908:	4393      	bics	r3, r2
    590a:	d1fc      	bne.n	5906 <tc_init+0x176>
		/* Wait for sync */
	}
	hw->COUNT8.CTRLC.reg = ctrlc_tmp;
    590c:	71a8      	strb	r0, [r5, #6]
	/* Sanity check arguments */
	Assert(module_inst);
	Assert(module_inst->hw);

	/* Get a pointer to the module's hardware instance */
	TcCount8 *const tc_module = &(module_inst->hw->COUNT8);
    590e:	6822      	ldr	r2, [r4, #0]

	return (tc_module->STATUS.reg & TC_STATUS_SYNCBUSY);
    5910:	217f      	movs	r1, #127	; 0x7f
    5912:	7bd3      	ldrb	r3, [r2, #15]

	/* Write configuration to register */
	while (tc_is_syncing(module_inst)) {
    5914:	438b      	bics	r3, r1
    5916:	d1fc      	bne.n	5912 <tc_init+0x182>
		/* Wait for sync */
	}

	/* Switch for TC counter size  */
	switch (module_inst->counter_size) {
    5918:	7923      	ldrb	r3, [r4, #4]
    591a:	2b04      	cmp	r3, #4
    591c:	d005      	beq.n	592a <tc_init+0x19a>
    591e:	2b08      	cmp	r3, #8
    5920:	d041      	beq.n	59a6 <tc_init+0x216>

			return STATUS_OK;
	}

	Assert(false);
	return STATUS_ERR_INVALID_ARG;
    5922:	2017      	movs	r0, #23
	while (tc_is_syncing(module_inst)) {
		/* Wait for sync */
	}

	/* Switch for TC counter size  */
	switch (module_inst->counter_size) {
    5924:	2b00      	cmp	r3, #0
    5926:	d157      	bne.n	59d8 <tc_init+0x248>
    5928:	e024      	b.n	5974 <tc_init+0x1e4>
    592a:	217f      	movs	r1, #127	; 0x7f
    592c:	7bd3      	ldrb	r3, [r2, #15]
		case TC_COUNTER_SIZE_8BIT:
			while (tc_is_syncing(module_inst)) {
    592e:	438b      	bics	r3, r1
    5930:	d1fc      	bne.n	592c <tc_init+0x19c>
				/* Wait for sync */
			}

			hw->COUNT8.COUNT.reg =
					config->counter_8_bit.value;
    5932:	2328      	movs	r3, #40	; 0x28
    5934:	4642      	mov	r2, r8
    5936:	5cd3      	ldrb	r3, [r2, r3]
		case TC_COUNTER_SIZE_8BIT:
			while (tc_is_syncing(module_inst)) {
				/* Wait for sync */
			}

			hw->COUNT8.COUNT.reg =
    5938:	742b      	strb	r3, [r5, #16]
	/* Sanity check arguments */
	Assert(module_inst);
	Assert(module_inst->hw);

	/* Get a pointer to the module's hardware instance */
	TcCount8 *const tc_module = &(module_inst->hw->COUNT8);
    593a:	6821      	ldr	r1, [r4, #0]

	return (tc_module->STATUS.reg & TC_STATUS_SYNCBUSY);
    593c:	227f      	movs	r2, #127	; 0x7f
    593e:	7bcb      	ldrb	r3, [r1, #15]
					config->counter_8_bit.value;


			while (tc_is_syncing(module_inst)) {
    5940:	4393      	bics	r3, r2
    5942:	d1fc      	bne.n	593e <tc_init+0x1ae>
				/* Wait for sync */
			}

			hw->COUNT8.PER.reg =
					config->counter_8_bit.period;
    5944:	2329      	movs	r3, #41	; 0x29
    5946:	4640      	mov	r0, r8
    5948:	5cc3      	ldrb	r3, [r0, r3]

			while (tc_is_syncing(module_inst)) {
				/* Wait for sync */
			}

			hw->COUNT8.PER.reg =
    594a:	752b      	strb	r3, [r5, #20]
	/* Sanity check arguments */
	Assert(module_inst);
	Assert(module_inst->hw);

	/* Get a pointer to the module's hardware instance */
	TcCount8 *const tc_module = &(module_inst->hw->COUNT8);
    594c:	6821      	ldr	r1, [r4, #0]

	return (tc_module->STATUS.reg & TC_STATUS_SYNCBUSY);
    594e:	227f      	movs	r2, #127	; 0x7f
    5950:	7bcb      	ldrb	r3, [r1, #15]
					config->counter_8_bit.period;

			while (tc_is_syncing(module_inst)) {
    5952:	4393      	bics	r3, r2
    5954:	d1fc      	bne.n	5950 <tc_init+0x1c0>
				/* Wait for sync */
			}

			hw->COUNT8.CC[0].reg =
					config->counter_8_bit.compare_capture_channel[0];
    5956:	232a      	movs	r3, #42	; 0x2a
    5958:	4641      	mov	r1, r8
    595a:	5ccb      	ldrb	r3, [r1, r3]

			while (tc_is_syncing(module_inst)) {
				/* Wait for sync */
			}

			hw->COUNT8.CC[0].reg =
    595c:	762b      	strb	r3, [r5, #24]
	/* Sanity check arguments */
	Assert(module_inst);
	Assert(module_inst->hw);

	/* Get a pointer to the module's hardware instance */
	TcCount8 *const tc_module = &(module_inst->hw->COUNT8);
    595e:	6821      	ldr	r1, [r4, #0]

	return (tc_module->STATUS.reg & TC_STATUS_SYNCBUSY);
    5960:	227f      	movs	r2, #127	; 0x7f
    5962:	7bcb      	ldrb	r3, [r1, #15]
					config->counter_8_bit.compare_capture_channel[0];

			while (tc_is_syncing(module_inst)) {
    5964:	4393      	bics	r3, r2
    5966:	d1fc      	bne.n	5962 <tc_init+0x1d2>
				/* Wait for sync */
			}

			hw->COUNT8.CC[1].reg =
					config->counter_8_bit.compare_capture_channel[1];
    5968:	232b      	movs	r3, #43	; 0x2b
    596a:	4642      	mov	r2, r8
    596c:	5cd3      	ldrb	r3, [r2, r3]

			while (tc_is_syncing(module_inst)) {
				/* Wait for sync */
			}

			hw->COUNT8.CC[1].reg =
    596e:	766b      	strb	r3, [r5, #25]
					config->counter_8_bit.compare_capture_channel[1];

			return STATUS_OK;
    5970:	2000      	movs	r0, #0
    5972:	e031      	b.n	59d8 <tc_init+0x248>
    5974:	217f      	movs	r1, #127	; 0x7f
    5976:	7bd3      	ldrb	r3, [r2, #15]

		case TC_COUNTER_SIZE_16BIT:
			while (tc_is_syncing(module_inst)) {
    5978:	438b      	bics	r3, r1
    597a:	d1fc      	bne.n	5976 <tc_init+0x1e6>
				/* Wait for sync */
			}

			hw->COUNT16.COUNT.reg
				= config->counter_16_bit.value;
    597c:	4640      	mov	r0, r8
    597e:	8d03      	ldrh	r3, [r0, #40]	; 0x28
    5980:	822b      	strh	r3, [r5, #16]
	/* Sanity check arguments */
	Assert(module_inst);
	Assert(module_inst->hw);

	/* Get a pointer to the module's hardware instance */
	TcCount8 *const tc_module = &(module_inst->hw->COUNT8);
    5982:	6821      	ldr	r1, [r4, #0]

	return (tc_module->STATUS.reg & TC_STATUS_SYNCBUSY);
    5984:	227f      	movs	r2, #127	; 0x7f
    5986:	7bcb      	ldrb	r3, [r1, #15]

			while (tc_is_syncing(module_inst)) {
    5988:	4393      	bics	r3, r2
    598a:	d1fc      	bne.n	5986 <tc_init+0x1f6>
				/* Wait for sync */
			}

			hw->COUNT16.CC[0].reg =
					config->counter_16_bit.compare_capture_channel[0];
    598c:	4641      	mov	r1, r8
    598e:	8d4b      	ldrh	r3, [r1, #42]	; 0x2a

			while (tc_is_syncing(module_inst)) {
				/* Wait for sync */
			}

			hw->COUNT16.CC[0].reg =
    5990:	832b      	strh	r3, [r5, #24]
	/* Sanity check arguments */
	Assert(module_inst);
	Assert(module_inst->hw);

	/* Get a pointer to the module's hardware instance */
	TcCount8 *const tc_module = &(module_inst->hw->COUNT8);
    5992:	6821      	ldr	r1, [r4, #0]

	return (tc_module->STATUS.reg & TC_STATUS_SYNCBUSY);
    5994:	227f      	movs	r2, #127	; 0x7f
    5996:	7bcb      	ldrb	r3, [r1, #15]
					config->counter_16_bit.compare_capture_channel[0];

			while (tc_is_syncing(module_inst)) {
    5998:	4393      	bics	r3, r2
    599a:	d1fc      	bne.n	5996 <tc_init+0x206>
				/* Wait for sync */
			}

			hw->COUNT16.CC[1].reg =
					config->counter_16_bit.compare_capture_channel[1];
    599c:	4642      	mov	r2, r8
    599e:	8d93      	ldrh	r3, [r2, #44]	; 0x2c

			while (tc_is_syncing(module_inst)) {
				/* Wait for sync */
			}

			hw->COUNT16.CC[1].reg =
    59a0:	836b      	strh	r3, [r5, #26]
					config->counter_16_bit.compare_capture_channel[1];

			return STATUS_OK;
    59a2:	2000      	movs	r0, #0
    59a4:	e018      	b.n	59d8 <tc_init+0x248>
    59a6:	217f      	movs	r1, #127	; 0x7f
    59a8:	7bd3      	ldrb	r3, [r2, #15]

		case TC_COUNTER_SIZE_32BIT:
			while (tc_is_syncing(module_inst)) {
    59aa:	438b      	bics	r3, r1
    59ac:	d1fc      	bne.n	59a8 <tc_init+0x218>
				/* Wait for sync */
			}

			hw->COUNT32.COUNT.reg
				= config->counter_32_bit.value;
    59ae:	4643      	mov	r3, r8
    59b0:	6a9b      	ldr	r3, [r3, #40]	; 0x28
    59b2:	612b      	str	r3, [r5, #16]
	/* Sanity check arguments */
	Assert(module_inst);
	Assert(module_inst->hw);

	/* Get a pointer to the module's hardware instance */
	TcCount8 *const tc_module = &(module_inst->hw->COUNT8);
    59b4:	6821      	ldr	r1, [r4, #0]

	return (tc_module->STATUS.reg & TC_STATUS_SYNCBUSY);
    59b6:	227f      	movs	r2, #127	; 0x7f
    59b8:	7bcb      	ldrb	r3, [r1, #15]

			while (tc_is_syncing(module_inst)) {
    59ba:	4393      	bics	r3, r2
    59bc:	d1fc      	bne.n	59b8 <tc_init+0x228>
				/* Wait for sync */
			}

			hw->COUNT32.CC[0].reg =
    59be:	4640      	mov	r0, r8
    59c0:	6ac0      	ldr	r0, [r0, #44]	; 0x2c
    59c2:	61a8      	str	r0, [r5, #24]
	/* Sanity check arguments */
	Assert(module_inst);
	Assert(module_inst->hw);

	/* Get a pointer to the module's hardware instance */
	TcCount8 *const tc_module = &(module_inst->hw->COUNT8);
    59c4:	6821      	ldr	r1, [r4, #0]

	return (tc_module->STATUS.reg & TC_STATUS_SYNCBUSY);
    59c6:	227f      	movs	r2, #127	; 0x7f
    59c8:	7bcb      	ldrb	r3, [r1, #15]
					config->counter_32_bit.compare_capture_channel[0];

			while (tc_is_syncing(module_inst)) {
    59ca:	4393      	bics	r3, r2
    59cc:	d1fc      	bne.n	59c8 <tc_init+0x238>
				/* Wait for sync */
			}

			hw->COUNT32.CC[1].reg =
					config->counter_32_bit.compare_capture_channel[1];
    59ce:	4641      	mov	r1, r8
    59d0:	6b0b      	ldr	r3, [r1, #48]	; 0x30

			while (tc_is_syncing(module_inst)) {
				/* Wait for sync */
			}

			hw->COUNT32.CC[1].reg =
    59d2:	61eb      	str	r3, [r5, #28]
					config->counter_32_bit.compare_capture_channel[1];

			return STATUS_OK;
    59d4:	2000      	movs	r0, #0
    59d6:	e7ff      	b.n	59d8 <tc_init+0x248>
	}

	Assert(false);
	return STATUS_ERR_INVALID_ARG;
}
    59d8:	b007      	add	sp, #28
    59da:	bc0c      	pop	{r2, r3}
    59dc:	4690      	mov	r8, r2
    59de:	4699      	mov	r9, r3
    59e0:	bdf0      	pop	{r4, r5, r6, r7, pc}
    59e2:	46c0      	nop			; (mov r8, r8)
    59e4:	00005759 	.word	0x00005759
    59e8:	0000f7d8 	.word	0x0000f7d8
    59ec:	000069b1 	.word	0x000069b1
    59f0:	20002fe0 	.word	0x20002fe0
    59f4:	000056fd 	.word	0x000056fd
    59f8:	40000400 	.word	0x40000400
    59fc:	00005621 	.word	0x00005621
    5a00:	00005595 	.word	0x00005595

00005a04 <tc_get_count_value>:
	/* Sanity check arguments */
	Assert(module_inst);
	Assert(module_inst->hw);

	/* Get a pointer to the module's hardware instance */
	Tc *const tc_module = module_inst->hw;
    5a04:	6802      	ldr	r2, [r0, #0]
    5a06:	217f      	movs	r1, #127	; 0x7f
    5a08:	7bd3      	ldrb	r3, [r2, #15]

	while (tc_is_syncing(module_inst)) {
    5a0a:	438b      	bics	r3, r1
    5a0c:	d1fc      	bne.n	5a08 <tc_get_count_value+0x4>
		/* Wait for sync */
	}

	/* Read from based on the TC counter size */
	switch (module_inst->counter_size) {
    5a0e:	7903      	ldrb	r3, [r0, #4]
    5a10:	2b04      	cmp	r3, #4
    5a12:	d005      	beq.n	5a20 <tc_get_count_value+0x1c>
    5a14:	2b08      	cmp	r3, #8
    5a16:	d009      	beq.n	5a2c <tc_get_count_value+0x28>
		case TC_COUNTER_SIZE_32BIT:
			return tc_module->COUNT32.COUNT.reg;
	}

	Assert(false);
	return 0;
    5a18:	2000      	movs	r0, #0
	while (tc_is_syncing(module_inst)) {
		/* Wait for sync */
	}

	/* Read from based on the TC counter size */
	switch (module_inst->counter_size) {
    5a1a:	2b00      	cmp	r3, #0
    5a1c:	d108      	bne.n	5a30 <tc_get_count_value+0x2c>
    5a1e:	e002      	b.n	5a26 <tc_get_count_value+0x22>
		case TC_COUNTER_SIZE_8BIT:
			return (uint32_t)tc_module->COUNT8.COUNT.reg;
    5a20:	7c10      	ldrb	r0, [r2, #16]
    5a22:	b2c0      	uxtb	r0, r0
    5a24:	e004      	b.n	5a30 <tc_get_count_value+0x2c>

		case TC_COUNTER_SIZE_16BIT:
			return (uint32_t)tc_module->COUNT16.COUNT.reg;
    5a26:	8a10      	ldrh	r0, [r2, #16]
    5a28:	b280      	uxth	r0, r0
    5a2a:	e001      	b.n	5a30 <tc_get_count_value+0x2c>

		case TC_COUNTER_SIZE_32BIT:
			return tc_module->COUNT32.COUNT.reg;
    5a2c:	6910      	ldr	r0, [r2, #16]
    5a2e:	e7ff      	b.n	5a30 <tc_get_count_value+0x2c>
	}

	Assert(false);
	return 0;
}
    5a30:	4770      	bx	lr
    5a32:	46c0      	nop			; (mov r8, r8)

00005a34 <tc_register_callback>:
	/* Sanity check arguments */
	Assert(module);
	Assert(callback_func);

	/* Register callback function */
	module->callback[callback_type] = callback_func;
    5a34:	1c93      	adds	r3, r2, #2
    5a36:	009b      	lsls	r3, r3, #2
    5a38:	5019      	str	r1, [r3, r0]

	/* Set the bit corresponding to the callback_type */
	if (callback_type == TC_CALLBACK_CC_CHANNEL0) {
    5a3a:	2a02      	cmp	r2, #2
    5a3c:	d104      	bne.n	5a48 <tc_register_callback+0x14>
		module->register_callback_mask |= TC_INTFLAG_MC(1);
    5a3e:	7e02      	ldrb	r2, [r0, #24]
    5a40:	2310      	movs	r3, #16
    5a42:	4313      	orrs	r3, r2
    5a44:	7603      	strb	r3, [r0, #24]
    5a46:	e00c      	b.n	5a62 <tc_register_callback+0x2e>
	}
	else if (callback_type == TC_CALLBACK_CC_CHANNEL1) {
    5a48:	2a03      	cmp	r2, #3
    5a4a:	d104      	bne.n	5a56 <tc_register_callback+0x22>
		module->register_callback_mask |= TC_INTFLAG_MC(2);
    5a4c:	7e02      	ldrb	r2, [r0, #24]
    5a4e:	2320      	movs	r3, #32
    5a50:	4313      	orrs	r3, r2
    5a52:	7603      	strb	r3, [r0, #24]
    5a54:	e005      	b.n	5a62 <tc_register_callback+0x2e>
	}
	else {
		module->register_callback_mask |= (1 << callback_type);
    5a56:	2301      	movs	r3, #1
    5a58:	4093      	lsls	r3, r2
    5a5a:	1c1a      	adds	r2, r3, #0
    5a5c:	7e03      	ldrb	r3, [r0, #24]
    5a5e:	431a      	orrs	r2, r3
    5a60:	7602      	strb	r2, [r0, #24]
	}
	return STATUS_OK;
}
    5a62:	2000      	movs	r0, #0
    5a64:	4770      	bx	lr
    5a66:	46c0      	nop			; (mov r8, r8)

00005a68 <_tc_interrupt_handler>:
 * \param[in]  instance  ID of the TC instance calling the interrupt
 *                       handler.
 */
void _tc_interrupt_handler(
		uint8_t instance)
{
    5a68:	b538      	push	{r3, r4, r5, lr}
	/* Temporary variable */
	uint8_t interrupt_and_callback_status_mask;

	/* Get device instance from the look-up table */
	struct tc_module *module
    5a6a:	0080      	lsls	r0, r0, #2
    5a6c:	4b14      	ldr	r3, [pc, #80]	; (5ac0 <_tc_interrupt_handler+0x58>)
    5a6e:	58c4      	ldr	r4, [r0, r3]
			= (struct tc_module *)_tc_instances[instance];

	/* Read and mask interrupt flag register */
	interrupt_and_callback_status_mask = module->hw->COUNT8.INTFLAG.reg &
    5a70:	6822      	ldr	r2, [r4, #0]
    5a72:	7b95      	ldrb	r5, [r2, #14]
    5a74:	7e23      	ldrb	r3, [r4, #24]
    5a76:	401d      	ands	r5, r3
    5a78:	7e63      	ldrb	r3, [r4, #25]
    5a7a:	401d      	ands	r5, r3
			module->register_callback_mask &
			module->enable_callback_mask;

	/* Check if an Overflow interrupt has occurred */
	if (interrupt_and_callback_status_mask & TC_INTFLAG_OVF) {
    5a7c:	07eb      	lsls	r3, r5, #31
    5a7e:	d505      	bpl.n	5a8c <_tc_interrupt_handler+0x24>
		/* Invoke registered and enabled callback function */
		(module->callback[TC_CALLBACK_OVERFLOW])(module);
    5a80:	1c20      	adds	r0, r4, #0
    5a82:	68a2      	ldr	r2, [r4, #8]
    5a84:	4790      	blx	r2
		/* Clear interrupt flag */
		module->hw->COUNT8.INTFLAG.reg = TC_INTFLAG_OVF;
    5a86:	2301      	movs	r3, #1
    5a88:	6822      	ldr	r2, [r4, #0]
    5a8a:	7393      	strb	r3, [r2, #14]
	}

	/* Check if an Error interrupt has occurred */
	if (interrupt_and_callback_status_mask & TC_INTFLAG_ERR) {
    5a8c:	07ab      	lsls	r3, r5, #30
    5a8e:	d505      	bpl.n	5a9c <_tc_interrupt_handler+0x34>
		/* Invoke registered and enabled callback function */
		(module->callback[TC_CALLBACK_ERROR])(module);
    5a90:	1c20      	adds	r0, r4, #0
    5a92:	68e2      	ldr	r2, [r4, #12]
    5a94:	4790      	blx	r2
		/* Clear interrupt flag */
		module->hw->COUNT8.INTFLAG.reg = TC_INTFLAG_ERR;
    5a96:	2302      	movs	r3, #2
    5a98:	6822      	ldr	r2, [r4, #0]
    5a9a:	7393      	strb	r3, [r2, #14]
	}

	/* Check if an Match/Capture Channel 0 interrupt has occurred */
	if (interrupt_and_callback_status_mask & TC_INTFLAG_MC(1)) {
    5a9c:	06eb      	lsls	r3, r5, #27
    5a9e:	d505      	bpl.n	5aac <_tc_interrupt_handler+0x44>
		/* Invoke registered and enabled callback function */
		(module->callback[TC_CALLBACK_CC_CHANNEL0])(module);
    5aa0:	1c20      	adds	r0, r4, #0
    5aa2:	6922      	ldr	r2, [r4, #16]
    5aa4:	4790      	blx	r2
		/* Clear interrupt flag */
		module->hw->COUNT8.INTFLAG.reg = TC_INTFLAG_MC(1);
    5aa6:	2310      	movs	r3, #16
    5aa8:	6822      	ldr	r2, [r4, #0]
    5aaa:	7393      	strb	r3, [r2, #14]
	}

	/* Check if an Match/Capture Channel 1 interrupt has occurred */
	if (interrupt_and_callback_status_mask & TC_INTFLAG_MC(2)) {
    5aac:	06ab      	lsls	r3, r5, #26
    5aae:	d505      	bpl.n	5abc <_tc_interrupt_handler+0x54>
		/* Invoke registered and enabled callback function */
		(module->callback[TC_CALLBACK_CC_CHANNEL1])(module);
    5ab0:	1c20      	adds	r0, r4, #0
    5ab2:	6962      	ldr	r2, [r4, #20]
    5ab4:	4790      	blx	r2
		/* Clear interrupt flag */
		module->hw->COUNT8.INTFLAG.reg = TC_INTFLAG_MC(2);
    5ab6:	6823      	ldr	r3, [r4, #0]
    5ab8:	2220      	movs	r2, #32
    5aba:	739a      	strb	r2, [r3, #14]
	}
}
    5abc:	bd38      	pop	{r3, r4, r5, pc}
    5abe:	46c0      	nop			; (mov r8, r8)
    5ac0:	20002fe0 	.word	0x20002fe0

00005ac4 <TC3_Handler>:
		void TC##n##_Handler(void) \
		{ \
			_tc_interrupt_handler(m); \
		}

MRECURSION(TC_INST_NUM, _TC_INTERRUPT_HANDLER, TC_INST_MAX_ID)
    5ac4:	b508      	push	{r3, lr}
    5ac6:	2000      	movs	r0, #0
    5ac8:	4b01      	ldr	r3, [pc, #4]	; (5ad0 <TC3_Handler+0xc>)
    5aca:	4798      	blx	r3
    5acc:	bd08      	pop	{r3, pc}
    5ace:	46c0      	nop			; (mov r8, r8)
    5ad0:	00005a69 	.word	0x00005a69

00005ad4 <TC4_Handler>:
    5ad4:	b508      	push	{r3, lr}
    5ad6:	2001      	movs	r0, #1
    5ad8:	4b01      	ldr	r3, [pc, #4]	; (5ae0 <TC4_Handler+0xc>)
    5ada:	4798      	blx	r3
    5adc:	bd08      	pop	{r3, pc}
    5ade:	46c0      	nop			; (mov r8, r8)
    5ae0:	00005a69 	.word	0x00005a69

00005ae4 <TC5_Handler>:
    5ae4:	b508      	push	{r3, lr}
    5ae6:	2002      	movs	r0, #2
    5ae8:	4b01      	ldr	r3, [pc, #4]	; (5af0 <TC5_Handler+0xc>)
    5aea:	4798      	blx	r3
    5aec:	bd08      	pop	{r3, pc}
    5aee:	46c0      	nop			; (mov r8, r8)
    5af0:	00005a69 	.word	0x00005a69

00005af4 <_eeprom_emulator_update_page_mapping>:

/**
 * \brief Creates a map in SRAM to translate logical EEPROM pages to physical FLASH pages
 */
static void _eeprom_emulator_update_page_mapping(void)
{
    5af4:	b5f0      	push	{r4, r5, r6, r7, lr}
	/* Scan through all physical pages, to map physical and logical pages */
	for (uint16_t c = 0; c < _eeprom_instance.physical_pages; c++) {
    5af6:	4b25      	ldr	r3, [pc, #148]	; (5b8c <_eeprom_emulator_update_page_mapping+0x98>)
    5af8:	8918      	ldrh	r0, [r3, #8]
    5afa:	2800      	cmp	r0, #0
    5afc:	d03a      	beq.n	5b74 <_eeprom_emulator_update_page_mapping+0x80>
		/* Read in the logical page stored in the current physical page */
		uint16_t logical_page = _eeprom_instance.flash[c].header.logical_page;

		/* If the logical page number is valid, add it to the mapping */
		if ((logical_page != EEPROM_INVALID_PAGE_NUMBER) &&
				(logical_page < _eeprom_instance.logical_pages)) {
    5afe:	7a9f      	ldrb	r7, [r3, #10]
    5b00:	685a      	ldr	r2, [r3, #4]
    5b02:	2300      	movs	r3, #0
 */
static void _eeprom_emulator_update_page_mapping(void)
{
	/* Scan through all physical pages, to map physical and logical pages */
	for (uint16_t c = 0; c < _eeprom_instance.physical_pages; c++) {
		if (c == EEPROM_MASTER_PAGE_NUMBER) {
    5b04:	1e45      	subs	r5, r0, #1
		uint16_t logical_page = _eeprom_instance.flash[c].header.logical_page;

		/* If the logical page number is valid, add it to the mapping */
		if ((logical_page != EEPROM_INVALID_PAGE_NUMBER) &&
				(logical_page < _eeprom_instance.logical_pages)) {
			_eeprom_instance.page_map[logical_page] = c;
    5b06:	4e21      	ldr	r6, [pc, #132]	; (5b8c <_eeprom_emulator_update_page_mapping+0x98>)
 */
static void _eeprom_emulator_update_page_mapping(void)
{
	/* Scan through all physical pages, to map physical and logical pages */
	for (uint16_t c = 0; c < _eeprom_instance.physical_pages; c++) {
		if (c == EEPROM_MASTER_PAGE_NUMBER) {
    5b08:	42ab      	cmp	r3, r5
    5b0a:	d006      	beq.n	5b1a <_eeprom_emulator_update_page_mapping+0x26>
			continue;
		}

		/* Read in the logical page stored in the current physical page */
		uint16_t logical_page = _eeprom_instance.flash[c].header.logical_page;
    5b0c:	7811      	ldrb	r1, [r2, #0]

		/* If the logical page number is valid, add it to the mapping */
		if ((logical_page != EEPROM_INVALID_PAGE_NUMBER) &&
    5b0e:	29ff      	cmp	r1, #255	; 0xff
    5b10:	d003      	beq.n	5b1a <_eeprom_emulator_update_page_mapping+0x26>
    5b12:	42b9      	cmp	r1, r7
    5b14:	d201      	bcs.n	5b1a <_eeprom_emulator_update_page_mapping+0x26>
				(logical_page < _eeprom_instance.logical_pages)) {
			_eeprom_instance.page_map[logical_page] = c;
    5b16:	1871      	adds	r1, r6, r1
    5b18:	72cb      	strb	r3, [r1, #11]
    5b1a:	3301      	adds	r3, #1
    5b1c:	3240      	adds	r2, #64	; 0x40
 * \brief Creates a map in SRAM to translate logical EEPROM pages to physical FLASH pages
 */
static void _eeprom_emulator_update_page_mapping(void)
{
	/* Scan through all physical pages, to map physical and logical pages */
	for (uint16_t c = 0; c < _eeprom_instance.physical_pages; c++) {
    5b1e:	b299      	uxth	r1, r3
    5b20:	4288      	cmp	r0, r1
    5b22:	d8f1      	bhi.n	5b08 <_eeprom_emulator_update_page_mapping+0x14>
		}
	}

	/* Use an invalid page number as the spare row until a valid one has been
	 * found */
	_eeprom_instance.spare_row = EEPROM_INVALID_ROW_NUMBER;
    5b24:	213f      	movs	r1, #63	; 0x3f
    5b26:	2387      	movs	r3, #135	; 0x87
    5b28:	4a18      	ldr	r2, [pc, #96]	; (5b8c <_eeprom_emulator_update_page_mapping+0x98>)
    5b2a:	54d1      	strb	r1, [r2, r3]

	/* Scan through all physical rows, to find an erased row to use as the
	 * spare */
	for (uint16_t c = 0; c < (_eeprom_instance.physical_pages / NVMCTRL_ROW_PAGES); c++) {
    5b2c:	0886      	lsrs	r6, r0, #2
    5b2e:	d02c      	beq.n	5b8a <_eeprom_emulator_update_page_mapping+0x96>

			if (physical_page == EEPROM_MASTER_PAGE_NUMBER) {
				continue;
			}

			if (_eeprom_instance.flash[physical_page].header.logical_page !=
    5b30:	6854      	ldr	r4, [r2, #4]
	 * found */
	_eeprom_instance.spare_row = EEPROM_INVALID_ROW_NUMBER;

	/* Scan through all physical rows, to find an erased row to use as the
	 * spare */
	for (uint16_t c = 0; c < (_eeprom_instance.physical_pages / NVMCTRL_ROW_PAGES); c++) {
    5b32:	2100      	movs	r1, #0

			if (physical_page == EEPROM_MASTER_PAGE_NUMBER) {
				continue;
			}

			if (_eeprom_instance.flash[physical_page].header.logical_page !=
    5b34:	2300      	movs	r3, #0
    5b36:	2501      	movs	r5, #1

		/* Look through pages within the row to see if they are all erased */
		for (uint8_t c2 = 0; c2 < NVMCTRL_ROW_PAGES; c2++) {
			uint16_t physical_page = (c * NVMCTRL_ROW_PAGES) + c2;

			if (physical_page == EEPROM_MASTER_PAGE_NUMBER) {
    5b38:	3801      	subs	r0, #1
    5b3a:	2700      	movs	r7, #0
    5b3c:	46ac      	mov	ip, r5
    5b3e:	e001      	b.n	5b44 <_eeprom_emulator_update_page_mapping+0x50>
    5b40:	1c3b      	adds	r3, r7, #0
    5b42:	4665      	mov	r5, ip
	for (uint16_t c = 0; c < (_eeprom_instance.physical_pages / NVMCTRL_ROW_PAGES); c++) {
		bool spare_row_found = true;

		/* Look through pages within the row to see if they are all erased */
		for (uint8_t c2 = 0; c2 < NVMCTRL_ROW_PAGES; c2++) {
			uint16_t physical_page = (c * NVMCTRL_ROW_PAGES) + c2;
    5b44:	008a      	lsls	r2, r1, #2
    5b46:	189a      	adds	r2, r3, r2
    5b48:	b292      	uxth	r2, r2

			if (physical_page == EEPROM_MASTER_PAGE_NUMBER) {
    5b4a:	4282      	cmp	r2, r0
    5b4c:	d003      	beq.n	5b56 <_eeprom_emulator_update_page_mapping+0x62>
				continue;
			}

			if (_eeprom_instance.flash[physical_page].header.logical_page !=
    5b4e:	0192      	lsls	r2, r2, #6
    5b50:	5d12      	ldrb	r2, [r2, r4]
    5b52:	2aff      	cmp	r2, #255	; 0xff
    5b54:	d113      	bne.n	5b7e <_eeprom_emulator_update_page_mapping+0x8a>
	 * spare */
	for (uint16_t c = 0; c < (_eeprom_instance.physical_pages / NVMCTRL_ROW_PAGES); c++) {
		bool spare_row_found = true;

		/* Look through pages within the row to see if they are all erased */
		for (uint8_t c2 = 0; c2 < NVMCTRL_ROW_PAGES; c2++) {
    5b56:	3301      	adds	r3, #1
    5b58:	b2db      	uxtb	r3, r3
    5b5a:	2b03      	cmp	r3, #3
    5b5c:	d9f2      	bls.n	5b44 <_eeprom_emulator_update_page_mapping+0x50>
				spare_row_found = false;
			}
		}

		/* If we've now found the spare row, store it and abort the search */
		if (spare_row_found == true) {
    5b5e:	2d00      	cmp	r5, #0
    5b60:	d003      	beq.n	5b6a <_eeprom_emulator_update_page_mapping+0x76>
			_eeprom_instance.spare_row = c;
    5b62:	2387      	movs	r3, #135	; 0x87
    5b64:	4a09      	ldr	r2, [pc, #36]	; (5b8c <_eeprom_emulator_update_page_mapping+0x98>)
    5b66:	54d1      	strb	r1, [r2, r3]
			break;
    5b68:	e00f      	b.n	5b8a <_eeprom_emulator_update_page_mapping+0x96>
	 * found */
	_eeprom_instance.spare_row = EEPROM_INVALID_ROW_NUMBER;

	/* Scan through all physical rows, to find an erased row to use as the
	 * spare */
	for (uint16_t c = 0; c < (_eeprom_instance.physical_pages / NVMCTRL_ROW_PAGES); c++) {
    5b6a:	3101      	adds	r1, #1
    5b6c:	b289      	uxth	r1, r1
    5b6e:	42b1      	cmp	r1, r6
    5b70:	d3e6      	bcc.n	5b40 <_eeprom_emulator_update_page_mapping+0x4c>
    5b72:	e00a      	b.n	5b8a <_eeprom_emulator_update_page_mapping+0x96>
		}
	}

	/* Use an invalid page number as the spare row until a valid one has been
	 * found */
	_eeprom_instance.spare_row = EEPROM_INVALID_ROW_NUMBER;
    5b74:	213f      	movs	r1, #63	; 0x3f
    5b76:	2387      	movs	r3, #135	; 0x87
    5b78:	4a04      	ldr	r2, [pc, #16]	; (5b8c <_eeprom_emulator_update_page_mapping+0x98>)
    5b7a:	54d1      	strb	r1, [r2, r3]
    5b7c:	e005      	b.n	5b8a <_eeprom_emulator_update_page_mapping+0x96>
	 * spare */
	for (uint16_t c = 0; c < (_eeprom_instance.physical_pages / NVMCTRL_ROW_PAGES); c++) {
		bool spare_row_found = true;

		/* Look through pages within the row to see if they are all erased */
		for (uint8_t c2 = 0; c2 < NVMCTRL_ROW_PAGES; c2++) {
    5b7e:	3301      	adds	r3, #1
    5b80:	b2db      	uxtb	r3, r3
				continue;
			}

			if (_eeprom_instance.flash[physical_page].header.logical_page !=
					EEPROM_INVALID_PAGE_NUMBER) {
				spare_row_found = false;
    5b82:	1c3d      	adds	r5, r7, #0
	 * spare */
	for (uint16_t c = 0; c < (_eeprom_instance.physical_pages / NVMCTRL_ROW_PAGES); c++) {
		bool spare_row_found = true;

		/* Look through pages within the row to see if they are all erased */
		for (uint8_t c2 = 0; c2 < NVMCTRL_ROW_PAGES; c2++) {
    5b84:	2b03      	cmp	r3, #3
    5b86:	d9dd      	bls.n	5b44 <_eeprom_emulator_update_page_mapping+0x50>
    5b88:	e7ef      	b.n	5b6a <_eeprom_emulator_update_page_mapping+0x76>
		if (spare_row_found == true) {
			_eeprom_instance.spare_row = c;
			break;
		}
	}
}
    5b8a:	bdf0      	pop	{r4, r5, r6, r7, pc}
    5b8c:	20000224 	.word	0x20000224

00005b90 <_eeprom_emulator_nvm_read_page>:
 *  \param[out] data           Destination buffer to fill with the read data
 */
static void _eeprom_emulator_nvm_read_page(
		const uint16_t physical_page,
		void* const data)
{
    5b90:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
    5b92:	1c0f      	adds	r7, r1, #0
	enum status_code error_code = STATUS_OK;

	do {
		error_code = nvm_read_buffer(
				(uint32_t)&_eeprom_instance.flash[physical_page],
    5b94:	0186      	lsls	r6, r0, #6
    5b96:	4d05      	ldr	r5, [pc, #20]	; (5bac <_eeprom_emulator_nvm_read_page+0x1c>)
		void* const data)
{
	enum status_code error_code = STATUS_OK;

	do {
		error_code = nvm_read_buffer(
    5b98:	4c05      	ldr	r4, [pc, #20]	; (5bb0 <_eeprom_emulator_nvm_read_page+0x20>)
				(uint32_t)&_eeprom_instance.flash[physical_page],
    5b9a:	686b      	ldr	r3, [r5, #4]
    5b9c:	1998      	adds	r0, r3, r6
		void* const data)
{
	enum status_code error_code = STATUS_OK;

	do {
		error_code = nvm_read_buffer(
    5b9e:	1c39      	adds	r1, r7, #0
    5ba0:	2240      	movs	r2, #64	; 0x40
    5ba2:	47a0      	blx	r4
				(uint32_t)&_eeprom_instance.flash[physical_page],
				(uint8_t*)data,
				NVMCTRL_PAGE_SIZE);
	} while (error_code == STATUS_BUSY);
    5ba4:	2805      	cmp	r0, #5
    5ba6:	d0f8      	beq.n	5b9a <_eeprom_emulator_nvm_read_page+0xa>
}
    5ba8:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
    5baa:	46c0      	nop			; (mov r8, r8)
    5bac:	20000224 	.word	0x20000224
    5bb0:	00003d6d 	.word	0x00003d6d

00005bb4 <_eeprom_emulator_nvm_erase_row>:
 *
 *  \param[in] row  Physical row in EEPROM space to erase
 */
static void _eeprom_emulator_nvm_erase_row(
		const uint8_t row)
{
    5bb4:	b570      	push	{r4, r5, r6, lr}
	enum status_code error_code = STATUS_OK;

	do {
		error_code = nvm_erase_row(
				(uint32_t)&_eeprom_instance.flash[row * NVMCTRL_ROW_PAGES]);
    5bb6:	0206      	lsls	r6, r0, #8
    5bb8:	4d03      	ldr	r5, [pc, #12]	; (5bc8 <_eeprom_emulator_nvm_erase_row+0x14>)
		const uint8_t row)
{
	enum status_code error_code = STATUS_OK;

	do {
		error_code = nvm_erase_row(
    5bba:	4c04      	ldr	r4, [pc, #16]	; (5bcc <_eeprom_emulator_nvm_erase_row+0x18>)
				(uint32_t)&_eeprom_instance.flash[row * NVMCTRL_ROW_PAGES]);
    5bbc:	686b      	ldr	r3, [r5, #4]
    5bbe:	1998      	adds	r0, r3, r6
		const uint8_t row)
{
	enum status_code error_code = STATUS_OK;

	do {
		error_code = nvm_erase_row(
    5bc0:	47a0      	blx	r4
				(uint32_t)&_eeprom_instance.flash[row * NVMCTRL_ROW_PAGES]);
	} while (error_code == STATUS_BUSY);
    5bc2:	2805      	cmp	r0, #5
    5bc4:	d0fa      	beq.n	5bbc <_eeprom_emulator_nvm_erase_row+0x8>
}
    5bc6:	bd70      	pop	{r4, r5, r6, pc}
    5bc8:	20000224 	.word	0x20000224
    5bcc:	00003ddd 	.word	0x00003ddd

00005bd0 <_eeprom_emulator_nvm_fill_cache>:
 *  \param[in] data           Data to write to the physical memory page
 */
static void _eeprom_emulator_nvm_fill_cache(
		const uint16_t physical_page,
		const void* const data)
{
    5bd0:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
    5bd2:	1c0f      	adds	r7, r1, #0
	enum status_code error_code = STATUS_OK;

	do {
		error_code = nvm_write_buffer(
				(uint32_t)&_eeprom_instance.flash[physical_page],
    5bd4:	0186      	lsls	r6, r0, #6
    5bd6:	4d05      	ldr	r5, [pc, #20]	; (5bec <_eeprom_emulator_nvm_fill_cache+0x1c>)
		const void* const data)
{
	enum status_code error_code = STATUS_OK;

	do {
		error_code = nvm_write_buffer(
    5bd8:	4c05      	ldr	r4, [pc, #20]	; (5bf0 <_eeprom_emulator_nvm_fill_cache+0x20>)
				(uint32_t)&_eeprom_instance.flash[physical_page],
    5bda:	686b      	ldr	r3, [r5, #4]
    5bdc:	1998      	adds	r0, r3, r6
		const void* const data)
{
	enum status_code error_code = STATUS_OK;

	do {
		error_code = nvm_write_buffer(
    5bde:	1c39      	adds	r1, r7, #0
    5be0:	2240      	movs	r2, #64	; 0x40
    5be2:	47a0      	blx	r4
				(uint32_t)&_eeprom_instance.flash[physical_page],
				(uint8_t*)data,
				NVMCTRL_PAGE_SIZE);
	} while (error_code == STATUS_BUSY);
    5be4:	2805      	cmp	r0, #5
    5be6:	d0f8      	beq.n	5bda <_eeprom_emulator_nvm_fill_cache+0xa>
}
    5be8:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
    5bea:	46c0      	nop			; (mov r8, r8)
    5bec:	20000224 	.word	0x20000224
    5bf0:	00003ce1 	.word	0x00003ce1

00005bf4 <_eeprom_emulator_nvm_commit_cache>:
 *
 *  \param[in] physical_page  Physical page in EEPROM space to commit
 */
static void _eeprom_emulator_nvm_commit_cache(
		const uint16_t physical_page)
{
    5bf4:	b570      	push	{r4, r5, r6, lr}
	enum status_code error_code = STATUS_OK;

	do {
		error_code = nvm_execute_command(
				NVM_COMMAND_WRITE_PAGE,
				(uint32_t)&_eeprom_instance.flash[physical_page], 0);
    5bf6:	0186      	lsls	r6, r0, #6
    5bf8:	4d04      	ldr	r5, [pc, #16]	; (5c0c <_eeprom_emulator_nvm_commit_cache+0x18>)
		const uint16_t physical_page)
{
	enum status_code error_code = STATUS_OK;

	do {
		error_code = nvm_execute_command(
    5bfa:	4c05      	ldr	r4, [pc, #20]	; (5c10 <_eeprom_emulator_nvm_commit_cache+0x1c>)
				NVM_COMMAND_WRITE_PAGE,
				(uint32_t)&_eeprom_instance.flash[physical_page], 0);
    5bfc:	686b      	ldr	r3, [r5, #4]
    5bfe:	1999      	adds	r1, r3, r6
		const uint16_t physical_page)
{
	enum status_code error_code = STATUS_OK;

	do {
		error_code = nvm_execute_command(
    5c00:	2004      	movs	r0, #4
    5c02:	2200      	movs	r2, #0
    5c04:	47a0      	blx	r4
				NVM_COMMAND_WRITE_PAGE,
				(uint32_t)&_eeprom_instance.flash[physical_page], 0);
	} while (error_code == STATUS_BUSY);
    5c06:	2805      	cmp	r0, #5
    5c08:	d0f8      	beq.n	5bfc <_eeprom_emulator_nvm_commit_cache+0x8>
}
    5c0a:	bd70      	pop	{r4, r5, r6, pc}
    5c0c:	20000224 	.word	0x20000224
    5c10:	00003c5d 	.word	0x00003c5d

00005c14 <eeprom_emulator_init>:
 *                                formatted
 * \retval STATUS_ERR_IO          EEPROM data is incompatible with this version
 *                                or scheme of the EEPROM emulator
 */
enum status_code eeprom_emulator_init(void)
{
    5c14:	b530      	push	{r4, r5, lr}
    5c16:	b099      	sub	sp, #100	; 0x64
{
	/* Sanity check the parameters */
	Assert(config);

	/* Write the default configuration for the NVM configuration */
	config->sleep_power_mode  = NVM_SLEEP_POWER_MODE_WAKEONACCESS;
    5c18:	ab16      	add	r3, sp, #88	; 0x58
    5c1a:	2200      	movs	r2, #0
    5c1c:	701a      	strb	r2, [r3, #0]
	config->manual_page_write = false;
	config->wait_states       = NVMCTRL->CTRLB.bit.RWS;
    5c1e:	492e      	ldr	r1, [pc, #184]	; (5cd8 <eeprom_emulator_init+0xc4>)
    5c20:	6849      	ldr	r1, [r1, #4]
    5c22:	06c9      	lsls	r1, r1, #27
    5c24:	0f09      	lsrs	r1, r1, #28
    5c26:	7099      	strb	r1, [r3, #2]
	config->disable_cache     = false;
    5c28:	70da      	strb	r2, [r3, #3]
	config->cache_readmode    = NVM_CACHE_READMODE_NO_MISS_PENALTY;
    5c2a:	711a      	strb	r2, [r3, #4]

	/* Retrieve the NVM controller configuration - enable manual page writing
	 * mode so that the emulator has exclusive control over page writes to
	 * allow for caching */
	nvm_get_config_defaults(&config);
	config.manual_page_write = true;
    5c2c:	2201      	movs	r2, #1
    5c2e:	705a      	strb	r2, [r3, #1]

	/* Apply new NVM configuration */
	do {
		error_code = nvm_set_config(&config);
    5c30:	4c2a      	ldr	r4, [pc, #168]	; (5cdc <eeprom_emulator_init+0xc8>)
    5c32:	a816      	add	r0, sp, #88	; 0x58
    5c34:	47a0      	blx	r4
	} while (error_code == STATUS_BUSY);
    5c36:	2805      	cmp	r0, #5
    5c38:	d0fb      	beq.n	5c32 <eeprom_emulator_init+0x1e>

	/* Get the NVM controller configuration parameters */
	nvm_get_parameters(&parameters);
    5c3a:	a813      	add	r0, sp, #76	; 0x4c
    5c3c:	4b28      	ldr	r3, [pc, #160]	; (5ce0 <eeprom_emulator_init+0xcc>)
    5c3e:	4798      	blx	r3

	/* Ensure the device fuses are configured for at least one master page row,
	 * one user EEPROM data row and one spare row */
	if (parameters.eeprom_number_of_pages < (3 * NVMCTRL_ROW_PAGES)) {
    5c40:	9b14      	ldr	r3, [sp, #80]	; 0x50
		return STATUS_ERR_NO_MEMORY;
    5c42:	2016      	movs	r0, #22
	/* Get the NVM controller configuration parameters */
	nvm_get_parameters(&parameters);

	/* Ensure the device fuses are configured for at least one master page row,
	 * one user EEPROM data row and one spare row */
	if (parameters.eeprom_number_of_pages < (3 * NVMCTRL_ROW_PAGES)) {
    5c44:	2b0b      	cmp	r3, #11
    5c46:	d944      	bls.n	5cd2 <eeprom_emulator_init+0xbe>
	/* Configure the EEPROM instance physical and logical number of pages:
	 *  - One row is reserved for the master page
	 *  - One row is reserved for the spare row
	 *  - Two logical pages can be stored in one physical row
	 */
	_eeprom_instance.physical_pages =
    5c48:	4c26      	ldr	r4, [pc, #152]	; (5ce4 <eeprom_emulator_init+0xd0>)
    5c4a:	8123      	strh	r3, [r4, #8]
			parameters.eeprom_number_of_pages;
	_eeprom_instance.logical_pages  =
			(parameters.eeprom_number_of_pages - (2 * NVMCTRL_ROW_PAGES)) / 2;
    5c4c:	1c1a      	adds	r2, r3, #0
    5c4e:	3a08      	subs	r2, #8
    5c50:	0852      	lsrs	r2, r2, #1
	 *  - One row is reserved for the spare row
	 *  - Two logical pages can be stored in one physical row
	 */
	_eeprom_instance.physical_pages =
			parameters.eeprom_number_of_pages;
	_eeprom_instance.logical_pages  =
    5c52:	72a2      	strb	r2, [r4, #10]

	/* Configure the EEPROM instance starting physical address in FLASH and
	 * pre-compute the index of the first page in FLASH used for EEPROM */
	_eeprom_instance.flash =
			(void*)(FLASH_SIZE -
			((uint32_t)_eeprom_instance.physical_pages * NVMCTRL_PAGE_SIZE));
    5c54:	041b      	lsls	r3, r3, #16
			(parameters.eeprom_number_of_pages - (2 * NVMCTRL_ROW_PAGES)) / 2;

	/* Configure the EEPROM instance starting physical address in FLASH and
	 * pre-compute the index of the first page in FLASH used for EEPROM */
	_eeprom_instance.flash =
			(void*)(FLASH_SIZE -
    5c56:	0a9b      	lsrs	r3, r3, #10
    5c58:	425b      	negs	r3, r3
    5c5a:	2080      	movs	r0, #128	; 0x80
    5c5c:	02c0      	lsls	r0, r0, #11
    5c5e:	181b      	adds	r3, r3, r0
	_eeprom_instance.logical_pages  =
			(parameters.eeprom_number_of_pages - (2 * NVMCTRL_ROW_PAGES)) / 2;

	/* Configure the EEPROM instance starting physical address in FLASH and
	 * pre-compute the index of the first page in FLASH used for EEPROM */
	_eeprom_instance.flash =
    5c60:	6063      	str	r3, [r4, #4]
			(void*)(FLASH_SIZE -
			((uint32_t)_eeprom_instance.physical_pages * NVMCTRL_PAGE_SIZE));

	/* Clear EEPROM page write cache on initialization */
	_eeprom_instance.cache_active = false;
    5c62:	2200      	movs	r2, #0
    5c64:	23c8      	movs	r3, #200	; 0xc8
    5c66:	54e2      	strb	r2, [r4, r3]

	/* Scan physical memory and re-create logical to physical page mapping
	 * table to locate logical pages of EEPROM data in physical FLASH */
	_eeprom_emulator_update_page_mapping();
    5c68:	4b1f      	ldr	r3, [pc, #124]	; (5ce8 <eeprom_emulator_init+0xd4>)
    5c6a:	4798      	blx	r3

	/* Could not find spare row - abort as the memory appears to be corrupt */
	if (_eeprom_instance.spare_row == EEPROM_INVALID_ROW_NUMBER) {
    5c6c:	2387      	movs	r3, #135	; 0x87
    5c6e:	5ce3      	ldrb	r3, [r4, r3]
		return STATUS_ERR_BAD_FORMAT;
    5c70:	201a      	movs	r0, #26
	/* Scan physical memory and re-create logical to physical page mapping
	 * table to locate logical pages of EEPROM data in physical FLASH */
	_eeprom_emulator_update_page_mapping();

	/* Could not find spare row - abort as the memory appears to be corrupt */
	if (_eeprom_instance.spare_row == EEPROM_INVALID_ROW_NUMBER) {
    5c72:	2b3f      	cmp	r3, #63	; 0x3f
    5c74:	d02d      	beq.n	5cd2 <eeprom_emulator_init+0xbe>
 * \retval STATUS_ERR_IO          Master page indicates the data is incompatible
 *                                with this version of the EEPROM emulator
 */
static enum status_code _eeprom_emulator_verify_master_page(void)
{
	const uint32_t magic_key[] = EEPROM_MAGIC_KEY;
    5c76:	466b      	mov	r3, sp
    5c78:	4a1c      	ldr	r2, [pc, #112]	; (5cec <eeprom_emulator_init+0xd8>)
    5c7a:	ca31      	ldmia	r2!, {r0, r4, r5}
    5c7c:	c331      	stmia	r3!, {r0, r4, r5}
	struct _eeprom_master_page master_page;

	/* Copy the master page to the RAM buffer so that it can be inspected */
	_eeprom_emulator_nvm_read_page(EEPROM_MASTER_PAGE_NUMBER, &master_page);
    5c7e:	4b19      	ldr	r3, [pc, #100]	; (5ce4 <eeprom_emulator_init+0xd0>)
    5c80:	8918      	ldrh	r0, [r3, #8]
    5c82:	3801      	subs	r0, #1
    5c84:	b280      	uxth	r0, r0
    5c86:	a903      	add	r1, sp, #12
    5c88:	4b19      	ldr	r3, [pc, #100]	; (5cf0 <eeprom_emulator_init+0xdc>)
    5c8a:	4798      	blx	r3

	/* Verify magic key is correct in the master page header */
	for (uint8_t c = 0; c < EEPROM_MAGIC_KEY_COUNT; c++) {
		if (master_page.magic_key[c] != magic_key[c]) {
    5c8c:	9a03      	ldr	r2, [sp, #12]
    5c8e:	9b00      	ldr	r3, [sp, #0]
    5c90:	429a      	cmp	r2, r3
    5c92:	d119      	bne.n	5cc8 <eeprom_emulator_init+0xb4>
    5c94:	9c04      	ldr	r4, [sp, #16]
    5c96:	9d01      	ldr	r5, [sp, #4]
    5c98:	42ac      	cmp	r4, r5
    5c9a:	d117      	bne.n	5ccc <eeprom_emulator_init+0xb8>
    5c9c:	9805      	ldr	r0, [sp, #20]
    5c9e:	9a02      	ldr	r2, [sp, #8]
    5ca0:	4290      	cmp	r0, r2
    5ca2:	d115      	bne.n	5cd0 <eeprom_emulator_init+0xbc>
			return STATUS_ERR_BAD_FORMAT;
		}
	}

	/* Verify emulator ID in header to ensure the same scheme is used */
	if (master_page.emulator_id   != EEPROM_EMULATOR_ID) {
    5ca4:	ab03      	add	r3, sp, #12
    5ca6:	7bdb      	ldrb	r3, [r3, #15]
		return STATUS_ERR_IO;
    5ca8:	2010      	movs	r0, #16
			return STATUS_ERR_BAD_FORMAT;
		}
	}

	/* Verify emulator ID in header to ensure the same scheme is used */
	if (master_page.emulator_id   != EEPROM_EMULATOR_ID) {
    5caa:	2b01      	cmp	r3, #1
    5cac:	d111      	bne.n	5cd2 <eeprom_emulator_init+0xbe>
		return STATUS_ERR_IO;
	}

	/* Verify major version in header to ensure the same version is used */
	if (master_page.major_version != EEPROM_MAJOR_VERSION) {
    5cae:	ab03      	add	r3, sp, #12
    5cb0:	7b1b      	ldrb	r3, [r3, #12]
    5cb2:	2b01      	cmp	r3, #1
    5cb4:	d10d      	bne.n	5cd2 <eeprom_emulator_init+0xbe>
		return STATUS_ERR_IO;
	}

	/* Verify minor version in header to ensure the same version is used */
	if (master_page.minor_version != EEPROM_MINOR_VERSION) {
    5cb6:	ab03      	add	r3, sp, #12
    5cb8:	7b5b      	ldrb	r3, [r3, #13]
    5cba:	2b00      	cmp	r3, #0
    5cbc:	d109      	bne.n	5cd2 <eeprom_emulator_init+0xbe>
	if (error_code != STATUS_OK) {
		return error_code;
	}

	/* Mark initialization as complete */
	_eeprom_instance.initialized = true;
    5cbe:	2201      	movs	r2, #1
    5cc0:	4b08      	ldr	r3, [pc, #32]	; (5ce4 <eeprom_emulator_init+0xd0>)
    5cc2:	701a      	strb	r2, [r3, #0]

	return error_code;
    5cc4:	2000      	movs	r0, #0
    5cc6:	e004      	b.n	5cd2 <eeprom_emulator_init+0xbe>
	_eeprom_emulator_nvm_read_page(EEPROM_MASTER_PAGE_NUMBER, &master_page);

	/* Verify magic key is correct in the master page header */
	for (uint8_t c = 0; c < EEPROM_MAGIC_KEY_COUNT; c++) {
		if (master_page.magic_key[c] != magic_key[c]) {
			return STATUS_ERR_BAD_FORMAT;
    5cc8:	201a      	movs	r0, #26
    5cca:	e002      	b.n	5cd2 <eeprom_emulator_init+0xbe>
    5ccc:	201a      	movs	r0, #26
    5cce:	e000      	b.n	5cd2 <eeprom_emulator_init+0xbe>
    5cd0:	201a      	movs	r0, #26

	/* Mark initialization as complete */
	_eeprom_instance.initialized = true;

	return error_code;
}
    5cd2:	b019      	add	sp, #100	; 0x64
    5cd4:	bd30      	pop	{r4, r5, pc}
    5cd6:	46c0      	nop			; (mov r8, r8)
    5cd8:	41004000 	.word	0x41004000
    5cdc:	00003bd9 	.word	0x00003bd9
    5ce0:	00003e25 	.word	0x00003e25
    5ce4:	20000224 	.word	0x20000224
    5ce8:	00005af5 	.word	0x00005af5
    5cec:	0000f7f0 	.word	0x0000f7f0
    5cf0:	00005b91 	.word	0x00005b91

00005cf4 <eeprom_emulator_erase_memory>:
 *
 * Erases and re-initializes the emulated EEPROM memory space, destroying any
 * existing data.
 */
void eeprom_emulator_erase_memory(void)
{
    5cf4:	b570      	push	{r4, r5, r6, lr}
    5cf6:	b094      	sub	sp, #80	; 0x50
static void _eeprom_emulator_format_memory(void)
{
	uint16_t logical_page = 0;

	/* Set row 0 as the spare row */
	_eeprom_instance.spare_row = 0;
    5cf8:	4c2e      	ldr	r4, [pc, #184]	; (5db4 <eeprom_emulator_erase_memory+0xc0>)
    5cfa:	2200      	movs	r2, #0
    5cfc:	2387      	movs	r3, #135	; 0x87
    5cfe:	54e2      	strb	r2, [r4, r3]
	_eeprom_emulator_nvm_erase_row(_eeprom_instance.spare_row);
    5d00:	2000      	movs	r0, #0
    5d02:	4b2d      	ldr	r3, [pc, #180]	; (5db8 <eeprom_emulator_erase_memory+0xc4>)
    5d04:	4798      	blx	r3

	for (uint16_t physical_page = NVMCTRL_ROW_PAGES;
			physical_page < _eeprom_instance.physical_pages; physical_page++) {
    5d06:	8925      	ldrh	r5, [r4, #8]

	/* Set row 0 as the spare row */
	_eeprom_instance.spare_row = 0;
	_eeprom_emulator_nvm_erase_row(_eeprom_instance.spare_row);

	for (uint16_t physical_page = NVMCTRL_ROW_PAGES;
    5d08:	2d04      	cmp	r5, #4
    5d0a:	d924      	bls.n	5d56 <eeprom_emulator_erase_memory+0x62>
/**
 * \brief Initializes the emulated EEPROM memory, destroying the current contents.
 */
static void _eeprom_emulator_format_memory(void)
{
	uint16_t logical_page = 0;
    5d0c:	2600      	movs	r6, #0

	/* Set row 0 as the spare row */
	_eeprom_instance.spare_row = 0;
	_eeprom_emulator_nvm_erase_row(_eeprom_instance.spare_row);

	for (uint16_t physical_page = NVMCTRL_ROW_PAGES;
    5d0e:	2404      	movs	r4, #4
			physical_page < _eeprom_instance.physical_pages; physical_page++) {

		if (physical_page == EEPROM_MASTER_PAGE_NUMBER) {
    5d10:	3d01      	subs	r5, #1
    5d12:	42ac      	cmp	r4, r5
    5d14:	d019      	beq.n	5d4a <eeprom_emulator_erase_memory+0x56>
			continue;
		}

		/* If we are at the first page in a new row, erase the entire row */
		if ((physical_page % NVMCTRL_ROW_PAGES) == 0) {
    5d16:	2303      	movs	r3, #3
    5d18:	4023      	ands	r3, r4
    5d1a:	d104      	bne.n	5d26 <eeprom_emulator_erase_memory+0x32>
			_eeprom_emulator_nvm_erase_row(physical_page / NVMCTRL_ROW_PAGES);
    5d1c:	08a0      	lsrs	r0, r4, #2
    5d1e:	b2c0      	uxtb	r0, r0
    5d20:	4b25      	ldr	r3, [pc, #148]	; (5db8 <eeprom_emulator_erase_memory+0xc4>)
    5d22:	4798      	blx	r3
    5d24:	e001      	b.n	5d2a <eeprom_emulator_erase_memory+0x36>
		}

		/* Two logical pages are stored in each physical row; program in a
		 * pair of initialized but blank set of emulated EEPROM pages */
		if ((physical_page % NVMCTRL_ROW_PAGES) < 2) {
    5d26:	2b01      	cmp	r3, #1
    5d28:	d80f      	bhi.n	5d4a <eeprom_emulator_erase_memory+0x56>
			/* Make a buffer to hold the initialized EEPROM page */
			struct _eeprom_page data;
			memset(&data, 0xFF, sizeof(data));
    5d2a:	ad04      	add	r5, sp, #16
    5d2c:	1c28      	adds	r0, r5, #0
    5d2e:	21ff      	movs	r1, #255	; 0xff
    5d30:	2240      	movs	r2, #64	; 0x40
    5d32:	4b22      	ldr	r3, [pc, #136]	; (5dbc <eeprom_emulator_erase_memory+0xc8>)
    5d34:	4798      	blx	r3

			/* Set up the new EEPROM row's header */
			data.header.logical_page = logical_page;
    5d36:	702e      	strb	r6, [r5, #0]

			/* Write the page out to physical memory */
			_eeprom_emulator_nvm_fill_cache(physical_page, &data);
    5d38:	1c20      	adds	r0, r4, #0
    5d3a:	1c29      	adds	r1, r5, #0
    5d3c:	4b20      	ldr	r3, [pc, #128]	; (5dc0 <eeprom_emulator_erase_memory+0xcc>)
    5d3e:	4798      	blx	r3
			_eeprom_emulator_nvm_commit_cache(physical_page);
    5d40:	1c20      	adds	r0, r4, #0
    5d42:	4920      	ldr	r1, [pc, #128]	; (5dc4 <eeprom_emulator_erase_memory+0xd0>)
    5d44:	4788      	blx	r1

			/* Increment the logical EEPROM page address now that the current
			 * address' page has been initialized */
			logical_page++;
    5d46:	3601      	adds	r6, #1
    5d48:	b2b6      	uxth	r6, r6
	/* Set row 0 as the spare row */
	_eeprom_instance.spare_row = 0;
	_eeprom_emulator_nvm_erase_row(_eeprom_instance.spare_row);

	for (uint16_t physical_page = NVMCTRL_ROW_PAGES;
			physical_page < _eeprom_instance.physical_pages; physical_page++) {
    5d4a:	3401      	adds	r4, #1
    5d4c:	b2a4      	uxth	r4, r4
    5d4e:	4b19      	ldr	r3, [pc, #100]	; (5db4 <eeprom_emulator_erase_memory+0xc0>)
    5d50:	891d      	ldrh	r5, [r3, #8]

	/* Set row 0 as the spare row */
	_eeprom_instance.spare_row = 0;
	_eeprom_emulator_nvm_erase_row(_eeprom_instance.spare_row);

	for (uint16_t physical_page = NVMCTRL_ROW_PAGES;
    5d52:	42a5      	cmp	r5, r4
    5d54:	d8dc      	bhi.n	5d10 <eeprom_emulator_erase_memory+0x1c>
 * Creates a new master page in emulated EEPROM, giving information on the
 * emulator used to store the EEPROM data.
 */
static void _eeprom_emulator_create_master_page(void)
{
	const uint32_t magic_key[] = EEPROM_MAGIC_KEY;
    5d56:	ae01      	add	r6, sp, #4
    5d58:	4b1b      	ldr	r3, [pc, #108]	; (5dc8 <eeprom_emulator_erase_memory+0xd4>)
    5d5a:	1c32      	adds	r2, r6, #0
    5d5c:	cb13      	ldmia	r3!, {r0, r1, r4}
    5d5e:	c213      	stmia	r2!, {r0, r1, r4}

	struct _eeprom_master_page master_page;
	memset(&master_page, 0xFF, sizeof(master_page));
    5d60:	ac04      	add	r4, sp, #16
    5d62:	1c20      	adds	r0, r4, #0
    5d64:	21ff      	movs	r1, #255	; 0xff
    5d66:	223d      	movs	r2, #61	; 0x3d
    5d68:	4b14      	ldr	r3, [pc, #80]	; (5dbc <eeprom_emulator_erase_memory+0xc8>)
    5d6a:	4798      	blx	r3

	/* Fill out the magic key header to indicate an initialized master page */
	for (uint8_t c = 0; c < EEPROM_MAGIC_KEY_COUNT; c++) {
		master_page.magic_key[c] = magic_key[c];
    5d6c:	9b01      	ldr	r3, [sp, #4]
    5d6e:	9304      	str	r3, [sp, #16]
    5d70:	6870      	ldr	r0, [r6, #4]
    5d72:	6060      	str	r0, [r4, #4]
    5d74:	68b6      	ldr	r6, [r6, #8]
    5d76:	60a6      	str	r6, [r4, #8]
	}

	/* Update master header with version information of this emulator */
	master_page.emulator_id   = EEPROM_EMULATOR_ID;
    5d78:	2301      	movs	r3, #1
    5d7a:	73e3      	strb	r3, [r4, #15]
	master_page.major_version = EEPROM_MAJOR_VERSION;
    5d7c:	7323      	strb	r3, [r4, #12]
	master_page.minor_version = EEPROM_MINOR_VERSION;
    5d7e:	2300      	movs	r3, #0
    5d80:	7363      	strb	r3, [r4, #13]
	master_page.revision      = EEPROM_REVISION;
    5d82:	73a3      	strb	r3, [r4, #14]

	_eeprom_emulator_nvm_erase_row(
			EEPROM_MASTER_PAGE_NUMBER / NVMCTRL_ROW_PAGES);
    5d84:	3d01      	subs	r5, #1
    5d86:	17e8      	asrs	r0, r5, #31
    5d88:	0f80      	lsrs	r0, r0, #30
    5d8a:	1945      	adds	r5, r0, r5
    5d8c:	10a8      	asrs	r0, r5, #2
	master_page.emulator_id   = EEPROM_EMULATOR_ID;
	master_page.major_version = EEPROM_MAJOR_VERSION;
	master_page.minor_version = EEPROM_MINOR_VERSION;
	master_page.revision      = EEPROM_REVISION;

	_eeprom_emulator_nvm_erase_row(
    5d8e:	b2c0      	uxtb	r0, r0
    5d90:	4b09      	ldr	r3, [pc, #36]	; (5db8 <eeprom_emulator_erase_memory+0xc4>)
    5d92:	4798      	blx	r3
			EEPROM_MASTER_PAGE_NUMBER / NVMCTRL_ROW_PAGES);

	/* Write the new master page data to physical memory */
	_eeprom_emulator_nvm_fill_cache(EEPROM_MASTER_PAGE_NUMBER, &master_page);
    5d94:	4d07      	ldr	r5, [pc, #28]	; (5db4 <eeprom_emulator_erase_memory+0xc0>)
    5d96:	8928      	ldrh	r0, [r5, #8]
    5d98:	3801      	subs	r0, #1
    5d9a:	b280      	uxth	r0, r0
    5d9c:	1c21      	adds	r1, r4, #0
    5d9e:	4b08      	ldr	r3, [pc, #32]	; (5dc0 <eeprom_emulator_erase_memory+0xcc>)
    5da0:	4798      	blx	r3
	_eeprom_emulator_nvm_commit_cache(EEPROM_MASTER_PAGE_NUMBER);
    5da2:	8928      	ldrh	r0, [r5, #8]
    5da4:	3801      	subs	r0, #1
    5da6:	b280      	uxth	r0, r0
    5da8:	4b06      	ldr	r3, [pc, #24]	; (5dc4 <eeprom_emulator_erase_memory+0xd0>)
    5daa:	4798      	blx	r3

	/* Write EEPROM emulation master block */
	_eeprom_emulator_create_master_page();

	/* Map the newly created EEPROM memory block */
	_eeprom_emulator_update_page_mapping();
    5dac:	4b07      	ldr	r3, [pc, #28]	; (5dcc <eeprom_emulator_erase_memory+0xd8>)
    5dae:	4798      	blx	r3
}
    5db0:	b014      	add	sp, #80	; 0x50
    5db2:	bd70      	pop	{r4, r5, r6, pc}
    5db4:	20000224 	.word	0x20000224
    5db8:	00005bb5 	.word	0x00005bb5
    5dbc:	000069c3 	.word	0x000069c3
    5dc0:	00005bd1 	.word	0x00005bd1
    5dc4:	00005bf5 	.word	0x00005bf5
    5dc8:	0000f7f0 	.word	0x0000f7f0
    5dcc:	00005af5 	.word	0x00005af5

00005dd0 <eeprom_emulator_read_page>:
 *                                      EEPROM memory space was supplied
 */
enum status_code eeprom_emulator_read_page(
		const uint8_t logical_page,
		uint8_t *const data)
{
    5dd0:	b510      	push	{r4, lr}
    5dd2:	b090      	sub	sp, #64	; 0x40
    5dd4:	1c0c      	adds	r4, r1, #0
	/* Ensure the emulated EEPROM has been initialized first */
	if (_eeprom_instance.initialized == false) {
    5dd6:	4b15      	ldr	r3, [pc, #84]	; (5e2c <eeprom_emulator_read_page+0x5c>)
    5dd8:	781a      	ldrb	r2, [r3, #0]
		return STATUS_ERR_NOT_INITIALIZED;
    5dda:	231f      	movs	r3, #31
enum status_code eeprom_emulator_read_page(
		const uint8_t logical_page,
		uint8_t *const data)
{
	/* Ensure the emulated EEPROM has been initialized first */
	if (_eeprom_instance.initialized == false) {
    5ddc:	2a00      	cmp	r2, #0
    5dde:	d021      	beq.n	5e24 <eeprom_emulator_read_page+0x54>
		return STATUS_ERR_NOT_INITIALIZED;
	}

	/* Make sure the read address is within the allowable address space */
	if (logical_page >= _eeprom_instance.logical_pages) {
    5de0:	4b12      	ldr	r3, [pc, #72]	; (5e2c <eeprom_emulator_read_page+0x5c>)
    5de2:	7a9a      	ldrb	r2, [r3, #10]
		return STATUS_ERR_BAD_ADDRESS;
    5de4:	2318      	movs	r3, #24
	if (_eeprom_instance.initialized == false) {
		return STATUS_ERR_NOT_INITIALIZED;
	}

	/* Make sure the read address is within the allowable address space */
	if (logical_page >= _eeprom_instance.logical_pages) {
    5de6:	4282      	cmp	r2, r0
    5de8:	d91c      	bls.n	5e24 <eeprom_emulator_read_page+0x54>
		return STATUS_ERR_BAD_ADDRESS;
	}

	/* Check if the page to read is currently cached (and potentially out of
	 * sync/newer than the physical memory) */
	if ((_eeprom_instance.cache_active == true) &&
    5dea:	23c8      	movs	r3, #200	; 0xc8
    5dec:	4a0f      	ldr	r2, [pc, #60]	; (5e2c <eeprom_emulator_read_page+0x5c>)
    5dee:	5cd3      	ldrb	r3, [r2, r3]
    5df0:	2b00      	cmp	r3, #0
    5df2:	d00b      	beq.n	5e0c <eeprom_emulator_read_page+0x3c>
		 (_eeprom_instance.cache.header.logical_page == logical_page)) {
    5df4:	2388      	movs	r3, #136	; 0x88
		return STATUS_ERR_BAD_ADDRESS;
	}

	/* Check if the page to read is currently cached (and potentially out of
	 * sync/newer than the physical memory) */
	if ((_eeprom_instance.cache_active == true) &&
    5df6:	5cd3      	ldrb	r3, [r2, r3]
    5df8:	4283      	cmp	r3, r0
    5dfa:	d107      	bne.n	5e0c <eeprom_emulator_read_page+0x3c>
		 (_eeprom_instance.cache.header.logical_page == logical_page)) {
		/* Copy the potentially newer cached data into the user buffer */
		memcpy(data, _eeprom_instance.cache.data, EEPROM_PAGE_SIZE);
    5dfc:	1c08      	adds	r0, r1, #0
    5dfe:	1c11      	adds	r1, r2, #0
    5e00:	318c      	adds	r1, #140	; 0x8c
    5e02:	223c      	movs	r2, #60	; 0x3c
    5e04:	4b0a      	ldr	r3, [pc, #40]	; (5e30 <eeprom_emulator_read_page+0x60>)
    5e06:	4798      	blx	r3

		/* Copy the data portion of the read page to the user's buffer */
		memcpy(data, temp.data, EEPROM_PAGE_SIZE);
	}

	return STATUS_OK;
    5e08:	2300      	movs	r3, #0
	/* Check if the page to read is currently cached (and potentially out of
	 * sync/newer than the physical memory) */
	if ((_eeprom_instance.cache_active == true) &&
		 (_eeprom_instance.cache.header.logical_page == logical_page)) {
		/* Copy the potentially newer cached data into the user buffer */
		memcpy(data, _eeprom_instance.cache.data, EEPROM_PAGE_SIZE);
    5e0a:	e00b      	b.n	5e24 <eeprom_emulator_read_page+0x54>
	} else {
		struct _eeprom_page temp;

		/* Copy the data from non-volatile memory into the temporary buffer */
		_eeprom_emulator_nvm_read_page(
				_eeprom_instance.page_map[logical_page], &temp);
    5e0c:	4b07      	ldr	r3, [pc, #28]	; (5e2c <eeprom_emulator_read_page+0x5c>)
    5e0e:	1818      	adds	r0, r3, r0
		memcpy(data, _eeprom_instance.cache.data, EEPROM_PAGE_SIZE);
	} else {
		struct _eeprom_page temp;

		/* Copy the data from non-volatile memory into the temporary buffer */
		_eeprom_emulator_nvm_read_page(
    5e10:	7ac0      	ldrb	r0, [r0, #11]
    5e12:	4669      	mov	r1, sp
    5e14:	4b07      	ldr	r3, [pc, #28]	; (5e34 <eeprom_emulator_read_page+0x64>)
    5e16:	4798      	blx	r3
				_eeprom_instance.page_map[logical_page], &temp);

		/* Copy the data portion of the read page to the user's buffer */
		memcpy(data, temp.data, EEPROM_PAGE_SIZE);
    5e18:	1c20      	adds	r0, r4, #0
    5e1a:	a901      	add	r1, sp, #4
    5e1c:	223c      	movs	r2, #60	; 0x3c
    5e1e:	4b04      	ldr	r3, [pc, #16]	; (5e30 <eeprom_emulator_read_page+0x60>)
    5e20:	4798      	blx	r3
	}

	return STATUS_OK;
    5e22:	2300      	movs	r3, #0
}
    5e24:	1c18      	adds	r0, r3, #0
    5e26:	b010      	add	sp, #64	; 0x40
    5e28:	bd10      	pop	{r4, pc}
    5e2a:	46c0      	nop			; (mov r8, r8)
    5e2c:	20000224 	.word	0x20000224
    5e30:	000069b1 	.word	0x000069b1
    5e34:	00005b91 	.word	0x00005b91

00005e38 <eeprom_emulator_commit_page_buffer>:
 *       data loss.
 *
 * \return Status code indicating the status of the operation.
 */
enum status_code eeprom_emulator_commit_page_buffer(void)
{
    5e38:	b510      	push	{r4, lr}
	enum status_code error_code = STATUS_OK;

	/* If cache is inactive, no need to commit anything to physical memory */
	if (_eeprom_instance.cache_active == false) {
    5e3a:	23c8      	movs	r3, #200	; 0xc8
    5e3c:	4a07      	ldr	r2, [pc, #28]	; (5e5c <eeprom_emulator_commit_page_buffer+0x24>)
    5e3e:	5cd3      	ldrb	r3, [r2, r3]
    5e40:	2b00      	cmp	r3, #0
    5e42:	d009      	beq.n	5e58 <eeprom_emulator_commit_page_buffer+0x20>

	uint8_t cached_logical_page = _eeprom_instance.cache.header.logical_page;

	/* Perform the page write to commit the NVM page buffer to FLASH */
	_eeprom_emulator_nvm_commit_cache(
			_eeprom_instance.page_map[cached_logical_page]);
    5e44:	1c14      	adds	r4, r2, #0
	/* If cache is inactive, no need to commit anything to physical memory */
	if (_eeprom_instance.cache_active == false) {
		return STATUS_OK;
	}

	uint8_t cached_logical_page = _eeprom_instance.cache.header.logical_page;
    5e46:	2388      	movs	r3, #136	; 0x88

	/* Perform the page write to commit the NVM page buffer to FLASH */
	_eeprom_emulator_nvm_commit_cache(
			_eeprom_instance.page_map[cached_logical_page]);
    5e48:	5cd3      	ldrb	r3, [r2, r3]
    5e4a:	18d3      	adds	r3, r2, r3
	}

	uint8_t cached_logical_page = _eeprom_instance.cache.header.logical_page;

	/* Perform the page write to commit the NVM page buffer to FLASH */
	_eeprom_emulator_nvm_commit_cache(
    5e4c:	7ad8      	ldrb	r0, [r3, #11]
    5e4e:	4b04      	ldr	r3, [pc, #16]	; (5e60 <eeprom_emulator_commit_page_buffer+0x28>)
    5e50:	4798      	blx	r3
			_eeprom_instance.page_map[cached_logical_page]);

	barrier(); // Enforce ordering to prevent incorrect cache state
	_eeprom_instance.cache_active = false;
    5e52:	2200      	movs	r2, #0
    5e54:	23c8      	movs	r3, #200	; 0xc8
    5e56:	54e2      	strb	r2, [r4, r3]

	return error_code;
}
    5e58:	2000      	movs	r0, #0
    5e5a:	bd10      	pop	{r4, pc}
    5e5c:	20000224 	.word	0x20000224
    5e60:	00005bf5 	.word	0x00005bf5

00005e64 <eeprom_emulator_write_page>:
 *                                      EEPROM memory space was supplied
 */
enum status_code eeprom_emulator_write_page(
		const uint8_t logical_page,
		const uint8_t *const data)
{
    5e64:	b5f0      	push	{r4, r5, r6, r7, lr}
    5e66:	465f      	mov	r7, fp
    5e68:	4656      	mov	r6, sl
    5e6a:	464d      	mov	r5, r9
    5e6c:	4644      	mov	r4, r8
    5e6e:	b4f0      	push	{r4, r5, r6, r7}
    5e70:	b085      	sub	sp, #20
    5e72:	1c04      	adds	r4, r0, #0
    5e74:	1c0d      	adds	r5, r1, #0
	/* Ensure the emulated EEPROM has been initialized first */
	if (_eeprom_instance.initialized == false) {
    5e76:	4b5b      	ldr	r3, [pc, #364]	; (5fe4 <eeprom_emulator_write_page+0x180>)
    5e78:	781b      	ldrb	r3, [r3, #0]
		return STATUS_ERR_NOT_INITIALIZED;
    5e7a:	201f      	movs	r0, #31
enum status_code eeprom_emulator_write_page(
		const uint8_t logical_page,
		const uint8_t *const data)
{
	/* Ensure the emulated EEPROM has been initialized first */
	if (_eeprom_instance.initialized == false) {
    5e7c:	2b00      	cmp	r3, #0
    5e7e:	d100      	bne.n	5e82 <eeprom_emulator_write_page+0x1e>
    5e80:	e0a8      	b.n	5fd4 <eeprom_emulator_write_page+0x170>
		return STATUS_ERR_NOT_INITIALIZED;
	}

	/* Make sure the write address is within the allowable address space */
	if (logical_page >= _eeprom_instance.logical_pages) {
    5e82:	4b58      	ldr	r3, [pc, #352]	; (5fe4 <eeprom_emulator_write_page+0x180>)
    5e84:	7a9b      	ldrb	r3, [r3, #10]
		return STATUS_ERR_BAD_ADDRESS;
    5e86:	2018      	movs	r0, #24
	if (_eeprom_instance.initialized == false) {
		return STATUS_ERR_NOT_INITIALIZED;
	}

	/* Make sure the write address is within the allowable address space */
	if (logical_page >= _eeprom_instance.logical_pages) {
    5e88:	42a3      	cmp	r3, r4
    5e8a:	d800      	bhi.n	5e8e <eeprom_emulator_write_page+0x2a>
    5e8c:	e0a2      	b.n	5fd4 <eeprom_emulator_write_page+0x170>
	}

	/* Check if the cache is active and the currently cached page is not the
	 * page that is being written (if not, we need to commit and cache the new
	 * page) */
	if ((_eeprom_instance.cache_active == true) &&
    5e8e:	23c8      	movs	r3, #200	; 0xc8
    5e90:	4a54      	ldr	r2, [pc, #336]	; (5fe4 <eeprom_emulator_write_page+0x180>)
    5e92:	5cd3      	ldrb	r3, [r2, r3]
    5e94:	2b00      	cmp	r3, #0
    5e96:	d005      	beq.n	5ea4 <eeprom_emulator_write_page+0x40>
			(_eeprom_instance.cache.header.logical_page != logical_page)) {
    5e98:	2388      	movs	r3, #136	; 0x88
	}

	/* Check if the cache is active and the currently cached page is not the
	 * page that is being written (if not, we need to commit and cache the new
	 * page) */
	if ((_eeprom_instance.cache_active == true) &&
    5e9a:	5cd3      	ldrb	r3, [r2, r3]
    5e9c:	42a3      	cmp	r3, r4
    5e9e:	d001      	beq.n	5ea4 <eeprom_emulator_write_page+0x40>
			(_eeprom_instance.cache.header.logical_page != logical_page)) {
		/* Commit the currently cached data buffer to non-volatile memory */
		eeprom_emulator_commit_page_buffer();
    5ea0:	4b51      	ldr	r3, [pc, #324]	; (5fe8 <eeprom_emulator_write_page+0x184>)
    5ea2:	4798      	blx	r3
	}

	/* Check if we have space in the current page location's physical row for
	 * a new version, and if so get the new page index */
	uint8_t new_page = 0;
	bool page_spare  = _eeprom_emulator_is_page_free_on_row(
    5ea4:	4b4f      	ldr	r3, [pc, #316]	; (5fe4 <eeprom_emulator_write_page+0x180>)
    5ea6:	191b      	adds	r3, r3, r4
    5ea8:	7adb      	ldrb	r3, [r3, #11]
static bool _eeprom_emulator_is_page_free_on_row(
		const uint8_t start_physical_page,
		uint8_t *const free_physical_page)
{
	/* Convert physical page number to a FLASH row and page within the row */
	uint8_t row         = (start_physical_page / NVMCTRL_ROW_PAGES);
    5eaa:	089e      	lsrs	r6, r3, #2
	uint8_t page_in_row = (start_physical_page % NVMCTRL_ROW_PAGES);
    5eac:	2203      	movs	r2, #3
    5eae:	4013      	ands	r3, r2

	/* Look in the current row for a page that isn't currently used */
	for (uint8_t c = page_in_row; c < NVMCTRL_ROW_PAGES; c++) {
    5eb0:	2b03      	cmp	r3, #3
    5eb2:	d875      	bhi.n	5fa0 <eeprom_emulator_write_page+0x13c>
		/* Calculate the page number for the current page being examined */
		uint8_t page = (row * NVMCTRL_ROW_PAGES) + c;
    5eb4:	00b0      	lsls	r0, r6, #2
    5eb6:	18c7      	adds	r7, r0, r3
    5eb8:	b2ff      	uxtb	r7, r7

		/* If the page is free, pass it to the caller and exit */
		if (_eeprom_instance.flash[page].header.logical_page ==
    5eba:	4a4a      	ldr	r2, [pc, #296]	; (5fe4 <eeprom_emulator_write_page+0x180>)
    5ebc:	6851      	ldr	r1, [r2, #4]
    5ebe:	01ba      	lsls	r2, r7, #6
    5ec0:	5c52      	ldrb	r2, [r2, r1]
    5ec2:	2aff      	cmp	r2, #255	; 0xff
    5ec4:	d106      	bne.n	5ed4 <eeprom_emulator_write_page+0x70>
    5ec6:	e056      	b.n	5f76 <eeprom_emulator_write_page+0x112>
    5ec8:	18c7      	adds	r7, r0, r3
    5eca:	b2ff      	uxtb	r7, r7
    5ecc:	01ba      	lsls	r2, r7, #6
    5ece:	5c52      	ldrb	r2, [r2, r1]
    5ed0:	2aff      	cmp	r2, #255	; 0xff
    5ed2:	d050      	beq.n	5f76 <eeprom_emulator_write_page+0x112>
	/* Convert physical page number to a FLASH row and page within the row */
	uint8_t row         = (start_physical_page / NVMCTRL_ROW_PAGES);
	uint8_t page_in_row = (start_physical_page % NVMCTRL_ROW_PAGES);

	/* Look in the current row for a page that isn't currently used */
	for (uint8_t c = page_in_row; c < NVMCTRL_ROW_PAGES; c++) {
    5ed4:	3301      	adds	r3, #1
    5ed6:	b2db      	uxtb	r3, r3
    5ed8:	2b04      	cmp	r3, #4
    5eda:	d1f5      	bne.n	5ec8 <eeprom_emulator_write_page+0x64>
    5edc:	e060      	b.n	5fa0 <eeprom_emulator_write_page+0x13c>
	/* Look for newer revisions of the two logical pages stored in the row */
	for (uint8_t c = 0; c < 2; c++) {
		/* Look through the remaining pages in the row for any newer revisions */
		for (uint8_t c2 = 2; c2 < NVMCTRL_ROW_PAGES; c2++) {
			if (page_trans[c].logical_page == row_data[c2].header.logical_page) {
				page_trans[c].physical_page =
    5ede:	704a      	strb	r2, [r1, #1]
    5ee0:	3302      	adds	r3, #2

	page_trans[1].logical_page  = row_data[1].header.logical_page;
	page_trans[1].physical_page = (row_number * NVMCTRL_ROW_PAGES) + 1;

	/* Look for newer revisions of the two logical pages stored in the row */
	for (uint8_t c = 0; c < 2; c++) {
    5ee2:	4563      	cmp	r3, ip
    5ee4:	d009      	beq.n	5efa <eeprom_emulator_write_page+0x96>
    5ee6:	1c19      	adds	r1, r3, #0
		/* Look through the remaining pages in the row for any newer revisions */
		for (uint8_t c2 = 2; c2 < NVMCTRL_ROW_PAGES; c2++) {
			if (page_trans[c].logical_page == row_data[c2].header.logical_page) {
    5ee8:	7818      	ldrb	r0, [r3, #0]
    5eea:	42b8      	cmp	r0, r7
    5eec:	d101      	bne.n	5ef2 <eeprom_emulator_write_page+0x8e>
				page_trans[c].physical_page =
    5eee:	4650      	mov	r0, sl
    5ef0:	7058      	strb	r0, [r3, #1]

	/* Look for newer revisions of the two logical pages stored in the row */
	for (uint8_t c = 0; c < 2; c++) {
		/* Look through the remaining pages in the row for any newer revisions */
		for (uint8_t c2 = 2; c2 < NVMCTRL_ROW_PAGES; c2++) {
			if (page_trans[c].logical_page == row_data[c2].header.logical_page) {
    5ef2:	7808      	ldrb	r0, [r1, #0]
    5ef4:	4548      	cmp	r0, r9
    5ef6:	d1f3      	bne.n	5ee0 <eeprom_emulator_write_page+0x7c>
    5ef8:	e7f1      	b.n	5ede <eeprom_emulator_write_page+0x7a>

	page_trans[1].logical_page  = row_data[1].header.logical_page;
	page_trans[1].physical_page = (row_number * NVMCTRL_ROW_PAGES) + 1;

	/* Look for newer revisions of the two logical pages stored in the row */
	for (uint8_t c = 0; c < 2; c++) {
    5efa:	2700      	movs	r7, #0

			/* Write data to SRAM cache */
			memcpy(_eeprom_instance.cache.data, data, EEPROM_PAGE_SIZE);
		} else {
			/* Copy existing EEPROM page to cache buffer wholesale */
			_eeprom_emulator_nvm_read_page(
    5efc:	4939      	ldr	r1, [pc, #228]	; (5fe4 <eeprom_emulator_write_page+0x180>)
    5efe:	3188      	adds	r1, #136	; 0x88
    5f00:	9100      	str	r1, [sp, #0]
		if (logical_page == page_trans[c].logical_page) {
			/* Fill out new (updated) logical page's header in the cache */
			_eeprom_instance.cache.header.logical_page = logical_page;

			/* Write data to SRAM cache */
			memcpy(_eeprom_instance.cache.data, data, EEPROM_PAGE_SIZE);
    5f02:	4a38      	ldr	r2, [pc, #224]	; (5fe4 <eeprom_emulator_write_page+0x180>)
    5f04:	328c      	adds	r2, #140	; 0x8c
    5f06:	9201      	str	r2, [sp, #4]
    5f08:	46b3      	mov	fp, r6
    5f0a:	46a1      	mov	r9, r4
    5f0c:	4644      	mov	r4, r8
    5f0e:	46aa      	mov	sl, r5

	/* Need to move both saved logical pages stored in the same row */
	for (uint8_t c = 0; c < 2; c++) {
		/* Find the physical page index for the new spare row pages */
		uint32_t new_page =
				((_eeprom_instance.spare_row * NVMCTRL_ROW_PAGES) + c);
    5f10:	2387      	movs	r3, #135	; 0x87
    5f12:	4834      	ldr	r0, [pc, #208]	; (5fe4 <eeprom_emulator_write_page+0x180>)
    5f14:	5cc6      	ldrb	r6, [r0, r3]
    5f16:	00b6      	lsls	r6, r6, #2
    5f18:	19f6      	adds	r6, r6, r7

		/* Commit any cached data to physical non-volatile memory */
		eeprom_emulator_commit_page_buffer();
    5f1a:	4933      	ldr	r1, [pc, #204]	; (5fe8 <eeprom_emulator_write_page+0x184>)
    5f1c:	4788      	blx	r1
    5f1e:	46a0      	mov	r8, r4

		/* Check if we we are looking at the page the calling function wishes
		 * to change during the move operation */
		if (logical_page == page_trans[c].logical_page) {
    5f20:	7823      	ldrb	r3, [r4, #0]
    5f22:	454b      	cmp	r3, r9
    5f24:	d109      	bne.n	5f3a <eeprom_emulator_write_page+0xd6>
			/* Fill out new (updated) logical page's header in the cache */
			_eeprom_instance.cache.header.logical_page = logical_page;
    5f26:	2388      	movs	r3, #136	; 0x88
    5f28:	4648      	mov	r0, r9
    5f2a:	4a2e      	ldr	r2, [pc, #184]	; (5fe4 <eeprom_emulator_write_page+0x180>)
    5f2c:	54d0      	strb	r0, [r2, r3]

			/* Write data to SRAM cache */
			memcpy(_eeprom_instance.cache.data, data, EEPROM_PAGE_SIZE);
    5f2e:	9801      	ldr	r0, [sp, #4]
    5f30:	4651      	mov	r1, sl
    5f32:	223c      	movs	r2, #60	; 0x3c
    5f34:	4b2d      	ldr	r3, [pc, #180]	; (5fec <eeprom_emulator_write_page+0x188>)
    5f36:	4798      	blx	r3
    5f38:	e003      	b.n	5f42 <eeprom_emulator_write_page+0xde>
		} else {
			/* Copy existing EEPROM page to cache buffer wholesale */
			_eeprom_emulator_nvm_read_page(
    5f3a:	7860      	ldrb	r0, [r4, #1]
    5f3c:	9900      	ldr	r1, [sp, #0]
    5f3e:	4b2c      	ldr	r3, [pc, #176]	; (5ff0 <eeprom_emulator_write_page+0x18c>)
    5f40:	4798      	blx	r3
		}

		/* Fill the physical NVM buffer with the new data so that it can be
		 * quickly committed in the future if needed due to a low power
		 * condition */
		_eeprom_emulator_nvm_fill_cache(new_page, &_eeprom_instance.cache);
    5f42:	b2b0      	uxth	r0, r6
    5f44:	4d27      	ldr	r5, [pc, #156]	; (5fe4 <eeprom_emulator_write_page+0x180>)
    5f46:	1c29      	adds	r1, r5, #0
    5f48:	3188      	adds	r1, #136	; 0x88
    5f4a:	4b2a      	ldr	r3, [pc, #168]	; (5ff4 <eeprom_emulator_write_page+0x190>)
    5f4c:	4798      	blx	r3

		/* Update the page map with the new page location and indicate that
		 * the cache now holds new data */
		_eeprom_instance.page_map[page_trans[c].logical_page] = new_page;
    5f4e:	4641      	mov	r1, r8
    5f50:	780b      	ldrb	r3, [r1, #0]
    5f52:	18eb      	adds	r3, r5, r3
    5f54:	72de      	strb	r6, [r3, #11]
		_eeprom_instance.cache_active = true;
    5f56:	2201      	movs	r2, #1
    5f58:	23c8      	movs	r3, #200	; 0xc8
    5f5a:	54ea      	strb	r2, [r5, r3]
    5f5c:	3701      	adds	r7, #1
    5f5e:	3402      	adds	r4, #2
			}
		}
	}

	/* Need to move both saved logical pages stored in the same row */
	for (uint8_t c = 0; c < 2; c++) {
    5f60:	2f02      	cmp	r7, #2
    5f62:	d1d5      	bne.n	5f10 <eeprom_emulator_write_page+0xac>
    5f64:	465e      	mov	r6, fp
		_eeprom_instance.page_map[page_trans[c].logical_page] = new_page;
		_eeprom_instance.cache_active = true;
	}

	/* Erase the row that was moved and set it as the new spare row */
	_eeprom_emulator_nvm_erase_row(row_number);
    5f66:	4658      	mov	r0, fp
    5f68:	4b23      	ldr	r3, [pc, #140]	; (5ff8 <eeprom_emulator_write_page+0x194>)
    5f6a:	4798      	blx	r3

	/* Keep the index of the new spare row */
	_eeprom_instance.spare_row = row_number;
    5f6c:	2387      	movs	r3, #135	; 0x87
    5f6e:	4a1d      	ldr	r2, [pc, #116]	; (5fe4 <eeprom_emulator_write_page+0x180>)
    5f70:	54d6      	strb	r6, [r2, r3]
				_eeprom_instance.page_map[logical_page] / NVMCTRL_ROW_PAGES,
				logical_page,
				data);

		/* New data is now written and the cache is updated, exit */
		return STATUS_OK;
    5f72:	2000      	movs	r0, #0
    5f74:	e02e      	b.n	5fd4 <eeprom_emulator_write_page+0x170>
	}

	/* Update the page cache header section with the new page header */
	_eeprom_instance.cache.header.logical_page = logical_page;
    5f76:	4e1b      	ldr	r6, [pc, #108]	; (5fe4 <eeprom_emulator_write_page+0x180>)
    5f78:	2388      	movs	r3, #136	; 0x88
    5f7a:	54f4      	strb	r4, [r6, r3]

	/* Update the page cache contents with the new data */
	memcpy(&_eeprom_instance.cache.data,
    5f7c:	1c30      	adds	r0, r6, #0
    5f7e:	308c      	adds	r0, #140	; 0x8c
    5f80:	1c29      	adds	r1, r5, #0
    5f82:	223c      	movs	r2, #60	; 0x3c
    5f84:	4b19      	ldr	r3, [pc, #100]	; (5fec <eeprom_emulator_write_page+0x188>)
    5f86:	4798      	blx	r3
			data,
			EEPROM_PAGE_SIZE);

	/* Fill the physical NVM buffer with the new data so that it can be quickly
	 * committed in the future if needed due to a low power condition */
	_eeprom_emulator_nvm_fill_cache(new_page, &_eeprom_instance.cache);
    5f88:	1c31      	adds	r1, r6, #0
    5f8a:	3188      	adds	r1, #136	; 0x88
    5f8c:	1c38      	adds	r0, r7, #0
    5f8e:	4b19      	ldr	r3, [pc, #100]	; (5ff4 <eeprom_emulator_write_page+0x190>)
    5f90:	4798      	blx	r3

	/* Update the cache parameters and mark the cache as active */
	_eeprom_instance.page_map[logical_page] = new_page;
    5f92:	1934      	adds	r4, r6, r4
    5f94:	72e7      	strb	r7, [r4, #11]
	barrier(); // Enforce ordering to prevent incorrect cache state
	_eeprom_instance.cache_active           = true;
    5f96:	2201      	movs	r2, #1
    5f98:	23c8      	movs	r3, #200	; 0xc8
    5f9a:	54f2      	strb	r2, [r6, r3]

	return STATUS_OK;
    5f9c:	2000      	movs	r0, #0
    5f9e:	e019      	b.n	5fd4 <eeprom_emulator_write_page+0x170>
		uint8_t logical_page;
		uint8_t physical_page;
	} page_trans[2];

	const struct _eeprom_page *row_data =
			(struct _eeprom_page *)&_eeprom_instance.flash[row_number * NVMCTRL_ROW_PAGES];
    5fa0:	0231      	lsls	r1, r6, #8
	struct {
		uint8_t logical_page;
		uint8_t physical_page;
	} page_trans[2];

	const struct _eeprom_page *row_data =
    5fa2:	4b10      	ldr	r3, [pc, #64]	; (5fe4 <eeprom_emulator_write_page+0x180>)
    5fa4:	685b      	ldr	r3, [r3, #4]
    5fa6:	1859      	adds	r1, r3, r1
			(struct _eeprom_page *)&_eeprom_instance.flash[row_number * NVMCTRL_ROW_PAGES];

	/* There should be two logical pages of data in each row, possibly with
	 * multiple revisions (right-most version is the newest). Start by assuming
	 * the left-most two pages contain the newest page revisions. */
	page_trans[0].logical_page  = row_data[0].header.logical_page;
    5fa8:	ab03      	add	r3, sp, #12
    5faa:	780a      	ldrb	r2, [r1, #0]
    5fac:	701a      	strb	r2, [r3, #0]
	page_trans[0].physical_page = (row_number * NVMCTRL_ROW_PAGES);
    5fae:	00b2      	lsls	r2, r6, #2
    5fb0:	705a      	strb	r2, [r3, #1]

	page_trans[1].logical_page  = row_data[1].header.logical_page;
    5fb2:	2040      	movs	r0, #64	; 0x40
    5fb4:	5c08      	ldrb	r0, [r1, r0]
    5fb6:	7098      	strb	r0, [r3, #2]
	page_trans[1].physical_page = (row_number * NVMCTRL_ROW_PAGES) + 1;
    5fb8:	1c50      	adds	r0, r2, #1
    5fba:	70d8      	strb	r0, [r3, #3]
    5fbc:	4698      	mov	r8, r3
    5fbe:	a804      	add	r0, sp, #16
    5fc0:	4684      	mov	ip, r0

	/* Look for newer revisions of the two logical pages stored in the row */
	for (uint8_t c = 0; c < 2; c++) {
		/* Look through the remaining pages in the row for any newer revisions */
		for (uint8_t c2 = 2; c2 < NVMCTRL_ROW_PAGES; c2++) {
			if (page_trans[c].logical_page == row_data[c2].header.logical_page) {
    5fc2:	2080      	movs	r0, #128	; 0x80
    5fc4:	5c0f      	ldrb	r7, [r1, r0]
    5fc6:	20c0      	movs	r0, #192	; 0xc0
    5fc8:	5c08      	ldrb	r0, [r1, r0]
    5fca:	4681      	mov	r9, r0
				page_trans[c].physical_page =
    5fcc:	1c91      	adds	r1, r2, #2
    5fce:	468a      	mov	sl, r1
    5fd0:	3203      	adds	r2, #3
    5fd2:	e788      	b.n	5ee6 <eeprom_emulator_write_page+0x82>
	_eeprom_instance.page_map[logical_page] = new_page;
	barrier(); // Enforce ordering to prevent incorrect cache state
	_eeprom_instance.cache_active           = true;

	return STATUS_OK;
}
    5fd4:	b005      	add	sp, #20
    5fd6:	bc3c      	pop	{r2, r3, r4, r5}
    5fd8:	4690      	mov	r8, r2
    5fda:	4699      	mov	r9, r3
    5fdc:	46a2      	mov	sl, r4
    5fde:	46ab      	mov	fp, r5
    5fe0:	bdf0      	pop	{r4, r5, r6, r7, pc}
    5fe2:	46c0      	nop			; (mov r8, r8)
    5fe4:	20000224 	.word	0x20000224
    5fe8:	00005e39 	.word	0x00005e39
    5fec:	000069b1 	.word	0x000069b1
    5ff0:	00005b91 	.word	0x00005b91
    5ff4:	00005bd1 	.word	0x00005bd1
    5ff8:	00005bb5 	.word	0x00005bb5

00005ffc <Dummy_Handler>:
 */
void Dummy_Handler(void)
{
        while (0) {
        }
}
    5ffc:	4770      	bx	lr
    5ffe:	46c0      	nop			; (mov r8, r8)

00006000 <Reset_Handler>:
/**
 * \brief This is the code that gets called on processor reset.
 * To initialize the device, and call the main() routine.
 */
void Reset_Handler(void)
{
    6000:	b570      	push	{r4, r5, r6, lr}

        /* Initialize the relocate segment */
        pSrc = &_etext;
        pDest = &_srelocate;

        if (pSrc != pDest) {
    6002:	4b2c      	ldr	r3, [pc, #176]	; (60b4 <Reset_Handler+0xb4>)
    6004:	4a2c      	ldr	r2, [pc, #176]	; (60b8 <Reset_Handler+0xb8>)
    6006:	429a      	cmp	r2, r3
    6008:	d003      	beq.n	6012 <Reset_Handler+0x12>
                for (; pDest < &_erelocate;) {
    600a:	4b2c      	ldr	r3, [pc, #176]	; (60bc <Reset_Handler+0xbc>)
    600c:	4a29      	ldr	r2, [pc, #164]	; (60b4 <Reset_Handler+0xb4>)
    600e:	429a      	cmp	r2, r3
    6010:	d304      	bcc.n	601c <Reset_Handler+0x1c>
                        *pDest++ = *pSrc++;
                }
        }

        /* Clear the zero segment */
        for (pDest = &_szero; pDest < &_ezero;) {
    6012:	4b2b      	ldr	r3, [pc, #172]	; (60c0 <Reset_Handler+0xc0>)
    6014:	4a2b      	ldr	r2, [pc, #172]	; (60c4 <Reset_Handler+0xc4>)
    6016:	429a      	cmp	r2, r3
    6018:	d310      	bcc.n	603c <Reset_Handler+0x3c>
    601a:	e01b      	b.n	6054 <Reset_Handler+0x54>
    601c:	4b2a      	ldr	r3, [pc, #168]	; (60c8 <Reset_Handler+0xc8>)
    601e:	4827      	ldr	r0, [pc, #156]	; (60bc <Reset_Handler+0xbc>)
    6020:	3003      	adds	r0, #3
    6022:	1ac0      	subs	r0, r0, r3
    6024:	0880      	lsrs	r0, r0, #2
    6026:	3001      	adds	r0, #1
    6028:	0080      	lsls	r0, r0, #2
        /* Initialize the relocate segment */
        pSrc = &_etext;
        pDest = &_srelocate;

        if (pSrc != pDest) {
                for (; pDest < &_erelocate;) {
    602a:	2300      	movs	r3, #0
                        *pDest++ = *pSrc++;
    602c:	4921      	ldr	r1, [pc, #132]	; (60b4 <Reset_Handler+0xb4>)
    602e:	4a22      	ldr	r2, [pc, #136]	; (60b8 <Reset_Handler+0xb8>)
    6030:	58d4      	ldr	r4, [r2, r3]
    6032:	50cc      	str	r4, [r1, r3]
    6034:	3304      	adds	r3, #4
        /* Initialize the relocate segment */
        pSrc = &_etext;
        pDest = &_srelocate;

        if (pSrc != pDest) {
                for (; pDest < &_erelocate;) {
    6036:	4283      	cmp	r3, r0
    6038:	d1fa      	bne.n	6030 <Reset_Handler+0x30>
    603a:	e7ea      	b.n	6012 <Reset_Handler+0x12>
    603c:	4b21      	ldr	r3, [pc, #132]	; (60c4 <Reset_Handler+0xc4>)
    603e:	1d1a      	adds	r2, r3, #4
    6040:	491f      	ldr	r1, [pc, #124]	; (60c0 <Reset_Handler+0xc0>)
    6042:	3103      	adds	r1, #3
    6044:	1a89      	subs	r1, r1, r2
    6046:	0889      	lsrs	r1, r1, #2
    6048:	0089      	lsls	r1, r1, #2
    604a:	1852      	adds	r2, r2, r1
                }
        }

        /* Clear the zero segment */
        for (pDest = &_szero; pDest < &_ezero;) {
                *pDest++ = 0;
    604c:	2100      	movs	r1, #0
    604e:	c302      	stmia	r3!, {r1}
                        *pDest++ = *pSrc++;
                }
        }

        /* Clear the zero segment */
        for (pDest = &_szero; pDest < &_ezero;) {
    6050:	4293      	cmp	r3, r2
    6052:	d1fc      	bne.n	604e <Reset_Handler+0x4e>
                *pDest++ = 0;
        }

        /* Set the vector table base address */
        pSrc = (uint32_t *) & _sfixed;
        SCB->VTOR = ((uint32_t) pSrc & SCB_VTOR_TBLOFF_Msk);
    6054:	4b1d      	ldr	r3, [pc, #116]	; (60cc <Reset_Handler+0xcc>)
    6056:	21ff      	movs	r1, #255	; 0xff
    6058:	4a1d      	ldr	r2, [pc, #116]	; (60d0 <Reset_Handler+0xd0>)
    605a:	438a      	bics	r2, r1
    605c:	609a      	str	r2, [r3, #8]

        /* Change default QOS values to have the best performance and correct USB behaviour */
        SBMATRIX->SFR[SBMATRIX_SLAVE_HMCRAMC0].reg = 2;
    605e:	2102      	movs	r1, #2
    6060:	2390      	movs	r3, #144	; 0x90
    6062:	005b      	lsls	r3, r3, #1
    6064:	4a1b      	ldr	r2, [pc, #108]	; (60d4 <Reset_Handler+0xd4>)
    6066:	50d1      	str	r1, [r2, r3]
#if defined(ID_USB)
        USB->DEVICE.QOSCTRL.bit.CQOS = 2;
    6068:	4b1b      	ldr	r3, [pc, #108]	; (60d8 <Reset_Handler+0xd8>)
    606a:	78d8      	ldrb	r0, [r3, #3]
    606c:	2103      	movs	r1, #3
    606e:	4388      	bics	r0, r1
    6070:	2202      	movs	r2, #2
    6072:	4310      	orrs	r0, r2
    6074:	70d8      	strb	r0, [r3, #3]
        USB->DEVICE.QOSCTRL.bit.DQOS = 2;
    6076:	78dd      	ldrb	r5, [r3, #3]
    6078:	240c      	movs	r4, #12
    607a:	43a5      	bics	r5, r4
    607c:	2008      	movs	r0, #8
    607e:	4305      	orrs	r5, r0
    6080:	70dd      	strb	r5, [r3, #3]
#endif
        DMAC->QOSCTRL.bit.DQOS = 2;
    6082:	4b16      	ldr	r3, [pc, #88]	; (60dc <Reset_Handler+0xdc>)
    6084:	7b9e      	ldrb	r6, [r3, #14]
    6086:	2530      	movs	r5, #48	; 0x30
    6088:	43ae      	bics	r6, r5
    608a:	2520      	movs	r5, #32
    608c:	4335      	orrs	r5, r6
    608e:	739d      	strb	r5, [r3, #14]
        DMAC->QOSCTRL.bit.FQOS = 2;
    6090:	7b9d      	ldrb	r5, [r3, #14]
    6092:	43a5      	bics	r5, r4
    6094:	4328      	orrs	r0, r5
    6096:	7398      	strb	r0, [r3, #14]
        DMAC->QOSCTRL.bit.WRBQOS = 2;
    6098:	7b98      	ldrb	r0, [r3, #14]
    609a:	4388      	bics	r0, r1
    609c:	4302      	orrs	r2, r0
    609e:	739a      	strb	r2, [r3, #14]

        /* Overwriting the default value of the NVMCTRL.CTRLB.MANW bit (errata reference 13134) */
        NVMCTRL->CTRLB.bit.MANW = 1;
    60a0:	4b0f      	ldr	r3, [pc, #60]	; (60e0 <Reset_Handler+0xe0>)
    60a2:	6859      	ldr	r1, [r3, #4]
    60a4:	2280      	movs	r2, #128	; 0x80
    60a6:	430a      	orrs	r2, r1
    60a8:	605a      	str	r2, [r3, #4]

        /* Initialize the C library */
        __libc_init_array();
    60aa:	4b0e      	ldr	r3, [pc, #56]	; (60e4 <Reset_Handler+0xe4>)
    60ac:	4798      	blx	r3

        /* Branch to main function */
        main();
    60ae:	4b0e      	ldr	r3, [pc, #56]	; (60e8 <Reset_Handler+0xe8>)
    60b0:	4798      	blx	r3
    60b2:	e7fe      	b.n	60b2 <Reset_Handler+0xb2>
    60b4:	20000000 	.word	0x20000000
    60b8:	0000fc7c 	.word	0x0000fc7c
    60bc:	200001ac 	.word	0x200001ac
    60c0:	20002ffc 	.word	0x20002ffc
    60c4:	200001ac 	.word	0x200001ac
    60c8:	20000004 	.word	0x20000004
    60cc:	e000ed00 	.word	0xe000ed00
    60d0:	00000000 	.word	0x00000000
    60d4:	41007000 	.word	0x41007000
    60d8:	41005000 	.word	0x41005000
    60dc:	41004800 	.word	0x41004800
    60e0:	41004000 	.word	0x41004000
    60e4:	00006965 	.word	0x00006965
    60e8:	0000622d 	.word	0x0000622d

000060ec <_read>:
int __attribute__((weak))
_read (int file, char * ptr, int len); // Remove GCC compiler warning

int __attribute__((weak))
_read (int file, char * ptr, int len)
{
    60ec:	b5f0      	push	{r4, r5, r6, r7, lr}
    60ee:	4647      	mov	r7, r8
    60f0:	b480      	push	{r7}
    60f2:	1c0c      	adds	r4, r1, #0
    60f4:	4690      	mov	r8, r2
	int nChars = 0;

	if (file != 0) {
    60f6:	2800      	cmp	r0, #0
    60f8:	d10c      	bne.n	6114 <_read+0x28>
		return -1;
	}

	for (; len > 0; --len) {
    60fa:	2a00      	cmp	r2, #0
    60fc:	dd0d      	ble.n	611a <_read+0x2e>
    60fe:	188f      	adds	r7, r1, r2
		ptr_get(stdio_base, ptr);
    6100:	4e09      	ldr	r6, [pc, #36]	; (6128 <_read+0x3c>)
    6102:	4d0a      	ldr	r5, [pc, #40]	; (612c <_read+0x40>)
    6104:	6830      	ldr	r0, [r6, #0]
    6106:	1c21      	adds	r1, r4, #0
    6108:	682b      	ldr	r3, [r5, #0]
    610a:	4798      	blx	r3
		ptr++;
    610c:	3401      	adds	r4, #1

	if (file != 0) {
		return -1;
	}

	for (; len > 0; --len) {
    610e:	42bc      	cmp	r4, r7
    6110:	d1f8      	bne.n	6104 <_read+0x18>
    6112:	e004      	b.n	611e <_read+0x32>
_read (int file, char * ptr, int len)
{
	int nChars = 0;

	if (file != 0) {
		return -1;
    6114:	2001      	movs	r0, #1
    6116:	4240      	negs	r0, r0
    6118:	e002      	b.n	6120 <_read+0x34>
	}

	for (; len > 0; --len) {
    611a:	2000      	movs	r0, #0
    611c:	e000      	b.n	6120 <_read+0x34>
		ptr_get(stdio_base, ptr);
		ptr++;
		nChars++;
    611e:	4640      	mov	r0, r8
	}
	return nChars;
}
    6120:	bc04      	pop	{r2}
    6122:	4690      	mov	r8, r2
    6124:	bdf0      	pop	{r4, r5, r6, r7, pc}
    6126:	46c0      	nop			; (mov r8, r8)
    6128:	20002ff4 	.word	0x20002ff4
    612c:	20002fec 	.word	0x20002fec

00006130 <_write>:
int __attribute__((weak))
_write (int file, char * ptr, int len);

int __attribute__((weak))
_write (int file, char * ptr, int len)
{
    6130:	b5f0      	push	{r4, r5, r6, r7, lr}
    6132:	4647      	mov	r7, r8
    6134:	b480      	push	{r7}
    6136:	1c0e      	adds	r6, r1, #0
    6138:	1c15      	adds	r5, r2, #0
	int nChars = 0;

	if ((file != 1) && (file != 2) && (file!=3)) {
    613a:	3801      	subs	r0, #1
    613c:	2802      	cmp	r0, #2
    613e:	d810      	bhi.n	6162 <_write+0x32>
		return -1;
	}

	for (; len != 0; --len) {
    6140:	2a00      	cmp	r2, #0
    6142:	d011      	beq.n	6168 <_write+0x38>
    6144:	2400      	movs	r4, #0
		if (ptr_put(stdio_base, *ptr++) < 0) {
    6146:	4b0d      	ldr	r3, [pc, #52]	; (617c <_write+0x4c>)
    6148:	4698      	mov	r8, r3
    614a:	4f0d      	ldr	r7, [pc, #52]	; (6180 <_write+0x50>)
    614c:	4643      	mov	r3, r8
    614e:	6818      	ldr	r0, [r3, #0]
    6150:	5d31      	ldrb	r1, [r6, r4]
    6152:	683b      	ldr	r3, [r7, #0]
    6154:	4798      	blx	r3
    6156:	2800      	cmp	r0, #0
    6158:	db08      	blt.n	616c <_write+0x3c>
			return -1;
		}
		++nChars;
    615a:	3401      	adds	r4, #1

	if ((file != 1) && (file != 2) && (file!=3)) {
		return -1;
	}

	for (; len != 0; --len) {
    615c:	42a5      	cmp	r5, r4
    615e:	d1f5      	bne.n	614c <_write+0x1c>
    6160:	e007      	b.n	6172 <_write+0x42>
_write (int file, char * ptr, int len)
{
	int nChars = 0;

	if ((file != 1) && (file != 2) && (file!=3)) {
		return -1;
    6162:	2001      	movs	r0, #1
    6164:	4240      	negs	r0, r0
    6166:	e005      	b.n	6174 <_write+0x44>
	}

	for (; len != 0; --len) {
    6168:	2000      	movs	r0, #0
    616a:	e003      	b.n	6174 <_write+0x44>
		if (ptr_put(stdio_base, *ptr++) < 0) {
			return -1;
    616c:	2001      	movs	r0, #1
    616e:	4240      	negs	r0, r0
    6170:	e000      	b.n	6174 <_write+0x44>
		}
		++nChars;
    6172:	1c20      	adds	r0, r4, #0
	}
	return nChars;
}
    6174:	bc04      	pop	{r2}
    6176:	4690      	mov	r8, r2
    6178:	bdf0      	pop	{r4, r5, r6, r7, pc}
    617a:	46c0      	nop			; (mov r8, r8)
    617c:	20002ff4 	.word	0x20002ff4
    6180:	20002ff0 	.word	0x20002ff0

00006184 <_sbrk>:
extern caddr_t _sbrk(int incr)
{
	static unsigned char *heap = NULL;
	unsigned char *prev_heap;

	if (heap == NULL) {
    6184:	4b06      	ldr	r3, [pc, #24]	; (61a0 <_sbrk+0x1c>)
    6186:	681b      	ldr	r3, [r3, #0]
    6188:	2b00      	cmp	r3, #0
    618a:	d102      	bne.n	6192 <_sbrk+0xe>
		heap = (unsigned char *)&_end;
    618c:	4a05      	ldr	r2, [pc, #20]	; (61a4 <_sbrk+0x20>)
    618e:	4b04      	ldr	r3, [pc, #16]	; (61a0 <_sbrk+0x1c>)
    6190:	601a      	str	r2, [r3, #0]
	}
	prev_heap = heap;
    6192:	4a03      	ldr	r2, [pc, #12]	; (61a0 <_sbrk+0x1c>)
    6194:	6813      	ldr	r3, [r2, #0]

	heap += incr;
    6196:	1818      	adds	r0, r3, r0
    6198:	6010      	str	r0, [r2, #0]

	return (caddr_t) prev_heap;
}
    619a:	1c18      	adds	r0, r3, #0
    619c:	4770      	bx	lr
    619e:	46c0      	nop			; (mov r8, r8)
    61a0:	200002f0 	.word	0x200002f0
    61a4:	20005000 	.word	0x20005000

000061a8 <_close>:
	return -1;
}

extern int _close(int file)
{
	return -1;
    61a8:	2001      	movs	r0, #1
}
    61aa:	4240      	negs	r0, r0
    61ac:	4770      	bx	lr
    61ae:	46c0      	nop			; (mov r8, r8)

000061b0 <_fstat>:

extern int _fstat(int file, struct stat *st)
{
	st->st_mode = S_IFCHR;
    61b0:	2380      	movs	r3, #128	; 0x80
    61b2:	019b      	lsls	r3, r3, #6
    61b4:	604b      	str	r3, [r1, #4]

	return 0;
}
    61b6:	2000      	movs	r0, #0
    61b8:	4770      	bx	lr
    61ba:	46c0      	nop			; (mov r8, r8)

000061bc <_isatty>:

extern int _isatty(int file)
{
	return 1;
}
    61bc:	2001      	movs	r0, #1
    61be:	4770      	bx	lr

000061c0 <_lseek>:

extern int _lseek(int file, int ptr, int dir)
{
	return 0;
}
    61c0:	2000      	movs	r0, #0
    61c2:	4770      	bx	lr

000061c4 <update_adxl_gforce_x>:
 void recalculate_accelerometer_values(void);

//Glue functions
static inline void update_adxl_gforce_x(uint16_t adc_value)
{
	accelerometer.raw_values.x = adc_value;
    61c4:	4b01      	ldr	r3, [pc, #4]	; (61cc <update_adxl_gforce_x+0x8>)
    61c6:	8018      	strh	r0, [r3, #0]
//	accelerometer.scaled_gforce.x	= adc_to_g_force(adc_value, accelerometer.x_zero_g_point, accelerometer.x_volt_per_one_g);
}
    61c8:	4770      	bx	lr
    61ca:	46c0      	nop			; (mov r8, r8)
    61cc:	20000750 	.word	0x20000750

000061d0 <update_adxl_gforce_y>:
static inline void update_adxl_gforce_y(uint16_t adc_value)
{
	accelerometer.raw_values.y = adc_value;
    61d0:	4b01      	ldr	r3, [pc, #4]	; (61d8 <update_adxl_gforce_y+0x8>)
    61d2:	8058      	strh	r0, [r3, #2]
//	accelerometer.scaled_gforce.y	= adc_to_g_force(adc_value, accelerometer.y_zero_g_point, accelerometer.y_volt_per_one_g);
}
    61d4:	4770      	bx	lr
    61d6:	46c0      	nop			; (mov r8, r8)
    61d8:	20000750 	.word	0x20000750

000061dc <update_adxl_gforce_z>:
static inline void update_adxl_gforce_z(uint16_t adc_value)
{
	accelerometer.raw_values.z = adc_value;
    61dc:	4b01      	ldr	r3, [pc, #4]	; (61e4 <update_adxl_gforce_z+0x8>)
    61de:	8098      	strh	r0, [r3, #4]
//	accelerometer.scaled_gforce.z	= adc_to_g_force(adc_value, accelerometer.z_zero_g_point, accelerometer.z_volt_per_one_g);
}
    61e0:	4770      	bx	lr
    61e2:	46c0      	nop			; (mov r8, r8)
    61e4:	20000750 	.word	0x20000750

000061e8 <tc_callback_logger_service>:
	background_service_platform();
}

//RTC Callback
static void tc_callback_logger_service(void)
{
    61e8:	b510      	push	{r4, lr}
	run_every_second_platform();
    61ea:	4b08      	ldr	r3, [pc, #32]	; (620c <tc_callback_logger_service+0x24>)
    61ec:	4798      	blx	r3
	
	if(gps_logging_enabled) {
    61ee:	4b08      	ldr	r3, [pc, #32]	; (6210 <tc_callback_logger_service+0x28>)
    61f0:	781b      	ldrb	r3, [r3, #0]
    61f2:	2b00      	cmp	r3, #0
    61f4:	d007      	beq.n	6206 <tc_callback_logger_service+0x1e>
		sim808_send_command(CMD_GET_GPS_DATA);
    61f6:	4b07      	ldr	r3, [pc, #28]	; (6214 <tc_callback_logger_service+0x2c>)
    61f8:	6818      	ldr	r0, [r3, #0]
    61fa:	6859      	ldr	r1, [r3, #4]
    61fc:	689a      	ldr	r2, [r3, #8]
    61fe:	68db      	ldr	r3, [r3, #12]
    6200:	4c05      	ldr	r4, [pc, #20]	; (6218 <tc_callback_logger_service+0x30>)
    6202:	47a0      	blx	r4
    6204:	e001      	b.n	620a <tc_callback_logger_service+0x22>
	}
	else {
		gprs_handle_uploads();
    6206:	4b05      	ldr	r3, [pc, #20]	; (621c <tc_callback_logger_service+0x34>)
    6208:	4798      	blx	r3
	}
	
	
	/* Do something on RTC alarm match here */
	//port_pin_toggle_output_level(LED_RTC);
}
    620a:	bd10      	pop	{r4, pc}
    620c:	00001d01 	.word	0x00001d01
    6210:	20000794 	.word	0x20000794
    6214:	2000032c 	.word	0x2000032c
    6218:	00002a7d 	.word	0x00002a7d
    621c:	0000223d 	.word	0x0000223d

00006220 <tc_callback_bg_service>:
#include "platform.h"


//Callback for updating display on platform
static void tc_callback_bg_service(struct tc_module *const module_inst)
{
    6220:	b508      	push	{r3, lr}
	background_service_platform();
    6222:	4b01      	ldr	r3, [pc, #4]	; (6228 <tc_callback_bg_service+0x8>)
    6224:	4798      	blx	r3
}
    6226:	bd08      	pop	{r3, pc}
    6228:	00001d19 	.word	0x00001d19

0000622c <main>:
	//port_pin_toggle_output_level(LED_RTC);
}


int main (void)
{
    622c:	b570      	push	{r4, r5, r6, lr}
    622e:	b086      	sub	sp, #24
	//Start and set up system
	system_init();
    6230:	4b1a      	ldr	r3, [pc, #104]	; (629c <main+0x70>)
    6232:	4798      	blx	r3
	delay_init();
    6234:	4b1a      	ldr	r3, [pc, #104]	; (62a0 <main+0x74>)
    6236:	4798      	blx	r3
	
	//Timer set up
	configure_tc();
    6238:	4b1a      	ldr	r3, [pc, #104]	; (62a4 <main+0x78>)
    623a:	4798      	blx	r3
	configure_tc_callbacks(tc_callback_bg_service);
    623c:	481a      	ldr	r0, [pc, #104]	; (62a8 <main+0x7c>)
    623e:	4b1b      	ldr	r3, [pc, #108]	; (62ac <main+0x80>)
    6240:	4798      	blx	r3
	
	//Set up adc
	void (*adc_callbacks[6])(uint16_t) = {update_adxl_gforce_z, update_adxl_gforce_y, update_adxl_gforce_x};
    6242:	2300      	movs	r3, #0
    6244:	9303      	str	r3, [sp, #12]
    6246:	9304      	str	r3, [sp, #16]
    6248:	9305      	str	r3, [sp, #20]
    624a:	4b19      	ldr	r3, [pc, #100]	; (62b0 <main+0x84>)
    624c:	9300      	str	r3, [sp, #0]
    624e:	4b19      	ldr	r3, [pc, #100]	; (62b4 <main+0x88>)
    6250:	9301      	str	r3, [sp, #4]
    6252:	4b19      	ldr	r3, [pc, #100]	; (62b8 <main+0x8c>)
    6254:	9302      	str	r3, [sp, #8]
	configure_adc(3, adc_callbacks);
    6256:	2003      	movs	r0, #3
    6258:	4669      	mov	r1, sp
    625a:	4b18      	ldr	r3, [pc, #96]	; (62bc <main+0x90>)
    625c:	4798      	blx	r3
	
	//setup for platform
 	init_platform();
    625e:	4b18      	ldr	r3, [pc, #96]	; (62c0 <main+0x94>)
    6260:	4798      	blx	r3
	 
	//Wait some for button read and then calibrate adxl
	init_adxl_calibration(adxl_calibrate_button_platform);
    6262:	4818      	ldr	r0, [pc, #96]	; (62c4 <main+0x98>)
    6264:	4b18      	ldr	r3, [pc, #96]	; (62c8 <main+0x9c>)
    6266:	4798      	blx	r3
	 
	//Setup SIM808 module
	sim808_init();
    6268:	4b18      	ldr	r3, [pc, #96]	; (62cc <main+0xa0>)
    626a:	4798      	blx	r3
	
	//Start rtc for logging interval
	rtc_lib_configure_soft_alarms();
    626c:	4b18      	ldr	r3, [pc, #96]	; (62d0 <main+0xa4>)
    626e:	4798      	blx	r3
		
	//Data logging
	rtc_lib_set_soft_alarm_simple(1, tc_callback_logger_service);
    6270:	2001      	movs	r0, #1
    6272:	4918      	ldr	r1, [pc, #96]	; (62d4 <main+0xa8>)
    6274:	4c18      	ldr	r4, [pc, #96]	; (62d8 <main+0xac>)
    6276:	47a0      	blx	r4
	
	//And uploading
	rtc_lib_set_soft_alarm_simple(38, gprs_send_data_log);
    6278:	2026      	movs	r0, #38	; 0x26
    627a:	4918      	ldr	r1, [pc, #96]	; (62dc <main+0xb0>)
    627c:	47a0      	blx	r4
	
	before_main_loop_platform();
    627e:	4b18      	ldr	r3, [pc, #96]	; (62e0 <main+0xb4>)
    6280:	4798      	blx	r3
	while (true) 
	{
		/* Infinite loop */

		//Update floats from accelerometer
		recalculate_accelerometer_values();
    6282:	4d18      	ldr	r5, [pc, #96]	; (62e4 <main+0xb8>)
			
		if(SIM808_buf.available == 1) {
    6284:	4c18      	ldr	r4, [pc, #96]	; (62e8 <main+0xbc>)
			sim808_parse_response();
    6286:	4e19      	ldr	r6, [pc, #100]	; (62ec <main+0xc0>)
	while (true) 
	{
		/* Infinite loop */

		//Update floats from accelerometer
		recalculate_accelerometer_values();
    6288:	47a8      	blx	r5
			
		if(SIM808_buf.available == 1) {
    628a:	2381      	movs	r3, #129	; 0x81
    628c:	5ce3      	ldrb	r3, [r4, r3]
    628e:	2b01      	cmp	r3, #1
    6290:	d100      	bne.n	6294 <main+0x68>
			sim808_parse_response();
    6292:	47b0      	blx	r6
		}
			
		//Run platform specifics
		main_platform();
    6294:	4b16      	ldr	r3, [pc, #88]	; (62f0 <main+0xc4>)
    6296:	4798      	blx	r3
	
		
	}
    6298:	e7f6      	b.n	6288 <main+0x5c>
    629a:	46c0      	nop			; (mov r8, r8)
    629c:	0000572d 	.word	0x0000572d
    62a0:	000035d5 	.word	0x000035d5
    62a4:	00003579 	.word	0x00003579
    62a8:	00006221 	.word	0x00006221
    62ac:	00003589 	.word	0x00003589
    62b0:	000061dd 	.word	0x000061dd
    62b4:	000061d1 	.word	0x000061d1
    62b8:	000061c5 	.word	0x000061c5
    62bc:	00000519 	.word	0x00000519
    62c0:	00001c75 	.word	0x00001c75
    62c4:	20000300 	.word	0x20000300
    62c8:	000003ed 	.word	0x000003ed
    62cc:	00003011 	.word	0x00003011
    62d0:	000028dd 	.word	0x000028dd
    62d4:	000061e9 	.word	0x000061e9
    62d8:	0000290d 	.word	0x0000290d
    62dc:	00001f25 	.word	0x00001f25
    62e0:	00001b39 	.word	0x00001b39
    62e4:	00000111 	.word	0x00000111
    62e8:	20000c28 	.word	0x20000c28
    62ec:	00002aad 	.word	0x00002aad
    62f0:	00001b55 	.word	0x00001b55
    62f4:	00000000 	.word	0x00000000

000062f8 <atan>:
    62f8:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
    62fa:	4656      	mov	r6, sl
    62fc:	464d      	mov	r5, r9
    62fe:	4644      	mov	r4, r8
    6300:	465f      	mov	r7, fp
    6302:	4bc5      	ldr	r3, [pc, #788]	; (6618 <atan+0x320>)
    6304:	b4f0      	push	{r4, r5, r6, r7}
    6306:	004e      	lsls	r6, r1, #1
    6308:	4681      	mov	r9, r0
    630a:	4688      	mov	r8, r1
    630c:	468a      	mov	sl, r1
    630e:	0876      	lsrs	r6, r6, #1
    6310:	429e      	cmp	r6, r3
    6312:	dd0c      	ble.n	632e <atan+0x36>
    6314:	4bc1      	ldr	r3, [pc, #772]	; (661c <atan+0x324>)
    6316:	429e      	cmp	r6, r3
    6318:	dd00      	ble.n	631c <atan+0x24>
    631a:	e0a7      	b.n	646c <atan+0x174>
    631c:	d100      	bne.n	6320 <atan+0x28>
    631e:	e0a2      	b.n	6466 <atan+0x16e>
    6320:	4650      	mov	r0, sl
    6322:	4abf      	ldr	r2, [pc, #764]	; (6620 <atan+0x328>)
    6324:	2800      	cmp	r0, #0
    6326:	dc00      	bgt.n	632a <atan+0x32>
    6328:	e0e3      	b.n	64f2 <atan+0x1fa>
    632a:	4bbe      	ldr	r3, [pc, #760]	; (6624 <atan+0x32c>)
    632c:	e0a6      	b.n	647c <atan+0x184>
    632e:	4bbe      	ldr	r3, [pc, #760]	; (6628 <atan+0x330>)
    6330:	429e      	cmp	r6, r3
    6332:	dd00      	ble.n	6336 <atan+0x3e>
    6334:	e0b8      	b.n	64a8 <atan+0x1b0>
    6336:	4bbd      	ldr	r3, [pc, #756]	; (662c <atan+0x334>)
    6338:	429e      	cmp	r6, r3
    633a:	dc00      	bgt.n	633e <atan+0x46>
    633c:	e0a6      	b.n	648c <atan+0x194>
    633e:	2401      	movs	r4, #1
    6340:	4264      	negs	r4, r4
    6342:	46a3      	mov	fp, r4
    6344:	464a      	mov	r2, r9
    6346:	4643      	mov	r3, r8
    6348:	4648      	mov	r0, r9
    634a:	4641      	mov	r1, r8
    634c:	f006 fbec 	bl	cb28 <__aeabi_dmul>
    6350:	1c06      	adds	r6, r0, #0
    6352:	1c0f      	adds	r7, r1, #0
    6354:	1c32      	adds	r2, r6, #0
    6356:	1c3b      	adds	r3, r7, #0
    6358:	f006 fbe6 	bl	cb28 <__aeabi_dmul>
    635c:	4b8f      	ldr	r3, [pc, #572]	; (659c <atan+0x2a4>)
    635e:	4a8e      	ldr	r2, [pc, #568]	; (6598 <atan+0x2a0>)
    6360:	1c04      	adds	r4, r0, #0
    6362:	1c0d      	adds	r5, r1, #0
    6364:	f006 fbe0 	bl	cb28 <__aeabi_dmul>
    6368:	4a8d      	ldr	r2, [pc, #564]	; (65a0 <atan+0x2a8>)
    636a:	4b8e      	ldr	r3, [pc, #568]	; (65a4 <atan+0x2ac>)
    636c:	f005 fc50 	bl	bc10 <__aeabi_dadd>
    6370:	1c22      	adds	r2, r4, #0
    6372:	1c2b      	adds	r3, r5, #0
    6374:	f006 fbd8 	bl	cb28 <__aeabi_dmul>
    6378:	4a8b      	ldr	r2, [pc, #556]	; (65a8 <atan+0x2b0>)
    637a:	4b8c      	ldr	r3, [pc, #560]	; (65ac <atan+0x2b4>)
    637c:	f005 fc48 	bl	bc10 <__aeabi_dadd>
    6380:	1c22      	adds	r2, r4, #0
    6382:	1c2b      	adds	r3, r5, #0
    6384:	f006 fbd0 	bl	cb28 <__aeabi_dmul>
    6388:	4a89      	ldr	r2, [pc, #548]	; (65b0 <atan+0x2b8>)
    638a:	4b8a      	ldr	r3, [pc, #552]	; (65b4 <atan+0x2bc>)
    638c:	f005 fc40 	bl	bc10 <__aeabi_dadd>
    6390:	1c22      	adds	r2, r4, #0
    6392:	1c2b      	adds	r3, r5, #0
    6394:	f006 fbc8 	bl	cb28 <__aeabi_dmul>
    6398:	4a87      	ldr	r2, [pc, #540]	; (65b8 <atan+0x2c0>)
    639a:	4b88      	ldr	r3, [pc, #544]	; (65bc <atan+0x2c4>)
    639c:	f005 fc38 	bl	bc10 <__aeabi_dadd>
    63a0:	1c22      	adds	r2, r4, #0
    63a2:	1c2b      	adds	r3, r5, #0
    63a4:	f006 fbc0 	bl	cb28 <__aeabi_dmul>
    63a8:	4a85      	ldr	r2, [pc, #532]	; (65c0 <atan+0x2c8>)
    63aa:	4b86      	ldr	r3, [pc, #536]	; (65c4 <atan+0x2cc>)
    63ac:	f005 fc30 	bl	bc10 <__aeabi_dadd>
    63b0:	1c32      	adds	r2, r6, #0
    63b2:	1c3b      	adds	r3, r7, #0
    63b4:	f006 fbb8 	bl	cb28 <__aeabi_dmul>
    63b8:	4a83      	ldr	r2, [pc, #524]	; (65c8 <atan+0x2d0>)
    63ba:	4b84      	ldr	r3, [pc, #528]	; (65cc <atan+0x2d4>)
    63bc:	1c06      	adds	r6, r0, #0
    63be:	1c0f      	adds	r7, r1, #0
    63c0:	1c20      	adds	r0, r4, #0
    63c2:	1c29      	adds	r1, r5, #0
    63c4:	f006 fbb0 	bl	cb28 <__aeabi_dmul>
    63c8:	4a81      	ldr	r2, [pc, #516]	; (65d0 <atan+0x2d8>)
    63ca:	4b82      	ldr	r3, [pc, #520]	; (65d4 <atan+0x2dc>)
    63cc:	f006 fe3c 	bl	d048 <__aeabi_dsub>
    63d0:	1c22      	adds	r2, r4, #0
    63d2:	1c2b      	adds	r3, r5, #0
    63d4:	f006 fba8 	bl	cb28 <__aeabi_dmul>
    63d8:	4a7f      	ldr	r2, [pc, #508]	; (65d8 <atan+0x2e0>)
    63da:	4b80      	ldr	r3, [pc, #512]	; (65dc <atan+0x2e4>)
    63dc:	f006 fe34 	bl	d048 <__aeabi_dsub>
    63e0:	1c22      	adds	r2, r4, #0
    63e2:	1c2b      	adds	r3, r5, #0
    63e4:	f006 fba0 	bl	cb28 <__aeabi_dmul>
    63e8:	4a7d      	ldr	r2, [pc, #500]	; (65e0 <atan+0x2e8>)
    63ea:	4b7e      	ldr	r3, [pc, #504]	; (65e4 <atan+0x2ec>)
    63ec:	f006 fe2c 	bl	d048 <__aeabi_dsub>
    63f0:	1c22      	adds	r2, r4, #0
    63f2:	1c2b      	adds	r3, r5, #0
    63f4:	f006 fb98 	bl	cb28 <__aeabi_dmul>
    63f8:	4a7b      	ldr	r2, [pc, #492]	; (65e8 <atan+0x2f0>)
    63fa:	4b7c      	ldr	r3, [pc, #496]	; (65ec <atan+0x2f4>)
    63fc:	f006 fe24 	bl	d048 <__aeabi_dsub>
    6400:	1c22      	adds	r2, r4, #0
    6402:	1c2b      	adds	r3, r5, #0
    6404:	f006 fb90 	bl	cb28 <__aeabi_dmul>
    6408:	1c02      	adds	r2, r0, #0
    640a:	4658      	mov	r0, fp
    640c:	1c0b      	adds	r3, r1, #0
    640e:	3001      	adds	r0, #1
    6410:	d100      	bne.n	6414 <atan+0x11c>
    6412:	e070      	b.n	64f6 <atan+0x1fe>
    6414:	4659      	mov	r1, fp
    6416:	00cc      	lsls	r4, r1, #3
    6418:	1c30      	adds	r0, r6, #0
    641a:	1c39      	adds	r1, r7, #0
    641c:	f005 fbf8 	bl	bc10 <__aeabi_dadd>
    6420:	464a      	mov	r2, r9
    6422:	4643      	mov	r3, r8
    6424:	f006 fb80 	bl	cb28 <__aeabi_dmul>
    6428:	4d81      	ldr	r5, [pc, #516]	; (6630 <atan+0x338>)
    642a:	1c0b      	adds	r3, r1, #0
    642c:	4981      	ldr	r1, [pc, #516]	; (6634 <atan+0x33c>)
    642e:	192d      	adds	r5, r5, r4
    6430:	1c02      	adds	r2, r0, #0
    6432:	190c      	adds	r4, r1, r4
    6434:	1c10      	adds	r0, r2, #0
    6436:	1c19      	adds	r1, r3, #0
    6438:	6822      	ldr	r2, [r4, #0]
    643a:	6863      	ldr	r3, [r4, #4]
    643c:	f006 fe04 	bl	d048 <__aeabi_dsub>
    6440:	464a      	mov	r2, r9
    6442:	4643      	mov	r3, r8
    6444:	f006 fe00 	bl	d048 <__aeabi_dsub>
    6448:	1c02      	adds	r2, r0, #0
    644a:	1c0b      	adds	r3, r1, #0
    644c:	6828      	ldr	r0, [r5, #0]
    644e:	6869      	ldr	r1, [r5, #4]
    6450:	f006 fdfa 	bl	d048 <__aeabi_dsub>
    6454:	1c02      	adds	r2, r0, #0
    6456:	4650      	mov	r0, sl
    6458:	1c0b      	adds	r3, r1, #0
    645a:	2800      	cmp	r0, #0
    645c:	da0e      	bge.n	647c <atan+0x184>
    645e:	2080      	movs	r0, #128	; 0x80
    6460:	0600      	lsls	r0, r0, #24
    6462:	180b      	adds	r3, r1, r0
    6464:	e00a      	b.n	647c <atan+0x184>
    6466:	2800      	cmp	r0, #0
    6468:	d100      	bne.n	646c <atan+0x174>
    646a:	e759      	b.n	6320 <atan+0x28>
    646c:	464a      	mov	r2, r9
    646e:	4643      	mov	r3, r8
    6470:	4648      	mov	r0, r9
    6472:	4641      	mov	r1, r8
    6474:	f005 fbcc 	bl	bc10 <__aeabi_dadd>
    6478:	1c02      	adds	r2, r0, #0
    647a:	1c0b      	adds	r3, r1, #0
    647c:	1c10      	adds	r0, r2, #0
    647e:	1c19      	adds	r1, r3, #0
    6480:	bc3c      	pop	{r2, r3, r4, r5}
    6482:	4690      	mov	r8, r2
    6484:	4699      	mov	r9, r3
    6486:	46a2      	mov	sl, r4
    6488:	46ab      	mov	fp, r5
    648a:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
    648c:	4a58      	ldr	r2, [pc, #352]	; (65f0 <atan+0x2f8>)
    648e:	4b59      	ldr	r3, [pc, #356]	; (65f4 <atan+0x2fc>)
    6490:	f005 fbbe 	bl	bc10 <__aeabi_dadd>
    6494:	4a58      	ldr	r2, [pc, #352]	; (65f8 <atan+0x300>)
    6496:	4b59      	ldr	r3, [pc, #356]	; (65fc <atan+0x304>)
    6498:	f004 fc54 	bl	ad44 <__aeabi_dcmpgt>
    649c:	2800      	cmp	r0, #0
    649e:	d100      	bne.n	64a2 <atan+0x1aa>
    64a0:	e74d      	b.n	633e <atan+0x46>
    64a2:	464a      	mov	r2, r9
    64a4:	4643      	mov	r3, r8
    64a6:	e7e9      	b.n	647c <atan+0x184>
    64a8:	f000 f8ce 	bl	6648 <fabs>
    64ac:	4b62      	ldr	r3, [pc, #392]	; (6638 <atan+0x340>)
    64ae:	1c04      	adds	r4, r0, #0
    64b0:	1c0d      	adds	r5, r1, #0
    64b2:	429e      	cmp	r6, r3
    64b4:	dc30      	bgt.n	6518 <atan+0x220>
    64b6:	4b61      	ldr	r3, [pc, #388]	; (663c <atan+0x344>)
    64b8:	429e      	cmp	r6, r3
    64ba:	dc56      	bgt.n	656a <atan+0x272>
    64bc:	1c22      	adds	r2, r4, #0
    64be:	1c2b      	adds	r3, r5, #0
    64c0:	f005 fba6 	bl	bc10 <__aeabi_dadd>
    64c4:	4a4c      	ldr	r2, [pc, #304]	; (65f8 <atan+0x300>)
    64c6:	4b4d      	ldr	r3, [pc, #308]	; (65fc <atan+0x304>)
    64c8:	f006 fdbe 	bl	d048 <__aeabi_dsub>
    64cc:	4a4c      	ldr	r2, [pc, #304]	; (6600 <atan+0x308>)
    64ce:	4b4d      	ldr	r3, [pc, #308]	; (6604 <atan+0x30c>)
    64d0:	1c06      	adds	r6, r0, #0
    64d2:	1c0f      	adds	r7, r1, #0
    64d4:	1c20      	adds	r0, r4, #0
    64d6:	1c29      	adds	r1, r5, #0
    64d8:	f005 fb9a 	bl	bc10 <__aeabi_dadd>
    64dc:	1c02      	adds	r2, r0, #0
    64de:	1c0b      	adds	r3, r1, #0
    64e0:	1c30      	adds	r0, r6, #0
    64e2:	1c39      	adds	r1, r7, #0
    64e4:	f005 feb6 	bl	c254 <__aeabi_ddiv>
    64e8:	4688      	mov	r8, r1
    64ea:	2100      	movs	r1, #0
    64ec:	4681      	mov	r9, r0
    64ee:	468b      	mov	fp, r1
    64f0:	e728      	b.n	6344 <atan+0x4c>
    64f2:	4b53      	ldr	r3, [pc, #332]	; (6640 <atan+0x348>)
    64f4:	e7c2      	b.n	647c <atan+0x184>
    64f6:	1c30      	adds	r0, r6, #0
    64f8:	1c39      	adds	r1, r7, #0
    64fa:	f005 fb89 	bl	bc10 <__aeabi_dadd>
    64fe:	464a      	mov	r2, r9
    6500:	4643      	mov	r3, r8
    6502:	f006 fb11 	bl	cb28 <__aeabi_dmul>
    6506:	1c02      	adds	r2, r0, #0
    6508:	1c0b      	adds	r3, r1, #0
    650a:	4648      	mov	r0, r9
    650c:	4641      	mov	r1, r8
    650e:	f006 fd9b 	bl	d048 <__aeabi_dsub>
    6512:	1c02      	adds	r2, r0, #0
    6514:	1c0b      	adds	r3, r1, #0
    6516:	e7b1      	b.n	647c <atan+0x184>
    6518:	4b4a      	ldr	r3, [pc, #296]	; (6644 <atan+0x34c>)
    651a:	429e      	cmp	r6, r3
    651c:	dc1a      	bgt.n	6554 <atan+0x25c>
    651e:	4a3a      	ldr	r2, [pc, #232]	; (6608 <atan+0x310>)
    6520:	4b3a      	ldr	r3, [pc, #232]	; (660c <atan+0x314>)
    6522:	f006 fd91 	bl	d048 <__aeabi_dsub>
    6526:	4a38      	ldr	r2, [pc, #224]	; (6608 <atan+0x310>)
    6528:	4b38      	ldr	r3, [pc, #224]	; (660c <atan+0x314>)
    652a:	1c06      	adds	r6, r0, #0
    652c:	1c0f      	adds	r7, r1, #0
    652e:	1c20      	adds	r0, r4, #0
    6530:	1c29      	adds	r1, r5, #0
    6532:	f006 faf9 	bl	cb28 <__aeabi_dmul>
    6536:	4a30      	ldr	r2, [pc, #192]	; (65f8 <atan+0x300>)
    6538:	4b30      	ldr	r3, [pc, #192]	; (65fc <atan+0x304>)
    653a:	f005 fb69 	bl	bc10 <__aeabi_dadd>
    653e:	1c02      	adds	r2, r0, #0
    6540:	1c0b      	adds	r3, r1, #0
    6542:	1c30      	adds	r0, r6, #0
    6544:	1c39      	adds	r1, r7, #0
    6546:	f005 fe85 	bl	c254 <__aeabi_ddiv>
    654a:	4681      	mov	r9, r0
    654c:	2002      	movs	r0, #2
    654e:	4688      	mov	r8, r1
    6550:	4683      	mov	fp, r0
    6552:	e6f7      	b.n	6344 <atan+0x4c>
    6554:	482e      	ldr	r0, [pc, #184]	; (6610 <atan+0x318>)
    6556:	492f      	ldr	r1, [pc, #188]	; (6614 <atan+0x31c>)
    6558:	1c22      	adds	r2, r4, #0
    655a:	1c2b      	adds	r3, r5, #0
    655c:	f005 fe7a 	bl	c254 <__aeabi_ddiv>
    6560:	4688      	mov	r8, r1
    6562:	2103      	movs	r1, #3
    6564:	4681      	mov	r9, r0
    6566:	468b      	mov	fp, r1
    6568:	e6ec      	b.n	6344 <atan+0x4c>
    656a:	4a23      	ldr	r2, [pc, #140]	; (65f8 <atan+0x300>)
    656c:	4b23      	ldr	r3, [pc, #140]	; (65fc <atan+0x304>)
    656e:	f006 fd6b 	bl	d048 <__aeabi_dsub>
    6572:	4a21      	ldr	r2, [pc, #132]	; (65f8 <atan+0x300>)
    6574:	4b21      	ldr	r3, [pc, #132]	; (65fc <atan+0x304>)
    6576:	1c06      	adds	r6, r0, #0
    6578:	1c0f      	adds	r7, r1, #0
    657a:	1c20      	adds	r0, r4, #0
    657c:	1c29      	adds	r1, r5, #0
    657e:	f005 fb47 	bl	bc10 <__aeabi_dadd>
    6582:	1c0b      	adds	r3, r1, #0
    6584:	1c02      	adds	r2, r0, #0
    6586:	1c39      	adds	r1, r7, #0
    6588:	1c30      	adds	r0, r6, #0
    658a:	f005 fe63 	bl	c254 <__aeabi_ddiv>
    658e:	2301      	movs	r3, #1
    6590:	4681      	mov	r9, r0
    6592:	4688      	mov	r8, r1
    6594:	469b      	mov	fp, r3
    6596:	e6d5      	b.n	6344 <atan+0x4c>
    6598:	e322da11 	.word	0xe322da11
    659c:	3f90ad3a 	.word	0x3f90ad3a
    65a0:	24760deb 	.word	0x24760deb
    65a4:	3fa97b4b 	.word	0x3fa97b4b
    65a8:	a0d03d51 	.word	0xa0d03d51
    65ac:	3fb10d66 	.word	0x3fb10d66
    65b0:	c54c206e 	.word	0xc54c206e
    65b4:	3fb745cd 	.word	0x3fb745cd
    65b8:	920083ff 	.word	0x920083ff
    65bc:	3fc24924 	.word	0x3fc24924
    65c0:	5555550d 	.word	0x5555550d
    65c4:	3fd55555 	.word	0x3fd55555
    65c8:	2c6a6c2f 	.word	0x2c6a6c2f
    65cc:	bfa2b444 	.word	0xbfa2b444
    65d0:	52defd9a 	.word	0x52defd9a
    65d4:	3fadde2d 	.word	0x3fadde2d
    65d8:	af749a6d 	.word	0xaf749a6d
    65dc:	3fb3b0f2 	.word	0x3fb3b0f2
    65e0:	fe231671 	.word	0xfe231671
    65e4:	3fbc71c6 	.word	0x3fbc71c6
    65e8:	9998ebc4 	.word	0x9998ebc4
    65ec:	3fc99999 	.word	0x3fc99999
    65f0:	8800759c 	.word	0x8800759c
    65f4:	7e37e43c 	.word	0x7e37e43c
    65f8:	00000000 	.word	0x00000000
    65fc:	3ff00000 	.word	0x3ff00000
    6600:	00000000 	.word	0x00000000
    6604:	40000000 	.word	0x40000000
    6608:	00000000 	.word	0x00000000
    660c:	3ff80000 	.word	0x3ff80000
    6610:	00000000 	.word	0x00000000
    6614:	bff00000 	.word	0xbff00000
    6618:	440fffff 	.word	0x440fffff
    661c:	7ff00000 	.word	0x7ff00000
    6620:	54442d18 	.word	0x54442d18
    6624:	3ff921fb 	.word	0x3ff921fb
    6628:	3fdbffff 	.word	0x3fdbffff
    662c:	3e1fffff 	.word	0x3e1fffff
    6630:	0000f820 	.word	0x0000f820
    6634:	0000f800 	.word	0x0000f800
    6638:	3ff2ffff 	.word	0x3ff2ffff
    663c:	3fe5ffff 	.word	0x3fe5ffff
    6640:	bff921fb 	.word	0xbff921fb
    6644:	40037fff 	.word	0x40037fff

00006648 <fabs>:
    6648:	004b      	lsls	r3, r1, #1
    664a:	0859      	lsrs	r1, r3, #1
    664c:	4770      	bx	lr
    664e:	46c0      	nop			; (mov r8, r8)

00006650 <sqrt>:
    6650:	b5f0      	push	{r4, r5, r6, r7, lr}
    6652:	4647      	mov	r7, r8
    6654:	b480      	push	{r7}
    6656:	b08a      	sub	sp, #40	; 0x28
    6658:	1c04      	adds	r4, r0, #0
    665a:	1c0d      	adds	r5, r1, #0
    665c:	f000 f858 	bl	6710 <__ieee754_sqrt>
    6660:	4a29      	ldr	r2, [pc, #164]	; (6708 <sqrt+0xb8>)
    6662:	2300      	movs	r3, #0
    6664:	56d3      	ldrsb	r3, [r2, r3]
    6666:	4690      	mov	r8, r2
    6668:	1c06      	adds	r6, r0, #0
    666a:	1c0f      	adds	r7, r1, #0
    666c:	3301      	adds	r3, #1
    666e:	d00d      	beq.n	668c <sqrt+0x3c>
    6670:	1c20      	adds	r0, r4, #0
    6672:	1c29      	adds	r1, r5, #0
    6674:	f000 f932 	bl	68dc <__fpclassifyd>
    6678:	2800      	cmp	r0, #0
    667a:	d007      	beq.n	668c <sqrt+0x3c>
    667c:	1c20      	adds	r0, r4, #0
    667e:	1c29      	adds	r1, r5, #0
    6680:	4b20      	ldr	r3, [pc, #128]	; (6704 <sqrt+0xb4>)
    6682:	4a1f      	ldr	r2, [pc, #124]	; (6700 <sqrt+0xb0>)
    6684:	f004 fb4a 	bl	ad1c <__aeabi_dcmplt>
    6688:	2800      	cmp	r0, #0
    668a:	d105      	bne.n	6698 <sqrt+0x48>
    668c:	1c30      	adds	r0, r6, #0
    668e:	1c39      	adds	r1, r7, #0
    6690:	b00a      	add	sp, #40	; 0x28
    6692:	bc04      	pop	{r2}
    6694:	4690      	mov	r8, r2
    6696:	bdf0      	pop	{r4, r5, r6, r7, pc}
    6698:	2301      	movs	r3, #1
    669a:	9300      	str	r3, [sp, #0]
    669c:	4b1b      	ldr	r3, [pc, #108]	; (670c <sqrt+0xbc>)
    669e:	9404      	str	r4, [sp, #16]
    66a0:	9505      	str	r5, [sp, #20]
    66a2:	9301      	str	r3, [sp, #4]
    66a4:	2300      	movs	r3, #0
    66a6:	9308      	str	r3, [sp, #32]
    66a8:	4643      	mov	r3, r8
    66aa:	9402      	str	r4, [sp, #8]
    66ac:	9503      	str	r5, [sp, #12]
    66ae:	781c      	ldrb	r4, [r3, #0]
    66b0:	2c00      	cmp	r4, #0
    66b2:	d10e      	bne.n	66d2 <sqrt+0x82>
    66b4:	4b13      	ldr	r3, [pc, #76]	; (6704 <sqrt+0xb4>)
    66b6:	4a12      	ldr	r2, [pc, #72]	; (6700 <sqrt+0xb0>)
    66b8:	9206      	str	r2, [sp, #24]
    66ba:	9307      	str	r3, [sp, #28]
    66bc:	4668      	mov	r0, sp
    66be:	f000 f93d 	bl	693c <matherr>
    66c2:	2800      	cmp	r0, #0
    66c4:	d00f      	beq.n	66e6 <sqrt+0x96>
    66c6:	9b08      	ldr	r3, [sp, #32]
    66c8:	2b00      	cmp	r3, #0
    66ca:	d111      	bne.n	66f0 <sqrt+0xa0>
    66cc:	9e06      	ldr	r6, [sp, #24]
    66ce:	9f07      	ldr	r7, [sp, #28]
    66d0:	e7dc      	b.n	668c <sqrt+0x3c>
    66d2:	490c      	ldr	r1, [pc, #48]	; (6704 <sqrt+0xb4>)
    66d4:	480a      	ldr	r0, [pc, #40]	; (6700 <sqrt+0xb0>)
    66d6:	1c02      	adds	r2, r0, #0
    66d8:	1c0b      	adds	r3, r1, #0
    66da:	f005 fdbb 	bl	c254 <__aeabi_ddiv>
    66de:	9006      	str	r0, [sp, #24]
    66e0:	9107      	str	r1, [sp, #28]
    66e2:	2c02      	cmp	r4, #2
    66e4:	d1ea      	bne.n	66bc <sqrt+0x6c>
    66e6:	f000 f937 	bl	6958 <__errno>
    66ea:	2321      	movs	r3, #33	; 0x21
    66ec:	6003      	str	r3, [r0, #0]
    66ee:	e7ea      	b.n	66c6 <sqrt+0x76>
    66f0:	f000 f932 	bl	6958 <__errno>
    66f4:	9c08      	ldr	r4, [sp, #32]
    66f6:	6004      	str	r4, [r0, #0]
    66f8:	e7e8      	b.n	66cc <sqrt+0x7c>
    66fa:	46c0      	nop			; (mov r8, r8)
    66fc:	46c0      	nop			; (mov r8, r8)
    66fe:	46c0      	nop			; (mov r8, r8)
	...
    6708:	20000109 	.word	0x20000109
    670c:	0000f840 	.word	0x0000f840

00006710 <__ieee754_sqrt>:
    6710:	b5f0      	push	{r4, r5, r6, r7, lr}
    6712:	465f      	mov	r7, fp
    6714:	4656      	mov	r6, sl
    6716:	464d      	mov	r5, r9
    6718:	4644      	mov	r4, r8
    671a:	b4f0      	push	{r4, r5, r6, r7}
    671c:	4e6c      	ldr	r6, [pc, #432]	; (68d0 <__ieee754_sqrt+0x1c0>)
    671e:	1c0d      	adds	r5, r1, #0
    6720:	1c37      	adds	r7, r6, #0
    6722:	b083      	sub	sp, #12
    6724:	1c04      	adds	r4, r0, #0
    6726:	1c02      	adds	r2, r0, #0
    6728:	1c0b      	adds	r3, r1, #0
    672a:	402f      	ands	r7, r5
    672c:	42b7      	cmp	r7, r6
    672e:	d100      	bne.n	6732 <__ieee754_sqrt+0x22>
    6730:	e0ad      	b.n	688e <__ieee754_sqrt+0x17e>
    6732:	2900      	cmp	r1, #0
    6734:	dc00      	bgt.n	6738 <__ieee754_sqrt+0x28>
    6736:	e08b      	b.n	6850 <__ieee754_sqrt+0x140>
    6738:	152f      	asrs	r7, r5, #20
    673a:	d100      	bne.n	673e <__ieee754_sqrt+0x2e>
    673c:	e094      	b.n	6868 <__ieee754_sqrt+0x158>
    673e:	4d65      	ldr	r5, [pc, #404]	; (68d4 <__ieee754_sqrt+0x1c4>)
    6740:	0309      	lsls	r1, r1, #12
    6742:	2380      	movs	r3, #128	; 0x80
    6744:	0b09      	lsrs	r1, r1, #12
    6746:	035b      	lsls	r3, r3, #13
    6748:	197f      	adds	r7, r7, r5
    674a:	430b      	orrs	r3, r1
    674c:	07fe      	lsls	r6, r7, #31
    674e:	d500      	bpl.n	6752 <__ieee754_sqrt+0x42>
    6750:	e070      	b.n	6834 <__ieee754_sqrt+0x124>
    6752:	107f      	asrs	r7, r7, #1
    6754:	0fc2      	lsrs	r2, r0, #31
    6756:	46b8      	mov	r8, r7
    6758:	005b      	lsls	r3, r3, #1
    675a:	2700      	movs	r7, #0
    675c:	2180      	movs	r1, #128	; 0x80
    675e:	189b      	adds	r3, r3, r2
    6760:	2416      	movs	r4, #22
    6762:	0042      	lsls	r2, r0, #1
    6764:	9700      	str	r7, [sp, #0]
    6766:	2000      	movs	r0, #0
    6768:	0389      	lsls	r1, r1, #14
    676a:	1845      	adds	r5, r0, r1
    676c:	429d      	cmp	r5, r3
    676e:	dc04      	bgt.n	677a <__ieee754_sqrt+0x6a>
    6770:	1868      	adds	r0, r5, r1
    6772:	1b5b      	subs	r3, r3, r5
    6774:	9d00      	ldr	r5, [sp, #0]
    6776:	186d      	adds	r5, r5, r1
    6778:	9500      	str	r5, [sp, #0]
    677a:	0fd5      	lsrs	r5, r2, #31
    677c:	005b      	lsls	r3, r3, #1
    677e:	3c01      	subs	r4, #1
    6780:	195b      	adds	r3, r3, r5
    6782:	0052      	lsls	r2, r2, #1
    6784:	0849      	lsrs	r1, r1, #1
    6786:	2c00      	cmp	r4, #0
    6788:	d1ef      	bne.n	676a <__ieee754_sqrt+0x5a>
    678a:	2180      	movs	r1, #128	; 0x80
    678c:	2600      	movs	r6, #0
    678e:	0609      	lsls	r1, r1, #24
    6790:	2520      	movs	r5, #32
    6792:	9601      	str	r6, [sp, #4]
    6794:	46b4      	mov	ip, r6
    6796:	4689      	mov	r9, r1
    6798:	e009      	b.n	67ae <__ieee754_sqrt+0x9e>
    679a:	4283      	cmp	r3, r0
    679c:	d046      	beq.n	682c <__ieee754_sqrt+0x11c>
    679e:	0fd4      	lsrs	r4, r2, #31
    67a0:	005b      	lsls	r3, r3, #1
    67a2:	3d01      	subs	r5, #1
    67a4:	191b      	adds	r3, r3, r4
    67a6:	0052      	lsls	r2, r2, #1
    67a8:	0849      	lsrs	r1, r1, #1
    67aa:	2d00      	cmp	r5, #0
    67ac:	d01c      	beq.n	67e8 <__ieee754_sqrt+0xd8>
    67ae:	4666      	mov	r6, ip
    67b0:	198c      	adds	r4, r1, r6
    67b2:	4283      	cmp	r3, r0
    67b4:	ddf1      	ble.n	679a <__ieee754_sqrt+0x8a>
    67b6:	1867      	adds	r7, r4, r1
    67b8:	0fe6      	lsrs	r6, r4, #31
    67ba:	46bc      	mov	ip, r7
    67bc:	07f6      	lsls	r6, r6, #31
    67be:	4682      	mov	sl, r0
    67c0:	454e      	cmp	r6, r9
    67c2:	d02c      	beq.n	681e <__ieee754_sqrt+0x10e>
    67c4:	1a1b      	subs	r3, r3, r0
    67c6:	42a2      	cmp	r2, r4
    67c8:	4180      	sbcs	r0, r0
    67ca:	4240      	negs	r0, r0
    67cc:	9f01      	ldr	r7, [sp, #4]
    67ce:	1a1b      	subs	r3, r3, r0
    67d0:	1b12      	subs	r2, r2, r4
    67d2:	187f      	adds	r7, r7, r1
    67d4:	0fd4      	lsrs	r4, r2, #31
    67d6:	005b      	lsls	r3, r3, #1
    67d8:	3d01      	subs	r5, #1
    67da:	9701      	str	r7, [sp, #4]
    67dc:	4650      	mov	r0, sl
    67de:	191b      	adds	r3, r3, r4
    67e0:	0052      	lsls	r2, r2, #1
    67e2:	0849      	lsrs	r1, r1, #1
    67e4:	2d00      	cmp	r5, #0
    67e6:	d1e2      	bne.n	67ae <__ieee754_sqrt+0x9e>
    67e8:	4313      	orrs	r3, r2
    67ea:	d128      	bne.n	683e <__ieee754_sqrt+0x12e>
    67ec:	9801      	ldr	r0, [sp, #4]
    67ee:	0843      	lsrs	r3, r0, #1
    67f0:	9d00      	ldr	r5, [sp, #0]
    67f2:	4e39      	ldr	r6, [pc, #228]	; (68d8 <__ieee754_sqrt+0x1c8>)
    67f4:	106a      	asrs	r2, r5, #1
    67f6:	1992      	adds	r2, r2, r6
    67f8:	07ed      	lsls	r5, r5, #31
    67fa:	d502      	bpl.n	6802 <__ieee754_sqrt+0xf2>
    67fc:	2180      	movs	r1, #128	; 0x80
    67fe:	0609      	lsls	r1, r1, #24
    6800:	430b      	orrs	r3, r1
    6802:	4640      	mov	r0, r8
    6804:	0507      	lsls	r7, r0, #20
    6806:	18b9      	adds	r1, r7, r2
    6808:	1c1c      	adds	r4, r3, #0
    680a:	1c0d      	adds	r5, r1, #0
    680c:	1c20      	adds	r0, r4, #0
    680e:	1c29      	adds	r1, r5, #0
    6810:	b003      	add	sp, #12
    6812:	bc3c      	pop	{r2, r3, r4, r5}
    6814:	4690      	mov	r8, r2
    6816:	4699      	mov	r9, r3
    6818:	46a2      	mov	sl, r4
    681a:	46ab      	mov	fp, r5
    681c:	bdf0      	pop	{r4, r5, r6, r7, pc}
    681e:	0fff      	lsrs	r7, r7, #31
    6820:	07ff      	lsls	r7, r7, #31
    6822:	427e      	negs	r6, r7
    6824:	417e      	adcs	r6, r7
    6826:	46b2      	mov	sl, r6
    6828:	4482      	add	sl, r0
    682a:	e7cb      	b.n	67c4 <__ieee754_sqrt+0xb4>
    682c:	4294      	cmp	r4, r2
    682e:	d9c2      	bls.n	67b6 <__ieee754_sqrt+0xa6>
    6830:	1c18      	adds	r0, r3, #0
    6832:	e7b4      	b.n	679e <__ieee754_sqrt+0x8e>
    6834:	0fc2      	lsrs	r2, r0, #31
    6836:	005b      	lsls	r3, r3, #1
    6838:	189b      	adds	r3, r3, r2
    683a:	0040      	lsls	r0, r0, #1
    683c:	e789      	b.n	6752 <__ieee754_sqrt+0x42>
    683e:	9901      	ldr	r1, [sp, #4]
    6840:	3101      	adds	r1, #1
    6842:	d02f      	beq.n	68a4 <__ieee754_sqrt+0x194>
    6844:	9c01      	ldr	r4, [sp, #4]
    6846:	2301      	movs	r3, #1
    6848:	4023      	ands	r3, r4
    684a:	191b      	adds	r3, r3, r4
    684c:	085b      	lsrs	r3, r3, #1
    684e:	e7cf      	b.n	67f0 <__ieee754_sqrt+0xe0>
    6850:	006b      	lsls	r3, r5, #1
    6852:	085b      	lsrs	r3, r3, #1
    6854:	431a      	orrs	r2, r3
    6856:	d0d9      	beq.n	680c <__ieee754_sqrt+0xfc>
    6858:	2700      	movs	r7, #0
    685a:	2900      	cmp	r1, #0
    685c:	d12b      	bne.n	68b6 <__ieee754_sqrt+0x1a6>
    685e:	0ac1      	lsrs	r1, r0, #11
    6860:	3f15      	subs	r7, #21
    6862:	0540      	lsls	r0, r0, #21
    6864:	2900      	cmp	r1, #0
    6866:	d0fa      	beq.n	685e <__ieee754_sqrt+0x14e>
    6868:	2280      	movs	r2, #128	; 0x80
    686a:	0352      	lsls	r2, r2, #13
    686c:	4211      	tst	r1, r2
    686e:	d11e      	bne.n	68ae <__ieee754_sqrt+0x19e>
    6870:	2300      	movs	r3, #0
    6872:	0049      	lsls	r1, r1, #1
    6874:	3301      	adds	r3, #1
    6876:	4211      	tst	r1, r2
    6878:	d0fb      	beq.n	6872 <__ieee754_sqrt+0x162>
    687a:	2401      	movs	r4, #1
    687c:	2220      	movs	r2, #32
    687e:	1ae4      	subs	r4, r4, r3
    6880:	1ad2      	subs	r2, r2, r3
    6882:	193f      	adds	r7, r7, r4
    6884:	1c04      	adds	r4, r0, #0
    6886:	40d4      	lsrs	r4, r2
    6888:	4321      	orrs	r1, r4
    688a:	4098      	lsls	r0, r3
    688c:	e757      	b.n	673e <__ieee754_sqrt+0x2e>
    688e:	1c20      	adds	r0, r4, #0
    6890:	1c29      	adds	r1, r5, #0
    6892:	f006 f949 	bl	cb28 <__aeabi_dmul>
    6896:	1c22      	adds	r2, r4, #0
    6898:	1c2b      	adds	r3, r5, #0
    689a:	f005 f9b9 	bl	bc10 <__aeabi_dadd>
    689e:	1c04      	adds	r4, r0, #0
    68a0:	1c0d      	adds	r5, r1, #0
    68a2:	e7b3      	b.n	680c <__ieee754_sqrt+0xfc>
    68a4:	9a00      	ldr	r2, [sp, #0]
    68a6:	2300      	movs	r3, #0
    68a8:	3201      	adds	r2, #1
    68aa:	9200      	str	r2, [sp, #0]
    68ac:	e7a0      	b.n	67f0 <__ieee754_sqrt+0xe0>
    68ae:	2220      	movs	r2, #32
    68b0:	2401      	movs	r4, #1
    68b2:	2300      	movs	r3, #0
    68b4:	e7e5      	b.n	6882 <__ieee754_sqrt+0x172>
    68b6:	1c22      	adds	r2, r4, #0
    68b8:	1c2b      	adds	r3, r5, #0
    68ba:	1c20      	adds	r0, r4, #0
    68bc:	1c29      	adds	r1, r5, #0
    68be:	f006 fbc3 	bl	d048 <__aeabi_dsub>
    68c2:	1c02      	adds	r2, r0, #0
    68c4:	1c0b      	adds	r3, r1, #0
    68c6:	f005 fcc5 	bl	c254 <__aeabi_ddiv>
    68ca:	1c04      	adds	r4, r0, #0
    68cc:	1c0d      	adds	r5, r1, #0
    68ce:	e79d      	b.n	680c <__ieee754_sqrt+0xfc>
    68d0:	7ff00000 	.word	0x7ff00000
    68d4:	fffffc01 	.word	0xfffffc01
    68d8:	3fe00000 	.word	0x3fe00000

000068dc <__fpclassifyd>:
    68dc:	1c0b      	adds	r3, r1, #0
    68de:	1c01      	adds	r1, r0, #0
    68e0:	1c02      	adds	r2, r0, #0
    68e2:	b530      	push	{r4, r5, lr}
    68e4:	4319      	orrs	r1, r3
    68e6:	2002      	movs	r0, #2
    68e8:	2900      	cmp	r1, #0
    68ea:	d100      	bne.n	68ee <__fpclassifyd+0x12>
    68ec:	bd30      	pop	{r4, r5, pc}
    68ee:	2180      	movs	r1, #128	; 0x80
    68f0:	0609      	lsls	r1, r1, #24
    68f2:	428b      	cmp	r3, r1
    68f4:	d016      	beq.n	6924 <__fpclassifyd+0x48>
    68f6:	490d      	ldr	r1, [pc, #52]	; (692c <__fpclassifyd+0x50>)
    68f8:	2004      	movs	r0, #4
    68fa:	185c      	adds	r4, r3, r1
    68fc:	490c      	ldr	r1, [pc, #48]	; (6930 <__fpclassifyd+0x54>)
    68fe:	428c      	cmp	r4, r1
    6900:	d9f4      	bls.n	68ec <__fpclassifyd+0x10>
    6902:	4d0c      	ldr	r5, [pc, #48]	; (6934 <__fpclassifyd+0x58>)
    6904:	195c      	adds	r4, r3, r5
    6906:	428c      	cmp	r4, r1
    6908:	d9f0      	bls.n	68ec <__fpclassifyd+0x10>
    690a:	4c0b      	ldr	r4, [pc, #44]	; (6938 <__fpclassifyd+0x5c>)
    690c:	0059      	lsls	r1, r3, #1
    690e:	0849      	lsrs	r1, r1, #1
    6910:	2003      	movs	r0, #3
    6912:	42a1      	cmp	r1, r4
    6914:	d9ea      	bls.n	68ec <__fpclassifyd+0x10>
    6916:	4c07      	ldr	r4, [pc, #28]	; (6934 <__fpclassifyd+0x58>)
    6918:	2000      	movs	r0, #0
    691a:	42a1      	cmp	r1, r4
    691c:	d1e6      	bne.n	68ec <__fpclassifyd+0x10>
    691e:	4250      	negs	r0, r2
    6920:	4150      	adcs	r0, r2
    6922:	e7e3      	b.n	68ec <__fpclassifyd+0x10>
    6924:	2a00      	cmp	r2, #0
    6926:	d0e1      	beq.n	68ec <__fpclassifyd+0x10>
    6928:	e7ef      	b.n	690a <__fpclassifyd+0x2e>
    692a:	46c0      	nop			; (mov r8, r8)
    692c:	fff00000 	.word	0xfff00000
    6930:	7fdfffff 	.word	0x7fdfffff
    6934:	7ff00000 	.word	0x7ff00000
    6938:	000fffff 	.word	0x000fffff

0000693c <matherr>:
    693c:	2000      	movs	r0, #0
    693e:	4770      	bx	lr

00006940 <atof>:
    6940:	b508      	push	{r3, lr}
    6942:	2100      	movs	r1, #0
    6944:	f000 ffa0 	bl	7888 <strtod>
    6948:	bd08      	pop	{r3, pc}

0000694a <atoi>:
    694a:	b508      	push	{r3, lr}
    694c:	2100      	movs	r1, #0
    694e:	220a      	movs	r2, #10
    6950:	f001 f830 	bl	79b4 <strtol>
    6954:	bd08      	pop	{r3, pc}
	...

00006958 <__errno>:
    6958:	4b01      	ldr	r3, [pc, #4]	; (6960 <__errno+0x8>)
    695a:	6818      	ldr	r0, [r3, #0]
    695c:	4770      	bx	lr
    695e:	46c0      	nop			; (mov r8, r8)
    6960:	2000016c 	.word	0x2000016c

00006964 <__libc_init_array>:
    6964:	b570      	push	{r4, r5, r6, lr}
    6966:	4b0e      	ldr	r3, [pc, #56]	; (69a0 <__libc_init_array+0x3c>)
    6968:	4d0e      	ldr	r5, [pc, #56]	; (69a4 <__libc_init_array+0x40>)
    696a:	2400      	movs	r4, #0
    696c:	1aed      	subs	r5, r5, r3
    696e:	10ad      	asrs	r5, r5, #2
    6970:	1c1e      	adds	r6, r3, #0
    6972:	42ac      	cmp	r4, r5
    6974:	d004      	beq.n	6980 <__libc_init_array+0x1c>
    6976:	00a3      	lsls	r3, r4, #2
    6978:	58f3      	ldr	r3, [r6, r3]
    697a:	4798      	blx	r3
    697c:	3401      	adds	r4, #1
    697e:	e7f8      	b.n	6972 <__libc_init_array+0xe>
    6980:	f009 f96c 	bl	fc5c <_init>
    6984:	4b08      	ldr	r3, [pc, #32]	; (69a8 <__libc_init_array+0x44>)
    6986:	4d09      	ldr	r5, [pc, #36]	; (69ac <__libc_init_array+0x48>)
    6988:	2400      	movs	r4, #0
    698a:	1aed      	subs	r5, r5, r3
    698c:	10ad      	asrs	r5, r5, #2
    698e:	1c1e      	adds	r6, r3, #0
    6990:	42ac      	cmp	r4, r5
    6992:	d004      	beq.n	699e <__libc_init_array+0x3a>
    6994:	00a3      	lsls	r3, r4, #2
    6996:	58f3      	ldr	r3, [r6, r3]
    6998:	4798      	blx	r3
    699a:	3401      	adds	r4, #1
    699c:	e7f8      	b.n	6990 <__libc_init_array+0x2c>
    699e:	bd70      	pop	{r4, r5, r6, pc}
    69a0:	0000fc68 	.word	0x0000fc68
    69a4:	0000fc68 	.word	0x0000fc68
    69a8:	0000fc68 	.word	0x0000fc68
    69ac:	0000fc6c 	.word	0x0000fc6c

000069b0 <memcpy>:
    69b0:	b510      	push	{r4, lr}
    69b2:	2300      	movs	r3, #0
    69b4:	4293      	cmp	r3, r2
    69b6:	d003      	beq.n	69c0 <memcpy+0x10>
    69b8:	5ccc      	ldrb	r4, [r1, r3]
    69ba:	54c4      	strb	r4, [r0, r3]
    69bc:	3301      	adds	r3, #1
    69be:	e7f9      	b.n	69b4 <memcpy+0x4>
    69c0:	bd10      	pop	{r4, pc}

000069c2 <memset>:
    69c2:	1c03      	adds	r3, r0, #0
    69c4:	1882      	adds	r2, r0, r2
    69c6:	4293      	cmp	r3, r2
    69c8:	d002      	beq.n	69d0 <memset+0xe>
    69ca:	7019      	strb	r1, [r3, #0]
    69cc:	3301      	adds	r3, #1
    69ce:	e7fa      	b.n	69c6 <memset+0x4>
    69d0:	4770      	bx	lr
	...

000069d4 <iprintf>:
    69d4:	b40f      	push	{r0, r1, r2, r3}
    69d6:	4b0b      	ldr	r3, [pc, #44]	; (6a04 <iprintf+0x30>)
    69d8:	b513      	push	{r0, r1, r4, lr}
    69da:	681c      	ldr	r4, [r3, #0]
    69dc:	2c00      	cmp	r4, #0
    69de:	d005      	beq.n	69ec <iprintf+0x18>
    69e0:	69a3      	ldr	r3, [r4, #24]
    69e2:	2b00      	cmp	r3, #0
    69e4:	d102      	bne.n	69ec <iprintf+0x18>
    69e6:	1c20      	adds	r0, r4, #0
    69e8:	f002 ff04 	bl	97f4 <__sinit>
    69ec:	ab05      	add	r3, sp, #20
    69ee:	68a1      	ldr	r1, [r4, #8]
    69f0:	1c20      	adds	r0, r4, #0
    69f2:	9a04      	ldr	r2, [sp, #16]
    69f4:	9301      	str	r3, [sp, #4]
    69f6:	f001 f963 	bl	7cc0 <_vfiprintf_r>
    69fa:	bc16      	pop	{r1, r2, r4}
    69fc:	bc08      	pop	{r3}
    69fe:	b004      	add	sp, #16
    6a00:	4718      	bx	r3
    6a02:	46c0      	nop			; (mov r8, r8)
    6a04:	2000016c 	.word	0x2000016c

00006a08 <setbuf>:
    6a08:	b508      	push	{r3, lr}
    6a0a:	424a      	negs	r2, r1
    6a0c:	414a      	adcs	r2, r1
    6a0e:	2380      	movs	r3, #128	; 0x80
    6a10:	0052      	lsls	r2, r2, #1
    6a12:	00db      	lsls	r3, r3, #3
    6a14:	f000 f802 	bl	6a1c <setvbuf>
    6a18:	bd08      	pop	{r3, pc}
	...

00006a1c <setvbuf>:
    6a1c:	b5f7      	push	{r0, r1, r2, r4, r5, r6, r7, lr}
    6a1e:	1c1e      	adds	r6, r3, #0
    6a20:	4b3c      	ldr	r3, [pc, #240]	; (6b14 <setvbuf+0xf8>)
    6a22:	1c04      	adds	r4, r0, #0
    6a24:	681d      	ldr	r5, [r3, #0]
    6a26:	1c0f      	adds	r7, r1, #0
    6a28:	9201      	str	r2, [sp, #4]
    6a2a:	2d00      	cmp	r5, #0
    6a2c:	d005      	beq.n	6a3a <setvbuf+0x1e>
    6a2e:	69aa      	ldr	r2, [r5, #24]
    6a30:	2a00      	cmp	r2, #0
    6a32:	d102      	bne.n	6a3a <setvbuf+0x1e>
    6a34:	1c28      	adds	r0, r5, #0
    6a36:	f002 fedd 	bl	97f4 <__sinit>
    6a3a:	4b37      	ldr	r3, [pc, #220]	; (6b18 <setvbuf+0xfc>)
    6a3c:	429c      	cmp	r4, r3
    6a3e:	d101      	bne.n	6a44 <setvbuf+0x28>
    6a40:	686c      	ldr	r4, [r5, #4]
    6a42:	e008      	b.n	6a56 <setvbuf+0x3a>
    6a44:	4b35      	ldr	r3, [pc, #212]	; (6b1c <setvbuf+0x100>)
    6a46:	429c      	cmp	r4, r3
    6a48:	d101      	bne.n	6a4e <setvbuf+0x32>
    6a4a:	68ac      	ldr	r4, [r5, #8]
    6a4c:	e003      	b.n	6a56 <setvbuf+0x3a>
    6a4e:	4b34      	ldr	r3, [pc, #208]	; (6b20 <setvbuf+0x104>)
    6a50:	429c      	cmp	r4, r3
    6a52:	d100      	bne.n	6a56 <setvbuf+0x3a>
    6a54:	68ec      	ldr	r4, [r5, #12]
    6a56:	9b01      	ldr	r3, [sp, #4]
    6a58:	2b02      	cmp	r3, #2
    6a5a:	d857      	bhi.n	6b0c <setvbuf+0xf0>
    6a5c:	2e00      	cmp	r6, #0
    6a5e:	db55      	blt.n	6b0c <setvbuf+0xf0>
    6a60:	1c28      	adds	r0, r5, #0
    6a62:	1c21      	adds	r1, r4, #0
    6a64:	f002 fe46 	bl	96f4 <_fflush_r>
    6a68:	2300      	movs	r3, #0
    6a6a:	6063      	str	r3, [r4, #4]
    6a6c:	61a3      	str	r3, [r4, #24]
    6a6e:	89a3      	ldrh	r3, [r4, #12]
    6a70:	061a      	lsls	r2, r3, #24
    6a72:	d503      	bpl.n	6a7c <setvbuf+0x60>
    6a74:	1c28      	adds	r0, r5, #0
    6a76:	6921      	ldr	r1, [r4, #16]
    6a78:	f003 fece 	bl	a818 <_free_r>
    6a7c:	89a3      	ldrh	r3, [r4, #12]
    6a7e:	2283      	movs	r2, #131	; 0x83
    6a80:	4393      	bics	r3, r2
    6a82:	81a3      	strh	r3, [r4, #12]
    6a84:	9b01      	ldr	r3, [sp, #4]
    6a86:	2b02      	cmp	r3, #2
    6a88:	d013      	beq.n	6ab2 <setvbuf+0x96>
    6a8a:	2f00      	cmp	r7, #0
    6a8c:	d125      	bne.n	6ada <setvbuf+0xbe>
    6a8e:	2e00      	cmp	r6, #0
    6a90:	d101      	bne.n	6a96 <setvbuf+0x7a>
    6a92:	2680      	movs	r6, #128	; 0x80
    6a94:	00f6      	lsls	r6, r6, #3
    6a96:	1c30      	adds	r0, r6, #0
    6a98:	f003 fa84 	bl	9fa4 <malloc>
    6a9c:	1e07      	subs	r7, r0, #0
    6a9e:	d118      	bne.n	6ad2 <setvbuf+0xb6>
    6aa0:	2080      	movs	r0, #128	; 0x80
    6aa2:	00c0      	lsls	r0, r0, #3
    6aa4:	f003 fa7e 	bl	9fa4 <malloc>
    6aa8:	1e07      	subs	r7, r0, #0
    6aaa:	d110      	bne.n	6ace <setvbuf+0xb2>
    6aac:	2001      	movs	r0, #1
    6aae:	4240      	negs	r0, r0
    6ab0:	e000      	b.n	6ab4 <setvbuf+0x98>
    6ab2:	2000      	movs	r0, #0
    6ab4:	89a3      	ldrh	r3, [r4, #12]
    6ab6:	2202      	movs	r2, #2
    6ab8:	4313      	orrs	r3, r2
    6aba:	81a3      	strh	r3, [r4, #12]
    6abc:	2300      	movs	r3, #0
    6abe:	60a3      	str	r3, [r4, #8]
    6ac0:	1c23      	adds	r3, r4, #0
    6ac2:	3347      	adds	r3, #71	; 0x47
    6ac4:	6023      	str	r3, [r4, #0]
    6ac6:	6123      	str	r3, [r4, #16]
    6ac8:	2301      	movs	r3, #1
    6aca:	6163      	str	r3, [r4, #20]
    6acc:	e020      	b.n	6b10 <setvbuf+0xf4>
    6ace:	2680      	movs	r6, #128	; 0x80
    6ad0:	00f6      	lsls	r6, r6, #3
    6ad2:	89a3      	ldrh	r3, [r4, #12]
    6ad4:	2280      	movs	r2, #128	; 0x80
    6ad6:	4313      	orrs	r3, r2
    6ad8:	81a3      	strh	r3, [r4, #12]
    6ada:	9a01      	ldr	r2, [sp, #4]
    6adc:	2a01      	cmp	r2, #1
    6ade:	d104      	bne.n	6aea <setvbuf+0xce>
    6ae0:	89a3      	ldrh	r3, [r4, #12]
    6ae2:	4313      	orrs	r3, r2
    6ae4:	81a3      	strh	r3, [r4, #12]
    6ae6:	4273      	negs	r3, r6
    6ae8:	61a3      	str	r3, [r4, #24]
    6aea:	4b0e      	ldr	r3, [pc, #56]	; (6b24 <setvbuf+0x108>)
    6aec:	2000      	movs	r0, #0
    6aee:	62ab      	str	r3, [r5, #40]	; 0x28
    6af0:	89a3      	ldrh	r3, [r4, #12]
    6af2:	6027      	str	r7, [r4, #0]
    6af4:	6127      	str	r7, [r4, #16]
    6af6:	6166      	str	r6, [r4, #20]
    6af8:	071a      	lsls	r2, r3, #28
    6afa:	d509      	bpl.n	6b10 <setvbuf+0xf4>
    6afc:	2203      	movs	r2, #3
    6afe:	4013      	ands	r3, r2
    6b00:	425a      	negs	r2, r3
    6b02:	4153      	adcs	r3, r2
    6b04:	425b      	negs	r3, r3
    6b06:	401e      	ands	r6, r3
    6b08:	60a6      	str	r6, [r4, #8]
    6b0a:	e001      	b.n	6b10 <setvbuf+0xf4>
    6b0c:	2001      	movs	r0, #1
    6b0e:	4240      	negs	r0, r0
    6b10:	bdfe      	pop	{r1, r2, r3, r4, r5, r6, r7, pc}
    6b12:	46c0      	nop			; (mov r8, r8)
    6b14:	2000016c 	.word	0x2000016c
    6b18:	0000f9f4 	.word	0x0000f9f4
    6b1c:	0000fa14 	.word	0x0000fa14
    6b20:	0000fa34 	.word	0x0000fa34
    6b24:	0000974d 	.word	0x0000974d

00006b28 <siprintf>:
    6b28:	b40e      	push	{r1, r2, r3}
    6b2a:	b500      	push	{lr}
    6b2c:	b09c      	sub	sp, #112	; 0x70
    6b2e:	ab1d      	add	r3, sp, #116	; 0x74
    6b30:	cb04      	ldmia	r3!, {r2}
    6b32:	2282      	movs	r2, #130	; 0x82
    6b34:	a902      	add	r1, sp, #8
    6b36:	0092      	lsls	r2, r2, #2
    6b38:	818a      	strh	r2, [r1, #12]
    6b3a:	4a0a      	ldr	r2, [pc, #40]	; (6b64 <siprintf+0x3c>)
    6b3c:	9002      	str	r0, [sp, #8]
    6b3e:	608a      	str	r2, [r1, #8]
    6b40:	614a      	str	r2, [r1, #20]
    6b42:	2201      	movs	r2, #1
    6b44:	4252      	negs	r2, r2
    6b46:	81ca      	strh	r2, [r1, #14]
    6b48:	4a07      	ldr	r2, [pc, #28]	; (6b68 <siprintf+0x40>)
    6b4a:	6108      	str	r0, [r1, #16]
    6b4c:	6810      	ldr	r0, [r2, #0]
    6b4e:	9a1d      	ldr	r2, [sp, #116]	; 0x74
    6b50:	9301      	str	r3, [sp, #4]
    6b52:	f000 ff9d 	bl	7a90 <_svfiprintf_r>
    6b56:	9a02      	ldr	r2, [sp, #8]
    6b58:	2300      	movs	r3, #0
    6b5a:	7013      	strb	r3, [r2, #0]
    6b5c:	b01c      	add	sp, #112	; 0x70
    6b5e:	bc08      	pop	{r3}
    6b60:	b003      	add	sp, #12
    6b62:	4718      	bx	r3
    6b64:	7fffffff 	.word	0x7fffffff
    6b68:	2000016c 	.word	0x2000016c

00006b6c <strchr>:
    6b6c:	b2c9      	uxtb	r1, r1
    6b6e:	7803      	ldrb	r3, [r0, #0]
    6b70:	2b00      	cmp	r3, #0
    6b72:	d003      	beq.n	6b7c <strchr+0x10>
    6b74:	428b      	cmp	r3, r1
    6b76:	d004      	beq.n	6b82 <strchr+0x16>
    6b78:	3001      	adds	r0, #1
    6b7a:	e7f8      	b.n	6b6e <strchr+0x2>
    6b7c:	2900      	cmp	r1, #0
    6b7e:	d000      	beq.n	6b82 <strchr+0x16>
    6b80:	1c18      	adds	r0, r3, #0
    6b82:	4770      	bx	lr

00006b84 <strcmp>:
    6b84:	7802      	ldrb	r2, [r0, #0]
    6b86:	780b      	ldrb	r3, [r1, #0]
    6b88:	3001      	adds	r0, #1
    6b8a:	3101      	adds	r1, #1
    6b8c:	2a00      	cmp	r2, #0
    6b8e:	d001      	beq.n	6b94 <strcmp+0x10>
    6b90:	429a      	cmp	r2, r3
    6b92:	d0f7      	beq.n	6b84 <strcmp>
    6b94:	1ad0      	subs	r0, r2, r3
    6b96:	4770      	bx	lr

00006b98 <strcpy>:
    6b98:	1c03      	adds	r3, r0, #0
    6b9a:	780a      	ldrb	r2, [r1, #0]
    6b9c:	3101      	adds	r1, #1
    6b9e:	701a      	strb	r2, [r3, #0]
    6ba0:	3301      	adds	r3, #1
    6ba2:	2a00      	cmp	r2, #0
    6ba4:	d1f9      	bne.n	6b9a <strcpy+0x2>
    6ba6:	4770      	bx	lr

00006ba8 <strlen>:
    6ba8:	2300      	movs	r3, #0
    6baa:	5cc2      	ldrb	r2, [r0, r3]
    6bac:	3301      	adds	r3, #1
    6bae:	2a00      	cmp	r2, #0
    6bb0:	d1fb      	bne.n	6baa <strlen+0x2>
    6bb2:	1e58      	subs	r0, r3, #1
    6bb4:	4770      	bx	lr

00006bb6 <strncpy>:
    6bb6:	b530      	push	{r4, r5, lr}
    6bb8:	1c03      	adds	r3, r0, #0
    6bba:	2a00      	cmp	r2, #0
    6bbc:	d007      	beq.n	6bce <strncpy+0x18>
    6bbe:	780c      	ldrb	r4, [r1, #0]
    6bc0:	3301      	adds	r3, #1
    6bc2:	1e5d      	subs	r5, r3, #1
    6bc4:	3a01      	subs	r2, #1
    6bc6:	702c      	strb	r4, [r5, #0]
    6bc8:	3101      	adds	r1, #1
    6bca:	2c00      	cmp	r4, #0
    6bcc:	d1f5      	bne.n	6bba <strncpy+0x4>
    6bce:	189a      	adds	r2, r3, r2
    6bd0:	4293      	cmp	r3, r2
    6bd2:	d003      	beq.n	6bdc <strncpy+0x26>
    6bd4:	2100      	movs	r1, #0
    6bd6:	7019      	strb	r1, [r3, #0]
    6bd8:	3301      	adds	r3, #1
    6bda:	e7f9      	b.n	6bd0 <strncpy+0x1a>
    6bdc:	bd30      	pop	{r4, r5, pc}

00006bde <match>:
    6bde:	b530      	push	{r4, r5, lr}
    6be0:	6802      	ldr	r2, [r0, #0]
    6be2:	780c      	ldrb	r4, [r1, #0]
    6be4:	3201      	adds	r2, #1
    6be6:	2c00      	cmp	r4, #0
    6be8:	d00a      	beq.n	6c00 <match+0x22>
    6bea:	7813      	ldrb	r3, [r2, #0]
    6bec:	1c1d      	adds	r5, r3, #0
    6bee:	3d41      	subs	r5, #65	; 0x41
    6bf0:	2d19      	cmp	r5, #25
    6bf2:	d800      	bhi.n	6bf6 <match+0x18>
    6bf4:	3320      	adds	r3, #32
    6bf6:	3101      	adds	r1, #1
    6bf8:	42a3      	cmp	r3, r4
    6bfa:	d0f2      	beq.n	6be2 <match+0x4>
    6bfc:	2000      	movs	r0, #0
    6bfe:	e001      	b.n	6c04 <match+0x26>
    6c00:	6002      	str	r2, [r0, #0]
    6c02:	2001      	movs	r0, #1
    6c04:	bd30      	pop	{r4, r5, pc}
	...

00006c08 <sulp>:
    6c08:	b570      	push	{r4, r5, r6, lr}
    6c0a:	1c16      	adds	r6, r2, #0
    6c0c:	1c0d      	adds	r5, r1, #0
    6c0e:	f003 fccd 	bl	a5ac <__ulp>
    6c12:	2e00      	cmp	r6, #0
    6c14:	d00b      	beq.n	6c2e <sulp+0x26>
    6c16:	006b      	lsls	r3, r5, #1
    6c18:	0d5b      	lsrs	r3, r3, #21
    6c1a:	226b      	movs	r2, #107	; 0x6b
    6c1c:	1ad3      	subs	r3, r2, r3
    6c1e:	2b00      	cmp	r3, #0
    6c20:	dd05      	ble.n	6c2e <sulp+0x26>
    6c22:	4d03      	ldr	r5, [pc, #12]	; (6c30 <sulp+0x28>)
    6c24:	051c      	lsls	r4, r3, #20
    6c26:	1963      	adds	r3, r4, r5
    6c28:	2200      	movs	r2, #0
    6c2a:	f005 ff7d 	bl	cb28 <__aeabi_dmul>
    6c2e:	bd70      	pop	{r4, r5, r6, pc}
    6c30:	3ff00000 	.word	0x3ff00000
    6c34:	00000000 	.word	0x00000000

00006c38 <_strtod_r>:
    6c38:	b5f0      	push	{r4, r5, r6, r7, lr}
    6c3a:	4fbe      	ldr	r7, [pc, #760]	; (6f34 <_strtod_r+0x2fc>)
    6c3c:	4ebc      	ldr	r6, [pc, #752]	; (6f30 <_strtod_r+0x2f8>)
    6c3e:	b0a1      	sub	sp, #132	; 0x84
    6c40:	2300      	movs	r3, #0
    6c42:	9008      	str	r0, [sp, #32]
    6c44:	910a      	str	r1, [sp, #40]	; 0x28
    6c46:	9219      	str	r2, [sp, #100]	; 0x64
    6c48:	931c      	str	r3, [sp, #112]	; 0x70
    6c4a:	911b      	str	r1, [sp, #108]	; 0x6c
    6c4c:	9a1b      	ldr	r2, [sp, #108]	; 0x6c
    6c4e:	7813      	ldrb	r3, [r2, #0]
    6c50:	2b0d      	cmp	r3, #13
    6c52:	d805      	bhi.n	6c60 <_strtod_r+0x28>
    6c54:	2b09      	cmp	r3, #9
    6c56:	d215      	bcs.n	6c84 <_strtod_r+0x4c>
    6c58:	2b00      	cmp	r3, #0
    6c5a:	d100      	bne.n	6c5e <_strtod_r+0x26>
    6c5c:	e1c1      	b.n	6fe2 <_strtod_r+0x3aa>
    6c5e:	e014      	b.n	6c8a <_strtod_r+0x52>
    6c60:	2b2b      	cmp	r3, #43	; 0x2b
    6c62:	d007      	beq.n	6c74 <_strtod_r+0x3c>
    6c64:	2b2d      	cmp	r3, #45	; 0x2d
    6c66:	d002      	beq.n	6c6e <_strtod_r+0x36>
    6c68:	2b20      	cmp	r3, #32
    6c6a:	d10e      	bne.n	6c8a <_strtod_r+0x52>
    6c6c:	e00a      	b.n	6c84 <_strtod_r+0x4c>
    6c6e:	2401      	movs	r4, #1
    6c70:	9416      	str	r4, [sp, #88]	; 0x58
    6c72:	e001      	b.n	6c78 <_strtod_r+0x40>
    6c74:	2500      	movs	r5, #0
    6c76:	9516      	str	r5, [sp, #88]	; 0x58
    6c78:	1c53      	adds	r3, r2, #1
    6c7a:	931b      	str	r3, [sp, #108]	; 0x6c
    6c7c:	7853      	ldrb	r3, [r2, #1]
    6c7e:	2b00      	cmp	r3, #0
    6c80:	d105      	bne.n	6c8e <_strtod_r+0x56>
    6c82:	e1ae      	b.n	6fe2 <_strtod_r+0x3aa>
    6c84:	3201      	adds	r2, #1
    6c86:	921b      	str	r2, [sp, #108]	; 0x6c
    6c88:	e7e0      	b.n	6c4c <_strtod_r+0x14>
    6c8a:	2400      	movs	r4, #0
    6c8c:	9416      	str	r4, [sp, #88]	; 0x58
    6c8e:	9d1b      	ldr	r5, [sp, #108]	; 0x6c
    6c90:	2400      	movs	r4, #0
    6c92:	782b      	ldrb	r3, [r5, #0]
    6c94:	940d      	str	r4, [sp, #52]	; 0x34
    6c96:	2b30      	cmp	r3, #48	; 0x30
    6c98:	d15a      	bne.n	6d50 <_strtod_r+0x118>
    6c9a:	786b      	ldrb	r3, [r5, #1]
    6c9c:	2b58      	cmp	r3, #88	; 0x58
    6c9e:	d001      	beq.n	6ca4 <_strtod_r+0x6c>
    6ca0:	2b78      	cmp	r3, #120	; 0x78
    6ca2:	d149      	bne.n	6d38 <_strtod_r+0x100>
    6ca4:	9c16      	ldr	r4, [sp, #88]	; 0x58
    6ca6:	ab1c      	add	r3, sp, #112	; 0x70
    6ca8:	9300      	str	r3, [sp, #0]
    6caa:	9401      	str	r4, [sp, #4]
    6cac:	9808      	ldr	r0, [sp, #32]
    6cae:	a91b      	add	r1, sp, #108	; 0x6c
    6cb0:	4aa1      	ldr	r2, [pc, #644]	; (6f38 <_strtod_r+0x300>)
    6cb2:	ab1d      	add	r3, sp, #116	; 0x74
    6cb4:	f002 fe59 	bl	996a <__gethex>
    6cb8:	2407      	movs	r4, #7
    6cba:	9007      	str	r0, [sp, #28]
    6cbc:	4004      	ands	r4, r0
    6cbe:	d101      	bne.n	6cc4 <_strtod_r+0x8c>
    6cc0:	f000 fdb0 	bl	7824 <_strtod_r+0xbec>
    6cc4:	2c06      	cmp	r4, #6
    6cc6:	d102      	bne.n	6cce <_strtod_r+0x96>
    6cc8:	3501      	adds	r5, #1
    6cca:	951b      	str	r5, [sp, #108]	; 0x6c
    6ccc:	e18b      	b.n	6fe6 <_strtod_r+0x3ae>
    6cce:	9a1c      	ldr	r2, [sp, #112]	; 0x70
    6cd0:	2a00      	cmp	r2, #0
    6cd2:	d007      	beq.n	6ce4 <_strtod_r+0xac>
    6cd4:	a81e      	add	r0, sp, #120	; 0x78
    6cd6:	2135      	movs	r1, #53	; 0x35
    6cd8:	f003 fd58 	bl	a78c <__copybits>
    6cdc:	9808      	ldr	r0, [sp, #32]
    6cde:	991c      	ldr	r1, [sp, #112]	; 0x70
    6ce0:	f003 f9c6 	bl	a070 <_Bfree>
    6ce4:	9b1d      	ldr	r3, [sp, #116]	; 0x74
    6ce6:	2c06      	cmp	r4, #6
    6ce8:	d81c      	bhi.n	6d24 <_strtod_r+0xec>
    6cea:	1c20      	adds	r0, r4, #0
    6cec:	f003 ff46 	bl	ab7c <__gnu_thumb1_case_uqi>
    6cf0:	14070a04 	.word	0x14070a04
    6cf4:	0a17      	.short	0x0a17
    6cf6:	04          	.byte	0x04
    6cf7:	00          	.byte	0x00
    6cf8:	2700      	movs	r7, #0
    6cfa:	1c3e      	adds	r6, r7, #0
    6cfc:	e012      	b.n	6d24 <_strtod_r+0xec>
    6cfe:	9e1e      	ldr	r6, [sp, #120]	; 0x78
    6d00:	9f1f      	ldr	r7, [sp, #124]	; 0x7c
    6d02:	e00f      	b.n	6d24 <_strtod_r+0xec>
    6d04:	488d      	ldr	r0, [pc, #564]	; (6f3c <_strtod_r+0x304>)
    6d06:	4a8e      	ldr	r2, [pc, #568]	; (6f40 <_strtod_r+0x308>)
    6d08:	181b      	adds	r3, r3, r0
    6d0a:	991f      	ldr	r1, [sp, #124]	; 0x7c
    6d0c:	051b      	lsls	r3, r3, #20
    6d0e:	400a      	ands	r2, r1
    6d10:	1c1f      	adds	r7, r3, #0
    6d12:	9e1e      	ldr	r6, [sp, #120]	; 0x78
    6d14:	4317      	orrs	r7, r2
    6d16:	e005      	b.n	6d24 <_strtod_r+0xec>
    6d18:	4f8a      	ldr	r7, [pc, #552]	; (6f44 <_strtod_r+0x30c>)
    6d1a:	2600      	movs	r6, #0
    6d1c:	e002      	b.n	6d24 <_strtod_r+0xec>
    6d1e:	2301      	movs	r3, #1
    6d20:	4f89      	ldr	r7, [pc, #548]	; (6f48 <_strtod_r+0x310>)
    6d22:	425e      	negs	r6, r3
    6d24:	9c07      	ldr	r4, [sp, #28]
    6d26:	0724      	lsls	r4, r4, #28
    6d28:	d401      	bmi.n	6d2e <_strtod_r+0xf6>
    6d2a:	f000 fd7b 	bl	7824 <_strtod_r+0xbec>
    6d2e:	2380      	movs	r3, #128	; 0x80
    6d30:	061b      	lsls	r3, r3, #24
    6d32:	431f      	orrs	r7, r3
    6d34:	f000 fd76 	bl	7824 <_strtod_r+0xbec>
    6d38:	9b1b      	ldr	r3, [sp, #108]	; 0x6c
    6d3a:	1c5a      	adds	r2, r3, #1
    6d3c:	921b      	str	r2, [sp, #108]	; 0x6c
    6d3e:	785b      	ldrb	r3, [r3, #1]
    6d40:	2b30      	cmp	r3, #48	; 0x30
    6d42:	d0f9      	beq.n	6d38 <_strtod_r+0x100>
    6d44:	2b00      	cmp	r3, #0
    6d46:	d101      	bne.n	6d4c <_strtod_r+0x114>
    6d48:	f000 fd6c 	bl	7824 <_strtod_r+0xbec>
    6d4c:	2501      	movs	r5, #1
    6d4e:	950d      	str	r5, [sp, #52]	; 0x34
    6d50:	9c1b      	ldr	r4, [sp, #108]	; 0x6c
    6d52:	2500      	movs	r5, #0
    6d54:	9410      	str	r4, [sp, #64]	; 0x40
    6d56:	950b      	str	r5, [sp, #44]	; 0x2c
    6d58:	950e      	str	r5, [sp, #56]	; 0x38
    6d5a:	9509      	str	r5, [sp, #36]	; 0x24
    6d5c:	9c1b      	ldr	r4, [sp, #108]	; 0x6c
    6d5e:	7825      	ldrb	r5, [r4, #0]
    6d60:	1c2b      	adds	r3, r5, #0
    6d62:	3b30      	subs	r3, #48	; 0x30
    6d64:	b2da      	uxtb	r2, r3
    6d66:	2a09      	cmp	r2, #9
    6d68:	d812      	bhi.n	6d90 <_strtod_r+0x158>
    6d6a:	9d09      	ldr	r5, [sp, #36]	; 0x24
    6d6c:	220a      	movs	r2, #10
    6d6e:	2d08      	cmp	r5, #8
    6d70:	dc04      	bgt.n	6d7c <_strtod_r+0x144>
    6d72:	9d0e      	ldr	r5, [sp, #56]	; 0x38
    6d74:	436a      	muls	r2, r5
    6d76:	189b      	adds	r3, r3, r2
    6d78:	930e      	str	r3, [sp, #56]	; 0x38
    6d7a:	e003      	b.n	6d84 <_strtod_r+0x14c>
    6d7c:	9d0b      	ldr	r5, [sp, #44]	; 0x2c
    6d7e:	436a      	muls	r2, r5
    6d80:	189b      	adds	r3, r3, r2
    6d82:	930b      	str	r3, [sp, #44]	; 0x2c
    6d84:	9d09      	ldr	r5, [sp, #36]	; 0x24
    6d86:	3401      	adds	r4, #1
    6d88:	3501      	adds	r5, #1
    6d8a:	9509      	str	r5, [sp, #36]	; 0x24
    6d8c:	941b      	str	r4, [sp, #108]	; 0x6c
    6d8e:	e7e5      	b.n	6d5c <_strtod_r+0x124>
    6d90:	9808      	ldr	r0, [sp, #32]
    6d92:	f003 f8b3 	bl	9efc <_localeconv_r>
    6d96:	6800      	ldr	r0, [r0, #0]
    6d98:	9007      	str	r0, [sp, #28]
    6d9a:	9808      	ldr	r0, [sp, #32]
    6d9c:	f003 f8ae 	bl	9efc <_localeconv_r>
    6da0:	6800      	ldr	r0, [r0, #0]
    6da2:	f7ff ff01 	bl	6ba8 <strlen>
    6da6:	9907      	ldr	r1, [sp, #28]
    6da8:	1c02      	adds	r2, r0, #0
    6daa:	1c20      	adds	r0, r4, #0
    6dac:	f003 fe54 	bl	aa58 <strncmp>
    6db0:	1e04      	subs	r4, r0, #0
    6db2:	d006      	beq.n	6dc2 <_strtod_r+0x18a>
    6db4:	9c09      	ldr	r4, [sp, #36]	; 0x24
    6db6:	2000      	movs	r0, #0
    6db8:	1c2b      	adds	r3, r5, #0
    6dba:	9407      	str	r4, [sp, #28]
    6dbc:	4684      	mov	ip, r0
    6dbe:	900c      	str	r0, [sp, #48]	; 0x30
    6dc0:	e063      	b.n	6e8a <_strtod_r+0x252>
    6dc2:	9808      	ldr	r0, [sp, #32]
    6dc4:	9d1b      	ldr	r5, [sp, #108]	; 0x6c
    6dc6:	f003 f899 	bl	9efc <_localeconv_r>
    6dca:	6800      	ldr	r0, [r0, #0]
    6dcc:	f7ff feec 	bl	6ba8 <strlen>
    6dd0:	182d      	adds	r5, r5, r0
    6dd2:	951b      	str	r5, [sp, #108]	; 0x6c
    6dd4:	782b      	ldrb	r3, [r5, #0]
    6dd6:	9d09      	ldr	r5, [sp, #36]	; 0x24
    6dd8:	1e28      	subs	r0, r5, #0
    6dda:	d148      	bne.n	6e6e <_strtod_r+0x236>
    6ddc:	2b30      	cmp	r3, #48	; 0x30
    6dde:	d105      	bne.n	6dec <_strtod_r+0x1b4>
    6de0:	9b1b      	ldr	r3, [sp, #108]	; 0x6c
    6de2:	3001      	adds	r0, #1
    6de4:	1c5a      	adds	r2, r3, #1
    6de6:	921b      	str	r2, [sp, #108]	; 0x6c
    6de8:	785b      	ldrb	r3, [r3, #1]
    6dea:	e7f7      	b.n	6ddc <_strtod_r+0x1a4>
    6dec:	1c1a      	adds	r2, r3, #0
    6dee:	3a31      	subs	r2, #49	; 0x31
    6df0:	2a08      	cmp	r2, #8
    6df2:	d845      	bhi.n	6e80 <_strtod_r+0x248>
    6df4:	9c1b      	ldr	r4, [sp, #108]	; 0x6c
    6df6:	4684      	mov	ip, r0
    6df8:	2000      	movs	r0, #0
    6dfa:	9410      	str	r4, [sp, #64]	; 0x40
    6dfc:	9007      	str	r0, [sp, #28]
    6dfe:	3b30      	subs	r3, #48	; 0x30
    6e00:	1c42      	adds	r2, r0, #1
    6e02:	2b00      	cmp	r3, #0
    6e04:	d02d      	beq.n	6e62 <_strtod_r+0x22a>
    6e06:	9907      	ldr	r1, [sp, #28]
    6e08:	4494      	add	ip, r2
    6e0a:	9d07      	ldr	r5, [sp, #28]
    6e0c:	3101      	adds	r1, #1
    6e0e:	1b4c      	subs	r4, r1, r5
    6e10:	4294      	cmp	r4, r2
    6e12:	da0e      	bge.n	6e32 <_strtod_r+0x1fa>
    6e14:	1e4c      	subs	r4, r1, #1
    6e16:	2c08      	cmp	r4, #8
    6e18:	dc04      	bgt.n	6e24 <_strtod_r+0x1ec>
    6e1a:	9d0e      	ldr	r5, [sp, #56]	; 0x38
    6e1c:	240a      	movs	r4, #10
    6e1e:	4365      	muls	r5, r4
    6e20:	950e      	str	r5, [sp, #56]	; 0x38
    6e22:	e7f2      	b.n	6e0a <_strtod_r+0x1d2>
    6e24:	2910      	cmp	r1, #16
    6e26:	dcf0      	bgt.n	6e0a <_strtod_r+0x1d2>
    6e28:	9d0b      	ldr	r5, [sp, #44]	; 0x2c
    6e2a:	240a      	movs	r4, #10
    6e2c:	4365      	muls	r5, r4
    6e2e:	950b      	str	r5, [sp, #44]	; 0x2c
    6e30:	e7eb      	b.n	6e0a <_strtod_r+0x1d2>
    6e32:	43c2      	mvns	r2, r0
    6e34:	17d2      	asrs	r2, r2, #31
    6e36:	4010      	ands	r0, r2
    6e38:	1828      	adds	r0, r5, r0
    6e3a:	1c44      	adds	r4, r0, #1
    6e3c:	9407      	str	r4, [sp, #28]
    6e3e:	2808      	cmp	r0, #8
    6e40:	dc06      	bgt.n	6e50 <_strtod_r+0x218>
    6e42:	9d0e      	ldr	r5, [sp, #56]	; 0x38
    6e44:	220a      	movs	r2, #10
    6e46:	436a      	muls	r2, r5
    6e48:	18d2      	adds	r2, r2, r3
    6e4a:	920e      	str	r2, [sp, #56]	; 0x38
    6e4c:	2200      	movs	r2, #0
    6e4e:	e008      	b.n	6e62 <_strtod_r+0x22a>
    6e50:	9c07      	ldr	r4, [sp, #28]
    6e52:	2200      	movs	r2, #0
    6e54:	2c10      	cmp	r4, #16
    6e56:	dc04      	bgt.n	6e62 <_strtod_r+0x22a>
    6e58:	9d0b      	ldr	r5, [sp, #44]	; 0x2c
    6e5a:	210a      	movs	r1, #10
    6e5c:	4369      	muls	r1, r5
    6e5e:	18c9      	adds	r1, r1, r3
    6e60:	910b      	str	r1, [sp, #44]	; 0x2c
    6e62:	9b1b      	ldr	r3, [sp, #108]	; 0x6c
    6e64:	1c10      	adds	r0, r2, #0
    6e66:	1c59      	adds	r1, r3, #1
    6e68:	911b      	str	r1, [sp, #108]	; 0x6c
    6e6a:	785b      	ldrb	r3, [r3, #1]
    6e6c:	e003      	b.n	6e76 <_strtod_r+0x23e>
    6e6e:	9d09      	ldr	r5, [sp, #36]	; 0x24
    6e70:	1c20      	adds	r0, r4, #0
    6e72:	9507      	str	r5, [sp, #28]
    6e74:	46a4      	mov	ip, r4
    6e76:	1c1a      	adds	r2, r3, #0
    6e78:	3a30      	subs	r2, #48	; 0x30
    6e7a:	2a09      	cmp	r2, #9
    6e7c:	d9bf      	bls.n	6dfe <_strtod_r+0x1c6>
    6e7e:	e002      	b.n	6e86 <_strtod_r+0x24e>
    6e80:	2400      	movs	r4, #0
    6e82:	9407      	str	r4, [sp, #28]
    6e84:	46a4      	mov	ip, r4
    6e86:	2101      	movs	r1, #1
    6e88:	910c      	str	r1, [sp, #48]	; 0x30
    6e8a:	2220      	movs	r2, #32
    6e8c:	1c19      	adds	r1, r3, #0
    6e8e:	4391      	bics	r1, r2
    6e90:	2200      	movs	r2, #0
    6e92:	2945      	cmp	r1, #69	; 0x45
    6e94:	d15f      	bne.n	6f56 <_strtod_r+0x31e>
    6e96:	9b07      	ldr	r3, [sp, #28]
    6e98:	9c0d      	ldr	r4, [sp, #52]	; 0x34
    6e9a:	4303      	orrs	r3, r0
    6e9c:	4323      	orrs	r3, r4
    6e9e:	4293      	cmp	r3, r2
    6ea0:	d100      	bne.n	6ea4 <_strtod_r+0x26c>
    6ea2:	e09e      	b.n	6fe2 <_strtod_r+0x3aa>
    6ea4:	9d1b      	ldr	r5, [sp, #108]	; 0x6c
    6ea6:	1c2b      	adds	r3, r5, #0
    6ea8:	3301      	adds	r3, #1
    6eaa:	931b      	str	r3, [sp, #108]	; 0x6c
    6eac:	786b      	ldrb	r3, [r5, #1]
    6eae:	950a      	str	r5, [sp, #40]	; 0x28
    6eb0:	2b2b      	cmp	r3, #43	; 0x2b
    6eb2:	d003      	beq.n	6ebc <_strtod_r+0x284>
    6eb4:	2b2d      	cmp	r3, #45	; 0x2d
    6eb6:	d003      	beq.n	6ec0 <_strtod_r+0x288>
    6eb8:	9211      	str	r2, [sp, #68]	; 0x44
    6eba:	e008      	b.n	6ece <_strtod_r+0x296>
    6ebc:	9211      	str	r2, [sp, #68]	; 0x44
    6ebe:	e001      	b.n	6ec4 <_strtod_r+0x28c>
    6ec0:	2101      	movs	r1, #1
    6ec2:	9111      	str	r1, [sp, #68]	; 0x44
    6ec4:	9b0a      	ldr	r3, [sp, #40]	; 0x28
    6ec6:	9c0a      	ldr	r4, [sp, #40]	; 0x28
    6ec8:	3302      	adds	r3, #2
    6eca:	931b      	str	r3, [sp, #108]	; 0x6c
    6ecc:	78a3      	ldrb	r3, [r4, #2]
    6ece:	1c1a      	adds	r2, r3, #0
    6ed0:	3a30      	subs	r2, #48	; 0x30
    6ed2:	2a09      	cmp	r2, #9
    6ed4:	d83c      	bhi.n	6f50 <_strtod_r+0x318>
    6ed6:	2b30      	cmp	r3, #48	; 0x30
    6ed8:	d104      	bne.n	6ee4 <_strtod_r+0x2ac>
    6eda:	9b1b      	ldr	r3, [sp, #108]	; 0x6c
    6edc:	1c5a      	adds	r2, r3, #1
    6ede:	921b      	str	r2, [sp, #108]	; 0x6c
    6ee0:	785b      	ldrb	r3, [r3, #1]
    6ee2:	e7f8      	b.n	6ed6 <_strtod_r+0x29e>
    6ee4:	1c1c      	adds	r4, r3, #0
    6ee6:	3c31      	subs	r4, #49	; 0x31
    6ee8:	2200      	movs	r2, #0
    6eea:	2c08      	cmp	r4, #8
    6eec:	d833      	bhi.n	6f56 <_strtod_r+0x31e>
    6eee:	1c1d      	adds	r5, r3, #0
    6ef0:	991b      	ldr	r1, [sp, #108]	; 0x6c
    6ef2:	3d30      	subs	r5, #48	; 0x30
    6ef4:	9b1b      	ldr	r3, [sp, #108]	; 0x6c
    6ef6:	1c5a      	adds	r2, r3, #1
    6ef8:	921b      	str	r2, [sp, #108]	; 0x6c
    6efa:	785b      	ldrb	r3, [r3, #1]
    6efc:	1c1c      	adds	r4, r3, #0
    6efe:	3c30      	subs	r4, #48	; 0x30
    6f00:	2c09      	cmp	r4, #9
    6f02:	d804      	bhi.n	6f0e <_strtod_r+0x2d6>
    6f04:	220a      	movs	r2, #10
    6f06:	4355      	muls	r5, r2
    6f08:	18ed      	adds	r5, r5, r3
    6f0a:	3d30      	subs	r5, #48	; 0x30
    6f0c:	e7f2      	b.n	6ef4 <_strtod_r+0x2bc>
    6f0e:	1a52      	subs	r2, r2, r1
    6f10:	920f      	str	r2, [sp, #60]	; 0x3c
    6f12:	4c0e      	ldr	r4, [pc, #56]	; (6f4c <_strtod_r+0x314>)
    6f14:	990f      	ldr	r1, [sp, #60]	; 0x3c
    6f16:	1c22      	adds	r2, r4, #0
    6f18:	2908      	cmp	r1, #8
    6f1a:	dc03      	bgt.n	6f24 <_strtod_r+0x2ec>
    6f1c:	1e2a      	subs	r2, r5, #0
    6f1e:	42a2      	cmp	r2, r4
    6f20:	dd00      	ble.n	6f24 <_strtod_r+0x2ec>
    6f22:	1c22      	adds	r2, r4, #0
    6f24:	9c11      	ldr	r4, [sp, #68]	; 0x44
    6f26:	2c00      	cmp	r4, #0
    6f28:	d015      	beq.n	6f56 <_strtod_r+0x31e>
    6f2a:	4252      	negs	r2, r2
    6f2c:	e013      	b.n	6f56 <_strtod_r+0x31e>
    6f2e:	46c0      	nop			; (mov r8, r8)
	...
    6f38:	0000f878 	.word	0x0000f878
    6f3c:	00000433 	.word	0x00000433
    6f40:	ffefffff 	.word	0xffefffff
    6f44:	7ff00000 	.word	0x7ff00000
    6f48:	7fffffff 	.word	0x7fffffff
    6f4c:	00004e1f 	.word	0x00004e1f
    6f50:	9d0a      	ldr	r5, [sp, #40]	; 0x28
    6f52:	2200      	movs	r2, #0
    6f54:	951b      	str	r5, [sp, #108]	; 0x6c
    6f56:	9c07      	ldr	r4, [sp, #28]
    6f58:	2c00      	cmp	r4, #0
    6f5a:	d148      	bne.n	6fee <_strtod_r+0x3b6>
    6f5c:	9d0d      	ldr	r5, [sp, #52]	; 0x34
    6f5e:	4328      	orrs	r0, r5
    6f60:	d001      	beq.n	6f66 <_strtod_r+0x32e>
    6f62:	f000 fc5f 	bl	7824 <_strtod_r+0xbec>
    6f66:	980c      	ldr	r0, [sp, #48]	; 0x30
    6f68:	2800      	cmp	r0, #0
    6f6a:	d13a      	bne.n	6fe2 <_strtod_r+0x3aa>
    6f6c:	2b4e      	cmp	r3, #78	; 0x4e
    6f6e:	d01c      	beq.n	6faa <_strtod_r+0x372>
    6f70:	dc02      	bgt.n	6f78 <_strtod_r+0x340>
    6f72:	2b49      	cmp	r3, #73	; 0x49
    6f74:	d005      	beq.n	6f82 <_strtod_r+0x34a>
    6f76:	e034      	b.n	6fe2 <_strtod_r+0x3aa>
    6f78:	2b69      	cmp	r3, #105	; 0x69
    6f7a:	d002      	beq.n	6f82 <_strtod_r+0x34a>
    6f7c:	2b6e      	cmp	r3, #110	; 0x6e
    6f7e:	d014      	beq.n	6faa <_strtod_r+0x372>
    6f80:	e02f      	b.n	6fe2 <_strtod_r+0x3aa>
    6f82:	a81b      	add	r0, sp, #108	; 0x6c
    6f84:	49a8      	ldr	r1, [pc, #672]	; (7228 <_strtod_r+0x5f0>)
    6f86:	f7ff fe2a 	bl	6bde <match>
    6f8a:	2800      	cmp	r0, #0
    6f8c:	d029      	beq.n	6fe2 <_strtod_r+0x3aa>
    6f8e:	9b1b      	ldr	r3, [sp, #108]	; 0x6c
    6f90:	a81b      	add	r0, sp, #108	; 0x6c
    6f92:	3b01      	subs	r3, #1
    6f94:	49a5      	ldr	r1, [pc, #660]	; (722c <_strtod_r+0x5f4>)
    6f96:	931b      	str	r3, [sp, #108]	; 0x6c
    6f98:	f7ff fe21 	bl	6bde <match>
    6f9c:	2800      	cmp	r0, #0
    6f9e:	d102      	bne.n	6fa6 <_strtod_r+0x36e>
    6fa0:	9b1b      	ldr	r3, [sp, #108]	; 0x6c
    6fa2:	3301      	adds	r3, #1
    6fa4:	931b      	str	r3, [sp, #108]	; 0x6c
    6fa6:	4fa2      	ldr	r7, [pc, #648]	; (7230 <_strtod_r+0x5f8>)
    6fa8:	e018      	b.n	6fdc <_strtod_r+0x3a4>
    6faa:	a81b      	add	r0, sp, #108	; 0x6c
    6fac:	49a1      	ldr	r1, [pc, #644]	; (7234 <_strtod_r+0x5fc>)
    6fae:	f7ff fe16 	bl	6bde <match>
    6fb2:	2800      	cmp	r0, #0
    6fb4:	d015      	beq.n	6fe2 <_strtod_r+0x3aa>
    6fb6:	991b      	ldr	r1, [sp, #108]	; 0x6c
    6fb8:	780b      	ldrb	r3, [r1, #0]
    6fba:	2b28      	cmp	r3, #40	; 0x28
    6fbc:	d10d      	bne.n	6fda <_strtod_r+0x3a2>
    6fbe:	a81b      	add	r0, sp, #108	; 0x6c
    6fc0:	499d      	ldr	r1, [pc, #628]	; (7238 <_strtod_r+0x600>)
    6fc2:	aa1e      	add	r2, sp, #120	; 0x78
    6fc4:	f002 ff01 	bl	9dca <__hexnan>
    6fc8:	2805      	cmp	r0, #5
    6fca:	d106      	bne.n	6fda <_strtod_r+0x3a2>
    6fcc:	4a98      	ldr	r2, [pc, #608]	; (7230 <_strtod_r+0x5f8>)
    6fce:	9b1f      	ldr	r3, [sp, #124]	; 0x7c
    6fd0:	1c17      	adds	r7, r2, #0
    6fd2:	431f      	orrs	r7, r3
    6fd4:	9e1e      	ldr	r6, [sp, #120]	; 0x78
    6fd6:	f000 fc25 	bl	7824 <_strtod_r+0xbec>
    6fda:	4f98      	ldr	r7, [pc, #608]	; (723c <_strtod_r+0x604>)
    6fdc:	2600      	movs	r6, #0
    6fde:	f000 fc21 	bl	7824 <_strtod_r+0xbec>
    6fe2:	9c0a      	ldr	r4, [sp, #40]	; 0x28
    6fe4:	941b      	str	r4, [sp, #108]	; 0x6c
    6fe6:	2500      	movs	r5, #0
    6fe8:	9516      	str	r5, [sp, #88]	; 0x58
    6fea:	f000 fc1b 	bl	7824 <_strtod_r+0xbec>
    6fee:	4664      	mov	r4, ip
    6ff0:	9d09      	ldr	r5, [sp, #36]	; 0x24
    6ff2:	1b14      	subs	r4, r2, r4
    6ff4:	940a      	str	r4, [sp, #40]	; 0x28
    6ff6:	2d00      	cmp	r5, #0
    6ff8:	d101      	bne.n	6ffe <_strtod_r+0x3c6>
    6ffa:	9c07      	ldr	r4, [sp, #28]
    6ffc:	9409      	str	r4, [sp, #36]	; 0x24
    6ffe:	9c07      	ldr	r4, [sp, #28]
    7000:	2c10      	cmp	r4, #16
    7002:	dd00      	ble.n	7006 <_strtod_r+0x3ce>
    7004:	2410      	movs	r4, #16
    7006:	980e      	ldr	r0, [sp, #56]	; 0x38
    7008:	f006 fbc4 	bl	d794 <__aeabi_ui2d>
    700c:	1c06      	adds	r6, r0, #0
    700e:	1c0f      	adds	r7, r1, #0
    7010:	2c09      	cmp	r4, #9
    7012:	dd15      	ble.n	7040 <_strtod_r+0x408>
    7014:	1c23      	adds	r3, r4, #0
    7016:	4a8a      	ldr	r2, [pc, #552]	; (7240 <_strtod_r+0x608>)
    7018:	3b09      	subs	r3, #9
    701a:	00db      	lsls	r3, r3, #3
    701c:	18d3      	adds	r3, r2, r3
    701e:	681a      	ldr	r2, [r3, #0]
    7020:	685b      	ldr	r3, [r3, #4]
    7022:	f005 fd81 	bl	cb28 <__aeabi_dmul>
    7026:	1c06      	adds	r6, r0, #0
    7028:	980b      	ldr	r0, [sp, #44]	; 0x2c
    702a:	1c0f      	adds	r7, r1, #0
    702c:	f006 fbb2 	bl	d794 <__aeabi_ui2d>
    7030:	1c02      	adds	r2, r0, #0
    7032:	1c0b      	adds	r3, r1, #0
    7034:	1c30      	adds	r0, r6, #0
    7036:	1c39      	adds	r1, r7, #0
    7038:	f004 fdea 	bl	bc10 <__aeabi_dadd>
    703c:	1c06      	adds	r6, r0, #0
    703e:	1c0f      	adds	r7, r1, #0
    7040:	9d07      	ldr	r5, [sp, #28]
    7042:	2d0f      	cmp	r5, #15
    7044:	dc3a      	bgt.n	70bc <_strtod_r+0x484>
    7046:	9d0a      	ldr	r5, [sp, #40]	; 0x28
    7048:	2d00      	cmp	r5, #0
    704a:	d101      	bne.n	7050 <_strtod_r+0x418>
    704c:	f000 fbea 	bl	7824 <_strtod_r+0xbec>
    7050:	dd26      	ble.n	70a0 <_strtod_r+0x468>
    7052:	2d16      	cmp	r5, #22
    7054:	dc07      	bgt.n	7066 <_strtod_r+0x42e>
    7056:	4b7a      	ldr	r3, [pc, #488]	; (7240 <_strtod_r+0x608>)
    7058:	00ea      	lsls	r2, r5, #3
    705a:	189a      	adds	r2, r3, r2
    705c:	6810      	ldr	r0, [r2, #0]
    705e:	6851      	ldr	r1, [r2, #4]
    7060:	1c3b      	adds	r3, r7, #0
    7062:	1c32      	adds	r2, r6, #0
    7064:	e017      	b.n	7096 <_strtod_r+0x45e>
    7066:	9d07      	ldr	r5, [sp, #28]
    7068:	2325      	movs	r3, #37	; 0x25
    706a:	1b5b      	subs	r3, r3, r5
    706c:	9d0a      	ldr	r5, [sp, #40]	; 0x28
    706e:	429d      	cmp	r5, r3
    7070:	dc24      	bgt.n	70bc <_strtod_r+0x484>
    7072:	9c07      	ldr	r4, [sp, #28]
    7074:	220f      	movs	r2, #15
    7076:	1b15      	subs	r5, r2, r4
    7078:	4c71      	ldr	r4, [pc, #452]	; (7240 <_strtod_r+0x608>)
    707a:	00eb      	lsls	r3, r5, #3
    707c:	18e3      	adds	r3, r4, r3
    707e:	6818      	ldr	r0, [r3, #0]
    7080:	6859      	ldr	r1, [r3, #4]
    7082:	1c32      	adds	r2, r6, #0
    7084:	1c3b      	adds	r3, r7, #0
    7086:	f005 fd4f 	bl	cb28 <__aeabi_dmul>
    708a:	9a0a      	ldr	r2, [sp, #40]	; 0x28
    708c:	1b57      	subs	r7, r2, r5
    708e:	00ff      	lsls	r7, r7, #3
    7090:	19e4      	adds	r4, r4, r7
    7092:	6822      	ldr	r2, [r4, #0]
    7094:	6863      	ldr	r3, [r4, #4]
    7096:	f005 fd47 	bl	cb28 <__aeabi_dmul>
    709a:	1c06      	adds	r6, r0, #0
    709c:	1c0f      	adds	r7, r1, #0
    709e:	e3c1      	b.n	7824 <_strtod_r+0xbec>
    70a0:	9d0a      	ldr	r5, [sp, #40]	; 0x28
    70a2:	3516      	adds	r5, #22
    70a4:	db0a      	blt.n	70bc <_strtod_r+0x484>
    70a6:	9c0a      	ldr	r4, [sp, #40]	; 0x28
    70a8:	4b65      	ldr	r3, [pc, #404]	; (7240 <_strtod_r+0x608>)
    70aa:	00e2      	lsls	r2, r4, #3
    70ac:	1a9a      	subs	r2, r3, r2
    70ae:	1c30      	adds	r0, r6, #0
    70b0:	1c39      	adds	r1, r7, #0
    70b2:	6853      	ldr	r3, [r2, #4]
    70b4:	6812      	ldr	r2, [r2, #0]
    70b6:	f005 f8cd 	bl	c254 <__aeabi_ddiv>
    70ba:	e7ee      	b.n	709a <_strtod_r+0x462>
    70bc:	9d07      	ldr	r5, [sp, #28]
    70be:	1b2c      	subs	r4, r5, r4
    70c0:	9d0a      	ldr	r5, [sp, #40]	; 0x28
    70c2:	192c      	adds	r4, r5, r4
    70c4:	2c00      	cmp	r4, #0
    70c6:	dd56      	ble.n	7176 <_strtod_r+0x53e>
    70c8:	230f      	movs	r3, #15
    70ca:	4023      	ands	r3, r4
    70cc:	d00a      	beq.n	70e4 <_strtod_r+0x4ac>
    70ce:	4a5c      	ldr	r2, [pc, #368]	; (7240 <_strtod_r+0x608>)
    70d0:	00db      	lsls	r3, r3, #3
    70d2:	18d3      	adds	r3, r2, r3
    70d4:	6818      	ldr	r0, [r3, #0]
    70d6:	6859      	ldr	r1, [r3, #4]
    70d8:	1c32      	adds	r2, r6, #0
    70da:	1c3b      	adds	r3, r7, #0
    70dc:	f005 fd24 	bl	cb28 <__aeabi_dmul>
    70e0:	1c06      	adds	r6, r0, #0
    70e2:	1c0f      	adds	r7, r1, #0
    70e4:	230f      	movs	r3, #15
    70e6:	439c      	bics	r4, r3
    70e8:	d100      	bne.n	70ec <_strtod_r+0x4b4>
    70ea:	e0b7      	b.n	725c <_strtod_r+0x624>
    70ec:	239a      	movs	r3, #154	; 0x9a
    70ee:	005b      	lsls	r3, r3, #1
    70f0:	429c      	cmp	r4, r3
    70f2:	dd0e      	ble.n	7112 <_strtod_r+0x4da>
    70f4:	2400      	movs	r4, #0
    70f6:	9407      	str	r4, [sp, #28]
    70f8:	9409      	str	r4, [sp, #36]	; 0x24
    70fa:	9410      	str	r4, [sp, #64]	; 0x40
    70fc:	940e      	str	r4, [sp, #56]	; 0x38
    70fe:	9d08      	ldr	r5, [sp, #32]
    7100:	9c10      	ldr	r4, [sp, #64]	; 0x40
    7102:	2322      	movs	r3, #34	; 0x22
    7104:	2600      	movs	r6, #0
    7106:	602b      	str	r3, [r5, #0]
    7108:	4f49      	ldr	r7, [pc, #292]	; (7230 <_strtod_r+0x5f8>)
    710a:	42b4      	cmp	r4, r6
    710c:	d000      	beq.n	7110 <_strtod_r+0x4d8>
    710e:	e375      	b.n	77fc <_strtod_r+0xbc4>
    7110:	e388      	b.n	7824 <_strtod_r+0xbec>
    7112:	1124      	asrs	r4, r4, #4
    7114:	1c30      	adds	r0, r6, #0
    7116:	1c39      	adds	r1, r7, #0
    7118:	2500      	movs	r5, #0
    711a:	2c01      	cmp	r4, #1
    711c:	dd0b      	ble.n	7136 <_strtod_r+0x4fe>
    711e:	07e2      	lsls	r2, r4, #31
    7120:	d506      	bpl.n	7130 <_strtod_r+0x4f8>
    7122:	4b48      	ldr	r3, [pc, #288]	; (7244 <_strtod_r+0x60c>)
    7124:	00ea      	lsls	r2, r5, #3
    7126:	18d3      	adds	r3, r2, r3
    7128:	681a      	ldr	r2, [r3, #0]
    712a:	685b      	ldr	r3, [r3, #4]
    712c:	f005 fcfc 	bl	cb28 <__aeabi_dmul>
    7130:	3501      	adds	r5, #1
    7132:	1064      	asrs	r4, r4, #1
    7134:	e7f1      	b.n	711a <_strtod_r+0x4e2>
    7136:	4b44      	ldr	r3, [pc, #272]	; (7248 <_strtod_r+0x610>)
    7138:	00ed      	lsls	r5, r5, #3
    713a:	18cf      	adds	r7, r1, r3
    713c:	4b41      	ldr	r3, [pc, #260]	; (7244 <_strtod_r+0x60c>)
    713e:	1c06      	adds	r6, r0, #0
    7140:	195d      	adds	r5, r3, r5
    7142:	1c32      	adds	r2, r6, #0
    7144:	1c3b      	adds	r3, r7, #0
    7146:	6828      	ldr	r0, [r5, #0]
    7148:	6869      	ldr	r1, [r5, #4]
    714a:	f005 fced 	bl	cb28 <__aeabi_dmul>
    714e:	4b38      	ldr	r3, [pc, #224]	; (7230 <_strtod_r+0x5f8>)
    7150:	1c0f      	adds	r7, r1, #0
    7152:	400b      	ands	r3, r1
    7154:	493d      	ldr	r1, [pc, #244]	; (724c <_strtod_r+0x614>)
    7156:	1c06      	adds	r6, r0, #0
    7158:	428b      	cmp	r3, r1
    715a:	d8cb      	bhi.n	70f4 <_strtod_r+0x4bc>
    715c:	493c      	ldr	r1, [pc, #240]	; (7250 <_strtod_r+0x618>)
    715e:	428b      	cmp	r3, r1
    7160:	d903      	bls.n	716a <_strtod_r+0x532>
    7162:	2301      	movs	r3, #1
    7164:	4f3b      	ldr	r7, [pc, #236]	; (7254 <_strtod_r+0x61c>)
    7166:	425e      	negs	r6, r3
    7168:	e002      	b.n	7170 <_strtod_r+0x538>
    716a:	25d4      	movs	r5, #212	; 0xd4
    716c:	04ad      	lsls	r5, r5, #18
    716e:	197f      	adds	r7, r7, r5
    7170:	2400      	movs	r4, #0
    7172:	940b      	str	r4, [sp, #44]	; 0x2c
    7174:	e074      	b.n	7260 <_strtod_r+0x628>
    7176:	2c00      	cmp	r4, #0
    7178:	d070      	beq.n	725c <_strtod_r+0x624>
    717a:	4264      	negs	r4, r4
    717c:	230f      	movs	r3, #15
    717e:	4023      	ands	r3, r4
    7180:	d00a      	beq.n	7198 <_strtod_r+0x560>
    7182:	4a2f      	ldr	r2, [pc, #188]	; (7240 <_strtod_r+0x608>)
    7184:	00db      	lsls	r3, r3, #3
    7186:	18d3      	adds	r3, r2, r3
    7188:	1c30      	adds	r0, r6, #0
    718a:	1c39      	adds	r1, r7, #0
    718c:	681a      	ldr	r2, [r3, #0]
    718e:	685b      	ldr	r3, [r3, #4]
    7190:	f005 f860 	bl	c254 <__aeabi_ddiv>
    7194:	1c06      	adds	r6, r0, #0
    7196:	1c0f      	adds	r7, r1, #0
    7198:	1124      	asrs	r4, r4, #4
    719a:	d05f      	beq.n	725c <_strtod_r+0x624>
    719c:	2c1f      	cmp	r4, #31
    719e:	dd05      	ble.n	71ac <_strtod_r+0x574>
    71a0:	2500      	movs	r5, #0
    71a2:	9507      	str	r5, [sp, #28]
    71a4:	9509      	str	r5, [sp, #36]	; 0x24
    71a6:	9510      	str	r5, [sp, #64]	; 0x40
    71a8:	950e      	str	r5, [sp, #56]	; 0x38
    71aa:	e121      	b.n	73f0 <_strtod_r+0x7b8>
    71ac:	06e3      	lsls	r3, r4, #27
    71ae:	256a      	movs	r5, #106	; 0x6a
    71b0:	17db      	asrs	r3, r3, #31
    71b2:	401d      	ands	r5, r3
    71b4:	950b      	str	r5, [sp, #44]	; 0x2c
    71b6:	4d28      	ldr	r5, [pc, #160]	; (7258 <_strtod_r+0x620>)
    71b8:	1c30      	adds	r0, r6, #0
    71ba:	1c39      	adds	r1, r7, #0
    71bc:	2c00      	cmp	r4, #0
    71be:	dd08      	ble.n	71d2 <_strtod_r+0x59a>
    71c0:	07e2      	lsls	r2, r4, #31
    71c2:	d503      	bpl.n	71cc <_strtod_r+0x594>
    71c4:	682a      	ldr	r2, [r5, #0]
    71c6:	686b      	ldr	r3, [r5, #4]
    71c8:	f005 fcae 	bl	cb28 <__aeabi_dmul>
    71cc:	1064      	asrs	r4, r4, #1
    71ce:	3508      	adds	r5, #8
    71d0:	e7f4      	b.n	71bc <_strtod_r+0x584>
    71d2:	9c0b      	ldr	r4, [sp, #44]	; 0x2c
    71d4:	1c06      	adds	r6, r0, #0
    71d6:	1c0f      	adds	r7, r1, #0
    71d8:	2c00      	cmp	r4, #0
    71da:	d017      	beq.n	720c <_strtod_r+0x5d4>
    71dc:	004b      	lsls	r3, r1, #1
    71de:	0d5b      	lsrs	r3, r3, #21
    71e0:	216b      	movs	r1, #107	; 0x6b
    71e2:	1acb      	subs	r3, r1, r3
    71e4:	2b00      	cmp	r3, #0
    71e6:	dd11      	ble.n	720c <_strtod_r+0x5d4>
    71e8:	2b1f      	cmp	r3, #31
    71ea:	dd0b      	ble.n	7204 <_strtod_r+0x5cc>
    71ec:	2600      	movs	r6, #0
    71ee:	2b34      	cmp	r3, #52	; 0x34
    71f0:	dd02      	ble.n	71f8 <_strtod_r+0x5c0>
    71f2:	23dc      	movs	r3, #220	; 0xdc
    71f4:	049f      	lsls	r7, r3, #18
    71f6:	e009      	b.n	720c <_strtod_r+0x5d4>
    71f8:	2101      	movs	r1, #1
    71fa:	3b20      	subs	r3, #32
    71fc:	4249      	negs	r1, r1
    71fe:	4099      	lsls	r1, r3
    7200:	400f      	ands	r7, r1
    7202:	e003      	b.n	720c <_strtod_r+0x5d4>
    7204:	2201      	movs	r2, #1
    7206:	4252      	negs	r2, r2
    7208:	409a      	lsls	r2, r3
    720a:	4016      	ands	r6, r2
    720c:	1c30      	adds	r0, r6, #0
    720e:	1c39      	adds	r1, r7, #0
    7210:	4b04      	ldr	r3, [pc, #16]	; (7224 <_strtod_r+0x5ec>)
    7212:	4a03      	ldr	r2, [pc, #12]	; (7220 <_strtod_r+0x5e8>)
    7214:	f003 fd7c 	bl	ad10 <__aeabi_dcmpeq>
    7218:	2800      	cmp	r0, #0
    721a:	d1c1      	bne.n	71a0 <_strtod_r+0x568>
    721c:	e020      	b.n	7260 <_strtod_r+0x628>
    721e:	46c0      	nop			; (mov r8, r8)
	...
    7228:	0000f8b6 	.word	0x0000f8b6
    722c:	0000f9e9 	.word	0x0000f9e9
    7230:	7ff00000 	.word	0x7ff00000
    7234:	0000f8be 	.word	0x0000f8be
    7238:	0000f88c 	.word	0x0000f88c
    723c:	fff80000 	.word	0xfff80000
    7240:	0000fa60 	.word	0x0000fa60
    7244:	0000fb28 	.word	0x0000fb28
    7248:	fcb00000 	.word	0xfcb00000
    724c:	7ca00000 	.word	0x7ca00000
    7250:	7c900000 	.word	0x7c900000
    7254:	7fefffff 	.word	0x7fefffff
    7258:	0000f850 	.word	0x0000f850
    725c:	2500      	movs	r5, #0
    725e:	950b      	str	r5, [sp, #44]	; 0x2c
    7260:	9c0e      	ldr	r4, [sp, #56]	; 0x38
    7262:	9808      	ldr	r0, [sp, #32]
    7264:	9400      	str	r4, [sp, #0]
    7266:	9910      	ldr	r1, [sp, #64]	; 0x40
    7268:	9a09      	ldr	r2, [sp, #36]	; 0x24
    726a:	9b07      	ldr	r3, [sp, #28]
    726c:	f002 ff57 	bl	a11e <__s2b>
    7270:	9010      	str	r0, [sp, #64]	; 0x40
    7272:	2800      	cmp	r0, #0
    7274:	d100      	bne.n	7278 <_strtod_r+0x640>
    7276:	e73d      	b.n	70f4 <_strtod_r+0x4bc>
    7278:	9d0a      	ldr	r5, [sp, #40]	; 0x28
    727a:	2400      	movs	r4, #0
    727c:	426b      	negs	r3, r5
    727e:	17ea      	asrs	r2, r5, #31
    7280:	4013      	ands	r3, r2
    7282:	9317      	str	r3, [sp, #92]	; 0x5c
    7284:	9407      	str	r4, [sp, #28]
    7286:	9409      	str	r4, [sp, #36]	; 0x24
    7288:	9d10      	ldr	r5, [sp, #64]	; 0x40
    728a:	9808      	ldr	r0, [sp, #32]
    728c:	686d      	ldr	r5, [r5, #4]
    728e:	1c29      	adds	r1, r5, #0
    7290:	9506      	str	r5, [sp, #24]
    7292:	f002 feb5 	bl	a000 <_Balloc>
    7296:	900e      	str	r0, [sp, #56]	; 0x38
    7298:	2800      	cmp	r0, #0
    729a:	d100      	bne.n	729e <_strtod_r+0x666>
    729c:	e72f      	b.n	70fe <_strtod_r+0x4c6>
    729e:	9810      	ldr	r0, [sp, #64]	; 0x40
    72a0:	9910      	ldr	r1, [sp, #64]	; 0x40
    72a2:	6900      	ldr	r0, [r0, #16]
    72a4:	310c      	adds	r1, #12
    72a6:	1c02      	adds	r2, r0, #0
    72a8:	980e      	ldr	r0, [sp, #56]	; 0x38
    72aa:	3202      	adds	r2, #2
    72ac:	0092      	lsls	r2, r2, #2
    72ae:	300c      	adds	r0, #12
    72b0:	f7ff fb7e 	bl	69b0 <memcpy>
    72b4:	ab1d      	add	r3, sp, #116	; 0x74
    72b6:	9300      	str	r3, [sp, #0]
    72b8:	ab1e      	add	r3, sp, #120	; 0x78
    72ba:	9301      	str	r3, [sp, #4]
    72bc:	9808      	ldr	r0, [sp, #32]
    72be:	1c32      	adds	r2, r6, #0
    72c0:	1c3b      	adds	r3, r7, #0
    72c2:	9612      	str	r6, [sp, #72]	; 0x48
    72c4:	9713      	str	r7, [sp, #76]	; 0x4c
    72c6:	f003 f9e5 	bl	a694 <__d2b>
    72ca:	901c      	str	r0, [sp, #112]	; 0x70
    72cc:	2800      	cmp	r0, #0
    72ce:	d100      	bne.n	72d2 <_strtod_r+0x69a>
    72d0:	e715      	b.n	70fe <_strtod_r+0x4c6>
    72d2:	9808      	ldr	r0, [sp, #32]
    72d4:	2101      	movs	r1, #1
    72d6:	f002 ffab 	bl	a230 <__i2b>
    72da:	9009      	str	r0, [sp, #36]	; 0x24
    72dc:	2800      	cmp	r0, #0
    72de:	d100      	bne.n	72e2 <_strtod_r+0x6aa>
    72e0:	e70d      	b.n	70fe <_strtod_r+0x4c6>
    72e2:	9d0a      	ldr	r5, [sp, #40]	; 0x28
    72e4:	2400      	movs	r4, #0
    72e6:	940d      	str	r4, [sp, #52]	; 0x34
    72e8:	42ac      	cmp	r4, r5
    72ea:	da00      	bge.n	72ee <_strtod_r+0x6b6>
    72ec:	950d      	str	r5, [sp, #52]	; 0x34
    72ee:	9b1d      	ldr	r3, [sp, #116]	; 0x74
    72f0:	2b00      	cmp	r3, #0
    72f2:	da00      	bge.n	72f6 <_strtod_r+0x6be>
    72f4:	e086      	b.n	7404 <_strtod_r+0x7cc>
    72f6:	9d17      	ldr	r5, [sp, #92]	; 0x5c
    72f8:	990d      	ldr	r1, [sp, #52]	; 0x34
    72fa:	18ec      	adds	r4, r5, r3
    72fc:	9d0b      	ldr	r5, [sp, #44]	; 0x2c
    72fe:	981e      	ldr	r0, [sp, #120]	; 0x78
    7300:	1b5b      	subs	r3, r3, r5
    7302:	2536      	movs	r5, #54	; 0x36
    7304:	181a      	adds	r2, r3, r0
    7306:	1a2d      	subs	r5, r5, r0
    7308:	48c7      	ldr	r0, [pc, #796]	; (7628 <_strtod_r+0x9f0>)
    730a:	2301      	movs	r3, #1
    730c:	4282      	cmp	r2, r0
    730e:	db00      	blt.n	7312 <_strtod_r+0x6da>
    7310:	e082      	b.n	7418 <_strtod_r+0x7e0>
    7312:	1a80      	subs	r0, r0, r2
    7314:	1a2d      	subs	r5, r5, r0
    7316:	281f      	cmp	r0, #31
    7318:	dc78      	bgt.n	740c <_strtod_r+0x7d4>
    731a:	4083      	lsls	r3, r0
    731c:	2000      	movs	r0, #0
    731e:	9318      	str	r3, [sp, #96]	; 0x60
    7320:	9011      	str	r0, [sp, #68]	; 0x44
    7322:	980b      	ldr	r0, [sp, #44]	; 0x2c
    7324:	1963      	adds	r3, r4, r5
    7326:	194d      	adds	r5, r1, r5
    7328:	930c      	str	r3, [sp, #48]	; 0x30
    732a:	182d      	adds	r5, r5, r0
    732c:	42a3      	cmp	r3, r4
    732e:	dd00      	ble.n	7332 <_strtod_r+0x6fa>
    7330:	1c23      	adds	r3, r4, #0
    7332:	42ab      	cmp	r3, r5
    7334:	dd00      	ble.n	7338 <_strtod_r+0x700>
    7336:	1c2b      	adds	r3, r5, #0
    7338:	2b00      	cmp	r3, #0
    733a:	dd04      	ble.n	7346 <_strtod_r+0x70e>
    733c:	990c      	ldr	r1, [sp, #48]	; 0x30
    733e:	1aed      	subs	r5, r5, r3
    7340:	1ac9      	subs	r1, r1, r3
    7342:	910c      	str	r1, [sp, #48]	; 0x30
    7344:	1ae4      	subs	r4, r4, r3
    7346:	9a17      	ldr	r2, [sp, #92]	; 0x5c
    7348:	2a00      	cmp	r2, #0
    734a:	d169      	bne.n	7420 <_strtod_r+0x7e8>
    734c:	980c      	ldr	r0, [sp, #48]	; 0x30
    734e:	2800      	cmp	r0, #0
    7350:	dc7e      	bgt.n	7450 <_strtod_r+0x818>
    7352:	990d      	ldr	r1, [sp, #52]	; 0x34
    7354:	2900      	cmp	r1, #0
    7356:	d000      	beq.n	735a <_strtod_r+0x722>
    7358:	e084      	b.n	7464 <_strtod_r+0x82c>
    735a:	2d00      	cmp	r5, #0
    735c:	dd00      	ble.n	7360 <_strtod_r+0x728>
    735e:	e08b      	b.n	7478 <_strtod_r+0x840>
    7360:	2c00      	cmp	r4, #0
    7362:	dd00      	ble.n	7366 <_strtod_r+0x72e>
    7364:	e092      	b.n	748c <_strtod_r+0x854>
    7366:	9808      	ldr	r0, [sp, #32]
    7368:	991c      	ldr	r1, [sp, #112]	; 0x70
    736a:	9a0e      	ldr	r2, [sp, #56]	; 0x38
    736c:	f003 f8b7 	bl	a4de <__mdiff>
    7370:	9007      	str	r0, [sp, #28]
    7372:	2800      	cmp	r0, #0
    7374:	d100      	bne.n	7378 <_strtod_r+0x740>
    7376:	e6c2      	b.n	70fe <_strtod_r+0x4c6>
    7378:	68c4      	ldr	r4, [r0, #12]
    737a:	2500      	movs	r5, #0
    737c:	60c5      	str	r5, [r0, #12]
    737e:	9909      	ldr	r1, [sp, #36]	; 0x24
    7380:	940f      	str	r4, [sp, #60]	; 0x3c
    7382:	f003 f891 	bl	a4a8 <__mcmp>
    7386:	42a8      	cmp	r0, r5
    7388:	db00      	blt.n	738c <_strtod_r+0x754>
    738a:	e08e      	b.n	74aa <_strtod_r+0x872>
    738c:	42ac      	cmp	r4, r5
    738e:	d000      	beq.n	7392 <_strtod_r+0x75a>
    7390:	e21f      	b.n	77d2 <_strtod_r+0xb9a>
    7392:	42ae      	cmp	r6, r5
    7394:	d000      	beq.n	7398 <_strtod_r+0x760>
    7396:	e21c      	b.n	77d2 <_strtod_r+0xb9a>
    7398:	033b      	lsls	r3, r7, #12
    739a:	42ab      	cmp	r3, r5
    739c:	d000      	beq.n	73a0 <_strtod_r+0x768>
    739e:	e218      	b.n	77d2 <_strtod_r+0xb9a>
    73a0:	4aa2      	ldr	r2, [pc, #648]	; (762c <_strtod_r+0x9f4>)
    73a2:	23d6      	movs	r3, #214	; 0xd6
    73a4:	403a      	ands	r2, r7
    73a6:	04db      	lsls	r3, r3, #19
    73a8:	429a      	cmp	r2, r3
    73aa:	d800      	bhi.n	73ae <_strtod_r+0x776>
    73ac:	e211      	b.n	77d2 <_strtod_r+0xb9a>
    73ae:	9807      	ldr	r0, [sp, #28]
    73b0:	6940      	ldr	r0, [r0, #20]
    73b2:	42a8      	cmp	r0, r5
    73b4:	d074      	beq.n	74a0 <_strtod_r+0x868>
    73b6:	9907      	ldr	r1, [sp, #28]
    73b8:	9808      	ldr	r0, [sp, #32]
    73ba:	2201      	movs	r2, #1
    73bc:	f003 f822 	bl	a404 <__lshift>
    73c0:	9909      	ldr	r1, [sp, #36]	; 0x24
    73c2:	9007      	str	r0, [sp, #28]
    73c4:	f003 f870 	bl	a4a8 <__mcmp>
    73c8:	2800      	cmp	r0, #0
    73ca:	dc00      	bgt.n	73ce <_strtod_r+0x796>
    73cc:	e201      	b.n	77d2 <_strtod_r+0xb9a>
    73ce:	9c0b      	ldr	r4, [sp, #44]	; 0x2c
    73d0:	4b96      	ldr	r3, [pc, #600]	; (762c <_strtod_r+0x9f4>)
    73d2:	2c00      	cmp	r4, #0
    73d4:	d100      	bne.n	73d8 <_strtod_r+0x7a0>
    73d6:	e099      	b.n	750c <_strtod_r+0x8d4>
    73d8:	1c1a      	adds	r2, r3, #0
    73da:	21d6      	movs	r1, #214	; 0xd6
    73dc:	403a      	ands	r2, r7
    73de:	04c9      	lsls	r1, r1, #19
    73e0:	428a      	cmp	r2, r1
    73e2:	d900      	bls.n	73e6 <_strtod_r+0x7ae>
    73e4:	e092      	b.n	750c <_strtod_r+0x8d4>
    73e6:	23dc      	movs	r3, #220	; 0xdc
    73e8:	049b      	lsls	r3, r3, #18
    73ea:	429a      	cmp	r2, r3
    73ec:	d900      	bls.n	73f0 <_strtod_r+0x7b8>
    73ee:	e1f3      	b.n	77d8 <_strtod_r+0xba0>
    73f0:	9d08      	ldr	r5, [sp, #32]
    73f2:	9c10      	ldr	r4, [sp, #64]	; 0x40
    73f4:	2322      	movs	r3, #34	; 0x22
    73f6:	4f83      	ldr	r7, [pc, #524]	; (7604 <_strtod_r+0x9cc>)
    73f8:	4e81      	ldr	r6, [pc, #516]	; (7600 <_strtod_r+0x9c8>)
    73fa:	602b      	str	r3, [r5, #0]
    73fc:	2c00      	cmp	r4, #0
    73fe:	d000      	beq.n	7402 <_strtod_r+0x7ca>
    7400:	e1fc      	b.n	77fc <_strtod_r+0xbc4>
    7402:	e20f      	b.n	7824 <_strtod_r+0xbec>
    7404:	9c0d      	ldr	r4, [sp, #52]	; 0x34
    7406:	1ae1      	subs	r1, r4, r3
    7408:	9c17      	ldr	r4, [sp, #92]	; 0x5c
    740a:	e777      	b.n	72fc <_strtod_r+0x6c4>
    740c:	4888      	ldr	r0, [pc, #544]	; (7630 <_strtod_r+0x9f8>)
    740e:	1a82      	subs	r2, r0, r2
    7410:	1c18      	adds	r0, r3, #0
    7412:	4090      	lsls	r0, r2
    7414:	9011      	str	r0, [sp, #68]	; 0x44
    7416:	e001      	b.n	741c <_strtod_r+0x7e4>
    7418:	2200      	movs	r2, #0
    741a:	9211      	str	r2, [sp, #68]	; 0x44
    741c:	9318      	str	r3, [sp, #96]	; 0x60
    741e:	e780      	b.n	7322 <_strtod_r+0x6ea>
    7420:	9808      	ldr	r0, [sp, #32]
    7422:	9909      	ldr	r1, [sp, #36]	; 0x24
    7424:	f002 ff9c 	bl	a360 <__pow5mult>
    7428:	9009      	str	r0, [sp, #36]	; 0x24
    742a:	2800      	cmp	r0, #0
    742c:	d100      	bne.n	7430 <_strtod_r+0x7f8>
    742e:	e666      	b.n	70fe <_strtod_r+0x4c6>
    7430:	9808      	ldr	r0, [sp, #32]
    7432:	9909      	ldr	r1, [sp, #36]	; 0x24
    7434:	9a1c      	ldr	r2, [sp, #112]	; 0x70
    7436:	f002 ff04 	bl	a242 <__multiply>
    743a:	900f      	str	r0, [sp, #60]	; 0x3c
    743c:	2800      	cmp	r0, #0
    743e:	d100      	bne.n	7442 <_strtod_r+0x80a>
    7440:	e65d      	b.n	70fe <_strtod_r+0x4c6>
    7442:	9808      	ldr	r0, [sp, #32]
    7444:	991c      	ldr	r1, [sp, #112]	; 0x70
    7446:	f002 fe13 	bl	a070 <_Bfree>
    744a:	9b0f      	ldr	r3, [sp, #60]	; 0x3c
    744c:	931c      	str	r3, [sp, #112]	; 0x70
    744e:	e77d      	b.n	734c <_strtod_r+0x714>
    7450:	9808      	ldr	r0, [sp, #32]
    7452:	991c      	ldr	r1, [sp, #112]	; 0x70
    7454:	9a0c      	ldr	r2, [sp, #48]	; 0x30
    7456:	f002 ffd5 	bl	a404 <__lshift>
    745a:	901c      	str	r0, [sp, #112]	; 0x70
    745c:	2800      	cmp	r0, #0
    745e:	d000      	beq.n	7462 <_strtod_r+0x82a>
    7460:	e777      	b.n	7352 <_strtod_r+0x71a>
    7462:	e64c      	b.n	70fe <_strtod_r+0x4c6>
    7464:	9808      	ldr	r0, [sp, #32]
    7466:	990e      	ldr	r1, [sp, #56]	; 0x38
    7468:	9a0d      	ldr	r2, [sp, #52]	; 0x34
    746a:	f002 ff79 	bl	a360 <__pow5mult>
    746e:	900e      	str	r0, [sp, #56]	; 0x38
    7470:	2800      	cmp	r0, #0
    7472:	d000      	beq.n	7476 <_strtod_r+0x83e>
    7474:	e771      	b.n	735a <_strtod_r+0x722>
    7476:	e642      	b.n	70fe <_strtod_r+0x4c6>
    7478:	9808      	ldr	r0, [sp, #32]
    747a:	990e      	ldr	r1, [sp, #56]	; 0x38
    747c:	1c2a      	adds	r2, r5, #0
    747e:	f002 ffc1 	bl	a404 <__lshift>
    7482:	900e      	str	r0, [sp, #56]	; 0x38
    7484:	2800      	cmp	r0, #0
    7486:	d000      	beq.n	748a <_strtod_r+0x852>
    7488:	e76a      	b.n	7360 <_strtod_r+0x728>
    748a:	e638      	b.n	70fe <_strtod_r+0x4c6>
    748c:	9808      	ldr	r0, [sp, #32]
    748e:	9909      	ldr	r1, [sp, #36]	; 0x24
    7490:	1c22      	adds	r2, r4, #0
    7492:	f002 ffb7 	bl	a404 <__lshift>
    7496:	9009      	str	r0, [sp, #36]	; 0x24
    7498:	2800      	cmp	r0, #0
    749a:	d000      	beq.n	749e <_strtod_r+0x866>
    749c:	e763      	b.n	7366 <_strtod_r+0x72e>
    749e:	e62e      	b.n	70fe <_strtod_r+0x4c6>
    74a0:	9907      	ldr	r1, [sp, #28]
    74a2:	6909      	ldr	r1, [r1, #16]
    74a4:	2901      	cmp	r1, #1
    74a6:	dc86      	bgt.n	73b6 <_strtod_r+0x77e>
    74a8:	e193      	b.n	77d2 <_strtod_r+0xb9a>
    74aa:	2800      	cmp	r0, #0
    74ac:	d165      	bne.n	757a <_strtod_r+0x942>
    74ae:	9c0f      	ldr	r4, [sp, #60]	; 0x3c
    74b0:	033a      	lsls	r2, r7, #12
    74b2:	2c00      	cmp	r4, #0
    74b4:	d025      	beq.n	7502 <_strtod_r+0x8ca>
    74b6:	495f      	ldr	r1, [pc, #380]	; (7634 <_strtod_r+0x9fc>)
    74b8:	1c3b      	adds	r3, r7, #0
    74ba:	0b12      	lsrs	r2, r2, #12
    74bc:	428a      	cmp	r2, r1
    74be:	d12e      	bne.n	751e <_strtod_r+0x8e6>
    74c0:	2101      	movs	r1, #1
    74c2:	9d0b      	ldr	r5, [sp, #44]	; 0x2c
    74c4:	4249      	negs	r1, r1
    74c6:	1c30      	adds	r0, r6, #0
    74c8:	1c0a      	adds	r2, r1, #0
    74ca:	2d00      	cmp	r5, #0
    74cc:	d00a      	beq.n	74e4 <_strtod_r+0x8ac>
    74ce:	4c57      	ldr	r4, [pc, #348]	; (762c <_strtod_r+0x9f4>)
    74d0:	25d4      	movs	r5, #212	; 0xd4
    74d2:	403c      	ands	r4, r7
    74d4:	04ed      	lsls	r5, r5, #19
    74d6:	42ac      	cmp	r4, r5
    74d8:	d804      	bhi.n	74e4 <_strtod_r+0x8ac>
    74da:	0d24      	lsrs	r4, r4, #20
    74dc:	226b      	movs	r2, #107	; 0x6b
    74de:	1b12      	subs	r2, r2, r4
    74e0:	4091      	lsls	r1, r2
    74e2:	1c0a      	adds	r2, r1, #0
    74e4:	4290      	cmp	r0, r2
    74e6:	d11a      	bne.n	751e <_strtod_r+0x8e6>
    74e8:	4a53      	ldr	r2, [pc, #332]	; (7638 <_strtod_r+0xa00>)
    74ea:	4293      	cmp	r3, r2
    74ec:	d102      	bne.n	74f4 <_strtod_r+0x8bc>
    74ee:	3001      	adds	r0, #1
    74f0:	d100      	bne.n	74f4 <_strtod_r+0x8bc>
    74f2:	e604      	b.n	70fe <_strtod_r+0x4c6>
    74f4:	4a4d      	ldr	r2, [pc, #308]	; (762c <_strtod_r+0x9f4>)
    74f6:	2080      	movs	r0, #128	; 0x80
    74f8:	4013      	ands	r3, r2
    74fa:	0340      	lsls	r0, r0, #13
    74fc:	181f      	adds	r7, r3, r0
    74fe:	2600      	movs	r6, #0
    7500:	e167      	b.n	77d2 <_strtod_r+0xb9a>
    7502:	2a00      	cmp	r2, #0
    7504:	d10b      	bne.n	751e <_strtod_r+0x8e6>
    7506:	2e00      	cmp	r6, #0
    7508:	d109      	bne.n	751e <_strtod_r+0x8e6>
    750a:	e760      	b.n	73ce <_strtod_r+0x796>
    750c:	4d4b      	ldr	r5, [pc, #300]	; (763c <_strtod_r+0xa04>)
    750e:	4a49      	ldr	r2, [pc, #292]	; (7634 <_strtod_r+0x9fc>)
    7510:	403b      	ands	r3, r7
    7512:	195b      	adds	r3, r3, r5
    7514:	1c17      	adds	r7, r2, #0
    7516:	431f      	orrs	r7, r3
    7518:	2301      	movs	r3, #1
    751a:	425e      	negs	r6, r3
    751c:	e159      	b.n	77d2 <_strtod_r+0xb9a>
    751e:	9c11      	ldr	r4, [sp, #68]	; 0x44
    7520:	2c00      	cmp	r4, #0
    7522:	d003      	beq.n	752c <_strtod_r+0x8f4>
    7524:	423c      	tst	r4, r7
    7526:	d100      	bne.n	752a <_strtod_r+0x8f2>
    7528:	e153      	b.n	77d2 <_strtod_r+0xb9a>
    752a:	e003      	b.n	7534 <_strtod_r+0x8fc>
    752c:	9d18      	ldr	r5, [sp, #96]	; 0x60
    752e:	4235      	tst	r5, r6
    7530:	d100      	bne.n	7534 <_strtod_r+0x8fc>
    7532:	e14e      	b.n	77d2 <_strtod_r+0xb9a>
    7534:	9c0f      	ldr	r4, [sp, #60]	; 0x3c
    7536:	1c30      	adds	r0, r6, #0
    7538:	1c39      	adds	r1, r7, #0
    753a:	9a0b      	ldr	r2, [sp, #44]	; 0x2c
    753c:	2c00      	cmp	r4, #0
    753e:	d00a      	beq.n	7556 <_strtod_r+0x91e>
    7540:	f7ff fb62 	bl	6c08 <sulp>
    7544:	1c02      	adds	r2, r0, #0
    7546:	1c0b      	adds	r3, r1, #0
    7548:	9812      	ldr	r0, [sp, #72]	; 0x48
    754a:	9913      	ldr	r1, [sp, #76]	; 0x4c
    754c:	f004 fb60 	bl	bc10 <__aeabi_dadd>
    7550:	1c06      	adds	r6, r0, #0
    7552:	1c0f      	adds	r7, r1, #0
    7554:	e13d      	b.n	77d2 <_strtod_r+0xb9a>
    7556:	f7ff fb57 	bl	6c08 <sulp>
    755a:	1c02      	adds	r2, r0, #0
    755c:	1c0b      	adds	r3, r1, #0
    755e:	9812      	ldr	r0, [sp, #72]	; 0x48
    7560:	9913      	ldr	r1, [sp, #76]	; 0x4c
    7562:	f005 fd71 	bl	d048 <__aeabi_dsub>
    7566:	4b27      	ldr	r3, [pc, #156]	; (7604 <_strtod_r+0x9cc>)
    7568:	4a25      	ldr	r2, [pc, #148]	; (7600 <_strtod_r+0x9c8>)
    756a:	1c06      	adds	r6, r0, #0
    756c:	1c0f      	adds	r7, r1, #0
    756e:	f003 fbcf 	bl	ad10 <__aeabi_dcmpeq>
    7572:	2800      	cmp	r0, #0
    7574:	d000      	beq.n	7578 <_strtod_r+0x940>
    7576:	e73b      	b.n	73f0 <_strtod_r+0x7b8>
    7578:	e12b      	b.n	77d2 <_strtod_r+0xb9a>
    757a:	9807      	ldr	r0, [sp, #28]
    757c:	9909      	ldr	r1, [sp, #36]	; 0x24
    757e:	f003 f8e1 	bl	a744 <__ratio>
    7582:	4a21      	ldr	r2, [pc, #132]	; (7608 <_strtod_r+0x9d0>)
    7584:	4b21      	ldr	r3, [pc, #132]	; (760c <_strtod_r+0x9d4>)
    7586:	1c04      	adds	r4, r0, #0
    7588:	1c0d      	adds	r5, r1, #0
    758a:	f003 fbd1 	bl	ad30 <__aeabi_dcmple>
    758e:	2800      	cmp	r0, #0
    7590:	d05a      	beq.n	7648 <_strtod_r+0xa10>
    7592:	980f      	ldr	r0, [sp, #60]	; 0x3c
    7594:	2800      	cmp	r0, #0
    7596:	d006      	beq.n	75a6 <_strtod_r+0x96e>
    7598:	4a29      	ldr	r2, [pc, #164]	; (7640 <_strtod_r+0xa08>)
    759a:	2100      	movs	r1, #0
    759c:	4c1c      	ldr	r4, [pc, #112]	; (7610 <_strtod_r+0x9d8>)
    759e:	4d1d      	ldr	r5, [pc, #116]	; (7614 <_strtod_r+0x9dc>)
    75a0:	910c      	str	r1, [sp, #48]	; 0x30
    75a2:	920d      	str	r2, [sp, #52]	; 0x34
    75a4:	e061      	b.n	766a <_strtod_r+0xa32>
    75a6:	2e00      	cmp	r6, #0
    75a8:	d102      	bne.n	75b0 <_strtod_r+0x978>
    75aa:	033b      	lsls	r3, r7, #12
    75ac:	d105      	bne.n	75ba <_strtod_r+0x982>
    75ae:	e00b      	b.n	75c8 <_strtod_r+0x990>
    75b0:	2e01      	cmp	r6, #1
    75b2:	d102      	bne.n	75ba <_strtod_r+0x982>
    75b4:	2f00      	cmp	r7, #0
    75b6:	d100      	bne.n	75ba <_strtod_r+0x982>
    75b8:	e71a      	b.n	73f0 <_strtod_r+0x7b8>
    75ba:	4821      	ldr	r0, [pc, #132]	; (7640 <_strtod_r+0xa08>)
    75bc:	2300      	movs	r3, #0
    75be:	4c16      	ldr	r4, [pc, #88]	; (7618 <_strtod_r+0x9e0>)
    75c0:	4d16      	ldr	r5, [pc, #88]	; (761c <_strtod_r+0x9e4>)
    75c2:	930c      	str	r3, [sp, #48]	; 0x30
    75c4:	900d      	str	r0, [sp, #52]	; 0x34
    75c6:	e050      	b.n	766a <_strtod_r+0xa32>
    75c8:	1c20      	adds	r0, r4, #0
    75ca:	1c29      	adds	r1, r5, #0
    75cc:	4a10      	ldr	r2, [pc, #64]	; (7610 <_strtod_r+0x9d8>)
    75ce:	4b11      	ldr	r3, [pc, #68]	; (7614 <_strtod_r+0x9dc>)
    75d0:	f003 fba4 	bl	ad1c <__aeabi_dcmplt>
    75d4:	2800      	cmp	r0, #0
    75d6:	d108      	bne.n	75ea <_strtod_r+0x9b2>
    75d8:	1c20      	adds	r0, r4, #0
    75da:	1c29      	adds	r1, r5, #0
    75dc:	4a10      	ldr	r2, [pc, #64]	; (7620 <_strtod_r+0x9e8>)
    75de:	4b11      	ldr	r3, [pc, #68]	; (7624 <_strtod_r+0x9ec>)
    75e0:	f005 faa2 	bl	cb28 <__aeabi_dmul>
    75e4:	900c      	str	r0, [sp, #48]	; 0x30
    75e6:	910d      	str	r1, [sp, #52]	; 0x34
    75e8:	e003      	b.n	75f2 <_strtod_r+0x9ba>
    75ea:	9c0f      	ldr	r4, [sp, #60]	; 0x3c
    75ec:	4d15      	ldr	r5, [pc, #84]	; (7644 <_strtod_r+0xa0c>)
    75ee:	940c      	str	r4, [sp, #48]	; 0x30
    75f0:	950d      	str	r5, [sp, #52]	; 0x34
    75f2:	980d      	ldr	r0, [sp, #52]	; 0x34
    75f4:	2180      	movs	r1, #128	; 0x80
    75f6:	0609      	lsls	r1, r1, #24
    75f8:	9c0c      	ldr	r4, [sp, #48]	; 0x30
    75fa:	1845      	adds	r5, r0, r1
    75fc:	e035      	b.n	766a <_strtod_r+0xa32>
    75fe:	46c0      	nop			; (mov r8, r8)
	...
    760c:	40000000 	.word	0x40000000
    7610:	00000000 	.word	0x00000000
    7614:	3ff00000 	.word	0x3ff00000
    7618:	00000000 	.word	0x00000000
    761c:	bff00000 	.word	0xbff00000
    7620:	00000000 	.word	0x00000000
    7624:	3fe00000 	.word	0x3fe00000
    7628:	fffffc03 	.word	0xfffffc03
    762c:	7ff00000 	.word	0x7ff00000
    7630:	fffffbe3 	.word	0xfffffbe3
    7634:	000fffff 	.word	0x000fffff
    7638:	7fefffff 	.word	0x7fefffff
    763c:	fff00000 	.word	0xfff00000
    7640:	3ff00000 	.word	0x3ff00000
    7644:	3fe00000 	.word	0x3fe00000
    7648:	1c20      	adds	r0, r4, #0
    764a:	4b80      	ldr	r3, [pc, #512]	; (784c <_strtod_r+0xc14>)
    764c:	4a7e      	ldr	r2, [pc, #504]	; (7848 <_strtod_r+0xc10>)
    764e:	1c29      	adds	r1, r5, #0
    7650:	f005 fa6a 	bl	cb28 <__aeabi_dmul>
    7654:	9c0f      	ldr	r4, [sp, #60]	; 0x3c
    7656:	900c      	str	r0, [sp, #48]	; 0x30
    7658:	910d      	str	r1, [sp, #52]	; 0x34
    765a:	1c0b      	adds	r3, r1, #0
    765c:	2c00      	cmp	r4, #0
    765e:	d102      	bne.n	7666 <_strtod_r+0xa2e>
    7660:	2580      	movs	r5, #128	; 0x80
    7662:	062d      	lsls	r5, r5, #24
    7664:	194b      	adds	r3, r1, r5
    7666:	9c0c      	ldr	r4, [sp, #48]	; 0x30
    7668:	1c1d      	adds	r5, r3, #0
    766a:	4881      	ldr	r0, [pc, #516]	; (7870 <_strtod_r+0xc38>)
    766c:	4b81      	ldr	r3, [pc, #516]	; (7874 <_strtod_r+0xc3c>)
    766e:	4038      	ands	r0, r7
    7670:	9011      	str	r0, [sp, #68]	; 0x44
    7672:	4298      	cmp	r0, r3
    7674:	d12b      	bne.n	76ce <_strtod_r+0xa96>
    7676:	9912      	ldr	r1, [sp, #72]	; 0x48
    7678:	9a13      	ldr	r2, [sp, #76]	; 0x4c
    767a:	9114      	str	r1, [sp, #80]	; 0x50
    767c:	9215      	str	r2, [sp, #84]	; 0x54
    767e:	4a7e      	ldr	r2, [pc, #504]	; (7878 <_strtod_r+0xc40>)
    7680:	1c30      	adds	r0, r6, #0
    7682:	18bf      	adds	r7, r7, r2
    7684:	1c39      	adds	r1, r7, #0
    7686:	f002 ff91 	bl	a5ac <__ulp>
    768a:	1c02      	adds	r2, r0, #0
    768c:	1c0b      	adds	r3, r1, #0
    768e:	1c20      	adds	r0, r4, #0
    7690:	1c29      	adds	r1, r5, #0
    7692:	f005 fa49 	bl	cb28 <__aeabi_dmul>
    7696:	1c02      	adds	r2, r0, #0
    7698:	1c0b      	adds	r3, r1, #0
    769a:	1c30      	adds	r0, r6, #0
    769c:	1c39      	adds	r1, r7, #0
    769e:	f004 fab7 	bl	bc10 <__aeabi_dadd>
    76a2:	4a73      	ldr	r2, [pc, #460]	; (7870 <_strtod_r+0xc38>)
    76a4:	4b75      	ldr	r3, [pc, #468]	; (787c <_strtod_r+0xc44>)
    76a6:	1c06      	adds	r6, r0, #0
    76a8:	400a      	ands	r2, r1
    76aa:	429a      	cmp	r2, r3
    76ac:	d90b      	bls.n	76c6 <_strtod_r+0xa8e>
    76ae:	4b74      	ldr	r3, [pc, #464]	; (7880 <_strtod_r+0xc48>)
    76b0:	9c15      	ldr	r4, [sp, #84]	; 0x54
    76b2:	429c      	cmp	r4, r3
    76b4:	d103      	bne.n	76be <_strtod_r+0xa86>
    76b6:	9d14      	ldr	r5, [sp, #80]	; 0x50
    76b8:	3501      	adds	r5, #1
    76ba:	d100      	bne.n	76be <_strtod_r+0xa86>
    76bc:	e51f      	b.n	70fe <_strtod_r+0x4c6>
    76be:	2301      	movs	r3, #1
    76c0:	4f6f      	ldr	r7, [pc, #444]	; (7880 <_strtod_r+0xc48>)
    76c2:	425e      	negs	r6, r3
    76c4:	e074      	b.n	77b0 <_strtod_r+0xb78>
    76c6:	20d4      	movs	r0, #212	; 0xd4
    76c8:	0480      	lsls	r0, r0, #18
    76ca:	180f      	adds	r7, r1, r0
    76cc:	e03a      	b.n	7744 <_strtod_r+0xb0c>
    76ce:	990b      	ldr	r1, [sp, #44]	; 0x2c
    76d0:	2900      	cmp	r1, #0
    76d2:	d025      	beq.n	7720 <_strtod_r+0xae8>
    76d4:	9a11      	ldr	r2, [sp, #68]	; 0x44
    76d6:	23d4      	movs	r3, #212	; 0xd4
    76d8:	04db      	lsls	r3, r3, #19
    76da:	429a      	cmp	r2, r3
    76dc:	d820      	bhi.n	7720 <_strtod_r+0xae8>
    76de:	980c      	ldr	r0, [sp, #48]	; 0x30
    76e0:	990d      	ldr	r1, [sp, #52]	; 0x34
    76e2:	4a5b      	ldr	r2, [pc, #364]	; (7850 <_strtod_r+0xc18>)
    76e4:	4b5b      	ldr	r3, [pc, #364]	; (7854 <_strtod_r+0xc1c>)
    76e6:	f003 fb23 	bl	ad30 <__aeabi_dcmple>
    76ea:	2800      	cmp	r0, #0
    76ec:	d013      	beq.n	7716 <_strtod_r+0xade>
    76ee:	980c      	ldr	r0, [sp, #48]	; 0x30
    76f0:	990d      	ldr	r1, [sp, #52]	; 0x34
    76f2:	f003 fbb1 	bl	ae58 <__aeabi_d2uiz>
    76f6:	2800      	cmp	r0, #0
    76f8:	d100      	bne.n	76fc <_strtod_r+0xac4>
    76fa:	2001      	movs	r0, #1
    76fc:	f006 f84a 	bl	d794 <__aeabi_ui2d>
    7700:	9c0f      	ldr	r4, [sp, #60]	; 0x3c
    7702:	900c      	str	r0, [sp, #48]	; 0x30
    7704:	910d      	str	r1, [sp, #52]	; 0x34
    7706:	1c0b      	adds	r3, r1, #0
    7708:	2c00      	cmp	r4, #0
    770a:	d102      	bne.n	7712 <_strtod_r+0xada>
    770c:	2580      	movs	r5, #128	; 0x80
    770e:	062d      	lsls	r5, r5, #24
    7710:	194b      	adds	r3, r1, r5
    7712:	9c0c      	ldr	r4, [sp, #48]	; 0x30
    7714:	1c1d      	adds	r5, r3, #0
    7716:	20d6      	movs	r0, #214	; 0xd6
    7718:	04c0      	lsls	r0, r0, #19
    771a:	9911      	ldr	r1, [sp, #68]	; 0x44
    771c:	182b      	adds	r3, r5, r0
    771e:	1a5d      	subs	r5, r3, r1
    7720:	9812      	ldr	r0, [sp, #72]	; 0x48
    7722:	9913      	ldr	r1, [sp, #76]	; 0x4c
    7724:	f002 ff42 	bl	a5ac <__ulp>
    7728:	1c02      	adds	r2, r0, #0
    772a:	1c0b      	adds	r3, r1, #0
    772c:	1c20      	adds	r0, r4, #0
    772e:	1c29      	adds	r1, r5, #0
    7730:	f005 f9fa 	bl	cb28 <__aeabi_dmul>
    7734:	1c02      	adds	r2, r0, #0
    7736:	1c0b      	adds	r3, r1, #0
    7738:	9812      	ldr	r0, [sp, #72]	; 0x48
    773a:	9913      	ldr	r1, [sp, #76]	; 0x4c
    773c:	f004 fa68 	bl	bc10 <__aeabi_dadd>
    7740:	1c06      	adds	r6, r0, #0
    7742:	1c0f      	adds	r7, r1, #0
    7744:	9c0b      	ldr	r4, [sp, #44]	; 0x2c
    7746:	9712      	str	r7, [sp, #72]	; 0x48
    7748:	2c00      	cmp	r4, #0
    774a:	d131      	bne.n	77b0 <_strtod_r+0xb78>
    774c:	4b48      	ldr	r3, [pc, #288]	; (7870 <_strtod_r+0xc38>)
    774e:	9d11      	ldr	r5, [sp, #68]	; 0x44
    7750:	403b      	ands	r3, r7
    7752:	429d      	cmp	r5, r3
    7754:	d12c      	bne.n	77b0 <_strtod_r+0xb78>
    7756:	990d      	ldr	r1, [sp, #52]	; 0x34
    7758:	980c      	ldr	r0, [sp, #48]	; 0x30
    775a:	f005 ffa9 	bl	d6b0 <__aeabi_d2iz>
    775e:	f005 ffdb 	bl	d718 <__aeabi_i2d>
    7762:	1c02      	adds	r2, r0, #0
    7764:	1c0b      	adds	r3, r1, #0
    7766:	980c      	ldr	r0, [sp, #48]	; 0x30
    7768:	990d      	ldr	r1, [sp, #52]	; 0x34
    776a:	f005 fc6d 	bl	d048 <__aeabi_dsub>
    776e:	1c04      	adds	r4, r0, #0
    7770:	980f      	ldr	r0, [sp, #60]	; 0x3c
    7772:	1c0d      	adds	r5, r1, #0
    7774:	2800      	cmp	r0, #0
    7776:	d104      	bne.n	7782 <_strtod_r+0xb4a>
    7778:	2e00      	cmp	r6, #0
    777a:	d102      	bne.n	7782 <_strtod_r+0xb4a>
    777c:	9912      	ldr	r1, [sp, #72]	; 0x48
    777e:	030b      	lsls	r3, r1, #12
    7780:	d00e      	beq.n	77a0 <_strtod_r+0xb68>
    7782:	1c20      	adds	r0, r4, #0
    7784:	1c29      	adds	r1, r5, #0
    7786:	4a34      	ldr	r2, [pc, #208]	; (7858 <_strtod_r+0xc20>)
    7788:	4b34      	ldr	r3, [pc, #208]	; (785c <_strtod_r+0xc24>)
    778a:	f003 fac7 	bl	ad1c <__aeabi_dcmplt>
    778e:	2800      	cmp	r0, #0
    7790:	d134      	bne.n	77fc <_strtod_r+0xbc4>
    7792:	1c20      	adds	r0, r4, #0
    7794:	1c29      	adds	r1, r5, #0
    7796:	4a32      	ldr	r2, [pc, #200]	; (7860 <_strtod_r+0xc28>)
    7798:	4b32      	ldr	r3, [pc, #200]	; (7864 <_strtod_r+0xc2c>)
    779a:	f003 fad3 	bl	ad44 <__aeabi_dcmpgt>
    779e:	e005      	b.n	77ac <_strtod_r+0xb74>
    77a0:	1c20      	adds	r0, r4, #0
    77a2:	1c29      	adds	r1, r5, #0
    77a4:	4a30      	ldr	r2, [pc, #192]	; (7868 <_strtod_r+0xc30>)
    77a6:	4b31      	ldr	r3, [pc, #196]	; (786c <_strtod_r+0xc34>)
    77a8:	f003 fab8 	bl	ad1c <__aeabi_dcmplt>
    77ac:	2800      	cmp	r0, #0
    77ae:	d125      	bne.n	77fc <_strtod_r+0xbc4>
    77b0:	9808      	ldr	r0, [sp, #32]
    77b2:	991c      	ldr	r1, [sp, #112]	; 0x70
    77b4:	f002 fc5c 	bl	a070 <_Bfree>
    77b8:	9808      	ldr	r0, [sp, #32]
    77ba:	990e      	ldr	r1, [sp, #56]	; 0x38
    77bc:	f002 fc58 	bl	a070 <_Bfree>
    77c0:	9808      	ldr	r0, [sp, #32]
    77c2:	9909      	ldr	r1, [sp, #36]	; 0x24
    77c4:	f002 fc54 	bl	a070 <_Bfree>
    77c8:	9808      	ldr	r0, [sp, #32]
    77ca:	9907      	ldr	r1, [sp, #28]
    77cc:	f002 fc50 	bl	a070 <_Bfree>
    77d0:	e55a      	b.n	7288 <_strtod_r+0x650>
    77d2:	9c0b      	ldr	r4, [sp, #44]	; 0x2c
    77d4:	2c00      	cmp	r4, #0
    77d6:	d011      	beq.n	77fc <_strtod_r+0xbc4>
    77d8:	4d2a      	ldr	r5, [pc, #168]	; (7884 <_strtod_r+0xc4c>)
    77da:	2000      	movs	r0, #0
    77dc:	9014      	str	r0, [sp, #80]	; 0x50
    77de:	9515      	str	r5, [sp, #84]	; 0x54
    77e0:	1c30      	adds	r0, r6, #0
    77e2:	1c39      	adds	r1, r7, #0
    77e4:	9a14      	ldr	r2, [sp, #80]	; 0x50
    77e6:	9b15      	ldr	r3, [sp, #84]	; 0x54
    77e8:	f005 f99e 	bl	cb28 <__aeabi_dmul>
    77ec:	1c06      	adds	r6, r0, #0
    77ee:	1c0f      	adds	r7, r1, #0
    77f0:	d104      	bne.n	77fc <_strtod_r+0xbc4>
    77f2:	2800      	cmp	r0, #0
    77f4:	d102      	bne.n	77fc <_strtod_r+0xbc4>
    77f6:	9c08      	ldr	r4, [sp, #32]
    77f8:	2322      	movs	r3, #34	; 0x22
    77fa:	6023      	str	r3, [r4, #0]
    77fc:	9808      	ldr	r0, [sp, #32]
    77fe:	991c      	ldr	r1, [sp, #112]	; 0x70
    7800:	f002 fc36 	bl	a070 <_Bfree>
    7804:	9808      	ldr	r0, [sp, #32]
    7806:	990e      	ldr	r1, [sp, #56]	; 0x38
    7808:	f002 fc32 	bl	a070 <_Bfree>
    780c:	9808      	ldr	r0, [sp, #32]
    780e:	9909      	ldr	r1, [sp, #36]	; 0x24
    7810:	f002 fc2e 	bl	a070 <_Bfree>
    7814:	9808      	ldr	r0, [sp, #32]
    7816:	9910      	ldr	r1, [sp, #64]	; 0x40
    7818:	f002 fc2a 	bl	a070 <_Bfree>
    781c:	9808      	ldr	r0, [sp, #32]
    781e:	9907      	ldr	r1, [sp, #28]
    7820:	f002 fc26 	bl	a070 <_Bfree>
    7824:	9d19      	ldr	r5, [sp, #100]	; 0x64
    7826:	2d00      	cmp	r5, #0
    7828:	d001      	beq.n	782e <_strtod_r+0xbf6>
    782a:	981b      	ldr	r0, [sp, #108]	; 0x6c
    782c:	6028      	str	r0, [r5, #0]
    782e:	9c16      	ldr	r4, [sp, #88]	; 0x58
    7830:	1c32      	adds	r2, r6, #0
    7832:	1c3b      	adds	r3, r7, #0
    7834:	2c00      	cmp	r4, #0
    7836:	d002      	beq.n	783e <_strtod_r+0xc06>
    7838:	2580      	movs	r5, #128	; 0x80
    783a:	062d      	lsls	r5, r5, #24
    783c:	197b      	adds	r3, r7, r5
    783e:	1c10      	adds	r0, r2, #0
    7840:	1c19      	adds	r1, r3, #0
    7842:	b021      	add	sp, #132	; 0x84
    7844:	bdf0      	pop	{r4, r5, r6, r7, pc}
    7846:	46c0      	nop			; (mov r8, r8)
    7848:	00000000 	.word	0x00000000
    784c:	3fe00000 	.word	0x3fe00000
    7850:	ffc00000 	.word	0xffc00000
    7854:	41dfffff 	.word	0x41dfffff
    7858:	94a03595 	.word	0x94a03595
    785c:	3fdfffff 	.word	0x3fdfffff
    7860:	35afe535 	.word	0x35afe535
    7864:	3fe00000 	.word	0x3fe00000
    7868:	94a03595 	.word	0x94a03595
    786c:	3fcfffff 	.word	0x3fcfffff
    7870:	7ff00000 	.word	0x7ff00000
    7874:	7fe00000 	.word	0x7fe00000
    7878:	fcb00000 	.word	0xfcb00000
    787c:	7c9fffff 	.word	0x7c9fffff
    7880:	7fefffff 	.word	0x7fefffff
    7884:	39500000 	.word	0x39500000

00007888 <strtod>:
    7888:	b508      	push	{r3, lr}
    788a:	1c0a      	adds	r2, r1, #0
    788c:	4903      	ldr	r1, [pc, #12]	; (789c <strtod+0x14>)
    788e:	1c03      	adds	r3, r0, #0
    7890:	6808      	ldr	r0, [r1, #0]
    7892:	1c19      	adds	r1, r3, #0
    7894:	f7ff f9d0 	bl	6c38 <_strtod_r>
    7898:	bd08      	pop	{r3, pc}
    789a:	46c0      	nop			; (mov r8, r8)
    789c:	2000016c 	.word	0x2000016c

000078a0 <_strtol_r>:
    78a0:	b5f0      	push	{r4, r5, r6, r7, lr}
    78a2:	1c1d      	adds	r5, r3, #0
    78a4:	4b42      	ldr	r3, [pc, #264]	; (79b0 <_strtol_r+0x110>)
    78a6:	b087      	sub	sp, #28
    78a8:	681b      	ldr	r3, [r3, #0]
    78aa:	9005      	str	r0, [sp, #20]
    78ac:	9302      	str	r3, [sp, #8]
    78ae:	9103      	str	r1, [sp, #12]
    78b0:	9201      	str	r2, [sp, #4]
    78b2:	1c0b      	adds	r3, r1, #0
    78b4:	781c      	ldrb	r4, [r3, #0]
    78b6:	9f02      	ldr	r7, [sp, #8]
    78b8:	1c5e      	adds	r6, r3, #1
    78ba:	193a      	adds	r2, r7, r4
    78bc:	7851      	ldrb	r1, [r2, #1]
    78be:	2208      	movs	r2, #8
    78c0:	400a      	ands	r2, r1
    78c2:	d001      	beq.n	78c8 <_strtol_r+0x28>
    78c4:	1c33      	adds	r3, r6, #0
    78c6:	e7f5      	b.n	78b4 <_strtol_r+0x14>
    78c8:	2c2d      	cmp	r4, #45	; 0x2d
    78ca:	d104      	bne.n	78d6 <_strtol_r+0x36>
    78cc:	2701      	movs	r7, #1
    78ce:	1c9e      	adds	r6, r3, #2
    78d0:	785c      	ldrb	r4, [r3, #1]
    78d2:	9700      	str	r7, [sp, #0]
    78d4:	e004      	b.n	78e0 <_strtol_r+0x40>
    78d6:	9200      	str	r2, [sp, #0]
    78d8:	2c2b      	cmp	r4, #43	; 0x2b
    78da:	d101      	bne.n	78e0 <_strtol_r+0x40>
    78dc:	785c      	ldrb	r4, [r3, #1]
    78de:	1c9e      	adds	r6, r3, #2
    78e0:	2310      	movs	r3, #16
    78e2:	1c2a      	adds	r2, r5, #0
    78e4:	439a      	bics	r2, r3
    78e6:	d111      	bne.n	790c <_strtol_r+0x6c>
    78e8:	2c30      	cmp	r4, #48	; 0x30
    78ea:	d108      	bne.n	78fe <_strtol_r+0x5e>
    78ec:	7832      	ldrb	r2, [r6, #0]
    78ee:	2120      	movs	r1, #32
    78f0:	438a      	bics	r2, r1
    78f2:	2a58      	cmp	r2, #88	; 0x58
    78f4:	d107      	bne.n	7906 <_strtol_r+0x66>
    78f6:	7874      	ldrb	r4, [r6, #1]
    78f8:	1c1d      	adds	r5, r3, #0
    78fa:	3602      	adds	r6, #2
    78fc:	e006      	b.n	790c <_strtol_r+0x6c>
    78fe:	2d00      	cmp	r5, #0
    7900:	d104      	bne.n	790c <_strtol_r+0x6c>
    7902:	250a      	movs	r5, #10
    7904:	e002      	b.n	790c <_strtol_r+0x6c>
    7906:	2d00      	cmp	r5, #0
    7908:	d100      	bne.n	790c <_strtol_r+0x6c>
    790a:	2508      	movs	r5, #8
    790c:	9f00      	ldr	r7, [sp, #0]
    790e:	1c29      	adds	r1, r5, #0
    7910:	427b      	negs	r3, r7
    7912:	417b      	adcs	r3, r7
    7914:	2780      	movs	r7, #128	; 0x80
    7916:	063f      	lsls	r7, r7, #24
    7918:	1aff      	subs	r7, r7, r3
    791a:	1c38      	adds	r0, r7, #0
    791c:	f003 f97c 	bl	ac18 <__aeabi_uidivmod>
    7920:	1c38      	adds	r0, r7, #0
    7922:	9104      	str	r1, [sp, #16]
    7924:	1c29      	adds	r1, r5, #0
    7926:	f003 f933 	bl	ab90 <__aeabi_uidiv>
    792a:	2300      	movs	r3, #0
    792c:	1c02      	adds	r2, r0, #0
    792e:	1c18      	adds	r0, r3, #0
    7930:	9f02      	ldr	r7, [sp, #8]
    7932:	1939      	adds	r1, r7, r4
    7934:	7849      	ldrb	r1, [r1, #1]
    7936:	074f      	lsls	r7, r1, #29
    7938:	d501      	bpl.n	793e <_strtol_r+0x9e>
    793a:	3c30      	subs	r4, #48	; 0x30
    793c:	e007      	b.n	794e <_strtol_r+0xae>
    793e:	2703      	movs	r7, #3
    7940:	400f      	ands	r7, r1
    7942:	d017      	beq.n	7974 <_strtol_r+0xd4>
    7944:	2157      	movs	r1, #87	; 0x57
    7946:	2f01      	cmp	r7, #1
    7948:	d100      	bne.n	794c <_strtol_r+0xac>
    794a:	2137      	movs	r1, #55	; 0x37
    794c:	1a64      	subs	r4, r4, r1
    794e:	42ac      	cmp	r4, r5
    7950:	da10      	bge.n	7974 <_strtol_r+0xd4>
    7952:	1c59      	adds	r1, r3, #1
    7954:	d00b      	beq.n	796e <_strtol_r+0xce>
    7956:	4290      	cmp	r0, r2
    7958:	d807      	bhi.n	796a <_strtol_r+0xca>
    795a:	d102      	bne.n	7962 <_strtol_r+0xc2>
    795c:	9f04      	ldr	r7, [sp, #16]
    795e:	42bc      	cmp	r4, r7
    7960:	dc03      	bgt.n	796a <_strtol_r+0xca>
    7962:	4368      	muls	r0, r5
    7964:	2301      	movs	r3, #1
    7966:	1820      	adds	r0, r4, r0
    7968:	e001      	b.n	796e <_strtol_r+0xce>
    796a:	2301      	movs	r3, #1
    796c:	425b      	negs	r3, r3
    796e:	7834      	ldrb	r4, [r6, #0]
    7970:	3601      	adds	r6, #1
    7972:	e7dd      	b.n	7930 <_strtol_r+0x90>
    7974:	9f00      	ldr	r7, [sp, #0]
    7976:	1c59      	adds	r1, r3, #1
    7978:	d10b      	bne.n	7992 <_strtol_r+0xf2>
    797a:	2080      	movs	r0, #128	; 0x80
    797c:	427b      	negs	r3, r7
    797e:	417b      	adcs	r3, r7
    7980:	0600      	lsls	r0, r0, #24
    7982:	9f05      	ldr	r7, [sp, #20]
    7984:	1ac0      	subs	r0, r0, r3
    7986:	2322      	movs	r3, #34	; 0x22
    7988:	603b      	str	r3, [r7, #0]
    798a:	9f01      	ldr	r7, [sp, #4]
    798c:	2f00      	cmp	r7, #0
    798e:	d109      	bne.n	79a4 <_strtol_r+0x104>
    7990:	e00b      	b.n	79aa <_strtol_r+0x10a>
    7992:	2f00      	cmp	r7, #0
    7994:	d000      	beq.n	7998 <_strtol_r+0xf8>
    7996:	4240      	negs	r0, r0
    7998:	9f01      	ldr	r7, [sp, #4]
    799a:	2f00      	cmp	r7, #0
    799c:	d005      	beq.n	79aa <_strtol_r+0x10a>
    799e:	9a03      	ldr	r2, [sp, #12]
    79a0:	2b00      	cmp	r3, #0
    79a2:	d000      	beq.n	79a6 <_strtol_r+0x106>
    79a4:	1e72      	subs	r2, r6, #1
    79a6:	9f01      	ldr	r7, [sp, #4]
    79a8:	603a      	str	r2, [r7, #0]
    79aa:	b007      	add	sp, #28
    79ac:	bdf0      	pop	{r4, r5, r6, r7, pc}
    79ae:	46c0      	nop			; (mov r8, r8)
    79b0:	20000170 	.word	0x20000170

000079b4 <strtol>:
    79b4:	b538      	push	{r3, r4, r5, lr}
    79b6:	1c13      	adds	r3, r2, #0
    79b8:	4a04      	ldr	r2, [pc, #16]	; (79cc <strtol+0x18>)
    79ba:	1c05      	adds	r5, r0, #0
    79bc:	1c0c      	adds	r4, r1, #0
    79be:	6810      	ldr	r0, [r2, #0]
    79c0:	1c29      	adds	r1, r5, #0
    79c2:	1c22      	adds	r2, r4, #0
    79c4:	f7ff ff6c 	bl	78a0 <_strtol_r>
    79c8:	bd38      	pop	{r3, r4, r5, pc}
    79ca:	46c0      	nop			; (mov r8, r8)
    79cc:	2000016c 	.word	0x2000016c

000079d0 <__ssputs_r>:
    79d0:	b5f0      	push	{r4, r5, r6, r7, lr}
    79d2:	688d      	ldr	r5, [r1, #8]
    79d4:	b085      	sub	sp, #20
    79d6:	1c07      	adds	r7, r0, #0
    79d8:	1c0c      	adds	r4, r1, #0
    79da:	9203      	str	r2, [sp, #12]
    79dc:	9301      	str	r3, [sp, #4]
    79de:	42ab      	cmp	r3, r5
    79e0:	d345      	bcc.n	7a6e <__ssputs_r+0x9e>
    79e2:	2290      	movs	r2, #144	; 0x90
    79e4:	898b      	ldrh	r3, [r1, #12]
    79e6:	00d2      	lsls	r2, r2, #3
    79e8:	4213      	tst	r3, r2
    79ea:	d03d      	beq.n	7a68 <__ssputs_r+0x98>
    79ec:	6962      	ldr	r2, [r4, #20]
    79ee:	2603      	movs	r6, #3
    79f0:	4356      	muls	r6, r2
    79f2:	6909      	ldr	r1, [r1, #16]
    79f4:	6820      	ldr	r0, [r4, #0]
    79f6:	0ff2      	lsrs	r2, r6, #31
    79f8:	1a40      	subs	r0, r0, r1
    79fa:	1996      	adds	r6, r2, r6
    79fc:	9002      	str	r0, [sp, #8]
    79fe:	1c02      	adds	r2, r0, #0
    7a00:	9801      	ldr	r0, [sp, #4]
    7a02:	3201      	adds	r2, #1
    7a04:	1812      	adds	r2, r2, r0
    7a06:	1076      	asrs	r6, r6, #1
    7a08:	4296      	cmp	r6, r2
    7a0a:	d200      	bcs.n	7a0e <__ssputs_r+0x3e>
    7a0c:	1c16      	adds	r6, r2, #0
    7a0e:	1c38      	adds	r0, r7, #0
    7a10:	055a      	lsls	r2, r3, #21
    7a12:	d50f      	bpl.n	7a34 <__ssputs_r+0x64>
    7a14:	1c31      	adds	r1, r6, #0
    7a16:	f002 ff47 	bl	a8a8 <_malloc_r>
    7a1a:	1e05      	subs	r5, r0, #0
    7a1c:	d013      	beq.n	7a46 <__ssputs_r+0x76>
    7a1e:	9a02      	ldr	r2, [sp, #8]
    7a20:	6921      	ldr	r1, [r4, #16]
    7a22:	f7fe ffc5 	bl	69b0 <memcpy>
    7a26:	89a2      	ldrh	r2, [r4, #12]
    7a28:	4b18      	ldr	r3, [pc, #96]	; (7a8c <__ssputs_r+0xbc>)
    7a2a:	4013      	ands	r3, r2
    7a2c:	2280      	movs	r2, #128	; 0x80
    7a2e:	4313      	orrs	r3, r2
    7a30:	81a3      	strh	r3, [r4, #12]
    7a32:	e011      	b.n	7a58 <__ssputs_r+0x88>
    7a34:	1c32      	adds	r2, r6, #0
    7a36:	f002 ff8b 	bl	a950 <_realloc_r>
    7a3a:	1e05      	subs	r5, r0, #0
    7a3c:	d10c      	bne.n	7a58 <__ssputs_r+0x88>
    7a3e:	1c38      	adds	r0, r7, #0
    7a40:	6921      	ldr	r1, [r4, #16]
    7a42:	f002 fee9 	bl	a818 <_free_r>
    7a46:	230c      	movs	r3, #12
    7a48:	603b      	str	r3, [r7, #0]
    7a4a:	89a3      	ldrh	r3, [r4, #12]
    7a4c:	2240      	movs	r2, #64	; 0x40
    7a4e:	4313      	orrs	r3, r2
    7a50:	2001      	movs	r0, #1
    7a52:	81a3      	strh	r3, [r4, #12]
    7a54:	4240      	negs	r0, r0
    7a56:	e017      	b.n	7a88 <__ssputs_r+0xb8>
    7a58:	9b02      	ldr	r3, [sp, #8]
    7a5a:	6125      	str	r5, [r4, #16]
    7a5c:	18ed      	adds	r5, r5, r3
    7a5e:	6025      	str	r5, [r4, #0]
    7a60:	6166      	str	r6, [r4, #20]
    7a62:	9d01      	ldr	r5, [sp, #4]
    7a64:	1af6      	subs	r6, r6, r3
    7a66:	60a6      	str	r6, [r4, #8]
    7a68:	9801      	ldr	r0, [sp, #4]
    7a6a:	42a8      	cmp	r0, r5
    7a6c:	d200      	bcs.n	7a70 <__ssputs_r+0xa0>
    7a6e:	9d01      	ldr	r5, [sp, #4]
    7a70:	1c2a      	adds	r2, r5, #0
    7a72:	6820      	ldr	r0, [r4, #0]
    7a74:	9903      	ldr	r1, [sp, #12]
    7a76:	f002 faaa 	bl	9fce <memmove>
    7a7a:	68a2      	ldr	r2, [r4, #8]
    7a7c:	2000      	movs	r0, #0
    7a7e:	1b53      	subs	r3, r2, r5
    7a80:	60a3      	str	r3, [r4, #8]
    7a82:	6823      	ldr	r3, [r4, #0]
    7a84:	195d      	adds	r5, r3, r5
    7a86:	6025      	str	r5, [r4, #0]
    7a88:	b005      	add	sp, #20
    7a8a:	bdf0      	pop	{r4, r5, r6, r7, pc}
    7a8c:	fffffb7f 	.word	0xfffffb7f

00007a90 <_svfiprintf_r>:
    7a90:	b5f0      	push	{r4, r5, r6, r7, lr}
    7a92:	b09f      	sub	sp, #124	; 0x7c
    7a94:	9003      	str	r0, [sp, #12]
    7a96:	9305      	str	r3, [sp, #20]
    7a98:	898b      	ldrh	r3, [r1, #12]
    7a9a:	1c0e      	adds	r6, r1, #0
    7a9c:	1c17      	adds	r7, r2, #0
    7a9e:	0619      	lsls	r1, r3, #24
    7aa0:	d50f      	bpl.n	7ac2 <_svfiprintf_r+0x32>
    7aa2:	6932      	ldr	r2, [r6, #16]
    7aa4:	2a00      	cmp	r2, #0
    7aa6:	d10c      	bne.n	7ac2 <_svfiprintf_r+0x32>
    7aa8:	2140      	movs	r1, #64	; 0x40
    7aaa:	f002 fefd 	bl	a8a8 <_malloc_r>
    7aae:	6030      	str	r0, [r6, #0]
    7ab0:	6130      	str	r0, [r6, #16]
    7ab2:	2800      	cmp	r0, #0
    7ab4:	d103      	bne.n	7abe <_svfiprintf_r+0x2e>
    7ab6:	9903      	ldr	r1, [sp, #12]
    7ab8:	230c      	movs	r3, #12
    7aba:	600b      	str	r3, [r1, #0]
    7abc:	e0c9      	b.n	7c52 <_svfiprintf_r+0x1c2>
    7abe:	2340      	movs	r3, #64	; 0x40
    7ac0:	6173      	str	r3, [r6, #20]
    7ac2:	ad06      	add	r5, sp, #24
    7ac4:	2300      	movs	r3, #0
    7ac6:	616b      	str	r3, [r5, #20]
    7ac8:	2320      	movs	r3, #32
    7aca:	766b      	strb	r3, [r5, #25]
    7acc:	2330      	movs	r3, #48	; 0x30
    7ace:	76ab      	strb	r3, [r5, #26]
    7ad0:	1c3c      	adds	r4, r7, #0
    7ad2:	7823      	ldrb	r3, [r4, #0]
    7ad4:	2b00      	cmp	r3, #0
    7ad6:	d103      	bne.n	7ae0 <_svfiprintf_r+0x50>
    7ad8:	1be2      	subs	r2, r4, r7
    7ada:	9202      	str	r2, [sp, #8]
    7adc:	d011      	beq.n	7b02 <_svfiprintf_r+0x72>
    7ade:	e003      	b.n	7ae8 <_svfiprintf_r+0x58>
    7ae0:	2b25      	cmp	r3, #37	; 0x25
    7ae2:	d0f9      	beq.n	7ad8 <_svfiprintf_r+0x48>
    7ae4:	3401      	adds	r4, #1
    7ae6:	e7f4      	b.n	7ad2 <_svfiprintf_r+0x42>
    7ae8:	9803      	ldr	r0, [sp, #12]
    7aea:	1c31      	adds	r1, r6, #0
    7aec:	1c3a      	adds	r2, r7, #0
    7aee:	9b02      	ldr	r3, [sp, #8]
    7af0:	f7ff ff6e 	bl	79d0 <__ssputs_r>
    7af4:	3001      	adds	r0, #1
    7af6:	d100      	bne.n	7afa <_svfiprintf_r+0x6a>
    7af8:	e0a6      	b.n	7c48 <_svfiprintf_r+0x1b8>
    7afa:	6969      	ldr	r1, [r5, #20]
    7afc:	9a02      	ldr	r2, [sp, #8]
    7afe:	188b      	adds	r3, r1, r2
    7b00:	616b      	str	r3, [r5, #20]
    7b02:	7823      	ldrb	r3, [r4, #0]
    7b04:	2b00      	cmp	r3, #0
    7b06:	d100      	bne.n	7b0a <_svfiprintf_r+0x7a>
    7b08:	e09e      	b.n	7c48 <_svfiprintf_r+0x1b8>
    7b0a:	2201      	movs	r2, #1
    7b0c:	4252      	negs	r2, r2
    7b0e:	606a      	str	r2, [r5, #4]
    7b10:	466a      	mov	r2, sp
    7b12:	2300      	movs	r3, #0
    7b14:	325b      	adds	r2, #91	; 0x5b
    7b16:	3401      	adds	r4, #1
    7b18:	602b      	str	r3, [r5, #0]
    7b1a:	60eb      	str	r3, [r5, #12]
    7b1c:	60ab      	str	r3, [r5, #8]
    7b1e:	7013      	strb	r3, [r2, #0]
    7b20:	65ab      	str	r3, [r5, #88]	; 0x58
    7b22:	4f4e      	ldr	r7, [pc, #312]	; (7c5c <_svfiprintf_r+0x1cc>)
    7b24:	7821      	ldrb	r1, [r4, #0]
    7b26:	1c38      	adds	r0, r7, #0
    7b28:	2205      	movs	r2, #5
    7b2a:	f002 fa45 	bl	9fb8 <memchr>
    7b2e:	2800      	cmp	r0, #0
    7b30:	d007      	beq.n	7b42 <_svfiprintf_r+0xb2>
    7b32:	1bc7      	subs	r7, r0, r7
    7b34:	682b      	ldr	r3, [r5, #0]
    7b36:	2001      	movs	r0, #1
    7b38:	40b8      	lsls	r0, r7
    7b3a:	4318      	orrs	r0, r3
    7b3c:	6028      	str	r0, [r5, #0]
    7b3e:	3401      	adds	r4, #1
    7b40:	e7ef      	b.n	7b22 <_svfiprintf_r+0x92>
    7b42:	682b      	ldr	r3, [r5, #0]
    7b44:	06d9      	lsls	r1, r3, #27
    7b46:	d503      	bpl.n	7b50 <_svfiprintf_r+0xc0>
    7b48:	466a      	mov	r2, sp
    7b4a:	2120      	movs	r1, #32
    7b4c:	325b      	adds	r2, #91	; 0x5b
    7b4e:	7011      	strb	r1, [r2, #0]
    7b50:	071a      	lsls	r2, r3, #28
    7b52:	d503      	bpl.n	7b5c <_svfiprintf_r+0xcc>
    7b54:	466a      	mov	r2, sp
    7b56:	212b      	movs	r1, #43	; 0x2b
    7b58:	325b      	adds	r2, #91	; 0x5b
    7b5a:	7011      	strb	r1, [r2, #0]
    7b5c:	7822      	ldrb	r2, [r4, #0]
    7b5e:	2a2a      	cmp	r2, #42	; 0x2a
    7b60:	d001      	beq.n	7b66 <_svfiprintf_r+0xd6>
    7b62:	9b09      	ldr	r3, [sp, #36]	; 0x24
    7b64:	e00e      	b.n	7b84 <_svfiprintf_r+0xf4>
    7b66:	9a05      	ldr	r2, [sp, #20]
    7b68:	1d11      	adds	r1, r2, #4
    7b6a:	6812      	ldr	r2, [r2, #0]
    7b6c:	9105      	str	r1, [sp, #20]
    7b6e:	2a00      	cmp	r2, #0
    7b70:	db01      	blt.n	7b76 <_svfiprintf_r+0xe6>
    7b72:	9209      	str	r2, [sp, #36]	; 0x24
    7b74:	e004      	b.n	7b80 <_svfiprintf_r+0xf0>
    7b76:	4252      	negs	r2, r2
    7b78:	60ea      	str	r2, [r5, #12]
    7b7a:	2202      	movs	r2, #2
    7b7c:	4313      	orrs	r3, r2
    7b7e:	602b      	str	r3, [r5, #0]
    7b80:	3401      	adds	r4, #1
    7b82:	e009      	b.n	7b98 <_svfiprintf_r+0x108>
    7b84:	7822      	ldrb	r2, [r4, #0]
    7b86:	3a30      	subs	r2, #48	; 0x30
    7b88:	2a09      	cmp	r2, #9
    7b8a:	d804      	bhi.n	7b96 <_svfiprintf_r+0x106>
    7b8c:	210a      	movs	r1, #10
    7b8e:	434b      	muls	r3, r1
    7b90:	3401      	adds	r4, #1
    7b92:	189b      	adds	r3, r3, r2
    7b94:	e7f6      	b.n	7b84 <_svfiprintf_r+0xf4>
    7b96:	9309      	str	r3, [sp, #36]	; 0x24
    7b98:	7823      	ldrb	r3, [r4, #0]
    7b9a:	2b2e      	cmp	r3, #46	; 0x2e
    7b9c:	d118      	bne.n	7bd0 <_svfiprintf_r+0x140>
    7b9e:	7863      	ldrb	r3, [r4, #1]
    7ba0:	2b2a      	cmp	r3, #42	; 0x2a
    7ba2:	d109      	bne.n	7bb8 <_svfiprintf_r+0x128>
    7ba4:	9b05      	ldr	r3, [sp, #20]
    7ba6:	3402      	adds	r4, #2
    7ba8:	1d1a      	adds	r2, r3, #4
    7baa:	681b      	ldr	r3, [r3, #0]
    7bac:	9205      	str	r2, [sp, #20]
    7bae:	2b00      	cmp	r3, #0
    7bb0:	da0d      	bge.n	7bce <_svfiprintf_r+0x13e>
    7bb2:	2301      	movs	r3, #1
    7bb4:	425b      	negs	r3, r3
    7bb6:	e00a      	b.n	7bce <_svfiprintf_r+0x13e>
    7bb8:	3401      	adds	r4, #1
    7bba:	2300      	movs	r3, #0
    7bbc:	7822      	ldrb	r2, [r4, #0]
    7bbe:	3a30      	subs	r2, #48	; 0x30
    7bc0:	2a09      	cmp	r2, #9
    7bc2:	d804      	bhi.n	7bce <_svfiprintf_r+0x13e>
    7bc4:	210a      	movs	r1, #10
    7bc6:	434b      	muls	r3, r1
    7bc8:	3401      	adds	r4, #1
    7bca:	189b      	adds	r3, r3, r2
    7bcc:	e7f6      	b.n	7bbc <_svfiprintf_r+0x12c>
    7bce:	9307      	str	r3, [sp, #28]
    7bd0:	4f23      	ldr	r7, [pc, #140]	; (7c60 <_svfiprintf_r+0x1d0>)
    7bd2:	7821      	ldrb	r1, [r4, #0]
    7bd4:	1c38      	adds	r0, r7, #0
    7bd6:	2203      	movs	r2, #3
    7bd8:	f002 f9ee 	bl	9fb8 <memchr>
    7bdc:	2800      	cmp	r0, #0
    7bde:	d006      	beq.n	7bee <_svfiprintf_r+0x15e>
    7be0:	1bc7      	subs	r7, r0, r7
    7be2:	682b      	ldr	r3, [r5, #0]
    7be4:	2040      	movs	r0, #64	; 0x40
    7be6:	40b8      	lsls	r0, r7
    7be8:	4318      	orrs	r0, r3
    7bea:	6028      	str	r0, [r5, #0]
    7bec:	3401      	adds	r4, #1
    7bee:	7821      	ldrb	r1, [r4, #0]
    7bf0:	481c      	ldr	r0, [pc, #112]	; (7c64 <_svfiprintf_r+0x1d4>)
    7bf2:	2206      	movs	r2, #6
    7bf4:	1c67      	adds	r7, r4, #1
    7bf6:	7629      	strb	r1, [r5, #24]
    7bf8:	f002 f9de 	bl	9fb8 <memchr>
    7bfc:	2800      	cmp	r0, #0
    7bfe:	d012      	beq.n	7c26 <_svfiprintf_r+0x196>
    7c00:	4b19      	ldr	r3, [pc, #100]	; (7c68 <_svfiprintf_r+0x1d8>)
    7c02:	2b00      	cmp	r3, #0
    7c04:	d106      	bne.n	7c14 <_svfiprintf_r+0x184>
    7c06:	9b05      	ldr	r3, [sp, #20]
    7c08:	2207      	movs	r2, #7
    7c0a:	3307      	adds	r3, #7
    7c0c:	4393      	bics	r3, r2
    7c0e:	3308      	adds	r3, #8
    7c10:	9305      	str	r3, [sp, #20]
    7c12:	e014      	b.n	7c3e <_svfiprintf_r+0x1ae>
    7c14:	ab05      	add	r3, sp, #20
    7c16:	9300      	str	r3, [sp, #0]
    7c18:	9803      	ldr	r0, [sp, #12]
    7c1a:	1c29      	adds	r1, r5, #0
    7c1c:	1c32      	adds	r2, r6, #0
    7c1e:	4b13      	ldr	r3, [pc, #76]	; (7c6c <_svfiprintf_r+0x1dc>)
    7c20:	f000 f9f6 	bl	8010 <_printf_float>
    7c24:	e007      	b.n	7c36 <_svfiprintf_r+0x1a6>
    7c26:	ab05      	add	r3, sp, #20
    7c28:	9300      	str	r3, [sp, #0]
    7c2a:	9803      	ldr	r0, [sp, #12]
    7c2c:	1c29      	adds	r1, r5, #0
    7c2e:	1c32      	adds	r2, r6, #0
    7c30:	4b0e      	ldr	r3, [pc, #56]	; (7c6c <_svfiprintf_r+0x1dc>)
    7c32:	f000 fc8d 	bl	8550 <_printf_i>
    7c36:	9004      	str	r0, [sp, #16]
    7c38:	9904      	ldr	r1, [sp, #16]
    7c3a:	3101      	adds	r1, #1
    7c3c:	d004      	beq.n	7c48 <_svfiprintf_r+0x1b8>
    7c3e:	696a      	ldr	r2, [r5, #20]
    7c40:	9904      	ldr	r1, [sp, #16]
    7c42:	1853      	adds	r3, r2, r1
    7c44:	616b      	str	r3, [r5, #20]
    7c46:	e743      	b.n	7ad0 <_svfiprintf_r+0x40>
    7c48:	89b3      	ldrh	r3, [r6, #12]
    7c4a:	065a      	lsls	r2, r3, #25
    7c4c:	d401      	bmi.n	7c52 <_svfiprintf_r+0x1c2>
    7c4e:	980b      	ldr	r0, [sp, #44]	; 0x2c
    7c50:	e001      	b.n	7c56 <_svfiprintf_r+0x1c6>
    7c52:	2001      	movs	r0, #1
    7c54:	4240      	negs	r0, r0
    7c56:	b01f      	add	sp, #124	; 0x7c
    7c58:	bdf0      	pop	{r4, r5, r6, r7, pc}
    7c5a:	46c0      	nop			; (mov r8, r8)
    7c5c:	0000f8a0 	.word	0x0000f8a0
    7c60:	0000f8a6 	.word	0x0000f8a6
    7c64:	0000f8aa 	.word	0x0000f8aa
    7c68:	00008011 	.word	0x00008011
    7c6c:	000079d1 	.word	0x000079d1

00007c70 <__sfputc_r>:
    7c70:	6893      	ldr	r3, [r2, #8]
    7c72:	b510      	push	{r4, lr}
    7c74:	3b01      	subs	r3, #1
    7c76:	6093      	str	r3, [r2, #8]
    7c78:	2b00      	cmp	r3, #0
    7c7a:	da05      	bge.n	7c88 <__sfputc_r+0x18>
    7c7c:	6994      	ldr	r4, [r2, #24]
    7c7e:	42a3      	cmp	r3, r4
    7c80:	db08      	blt.n	7c94 <__sfputc_r+0x24>
    7c82:	b2cb      	uxtb	r3, r1
    7c84:	2b0a      	cmp	r3, #10
    7c86:	d005      	beq.n	7c94 <__sfputc_r+0x24>
    7c88:	6813      	ldr	r3, [r2, #0]
    7c8a:	1c58      	adds	r0, r3, #1
    7c8c:	6010      	str	r0, [r2, #0]
    7c8e:	7019      	strb	r1, [r3, #0]
    7c90:	b2c8      	uxtb	r0, r1
    7c92:	e001      	b.n	7c98 <__sfputc_r+0x28>
    7c94:	f000 fd72 	bl	877c <__swbuf_r>
    7c98:	bd10      	pop	{r4, pc}

00007c9a <__sfputs_r>:
    7c9a:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
    7c9c:	1c06      	adds	r6, r0, #0
    7c9e:	1c0f      	adds	r7, r1, #0
    7ca0:	1c14      	adds	r4, r2, #0
    7ca2:	18d5      	adds	r5, r2, r3
    7ca4:	42ac      	cmp	r4, r5
    7ca6:	d008      	beq.n	7cba <__sfputs_r+0x20>
    7ca8:	7821      	ldrb	r1, [r4, #0]
    7caa:	1c30      	adds	r0, r6, #0
    7cac:	1c3a      	adds	r2, r7, #0
    7cae:	f7ff ffdf 	bl	7c70 <__sfputc_r>
    7cb2:	3401      	adds	r4, #1
    7cb4:	1c43      	adds	r3, r0, #1
    7cb6:	d1f5      	bne.n	7ca4 <__sfputs_r+0xa>
    7cb8:	e000      	b.n	7cbc <__sfputs_r+0x22>
    7cba:	2000      	movs	r0, #0
    7cbc:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
	...

00007cc0 <_vfiprintf_r>:
    7cc0:	b5f0      	push	{r4, r5, r6, r7, lr}
    7cc2:	b09f      	sub	sp, #124	; 0x7c
    7cc4:	1c06      	adds	r6, r0, #0
    7cc6:	1c0f      	adds	r7, r1, #0
    7cc8:	9203      	str	r2, [sp, #12]
    7cca:	9305      	str	r3, [sp, #20]
    7ccc:	2800      	cmp	r0, #0
    7cce:	d004      	beq.n	7cda <_vfiprintf_r+0x1a>
    7cd0:	6981      	ldr	r1, [r0, #24]
    7cd2:	2900      	cmp	r1, #0
    7cd4:	d101      	bne.n	7cda <_vfiprintf_r+0x1a>
    7cd6:	f001 fd8d 	bl	97f4 <__sinit>
    7cda:	4b75      	ldr	r3, [pc, #468]	; (7eb0 <_vfiprintf_r+0x1f0>)
    7cdc:	429f      	cmp	r7, r3
    7cde:	d101      	bne.n	7ce4 <_vfiprintf_r+0x24>
    7ce0:	6877      	ldr	r7, [r6, #4]
    7ce2:	e008      	b.n	7cf6 <_vfiprintf_r+0x36>
    7ce4:	4b73      	ldr	r3, [pc, #460]	; (7eb4 <_vfiprintf_r+0x1f4>)
    7ce6:	429f      	cmp	r7, r3
    7ce8:	d101      	bne.n	7cee <_vfiprintf_r+0x2e>
    7cea:	68b7      	ldr	r7, [r6, #8]
    7cec:	e003      	b.n	7cf6 <_vfiprintf_r+0x36>
    7cee:	4b72      	ldr	r3, [pc, #456]	; (7eb8 <_vfiprintf_r+0x1f8>)
    7cf0:	429f      	cmp	r7, r3
    7cf2:	d100      	bne.n	7cf6 <_vfiprintf_r+0x36>
    7cf4:	68f7      	ldr	r7, [r6, #12]
    7cf6:	89bb      	ldrh	r3, [r7, #12]
    7cf8:	071a      	lsls	r2, r3, #28
    7cfa:	d50a      	bpl.n	7d12 <_vfiprintf_r+0x52>
    7cfc:	693b      	ldr	r3, [r7, #16]
    7cfe:	2b00      	cmp	r3, #0
    7d00:	d007      	beq.n	7d12 <_vfiprintf_r+0x52>
    7d02:	ad06      	add	r5, sp, #24
    7d04:	2300      	movs	r3, #0
    7d06:	616b      	str	r3, [r5, #20]
    7d08:	2320      	movs	r3, #32
    7d0a:	766b      	strb	r3, [r5, #25]
    7d0c:	2330      	movs	r3, #48	; 0x30
    7d0e:	76ab      	strb	r3, [r5, #26]
    7d10:	e03b      	b.n	7d8a <_vfiprintf_r+0xca>
    7d12:	1c30      	adds	r0, r6, #0
    7d14:	1c39      	adds	r1, r7, #0
    7d16:	f000 fd89 	bl	882c <__swsetup_r>
    7d1a:	2800      	cmp	r0, #0
    7d1c:	d0f1      	beq.n	7d02 <_vfiprintf_r+0x42>
    7d1e:	2001      	movs	r0, #1
    7d20:	4240      	negs	r0, r0
    7d22:	e0c2      	b.n	7eaa <_vfiprintf_r+0x1ea>
    7d24:	9a05      	ldr	r2, [sp, #20]
    7d26:	1d11      	adds	r1, r2, #4
    7d28:	6812      	ldr	r2, [r2, #0]
    7d2a:	9105      	str	r1, [sp, #20]
    7d2c:	2a00      	cmp	r2, #0
    7d2e:	db76      	blt.n	7e1e <_vfiprintf_r+0x15e>
    7d30:	9209      	str	r2, [sp, #36]	; 0x24
    7d32:	3401      	adds	r4, #1
    7d34:	7823      	ldrb	r3, [r4, #0]
    7d36:	2b2e      	cmp	r3, #46	; 0x2e
    7d38:	d100      	bne.n	7d3c <_vfiprintf_r+0x7c>
    7d3a:	e081      	b.n	7e40 <_vfiprintf_r+0x180>
    7d3c:	7821      	ldrb	r1, [r4, #0]
    7d3e:	485f      	ldr	r0, [pc, #380]	; (7ebc <_vfiprintf_r+0x1fc>)
    7d40:	2203      	movs	r2, #3
    7d42:	f002 f939 	bl	9fb8 <memchr>
    7d46:	2800      	cmp	r0, #0
    7d48:	d007      	beq.n	7d5a <_vfiprintf_r+0x9a>
    7d4a:	495c      	ldr	r1, [pc, #368]	; (7ebc <_vfiprintf_r+0x1fc>)
    7d4c:	682a      	ldr	r2, [r5, #0]
    7d4e:	1a43      	subs	r3, r0, r1
    7d50:	2040      	movs	r0, #64	; 0x40
    7d52:	4098      	lsls	r0, r3
    7d54:	4310      	orrs	r0, r2
    7d56:	6028      	str	r0, [r5, #0]
    7d58:	3401      	adds	r4, #1
    7d5a:	7821      	ldrb	r1, [r4, #0]
    7d5c:	1c63      	adds	r3, r4, #1
    7d5e:	4858      	ldr	r0, [pc, #352]	; (7ec0 <_vfiprintf_r+0x200>)
    7d60:	2206      	movs	r2, #6
    7d62:	9303      	str	r3, [sp, #12]
    7d64:	7629      	strb	r1, [r5, #24]
    7d66:	f002 f927 	bl	9fb8 <memchr>
    7d6a:	2800      	cmp	r0, #0
    7d6c:	d100      	bne.n	7d70 <_vfiprintf_r+0xb0>
    7d6e:	e08a      	b.n	7e86 <_vfiprintf_r+0x1c6>
    7d70:	4b54      	ldr	r3, [pc, #336]	; (7ec4 <_vfiprintf_r+0x204>)
    7d72:	2b00      	cmp	r3, #0
    7d74:	d17e      	bne.n	7e74 <_vfiprintf_r+0x1b4>
    7d76:	9b05      	ldr	r3, [sp, #20]
    7d78:	2207      	movs	r2, #7
    7d7a:	3307      	adds	r3, #7
    7d7c:	4393      	bics	r3, r2
    7d7e:	3308      	adds	r3, #8
    7d80:	9305      	str	r3, [sp, #20]
    7d82:	696a      	ldr	r2, [r5, #20]
    7d84:	9904      	ldr	r1, [sp, #16]
    7d86:	1853      	adds	r3, r2, r1
    7d88:	616b      	str	r3, [r5, #20]
    7d8a:	9c03      	ldr	r4, [sp, #12]
    7d8c:	7823      	ldrb	r3, [r4, #0]
    7d8e:	2b00      	cmp	r3, #0
    7d90:	d104      	bne.n	7d9c <_vfiprintf_r+0xdc>
    7d92:	9903      	ldr	r1, [sp, #12]
    7d94:	1a61      	subs	r1, r4, r1
    7d96:	9102      	str	r1, [sp, #8]
    7d98:	d010      	beq.n	7dbc <_vfiprintf_r+0xfc>
    7d9a:	e003      	b.n	7da4 <_vfiprintf_r+0xe4>
    7d9c:	2b25      	cmp	r3, #37	; 0x25
    7d9e:	d0f8      	beq.n	7d92 <_vfiprintf_r+0xd2>
    7da0:	3401      	adds	r4, #1
    7da2:	e7f3      	b.n	7d8c <_vfiprintf_r+0xcc>
    7da4:	1c30      	adds	r0, r6, #0
    7da6:	1c39      	adds	r1, r7, #0
    7da8:	9a03      	ldr	r2, [sp, #12]
    7daa:	9b02      	ldr	r3, [sp, #8]
    7dac:	f7ff ff75 	bl	7c9a <__sfputs_r>
    7db0:	3001      	adds	r0, #1
    7db2:	d075      	beq.n	7ea0 <_vfiprintf_r+0x1e0>
    7db4:	696a      	ldr	r2, [r5, #20]
    7db6:	9902      	ldr	r1, [sp, #8]
    7db8:	1853      	adds	r3, r2, r1
    7dba:	616b      	str	r3, [r5, #20]
    7dbc:	7823      	ldrb	r3, [r4, #0]
    7dbe:	2b00      	cmp	r3, #0
    7dc0:	d06e      	beq.n	7ea0 <_vfiprintf_r+0x1e0>
    7dc2:	2201      	movs	r2, #1
    7dc4:	4252      	negs	r2, r2
    7dc6:	606a      	str	r2, [r5, #4]
    7dc8:	466a      	mov	r2, sp
    7dca:	2300      	movs	r3, #0
    7dcc:	325b      	adds	r2, #91	; 0x5b
    7dce:	3401      	adds	r4, #1
    7dd0:	602b      	str	r3, [r5, #0]
    7dd2:	60eb      	str	r3, [r5, #12]
    7dd4:	60ab      	str	r3, [r5, #8]
    7dd6:	7013      	strb	r3, [r2, #0]
    7dd8:	65ab      	str	r3, [r5, #88]	; 0x58
    7dda:	7821      	ldrb	r1, [r4, #0]
    7ddc:	483a      	ldr	r0, [pc, #232]	; (7ec8 <_vfiprintf_r+0x208>)
    7dde:	2205      	movs	r2, #5
    7de0:	f002 f8ea 	bl	9fb8 <memchr>
    7de4:	2800      	cmp	r0, #0
    7de6:	d008      	beq.n	7dfa <_vfiprintf_r+0x13a>
    7de8:	4a37      	ldr	r2, [pc, #220]	; (7ec8 <_vfiprintf_r+0x208>)
    7dea:	3401      	adds	r4, #1
    7dec:	1a83      	subs	r3, r0, r2
    7dee:	2001      	movs	r0, #1
    7df0:	4098      	lsls	r0, r3
    7df2:	682b      	ldr	r3, [r5, #0]
    7df4:	4318      	orrs	r0, r3
    7df6:	6028      	str	r0, [r5, #0]
    7df8:	e7ef      	b.n	7dda <_vfiprintf_r+0x11a>
    7dfa:	682b      	ldr	r3, [r5, #0]
    7dfc:	06d9      	lsls	r1, r3, #27
    7dfe:	d503      	bpl.n	7e08 <_vfiprintf_r+0x148>
    7e00:	466a      	mov	r2, sp
    7e02:	2120      	movs	r1, #32
    7e04:	325b      	adds	r2, #91	; 0x5b
    7e06:	7011      	strb	r1, [r2, #0]
    7e08:	071a      	lsls	r2, r3, #28
    7e0a:	d503      	bpl.n	7e14 <_vfiprintf_r+0x154>
    7e0c:	466a      	mov	r2, sp
    7e0e:	212b      	movs	r1, #43	; 0x2b
    7e10:	325b      	adds	r2, #91	; 0x5b
    7e12:	7011      	strb	r1, [r2, #0]
    7e14:	7822      	ldrb	r2, [r4, #0]
    7e16:	2a2a      	cmp	r2, #42	; 0x2a
    7e18:	d084      	beq.n	7d24 <_vfiprintf_r+0x64>
    7e1a:	9b09      	ldr	r3, [sp, #36]	; 0x24
    7e1c:	e005      	b.n	7e2a <_vfiprintf_r+0x16a>
    7e1e:	4252      	negs	r2, r2
    7e20:	60ea      	str	r2, [r5, #12]
    7e22:	2202      	movs	r2, #2
    7e24:	4313      	orrs	r3, r2
    7e26:	602b      	str	r3, [r5, #0]
    7e28:	e783      	b.n	7d32 <_vfiprintf_r+0x72>
    7e2a:	7822      	ldrb	r2, [r4, #0]
    7e2c:	3a30      	subs	r2, #48	; 0x30
    7e2e:	2a09      	cmp	r2, #9
    7e30:	d804      	bhi.n	7e3c <_vfiprintf_r+0x17c>
    7e32:	210a      	movs	r1, #10
    7e34:	434b      	muls	r3, r1
    7e36:	3401      	adds	r4, #1
    7e38:	189b      	adds	r3, r3, r2
    7e3a:	e7f6      	b.n	7e2a <_vfiprintf_r+0x16a>
    7e3c:	9309      	str	r3, [sp, #36]	; 0x24
    7e3e:	e779      	b.n	7d34 <_vfiprintf_r+0x74>
    7e40:	7863      	ldrb	r3, [r4, #1]
    7e42:	2b2a      	cmp	r3, #42	; 0x2a
    7e44:	d109      	bne.n	7e5a <_vfiprintf_r+0x19a>
    7e46:	9b05      	ldr	r3, [sp, #20]
    7e48:	3402      	adds	r4, #2
    7e4a:	1d1a      	adds	r2, r3, #4
    7e4c:	681b      	ldr	r3, [r3, #0]
    7e4e:	9205      	str	r2, [sp, #20]
    7e50:	2b00      	cmp	r3, #0
    7e52:	da0d      	bge.n	7e70 <_vfiprintf_r+0x1b0>
    7e54:	2301      	movs	r3, #1
    7e56:	425b      	negs	r3, r3
    7e58:	e00a      	b.n	7e70 <_vfiprintf_r+0x1b0>
    7e5a:	3401      	adds	r4, #1
    7e5c:	2300      	movs	r3, #0
    7e5e:	7822      	ldrb	r2, [r4, #0]
    7e60:	3a30      	subs	r2, #48	; 0x30
    7e62:	2a09      	cmp	r2, #9
    7e64:	d804      	bhi.n	7e70 <_vfiprintf_r+0x1b0>
    7e66:	210a      	movs	r1, #10
    7e68:	434b      	muls	r3, r1
    7e6a:	3401      	adds	r4, #1
    7e6c:	189b      	adds	r3, r3, r2
    7e6e:	e7f6      	b.n	7e5e <_vfiprintf_r+0x19e>
    7e70:	9307      	str	r3, [sp, #28]
    7e72:	e763      	b.n	7d3c <_vfiprintf_r+0x7c>
    7e74:	ab05      	add	r3, sp, #20
    7e76:	9300      	str	r3, [sp, #0]
    7e78:	1c30      	adds	r0, r6, #0
    7e7a:	1c29      	adds	r1, r5, #0
    7e7c:	1c3a      	adds	r2, r7, #0
    7e7e:	4b13      	ldr	r3, [pc, #76]	; (7ecc <_vfiprintf_r+0x20c>)
    7e80:	f000 f8c6 	bl	8010 <_printf_float>
    7e84:	e007      	b.n	7e96 <_vfiprintf_r+0x1d6>
    7e86:	ab05      	add	r3, sp, #20
    7e88:	9300      	str	r3, [sp, #0]
    7e8a:	1c30      	adds	r0, r6, #0
    7e8c:	1c29      	adds	r1, r5, #0
    7e8e:	1c3a      	adds	r2, r7, #0
    7e90:	4b0e      	ldr	r3, [pc, #56]	; (7ecc <_vfiprintf_r+0x20c>)
    7e92:	f000 fb5d 	bl	8550 <_printf_i>
    7e96:	9004      	str	r0, [sp, #16]
    7e98:	9904      	ldr	r1, [sp, #16]
    7e9a:	3101      	adds	r1, #1
    7e9c:	d000      	beq.n	7ea0 <_vfiprintf_r+0x1e0>
    7e9e:	e770      	b.n	7d82 <_vfiprintf_r+0xc2>
    7ea0:	89bb      	ldrh	r3, [r7, #12]
    7ea2:	065a      	lsls	r2, r3, #25
    7ea4:	d500      	bpl.n	7ea8 <_vfiprintf_r+0x1e8>
    7ea6:	e73a      	b.n	7d1e <_vfiprintf_r+0x5e>
    7ea8:	980b      	ldr	r0, [sp, #44]	; 0x2c
    7eaa:	b01f      	add	sp, #124	; 0x7c
    7eac:	bdf0      	pop	{r4, r5, r6, r7, pc}
    7eae:	46c0      	nop			; (mov r8, r8)
    7eb0:	0000f9f4 	.word	0x0000f9f4
    7eb4:	0000fa14 	.word	0x0000fa14
    7eb8:	0000fa34 	.word	0x0000fa34
    7ebc:	0000f8a6 	.word	0x0000f8a6
    7ec0:	0000f8aa 	.word	0x0000f8aa
    7ec4:	00008011 	.word	0x00008011
    7ec8:	0000f8a0 	.word	0x0000f8a0
    7ecc:	00007c9b 	.word	0x00007c9b

00007ed0 <__cvt>:
    7ed0:	b5f0      	push	{r4, r5, r6, r7, lr}
    7ed2:	b08b      	sub	sp, #44	; 0x2c
    7ed4:	1c16      	adds	r6, r2, #0
    7ed6:	1c1c      	adds	r4, r3, #0
    7ed8:	9912      	ldr	r1, [sp, #72]	; 0x48
    7eda:	d504      	bpl.n	7ee6 <__cvt+0x16>
    7edc:	2280      	movs	r2, #128	; 0x80
    7ede:	0612      	lsls	r2, r2, #24
    7ee0:	18a4      	adds	r4, r4, r2
    7ee2:	232d      	movs	r3, #45	; 0x2d
    7ee4:	e000      	b.n	7ee8 <__cvt+0x18>
    7ee6:	2300      	movs	r3, #0
    7ee8:	9f14      	ldr	r7, [sp, #80]	; 0x50
    7eea:	700b      	strb	r3, [r1, #0]
    7eec:	2320      	movs	r3, #32
    7eee:	439f      	bics	r7, r3
    7ef0:	2f46      	cmp	r7, #70	; 0x46
    7ef2:	d008      	beq.n	7f06 <__cvt+0x36>
    7ef4:	1c3a      	adds	r2, r7, #0
    7ef6:	3a45      	subs	r2, #69	; 0x45
    7ef8:	4251      	negs	r1, r2
    7efa:	414a      	adcs	r2, r1
    7efc:	9910      	ldr	r1, [sp, #64]	; 0x40
    7efe:	2302      	movs	r3, #2
    7f00:	1889      	adds	r1, r1, r2
    7f02:	9110      	str	r1, [sp, #64]	; 0x40
    7f04:	e000      	b.n	7f08 <__cvt+0x38>
    7f06:	2303      	movs	r3, #3
    7f08:	9300      	str	r3, [sp, #0]
    7f0a:	9b13      	ldr	r3, [sp, #76]	; 0x4c
    7f0c:	9a10      	ldr	r2, [sp, #64]	; 0x40
    7f0e:	9302      	str	r3, [sp, #8]
    7f10:	ab08      	add	r3, sp, #32
    7f12:	9303      	str	r3, [sp, #12]
    7f14:	ab09      	add	r3, sp, #36	; 0x24
    7f16:	9201      	str	r2, [sp, #4]
    7f18:	9304      	str	r3, [sp, #16]
    7f1a:	1c32      	adds	r2, r6, #0
    7f1c:	1c23      	adds	r3, r4, #0
    7f1e:	f000 fd83 	bl	8a28 <_dtoa_r>
    7f22:	1c05      	adds	r5, r0, #0
    7f24:	2f47      	cmp	r7, #71	; 0x47
    7f26:	d102      	bne.n	7f2e <__cvt+0x5e>
    7f28:	9911      	ldr	r1, [sp, #68]	; 0x44
    7f2a:	07c9      	lsls	r1, r1, #31
    7f2c:	d52c      	bpl.n	7f88 <__cvt+0xb8>
    7f2e:	9910      	ldr	r1, [sp, #64]	; 0x40
    7f30:	1869      	adds	r1, r5, r1
    7f32:	9107      	str	r1, [sp, #28]
    7f34:	2f46      	cmp	r7, #70	; 0x46
    7f36:	d114      	bne.n	7f62 <__cvt+0x92>
    7f38:	782b      	ldrb	r3, [r5, #0]
    7f3a:	2b30      	cmp	r3, #48	; 0x30
    7f3c:	d10c      	bne.n	7f58 <__cvt+0x88>
    7f3e:	1c30      	adds	r0, r6, #0
    7f40:	1c21      	adds	r1, r4, #0
    7f42:	4b16      	ldr	r3, [pc, #88]	; (7f9c <__cvt+0xcc>)
    7f44:	4a14      	ldr	r2, [pc, #80]	; (7f98 <__cvt+0xc8>)
    7f46:	f002 fee3 	bl	ad10 <__aeabi_dcmpeq>
    7f4a:	2800      	cmp	r0, #0
    7f4c:	d104      	bne.n	7f58 <__cvt+0x88>
    7f4e:	9a10      	ldr	r2, [sp, #64]	; 0x40
    7f50:	2301      	movs	r3, #1
    7f52:	9913      	ldr	r1, [sp, #76]	; 0x4c
    7f54:	1a9b      	subs	r3, r3, r2
    7f56:	600b      	str	r3, [r1, #0]
    7f58:	9a13      	ldr	r2, [sp, #76]	; 0x4c
    7f5a:	9907      	ldr	r1, [sp, #28]
    7f5c:	6813      	ldr	r3, [r2, #0]
    7f5e:	18c9      	adds	r1, r1, r3
    7f60:	9107      	str	r1, [sp, #28]
    7f62:	1c30      	adds	r0, r6, #0
    7f64:	1c21      	adds	r1, r4, #0
    7f66:	4b0d      	ldr	r3, [pc, #52]	; (7f9c <__cvt+0xcc>)
    7f68:	4a0b      	ldr	r2, [pc, #44]	; (7f98 <__cvt+0xc8>)
    7f6a:	f002 fed1 	bl	ad10 <__aeabi_dcmpeq>
    7f6e:	2800      	cmp	r0, #0
    7f70:	d001      	beq.n	7f76 <__cvt+0xa6>
    7f72:	9a07      	ldr	r2, [sp, #28]
    7f74:	9209      	str	r2, [sp, #36]	; 0x24
    7f76:	9b09      	ldr	r3, [sp, #36]	; 0x24
    7f78:	9907      	ldr	r1, [sp, #28]
    7f7a:	428b      	cmp	r3, r1
    7f7c:	d204      	bcs.n	7f88 <__cvt+0xb8>
    7f7e:	1c5a      	adds	r2, r3, #1
    7f80:	9209      	str	r2, [sp, #36]	; 0x24
    7f82:	2230      	movs	r2, #48	; 0x30
    7f84:	701a      	strb	r2, [r3, #0]
    7f86:	e7f6      	b.n	7f76 <__cvt+0xa6>
    7f88:	9b09      	ldr	r3, [sp, #36]	; 0x24
    7f8a:	1c28      	adds	r0, r5, #0
    7f8c:	1b5a      	subs	r2, r3, r5
    7f8e:	9b15      	ldr	r3, [sp, #84]	; 0x54
    7f90:	601a      	str	r2, [r3, #0]
    7f92:	b00b      	add	sp, #44	; 0x2c
    7f94:	bdf0      	pop	{r4, r5, r6, r7, pc}
    7f96:	46c0      	nop			; (mov r8, r8)
	...

00007fa0 <__exponent>:
    7fa0:	b5f0      	push	{r4, r5, r6, r7, lr}
    7fa2:	232b      	movs	r3, #43	; 0x2b
    7fa4:	b085      	sub	sp, #20
    7fa6:	1c05      	adds	r5, r0, #0
    7fa8:	1c0c      	adds	r4, r1, #0
    7faa:	7002      	strb	r2, [r0, #0]
    7fac:	1c86      	adds	r6, r0, #2
    7fae:	2900      	cmp	r1, #0
    7fb0:	da01      	bge.n	7fb6 <__exponent+0x16>
    7fb2:	424c      	negs	r4, r1
    7fb4:	232d      	movs	r3, #45	; 0x2d
    7fb6:	706b      	strb	r3, [r5, #1]
    7fb8:	2c09      	cmp	r4, #9
    7fba:	dd1e      	ble.n	7ffa <__exponent+0x5a>
    7fbc:	466f      	mov	r7, sp
    7fbe:	370e      	adds	r7, #14
    7fc0:	1c20      	adds	r0, r4, #0
    7fc2:	210a      	movs	r1, #10
    7fc4:	9701      	str	r7, [sp, #4]
    7fc6:	f002 fe87 	bl	acd8 <__aeabi_idivmod>
    7fca:	3130      	adds	r1, #48	; 0x30
    7fcc:	7039      	strb	r1, [r7, #0]
    7fce:	1c20      	adds	r0, r4, #0
    7fd0:	210a      	movs	r1, #10
    7fd2:	f002 fe2b 	bl	ac2c <__aeabi_idiv>
    7fd6:	3f01      	subs	r7, #1
    7fd8:	1e04      	subs	r4, r0, #0
    7fda:	2c09      	cmp	r4, #9
    7fdc:	dcf0      	bgt.n	7fc0 <__exponent+0x20>
    7fde:	9b01      	ldr	r3, [sp, #4]
    7fe0:	3430      	adds	r4, #48	; 0x30
    7fe2:	3b01      	subs	r3, #1
    7fe4:	701c      	strb	r4, [r3, #0]
    7fe6:	466a      	mov	r2, sp
    7fe8:	320f      	adds	r2, #15
    7fea:	1c30      	adds	r0, r6, #0
    7fec:	4293      	cmp	r3, r2
    7fee:	d209      	bcs.n	8004 <__exponent+0x64>
    7ff0:	781a      	ldrb	r2, [r3, #0]
    7ff2:	3301      	adds	r3, #1
    7ff4:	7032      	strb	r2, [r6, #0]
    7ff6:	3601      	adds	r6, #1
    7ff8:	e7f5      	b.n	7fe6 <__exponent+0x46>
    7ffa:	2330      	movs	r3, #48	; 0x30
    7ffc:	18e4      	adds	r4, r4, r3
    7ffe:	7033      	strb	r3, [r6, #0]
    8000:	1cb0      	adds	r0, r6, #2
    8002:	7074      	strb	r4, [r6, #1]
    8004:	1b40      	subs	r0, r0, r5
    8006:	b005      	add	sp, #20
    8008:	bdf0      	pop	{r4, r5, r6, r7, pc}
    800a:	0000      	movs	r0, r0
    800c:	0000      	movs	r0, r0
	...

00008010 <_printf_float>:
    8010:	b5f0      	push	{r4, r5, r6, r7, lr}
    8012:	b093      	sub	sp, #76	; 0x4c
    8014:	1c0c      	adds	r4, r1, #0
    8016:	920a      	str	r2, [sp, #40]	; 0x28
    8018:	930b      	str	r3, [sp, #44]	; 0x2c
    801a:	9e18      	ldr	r6, [sp, #96]	; 0x60
    801c:	1c05      	adds	r5, r0, #0
    801e:	f001 ff6d 	bl	9efc <_localeconv_r>
    8022:	6800      	ldr	r0, [r0, #0]
    8024:	900c      	str	r0, [sp, #48]	; 0x30
    8026:	f7fe fdbf 	bl	6ba8 <strlen>
    802a:	2300      	movs	r3, #0
    802c:	9310      	str	r3, [sp, #64]	; 0x40
    802e:	6833      	ldr	r3, [r6, #0]
    8030:	2207      	movs	r2, #7
    8032:	3307      	adds	r3, #7
    8034:	4393      	bics	r3, r2
    8036:	1c1a      	adds	r2, r3, #0
    8038:	3208      	adds	r2, #8
    803a:	900d      	str	r0, [sp, #52]	; 0x34
    803c:	7e27      	ldrb	r7, [r4, #24]
    803e:	6818      	ldr	r0, [r3, #0]
    8040:	6859      	ldr	r1, [r3, #4]
    8042:	6032      	str	r2, [r6, #0]
    8044:	64a0      	str	r0, [r4, #72]	; 0x48
    8046:	64e1      	str	r1, [r4, #76]	; 0x4c
    8048:	f7fe fc48 	bl	68dc <__fpclassifyd>
    804c:	2801      	cmp	r0, #1
    804e:	d119      	bne.n	8084 <_printf_float+0x74>
    8050:	6ca0      	ldr	r0, [r4, #72]	; 0x48
    8052:	6ce1      	ldr	r1, [r4, #76]	; 0x4c
    8054:	4bb9      	ldr	r3, [pc, #740]	; (833c <_printf_float+0x32c>)
    8056:	4ab8      	ldr	r2, [pc, #736]	; (8338 <_printf_float+0x328>)
    8058:	f002 fe60 	bl	ad1c <__aeabi_dcmplt>
    805c:	2800      	cmp	r0, #0
    805e:	d003      	beq.n	8068 <_printf_float+0x58>
    8060:	1c23      	adds	r3, r4, #0
    8062:	222d      	movs	r2, #45	; 0x2d
    8064:	3343      	adds	r3, #67	; 0x43
    8066:	701a      	strb	r2, [r3, #0]
    8068:	2f47      	cmp	r7, #71	; 0x47
    806a:	d801      	bhi.n	8070 <_printf_float+0x60>
    806c:	4eb4      	ldr	r6, [pc, #720]	; (8340 <_printf_float+0x330>)
    806e:	e000      	b.n	8072 <_printf_float+0x62>
    8070:	4eb4      	ldr	r6, [pc, #720]	; (8344 <_printf_float+0x334>)
    8072:	2303      	movs	r3, #3
    8074:	6820      	ldr	r0, [r4, #0]
    8076:	6123      	str	r3, [r4, #16]
    8078:	2304      	movs	r3, #4
    807a:	4398      	bics	r0, r3
    807c:	2100      	movs	r1, #0
    807e:	6020      	str	r0, [r4, #0]
    8080:	9109      	str	r1, [sp, #36]	; 0x24
    8082:	e091      	b.n	81a8 <_printf_float+0x198>
    8084:	6ca0      	ldr	r0, [r4, #72]	; 0x48
    8086:	6ce1      	ldr	r1, [r4, #76]	; 0x4c
    8088:	f7fe fc28 	bl	68dc <__fpclassifyd>
    808c:	6823      	ldr	r3, [r4, #0]
    808e:	2800      	cmp	r0, #0
    8090:	d10c      	bne.n	80ac <_printf_float+0x9c>
    8092:	2f47      	cmp	r7, #71	; 0x47
    8094:	d801      	bhi.n	809a <_printf_float+0x8a>
    8096:	4eac      	ldr	r6, [pc, #688]	; (8348 <_printf_float+0x338>)
    8098:	e000      	b.n	809c <_printf_float+0x8c>
    809a:	4eac      	ldr	r6, [pc, #688]	; (834c <_printf_float+0x33c>)
    809c:	2203      	movs	r2, #3
    809e:	6122      	str	r2, [r4, #16]
    80a0:	2204      	movs	r2, #4
    80a2:	4393      	bics	r3, r2
    80a4:	2200      	movs	r2, #0
    80a6:	6023      	str	r3, [r4, #0]
    80a8:	9209      	str	r2, [sp, #36]	; 0x24
    80aa:	e07d      	b.n	81a8 <_printf_float+0x198>
    80ac:	6862      	ldr	r2, [r4, #4]
    80ae:	1c56      	adds	r6, r2, #1
    80b0:	d101      	bne.n	80b6 <_printf_float+0xa6>
    80b2:	2206      	movs	r2, #6
    80b4:	e007      	b.n	80c6 <_printf_float+0xb6>
    80b6:	2120      	movs	r1, #32
    80b8:	1c38      	adds	r0, r7, #0
    80ba:	4388      	bics	r0, r1
    80bc:	2847      	cmp	r0, #71	; 0x47
    80be:	d103      	bne.n	80c8 <_printf_float+0xb8>
    80c0:	2a00      	cmp	r2, #0
    80c2:	d101      	bne.n	80c8 <_printf_float+0xb8>
    80c4:	2201      	movs	r2, #1
    80c6:	6062      	str	r2, [r4, #4]
    80c8:	2280      	movs	r2, #128	; 0x80
    80ca:	00d2      	lsls	r2, r2, #3
    80cc:	4313      	orrs	r3, r2
    80ce:	6023      	str	r3, [r4, #0]
    80d0:	9301      	str	r3, [sp, #4]
    80d2:	466b      	mov	r3, sp
    80d4:	333b      	adds	r3, #59	; 0x3b
    80d6:	9302      	str	r3, [sp, #8]
    80d8:	ab0f      	add	r3, sp, #60	; 0x3c
    80da:	6861      	ldr	r1, [r4, #4]
    80dc:	9303      	str	r3, [sp, #12]
    80de:	ab10      	add	r3, sp, #64	; 0x40
    80e0:	9305      	str	r3, [sp, #20]
    80e2:	2300      	movs	r3, #0
    80e4:	9100      	str	r1, [sp, #0]
    80e6:	9306      	str	r3, [sp, #24]
    80e8:	9704      	str	r7, [sp, #16]
    80ea:	6ca2      	ldr	r2, [r4, #72]	; 0x48
    80ec:	6ce3      	ldr	r3, [r4, #76]	; 0x4c
    80ee:	1c28      	adds	r0, r5, #0
    80f0:	f7ff feee 	bl	7ed0 <__cvt>
    80f4:	2320      	movs	r3, #32
    80f6:	1c3a      	adds	r2, r7, #0
    80f8:	1c06      	adds	r6, r0, #0
    80fa:	439a      	bics	r2, r3
    80fc:	990f      	ldr	r1, [sp, #60]	; 0x3c
    80fe:	2a47      	cmp	r2, #71	; 0x47
    8100:	d107      	bne.n	8112 <_printf_float+0x102>
    8102:	1ccb      	adds	r3, r1, #3
    8104:	db02      	blt.n	810c <_printf_float+0xfc>
    8106:	6860      	ldr	r0, [r4, #4]
    8108:	4281      	cmp	r1, r0
    810a:	dd2e      	ble.n	816a <_printf_float+0x15a>
    810c:	3f02      	subs	r7, #2
    810e:	b2ff      	uxtb	r7, r7
    8110:	e001      	b.n	8116 <_printf_float+0x106>
    8112:	2f65      	cmp	r7, #101	; 0x65
    8114:	d812      	bhi.n	813c <_printf_float+0x12c>
    8116:	1c20      	adds	r0, r4, #0
    8118:	3901      	subs	r1, #1
    811a:	1c3a      	adds	r2, r7, #0
    811c:	3050      	adds	r0, #80	; 0x50
    811e:	910f      	str	r1, [sp, #60]	; 0x3c
    8120:	f7ff ff3e 	bl	7fa0 <__exponent>
    8124:	9b10      	ldr	r3, [sp, #64]	; 0x40
    8126:	9009      	str	r0, [sp, #36]	; 0x24
    8128:	18c2      	adds	r2, r0, r3
    812a:	6122      	str	r2, [r4, #16]
    812c:	2b01      	cmp	r3, #1
    812e:	dc02      	bgt.n	8136 <_printf_float+0x126>
    8130:	6821      	ldr	r1, [r4, #0]
    8132:	07c9      	lsls	r1, r1, #31
    8134:	d52f      	bpl.n	8196 <_printf_float+0x186>
    8136:	3201      	adds	r2, #1
    8138:	6122      	str	r2, [r4, #16]
    813a:	e02c      	b.n	8196 <_printf_float+0x186>
    813c:	2f66      	cmp	r7, #102	; 0x66
    813e:	d115      	bne.n	816c <_printf_float+0x15c>
    8140:	6863      	ldr	r3, [r4, #4]
    8142:	2900      	cmp	r1, #0
    8144:	dd08      	ble.n	8158 <_printf_float+0x148>
    8146:	6121      	str	r1, [r4, #16]
    8148:	2b00      	cmp	r3, #0
    814a:	d102      	bne.n	8152 <_printf_float+0x142>
    814c:	6822      	ldr	r2, [r4, #0]
    814e:	07d2      	lsls	r2, r2, #31
    8150:	d51d      	bpl.n	818e <_printf_float+0x17e>
    8152:	3301      	adds	r3, #1
    8154:	18c9      	adds	r1, r1, r3
    8156:	e011      	b.n	817c <_printf_float+0x16c>
    8158:	2b00      	cmp	r3, #0
    815a:	d103      	bne.n	8164 <_printf_float+0x154>
    815c:	6820      	ldr	r0, [r4, #0]
    815e:	2201      	movs	r2, #1
    8160:	4210      	tst	r0, r2
    8162:	d000      	beq.n	8166 <_printf_float+0x156>
    8164:	1c9a      	adds	r2, r3, #2
    8166:	6122      	str	r2, [r4, #16]
    8168:	e011      	b.n	818e <_printf_float+0x17e>
    816a:	2767      	movs	r7, #103	; 0x67
    816c:	9a10      	ldr	r2, [sp, #64]	; 0x40
    816e:	4291      	cmp	r1, r2
    8170:	db06      	blt.n	8180 <_printf_float+0x170>
    8172:	6822      	ldr	r2, [r4, #0]
    8174:	6121      	str	r1, [r4, #16]
    8176:	07d2      	lsls	r2, r2, #31
    8178:	d509      	bpl.n	818e <_printf_float+0x17e>
    817a:	3101      	adds	r1, #1
    817c:	6121      	str	r1, [r4, #16]
    817e:	e006      	b.n	818e <_printf_float+0x17e>
    8180:	2301      	movs	r3, #1
    8182:	2900      	cmp	r1, #0
    8184:	dc01      	bgt.n	818a <_printf_float+0x17a>
    8186:	2302      	movs	r3, #2
    8188:	1a5b      	subs	r3, r3, r1
    818a:	18d3      	adds	r3, r2, r3
    818c:	6123      	str	r3, [r4, #16]
    818e:	9b0f      	ldr	r3, [sp, #60]	; 0x3c
    8190:	2000      	movs	r0, #0
    8192:	65a3      	str	r3, [r4, #88]	; 0x58
    8194:	9009      	str	r0, [sp, #36]	; 0x24
    8196:	466b      	mov	r3, sp
    8198:	333b      	adds	r3, #59	; 0x3b
    819a:	781b      	ldrb	r3, [r3, #0]
    819c:	2b00      	cmp	r3, #0
    819e:	d003      	beq.n	81a8 <_printf_float+0x198>
    81a0:	1c23      	adds	r3, r4, #0
    81a2:	222d      	movs	r2, #45	; 0x2d
    81a4:	3343      	adds	r3, #67	; 0x43
    81a6:	701a      	strb	r2, [r3, #0]
    81a8:	990b      	ldr	r1, [sp, #44]	; 0x2c
    81aa:	1c28      	adds	r0, r5, #0
    81ac:	9100      	str	r1, [sp, #0]
    81ae:	aa11      	add	r2, sp, #68	; 0x44
    81b0:	1c21      	adds	r1, r4, #0
    81b2:	9b0a      	ldr	r3, [sp, #40]	; 0x28
    81b4:	f000 f958 	bl	8468 <_printf_common>
    81b8:	3001      	adds	r0, #1
    81ba:	d102      	bne.n	81c2 <_printf_float+0x1b2>
    81bc:	2001      	movs	r0, #1
    81be:	4240      	negs	r0, r0
    81c0:	e14c      	b.n	845c <_printf_float+0x44c>
    81c2:	6822      	ldr	r2, [r4, #0]
    81c4:	0553      	lsls	r3, r2, #21
    81c6:	d404      	bmi.n	81d2 <_printf_float+0x1c2>
    81c8:	1c28      	adds	r0, r5, #0
    81ca:	990a      	ldr	r1, [sp, #40]	; 0x28
    81cc:	1c32      	adds	r2, r6, #0
    81ce:	6923      	ldr	r3, [r4, #16]
    81d0:	e067      	b.n	82a2 <_printf_float+0x292>
    81d2:	2f65      	cmp	r7, #101	; 0x65
    81d4:	d800      	bhi.n	81d8 <_printf_float+0x1c8>
    81d6:	e0e0      	b.n	839a <_printf_float+0x38a>
    81d8:	6ca0      	ldr	r0, [r4, #72]	; 0x48
    81da:	6ce1      	ldr	r1, [r4, #76]	; 0x4c
    81dc:	4b57      	ldr	r3, [pc, #348]	; (833c <_printf_float+0x32c>)
    81de:	4a56      	ldr	r2, [pc, #344]	; (8338 <_printf_float+0x328>)
    81e0:	f002 fd96 	bl	ad10 <__aeabi_dcmpeq>
    81e4:	2800      	cmp	r0, #0
    81e6:	d02b      	beq.n	8240 <_printf_float+0x230>
    81e8:	1c28      	adds	r0, r5, #0
    81ea:	990a      	ldr	r1, [sp, #40]	; 0x28
    81ec:	4a58      	ldr	r2, [pc, #352]	; (8350 <_printf_float+0x340>)
    81ee:	2301      	movs	r3, #1
    81f0:	9e0b      	ldr	r6, [sp, #44]	; 0x2c
    81f2:	47b0      	blx	r6
    81f4:	3001      	adds	r0, #1
    81f6:	d0e1      	beq.n	81bc <_printf_float+0x1ac>
    81f8:	9f0f      	ldr	r7, [sp, #60]	; 0x3c
    81fa:	9810      	ldr	r0, [sp, #64]	; 0x40
    81fc:	4287      	cmp	r7, r0
    81fe:	db07      	blt.n	8210 <_printf_float+0x200>
    8200:	6821      	ldr	r1, [r4, #0]
    8202:	07c9      	lsls	r1, r1, #31
    8204:	d404      	bmi.n	8210 <_printf_float+0x200>
    8206:	6827      	ldr	r7, [r4, #0]
    8208:	07bf      	lsls	r7, r7, #30
    820a:	d500      	bpl.n	820e <_printf_float+0x1fe>
    820c:	e10e      	b.n	842c <_printf_float+0x41c>
    820e:	e113      	b.n	8438 <_printf_float+0x428>
    8210:	1c28      	adds	r0, r5, #0
    8212:	990a      	ldr	r1, [sp, #40]	; 0x28
    8214:	9a0c      	ldr	r2, [sp, #48]	; 0x30
    8216:	9b0d      	ldr	r3, [sp, #52]	; 0x34
    8218:	9e0b      	ldr	r6, [sp, #44]	; 0x2c
    821a:	47b0      	blx	r6
    821c:	3001      	adds	r0, #1
    821e:	d0cd      	beq.n	81bc <_printf_float+0x1ac>
    8220:	2600      	movs	r6, #0
    8222:	9b10      	ldr	r3, [sp, #64]	; 0x40
    8224:	3b01      	subs	r3, #1
    8226:	429e      	cmp	r6, r3
    8228:	daed      	bge.n	8206 <_printf_float+0x1f6>
    822a:	1c22      	adds	r2, r4, #0
    822c:	1c28      	adds	r0, r5, #0
    822e:	990a      	ldr	r1, [sp, #40]	; 0x28
    8230:	321a      	adds	r2, #26
    8232:	2301      	movs	r3, #1
    8234:	9f0b      	ldr	r7, [sp, #44]	; 0x2c
    8236:	47b8      	blx	r7
    8238:	3001      	adds	r0, #1
    823a:	d0bf      	beq.n	81bc <_printf_float+0x1ac>
    823c:	3601      	adds	r6, #1
    823e:	e7f0      	b.n	8222 <_printf_float+0x212>
    8240:	980f      	ldr	r0, [sp, #60]	; 0x3c
    8242:	2800      	cmp	r0, #0
    8244:	dc30      	bgt.n	82a8 <_printf_float+0x298>
    8246:	1c28      	adds	r0, r5, #0
    8248:	990a      	ldr	r1, [sp, #40]	; 0x28
    824a:	4a41      	ldr	r2, [pc, #260]	; (8350 <_printf_float+0x340>)
    824c:	2301      	movs	r3, #1
    824e:	9f0b      	ldr	r7, [sp, #44]	; 0x2c
    8250:	47b8      	blx	r7
    8252:	3001      	adds	r0, #1
    8254:	d0b2      	beq.n	81bc <_printf_float+0x1ac>
    8256:	980f      	ldr	r0, [sp, #60]	; 0x3c
    8258:	2800      	cmp	r0, #0
    825a:	d105      	bne.n	8268 <_printf_float+0x258>
    825c:	9910      	ldr	r1, [sp, #64]	; 0x40
    825e:	2900      	cmp	r1, #0
    8260:	d102      	bne.n	8268 <_printf_float+0x258>
    8262:	6822      	ldr	r2, [r4, #0]
    8264:	07d2      	lsls	r2, r2, #31
    8266:	d5ce      	bpl.n	8206 <_printf_float+0x1f6>
    8268:	1c28      	adds	r0, r5, #0
    826a:	990a      	ldr	r1, [sp, #40]	; 0x28
    826c:	9a0c      	ldr	r2, [sp, #48]	; 0x30
    826e:	9b0d      	ldr	r3, [sp, #52]	; 0x34
    8270:	9f0b      	ldr	r7, [sp, #44]	; 0x2c
    8272:	47b8      	blx	r7
    8274:	3001      	adds	r0, #1
    8276:	d0a1      	beq.n	81bc <_printf_float+0x1ac>
    8278:	2700      	movs	r7, #0
    827a:	980f      	ldr	r0, [sp, #60]	; 0x3c
    827c:	9709      	str	r7, [sp, #36]	; 0x24
    827e:	9f09      	ldr	r7, [sp, #36]	; 0x24
    8280:	4243      	negs	r3, r0
    8282:	990a      	ldr	r1, [sp, #40]	; 0x28
    8284:	1c28      	adds	r0, r5, #0
    8286:	429f      	cmp	r7, r3
    8288:	da09      	bge.n	829e <_printf_float+0x28e>
    828a:	1c22      	adds	r2, r4, #0
    828c:	321a      	adds	r2, #26
    828e:	2301      	movs	r3, #1
    8290:	9f0b      	ldr	r7, [sp, #44]	; 0x2c
    8292:	47b8      	blx	r7
    8294:	3001      	adds	r0, #1
    8296:	d091      	beq.n	81bc <_printf_float+0x1ac>
    8298:	9f09      	ldr	r7, [sp, #36]	; 0x24
    829a:	3701      	adds	r7, #1
    829c:	e7ed      	b.n	827a <_printf_float+0x26a>
    829e:	9b10      	ldr	r3, [sp, #64]	; 0x40
    82a0:	1c32      	adds	r2, r6, #0
    82a2:	9e0b      	ldr	r6, [sp, #44]	; 0x2c
    82a4:	47b0      	blx	r6
    82a6:	e0b5      	b.n	8414 <_printf_float+0x404>
    82a8:	9f10      	ldr	r7, [sp, #64]	; 0x40
    82aa:	6da3      	ldr	r3, [r4, #88]	; 0x58
    82ac:	9708      	str	r7, [sp, #32]
    82ae:	429f      	cmp	r7, r3
    82b0:	dd00      	ble.n	82b4 <_printf_float+0x2a4>
    82b2:	9308      	str	r3, [sp, #32]
    82b4:	9f08      	ldr	r7, [sp, #32]
    82b6:	2f00      	cmp	r7, #0
    82b8:	dc01      	bgt.n	82be <_printf_float+0x2ae>
    82ba:	2700      	movs	r7, #0
    82bc:	e014      	b.n	82e8 <_printf_float+0x2d8>
    82be:	1c28      	adds	r0, r5, #0
    82c0:	990a      	ldr	r1, [sp, #40]	; 0x28
    82c2:	1c32      	adds	r2, r6, #0
    82c4:	9b08      	ldr	r3, [sp, #32]
    82c6:	9f0b      	ldr	r7, [sp, #44]	; 0x2c
    82c8:	47b8      	blx	r7
    82ca:	3001      	adds	r0, #1
    82cc:	d1f5      	bne.n	82ba <_printf_float+0x2aa>
    82ce:	e775      	b.n	81bc <_printf_float+0x1ac>
    82d0:	1c22      	adds	r2, r4, #0
    82d2:	1c28      	adds	r0, r5, #0
    82d4:	990a      	ldr	r1, [sp, #40]	; 0x28
    82d6:	321a      	adds	r2, #26
    82d8:	2301      	movs	r3, #1
    82da:	9f0b      	ldr	r7, [sp, #44]	; 0x2c
    82dc:	47b8      	blx	r7
    82de:	3001      	adds	r0, #1
    82e0:	d100      	bne.n	82e4 <_printf_float+0x2d4>
    82e2:	e76b      	b.n	81bc <_printf_float+0x1ac>
    82e4:	9f09      	ldr	r7, [sp, #36]	; 0x24
    82e6:	3701      	adds	r7, #1
    82e8:	9709      	str	r7, [sp, #36]	; 0x24
    82ea:	9f08      	ldr	r7, [sp, #32]
    82ec:	6da3      	ldr	r3, [r4, #88]	; 0x58
    82ee:	43fa      	mvns	r2, r7
    82f0:	17d2      	asrs	r2, r2, #31
    82f2:	403a      	ands	r2, r7
    82f4:	9f09      	ldr	r7, [sp, #36]	; 0x24
    82f6:	1a9a      	subs	r2, r3, r2
    82f8:	4297      	cmp	r7, r2
    82fa:	dbe9      	blt.n	82d0 <_printf_float+0x2c0>
    82fc:	980f      	ldr	r0, [sp, #60]	; 0x3c
    82fe:	9910      	ldr	r1, [sp, #64]	; 0x40
    8300:	18f3      	adds	r3, r6, r3
    8302:	9309      	str	r3, [sp, #36]	; 0x24
    8304:	4288      	cmp	r0, r1
    8306:	db0e      	blt.n	8326 <_printf_float+0x316>
    8308:	6822      	ldr	r2, [r4, #0]
    830a:	07d2      	lsls	r2, r2, #31
    830c:	d40b      	bmi.n	8326 <_printf_float+0x316>
    830e:	9b10      	ldr	r3, [sp, #64]	; 0x40
    8310:	9f0f      	ldr	r7, [sp, #60]	; 0x3c
    8312:	18f6      	adds	r6, r6, r3
    8314:	1bdb      	subs	r3, r3, r7
    8316:	9f09      	ldr	r7, [sp, #36]	; 0x24
    8318:	1bf6      	subs	r6, r6, r7
    831a:	429e      	cmp	r6, r3
    831c:	dd00      	ble.n	8320 <_printf_float+0x310>
    831e:	1c1e      	adds	r6, r3, #0
    8320:	2e00      	cmp	r6, #0
    8322:	dc17      	bgt.n	8354 <_printf_float+0x344>
    8324:	e01f      	b.n	8366 <_printf_float+0x356>
    8326:	1c28      	adds	r0, r5, #0
    8328:	990a      	ldr	r1, [sp, #40]	; 0x28
    832a:	9a0c      	ldr	r2, [sp, #48]	; 0x30
    832c:	9b0d      	ldr	r3, [sp, #52]	; 0x34
    832e:	9f0b      	ldr	r7, [sp, #44]	; 0x2c
    8330:	47b8      	blx	r7
    8332:	3001      	adds	r0, #1
    8334:	d1eb      	bne.n	830e <_printf_float+0x2fe>
    8336:	e741      	b.n	81bc <_printf_float+0x1ac>
	...
    8340:	0000f8b1 	.word	0x0000f8b1
    8344:	0000f8b5 	.word	0x0000f8b5
    8348:	0000f8b9 	.word	0x0000f8b9
    834c:	0000f8bd 	.word	0x0000f8bd
    8350:	0000f8c1 	.word	0x0000f8c1
    8354:	1c28      	adds	r0, r5, #0
    8356:	990a      	ldr	r1, [sp, #40]	; 0x28
    8358:	9a09      	ldr	r2, [sp, #36]	; 0x24
    835a:	1c33      	adds	r3, r6, #0
    835c:	9f0b      	ldr	r7, [sp, #44]	; 0x2c
    835e:	47b8      	blx	r7
    8360:	3001      	adds	r0, #1
    8362:	d100      	bne.n	8366 <_printf_float+0x356>
    8364:	e72a      	b.n	81bc <_printf_float+0x1ac>
    8366:	2700      	movs	r7, #0
    8368:	e00b      	b.n	8382 <_printf_float+0x372>
    836a:	1c22      	adds	r2, r4, #0
    836c:	1c28      	adds	r0, r5, #0
    836e:	990a      	ldr	r1, [sp, #40]	; 0x28
    8370:	321a      	adds	r2, #26
    8372:	2301      	movs	r3, #1
    8374:	9f0b      	ldr	r7, [sp, #44]	; 0x2c
    8376:	47b8      	blx	r7
    8378:	3001      	adds	r0, #1
    837a:	d100      	bne.n	837e <_printf_float+0x36e>
    837c:	e71e      	b.n	81bc <_printf_float+0x1ac>
    837e:	9f09      	ldr	r7, [sp, #36]	; 0x24
    8380:	3701      	adds	r7, #1
    8382:	9709      	str	r7, [sp, #36]	; 0x24
    8384:	9810      	ldr	r0, [sp, #64]	; 0x40
    8386:	990f      	ldr	r1, [sp, #60]	; 0x3c
    8388:	43f3      	mvns	r3, r6
    838a:	17db      	asrs	r3, r3, #31
    838c:	9f09      	ldr	r7, [sp, #36]	; 0x24
    838e:	1a42      	subs	r2, r0, r1
    8390:	4033      	ands	r3, r6
    8392:	1ad3      	subs	r3, r2, r3
    8394:	429f      	cmp	r7, r3
    8396:	dbe8      	blt.n	836a <_printf_float+0x35a>
    8398:	e735      	b.n	8206 <_printf_float+0x1f6>
    839a:	9810      	ldr	r0, [sp, #64]	; 0x40
    839c:	2801      	cmp	r0, #1
    839e:	dc02      	bgt.n	83a6 <_printf_float+0x396>
    83a0:	2301      	movs	r3, #1
    83a2:	421a      	tst	r2, r3
    83a4:	d03a      	beq.n	841c <_printf_float+0x40c>
    83a6:	1c28      	adds	r0, r5, #0
    83a8:	990a      	ldr	r1, [sp, #40]	; 0x28
    83aa:	1c32      	adds	r2, r6, #0
    83ac:	2301      	movs	r3, #1
    83ae:	9f0b      	ldr	r7, [sp, #44]	; 0x2c
    83b0:	47b8      	blx	r7
    83b2:	3001      	adds	r0, #1
    83b4:	d100      	bne.n	83b8 <_printf_float+0x3a8>
    83b6:	e701      	b.n	81bc <_printf_float+0x1ac>
    83b8:	1c28      	adds	r0, r5, #0
    83ba:	990a      	ldr	r1, [sp, #40]	; 0x28
    83bc:	9a0c      	ldr	r2, [sp, #48]	; 0x30
    83be:	9b0d      	ldr	r3, [sp, #52]	; 0x34
    83c0:	47b8      	blx	r7
    83c2:	3001      	adds	r0, #1
    83c4:	d100      	bne.n	83c8 <_printf_float+0x3b8>
    83c6:	e6f9      	b.n	81bc <_printf_float+0x1ac>
    83c8:	6ca0      	ldr	r0, [r4, #72]	; 0x48
    83ca:	6ce1      	ldr	r1, [r4, #76]	; 0x4c
    83cc:	4b25      	ldr	r3, [pc, #148]	; (8464 <_printf_float+0x454>)
    83ce:	4a24      	ldr	r2, [pc, #144]	; (8460 <_printf_float+0x450>)
    83d0:	f002 fc9e 	bl	ad10 <__aeabi_dcmpeq>
    83d4:	2800      	cmp	r0, #0
    83d6:	d001      	beq.n	83dc <_printf_float+0x3cc>
    83d8:	2600      	movs	r6, #0
    83da:	e010      	b.n	83fe <_printf_float+0x3ee>
    83dc:	9b10      	ldr	r3, [sp, #64]	; 0x40
    83de:	1c72      	adds	r2, r6, #1
    83e0:	3b01      	subs	r3, #1
    83e2:	1c28      	adds	r0, r5, #0
    83e4:	990a      	ldr	r1, [sp, #40]	; 0x28
    83e6:	e01c      	b.n	8422 <_printf_float+0x412>
    83e8:	1c22      	adds	r2, r4, #0
    83ea:	1c28      	adds	r0, r5, #0
    83ec:	990a      	ldr	r1, [sp, #40]	; 0x28
    83ee:	321a      	adds	r2, #26
    83f0:	2301      	movs	r3, #1
    83f2:	9f0b      	ldr	r7, [sp, #44]	; 0x2c
    83f4:	47b8      	blx	r7
    83f6:	3001      	adds	r0, #1
    83f8:	d100      	bne.n	83fc <_printf_float+0x3ec>
    83fa:	e6df      	b.n	81bc <_printf_float+0x1ac>
    83fc:	3601      	adds	r6, #1
    83fe:	9b10      	ldr	r3, [sp, #64]	; 0x40
    8400:	3b01      	subs	r3, #1
    8402:	429e      	cmp	r6, r3
    8404:	dbf0      	blt.n	83e8 <_printf_float+0x3d8>
    8406:	1c22      	adds	r2, r4, #0
    8408:	1c28      	adds	r0, r5, #0
    840a:	990a      	ldr	r1, [sp, #40]	; 0x28
    840c:	3250      	adds	r2, #80	; 0x50
    840e:	9b09      	ldr	r3, [sp, #36]	; 0x24
    8410:	9f0b      	ldr	r7, [sp, #44]	; 0x2c
    8412:	47b8      	blx	r7
    8414:	3001      	adds	r0, #1
    8416:	d000      	beq.n	841a <_printf_float+0x40a>
    8418:	e6f5      	b.n	8206 <_printf_float+0x1f6>
    841a:	e6cf      	b.n	81bc <_printf_float+0x1ac>
    841c:	990a      	ldr	r1, [sp, #40]	; 0x28
    841e:	1c28      	adds	r0, r5, #0
    8420:	1c32      	adds	r2, r6, #0
    8422:	9e0b      	ldr	r6, [sp, #44]	; 0x2c
    8424:	47b0      	blx	r6
    8426:	3001      	adds	r0, #1
    8428:	d1ed      	bne.n	8406 <_printf_float+0x3f6>
    842a:	e6c7      	b.n	81bc <_printf_float+0x1ac>
    842c:	2600      	movs	r6, #0
    842e:	68e0      	ldr	r0, [r4, #12]
    8430:	9911      	ldr	r1, [sp, #68]	; 0x44
    8432:	1a43      	subs	r3, r0, r1
    8434:	429e      	cmp	r6, r3
    8436:	db05      	blt.n	8444 <_printf_float+0x434>
    8438:	9b11      	ldr	r3, [sp, #68]	; 0x44
    843a:	68e0      	ldr	r0, [r4, #12]
    843c:	4298      	cmp	r0, r3
    843e:	da0d      	bge.n	845c <_printf_float+0x44c>
    8440:	1c18      	adds	r0, r3, #0
    8442:	e00b      	b.n	845c <_printf_float+0x44c>
    8444:	1c22      	adds	r2, r4, #0
    8446:	1c28      	adds	r0, r5, #0
    8448:	990a      	ldr	r1, [sp, #40]	; 0x28
    844a:	3219      	adds	r2, #25
    844c:	2301      	movs	r3, #1
    844e:	9f0b      	ldr	r7, [sp, #44]	; 0x2c
    8450:	47b8      	blx	r7
    8452:	3001      	adds	r0, #1
    8454:	d100      	bne.n	8458 <_printf_float+0x448>
    8456:	e6b1      	b.n	81bc <_printf_float+0x1ac>
    8458:	3601      	adds	r6, #1
    845a:	e7e8      	b.n	842e <_printf_float+0x41e>
    845c:	b013      	add	sp, #76	; 0x4c
    845e:	bdf0      	pop	{r4, r5, r6, r7, pc}
	...

00008468 <_printf_common>:
    8468:	b5f7      	push	{r0, r1, r2, r4, r5, r6, r7, lr}
    846a:	1c15      	adds	r5, r2, #0
    846c:	9301      	str	r3, [sp, #4]
    846e:	690a      	ldr	r2, [r1, #16]
    8470:	688b      	ldr	r3, [r1, #8]
    8472:	1c06      	adds	r6, r0, #0
    8474:	1c0c      	adds	r4, r1, #0
    8476:	4293      	cmp	r3, r2
    8478:	da00      	bge.n	847c <_printf_common+0x14>
    847a:	1c13      	adds	r3, r2, #0
    847c:	1c22      	adds	r2, r4, #0
    847e:	602b      	str	r3, [r5, #0]
    8480:	3243      	adds	r2, #67	; 0x43
    8482:	7812      	ldrb	r2, [r2, #0]
    8484:	2a00      	cmp	r2, #0
    8486:	d001      	beq.n	848c <_printf_common+0x24>
    8488:	3301      	adds	r3, #1
    848a:	602b      	str	r3, [r5, #0]
    848c:	6820      	ldr	r0, [r4, #0]
    848e:	0680      	lsls	r0, r0, #26
    8490:	d502      	bpl.n	8498 <_printf_common+0x30>
    8492:	682b      	ldr	r3, [r5, #0]
    8494:	3302      	adds	r3, #2
    8496:	602b      	str	r3, [r5, #0]
    8498:	6821      	ldr	r1, [r4, #0]
    849a:	2706      	movs	r7, #6
    849c:	400f      	ands	r7, r1
    849e:	d01f      	beq.n	84e0 <_printf_common+0x78>
    84a0:	1c23      	adds	r3, r4, #0
    84a2:	3343      	adds	r3, #67	; 0x43
    84a4:	781b      	ldrb	r3, [r3, #0]
    84a6:	1e5a      	subs	r2, r3, #1
    84a8:	4193      	sbcs	r3, r2
    84aa:	6822      	ldr	r2, [r4, #0]
    84ac:	0692      	lsls	r2, r2, #26
    84ae:	d51f      	bpl.n	84f0 <_printf_common+0x88>
    84b0:	18e1      	adds	r1, r4, r3
    84b2:	3140      	adds	r1, #64	; 0x40
    84b4:	2030      	movs	r0, #48	; 0x30
    84b6:	70c8      	strb	r0, [r1, #3]
    84b8:	1c21      	adds	r1, r4, #0
    84ba:	1c5a      	adds	r2, r3, #1
    84bc:	3145      	adds	r1, #69	; 0x45
    84be:	7809      	ldrb	r1, [r1, #0]
    84c0:	18a2      	adds	r2, r4, r2
    84c2:	3240      	adds	r2, #64	; 0x40
    84c4:	3302      	adds	r3, #2
    84c6:	70d1      	strb	r1, [r2, #3]
    84c8:	e012      	b.n	84f0 <_printf_common+0x88>
    84ca:	1c22      	adds	r2, r4, #0
    84cc:	1c30      	adds	r0, r6, #0
    84ce:	9901      	ldr	r1, [sp, #4]
    84d0:	3219      	adds	r2, #25
    84d2:	2301      	movs	r3, #1
    84d4:	9f08      	ldr	r7, [sp, #32]
    84d6:	47b8      	blx	r7
    84d8:	3001      	adds	r0, #1
    84da:	d011      	beq.n	8500 <_printf_common+0x98>
    84dc:	9f00      	ldr	r7, [sp, #0]
    84de:	3701      	adds	r7, #1
    84e0:	9700      	str	r7, [sp, #0]
    84e2:	68e0      	ldr	r0, [r4, #12]
    84e4:	6829      	ldr	r1, [r5, #0]
    84e6:	9f00      	ldr	r7, [sp, #0]
    84e8:	1a43      	subs	r3, r0, r1
    84ea:	429f      	cmp	r7, r3
    84ec:	dbed      	blt.n	84ca <_printf_common+0x62>
    84ee:	e7d7      	b.n	84a0 <_printf_common+0x38>
    84f0:	1c22      	adds	r2, r4, #0
    84f2:	1c30      	adds	r0, r6, #0
    84f4:	9901      	ldr	r1, [sp, #4]
    84f6:	3243      	adds	r2, #67	; 0x43
    84f8:	9f08      	ldr	r7, [sp, #32]
    84fa:	47b8      	blx	r7
    84fc:	3001      	adds	r0, #1
    84fe:	d102      	bne.n	8506 <_printf_common+0x9e>
    8500:	2001      	movs	r0, #1
    8502:	4240      	negs	r0, r0
    8504:	e023      	b.n	854e <_printf_common+0xe6>
    8506:	6820      	ldr	r0, [r4, #0]
    8508:	2106      	movs	r1, #6
    850a:	682b      	ldr	r3, [r5, #0]
    850c:	68e2      	ldr	r2, [r4, #12]
    850e:	4001      	ands	r1, r0
    8510:	2500      	movs	r5, #0
    8512:	2904      	cmp	r1, #4
    8514:	d103      	bne.n	851e <_printf_common+0xb6>
    8516:	1ad5      	subs	r5, r2, r3
    8518:	43eb      	mvns	r3, r5
    851a:	17db      	asrs	r3, r3, #31
    851c:	401d      	ands	r5, r3
    851e:	68a2      	ldr	r2, [r4, #8]
    8520:	6923      	ldr	r3, [r4, #16]
    8522:	429a      	cmp	r2, r3
    8524:	dd01      	ble.n	852a <_printf_common+0xc2>
    8526:	1ad3      	subs	r3, r2, r3
    8528:	18ed      	adds	r5, r5, r3
    852a:	2700      	movs	r7, #0
    852c:	9700      	str	r7, [sp, #0]
    852e:	9f00      	ldr	r7, [sp, #0]
    8530:	42af      	cmp	r7, r5
    8532:	da0b      	bge.n	854c <_printf_common+0xe4>
    8534:	1c22      	adds	r2, r4, #0
    8536:	1c30      	adds	r0, r6, #0
    8538:	9901      	ldr	r1, [sp, #4]
    853a:	321a      	adds	r2, #26
    853c:	2301      	movs	r3, #1
    853e:	9f08      	ldr	r7, [sp, #32]
    8540:	47b8      	blx	r7
    8542:	3001      	adds	r0, #1
    8544:	d0dc      	beq.n	8500 <_printf_common+0x98>
    8546:	9f00      	ldr	r7, [sp, #0]
    8548:	3701      	adds	r7, #1
    854a:	e7ef      	b.n	852c <_printf_common+0xc4>
    854c:	2000      	movs	r0, #0
    854e:	bdfe      	pop	{r1, r2, r3, r4, r5, r6, r7, pc}

00008550 <_printf_i>:
    8550:	b5f0      	push	{r4, r5, r6, r7, lr}
    8552:	1c0d      	adds	r5, r1, #0
    8554:	b08b      	sub	sp, #44	; 0x2c
    8556:	3543      	adds	r5, #67	; 0x43
    8558:	9206      	str	r2, [sp, #24]
    855a:	9005      	str	r0, [sp, #20]
    855c:	9307      	str	r3, [sp, #28]
    855e:	9504      	str	r5, [sp, #16]
    8560:	7e0b      	ldrb	r3, [r1, #24]
    8562:	1c0c      	adds	r4, r1, #0
    8564:	9a10      	ldr	r2, [sp, #64]	; 0x40
    8566:	2b6e      	cmp	r3, #110	; 0x6e
    8568:	d100      	bne.n	856c <_printf_i+0x1c>
    856a:	e0a7      	b.n	86bc <_printf_i+0x16c>
    856c:	d811      	bhi.n	8592 <_printf_i+0x42>
    856e:	2b63      	cmp	r3, #99	; 0x63
    8570:	d022      	beq.n	85b8 <_printf_i+0x68>
    8572:	d809      	bhi.n	8588 <_printf_i+0x38>
    8574:	2b00      	cmp	r3, #0
    8576:	d100      	bne.n	857a <_printf_i+0x2a>
    8578:	e0b0      	b.n	86dc <_printf_i+0x18c>
    857a:	2b58      	cmp	r3, #88	; 0x58
    857c:	d000      	beq.n	8580 <_printf_i+0x30>
    857e:	e0c0      	b.n	8702 <_printf_i+0x1b2>
    8580:	3145      	adds	r1, #69	; 0x45
    8582:	700b      	strb	r3, [r1, #0]
    8584:	4d7b      	ldr	r5, [pc, #492]	; (8774 <_printf_i+0x224>)
    8586:	e04e      	b.n	8626 <_printf_i+0xd6>
    8588:	2b64      	cmp	r3, #100	; 0x64
    858a:	d01c      	beq.n	85c6 <_printf_i+0x76>
    858c:	2b69      	cmp	r3, #105	; 0x69
    858e:	d01a      	beq.n	85c6 <_printf_i+0x76>
    8590:	e0b7      	b.n	8702 <_printf_i+0x1b2>
    8592:	2b73      	cmp	r3, #115	; 0x73
    8594:	d100      	bne.n	8598 <_printf_i+0x48>
    8596:	e0a5      	b.n	86e4 <_printf_i+0x194>
    8598:	d809      	bhi.n	85ae <_printf_i+0x5e>
    859a:	2b6f      	cmp	r3, #111	; 0x6f
    859c:	d029      	beq.n	85f2 <_printf_i+0xa2>
    859e:	2b70      	cmp	r3, #112	; 0x70
    85a0:	d000      	beq.n	85a4 <_printf_i+0x54>
    85a2:	e0ae      	b.n	8702 <_printf_i+0x1b2>
    85a4:	680e      	ldr	r6, [r1, #0]
    85a6:	2320      	movs	r3, #32
    85a8:	4333      	orrs	r3, r6
    85aa:	600b      	str	r3, [r1, #0]
    85ac:	e036      	b.n	861c <_printf_i+0xcc>
    85ae:	2b75      	cmp	r3, #117	; 0x75
    85b0:	d01f      	beq.n	85f2 <_printf_i+0xa2>
    85b2:	2b78      	cmp	r3, #120	; 0x78
    85b4:	d032      	beq.n	861c <_printf_i+0xcc>
    85b6:	e0a4      	b.n	8702 <_printf_i+0x1b2>
    85b8:	6813      	ldr	r3, [r2, #0]
    85ba:	1c0d      	adds	r5, r1, #0
    85bc:	1d19      	adds	r1, r3, #4
    85be:	3542      	adds	r5, #66	; 0x42
    85c0:	6011      	str	r1, [r2, #0]
    85c2:	681b      	ldr	r3, [r3, #0]
    85c4:	e09f      	b.n	8706 <_printf_i+0x1b6>
    85c6:	6821      	ldr	r1, [r4, #0]
    85c8:	6813      	ldr	r3, [r2, #0]
    85ca:	060e      	lsls	r6, r1, #24
    85cc:	d503      	bpl.n	85d6 <_printf_i+0x86>
    85ce:	1d19      	adds	r1, r3, #4
    85d0:	6011      	str	r1, [r2, #0]
    85d2:	681e      	ldr	r6, [r3, #0]
    85d4:	e005      	b.n	85e2 <_printf_i+0x92>
    85d6:	0648      	lsls	r0, r1, #25
    85d8:	d5f9      	bpl.n	85ce <_printf_i+0x7e>
    85da:	1d19      	adds	r1, r3, #4
    85dc:	6011      	str	r1, [r2, #0]
    85de:	2100      	movs	r1, #0
    85e0:	5e5e      	ldrsh	r6, [r3, r1]
    85e2:	4b64      	ldr	r3, [pc, #400]	; (8774 <_printf_i+0x224>)
    85e4:	2e00      	cmp	r6, #0
    85e6:	da3b      	bge.n	8660 <_printf_i+0x110>
    85e8:	9d04      	ldr	r5, [sp, #16]
    85ea:	222d      	movs	r2, #45	; 0x2d
    85ec:	4276      	negs	r6, r6
    85ee:	702a      	strb	r2, [r5, #0]
    85f0:	e036      	b.n	8660 <_printf_i+0x110>
    85f2:	6821      	ldr	r1, [r4, #0]
    85f4:	6813      	ldr	r3, [r2, #0]
    85f6:	060e      	lsls	r6, r1, #24
    85f8:	d503      	bpl.n	8602 <_printf_i+0xb2>
    85fa:	1d19      	adds	r1, r3, #4
    85fc:	6011      	str	r1, [r2, #0]
    85fe:	681e      	ldr	r6, [r3, #0]
    8600:	e004      	b.n	860c <_printf_i+0xbc>
    8602:	0648      	lsls	r0, r1, #25
    8604:	d5f9      	bpl.n	85fa <_printf_i+0xaa>
    8606:	1d19      	adds	r1, r3, #4
    8608:	881e      	ldrh	r6, [r3, #0]
    860a:	6011      	str	r1, [r2, #0]
    860c:	4b59      	ldr	r3, [pc, #356]	; (8774 <_printf_i+0x224>)
    860e:	7e22      	ldrb	r2, [r4, #24]
    8610:	9303      	str	r3, [sp, #12]
    8612:	2708      	movs	r7, #8
    8614:	2a6f      	cmp	r2, #111	; 0x6f
    8616:	d01e      	beq.n	8656 <_printf_i+0x106>
    8618:	270a      	movs	r7, #10
    861a:	e01c      	b.n	8656 <_printf_i+0x106>
    861c:	1c23      	adds	r3, r4, #0
    861e:	2178      	movs	r1, #120	; 0x78
    8620:	3345      	adds	r3, #69	; 0x45
    8622:	4d55      	ldr	r5, [pc, #340]	; (8778 <_printf_i+0x228>)
    8624:	7019      	strb	r1, [r3, #0]
    8626:	6811      	ldr	r1, [r2, #0]
    8628:	6823      	ldr	r3, [r4, #0]
    862a:	1d08      	adds	r0, r1, #4
    862c:	9503      	str	r5, [sp, #12]
    862e:	6010      	str	r0, [r2, #0]
    8630:	061e      	lsls	r6, r3, #24
    8632:	d501      	bpl.n	8638 <_printf_i+0xe8>
    8634:	680e      	ldr	r6, [r1, #0]
    8636:	e002      	b.n	863e <_printf_i+0xee>
    8638:	0658      	lsls	r0, r3, #25
    863a:	d5fb      	bpl.n	8634 <_printf_i+0xe4>
    863c:	880e      	ldrh	r6, [r1, #0]
    863e:	07d9      	lsls	r1, r3, #31
    8640:	d502      	bpl.n	8648 <_printf_i+0xf8>
    8642:	2220      	movs	r2, #32
    8644:	4313      	orrs	r3, r2
    8646:	6023      	str	r3, [r4, #0]
    8648:	2710      	movs	r7, #16
    864a:	2e00      	cmp	r6, #0
    864c:	d103      	bne.n	8656 <_printf_i+0x106>
    864e:	6822      	ldr	r2, [r4, #0]
    8650:	2320      	movs	r3, #32
    8652:	439a      	bics	r2, r3
    8654:	6022      	str	r2, [r4, #0]
    8656:	1c23      	adds	r3, r4, #0
    8658:	2200      	movs	r2, #0
    865a:	3343      	adds	r3, #67	; 0x43
    865c:	701a      	strb	r2, [r3, #0]
    865e:	e001      	b.n	8664 <_printf_i+0x114>
    8660:	9303      	str	r3, [sp, #12]
    8662:	270a      	movs	r7, #10
    8664:	6863      	ldr	r3, [r4, #4]
    8666:	60a3      	str	r3, [r4, #8]
    8668:	2b00      	cmp	r3, #0
    866a:	db03      	blt.n	8674 <_printf_i+0x124>
    866c:	6825      	ldr	r5, [r4, #0]
    866e:	2204      	movs	r2, #4
    8670:	4395      	bics	r5, r2
    8672:	6025      	str	r5, [r4, #0]
    8674:	2e00      	cmp	r6, #0
    8676:	d102      	bne.n	867e <_printf_i+0x12e>
    8678:	9d04      	ldr	r5, [sp, #16]
    867a:	2b00      	cmp	r3, #0
    867c:	d00e      	beq.n	869c <_printf_i+0x14c>
    867e:	9d04      	ldr	r5, [sp, #16]
    8680:	1c30      	adds	r0, r6, #0
    8682:	1c39      	adds	r1, r7, #0
    8684:	f002 fac8 	bl	ac18 <__aeabi_uidivmod>
    8688:	9803      	ldr	r0, [sp, #12]
    868a:	3d01      	subs	r5, #1
    868c:	5c43      	ldrb	r3, [r0, r1]
    868e:	1c30      	adds	r0, r6, #0
    8690:	702b      	strb	r3, [r5, #0]
    8692:	1c39      	adds	r1, r7, #0
    8694:	f002 fa7c 	bl	ab90 <__aeabi_uidiv>
    8698:	1e06      	subs	r6, r0, #0
    869a:	d1f1      	bne.n	8680 <_printf_i+0x130>
    869c:	2f08      	cmp	r7, #8
    869e:	d109      	bne.n	86b4 <_printf_i+0x164>
    86a0:	6821      	ldr	r1, [r4, #0]
    86a2:	07c9      	lsls	r1, r1, #31
    86a4:	d506      	bpl.n	86b4 <_printf_i+0x164>
    86a6:	6862      	ldr	r2, [r4, #4]
    86a8:	6923      	ldr	r3, [r4, #16]
    86aa:	429a      	cmp	r2, r3
    86ac:	dc02      	bgt.n	86b4 <_printf_i+0x164>
    86ae:	3d01      	subs	r5, #1
    86b0:	2330      	movs	r3, #48	; 0x30
    86b2:	702b      	strb	r3, [r5, #0]
    86b4:	9e04      	ldr	r6, [sp, #16]
    86b6:	1b73      	subs	r3, r6, r5
    86b8:	6123      	str	r3, [r4, #16]
    86ba:	e02a      	b.n	8712 <_printf_i+0x1c2>
    86bc:	6808      	ldr	r0, [r1, #0]
    86be:	6813      	ldr	r3, [r2, #0]
    86c0:	6949      	ldr	r1, [r1, #20]
    86c2:	0605      	lsls	r5, r0, #24
    86c4:	d504      	bpl.n	86d0 <_printf_i+0x180>
    86c6:	1d18      	adds	r0, r3, #4
    86c8:	6010      	str	r0, [r2, #0]
    86ca:	681b      	ldr	r3, [r3, #0]
    86cc:	6019      	str	r1, [r3, #0]
    86ce:	e005      	b.n	86dc <_printf_i+0x18c>
    86d0:	0646      	lsls	r6, r0, #25
    86d2:	d5f8      	bpl.n	86c6 <_printf_i+0x176>
    86d4:	1d18      	adds	r0, r3, #4
    86d6:	6010      	str	r0, [r2, #0]
    86d8:	681b      	ldr	r3, [r3, #0]
    86da:	8019      	strh	r1, [r3, #0]
    86dc:	2300      	movs	r3, #0
    86de:	6123      	str	r3, [r4, #16]
    86e0:	9d04      	ldr	r5, [sp, #16]
    86e2:	e016      	b.n	8712 <_printf_i+0x1c2>
    86e4:	6813      	ldr	r3, [r2, #0]
    86e6:	1d19      	adds	r1, r3, #4
    86e8:	6011      	str	r1, [r2, #0]
    86ea:	681d      	ldr	r5, [r3, #0]
    86ec:	1c28      	adds	r0, r5, #0
    86ee:	f7fe fa5b 	bl	6ba8 <strlen>
    86f2:	6863      	ldr	r3, [r4, #4]
    86f4:	6120      	str	r0, [r4, #16]
    86f6:	4298      	cmp	r0, r3
    86f8:	d900      	bls.n	86fc <_printf_i+0x1ac>
    86fa:	6123      	str	r3, [r4, #16]
    86fc:	6920      	ldr	r0, [r4, #16]
    86fe:	6060      	str	r0, [r4, #4]
    8700:	e004      	b.n	870c <_printf_i+0x1bc>
    8702:	1c25      	adds	r5, r4, #0
    8704:	3542      	adds	r5, #66	; 0x42
    8706:	702b      	strb	r3, [r5, #0]
    8708:	2301      	movs	r3, #1
    870a:	6123      	str	r3, [r4, #16]
    870c:	9e04      	ldr	r6, [sp, #16]
    870e:	2300      	movs	r3, #0
    8710:	7033      	strb	r3, [r6, #0]
    8712:	9e07      	ldr	r6, [sp, #28]
    8714:	9805      	ldr	r0, [sp, #20]
    8716:	9600      	str	r6, [sp, #0]
    8718:	1c21      	adds	r1, r4, #0
    871a:	aa09      	add	r2, sp, #36	; 0x24
    871c:	9b06      	ldr	r3, [sp, #24]
    871e:	f7ff fea3 	bl	8468 <_printf_common>
    8722:	3001      	adds	r0, #1
    8724:	d102      	bne.n	872c <_printf_i+0x1dc>
    8726:	2001      	movs	r0, #1
    8728:	4240      	negs	r0, r0
    872a:	e021      	b.n	8770 <_printf_i+0x220>
    872c:	1c2a      	adds	r2, r5, #0
    872e:	9805      	ldr	r0, [sp, #20]
    8730:	9906      	ldr	r1, [sp, #24]
    8732:	6923      	ldr	r3, [r4, #16]
    8734:	9d07      	ldr	r5, [sp, #28]
    8736:	47a8      	blx	r5
    8738:	3001      	adds	r0, #1
    873a:	d0f4      	beq.n	8726 <_printf_i+0x1d6>
    873c:	6826      	ldr	r6, [r4, #0]
    873e:	07b6      	lsls	r6, r6, #30
    8740:	d405      	bmi.n	874e <_printf_i+0x1fe>
    8742:	9b09      	ldr	r3, [sp, #36]	; 0x24
    8744:	68e0      	ldr	r0, [r4, #12]
    8746:	4298      	cmp	r0, r3
    8748:	da12      	bge.n	8770 <_printf_i+0x220>
    874a:	1c18      	adds	r0, r3, #0
    874c:	e010      	b.n	8770 <_printf_i+0x220>
    874e:	2500      	movs	r5, #0
    8750:	68e0      	ldr	r0, [r4, #12]
    8752:	9909      	ldr	r1, [sp, #36]	; 0x24
    8754:	1a43      	subs	r3, r0, r1
    8756:	429d      	cmp	r5, r3
    8758:	daf3      	bge.n	8742 <_printf_i+0x1f2>
    875a:	1c22      	adds	r2, r4, #0
    875c:	9805      	ldr	r0, [sp, #20]
    875e:	9906      	ldr	r1, [sp, #24]
    8760:	3219      	adds	r2, #25
    8762:	2301      	movs	r3, #1
    8764:	9e07      	ldr	r6, [sp, #28]
    8766:	47b0      	blx	r6
    8768:	3001      	adds	r0, #1
    876a:	d0dc      	beq.n	8726 <_printf_i+0x1d6>
    876c:	3501      	adds	r5, #1
    876e:	e7ef      	b.n	8750 <_printf_i+0x200>
    8770:	b00b      	add	sp, #44	; 0x2c
    8772:	bdf0      	pop	{r4, r5, r6, r7, pc}
    8774:	0000f8c3 	.word	0x0000f8c3
    8778:	0000f8d4 	.word	0x0000f8d4

0000877c <__swbuf_r>:
    877c:	b570      	push	{r4, r5, r6, lr}
    877e:	1c05      	adds	r5, r0, #0
    8780:	1c0e      	adds	r6, r1, #0
    8782:	1c14      	adds	r4, r2, #0
    8784:	2800      	cmp	r0, #0
    8786:	d004      	beq.n	8792 <__swbuf_r+0x16>
    8788:	6982      	ldr	r2, [r0, #24]
    878a:	2a00      	cmp	r2, #0
    878c:	d101      	bne.n	8792 <__swbuf_r+0x16>
    878e:	f001 f831 	bl	97f4 <__sinit>
    8792:	4b23      	ldr	r3, [pc, #140]	; (8820 <__swbuf_r+0xa4>)
    8794:	429c      	cmp	r4, r3
    8796:	d101      	bne.n	879c <__swbuf_r+0x20>
    8798:	686c      	ldr	r4, [r5, #4]
    879a:	e008      	b.n	87ae <__swbuf_r+0x32>
    879c:	4b21      	ldr	r3, [pc, #132]	; (8824 <__swbuf_r+0xa8>)
    879e:	429c      	cmp	r4, r3
    87a0:	d101      	bne.n	87a6 <__swbuf_r+0x2a>
    87a2:	68ac      	ldr	r4, [r5, #8]
    87a4:	e003      	b.n	87ae <__swbuf_r+0x32>
    87a6:	4b20      	ldr	r3, [pc, #128]	; (8828 <__swbuf_r+0xac>)
    87a8:	429c      	cmp	r4, r3
    87aa:	d100      	bne.n	87ae <__swbuf_r+0x32>
    87ac:	68ec      	ldr	r4, [r5, #12]
    87ae:	69a3      	ldr	r3, [r4, #24]
    87b0:	60a3      	str	r3, [r4, #8]
    87b2:	89a3      	ldrh	r3, [r4, #12]
    87b4:	071a      	lsls	r2, r3, #28
    87b6:	d50a      	bpl.n	87ce <__swbuf_r+0x52>
    87b8:	6923      	ldr	r3, [r4, #16]
    87ba:	2b00      	cmp	r3, #0
    87bc:	d007      	beq.n	87ce <__swbuf_r+0x52>
    87be:	6822      	ldr	r2, [r4, #0]
    87c0:	6923      	ldr	r3, [r4, #16]
    87c2:	b2f6      	uxtb	r6, r6
    87c4:	1ad0      	subs	r0, r2, r3
    87c6:	6962      	ldr	r2, [r4, #20]
    87c8:	4290      	cmp	r0, r2
    87ca:	db0f      	blt.n	87ec <__swbuf_r+0x70>
    87cc:	e008      	b.n	87e0 <__swbuf_r+0x64>
    87ce:	1c28      	adds	r0, r5, #0
    87d0:	1c21      	adds	r1, r4, #0
    87d2:	f000 f82b 	bl	882c <__swsetup_r>
    87d6:	2800      	cmp	r0, #0
    87d8:	d0f1      	beq.n	87be <__swbuf_r+0x42>
    87da:	2001      	movs	r0, #1
    87dc:	4240      	negs	r0, r0
    87de:	e01d      	b.n	881c <__swbuf_r+0xa0>
    87e0:	1c28      	adds	r0, r5, #0
    87e2:	1c21      	adds	r1, r4, #0
    87e4:	f000 ff86 	bl	96f4 <_fflush_r>
    87e8:	2800      	cmp	r0, #0
    87ea:	d1f6      	bne.n	87da <__swbuf_r+0x5e>
    87ec:	68a3      	ldr	r3, [r4, #8]
    87ee:	3001      	adds	r0, #1
    87f0:	3b01      	subs	r3, #1
    87f2:	60a3      	str	r3, [r4, #8]
    87f4:	6823      	ldr	r3, [r4, #0]
    87f6:	1c5a      	adds	r2, r3, #1
    87f8:	6022      	str	r2, [r4, #0]
    87fa:	701e      	strb	r6, [r3, #0]
    87fc:	6963      	ldr	r3, [r4, #20]
    87fe:	4298      	cmp	r0, r3
    8800:	d005      	beq.n	880e <__swbuf_r+0x92>
    8802:	89a3      	ldrh	r3, [r4, #12]
    8804:	1c30      	adds	r0, r6, #0
    8806:	07da      	lsls	r2, r3, #31
    8808:	d508      	bpl.n	881c <__swbuf_r+0xa0>
    880a:	2e0a      	cmp	r6, #10
    880c:	d106      	bne.n	881c <__swbuf_r+0xa0>
    880e:	1c28      	adds	r0, r5, #0
    8810:	1c21      	adds	r1, r4, #0
    8812:	f000 ff6f 	bl	96f4 <_fflush_r>
    8816:	2800      	cmp	r0, #0
    8818:	d1df      	bne.n	87da <__swbuf_r+0x5e>
    881a:	1c30      	adds	r0, r6, #0
    881c:	bd70      	pop	{r4, r5, r6, pc}
    881e:	46c0      	nop			; (mov r8, r8)
    8820:	0000f9f4 	.word	0x0000f9f4
    8824:	0000fa14 	.word	0x0000fa14
    8828:	0000fa34 	.word	0x0000fa34

0000882c <__swsetup_r>:
    882c:	4b34      	ldr	r3, [pc, #208]	; (8900 <__swsetup_r+0xd4>)
    882e:	b570      	push	{r4, r5, r6, lr}
    8830:	681d      	ldr	r5, [r3, #0]
    8832:	1c06      	adds	r6, r0, #0
    8834:	1c0c      	adds	r4, r1, #0
    8836:	2d00      	cmp	r5, #0
    8838:	d005      	beq.n	8846 <__swsetup_r+0x1a>
    883a:	69a9      	ldr	r1, [r5, #24]
    883c:	2900      	cmp	r1, #0
    883e:	d102      	bne.n	8846 <__swsetup_r+0x1a>
    8840:	1c28      	adds	r0, r5, #0
    8842:	f000 ffd7 	bl	97f4 <__sinit>
    8846:	4b2f      	ldr	r3, [pc, #188]	; (8904 <__swsetup_r+0xd8>)
    8848:	429c      	cmp	r4, r3
    884a:	d101      	bne.n	8850 <__swsetup_r+0x24>
    884c:	686c      	ldr	r4, [r5, #4]
    884e:	e008      	b.n	8862 <__swsetup_r+0x36>
    8850:	4b2d      	ldr	r3, [pc, #180]	; (8908 <__swsetup_r+0xdc>)
    8852:	429c      	cmp	r4, r3
    8854:	d101      	bne.n	885a <__swsetup_r+0x2e>
    8856:	68ac      	ldr	r4, [r5, #8]
    8858:	e003      	b.n	8862 <__swsetup_r+0x36>
    885a:	4b2c      	ldr	r3, [pc, #176]	; (890c <__swsetup_r+0xe0>)
    885c:	429c      	cmp	r4, r3
    885e:	d100      	bne.n	8862 <__swsetup_r+0x36>
    8860:	68ec      	ldr	r4, [r5, #12]
    8862:	89a2      	ldrh	r2, [r4, #12]
    8864:	b293      	uxth	r3, r2
    8866:	0719      	lsls	r1, r3, #28
    8868:	d421      	bmi.n	88ae <__swsetup_r+0x82>
    886a:	06d9      	lsls	r1, r3, #27
    886c:	d405      	bmi.n	887a <__swsetup_r+0x4e>
    886e:	2309      	movs	r3, #9
    8870:	6033      	str	r3, [r6, #0]
    8872:	2340      	movs	r3, #64	; 0x40
    8874:	431a      	orrs	r2, r3
    8876:	81a2      	strh	r2, [r4, #12]
    8878:	e03f      	b.n	88fa <__swsetup_r+0xce>
    887a:	075a      	lsls	r2, r3, #29
    887c:	d513      	bpl.n	88a6 <__swsetup_r+0x7a>
    887e:	6b61      	ldr	r1, [r4, #52]	; 0x34
    8880:	2900      	cmp	r1, #0
    8882:	d008      	beq.n	8896 <__swsetup_r+0x6a>
    8884:	1c23      	adds	r3, r4, #0
    8886:	3344      	adds	r3, #68	; 0x44
    8888:	4299      	cmp	r1, r3
    888a:	d002      	beq.n	8892 <__swsetup_r+0x66>
    888c:	1c30      	adds	r0, r6, #0
    888e:	f001 ffc3 	bl	a818 <_free_r>
    8892:	2300      	movs	r3, #0
    8894:	6363      	str	r3, [r4, #52]	; 0x34
    8896:	89a3      	ldrh	r3, [r4, #12]
    8898:	2224      	movs	r2, #36	; 0x24
    889a:	4393      	bics	r3, r2
    889c:	81a3      	strh	r3, [r4, #12]
    889e:	2300      	movs	r3, #0
    88a0:	6063      	str	r3, [r4, #4]
    88a2:	6923      	ldr	r3, [r4, #16]
    88a4:	6023      	str	r3, [r4, #0]
    88a6:	89a3      	ldrh	r3, [r4, #12]
    88a8:	2208      	movs	r2, #8
    88aa:	4313      	orrs	r3, r2
    88ac:	81a3      	strh	r3, [r4, #12]
    88ae:	6921      	ldr	r1, [r4, #16]
    88b0:	2900      	cmp	r1, #0
    88b2:	d10b      	bne.n	88cc <__swsetup_r+0xa0>
    88b4:	89a3      	ldrh	r3, [r4, #12]
    88b6:	22a0      	movs	r2, #160	; 0xa0
    88b8:	0092      	lsls	r2, r2, #2
    88ba:	401a      	ands	r2, r3
    88bc:	2380      	movs	r3, #128	; 0x80
    88be:	009b      	lsls	r3, r3, #2
    88c0:	429a      	cmp	r2, r3
    88c2:	d003      	beq.n	88cc <__swsetup_r+0xa0>
    88c4:	1c30      	adds	r0, r6, #0
    88c6:	1c21      	adds	r1, r4, #0
    88c8:	f001 fb1c 	bl	9f04 <__smakebuf_r>
    88cc:	89a3      	ldrh	r3, [r4, #12]
    88ce:	2201      	movs	r2, #1
    88d0:	401a      	ands	r2, r3
    88d2:	d005      	beq.n	88e0 <__swsetup_r+0xb4>
    88d4:	6961      	ldr	r1, [r4, #20]
    88d6:	2200      	movs	r2, #0
    88d8:	60a2      	str	r2, [r4, #8]
    88da:	424a      	negs	r2, r1
    88dc:	61a2      	str	r2, [r4, #24]
    88de:	e003      	b.n	88e8 <__swsetup_r+0xbc>
    88e0:	0799      	lsls	r1, r3, #30
    88e2:	d400      	bmi.n	88e6 <__swsetup_r+0xba>
    88e4:	6962      	ldr	r2, [r4, #20]
    88e6:	60a2      	str	r2, [r4, #8]
    88e8:	6922      	ldr	r2, [r4, #16]
    88ea:	2000      	movs	r0, #0
    88ec:	4282      	cmp	r2, r0
    88ee:	d106      	bne.n	88fe <__swsetup_r+0xd2>
    88f0:	0619      	lsls	r1, r3, #24
    88f2:	d504      	bpl.n	88fe <__swsetup_r+0xd2>
    88f4:	2240      	movs	r2, #64	; 0x40
    88f6:	4313      	orrs	r3, r2
    88f8:	81a3      	strh	r3, [r4, #12]
    88fa:	2001      	movs	r0, #1
    88fc:	4240      	negs	r0, r0
    88fe:	bd70      	pop	{r4, r5, r6, pc}
    8900:	2000016c 	.word	0x2000016c
    8904:	0000f9f4 	.word	0x0000f9f4
    8908:	0000fa14 	.word	0x0000fa14
    890c:	0000fa34 	.word	0x0000fa34

00008910 <quorem>:
    8910:	b5f0      	push	{r4, r5, r6, r7, lr}
    8912:	b089      	sub	sp, #36	; 0x24
    8914:	9106      	str	r1, [sp, #24]
    8916:	690b      	ldr	r3, [r1, #16]
    8918:	6901      	ldr	r1, [r0, #16]
    891a:	1c05      	adds	r5, r0, #0
    891c:	2600      	movs	r6, #0
    891e:	4299      	cmp	r1, r3
    8920:	db7f      	blt.n	8a22 <quorem+0x112>
    8922:	9c06      	ldr	r4, [sp, #24]
    8924:	1e5f      	subs	r7, r3, #1
    8926:	3414      	adds	r4, #20
    8928:	9404      	str	r4, [sp, #16]
    892a:	9904      	ldr	r1, [sp, #16]
    892c:	00bc      	lsls	r4, r7, #2
    892e:	1909      	adds	r1, r1, r4
    8930:	1c02      	adds	r2, r0, #0
    8932:	680b      	ldr	r3, [r1, #0]
    8934:	3214      	adds	r2, #20
    8936:	9105      	str	r1, [sp, #20]
    8938:	1914      	adds	r4, r2, r4
    893a:	1c19      	adds	r1, r3, #0
    893c:	3101      	adds	r1, #1
    893e:	6820      	ldr	r0, [r4, #0]
    8940:	9203      	str	r2, [sp, #12]
    8942:	f002 f925 	bl	ab90 <__aeabi_uidiv>
    8946:	9002      	str	r0, [sp, #8]
    8948:	42b0      	cmp	r0, r6
    894a:	d038      	beq.n	89be <quorem+0xae>
    894c:	9904      	ldr	r1, [sp, #16]
    894e:	9b03      	ldr	r3, [sp, #12]
    8950:	468c      	mov	ip, r1
    8952:	9601      	str	r6, [sp, #4]
    8954:	9607      	str	r6, [sp, #28]
    8956:	4662      	mov	r2, ip
    8958:	3204      	adds	r2, #4
    895a:	4694      	mov	ip, r2
    895c:	3a04      	subs	r2, #4
    895e:	ca40      	ldmia	r2!, {r6}
    8960:	9902      	ldr	r1, [sp, #8]
    8962:	b2b0      	uxth	r0, r6
    8964:	4348      	muls	r0, r1
    8966:	0c31      	lsrs	r1, r6, #16
    8968:	9e02      	ldr	r6, [sp, #8]
    896a:	9a01      	ldr	r2, [sp, #4]
    896c:	4371      	muls	r1, r6
    896e:	1810      	adds	r0, r2, r0
    8970:	0c02      	lsrs	r2, r0, #16
    8972:	1851      	adds	r1, r2, r1
    8974:	0c0a      	lsrs	r2, r1, #16
    8976:	9201      	str	r2, [sp, #4]
    8978:	681a      	ldr	r2, [r3, #0]
    897a:	b280      	uxth	r0, r0
    897c:	b296      	uxth	r6, r2
    897e:	9a07      	ldr	r2, [sp, #28]
    8980:	b289      	uxth	r1, r1
    8982:	18b6      	adds	r6, r6, r2
    8984:	1a30      	subs	r0, r6, r0
    8986:	681e      	ldr	r6, [r3, #0]
    8988:	0c32      	lsrs	r2, r6, #16
    898a:	1a52      	subs	r2, r2, r1
    898c:	1406      	asrs	r6, r0, #16
    898e:	1992      	adds	r2, r2, r6
    8990:	1411      	asrs	r1, r2, #16
    8992:	b280      	uxth	r0, r0
    8994:	0412      	lsls	r2, r2, #16
    8996:	9e05      	ldr	r6, [sp, #20]
    8998:	4310      	orrs	r0, r2
    899a:	9107      	str	r1, [sp, #28]
    899c:	c301      	stmia	r3!, {r0}
    899e:	4566      	cmp	r6, ip
    89a0:	d2d9      	bcs.n	8956 <quorem+0x46>
    89a2:	6821      	ldr	r1, [r4, #0]
    89a4:	2900      	cmp	r1, #0
    89a6:	d10a      	bne.n	89be <quorem+0xae>
    89a8:	9e03      	ldr	r6, [sp, #12]
    89aa:	3c04      	subs	r4, #4
    89ac:	42b4      	cmp	r4, r6
    89ae:	d801      	bhi.n	89b4 <quorem+0xa4>
    89b0:	612f      	str	r7, [r5, #16]
    89b2:	e004      	b.n	89be <quorem+0xae>
    89b4:	6821      	ldr	r1, [r4, #0]
    89b6:	2900      	cmp	r1, #0
    89b8:	d1fa      	bne.n	89b0 <quorem+0xa0>
    89ba:	3f01      	subs	r7, #1
    89bc:	e7f4      	b.n	89a8 <quorem+0x98>
    89be:	1c28      	adds	r0, r5, #0
    89c0:	9906      	ldr	r1, [sp, #24]
    89c2:	f001 fd71 	bl	a4a8 <__mcmp>
    89c6:	2800      	cmp	r0, #0
    89c8:	db2a      	blt.n	8a20 <quorem+0x110>
    89ca:	9c02      	ldr	r4, [sp, #8]
    89cc:	9a03      	ldr	r2, [sp, #12]
    89ce:	3401      	adds	r4, #1
    89d0:	9b04      	ldr	r3, [sp, #16]
    89d2:	9402      	str	r4, [sp, #8]
    89d4:	2400      	movs	r4, #0
    89d6:	6811      	ldr	r1, [r2, #0]
    89d8:	cb40      	ldmia	r3!, {r6}
    89da:	b288      	uxth	r0, r1
    89dc:	1900      	adds	r0, r0, r4
    89de:	6814      	ldr	r4, [r2, #0]
    89e0:	b2b1      	uxth	r1, r6
    89e2:	1a40      	subs	r0, r0, r1
    89e4:	0c36      	lsrs	r6, r6, #16
    89e6:	0c21      	lsrs	r1, r4, #16
    89e8:	1b89      	subs	r1, r1, r6
    89ea:	1404      	asrs	r4, r0, #16
    89ec:	1909      	adds	r1, r1, r4
    89ee:	140c      	asrs	r4, r1, #16
    89f0:	b280      	uxth	r0, r0
    89f2:	0409      	lsls	r1, r1, #16
    89f4:	9e05      	ldr	r6, [sp, #20]
    89f6:	4301      	orrs	r1, r0
    89f8:	c202      	stmia	r2!, {r1}
    89fa:	429e      	cmp	r6, r3
    89fc:	d2eb      	bcs.n	89d6 <quorem+0xc6>
    89fe:	9c03      	ldr	r4, [sp, #12]
    8a00:	00bb      	lsls	r3, r7, #2
    8a02:	18e3      	adds	r3, r4, r3
    8a04:	681e      	ldr	r6, [r3, #0]
    8a06:	2e00      	cmp	r6, #0
    8a08:	d10a      	bne.n	8a20 <quorem+0x110>
    8a0a:	9c03      	ldr	r4, [sp, #12]
    8a0c:	3b04      	subs	r3, #4
    8a0e:	42a3      	cmp	r3, r4
    8a10:	d801      	bhi.n	8a16 <quorem+0x106>
    8a12:	612f      	str	r7, [r5, #16]
    8a14:	e004      	b.n	8a20 <quorem+0x110>
    8a16:	681e      	ldr	r6, [r3, #0]
    8a18:	2e00      	cmp	r6, #0
    8a1a:	d1fa      	bne.n	8a12 <quorem+0x102>
    8a1c:	3f01      	subs	r7, #1
    8a1e:	e7f4      	b.n	8a0a <quorem+0xfa>
    8a20:	9e02      	ldr	r6, [sp, #8]
    8a22:	1c30      	adds	r0, r6, #0
    8a24:	b009      	add	sp, #36	; 0x24
    8a26:	bdf0      	pop	{r4, r5, r6, r7, pc}

00008a28 <_dtoa_r>:
    8a28:	b5f0      	push	{r4, r5, r6, r7, lr}
    8a2a:	6a44      	ldr	r4, [r0, #36]	; 0x24
    8a2c:	b09b      	sub	sp, #108	; 0x6c
    8a2e:	9007      	str	r0, [sp, #28]
    8a30:	9d23      	ldr	r5, [sp, #140]	; 0x8c
    8a32:	9204      	str	r2, [sp, #16]
    8a34:	9305      	str	r3, [sp, #20]
    8a36:	2c00      	cmp	r4, #0
    8a38:	d108      	bne.n	8a4c <_dtoa_r+0x24>
    8a3a:	2010      	movs	r0, #16
    8a3c:	f001 fab2 	bl	9fa4 <malloc>
    8a40:	9907      	ldr	r1, [sp, #28]
    8a42:	6248      	str	r0, [r1, #36]	; 0x24
    8a44:	6044      	str	r4, [r0, #4]
    8a46:	6084      	str	r4, [r0, #8]
    8a48:	6004      	str	r4, [r0, #0]
    8a4a:	60c4      	str	r4, [r0, #12]
    8a4c:	9c07      	ldr	r4, [sp, #28]
    8a4e:	6a63      	ldr	r3, [r4, #36]	; 0x24
    8a50:	6819      	ldr	r1, [r3, #0]
    8a52:	2900      	cmp	r1, #0
    8a54:	d00a      	beq.n	8a6c <_dtoa_r+0x44>
    8a56:	685b      	ldr	r3, [r3, #4]
    8a58:	2201      	movs	r2, #1
    8a5a:	409a      	lsls	r2, r3
    8a5c:	604b      	str	r3, [r1, #4]
    8a5e:	608a      	str	r2, [r1, #8]
    8a60:	1c20      	adds	r0, r4, #0
    8a62:	f001 fb05 	bl	a070 <_Bfree>
    8a66:	6a63      	ldr	r3, [r4, #36]	; 0x24
    8a68:	2200      	movs	r2, #0
    8a6a:	601a      	str	r2, [r3, #0]
    8a6c:	9805      	ldr	r0, [sp, #20]
    8a6e:	2800      	cmp	r0, #0
    8a70:	da05      	bge.n	8a7e <_dtoa_r+0x56>
    8a72:	2301      	movs	r3, #1
    8a74:	602b      	str	r3, [r5, #0]
    8a76:	0043      	lsls	r3, r0, #1
    8a78:	085b      	lsrs	r3, r3, #1
    8a7a:	9305      	str	r3, [sp, #20]
    8a7c:	e001      	b.n	8a82 <_dtoa_r+0x5a>
    8a7e:	2300      	movs	r3, #0
    8a80:	602b      	str	r3, [r5, #0]
    8a82:	9e05      	ldr	r6, [sp, #20]
    8a84:	4bbe      	ldr	r3, [pc, #760]	; (8d80 <_dtoa_r+0x358>)
    8a86:	1c32      	adds	r2, r6, #0
    8a88:	401a      	ands	r2, r3
    8a8a:	429a      	cmp	r2, r3
    8a8c:	d118      	bne.n	8ac0 <_dtoa_r+0x98>
    8a8e:	4bbd      	ldr	r3, [pc, #756]	; (8d84 <_dtoa_r+0x35c>)
    8a90:	9c22      	ldr	r4, [sp, #136]	; 0x88
    8a92:	9d04      	ldr	r5, [sp, #16]
    8a94:	6023      	str	r3, [r4, #0]
    8a96:	2d00      	cmp	r5, #0
    8a98:	d101      	bne.n	8a9e <_dtoa_r+0x76>
    8a9a:	0336      	lsls	r6, r6, #12
    8a9c:	d001      	beq.n	8aa2 <_dtoa_r+0x7a>
    8a9e:	48ba      	ldr	r0, [pc, #744]	; (8d88 <_dtoa_r+0x360>)
    8aa0:	e000      	b.n	8aa4 <_dtoa_r+0x7c>
    8aa2:	48ba      	ldr	r0, [pc, #744]	; (8d8c <_dtoa_r+0x364>)
    8aa4:	9c24      	ldr	r4, [sp, #144]	; 0x90
    8aa6:	2c00      	cmp	r4, #0
    8aa8:	d101      	bne.n	8aae <_dtoa_r+0x86>
    8aaa:	f000 fd93 	bl	95d4 <_dtoa_r+0xbac>
    8aae:	78c2      	ldrb	r2, [r0, #3]
    8ab0:	1cc3      	adds	r3, r0, #3
    8ab2:	2a00      	cmp	r2, #0
    8ab4:	d000      	beq.n	8ab8 <_dtoa_r+0x90>
    8ab6:	3305      	adds	r3, #5
    8ab8:	9d24      	ldr	r5, [sp, #144]	; 0x90
    8aba:	602b      	str	r3, [r5, #0]
    8abc:	f000 fd8a 	bl	95d4 <_dtoa_r+0xbac>
    8ac0:	9c04      	ldr	r4, [sp, #16]
    8ac2:	9d05      	ldr	r5, [sp, #20]
    8ac4:	4ba5      	ldr	r3, [pc, #660]	; (8d5c <_dtoa_r+0x334>)
    8ac6:	4aa4      	ldr	r2, [pc, #656]	; (8d58 <_dtoa_r+0x330>)
    8ac8:	1c20      	adds	r0, r4, #0
    8aca:	1c29      	adds	r1, r5, #0
    8acc:	f002 f920 	bl	ad10 <__aeabi_dcmpeq>
    8ad0:	1e07      	subs	r7, r0, #0
    8ad2:	d00c      	beq.n	8aee <_dtoa_r+0xc6>
    8ad4:	9c22      	ldr	r4, [sp, #136]	; 0x88
    8ad6:	9d24      	ldr	r5, [sp, #144]	; 0x90
    8ad8:	2301      	movs	r3, #1
    8ada:	6023      	str	r3, [r4, #0]
    8adc:	2d00      	cmp	r5, #0
    8ade:	d101      	bne.n	8ae4 <_dtoa_r+0xbc>
    8ae0:	f000 fd75 	bl	95ce <_dtoa_r+0xba6>
    8ae4:	48aa      	ldr	r0, [pc, #680]	; (8d90 <_dtoa_r+0x368>)
    8ae6:	6028      	str	r0, [r5, #0]
    8ae8:	3801      	subs	r0, #1
    8aea:	f000 fd73 	bl	95d4 <_dtoa_r+0xbac>
    8aee:	ab19      	add	r3, sp, #100	; 0x64
    8af0:	9300      	str	r3, [sp, #0]
    8af2:	ab18      	add	r3, sp, #96	; 0x60
    8af4:	9301      	str	r3, [sp, #4]
    8af6:	9807      	ldr	r0, [sp, #28]
    8af8:	1c2b      	adds	r3, r5, #0
    8afa:	1c22      	adds	r2, r4, #0
    8afc:	f001 fdca 	bl	a694 <__d2b>
    8b00:	0073      	lsls	r3, r6, #1
    8b02:	900a      	str	r0, [sp, #40]	; 0x28
    8b04:	0d5b      	lsrs	r3, r3, #21
    8b06:	d009      	beq.n	8b1c <_dtoa_r+0xf4>
    8b08:	1c20      	adds	r0, r4, #0
    8b0a:	4ca2      	ldr	r4, [pc, #648]	; (8d94 <_dtoa_r+0x36c>)
    8b0c:	032a      	lsls	r2, r5, #12
    8b0e:	0b12      	lsrs	r2, r2, #12
    8b10:	1c21      	adds	r1, r4, #0
    8b12:	4311      	orrs	r1, r2
    8b14:	4aa0      	ldr	r2, [pc, #640]	; (8d98 <_dtoa_r+0x370>)
    8b16:	9716      	str	r7, [sp, #88]	; 0x58
    8b18:	189e      	adds	r6, r3, r2
    8b1a:	e01b      	b.n	8b54 <_dtoa_r+0x12c>
    8b1c:	9b18      	ldr	r3, [sp, #96]	; 0x60
    8b1e:	9c19      	ldr	r4, [sp, #100]	; 0x64
    8b20:	191d      	adds	r5, r3, r4
    8b22:	4b9e      	ldr	r3, [pc, #632]	; (8d9c <_dtoa_r+0x374>)
    8b24:	429d      	cmp	r5, r3
    8b26:	db09      	blt.n	8b3c <_dtoa_r+0x114>
    8b28:	499d      	ldr	r1, [pc, #628]	; (8da0 <_dtoa_r+0x378>)
    8b2a:	9a04      	ldr	r2, [sp, #16]
    8b2c:	4b9d      	ldr	r3, [pc, #628]	; (8da4 <_dtoa_r+0x37c>)
    8b2e:	1868      	adds	r0, r5, r1
    8b30:	40c2      	lsrs	r2, r0
    8b32:	1b5b      	subs	r3, r3, r5
    8b34:	1c10      	adds	r0, r2, #0
    8b36:	409e      	lsls	r6, r3
    8b38:	4330      	orrs	r0, r6
    8b3a:	e004      	b.n	8b46 <_dtoa_r+0x11e>
    8b3c:	489a      	ldr	r0, [pc, #616]	; (8da8 <_dtoa_r+0x380>)
    8b3e:	9b04      	ldr	r3, [sp, #16]
    8b40:	1b40      	subs	r0, r0, r5
    8b42:	4083      	lsls	r3, r0
    8b44:	1c18      	adds	r0, r3, #0
    8b46:	f004 fe25 	bl	d794 <__aeabi_ui2d>
    8b4a:	4c98      	ldr	r4, [pc, #608]	; (8dac <_dtoa_r+0x384>)
    8b4c:	1e6e      	subs	r6, r5, #1
    8b4e:	2501      	movs	r5, #1
    8b50:	1909      	adds	r1, r1, r4
    8b52:	9516      	str	r5, [sp, #88]	; 0x58
    8b54:	4a82      	ldr	r2, [pc, #520]	; (8d60 <_dtoa_r+0x338>)
    8b56:	4b83      	ldr	r3, [pc, #524]	; (8d64 <_dtoa_r+0x33c>)
    8b58:	f004 fa76 	bl	d048 <__aeabi_dsub>
    8b5c:	4a82      	ldr	r2, [pc, #520]	; (8d68 <_dtoa_r+0x340>)
    8b5e:	4b83      	ldr	r3, [pc, #524]	; (8d6c <_dtoa_r+0x344>)
    8b60:	f003 ffe2 	bl	cb28 <__aeabi_dmul>
    8b64:	4a82      	ldr	r2, [pc, #520]	; (8d70 <_dtoa_r+0x348>)
    8b66:	4b83      	ldr	r3, [pc, #524]	; (8d74 <_dtoa_r+0x34c>)
    8b68:	f003 f852 	bl	bc10 <__aeabi_dadd>
    8b6c:	1c04      	adds	r4, r0, #0
    8b6e:	1c30      	adds	r0, r6, #0
    8b70:	1c0d      	adds	r5, r1, #0
    8b72:	f004 fdd1 	bl	d718 <__aeabi_i2d>
    8b76:	4a80      	ldr	r2, [pc, #512]	; (8d78 <_dtoa_r+0x350>)
    8b78:	4b80      	ldr	r3, [pc, #512]	; (8d7c <_dtoa_r+0x354>)
    8b7a:	f003 ffd5 	bl	cb28 <__aeabi_dmul>
    8b7e:	1c02      	adds	r2, r0, #0
    8b80:	1c0b      	adds	r3, r1, #0
    8b82:	1c20      	adds	r0, r4, #0
    8b84:	1c29      	adds	r1, r5, #0
    8b86:	f003 f843 	bl	bc10 <__aeabi_dadd>
    8b8a:	1c04      	adds	r4, r0, #0
    8b8c:	1c0d      	adds	r5, r1, #0
    8b8e:	f004 fd8f 	bl	d6b0 <__aeabi_d2iz>
    8b92:	4b72      	ldr	r3, [pc, #456]	; (8d5c <_dtoa_r+0x334>)
    8b94:	4a70      	ldr	r2, [pc, #448]	; (8d58 <_dtoa_r+0x330>)
    8b96:	9006      	str	r0, [sp, #24]
    8b98:	1c29      	adds	r1, r5, #0
    8b9a:	1c20      	adds	r0, r4, #0
    8b9c:	f002 f8be 	bl	ad1c <__aeabi_dcmplt>
    8ba0:	2800      	cmp	r0, #0
    8ba2:	d00d      	beq.n	8bc0 <_dtoa_r+0x198>
    8ba4:	9806      	ldr	r0, [sp, #24]
    8ba6:	f004 fdb7 	bl	d718 <__aeabi_i2d>
    8baa:	1c0b      	adds	r3, r1, #0
    8bac:	1c02      	adds	r2, r0, #0
    8bae:	1c29      	adds	r1, r5, #0
    8bb0:	1c20      	adds	r0, r4, #0
    8bb2:	f002 f8ad 	bl	ad10 <__aeabi_dcmpeq>
    8bb6:	9c06      	ldr	r4, [sp, #24]
    8bb8:	4243      	negs	r3, r0
    8bba:	4143      	adcs	r3, r0
    8bbc:	1ae4      	subs	r4, r4, r3
    8bbe:	9406      	str	r4, [sp, #24]
    8bc0:	9c06      	ldr	r4, [sp, #24]
    8bc2:	2501      	movs	r5, #1
    8bc4:	9513      	str	r5, [sp, #76]	; 0x4c
    8bc6:	2c16      	cmp	r4, #22
    8bc8:	d810      	bhi.n	8bec <_dtoa_r+0x1c4>
    8bca:	4a79      	ldr	r2, [pc, #484]	; (8db0 <_dtoa_r+0x388>)
    8bcc:	00e3      	lsls	r3, r4, #3
    8bce:	18d3      	adds	r3, r2, r3
    8bd0:	6818      	ldr	r0, [r3, #0]
    8bd2:	6859      	ldr	r1, [r3, #4]
    8bd4:	9a04      	ldr	r2, [sp, #16]
    8bd6:	9b05      	ldr	r3, [sp, #20]
    8bd8:	f002 f8b4 	bl	ad44 <__aeabi_dcmpgt>
    8bdc:	2800      	cmp	r0, #0
    8bde:	d004      	beq.n	8bea <_dtoa_r+0x1c2>
    8be0:	3c01      	subs	r4, #1
    8be2:	2500      	movs	r5, #0
    8be4:	9406      	str	r4, [sp, #24]
    8be6:	9513      	str	r5, [sp, #76]	; 0x4c
    8be8:	e000      	b.n	8bec <_dtoa_r+0x1c4>
    8bea:	9013      	str	r0, [sp, #76]	; 0x4c
    8bec:	9818      	ldr	r0, [sp, #96]	; 0x60
    8bee:	2400      	movs	r4, #0
    8bf0:	1b86      	subs	r6, r0, r6
    8bf2:	1c35      	adds	r5, r6, #0
    8bf4:	9402      	str	r4, [sp, #8]
    8bf6:	3d01      	subs	r5, #1
    8bf8:	9509      	str	r5, [sp, #36]	; 0x24
    8bfa:	d504      	bpl.n	8c06 <_dtoa_r+0x1de>
    8bfc:	9c09      	ldr	r4, [sp, #36]	; 0x24
    8bfe:	2500      	movs	r5, #0
    8c00:	4264      	negs	r4, r4
    8c02:	9402      	str	r4, [sp, #8]
    8c04:	9509      	str	r5, [sp, #36]	; 0x24
    8c06:	9c06      	ldr	r4, [sp, #24]
    8c08:	2c00      	cmp	r4, #0
    8c0a:	db06      	blt.n	8c1a <_dtoa_r+0x1f2>
    8c0c:	9d09      	ldr	r5, [sp, #36]	; 0x24
    8c0e:	9412      	str	r4, [sp, #72]	; 0x48
    8c10:	192d      	adds	r5, r5, r4
    8c12:	2400      	movs	r4, #0
    8c14:	9509      	str	r5, [sp, #36]	; 0x24
    8c16:	940d      	str	r4, [sp, #52]	; 0x34
    8c18:	e007      	b.n	8c2a <_dtoa_r+0x202>
    8c1a:	9c06      	ldr	r4, [sp, #24]
    8c1c:	9d02      	ldr	r5, [sp, #8]
    8c1e:	1b2d      	subs	r5, r5, r4
    8c20:	9502      	str	r5, [sp, #8]
    8c22:	4265      	negs	r5, r4
    8c24:	2400      	movs	r4, #0
    8c26:	950d      	str	r5, [sp, #52]	; 0x34
    8c28:	9412      	str	r4, [sp, #72]	; 0x48
    8c2a:	9d20      	ldr	r5, [sp, #128]	; 0x80
    8c2c:	2401      	movs	r4, #1
    8c2e:	2d09      	cmp	r5, #9
    8c30:	d824      	bhi.n	8c7c <_dtoa_r+0x254>
    8c32:	2d05      	cmp	r5, #5
    8c34:	dd02      	ble.n	8c3c <_dtoa_r+0x214>
    8c36:	3d04      	subs	r5, #4
    8c38:	9520      	str	r5, [sp, #128]	; 0x80
    8c3a:	2400      	movs	r4, #0
    8c3c:	9820      	ldr	r0, [sp, #128]	; 0x80
    8c3e:	3802      	subs	r0, #2
    8c40:	2803      	cmp	r0, #3
    8c42:	d823      	bhi.n	8c8c <_dtoa_r+0x264>
    8c44:	f001 ff9a 	bl	ab7c <__gnu_thumb1_case_uqi>
    8c48:	04020e06 	.word	0x04020e06
    8c4c:	2501      	movs	r5, #1
    8c4e:	e002      	b.n	8c56 <_dtoa_r+0x22e>
    8c50:	2501      	movs	r5, #1
    8c52:	e008      	b.n	8c66 <_dtoa_r+0x23e>
    8c54:	2500      	movs	r5, #0
    8c56:	9510      	str	r5, [sp, #64]	; 0x40
    8c58:	9d21      	ldr	r5, [sp, #132]	; 0x84
    8c5a:	2d00      	cmp	r5, #0
    8c5c:	dd1f      	ble.n	8c9e <_dtoa_r+0x276>
    8c5e:	950c      	str	r5, [sp, #48]	; 0x30
    8c60:	9508      	str	r5, [sp, #32]
    8c62:	e009      	b.n	8c78 <_dtoa_r+0x250>
    8c64:	2500      	movs	r5, #0
    8c66:	9510      	str	r5, [sp, #64]	; 0x40
    8c68:	9806      	ldr	r0, [sp, #24]
    8c6a:	9d21      	ldr	r5, [sp, #132]	; 0x84
    8c6c:	182d      	adds	r5, r5, r0
    8c6e:	950c      	str	r5, [sp, #48]	; 0x30
    8c70:	3501      	adds	r5, #1
    8c72:	9508      	str	r5, [sp, #32]
    8c74:	2d00      	cmp	r5, #0
    8c76:	dd18      	ble.n	8caa <_dtoa_r+0x282>
    8c78:	1c2b      	adds	r3, r5, #0
    8c7a:	e017      	b.n	8cac <_dtoa_r+0x284>
    8c7c:	4263      	negs	r3, r4
    8c7e:	2500      	movs	r5, #0
    8c80:	930c      	str	r3, [sp, #48]	; 0x30
    8c82:	9308      	str	r3, [sp, #32]
    8c84:	9520      	str	r5, [sp, #128]	; 0x80
    8c86:	9410      	str	r4, [sp, #64]	; 0x40
    8c88:	2312      	movs	r3, #18
    8c8a:	e006      	b.n	8c9a <_dtoa_r+0x272>
    8c8c:	2501      	movs	r5, #1
    8c8e:	426b      	negs	r3, r5
    8c90:	9510      	str	r5, [sp, #64]	; 0x40
    8c92:	930c      	str	r3, [sp, #48]	; 0x30
    8c94:	9308      	str	r3, [sp, #32]
    8c96:	2500      	movs	r5, #0
    8c98:	2312      	movs	r3, #18
    8c9a:	9521      	str	r5, [sp, #132]	; 0x84
    8c9c:	e006      	b.n	8cac <_dtoa_r+0x284>
    8c9e:	2501      	movs	r5, #1
    8ca0:	950c      	str	r5, [sp, #48]	; 0x30
    8ca2:	9508      	str	r5, [sp, #32]
    8ca4:	1c2b      	adds	r3, r5, #0
    8ca6:	9521      	str	r5, [sp, #132]	; 0x84
    8ca8:	e000      	b.n	8cac <_dtoa_r+0x284>
    8caa:	2301      	movs	r3, #1
    8cac:	9807      	ldr	r0, [sp, #28]
    8cae:	2200      	movs	r2, #0
    8cb0:	6a45      	ldr	r5, [r0, #36]	; 0x24
    8cb2:	606a      	str	r2, [r5, #4]
    8cb4:	2204      	movs	r2, #4
    8cb6:	1c10      	adds	r0, r2, #0
    8cb8:	3014      	adds	r0, #20
    8cba:	6869      	ldr	r1, [r5, #4]
    8cbc:	4298      	cmp	r0, r3
    8cbe:	d803      	bhi.n	8cc8 <_dtoa_r+0x2a0>
    8cc0:	3101      	adds	r1, #1
    8cc2:	6069      	str	r1, [r5, #4]
    8cc4:	0052      	lsls	r2, r2, #1
    8cc6:	e7f6      	b.n	8cb6 <_dtoa_r+0x28e>
    8cc8:	9807      	ldr	r0, [sp, #28]
    8cca:	f001 f999 	bl	a000 <_Balloc>
    8cce:	6028      	str	r0, [r5, #0]
    8cd0:	9d07      	ldr	r5, [sp, #28]
    8cd2:	6a6b      	ldr	r3, [r5, #36]	; 0x24
    8cd4:	9d08      	ldr	r5, [sp, #32]
    8cd6:	681b      	ldr	r3, [r3, #0]
    8cd8:	930b      	str	r3, [sp, #44]	; 0x2c
    8cda:	2d0e      	cmp	r5, #14
    8cdc:	d900      	bls.n	8ce0 <_dtoa_r+0x2b8>
    8cde:	e187      	b.n	8ff0 <_dtoa_r+0x5c8>
    8ce0:	2c00      	cmp	r4, #0
    8ce2:	d100      	bne.n	8ce6 <_dtoa_r+0x2be>
    8ce4:	e184      	b.n	8ff0 <_dtoa_r+0x5c8>
    8ce6:	9c04      	ldr	r4, [sp, #16]
    8ce8:	9d05      	ldr	r5, [sp, #20]
    8cea:	9414      	str	r4, [sp, #80]	; 0x50
    8cec:	9515      	str	r5, [sp, #84]	; 0x54
    8cee:	9d06      	ldr	r5, [sp, #24]
    8cf0:	2d00      	cmp	r5, #0
    8cf2:	dd61      	ble.n	8db8 <_dtoa_r+0x390>
    8cf4:	1c2a      	adds	r2, r5, #0
    8cf6:	230f      	movs	r3, #15
    8cf8:	401a      	ands	r2, r3
    8cfa:	492d      	ldr	r1, [pc, #180]	; (8db0 <_dtoa_r+0x388>)
    8cfc:	00d2      	lsls	r2, r2, #3
    8cfe:	188a      	adds	r2, r1, r2
    8d00:	6814      	ldr	r4, [r2, #0]
    8d02:	6855      	ldr	r5, [r2, #4]
    8d04:	940e      	str	r4, [sp, #56]	; 0x38
    8d06:	950f      	str	r5, [sp, #60]	; 0x3c
    8d08:	9d06      	ldr	r5, [sp, #24]
    8d0a:	4c2a      	ldr	r4, [pc, #168]	; (8db4 <_dtoa_r+0x38c>)
    8d0c:	112f      	asrs	r7, r5, #4
    8d0e:	2502      	movs	r5, #2
    8d10:	06f8      	lsls	r0, r7, #27
    8d12:	d517      	bpl.n	8d44 <_dtoa_r+0x31c>
    8d14:	401f      	ands	r7, r3
    8d16:	9814      	ldr	r0, [sp, #80]	; 0x50
    8d18:	9915      	ldr	r1, [sp, #84]	; 0x54
    8d1a:	6a22      	ldr	r2, [r4, #32]
    8d1c:	6a63      	ldr	r3, [r4, #36]	; 0x24
    8d1e:	f003 fa99 	bl	c254 <__aeabi_ddiv>
    8d22:	2503      	movs	r5, #3
    8d24:	9004      	str	r0, [sp, #16]
    8d26:	9105      	str	r1, [sp, #20]
    8d28:	e00c      	b.n	8d44 <_dtoa_r+0x31c>
    8d2a:	07f9      	lsls	r1, r7, #31
    8d2c:	d508      	bpl.n	8d40 <_dtoa_r+0x318>
    8d2e:	980e      	ldr	r0, [sp, #56]	; 0x38
    8d30:	990f      	ldr	r1, [sp, #60]	; 0x3c
    8d32:	6822      	ldr	r2, [r4, #0]
    8d34:	6863      	ldr	r3, [r4, #4]
    8d36:	f003 fef7 	bl	cb28 <__aeabi_dmul>
    8d3a:	900e      	str	r0, [sp, #56]	; 0x38
    8d3c:	910f      	str	r1, [sp, #60]	; 0x3c
    8d3e:	3501      	adds	r5, #1
    8d40:	107f      	asrs	r7, r7, #1
    8d42:	3408      	adds	r4, #8
    8d44:	2f00      	cmp	r7, #0
    8d46:	d1f0      	bne.n	8d2a <_dtoa_r+0x302>
    8d48:	9804      	ldr	r0, [sp, #16]
    8d4a:	9905      	ldr	r1, [sp, #20]
    8d4c:	9a0e      	ldr	r2, [sp, #56]	; 0x38
    8d4e:	9b0f      	ldr	r3, [sp, #60]	; 0x3c
    8d50:	f003 fa80 	bl	c254 <__aeabi_ddiv>
    8d54:	e04e      	b.n	8df4 <_dtoa_r+0x3cc>
    8d56:	46c0      	nop			; (mov r8, r8)
	...
    8d64:	3ff80000 	.word	0x3ff80000
    8d68:	636f4361 	.word	0x636f4361
    8d6c:	3fd287a7 	.word	0x3fd287a7
    8d70:	8b60c8b3 	.word	0x8b60c8b3
    8d74:	3fc68a28 	.word	0x3fc68a28
    8d78:	509f79fb 	.word	0x509f79fb
    8d7c:	3fd34413 	.word	0x3fd34413
    8d80:	7ff00000 	.word	0x7ff00000
    8d84:	0000270f 	.word	0x0000270f
    8d88:	0000f9ef 	.word	0x0000f9ef
    8d8c:	0000f9e6 	.word	0x0000f9e6
    8d90:	0000f8c2 	.word	0x0000f8c2
    8d94:	3ff00000 	.word	0x3ff00000
    8d98:	fffffc01 	.word	0xfffffc01
    8d9c:	fffffbef 	.word	0xfffffbef
    8da0:	00000412 	.word	0x00000412
    8da4:	fffffc0e 	.word	0xfffffc0e
    8da8:	fffffbee 	.word	0xfffffbee
    8dac:	fe100000 	.word	0xfe100000
    8db0:	0000fa60 	.word	0x0000fa60
    8db4:	0000fb28 	.word	0x0000fb28
    8db8:	9c06      	ldr	r4, [sp, #24]
    8dba:	2502      	movs	r5, #2
    8dbc:	4267      	negs	r7, r4
    8dbe:	2f00      	cmp	r7, #0
    8dc0:	d01a      	beq.n	8df8 <_dtoa_r+0x3d0>
    8dc2:	230f      	movs	r3, #15
    8dc4:	403b      	ands	r3, r7
    8dc6:	4acc      	ldr	r2, [pc, #816]	; (90f8 <_dtoa_r+0x6d0>)
    8dc8:	00db      	lsls	r3, r3, #3
    8dca:	18d3      	adds	r3, r2, r3
    8dcc:	9814      	ldr	r0, [sp, #80]	; 0x50
    8dce:	9915      	ldr	r1, [sp, #84]	; 0x54
    8dd0:	681a      	ldr	r2, [r3, #0]
    8dd2:	685b      	ldr	r3, [r3, #4]
    8dd4:	f003 fea8 	bl	cb28 <__aeabi_dmul>
    8dd8:	4ec8      	ldr	r6, [pc, #800]	; (90fc <_dtoa_r+0x6d4>)
    8dda:	113f      	asrs	r7, r7, #4
    8ddc:	2f00      	cmp	r7, #0
    8dde:	d009      	beq.n	8df4 <_dtoa_r+0x3cc>
    8de0:	07fa      	lsls	r2, r7, #31
    8de2:	d504      	bpl.n	8dee <_dtoa_r+0x3c6>
    8de4:	6832      	ldr	r2, [r6, #0]
    8de6:	6873      	ldr	r3, [r6, #4]
    8de8:	3501      	adds	r5, #1
    8dea:	f003 fe9d 	bl	cb28 <__aeabi_dmul>
    8dee:	107f      	asrs	r7, r7, #1
    8df0:	3608      	adds	r6, #8
    8df2:	e7f3      	b.n	8ddc <_dtoa_r+0x3b4>
    8df4:	9004      	str	r0, [sp, #16]
    8df6:	9105      	str	r1, [sp, #20]
    8df8:	9c13      	ldr	r4, [sp, #76]	; 0x4c
    8dfa:	2c00      	cmp	r4, #0
    8dfc:	d01e      	beq.n	8e3c <_dtoa_r+0x414>
    8dfe:	9e04      	ldr	r6, [sp, #16]
    8e00:	9f05      	ldr	r7, [sp, #20]
    8e02:	4bb4      	ldr	r3, [pc, #720]	; (90d4 <_dtoa_r+0x6ac>)
    8e04:	4ab2      	ldr	r2, [pc, #712]	; (90d0 <_dtoa_r+0x6a8>)
    8e06:	1c30      	adds	r0, r6, #0
    8e08:	1c39      	adds	r1, r7, #0
    8e0a:	f001 ff87 	bl	ad1c <__aeabi_dcmplt>
    8e0e:	2800      	cmp	r0, #0
    8e10:	d014      	beq.n	8e3c <_dtoa_r+0x414>
    8e12:	9c08      	ldr	r4, [sp, #32]
    8e14:	2c00      	cmp	r4, #0
    8e16:	d011      	beq.n	8e3c <_dtoa_r+0x414>
    8e18:	9c0c      	ldr	r4, [sp, #48]	; 0x30
    8e1a:	2c00      	cmp	r4, #0
    8e1c:	dc00      	bgt.n	8e20 <_dtoa_r+0x3f8>
    8e1e:	e0e3      	b.n	8fe8 <_dtoa_r+0x5c0>
    8e20:	9c06      	ldr	r4, [sp, #24]
    8e22:	1c30      	adds	r0, r6, #0
    8e24:	3c01      	subs	r4, #1
    8e26:	1c39      	adds	r1, r7, #0
    8e28:	4aab      	ldr	r2, [pc, #684]	; (90d8 <_dtoa_r+0x6b0>)
    8e2a:	4bac      	ldr	r3, [pc, #688]	; (90dc <_dtoa_r+0x6b4>)
    8e2c:	9411      	str	r4, [sp, #68]	; 0x44
    8e2e:	f003 fe7b 	bl	cb28 <__aeabi_dmul>
    8e32:	3501      	adds	r5, #1
    8e34:	9004      	str	r0, [sp, #16]
    8e36:	9105      	str	r1, [sp, #20]
    8e38:	9c0c      	ldr	r4, [sp, #48]	; 0x30
    8e3a:	e002      	b.n	8e42 <_dtoa_r+0x41a>
    8e3c:	9c06      	ldr	r4, [sp, #24]
    8e3e:	9411      	str	r4, [sp, #68]	; 0x44
    8e40:	9c08      	ldr	r4, [sp, #32]
    8e42:	1c28      	adds	r0, r5, #0
    8e44:	9e04      	ldr	r6, [sp, #16]
    8e46:	9f05      	ldr	r7, [sp, #20]
    8e48:	940e      	str	r4, [sp, #56]	; 0x38
    8e4a:	f004 fc65 	bl	d718 <__aeabi_i2d>
    8e4e:	1c32      	adds	r2, r6, #0
    8e50:	1c3b      	adds	r3, r7, #0
    8e52:	f003 fe69 	bl	cb28 <__aeabi_dmul>
    8e56:	4aa2      	ldr	r2, [pc, #648]	; (90e0 <_dtoa_r+0x6b8>)
    8e58:	4ba2      	ldr	r3, [pc, #648]	; (90e4 <_dtoa_r+0x6bc>)
    8e5a:	f002 fed9 	bl	bc10 <__aeabi_dadd>
    8e5e:	1c04      	adds	r4, r0, #0
    8e60:	48a7      	ldr	r0, [pc, #668]	; (9100 <_dtoa_r+0x6d8>)
    8e62:	1808      	adds	r0, r1, r0
    8e64:	990e      	ldr	r1, [sp, #56]	; 0x38
    8e66:	9004      	str	r0, [sp, #16]
    8e68:	1c05      	adds	r5, r0, #0
    8e6a:	2900      	cmp	r1, #0
    8e6c:	d11b      	bne.n	8ea6 <_dtoa_r+0x47e>
    8e6e:	4a9e      	ldr	r2, [pc, #632]	; (90e8 <_dtoa_r+0x6c0>)
    8e70:	4b9e      	ldr	r3, [pc, #632]	; (90ec <_dtoa_r+0x6c4>)
    8e72:	1c30      	adds	r0, r6, #0
    8e74:	1c39      	adds	r1, r7, #0
    8e76:	f004 f8e7 	bl	d048 <__aeabi_dsub>
    8e7a:	1c22      	adds	r2, r4, #0
    8e7c:	9b04      	ldr	r3, [sp, #16]
    8e7e:	1c06      	adds	r6, r0, #0
    8e80:	1c0f      	adds	r7, r1, #0
    8e82:	f001 ff5f 	bl	ad44 <__aeabi_dcmpgt>
    8e86:	2800      	cmp	r0, #0
    8e88:	d000      	beq.n	8e8c <_dtoa_r+0x464>
    8e8a:	e25c      	b.n	9346 <_dtoa_r+0x91e>
    8e8c:	1c22      	adds	r2, r4, #0
    8e8e:	2580      	movs	r5, #128	; 0x80
    8e90:	9c04      	ldr	r4, [sp, #16]
    8e92:	062d      	lsls	r5, r5, #24
    8e94:	1c30      	adds	r0, r6, #0
    8e96:	1c39      	adds	r1, r7, #0
    8e98:	1963      	adds	r3, r4, r5
    8e9a:	f001 ff3f 	bl	ad1c <__aeabi_dcmplt>
    8e9e:	2800      	cmp	r0, #0
    8ea0:	d000      	beq.n	8ea4 <_dtoa_r+0x47c>
    8ea2:	e247      	b.n	9334 <_dtoa_r+0x90c>
    8ea4:	e0a0      	b.n	8fe8 <_dtoa_r+0x5c0>
    8ea6:	9a0e      	ldr	r2, [sp, #56]	; 0x38
    8ea8:	4b93      	ldr	r3, [pc, #588]	; (90f8 <_dtoa_r+0x6d0>)
    8eaa:	3a01      	subs	r2, #1
    8eac:	9810      	ldr	r0, [sp, #64]	; 0x40
    8eae:	00d2      	lsls	r2, r2, #3
    8eb0:	189b      	adds	r3, r3, r2
    8eb2:	2800      	cmp	r0, #0
    8eb4:	d049      	beq.n	8f4a <_dtoa_r+0x522>
    8eb6:	681a      	ldr	r2, [r3, #0]
    8eb8:	685b      	ldr	r3, [r3, #4]
    8eba:	488d      	ldr	r0, [pc, #564]	; (90f0 <_dtoa_r+0x6c8>)
    8ebc:	498d      	ldr	r1, [pc, #564]	; (90f4 <_dtoa_r+0x6cc>)
    8ebe:	f003 f9c9 	bl	c254 <__aeabi_ddiv>
    8ec2:	1c2b      	adds	r3, r5, #0
    8ec4:	1c22      	adds	r2, r4, #0
    8ec6:	f004 f8bf 	bl	d048 <__aeabi_dsub>
    8eca:	9004      	str	r0, [sp, #16]
    8ecc:	9105      	str	r1, [sp, #20]
    8ece:	9d0b      	ldr	r5, [sp, #44]	; 0x2c
    8ed0:	1c39      	adds	r1, r7, #0
    8ed2:	1c30      	adds	r0, r6, #0
    8ed4:	f004 fbec 	bl	d6b0 <__aeabi_d2iz>
    8ed8:	1c04      	adds	r4, r0, #0
    8eda:	f004 fc1d 	bl	d718 <__aeabi_i2d>
    8ede:	1c02      	adds	r2, r0, #0
    8ee0:	1c0b      	adds	r3, r1, #0
    8ee2:	1c30      	adds	r0, r6, #0
    8ee4:	1c39      	adds	r1, r7, #0
    8ee6:	f004 f8af 	bl	d048 <__aeabi_dsub>
    8eea:	3501      	adds	r5, #1
    8eec:	1e6b      	subs	r3, r5, #1
    8eee:	3430      	adds	r4, #48	; 0x30
    8ef0:	701c      	strb	r4, [r3, #0]
    8ef2:	9a04      	ldr	r2, [sp, #16]
    8ef4:	9b05      	ldr	r3, [sp, #20]
    8ef6:	1c06      	adds	r6, r0, #0
    8ef8:	1c0f      	adds	r7, r1, #0
    8efa:	f001 ff0f 	bl	ad1c <__aeabi_dcmplt>
    8efe:	2800      	cmp	r0, #0
    8f00:	d000      	beq.n	8f04 <_dtoa_r+0x4dc>
    8f02:	e353      	b.n	95ac <_dtoa_r+0xb84>
    8f04:	1c32      	adds	r2, r6, #0
    8f06:	1c3b      	adds	r3, r7, #0
    8f08:	4972      	ldr	r1, [pc, #456]	; (90d4 <_dtoa_r+0x6ac>)
    8f0a:	4871      	ldr	r0, [pc, #452]	; (90d0 <_dtoa_r+0x6a8>)
    8f0c:	f004 f89c 	bl	d048 <__aeabi_dsub>
    8f10:	9a04      	ldr	r2, [sp, #16]
    8f12:	9b05      	ldr	r3, [sp, #20]
    8f14:	f001 ff02 	bl	ad1c <__aeabi_dcmplt>
    8f18:	2800      	cmp	r0, #0
    8f1a:	d000      	beq.n	8f1e <_dtoa_r+0x4f6>
    8f1c:	e0cb      	b.n	90b6 <_dtoa_r+0x68e>
    8f1e:	9c0b      	ldr	r4, [sp, #44]	; 0x2c
    8f20:	1b2b      	subs	r3, r5, r4
    8f22:	9c0e      	ldr	r4, [sp, #56]	; 0x38
    8f24:	42a3      	cmp	r3, r4
    8f26:	da5f      	bge.n	8fe8 <_dtoa_r+0x5c0>
    8f28:	9804      	ldr	r0, [sp, #16]
    8f2a:	9905      	ldr	r1, [sp, #20]
    8f2c:	4a6a      	ldr	r2, [pc, #424]	; (90d8 <_dtoa_r+0x6b0>)
    8f2e:	4b6b      	ldr	r3, [pc, #428]	; (90dc <_dtoa_r+0x6b4>)
    8f30:	f003 fdfa 	bl	cb28 <__aeabi_dmul>
    8f34:	4a68      	ldr	r2, [pc, #416]	; (90d8 <_dtoa_r+0x6b0>)
    8f36:	4b69      	ldr	r3, [pc, #420]	; (90dc <_dtoa_r+0x6b4>)
    8f38:	9004      	str	r0, [sp, #16]
    8f3a:	9105      	str	r1, [sp, #20]
    8f3c:	1c30      	adds	r0, r6, #0
    8f3e:	1c39      	adds	r1, r7, #0
    8f40:	f003 fdf2 	bl	cb28 <__aeabi_dmul>
    8f44:	1c06      	adds	r6, r0, #0
    8f46:	1c0f      	adds	r7, r1, #0
    8f48:	e7c2      	b.n	8ed0 <_dtoa_r+0x4a8>
    8f4a:	6818      	ldr	r0, [r3, #0]
    8f4c:	6859      	ldr	r1, [r3, #4]
    8f4e:	1c22      	adds	r2, r4, #0
    8f50:	1c2b      	adds	r3, r5, #0
    8f52:	f003 fde9 	bl	cb28 <__aeabi_dmul>
    8f56:	9c0b      	ldr	r4, [sp, #44]	; 0x2c
    8f58:	9d0e      	ldr	r5, [sp, #56]	; 0x38
    8f5a:	9004      	str	r0, [sp, #16]
    8f5c:	9105      	str	r1, [sp, #20]
    8f5e:	1965      	adds	r5, r4, r5
    8f60:	9517      	str	r5, [sp, #92]	; 0x5c
    8f62:	1c39      	adds	r1, r7, #0
    8f64:	1c30      	adds	r0, r6, #0
    8f66:	f004 fba3 	bl	d6b0 <__aeabi_d2iz>
    8f6a:	1c05      	adds	r5, r0, #0
    8f6c:	f004 fbd4 	bl	d718 <__aeabi_i2d>
    8f70:	1c02      	adds	r2, r0, #0
    8f72:	1c0b      	adds	r3, r1, #0
    8f74:	1c30      	adds	r0, r6, #0
    8f76:	1c39      	adds	r1, r7, #0
    8f78:	f004 f866 	bl	d048 <__aeabi_dsub>
    8f7c:	3530      	adds	r5, #48	; 0x30
    8f7e:	7025      	strb	r5, [r4, #0]
    8f80:	9d17      	ldr	r5, [sp, #92]	; 0x5c
    8f82:	3401      	adds	r4, #1
    8f84:	1c06      	adds	r6, r0, #0
    8f86:	1c0f      	adds	r7, r1, #0
    8f88:	42ac      	cmp	r4, r5
    8f8a:	d126      	bne.n	8fda <_dtoa_r+0x5b2>
    8f8c:	980e      	ldr	r0, [sp, #56]	; 0x38
    8f8e:	9c0b      	ldr	r4, [sp, #44]	; 0x2c
    8f90:	4a57      	ldr	r2, [pc, #348]	; (90f0 <_dtoa_r+0x6c8>)
    8f92:	4b58      	ldr	r3, [pc, #352]	; (90f4 <_dtoa_r+0x6cc>)
    8f94:	1825      	adds	r5, r4, r0
    8f96:	9804      	ldr	r0, [sp, #16]
    8f98:	9905      	ldr	r1, [sp, #20]
    8f9a:	f002 fe39 	bl	bc10 <__aeabi_dadd>
    8f9e:	1c02      	adds	r2, r0, #0
    8fa0:	1c0b      	adds	r3, r1, #0
    8fa2:	1c30      	adds	r0, r6, #0
    8fa4:	1c39      	adds	r1, r7, #0
    8fa6:	f001 fecd 	bl	ad44 <__aeabi_dcmpgt>
    8faa:	2800      	cmp	r0, #0
    8fac:	d000      	beq.n	8fb0 <_dtoa_r+0x588>
    8fae:	e082      	b.n	90b6 <_dtoa_r+0x68e>
    8fb0:	9a04      	ldr	r2, [sp, #16]
    8fb2:	9b05      	ldr	r3, [sp, #20]
    8fb4:	484e      	ldr	r0, [pc, #312]	; (90f0 <_dtoa_r+0x6c8>)
    8fb6:	494f      	ldr	r1, [pc, #316]	; (90f4 <_dtoa_r+0x6cc>)
    8fb8:	f004 f846 	bl	d048 <__aeabi_dsub>
    8fbc:	1c02      	adds	r2, r0, #0
    8fbe:	1c0b      	adds	r3, r1, #0
    8fc0:	1c30      	adds	r0, r6, #0
    8fc2:	1c39      	adds	r1, r7, #0
    8fc4:	f001 feaa 	bl	ad1c <__aeabi_dcmplt>
    8fc8:	2800      	cmp	r0, #0
    8fca:	d00d      	beq.n	8fe8 <_dtoa_r+0x5c0>
    8fcc:	1e6b      	subs	r3, r5, #1
    8fce:	781a      	ldrb	r2, [r3, #0]
    8fd0:	2a30      	cmp	r2, #48	; 0x30
    8fd2:	d000      	beq.n	8fd6 <_dtoa_r+0x5ae>
    8fd4:	e2ea      	b.n	95ac <_dtoa_r+0xb84>
    8fd6:	1c1d      	adds	r5, r3, #0
    8fd8:	e7f8      	b.n	8fcc <_dtoa_r+0x5a4>
    8fda:	4a3f      	ldr	r2, [pc, #252]	; (90d8 <_dtoa_r+0x6b0>)
    8fdc:	4b3f      	ldr	r3, [pc, #252]	; (90dc <_dtoa_r+0x6b4>)
    8fde:	f003 fda3 	bl	cb28 <__aeabi_dmul>
    8fe2:	1c06      	adds	r6, r0, #0
    8fe4:	1c0f      	adds	r7, r1, #0
    8fe6:	e7bc      	b.n	8f62 <_dtoa_r+0x53a>
    8fe8:	9c14      	ldr	r4, [sp, #80]	; 0x50
    8fea:	9d15      	ldr	r5, [sp, #84]	; 0x54
    8fec:	9404      	str	r4, [sp, #16]
    8fee:	9505      	str	r5, [sp, #20]
    8ff0:	9b19      	ldr	r3, [sp, #100]	; 0x64
    8ff2:	2b00      	cmp	r3, #0
    8ff4:	da00      	bge.n	8ff8 <_dtoa_r+0x5d0>
    8ff6:	e09f      	b.n	9138 <_dtoa_r+0x710>
    8ff8:	9d06      	ldr	r5, [sp, #24]
    8ffa:	2d0e      	cmp	r5, #14
    8ffc:	dd00      	ble.n	9000 <_dtoa_r+0x5d8>
    8ffe:	e09b      	b.n	9138 <_dtoa_r+0x710>
    9000:	4a3d      	ldr	r2, [pc, #244]	; (90f8 <_dtoa_r+0x6d0>)
    9002:	00eb      	lsls	r3, r5, #3
    9004:	18d3      	adds	r3, r2, r3
    9006:	681c      	ldr	r4, [r3, #0]
    9008:	685d      	ldr	r5, [r3, #4]
    900a:	9402      	str	r4, [sp, #8]
    900c:	9503      	str	r5, [sp, #12]
    900e:	9d21      	ldr	r5, [sp, #132]	; 0x84
    9010:	2d00      	cmp	r5, #0
    9012:	da14      	bge.n	903e <_dtoa_r+0x616>
    9014:	9c08      	ldr	r4, [sp, #32]
    9016:	2c00      	cmp	r4, #0
    9018:	dc11      	bgt.n	903e <_dtoa_r+0x616>
    901a:	d000      	beq.n	901e <_dtoa_r+0x5f6>
    901c:	e18c      	b.n	9338 <_dtoa_r+0x910>
    901e:	4a32      	ldr	r2, [pc, #200]	; (90e8 <_dtoa_r+0x6c0>)
    9020:	4b32      	ldr	r3, [pc, #200]	; (90ec <_dtoa_r+0x6c4>)
    9022:	9802      	ldr	r0, [sp, #8]
    9024:	9903      	ldr	r1, [sp, #12]
    9026:	f003 fd7f 	bl	cb28 <__aeabi_dmul>
    902a:	9a04      	ldr	r2, [sp, #16]
    902c:	9b05      	ldr	r3, [sp, #20]
    902e:	f001 fe93 	bl	ad58 <__aeabi_dcmpge>
    9032:	9f08      	ldr	r7, [sp, #32]
    9034:	1c3e      	adds	r6, r7, #0
    9036:	2800      	cmp	r0, #0
    9038:	d000      	beq.n	903c <_dtoa_r+0x614>
    903a:	e17f      	b.n	933c <_dtoa_r+0x914>
    903c:	e187      	b.n	934e <_dtoa_r+0x926>
    903e:	9d0b      	ldr	r5, [sp, #44]	; 0x2c
    9040:	9e04      	ldr	r6, [sp, #16]
    9042:	9f05      	ldr	r7, [sp, #20]
    9044:	9a02      	ldr	r2, [sp, #8]
    9046:	9b03      	ldr	r3, [sp, #12]
    9048:	1c30      	adds	r0, r6, #0
    904a:	1c39      	adds	r1, r7, #0
    904c:	f003 f902 	bl	c254 <__aeabi_ddiv>
    9050:	f004 fb2e 	bl	d6b0 <__aeabi_d2iz>
    9054:	1c04      	adds	r4, r0, #0
    9056:	f004 fb5f 	bl	d718 <__aeabi_i2d>
    905a:	9a02      	ldr	r2, [sp, #8]
    905c:	9b03      	ldr	r3, [sp, #12]
    905e:	f003 fd63 	bl	cb28 <__aeabi_dmul>
    9062:	1c02      	adds	r2, r0, #0
    9064:	1c0b      	adds	r3, r1, #0
    9066:	1c30      	adds	r0, r6, #0
    9068:	1c39      	adds	r1, r7, #0
    906a:	f003 ffed 	bl	d048 <__aeabi_dsub>
    906e:	3501      	adds	r5, #1
    9070:	1c02      	adds	r2, r0, #0
    9072:	1c20      	adds	r0, r4, #0
    9074:	3030      	adds	r0, #48	; 0x30
    9076:	1c0b      	adds	r3, r1, #0
    9078:	1e69      	subs	r1, r5, #1
    907a:	7008      	strb	r0, [r1, #0]
    907c:	980b      	ldr	r0, [sp, #44]	; 0x2c
    907e:	1a29      	subs	r1, r5, r0
    9080:	9808      	ldr	r0, [sp, #32]
    9082:	4281      	cmp	r1, r0
    9084:	d148      	bne.n	9118 <_dtoa_r+0x6f0>
    9086:	1c10      	adds	r0, r2, #0
    9088:	1c19      	adds	r1, r3, #0
    908a:	f002 fdc1 	bl	bc10 <__aeabi_dadd>
    908e:	9a02      	ldr	r2, [sp, #8]
    9090:	9b03      	ldr	r3, [sp, #12]
    9092:	1c06      	adds	r6, r0, #0
    9094:	1c0f      	adds	r7, r1, #0
    9096:	f001 fe55 	bl	ad44 <__aeabi_dcmpgt>
    909a:	2800      	cmp	r0, #0
    909c:	d10d      	bne.n	90ba <_dtoa_r+0x692>
    909e:	1c30      	adds	r0, r6, #0
    90a0:	1c39      	adds	r1, r7, #0
    90a2:	9a02      	ldr	r2, [sp, #8]
    90a4:	9b03      	ldr	r3, [sp, #12]
    90a6:	f001 fe33 	bl	ad10 <__aeabi_dcmpeq>
    90aa:	2800      	cmp	r0, #0
    90ac:	d100      	bne.n	90b0 <_dtoa_r+0x688>
    90ae:	e27f      	b.n	95b0 <_dtoa_r+0xb88>
    90b0:	07e1      	lsls	r1, r4, #31
    90b2:	d402      	bmi.n	90ba <_dtoa_r+0x692>
    90b4:	e27c      	b.n	95b0 <_dtoa_r+0xb88>
    90b6:	9c11      	ldr	r4, [sp, #68]	; 0x44
    90b8:	9406      	str	r4, [sp, #24]
    90ba:	1e6b      	subs	r3, r5, #1
    90bc:	781a      	ldrb	r2, [r3, #0]
    90be:	2a39      	cmp	r2, #57	; 0x39
    90c0:	d126      	bne.n	9110 <_dtoa_r+0x6e8>
    90c2:	9c0b      	ldr	r4, [sp, #44]	; 0x2c
    90c4:	42a3      	cmp	r3, r4
    90c6:	d01d      	beq.n	9104 <_dtoa_r+0x6dc>
    90c8:	1c1d      	adds	r5, r3, #0
    90ca:	e7f6      	b.n	90ba <_dtoa_r+0x692>
    90cc:	46c0      	nop			; (mov r8, r8)
    90ce:	46c0      	nop			; (mov r8, r8)
    90d0:	00000000 	.word	0x00000000
    90d4:	3ff00000 	.word	0x3ff00000
    90d8:	00000000 	.word	0x00000000
    90dc:	40240000 	.word	0x40240000
    90e0:	00000000 	.word	0x00000000
    90e4:	401c0000 	.word	0x401c0000
    90e8:	00000000 	.word	0x00000000
    90ec:	40140000 	.word	0x40140000
    90f0:	00000000 	.word	0x00000000
    90f4:	3fe00000 	.word	0x3fe00000
    90f8:	0000fa60 	.word	0x0000fa60
    90fc:	0000fb28 	.word	0x0000fb28
    9100:	fcc00000 	.word	0xfcc00000
    9104:	9c06      	ldr	r4, [sp, #24]
    9106:	2230      	movs	r2, #48	; 0x30
    9108:	3401      	adds	r4, #1
    910a:	9406      	str	r4, [sp, #24]
    910c:	9c0b      	ldr	r4, [sp, #44]	; 0x2c
    910e:	7022      	strb	r2, [r4, #0]
    9110:	781a      	ldrb	r2, [r3, #0]
    9112:	3201      	adds	r2, #1
    9114:	701a      	strb	r2, [r3, #0]
    9116:	e24b      	b.n	95b0 <_dtoa_r+0xb88>
    9118:	1c10      	adds	r0, r2, #0
    911a:	1c19      	adds	r1, r3, #0
    911c:	4bc9      	ldr	r3, [pc, #804]	; (9444 <_dtoa_r+0xa1c>)
    911e:	4ac8      	ldr	r2, [pc, #800]	; (9440 <_dtoa_r+0xa18>)
    9120:	f003 fd02 	bl	cb28 <__aeabi_dmul>
    9124:	4ac8      	ldr	r2, [pc, #800]	; (9448 <_dtoa_r+0xa20>)
    9126:	4bc9      	ldr	r3, [pc, #804]	; (944c <_dtoa_r+0xa24>)
    9128:	1c06      	adds	r6, r0, #0
    912a:	1c0f      	adds	r7, r1, #0
    912c:	f001 fdf0 	bl	ad10 <__aeabi_dcmpeq>
    9130:	2800      	cmp	r0, #0
    9132:	d100      	bne.n	9136 <_dtoa_r+0x70e>
    9134:	e786      	b.n	9044 <_dtoa_r+0x61c>
    9136:	e23b      	b.n	95b0 <_dtoa_r+0xb88>
    9138:	9d10      	ldr	r5, [sp, #64]	; 0x40
    913a:	2d00      	cmp	r5, #0
    913c:	d031      	beq.n	91a2 <_dtoa_r+0x77a>
    913e:	9c20      	ldr	r4, [sp, #128]	; 0x80
    9140:	2c01      	cmp	r4, #1
    9142:	dc0b      	bgt.n	915c <_dtoa_r+0x734>
    9144:	9d16      	ldr	r5, [sp, #88]	; 0x58
    9146:	2d00      	cmp	r5, #0
    9148:	d002      	beq.n	9150 <_dtoa_r+0x728>
    914a:	48c1      	ldr	r0, [pc, #772]	; (9450 <_dtoa_r+0xa28>)
    914c:	181b      	adds	r3, r3, r0
    914e:	e002      	b.n	9156 <_dtoa_r+0x72e>
    9150:	9918      	ldr	r1, [sp, #96]	; 0x60
    9152:	2336      	movs	r3, #54	; 0x36
    9154:	1a5b      	subs	r3, r3, r1
    9156:	9d0d      	ldr	r5, [sp, #52]	; 0x34
    9158:	9c02      	ldr	r4, [sp, #8]
    915a:	e016      	b.n	918a <_dtoa_r+0x762>
    915c:	9d08      	ldr	r5, [sp, #32]
    915e:	9c0d      	ldr	r4, [sp, #52]	; 0x34
    9160:	3d01      	subs	r5, #1
    9162:	42ac      	cmp	r4, r5
    9164:	db01      	blt.n	916a <_dtoa_r+0x742>
    9166:	1b65      	subs	r5, r4, r5
    9168:	e006      	b.n	9178 <_dtoa_r+0x750>
    916a:	9c0d      	ldr	r4, [sp, #52]	; 0x34
    916c:	950d      	str	r5, [sp, #52]	; 0x34
    916e:	1b2b      	subs	r3, r5, r4
    9170:	9c12      	ldr	r4, [sp, #72]	; 0x48
    9172:	2500      	movs	r5, #0
    9174:	18e4      	adds	r4, r4, r3
    9176:	9412      	str	r4, [sp, #72]	; 0x48
    9178:	9c08      	ldr	r4, [sp, #32]
    917a:	2c00      	cmp	r4, #0
    917c:	da03      	bge.n	9186 <_dtoa_r+0x75e>
    917e:	9802      	ldr	r0, [sp, #8]
    9180:	2300      	movs	r3, #0
    9182:	1b04      	subs	r4, r0, r4
    9184:	e001      	b.n	918a <_dtoa_r+0x762>
    9186:	9c02      	ldr	r4, [sp, #8]
    9188:	9b08      	ldr	r3, [sp, #32]
    918a:	9902      	ldr	r1, [sp, #8]
    918c:	9a09      	ldr	r2, [sp, #36]	; 0x24
    918e:	18c9      	adds	r1, r1, r3
    9190:	9102      	str	r1, [sp, #8]
    9192:	18d2      	adds	r2, r2, r3
    9194:	9807      	ldr	r0, [sp, #28]
    9196:	2101      	movs	r1, #1
    9198:	9209      	str	r2, [sp, #36]	; 0x24
    919a:	f001 f849 	bl	a230 <__i2b>
    919e:	1c06      	adds	r6, r0, #0
    91a0:	e002      	b.n	91a8 <_dtoa_r+0x780>
    91a2:	9d0d      	ldr	r5, [sp, #52]	; 0x34
    91a4:	9c02      	ldr	r4, [sp, #8]
    91a6:	9e10      	ldr	r6, [sp, #64]	; 0x40
    91a8:	2c00      	cmp	r4, #0
    91aa:	d00c      	beq.n	91c6 <_dtoa_r+0x79e>
    91ac:	9b09      	ldr	r3, [sp, #36]	; 0x24
    91ae:	2b00      	cmp	r3, #0
    91b0:	dd09      	ble.n	91c6 <_dtoa_r+0x79e>
    91b2:	42a3      	cmp	r3, r4
    91b4:	dd00      	ble.n	91b8 <_dtoa_r+0x790>
    91b6:	1c23      	adds	r3, r4, #0
    91b8:	9802      	ldr	r0, [sp, #8]
    91ba:	9909      	ldr	r1, [sp, #36]	; 0x24
    91bc:	1ac0      	subs	r0, r0, r3
    91be:	1ac9      	subs	r1, r1, r3
    91c0:	9002      	str	r0, [sp, #8]
    91c2:	1ae4      	subs	r4, r4, r3
    91c4:	9109      	str	r1, [sp, #36]	; 0x24
    91c6:	9a0d      	ldr	r2, [sp, #52]	; 0x34
    91c8:	2a00      	cmp	r2, #0
    91ca:	dd21      	ble.n	9210 <_dtoa_r+0x7e8>
    91cc:	9b10      	ldr	r3, [sp, #64]	; 0x40
    91ce:	2b00      	cmp	r3, #0
    91d0:	d018      	beq.n	9204 <_dtoa_r+0x7dc>
    91d2:	2d00      	cmp	r5, #0
    91d4:	dd10      	ble.n	91f8 <_dtoa_r+0x7d0>
    91d6:	1c31      	adds	r1, r6, #0
    91d8:	1c2a      	adds	r2, r5, #0
    91da:	9807      	ldr	r0, [sp, #28]
    91dc:	f001 f8c0 	bl	a360 <__pow5mult>
    91e0:	1c06      	adds	r6, r0, #0
    91e2:	1c31      	adds	r1, r6, #0
    91e4:	9a0a      	ldr	r2, [sp, #40]	; 0x28
    91e6:	9807      	ldr	r0, [sp, #28]
    91e8:	f001 f82b 	bl	a242 <__multiply>
    91ec:	990a      	ldr	r1, [sp, #40]	; 0x28
    91ee:	1c07      	adds	r7, r0, #0
    91f0:	9807      	ldr	r0, [sp, #28]
    91f2:	f000 ff3d 	bl	a070 <_Bfree>
    91f6:	970a      	str	r7, [sp, #40]	; 0x28
    91f8:	980d      	ldr	r0, [sp, #52]	; 0x34
    91fa:	1b42      	subs	r2, r0, r5
    91fc:	d008      	beq.n	9210 <_dtoa_r+0x7e8>
    91fe:	9807      	ldr	r0, [sp, #28]
    9200:	990a      	ldr	r1, [sp, #40]	; 0x28
    9202:	e002      	b.n	920a <_dtoa_r+0x7e2>
    9204:	9807      	ldr	r0, [sp, #28]
    9206:	990a      	ldr	r1, [sp, #40]	; 0x28
    9208:	9a0d      	ldr	r2, [sp, #52]	; 0x34
    920a:	f001 f8a9 	bl	a360 <__pow5mult>
    920e:	900a      	str	r0, [sp, #40]	; 0x28
    9210:	9807      	ldr	r0, [sp, #28]
    9212:	2101      	movs	r1, #1
    9214:	f001 f80c 	bl	a230 <__i2b>
    9218:	9d12      	ldr	r5, [sp, #72]	; 0x48
    921a:	1c07      	adds	r7, r0, #0
    921c:	2d00      	cmp	r5, #0
    921e:	dd05      	ble.n	922c <_dtoa_r+0x804>
    9220:	1c39      	adds	r1, r7, #0
    9222:	9807      	ldr	r0, [sp, #28]
    9224:	1c2a      	adds	r2, r5, #0
    9226:	f001 f89b 	bl	a360 <__pow5mult>
    922a:	1c07      	adds	r7, r0, #0
    922c:	9820      	ldr	r0, [sp, #128]	; 0x80
    922e:	2500      	movs	r5, #0
    9230:	2801      	cmp	r0, #1
    9232:	dc10      	bgt.n	9256 <_dtoa_r+0x82e>
    9234:	9904      	ldr	r1, [sp, #16]
    9236:	42a9      	cmp	r1, r5
    9238:	d10d      	bne.n	9256 <_dtoa_r+0x82e>
    923a:	9a05      	ldr	r2, [sp, #20]
    923c:	0313      	lsls	r3, r2, #12
    923e:	42ab      	cmp	r3, r5
    9240:	d109      	bne.n	9256 <_dtoa_r+0x82e>
    9242:	4b84      	ldr	r3, [pc, #528]	; (9454 <_dtoa_r+0xa2c>)
    9244:	4213      	tst	r3, r2
    9246:	d006      	beq.n	9256 <_dtoa_r+0x82e>
    9248:	9d02      	ldr	r5, [sp, #8]
    924a:	3501      	adds	r5, #1
    924c:	9502      	str	r5, [sp, #8]
    924e:	9d09      	ldr	r5, [sp, #36]	; 0x24
    9250:	3501      	adds	r5, #1
    9252:	9509      	str	r5, [sp, #36]	; 0x24
    9254:	2501      	movs	r5, #1
    9256:	9912      	ldr	r1, [sp, #72]	; 0x48
    9258:	2001      	movs	r0, #1
    925a:	2900      	cmp	r1, #0
    925c:	d008      	beq.n	9270 <_dtoa_r+0x848>
    925e:	693b      	ldr	r3, [r7, #16]
    9260:	3303      	adds	r3, #3
    9262:	009b      	lsls	r3, r3, #2
    9264:	18fb      	adds	r3, r7, r3
    9266:	6858      	ldr	r0, [r3, #4]
    9268:	f000 ff99 	bl	a19e <__hi0bits>
    926c:	2320      	movs	r3, #32
    926e:	1a18      	subs	r0, r3, r0
    9270:	9a09      	ldr	r2, [sp, #36]	; 0x24
    9272:	231f      	movs	r3, #31
    9274:	1880      	adds	r0, r0, r2
    9276:	4018      	ands	r0, r3
    9278:	d00d      	beq.n	9296 <_dtoa_r+0x86e>
    927a:	2320      	movs	r3, #32
    927c:	1a1b      	subs	r3, r3, r0
    927e:	2b04      	cmp	r3, #4
    9280:	dd06      	ble.n	9290 <_dtoa_r+0x868>
    9282:	231c      	movs	r3, #28
    9284:	1a18      	subs	r0, r3, r0
    9286:	9b02      	ldr	r3, [sp, #8]
    9288:	1824      	adds	r4, r4, r0
    928a:	181b      	adds	r3, r3, r0
    928c:	9302      	str	r3, [sp, #8]
    928e:	e008      	b.n	92a2 <_dtoa_r+0x87a>
    9290:	2b04      	cmp	r3, #4
    9292:	d008      	beq.n	92a6 <_dtoa_r+0x87e>
    9294:	1c18      	adds	r0, r3, #0
    9296:	9902      	ldr	r1, [sp, #8]
    9298:	301c      	adds	r0, #28
    929a:	1809      	adds	r1, r1, r0
    929c:	9a09      	ldr	r2, [sp, #36]	; 0x24
    929e:	9102      	str	r1, [sp, #8]
    92a0:	1824      	adds	r4, r4, r0
    92a2:	1812      	adds	r2, r2, r0
    92a4:	9209      	str	r2, [sp, #36]	; 0x24
    92a6:	9b02      	ldr	r3, [sp, #8]
    92a8:	2b00      	cmp	r3, #0
    92aa:	dd05      	ble.n	92b8 <_dtoa_r+0x890>
    92ac:	9807      	ldr	r0, [sp, #28]
    92ae:	990a      	ldr	r1, [sp, #40]	; 0x28
    92b0:	1c1a      	adds	r2, r3, #0
    92b2:	f001 f8a7 	bl	a404 <__lshift>
    92b6:	900a      	str	r0, [sp, #40]	; 0x28
    92b8:	9809      	ldr	r0, [sp, #36]	; 0x24
    92ba:	2800      	cmp	r0, #0
    92bc:	dd05      	ble.n	92ca <_dtoa_r+0x8a2>
    92be:	1c39      	adds	r1, r7, #0
    92c0:	9807      	ldr	r0, [sp, #28]
    92c2:	9a09      	ldr	r2, [sp, #36]	; 0x24
    92c4:	f001 f89e 	bl	a404 <__lshift>
    92c8:	1c07      	adds	r7, r0, #0
    92ca:	9913      	ldr	r1, [sp, #76]	; 0x4c
    92cc:	2900      	cmp	r1, #0
    92ce:	d01b      	beq.n	9308 <_dtoa_r+0x8e0>
    92d0:	980a      	ldr	r0, [sp, #40]	; 0x28
    92d2:	1c39      	adds	r1, r7, #0
    92d4:	f001 f8e8 	bl	a4a8 <__mcmp>
    92d8:	2800      	cmp	r0, #0
    92da:	da15      	bge.n	9308 <_dtoa_r+0x8e0>
    92dc:	9a06      	ldr	r2, [sp, #24]
    92de:	2300      	movs	r3, #0
    92e0:	3a01      	subs	r2, #1
    92e2:	9206      	str	r2, [sp, #24]
    92e4:	9807      	ldr	r0, [sp, #28]
    92e6:	990a      	ldr	r1, [sp, #40]	; 0x28
    92e8:	220a      	movs	r2, #10
    92ea:	f000 feda 	bl	a0a2 <__multadd>
    92ee:	9b0c      	ldr	r3, [sp, #48]	; 0x30
    92f0:	900a      	str	r0, [sp, #40]	; 0x28
    92f2:	9810      	ldr	r0, [sp, #64]	; 0x40
    92f4:	9308      	str	r3, [sp, #32]
    92f6:	2800      	cmp	r0, #0
    92f8:	d006      	beq.n	9308 <_dtoa_r+0x8e0>
    92fa:	1c31      	adds	r1, r6, #0
    92fc:	9807      	ldr	r0, [sp, #28]
    92fe:	220a      	movs	r2, #10
    9300:	2300      	movs	r3, #0
    9302:	f000 fece 	bl	a0a2 <__multadd>
    9306:	1c06      	adds	r6, r0, #0
    9308:	9908      	ldr	r1, [sp, #32]
    930a:	2900      	cmp	r1, #0
    930c:	dc2a      	bgt.n	9364 <_dtoa_r+0x93c>
    930e:	9a20      	ldr	r2, [sp, #128]	; 0x80
    9310:	2a02      	cmp	r2, #2
    9312:	dd27      	ble.n	9364 <_dtoa_r+0x93c>
    9314:	2900      	cmp	r1, #0
    9316:	d111      	bne.n	933c <_dtoa_r+0x914>
    9318:	1c39      	adds	r1, r7, #0
    931a:	9807      	ldr	r0, [sp, #28]
    931c:	2205      	movs	r2, #5
    931e:	9b08      	ldr	r3, [sp, #32]
    9320:	f000 febf 	bl	a0a2 <__multadd>
    9324:	1c07      	adds	r7, r0, #0
    9326:	1c39      	adds	r1, r7, #0
    9328:	980a      	ldr	r0, [sp, #40]	; 0x28
    932a:	f001 f8bd 	bl	a4a8 <__mcmp>
    932e:	2800      	cmp	r0, #0
    9330:	dc0d      	bgt.n	934e <_dtoa_r+0x926>
    9332:	e003      	b.n	933c <_dtoa_r+0x914>
    9334:	9f0e      	ldr	r7, [sp, #56]	; 0x38
    9336:	e000      	b.n	933a <_dtoa_r+0x912>
    9338:	2700      	movs	r7, #0
    933a:	1c3e      	adds	r6, r7, #0
    933c:	9c21      	ldr	r4, [sp, #132]	; 0x84
    933e:	9d0b      	ldr	r5, [sp, #44]	; 0x2c
    9340:	43e4      	mvns	r4, r4
    9342:	9406      	str	r4, [sp, #24]
    9344:	e00b      	b.n	935e <_dtoa_r+0x936>
    9346:	9d11      	ldr	r5, [sp, #68]	; 0x44
    9348:	9f0e      	ldr	r7, [sp, #56]	; 0x38
    934a:	9506      	str	r5, [sp, #24]
    934c:	1c3e      	adds	r6, r7, #0
    934e:	9c0b      	ldr	r4, [sp, #44]	; 0x2c
    9350:	2331      	movs	r3, #49	; 0x31
    9352:	7023      	strb	r3, [r4, #0]
    9354:	9c06      	ldr	r4, [sp, #24]
    9356:	9d0b      	ldr	r5, [sp, #44]	; 0x2c
    9358:	3401      	adds	r4, #1
    935a:	3501      	adds	r5, #1
    935c:	9406      	str	r4, [sp, #24]
    935e:	9602      	str	r6, [sp, #8]
    9360:	2600      	movs	r6, #0
    9362:	e10f      	b.n	9584 <_dtoa_r+0xb5c>
    9364:	9810      	ldr	r0, [sp, #64]	; 0x40
    9366:	2800      	cmp	r0, #0
    9368:	d100      	bne.n	936c <_dtoa_r+0x944>
    936a:	e0c5      	b.n	94f8 <_dtoa_r+0xad0>
    936c:	2c00      	cmp	r4, #0
    936e:	dd05      	ble.n	937c <_dtoa_r+0x954>
    9370:	1c31      	adds	r1, r6, #0
    9372:	9807      	ldr	r0, [sp, #28]
    9374:	1c22      	adds	r2, r4, #0
    9376:	f001 f845 	bl	a404 <__lshift>
    937a:	1c06      	adds	r6, r0, #0
    937c:	9602      	str	r6, [sp, #8]
    937e:	2d00      	cmp	r5, #0
    9380:	d012      	beq.n	93a8 <_dtoa_r+0x980>
    9382:	6871      	ldr	r1, [r6, #4]
    9384:	9807      	ldr	r0, [sp, #28]
    9386:	f000 fe3b 	bl	a000 <_Balloc>
    938a:	6932      	ldr	r2, [r6, #16]
    938c:	1c31      	adds	r1, r6, #0
    938e:	3202      	adds	r2, #2
    9390:	1c04      	adds	r4, r0, #0
    9392:	0092      	lsls	r2, r2, #2
    9394:	310c      	adds	r1, #12
    9396:	300c      	adds	r0, #12
    9398:	f7fd fb0a 	bl	69b0 <memcpy>
    939c:	9807      	ldr	r0, [sp, #28]
    939e:	1c21      	adds	r1, r4, #0
    93a0:	2201      	movs	r2, #1
    93a2:	f001 f82f 	bl	a404 <__lshift>
    93a6:	9002      	str	r0, [sp, #8]
    93a8:	9c0b      	ldr	r4, [sp, #44]	; 0x2c
    93aa:	9d08      	ldr	r5, [sp, #32]
    93ac:	1c23      	adds	r3, r4, #0
    93ae:	3b01      	subs	r3, #1
    93b0:	195b      	adds	r3, r3, r5
    93b2:	9409      	str	r4, [sp, #36]	; 0x24
    93b4:	9310      	str	r3, [sp, #64]	; 0x40
    93b6:	1c39      	adds	r1, r7, #0
    93b8:	980a      	ldr	r0, [sp, #40]	; 0x28
    93ba:	f7ff faa9 	bl	8910 <quorem>
    93be:	1c31      	adds	r1, r6, #0
    93c0:	900d      	str	r0, [sp, #52]	; 0x34
    93c2:	1c04      	adds	r4, r0, #0
    93c4:	980a      	ldr	r0, [sp, #40]	; 0x28
    93c6:	f001 f86f 	bl	a4a8 <__mcmp>
    93ca:	1c39      	adds	r1, r7, #0
    93cc:	900c      	str	r0, [sp, #48]	; 0x30
    93ce:	9a02      	ldr	r2, [sp, #8]
    93d0:	9807      	ldr	r0, [sp, #28]
    93d2:	f001 f884 	bl	a4de <__mdiff>
    93d6:	1c05      	adds	r5, r0, #0
    93d8:	68c0      	ldr	r0, [r0, #12]
    93da:	3430      	adds	r4, #48	; 0x30
    93dc:	2800      	cmp	r0, #0
    93de:	d105      	bne.n	93ec <_dtoa_r+0x9c4>
    93e0:	980a      	ldr	r0, [sp, #40]	; 0x28
    93e2:	1c29      	adds	r1, r5, #0
    93e4:	f001 f860 	bl	a4a8 <__mcmp>
    93e8:	9008      	str	r0, [sp, #32]
    93ea:	e001      	b.n	93f0 <_dtoa_r+0x9c8>
    93ec:	2101      	movs	r1, #1
    93ee:	9108      	str	r1, [sp, #32]
    93f0:	1c29      	adds	r1, r5, #0
    93f2:	9807      	ldr	r0, [sp, #28]
    93f4:	f000 fe3c 	bl	a070 <_Bfree>
    93f8:	9b08      	ldr	r3, [sp, #32]
    93fa:	9d20      	ldr	r5, [sp, #128]	; 0x80
    93fc:	432b      	orrs	r3, r5
    93fe:	d10d      	bne.n	941c <_dtoa_r+0x9f4>
    9400:	9804      	ldr	r0, [sp, #16]
    9402:	2301      	movs	r3, #1
    9404:	4203      	tst	r3, r0
    9406:	d109      	bne.n	941c <_dtoa_r+0x9f4>
    9408:	2c39      	cmp	r4, #57	; 0x39
    940a:	d044      	beq.n	9496 <_dtoa_r+0xa6e>
    940c:	9d0c      	ldr	r5, [sp, #48]	; 0x30
    940e:	2d00      	cmp	r5, #0
    9410:	dd01      	ble.n	9416 <_dtoa_r+0x9ee>
    9412:	9c0d      	ldr	r4, [sp, #52]	; 0x34
    9414:	3431      	adds	r4, #49	; 0x31
    9416:	9d09      	ldr	r5, [sp, #36]	; 0x24
    9418:	3501      	adds	r5, #1
    941a:	e044      	b.n	94a6 <_dtoa_r+0xa7e>
    941c:	9d0c      	ldr	r5, [sp, #48]	; 0x30
    941e:	2d00      	cmp	r5, #0
    9420:	da03      	bge.n	942a <_dtoa_r+0xa02>
    9422:	9d08      	ldr	r5, [sp, #32]
    9424:	2d00      	cmp	r5, #0
    9426:	dc17      	bgt.n	9458 <_dtoa_r+0xa30>
    9428:	e028      	b.n	947c <_dtoa_r+0xa54>
    942a:	9b0c      	ldr	r3, [sp, #48]	; 0x30
    942c:	9d20      	ldr	r5, [sp, #128]	; 0x80
    942e:	432b      	orrs	r3, r5
    9430:	d129      	bne.n	9486 <_dtoa_r+0xa5e>
    9432:	9804      	ldr	r0, [sp, #16]
    9434:	2301      	movs	r3, #1
    9436:	4203      	tst	r3, r0
    9438:	d125      	bne.n	9486 <_dtoa_r+0xa5e>
    943a:	e7f2      	b.n	9422 <_dtoa_r+0x9fa>
    943c:	46c0      	nop			; (mov r8, r8)
    943e:	46c0      	nop			; (mov r8, r8)
    9440:	00000000 	.word	0x00000000
    9444:	40240000 	.word	0x40240000
	...
    9450:	00000433 	.word	0x00000433
    9454:	7ff00000 	.word	0x7ff00000
    9458:	990a      	ldr	r1, [sp, #40]	; 0x28
    945a:	9807      	ldr	r0, [sp, #28]
    945c:	2201      	movs	r2, #1
    945e:	f000 ffd1 	bl	a404 <__lshift>
    9462:	1c39      	adds	r1, r7, #0
    9464:	900a      	str	r0, [sp, #40]	; 0x28
    9466:	f001 f81f 	bl	a4a8 <__mcmp>
    946a:	2800      	cmp	r0, #0
    946c:	dc02      	bgt.n	9474 <_dtoa_r+0xa4c>
    946e:	d105      	bne.n	947c <_dtoa_r+0xa54>
    9470:	07e1      	lsls	r1, r4, #31
    9472:	d503      	bpl.n	947c <_dtoa_r+0xa54>
    9474:	2c39      	cmp	r4, #57	; 0x39
    9476:	d00e      	beq.n	9496 <_dtoa_r+0xa6e>
    9478:	9c0d      	ldr	r4, [sp, #52]	; 0x34
    947a:	3431      	adds	r4, #49	; 0x31
    947c:	9d09      	ldr	r5, [sp, #36]	; 0x24
    947e:	9a09      	ldr	r2, [sp, #36]	; 0x24
    9480:	3501      	adds	r5, #1
    9482:	7014      	strb	r4, [r2, #0]
    9484:	e07e      	b.n	9584 <_dtoa_r+0xb5c>
    9486:	9d09      	ldr	r5, [sp, #36]	; 0x24
    9488:	3501      	adds	r5, #1
    948a:	950c      	str	r5, [sp, #48]	; 0x30
    948c:	9d08      	ldr	r5, [sp, #32]
    948e:	2d00      	cmp	r5, #0
    9490:	dd0c      	ble.n	94ac <_dtoa_r+0xa84>
    9492:	2c39      	cmp	r4, #57	; 0x39
    9494:	d105      	bne.n	94a2 <_dtoa_r+0xa7a>
    9496:	9d09      	ldr	r5, [sp, #36]	; 0x24
    9498:	9c09      	ldr	r4, [sp, #36]	; 0x24
    949a:	2339      	movs	r3, #57	; 0x39
    949c:	3501      	adds	r5, #1
    949e:	7023      	strb	r3, [r4, #0]
    94a0:	e05b      	b.n	955a <_dtoa_r+0xb32>
    94a2:	9d0c      	ldr	r5, [sp, #48]	; 0x30
    94a4:	3401      	adds	r4, #1
    94a6:	9809      	ldr	r0, [sp, #36]	; 0x24
    94a8:	7004      	strb	r4, [r0, #0]
    94aa:	e06b      	b.n	9584 <_dtoa_r+0xb5c>
    94ac:	9909      	ldr	r1, [sp, #36]	; 0x24
    94ae:	9a10      	ldr	r2, [sp, #64]	; 0x40
    94b0:	9d0c      	ldr	r5, [sp, #48]	; 0x30
    94b2:	700c      	strb	r4, [r1, #0]
    94b4:	4291      	cmp	r1, r2
    94b6:	d03d      	beq.n	9534 <_dtoa_r+0xb0c>
    94b8:	990a      	ldr	r1, [sp, #40]	; 0x28
    94ba:	220a      	movs	r2, #10
    94bc:	2300      	movs	r3, #0
    94be:	9807      	ldr	r0, [sp, #28]
    94c0:	f000 fdef 	bl	a0a2 <__multadd>
    94c4:	9c02      	ldr	r4, [sp, #8]
    94c6:	900a      	str	r0, [sp, #40]	; 0x28
    94c8:	1c31      	adds	r1, r6, #0
    94ca:	9807      	ldr	r0, [sp, #28]
    94cc:	220a      	movs	r2, #10
    94ce:	2300      	movs	r3, #0
    94d0:	42a6      	cmp	r6, r4
    94d2:	d104      	bne.n	94de <_dtoa_r+0xab6>
    94d4:	f000 fde5 	bl	a0a2 <__multadd>
    94d8:	1c06      	adds	r6, r0, #0
    94da:	9002      	str	r0, [sp, #8]
    94dc:	e009      	b.n	94f2 <_dtoa_r+0xaca>
    94de:	f000 fde0 	bl	a0a2 <__multadd>
    94e2:	9902      	ldr	r1, [sp, #8]
    94e4:	1c06      	adds	r6, r0, #0
    94e6:	220a      	movs	r2, #10
    94e8:	9807      	ldr	r0, [sp, #28]
    94ea:	2300      	movs	r3, #0
    94ec:	f000 fdd9 	bl	a0a2 <__multadd>
    94f0:	9002      	str	r0, [sp, #8]
    94f2:	9d0c      	ldr	r5, [sp, #48]	; 0x30
    94f4:	9509      	str	r5, [sp, #36]	; 0x24
    94f6:	e75e      	b.n	93b6 <_dtoa_r+0x98e>
    94f8:	9d0b      	ldr	r5, [sp, #44]	; 0x2c
    94fa:	1c39      	adds	r1, r7, #0
    94fc:	980a      	ldr	r0, [sp, #40]	; 0x28
    94fe:	f7ff fa07 	bl	8910 <quorem>
    9502:	1c04      	adds	r4, r0, #0
    9504:	3430      	adds	r4, #48	; 0x30
    9506:	980b      	ldr	r0, [sp, #44]	; 0x2c
    9508:	9908      	ldr	r1, [sp, #32]
    950a:	702c      	strb	r4, [r5, #0]
    950c:	3501      	adds	r5, #1
    950e:	1a2b      	subs	r3, r5, r0
    9510:	428b      	cmp	r3, r1
    9512:	db07      	blt.n	9524 <_dtoa_r+0xafc>
    9514:	1e0b      	subs	r3, r1, #0
    9516:	dc00      	bgt.n	951a <_dtoa_r+0xaf2>
    9518:	2301      	movs	r3, #1
    951a:	9a0b      	ldr	r2, [sp, #44]	; 0x2c
    951c:	9602      	str	r6, [sp, #8]
    951e:	18d5      	adds	r5, r2, r3
    9520:	2600      	movs	r6, #0
    9522:	e007      	b.n	9534 <_dtoa_r+0xb0c>
    9524:	9807      	ldr	r0, [sp, #28]
    9526:	990a      	ldr	r1, [sp, #40]	; 0x28
    9528:	220a      	movs	r2, #10
    952a:	2300      	movs	r3, #0
    952c:	f000 fdb9 	bl	a0a2 <__multadd>
    9530:	900a      	str	r0, [sp, #40]	; 0x28
    9532:	e7e2      	b.n	94fa <_dtoa_r+0xad2>
    9534:	990a      	ldr	r1, [sp, #40]	; 0x28
    9536:	9807      	ldr	r0, [sp, #28]
    9538:	2201      	movs	r2, #1
    953a:	f000 ff63 	bl	a404 <__lshift>
    953e:	1c39      	adds	r1, r7, #0
    9540:	900a      	str	r0, [sp, #40]	; 0x28
    9542:	f000 ffb1 	bl	a4a8 <__mcmp>
    9546:	2800      	cmp	r0, #0
    9548:	dc07      	bgt.n	955a <_dtoa_r+0xb32>
    954a:	d115      	bne.n	9578 <_dtoa_r+0xb50>
    954c:	07e3      	lsls	r3, r4, #31
    954e:	d404      	bmi.n	955a <_dtoa_r+0xb32>
    9550:	e012      	b.n	9578 <_dtoa_r+0xb50>
    9552:	9c0b      	ldr	r4, [sp, #44]	; 0x2c
    9554:	42a3      	cmp	r3, r4
    9556:	d005      	beq.n	9564 <_dtoa_r+0xb3c>
    9558:	1c1d      	adds	r5, r3, #0
    955a:	1e6b      	subs	r3, r5, #1
    955c:	781a      	ldrb	r2, [r3, #0]
    955e:	2a39      	cmp	r2, #57	; 0x39
    9560:	d0f7      	beq.n	9552 <_dtoa_r+0xb2a>
    9562:	e006      	b.n	9572 <_dtoa_r+0xb4a>
    9564:	9c06      	ldr	r4, [sp, #24]
    9566:	2331      	movs	r3, #49	; 0x31
    9568:	3401      	adds	r4, #1
    956a:	9406      	str	r4, [sp, #24]
    956c:	9c0b      	ldr	r4, [sp, #44]	; 0x2c
    956e:	7023      	strb	r3, [r4, #0]
    9570:	e008      	b.n	9584 <_dtoa_r+0xb5c>
    9572:	3201      	adds	r2, #1
    9574:	701a      	strb	r2, [r3, #0]
    9576:	e005      	b.n	9584 <_dtoa_r+0xb5c>
    9578:	1e6b      	subs	r3, r5, #1
    957a:	781a      	ldrb	r2, [r3, #0]
    957c:	2a30      	cmp	r2, #48	; 0x30
    957e:	d101      	bne.n	9584 <_dtoa_r+0xb5c>
    9580:	1c1d      	adds	r5, r3, #0
    9582:	e7f9      	b.n	9578 <_dtoa_r+0xb50>
    9584:	9807      	ldr	r0, [sp, #28]
    9586:	1c39      	adds	r1, r7, #0
    9588:	f000 fd72 	bl	a070 <_Bfree>
    958c:	9c02      	ldr	r4, [sp, #8]
    958e:	2c00      	cmp	r4, #0
    9590:	d00e      	beq.n	95b0 <_dtoa_r+0xb88>
    9592:	2e00      	cmp	r6, #0
    9594:	d005      	beq.n	95a2 <_dtoa_r+0xb7a>
    9596:	42a6      	cmp	r6, r4
    9598:	d003      	beq.n	95a2 <_dtoa_r+0xb7a>
    959a:	9807      	ldr	r0, [sp, #28]
    959c:	1c31      	adds	r1, r6, #0
    959e:	f000 fd67 	bl	a070 <_Bfree>
    95a2:	9807      	ldr	r0, [sp, #28]
    95a4:	9902      	ldr	r1, [sp, #8]
    95a6:	f000 fd63 	bl	a070 <_Bfree>
    95aa:	e001      	b.n	95b0 <_dtoa_r+0xb88>
    95ac:	9c11      	ldr	r4, [sp, #68]	; 0x44
    95ae:	9406      	str	r4, [sp, #24]
    95b0:	9807      	ldr	r0, [sp, #28]
    95b2:	990a      	ldr	r1, [sp, #40]	; 0x28
    95b4:	f000 fd5c 	bl	a070 <_Bfree>
    95b8:	2300      	movs	r3, #0
    95ba:	702b      	strb	r3, [r5, #0]
    95bc:	9b06      	ldr	r3, [sp, #24]
    95be:	9c22      	ldr	r4, [sp, #136]	; 0x88
    95c0:	3301      	adds	r3, #1
    95c2:	6023      	str	r3, [r4, #0]
    95c4:	9c24      	ldr	r4, [sp, #144]	; 0x90
    95c6:	2c00      	cmp	r4, #0
    95c8:	d003      	beq.n	95d2 <_dtoa_r+0xbaa>
    95ca:	6025      	str	r5, [r4, #0]
    95cc:	e001      	b.n	95d2 <_dtoa_r+0xbaa>
    95ce:	4802      	ldr	r0, [pc, #8]	; (95d8 <_dtoa_r+0xbb0>)
    95d0:	e000      	b.n	95d4 <_dtoa_r+0xbac>
    95d2:	980b      	ldr	r0, [sp, #44]	; 0x2c
    95d4:	b01b      	add	sp, #108	; 0x6c
    95d6:	bdf0      	pop	{r4, r5, r6, r7, pc}
    95d8:	0000f8c1 	.word	0x0000f8c1
    95dc:	46c0      	nop			; (mov r8, r8)
    95de:	46c0      	nop			; (mov r8, r8)

000095e0 <__sflush_r>:
    95e0:	b5f7      	push	{r0, r1, r2, r4, r5, r6, r7, lr}
    95e2:	898b      	ldrh	r3, [r1, #12]
    95e4:	1c05      	adds	r5, r0, #0
    95e6:	1c0c      	adds	r4, r1, #0
    95e8:	0719      	lsls	r1, r3, #28
    95ea:	d45e      	bmi.n	96aa <__sflush_r+0xca>
    95ec:	6862      	ldr	r2, [r4, #4]
    95ee:	2a00      	cmp	r2, #0
    95f0:	dc02      	bgt.n	95f8 <__sflush_r+0x18>
    95f2:	6c27      	ldr	r7, [r4, #64]	; 0x40
    95f4:	2f00      	cmp	r7, #0
    95f6:	dd1a      	ble.n	962e <__sflush_r+0x4e>
    95f8:	6ae7      	ldr	r7, [r4, #44]	; 0x2c
    95fa:	2f00      	cmp	r7, #0
    95fc:	d017      	beq.n	962e <__sflush_r+0x4e>
    95fe:	2200      	movs	r2, #0
    9600:	682e      	ldr	r6, [r5, #0]
    9602:	602a      	str	r2, [r5, #0]
    9604:	2280      	movs	r2, #128	; 0x80
    9606:	0152      	lsls	r2, r2, #5
    9608:	401a      	ands	r2, r3
    960a:	d001      	beq.n	9610 <__sflush_r+0x30>
    960c:	6d62      	ldr	r2, [r4, #84]	; 0x54
    960e:	e015      	b.n	963c <__sflush_r+0x5c>
    9610:	1c28      	adds	r0, r5, #0
    9612:	6a21      	ldr	r1, [r4, #32]
    9614:	2301      	movs	r3, #1
    9616:	47b8      	blx	r7
    9618:	1c02      	adds	r2, r0, #0
    961a:	1c41      	adds	r1, r0, #1
    961c:	d10e      	bne.n	963c <__sflush_r+0x5c>
    961e:	682b      	ldr	r3, [r5, #0]
    9620:	2b00      	cmp	r3, #0
    9622:	d00b      	beq.n	963c <__sflush_r+0x5c>
    9624:	2b1d      	cmp	r3, #29
    9626:	d001      	beq.n	962c <__sflush_r+0x4c>
    9628:	2b16      	cmp	r3, #22
    962a:	d102      	bne.n	9632 <__sflush_r+0x52>
    962c:	602e      	str	r6, [r5, #0]
    962e:	2000      	movs	r0, #0
    9630:	e05e      	b.n	96f0 <__sflush_r+0x110>
    9632:	89a3      	ldrh	r3, [r4, #12]
    9634:	2140      	movs	r1, #64	; 0x40
    9636:	430b      	orrs	r3, r1
    9638:	81a3      	strh	r3, [r4, #12]
    963a:	e059      	b.n	96f0 <__sflush_r+0x110>
    963c:	89a3      	ldrh	r3, [r4, #12]
    963e:	075f      	lsls	r7, r3, #29
    9640:	d506      	bpl.n	9650 <__sflush_r+0x70>
    9642:	6861      	ldr	r1, [r4, #4]
    9644:	6b63      	ldr	r3, [r4, #52]	; 0x34
    9646:	1a52      	subs	r2, r2, r1
    9648:	2b00      	cmp	r3, #0
    964a:	d001      	beq.n	9650 <__sflush_r+0x70>
    964c:	6c27      	ldr	r7, [r4, #64]	; 0x40
    964e:	1bd2      	subs	r2, r2, r7
    9650:	1c28      	adds	r0, r5, #0
    9652:	6a21      	ldr	r1, [r4, #32]
    9654:	2300      	movs	r3, #0
    9656:	6ae7      	ldr	r7, [r4, #44]	; 0x2c
    9658:	47b8      	blx	r7
    965a:	89a2      	ldrh	r2, [r4, #12]
    965c:	1c41      	adds	r1, r0, #1
    965e:	d106      	bne.n	966e <__sflush_r+0x8e>
    9660:	682b      	ldr	r3, [r5, #0]
    9662:	2b00      	cmp	r3, #0
    9664:	d003      	beq.n	966e <__sflush_r+0x8e>
    9666:	2b1d      	cmp	r3, #29
    9668:	d001      	beq.n	966e <__sflush_r+0x8e>
    966a:	2b16      	cmp	r3, #22
    966c:	d119      	bne.n	96a2 <__sflush_r+0xc2>
    966e:	2300      	movs	r3, #0
    9670:	6063      	str	r3, [r4, #4]
    9672:	6923      	ldr	r3, [r4, #16]
    9674:	6023      	str	r3, [r4, #0]
    9676:	04d7      	lsls	r7, r2, #19
    9678:	d505      	bpl.n	9686 <__sflush_r+0xa6>
    967a:	1c41      	adds	r1, r0, #1
    967c:	d102      	bne.n	9684 <__sflush_r+0xa4>
    967e:	682a      	ldr	r2, [r5, #0]
    9680:	2a00      	cmp	r2, #0
    9682:	d100      	bne.n	9686 <__sflush_r+0xa6>
    9684:	6560      	str	r0, [r4, #84]	; 0x54
    9686:	6b61      	ldr	r1, [r4, #52]	; 0x34
    9688:	602e      	str	r6, [r5, #0]
    968a:	2900      	cmp	r1, #0
    968c:	d0cf      	beq.n	962e <__sflush_r+0x4e>
    968e:	1c23      	adds	r3, r4, #0
    9690:	3344      	adds	r3, #68	; 0x44
    9692:	4299      	cmp	r1, r3
    9694:	d002      	beq.n	969c <__sflush_r+0xbc>
    9696:	1c28      	adds	r0, r5, #0
    9698:	f001 f8be 	bl	a818 <_free_r>
    969c:	2000      	movs	r0, #0
    969e:	6360      	str	r0, [r4, #52]	; 0x34
    96a0:	e026      	b.n	96f0 <__sflush_r+0x110>
    96a2:	2340      	movs	r3, #64	; 0x40
    96a4:	431a      	orrs	r2, r3
    96a6:	81a2      	strh	r2, [r4, #12]
    96a8:	e022      	b.n	96f0 <__sflush_r+0x110>
    96aa:	6926      	ldr	r6, [r4, #16]
    96ac:	2e00      	cmp	r6, #0
    96ae:	d0be      	beq.n	962e <__sflush_r+0x4e>
    96b0:	6827      	ldr	r7, [r4, #0]
    96b2:	2200      	movs	r2, #0
    96b4:	1bbf      	subs	r7, r7, r6
    96b6:	9701      	str	r7, [sp, #4]
    96b8:	6026      	str	r6, [r4, #0]
    96ba:	0799      	lsls	r1, r3, #30
    96bc:	d100      	bne.n	96c0 <__sflush_r+0xe0>
    96be:	6962      	ldr	r2, [r4, #20]
    96c0:	60a2      	str	r2, [r4, #8]
    96c2:	9f01      	ldr	r7, [sp, #4]
    96c4:	2f00      	cmp	r7, #0
    96c6:	ddb2      	ble.n	962e <__sflush_r+0x4e>
    96c8:	1c28      	adds	r0, r5, #0
    96ca:	6a21      	ldr	r1, [r4, #32]
    96cc:	1c32      	adds	r2, r6, #0
    96ce:	9b01      	ldr	r3, [sp, #4]
    96d0:	6aa7      	ldr	r7, [r4, #40]	; 0x28
    96d2:	47b8      	blx	r7
    96d4:	2800      	cmp	r0, #0
    96d6:	dc06      	bgt.n	96e6 <__sflush_r+0x106>
    96d8:	89a3      	ldrh	r3, [r4, #12]
    96da:	2240      	movs	r2, #64	; 0x40
    96dc:	4313      	orrs	r3, r2
    96de:	2001      	movs	r0, #1
    96e0:	81a3      	strh	r3, [r4, #12]
    96e2:	4240      	negs	r0, r0
    96e4:	e004      	b.n	96f0 <__sflush_r+0x110>
    96e6:	9f01      	ldr	r7, [sp, #4]
    96e8:	1836      	adds	r6, r6, r0
    96ea:	1a3f      	subs	r7, r7, r0
    96ec:	9701      	str	r7, [sp, #4]
    96ee:	e7e8      	b.n	96c2 <__sflush_r+0xe2>
    96f0:	bdfe      	pop	{r1, r2, r3, r4, r5, r6, r7, pc}
	...

000096f4 <_fflush_r>:
    96f4:	690a      	ldr	r2, [r1, #16]
    96f6:	b538      	push	{r3, r4, r5, lr}
    96f8:	1c05      	adds	r5, r0, #0
    96fa:	1c0c      	adds	r4, r1, #0
    96fc:	2a00      	cmp	r2, #0
    96fe:	d101      	bne.n	9704 <_fflush_r+0x10>
    9700:	2000      	movs	r0, #0
    9702:	e01c      	b.n	973e <_fflush_r+0x4a>
    9704:	2800      	cmp	r0, #0
    9706:	d004      	beq.n	9712 <_fflush_r+0x1e>
    9708:	6983      	ldr	r3, [r0, #24]
    970a:	2b00      	cmp	r3, #0
    970c:	d101      	bne.n	9712 <_fflush_r+0x1e>
    970e:	f000 f871 	bl	97f4 <__sinit>
    9712:	4b0b      	ldr	r3, [pc, #44]	; (9740 <_fflush_r+0x4c>)
    9714:	429c      	cmp	r4, r3
    9716:	d101      	bne.n	971c <_fflush_r+0x28>
    9718:	686c      	ldr	r4, [r5, #4]
    971a:	e008      	b.n	972e <_fflush_r+0x3a>
    971c:	4b09      	ldr	r3, [pc, #36]	; (9744 <_fflush_r+0x50>)
    971e:	429c      	cmp	r4, r3
    9720:	d101      	bne.n	9726 <_fflush_r+0x32>
    9722:	68ac      	ldr	r4, [r5, #8]
    9724:	e003      	b.n	972e <_fflush_r+0x3a>
    9726:	4b08      	ldr	r3, [pc, #32]	; (9748 <_fflush_r+0x54>)
    9728:	429c      	cmp	r4, r3
    972a:	d100      	bne.n	972e <_fflush_r+0x3a>
    972c:	68ec      	ldr	r4, [r5, #12]
    972e:	220c      	movs	r2, #12
    9730:	5ea3      	ldrsh	r3, [r4, r2]
    9732:	2b00      	cmp	r3, #0
    9734:	d0e4      	beq.n	9700 <_fflush_r+0xc>
    9736:	1c28      	adds	r0, r5, #0
    9738:	1c21      	adds	r1, r4, #0
    973a:	f7ff ff51 	bl	95e0 <__sflush_r>
    973e:	bd38      	pop	{r3, r4, r5, pc}
    9740:	0000f9f4 	.word	0x0000f9f4
    9744:	0000fa14 	.word	0x0000fa14
    9748:	0000fa34 	.word	0x0000fa34

0000974c <_cleanup_r>:
    974c:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
    974e:	1c04      	adds	r4, r0, #0
    9750:	1c07      	adds	r7, r0, #0
    9752:	3448      	adds	r4, #72	; 0x48
    9754:	2c00      	cmp	r4, #0
    9756:	d012      	beq.n	977e <_cleanup_r+0x32>
    9758:	68a5      	ldr	r5, [r4, #8]
    975a:	6866      	ldr	r6, [r4, #4]
    975c:	3e01      	subs	r6, #1
    975e:	d40c      	bmi.n	977a <_cleanup_r+0x2e>
    9760:	89ab      	ldrh	r3, [r5, #12]
    9762:	2b01      	cmp	r3, #1
    9764:	d907      	bls.n	9776 <_cleanup_r+0x2a>
    9766:	220e      	movs	r2, #14
    9768:	5eab      	ldrsh	r3, [r5, r2]
    976a:	3301      	adds	r3, #1
    976c:	d003      	beq.n	9776 <_cleanup_r+0x2a>
    976e:	1c38      	adds	r0, r7, #0
    9770:	1c29      	adds	r1, r5, #0
    9772:	f7ff ffbf 	bl	96f4 <_fflush_r>
    9776:	3568      	adds	r5, #104	; 0x68
    9778:	e7f0      	b.n	975c <_cleanup_r+0x10>
    977a:	6824      	ldr	r4, [r4, #0]
    977c:	e7ea      	b.n	9754 <_cleanup_r+0x8>
    977e:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}

00009780 <std.isra.0>:
    9780:	2300      	movs	r3, #0
    9782:	b510      	push	{r4, lr}
    9784:	1c04      	adds	r4, r0, #0
    9786:	6003      	str	r3, [r0, #0]
    9788:	6043      	str	r3, [r0, #4]
    978a:	6083      	str	r3, [r0, #8]
    978c:	8181      	strh	r1, [r0, #12]
    978e:	6643      	str	r3, [r0, #100]	; 0x64
    9790:	81c2      	strh	r2, [r0, #14]
    9792:	6103      	str	r3, [r0, #16]
    9794:	6143      	str	r3, [r0, #20]
    9796:	6183      	str	r3, [r0, #24]
    9798:	1c19      	adds	r1, r3, #0
    979a:	2208      	movs	r2, #8
    979c:	305c      	adds	r0, #92	; 0x5c
    979e:	f7fd f910 	bl	69c2 <memset>
    97a2:	4b05      	ldr	r3, [pc, #20]	; (97b8 <std.isra.0+0x38>)
    97a4:	6224      	str	r4, [r4, #32]
    97a6:	6263      	str	r3, [r4, #36]	; 0x24
    97a8:	4b04      	ldr	r3, [pc, #16]	; (97bc <std.isra.0+0x3c>)
    97aa:	62a3      	str	r3, [r4, #40]	; 0x28
    97ac:	4b04      	ldr	r3, [pc, #16]	; (97c0 <std.isra.0+0x40>)
    97ae:	62e3      	str	r3, [r4, #44]	; 0x2c
    97b0:	4b04      	ldr	r3, [pc, #16]	; (97c4 <std.isra.0+0x44>)
    97b2:	6323      	str	r3, [r4, #48]	; 0x30
    97b4:	bd10      	pop	{r4, pc}
    97b6:	46c0      	nop			; (mov r8, r8)
    97b8:	0000a9c1 	.word	0x0000a9c1
    97bc:	0000a9e9 	.word	0x0000a9e9
    97c0:	0000aa21 	.word	0x0000aa21
    97c4:	0000aa4d 	.word	0x0000aa4d

000097c8 <__sfmoreglue>:
    97c8:	b570      	push	{r4, r5, r6, lr}
    97ca:	1e4b      	subs	r3, r1, #1
    97cc:	2568      	movs	r5, #104	; 0x68
    97ce:	435d      	muls	r5, r3
    97d0:	1c0e      	adds	r6, r1, #0
    97d2:	1c29      	adds	r1, r5, #0
    97d4:	3174      	adds	r1, #116	; 0x74
    97d6:	f001 f867 	bl	a8a8 <_malloc_r>
    97da:	1e04      	subs	r4, r0, #0
    97dc:	d008      	beq.n	97f0 <__sfmoreglue+0x28>
    97de:	2100      	movs	r1, #0
    97e0:	6001      	str	r1, [r0, #0]
    97e2:	6046      	str	r6, [r0, #4]
    97e4:	1c2a      	adds	r2, r5, #0
    97e6:	300c      	adds	r0, #12
    97e8:	60a0      	str	r0, [r4, #8]
    97ea:	3268      	adds	r2, #104	; 0x68
    97ec:	f7fd f8e9 	bl	69c2 <memset>
    97f0:	1c20      	adds	r0, r4, #0
    97f2:	bd70      	pop	{r4, r5, r6, pc}

000097f4 <__sinit>:
    97f4:	6983      	ldr	r3, [r0, #24]
    97f6:	b513      	push	{r0, r1, r4, lr}
    97f8:	1c04      	adds	r4, r0, #0
    97fa:	2b00      	cmp	r3, #0
    97fc:	d127      	bne.n	984e <__sinit+0x5a>
    97fe:	6483      	str	r3, [r0, #72]	; 0x48
    9800:	64c3      	str	r3, [r0, #76]	; 0x4c
    9802:	6503      	str	r3, [r0, #80]	; 0x50
    9804:	4b12      	ldr	r3, [pc, #72]	; (9850 <__sinit+0x5c>)
    9806:	4a13      	ldr	r2, [pc, #76]	; (9854 <__sinit+0x60>)
    9808:	681b      	ldr	r3, [r3, #0]
    980a:	6282      	str	r2, [r0, #40]	; 0x28
    980c:	4298      	cmp	r0, r3
    980e:	d101      	bne.n	9814 <__sinit+0x20>
    9810:	2301      	movs	r3, #1
    9812:	6183      	str	r3, [r0, #24]
    9814:	1c20      	adds	r0, r4, #0
    9816:	f000 f81f 	bl	9858 <__sfp>
    981a:	6060      	str	r0, [r4, #4]
    981c:	1c20      	adds	r0, r4, #0
    981e:	f000 f81b 	bl	9858 <__sfp>
    9822:	60a0      	str	r0, [r4, #8]
    9824:	1c20      	adds	r0, r4, #0
    9826:	f000 f817 	bl	9858 <__sfp>
    982a:	2104      	movs	r1, #4
    982c:	60e0      	str	r0, [r4, #12]
    982e:	2200      	movs	r2, #0
    9830:	6860      	ldr	r0, [r4, #4]
    9832:	f7ff ffa5 	bl	9780 <std.isra.0>
    9836:	68a0      	ldr	r0, [r4, #8]
    9838:	2109      	movs	r1, #9
    983a:	2201      	movs	r2, #1
    983c:	f7ff ffa0 	bl	9780 <std.isra.0>
    9840:	68e0      	ldr	r0, [r4, #12]
    9842:	2112      	movs	r1, #18
    9844:	2202      	movs	r2, #2
    9846:	f7ff ff9b 	bl	9780 <std.isra.0>
    984a:	2301      	movs	r3, #1
    984c:	61a3      	str	r3, [r4, #24]
    984e:	bd13      	pop	{r0, r1, r4, pc}
    9850:	0000f84c 	.word	0x0000f84c
    9854:	0000974d 	.word	0x0000974d

00009858 <__sfp>:
    9858:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
    985a:	4b1d      	ldr	r3, [pc, #116]	; (98d0 <__sfp+0x78>)
    985c:	1c07      	adds	r7, r0, #0
    985e:	681e      	ldr	r6, [r3, #0]
    9860:	69b2      	ldr	r2, [r6, #24]
    9862:	2a00      	cmp	r2, #0
    9864:	d102      	bne.n	986c <__sfp+0x14>
    9866:	1c30      	adds	r0, r6, #0
    9868:	f7ff ffc4 	bl	97f4 <__sinit>
    986c:	3648      	adds	r6, #72	; 0x48
    986e:	68b4      	ldr	r4, [r6, #8]
    9870:	6873      	ldr	r3, [r6, #4]
    9872:	3b01      	subs	r3, #1
    9874:	d405      	bmi.n	9882 <__sfp+0x2a>
    9876:	220c      	movs	r2, #12
    9878:	5ea5      	ldrsh	r5, [r4, r2]
    987a:	2d00      	cmp	r5, #0
    987c:	d010      	beq.n	98a0 <__sfp+0x48>
    987e:	3468      	adds	r4, #104	; 0x68
    9880:	e7f7      	b.n	9872 <__sfp+0x1a>
    9882:	6833      	ldr	r3, [r6, #0]
    9884:	2b00      	cmp	r3, #0
    9886:	d106      	bne.n	9896 <__sfp+0x3e>
    9888:	1c38      	adds	r0, r7, #0
    988a:	2104      	movs	r1, #4
    988c:	f7ff ff9c 	bl	97c8 <__sfmoreglue>
    9890:	6030      	str	r0, [r6, #0]
    9892:	2800      	cmp	r0, #0
    9894:	d001      	beq.n	989a <__sfp+0x42>
    9896:	6836      	ldr	r6, [r6, #0]
    9898:	e7e9      	b.n	986e <__sfp+0x16>
    989a:	230c      	movs	r3, #12
    989c:	603b      	str	r3, [r7, #0]
    989e:	e016      	b.n	98ce <__sfp+0x76>
    98a0:	2301      	movs	r3, #1
    98a2:	425b      	negs	r3, r3
    98a4:	81e3      	strh	r3, [r4, #14]
    98a6:	1c20      	adds	r0, r4, #0
    98a8:	2301      	movs	r3, #1
    98aa:	81a3      	strh	r3, [r4, #12]
    98ac:	6665      	str	r5, [r4, #100]	; 0x64
    98ae:	6025      	str	r5, [r4, #0]
    98b0:	60a5      	str	r5, [r4, #8]
    98b2:	6065      	str	r5, [r4, #4]
    98b4:	6125      	str	r5, [r4, #16]
    98b6:	6165      	str	r5, [r4, #20]
    98b8:	61a5      	str	r5, [r4, #24]
    98ba:	305c      	adds	r0, #92	; 0x5c
    98bc:	1c29      	adds	r1, r5, #0
    98be:	2208      	movs	r2, #8
    98c0:	f7fd f87f 	bl	69c2 <memset>
    98c4:	6365      	str	r5, [r4, #52]	; 0x34
    98c6:	63a5      	str	r5, [r4, #56]	; 0x38
    98c8:	64a5      	str	r5, [r4, #72]	; 0x48
    98ca:	64e5      	str	r5, [r4, #76]	; 0x4c
    98cc:	1c20      	adds	r0, r4, #0
    98ce:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
    98d0:	0000f84c 	.word	0x0000f84c

000098d4 <rshift>:
    98d4:	b5f7      	push	{r0, r1, r2, r4, r5, r6, r7, lr}
    98d6:	1c03      	adds	r3, r0, #0
    98d8:	6906      	ldr	r6, [r0, #16]
    98da:	3314      	adds	r3, #20
    98dc:	114c      	asrs	r4, r1, #5
    98de:	1c1a      	adds	r2, r3, #0
    98e0:	42b4      	cmp	r4, r6
    98e2:	da27      	bge.n	9934 <rshift+0x60>
    98e4:	00b6      	lsls	r6, r6, #2
    98e6:	199e      	adds	r6, r3, r6
    98e8:	00a4      	lsls	r4, r4, #2
    98ea:	221f      	movs	r2, #31
    98ec:	9601      	str	r6, [sp, #4]
    98ee:	191c      	adds	r4, r3, r4
    98f0:	4011      	ands	r1, r2
    98f2:	d101      	bne.n	98f8 <rshift+0x24>
    98f4:	1c19      	adds	r1, r3, #0
    98f6:	e016      	b.n	9926 <rshift+0x52>
    98f8:	2220      	movs	r2, #32
    98fa:	cc20      	ldmia	r4!, {r5}
    98fc:	1a52      	subs	r2, r2, r1
    98fe:	4694      	mov	ip, r2
    9900:	40cd      	lsrs	r5, r1
    9902:	1c1f      	adds	r7, r3, #0
    9904:	9e01      	ldr	r6, [sp, #4]
    9906:	1c3a      	adds	r2, r7, #0
    9908:	42b4      	cmp	r4, r6
    990a:	d207      	bcs.n	991c <rshift+0x48>
    990c:	6822      	ldr	r2, [r4, #0]
    990e:	4666      	mov	r6, ip
    9910:	40b2      	lsls	r2, r6
    9912:	4315      	orrs	r5, r2
    9914:	c720      	stmia	r7!, {r5}
    9916:	cc20      	ldmia	r4!, {r5}
    9918:	40cd      	lsrs	r5, r1
    991a:	e7f3      	b.n	9904 <rshift+0x30>
    991c:	603d      	str	r5, [r7, #0]
    991e:	2d00      	cmp	r5, #0
    9920:	d008      	beq.n	9934 <rshift+0x60>
    9922:	3204      	adds	r2, #4
    9924:	e006      	b.n	9934 <rshift+0x60>
    9926:	9d01      	ldr	r5, [sp, #4]
    9928:	1c0a      	adds	r2, r1, #0
    992a:	42ac      	cmp	r4, r5
    992c:	d202      	bcs.n	9934 <rshift+0x60>
    992e:	cc04      	ldmia	r4!, {r2}
    9930:	c104      	stmia	r1!, {r2}
    9932:	e7f8      	b.n	9926 <rshift+0x52>
    9934:	1ad3      	subs	r3, r2, r3
    9936:	109b      	asrs	r3, r3, #2
    9938:	6103      	str	r3, [r0, #16]
    993a:	d100      	bne.n	993e <rshift+0x6a>
    993c:	6143      	str	r3, [r0, #20]
    993e:	bdf7      	pop	{r0, r1, r2, r4, r5, r6, r7, pc}

00009940 <__hexdig_fun>:
    9940:	1c02      	adds	r2, r0, #0
    9942:	3a30      	subs	r2, #48	; 0x30
    9944:	1c03      	adds	r3, r0, #0
    9946:	2a09      	cmp	r2, #9
    9948:	d801      	bhi.n	994e <__hexdig_fun+0xe>
    994a:	3b20      	subs	r3, #32
    994c:	e00b      	b.n	9966 <__hexdig_fun+0x26>
    994e:	1c02      	adds	r2, r0, #0
    9950:	3a61      	subs	r2, #97	; 0x61
    9952:	2a05      	cmp	r2, #5
    9954:	d801      	bhi.n	995a <__hexdig_fun+0x1a>
    9956:	3b47      	subs	r3, #71	; 0x47
    9958:	e005      	b.n	9966 <__hexdig_fun+0x26>
    995a:	1c1a      	adds	r2, r3, #0
    995c:	3a41      	subs	r2, #65	; 0x41
    995e:	2000      	movs	r0, #0
    9960:	2a05      	cmp	r2, #5
    9962:	d801      	bhi.n	9968 <__hexdig_fun+0x28>
    9964:	3b27      	subs	r3, #39	; 0x27
    9966:	b2d8      	uxtb	r0, r3
    9968:	4770      	bx	lr

0000996a <__gethex>:
    996a:	b5f0      	push	{r4, r5, r6, r7, lr}
    996c:	b08f      	sub	sp, #60	; 0x3c
    996e:	9206      	str	r2, [sp, #24]
    9970:	930c      	str	r3, [sp, #48]	; 0x30
    9972:	910a      	str	r1, [sp, #40]	; 0x28
    9974:	9008      	str	r0, [sp, #32]
    9976:	f000 fac1 	bl	9efc <_localeconv_r>
    997a:	6800      	ldr	r0, [r0, #0]
    997c:	900b      	str	r0, [sp, #44]	; 0x2c
    997e:	f7fd f913 	bl	6ba8 <strlen>
    9982:	9d0b      	ldr	r5, [sp, #44]	; 0x2c
    9984:	9007      	str	r0, [sp, #28]
    9986:	182b      	adds	r3, r5, r0
    9988:	9d0a      	ldr	r5, [sp, #40]	; 0x28
    998a:	3b01      	subs	r3, #1
    998c:	781b      	ldrb	r3, [r3, #0]
    998e:	682a      	ldr	r2, [r5, #0]
    9990:	930d      	str	r3, [sp, #52]	; 0x34
    9992:	1c93      	adds	r3, r2, #2
    9994:	9305      	str	r3, [sp, #20]
    9996:	9d05      	ldr	r5, [sp, #20]
    9998:	1a99      	subs	r1, r3, r2
    999a:	7828      	ldrb	r0, [r5, #0]
    999c:	3902      	subs	r1, #2
    999e:	9109      	str	r1, [sp, #36]	; 0x24
    99a0:	3301      	adds	r3, #1
    99a2:	2830      	cmp	r0, #48	; 0x30
    99a4:	d0f6      	beq.n	9994 <__gethex+0x2a>
    99a6:	f7ff ffcb 	bl	9940 <__hexdig_fun>
    99aa:	1e06      	subs	r6, r0, #0
    99ac:	d11f      	bne.n	99ee <__gethex+0x84>
    99ae:	9805      	ldr	r0, [sp, #20]
    99b0:	990b      	ldr	r1, [sp, #44]	; 0x2c
    99b2:	9a07      	ldr	r2, [sp, #28]
    99b4:	f001 f850 	bl	aa58 <strncmp>
    99b8:	2800      	cmp	r0, #0
    99ba:	d13b      	bne.n	9a34 <__gethex+0xca>
    99bc:	9807      	ldr	r0, [sp, #28]
    99be:	182f      	adds	r7, r5, r0
    99c0:	7838      	ldrb	r0, [r7, #0]
    99c2:	f7ff ffbd 	bl	9940 <__hexdig_fun>
    99c6:	2800      	cmp	r0, #0
    99c8:	d037      	beq.n	9a3a <__gethex+0xd0>
    99ca:	9705      	str	r7, [sp, #20]
    99cc:	9d05      	ldr	r5, [sp, #20]
    99ce:	7828      	ldrb	r0, [r5, #0]
    99d0:	2830      	cmp	r0, #48	; 0x30
    99d2:	d103      	bne.n	99dc <__gethex+0x72>
    99d4:	9d05      	ldr	r5, [sp, #20]
    99d6:	3501      	adds	r5, #1
    99d8:	9505      	str	r5, [sp, #20]
    99da:	e7f7      	b.n	99cc <__gethex+0x62>
    99dc:	f7ff ffb0 	bl	9940 <__hexdig_fun>
    99e0:	4245      	negs	r5, r0
    99e2:	4145      	adcs	r5, r0
    99e4:	9503      	str	r5, [sp, #12]
    99e6:	2501      	movs	r5, #1
    99e8:	1c3e      	adds	r6, r7, #0
    99ea:	9509      	str	r5, [sp, #36]	; 0x24
    99ec:	e002      	b.n	99f4 <__gethex+0x8a>
    99ee:	2500      	movs	r5, #0
    99f0:	9503      	str	r5, [sp, #12]
    99f2:	1c2e      	adds	r6, r5, #0
    99f4:	9f05      	ldr	r7, [sp, #20]
    99f6:	7838      	ldrb	r0, [r7, #0]
    99f8:	f7ff ffa2 	bl	9940 <__hexdig_fun>
    99fc:	2800      	cmp	r0, #0
    99fe:	d001      	beq.n	9a04 <__gethex+0x9a>
    9a00:	3701      	adds	r7, #1
    9a02:	e7f8      	b.n	99f6 <__gethex+0x8c>
    9a04:	1c38      	adds	r0, r7, #0
    9a06:	990b      	ldr	r1, [sp, #44]	; 0x2c
    9a08:	9a07      	ldr	r2, [sp, #28]
    9a0a:	f001 f825 	bl	aa58 <strncmp>
    9a0e:	2800      	cmp	r0, #0
    9a10:	d10b      	bne.n	9a2a <__gethex+0xc0>
    9a12:	2e00      	cmp	r6, #0
    9a14:	d10b      	bne.n	9a2e <__gethex+0xc4>
    9a16:	9d07      	ldr	r5, [sp, #28]
    9a18:	197f      	adds	r7, r7, r5
    9a1a:	1c3e      	adds	r6, r7, #0
    9a1c:	7838      	ldrb	r0, [r7, #0]
    9a1e:	f7ff ff8f 	bl	9940 <__hexdig_fun>
    9a22:	2800      	cmp	r0, #0
    9a24:	d001      	beq.n	9a2a <__gethex+0xc0>
    9a26:	3701      	adds	r7, #1
    9a28:	e7f8      	b.n	9a1c <__gethex+0xb2>
    9a2a:	2e00      	cmp	r6, #0
    9a2c:	d009      	beq.n	9a42 <__gethex+0xd8>
    9a2e:	1bf6      	subs	r6, r6, r7
    9a30:	00b6      	lsls	r6, r6, #2
    9a32:	e006      	b.n	9a42 <__gethex+0xd8>
    9a34:	9f05      	ldr	r7, [sp, #20]
    9a36:	9604      	str	r6, [sp, #16]
    9a38:	e000      	b.n	9a3c <__gethex+0xd2>
    9a3a:	9004      	str	r0, [sp, #16]
    9a3c:	2501      	movs	r5, #1
    9a3e:	9503      	str	r5, [sp, #12]
    9a40:	e000      	b.n	9a44 <__gethex+0xda>
    9a42:	9604      	str	r6, [sp, #16]
    9a44:	783b      	ldrb	r3, [r7, #0]
    9a46:	2b50      	cmp	r3, #80	; 0x50
    9a48:	d001      	beq.n	9a4e <__gethex+0xe4>
    9a4a:	2b70      	cmp	r3, #112	; 0x70
    9a4c:	d127      	bne.n	9a9e <__gethex+0x134>
    9a4e:	787b      	ldrb	r3, [r7, #1]
    9a50:	2b2b      	cmp	r3, #43	; 0x2b
    9a52:	d004      	beq.n	9a5e <__gethex+0xf4>
    9a54:	2b2d      	cmp	r3, #45	; 0x2d
    9a56:	d004      	beq.n	9a62 <__gethex+0xf8>
    9a58:	1c7c      	adds	r4, r7, #1
    9a5a:	2600      	movs	r6, #0
    9a5c:	e003      	b.n	9a66 <__gethex+0xfc>
    9a5e:	2600      	movs	r6, #0
    9a60:	e000      	b.n	9a64 <__gethex+0xfa>
    9a62:	2601      	movs	r6, #1
    9a64:	1cbc      	adds	r4, r7, #2
    9a66:	7820      	ldrb	r0, [r4, #0]
    9a68:	f7ff ff6a 	bl	9940 <__hexdig_fun>
    9a6c:	1e43      	subs	r3, r0, #1
    9a6e:	b2db      	uxtb	r3, r3
    9a70:	1c05      	adds	r5, r0, #0
    9a72:	2b18      	cmp	r3, #24
    9a74:	d813      	bhi.n	9a9e <__gethex+0x134>
    9a76:	3401      	adds	r4, #1
    9a78:	7820      	ldrb	r0, [r4, #0]
    9a7a:	f7ff ff61 	bl	9940 <__hexdig_fun>
    9a7e:	1e43      	subs	r3, r0, #1
    9a80:	b2db      	uxtb	r3, r3
    9a82:	3d10      	subs	r5, #16
    9a84:	2b18      	cmp	r3, #24
    9a86:	d803      	bhi.n	9a90 <__gethex+0x126>
    9a88:	230a      	movs	r3, #10
    9a8a:	435d      	muls	r5, r3
    9a8c:	182d      	adds	r5, r5, r0
    9a8e:	e7f2      	b.n	9a76 <__gethex+0x10c>
    9a90:	2e00      	cmp	r6, #0
    9a92:	d000      	beq.n	9a96 <__gethex+0x12c>
    9a94:	426d      	negs	r5, r5
    9a96:	9804      	ldr	r0, [sp, #16]
    9a98:	1940      	adds	r0, r0, r5
    9a9a:	9004      	str	r0, [sp, #16]
    9a9c:	e000      	b.n	9aa0 <__gethex+0x136>
    9a9e:	1c3c      	adds	r4, r7, #0
    9aa0:	9d0a      	ldr	r5, [sp, #40]	; 0x28
    9aa2:	602c      	str	r4, [r5, #0]
    9aa4:	9d03      	ldr	r5, [sp, #12]
    9aa6:	2d00      	cmp	r5, #0
    9aa8:	d006      	beq.n	9ab8 <__gethex+0x14e>
    9aaa:	9d09      	ldr	r5, [sp, #36]	; 0x24
    9aac:	2006      	movs	r0, #6
    9aae:	426b      	negs	r3, r5
    9ab0:	416b      	adcs	r3, r5
    9ab2:	425b      	negs	r3, r3
    9ab4:	4018      	ands	r0, r3
    9ab6:	e174      	b.n	9da2 <__gethex+0x438>
    9ab8:	9d05      	ldr	r5, [sp, #20]
    9aba:	9903      	ldr	r1, [sp, #12]
    9abc:	1b7b      	subs	r3, r7, r5
    9abe:	3b01      	subs	r3, #1
    9ac0:	2b07      	cmp	r3, #7
    9ac2:	dd02      	ble.n	9aca <__gethex+0x160>
    9ac4:	3101      	adds	r1, #1
    9ac6:	105b      	asrs	r3, r3, #1
    9ac8:	e7fa      	b.n	9ac0 <__gethex+0x156>
    9aca:	9808      	ldr	r0, [sp, #32]
    9acc:	f000 fa98 	bl	a000 <_Balloc>
    9ad0:	1c05      	adds	r5, r0, #0
    9ad2:	3514      	adds	r5, #20
    9ad4:	9503      	str	r5, [sp, #12]
    9ad6:	9509      	str	r5, [sp, #36]	; 0x24
    9ad8:	2500      	movs	r5, #0
    9ada:	1c04      	adds	r4, r0, #0
    9adc:	1c2e      	adds	r6, r5, #0
    9ade:	9a05      	ldr	r2, [sp, #20]
    9ae0:	4297      	cmp	r7, r2
    9ae2:	d927      	bls.n	9b34 <__gethex+0x1ca>
    9ae4:	3f01      	subs	r7, #1
    9ae6:	783b      	ldrb	r3, [r7, #0]
    9ae8:	980d      	ldr	r0, [sp, #52]	; 0x34
    9aea:	970a      	str	r7, [sp, #40]	; 0x28
    9aec:	4283      	cmp	r3, r0
    9aee:	d008      	beq.n	9b02 <__gethex+0x198>
    9af0:	2e20      	cmp	r6, #32
    9af2:	d114      	bne.n	9b1e <__gethex+0x1b4>
    9af4:	9809      	ldr	r0, [sp, #36]	; 0x24
    9af6:	6005      	str	r5, [r0, #0]
    9af8:	3004      	adds	r0, #4
    9afa:	2500      	movs	r5, #0
    9afc:	9009      	str	r0, [sp, #36]	; 0x24
    9afe:	1c2e      	adds	r6, r5, #0
    9b00:	e00d      	b.n	9b1e <__gethex+0x1b4>
    9b02:	990a      	ldr	r1, [sp, #40]	; 0x28
    9b04:	9a07      	ldr	r2, [sp, #28]
    9b06:	9b05      	ldr	r3, [sp, #20]
    9b08:	1a8f      	subs	r7, r1, r2
    9b0a:	3701      	adds	r7, #1
    9b0c:	429f      	cmp	r7, r3
    9b0e:	d3ef      	bcc.n	9af0 <__gethex+0x186>
    9b10:	1c38      	adds	r0, r7, #0
    9b12:	990b      	ldr	r1, [sp, #44]	; 0x2c
    9b14:	f000 ffa0 	bl	aa58 <strncmp>
    9b18:	2800      	cmp	r0, #0
    9b1a:	d0e0      	beq.n	9ade <__gethex+0x174>
    9b1c:	e7e8      	b.n	9af0 <__gethex+0x186>
    9b1e:	990a      	ldr	r1, [sp, #40]	; 0x28
    9b20:	7808      	ldrb	r0, [r1, #0]
    9b22:	f7ff ff0d 	bl	9940 <__hexdig_fun>
    9b26:	230f      	movs	r3, #15
    9b28:	4018      	ands	r0, r3
    9b2a:	40b0      	lsls	r0, r6
    9b2c:	4305      	orrs	r5, r0
    9b2e:	3604      	adds	r6, #4
    9b30:	9f0a      	ldr	r7, [sp, #40]	; 0x28
    9b32:	e7d4      	b.n	9ade <__gethex+0x174>
    9b34:	9e09      	ldr	r6, [sp, #36]	; 0x24
    9b36:	9b03      	ldr	r3, [sp, #12]
    9b38:	c620      	stmia	r6!, {r5}
    9b3a:	1af6      	subs	r6, r6, r3
    9b3c:	10b6      	asrs	r6, r6, #2
    9b3e:	6126      	str	r6, [r4, #16]
    9b40:	1c28      	adds	r0, r5, #0
    9b42:	f000 fb2c 	bl	a19e <__hi0bits>
    9b46:	9d06      	ldr	r5, [sp, #24]
    9b48:	0176      	lsls	r6, r6, #5
    9b4a:	682f      	ldr	r7, [r5, #0]
    9b4c:	1a36      	subs	r6, r6, r0
    9b4e:	42be      	cmp	r6, r7
    9b50:	dd27      	ble.n	9ba2 <__gethex+0x238>
    9b52:	1bf6      	subs	r6, r6, r7
    9b54:	1c20      	adds	r0, r4, #0
    9b56:	1c31      	adds	r1, r6, #0
    9b58:	f000 fe2e 	bl	a7b8 <__any_on>
    9b5c:	2500      	movs	r5, #0
    9b5e:	42a8      	cmp	r0, r5
    9b60:	d017      	beq.n	9b92 <__gethex+0x228>
    9b62:	1e73      	subs	r3, r6, #1
    9b64:	221f      	movs	r2, #31
    9b66:	2501      	movs	r5, #1
    9b68:	401a      	ands	r2, r3
    9b6a:	1c28      	adds	r0, r5, #0
    9b6c:	4090      	lsls	r0, r2
    9b6e:	1159      	asrs	r1, r3, #5
    9b70:	1c02      	adds	r2, r0, #0
    9b72:	9803      	ldr	r0, [sp, #12]
    9b74:	0089      	lsls	r1, r1, #2
    9b76:	5809      	ldr	r1, [r1, r0]
    9b78:	4211      	tst	r1, r2
    9b7a:	d00a      	beq.n	9b92 <__gethex+0x228>
    9b7c:	42ab      	cmp	r3, r5
    9b7e:	dc01      	bgt.n	9b84 <__gethex+0x21a>
    9b80:	2502      	movs	r5, #2
    9b82:	e006      	b.n	9b92 <__gethex+0x228>
    9b84:	1eb1      	subs	r1, r6, #2
    9b86:	1c20      	adds	r0, r4, #0
    9b88:	f000 fe16 	bl	a7b8 <__any_on>
    9b8c:	2800      	cmp	r0, #0
    9b8e:	d0f7      	beq.n	9b80 <__gethex+0x216>
    9b90:	2503      	movs	r5, #3
    9b92:	1c31      	adds	r1, r6, #0
    9b94:	1c20      	adds	r0, r4, #0
    9b96:	f7ff fe9d 	bl	98d4 <rshift>
    9b9a:	9904      	ldr	r1, [sp, #16]
    9b9c:	1989      	adds	r1, r1, r6
    9b9e:	9104      	str	r1, [sp, #16]
    9ba0:	e00f      	b.n	9bc2 <__gethex+0x258>
    9ba2:	2500      	movs	r5, #0
    9ba4:	42be      	cmp	r6, r7
    9ba6:	da0c      	bge.n	9bc2 <__gethex+0x258>
    9ba8:	1bbe      	subs	r6, r7, r6
    9baa:	1c21      	adds	r1, r4, #0
    9bac:	1c32      	adds	r2, r6, #0
    9bae:	9808      	ldr	r0, [sp, #32]
    9bb0:	f000 fc28 	bl	a404 <__lshift>
    9bb4:	9a04      	ldr	r2, [sp, #16]
    9bb6:	1c03      	adds	r3, r0, #0
    9bb8:	1b92      	subs	r2, r2, r6
    9bba:	3314      	adds	r3, #20
    9bbc:	1c04      	adds	r4, r0, #0
    9bbe:	9204      	str	r2, [sp, #16]
    9bc0:	9303      	str	r3, [sp, #12]
    9bc2:	9806      	ldr	r0, [sp, #24]
    9bc4:	9904      	ldr	r1, [sp, #16]
    9bc6:	6880      	ldr	r0, [r0, #8]
    9bc8:	4281      	cmp	r1, r0
    9bca:	dd08      	ble.n	9bde <__gethex+0x274>
    9bcc:	9808      	ldr	r0, [sp, #32]
    9bce:	1c21      	adds	r1, r4, #0
    9bd0:	f000 fa4e 	bl	a070 <_Bfree>
    9bd4:	9d14      	ldr	r5, [sp, #80]	; 0x50
    9bd6:	2300      	movs	r3, #0
    9bd8:	602b      	str	r3, [r5, #0]
    9bda:	20a3      	movs	r0, #163	; 0xa3
    9bdc:	e0e1      	b.n	9da2 <__gethex+0x438>
    9bde:	9806      	ldr	r0, [sp, #24]
    9be0:	9904      	ldr	r1, [sp, #16]
    9be2:	6846      	ldr	r6, [r0, #4]
    9be4:	42b1      	cmp	r1, r6
    9be6:	da54      	bge.n	9c92 <__gethex+0x328>
    9be8:	1a76      	subs	r6, r6, r1
    9bea:	42be      	cmp	r6, r7
    9bec:	db2d      	blt.n	9c4a <__gethex+0x2e0>
    9bee:	68c3      	ldr	r3, [r0, #12]
    9bf0:	2b02      	cmp	r3, #2
    9bf2:	d01a      	beq.n	9c2a <__gethex+0x2c0>
    9bf4:	2b03      	cmp	r3, #3
    9bf6:	d01c      	beq.n	9c32 <__gethex+0x2c8>
    9bf8:	2b01      	cmp	r3, #1
    9bfa:	d11d      	bne.n	9c38 <__gethex+0x2ce>
    9bfc:	42be      	cmp	r6, r7
    9bfe:	d11b      	bne.n	9c38 <__gethex+0x2ce>
    9c00:	2f01      	cmp	r7, #1
    9c02:	dc0b      	bgt.n	9c1c <__gethex+0x2b2>
    9c04:	9a06      	ldr	r2, [sp, #24]
    9c06:	9d0c      	ldr	r5, [sp, #48]	; 0x30
    9c08:	6852      	ldr	r2, [r2, #4]
    9c0a:	2301      	movs	r3, #1
    9c0c:	602a      	str	r2, [r5, #0]
    9c0e:	9d03      	ldr	r5, [sp, #12]
    9c10:	6123      	str	r3, [r4, #16]
    9c12:	602b      	str	r3, [r5, #0]
    9c14:	9d14      	ldr	r5, [sp, #80]	; 0x50
    9c16:	2062      	movs	r0, #98	; 0x62
    9c18:	602c      	str	r4, [r5, #0]
    9c1a:	e0c2      	b.n	9da2 <__gethex+0x438>
    9c1c:	1e79      	subs	r1, r7, #1
    9c1e:	1c20      	adds	r0, r4, #0
    9c20:	f000 fdca 	bl	a7b8 <__any_on>
    9c24:	2800      	cmp	r0, #0
    9c26:	d1ed      	bne.n	9c04 <__gethex+0x29a>
    9c28:	e006      	b.n	9c38 <__gethex+0x2ce>
    9c2a:	9d15      	ldr	r5, [sp, #84]	; 0x54
    9c2c:	2d00      	cmp	r5, #0
    9c2e:	d0e9      	beq.n	9c04 <__gethex+0x29a>
    9c30:	e002      	b.n	9c38 <__gethex+0x2ce>
    9c32:	9d15      	ldr	r5, [sp, #84]	; 0x54
    9c34:	2d00      	cmp	r5, #0
    9c36:	d1e5      	bne.n	9c04 <__gethex+0x29a>
    9c38:	9808      	ldr	r0, [sp, #32]
    9c3a:	1c21      	adds	r1, r4, #0
    9c3c:	f000 fa18 	bl	a070 <_Bfree>
    9c40:	9d14      	ldr	r5, [sp, #80]	; 0x50
    9c42:	2300      	movs	r3, #0
    9c44:	602b      	str	r3, [r5, #0]
    9c46:	2050      	movs	r0, #80	; 0x50
    9c48:	e0ab      	b.n	9da2 <__gethex+0x438>
    9c4a:	1e70      	subs	r0, r6, #1
    9c4c:	9004      	str	r0, [sp, #16]
    9c4e:	2d00      	cmp	r5, #0
    9c50:	d107      	bne.n	9c62 <__gethex+0x2f8>
    9c52:	2800      	cmp	r0, #0
    9c54:	dd06      	ble.n	9c64 <__gethex+0x2fa>
    9c56:	1c20      	adds	r0, r4, #0
    9c58:	9904      	ldr	r1, [sp, #16]
    9c5a:	f000 fdad 	bl	a7b8 <__any_on>
    9c5e:	1c05      	adds	r5, r0, #0
    9c60:	e000      	b.n	9c64 <__gethex+0x2fa>
    9c62:	2501      	movs	r5, #1
    9c64:	9904      	ldr	r1, [sp, #16]
    9c66:	9803      	ldr	r0, [sp, #12]
    9c68:	114b      	asrs	r3, r1, #5
    9c6a:	221f      	movs	r2, #31
    9c6c:	009b      	lsls	r3, r3, #2
    9c6e:	4011      	ands	r1, r2
    9c70:	581b      	ldr	r3, [r3, r0]
    9c72:	2201      	movs	r2, #1
    9c74:	408a      	lsls	r2, r1
    9c76:	4213      	tst	r3, r2
    9c78:	d001      	beq.n	9c7e <__gethex+0x314>
    9c7a:	2302      	movs	r3, #2
    9c7c:	431d      	orrs	r5, r3
    9c7e:	1c31      	adds	r1, r6, #0
    9c80:	1c20      	adds	r0, r4, #0
    9c82:	f7ff fe27 	bl	98d4 <rshift>
    9c86:	9906      	ldr	r1, [sp, #24]
    9c88:	1bbf      	subs	r7, r7, r6
    9c8a:	6849      	ldr	r1, [r1, #4]
    9c8c:	2602      	movs	r6, #2
    9c8e:	9104      	str	r1, [sp, #16]
    9c90:	e000      	b.n	9c94 <__gethex+0x32a>
    9c92:	2601      	movs	r6, #1
    9c94:	2d00      	cmp	r5, #0
    9c96:	d07e      	beq.n	9d96 <__gethex+0x42c>
    9c98:	9a06      	ldr	r2, [sp, #24]
    9c9a:	68d3      	ldr	r3, [r2, #12]
    9c9c:	2b02      	cmp	r3, #2
    9c9e:	d00b      	beq.n	9cb8 <__gethex+0x34e>
    9ca0:	2b03      	cmp	r3, #3
    9ca2:	d00d      	beq.n	9cc0 <__gethex+0x356>
    9ca4:	2b01      	cmp	r3, #1
    9ca6:	d174      	bne.n	9d92 <__gethex+0x428>
    9ca8:	07a8      	lsls	r0, r5, #30
    9caa:	d572      	bpl.n	9d92 <__gethex+0x428>
    9cac:	9903      	ldr	r1, [sp, #12]
    9cae:	680a      	ldr	r2, [r1, #0]
    9cb0:	4315      	orrs	r5, r2
    9cb2:	421d      	tst	r5, r3
    9cb4:	d107      	bne.n	9cc6 <__gethex+0x35c>
    9cb6:	e06c      	b.n	9d92 <__gethex+0x428>
    9cb8:	9d15      	ldr	r5, [sp, #84]	; 0x54
    9cba:	2301      	movs	r3, #1
    9cbc:	1b5d      	subs	r5, r3, r5
    9cbe:	9515      	str	r5, [sp, #84]	; 0x54
    9cc0:	9d15      	ldr	r5, [sp, #84]	; 0x54
    9cc2:	2d00      	cmp	r5, #0
    9cc4:	d065      	beq.n	9d92 <__gethex+0x428>
    9cc6:	6925      	ldr	r5, [r4, #16]
    9cc8:	1c23      	adds	r3, r4, #0
    9cca:	00a8      	lsls	r0, r5, #2
    9ccc:	3314      	adds	r3, #20
    9cce:	9005      	str	r0, [sp, #20]
    9cd0:	1819      	adds	r1, r3, r0
    9cd2:	681a      	ldr	r2, [r3, #0]
    9cd4:	1c50      	adds	r0, r2, #1
    9cd6:	d002      	beq.n	9cde <__gethex+0x374>
    9cd8:	3201      	adds	r2, #1
    9cda:	601a      	str	r2, [r3, #0]
    9cdc:	e021      	b.n	9d22 <__gethex+0x3b8>
    9cde:	2200      	movs	r2, #0
    9ce0:	c304      	stmia	r3!, {r2}
    9ce2:	4299      	cmp	r1, r3
    9ce4:	d8f5      	bhi.n	9cd2 <__gethex+0x368>
    9ce6:	68a1      	ldr	r1, [r4, #8]
    9ce8:	428d      	cmp	r5, r1
    9cea:	db12      	blt.n	9d12 <__gethex+0x3a8>
    9cec:	6861      	ldr	r1, [r4, #4]
    9cee:	9808      	ldr	r0, [sp, #32]
    9cf0:	3101      	adds	r1, #1
    9cf2:	f000 f985 	bl	a000 <_Balloc>
    9cf6:	6922      	ldr	r2, [r4, #16]
    9cf8:	1c21      	adds	r1, r4, #0
    9cfa:	3202      	adds	r2, #2
    9cfc:	9003      	str	r0, [sp, #12]
    9cfe:	310c      	adds	r1, #12
    9d00:	0092      	lsls	r2, r2, #2
    9d02:	300c      	adds	r0, #12
    9d04:	f7fc fe54 	bl	69b0 <memcpy>
    9d08:	1c21      	adds	r1, r4, #0
    9d0a:	9808      	ldr	r0, [sp, #32]
    9d0c:	f000 f9b0 	bl	a070 <_Bfree>
    9d10:	9c03      	ldr	r4, [sp, #12]
    9d12:	6923      	ldr	r3, [r4, #16]
    9d14:	1c5a      	adds	r2, r3, #1
    9d16:	3304      	adds	r3, #4
    9d18:	009b      	lsls	r3, r3, #2
    9d1a:	6122      	str	r2, [r4, #16]
    9d1c:	18e3      	adds	r3, r4, r3
    9d1e:	2201      	movs	r2, #1
    9d20:	605a      	str	r2, [r3, #4]
    9d22:	1c22      	adds	r2, r4, #0
    9d24:	3214      	adds	r2, #20
    9d26:	2e02      	cmp	r6, #2
    9d28:	d110      	bne.n	9d4c <__gethex+0x3e2>
    9d2a:	9d06      	ldr	r5, [sp, #24]
    9d2c:	682b      	ldr	r3, [r5, #0]
    9d2e:	3b01      	subs	r3, #1
    9d30:	429f      	cmp	r7, r3
    9d32:	d12c      	bne.n	9d8e <__gethex+0x424>
    9d34:	1178      	asrs	r0, r7, #5
    9d36:	0080      	lsls	r0, r0, #2
    9d38:	211f      	movs	r1, #31
    9d3a:	2301      	movs	r3, #1
    9d3c:	4039      	ands	r1, r7
    9d3e:	1c1d      	adds	r5, r3, #0
    9d40:	5882      	ldr	r2, [r0, r2]
    9d42:	408d      	lsls	r5, r1
    9d44:	422a      	tst	r2, r5
    9d46:	d022      	beq.n	9d8e <__gethex+0x424>
    9d48:	1c1e      	adds	r6, r3, #0
    9d4a:	e020      	b.n	9d8e <__gethex+0x424>
    9d4c:	6920      	ldr	r0, [r4, #16]
    9d4e:	42a8      	cmp	r0, r5
    9d50:	dd0e      	ble.n	9d70 <__gethex+0x406>
    9d52:	1c20      	adds	r0, r4, #0
    9d54:	2101      	movs	r1, #1
    9d56:	f7ff fdbd 	bl	98d4 <rshift>
    9d5a:	9d04      	ldr	r5, [sp, #16]
    9d5c:	2601      	movs	r6, #1
    9d5e:	3501      	adds	r5, #1
    9d60:	9504      	str	r5, [sp, #16]
    9d62:	9d06      	ldr	r5, [sp, #24]
    9d64:	68ab      	ldr	r3, [r5, #8]
    9d66:	9d04      	ldr	r5, [sp, #16]
    9d68:	429d      	cmp	r5, r3
    9d6a:	dd00      	ble.n	9d6e <__gethex+0x404>
    9d6c:	e72e      	b.n	9bcc <__gethex+0x262>
    9d6e:	e00e      	b.n	9d8e <__gethex+0x424>
    9d70:	251f      	movs	r5, #31
    9d72:	403d      	ands	r5, r7
    9d74:	2601      	movs	r6, #1
    9d76:	2d00      	cmp	r5, #0
    9d78:	d009      	beq.n	9d8e <__gethex+0x424>
    9d7a:	9805      	ldr	r0, [sp, #20]
    9d7c:	1812      	adds	r2, r2, r0
    9d7e:	3a04      	subs	r2, #4
    9d80:	6810      	ldr	r0, [r2, #0]
    9d82:	f000 fa0c 	bl	a19e <__hi0bits>
    9d86:	2320      	movs	r3, #32
    9d88:	1b5d      	subs	r5, r3, r5
    9d8a:	42a8      	cmp	r0, r5
    9d8c:	dbe1      	blt.n	9d52 <__gethex+0x3e8>
    9d8e:	2320      	movs	r3, #32
    9d90:	e000      	b.n	9d94 <__gethex+0x42a>
    9d92:	2310      	movs	r3, #16
    9d94:	431e      	orrs	r6, r3
    9d96:	9d14      	ldr	r5, [sp, #80]	; 0x50
    9d98:	980c      	ldr	r0, [sp, #48]	; 0x30
    9d9a:	602c      	str	r4, [r5, #0]
    9d9c:	9d04      	ldr	r5, [sp, #16]
    9d9e:	6005      	str	r5, [r0, #0]
    9da0:	1c30      	adds	r0, r6, #0
    9da2:	b00f      	add	sp, #60	; 0x3c
    9da4:	bdf0      	pop	{r4, r5, r6, r7, pc}

00009da6 <L_shift>:
    9da6:	2308      	movs	r3, #8
    9da8:	1a9a      	subs	r2, r3, r2
    9daa:	b570      	push	{r4, r5, r6, lr}
    9dac:	0092      	lsls	r2, r2, #2
    9dae:	2520      	movs	r5, #32
    9db0:	1aad      	subs	r5, r5, r2
    9db2:	6843      	ldr	r3, [r0, #4]
    9db4:	6806      	ldr	r6, [r0, #0]
    9db6:	1c1c      	adds	r4, r3, #0
    9db8:	40ac      	lsls	r4, r5
    9dba:	4334      	orrs	r4, r6
    9dbc:	40d3      	lsrs	r3, r2
    9dbe:	6004      	str	r4, [r0, #0]
    9dc0:	6043      	str	r3, [r0, #4]
    9dc2:	3004      	adds	r0, #4
    9dc4:	4288      	cmp	r0, r1
    9dc6:	d3f4      	bcc.n	9db2 <L_shift+0xc>
    9dc8:	bd70      	pop	{r4, r5, r6, pc}

00009dca <__hexnan>:
    9dca:	b5f0      	push	{r4, r5, r6, r7, lr}
    9dcc:	680b      	ldr	r3, [r1, #0]
    9dce:	b089      	sub	sp, #36	; 0x24
    9dd0:	9201      	str	r2, [sp, #4]
    9dd2:	9901      	ldr	r1, [sp, #4]
    9dd4:	115a      	asrs	r2, r3, #5
    9dd6:	0092      	lsls	r2, r2, #2
    9dd8:	188a      	adds	r2, r1, r2
    9dda:	9203      	str	r2, [sp, #12]
    9ddc:	221f      	movs	r2, #31
    9dde:	4013      	ands	r3, r2
    9de0:	9007      	str	r0, [sp, #28]
    9de2:	9305      	str	r3, [sp, #20]
    9de4:	d002      	beq.n	9dec <__hexnan+0x22>
    9de6:	9a03      	ldr	r2, [sp, #12]
    9de8:	3204      	adds	r2, #4
    9dea:	9203      	str	r2, [sp, #12]
    9dec:	9b07      	ldr	r3, [sp, #28]
    9dee:	9e03      	ldr	r6, [sp, #12]
    9df0:	681b      	ldr	r3, [r3, #0]
    9df2:	3e04      	subs	r6, #4
    9df4:	2500      	movs	r5, #0
    9df6:	6035      	str	r5, [r6, #0]
    9df8:	9304      	str	r3, [sp, #16]
    9dfa:	1c37      	adds	r7, r6, #0
    9dfc:	1c34      	adds	r4, r6, #0
    9dfe:	9506      	str	r5, [sp, #24]
    9e00:	9500      	str	r5, [sp, #0]
    9e02:	9b04      	ldr	r3, [sp, #16]
    9e04:	785b      	ldrb	r3, [r3, #1]
    9e06:	9302      	str	r3, [sp, #8]
    9e08:	2b00      	cmp	r3, #0
    9e0a:	d03e      	beq.n	9e8a <__hexnan+0xc0>
    9e0c:	9802      	ldr	r0, [sp, #8]
    9e0e:	f7ff fd97 	bl	9940 <__hexdig_fun>
    9e12:	2800      	cmp	r0, #0
    9e14:	d122      	bne.n	9e5c <__hexnan+0x92>
    9e16:	9902      	ldr	r1, [sp, #8]
    9e18:	2920      	cmp	r1, #32
    9e1a:	d817      	bhi.n	9e4c <__hexnan+0x82>
    9e1c:	9a06      	ldr	r2, [sp, #24]
    9e1e:	9b00      	ldr	r3, [sp, #0]
    9e20:	429a      	cmp	r2, r3
    9e22:	da2e      	bge.n	9e82 <__hexnan+0xb8>
    9e24:	42bc      	cmp	r4, r7
    9e26:	d206      	bcs.n	9e36 <__hexnan+0x6c>
    9e28:	2d07      	cmp	r5, #7
    9e2a:	dc04      	bgt.n	9e36 <__hexnan+0x6c>
    9e2c:	1c20      	adds	r0, r4, #0
    9e2e:	1c39      	adds	r1, r7, #0
    9e30:	1c2a      	adds	r2, r5, #0
    9e32:	f7ff ffb8 	bl	9da6 <L_shift>
    9e36:	9901      	ldr	r1, [sp, #4]
    9e38:	2508      	movs	r5, #8
    9e3a:	428c      	cmp	r4, r1
    9e3c:	d921      	bls.n	9e82 <__hexnan+0xb8>
    9e3e:	9a00      	ldr	r2, [sp, #0]
    9e40:	1f27      	subs	r7, r4, #4
    9e42:	2500      	movs	r5, #0
    9e44:	603d      	str	r5, [r7, #0]
    9e46:	9206      	str	r2, [sp, #24]
    9e48:	1c3c      	adds	r4, r7, #0
    9e4a:	e01a      	b.n	9e82 <__hexnan+0xb8>
    9e4c:	9b02      	ldr	r3, [sp, #8]
    9e4e:	2b29      	cmp	r3, #41	; 0x29
    9e50:	d14f      	bne.n	9ef2 <__hexnan+0x128>
    9e52:	9b04      	ldr	r3, [sp, #16]
    9e54:	9907      	ldr	r1, [sp, #28]
    9e56:	3302      	adds	r3, #2
    9e58:	600b      	str	r3, [r1, #0]
    9e5a:	e016      	b.n	9e8a <__hexnan+0xc0>
    9e5c:	9a00      	ldr	r2, [sp, #0]
    9e5e:	3501      	adds	r5, #1
    9e60:	3201      	adds	r2, #1
    9e62:	9200      	str	r2, [sp, #0]
    9e64:	2d08      	cmp	r5, #8
    9e66:	dd06      	ble.n	9e76 <__hexnan+0xac>
    9e68:	9b01      	ldr	r3, [sp, #4]
    9e6a:	429c      	cmp	r4, r3
    9e6c:	d909      	bls.n	9e82 <__hexnan+0xb8>
    9e6e:	3c04      	subs	r4, #4
    9e70:	2300      	movs	r3, #0
    9e72:	6023      	str	r3, [r4, #0]
    9e74:	2501      	movs	r5, #1
    9e76:	6821      	ldr	r1, [r4, #0]
    9e78:	220f      	movs	r2, #15
    9e7a:	010b      	lsls	r3, r1, #4
    9e7c:	4010      	ands	r0, r2
    9e7e:	4318      	orrs	r0, r3
    9e80:	6020      	str	r0, [r4, #0]
    9e82:	9a04      	ldr	r2, [sp, #16]
    9e84:	3201      	adds	r2, #1
    9e86:	9204      	str	r2, [sp, #16]
    9e88:	e7bb      	b.n	9e02 <__hexnan+0x38>
    9e8a:	9900      	ldr	r1, [sp, #0]
    9e8c:	2900      	cmp	r1, #0
    9e8e:	d030      	beq.n	9ef2 <__hexnan+0x128>
    9e90:	42bc      	cmp	r4, r7
    9e92:	d206      	bcs.n	9ea2 <__hexnan+0xd8>
    9e94:	2d07      	cmp	r5, #7
    9e96:	dc04      	bgt.n	9ea2 <__hexnan+0xd8>
    9e98:	1c20      	adds	r0, r4, #0
    9e9a:	1c39      	adds	r1, r7, #0
    9e9c:	1c2a      	adds	r2, r5, #0
    9e9e:	f7ff ff82 	bl	9da6 <L_shift>
    9ea2:	9a01      	ldr	r2, [sp, #4]
    9ea4:	4294      	cmp	r4, r2
    9ea6:	d90b      	bls.n	9ec0 <__hexnan+0xf6>
    9ea8:	1c13      	adds	r3, r2, #0
    9eaa:	3304      	adds	r3, #4
    9eac:	cc02      	ldmia	r4!, {r1}
    9eae:	1f1a      	subs	r2, r3, #4
    9eb0:	6011      	str	r1, [r2, #0]
    9eb2:	42a6      	cmp	r6, r4
    9eb4:	d2f9      	bcs.n	9eaa <__hexnan+0xe0>
    9eb6:	2200      	movs	r2, #0
    9eb8:	c304      	stmia	r3!, {r2}
    9eba:	429e      	cmp	r6, r3
    9ebc:	d2fb      	bcs.n	9eb6 <__hexnan+0xec>
    9ebe:	e00d      	b.n	9edc <__hexnan+0x112>
    9ec0:	9b05      	ldr	r3, [sp, #20]
    9ec2:	2b00      	cmp	r3, #0
    9ec4:	d00a      	beq.n	9edc <__hexnan+0x112>
    9ec6:	9a05      	ldr	r2, [sp, #20]
    9ec8:	9b03      	ldr	r3, [sp, #12]
    9eca:	2120      	movs	r1, #32
    9ecc:	1a89      	subs	r1, r1, r2
    9ece:	2201      	movs	r2, #1
    9ed0:	3b04      	subs	r3, #4
    9ed2:	4252      	negs	r2, r2
    9ed4:	40ca      	lsrs	r2, r1
    9ed6:	6819      	ldr	r1, [r3, #0]
    9ed8:	400a      	ands	r2, r1
    9eda:	601a      	str	r2, [r3, #0]
    9edc:	6832      	ldr	r2, [r6, #0]
    9ede:	2a00      	cmp	r2, #0
    9ee0:	d109      	bne.n	9ef6 <__hexnan+0x12c>
    9ee2:	9b01      	ldr	r3, [sp, #4]
    9ee4:	429e      	cmp	r6, r3
    9ee6:	d102      	bne.n	9eee <__hexnan+0x124>
    9ee8:	2301      	movs	r3, #1
    9eea:	6033      	str	r3, [r6, #0]
    9eec:	e003      	b.n	9ef6 <__hexnan+0x12c>
    9eee:	3e04      	subs	r6, #4
    9ef0:	e7f4      	b.n	9edc <__hexnan+0x112>
    9ef2:	2004      	movs	r0, #4
    9ef4:	e000      	b.n	9ef8 <__hexnan+0x12e>
    9ef6:	2005      	movs	r0, #5
    9ef8:	b009      	add	sp, #36	; 0x24
    9efa:	bdf0      	pop	{r4, r5, r6, r7, pc}

00009efc <_localeconv_r>:
    9efc:	4800      	ldr	r0, [pc, #0]	; (9f00 <_localeconv_r+0x4>)
    9efe:	4770      	bx	lr
    9f00:	20000174 	.word	0x20000174

00009f04 <__smakebuf_r>:
    9f04:	b5f0      	push	{r4, r5, r6, r7, lr}
    9f06:	898b      	ldrh	r3, [r1, #12]
    9f08:	b091      	sub	sp, #68	; 0x44
    9f0a:	1c05      	adds	r5, r0, #0
    9f0c:	1c0c      	adds	r4, r1, #0
    9f0e:	079a      	lsls	r2, r3, #30
    9f10:	d425      	bmi.n	9f5e <__smakebuf_r+0x5a>
    9f12:	230e      	movs	r3, #14
    9f14:	5ec9      	ldrsh	r1, [r1, r3]
    9f16:	2900      	cmp	r1, #0
    9f18:	da06      	bge.n	9f28 <__smakebuf_r+0x24>
    9f1a:	89a7      	ldrh	r7, [r4, #12]
    9f1c:	2380      	movs	r3, #128	; 0x80
    9f1e:	401f      	ands	r7, r3
    9f20:	d00f      	beq.n	9f42 <__smakebuf_r+0x3e>
    9f22:	2700      	movs	r7, #0
    9f24:	2640      	movs	r6, #64	; 0x40
    9f26:	e00e      	b.n	9f46 <__smakebuf_r+0x42>
    9f28:	aa01      	add	r2, sp, #4
    9f2a:	f000 fdd1 	bl	aad0 <_fstat_r>
    9f2e:	2800      	cmp	r0, #0
    9f30:	dbf3      	blt.n	9f1a <__smakebuf_r+0x16>
    9f32:	9b02      	ldr	r3, [sp, #8]
    9f34:	27f0      	movs	r7, #240	; 0xf0
    9f36:	023f      	lsls	r7, r7, #8
    9f38:	4a18      	ldr	r2, [pc, #96]	; (9f9c <__smakebuf_r+0x98>)
    9f3a:	401f      	ands	r7, r3
    9f3c:	18bf      	adds	r7, r7, r2
    9f3e:	427b      	negs	r3, r7
    9f40:	415f      	adcs	r7, r3
    9f42:	2680      	movs	r6, #128	; 0x80
    9f44:	00f6      	lsls	r6, r6, #3
    9f46:	1c28      	adds	r0, r5, #0
    9f48:	1c31      	adds	r1, r6, #0
    9f4a:	f000 fcad 	bl	a8a8 <_malloc_r>
    9f4e:	2800      	cmp	r0, #0
    9f50:	d10c      	bne.n	9f6c <__smakebuf_r+0x68>
    9f52:	89a3      	ldrh	r3, [r4, #12]
    9f54:	059a      	lsls	r2, r3, #22
    9f56:	d41f      	bmi.n	9f98 <__smakebuf_r+0x94>
    9f58:	2202      	movs	r2, #2
    9f5a:	4313      	orrs	r3, r2
    9f5c:	81a3      	strh	r3, [r4, #12]
    9f5e:	1c23      	adds	r3, r4, #0
    9f60:	3347      	adds	r3, #71	; 0x47
    9f62:	6023      	str	r3, [r4, #0]
    9f64:	6123      	str	r3, [r4, #16]
    9f66:	2301      	movs	r3, #1
    9f68:	6163      	str	r3, [r4, #20]
    9f6a:	e015      	b.n	9f98 <__smakebuf_r+0x94>
    9f6c:	4b0c      	ldr	r3, [pc, #48]	; (9fa0 <__smakebuf_r+0x9c>)
    9f6e:	2280      	movs	r2, #128	; 0x80
    9f70:	62ab      	str	r3, [r5, #40]	; 0x28
    9f72:	89a3      	ldrh	r3, [r4, #12]
    9f74:	6020      	str	r0, [r4, #0]
    9f76:	4313      	orrs	r3, r2
    9f78:	81a3      	strh	r3, [r4, #12]
    9f7a:	6120      	str	r0, [r4, #16]
    9f7c:	6166      	str	r6, [r4, #20]
    9f7e:	2f00      	cmp	r7, #0
    9f80:	d00a      	beq.n	9f98 <__smakebuf_r+0x94>
    9f82:	230e      	movs	r3, #14
    9f84:	5ee1      	ldrsh	r1, [r4, r3]
    9f86:	1c28      	adds	r0, r5, #0
    9f88:	f000 fdb4 	bl	aaf4 <_isatty_r>
    9f8c:	2800      	cmp	r0, #0
    9f8e:	d003      	beq.n	9f98 <__smakebuf_r+0x94>
    9f90:	89a3      	ldrh	r3, [r4, #12]
    9f92:	2201      	movs	r2, #1
    9f94:	4313      	orrs	r3, r2
    9f96:	81a3      	strh	r3, [r4, #12]
    9f98:	b011      	add	sp, #68	; 0x44
    9f9a:	bdf0      	pop	{r4, r5, r6, r7, pc}
    9f9c:	ffffe000 	.word	0xffffe000
    9fa0:	0000974d 	.word	0x0000974d

00009fa4 <malloc>:
    9fa4:	b508      	push	{r3, lr}
    9fa6:	4b03      	ldr	r3, [pc, #12]	; (9fb4 <malloc+0x10>)
    9fa8:	1c01      	adds	r1, r0, #0
    9faa:	6818      	ldr	r0, [r3, #0]
    9fac:	f000 fc7c 	bl	a8a8 <_malloc_r>
    9fb0:	bd08      	pop	{r3, pc}
    9fb2:	46c0      	nop			; (mov r8, r8)
    9fb4:	2000016c 	.word	0x2000016c

00009fb8 <memchr>:
    9fb8:	b2c9      	uxtb	r1, r1
    9fba:	1882      	adds	r2, r0, r2
    9fbc:	4290      	cmp	r0, r2
    9fbe:	d004      	beq.n	9fca <memchr+0x12>
    9fc0:	7803      	ldrb	r3, [r0, #0]
    9fc2:	428b      	cmp	r3, r1
    9fc4:	d002      	beq.n	9fcc <memchr+0x14>
    9fc6:	3001      	adds	r0, #1
    9fc8:	e7f8      	b.n	9fbc <memchr+0x4>
    9fca:	2000      	movs	r0, #0
    9fcc:	4770      	bx	lr

00009fce <memmove>:
    9fce:	b570      	push	{r4, r5, r6, lr}
    9fd0:	4281      	cmp	r1, r0
    9fd2:	d301      	bcc.n	9fd8 <memmove+0xa>
    9fd4:	2300      	movs	r3, #0
    9fd6:	e00c      	b.n	9ff2 <memmove+0x24>
    9fd8:	188c      	adds	r4, r1, r2
    9fda:	42a0      	cmp	r0, r4
    9fdc:	d2fa      	bcs.n	9fd4 <memmove+0x6>
    9fde:	1885      	adds	r5, r0, r2
    9fe0:	1c13      	adds	r3, r2, #0
    9fe2:	3b01      	subs	r3, #1
    9fe4:	d30b      	bcc.n	9ffe <memmove+0x30>
    9fe6:	4251      	negs	r1, r2
    9fe8:	1866      	adds	r6, r4, r1
    9fea:	5cf6      	ldrb	r6, [r6, r3]
    9fec:	1869      	adds	r1, r5, r1
    9fee:	54ce      	strb	r6, [r1, r3]
    9ff0:	e7f7      	b.n	9fe2 <memmove+0x14>
    9ff2:	4293      	cmp	r3, r2
    9ff4:	d003      	beq.n	9ffe <memmove+0x30>
    9ff6:	5ccc      	ldrb	r4, [r1, r3]
    9ff8:	54c4      	strb	r4, [r0, r3]
    9ffa:	3301      	adds	r3, #1
    9ffc:	e7f9      	b.n	9ff2 <memmove+0x24>
    9ffe:	bd70      	pop	{r4, r5, r6, pc}

0000a000 <_Balloc>:
    a000:	b570      	push	{r4, r5, r6, lr}
    a002:	6a45      	ldr	r5, [r0, #36]	; 0x24
    a004:	1c04      	adds	r4, r0, #0
    a006:	1c0e      	adds	r6, r1, #0
    a008:	2d00      	cmp	r5, #0
    a00a:	d107      	bne.n	a01c <_Balloc+0x1c>
    a00c:	2010      	movs	r0, #16
    a00e:	f7ff ffc9 	bl	9fa4 <malloc>
    a012:	6260      	str	r0, [r4, #36]	; 0x24
    a014:	6045      	str	r5, [r0, #4]
    a016:	6085      	str	r5, [r0, #8]
    a018:	6005      	str	r5, [r0, #0]
    a01a:	60c5      	str	r5, [r0, #12]
    a01c:	6a65      	ldr	r5, [r4, #36]	; 0x24
    a01e:	68eb      	ldr	r3, [r5, #12]
    a020:	2b00      	cmp	r3, #0
    a022:	d009      	beq.n	a038 <_Balloc+0x38>
    a024:	6a63      	ldr	r3, [r4, #36]	; 0x24
    a026:	00b2      	lsls	r2, r6, #2
    a028:	68db      	ldr	r3, [r3, #12]
    a02a:	189a      	adds	r2, r3, r2
    a02c:	6810      	ldr	r0, [r2, #0]
    a02e:	2800      	cmp	r0, #0
    a030:	d00e      	beq.n	a050 <_Balloc+0x50>
    a032:	6803      	ldr	r3, [r0, #0]
    a034:	6013      	str	r3, [r2, #0]
    a036:	e017      	b.n	a068 <_Balloc+0x68>
    a038:	1c20      	adds	r0, r4, #0
    a03a:	2104      	movs	r1, #4
    a03c:	2221      	movs	r2, #33	; 0x21
    a03e:	f000 fbdd 	bl	a7fc <_calloc_r>
    a042:	6a63      	ldr	r3, [r4, #36]	; 0x24
    a044:	60e8      	str	r0, [r5, #12]
    a046:	68db      	ldr	r3, [r3, #12]
    a048:	2b00      	cmp	r3, #0
    a04a:	d1eb      	bne.n	a024 <_Balloc+0x24>
    a04c:	2000      	movs	r0, #0
    a04e:	e00e      	b.n	a06e <_Balloc+0x6e>
    a050:	2101      	movs	r1, #1
    a052:	1c0d      	adds	r5, r1, #0
    a054:	40b5      	lsls	r5, r6
    a056:	1d6a      	adds	r2, r5, #5
    a058:	0092      	lsls	r2, r2, #2
    a05a:	1c20      	adds	r0, r4, #0
    a05c:	f000 fbce 	bl	a7fc <_calloc_r>
    a060:	2800      	cmp	r0, #0
    a062:	d0f3      	beq.n	a04c <_Balloc+0x4c>
    a064:	6046      	str	r6, [r0, #4]
    a066:	6085      	str	r5, [r0, #8]
    a068:	2200      	movs	r2, #0
    a06a:	6102      	str	r2, [r0, #16]
    a06c:	60c2      	str	r2, [r0, #12]
    a06e:	bd70      	pop	{r4, r5, r6, pc}

0000a070 <_Bfree>:
    a070:	b570      	push	{r4, r5, r6, lr}
    a072:	6a44      	ldr	r4, [r0, #36]	; 0x24
    a074:	1c06      	adds	r6, r0, #0
    a076:	1c0d      	adds	r5, r1, #0
    a078:	2c00      	cmp	r4, #0
    a07a:	d107      	bne.n	a08c <_Bfree+0x1c>
    a07c:	2010      	movs	r0, #16
    a07e:	f7ff ff91 	bl	9fa4 <malloc>
    a082:	6270      	str	r0, [r6, #36]	; 0x24
    a084:	6044      	str	r4, [r0, #4]
    a086:	6084      	str	r4, [r0, #8]
    a088:	6004      	str	r4, [r0, #0]
    a08a:	60c4      	str	r4, [r0, #12]
    a08c:	2d00      	cmp	r5, #0
    a08e:	d007      	beq.n	a0a0 <_Bfree+0x30>
    a090:	6a72      	ldr	r2, [r6, #36]	; 0x24
    a092:	6869      	ldr	r1, [r5, #4]
    a094:	68d2      	ldr	r2, [r2, #12]
    a096:	008b      	lsls	r3, r1, #2
    a098:	18d3      	adds	r3, r2, r3
    a09a:	681a      	ldr	r2, [r3, #0]
    a09c:	602a      	str	r2, [r5, #0]
    a09e:	601d      	str	r5, [r3, #0]
    a0a0:	bd70      	pop	{r4, r5, r6, pc}

0000a0a2 <__multadd>:
    a0a2:	b5f7      	push	{r0, r1, r2, r4, r5, r6, r7, lr}
    a0a4:	1c0c      	adds	r4, r1, #0
    a0a6:	1c1e      	adds	r6, r3, #0
    a0a8:	690d      	ldr	r5, [r1, #16]
    a0aa:	1c07      	adds	r7, r0, #0
    a0ac:	3114      	adds	r1, #20
    a0ae:	2300      	movs	r3, #0
    a0b0:	6808      	ldr	r0, [r1, #0]
    a0b2:	3301      	adds	r3, #1
    a0b4:	b280      	uxth	r0, r0
    a0b6:	4350      	muls	r0, r2
    a0b8:	1980      	adds	r0, r0, r6
    a0ba:	4684      	mov	ip, r0
    a0bc:	0c06      	lsrs	r6, r0, #16
    a0be:	6808      	ldr	r0, [r1, #0]
    a0c0:	0c00      	lsrs	r0, r0, #16
    a0c2:	4350      	muls	r0, r2
    a0c4:	1830      	adds	r0, r6, r0
    a0c6:	0c06      	lsrs	r6, r0, #16
    a0c8:	0400      	lsls	r0, r0, #16
    a0ca:	9001      	str	r0, [sp, #4]
    a0cc:	4660      	mov	r0, ip
    a0ce:	b280      	uxth	r0, r0
    a0d0:	4684      	mov	ip, r0
    a0d2:	9801      	ldr	r0, [sp, #4]
    a0d4:	4484      	add	ip, r0
    a0d6:	4660      	mov	r0, ip
    a0d8:	c101      	stmia	r1!, {r0}
    a0da:	42ab      	cmp	r3, r5
    a0dc:	dbe8      	blt.n	a0b0 <__multadd+0xe>
    a0de:	2e00      	cmp	r6, #0
    a0e0:	d01b      	beq.n	a11a <__multadd+0x78>
    a0e2:	68a3      	ldr	r3, [r4, #8]
    a0e4:	429d      	cmp	r5, r3
    a0e6:	db12      	blt.n	a10e <__multadd+0x6c>
    a0e8:	6861      	ldr	r1, [r4, #4]
    a0ea:	1c38      	adds	r0, r7, #0
    a0ec:	3101      	adds	r1, #1
    a0ee:	f7ff ff87 	bl	a000 <_Balloc>
    a0f2:	6922      	ldr	r2, [r4, #16]
    a0f4:	1c21      	adds	r1, r4, #0
    a0f6:	3202      	adds	r2, #2
    a0f8:	9001      	str	r0, [sp, #4]
    a0fa:	310c      	adds	r1, #12
    a0fc:	0092      	lsls	r2, r2, #2
    a0fe:	300c      	adds	r0, #12
    a100:	f7fc fc56 	bl	69b0 <memcpy>
    a104:	1c21      	adds	r1, r4, #0
    a106:	1c38      	adds	r0, r7, #0
    a108:	f7ff ffb2 	bl	a070 <_Bfree>
    a10c:	9c01      	ldr	r4, [sp, #4]
    a10e:	1d2b      	adds	r3, r5, #4
    a110:	009b      	lsls	r3, r3, #2
    a112:	18e3      	adds	r3, r4, r3
    a114:	3501      	adds	r5, #1
    a116:	605e      	str	r6, [r3, #4]
    a118:	6125      	str	r5, [r4, #16]
    a11a:	1c20      	adds	r0, r4, #0
    a11c:	bdfe      	pop	{r1, r2, r3, r4, r5, r6, r7, pc}

0000a11e <__s2b>:
    a11e:	b5f7      	push	{r0, r1, r2, r4, r5, r6, r7, lr}
    a120:	1c06      	adds	r6, r0, #0
    a122:	1c18      	adds	r0, r3, #0
    a124:	1c0f      	adds	r7, r1, #0
    a126:	3008      	adds	r0, #8
    a128:	2109      	movs	r1, #9
    a12a:	9301      	str	r3, [sp, #4]
    a12c:	1c14      	adds	r4, r2, #0
    a12e:	f000 fd7d 	bl	ac2c <__aeabi_idiv>
    a132:	2301      	movs	r3, #1
    a134:	2100      	movs	r1, #0
    a136:	4298      	cmp	r0, r3
    a138:	dd02      	ble.n	a140 <__s2b+0x22>
    a13a:	005b      	lsls	r3, r3, #1
    a13c:	3101      	adds	r1, #1
    a13e:	e7fa      	b.n	a136 <__s2b+0x18>
    a140:	1c30      	adds	r0, r6, #0
    a142:	f7ff ff5d 	bl	a000 <_Balloc>
    a146:	9b08      	ldr	r3, [sp, #32]
    a148:	1c01      	adds	r1, r0, #0
    a14a:	6143      	str	r3, [r0, #20]
    a14c:	2301      	movs	r3, #1
    a14e:	6103      	str	r3, [r0, #16]
    a150:	2c09      	cmp	r4, #9
    a152:	dd12      	ble.n	a17a <__s2b+0x5c>
    a154:	1c3b      	adds	r3, r7, #0
    a156:	3309      	adds	r3, #9
    a158:	9300      	str	r3, [sp, #0]
    a15a:	1c1d      	adds	r5, r3, #0
    a15c:	193f      	adds	r7, r7, r4
    a15e:	782b      	ldrb	r3, [r5, #0]
    a160:	1c30      	adds	r0, r6, #0
    a162:	3b30      	subs	r3, #48	; 0x30
    a164:	220a      	movs	r2, #10
    a166:	f7ff ff9c 	bl	a0a2 <__multadd>
    a16a:	3501      	adds	r5, #1
    a16c:	1c01      	adds	r1, r0, #0
    a16e:	42bd      	cmp	r5, r7
    a170:	d1f5      	bne.n	a15e <__s2b+0x40>
    a172:	9b00      	ldr	r3, [sp, #0]
    a174:	191f      	adds	r7, r3, r4
    a176:	3f08      	subs	r7, #8
    a178:	e001      	b.n	a17e <__s2b+0x60>
    a17a:	370a      	adds	r7, #10
    a17c:	2409      	movs	r4, #9
    a17e:	1c25      	adds	r5, r4, #0
    a180:	9b01      	ldr	r3, [sp, #4]
    a182:	429d      	cmp	r5, r3
    a184:	da09      	bge.n	a19a <__s2b+0x7c>
    a186:	1b3b      	subs	r3, r7, r4
    a188:	5d5b      	ldrb	r3, [r3, r5]
    a18a:	1c30      	adds	r0, r6, #0
    a18c:	3b30      	subs	r3, #48	; 0x30
    a18e:	220a      	movs	r2, #10
    a190:	f7ff ff87 	bl	a0a2 <__multadd>
    a194:	3501      	adds	r5, #1
    a196:	1c01      	adds	r1, r0, #0
    a198:	e7f2      	b.n	a180 <__s2b+0x62>
    a19a:	1c08      	adds	r0, r1, #0
    a19c:	bdfe      	pop	{r1, r2, r3, r4, r5, r6, r7, pc}

0000a19e <__hi0bits>:
    a19e:	2200      	movs	r2, #0
    a1a0:	1c03      	adds	r3, r0, #0
    a1a2:	0c01      	lsrs	r1, r0, #16
    a1a4:	4291      	cmp	r1, r2
    a1a6:	d101      	bne.n	a1ac <__hi0bits+0xe>
    a1a8:	0403      	lsls	r3, r0, #16
    a1aa:	2210      	movs	r2, #16
    a1ac:	0e19      	lsrs	r1, r3, #24
    a1ae:	d101      	bne.n	a1b4 <__hi0bits+0x16>
    a1b0:	3208      	adds	r2, #8
    a1b2:	021b      	lsls	r3, r3, #8
    a1b4:	0f19      	lsrs	r1, r3, #28
    a1b6:	d101      	bne.n	a1bc <__hi0bits+0x1e>
    a1b8:	3204      	adds	r2, #4
    a1ba:	011b      	lsls	r3, r3, #4
    a1bc:	0f99      	lsrs	r1, r3, #30
    a1be:	d101      	bne.n	a1c4 <__hi0bits+0x26>
    a1c0:	3202      	adds	r2, #2
    a1c2:	009b      	lsls	r3, r3, #2
    a1c4:	2b00      	cmp	r3, #0
    a1c6:	db04      	blt.n	a1d2 <__hi0bits+0x34>
    a1c8:	2020      	movs	r0, #32
    a1ca:	0059      	lsls	r1, r3, #1
    a1cc:	d502      	bpl.n	a1d4 <__hi0bits+0x36>
    a1ce:	1c50      	adds	r0, r2, #1
    a1d0:	e000      	b.n	a1d4 <__hi0bits+0x36>
    a1d2:	1c10      	adds	r0, r2, #0
    a1d4:	4770      	bx	lr

0000a1d6 <__lo0bits>:
    a1d6:	6803      	ldr	r3, [r0, #0]
    a1d8:	2207      	movs	r2, #7
    a1da:	1c01      	adds	r1, r0, #0
    a1dc:	401a      	ands	r2, r3
    a1de:	d00b      	beq.n	a1f8 <__lo0bits+0x22>
    a1e0:	2201      	movs	r2, #1
    a1e2:	2000      	movs	r0, #0
    a1e4:	4213      	tst	r3, r2
    a1e6:	d122      	bne.n	a22e <__lo0bits+0x58>
    a1e8:	2002      	movs	r0, #2
    a1ea:	4203      	tst	r3, r0
    a1ec:	d001      	beq.n	a1f2 <__lo0bits+0x1c>
    a1ee:	40d3      	lsrs	r3, r2
    a1f0:	e01b      	b.n	a22a <__lo0bits+0x54>
    a1f2:	089b      	lsrs	r3, r3, #2
    a1f4:	600b      	str	r3, [r1, #0]
    a1f6:	e01a      	b.n	a22e <__lo0bits+0x58>
    a1f8:	b298      	uxth	r0, r3
    a1fa:	2800      	cmp	r0, #0
    a1fc:	d101      	bne.n	a202 <__lo0bits+0x2c>
    a1fe:	0c1b      	lsrs	r3, r3, #16
    a200:	2210      	movs	r2, #16
    a202:	b2d8      	uxtb	r0, r3
    a204:	2800      	cmp	r0, #0
    a206:	d101      	bne.n	a20c <__lo0bits+0x36>
    a208:	3208      	adds	r2, #8
    a20a:	0a1b      	lsrs	r3, r3, #8
    a20c:	0718      	lsls	r0, r3, #28
    a20e:	d101      	bne.n	a214 <__lo0bits+0x3e>
    a210:	3204      	adds	r2, #4
    a212:	091b      	lsrs	r3, r3, #4
    a214:	0798      	lsls	r0, r3, #30
    a216:	d101      	bne.n	a21c <__lo0bits+0x46>
    a218:	3202      	adds	r2, #2
    a21a:	089b      	lsrs	r3, r3, #2
    a21c:	07d8      	lsls	r0, r3, #31
    a21e:	d404      	bmi.n	a22a <__lo0bits+0x54>
    a220:	085b      	lsrs	r3, r3, #1
    a222:	2020      	movs	r0, #32
    a224:	2b00      	cmp	r3, #0
    a226:	d002      	beq.n	a22e <__lo0bits+0x58>
    a228:	3201      	adds	r2, #1
    a22a:	600b      	str	r3, [r1, #0]
    a22c:	1c10      	adds	r0, r2, #0
    a22e:	4770      	bx	lr

0000a230 <__i2b>:
    a230:	b510      	push	{r4, lr}
    a232:	1c0c      	adds	r4, r1, #0
    a234:	2101      	movs	r1, #1
    a236:	f7ff fee3 	bl	a000 <_Balloc>
    a23a:	2301      	movs	r3, #1
    a23c:	6144      	str	r4, [r0, #20]
    a23e:	6103      	str	r3, [r0, #16]
    a240:	bd10      	pop	{r4, pc}

0000a242 <__multiply>:
    a242:	b5f0      	push	{r4, r5, r6, r7, lr}
    a244:	1c0c      	adds	r4, r1, #0
    a246:	1c15      	adds	r5, r2, #0
    a248:	6909      	ldr	r1, [r1, #16]
    a24a:	6912      	ldr	r2, [r2, #16]
    a24c:	b08b      	sub	sp, #44	; 0x2c
    a24e:	4291      	cmp	r1, r2
    a250:	da02      	bge.n	a258 <__multiply+0x16>
    a252:	1c23      	adds	r3, r4, #0
    a254:	1c2c      	adds	r4, r5, #0
    a256:	1c1d      	adds	r5, r3, #0
    a258:	6927      	ldr	r7, [r4, #16]
    a25a:	692e      	ldr	r6, [r5, #16]
    a25c:	68a2      	ldr	r2, [r4, #8]
    a25e:	19bb      	adds	r3, r7, r6
    a260:	6861      	ldr	r1, [r4, #4]
    a262:	9302      	str	r3, [sp, #8]
    a264:	4293      	cmp	r3, r2
    a266:	dd00      	ble.n	a26a <__multiply+0x28>
    a268:	3101      	adds	r1, #1
    a26a:	f7ff fec9 	bl	a000 <_Balloc>
    a26e:	1c03      	adds	r3, r0, #0
    a270:	9003      	str	r0, [sp, #12]
    a272:	9802      	ldr	r0, [sp, #8]
    a274:	3314      	adds	r3, #20
    a276:	0082      	lsls	r2, r0, #2
    a278:	189a      	adds	r2, r3, r2
    a27a:	1c19      	adds	r1, r3, #0
    a27c:	4291      	cmp	r1, r2
    a27e:	d202      	bcs.n	a286 <__multiply+0x44>
    a280:	2000      	movs	r0, #0
    a282:	c101      	stmia	r1!, {r0}
    a284:	e7fa      	b.n	a27c <__multiply+0x3a>
    a286:	3514      	adds	r5, #20
    a288:	3414      	adds	r4, #20
    a28a:	00bf      	lsls	r7, r7, #2
    a28c:	46ac      	mov	ip, r5
    a28e:	00b6      	lsls	r6, r6, #2
    a290:	19e7      	adds	r7, r4, r7
    a292:	4466      	add	r6, ip
    a294:	9404      	str	r4, [sp, #16]
    a296:	9707      	str	r7, [sp, #28]
    a298:	9609      	str	r6, [sp, #36]	; 0x24
    a29a:	9e09      	ldr	r6, [sp, #36]	; 0x24
    a29c:	45b4      	cmp	ip, r6
    a29e:	d256      	bcs.n	a34e <__multiply+0x10c>
    a2a0:	4665      	mov	r5, ip
    a2a2:	882d      	ldrh	r5, [r5, #0]
    a2a4:	9505      	str	r5, [sp, #20]
    a2a6:	2d00      	cmp	r5, #0
    a2a8:	d01f      	beq.n	a2ea <__multiply+0xa8>
    a2aa:	9c04      	ldr	r4, [sp, #16]
    a2ac:	1c19      	adds	r1, r3, #0
    a2ae:	2000      	movs	r0, #0
    a2b0:	680f      	ldr	r7, [r1, #0]
    a2b2:	cc40      	ldmia	r4!, {r6}
    a2b4:	b2bf      	uxth	r7, r7
    a2b6:	9d05      	ldr	r5, [sp, #20]
    a2b8:	9706      	str	r7, [sp, #24]
    a2ba:	b2b7      	uxth	r7, r6
    a2bc:	436f      	muls	r7, r5
    a2be:	9d06      	ldr	r5, [sp, #24]
    a2c0:	0c36      	lsrs	r6, r6, #16
    a2c2:	19ef      	adds	r7, r5, r7
    a2c4:	183f      	adds	r7, r7, r0
    a2c6:	6808      	ldr	r0, [r1, #0]
    a2c8:	9108      	str	r1, [sp, #32]
    a2ca:	0c05      	lsrs	r5, r0, #16
    a2cc:	9805      	ldr	r0, [sp, #20]
    a2ce:	4346      	muls	r6, r0
    a2d0:	0c38      	lsrs	r0, r7, #16
    a2d2:	19ad      	adds	r5, r5, r6
    a2d4:	182d      	adds	r5, r5, r0
    a2d6:	0c28      	lsrs	r0, r5, #16
    a2d8:	b2bf      	uxth	r7, r7
    a2da:	042d      	lsls	r5, r5, #16
    a2dc:	433d      	orrs	r5, r7
    a2de:	c120      	stmia	r1!, {r5}
    a2e0:	9d07      	ldr	r5, [sp, #28]
    a2e2:	42ac      	cmp	r4, r5
    a2e4:	d3e4      	bcc.n	a2b0 <__multiply+0x6e>
    a2e6:	9e08      	ldr	r6, [sp, #32]
    a2e8:	6070      	str	r0, [r6, #4]
    a2ea:	4667      	mov	r7, ip
    a2ec:	887d      	ldrh	r5, [r7, #2]
    a2ee:	2d00      	cmp	r5, #0
    a2f0:	d022      	beq.n	a338 <__multiply+0xf6>
    a2f2:	2600      	movs	r6, #0
    a2f4:	6818      	ldr	r0, [r3, #0]
    a2f6:	9c04      	ldr	r4, [sp, #16]
    a2f8:	1c19      	adds	r1, r3, #0
    a2fa:	9601      	str	r6, [sp, #4]
    a2fc:	8827      	ldrh	r7, [r4, #0]
    a2fe:	b280      	uxth	r0, r0
    a300:	436f      	muls	r7, r5
    a302:	9706      	str	r7, [sp, #24]
    a304:	9e06      	ldr	r6, [sp, #24]
    a306:	884f      	ldrh	r7, [r1, #2]
    a308:	9105      	str	r1, [sp, #20]
    a30a:	19f6      	adds	r6, r6, r7
    a30c:	9f01      	ldr	r7, [sp, #4]
    a30e:	19f7      	adds	r7, r6, r7
    a310:	9706      	str	r7, [sp, #24]
    a312:	043f      	lsls	r7, r7, #16
    a314:	4338      	orrs	r0, r7
    a316:	6008      	str	r0, [r1, #0]
    a318:	cc01      	ldmia	r4!, {r0}
    a31a:	888f      	ldrh	r7, [r1, #4]
    a31c:	0c00      	lsrs	r0, r0, #16
    a31e:	4368      	muls	r0, r5
    a320:	19c0      	adds	r0, r0, r7
    a322:	9f06      	ldr	r7, [sp, #24]
    a324:	3104      	adds	r1, #4
    a326:	0c3e      	lsrs	r6, r7, #16
    a328:	1980      	adds	r0, r0, r6
    a32a:	9f07      	ldr	r7, [sp, #28]
    a32c:	0c06      	lsrs	r6, r0, #16
    a32e:	9601      	str	r6, [sp, #4]
    a330:	42a7      	cmp	r7, r4
    a332:	d8e3      	bhi.n	a2fc <__multiply+0xba>
    a334:	9905      	ldr	r1, [sp, #20]
    a336:	6048      	str	r0, [r1, #4]
    a338:	2504      	movs	r5, #4
    a33a:	44ac      	add	ip, r5
    a33c:	195b      	adds	r3, r3, r5
    a33e:	e7ac      	b.n	a29a <__multiply+0x58>
    a340:	3a04      	subs	r2, #4
    a342:	6810      	ldr	r0, [r2, #0]
    a344:	2800      	cmp	r0, #0
    a346:	d105      	bne.n	a354 <__multiply+0x112>
    a348:	9f02      	ldr	r7, [sp, #8]
    a34a:	3f01      	subs	r7, #1
    a34c:	9702      	str	r7, [sp, #8]
    a34e:	9d02      	ldr	r5, [sp, #8]
    a350:	2d00      	cmp	r5, #0
    a352:	dcf5      	bgt.n	a340 <__multiply+0xfe>
    a354:	9f03      	ldr	r7, [sp, #12]
    a356:	9e02      	ldr	r6, [sp, #8]
    a358:	1c38      	adds	r0, r7, #0
    a35a:	613e      	str	r6, [r7, #16]
    a35c:	b00b      	add	sp, #44	; 0x2c
    a35e:	bdf0      	pop	{r4, r5, r6, r7, pc}

0000a360 <__pow5mult>:
    a360:	2303      	movs	r3, #3
    a362:	b5f7      	push	{r0, r1, r2, r4, r5, r6, r7, lr}
    a364:	4013      	ands	r3, r2
    a366:	1c05      	adds	r5, r0, #0
    a368:	1c0e      	adds	r6, r1, #0
    a36a:	1c14      	adds	r4, r2, #0
    a36c:	2b00      	cmp	r3, #0
    a36e:	d007      	beq.n	a380 <__pow5mult+0x20>
    a370:	4a22      	ldr	r2, [pc, #136]	; (a3fc <__pow5mult+0x9c>)
    a372:	3b01      	subs	r3, #1
    a374:	009b      	lsls	r3, r3, #2
    a376:	589a      	ldr	r2, [r3, r2]
    a378:	2300      	movs	r3, #0
    a37a:	f7ff fe92 	bl	a0a2 <__multadd>
    a37e:	1c06      	adds	r6, r0, #0
    a380:	10a4      	asrs	r4, r4, #2
    a382:	9401      	str	r4, [sp, #4]
    a384:	d037      	beq.n	a3f6 <__pow5mult+0x96>
    a386:	6a6c      	ldr	r4, [r5, #36]	; 0x24
    a388:	2c00      	cmp	r4, #0
    a38a:	d107      	bne.n	a39c <__pow5mult+0x3c>
    a38c:	2010      	movs	r0, #16
    a38e:	f7ff fe09 	bl	9fa4 <malloc>
    a392:	6268      	str	r0, [r5, #36]	; 0x24
    a394:	6044      	str	r4, [r0, #4]
    a396:	6084      	str	r4, [r0, #8]
    a398:	6004      	str	r4, [r0, #0]
    a39a:	60c4      	str	r4, [r0, #12]
    a39c:	6a6f      	ldr	r7, [r5, #36]	; 0x24
    a39e:	68bc      	ldr	r4, [r7, #8]
    a3a0:	2c00      	cmp	r4, #0
    a3a2:	d110      	bne.n	a3c6 <__pow5mult+0x66>
    a3a4:	1c28      	adds	r0, r5, #0
    a3a6:	4916      	ldr	r1, [pc, #88]	; (a400 <__pow5mult+0xa0>)
    a3a8:	f7ff ff42 	bl	a230 <__i2b>
    a3ac:	2300      	movs	r3, #0
    a3ae:	60b8      	str	r0, [r7, #8]
    a3b0:	1c04      	adds	r4, r0, #0
    a3b2:	6003      	str	r3, [r0, #0]
    a3b4:	e007      	b.n	a3c6 <__pow5mult+0x66>
    a3b6:	9b01      	ldr	r3, [sp, #4]
    a3b8:	105b      	asrs	r3, r3, #1
    a3ba:	9301      	str	r3, [sp, #4]
    a3bc:	d01b      	beq.n	a3f6 <__pow5mult+0x96>
    a3be:	6820      	ldr	r0, [r4, #0]
    a3c0:	2800      	cmp	r0, #0
    a3c2:	d00f      	beq.n	a3e4 <__pow5mult+0x84>
    a3c4:	1c04      	adds	r4, r0, #0
    a3c6:	9b01      	ldr	r3, [sp, #4]
    a3c8:	07db      	lsls	r3, r3, #31
    a3ca:	d5f4      	bpl.n	a3b6 <__pow5mult+0x56>
    a3cc:	1c31      	adds	r1, r6, #0
    a3ce:	1c22      	adds	r2, r4, #0
    a3d0:	1c28      	adds	r0, r5, #0
    a3d2:	f7ff ff36 	bl	a242 <__multiply>
    a3d6:	1c31      	adds	r1, r6, #0
    a3d8:	1c07      	adds	r7, r0, #0
    a3da:	1c28      	adds	r0, r5, #0
    a3dc:	f7ff fe48 	bl	a070 <_Bfree>
    a3e0:	1c3e      	adds	r6, r7, #0
    a3e2:	e7e8      	b.n	a3b6 <__pow5mult+0x56>
    a3e4:	1c28      	adds	r0, r5, #0
    a3e6:	1c21      	adds	r1, r4, #0
    a3e8:	1c22      	adds	r2, r4, #0
    a3ea:	f7ff ff2a 	bl	a242 <__multiply>
    a3ee:	2300      	movs	r3, #0
    a3f0:	6020      	str	r0, [r4, #0]
    a3f2:	6003      	str	r3, [r0, #0]
    a3f4:	e7e6      	b.n	a3c4 <__pow5mult+0x64>
    a3f6:	1c30      	adds	r0, r6, #0
    a3f8:	bdfe      	pop	{r1, r2, r3, r4, r5, r6, r7, pc}
    a3fa:	46c0      	nop			; (mov r8, r8)
    a3fc:	0000fb50 	.word	0x0000fb50
    a400:	00000271 	.word	0x00000271

0000a404 <__lshift>:
    a404:	b5f0      	push	{r4, r5, r6, r7, lr}
    a406:	1c0c      	adds	r4, r1, #0
    a408:	b085      	sub	sp, #20
    a40a:	9003      	str	r0, [sp, #12]
    a40c:	6920      	ldr	r0, [r4, #16]
    a40e:	1155      	asrs	r5, r2, #5
    a410:	1828      	adds	r0, r5, r0
    a412:	9002      	str	r0, [sp, #8]
    a414:	6849      	ldr	r1, [r1, #4]
    a416:	3001      	adds	r0, #1
    a418:	68a3      	ldr	r3, [r4, #8]
    a41a:	1c17      	adds	r7, r2, #0
    a41c:	9000      	str	r0, [sp, #0]
    a41e:	9a00      	ldr	r2, [sp, #0]
    a420:	429a      	cmp	r2, r3
    a422:	dd02      	ble.n	a42a <__lshift+0x26>
    a424:	3101      	adds	r1, #1
    a426:	005b      	lsls	r3, r3, #1
    a428:	e7f9      	b.n	a41e <__lshift+0x1a>
    a42a:	9803      	ldr	r0, [sp, #12]
    a42c:	f7ff fde8 	bl	a000 <_Balloc>
    a430:	1c02      	adds	r2, r0, #0
    a432:	1c06      	adds	r6, r0, #0
    a434:	3214      	adds	r2, #20
    a436:	2300      	movs	r3, #0
    a438:	42ab      	cmp	r3, r5
    a43a:	da04      	bge.n	a446 <__lshift+0x42>
    a43c:	0099      	lsls	r1, r3, #2
    a43e:	2000      	movs	r0, #0
    a440:	5050      	str	r0, [r2, r1]
    a442:	3301      	adds	r3, #1
    a444:	e7f8      	b.n	a438 <__lshift+0x34>
    a446:	43eb      	mvns	r3, r5
    a448:	17db      	asrs	r3, r3, #31
    a44a:	401d      	ands	r5, r3
    a44c:	00ad      	lsls	r5, r5, #2
    a44e:	6920      	ldr	r0, [r4, #16]
    a450:	1955      	adds	r5, r2, r5
    a452:	1c22      	adds	r2, r4, #0
    a454:	3214      	adds	r2, #20
    a456:	0083      	lsls	r3, r0, #2
    a458:	189b      	adds	r3, r3, r2
    a45a:	469c      	mov	ip, r3
    a45c:	231f      	movs	r3, #31
    a45e:	401f      	ands	r7, r3
    a460:	d014      	beq.n	a48c <__lshift+0x88>
    a462:	2320      	movs	r3, #32
    a464:	1bdb      	subs	r3, r3, r7
    a466:	9301      	str	r3, [sp, #4]
    a468:	2300      	movs	r3, #0
    a46a:	6810      	ldr	r0, [r2, #0]
    a46c:	1c29      	adds	r1, r5, #0
    a46e:	40b8      	lsls	r0, r7
    a470:	4303      	orrs	r3, r0
    a472:	c508      	stmia	r5!, {r3}
    a474:	ca08      	ldmia	r2!, {r3}
    a476:	9801      	ldr	r0, [sp, #4]
    a478:	40c3      	lsrs	r3, r0
    a47a:	4594      	cmp	ip, r2
    a47c:	d8f5      	bhi.n	a46a <__lshift+0x66>
    a47e:	604b      	str	r3, [r1, #4]
    a480:	2b00      	cmp	r3, #0
    a482:	d007      	beq.n	a494 <__lshift+0x90>
    a484:	9902      	ldr	r1, [sp, #8]
    a486:	3102      	adds	r1, #2
    a488:	9100      	str	r1, [sp, #0]
    a48a:	e003      	b.n	a494 <__lshift+0x90>
    a48c:	ca08      	ldmia	r2!, {r3}
    a48e:	c508      	stmia	r5!, {r3}
    a490:	4594      	cmp	ip, r2
    a492:	d8fb      	bhi.n	a48c <__lshift+0x88>
    a494:	9b00      	ldr	r3, [sp, #0]
    a496:	9803      	ldr	r0, [sp, #12]
    a498:	3b01      	subs	r3, #1
    a49a:	6133      	str	r3, [r6, #16]
    a49c:	1c21      	adds	r1, r4, #0
    a49e:	f7ff fde7 	bl	a070 <_Bfree>
    a4a2:	1c30      	adds	r0, r6, #0
    a4a4:	b005      	add	sp, #20
    a4a6:	bdf0      	pop	{r4, r5, r6, r7, pc}

0000a4a8 <__mcmp>:
    a4a8:	b510      	push	{r4, lr}
    a4aa:	6902      	ldr	r2, [r0, #16]
    a4ac:	690c      	ldr	r4, [r1, #16]
    a4ae:	1c03      	adds	r3, r0, #0
    a4b0:	1b10      	subs	r0, r2, r4
    a4b2:	d113      	bne.n	a4dc <__mcmp+0x34>
    a4b4:	1c1a      	adds	r2, r3, #0
    a4b6:	00a0      	lsls	r0, r4, #2
    a4b8:	3214      	adds	r2, #20
    a4ba:	3114      	adds	r1, #20
    a4bc:	1813      	adds	r3, r2, r0
    a4be:	1809      	adds	r1, r1, r0
    a4c0:	3b04      	subs	r3, #4
    a4c2:	3904      	subs	r1, #4
    a4c4:	681c      	ldr	r4, [r3, #0]
    a4c6:	6808      	ldr	r0, [r1, #0]
    a4c8:	4284      	cmp	r4, r0
    a4ca:	d004      	beq.n	a4d6 <__mcmp+0x2e>
    a4cc:	4284      	cmp	r4, r0
    a4ce:	4180      	sbcs	r0, r0
    a4d0:	2301      	movs	r3, #1
    a4d2:	4318      	orrs	r0, r3
    a4d4:	e002      	b.n	a4dc <__mcmp+0x34>
    a4d6:	4293      	cmp	r3, r2
    a4d8:	d8f2      	bhi.n	a4c0 <__mcmp+0x18>
    a4da:	2000      	movs	r0, #0
    a4dc:	bd10      	pop	{r4, pc}

0000a4de <__mdiff>:
    a4de:	b5f0      	push	{r4, r5, r6, r7, lr}
    a4e0:	1c07      	adds	r7, r0, #0
    a4e2:	b085      	sub	sp, #20
    a4e4:	1c08      	adds	r0, r1, #0
    a4e6:	1c0d      	adds	r5, r1, #0
    a4e8:	1c11      	adds	r1, r2, #0
    a4ea:	1c14      	adds	r4, r2, #0
    a4ec:	f7ff ffdc 	bl	a4a8 <__mcmp>
    a4f0:	1e06      	subs	r6, r0, #0
    a4f2:	d107      	bne.n	a504 <__mdiff+0x26>
    a4f4:	1c38      	adds	r0, r7, #0
    a4f6:	1c31      	adds	r1, r6, #0
    a4f8:	f7ff fd82 	bl	a000 <_Balloc>
    a4fc:	2301      	movs	r3, #1
    a4fe:	6103      	str	r3, [r0, #16]
    a500:	6146      	str	r6, [r0, #20]
    a502:	e050      	b.n	a5a6 <__mdiff+0xc8>
    a504:	2800      	cmp	r0, #0
    a506:	db01      	blt.n	a50c <__mdiff+0x2e>
    a508:	2600      	movs	r6, #0
    a50a:	e003      	b.n	a514 <__mdiff+0x36>
    a50c:	1c2b      	adds	r3, r5, #0
    a50e:	2601      	movs	r6, #1
    a510:	1c25      	adds	r5, r4, #0
    a512:	1c1c      	adds	r4, r3, #0
    a514:	6869      	ldr	r1, [r5, #4]
    a516:	1c38      	adds	r0, r7, #0
    a518:	f7ff fd72 	bl	a000 <_Balloc>
    a51c:	692a      	ldr	r2, [r5, #16]
    a51e:	1c2b      	adds	r3, r5, #0
    a520:	3314      	adds	r3, #20
    a522:	0091      	lsls	r1, r2, #2
    a524:	1859      	adds	r1, r3, r1
    a526:	9102      	str	r1, [sp, #8]
    a528:	6921      	ldr	r1, [r4, #16]
    a52a:	1c25      	adds	r5, r4, #0
    a52c:	3514      	adds	r5, #20
    a52e:	0089      	lsls	r1, r1, #2
    a530:	1869      	adds	r1, r5, r1
    a532:	1c04      	adds	r4, r0, #0
    a534:	9103      	str	r1, [sp, #12]
    a536:	60c6      	str	r6, [r0, #12]
    a538:	3414      	adds	r4, #20
    a53a:	2100      	movs	r1, #0
    a53c:	cb40      	ldmia	r3!, {r6}
    a53e:	cd80      	ldmia	r5!, {r7}
    a540:	46b4      	mov	ip, r6
    a542:	b2b6      	uxth	r6, r6
    a544:	1871      	adds	r1, r6, r1
    a546:	b2be      	uxth	r6, r7
    a548:	1b8e      	subs	r6, r1, r6
    a54a:	4661      	mov	r1, ip
    a54c:	9601      	str	r6, [sp, #4]
    a54e:	0c3f      	lsrs	r7, r7, #16
    a550:	0c0e      	lsrs	r6, r1, #16
    a552:	1bf7      	subs	r7, r6, r7
    a554:	9e01      	ldr	r6, [sp, #4]
    a556:	3404      	adds	r4, #4
    a558:	1431      	asrs	r1, r6, #16
    a55a:	187f      	adds	r7, r7, r1
    a55c:	1439      	asrs	r1, r7, #16
    a55e:	043f      	lsls	r7, r7, #16
    a560:	9700      	str	r7, [sp, #0]
    a562:	9f01      	ldr	r7, [sp, #4]
    a564:	1f26      	subs	r6, r4, #4
    a566:	46b4      	mov	ip, r6
    a568:	b2be      	uxth	r6, r7
    a56a:	9f00      	ldr	r7, [sp, #0]
    a56c:	4337      	orrs	r7, r6
    a56e:	4666      	mov	r6, ip
    a570:	6037      	str	r7, [r6, #0]
    a572:	9f03      	ldr	r7, [sp, #12]
    a574:	42bd      	cmp	r5, r7
    a576:	d3e1      	bcc.n	a53c <__mdiff+0x5e>
    a578:	9e02      	ldr	r6, [sp, #8]
    a57a:	1c25      	adds	r5, r4, #0
    a57c:	42b3      	cmp	r3, r6
    a57e:	d20b      	bcs.n	a598 <__mdiff+0xba>
    a580:	cb80      	ldmia	r3!, {r7}
    a582:	b2bd      	uxth	r5, r7
    a584:	186d      	adds	r5, r5, r1
    a586:	142e      	asrs	r6, r5, #16
    a588:	0c3f      	lsrs	r7, r7, #16
    a58a:	19f6      	adds	r6, r6, r7
    a58c:	1431      	asrs	r1, r6, #16
    a58e:	b2ad      	uxth	r5, r5
    a590:	0436      	lsls	r6, r6, #16
    a592:	4335      	orrs	r5, r6
    a594:	c420      	stmia	r4!, {r5}
    a596:	e7ef      	b.n	a578 <__mdiff+0x9a>
    a598:	3d04      	subs	r5, #4
    a59a:	682f      	ldr	r7, [r5, #0]
    a59c:	2f00      	cmp	r7, #0
    a59e:	d101      	bne.n	a5a4 <__mdiff+0xc6>
    a5a0:	3a01      	subs	r2, #1
    a5a2:	e7f9      	b.n	a598 <__mdiff+0xba>
    a5a4:	6102      	str	r2, [r0, #16]
    a5a6:	b005      	add	sp, #20
    a5a8:	bdf0      	pop	{r4, r5, r6, r7, pc}
	...

0000a5ac <__ulp>:
    a5ac:	4b0e      	ldr	r3, [pc, #56]	; (a5e8 <__ulp+0x3c>)
    a5ae:	4a0f      	ldr	r2, [pc, #60]	; (a5ec <__ulp+0x40>)
    a5b0:	400b      	ands	r3, r1
    a5b2:	189b      	adds	r3, r3, r2
    a5b4:	b510      	push	{r4, lr}
    a5b6:	2b00      	cmp	r3, #0
    a5b8:	dd01      	ble.n	a5be <__ulp+0x12>
    a5ba:	1c19      	adds	r1, r3, #0
    a5bc:	e009      	b.n	a5d2 <__ulp+0x26>
    a5be:	425b      	negs	r3, r3
    a5c0:	151b      	asrs	r3, r3, #20
    a5c2:	2000      	movs	r0, #0
    a5c4:	2100      	movs	r1, #0
    a5c6:	2b13      	cmp	r3, #19
    a5c8:	dc05      	bgt.n	a5d6 <__ulp+0x2a>
    a5ca:	2280      	movs	r2, #128	; 0x80
    a5cc:	0312      	lsls	r2, r2, #12
    a5ce:	1c11      	adds	r1, r2, #0
    a5d0:	4119      	asrs	r1, r3
    a5d2:	2000      	movs	r0, #0
    a5d4:	e006      	b.n	a5e4 <__ulp+0x38>
    a5d6:	2201      	movs	r2, #1
    a5d8:	2b32      	cmp	r3, #50	; 0x32
    a5da:	dc02      	bgt.n	a5e2 <__ulp+0x36>
    a5dc:	2433      	movs	r4, #51	; 0x33
    a5de:	1ae3      	subs	r3, r4, r3
    a5e0:	409a      	lsls	r2, r3
    a5e2:	1c10      	adds	r0, r2, #0
    a5e4:	bd10      	pop	{r4, pc}
    a5e6:	46c0      	nop			; (mov r8, r8)
    a5e8:	7ff00000 	.word	0x7ff00000
    a5ec:	fcc00000 	.word	0xfcc00000

0000a5f0 <__b2d>:
    a5f0:	6903      	ldr	r3, [r0, #16]
    a5f2:	b5f7      	push	{r0, r1, r2, r4, r5, r6, r7, lr}
    a5f4:	1c06      	adds	r6, r0, #0
    a5f6:	3614      	adds	r6, #20
    a5f8:	009b      	lsls	r3, r3, #2
    a5fa:	18f3      	adds	r3, r6, r3
    a5fc:	1c1c      	adds	r4, r3, #0
    a5fe:	3c04      	subs	r4, #4
    a600:	6825      	ldr	r5, [r4, #0]
    a602:	1c0f      	adds	r7, r1, #0
    a604:	1c28      	adds	r0, r5, #0
    a606:	9301      	str	r3, [sp, #4]
    a608:	f7ff fdc9 	bl	a19e <__hi0bits>
    a60c:	2320      	movs	r3, #32
    a60e:	1a1b      	subs	r3, r3, r0
    a610:	603b      	str	r3, [r7, #0]
    a612:	491f      	ldr	r1, [pc, #124]	; (a690 <__b2d+0xa0>)
    a614:	280a      	cmp	r0, #10
    a616:	dc13      	bgt.n	a640 <__b2d+0x50>
    a618:	230b      	movs	r3, #11
    a61a:	1a1b      	subs	r3, r3, r0
    a61c:	1c2f      	adds	r7, r5, #0
    a61e:	40df      	lsrs	r7, r3
    a620:	469c      	mov	ip, r3
    a622:	1c0b      	adds	r3, r1, #0
    a624:	433b      	orrs	r3, r7
    a626:	2100      	movs	r1, #0
    a628:	42b4      	cmp	r4, r6
    a62a:	d902      	bls.n	a632 <__b2d+0x42>
    a62c:	9901      	ldr	r1, [sp, #4]
    a62e:	3908      	subs	r1, #8
    a630:	6809      	ldr	r1, [r1, #0]
    a632:	4664      	mov	r4, ip
    a634:	40e1      	lsrs	r1, r4
    a636:	3015      	adds	r0, #21
    a638:	4085      	lsls	r5, r0
    a63a:	1c0a      	adds	r2, r1, #0
    a63c:	432a      	orrs	r2, r5
    a63e:	e022      	b.n	a686 <__b2d+0x96>
    a640:	2700      	movs	r7, #0
    a642:	42b4      	cmp	r4, r6
    a644:	d902      	bls.n	a64c <__b2d+0x5c>
    a646:	9c01      	ldr	r4, [sp, #4]
    a648:	3c08      	subs	r4, #8
    a64a:	6827      	ldr	r7, [r4, #0]
    a64c:	230b      	movs	r3, #11
    a64e:	425b      	negs	r3, r3
    a650:	181b      	adds	r3, r3, r0
    a652:	469c      	mov	ip, r3
    a654:	2b00      	cmp	r3, #0
    a656:	d013      	beq.n	a680 <__b2d+0x90>
    a658:	232b      	movs	r3, #43	; 0x2b
    a65a:	1a18      	subs	r0, r3, r0
    a65c:	4663      	mov	r3, ip
    a65e:	409d      	lsls	r5, r3
    a660:	4329      	orrs	r1, r5
    a662:	1c3d      	adds	r5, r7, #0
    a664:	1c0b      	adds	r3, r1, #0
    a666:	40c5      	lsrs	r5, r0
    a668:	432b      	orrs	r3, r5
    a66a:	2100      	movs	r1, #0
    a66c:	42b4      	cmp	r4, r6
    a66e:	d901      	bls.n	a674 <__b2d+0x84>
    a670:	3c04      	subs	r4, #4
    a672:	6821      	ldr	r1, [r4, #0]
    a674:	40c1      	lsrs	r1, r0
    a676:	4664      	mov	r4, ip
    a678:	40a7      	lsls	r7, r4
    a67a:	1c0a      	adds	r2, r1, #0
    a67c:	433a      	orrs	r2, r7
    a67e:	e002      	b.n	a686 <__b2d+0x96>
    a680:	1c0b      	adds	r3, r1, #0
    a682:	432b      	orrs	r3, r5
    a684:	1c3a      	adds	r2, r7, #0
    a686:	1c10      	adds	r0, r2, #0
    a688:	1c19      	adds	r1, r3, #0
    a68a:	b003      	add	sp, #12
    a68c:	bdf0      	pop	{r4, r5, r6, r7, pc}
    a68e:	46c0      	nop			; (mov r8, r8)
    a690:	3ff00000 	.word	0x3ff00000

0000a694 <__d2b>:
    a694:	b5f7      	push	{r0, r1, r2, r4, r5, r6, r7, lr}
    a696:	2101      	movs	r1, #1
    a698:	1c1d      	adds	r5, r3, #0
    a69a:	1c14      	adds	r4, r2, #0
    a69c:	f7ff fcb0 	bl	a000 <_Balloc>
    a6a0:	006f      	lsls	r7, r5, #1
    a6a2:	032b      	lsls	r3, r5, #12
    a6a4:	1c06      	adds	r6, r0, #0
    a6a6:	0b1b      	lsrs	r3, r3, #12
    a6a8:	0d7f      	lsrs	r7, r7, #21
    a6aa:	d002      	beq.n	a6b2 <__d2b+0x1e>
    a6ac:	2280      	movs	r2, #128	; 0x80
    a6ae:	0352      	lsls	r2, r2, #13
    a6b0:	4313      	orrs	r3, r2
    a6b2:	9301      	str	r3, [sp, #4]
    a6b4:	2c00      	cmp	r4, #0
    a6b6:	d019      	beq.n	a6ec <__d2b+0x58>
    a6b8:	4668      	mov	r0, sp
    a6ba:	9400      	str	r4, [sp, #0]
    a6bc:	f7ff fd8b 	bl	a1d6 <__lo0bits>
    a6c0:	9a00      	ldr	r2, [sp, #0]
    a6c2:	2800      	cmp	r0, #0
    a6c4:	d009      	beq.n	a6da <__d2b+0x46>
    a6c6:	9b01      	ldr	r3, [sp, #4]
    a6c8:	2120      	movs	r1, #32
    a6ca:	1c1c      	adds	r4, r3, #0
    a6cc:	1a09      	subs	r1, r1, r0
    a6ce:	408c      	lsls	r4, r1
    a6d0:	4322      	orrs	r2, r4
    a6d2:	40c3      	lsrs	r3, r0
    a6d4:	6172      	str	r2, [r6, #20]
    a6d6:	9301      	str	r3, [sp, #4]
    a6d8:	e000      	b.n	a6dc <__d2b+0x48>
    a6da:	6172      	str	r2, [r6, #20]
    a6dc:	9c01      	ldr	r4, [sp, #4]
    a6de:	61b4      	str	r4, [r6, #24]
    a6e0:	4263      	negs	r3, r4
    a6e2:	4163      	adcs	r3, r4
    a6e4:	2402      	movs	r4, #2
    a6e6:	1ae4      	subs	r4, r4, r3
    a6e8:	6134      	str	r4, [r6, #16]
    a6ea:	e007      	b.n	a6fc <__d2b+0x68>
    a6ec:	a801      	add	r0, sp, #4
    a6ee:	f7ff fd72 	bl	a1d6 <__lo0bits>
    a6f2:	9901      	ldr	r1, [sp, #4]
    a6f4:	2401      	movs	r4, #1
    a6f6:	6171      	str	r1, [r6, #20]
    a6f8:	6134      	str	r4, [r6, #16]
    a6fa:	3020      	adds	r0, #32
    a6fc:	2f00      	cmp	r7, #0
    a6fe:	d009      	beq.n	a714 <__d2b+0x80>
    a700:	4a0d      	ldr	r2, [pc, #52]	; (a738 <__d2b+0xa4>)
    a702:	9c08      	ldr	r4, [sp, #32]
    a704:	18bf      	adds	r7, r7, r2
    a706:	183f      	adds	r7, r7, r0
    a708:	6027      	str	r7, [r4, #0]
    a70a:	2335      	movs	r3, #53	; 0x35
    a70c:	9c09      	ldr	r4, [sp, #36]	; 0x24
    a70e:	1a18      	subs	r0, r3, r0
    a710:	6020      	str	r0, [r4, #0]
    a712:	e00e      	b.n	a732 <__d2b+0x9e>
    a714:	4909      	ldr	r1, [pc, #36]	; (a73c <__d2b+0xa8>)
    a716:	9a08      	ldr	r2, [sp, #32]
    a718:	1840      	adds	r0, r0, r1
    a71a:	4909      	ldr	r1, [pc, #36]	; (a740 <__d2b+0xac>)
    a71c:	6010      	str	r0, [r2, #0]
    a71e:	1863      	adds	r3, r4, r1
    a720:	009b      	lsls	r3, r3, #2
    a722:	18f3      	adds	r3, r6, r3
    a724:	6958      	ldr	r0, [r3, #20]
    a726:	f7ff fd3a 	bl	a19e <__hi0bits>
    a72a:	0164      	lsls	r4, r4, #5
    a72c:	9a09      	ldr	r2, [sp, #36]	; 0x24
    a72e:	1a24      	subs	r4, r4, r0
    a730:	6014      	str	r4, [r2, #0]
    a732:	1c30      	adds	r0, r6, #0
    a734:	bdfe      	pop	{r1, r2, r3, r4, r5, r6, r7, pc}
    a736:	46c0      	nop			; (mov r8, r8)
    a738:	fffffbcd 	.word	0xfffffbcd
    a73c:	fffffbce 	.word	0xfffffbce
    a740:	3fffffff 	.word	0x3fffffff

0000a744 <__ratio>:
    a744:	b5f7      	push	{r0, r1, r2, r4, r5, r6, r7, lr}
    a746:	1c0e      	adds	r6, r1, #0
    a748:	4669      	mov	r1, sp
    a74a:	1c07      	adds	r7, r0, #0
    a74c:	f7ff ff50 	bl	a5f0 <__b2d>
    a750:	1c04      	adds	r4, r0, #0
    a752:	1c0d      	adds	r5, r1, #0
    a754:	1c30      	adds	r0, r6, #0
    a756:	a901      	add	r1, sp, #4
    a758:	f7ff ff4a 	bl	a5f0 <__b2d>
    a75c:	1c02      	adds	r2, r0, #0
    a75e:	1c0b      	adds	r3, r1, #0
    a760:	9800      	ldr	r0, [sp, #0]
    a762:	9901      	ldr	r1, [sp, #4]
    a764:	693f      	ldr	r7, [r7, #16]
    a766:	1a40      	subs	r0, r0, r1
    a768:	6931      	ldr	r1, [r6, #16]
    a76a:	4684      	mov	ip, r0
    a76c:	1a79      	subs	r1, r7, r1
    a76e:	0149      	lsls	r1, r1, #5
    a770:	4461      	add	r1, ip
    a772:	2900      	cmp	r1, #0
    a774:	dd02      	ble.n	a77c <__ratio+0x38>
    a776:	0509      	lsls	r1, r1, #20
    a778:	194d      	adds	r5, r1, r5
    a77a:	e001      	b.n	a780 <__ratio+0x3c>
    a77c:	0509      	lsls	r1, r1, #20
    a77e:	1a5b      	subs	r3, r3, r1
    a780:	1c20      	adds	r0, r4, #0
    a782:	1c29      	adds	r1, r5, #0
    a784:	f001 fd66 	bl	c254 <__aeabi_ddiv>
    a788:	b003      	add	sp, #12
    a78a:	bdf0      	pop	{r4, r5, r6, r7, pc}

0000a78c <__copybits>:
    a78c:	3901      	subs	r1, #1
    a78e:	b510      	push	{r4, lr}
    a790:	1c13      	adds	r3, r2, #0
    a792:	1149      	asrs	r1, r1, #5
    a794:	6912      	ldr	r2, [r2, #16]
    a796:	3101      	adds	r1, #1
    a798:	0089      	lsls	r1, r1, #2
    a79a:	3314      	adds	r3, #20
    a79c:	0092      	lsls	r2, r2, #2
    a79e:	1841      	adds	r1, r0, r1
    a7a0:	189a      	adds	r2, r3, r2
    a7a2:	4293      	cmp	r3, r2
    a7a4:	d202      	bcs.n	a7ac <__copybits+0x20>
    a7a6:	cb10      	ldmia	r3!, {r4}
    a7a8:	c010      	stmia	r0!, {r4}
    a7aa:	e7fa      	b.n	a7a2 <__copybits+0x16>
    a7ac:	4288      	cmp	r0, r1
    a7ae:	d202      	bcs.n	a7b6 <__copybits+0x2a>
    a7b0:	2300      	movs	r3, #0
    a7b2:	c008      	stmia	r0!, {r3}
    a7b4:	e7fa      	b.n	a7ac <__copybits+0x20>
    a7b6:	bd10      	pop	{r4, pc}

0000a7b8 <__any_on>:
    a7b8:	1c02      	adds	r2, r0, #0
    a7ba:	6900      	ldr	r0, [r0, #16]
    a7bc:	b510      	push	{r4, lr}
    a7be:	3214      	adds	r2, #20
    a7c0:	114b      	asrs	r3, r1, #5
    a7c2:	4283      	cmp	r3, r0
    a7c4:	dc0d      	bgt.n	a7e2 <__any_on+0x2a>
    a7c6:	da0d      	bge.n	a7e4 <__any_on+0x2c>
    a7c8:	201f      	movs	r0, #31
    a7ca:	4001      	ands	r1, r0
    a7cc:	d00a      	beq.n	a7e4 <__any_on+0x2c>
    a7ce:	0098      	lsls	r0, r3, #2
    a7d0:	5884      	ldr	r4, [r0, r2]
    a7d2:	1c20      	adds	r0, r4, #0
    a7d4:	40c8      	lsrs	r0, r1
    a7d6:	4088      	lsls	r0, r1
    a7d8:	1c01      	adds	r1, r0, #0
    a7da:	2001      	movs	r0, #1
    a7dc:	42a1      	cmp	r1, r4
    a7de:	d10c      	bne.n	a7fa <__any_on+0x42>
    a7e0:	e000      	b.n	a7e4 <__any_on+0x2c>
    a7e2:	1c03      	adds	r3, r0, #0
    a7e4:	009b      	lsls	r3, r3, #2
    a7e6:	18d3      	adds	r3, r2, r3
    a7e8:	4293      	cmp	r3, r2
    a7ea:	d905      	bls.n	a7f8 <__any_on+0x40>
    a7ec:	3b04      	subs	r3, #4
    a7ee:	6819      	ldr	r1, [r3, #0]
    a7f0:	2900      	cmp	r1, #0
    a7f2:	d0f9      	beq.n	a7e8 <__any_on+0x30>
    a7f4:	2001      	movs	r0, #1
    a7f6:	e000      	b.n	a7fa <__any_on+0x42>
    a7f8:	2000      	movs	r0, #0
    a7fa:	bd10      	pop	{r4, pc}

0000a7fc <_calloc_r>:
    a7fc:	b538      	push	{r3, r4, r5, lr}
    a7fe:	1c15      	adds	r5, r2, #0
    a800:	434d      	muls	r5, r1
    a802:	1c29      	adds	r1, r5, #0
    a804:	f000 f850 	bl	a8a8 <_malloc_r>
    a808:	1e04      	subs	r4, r0, #0
    a80a:	d003      	beq.n	a814 <_calloc_r+0x18>
    a80c:	2100      	movs	r1, #0
    a80e:	1c2a      	adds	r2, r5, #0
    a810:	f7fc f8d7 	bl	69c2 <memset>
    a814:	1c20      	adds	r0, r4, #0
    a816:	bd38      	pop	{r3, r4, r5, pc}

0000a818 <_free_r>:
    a818:	b530      	push	{r4, r5, lr}
    a81a:	2900      	cmp	r1, #0
    a81c:	d040      	beq.n	a8a0 <_free_r+0x88>
    a81e:	3904      	subs	r1, #4
    a820:	680b      	ldr	r3, [r1, #0]
    a822:	2b00      	cmp	r3, #0
    a824:	da00      	bge.n	a828 <_free_r+0x10>
    a826:	18c9      	adds	r1, r1, r3
    a828:	4a1e      	ldr	r2, [pc, #120]	; (a8a4 <_free_r+0x8c>)
    a82a:	6813      	ldr	r3, [r2, #0]
    a82c:	1c14      	adds	r4, r2, #0
    a82e:	2b00      	cmp	r3, #0
    a830:	d102      	bne.n	a838 <_free_r+0x20>
    a832:	604b      	str	r3, [r1, #4]
    a834:	6011      	str	r1, [r2, #0]
    a836:	e033      	b.n	a8a0 <_free_r+0x88>
    a838:	4299      	cmp	r1, r3
    a83a:	d20f      	bcs.n	a85c <_free_r+0x44>
    a83c:	6808      	ldr	r0, [r1, #0]
    a83e:	180a      	adds	r2, r1, r0
    a840:	429a      	cmp	r2, r3
    a842:	d105      	bne.n	a850 <_free_r+0x38>
    a844:	6813      	ldr	r3, [r2, #0]
    a846:	6852      	ldr	r2, [r2, #4]
    a848:	18c0      	adds	r0, r0, r3
    a84a:	6008      	str	r0, [r1, #0]
    a84c:	604a      	str	r2, [r1, #4]
    a84e:	e000      	b.n	a852 <_free_r+0x3a>
    a850:	604b      	str	r3, [r1, #4]
    a852:	6021      	str	r1, [r4, #0]
    a854:	e024      	b.n	a8a0 <_free_r+0x88>
    a856:	428a      	cmp	r2, r1
    a858:	d803      	bhi.n	a862 <_free_r+0x4a>
    a85a:	1c13      	adds	r3, r2, #0
    a85c:	685a      	ldr	r2, [r3, #4]
    a85e:	2a00      	cmp	r2, #0
    a860:	d1f9      	bne.n	a856 <_free_r+0x3e>
    a862:	681d      	ldr	r5, [r3, #0]
    a864:	195c      	adds	r4, r3, r5
    a866:	428c      	cmp	r4, r1
    a868:	d10b      	bne.n	a882 <_free_r+0x6a>
    a86a:	6809      	ldr	r1, [r1, #0]
    a86c:	1869      	adds	r1, r5, r1
    a86e:	1858      	adds	r0, r3, r1
    a870:	6019      	str	r1, [r3, #0]
    a872:	4290      	cmp	r0, r2
    a874:	d114      	bne.n	a8a0 <_free_r+0x88>
    a876:	6814      	ldr	r4, [r2, #0]
    a878:	6852      	ldr	r2, [r2, #4]
    a87a:	1909      	adds	r1, r1, r4
    a87c:	6019      	str	r1, [r3, #0]
    a87e:	605a      	str	r2, [r3, #4]
    a880:	e00e      	b.n	a8a0 <_free_r+0x88>
    a882:	428c      	cmp	r4, r1
    a884:	d902      	bls.n	a88c <_free_r+0x74>
    a886:	230c      	movs	r3, #12
    a888:	6003      	str	r3, [r0, #0]
    a88a:	e009      	b.n	a8a0 <_free_r+0x88>
    a88c:	6808      	ldr	r0, [r1, #0]
    a88e:	180c      	adds	r4, r1, r0
    a890:	4294      	cmp	r4, r2
    a892:	d103      	bne.n	a89c <_free_r+0x84>
    a894:	6814      	ldr	r4, [r2, #0]
    a896:	6852      	ldr	r2, [r2, #4]
    a898:	1900      	adds	r0, r0, r4
    a89a:	6008      	str	r0, [r1, #0]
    a89c:	604a      	str	r2, [r1, #4]
    a89e:	6059      	str	r1, [r3, #4]
    a8a0:	bd30      	pop	{r4, r5, pc}
    a8a2:	46c0      	nop			; (mov r8, r8)
    a8a4:	200002f8 	.word	0x200002f8

0000a8a8 <_malloc_r>:
    a8a8:	b570      	push	{r4, r5, r6, lr}
    a8aa:	2303      	movs	r3, #3
    a8ac:	1ccd      	adds	r5, r1, #3
    a8ae:	439d      	bics	r5, r3
    a8b0:	3508      	adds	r5, #8
    a8b2:	1c06      	adds	r6, r0, #0
    a8b4:	2d0c      	cmp	r5, #12
    a8b6:	d201      	bcs.n	a8bc <_malloc_r+0x14>
    a8b8:	250c      	movs	r5, #12
    a8ba:	e001      	b.n	a8c0 <_malloc_r+0x18>
    a8bc:	2d00      	cmp	r5, #0
    a8be:	db3f      	blt.n	a940 <_malloc_r+0x98>
    a8c0:	428d      	cmp	r5, r1
    a8c2:	d33d      	bcc.n	a940 <_malloc_r+0x98>
    a8c4:	4b20      	ldr	r3, [pc, #128]	; (a948 <_malloc_r+0xa0>)
    a8c6:	681c      	ldr	r4, [r3, #0]
    a8c8:	1c1a      	adds	r2, r3, #0
    a8ca:	1c21      	adds	r1, r4, #0
    a8cc:	2900      	cmp	r1, #0
    a8ce:	d013      	beq.n	a8f8 <_malloc_r+0x50>
    a8d0:	6808      	ldr	r0, [r1, #0]
    a8d2:	1b43      	subs	r3, r0, r5
    a8d4:	d40d      	bmi.n	a8f2 <_malloc_r+0x4a>
    a8d6:	2b0b      	cmp	r3, #11
    a8d8:	d902      	bls.n	a8e0 <_malloc_r+0x38>
    a8da:	600b      	str	r3, [r1, #0]
    a8dc:	18cc      	adds	r4, r1, r3
    a8de:	e01e      	b.n	a91e <_malloc_r+0x76>
    a8e0:	428c      	cmp	r4, r1
    a8e2:	d102      	bne.n	a8ea <_malloc_r+0x42>
    a8e4:	6863      	ldr	r3, [r4, #4]
    a8e6:	6013      	str	r3, [r2, #0]
    a8e8:	e01a      	b.n	a920 <_malloc_r+0x78>
    a8ea:	6848      	ldr	r0, [r1, #4]
    a8ec:	6060      	str	r0, [r4, #4]
    a8ee:	1c0c      	adds	r4, r1, #0
    a8f0:	e016      	b.n	a920 <_malloc_r+0x78>
    a8f2:	1c0c      	adds	r4, r1, #0
    a8f4:	6849      	ldr	r1, [r1, #4]
    a8f6:	e7e9      	b.n	a8cc <_malloc_r+0x24>
    a8f8:	4c14      	ldr	r4, [pc, #80]	; (a94c <_malloc_r+0xa4>)
    a8fa:	6820      	ldr	r0, [r4, #0]
    a8fc:	2800      	cmp	r0, #0
    a8fe:	d103      	bne.n	a908 <_malloc_r+0x60>
    a900:	1c30      	adds	r0, r6, #0
    a902:	f000 f84b 	bl	a99c <_sbrk_r>
    a906:	6020      	str	r0, [r4, #0]
    a908:	1c30      	adds	r0, r6, #0
    a90a:	1c29      	adds	r1, r5, #0
    a90c:	f000 f846 	bl	a99c <_sbrk_r>
    a910:	1c43      	adds	r3, r0, #1
    a912:	d015      	beq.n	a940 <_malloc_r+0x98>
    a914:	1cc4      	adds	r4, r0, #3
    a916:	2303      	movs	r3, #3
    a918:	439c      	bics	r4, r3
    a91a:	4284      	cmp	r4, r0
    a91c:	d10a      	bne.n	a934 <_malloc_r+0x8c>
    a91e:	6025      	str	r5, [r4, #0]
    a920:	1c20      	adds	r0, r4, #0
    a922:	300b      	adds	r0, #11
    a924:	2207      	movs	r2, #7
    a926:	1d23      	adds	r3, r4, #4
    a928:	4390      	bics	r0, r2
    a92a:	1ac3      	subs	r3, r0, r3
    a92c:	d00b      	beq.n	a946 <_malloc_r+0x9e>
    a92e:	425a      	negs	r2, r3
    a930:	50e2      	str	r2, [r4, r3]
    a932:	e008      	b.n	a946 <_malloc_r+0x9e>
    a934:	1a21      	subs	r1, r4, r0
    a936:	1c30      	adds	r0, r6, #0
    a938:	f000 f830 	bl	a99c <_sbrk_r>
    a93c:	3001      	adds	r0, #1
    a93e:	d1ee      	bne.n	a91e <_malloc_r+0x76>
    a940:	230c      	movs	r3, #12
    a942:	6033      	str	r3, [r6, #0]
    a944:	2000      	movs	r0, #0
    a946:	bd70      	pop	{r4, r5, r6, pc}
    a948:	200002f8 	.word	0x200002f8
    a94c:	200002f4 	.word	0x200002f4

0000a950 <_realloc_r>:
    a950:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
    a952:	1c06      	adds	r6, r0, #0
    a954:	1c0c      	adds	r4, r1, #0
    a956:	1c15      	adds	r5, r2, #0
    a958:	2900      	cmp	r1, #0
    a95a:	d104      	bne.n	a966 <_realloc_r+0x16>
    a95c:	1c11      	adds	r1, r2, #0
    a95e:	f7ff ffa3 	bl	a8a8 <_malloc_r>
    a962:	1c04      	adds	r4, r0, #0
    a964:	e018      	b.n	a998 <_realloc_r+0x48>
    a966:	2a00      	cmp	r2, #0
    a968:	d103      	bne.n	a972 <_realloc_r+0x22>
    a96a:	f7ff ff55 	bl	a818 <_free_r>
    a96e:	1c2c      	adds	r4, r5, #0
    a970:	e012      	b.n	a998 <_realloc_r+0x48>
    a972:	f000 f8e5 	bl	ab40 <_malloc_usable_size_r>
    a976:	42a8      	cmp	r0, r5
    a978:	d20e      	bcs.n	a998 <_realloc_r+0x48>
    a97a:	1c30      	adds	r0, r6, #0
    a97c:	1c29      	adds	r1, r5, #0
    a97e:	f7ff ff93 	bl	a8a8 <_malloc_r>
    a982:	1e07      	subs	r7, r0, #0
    a984:	d007      	beq.n	a996 <_realloc_r+0x46>
    a986:	1c21      	adds	r1, r4, #0
    a988:	1c2a      	adds	r2, r5, #0
    a98a:	f7fc f811 	bl	69b0 <memcpy>
    a98e:	1c30      	adds	r0, r6, #0
    a990:	1c21      	adds	r1, r4, #0
    a992:	f7ff ff41 	bl	a818 <_free_r>
    a996:	1c3c      	adds	r4, r7, #0
    a998:	1c20      	adds	r0, r4, #0
    a99a:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}

0000a99c <_sbrk_r>:
    a99c:	b538      	push	{r3, r4, r5, lr}
    a99e:	4c07      	ldr	r4, [pc, #28]	; (a9bc <_sbrk_r+0x20>)
    a9a0:	2300      	movs	r3, #0
    a9a2:	1c05      	adds	r5, r0, #0
    a9a4:	1c08      	adds	r0, r1, #0
    a9a6:	6023      	str	r3, [r4, #0]
    a9a8:	f7fb fbec 	bl	6184 <_sbrk>
    a9ac:	1c43      	adds	r3, r0, #1
    a9ae:	d103      	bne.n	a9b8 <_sbrk_r+0x1c>
    a9b0:	6823      	ldr	r3, [r4, #0]
    a9b2:	2b00      	cmp	r3, #0
    a9b4:	d000      	beq.n	a9b8 <_sbrk_r+0x1c>
    a9b6:	602b      	str	r3, [r5, #0]
    a9b8:	bd38      	pop	{r3, r4, r5, pc}
    a9ba:	46c0      	nop			; (mov r8, r8)
    a9bc:	20002ff8 	.word	0x20002ff8

0000a9c0 <__sread>:
    a9c0:	b538      	push	{r3, r4, r5, lr}
    a9c2:	1c0c      	adds	r4, r1, #0
    a9c4:	250e      	movs	r5, #14
    a9c6:	5f49      	ldrsh	r1, [r1, r5]
    a9c8:	f000 f8c4 	bl	ab54 <_read_r>
    a9cc:	2800      	cmp	r0, #0
    a9ce:	db03      	blt.n	a9d8 <__sread+0x18>
    a9d0:	6d62      	ldr	r2, [r4, #84]	; 0x54
    a9d2:	1813      	adds	r3, r2, r0
    a9d4:	6563      	str	r3, [r4, #84]	; 0x54
    a9d6:	e003      	b.n	a9e0 <__sread+0x20>
    a9d8:	89a2      	ldrh	r2, [r4, #12]
    a9da:	4b02      	ldr	r3, [pc, #8]	; (a9e4 <__sread+0x24>)
    a9dc:	4013      	ands	r3, r2
    a9de:	81a3      	strh	r3, [r4, #12]
    a9e0:	bd38      	pop	{r3, r4, r5, pc}
    a9e2:	46c0      	nop			; (mov r8, r8)
    a9e4:	ffffefff 	.word	0xffffefff

0000a9e8 <__swrite>:
    a9e8:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
    a9ea:	1c1e      	adds	r6, r3, #0
    a9ec:	898b      	ldrh	r3, [r1, #12]
    a9ee:	1c05      	adds	r5, r0, #0
    a9f0:	1c0c      	adds	r4, r1, #0
    a9f2:	1c17      	adds	r7, r2, #0
    a9f4:	05da      	lsls	r2, r3, #23
    a9f6:	d505      	bpl.n	aa04 <__swrite+0x1c>
    a9f8:	230e      	movs	r3, #14
    a9fa:	5ec9      	ldrsh	r1, [r1, r3]
    a9fc:	2200      	movs	r2, #0
    a9fe:	2302      	movs	r3, #2
    aa00:	f000 f88a 	bl	ab18 <_lseek_r>
    aa04:	89a2      	ldrh	r2, [r4, #12]
    aa06:	4b05      	ldr	r3, [pc, #20]	; (aa1c <__swrite+0x34>)
    aa08:	1c28      	adds	r0, r5, #0
    aa0a:	4013      	ands	r3, r2
    aa0c:	81a3      	strh	r3, [r4, #12]
    aa0e:	220e      	movs	r2, #14
    aa10:	5ea1      	ldrsh	r1, [r4, r2]
    aa12:	1c33      	adds	r3, r6, #0
    aa14:	1c3a      	adds	r2, r7, #0
    aa16:	f000 f835 	bl	aa84 <_write_r>
    aa1a:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
    aa1c:	ffffefff 	.word	0xffffefff

0000aa20 <__sseek>:
    aa20:	b538      	push	{r3, r4, r5, lr}
    aa22:	1c0c      	adds	r4, r1, #0
    aa24:	250e      	movs	r5, #14
    aa26:	5f49      	ldrsh	r1, [r1, r5]
    aa28:	f000 f876 	bl	ab18 <_lseek_r>
    aa2c:	89a3      	ldrh	r3, [r4, #12]
    aa2e:	1c42      	adds	r2, r0, #1
    aa30:	d103      	bne.n	aa3a <__sseek+0x1a>
    aa32:	4a05      	ldr	r2, [pc, #20]	; (aa48 <__sseek+0x28>)
    aa34:	4013      	ands	r3, r2
    aa36:	81a3      	strh	r3, [r4, #12]
    aa38:	e004      	b.n	aa44 <__sseek+0x24>
    aa3a:	2280      	movs	r2, #128	; 0x80
    aa3c:	0152      	lsls	r2, r2, #5
    aa3e:	4313      	orrs	r3, r2
    aa40:	81a3      	strh	r3, [r4, #12]
    aa42:	6560      	str	r0, [r4, #84]	; 0x54
    aa44:	bd38      	pop	{r3, r4, r5, pc}
    aa46:	46c0      	nop			; (mov r8, r8)
    aa48:	ffffefff 	.word	0xffffefff

0000aa4c <__sclose>:
    aa4c:	b508      	push	{r3, lr}
    aa4e:	230e      	movs	r3, #14
    aa50:	5ec9      	ldrsh	r1, [r1, r3]
    aa52:	f000 f82b 	bl	aaac <_close_r>
    aa56:	bd08      	pop	{r3, pc}

0000aa58 <strncmp>:
    aa58:	1c03      	adds	r3, r0, #0
    aa5a:	2000      	movs	r0, #0
    aa5c:	b510      	push	{r4, lr}
    aa5e:	4282      	cmp	r2, r0
    aa60:	d00f      	beq.n	aa82 <strncmp+0x2a>
    aa62:	781c      	ldrb	r4, [r3, #0]
    aa64:	7808      	ldrb	r0, [r1, #0]
    aa66:	42a0      	cmp	r0, r4
    aa68:	d101      	bne.n	aa6e <strncmp+0x16>
    aa6a:	2a01      	cmp	r2, #1
    aa6c:	d103      	bne.n	aa76 <strncmp+0x1e>
    aa6e:	7818      	ldrb	r0, [r3, #0]
    aa70:	780b      	ldrb	r3, [r1, #0]
    aa72:	1ac0      	subs	r0, r0, r3
    aa74:	e005      	b.n	aa82 <strncmp+0x2a>
    aa76:	3a01      	subs	r2, #1
    aa78:	2800      	cmp	r0, #0
    aa7a:	d0f8      	beq.n	aa6e <strncmp+0x16>
    aa7c:	3301      	adds	r3, #1
    aa7e:	3101      	adds	r1, #1
    aa80:	e7ef      	b.n	aa62 <strncmp+0xa>
    aa82:	bd10      	pop	{r4, pc}

0000aa84 <_write_r>:
    aa84:	b538      	push	{r3, r4, r5, lr}
    aa86:	4c08      	ldr	r4, [pc, #32]	; (aaa8 <_write_r+0x24>)
    aa88:	1c05      	adds	r5, r0, #0
    aa8a:	2000      	movs	r0, #0
    aa8c:	6020      	str	r0, [r4, #0]
    aa8e:	1c08      	adds	r0, r1, #0
    aa90:	1c11      	adds	r1, r2, #0
    aa92:	1c1a      	adds	r2, r3, #0
    aa94:	f7fb fb4c 	bl	6130 <_write>
    aa98:	1c43      	adds	r3, r0, #1
    aa9a:	d103      	bne.n	aaa4 <_write_r+0x20>
    aa9c:	6823      	ldr	r3, [r4, #0]
    aa9e:	2b00      	cmp	r3, #0
    aaa0:	d000      	beq.n	aaa4 <_write_r+0x20>
    aaa2:	602b      	str	r3, [r5, #0]
    aaa4:	bd38      	pop	{r3, r4, r5, pc}
    aaa6:	46c0      	nop			; (mov r8, r8)
    aaa8:	20002ff8 	.word	0x20002ff8

0000aaac <_close_r>:
    aaac:	b538      	push	{r3, r4, r5, lr}
    aaae:	4c07      	ldr	r4, [pc, #28]	; (aacc <_close_r+0x20>)
    aab0:	2300      	movs	r3, #0
    aab2:	1c05      	adds	r5, r0, #0
    aab4:	1c08      	adds	r0, r1, #0
    aab6:	6023      	str	r3, [r4, #0]
    aab8:	f7fb fb76 	bl	61a8 <_close>
    aabc:	1c43      	adds	r3, r0, #1
    aabe:	d103      	bne.n	aac8 <_close_r+0x1c>
    aac0:	6823      	ldr	r3, [r4, #0]
    aac2:	2b00      	cmp	r3, #0
    aac4:	d000      	beq.n	aac8 <_close_r+0x1c>
    aac6:	602b      	str	r3, [r5, #0]
    aac8:	bd38      	pop	{r3, r4, r5, pc}
    aaca:	46c0      	nop			; (mov r8, r8)
    aacc:	20002ff8 	.word	0x20002ff8

0000aad0 <_fstat_r>:
    aad0:	b538      	push	{r3, r4, r5, lr}
    aad2:	4c07      	ldr	r4, [pc, #28]	; (aaf0 <_fstat_r+0x20>)
    aad4:	2300      	movs	r3, #0
    aad6:	1c05      	adds	r5, r0, #0
    aad8:	1c08      	adds	r0, r1, #0
    aada:	1c11      	adds	r1, r2, #0
    aadc:	6023      	str	r3, [r4, #0]
    aade:	f7fb fb67 	bl	61b0 <_fstat>
    aae2:	1c43      	adds	r3, r0, #1
    aae4:	d103      	bne.n	aaee <_fstat_r+0x1e>
    aae6:	6823      	ldr	r3, [r4, #0]
    aae8:	2b00      	cmp	r3, #0
    aaea:	d000      	beq.n	aaee <_fstat_r+0x1e>
    aaec:	602b      	str	r3, [r5, #0]
    aaee:	bd38      	pop	{r3, r4, r5, pc}
    aaf0:	20002ff8 	.word	0x20002ff8

0000aaf4 <_isatty_r>:
    aaf4:	b538      	push	{r3, r4, r5, lr}
    aaf6:	4c07      	ldr	r4, [pc, #28]	; (ab14 <_isatty_r+0x20>)
    aaf8:	2300      	movs	r3, #0
    aafa:	1c05      	adds	r5, r0, #0
    aafc:	1c08      	adds	r0, r1, #0
    aafe:	6023      	str	r3, [r4, #0]
    ab00:	f7fb fb5c 	bl	61bc <_isatty>
    ab04:	1c43      	adds	r3, r0, #1
    ab06:	d103      	bne.n	ab10 <_isatty_r+0x1c>
    ab08:	6823      	ldr	r3, [r4, #0]
    ab0a:	2b00      	cmp	r3, #0
    ab0c:	d000      	beq.n	ab10 <_isatty_r+0x1c>
    ab0e:	602b      	str	r3, [r5, #0]
    ab10:	bd38      	pop	{r3, r4, r5, pc}
    ab12:	46c0      	nop			; (mov r8, r8)
    ab14:	20002ff8 	.word	0x20002ff8

0000ab18 <_lseek_r>:
    ab18:	b538      	push	{r3, r4, r5, lr}
    ab1a:	4c08      	ldr	r4, [pc, #32]	; (ab3c <_lseek_r+0x24>)
    ab1c:	1c05      	adds	r5, r0, #0
    ab1e:	2000      	movs	r0, #0
    ab20:	6020      	str	r0, [r4, #0]
    ab22:	1c08      	adds	r0, r1, #0
    ab24:	1c11      	adds	r1, r2, #0
    ab26:	1c1a      	adds	r2, r3, #0
    ab28:	f7fb fb4a 	bl	61c0 <_lseek>
    ab2c:	1c43      	adds	r3, r0, #1
    ab2e:	d103      	bne.n	ab38 <_lseek_r+0x20>
    ab30:	6823      	ldr	r3, [r4, #0]
    ab32:	2b00      	cmp	r3, #0
    ab34:	d000      	beq.n	ab38 <_lseek_r+0x20>
    ab36:	602b      	str	r3, [r5, #0]
    ab38:	bd38      	pop	{r3, r4, r5, pc}
    ab3a:	46c0      	nop			; (mov r8, r8)
    ab3c:	20002ff8 	.word	0x20002ff8

0000ab40 <_malloc_usable_size_r>:
    ab40:	3904      	subs	r1, #4
    ab42:	680b      	ldr	r3, [r1, #0]
    ab44:	1f18      	subs	r0, r3, #4
    ab46:	2b00      	cmp	r3, #0
    ab48:	da02      	bge.n	ab50 <_malloc_usable_size_r+0x10>
    ab4a:	58c8      	ldr	r0, [r1, r3]
    ab4c:	181b      	adds	r3, r3, r0
    ab4e:	1f18      	subs	r0, r3, #4
    ab50:	4770      	bx	lr
	...

0000ab54 <_read_r>:
    ab54:	b538      	push	{r3, r4, r5, lr}
    ab56:	4c08      	ldr	r4, [pc, #32]	; (ab78 <_read_r+0x24>)
    ab58:	1c05      	adds	r5, r0, #0
    ab5a:	2000      	movs	r0, #0
    ab5c:	6020      	str	r0, [r4, #0]
    ab5e:	1c08      	adds	r0, r1, #0
    ab60:	1c11      	adds	r1, r2, #0
    ab62:	1c1a      	adds	r2, r3, #0
    ab64:	f7fb fac2 	bl	60ec <_read>
    ab68:	1c43      	adds	r3, r0, #1
    ab6a:	d103      	bne.n	ab74 <_read_r+0x20>
    ab6c:	6823      	ldr	r3, [r4, #0]
    ab6e:	2b00      	cmp	r3, #0
    ab70:	d000      	beq.n	ab74 <_read_r+0x20>
    ab72:	602b      	str	r3, [r5, #0]
    ab74:	bd38      	pop	{r3, r4, r5, pc}
    ab76:	46c0      	nop			; (mov r8, r8)
    ab78:	20002ff8 	.word	0x20002ff8

0000ab7c <__gnu_thumb1_case_uqi>:
    ab7c:	b402      	push	{r1}
    ab7e:	4671      	mov	r1, lr
    ab80:	0849      	lsrs	r1, r1, #1
    ab82:	0049      	lsls	r1, r1, #1
    ab84:	5c09      	ldrb	r1, [r1, r0]
    ab86:	0049      	lsls	r1, r1, #1
    ab88:	448e      	add	lr, r1
    ab8a:	bc02      	pop	{r1}
    ab8c:	4770      	bx	lr
    ab8e:	46c0      	nop			; (mov r8, r8)

0000ab90 <__aeabi_uidiv>:
    ab90:	2900      	cmp	r1, #0
    ab92:	d034      	beq.n	abfe <.udivsi3_skip_div0_test+0x6a>

0000ab94 <.udivsi3_skip_div0_test>:
    ab94:	2301      	movs	r3, #1
    ab96:	2200      	movs	r2, #0
    ab98:	b410      	push	{r4}
    ab9a:	4288      	cmp	r0, r1
    ab9c:	d32c      	bcc.n	abf8 <.udivsi3_skip_div0_test+0x64>
    ab9e:	2401      	movs	r4, #1
    aba0:	0724      	lsls	r4, r4, #28
    aba2:	42a1      	cmp	r1, r4
    aba4:	d204      	bcs.n	abb0 <.udivsi3_skip_div0_test+0x1c>
    aba6:	4281      	cmp	r1, r0
    aba8:	d202      	bcs.n	abb0 <.udivsi3_skip_div0_test+0x1c>
    abaa:	0109      	lsls	r1, r1, #4
    abac:	011b      	lsls	r3, r3, #4
    abae:	e7f8      	b.n	aba2 <.udivsi3_skip_div0_test+0xe>
    abb0:	00e4      	lsls	r4, r4, #3
    abb2:	42a1      	cmp	r1, r4
    abb4:	d204      	bcs.n	abc0 <.udivsi3_skip_div0_test+0x2c>
    abb6:	4281      	cmp	r1, r0
    abb8:	d202      	bcs.n	abc0 <.udivsi3_skip_div0_test+0x2c>
    abba:	0049      	lsls	r1, r1, #1
    abbc:	005b      	lsls	r3, r3, #1
    abbe:	e7f8      	b.n	abb2 <.udivsi3_skip_div0_test+0x1e>
    abc0:	4288      	cmp	r0, r1
    abc2:	d301      	bcc.n	abc8 <.udivsi3_skip_div0_test+0x34>
    abc4:	1a40      	subs	r0, r0, r1
    abc6:	431a      	orrs	r2, r3
    abc8:	084c      	lsrs	r4, r1, #1
    abca:	42a0      	cmp	r0, r4
    abcc:	d302      	bcc.n	abd4 <.udivsi3_skip_div0_test+0x40>
    abce:	1b00      	subs	r0, r0, r4
    abd0:	085c      	lsrs	r4, r3, #1
    abd2:	4322      	orrs	r2, r4
    abd4:	088c      	lsrs	r4, r1, #2
    abd6:	42a0      	cmp	r0, r4
    abd8:	d302      	bcc.n	abe0 <.udivsi3_skip_div0_test+0x4c>
    abda:	1b00      	subs	r0, r0, r4
    abdc:	089c      	lsrs	r4, r3, #2
    abde:	4322      	orrs	r2, r4
    abe0:	08cc      	lsrs	r4, r1, #3
    abe2:	42a0      	cmp	r0, r4
    abe4:	d302      	bcc.n	abec <.udivsi3_skip_div0_test+0x58>
    abe6:	1b00      	subs	r0, r0, r4
    abe8:	08dc      	lsrs	r4, r3, #3
    abea:	4322      	orrs	r2, r4
    abec:	2800      	cmp	r0, #0
    abee:	d003      	beq.n	abf8 <.udivsi3_skip_div0_test+0x64>
    abf0:	091b      	lsrs	r3, r3, #4
    abf2:	d001      	beq.n	abf8 <.udivsi3_skip_div0_test+0x64>
    abf4:	0909      	lsrs	r1, r1, #4
    abf6:	e7e3      	b.n	abc0 <.udivsi3_skip_div0_test+0x2c>
    abf8:	1c10      	adds	r0, r2, #0
    abfa:	bc10      	pop	{r4}
    abfc:	4770      	bx	lr
    abfe:	2800      	cmp	r0, #0
    ac00:	d001      	beq.n	ac06 <.udivsi3_skip_div0_test+0x72>
    ac02:	2000      	movs	r0, #0
    ac04:	43c0      	mvns	r0, r0
    ac06:	b407      	push	{r0, r1, r2}
    ac08:	4802      	ldr	r0, [pc, #8]	; (ac14 <.udivsi3_skip_div0_test+0x80>)
    ac0a:	a102      	add	r1, pc, #8	; (adr r1, ac14 <.udivsi3_skip_div0_test+0x80>)
    ac0c:	1840      	adds	r0, r0, r1
    ac0e:	9002      	str	r0, [sp, #8]
    ac10:	bd03      	pop	{r0, r1, pc}
    ac12:	46c0      	nop			; (mov r8, r8)
    ac14:	000000d9 	.word	0x000000d9

0000ac18 <__aeabi_uidivmod>:
    ac18:	2900      	cmp	r1, #0
    ac1a:	d0f0      	beq.n	abfe <.udivsi3_skip_div0_test+0x6a>
    ac1c:	b503      	push	{r0, r1, lr}
    ac1e:	f7ff ffb9 	bl	ab94 <.udivsi3_skip_div0_test>
    ac22:	bc0e      	pop	{r1, r2, r3}
    ac24:	4342      	muls	r2, r0
    ac26:	1a89      	subs	r1, r1, r2
    ac28:	4718      	bx	r3
    ac2a:	46c0      	nop			; (mov r8, r8)

0000ac2c <__aeabi_idiv>:
    ac2c:	2900      	cmp	r1, #0
    ac2e:	d041      	beq.n	acb4 <.divsi3_skip_div0_test+0x84>

0000ac30 <.divsi3_skip_div0_test>:
    ac30:	b410      	push	{r4}
    ac32:	1c04      	adds	r4, r0, #0
    ac34:	404c      	eors	r4, r1
    ac36:	46a4      	mov	ip, r4
    ac38:	2301      	movs	r3, #1
    ac3a:	2200      	movs	r2, #0
    ac3c:	2900      	cmp	r1, #0
    ac3e:	d500      	bpl.n	ac42 <.divsi3_skip_div0_test+0x12>
    ac40:	4249      	negs	r1, r1
    ac42:	2800      	cmp	r0, #0
    ac44:	d500      	bpl.n	ac48 <.divsi3_skip_div0_test+0x18>
    ac46:	4240      	negs	r0, r0
    ac48:	4288      	cmp	r0, r1
    ac4a:	d32c      	bcc.n	aca6 <.divsi3_skip_div0_test+0x76>
    ac4c:	2401      	movs	r4, #1
    ac4e:	0724      	lsls	r4, r4, #28
    ac50:	42a1      	cmp	r1, r4
    ac52:	d204      	bcs.n	ac5e <.divsi3_skip_div0_test+0x2e>
    ac54:	4281      	cmp	r1, r0
    ac56:	d202      	bcs.n	ac5e <.divsi3_skip_div0_test+0x2e>
    ac58:	0109      	lsls	r1, r1, #4
    ac5a:	011b      	lsls	r3, r3, #4
    ac5c:	e7f8      	b.n	ac50 <.divsi3_skip_div0_test+0x20>
    ac5e:	00e4      	lsls	r4, r4, #3
    ac60:	42a1      	cmp	r1, r4
    ac62:	d204      	bcs.n	ac6e <.divsi3_skip_div0_test+0x3e>
    ac64:	4281      	cmp	r1, r0
    ac66:	d202      	bcs.n	ac6e <.divsi3_skip_div0_test+0x3e>
    ac68:	0049      	lsls	r1, r1, #1
    ac6a:	005b      	lsls	r3, r3, #1
    ac6c:	e7f8      	b.n	ac60 <.divsi3_skip_div0_test+0x30>
    ac6e:	4288      	cmp	r0, r1
    ac70:	d301      	bcc.n	ac76 <.divsi3_skip_div0_test+0x46>
    ac72:	1a40      	subs	r0, r0, r1
    ac74:	431a      	orrs	r2, r3
    ac76:	084c      	lsrs	r4, r1, #1
    ac78:	42a0      	cmp	r0, r4
    ac7a:	d302      	bcc.n	ac82 <.divsi3_skip_div0_test+0x52>
    ac7c:	1b00      	subs	r0, r0, r4
    ac7e:	085c      	lsrs	r4, r3, #1
    ac80:	4322      	orrs	r2, r4
    ac82:	088c      	lsrs	r4, r1, #2
    ac84:	42a0      	cmp	r0, r4
    ac86:	d302      	bcc.n	ac8e <.divsi3_skip_div0_test+0x5e>
    ac88:	1b00      	subs	r0, r0, r4
    ac8a:	089c      	lsrs	r4, r3, #2
    ac8c:	4322      	orrs	r2, r4
    ac8e:	08cc      	lsrs	r4, r1, #3
    ac90:	42a0      	cmp	r0, r4
    ac92:	d302      	bcc.n	ac9a <.divsi3_skip_div0_test+0x6a>
    ac94:	1b00      	subs	r0, r0, r4
    ac96:	08dc      	lsrs	r4, r3, #3
    ac98:	4322      	orrs	r2, r4
    ac9a:	2800      	cmp	r0, #0
    ac9c:	d003      	beq.n	aca6 <.divsi3_skip_div0_test+0x76>
    ac9e:	091b      	lsrs	r3, r3, #4
    aca0:	d001      	beq.n	aca6 <.divsi3_skip_div0_test+0x76>
    aca2:	0909      	lsrs	r1, r1, #4
    aca4:	e7e3      	b.n	ac6e <.divsi3_skip_div0_test+0x3e>
    aca6:	1c10      	adds	r0, r2, #0
    aca8:	4664      	mov	r4, ip
    acaa:	2c00      	cmp	r4, #0
    acac:	d500      	bpl.n	acb0 <.divsi3_skip_div0_test+0x80>
    acae:	4240      	negs	r0, r0
    acb0:	bc10      	pop	{r4}
    acb2:	4770      	bx	lr
    acb4:	2800      	cmp	r0, #0
    acb6:	d006      	beq.n	acc6 <.divsi3_skip_div0_test+0x96>
    acb8:	db03      	blt.n	acc2 <.divsi3_skip_div0_test+0x92>
    acba:	2000      	movs	r0, #0
    acbc:	43c0      	mvns	r0, r0
    acbe:	0840      	lsrs	r0, r0, #1
    acc0:	e001      	b.n	acc6 <.divsi3_skip_div0_test+0x96>
    acc2:	2080      	movs	r0, #128	; 0x80
    acc4:	0600      	lsls	r0, r0, #24
    acc6:	b407      	push	{r0, r1, r2}
    acc8:	4802      	ldr	r0, [pc, #8]	; (acd4 <.divsi3_skip_div0_test+0xa4>)
    acca:	a102      	add	r1, pc, #8	; (adr r1, acd4 <.divsi3_skip_div0_test+0xa4>)
    accc:	1840      	adds	r0, r0, r1
    acce:	9002      	str	r0, [sp, #8]
    acd0:	bd03      	pop	{r0, r1, pc}
    acd2:	46c0      	nop			; (mov r8, r8)
    acd4:	00000019 	.word	0x00000019

0000acd8 <__aeabi_idivmod>:
    acd8:	2900      	cmp	r1, #0
    acda:	d0eb      	beq.n	acb4 <.divsi3_skip_div0_test+0x84>
    acdc:	b503      	push	{r0, r1, lr}
    acde:	f7ff ffa7 	bl	ac30 <.divsi3_skip_div0_test>
    ace2:	bc0e      	pop	{r1, r2, r3}
    ace4:	4342      	muls	r2, r0
    ace6:	1a89      	subs	r1, r1, r2
    ace8:	4718      	bx	r3
    acea:	46c0      	nop			; (mov r8, r8)

0000acec <__aeabi_idiv0>:
    acec:	4770      	bx	lr
    acee:	46c0      	nop			; (mov r8, r8)

0000acf0 <__aeabi_cdrcmple>:
    acf0:	4684      	mov	ip, r0
    acf2:	1c10      	adds	r0, r2, #0
    acf4:	4662      	mov	r2, ip
    acf6:	468c      	mov	ip, r1
    acf8:	1c19      	adds	r1, r3, #0
    acfa:	4663      	mov	r3, ip
    acfc:	e000      	b.n	ad00 <__aeabi_cdcmpeq>
    acfe:	46c0      	nop			; (mov r8, r8)

0000ad00 <__aeabi_cdcmpeq>:
    ad00:	b51f      	push	{r0, r1, r2, r3, r4, lr}
    ad02:	f001 fe93 	bl	ca2c <__ledf2>
    ad06:	2800      	cmp	r0, #0
    ad08:	d401      	bmi.n	ad0e <__aeabi_cdcmpeq+0xe>
    ad0a:	2100      	movs	r1, #0
    ad0c:	42c8      	cmn	r0, r1
    ad0e:	bd1f      	pop	{r0, r1, r2, r3, r4, pc}

0000ad10 <__aeabi_dcmpeq>:
    ad10:	b510      	push	{r4, lr}
    ad12:	f001 fdc3 	bl	c89c <__eqdf2>
    ad16:	4240      	negs	r0, r0
    ad18:	3001      	adds	r0, #1
    ad1a:	bd10      	pop	{r4, pc}

0000ad1c <__aeabi_dcmplt>:
    ad1c:	b510      	push	{r4, lr}
    ad1e:	f001 fe85 	bl	ca2c <__ledf2>
    ad22:	2800      	cmp	r0, #0
    ad24:	db01      	blt.n	ad2a <__aeabi_dcmplt+0xe>
    ad26:	2000      	movs	r0, #0
    ad28:	bd10      	pop	{r4, pc}
    ad2a:	2001      	movs	r0, #1
    ad2c:	bd10      	pop	{r4, pc}
    ad2e:	46c0      	nop			; (mov r8, r8)

0000ad30 <__aeabi_dcmple>:
    ad30:	b510      	push	{r4, lr}
    ad32:	f001 fe7b 	bl	ca2c <__ledf2>
    ad36:	2800      	cmp	r0, #0
    ad38:	dd01      	ble.n	ad3e <__aeabi_dcmple+0xe>
    ad3a:	2000      	movs	r0, #0
    ad3c:	bd10      	pop	{r4, pc}
    ad3e:	2001      	movs	r0, #1
    ad40:	bd10      	pop	{r4, pc}
    ad42:	46c0      	nop			; (mov r8, r8)

0000ad44 <__aeabi_dcmpgt>:
    ad44:	b510      	push	{r4, lr}
    ad46:	f001 fdf3 	bl	c930 <__gedf2>
    ad4a:	2800      	cmp	r0, #0
    ad4c:	dc01      	bgt.n	ad52 <__aeabi_dcmpgt+0xe>
    ad4e:	2000      	movs	r0, #0
    ad50:	bd10      	pop	{r4, pc}
    ad52:	2001      	movs	r0, #1
    ad54:	bd10      	pop	{r4, pc}
    ad56:	46c0      	nop			; (mov r8, r8)

0000ad58 <__aeabi_dcmpge>:
    ad58:	b510      	push	{r4, lr}
    ad5a:	f001 fde9 	bl	c930 <__gedf2>
    ad5e:	2800      	cmp	r0, #0
    ad60:	da01      	bge.n	ad66 <__aeabi_dcmpge+0xe>
    ad62:	2000      	movs	r0, #0
    ad64:	bd10      	pop	{r4, pc}
    ad66:	2001      	movs	r0, #1
    ad68:	bd10      	pop	{r4, pc}
    ad6a:	46c0      	nop			; (mov r8, r8)

0000ad6c <__aeabi_cfrcmple>:
    ad6c:	4684      	mov	ip, r0
    ad6e:	1c08      	adds	r0, r1, #0
    ad70:	4661      	mov	r1, ip
    ad72:	e7ff      	b.n	ad74 <__aeabi_cfcmpeq>

0000ad74 <__aeabi_cfcmpeq>:
    ad74:	b51f      	push	{r0, r1, r2, r3, r4, lr}
    ad76:	f000 fb93 	bl	b4a0 <__lesf2>
    ad7a:	2800      	cmp	r0, #0
    ad7c:	d401      	bmi.n	ad82 <__aeabi_cfcmpeq+0xe>
    ad7e:	2100      	movs	r1, #0
    ad80:	42c8      	cmn	r0, r1
    ad82:	bd1f      	pop	{r0, r1, r2, r3, r4, pc}

0000ad84 <__aeabi_fcmpeq>:
    ad84:	b510      	push	{r4, lr}
    ad86:	f000 fb19 	bl	b3bc <__eqsf2>
    ad8a:	4240      	negs	r0, r0
    ad8c:	3001      	adds	r0, #1
    ad8e:	bd10      	pop	{r4, pc}

0000ad90 <__aeabi_fcmplt>:
    ad90:	b510      	push	{r4, lr}
    ad92:	f000 fb85 	bl	b4a0 <__lesf2>
    ad96:	2800      	cmp	r0, #0
    ad98:	db01      	blt.n	ad9e <__aeabi_fcmplt+0xe>
    ad9a:	2000      	movs	r0, #0
    ad9c:	bd10      	pop	{r4, pc}
    ad9e:	2001      	movs	r0, #1
    ada0:	bd10      	pop	{r4, pc}
    ada2:	46c0      	nop			; (mov r8, r8)

0000ada4 <__aeabi_fcmple>:
    ada4:	b510      	push	{r4, lr}
    ada6:	f000 fb7b 	bl	b4a0 <__lesf2>
    adaa:	2800      	cmp	r0, #0
    adac:	dd01      	ble.n	adb2 <__aeabi_fcmple+0xe>
    adae:	2000      	movs	r0, #0
    adb0:	bd10      	pop	{r4, pc}
    adb2:	2001      	movs	r0, #1
    adb4:	bd10      	pop	{r4, pc}
    adb6:	46c0      	nop			; (mov r8, r8)

0000adb8 <__aeabi_fcmpgt>:
    adb8:	b510      	push	{r4, lr}
    adba:	f000 fb29 	bl	b410 <__gesf2>
    adbe:	2800      	cmp	r0, #0
    adc0:	dc01      	bgt.n	adc6 <__aeabi_fcmpgt+0xe>
    adc2:	2000      	movs	r0, #0
    adc4:	bd10      	pop	{r4, pc}
    adc6:	2001      	movs	r0, #1
    adc8:	bd10      	pop	{r4, pc}
    adca:	46c0      	nop			; (mov r8, r8)

0000adcc <__aeabi_fcmpge>:
    adcc:	b510      	push	{r4, lr}
    adce:	f000 fb1f 	bl	b410 <__gesf2>
    add2:	2800      	cmp	r0, #0
    add4:	da01      	bge.n	adda <__aeabi_fcmpge+0xe>
    add6:	2000      	movs	r0, #0
    add8:	bd10      	pop	{r4, pc}
    adda:	2001      	movs	r0, #1
    addc:	bd10      	pop	{r4, pc}
    adde:	46c0      	nop			; (mov r8, r8)

0000ade0 <__aeabi_lmul>:
    ade0:	469c      	mov	ip, r3
    ade2:	0403      	lsls	r3, r0, #16
    ade4:	b5f0      	push	{r4, r5, r6, r7, lr}
    ade6:	0c1b      	lsrs	r3, r3, #16
    ade8:	0417      	lsls	r7, r2, #16
    adea:	0c3f      	lsrs	r7, r7, #16
    adec:	0c15      	lsrs	r5, r2, #16
    adee:	1c1e      	adds	r6, r3, #0
    adf0:	1c04      	adds	r4, r0, #0
    adf2:	0c00      	lsrs	r0, r0, #16
    adf4:	437e      	muls	r6, r7
    adf6:	436b      	muls	r3, r5
    adf8:	4347      	muls	r7, r0
    adfa:	4345      	muls	r5, r0
    adfc:	18fb      	adds	r3, r7, r3
    adfe:	0c30      	lsrs	r0, r6, #16
    ae00:	1818      	adds	r0, r3, r0
    ae02:	4287      	cmp	r7, r0
    ae04:	d902      	bls.n	ae0c <__aeabi_lmul+0x2c>
    ae06:	2380      	movs	r3, #128	; 0x80
    ae08:	025b      	lsls	r3, r3, #9
    ae0a:	18ed      	adds	r5, r5, r3
    ae0c:	0c03      	lsrs	r3, r0, #16
    ae0e:	18ed      	adds	r5, r5, r3
    ae10:	4663      	mov	r3, ip
    ae12:	435c      	muls	r4, r3
    ae14:	434a      	muls	r2, r1
    ae16:	0436      	lsls	r6, r6, #16
    ae18:	0c36      	lsrs	r6, r6, #16
    ae1a:	18a1      	adds	r1, r4, r2
    ae1c:	0400      	lsls	r0, r0, #16
    ae1e:	1980      	adds	r0, r0, r6
    ae20:	1949      	adds	r1, r1, r5
    ae22:	bdf0      	pop	{r4, r5, r6, r7, pc}

0000ae24 <__aeabi_f2uiz>:
    ae24:	219e      	movs	r1, #158	; 0x9e
    ae26:	b510      	push	{r4, lr}
    ae28:	05c9      	lsls	r1, r1, #23
    ae2a:	1c04      	adds	r4, r0, #0
    ae2c:	f7ff ffce 	bl	adcc <__aeabi_fcmpge>
    ae30:	2800      	cmp	r0, #0
    ae32:	d103      	bne.n	ae3c <__aeabi_f2uiz+0x18>
    ae34:	1c20      	adds	r0, r4, #0
    ae36:	f000 fe1f 	bl	ba78 <__aeabi_f2iz>
    ae3a:	bd10      	pop	{r4, pc}
    ae3c:	219e      	movs	r1, #158	; 0x9e
    ae3e:	05c9      	lsls	r1, r1, #23
    ae40:	1c20      	adds	r0, r4, #0
    ae42:	f000 fca3 	bl	b78c <__aeabi_fsub>
    ae46:	f000 fe17 	bl	ba78 <__aeabi_f2iz>
    ae4a:	2380      	movs	r3, #128	; 0x80
    ae4c:	061b      	lsls	r3, r3, #24
    ae4e:	18c0      	adds	r0, r0, r3
    ae50:	e7f3      	b.n	ae3a <__aeabi_f2uiz+0x16>
    ae52:	46c0      	nop			; (mov r8, r8)
    ae54:	0000      	movs	r0, r0
	...

0000ae58 <__aeabi_d2uiz>:
    ae58:	b538      	push	{r3, r4, r5, lr}
    ae5a:	4b0e      	ldr	r3, [pc, #56]	; (ae94 <__aeabi_d2uiz+0x3c>)
    ae5c:	4a0c      	ldr	r2, [pc, #48]	; (ae90 <__aeabi_d2uiz+0x38>)
    ae5e:	1c04      	adds	r4, r0, #0
    ae60:	1c0d      	adds	r5, r1, #0
    ae62:	f7ff ff79 	bl	ad58 <__aeabi_dcmpge>
    ae66:	2800      	cmp	r0, #0
    ae68:	d104      	bne.n	ae74 <__aeabi_d2uiz+0x1c>
    ae6a:	1c20      	adds	r0, r4, #0
    ae6c:	1c29      	adds	r1, r5, #0
    ae6e:	f002 fc1f 	bl	d6b0 <__aeabi_d2iz>
    ae72:	bd38      	pop	{r3, r4, r5, pc}
    ae74:	4b07      	ldr	r3, [pc, #28]	; (ae94 <__aeabi_d2uiz+0x3c>)
    ae76:	4a06      	ldr	r2, [pc, #24]	; (ae90 <__aeabi_d2uiz+0x38>)
    ae78:	1c20      	adds	r0, r4, #0
    ae7a:	1c29      	adds	r1, r5, #0
    ae7c:	f002 f8e4 	bl	d048 <__aeabi_dsub>
    ae80:	f002 fc16 	bl	d6b0 <__aeabi_d2iz>
    ae84:	2380      	movs	r3, #128	; 0x80
    ae86:	061b      	lsls	r3, r3, #24
    ae88:	18c0      	adds	r0, r0, r3
    ae8a:	e7f2      	b.n	ae72 <__aeabi_d2uiz+0x1a>
    ae8c:	46c0      	nop			; (mov r8, r8)
    ae8e:	46c0      	nop			; (mov r8, r8)
    ae90:	00000000 	.word	0x00000000
    ae94:	41e00000 	.word	0x41e00000

0000ae98 <__aeabi_fadd>:
    ae98:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
    ae9a:	0243      	lsls	r3, r0, #9
    ae9c:	0044      	lsls	r4, r0, #1
    ae9e:	0fc5      	lsrs	r5, r0, #31
    aea0:	024e      	lsls	r6, r1, #9
    aea2:	0048      	lsls	r0, r1, #1
    aea4:	0e24      	lsrs	r4, r4, #24
    aea6:	1c2a      	adds	r2, r5, #0
    aea8:	099b      	lsrs	r3, r3, #6
    aeaa:	0e00      	lsrs	r0, r0, #24
    aeac:	0fc9      	lsrs	r1, r1, #31
    aeae:	09b6      	lsrs	r6, r6, #6
    aeb0:	428d      	cmp	r5, r1
    aeb2:	d05b      	beq.n	af6c <__aeabi_fadd+0xd4>
    aeb4:	1a22      	subs	r2, r4, r0
    aeb6:	2a00      	cmp	r2, #0
    aeb8:	dc00      	bgt.n	aebc <__aeabi_fadd+0x24>
    aeba:	e089      	b.n	afd0 <__aeabi_fadd+0x138>
    aebc:	2800      	cmp	r0, #0
    aebe:	d11d      	bne.n	aefc <__aeabi_fadd+0x64>
    aec0:	2e00      	cmp	r6, #0
    aec2:	d000      	beq.n	aec6 <__aeabi_fadd+0x2e>
    aec4:	e075      	b.n	afb2 <__aeabi_fadd+0x11a>
    aec6:	0758      	lsls	r0, r3, #29
    aec8:	d004      	beq.n	aed4 <__aeabi_fadd+0x3c>
    aeca:	220f      	movs	r2, #15
    aecc:	401a      	ands	r2, r3
    aece:	2a04      	cmp	r2, #4
    aed0:	d000      	beq.n	aed4 <__aeabi_fadd+0x3c>
    aed2:	3304      	adds	r3, #4
    aed4:	2180      	movs	r1, #128	; 0x80
    aed6:	04c9      	lsls	r1, r1, #19
    aed8:	4019      	ands	r1, r3
    aeda:	1c2a      	adds	r2, r5, #0
    aedc:	2900      	cmp	r1, #0
    aede:	d03a      	beq.n	af56 <__aeabi_fadd+0xbe>
    aee0:	3401      	adds	r4, #1
    aee2:	2cff      	cmp	r4, #255	; 0xff
    aee4:	d100      	bne.n	aee8 <__aeabi_fadd+0x50>
    aee6:	e07f      	b.n	afe8 <__aeabi_fadd+0x150>
    aee8:	019b      	lsls	r3, r3, #6
    aeea:	0a5b      	lsrs	r3, r3, #9
    aeec:	025b      	lsls	r3, r3, #9
    aeee:	b2e4      	uxtb	r4, r4
    aef0:	05e4      	lsls	r4, r4, #23
    aef2:	0a58      	lsrs	r0, r3, #9
    aef4:	07d2      	lsls	r2, r2, #31
    aef6:	4320      	orrs	r0, r4
    aef8:	4310      	orrs	r0, r2
    aefa:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
    aefc:	2cff      	cmp	r4, #255	; 0xff
    aefe:	d0e2      	beq.n	aec6 <__aeabi_fadd+0x2e>
    af00:	2180      	movs	r1, #128	; 0x80
    af02:	04c9      	lsls	r1, r1, #19
    af04:	430e      	orrs	r6, r1
    af06:	2a1b      	cmp	r2, #27
    af08:	dd00      	ble.n	af0c <__aeabi_fadd+0x74>
    af0a:	e12d      	b.n	b168 <__aeabi_fadd+0x2d0>
    af0c:	1c31      	adds	r1, r6, #0
    af0e:	2020      	movs	r0, #32
    af10:	40d1      	lsrs	r1, r2
    af12:	1a82      	subs	r2, r0, r2
    af14:	4096      	lsls	r6, r2
    af16:	1e72      	subs	r2, r6, #1
    af18:	4196      	sbcs	r6, r2
    af1a:	430e      	orrs	r6, r1
    af1c:	1b9b      	subs	r3, r3, r6
    af1e:	0158      	lsls	r0, r3, #5
    af20:	d5d1      	bpl.n	aec6 <__aeabi_fadd+0x2e>
    af22:	019b      	lsls	r3, r3, #6
    af24:	099f      	lsrs	r7, r3, #6
    af26:	1c38      	adds	r0, r7, #0
    af28:	f002 fd46 	bl	d9b8 <__clzsi2>
    af2c:	1f42      	subs	r2, r0, #5
    af2e:	4097      	lsls	r7, r2
    af30:	4294      	cmp	r4, r2
    af32:	dc5b      	bgt.n	afec <__aeabi_fadd+0x154>
    af34:	1b14      	subs	r4, r2, r4
    af36:	231f      	movs	r3, #31
    af38:	1b1b      	subs	r3, r3, r4
    af3a:	1c3a      	adds	r2, r7, #0
    af3c:	409f      	lsls	r7, r3
    af3e:	1c61      	adds	r1, r4, #1
    af40:	1c3b      	adds	r3, r7, #0
    af42:	40ca      	lsrs	r2, r1
    af44:	1e5f      	subs	r7, r3, #1
    af46:	41bb      	sbcs	r3, r7
    af48:	4313      	orrs	r3, r2
    af4a:	2400      	movs	r4, #0
    af4c:	e7bb      	b.n	aec6 <__aeabi_fadd+0x2e>
    af4e:	1e13      	subs	r3, r2, #0
    af50:	d1b9      	bne.n	aec6 <__aeabi_fadd+0x2e>
    af52:	2300      	movs	r3, #0
    af54:	2200      	movs	r2, #0
    af56:	08db      	lsrs	r3, r3, #3
    af58:	2cff      	cmp	r4, #255	; 0xff
    af5a:	d104      	bne.n	af66 <__aeabi_fadd+0xce>
    af5c:	2b00      	cmp	r3, #0
    af5e:	d043      	beq.n	afe8 <__aeabi_fadd+0x150>
    af60:	2080      	movs	r0, #128	; 0x80
    af62:	03c0      	lsls	r0, r0, #15
    af64:	4303      	orrs	r3, r0
    af66:	025b      	lsls	r3, r3, #9
    af68:	0a5b      	lsrs	r3, r3, #9
    af6a:	e7bf      	b.n	aeec <__aeabi_fadd+0x54>
    af6c:	1a21      	subs	r1, r4, r0
    af6e:	2900      	cmp	r1, #0
    af70:	dd40      	ble.n	aff4 <__aeabi_fadd+0x15c>
    af72:	2800      	cmp	r0, #0
    af74:	d023      	beq.n	afbe <__aeabi_fadd+0x126>
    af76:	2cff      	cmp	r4, #255	; 0xff
    af78:	d0a5      	beq.n	aec6 <__aeabi_fadd+0x2e>
    af7a:	2080      	movs	r0, #128	; 0x80
    af7c:	04c0      	lsls	r0, r0, #19
    af7e:	4306      	orrs	r6, r0
    af80:	291b      	cmp	r1, #27
    af82:	dd00      	ble.n	af86 <__aeabi_fadd+0xee>
    af84:	e0ee      	b.n	b164 <__aeabi_fadd+0x2cc>
    af86:	1c30      	adds	r0, r6, #0
    af88:	2720      	movs	r7, #32
    af8a:	40c8      	lsrs	r0, r1
    af8c:	1a79      	subs	r1, r7, r1
    af8e:	408e      	lsls	r6, r1
    af90:	1e71      	subs	r1, r6, #1
    af92:	418e      	sbcs	r6, r1
    af94:	4306      	orrs	r6, r0
    af96:	199b      	adds	r3, r3, r6
    af98:	0159      	lsls	r1, r3, #5
    af9a:	d400      	bmi.n	af9e <__aeabi_fadd+0x106>
    af9c:	e793      	b.n	aec6 <__aeabi_fadd+0x2e>
    af9e:	3401      	adds	r4, #1
    afa0:	2cff      	cmp	r4, #255	; 0xff
    afa2:	d055      	beq.n	b050 <__aeabi_fadd+0x1b8>
    afa4:	4971      	ldr	r1, [pc, #452]	; (b16c <__aeabi_fadd+0x2d4>)
    afa6:	2201      	movs	r2, #1
    afa8:	401a      	ands	r2, r3
    afaa:	400b      	ands	r3, r1
    afac:	085b      	lsrs	r3, r3, #1
    afae:	4313      	orrs	r3, r2
    afb0:	e789      	b.n	aec6 <__aeabi_fadd+0x2e>
    afb2:	3a01      	subs	r2, #1
    afb4:	2a00      	cmp	r2, #0
    afb6:	d0b1      	beq.n	af1c <__aeabi_fadd+0x84>
    afb8:	2cff      	cmp	r4, #255	; 0xff
    afba:	d1a4      	bne.n	af06 <__aeabi_fadd+0x6e>
    afbc:	e783      	b.n	aec6 <__aeabi_fadd+0x2e>
    afbe:	2e00      	cmp	r6, #0
    afc0:	d100      	bne.n	afc4 <__aeabi_fadd+0x12c>
    afc2:	e780      	b.n	aec6 <__aeabi_fadd+0x2e>
    afc4:	3901      	subs	r1, #1
    afc6:	2900      	cmp	r1, #0
    afc8:	d0e5      	beq.n	af96 <__aeabi_fadd+0xfe>
    afca:	2cff      	cmp	r4, #255	; 0xff
    afcc:	d1d8      	bne.n	af80 <__aeabi_fadd+0xe8>
    afce:	e77a      	b.n	aec6 <__aeabi_fadd+0x2e>
    afd0:	2a00      	cmp	r2, #0
    afd2:	d11b      	bne.n	b00c <__aeabi_fadd+0x174>
    afd4:	1c62      	adds	r2, r4, #1
    afd6:	b2d2      	uxtb	r2, r2
    afd8:	2a01      	cmp	r2, #1
    afda:	dd4b      	ble.n	b074 <__aeabi_fadd+0x1dc>
    afdc:	1b9f      	subs	r7, r3, r6
    afde:	017a      	lsls	r2, r7, #5
    afe0:	d523      	bpl.n	b02a <__aeabi_fadd+0x192>
    afe2:	1af7      	subs	r7, r6, r3
    afe4:	1c0d      	adds	r5, r1, #0
    afe6:	e79e      	b.n	af26 <__aeabi_fadd+0x8e>
    afe8:	2300      	movs	r3, #0
    afea:	e77f      	b.n	aeec <__aeabi_fadd+0x54>
    afec:	4b5f      	ldr	r3, [pc, #380]	; (b16c <__aeabi_fadd+0x2d4>)
    afee:	1aa4      	subs	r4, r4, r2
    aff0:	403b      	ands	r3, r7
    aff2:	e768      	b.n	aec6 <__aeabi_fadd+0x2e>
    aff4:	2900      	cmp	r1, #0
    aff6:	d146      	bne.n	b086 <__aeabi_fadd+0x1ee>
    aff8:	1c61      	adds	r1, r4, #1
    affa:	b2c8      	uxtb	r0, r1
    affc:	2801      	cmp	r0, #1
    affe:	dd29      	ble.n	b054 <__aeabi_fadd+0x1bc>
    b000:	29ff      	cmp	r1, #255	; 0xff
    b002:	d024      	beq.n	b04e <__aeabi_fadd+0x1b6>
    b004:	18f3      	adds	r3, r6, r3
    b006:	085b      	lsrs	r3, r3, #1
    b008:	1c0c      	adds	r4, r1, #0
    b00a:	e75c      	b.n	aec6 <__aeabi_fadd+0x2e>
    b00c:	2c00      	cmp	r4, #0
    b00e:	d013      	beq.n	b038 <__aeabi_fadd+0x1a0>
    b010:	28ff      	cmp	r0, #255	; 0xff
    b012:	d018      	beq.n	b046 <__aeabi_fadd+0x1ae>
    b014:	2480      	movs	r4, #128	; 0x80
    b016:	04e4      	lsls	r4, r4, #19
    b018:	4252      	negs	r2, r2
    b01a:	4323      	orrs	r3, r4
    b01c:	2a1b      	cmp	r2, #27
    b01e:	dd4d      	ble.n	b0bc <__aeabi_fadd+0x224>
    b020:	2301      	movs	r3, #1
    b022:	1af3      	subs	r3, r6, r3
    b024:	1c04      	adds	r4, r0, #0
    b026:	1c0d      	adds	r5, r1, #0
    b028:	e779      	b.n	af1e <__aeabi_fadd+0x86>
    b02a:	2f00      	cmp	r7, #0
    b02c:	d000      	beq.n	b030 <__aeabi_fadd+0x198>
    b02e:	e77a      	b.n	af26 <__aeabi_fadd+0x8e>
    b030:	2300      	movs	r3, #0
    b032:	2200      	movs	r2, #0
    b034:	2400      	movs	r4, #0
    b036:	e78e      	b.n	af56 <__aeabi_fadd+0xbe>
    b038:	2b00      	cmp	r3, #0
    b03a:	d03b      	beq.n	b0b4 <__aeabi_fadd+0x21c>
    b03c:	43d2      	mvns	r2, r2
    b03e:	2a00      	cmp	r2, #0
    b040:	d0ef      	beq.n	b022 <__aeabi_fadd+0x18a>
    b042:	28ff      	cmp	r0, #255	; 0xff
    b044:	d1ea      	bne.n	b01c <__aeabi_fadd+0x184>
    b046:	1c33      	adds	r3, r6, #0
    b048:	24ff      	movs	r4, #255	; 0xff
    b04a:	1c0d      	adds	r5, r1, #0
    b04c:	e73b      	b.n	aec6 <__aeabi_fadd+0x2e>
    b04e:	24ff      	movs	r4, #255	; 0xff
    b050:	2300      	movs	r3, #0
    b052:	e780      	b.n	af56 <__aeabi_fadd+0xbe>
    b054:	2c00      	cmp	r4, #0
    b056:	d15c      	bne.n	b112 <__aeabi_fadd+0x27a>
    b058:	2b00      	cmp	r3, #0
    b05a:	d100      	bne.n	b05e <__aeabi_fadd+0x1c6>
    b05c:	e080      	b.n	b160 <__aeabi_fadd+0x2c8>
    b05e:	2e00      	cmp	r6, #0
    b060:	d100      	bne.n	b064 <__aeabi_fadd+0x1cc>
    b062:	e730      	b.n	aec6 <__aeabi_fadd+0x2e>
    b064:	199b      	adds	r3, r3, r6
    b066:	0158      	lsls	r0, r3, #5
    b068:	d400      	bmi.n	b06c <__aeabi_fadd+0x1d4>
    b06a:	e72c      	b.n	aec6 <__aeabi_fadd+0x2e>
    b06c:	4a3f      	ldr	r2, [pc, #252]	; (b16c <__aeabi_fadd+0x2d4>)
    b06e:	2401      	movs	r4, #1
    b070:	4013      	ands	r3, r2
    b072:	e728      	b.n	aec6 <__aeabi_fadd+0x2e>
    b074:	2c00      	cmp	r4, #0
    b076:	d115      	bne.n	b0a4 <__aeabi_fadd+0x20c>
    b078:	2b00      	cmp	r3, #0
    b07a:	d140      	bne.n	b0fe <__aeabi_fadd+0x266>
    b07c:	2e00      	cmp	r6, #0
    b07e:	d063      	beq.n	b148 <__aeabi_fadd+0x2b0>
    b080:	1c33      	adds	r3, r6, #0
    b082:	1c0d      	adds	r5, r1, #0
    b084:	e71f      	b.n	aec6 <__aeabi_fadd+0x2e>
    b086:	2c00      	cmp	r4, #0
    b088:	d121      	bne.n	b0ce <__aeabi_fadd+0x236>
    b08a:	2b00      	cmp	r3, #0
    b08c:	d054      	beq.n	b138 <__aeabi_fadd+0x2a0>
    b08e:	43c9      	mvns	r1, r1
    b090:	2900      	cmp	r1, #0
    b092:	d004      	beq.n	b09e <__aeabi_fadd+0x206>
    b094:	28ff      	cmp	r0, #255	; 0xff
    b096:	d04c      	beq.n	b132 <__aeabi_fadd+0x29a>
    b098:	291b      	cmp	r1, #27
    b09a:	dd58      	ble.n	b14e <__aeabi_fadd+0x2b6>
    b09c:	2301      	movs	r3, #1
    b09e:	199b      	adds	r3, r3, r6
    b0a0:	1c04      	adds	r4, r0, #0
    b0a2:	e779      	b.n	af98 <__aeabi_fadd+0x100>
    b0a4:	2b00      	cmp	r3, #0
    b0a6:	d119      	bne.n	b0dc <__aeabi_fadd+0x244>
    b0a8:	2e00      	cmp	r6, #0
    b0aa:	d048      	beq.n	b13e <__aeabi_fadd+0x2a6>
    b0ac:	1c33      	adds	r3, r6, #0
    b0ae:	1c0d      	adds	r5, r1, #0
    b0b0:	24ff      	movs	r4, #255	; 0xff
    b0b2:	e708      	b.n	aec6 <__aeabi_fadd+0x2e>
    b0b4:	1c33      	adds	r3, r6, #0
    b0b6:	1c04      	adds	r4, r0, #0
    b0b8:	1c0d      	adds	r5, r1, #0
    b0ba:	e704      	b.n	aec6 <__aeabi_fadd+0x2e>
    b0bc:	1c1c      	adds	r4, r3, #0
    b0be:	2520      	movs	r5, #32
    b0c0:	40d4      	lsrs	r4, r2
    b0c2:	1aaa      	subs	r2, r5, r2
    b0c4:	4093      	lsls	r3, r2
    b0c6:	1e5a      	subs	r2, r3, #1
    b0c8:	4193      	sbcs	r3, r2
    b0ca:	4323      	orrs	r3, r4
    b0cc:	e7a9      	b.n	b022 <__aeabi_fadd+0x18a>
    b0ce:	28ff      	cmp	r0, #255	; 0xff
    b0d0:	d02f      	beq.n	b132 <__aeabi_fadd+0x29a>
    b0d2:	2480      	movs	r4, #128	; 0x80
    b0d4:	04e4      	lsls	r4, r4, #19
    b0d6:	4249      	negs	r1, r1
    b0d8:	4323      	orrs	r3, r4
    b0da:	e7dd      	b.n	b098 <__aeabi_fadd+0x200>
    b0dc:	24ff      	movs	r4, #255	; 0xff
    b0de:	2e00      	cmp	r6, #0
    b0e0:	d100      	bne.n	b0e4 <__aeabi_fadd+0x24c>
    b0e2:	e6f0      	b.n	aec6 <__aeabi_fadd+0x2e>
    b0e4:	2280      	movs	r2, #128	; 0x80
    b0e6:	08db      	lsrs	r3, r3, #3
    b0e8:	03d2      	lsls	r2, r2, #15
    b0ea:	4213      	tst	r3, r2
    b0ec:	d004      	beq.n	b0f8 <__aeabi_fadd+0x260>
    b0ee:	08f6      	lsrs	r6, r6, #3
    b0f0:	4216      	tst	r6, r2
    b0f2:	d101      	bne.n	b0f8 <__aeabi_fadd+0x260>
    b0f4:	1c33      	adds	r3, r6, #0
    b0f6:	1c0d      	adds	r5, r1, #0
    b0f8:	00db      	lsls	r3, r3, #3
    b0fa:	24ff      	movs	r4, #255	; 0xff
    b0fc:	e6e3      	b.n	aec6 <__aeabi_fadd+0x2e>
    b0fe:	2e00      	cmp	r6, #0
    b100:	d100      	bne.n	b104 <__aeabi_fadd+0x26c>
    b102:	e6e0      	b.n	aec6 <__aeabi_fadd+0x2e>
    b104:	1b9a      	subs	r2, r3, r6
    b106:	0150      	lsls	r0, r2, #5
    b108:	d400      	bmi.n	b10c <__aeabi_fadd+0x274>
    b10a:	e720      	b.n	af4e <__aeabi_fadd+0xb6>
    b10c:	1af3      	subs	r3, r6, r3
    b10e:	1c0d      	adds	r5, r1, #0
    b110:	e6d9      	b.n	aec6 <__aeabi_fadd+0x2e>
    b112:	2b00      	cmp	r3, #0
    b114:	d00d      	beq.n	b132 <__aeabi_fadd+0x29a>
    b116:	24ff      	movs	r4, #255	; 0xff
    b118:	2e00      	cmp	r6, #0
    b11a:	d100      	bne.n	b11e <__aeabi_fadd+0x286>
    b11c:	e6d3      	b.n	aec6 <__aeabi_fadd+0x2e>
    b11e:	2280      	movs	r2, #128	; 0x80
    b120:	08db      	lsrs	r3, r3, #3
    b122:	03d2      	lsls	r2, r2, #15
    b124:	4213      	tst	r3, r2
    b126:	d0e7      	beq.n	b0f8 <__aeabi_fadd+0x260>
    b128:	08f6      	lsrs	r6, r6, #3
    b12a:	4216      	tst	r6, r2
    b12c:	d1e4      	bne.n	b0f8 <__aeabi_fadd+0x260>
    b12e:	1c33      	adds	r3, r6, #0
    b130:	e7e2      	b.n	b0f8 <__aeabi_fadd+0x260>
    b132:	1c33      	adds	r3, r6, #0
    b134:	24ff      	movs	r4, #255	; 0xff
    b136:	e6c6      	b.n	aec6 <__aeabi_fadd+0x2e>
    b138:	1c33      	adds	r3, r6, #0
    b13a:	1c04      	adds	r4, r0, #0
    b13c:	e6c3      	b.n	aec6 <__aeabi_fadd+0x2e>
    b13e:	2380      	movs	r3, #128	; 0x80
    b140:	2200      	movs	r2, #0
    b142:	049b      	lsls	r3, r3, #18
    b144:	24ff      	movs	r4, #255	; 0xff
    b146:	e706      	b.n	af56 <__aeabi_fadd+0xbe>
    b148:	1c23      	adds	r3, r4, #0
    b14a:	2200      	movs	r2, #0
    b14c:	e703      	b.n	af56 <__aeabi_fadd+0xbe>
    b14e:	1c1c      	adds	r4, r3, #0
    b150:	2720      	movs	r7, #32
    b152:	40cc      	lsrs	r4, r1
    b154:	1a79      	subs	r1, r7, r1
    b156:	408b      	lsls	r3, r1
    b158:	1e59      	subs	r1, r3, #1
    b15a:	418b      	sbcs	r3, r1
    b15c:	4323      	orrs	r3, r4
    b15e:	e79e      	b.n	b09e <__aeabi_fadd+0x206>
    b160:	1c33      	adds	r3, r6, #0
    b162:	e6b0      	b.n	aec6 <__aeabi_fadd+0x2e>
    b164:	2601      	movs	r6, #1
    b166:	e716      	b.n	af96 <__aeabi_fadd+0xfe>
    b168:	2601      	movs	r6, #1
    b16a:	e6d7      	b.n	af1c <__aeabi_fadd+0x84>
    b16c:	fbffffff 	.word	0xfbffffff

0000b170 <__aeabi_fdiv>:
    b170:	b5f0      	push	{r4, r5, r6, r7, lr}
    b172:	465f      	mov	r7, fp
    b174:	4656      	mov	r6, sl
    b176:	464d      	mov	r5, r9
    b178:	4644      	mov	r4, r8
    b17a:	b4f0      	push	{r4, r5, r6, r7}
    b17c:	0246      	lsls	r6, r0, #9
    b17e:	0045      	lsls	r5, r0, #1
    b180:	0fc0      	lsrs	r0, r0, #31
    b182:	b085      	sub	sp, #20
    b184:	1c0f      	adds	r7, r1, #0
    b186:	0a76      	lsrs	r6, r6, #9
    b188:	0e2d      	lsrs	r5, r5, #24
    b18a:	4680      	mov	r8, r0
    b18c:	d041      	beq.n	b212 <__aeabi_fdiv+0xa2>
    b18e:	2dff      	cmp	r5, #255	; 0xff
    b190:	d026      	beq.n	b1e0 <__aeabi_fdiv+0x70>
    b192:	2480      	movs	r4, #128	; 0x80
    b194:	0424      	lsls	r4, r4, #16
    b196:	2100      	movs	r1, #0
    b198:	4326      	orrs	r6, r4
    b19a:	00f6      	lsls	r6, r6, #3
    b19c:	3d7f      	subs	r5, #127	; 0x7f
    b19e:	4689      	mov	r9, r1
    b1a0:	468b      	mov	fp, r1
    b1a2:	0ff9      	lsrs	r1, r7, #31
    b1a4:	027c      	lsls	r4, r7, #9
    b1a6:	0078      	lsls	r0, r7, #1
    b1a8:	0a64      	lsrs	r4, r4, #9
    b1aa:	0e00      	lsrs	r0, r0, #24
    b1ac:	9100      	str	r1, [sp, #0]
    b1ae:	468a      	mov	sl, r1
    b1b0:	d03c      	beq.n	b22c <__aeabi_fdiv+0xbc>
    b1b2:	28ff      	cmp	r0, #255	; 0xff
    b1b4:	d034      	beq.n	b220 <__aeabi_fdiv+0xb0>
    b1b6:	2380      	movs	r3, #128	; 0x80
    b1b8:	041b      	lsls	r3, r3, #16
    b1ba:	431c      	orrs	r4, r3
    b1bc:	2300      	movs	r3, #0
    b1be:	00e4      	lsls	r4, r4, #3
    b1c0:	387f      	subs	r0, #127	; 0x7f
    b1c2:	9301      	str	r3, [sp, #4]
    b1c4:	9f00      	ldr	r7, [sp, #0]
    b1c6:	4643      	mov	r3, r8
    b1c8:	9a01      	ldr	r2, [sp, #4]
    b1ca:	407b      	eors	r3, r7
    b1cc:	4649      	mov	r1, r9
    b1ce:	469c      	mov	ip, r3
    b1d0:	4311      	orrs	r1, r2
    b1d2:	290f      	cmp	r1, #15
    b1d4:	d900      	bls.n	b1d8 <__aeabi_fdiv+0x68>
    b1d6:	e071      	b.n	b2bc <__aeabi_fdiv+0x14c>
    b1d8:	4f76      	ldr	r7, [pc, #472]	; (b3b4 <__aeabi_fdiv+0x244>)
    b1da:	0089      	lsls	r1, r1, #2
    b1dc:	587f      	ldr	r7, [r7, r1]
    b1de:	46bf      	mov	pc, r7
    b1e0:	2e00      	cmp	r6, #0
    b1e2:	d13e      	bne.n	b262 <__aeabi_fdiv+0xf2>
    b1e4:	2208      	movs	r2, #8
    b1e6:	2302      	movs	r3, #2
    b1e8:	4691      	mov	r9, r2
    b1ea:	469b      	mov	fp, r3
    b1ec:	e7d9      	b.n	b1a2 <__aeabi_fdiv+0x32>
    b1ee:	465a      	mov	r2, fp
    b1f0:	1c34      	adds	r4, r6, #0
    b1f2:	46c2      	mov	sl, r8
    b1f4:	9201      	str	r2, [sp, #4]
    b1f6:	9901      	ldr	r1, [sp, #4]
    b1f8:	2902      	cmp	r1, #2
    b1fa:	d037      	beq.n	b26c <__aeabi_fdiv+0xfc>
    b1fc:	2903      	cmp	r1, #3
    b1fe:	d100      	bne.n	b202 <__aeabi_fdiv+0x92>
    b200:	e0cf      	b.n	b3a2 <__aeabi_fdiv+0x232>
    b202:	2901      	cmp	r1, #1
    b204:	d000      	beq.n	b208 <__aeabi_fdiv+0x98>
    b206:	e0ab      	b.n	b360 <__aeabi_fdiv+0x1f0>
    b208:	4653      	mov	r3, sl
    b20a:	400b      	ands	r3, r1
    b20c:	2200      	movs	r2, #0
    b20e:	2600      	movs	r6, #0
    b210:	e032      	b.n	b278 <__aeabi_fdiv+0x108>
    b212:	2e00      	cmp	r6, #0
    b214:	d119      	bne.n	b24a <__aeabi_fdiv+0xda>
    b216:	2104      	movs	r1, #4
    b218:	2201      	movs	r2, #1
    b21a:	4689      	mov	r9, r1
    b21c:	4693      	mov	fp, r2
    b21e:	e7c0      	b.n	b1a2 <__aeabi_fdiv+0x32>
    b220:	1c22      	adds	r2, r4, #0
    b222:	1e53      	subs	r3, r2, #1
    b224:	419a      	sbcs	r2, r3
    b226:	3202      	adds	r2, #2
    b228:	9201      	str	r2, [sp, #4]
    b22a:	e7cb      	b.n	b1c4 <__aeabi_fdiv+0x54>
    b22c:	2701      	movs	r7, #1
    b22e:	9701      	str	r7, [sp, #4]
    b230:	2c00      	cmp	r4, #0
    b232:	d0c7      	beq.n	b1c4 <__aeabi_fdiv+0x54>
    b234:	1c20      	adds	r0, r4, #0
    b236:	f002 fbbf 	bl	d9b8 <__clzsi2>
    b23a:	1f43      	subs	r3, r0, #5
    b23c:	409c      	lsls	r4, r3
    b23e:	2376      	movs	r3, #118	; 0x76
    b240:	425b      	negs	r3, r3
    b242:	2100      	movs	r1, #0
    b244:	1a18      	subs	r0, r3, r0
    b246:	9101      	str	r1, [sp, #4]
    b248:	e7bc      	b.n	b1c4 <__aeabi_fdiv+0x54>
    b24a:	1c30      	adds	r0, r6, #0
    b24c:	f002 fbb4 	bl	d9b8 <__clzsi2>
    b250:	2576      	movs	r5, #118	; 0x76
    b252:	1f43      	subs	r3, r0, #5
    b254:	409e      	lsls	r6, r3
    b256:	426d      	negs	r5, r5
    b258:	2300      	movs	r3, #0
    b25a:	1a2d      	subs	r5, r5, r0
    b25c:	4699      	mov	r9, r3
    b25e:	469b      	mov	fp, r3
    b260:	e79f      	b.n	b1a2 <__aeabi_fdiv+0x32>
    b262:	230c      	movs	r3, #12
    b264:	2103      	movs	r1, #3
    b266:	4699      	mov	r9, r3
    b268:	468b      	mov	fp, r1
    b26a:	e79a      	b.n	b1a2 <__aeabi_fdiv+0x32>
    b26c:	46d4      	mov	ip, sl
    b26e:	2301      	movs	r3, #1
    b270:	4667      	mov	r7, ip
    b272:	403b      	ands	r3, r7
    b274:	22ff      	movs	r2, #255	; 0xff
    b276:	2600      	movs	r6, #0
    b278:	0276      	lsls	r6, r6, #9
    b27a:	05d2      	lsls	r2, r2, #23
    b27c:	0a70      	lsrs	r0, r6, #9
    b27e:	07db      	lsls	r3, r3, #31
    b280:	4310      	orrs	r0, r2
    b282:	4318      	orrs	r0, r3
    b284:	b005      	add	sp, #20
    b286:	bc3c      	pop	{r2, r3, r4, r5}
    b288:	4690      	mov	r8, r2
    b28a:	4699      	mov	r9, r3
    b28c:	46a2      	mov	sl, r4
    b28e:	46ab      	mov	fp, r5
    b290:	bdf0      	pop	{r4, r5, r6, r7, pc}
    b292:	2680      	movs	r6, #128	; 0x80
    b294:	2300      	movs	r3, #0
    b296:	03f6      	lsls	r6, r6, #15
    b298:	22ff      	movs	r2, #255	; 0xff
    b29a:	e7ed      	b.n	b278 <__aeabi_fdiv+0x108>
    b29c:	2200      	movs	r2, #0
    b29e:	2600      	movs	r6, #0
    b2a0:	e7ea      	b.n	b278 <__aeabi_fdiv+0x108>
    b2a2:	2080      	movs	r0, #128	; 0x80
    b2a4:	03c0      	lsls	r0, r0, #15
    b2a6:	4206      	tst	r6, r0
    b2a8:	d03b      	beq.n	b322 <__aeabi_fdiv+0x1b2>
    b2aa:	4204      	tst	r4, r0
    b2ac:	d139      	bne.n	b322 <__aeabi_fdiv+0x1b2>
    b2ae:	1c06      	adds	r6, r0, #0
    b2b0:	4326      	orrs	r6, r4
    b2b2:	0276      	lsls	r6, r6, #9
    b2b4:	0a76      	lsrs	r6, r6, #9
    b2b6:	9b00      	ldr	r3, [sp, #0]
    b2b8:	22ff      	movs	r2, #255	; 0xff
    b2ba:	e7dd      	b.n	b278 <__aeabi_fdiv+0x108>
    b2bc:	1a28      	subs	r0, r5, r0
    b2be:	9003      	str	r0, [sp, #12]
    b2c0:	0176      	lsls	r6, r6, #5
    b2c2:	0164      	lsls	r4, r4, #5
    b2c4:	42a6      	cmp	r6, r4
    b2c6:	d339      	bcc.n	b33c <__aeabi_fdiv+0x1cc>
    b2c8:	1b36      	subs	r6, r6, r4
    b2ca:	221a      	movs	r2, #26
    b2cc:	2301      	movs	r3, #1
    b2ce:	2001      	movs	r0, #1
    b2d0:	1c31      	adds	r1, r6, #0
    b2d2:	005b      	lsls	r3, r3, #1
    b2d4:	0076      	lsls	r6, r6, #1
    b2d6:	2900      	cmp	r1, #0
    b2d8:	db01      	blt.n	b2de <__aeabi_fdiv+0x16e>
    b2da:	42b4      	cmp	r4, r6
    b2dc:	d801      	bhi.n	b2e2 <__aeabi_fdiv+0x172>
    b2de:	1b36      	subs	r6, r6, r4
    b2e0:	4303      	orrs	r3, r0
    b2e2:	3a01      	subs	r2, #1
    b2e4:	2a00      	cmp	r2, #0
    b2e6:	dcf3      	bgt.n	b2d0 <__aeabi_fdiv+0x160>
    b2e8:	1e74      	subs	r4, r6, #1
    b2ea:	41a6      	sbcs	r6, r4
    b2ec:	1c34      	adds	r4, r6, #0
    b2ee:	431c      	orrs	r4, r3
    b2f0:	9a03      	ldr	r2, [sp, #12]
    b2f2:	327f      	adds	r2, #127	; 0x7f
    b2f4:	2a00      	cmp	r2, #0
    b2f6:	dd27      	ble.n	b348 <__aeabi_fdiv+0x1d8>
    b2f8:	0763      	lsls	r3, r4, #29
    b2fa:	d004      	beq.n	b306 <__aeabi_fdiv+0x196>
    b2fc:	230f      	movs	r3, #15
    b2fe:	4023      	ands	r3, r4
    b300:	2b04      	cmp	r3, #4
    b302:	d000      	beq.n	b306 <__aeabi_fdiv+0x196>
    b304:	3404      	adds	r4, #4
    b306:	0127      	lsls	r7, r4, #4
    b308:	d503      	bpl.n	b312 <__aeabi_fdiv+0x1a2>
    b30a:	4b2b      	ldr	r3, [pc, #172]	; (b3b8 <__aeabi_fdiv+0x248>)
    b30c:	9a03      	ldr	r2, [sp, #12]
    b30e:	401c      	ands	r4, r3
    b310:	3280      	adds	r2, #128	; 0x80
    b312:	2afe      	cmp	r2, #254	; 0xfe
    b314:	dd0b      	ble.n	b32e <__aeabi_fdiv+0x1be>
    b316:	2301      	movs	r3, #1
    b318:	4661      	mov	r1, ip
    b31a:	400b      	ands	r3, r1
    b31c:	22ff      	movs	r2, #255	; 0xff
    b31e:	2600      	movs	r6, #0
    b320:	e7aa      	b.n	b278 <__aeabi_fdiv+0x108>
    b322:	4306      	orrs	r6, r0
    b324:	0276      	lsls	r6, r6, #9
    b326:	0a76      	lsrs	r6, r6, #9
    b328:	4643      	mov	r3, r8
    b32a:	22ff      	movs	r2, #255	; 0xff
    b32c:	e7a4      	b.n	b278 <__aeabi_fdiv+0x108>
    b32e:	01a4      	lsls	r4, r4, #6
    b330:	2301      	movs	r3, #1
    b332:	4667      	mov	r7, ip
    b334:	0a66      	lsrs	r6, r4, #9
    b336:	b2d2      	uxtb	r2, r2
    b338:	403b      	ands	r3, r7
    b33a:	e79d      	b.n	b278 <__aeabi_fdiv+0x108>
    b33c:	9f03      	ldr	r7, [sp, #12]
    b33e:	221b      	movs	r2, #27
    b340:	3f01      	subs	r7, #1
    b342:	9703      	str	r7, [sp, #12]
    b344:	2300      	movs	r3, #0
    b346:	e7c2      	b.n	b2ce <__aeabi_fdiv+0x15e>
    b348:	237e      	movs	r3, #126	; 0x7e
    b34a:	9f03      	ldr	r7, [sp, #12]
    b34c:	425b      	negs	r3, r3
    b34e:	1bdb      	subs	r3, r3, r7
    b350:	2b1b      	cmp	r3, #27
    b352:	dd07      	ble.n	b364 <__aeabi_fdiv+0x1f4>
    b354:	2301      	movs	r3, #1
    b356:	4661      	mov	r1, ip
    b358:	400b      	ands	r3, r1
    b35a:	2200      	movs	r2, #0
    b35c:	2600      	movs	r6, #0
    b35e:	e78b      	b.n	b278 <__aeabi_fdiv+0x108>
    b360:	46d4      	mov	ip, sl
    b362:	e7c5      	b.n	b2f0 <__aeabi_fdiv+0x180>
    b364:	1c22      	adds	r2, r4, #0
    b366:	40da      	lsrs	r2, r3
    b368:	9b03      	ldr	r3, [sp, #12]
    b36a:	339e      	adds	r3, #158	; 0x9e
    b36c:	409c      	lsls	r4, r3
    b36e:	1c23      	adds	r3, r4, #0
    b370:	1e5c      	subs	r4, r3, #1
    b372:	41a3      	sbcs	r3, r4
    b374:	4313      	orrs	r3, r2
    b376:	075a      	lsls	r2, r3, #29
    b378:	d004      	beq.n	b384 <__aeabi_fdiv+0x214>
    b37a:	220f      	movs	r2, #15
    b37c:	401a      	ands	r2, r3
    b37e:	2a04      	cmp	r2, #4
    b380:	d000      	beq.n	b384 <__aeabi_fdiv+0x214>
    b382:	3304      	adds	r3, #4
    b384:	015f      	lsls	r7, r3, #5
    b386:	d505      	bpl.n	b394 <__aeabi_fdiv+0x224>
    b388:	2301      	movs	r3, #1
    b38a:	4661      	mov	r1, ip
    b38c:	400b      	ands	r3, r1
    b38e:	2201      	movs	r2, #1
    b390:	2600      	movs	r6, #0
    b392:	e771      	b.n	b278 <__aeabi_fdiv+0x108>
    b394:	019e      	lsls	r6, r3, #6
    b396:	4662      	mov	r2, ip
    b398:	2301      	movs	r3, #1
    b39a:	4013      	ands	r3, r2
    b39c:	0a76      	lsrs	r6, r6, #9
    b39e:	2200      	movs	r2, #0
    b3a0:	e76a      	b.n	b278 <__aeabi_fdiv+0x108>
    b3a2:	2680      	movs	r6, #128	; 0x80
    b3a4:	03f6      	lsls	r6, r6, #15
    b3a6:	4326      	orrs	r6, r4
    b3a8:	0276      	lsls	r6, r6, #9
    b3aa:	0a76      	lsrs	r6, r6, #9
    b3ac:	4653      	mov	r3, sl
    b3ae:	22ff      	movs	r2, #255	; 0xff
    b3b0:	e762      	b.n	b278 <__aeabi_fdiv+0x108>
    b3b2:	46c0      	nop			; (mov r8, r8)
    b3b4:	0000fb5c 	.word	0x0000fb5c
    b3b8:	f7ffffff 	.word	0xf7ffffff

0000b3bc <__eqsf2>:
    b3bc:	024a      	lsls	r2, r1, #9
    b3be:	0243      	lsls	r3, r0, #9
    b3c0:	b570      	push	{r4, r5, r6, lr}
    b3c2:	0a5c      	lsrs	r4, r3, #9
    b3c4:	0a55      	lsrs	r5, r2, #9
    b3c6:	0043      	lsls	r3, r0, #1
    b3c8:	004a      	lsls	r2, r1, #1
    b3ca:	0e1b      	lsrs	r3, r3, #24
    b3cc:	0fc6      	lsrs	r6, r0, #31
    b3ce:	0e12      	lsrs	r2, r2, #24
    b3d0:	0fc9      	lsrs	r1, r1, #31
    b3d2:	2bff      	cmp	r3, #255	; 0xff
    b3d4:	d005      	beq.n	b3e2 <__eqsf2+0x26>
    b3d6:	2aff      	cmp	r2, #255	; 0xff
    b3d8:	d008      	beq.n	b3ec <__eqsf2+0x30>
    b3da:	2001      	movs	r0, #1
    b3dc:	4293      	cmp	r3, r2
    b3de:	d00b      	beq.n	b3f8 <__eqsf2+0x3c>
    b3e0:	bd70      	pop	{r4, r5, r6, pc}
    b3e2:	2001      	movs	r0, #1
    b3e4:	2c00      	cmp	r4, #0
    b3e6:	d1fb      	bne.n	b3e0 <__eqsf2+0x24>
    b3e8:	2aff      	cmp	r2, #255	; 0xff
    b3ea:	d1f6      	bne.n	b3da <__eqsf2+0x1e>
    b3ec:	2001      	movs	r0, #1
    b3ee:	2d00      	cmp	r5, #0
    b3f0:	d1f6      	bne.n	b3e0 <__eqsf2+0x24>
    b3f2:	2001      	movs	r0, #1
    b3f4:	4293      	cmp	r3, r2
    b3f6:	d1f3      	bne.n	b3e0 <__eqsf2+0x24>
    b3f8:	42ac      	cmp	r4, r5
    b3fa:	d1f1      	bne.n	b3e0 <__eqsf2+0x24>
    b3fc:	428e      	cmp	r6, r1
    b3fe:	d005      	beq.n	b40c <__eqsf2+0x50>
    b400:	2b00      	cmp	r3, #0
    b402:	d1ed      	bne.n	b3e0 <__eqsf2+0x24>
    b404:	1c20      	adds	r0, r4, #0
    b406:	1e44      	subs	r4, r0, #1
    b408:	41a0      	sbcs	r0, r4
    b40a:	e7e9      	b.n	b3e0 <__eqsf2+0x24>
    b40c:	2000      	movs	r0, #0
    b40e:	e7e7      	b.n	b3e0 <__eqsf2+0x24>

0000b410 <__gesf2>:
    b410:	024a      	lsls	r2, r1, #9
    b412:	0243      	lsls	r3, r0, #9
    b414:	b5f0      	push	{r4, r5, r6, r7, lr}
    b416:	0a5c      	lsrs	r4, r3, #9
    b418:	0a55      	lsrs	r5, r2, #9
    b41a:	0043      	lsls	r3, r0, #1
    b41c:	004a      	lsls	r2, r1, #1
    b41e:	0e1b      	lsrs	r3, r3, #24
    b420:	0fc6      	lsrs	r6, r0, #31
    b422:	0e12      	lsrs	r2, r2, #24
    b424:	0fc9      	lsrs	r1, r1, #31
    b426:	2bff      	cmp	r3, #255	; 0xff
    b428:	d031      	beq.n	b48e <__gesf2+0x7e>
    b42a:	2aff      	cmp	r2, #255	; 0xff
    b42c:	d034      	beq.n	b498 <__gesf2+0x88>
    b42e:	2b00      	cmp	r3, #0
    b430:	d116      	bne.n	b460 <__gesf2+0x50>
    b432:	4260      	negs	r0, r4
    b434:	4160      	adcs	r0, r4
    b436:	4684      	mov	ip, r0
    b438:	2a00      	cmp	r2, #0
    b43a:	d014      	beq.n	b466 <__gesf2+0x56>
    b43c:	2800      	cmp	r0, #0
    b43e:	d120      	bne.n	b482 <__gesf2+0x72>
    b440:	428e      	cmp	r6, r1
    b442:	d117      	bne.n	b474 <__gesf2+0x64>
    b444:	4293      	cmp	r3, r2
    b446:	dc15      	bgt.n	b474 <__gesf2+0x64>
    b448:	db04      	blt.n	b454 <__gesf2+0x44>
    b44a:	42ac      	cmp	r4, r5
    b44c:	d812      	bhi.n	b474 <__gesf2+0x64>
    b44e:	2000      	movs	r0, #0
    b450:	42ac      	cmp	r4, r5
    b452:	d212      	bcs.n	b47a <__gesf2+0x6a>
    b454:	4270      	negs	r0, r6
    b456:	4170      	adcs	r0, r6
    b458:	4240      	negs	r0, r0
    b45a:	2301      	movs	r3, #1
    b45c:	4318      	orrs	r0, r3
    b45e:	e00c      	b.n	b47a <__gesf2+0x6a>
    b460:	2a00      	cmp	r2, #0
    b462:	d1ed      	bne.n	b440 <__gesf2+0x30>
    b464:	4694      	mov	ip, r2
    b466:	426f      	negs	r7, r5
    b468:	416f      	adcs	r7, r5
    b46a:	4660      	mov	r0, ip
    b46c:	2800      	cmp	r0, #0
    b46e:	d105      	bne.n	b47c <__gesf2+0x6c>
    b470:	2f00      	cmp	r7, #0
    b472:	d0e5      	beq.n	b440 <__gesf2+0x30>
    b474:	4270      	negs	r0, r6
    b476:	2301      	movs	r3, #1
    b478:	4318      	orrs	r0, r3
    b47a:	bdf0      	pop	{r4, r5, r6, r7, pc}
    b47c:	2000      	movs	r0, #0
    b47e:	2f00      	cmp	r7, #0
    b480:	d1fb      	bne.n	b47a <__gesf2+0x6a>
    b482:	4248      	negs	r0, r1
    b484:	4148      	adcs	r0, r1
    b486:	4240      	negs	r0, r0
    b488:	2301      	movs	r3, #1
    b48a:	4318      	orrs	r0, r3
    b48c:	e7f5      	b.n	b47a <__gesf2+0x6a>
    b48e:	2c00      	cmp	r4, #0
    b490:	d0cb      	beq.n	b42a <__gesf2+0x1a>
    b492:	2002      	movs	r0, #2
    b494:	4240      	negs	r0, r0
    b496:	e7f0      	b.n	b47a <__gesf2+0x6a>
    b498:	2d00      	cmp	r5, #0
    b49a:	d0c8      	beq.n	b42e <__gesf2+0x1e>
    b49c:	e7f9      	b.n	b492 <__gesf2+0x82>
    b49e:	46c0      	nop			; (mov r8, r8)

0000b4a0 <__lesf2>:
    b4a0:	024a      	lsls	r2, r1, #9
    b4a2:	0243      	lsls	r3, r0, #9
    b4a4:	b5f0      	push	{r4, r5, r6, r7, lr}
    b4a6:	0a5c      	lsrs	r4, r3, #9
    b4a8:	0a55      	lsrs	r5, r2, #9
    b4aa:	0043      	lsls	r3, r0, #1
    b4ac:	004a      	lsls	r2, r1, #1
    b4ae:	0e1b      	lsrs	r3, r3, #24
    b4b0:	0fc6      	lsrs	r6, r0, #31
    b4b2:	0e12      	lsrs	r2, r2, #24
    b4b4:	0fc9      	lsrs	r1, r1, #31
    b4b6:	2bff      	cmp	r3, #255	; 0xff
    b4b8:	d027      	beq.n	b50a <__lesf2+0x6a>
    b4ba:	2aff      	cmp	r2, #255	; 0xff
    b4bc:	d029      	beq.n	b512 <__lesf2+0x72>
    b4be:	2b00      	cmp	r3, #0
    b4c0:	d010      	beq.n	b4e4 <__lesf2+0x44>
    b4c2:	2a00      	cmp	r2, #0
    b4c4:	d115      	bne.n	b4f2 <__lesf2+0x52>
    b4c6:	4694      	mov	ip, r2
    b4c8:	426f      	negs	r7, r5
    b4ca:	416f      	adcs	r7, r5
    b4cc:	4660      	mov	r0, ip
    b4ce:	2800      	cmp	r0, #0
    b4d0:	d015      	beq.n	b4fe <__lesf2+0x5e>
    b4d2:	2000      	movs	r0, #0
    b4d4:	2f00      	cmp	r7, #0
    b4d6:	d104      	bne.n	b4e2 <__lesf2+0x42>
    b4d8:	4248      	negs	r0, r1
    b4da:	4148      	adcs	r0, r1
    b4dc:	4240      	negs	r0, r0
    b4de:	2301      	movs	r3, #1
    b4e0:	4318      	orrs	r0, r3
    b4e2:	bdf0      	pop	{r4, r5, r6, r7, pc}
    b4e4:	4260      	negs	r0, r4
    b4e6:	4160      	adcs	r0, r4
    b4e8:	4684      	mov	ip, r0
    b4ea:	2a00      	cmp	r2, #0
    b4ec:	d0ec      	beq.n	b4c8 <__lesf2+0x28>
    b4ee:	2800      	cmp	r0, #0
    b4f0:	d1f2      	bne.n	b4d8 <__lesf2+0x38>
    b4f2:	428e      	cmp	r6, r1
    b4f4:	d011      	beq.n	b51a <__lesf2+0x7a>
    b4f6:	4270      	negs	r0, r6
    b4f8:	2301      	movs	r3, #1
    b4fa:	4318      	orrs	r0, r3
    b4fc:	e7f1      	b.n	b4e2 <__lesf2+0x42>
    b4fe:	2f00      	cmp	r7, #0
    b500:	d0f7      	beq.n	b4f2 <__lesf2+0x52>
    b502:	4270      	negs	r0, r6
    b504:	2301      	movs	r3, #1
    b506:	4318      	orrs	r0, r3
    b508:	e7eb      	b.n	b4e2 <__lesf2+0x42>
    b50a:	2002      	movs	r0, #2
    b50c:	2c00      	cmp	r4, #0
    b50e:	d1e8      	bne.n	b4e2 <__lesf2+0x42>
    b510:	e7d3      	b.n	b4ba <__lesf2+0x1a>
    b512:	2002      	movs	r0, #2
    b514:	2d00      	cmp	r5, #0
    b516:	d1e4      	bne.n	b4e2 <__lesf2+0x42>
    b518:	e7d1      	b.n	b4be <__lesf2+0x1e>
    b51a:	4293      	cmp	r3, r2
    b51c:	dceb      	bgt.n	b4f6 <__lesf2+0x56>
    b51e:	db04      	blt.n	b52a <__lesf2+0x8a>
    b520:	42ac      	cmp	r4, r5
    b522:	d8e8      	bhi.n	b4f6 <__lesf2+0x56>
    b524:	2000      	movs	r0, #0
    b526:	42ac      	cmp	r4, r5
    b528:	d2db      	bcs.n	b4e2 <__lesf2+0x42>
    b52a:	4270      	negs	r0, r6
    b52c:	4170      	adcs	r0, r6
    b52e:	4240      	negs	r0, r0
    b530:	2301      	movs	r3, #1
    b532:	4318      	orrs	r0, r3
    b534:	e7d5      	b.n	b4e2 <__lesf2+0x42>
    b536:	46c0      	nop			; (mov r8, r8)

0000b538 <__aeabi_fmul>:
    b538:	b5f0      	push	{r4, r5, r6, r7, lr}
    b53a:	465f      	mov	r7, fp
    b53c:	4656      	mov	r6, sl
    b53e:	464d      	mov	r5, r9
    b540:	4644      	mov	r4, r8
    b542:	b4f0      	push	{r4, r5, r6, r7}
    b544:	0244      	lsls	r4, r0, #9
    b546:	0046      	lsls	r6, r0, #1
    b548:	b083      	sub	sp, #12
    b54a:	1c0f      	adds	r7, r1, #0
    b54c:	0a64      	lsrs	r4, r4, #9
    b54e:	0e36      	lsrs	r6, r6, #24
    b550:	0fc5      	lsrs	r5, r0, #31
    b552:	2e00      	cmp	r6, #0
    b554:	d041      	beq.n	b5da <__aeabi_fmul+0xa2>
    b556:	2eff      	cmp	r6, #255	; 0xff
    b558:	d022      	beq.n	b5a0 <__aeabi_fmul+0x68>
    b55a:	2380      	movs	r3, #128	; 0x80
    b55c:	041b      	lsls	r3, r3, #16
    b55e:	2000      	movs	r0, #0
    b560:	431c      	orrs	r4, r3
    b562:	00e4      	lsls	r4, r4, #3
    b564:	3e7f      	subs	r6, #127	; 0x7f
    b566:	4682      	mov	sl, r0
    b568:	4680      	mov	r8, r0
    b56a:	1c39      	adds	r1, r7, #0
    b56c:	004b      	lsls	r3, r1, #1
    b56e:	027f      	lsls	r7, r7, #9
    b570:	0fc9      	lsrs	r1, r1, #31
    b572:	0a7f      	lsrs	r7, r7, #9
    b574:	0e1b      	lsrs	r3, r3, #24
    b576:	468b      	mov	fp, r1
    b578:	d03b      	beq.n	b5f2 <__aeabi_fmul+0xba>
    b57a:	2bff      	cmp	r3, #255	; 0xff
    b57c:	d034      	beq.n	b5e8 <__aeabi_fmul+0xb0>
    b57e:	2280      	movs	r2, #128	; 0x80
    b580:	0412      	lsls	r2, r2, #16
    b582:	4317      	orrs	r7, r2
    b584:	00ff      	lsls	r7, r7, #3
    b586:	3b7f      	subs	r3, #127	; 0x7f
    b588:	2100      	movs	r1, #0
    b58a:	465a      	mov	r2, fp
    b58c:	406a      	eors	r2, r5
    b58e:	9201      	str	r2, [sp, #4]
    b590:	4652      	mov	r2, sl
    b592:	430a      	orrs	r2, r1
    b594:	2a0f      	cmp	r2, #15
    b596:	d863      	bhi.n	b660 <__aeabi_fmul+0x128>
    b598:	487a      	ldr	r0, [pc, #488]	; (b784 <__aeabi_fmul+0x24c>)
    b59a:	0092      	lsls	r2, r2, #2
    b59c:	5882      	ldr	r2, [r0, r2]
    b59e:	4697      	mov	pc, r2
    b5a0:	2c00      	cmp	r4, #0
    b5a2:	d13f      	bne.n	b624 <__aeabi_fmul+0xec>
    b5a4:	2208      	movs	r2, #8
    b5a6:	2302      	movs	r3, #2
    b5a8:	4692      	mov	sl, r2
    b5aa:	4698      	mov	r8, r3
    b5ac:	e7dd      	b.n	b56a <__aeabi_fmul+0x32>
    b5ae:	9501      	str	r5, [sp, #4]
    b5b0:	4640      	mov	r0, r8
    b5b2:	2802      	cmp	r0, #2
    b5b4:	d12a      	bne.n	b60c <__aeabi_fmul+0xd4>
    b5b6:	9a01      	ldr	r2, [sp, #4]
    b5b8:	2501      	movs	r5, #1
    b5ba:	4015      	ands	r5, r2
    b5bc:	23ff      	movs	r3, #255	; 0xff
    b5be:	2400      	movs	r4, #0
    b5c0:	0264      	lsls	r4, r4, #9
    b5c2:	05db      	lsls	r3, r3, #23
    b5c4:	0a60      	lsrs	r0, r4, #9
    b5c6:	07ed      	lsls	r5, r5, #31
    b5c8:	4318      	orrs	r0, r3
    b5ca:	4328      	orrs	r0, r5
    b5cc:	b003      	add	sp, #12
    b5ce:	bc3c      	pop	{r2, r3, r4, r5}
    b5d0:	4690      	mov	r8, r2
    b5d2:	4699      	mov	r9, r3
    b5d4:	46a2      	mov	sl, r4
    b5d6:	46ab      	mov	fp, r5
    b5d8:	bdf0      	pop	{r4, r5, r6, r7, pc}
    b5da:	2c00      	cmp	r4, #0
    b5dc:	d127      	bne.n	b62e <__aeabi_fmul+0xf6>
    b5de:	2004      	movs	r0, #4
    b5e0:	2201      	movs	r2, #1
    b5e2:	4682      	mov	sl, r0
    b5e4:	4690      	mov	r8, r2
    b5e6:	e7c0      	b.n	b56a <__aeabi_fmul+0x32>
    b5e8:	1c39      	adds	r1, r7, #0
    b5ea:	1e4a      	subs	r2, r1, #1
    b5ec:	4191      	sbcs	r1, r2
    b5ee:	3102      	adds	r1, #2
    b5f0:	e7cb      	b.n	b58a <__aeabi_fmul+0x52>
    b5f2:	2101      	movs	r1, #1
    b5f4:	2f00      	cmp	r7, #0
    b5f6:	d0c8      	beq.n	b58a <__aeabi_fmul+0x52>
    b5f8:	1c38      	adds	r0, r7, #0
    b5fa:	f002 f9dd 	bl	d9b8 <__clzsi2>
    b5fe:	1f43      	subs	r3, r0, #5
    b600:	409f      	lsls	r7, r3
    b602:	2376      	movs	r3, #118	; 0x76
    b604:	425b      	negs	r3, r3
    b606:	1a1b      	subs	r3, r3, r0
    b608:	2100      	movs	r1, #0
    b60a:	e7be      	b.n	b58a <__aeabi_fmul+0x52>
    b60c:	2803      	cmp	r0, #3
    b60e:	d100      	bne.n	b612 <__aeabi_fmul+0xda>
    b610:	e0ae      	b.n	b770 <__aeabi_fmul+0x238>
    b612:	2801      	cmp	r0, #1
    b614:	d14f      	bne.n	b6b6 <__aeabi_fmul+0x17e>
    b616:	9801      	ldr	r0, [sp, #4]
    b618:	4642      	mov	r2, r8
    b61a:	4010      	ands	r0, r2
    b61c:	b2c5      	uxtb	r5, r0
    b61e:	2300      	movs	r3, #0
    b620:	2400      	movs	r4, #0
    b622:	e7cd      	b.n	b5c0 <__aeabi_fmul+0x88>
    b624:	230c      	movs	r3, #12
    b626:	2003      	movs	r0, #3
    b628:	469a      	mov	sl, r3
    b62a:	4680      	mov	r8, r0
    b62c:	e79d      	b.n	b56a <__aeabi_fmul+0x32>
    b62e:	1c20      	adds	r0, r4, #0
    b630:	f002 f9c2 	bl	d9b8 <__clzsi2>
    b634:	2676      	movs	r6, #118	; 0x76
    b636:	1f43      	subs	r3, r0, #5
    b638:	409c      	lsls	r4, r3
    b63a:	4276      	negs	r6, r6
    b63c:	2300      	movs	r3, #0
    b63e:	1a36      	subs	r6, r6, r0
    b640:	469a      	mov	sl, r3
    b642:	4698      	mov	r8, r3
    b644:	e791      	b.n	b56a <__aeabi_fmul+0x32>
    b646:	2480      	movs	r4, #128	; 0x80
    b648:	2500      	movs	r5, #0
    b64a:	03e4      	lsls	r4, r4, #15
    b64c:	23ff      	movs	r3, #255	; 0xff
    b64e:	e7b7      	b.n	b5c0 <__aeabi_fmul+0x88>
    b650:	465b      	mov	r3, fp
    b652:	1c3c      	adds	r4, r7, #0
    b654:	9301      	str	r3, [sp, #4]
    b656:	4688      	mov	r8, r1
    b658:	e7aa      	b.n	b5b0 <__aeabi_fmul+0x78>
    b65a:	1c3c      	adds	r4, r7, #0
    b65c:	4688      	mov	r8, r1
    b65e:	e7a7      	b.n	b5b0 <__aeabi_fmul+0x78>
    b660:	0c25      	lsrs	r5, r4, #16
    b662:	0424      	lsls	r4, r4, #16
    b664:	0c3a      	lsrs	r2, r7, #16
    b666:	0c24      	lsrs	r4, r4, #16
    b668:	043f      	lsls	r7, r7, #16
    b66a:	18f6      	adds	r6, r6, r3
    b66c:	0c3f      	lsrs	r7, r7, #16
    b66e:	1c21      	adds	r1, r4, #0
    b670:	1c23      	adds	r3, r4, #0
    b672:	4379      	muls	r1, r7
    b674:	4353      	muls	r3, r2
    b676:	436f      	muls	r7, r5
    b678:	4355      	muls	r5, r2
    b67a:	18fb      	adds	r3, r7, r3
    b67c:	0c0a      	lsrs	r2, r1, #16
    b67e:	189b      	adds	r3, r3, r2
    b680:	46b1      	mov	r9, r6
    b682:	429f      	cmp	r7, r3
    b684:	d902      	bls.n	b68c <__aeabi_fmul+0x154>
    b686:	2280      	movs	r2, #128	; 0x80
    b688:	0252      	lsls	r2, r2, #9
    b68a:	18ad      	adds	r5, r5, r2
    b68c:	0409      	lsls	r1, r1, #16
    b68e:	041a      	lsls	r2, r3, #16
    b690:	0c09      	lsrs	r1, r1, #16
    b692:	1852      	adds	r2, r2, r1
    b694:	0194      	lsls	r4, r2, #6
    b696:	0c1b      	lsrs	r3, r3, #16
    b698:	1e61      	subs	r1, r4, #1
    b69a:	418c      	sbcs	r4, r1
    b69c:	0e92      	lsrs	r2, r2, #26
    b69e:	18ed      	adds	r5, r5, r3
    b6a0:	4314      	orrs	r4, r2
    b6a2:	01ad      	lsls	r5, r5, #6
    b6a4:	432c      	orrs	r4, r5
    b6a6:	0123      	lsls	r3, r4, #4
    b6a8:	d505      	bpl.n	b6b6 <__aeabi_fmul+0x17e>
    b6aa:	2201      	movs	r2, #1
    b6ac:	0863      	lsrs	r3, r4, #1
    b6ae:	2001      	movs	r0, #1
    b6b0:	4014      	ands	r4, r2
    b6b2:	4481      	add	r9, r0
    b6b4:	431c      	orrs	r4, r3
    b6b6:	464b      	mov	r3, r9
    b6b8:	337f      	adds	r3, #127	; 0x7f
    b6ba:	2b00      	cmp	r3, #0
    b6bc:	dd2d      	ble.n	b71a <__aeabi_fmul+0x1e2>
    b6be:	0760      	lsls	r0, r4, #29
    b6c0:	d004      	beq.n	b6cc <__aeabi_fmul+0x194>
    b6c2:	220f      	movs	r2, #15
    b6c4:	4022      	ands	r2, r4
    b6c6:	2a04      	cmp	r2, #4
    b6c8:	d000      	beq.n	b6cc <__aeabi_fmul+0x194>
    b6ca:	3404      	adds	r4, #4
    b6cc:	0122      	lsls	r2, r4, #4
    b6ce:	d503      	bpl.n	b6d8 <__aeabi_fmul+0x1a0>
    b6d0:	4b2d      	ldr	r3, [pc, #180]	; (b788 <__aeabi_fmul+0x250>)
    b6d2:	401c      	ands	r4, r3
    b6d4:	464b      	mov	r3, r9
    b6d6:	3380      	adds	r3, #128	; 0x80
    b6d8:	2bfe      	cmp	r3, #254	; 0xfe
    b6da:	dd17      	ble.n	b70c <__aeabi_fmul+0x1d4>
    b6dc:	9b01      	ldr	r3, [sp, #4]
    b6de:	2501      	movs	r5, #1
    b6e0:	401d      	ands	r5, r3
    b6e2:	2400      	movs	r4, #0
    b6e4:	23ff      	movs	r3, #255	; 0xff
    b6e6:	e76b      	b.n	b5c0 <__aeabi_fmul+0x88>
    b6e8:	2080      	movs	r0, #128	; 0x80
    b6ea:	03c0      	lsls	r0, r0, #15
    b6ec:	4204      	tst	r4, r0
    b6ee:	d008      	beq.n	b702 <__aeabi_fmul+0x1ca>
    b6f0:	4207      	tst	r7, r0
    b6f2:	d106      	bne.n	b702 <__aeabi_fmul+0x1ca>
    b6f4:	1c04      	adds	r4, r0, #0
    b6f6:	433c      	orrs	r4, r7
    b6f8:	0264      	lsls	r4, r4, #9
    b6fa:	0a64      	lsrs	r4, r4, #9
    b6fc:	465d      	mov	r5, fp
    b6fe:	23ff      	movs	r3, #255	; 0xff
    b700:	e75e      	b.n	b5c0 <__aeabi_fmul+0x88>
    b702:	4304      	orrs	r4, r0
    b704:	0264      	lsls	r4, r4, #9
    b706:	0a64      	lsrs	r4, r4, #9
    b708:	23ff      	movs	r3, #255	; 0xff
    b70a:	e759      	b.n	b5c0 <__aeabi_fmul+0x88>
    b70c:	9801      	ldr	r0, [sp, #4]
    b70e:	01a4      	lsls	r4, r4, #6
    b710:	2501      	movs	r5, #1
    b712:	0a64      	lsrs	r4, r4, #9
    b714:	b2db      	uxtb	r3, r3
    b716:	4005      	ands	r5, r0
    b718:	e752      	b.n	b5c0 <__aeabi_fmul+0x88>
    b71a:	237e      	movs	r3, #126	; 0x7e
    b71c:	425b      	negs	r3, r3
    b71e:	464a      	mov	r2, r9
    b720:	1a9b      	subs	r3, r3, r2
    b722:	2b1b      	cmp	r3, #27
    b724:	dd05      	ble.n	b732 <__aeabi_fmul+0x1fa>
    b726:	9b01      	ldr	r3, [sp, #4]
    b728:	2501      	movs	r5, #1
    b72a:	401d      	ands	r5, r3
    b72c:	2400      	movs	r4, #0
    b72e:	2300      	movs	r3, #0
    b730:	e746      	b.n	b5c0 <__aeabi_fmul+0x88>
    b732:	1c22      	adds	r2, r4, #0
    b734:	40da      	lsrs	r2, r3
    b736:	464b      	mov	r3, r9
    b738:	339e      	adds	r3, #158	; 0x9e
    b73a:	409c      	lsls	r4, r3
    b73c:	1c23      	adds	r3, r4, #0
    b73e:	1e5c      	subs	r4, r3, #1
    b740:	41a3      	sbcs	r3, r4
    b742:	4313      	orrs	r3, r2
    b744:	0758      	lsls	r0, r3, #29
    b746:	d004      	beq.n	b752 <__aeabi_fmul+0x21a>
    b748:	220f      	movs	r2, #15
    b74a:	401a      	ands	r2, r3
    b74c:	2a04      	cmp	r2, #4
    b74e:	d000      	beq.n	b752 <__aeabi_fmul+0x21a>
    b750:	3304      	adds	r3, #4
    b752:	015a      	lsls	r2, r3, #5
    b754:	d505      	bpl.n	b762 <__aeabi_fmul+0x22a>
    b756:	9b01      	ldr	r3, [sp, #4]
    b758:	2501      	movs	r5, #1
    b75a:	401d      	ands	r5, r3
    b75c:	2400      	movs	r4, #0
    b75e:	2301      	movs	r3, #1
    b760:	e72e      	b.n	b5c0 <__aeabi_fmul+0x88>
    b762:	9801      	ldr	r0, [sp, #4]
    b764:	019c      	lsls	r4, r3, #6
    b766:	2501      	movs	r5, #1
    b768:	0a64      	lsrs	r4, r4, #9
    b76a:	4005      	ands	r5, r0
    b76c:	2300      	movs	r3, #0
    b76e:	e727      	b.n	b5c0 <__aeabi_fmul+0x88>
    b770:	2780      	movs	r7, #128	; 0x80
    b772:	03ff      	lsls	r7, r7, #15
    b774:	9b01      	ldr	r3, [sp, #4]
    b776:	433c      	orrs	r4, r7
    b778:	0264      	lsls	r4, r4, #9
    b77a:	2501      	movs	r5, #1
    b77c:	401d      	ands	r5, r3
    b77e:	0a64      	lsrs	r4, r4, #9
    b780:	23ff      	movs	r3, #255	; 0xff
    b782:	e71d      	b.n	b5c0 <__aeabi_fmul+0x88>
    b784:	0000fb9c 	.word	0x0000fb9c
    b788:	f7ffffff 	.word	0xf7ffffff

0000b78c <__aeabi_fsub>:
    b78c:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
    b78e:	0fc2      	lsrs	r2, r0, #31
    b790:	0243      	lsls	r3, r0, #9
    b792:	0044      	lsls	r4, r0, #1
    b794:	024d      	lsls	r5, r1, #9
    b796:	0048      	lsls	r0, r1, #1
    b798:	0e24      	lsrs	r4, r4, #24
    b79a:	1c16      	adds	r6, r2, #0
    b79c:	099b      	lsrs	r3, r3, #6
    b79e:	0e00      	lsrs	r0, r0, #24
    b7a0:	0fc9      	lsrs	r1, r1, #31
    b7a2:	09ad      	lsrs	r5, r5, #6
    b7a4:	28ff      	cmp	r0, #255	; 0xff
    b7a6:	d100      	bne.n	b7aa <__aeabi_fsub+0x1e>
    b7a8:	e083      	b.n	b8b2 <__aeabi_fsub+0x126>
    b7aa:	2701      	movs	r7, #1
    b7ac:	4079      	eors	r1, r7
    b7ae:	428a      	cmp	r2, r1
    b7b0:	d05c      	beq.n	b86c <__aeabi_fsub+0xe0>
    b7b2:	1a22      	subs	r2, r4, r0
    b7b4:	2a00      	cmp	r2, #0
    b7b6:	dc00      	bgt.n	b7ba <__aeabi_fsub+0x2e>
    b7b8:	e08e      	b.n	b8d8 <__aeabi_fsub+0x14c>
    b7ba:	2800      	cmp	r0, #0
    b7bc:	d11e      	bne.n	b7fc <__aeabi_fsub+0x70>
    b7be:	2d00      	cmp	r5, #0
    b7c0:	d000      	beq.n	b7c4 <__aeabi_fsub+0x38>
    b7c2:	e07a      	b.n	b8ba <__aeabi_fsub+0x12e>
    b7c4:	0758      	lsls	r0, r3, #29
    b7c6:	d004      	beq.n	b7d2 <__aeabi_fsub+0x46>
    b7c8:	220f      	movs	r2, #15
    b7ca:	401a      	ands	r2, r3
    b7cc:	2a04      	cmp	r2, #4
    b7ce:	d000      	beq.n	b7d2 <__aeabi_fsub+0x46>
    b7d0:	3304      	adds	r3, #4
    b7d2:	2180      	movs	r1, #128	; 0x80
    b7d4:	04c9      	lsls	r1, r1, #19
    b7d6:	2201      	movs	r2, #1
    b7d8:	4019      	ands	r1, r3
    b7da:	4032      	ands	r2, r6
    b7dc:	2900      	cmp	r1, #0
    b7de:	d03a      	beq.n	b856 <__aeabi_fsub+0xca>
    b7e0:	3401      	adds	r4, #1
    b7e2:	2cff      	cmp	r4, #255	; 0xff
    b7e4:	d100      	bne.n	b7e8 <__aeabi_fsub+0x5c>
    b7e6:	e083      	b.n	b8f0 <__aeabi_fsub+0x164>
    b7e8:	019b      	lsls	r3, r3, #6
    b7ea:	0a5b      	lsrs	r3, r3, #9
    b7ec:	025b      	lsls	r3, r3, #9
    b7ee:	b2e4      	uxtb	r4, r4
    b7f0:	05e4      	lsls	r4, r4, #23
    b7f2:	0a58      	lsrs	r0, r3, #9
    b7f4:	07d2      	lsls	r2, r2, #31
    b7f6:	4320      	orrs	r0, r4
    b7f8:	4310      	orrs	r0, r2
    b7fa:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
    b7fc:	2cff      	cmp	r4, #255	; 0xff
    b7fe:	d0e1      	beq.n	b7c4 <__aeabi_fsub+0x38>
    b800:	2180      	movs	r1, #128	; 0x80
    b802:	04c9      	lsls	r1, r1, #19
    b804:	430d      	orrs	r5, r1
    b806:	2a1b      	cmp	r2, #27
    b808:	dd00      	ble.n	b80c <__aeabi_fsub+0x80>
    b80a:	e131      	b.n	ba70 <__aeabi_fsub+0x2e4>
    b80c:	1c29      	adds	r1, r5, #0
    b80e:	2020      	movs	r0, #32
    b810:	40d1      	lsrs	r1, r2
    b812:	1a82      	subs	r2, r0, r2
    b814:	4095      	lsls	r5, r2
    b816:	1e6a      	subs	r2, r5, #1
    b818:	4195      	sbcs	r5, r2
    b81a:	430d      	orrs	r5, r1
    b81c:	1b5b      	subs	r3, r3, r5
    b81e:	0158      	lsls	r0, r3, #5
    b820:	d5d0      	bpl.n	b7c4 <__aeabi_fsub+0x38>
    b822:	019b      	lsls	r3, r3, #6
    b824:	099f      	lsrs	r7, r3, #6
    b826:	1c38      	adds	r0, r7, #0
    b828:	f002 f8c6 	bl	d9b8 <__clzsi2>
    b82c:	1f42      	subs	r2, r0, #5
    b82e:	4097      	lsls	r7, r2
    b830:	4294      	cmp	r4, r2
    b832:	dc5f      	bgt.n	b8f4 <__aeabi_fsub+0x168>
    b834:	1b14      	subs	r4, r2, r4
    b836:	231f      	movs	r3, #31
    b838:	1b1b      	subs	r3, r3, r4
    b83a:	1c3a      	adds	r2, r7, #0
    b83c:	409f      	lsls	r7, r3
    b83e:	1c61      	adds	r1, r4, #1
    b840:	1c3b      	adds	r3, r7, #0
    b842:	40ca      	lsrs	r2, r1
    b844:	1e5f      	subs	r7, r3, #1
    b846:	41bb      	sbcs	r3, r7
    b848:	4313      	orrs	r3, r2
    b84a:	2400      	movs	r4, #0
    b84c:	e7ba      	b.n	b7c4 <__aeabi_fsub+0x38>
    b84e:	1e13      	subs	r3, r2, #0
    b850:	d1b8      	bne.n	b7c4 <__aeabi_fsub+0x38>
    b852:	2300      	movs	r3, #0
    b854:	2200      	movs	r2, #0
    b856:	08db      	lsrs	r3, r3, #3
    b858:	2cff      	cmp	r4, #255	; 0xff
    b85a:	d104      	bne.n	b866 <__aeabi_fsub+0xda>
    b85c:	2b00      	cmp	r3, #0
    b85e:	d047      	beq.n	b8f0 <__aeabi_fsub+0x164>
    b860:	2080      	movs	r0, #128	; 0x80
    b862:	03c0      	lsls	r0, r0, #15
    b864:	4303      	orrs	r3, r0
    b866:	025b      	lsls	r3, r3, #9
    b868:	0a5b      	lsrs	r3, r3, #9
    b86a:	e7bf      	b.n	b7ec <__aeabi_fsub+0x60>
    b86c:	1a21      	subs	r1, r4, r0
    b86e:	2900      	cmp	r1, #0
    b870:	dd44      	ble.n	b8fc <__aeabi_fsub+0x170>
    b872:	2800      	cmp	r0, #0
    b874:	d027      	beq.n	b8c6 <__aeabi_fsub+0x13a>
    b876:	2cff      	cmp	r4, #255	; 0xff
    b878:	d0a4      	beq.n	b7c4 <__aeabi_fsub+0x38>
    b87a:	2080      	movs	r0, #128	; 0x80
    b87c:	04c0      	lsls	r0, r0, #19
    b87e:	4305      	orrs	r5, r0
    b880:	291b      	cmp	r1, #27
    b882:	dd00      	ble.n	b886 <__aeabi_fsub+0xfa>
    b884:	e0f2      	b.n	ba6c <__aeabi_fsub+0x2e0>
    b886:	1c28      	adds	r0, r5, #0
    b888:	2720      	movs	r7, #32
    b88a:	40c8      	lsrs	r0, r1
    b88c:	1a79      	subs	r1, r7, r1
    b88e:	408d      	lsls	r5, r1
    b890:	1e69      	subs	r1, r5, #1
    b892:	418d      	sbcs	r5, r1
    b894:	4305      	orrs	r5, r0
    b896:	195b      	adds	r3, r3, r5
    b898:	0159      	lsls	r1, r3, #5
    b89a:	d400      	bmi.n	b89e <__aeabi_fsub+0x112>
    b89c:	e792      	b.n	b7c4 <__aeabi_fsub+0x38>
    b89e:	3401      	adds	r4, #1
    b8a0:	2cff      	cmp	r4, #255	; 0xff
    b8a2:	d059      	beq.n	b958 <__aeabi_fsub+0x1cc>
    b8a4:	4973      	ldr	r1, [pc, #460]	; (ba74 <__aeabi_fsub+0x2e8>)
    b8a6:	2201      	movs	r2, #1
    b8a8:	401a      	ands	r2, r3
    b8aa:	400b      	ands	r3, r1
    b8ac:	085b      	lsrs	r3, r3, #1
    b8ae:	4313      	orrs	r3, r2
    b8b0:	e788      	b.n	b7c4 <__aeabi_fsub+0x38>
    b8b2:	2d00      	cmp	r5, #0
    b8b4:	d000      	beq.n	b8b8 <__aeabi_fsub+0x12c>
    b8b6:	e77a      	b.n	b7ae <__aeabi_fsub+0x22>
    b8b8:	e777      	b.n	b7aa <__aeabi_fsub+0x1e>
    b8ba:	3a01      	subs	r2, #1
    b8bc:	2a00      	cmp	r2, #0
    b8be:	d0ad      	beq.n	b81c <__aeabi_fsub+0x90>
    b8c0:	2cff      	cmp	r4, #255	; 0xff
    b8c2:	d1a0      	bne.n	b806 <__aeabi_fsub+0x7a>
    b8c4:	e77e      	b.n	b7c4 <__aeabi_fsub+0x38>
    b8c6:	2d00      	cmp	r5, #0
    b8c8:	d100      	bne.n	b8cc <__aeabi_fsub+0x140>
    b8ca:	e77b      	b.n	b7c4 <__aeabi_fsub+0x38>
    b8cc:	3901      	subs	r1, #1
    b8ce:	2900      	cmp	r1, #0
    b8d0:	d0e1      	beq.n	b896 <__aeabi_fsub+0x10a>
    b8d2:	2cff      	cmp	r4, #255	; 0xff
    b8d4:	d1d4      	bne.n	b880 <__aeabi_fsub+0xf4>
    b8d6:	e775      	b.n	b7c4 <__aeabi_fsub+0x38>
    b8d8:	2a00      	cmp	r2, #0
    b8da:	d11b      	bne.n	b914 <__aeabi_fsub+0x188>
    b8dc:	1c62      	adds	r2, r4, #1
    b8de:	b2d2      	uxtb	r2, r2
    b8e0:	2a01      	cmp	r2, #1
    b8e2:	dd4b      	ble.n	b97c <__aeabi_fsub+0x1f0>
    b8e4:	1b5f      	subs	r7, r3, r5
    b8e6:	017a      	lsls	r2, r7, #5
    b8e8:	d523      	bpl.n	b932 <__aeabi_fsub+0x1a6>
    b8ea:	1aef      	subs	r7, r5, r3
    b8ec:	1c0e      	adds	r6, r1, #0
    b8ee:	e79a      	b.n	b826 <__aeabi_fsub+0x9a>
    b8f0:	2300      	movs	r3, #0
    b8f2:	e77b      	b.n	b7ec <__aeabi_fsub+0x60>
    b8f4:	4b5f      	ldr	r3, [pc, #380]	; (ba74 <__aeabi_fsub+0x2e8>)
    b8f6:	1aa4      	subs	r4, r4, r2
    b8f8:	403b      	ands	r3, r7
    b8fa:	e763      	b.n	b7c4 <__aeabi_fsub+0x38>
    b8fc:	2900      	cmp	r1, #0
    b8fe:	d146      	bne.n	b98e <__aeabi_fsub+0x202>
    b900:	1c61      	adds	r1, r4, #1
    b902:	b2c8      	uxtb	r0, r1
    b904:	2801      	cmp	r0, #1
    b906:	dd29      	ble.n	b95c <__aeabi_fsub+0x1d0>
    b908:	29ff      	cmp	r1, #255	; 0xff
    b90a:	d024      	beq.n	b956 <__aeabi_fsub+0x1ca>
    b90c:	18eb      	adds	r3, r5, r3
    b90e:	085b      	lsrs	r3, r3, #1
    b910:	1c0c      	adds	r4, r1, #0
    b912:	e757      	b.n	b7c4 <__aeabi_fsub+0x38>
    b914:	2c00      	cmp	r4, #0
    b916:	d013      	beq.n	b940 <__aeabi_fsub+0x1b4>
    b918:	28ff      	cmp	r0, #255	; 0xff
    b91a:	d018      	beq.n	b94e <__aeabi_fsub+0x1c2>
    b91c:	2480      	movs	r4, #128	; 0x80
    b91e:	04e4      	lsls	r4, r4, #19
    b920:	4252      	negs	r2, r2
    b922:	4323      	orrs	r3, r4
    b924:	2a1b      	cmp	r2, #27
    b926:	dd4d      	ble.n	b9c4 <__aeabi_fsub+0x238>
    b928:	2301      	movs	r3, #1
    b92a:	1aeb      	subs	r3, r5, r3
    b92c:	1c04      	adds	r4, r0, #0
    b92e:	1c0e      	adds	r6, r1, #0
    b930:	e775      	b.n	b81e <__aeabi_fsub+0x92>
    b932:	2f00      	cmp	r7, #0
    b934:	d000      	beq.n	b938 <__aeabi_fsub+0x1ac>
    b936:	e776      	b.n	b826 <__aeabi_fsub+0x9a>
    b938:	2300      	movs	r3, #0
    b93a:	2200      	movs	r2, #0
    b93c:	2400      	movs	r4, #0
    b93e:	e78a      	b.n	b856 <__aeabi_fsub+0xca>
    b940:	2b00      	cmp	r3, #0
    b942:	d03b      	beq.n	b9bc <__aeabi_fsub+0x230>
    b944:	43d2      	mvns	r2, r2
    b946:	2a00      	cmp	r2, #0
    b948:	d0ef      	beq.n	b92a <__aeabi_fsub+0x19e>
    b94a:	28ff      	cmp	r0, #255	; 0xff
    b94c:	d1ea      	bne.n	b924 <__aeabi_fsub+0x198>
    b94e:	1c2b      	adds	r3, r5, #0
    b950:	24ff      	movs	r4, #255	; 0xff
    b952:	1c0e      	adds	r6, r1, #0
    b954:	e736      	b.n	b7c4 <__aeabi_fsub+0x38>
    b956:	24ff      	movs	r4, #255	; 0xff
    b958:	2300      	movs	r3, #0
    b95a:	e77c      	b.n	b856 <__aeabi_fsub+0xca>
    b95c:	2c00      	cmp	r4, #0
    b95e:	d15c      	bne.n	ba1a <__aeabi_fsub+0x28e>
    b960:	2b00      	cmp	r3, #0
    b962:	d100      	bne.n	b966 <__aeabi_fsub+0x1da>
    b964:	e080      	b.n	ba68 <__aeabi_fsub+0x2dc>
    b966:	2d00      	cmp	r5, #0
    b968:	d100      	bne.n	b96c <__aeabi_fsub+0x1e0>
    b96a:	e72b      	b.n	b7c4 <__aeabi_fsub+0x38>
    b96c:	195b      	adds	r3, r3, r5
    b96e:	0158      	lsls	r0, r3, #5
    b970:	d400      	bmi.n	b974 <__aeabi_fsub+0x1e8>
    b972:	e727      	b.n	b7c4 <__aeabi_fsub+0x38>
    b974:	4a3f      	ldr	r2, [pc, #252]	; (ba74 <__aeabi_fsub+0x2e8>)
    b976:	2401      	movs	r4, #1
    b978:	4013      	ands	r3, r2
    b97a:	e723      	b.n	b7c4 <__aeabi_fsub+0x38>
    b97c:	2c00      	cmp	r4, #0
    b97e:	d115      	bne.n	b9ac <__aeabi_fsub+0x220>
    b980:	2b00      	cmp	r3, #0
    b982:	d140      	bne.n	ba06 <__aeabi_fsub+0x27a>
    b984:	2d00      	cmp	r5, #0
    b986:	d063      	beq.n	ba50 <__aeabi_fsub+0x2c4>
    b988:	1c2b      	adds	r3, r5, #0
    b98a:	1c0e      	adds	r6, r1, #0
    b98c:	e71a      	b.n	b7c4 <__aeabi_fsub+0x38>
    b98e:	2c00      	cmp	r4, #0
    b990:	d121      	bne.n	b9d6 <__aeabi_fsub+0x24a>
    b992:	2b00      	cmp	r3, #0
    b994:	d054      	beq.n	ba40 <__aeabi_fsub+0x2b4>
    b996:	43c9      	mvns	r1, r1
    b998:	2900      	cmp	r1, #0
    b99a:	d004      	beq.n	b9a6 <__aeabi_fsub+0x21a>
    b99c:	28ff      	cmp	r0, #255	; 0xff
    b99e:	d04c      	beq.n	ba3a <__aeabi_fsub+0x2ae>
    b9a0:	291b      	cmp	r1, #27
    b9a2:	dd58      	ble.n	ba56 <__aeabi_fsub+0x2ca>
    b9a4:	2301      	movs	r3, #1
    b9a6:	195b      	adds	r3, r3, r5
    b9a8:	1c04      	adds	r4, r0, #0
    b9aa:	e775      	b.n	b898 <__aeabi_fsub+0x10c>
    b9ac:	2b00      	cmp	r3, #0
    b9ae:	d119      	bne.n	b9e4 <__aeabi_fsub+0x258>
    b9b0:	2d00      	cmp	r5, #0
    b9b2:	d048      	beq.n	ba46 <__aeabi_fsub+0x2ba>
    b9b4:	1c2b      	adds	r3, r5, #0
    b9b6:	1c0e      	adds	r6, r1, #0
    b9b8:	24ff      	movs	r4, #255	; 0xff
    b9ba:	e703      	b.n	b7c4 <__aeabi_fsub+0x38>
    b9bc:	1c2b      	adds	r3, r5, #0
    b9be:	1c04      	adds	r4, r0, #0
    b9c0:	1c0e      	adds	r6, r1, #0
    b9c2:	e6ff      	b.n	b7c4 <__aeabi_fsub+0x38>
    b9c4:	1c1c      	adds	r4, r3, #0
    b9c6:	2620      	movs	r6, #32
    b9c8:	40d4      	lsrs	r4, r2
    b9ca:	1ab2      	subs	r2, r6, r2
    b9cc:	4093      	lsls	r3, r2
    b9ce:	1e5a      	subs	r2, r3, #1
    b9d0:	4193      	sbcs	r3, r2
    b9d2:	4323      	orrs	r3, r4
    b9d4:	e7a9      	b.n	b92a <__aeabi_fsub+0x19e>
    b9d6:	28ff      	cmp	r0, #255	; 0xff
    b9d8:	d02f      	beq.n	ba3a <__aeabi_fsub+0x2ae>
    b9da:	2480      	movs	r4, #128	; 0x80
    b9dc:	04e4      	lsls	r4, r4, #19
    b9de:	4249      	negs	r1, r1
    b9e0:	4323      	orrs	r3, r4
    b9e2:	e7dd      	b.n	b9a0 <__aeabi_fsub+0x214>
    b9e4:	24ff      	movs	r4, #255	; 0xff
    b9e6:	2d00      	cmp	r5, #0
    b9e8:	d100      	bne.n	b9ec <__aeabi_fsub+0x260>
    b9ea:	e6eb      	b.n	b7c4 <__aeabi_fsub+0x38>
    b9ec:	2280      	movs	r2, #128	; 0x80
    b9ee:	08db      	lsrs	r3, r3, #3
    b9f0:	03d2      	lsls	r2, r2, #15
    b9f2:	4213      	tst	r3, r2
    b9f4:	d004      	beq.n	ba00 <__aeabi_fsub+0x274>
    b9f6:	08ed      	lsrs	r5, r5, #3
    b9f8:	4215      	tst	r5, r2
    b9fa:	d101      	bne.n	ba00 <__aeabi_fsub+0x274>
    b9fc:	1c2b      	adds	r3, r5, #0
    b9fe:	1c0e      	adds	r6, r1, #0
    ba00:	00db      	lsls	r3, r3, #3
    ba02:	24ff      	movs	r4, #255	; 0xff
    ba04:	e6de      	b.n	b7c4 <__aeabi_fsub+0x38>
    ba06:	2d00      	cmp	r5, #0
    ba08:	d100      	bne.n	ba0c <__aeabi_fsub+0x280>
    ba0a:	e6db      	b.n	b7c4 <__aeabi_fsub+0x38>
    ba0c:	1b5a      	subs	r2, r3, r5
    ba0e:	0150      	lsls	r0, r2, #5
    ba10:	d400      	bmi.n	ba14 <__aeabi_fsub+0x288>
    ba12:	e71c      	b.n	b84e <__aeabi_fsub+0xc2>
    ba14:	1aeb      	subs	r3, r5, r3
    ba16:	1c0e      	adds	r6, r1, #0
    ba18:	e6d4      	b.n	b7c4 <__aeabi_fsub+0x38>
    ba1a:	2b00      	cmp	r3, #0
    ba1c:	d00d      	beq.n	ba3a <__aeabi_fsub+0x2ae>
    ba1e:	24ff      	movs	r4, #255	; 0xff
    ba20:	2d00      	cmp	r5, #0
    ba22:	d100      	bne.n	ba26 <__aeabi_fsub+0x29a>
    ba24:	e6ce      	b.n	b7c4 <__aeabi_fsub+0x38>
    ba26:	2280      	movs	r2, #128	; 0x80
    ba28:	08db      	lsrs	r3, r3, #3
    ba2a:	03d2      	lsls	r2, r2, #15
    ba2c:	4213      	tst	r3, r2
    ba2e:	d0e7      	beq.n	ba00 <__aeabi_fsub+0x274>
    ba30:	08ed      	lsrs	r5, r5, #3
    ba32:	4215      	tst	r5, r2
    ba34:	d1e4      	bne.n	ba00 <__aeabi_fsub+0x274>
    ba36:	1c2b      	adds	r3, r5, #0
    ba38:	e7e2      	b.n	ba00 <__aeabi_fsub+0x274>
    ba3a:	1c2b      	adds	r3, r5, #0
    ba3c:	24ff      	movs	r4, #255	; 0xff
    ba3e:	e6c1      	b.n	b7c4 <__aeabi_fsub+0x38>
    ba40:	1c2b      	adds	r3, r5, #0
    ba42:	1c04      	adds	r4, r0, #0
    ba44:	e6be      	b.n	b7c4 <__aeabi_fsub+0x38>
    ba46:	2380      	movs	r3, #128	; 0x80
    ba48:	2200      	movs	r2, #0
    ba4a:	049b      	lsls	r3, r3, #18
    ba4c:	24ff      	movs	r4, #255	; 0xff
    ba4e:	e702      	b.n	b856 <__aeabi_fsub+0xca>
    ba50:	1c23      	adds	r3, r4, #0
    ba52:	2200      	movs	r2, #0
    ba54:	e6ff      	b.n	b856 <__aeabi_fsub+0xca>
    ba56:	1c1c      	adds	r4, r3, #0
    ba58:	2720      	movs	r7, #32
    ba5a:	40cc      	lsrs	r4, r1
    ba5c:	1a79      	subs	r1, r7, r1
    ba5e:	408b      	lsls	r3, r1
    ba60:	1e59      	subs	r1, r3, #1
    ba62:	418b      	sbcs	r3, r1
    ba64:	4323      	orrs	r3, r4
    ba66:	e79e      	b.n	b9a6 <__aeabi_fsub+0x21a>
    ba68:	1c2b      	adds	r3, r5, #0
    ba6a:	e6ab      	b.n	b7c4 <__aeabi_fsub+0x38>
    ba6c:	2501      	movs	r5, #1
    ba6e:	e712      	b.n	b896 <__aeabi_fsub+0x10a>
    ba70:	2501      	movs	r5, #1
    ba72:	e6d3      	b.n	b81c <__aeabi_fsub+0x90>
    ba74:	fbffffff 	.word	0xfbffffff

0000ba78 <__aeabi_f2iz>:
    ba78:	0243      	lsls	r3, r0, #9
    ba7a:	0a59      	lsrs	r1, r3, #9
    ba7c:	0043      	lsls	r3, r0, #1
    ba7e:	0fc2      	lsrs	r2, r0, #31
    ba80:	0e1b      	lsrs	r3, r3, #24
    ba82:	2000      	movs	r0, #0
    ba84:	2b7e      	cmp	r3, #126	; 0x7e
    ba86:	dd0d      	ble.n	baa4 <__aeabi_f2iz+0x2c>
    ba88:	2b9d      	cmp	r3, #157	; 0x9d
    ba8a:	dc0c      	bgt.n	baa6 <__aeabi_f2iz+0x2e>
    ba8c:	2080      	movs	r0, #128	; 0x80
    ba8e:	0400      	lsls	r0, r0, #16
    ba90:	4301      	orrs	r1, r0
    ba92:	2b95      	cmp	r3, #149	; 0x95
    ba94:	dc0a      	bgt.n	baac <__aeabi_f2iz+0x34>
    ba96:	2096      	movs	r0, #150	; 0x96
    ba98:	1ac3      	subs	r3, r0, r3
    ba9a:	40d9      	lsrs	r1, r3
    ba9c:	4248      	negs	r0, r1
    ba9e:	2a00      	cmp	r2, #0
    baa0:	d100      	bne.n	baa4 <__aeabi_f2iz+0x2c>
    baa2:	1c08      	adds	r0, r1, #0
    baa4:	4770      	bx	lr
    baa6:	4b03      	ldr	r3, [pc, #12]	; (bab4 <__aeabi_f2iz+0x3c>)
    baa8:	18d0      	adds	r0, r2, r3
    baaa:	e7fb      	b.n	baa4 <__aeabi_f2iz+0x2c>
    baac:	3b96      	subs	r3, #150	; 0x96
    baae:	4099      	lsls	r1, r3
    bab0:	e7f4      	b.n	ba9c <__aeabi_f2iz+0x24>
    bab2:	46c0      	nop			; (mov r8, r8)
    bab4:	7fffffff 	.word	0x7fffffff

0000bab8 <__aeabi_i2f>:
    bab8:	b570      	push	{r4, r5, r6, lr}
    baba:	1e04      	subs	r4, r0, #0
    babc:	d03c      	beq.n	bb38 <__aeabi_i2f+0x80>
    babe:	0fc6      	lsrs	r6, r0, #31
    bac0:	d000      	beq.n	bac4 <__aeabi_i2f+0xc>
    bac2:	4244      	negs	r4, r0
    bac4:	1c20      	adds	r0, r4, #0
    bac6:	f001 ff77 	bl	d9b8 <__clzsi2>
    baca:	239e      	movs	r3, #158	; 0x9e
    bacc:	1c25      	adds	r5, r4, #0
    bace:	1a1b      	subs	r3, r3, r0
    bad0:	2b96      	cmp	r3, #150	; 0x96
    bad2:	dc0c      	bgt.n	baee <__aeabi_i2f+0x36>
    bad4:	3808      	subs	r0, #8
    bad6:	4084      	lsls	r4, r0
    bad8:	0264      	lsls	r4, r4, #9
    bada:	0a64      	lsrs	r4, r4, #9
    badc:	b2db      	uxtb	r3, r3
    bade:	1c32      	adds	r2, r6, #0
    bae0:	0264      	lsls	r4, r4, #9
    bae2:	05db      	lsls	r3, r3, #23
    bae4:	0a60      	lsrs	r0, r4, #9
    bae6:	07d2      	lsls	r2, r2, #31
    bae8:	4318      	orrs	r0, r3
    baea:	4310      	orrs	r0, r2
    baec:	bd70      	pop	{r4, r5, r6, pc}
    baee:	2b99      	cmp	r3, #153	; 0x99
    baf0:	dd0a      	ble.n	bb08 <__aeabi_i2f+0x50>
    baf2:	2205      	movs	r2, #5
    baf4:	1a12      	subs	r2, r2, r0
    baf6:	1c21      	adds	r1, r4, #0
    baf8:	40d1      	lsrs	r1, r2
    bafa:	1c0a      	adds	r2, r1, #0
    bafc:	1c01      	adds	r1, r0, #0
    bafe:	311b      	adds	r1, #27
    bb00:	408d      	lsls	r5, r1
    bb02:	1e69      	subs	r1, r5, #1
    bb04:	418d      	sbcs	r5, r1
    bb06:	4315      	orrs	r5, r2
    bb08:	2805      	cmp	r0, #5
    bb0a:	dd01      	ble.n	bb10 <__aeabi_i2f+0x58>
    bb0c:	1f42      	subs	r2, r0, #5
    bb0e:	4095      	lsls	r5, r2
    bb10:	4c16      	ldr	r4, [pc, #88]	; (bb6c <__aeabi_i2f+0xb4>)
    bb12:	402c      	ands	r4, r5
    bb14:	076a      	lsls	r2, r5, #29
    bb16:	d004      	beq.n	bb22 <__aeabi_i2f+0x6a>
    bb18:	220f      	movs	r2, #15
    bb1a:	4015      	ands	r5, r2
    bb1c:	2d04      	cmp	r5, #4
    bb1e:	d000      	beq.n	bb22 <__aeabi_i2f+0x6a>
    bb20:	3404      	adds	r4, #4
    bb22:	0161      	lsls	r1, r4, #5
    bb24:	d50c      	bpl.n	bb40 <__aeabi_i2f+0x88>
    bb26:	239f      	movs	r3, #159	; 0x9f
    bb28:	1a18      	subs	r0, r3, r0
    bb2a:	28ff      	cmp	r0, #255	; 0xff
    bb2c:	d01a      	beq.n	bb64 <__aeabi_i2f+0xac>
    bb2e:	01a4      	lsls	r4, r4, #6
    bb30:	0a64      	lsrs	r4, r4, #9
    bb32:	b2c3      	uxtb	r3, r0
    bb34:	1c32      	adds	r2, r6, #0
    bb36:	e7d3      	b.n	bae0 <__aeabi_i2f+0x28>
    bb38:	2200      	movs	r2, #0
    bb3a:	2300      	movs	r3, #0
    bb3c:	2400      	movs	r4, #0
    bb3e:	e7cf      	b.n	bae0 <__aeabi_i2f+0x28>
    bb40:	08e4      	lsrs	r4, r4, #3
    bb42:	2bff      	cmp	r3, #255	; 0xff
    bb44:	d004      	beq.n	bb50 <__aeabi_i2f+0x98>
    bb46:	0264      	lsls	r4, r4, #9
    bb48:	0a64      	lsrs	r4, r4, #9
    bb4a:	b2db      	uxtb	r3, r3
    bb4c:	1c32      	adds	r2, r6, #0
    bb4e:	e7c7      	b.n	bae0 <__aeabi_i2f+0x28>
    bb50:	2c00      	cmp	r4, #0
    bb52:	d004      	beq.n	bb5e <__aeabi_i2f+0xa6>
    bb54:	2080      	movs	r0, #128	; 0x80
    bb56:	03c0      	lsls	r0, r0, #15
    bb58:	4304      	orrs	r4, r0
    bb5a:	0264      	lsls	r4, r4, #9
    bb5c:	0a64      	lsrs	r4, r4, #9
    bb5e:	1c32      	adds	r2, r6, #0
    bb60:	23ff      	movs	r3, #255	; 0xff
    bb62:	e7bd      	b.n	bae0 <__aeabi_i2f+0x28>
    bb64:	1c32      	adds	r2, r6, #0
    bb66:	23ff      	movs	r3, #255	; 0xff
    bb68:	2400      	movs	r4, #0
    bb6a:	e7b9      	b.n	bae0 <__aeabi_i2f+0x28>
    bb6c:	fbffffff 	.word	0xfbffffff

0000bb70 <__aeabi_ui2f>:
    bb70:	b510      	push	{r4, lr}
    bb72:	1e04      	subs	r4, r0, #0
    bb74:	d033      	beq.n	bbde <__aeabi_ui2f+0x6e>
    bb76:	f001 ff1f 	bl	d9b8 <__clzsi2>
    bb7a:	239e      	movs	r3, #158	; 0x9e
    bb7c:	1a1b      	subs	r3, r3, r0
    bb7e:	2b96      	cmp	r3, #150	; 0x96
    bb80:	dc09      	bgt.n	bb96 <__aeabi_ui2f+0x26>
    bb82:	3808      	subs	r0, #8
    bb84:	4084      	lsls	r4, r0
    bb86:	0264      	lsls	r4, r4, #9
    bb88:	0a64      	lsrs	r4, r4, #9
    bb8a:	b2db      	uxtb	r3, r3
    bb8c:	0264      	lsls	r4, r4, #9
    bb8e:	05db      	lsls	r3, r3, #23
    bb90:	0a60      	lsrs	r0, r4, #9
    bb92:	4318      	orrs	r0, r3
    bb94:	bd10      	pop	{r4, pc}
    bb96:	2b99      	cmp	r3, #153	; 0x99
    bb98:	dd0a      	ble.n	bbb0 <__aeabi_ui2f+0x40>
    bb9a:	2205      	movs	r2, #5
    bb9c:	1a12      	subs	r2, r2, r0
    bb9e:	1c21      	adds	r1, r4, #0
    bba0:	40d1      	lsrs	r1, r2
    bba2:	1c0a      	adds	r2, r1, #0
    bba4:	1c01      	adds	r1, r0, #0
    bba6:	311b      	adds	r1, #27
    bba8:	408c      	lsls	r4, r1
    bbaa:	1e61      	subs	r1, r4, #1
    bbac:	418c      	sbcs	r4, r1
    bbae:	4314      	orrs	r4, r2
    bbb0:	2805      	cmp	r0, #5
    bbb2:	dd01      	ble.n	bbb8 <__aeabi_ui2f+0x48>
    bbb4:	1f42      	subs	r2, r0, #5
    bbb6:	4094      	lsls	r4, r2
    bbb8:	4a14      	ldr	r2, [pc, #80]	; (bc0c <__aeabi_ui2f+0x9c>)
    bbba:	4022      	ands	r2, r4
    bbbc:	0761      	lsls	r1, r4, #29
    bbbe:	d004      	beq.n	bbca <__aeabi_ui2f+0x5a>
    bbc0:	210f      	movs	r1, #15
    bbc2:	400c      	ands	r4, r1
    bbc4:	2c04      	cmp	r4, #4
    bbc6:	d000      	beq.n	bbca <__aeabi_ui2f+0x5a>
    bbc8:	3204      	adds	r2, #4
    bbca:	0151      	lsls	r1, r2, #5
    bbcc:	d50a      	bpl.n	bbe4 <__aeabi_ui2f+0x74>
    bbce:	239f      	movs	r3, #159	; 0x9f
    bbd0:	1a18      	subs	r0, r3, r0
    bbd2:	28ff      	cmp	r0, #255	; 0xff
    bbd4:	d016      	beq.n	bc04 <__aeabi_ui2f+0x94>
    bbd6:	0194      	lsls	r4, r2, #6
    bbd8:	0a64      	lsrs	r4, r4, #9
    bbda:	b2c3      	uxtb	r3, r0
    bbdc:	e7d6      	b.n	bb8c <__aeabi_ui2f+0x1c>
    bbde:	2300      	movs	r3, #0
    bbe0:	2400      	movs	r4, #0
    bbe2:	e7d3      	b.n	bb8c <__aeabi_ui2f+0x1c>
    bbe4:	08d2      	lsrs	r2, r2, #3
    bbe6:	2bff      	cmp	r3, #255	; 0xff
    bbe8:	d003      	beq.n	bbf2 <__aeabi_ui2f+0x82>
    bbea:	0254      	lsls	r4, r2, #9
    bbec:	0a64      	lsrs	r4, r4, #9
    bbee:	b2db      	uxtb	r3, r3
    bbf0:	e7cc      	b.n	bb8c <__aeabi_ui2f+0x1c>
    bbf2:	2a00      	cmp	r2, #0
    bbf4:	d006      	beq.n	bc04 <__aeabi_ui2f+0x94>
    bbf6:	2480      	movs	r4, #128	; 0x80
    bbf8:	03e4      	lsls	r4, r4, #15
    bbfa:	4314      	orrs	r4, r2
    bbfc:	0264      	lsls	r4, r4, #9
    bbfe:	0a64      	lsrs	r4, r4, #9
    bc00:	23ff      	movs	r3, #255	; 0xff
    bc02:	e7c3      	b.n	bb8c <__aeabi_ui2f+0x1c>
    bc04:	23ff      	movs	r3, #255	; 0xff
    bc06:	2400      	movs	r4, #0
    bc08:	e7c0      	b.n	bb8c <__aeabi_ui2f+0x1c>
    bc0a:	46c0      	nop			; (mov r8, r8)
    bc0c:	fbffffff 	.word	0xfbffffff

0000bc10 <__aeabi_dadd>:
    bc10:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
    bc12:	465f      	mov	r7, fp
    bc14:	4656      	mov	r6, sl
    bc16:	4644      	mov	r4, r8
    bc18:	464d      	mov	r5, r9
    bc1a:	b4f0      	push	{r4, r5, r6, r7}
    bc1c:	030c      	lsls	r4, r1, #12
    bc1e:	004d      	lsls	r5, r1, #1
    bc20:	0fce      	lsrs	r6, r1, #31
    bc22:	0a61      	lsrs	r1, r4, #9
    bc24:	0f44      	lsrs	r4, r0, #29
    bc26:	4321      	orrs	r1, r4
    bc28:	00c4      	lsls	r4, r0, #3
    bc2a:	0318      	lsls	r0, r3, #12
    bc2c:	4680      	mov	r8, r0
    bc2e:	0058      	lsls	r0, r3, #1
    bc30:	0d40      	lsrs	r0, r0, #21
    bc32:	4682      	mov	sl, r0
    bc34:	0fd8      	lsrs	r0, r3, #31
    bc36:	4684      	mov	ip, r0
    bc38:	4640      	mov	r0, r8
    bc3a:	0a40      	lsrs	r0, r0, #9
    bc3c:	0f53      	lsrs	r3, r2, #29
    bc3e:	4303      	orrs	r3, r0
    bc40:	00d0      	lsls	r0, r2, #3
    bc42:	0d6d      	lsrs	r5, r5, #21
    bc44:	1c37      	adds	r7, r6, #0
    bc46:	4683      	mov	fp, r0
    bc48:	4652      	mov	r2, sl
    bc4a:	4566      	cmp	r6, ip
    bc4c:	d100      	bne.n	bc50 <__aeabi_dadd+0x40>
    bc4e:	e0a4      	b.n	bd9a <__aeabi_dadd+0x18a>
    bc50:	1aaf      	subs	r7, r5, r2
    bc52:	2f00      	cmp	r7, #0
    bc54:	dc00      	bgt.n	bc58 <__aeabi_dadd+0x48>
    bc56:	e109      	b.n	be6c <__aeabi_dadd+0x25c>
    bc58:	2a00      	cmp	r2, #0
    bc5a:	d13b      	bne.n	bcd4 <__aeabi_dadd+0xc4>
    bc5c:	4318      	orrs	r0, r3
    bc5e:	d000      	beq.n	bc62 <__aeabi_dadd+0x52>
    bc60:	e0ea      	b.n	be38 <__aeabi_dadd+0x228>
    bc62:	0763      	lsls	r3, r4, #29
    bc64:	d100      	bne.n	bc68 <__aeabi_dadd+0x58>
    bc66:	e087      	b.n	bd78 <__aeabi_dadd+0x168>
    bc68:	230f      	movs	r3, #15
    bc6a:	4023      	ands	r3, r4
    bc6c:	2b04      	cmp	r3, #4
    bc6e:	d100      	bne.n	bc72 <__aeabi_dadd+0x62>
    bc70:	e082      	b.n	bd78 <__aeabi_dadd+0x168>
    bc72:	1d22      	adds	r2, r4, #4
    bc74:	42a2      	cmp	r2, r4
    bc76:	41a4      	sbcs	r4, r4
    bc78:	4264      	negs	r4, r4
    bc7a:	2380      	movs	r3, #128	; 0x80
    bc7c:	1909      	adds	r1, r1, r4
    bc7e:	041b      	lsls	r3, r3, #16
    bc80:	400b      	ands	r3, r1
    bc82:	1c37      	adds	r7, r6, #0
    bc84:	1c14      	adds	r4, r2, #0
    bc86:	2b00      	cmp	r3, #0
    bc88:	d100      	bne.n	bc8c <__aeabi_dadd+0x7c>
    bc8a:	e07c      	b.n	bd86 <__aeabi_dadd+0x176>
    bc8c:	4bce      	ldr	r3, [pc, #824]	; (bfc8 <__aeabi_dadd+0x3b8>)
    bc8e:	3501      	adds	r5, #1
    bc90:	429d      	cmp	r5, r3
    bc92:	d100      	bne.n	bc96 <__aeabi_dadd+0x86>
    bc94:	e105      	b.n	bea2 <__aeabi_dadd+0x292>
    bc96:	4bcd      	ldr	r3, [pc, #820]	; (bfcc <__aeabi_dadd+0x3bc>)
    bc98:	08e4      	lsrs	r4, r4, #3
    bc9a:	4019      	ands	r1, r3
    bc9c:	0748      	lsls	r0, r1, #29
    bc9e:	0249      	lsls	r1, r1, #9
    bca0:	4304      	orrs	r4, r0
    bca2:	0b0b      	lsrs	r3, r1, #12
    bca4:	2000      	movs	r0, #0
    bca6:	2100      	movs	r1, #0
    bca8:	031b      	lsls	r3, r3, #12
    bcaa:	0b1a      	lsrs	r2, r3, #12
    bcac:	0d0b      	lsrs	r3, r1, #20
    bcae:	056d      	lsls	r5, r5, #21
    bcb0:	051b      	lsls	r3, r3, #20
    bcb2:	4313      	orrs	r3, r2
    bcb4:	086a      	lsrs	r2, r5, #1
    bcb6:	4dc6      	ldr	r5, [pc, #792]	; (bfd0 <__aeabi_dadd+0x3c0>)
    bcb8:	07ff      	lsls	r7, r7, #31
    bcba:	401d      	ands	r5, r3
    bcbc:	4315      	orrs	r5, r2
    bcbe:	006d      	lsls	r5, r5, #1
    bcc0:	086d      	lsrs	r5, r5, #1
    bcc2:	1c29      	adds	r1, r5, #0
    bcc4:	4339      	orrs	r1, r7
    bcc6:	1c20      	adds	r0, r4, #0
    bcc8:	bc3c      	pop	{r2, r3, r4, r5}
    bcca:	4690      	mov	r8, r2
    bccc:	4699      	mov	r9, r3
    bcce:	46a2      	mov	sl, r4
    bcd0:	46ab      	mov	fp, r5
    bcd2:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
    bcd4:	48bc      	ldr	r0, [pc, #752]	; (bfc8 <__aeabi_dadd+0x3b8>)
    bcd6:	4285      	cmp	r5, r0
    bcd8:	d0c3      	beq.n	bc62 <__aeabi_dadd+0x52>
    bcda:	2080      	movs	r0, #128	; 0x80
    bcdc:	0400      	lsls	r0, r0, #16
    bcde:	4303      	orrs	r3, r0
    bce0:	2f38      	cmp	r7, #56	; 0x38
    bce2:	dd00      	ble.n	bce6 <__aeabi_dadd+0xd6>
    bce4:	e0f0      	b.n	bec8 <__aeabi_dadd+0x2b8>
    bce6:	2f1f      	cmp	r7, #31
    bce8:	dd00      	ble.n	bcec <__aeabi_dadd+0xdc>
    bcea:	e124      	b.n	bf36 <__aeabi_dadd+0x326>
    bcec:	2020      	movs	r0, #32
    bcee:	1bc0      	subs	r0, r0, r7
    bcf0:	1c1a      	adds	r2, r3, #0
    bcf2:	4681      	mov	r9, r0
    bcf4:	4082      	lsls	r2, r0
    bcf6:	4658      	mov	r0, fp
    bcf8:	40f8      	lsrs	r0, r7
    bcfa:	4302      	orrs	r2, r0
    bcfc:	4694      	mov	ip, r2
    bcfe:	4658      	mov	r0, fp
    bd00:	464a      	mov	r2, r9
    bd02:	4090      	lsls	r0, r2
    bd04:	1e42      	subs	r2, r0, #1
    bd06:	4190      	sbcs	r0, r2
    bd08:	40fb      	lsrs	r3, r7
    bd0a:	4662      	mov	r2, ip
    bd0c:	4302      	orrs	r2, r0
    bd0e:	1c1f      	adds	r7, r3, #0
    bd10:	1aa2      	subs	r2, r4, r2
    bd12:	4294      	cmp	r4, r2
    bd14:	41a4      	sbcs	r4, r4
    bd16:	4264      	negs	r4, r4
    bd18:	1bc9      	subs	r1, r1, r7
    bd1a:	1b09      	subs	r1, r1, r4
    bd1c:	1c14      	adds	r4, r2, #0
    bd1e:	020b      	lsls	r3, r1, #8
    bd20:	d59f      	bpl.n	bc62 <__aeabi_dadd+0x52>
    bd22:	0249      	lsls	r1, r1, #9
    bd24:	0a4f      	lsrs	r7, r1, #9
    bd26:	2f00      	cmp	r7, #0
    bd28:	d100      	bne.n	bd2c <__aeabi_dadd+0x11c>
    bd2a:	e0c8      	b.n	bebe <__aeabi_dadd+0x2ae>
    bd2c:	1c38      	adds	r0, r7, #0
    bd2e:	f001 fe43 	bl	d9b8 <__clzsi2>
    bd32:	1c02      	adds	r2, r0, #0
    bd34:	3a08      	subs	r2, #8
    bd36:	2a1f      	cmp	r2, #31
    bd38:	dd00      	ble.n	bd3c <__aeabi_dadd+0x12c>
    bd3a:	e0b5      	b.n	bea8 <__aeabi_dadd+0x298>
    bd3c:	2128      	movs	r1, #40	; 0x28
    bd3e:	1a09      	subs	r1, r1, r0
    bd40:	1c20      	adds	r0, r4, #0
    bd42:	4097      	lsls	r7, r2
    bd44:	40c8      	lsrs	r0, r1
    bd46:	4307      	orrs	r7, r0
    bd48:	4094      	lsls	r4, r2
    bd4a:	4295      	cmp	r5, r2
    bd4c:	dd00      	ble.n	bd50 <__aeabi_dadd+0x140>
    bd4e:	e0b2      	b.n	beb6 <__aeabi_dadd+0x2a6>
    bd50:	1b55      	subs	r5, r2, r5
    bd52:	1c69      	adds	r1, r5, #1
    bd54:	291f      	cmp	r1, #31
    bd56:	dd00      	ble.n	bd5a <__aeabi_dadd+0x14a>
    bd58:	e0dc      	b.n	bf14 <__aeabi_dadd+0x304>
    bd5a:	221f      	movs	r2, #31
    bd5c:	1b55      	subs	r5, r2, r5
    bd5e:	1c3b      	adds	r3, r7, #0
    bd60:	1c22      	adds	r2, r4, #0
    bd62:	40ab      	lsls	r3, r5
    bd64:	40ca      	lsrs	r2, r1
    bd66:	40ac      	lsls	r4, r5
    bd68:	1e65      	subs	r5, r4, #1
    bd6a:	41ac      	sbcs	r4, r5
    bd6c:	4313      	orrs	r3, r2
    bd6e:	40cf      	lsrs	r7, r1
    bd70:	431c      	orrs	r4, r3
    bd72:	1c39      	adds	r1, r7, #0
    bd74:	2500      	movs	r5, #0
    bd76:	e774      	b.n	bc62 <__aeabi_dadd+0x52>
    bd78:	2380      	movs	r3, #128	; 0x80
    bd7a:	041b      	lsls	r3, r3, #16
    bd7c:	400b      	ands	r3, r1
    bd7e:	1c37      	adds	r7, r6, #0
    bd80:	2b00      	cmp	r3, #0
    bd82:	d000      	beq.n	bd86 <__aeabi_dadd+0x176>
    bd84:	e782      	b.n	bc8c <__aeabi_dadd+0x7c>
    bd86:	4b90      	ldr	r3, [pc, #576]	; (bfc8 <__aeabi_dadd+0x3b8>)
    bd88:	0748      	lsls	r0, r1, #29
    bd8a:	08e4      	lsrs	r4, r4, #3
    bd8c:	4304      	orrs	r4, r0
    bd8e:	08c9      	lsrs	r1, r1, #3
    bd90:	429d      	cmp	r5, r3
    bd92:	d048      	beq.n	be26 <__aeabi_dadd+0x216>
    bd94:	0309      	lsls	r1, r1, #12
    bd96:	0b0b      	lsrs	r3, r1, #12
    bd98:	e784      	b.n	bca4 <__aeabi_dadd+0x94>
    bd9a:	1aaa      	subs	r2, r5, r2
    bd9c:	4694      	mov	ip, r2
    bd9e:	2a00      	cmp	r2, #0
    bda0:	dc00      	bgt.n	bda4 <__aeabi_dadd+0x194>
    bda2:	e098      	b.n	bed6 <__aeabi_dadd+0x2c6>
    bda4:	4650      	mov	r0, sl
    bda6:	2800      	cmp	r0, #0
    bda8:	d052      	beq.n	be50 <__aeabi_dadd+0x240>
    bdaa:	4887      	ldr	r0, [pc, #540]	; (bfc8 <__aeabi_dadd+0x3b8>)
    bdac:	4285      	cmp	r5, r0
    bdae:	d100      	bne.n	bdb2 <__aeabi_dadd+0x1a2>
    bdb0:	e757      	b.n	bc62 <__aeabi_dadd+0x52>
    bdb2:	2080      	movs	r0, #128	; 0x80
    bdb4:	0400      	lsls	r0, r0, #16
    bdb6:	4303      	orrs	r3, r0
    bdb8:	4662      	mov	r2, ip
    bdba:	2a38      	cmp	r2, #56	; 0x38
    bdbc:	dd00      	ble.n	bdc0 <__aeabi_dadd+0x1b0>
    bdbe:	e0fc      	b.n	bfba <__aeabi_dadd+0x3aa>
    bdc0:	2a1f      	cmp	r2, #31
    bdc2:	dd00      	ble.n	bdc6 <__aeabi_dadd+0x1b6>
    bdc4:	e14a      	b.n	c05c <__aeabi_dadd+0x44c>
    bdc6:	2220      	movs	r2, #32
    bdc8:	4660      	mov	r0, ip
    bdca:	1a10      	subs	r0, r2, r0
    bdcc:	1c1a      	adds	r2, r3, #0
    bdce:	4082      	lsls	r2, r0
    bdd0:	4682      	mov	sl, r0
    bdd2:	4691      	mov	r9, r2
    bdd4:	4658      	mov	r0, fp
    bdd6:	4662      	mov	r2, ip
    bdd8:	40d0      	lsrs	r0, r2
    bdda:	464a      	mov	r2, r9
    bddc:	4302      	orrs	r2, r0
    bdde:	4690      	mov	r8, r2
    bde0:	4658      	mov	r0, fp
    bde2:	4652      	mov	r2, sl
    bde4:	4090      	lsls	r0, r2
    bde6:	1e42      	subs	r2, r0, #1
    bde8:	4190      	sbcs	r0, r2
    bdea:	4642      	mov	r2, r8
    bdec:	4302      	orrs	r2, r0
    bdee:	4660      	mov	r0, ip
    bdf0:	40c3      	lsrs	r3, r0
    bdf2:	1912      	adds	r2, r2, r4
    bdf4:	42a2      	cmp	r2, r4
    bdf6:	41a4      	sbcs	r4, r4
    bdf8:	4264      	negs	r4, r4
    bdfa:	1859      	adds	r1, r3, r1
    bdfc:	1909      	adds	r1, r1, r4
    bdfe:	1c14      	adds	r4, r2, #0
    be00:	0208      	lsls	r0, r1, #8
    be02:	d400      	bmi.n	be06 <__aeabi_dadd+0x1f6>
    be04:	e72d      	b.n	bc62 <__aeabi_dadd+0x52>
    be06:	4b70      	ldr	r3, [pc, #448]	; (bfc8 <__aeabi_dadd+0x3b8>)
    be08:	3501      	adds	r5, #1
    be0a:	429d      	cmp	r5, r3
    be0c:	d100      	bne.n	be10 <__aeabi_dadd+0x200>
    be0e:	e122      	b.n	c056 <__aeabi_dadd+0x446>
    be10:	4b6e      	ldr	r3, [pc, #440]	; (bfcc <__aeabi_dadd+0x3bc>)
    be12:	0860      	lsrs	r0, r4, #1
    be14:	4019      	ands	r1, r3
    be16:	2301      	movs	r3, #1
    be18:	4023      	ands	r3, r4
    be1a:	1c1c      	adds	r4, r3, #0
    be1c:	4304      	orrs	r4, r0
    be1e:	07cb      	lsls	r3, r1, #31
    be20:	431c      	orrs	r4, r3
    be22:	0849      	lsrs	r1, r1, #1
    be24:	e71d      	b.n	bc62 <__aeabi_dadd+0x52>
    be26:	1c23      	adds	r3, r4, #0
    be28:	430b      	orrs	r3, r1
    be2a:	d03a      	beq.n	bea2 <__aeabi_dadd+0x292>
    be2c:	2380      	movs	r3, #128	; 0x80
    be2e:	031b      	lsls	r3, r3, #12
    be30:	430b      	orrs	r3, r1
    be32:	031b      	lsls	r3, r3, #12
    be34:	0b1b      	lsrs	r3, r3, #12
    be36:	e735      	b.n	bca4 <__aeabi_dadd+0x94>
    be38:	3f01      	subs	r7, #1
    be3a:	2f00      	cmp	r7, #0
    be3c:	d165      	bne.n	bf0a <__aeabi_dadd+0x2fa>
    be3e:	4658      	mov	r0, fp
    be40:	1a22      	subs	r2, r4, r0
    be42:	4294      	cmp	r4, r2
    be44:	41a4      	sbcs	r4, r4
    be46:	4264      	negs	r4, r4
    be48:	1ac9      	subs	r1, r1, r3
    be4a:	1b09      	subs	r1, r1, r4
    be4c:	1c14      	adds	r4, r2, #0
    be4e:	e766      	b.n	bd1e <__aeabi_dadd+0x10e>
    be50:	4658      	mov	r0, fp
    be52:	4318      	orrs	r0, r3
    be54:	d100      	bne.n	be58 <__aeabi_dadd+0x248>
    be56:	e704      	b.n	bc62 <__aeabi_dadd+0x52>
    be58:	2201      	movs	r2, #1
    be5a:	4252      	negs	r2, r2
    be5c:	4494      	add	ip, r2
    be5e:	4660      	mov	r0, ip
    be60:	2800      	cmp	r0, #0
    be62:	d000      	beq.n	be66 <__aeabi_dadd+0x256>
    be64:	e0c5      	b.n	bff2 <__aeabi_dadd+0x3e2>
    be66:	4658      	mov	r0, fp
    be68:	1902      	adds	r2, r0, r4
    be6a:	e7c3      	b.n	bdf4 <__aeabi_dadd+0x1e4>
    be6c:	2f00      	cmp	r7, #0
    be6e:	d173      	bne.n	bf58 <__aeabi_dadd+0x348>
    be70:	1c68      	adds	r0, r5, #1
    be72:	0540      	lsls	r0, r0, #21
    be74:	0d40      	lsrs	r0, r0, #21
    be76:	2801      	cmp	r0, #1
    be78:	dc00      	bgt.n	be7c <__aeabi_dadd+0x26c>
    be7a:	e0de      	b.n	c03a <__aeabi_dadd+0x42a>
    be7c:	465a      	mov	r2, fp
    be7e:	1aa2      	subs	r2, r4, r2
    be80:	4294      	cmp	r4, r2
    be82:	41bf      	sbcs	r7, r7
    be84:	1ac8      	subs	r0, r1, r3
    be86:	427f      	negs	r7, r7
    be88:	1bc7      	subs	r7, r0, r7
    be8a:	0238      	lsls	r0, r7, #8
    be8c:	d400      	bmi.n	be90 <__aeabi_dadd+0x280>
    be8e:	e089      	b.n	bfa4 <__aeabi_dadd+0x394>
    be90:	465a      	mov	r2, fp
    be92:	1b14      	subs	r4, r2, r4
    be94:	45a3      	cmp	fp, r4
    be96:	4192      	sbcs	r2, r2
    be98:	1a59      	subs	r1, r3, r1
    be9a:	4252      	negs	r2, r2
    be9c:	1a8f      	subs	r7, r1, r2
    be9e:	4666      	mov	r6, ip
    bea0:	e741      	b.n	bd26 <__aeabi_dadd+0x116>
    bea2:	2300      	movs	r3, #0
    bea4:	2400      	movs	r4, #0
    bea6:	e6fd      	b.n	bca4 <__aeabi_dadd+0x94>
    bea8:	1c27      	adds	r7, r4, #0
    beaa:	3828      	subs	r0, #40	; 0x28
    beac:	4087      	lsls	r7, r0
    beae:	2400      	movs	r4, #0
    beb0:	4295      	cmp	r5, r2
    beb2:	dc00      	bgt.n	beb6 <__aeabi_dadd+0x2a6>
    beb4:	e74c      	b.n	bd50 <__aeabi_dadd+0x140>
    beb6:	4945      	ldr	r1, [pc, #276]	; (bfcc <__aeabi_dadd+0x3bc>)
    beb8:	1aad      	subs	r5, r5, r2
    beba:	4039      	ands	r1, r7
    bebc:	e6d1      	b.n	bc62 <__aeabi_dadd+0x52>
    bebe:	1c20      	adds	r0, r4, #0
    bec0:	f001 fd7a 	bl	d9b8 <__clzsi2>
    bec4:	3020      	adds	r0, #32
    bec6:	e734      	b.n	bd32 <__aeabi_dadd+0x122>
    bec8:	465a      	mov	r2, fp
    beca:	431a      	orrs	r2, r3
    becc:	1e53      	subs	r3, r2, #1
    bece:	419a      	sbcs	r2, r3
    bed0:	b2d2      	uxtb	r2, r2
    bed2:	2700      	movs	r7, #0
    bed4:	e71c      	b.n	bd10 <__aeabi_dadd+0x100>
    bed6:	2a00      	cmp	r2, #0
    bed8:	d000      	beq.n	bedc <__aeabi_dadd+0x2cc>
    beda:	e0dc      	b.n	c096 <__aeabi_dadd+0x486>
    bedc:	1c68      	adds	r0, r5, #1
    bede:	0542      	lsls	r2, r0, #21
    bee0:	0d52      	lsrs	r2, r2, #21
    bee2:	2a01      	cmp	r2, #1
    bee4:	dc00      	bgt.n	bee8 <__aeabi_dadd+0x2d8>
    bee6:	e08d      	b.n	c004 <__aeabi_dadd+0x3f4>
    bee8:	4d37      	ldr	r5, [pc, #220]	; (bfc8 <__aeabi_dadd+0x3b8>)
    beea:	42a8      	cmp	r0, r5
    beec:	d100      	bne.n	bef0 <__aeabi_dadd+0x2e0>
    beee:	e0f3      	b.n	c0d8 <__aeabi_dadd+0x4c8>
    bef0:	465d      	mov	r5, fp
    bef2:	192a      	adds	r2, r5, r4
    bef4:	42a2      	cmp	r2, r4
    bef6:	41a4      	sbcs	r4, r4
    bef8:	4264      	negs	r4, r4
    befa:	1859      	adds	r1, r3, r1
    befc:	1909      	adds	r1, r1, r4
    befe:	07cc      	lsls	r4, r1, #31
    bf00:	0852      	lsrs	r2, r2, #1
    bf02:	4314      	orrs	r4, r2
    bf04:	0849      	lsrs	r1, r1, #1
    bf06:	1c05      	adds	r5, r0, #0
    bf08:	e6ab      	b.n	bc62 <__aeabi_dadd+0x52>
    bf0a:	482f      	ldr	r0, [pc, #188]	; (bfc8 <__aeabi_dadd+0x3b8>)
    bf0c:	4285      	cmp	r5, r0
    bf0e:	d000      	beq.n	bf12 <__aeabi_dadd+0x302>
    bf10:	e6e6      	b.n	bce0 <__aeabi_dadd+0xd0>
    bf12:	e6a6      	b.n	bc62 <__aeabi_dadd+0x52>
    bf14:	1c2b      	adds	r3, r5, #0
    bf16:	3b1f      	subs	r3, #31
    bf18:	1c3a      	adds	r2, r7, #0
    bf1a:	40da      	lsrs	r2, r3
    bf1c:	1c13      	adds	r3, r2, #0
    bf1e:	2920      	cmp	r1, #32
    bf20:	d06c      	beq.n	bffc <__aeabi_dadd+0x3ec>
    bf22:	223f      	movs	r2, #63	; 0x3f
    bf24:	1b55      	subs	r5, r2, r5
    bf26:	40af      	lsls	r7, r5
    bf28:	433c      	orrs	r4, r7
    bf2a:	1e60      	subs	r0, r4, #1
    bf2c:	4184      	sbcs	r4, r0
    bf2e:	431c      	orrs	r4, r3
    bf30:	2100      	movs	r1, #0
    bf32:	2500      	movs	r5, #0
    bf34:	e695      	b.n	bc62 <__aeabi_dadd+0x52>
    bf36:	1c38      	adds	r0, r7, #0
    bf38:	3820      	subs	r0, #32
    bf3a:	1c1a      	adds	r2, r3, #0
    bf3c:	40c2      	lsrs	r2, r0
    bf3e:	1c10      	adds	r0, r2, #0
    bf40:	2f20      	cmp	r7, #32
    bf42:	d05d      	beq.n	c000 <__aeabi_dadd+0x3f0>
    bf44:	2240      	movs	r2, #64	; 0x40
    bf46:	1bd7      	subs	r7, r2, r7
    bf48:	40bb      	lsls	r3, r7
    bf4a:	465a      	mov	r2, fp
    bf4c:	431a      	orrs	r2, r3
    bf4e:	1e53      	subs	r3, r2, #1
    bf50:	419a      	sbcs	r2, r3
    bf52:	4302      	orrs	r2, r0
    bf54:	2700      	movs	r7, #0
    bf56:	e6db      	b.n	bd10 <__aeabi_dadd+0x100>
    bf58:	2d00      	cmp	r5, #0
    bf5a:	d03b      	beq.n	bfd4 <__aeabi_dadd+0x3c4>
    bf5c:	4d1a      	ldr	r5, [pc, #104]	; (bfc8 <__aeabi_dadd+0x3b8>)
    bf5e:	45aa      	cmp	sl, r5
    bf60:	d100      	bne.n	bf64 <__aeabi_dadd+0x354>
    bf62:	e093      	b.n	c08c <__aeabi_dadd+0x47c>
    bf64:	2580      	movs	r5, #128	; 0x80
    bf66:	042d      	lsls	r5, r5, #16
    bf68:	427f      	negs	r7, r7
    bf6a:	4329      	orrs	r1, r5
    bf6c:	2f38      	cmp	r7, #56	; 0x38
    bf6e:	dd00      	ble.n	bf72 <__aeabi_dadd+0x362>
    bf70:	e0ac      	b.n	c0cc <__aeabi_dadd+0x4bc>
    bf72:	2f1f      	cmp	r7, #31
    bf74:	dd00      	ble.n	bf78 <__aeabi_dadd+0x368>
    bf76:	e129      	b.n	c1cc <__aeabi_dadd+0x5bc>
    bf78:	2520      	movs	r5, #32
    bf7a:	1bed      	subs	r5, r5, r7
    bf7c:	1c08      	adds	r0, r1, #0
    bf7e:	1c26      	adds	r6, r4, #0
    bf80:	40a8      	lsls	r0, r5
    bf82:	40fe      	lsrs	r6, r7
    bf84:	40ac      	lsls	r4, r5
    bf86:	4306      	orrs	r6, r0
    bf88:	1e65      	subs	r5, r4, #1
    bf8a:	41ac      	sbcs	r4, r5
    bf8c:	4334      	orrs	r4, r6
    bf8e:	40f9      	lsrs	r1, r7
    bf90:	465d      	mov	r5, fp
    bf92:	1b2c      	subs	r4, r5, r4
    bf94:	45a3      	cmp	fp, r4
    bf96:	4192      	sbcs	r2, r2
    bf98:	1a5b      	subs	r3, r3, r1
    bf9a:	4252      	negs	r2, r2
    bf9c:	1a99      	subs	r1, r3, r2
    bf9e:	4655      	mov	r5, sl
    bfa0:	4666      	mov	r6, ip
    bfa2:	e6bc      	b.n	bd1e <__aeabi_dadd+0x10e>
    bfa4:	1c13      	adds	r3, r2, #0
    bfa6:	433b      	orrs	r3, r7
    bfa8:	1c14      	adds	r4, r2, #0
    bfaa:	2b00      	cmp	r3, #0
    bfac:	d000      	beq.n	bfb0 <__aeabi_dadd+0x3a0>
    bfae:	e6ba      	b.n	bd26 <__aeabi_dadd+0x116>
    bfb0:	2700      	movs	r7, #0
    bfb2:	2100      	movs	r1, #0
    bfb4:	2500      	movs	r5, #0
    bfb6:	2400      	movs	r4, #0
    bfb8:	e6e5      	b.n	bd86 <__aeabi_dadd+0x176>
    bfba:	465a      	mov	r2, fp
    bfbc:	431a      	orrs	r2, r3
    bfbe:	1e53      	subs	r3, r2, #1
    bfc0:	419a      	sbcs	r2, r3
    bfc2:	b2d2      	uxtb	r2, r2
    bfc4:	2300      	movs	r3, #0
    bfc6:	e714      	b.n	bdf2 <__aeabi_dadd+0x1e2>
    bfc8:	000007ff 	.word	0x000007ff
    bfcc:	ff7fffff 	.word	0xff7fffff
    bfd0:	800fffff 	.word	0x800fffff
    bfd4:	1c0d      	adds	r5, r1, #0
    bfd6:	4325      	orrs	r5, r4
    bfd8:	d058      	beq.n	c08c <__aeabi_dadd+0x47c>
    bfda:	43ff      	mvns	r7, r7
    bfdc:	2f00      	cmp	r7, #0
    bfde:	d151      	bne.n	c084 <__aeabi_dadd+0x474>
    bfe0:	1b04      	subs	r4, r0, r4
    bfe2:	45a3      	cmp	fp, r4
    bfe4:	4192      	sbcs	r2, r2
    bfe6:	1a59      	subs	r1, r3, r1
    bfe8:	4252      	negs	r2, r2
    bfea:	1a89      	subs	r1, r1, r2
    bfec:	4655      	mov	r5, sl
    bfee:	4666      	mov	r6, ip
    bff0:	e695      	b.n	bd1e <__aeabi_dadd+0x10e>
    bff2:	4896      	ldr	r0, [pc, #600]	; (c24c <__aeabi_dadd+0x63c>)
    bff4:	4285      	cmp	r5, r0
    bff6:	d000      	beq.n	bffa <__aeabi_dadd+0x3ea>
    bff8:	e6de      	b.n	bdb8 <__aeabi_dadd+0x1a8>
    bffa:	e632      	b.n	bc62 <__aeabi_dadd+0x52>
    bffc:	2700      	movs	r7, #0
    bffe:	e793      	b.n	bf28 <__aeabi_dadd+0x318>
    c000:	2300      	movs	r3, #0
    c002:	e7a2      	b.n	bf4a <__aeabi_dadd+0x33a>
    c004:	1c08      	adds	r0, r1, #0
    c006:	4320      	orrs	r0, r4
    c008:	2d00      	cmp	r5, #0
    c00a:	d000      	beq.n	c00e <__aeabi_dadd+0x3fe>
    c00c:	e0c4      	b.n	c198 <__aeabi_dadd+0x588>
    c00e:	2800      	cmp	r0, #0
    c010:	d100      	bne.n	c014 <__aeabi_dadd+0x404>
    c012:	e0f7      	b.n	c204 <__aeabi_dadd+0x5f4>
    c014:	4658      	mov	r0, fp
    c016:	4318      	orrs	r0, r3
    c018:	d100      	bne.n	c01c <__aeabi_dadd+0x40c>
    c01a:	e622      	b.n	bc62 <__aeabi_dadd+0x52>
    c01c:	4658      	mov	r0, fp
    c01e:	1902      	adds	r2, r0, r4
    c020:	42a2      	cmp	r2, r4
    c022:	41a4      	sbcs	r4, r4
    c024:	4264      	negs	r4, r4
    c026:	1859      	adds	r1, r3, r1
    c028:	1909      	adds	r1, r1, r4
    c02a:	1c14      	adds	r4, r2, #0
    c02c:	020a      	lsls	r2, r1, #8
    c02e:	d400      	bmi.n	c032 <__aeabi_dadd+0x422>
    c030:	e617      	b.n	bc62 <__aeabi_dadd+0x52>
    c032:	4b87      	ldr	r3, [pc, #540]	; (c250 <__aeabi_dadd+0x640>)
    c034:	2501      	movs	r5, #1
    c036:	4019      	ands	r1, r3
    c038:	e613      	b.n	bc62 <__aeabi_dadd+0x52>
    c03a:	1c08      	adds	r0, r1, #0
    c03c:	4320      	orrs	r0, r4
    c03e:	2d00      	cmp	r5, #0
    c040:	d139      	bne.n	c0b6 <__aeabi_dadd+0x4a6>
    c042:	2800      	cmp	r0, #0
    c044:	d171      	bne.n	c12a <__aeabi_dadd+0x51a>
    c046:	4659      	mov	r1, fp
    c048:	4319      	orrs	r1, r3
    c04a:	d003      	beq.n	c054 <__aeabi_dadd+0x444>
    c04c:	1c19      	adds	r1, r3, #0
    c04e:	465c      	mov	r4, fp
    c050:	4666      	mov	r6, ip
    c052:	e606      	b.n	bc62 <__aeabi_dadd+0x52>
    c054:	2700      	movs	r7, #0
    c056:	2100      	movs	r1, #0
    c058:	2400      	movs	r4, #0
    c05a:	e694      	b.n	bd86 <__aeabi_dadd+0x176>
    c05c:	4660      	mov	r0, ip
    c05e:	3820      	subs	r0, #32
    c060:	1c1a      	adds	r2, r3, #0
    c062:	40c2      	lsrs	r2, r0
    c064:	4660      	mov	r0, ip
    c066:	4691      	mov	r9, r2
    c068:	2820      	cmp	r0, #32
    c06a:	d100      	bne.n	c06e <__aeabi_dadd+0x45e>
    c06c:	e0ac      	b.n	c1c8 <__aeabi_dadd+0x5b8>
    c06e:	2240      	movs	r2, #64	; 0x40
    c070:	1a12      	subs	r2, r2, r0
    c072:	4093      	lsls	r3, r2
    c074:	465a      	mov	r2, fp
    c076:	431a      	orrs	r2, r3
    c078:	1e53      	subs	r3, r2, #1
    c07a:	419a      	sbcs	r2, r3
    c07c:	464b      	mov	r3, r9
    c07e:	431a      	orrs	r2, r3
    c080:	2300      	movs	r3, #0
    c082:	e6b6      	b.n	bdf2 <__aeabi_dadd+0x1e2>
    c084:	4d71      	ldr	r5, [pc, #452]	; (c24c <__aeabi_dadd+0x63c>)
    c086:	45aa      	cmp	sl, r5
    c088:	d000      	beq.n	c08c <__aeabi_dadd+0x47c>
    c08a:	e76f      	b.n	bf6c <__aeabi_dadd+0x35c>
    c08c:	1c19      	adds	r1, r3, #0
    c08e:	465c      	mov	r4, fp
    c090:	4655      	mov	r5, sl
    c092:	4666      	mov	r6, ip
    c094:	e5e5      	b.n	bc62 <__aeabi_dadd+0x52>
    c096:	2d00      	cmp	r5, #0
    c098:	d122      	bne.n	c0e0 <__aeabi_dadd+0x4d0>
    c09a:	1c0d      	adds	r5, r1, #0
    c09c:	4325      	orrs	r5, r4
    c09e:	d077      	beq.n	c190 <__aeabi_dadd+0x580>
    c0a0:	43d5      	mvns	r5, r2
    c0a2:	2d00      	cmp	r5, #0
    c0a4:	d171      	bne.n	c18a <__aeabi_dadd+0x57a>
    c0a6:	445c      	add	r4, fp
    c0a8:	455c      	cmp	r4, fp
    c0aa:	4192      	sbcs	r2, r2
    c0ac:	1859      	adds	r1, r3, r1
    c0ae:	4252      	negs	r2, r2
    c0b0:	1889      	adds	r1, r1, r2
    c0b2:	4655      	mov	r5, sl
    c0b4:	e6a4      	b.n	be00 <__aeabi_dadd+0x1f0>
    c0b6:	2800      	cmp	r0, #0
    c0b8:	d14d      	bne.n	c156 <__aeabi_dadd+0x546>
    c0ba:	4659      	mov	r1, fp
    c0bc:	4319      	orrs	r1, r3
    c0be:	d100      	bne.n	c0c2 <__aeabi_dadd+0x4b2>
    c0c0:	e094      	b.n	c1ec <__aeabi_dadd+0x5dc>
    c0c2:	1c19      	adds	r1, r3, #0
    c0c4:	465c      	mov	r4, fp
    c0c6:	4666      	mov	r6, ip
    c0c8:	4d60      	ldr	r5, [pc, #384]	; (c24c <__aeabi_dadd+0x63c>)
    c0ca:	e5ca      	b.n	bc62 <__aeabi_dadd+0x52>
    c0cc:	430c      	orrs	r4, r1
    c0ce:	1e61      	subs	r1, r4, #1
    c0d0:	418c      	sbcs	r4, r1
    c0d2:	b2e4      	uxtb	r4, r4
    c0d4:	2100      	movs	r1, #0
    c0d6:	e75b      	b.n	bf90 <__aeabi_dadd+0x380>
    c0d8:	1c05      	adds	r5, r0, #0
    c0da:	2100      	movs	r1, #0
    c0dc:	2400      	movs	r4, #0
    c0de:	e652      	b.n	bd86 <__aeabi_dadd+0x176>
    c0e0:	4d5a      	ldr	r5, [pc, #360]	; (c24c <__aeabi_dadd+0x63c>)
    c0e2:	45aa      	cmp	sl, r5
    c0e4:	d054      	beq.n	c190 <__aeabi_dadd+0x580>
    c0e6:	4255      	negs	r5, r2
    c0e8:	2280      	movs	r2, #128	; 0x80
    c0ea:	0410      	lsls	r0, r2, #16
    c0ec:	4301      	orrs	r1, r0
    c0ee:	2d38      	cmp	r5, #56	; 0x38
    c0f0:	dd00      	ble.n	c0f4 <__aeabi_dadd+0x4e4>
    c0f2:	e081      	b.n	c1f8 <__aeabi_dadd+0x5e8>
    c0f4:	2d1f      	cmp	r5, #31
    c0f6:	dd00      	ble.n	c0fa <__aeabi_dadd+0x4ea>
    c0f8:	e092      	b.n	c220 <__aeabi_dadd+0x610>
    c0fa:	2220      	movs	r2, #32
    c0fc:	1b50      	subs	r0, r2, r5
    c0fe:	1c0a      	adds	r2, r1, #0
    c100:	4684      	mov	ip, r0
    c102:	4082      	lsls	r2, r0
    c104:	1c20      	adds	r0, r4, #0
    c106:	40e8      	lsrs	r0, r5
    c108:	4302      	orrs	r2, r0
    c10a:	4690      	mov	r8, r2
    c10c:	4662      	mov	r2, ip
    c10e:	4094      	lsls	r4, r2
    c110:	1e60      	subs	r0, r4, #1
    c112:	4184      	sbcs	r4, r0
    c114:	4642      	mov	r2, r8
    c116:	4314      	orrs	r4, r2
    c118:	40e9      	lsrs	r1, r5
    c11a:	445c      	add	r4, fp
    c11c:	455c      	cmp	r4, fp
    c11e:	4192      	sbcs	r2, r2
    c120:	18cb      	adds	r3, r1, r3
    c122:	4252      	negs	r2, r2
    c124:	1899      	adds	r1, r3, r2
    c126:	4655      	mov	r5, sl
    c128:	e66a      	b.n	be00 <__aeabi_dadd+0x1f0>
    c12a:	4658      	mov	r0, fp
    c12c:	4318      	orrs	r0, r3
    c12e:	d100      	bne.n	c132 <__aeabi_dadd+0x522>
    c130:	e597      	b.n	bc62 <__aeabi_dadd+0x52>
    c132:	4658      	mov	r0, fp
    c134:	1a27      	subs	r7, r4, r0
    c136:	42bc      	cmp	r4, r7
    c138:	4192      	sbcs	r2, r2
    c13a:	1ac8      	subs	r0, r1, r3
    c13c:	4252      	negs	r2, r2
    c13e:	1a80      	subs	r0, r0, r2
    c140:	0202      	lsls	r2, r0, #8
    c142:	d566      	bpl.n	c212 <__aeabi_dadd+0x602>
    c144:	4658      	mov	r0, fp
    c146:	1b04      	subs	r4, r0, r4
    c148:	45a3      	cmp	fp, r4
    c14a:	4192      	sbcs	r2, r2
    c14c:	1a59      	subs	r1, r3, r1
    c14e:	4252      	negs	r2, r2
    c150:	1a89      	subs	r1, r1, r2
    c152:	4666      	mov	r6, ip
    c154:	e585      	b.n	bc62 <__aeabi_dadd+0x52>
    c156:	4658      	mov	r0, fp
    c158:	4318      	orrs	r0, r3
    c15a:	d033      	beq.n	c1c4 <__aeabi_dadd+0x5b4>
    c15c:	0748      	lsls	r0, r1, #29
    c15e:	08e4      	lsrs	r4, r4, #3
    c160:	4304      	orrs	r4, r0
    c162:	2080      	movs	r0, #128	; 0x80
    c164:	08c9      	lsrs	r1, r1, #3
    c166:	0300      	lsls	r0, r0, #12
    c168:	4201      	tst	r1, r0
    c16a:	d008      	beq.n	c17e <__aeabi_dadd+0x56e>
    c16c:	08dd      	lsrs	r5, r3, #3
    c16e:	4205      	tst	r5, r0
    c170:	d105      	bne.n	c17e <__aeabi_dadd+0x56e>
    c172:	4659      	mov	r1, fp
    c174:	08ca      	lsrs	r2, r1, #3
    c176:	075c      	lsls	r4, r3, #29
    c178:	4314      	orrs	r4, r2
    c17a:	1c29      	adds	r1, r5, #0
    c17c:	4666      	mov	r6, ip
    c17e:	0f63      	lsrs	r3, r4, #29
    c180:	00c9      	lsls	r1, r1, #3
    c182:	4319      	orrs	r1, r3
    c184:	00e4      	lsls	r4, r4, #3
    c186:	4d31      	ldr	r5, [pc, #196]	; (c24c <__aeabi_dadd+0x63c>)
    c188:	e56b      	b.n	bc62 <__aeabi_dadd+0x52>
    c18a:	4a30      	ldr	r2, [pc, #192]	; (c24c <__aeabi_dadd+0x63c>)
    c18c:	4592      	cmp	sl, r2
    c18e:	d1ae      	bne.n	c0ee <__aeabi_dadd+0x4de>
    c190:	1c19      	adds	r1, r3, #0
    c192:	465c      	mov	r4, fp
    c194:	4655      	mov	r5, sl
    c196:	e564      	b.n	bc62 <__aeabi_dadd+0x52>
    c198:	2800      	cmp	r0, #0
    c19a:	d036      	beq.n	c20a <__aeabi_dadd+0x5fa>
    c19c:	4658      	mov	r0, fp
    c19e:	4318      	orrs	r0, r3
    c1a0:	d010      	beq.n	c1c4 <__aeabi_dadd+0x5b4>
    c1a2:	2580      	movs	r5, #128	; 0x80
    c1a4:	0748      	lsls	r0, r1, #29
    c1a6:	08e4      	lsrs	r4, r4, #3
    c1a8:	08c9      	lsrs	r1, r1, #3
    c1aa:	032d      	lsls	r5, r5, #12
    c1ac:	4304      	orrs	r4, r0
    c1ae:	4229      	tst	r1, r5
    c1b0:	d0e5      	beq.n	c17e <__aeabi_dadd+0x56e>
    c1b2:	08d8      	lsrs	r0, r3, #3
    c1b4:	4228      	tst	r0, r5
    c1b6:	d1e2      	bne.n	c17e <__aeabi_dadd+0x56e>
    c1b8:	465d      	mov	r5, fp
    c1ba:	08ea      	lsrs	r2, r5, #3
    c1bc:	075c      	lsls	r4, r3, #29
    c1be:	4314      	orrs	r4, r2
    c1c0:	1c01      	adds	r1, r0, #0
    c1c2:	e7dc      	b.n	c17e <__aeabi_dadd+0x56e>
    c1c4:	4d21      	ldr	r5, [pc, #132]	; (c24c <__aeabi_dadd+0x63c>)
    c1c6:	e54c      	b.n	bc62 <__aeabi_dadd+0x52>
    c1c8:	2300      	movs	r3, #0
    c1ca:	e753      	b.n	c074 <__aeabi_dadd+0x464>
    c1cc:	1c3d      	adds	r5, r7, #0
    c1ce:	3d20      	subs	r5, #32
    c1d0:	1c0a      	adds	r2, r1, #0
    c1d2:	40ea      	lsrs	r2, r5
    c1d4:	1c15      	adds	r5, r2, #0
    c1d6:	2f20      	cmp	r7, #32
    c1d8:	d034      	beq.n	c244 <__aeabi_dadd+0x634>
    c1da:	2640      	movs	r6, #64	; 0x40
    c1dc:	1bf7      	subs	r7, r6, r7
    c1de:	40b9      	lsls	r1, r7
    c1e0:	430c      	orrs	r4, r1
    c1e2:	1e61      	subs	r1, r4, #1
    c1e4:	418c      	sbcs	r4, r1
    c1e6:	432c      	orrs	r4, r5
    c1e8:	2100      	movs	r1, #0
    c1ea:	e6d1      	b.n	bf90 <__aeabi_dadd+0x380>
    c1ec:	2180      	movs	r1, #128	; 0x80
    c1ee:	2700      	movs	r7, #0
    c1f0:	03c9      	lsls	r1, r1, #15
    c1f2:	4d16      	ldr	r5, [pc, #88]	; (c24c <__aeabi_dadd+0x63c>)
    c1f4:	2400      	movs	r4, #0
    c1f6:	e5c6      	b.n	bd86 <__aeabi_dadd+0x176>
    c1f8:	430c      	orrs	r4, r1
    c1fa:	1e61      	subs	r1, r4, #1
    c1fc:	418c      	sbcs	r4, r1
    c1fe:	b2e4      	uxtb	r4, r4
    c200:	2100      	movs	r1, #0
    c202:	e78a      	b.n	c11a <__aeabi_dadd+0x50a>
    c204:	1c19      	adds	r1, r3, #0
    c206:	465c      	mov	r4, fp
    c208:	e52b      	b.n	bc62 <__aeabi_dadd+0x52>
    c20a:	1c19      	adds	r1, r3, #0
    c20c:	465c      	mov	r4, fp
    c20e:	4d0f      	ldr	r5, [pc, #60]	; (c24c <__aeabi_dadd+0x63c>)
    c210:	e527      	b.n	bc62 <__aeabi_dadd+0x52>
    c212:	1c03      	adds	r3, r0, #0
    c214:	433b      	orrs	r3, r7
    c216:	d100      	bne.n	c21a <__aeabi_dadd+0x60a>
    c218:	e71c      	b.n	c054 <__aeabi_dadd+0x444>
    c21a:	1c01      	adds	r1, r0, #0
    c21c:	1c3c      	adds	r4, r7, #0
    c21e:	e520      	b.n	bc62 <__aeabi_dadd+0x52>
    c220:	2020      	movs	r0, #32
    c222:	4240      	negs	r0, r0
    c224:	1940      	adds	r0, r0, r5
    c226:	1c0a      	adds	r2, r1, #0
    c228:	40c2      	lsrs	r2, r0
    c22a:	4690      	mov	r8, r2
    c22c:	2d20      	cmp	r5, #32
    c22e:	d00b      	beq.n	c248 <__aeabi_dadd+0x638>
    c230:	2040      	movs	r0, #64	; 0x40
    c232:	1b45      	subs	r5, r0, r5
    c234:	40a9      	lsls	r1, r5
    c236:	430c      	orrs	r4, r1
    c238:	1e61      	subs	r1, r4, #1
    c23a:	418c      	sbcs	r4, r1
    c23c:	4645      	mov	r5, r8
    c23e:	432c      	orrs	r4, r5
    c240:	2100      	movs	r1, #0
    c242:	e76a      	b.n	c11a <__aeabi_dadd+0x50a>
    c244:	2100      	movs	r1, #0
    c246:	e7cb      	b.n	c1e0 <__aeabi_dadd+0x5d0>
    c248:	2100      	movs	r1, #0
    c24a:	e7f4      	b.n	c236 <__aeabi_dadd+0x626>
    c24c:	000007ff 	.word	0x000007ff
    c250:	ff7fffff 	.word	0xff7fffff

0000c254 <__aeabi_ddiv>:
    c254:	b5f0      	push	{r4, r5, r6, r7, lr}
    c256:	4656      	mov	r6, sl
    c258:	4644      	mov	r4, r8
    c25a:	465f      	mov	r7, fp
    c25c:	464d      	mov	r5, r9
    c25e:	b4f0      	push	{r4, r5, r6, r7}
    c260:	1c1f      	adds	r7, r3, #0
    c262:	030b      	lsls	r3, r1, #12
    c264:	0b1b      	lsrs	r3, r3, #12
    c266:	4698      	mov	r8, r3
    c268:	004b      	lsls	r3, r1, #1
    c26a:	b087      	sub	sp, #28
    c26c:	1c04      	adds	r4, r0, #0
    c26e:	4681      	mov	r9, r0
    c270:	0d5b      	lsrs	r3, r3, #21
    c272:	0fc8      	lsrs	r0, r1, #31
    c274:	1c16      	adds	r6, r2, #0
    c276:	469a      	mov	sl, r3
    c278:	9000      	str	r0, [sp, #0]
    c27a:	2b00      	cmp	r3, #0
    c27c:	d051      	beq.n	c322 <__aeabi_ddiv+0xce>
    c27e:	4b6a      	ldr	r3, [pc, #424]	; (c428 <__aeabi_ddiv+0x1d4>)
    c280:	459a      	cmp	sl, r3
    c282:	d031      	beq.n	c2e8 <__aeabi_ddiv+0x94>
    c284:	2280      	movs	r2, #128	; 0x80
    c286:	4641      	mov	r1, r8
    c288:	0352      	lsls	r2, r2, #13
    c28a:	430a      	orrs	r2, r1
    c28c:	0f63      	lsrs	r3, r4, #29
    c28e:	00d2      	lsls	r2, r2, #3
    c290:	431a      	orrs	r2, r3
    c292:	4b66      	ldr	r3, [pc, #408]	; (c42c <__aeabi_ddiv+0x1d8>)
    c294:	4690      	mov	r8, r2
    c296:	2500      	movs	r5, #0
    c298:	00e2      	lsls	r2, r4, #3
    c29a:	4691      	mov	r9, r2
    c29c:	449a      	add	sl, r3
    c29e:	2400      	movs	r4, #0
    c2a0:	9502      	str	r5, [sp, #8]
    c2a2:	033b      	lsls	r3, r7, #12
    c2a4:	0b1b      	lsrs	r3, r3, #12
    c2a6:	469b      	mov	fp, r3
    c2a8:	0ffd      	lsrs	r5, r7, #31
    c2aa:	007b      	lsls	r3, r7, #1
    c2ac:	1c31      	adds	r1, r6, #0
    c2ae:	0d5b      	lsrs	r3, r3, #21
    c2b0:	9501      	str	r5, [sp, #4]
    c2b2:	d060      	beq.n	c376 <__aeabi_ddiv+0x122>
    c2b4:	4a5c      	ldr	r2, [pc, #368]	; (c428 <__aeabi_ddiv+0x1d4>)
    c2b6:	4293      	cmp	r3, r2
    c2b8:	d054      	beq.n	c364 <__aeabi_ddiv+0x110>
    c2ba:	2180      	movs	r1, #128	; 0x80
    c2bc:	4658      	mov	r0, fp
    c2be:	0349      	lsls	r1, r1, #13
    c2c0:	4301      	orrs	r1, r0
    c2c2:	0f72      	lsrs	r2, r6, #29
    c2c4:	00c9      	lsls	r1, r1, #3
    c2c6:	4311      	orrs	r1, r2
    c2c8:	4a58      	ldr	r2, [pc, #352]	; (c42c <__aeabi_ddiv+0x1d8>)
    c2ca:	468b      	mov	fp, r1
    c2cc:	189b      	adds	r3, r3, r2
    c2ce:	00f1      	lsls	r1, r6, #3
    c2d0:	2000      	movs	r0, #0
    c2d2:	9a00      	ldr	r2, [sp, #0]
    c2d4:	4304      	orrs	r4, r0
    c2d6:	406a      	eors	r2, r5
    c2d8:	9203      	str	r2, [sp, #12]
    c2da:	2c0f      	cmp	r4, #15
    c2dc:	d900      	bls.n	c2e0 <__aeabi_ddiv+0x8c>
    c2de:	e0ad      	b.n	c43c <__aeabi_ddiv+0x1e8>
    c2e0:	4e53      	ldr	r6, [pc, #332]	; (c430 <__aeabi_ddiv+0x1dc>)
    c2e2:	00a4      	lsls	r4, r4, #2
    c2e4:	5934      	ldr	r4, [r6, r4]
    c2e6:	46a7      	mov	pc, r4
    c2e8:	4640      	mov	r0, r8
    c2ea:	4304      	orrs	r4, r0
    c2ec:	d16e      	bne.n	c3cc <__aeabi_ddiv+0x178>
    c2ee:	2100      	movs	r1, #0
    c2f0:	2502      	movs	r5, #2
    c2f2:	2408      	movs	r4, #8
    c2f4:	4688      	mov	r8, r1
    c2f6:	4689      	mov	r9, r1
    c2f8:	9502      	str	r5, [sp, #8]
    c2fa:	e7d2      	b.n	c2a2 <__aeabi_ddiv+0x4e>
    c2fc:	9c00      	ldr	r4, [sp, #0]
    c2fe:	9802      	ldr	r0, [sp, #8]
    c300:	46c3      	mov	fp, r8
    c302:	4649      	mov	r1, r9
    c304:	9401      	str	r4, [sp, #4]
    c306:	2802      	cmp	r0, #2
    c308:	d064      	beq.n	c3d4 <__aeabi_ddiv+0x180>
    c30a:	2803      	cmp	r0, #3
    c30c:	d100      	bne.n	c310 <__aeabi_ddiv+0xbc>
    c30e:	e2ab      	b.n	c868 <__aeabi_ddiv+0x614>
    c310:	2801      	cmp	r0, #1
    c312:	d000      	beq.n	c316 <__aeabi_ddiv+0xc2>
    c314:	e238      	b.n	c788 <__aeabi_ddiv+0x534>
    c316:	9a01      	ldr	r2, [sp, #4]
    c318:	2400      	movs	r4, #0
    c31a:	4002      	ands	r2, r0
    c31c:	2500      	movs	r5, #0
    c31e:	46a1      	mov	r9, r4
    c320:	e060      	b.n	c3e4 <__aeabi_ddiv+0x190>
    c322:	4643      	mov	r3, r8
    c324:	4323      	orrs	r3, r4
    c326:	d04a      	beq.n	c3be <__aeabi_ddiv+0x16a>
    c328:	4640      	mov	r0, r8
    c32a:	2800      	cmp	r0, #0
    c32c:	d100      	bne.n	c330 <__aeabi_ddiv+0xdc>
    c32e:	e1c0      	b.n	c6b2 <__aeabi_ddiv+0x45e>
    c330:	f001 fb42 	bl	d9b8 <__clzsi2>
    c334:	1e03      	subs	r3, r0, #0
    c336:	2b27      	cmp	r3, #39	; 0x27
    c338:	dd00      	ble.n	c33c <__aeabi_ddiv+0xe8>
    c33a:	e1b3      	b.n	c6a4 <__aeabi_ddiv+0x450>
    c33c:	2128      	movs	r1, #40	; 0x28
    c33e:	1a0d      	subs	r5, r1, r0
    c340:	1c21      	adds	r1, r4, #0
    c342:	3b08      	subs	r3, #8
    c344:	4642      	mov	r2, r8
    c346:	40e9      	lsrs	r1, r5
    c348:	409a      	lsls	r2, r3
    c34a:	1c0d      	adds	r5, r1, #0
    c34c:	4315      	orrs	r5, r2
    c34e:	1c22      	adds	r2, r4, #0
    c350:	409a      	lsls	r2, r3
    c352:	46a8      	mov	r8, r5
    c354:	4691      	mov	r9, r2
    c356:	4b37      	ldr	r3, [pc, #220]	; (c434 <__aeabi_ddiv+0x1e0>)
    c358:	2500      	movs	r5, #0
    c35a:	1a1b      	subs	r3, r3, r0
    c35c:	469a      	mov	sl, r3
    c35e:	2400      	movs	r4, #0
    c360:	9502      	str	r5, [sp, #8]
    c362:	e79e      	b.n	c2a2 <__aeabi_ddiv+0x4e>
    c364:	465a      	mov	r2, fp
    c366:	4316      	orrs	r6, r2
    c368:	2003      	movs	r0, #3
    c36a:	2e00      	cmp	r6, #0
    c36c:	d1b1      	bne.n	c2d2 <__aeabi_ddiv+0x7e>
    c36e:	46b3      	mov	fp, r6
    c370:	2100      	movs	r1, #0
    c372:	2002      	movs	r0, #2
    c374:	e7ad      	b.n	c2d2 <__aeabi_ddiv+0x7e>
    c376:	465a      	mov	r2, fp
    c378:	4332      	orrs	r2, r6
    c37a:	d01b      	beq.n	c3b4 <__aeabi_ddiv+0x160>
    c37c:	465b      	mov	r3, fp
    c37e:	2b00      	cmp	r3, #0
    c380:	d100      	bne.n	c384 <__aeabi_ddiv+0x130>
    c382:	e18a      	b.n	c69a <__aeabi_ddiv+0x446>
    c384:	4658      	mov	r0, fp
    c386:	f001 fb17 	bl	d9b8 <__clzsi2>
    c38a:	2827      	cmp	r0, #39	; 0x27
    c38c:	dd00      	ble.n	c390 <__aeabi_ddiv+0x13c>
    c38e:	e17d      	b.n	c68c <__aeabi_ddiv+0x438>
    c390:	2228      	movs	r2, #40	; 0x28
    c392:	1a17      	subs	r7, r2, r0
    c394:	1c01      	adds	r1, r0, #0
    c396:	1c32      	adds	r2, r6, #0
    c398:	3908      	subs	r1, #8
    c39a:	465b      	mov	r3, fp
    c39c:	40fa      	lsrs	r2, r7
    c39e:	408b      	lsls	r3, r1
    c3a0:	1c17      	adds	r7, r2, #0
    c3a2:	431f      	orrs	r7, r3
    c3a4:	1c33      	adds	r3, r6, #0
    c3a6:	408b      	lsls	r3, r1
    c3a8:	46bb      	mov	fp, r7
    c3aa:	1c19      	adds	r1, r3, #0
    c3ac:	4b21      	ldr	r3, [pc, #132]	; (c434 <__aeabi_ddiv+0x1e0>)
    c3ae:	1a1b      	subs	r3, r3, r0
    c3b0:	2000      	movs	r0, #0
    c3b2:	e78e      	b.n	c2d2 <__aeabi_ddiv+0x7e>
    c3b4:	2700      	movs	r7, #0
    c3b6:	46bb      	mov	fp, r7
    c3b8:	2100      	movs	r1, #0
    c3ba:	2001      	movs	r0, #1
    c3bc:	e789      	b.n	c2d2 <__aeabi_ddiv+0x7e>
    c3be:	2000      	movs	r0, #0
    c3c0:	2501      	movs	r5, #1
    c3c2:	2404      	movs	r4, #4
    c3c4:	4680      	mov	r8, r0
    c3c6:	4681      	mov	r9, r0
    c3c8:	9502      	str	r5, [sp, #8]
    c3ca:	e76a      	b.n	c2a2 <__aeabi_ddiv+0x4e>
    c3cc:	2503      	movs	r5, #3
    c3ce:	240c      	movs	r4, #12
    c3d0:	9502      	str	r5, [sp, #8]
    c3d2:	e766      	b.n	c2a2 <__aeabi_ddiv+0x4e>
    c3d4:	9c01      	ldr	r4, [sp, #4]
    c3d6:	9403      	str	r4, [sp, #12]
    c3d8:	9d03      	ldr	r5, [sp, #12]
    c3da:	2201      	movs	r2, #1
    c3dc:	402a      	ands	r2, r5
    c3de:	2400      	movs	r4, #0
    c3e0:	4d11      	ldr	r5, [pc, #68]	; (c428 <__aeabi_ddiv+0x1d4>)
    c3e2:	46a1      	mov	r9, r4
    c3e4:	2000      	movs	r0, #0
    c3e6:	2100      	movs	r1, #0
    c3e8:	0324      	lsls	r4, r4, #12
    c3ea:	0b26      	lsrs	r6, r4, #12
    c3ec:	0d0c      	lsrs	r4, r1, #20
    c3ee:	0524      	lsls	r4, r4, #20
    c3f0:	4b11      	ldr	r3, [pc, #68]	; (c438 <__aeabi_ddiv+0x1e4>)
    c3f2:	4334      	orrs	r4, r6
    c3f4:	052d      	lsls	r5, r5, #20
    c3f6:	4023      	ands	r3, r4
    c3f8:	432b      	orrs	r3, r5
    c3fa:	005b      	lsls	r3, r3, #1
    c3fc:	085b      	lsrs	r3, r3, #1
    c3fe:	07d2      	lsls	r2, r2, #31
    c400:	1c19      	adds	r1, r3, #0
    c402:	4648      	mov	r0, r9
    c404:	4311      	orrs	r1, r2
    c406:	b007      	add	sp, #28
    c408:	bc3c      	pop	{r2, r3, r4, r5}
    c40a:	4690      	mov	r8, r2
    c40c:	4699      	mov	r9, r3
    c40e:	46a2      	mov	sl, r4
    c410:	46ab      	mov	fp, r5
    c412:	bdf0      	pop	{r4, r5, r6, r7, pc}
    c414:	2200      	movs	r2, #0
    c416:	2480      	movs	r4, #128	; 0x80
    c418:	0324      	lsls	r4, r4, #12
    c41a:	4691      	mov	r9, r2
    c41c:	4d02      	ldr	r5, [pc, #8]	; (c428 <__aeabi_ddiv+0x1d4>)
    c41e:	e7e1      	b.n	c3e4 <__aeabi_ddiv+0x190>
    c420:	2400      	movs	r4, #0
    c422:	2500      	movs	r5, #0
    c424:	46a1      	mov	r9, r4
    c426:	e7dd      	b.n	c3e4 <__aeabi_ddiv+0x190>
    c428:	000007ff 	.word	0x000007ff
    c42c:	fffffc01 	.word	0xfffffc01
    c430:	0000fbdc 	.word	0x0000fbdc
    c434:	fffffc0d 	.word	0xfffffc0d
    c438:	800fffff 	.word	0x800fffff
    c43c:	4655      	mov	r5, sl
    c43e:	1aed      	subs	r5, r5, r3
    c440:	9504      	str	r5, [sp, #16]
    c442:	45d8      	cmp	r8, fp
    c444:	d900      	bls.n	c448 <__aeabi_ddiv+0x1f4>
    c446:	e153      	b.n	c6f0 <__aeabi_ddiv+0x49c>
    c448:	d100      	bne.n	c44c <__aeabi_ddiv+0x1f8>
    c44a:	e14e      	b.n	c6ea <__aeabi_ddiv+0x496>
    c44c:	9c04      	ldr	r4, [sp, #16]
    c44e:	2500      	movs	r5, #0
    c450:	3c01      	subs	r4, #1
    c452:	464e      	mov	r6, r9
    c454:	9404      	str	r4, [sp, #16]
    c456:	4647      	mov	r7, r8
    c458:	46a9      	mov	r9, r5
    c45a:	4658      	mov	r0, fp
    c45c:	0203      	lsls	r3, r0, #8
    c45e:	0e0c      	lsrs	r4, r1, #24
    c460:	431c      	orrs	r4, r3
    c462:	0209      	lsls	r1, r1, #8
    c464:	0c25      	lsrs	r5, r4, #16
    c466:	0423      	lsls	r3, r4, #16
    c468:	0c1b      	lsrs	r3, r3, #16
    c46a:	9100      	str	r1, [sp, #0]
    c46c:	1c38      	adds	r0, r7, #0
    c46e:	1c29      	adds	r1, r5, #0
    c470:	9301      	str	r3, [sp, #4]
    c472:	f7fe fb8d 	bl	ab90 <__aeabi_uidiv>
    c476:	9901      	ldr	r1, [sp, #4]
    c478:	4683      	mov	fp, r0
    c47a:	4341      	muls	r1, r0
    c47c:	1c38      	adds	r0, r7, #0
    c47e:	468a      	mov	sl, r1
    c480:	1c29      	adds	r1, r5, #0
    c482:	f7fe fbc9 	bl	ac18 <__aeabi_uidivmod>
    c486:	0c33      	lsrs	r3, r6, #16
    c488:	0409      	lsls	r1, r1, #16
    c48a:	4319      	orrs	r1, r3
    c48c:	458a      	cmp	sl, r1
    c48e:	d90c      	bls.n	c4aa <__aeabi_ddiv+0x256>
    c490:	465b      	mov	r3, fp
    c492:	1909      	adds	r1, r1, r4
    c494:	3b01      	subs	r3, #1
    c496:	428c      	cmp	r4, r1
    c498:	d900      	bls.n	c49c <__aeabi_ddiv+0x248>
    c49a:	e147      	b.n	c72c <__aeabi_ddiv+0x4d8>
    c49c:	458a      	cmp	sl, r1
    c49e:	d800      	bhi.n	c4a2 <__aeabi_ddiv+0x24e>
    c4a0:	e144      	b.n	c72c <__aeabi_ddiv+0x4d8>
    c4a2:	2202      	movs	r2, #2
    c4a4:	4252      	negs	r2, r2
    c4a6:	4493      	add	fp, r2
    c4a8:	1909      	adds	r1, r1, r4
    c4aa:	4653      	mov	r3, sl
    c4ac:	1acb      	subs	r3, r1, r3
    c4ae:	1c18      	adds	r0, r3, #0
    c4b0:	1c29      	adds	r1, r5, #0
    c4b2:	4698      	mov	r8, r3
    c4b4:	f7fe fb6c 	bl	ab90 <__aeabi_uidiv>
    c4b8:	1c07      	adds	r7, r0, #0
    c4ba:	9801      	ldr	r0, [sp, #4]
    c4bc:	1c29      	adds	r1, r5, #0
    c4be:	4378      	muls	r0, r7
    c4c0:	4682      	mov	sl, r0
    c4c2:	4640      	mov	r0, r8
    c4c4:	f7fe fba8 	bl	ac18 <__aeabi_uidivmod>
    c4c8:	0436      	lsls	r6, r6, #16
    c4ca:	040b      	lsls	r3, r1, #16
    c4cc:	0c36      	lsrs	r6, r6, #16
    c4ce:	4333      	orrs	r3, r6
    c4d0:	459a      	cmp	sl, r3
    c4d2:	d909      	bls.n	c4e8 <__aeabi_ddiv+0x294>
    c4d4:	191b      	adds	r3, r3, r4
    c4d6:	1e7a      	subs	r2, r7, #1
    c4d8:	429c      	cmp	r4, r3
    c4da:	d900      	bls.n	c4de <__aeabi_ddiv+0x28a>
    c4dc:	e124      	b.n	c728 <__aeabi_ddiv+0x4d4>
    c4de:	459a      	cmp	sl, r3
    c4e0:	d800      	bhi.n	c4e4 <__aeabi_ddiv+0x290>
    c4e2:	e121      	b.n	c728 <__aeabi_ddiv+0x4d4>
    c4e4:	3f02      	subs	r7, #2
    c4e6:	191b      	adds	r3, r3, r4
    c4e8:	465e      	mov	r6, fp
    c4ea:	0432      	lsls	r2, r6, #16
    c4ec:	4317      	orrs	r7, r2
    c4ee:	0c38      	lsrs	r0, r7, #16
    c4f0:	46bb      	mov	fp, r7
    c4f2:	9e00      	ldr	r6, [sp, #0]
    c4f4:	9f00      	ldr	r7, [sp, #0]
    c4f6:	4651      	mov	r1, sl
    c4f8:	0c3f      	lsrs	r7, r7, #16
    c4fa:	0432      	lsls	r2, r6, #16
    c4fc:	1a5b      	subs	r3, r3, r1
    c4fe:	4659      	mov	r1, fp
    c500:	46ba      	mov	sl, r7
    c502:	0c12      	lsrs	r2, r2, #16
    c504:	040f      	lsls	r7, r1, #16
    c506:	0c3f      	lsrs	r7, r7, #16
    c508:	4690      	mov	r8, r2
    c50a:	4651      	mov	r1, sl
    c50c:	437a      	muls	r2, r7
    c50e:	434f      	muls	r7, r1
    c510:	4641      	mov	r1, r8
    c512:	4341      	muls	r1, r0
    c514:	4656      	mov	r6, sl
    c516:	4370      	muls	r0, r6
    c518:	19cf      	adds	r7, r1, r7
    c51a:	0c16      	lsrs	r6, r2, #16
    c51c:	19be      	adds	r6, r7, r6
    c51e:	42b1      	cmp	r1, r6
    c520:	d902      	bls.n	c528 <__aeabi_ddiv+0x2d4>
    c522:	2780      	movs	r7, #128	; 0x80
    c524:	027f      	lsls	r7, r7, #9
    c526:	19c0      	adds	r0, r0, r7
    c528:	0c31      	lsrs	r1, r6, #16
    c52a:	0412      	lsls	r2, r2, #16
    c52c:	0436      	lsls	r6, r6, #16
    c52e:	0c12      	lsrs	r2, r2, #16
    c530:	1840      	adds	r0, r0, r1
    c532:	18b6      	adds	r6, r6, r2
    c534:	4283      	cmp	r3, r0
    c536:	d200      	bcs.n	c53a <__aeabi_ddiv+0x2e6>
    c538:	e0c4      	b.n	c6c4 <__aeabi_ddiv+0x470>
    c53a:	d100      	bne.n	c53e <__aeabi_ddiv+0x2ea>
    c53c:	e0be      	b.n	c6bc <__aeabi_ddiv+0x468>
    c53e:	1a19      	subs	r1, r3, r0
    c540:	4648      	mov	r0, r9
    c542:	1b86      	subs	r6, r0, r6
    c544:	45b1      	cmp	r9, r6
    c546:	41bf      	sbcs	r7, r7
    c548:	427f      	negs	r7, r7
    c54a:	1bcf      	subs	r7, r1, r7
    c54c:	42a7      	cmp	r7, r4
    c54e:	d100      	bne.n	c552 <__aeabi_ddiv+0x2fe>
    c550:	e113      	b.n	c77a <__aeabi_ddiv+0x526>
    c552:	1c29      	adds	r1, r5, #0
    c554:	1c38      	adds	r0, r7, #0
    c556:	f7fe fb1b 	bl	ab90 <__aeabi_uidiv>
    c55a:	9901      	ldr	r1, [sp, #4]
    c55c:	9002      	str	r0, [sp, #8]
    c55e:	4341      	muls	r1, r0
    c560:	1c38      	adds	r0, r7, #0
    c562:	4689      	mov	r9, r1
    c564:	1c29      	adds	r1, r5, #0
    c566:	f7fe fb57 	bl	ac18 <__aeabi_uidivmod>
    c56a:	0c33      	lsrs	r3, r6, #16
    c56c:	0409      	lsls	r1, r1, #16
    c56e:	4319      	orrs	r1, r3
    c570:	4589      	cmp	r9, r1
    c572:	d90c      	bls.n	c58e <__aeabi_ddiv+0x33a>
    c574:	9b02      	ldr	r3, [sp, #8]
    c576:	1909      	adds	r1, r1, r4
    c578:	3b01      	subs	r3, #1
    c57a:	428c      	cmp	r4, r1
    c57c:	d900      	bls.n	c580 <__aeabi_ddiv+0x32c>
    c57e:	e0ff      	b.n	c780 <__aeabi_ddiv+0x52c>
    c580:	4589      	cmp	r9, r1
    c582:	d800      	bhi.n	c586 <__aeabi_ddiv+0x332>
    c584:	e0fc      	b.n	c780 <__aeabi_ddiv+0x52c>
    c586:	9f02      	ldr	r7, [sp, #8]
    c588:	1909      	adds	r1, r1, r4
    c58a:	3f02      	subs	r7, #2
    c58c:	9702      	str	r7, [sp, #8]
    c58e:	464f      	mov	r7, r9
    c590:	1bcf      	subs	r7, r1, r7
    c592:	1c38      	adds	r0, r7, #0
    c594:	1c29      	adds	r1, r5, #0
    c596:	9705      	str	r7, [sp, #20]
    c598:	f7fe fafa 	bl	ab90 <__aeabi_uidiv>
    c59c:	1c07      	adds	r7, r0, #0
    c59e:	9801      	ldr	r0, [sp, #4]
    c5a0:	1c29      	adds	r1, r5, #0
    c5a2:	4378      	muls	r0, r7
    c5a4:	4681      	mov	r9, r0
    c5a6:	9805      	ldr	r0, [sp, #20]
    c5a8:	f7fe fb36 	bl	ac18 <__aeabi_uidivmod>
    c5ac:	0436      	lsls	r6, r6, #16
    c5ae:	0409      	lsls	r1, r1, #16
    c5b0:	0c36      	lsrs	r6, r6, #16
    c5b2:	430e      	orrs	r6, r1
    c5b4:	45b1      	cmp	r9, r6
    c5b6:	d909      	bls.n	c5cc <__aeabi_ddiv+0x378>
    c5b8:	1936      	adds	r6, r6, r4
    c5ba:	1e7b      	subs	r3, r7, #1
    c5bc:	42b4      	cmp	r4, r6
    c5be:	d900      	bls.n	c5c2 <__aeabi_ddiv+0x36e>
    c5c0:	e0e0      	b.n	c784 <__aeabi_ddiv+0x530>
    c5c2:	45b1      	cmp	r9, r6
    c5c4:	d800      	bhi.n	c5c8 <__aeabi_ddiv+0x374>
    c5c6:	e0dd      	b.n	c784 <__aeabi_ddiv+0x530>
    c5c8:	3f02      	subs	r7, #2
    c5ca:	1936      	adds	r6, r6, r4
    c5cc:	9d02      	ldr	r5, [sp, #8]
    c5ce:	4649      	mov	r1, r9
    c5d0:	1a76      	subs	r6, r6, r1
    c5d2:	0429      	lsls	r1, r5, #16
    c5d4:	4339      	orrs	r1, r7
    c5d6:	040b      	lsls	r3, r1, #16
    c5d8:	4657      	mov	r7, sl
    c5da:	0c0a      	lsrs	r2, r1, #16
    c5dc:	0c1b      	lsrs	r3, r3, #16
    c5de:	4640      	mov	r0, r8
    c5e0:	4645      	mov	r5, r8
    c5e2:	4358      	muls	r0, r3
    c5e4:	4355      	muls	r5, r2
    c5e6:	437b      	muls	r3, r7
    c5e8:	437a      	muls	r2, r7
    c5ea:	18eb      	adds	r3, r5, r3
    c5ec:	0c07      	lsrs	r7, r0, #16
    c5ee:	19db      	adds	r3, r3, r7
    c5f0:	429d      	cmp	r5, r3
    c5f2:	d902      	bls.n	c5fa <__aeabi_ddiv+0x3a6>
    c5f4:	2580      	movs	r5, #128	; 0x80
    c5f6:	026d      	lsls	r5, r5, #9
    c5f8:	1952      	adds	r2, r2, r5
    c5fa:	0c1d      	lsrs	r5, r3, #16
    c5fc:	0400      	lsls	r0, r0, #16
    c5fe:	041b      	lsls	r3, r3, #16
    c600:	0c00      	lsrs	r0, r0, #16
    c602:	1952      	adds	r2, r2, r5
    c604:	181b      	adds	r3, r3, r0
    c606:	4296      	cmp	r6, r2
    c608:	d335      	bcc.n	c676 <__aeabi_ddiv+0x422>
    c60a:	d100      	bne.n	c60e <__aeabi_ddiv+0x3ba>
    c60c:	e0fc      	b.n	c808 <__aeabi_ddiv+0x5b4>
    c60e:	2301      	movs	r3, #1
    c610:	4319      	orrs	r1, r3
    c612:	9e04      	ldr	r6, [sp, #16]
    c614:	4f99      	ldr	r7, [pc, #612]	; (c87c <__aeabi_ddiv+0x628>)
    c616:	19f5      	adds	r5, r6, r7
    c618:	2d00      	cmp	r5, #0
    c61a:	dc00      	bgt.n	c61e <__aeabi_ddiv+0x3ca>
    c61c:	e0a1      	b.n	c762 <__aeabi_ddiv+0x50e>
    c61e:	0748      	lsls	r0, r1, #29
    c620:	d009      	beq.n	c636 <__aeabi_ddiv+0x3e2>
    c622:	230f      	movs	r3, #15
    c624:	400b      	ands	r3, r1
    c626:	2b04      	cmp	r3, #4
    c628:	d005      	beq.n	c636 <__aeabi_ddiv+0x3e2>
    c62a:	1d0b      	adds	r3, r1, #4
    c62c:	428b      	cmp	r3, r1
    c62e:	4189      	sbcs	r1, r1
    c630:	4249      	negs	r1, r1
    c632:	448b      	add	fp, r1
    c634:	1c19      	adds	r1, r3, #0
    c636:	465a      	mov	r2, fp
    c638:	01d2      	lsls	r2, r2, #7
    c63a:	d507      	bpl.n	c64c <__aeabi_ddiv+0x3f8>
    c63c:	4b90      	ldr	r3, [pc, #576]	; (c880 <__aeabi_ddiv+0x62c>)
    c63e:	465c      	mov	r4, fp
    c640:	9e04      	ldr	r6, [sp, #16]
    c642:	2780      	movs	r7, #128	; 0x80
    c644:	401c      	ands	r4, r3
    c646:	00ff      	lsls	r7, r7, #3
    c648:	46a3      	mov	fp, r4
    c64a:	19f5      	adds	r5, r6, r7
    c64c:	4b8d      	ldr	r3, [pc, #564]	; (c884 <__aeabi_ddiv+0x630>)
    c64e:	429d      	cmp	r5, r3
    c650:	dd7a      	ble.n	c748 <__aeabi_ddiv+0x4f4>
    c652:	9c03      	ldr	r4, [sp, #12]
    c654:	2201      	movs	r2, #1
    c656:	4022      	ands	r2, r4
    c658:	2400      	movs	r4, #0
    c65a:	4d8b      	ldr	r5, [pc, #556]	; (c888 <__aeabi_ddiv+0x634>)
    c65c:	46a1      	mov	r9, r4
    c65e:	e6c1      	b.n	c3e4 <__aeabi_ddiv+0x190>
    c660:	2480      	movs	r4, #128	; 0x80
    c662:	0324      	lsls	r4, r4, #12
    c664:	4647      	mov	r7, r8
    c666:	4227      	tst	r7, r4
    c668:	d14c      	bne.n	c704 <__aeabi_ddiv+0x4b0>
    c66a:	433c      	orrs	r4, r7
    c66c:	0324      	lsls	r4, r4, #12
    c66e:	0b24      	lsrs	r4, r4, #12
    c670:	9a00      	ldr	r2, [sp, #0]
    c672:	4d85      	ldr	r5, [pc, #532]	; (c888 <__aeabi_ddiv+0x634>)
    c674:	e6b6      	b.n	c3e4 <__aeabi_ddiv+0x190>
    c676:	1936      	adds	r6, r6, r4
    c678:	1e48      	subs	r0, r1, #1
    c67a:	42b4      	cmp	r4, r6
    c67c:	d95e      	bls.n	c73c <__aeabi_ddiv+0x4e8>
    c67e:	1c01      	adds	r1, r0, #0
    c680:	4296      	cmp	r6, r2
    c682:	d1c4      	bne.n	c60e <__aeabi_ddiv+0x3ba>
    c684:	9e00      	ldr	r6, [sp, #0]
    c686:	429e      	cmp	r6, r3
    c688:	d1c1      	bne.n	c60e <__aeabi_ddiv+0x3ba>
    c68a:	e7c2      	b.n	c612 <__aeabi_ddiv+0x3be>
    c68c:	1c03      	adds	r3, r0, #0
    c68e:	3b28      	subs	r3, #40	; 0x28
    c690:	1c31      	adds	r1, r6, #0
    c692:	4099      	lsls	r1, r3
    c694:	468b      	mov	fp, r1
    c696:	2100      	movs	r1, #0
    c698:	e688      	b.n	c3ac <__aeabi_ddiv+0x158>
    c69a:	1c30      	adds	r0, r6, #0
    c69c:	f001 f98c 	bl	d9b8 <__clzsi2>
    c6a0:	3020      	adds	r0, #32
    c6a2:	e672      	b.n	c38a <__aeabi_ddiv+0x136>
    c6a4:	3b28      	subs	r3, #40	; 0x28
    c6a6:	1c21      	adds	r1, r4, #0
    c6a8:	4099      	lsls	r1, r3
    c6aa:	2200      	movs	r2, #0
    c6ac:	4688      	mov	r8, r1
    c6ae:	4691      	mov	r9, r2
    c6b0:	e651      	b.n	c356 <__aeabi_ddiv+0x102>
    c6b2:	1c20      	adds	r0, r4, #0
    c6b4:	f001 f980 	bl	d9b8 <__clzsi2>
    c6b8:	3020      	adds	r0, #32
    c6ba:	e63b      	b.n	c334 <__aeabi_ddiv+0xe0>
    c6bc:	2100      	movs	r1, #0
    c6be:	45b1      	cmp	r9, r6
    c6c0:	d300      	bcc.n	c6c4 <__aeabi_ddiv+0x470>
    c6c2:	e73d      	b.n	c540 <__aeabi_ddiv+0x2ec>
    c6c4:	9f00      	ldr	r7, [sp, #0]
    c6c6:	465a      	mov	r2, fp
    c6c8:	44b9      	add	r9, r7
    c6ca:	45b9      	cmp	r9, r7
    c6cc:	41bf      	sbcs	r7, r7
    c6ce:	427f      	negs	r7, r7
    c6d0:	193f      	adds	r7, r7, r4
    c6d2:	18fb      	adds	r3, r7, r3
    c6d4:	3a01      	subs	r2, #1
    c6d6:	429c      	cmp	r4, r3
    c6d8:	d21e      	bcs.n	c718 <__aeabi_ddiv+0x4c4>
    c6da:	4298      	cmp	r0, r3
    c6dc:	d900      	bls.n	c6e0 <__aeabi_ddiv+0x48c>
    c6de:	e07e      	b.n	c7de <__aeabi_ddiv+0x58a>
    c6e0:	d100      	bne.n	c6e4 <__aeabi_ddiv+0x490>
    c6e2:	e0b5      	b.n	c850 <__aeabi_ddiv+0x5fc>
    c6e4:	1a19      	subs	r1, r3, r0
    c6e6:	4693      	mov	fp, r2
    c6e8:	e72a      	b.n	c540 <__aeabi_ddiv+0x2ec>
    c6ea:	4589      	cmp	r9, r1
    c6ec:	d800      	bhi.n	c6f0 <__aeabi_ddiv+0x49c>
    c6ee:	e6ad      	b.n	c44c <__aeabi_ddiv+0x1f8>
    c6f0:	4648      	mov	r0, r9
    c6f2:	4646      	mov	r6, r8
    c6f4:	4642      	mov	r2, r8
    c6f6:	0877      	lsrs	r7, r6, #1
    c6f8:	07d3      	lsls	r3, r2, #31
    c6fa:	0846      	lsrs	r6, r0, #1
    c6fc:	07c0      	lsls	r0, r0, #31
    c6fe:	431e      	orrs	r6, r3
    c700:	4681      	mov	r9, r0
    c702:	e6aa      	b.n	c45a <__aeabi_ddiv+0x206>
    c704:	4658      	mov	r0, fp
    c706:	4220      	tst	r0, r4
    c708:	d112      	bne.n	c730 <__aeabi_ddiv+0x4dc>
    c70a:	4304      	orrs	r4, r0
    c70c:	0324      	lsls	r4, r4, #12
    c70e:	1c2a      	adds	r2, r5, #0
    c710:	0b24      	lsrs	r4, r4, #12
    c712:	4689      	mov	r9, r1
    c714:	4d5c      	ldr	r5, [pc, #368]	; (c888 <__aeabi_ddiv+0x634>)
    c716:	e665      	b.n	c3e4 <__aeabi_ddiv+0x190>
    c718:	42a3      	cmp	r3, r4
    c71a:	d1e3      	bne.n	c6e4 <__aeabi_ddiv+0x490>
    c71c:	9f00      	ldr	r7, [sp, #0]
    c71e:	454f      	cmp	r7, r9
    c720:	d9db      	bls.n	c6da <__aeabi_ddiv+0x486>
    c722:	1a21      	subs	r1, r4, r0
    c724:	4693      	mov	fp, r2
    c726:	e70b      	b.n	c540 <__aeabi_ddiv+0x2ec>
    c728:	1c17      	adds	r7, r2, #0
    c72a:	e6dd      	b.n	c4e8 <__aeabi_ddiv+0x294>
    c72c:	469b      	mov	fp, r3
    c72e:	e6bc      	b.n	c4aa <__aeabi_ddiv+0x256>
    c730:	433c      	orrs	r4, r7
    c732:	0324      	lsls	r4, r4, #12
    c734:	0b24      	lsrs	r4, r4, #12
    c736:	9a00      	ldr	r2, [sp, #0]
    c738:	4d53      	ldr	r5, [pc, #332]	; (c888 <__aeabi_ddiv+0x634>)
    c73a:	e653      	b.n	c3e4 <__aeabi_ddiv+0x190>
    c73c:	42b2      	cmp	r2, r6
    c73e:	d859      	bhi.n	c7f4 <__aeabi_ddiv+0x5a0>
    c740:	d100      	bne.n	c744 <__aeabi_ddiv+0x4f0>
    c742:	e08a      	b.n	c85a <__aeabi_ddiv+0x606>
    c744:	1c01      	adds	r1, r0, #0
    c746:	e762      	b.n	c60e <__aeabi_ddiv+0x3ba>
    c748:	465f      	mov	r7, fp
    c74a:	08c9      	lsrs	r1, r1, #3
    c74c:	077b      	lsls	r3, r7, #29
    c74e:	9e03      	ldr	r6, [sp, #12]
    c750:	430b      	orrs	r3, r1
    c752:	027c      	lsls	r4, r7, #9
    c754:	056d      	lsls	r5, r5, #21
    c756:	2201      	movs	r2, #1
    c758:	4699      	mov	r9, r3
    c75a:	0b24      	lsrs	r4, r4, #12
    c75c:	0d6d      	lsrs	r5, r5, #21
    c75e:	4032      	ands	r2, r6
    c760:	e640      	b.n	c3e4 <__aeabi_ddiv+0x190>
    c762:	4b4a      	ldr	r3, [pc, #296]	; (c88c <__aeabi_ddiv+0x638>)
    c764:	9f04      	ldr	r7, [sp, #16]
    c766:	1bdb      	subs	r3, r3, r7
    c768:	2b38      	cmp	r3, #56	; 0x38
    c76a:	dd10      	ble.n	c78e <__aeabi_ddiv+0x53a>
    c76c:	9c03      	ldr	r4, [sp, #12]
    c76e:	2201      	movs	r2, #1
    c770:	4022      	ands	r2, r4
    c772:	2400      	movs	r4, #0
    c774:	2500      	movs	r5, #0
    c776:	46a1      	mov	r9, r4
    c778:	e634      	b.n	c3e4 <__aeabi_ddiv+0x190>
    c77a:	2101      	movs	r1, #1
    c77c:	4249      	negs	r1, r1
    c77e:	e748      	b.n	c612 <__aeabi_ddiv+0x3be>
    c780:	9302      	str	r3, [sp, #8]
    c782:	e704      	b.n	c58e <__aeabi_ddiv+0x33a>
    c784:	1c1f      	adds	r7, r3, #0
    c786:	e721      	b.n	c5cc <__aeabi_ddiv+0x378>
    c788:	9c01      	ldr	r4, [sp, #4]
    c78a:	9403      	str	r4, [sp, #12]
    c78c:	e741      	b.n	c612 <__aeabi_ddiv+0x3be>
    c78e:	2b1f      	cmp	r3, #31
    c790:	dc40      	bgt.n	c814 <__aeabi_ddiv+0x5c0>
    c792:	483f      	ldr	r0, [pc, #252]	; (c890 <__aeabi_ddiv+0x63c>)
    c794:	9f04      	ldr	r7, [sp, #16]
    c796:	1c0c      	adds	r4, r1, #0
    c798:	183a      	adds	r2, r7, r0
    c79a:	4658      	mov	r0, fp
    c79c:	4091      	lsls	r1, r2
    c79e:	40dc      	lsrs	r4, r3
    c7a0:	4090      	lsls	r0, r2
    c7a2:	4320      	orrs	r0, r4
    c7a4:	1c0a      	adds	r2, r1, #0
    c7a6:	1e51      	subs	r1, r2, #1
    c7a8:	418a      	sbcs	r2, r1
    c7aa:	1c01      	adds	r1, r0, #0
    c7ac:	4311      	orrs	r1, r2
    c7ae:	465a      	mov	r2, fp
    c7b0:	40da      	lsrs	r2, r3
    c7b2:	1c13      	adds	r3, r2, #0
    c7b4:	0748      	lsls	r0, r1, #29
    c7b6:	d009      	beq.n	c7cc <__aeabi_ddiv+0x578>
    c7b8:	220f      	movs	r2, #15
    c7ba:	400a      	ands	r2, r1
    c7bc:	2a04      	cmp	r2, #4
    c7be:	d005      	beq.n	c7cc <__aeabi_ddiv+0x578>
    c7c0:	1d0a      	adds	r2, r1, #4
    c7c2:	428a      	cmp	r2, r1
    c7c4:	4189      	sbcs	r1, r1
    c7c6:	4249      	negs	r1, r1
    c7c8:	185b      	adds	r3, r3, r1
    c7ca:	1c11      	adds	r1, r2, #0
    c7cc:	021a      	lsls	r2, r3, #8
    c7ce:	d534      	bpl.n	c83a <__aeabi_ddiv+0x5e6>
    c7d0:	9c03      	ldr	r4, [sp, #12]
    c7d2:	2201      	movs	r2, #1
    c7d4:	4022      	ands	r2, r4
    c7d6:	2400      	movs	r4, #0
    c7d8:	2501      	movs	r5, #1
    c7da:	46a1      	mov	r9, r4
    c7dc:	e602      	b.n	c3e4 <__aeabi_ddiv+0x190>
    c7de:	9f00      	ldr	r7, [sp, #0]
    c7e0:	2102      	movs	r1, #2
    c7e2:	4249      	negs	r1, r1
    c7e4:	44b9      	add	r9, r7
    c7e6:	448b      	add	fp, r1
    c7e8:	45b9      	cmp	r9, r7
    c7ea:	4189      	sbcs	r1, r1
    c7ec:	4249      	negs	r1, r1
    c7ee:	1909      	adds	r1, r1, r4
    c7f0:	18cb      	adds	r3, r1, r3
    c7f2:	e6a4      	b.n	c53e <__aeabi_ddiv+0x2ea>
    c7f4:	9d00      	ldr	r5, [sp, #0]
    c7f6:	1e88      	subs	r0, r1, #2
    c7f8:	0069      	lsls	r1, r5, #1
    c7fa:	42a9      	cmp	r1, r5
    c7fc:	41ad      	sbcs	r5, r5
    c7fe:	426d      	negs	r5, r5
    c800:	192c      	adds	r4, r5, r4
    c802:	1936      	adds	r6, r6, r4
    c804:	9100      	str	r1, [sp, #0]
    c806:	e73a      	b.n	c67e <__aeabi_ddiv+0x42a>
    c808:	2b00      	cmp	r3, #0
    c80a:	d000      	beq.n	c80e <__aeabi_ddiv+0x5ba>
    c80c:	e733      	b.n	c676 <__aeabi_ddiv+0x422>
    c80e:	2400      	movs	r4, #0
    c810:	9400      	str	r4, [sp, #0]
    c812:	e737      	b.n	c684 <__aeabi_ddiv+0x430>
    c814:	4a1f      	ldr	r2, [pc, #124]	; (c894 <__aeabi_ddiv+0x640>)
    c816:	9c04      	ldr	r4, [sp, #16]
    c818:	465d      	mov	r5, fp
    c81a:	1b12      	subs	r2, r2, r4
    c81c:	40d5      	lsrs	r5, r2
    c81e:	1c2a      	adds	r2, r5, #0
    c820:	2b20      	cmp	r3, #32
    c822:	d01f      	beq.n	c864 <__aeabi_ddiv+0x610>
    c824:	4e1c      	ldr	r6, [pc, #112]	; (c898 <__aeabi_ddiv+0x644>)
    c826:	465f      	mov	r7, fp
    c828:	19a3      	adds	r3, r4, r6
    c82a:	409f      	lsls	r7, r3
    c82c:	1c3b      	adds	r3, r7, #0
    c82e:	4319      	orrs	r1, r3
    c830:	1e4b      	subs	r3, r1, #1
    c832:	4199      	sbcs	r1, r3
    c834:	4311      	orrs	r1, r2
    c836:	2300      	movs	r3, #0
    c838:	e7bc      	b.n	c7b4 <__aeabi_ddiv+0x560>
    c83a:	075a      	lsls	r2, r3, #29
    c83c:	08c9      	lsrs	r1, r1, #3
    c83e:	430a      	orrs	r2, r1
    c840:	9f03      	ldr	r7, [sp, #12]
    c842:	4691      	mov	r9, r2
    c844:	025b      	lsls	r3, r3, #9
    c846:	2201      	movs	r2, #1
    c848:	0b1c      	lsrs	r4, r3, #12
    c84a:	403a      	ands	r2, r7
    c84c:	2500      	movs	r5, #0
    c84e:	e5c9      	b.n	c3e4 <__aeabi_ddiv+0x190>
    c850:	454e      	cmp	r6, r9
    c852:	d8c4      	bhi.n	c7de <__aeabi_ddiv+0x58a>
    c854:	4693      	mov	fp, r2
    c856:	2100      	movs	r1, #0
    c858:	e672      	b.n	c540 <__aeabi_ddiv+0x2ec>
    c85a:	9f00      	ldr	r7, [sp, #0]
    c85c:	429f      	cmp	r7, r3
    c85e:	d3c9      	bcc.n	c7f4 <__aeabi_ddiv+0x5a0>
    c860:	1c01      	adds	r1, r0, #0
    c862:	e70f      	b.n	c684 <__aeabi_ddiv+0x430>
    c864:	2300      	movs	r3, #0
    c866:	e7e2      	b.n	c82e <__aeabi_ddiv+0x5da>
    c868:	2480      	movs	r4, #128	; 0x80
    c86a:	0324      	lsls	r4, r4, #12
    c86c:	465f      	mov	r7, fp
    c86e:	433c      	orrs	r4, r7
    c870:	0324      	lsls	r4, r4, #12
    c872:	0b24      	lsrs	r4, r4, #12
    c874:	9a01      	ldr	r2, [sp, #4]
    c876:	4689      	mov	r9, r1
    c878:	4d03      	ldr	r5, [pc, #12]	; (c888 <__aeabi_ddiv+0x634>)
    c87a:	e5b3      	b.n	c3e4 <__aeabi_ddiv+0x190>
    c87c:	000003ff 	.word	0x000003ff
    c880:	feffffff 	.word	0xfeffffff
    c884:	000007fe 	.word	0x000007fe
    c888:	000007ff 	.word	0x000007ff
    c88c:	fffffc02 	.word	0xfffffc02
    c890:	0000041e 	.word	0x0000041e
    c894:	fffffbe2 	.word	0xfffffbe2
    c898:	0000043e 	.word	0x0000043e

0000c89c <__eqdf2>:
    c89c:	b5f0      	push	{r4, r5, r6, r7, lr}
    c89e:	465f      	mov	r7, fp
    c8a0:	4656      	mov	r6, sl
    c8a2:	464d      	mov	r5, r9
    c8a4:	4644      	mov	r4, r8
    c8a6:	b4f0      	push	{r4, r5, r6, r7}
    c8a8:	1c0d      	adds	r5, r1, #0
    c8aa:	1c04      	adds	r4, r0, #0
    c8ac:	4680      	mov	r8, r0
    c8ae:	0fe8      	lsrs	r0, r5, #31
    c8b0:	4681      	mov	r9, r0
    c8b2:	0318      	lsls	r0, r3, #12
    c8b4:	030f      	lsls	r7, r1, #12
    c8b6:	0b00      	lsrs	r0, r0, #12
    c8b8:	0b3f      	lsrs	r7, r7, #12
    c8ba:	b083      	sub	sp, #12
    c8bc:	4684      	mov	ip, r0
    c8be:	481b      	ldr	r0, [pc, #108]	; (c92c <__eqdf2+0x90>)
    c8c0:	9700      	str	r7, [sp, #0]
    c8c2:	0049      	lsls	r1, r1, #1
    c8c4:	005e      	lsls	r6, r3, #1
    c8c6:	0fdf      	lsrs	r7, r3, #31
    c8c8:	0d49      	lsrs	r1, r1, #21
    c8ca:	4692      	mov	sl, r2
    c8cc:	0d76      	lsrs	r6, r6, #21
    c8ce:	46bb      	mov	fp, r7
    c8d0:	4281      	cmp	r1, r0
    c8d2:	d00c      	beq.n	c8ee <__eqdf2+0x52>
    c8d4:	4815      	ldr	r0, [pc, #84]	; (c92c <__eqdf2+0x90>)
    c8d6:	4286      	cmp	r6, r0
    c8d8:	d010      	beq.n	c8fc <__eqdf2+0x60>
    c8da:	2001      	movs	r0, #1
    c8dc:	42b1      	cmp	r1, r6
    c8de:	d015      	beq.n	c90c <__eqdf2+0x70>
    c8e0:	b003      	add	sp, #12
    c8e2:	bc3c      	pop	{r2, r3, r4, r5}
    c8e4:	4690      	mov	r8, r2
    c8e6:	4699      	mov	r9, r3
    c8e8:	46a2      	mov	sl, r4
    c8ea:	46ab      	mov	fp, r5
    c8ec:	bdf0      	pop	{r4, r5, r6, r7, pc}
    c8ee:	9f00      	ldr	r7, [sp, #0]
    c8f0:	2001      	movs	r0, #1
    c8f2:	4327      	orrs	r7, r4
    c8f4:	d1f4      	bne.n	c8e0 <__eqdf2+0x44>
    c8f6:	480d      	ldr	r0, [pc, #52]	; (c92c <__eqdf2+0x90>)
    c8f8:	4286      	cmp	r6, r0
    c8fa:	d1ee      	bne.n	c8da <__eqdf2+0x3e>
    c8fc:	4660      	mov	r0, ip
    c8fe:	4302      	orrs	r2, r0
    c900:	2001      	movs	r0, #1
    c902:	2a00      	cmp	r2, #0
    c904:	d1ec      	bne.n	c8e0 <__eqdf2+0x44>
    c906:	2001      	movs	r0, #1
    c908:	42b1      	cmp	r1, r6
    c90a:	d1e9      	bne.n	c8e0 <__eqdf2+0x44>
    c90c:	9b00      	ldr	r3, [sp, #0]
    c90e:	4563      	cmp	r3, ip
    c910:	d1e6      	bne.n	c8e0 <__eqdf2+0x44>
    c912:	45d0      	cmp	r8, sl
    c914:	d1e4      	bne.n	c8e0 <__eqdf2+0x44>
    c916:	45d9      	cmp	r9, fp
    c918:	d006      	beq.n	c928 <__eqdf2+0x8c>
    c91a:	2900      	cmp	r1, #0
    c91c:	d1e0      	bne.n	c8e0 <__eqdf2+0x44>
    c91e:	431c      	orrs	r4, r3
    c920:	1c20      	adds	r0, r4, #0
    c922:	1e44      	subs	r4, r0, #1
    c924:	41a0      	sbcs	r0, r4
    c926:	e7db      	b.n	c8e0 <__eqdf2+0x44>
    c928:	2000      	movs	r0, #0
    c92a:	e7d9      	b.n	c8e0 <__eqdf2+0x44>
    c92c:	000007ff 	.word	0x000007ff

0000c930 <__gedf2>:
    c930:	b5f0      	push	{r4, r5, r6, r7, lr}
    c932:	465f      	mov	r7, fp
    c934:	4656      	mov	r6, sl
    c936:	464d      	mov	r5, r9
    c938:	4644      	mov	r4, r8
    c93a:	b4f0      	push	{r4, r5, r6, r7}
    c93c:	0fcd      	lsrs	r5, r1, #31
    c93e:	0fde      	lsrs	r6, r3, #31
    c940:	46ac      	mov	ip, r5
    c942:	031d      	lsls	r5, r3, #12
    c944:	0b2d      	lsrs	r5, r5, #12
    c946:	46b1      	mov	r9, r6
    c948:	4e37      	ldr	r6, [pc, #220]	; (ca28 <__gedf2+0xf8>)
    c94a:	030f      	lsls	r7, r1, #12
    c94c:	004c      	lsls	r4, r1, #1
    c94e:	46ab      	mov	fp, r5
    c950:	005d      	lsls	r5, r3, #1
    c952:	4680      	mov	r8, r0
    c954:	0b3f      	lsrs	r7, r7, #12
    c956:	0d64      	lsrs	r4, r4, #21
    c958:	4692      	mov	sl, r2
    c95a:	0d6d      	lsrs	r5, r5, #21
    c95c:	42b4      	cmp	r4, r6
    c95e:	d032      	beq.n	c9c6 <__gedf2+0x96>
    c960:	4e31      	ldr	r6, [pc, #196]	; (ca28 <__gedf2+0xf8>)
    c962:	42b5      	cmp	r5, r6
    c964:	d035      	beq.n	c9d2 <__gedf2+0xa2>
    c966:	2c00      	cmp	r4, #0
    c968:	d10e      	bne.n	c988 <__gedf2+0x58>
    c96a:	4338      	orrs	r0, r7
    c96c:	4241      	negs	r1, r0
    c96e:	4141      	adcs	r1, r0
    c970:	1c08      	adds	r0, r1, #0
    c972:	2d00      	cmp	r5, #0
    c974:	d00b      	beq.n	c98e <__gedf2+0x5e>
    c976:	2900      	cmp	r1, #0
    c978:	d119      	bne.n	c9ae <__gedf2+0x7e>
    c97a:	45cc      	cmp	ip, r9
    c97c:	d02d      	beq.n	c9da <__gedf2+0xaa>
    c97e:	4665      	mov	r5, ip
    c980:	4268      	negs	r0, r5
    c982:	2301      	movs	r3, #1
    c984:	4318      	orrs	r0, r3
    c986:	e018      	b.n	c9ba <__gedf2+0x8a>
    c988:	2d00      	cmp	r5, #0
    c98a:	d1f6      	bne.n	c97a <__gedf2+0x4a>
    c98c:	1c28      	adds	r0, r5, #0
    c98e:	4659      	mov	r1, fp
    c990:	430a      	orrs	r2, r1
    c992:	4253      	negs	r3, r2
    c994:	4153      	adcs	r3, r2
    c996:	2800      	cmp	r0, #0
    c998:	d106      	bne.n	c9a8 <__gedf2+0x78>
    c99a:	2b00      	cmp	r3, #0
    c99c:	d0ed      	beq.n	c97a <__gedf2+0x4a>
    c99e:	4663      	mov	r3, ip
    c9a0:	4258      	negs	r0, r3
    c9a2:	2301      	movs	r3, #1
    c9a4:	4318      	orrs	r0, r3
    c9a6:	e008      	b.n	c9ba <__gedf2+0x8a>
    c9a8:	2000      	movs	r0, #0
    c9aa:	2b00      	cmp	r3, #0
    c9ac:	d105      	bne.n	c9ba <__gedf2+0x8a>
    c9ae:	464a      	mov	r2, r9
    c9b0:	4250      	negs	r0, r2
    c9b2:	4150      	adcs	r0, r2
    c9b4:	4240      	negs	r0, r0
    c9b6:	2301      	movs	r3, #1
    c9b8:	4318      	orrs	r0, r3
    c9ba:	bc3c      	pop	{r2, r3, r4, r5}
    c9bc:	4690      	mov	r8, r2
    c9be:	4699      	mov	r9, r3
    c9c0:	46a2      	mov	sl, r4
    c9c2:	46ab      	mov	fp, r5
    c9c4:	bdf0      	pop	{r4, r5, r6, r7, pc}
    c9c6:	1c3e      	adds	r6, r7, #0
    c9c8:	4306      	orrs	r6, r0
    c9ca:	d0c9      	beq.n	c960 <__gedf2+0x30>
    c9cc:	2002      	movs	r0, #2
    c9ce:	4240      	negs	r0, r0
    c9d0:	e7f3      	b.n	c9ba <__gedf2+0x8a>
    c9d2:	465e      	mov	r6, fp
    c9d4:	4316      	orrs	r6, r2
    c9d6:	d0c6      	beq.n	c966 <__gedf2+0x36>
    c9d8:	e7f8      	b.n	c9cc <__gedf2+0x9c>
    c9da:	42ac      	cmp	r4, r5
    c9dc:	dc07      	bgt.n	c9ee <__gedf2+0xbe>
    c9de:	da0b      	bge.n	c9f8 <__gedf2+0xc8>
    c9e0:	4661      	mov	r1, ip
    c9e2:	4248      	negs	r0, r1
    c9e4:	4148      	adcs	r0, r1
    c9e6:	4240      	negs	r0, r0
    c9e8:	2301      	movs	r3, #1
    c9ea:	4318      	orrs	r0, r3
    c9ec:	e7e5      	b.n	c9ba <__gedf2+0x8a>
    c9ee:	4666      	mov	r6, ip
    c9f0:	4270      	negs	r0, r6
    c9f2:	2301      	movs	r3, #1
    c9f4:	4318      	orrs	r0, r3
    c9f6:	e7e0      	b.n	c9ba <__gedf2+0x8a>
    c9f8:	455f      	cmp	r7, fp
    c9fa:	d80a      	bhi.n	ca12 <__gedf2+0xe2>
    c9fc:	d00e      	beq.n	ca1c <__gedf2+0xec>
    c9fe:	2000      	movs	r0, #0
    ca00:	455f      	cmp	r7, fp
    ca02:	d2da      	bcs.n	c9ba <__gedf2+0x8a>
    ca04:	4665      	mov	r5, ip
    ca06:	4268      	negs	r0, r5
    ca08:	4168      	adcs	r0, r5
    ca0a:	4240      	negs	r0, r0
    ca0c:	2301      	movs	r3, #1
    ca0e:	4318      	orrs	r0, r3
    ca10:	e7d3      	b.n	c9ba <__gedf2+0x8a>
    ca12:	4662      	mov	r2, ip
    ca14:	4250      	negs	r0, r2
    ca16:	2301      	movs	r3, #1
    ca18:	4318      	orrs	r0, r3
    ca1a:	e7ce      	b.n	c9ba <__gedf2+0x8a>
    ca1c:	45d0      	cmp	r8, sl
    ca1e:	d8f8      	bhi.n	ca12 <__gedf2+0xe2>
    ca20:	2000      	movs	r0, #0
    ca22:	45d0      	cmp	r8, sl
    ca24:	d3ee      	bcc.n	ca04 <__gedf2+0xd4>
    ca26:	e7c8      	b.n	c9ba <__gedf2+0x8a>
    ca28:	000007ff 	.word	0x000007ff

0000ca2c <__ledf2>:
    ca2c:	b5f0      	push	{r4, r5, r6, r7, lr}
    ca2e:	4656      	mov	r6, sl
    ca30:	464d      	mov	r5, r9
    ca32:	4644      	mov	r4, r8
    ca34:	465f      	mov	r7, fp
    ca36:	b4f0      	push	{r4, r5, r6, r7}
    ca38:	1c0d      	adds	r5, r1, #0
    ca3a:	b083      	sub	sp, #12
    ca3c:	1c04      	adds	r4, r0, #0
    ca3e:	9001      	str	r0, [sp, #4]
    ca40:	0fe8      	lsrs	r0, r5, #31
    ca42:	4681      	mov	r9, r0
    ca44:	0318      	lsls	r0, r3, #12
    ca46:	030f      	lsls	r7, r1, #12
    ca48:	0b00      	lsrs	r0, r0, #12
    ca4a:	0b3f      	lsrs	r7, r7, #12
    ca4c:	4684      	mov	ip, r0
    ca4e:	4835      	ldr	r0, [pc, #212]	; (cb24 <__ledf2+0xf8>)
    ca50:	9700      	str	r7, [sp, #0]
    ca52:	0049      	lsls	r1, r1, #1
    ca54:	005e      	lsls	r6, r3, #1
    ca56:	0fdf      	lsrs	r7, r3, #31
    ca58:	0d49      	lsrs	r1, r1, #21
    ca5a:	4692      	mov	sl, r2
    ca5c:	0d76      	lsrs	r6, r6, #21
    ca5e:	46b8      	mov	r8, r7
    ca60:	4281      	cmp	r1, r0
    ca62:	d034      	beq.n	cace <__ledf2+0xa2>
    ca64:	482f      	ldr	r0, [pc, #188]	; (cb24 <__ledf2+0xf8>)
    ca66:	4286      	cmp	r6, r0
    ca68:	d036      	beq.n	cad8 <__ledf2+0xac>
    ca6a:	2900      	cmp	r1, #0
    ca6c:	d018      	beq.n	caa0 <__ledf2+0x74>
    ca6e:	2e00      	cmp	r6, #0
    ca70:	d11f      	bne.n	cab2 <__ledf2+0x86>
    ca72:	1c34      	adds	r4, r6, #0
    ca74:	4667      	mov	r7, ip
    ca76:	433a      	orrs	r2, r7
    ca78:	4253      	negs	r3, r2
    ca7a:	4153      	adcs	r3, r2
    ca7c:	2c00      	cmp	r4, #0
    ca7e:	d01f      	beq.n	cac0 <__ledf2+0x94>
    ca80:	2000      	movs	r0, #0
    ca82:	2b00      	cmp	r3, #0
    ca84:	d105      	bne.n	ca92 <__ledf2+0x66>
    ca86:	4642      	mov	r2, r8
    ca88:	4250      	negs	r0, r2
    ca8a:	4150      	adcs	r0, r2
    ca8c:	4240      	negs	r0, r0
    ca8e:	2301      	movs	r3, #1
    ca90:	4318      	orrs	r0, r3
    ca92:	b003      	add	sp, #12
    ca94:	bc3c      	pop	{r2, r3, r4, r5}
    ca96:	4690      	mov	r8, r2
    ca98:	4699      	mov	r9, r3
    ca9a:	46a2      	mov	sl, r4
    ca9c:	46ab      	mov	fp, r5
    ca9e:	bdf0      	pop	{r4, r5, r6, r7, pc}
    caa0:	9800      	ldr	r0, [sp, #0]
    caa2:	4304      	orrs	r4, r0
    caa4:	4260      	negs	r0, r4
    caa6:	4160      	adcs	r0, r4
    caa8:	1c04      	adds	r4, r0, #0
    caaa:	2e00      	cmp	r6, #0
    caac:	d0e2      	beq.n	ca74 <__ledf2+0x48>
    caae:	2800      	cmp	r0, #0
    cab0:	d1e9      	bne.n	ca86 <__ledf2+0x5a>
    cab2:	45c1      	cmp	r9, r8
    cab4:	d015      	beq.n	cae2 <__ledf2+0xb6>
    cab6:	464f      	mov	r7, r9
    cab8:	4278      	negs	r0, r7
    caba:	2301      	movs	r3, #1
    cabc:	4318      	orrs	r0, r3
    cabe:	e7e8      	b.n	ca92 <__ledf2+0x66>
    cac0:	2b00      	cmp	r3, #0
    cac2:	d0f6      	beq.n	cab2 <__ledf2+0x86>
    cac4:	464b      	mov	r3, r9
    cac6:	4258      	negs	r0, r3
    cac8:	2301      	movs	r3, #1
    caca:	4318      	orrs	r0, r3
    cacc:	e7e1      	b.n	ca92 <__ledf2+0x66>
    cace:	9f00      	ldr	r7, [sp, #0]
    cad0:	2002      	movs	r0, #2
    cad2:	4327      	orrs	r7, r4
    cad4:	d1dd      	bne.n	ca92 <__ledf2+0x66>
    cad6:	e7c5      	b.n	ca64 <__ledf2+0x38>
    cad8:	4667      	mov	r7, ip
    cada:	2002      	movs	r0, #2
    cadc:	4317      	orrs	r7, r2
    cade:	d1d8      	bne.n	ca92 <__ledf2+0x66>
    cae0:	e7c3      	b.n	ca6a <__ledf2+0x3e>
    cae2:	42b1      	cmp	r1, r6
    cae4:	dd04      	ble.n	caf0 <__ledf2+0xc4>
    cae6:	464a      	mov	r2, r9
    cae8:	4250      	negs	r0, r2
    caea:	2301      	movs	r3, #1
    caec:	4318      	orrs	r0, r3
    caee:	e7d0      	b.n	ca92 <__ledf2+0x66>
    caf0:	42b1      	cmp	r1, r6
    caf2:	db07      	blt.n	cb04 <__ledf2+0xd8>
    caf4:	9800      	ldr	r0, [sp, #0]
    caf6:	4560      	cmp	r0, ip
    caf8:	d8e4      	bhi.n	cac4 <__ledf2+0x98>
    cafa:	d00a      	beq.n	cb12 <__ledf2+0xe6>
    cafc:	9f00      	ldr	r7, [sp, #0]
    cafe:	2000      	movs	r0, #0
    cb00:	4567      	cmp	r7, ip
    cb02:	d2c6      	bcs.n	ca92 <__ledf2+0x66>
    cb04:	464f      	mov	r7, r9
    cb06:	4278      	negs	r0, r7
    cb08:	4178      	adcs	r0, r7
    cb0a:	4240      	negs	r0, r0
    cb0c:	2301      	movs	r3, #1
    cb0e:	4318      	orrs	r0, r3
    cb10:	e7bf      	b.n	ca92 <__ledf2+0x66>
    cb12:	9a01      	ldr	r2, [sp, #4]
    cb14:	4552      	cmp	r2, sl
    cb16:	d8d5      	bhi.n	cac4 <__ledf2+0x98>
    cb18:	9a01      	ldr	r2, [sp, #4]
    cb1a:	2000      	movs	r0, #0
    cb1c:	4552      	cmp	r2, sl
    cb1e:	d3f1      	bcc.n	cb04 <__ledf2+0xd8>
    cb20:	e7b7      	b.n	ca92 <__ledf2+0x66>
    cb22:	46c0      	nop			; (mov r8, r8)
    cb24:	000007ff 	.word	0x000007ff

0000cb28 <__aeabi_dmul>:
    cb28:	b5f0      	push	{r4, r5, r6, r7, lr}
    cb2a:	4656      	mov	r6, sl
    cb2c:	4644      	mov	r4, r8
    cb2e:	465f      	mov	r7, fp
    cb30:	464d      	mov	r5, r9
    cb32:	b4f0      	push	{r4, r5, r6, r7}
    cb34:	1c1f      	adds	r7, r3, #0
    cb36:	030b      	lsls	r3, r1, #12
    cb38:	0b1b      	lsrs	r3, r3, #12
    cb3a:	469a      	mov	sl, r3
    cb3c:	004b      	lsls	r3, r1, #1
    cb3e:	b087      	sub	sp, #28
    cb40:	1c04      	adds	r4, r0, #0
    cb42:	4680      	mov	r8, r0
    cb44:	0d5b      	lsrs	r3, r3, #21
    cb46:	0fc8      	lsrs	r0, r1, #31
    cb48:	1c16      	adds	r6, r2, #0
    cb4a:	9302      	str	r3, [sp, #8]
    cb4c:	4681      	mov	r9, r0
    cb4e:	2b00      	cmp	r3, #0
    cb50:	d068      	beq.n	cc24 <__aeabi_dmul+0xfc>
    cb52:	4b69      	ldr	r3, [pc, #420]	; (ccf8 <__aeabi_dmul+0x1d0>)
    cb54:	9902      	ldr	r1, [sp, #8]
    cb56:	4299      	cmp	r1, r3
    cb58:	d032      	beq.n	cbc0 <__aeabi_dmul+0x98>
    cb5a:	2280      	movs	r2, #128	; 0x80
    cb5c:	4653      	mov	r3, sl
    cb5e:	0352      	lsls	r2, r2, #13
    cb60:	431a      	orrs	r2, r3
    cb62:	00d2      	lsls	r2, r2, #3
    cb64:	0f63      	lsrs	r3, r4, #29
    cb66:	431a      	orrs	r2, r3
    cb68:	4692      	mov	sl, r2
    cb6a:	4a64      	ldr	r2, [pc, #400]	; (ccfc <__aeabi_dmul+0x1d4>)
    cb6c:	00e0      	lsls	r0, r4, #3
    cb6e:	1889      	adds	r1, r1, r2
    cb70:	4680      	mov	r8, r0
    cb72:	9102      	str	r1, [sp, #8]
    cb74:	2400      	movs	r4, #0
    cb76:	2500      	movs	r5, #0
    cb78:	033b      	lsls	r3, r7, #12
    cb7a:	0b1b      	lsrs	r3, r3, #12
    cb7c:	469b      	mov	fp, r3
    cb7e:	0078      	lsls	r0, r7, #1
    cb80:	0ffb      	lsrs	r3, r7, #31
    cb82:	1c32      	adds	r2, r6, #0
    cb84:	0d40      	lsrs	r0, r0, #21
    cb86:	9303      	str	r3, [sp, #12]
    cb88:	d100      	bne.n	cb8c <__aeabi_dmul+0x64>
    cb8a:	e075      	b.n	cc78 <__aeabi_dmul+0x150>
    cb8c:	4b5a      	ldr	r3, [pc, #360]	; (ccf8 <__aeabi_dmul+0x1d0>)
    cb8e:	4298      	cmp	r0, r3
    cb90:	d069      	beq.n	cc66 <__aeabi_dmul+0x13e>
    cb92:	2280      	movs	r2, #128	; 0x80
    cb94:	4659      	mov	r1, fp
    cb96:	0352      	lsls	r2, r2, #13
    cb98:	430a      	orrs	r2, r1
    cb9a:	0f73      	lsrs	r3, r6, #29
    cb9c:	00d2      	lsls	r2, r2, #3
    cb9e:	431a      	orrs	r2, r3
    cba0:	4b56      	ldr	r3, [pc, #344]	; (ccfc <__aeabi_dmul+0x1d4>)
    cba2:	4693      	mov	fp, r2
    cba4:	18c0      	adds	r0, r0, r3
    cba6:	00f2      	lsls	r2, r6, #3
    cba8:	2300      	movs	r3, #0
    cbaa:	9903      	ldr	r1, [sp, #12]
    cbac:	464e      	mov	r6, r9
    cbae:	4071      	eors	r1, r6
    cbb0:	431c      	orrs	r4, r3
    cbb2:	2c0f      	cmp	r4, #15
    cbb4:	d900      	bls.n	cbb8 <__aeabi_dmul+0x90>
    cbb6:	e0a9      	b.n	cd0c <__aeabi_dmul+0x1e4>
    cbb8:	4e51      	ldr	r6, [pc, #324]	; (cd00 <__aeabi_dmul+0x1d8>)
    cbba:	00a4      	lsls	r4, r4, #2
    cbbc:	5934      	ldr	r4, [r6, r4]
    cbbe:	46a7      	mov	pc, r4
    cbc0:	4653      	mov	r3, sl
    cbc2:	431c      	orrs	r4, r3
    cbc4:	d000      	beq.n	cbc8 <__aeabi_dmul+0xa0>
    cbc6:	e087      	b.n	ccd8 <__aeabi_dmul+0x1b0>
    cbc8:	2500      	movs	r5, #0
    cbca:	46aa      	mov	sl, r5
    cbcc:	46a8      	mov	r8, r5
    cbce:	2408      	movs	r4, #8
    cbd0:	2502      	movs	r5, #2
    cbd2:	e7d1      	b.n	cb78 <__aeabi_dmul+0x50>
    cbd4:	4649      	mov	r1, r9
    cbd6:	2d02      	cmp	r5, #2
    cbd8:	d06c      	beq.n	ccb4 <__aeabi_dmul+0x18c>
    cbda:	2d03      	cmp	r5, #3
    cbdc:	d100      	bne.n	cbe0 <__aeabi_dmul+0xb8>
    cbde:	e217      	b.n	d010 <__aeabi_dmul+0x4e8>
    cbe0:	2d01      	cmp	r5, #1
    cbe2:	d000      	beq.n	cbe6 <__aeabi_dmul+0xbe>
    cbe4:	e158      	b.n	ce98 <__aeabi_dmul+0x370>
    cbe6:	400d      	ands	r5, r1
    cbe8:	b2ed      	uxtb	r5, r5
    cbea:	2400      	movs	r4, #0
    cbec:	46a9      	mov	r9, r5
    cbee:	2300      	movs	r3, #0
    cbf0:	46a0      	mov	r8, r4
    cbf2:	2000      	movs	r0, #0
    cbf4:	2100      	movs	r1, #0
    cbf6:	0325      	lsls	r5, r4, #12
    cbf8:	0d0a      	lsrs	r2, r1, #20
    cbfa:	051c      	lsls	r4, r3, #20
    cbfc:	0b2d      	lsrs	r5, r5, #12
    cbfe:	0512      	lsls	r2, r2, #20
    cc00:	4b40      	ldr	r3, [pc, #256]	; (cd04 <__aeabi_dmul+0x1dc>)
    cc02:	432a      	orrs	r2, r5
    cc04:	4013      	ands	r3, r2
    cc06:	4323      	orrs	r3, r4
    cc08:	005b      	lsls	r3, r3, #1
    cc0a:	464c      	mov	r4, r9
    cc0c:	085b      	lsrs	r3, r3, #1
    cc0e:	07e2      	lsls	r2, r4, #31
    cc10:	1c19      	adds	r1, r3, #0
    cc12:	4640      	mov	r0, r8
    cc14:	4311      	orrs	r1, r2
    cc16:	b007      	add	sp, #28
    cc18:	bc3c      	pop	{r2, r3, r4, r5}
    cc1a:	4690      	mov	r8, r2
    cc1c:	4699      	mov	r9, r3
    cc1e:	46a2      	mov	sl, r4
    cc20:	46ab      	mov	fp, r5
    cc22:	bdf0      	pop	{r4, r5, r6, r7, pc}
    cc24:	4653      	mov	r3, sl
    cc26:	4323      	orrs	r3, r4
    cc28:	d050      	beq.n	cccc <__aeabi_dmul+0x1a4>
    cc2a:	4653      	mov	r3, sl
    cc2c:	2b00      	cmp	r3, #0
    cc2e:	d100      	bne.n	cc32 <__aeabi_dmul+0x10a>
    cc30:	e184      	b.n	cf3c <__aeabi_dmul+0x414>
    cc32:	4650      	mov	r0, sl
    cc34:	f000 fec0 	bl	d9b8 <__clzsi2>
    cc38:	1e03      	subs	r3, r0, #0
    cc3a:	2b27      	cmp	r3, #39	; 0x27
    cc3c:	dd00      	ble.n	cc40 <__aeabi_dmul+0x118>
    cc3e:	e176      	b.n	cf2e <__aeabi_dmul+0x406>
    cc40:	2128      	movs	r1, #40	; 0x28
    cc42:	1a0d      	subs	r5, r1, r0
    cc44:	1c21      	adds	r1, r4, #0
    cc46:	3b08      	subs	r3, #8
    cc48:	4652      	mov	r2, sl
    cc4a:	40e9      	lsrs	r1, r5
    cc4c:	409a      	lsls	r2, r3
    cc4e:	1c0d      	adds	r5, r1, #0
    cc50:	4315      	orrs	r5, r2
    cc52:	1c22      	adds	r2, r4, #0
    cc54:	409a      	lsls	r2, r3
    cc56:	46aa      	mov	sl, r5
    cc58:	4690      	mov	r8, r2
    cc5a:	4b2b      	ldr	r3, [pc, #172]	; (cd08 <__aeabi_dmul+0x1e0>)
    cc5c:	2400      	movs	r4, #0
    cc5e:	1a1b      	subs	r3, r3, r0
    cc60:	9302      	str	r3, [sp, #8]
    cc62:	2500      	movs	r5, #0
    cc64:	e788      	b.n	cb78 <__aeabi_dmul+0x50>
    cc66:	465b      	mov	r3, fp
    cc68:	431e      	orrs	r6, r3
    cc6a:	2303      	movs	r3, #3
    cc6c:	2e00      	cmp	r6, #0
    cc6e:	d19c      	bne.n	cbaa <__aeabi_dmul+0x82>
    cc70:	46b3      	mov	fp, r6
    cc72:	2200      	movs	r2, #0
    cc74:	2302      	movs	r3, #2
    cc76:	e798      	b.n	cbaa <__aeabi_dmul+0x82>
    cc78:	465b      	mov	r3, fp
    cc7a:	4333      	orrs	r3, r6
    cc7c:	d021      	beq.n	ccc2 <__aeabi_dmul+0x19a>
    cc7e:	4658      	mov	r0, fp
    cc80:	2800      	cmp	r0, #0
    cc82:	d100      	bne.n	cc86 <__aeabi_dmul+0x15e>
    cc84:	e14e      	b.n	cf24 <__aeabi_dmul+0x3fc>
    cc86:	f000 fe97 	bl	d9b8 <__clzsi2>
    cc8a:	2827      	cmp	r0, #39	; 0x27
    cc8c:	dd00      	ble.n	cc90 <__aeabi_dmul+0x168>
    cc8e:	e142      	b.n	cf16 <__aeabi_dmul+0x3ee>
    cc90:	2128      	movs	r1, #40	; 0x28
    cc92:	1a0f      	subs	r7, r1, r0
    cc94:	1c02      	adds	r2, r0, #0
    cc96:	1c31      	adds	r1, r6, #0
    cc98:	3a08      	subs	r2, #8
    cc9a:	465b      	mov	r3, fp
    cc9c:	40f9      	lsrs	r1, r7
    cc9e:	4093      	lsls	r3, r2
    cca0:	1c0f      	adds	r7, r1, #0
    cca2:	431f      	orrs	r7, r3
    cca4:	1c33      	adds	r3, r6, #0
    cca6:	4093      	lsls	r3, r2
    cca8:	46bb      	mov	fp, r7
    ccaa:	1c1a      	adds	r2, r3, #0
    ccac:	4b16      	ldr	r3, [pc, #88]	; (cd08 <__aeabi_dmul+0x1e0>)
    ccae:	1a18      	subs	r0, r3, r0
    ccb0:	2300      	movs	r3, #0
    ccb2:	e77a      	b.n	cbaa <__aeabi_dmul+0x82>
    ccb4:	2301      	movs	r3, #1
    ccb6:	400b      	ands	r3, r1
    ccb8:	2400      	movs	r4, #0
    ccba:	4699      	mov	r9, r3
    ccbc:	46a0      	mov	r8, r4
    ccbe:	4b0e      	ldr	r3, [pc, #56]	; (ccf8 <__aeabi_dmul+0x1d0>)
    ccc0:	e797      	b.n	cbf2 <__aeabi_dmul+0xca>
    ccc2:	2700      	movs	r7, #0
    ccc4:	46bb      	mov	fp, r7
    ccc6:	2200      	movs	r2, #0
    ccc8:	2301      	movs	r3, #1
    ccca:	e76e      	b.n	cbaa <__aeabi_dmul+0x82>
    cccc:	2100      	movs	r1, #0
    ccce:	2404      	movs	r4, #4
    ccd0:	468a      	mov	sl, r1
    ccd2:	4688      	mov	r8, r1
    ccd4:	2501      	movs	r5, #1
    ccd6:	e74f      	b.n	cb78 <__aeabi_dmul+0x50>
    ccd8:	240c      	movs	r4, #12
    ccda:	2503      	movs	r5, #3
    ccdc:	e74c      	b.n	cb78 <__aeabi_dmul+0x50>
    ccde:	2500      	movs	r5, #0
    cce0:	2480      	movs	r4, #128	; 0x80
    cce2:	46a9      	mov	r9, r5
    cce4:	0324      	lsls	r4, r4, #12
    cce6:	46a8      	mov	r8, r5
    cce8:	4b03      	ldr	r3, [pc, #12]	; (ccf8 <__aeabi_dmul+0x1d0>)
    ccea:	e782      	b.n	cbf2 <__aeabi_dmul+0xca>
    ccec:	46da      	mov	sl, fp
    ccee:	4690      	mov	r8, r2
    ccf0:	9903      	ldr	r1, [sp, #12]
    ccf2:	1c1d      	adds	r5, r3, #0
    ccf4:	e76f      	b.n	cbd6 <__aeabi_dmul+0xae>
    ccf6:	46c0      	nop			; (mov r8, r8)
    ccf8:	000007ff 	.word	0x000007ff
    ccfc:	fffffc01 	.word	0xfffffc01
    cd00:	0000fc1c 	.word	0x0000fc1c
    cd04:	800fffff 	.word	0x800fffff
    cd08:	fffffc0d 	.word	0xfffffc0d
    cd0c:	9f02      	ldr	r7, [sp, #8]
    cd0e:	0c16      	lsrs	r6, r2, #16
    cd10:	1838      	adds	r0, r7, r0
    cd12:	9004      	str	r0, [sp, #16]
    cd14:	4640      	mov	r0, r8
    cd16:	0c07      	lsrs	r7, r0, #16
    cd18:	0400      	lsls	r0, r0, #16
    cd1a:	0c00      	lsrs	r0, r0, #16
    cd1c:	0412      	lsls	r2, r2, #16
    cd1e:	0c12      	lsrs	r2, r2, #16
    cd20:	1c03      	adds	r3, r0, #0
    cd22:	4353      	muls	r3, r2
    cd24:	1c04      	adds	r4, r0, #0
    cd26:	1c3d      	adds	r5, r7, #0
    cd28:	4374      	muls	r4, r6
    cd2a:	4355      	muls	r5, r2
    cd2c:	4698      	mov	r8, r3
    cd2e:	1c3b      	adds	r3, r7, #0
    cd30:	4373      	muls	r3, r6
    cd32:	1964      	adds	r4, r4, r5
    cd34:	46a4      	mov	ip, r4
    cd36:	4644      	mov	r4, r8
    cd38:	9302      	str	r3, [sp, #8]
    cd3a:	0c23      	lsrs	r3, r4, #16
    cd3c:	4463      	add	r3, ip
    cd3e:	429d      	cmp	r5, r3
    cd40:	d904      	bls.n	cd4c <__aeabi_dmul+0x224>
    cd42:	9d02      	ldr	r5, [sp, #8]
    cd44:	2480      	movs	r4, #128	; 0x80
    cd46:	0264      	lsls	r4, r4, #9
    cd48:	192d      	adds	r5, r5, r4
    cd4a:	9502      	str	r5, [sp, #8]
    cd4c:	0c1d      	lsrs	r5, r3, #16
    cd4e:	9503      	str	r5, [sp, #12]
    cd50:	4645      	mov	r5, r8
    cd52:	042c      	lsls	r4, r5, #16
    cd54:	041b      	lsls	r3, r3, #16
    cd56:	0c24      	lsrs	r4, r4, #16
    cd58:	191c      	adds	r4, r3, r4
    cd5a:	9405      	str	r4, [sp, #20]
    cd5c:	465c      	mov	r4, fp
    cd5e:	0c23      	lsrs	r3, r4, #16
    cd60:	1c05      	adds	r5, r0, #0
    cd62:	4358      	muls	r0, r3
    cd64:	0424      	lsls	r4, r4, #16
    cd66:	0c24      	lsrs	r4, r4, #16
    cd68:	4684      	mov	ip, r0
    cd6a:	1c38      	adds	r0, r7, #0
    cd6c:	4360      	muls	r0, r4
    cd6e:	4365      	muls	r5, r4
    cd70:	435f      	muls	r7, r3
    cd72:	4681      	mov	r9, r0
    cd74:	44cc      	add	ip, r9
    cd76:	0c28      	lsrs	r0, r5, #16
    cd78:	4460      	add	r0, ip
    cd7a:	46bb      	mov	fp, r7
    cd7c:	4581      	cmp	r9, r0
    cd7e:	d902      	bls.n	cd86 <__aeabi_dmul+0x25e>
    cd80:	2780      	movs	r7, #128	; 0x80
    cd82:	027f      	lsls	r7, r7, #9
    cd84:	44bb      	add	fp, r7
    cd86:	042d      	lsls	r5, r5, #16
    cd88:	0c07      	lsrs	r7, r0, #16
    cd8a:	0c2d      	lsrs	r5, r5, #16
    cd8c:	0400      	lsls	r0, r0, #16
    cd8e:	1940      	adds	r0, r0, r5
    cd90:	4655      	mov	r5, sl
    cd92:	46bc      	mov	ip, r7
    cd94:	042f      	lsls	r7, r5, #16
    cd96:	44e3      	add	fp, ip
    cd98:	4684      	mov	ip, r0
    cd9a:	0c28      	lsrs	r0, r5, #16
    cd9c:	0c3d      	lsrs	r5, r7, #16
    cd9e:	1c2f      	adds	r7, r5, #0
    cda0:	4357      	muls	r7, r2
    cda2:	46b8      	mov	r8, r7
    cda4:	1c2f      	adds	r7, r5, #0
    cda6:	4377      	muls	r7, r6
    cda8:	4342      	muls	r2, r0
    cdaa:	46b9      	mov	r9, r7
    cdac:	4647      	mov	r7, r8
    cdae:	0c3f      	lsrs	r7, r7, #16
    cdb0:	4491      	add	r9, r2
    cdb2:	46ba      	mov	sl, r7
    cdb4:	44d1      	add	r9, sl
    cdb6:	4346      	muls	r6, r0
    cdb8:	454a      	cmp	r2, r9
    cdba:	d902      	bls.n	cdc2 <__aeabi_dmul+0x29a>
    cdbc:	2280      	movs	r2, #128	; 0x80
    cdbe:	0252      	lsls	r2, r2, #9
    cdc0:	18b6      	adds	r6, r6, r2
    cdc2:	464f      	mov	r7, r9
    cdc4:	0c3a      	lsrs	r2, r7, #16
    cdc6:	18b6      	adds	r6, r6, r2
    cdc8:	043a      	lsls	r2, r7, #16
    cdca:	4647      	mov	r7, r8
    cdcc:	043f      	lsls	r7, r7, #16
    cdce:	0c3f      	lsrs	r7, r7, #16
    cdd0:	46b8      	mov	r8, r7
    cdd2:	1c2f      	adds	r7, r5, #0
    cdd4:	4367      	muls	r7, r4
    cdd6:	435d      	muls	r5, r3
    cdd8:	4344      	muls	r4, r0
    cdda:	4358      	muls	r0, r3
    cddc:	1965      	adds	r5, r4, r5
    cdde:	9001      	str	r0, [sp, #4]
    cde0:	0c38      	lsrs	r0, r7, #16
    cde2:	182d      	adds	r5, r5, r0
    cde4:	4442      	add	r2, r8
    cde6:	46b8      	mov	r8, r7
    cde8:	42ac      	cmp	r4, r5
    cdea:	d904      	bls.n	cdf6 <__aeabi_dmul+0x2ce>
    cdec:	9801      	ldr	r0, [sp, #4]
    cdee:	2380      	movs	r3, #128	; 0x80
    cdf0:	025b      	lsls	r3, r3, #9
    cdf2:	18c0      	adds	r0, r0, r3
    cdf4:	9001      	str	r0, [sp, #4]
    cdf6:	9c03      	ldr	r4, [sp, #12]
    cdf8:	9f02      	ldr	r7, [sp, #8]
    cdfa:	1c20      	adds	r0, r4, #0
    cdfc:	4460      	add	r0, ip
    cdfe:	19c0      	adds	r0, r0, r7
    ce00:	4560      	cmp	r0, ip
    ce02:	41a4      	sbcs	r4, r4
    ce04:	4647      	mov	r7, r8
    ce06:	4264      	negs	r4, r4
    ce08:	46a4      	mov	ip, r4
    ce0a:	042b      	lsls	r3, r5, #16
    ce0c:	043c      	lsls	r4, r7, #16
    ce0e:	4699      	mov	r9, r3
    ce10:	0c24      	lsrs	r4, r4, #16
    ce12:	444c      	add	r4, r9
    ce14:	46a0      	mov	r8, r4
    ce16:	44d8      	add	r8, fp
    ce18:	1880      	adds	r0, r0, r2
    ce1a:	46c2      	mov	sl, r8
    ce1c:	44e2      	add	sl, ip
    ce1e:	4290      	cmp	r0, r2
    ce20:	4192      	sbcs	r2, r2
    ce22:	4657      	mov	r7, sl
    ce24:	4252      	negs	r2, r2
    ce26:	4691      	mov	r9, r2
    ce28:	19f2      	adds	r2, r6, r7
    ce2a:	45e2      	cmp	sl, ip
    ce2c:	41bf      	sbcs	r7, r7
    ce2e:	427f      	negs	r7, r7
    ce30:	464b      	mov	r3, r9
    ce32:	46bc      	mov	ip, r7
    ce34:	45d8      	cmp	r8, fp
    ce36:	41bf      	sbcs	r7, r7
    ce38:	18d4      	adds	r4, r2, r3
    ce3a:	427f      	negs	r7, r7
    ce3c:	4663      	mov	r3, ip
    ce3e:	431f      	orrs	r7, r3
    ce40:	0c2d      	lsrs	r5, r5, #16
    ce42:	197f      	adds	r7, r7, r5
    ce44:	42b2      	cmp	r2, r6
    ce46:	4192      	sbcs	r2, r2
    ce48:	454c      	cmp	r4, r9
    ce4a:	41ad      	sbcs	r5, r5
    ce4c:	4252      	negs	r2, r2
    ce4e:	426d      	negs	r5, r5
    ce50:	4315      	orrs	r5, r2
    ce52:	9e01      	ldr	r6, [sp, #4]
    ce54:	197d      	adds	r5, r7, r5
    ce56:	19ab      	adds	r3, r5, r6
    ce58:	0de2      	lsrs	r2, r4, #23
    ce5a:	025b      	lsls	r3, r3, #9
    ce5c:	9f05      	ldr	r7, [sp, #20]
    ce5e:	4313      	orrs	r3, r2
    ce60:	0242      	lsls	r2, r0, #9
    ce62:	433a      	orrs	r2, r7
    ce64:	469a      	mov	sl, r3
    ce66:	1e53      	subs	r3, r2, #1
    ce68:	419a      	sbcs	r2, r3
    ce6a:	0dc3      	lsrs	r3, r0, #23
    ce6c:	1c10      	adds	r0, r2, #0
    ce6e:	4318      	orrs	r0, r3
    ce70:	0264      	lsls	r4, r4, #9
    ce72:	4320      	orrs	r0, r4
    ce74:	4680      	mov	r8, r0
    ce76:	4650      	mov	r0, sl
    ce78:	01c0      	lsls	r0, r0, #7
    ce7a:	d50d      	bpl.n	ce98 <__aeabi_dmul+0x370>
    ce7c:	4645      	mov	r5, r8
    ce7e:	2201      	movs	r2, #1
    ce80:	4656      	mov	r6, sl
    ce82:	9c04      	ldr	r4, [sp, #16]
    ce84:	086b      	lsrs	r3, r5, #1
    ce86:	402a      	ands	r2, r5
    ce88:	431a      	orrs	r2, r3
    ce8a:	07f3      	lsls	r3, r6, #31
    ce8c:	3401      	adds	r4, #1
    ce8e:	431a      	orrs	r2, r3
    ce90:	0876      	lsrs	r6, r6, #1
    ce92:	9404      	str	r4, [sp, #16]
    ce94:	4690      	mov	r8, r2
    ce96:	46b2      	mov	sl, r6
    ce98:	9e04      	ldr	r6, [sp, #16]
    ce9a:	4f63      	ldr	r7, [pc, #396]	; (d028 <__aeabi_dmul+0x500>)
    ce9c:	19f3      	adds	r3, r6, r7
    ce9e:	2b00      	cmp	r3, #0
    cea0:	dd61      	ble.n	cf66 <__aeabi_dmul+0x43e>
    cea2:	4640      	mov	r0, r8
    cea4:	0740      	lsls	r0, r0, #29
    cea6:	d00b      	beq.n	cec0 <__aeabi_dmul+0x398>
    cea8:	220f      	movs	r2, #15
    ceaa:	4644      	mov	r4, r8
    ceac:	4022      	ands	r2, r4
    ceae:	2a04      	cmp	r2, #4
    ceb0:	d006      	beq.n	cec0 <__aeabi_dmul+0x398>
    ceb2:	4642      	mov	r2, r8
    ceb4:	3204      	adds	r2, #4
    ceb6:	4542      	cmp	r2, r8
    ceb8:	4180      	sbcs	r0, r0
    ceba:	4240      	negs	r0, r0
    cebc:	4482      	add	sl, r0
    cebe:	4690      	mov	r8, r2
    cec0:	4655      	mov	r5, sl
    cec2:	01ed      	lsls	r5, r5, #7
    cec4:	d507      	bpl.n	ced6 <__aeabi_dmul+0x3ae>
    cec6:	4b59      	ldr	r3, [pc, #356]	; (d02c <__aeabi_dmul+0x504>)
    cec8:	4656      	mov	r6, sl
    ceca:	9f04      	ldr	r7, [sp, #16]
    cecc:	2080      	movs	r0, #128	; 0x80
    cece:	401e      	ands	r6, r3
    ced0:	00c0      	lsls	r0, r0, #3
    ced2:	46b2      	mov	sl, r6
    ced4:	183b      	adds	r3, r7, r0
    ced6:	4a56      	ldr	r2, [pc, #344]	; (d030 <__aeabi_dmul+0x508>)
    ced8:	4293      	cmp	r3, r2
    ceda:	dd00      	ble.n	cede <__aeabi_dmul+0x3b6>
    cedc:	e6ea      	b.n	ccb4 <__aeabi_dmul+0x18c>
    cede:	4644      	mov	r4, r8
    cee0:	4655      	mov	r5, sl
    cee2:	08e2      	lsrs	r2, r4, #3
    cee4:	0768      	lsls	r0, r5, #29
    cee6:	4310      	orrs	r0, r2
    cee8:	2201      	movs	r2, #1
    ceea:	026c      	lsls	r4, r5, #9
    ceec:	055b      	lsls	r3, r3, #21
    ceee:	400a      	ands	r2, r1
    cef0:	4680      	mov	r8, r0
    cef2:	0b24      	lsrs	r4, r4, #12
    cef4:	0d5b      	lsrs	r3, r3, #21
    cef6:	4691      	mov	r9, r2
    cef8:	e67b      	b.n	cbf2 <__aeabi_dmul+0xca>
    cefa:	46da      	mov	sl, fp
    cefc:	4690      	mov	r8, r2
    cefe:	1c1d      	adds	r5, r3, #0
    cf00:	e669      	b.n	cbd6 <__aeabi_dmul+0xae>
    cf02:	2480      	movs	r4, #128	; 0x80
    cf04:	0324      	lsls	r4, r4, #12
    cf06:	4657      	mov	r7, sl
    cf08:	4227      	tst	r7, r4
    cf0a:	d11c      	bne.n	cf46 <__aeabi_dmul+0x41e>
    cf0c:	433c      	orrs	r4, r7
    cf0e:	0324      	lsls	r4, r4, #12
    cf10:	0b24      	lsrs	r4, r4, #12
    cf12:	4b48      	ldr	r3, [pc, #288]	; (d034 <__aeabi_dmul+0x50c>)
    cf14:	e66d      	b.n	cbf2 <__aeabi_dmul+0xca>
    cf16:	1c03      	adds	r3, r0, #0
    cf18:	3b28      	subs	r3, #40	; 0x28
    cf1a:	1c31      	adds	r1, r6, #0
    cf1c:	4099      	lsls	r1, r3
    cf1e:	468b      	mov	fp, r1
    cf20:	2200      	movs	r2, #0
    cf22:	e6c3      	b.n	ccac <__aeabi_dmul+0x184>
    cf24:	1c30      	adds	r0, r6, #0
    cf26:	f000 fd47 	bl	d9b8 <__clzsi2>
    cf2a:	3020      	adds	r0, #32
    cf2c:	e6ad      	b.n	cc8a <__aeabi_dmul+0x162>
    cf2e:	3b28      	subs	r3, #40	; 0x28
    cf30:	1c21      	adds	r1, r4, #0
    cf32:	4099      	lsls	r1, r3
    cf34:	2200      	movs	r2, #0
    cf36:	468a      	mov	sl, r1
    cf38:	4690      	mov	r8, r2
    cf3a:	e68e      	b.n	cc5a <__aeabi_dmul+0x132>
    cf3c:	1c20      	adds	r0, r4, #0
    cf3e:	f000 fd3b 	bl	d9b8 <__clzsi2>
    cf42:	3020      	adds	r0, #32
    cf44:	e678      	b.n	cc38 <__aeabi_dmul+0x110>
    cf46:	4658      	mov	r0, fp
    cf48:	4220      	tst	r0, r4
    cf4a:	d107      	bne.n	cf5c <__aeabi_dmul+0x434>
    cf4c:	4304      	orrs	r4, r0
    cf4e:	9903      	ldr	r1, [sp, #12]
    cf50:	0324      	lsls	r4, r4, #12
    cf52:	0b24      	lsrs	r4, r4, #12
    cf54:	4689      	mov	r9, r1
    cf56:	4690      	mov	r8, r2
    cf58:	4b36      	ldr	r3, [pc, #216]	; (d034 <__aeabi_dmul+0x50c>)
    cf5a:	e64a      	b.n	cbf2 <__aeabi_dmul+0xca>
    cf5c:	433c      	orrs	r4, r7
    cf5e:	0324      	lsls	r4, r4, #12
    cf60:	0b24      	lsrs	r4, r4, #12
    cf62:	4b34      	ldr	r3, [pc, #208]	; (d034 <__aeabi_dmul+0x50c>)
    cf64:	e645      	b.n	cbf2 <__aeabi_dmul+0xca>
    cf66:	4b34      	ldr	r3, [pc, #208]	; (d038 <__aeabi_dmul+0x510>)
    cf68:	9e04      	ldr	r6, [sp, #16]
    cf6a:	1b9b      	subs	r3, r3, r6
    cf6c:	2b38      	cmp	r3, #56	; 0x38
    cf6e:	dd06      	ble.n	cf7e <__aeabi_dmul+0x456>
    cf70:	2301      	movs	r3, #1
    cf72:	400b      	ands	r3, r1
    cf74:	2400      	movs	r4, #0
    cf76:	4699      	mov	r9, r3
    cf78:	46a0      	mov	r8, r4
    cf7a:	2300      	movs	r3, #0
    cf7c:	e639      	b.n	cbf2 <__aeabi_dmul+0xca>
    cf7e:	2b1f      	cmp	r3, #31
    cf80:	dc25      	bgt.n	cfce <__aeabi_dmul+0x4a6>
    cf82:	9c04      	ldr	r4, [sp, #16]
    cf84:	4d2d      	ldr	r5, [pc, #180]	; (d03c <__aeabi_dmul+0x514>)
    cf86:	4646      	mov	r6, r8
    cf88:	1960      	adds	r0, r4, r5
    cf8a:	4652      	mov	r2, sl
    cf8c:	4644      	mov	r4, r8
    cf8e:	4086      	lsls	r6, r0
    cf90:	40dc      	lsrs	r4, r3
    cf92:	4082      	lsls	r2, r0
    cf94:	4657      	mov	r7, sl
    cf96:	1c30      	adds	r0, r6, #0
    cf98:	4322      	orrs	r2, r4
    cf9a:	40df      	lsrs	r7, r3
    cf9c:	1e44      	subs	r4, r0, #1
    cf9e:	41a0      	sbcs	r0, r4
    cfa0:	4302      	orrs	r2, r0
    cfa2:	1c3b      	adds	r3, r7, #0
    cfa4:	0754      	lsls	r4, r2, #29
    cfa6:	d009      	beq.n	cfbc <__aeabi_dmul+0x494>
    cfa8:	200f      	movs	r0, #15
    cfaa:	4010      	ands	r0, r2
    cfac:	2804      	cmp	r0, #4
    cfae:	d005      	beq.n	cfbc <__aeabi_dmul+0x494>
    cfb0:	1d10      	adds	r0, r2, #4
    cfb2:	4290      	cmp	r0, r2
    cfb4:	4192      	sbcs	r2, r2
    cfb6:	4252      	negs	r2, r2
    cfb8:	189b      	adds	r3, r3, r2
    cfba:	1c02      	adds	r2, r0, #0
    cfbc:	021d      	lsls	r5, r3, #8
    cfbe:	d51a      	bpl.n	cff6 <__aeabi_dmul+0x4ce>
    cfc0:	2301      	movs	r3, #1
    cfc2:	400b      	ands	r3, r1
    cfc4:	2400      	movs	r4, #0
    cfc6:	4699      	mov	r9, r3
    cfc8:	46a0      	mov	r8, r4
    cfca:	2301      	movs	r3, #1
    cfcc:	e611      	b.n	cbf2 <__aeabi_dmul+0xca>
    cfce:	481c      	ldr	r0, [pc, #112]	; (d040 <__aeabi_dmul+0x518>)
    cfd0:	9c04      	ldr	r4, [sp, #16]
    cfd2:	4655      	mov	r5, sl
    cfd4:	1b00      	subs	r0, r0, r4
    cfd6:	40c5      	lsrs	r5, r0
    cfd8:	1c28      	adds	r0, r5, #0
    cfda:	2b20      	cmp	r3, #32
    cfdc:	d016      	beq.n	d00c <__aeabi_dmul+0x4e4>
    cfde:	4e19      	ldr	r6, [pc, #100]	; (d044 <__aeabi_dmul+0x51c>)
    cfe0:	4657      	mov	r7, sl
    cfe2:	19a2      	adds	r2, r4, r6
    cfe4:	4097      	lsls	r7, r2
    cfe6:	1c3a      	adds	r2, r7, #0
    cfe8:	4643      	mov	r3, r8
    cfea:	431a      	orrs	r2, r3
    cfec:	1e53      	subs	r3, r2, #1
    cfee:	419a      	sbcs	r2, r3
    cff0:	4302      	orrs	r2, r0
    cff2:	2300      	movs	r3, #0
    cff4:	e7d6      	b.n	cfa4 <__aeabi_dmul+0x47c>
    cff6:	0758      	lsls	r0, r3, #29
    cff8:	025b      	lsls	r3, r3, #9
    cffa:	08d2      	lsrs	r2, r2, #3
    cffc:	0b1c      	lsrs	r4, r3, #12
    cffe:	2301      	movs	r3, #1
    d000:	400b      	ands	r3, r1
    d002:	4310      	orrs	r0, r2
    d004:	4699      	mov	r9, r3
    d006:	4680      	mov	r8, r0
    d008:	2300      	movs	r3, #0
    d00a:	e5f2      	b.n	cbf2 <__aeabi_dmul+0xca>
    d00c:	2200      	movs	r2, #0
    d00e:	e7eb      	b.n	cfe8 <__aeabi_dmul+0x4c0>
    d010:	2480      	movs	r4, #128	; 0x80
    d012:	0324      	lsls	r4, r4, #12
    d014:	4650      	mov	r0, sl
    d016:	2301      	movs	r3, #1
    d018:	4304      	orrs	r4, r0
    d01a:	4019      	ands	r1, r3
    d01c:	0324      	lsls	r4, r4, #12
    d01e:	0b24      	lsrs	r4, r4, #12
    d020:	4689      	mov	r9, r1
    d022:	4b04      	ldr	r3, [pc, #16]	; (d034 <__aeabi_dmul+0x50c>)
    d024:	e5e5      	b.n	cbf2 <__aeabi_dmul+0xca>
    d026:	46c0      	nop			; (mov r8, r8)
    d028:	000003ff 	.word	0x000003ff
    d02c:	feffffff 	.word	0xfeffffff
    d030:	000007fe 	.word	0x000007fe
    d034:	000007ff 	.word	0x000007ff
    d038:	fffffc02 	.word	0xfffffc02
    d03c:	0000041e 	.word	0x0000041e
    d040:	fffffbe2 	.word	0xfffffbe2
    d044:	0000043e 	.word	0x0000043e

0000d048 <__aeabi_dsub>:
    d048:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
    d04a:	465f      	mov	r7, fp
    d04c:	4656      	mov	r6, sl
    d04e:	4644      	mov	r4, r8
    d050:	464d      	mov	r5, r9
    d052:	b4f0      	push	{r4, r5, r6, r7}
    d054:	030c      	lsls	r4, r1, #12
    d056:	004d      	lsls	r5, r1, #1
    d058:	0fcf      	lsrs	r7, r1, #31
    d05a:	0a61      	lsrs	r1, r4, #9
    d05c:	0f44      	lsrs	r4, r0, #29
    d05e:	4321      	orrs	r1, r4
    d060:	00c4      	lsls	r4, r0, #3
    d062:	0318      	lsls	r0, r3, #12
    d064:	0fde      	lsrs	r6, r3, #31
    d066:	4680      	mov	r8, r0
    d068:	46b4      	mov	ip, r6
    d06a:	4646      	mov	r6, r8
    d06c:	0058      	lsls	r0, r3, #1
    d06e:	0a76      	lsrs	r6, r6, #9
    d070:	0f53      	lsrs	r3, r2, #29
    d072:	4333      	orrs	r3, r6
    d074:	00d6      	lsls	r6, r2, #3
    d076:	4ad1      	ldr	r2, [pc, #836]	; (d3bc <__aeabi_dsub+0x374>)
    d078:	0d6d      	lsrs	r5, r5, #21
    d07a:	46ba      	mov	sl, r7
    d07c:	0d40      	lsrs	r0, r0, #21
    d07e:	46b3      	mov	fp, r6
    d080:	4290      	cmp	r0, r2
    d082:	d100      	bne.n	d086 <__aeabi_dsub+0x3e>
    d084:	e0f5      	b.n	d272 <__aeabi_dsub+0x22a>
    d086:	4662      	mov	r2, ip
    d088:	2601      	movs	r6, #1
    d08a:	4072      	eors	r2, r6
    d08c:	4694      	mov	ip, r2
    d08e:	4567      	cmp	r7, ip
    d090:	d100      	bne.n	d094 <__aeabi_dsub+0x4c>
    d092:	e0ab      	b.n	d1ec <__aeabi_dsub+0x1a4>
    d094:	1a2f      	subs	r7, r5, r0
    d096:	2f00      	cmp	r7, #0
    d098:	dc00      	bgt.n	d09c <__aeabi_dsub+0x54>
    d09a:	e111      	b.n	d2c0 <__aeabi_dsub+0x278>
    d09c:	2800      	cmp	r0, #0
    d09e:	d13e      	bne.n	d11e <__aeabi_dsub+0xd6>
    d0a0:	4658      	mov	r0, fp
    d0a2:	4318      	orrs	r0, r3
    d0a4:	d000      	beq.n	d0a8 <__aeabi_dsub+0x60>
    d0a6:	e0f1      	b.n	d28c <__aeabi_dsub+0x244>
    d0a8:	0760      	lsls	r0, r4, #29
    d0aa:	d100      	bne.n	d0ae <__aeabi_dsub+0x66>
    d0ac:	e097      	b.n	d1de <__aeabi_dsub+0x196>
    d0ae:	230f      	movs	r3, #15
    d0b0:	4023      	ands	r3, r4
    d0b2:	2b04      	cmp	r3, #4
    d0b4:	d100      	bne.n	d0b8 <__aeabi_dsub+0x70>
    d0b6:	e122      	b.n	d2fe <__aeabi_dsub+0x2b6>
    d0b8:	1d22      	adds	r2, r4, #4
    d0ba:	42a2      	cmp	r2, r4
    d0bc:	41a4      	sbcs	r4, r4
    d0be:	4264      	negs	r4, r4
    d0c0:	2380      	movs	r3, #128	; 0x80
    d0c2:	1909      	adds	r1, r1, r4
    d0c4:	041b      	lsls	r3, r3, #16
    d0c6:	2701      	movs	r7, #1
    d0c8:	4650      	mov	r0, sl
    d0ca:	400b      	ands	r3, r1
    d0cc:	4007      	ands	r7, r0
    d0ce:	1c14      	adds	r4, r2, #0
    d0d0:	2b00      	cmp	r3, #0
    d0d2:	d100      	bne.n	d0d6 <__aeabi_dsub+0x8e>
    d0d4:	e079      	b.n	d1ca <__aeabi_dsub+0x182>
    d0d6:	4bb9      	ldr	r3, [pc, #740]	; (d3bc <__aeabi_dsub+0x374>)
    d0d8:	3501      	adds	r5, #1
    d0da:	429d      	cmp	r5, r3
    d0dc:	d100      	bne.n	d0e0 <__aeabi_dsub+0x98>
    d0de:	e10b      	b.n	d2f8 <__aeabi_dsub+0x2b0>
    d0e0:	4bb7      	ldr	r3, [pc, #732]	; (d3c0 <__aeabi_dsub+0x378>)
    d0e2:	08e4      	lsrs	r4, r4, #3
    d0e4:	4019      	ands	r1, r3
    d0e6:	0748      	lsls	r0, r1, #29
    d0e8:	0249      	lsls	r1, r1, #9
    d0ea:	4304      	orrs	r4, r0
    d0ec:	0b0b      	lsrs	r3, r1, #12
    d0ee:	2000      	movs	r0, #0
    d0f0:	2100      	movs	r1, #0
    d0f2:	031b      	lsls	r3, r3, #12
    d0f4:	0b1a      	lsrs	r2, r3, #12
    d0f6:	0d0b      	lsrs	r3, r1, #20
    d0f8:	056d      	lsls	r5, r5, #21
    d0fa:	051b      	lsls	r3, r3, #20
    d0fc:	4313      	orrs	r3, r2
    d0fe:	086a      	lsrs	r2, r5, #1
    d100:	4db0      	ldr	r5, [pc, #704]	; (d3c4 <__aeabi_dsub+0x37c>)
    d102:	07ff      	lsls	r7, r7, #31
    d104:	401d      	ands	r5, r3
    d106:	4315      	orrs	r5, r2
    d108:	006d      	lsls	r5, r5, #1
    d10a:	086d      	lsrs	r5, r5, #1
    d10c:	1c29      	adds	r1, r5, #0
    d10e:	4339      	orrs	r1, r7
    d110:	1c20      	adds	r0, r4, #0
    d112:	bc3c      	pop	{r2, r3, r4, r5}
    d114:	4690      	mov	r8, r2
    d116:	4699      	mov	r9, r3
    d118:	46a2      	mov	sl, r4
    d11a:	46ab      	mov	fp, r5
    d11c:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
    d11e:	48a7      	ldr	r0, [pc, #668]	; (d3bc <__aeabi_dsub+0x374>)
    d120:	4285      	cmp	r5, r0
    d122:	d0c1      	beq.n	d0a8 <__aeabi_dsub+0x60>
    d124:	2080      	movs	r0, #128	; 0x80
    d126:	0400      	lsls	r0, r0, #16
    d128:	4303      	orrs	r3, r0
    d12a:	2f38      	cmp	r7, #56	; 0x38
    d12c:	dd00      	ble.n	d130 <__aeabi_dsub+0xe8>
    d12e:	e0fd      	b.n	d32c <__aeabi_dsub+0x2e4>
    d130:	2f1f      	cmp	r7, #31
    d132:	dd00      	ble.n	d136 <__aeabi_dsub+0xee>
    d134:	e131      	b.n	d39a <__aeabi_dsub+0x352>
    d136:	2020      	movs	r0, #32
    d138:	1bc0      	subs	r0, r0, r7
    d13a:	1c1a      	adds	r2, r3, #0
    d13c:	465e      	mov	r6, fp
    d13e:	4082      	lsls	r2, r0
    d140:	40fe      	lsrs	r6, r7
    d142:	4332      	orrs	r2, r6
    d144:	4694      	mov	ip, r2
    d146:	465a      	mov	r2, fp
    d148:	4082      	lsls	r2, r0
    d14a:	1c10      	adds	r0, r2, #0
    d14c:	1e42      	subs	r2, r0, #1
    d14e:	4190      	sbcs	r0, r2
    d150:	40fb      	lsrs	r3, r7
    d152:	4662      	mov	r2, ip
    d154:	4302      	orrs	r2, r0
    d156:	1c1f      	adds	r7, r3, #0
    d158:	1aa2      	subs	r2, r4, r2
    d15a:	4294      	cmp	r4, r2
    d15c:	41a4      	sbcs	r4, r4
    d15e:	4264      	negs	r4, r4
    d160:	1bc9      	subs	r1, r1, r7
    d162:	1b09      	subs	r1, r1, r4
    d164:	1c14      	adds	r4, r2, #0
    d166:	020a      	lsls	r2, r1, #8
    d168:	d59e      	bpl.n	d0a8 <__aeabi_dsub+0x60>
    d16a:	0249      	lsls	r1, r1, #9
    d16c:	0a4f      	lsrs	r7, r1, #9
    d16e:	2f00      	cmp	r7, #0
    d170:	d100      	bne.n	d174 <__aeabi_dsub+0x12c>
    d172:	e0d6      	b.n	d322 <__aeabi_dsub+0x2da>
    d174:	1c38      	adds	r0, r7, #0
    d176:	f000 fc1f 	bl	d9b8 <__clzsi2>
    d17a:	1c02      	adds	r2, r0, #0
    d17c:	3a08      	subs	r2, #8
    d17e:	2a1f      	cmp	r2, #31
    d180:	dd00      	ble.n	d184 <__aeabi_dsub+0x13c>
    d182:	e0c3      	b.n	d30c <__aeabi_dsub+0x2c4>
    d184:	2128      	movs	r1, #40	; 0x28
    d186:	1c23      	adds	r3, r4, #0
    d188:	1a09      	subs	r1, r1, r0
    d18a:	4097      	lsls	r7, r2
    d18c:	40cb      	lsrs	r3, r1
    d18e:	431f      	orrs	r7, r3
    d190:	4094      	lsls	r4, r2
    d192:	4295      	cmp	r5, r2
    d194:	dd00      	ble.n	d198 <__aeabi_dsub+0x150>
    d196:	e0c0      	b.n	d31a <__aeabi_dsub+0x2d2>
    d198:	1b55      	subs	r5, r2, r5
    d19a:	1c69      	adds	r1, r5, #1
    d19c:	291f      	cmp	r1, #31
    d19e:	dd00      	ble.n	d1a2 <__aeabi_dsub+0x15a>
    d1a0:	e0ea      	b.n	d378 <__aeabi_dsub+0x330>
    d1a2:	221f      	movs	r2, #31
    d1a4:	1b55      	subs	r5, r2, r5
    d1a6:	1c3b      	adds	r3, r7, #0
    d1a8:	1c22      	adds	r2, r4, #0
    d1aa:	40ab      	lsls	r3, r5
    d1ac:	40ca      	lsrs	r2, r1
    d1ae:	40ac      	lsls	r4, r5
    d1b0:	1e65      	subs	r5, r4, #1
    d1b2:	41ac      	sbcs	r4, r5
    d1b4:	4313      	orrs	r3, r2
    d1b6:	40cf      	lsrs	r7, r1
    d1b8:	431c      	orrs	r4, r3
    d1ba:	1c39      	adds	r1, r7, #0
    d1bc:	2500      	movs	r5, #0
    d1be:	e773      	b.n	d0a8 <__aeabi_dsub+0x60>
    d1c0:	2180      	movs	r1, #128	; 0x80
    d1c2:	4d7e      	ldr	r5, [pc, #504]	; (d3bc <__aeabi_dsub+0x374>)
    d1c4:	2700      	movs	r7, #0
    d1c6:	03c9      	lsls	r1, r1, #15
    d1c8:	2400      	movs	r4, #0
    d1ca:	4b7c      	ldr	r3, [pc, #496]	; (d3bc <__aeabi_dsub+0x374>)
    d1cc:	0748      	lsls	r0, r1, #29
    d1ce:	08e4      	lsrs	r4, r4, #3
    d1d0:	4304      	orrs	r4, r0
    d1d2:	08c9      	lsrs	r1, r1, #3
    d1d4:	429d      	cmp	r5, r3
    d1d6:	d050      	beq.n	d27a <__aeabi_dsub+0x232>
    d1d8:	0309      	lsls	r1, r1, #12
    d1da:	0b0b      	lsrs	r3, r1, #12
    d1dc:	e787      	b.n	d0ee <__aeabi_dsub+0xa6>
    d1de:	2380      	movs	r3, #128	; 0x80
    d1e0:	041b      	lsls	r3, r3, #16
    d1e2:	2701      	movs	r7, #1
    d1e4:	4652      	mov	r2, sl
    d1e6:	400b      	ands	r3, r1
    d1e8:	4017      	ands	r7, r2
    d1ea:	e771      	b.n	d0d0 <__aeabi_dsub+0x88>
    d1ec:	1a2a      	subs	r2, r5, r0
    d1ee:	4694      	mov	ip, r2
    d1f0:	2a00      	cmp	r2, #0
    d1f2:	dc00      	bgt.n	d1f6 <__aeabi_dsub+0x1ae>
    d1f4:	e0a1      	b.n	d33a <__aeabi_dsub+0x2f2>
    d1f6:	2800      	cmp	r0, #0
    d1f8:	d054      	beq.n	d2a4 <__aeabi_dsub+0x25c>
    d1fa:	4870      	ldr	r0, [pc, #448]	; (d3bc <__aeabi_dsub+0x374>)
    d1fc:	4285      	cmp	r5, r0
    d1fe:	d100      	bne.n	d202 <__aeabi_dsub+0x1ba>
    d200:	e752      	b.n	d0a8 <__aeabi_dsub+0x60>
    d202:	2080      	movs	r0, #128	; 0x80
    d204:	0400      	lsls	r0, r0, #16
    d206:	4303      	orrs	r3, r0
    d208:	4660      	mov	r0, ip
    d20a:	2838      	cmp	r0, #56	; 0x38
    d20c:	dd00      	ble.n	d210 <__aeabi_dsub+0x1c8>
    d20e:	e10e      	b.n	d42e <__aeabi_dsub+0x3e6>
    d210:	281f      	cmp	r0, #31
    d212:	dd00      	ble.n	d216 <__aeabi_dsub+0x1ce>
    d214:	e157      	b.n	d4c6 <__aeabi_dsub+0x47e>
    d216:	4662      	mov	r2, ip
    d218:	2020      	movs	r0, #32
    d21a:	1a80      	subs	r0, r0, r2
    d21c:	1c1e      	adds	r6, r3, #0
    d21e:	4086      	lsls	r6, r0
    d220:	46b1      	mov	r9, r6
    d222:	465e      	mov	r6, fp
    d224:	40d6      	lsrs	r6, r2
    d226:	464a      	mov	r2, r9
    d228:	4332      	orrs	r2, r6
    d22a:	465e      	mov	r6, fp
    d22c:	4086      	lsls	r6, r0
    d22e:	4690      	mov	r8, r2
    d230:	1c30      	adds	r0, r6, #0
    d232:	1e42      	subs	r2, r0, #1
    d234:	4190      	sbcs	r0, r2
    d236:	4642      	mov	r2, r8
    d238:	4302      	orrs	r2, r0
    d23a:	4660      	mov	r0, ip
    d23c:	40c3      	lsrs	r3, r0
    d23e:	1912      	adds	r2, r2, r4
    d240:	42a2      	cmp	r2, r4
    d242:	41a4      	sbcs	r4, r4
    d244:	4264      	negs	r4, r4
    d246:	1859      	adds	r1, r3, r1
    d248:	1909      	adds	r1, r1, r4
    d24a:	1c14      	adds	r4, r2, #0
    d24c:	0208      	lsls	r0, r1, #8
    d24e:	d400      	bmi.n	d252 <__aeabi_dsub+0x20a>
    d250:	e72a      	b.n	d0a8 <__aeabi_dsub+0x60>
    d252:	4b5a      	ldr	r3, [pc, #360]	; (d3bc <__aeabi_dsub+0x374>)
    d254:	3501      	adds	r5, #1
    d256:	429d      	cmp	r5, r3
    d258:	d100      	bne.n	d25c <__aeabi_dsub+0x214>
    d25a:	e131      	b.n	d4c0 <__aeabi_dsub+0x478>
    d25c:	4b58      	ldr	r3, [pc, #352]	; (d3c0 <__aeabi_dsub+0x378>)
    d25e:	0860      	lsrs	r0, r4, #1
    d260:	4019      	ands	r1, r3
    d262:	2301      	movs	r3, #1
    d264:	4023      	ands	r3, r4
    d266:	1c1c      	adds	r4, r3, #0
    d268:	4304      	orrs	r4, r0
    d26a:	07cb      	lsls	r3, r1, #31
    d26c:	431c      	orrs	r4, r3
    d26e:	0849      	lsrs	r1, r1, #1
    d270:	e71a      	b.n	d0a8 <__aeabi_dsub+0x60>
    d272:	431e      	orrs	r6, r3
    d274:	d000      	beq.n	d278 <__aeabi_dsub+0x230>
    d276:	e70a      	b.n	d08e <__aeabi_dsub+0x46>
    d278:	e705      	b.n	d086 <__aeabi_dsub+0x3e>
    d27a:	1c23      	adds	r3, r4, #0
    d27c:	430b      	orrs	r3, r1
    d27e:	d03b      	beq.n	d2f8 <__aeabi_dsub+0x2b0>
    d280:	2380      	movs	r3, #128	; 0x80
    d282:	031b      	lsls	r3, r3, #12
    d284:	430b      	orrs	r3, r1
    d286:	031b      	lsls	r3, r3, #12
    d288:	0b1b      	lsrs	r3, r3, #12
    d28a:	e730      	b.n	d0ee <__aeabi_dsub+0xa6>
    d28c:	3f01      	subs	r7, #1
    d28e:	2f00      	cmp	r7, #0
    d290:	d16d      	bne.n	d36e <__aeabi_dsub+0x326>
    d292:	465e      	mov	r6, fp
    d294:	1ba2      	subs	r2, r4, r6
    d296:	4294      	cmp	r4, r2
    d298:	41a4      	sbcs	r4, r4
    d29a:	4264      	negs	r4, r4
    d29c:	1ac9      	subs	r1, r1, r3
    d29e:	1b09      	subs	r1, r1, r4
    d2a0:	1c14      	adds	r4, r2, #0
    d2a2:	e760      	b.n	d166 <__aeabi_dsub+0x11e>
    d2a4:	4658      	mov	r0, fp
    d2a6:	4318      	orrs	r0, r3
    d2a8:	d100      	bne.n	d2ac <__aeabi_dsub+0x264>
    d2aa:	e6fd      	b.n	d0a8 <__aeabi_dsub+0x60>
    d2ac:	2601      	movs	r6, #1
    d2ae:	4276      	negs	r6, r6
    d2b0:	44b4      	add	ip, r6
    d2b2:	4660      	mov	r0, ip
    d2b4:	2800      	cmp	r0, #0
    d2b6:	d000      	beq.n	d2ba <__aeabi_dsub+0x272>
    d2b8:	e0d0      	b.n	d45c <__aeabi_dsub+0x414>
    d2ba:	465e      	mov	r6, fp
    d2bc:	1932      	adds	r2, r6, r4
    d2be:	e7bf      	b.n	d240 <__aeabi_dsub+0x1f8>
    d2c0:	2f00      	cmp	r7, #0
    d2c2:	d000      	beq.n	d2c6 <__aeabi_dsub+0x27e>
    d2c4:	e080      	b.n	d3c8 <__aeabi_dsub+0x380>
    d2c6:	1c68      	adds	r0, r5, #1
    d2c8:	0540      	lsls	r0, r0, #21
    d2ca:	0d40      	lsrs	r0, r0, #21
    d2cc:	2801      	cmp	r0, #1
    d2ce:	dc00      	bgt.n	d2d2 <__aeabi_dsub+0x28a>
    d2d0:	e0e8      	b.n	d4a4 <__aeabi_dsub+0x45c>
    d2d2:	465a      	mov	r2, fp
    d2d4:	1aa2      	subs	r2, r4, r2
    d2d6:	4294      	cmp	r4, r2
    d2d8:	41bf      	sbcs	r7, r7
    d2da:	1ac8      	subs	r0, r1, r3
    d2dc:	427f      	negs	r7, r7
    d2de:	1bc7      	subs	r7, r0, r7
    d2e0:	023e      	lsls	r6, r7, #8
    d2e2:	d400      	bmi.n	d2e6 <__aeabi_dsub+0x29e>
    d2e4:	e098      	b.n	d418 <__aeabi_dsub+0x3d0>
    d2e6:	4658      	mov	r0, fp
    d2e8:	1b04      	subs	r4, r0, r4
    d2ea:	45a3      	cmp	fp, r4
    d2ec:	4192      	sbcs	r2, r2
    d2ee:	1a59      	subs	r1, r3, r1
    d2f0:	4252      	negs	r2, r2
    d2f2:	1a8f      	subs	r7, r1, r2
    d2f4:	46e2      	mov	sl, ip
    d2f6:	e73a      	b.n	d16e <__aeabi_dsub+0x126>
    d2f8:	2300      	movs	r3, #0
    d2fa:	2400      	movs	r4, #0
    d2fc:	e6f7      	b.n	d0ee <__aeabi_dsub+0xa6>
    d2fe:	2380      	movs	r3, #128	; 0x80
    d300:	041b      	lsls	r3, r3, #16
    d302:	2701      	movs	r7, #1
    d304:	4656      	mov	r6, sl
    d306:	400b      	ands	r3, r1
    d308:	4037      	ands	r7, r6
    d30a:	e6e1      	b.n	d0d0 <__aeabi_dsub+0x88>
    d30c:	1c27      	adds	r7, r4, #0
    d30e:	3828      	subs	r0, #40	; 0x28
    d310:	4087      	lsls	r7, r0
    d312:	2400      	movs	r4, #0
    d314:	4295      	cmp	r5, r2
    d316:	dc00      	bgt.n	d31a <__aeabi_dsub+0x2d2>
    d318:	e73e      	b.n	d198 <__aeabi_dsub+0x150>
    d31a:	4929      	ldr	r1, [pc, #164]	; (d3c0 <__aeabi_dsub+0x378>)
    d31c:	1aad      	subs	r5, r5, r2
    d31e:	4039      	ands	r1, r7
    d320:	e6c2      	b.n	d0a8 <__aeabi_dsub+0x60>
    d322:	1c20      	adds	r0, r4, #0
    d324:	f000 fb48 	bl	d9b8 <__clzsi2>
    d328:	3020      	adds	r0, #32
    d32a:	e726      	b.n	d17a <__aeabi_dsub+0x132>
    d32c:	465a      	mov	r2, fp
    d32e:	431a      	orrs	r2, r3
    d330:	1e53      	subs	r3, r2, #1
    d332:	419a      	sbcs	r2, r3
    d334:	b2d2      	uxtb	r2, r2
    d336:	2700      	movs	r7, #0
    d338:	e70e      	b.n	d158 <__aeabi_dsub+0x110>
    d33a:	2a00      	cmp	r2, #0
    d33c:	d000      	beq.n	d340 <__aeabi_dsub+0x2f8>
    d33e:	e0de      	b.n	d4fe <__aeabi_dsub+0x4b6>
    d340:	1c68      	adds	r0, r5, #1
    d342:	0546      	lsls	r6, r0, #21
    d344:	0d76      	lsrs	r6, r6, #21
    d346:	2e01      	cmp	r6, #1
    d348:	dc00      	bgt.n	d34c <__aeabi_dsub+0x304>
    d34a:	e090      	b.n	d46e <__aeabi_dsub+0x426>
    d34c:	4d1b      	ldr	r5, [pc, #108]	; (d3bc <__aeabi_dsub+0x374>)
    d34e:	42a8      	cmp	r0, r5
    d350:	d100      	bne.n	d354 <__aeabi_dsub+0x30c>
    d352:	e0f5      	b.n	d540 <__aeabi_dsub+0x4f8>
    d354:	465e      	mov	r6, fp
    d356:	1932      	adds	r2, r6, r4
    d358:	42a2      	cmp	r2, r4
    d35a:	41a4      	sbcs	r4, r4
    d35c:	4264      	negs	r4, r4
    d35e:	1859      	adds	r1, r3, r1
    d360:	1909      	adds	r1, r1, r4
    d362:	07cc      	lsls	r4, r1, #31
    d364:	0852      	lsrs	r2, r2, #1
    d366:	4314      	orrs	r4, r2
    d368:	0849      	lsrs	r1, r1, #1
    d36a:	1c05      	adds	r5, r0, #0
    d36c:	e69c      	b.n	d0a8 <__aeabi_dsub+0x60>
    d36e:	4813      	ldr	r0, [pc, #76]	; (d3bc <__aeabi_dsub+0x374>)
    d370:	4285      	cmp	r5, r0
    d372:	d000      	beq.n	d376 <__aeabi_dsub+0x32e>
    d374:	e6d9      	b.n	d12a <__aeabi_dsub+0xe2>
    d376:	e697      	b.n	d0a8 <__aeabi_dsub+0x60>
    d378:	1c2b      	adds	r3, r5, #0
    d37a:	3b1f      	subs	r3, #31
    d37c:	1c3e      	adds	r6, r7, #0
    d37e:	40de      	lsrs	r6, r3
    d380:	1c33      	adds	r3, r6, #0
    d382:	2920      	cmp	r1, #32
    d384:	d06f      	beq.n	d466 <__aeabi_dsub+0x41e>
    d386:	223f      	movs	r2, #63	; 0x3f
    d388:	1b55      	subs	r5, r2, r5
    d38a:	40af      	lsls	r7, r5
    d38c:	433c      	orrs	r4, r7
    d38e:	1e60      	subs	r0, r4, #1
    d390:	4184      	sbcs	r4, r0
    d392:	431c      	orrs	r4, r3
    d394:	2100      	movs	r1, #0
    d396:	2500      	movs	r5, #0
    d398:	e686      	b.n	d0a8 <__aeabi_dsub+0x60>
    d39a:	1c38      	adds	r0, r7, #0
    d39c:	3820      	subs	r0, #32
    d39e:	1c1e      	adds	r6, r3, #0
    d3a0:	40c6      	lsrs	r6, r0
    d3a2:	1c30      	adds	r0, r6, #0
    d3a4:	2f20      	cmp	r7, #32
    d3a6:	d060      	beq.n	d46a <__aeabi_dsub+0x422>
    d3a8:	2240      	movs	r2, #64	; 0x40
    d3aa:	1bd7      	subs	r7, r2, r7
    d3ac:	40bb      	lsls	r3, r7
    d3ae:	465a      	mov	r2, fp
    d3b0:	431a      	orrs	r2, r3
    d3b2:	1e53      	subs	r3, r2, #1
    d3b4:	419a      	sbcs	r2, r3
    d3b6:	4302      	orrs	r2, r0
    d3b8:	2700      	movs	r7, #0
    d3ba:	e6cd      	b.n	d158 <__aeabi_dsub+0x110>
    d3bc:	000007ff 	.word	0x000007ff
    d3c0:	ff7fffff 	.word	0xff7fffff
    d3c4:	800fffff 	.word	0x800fffff
    d3c8:	2d00      	cmp	r5, #0
    d3ca:	d037      	beq.n	d43c <__aeabi_dsub+0x3f4>
    d3cc:	4db6      	ldr	r5, [pc, #728]	; (d6a8 <__aeabi_dsub+0x660>)
    d3ce:	42a8      	cmp	r0, r5
    d3d0:	d100      	bne.n	d3d4 <__aeabi_dsub+0x38c>
    d3d2:	e08f      	b.n	d4f4 <__aeabi_dsub+0x4ac>
    d3d4:	2580      	movs	r5, #128	; 0x80
    d3d6:	042d      	lsls	r5, r5, #16
    d3d8:	427f      	negs	r7, r7
    d3da:	4329      	orrs	r1, r5
    d3dc:	2f38      	cmp	r7, #56	; 0x38
    d3de:	dd00      	ble.n	d3e2 <__aeabi_dsub+0x39a>
    d3e0:	e0a8      	b.n	d534 <__aeabi_dsub+0x4ec>
    d3e2:	2f1f      	cmp	r7, #31
    d3e4:	dd00      	ble.n	d3e8 <__aeabi_dsub+0x3a0>
    d3e6:	e124      	b.n	d632 <__aeabi_dsub+0x5ea>
    d3e8:	2520      	movs	r5, #32
    d3ea:	1bed      	subs	r5, r5, r7
    d3ec:	1c0e      	adds	r6, r1, #0
    d3ee:	40ae      	lsls	r6, r5
    d3f0:	46b0      	mov	r8, r6
    d3f2:	1c26      	adds	r6, r4, #0
    d3f4:	40fe      	lsrs	r6, r7
    d3f6:	4642      	mov	r2, r8
    d3f8:	40ac      	lsls	r4, r5
    d3fa:	4316      	orrs	r6, r2
    d3fc:	1e65      	subs	r5, r4, #1
    d3fe:	41ac      	sbcs	r4, r5
    d400:	4334      	orrs	r4, r6
    d402:	40f9      	lsrs	r1, r7
    d404:	465a      	mov	r2, fp
    d406:	1b14      	subs	r4, r2, r4
    d408:	45a3      	cmp	fp, r4
    d40a:	4192      	sbcs	r2, r2
    d40c:	1a5b      	subs	r3, r3, r1
    d40e:	4252      	negs	r2, r2
    d410:	1a99      	subs	r1, r3, r2
    d412:	1c05      	adds	r5, r0, #0
    d414:	46e2      	mov	sl, ip
    d416:	e6a6      	b.n	d166 <__aeabi_dsub+0x11e>
    d418:	1c13      	adds	r3, r2, #0
    d41a:	433b      	orrs	r3, r7
    d41c:	1c14      	adds	r4, r2, #0
    d41e:	2b00      	cmp	r3, #0
    d420:	d000      	beq.n	d424 <__aeabi_dsub+0x3dc>
    d422:	e6a4      	b.n	d16e <__aeabi_dsub+0x126>
    d424:	2700      	movs	r7, #0
    d426:	2100      	movs	r1, #0
    d428:	2500      	movs	r5, #0
    d42a:	2400      	movs	r4, #0
    d42c:	e6cd      	b.n	d1ca <__aeabi_dsub+0x182>
    d42e:	465a      	mov	r2, fp
    d430:	431a      	orrs	r2, r3
    d432:	1e53      	subs	r3, r2, #1
    d434:	419a      	sbcs	r2, r3
    d436:	b2d2      	uxtb	r2, r2
    d438:	2300      	movs	r3, #0
    d43a:	e700      	b.n	d23e <__aeabi_dsub+0x1f6>
    d43c:	1c0d      	adds	r5, r1, #0
    d43e:	4325      	orrs	r5, r4
    d440:	d058      	beq.n	d4f4 <__aeabi_dsub+0x4ac>
    d442:	43ff      	mvns	r7, r7
    d444:	2f00      	cmp	r7, #0
    d446:	d151      	bne.n	d4ec <__aeabi_dsub+0x4a4>
    d448:	465a      	mov	r2, fp
    d44a:	1b14      	subs	r4, r2, r4
    d44c:	45a3      	cmp	fp, r4
    d44e:	4192      	sbcs	r2, r2
    d450:	1a59      	subs	r1, r3, r1
    d452:	4252      	negs	r2, r2
    d454:	1a89      	subs	r1, r1, r2
    d456:	1c05      	adds	r5, r0, #0
    d458:	46e2      	mov	sl, ip
    d45a:	e684      	b.n	d166 <__aeabi_dsub+0x11e>
    d45c:	4892      	ldr	r0, [pc, #584]	; (d6a8 <__aeabi_dsub+0x660>)
    d45e:	4285      	cmp	r5, r0
    d460:	d000      	beq.n	d464 <__aeabi_dsub+0x41c>
    d462:	e6d1      	b.n	d208 <__aeabi_dsub+0x1c0>
    d464:	e620      	b.n	d0a8 <__aeabi_dsub+0x60>
    d466:	2700      	movs	r7, #0
    d468:	e790      	b.n	d38c <__aeabi_dsub+0x344>
    d46a:	2300      	movs	r3, #0
    d46c:	e79f      	b.n	d3ae <__aeabi_dsub+0x366>
    d46e:	1c08      	adds	r0, r1, #0
    d470:	4320      	orrs	r0, r4
    d472:	2d00      	cmp	r5, #0
    d474:	d000      	beq.n	d478 <__aeabi_dsub+0x430>
    d476:	e0c2      	b.n	d5fe <__aeabi_dsub+0x5b6>
    d478:	2800      	cmp	r0, #0
    d47a:	d100      	bne.n	d47e <__aeabi_dsub+0x436>
    d47c:	e0ef      	b.n	d65e <__aeabi_dsub+0x616>
    d47e:	4658      	mov	r0, fp
    d480:	4318      	orrs	r0, r3
    d482:	d100      	bne.n	d486 <__aeabi_dsub+0x43e>
    d484:	e610      	b.n	d0a8 <__aeabi_dsub+0x60>
    d486:	4658      	mov	r0, fp
    d488:	1902      	adds	r2, r0, r4
    d48a:	42a2      	cmp	r2, r4
    d48c:	41a4      	sbcs	r4, r4
    d48e:	4264      	negs	r4, r4
    d490:	1859      	adds	r1, r3, r1
    d492:	1909      	adds	r1, r1, r4
    d494:	1c14      	adds	r4, r2, #0
    d496:	020a      	lsls	r2, r1, #8
    d498:	d400      	bmi.n	d49c <__aeabi_dsub+0x454>
    d49a:	e605      	b.n	d0a8 <__aeabi_dsub+0x60>
    d49c:	4b83      	ldr	r3, [pc, #524]	; (d6ac <__aeabi_dsub+0x664>)
    d49e:	2501      	movs	r5, #1
    d4a0:	4019      	ands	r1, r3
    d4a2:	e601      	b.n	d0a8 <__aeabi_dsub+0x60>
    d4a4:	1c08      	adds	r0, r1, #0
    d4a6:	4320      	orrs	r0, r4
    d4a8:	2d00      	cmp	r5, #0
    d4aa:	d138      	bne.n	d51e <__aeabi_dsub+0x4d6>
    d4ac:	2800      	cmp	r0, #0
    d4ae:	d16f      	bne.n	d590 <__aeabi_dsub+0x548>
    d4b0:	4659      	mov	r1, fp
    d4b2:	4319      	orrs	r1, r3
    d4b4:	d003      	beq.n	d4be <__aeabi_dsub+0x476>
    d4b6:	1c19      	adds	r1, r3, #0
    d4b8:	465c      	mov	r4, fp
    d4ba:	46e2      	mov	sl, ip
    d4bc:	e5f4      	b.n	d0a8 <__aeabi_dsub+0x60>
    d4be:	2700      	movs	r7, #0
    d4c0:	2100      	movs	r1, #0
    d4c2:	2400      	movs	r4, #0
    d4c4:	e681      	b.n	d1ca <__aeabi_dsub+0x182>
    d4c6:	4660      	mov	r0, ip
    d4c8:	3820      	subs	r0, #32
    d4ca:	1c1a      	adds	r2, r3, #0
    d4cc:	40c2      	lsrs	r2, r0
    d4ce:	4666      	mov	r6, ip
    d4d0:	1c10      	adds	r0, r2, #0
    d4d2:	2e20      	cmp	r6, #32
    d4d4:	d100      	bne.n	d4d8 <__aeabi_dsub+0x490>
    d4d6:	e0aa      	b.n	d62e <__aeabi_dsub+0x5e6>
    d4d8:	2240      	movs	r2, #64	; 0x40
    d4da:	1b92      	subs	r2, r2, r6
    d4dc:	4093      	lsls	r3, r2
    d4de:	465a      	mov	r2, fp
    d4e0:	431a      	orrs	r2, r3
    d4e2:	1e53      	subs	r3, r2, #1
    d4e4:	419a      	sbcs	r2, r3
    d4e6:	4302      	orrs	r2, r0
    d4e8:	2300      	movs	r3, #0
    d4ea:	e6a8      	b.n	d23e <__aeabi_dsub+0x1f6>
    d4ec:	4d6e      	ldr	r5, [pc, #440]	; (d6a8 <__aeabi_dsub+0x660>)
    d4ee:	42a8      	cmp	r0, r5
    d4f0:	d000      	beq.n	d4f4 <__aeabi_dsub+0x4ac>
    d4f2:	e773      	b.n	d3dc <__aeabi_dsub+0x394>
    d4f4:	1c19      	adds	r1, r3, #0
    d4f6:	465c      	mov	r4, fp
    d4f8:	1c05      	adds	r5, r0, #0
    d4fa:	46e2      	mov	sl, ip
    d4fc:	e5d4      	b.n	d0a8 <__aeabi_dsub+0x60>
    d4fe:	2d00      	cmp	r5, #0
    d500:	d122      	bne.n	d548 <__aeabi_dsub+0x500>
    d502:	1c0d      	adds	r5, r1, #0
    d504:	4325      	orrs	r5, r4
    d506:	d076      	beq.n	d5f6 <__aeabi_dsub+0x5ae>
    d508:	43d5      	mvns	r5, r2
    d50a:	2d00      	cmp	r5, #0
    d50c:	d170      	bne.n	d5f0 <__aeabi_dsub+0x5a8>
    d50e:	445c      	add	r4, fp
    d510:	455c      	cmp	r4, fp
    d512:	4192      	sbcs	r2, r2
    d514:	1859      	adds	r1, r3, r1
    d516:	4252      	negs	r2, r2
    d518:	1889      	adds	r1, r1, r2
    d51a:	1c05      	adds	r5, r0, #0
    d51c:	e696      	b.n	d24c <__aeabi_dsub+0x204>
    d51e:	2800      	cmp	r0, #0
    d520:	d14c      	bne.n	d5bc <__aeabi_dsub+0x574>
    d522:	4659      	mov	r1, fp
    d524:	4319      	orrs	r1, r3
    d526:	d100      	bne.n	d52a <__aeabi_dsub+0x4e2>
    d528:	e64a      	b.n	d1c0 <__aeabi_dsub+0x178>
    d52a:	1c19      	adds	r1, r3, #0
    d52c:	465c      	mov	r4, fp
    d52e:	46e2      	mov	sl, ip
    d530:	4d5d      	ldr	r5, [pc, #372]	; (d6a8 <__aeabi_dsub+0x660>)
    d532:	e5b9      	b.n	d0a8 <__aeabi_dsub+0x60>
    d534:	430c      	orrs	r4, r1
    d536:	1e61      	subs	r1, r4, #1
    d538:	418c      	sbcs	r4, r1
    d53a:	b2e4      	uxtb	r4, r4
    d53c:	2100      	movs	r1, #0
    d53e:	e761      	b.n	d404 <__aeabi_dsub+0x3bc>
    d540:	1c05      	adds	r5, r0, #0
    d542:	2100      	movs	r1, #0
    d544:	2400      	movs	r4, #0
    d546:	e640      	b.n	d1ca <__aeabi_dsub+0x182>
    d548:	4d57      	ldr	r5, [pc, #348]	; (d6a8 <__aeabi_dsub+0x660>)
    d54a:	42a8      	cmp	r0, r5
    d54c:	d053      	beq.n	d5f6 <__aeabi_dsub+0x5ae>
    d54e:	4255      	negs	r5, r2
    d550:	2280      	movs	r2, #128	; 0x80
    d552:	0416      	lsls	r6, r2, #16
    d554:	4331      	orrs	r1, r6
    d556:	2d38      	cmp	r5, #56	; 0x38
    d558:	dc7b      	bgt.n	d652 <__aeabi_dsub+0x60a>
    d55a:	2d1f      	cmp	r5, #31
    d55c:	dd00      	ble.n	d560 <__aeabi_dsub+0x518>
    d55e:	e08c      	b.n	d67a <__aeabi_dsub+0x632>
    d560:	2220      	movs	r2, #32
    d562:	1b56      	subs	r6, r2, r5
    d564:	1c0a      	adds	r2, r1, #0
    d566:	46b4      	mov	ip, r6
    d568:	40b2      	lsls	r2, r6
    d56a:	1c26      	adds	r6, r4, #0
    d56c:	40ee      	lsrs	r6, r5
    d56e:	4332      	orrs	r2, r6
    d570:	4690      	mov	r8, r2
    d572:	4662      	mov	r2, ip
    d574:	4094      	lsls	r4, r2
    d576:	1e66      	subs	r6, r4, #1
    d578:	41b4      	sbcs	r4, r6
    d57a:	4642      	mov	r2, r8
    d57c:	4314      	orrs	r4, r2
    d57e:	40e9      	lsrs	r1, r5
    d580:	445c      	add	r4, fp
    d582:	455c      	cmp	r4, fp
    d584:	4192      	sbcs	r2, r2
    d586:	18cb      	adds	r3, r1, r3
    d588:	4252      	negs	r2, r2
    d58a:	1899      	adds	r1, r3, r2
    d58c:	1c05      	adds	r5, r0, #0
    d58e:	e65d      	b.n	d24c <__aeabi_dsub+0x204>
    d590:	4658      	mov	r0, fp
    d592:	4318      	orrs	r0, r3
    d594:	d100      	bne.n	d598 <__aeabi_dsub+0x550>
    d596:	e587      	b.n	d0a8 <__aeabi_dsub+0x60>
    d598:	465e      	mov	r6, fp
    d59a:	1ba7      	subs	r7, r4, r6
    d59c:	42bc      	cmp	r4, r7
    d59e:	4192      	sbcs	r2, r2
    d5a0:	1ac8      	subs	r0, r1, r3
    d5a2:	4252      	negs	r2, r2
    d5a4:	1a80      	subs	r0, r0, r2
    d5a6:	0206      	lsls	r6, r0, #8
    d5a8:	d560      	bpl.n	d66c <__aeabi_dsub+0x624>
    d5aa:	4658      	mov	r0, fp
    d5ac:	1b04      	subs	r4, r0, r4
    d5ae:	45a3      	cmp	fp, r4
    d5b0:	4192      	sbcs	r2, r2
    d5b2:	1a59      	subs	r1, r3, r1
    d5b4:	4252      	negs	r2, r2
    d5b6:	1a89      	subs	r1, r1, r2
    d5b8:	46e2      	mov	sl, ip
    d5ba:	e575      	b.n	d0a8 <__aeabi_dsub+0x60>
    d5bc:	4658      	mov	r0, fp
    d5be:	4318      	orrs	r0, r3
    d5c0:	d033      	beq.n	d62a <__aeabi_dsub+0x5e2>
    d5c2:	0748      	lsls	r0, r1, #29
    d5c4:	08e4      	lsrs	r4, r4, #3
    d5c6:	4304      	orrs	r4, r0
    d5c8:	2080      	movs	r0, #128	; 0x80
    d5ca:	08c9      	lsrs	r1, r1, #3
    d5cc:	0300      	lsls	r0, r0, #12
    d5ce:	4201      	tst	r1, r0
    d5d0:	d008      	beq.n	d5e4 <__aeabi_dsub+0x59c>
    d5d2:	08dd      	lsrs	r5, r3, #3
    d5d4:	4205      	tst	r5, r0
    d5d6:	d105      	bne.n	d5e4 <__aeabi_dsub+0x59c>
    d5d8:	4659      	mov	r1, fp
    d5da:	08ca      	lsrs	r2, r1, #3
    d5dc:	075c      	lsls	r4, r3, #29
    d5de:	4314      	orrs	r4, r2
    d5e0:	1c29      	adds	r1, r5, #0
    d5e2:	46e2      	mov	sl, ip
    d5e4:	0f63      	lsrs	r3, r4, #29
    d5e6:	00c9      	lsls	r1, r1, #3
    d5e8:	4319      	orrs	r1, r3
    d5ea:	00e4      	lsls	r4, r4, #3
    d5ec:	4d2e      	ldr	r5, [pc, #184]	; (d6a8 <__aeabi_dsub+0x660>)
    d5ee:	e55b      	b.n	d0a8 <__aeabi_dsub+0x60>
    d5f0:	4a2d      	ldr	r2, [pc, #180]	; (d6a8 <__aeabi_dsub+0x660>)
    d5f2:	4290      	cmp	r0, r2
    d5f4:	d1af      	bne.n	d556 <__aeabi_dsub+0x50e>
    d5f6:	1c19      	adds	r1, r3, #0
    d5f8:	465c      	mov	r4, fp
    d5fa:	1c05      	adds	r5, r0, #0
    d5fc:	e554      	b.n	d0a8 <__aeabi_dsub+0x60>
    d5fe:	2800      	cmp	r0, #0
    d600:	d030      	beq.n	d664 <__aeabi_dsub+0x61c>
    d602:	4658      	mov	r0, fp
    d604:	4318      	orrs	r0, r3
    d606:	d010      	beq.n	d62a <__aeabi_dsub+0x5e2>
    d608:	2580      	movs	r5, #128	; 0x80
    d60a:	0748      	lsls	r0, r1, #29
    d60c:	08e4      	lsrs	r4, r4, #3
    d60e:	08c9      	lsrs	r1, r1, #3
    d610:	032d      	lsls	r5, r5, #12
    d612:	4304      	orrs	r4, r0
    d614:	4229      	tst	r1, r5
    d616:	d0e5      	beq.n	d5e4 <__aeabi_dsub+0x59c>
    d618:	08d8      	lsrs	r0, r3, #3
    d61a:	4228      	tst	r0, r5
    d61c:	d1e2      	bne.n	d5e4 <__aeabi_dsub+0x59c>
    d61e:	465d      	mov	r5, fp
    d620:	08ea      	lsrs	r2, r5, #3
    d622:	075c      	lsls	r4, r3, #29
    d624:	4314      	orrs	r4, r2
    d626:	1c01      	adds	r1, r0, #0
    d628:	e7dc      	b.n	d5e4 <__aeabi_dsub+0x59c>
    d62a:	4d1f      	ldr	r5, [pc, #124]	; (d6a8 <__aeabi_dsub+0x660>)
    d62c:	e53c      	b.n	d0a8 <__aeabi_dsub+0x60>
    d62e:	2300      	movs	r3, #0
    d630:	e755      	b.n	d4de <__aeabi_dsub+0x496>
    d632:	1c3d      	adds	r5, r7, #0
    d634:	3d20      	subs	r5, #32
    d636:	1c0e      	adds	r6, r1, #0
    d638:	40ee      	lsrs	r6, r5
    d63a:	1c35      	adds	r5, r6, #0
    d63c:	2f20      	cmp	r7, #32
    d63e:	d02e      	beq.n	d69e <__aeabi_dsub+0x656>
    d640:	2640      	movs	r6, #64	; 0x40
    d642:	1bf7      	subs	r7, r6, r7
    d644:	40b9      	lsls	r1, r7
    d646:	430c      	orrs	r4, r1
    d648:	1e61      	subs	r1, r4, #1
    d64a:	418c      	sbcs	r4, r1
    d64c:	432c      	orrs	r4, r5
    d64e:	2100      	movs	r1, #0
    d650:	e6d8      	b.n	d404 <__aeabi_dsub+0x3bc>
    d652:	430c      	orrs	r4, r1
    d654:	1e61      	subs	r1, r4, #1
    d656:	418c      	sbcs	r4, r1
    d658:	b2e4      	uxtb	r4, r4
    d65a:	2100      	movs	r1, #0
    d65c:	e790      	b.n	d580 <__aeabi_dsub+0x538>
    d65e:	1c19      	adds	r1, r3, #0
    d660:	465c      	mov	r4, fp
    d662:	e521      	b.n	d0a8 <__aeabi_dsub+0x60>
    d664:	1c19      	adds	r1, r3, #0
    d666:	465c      	mov	r4, fp
    d668:	4d0f      	ldr	r5, [pc, #60]	; (d6a8 <__aeabi_dsub+0x660>)
    d66a:	e51d      	b.n	d0a8 <__aeabi_dsub+0x60>
    d66c:	1c03      	adds	r3, r0, #0
    d66e:	433b      	orrs	r3, r7
    d670:	d100      	bne.n	d674 <__aeabi_dsub+0x62c>
    d672:	e724      	b.n	d4be <__aeabi_dsub+0x476>
    d674:	1c01      	adds	r1, r0, #0
    d676:	1c3c      	adds	r4, r7, #0
    d678:	e516      	b.n	d0a8 <__aeabi_dsub+0x60>
    d67a:	2620      	movs	r6, #32
    d67c:	4276      	negs	r6, r6
    d67e:	1976      	adds	r6, r6, r5
    d680:	1c0a      	adds	r2, r1, #0
    d682:	40f2      	lsrs	r2, r6
    d684:	4690      	mov	r8, r2
    d686:	2d20      	cmp	r5, #32
    d688:	d00b      	beq.n	d6a2 <__aeabi_dsub+0x65a>
    d68a:	2640      	movs	r6, #64	; 0x40
    d68c:	1b75      	subs	r5, r6, r5
    d68e:	40a9      	lsls	r1, r5
    d690:	430c      	orrs	r4, r1
    d692:	1e61      	subs	r1, r4, #1
    d694:	418c      	sbcs	r4, r1
    d696:	4645      	mov	r5, r8
    d698:	432c      	orrs	r4, r5
    d69a:	2100      	movs	r1, #0
    d69c:	e770      	b.n	d580 <__aeabi_dsub+0x538>
    d69e:	2100      	movs	r1, #0
    d6a0:	e7d1      	b.n	d646 <__aeabi_dsub+0x5fe>
    d6a2:	2100      	movs	r1, #0
    d6a4:	e7f4      	b.n	d690 <__aeabi_dsub+0x648>
    d6a6:	46c0      	nop			; (mov r8, r8)
    d6a8:	000007ff 	.word	0x000007ff
    d6ac:	ff7fffff 	.word	0xff7fffff

0000d6b0 <__aeabi_d2iz>:
    d6b0:	b570      	push	{r4, r5, r6, lr}
    d6b2:	1c0b      	adds	r3, r1, #0
    d6b4:	4c12      	ldr	r4, [pc, #72]	; (d700 <__aeabi_d2iz+0x50>)
    d6b6:	0309      	lsls	r1, r1, #12
    d6b8:	0b0e      	lsrs	r6, r1, #12
    d6ba:	0059      	lsls	r1, r3, #1
    d6bc:	1c02      	adds	r2, r0, #0
    d6be:	0d49      	lsrs	r1, r1, #21
    d6c0:	0fdd      	lsrs	r5, r3, #31
    d6c2:	2000      	movs	r0, #0
    d6c4:	42a1      	cmp	r1, r4
    d6c6:	dd11      	ble.n	d6ec <__aeabi_d2iz+0x3c>
    d6c8:	480e      	ldr	r0, [pc, #56]	; (d704 <__aeabi_d2iz+0x54>)
    d6ca:	4281      	cmp	r1, r0
    d6cc:	dc0f      	bgt.n	d6ee <__aeabi_d2iz+0x3e>
    d6ce:	2080      	movs	r0, #128	; 0x80
    d6d0:	0340      	lsls	r0, r0, #13
    d6d2:	4306      	orrs	r6, r0
    d6d4:	480c      	ldr	r0, [pc, #48]	; (d708 <__aeabi_d2iz+0x58>)
    d6d6:	1a40      	subs	r0, r0, r1
    d6d8:	281f      	cmp	r0, #31
    d6da:	dd0b      	ble.n	d6f4 <__aeabi_d2iz+0x44>
    d6dc:	4a0b      	ldr	r2, [pc, #44]	; (d70c <__aeabi_d2iz+0x5c>)
    d6de:	1a52      	subs	r2, r2, r1
    d6e0:	40d6      	lsrs	r6, r2
    d6e2:	1c32      	adds	r2, r6, #0
    d6e4:	4250      	negs	r0, r2
    d6e6:	2d00      	cmp	r5, #0
    d6e8:	d100      	bne.n	d6ec <__aeabi_d2iz+0x3c>
    d6ea:	1c10      	adds	r0, r2, #0
    d6ec:	bd70      	pop	{r4, r5, r6, pc}
    d6ee:	4b08      	ldr	r3, [pc, #32]	; (d710 <__aeabi_d2iz+0x60>)
    d6f0:	18e8      	adds	r0, r5, r3
    d6f2:	e7fb      	b.n	d6ec <__aeabi_d2iz+0x3c>
    d6f4:	4b07      	ldr	r3, [pc, #28]	; (d714 <__aeabi_d2iz+0x64>)
    d6f6:	40c2      	lsrs	r2, r0
    d6f8:	18c9      	adds	r1, r1, r3
    d6fa:	408e      	lsls	r6, r1
    d6fc:	4332      	orrs	r2, r6
    d6fe:	e7f1      	b.n	d6e4 <__aeabi_d2iz+0x34>
    d700:	000003fe 	.word	0x000003fe
    d704:	0000041d 	.word	0x0000041d
    d708:	00000433 	.word	0x00000433
    d70c:	00000413 	.word	0x00000413
    d710:	7fffffff 	.word	0x7fffffff
    d714:	fffffbed 	.word	0xfffffbed

0000d718 <__aeabi_i2d>:
    d718:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
    d71a:	1e04      	subs	r4, r0, #0
    d71c:	d031      	beq.n	d782 <__aeabi_i2d+0x6a>
    d71e:	0fc7      	lsrs	r7, r0, #31
    d720:	d000      	beq.n	d724 <__aeabi_i2d+0xc>
    d722:	4244      	negs	r4, r0
    d724:	1c20      	adds	r0, r4, #0
    d726:	f000 f947 	bl	d9b8 <__clzsi2>
    d72a:	4d18      	ldr	r5, [pc, #96]	; (d78c <__aeabi_i2d+0x74>)
    d72c:	1a2d      	subs	r5, r5, r0
    d72e:	280a      	cmp	r0, #10
    d730:	dd19      	ble.n	d766 <__aeabi_i2d+0x4e>
    d732:	380b      	subs	r0, #11
    d734:	4084      	lsls	r4, r0
    d736:	0324      	lsls	r4, r4, #12
    d738:	056d      	lsls	r5, r5, #21
    d73a:	0b24      	lsrs	r4, r4, #12
    d73c:	0d6d      	lsrs	r5, r5, #21
    d73e:	1c3a      	adds	r2, r7, #0
    d740:	2600      	movs	r6, #0
    d742:	2000      	movs	r0, #0
    d744:	2100      	movs	r1, #0
    d746:	0d0b      	lsrs	r3, r1, #20
    d748:	0324      	lsls	r4, r4, #12
    d74a:	0b24      	lsrs	r4, r4, #12
    d74c:	051b      	lsls	r3, r3, #20
    d74e:	4323      	orrs	r3, r4
    d750:	4c0f      	ldr	r4, [pc, #60]	; (d790 <__aeabi_i2d+0x78>)
    d752:	052d      	lsls	r5, r5, #20
    d754:	401c      	ands	r4, r3
    d756:	432c      	orrs	r4, r5
    d758:	0064      	lsls	r4, r4, #1
    d75a:	0864      	lsrs	r4, r4, #1
    d75c:	07d3      	lsls	r3, r2, #31
    d75e:	1c21      	adds	r1, r4, #0
    d760:	1c30      	adds	r0, r6, #0
    d762:	4319      	orrs	r1, r3
    d764:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
    d766:	1c06      	adds	r6, r0, #0
    d768:	3615      	adds	r6, #21
    d76a:	1c23      	adds	r3, r4, #0
    d76c:	40b3      	lsls	r3, r6
    d76e:	1c1e      	adds	r6, r3, #0
    d770:	230b      	movs	r3, #11
    d772:	1a18      	subs	r0, r3, r0
    d774:	40c4      	lsrs	r4, r0
    d776:	0324      	lsls	r4, r4, #12
    d778:	056d      	lsls	r5, r5, #21
    d77a:	0b24      	lsrs	r4, r4, #12
    d77c:	0d6d      	lsrs	r5, r5, #21
    d77e:	1c3a      	adds	r2, r7, #0
    d780:	e7df      	b.n	d742 <__aeabi_i2d+0x2a>
    d782:	2200      	movs	r2, #0
    d784:	2500      	movs	r5, #0
    d786:	2400      	movs	r4, #0
    d788:	2600      	movs	r6, #0
    d78a:	e7da      	b.n	d742 <__aeabi_i2d+0x2a>
    d78c:	0000041e 	.word	0x0000041e
    d790:	800fffff 	.word	0x800fffff

0000d794 <__aeabi_ui2d>:
    d794:	b510      	push	{r4, lr}
    d796:	1e04      	subs	r4, r0, #0
    d798:	d028      	beq.n	d7ec <__aeabi_ui2d+0x58>
    d79a:	f000 f90d 	bl	d9b8 <__clzsi2>
    d79e:	4a15      	ldr	r2, [pc, #84]	; (d7f4 <__aeabi_ui2d+0x60>)
    d7a0:	1a12      	subs	r2, r2, r0
    d7a2:	280a      	cmp	r0, #10
    d7a4:	dd15      	ble.n	d7d2 <__aeabi_ui2d+0x3e>
    d7a6:	380b      	subs	r0, #11
    d7a8:	4084      	lsls	r4, r0
    d7aa:	0324      	lsls	r4, r4, #12
    d7ac:	0552      	lsls	r2, r2, #21
    d7ae:	0b24      	lsrs	r4, r4, #12
    d7b0:	0d52      	lsrs	r2, r2, #21
    d7b2:	2300      	movs	r3, #0
    d7b4:	2000      	movs	r0, #0
    d7b6:	2100      	movs	r1, #0
    d7b8:	0324      	lsls	r4, r4, #12
    d7ba:	1c18      	adds	r0, r3, #0
    d7bc:	0d0b      	lsrs	r3, r1, #20
    d7be:	0b24      	lsrs	r4, r4, #12
    d7c0:	051b      	lsls	r3, r3, #20
    d7c2:	4323      	orrs	r3, r4
    d7c4:	4c0c      	ldr	r4, [pc, #48]	; (d7f8 <__aeabi_ui2d+0x64>)
    d7c6:	0512      	lsls	r2, r2, #20
    d7c8:	401c      	ands	r4, r3
    d7ca:	4314      	orrs	r4, r2
    d7cc:	0064      	lsls	r4, r4, #1
    d7ce:	0861      	lsrs	r1, r4, #1
    d7d0:	bd10      	pop	{r4, pc}
    d7d2:	1c03      	adds	r3, r0, #0
    d7d4:	3315      	adds	r3, #21
    d7d6:	1c21      	adds	r1, r4, #0
    d7d8:	4099      	lsls	r1, r3
    d7da:	1c0b      	adds	r3, r1, #0
    d7dc:	210b      	movs	r1, #11
    d7de:	1a08      	subs	r0, r1, r0
    d7e0:	40c4      	lsrs	r4, r0
    d7e2:	0324      	lsls	r4, r4, #12
    d7e4:	0552      	lsls	r2, r2, #21
    d7e6:	0b24      	lsrs	r4, r4, #12
    d7e8:	0d52      	lsrs	r2, r2, #21
    d7ea:	e7e3      	b.n	d7b4 <__aeabi_ui2d+0x20>
    d7ec:	2200      	movs	r2, #0
    d7ee:	2400      	movs	r4, #0
    d7f0:	2300      	movs	r3, #0
    d7f2:	e7df      	b.n	d7b4 <__aeabi_ui2d+0x20>
    d7f4:	0000041e 	.word	0x0000041e
    d7f8:	800fffff 	.word	0x800fffff

0000d7fc <__aeabi_f2d>:
    d7fc:	0043      	lsls	r3, r0, #1
    d7fe:	0e1b      	lsrs	r3, r3, #24
    d800:	1c5a      	adds	r2, r3, #1
    d802:	0241      	lsls	r1, r0, #9
    d804:	b2d2      	uxtb	r2, r2
    d806:	b570      	push	{r4, r5, r6, lr}
    d808:	0a4c      	lsrs	r4, r1, #9
    d80a:	0fc5      	lsrs	r5, r0, #31
    d80c:	2a01      	cmp	r2, #1
    d80e:	dd17      	ble.n	d840 <__aeabi_f2d+0x44>
    d810:	22e0      	movs	r2, #224	; 0xe0
    d812:	0092      	lsls	r2, r2, #2
    d814:	0764      	lsls	r4, r4, #29
    d816:	0b09      	lsrs	r1, r1, #12
    d818:	1898      	adds	r0, r3, r2
    d81a:	2200      	movs	r2, #0
    d81c:	2300      	movs	r3, #0
    d81e:	0d1e      	lsrs	r6, r3, #20
    d820:	1c22      	adds	r2, r4, #0
    d822:	0534      	lsls	r4, r6, #20
    d824:	430c      	orrs	r4, r1
    d826:	491b      	ldr	r1, [pc, #108]	; (d894 <__aeabi_f2d+0x98>)
    d828:	0540      	lsls	r0, r0, #21
    d82a:	0840      	lsrs	r0, r0, #1
    d82c:	4021      	ands	r1, r4
    d82e:	4301      	orrs	r1, r0
    d830:	0049      	lsls	r1, r1, #1
    d832:	0849      	lsrs	r1, r1, #1
    d834:	07ed      	lsls	r5, r5, #31
    d836:	1c0b      	adds	r3, r1, #0
    d838:	432b      	orrs	r3, r5
    d83a:	1c10      	adds	r0, r2, #0
    d83c:	1c19      	adds	r1, r3, #0
    d83e:	bd70      	pop	{r4, r5, r6, pc}
    d840:	2b00      	cmp	r3, #0
    d842:	d115      	bne.n	d870 <__aeabi_f2d+0x74>
    d844:	2c00      	cmp	r4, #0
    d846:	d01c      	beq.n	d882 <__aeabi_f2d+0x86>
    d848:	1c20      	adds	r0, r4, #0
    d84a:	f000 f8b5 	bl	d9b8 <__clzsi2>
    d84e:	280a      	cmp	r0, #10
    d850:	dc1a      	bgt.n	d888 <__aeabi_f2d+0x8c>
    d852:	210b      	movs	r1, #11
    d854:	1a09      	subs	r1, r1, r0
    d856:	1c23      	adds	r3, r4, #0
    d858:	40cb      	lsrs	r3, r1
    d85a:	1c19      	adds	r1, r3, #0
    d85c:	1c03      	adds	r3, r0, #0
    d85e:	3315      	adds	r3, #21
    d860:	409c      	lsls	r4, r3
    d862:	4b0d      	ldr	r3, [pc, #52]	; (d898 <__aeabi_f2d+0x9c>)
    d864:	0309      	lsls	r1, r1, #12
    d866:	1a18      	subs	r0, r3, r0
    d868:	0540      	lsls	r0, r0, #21
    d86a:	0b09      	lsrs	r1, r1, #12
    d86c:	0d40      	lsrs	r0, r0, #21
    d86e:	e7d4      	b.n	d81a <__aeabi_f2d+0x1e>
    d870:	2c00      	cmp	r4, #0
    d872:	d003      	beq.n	d87c <__aeabi_f2d+0x80>
    d874:	0764      	lsls	r4, r4, #29
    d876:	0b09      	lsrs	r1, r1, #12
    d878:	4808      	ldr	r0, [pc, #32]	; (d89c <__aeabi_f2d+0xa0>)
    d87a:	e7ce      	b.n	d81a <__aeabi_f2d+0x1e>
    d87c:	4807      	ldr	r0, [pc, #28]	; (d89c <__aeabi_f2d+0xa0>)
    d87e:	2100      	movs	r1, #0
    d880:	e7cb      	b.n	d81a <__aeabi_f2d+0x1e>
    d882:	2000      	movs	r0, #0
    d884:	2100      	movs	r1, #0
    d886:	e7c8      	b.n	d81a <__aeabi_f2d+0x1e>
    d888:	1c01      	adds	r1, r0, #0
    d88a:	390b      	subs	r1, #11
    d88c:	408c      	lsls	r4, r1
    d88e:	1c21      	adds	r1, r4, #0
    d890:	2400      	movs	r4, #0
    d892:	e7e6      	b.n	d862 <__aeabi_f2d+0x66>
    d894:	800fffff 	.word	0x800fffff
    d898:	00000389 	.word	0x00000389
    d89c:	000007ff 	.word	0x000007ff

0000d8a0 <__aeabi_d2f>:
    d8a0:	b5f0      	push	{r4, r5, r6, r7, lr}
    d8a2:	004b      	lsls	r3, r1, #1
    d8a4:	030d      	lsls	r5, r1, #12
    d8a6:	0f42      	lsrs	r2, r0, #29
    d8a8:	0d5b      	lsrs	r3, r3, #21
    d8aa:	0a6d      	lsrs	r5, r5, #9
    d8ac:	4315      	orrs	r5, r2
    d8ae:	1c5a      	adds	r2, r3, #1
    d8b0:	0552      	lsls	r2, r2, #21
    d8b2:	0fcc      	lsrs	r4, r1, #31
    d8b4:	00c6      	lsls	r6, r0, #3
    d8b6:	0d52      	lsrs	r2, r2, #21
    d8b8:	2a01      	cmp	r2, #1
    d8ba:	dd27      	ble.n	d90c <__aeabi_d2f+0x6c>
    d8bc:	4f39      	ldr	r7, [pc, #228]	; (d9a4 <__aeabi_d2f+0x104>)
    d8be:	19da      	adds	r2, r3, r7
    d8c0:	2afe      	cmp	r2, #254	; 0xfe
    d8c2:	dc1a      	bgt.n	d8fa <__aeabi_d2f+0x5a>
    d8c4:	2a00      	cmp	r2, #0
    d8c6:	dd35      	ble.n	d934 <__aeabi_d2f+0x94>
    d8c8:	0180      	lsls	r0, r0, #6
    d8ca:	00ed      	lsls	r5, r5, #3
    d8cc:	1e43      	subs	r3, r0, #1
    d8ce:	4198      	sbcs	r0, r3
    d8d0:	4328      	orrs	r0, r5
    d8d2:	0f76      	lsrs	r6, r6, #29
    d8d4:	4330      	orrs	r0, r6
    d8d6:	0743      	lsls	r3, r0, #29
    d8d8:	d004      	beq.n	d8e4 <__aeabi_d2f+0x44>
    d8da:	230f      	movs	r3, #15
    d8dc:	4003      	ands	r3, r0
    d8de:	2b04      	cmp	r3, #4
    d8e0:	d000      	beq.n	d8e4 <__aeabi_d2f+0x44>
    d8e2:	3004      	adds	r0, #4
    d8e4:	2180      	movs	r1, #128	; 0x80
    d8e6:	04c9      	lsls	r1, r1, #19
    d8e8:	4001      	ands	r1, r0
    d8ea:	d027      	beq.n	d93c <__aeabi_d2f+0x9c>
    d8ec:	3201      	adds	r2, #1
    d8ee:	2aff      	cmp	r2, #255	; 0xff
    d8f0:	d01d      	beq.n	d92e <__aeabi_d2f+0x8e>
    d8f2:	0183      	lsls	r3, r0, #6
    d8f4:	0a5b      	lsrs	r3, r3, #9
    d8f6:	b2d1      	uxtb	r1, r2
    d8f8:	e001      	b.n	d8fe <__aeabi_d2f+0x5e>
    d8fa:	21ff      	movs	r1, #255	; 0xff
    d8fc:	2300      	movs	r3, #0
    d8fe:	0258      	lsls	r0, r3, #9
    d900:	05c9      	lsls	r1, r1, #23
    d902:	0a40      	lsrs	r0, r0, #9
    d904:	07e4      	lsls	r4, r4, #31
    d906:	4308      	orrs	r0, r1
    d908:	4320      	orrs	r0, r4
    d90a:	bdf0      	pop	{r4, r5, r6, r7, pc}
    d90c:	2b00      	cmp	r3, #0
    d90e:	d106      	bne.n	d91e <__aeabi_d2f+0x7e>
    d910:	4335      	orrs	r5, r6
    d912:	d111      	bne.n	d938 <__aeabi_d2f+0x98>
    d914:	2100      	movs	r1, #0
    d916:	2000      	movs	r0, #0
    d918:	0243      	lsls	r3, r0, #9
    d91a:	0a5b      	lsrs	r3, r3, #9
    d91c:	e7ef      	b.n	d8fe <__aeabi_d2f+0x5e>
    d91e:	432e      	orrs	r6, r5
    d920:	d0eb      	beq.n	d8fa <__aeabi_d2f+0x5a>
    d922:	2080      	movs	r0, #128	; 0x80
    d924:	00ed      	lsls	r5, r5, #3
    d926:	0480      	lsls	r0, r0, #18
    d928:	4328      	orrs	r0, r5
    d92a:	22ff      	movs	r2, #255	; 0xff
    d92c:	e7d3      	b.n	d8d6 <__aeabi_d2f+0x36>
    d92e:	21ff      	movs	r1, #255	; 0xff
    d930:	2300      	movs	r3, #0
    d932:	e7e4      	b.n	d8fe <__aeabi_d2f+0x5e>
    d934:	3217      	adds	r2, #23
    d936:	da0d      	bge.n	d954 <__aeabi_d2f+0xb4>
    d938:	2005      	movs	r0, #5
    d93a:	2200      	movs	r2, #0
    d93c:	08c0      	lsrs	r0, r0, #3
    d93e:	b2d1      	uxtb	r1, r2
    d940:	2aff      	cmp	r2, #255	; 0xff
    d942:	d1e9      	bne.n	d918 <__aeabi_d2f+0x78>
    d944:	2800      	cmp	r0, #0
    d946:	d0d9      	beq.n	d8fc <__aeabi_d2f+0x5c>
    d948:	2380      	movs	r3, #128	; 0x80
    d94a:	03db      	lsls	r3, r3, #15
    d94c:	4303      	orrs	r3, r0
    d94e:	025b      	lsls	r3, r3, #9
    d950:	0a5b      	lsrs	r3, r3, #9
    d952:	e7d4      	b.n	d8fe <__aeabi_d2f+0x5e>
    d954:	2280      	movs	r2, #128	; 0x80
    d956:	4914      	ldr	r1, [pc, #80]	; (d9a8 <__aeabi_d2f+0x108>)
    d958:	0412      	lsls	r2, r2, #16
    d95a:	4315      	orrs	r5, r2
    d95c:	1ac9      	subs	r1, r1, r3
    d95e:	291f      	cmp	r1, #31
    d960:	dc0d      	bgt.n	d97e <__aeabi_d2f+0xde>
    d962:	4a12      	ldr	r2, [pc, #72]	; (d9ac <__aeabi_d2f+0x10c>)
    d964:	1c37      	adds	r7, r6, #0
    d966:	189b      	adds	r3, r3, r2
    d968:	1c28      	adds	r0, r5, #0
    d96a:	409f      	lsls	r7, r3
    d96c:	4098      	lsls	r0, r3
    d96e:	1c3b      	adds	r3, r7, #0
    d970:	1e5a      	subs	r2, r3, #1
    d972:	4193      	sbcs	r3, r2
    d974:	4318      	orrs	r0, r3
    d976:	40ce      	lsrs	r6, r1
    d978:	4330      	orrs	r0, r6
    d97a:	2200      	movs	r2, #0
    d97c:	e7ab      	b.n	d8d6 <__aeabi_d2f+0x36>
    d97e:	4f0c      	ldr	r7, [pc, #48]	; (d9b0 <__aeabi_d2f+0x110>)
    d980:	1c2a      	adds	r2, r5, #0
    d982:	1aff      	subs	r7, r7, r3
    d984:	40fa      	lsrs	r2, r7
    d986:	1c17      	adds	r7, r2, #0
    d988:	2920      	cmp	r1, #32
    d98a:	d009      	beq.n	d9a0 <__aeabi_d2f+0x100>
    d98c:	4a09      	ldr	r2, [pc, #36]	; (d9b4 <__aeabi_d2f+0x114>)
    d98e:	1898      	adds	r0, r3, r2
    d990:	4085      	lsls	r5, r0
    d992:	1c28      	adds	r0, r5, #0
    d994:	4330      	orrs	r0, r6
    d996:	1e46      	subs	r6, r0, #1
    d998:	41b0      	sbcs	r0, r6
    d99a:	4338      	orrs	r0, r7
    d99c:	2200      	movs	r2, #0
    d99e:	e79a      	b.n	d8d6 <__aeabi_d2f+0x36>
    d9a0:	2000      	movs	r0, #0
    d9a2:	e7f7      	b.n	d994 <__aeabi_d2f+0xf4>
    d9a4:	fffffc80 	.word	0xfffffc80
    d9a8:	0000039e 	.word	0x0000039e
    d9ac:	fffffc82 	.word	0xfffffc82
    d9b0:	0000037e 	.word	0x0000037e
    d9b4:	fffffca2 	.word	0xfffffca2

0000d9b8 <__clzsi2>:
    d9b8:	211c      	movs	r1, #28
    d9ba:	2301      	movs	r3, #1
    d9bc:	041b      	lsls	r3, r3, #16
    d9be:	4298      	cmp	r0, r3
    d9c0:	d301      	bcc.n	d9c6 <__clzsi2+0xe>
    d9c2:	0c00      	lsrs	r0, r0, #16
    d9c4:	3910      	subs	r1, #16
    d9c6:	0a1b      	lsrs	r3, r3, #8
    d9c8:	4298      	cmp	r0, r3
    d9ca:	d301      	bcc.n	d9d0 <__clzsi2+0x18>
    d9cc:	0a00      	lsrs	r0, r0, #8
    d9ce:	3908      	subs	r1, #8
    d9d0:	091b      	lsrs	r3, r3, #4
    d9d2:	4298      	cmp	r0, r3
    d9d4:	d301      	bcc.n	d9da <__clzsi2+0x22>
    d9d6:	0900      	lsrs	r0, r0, #4
    d9d8:	3904      	subs	r1, #4
    d9da:	a202      	add	r2, pc, #8	; (adr r2, d9e4 <__clzsi2+0x2c>)
    d9dc:	5c10      	ldrb	r0, [r2, r0]
    d9de:	1840      	adds	r0, r0, r1
    d9e0:	4770      	bx	lr
    d9e2:	46c0      	nop			; (mov r8, r8)
    d9e4:	02020304 	.word	0x02020304
    d9e8:	01010101 	.word	0x01010101
	...

0000d9f4 <inputs.13949>:
    d9f4:	06050400                                ....

0000d9f8 <lucidaSansUnicode_56ptBitmaps>:
    d9f8:	00000000 c0800000 fcf8f0e0 3e7efefc     ..............~>
    da08:	1f1f1f3f 3f1f1f1f fcfe7e3e e0f0f8fc     ?......?>~......
    da18:	000080c0 00000000 f8e00000 fffffffe     ................
    da28:	01073fff 00000000 00000000 00000000     .?..............
    da38:	07010000 ffffff3f e0f8feff e0000000     ....?...........
    da48:	ffffffff 07ffffff 00000000 00000000     ................
	...
    da64:	ffffff07 ffffffff ffff00e0 ffffffff     ................
    da74:	0000ffff 00000000 00000000 00000000     ................
	...
    da8c:	ffffffff ffffffff ffff0700 ffffffff     ................
    da9c:	0000e0ff 00000000 00000000 00000000     ................
    daac:	00000000 ffe00000 ffffffff 0007ffff     ................
    dabc:	1f070000 ffffff7f 80e0fcff 00000000     ................
	...
    dad4:	e0800000 fffffffc 071f7fff 00000000     ................
    dae4:	00000000 0f070301 7f3f3f1f f8fc7c7e     .........??.~|..
    daf4:	f8f8f8f8 7e7cfcf8 1f3f3f7f 0103070f     ......|~.??.....
	...
    db10:	3c3c3c3c 3c3c3c3c fefefe3e fefefefe     <<<<<<<<>.......
	...
    db40:	ffffffff 00ffffff 00000000 00000000     ................
	...
    db64:	ff000000 ffffffff 0000ffff 00000000     ................
	...
    db8c:	ffff0000 ffffffff 000000ff 00000000     ................
	...
    dbb4:	ffffff00 ffffffff 00000000 00000000     ................
	...
    dbdc:	ffffffff 00ffffff 00000000 00000000     ................
	...
    dc00:	7f000000 7f7f7f7f 00007f7f 00000000     ................
	...
    dc1c:	fcfcf800 3e7e7e7c 1f1f3e3e 1f1f1f1f     ....|~~>>>......
    dc2c:	3f3f1f1f fefe7e3f f8f8fcfc 00c0e0f0     ..???~..........
	...
    dc44:	00000001 00000000 00000000 00000000     ................
    dc54:	00000000 07010000 ffffffff f8ffffff     ................
	...
    dc80:	fff8e080 ffffffff 00073fff 00000000     .........?......
	...
    dc9c:	80000000 f0e0c080 fffffcf8 0f1f3f7f     .............?..
    dcac:	00010307 00000000 00000000 00000000     ................
    dcbc:	c0800000 fcf8f0e0 3f7ffffe 07070f1f     ...........?....
    dccc:	00000103 00000000 00000000 00000000     ................
    dcdc:	00000000 fcf8f0c0 ffffffff 03071f7f     ................
	...
    dd04:	7f7f0000 7f7f7f7f 7e7f7f7f 7e7e7e7e     ...........~~~~~
    dd14:	7e7e7e7e 7e7e7e7e 7e7e7e7e 7e7e7e7e     ~~~~~~~~~~~~~~~~
    dd24:	007e7e7e 00000000 00000000 7e7e7cfc     ~~~..........|~~
    dd34:	1f3f3e3e 1f1f1f1f 1f1f1f1f 7e3e3f3f     >>?.........??>~
    dd44:	fcfcfefe c0e0f0f8 00000000 00000000     ................
	...
    dd6c:	ffffff03 feffffff 00000000 00000000     ................
	...
    dd88:	80000000 c0c08080 fef8f0e0 1f3f7fff     ..............?.
    dd98:	0000070f 00000000 00000000 00000000     ................
    dda8:	1f1f1f00 1f1f1f1f 3f3f1f1f ff7f7f3f     ..........???...
    ddb8:	f8f8f9fd c0e0f0f0 00000080 00000000     ................
	...
    dde0:	ff1f0301 ffffffff 00f0feff 00000000     ................
    ddf0:	00800000 00000000 00000000 00000000     ................
    de00:	00000000 80000000 fffff0c0 ffffffff     ................
    de10:	00000f7f 00000000 7f3f3f00 7c7e7e7e     .........??.~~~|
    de20:	f8f8fcfc f8f8f8f8 fcfcfcf8 3f7f7f7e     ............~..?
    de30:	0f1f1f3f 00010307 00000000 00000000     ?...............
	...
    de4c:	80000000 fcf8f0c0 fefefefe 00fefefe     ................
	...
    de70:	f8e0c080 3ffffefc ff030f1f ffffffff     .......?........
    de80:	0000ffff 00000000 00000000 00000000     ................
    de90:	e0c00000 fffefcf0 030f1f7f 00000001     ................
    dea0:	ffff0000 ffffffff 000000ff 00000000     ................
    deb0:	80000000 fefcf0e0 0f1f7fff 00000107     ................
	...
    dec8:	ffffff00 ffffffff 00000000 00000000     ................
    ded8:	fffffffe fcffffff fcfcfcfc fcfcfcfc     ................
    dee8:	fcfcfcfc fcfcfcfc ffffffff fcffffff     ................
    def8:	fcfcfcfc 0000fcfc 00000000 00000000     ................
	...
    df14:	ff000000 ffffffff 0000ffff 00000000     ................
	...
    df3c:	7f7f0000 7f7f7f7f 0000007f 00000000     ................
    df4c:	00000000 fe000000 fefefefe 7e7e7efe     .............~~~
    df5c:	7e7e7e7e 7e7e7e7e 7e7e7e7e 7e7e7e7e     ~~~~~~~~~~~~~~~~
    df6c:	00007e7e 00000000 00000000 ffff0000     ~~..............
    df7c:	ffffffff 00000000 00000000 00000000     ................
	...
    dfa0:	ffffff00 e0ffffff e0e0e0e0 c0c0c0e0     ................
    dfb0:	808080c0 00000000 00000000 00000000     ................
	...
    dfc8:	03030303 03030303 07070703 1f0f0f07     ................
    dfd8:	ffff7f3f f8fcfefe 0080c0f0 00000000     ?...............
	...
    e000:	ff070000 ffffffff 00fcffff 00000000     ................
	...
    e024:	80000000 fffff8c0 ffffffff 00000f7f     ................
	...
    e03c:	fc7c7c7e f8f8f8fc f8f8f8f8 7cfcf8f8     ~||............|
    e04c:	3f7f7f7e 0f0f1f3f 00000307 00000000     ~..??...........
	...
    e064:	e0c08000 fcfcf8f0 3e3e7efe 1f1f1f3f     .........~>>?...
    e074:	1f1f1f1f 3e3e3f1f 7c7e7e3e 000000fc     .....?>>>~~|....
    e084:	00000000 fffcf8c0 7fffffff 0001030f     ................
	...
    e0ac:	fffec000 ffffffff 000007ff e0c0c080     ................
    e0bc:	f0f0e0e0 f0f0f0f0 e0e0f0f0 80c0c0e0     ................
	...
    e0d4:	ffffffff ffffffff 0f1f3efc 03030707     .........>......
    e0e4:	01010101 03010101 1f0f0703 ffffff7f     ................
    e0f4:	e0f8fcfe 1f000000 ffffffff 00ffffff     ................
	...
    e118:	ffffff03 ffffffff 01000000 ffff3f0f     .............?..
    e128:	f0feffff 000080c0 00000000 00000000     ................
    e138:	00000000 f8c08000 ffffffff 00031f7f     ................
    e148:	00000000 07030000 3f1f1f0f 7c7e7f3f     ...........??.~|
    e158:	f8f8f8fc f8f8f8f8 3f7e7cfc 0f1f1f3f     .........|~??...
    e168:	00010307 00000000 fe000000 fefefefe     ................
    e178:	fefefefe fefefefe fefefefe fefefefe     ................
    e188:	fefefefe fefefefe fefefefe 0000fefe     ................
	...
    e1b0:	f0c08000 fffffefc 030f1f7f 00000001     ................
	...
    e1d0:	80000000 fefcf0e0 1f3fffff 00000307     ..........?.....
	...
    e1f4:	f0e08000 fffffefc 03071f7f 00000000     ................
	...
    e214:	80000000 fffcf0e0 7fffffff 0001071f     ................
	...
    e238:	c0000000 fffffef8 3fffffff 00000107     ...........?....
	...
    e260:	7f7f7f70 7f7f7f7f 0000010f 00000000     p...............
	...
    e284:	c0800000 fcf8f0e0 3e7efefc 1f1f1f3f     ..........~>?...
    e294:	1f1f1f1f fe7e3f3f f8fcfcfe 00c0e0f0     ....??~.........
	...
    e2ac:	fffffffc 81ffffff 00000000 00000000     ................
    e2bc:	00000000 03000000 ffffffff 007fffff     ................
    e2cc:	00000000 01000000 7f3f1f0f feffffff     ..........?.....
    e2dc:	f0f0f8fc 80c0c0e0 e0c0c080 7ffffcf8     ................
    e2ec:	070f1f3f 00000001 00000000 80000000     ?...............
    e2fc:	f8f0e0c0 3f7ffdf9 1f1f1f3f ff7f7f3f     .......??...?...
    e30c:	fdffffff f0f0f8fd 0080c0e0 00000000     ................
    e31c:	f8c00000 fffffffe 01071fff 00000000     ................
	...
    e334:	07030301 ff7f1f0f feffffff 0000e0f8     ................
    e344:	ffff1f00 ffffffff 0000c0f0 00000000     ................
	...
    e360:	ffffe080 7fffffff 0000001f 07030000     ................
    e370:	3f1f0f0f 7e7e7f3f f8f8fc7c f8f8f8f8     ...??.~~|.......
    e380:	7cfcf8f8 3f3f7e7c 070f1f1f 00000103     ...||~??........
    e390:	00000000 c0800000 f8f8f0e0 3e7efefc     ..............~>
    e3a0:	1f1f1f3f 1f1f1f1f fe7e3e3f f8f8fcfc     ?.......?>~.....
    e3b0:	00c0e0f0 00000000 f8c00000 fffffffe     ................
    e3c0:	01031fff 00000000 00000000 00000000     ................
    e3d0:	01000000 ff7f0f03 fcffffff 0000c0f0     ................
    e3e0:	ffff7f00 ffffffff 000000c0 00000000     ................
	...
    e3fc:	ffff0000 ffffffff 0000f8ff 3f0f0300     ...............?
    e40c:	ffffff7f e0f0f8fe 8080c0c0 80808080     ................
    e41c:	c0c0c080 7cf8f0e0 ffffff3f ffffffff     .......|?.......
    e42c:	000000ff 00000000 03010100 0f070703     ................
    e43c:	0f0f0f0f 070f0f0f 01030707 f0000001     ................
    e44c:	ffffffff 013fffff 00000000 00000000     ......?.........
	...
    e46c:	e0c08000 fffffff8 071f7fff 00000001     ................
    e47c:	00000000 7e7e3e3f f8fc7c7c f8f8f8f8     ....?>~~||......
    e48c:	fcf8f8f8 7f7e7c7c 0f1f3f3f 0003070f     ....||~.??......
	...
    e4a8:	fefefefe fefefefe 7e7e7e7e 7e7e7e7e     ........~~~~~~~~
    e4b8:	7e7e7e7e 7e7e7e7e 7e7e7e7e 00007e7e     ~~~~~~~~~~~~~~..
    e4c8:	00000000 ff000000 ffffffff 00ffffff     ................
	...
    e4f4:	ffff0000 ffffffff 0000ffff 00000000     ................
	...
    e51c:	ffffff00 ffffffff 3f3f3fff 3f3f3f3f     .........???????
    e52c:	3f3f3f3f 3f3f3f3f 3f3f3f3f 00000000     ????????????....
	...
    e544:	ffffffff ffffffff 00000000 00000000     ................
	...
    e568:	ff000000 ffffffff 00ffffff 00000000     ................
	...
    e590:	7f7f0000 7f7f7f7f 7e7e7f7f 7e7e7e7e     ..........~~~~~~
    e5a0:	7e7e7e7e 7e7e7e7e 7e7e7e7e 7e7e7e7e     ~~~~~~~~~~~~~~~~
    e5b0:	00007e7e                                ~~..

0000e5b4 <arrow_right_data>:
    e5b4:	80c0e0f0 070f0000 00000103              ............

0000e5c0 <sysfont_glyphs>:
	...
    e5e4:	00300000 00300030 00300030 00300030     ..0.0.0.0.0.0.0.
    e5f4:	00300000 00000030 00000000 00000000     ..0.0...........
    e604:	006c0000 006c006c 0000006c 00000000     ..l.l.l.l.......
	...
    e628:	00480048 004800fc 00480048 004800fc     H.H...H.H.H...H.
    e638:	00000048 00000000 00000000 00100000     H...............
    e648:	003c0010 00300040 00040008 00100078     ..<.@.0.....x...
    e658:	00000010 00000000 00000000 00000000     ................
    e668:	00a4007c 004800a8 00140010 004a002a     |.....H.....*.J.
    e678:	00000044 00000000 00000000 00700000     D.............p.
    e688:	00880088 00700088 008a0088 008c008a     ......p.........
    e698:	00000070 00000000 00000000 00100000     p...............
    e6a8:	00100010 00000000 00000000 00000000     ................
	...
    e6c4:	00100008 00200010 00200020 00200020     ...... . . . . .
    e6d4:	00100020 00080010 00000000 00000000      ...............
    e6e4:	00100020 00080010 00080008 00080008      ...............
    e6f4:	00100008 00200010 00000000 00000000     ...... .........
    e704:	00280000 007c0010 00280010 00000000     ..(...|...(.....
	...
    e72c:	00100010 00fe0010 00100010 00000010     ................
	...
    e754:	00180000 00300018 00000020 00000000     ......0. .......
	...
    e770:	00fe0000 00000000 00000000 00000000     ................
	...
    e794:	00180000 00000018 00000000 00000000     ................
    e7a4:	00000000 00080004 00100008 00200010     .............. .
    e7b4:	00400020 00000040 00000000 00000000      .@.@...........
    e7c4:	00780000 00840084 0094008c 00c400a4     ..x.............
    e7d4:	00840084 00000078 00000000 00000000     ....x...........
    e7e4:	00100000 00500030 00100010 00100010     ....0.P.........
    e7f4:	00100010 0000007c 00000000 00000000     ....|...........
    e804:	00700000 00080088 00100008 00200010     ..p........... .
    e814:	00400020 000000fc 00000000 00000000      .@.............
    e824:	00700000 00080088 00300008 00080008     ..p.......0.....
    e834:	00880008 00000070 00000000 00000000     ....p...........
    e844:	00080000 00280018 00480028 00880088     ......(.(.H.....
    e854:	000800fc 00000008 00000000 00000000     ................
    e864:	007c0000 00800080 00c400b8 00040004     ..|.............
    e874:	00840004 00000078 00000000 00000000     ....x...........
    e884:	00380000 00800040 00b00080 008400c8     ..8.@...........
    e894:	00480084 00000030 00000000 00000000     ..H.0...........
    e8a4:	00fc0000 00040004 00080008 00100010     ................
    e8b4:	00200020 00000040 00000000 00000000      . .@...........
    e8c4:	00780000 00840084 00780084 00840084     ..x.......x.....
    e8d4:	00840084 00000078 00000000 00000000     ....x...........
    e8e4:	00780000 00840084 008c0084 00040074     ..x.........t...
    e8f4:	00100008 000000e0 00000000 00000000     ................
	...
    e90c:	00300000 00000030 00300000 00000030     ..0.0.....0.0...
	...
    e92c:	00600000 00000060 00600000 00c00060     ..`.`.....`.`...
    e93c:	00000080 00000000 00000000 00000000     ................
    e94c:	00180004 00800060 00180060 00000004     ....`...`.......
	...
    e96c:	007e0000 00000000 0000007e 00000000     ..~.....~.......
	...
    e98c:	00300040 0002000c 0030000c 00000040     @.0.......0.@...
	...
    e9a4:	00700000 00080088 00100008 00200020     ..p......... . .
    e9b4:	00200000 00000020 00000000 00000000     .. . ...........
    e9c4:	00000000 003c0000 00ba0042 00aa00aa     ......<.B.......
    e9d4:	00bc00aa 003c0040 00000000 00000000     ....@.<.........
    e9e4:	00100000 00280010 00280028 007c0044     ......(.(.(.D.|.
    e9f4:	00820044 00000082 00000000 00000000     D...............
    ea04:	00f00000 00880088 00f00088 00880088     ................
    ea14:	00880088 000000f0 00000000 00000000     ................
    ea24:	00380000 00800044 00800080 00800080     ..8.D...........
    ea34:	00440080 00000038 00000000 00000000     ..D.8...........
    ea44:	00f00000 00840088 00840084 00840084     ................
    ea54:	00880084 000000f0 00000000 00000000     ................
    ea64:	007c0000 00400040 00780040 00400040     ..|.@.@.@.x.@.@.
    ea74:	00400040 0000007c 00000000 00000000     @.@.|...........
    ea84:	007c0000 00400040 00400040 00400078     ..|.@.@.@.@.x.@.
    ea94:	00400040 00000040 00000000 00000000     @.@.@...........
    eaa4:	00380000 00800044 00800080 0084009c     ..8.D...........
    eab4:	00440084 0000003c 00000000 00000000     ..D.<...........
    eac4:	00840000 00840084 00fc0084 00840084     ................
    ead4:	00840084 00000084 00000000 00000000     ................
    eae4:	007c0000 00100010 00100010 00100010     ..|.............
    eaf4:	00100010 0000007c 00000000 00000000     ....|...........
    eb04:	00f80000 00080008 00080008 00080008     ................
    eb14:	00100008 000000e0 00000000 00000000     ................
    eb24:	00840000 00880084 00a00090 008800d0     ................
    eb34:	00840088 00000084 00000000 00000000     ................
    eb44:	00800000 00800080 00800080 00800080     ................
    eb54:	00800080 000000fc 00000000 00000000     ................
    eb64:	00840000 00cc0084 00b400cc 008400b4     ................
    eb74:	00840084 00000084 00000000 00000000     ................
    eb84:	00840000 00c400c4 00a400a4 00940094     ................
    eb94:	008c008c 00000084 00000000 00000000     ................
    eba4:	00300000 00840048 00840084 00840084     ..0.H...........
    ebb4:	00480084 00000030 00000000 00000000     ..H.0...........
    ebc4:	00f00000 00840088 00840084 00f00088     ................
    ebd4:	00800080 00000080 00000000 00000000     ................
    ebe4:	00300000 00840048 00840084 00840084     ..0.H...........
    ebf4:	00480084 00200030 0000001c 00000000     ..H.0. .........
    ec04:	00f00000 00840088 00880084 009000f0     ................
    ec14:	00840088 00000084 00000000 00000000     ................
    ec24:	00780000 00800084 00300040 00040008     ..x.....@.0.....
    ec34:	00840004 00000078 00000000 00000000     ....x...........
    ec44:	00fe0000 00100010 00100010 00100010     ................
    ec54:	00100010 00000010 00000000 00000000     ................
    ec64:	00840000 00840084 00840084 00840084     ................
    ec74:	00840084 00000078 00000000 00000000     ....x...........
    ec84:	00820000 00440082 00440044 00280044     ......D.D.D.D.(.
    ec94:	00280028 00000010 00000000 00000000     (.(.............
    eca4:	00840000 00840084 00b40084 00b400b4     ................
    ecb4:	00480078 00000048 00000000 00000000     x.H.H...........
    ecc4:	00820000 00440044 00100028 00280010     ....D.D.(.....(.
    ecd4:	00440044 00000082 00000000 00000000     D.D.............
    ece4:	00820000 00440044 00280028 00100028     ....D.D.(.(.(...
    ecf4:	00100010 00000010 00000000 00000000     ................
    ed04:	00fc0000 00080004 00100008 00200010     .............. .
    ed14:	00400040 000000fe 00000000 00000000     @.@.............
    ed24:	008000e0 00800080 00800080 00800080     ................
    ed34:	00800080 00e00080 00000000 00000000     ................
    ed44:	00400000 00200040 00100020 00080010     ..@.@. . .......
    ed54:	00040008 00000004 00000000 00000000     ................
    ed64:	002000e0 00200020 00200020 00200020     .. . . . . . . .
    ed74:	00200020 00e00020 00000000 00000000      . . ...........
    ed84:	00100000 00440028 00000000 00000000     ....(.D.........
	...
    edb8:	0000007c 00000000 00000000 00200000     |............. .
    edc8:	00080010 00000000 00000000 00000000     ................
	...
    edec:	00040078 007c0004 008c0084 00000076     x.....|.....v...
	...
    ee04:	00800080 00800080 00c400b8 00840084     ................
    ee14:	00880084 000000f0 00000000 00000000     ................
	...
    ee2c:	0080007c 00800080 00800080 0000007c     |...........|...
	...
    ee44:	00020002 00020002 0042003e 00820082     ........>.B.....
    ee54:	00420082 0000003e 00000000 00000000     ..B.>...........
	...
    ee6c:	0082007c 00fe0082 00800080 0000007e     |...........~...
	...
    ee84:	001c0000 00200020 002000fc 00200020     .... . ... . . .
    ee94:	00200020 000000fc 00000000 00000000      . .............
	...
    eeac:	0084007c 00840084 008c0084 00040074     |...........t...
    eebc:	00380044 00000000 00800080 00800080     D.8.............
    eecc:	00c400b8 00840084 00840084 00000084     ................
	...
    eee4:	00100000 00000000 00100070 00100010     ........p.......
    eef4:	00100010 0000007c 00000000 00000000     ....|...........
    ef04:	00080000 00000000 00080078 00080008     ........x.......
    ef14:	00080008 00080008 00e00010 00000000     ................
    ef24:	00800080 00800080 00900088 00e000a0     ................
    ef34:	00880090 00000084 00000000 00000000     ................
    ef44:	00f00000 00100010 00100010 00100010     ................
    ef54:	00100010 000000fe 00000000 00000000     ................
	...
    ef6c:	00d400ac 00940094 00940094 00000094     ................
	...
    ef8c:	00c400b8 00840084 00840084 00000084     ................
	...
    efac:	00840078 00840084 00840084 00000078     x...........x...
	...
    efcc:	00c400b8 00840084 00840084 008000f8     ................
    efdc:	00800080 00000000 00000000 00000000     ................
    efec:	0084007c 00840084 00840084 0004007c     |...........|...
    effc:	00040004 00000000 00000000 00000000     ................
    f00c:	003000cc 00200020 00200020 000000f8     ..0. . . . .....
	...
    f02c:	0080007c 00780080 00040004 000000f8     |.....x.........
	...
    f048:	00200000 002000fc 00200020 00200020     .. ... . . . . .
    f058:	0000001c 00000000 00000000 00000000     ................
    f068:	00000000 00880088 00880088 00880088     ................
    f078:	00000074 00000000 00000000 00000000     t...............
    f088:	00000000 00440082 00280044 00100028     ......D.D.(.(...
    f098:	00000010 00000000 00000000 00000000     ................
    f0a8:	00000000 00840084 00b400b4 00480048     ............H.H.
    f0b8:	00000048 00000000 00000000 00000000     H...............
    f0c8:	00000000 00280044 00100028 00440028     ....D.(.(...(.D.
    f0d8:	00000044 00000000 00000000 00000000     D...............
    f0e8:	00000000 00440082 00280044 00280028     ......D.D.(.(.(.
    f0f8:	00100010 00200020 00000000 00000000     .... . .........
    f108:	00000000 000400fc 00100008 00400020     ............ .@.
    f118:	000000fc 00000000 00000000 00100008     ................
    f128:	00080010 00100008 00080010 00100008     ................
    f138:	00080010 00000000 00000000 00100010     ................
    f148:	00100010 00000010 00100000 00100010     ................
    f158:	00100010 00000000 00000000 00100020     ............ ...
    f168:	00200010 00100020 00200010 00100020     .. . ..... . ...
    f178:	00200010 00000000 74696157 20676e69     .. .....Waiting 
    f188:	00726f66 20535047 00786966 61206325     for.GPS fix.%c a
    f198:	00736978 696c6143 74617262 00000065     xis.Calibrate...
    f1a8:	62616e45 676e696c 00000000 53525047     Enabling....GPRS
    f1b8:	00000000 65636341 6f72656c 6574656d     ....Acceleromete
    f1c8:	00000072 75746553 00000070 74746553     r...Setup...Sett
    f1d8:	73676e69 00000000 004d5347 204d5347     ings....GSM.GSM 
    f1e8:	75646f4d 0000656c 67676f4c 20676e69     Module..Logging 
    f1f8:	71657266 0000002e 656c6449 646f4d20     freq....Idle Mod
    f208:	00000065 70736944 0079616c 65656c53     e...Display.Slee
    f218:	6f6d2070 00006564 65776f50 00000072     p mode..Power...
    f228:	6b636142 00000000 73203031 00006365     Back....10 sec..
    f238:	73203033 00006365 696d2031 0000006e     30 sec..1 min...
    f248:	696d2035 0000006e 6d203031 00006e69     5 min...10 min..
    f258:	6d203033 00006e69 6f682031 00007275     30 min..1 hour..
    f268:	6e727554 66666f20 00000000 656c6449     Turn off....Idle
    f278:	646f6d20 00000065 67676f4c 00676e69      mode...Logging.
    f288:	74697845 00000000 0000002c 22732522     Exit....,..."%s"
    f298:	0000003a 00006425 69766544 00006563     :...%d..Device..
    f2a8:	72746e45 00736569 0000005b 0000007b     Entries.[...{...
    f2b8:	00000074 66352e25 00000000 0000616c     t...%.5f....la..
    f2c8:	00006e6c 66312e25 00000000 00000073     ln..%.1f....s...
    f2d8:	00000063 00000069 00000067 00000066     c...i...g...f...
    f2e8:	0000007d 0000005d 482b5441 44505454     }...]...AT+HTTPD
    f2f8:	3d415441 332c6425 30303030 00000000     ATA=%d,30000....
    f308:	4e574f44 44414f4c 00000000 00004b4f     DOWNLOAD....OK..
    f318:	000025b0 00002510 0000251c 00002526     .%...%...%..&%..
    f328:	00002542 0000254c 00002568 00002572     B%..L%..h%..r%..
    f338:	0000258a 0000259a 000025b0 000025a6     .%...%...%...%..
    f348:	5454482b 54434150 004e4f49 0a0d7325     +HTTPACTION.%s..
    f358:	00000000 532b5441 52425041 312c333d     ....AT+SAPBR=3,1
    f368:	4f43222c 5059544e 222c2245 53525047     ,"CONTYPE","GPRS
    f378:	00000022 532b5441 52425041 312c333d     "...AT+SAPBR=3,1
    f388:	5041222c 222c224e 696c6e6f 742e656e     ,"APN","online.t
    f398:	61696c65 2265732e 00000000 482b5441     elia.se"....AT+H
    f3a8:	49505454 0054494e 482b5441 50505454     TTPINIT.AT+HTTPP
    f3b8:	3d415241 44494322 00312c22 482b5441     ARA="CID",1.AT+H
    f3c8:	50505454 3d415241 22415522 4f46222c     TTPPARA="UA","FO
    f3d8:	0022414e 482b5441 50505454 3d415241     NA".AT+HTTPPARA=
    f3e8:	4e4f4322 544e4554 61222c22 696c7070     "CONTENT","appli
    f3f8:	69746163 6a2f6e6f 226e6f73 00000000     cation/json"....
    f408:	482b5441 50505454 3d415241 4c525522     AT+HTTPPARA="URL
    f418:	68222c22 3a707474 72742f2f 6f637069     ","http://tripco
    f428:	7475706d 612e7265 6572757a 73626577     mputer.azurewebs
    f438:	73657469 74656e2e 6970612f 7461642f     ites.net/api/dat
    f448:	676f6c61 00000022 482b5441 50505454     alog"...AT+HTTPP
    f458:	3d415241 4d495422 54554f45 30332c22     ARA="TIMEOUT",30
    f468:	00000000 532b5441 52425041 312c303d     ....AT+SAPBR=0,1
    f478:	00000000 532b5441 52425041 312c313d     ....AT+SAPBR=1,1
    f488:	00000000 305a5441 00000000 30455441     ....ATZ0....ATE0
    f498:	00000000 432b5441 50535047 313d5257     ....AT+CGPSPWR=1
    f4a8:	00000000 432b5441 50535047 303d5257     ....AT+CGPSPWR=0
    f4b8:	00000000 432b5441 49535047 333d464e     ....AT+CGPSINF=3
    f4c8:	00000032 5047432b 464e4953 00000000     2...+CGPSINF....
    f4d8:	432b5441 53535047 55544154 00003f53     AT+CGPSSTATUS?..
    f4e8:	61636f4c 6e6f6974 00443320 482b5441     Location 3D.AT+H
    f4f8:	41505454 4f495443 00303d4e 482b5441     TTPACTION=0.AT+H
    f508:	41505454 4f495443 00313d4e 00005441     TTPACTION=1.AT..
    f518:	00003192 0000318a 0000319a 000031a2     .1...1...1...1..
    f528:	000031ac 000031b6                       .1...1..

0000f530 <DISPLAY1.14188>:
    f530:	4f5b063f 077d6d66 0000677f              ?.[Ofm}..g..

0000f53c <tc_interrupt_vectors.13899>:
    f53c:	00141312 0000382e 00003a78 00003a78     .....8..x:..x:..
    f54c:	00003a78 00003a78 00003a78 00003a78     x:..x:..x:..x:..
    f55c:	00003a78 00003a78 00003a78 00003a78     x:..x:..x:..x:..
    f56c:	00003a78 00003a78 00003a78 00003a78     x:..x:..x:..x:..
    f57c:	00003a78 00003816 00003a78 00003a78     x:...8..x:..x:..
    f58c:	00003a78 00003a78 00003a78 00003a78     x:..x:..x:..x:..
    f59c:	00003a78 00003a78 00003a78 00003a78     x:..x:..x:..x:..
    f5ac:	00003a78 00003a78 00003a78 00003a78     x:..x:..x:..x:..
    f5bc:	00003a78 00003826 00003a78 00003a78     x:..&8..x:..x:..
    f5cc:	00003a78 00003a78 00003a78 00003a78     x:..x:..x:..x:..
    f5dc:	00003a78 00003a78 00003a78 00003a78     x:..x:..x:..x:..
    f5ec:	00003a78 00003a78 00003a78 00003a78     x:..x:..x:..x:..
    f5fc:	00003a78 0000381e 000037fe 00003836     x:...8...7..68..
    f60c:	0000380e 00003806 00000002 00000003     .8...8..........
    f61c:	0000ffff 0000ffff 00000004 00000005     ................
    f62c:	00000006 00000007 0000ffff 0000ffff     ................
    f63c:	0000ffff 0000ffff 0000ffff 0000ffff     ................
    f64c:	0000ffff 0000ffff 00000008 00000009     ................
    f65c:	0000000a 0000000b 00003cce 00003cce     .........<...<..
    f66c:	00003caa 00003cce 00003caa 00003c96     .<...<...<...<..
    f67c:	00003c96 00003cce 00003cce 00003cce     .<...<...<...<..
    f68c:	00003cce 00003cce 00003cce 00003cce     .<...<...<...<..
    f69c:	00003cce 00003cce 00003cce 00003cce     .<...<...<...<..
    f6ac:	00003cce 00003cce 00003cce 00003cce     .<...<...<...<..
    f6bc:	00003cce 00003cce 00003cce 00003cce     .<...<...<...<..
    f6cc:	00003cce 00003cce 00003cce 00003cce     .<...<...<...<..
    f6dc:	00003cce 00003cce 00003cce 00003cce     .<...<...<...<..
    f6ec:	00003cce 00003cce 00003cce 00003cce     .<...<...<...<..
    f6fc:	00003cce 00003cce 00003cce 00003cce     .<...<...<...<..
    f70c:	00003cce 00003cce 00003cce 00003cce     .<...<...<...<..
    f71c:	00003cce 00003cce 00003cce 00003cce     .<...<...<...<..
    f72c:	00003cce 00003cce 00003cce 00003cce     .<...<...<...<..
    f73c:	00003cce 00003cce 00003cce 00003cce     .<...<...<...<..
    f74c:	00003cce 00003cce 00003cce 00003cce     .<...<...<...<..
    f75c:	00003cce 00003cce 00003caa 00003caa     .<...<...<...<..
    f76c:	00003cb2 00003cb2 00003cb2 00003cb2     .<...<...<...<..
    f77c:	42000800 42000c00 42001000 42001400     ...B...B...B...B
    f78c:	0c0b0a09 0000502c 00005088 00005088     ....,P...P...P..
    f79c:	00005026 00005026 00005042 00005032     &P..&P..BP..2P..
    f7ac:	00005048 00005076 0000520c 00005278     HP..vP...R..xR..
    f7bc:	00005278 000051ec 000051fe 0000521a     xR...Q...Q...R..
    f7cc:	000051f0 00005228 00005268 42002c00     .Q..(R..hR...,.B
    f7dc:	42003000 42003400 001c1c1b 10000800     .0.B.4.B........
    f7ec:	00002000 41744545 50524f4d 456d752e     . ..EEtAMORP.umE
    f7fc:	00000000                                ....

0000f800 <atanlo>:
    f800:	222f65e2 3c7a2b7f 33145c07 3c81a626     .e/".+z<.\.3&..<
    f810:	7af0cbbd 3c700788 33145c07 3c91a626     ...z..p<.\.3&..<

0000f820 <atanhi>:
    f820:	0561bb4f 3fddac67 54442d18 3fe921fb     O.a.g..?.-DT.!.?
    f830:	d281f69b 3fef730b 54442d18 3ff921fb     .....s.?.-DT.!.?
    f840:	74727173 00000000 00000043              sqrt....C...

0000f84c <_global_impure_ptr>:
    f84c:	2000010c                                ... 

0000f850 <tinytens>:
    f850:	97d889bc 3c9cd2b2 d5a8a733 3949f623     .......<3...#.I9
    f860:	44f4a73d 32a50ffd cf8c979d 255bba08     =..D...2......[%
    f870:	64ac6f43 11680628                       Co.d(.h.

0000f878 <fpi.5246>:
    f878:	00000035 fffffbce 000003cb 00000001     5...............
    f888:	00000000                                ....

0000f88c <fpinan.5282>:
    f88c:	00000034 fffffbce 000003cb 00000001     4...............
    f89c:	00000000 2b302d23 6c680020 6665004c     ....#-0+ .hlL.ef
    f8ac:	47464567 464e4900 666e6900 4e414e00     gEFG.INF.inf.NAN
    f8bc:	6e616e00 30003000 34333231 38373635     .nan.0.012345678
    f8cc:	43424139 00464544 33323130 37363534     9ABCDEF.01234567
    f8dc:	62613938 66656463 20200000                       89abcdef.

0000f8e5 <_ctype_>:
    f8e5:	20202000 20202020 28282020 20282828     .         ((((( 
    f8f5:	20202020 20202020 20202020 20202020                     
    f905:	10108820 10101010 10101010 10101010      ...............
    f915:	04040410 04040404 10040404 10101010     ................
    f925:	41411010 41414141 01010101 01010101     ..AAAAAA........
    f935:	01010101 01010101 01010101 10101010     ................
    f945:	42421010 42424242 02020202 02020202     ..BBBBBB........
    f955:	02020202 02020202 02020202 10101010     ................
    f965:	00000020 00000000 00000000 00000000      ...............
	...
    f9e5:	666e4900 74696e69 614e0079 0000004e              .Infinity.NaN..

0000f9f4 <__sf_fake_stdin>:
	...

0000fa14 <__sf_fake_stdout>:
	...

0000fa34 <__sf_fake_stderr>:
	...
    fa54:	49534f50 002e0058 00000000              POSIX.......

0000fa60 <__mprec_tens>:
    fa60:	00000000 3ff00000 00000000 40240000     .......?......$@
    fa70:	00000000 40590000 00000000 408f4000     ......Y@.....@.@
    fa80:	00000000 40c38800 00000000 40f86a00     .......@.....j.@
    fa90:	00000000 412e8480 00000000 416312d0     .......A......cA
    faa0:	00000000 4197d784 00000000 41cdcd65     .......A....e..A
    fab0:	20000000 4202a05f e8000000 42374876     ... _..B....vH7B
    fac0:	a2000000 426d1a94 e5400000 42a2309c     ......mB..@..0.B
    fad0:	1e900000 42d6bcc4 26340000 430c6bf5     .......B..4&.k.C
    fae0:	37e08000 4341c379 85d8a000 43763457     ...7y.AC....W4vC
    faf0:	674ec800 43abc16d 60913d00 43e158e4     ..Ngm..C.=.`.X.C
    fb00:	78b58c40 4415af1d d6e2ef50 444b1ae4     @..x...DP.....KD
    fb10:	064dd592 4480f0cf c7e14af6 44b52d02     ..M....D.J...-.D
    fb20:	79d99db4 44ea7843                       ...yCx.D

0000fb28 <__mprec_bigtens>:
    fb28:	37e08000 4341c379 b5056e17 4693b8b5     ...7y.AC.n.....F
    fb38:	e93ff9f5 4d384f03 f9301d32 5a827748     ..?..O8M2.0.Hw.Z
    fb48:	7f73bf3c 75154fdd                       <.s..O.u

0000fb50 <p05.5281>:
    fb50:	00000005 00000019 0000007d 0000b2bc     ........}.......
    fb60:	0000b26e 0000b29c 0000b1f6 0000b29c     n...............
    fb70:	0000b292 0000b29c 0000b1f6 0000b26e     ............n...
    fb80:	0000b26e 0000b292 0000b1f6 0000b1ee     n...............
    fb90:	0000b1ee 0000b1ee 0000b2a2 0000b660     ............`...
    fba0:	0000b65a 0000b65a 0000b650 0000b5b0     Z...Z...P.......
    fbb0:	0000b5b0 0000b646 0000b650 0000b5b0     ....F...P.......
    fbc0:	0000b646 0000b5b0 0000b650 0000b5ae     F.......P.......
    fbd0:	0000b5ae 0000b5ae 0000b6e8 0000c43c     ............<...
    fbe0:	0000c3d8 0000c420 0000c306 0000c420     .... ....... ...
    fbf0:	0000c414 0000c420 0000c306 0000c3d8     .... ...........
    fc00:	0000c3d8 0000c414 0000c306 0000c2fc     ................
    fc10:	0000c2fc 0000c2fc 0000c660 0000cd0c     ........`.......
    fc20:	0000cefa 0000cefa 0000ccec 0000cbd6     ................
    fc30:	0000cbd6 0000ccde 0000ccec 0000cbd6     ................
    fc40:	0000ccde 0000cbd6 0000ccec 0000cbd4     ................
    fc50:	0000cbd4 0000cbd4 0000cf02              ............

0000fc5c <_init>:
    fc5c:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
    fc5e:	46c0      	nop			; (mov r8, r8)
    fc60:	bcf8      	pop	{r3, r4, r5, r6, r7}
    fc62:	bc08      	pop	{r3}
    fc64:	469e      	mov	lr, r3
    fc66:	4770      	bx	lr

0000fc68 <__init_array_start>:
    fc68:	000000d9 	.word	0x000000d9

0000fc6c <_fini>:
    fc6c:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
    fc6e:	46c0      	nop			; (mov r8, r8)
    fc70:	bcf8      	pop	{r3, r4, r5, r6, r7}
    fc72:	bc08      	pop	{r3}
    fc74:	469e      	mov	lr, r3
    fc76:	4770      	bx	lr

0000fc78 <__fini_array_start>:
    fc78:	000000b1 	.word	0x000000b1
