{"lc": 1, "type": "constructor", "id": ["langchain", "schema", "document", "Document"], "kwargs": {"metadata": {"source": "/home/guanzhideng145/research/ip_portal/patent_kg/patents/1235_US20240143524A1.pdf"}, "page_content": "in NTT, and calculates (a,+ a,)/2, (a,-a)xw/2 in INTT (i.e. Step 7-14). When the state signal is (11), (write state), the 46-bit output data from the RAM _2 is expanded to 64-bit, then written into the output FIFO. A write counter is used in the address generator to generate the address of the RAM_2. After completing the writing operation, the NTT transformation module returns to", "type": "Document"}}