// Seed: 3716134270
module module_0 (
    input uwire id_0,
    input tri id_1,
    input wor id_2,
    output tri0 id_3,
    output wand id_4,
    input wire id_5,
    input wor id_6,
    input tri0 id_7,
    output wand id_8,
    input supply1 id_9,
    input tri id_10,
    output supply1 id_11,
    input supply0 id_12,
    output wor id_13,
    input wire id_14,
    input supply0 id_15,
    input wor id_16,
    input tri0 id_17,
    input tri0 id_18,
    output supply1 id_19,
    input tri1 id_20,
    output uwire id_21,
    input tri id_22,
    output tri0 id_23,
    input tri id_24,
    input wire id_25,
    input tri0 id_26,
    input tri1 id_27,
    input wire id_28,
    output wand id_29,
    input tri id_30,
    input tri id_31,
    input wire id_32
);
  wire id_34;
  wire id_35;
  assign module_1.id_10 = 0;
endmodule
module module_1 (
    input supply0 id_0,
    input tri1 id_1,
    output wand id_2,
    input wand id_3,
    input supply1 id_4,
    input tri0 id_5,
    input wire id_6,
    output wor id_7,
    input wire id_8,
    input tri0 id_9,
    input wire id_10,
    input tri0 id_11,
    input tri1 id_12,
    input wor id_13,
    output tri0 id_14,
    input uwire id_15,
    input uwire id_16,
    input wand id_17,
    output wand id_18,
    input tri id_19,
    output tri0 id_20,
    output wire id_21
);
  assign id_20 = 1;
  assign id_2  = id_10 ? 1 : -id_5;
  module_0 modCall_1 (
      id_9,
      id_10,
      id_1,
      id_18,
      id_14,
      id_19,
      id_4,
      id_11,
      id_18,
      id_13,
      id_9,
      id_7,
      id_10,
      id_21,
      id_8,
      id_15,
      id_19,
      id_10,
      id_16,
      id_18,
      id_4,
      id_7,
      id_13,
      id_18,
      id_16,
      id_0,
      id_16,
      id_16,
      id_0,
      id_18,
      id_5,
      id_15,
      id_12
  );
  always @(1 == 1) begin : LABEL_0
    wait (-1);
  end
endmodule
