

================================================================
== Vitis HLS Report for 'data_gen_config'
================================================================
* Date:           Fri Mar 29 11:32:08 2024

* Version:        2022.1 (Build 3526262 on Mon Apr 18 15:47:01 MDT 2022)
* Project:        data_gen_hls_prj
* Solution:       solution1 (Vivado IP Flow Target)
* Product family: zynquplus
* Target device:  xczu9eg-ffvb1156-2-e


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+---------+----------+------------+
    |  Clock |  Target | Estimated| Uncertainty|
    +--------+---------+----------+------------+
    |ap_clk  |  5.00 ns|  1.339 ns|     1.35 ns|
    +--------+---------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+----------+----------+-----+-----+---------+
    |  Latency (cycles) |  Latency (absolute) |  Interval | Pipeline|
    |   min   |   max   |    min   |    max   | min | max |   Type  |
    +---------+---------+----------+----------+-----+-----+---------+
    |      807|      807|  4.035 us|  4.035 us|  808|  808|       no|
    +---------+---------+----------+----------+-----+-----+---------+

    + Detail: 
        * Instance: 
        +----------------------------------------------------+------------------------------------------+---------+---------+----------+----------+-----+-----+---------+
        |                                                    |                                          |  Latency (cycles) |  Latency (absolute) |  Interval | Pipeline|
        |                      Instance                      |                  Module                  |   min   |   max   |    min   |    max   | min | max |   Type  |
        +----------------------------------------------------+------------------------------------------+---------+---------+----------+----------+-----+-----+---------+
        |grp_data_gen_config_Pipeline_data_gen_label0_fu_70  |data_gen_config_Pipeline_data_gen_label0  |      800|      800|  4.000 us|  4.000 us|  800|  800|       no|
        +----------------------------------------------------+------------------------------------------+---------+---------+----------+----------+-----+-----+---------+

        * Loop: 
        N/A



================================================================
== Utilization Estimates
================================================================
* Summary: 
+-----------------+---------+------+--------+--------+-----+
|       Name      | BRAM_18K|  DSP |   FF   |   LUT  | URAM|
+-----------------+---------+------+--------+--------+-----+
|DSP              |        -|     -|       -|       -|    -|
|Expression       |        -|     -|       0|       6|    -|
|FIFO             |        -|     -|       -|       -|    -|
|Instance         |       54|     -|      13|     113|    -|
|Memory           |        -|     -|       -|       -|    -|
|Multiplexer      |        -|     -|       -|      89|    -|
|Register         |        -|     -|       9|       -|    -|
+-----------------+---------+------+--------+--------+-----+
|Total            |       54|     0|      22|     208|    0|
+-----------------+---------+------+--------+--------+-----+
|Available        |     1824|  2520|  548160|  274080|    0|
+-----------------+---------+------+--------+--------+-----+
|Utilization (%)  |        2|     0|      ~0|      ~0|    0|
+-----------------+---------+------+--------+--------+-----+

+ Detail: 
    * Instance: 
    +----------------------------------------------------+------------------------------------------+---------+----+----+-----+-----+
    |                      Instance                      |                  Module                  | BRAM_18K| DSP| FF | LUT | URAM|
    +----------------------------------------------------+------------------------------------------+---------+----+----+-----+-----+
    |grp_data_gen_config_Pipeline_data_gen_label0_fu_70  |data_gen_config_Pipeline_data_gen_label0  |       54|   0|  13|  113|    0|
    +----------------------------------------------------+------------------------------------------+---------+----+----+-----+-----+
    |Total                                               |                                          |       54|   0|  13|  113|    0|
    +----------------------------------------------------+------------------------------------------+---------+----+----+-----+-----+

    * DSP: 
    N/A

    * Memory: 
    N/A

    * FIFO: 
    N/A

    * Expression: 
    +--------------------------------------------------------------------+----------+----+---+----+------------+------------+
    |                            Variable Name                           | Operation| DSP| FF| LUT| Bitwidth P0| Bitwidth P1|
    +--------------------------------------------------------------------+----------+----+---+----+------------+------------+
    |grp_data_gen_config_Pipeline_data_gen_label0_fu_70_Output_2_TREADY  |       and|   0|  0|   2|           1|           1|
    |ap_block_state1                                                     |        or|   0|  0|   2|           1|           1|
    |ap_block_state8                                                     |        or|   0|  0|   2|           1|           1|
    +--------------------------------------------------------------------+----------+----+---+----+------------+------------+
    |Total                                                               |          |   0|  0|   6|           3|           3|
    +--------------------------------------------------------------------+----------+----+---+----+------------+------------+

    * Multiplexer: 
    +-----------------------------+----+-----------+-----+-----------+
    |             Name            | LUT| Input Size| Bits| Total Bits|
    +-----------------------------+----+-----------+-----+-----------+
    |Output_1_TDATA_blk_n         |   9|          2|    1|          2|
    |Output_1_TDATA_int_regslice  |  31|          6|   64|        384|
    |ap_NS_fsm                    |  49|          9|    1|          9|
    +-----------------------------+----+-----------+-----+-----------+
    |Total                        |  89|         17|   66|        395|
    +-----------------------------+----+-----------+-----+-----------+

    * Register: 
    +-----------------------------------------------------------------+---+----+-----+-----------+
    |                               Name                              | FF| LUT| Bits| Const Bits|
    +-----------------------------------------------------------------+---+----+-----+-----------+
    |ap_CS_fsm                                                        |  8|   0|    8|          0|
    |grp_data_gen_config_Pipeline_data_gen_label0_fu_70_ap_start_reg  |  1|   0|    1|          0|
    +-----------------------------------------------------------------+---+----+-----+-----------+
    |Total                                                            |  9|   0|    9|          0|
    +-----------------------------------------------------------------+---+----+-----+-----------+



================================================================
== Interface
================================================================
* Summary: 
+-----------------+-----+-----+------------+-----------------+--------------+
|    RTL Ports    | Dir | Bits|  Protocol  |  Source Object  |    C Type    |
+-----------------+-----+-----+------------+-----------------+--------------+
|ap_clk           |   in|    1|  ap_ctrl_hs|  data_gen_config|  return value|
|ap_rst_n         |   in|    1|  ap_ctrl_hs|  data_gen_config|  return value|
|ap_start         |   in|    1|  ap_ctrl_hs|  data_gen_config|  return value|
|ap_done          |  out|    1|  ap_ctrl_hs|  data_gen_config|  return value|
|ap_idle          |  out|    1|  ap_ctrl_hs|  data_gen_config|  return value|
|ap_ready         |  out|    1|  ap_ctrl_hs|  data_gen_config|  return value|
|Output_1_TDATA   |  out|   64|        axis|         Output_1|       pointer|
|Output_1_TVALID  |  out|    1|        axis|         Output_1|       pointer|
|Output_1_TREADY  |   in|    1|        axis|         Output_1|       pointer|
|Output_2_TDATA   |  out|  512|        axis|         Output_2|       pointer|
|Output_2_TVALID  |  out|    1|        axis|         Output_2|       pointer|
|Output_2_TREADY  |   in|    1|        axis|         Output_2|       pointer|
+-----------------+-----+-----+------------+-----------------+--------------+

