// Seed: 5298709
module module_0 (
    output tri1 id_0,
    output tri1 id_1
);
  wand id_3;
  id_4(
      id_3 == id_3
  );
  assign id_0 = id_3;
  id_5(
      (-1)
  );
  assign id_1 = -1'b0;
  module_2 modCall_1 (
      id_4,
      id_4,
      id_3,
      id_4,
      id_4,
      id_1,
      id_3,
      id_0,
      id_4,
      id_3,
      id_3,
      id_3,
      id_4,
      id_4,
      id_4,
      id_3,
      id_4,
      id_4,
      id_3,
      id_3,
      id_1,
      id_4,
      id_3,
      id_4,
      id_1
  );
  assign module_1.type_1 = 0;
  assign id_4 = id_3;
  wire id_6;
endmodule
module module_1 (
    input tri id_0,
    id_6,
    input wor id_1,
    output supply1 id_2,
    input supply0 id_3,
    input wand id_4
);
  assign id_2 = ~1;
  bufif0 primCall (id_2, id_1, id_3);
  module_0 modCall_1 (
      id_2,
      id_2
  );
endmodule
module module_2 (
    output wor id_0,
    output wire id_1,
    input supply1 id_2,
    input tri1 id_3,
    output tri1 id_4,
    output uwire id_5,
    input tri1 id_6,
    output tri id_7,
    id_26,
    input supply1 id_8,
    output supply1 id_9,
    output wire id_10,
    input wire id_11,
    output tri id_12,
    input wire id_13,
    output wand id_14,
    id_27,
    input tri0 id_15,
    output wor id_16,
    input supply1 id_17,
    input uwire id_18,
    input supply0 id_19,
    output tri id_20,
    input tri id_21,
    output tri0 id_22,
    output supply1 id_23,
    output wor id_24
);
  wire id_28;
  assign module_0.type_3 = 0;
endmodule
