Andys-MacBook-Pro:src andyoconnell$ python3 main.py

================ Clock Cycle 1 ==============
GlobalPC: x7a004
Inst: xa1020000
IncrPC: x7a004

IF/ID Write ----------------
Inst = xa1020000
IF/ID Read ------------------
Inst = x0

ID/EX Write ----------------
RegDst:  0
ALUSrc:  0
ALUOp:  0
MemRead:  0
Memwrite:  0
MemToReg:  0
RegWrite:  0
IncrPC: 0
ReadReg1Value: 0
ReadReg2Value: 0
SEOffset:  0
WriteReg_20_16:  0
WriteReg_15_11:  0
Function:  0

ID/EX Read ------------------
RegDst:  0
ALUSrc:  0
ALUOp:  0
MemRead:  0
Memwrite:  0
MemToReg:  0
RegWrite:  0
IncrPC: 0
ReadReg1Value: 0
ReadReg2Value: 0
SEOffset:  0
WriteReg_20_16:  0
WriteReg_15_11:  0
Function:  0

EX/MEM Write-------------------
MemRead:  0
MemWrite:  0
Branch:  0
MemToReg:  0
RegWrite:  0
Zero:  1
ALUResult: 0
SWValue: 0
WriteRegNum:  0

EX/MEM Read-------------------
MemRead:  0
MemWrite:  0
Branch:  0
MemToReg:  0
RegWrite:  0
Zero:  0
ALUResult: 0
SWValue: 0
WriteRegNum:  0

MEM/WB Write-----------------------
MemToReg:  0
RegWrite:  0
ALUResult: 0
WriteRegNum:  0
LWDataValue:  x

MEM/WB Read-----------------------
MemToReg:  0
RegWrite:  0
ALUResult: 0
WriteRegNum:  0
LWDataValue:  0

------------Registers-------------
Regs[0] = 0
Regs[1] = 101
Regs[2] = 102
Regs[3] = 103
Regs[4] = 104
Regs[5] = 105
Regs[6] = 106
Regs[7] = 107
Regs[8] = 108
Regs[9] = 109
Regs[10] = 10a
Regs[11] = 10b
Regs[12] = 10c
Regs[13] = 10d
Regs[14] = 10e
Regs[15] = 10f
Regs[16] = 110
Regs[17] = 111
Regs[18] = 112
Regs[19] = 113
Regs[20] = 114
Regs[21] = 115
Regs[22] = 116
Regs[23] = 117
Regs[24] = 118
Regs[25] = 119
Regs[26] = 11a
Regs[27] = 11b
Regs[28] = 11c
Regs[29] = 11d
Regs[30] = 11e
Regs[31] = 11f

================ Clock Cycle 2 ==============
GlobalPC: x7a008
Inst: x810afffc
IncrPC: x7a008

IF/ID Write ----------------
Inst = x810afffc
IF/ID Read ------------------
Inst = xa1020000

ID/EX Write ----------------
RegDst:  x
ALUSrc:  1
ALUOp:  0
MemRead:  0
Memwrite:  1
MemToReg:  x
RegWrite:  0
IncrPC: 0
ReadReg1Value: 108
ReadReg2Value: 102
SEOffset:  0
WriteReg_20_16:  8
WriteReg_15_11:  2
Function:  x

ID/EX Read ------------------
RegDst:  0
ALUSrc:  0
ALUOp:  0
MemRead:  0
Memwrite:  0
MemToReg:  0
RegWrite:  0
IncrPC: 0
ReadReg1Value: 0
ReadReg2Value: 0
SEOffset:  0
WriteReg_20_16:  0
WriteReg_15_11:  0
Function:  0

EX/MEM Write-------------------
MemRead:  0
MemWrite:  0
Branch:  0
MemToReg:  0
RegWrite:  0
Zero:  1
ALUResult: 0
SWValue: 0
WriteRegNum:  0

EX/MEM Read-------------------
MemRead:  0
MemWrite:  0
Branch:  0
MemToReg:  0
RegWrite:  0
Zero:  1
ALUResult: 0
SWValue: 0
WriteRegNum:  0

MEM/WB Write-----------------------
MemToReg:  0
RegWrite:  0
ALUResult: 0
WriteRegNum:  0
LWDataValue:  x

MEM/WB Read-----------------------
MemToReg:  0
RegWrite:  0
ALUResult: 0
WriteRegNum:  0
LWDataValue:  x

------------Registers-------------
Regs[0] = 0
Regs[1] = 101
Regs[2] = 102
Regs[3] = 103
Regs[4] = 104
Regs[5] = 105
Regs[6] = 106
Regs[7] = 107
Regs[8] = 108
Regs[9] = 109
Regs[10] = 10a
Regs[11] = 10b
Regs[12] = 10c
Regs[13] = 10d
Regs[14] = 10e
Regs[15] = 10f
Regs[16] = 110
Regs[17] = 111
Regs[18] = 112
Regs[19] = 113
Regs[20] = 114
Regs[21] = 115
Regs[22] = 116
Regs[23] = 117
Regs[24] = 118
Regs[25] = 119
Regs[26] = 11a
Regs[27] = 11b
Regs[28] = 11c
Regs[29] = 11d
Regs[30] = 11e
Regs[31] = 11f

================ Clock Cycle 3 ==============
GlobalPC: x7a00c
Inst: x831820
IncrPC: x7a00c

IF/ID Write ----------------
Inst = x831820
IF/ID Read ------------------
Inst = x810afffc

ID/EX Write ----------------
RegDst:  0
ALUSrc:  1
ALUOp:  0
MemRead:  1
Memwrite:  0
MemToReg:  1
RegWrite:  1
IncrPC: 0
ReadReg1Value: 108
ReadReg2Value: 10a
SEOffset:  -4
WriteReg_20_16:  8
WriteReg_15_11:  10
Function:  x

ID/EX Read ------------------
RegDst:  x
ALUSrc:  1
ALUOp:  0
MemRead:  0
Memwrite:  1
MemToReg:  x
RegWrite:  0
IncrPC: 0
ReadReg1Value: 108
ReadReg2Value: 102
SEOffset:  0
WriteReg_20_16:  8
WriteReg_15_11:  2
Function:  x

EX/MEM Write-------------------
MemRead:  0
MemWrite:  1
Branch:  0
MemToReg:  x
RegWrite:  0
Zero:  0
ALUResult: 108
SWValue: 102
WriteRegNum:  2

EX/MEM Read-------------------
MemRead:  0
MemWrite:  0
Branch:  0
MemToReg:  0
RegWrite:  0
Zero:  1
ALUResult: 0
SWValue: 0
WriteRegNum:  0

MEM/WB Write-----------------------
MemToReg:  0
RegWrite:  0
ALUResult: 0
WriteRegNum:  0
LWDataValue:  x

MEM/WB Read-----------------------
MemToReg:  0
RegWrite:  0
ALUResult: 0
WriteRegNum:  0
LWDataValue:  x

------------Registers-------------
Regs[0] = 0
Regs[1] = 101
Regs[2] = 102
Regs[3] = 103
Regs[4] = 104
Regs[5] = 105
Regs[6] = 106
Regs[7] = 107
Regs[8] = 108
Regs[9] = 109
Regs[10] = 10a
Regs[11] = 10b
Regs[12] = 10c
Regs[13] = 10d
Regs[14] = 10e
Regs[15] = 10f
Regs[16] = 110
Regs[17] = 111
Regs[18] = 112
Regs[19] = 113
Regs[20] = 114
Regs[21] = 115
Regs[22] = 116
Regs[23] = 117
Regs[24] = 118
Regs[25] = 119
Regs[26] = 11a
Regs[27] = 11b
Regs[28] = 11c
Regs[29] = 11d
Regs[30] = 11e
Regs[31] = 11f

================ Clock Cycle 4 ==============
GlobalPC: x7a010
Inst: x1263820
IncrPC: x7a010

IF/ID Write ----------------
Inst = x1263820
IF/ID Read ------------------
Inst = x831820

ID/EX Write ----------------
RegDst:  1
ALUSrc:  0
ALUOp:  2
MemRead:  0
Memwrite:  0
MemToReg:  0
RegWrite:  1
IncrPC: 0
ReadReg1Value: 104
ReadReg2Value: 103
SEOffset:  x
WriteReg_20_16:  4
WriteReg_15_11:  3
Function:  32

ID/EX Read ------------------
RegDst:  0
ALUSrc:  1
ALUOp:  0
MemRead:  1
Memwrite:  0
MemToReg:  1
RegWrite:  1
IncrPC: 0
ReadReg1Value: 108
ReadReg2Value: 10a
SEOffset:  -4
WriteReg_20_16:  8
WriteReg_15_11:  10
Function:  x

EX/MEM Write-------------------
MemRead:  1
MemWrite:  0
Branch:  0
MemToReg:  1
RegWrite:  1
Zero:  0
ALUResult: 104
SWValue: 10a
WriteRegNum:  10

EX/MEM Read-------------------
MemRead:  0
MemWrite:  1
Branch:  0
MemToReg:  x
RegWrite:  0
Zero:  0
ALUResult: 108
SWValue: 102
WriteRegNum:  2

MEM/WB Write-----------------------
MemToReg:  x
RegWrite:  0
ALUResult: 108
WriteRegNum:  2
LWDataValue:  x

MEM/WB Read-----------------------
MemToReg:  0
RegWrite:  0
ALUResult: 0
WriteRegNum:  0
LWDataValue:  x

------------Registers-------------
Regs[0] = 0
Regs[1] = 101
Regs[2] = 102
Regs[3] = 103
Regs[4] = 104
Regs[5] = 105
Regs[6] = 106
Regs[7] = 107
Regs[8] = 108
Regs[9] = 109
Regs[10] = 10a
Regs[11] = 10b
Regs[12] = 10c
Regs[13] = 10d
Regs[14] = 10e
Regs[15] = 10f
Regs[16] = 110
Regs[17] = 111
Regs[18] = 112
Regs[19] = 113
Regs[20] = 114
Regs[21] = 115
Regs[22] = 116
Regs[23] = 117
Regs[24] = 118
Regs[25] = 119
Regs[26] = 11a
Regs[27] = 11b
Regs[28] = 11c
Regs[29] = 11d
Regs[30] = 11e
Regs[31] = 11f

================ Clock Cycle 5 ==============
GlobalPC: x7a014
Inst: x1224820
IncrPC: x7a014

IF/ID Write ----------------
Inst = x1224820
IF/ID Read ------------------
Inst = x1263820

ID/EX Write ----------------
RegDst:  1
ALUSrc:  0
ALUOp:  2
MemRead:  0
Memwrite:  0
MemToReg:  0
RegWrite:  1
IncrPC: 0
ReadReg1Value: 109
ReadReg2Value: 106
SEOffset:  x
WriteReg_20_16:  9
WriteReg_15_11:  7
Function:  32

ID/EX Read ------------------
RegDst:  1
ALUSrc:  0
ALUOp:  2
MemRead:  0
Memwrite:  0
MemToReg:  0
RegWrite:  1
IncrPC: 0
ReadReg1Value: 104
ReadReg2Value: 103
SEOffset:  x
WriteReg_20_16:  4
WriteReg_15_11:  3
Function:  32

EX/MEM Write-------------------
MemRead:  0
MemWrite:  0
Branch:  0
MemToReg:  0
RegWrite:  1
Zero:  0
ALUResult: 207
SWValue: 103
WriteRegNum:  3

EX/MEM Read-------------------
MemRead:  1
MemWrite:  0
Branch:  0
MemToReg:  1
RegWrite:  1
Zero:  0
ALUResult: 104
SWValue: 10a
WriteRegNum:  10

MEM/WB Write-----------------------
MemToReg:  1
RegWrite:  1
ALUResult: 104
WriteRegNum:  10
LWDataValue:  4

MEM/WB Read-----------------------
MemToReg:  x
RegWrite:  0
ALUResult: 108
WriteRegNum:  2
LWDataValue:  x

------------Registers-------------
Regs[0] = 0
Regs[1] = 101
Regs[2] = 102
Regs[3] = 103
Regs[4] = 104
Regs[5] = 105
Regs[6] = 106
Regs[7] = 107
Regs[8] = 108
Regs[9] = 109
Regs[10] = 10a
Regs[11] = 10b
Regs[12] = 10c
Regs[13] = 10d
Regs[14] = 10e
Regs[15] = 10f
Regs[16] = 110
Regs[17] = 111
Regs[18] = 112
Regs[19] = 113
Regs[20] = 114
Regs[21] = 115
Regs[22] = 116
Regs[23] = 117
Regs[24] = 118
Regs[25] = 119
Regs[26] = 11a
Regs[27] = 11b
Regs[28] = 11c
Regs[29] = 11d
Regs[30] = 11e
Regs[31] = 11f

================ Clock Cycle 6 ==============
GlobalPC: x7a018
Inst: x81180000
IncrPC: x7a018

IF/ID Write ----------------
Inst = x81180000
IF/ID Read ------------------
Inst = x1224820

ID/EX Write ----------------
RegDst:  1
ALUSrc:  0
ALUOp:  2
MemRead:  0
Memwrite:  0
MemToReg:  0
RegWrite:  1
IncrPC: 0
ReadReg1Value: 109
ReadReg2Value: 102
SEOffset:  x
WriteReg_20_16:  9
WriteReg_15_11:  9
Function:  32

ID/EX Read ------------------
RegDst:  1
ALUSrc:  0
ALUOp:  2
MemRead:  0
Memwrite:  0
MemToReg:  0
RegWrite:  1
IncrPC: 0
ReadReg1Value: 109
ReadReg2Value: 106
SEOffset:  x
WriteReg_20_16:  9
WriteReg_15_11:  7
Function:  32

EX/MEM Write-------------------
MemRead:  0
MemWrite:  0
Branch:  0
MemToReg:  0
RegWrite:  1
Zero:  0
ALUResult: 20f
SWValue: 106
WriteRegNum:  7

EX/MEM Read-------------------
MemRead:  0
MemWrite:  0
Branch:  0
MemToReg:  0
RegWrite:  1
Zero:  0
ALUResult: 207
SWValue: 103
WriteRegNum:  3

MEM/WB Write-----------------------
MemToReg:  0
RegWrite:  1
ALUResult: 207
WriteRegNum:  3
LWDataValue:  x

MEM/WB Read-----------------------
MemToReg:  1
RegWrite:  1
ALUResult: 104
WriteRegNum:  10
LWDataValue:  4

------------Registers-------------
Regs[0] = 0
Regs[1] = 101
Regs[2] = 102
Regs[3] = 103
Regs[4] = 104
Regs[5] = 105
Regs[6] = 106
Regs[7] = 107
Regs[8] = 108
Regs[9] = 109
Regs[10] = 4
Regs[11] = 10b
Regs[12] = 10c
Regs[13] = 10d
Regs[14] = 10e
Regs[15] = 10f
Regs[16] = 110
Regs[17] = 111
Regs[18] = 112
Regs[19] = 113
Regs[20] = 114
Regs[21] = 115
Regs[22] = 116
Regs[23] = 117
Regs[24] = 118
Regs[25] = 119
Regs[26] = 11a
Regs[27] = 11b
Regs[28] = 11c
Regs[29] = 11d
Regs[30] = 11e
Regs[31] = 11f

================ Clock Cycle 7 ==============
GlobalPC: x7a01c
Inst: x81510010
IncrPC: x7a01c

IF/ID Write ----------------
Inst = x81510010
IF/ID Read ------------------
Inst = x81180000

ID/EX Write ----------------
RegDst:  0
ALUSrc:  1
ALUOp:  0
MemRead:  1
Memwrite:  0
MemToReg:  1
RegWrite:  1
IncrPC: 0
ReadReg1Value: 108
ReadReg2Value: 118
SEOffset:  0
WriteReg_20_16:  8
WriteReg_15_11:  24
Function:  x

ID/EX Read ------------------
RegDst:  1
ALUSrc:  0
ALUOp:  2
MemRead:  0
Memwrite:  0
MemToReg:  0
RegWrite:  1
IncrPC: 0
ReadReg1Value: 109
ReadReg2Value: 102
SEOffset:  x
WriteReg_20_16:  9
WriteReg_15_11:  9
Function:  32

EX/MEM Write-------------------
MemRead:  0
MemWrite:  0
Branch:  0
MemToReg:  0
RegWrite:  1
Zero:  0
ALUResult: 20b
SWValue: 102
WriteRegNum:  9

EX/MEM Read-------------------
MemRead:  0
MemWrite:  0
Branch:  0
MemToReg:  0
RegWrite:  1
Zero:  0
ALUResult: 20f
SWValue: 106
WriteRegNum:  7

MEM/WB Write-----------------------
MemToReg:  0
RegWrite:  1
ALUResult: 20f
WriteRegNum:  7
LWDataValue:  x

MEM/WB Read-----------------------
MemToReg:  0
RegWrite:  1
ALUResult: 207
WriteRegNum:  3
LWDataValue:  x

------------Registers-------------
Regs[0] = 0
Regs[1] = 101
Regs[2] = 102
Regs[3] = 207
Regs[4] = 104
Regs[5] = 105
Regs[6] = 106
Regs[7] = 107
Regs[8] = 108
Regs[9] = 109
Regs[10] = 4
Regs[11] = 10b
Regs[12] = 10c
Regs[13] = 10d
Regs[14] = 10e
Regs[15] = 10f
Regs[16] = 110
Regs[17] = 111
Regs[18] = 112
Regs[19] = 113
Regs[20] = 114
Regs[21] = 115
Regs[22] = 116
Regs[23] = 117
Regs[24] = 118
Regs[25] = 119
Regs[26] = 11a
Regs[27] = 11b
Regs[28] = 11c
Regs[29] = 11d
Regs[30] = 11e
Regs[31] = 11f

================ Clock Cycle 8 ==============
GlobalPC: x7a020
Inst: x624022
IncrPC: x7a020

IF/ID Write ----------------
Inst = x624022
IF/ID Read ------------------
Inst = x81510010

ID/EX Write ----------------
RegDst:  0
ALUSrc:  1
ALUOp:  0
MemRead:  1
Memwrite:  0
MemToReg:  1
RegWrite:  1
IncrPC: 0
ReadReg1Value: 4
ReadReg2Value: 111
SEOffset:  16
WriteReg_20_16:  10
WriteReg_15_11:  17
Function:  x

ID/EX Read ------------------
RegDst:  0
ALUSrc:  1
ALUOp:  0
MemRead:  1
Memwrite:  0
MemToReg:  1
RegWrite:  1
IncrPC: 0
ReadReg1Value: 108
ReadReg2Value: 118
SEOffset:  0
WriteReg_20_16:  8
WriteReg_15_11:  24
Function:  x

EX/MEM Write-------------------
MemRead:  1
MemWrite:  0
Branch:  0
MemToReg:  1
RegWrite:  1
Zero:  0
ALUResult: 108
SWValue: 118
WriteRegNum:  24

EX/MEM Read-------------------
MemRead:  0
MemWrite:  0
Branch:  0
MemToReg:  0
RegWrite:  1
Zero:  0
ALUResult: 20b
SWValue: 102
WriteRegNum:  9

MEM/WB Write-----------------------
MemToReg:  0
RegWrite:  1
ALUResult: 20b
WriteRegNum:  9
LWDataValue:  x

MEM/WB Read-----------------------
MemToReg:  0
RegWrite:  1
ALUResult: 20f
WriteRegNum:  7
LWDataValue:  x

------------Registers-------------
Regs[0] = 0
Regs[1] = 101
Regs[2] = 102
Regs[3] = 207
Regs[4] = 104
Regs[5] = 105
Regs[6] = 106
Regs[7] = 20f
Regs[8] = 108
Regs[9] = 109
Regs[10] = 4
Regs[11] = 10b
Regs[12] = 10c
Regs[13] = 10d
Regs[14] = 10e
Regs[15] = 10f
Regs[16] = 110
Regs[17] = 111
Regs[18] = 112
Regs[19] = 113
Regs[20] = 114
Regs[21] = 115
Regs[22] = 116
Regs[23] = 117
Regs[24] = 118
Regs[25] = 119
Regs[26] = 11a
Regs[27] = 11b
Regs[28] = 11c
Regs[29] = 11d
Regs[30] = 11e
Regs[31] = 11f

================ Clock Cycle 9 ==============
GlobalPC: x7a024
Inst: x0
IncrPC: x7a024

IF/ID Write ----------------
Inst = x0
IF/ID Read ------------------
Inst = x624022

ID/EX Write ----------------
RegDst:  1
ALUSrc:  0
ALUOp:  2
MemRead:  0
Memwrite:  0
MemToReg:  0
RegWrite:  1
IncrPC: 0
ReadReg1Value: 207
ReadReg2Value: 102
SEOffset:  x
WriteReg_20_16:  3
WriteReg_15_11:  8
Function:  34

ID/EX Read ------------------
RegDst:  0
ALUSrc:  1
ALUOp:  0
MemRead:  1
Memwrite:  0
MemToReg:  1
RegWrite:  1
IncrPC: 0
ReadReg1Value: 4
ReadReg2Value: 111
SEOffset:  16
WriteReg_20_16:  10
WriteReg_15_11:  17
Function:  x

EX/MEM Write-------------------
MemRead:  1
MemWrite:  0
Branch:  0
MemToReg:  1
RegWrite:  1
Zero:  0
ALUResult: 14
SWValue: 111
WriteRegNum:  17

EX/MEM Read-------------------
MemRead:  1
MemWrite:  0
Branch:  0
MemToReg:  1
RegWrite:  1
Zero:  0
ALUResult: 108
SWValue: 118
WriteRegNum:  24

MEM/WB Write-----------------------
MemToReg:  1
RegWrite:  1
ALUResult: 108
WriteRegNum:  24
LWDataValue:  258

MEM/WB Read-----------------------
MemToReg:  0
RegWrite:  1
ALUResult: 20b
WriteRegNum:  9
LWDataValue:  x

------------Registers-------------
Regs[0] = 0
Regs[1] = 101
Regs[2] = 102
Regs[3] = 207
Regs[4] = 104
Regs[5] = 105
Regs[6] = 106
Regs[7] = 20f
Regs[8] = 108
Regs[9] = 20b
Regs[10] = 4
Regs[11] = 10b
Regs[12] = 10c
Regs[13] = 10d
Regs[14] = 10e
Regs[15] = 10f
Regs[16] = 110
Regs[17] = 111
Regs[18] = 112
Regs[19] = 113
Regs[20] = 114
Regs[21] = 115
Regs[22] = 116
Regs[23] = 117
Regs[24] = 118
Regs[25] = 119
Regs[26] = 11a
Regs[27] = 11b
Regs[28] = 11c
Regs[29] = 11d
Regs[30] = 11e
Regs[31] = 11f

================ Clock Cycle 10 ==============
GlobalPC: x7a028
Inst: x0
IncrPC: x7a028

IF/ID Write ----------------
Inst = x0
IF/ID Read ------------------
Inst = x0

ID/EX Write ----------------
RegDst:  0
ALUSrc:  0
ALUOp:  0
MemRead:  0
Memwrite:  0
MemToReg:  0
RegWrite:  0
IncrPC: 0
ReadReg1Value: 0
ReadReg2Value: 0
SEOffset:  0
WriteReg_20_16:  0
WriteReg_15_11:  0
Function:  0

ID/EX Read ------------------
RegDst:  1
ALUSrc:  0
ALUOp:  2
MemRead:  0
Memwrite:  0
MemToReg:  0
RegWrite:  1
IncrPC: 0
ReadReg1Value: 207
ReadReg2Value: 102
SEOffset:  x
WriteReg_20_16:  3
WriteReg_15_11:  8
Function:  34

EX/MEM Write-------------------
MemRead:  0
MemWrite:  0
Branch:  0
MemToReg:  0
RegWrite:  1
Zero:  0
ALUResult: 309
SWValue: 102
WriteRegNum:  8

EX/MEM Read-------------------
MemRead:  1
MemWrite:  0
Branch:  0
MemToReg:  1
RegWrite:  1
Zero:  0
ALUResult: 14
SWValue: 111
WriteRegNum:  17

MEM/WB Write-----------------------
MemToReg:  1
RegWrite:  1
ALUResult: 14
WriteRegNum:  17
LWDataValue:  20

MEM/WB Read-----------------------
MemToReg:  1
RegWrite:  1
ALUResult: 108
WriteRegNum:  24
LWDataValue:  258

------------Registers-------------
Regs[0] = 0
Regs[1] = 101
Regs[2] = 102
Regs[3] = 207
Regs[4] = 104
Regs[5] = 105
Regs[6] = 106
Regs[7] = 20f
Regs[8] = 108
Regs[9] = 20b
Regs[10] = 4
Regs[11] = 10b
Regs[12] = 10c
Regs[13] = 10d
Regs[14] = 10e
Regs[15] = 10f
Regs[16] = 110
Regs[17] = 111
Regs[18] = 112
Regs[19] = 113
Regs[20] = 114
Regs[21] = 115
Regs[22] = 116
Regs[23] = 117
Regs[24] = 102
Regs[25] = 119
Regs[26] = 11a
Regs[27] = 11b
Regs[28] = 11c
Regs[29] = 11d
Regs[30] = 11e
Regs[31] = 11f

================ Clock Cycle 11 ==============
GlobalPC: x7a02c
Inst: x0
IncrPC: x7a02c

IF/ID Write ----------------
Inst = x0
IF/ID Read ------------------
Inst = x0

ID/EX Write ----------------
RegDst:  0
ALUSrc:  0
ALUOp:  0
MemRead:  0
Memwrite:  0
MemToReg:  0
RegWrite:  0
IncrPC: 0
ReadReg1Value: 0
ReadReg2Value: 0
SEOffset:  0
WriteReg_20_16:  0
WriteReg_15_11:  0
Function:  0

ID/EX Read ------------------
RegDst:  0
ALUSrc:  0
ALUOp:  0
MemRead:  0
Memwrite:  0
MemToReg:  0
RegWrite:  0
IncrPC: 0
ReadReg1Value: 0
ReadReg2Value: 0
SEOffset:  0
WriteReg_20_16:  0
WriteReg_15_11:  0
Function:  0

EX/MEM Write-------------------
MemRead:  0
MemWrite:  0
Branch:  0
MemToReg:  0
RegWrite:  0
Zero:  1
ALUResult: 0
SWValue: 0
WriteRegNum:  0

EX/MEM Read-------------------
MemRead:  0
MemWrite:  0
Branch:  0
MemToReg:  0
RegWrite:  1
Zero:  0
ALUResult: 309
SWValue: 102
WriteRegNum:  8

MEM/WB Write-----------------------
MemToReg:  0
RegWrite:  1
ALUResult: 309
WriteRegNum:  8
LWDataValue:  x

MEM/WB Read-----------------------
MemToReg:  1
RegWrite:  1
ALUResult: 14
WriteRegNum:  17
LWDataValue:  20

------------Registers-------------
Regs[0] = 0
Regs[1] = 101
Regs[2] = 102
Regs[3] = 207
Regs[4] = 104
Regs[5] = 105
Regs[6] = 106
Regs[7] = 20f
Regs[8] = 108
Regs[9] = 20b
Regs[10] = 4
Regs[11] = 10b
Regs[12] = 10c
Regs[13] = 10d
Regs[14] = 10e
Regs[15] = 10f
Regs[16] = 110
Regs[17] = 14
Regs[18] = 112
Regs[19] = 113
Regs[20] = 114
Regs[21] = 115
Regs[22] = 116
Regs[23] = 117
Regs[24] = 102
Regs[25] = 119
Regs[26] = 11a
Regs[27] = 11b
Regs[28] = 11c
Regs[29] = 11d
Regs[30] = 11e
Regs[31] = 11f

================ Clock Cycle 12 ==============
GlobalPC: x7a030
Inst: x0
IncrPC: x7a030

IF/ID Write ----------------
Inst = x0
IF/ID Read ------------------
Inst = x0

ID/EX Write ----------------
RegDst:  0
ALUSrc:  0
ALUOp:  0
MemRead:  0
Memwrite:  0
MemToReg:  0
RegWrite:  0
IncrPC: 0
ReadReg1Value: 0
ReadReg2Value: 0
SEOffset:  0
WriteReg_20_16:  0
WriteReg_15_11:  0
Function:  0

ID/EX Read ------------------
RegDst:  0
ALUSrc:  0
ALUOp:  0
MemRead:  0
Memwrite:  0
MemToReg:  0
RegWrite:  0
IncrPC: 0
ReadReg1Value: 0
ReadReg2Value: 0
SEOffset:  0
WriteReg_20_16:  0
WriteReg_15_11:  0
Function:  0

EX/MEM Write-------------------
MemRead:  0
MemWrite:  0
Branch:  0
MemToReg:  0
RegWrite:  0
Zero:  1
ALUResult: 0
SWValue: 0
WriteRegNum:  0

EX/MEM Read-------------------
MemRead:  0
MemWrite:  0
Branch:  0
MemToReg:  0
RegWrite:  0
Zero:  1
ALUResult: 0
SWValue: 0
WriteRegNum:  0

MEM/WB Write-----------------------
MemToReg:  0
RegWrite:  0
ALUResult: 0
WriteRegNum:  0
LWDataValue:  x

MEM/WB Read-----------------------
MemToReg:  0
RegWrite:  1
ALUResult: 309
WriteRegNum:  8
LWDataValue:  x

------------Registers-------------
Regs[0] = 0
Regs[1] = 101
Regs[2] = 102
Regs[3] = 207
Regs[4] = 104
Regs[5] = 105
Regs[6] = 106
Regs[7] = 20f
Regs[8] = 309
Regs[9] = 20b
Regs[10] = 4
Regs[11] = 10b
Regs[12] = 10c
Regs[13] = 10d
Regs[14] = 10e
Regs[15] = 10f
Regs[16] = 110
Regs[17] = 14
Regs[18] = 112
Regs[19] = 113
Regs[20] = 114
Regs[21] = 115
Regs[22] = 116
Regs[23] = 117
Regs[24] = 102
Regs[25] = 119
Regs[26] = 11a
Regs[27] = 11b
Regs[28] = 11c
Regs[29] = 11d
Regs[30] = 11e
Regs[31] = 11f

---------UNIT TESTING BELOW-------------------

Test1: sb $2 0($8) -- Value should be x102
     Main_Mem[x108] = x102

Test2: lb $10 -4($8) -- Value should be x4
     Regs[10] = x4

Test3: add $3 $4 $3 -- Value should be x207
     Regs[3] = x207

Test4: add $7 $9 $6 -- Value should be x20F
     Regs[7] = x20f

Test5: add $9 $9 $2 -- Value should be x20B
     Regs[9] = x20b

Test6: lb $24 0($8) -- Value should be x102 (due to instruction in 1)
     Regs[24] = x102

Test7: lb $17 16($10) -- Value should be x14 ($10=x4+x10 then Main_Mem[x14]=x14  Register 10 was changed in test2)
     Regs[17] = x14

Test8: sub $8 $3 $2 -- Value should be x309
     Regs[8] = x309
