<!DOCTYPE html PUBLIC "-//W3C//DTD XHTML 1.0 Transitional//EN" "http://www.w3.org/TR/xhtml1/DTD/xhtml1-transitional.dtd">
<html xmlns="http://www.w3.org/1999/xhtml">
<head>
<meta http-equiv="Content-Type" content="text/xhtml;charset=UTF-8"/>
<meta http-equiv="X-UA-Compatible" content="IE=9"/>
<meta name="generator" content="Doxygen 1.8.6"/>
<title>Spresense NuttX SDK: sdk/bsp/src/chip/cxd56_scufifo.h Source File</title>
<link href="tabs.css" rel="stylesheet" type="text/css"/>
<script type="text/javascript" src="jquery.js"></script>
<script type="text/javascript" src="dynsections.js"></script>
<link href="search/search.css" rel="stylesheet" type="text/css"/>
<script type="text/javascript" src="search/search.js"></script>
<script type="text/javascript">
  $(document).ready(function() { searchBox.OnSelectItem(0); });
</script>
<link href="doxygen.css" rel="stylesheet" type="text/css" />
</head>
<body>
<div id="top"><!-- do not remove this div, it is closed by doxygen! -->
<div id="titlearea">
<table cellspacing="0" cellpadding="0">
 <tbody>
 <tr style="height: 56px;">
  <td style="padding-left: 0.5em;">
   <div id="projectname">Spresense NuttX SDK
   </div>
  </td>
 </tr>
 </tbody>
</table>
</div>
<!-- end header part -->
<!-- Generated by Doxygen 1.8.6 -->
<script type="text/javascript">
var searchBox = new SearchBox("searchBox", "search",false,'Search');
</script>
  <div id="navrow1" class="tabs">
    <ul class="tablist">
      <li><a href="index.html"><span>Main&#160;Page</span></a></li>
      <li><a href="pages.html"><span>Related&#160;Pages</span></a></li>
      <li><a href="modules.html"><span>Modules</span></a></li>
      <li><a href="namespaces.html"><span>Namespaces</span></a></li>
      <li><a href="annotated.html"><span>Classes</span></a></li>
      <li class="current"><a href="files.html"><span>Files</span></a></li>
      <li>
        <div id="MSearchBox" class="MSearchBoxInactive">
        <span class="left">
          <img id="MSearchSelect" src="search/mag_sel.png"
               onmouseover="return searchBox.OnSearchSelectShow()"
               onmouseout="return searchBox.OnSearchSelectHide()"
               alt=""/>
          <input type="text" id="MSearchField" value="Search" accesskey="S"
               onfocus="searchBox.OnSearchFieldFocus(true)" 
               onblur="searchBox.OnSearchFieldFocus(false)" 
               onkeyup="searchBox.OnSearchFieldChange(event)"/>
          </span><span class="right">
            <a id="MSearchClose" href="javascript:searchBox.CloseResultsWindow()"><img id="MSearchCloseImg" border="0" src="search/close.png" alt=""/></a>
          </span>
        </div>
      </li>
    </ul>
  </div>
  <div id="navrow2" class="tabs2">
    <ul class="tablist">
      <li><a href="files.html"><span>File&#160;List</span></a></li>
      <li><a href="globals.html"><span>File&#160;Members</span></a></li>
    </ul>
  </div>
<!-- window showing the filter options -->
<div id="MSearchSelectWindow"
     onmouseover="return searchBox.OnSearchSelectShow()"
     onmouseout="return searchBox.OnSearchSelectHide()"
     onkeydown="return searchBox.OnSearchSelectKey(event)">
<a class="SelectItem" href="javascript:void(0)" onclick="searchBox.OnSelectItem(0)"><span class="SelectionMark">&#160;</span>All</a><a class="SelectItem" href="javascript:void(0)" onclick="searchBox.OnSelectItem(1)"><span class="SelectionMark">&#160;</span>Classes</a><a class="SelectItem" href="javascript:void(0)" onclick="searchBox.OnSelectItem(2)"><span class="SelectionMark">&#160;</span>Namespaces</a><a class="SelectItem" href="javascript:void(0)" onclick="searchBox.OnSelectItem(3)"><span class="SelectionMark">&#160;</span>Files</a><a class="SelectItem" href="javascript:void(0)" onclick="searchBox.OnSelectItem(4)"><span class="SelectionMark">&#160;</span>Functions</a><a class="SelectItem" href="javascript:void(0)" onclick="searchBox.OnSelectItem(5)"><span class="SelectionMark">&#160;</span>Variables</a><a class="SelectItem" href="javascript:void(0)" onclick="searchBox.OnSelectItem(6)"><span class="SelectionMark">&#160;</span>Typedefs</a><a class="SelectItem" href="javascript:void(0)" onclick="searchBox.OnSelectItem(7)"><span class="SelectionMark">&#160;</span>Enumerations</a><a class="SelectItem" href="javascript:void(0)" onclick="searchBox.OnSelectItem(8)"><span class="SelectionMark">&#160;</span>Enumerator</a><a class="SelectItem" href="javascript:void(0)" onclick="searchBox.OnSelectItem(9)"><span class="SelectionMark">&#160;</span>Macros</a><a class="SelectItem" href="javascript:void(0)" onclick="searchBox.OnSelectItem(10)"><span class="SelectionMark">&#160;</span>Groups</a><a class="SelectItem" href="javascript:void(0)" onclick="searchBox.OnSelectItem(11)"><span class="SelectionMark">&#160;</span>Pages</a></div>

<!-- iframe showing the search results (closed by default) -->
<div id="MSearchResultsWindow">
<iframe src="javascript:void(0)" frameborder="0" 
        name="MSearchResults" id="MSearchResults">
</iframe>
</div>

<div id="nav-path" class="navpath">
  <ul>
<li class="navelem"><a class="el" href="dir_243a4ba6b4f893d71afbb5a3e90552fa.html">sdk</a></li><li class="navelem"><a class="el" href="dir_1b831ef1cecb49d6eddab2beb5a76e48.html">bsp</a></li><li class="navelem"><a class="el" href="dir_c336fc8c88d837198ebe667d85f05a84.html">src</a></li><li class="navelem"><a class="el" href="dir_6d7bb3b933c5ab3f0cf0bdb102398245.html">chip</a></li>  </ul>
</div>
</div><!-- top -->
<div class="header">
  <div class="headertitle">
<div class="title">cxd56_scufifo.h</div>  </div>
</div><!--header-->
<div class="contents">
<div class="fragment"><div class="line"><a name="l00001"></a><span class="lineno">    1</span>&#160;<span class="comment">/****************************************************************************</span></div>
<div class="line"><a name="l00002"></a><span class="lineno">    2</span>&#160;<span class="comment"> * bsp/src/chip/cxd56_scufifo.h</span></div>
<div class="line"><a name="l00003"></a><span class="lineno">    3</span>&#160;<span class="comment"> *</span></div>
<div class="line"><a name="l00004"></a><span class="lineno">    4</span>&#160;<span class="comment"> *   Copyright 2018 Sony Semiconductor Solutions Corporation</span></div>
<div class="line"><a name="l00005"></a><span class="lineno">    5</span>&#160;<span class="comment"> *</span></div>
<div class="line"><a name="l00006"></a><span class="lineno">    6</span>&#160;<span class="comment"> * Redistribution and use in source and binary forms, with or without</span></div>
<div class="line"><a name="l00007"></a><span class="lineno">    7</span>&#160;<span class="comment"> * modification, are permitted provided that the following conditions</span></div>
<div class="line"><a name="l00008"></a><span class="lineno">    8</span>&#160;<span class="comment"> * are met:</span></div>
<div class="line"><a name="l00009"></a><span class="lineno">    9</span>&#160;<span class="comment"> *</span></div>
<div class="line"><a name="l00010"></a><span class="lineno">   10</span>&#160;<span class="comment"> * 1. Redistributions of source code must retain the above copyright</span></div>
<div class="line"><a name="l00011"></a><span class="lineno">   11</span>&#160;<span class="comment"> *    notice, this list of conditions and the following disclaimer.</span></div>
<div class="line"><a name="l00012"></a><span class="lineno">   12</span>&#160;<span class="comment"> * 2. Redistributions in binary form must reproduce the above copyright</span></div>
<div class="line"><a name="l00013"></a><span class="lineno">   13</span>&#160;<span class="comment"> *    notice, this list of conditions and the following disclaimer in</span></div>
<div class="line"><a name="l00014"></a><span class="lineno">   14</span>&#160;<span class="comment"> *    the documentation and/or other materials provided with the</span></div>
<div class="line"><a name="l00015"></a><span class="lineno">   15</span>&#160;<span class="comment"> *    distribution.</span></div>
<div class="line"><a name="l00016"></a><span class="lineno">   16</span>&#160;<span class="comment"> * 3. Neither the name of Sony Semiconductor Solutions Corporation nor</span></div>
<div class="line"><a name="l00017"></a><span class="lineno">   17</span>&#160;<span class="comment"> *    the names of its contributors may be used to endorse or promote</span></div>
<div class="line"><a name="l00018"></a><span class="lineno">   18</span>&#160;<span class="comment"> *    products derived from this software without specific prior written</span></div>
<div class="line"><a name="l00019"></a><span class="lineno">   19</span>&#160;<span class="comment"> *    permission.</span></div>
<div class="line"><a name="l00020"></a><span class="lineno">   20</span>&#160;<span class="comment"> *</span></div>
<div class="line"><a name="l00021"></a><span class="lineno">   21</span>&#160;<span class="comment"> * THIS SOFTWARE IS PROVIDED BY THE COPYRIGHT HOLDERS AND CONTRIBUTORS</span></div>
<div class="line"><a name="l00022"></a><span class="lineno">   22</span>&#160;<span class="comment"> * &quot;AS IS&quot; AND ANY EXPRESS OR IMPLIED WARRANTIES, INCLUDING, BUT NOT</span></div>
<div class="line"><a name="l00023"></a><span class="lineno">   23</span>&#160;<span class="comment"> * LIMITED TO, THE IMPLIED WARRANTIES OF MERCHANTABILITY AND FITNESS</span></div>
<div class="line"><a name="l00024"></a><span class="lineno">   24</span>&#160;<span class="comment"> * FOR A PARTICULAR PURPOSE ARE DISCLAIMED. IN NO EVENT SHALL THE</span></div>
<div class="line"><a name="l00025"></a><span class="lineno">   25</span>&#160;<span class="comment"> * COPYRIGHT OWNER OR CONTRIBUTORS BE LIABLE FOR ANY DIRECT, INDIRECT,</span></div>
<div class="line"><a name="l00026"></a><span class="lineno">   26</span>&#160;<span class="comment"> * INCIDENTAL, SPECIAL, EXEMPLARY, OR CONSEQUENTIAL DAMAGES (INCLUDING,</span></div>
<div class="line"><a name="l00027"></a><span class="lineno">   27</span>&#160;<span class="comment"> * BUT NOT LIMITED TO, PROCUREMENT OF SUBSTITUTE GOODS OR SERVICES; LOSS</span></div>
<div class="line"><a name="l00028"></a><span class="lineno">   28</span>&#160;<span class="comment"> * OF USE, DATA, OR PROFITS; OR BUSINESS INTERRUPTION) HOWEVER CAUSED</span></div>
<div class="line"><a name="l00029"></a><span class="lineno">   29</span>&#160;<span class="comment"> * AND ON ANY THEORY OF LIABILITY, WHETHER IN CONTRACT, STRICT</span></div>
<div class="line"><a name="l00030"></a><span class="lineno">   30</span>&#160;<span class="comment"> * LIABILITY, OR TORT (INCLUDING NEGLIGENCE OR OTHERWISE) ARISING IN</span></div>
<div class="line"><a name="l00031"></a><span class="lineno">   31</span>&#160;<span class="comment"> * ANY WAY OUT OF THE USE OF THIS SOFTWARE, EVEN IF ADVISED OF THE</span></div>
<div class="line"><a name="l00032"></a><span class="lineno">   32</span>&#160;<span class="comment"> * POSSIBILITY OF SUCH DAMAGE.</span></div>
<div class="line"><a name="l00033"></a><span class="lineno">   33</span>&#160;<span class="comment"> *</span></div>
<div class="line"><a name="l00034"></a><span class="lineno">   34</span>&#160;<span class="comment"> ****************************************************************************/</span></div>
<div class="line"><a name="l00035"></a><span class="lineno">   35</span>&#160;</div>
<div class="line"><a name="l00036"></a><span class="lineno">   36</span>&#160;<span class="preprocessor">#ifndef __ARCH_ARM_SRC_CXD56XX_CHIP_CXD56_SCUFIFO_H</span></div>
<div class="line"><a name="l00037"></a><span class="lineno">   37</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define __ARCH_ARM_SRC_CXD56XX_CHIP_CXD56_SCUFIFO_H</span></div>
<div class="line"><a name="l00038"></a><span class="lineno">   38</span>&#160;<span class="preprocessor"></span></div>
<div class="line"><a name="l00039"></a><span class="lineno">   39</span>&#160;<span class="preprocessor">#define SCUFIFO_R_CTRL0(fn)      (((fn) * 0x20) + SCUFIFO_D0_R1_C_CTRL0)</span></div>
<div class="line"><a name="l00040"></a><span class="lineno">   40</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define SCUFIFO_R_CTRL1(fn)      (((fn) * 0x20) + SCUFIFO_D0_R1_C_CTRL1)</span></div>
<div class="line"><a name="l00041"></a><span class="lineno">   41</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define SCUFIFO_R_STATUS0(fn)    (((fn) * 0x20) + SCUFIFO_D0_R1_C_STATUS0)</span></div>
<div class="line"><a name="l00042"></a><span class="lineno">   42</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define SCUFIFO_R_STATUS1(fn)    (((fn) * 0x20) + SCUFIFO_D0_R1_C_STATUS1)</span></div>
<div class="line"><a name="l00043"></a><span class="lineno">   43</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define SCUFIFO_R_TIMESTAMP0(fn) (((fn) * 0x20) + SCUFIFO_D0_R1_C_TIMSTAMP0)</span></div>
<div class="line"><a name="l00044"></a><span class="lineno">   44</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define SCUFIFO_R_TIMESTAMP1(fn) (((fn) * 0x20) + SCUFIFO_D0_R1_C_TIMSTAMP1)</span></div>
<div class="line"><a name="l00045"></a><span class="lineno">   45</span>&#160;<span class="preprocessor"></span></div>
<div class="line"><a name="l00046"></a><span class="lineno">   46</span>&#160;<span class="preprocessor">#define SCUFIFO_W_CTRL0(fn)      (((fn) * 0x20) + SCUFIFO_D0_W0_S_CTRL0)</span></div>
<div class="line"><a name="l00047"></a><span class="lineno">   47</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define SCUFIFO_W_CTRL1(fn)      (((fn) * 0x20) + SCUFIFO_D0_W0_S_CTRL1)</span></div>
<div class="line"><a name="l00048"></a><span class="lineno">   48</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define SCUFIFO_W_STATUS0(fn)    (((fn) * 0x20) + SCUFIFO_D0_W0_S_STATUS0)</span></div>
<div class="line"><a name="l00049"></a><span class="lineno">   49</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define SCUFIFO_W_STATUS1(fn)    (((fn) * 0x20) + SCUFIFO_D0_W0_S_STATUS1)</span></div>
<div class="line"><a name="l00050"></a><span class="lineno">   50</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define SCUFIFO_W_TIMESTAMP0(fn) (((fn) * 0x20) + SCUFIFO_D0_W0_S_TIMSTAMP0)</span></div>
<div class="line"><a name="l00051"></a><span class="lineno">   51</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define SCUFIFO_W_TIMESTAMP1(fn) (((fn) * 0x20) + SCUFIFO_D0_W0_S_TIMSTAMP1)</span></div>
<div class="line"><a name="l00052"></a><span class="lineno">   52</span>&#160;<span class="preprocessor"></span></div>
<div class="line"><a name="l00053"></a><span class="lineno">   53</span>&#160;<span class="comment">/* SCUFIFO_[RW]_CTRL1 *******************************************************/</span></div>
<div class="line"><a name="l00054"></a><span class="lineno">   54</span>&#160;</div>
<div class="line"><a name="l00055"></a><span class="lineno">   55</span>&#160;<span class="preprocessor">#define SCUFIFO_ENABLE        (1 &lt;&lt; 24) </span><span class="comment">/* [R] Enable FIFO */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00056"></a><span class="lineno">   56</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define SCUFIFO_DMAENABLE     (1 &lt;&lt; 25) </span><span class="comment">/* [R] Enable FIFO DMA control signal */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00057"></a><span class="lineno">   57</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define SCUFIFO_PHASERESET    (1 &lt;&lt; 8)  </span><span class="comment">/* [R] Reset sample phase */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00058"></a><span class="lineno">   58</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define SCUFIFO_RESET         (1 &lt;&lt; 16) </span><span class="comment">/* [RW] Reset FIFO */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00059"></a><span class="lineno">   59</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define SCUFIFO_UNDERRUNCLR   (1 &lt;&lt; 1)  </span><span class="comment">/* [R] Clear FIFO under run error */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00060"></a><span class="lineno">   60</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define SCUFIFO_OVERRUNCLR    (1 &lt;&lt; 0)  </span><span class="comment">/* [R] Clear FIFO over run error */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00061"></a><span class="lineno">   61</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define SCUFIFO_OVERWRITE     (1 &lt;&lt; 4)  </span><span class="comment">/* [W] Over write when FIFO is full. */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00062"></a><span class="lineno">   62</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define SCUFIFO_ENADCINTERVAL (1 &lt;&lt; 12) </span><span class="comment">/* [W] Enable ADC interval instead of</span></div>
<div class="line"><a name="l00063"></a><span class="lineno">   63</span>&#160;<span class="comment">                                         * PREDIV. */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00064"></a><span class="lineno">   64</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define SCUFIFO_ADCINTERVAL(x) (((x) &amp; 0xf) &lt;&lt; 8) </span><span class="comment">/* [W] ADC interval */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00065"></a><span class="lineno">   65</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define SCUFIFO_BPS(x)         ((x) &amp; 0xf) </span><span class="comment">/* [W] Bytes per sample */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00066"></a><span class="lineno">   66</span>&#160;<span class="preprocessor"></span></div>
<div class="line"><a name="l00067"></a><span class="lineno">   67</span>&#160;<span class="preprocessor">#define SCUFIFO_D0_W0_S_CTRL0   (CXD56_SCU_FIFO_REG_BASE + 0x0)</span></div>
<div class="line"><a name="l00068"></a><span class="lineno">   68</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define SCUFIFO_D0_W0_S_CTRL1   (CXD56_SCU_FIFO_REG_BASE + 0x4)</span></div>
<div class="line"><a name="l00069"></a><span class="lineno">   69</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define SCUFIFO_D0_W0_S_STATUS  (CXD56_SCU_FIFO_REG_BASE + 0x8)</span></div>
<div class="line"><a name="l00070"></a><span class="lineno">   70</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define SCUFIFO_D0_W0_S_TIMSTAMP0   (CXD56_SCU_FIFO_REG_BASE + 0xc)</span></div>
<div class="line"><a name="l00071"></a><span class="lineno">   71</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define SCUFIFO_D0_W0_S_TIMSTAMP1   (CXD56_SCU_FIFO_REG_BASE + 0x10)</span></div>
<div class="line"><a name="l00072"></a><span class="lineno">   72</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define SCUFIFO_D0_W1_S_CTRL0   (CXD56_SCU_FIFO_REG_BASE + 0x20)</span></div>
<div class="line"><a name="l00073"></a><span class="lineno">   73</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define SCUFIFO_D0_W1_S_CTRL1   (CXD56_SCU_FIFO_REG_BASE + 0x24)</span></div>
<div class="line"><a name="l00074"></a><span class="lineno">   74</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define SCUFIFO_D0_W1_S_STATUS  (CXD56_SCU_FIFO_REG_BASE + 0x28)</span></div>
<div class="line"><a name="l00075"></a><span class="lineno">   75</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define SCUFIFO_D0_W1_S_TIMSTAMP0   (CXD56_SCU_FIFO_REG_BASE + 0x2c)</span></div>
<div class="line"><a name="l00076"></a><span class="lineno">   76</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define SCUFIFO_D0_W1_S_TIMSTAMP1   (CXD56_SCU_FIFO_REG_BASE + 0x30)</span></div>
<div class="line"><a name="l00077"></a><span class="lineno">   77</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define SCUFIFO_D0_W2_S_CTRL0   (CXD56_SCU_FIFO_REG_BASE + 0x40)</span></div>
<div class="line"><a name="l00078"></a><span class="lineno">   78</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define SCUFIFO_D0_W2_S_CTRL1   (CXD56_SCU_FIFO_REG_BASE + 0x44)</span></div>
<div class="line"><a name="l00079"></a><span class="lineno">   79</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define SCUFIFO_D0_W2_S_STATUS  (CXD56_SCU_FIFO_REG_BASE + 0x48)</span></div>
<div class="line"><a name="l00080"></a><span class="lineno">   80</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define SCUFIFO_D0_W2_S_TIMSTAMP0   (CXD56_SCU_FIFO_REG_BASE + 0x4c)</span></div>
<div class="line"><a name="l00081"></a><span class="lineno">   81</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define SCUFIFO_D0_W2_S_TIMSTAMP1   (CXD56_SCU_FIFO_REG_BASE + 0x50)</span></div>
<div class="line"><a name="l00082"></a><span class="lineno">   82</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define SCUFIFO_D0_W3_S_CTRL0   (CXD56_SCU_FIFO_REG_BASE + 0x60)</span></div>
<div class="line"><a name="l00083"></a><span class="lineno">   83</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define SCUFIFO_D0_W3_S_CTRL1   (CXD56_SCU_FIFO_REG_BASE + 0x64)</span></div>
<div class="line"><a name="l00084"></a><span class="lineno">   84</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define SCUFIFO_D0_W3_S_STATUS  (CXD56_SCU_FIFO_REG_BASE + 0x68)</span></div>
<div class="line"><a name="l00085"></a><span class="lineno">   85</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define SCUFIFO_D0_W3_S_TIMSTAMP0   (CXD56_SCU_FIFO_REG_BASE + 0x6c)</span></div>
<div class="line"><a name="l00086"></a><span class="lineno">   86</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define SCUFIFO_D0_W3_S_TIMSTAMP1   (CXD56_SCU_FIFO_REG_BASE + 0x70)</span></div>
<div class="line"><a name="l00087"></a><span class="lineno">   87</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define SCUFIFO_D1_W0_S_CTRL0   (CXD56_SCU_FIFO_REG_BASE + 0x80)</span></div>
<div class="line"><a name="l00088"></a><span class="lineno">   88</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define SCUFIFO_D1_W0_S_CTRL1   (CXD56_SCU_FIFO_REG_BASE + 0x84)</span></div>
<div class="line"><a name="l00089"></a><span class="lineno">   89</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define SCUFIFO_D1_W0_S_STATUS  (CXD56_SCU_FIFO_REG_BASE + 0x88)</span></div>
<div class="line"><a name="l00090"></a><span class="lineno">   90</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define SCUFIFO_D1_W0_S_TIMSTAMP0   (CXD56_SCU_FIFO_REG_BASE + 0x8c)</span></div>
<div class="line"><a name="l00091"></a><span class="lineno">   91</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define SCUFIFO_D1_W0_S_TIMSTAMP1   (CXD56_SCU_FIFO_REG_BASE + 0x90)</span></div>
<div class="line"><a name="l00092"></a><span class="lineno">   92</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define SCUFIFO_D1_W1_S_CTRL0   (CXD56_SCU_FIFO_REG_BASE + 0xa0)</span></div>
<div class="line"><a name="l00093"></a><span class="lineno">   93</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define SCUFIFO_D1_W1_S_CTRL1   (CXD56_SCU_FIFO_REG_BASE + 0xa4)</span></div>
<div class="line"><a name="l00094"></a><span class="lineno">   94</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define SCUFIFO_D1_W1_S_STATUS  (CXD56_SCU_FIFO_REG_BASE + 0xa8)</span></div>
<div class="line"><a name="l00095"></a><span class="lineno">   95</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define SCUFIFO_D1_W1_S_TIMSTAMP0   (CXD56_SCU_FIFO_REG_BASE + 0xac)</span></div>
<div class="line"><a name="l00096"></a><span class="lineno">   96</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define SCUFIFO_D1_W1_S_TIMSTAMP1   (CXD56_SCU_FIFO_REG_BASE + 0xb0)</span></div>
<div class="line"><a name="l00097"></a><span class="lineno">   97</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define SCUFIFO_D1_W2_S_CTRL0   (CXD56_SCU_FIFO_REG_BASE + 0xc0)</span></div>
<div class="line"><a name="l00098"></a><span class="lineno">   98</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define SCUFIFO_D1_W2_S_CTRL1   (CXD56_SCU_FIFO_REG_BASE + 0xc4)</span></div>
<div class="line"><a name="l00099"></a><span class="lineno">   99</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define SCUFIFO_D1_W2_S_STATUS  (CXD56_SCU_FIFO_REG_BASE + 0xc8)</span></div>
<div class="line"><a name="l00100"></a><span class="lineno">  100</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define SCUFIFO_D1_W2_S_TIMSTAMP0   (CXD56_SCU_FIFO_REG_BASE + 0xcc)</span></div>
<div class="line"><a name="l00101"></a><span class="lineno">  101</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define SCUFIFO_D1_W2_S_TIMSTAMP1   (CXD56_SCU_FIFO_REG_BASE + 0xd0)</span></div>
<div class="line"><a name="l00102"></a><span class="lineno">  102</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define SCUFIFO_D1_W3_S_CTRL0   (CXD56_SCU_FIFO_REG_BASE + 0xe0)</span></div>
<div class="line"><a name="l00103"></a><span class="lineno">  103</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define SCUFIFO_D1_W3_S_CTRL1   (CXD56_SCU_FIFO_REG_BASE + 0xe4)</span></div>
<div class="line"><a name="l00104"></a><span class="lineno">  104</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define SCUFIFO_D1_W3_S_STATUS  (CXD56_SCU_FIFO_REG_BASE + 0xe8)</span></div>
<div class="line"><a name="l00105"></a><span class="lineno">  105</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define SCUFIFO_D1_W3_S_TIMSTAMP0   (CXD56_SCU_FIFO_REG_BASE + 0xec)</span></div>
<div class="line"><a name="l00106"></a><span class="lineno">  106</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define SCUFIFO_D1_W3_S_TIMSTAMP1   (CXD56_SCU_FIFO_REG_BASE + 0xf0)</span></div>
<div class="line"><a name="l00107"></a><span class="lineno">  107</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define SCUFIFO_N0_W_S_CTRL0    (CXD56_SCU_FIFO_REG_BASE + 0x100)</span></div>
<div class="line"><a name="l00108"></a><span class="lineno">  108</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define SCUFIFO_N0_W_S_CTRL1    (CXD56_SCU_FIFO_REG_BASE + 0x104)</span></div>
<div class="line"><a name="l00109"></a><span class="lineno">  109</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define SCUFIFO_N0_W_S_STATUS   (CXD56_SCU_FIFO_REG_BASE + 0x108)</span></div>
<div class="line"><a name="l00110"></a><span class="lineno">  110</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define SCUFIFO_N0_W_S_TIMSTAMP0    (CXD56_SCU_FIFO_REG_BASE + 0x10c)</span></div>
<div class="line"><a name="l00111"></a><span class="lineno">  111</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define SCUFIFO_N0_W_S_TIMSTAMP1    (CXD56_SCU_FIFO_REG_BASE + 0x110)</span></div>
<div class="line"><a name="l00112"></a><span class="lineno">  112</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define SCUFIFO_N1_W_S_CTRL0    (CXD56_SCU_FIFO_REG_BASE + 0x120)</span></div>
<div class="line"><a name="l00113"></a><span class="lineno">  113</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define SCUFIFO_N1_W_S_CTRL1    (CXD56_SCU_FIFO_REG_BASE + 0x124)</span></div>
<div class="line"><a name="l00114"></a><span class="lineno">  114</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define SCUFIFO_N1_W_S_STATUS   (CXD56_SCU_FIFO_REG_BASE + 0x128)</span></div>
<div class="line"><a name="l00115"></a><span class="lineno">  115</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define SCUFIFO_N1_W_S_TIMSTAMP0    (CXD56_SCU_FIFO_REG_BASE + 0x12c)</span></div>
<div class="line"><a name="l00116"></a><span class="lineno">  116</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define SCUFIFO_N1_W_S_TIMSTAMP1    (CXD56_SCU_FIFO_REG_BASE + 0x130)</span></div>
<div class="line"><a name="l00117"></a><span class="lineno">  117</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define SCUFIFO_N2_W_S_CTRL0    (CXD56_SCU_FIFO_REG_BASE + 0x140)</span></div>
<div class="line"><a name="l00118"></a><span class="lineno">  118</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define SCUFIFO_N2_W_S_CTRL1    (CXD56_SCU_FIFO_REG_BASE + 0x144)</span></div>
<div class="line"><a name="l00119"></a><span class="lineno">  119</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define SCUFIFO_N2_W_S_STATUS   (CXD56_SCU_FIFO_REG_BASE + 0x148)</span></div>
<div class="line"><a name="l00120"></a><span class="lineno">  120</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define SCUFIFO_N2_W_S_TIMSTAMP0    (CXD56_SCU_FIFO_REG_BASE + 0x14c)</span></div>
<div class="line"><a name="l00121"></a><span class="lineno">  121</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define SCUFIFO_N2_W_S_TIMSTAMP1    (CXD56_SCU_FIFO_REG_BASE + 0x150)</span></div>
<div class="line"><a name="l00122"></a><span class="lineno">  122</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define SCUFIFO_N3_W_S_CTRL0    (CXD56_SCU_FIFO_REG_BASE + 0x160)</span></div>
<div class="line"><a name="l00123"></a><span class="lineno">  123</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define SCUFIFO_N3_W_S_CTRL1    (CXD56_SCU_FIFO_REG_BASE + 0x164)</span></div>
<div class="line"><a name="l00124"></a><span class="lineno">  124</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define SCUFIFO_N3_W_S_STATUS   (CXD56_SCU_FIFO_REG_BASE + 0x168)</span></div>
<div class="line"><a name="l00125"></a><span class="lineno">  125</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define SCUFIFO_N3_W_S_TIMSTAMP0    (CXD56_SCU_FIFO_REG_BASE + 0x16c)</span></div>
<div class="line"><a name="l00126"></a><span class="lineno">  126</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define SCUFIFO_N3_W_S_TIMSTAMP1    (CXD56_SCU_FIFO_REG_BASE + 0x170)</span></div>
<div class="line"><a name="l00127"></a><span class="lineno">  127</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define SCUFIFO_N4_W_S_CTRL0    (CXD56_SCU_FIFO_REG_BASE + 0x180)</span></div>
<div class="line"><a name="l00128"></a><span class="lineno">  128</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define SCUFIFO_N4_W_S_CTRL1    (CXD56_SCU_FIFO_REG_BASE + 0x184)</span></div>
<div class="line"><a name="l00129"></a><span class="lineno">  129</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define SCUFIFO_N4_W_S_STATUS   (CXD56_SCU_FIFO_REG_BASE + 0x188)</span></div>
<div class="line"><a name="l00130"></a><span class="lineno">  130</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define SCUFIFO_N4_W_S_TIMSTAMP0    (CXD56_SCU_FIFO_REG_BASE + 0x18c)</span></div>
<div class="line"><a name="l00131"></a><span class="lineno">  131</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define SCUFIFO_N4_W_S_TIMSTAMP1    (CXD56_SCU_FIFO_REG_BASE + 0x190)</span></div>
<div class="line"><a name="l00132"></a><span class="lineno">  132</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define SCUFIFO_N5_W_S_CTRL0    (CXD56_SCU_FIFO_REG_BASE + 0x1a0)</span></div>
<div class="line"><a name="l00133"></a><span class="lineno">  133</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define SCUFIFO_N5_W_S_CTRL1    (CXD56_SCU_FIFO_REG_BASE + 0x1a4)</span></div>
<div class="line"><a name="l00134"></a><span class="lineno">  134</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define SCUFIFO_N5_W_S_STATUS   (CXD56_SCU_FIFO_REG_BASE + 0x1a8)</span></div>
<div class="line"><a name="l00135"></a><span class="lineno">  135</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define SCUFIFO_N5_W_S_TIMSTAMP0    (CXD56_SCU_FIFO_REG_BASE + 0x1ac)</span></div>
<div class="line"><a name="l00136"></a><span class="lineno">  136</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define SCUFIFO_N5_W_S_TIMSTAMP1    (CXD56_SCU_FIFO_REG_BASE + 0x1b0)</span></div>
<div class="line"><a name="l00137"></a><span class="lineno">  137</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define SCUFIFO_N6_W_S_CTRL0    (CXD56_SCU_FIFO_REG_BASE + 0x1c0)</span></div>
<div class="line"><a name="l00138"></a><span class="lineno">  138</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define SCUFIFO_N6_W_S_CTRL1    (CXD56_SCU_FIFO_REG_BASE + 0x1c4)</span></div>
<div class="line"><a name="l00139"></a><span class="lineno">  139</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define SCUFIFO_N6_W_S_STATUS   (CXD56_SCU_FIFO_REG_BASE + 0x1c8)</span></div>
<div class="line"><a name="l00140"></a><span class="lineno">  140</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define SCUFIFO_N6_W_S_TIMSTAMP0    (CXD56_SCU_FIFO_REG_BASE + 0x1cc)</span></div>
<div class="line"><a name="l00141"></a><span class="lineno">  141</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define SCUFIFO_N6_W_S_TIMSTAMP1    (CXD56_SCU_FIFO_REG_BASE + 0x1d0)</span></div>
<div class="line"><a name="l00142"></a><span class="lineno">  142</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define SCUFIFO_N7_W_S_CTRL0    (CXD56_SCU_FIFO_REG_BASE + 0x1e0)</span></div>
<div class="line"><a name="l00143"></a><span class="lineno">  143</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define SCUFIFO_N7_W_S_CTRL1    (CXD56_SCU_FIFO_REG_BASE + 0x1e4)</span></div>
<div class="line"><a name="l00144"></a><span class="lineno">  144</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define SCUFIFO_N7_W_S_STATUS   (CXD56_SCU_FIFO_REG_BASE + 0x1e8)</span></div>
<div class="line"><a name="l00145"></a><span class="lineno">  145</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define SCUFIFO_N7_W_S_TIMSTAMP0    (CXD56_SCU_FIFO_REG_BASE + 0x1ec)</span></div>
<div class="line"><a name="l00146"></a><span class="lineno">  146</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define SCUFIFO_N7_W_S_TIMSTAMP1    (CXD56_SCU_FIFO_REG_BASE + 0x1f0)</span></div>
<div class="line"><a name="l00147"></a><span class="lineno">  147</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define SCUFIFO_V0_W_C_CTRL0    (CXD56_SCU_FIFO_REG_BASE + 0x200)</span></div>
<div class="line"><a name="l00148"></a><span class="lineno">  148</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define SCUFIFO_V0_W_C_CTRL1    (CXD56_SCU_FIFO_REG_BASE + 0x204)</span></div>
<div class="line"><a name="l00149"></a><span class="lineno">  149</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define SCUFIFO_V0_W_C_STATUS   (CXD56_SCU_FIFO_REG_BASE + 0x208)</span></div>
<div class="line"><a name="l00150"></a><span class="lineno">  150</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define SCUFIFO_V0_W_C_TIMSTAMP0    (CXD56_SCU_FIFO_REG_BASE + 0x20c)</span></div>
<div class="line"><a name="l00151"></a><span class="lineno">  151</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define SCUFIFO_V0_W_C_TIMSTAMP1    (CXD56_SCU_FIFO_REG_BASE + 0x210)</span></div>
<div class="line"><a name="l00152"></a><span class="lineno">  152</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define SCUFIFO_V0_W_C_TIMSTAMP_SET0    (CXD56_SCU_FIFO_REG_BASE + 0x214)</span></div>
<div class="line"><a name="l00153"></a><span class="lineno">  153</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define SCUFIFO_V0_W_C_TIMSTAMP_SET1    (CXD56_SCU_FIFO_REG_BASE + 0x218)</span></div>
<div class="line"><a name="l00154"></a><span class="lineno">  154</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define SCUFIFO_V1_W_C_CTRL0    (CXD56_SCU_FIFO_REG_BASE + 0x220)</span></div>
<div class="line"><a name="l00155"></a><span class="lineno">  155</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define SCUFIFO_V1_W_C_CTRL1    (CXD56_SCU_FIFO_REG_BASE + 0x224)</span></div>
<div class="line"><a name="l00156"></a><span class="lineno">  156</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define SCUFIFO_V1_W_C_STATUS   (CXD56_SCU_FIFO_REG_BASE + 0x228)</span></div>
<div class="line"><a name="l00157"></a><span class="lineno">  157</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define SCUFIFO_V1_W_C_TIMSTAMP0    (CXD56_SCU_FIFO_REG_BASE + 0x22c)</span></div>
<div class="line"><a name="l00158"></a><span class="lineno">  158</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define SCUFIFO_V1_W_C_TIMSTAMP1    (CXD56_SCU_FIFO_REG_BASE + 0x230)</span></div>
<div class="line"><a name="l00159"></a><span class="lineno">  159</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define SCUFIFO_V1_W_C_TIMSTAMP_SET0    (CXD56_SCU_FIFO_REG_BASE + 0x234)</span></div>
<div class="line"><a name="l00160"></a><span class="lineno">  160</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define SCUFIFO_V1_W_C_TIMSTAMP_SET1    (CXD56_SCU_FIFO_REG_BASE + 0x238)</span></div>
<div class="line"><a name="l00161"></a><span class="lineno">  161</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define SCUFIFO_V2_W_C_CTRL0    (CXD56_SCU_FIFO_REG_BASE + 0x240)</span></div>
<div class="line"><a name="l00162"></a><span class="lineno">  162</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define SCUFIFO_V2_W_C_CTRL1    (CXD56_SCU_FIFO_REG_BASE + 0x244)</span></div>
<div class="line"><a name="l00163"></a><span class="lineno">  163</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define SCUFIFO_V2_W_C_STATUS   (CXD56_SCU_FIFO_REG_BASE + 0x248)</span></div>
<div class="line"><a name="l00164"></a><span class="lineno">  164</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define SCUFIFO_V2_W_C_TIMSTAMP0    (CXD56_SCU_FIFO_REG_BASE + 0x24c)</span></div>
<div class="line"><a name="l00165"></a><span class="lineno">  165</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define SCUFIFO_V2_W_C_TIMSTAMP1    (CXD56_SCU_FIFO_REG_BASE + 0x250)</span></div>
<div class="line"><a name="l00166"></a><span class="lineno">  166</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define SCUFIFO_V2_W_C_TIMSTAMP_SET0    (CXD56_SCU_FIFO_REG_BASE + 0x254)</span></div>
<div class="line"><a name="l00167"></a><span class="lineno">  167</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define SCUFIFO_V2_W_C_TIMSTAMP_SET1    (CXD56_SCU_FIFO_REG_BASE + 0x258)</span></div>
<div class="line"><a name="l00168"></a><span class="lineno">  168</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define SCUFIFO_V3_W_C_CTRL0    (CXD56_SCU_FIFO_REG_BASE + 0x260)</span></div>
<div class="line"><a name="l00169"></a><span class="lineno">  169</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define SCUFIFO_V3_W_C_CTRL1    (CXD56_SCU_FIFO_REG_BASE + 0x264)</span></div>
<div class="line"><a name="l00170"></a><span class="lineno">  170</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define SCUFIFO_V3_W_C_STATUS   (CXD56_SCU_FIFO_REG_BASE + 0x268)</span></div>
<div class="line"><a name="l00171"></a><span class="lineno">  171</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define SCUFIFO_V3_W_C_TIMSTAMP0    (CXD56_SCU_FIFO_REG_BASE + 0x26c)</span></div>
<div class="line"><a name="l00172"></a><span class="lineno">  172</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define SCUFIFO_V3_W_C_TIMSTAMP1    (CXD56_SCU_FIFO_REG_BASE + 0x270)</span></div>
<div class="line"><a name="l00173"></a><span class="lineno">  173</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define SCUFIFO_V3_W_C_TIMSTAMP_SET0    (CXD56_SCU_FIFO_REG_BASE + 0x274)</span></div>
<div class="line"><a name="l00174"></a><span class="lineno">  174</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define SCUFIFO_V3_W_C_TIMSTAMP_SET1    (CXD56_SCU_FIFO_REG_BASE + 0x278)</span></div>
<div class="line"><a name="l00175"></a><span class="lineno">  175</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define SCUFIFO_V4_W_C_CTRL0    (CXD56_SCU_FIFO_REG_BASE + 0x280)</span></div>
<div class="line"><a name="l00176"></a><span class="lineno">  176</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define SCUFIFO_V4_W_C_CTRL1    (CXD56_SCU_FIFO_REG_BASE + 0x284)</span></div>
<div class="line"><a name="l00177"></a><span class="lineno">  177</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define SCUFIFO_V4_W_C_STATUS   (CXD56_SCU_FIFO_REG_BASE + 0x288)</span></div>
<div class="line"><a name="l00178"></a><span class="lineno">  178</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define SCUFIFO_V4_W_C_TIMSTAMP0    (CXD56_SCU_FIFO_REG_BASE + 0x28c)</span></div>
<div class="line"><a name="l00179"></a><span class="lineno">  179</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define SCUFIFO_V4_W_C_TIMSTAMP1    (CXD56_SCU_FIFO_REG_BASE + 0x290)</span></div>
<div class="line"><a name="l00180"></a><span class="lineno">  180</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define SCUFIFO_V4_W_C_TIMSTAMP_SET0    (CXD56_SCU_FIFO_REG_BASE + 0x294)</span></div>
<div class="line"><a name="l00181"></a><span class="lineno">  181</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define SCUFIFO_V4_W_C_TIMSTAMP_SET1    (CXD56_SCU_FIFO_REG_BASE + 0x298)</span></div>
<div class="line"><a name="l00182"></a><span class="lineno">  182</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define SCUFIFO_V5_W_C_CTRL0    (CXD56_SCU_FIFO_REG_BASE + 0x2a0)</span></div>
<div class="line"><a name="l00183"></a><span class="lineno">  183</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define SCUFIFO_V5_W_C_CTRL1    (CXD56_SCU_FIFO_REG_BASE + 0x2a4)</span></div>
<div class="line"><a name="l00184"></a><span class="lineno">  184</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define SCUFIFO_V5_W_C_STATUS   (CXD56_SCU_FIFO_REG_BASE + 0x2a8)</span></div>
<div class="line"><a name="l00185"></a><span class="lineno">  185</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define SCUFIFO_V5_W_C_TIMSTAMP0    (CXD56_SCU_FIFO_REG_BASE + 0x2ac)</span></div>
<div class="line"><a name="l00186"></a><span class="lineno">  186</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define SCUFIFO_V5_W_C_TIMSTAMP1    (CXD56_SCU_FIFO_REG_BASE + 0x2b0)</span></div>
<div class="line"><a name="l00187"></a><span class="lineno">  187</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define SCUFIFO_V5_W_C_TIMSTAMP_SET0    (CXD56_SCU_FIFO_REG_BASE + 0x2b4)</span></div>
<div class="line"><a name="l00188"></a><span class="lineno">  188</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define SCUFIFO_V5_W_C_TIMSTAMP_SET1    (CXD56_SCU_FIFO_REG_BASE + 0x2b8)</span></div>
<div class="line"><a name="l00189"></a><span class="lineno">  189</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define SCUFIFO_V6_W_C_CTRL0    (CXD56_SCU_FIFO_REG_BASE + 0x2c0)</span></div>
<div class="line"><a name="l00190"></a><span class="lineno">  190</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define SCUFIFO_V6_W_C_CTRL1    (CXD56_SCU_FIFO_REG_BASE + 0x2c4)</span></div>
<div class="line"><a name="l00191"></a><span class="lineno">  191</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define SCUFIFO_V6_W_C_STATUS   (CXD56_SCU_FIFO_REG_BASE + 0x2c8)</span></div>
<div class="line"><a name="l00192"></a><span class="lineno">  192</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define SCUFIFO_V6_W_C_TIMSTAMP0    (CXD56_SCU_FIFO_REG_BASE + 0x2cc)</span></div>
<div class="line"><a name="l00193"></a><span class="lineno">  193</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define SCUFIFO_V6_W_C_TIMSTAMP1    (CXD56_SCU_FIFO_REG_BASE + 0x2d0)</span></div>
<div class="line"><a name="l00194"></a><span class="lineno">  194</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define SCUFIFO_V6_W_C_TIMSTAMP_SET0    (CXD56_SCU_FIFO_REG_BASE + 0x2d4)</span></div>
<div class="line"><a name="l00195"></a><span class="lineno">  195</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define SCUFIFO_V6_W_C_TIMSTAMP_SET1    (CXD56_SCU_FIFO_REG_BASE + 0x2d8)</span></div>
<div class="line"><a name="l00196"></a><span class="lineno">  196</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define SCUFIFO_V7_W_C_CTRL0    (CXD56_SCU_FIFO_REG_BASE + 0x2e0)</span></div>
<div class="line"><a name="l00197"></a><span class="lineno">  197</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define SCUFIFO_V7_W_C_CTRL1    (CXD56_SCU_FIFO_REG_BASE + 0x2e4)</span></div>
<div class="line"><a name="l00198"></a><span class="lineno">  198</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define SCUFIFO_V7_W_C_STATUS   (CXD56_SCU_FIFO_REG_BASE + 0x2e8)</span></div>
<div class="line"><a name="l00199"></a><span class="lineno">  199</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define SCUFIFO_V7_W_C_TIMSTAMP0    (CXD56_SCU_FIFO_REG_BASE + 0x2ec)</span></div>
<div class="line"><a name="l00200"></a><span class="lineno">  200</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define SCUFIFO_V7_W_C_TIMSTAMP1    (CXD56_SCU_FIFO_REG_BASE + 0x2f0)</span></div>
<div class="line"><a name="l00201"></a><span class="lineno">  201</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define SCUFIFO_V7_W_C_TIMSTAMP_SET0    (CXD56_SCU_FIFO_REG_BASE + 0x2f4)</span></div>
<div class="line"><a name="l00202"></a><span class="lineno">  202</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define SCUFIFO_V7_W_C_TIMSTAMP_SET1    (CXD56_SCU_FIFO_REG_BASE + 0x2f8)</span></div>
<div class="line"><a name="l00203"></a><span class="lineno">  203</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define SCUFIFO_V8_W_C_CTRL0    (CXD56_SCU_FIFO_REG_BASE + 0x300)</span></div>
<div class="line"><a name="l00204"></a><span class="lineno">  204</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define SCUFIFO_V8_W_C_CTRL1    (CXD56_SCU_FIFO_REG_BASE + 0x304)</span></div>
<div class="line"><a name="l00205"></a><span class="lineno">  205</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define SCUFIFO_V8_W_C_STATUS   (CXD56_SCU_FIFO_REG_BASE + 0x308)</span></div>
<div class="line"><a name="l00206"></a><span class="lineno">  206</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define SCUFIFO_V8_W_C_TIMSTAMP0    (CXD56_SCU_FIFO_REG_BASE + 0x30c)</span></div>
<div class="line"><a name="l00207"></a><span class="lineno">  207</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define SCUFIFO_V8_W_C_TIMSTAMP1    (CXD56_SCU_FIFO_REG_BASE + 0x310)</span></div>
<div class="line"><a name="l00208"></a><span class="lineno">  208</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define SCUFIFO_V8_W_C_TIMSTAMP_SET0    (CXD56_SCU_FIFO_REG_BASE + 0x314)</span></div>
<div class="line"><a name="l00209"></a><span class="lineno">  209</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define SCUFIFO_V8_W_C_TIMSTAMP_SET1    (CXD56_SCU_FIFO_REG_BASE + 0x318)</span></div>
<div class="line"><a name="l00210"></a><span class="lineno">  210</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define SCUFIFO_V9_W_C_CTRL0    (CXD56_SCU_FIFO_REG_BASE + 0x320)</span></div>
<div class="line"><a name="l00211"></a><span class="lineno">  211</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define SCUFIFO_V9_W_C_CTRL1    (CXD56_SCU_FIFO_REG_BASE + 0x324)</span></div>
<div class="line"><a name="l00212"></a><span class="lineno">  212</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define SCUFIFO_V9_W_C_STATUS   (CXD56_SCU_FIFO_REG_BASE + 0x328)</span></div>
<div class="line"><a name="l00213"></a><span class="lineno">  213</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define SCUFIFO_V9_W_C_TIMSTAMP0    (CXD56_SCU_FIFO_REG_BASE + 0x32c)</span></div>
<div class="line"><a name="l00214"></a><span class="lineno">  214</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define SCUFIFO_V9_W_C_TIMSTAMP1    (CXD56_SCU_FIFO_REG_BASE + 0x330)</span></div>
<div class="line"><a name="l00215"></a><span class="lineno">  215</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define SCUFIFO_V9_W_C_TIMSTAMP_SET0    (CXD56_SCU_FIFO_REG_BASE + 0x334)</span></div>
<div class="line"><a name="l00216"></a><span class="lineno">  216</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define SCUFIFO_V9_W_C_TIMSTAMP_SET1    (CXD56_SCU_FIFO_REG_BASE + 0x338)</span></div>
<div class="line"><a name="l00217"></a><span class="lineno">  217</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define SCUFIFO_D0_R1_C_CTRL0   (CXD56_SCU_FIFO_REG_BASE + 0x1000)</span></div>
<div class="line"><a name="l00218"></a><span class="lineno">  218</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define SCUFIFO_D0_R1_C_CTRL1   (CXD56_SCU_FIFO_REG_BASE + 0x1004)</span></div>
<div class="line"><a name="l00219"></a><span class="lineno">  219</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define SCUFIFO_D0_R1_C_STATUS0 (CXD56_SCU_FIFO_REG_BASE + 0x1008)</span></div>
<div class="line"><a name="l00220"></a><span class="lineno">  220</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define SCUFIFO_D0_R1_C_STATUS1 (CXD56_SCU_FIFO_REG_BASE + 0x100c)</span></div>
<div class="line"><a name="l00221"></a><span class="lineno">  221</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define SCUFIFO_D0_R1_C_TIMSTAMP0   (CXD56_SCU_FIFO_REG_BASE + 0x1010)</span></div>
<div class="line"><a name="l00222"></a><span class="lineno">  222</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define SCUFIFO_D0_R1_C_TIMSTAMP1   (CXD56_SCU_FIFO_REG_BASE + 0x1014)</span></div>
<div class="line"><a name="l00223"></a><span class="lineno">  223</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define SCUFIFO_D0_R2_C_CTRL0   (CXD56_SCU_FIFO_REG_BASE + 0x1020)</span></div>
<div class="line"><a name="l00224"></a><span class="lineno">  224</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define SCUFIFO_D0_R2_C_CTRL1   (CXD56_SCU_FIFO_REG_BASE + 0x1024)</span></div>
<div class="line"><a name="l00225"></a><span class="lineno">  225</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define SCUFIFO_D0_R2_C_STATUS0 (CXD56_SCU_FIFO_REG_BASE + 0x1028)</span></div>
<div class="line"><a name="l00226"></a><span class="lineno">  226</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define SCUFIFO_D0_R2_C_STATUS1 (CXD56_SCU_FIFO_REG_BASE + 0x102c)</span></div>
<div class="line"><a name="l00227"></a><span class="lineno">  227</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define SCUFIFO_D0_R2_C_TIMSTAMP0   (CXD56_SCU_FIFO_REG_BASE + 0x1030)</span></div>
<div class="line"><a name="l00228"></a><span class="lineno">  228</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define SCUFIFO_D0_R2_C_TIMSTAMP1   (CXD56_SCU_FIFO_REG_BASE + 0x1034)</span></div>
<div class="line"><a name="l00229"></a><span class="lineno">  229</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define SCUFIFO_D1_R1_C_CTRL0   (CXD56_SCU_FIFO_REG_BASE + 0x1040)</span></div>
<div class="line"><a name="l00230"></a><span class="lineno">  230</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define SCUFIFO_D1_R1_C_CTRL1   (CXD56_SCU_FIFO_REG_BASE + 0x1044)</span></div>
<div class="line"><a name="l00231"></a><span class="lineno">  231</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define SCUFIFO_D1_R1_C_STATUS0 (CXD56_SCU_FIFO_REG_BASE + 0x1048)</span></div>
<div class="line"><a name="l00232"></a><span class="lineno">  232</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define SCUFIFO_D1_R1_C_STATUS1 (CXD56_SCU_FIFO_REG_BASE + 0x104c)</span></div>
<div class="line"><a name="l00233"></a><span class="lineno">  233</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define SCUFIFO_D1_R1_C_TIMSTAMP0   (CXD56_SCU_FIFO_REG_BASE + 0x1050)</span></div>
<div class="line"><a name="l00234"></a><span class="lineno">  234</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define SCUFIFO_D1_R1_C_TIMSTAMP1   (CXD56_SCU_FIFO_REG_BASE + 0x1054)</span></div>
<div class="line"><a name="l00235"></a><span class="lineno">  235</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define SCUFIFO_D1_R2_C_CTRL0   (CXD56_SCU_FIFO_REG_BASE + 0x1060)</span></div>
<div class="line"><a name="l00236"></a><span class="lineno">  236</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define SCUFIFO_D1_R2_C_CTRL1   (CXD56_SCU_FIFO_REG_BASE + 0x1064)</span></div>
<div class="line"><a name="l00237"></a><span class="lineno">  237</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define SCUFIFO_D1_R2_C_STATUS0 (CXD56_SCU_FIFO_REG_BASE + 0x1068)</span></div>
<div class="line"><a name="l00238"></a><span class="lineno">  238</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define SCUFIFO_D1_R2_C_STATUS1 (CXD56_SCU_FIFO_REG_BASE + 0x106c)</span></div>
<div class="line"><a name="l00239"></a><span class="lineno">  239</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define SCUFIFO_D1_R2_C_TIMSTAMP0   (CXD56_SCU_FIFO_REG_BASE + 0x1070)</span></div>
<div class="line"><a name="l00240"></a><span class="lineno">  240</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define SCUFIFO_D1_R2_C_TIMSTAMP1   (CXD56_SCU_FIFO_REG_BASE + 0x1074)</span></div>
<div class="line"><a name="l00241"></a><span class="lineno">  241</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define SCUFIFO_N0_R1_C_CTRL0   (CXD56_SCU_FIFO_REG_BASE + 0x1080)</span></div>
<div class="line"><a name="l00242"></a><span class="lineno">  242</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define SCUFIFO_N0_R1_C_CTRL1   (CXD56_SCU_FIFO_REG_BASE + 0x1084)</span></div>
<div class="line"><a name="l00243"></a><span class="lineno">  243</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define SCUFIFO_N0_R1_C_STATUS0 (CXD56_SCU_FIFO_REG_BASE + 0x1088)</span></div>
<div class="line"><a name="l00244"></a><span class="lineno">  244</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define SCUFIFO_N0_R1_C_STATUS1 (CXD56_SCU_FIFO_REG_BASE + 0x108c)</span></div>
<div class="line"><a name="l00245"></a><span class="lineno">  245</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define SCUFIFO_N0_R1_C_TIMSTAMP0   (CXD56_SCU_FIFO_REG_BASE + 0x1090)</span></div>
<div class="line"><a name="l00246"></a><span class="lineno">  246</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define SCUFIFO_N0_R1_C_TIMSTAMP1   (CXD56_SCU_FIFO_REG_BASE + 0x1094)</span></div>
<div class="line"><a name="l00247"></a><span class="lineno">  247</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define SCUFIFO_N1_R1_C_CTRL0   (CXD56_SCU_FIFO_REG_BASE + 0x10a0)</span></div>
<div class="line"><a name="l00248"></a><span class="lineno">  248</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define SCUFIFO_N1_R1_C_CTRL1   (CXD56_SCU_FIFO_REG_BASE + 0x10a4)</span></div>
<div class="line"><a name="l00249"></a><span class="lineno">  249</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define SCUFIFO_N1_R1_C_STATUS0 (CXD56_SCU_FIFO_REG_BASE + 0x10a8)</span></div>
<div class="line"><a name="l00250"></a><span class="lineno">  250</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define SCUFIFO_N1_R1_C_STATUS1 (CXD56_SCU_FIFO_REG_BASE + 0x10ac)</span></div>
<div class="line"><a name="l00251"></a><span class="lineno">  251</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define SCUFIFO_N1_R1_C_TIMSTAMP0   (CXD56_SCU_FIFO_REG_BASE + 0x10b0)</span></div>
<div class="line"><a name="l00252"></a><span class="lineno">  252</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define SCUFIFO_N1_R1_C_TIMSTAMP1   (CXD56_SCU_FIFO_REG_BASE + 0x10b4)</span></div>
<div class="line"><a name="l00253"></a><span class="lineno">  253</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define SCUFIFO_N2_R1_C_CTRL0   (CXD56_SCU_FIFO_REG_BASE + 0x10c0)</span></div>
<div class="line"><a name="l00254"></a><span class="lineno">  254</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define SCUFIFO_N2_R1_C_CTRL1   (CXD56_SCU_FIFO_REG_BASE + 0x10c4)</span></div>
<div class="line"><a name="l00255"></a><span class="lineno">  255</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define SCUFIFO_N2_R1_C_STATUS0 (CXD56_SCU_FIFO_REG_BASE + 0x10c8)</span></div>
<div class="line"><a name="l00256"></a><span class="lineno">  256</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define SCUFIFO_N2_R1_C_STATUS1 (CXD56_SCU_FIFO_REG_BASE + 0x10cc)</span></div>
<div class="line"><a name="l00257"></a><span class="lineno">  257</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define SCUFIFO_N2_R1_C_TIMSTAMP0   (CXD56_SCU_FIFO_REG_BASE + 0x10d0)</span></div>
<div class="line"><a name="l00258"></a><span class="lineno">  258</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define SCUFIFO_N2_R1_C_TIMSTAMP1   (CXD56_SCU_FIFO_REG_BASE + 0x10d4)</span></div>
<div class="line"><a name="l00259"></a><span class="lineno">  259</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define SCUFIFO_N3_R1_C_CTRL0   (CXD56_SCU_FIFO_REG_BASE + 0x10e0)</span></div>
<div class="line"><a name="l00260"></a><span class="lineno">  260</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define SCUFIFO_N3_R1_C_CTRL1   (CXD56_SCU_FIFO_REG_BASE + 0x10e4)</span></div>
<div class="line"><a name="l00261"></a><span class="lineno">  261</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define SCUFIFO_N3_R1_C_STATUS0 (CXD56_SCU_FIFO_REG_BASE + 0x10e8)</span></div>
<div class="line"><a name="l00262"></a><span class="lineno">  262</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define SCUFIFO_N3_R1_C_STATUS1 (CXD56_SCU_FIFO_REG_BASE + 0x10ec)</span></div>
<div class="line"><a name="l00263"></a><span class="lineno">  263</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define SCUFIFO_N3_R1_C_TIMSTAMP0   (CXD56_SCU_FIFO_REG_BASE + 0x10f0)</span></div>
<div class="line"><a name="l00264"></a><span class="lineno">  264</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define SCUFIFO_N3_R1_C_TIMSTAMP1   (CXD56_SCU_FIFO_REG_BASE + 0x10f4)</span></div>
<div class="line"><a name="l00265"></a><span class="lineno">  265</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define SCUFIFO_N4_R1_C_CTRL0   (CXD56_SCU_FIFO_REG_BASE + 0x1100)</span></div>
<div class="line"><a name="l00266"></a><span class="lineno">  266</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define SCUFIFO_N4_R1_C_CTRL1   (CXD56_SCU_FIFO_REG_BASE + 0x1104)</span></div>
<div class="line"><a name="l00267"></a><span class="lineno">  267</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define SCUFIFO_N4_R1_C_STATUS0 (CXD56_SCU_FIFO_REG_BASE + 0x1108)</span></div>
<div class="line"><a name="l00268"></a><span class="lineno">  268</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define SCUFIFO_N4_R1_C_STATUS1 (CXD56_SCU_FIFO_REG_BASE + 0x110c)</span></div>
<div class="line"><a name="l00269"></a><span class="lineno">  269</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define SCUFIFO_N4_R1_C_TIMSTAMP0   (CXD56_SCU_FIFO_REG_BASE + 0x1110)</span></div>
<div class="line"><a name="l00270"></a><span class="lineno">  270</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define SCUFIFO_N4_R1_C_TIMSTAMP1   (CXD56_SCU_FIFO_REG_BASE + 0x1114)</span></div>
<div class="line"><a name="l00271"></a><span class="lineno">  271</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define SCUFIFO_N5_R1_C_CTRL0   (CXD56_SCU_FIFO_REG_BASE + 0x1120)</span></div>
<div class="line"><a name="l00272"></a><span class="lineno">  272</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define SCUFIFO_N5_R1_C_CTRL1   (CXD56_SCU_FIFO_REG_BASE + 0x1124)</span></div>
<div class="line"><a name="l00273"></a><span class="lineno">  273</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define SCUFIFO_N5_R1_C_STATUS0 (CXD56_SCU_FIFO_REG_BASE + 0x1128)</span></div>
<div class="line"><a name="l00274"></a><span class="lineno">  274</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define SCUFIFO_N5_R1_C_STATUS1 (CXD56_SCU_FIFO_REG_BASE + 0x112c)</span></div>
<div class="line"><a name="l00275"></a><span class="lineno">  275</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define SCUFIFO_N5_R1_C_TIMSTAMP0   (CXD56_SCU_FIFO_REG_BASE + 0x1130)</span></div>
<div class="line"><a name="l00276"></a><span class="lineno">  276</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define SCUFIFO_N5_R1_C_TIMSTAMP1   (CXD56_SCU_FIFO_REG_BASE + 0x1134)</span></div>
<div class="line"><a name="l00277"></a><span class="lineno">  277</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define SCUFIFO_N6_R1_C_CTRL0   (CXD56_SCU_FIFO_REG_BASE + 0x1140)</span></div>
<div class="line"><a name="l00278"></a><span class="lineno">  278</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define SCUFIFO_N6_R1_C_CTRL1   (CXD56_SCU_FIFO_REG_BASE + 0x1144)</span></div>
<div class="line"><a name="l00279"></a><span class="lineno">  279</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define SCUFIFO_N6_R1_C_STATUS0 (CXD56_SCU_FIFO_REG_BASE + 0x1148)</span></div>
<div class="line"><a name="l00280"></a><span class="lineno">  280</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define SCUFIFO_N6_R1_C_STATUS1 (CXD56_SCU_FIFO_REG_BASE + 0x114c)</span></div>
<div class="line"><a name="l00281"></a><span class="lineno">  281</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define SCUFIFO_N6_R1_C_TIMSTAMP0   (CXD56_SCU_FIFO_REG_BASE + 0x1150)</span></div>
<div class="line"><a name="l00282"></a><span class="lineno">  282</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define SCUFIFO_N6_R1_C_TIMSTAMP1   (CXD56_SCU_FIFO_REG_BASE + 0x1154)</span></div>
<div class="line"><a name="l00283"></a><span class="lineno">  283</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define SCUFIFO_N7_R1_C_CTRL0   (CXD56_SCU_FIFO_REG_BASE + 0x1160)</span></div>
<div class="line"><a name="l00284"></a><span class="lineno">  284</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define SCUFIFO_N7_R1_C_CTRL1   (CXD56_SCU_FIFO_REG_BASE + 0x1164)</span></div>
<div class="line"><a name="l00285"></a><span class="lineno">  285</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define SCUFIFO_N7_R1_C_STATUS0 (CXD56_SCU_FIFO_REG_BASE + 0x1168)</span></div>
<div class="line"><a name="l00286"></a><span class="lineno">  286</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define SCUFIFO_N7_R1_C_STATUS1 (CXD56_SCU_FIFO_REG_BASE + 0x116c)</span></div>
<div class="line"><a name="l00287"></a><span class="lineno">  287</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define SCUFIFO_N7_R1_C_TIMSTAMP0   (CXD56_SCU_FIFO_REG_BASE + 0x1170)</span></div>
<div class="line"><a name="l00288"></a><span class="lineno">  288</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define SCUFIFO_N7_R1_C_TIMSTAMP1   (CXD56_SCU_FIFO_REG_BASE + 0x1174)</span></div>
<div class="line"><a name="l00289"></a><span class="lineno">  289</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define SCUFIFO_D0_R3_CH_CTRL0  (CXD56_SCU_FIFO_REG_BASE + 0x1180)</span></div>
<div class="line"><a name="l00290"></a><span class="lineno">  290</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define SCUFIFO_D0_R3_CH_CTRL1  (CXD56_SCU_FIFO_REG_BASE + 0x1184)</span></div>
<div class="line"><a name="l00291"></a><span class="lineno">  291</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define SCUFIFO_D0_R3_CH_STATUS0    (CXD56_SCU_FIFO_REG_BASE + 0x1188)</span></div>
<div class="line"><a name="l00292"></a><span class="lineno">  292</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define SCUFIFO_D0_R3_CH_STATUS1    (CXD56_SCU_FIFO_REG_BASE + 0x118c)</span></div>
<div class="line"><a name="l00293"></a><span class="lineno">  293</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define SCUFIFO_D0_R3_CH_TIMSTAMP0  (CXD56_SCU_FIFO_REG_BASE + 0x1190)</span></div>
<div class="line"><a name="l00294"></a><span class="lineno">  294</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define SCUFIFO_D0_R3_CH_TIMSTAMP1  (CXD56_SCU_FIFO_REG_BASE + 0x1194)</span></div>
<div class="line"><a name="l00295"></a><span class="lineno">  295</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define SCUFIFO_D1_R3_CH_CTRL0  (CXD56_SCU_FIFO_REG_BASE + 0x11a0)</span></div>
<div class="line"><a name="l00296"></a><span class="lineno">  296</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define SCUFIFO_D1_R3_CH_CTRL1  (CXD56_SCU_FIFO_REG_BASE + 0x11a4)</span></div>
<div class="line"><a name="l00297"></a><span class="lineno">  297</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define SCUFIFO_D1_R3_CH_STATUS0    (CXD56_SCU_FIFO_REG_BASE + 0x11a8)</span></div>
<div class="line"><a name="l00298"></a><span class="lineno">  298</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define SCUFIFO_D1_R3_CH_STATUS1    (CXD56_SCU_FIFO_REG_BASE + 0x11ac)</span></div>
<div class="line"><a name="l00299"></a><span class="lineno">  299</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define SCUFIFO_D1_R3_CH_TIMSTAMP0  (CXD56_SCU_FIFO_REG_BASE + 0x11b0)</span></div>
<div class="line"><a name="l00300"></a><span class="lineno">  300</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define SCUFIFO_D1_R3_CH_TIMSTAMP1  (CXD56_SCU_FIFO_REG_BASE + 0x11b4)</span></div>
<div class="line"><a name="l00301"></a><span class="lineno">  301</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define SCUFIFO_D0_R0_H_CTRL0   (CXD56_SCU_FIFO_REG_BASE + 0x11c0)</span></div>
<div class="line"><a name="l00302"></a><span class="lineno">  302</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define SCUFIFO_D0_R0_H_CTRL1   (CXD56_SCU_FIFO_REG_BASE + 0x11c4)</span></div>
<div class="line"><a name="l00303"></a><span class="lineno">  303</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define SCUFIFO_D0_R0_H_STATUS0 (CXD56_SCU_FIFO_REG_BASE + 0x11c8)</span></div>
<div class="line"><a name="l00304"></a><span class="lineno">  304</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define SCUFIFO_D0_R0_H_STATUS1 (CXD56_SCU_FIFO_REG_BASE + 0x11cc)</span></div>
<div class="line"><a name="l00305"></a><span class="lineno">  305</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define SCUFIFO_D0_R0_H_TIMSTAMP0   (CXD56_SCU_FIFO_REG_BASE + 0x11d0)</span></div>
<div class="line"><a name="l00306"></a><span class="lineno">  306</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define SCUFIFO_D0_R0_H_TIMSTAMP1   (CXD56_SCU_FIFO_REG_BASE + 0x11d4)</span></div>
<div class="line"><a name="l00307"></a><span class="lineno">  307</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define SCUFIFO_D1_R0_H_CTRL0   (CXD56_SCU_FIFO_REG_BASE + 0x11e0)</span></div>
<div class="line"><a name="l00308"></a><span class="lineno">  308</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define SCUFIFO_D1_R0_H_CTRL1   (CXD56_SCU_FIFO_REG_BASE + 0x11e4)</span></div>
<div class="line"><a name="l00309"></a><span class="lineno">  309</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define SCUFIFO_D1_R0_H_STATUS0 (CXD56_SCU_FIFO_REG_BASE + 0x11e8)</span></div>
<div class="line"><a name="l00310"></a><span class="lineno">  310</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define SCUFIFO_D1_R0_H_STATUS1 (CXD56_SCU_FIFO_REG_BASE + 0x11ec)</span></div>
<div class="line"><a name="l00311"></a><span class="lineno">  311</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define SCUFIFO_D1_R0_H_TIMSTAMP0   (CXD56_SCU_FIFO_REG_BASE + 0x11f0)</span></div>
<div class="line"><a name="l00312"></a><span class="lineno">  312</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define SCUFIFO_D1_R0_H_TIMSTAMP1   (CXD56_SCU_FIFO_REG_BASE + 0x11f4)</span></div>
<div class="line"><a name="l00313"></a><span class="lineno">  313</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define SCUFIFO_N0_R0_H_CTRL0   (CXD56_SCU_FIFO_REG_BASE + 0x1200)</span></div>
<div class="line"><a name="l00314"></a><span class="lineno">  314</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define SCUFIFO_N0_R0_H_CTRL1   (CXD56_SCU_FIFO_REG_BASE + 0x1204)</span></div>
<div class="line"><a name="l00315"></a><span class="lineno">  315</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define SCUFIFO_N0_R0_H_STATUS0 (CXD56_SCU_FIFO_REG_BASE + 0x1208)</span></div>
<div class="line"><a name="l00316"></a><span class="lineno">  316</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define SCUFIFO_N0_R0_H_STATUS1 (CXD56_SCU_FIFO_REG_BASE + 0x120c)</span></div>
<div class="line"><a name="l00317"></a><span class="lineno">  317</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define SCUFIFO_N0_R0_H_TIMSTAMP0   (CXD56_SCU_FIFO_REG_BASE + 0x1210)</span></div>
<div class="line"><a name="l00318"></a><span class="lineno">  318</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define SCUFIFO_N0_R0_H_TIMSTAMP1   (CXD56_SCU_FIFO_REG_BASE + 0x1214)</span></div>
<div class="line"><a name="l00319"></a><span class="lineno">  319</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define SCUFIFO_N1_R0_H_CTRL0   (CXD56_SCU_FIFO_REG_BASE + 0x1220)</span></div>
<div class="line"><a name="l00320"></a><span class="lineno">  320</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define SCUFIFO_N1_R0_H_CTRL1   (CXD56_SCU_FIFO_REG_BASE + 0x1224)</span></div>
<div class="line"><a name="l00321"></a><span class="lineno">  321</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define SCUFIFO_N1_R0_H_STATUS0 (CXD56_SCU_FIFO_REG_BASE + 0x1228)</span></div>
<div class="line"><a name="l00322"></a><span class="lineno">  322</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define SCUFIFO_N1_R0_H_STATUS1 (CXD56_SCU_FIFO_REG_BASE + 0x122c)</span></div>
<div class="line"><a name="l00323"></a><span class="lineno">  323</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define SCUFIFO_N1_R0_H_TIMSTAMP0   (CXD56_SCU_FIFO_REG_BASE + 0x1230)</span></div>
<div class="line"><a name="l00324"></a><span class="lineno">  324</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define SCUFIFO_N1_R0_H_TIMSTAMP1   (CXD56_SCU_FIFO_REG_BASE + 0x1234)</span></div>
<div class="line"><a name="l00325"></a><span class="lineno">  325</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define SCUFIFO_N2_R0_H_CTRL0   (CXD56_SCU_FIFO_REG_BASE + 0x1240)</span></div>
<div class="line"><a name="l00326"></a><span class="lineno">  326</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define SCUFIFO_N2_R0_H_CTRL1   (CXD56_SCU_FIFO_REG_BASE + 0x1244)</span></div>
<div class="line"><a name="l00327"></a><span class="lineno">  327</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define SCUFIFO_N2_R0_H_STATUS0 (CXD56_SCU_FIFO_REG_BASE + 0x1248)</span></div>
<div class="line"><a name="l00328"></a><span class="lineno">  328</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define SCUFIFO_N2_R0_H_STATUS1 (CXD56_SCU_FIFO_REG_BASE + 0x124c)</span></div>
<div class="line"><a name="l00329"></a><span class="lineno">  329</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define SCUFIFO_N2_R0_H_TIMSTAMP0   (CXD56_SCU_FIFO_REG_BASE + 0x1250)</span></div>
<div class="line"><a name="l00330"></a><span class="lineno">  330</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define SCUFIFO_N2_R0_H_TIMSTAMP1   (CXD56_SCU_FIFO_REG_BASE + 0x1254)</span></div>
<div class="line"><a name="l00331"></a><span class="lineno">  331</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define SCUFIFO_N3_R0_H_CTRL0   (CXD56_SCU_FIFO_REG_BASE + 0x1260)</span></div>
<div class="line"><a name="l00332"></a><span class="lineno">  332</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define SCUFIFO_N3_R0_H_CTRL1   (CXD56_SCU_FIFO_REG_BASE + 0x1264)</span></div>
<div class="line"><a name="l00333"></a><span class="lineno">  333</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define SCUFIFO_N3_R0_H_STATUS0 (CXD56_SCU_FIFO_REG_BASE + 0x1268)</span></div>
<div class="line"><a name="l00334"></a><span class="lineno">  334</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define SCUFIFO_N3_R0_H_STATUS1 (CXD56_SCU_FIFO_REG_BASE + 0x126c)</span></div>
<div class="line"><a name="l00335"></a><span class="lineno">  335</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define SCUFIFO_N3_R0_H_TIMSTAMP0   (CXD56_SCU_FIFO_REG_BASE + 0x1270)</span></div>
<div class="line"><a name="l00336"></a><span class="lineno">  336</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define SCUFIFO_N3_R0_H_TIMSTAMP1   (CXD56_SCU_FIFO_REG_BASE + 0x1274)</span></div>
<div class="line"><a name="l00337"></a><span class="lineno">  337</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define SCUFIFO_N4_R0_H_CTRL0   (CXD56_SCU_FIFO_REG_BASE + 0x1280)</span></div>
<div class="line"><a name="l00338"></a><span class="lineno">  338</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define SCUFIFO_N4_R0_H_CTRL1   (CXD56_SCU_FIFO_REG_BASE + 0x1284)</span></div>
<div class="line"><a name="l00339"></a><span class="lineno">  339</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define SCUFIFO_N4_R0_H_STATUS0 (CXD56_SCU_FIFO_REG_BASE + 0x1288)</span></div>
<div class="line"><a name="l00340"></a><span class="lineno">  340</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define SCUFIFO_N4_R0_H_STATUS1 (CXD56_SCU_FIFO_REG_BASE + 0x128c)</span></div>
<div class="line"><a name="l00341"></a><span class="lineno">  341</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define SCUFIFO_N4_R0_H_TIMSTAMP0   (CXD56_SCU_FIFO_REG_BASE + 0x1290)</span></div>
<div class="line"><a name="l00342"></a><span class="lineno">  342</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define SCUFIFO_N4_R0_H_TIMSTAMP1   (CXD56_SCU_FIFO_REG_BASE + 0x1294)</span></div>
<div class="line"><a name="l00343"></a><span class="lineno">  343</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define SCUFIFO_N5_R0_H_CTRL0   (CXD56_SCU_FIFO_REG_BASE + 0x12a0)</span></div>
<div class="line"><a name="l00344"></a><span class="lineno">  344</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define SCUFIFO_N5_R0_H_CTRL1   (CXD56_SCU_FIFO_REG_BASE + 0x12a4)</span></div>
<div class="line"><a name="l00345"></a><span class="lineno">  345</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define SCUFIFO_N5_R0_H_STATUS0 (CXD56_SCU_FIFO_REG_BASE + 0x12a8)</span></div>
<div class="line"><a name="l00346"></a><span class="lineno">  346</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define SCUFIFO_N5_R0_H_STATUS1 (CXD56_SCU_FIFO_REG_BASE + 0x12ac)</span></div>
<div class="line"><a name="l00347"></a><span class="lineno">  347</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define SCUFIFO_N5_R0_H_TIMSTAMP0   (CXD56_SCU_FIFO_REG_BASE + 0x12b0)</span></div>
<div class="line"><a name="l00348"></a><span class="lineno">  348</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define SCUFIFO_N5_R0_H_TIMSTAMP1   (CXD56_SCU_FIFO_REG_BASE + 0x12b4)</span></div>
<div class="line"><a name="l00349"></a><span class="lineno">  349</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define SCUFIFO_N6_R0_H_CTRL0   (CXD56_SCU_FIFO_REG_BASE + 0x12c0)</span></div>
<div class="line"><a name="l00350"></a><span class="lineno">  350</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define SCUFIFO_N6_R0_H_CTRL1   (CXD56_SCU_FIFO_REG_BASE + 0x12c4)</span></div>
<div class="line"><a name="l00351"></a><span class="lineno">  351</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define SCUFIFO_N6_R0_H_STATUS0 (CXD56_SCU_FIFO_REG_BASE + 0x12c8)</span></div>
<div class="line"><a name="l00352"></a><span class="lineno">  352</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define SCUFIFO_N6_R0_H_STATUS1 (CXD56_SCU_FIFO_REG_BASE + 0x12cc)</span></div>
<div class="line"><a name="l00353"></a><span class="lineno">  353</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define SCUFIFO_N6_R0_H_TIMSTAMP0   (CXD56_SCU_FIFO_REG_BASE + 0x12d0)</span></div>
<div class="line"><a name="l00354"></a><span class="lineno">  354</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define SCUFIFO_N6_R0_H_TIMSTAMP1   (CXD56_SCU_FIFO_REG_BASE + 0x12d4)</span></div>
<div class="line"><a name="l00355"></a><span class="lineno">  355</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define SCUFIFO_N7_R0_H_CTRL0   (CXD56_SCU_FIFO_REG_BASE + 0x12e0)</span></div>
<div class="line"><a name="l00356"></a><span class="lineno">  356</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define SCUFIFO_N7_R0_H_CTRL1   (CXD56_SCU_FIFO_REG_BASE + 0x12e4)</span></div>
<div class="line"><a name="l00357"></a><span class="lineno">  357</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define SCUFIFO_N7_R0_H_STATUS0 (CXD56_SCU_FIFO_REG_BASE + 0x12e8)</span></div>
<div class="line"><a name="l00358"></a><span class="lineno">  358</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define SCUFIFO_N7_R0_H_STATUS1 (CXD56_SCU_FIFO_REG_BASE + 0x12ec)</span></div>
<div class="line"><a name="l00359"></a><span class="lineno">  359</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define SCUFIFO_N7_R0_H_TIMSTAMP0   (CXD56_SCU_FIFO_REG_BASE + 0x12f0)</span></div>
<div class="line"><a name="l00360"></a><span class="lineno">  360</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define SCUFIFO_N7_R0_H_TIMSTAMP1   (CXD56_SCU_FIFO_REG_BASE + 0x12f4)</span></div>
<div class="line"><a name="l00361"></a><span class="lineno">  361</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define SCUFIFO_V0_R_H_CTRL0    (CXD56_SCU_FIFO_REG_BASE + 0x1300)</span></div>
<div class="line"><a name="l00362"></a><span class="lineno">  362</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define SCUFIFO_V0_R_H_CTRL1    (CXD56_SCU_FIFO_REG_BASE + 0x1304)</span></div>
<div class="line"><a name="l00363"></a><span class="lineno">  363</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define SCUFIFO_V0_R_H_STATUS0  (CXD56_SCU_FIFO_REG_BASE + 0x1308)</span></div>
<div class="line"><a name="l00364"></a><span class="lineno">  364</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define SCUFIFO_V0_R_H_STATUS1  (CXD56_SCU_FIFO_REG_BASE + 0x130c)</span></div>
<div class="line"><a name="l00365"></a><span class="lineno">  365</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define SCUFIFO_V0_R_H_TIMSTAMP0    (CXD56_SCU_FIFO_REG_BASE + 0x1310)</span></div>
<div class="line"><a name="l00366"></a><span class="lineno">  366</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define SCUFIFO_V0_R_H_TIMSTAMP1    (CXD56_SCU_FIFO_REG_BASE + 0x1314)</span></div>
<div class="line"><a name="l00367"></a><span class="lineno">  367</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define SCUFIFO_V1_R_H_CTRL0    (CXD56_SCU_FIFO_REG_BASE + 0x1320)</span></div>
<div class="line"><a name="l00368"></a><span class="lineno">  368</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define SCUFIFO_V1_R_H_CTRL1    (CXD56_SCU_FIFO_REG_BASE + 0x1324)</span></div>
<div class="line"><a name="l00369"></a><span class="lineno">  369</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define SCUFIFO_V1_R_H_STATUS0  (CXD56_SCU_FIFO_REG_BASE + 0x1328)</span></div>
<div class="line"><a name="l00370"></a><span class="lineno">  370</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define SCUFIFO_V1_R_H_STATUS1  (CXD56_SCU_FIFO_REG_BASE + 0x132c)</span></div>
<div class="line"><a name="l00371"></a><span class="lineno">  371</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define SCUFIFO_V1_R_H_TIMSTAMP0    (CXD56_SCU_FIFO_REG_BASE + 0x1330)</span></div>
<div class="line"><a name="l00372"></a><span class="lineno">  372</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define SCUFIFO_V1_R_H_TIMSTAMP1    (CXD56_SCU_FIFO_REG_BASE + 0x1334)</span></div>
<div class="line"><a name="l00373"></a><span class="lineno">  373</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define SCUFIFO_V2_R_H_CTRL0    (CXD56_SCU_FIFO_REG_BASE + 0x1340)</span></div>
<div class="line"><a name="l00374"></a><span class="lineno">  374</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define SCUFIFO_V2_R_H_CTRL1    (CXD56_SCU_FIFO_REG_BASE + 0x1344)</span></div>
<div class="line"><a name="l00375"></a><span class="lineno">  375</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define SCUFIFO_V2_R_H_STATUS0  (CXD56_SCU_FIFO_REG_BASE + 0x1348)</span></div>
<div class="line"><a name="l00376"></a><span class="lineno">  376</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define SCUFIFO_V2_R_H_STATUS1  (CXD56_SCU_FIFO_REG_BASE + 0x134c)</span></div>
<div class="line"><a name="l00377"></a><span class="lineno">  377</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define SCUFIFO_V2_R_H_TIMSTAMP0    (CXD56_SCU_FIFO_REG_BASE + 0x1350)</span></div>
<div class="line"><a name="l00378"></a><span class="lineno">  378</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define SCUFIFO_V2_R_H_TIMSTAMP1    (CXD56_SCU_FIFO_REG_BASE + 0x1354)</span></div>
<div class="line"><a name="l00379"></a><span class="lineno">  379</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define SCUFIFO_V3_R_H_CTRL0    (CXD56_SCU_FIFO_REG_BASE + 0x1360)</span></div>
<div class="line"><a name="l00380"></a><span class="lineno">  380</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define SCUFIFO_V3_R_H_CTRL1    (CXD56_SCU_FIFO_REG_BASE + 0x1364)</span></div>
<div class="line"><a name="l00381"></a><span class="lineno">  381</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define SCUFIFO_V3_R_H_STATUS0  (CXD56_SCU_FIFO_REG_BASE + 0x1368)</span></div>
<div class="line"><a name="l00382"></a><span class="lineno">  382</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define SCUFIFO_V3_R_H_STATUS1  (CXD56_SCU_FIFO_REG_BASE + 0x136c)</span></div>
<div class="line"><a name="l00383"></a><span class="lineno">  383</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define SCUFIFO_V3_R_H_TIMSTAMP0    (CXD56_SCU_FIFO_REG_BASE + 0x1370)</span></div>
<div class="line"><a name="l00384"></a><span class="lineno">  384</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define SCUFIFO_V3_R_H_TIMSTAMP1    (CXD56_SCU_FIFO_REG_BASE + 0x1374)</span></div>
<div class="line"><a name="l00385"></a><span class="lineno">  385</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define SCUFIFO_V4_R_H_CTRL0    (CXD56_SCU_FIFO_REG_BASE + 0x1380)</span></div>
<div class="line"><a name="l00386"></a><span class="lineno">  386</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define SCUFIFO_V4_R_H_CTRL1    (CXD56_SCU_FIFO_REG_BASE + 0x1384)</span></div>
<div class="line"><a name="l00387"></a><span class="lineno">  387</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define SCUFIFO_V4_R_H_STATUS0  (CXD56_SCU_FIFO_REG_BASE + 0x1388)</span></div>
<div class="line"><a name="l00388"></a><span class="lineno">  388</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define SCUFIFO_V4_R_H_STATUS1  (CXD56_SCU_FIFO_REG_BASE + 0x138c)</span></div>
<div class="line"><a name="l00389"></a><span class="lineno">  389</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define SCUFIFO_V4_R_H_TIMSTAMP0    (CXD56_SCU_FIFO_REG_BASE + 0x1390)</span></div>
<div class="line"><a name="l00390"></a><span class="lineno">  390</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define SCUFIFO_V4_R_H_TIMSTAMP1    (CXD56_SCU_FIFO_REG_BASE + 0x1394)</span></div>
<div class="line"><a name="l00391"></a><span class="lineno">  391</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define SCUFIFO_V5_R_H_CTRL0    (CXD56_SCU_FIFO_REG_BASE + 0x13a0)</span></div>
<div class="line"><a name="l00392"></a><span class="lineno">  392</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define SCUFIFO_V5_R_H_CTRL1    (CXD56_SCU_FIFO_REG_BASE + 0x13a4)</span></div>
<div class="line"><a name="l00393"></a><span class="lineno">  393</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define SCUFIFO_V5_R_H_STATUS0  (CXD56_SCU_FIFO_REG_BASE + 0x13a8)</span></div>
<div class="line"><a name="l00394"></a><span class="lineno">  394</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define SCUFIFO_V5_R_H_STATUS1  (CXD56_SCU_FIFO_REG_BASE + 0x13ac)</span></div>
<div class="line"><a name="l00395"></a><span class="lineno">  395</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define SCUFIFO_V5_R_H_TIMSTAMP0    (CXD56_SCU_FIFO_REG_BASE + 0x13b0)</span></div>
<div class="line"><a name="l00396"></a><span class="lineno">  396</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define SCUFIFO_V5_R_H_TIMSTAMP1    (CXD56_SCU_FIFO_REG_BASE + 0x13b4)</span></div>
<div class="line"><a name="l00397"></a><span class="lineno">  397</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define SCUFIFO_V6_R_H_CTRL0    (CXD56_SCU_FIFO_REG_BASE + 0x13c0)</span></div>
<div class="line"><a name="l00398"></a><span class="lineno">  398</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define SCUFIFO_V6_R_H_CTRL1    (CXD56_SCU_FIFO_REG_BASE + 0x13c4)</span></div>
<div class="line"><a name="l00399"></a><span class="lineno">  399</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define SCUFIFO_V6_R_H_STATUS0  (CXD56_SCU_FIFO_REG_BASE + 0x13c8)</span></div>
<div class="line"><a name="l00400"></a><span class="lineno">  400</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define SCUFIFO_V6_R_H_STATUS1  (CXD56_SCU_FIFO_REG_BASE + 0x13cc)</span></div>
<div class="line"><a name="l00401"></a><span class="lineno">  401</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define SCUFIFO_V6_R_H_TIMSTAMP0    (CXD56_SCU_FIFO_REG_BASE + 0x13d0)</span></div>
<div class="line"><a name="l00402"></a><span class="lineno">  402</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define SCUFIFO_V6_R_H_TIMSTAMP1    (CXD56_SCU_FIFO_REG_BASE + 0x13d4)</span></div>
<div class="line"><a name="l00403"></a><span class="lineno">  403</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define SCUFIFO_V7_R_H_CTRL0    (CXD56_SCU_FIFO_REG_BASE + 0x13e0)</span></div>
<div class="line"><a name="l00404"></a><span class="lineno">  404</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define SCUFIFO_V7_R_H_CTRL1    (CXD56_SCU_FIFO_REG_BASE + 0x13e4)</span></div>
<div class="line"><a name="l00405"></a><span class="lineno">  405</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define SCUFIFO_V7_R_H_STATUS0  (CXD56_SCU_FIFO_REG_BASE + 0x13e8)</span></div>
<div class="line"><a name="l00406"></a><span class="lineno">  406</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define SCUFIFO_V7_R_H_STATUS1  (CXD56_SCU_FIFO_REG_BASE + 0x13ec)</span></div>
<div class="line"><a name="l00407"></a><span class="lineno">  407</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define SCUFIFO_V7_R_H_TIMSTAMP0    (CXD56_SCU_FIFO_REG_BASE + 0x13f0)</span></div>
<div class="line"><a name="l00408"></a><span class="lineno">  408</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define SCUFIFO_V7_R_H_TIMSTAMP1    (CXD56_SCU_FIFO_REG_BASE + 0x13f4)</span></div>
<div class="line"><a name="l00409"></a><span class="lineno">  409</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define SCUFIFO_V8_R_H_CTRL0    (CXD56_SCU_FIFO_REG_BASE + 0x1400)</span></div>
<div class="line"><a name="l00410"></a><span class="lineno">  410</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define SCUFIFO_V8_R_H_CTRL1    (CXD56_SCU_FIFO_REG_BASE + 0x1404)</span></div>
<div class="line"><a name="l00411"></a><span class="lineno">  411</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define SCUFIFO_V8_R_H_STATUS0  (CXD56_SCU_FIFO_REG_BASE + 0x1408)</span></div>
<div class="line"><a name="l00412"></a><span class="lineno">  412</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define SCUFIFO_V8_R_H_STATUS1  (CXD56_SCU_FIFO_REG_BASE + 0x140c)</span></div>
<div class="line"><a name="l00413"></a><span class="lineno">  413</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define SCUFIFO_V8_R_H_TIMSTAMP0    (CXD56_SCU_FIFO_REG_BASE + 0x1410)</span></div>
<div class="line"><a name="l00414"></a><span class="lineno">  414</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define SCUFIFO_V8_R_H_TIMSTAMP1    (CXD56_SCU_FIFO_REG_BASE + 0x1414)</span></div>
<div class="line"><a name="l00415"></a><span class="lineno">  415</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define SCUFIFO_V9_R_H_CTRL0    (CXD56_SCU_FIFO_REG_BASE + 0x1420)</span></div>
<div class="line"><a name="l00416"></a><span class="lineno">  416</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define SCUFIFO_V9_R_H_CTRL1    (CXD56_SCU_FIFO_REG_BASE + 0x1424)</span></div>
<div class="line"><a name="l00417"></a><span class="lineno">  417</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define SCUFIFO_V9_R_H_STATUS0  (CXD56_SCU_FIFO_REG_BASE + 0x1428)</span></div>
<div class="line"><a name="l00418"></a><span class="lineno">  418</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define SCUFIFO_V9_R_H_STATUS1  (CXD56_SCU_FIFO_REG_BASE + 0x142c)</span></div>
<div class="line"><a name="l00419"></a><span class="lineno">  419</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define SCUFIFO_V9_R_H_TIMSTAMP0    (CXD56_SCU_FIFO_REG_BASE + 0x1430)</span></div>
<div class="line"><a name="l00420"></a><span class="lineno">  420</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define SCUFIFO_V9_R_H_TIMSTAMP1    (CXD56_SCU_FIFO_REG_BASE + 0x1434)</span></div>
<div class="line"><a name="l00421"></a><span class="lineno">  421</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define SCUFIFO_DECI_PARTITION_SEL  (CXD56_SCU_FIFO_REG_BASE + 0x1c00)</span></div>
<div class="line"><a name="l00422"></a><span class="lineno">  422</span>&#160;<span class="preprocessor"></span></div>
<div class="line"><a name="l00423"></a><span class="lineno">  423</span>&#160;<span class="preprocessor">#define SCUFIFO_FIFO_DATA(x)      (CXD56_SCU_FIFO_REG_BASE + 0x2100 + (0x4 * (x)))</span></div>
<div class="line"><a name="l00424"></a><span class="lineno">  424</span>&#160;<span class="preprocessor"></span></div>
<div class="line"><a name="l00425"></a><span class="lineno">  425</span>&#160;<span class="preprocessor">#endif </span><span class="comment">/* __ARCH_ARM_SRC_CXD56XX_CHIP_CXD56_SCUFIFO_H */</span><span class="preprocessor"></span></div>
</div><!-- fragment --></div><!-- contents -->
<!-- start footer part -->
<hr class="footer"/><address class="footer"><small>
Generated by &#160;<a href="http://www.doxygen.org/index.html">
<img class="footer" src="doxygen.png" alt="doxygen"/>
</a> 1.8.6
</small></address>
</body>
</html>
