

================================================================
== Vitis HLS Report for 'main_Pipeline_VITIS_LOOP_7_1'
================================================================
* Date:           Mon Aug 12 18:49:48 2024

* Version:        2023.2 (Build 4023990 on Oct 11 2023)
* Project:        chaosNCG
* Solution:       solution1 (Vivado IP Flow Target)
* Product family: zynq
* Target device:  xc7z020-clg400-1


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+---------+----------+------------+
    |  Clock |  Target | Estimated| Uncertainty|
    +--------+---------+----------+------------+
    |ap_clk  |  5.00 ns|  4.336 ns|     1.35 ns|
    +--------+---------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+----------+----------+-------+-------+---------+
    |  Latency (cycles) |  Latency (absolute) |    Interval   | Pipeline|
    |   min   |   max   |    min   |    max   |  min  |  max  |   Type  |
    +---------+---------+----------+----------+-------+-------+---------+
    |    76504|    76504|  0.383 ms|  0.383 ms|  76504|  76504|       no|
    +---------+---------+----------+----------+-------+-------+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +------------------+---------+---------+----------+-----------+-----------+------+----------+
        |                  |  Latency (cycles) | Iteration|  Initiation Interval  | Trip |          |
        |     Loop Name    |   min   |   max   |  Latency |  achieved |   target  | Count| Pipelined|
        +------------------+---------+---------+----------+-----------+-----------+------+----------+
        |- VITIS_LOOP_7_1  |    76502|    76502|        88|         85|          1|   900|       yes|
        +------------------+---------+---------+----------+-----------+-----------+------+----------+



================================================================
== Utilization Estimates
================================================================
* Summary: 
+-----------------+---------+-----+--------+-------+-----+
|       Name      | BRAM_18K| DSP |   FF   |  LUT  | URAM|
+-----------------+---------+-----+--------+-------+-----+
|DSP              |        -|    -|       -|      -|    -|
|Expression       |        -|    -|     560|   1028|    -|
|FIFO             |        -|    -|       -|      -|    -|
|Instance         |        -|    -|    4566|   3476|    -|
|Memory           |        -|    -|       -|      -|    -|
|Multiplexer      |        -|    -|       -|    535|    -|
|Register         |        -|    -|     815|      -|    -|
+-----------------+---------+-----+--------+-------+-----+
|Total            |        0|    0|    5941|   5039|    0|
+-----------------+---------+-----+--------+-------+-----+
|Available        |      280|  220|  106400|  53200|    0|
+-----------------+---------+-----+--------+-------+-----+
|Utilization (%)  |        0|    0|       5|      9|    0|
+-----------------+---------+-----+--------+-------+-----+

+ Detail: 
    * Instance: 
    +--------------------------+-----------------------+---------+----+------+------+-----+
    |         Instance         |         Module        | BRAM_18K| DSP|  FF  |  LUT | URAM|
    +--------------------------+-----------------------+---------+----+------+------+-----+
    |srem_32ns_6ns_32_36_1_U7  |srem_32ns_6ns_32_36_1  |        0|   0|  2283|  1738|    0|
    |srem_32ns_6ns_32_36_1_U8  |srem_32ns_6ns_32_36_1  |        0|   0|  2283|  1738|    0|
    +--------------------------+-----------------------+---------+----+------+------+-----+
    |Total                     |                       |        0|   0|  4566|  3476|    0|
    +--------------------------+-----------------------+---------+----+------+------+-----+

    * DSP: 
    N/A

    * Memory: 
    N/A

    * FIFO: 
    N/A

    * Expression: 
    +---------------------+----------+----+-----+-----+------------+------------+
    |    Variable Name    | Operation| DSP|  FF | LUT | Bitwidth P0| Bitwidth P1|
    +---------------------+----------+----+-----+-----+------------+------------+
    |add_ln7_1_fu_311_p2  |         +|   0|    0|   39|          32|          32|
    |add_ln7_fu_385_p2    |         +|   0|    0|   12|          11|           2|
    |add_ln8_1_fu_152_p2  |         +|   0|    0|   12|          11|           4|
    |add_ln8_fu_146_p2    |         +|   0|    0|   12|          11|           4|
    |add_ln9_fu_357_p2    |         +|   0|    0|   39|          32|          32|
    |out1_fu_418_p2       |         +|   0|    0|   39|          32|          32|
    |p0_1_fu_409_p2       |         +|   0|    0|   39|          32|          32|
    |p1_1_fu_363_p2       |         +|   0|    0|   39|          32|          32|
    |out0_fu_317_p2       |         -|   0|    0|   39|          32|          32|
    |sub_ln5_fu_196_p2    |         -|   0|    0|   14|           5|           6|
    |sub_ln9_fu_335_p2    |         -|   0|    0|   14|           5|           6|
    |icmp_ln7_fu_140_p2   |      icmp|   0|    0|   12|          11|           9|
    |lshr_ln5_fu_204_p2   |      lshr|   0|  140|  121|           8|          32|
    |lshr_ln9_fu_343_p2   |      lshr|   0|  140|  121|           8|          32|
    |or_ln5_1_fu_229_p2   |        or|   0|    0|    8|           8|           8|
    |or_ln5_fu_225_p2     |        or|   0|    0|   32|          32|          32|
    |or_ln9_fu_353_p2     |        or|   0|    0|   32|          32|          32|
    |shl_ln5_fu_191_p2    |       shl|   0|  140|  121|           8|          32|
    |shl_ln9_fu_330_p2    |       shl|   0|  140|  121|           8|          32|
    |ap_enable_pp0        |       xor|   0|    0|    2|           1|           2|
    |xor_ln3_fu_271_p2    |       xor|   0|    0|    8|           8|           8|
    |xor_ln4_fu_177_p2    |       xor|   0|    0|   32|          32|          32|
    |xor_ln5_1_fu_259_p2  |       xor|   0|    0|    8|           8|           8|
    |xor_ln5_2_fu_248_p2  |       xor|   0|    0|   32|          32|          32|
    |xor_ln5_fu_239_p2    |       xor|   0|    0|   32|          32|          32|
    |xor_ln6_1_fu_265_p2  |       xor|   0|    0|    8|           8|           8|
    |xor_ln6_2_fu_349_p2  |       xor|   0|    0|   32|          32|          32|
    |xor_ln6_fu_253_p2    |       xor|   0|    0|    8|           8|           8|
    +---------------------+----------+----+-----+-----+------------+------------+
    |Total                |          |   0|  560| 1028|         511|         585|
    +---------------------+----------+----+-----+-----+------------+------------+

    * Multiplexer: 
    +-----------------------------+-----+-----------+-----+-----------+
    |             Name            | LUT | Input Size| Bits| Total Bits|
    +-----------------------------+-----+-----------+-----+-----------+
    |ap_NS_fsm                    |  435|         86|    1|         86|
    |ap_done_int                  |    9|          2|    1|          2|
    |ap_enable_reg_pp0_iter0      |    9|          2|    1|          2|
    |ap_enable_reg_pp0_iter0_reg  |    9|          2|    1|          2|
    |ap_enable_reg_pp0_iter1      |    9|          2|    1|          2|
    |ap_sig_allocacmp_i_1         |    9|          2|   11|         22|
    |buffer_r_address0            |   14|          3|   11|         33|
    |buffer_r_address1            |   14|          3|   11|         33|
    |i_fu_68                      |    9|          2|   11|         22|
    |p0_fu_64                     |    9|          2|   32|         64|
    |p1_fu_60                     |    9|          2|   32|         64|
    +-----------------------------+-----+-----------+-----+-----------+
    |Total                        |  535|        108|  113|        332|
    +-----------------------------+-----+-----------+-----+-----------+

    * Register: 
    +-----------------------------+----+----+-----+-----------+
    |             Name            | FF | LUT| Bits| Const Bits|
    +-----------------------------+----+----+-----+-----------+
    |a_reg_476                    |  11|   0|   11|          0|
    |add_ln7_1_reg_553            |  32|   0|   32|          0|
    |add_ln8_1_reg_461            |  11|   0|   11|          0|
    |add_ln8_reg_456              |  11|   0|   11|          0|
    |add_ln9_reg_590              |  32|   0|   32|          0|
    |ap_CS_fsm                    |  85|   0|   85|          0|
    |ap_done_reg                  |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter0_reg  |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter1      |   1|   0|    1|          0|
    |b0_reg_496                   |  32|   0|   32|          0|
    |b1_reg_503                   |  32|   0|   32|          0|
    |b_reg_481                    |  11|   0|   11|          0|
    |buffer_addr_1_reg_491        |  11|   0|   11|          0|
    |buffer_addr_reg_486          |  11|   0|   11|          0|
    |i_1_reg_447                  |  11|   0|   11|          0|
    |i_fu_68                      |  11|   0|   11|          0|
    |icmp_ln7_reg_452             |   1|   0|    1|          0|
    |lshr_ln5_reg_542             |  32|   0|   32|          0|
    |lshr_ln9_reg_585             |  32|   0|   32|          0|
    |out0_reg_560                 |  32|   0|   32|          0|
    |out1_reg_617                 |  32|   0|   32|          0|
    |p0_1_reg_611                 |  32|   0|   32|          0|
    |p0_fu_64                     |  32|   0|   32|          0|
    |p0_load_reg_510              |  32|   0|   32|          0|
    |p1_1_reg_596                 |  32|   0|   32|          0|
    |p1_fu_60                     |  32|   0|   32|          0|
    |shl_ln5_reg_531              |  32|   0|   32|          0|
    |shl_ln9_reg_575              |  32|   0|   32|          0|
    |srem_ln5_reg_521             |  32|   0|   32|          0|
    |srem_ln9_reg_565             |  32|   0|   32|          0|
    |sub_ln5_reg_537              |   6|   0|    6|          0|
    |sub_ln9_reg_580              |   6|   0|    6|          0|
    |tmp_2_reg_606                |   1|   0|    1|          0|
    |tmp_3_reg_601                |   5|   0|    5|          0|
    |trunc_ln5_reg_526            |   6|   0|    6|          0|
    |trunc_ln9_reg_570            |   6|   0|    6|          0|
    |xor_ln4_reg_515              |  32|   0|   32|          0|
    |xor_ln5_2_reg_548            |  32|   0|   32|          0|
    +-----------------------------+----+----+-----+-----------+
    |Total                        | 815|   0|  815|          0|
    +-----------------------------+----+----+-----+-----------+



================================================================
== Interface
================================================================
* Summary: 
+-------------------+-----+-----+------------+------------------------------+--------------+
|     RTL Ports     | Dir | Bits|  Protocol  |         Source Object        |    C Type    |
+-------------------+-----+-----+------------+------------------------------+--------------+
|ap_clk             |   in|    1|  ap_ctrl_hs|  main_Pipeline_VITIS_LOOP_7_1|  return value|
|ap_rst             |   in|    1|  ap_ctrl_hs|  main_Pipeline_VITIS_LOOP_7_1|  return value|
|ap_start           |   in|    1|  ap_ctrl_hs|  main_Pipeline_VITIS_LOOP_7_1|  return value|
|ap_done            |  out|    1|  ap_ctrl_hs|  main_Pipeline_VITIS_LOOP_7_1|  return value|
|ap_idle            |  out|    1|  ap_ctrl_hs|  main_Pipeline_VITIS_LOOP_7_1|  return value|
|ap_ready           |  out|    1|  ap_ctrl_hs|  main_Pipeline_VITIS_LOOP_7_1|  return value|
|M_address0         |  out|   11|   ap_memory|                             M|         array|
|M_ce0              |  out|    1|   ap_memory|                             M|         array|
|M_q0               |   in|   11|   ap_memory|                             M|         array|
|M_address1         |  out|   11|   ap_memory|                             M|         array|
|M_ce1              |  out|    1|   ap_memory|                             M|         array|
|M_q1               |   in|   11|   ap_memory|                             M|         array|
|buffer_r_address0  |  out|   11|   ap_memory|                      buffer_r|         array|
|buffer_r_ce0       |  out|    1|   ap_memory|                      buffer_r|         array|
|buffer_r_we0       |  out|    1|   ap_memory|                      buffer_r|         array|
|buffer_r_d0        |  out|   32|   ap_memory|                      buffer_r|         array|
|buffer_r_q0        |   in|   32|   ap_memory|                      buffer_r|         array|
|buffer_r_address1  |  out|   11|   ap_memory|                      buffer_r|         array|
|buffer_r_ce1       |  out|    1|   ap_memory|                      buffer_r|         array|
|buffer_r_we1       |  out|    1|   ap_memory|                      buffer_r|         array|
|buffer_r_d1        |  out|   32|   ap_memory|                      buffer_r|         array|
|buffer_r_q1        |   in|   32|   ap_memory|                      buffer_r|         array|
+-------------------+-----+-----+------------+------------------------------+--------------+

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 0
ResetActiveHigh: 1
IsCombinational: 2
IsDatapathOnly: 2
HasWiredReturn: 1
HasMFsm: 2
HasVarLatency: 1
IsPipeline: 0
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0

+ Individual pipeline summary: 
  * Pipeline-0: initiation interval (II) = 85, depth = 88


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 88
* Pipeline : 1
  Pipeline-0 : II = 85, D = 88, States = { 1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61 62 63 64 65 66 67 68 69 70 71 72 73 74 75 76 77 78 79 80 81 82 83 84 85 86 87 88 }
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 2 
2 --> 3 
3 --> 4 
4 --> 5 
5 --> 6 
6 --> 7 
7 --> 8 
8 --> 9 
9 --> 10 
10 --> 11 
11 --> 12 
12 --> 13 
13 --> 14 
14 --> 15 
15 --> 16 
16 --> 17 
17 --> 18 
18 --> 19 
19 --> 20 
20 --> 21 
21 --> 22 
22 --> 23 
23 --> 24 
24 --> 25 
25 --> 26 
26 --> 27 
27 --> 28 
28 --> 29 
29 --> 30 
30 --> 31 
31 --> 32 
32 --> 33 
33 --> 34 
34 --> 35 
35 --> 36 
36 --> 37 
37 --> 38 
38 --> 39 
39 --> 40 
40 --> 41 
41 --> 42 
42 --> 43 
43 --> 44 
44 --> 45 
45 --> 46 
46 --> 47 
47 --> 48 
48 --> 49 
49 --> 50 
50 --> 51 
51 --> 52 
52 --> 53 
53 --> 54 
54 --> 55 
55 --> 56 
56 --> 57 
57 --> 58 
58 --> 59 
59 --> 60 
60 --> 61 
61 --> 62 
62 --> 63 
63 --> 64 
64 --> 65 
65 --> 66 
66 --> 67 
67 --> 68 
68 --> 69 
69 --> 70 
70 --> 71 
71 --> 72 
72 --> 73 
73 --> 74 
74 --> 75 
75 --> 76 
76 --> 77 
77 --> 78 
78 --> 79 
79 --> 80 
80 --> 81 
81 --> 82 
82 --> 83 
83 --> 84 
84 --> 85 
85 --> 86 
86 --> 87 
87 --> 88 
88 --> 

* FSM state operations: 

State 1 <SV = 0> <Delay = 3.22>
ST_1 : Operation 91 [1/1] (0.00ns)   --->   "%p1 = alloca i32 1" [benchmarks/jianyicheng/chaosNCG/src/g.cpp:3->benchmarks/jianyicheng/chaosNCG/src/chaosNCG.cpp:11->benchmarks/jianyicheng/chaosNCG/src/chaosNCG_tb.cpp:23]   --->   Operation 91 'alloca' 'p1' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 92 [1/1] (0.00ns)   --->   "%p0 = alloca i32 1" [benchmarks/jianyicheng/chaosNCG/src/g.cpp:3->benchmarks/jianyicheng/chaosNCG/src/chaosNCG.cpp:11->benchmarks/jianyicheng/chaosNCG/src/chaosNCG_tb.cpp:23]   --->   Operation 92 'alloca' 'p0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 93 [1/1] (0.00ns)   --->   "%i = alloca i32 1" [benchmarks/jianyicheng/chaosNCG/src/chaosNCG.cpp:7->benchmarks/jianyicheng/chaosNCG/src/chaosNCG_tb.cpp:23]   --->   Operation 93 'alloca' 'i' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 94 [1/1] (1.58ns)   --->   "%store_ln7 = store i11 0, i11 %i" [benchmarks/jianyicheng/chaosNCG/src/chaosNCG.cpp:7->benchmarks/jianyicheng/chaosNCG/src/chaosNCG_tb.cpp:23]   --->   Operation 94 'store' 'store_ln7' <Predicate = true> <Delay = 1.58>
ST_1 : Operation 95 [1/1] (1.58ns)   --->   "%store_ln3 = store i32 127, i32 %p0" [benchmarks/jianyicheng/chaosNCG/src/g.cpp:3->benchmarks/jianyicheng/chaosNCG/src/chaosNCG.cpp:11->benchmarks/jianyicheng/chaosNCG/src/chaosNCG_tb.cpp:23]   --->   Operation 95 'store' 'store_ln3' <Predicate = true> <Delay = 1.58>
ST_1 : Operation 96 [1/1] (1.58ns)   --->   "%store_ln3 = store i32 41, i32 %p1" [benchmarks/jianyicheng/chaosNCG/src/g.cpp:3->benchmarks/jianyicheng/chaosNCG/src/chaosNCG.cpp:11->benchmarks/jianyicheng/chaosNCG/src/chaosNCG_tb.cpp:23]   --->   Operation 96 'store' 'store_ln3' <Predicate = true> <Delay = 1.58>
ST_1 : Operation 97 [1/1] (0.00ns)   --->   "%br_ln0 = br void %for.inc.i"   --->   Operation 97 'br' 'br_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 98 [1/1] (0.00ns)   --->   "%i_1 = load i11 %i" [benchmarks/jianyicheng/chaosNCG/src/chaosNCG.cpp:8->benchmarks/jianyicheng/chaosNCG/src/chaosNCG_tb.cpp:23]   --->   Operation 98 'load' 'i_1' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 99 [1/1] (1.63ns)   --->   "%icmp_ln7 = icmp_ult  i11 %i_1, i11 1800" [benchmarks/jianyicheng/chaosNCG/src/chaosNCG.cpp:7->benchmarks/jianyicheng/chaosNCG/src/chaosNCG_tb.cpp:23]   --->   Operation 99 'icmp' 'icmp_ln7' <Predicate = true> <Delay = 1.63> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 1.63> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 100 [1/1] (0.00ns)   --->   "%br_ln7 = br i1 %icmp_ln7, void %_Z8chaosNCGiiPiiiiiS_.exit.exitStub, void %for.inc.i.split" [benchmarks/jianyicheng/chaosNCG/src/chaosNCG.cpp:7->benchmarks/jianyicheng/chaosNCG/src/chaosNCG_tb.cpp:23]   --->   Operation 100 'br' 'br_ln7' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 101 [1/1] (1.63ns)   --->   "%add_ln8 = add i11 %i_1, i11 8" [benchmarks/jianyicheng/chaosNCG/src/chaosNCG.cpp:8->benchmarks/jianyicheng/chaosNCG/src/chaosNCG_tb.cpp:23]   --->   Operation 101 'add' 'add_ln8' <Predicate = (icmp_ln7)> <Delay = 1.63> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.63> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 102 [1/1] (1.63ns)   --->   "%add_ln8_1 = add i11 %i_1, i11 12" [benchmarks/jianyicheng/chaosNCG/src/chaosNCG.cpp:8->benchmarks/jianyicheng/chaosNCG/src/chaosNCG_tb.cpp:23]   --->   Operation 102 'add' 'add_ln8_1' <Predicate = (icmp_ln7)> <Delay = 1.63> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.63> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>

State 2 <SV = 1> <Delay = 3.25>
ST_2 : Operation 103 [1/1] (0.00ns)   --->   "%zext_ln8 = zext i11 %add_ln8" [benchmarks/jianyicheng/chaosNCG/src/chaosNCG.cpp:8->benchmarks/jianyicheng/chaosNCG/src/chaosNCG_tb.cpp:23]   --->   Operation 103 'zext' 'zext_ln8' <Predicate = (icmp_ln7)> <Delay = 0.00>
ST_2 : Operation 104 [1/1] (0.00ns)   --->   "%M_addr = getelementptr i11 %M, i64 0, i64 %zext_ln8" [benchmarks/jianyicheng/chaosNCG/src/chaosNCG.cpp:8->benchmarks/jianyicheng/chaosNCG/src/chaosNCG_tb.cpp:23]   --->   Operation 104 'getelementptr' 'M_addr' <Predicate = (icmp_ln7)> <Delay = 0.00>
ST_2 : Operation 105 [2/2] (3.25ns)   --->   "%a = load i11 %M_addr" [benchmarks/jianyicheng/chaosNCG/src/chaosNCG.cpp:9->benchmarks/jianyicheng/chaosNCG/src/chaosNCG_tb.cpp:23]   --->   Operation 105 'load' 'a' <Predicate = (icmp_ln7)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 11> <Depth = 2000> <RAM>
ST_2 : Operation 106 [1/1] (0.00ns)   --->   "%zext_ln8_1 = zext i11 %add_ln8_1" [benchmarks/jianyicheng/chaosNCG/src/chaosNCG.cpp:8->benchmarks/jianyicheng/chaosNCG/src/chaosNCG_tb.cpp:23]   --->   Operation 106 'zext' 'zext_ln8_1' <Predicate = (icmp_ln7)> <Delay = 0.00>
ST_2 : Operation 107 [1/1] (0.00ns)   --->   "%M_addr_1 = getelementptr i11 %M, i64 0, i64 %zext_ln8_1" [benchmarks/jianyicheng/chaosNCG/src/chaosNCG.cpp:8->benchmarks/jianyicheng/chaosNCG/src/chaosNCG_tb.cpp:23]   --->   Operation 107 'getelementptr' 'M_addr_1' <Predicate = (icmp_ln7)> <Delay = 0.00>
ST_2 : Operation 108 [2/2] (3.25ns)   --->   "%b = load i11 %M_addr_1" [benchmarks/jianyicheng/chaosNCG/src/chaosNCG.cpp:9->benchmarks/jianyicheng/chaosNCG/src/chaosNCG_tb.cpp:23]   --->   Operation 108 'load' 'b' <Predicate = (icmp_ln7)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 11> <Depth = 2000> <RAM>

State 3 <SV = 2> <Delay = 3.25>
ST_3 : Operation 109 [1/2] (3.25ns)   --->   "%a = load i11 %M_addr" [benchmarks/jianyicheng/chaosNCG/src/chaosNCG.cpp:9->benchmarks/jianyicheng/chaosNCG/src/chaosNCG_tb.cpp:23]   --->   Operation 109 'load' 'a' <Predicate = (icmp_ln7)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 11> <Depth = 2000> <RAM>
ST_3 : Operation 110 [1/2] (3.25ns)   --->   "%b = load i11 %M_addr_1" [benchmarks/jianyicheng/chaosNCG/src/chaosNCG.cpp:9->benchmarks/jianyicheng/chaosNCG/src/chaosNCG_tb.cpp:23]   --->   Operation 110 'load' 'b' <Predicate = (icmp_ln7)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 11> <Depth = 2000> <RAM>
ST_3 : Operation 244 [1/1] (0.00ns)   --->   "%ret_ln0 = ret"   --->   Operation 244 'ret' 'ret_ln0' <Predicate = (!icmp_ln7)> <Delay = 0.00>

State 4 <SV = 3> <Delay = 3.25>
ST_4 : Operation 111 [1/1] (0.00ns)   --->   "%zext_ln9 = zext i11 %a" [benchmarks/jianyicheng/chaosNCG/src/chaosNCG.cpp:9->benchmarks/jianyicheng/chaosNCG/src/chaosNCG_tb.cpp:23]   --->   Operation 111 'zext' 'zext_ln9' <Predicate = (icmp_ln7)> <Delay = 0.00>
ST_4 : Operation 112 [1/1] (0.00ns)   --->   "%buffer_addr = getelementptr i32 %buffer_r, i64 0, i64 %zext_ln9" [benchmarks/jianyicheng/chaosNCG/src/chaosNCG.cpp:9->benchmarks/jianyicheng/chaosNCG/src/chaosNCG_tb.cpp:23]   --->   Operation 112 'getelementptr' 'buffer_addr' <Predicate = (icmp_ln7)> <Delay = 0.00>
ST_4 : Operation 113 [2/2] (3.25ns)   --->   "%b0 = load i11 %buffer_addr" [benchmarks/jianyicheng/chaosNCG/src/chaosNCG.cpp:9->benchmarks/jianyicheng/chaosNCG/src/chaosNCG_tb.cpp:23]   --->   Operation 113 'load' 'b0' <Predicate = (icmp_ln7)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 2000> <RAM>
ST_4 : Operation 114 [1/1] (0.00ns)   --->   "%zext_ln9_1 = zext i11 %b" [benchmarks/jianyicheng/chaosNCG/src/chaosNCG.cpp:9->benchmarks/jianyicheng/chaosNCG/src/chaosNCG_tb.cpp:23]   --->   Operation 114 'zext' 'zext_ln9_1' <Predicate = (icmp_ln7)> <Delay = 0.00>
ST_4 : Operation 115 [1/1] (0.00ns)   --->   "%buffer_addr_1 = getelementptr i32 %buffer_r, i64 0, i64 %zext_ln9_1" [benchmarks/jianyicheng/chaosNCG/src/chaosNCG.cpp:9->benchmarks/jianyicheng/chaosNCG/src/chaosNCG_tb.cpp:23]   --->   Operation 115 'getelementptr' 'buffer_addr_1' <Predicate = (icmp_ln7)> <Delay = 0.00>
ST_4 : Operation 116 [2/2] (3.25ns)   --->   "%b1 = load i11 %buffer_addr_1" [benchmarks/jianyicheng/chaosNCG/src/chaosNCG.cpp:9->benchmarks/jianyicheng/chaosNCG/src/chaosNCG_tb.cpp:23]   --->   Operation 116 'load' 'b1' <Predicate = (icmp_ln7)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 2000> <RAM>

State 5 <SV = 4> <Delay = 3.25>
ST_5 : Operation 117 [1/2] (3.25ns)   --->   "%b0 = load i11 %buffer_addr" [benchmarks/jianyicheng/chaosNCG/src/chaosNCG.cpp:9->benchmarks/jianyicheng/chaosNCG/src/chaosNCG_tb.cpp:23]   --->   Operation 117 'load' 'b0' <Predicate = (icmp_ln7)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 2000> <RAM>
ST_5 : Operation 118 [1/2] (3.25ns)   --->   "%b1 = load i11 %buffer_addr_1" [benchmarks/jianyicheng/chaosNCG/src/chaosNCG.cpp:9->benchmarks/jianyicheng/chaosNCG/src/chaosNCG_tb.cpp:23]   --->   Operation 118 'load' 'b1' <Predicate = (icmp_ln7)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 2000> <RAM>

State 6 <SV = 5> <Delay = 0.99>
ST_6 : Operation 119 [1/1] (0.00ns)   --->   "%p0_load = load i32 %p0" [benchmarks/jianyicheng/chaosNCG/src/g.cpp:4->benchmarks/jianyicheng/chaosNCG/src/chaosNCG.cpp:11->benchmarks/jianyicheng/chaosNCG/src/chaosNCG_tb.cpp:23]   --->   Operation 119 'load' 'p0_load' <Predicate = (icmp_ln7)> <Delay = 0.00>
ST_6 : Operation 120 [1/1] (0.99ns)   --->   "%xor_ln4 = xor i32 %b0, i32 %p0_load" [benchmarks/jianyicheng/chaosNCG/src/g.cpp:4->benchmarks/jianyicheng/chaosNCG/src/chaosNCG.cpp:11->benchmarks/jianyicheng/chaosNCG/src/chaosNCG_tb.cpp:23]   --->   Operation 120 'xor' 'xor_ln4' <Predicate = (icmp_ln7)> <Delay = 0.99> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>

State 7 <SV = 6> <Delay = 4.33>
ST_7 : Operation 121 [36/36] (4.33ns)   --->   "%srem_ln5 = srem i32 %xor_ln4, i32 17" [benchmarks/jianyicheng/chaosNCG/src/g.cpp:5->benchmarks/jianyicheng/chaosNCG/src/chaosNCG.cpp:11->benchmarks/jianyicheng/chaosNCG/src/chaosNCG_tb.cpp:23]   --->   Operation 121 'srem' 'srem_ln5' <Predicate = (icmp_ln7)> <Delay = 4.33> <CoreInst = "Divider">   --->   Core 6 'Divider' <Latency = 35> <II = 1> <Delay = 4.33> <FuncUnit> <Opcode : 'udiv' 'sdiv' 'urem' 'srem'> <InPorts = 2> <OutPorts = 1>

State 8 <SV = 7> <Delay = 4.33>
ST_8 : Operation 122 [35/36] (4.33ns)   --->   "%srem_ln5 = srem i32 %xor_ln4, i32 17" [benchmarks/jianyicheng/chaosNCG/src/g.cpp:5->benchmarks/jianyicheng/chaosNCG/src/chaosNCG.cpp:11->benchmarks/jianyicheng/chaosNCG/src/chaosNCG_tb.cpp:23]   --->   Operation 122 'srem' 'srem_ln5' <Predicate = (icmp_ln7)> <Delay = 4.33> <CoreInst = "Divider">   --->   Core 6 'Divider' <Latency = 35> <II = 1> <Delay = 4.33> <FuncUnit> <Opcode : 'udiv' 'sdiv' 'urem' 'srem'> <InPorts = 2> <OutPorts = 1>

State 9 <SV = 8> <Delay = 4.33>
ST_9 : Operation 123 [34/36] (4.33ns)   --->   "%srem_ln5 = srem i32 %xor_ln4, i32 17" [benchmarks/jianyicheng/chaosNCG/src/g.cpp:5->benchmarks/jianyicheng/chaosNCG/src/chaosNCG.cpp:11->benchmarks/jianyicheng/chaosNCG/src/chaosNCG_tb.cpp:23]   --->   Operation 123 'srem' 'srem_ln5' <Predicate = (icmp_ln7)> <Delay = 4.33> <CoreInst = "Divider">   --->   Core 6 'Divider' <Latency = 35> <II = 1> <Delay = 4.33> <FuncUnit> <Opcode : 'udiv' 'sdiv' 'urem' 'srem'> <InPorts = 2> <OutPorts = 1>

State 10 <SV = 9> <Delay = 4.33>
ST_10 : Operation 124 [33/36] (4.33ns)   --->   "%srem_ln5 = srem i32 %xor_ln4, i32 17" [benchmarks/jianyicheng/chaosNCG/src/g.cpp:5->benchmarks/jianyicheng/chaosNCG/src/chaosNCG.cpp:11->benchmarks/jianyicheng/chaosNCG/src/chaosNCG_tb.cpp:23]   --->   Operation 124 'srem' 'srem_ln5' <Predicate = (icmp_ln7)> <Delay = 4.33> <CoreInst = "Divider">   --->   Core 6 'Divider' <Latency = 35> <II = 1> <Delay = 4.33> <FuncUnit> <Opcode : 'udiv' 'sdiv' 'urem' 'srem'> <InPorts = 2> <OutPorts = 1>

State 11 <SV = 10> <Delay = 4.33>
ST_11 : Operation 125 [32/36] (4.33ns)   --->   "%srem_ln5 = srem i32 %xor_ln4, i32 17" [benchmarks/jianyicheng/chaosNCG/src/g.cpp:5->benchmarks/jianyicheng/chaosNCG/src/chaosNCG.cpp:11->benchmarks/jianyicheng/chaosNCG/src/chaosNCG_tb.cpp:23]   --->   Operation 125 'srem' 'srem_ln5' <Predicate = (icmp_ln7)> <Delay = 4.33> <CoreInst = "Divider">   --->   Core 6 'Divider' <Latency = 35> <II = 1> <Delay = 4.33> <FuncUnit> <Opcode : 'udiv' 'sdiv' 'urem' 'srem'> <InPorts = 2> <OutPorts = 1>

State 12 <SV = 11> <Delay = 4.33>
ST_12 : Operation 126 [31/36] (4.33ns)   --->   "%srem_ln5 = srem i32 %xor_ln4, i32 17" [benchmarks/jianyicheng/chaosNCG/src/g.cpp:5->benchmarks/jianyicheng/chaosNCG/src/chaosNCG.cpp:11->benchmarks/jianyicheng/chaosNCG/src/chaosNCG_tb.cpp:23]   --->   Operation 126 'srem' 'srem_ln5' <Predicate = (icmp_ln7)> <Delay = 4.33> <CoreInst = "Divider">   --->   Core 6 'Divider' <Latency = 35> <II = 1> <Delay = 4.33> <FuncUnit> <Opcode : 'udiv' 'sdiv' 'urem' 'srem'> <InPorts = 2> <OutPorts = 1>

State 13 <SV = 12> <Delay = 4.33>
ST_13 : Operation 127 [30/36] (4.33ns)   --->   "%srem_ln5 = srem i32 %xor_ln4, i32 17" [benchmarks/jianyicheng/chaosNCG/src/g.cpp:5->benchmarks/jianyicheng/chaosNCG/src/chaosNCG.cpp:11->benchmarks/jianyicheng/chaosNCG/src/chaosNCG_tb.cpp:23]   --->   Operation 127 'srem' 'srem_ln5' <Predicate = (icmp_ln7)> <Delay = 4.33> <CoreInst = "Divider">   --->   Core 6 'Divider' <Latency = 35> <II = 1> <Delay = 4.33> <FuncUnit> <Opcode : 'udiv' 'sdiv' 'urem' 'srem'> <InPorts = 2> <OutPorts = 1>

State 14 <SV = 13> <Delay = 4.33>
ST_14 : Operation 128 [29/36] (4.33ns)   --->   "%srem_ln5 = srem i32 %xor_ln4, i32 17" [benchmarks/jianyicheng/chaosNCG/src/g.cpp:5->benchmarks/jianyicheng/chaosNCG/src/chaosNCG.cpp:11->benchmarks/jianyicheng/chaosNCG/src/chaosNCG_tb.cpp:23]   --->   Operation 128 'srem' 'srem_ln5' <Predicate = (icmp_ln7)> <Delay = 4.33> <CoreInst = "Divider">   --->   Core 6 'Divider' <Latency = 35> <II = 1> <Delay = 4.33> <FuncUnit> <Opcode : 'udiv' 'sdiv' 'urem' 'srem'> <InPorts = 2> <OutPorts = 1>

State 15 <SV = 14> <Delay = 4.33>
ST_15 : Operation 129 [28/36] (4.33ns)   --->   "%srem_ln5 = srem i32 %xor_ln4, i32 17" [benchmarks/jianyicheng/chaosNCG/src/g.cpp:5->benchmarks/jianyicheng/chaosNCG/src/chaosNCG.cpp:11->benchmarks/jianyicheng/chaosNCG/src/chaosNCG_tb.cpp:23]   --->   Operation 129 'srem' 'srem_ln5' <Predicate = (icmp_ln7)> <Delay = 4.33> <CoreInst = "Divider">   --->   Core 6 'Divider' <Latency = 35> <II = 1> <Delay = 4.33> <FuncUnit> <Opcode : 'udiv' 'sdiv' 'urem' 'srem'> <InPorts = 2> <OutPorts = 1>

State 16 <SV = 15> <Delay = 4.33>
ST_16 : Operation 130 [27/36] (4.33ns)   --->   "%srem_ln5 = srem i32 %xor_ln4, i32 17" [benchmarks/jianyicheng/chaosNCG/src/g.cpp:5->benchmarks/jianyicheng/chaosNCG/src/chaosNCG.cpp:11->benchmarks/jianyicheng/chaosNCG/src/chaosNCG_tb.cpp:23]   --->   Operation 130 'srem' 'srem_ln5' <Predicate = (icmp_ln7)> <Delay = 4.33> <CoreInst = "Divider">   --->   Core 6 'Divider' <Latency = 35> <II = 1> <Delay = 4.33> <FuncUnit> <Opcode : 'udiv' 'sdiv' 'urem' 'srem'> <InPorts = 2> <OutPorts = 1>

State 17 <SV = 16> <Delay = 4.33>
ST_17 : Operation 131 [26/36] (4.33ns)   --->   "%srem_ln5 = srem i32 %xor_ln4, i32 17" [benchmarks/jianyicheng/chaosNCG/src/g.cpp:5->benchmarks/jianyicheng/chaosNCG/src/chaosNCG.cpp:11->benchmarks/jianyicheng/chaosNCG/src/chaosNCG_tb.cpp:23]   --->   Operation 131 'srem' 'srem_ln5' <Predicate = (icmp_ln7)> <Delay = 4.33> <CoreInst = "Divider">   --->   Core 6 'Divider' <Latency = 35> <II = 1> <Delay = 4.33> <FuncUnit> <Opcode : 'udiv' 'sdiv' 'urem' 'srem'> <InPorts = 2> <OutPorts = 1>

State 18 <SV = 17> <Delay = 4.33>
ST_18 : Operation 132 [25/36] (4.33ns)   --->   "%srem_ln5 = srem i32 %xor_ln4, i32 17" [benchmarks/jianyicheng/chaosNCG/src/g.cpp:5->benchmarks/jianyicheng/chaosNCG/src/chaosNCG.cpp:11->benchmarks/jianyicheng/chaosNCG/src/chaosNCG_tb.cpp:23]   --->   Operation 132 'srem' 'srem_ln5' <Predicate = (icmp_ln7)> <Delay = 4.33> <CoreInst = "Divider">   --->   Core 6 'Divider' <Latency = 35> <II = 1> <Delay = 4.33> <FuncUnit> <Opcode : 'udiv' 'sdiv' 'urem' 'srem'> <InPorts = 2> <OutPorts = 1>

State 19 <SV = 18> <Delay = 4.33>
ST_19 : Operation 133 [24/36] (4.33ns)   --->   "%srem_ln5 = srem i32 %xor_ln4, i32 17" [benchmarks/jianyicheng/chaosNCG/src/g.cpp:5->benchmarks/jianyicheng/chaosNCG/src/chaosNCG.cpp:11->benchmarks/jianyicheng/chaosNCG/src/chaosNCG_tb.cpp:23]   --->   Operation 133 'srem' 'srem_ln5' <Predicate = (icmp_ln7)> <Delay = 4.33> <CoreInst = "Divider">   --->   Core 6 'Divider' <Latency = 35> <II = 1> <Delay = 4.33> <FuncUnit> <Opcode : 'udiv' 'sdiv' 'urem' 'srem'> <InPorts = 2> <OutPorts = 1>

State 20 <SV = 19> <Delay = 4.33>
ST_20 : Operation 134 [23/36] (4.33ns)   --->   "%srem_ln5 = srem i32 %xor_ln4, i32 17" [benchmarks/jianyicheng/chaosNCG/src/g.cpp:5->benchmarks/jianyicheng/chaosNCG/src/chaosNCG.cpp:11->benchmarks/jianyicheng/chaosNCG/src/chaosNCG_tb.cpp:23]   --->   Operation 134 'srem' 'srem_ln5' <Predicate = (icmp_ln7)> <Delay = 4.33> <CoreInst = "Divider">   --->   Core 6 'Divider' <Latency = 35> <II = 1> <Delay = 4.33> <FuncUnit> <Opcode : 'udiv' 'sdiv' 'urem' 'srem'> <InPorts = 2> <OutPorts = 1>

State 21 <SV = 20> <Delay = 4.33>
ST_21 : Operation 135 [22/36] (4.33ns)   --->   "%srem_ln5 = srem i32 %xor_ln4, i32 17" [benchmarks/jianyicheng/chaosNCG/src/g.cpp:5->benchmarks/jianyicheng/chaosNCG/src/chaosNCG.cpp:11->benchmarks/jianyicheng/chaosNCG/src/chaosNCG_tb.cpp:23]   --->   Operation 135 'srem' 'srem_ln5' <Predicate = (icmp_ln7)> <Delay = 4.33> <CoreInst = "Divider">   --->   Core 6 'Divider' <Latency = 35> <II = 1> <Delay = 4.33> <FuncUnit> <Opcode : 'udiv' 'sdiv' 'urem' 'srem'> <InPorts = 2> <OutPorts = 1>

State 22 <SV = 21> <Delay = 4.33>
ST_22 : Operation 136 [21/36] (4.33ns)   --->   "%srem_ln5 = srem i32 %xor_ln4, i32 17" [benchmarks/jianyicheng/chaosNCG/src/g.cpp:5->benchmarks/jianyicheng/chaosNCG/src/chaosNCG.cpp:11->benchmarks/jianyicheng/chaosNCG/src/chaosNCG_tb.cpp:23]   --->   Operation 136 'srem' 'srem_ln5' <Predicate = (icmp_ln7)> <Delay = 4.33> <CoreInst = "Divider">   --->   Core 6 'Divider' <Latency = 35> <II = 1> <Delay = 4.33> <FuncUnit> <Opcode : 'udiv' 'sdiv' 'urem' 'srem'> <InPorts = 2> <OutPorts = 1>

State 23 <SV = 22> <Delay = 4.33>
ST_23 : Operation 137 [20/36] (4.33ns)   --->   "%srem_ln5 = srem i32 %xor_ln4, i32 17" [benchmarks/jianyicheng/chaosNCG/src/g.cpp:5->benchmarks/jianyicheng/chaosNCG/src/chaosNCG.cpp:11->benchmarks/jianyicheng/chaosNCG/src/chaosNCG_tb.cpp:23]   --->   Operation 137 'srem' 'srem_ln5' <Predicate = (icmp_ln7)> <Delay = 4.33> <CoreInst = "Divider">   --->   Core 6 'Divider' <Latency = 35> <II = 1> <Delay = 4.33> <FuncUnit> <Opcode : 'udiv' 'sdiv' 'urem' 'srem'> <InPorts = 2> <OutPorts = 1>

State 24 <SV = 23> <Delay = 4.33>
ST_24 : Operation 138 [19/36] (4.33ns)   --->   "%srem_ln5 = srem i32 %xor_ln4, i32 17" [benchmarks/jianyicheng/chaosNCG/src/g.cpp:5->benchmarks/jianyicheng/chaosNCG/src/chaosNCG.cpp:11->benchmarks/jianyicheng/chaosNCG/src/chaosNCG_tb.cpp:23]   --->   Operation 138 'srem' 'srem_ln5' <Predicate = (icmp_ln7)> <Delay = 4.33> <CoreInst = "Divider">   --->   Core 6 'Divider' <Latency = 35> <II = 1> <Delay = 4.33> <FuncUnit> <Opcode : 'udiv' 'sdiv' 'urem' 'srem'> <InPorts = 2> <OutPorts = 1>

State 25 <SV = 24> <Delay = 4.33>
ST_25 : Operation 139 [18/36] (4.33ns)   --->   "%srem_ln5 = srem i32 %xor_ln4, i32 17" [benchmarks/jianyicheng/chaosNCG/src/g.cpp:5->benchmarks/jianyicheng/chaosNCG/src/chaosNCG.cpp:11->benchmarks/jianyicheng/chaosNCG/src/chaosNCG_tb.cpp:23]   --->   Operation 139 'srem' 'srem_ln5' <Predicate = (icmp_ln7)> <Delay = 4.33> <CoreInst = "Divider">   --->   Core 6 'Divider' <Latency = 35> <II = 1> <Delay = 4.33> <FuncUnit> <Opcode : 'udiv' 'sdiv' 'urem' 'srem'> <InPorts = 2> <OutPorts = 1>

State 26 <SV = 25> <Delay = 4.33>
ST_26 : Operation 140 [17/36] (4.33ns)   --->   "%srem_ln5 = srem i32 %xor_ln4, i32 17" [benchmarks/jianyicheng/chaosNCG/src/g.cpp:5->benchmarks/jianyicheng/chaosNCG/src/chaosNCG.cpp:11->benchmarks/jianyicheng/chaosNCG/src/chaosNCG_tb.cpp:23]   --->   Operation 140 'srem' 'srem_ln5' <Predicate = (icmp_ln7)> <Delay = 4.33> <CoreInst = "Divider">   --->   Core 6 'Divider' <Latency = 35> <II = 1> <Delay = 4.33> <FuncUnit> <Opcode : 'udiv' 'sdiv' 'urem' 'srem'> <InPorts = 2> <OutPorts = 1>

State 27 <SV = 26> <Delay = 4.33>
ST_27 : Operation 141 [16/36] (4.33ns)   --->   "%srem_ln5 = srem i32 %xor_ln4, i32 17" [benchmarks/jianyicheng/chaosNCG/src/g.cpp:5->benchmarks/jianyicheng/chaosNCG/src/chaosNCG.cpp:11->benchmarks/jianyicheng/chaosNCG/src/chaosNCG_tb.cpp:23]   --->   Operation 141 'srem' 'srem_ln5' <Predicate = (icmp_ln7)> <Delay = 4.33> <CoreInst = "Divider">   --->   Core 6 'Divider' <Latency = 35> <II = 1> <Delay = 4.33> <FuncUnit> <Opcode : 'udiv' 'sdiv' 'urem' 'srem'> <InPorts = 2> <OutPorts = 1>

State 28 <SV = 27> <Delay = 4.33>
ST_28 : Operation 142 [15/36] (4.33ns)   --->   "%srem_ln5 = srem i32 %xor_ln4, i32 17" [benchmarks/jianyicheng/chaosNCG/src/g.cpp:5->benchmarks/jianyicheng/chaosNCG/src/chaosNCG.cpp:11->benchmarks/jianyicheng/chaosNCG/src/chaosNCG_tb.cpp:23]   --->   Operation 142 'srem' 'srem_ln5' <Predicate = (icmp_ln7)> <Delay = 4.33> <CoreInst = "Divider">   --->   Core 6 'Divider' <Latency = 35> <II = 1> <Delay = 4.33> <FuncUnit> <Opcode : 'udiv' 'sdiv' 'urem' 'srem'> <InPorts = 2> <OutPorts = 1>

State 29 <SV = 28> <Delay = 4.33>
ST_29 : Operation 143 [14/36] (4.33ns)   --->   "%srem_ln5 = srem i32 %xor_ln4, i32 17" [benchmarks/jianyicheng/chaosNCG/src/g.cpp:5->benchmarks/jianyicheng/chaosNCG/src/chaosNCG.cpp:11->benchmarks/jianyicheng/chaosNCG/src/chaosNCG_tb.cpp:23]   --->   Operation 143 'srem' 'srem_ln5' <Predicate = (icmp_ln7)> <Delay = 4.33> <CoreInst = "Divider">   --->   Core 6 'Divider' <Latency = 35> <II = 1> <Delay = 4.33> <FuncUnit> <Opcode : 'udiv' 'sdiv' 'urem' 'srem'> <InPorts = 2> <OutPorts = 1>

State 30 <SV = 29> <Delay = 4.33>
ST_30 : Operation 144 [13/36] (4.33ns)   --->   "%srem_ln5 = srem i32 %xor_ln4, i32 17" [benchmarks/jianyicheng/chaosNCG/src/g.cpp:5->benchmarks/jianyicheng/chaosNCG/src/chaosNCG.cpp:11->benchmarks/jianyicheng/chaosNCG/src/chaosNCG_tb.cpp:23]   --->   Operation 144 'srem' 'srem_ln5' <Predicate = (icmp_ln7)> <Delay = 4.33> <CoreInst = "Divider">   --->   Core 6 'Divider' <Latency = 35> <II = 1> <Delay = 4.33> <FuncUnit> <Opcode : 'udiv' 'sdiv' 'urem' 'srem'> <InPorts = 2> <OutPorts = 1>

State 31 <SV = 30> <Delay = 4.33>
ST_31 : Operation 145 [12/36] (4.33ns)   --->   "%srem_ln5 = srem i32 %xor_ln4, i32 17" [benchmarks/jianyicheng/chaosNCG/src/g.cpp:5->benchmarks/jianyicheng/chaosNCG/src/chaosNCG.cpp:11->benchmarks/jianyicheng/chaosNCG/src/chaosNCG_tb.cpp:23]   --->   Operation 145 'srem' 'srem_ln5' <Predicate = (icmp_ln7)> <Delay = 4.33> <CoreInst = "Divider">   --->   Core 6 'Divider' <Latency = 35> <II = 1> <Delay = 4.33> <FuncUnit> <Opcode : 'udiv' 'sdiv' 'urem' 'srem'> <InPorts = 2> <OutPorts = 1>

State 32 <SV = 31> <Delay = 4.33>
ST_32 : Operation 146 [11/36] (4.33ns)   --->   "%srem_ln5 = srem i32 %xor_ln4, i32 17" [benchmarks/jianyicheng/chaosNCG/src/g.cpp:5->benchmarks/jianyicheng/chaosNCG/src/chaosNCG.cpp:11->benchmarks/jianyicheng/chaosNCG/src/chaosNCG_tb.cpp:23]   --->   Operation 146 'srem' 'srem_ln5' <Predicate = (icmp_ln7)> <Delay = 4.33> <CoreInst = "Divider">   --->   Core 6 'Divider' <Latency = 35> <II = 1> <Delay = 4.33> <FuncUnit> <Opcode : 'udiv' 'sdiv' 'urem' 'srem'> <InPorts = 2> <OutPorts = 1>

State 33 <SV = 32> <Delay = 4.33>
ST_33 : Operation 147 [10/36] (4.33ns)   --->   "%srem_ln5 = srem i32 %xor_ln4, i32 17" [benchmarks/jianyicheng/chaosNCG/src/g.cpp:5->benchmarks/jianyicheng/chaosNCG/src/chaosNCG.cpp:11->benchmarks/jianyicheng/chaosNCG/src/chaosNCG_tb.cpp:23]   --->   Operation 147 'srem' 'srem_ln5' <Predicate = (icmp_ln7)> <Delay = 4.33> <CoreInst = "Divider">   --->   Core 6 'Divider' <Latency = 35> <II = 1> <Delay = 4.33> <FuncUnit> <Opcode : 'udiv' 'sdiv' 'urem' 'srem'> <InPorts = 2> <OutPorts = 1>

State 34 <SV = 33> <Delay = 4.33>
ST_34 : Operation 148 [9/36] (4.33ns)   --->   "%srem_ln5 = srem i32 %xor_ln4, i32 17" [benchmarks/jianyicheng/chaosNCG/src/g.cpp:5->benchmarks/jianyicheng/chaosNCG/src/chaosNCG.cpp:11->benchmarks/jianyicheng/chaosNCG/src/chaosNCG_tb.cpp:23]   --->   Operation 148 'srem' 'srem_ln5' <Predicate = (icmp_ln7)> <Delay = 4.33> <CoreInst = "Divider">   --->   Core 6 'Divider' <Latency = 35> <II = 1> <Delay = 4.33> <FuncUnit> <Opcode : 'udiv' 'sdiv' 'urem' 'srem'> <InPorts = 2> <OutPorts = 1>

State 35 <SV = 34> <Delay = 4.33>
ST_35 : Operation 149 [8/36] (4.33ns)   --->   "%srem_ln5 = srem i32 %xor_ln4, i32 17" [benchmarks/jianyicheng/chaosNCG/src/g.cpp:5->benchmarks/jianyicheng/chaosNCG/src/chaosNCG.cpp:11->benchmarks/jianyicheng/chaosNCG/src/chaosNCG_tb.cpp:23]   --->   Operation 149 'srem' 'srem_ln5' <Predicate = (icmp_ln7)> <Delay = 4.33> <CoreInst = "Divider">   --->   Core 6 'Divider' <Latency = 35> <II = 1> <Delay = 4.33> <FuncUnit> <Opcode : 'udiv' 'sdiv' 'urem' 'srem'> <InPorts = 2> <OutPorts = 1>

State 36 <SV = 35> <Delay = 4.33>
ST_36 : Operation 150 [7/36] (4.33ns)   --->   "%srem_ln5 = srem i32 %xor_ln4, i32 17" [benchmarks/jianyicheng/chaosNCG/src/g.cpp:5->benchmarks/jianyicheng/chaosNCG/src/chaosNCG.cpp:11->benchmarks/jianyicheng/chaosNCG/src/chaosNCG_tb.cpp:23]   --->   Operation 150 'srem' 'srem_ln5' <Predicate = (icmp_ln7)> <Delay = 4.33> <CoreInst = "Divider">   --->   Core 6 'Divider' <Latency = 35> <II = 1> <Delay = 4.33> <FuncUnit> <Opcode : 'udiv' 'sdiv' 'urem' 'srem'> <InPorts = 2> <OutPorts = 1>

State 37 <SV = 36> <Delay = 4.33>
ST_37 : Operation 151 [6/36] (4.33ns)   --->   "%srem_ln5 = srem i32 %xor_ln4, i32 17" [benchmarks/jianyicheng/chaosNCG/src/g.cpp:5->benchmarks/jianyicheng/chaosNCG/src/chaosNCG.cpp:11->benchmarks/jianyicheng/chaosNCG/src/chaosNCG_tb.cpp:23]   --->   Operation 151 'srem' 'srem_ln5' <Predicate = (icmp_ln7)> <Delay = 4.33> <CoreInst = "Divider">   --->   Core 6 'Divider' <Latency = 35> <II = 1> <Delay = 4.33> <FuncUnit> <Opcode : 'udiv' 'sdiv' 'urem' 'srem'> <InPorts = 2> <OutPorts = 1>

State 38 <SV = 37> <Delay = 4.33>
ST_38 : Operation 152 [5/36] (4.33ns)   --->   "%srem_ln5 = srem i32 %xor_ln4, i32 17" [benchmarks/jianyicheng/chaosNCG/src/g.cpp:5->benchmarks/jianyicheng/chaosNCG/src/chaosNCG.cpp:11->benchmarks/jianyicheng/chaosNCG/src/chaosNCG_tb.cpp:23]   --->   Operation 152 'srem' 'srem_ln5' <Predicate = (icmp_ln7)> <Delay = 4.33> <CoreInst = "Divider">   --->   Core 6 'Divider' <Latency = 35> <II = 1> <Delay = 4.33> <FuncUnit> <Opcode : 'udiv' 'sdiv' 'urem' 'srem'> <InPorts = 2> <OutPorts = 1>

State 39 <SV = 38> <Delay = 4.33>
ST_39 : Operation 153 [4/36] (4.33ns)   --->   "%srem_ln5 = srem i32 %xor_ln4, i32 17" [benchmarks/jianyicheng/chaosNCG/src/g.cpp:5->benchmarks/jianyicheng/chaosNCG/src/chaosNCG.cpp:11->benchmarks/jianyicheng/chaosNCG/src/chaosNCG_tb.cpp:23]   --->   Operation 153 'srem' 'srem_ln5' <Predicate = (icmp_ln7)> <Delay = 4.33> <CoreInst = "Divider">   --->   Core 6 'Divider' <Latency = 35> <II = 1> <Delay = 4.33> <FuncUnit> <Opcode : 'udiv' 'sdiv' 'urem' 'srem'> <InPorts = 2> <OutPorts = 1>

State 40 <SV = 39> <Delay = 4.33>
ST_40 : Operation 154 [3/36] (4.33ns)   --->   "%srem_ln5 = srem i32 %xor_ln4, i32 17" [benchmarks/jianyicheng/chaosNCG/src/g.cpp:5->benchmarks/jianyicheng/chaosNCG/src/chaosNCG.cpp:11->benchmarks/jianyicheng/chaosNCG/src/chaosNCG_tb.cpp:23]   --->   Operation 154 'srem' 'srem_ln5' <Predicate = (icmp_ln7)> <Delay = 4.33> <CoreInst = "Divider">   --->   Core 6 'Divider' <Latency = 35> <II = 1> <Delay = 4.33> <FuncUnit> <Opcode : 'udiv' 'sdiv' 'urem' 'srem'> <InPorts = 2> <OutPorts = 1>

State 41 <SV = 40> <Delay = 4.33>
ST_41 : Operation 155 [2/36] (4.33ns)   --->   "%srem_ln5 = srem i32 %xor_ln4, i32 17" [benchmarks/jianyicheng/chaosNCG/src/g.cpp:5->benchmarks/jianyicheng/chaosNCG/src/chaosNCG.cpp:11->benchmarks/jianyicheng/chaosNCG/src/chaosNCG_tb.cpp:23]   --->   Operation 155 'srem' 'srem_ln5' <Predicate = (icmp_ln7)> <Delay = 4.33> <CoreInst = "Divider">   --->   Core 6 'Divider' <Latency = 35> <II = 1> <Delay = 4.33> <FuncUnit> <Opcode : 'udiv' 'sdiv' 'urem' 'srem'> <InPorts = 2> <OutPorts = 1>

State 42 <SV = 41> <Delay = 4.33>
ST_42 : Operation 156 [1/36] (4.33ns)   --->   "%srem_ln5 = srem i32 %xor_ln4, i32 17" [benchmarks/jianyicheng/chaosNCG/src/g.cpp:5->benchmarks/jianyicheng/chaosNCG/src/chaosNCG.cpp:11->benchmarks/jianyicheng/chaosNCG/src/chaosNCG_tb.cpp:23]   --->   Operation 156 'srem' 'srem_ln5' <Predicate = (icmp_ln7)> <Delay = 4.33> <CoreInst = "Divider">   --->   Core 6 'Divider' <Latency = 35> <II = 1> <Delay = 4.33> <FuncUnit> <Opcode : 'udiv' 'sdiv' 'urem' 'srem'> <InPorts = 2> <OutPorts = 1>
ST_42 : Operation 157 [1/1] (0.00ns)   --->   "%trunc_ln5 = trunc i32 %srem_ln5" [benchmarks/jianyicheng/chaosNCG/src/g.cpp:5->benchmarks/jianyicheng/chaosNCG/src/chaosNCG.cpp:11->benchmarks/jianyicheng/chaosNCG/src/chaosNCG_tb.cpp:23]   --->   Operation 157 'trunc' 'trunc_ln5' <Predicate = (icmp_ln7)> <Delay = 0.00>

State 43 <SV = 42> <Delay = 3.25>
ST_43 : Operation 158 [1/1] (3.25ns)   --->   "%shl_ln5 = shl i32 250, i32 %srem_ln5" [benchmarks/jianyicheng/chaosNCG/src/g.cpp:5->benchmarks/jianyicheng/chaosNCG/src/chaosNCG.cpp:11->benchmarks/jianyicheng/chaosNCG/src/chaosNCG_tb.cpp:23]   --->   Operation 158 'shl' 'shl_ln5' <Predicate = (icmp_ln7)> <Delay = 3.25> <CoreInst = "Shifter">   --->   Core 75 'Shifter' <Latency = 1> <II = 1> <Delay = 3.60> <FuncUnit> <Opcode : 'shl' 'lshr' 'ashr'> <InPorts = 2> <OutPorts = 1>
ST_43 : Operation 159 [1/1] (1.82ns)   --->   "%sub_ln5 = sub i6 16, i6 %trunc_ln5" [benchmarks/jianyicheng/chaosNCG/src/g.cpp:5->benchmarks/jianyicheng/chaosNCG/src/chaosNCG.cpp:11->benchmarks/jianyicheng/chaosNCG/src/chaosNCG_tb.cpp:23]   --->   Operation 159 'sub' 'sub_ln5' <Predicate = (icmp_ln7)> <Delay = 1.82> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.82> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>

State 44 <SV = 43> <Delay = 3.25>
ST_44 : Operation 160 [1/1] (0.00ns)   --->   "%zext_ln5 = zext i6 %sub_ln5" [benchmarks/jianyicheng/chaosNCG/src/g.cpp:5->benchmarks/jianyicheng/chaosNCG/src/chaosNCG.cpp:11->benchmarks/jianyicheng/chaosNCG/src/chaosNCG_tb.cpp:23]   --->   Operation 160 'zext' 'zext_ln5' <Predicate = (icmp_ln7)> <Delay = 0.00>
ST_44 : Operation 161 [1/1] (3.25ns)   --->   "%lshr_ln5 = lshr i32 250, i32 %zext_ln5" [benchmarks/jianyicheng/chaosNCG/src/g.cpp:5->benchmarks/jianyicheng/chaosNCG/src/chaosNCG.cpp:11->benchmarks/jianyicheng/chaosNCG/src/chaosNCG_tb.cpp:23]   --->   Operation 161 'lshr' 'lshr_ln5' <Predicate = (icmp_ln7)> <Delay = 3.25> <CoreInst = "Shifter">   --->   Core 75 'Shifter' <Latency = 1> <II = 1> <Delay = 3.60> <FuncUnit> <Opcode : 'shl' 'lshr' 'ashr'> <InPorts = 2> <OutPorts = 1>

State 45 <SV = 44> <Delay = 3.54>
ST_45 : Operation 162 [1/1] (0.00ns)   --->   "%p1_load = load i32 %p1" [benchmarks/jianyicheng/chaosNCG/src/g.cpp:5->benchmarks/jianyicheng/chaosNCG/src/chaosNCG.cpp:11->benchmarks/jianyicheng/chaosNCG/src/chaosNCG_tb.cpp:23]   --->   Operation 162 'load' 'p1_load' <Predicate = (icmp_ln7)> <Delay = 0.00>
ST_45 : Operation 163 [1/1] (0.00ns) (grouped into LUT with out node xor_ln3)   --->   "%trunc_ln4 = trunc i32 %p0_load" [benchmarks/jianyicheng/chaosNCG/src/g.cpp:4->benchmarks/jianyicheng/chaosNCG/src/chaosNCG.cpp:11->benchmarks/jianyicheng/chaosNCG/src/chaosNCG_tb.cpp:23]   --->   Operation 163 'trunc' 'trunc_ln4' <Predicate = (icmp_ln7)> <Delay = 0.00>
ST_45 : Operation 164 [1/1] (0.00ns) (grouped into LUT with out node xor_ln3)   --->   "%trunc_ln4_1 = trunc i32 %b0" [benchmarks/jianyicheng/chaosNCG/src/g.cpp:4->benchmarks/jianyicheng/chaosNCG/src/chaosNCG.cpp:11->benchmarks/jianyicheng/chaosNCG/src/chaosNCG_tb.cpp:23]   --->   Operation 164 'trunc' 'trunc_ln4_1' <Predicate = (icmp_ln7)> <Delay = 0.00>
ST_45 : Operation 165 [1/1] (0.00ns) (grouped into LUT with out node xor_ln3)   --->   "%trunc_ln5_1 = trunc i32 %shl_ln5" [benchmarks/jianyicheng/chaosNCG/src/g.cpp:5->benchmarks/jianyicheng/chaosNCG/src/chaosNCG.cpp:11->benchmarks/jianyicheng/chaosNCG/src/chaosNCG_tb.cpp:23]   --->   Operation 165 'trunc' 'trunc_ln5_1' <Predicate = (icmp_ln7)> <Delay = 0.00>
ST_45 : Operation 166 [1/1] (0.00ns) (grouped into LUT with out node xor_ln3)   --->   "%trunc_ln5_2 = trunc i32 %lshr_ln5" [benchmarks/jianyicheng/chaosNCG/src/g.cpp:5->benchmarks/jianyicheng/chaosNCG/src/chaosNCG.cpp:11->benchmarks/jianyicheng/chaosNCG/src/chaosNCG_tb.cpp:23]   --->   Operation 166 'trunc' 'trunc_ln5_2' <Predicate = (icmp_ln7)> <Delay = 0.00>
ST_45 : Operation 167 [1/1] (0.00ns) (grouped into LUT with out node xor_ln5_2)   --->   "%or_ln5 = or i32 %lshr_ln5, i32 %shl_ln5" [benchmarks/jianyicheng/chaosNCG/src/g.cpp:5->benchmarks/jianyicheng/chaosNCG/src/chaosNCG.cpp:11->benchmarks/jianyicheng/chaosNCG/src/chaosNCG_tb.cpp:23]   --->   Operation 167 'or' 'or_ln5' <Predicate = (icmp_ln7)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_45 : Operation 168 [1/1] (0.00ns) (grouped into LUT with out node xor_ln3)   --->   "%or_ln5_1 = or i8 %trunc_ln5_2, i8 %trunc_ln5_1" [benchmarks/jianyicheng/chaosNCG/src/g.cpp:5->benchmarks/jianyicheng/chaosNCG/src/chaosNCG.cpp:11->benchmarks/jianyicheng/chaosNCG/src/chaosNCG_tb.cpp:23]   --->   Operation 168 'or' 'or_ln5_1' <Predicate = (icmp_ln7)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_45 : Operation 169 [1/1] (0.00ns) (grouped into LUT with out node xor_ln3)   --->   "%trunc_ln5_3 = trunc i32 %p1_load" [benchmarks/jianyicheng/chaosNCG/src/g.cpp:5->benchmarks/jianyicheng/chaosNCG/src/chaosNCG.cpp:11->benchmarks/jianyicheng/chaosNCG/src/chaosNCG_tb.cpp:23]   --->   Operation 169 'trunc' 'trunc_ln5_3' <Predicate = (icmp_ln7)> <Delay = 0.00>
ST_45 : Operation 170 [1/1] (0.00ns) (grouped into LUT with out node xor_ln5_2)   --->   "%xor_ln5 = xor i32 %p1_load, i32 %or_ln5" [benchmarks/jianyicheng/chaosNCG/src/g.cpp:5->benchmarks/jianyicheng/chaosNCG/src/chaosNCG.cpp:11->benchmarks/jianyicheng/chaosNCG/src/chaosNCG_tb.cpp:23]   --->   Operation 170 'xor' 'xor_ln5' <Predicate = (icmp_ln7)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_45 : Operation 171 [1/1] (0.00ns) (grouped into LUT with out node xor_ln3)   --->   "%trunc_ln5_4 = trunc i32 %b1" [benchmarks/jianyicheng/chaosNCG/src/g.cpp:5->benchmarks/jianyicheng/chaosNCG/src/chaosNCG.cpp:11->benchmarks/jianyicheng/chaosNCG/src/chaosNCG_tb.cpp:23]   --->   Operation 171 'trunc' 'trunc_ln5_4' <Predicate = (icmp_ln7)> <Delay = 0.00>
ST_45 : Operation 172 [1/1] (0.99ns) (out node of the LUT)   --->   "%xor_ln5_2 = xor i32 %xor_ln5, i32 %b1" [benchmarks/jianyicheng/chaosNCG/src/g.cpp:5->benchmarks/jianyicheng/chaosNCG/src/chaosNCG.cpp:11->benchmarks/jianyicheng/chaosNCG/src/chaosNCG_tb.cpp:23]   --->   Operation 172 'xor' 'xor_ln5_2' <Predicate = (icmp_ln7)> <Delay = 0.99> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_45 : Operation 173 [1/1] (0.00ns) (grouped into LUT with out node xor_ln3)   --->   "%xor_ln6 = xor i8 %trunc_ln4_1, i8 %trunc_ln4" [benchmarks/jianyicheng/chaosNCG/src/g.cpp:6->benchmarks/jianyicheng/chaosNCG/src/chaosNCG.cpp:11->benchmarks/jianyicheng/chaosNCG/src/chaosNCG_tb.cpp:23]   --->   Operation 173 'xor' 'xor_ln6' <Predicate = (icmp_ln7)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_45 : Operation 174 [1/1] (0.00ns) (grouped into LUT with out node xor_ln3)   --->   "%xor_ln5_1 = xor i8 %or_ln5_1, i8 %trunc_ln5_3" [benchmarks/jianyicheng/chaosNCG/src/g.cpp:5->benchmarks/jianyicheng/chaosNCG/src/chaosNCG.cpp:11->benchmarks/jianyicheng/chaosNCG/src/chaosNCG_tb.cpp:23]   --->   Operation 174 'xor' 'xor_ln5_1' <Predicate = (icmp_ln7)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_45 : Operation 175 [1/1] (0.00ns) (grouped into LUT with out node xor_ln3)   --->   "%xor_ln6_1 = xor i8 %xor_ln5_1, i8 %trunc_ln5_4" [benchmarks/jianyicheng/chaosNCG/src/g.cpp:6->benchmarks/jianyicheng/chaosNCG/src/chaosNCG.cpp:11->benchmarks/jianyicheng/chaosNCG/src/chaosNCG_tb.cpp:23]   --->   Operation 175 'xor' 'xor_ln6_1' <Predicate = (icmp_ln7)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_45 : Operation 176 [1/1] (0.99ns) (out node of the LUT)   --->   "%xor_ln3 = xor i8 %xor_ln6_1, i8 %xor_ln6" [benchmarks/jianyicheng/chaosNCG/src/g.cpp:3->benchmarks/jianyicheng/chaosNCG/src/chaosNCG.cpp:11->benchmarks/jianyicheng/chaosNCG/src/chaosNCG_tb.cpp:23]   --->   Operation 176 'xor' 'xor_ln3' <Predicate = (icmp_ln7)> <Delay = 0.99> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_45 : Operation 177 [1/1] (0.00ns)   --->   "%tmp_1 = partselect i5 @_ssdm_op_PartSelect.i5.i8.i32.i32, i8 %xor_ln3, i32 3, i32 7" [benchmarks/jianyicheng/chaosNCG/src/g.cpp:7->benchmarks/jianyicheng/chaosNCG/src/chaosNCG.cpp:11->benchmarks/jianyicheng/chaosNCG/src/chaosNCG_tb.cpp:23]   --->   Operation 177 'partselect' 'tmp_1' <Predicate = (icmp_ln7)> <Delay = 0.00>
ST_45 : Operation 178 [1/1] (0.00ns)   --->   "%tmp = bitselect i1 @_ssdm_op_BitSelect.i1.i8.i32, i8 %xor_ln3, i32 1" [benchmarks/jianyicheng/chaosNCG/src/g.cpp:7->benchmarks/jianyicheng/chaosNCG/src/chaosNCG.cpp:11->benchmarks/jianyicheng/chaosNCG/src/chaosNCG_tb.cpp:23]   --->   Operation 178 'bitselect' 'tmp' <Predicate = (icmp_ln7)> <Delay = 0.00>
ST_45 : Operation 179 [1/1] (0.00ns)   --->   "%and_ln7 = bitconcatenate i8 @_ssdm_op_BitConcatenate.i8.i5.i1.i1.i1, i5 %tmp_1, i1 0, i1 %tmp, i1 0" [benchmarks/jianyicheng/chaosNCG/src/g.cpp:7->benchmarks/jianyicheng/chaosNCG/src/chaosNCG.cpp:11->benchmarks/jianyicheng/chaosNCG/src/chaosNCG_tb.cpp:23]   --->   Operation 179 'bitconcatenate' 'and_ln7' <Predicate = (icmp_ln7)> <Delay = 0.00>
ST_45 : Operation 180 [1/1] (0.00ns)   --->   "%zext_ln7 = zext i8 %and_ln7" [benchmarks/jianyicheng/chaosNCG/src/g.cpp:7->benchmarks/jianyicheng/chaosNCG/src/chaosNCG.cpp:11->benchmarks/jianyicheng/chaosNCG/src/chaosNCG_tb.cpp:23]   --->   Operation 180 'zext' 'zext_ln7' <Predicate = (icmp_ln7)> <Delay = 0.00>
ST_45 : Operation 181 [1/1] (2.55ns)   --->   "%add_ln7_1 = add i32 %zext_ln7, i32 %xor_ln5_2" [benchmarks/jianyicheng/chaosNCG/src/g.cpp:7->benchmarks/jianyicheng/chaosNCG/src/chaosNCG.cpp:11->benchmarks/jianyicheng/chaosNCG/src/chaosNCG_tb.cpp:23]   --->   Operation 181 'add' 'add_ln7_1' <Predicate = (icmp_ln7)> <Delay = 2.55> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 2.55> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>

State 46 <SV = 45> <Delay = 4.33>
ST_46 : Operation 182 [1/1] (2.55ns)   --->   "%out0 = sub i32 %b0, i32 %add_ln7_1" [benchmarks/jianyicheng/chaosNCG/src/g.cpp:8->benchmarks/jianyicheng/chaosNCG/src/chaosNCG.cpp:11->benchmarks/jianyicheng/chaosNCG/src/chaosNCG_tb.cpp:23]   --->   Operation 182 'sub' 'out0' <Predicate = (icmp_ln7)> <Delay = 2.55> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 2.55> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_46 : Operation 183 [36/36] (4.33ns)   --->   "%srem_ln9 = srem i32 %add_ln7_1, i32 17" [benchmarks/jianyicheng/chaosNCG/src/g.cpp:9->benchmarks/jianyicheng/chaosNCG/src/chaosNCG.cpp:11->benchmarks/jianyicheng/chaosNCG/src/chaosNCG_tb.cpp:23]   --->   Operation 183 'srem' 'srem_ln9' <Predicate = (icmp_ln7)> <Delay = 4.33> <CoreInst = "Divider">   --->   Core 6 'Divider' <Latency = 35> <II = 1> <Delay = 4.33> <FuncUnit> <Opcode : 'udiv' 'sdiv' 'urem' 'srem'> <InPorts = 2> <OutPorts = 1>

State 47 <SV = 46> <Delay = 4.33>
ST_47 : Operation 184 [35/36] (4.33ns)   --->   "%srem_ln9 = srem i32 %add_ln7_1, i32 17" [benchmarks/jianyicheng/chaosNCG/src/g.cpp:9->benchmarks/jianyicheng/chaosNCG/src/chaosNCG.cpp:11->benchmarks/jianyicheng/chaosNCG/src/chaosNCG_tb.cpp:23]   --->   Operation 184 'srem' 'srem_ln9' <Predicate = (icmp_ln7)> <Delay = 4.33> <CoreInst = "Divider">   --->   Core 6 'Divider' <Latency = 35> <II = 1> <Delay = 4.33> <FuncUnit> <Opcode : 'udiv' 'sdiv' 'urem' 'srem'> <InPorts = 2> <OutPorts = 1>
ST_47 : Operation 185 [1/1] (3.25ns)   --->   "%store_ln12 = store i32 %out0, i11 %buffer_addr" [benchmarks/jianyicheng/chaosNCG/src/chaosNCG.cpp:12->benchmarks/jianyicheng/chaosNCG/src/chaosNCG_tb.cpp:23]   --->   Operation 185 'store' 'store_ln12' <Predicate = (icmp_ln7)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 2000> <RAM>

State 48 <SV = 47> <Delay = 4.33>
ST_48 : Operation 186 [34/36] (4.33ns)   --->   "%srem_ln9 = srem i32 %add_ln7_1, i32 17" [benchmarks/jianyicheng/chaosNCG/src/g.cpp:9->benchmarks/jianyicheng/chaosNCG/src/chaosNCG.cpp:11->benchmarks/jianyicheng/chaosNCG/src/chaosNCG_tb.cpp:23]   --->   Operation 186 'srem' 'srem_ln9' <Predicate = (icmp_ln7)> <Delay = 4.33> <CoreInst = "Divider">   --->   Core 6 'Divider' <Latency = 35> <II = 1> <Delay = 4.33> <FuncUnit> <Opcode : 'udiv' 'sdiv' 'urem' 'srem'> <InPorts = 2> <OutPorts = 1>

State 49 <SV = 48> <Delay = 4.33>
ST_49 : Operation 187 [33/36] (4.33ns)   --->   "%srem_ln9 = srem i32 %add_ln7_1, i32 17" [benchmarks/jianyicheng/chaosNCG/src/g.cpp:9->benchmarks/jianyicheng/chaosNCG/src/chaosNCG.cpp:11->benchmarks/jianyicheng/chaosNCG/src/chaosNCG_tb.cpp:23]   --->   Operation 187 'srem' 'srem_ln9' <Predicate = (icmp_ln7)> <Delay = 4.33> <CoreInst = "Divider">   --->   Core 6 'Divider' <Latency = 35> <II = 1> <Delay = 4.33> <FuncUnit> <Opcode : 'udiv' 'sdiv' 'urem' 'srem'> <InPorts = 2> <OutPorts = 1>

State 50 <SV = 49> <Delay = 4.33>
ST_50 : Operation 188 [32/36] (4.33ns)   --->   "%srem_ln9 = srem i32 %add_ln7_1, i32 17" [benchmarks/jianyicheng/chaosNCG/src/g.cpp:9->benchmarks/jianyicheng/chaosNCG/src/chaosNCG.cpp:11->benchmarks/jianyicheng/chaosNCG/src/chaosNCG_tb.cpp:23]   --->   Operation 188 'srem' 'srem_ln9' <Predicate = (icmp_ln7)> <Delay = 4.33> <CoreInst = "Divider">   --->   Core 6 'Divider' <Latency = 35> <II = 1> <Delay = 4.33> <FuncUnit> <Opcode : 'udiv' 'sdiv' 'urem' 'srem'> <InPorts = 2> <OutPorts = 1>

State 51 <SV = 50> <Delay = 4.33>
ST_51 : Operation 189 [31/36] (4.33ns)   --->   "%srem_ln9 = srem i32 %add_ln7_1, i32 17" [benchmarks/jianyicheng/chaosNCG/src/g.cpp:9->benchmarks/jianyicheng/chaosNCG/src/chaosNCG.cpp:11->benchmarks/jianyicheng/chaosNCG/src/chaosNCG_tb.cpp:23]   --->   Operation 189 'srem' 'srem_ln9' <Predicate = (icmp_ln7)> <Delay = 4.33> <CoreInst = "Divider">   --->   Core 6 'Divider' <Latency = 35> <II = 1> <Delay = 4.33> <FuncUnit> <Opcode : 'udiv' 'sdiv' 'urem' 'srem'> <InPorts = 2> <OutPorts = 1>

State 52 <SV = 51> <Delay = 4.33>
ST_52 : Operation 190 [30/36] (4.33ns)   --->   "%srem_ln9 = srem i32 %add_ln7_1, i32 17" [benchmarks/jianyicheng/chaosNCG/src/g.cpp:9->benchmarks/jianyicheng/chaosNCG/src/chaosNCG.cpp:11->benchmarks/jianyicheng/chaosNCG/src/chaosNCG_tb.cpp:23]   --->   Operation 190 'srem' 'srem_ln9' <Predicate = (icmp_ln7)> <Delay = 4.33> <CoreInst = "Divider">   --->   Core 6 'Divider' <Latency = 35> <II = 1> <Delay = 4.33> <FuncUnit> <Opcode : 'udiv' 'sdiv' 'urem' 'srem'> <InPorts = 2> <OutPorts = 1>

State 53 <SV = 52> <Delay = 4.33>
ST_53 : Operation 191 [29/36] (4.33ns)   --->   "%srem_ln9 = srem i32 %add_ln7_1, i32 17" [benchmarks/jianyicheng/chaosNCG/src/g.cpp:9->benchmarks/jianyicheng/chaosNCG/src/chaosNCG.cpp:11->benchmarks/jianyicheng/chaosNCG/src/chaosNCG_tb.cpp:23]   --->   Operation 191 'srem' 'srem_ln9' <Predicate = (icmp_ln7)> <Delay = 4.33> <CoreInst = "Divider">   --->   Core 6 'Divider' <Latency = 35> <II = 1> <Delay = 4.33> <FuncUnit> <Opcode : 'udiv' 'sdiv' 'urem' 'srem'> <InPorts = 2> <OutPorts = 1>

State 54 <SV = 53> <Delay = 4.33>
ST_54 : Operation 192 [28/36] (4.33ns)   --->   "%srem_ln9 = srem i32 %add_ln7_1, i32 17" [benchmarks/jianyicheng/chaosNCG/src/g.cpp:9->benchmarks/jianyicheng/chaosNCG/src/chaosNCG.cpp:11->benchmarks/jianyicheng/chaosNCG/src/chaosNCG_tb.cpp:23]   --->   Operation 192 'srem' 'srem_ln9' <Predicate = (icmp_ln7)> <Delay = 4.33> <CoreInst = "Divider">   --->   Core 6 'Divider' <Latency = 35> <II = 1> <Delay = 4.33> <FuncUnit> <Opcode : 'udiv' 'sdiv' 'urem' 'srem'> <InPorts = 2> <OutPorts = 1>

State 55 <SV = 54> <Delay = 4.33>
ST_55 : Operation 193 [27/36] (4.33ns)   --->   "%srem_ln9 = srem i32 %add_ln7_1, i32 17" [benchmarks/jianyicheng/chaosNCG/src/g.cpp:9->benchmarks/jianyicheng/chaosNCG/src/chaosNCG.cpp:11->benchmarks/jianyicheng/chaosNCG/src/chaosNCG_tb.cpp:23]   --->   Operation 193 'srem' 'srem_ln9' <Predicate = (icmp_ln7)> <Delay = 4.33> <CoreInst = "Divider">   --->   Core 6 'Divider' <Latency = 35> <II = 1> <Delay = 4.33> <FuncUnit> <Opcode : 'udiv' 'sdiv' 'urem' 'srem'> <InPorts = 2> <OutPorts = 1>

State 56 <SV = 55> <Delay = 4.33>
ST_56 : Operation 194 [26/36] (4.33ns)   --->   "%srem_ln9 = srem i32 %add_ln7_1, i32 17" [benchmarks/jianyicheng/chaosNCG/src/g.cpp:9->benchmarks/jianyicheng/chaosNCG/src/chaosNCG.cpp:11->benchmarks/jianyicheng/chaosNCG/src/chaosNCG_tb.cpp:23]   --->   Operation 194 'srem' 'srem_ln9' <Predicate = (icmp_ln7)> <Delay = 4.33> <CoreInst = "Divider">   --->   Core 6 'Divider' <Latency = 35> <II = 1> <Delay = 4.33> <FuncUnit> <Opcode : 'udiv' 'sdiv' 'urem' 'srem'> <InPorts = 2> <OutPorts = 1>

State 57 <SV = 56> <Delay = 4.33>
ST_57 : Operation 195 [25/36] (4.33ns)   --->   "%srem_ln9 = srem i32 %add_ln7_1, i32 17" [benchmarks/jianyicheng/chaosNCG/src/g.cpp:9->benchmarks/jianyicheng/chaosNCG/src/chaosNCG.cpp:11->benchmarks/jianyicheng/chaosNCG/src/chaosNCG_tb.cpp:23]   --->   Operation 195 'srem' 'srem_ln9' <Predicate = (icmp_ln7)> <Delay = 4.33> <CoreInst = "Divider">   --->   Core 6 'Divider' <Latency = 35> <II = 1> <Delay = 4.33> <FuncUnit> <Opcode : 'udiv' 'sdiv' 'urem' 'srem'> <InPorts = 2> <OutPorts = 1>

State 58 <SV = 57> <Delay = 4.33>
ST_58 : Operation 196 [24/36] (4.33ns)   --->   "%srem_ln9 = srem i32 %add_ln7_1, i32 17" [benchmarks/jianyicheng/chaosNCG/src/g.cpp:9->benchmarks/jianyicheng/chaosNCG/src/chaosNCG.cpp:11->benchmarks/jianyicheng/chaosNCG/src/chaosNCG_tb.cpp:23]   --->   Operation 196 'srem' 'srem_ln9' <Predicate = (icmp_ln7)> <Delay = 4.33> <CoreInst = "Divider">   --->   Core 6 'Divider' <Latency = 35> <II = 1> <Delay = 4.33> <FuncUnit> <Opcode : 'udiv' 'sdiv' 'urem' 'srem'> <InPorts = 2> <OutPorts = 1>

State 59 <SV = 58> <Delay = 4.33>
ST_59 : Operation 197 [23/36] (4.33ns)   --->   "%srem_ln9 = srem i32 %add_ln7_1, i32 17" [benchmarks/jianyicheng/chaosNCG/src/g.cpp:9->benchmarks/jianyicheng/chaosNCG/src/chaosNCG.cpp:11->benchmarks/jianyicheng/chaosNCG/src/chaosNCG_tb.cpp:23]   --->   Operation 197 'srem' 'srem_ln9' <Predicate = (icmp_ln7)> <Delay = 4.33> <CoreInst = "Divider">   --->   Core 6 'Divider' <Latency = 35> <II = 1> <Delay = 4.33> <FuncUnit> <Opcode : 'udiv' 'sdiv' 'urem' 'srem'> <InPorts = 2> <OutPorts = 1>

State 60 <SV = 59> <Delay = 4.33>
ST_60 : Operation 198 [22/36] (4.33ns)   --->   "%srem_ln9 = srem i32 %add_ln7_1, i32 17" [benchmarks/jianyicheng/chaosNCG/src/g.cpp:9->benchmarks/jianyicheng/chaosNCG/src/chaosNCG.cpp:11->benchmarks/jianyicheng/chaosNCG/src/chaosNCG_tb.cpp:23]   --->   Operation 198 'srem' 'srem_ln9' <Predicate = (icmp_ln7)> <Delay = 4.33> <CoreInst = "Divider">   --->   Core 6 'Divider' <Latency = 35> <II = 1> <Delay = 4.33> <FuncUnit> <Opcode : 'udiv' 'sdiv' 'urem' 'srem'> <InPorts = 2> <OutPorts = 1>

State 61 <SV = 60> <Delay = 4.33>
ST_61 : Operation 199 [21/36] (4.33ns)   --->   "%srem_ln9 = srem i32 %add_ln7_1, i32 17" [benchmarks/jianyicheng/chaosNCG/src/g.cpp:9->benchmarks/jianyicheng/chaosNCG/src/chaosNCG.cpp:11->benchmarks/jianyicheng/chaosNCG/src/chaosNCG_tb.cpp:23]   --->   Operation 199 'srem' 'srem_ln9' <Predicate = (icmp_ln7)> <Delay = 4.33> <CoreInst = "Divider">   --->   Core 6 'Divider' <Latency = 35> <II = 1> <Delay = 4.33> <FuncUnit> <Opcode : 'udiv' 'sdiv' 'urem' 'srem'> <InPorts = 2> <OutPorts = 1>

State 62 <SV = 61> <Delay = 4.33>
ST_62 : Operation 200 [20/36] (4.33ns)   --->   "%srem_ln9 = srem i32 %add_ln7_1, i32 17" [benchmarks/jianyicheng/chaosNCG/src/g.cpp:9->benchmarks/jianyicheng/chaosNCG/src/chaosNCG.cpp:11->benchmarks/jianyicheng/chaosNCG/src/chaosNCG_tb.cpp:23]   --->   Operation 200 'srem' 'srem_ln9' <Predicate = (icmp_ln7)> <Delay = 4.33> <CoreInst = "Divider">   --->   Core 6 'Divider' <Latency = 35> <II = 1> <Delay = 4.33> <FuncUnit> <Opcode : 'udiv' 'sdiv' 'urem' 'srem'> <InPorts = 2> <OutPorts = 1>

State 63 <SV = 62> <Delay = 4.33>
ST_63 : Operation 201 [19/36] (4.33ns)   --->   "%srem_ln9 = srem i32 %add_ln7_1, i32 17" [benchmarks/jianyicheng/chaosNCG/src/g.cpp:9->benchmarks/jianyicheng/chaosNCG/src/chaosNCG.cpp:11->benchmarks/jianyicheng/chaosNCG/src/chaosNCG_tb.cpp:23]   --->   Operation 201 'srem' 'srem_ln9' <Predicate = (icmp_ln7)> <Delay = 4.33> <CoreInst = "Divider">   --->   Core 6 'Divider' <Latency = 35> <II = 1> <Delay = 4.33> <FuncUnit> <Opcode : 'udiv' 'sdiv' 'urem' 'srem'> <InPorts = 2> <OutPorts = 1>

State 64 <SV = 63> <Delay = 4.33>
ST_64 : Operation 202 [18/36] (4.33ns)   --->   "%srem_ln9 = srem i32 %add_ln7_1, i32 17" [benchmarks/jianyicheng/chaosNCG/src/g.cpp:9->benchmarks/jianyicheng/chaosNCG/src/chaosNCG.cpp:11->benchmarks/jianyicheng/chaosNCG/src/chaosNCG_tb.cpp:23]   --->   Operation 202 'srem' 'srem_ln9' <Predicate = (icmp_ln7)> <Delay = 4.33> <CoreInst = "Divider">   --->   Core 6 'Divider' <Latency = 35> <II = 1> <Delay = 4.33> <FuncUnit> <Opcode : 'udiv' 'sdiv' 'urem' 'srem'> <InPorts = 2> <OutPorts = 1>

State 65 <SV = 64> <Delay = 4.33>
ST_65 : Operation 203 [17/36] (4.33ns)   --->   "%srem_ln9 = srem i32 %add_ln7_1, i32 17" [benchmarks/jianyicheng/chaosNCG/src/g.cpp:9->benchmarks/jianyicheng/chaosNCG/src/chaosNCG.cpp:11->benchmarks/jianyicheng/chaosNCG/src/chaosNCG_tb.cpp:23]   --->   Operation 203 'srem' 'srem_ln9' <Predicate = (icmp_ln7)> <Delay = 4.33> <CoreInst = "Divider">   --->   Core 6 'Divider' <Latency = 35> <II = 1> <Delay = 4.33> <FuncUnit> <Opcode : 'udiv' 'sdiv' 'urem' 'srem'> <InPorts = 2> <OutPorts = 1>

State 66 <SV = 65> <Delay = 4.33>
ST_66 : Operation 204 [16/36] (4.33ns)   --->   "%srem_ln9 = srem i32 %add_ln7_1, i32 17" [benchmarks/jianyicheng/chaosNCG/src/g.cpp:9->benchmarks/jianyicheng/chaosNCG/src/chaosNCG.cpp:11->benchmarks/jianyicheng/chaosNCG/src/chaosNCG_tb.cpp:23]   --->   Operation 204 'srem' 'srem_ln9' <Predicate = (icmp_ln7)> <Delay = 4.33> <CoreInst = "Divider">   --->   Core 6 'Divider' <Latency = 35> <II = 1> <Delay = 4.33> <FuncUnit> <Opcode : 'udiv' 'sdiv' 'urem' 'srem'> <InPorts = 2> <OutPorts = 1>

State 67 <SV = 66> <Delay = 4.33>
ST_67 : Operation 205 [15/36] (4.33ns)   --->   "%srem_ln9 = srem i32 %add_ln7_1, i32 17" [benchmarks/jianyicheng/chaosNCG/src/g.cpp:9->benchmarks/jianyicheng/chaosNCG/src/chaosNCG.cpp:11->benchmarks/jianyicheng/chaosNCG/src/chaosNCG_tb.cpp:23]   --->   Operation 205 'srem' 'srem_ln9' <Predicate = (icmp_ln7)> <Delay = 4.33> <CoreInst = "Divider">   --->   Core 6 'Divider' <Latency = 35> <II = 1> <Delay = 4.33> <FuncUnit> <Opcode : 'udiv' 'sdiv' 'urem' 'srem'> <InPorts = 2> <OutPorts = 1>

State 68 <SV = 67> <Delay = 4.33>
ST_68 : Operation 206 [14/36] (4.33ns)   --->   "%srem_ln9 = srem i32 %add_ln7_1, i32 17" [benchmarks/jianyicheng/chaosNCG/src/g.cpp:9->benchmarks/jianyicheng/chaosNCG/src/chaosNCG.cpp:11->benchmarks/jianyicheng/chaosNCG/src/chaosNCG_tb.cpp:23]   --->   Operation 206 'srem' 'srem_ln9' <Predicate = (icmp_ln7)> <Delay = 4.33> <CoreInst = "Divider">   --->   Core 6 'Divider' <Latency = 35> <II = 1> <Delay = 4.33> <FuncUnit> <Opcode : 'udiv' 'sdiv' 'urem' 'srem'> <InPorts = 2> <OutPorts = 1>

State 69 <SV = 68> <Delay = 4.33>
ST_69 : Operation 207 [13/36] (4.33ns)   --->   "%srem_ln9 = srem i32 %add_ln7_1, i32 17" [benchmarks/jianyicheng/chaosNCG/src/g.cpp:9->benchmarks/jianyicheng/chaosNCG/src/chaosNCG.cpp:11->benchmarks/jianyicheng/chaosNCG/src/chaosNCG_tb.cpp:23]   --->   Operation 207 'srem' 'srem_ln9' <Predicate = (icmp_ln7)> <Delay = 4.33> <CoreInst = "Divider">   --->   Core 6 'Divider' <Latency = 35> <II = 1> <Delay = 4.33> <FuncUnit> <Opcode : 'udiv' 'sdiv' 'urem' 'srem'> <InPorts = 2> <OutPorts = 1>

State 70 <SV = 69> <Delay = 4.33>
ST_70 : Operation 208 [12/36] (4.33ns)   --->   "%srem_ln9 = srem i32 %add_ln7_1, i32 17" [benchmarks/jianyicheng/chaosNCG/src/g.cpp:9->benchmarks/jianyicheng/chaosNCG/src/chaosNCG.cpp:11->benchmarks/jianyicheng/chaosNCG/src/chaosNCG_tb.cpp:23]   --->   Operation 208 'srem' 'srem_ln9' <Predicate = (icmp_ln7)> <Delay = 4.33> <CoreInst = "Divider">   --->   Core 6 'Divider' <Latency = 35> <II = 1> <Delay = 4.33> <FuncUnit> <Opcode : 'udiv' 'sdiv' 'urem' 'srem'> <InPorts = 2> <OutPorts = 1>

State 71 <SV = 70> <Delay = 4.33>
ST_71 : Operation 209 [11/36] (4.33ns)   --->   "%srem_ln9 = srem i32 %add_ln7_1, i32 17" [benchmarks/jianyicheng/chaosNCG/src/g.cpp:9->benchmarks/jianyicheng/chaosNCG/src/chaosNCG.cpp:11->benchmarks/jianyicheng/chaosNCG/src/chaosNCG_tb.cpp:23]   --->   Operation 209 'srem' 'srem_ln9' <Predicate = (icmp_ln7)> <Delay = 4.33> <CoreInst = "Divider">   --->   Core 6 'Divider' <Latency = 35> <II = 1> <Delay = 4.33> <FuncUnit> <Opcode : 'udiv' 'sdiv' 'urem' 'srem'> <InPorts = 2> <OutPorts = 1>

State 72 <SV = 71> <Delay = 4.33>
ST_72 : Operation 210 [10/36] (4.33ns)   --->   "%srem_ln9 = srem i32 %add_ln7_1, i32 17" [benchmarks/jianyicheng/chaosNCG/src/g.cpp:9->benchmarks/jianyicheng/chaosNCG/src/chaosNCG.cpp:11->benchmarks/jianyicheng/chaosNCG/src/chaosNCG_tb.cpp:23]   --->   Operation 210 'srem' 'srem_ln9' <Predicate = (icmp_ln7)> <Delay = 4.33> <CoreInst = "Divider">   --->   Core 6 'Divider' <Latency = 35> <II = 1> <Delay = 4.33> <FuncUnit> <Opcode : 'udiv' 'sdiv' 'urem' 'srem'> <InPorts = 2> <OutPorts = 1>

State 73 <SV = 72> <Delay = 4.33>
ST_73 : Operation 211 [9/36] (4.33ns)   --->   "%srem_ln9 = srem i32 %add_ln7_1, i32 17" [benchmarks/jianyicheng/chaosNCG/src/g.cpp:9->benchmarks/jianyicheng/chaosNCG/src/chaosNCG.cpp:11->benchmarks/jianyicheng/chaosNCG/src/chaosNCG_tb.cpp:23]   --->   Operation 211 'srem' 'srem_ln9' <Predicate = (icmp_ln7)> <Delay = 4.33> <CoreInst = "Divider">   --->   Core 6 'Divider' <Latency = 35> <II = 1> <Delay = 4.33> <FuncUnit> <Opcode : 'udiv' 'sdiv' 'urem' 'srem'> <InPorts = 2> <OutPorts = 1>

State 74 <SV = 73> <Delay = 4.33>
ST_74 : Operation 212 [8/36] (4.33ns)   --->   "%srem_ln9 = srem i32 %add_ln7_1, i32 17" [benchmarks/jianyicheng/chaosNCG/src/g.cpp:9->benchmarks/jianyicheng/chaosNCG/src/chaosNCG.cpp:11->benchmarks/jianyicheng/chaosNCG/src/chaosNCG_tb.cpp:23]   --->   Operation 212 'srem' 'srem_ln9' <Predicate = (icmp_ln7)> <Delay = 4.33> <CoreInst = "Divider">   --->   Core 6 'Divider' <Latency = 35> <II = 1> <Delay = 4.33> <FuncUnit> <Opcode : 'udiv' 'sdiv' 'urem' 'srem'> <InPorts = 2> <OutPorts = 1>

State 75 <SV = 74> <Delay = 4.33>
ST_75 : Operation 213 [7/36] (4.33ns)   --->   "%srem_ln9 = srem i32 %add_ln7_1, i32 17" [benchmarks/jianyicheng/chaosNCG/src/g.cpp:9->benchmarks/jianyicheng/chaosNCG/src/chaosNCG.cpp:11->benchmarks/jianyicheng/chaosNCG/src/chaosNCG_tb.cpp:23]   --->   Operation 213 'srem' 'srem_ln9' <Predicate = (icmp_ln7)> <Delay = 4.33> <CoreInst = "Divider">   --->   Core 6 'Divider' <Latency = 35> <II = 1> <Delay = 4.33> <FuncUnit> <Opcode : 'udiv' 'sdiv' 'urem' 'srem'> <InPorts = 2> <OutPorts = 1>

State 76 <SV = 75> <Delay = 4.33>
ST_76 : Operation 214 [6/36] (4.33ns)   --->   "%srem_ln9 = srem i32 %add_ln7_1, i32 17" [benchmarks/jianyicheng/chaosNCG/src/g.cpp:9->benchmarks/jianyicheng/chaosNCG/src/chaosNCG.cpp:11->benchmarks/jianyicheng/chaosNCG/src/chaosNCG_tb.cpp:23]   --->   Operation 214 'srem' 'srem_ln9' <Predicate = (icmp_ln7)> <Delay = 4.33> <CoreInst = "Divider">   --->   Core 6 'Divider' <Latency = 35> <II = 1> <Delay = 4.33> <FuncUnit> <Opcode : 'udiv' 'sdiv' 'urem' 'srem'> <InPorts = 2> <OutPorts = 1>

State 77 <SV = 76> <Delay = 4.33>
ST_77 : Operation 215 [5/36] (4.33ns)   --->   "%srem_ln9 = srem i32 %add_ln7_1, i32 17" [benchmarks/jianyicheng/chaosNCG/src/g.cpp:9->benchmarks/jianyicheng/chaosNCG/src/chaosNCG.cpp:11->benchmarks/jianyicheng/chaosNCG/src/chaosNCG_tb.cpp:23]   --->   Operation 215 'srem' 'srem_ln9' <Predicate = (icmp_ln7)> <Delay = 4.33> <CoreInst = "Divider">   --->   Core 6 'Divider' <Latency = 35> <II = 1> <Delay = 4.33> <FuncUnit> <Opcode : 'udiv' 'sdiv' 'urem' 'srem'> <InPorts = 2> <OutPorts = 1>

State 78 <SV = 77> <Delay = 4.33>
ST_78 : Operation 216 [4/36] (4.33ns)   --->   "%srem_ln9 = srem i32 %add_ln7_1, i32 17" [benchmarks/jianyicheng/chaosNCG/src/g.cpp:9->benchmarks/jianyicheng/chaosNCG/src/chaosNCG.cpp:11->benchmarks/jianyicheng/chaosNCG/src/chaosNCG_tb.cpp:23]   --->   Operation 216 'srem' 'srem_ln9' <Predicate = (icmp_ln7)> <Delay = 4.33> <CoreInst = "Divider">   --->   Core 6 'Divider' <Latency = 35> <II = 1> <Delay = 4.33> <FuncUnit> <Opcode : 'udiv' 'sdiv' 'urem' 'srem'> <InPorts = 2> <OutPorts = 1>

State 79 <SV = 78> <Delay = 4.33>
ST_79 : Operation 217 [3/36] (4.33ns)   --->   "%srem_ln9 = srem i32 %add_ln7_1, i32 17" [benchmarks/jianyicheng/chaosNCG/src/g.cpp:9->benchmarks/jianyicheng/chaosNCG/src/chaosNCG.cpp:11->benchmarks/jianyicheng/chaosNCG/src/chaosNCG_tb.cpp:23]   --->   Operation 217 'srem' 'srem_ln9' <Predicate = (icmp_ln7)> <Delay = 4.33> <CoreInst = "Divider">   --->   Core 6 'Divider' <Latency = 35> <II = 1> <Delay = 4.33> <FuncUnit> <Opcode : 'udiv' 'sdiv' 'urem' 'srem'> <InPorts = 2> <OutPorts = 1>

State 80 <SV = 79> <Delay = 4.33>
ST_80 : Operation 218 [2/36] (4.33ns)   --->   "%srem_ln9 = srem i32 %add_ln7_1, i32 17" [benchmarks/jianyicheng/chaosNCG/src/g.cpp:9->benchmarks/jianyicheng/chaosNCG/src/chaosNCG.cpp:11->benchmarks/jianyicheng/chaosNCG/src/chaosNCG_tb.cpp:23]   --->   Operation 218 'srem' 'srem_ln9' <Predicate = (icmp_ln7)> <Delay = 4.33> <CoreInst = "Divider">   --->   Core 6 'Divider' <Latency = 35> <II = 1> <Delay = 4.33> <FuncUnit> <Opcode : 'udiv' 'sdiv' 'urem' 'srem'> <InPorts = 2> <OutPorts = 1>

State 81 <SV = 80> <Delay = 4.33>
ST_81 : Operation 219 [1/36] (4.33ns)   --->   "%srem_ln9 = srem i32 %add_ln7_1, i32 17" [benchmarks/jianyicheng/chaosNCG/src/g.cpp:9->benchmarks/jianyicheng/chaosNCG/src/chaosNCG.cpp:11->benchmarks/jianyicheng/chaosNCG/src/chaosNCG_tb.cpp:23]   --->   Operation 219 'srem' 'srem_ln9' <Predicate = (icmp_ln7)> <Delay = 4.33> <CoreInst = "Divider">   --->   Core 6 'Divider' <Latency = 35> <II = 1> <Delay = 4.33> <FuncUnit> <Opcode : 'udiv' 'sdiv' 'urem' 'srem'> <InPorts = 2> <OutPorts = 1>
ST_81 : Operation 220 [1/1] (0.00ns)   --->   "%trunc_ln9 = trunc i32 %srem_ln9" [benchmarks/jianyicheng/chaosNCG/src/g.cpp:9->benchmarks/jianyicheng/chaosNCG/src/chaosNCG.cpp:11->benchmarks/jianyicheng/chaosNCG/src/chaosNCG_tb.cpp:23]   --->   Operation 220 'trunc' 'trunc_ln9' <Predicate = (icmp_ln7)> <Delay = 0.00>

State 82 <SV = 81> <Delay = 3.25>
ST_82 : Operation 221 [1/1] (3.25ns)   --->   "%shl_ln9 = shl i32 250, i32 %srem_ln9" [benchmarks/jianyicheng/chaosNCG/src/g.cpp:9->benchmarks/jianyicheng/chaosNCG/src/chaosNCG.cpp:11->benchmarks/jianyicheng/chaosNCG/src/chaosNCG_tb.cpp:23]   --->   Operation 221 'shl' 'shl_ln9' <Predicate = (icmp_ln7)> <Delay = 3.25> <CoreInst = "Shifter">   --->   Core 75 'Shifter' <Latency = 1> <II = 1> <Delay = 3.60> <FuncUnit> <Opcode : 'shl' 'lshr' 'ashr'> <InPorts = 2> <OutPorts = 1>
ST_82 : Operation 222 [1/1] (1.82ns)   --->   "%sub_ln9 = sub i6 16, i6 %trunc_ln9" [benchmarks/jianyicheng/chaosNCG/src/g.cpp:9->benchmarks/jianyicheng/chaosNCG/src/chaosNCG.cpp:11->benchmarks/jianyicheng/chaosNCG/src/chaosNCG_tb.cpp:23]   --->   Operation 222 'sub' 'sub_ln9' <Predicate = (icmp_ln7)> <Delay = 1.82> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.82> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>

State 83 <SV = 82> <Delay = 3.25>
ST_83 : Operation 223 [1/1] (0.00ns)   --->   "%zext_ln9_2 = zext i6 %sub_ln9" [benchmarks/jianyicheng/chaosNCG/src/g.cpp:9->benchmarks/jianyicheng/chaosNCG/src/chaosNCG.cpp:11->benchmarks/jianyicheng/chaosNCG/src/chaosNCG_tb.cpp:23]   --->   Operation 223 'zext' 'zext_ln9_2' <Predicate = (icmp_ln7)> <Delay = 0.00>
ST_83 : Operation 224 [1/1] (3.25ns)   --->   "%lshr_ln9 = lshr i32 250, i32 %zext_ln9_2" [benchmarks/jianyicheng/chaosNCG/src/g.cpp:9->benchmarks/jianyicheng/chaosNCG/src/chaosNCG.cpp:11->benchmarks/jianyicheng/chaosNCG/src/chaosNCG_tb.cpp:23]   --->   Operation 224 'lshr' 'lshr_ln9' <Predicate = (icmp_ln7)> <Delay = 3.25> <CoreInst = "Shifter">   --->   Core 75 'Shifter' <Latency = 1> <II = 1> <Delay = 3.60> <FuncUnit> <Opcode : 'shl' 'lshr' 'ashr'> <InPorts = 2> <OutPorts = 1>

State 84 <SV = 83> <Delay = 2.55>
ST_84 : Operation 225 [1/1] (0.00ns) (grouped into LUT with out node add_ln9)   --->   "%xor_ln6_2 = xor i32 %xor_ln5_2, i32 %xor_ln4" [benchmarks/jianyicheng/chaosNCG/src/g.cpp:6->benchmarks/jianyicheng/chaosNCG/src/chaosNCG.cpp:11->benchmarks/jianyicheng/chaosNCG/src/chaosNCG_tb.cpp:23]   --->   Operation 225 'xor' 'xor_ln6_2' <Predicate = (icmp_ln7)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_84 : Operation 226 [1/1] (0.00ns) (grouped into LUT with out node add_ln9)   --->   "%or_ln9 = or i32 %lshr_ln9, i32 %shl_ln9" [benchmarks/jianyicheng/chaosNCG/src/g.cpp:9->benchmarks/jianyicheng/chaosNCG/src/chaosNCG.cpp:11->benchmarks/jianyicheng/chaosNCG/src/chaosNCG_tb.cpp:23]   --->   Operation 226 'or' 'or_ln9' <Predicate = (icmp_ln7)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_84 : Operation 227 [1/1] (2.55ns) (out node of the LUT)   --->   "%add_ln9 = add i32 %xor_ln6_2, i32 %or_ln9" [benchmarks/jianyicheng/chaosNCG/src/g.cpp:9->benchmarks/jianyicheng/chaosNCG/src/chaosNCG.cpp:11->benchmarks/jianyicheng/chaosNCG/src/chaosNCG_tb.cpp:23]   --->   Operation 227 'add' 'add_ln9' <Predicate = (icmp_ln7)> <Delay = 2.55> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 2.55> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>

State 85 <SV = 84> <Delay = 3.22>
ST_85 : Operation 228 [1/1] (2.55ns)   --->   "%p1_1 = add i32 %add_ln7_1, i32 %add_ln9" [benchmarks/jianyicheng/chaosNCG/src/g.cpp:10->benchmarks/jianyicheng/chaosNCG/src/chaosNCG.cpp:11->benchmarks/jianyicheng/chaosNCG/src/chaosNCG_tb.cpp:23]   --->   Operation 228 'add' 'p1_1' <Predicate = (icmp_ln7)> <Delay = 2.55> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 2.55> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_85 : Operation 229 [1/1] (0.00ns)   --->   "%tmp_3 = partselect i5 @_ssdm_op_PartSelect.i5.i32.i32.i32, i32 %p1_1, i32 3, i32 7" [benchmarks/jianyicheng/chaosNCG/src/g.cpp:11->benchmarks/jianyicheng/chaosNCG/src/chaosNCG.cpp:11->benchmarks/jianyicheng/chaosNCG/src/chaosNCG_tb.cpp:23]   --->   Operation 229 'partselect' 'tmp_3' <Predicate = (icmp_ln7)> <Delay = 0.00>
ST_85 : Operation 230 [1/1] (0.00ns)   --->   "%tmp_2 = bitselect i1 @_ssdm_op_BitSelect.i1.i32.i32, i32 %p1_1, i32 1" [benchmarks/jianyicheng/chaosNCG/src/g.cpp:11->benchmarks/jianyicheng/chaosNCG/src/chaosNCG.cpp:11->benchmarks/jianyicheng/chaosNCG/src/chaosNCG_tb.cpp:23]   --->   Operation 230 'bitselect' 'tmp_2' <Predicate = (icmp_ln7)> <Delay = 0.00>
ST_85 : Operation 231 [1/1] (1.63ns)   --->   "%add_ln7 = add i11 %i_1, i11 2" [benchmarks/jianyicheng/chaosNCG/src/chaosNCG.cpp:7->benchmarks/jianyicheng/chaosNCG/src/chaosNCG_tb.cpp:23]   --->   Operation 231 'add' 'add_ln7' <Predicate = (icmp_ln7)> <Delay = 1.63> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.63> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_85 : Operation 232 [1/1] (1.58ns)   --->   "%store_ln7 = store i11 %add_ln7, i11 %i" [benchmarks/jianyicheng/chaosNCG/src/chaosNCG.cpp:7->benchmarks/jianyicheng/chaosNCG/src/chaosNCG_tb.cpp:23]   --->   Operation 232 'store' 'store_ln7' <Predicate = (icmp_ln7)> <Delay = 1.58>

State 86 <SV = 85> <Delay = 2.55>
ST_86 : Operation 233 [1/1] (0.00ns)   --->   "%and_ln = bitconcatenate i8 @_ssdm_op_BitConcatenate.i8.i5.i1.i1.i1, i5 %tmp_3, i1 0, i1 %tmp_2, i1 0" [benchmarks/jianyicheng/chaosNCG/src/g.cpp:11->benchmarks/jianyicheng/chaosNCG/src/chaosNCG.cpp:11->benchmarks/jianyicheng/chaosNCG/src/chaosNCG_tb.cpp:23]   --->   Operation 233 'bitconcatenate' 'and_ln' <Predicate = true> <Delay = 0.00>
ST_86 : Operation 234 [1/1] (0.00ns)   --->   "%zext_ln11 = zext i8 %and_ln" [benchmarks/jianyicheng/chaosNCG/src/g.cpp:11->benchmarks/jianyicheng/chaosNCG/src/chaosNCG.cpp:11->benchmarks/jianyicheng/chaosNCG/src/chaosNCG_tb.cpp:23]   --->   Operation 234 'zext' 'zext_ln11' <Predicate = true> <Delay = 0.00>
ST_86 : Operation 235 [1/1] (2.55ns)   --->   "%p0_1 = add i32 %zext_ln11, i32 %add_ln9" [benchmarks/jianyicheng/chaosNCG/src/g.cpp:11->benchmarks/jianyicheng/chaosNCG/src/chaosNCG.cpp:11->benchmarks/jianyicheng/chaosNCG/src/chaosNCG_tb.cpp:23]   --->   Operation 235 'add' 'p0_1' <Predicate = true> <Delay = 2.55> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 2.55> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_86 : Operation 236 [1/1] (1.58ns)   --->   "%store_ln3 = store i32 %p1_1, i32 %p1" [benchmarks/jianyicheng/chaosNCG/src/g.cpp:3->benchmarks/jianyicheng/chaosNCG/src/chaosNCG.cpp:11->benchmarks/jianyicheng/chaosNCG/src/chaosNCG_tb.cpp:23]   --->   Operation 236 'store' 'store_ln3' <Predicate = true> <Delay = 1.58>

State 87 <SV = 86> <Delay = 2.55>
ST_87 : Operation 237 [1/1] (2.55ns)   --->   "%out1 = add i32 %b1, i32 %p0_1" [benchmarks/jianyicheng/chaosNCG/src/g.cpp:12->benchmarks/jianyicheng/chaosNCG/src/chaosNCG.cpp:11->benchmarks/jianyicheng/chaosNCG/src/chaosNCG_tb.cpp:23]   --->   Operation 237 'add' 'out1' <Predicate = true> <Delay = 2.55> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 2.55> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_87 : Operation 238 [1/1] (1.58ns)   --->   "%store_ln3 = store i32 %p0_1, i32 %p0" [benchmarks/jianyicheng/chaosNCG/src/g.cpp:3->benchmarks/jianyicheng/chaosNCG/src/chaosNCG.cpp:11->benchmarks/jianyicheng/chaosNCG/src/chaosNCG_tb.cpp:23]   --->   Operation 238 'store' 'store_ln3' <Predicate = true> <Delay = 1.58>

State 88 <SV = 87> <Delay = 3.25>
ST_88 : Operation 239 [1/1] (0.00ns)   --->   "%specpipeline_ln5 = specpipeline void @_ssdm_op_SpecPipeline, i32 4294967295, i32 0, i32 0, i32 0, void @empty_0" [benchmarks/jianyicheng/chaosNCG/src/chaosNCG.cpp:5->benchmarks/jianyicheng/chaosNCG/src/chaosNCG_tb.cpp:23]   --->   Operation 239 'specpipeline' 'specpipeline_ln5' <Predicate = true> <Delay = 0.00>
ST_88 : Operation 240 [1/1] (0.00ns)   --->   "%speclooptripcount_ln5 = speclooptripcount void @_ssdm_op_SpecLoopTripCount, i64 900, i64 900, i64 900" [benchmarks/jianyicheng/chaosNCG/src/chaosNCG.cpp:5->benchmarks/jianyicheng/chaosNCG/src/chaosNCG_tb.cpp:23]   --->   Operation 240 'speclooptripcount' 'speclooptripcount_ln5' <Predicate = true> <Delay = 0.00>
ST_88 : Operation 241 [1/1] (0.00ns)   --->   "%specloopname_ln7 = specloopname void @_ssdm_op_SpecLoopName, void @empty_1" [benchmarks/jianyicheng/chaosNCG/src/chaosNCG.cpp:7->benchmarks/jianyicheng/chaosNCG/src/chaosNCG_tb.cpp:23]   --->   Operation 241 'specloopname' 'specloopname_ln7' <Predicate = true> <Delay = 0.00>
ST_88 : Operation 242 [1/1] (3.25ns)   --->   "%store_ln15 = store i32 %out1, i11 %buffer_addr_1" [benchmarks/jianyicheng/chaosNCG/src/chaosNCG.cpp:15->benchmarks/jianyicheng/chaosNCG/src/chaosNCG_tb.cpp:23]   --->   Operation 242 'store' 'store_ln15' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 2000> <RAM>
ST_88 : Operation 243 [1/1] (0.00ns)   --->   "%br_ln7 = br void %for.inc.i" [benchmarks/jianyicheng/chaosNCG/src/chaosNCG.cpp:7->benchmarks/jianyicheng/chaosNCG/src/chaosNCG_tb.cpp:23]   --->   Operation 243 'br' 'br_ln7' <Predicate = true> <Delay = 0.00>


============================================================
+ Verbose Summary: Binding
============================================================
STG Binding: 
---------------- STG Properties BEGIN ----------------
- Is combinational: 0
- Is one-state seq: 0
- Is datapath-only: 0
- Is pipelined: 0
- Is top level: 0
Port [ Return ] is wired: 1; IO mode=ap_ctrl_hs:ce=0
Port [ M]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=1; pingpong=0; private_global=0; MemPort=[11]; IO mode=ap_memory:ce=0
Port [ buffer_r]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=2; type=1; pingpong=0; private_global=0; MemPort=[22]; IO mode=ap_memory:ce=0
---------------- STG Properties END ------------------

---------------- Datapath Model BEGIN ----------------

<LifeTime>
<method=bitvector/>
p1                    (alloca           ) [ 01111111111111111111111111111111111111111111111111111111111111111111111111111111111111100]
p0                    (alloca           ) [ 01111111111111111111111111111111111111111111111111111111111111111111111111111111111111110]
i                     (alloca           ) [ 01111111111111111111111111111111111111111111111111111111111111111111111111111111111111000]
store_ln7             (store            ) [ 00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
store_ln3             (store            ) [ 00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
store_ln3             (store            ) [ 00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
br_ln0                (br               ) [ 00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
i_1                   (load             ) [ 00111111111111111111111111111111111111111111111111111111111111111111111111111111111111000]
icmp_ln7              (icmp             ) [ 01111111111111111111111111111111111111111111111111111111111111111111111111111111111111000]
br_ln7                (br               ) [ 00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
add_ln8               (add              ) [ 00100000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
add_ln8_1             (add              ) [ 00100000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
zext_ln8              (zext             ) [ 00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
M_addr                (getelementptr    ) [ 00010000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
zext_ln8_1            (zext             ) [ 00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
M_addr_1              (getelementptr    ) [ 00010000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
a                     (load             ) [ 00001000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
b                     (load             ) [ 00001000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
zext_ln9              (zext             ) [ 00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
buffer_addr           (getelementptr    ) [ 00000111111111111111111111111111111111111111111100000000000000000000000000000000000000000]
zext_ln9_1            (zext             ) [ 00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
buffer_addr_1         (getelementptr    ) [ 01110111111111111111111111111111111111111111111111111111111111111111111111111111111111111]
b0                    (load             ) [ 00000011111111111111111111111111111111111111111000000000000000000000000000000000000000000]
b1                    (load             ) [ 01100011111111111111111111111111111111111111111111111111111111111111111111111111111111110]
p0_load               (load             ) [ 00000001111111111111111111111111111111111111110000000000000000000000000000000000000000000]
xor_ln4               (xor              ) [ 00000001111111111111111111111111111111111111111111111111111111111111111111111111111110000]
srem_ln5              (srem             ) [ 00000000000000000000000000000000000000000001000000000000000000000000000000000000000000000]
trunc_ln5             (trunc            ) [ 00000000000000000000000000000000000000000001000000000000000000000000000000000000000000000]
shl_ln5               (shl              ) [ 00000000000000000000000000000000000000000000110000000000000000000000000000000000000000000]
sub_ln5               (sub              ) [ 00000000000000000000000000000000000000000000100000000000000000000000000000000000000000000]
zext_ln5              (zext             ) [ 00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
lshr_ln5              (lshr             ) [ 00000000000000000000000000000000000000000000010000000000000000000000000000000000000000000]
p1_load               (load             ) [ 00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
trunc_ln4             (trunc            ) [ 00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
trunc_ln4_1           (trunc            ) [ 00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
trunc_ln5_1           (trunc            ) [ 00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
trunc_ln5_2           (trunc            ) [ 00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
or_ln5                (or               ) [ 00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
or_ln5_1              (or               ) [ 00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
trunc_ln5_3           (trunc            ) [ 00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
xor_ln5               (xor              ) [ 00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
trunc_ln5_4           (trunc            ) [ 00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
xor_ln5_2             (xor              ) [ 00000000000000000000000000000000000000000000001111111111111111111111111111111111111110000]
xor_ln6               (xor              ) [ 00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
xor_ln5_1             (xor              ) [ 00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
xor_ln6_1             (xor              ) [ 00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
xor_ln3               (xor              ) [ 00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
tmp_1                 (partselect       ) [ 00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
tmp                   (bitselect        ) [ 00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
and_ln7               (bitconcatenate   ) [ 00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
zext_ln7              (zext             ) [ 00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
add_ln7_1             (add              ) [ 00000000000000000000000000000000000000000000001111111111111111111111111111111111111111000]
out0                  (sub              ) [ 00000000000000000000000000000000000000000000000100000000000000000000000000000000000000000]
store_ln12            (store            ) [ 00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
srem_ln9              (srem             ) [ 00000000000000000000000000000000000000000000000000000000000000000000000000000000001000000]
trunc_ln9             (trunc            ) [ 00000000000000000000000000000000000000000000000000000000000000000000000000000000001000000]
shl_ln9               (shl              ) [ 00000000000000000000000000000000000000000000000000000000000000000000000000000000000110000]
sub_ln9               (sub              ) [ 00000000000000000000000000000000000000000000000000000000000000000000000000000000000100000]
zext_ln9_2            (zext             ) [ 00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
lshr_ln9              (lshr             ) [ 00000000000000000000000000000000000000000000000000000000000000000000000000000000000010000]
xor_ln6_2             (xor              ) [ 00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
or_ln9                (or               ) [ 00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
add_ln9               (add              ) [ 01000000000000000000000000000000000000000000000000000000000000000000000000000000000001100]
p1_1                  (add              ) [ 01000000000000000000000000000000000000000000000000000000000000000000000000000000000000100]
tmp_3                 (partselect       ) [ 01000000000000000000000000000000000000000000000000000000000000000000000000000000000000100]
tmp_2                 (bitselect        ) [ 01000000000000000000000000000000000000000000000000000000000000000000000000000000000000100]
add_ln7               (add              ) [ 00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
store_ln7             (store            ) [ 00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
and_ln                (bitconcatenate   ) [ 00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
zext_ln11             (zext             ) [ 00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
p0_1                  (add              ) [ 00100000000000000000000000000000000000000000000000000000000000000000000000000000000000010]
store_ln3             (store            ) [ 00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
out1                  (add              ) [ 00010000000000000000000000000000000000000000000000000000000000000000000000000000000000001]
store_ln3             (store            ) [ 00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
specpipeline_ln5      (specpipeline     ) [ 00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
speclooptripcount_ln5 (speclooptripcount) [ 00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
specloopname_ln7      (specloopname     ) [ 00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
store_ln15            (store            ) [ 00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
br_ln7                (br               ) [ 00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
ret_ln0               (ret              ) [ 00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
</LifeTime>

<model>

<comp_list>
<comp id="0" class="1000" name="M">
<pin_list>
<pin id="1" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="M"/><MemPortTyVec>1 1 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="2" class="1000" name="buffer_r">
<pin_list>
<pin id="3" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="buffer_r"/><MemPortTyVec>2 2 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="4" class="1001" name="const_4">
<pin_list>
<pin id="5" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="6" class="1001" name="const_6">
<pin_list>
<pin id="7" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="8" class="1001" name="const_8">
<pin_list>
<pin id="9" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="10" class="1001" name="const_10">
<pin_list>
<pin id="11" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="12" class="1001" name="const_12">
<pin_list>
<pin id="13" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="14" class="1001" name="const_14">
<pin_list>
<pin id="15" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="16" class="1001" name="const_16">
<pin_list>
<pin id="17" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="18" class="1001" name="const_18">
<pin_list>
<pin id="19" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="20" class="1001" name="const_20">
<pin_list>
<pin id="21" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="22" class="1001" name="const_22">
<pin_list>
<pin id="23" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="24" class="1001" name="const_24">
<pin_list>
<pin id="25" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="26" class="1001" name="const_26">
<pin_list>
<pin id="27" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_PartSelect.i5.i8.i32.i32"/></StgValue>
</bind>
</comp>

<comp id="28" class="1001" name="const_28">
<pin_list>
<pin id="29" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="30" class="1001" name="const_30">
<pin_list>
<pin id="31" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="32" class="1001" name="const_32">
<pin_list>
<pin id="33" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitSelect.i1.i8.i32"/></StgValue>
</bind>
</comp>

<comp id="34" class="1001" name="const_34">
<pin_list>
<pin id="35" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitConcatenate.i8.i5.i1.i1.i1"/></StgValue>
</bind>
</comp>

<comp id="36" class="1001" name="const_36">
<pin_list>
<pin id="37" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="38" class="1001" name="const_38">
<pin_list>
<pin id="39" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_PartSelect.i5.i32.i32.i32"/></StgValue>
</bind>
</comp>

<comp id="40" class="1001" name="const_40">
<pin_list>
<pin id="41" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitSelect.i1.i32.i32"/></StgValue>
</bind>
</comp>

<comp id="42" class="1001" name="const_42">
<pin_list>
<pin id="43" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="44" class="1001" name="const_44">
<pin_list>
<pin id="45" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecPipeline"/></StgValue>
</bind>
</comp>

<comp id="46" class="1001" name="const_46">
<pin_list>
<pin id="47" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="48" class="1001" name="const_48">
<pin_list>
<pin id="49" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="50" class="1001" name="const_50">
<pin_list>
<pin id="51" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_0"/></StgValue>
</bind>
</comp>

<comp id="52" class="1001" name="const_52">
<pin_list>
<pin id="53" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecLoopTripCount"/></StgValue>
</bind>
</comp>

<comp id="54" class="1001" name="const_54">
<pin_list>
<pin id="55" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="56" class="1001" name="const_56">
<pin_list>
<pin id="57" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecLoopName"/></StgValue>
</bind>
</comp>

<comp id="58" class="1001" name="const_58">
<pin_list>
<pin id="59" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_1"/></StgValue>
</bind>
</comp>

<comp id="60" class="1004" name="p1_fu_60">
<pin_list>
<pin id="61" dir="0" index="0" bw="1" slack="0"/>
<pin id="62" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="p1/1 "/>
</bind>
</comp>

<comp id="64" class="1004" name="p0_fu_64">
<pin_list>
<pin id="65" dir="0" index="0" bw="1" slack="0"/>
<pin id="66" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="p0/1 "/>
</bind>
</comp>

<comp id="68" class="1004" name="i_fu_68">
<pin_list>
<pin id="69" dir="0" index="0" bw="1" slack="0"/>
<pin id="70" dir="1" index="1" bw="11" slack="0"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="i/1 "/>
</bind>
</comp>

<comp id="72" class="1004" name="M_addr_gep_fu_72">
<pin_list>
<pin id="73" dir="0" index="0" bw="11" slack="0"/>
<pin id="74" dir="0" index="1" bw="1" slack="0"/>
<pin id="75" dir="0" index="2" bw="11" slack="0"/>
<pin id="76" dir="1" index="3" bw="11" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="M_addr/2 "/>
</bind>
</comp>

<comp id="79" class="1004" name="grp_access_fu_79">
<pin_list>
<pin id="80" dir="0" index="0" bw="11" slack="0"/>
<pin id="81" dir="0" index="1" bw="11" slack="2147483647"/>
<pin id="82" dir="0" index="2" bw="0" slack="0"/>
<pin id="84" dir="0" index="4" bw="11" slack="2147483647"/>
<pin id="85" dir="0" index="5" bw="11" slack="2147483647"/>
<pin id="86" dir="0" index="6" bw="0" slack="2147483647"/>
<pin id="83" dir="1" index="3" bw="11" slack="1"/>
<pin id="87" dir="1" index="7" bw="11" slack="1"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="a/2 b/2 "/>
</bind>
</comp>

<comp id="89" class="1004" name="M_addr_1_gep_fu_89">
<pin_list>
<pin id="90" dir="0" index="0" bw="11" slack="0"/>
<pin id="91" dir="0" index="1" bw="1" slack="0"/>
<pin id="92" dir="0" index="2" bw="11" slack="0"/>
<pin id="93" dir="1" index="3" bw="11" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="M_addr_1/2 "/>
</bind>
</comp>

<comp id="97" class="1004" name="buffer_addr_gep_fu_97">
<pin_list>
<pin id="98" dir="0" index="0" bw="32" slack="0"/>
<pin id="99" dir="0" index="1" bw="1" slack="0"/>
<pin id="100" dir="0" index="2" bw="11" slack="0"/>
<pin id="101" dir="1" index="3" bw="11" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="buffer_addr/4 "/>
</bind>
</comp>

<comp id="104" class="1004" name="grp_access_fu_104">
<pin_list>
<pin id="105" dir="0" index="0" bw="11" slack="0"/>
<pin id="106" dir="0" index="1" bw="32" slack="1"/>
<pin id="107" dir="0" index="2" bw="0" slack="0"/>
<pin id="109" dir="0" index="4" bw="11" slack="1"/>
<pin id="110" dir="0" index="5" bw="32" slack="2147483647"/>
<pin id="111" dir="0" index="6" bw="0" slack="2147483647"/>
<pin id="108" dir="1" index="3" bw="32" slack="40"/>
<pin id="112" dir="1" index="7" bw="32" slack="1"/>
</pin_list>
<bind>
<opcode="load(27) store(28) " fcode="store"/>
<opset="b0/4 b1/4 store_ln12/47 store_ln15/88 "/>
</bind>
</comp>

<comp id="114" class="1004" name="buffer_addr_1_gep_fu_114">
<pin_list>
<pin id="115" dir="0" index="0" bw="32" slack="0"/>
<pin id="116" dir="0" index="1" bw="1" slack="0"/>
<pin id="117" dir="0" index="2" bw="11" slack="0"/>
<pin id="118" dir="1" index="3" bw="11" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="buffer_addr_1/4 "/>
</bind>
</comp>

<comp id="122" class="1004" name="store_ln7_store_fu_122">
<pin_list>
<pin id="123" dir="0" index="0" bw="1" slack="0"/>
<pin id="124" dir="0" index="1" bw="11" slack="0"/>
<pin id="125" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln7/1 "/>
</bind>
</comp>

<comp id="127" class="1004" name="store_ln3_store_fu_127">
<pin_list>
<pin id="128" dir="0" index="0" bw="8" slack="0"/>
<pin id="129" dir="0" index="1" bw="32" slack="0"/>
<pin id="130" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln3/1 "/>
</bind>
</comp>

<comp id="132" class="1004" name="store_ln3_store_fu_132">
<pin_list>
<pin id="133" dir="0" index="0" bw="7" slack="0"/>
<pin id="134" dir="0" index="1" bw="32" slack="0"/>
<pin id="135" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln3/1 "/>
</bind>
</comp>

<comp id="137" class="1004" name="i_1_load_fu_137">
<pin_list>
<pin id="138" dir="0" index="0" bw="11" slack="0"/>
<pin id="139" dir="1" index="1" bw="11" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="i_1/1 "/>
</bind>
</comp>

<comp id="140" class="1004" name="icmp_ln7_fu_140">
<pin_list>
<pin id="141" dir="0" index="0" bw="11" slack="0"/>
<pin id="142" dir="0" index="1" bw="11" slack="0"/>
<pin id="143" dir="1" index="2" bw="1" slack="1"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln7/1 "/>
</bind>
</comp>

<comp id="146" class="1004" name="add_ln8_fu_146">
<pin_list>
<pin id="147" dir="0" index="0" bw="11" slack="0"/>
<pin id="148" dir="0" index="1" bw="5" slack="0"/>
<pin id="149" dir="1" index="2" bw="11" slack="1"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln8/1 "/>
</bind>
</comp>

<comp id="152" class="1004" name="add_ln8_1_fu_152">
<pin_list>
<pin id="153" dir="0" index="0" bw="11" slack="0"/>
<pin id="154" dir="0" index="1" bw="5" slack="0"/>
<pin id="155" dir="1" index="2" bw="11" slack="1"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln8_1/1 "/>
</bind>
</comp>

<comp id="158" class="1004" name="zext_ln8_fu_158">
<pin_list>
<pin id="159" dir="0" index="0" bw="11" slack="1"/>
<pin id="160" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln8/2 "/>
</bind>
</comp>

<comp id="162" class="1004" name="zext_ln8_1_fu_162">
<pin_list>
<pin id="163" dir="0" index="0" bw="11" slack="1"/>
<pin id="164" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln8_1/2 "/>
</bind>
</comp>

<comp id="166" class="1004" name="zext_ln9_fu_166">
<pin_list>
<pin id="167" dir="0" index="0" bw="11" slack="1"/>
<pin id="168" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln9/4 "/>
</bind>
</comp>

<comp id="170" class="1004" name="zext_ln9_1_fu_170">
<pin_list>
<pin id="171" dir="0" index="0" bw="11" slack="1"/>
<pin id="172" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln9_1/4 "/>
</bind>
</comp>

<comp id="174" class="1004" name="p0_load_load_fu_174">
<pin_list>
<pin id="175" dir="0" index="0" bw="32" slack="5"/>
<pin id="176" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="p0_load/6 "/>
</bind>
</comp>

<comp id="177" class="1004" name="xor_ln4_fu_177">
<pin_list>
<pin id="178" dir="0" index="0" bw="32" slack="1"/>
<pin id="179" dir="0" index="1" bw="32" slack="0"/>
<pin id="180" dir="1" index="2" bw="32" slack="1"/>
</pin_list>
<bind>
<opcode="xor(25) " fcode="xor"/>
<opset="xor_ln4/6 "/>
</bind>
</comp>

<comp id="182" class="1004" name="grp_fu_182">
<pin_list>
<pin id="183" dir="0" index="0" bw="32" slack="1"/>
<pin id="184" dir="0" index="1" bw="6" slack="0"/>
<pin id="185" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="srem(18) " fcode="srem"/>
<opset="srem_ln5/7 "/>
</bind>
</comp>

<comp id="187" class="1004" name="trunc_ln5_fu_187">
<pin_list>
<pin id="188" dir="0" index="0" bw="6" slack="0"/>
<pin id="189" dir="1" index="1" bw="6" slack="1"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="trunc_ln5/42 "/>
</bind>
</comp>

<comp id="191" class="1004" name="shl_ln5_fu_191">
<pin_list>
<pin id="192" dir="0" index="0" bw="9" slack="0"/>
<pin id="193" dir="0" index="1" bw="6" slack="1"/>
<pin id="194" dir="1" index="2" bw="32" slack="2"/>
</pin_list>
<bind>
<opcode="shl(20) " fcode="shl"/>
<opset="shl_ln5/43 "/>
</bind>
</comp>

<comp id="196" class="1004" name="sub_ln5_fu_196">
<pin_list>
<pin id="197" dir="0" index="0" bw="6" slack="0"/>
<pin id="198" dir="0" index="1" bw="6" slack="1"/>
<pin id="199" dir="1" index="2" bw="6" slack="1"/>
</pin_list>
<bind>
<opcode="sub(10) " fcode="sub"/>
<opset="sub_ln5/43 "/>
</bind>
</comp>

<comp id="201" class="1004" name="zext_ln5_fu_201">
<pin_list>
<pin id="202" dir="0" index="0" bw="6" slack="1"/>
<pin id="203" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln5/44 "/>
</bind>
</comp>

<comp id="204" class="1004" name="lshr_ln5_fu_204">
<pin_list>
<pin id="205" dir="0" index="0" bw="9" slack="0"/>
<pin id="206" dir="0" index="1" bw="6" slack="0"/>
<pin id="207" dir="1" index="2" bw="32" slack="1"/>
</pin_list>
<bind>
<opcode="lshr(21) " fcode="lshr"/>
<opset="lshr_ln5/44 "/>
</bind>
</comp>

<comp id="210" class="1004" name="p1_load_load_fu_210">
<pin_list>
<pin id="211" dir="0" index="0" bw="32" slack="44"/>
<pin id="212" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="p1_load/45 "/>
</bind>
</comp>

<comp id="213" class="1004" name="trunc_ln4_fu_213">
<pin_list>
<pin id="214" dir="0" index="0" bw="32" slack="39"/>
<pin id="215" dir="1" index="1" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="trunc_ln4/45 "/>
</bind>
</comp>

<comp id="216" class="1004" name="trunc_ln4_1_fu_216">
<pin_list>
<pin id="217" dir="0" index="0" bw="32" slack="40"/>
<pin id="218" dir="1" index="1" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="trunc_ln4_1/45 "/>
</bind>
</comp>

<comp id="219" class="1004" name="trunc_ln5_1_fu_219">
<pin_list>
<pin id="220" dir="0" index="0" bw="32" slack="2"/>
<pin id="221" dir="1" index="1" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="trunc_ln5_1/45 "/>
</bind>
</comp>

<comp id="222" class="1004" name="trunc_ln5_2_fu_222">
<pin_list>
<pin id="223" dir="0" index="0" bw="32" slack="1"/>
<pin id="224" dir="1" index="1" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="trunc_ln5_2/45 "/>
</bind>
</comp>

<comp id="225" class="1004" name="or_ln5_fu_225">
<pin_list>
<pin id="226" dir="0" index="0" bw="32" slack="1"/>
<pin id="227" dir="0" index="1" bw="32" slack="2"/>
<pin id="228" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="or(24) " fcode="or"/>
<opset="or_ln5/45 "/>
</bind>
</comp>

<comp id="229" class="1004" name="or_ln5_1_fu_229">
<pin_list>
<pin id="230" dir="0" index="0" bw="8" slack="0"/>
<pin id="231" dir="0" index="1" bw="8" slack="0"/>
<pin id="232" dir="1" index="2" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="or(24) " fcode="or"/>
<opset="or_ln5_1/45 "/>
</bind>
</comp>

<comp id="235" class="1004" name="trunc_ln5_3_fu_235">
<pin_list>
<pin id="236" dir="0" index="0" bw="32" slack="0"/>
<pin id="237" dir="1" index="1" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="trunc_ln5_3/45 "/>
</bind>
</comp>

<comp id="239" class="1004" name="xor_ln5_fu_239">
<pin_list>
<pin id="240" dir="0" index="0" bw="32" slack="0"/>
<pin id="241" dir="0" index="1" bw="32" slack="0"/>
<pin id="242" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="xor(25) " fcode="xor"/>
<opset="xor_ln5/45 "/>
</bind>
</comp>

<comp id="245" class="1004" name="trunc_ln5_4_fu_245">
<pin_list>
<pin id="246" dir="0" index="0" bw="32" slack="40"/>
<pin id="247" dir="1" index="1" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="trunc_ln5_4/45 "/>
</bind>
</comp>

<comp id="248" class="1004" name="xor_ln5_2_fu_248">
<pin_list>
<pin id="249" dir="0" index="0" bw="32" slack="0"/>
<pin id="250" dir="0" index="1" bw="32" slack="40"/>
<pin id="251" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="xor(25) " fcode="xor"/>
<opset="xor_ln5_2/45 "/>
</bind>
</comp>

<comp id="253" class="1004" name="xor_ln6_fu_253">
<pin_list>
<pin id="254" dir="0" index="0" bw="8" slack="0"/>
<pin id="255" dir="0" index="1" bw="8" slack="0"/>
<pin id="256" dir="1" index="2" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="xor(25) " fcode="xor"/>
<opset="xor_ln6/45 "/>
</bind>
</comp>

<comp id="259" class="1004" name="xor_ln5_1_fu_259">
<pin_list>
<pin id="260" dir="0" index="0" bw="8" slack="0"/>
<pin id="261" dir="0" index="1" bw="8" slack="0"/>
<pin id="262" dir="1" index="2" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="xor(25) " fcode="xor"/>
<opset="xor_ln5_1/45 "/>
</bind>
</comp>

<comp id="265" class="1004" name="xor_ln6_1_fu_265">
<pin_list>
<pin id="266" dir="0" index="0" bw="8" slack="0"/>
<pin id="267" dir="0" index="1" bw="8" slack="0"/>
<pin id="268" dir="1" index="2" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="xor(25) " fcode="xor"/>
<opset="xor_ln6_1/45 "/>
</bind>
</comp>

<comp id="271" class="1004" name="xor_ln3_fu_271">
<pin_list>
<pin id="272" dir="0" index="0" bw="8" slack="0"/>
<pin id="273" dir="0" index="1" bw="8" slack="0"/>
<pin id="274" dir="1" index="2" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="xor(25) " fcode="xor"/>
<opset="xor_ln3/45 "/>
</bind>
</comp>

<comp id="277" class="1004" name="tmp_1_fu_277">
<pin_list>
<pin id="278" dir="0" index="0" bw="5" slack="0"/>
<pin id="279" dir="0" index="1" bw="8" slack="0"/>
<pin id="280" dir="0" index="2" bw="3" slack="0"/>
<pin id="281" dir="0" index="3" bw="4" slack="0"/>
<pin id="282" dir="1" index="4" bw="5" slack="0"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="tmp_1/45 "/>
</bind>
</comp>

<comp id="287" class="1004" name="tmp_fu_287">
<pin_list>
<pin id="288" dir="0" index="0" bw="1" slack="0"/>
<pin id="289" dir="0" index="1" bw="8" slack="0"/>
<pin id="290" dir="0" index="2" bw="1" slack="0"/>
<pin id="291" dir="1" index="3" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="bitselect(1000) " fcode="bitselect"/>
<opset="tmp/45 "/>
</bind>
</comp>

<comp id="295" class="1004" name="and_ln7_fu_295">
<pin_list>
<pin id="296" dir="0" index="0" bw="8" slack="0"/>
<pin id="297" dir="0" index="1" bw="5" slack="0"/>
<pin id="298" dir="0" index="2" bw="1" slack="0"/>
<pin id="299" dir="0" index="3" bw="1" slack="0"/>
<pin id="300" dir="0" index="4" bw="1" slack="0"/>
<pin id="301" dir="1" index="5" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="and_ln7/45 "/>
</bind>
</comp>

<comp id="307" class="1004" name="zext_ln7_fu_307">
<pin_list>
<pin id="308" dir="0" index="0" bw="8" slack="0"/>
<pin id="309" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln7/45 "/>
</bind>
</comp>

<comp id="311" class="1004" name="add_ln7_1_fu_311">
<pin_list>
<pin id="312" dir="0" index="0" bw="8" slack="0"/>
<pin id="313" dir="0" index="1" bw="32" slack="0"/>
<pin id="314" dir="1" index="2" bw="32" slack="1"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln7_1/45 "/>
</bind>
</comp>

<comp id="317" class="1004" name="out0_fu_317">
<pin_list>
<pin id="318" dir="0" index="0" bw="32" slack="41"/>
<pin id="319" dir="0" index="1" bw="32" slack="1"/>
<pin id="320" dir="1" index="2" bw="32" slack="1"/>
</pin_list>
<bind>
<opcode="sub(10) " fcode="sub"/>
<opset="out0/46 "/>
</bind>
</comp>

<comp id="321" class="1004" name="grp_fu_321">
<pin_list>
<pin id="322" dir="0" index="0" bw="32" slack="1"/>
<pin id="323" dir="0" index="1" bw="6" slack="0"/>
<pin id="324" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="srem(18) " fcode="srem"/>
<opset="srem_ln9/46 "/>
</bind>
</comp>

<comp id="326" class="1004" name="trunc_ln9_fu_326">
<pin_list>
<pin id="327" dir="0" index="0" bw="6" slack="0"/>
<pin id="328" dir="1" index="1" bw="6" slack="1"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="trunc_ln9/81 "/>
</bind>
</comp>

<comp id="330" class="1004" name="shl_ln9_fu_330">
<pin_list>
<pin id="331" dir="0" index="0" bw="9" slack="0"/>
<pin id="332" dir="0" index="1" bw="6" slack="1"/>
<pin id="333" dir="1" index="2" bw="32" slack="2"/>
</pin_list>
<bind>
<opcode="shl(20) " fcode="shl"/>
<opset="shl_ln9/82 "/>
</bind>
</comp>

<comp id="335" class="1004" name="sub_ln9_fu_335">
<pin_list>
<pin id="336" dir="0" index="0" bw="6" slack="0"/>
<pin id="337" dir="0" index="1" bw="6" slack="1"/>
<pin id="338" dir="1" index="2" bw="6" slack="1"/>
</pin_list>
<bind>
<opcode="sub(10) " fcode="sub"/>
<opset="sub_ln9/82 "/>
</bind>
</comp>

<comp id="340" class="1004" name="zext_ln9_2_fu_340">
<pin_list>
<pin id="341" dir="0" index="0" bw="6" slack="1"/>
<pin id="342" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln9_2/83 "/>
</bind>
</comp>

<comp id="343" class="1004" name="lshr_ln9_fu_343">
<pin_list>
<pin id="344" dir="0" index="0" bw="9" slack="0"/>
<pin id="345" dir="0" index="1" bw="6" slack="0"/>
<pin id="346" dir="1" index="2" bw="32" slack="1"/>
</pin_list>
<bind>
<opcode="lshr(21) " fcode="lshr"/>
<opset="lshr_ln9/83 "/>
</bind>
</comp>

<comp id="349" class="1004" name="xor_ln6_2_fu_349">
<pin_list>
<pin id="350" dir="0" index="0" bw="32" slack="39"/>
<pin id="351" dir="0" index="1" bw="32" slack="78"/>
<pin id="352" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="xor(25) " fcode="xor"/>
<opset="xor_ln6_2/84 "/>
</bind>
</comp>

<comp id="353" class="1004" name="or_ln9_fu_353">
<pin_list>
<pin id="354" dir="0" index="0" bw="32" slack="1"/>
<pin id="355" dir="0" index="1" bw="32" slack="2"/>
<pin id="356" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="or(24) " fcode="or"/>
<opset="or_ln9/84 "/>
</bind>
</comp>

<comp id="357" class="1004" name="add_ln9_fu_357">
<pin_list>
<pin id="358" dir="0" index="0" bw="32" slack="0"/>
<pin id="359" dir="0" index="1" bw="32" slack="0"/>
<pin id="360" dir="1" index="2" bw="32" slack="1"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln9/84 "/>
</bind>
</comp>

<comp id="363" class="1004" name="p1_1_fu_363">
<pin_list>
<pin id="364" dir="0" index="0" bw="32" slack="40"/>
<pin id="365" dir="0" index="1" bw="32" slack="1"/>
<pin id="366" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="p1_1/85 "/>
</bind>
</comp>

<comp id="367" class="1004" name="tmp_3_fu_367">
<pin_list>
<pin id="368" dir="0" index="0" bw="5" slack="0"/>
<pin id="369" dir="0" index="1" bw="32" slack="0"/>
<pin id="370" dir="0" index="2" bw="3" slack="0"/>
<pin id="371" dir="0" index="3" bw="4" slack="0"/>
<pin id="372" dir="1" index="4" bw="5" slack="1"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="tmp_3/85 "/>
</bind>
</comp>

<comp id="377" class="1004" name="tmp_2_fu_377">
<pin_list>
<pin id="378" dir="0" index="0" bw="1" slack="0"/>
<pin id="379" dir="0" index="1" bw="32" slack="0"/>
<pin id="380" dir="0" index="2" bw="1" slack="0"/>
<pin id="381" dir="1" index="3" bw="1" slack="1"/>
</pin_list>
<bind>
<opcode="bitselect(1000) " fcode="bitselect"/>
<opset="tmp_2/85 "/>
</bind>
</comp>

<comp id="385" class="1004" name="add_ln7_fu_385">
<pin_list>
<pin id="386" dir="0" index="0" bw="11" slack="84"/>
<pin id="387" dir="0" index="1" bw="3" slack="0"/>
<pin id="388" dir="1" index="2" bw="11" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln7/85 "/>
</bind>
</comp>

<comp id="390" class="1004" name="store_ln7_store_fu_390">
<pin_list>
<pin id="391" dir="0" index="0" bw="11" slack="0"/>
<pin id="392" dir="0" index="1" bw="11" slack="84"/>
<pin id="393" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln7/85 "/>
</bind>
</comp>

<comp id="395" class="1004" name="and_ln_fu_395">
<pin_list>
<pin id="396" dir="0" index="0" bw="8" slack="0"/>
<pin id="397" dir="0" index="1" bw="5" slack="1"/>
<pin id="398" dir="0" index="2" bw="1" slack="0"/>
<pin id="399" dir="0" index="3" bw="1" slack="1"/>
<pin id="400" dir="0" index="4" bw="1" slack="0"/>
<pin id="401" dir="1" index="5" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="and_ln/86 "/>
</bind>
</comp>

<comp id="405" class="1004" name="zext_ln11_fu_405">
<pin_list>
<pin id="406" dir="0" index="0" bw="8" slack="0"/>
<pin id="407" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln11/86 "/>
</bind>
</comp>

<comp id="409" class="1004" name="p0_1_fu_409">
<pin_list>
<pin id="410" dir="0" index="0" bw="8" slack="0"/>
<pin id="411" dir="0" index="1" bw="32" slack="2"/>
<pin id="412" dir="1" index="2" bw="32" slack="1"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="p0_1/86 "/>
</bind>
</comp>

<comp id="414" class="1004" name="store_ln3_store_fu_414">
<pin_list>
<pin id="415" dir="0" index="0" bw="32" slack="1"/>
<pin id="416" dir="0" index="1" bw="32" slack="85"/>
<pin id="417" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln3/86 "/>
</bind>
</comp>

<comp id="418" class="1004" name="out1_fu_418">
<pin_list>
<pin id="419" dir="0" index="0" bw="32" slack="82"/>
<pin id="420" dir="0" index="1" bw="32" slack="1"/>
<pin id="421" dir="1" index="2" bw="32" slack="1"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="out1/87 "/>
</bind>
</comp>

<comp id="422" class="1004" name="store_ln3_store_fu_422">
<pin_list>
<pin id="423" dir="0" index="0" bw="32" slack="1"/>
<pin id="424" dir="0" index="1" bw="32" slack="86"/>
<pin id="425" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln3/87 "/>
</bind>
</comp>

<comp id="426" class="1005" name="p1_reg_426">
<pin_list>
<pin id="427" dir="0" index="0" bw="32" slack="0"/>
<pin id="428" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opset="p1 "/>
</bind>
</comp>

<comp id="433" class="1005" name="p0_reg_433">
<pin_list>
<pin id="434" dir="0" index="0" bw="32" slack="0"/>
<pin id="435" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opset="p0 "/>
</bind>
</comp>

<comp id="440" class="1005" name="i_reg_440">
<pin_list>
<pin id="441" dir="0" index="0" bw="11" slack="0"/>
<pin id="442" dir="1" index="1" bw="11" slack="0"/>
</pin_list>
<bind>
<opset="i "/>
</bind>
</comp>

<comp id="447" class="1005" name="i_1_reg_447">
<pin_list>
<pin id="448" dir="0" index="0" bw="11" slack="84"/>
<pin id="449" dir="1" index="1" bw="11" slack="84"/>
</pin_list>
<bind>
<opset="i_1 "/>
</bind>
</comp>

<comp id="452" class="1005" name="icmp_ln7_reg_452">
<pin_list>
<pin id="453" dir="0" index="0" bw="1" slack="1"/>
<pin id="454" dir="1" index="1" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opset="icmp_ln7 "/>
</bind>
</comp>

<comp id="456" class="1005" name="add_ln8_reg_456">
<pin_list>
<pin id="457" dir="0" index="0" bw="11" slack="1"/>
<pin id="458" dir="1" index="1" bw="11" slack="1"/>
</pin_list>
<bind>
<opset="add_ln8 "/>
</bind>
</comp>

<comp id="461" class="1005" name="add_ln8_1_reg_461">
<pin_list>
<pin id="462" dir="0" index="0" bw="11" slack="1"/>
<pin id="463" dir="1" index="1" bw="11" slack="1"/>
</pin_list>
<bind>
<opset="add_ln8_1 "/>
</bind>
</comp>

<comp id="466" class="1005" name="M_addr_reg_466">
<pin_list>
<pin id="467" dir="0" index="0" bw="11" slack="1"/>
<pin id="468" dir="1" index="1" bw="11" slack="1"/>
</pin_list>
<bind>
<opset="M_addr "/>
</bind>
</comp>

<comp id="471" class="1005" name="M_addr_1_reg_471">
<pin_list>
<pin id="472" dir="0" index="0" bw="11" slack="1"/>
<pin id="473" dir="1" index="1" bw="11" slack="1"/>
</pin_list>
<bind>
<opset="M_addr_1 "/>
</bind>
</comp>

<comp id="476" class="1005" name="a_reg_476">
<pin_list>
<pin id="477" dir="0" index="0" bw="11" slack="1"/>
<pin id="478" dir="1" index="1" bw="11" slack="1"/>
</pin_list>
<bind>
<opset="a "/>
</bind>
</comp>

<comp id="481" class="1005" name="b_reg_481">
<pin_list>
<pin id="482" dir="0" index="0" bw="11" slack="1"/>
<pin id="483" dir="1" index="1" bw="11" slack="1"/>
</pin_list>
<bind>
<opset="b "/>
</bind>
</comp>

<comp id="486" class="1005" name="buffer_addr_reg_486">
<pin_list>
<pin id="487" dir="0" index="0" bw="11" slack="1"/>
<pin id="488" dir="1" index="1" bw="11" slack="1"/>
</pin_list>
<bind>
<opset="buffer_addr "/>
</bind>
</comp>

<comp id="491" class="1005" name="buffer_addr_1_reg_491">
<pin_list>
<pin id="492" dir="0" index="0" bw="11" slack="1"/>
<pin id="493" dir="1" index="1" bw="11" slack="1"/>
</pin_list>
<bind>
<opset="buffer_addr_1 "/>
</bind>
</comp>

<comp id="496" class="1005" name="b0_reg_496">
<pin_list>
<pin id="497" dir="0" index="0" bw="32" slack="1"/>
<pin id="498" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="b0 "/>
</bind>
</comp>

<comp id="503" class="1005" name="b1_reg_503">
<pin_list>
<pin id="504" dir="0" index="0" bw="32" slack="40"/>
<pin id="505" dir="1" index="1" bw="32" slack="40"/>
</pin_list>
<bind>
<opset="b1 "/>
</bind>
</comp>

<comp id="510" class="1005" name="p0_load_reg_510">
<pin_list>
<pin id="511" dir="0" index="0" bw="32" slack="39"/>
<pin id="512" dir="1" index="1" bw="32" slack="39"/>
</pin_list>
<bind>
<opset="p0_load "/>
</bind>
</comp>

<comp id="515" class="1005" name="xor_ln4_reg_515">
<pin_list>
<pin id="516" dir="0" index="0" bw="32" slack="1"/>
<pin id="517" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="xor_ln4 "/>
</bind>
</comp>

<comp id="521" class="1005" name="srem_ln5_reg_521">
<pin_list>
<pin id="522" dir="0" index="0" bw="32" slack="1"/>
<pin id="523" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="srem_ln5 "/>
</bind>
</comp>

<comp id="526" class="1005" name="trunc_ln5_reg_526">
<pin_list>
<pin id="527" dir="0" index="0" bw="6" slack="1"/>
<pin id="528" dir="1" index="1" bw="6" slack="1"/>
</pin_list>
<bind>
<opset="trunc_ln5 "/>
</bind>
</comp>

<comp id="531" class="1005" name="shl_ln5_reg_531">
<pin_list>
<pin id="532" dir="0" index="0" bw="32" slack="2"/>
<pin id="533" dir="1" index="1" bw="32" slack="2"/>
</pin_list>
<bind>
<opset="shl_ln5 "/>
</bind>
</comp>

<comp id="537" class="1005" name="sub_ln5_reg_537">
<pin_list>
<pin id="538" dir="0" index="0" bw="6" slack="1"/>
<pin id="539" dir="1" index="1" bw="6" slack="1"/>
</pin_list>
<bind>
<opset="sub_ln5 "/>
</bind>
</comp>

<comp id="542" class="1005" name="lshr_ln5_reg_542">
<pin_list>
<pin id="543" dir="0" index="0" bw="32" slack="1"/>
<pin id="544" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="lshr_ln5 "/>
</bind>
</comp>

<comp id="548" class="1005" name="xor_ln5_2_reg_548">
<pin_list>
<pin id="549" dir="0" index="0" bw="32" slack="39"/>
<pin id="550" dir="1" index="1" bw="32" slack="39"/>
</pin_list>
<bind>
<opset="xor_ln5_2 "/>
</bind>
</comp>

<comp id="553" class="1005" name="add_ln7_1_reg_553">
<pin_list>
<pin id="554" dir="0" index="0" bw="32" slack="1"/>
<pin id="555" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="add_ln7_1 "/>
</bind>
</comp>

<comp id="560" class="1005" name="out0_reg_560">
<pin_list>
<pin id="561" dir="0" index="0" bw="32" slack="1"/>
<pin id="562" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="out0 "/>
</bind>
</comp>

<comp id="565" class="1005" name="srem_ln9_reg_565">
<pin_list>
<pin id="566" dir="0" index="0" bw="32" slack="1"/>
<pin id="567" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="srem_ln9 "/>
</bind>
</comp>

<comp id="570" class="1005" name="trunc_ln9_reg_570">
<pin_list>
<pin id="571" dir="0" index="0" bw="6" slack="1"/>
<pin id="572" dir="1" index="1" bw="6" slack="1"/>
</pin_list>
<bind>
<opset="trunc_ln9 "/>
</bind>
</comp>

<comp id="575" class="1005" name="shl_ln9_reg_575">
<pin_list>
<pin id="576" dir="0" index="0" bw="32" slack="2"/>
<pin id="577" dir="1" index="1" bw="32" slack="2"/>
</pin_list>
<bind>
<opset="shl_ln9 "/>
</bind>
</comp>

<comp id="580" class="1005" name="sub_ln9_reg_580">
<pin_list>
<pin id="581" dir="0" index="0" bw="6" slack="1"/>
<pin id="582" dir="1" index="1" bw="6" slack="1"/>
</pin_list>
<bind>
<opset="sub_ln9 "/>
</bind>
</comp>

<comp id="585" class="1005" name="lshr_ln9_reg_585">
<pin_list>
<pin id="586" dir="0" index="0" bw="32" slack="1"/>
<pin id="587" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="lshr_ln9 "/>
</bind>
</comp>

<comp id="590" class="1005" name="add_ln9_reg_590">
<pin_list>
<pin id="591" dir="0" index="0" bw="32" slack="1"/>
<pin id="592" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="add_ln9 "/>
</bind>
</comp>

<comp id="596" class="1005" name="p1_1_reg_596">
<pin_list>
<pin id="597" dir="0" index="0" bw="32" slack="1"/>
<pin id="598" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="p1_1 "/>
</bind>
</comp>

<comp id="601" class="1005" name="tmp_3_reg_601">
<pin_list>
<pin id="602" dir="0" index="0" bw="5" slack="1"/>
<pin id="603" dir="1" index="1" bw="5" slack="1"/>
</pin_list>
<bind>
<opset="tmp_3 "/>
</bind>
</comp>

<comp id="606" class="1005" name="tmp_2_reg_606">
<pin_list>
<pin id="607" dir="0" index="0" bw="1" slack="1"/>
<pin id="608" dir="1" index="1" bw="1" slack="1"/>
</pin_list>
<bind>
<opset="tmp_2 "/>
</bind>
</comp>

<comp id="611" class="1005" name="p0_1_reg_611">
<pin_list>
<pin id="612" dir="0" index="0" bw="32" slack="1"/>
<pin id="613" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="p0_1 "/>
</bind>
</comp>

<comp id="617" class="1005" name="out1_reg_617">
<pin_list>
<pin id="618" dir="0" index="0" bw="32" slack="1"/>
<pin id="619" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="out1 "/>
</bind>
</comp>

</comp_list>

<net_list>
<net id="63"><net_src comp="4" pin="0"/><net_sink comp="60" pin=0"/></net>

<net id="67"><net_src comp="4" pin="0"/><net_sink comp="64" pin=0"/></net>

<net id="71"><net_src comp="4" pin="0"/><net_sink comp="68" pin=0"/></net>

<net id="77"><net_src comp="0" pin="0"/><net_sink comp="72" pin=0"/></net>

<net id="78"><net_src comp="18" pin="0"/><net_sink comp="72" pin=1"/></net>

<net id="88"><net_src comp="72" pin="3"/><net_sink comp="79" pin=2"/></net>

<net id="94"><net_src comp="0" pin="0"/><net_sink comp="89" pin=0"/></net>

<net id="95"><net_src comp="18" pin="0"/><net_sink comp="89" pin=1"/></net>

<net id="96"><net_src comp="89" pin="3"/><net_sink comp="79" pin=0"/></net>

<net id="102"><net_src comp="2" pin="0"/><net_sink comp="97" pin=0"/></net>

<net id="103"><net_src comp="18" pin="0"/><net_sink comp="97" pin=1"/></net>

<net id="113"><net_src comp="97" pin="3"/><net_sink comp="104" pin=2"/></net>

<net id="119"><net_src comp="2" pin="0"/><net_sink comp="114" pin=0"/></net>

<net id="120"><net_src comp="18" pin="0"/><net_sink comp="114" pin=1"/></net>

<net id="121"><net_src comp="114" pin="3"/><net_sink comp="104" pin=0"/></net>

<net id="126"><net_src comp="6" pin="0"/><net_sink comp="122" pin=0"/></net>

<net id="131"><net_src comp="8" pin="0"/><net_sink comp="127" pin=0"/></net>

<net id="136"><net_src comp="10" pin="0"/><net_sink comp="132" pin=0"/></net>

<net id="144"><net_src comp="137" pin="1"/><net_sink comp="140" pin=0"/></net>

<net id="145"><net_src comp="12" pin="0"/><net_sink comp="140" pin=1"/></net>

<net id="150"><net_src comp="137" pin="1"/><net_sink comp="146" pin=0"/></net>

<net id="151"><net_src comp="14" pin="0"/><net_sink comp="146" pin=1"/></net>

<net id="156"><net_src comp="137" pin="1"/><net_sink comp="152" pin=0"/></net>

<net id="157"><net_src comp="16" pin="0"/><net_sink comp="152" pin=1"/></net>

<net id="161"><net_src comp="158" pin="1"/><net_sink comp="72" pin=2"/></net>

<net id="165"><net_src comp="162" pin="1"/><net_sink comp="89" pin=2"/></net>

<net id="169"><net_src comp="166" pin="1"/><net_sink comp="97" pin=2"/></net>

<net id="173"><net_src comp="170" pin="1"/><net_sink comp="114" pin=2"/></net>

<net id="181"><net_src comp="174" pin="1"/><net_sink comp="177" pin=1"/></net>

<net id="186"><net_src comp="20" pin="0"/><net_sink comp="182" pin=1"/></net>

<net id="190"><net_src comp="182" pin="2"/><net_sink comp="187" pin=0"/></net>

<net id="195"><net_src comp="22" pin="0"/><net_sink comp="191" pin=0"/></net>

<net id="200"><net_src comp="24" pin="0"/><net_sink comp="196" pin=0"/></net>

<net id="208"><net_src comp="22" pin="0"/><net_sink comp="204" pin=0"/></net>

<net id="209"><net_src comp="201" pin="1"/><net_sink comp="204" pin=1"/></net>

<net id="233"><net_src comp="222" pin="1"/><net_sink comp="229" pin=0"/></net>

<net id="234"><net_src comp="219" pin="1"/><net_sink comp="229" pin=1"/></net>

<net id="238"><net_src comp="210" pin="1"/><net_sink comp="235" pin=0"/></net>

<net id="243"><net_src comp="210" pin="1"/><net_sink comp="239" pin=0"/></net>

<net id="244"><net_src comp="225" pin="2"/><net_sink comp="239" pin=1"/></net>

<net id="252"><net_src comp="239" pin="2"/><net_sink comp="248" pin=0"/></net>

<net id="257"><net_src comp="216" pin="1"/><net_sink comp="253" pin=0"/></net>

<net id="258"><net_src comp="213" pin="1"/><net_sink comp="253" pin=1"/></net>

<net id="263"><net_src comp="229" pin="2"/><net_sink comp="259" pin=0"/></net>

<net id="264"><net_src comp="235" pin="1"/><net_sink comp="259" pin=1"/></net>

<net id="269"><net_src comp="259" pin="2"/><net_sink comp="265" pin=0"/></net>

<net id="270"><net_src comp="245" pin="1"/><net_sink comp="265" pin=1"/></net>

<net id="275"><net_src comp="265" pin="2"/><net_sink comp="271" pin=0"/></net>

<net id="276"><net_src comp="253" pin="2"/><net_sink comp="271" pin=1"/></net>

<net id="283"><net_src comp="26" pin="0"/><net_sink comp="277" pin=0"/></net>

<net id="284"><net_src comp="271" pin="2"/><net_sink comp="277" pin=1"/></net>

<net id="285"><net_src comp="28" pin="0"/><net_sink comp="277" pin=2"/></net>

<net id="286"><net_src comp="30" pin="0"/><net_sink comp="277" pin=3"/></net>

<net id="292"><net_src comp="32" pin="0"/><net_sink comp="287" pin=0"/></net>

<net id="293"><net_src comp="271" pin="2"/><net_sink comp="287" pin=1"/></net>

<net id="294"><net_src comp="4" pin="0"/><net_sink comp="287" pin=2"/></net>

<net id="302"><net_src comp="34" pin="0"/><net_sink comp="295" pin=0"/></net>

<net id="303"><net_src comp="277" pin="4"/><net_sink comp="295" pin=1"/></net>

<net id="304"><net_src comp="36" pin="0"/><net_sink comp="295" pin=2"/></net>

<net id="305"><net_src comp="287" pin="3"/><net_sink comp="295" pin=3"/></net>

<net id="306"><net_src comp="36" pin="0"/><net_sink comp="295" pin=4"/></net>

<net id="310"><net_src comp="295" pin="5"/><net_sink comp="307" pin=0"/></net>

<net id="315"><net_src comp="307" pin="1"/><net_sink comp="311" pin=0"/></net>

<net id="316"><net_src comp="248" pin="2"/><net_sink comp="311" pin=1"/></net>

<net id="325"><net_src comp="20" pin="0"/><net_sink comp="321" pin=1"/></net>

<net id="329"><net_src comp="321" pin="2"/><net_sink comp="326" pin=0"/></net>

<net id="334"><net_src comp="22" pin="0"/><net_sink comp="330" pin=0"/></net>

<net id="339"><net_src comp="24" pin="0"/><net_sink comp="335" pin=0"/></net>

<net id="347"><net_src comp="22" pin="0"/><net_sink comp="343" pin=0"/></net>

<net id="348"><net_src comp="340" pin="1"/><net_sink comp="343" pin=1"/></net>

<net id="361"><net_src comp="349" pin="2"/><net_sink comp="357" pin=0"/></net>

<net id="362"><net_src comp="353" pin="2"/><net_sink comp="357" pin=1"/></net>

<net id="373"><net_src comp="38" pin="0"/><net_sink comp="367" pin=0"/></net>

<net id="374"><net_src comp="363" pin="2"/><net_sink comp="367" pin=1"/></net>

<net id="375"><net_src comp="28" pin="0"/><net_sink comp="367" pin=2"/></net>

<net id="376"><net_src comp="30" pin="0"/><net_sink comp="367" pin=3"/></net>

<net id="382"><net_src comp="40" pin="0"/><net_sink comp="377" pin=0"/></net>

<net id="383"><net_src comp="363" pin="2"/><net_sink comp="377" pin=1"/></net>

<net id="384"><net_src comp="4" pin="0"/><net_sink comp="377" pin=2"/></net>

<net id="389"><net_src comp="42" pin="0"/><net_sink comp="385" pin=1"/></net>

<net id="394"><net_src comp="385" pin="2"/><net_sink comp="390" pin=0"/></net>

<net id="402"><net_src comp="34" pin="0"/><net_sink comp="395" pin=0"/></net>

<net id="403"><net_src comp="36" pin="0"/><net_sink comp="395" pin=2"/></net>

<net id="404"><net_src comp="36" pin="0"/><net_sink comp="395" pin=4"/></net>

<net id="408"><net_src comp="395" pin="5"/><net_sink comp="405" pin=0"/></net>

<net id="413"><net_src comp="405" pin="1"/><net_sink comp="409" pin=0"/></net>

<net id="429"><net_src comp="60" pin="1"/><net_sink comp="426" pin=0"/></net>

<net id="430"><net_src comp="426" pin="1"/><net_sink comp="132" pin=1"/></net>

<net id="431"><net_src comp="426" pin="1"/><net_sink comp="210" pin=0"/></net>

<net id="432"><net_src comp="426" pin="1"/><net_sink comp="414" pin=1"/></net>

<net id="436"><net_src comp="64" pin="1"/><net_sink comp="433" pin=0"/></net>

<net id="437"><net_src comp="433" pin="1"/><net_sink comp="127" pin=1"/></net>

<net id="438"><net_src comp="433" pin="1"/><net_sink comp="174" pin=0"/></net>

<net id="439"><net_src comp="433" pin="1"/><net_sink comp="422" pin=1"/></net>

<net id="443"><net_src comp="68" pin="1"/><net_sink comp="440" pin=0"/></net>

<net id="444"><net_src comp="440" pin="1"/><net_sink comp="122" pin=1"/></net>

<net id="445"><net_src comp="440" pin="1"/><net_sink comp="137" pin=0"/></net>

<net id="446"><net_src comp="440" pin="1"/><net_sink comp="390" pin=1"/></net>

<net id="450"><net_src comp="137" pin="1"/><net_sink comp="447" pin=0"/></net>

<net id="451"><net_src comp="447" pin="1"/><net_sink comp="385" pin=0"/></net>

<net id="455"><net_src comp="140" pin="2"/><net_sink comp="452" pin=0"/></net>

<net id="459"><net_src comp="146" pin="2"/><net_sink comp="456" pin=0"/></net>

<net id="460"><net_src comp="456" pin="1"/><net_sink comp="158" pin=0"/></net>

<net id="464"><net_src comp="152" pin="2"/><net_sink comp="461" pin=0"/></net>

<net id="465"><net_src comp="461" pin="1"/><net_sink comp="162" pin=0"/></net>

<net id="469"><net_src comp="72" pin="3"/><net_sink comp="466" pin=0"/></net>

<net id="470"><net_src comp="466" pin="1"/><net_sink comp="79" pin=2"/></net>

<net id="474"><net_src comp="89" pin="3"/><net_sink comp="471" pin=0"/></net>

<net id="475"><net_src comp="471" pin="1"/><net_sink comp="79" pin=0"/></net>

<net id="479"><net_src comp="79" pin="7"/><net_sink comp="476" pin=0"/></net>

<net id="480"><net_src comp="476" pin="1"/><net_sink comp="166" pin=0"/></net>

<net id="484"><net_src comp="79" pin="3"/><net_sink comp="481" pin=0"/></net>

<net id="485"><net_src comp="481" pin="1"/><net_sink comp="170" pin=0"/></net>

<net id="489"><net_src comp="97" pin="3"/><net_sink comp="486" pin=0"/></net>

<net id="490"><net_src comp="486" pin="1"/><net_sink comp="104" pin=2"/></net>

<net id="494"><net_src comp="114" pin="3"/><net_sink comp="491" pin=0"/></net>

<net id="495"><net_src comp="491" pin="1"/><net_sink comp="104" pin=0"/></net>

<net id="499"><net_src comp="104" pin="7"/><net_sink comp="496" pin=0"/></net>

<net id="500"><net_src comp="496" pin="1"/><net_sink comp="177" pin=0"/></net>

<net id="501"><net_src comp="496" pin="1"/><net_sink comp="216" pin=0"/></net>

<net id="502"><net_src comp="496" pin="1"/><net_sink comp="317" pin=0"/></net>

<net id="506"><net_src comp="104" pin="3"/><net_sink comp="503" pin=0"/></net>

<net id="507"><net_src comp="503" pin="1"/><net_sink comp="245" pin=0"/></net>

<net id="508"><net_src comp="503" pin="1"/><net_sink comp="248" pin=1"/></net>

<net id="509"><net_src comp="503" pin="1"/><net_sink comp="418" pin=0"/></net>

<net id="513"><net_src comp="174" pin="1"/><net_sink comp="510" pin=0"/></net>

<net id="514"><net_src comp="510" pin="1"/><net_sink comp="213" pin=0"/></net>

<net id="518"><net_src comp="177" pin="2"/><net_sink comp="515" pin=0"/></net>

<net id="519"><net_src comp="515" pin="1"/><net_sink comp="182" pin=0"/></net>

<net id="520"><net_src comp="515" pin="1"/><net_sink comp="349" pin=1"/></net>

<net id="524"><net_src comp="182" pin="2"/><net_sink comp="521" pin=0"/></net>

<net id="525"><net_src comp="521" pin="1"/><net_sink comp="191" pin=1"/></net>

<net id="529"><net_src comp="187" pin="1"/><net_sink comp="526" pin=0"/></net>

<net id="530"><net_src comp="526" pin="1"/><net_sink comp="196" pin=1"/></net>

<net id="534"><net_src comp="191" pin="2"/><net_sink comp="531" pin=0"/></net>

<net id="535"><net_src comp="531" pin="1"/><net_sink comp="219" pin=0"/></net>

<net id="536"><net_src comp="531" pin="1"/><net_sink comp="225" pin=1"/></net>

<net id="540"><net_src comp="196" pin="2"/><net_sink comp="537" pin=0"/></net>

<net id="541"><net_src comp="537" pin="1"/><net_sink comp="201" pin=0"/></net>

<net id="545"><net_src comp="204" pin="2"/><net_sink comp="542" pin=0"/></net>

<net id="546"><net_src comp="542" pin="1"/><net_sink comp="222" pin=0"/></net>

<net id="547"><net_src comp="542" pin="1"/><net_sink comp="225" pin=0"/></net>

<net id="551"><net_src comp="248" pin="2"/><net_sink comp="548" pin=0"/></net>

<net id="552"><net_src comp="548" pin="1"/><net_sink comp="349" pin=0"/></net>

<net id="556"><net_src comp="311" pin="2"/><net_sink comp="553" pin=0"/></net>

<net id="557"><net_src comp="553" pin="1"/><net_sink comp="317" pin=1"/></net>

<net id="558"><net_src comp="553" pin="1"/><net_sink comp="321" pin=0"/></net>

<net id="559"><net_src comp="553" pin="1"/><net_sink comp="363" pin=0"/></net>

<net id="563"><net_src comp="317" pin="2"/><net_sink comp="560" pin=0"/></net>

<net id="564"><net_src comp="560" pin="1"/><net_sink comp="104" pin=4"/></net>

<net id="568"><net_src comp="321" pin="2"/><net_sink comp="565" pin=0"/></net>

<net id="569"><net_src comp="565" pin="1"/><net_sink comp="330" pin=1"/></net>

<net id="573"><net_src comp="326" pin="1"/><net_sink comp="570" pin=0"/></net>

<net id="574"><net_src comp="570" pin="1"/><net_sink comp="335" pin=1"/></net>

<net id="578"><net_src comp="330" pin="2"/><net_sink comp="575" pin=0"/></net>

<net id="579"><net_src comp="575" pin="1"/><net_sink comp="353" pin=1"/></net>

<net id="583"><net_src comp="335" pin="2"/><net_sink comp="580" pin=0"/></net>

<net id="584"><net_src comp="580" pin="1"/><net_sink comp="340" pin=0"/></net>

<net id="588"><net_src comp="343" pin="2"/><net_sink comp="585" pin=0"/></net>

<net id="589"><net_src comp="585" pin="1"/><net_sink comp="353" pin=0"/></net>

<net id="593"><net_src comp="357" pin="2"/><net_sink comp="590" pin=0"/></net>

<net id="594"><net_src comp="590" pin="1"/><net_sink comp="363" pin=1"/></net>

<net id="595"><net_src comp="590" pin="1"/><net_sink comp="409" pin=1"/></net>

<net id="599"><net_src comp="363" pin="2"/><net_sink comp="596" pin=0"/></net>

<net id="600"><net_src comp="596" pin="1"/><net_sink comp="414" pin=0"/></net>

<net id="604"><net_src comp="367" pin="4"/><net_sink comp="601" pin=0"/></net>

<net id="605"><net_src comp="601" pin="1"/><net_sink comp="395" pin=1"/></net>

<net id="609"><net_src comp="377" pin="3"/><net_sink comp="606" pin=0"/></net>

<net id="610"><net_src comp="606" pin="1"/><net_sink comp="395" pin=3"/></net>

<net id="614"><net_src comp="409" pin="2"/><net_sink comp="611" pin=0"/></net>

<net id="615"><net_src comp="611" pin="1"/><net_sink comp="418" pin=1"/></net>

<net id="616"><net_src comp="611" pin="1"/><net_sink comp="422" pin=0"/></net>

<net id="620"><net_src comp="418" pin="2"/><net_sink comp="617" pin=0"/></net>

<net id="621"><net_src comp="617" pin="1"/><net_sink comp="104" pin=1"/></net>

</net_list>

</model> 
---------------- Datapath Model END ------------------

* FSMD analyzer results:
  - Output states:
	Port: buffer_r | {47 88 }
 - Input state : 
	Port: main_Pipeline_VITIS_LOOP_7_1 : M | {2 3 }
	Port: main_Pipeline_VITIS_LOOP_7_1 : buffer_r | {4 5 }
  - Chain level:
	State 1
		store_ln7 : 1
		store_ln3 : 1
		store_ln3 : 1
		i_1 : 1
		icmp_ln7 : 2
		br_ln7 : 3
		add_ln8 : 2
		add_ln8_1 : 2
	State 2
		M_addr : 1
		a : 2
		M_addr_1 : 1
		b : 2
	State 3
	State 4
		buffer_addr : 1
		b0 : 2
		buffer_addr_1 : 1
		b1 : 2
	State 5
	State 6
		xor_ln4 : 1
	State 7
	State 8
	State 9
	State 10
	State 11
	State 12
	State 13
	State 14
	State 15
	State 16
	State 17
	State 18
	State 19
	State 20
	State 21
	State 22
	State 23
	State 24
	State 25
	State 26
	State 27
	State 28
	State 29
	State 30
	State 31
	State 32
	State 33
	State 34
	State 35
	State 36
	State 37
	State 38
	State 39
	State 40
	State 41
	State 42
		trunc_ln5 : 1
	State 43
	State 44
		lshr_ln5 : 1
	State 45
		or_ln5_1 : 1
		trunc_ln5_3 : 1
		xor_ln6 : 1
		xor_ln5_1 : 1
		xor_ln6_1 : 1
		xor_ln3 : 1
		tmp_1 : 1
		tmp : 1
		and_ln7 : 2
		zext_ln7 : 3
		add_ln7_1 : 4
	State 46
	State 47
	State 48
	State 49
	State 50
	State 51
	State 52
	State 53
	State 54
	State 55
	State 56
	State 57
	State 58
	State 59
	State 60
	State 61
	State 62
	State 63
	State 64
	State 65
	State 66
	State 67
	State 68
	State 69
	State 70
	State 71
	State 72
	State 73
	State 74
	State 75
	State 76
	State 77
	State 78
	State 79
	State 80
	State 81
		trunc_ln9 : 1
	State 82
	State 83
		lshr_ln9 : 1
	State 84
	State 85
		tmp_3 : 1
		tmp_2 : 1
		store_ln7 : 1
	State 86
		zext_ln11 : 1
		p0_1 : 2
	State 87
	State 88


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================

* Functional unit list:
|----------|--------------------|---------|---------|
| Operation|   Functional Unit  |    FF   |   LUT   |
|----------|--------------------|---------|---------|
|   srem   |     grp_fu_182     |   2283  |   1738  |
|          |     grp_fu_321     |   2283  |   1738  |
|----------|--------------------|---------|---------|
|          |   add_ln8_fu_146   |    0    |    12   |
|          |  add_ln8_1_fu_152  |    0    |    12   |
|          |  add_ln7_1_fu_311  |    0    |    39   |
|    add   |   add_ln9_fu_357   |    0    |    39   |
|          |     p1_1_fu_363    |    0    |    39   |
|          |   add_ln7_fu_385   |    0    |    12   |
|          |     p0_1_fu_409    |    0    |    39   |
|          |     out1_fu_418    |    0    |    39   |
|----------|--------------------|---------|---------|
|          |   xor_ln4_fu_177   |    0    |    32   |
|          |   xor_ln5_fu_239   |    0    |    32   |
|          |  xor_ln5_2_fu_248  |    0    |    32   |
|    xor   |   xor_ln6_fu_253   |    0    |    8    |
|          |  xor_ln5_1_fu_259  |    0    |    8    |
|          |  xor_ln6_1_fu_265  |    0    |    8    |
|          |   xor_ln3_fu_271   |    0    |    8    |
|          |  xor_ln6_2_fu_349  |    0    |    32   |
|----------|--------------------|---------|---------|
|          |    or_ln5_fu_225   |    0    |    32   |
|    or    |   or_ln5_1_fu_229  |    0    |    8    |
|          |    or_ln9_fu_353   |    0    |    32   |
|----------|--------------------|---------|---------|
|          |   sub_ln5_fu_196   |    0    |    14   |
|    sub   |     out0_fu_317    |    0    |    39   |
|          |   sub_ln9_fu_335   |    0    |    14   |
|----------|--------------------|---------|---------|
|    shl   |   shl_ln5_fu_191   |    0    |    19   |
|          |   shl_ln9_fu_330   |    0    |    19   |
|----------|--------------------|---------|---------|
|   lshr   |   lshr_ln5_fu_204  |    0    |    19   |
|          |   lshr_ln9_fu_343  |    0    |    19   |
|----------|--------------------|---------|---------|
|   icmp   |   icmp_ln7_fu_140  |    0    |    12   |
|----------|--------------------|---------|---------|
|          |   zext_ln8_fu_158  |    0    |    0    |
|          |  zext_ln8_1_fu_162 |    0    |    0    |
|          |   zext_ln9_fu_166  |    0    |    0    |
|   zext   |  zext_ln9_1_fu_170 |    0    |    0    |
|          |   zext_ln5_fu_201  |    0    |    0    |
|          |   zext_ln7_fu_307  |    0    |    0    |
|          |  zext_ln9_2_fu_340 |    0    |    0    |
|          |  zext_ln11_fu_405  |    0    |    0    |
|----------|--------------------|---------|---------|
|          |  trunc_ln5_fu_187  |    0    |    0    |
|          |  trunc_ln4_fu_213  |    0    |    0    |
|          | trunc_ln4_1_fu_216 |    0    |    0    |
|   trunc  | trunc_ln5_1_fu_219 |    0    |    0    |
|          | trunc_ln5_2_fu_222 |    0    |    0    |
|          | trunc_ln5_3_fu_235 |    0    |    0    |
|          | trunc_ln5_4_fu_245 |    0    |    0    |
|          |  trunc_ln9_fu_326  |    0    |    0    |
|----------|--------------------|---------|---------|
|partselect|    tmp_1_fu_277    |    0    |    0    |
|          |    tmp_3_fu_367    |    0    |    0    |
|----------|--------------------|---------|---------|
| bitselect|     tmp_fu_287     |    0    |    0    |
|          |    tmp_2_fu_377    |    0    |    0    |
|----------|--------------------|---------|---------|
|bitconcatenate|   and_ln7_fu_295   |    0    |    0    |
|          |    and_ln_fu_395   |    0    |    0    |
|----------|--------------------|---------|---------|
|   Total  |                    |   4566  |   4094  |
|----------|--------------------|---------|---------|

Memories:
N/A

* Register list:
+---------------------+--------+
|                     |   FF   |
+---------------------+--------+
|   M_addr_1_reg_471  |   11   |
|    M_addr_reg_466   |   11   |
|      a_reg_476      |   11   |
|  add_ln7_1_reg_553  |   32   |
|  add_ln8_1_reg_461  |   11   |
|   add_ln8_reg_456   |   11   |
|   add_ln9_reg_590   |   32   |
|      b0_reg_496     |   32   |
|      b1_reg_503     |   32   |
|      b_reg_481      |   11   |
|buffer_addr_1_reg_491|   11   |
| buffer_addr_reg_486 |   11   |
|     i_1_reg_447     |   11   |
|      i_reg_440      |   11   |
|   icmp_ln7_reg_452  |    1   |
|   lshr_ln5_reg_542  |   32   |
|   lshr_ln9_reg_585  |   32   |
|     out0_reg_560    |   32   |
|     out1_reg_617    |   32   |
|     p0_1_reg_611    |   32   |
|   p0_load_reg_510   |   32   |
|      p0_reg_433     |   32   |
|     p1_1_reg_596    |   32   |
|      p1_reg_426     |   32   |
|   shl_ln5_reg_531   |   32   |
|   shl_ln9_reg_575   |   32   |
|   srem_ln5_reg_521  |   32   |
|   srem_ln9_reg_565  |   32   |
|   sub_ln5_reg_537   |    6   |
|   sub_ln9_reg_580   |    6   |
|    tmp_2_reg_606    |    1   |
|    tmp_3_reg_601    |    5   |
|  trunc_ln5_reg_526  |    6   |
|  trunc_ln9_reg_570  |    6   |
|   xor_ln4_reg_515   |   32   |
|  xor_ln5_2_reg_548  |   32   |
+---------------------+--------+
|        Total        |   749  |
+---------------------+--------+

* Multiplexer (MUX) list: 
|-------------------|------|------|------|--------||---------||---------|
|        Comp       |  Pin | Size |  BW  | S x BW ||  Delay  ||   LUT   |
|-------------------|------|------|------|--------||---------||---------|
|  grp_access_fu_79 |  p0  |   2  |  11  |   22   ||    9    |
|  grp_access_fu_79 |  p2  |   2  |   0  |    0   ||    9    |
| grp_access_fu_104 |  p0  |   2  |  11  |   22   ||    9    |
| grp_access_fu_104 |  p2  |   2  |   0  |    0   ||    9    |
|-------------------|------|------|------|--------||---------||---------|
|       Total       |      |      |      |   44   ||  6.352  ||    36   |
|-------------------|------|------|------|--------||---------||---------|



* Summary:
+-----------+--------+--------+--------+
|           |  Delay |   FF   |   LUT  |
+-----------+--------+--------+--------+
|  Function |    -   |  4566  |  4094  |
|   Memory  |    -   |    -   |    -   |
|Multiplexer|    6   |    -   |   36   |
|  Register |    -   |   749  |    -   |
+-----------+--------+--------+--------+
|   Total   |    6   |  5315  |  4130  |
+-----------+--------+--------+--------+
