Vivado Simulator 2019.1
Time resolution is 1 ps
WARNING: "C:\Xilinx\Vivado\2019.1\data/verilog/src/unisims/RAMB18E1.v" Line 987: Timing violation in scope /tc_bram/your_instance_name/your_instance_name/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM18.ram/TChk987_512 at time 2520 ps $setuphold (posedge CLKARDCLK,posedge RSTREGARSTREG,(0:0:0),(0:0:0),notifier_a,clkardclk_en_p,clkardclk_en_p,CLKARDCLK_delay,RSTREGARSTREG_delay) 
WARNING: "C:\Xilinx\Vivado\2019.1\data/verilog/src/unisims/RAMB18E1.v" Line 1010: Timing violation in scope /tc_bram/your_instance_name/your_instance_name/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM18.ram/TChk1010_534 at time 2520 ps $setuphold (posedge CLKBWRCLK,posedge RSTREGB,(0:0:0),(0:0:0),notifier_b,clkbwrclk_en_p,clkbwrclk_en_p,CLKBWRCLK_delay,RSTREGB_delay) 
WARNING: "C:\Xilinx\Vivado\2019.1\data/verilog/src/unisims/RAMB18E1.v" Line 988: Timing violation in scope /tc_bram/your_instance_name/your_instance_name/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM18.ram/TChk988_513 at time 6520 ps $setuphold (posedge CLKARDCLK,negedge RSTREGARSTREG,(0:0:0),(0:0:0),notifier_a,clkardclk_en_p,clkardclk_en_p,CLKARDCLK_delay,RSTREGARSTREG_delay) 
WARNING: "C:\Xilinx\Vivado\2019.1\data/verilog/src/unisims/RAMB18E1.v" Line 1011: Timing violation in scope /tc_bram/your_instance_name/your_instance_name/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM18.ram/TChk1011_535 at time 6520 ps $setuphold (posedge CLKBWRCLK,negedge RSTREGB,(0:0:0),(0:0:0),notifier_b,clkbwrclk_en_p,clkbwrclk_en_p,CLKBWRCLK_delay,RSTREGB_delay) 
WARNING: "C:\Xilinx\Vivado\2019.1\data/verilog/src/unisims/RAMB18E1.v" Line 980: Timing violation in scope /tc_bram/your_instance_name/your_instance_name/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM18.ram/TChk980_505 at time 8922 ps $setuphold (posedge CLKARDCLK,negedge DIADI,(0:0:0),(0:0:0),notifier_a,diadi0_enable_p,diadi0_enable_p,CLKARDCLK_delay,DIADI_delay) 
WARNING: "C:\Xilinx\Vivado\2019.1\data/verilog/src/unisims/RAMB18E1.v" Line 1001: Timing violation in scope /tc_bram/your_instance_name/your_instance_name/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM18.ram/TChk1001_525 at time 8922 ps $setuphold (posedge CLKBWRCLK,negedge DIBDI,(0:0:0),(0:0:0),notifier_b,dibdi0_enable_p,dibdi0_enable_p,CLKBWRCLK_delay,DIBDI_delay) 
WARNING: "C:\Xilinx\Vivado\2019.1\data/verilog/src/unisims/RAMB18E1.v" Line 979: Timing violation in scope /tc_bram/your_instance_name/your_instance_name/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM18.ram/TChk979_504 at time 12922 ps $setuphold (posedge CLKARDCLK,posedge DIADI,(0:0:0),(0:0:0),notifier_a,diadi0_enable_p,diadi0_enable_p,CLKARDCLK_delay,DIADI_delay) 
WARNING: "C:\Xilinx\Vivado\2019.1\data/verilog/src/unisims/RAMB18E1.v" Line 1000: Timing violation in scope /tc_bram/your_instance_name/your_instance_name/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM18.ram/TChk1000_524 at time 12922 ps $setuphold (posedge CLKBWRCLK,posedge DIBDI,(0:0:0),(0:0:0),notifier_b,dibdi0_enable_p,dibdi0_enable_p,CLKBWRCLK_delay,DIBDI_delay) 
WARNING: "C:\Xilinx\Vivado\2019.1\data/verilog/src/unisims/RAMB18E1.v" Line 980: Timing violation in scope /tc_bram/your_instance_name/your_instance_name/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM18.ram/TChk980_505 at time 16922 ps $setuphold (posedge CLKARDCLK,negedge DIADI,(0:0:0),(0:0:0),notifier_a,diadi0_enable_p,diadi0_enable_p,CLKARDCLK_delay,DIADI_delay) 
WARNING: "C:\Xilinx\Vivado\2019.1\data/verilog/src/unisims/RAMB18E1.v" Line 1001: Timing violation in scope /tc_bram/your_instance_name/your_instance_name/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM18.ram/TChk1001_525 at time 16922 ps $setuphold (posedge CLKBWRCLK,negedge DIBDI,(0:0:0),(0:0:0),notifier_b,dibdi0_enable_p,dibdi0_enable_p,CLKBWRCLK_delay,DIBDI_delay) 
$stop called at time : 40 ns : File "C:/Users/tahir/Desktop/Xilinx-BRAM/BRAM/BRAM.srcs/sim_1/new/tc_bram.v" Line 69
