#-----------------------------------------------------------
# Vivado v2017.1 (64-bit)
# SW Build 1846317 on Fri Apr 14 18:54:47 MDT 2017
# IP Build 1846188 on Fri Apr 14 20:52:08 MDT 2017
# Start of session at: Mon Apr 23 10:53:13 2018
# Process ID: 32228
# Current directory: /home/aimee/root_of_trust/operational_os/hls/contact_discovery_axi_experimental/solution1/impl/verilog
# Command line: vivado -notrace -mode batch -source run_vivadosyn.tcl
# Log file: /home/aimee/root_of_trust/operational_os/hls/contact_discovery_axi_experimental/solution1/impl/verilog/vivado.log
# Journal file: /home/aimee/root_of_trust/operational_os/hls/contact_discovery_axi_experimental/solution1/impl/verilog/vivado.jou
#-----------------------------------------------------------
source run_vivadosyn.tcl -notrace
[Mon Apr 23 10:53:24 2018] Launched synth_1...
Run output will be captured here: /home/aimee/root_of_trust/operational_os/hls/contact_discovery_axi_experimental/solution1/impl/verilog/project.runs/synth_1/runme.log
[Mon Apr 23 10:53:24 2018] Waiting for synth_1 to finish...

*** Running vivado
    with args -log contact_discovery.vds -m64 -product Vivado -mode batch -messageDb vivado.pb -notrace -source contact_discovery.tcl


****** Vivado v2017.1 (64-bit)
  **** SW Build 1846317 on Fri Apr 14 18:54:47 MDT 2017
  **** IP Build 1846188 on Fri Apr 14 20:52:08 MDT 2017
    ** Copyright 1986-2017 Xilinx, Inc. All Rights Reserved.

source contact_discovery.tcl -notrace
Command: synth_design -top contact_discovery -part xczu9eg-ffvb1156-1-i -no_iobuf -mode out_of_context
Starting synth_design
Attempting to get a license for feature 'Synthesis' and/or device 'xczu9eg-ffvb1156'
INFO: [Common 17-349] Got license for feature 'Synthesis' and/or device 'xczu9eg-ffvb1156'
INFO: Launching helper process for spawning children vivado processes
INFO: Helper process launched with PID 32390 
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:00:03 ; elapsed = 00:00:04 . Memory (MB): peak = 1241.680 ; gain = 77.996 ; free physical = 116 ; free virtual = 5376
---------------------------------------------------------------------------------
INFO: [Synth 8-638] synthesizing module 'contact_discovery' [/home/aimee/root_of_trust/operational_os/hls/contact_discovery_axi_experimental/solution1/impl/verilog/contact_discovery.v:12]
	Parameter ap_ST_fsm_state1 bound to: 15'b000000000000001 
	Parameter ap_ST_fsm_state2 bound to: 15'b000000000000010 
	Parameter ap_ST_fsm_state3 bound to: 15'b000000000000100 
	Parameter ap_ST_fsm_state4 bound to: 15'b000000000001000 
	Parameter ap_ST_fsm_state5 bound to: 15'b000000000010000 
	Parameter ap_ST_fsm_state6 bound to: 15'b000000000100000 
	Parameter ap_ST_fsm_state7 bound to: 15'b000000001000000 
	Parameter ap_ST_fsm_state8 bound to: 15'b000000010000000 
	Parameter ap_ST_fsm_state9 bound to: 15'b000000100000000 
	Parameter ap_ST_fsm_state10 bound to: 15'b000001000000000 
	Parameter ap_ST_fsm_state11 bound to: 15'b000010000000000 
	Parameter ap_ST_fsm_state12 bound to: 15'b000100000000000 
	Parameter ap_ST_fsm_state13 bound to: 15'b001000000000000 
	Parameter ap_ST_fsm_state14 bound to: 15'b010000000000000 
	Parameter ap_ST_fsm_state15 bound to: 15'b100000000000000 
	Parameter C_S_AXI_AXILITES_DATA_WIDTH bound to: 32 - type: integer 
	Parameter C_S_AXI_AXILITES_ADDR_WIDTH bound to: 7 - type: integer 
	Parameter C_S_AXI_DATA_WIDTH bound to: 32 - type: integer 
	Parameter C_S_AXI_AXILITES_WSTRB_WIDTH bound to: 4 - type: integer 
	Parameter C_S_AXI_WSTRB_WIDTH bound to: 4 - type: integer 
INFO: [Synth 8-5534] Detected attribute (* fsm_encoding = "none" *) [/home/aimee/root_of_trust/operational_os/hls/contact_discovery_axi_experimental/solution1/impl/verilog/contact_discovery.v:94]
INFO: [Synth 8-638] synthesizing module 'contact_discoverybkb' [/home/aimee/root_of_trust/operational_os/hls/contact_discovery_axi_experimental/solution1/impl/verilog/contact_discoverybkb.v:49]
	Parameter DataWidth bound to: 512 - type: integer 
	Parameter AddressRange bound to: 128 - type: integer 
	Parameter AddressWidth bound to: 7 - type: integer 
INFO: [Synth 8-638] synthesizing module 'contact_discoverybkb_ram' [/home/aimee/root_of_trust/operational_os/hls/contact_discovery_axi_experimental/solution1/impl/verilog/contact_discoverybkb.v:9]
	Parameter DWIDTH bound to: 512 - type: integer 
	Parameter AWIDTH bound to: 7 - type: integer 
	Parameter MEM_SIZE bound to: 128 - type: integer 
INFO: [Synth 8-5534] Detected attribute (* ram_style = "block" *) [/home/aimee/root_of_trust/operational_os/hls/contact_discovery_axi_experimental/solution1/impl/verilog/contact_discoverybkb.v:22]
INFO: [Synth 8-3876] $readmem data file './contact_discoverybkb_ram.dat' is read successfully [/home/aimee/root_of_trust/operational_os/hls/contact_discovery_axi_experimental/solution1/impl/verilog/contact_discoverybkb.v:25]
INFO: [Synth 8-256] done synthesizing module 'contact_discoverybkb_ram' (1#1) [/home/aimee/root_of_trust/operational_os/hls/contact_discovery_axi_experimental/solution1/impl/verilog/contact_discoverybkb.v:9]
INFO: [Synth 8-256] done synthesizing module 'contact_discoverybkb' (2#1) [/home/aimee/root_of_trust/operational_os/hls/contact_discovery_axi_experimental/solution1/impl/verilog/contact_discoverybkb.v:49]
INFO: [Synth 8-638] synthesizing module 'contact_discovery_AXILiteS_s_axi' [/home/aimee/root_of_trust/operational_os/hls/contact_discovery_axi_experimental/solution1/impl/verilog/contact_discovery_AXILiteS_s_axi.v:9]
	Parameter C_S_AXI_ADDR_WIDTH bound to: 7 - type: integer 
	Parameter C_S_AXI_DATA_WIDTH bound to: 32 - type: integer 
	Parameter ADDR_AP_CTRL bound to: 7'b0000000 
	Parameter ADDR_GIE bound to: 7'b0000100 
	Parameter ADDR_IER bound to: 7'b0001000 
	Parameter ADDR_ISR bound to: 7'b0001100 
	Parameter ADDR_OPERATION_DATA_0 bound to: 7'b0010000 
	Parameter ADDR_OPERATION_CTRL bound to: 7'b0010100 
	Parameter ADDR_CONTACT_IN_V_DATA_0 bound to: 7'b0011000 
	Parameter ADDR_CONTACT_IN_V_DATA_1 bound to: 7'b0011100 
	Parameter ADDR_CONTACT_IN_V_DATA_2 bound to: 7'b0100000 
	Parameter ADDR_CONTACT_IN_V_DATA_3 bound to: 7'b0100100 
	Parameter ADDR_CONTACT_IN_V_DATA_4 bound to: 7'b0101000 
	Parameter ADDR_CONTACT_IN_V_DATA_5 bound to: 7'b0101100 
	Parameter ADDR_CONTACT_IN_V_DATA_6 bound to: 7'b0110000 
	Parameter ADDR_CONTACT_IN_V_DATA_7 bound to: 7'b0110100 
	Parameter ADDR_CONTACT_IN_V_DATA_8 bound to: 7'b0111000 
	Parameter ADDR_CONTACT_IN_V_DATA_9 bound to: 7'b0111100 
	Parameter ADDR_CONTACT_IN_V_DATA_10 bound to: 7'b1000000 
	Parameter ADDR_CONTACT_IN_V_DATA_11 bound to: 7'b1000100 
	Parameter ADDR_CONTACT_IN_V_DATA_12 bound to: 7'b1001000 
	Parameter ADDR_CONTACT_IN_V_DATA_13 bound to: 7'b1001100 
	Parameter ADDR_CONTACT_IN_V_DATA_14 bound to: 7'b1010000 
	Parameter ADDR_CONTACT_IN_V_DATA_15 bound to: 7'b1010100 
	Parameter ADDR_CONTACT_IN_V_CTRL bound to: 7'b1011000 
	Parameter ADDR_DB_SIZE_IN_DATA_0 bound to: 7'b1011100 
	Parameter ADDR_DB_SIZE_IN_CTRL bound to: 7'b1100000 
	Parameter ADDR_ERROR_OUT_DATA_0 bound to: 7'b1100100 
	Parameter ADDR_ERROR_OUT_CTRL bound to: 7'b1101000 
	Parameter ADDR_CONTACTS_SIZE_OUT_DATA_0 bound to: 7'b1101100 
	Parameter ADDR_CONTACTS_SIZE_OUT_CTRL bound to: 7'b1110000 
	Parameter WRIDLE bound to: 2'b00 
	Parameter WRDATA bound to: 2'b01 
	Parameter WRRESP bound to: 2'b10 
	Parameter WRRESET bound to: 2'b11 
	Parameter RDIDLE bound to: 2'b00 
	Parameter RDDATA bound to: 2'b01 
	Parameter RDRESET bound to: 2'b10 
	Parameter ADDR_BITS bound to: 7 - type: integer 
INFO: [Synth 8-155] case statement is not full and has no default [/home/aimee/root_of_trust/operational_os/hls/contact_discovery_axi_experimental/solution1/impl/verilog/contact_discovery_AXILiteS_s_axi.v:273]
WARNING: [Synth 8-6014] Unused sequential element int_isr_reg was removed.  [/home/aimee/root_of_trust/operational_os/hls/contact_discovery_axi_experimental/solution1/impl/verilog/contact_discovery_AXILiteS_s_axi.v:360]
WARNING: [Synth 8-6014] Unused sequential element int_isr_reg was removed.  [/home/aimee/root_of_trust/operational_os/hls/contact_discovery_axi_experimental/solution1/impl/verilog/contact_discovery_AXILiteS_s_axi.v:437]
WARNING: [Synth 8-6014] Unused sequential element int_contact_in_V_reg was removed.  [/home/aimee/root_of_trust/operational_os/hls/contact_discovery_axi_experimental/solution1/impl/verilog/contact_discovery_AXILiteS_s_axi.v:366]
WARNING: [Synth 8-6014] Unused sequential element int_contact_in_V_reg was removed.  [/home/aimee/root_of_trust/operational_os/hls/contact_discovery_axi_experimental/solution1/impl/verilog/contact_discovery_AXILiteS_s_axi.v:481]
WARNING: [Synth 8-6014] Unused sequential element int_contact_in_V_reg was removed.  [/home/aimee/root_of_trust/operational_os/hls/contact_discovery_axi_experimental/solution1/impl/verilog/contact_discovery_AXILiteS_s_axi.v:491]
WARNING: [Synth 8-6014] Unused sequential element int_contact_in_V_reg was removed.  [/home/aimee/root_of_trust/operational_os/hls/contact_discovery_axi_experimental/solution1/impl/verilog/contact_discovery_AXILiteS_s_axi.v:501]
WARNING: [Synth 8-6014] Unused sequential element int_contact_in_V_reg was removed.  [/home/aimee/root_of_trust/operational_os/hls/contact_discovery_axi_experimental/solution1/impl/verilog/contact_discovery_AXILiteS_s_axi.v:511]
WARNING: [Synth 8-6014] Unused sequential element int_contact_in_V_reg was removed.  [/home/aimee/root_of_trust/operational_os/hls/contact_discovery_axi_experimental/solution1/impl/verilog/contact_discovery_AXILiteS_s_axi.v:521]
WARNING: [Synth 8-6014] Unused sequential element int_contact_in_V_reg was removed.  [/home/aimee/root_of_trust/operational_os/hls/contact_discovery_axi_experimental/solution1/impl/verilog/contact_discovery_AXILiteS_s_axi.v:531]
WARNING: [Synth 8-6014] Unused sequential element int_contact_in_V_reg was removed.  [/home/aimee/root_of_trust/operational_os/hls/contact_discovery_axi_experimental/solution1/impl/verilog/contact_discovery_AXILiteS_s_axi.v:541]
WARNING: [Synth 8-6014] Unused sequential element int_contact_in_V_reg was removed.  [/home/aimee/root_of_trust/operational_os/hls/contact_discovery_axi_experimental/solution1/impl/verilog/contact_discovery_AXILiteS_s_axi.v:551]
WARNING: [Synth 8-6014] Unused sequential element int_contact_in_V_reg was removed.  [/home/aimee/root_of_trust/operational_os/hls/contact_discovery_axi_experimental/solution1/impl/verilog/contact_discovery_AXILiteS_s_axi.v:561]
WARNING: [Synth 8-6014] Unused sequential element int_contact_in_V_reg was removed.  [/home/aimee/root_of_trust/operational_os/hls/contact_discovery_axi_experimental/solution1/impl/verilog/contact_discovery_AXILiteS_s_axi.v:571]
WARNING: [Synth 8-6014] Unused sequential element int_contact_in_V_reg was removed.  [/home/aimee/root_of_trust/operational_os/hls/contact_discovery_axi_experimental/solution1/impl/verilog/contact_discovery_AXILiteS_s_axi.v:581]
WARNING: [Synth 8-6014] Unused sequential element int_contact_in_V_reg was removed.  [/home/aimee/root_of_trust/operational_os/hls/contact_discovery_axi_experimental/solution1/impl/verilog/contact_discovery_AXILiteS_s_axi.v:591]
WARNING: [Synth 8-6014] Unused sequential element int_contact_in_V_reg was removed.  [/home/aimee/root_of_trust/operational_os/hls/contact_discovery_axi_experimental/solution1/impl/verilog/contact_discovery_AXILiteS_s_axi.v:601]
WARNING: [Synth 8-6014] Unused sequential element int_contact_in_V_reg was removed.  [/home/aimee/root_of_trust/operational_os/hls/contact_discovery_axi_experimental/solution1/impl/verilog/contact_discovery_AXILiteS_s_axi.v:611]
WARNING: [Synth 8-6014] Unused sequential element int_contact_in_V_reg was removed.  [/home/aimee/root_of_trust/operational_os/hls/contact_discovery_axi_experimental/solution1/impl/verilog/contact_discovery_AXILiteS_s_axi.v:621]
INFO: [Synth 8-256] done synthesizing module 'contact_discovery_AXILiteS_s_axi' (3#1) [/home/aimee/root_of_trust/operational_os/hls/contact_discovery_axi_experimental/solution1/impl/verilog/contact_discovery_AXILiteS_s_axi.v:9]
INFO: [Synth 8-638] synthesizing module 'match_db_contact' [/home/aimee/root_of_trust/operational_os/hls/contact_discovery_axi_experimental/solution1/impl/verilog/match_db_contact.v:10]
	Parameter ap_ST_fsm_state1 bound to: 3'b001 
	Parameter ap_ST_fsm_state2 bound to: 3'b010 
	Parameter ap_ST_fsm_state3 bound to: 3'b100 
INFO: [Synth 8-5534] Detected attribute (* fsm_encoding = "none" *) [/home/aimee/root_of_trust/operational_os/hls/contact_discovery_axi_experimental/solution1/impl/verilog/match_db_contact.v:46]
INFO: [Synth 8-256] done synthesizing module 'match_db_contact' (4#1) [/home/aimee/root_of_trust/operational_os/hls/contact_discovery_axi_experimental/solution1/impl/verilog/match_db_contact.v:10]
WARNING: [Synth 8-6014] Unused sequential element db_in_V_V_TDATA_blk_n_reg was removed.  [/home/aimee/root_of_trust/operational_os/hls/contact_discovery_axi_experimental/solution1/impl/verilog/contact_discovery.v:570]
WARNING: [Synth 8-6014] Unused sequential element operation_blk_n_reg was removed.  [/home/aimee/root_of_trust/operational_os/hls/contact_discovery_axi_experimental/solution1/impl/verilog/contact_discovery.v:614]
WARNING: [Synth 8-6014] Unused sequential element results_out_V_TDATA_blk_n_reg was removed.  [/home/aimee/root_of_trust/operational_os/hls/contact_discovery_axi_experimental/solution1/impl/verilog/contact_discovery.v:664]
WARNING: [Synth 8-6014] Unused sequential element ap_block_state1_reg was removed.  [/home/aimee/root_of_trust/operational_os/hls/contact_discovery_axi_experimental/solution1/impl/verilog/contact_discovery.v:810]
WARNING: [Synth 8-6014] Unused sequential element ap_block_state15_reg was removed.  [/home/aimee/root_of_trust/operational_os/hls/contact_discovery_axi_experimental/solution1/impl/verilog/contact_discovery.v:814]
WARNING: [Synth 8-6014] Unused sequential element ap_ready_reg was removed.  [/home/aimee/root_of_trust/operational_os/hls/contact_discovery_axi_experimental/solution1/impl/verilog/contact_discovery.v:254]
INFO: [Synth 8-256] done synthesizing module 'contact_discovery' (5#1) [/home/aimee/root_of_trust/operational_os/hls/contact_discovery_axi_experimental/solution1/impl/verilog/contact_discovery.v:12]
WARNING: [Synth 8-3331] design contact_discoverybkb has unconnected port reset
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:00:04 ; elapsed = 00:00:05 . Memory (MB): peak = 1283.180 ; gain = 119.496 ; free physical = 164 ; free virtual = 5383
---------------------------------------------------------------------------------

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 1 : Time (s): cpu = 00:00:04 ; elapsed = 00:00:05 . Memory (MB): peak = 1283.180 ; gain = 119.496 ; free physical = 168 ; free virtual = 5387
---------------------------------------------------------------------------------
INFO: [Device 21-403] Loading part xczu9eg-ffvb1156-1-i
INFO: [Project 1-570] Preparing netlist for logic optimization

Processing XDC Constraints
Initializing timing engine
Parsing XDC File [/home/aimee/root_of_trust/operational_os/hls/contact_discovery_axi_experimental/solution1/impl/verilog/contact_discovery.xdc]
Finished Parsing XDC File [/home/aimee/root_of_trust/operational_os/hls/contact_discovery_axi_experimental/solution1/impl/verilog/contact_discovery.xdc]
Completed Processing XDC Constraints

INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

Constraint Validation Runtime : Time (s): cpu = 00:00:00.08 ; elapsed = 00:00:00.25 . Memory (MB): peak = 2009.008 ; gain = 1.000 ; free physical = 106 ; free virtual = 4762
---------------------------------------------------------------------------------
Finished Constraint Validation : Time (s): cpu = 00:00:13 ; elapsed = 00:00:19 . Memory (MB): peak = 2009.008 ; gain = 845.324 ; free physical = 178 ; free virtual = 4834
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Loading Part and Timing Information
---------------------------------------------------------------------------------
Loading part: xczu9eg-ffvb1156-1-i
---------------------------------------------------------------------------------
Finished Loading Part and Timing Information : Time (s): cpu = 00:00:13 ; elapsed = 00:00:19 . Memory (MB): peak = 2009.008 ; gain = 845.324 ; free physical = 178 ; free virtual = 4835
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying 'set_property' XDC Constraints
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished applying 'set_property' XDC Constraints : Time (s): cpu = 00:00:13 ; elapsed = 00:00:19 . Memory (MB): peak = 2009.008 ; gain = 845.324 ; free physical = 179 ; free virtual = 4836
---------------------------------------------------------------------------------
INFO: [Synth 8-802] inferred FSM for state register 'wstate_reg' in module 'contact_discovery_AXILiteS_s_axi'
WARNING: [Synth 8-6014] Unused sequential element wstate_reg was removed.  [/home/aimee/root_of_trust/operational_os/hls/contact_discovery_axi_experimental/solution1/impl/verilog/contact_discovery_AXILiteS_s_axi.v:187]
INFO: [Synth 8-5544] ROM "wnext" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "wnext" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-4490] FSM extraction disabled for register 'ap_CS_fsm_reg' through user attribute
INFO: [Synth 8-5546] ROM "exitcond_fu_61_p2" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-4490] FSM extraction disabled for register 'ap_CS_fsm_reg' through user attribute
WARNING: [Synth 8-6014] Unused sequential element wstate_reg was removed.  [/home/aimee/root_of_trust/operational_os/hls/contact_discovery_axi_experimental/solution1/impl/verilog/contact_discovery_AXILiteS_s_axi.v:187]
WARNING: [Synth 8-6014] Unused sequential element wstate_reg was removed.  [/home/aimee/root_of_trust/operational_os/hls/contact_discovery_axi_experimental/solution1/impl/verilog/contact_discovery_AXILiteS_s_axi.v:187]
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
                  iSTATE |                             0001 |                               11
*
                  WRIDLE |                             0010 |                               00
                  WRDATA |                             0100 |                               01
                  WRRESP |                             1000 |                               10
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'wstate_reg' using encoding 'one-hot' in module 'contact_discovery_AXILiteS_s_axi'
WARNING: [Synth 8-6014] Unused sequential element wstate_reg was removed.  [/home/aimee/root_of_trust/operational_os/hls/contact_discovery_axi_experimental/solution1/impl/verilog/contact_discovery_AXILiteS_s_axi.v:187]
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 2 : Time (s): cpu = 00:00:13 ; elapsed = 00:00:20 . Memory (MB): peak = 2009.008 ; gain = 845.324 ; free physical = 168 ; free virtual = 4827
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start RTL Component Statistics 
---------------------------------------------------------------------------------
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     32 Bit       Adders := 2     
	   2 Input      8 Bit       Adders := 1     
+---XORs : 
	   2 Input      1 Bit         XORs := 2     
+---Registers : 
	              512 Bit    Registers := 5     
	               32 Bit    Registers := 28    
	               15 Bit    Registers := 1     
	                8 Bit    Registers := 2     
	                7 Bit    Registers := 1     
	                3 Bit    Registers := 1     
	                2 Bit    Registers := 5     
	                1 Bit    Registers := 17    
+---RAMs : 
	              64K Bit         RAMs := 1     
+---Muxes : 
	   2 Input    512 Bit        Muxes := 1     
	   2 Input     32 Bit        Muxes := 5     
	   4 Input     15 Bit        Muxes := 1     
	   2 Input     15 Bit        Muxes := 2     
	   2 Input     12 Bit        Muxes := 2     
	   2 Input     11 Bit        Muxes := 1     
	   2 Input     10 Bit        Muxes := 1     
	   2 Input      9 Bit        Muxes := 1     
	   2 Input      8 Bit        Muxes := 1     
	   2 Input      7 Bit        Muxes := 2     
	   2 Input      6 Bit        Muxes := 1     
	   2 Input      5 Bit        Muxes := 1     
	   7 Input      4 Bit        Muxes := 1     
	   5 Input      3 Bit        Muxes := 1     
	   2 Input      2 Bit        Muxes := 9     
	   4 Input      2 Bit        Muxes := 1     
	   5 Input      1 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 14    
---------------------------------------------------------------------------------
Finished RTL Component Statistics 
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start RTL Hierarchical Component Statistics 
---------------------------------------------------------------------------------
Hierarchical RTL Component report 
Module contact_discovery 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     32 Bit       Adders := 2     
+---Registers : 
	              512 Bit    Registers := 4     
	               32 Bit    Registers := 7     
	               15 Bit    Registers := 1     
	                2 Bit    Registers := 3     
	                1 Bit    Registers := 8     
+---Muxes : 
	   2 Input    512 Bit        Muxes := 1     
	   2 Input     32 Bit        Muxes := 3     
	   4 Input     15 Bit        Muxes := 1     
	   2 Input     15 Bit        Muxes := 2     
	   2 Input     12 Bit        Muxes := 2     
	   2 Input     11 Bit        Muxes := 1     
	   2 Input     10 Bit        Muxes := 1     
	   2 Input      9 Bit        Muxes := 1     
	   2 Input      8 Bit        Muxes := 1     
	   2 Input      7 Bit        Muxes := 2     
	   2 Input      6 Bit        Muxes := 1     
	   2 Input      5 Bit        Muxes := 1     
	   2 Input      2 Bit        Muxes := 8     
	   4 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 11    
Module contact_discoverybkb_ram 
Detailed RTL Component Info : 
+---Registers : 
	              512 Bit    Registers := 1     
+---RAMs : 
	              64K Bit         RAMs := 1     
Module contact_discovery_AXILiteS_s_axi 
Detailed RTL Component Info : 
+---XORs : 
	   2 Input      1 Bit         XORs := 2     
+---Registers : 
	               32 Bit    Registers := 21    
	                7 Bit    Registers := 1     
	                2 Bit    Registers := 2     
	                1 Bit    Registers := 7     
+---Muxes : 
	   2 Input     32 Bit        Muxes := 2     
	   7 Input      4 Bit        Muxes := 1     
	   5 Input      1 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 1     
Module match_db_contact 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      8 Bit       Adders := 1     
+---Registers : 
	                8 Bit    Registers := 2     
	                3 Bit    Registers := 1     
	                1 Bit    Registers := 2     
+---Muxes : 
	   5 Input      3 Bit        Muxes := 1     
	   2 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 2     
---------------------------------------------------------------------------------
Finished RTL Hierarchical Component Statistics
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Part Resource Summary
---------------------------------------------------------------------------------
Part Resources:
DSPs: 2520 (col length:168)
BRAMs: 1824 (col length: RAMB18 168 RAMB36 84)
---------------------------------------------------------------------------------
Finished Part Resource Summary
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Cross Boundary and Area Optimization
---------------------------------------------------------------------------------
INFO: [Synth 8-5546] ROM "exitcond_fu_61_p2" won't be mapped to RAM because it is too sparse
WARNING: [Synth 8-3917] design contact_discovery has port results_out_V_TDATA[7] driven by constant 0
WARNING: [Synth 8-3917] design contact_discovery has port results_out_V_TDATA[6] driven by constant 0
WARNING: [Synth 8-3917] design contact_discovery has port results_out_V_TDATA[5] driven by constant 0
WARNING: [Synth 8-3917] design contact_discovery has port results_out_V_TDATA[4] driven by constant 0
WARNING: [Synth 8-3917] design contact_discovery has port results_out_V_TDATA[3] driven by constant 0
WARNING: [Synth 8-3917] design contact_discovery has port results_out_V_TDATA[2] driven by constant 0
WARNING: [Synth 8-3917] design contact_discovery has port results_out_V_TDATA[1] driven by constant 0
INFO: [Synth 8-3886] merging instance 'contact_discovery_AXILiteS_s_axi_U/int_error_out_reg[2]' (FDRE) to 'contact_discovery_AXILiteS_s_axi_U/int_error_out_reg[3]'
INFO: [Synth 8-3886] merging instance 'contact_discovery_AXILiteS_s_axi_U/int_error_out_reg[3]' (FDRE) to 'contact_discovery_AXILiteS_s_axi_U/int_error_out_reg[4]'
INFO: [Synth 8-3886] merging instance 'contact_discovery_AXILiteS_s_axi_U/int_error_out_reg[4]' (FDRE) to 'contact_discovery_AXILiteS_s_axi_U/int_error_out_reg[5]'
INFO: [Synth 8-3886] merging instance 'contact_discovery_AXILiteS_s_axi_U/int_error_out_reg[5]' (FDRE) to 'contact_discovery_AXILiteS_s_axi_U/int_error_out_reg[6]'
INFO: [Synth 8-3886] merging instance 'contact_discovery_AXILiteS_s_axi_U/int_error_out_reg[6]' (FDRE) to 'contact_discovery_AXILiteS_s_axi_U/int_error_out_reg[7]'
INFO: [Synth 8-3886] merging instance 'contact_discovery_AXILiteS_s_axi_U/int_error_out_reg[7]' (FDRE) to 'contact_discovery_AXILiteS_s_axi_U/int_error_out_reg[8]'
INFO: [Synth 8-3886] merging instance 'contact_discovery_AXILiteS_s_axi_U/int_error_out_reg[8]' (FDRE) to 'contact_discovery_AXILiteS_s_axi_U/int_error_out_reg[9]'
INFO: [Synth 8-3886] merging instance 'contact_discovery_AXILiteS_s_axi_U/int_error_out_reg[9]' (FDRE) to 'contact_discovery_AXILiteS_s_axi_U/int_error_out_reg[10]'
INFO: [Synth 8-3886] merging instance 'contact_discovery_AXILiteS_s_axi_U/int_error_out_reg[10]' (FDRE) to 'contact_discovery_AXILiteS_s_axi_U/int_error_out_reg[11]'
INFO: [Synth 8-3886] merging instance 'contact_discovery_AXILiteS_s_axi_U/int_error_out_reg[11]' (FDRE) to 'contact_discovery_AXILiteS_s_axi_U/int_error_out_reg[12]'
INFO: [Synth 8-3886] merging instance 'contact_discovery_AXILiteS_s_axi_U/int_error_out_reg[12]' (FDRE) to 'contact_discovery_AXILiteS_s_axi_U/int_error_out_reg[13]'
INFO: [Synth 8-3886] merging instance 'contact_discovery_AXILiteS_s_axi_U/int_error_out_reg[13]' (FDRE) to 'contact_discovery_AXILiteS_s_axi_U/int_error_out_reg[14]'
INFO: [Synth 8-3886] merging instance 'contact_discovery_AXILiteS_s_axi_U/int_error_out_reg[14]' (FDRE) to 'contact_discovery_AXILiteS_s_axi_U/int_error_out_reg[15]'
INFO: [Synth 8-3886] merging instance 'contact_discovery_AXILiteS_s_axi_U/int_error_out_reg[15]' (FDRE) to 'contact_discovery_AXILiteS_s_axi_U/int_error_out_reg[16]'
INFO: [Synth 8-3886] merging instance 'contact_discovery_AXILiteS_s_axi_U/int_error_out_reg[16]' (FDRE) to 'contact_discovery_AXILiteS_s_axi_U/int_error_out_reg[17]'
INFO: [Synth 8-3886] merging instance 'contact_discovery_AXILiteS_s_axi_U/int_error_out_reg[17]' (FDRE) to 'contact_discovery_AXILiteS_s_axi_U/int_error_out_reg[18]'
INFO: [Synth 8-3886] merging instance 'contact_discovery_AXILiteS_s_axi_U/int_error_out_reg[18]' (FDRE) to 'contact_discovery_AXILiteS_s_axi_U/int_error_out_reg[19]'
INFO: [Synth 8-3886] merging instance 'contact_discovery_AXILiteS_s_axi_U/int_error_out_reg[19]' (FDRE) to 'contact_discovery_AXILiteS_s_axi_U/int_error_out_reg[20]'
INFO: [Synth 8-3886] merging instance 'contact_discovery_AXILiteS_s_axi_U/int_error_out_reg[20]' (FDRE) to 'contact_discovery_AXILiteS_s_axi_U/int_error_out_reg[21]'
INFO: [Synth 8-3886] merging instance 'contact_discovery_AXILiteS_s_axi_U/int_error_out_reg[21]' (FDRE) to 'contact_discovery_AXILiteS_s_axi_U/int_error_out_reg[22]'
INFO: [Synth 8-3886] merging instance 'contact_discovery_AXILiteS_s_axi_U/int_error_out_reg[22]' (FDRE) to 'contact_discovery_AXILiteS_s_axi_U/int_error_out_reg[23]'
INFO: [Synth 8-3886] merging instance 'contact_discovery_AXILiteS_s_axi_U/int_error_out_reg[23]' (FDRE) to 'contact_discovery_AXILiteS_s_axi_U/int_error_out_reg[24]'
INFO: [Synth 8-3886] merging instance 'contact_discovery_AXILiteS_s_axi_U/int_error_out_reg[24]' (FDRE) to 'contact_discovery_AXILiteS_s_axi_U/int_error_out_reg[25]'
INFO: [Synth 8-3886] merging instance 'contact_discovery_AXILiteS_s_axi_U/int_error_out_reg[25]' (FDRE) to 'contact_discovery_AXILiteS_s_axi_U/int_error_out_reg[26]'
INFO: [Synth 8-3886] merging instance 'contact_discovery_AXILiteS_s_axi_U/int_error_out_reg[26]' (FDRE) to 'contact_discovery_AXILiteS_s_axi_U/int_error_out_reg[27]'
INFO: [Synth 8-3886] merging instance 'contact_discovery_AXILiteS_s_axi_U/int_error_out_reg[27]' (FDRE) to 'contact_discovery_AXILiteS_s_axi_U/int_error_out_reg[28]'
INFO: [Synth 8-3886] merging instance 'contact_discovery_AXILiteS_s_axi_U/int_error_out_reg[28]' (FDRE) to 'contact_discovery_AXILiteS_s_axi_U/int_error_out_reg[29]'
INFO: [Synth 8-3886] merging instance 'contact_discovery_AXILiteS_s_axi_U/int_error_out_reg[29]' (FDRE) to 'contact_discovery_AXILiteS_s_axi_U/int_error_out_reg[30]'
INFO: [Synth 8-3886] merging instance 'contact_discovery_AXILiteS_s_axi_U/int_error_out_reg[30]' (FDRE) to 'contact_discovery_AXILiteS_s_axi_U/int_error_out_reg[31]'
INFO: [Synth 8-3333] propagating constant 0 across sequential element (contact_discovery_AXILiteS_s_axi_U/\int_error_out_reg[31] )
WARNING: [Synth 8-3332] Sequential element (int_error_out_reg[31]) is unused and will be removed from module contact_discovery_AXILiteS_s_axi.
---------------------------------------------------------------------------------
Finished Cross Boundary and Area Optimization : Time (s): cpu = 00:00:19 ; elapsed = 00:00:27 . Memory (MB): peak = 2009.008 ; gain = 845.324 ; free physical = 130 ; free virtual = 4777
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start ROM, RAM, DSP and Shift Register Reporting
---------------------------------------------------------------------------------

Block RAM: Preliminary Mapping  Report (see note below)
+--------------------------+------------+------------------------+---+---+------------------------+---+---+------------------+--------+--------+
|Module Name               | RTL Object | PORT A (Depth x Width) | W | R | PORT B (Depth x Width) | W | R | Ports driving FF | RAMB18 | RAMB36 | 
+--------------------------+------------+------------------------+---+---+------------------------+---+---+------------------+--------+--------+
|contact_discoverybkb_ram: | ram_reg    | 128 x 512(WRITE_FIRST) | W | R |                        |   |   | Port A           | 15     | 0      | 
+--------------------------+------------+------------------------+---+---+------------------------+---+---+------------------+--------+--------+

Note: The table above is a preliminary report that shows the Block RAMs at the current stage of the synthesis flow. Some Block RAMs may be reimplemented as non Block RAM primitives later in the synthesis flow. Multiple instantiated Block RAMs are reported only once. 
---------------------------------------------------------------------------------
Finished ROM, RAM, DSP and Shift Register Reporting
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Applying XDC Timing Constraints
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Applying XDC Timing Constraints : Time (s): cpu = 00:00:30 ; elapsed = 00:00:42 . Memory (MB): peak = 2663.961 ; gain = 1500.277 ; free physical = 114 ; free virtual = 4067
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Timing Optimization
---------------------------------------------------------------------------------
INFO: [Synth 8-5556] The block RAM contacts_V_U/contact_discoverybkb_ram_U/ram_reg may be mapped as a cascade chain, because it is not timing critical.
---------------------------------------------------------------------------------
Finished Timing Optimization : Time (s): cpu = 00:00:32 ; elapsed = 00:00:43 . Memory (MB): peak = 2686.977 ; gain = 1523.293 ; free physical = 111 ; free virtual = 4049
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Technology Mapping
---------------------------------------------------------------------------------
WARNING: [Synth 8-3332] Sequential element (database_index_1_reg_275_reg[0]) is unused and will be removed from module contact_discovery.
WARNING: [Synth 8-3332] Sequential element (database_index_reg_133_reg[0]) is unused and will be removed from module contact_discovery.
INFO: [Synth 8-4480] The timing for the instance contacts_V_U/contact_discoverybkb_ram_U/ram_reg_0 (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance contacts_V_U/contact_discoverybkb_ram_U/ram_reg_0 (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance contacts_V_U/contact_discoverybkb_ram_U/ram_reg_1 (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance contacts_V_U/contact_discoverybkb_ram_U/ram_reg_1 (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance contacts_V_U/contact_discoverybkb_ram_U/ram_reg_2 (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance contacts_V_U/contact_discoverybkb_ram_U/ram_reg_2 (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance contacts_V_U/contact_discoverybkb_ram_U/ram_reg_3 (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance contacts_V_U/contact_discoverybkb_ram_U/ram_reg_3 (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance contacts_V_U/contact_discoverybkb_ram_U/ram_reg_4 (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance contacts_V_U/contact_discoverybkb_ram_U/ram_reg_4 (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance contacts_V_U/contact_discoverybkb_ram_U/ram_reg_5 (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance contacts_V_U/contact_discoverybkb_ram_U/ram_reg_5 (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance contacts_V_U/contact_discoverybkb_ram_U/ram_reg_6 (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance contacts_V_U/contact_discoverybkb_ram_U/ram_reg_6 (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance contacts_V_U/contact_discoverybkb_ram_U/ram_reg_7 (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance contacts_V_U/contact_discoverybkb_ram_U/ram_reg_7 (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance contacts_V_U/contact_discoverybkb_ram_U/ram_reg_8 (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance contacts_V_U/contact_discoverybkb_ram_U/ram_reg_8 (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance contacts_V_U/contact_discoverybkb_ram_U/ram_reg_9 (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance contacts_V_U/contact_discoverybkb_ram_U/ram_reg_9 (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance contacts_V_U/contact_discoverybkb_ram_U/ram_reg_10 (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance contacts_V_U/contact_discoverybkb_ram_U/ram_reg_10 (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance contacts_V_U/contact_discoverybkb_ram_U/ram_reg_11 (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance contacts_V_U/contact_discoverybkb_ram_U/ram_reg_11 (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance contacts_V_U/contact_discoverybkb_ram_U/ram_reg_12 (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance contacts_V_U/contact_discoverybkb_ram_U/ram_reg_12 (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance contacts_V_U/contact_discoverybkb_ram_U/ram_reg_13 (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance contacts_V_U/contact_discoverybkb_ram_U/ram_reg_13 (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance contacts_V_U/contact_discoverybkb_ram_U/ram_reg_14 (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
---------------------------------------------------------------------------------
Finished Technology Mapping : Time (s): cpu = 00:00:33 ; elapsed = 00:00:45 . Memory (MB): peak = 2709.047 ; gain = 1545.363 ; free physical = 122 ; free virtual = 4047
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished IO Insertion : Time (s): cpu = 00:00:34 ; elapsed = 00:00:46 . Memory (MB): peak = 2709.047 ; gain = 1545.363 ; free physical = 109 ; free virtual = 4042
---------------------------------------------------------------------------------

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
---------------------------------------------------------------------------------
Start Renaming Generated Instances
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Instances : Time (s): cpu = 00:00:34 ; elapsed = 00:00:46 . Memory (MB): peak = 2709.047 ; gain = 1545.363 ; free physical = 112 ; free virtual = 4046
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Rebuilding User Hierarchy
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Rebuilding User Hierarchy : Time (s): cpu = 00:00:34 ; elapsed = 00:00:46 . Memory (MB): peak = 2709.047 ; gain = 1545.363 ; free physical = 112 ; free virtual = 4046
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Ports
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Ports : Time (s): cpu = 00:00:34 ; elapsed = 00:00:46 . Memory (MB): peak = 2709.047 ; gain = 1545.363 ; free physical = 112 ; free virtual = 4046
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:34 ; elapsed = 00:00:46 . Memory (MB): peak = 2709.047 ; gain = 1545.363 ; free physical = 112 ; free virtual = 4047
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Nets
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Nets : Time (s): cpu = 00:00:34 ; elapsed = 00:00:46 . Memory (MB): peak = 2709.047 ; gain = 1545.363 ; free physical = 112 ; free virtual = 4047
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Writing Synthesis Report
---------------------------------------------------------------------------------

Report BlackBoxes: 
+-+--------------+----------+
| |BlackBox name |Instances |
+-+--------------+----------+
+-+--------------+----------+

Report Cell Usage: 
+------+---------+------+
|      |Cell     |Count |
+------+---------+------+
|1     |CARRY8   |    34|
|2     |LUT1     |    66|
|3     |LUT2     |    39|
|4     |LUT3     |  1180|
|5     |LUT4     |    70|
|6     |LUT5     |    76|
|7     |LUT6     |   388|
|8     |MUXF7    |    36|
|9     |MUXF8    |     2|
|10    |RAMB18E2 |    15|
|11    |FDRE     |  2983|
|12    |FDSE     |     4|
+------+---------+------+

Report Instance Areas: 
+------+-------------------------------------+---------------------------------+------+
|      |Instance                             |Module                           |Cells |
+------+-------------------------------------+---------------------------------+------+
|1     |top                                  |                                 |  4893|
|2     |  contact_discovery_AXILiteS_s_axi_U |contact_discovery_AXILiteS_s_axi |  1634|
|3     |  contacts_V_U                       |contact_discoverybkb             |   209|
|4     |    contact_discoverybkb_ram_U       |contact_discoverybkb_ram         |   209|
|5     |  grp_match_db_contact_fu_156        |match_db_contact                 |    60|
+------+-------------------------------------+---------------------------------+------+
---------------------------------------------------------------------------------
Finished Writing Synthesis Report : Time (s): cpu = 00:00:34 ; elapsed = 00:00:46 . Memory (MB): peak = 2709.047 ; gain = 1545.363 ; free physical = 112 ; free virtual = 4047
---------------------------------------------------------------------------------
Synthesis finished with 0 errors, 0 critical warnings and 14 warnings.
Synthesis Optimization Runtime : Time (s): cpu = 00:00:28 ; elapsed = 00:00:35 . Memory (MB): peak = 2709.047 ; gain = 819.535 ; free physical = 150 ; free virtual = 4086
Synthesis Optimization Complete : Time (s): cpu = 00:00:34 ; elapsed = 00:00:46 . Memory (MB): peak = 2709.055 ; gain = 1545.363 ; free physical = 148 ; free virtual = 4087
INFO: [Project 1-571] Translating synthesized netlist
INFO: [Netlist 29-17] Analyzing 34 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
INFO: [Opt 31-422] The CLOCK_DOMAINS attribute on the BRAM cell contacts_V_U/contact_discoverybkb_ram_U/ram_reg_0 has been changed from INDEPENDENT to COMMON to match the clocking topology used for the BRAM.
INFO: [Opt 31-422] The CLOCK_DOMAINS attribute on the BRAM cell contacts_V_U/contact_discoverybkb_ram_U/ram_reg_1 has been changed from INDEPENDENT to COMMON to match the clocking topology used for the BRAM.
INFO: [Opt 31-422] The CLOCK_DOMAINS attribute on the BRAM cell contacts_V_U/contact_discoverybkb_ram_U/ram_reg_10 has been changed from INDEPENDENT to COMMON to match the clocking topology used for the BRAM.
INFO: [Opt 31-422] The CLOCK_DOMAINS attribute on the BRAM cell contacts_V_U/contact_discoverybkb_ram_U/ram_reg_11 has been changed from INDEPENDENT to COMMON to match the clocking topology used for the BRAM.
INFO: [Opt 31-422] The CLOCK_DOMAINS attribute on the BRAM cell contacts_V_U/contact_discoverybkb_ram_U/ram_reg_12 has been changed from INDEPENDENT to COMMON to match the clocking topology used for the BRAM.
INFO: [Opt 31-422] The CLOCK_DOMAINS attribute on the BRAM cell contacts_V_U/contact_discoverybkb_ram_U/ram_reg_13 has been changed from INDEPENDENT to COMMON to match the clocking topology used for the BRAM.
INFO: [Opt 31-422] The CLOCK_DOMAINS attribute on the BRAM cell contacts_V_U/contact_discoverybkb_ram_U/ram_reg_14 has been changed from INDEPENDENT to COMMON to match the clocking topology used for the BRAM.
INFO: [Opt 31-422] The CLOCK_DOMAINS attribute on the BRAM cell contacts_V_U/contact_discoverybkb_ram_U/ram_reg_2 has been changed from INDEPENDENT to COMMON to match the clocking topology used for the BRAM.
INFO: [Opt 31-422] The CLOCK_DOMAINS attribute on the BRAM cell contacts_V_U/contact_discoverybkb_ram_U/ram_reg_3 has been changed from INDEPENDENT to COMMON to match the clocking topology used for the BRAM.
INFO: [Opt 31-422] The CLOCK_DOMAINS attribute on the BRAM cell contacts_V_U/contact_discoverybkb_ram_U/ram_reg_4 has been changed from INDEPENDENT to COMMON to match the clocking topology used for the BRAM.
INFO: [Opt 31-422] The CLOCK_DOMAINS attribute on the BRAM cell contacts_V_U/contact_discoverybkb_ram_U/ram_reg_5 has been changed from INDEPENDENT to COMMON to match the clocking topology used for the BRAM.
INFO: [Opt 31-422] The CLOCK_DOMAINS attribute on the BRAM cell contacts_V_U/contact_discoverybkb_ram_U/ram_reg_6 has been changed from INDEPENDENT to COMMON to match the clocking topology used for the BRAM.
INFO: [Opt 31-422] The CLOCK_DOMAINS attribute on the BRAM cell contacts_V_U/contact_discoverybkb_ram_U/ram_reg_7 has been changed from INDEPENDENT to COMMON to match the clocking topology used for the BRAM.
INFO: [Opt 31-422] The CLOCK_DOMAINS attribute on the BRAM cell contacts_V_U/contact_discoverybkb_ram_U/ram_reg_8 has been changed from INDEPENDENT to COMMON to match the clocking topology used for the BRAM.
INFO: [Opt 31-422] The CLOCK_DOMAINS attribute on the BRAM cell contacts_V_U/contact_discoverybkb_ram_U/ram_reg_9 has been changed from INDEPENDENT to COMMON to match the clocking topology used for the BRAM.
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

108 Infos, 39 Warnings, 0 Critical Warnings and 0 Errors encountered.
synth_design completed successfully
synth_design: Time (s): cpu = 00:00:36 ; elapsed = 00:00:49 . Memory (MB): peak = 2718.047 ; gain = 1612.797 ; free physical = 205 ; free virtual = 4005
INFO: [Common 17-1381] The checkpoint '/home/aimee/root_of_trust/operational_os/hls/contact_discovery_axi_experimental/solution1/impl/verilog/project.runs/synth_1/contact_discovery.dcp' has been generated.
report_utilization: Time (s): cpu = 00:00:00.09 ; elapsed = 00:00:00.31 . Memory (MB): peak = 2742.059 ; gain = 0.000 ; free physical = 173 ; free virtual = 4005
INFO: [Common 17-206] Exiting Vivado at Mon Apr 23 10:54:24 2018...
[Mon Apr 23 10:54:26 2018] synth_1 finished
wait_on_run: Time (s): cpu = 00:00:00.12 ; elapsed = 00:01:02 . Memory (MB): peak = 1171.289 ; gain = 8.000 ; free physical = 1729 ; free virtual = 5644
Design is defaulting to impl run constrset: constrs_1
Design is defaulting to synth run part: xczu9eg-ffvb1156-1-i
INFO: [Netlist 29-17] Analyzing 34 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-479] Netlist was created with Vivado 2017.1
INFO: [Device 21-403] Loading part xczu9eg-ffvb1156-1-i
INFO: [Project 1-570] Preparing netlist for logic optimization
Parsing XDC File [/home/aimee/root_of_trust/operational_os/hls/contact_discovery_axi_experimental/solution1/impl/verilog/contact_discovery.xdc]
INFO: [Vivado 12-4761] HD.CLK_SRC property is set on port ap_clk. The net connecting to the port drives either clock PIN or hierarchical black box. Use the create_clock constraint to create a clock on this port prior to setting HD.CLK_SRC.  [/home/aimee/root_of_trust/operational_os/hls/contact_discovery_axi_experimental/solution1/impl/verilog/contact_discovery.xdc:2]
Finished Parsing XDC File [/home/aimee/root_of_trust/operational_os/hls/contact_discovery_axi_experimental/solution1/impl/verilog/contact_discovery.xdc]
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

open_run: Time (s): cpu = 00:00:05 ; elapsed = 00:00:07 . Memory (MB): peak = 1852.707 ; gain = 681.418 ; free physical = 901 ; free virtual = 4967
report_utilization: Time (s): cpu = 00:00:00.08 ; elapsed = 00:00:00.13 . Memory (MB): peak = 1852.707 ; gain = 0.000 ; free physical = 902 ; free virtual = 4968
INFO: [Timing 38-91] UpdateTimingParams: Speed grade: -1, Temperature grade: I, Delay Type: max.
INFO: [Timing 38-191] Multithreading enabled for timing update using a maximum of 2 CPUs
INFO: [Timing 38-35] Done setting XDC timing constraints.
INFO: [Timing 38-78] ReportTimingParams: -max_paths 1 -nworst 1 -delay_type max -sort_by slack.
report_timing: Time (s): cpu = 00:00:43 ; elapsed = 00:01:04 . Memory (MB): peak = 3557.484 ; gain = 1704.777 ; free physical = 319 ; free virtual = 3710


Implementation tool: Xilinx Vivado v.2017.1
Project:             contact_discovery_axi_experimental
Solution:            solution1
Device target:       xczu9eg-ffvb1156-1-i
Report date:         Mon Apr 23 10:55:38 MDT 2018

#=== Post-Synthesis Resource usage ===
SLICE:            0
LUT:           1194
FF:            2987
DSP:              0
BRAM:            15
SRL:              0
#=== Final timing ===
CP required:    10.000
CP achieved post-synthesis:    2.276
Timing met
INFO: [Common 17-206] Exiting Vivado at Mon Apr 23 10:55:38 2018...
