\doxysection{srsran\+::puxch\+\_\+processor\+\_\+configuration Struct Reference}
\hypertarget{structsrsran_1_1puxch__processor__configuration}{}\label{structsrsran_1_1puxch__processor__configuration}\index{srsran::puxch\_processor\_configuration@{srsran::puxch\_processor\_configuration}}


Collects the necessary parameters to create a PUx\+CH processor.  




{\ttfamily \#include $<$puxch\+\_\+processor\+\_\+factories.\+h$>$}



Collaboration diagram for srsran\+::puxch\+\_\+processor\+\_\+configuration\+:
\nopagebreak
\begin{figure}[H]
\begin{center}
\leavevmode
\includegraphics[width=350pt]{d4/d59/structsrsran_1_1puxch__processor__configuration__coll__graph}
\end{center}
\end{figure}
\doxysubsubsection*{Public Attributes}
\begin{DoxyCompactItemize}
\item 
\Hypertarget{structsrsran_1_1puxch__processor__configuration_a1b2b731f4755701efd63feba191c6b9d}\label{structsrsran_1_1puxch__processor__configuration_a1b2b731f4755701efd63feba191c6b9d} 
\mbox{\hyperlink{classsrsran_1_1cyclic__prefix}{cyclic\+\_\+prefix}} {\bfseries cp}
\begin{DoxyCompactList}\small\item\em Cyclic prefix. \end{DoxyCompactList}\item 
\Hypertarget{structsrsran_1_1puxch__processor__configuration_ae5ea455fc6dd618238bebffdd6bb26d4}\label{structsrsran_1_1puxch__processor__configuration_ae5ea455fc6dd618238bebffdd6bb26d4} 
\mbox{\hyperlink{namespacesrsran_aca64228c7486db8ce1f0a3118e8cedc8}{subcarrier\+\_\+spacing}} {\bfseries scs}
\begin{DoxyCompactList}\small\item\em Subcarrier spacing. \end{DoxyCompactList}\item 
\Hypertarget{structsrsran_1_1puxch__processor__configuration_ac08c1aba106f65c8e839354d0b0498fc}\label{structsrsran_1_1puxch__processor__configuration_ac08c1aba106f65c8e839354d0b0498fc} 
\mbox{\hyperlink{classsrsran_1_1sampling__rate}{sampling\+\_\+rate}} {\bfseries srate}
\begin{DoxyCompactList}\small\item\em Sampling rate. \end{DoxyCompactList}\item 
\Hypertarget{structsrsran_1_1puxch__processor__configuration_a1d7468ba2e0c7c0d508d10fbf09f3303}\label{structsrsran_1_1puxch__processor__configuration_a1d7468ba2e0c7c0d508d10fbf09f3303} 
\mbox{\hyperlink{classunsigned}{unsigned}} {\bfseries bandwidth\+\_\+rb}
\begin{DoxyCompactList}\small\item\em Sector bandwidth as a number of resource blocks. \end{DoxyCompactList}\item 
\Hypertarget{structsrsran_1_1puxch__processor__configuration_abd578e600818b7c75e3a91b6594b20dc}\label{structsrsran_1_1puxch__processor__configuration_abd578e600818b7c75e3a91b6594b20dc} 
\mbox{\hyperlink{classfloat}{float}} {\bfseries dft\+\_\+window\+\_\+offset}
\begin{DoxyCompactList}\small\item\em Offset of the DFT window as a fraction of the cyclic prefix \mbox{[}0, 1). \end{DoxyCompactList}\item 
\Hypertarget{structsrsran_1_1puxch__processor__configuration_abbaa4c47c4988acf1f9873db2772af92}\label{structsrsran_1_1puxch__processor__configuration_abbaa4c47c4988acf1f9873db2772af92} 
\mbox{\hyperlink{classdouble}{double}} {\bfseries center\+\_\+freq\+\_\+\+Hz}
\begin{DoxyCompactList}\small\item\em Uplink center frequency in Hz. \end{DoxyCompactList}\item 
\Hypertarget{structsrsran_1_1puxch__processor__configuration_ad35bd242f6e0d5a2f2059b953aedee2d}\label{structsrsran_1_1puxch__processor__configuration_ad35bd242f6e0d5a2f2059b953aedee2d} 
\mbox{\hyperlink{classunsigned}{unsigned}} {\bfseries nof\+\_\+rx\+\_\+ports}
\begin{DoxyCompactList}\small\item\em Number of receive ports. \end{DoxyCompactList}\end{DoxyCompactItemize}


\doxysubsection{Detailed Description}
Collects the necessary parameters to create a PUx\+CH processor. 

The documentation for this struct was generated from the following file\+:\begin{DoxyCompactItemize}
\item 
include/srsran/phy/lower/processors/uplink/puxch/puxch\+\_\+processor\+\_\+factories.\+h\end{DoxyCompactItemize}
