# do Lab4_run_msim_rtl_vhdl.do 
# if {[file exists rtl_work]} {
# 	vdel -lib rtl_work -all
# }
# vlib rtl_work
# vmap work rtl_work
# Copying /home/morgan/altera/13.0sp1/modelsim_ase/linuxaloem/../modelsim.ini to modelsim.ini
# Modifying modelsim.ini
# ** Warning: Copied /home/morgan/altera/13.0sp1/modelsim_ase/linuxaloem/../modelsim.ini to modelsim.ini.
#          Updated modelsim.ini.
# 
# vcom -93 -work work {/home/morgan/git/IL2203/Lab4/ram.vhd}
# Model Technology ModelSim ALTERA vcom 10.1d Compiler 2012.11 Nov  2 2012
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Compiling entity ram
# -- Compiling architecture SYN of ram
# vcom -93 -work work {/home/morgan/git/IL2203/Lab4/test_rf.vhd}
# Model Technology ModelSim ALTERA vcom 10.1d Compiler 2012.11 Nov  2 2012
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Compiling entity test
# -- Compiling architecture tset_tse_tes_s of test
# vcom -93 -work work {/home/morgan/git/IL2203/Lab4/test_datapath.vhd}
# Model Technology ModelSim ALTERA vcom 10.1d Compiler 2012.11 Nov  2 2012
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Compiling entity test_datapath
# -- Compiling architecture test of test_datapath
# vcom -93 -work work {/home/morgan/git/IL2203/Lab4/test_ALU.vhd}
# Model Technology ModelSim ALTERA vcom 10.1d Compiler 2012.11 Nov  2 2012
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Compiling entity test_ALU
# -- Compiling architecture test of test_ALU
# vcom -93 -work work {/home/morgan/git/IL2203/Lab4/Register_File.vhd}
# Model Technology ModelSim ALTERA vcom 10.1d Compiler 2012.11 Nov  2 2012
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Compiling entity Register_File
# -- Compiling architecture rf of Register_File
# vcom -93 -work work {/home/morgan/git/IL2203/Lab4/Micro_code.vhd}
# Model Technology ModelSim ALTERA vcom 10.1d Compiler 2012.11 Nov  2 2012
# -- Loading package STANDARD
# ** Error: (vcom-11) Could not find work.micro_assembly.
# ** Error: /home/morgan/git/IL2203/Lab4/Micro_code.vhd(3): (vcom-1195) Cannot find expanded name "work.micro_assembly".
# ** Error: /home/morgan/git/IL2203/Lab4/Micro_code.vhd(3): Unknown expanded name.
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package std_logic_arith
# -- Loading package STD_LOGIC_UNSIGNED
# -- Loading package NUMERIC_STD
# ** Error: /home/morgan/git/IL2203/Lab4/Micro_code.vhd(8): VHDL Compiler exiting
# ** Error: /home/morgan/altera/13.0sp1/modelsim_ase/linuxaloem/vcom failed.
# Error in macro ./Lab4_run_msim_rtl_vhdl.do line 13
# /home/morgan/altera/13.0sp1/modelsim_ase/linuxaloem/vcom failed.
#     while executing
# "vcom -93 -work work {/home/morgan/git/IL2203/Lab4/Micro_code.vhd}"
