TimeQuest Timing Analyzer report for LCD_DMD_driver
Fri Dec 11 13:58:10 2015
Quartus II 64-Bit Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Web Edition


---------------------
; Table of Contents ;
---------------------
  1. Legal Notice
  2. TimeQuest Timing Analyzer Summary
  3. Parallel Compilation
  4. Clocks
  5. Slow 1200mV 85C Model Fmax Summary
  6. Timing Closure Recommendations
  7. Slow 1200mV 85C Model Setup Summary
  8. Slow 1200mV 85C Model Hold Summary
  9. Slow 1200mV 85C Model Recovery Summary
 10. Slow 1200mV 85C Model Removal Summary
 11. Slow 1200mV 85C Model Minimum Pulse Width Summary
 12. Slow 1200mV 85C Model Setup: 'u1|altpll_component|auto_generated|pll1|clk[0]'
 13. Slow 1200mV 85C Model Setup: 'u1|altpll_component|auto_generated|pll1|clk[1]'
 14. Slow 1200mV 85C Model Hold: 'u1|altpll_component|auto_generated|pll1|clk[0]'
 15. Slow 1200mV 85C Model Hold: 'u1|altpll_component|auto_generated|pll1|clk[1]'
 16. Slow 1200mV 85C Model Minimum Pulse Width: 'dotClock'
 17. Slow 1200mV 85C Model Minimum Pulse Width: 'u1|altpll_component|auto_generated|pll1|clk[0]'
 18. Slow 1200mV 85C Model Minimum Pulse Width: 'clock_50'
 19. Slow 1200mV 85C Model Minimum Pulse Width: 'u1|altpll_component|auto_generated|pll1|clk[1]'
 20. Clock to Output Times
 21. Minimum Clock to Output Times
 22. Slow 1200mV 85C Model Metastability Report
 23. Slow 1200mV 0C Model Fmax Summary
 24. Slow 1200mV 0C Model Setup Summary
 25. Slow 1200mV 0C Model Hold Summary
 26. Slow 1200mV 0C Model Recovery Summary
 27. Slow 1200mV 0C Model Removal Summary
 28. Slow 1200mV 0C Model Minimum Pulse Width Summary
 29. Slow 1200mV 0C Model Setup: 'u1|altpll_component|auto_generated|pll1|clk[0]'
 30. Slow 1200mV 0C Model Setup: 'u1|altpll_component|auto_generated|pll1|clk[1]'
 31. Slow 1200mV 0C Model Hold: 'u1|altpll_component|auto_generated|pll1|clk[0]'
 32. Slow 1200mV 0C Model Hold: 'u1|altpll_component|auto_generated|pll1|clk[1]'
 33. Slow 1200mV 0C Model Minimum Pulse Width: 'dotClock'
 34. Slow 1200mV 0C Model Minimum Pulse Width: 'u1|altpll_component|auto_generated|pll1|clk[0]'
 35. Slow 1200mV 0C Model Minimum Pulse Width: 'clock_50'
 36. Slow 1200mV 0C Model Minimum Pulse Width: 'u1|altpll_component|auto_generated|pll1|clk[1]'
 37. Clock to Output Times
 38. Minimum Clock to Output Times
 39. Slow 1200mV 0C Model Metastability Report
 40. Fast 1200mV 0C Model Setup Summary
 41. Fast 1200mV 0C Model Hold Summary
 42. Fast 1200mV 0C Model Recovery Summary
 43. Fast 1200mV 0C Model Removal Summary
 44. Fast 1200mV 0C Model Minimum Pulse Width Summary
 45. Fast 1200mV 0C Model Setup: 'u1|altpll_component|auto_generated|pll1|clk[0]'
 46. Fast 1200mV 0C Model Setup: 'u1|altpll_component|auto_generated|pll1|clk[1]'
 47. Fast 1200mV 0C Model Hold: 'u1|altpll_component|auto_generated|pll1|clk[0]'
 48. Fast 1200mV 0C Model Hold: 'u1|altpll_component|auto_generated|pll1|clk[1]'
 49. Fast 1200mV 0C Model Minimum Pulse Width: 'dotClock'
 50. Fast 1200mV 0C Model Minimum Pulse Width: 'u1|altpll_component|auto_generated|pll1|clk[0]'
 51. Fast 1200mV 0C Model Minimum Pulse Width: 'clock_50'
 52. Fast 1200mV 0C Model Minimum Pulse Width: 'u1|altpll_component|auto_generated|pll1|clk[1]'
 53. Clock to Output Times
 54. Minimum Clock to Output Times
 55. Fast 1200mV 0C Model Metastability Report
 56. Multicorner Timing Analysis Summary
 57. Clock to Output Times
 58. Minimum Clock to Output Times
 59. Board Trace Model Assignments
 60. Input Transition Times
 61. Signal Integrity Metrics (Slow 1200mv 0c Model)
 62. Signal Integrity Metrics (Slow 1200mv 85c Model)
 63. Signal Integrity Metrics (Fast 1200mv 0c Model)
 64. Setup Transfers
 65. Hold Transfers
 66. Report TCCS
 67. Report RSKM
 68. Unconstrained Paths
 69. TimeQuest Timing Analyzer Messages



----------------
; Legal Notice ;
----------------
Copyright (C) 1991-2013 Altera Corporation
Your use of Altera Corporation's design tools, logic functions 
and other software and tools, and its AMPP partner logic 
functions, and any output files from any of the foregoing 
(including device programming or simulation files), and any 
associated documentation or information are expressly subject 
to the terms and conditions of the Altera Program License 
Subscription Agreement, Altera MegaCore Function License 
Agreement, or other applicable license agreement, including, 
without limitation, that your use is for the sole purpose of 
programming logic devices manufactured by Altera and sold by 
Altera or its authorized distributors.  Please refer to the 
applicable agreement for further details.



+----------------------------------------------------------------------------------------+
; TimeQuest Timing Analyzer Summary                                                      ;
+--------------------+-------------------------------------------------------------------+
; Quartus II Version ; Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Web Edition ;
; Revision Name      ; LCD_DMD_driver                                                    ;
; Device Family      ; Cyclone IV E                                                      ;
; Device Name        ; EP4CE6E22C8                                                       ;
; Timing Models      ; Final                                                             ;
; Delay Model        ; Combined                                                          ;
; Rise/Fall Delays   ; Enabled                                                           ;
+--------------------+-------------------------------------------------------------------+


Parallel compilation was disabled, but you have multiple processors available. Enable parallel compilation to reduce compilation time.
+-------------------------------------+
; Parallel Compilation                ;
+----------------------------+--------+
; Processors                 ; Number ;
+----------------------------+--------+
; Number detected on machine ; 4      ;
; Maximum allowed            ; 1      ;
+----------------------------+--------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Clocks                                                                                                                                                                                                                                                                                                                ;
+------------------------------------------------+-----------+-----------+------------+-------+----------+------------+-----------+-------------+-------+--------+-----------+------------+----------+----------+--------------------------------------------------+----------------------------------------------------+
; Clock Name                                     ; Type      ; Period    ; Frequency  ; Rise  ; Fall     ; Duty Cycle ; Divide by ; Multiply by ; Phase ; Offset ; Edge List ; Edge Shift ; Inverted ; Master   ; Source                                           ; Targets                                            ;
+------------------------------------------------+-----------+-----------+------------+-------+----------+------------+-----------+-------------+-------+--------+-----------+------------+----------+----------+--------------------------------------------------+----------------------------------------------------+
; clock_50                                       ; Base      ; 20.000    ; 50.0 MHz   ; 0.000 ; 10.000   ;            ;           ;             ;       ;        ;           ;            ;          ;          ;                                                  ; { clock_50 }                                       ;
; dotClock                                       ; Base      ; 1.000     ; 1000.0 MHz ; 0.000 ; 0.500    ;            ;           ;             ;       ;        ;           ;            ;          ;          ;                                                  ; { dotClock }                                       ;
; u1|altpll_component|auto_generated|pll1|clk[0] ; Generated ; 4.464     ; 224.01 MHz ; 0.000 ; 2.232    ; 50.00      ; 25        ; 112         ;       ;        ;           ;            ; false    ; clock_50 ; u1|altpll_component|auto_generated|pll1|inclk[0] ; { u1|altpll_component|auto_generated|pll1|clk[0] } ;
; u1|altpll_component|auto_generated|pll1|clk[1] ; Generated ; 16000.000 ; 0.06 MHz   ; 0.000 ; 8000.000 ; 50.00      ; 800       ; 1           ;       ;        ;           ;            ; false    ; clock_50 ; u1|altpll_component|auto_generated|pll1|inclk[0] ; { u1|altpll_component|auto_generated|pll1|clk[1] } ;
+------------------------------------------------+-----------+-----------+------------+-------+----------+------------+-----------+-------------+-------+--------+-----------+------------+----------+----------+--------------------------------------------------+----------------------------------------------------+


+--------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Fmax Summary                                                   ;
+------------+-----------------+------------------------------------------------+------+
; Fmax       ; Restricted Fmax ; Clock Name                                     ; Note ;
+------------+-----------------+------------------------------------------------+------+
; 108.11 MHz ; 108.11 MHz      ; u1|altpll_component|auto_generated|pll1|clk[0] ;      ;
; 335.01 MHz ; 335.01 MHz      ; u1|altpll_component|auto_generated|pll1|clk[1] ;      ;
+------------+-----------------+------------------------------------------------+------+
This panel reports FMAX for every clock in the design, regardless of the user-specified clock periods.  FMAX is only computed for paths where the source and destination registers or ports are driven by the same clock.  Paths of different clocks, including generated clocks, are ignored.  For paths between a clock and its inversion, FMAX is computed as if the rising and falling edges are scaled along with FMAX, such that the duty cycle (in terms of a percentage) is maintained. Altera recommends that you always use clock constraints and other slack reports for sign-off analysis.


----------------------------------
; Timing Closure Recommendations ;
----------------------------------
HTML report is unavailable in plain text report export.


+----------------------------------------------------------------------------+
; Slow 1200mV 85C Model Setup Summary                                        ;
+------------------------------------------------+-----------+---------------+
; Clock                                          ; Slack     ; End Point TNS ;
+------------------------------------------------+-----------+---------------+
; u1|altpll_component|auto_generated|pll1|clk[0] ; -4.786    ; -238.389      ;
; u1|altpll_component|auto_generated|pll1|clk[1] ; 15997.015 ; 0.000         ;
+------------------------------------------------+-----------+---------------+


+------------------------------------------------------------------------+
; Slow 1200mV 85C Model Hold Summary                                     ;
+------------------------------------------------+-------+---------------+
; Clock                                          ; Slack ; End Point TNS ;
+------------------------------------------------+-------+---------------+
; u1|altpll_component|auto_generated|pll1|clk[0] ; 0.453 ; 0.000         ;
; u1|altpll_component|auto_generated|pll1|clk[1] ; 0.465 ; 0.000         ;
+------------------------------------------------+-------+---------------+


------------------------------------------
; Slow 1200mV 85C Model Recovery Summary ;
------------------------------------------
No paths to report.


-----------------------------------------
; Slow 1200mV 85C Model Removal Summary ;
-----------------------------------------
No paths to report.


+---------------------------------------------------------------------------+
; Slow 1200mV 85C Model Minimum Pulse Width Summary                         ;
+------------------------------------------------+----------+---------------+
; Clock                                          ; Slack    ; End Point TNS ;
+------------------------------------------------+----------+---------------+
; dotClock                                       ; -3.201   ; -54.216       ;
; u1|altpll_component|auto_generated|pll1|clk[0] ; 0.263    ; 0.000         ;
; clock_50                                       ; 9.934    ; 0.000         ;
; u1|altpll_component|auto_generated|pll1|clk[1] ; 7999.719 ; 0.000         ;
+------------------------------------------------+----------+---------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Setup: 'u1|altpll_component|auto_generated|pll1|clk[0]'                                                                                             ;
+--------+-----------+-----------+------------------------------------------------+------------------------------------------------+--------------+------------+------------+
; Slack  ; From Node ; To Node   ; Launch Clock                                   ; Latch Clock                                    ; Relationship ; Clock Skew ; Data Delay ;
+--------+-----------+-----------+------------------------------------------------+------------------------------------------------+--------------+------------+------------+
; -4.786 ; pixelX[2] ; redO[5]   ; u1|altpll_component|auto_generated|pll1|clk[0] ; u1|altpll_component|auto_generated|pll1|clk[0] ; 4.464        ; 0.400      ; 9.651      ;
; -4.738 ; pixelX[1] ; redO[5]   ; u1|altpll_component|auto_generated|pll1|clk[0] ; u1|altpll_component|auto_generated|pll1|clk[0] ; 4.464        ; 0.400      ; 9.603      ;
; -4.722 ; pixelX[3] ; redO[5]   ; u1|altpll_component|auto_generated|pll1|clk[0] ; u1|altpll_component|auto_generated|pll1|clk[0] ; 4.464        ; 0.400      ; 9.587      ;
; -4.692 ; pixelX[2] ; greenO[4] ; u1|altpll_component|auto_generated|pll1|clk[0] ; u1|altpll_component|auto_generated|pll1|clk[0] ; 4.464        ; 0.399      ; 9.556      ;
; -4.675 ; pixelX[2] ; greenO[5] ; u1|altpll_component|auto_generated|pll1|clk[0] ; u1|altpll_component|auto_generated|pll1|clk[0] ; 4.464        ; 0.399      ; 9.539      ;
; -4.644 ; pixelX[1] ; greenO[4] ; u1|altpll_component|auto_generated|pll1|clk[0] ; u1|altpll_component|auto_generated|pll1|clk[0] ; 4.464        ; 0.399      ; 9.508      ;
; -4.628 ; pixelX[3] ; greenO[4] ; u1|altpll_component|auto_generated|pll1|clk[0] ; u1|altpll_component|auto_generated|pll1|clk[0] ; 4.464        ; 0.399      ; 9.492      ;
; -4.627 ; pixelX[1] ; greenO[5] ; u1|altpll_component|auto_generated|pll1|clk[0] ; u1|altpll_component|auto_generated|pll1|clk[0] ; 4.464        ; 0.399      ; 9.491      ;
; -4.623 ; pixelY[1] ; redO[5]   ; u1|altpll_component|auto_generated|pll1|clk[0] ; u1|altpll_component|auto_generated|pll1|clk[0] ; 4.464        ; 0.388      ; 9.476      ;
; -4.611 ; pixelX[3] ; greenO[5] ; u1|altpll_component|auto_generated|pll1|clk[0] ; u1|altpll_component|auto_generated|pll1|clk[0] ; 4.464        ; 0.399      ; 9.475      ;
; -4.584 ; pixelY[3] ; redO[5]   ; u1|altpll_component|auto_generated|pll1|clk[0] ; u1|altpll_component|auto_generated|pll1|clk[0] ; 4.464        ; 0.388      ; 9.437      ;
; -4.571 ; pixelX[2] ; blueO[5]  ; u1|altpll_component|auto_generated|pll1|clk[0] ; u1|altpll_component|auto_generated|pll1|clk[0] ; 4.464        ; 0.399      ; 9.435      ;
; -4.560 ; pixelX[3] ; blueE[5]  ; u1|altpll_component|auto_generated|pll1|clk[0] ; u1|altpll_component|auto_generated|pll1|clk[0] ; 4.464        ; 0.395      ; 9.420      ;
; -4.560 ; pixelY[0] ; redO[5]   ; u1|altpll_component|auto_generated|pll1|clk[0] ; u1|altpll_component|auto_generated|pll1|clk[0] ; 4.464        ; 0.388      ; 9.413      ;
; -4.530 ; pixelX[2] ; greenO[3] ; u1|altpll_component|auto_generated|pll1|clk[0] ; u1|altpll_component|auto_generated|pll1|clk[0] ; 4.464        ; 0.399      ; 9.394      ;
; -4.529 ; pixelY[1] ; greenO[4] ; u1|altpll_component|auto_generated|pll1|clk[0] ; u1|altpll_component|auto_generated|pll1|clk[0] ; 4.464        ; 0.387      ; 9.381      ;
; -4.523 ; pixelX[1] ; blueO[5]  ; u1|altpll_component|auto_generated|pll1|clk[0] ; u1|altpll_component|auto_generated|pll1|clk[0] ; 4.464        ; 0.399      ; 9.387      ;
; -4.512 ; pixelY[1] ; greenO[5] ; u1|altpll_component|auto_generated|pll1|clk[0] ; u1|altpll_component|auto_generated|pll1|clk[0] ; 4.464        ; 0.387      ; 9.364      ;
; -4.507 ; pixelX[3] ; blueO[5]  ; u1|altpll_component|auto_generated|pll1|clk[0] ; u1|altpll_component|auto_generated|pll1|clk[0] ; 4.464        ; 0.399      ; 9.371      ;
; -4.501 ; pixelX[2] ; redO[4]   ; u1|altpll_component|auto_generated|pll1|clk[0] ; u1|altpll_component|auto_generated|pll1|clk[0] ; 4.464        ; 0.400      ; 9.366      ;
; -4.493 ; pixelY[3] ; blueE[5]  ; u1|altpll_component|auto_generated|pll1|clk[0] ; u1|altpll_component|auto_generated|pll1|clk[0] ; 4.464        ; 0.383      ; 9.341      ;
; -4.490 ; pixelY[3] ; greenO[4] ; u1|altpll_component|auto_generated|pll1|clk[0] ; u1|altpll_component|auto_generated|pll1|clk[0] ; 4.464        ; 0.387      ; 9.342      ;
; -4.488 ; pixelX[2] ; redO[3]   ; u1|altpll_component|auto_generated|pll1|clk[0] ; u1|altpll_component|auto_generated|pll1|clk[0] ; 4.464        ; 0.400      ; 9.353      ;
; -4.482 ; pixelX[1] ; greenO[3] ; u1|altpll_component|auto_generated|pll1|clk[0] ; u1|altpll_component|auto_generated|pll1|clk[0] ; 4.464        ; 0.399      ; 9.346      ;
; -4.480 ; pixelX[4] ; redO[5]   ; u1|altpll_component|auto_generated|pll1|clk[0] ; u1|altpll_component|auto_generated|pll1|clk[0] ; 4.464        ; 0.400      ; 9.345      ;
; -4.473 ; pixelY[3] ; greenO[5] ; u1|altpll_component|auto_generated|pll1|clk[0] ; u1|altpll_component|auto_generated|pll1|clk[0] ; 4.464        ; 0.387      ; 9.325      ;
; -4.466 ; pixelX[3] ; greenO[3] ; u1|altpll_component|auto_generated|pll1|clk[0] ; u1|altpll_component|auto_generated|pll1|clk[0] ; 4.464        ; 0.399      ; 9.330      ;
; -4.466 ; pixelY[0] ; greenO[4] ; u1|altpll_component|auto_generated|pll1|clk[0] ; u1|altpll_component|auto_generated|pll1|clk[0] ; 4.464        ; 0.387      ; 9.318      ;
; -4.453 ; pixelX[1] ; redO[4]   ; u1|altpll_component|auto_generated|pll1|clk[0] ; u1|altpll_component|auto_generated|pll1|clk[0] ; 4.464        ; 0.400      ; 9.318      ;
; -4.452 ; pixelY[0] ; blueE[5]  ; u1|altpll_component|auto_generated|pll1|clk[0] ; u1|altpll_component|auto_generated|pll1|clk[0] ; 4.464        ; 0.383      ; 9.300      ;
; -4.449 ; pixelY[0] ; greenO[5] ; u1|altpll_component|auto_generated|pll1|clk[0] ; u1|altpll_component|auto_generated|pll1|clk[0] ; 4.464        ; 0.387      ; 9.301      ;
; -4.440 ; pixelX[1] ; redO[3]   ; u1|altpll_component|auto_generated|pll1|clk[0] ; u1|altpll_component|auto_generated|pll1|clk[0] ; 4.464        ; 0.400      ; 9.305      ;
; -4.437 ; pixelX[3] ; greenE[5] ; u1|altpll_component|auto_generated|pll1|clk[0] ; u1|altpll_component|auto_generated|pll1|clk[0] ; 4.464        ; 0.397      ; 9.299      ;
; -4.437 ; pixelX[3] ; redE[5]   ; u1|altpll_component|auto_generated|pll1|clk[0] ; u1|altpll_component|auto_generated|pll1|clk[0] ; 4.464        ; 0.399      ; 9.301      ;
; -4.437 ; pixelX[3] ; redO[4]   ; u1|altpll_component|auto_generated|pll1|clk[0] ; u1|altpll_component|auto_generated|pll1|clk[0] ; 4.464        ; 0.400      ; 9.302      ;
; -4.435 ; pixelX[3] ; greenE[4] ; u1|altpll_component|auto_generated|pll1|clk[0] ; u1|altpll_component|auto_generated|pll1|clk[0] ; 4.464        ; 0.397      ; 9.297      ;
; -4.427 ; pixelX[2] ; blueE[5]  ; u1|altpll_component|auto_generated|pll1|clk[0] ; u1|altpll_component|auto_generated|pll1|clk[0] ; 4.464        ; 0.395      ; 9.287      ;
; -4.424 ; pixelX[3] ; redO[3]   ; u1|altpll_component|auto_generated|pll1|clk[0] ; u1|altpll_component|auto_generated|pll1|clk[0] ; 4.464        ; 0.400      ; 9.289      ;
; -4.422 ; pixelX[3] ; redE[4]   ; u1|altpll_component|auto_generated|pll1|clk[0] ; u1|altpll_component|auto_generated|pll1|clk[0] ; 4.464        ; 0.399      ; 9.286      ;
; -4.408 ; pixelY[1] ; blueO[5]  ; u1|altpll_component|auto_generated|pll1|clk[0] ; u1|altpll_component|auto_generated|pll1|clk[0] ; 4.464        ; 0.387      ; 9.260      ;
; -4.391 ; pixelY[3] ; blueO[5]  ; u1|altpll_component|auto_generated|pll1|clk[0] ; u1|altpll_component|auto_generated|pll1|clk[0] ; 4.464        ; 0.387      ; 9.243      ;
; -4.386 ; pixelX[4] ; greenO[4] ; u1|altpll_component|auto_generated|pll1|clk[0] ; u1|altpll_component|auto_generated|pll1|clk[0] ; 4.464        ; 0.399      ; 9.250      ;
; -4.378 ; pixelX[2] ; blueO[3]  ; u1|altpll_component|auto_generated|pll1|clk[0] ; u1|altpll_component|auto_generated|pll1|clk[0] ; 4.464        ; 0.399      ; 9.242      ;
; -4.370 ; pixelY[3] ; greenE[5] ; u1|altpll_component|auto_generated|pll1|clk[0] ; u1|altpll_component|auto_generated|pll1|clk[0] ; 4.464        ; 0.385      ; 9.220      ;
; -4.370 ; pixelY[3] ; redE[5]   ; u1|altpll_component|auto_generated|pll1|clk[0] ; u1|altpll_component|auto_generated|pll1|clk[0] ; 4.464        ; 0.387      ; 9.222      ;
; -4.369 ; pixelX[4] ; greenO[5] ; u1|altpll_component|auto_generated|pll1|clk[0] ; u1|altpll_component|auto_generated|pll1|clk[0] ; 4.464        ; 0.399      ; 9.233      ;
; -4.368 ; pixelY[3] ; greenE[4] ; u1|altpll_component|auto_generated|pll1|clk[0] ; u1|altpll_component|auto_generated|pll1|clk[0] ; 4.464        ; 0.385      ; 9.218      ;
; -4.367 ; pixelY[1] ; greenO[3] ; u1|altpll_component|auto_generated|pll1|clk[0] ; u1|altpll_component|auto_generated|pll1|clk[0] ; 4.464        ; 0.387      ; 9.219      ;
; -4.355 ; pixelY[3] ; redE[4]   ; u1|altpll_component|auto_generated|pll1|clk[0] ; u1|altpll_component|auto_generated|pll1|clk[0] ; 4.464        ; 0.387      ; 9.207      ;
; -4.351 ; pixelY[0] ; blueO[5]  ; u1|altpll_component|auto_generated|pll1|clk[0] ; u1|altpll_component|auto_generated|pll1|clk[0] ; 4.464        ; 0.387      ; 9.203      ;
; -4.339 ; pixelY[1] ; blueE[5]  ; u1|altpll_component|auto_generated|pll1|clk[0] ; u1|altpll_component|auto_generated|pll1|clk[0] ; 4.464        ; 0.383      ; 9.187      ;
; -4.338 ; pixelX[2] ; blueO[4]  ; u1|altpll_component|auto_generated|pll1|clk[0] ; u1|altpll_component|auto_generated|pll1|clk[0] ; 4.464        ; 0.399      ; 9.202      ;
; -4.338 ; pixelY[1] ; redO[4]   ; u1|altpll_component|auto_generated|pll1|clk[0] ; u1|altpll_component|auto_generated|pll1|clk[0] ; 4.464        ; 0.388      ; 9.191      ;
; -4.330 ; pixelX[1] ; blueO[3]  ; u1|altpll_component|auto_generated|pll1|clk[0] ; u1|altpll_component|auto_generated|pll1|clk[0] ; 4.464        ; 0.399      ; 9.194      ;
; -4.329 ; pixelY[0] ; greenE[5] ; u1|altpll_component|auto_generated|pll1|clk[0] ; u1|altpll_component|auto_generated|pll1|clk[0] ; 4.464        ; 0.385      ; 9.179      ;
; -4.329 ; pixelY[0] ; redE[5]   ; u1|altpll_component|auto_generated|pll1|clk[0] ; u1|altpll_component|auto_generated|pll1|clk[0] ; 4.464        ; 0.387      ; 9.181      ;
; -4.328 ; pixelY[3] ; greenO[3] ; u1|altpll_component|auto_generated|pll1|clk[0] ; u1|altpll_component|auto_generated|pll1|clk[0] ; 4.464        ; 0.387      ; 9.180      ;
; -4.327 ; pixelY[0] ; greenE[4] ; u1|altpll_component|auto_generated|pll1|clk[0] ; u1|altpll_component|auto_generated|pll1|clk[0] ; 4.464        ; 0.385      ; 9.177      ;
; -4.325 ; pixelY[1] ; redO[3]   ; u1|altpll_component|auto_generated|pll1|clk[0] ; u1|altpll_component|auto_generated|pll1|clk[0] ; 4.464        ; 0.388      ; 9.178      ;
; -4.323 ; pixelY[4] ; redO[5]   ; u1|altpll_component|auto_generated|pll1|clk[0] ; u1|altpll_component|auto_generated|pll1|clk[0] ; 4.464        ; 0.388      ; 9.176      ;
; -4.317 ; pixelX[3] ; blueE[4]  ; u1|altpll_component|auto_generated|pll1|clk[0] ; u1|altpll_component|auto_generated|pll1|clk[0] ; 4.464        ; 0.395      ; 9.177      ;
; -4.314 ; pixelX[3] ; blueO[3]  ; u1|altpll_component|auto_generated|pll1|clk[0] ; u1|altpll_component|auto_generated|pll1|clk[0] ; 4.464        ; 0.399      ; 9.178      ;
; -4.314 ; pixelY[0] ; redE[4]   ; u1|altpll_component|auto_generated|pll1|clk[0] ; u1|altpll_component|auto_generated|pll1|clk[0] ; 4.464        ; 0.387      ; 9.166      ;
; -4.311 ; pixelX[1] ; blueE[5]  ; u1|altpll_component|auto_generated|pll1|clk[0] ; u1|altpll_component|auto_generated|pll1|clk[0] ; 4.464        ; 0.395      ; 9.171      ;
; -4.304 ; pixelX[2] ; greenE[5] ; u1|altpll_component|auto_generated|pll1|clk[0] ; u1|altpll_component|auto_generated|pll1|clk[0] ; 4.464        ; 0.397      ; 9.166      ;
; -4.304 ; pixelX[2] ; redE[5]   ; u1|altpll_component|auto_generated|pll1|clk[0] ; u1|altpll_component|auto_generated|pll1|clk[0] ; 4.464        ; 0.399      ; 9.168      ;
; -4.304 ; pixelY[0] ; greenO[3] ; u1|altpll_component|auto_generated|pll1|clk[0] ; u1|altpll_component|auto_generated|pll1|clk[0] ; 4.464        ; 0.387      ; 9.156      ;
; -4.302 ; pixelX[2] ; greenE[4] ; u1|altpll_component|auto_generated|pll1|clk[0] ; u1|altpll_component|auto_generated|pll1|clk[0] ; 4.464        ; 0.397      ; 9.164      ;
; -4.299 ; pixelY[3] ; redO[4]   ; u1|altpll_component|auto_generated|pll1|clk[0] ; u1|altpll_component|auto_generated|pll1|clk[0] ; 4.464        ; 0.388      ; 9.152      ;
; -4.290 ; pixelX[1] ; blueO[4]  ; u1|altpll_component|auto_generated|pll1|clk[0] ; u1|altpll_component|auto_generated|pll1|clk[0] ; 4.464        ; 0.399      ; 9.154      ;
; -4.289 ; pixelX[2] ; redE[4]   ; u1|altpll_component|auto_generated|pll1|clk[0] ; u1|altpll_component|auto_generated|pll1|clk[0] ; 4.464        ; 0.399      ; 9.153      ;
; -4.286 ; pixelY[3] ; redO[3]   ; u1|altpll_component|auto_generated|pll1|clk[0] ; u1|altpll_component|auto_generated|pll1|clk[0] ; 4.464        ; 0.388      ; 9.139      ;
; -4.275 ; pixelY[0] ; redO[4]   ; u1|altpll_component|auto_generated|pll1|clk[0] ; u1|altpll_component|auto_generated|pll1|clk[0] ; 4.464        ; 0.388      ; 9.128      ;
; -4.274 ; pixelX[3] ; blueO[4]  ; u1|altpll_component|auto_generated|pll1|clk[0] ; u1|altpll_component|auto_generated|pll1|clk[0] ; 4.464        ; 0.399      ; 9.138      ;
; -4.265 ; pixelX[4] ; blueO[5]  ; u1|altpll_component|auto_generated|pll1|clk[0] ; u1|altpll_component|auto_generated|pll1|clk[0] ; 4.464        ; 0.399      ; 9.129      ;
; -4.262 ; pixelY[0] ; redO[3]   ; u1|altpll_component|auto_generated|pll1|clk[0] ; u1|altpll_component|auto_generated|pll1|clk[0] ; 4.464        ; 0.388      ; 9.115      ;
; -4.229 ; pixelY[4] ; greenO[4] ; u1|altpll_component|auto_generated|pll1|clk[0] ; u1|altpll_component|auto_generated|pll1|clk[0] ; 4.464        ; 0.387      ; 9.081      ;
; -4.224 ; pixelX[4] ; greenO[3] ; u1|altpll_component|auto_generated|pll1|clk[0] ; u1|altpll_component|auto_generated|pll1|clk[0] ; 4.464        ; 0.399      ; 9.088      ;
; -4.216 ; pixelY[1] ; greenE[5] ; u1|altpll_component|auto_generated|pll1|clk[0] ; u1|altpll_component|auto_generated|pll1|clk[0] ; 4.464        ; 0.385      ; 9.066      ;
; -4.216 ; pixelY[1] ; redE[5]   ; u1|altpll_component|auto_generated|pll1|clk[0] ; u1|altpll_component|auto_generated|pll1|clk[0] ; 4.464        ; 0.387      ; 9.068      ;
; -4.215 ; pixelY[1] ; blueO[3]  ; u1|altpll_component|auto_generated|pll1|clk[0] ; u1|altpll_component|auto_generated|pll1|clk[0] ; 4.464        ; 0.387      ; 9.067      ;
; -4.214 ; pixelY[1] ; greenE[4] ; u1|altpll_component|auto_generated|pll1|clk[0] ; u1|altpll_component|auto_generated|pll1|clk[0] ; 4.464        ; 0.385      ; 9.064      ;
; -4.212 ; pixelX[3] ; greenE[3] ; u1|altpll_component|auto_generated|pll1|clk[0] ; u1|altpll_component|auto_generated|pll1|clk[0] ; 4.464        ; 0.397      ; 9.074      ;
; -4.212 ; pixelY[4] ; greenO[5] ; u1|altpll_component|auto_generated|pll1|clk[0] ; u1|altpll_component|auto_generated|pll1|clk[0] ; 4.464        ; 0.387      ; 9.064      ;
; -4.201 ; pixelY[1] ; redE[4]   ; u1|altpll_component|auto_generated|pll1|clk[0] ; u1|altpll_component|auto_generated|pll1|clk[0] ; 4.464        ; 0.387      ; 9.053      ;
; -4.195 ; pixelX[4] ; redO[4]   ; u1|altpll_component|auto_generated|pll1|clk[0] ; u1|altpll_component|auto_generated|pll1|clk[0] ; 4.464        ; 0.400      ; 9.060      ;
; -4.188 ; pixelX[1] ; greenE[5] ; u1|altpll_component|auto_generated|pll1|clk[0] ; u1|altpll_component|auto_generated|pll1|clk[0] ; 4.464        ; 0.397      ; 9.050      ;
; -4.188 ; pixelX[1] ; redE[5]   ; u1|altpll_component|auto_generated|pll1|clk[0] ; u1|altpll_component|auto_generated|pll1|clk[0] ; 4.464        ; 0.399      ; 9.052      ;
; -4.186 ; pixelX[1] ; greenE[4] ; u1|altpll_component|auto_generated|pll1|clk[0] ; u1|altpll_component|auto_generated|pll1|clk[0] ; 4.464        ; 0.397      ; 9.048      ;
; -4.184 ; pixelX[2] ; blueE[4]  ; u1|altpll_component|auto_generated|pll1|clk[0] ; u1|altpll_component|auto_generated|pll1|clk[0] ; 4.464        ; 0.395      ; 9.044      ;
; -4.182 ; pixelX[4] ; redO[3]   ; u1|altpll_component|auto_generated|pll1|clk[0] ; u1|altpll_component|auto_generated|pll1|clk[0] ; 4.464        ; 0.400      ; 9.047      ;
; -4.176 ; pixelX[2] ; redO[2]   ; u1|altpll_component|auto_generated|pll1|clk[0] ; u1|altpll_component|auto_generated|pll1|clk[0] ; 4.464        ; 0.395      ; 9.036      ;
; -4.176 ; pixelY[3] ; blueO[3]  ; u1|altpll_component|auto_generated|pll1|clk[0] ; u1|altpll_component|auto_generated|pll1|clk[0] ; 4.464        ; 0.387      ; 9.028      ;
; -4.175 ; pixelY[1] ; blueO[4]  ; u1|altpll_component|auto_generated|pll1|clk[0] ; u1|altpll_component|auto_generated|pll1|clk[0] ; 4.464        ; 0.387      ; 9.027      ;
; -4.173 ; pixelX[1] ; redE[4]   ; u1|altpll_component|auto_generated|pll1|clk[0] ; u1|altpll_component|auto_generated|pll1|clk[0] ; 4.464        ; 0.399      ; 9.037      ;
; -4.159 ; pixelY[4] ; blueE[5]  ; u1|altpll_component|auto_generated|pll1|clk[0] ; u1|altpll_component|auto_generated|pll1|clk[0] ; 4.464        ; 0.383      ; 9.007      ;
; -4.152 ; pixelY[0] ; blueO[3]  ; u1|altpll_component|auto_generated|pll1|clk[0] ; u1|altpll_component|auto_generated|pll1|clk[0] ; 4.464        ; 0.387      ; 9.004      ;
; -4.142 ; pixelY[2] ; redO[5]   ; u1|altpll_component|auto_generated|pll1|clk[0] ; u1|altpll_component|auto_generated|pll1|clk[0] ; 4.464        ; 0.388      ; 8.995      ;
; -4.136 ; pixelY[4] ; blueO[5]  ; u1|altpll_component|auto_generated|pll1|clk[0] ; u1|altpll_component|auto_generated|pll1|clk[0] ; 4.464        ; 0.387      ; 8.988      ;
; -4.136 ; pixelY[3] ; blueO[4]  ; u1|altpll_component|auto_generated|pll1|clk[0] ; u1|altpll_component|auto_generated|pll1|clk[0] ; 4.464        ; 0.387      ; 8.988      ;
+--------+-----------+-----------+------------------------------------------------+------------------------------------------------+--------------+------------+------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Setup: 'u1|altpll_component|auto_generated|pll1|clk[1]'                                                                                                                ;
+-----------+------------------+--------------------+------------------------------------------------+------------------------------------------------+--------------+------------+------------+
; Slack     ; From Node        ; To Node            ; Launch Clock                                   ; Latch Clock                                    ; Relationship ; Clock Skew ; Data Delay ;
+-----------+------------------+--------------------+------------------------------------------------+------------------------------------------------+--------------+------------+------------+
; 15997.015 ; pwmBrightness[2] ; pwmBrightness[7]   ; u1|altpll_component|auto_generated|pll1|clk[1] ; u1|altpll_component|auto_generated|pll1|clk[1] ; 16000.000    ; -0.082     ; 2.904      ;
; 15997.087 ; pwmBrightness[0] ; pwmBrightness[7]   ; u1|altpll_component|auto_generated|pll1|clk[1] ; u1|altpll_component|auto_generated|pll1|clk[1] ; 16000.000    ; -0.082     ; 2.832      ;
; 15997.111 ; pwmBrightness[4] ; pwmBrightness[7]   ; u1|altpll_component|auto_generated|pll1|clk[1] ; u1|altpll_component|auto_generated|pll1|clk[1] ; 16000.000    ; -0.082     ; 2.808      ;
; 15997.144 ; pwmBrightness[1] ; pwmBrightness[7]   ; u1|altpll_component|auto_generated|pll1|clk[1] ; u1|altpll_component|auto_generated|pll1|clk[1] ; 16000.000    ; -0.082     ; 2.775      ;
; 15997.181 ; pwmBrightness[1] ; pwmBrightness[4]   ; u1|altpll_component|auto_generated|pll1|clk[1] ; u1|altpll_component|auto_generated|pll1|clk[1] ; 16000.000    ; -0.081     ; 2.739      ;
; 15997.249 ; pwmBrightness[1] ; pwmBrightness[6]   ; u1|altpll_component|auto_generated|pll1|clk[1] ; u1|altpll_component|auto_generated|pll1|clk[1] ; 16000.000    ; -0.082     ; 2.670      ;
; 15997.265 ; pwmBrightness[2] ; pwmBrightness[4]   ; u1|altpll_component|auto_generated|pll1|clk[1] ; u1|altpll_component|auto_generated|pll1|clk[1] ; 16000.000    ; -0.081     ; 2.655      ;
; 15997.296 ; pwmBrightness[0] ; pwmBrightness[4]   ; u1|altpll_component|auto_generated|pll1|clk[1] ; u1|altpll_component|auto_generated|pll1|clk[1] ; 16000.000    ; -0.081     ; 2.624      ;
; 15997.304 ; pwmBrightness[2] ; pwmBrightness[5]   ; u1|altpll_component|auto_generated|pll1|clk[1] ; u1|altpll_component|auto_generated|pll1|clk[1] ; 16000.000    ; -0.082     ; 2.615      ;
; 15997.307 ; pwmBrightness[2] ; pwmBrightness[3]   ; u1|altpll_component|auto_generated|pll1|clk[1] ; u1|altpll_component|auto_generated|pll1|clk[1] ; 16000.000    ; -0.082     ; 2.612      ;
; 15997.312 ; pwmBrightness[0] ; pwmBrightness[1]   ; u1|altpll_component|auto_generated|pll1|clk[1] ; u1|altpll_component|auto_generated|pll1|clk[1] ; 16000.000    ; -0.082     ; 2.607      ;
; 15997.333 ; pwmBrightness[3] ; pwmBrightness[7]   ; u1|altpll_component|auto_generated|pll1|clk[1] ; u1|altpll_component|auto_generated|pll1|clk[1] ; 16000.000    ; -0.082     ; 2.586      ;
; 15997.333 ; pwmBrightness[2] ; pwmBrightness[6]   ; u1|altpll_component|auto_generated|pll1|clk[1] ; u1|altpll_component|auto_generated|pll1|clk[1] ; 16000.000    ; -0.082     ; 2.586      ;
; 15997.364 ; pwmBrightness[0] ; pwmBrightness[6]   ; u1|altpll_component|auto_generated|pll1|clk[1] ; u1|altpll_component|auto_generated|pll1|clk[1] ; 16000.000    ; -0.082     ; 2.555      ;
; 15997.376 ; pwmBrightness[0] ; pwmBrightness[5]   ; u1|altpll_component|auto_generated|pll1|clk[1] ; u1|altpll_component|auto_generated|pll1|clk[1] ; 16000.000    ; -0.082     ; 2.543      ;
; 15997.379 ; pwmBrightness[0] ; pwmBrightness[3]   ; u1|altpll_component|auto_generated|pll1|clk[1] ; u1|altpll_component|auto_generated|pll1|clk[1] ; 16000.000    ; -0.082     ; 2.540      ;
; 15997.396 ; pwmBrightness[6] ; pwmBrightness[7]   ; u1|altpll_component|auto_generated|pll1|clk[1] ; u1|altpll_component|auto_generated|pll1|clk[1] ; 16000.000    ; -0.082     ; 2.523      ;
; 15997.400 ; pwmBrightness[4] ; pwmBrightness[5]   ; u1|altpll_component|auto_generated|pll1|clk[1] ; u1|altpll_component|auto_generated|pll1|clk[1] ; 16000.000    ; -0.082     ; 2.519      ;
; 15997.411 ; pwmBrightness[4] ; pwmBrightness[6]   ; u1|altpll_component|auto_generated|pll1|clk[1] ; u1|altpll_component|auto_generated|pll1|clk[1] ; 16000.000    ; -0.082     ; 2.508      ;
; 15997.417 ; pwmBrightness[7] ; pwmBrightness[5]   ; u1|altpll_component|auto_generated|pll1|clk[1] ; u1|altpll_component|auto_generated|pll1|clk[1] ; 16000.000    ; -0.082     ; 2.502      ;
; 15997.436 ; pwmBrightness[1] ; pwmBrightness[3]   ; u1|altpll_component|auto_generated|pll1|clk[1] ; u1|altpll_component|auto_generated|pll1|clk[1] ; 16000.000    ; -0.082     ; 2.483      ;
; 15997.438 ; pwmBrightness[1] ; pwmBrightness[5]   ; u1|altpll_component|auto_generated|pll1|clk[1] ; u1|altpll_component|auto_generated|pll1|clk[1] ; 16000.000    ; -0.082     ; 2.481      ;
; 15997.439 ; pwmBrightness[5] ; pwmBrightness[7]   ; u1|altpll_component|auto_generated|pll1|clk[1] ; u1|altpll_component|auto_generated|pll1|clk[1] ; 16000.000    ; -0.082     ; 2.480      ;
; 15997.455 ; pwmBrightness[3] ; pwmBrightness[4]   ; u1|altpll_component|auto_generated|pll1|clk[1] ; u1|altpll_component|auto_generated|pll1|clk[1] ; 16000.000    ; -0.081     ; 2.465      ;
; 15997.481 ; pwmBrightness[7] ; pwmBrightness[6]   ; u1|altpll_component|auto_generated|pll1|clk[1] ; u1|altpll_component|auto_generated|pll1|clk[1] ; 16000.000    ; -0.082     ; 2.438      ;
; 15997.523 ; pwmBrightness[3] ; pwmBrightness[6]   ; u1|altpll_component|auto_generated|pll1|clk[1] ; u1|altpll_component|auto_generated|pll1|clk[1] ; 16000.000    ; -0.082     ; 2.396      ;
; 15997.544 ; pwmBrightness[5] ; pwmBrightness[6]   ; u1|altpll_component|auto_generated|pll1|clk[1] ; u1|altpll_component|auto_generated|pll1|clk[1] ; 16000.000    ; -0.082     ; 2.375      ;
; 15997.584 ; pwmBrightness[3] ; pwmBrightness[5]   ; u1|altpll_component|auto_generated|pll1|clk[1] ; u1|altpll_component|auto_generated|pll1|clk[1] ; 16000.000    ; -0.082     ; 2.335      ;
; 15997.585 ; pwmBrightness[3] ; pwmBrightness[0]   ; u1|altpll_component|auto_generated|pll1|clk[1] ; u1|altpll_component|auto_generated|pll1|clk[1] ; 16000.000    ; -0.082     ; 2.334      ;
; 15997.600 ; pwmBrightness[6] ; pwmBrightness[5]   ; u1|altpll_component|auto_generated|pll1|clk[1] ; u1|altpll_component|auto_generated|pll1|clk[1] ; 16000.000    ; -0.082     ; 2.319      ;
; 15997.625 ; pwmBrightness[2] ; backlight_pwm~reg0 ; u1|altpll_component|auto_generated|pll1|clk[1] ; u1|altpll_component|auto_generated|pll1|clk[1] ; 16000.000    ; -0.081     ; 2.295      ;
; 15997.637 ; pwmBrightness[3] ; pwmBrightness[3]   ; u1|altpll_component|auto_generated|pll1|clk[1] ; u1|altpll_component|auto_generated|pll1|clk[1] ; 16000.000    ; -0.082     ; 2.282      ;
; 15997.659 ; pwmBrightness[1] ; pwmBrightness[0]   ; u1|altpll_component|auto_generated|pll1|clk[1] ; u1|altpll_component|auto_generated|pll1|clk[1] ; 16000.000    ; -0.082     ; 2.260      ;
; 15997.664 ; pwmBrightness[6] ; pwmBrightness[6]   ; u1|altpll_component|auto_generated|pll1|clk[1] ; u1|altpll_component|auto_generated|pll1|clk[1] ; 16000.000    ; -0.082     ; 2.255      ;
; 15997.664 ; pwmBrightness[2] ; pwmBrightness[0]   ; u1|altpll_component|auto_generated|pll1|clk[1] ; u1|altpll_component|auto_generated|pll1|clk[1] ; 16000.000    ; -0.082     ; 2.255      ;
; 15997.720 ; pwmBrightness[7] ; pwmBrightness[4]   ; u1|altpll_component|auto_generated|pll1|clk[1] ; u1|altpll_component|auto_generated|pll1|clk[1] ; 16000.000    ; -0.081     ; 2.200      ;
; 15997.742 ; pwmBrightness[3] ; backlight_pwm~reg0 ; u1|altpll_component|auto_generated|pll1|clk[1] ; u1|altpll_component|auto_generated|pll1|clk[1] ; 16000.000    ; -0.081     ; 2.178      ;
; 15997.750 ; pwmBrightness[7] ; pwmBrightness[7]   ; u1|altpll_component|auto_generated|pll1|clk[1] ; u1|altpll_component|auto_generated|pll1|clk[1] ; 16000.000    ; -0.082     ; 2.169      ;
; 15997.750 ; pwmBrightness[4] ; backlight_pwm~reg0 ; u1|altpll_component|auto_generated|pll1|clk[1] ; u1|altpll_component|auto_generated|pll1|clk[1] ; 16000.000    ; -0.081     ; 2.170      ;
; 15997.754 ; pwmBrightness[7] ; pwmBrightness[3]   ; u1|altpll_component|auto_generated|pll1|clk[1] ; u1|altpll_component|auto_generated|pll1|clk[1] ; 16000.000    ; -0.082     ; 2.165      ;
; 15997.755 ; pwmBrightness[7] ; pwmBrightness[0]   ; u1|altpll_component|auto_generated|pll1|clk[1] ; u1|altpll_component|auto_generated|pll1|clk[1] ; 16000.000    ; -0.082     ; 2.164      ;
; 15997.760 ; pwmBrightness[7] ; pwmBrightness[1]   ; u1|altpll_component|auto_generated|pll1|clk[1] ; u1|altpll_component|auto_generated|pll1|clk[1] ; 16000.000    ; -0.082     ; 2.159      ;
; 15997.765 ; pwmBrightness[3] ; pwmBrightness[1]   ; u1|altpll_component|auto_generated|pll1|clk[1] ; u1|altpll_component|auto_generated|pll1|clk[1] ; 16000.000    ; -0.082     ; 2.154      ;
; 15997.776 ; pwmBrightness[5] ; pwmBrightness[5]   ; u1|altpll_component|auto_generated|pll1|clk[1] ; u1|altpll_component|auto_generated|pll1|clk[1] ; 16000.000    ; -0.082     ; 2.143      ;
; 15997.825 ; pwmBrightness[1] ; pwmBrightness[1]   ; u1|altpll_component|auto_generated|pll1|clk[1] ; u1|altpll_component|auto_generated|pll1|clk[1] ; 16000.000    ; -0.082     ; 2.094      ;
; 15997.836 ; pwmBrightness[4] ; pwmBrightness[4]   ; u1|altpll_component|auto_generated|pll1|clk[1] ; u1|altpll_component|auto_generated|pll1|clk[1] ; 16000.000    ; -0.081     ; 2.084      ;
; 15997.844 ; pwmBrightness[2] ; pwmBrightness[1]   ; u1|altpll_component|auto_generated|pll1|clk[1] ; u1|altpll_component|auto_generated|pll1|clk[1] ; 16000.000    ; -0.082     ; 2.075      ;
; 15997.903 ; pwmBrightness[6] ; pwmBrightness[4]   ; u1|altpll_component|auto_generated|pll1|clk[1] ; u1|altpll_component|auto_generated|pll1|clk[1] ; 16000.000    ; -0.081     ; 2.017      ;
; 15997.937 ; pwmBrightness[6] ; pwmBrightness[3]   ; u1|altpll_component|auto_generated|pll1|clk[1] ; u1|altpll_component|auto_generated|pll1|clk[1] ; 16000.000    ; -0.082     ; 1.982      ;
; 15997.938 ; pwmBrightness[6] ; pwmBrightness[0]   ; u1|altpll_component|auto_generated|pll1|clk[1] ; u1|altpll_component|auto_generated|pll1|clk[1] ; 16000.000    ; -0.082     ; 1.981      ;
; 15997.943 ; pwmBrightness[6] ; pwmBrightness[1]   ; u1|altpll_component|auto_generated|pll1|clk[1] ; u1|altpll_component|auto_generated|pll1|clk[1] ; 16000.000    ; -0.082     ; 1.976      ;
; 15997.950 ; pwmBrightness[1] ; pwmBrightness[2]   ; u1|altpll_component|auto_generated|pll1|clk[1] ; u1|altpll_component|auto_generated|pll1|clk[1] ; 16000.000    ; -0.082     ; 1.969      ;
; 15997.973 ; pwmBrightness[0] ; pwmBrightness[0]   ; u1|altpll_component|auto_generated|pll1|clk[1] ; u1|altpll_component|auto_generated|pll1|clk[1] ; 16000.000    ; -0.082     ; 1.946      ;
; 15998.065 ; pwmBrightness[0] ; pwmBrightness[2]   ; u1|altpll_component|auto_generated|pll1|clk[1] ; u1|altpll_component|auto_generated|pll1|clk[1] ; 16000.000    ; -0.082     ; 1.854      ;
; 15998.079 ; pwmBrightness[5] ; pwmBrightness[4]   ; u1|altpll_component|auto_generated|pll1|clk[1] ; u1|altpll_component|auto_generated|pll1|clk[1] ; 16000.000    ; -0.081     ; 1.841      ;
; 15998.113 ; pwmBrightness[5] ; pwmBrightness[3]   ; u1|altpll_component|auto_generated|pll1|clk[1] ; u1|altpll_component|auto_generated|pll1|clk[1] ; 16000.000    ; -0.082     ; 1.806      ;
; 15998.114 ; pwmBrightness[5] ; pwmBrightness[0]   ; u1|altpll_component|auto_generated|pll1|clk[1] ; u1|altpll_component|auto_generated|pll1|clk[1] ; 16000.000    ; -0.082     ; 1.805      ;
; 15998.119 ; pwmBrightness[5] ; pwmBrightness[1]   ; u1|altpll_component|auto_generated|pll1|clk[1] ; u1|altpll_component|auto_generated|pll1|clk[1] ; 16000.000    ; -0.082     ; 1.800      ;
; 15998.159 ; pwmBrightness[1] ; backlight_pwm~reg0 ; u1|altpll_component|auto_generated|pll1|clk[1] ; u1|altpll_component|auto_generated|pll1|clk[1] ; 16000.000    ; -0.081     ; 1.761      ;
; 15998.456 ; pwmBrightness[4] ; pwmBrightness[1]   ; u1|altpll_component|auto_generated|pll1|clk[1] ; u1|altpll_component|auto_generated|pll1|clk[1] ; 16000.000    ; -0.082     ; 1.463      ;
; 15998.465 ; pwmBrightness[4] ; pwmBrightness[0]   ; u1|altpll_component|auto_generated|pll1|clk[1] ; u1|altpll_component|auto_generated|pll1|clk[1] ; 16000.000    ; -0.082     ; 1.454      ;
; 15998.473 ; pwmBrightness[2] ; pwmBrightness[2]   ; u1|altpll_component|auto_generated|pll1|clk[1] ; u1|altpll_component|auto_generated|pll1|clk[1] ; 16000.000    ; -0.082     ; 1.446      ;
; 15998.484 ; pwmBrightness[4] ; pwmBrightness[3]   ; u1|altpll_component|auto_generated|pll1|clk[1] ; u1|altpll_component|auto_generated|pll1|clk[1] ; 16000.000    ; -0.082     ; 1.435      ;
; 15998.485 ; pwmBrightness[7] ; backlight_pwm~reg0 ; u1|altpll_component|auto_generated|pll1|clk[1] ; u1|altpll_component|auto_generated|pll1|clk[1] ; 16000.000    ; -0.081     ; 1.435      ;
; 15998.618 ; pwmBrightness[6] ; backlight_pwm~reg0 ; u1|altpll_component|auto_generated|pll1|clk[1] ; u1|altpll_component|auto_generated|pll1|clk[1] ; 16000.000    ; -0.081     ; 1.302      ;
; 15998.821 ; pwmBrightness[5] ; backlight_pwm~reg0 ; u1|altpll_component|auto_generated|pll1|clk[1] ; u1|altpll_component|auto_generated|pll1|clk[1] ; 16000.000    ; -0.081     ; 1.099      ;
+-----------+------------------+--------------------+------------------------------------------------+------------------------------------------------+--------------+------------+------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Hold: 'u1|altpll_component|auto_generated|pll1|clk[0]'                                                                                                                                                                                               ;
+-------+-----------------+-------------------------------------------------------------------------------------------------------+------------------------------------------------+------------------------------------------------+--------------+------------+------------+
; Slack ; From Node       ; To Node                                                                                               ; Launch Clock                                   ; Latch Clock                                    ; Relationship ; Clock Skew ; Data Delay ;
+-------+-----------------+-------------------------------------------------------------------------------------------------------+------------------------------------------------+------------------------------------------------+--------------+------------+------------+
; 0.453 ; which_bit[2]    ; which_bit[2]                                                                                          ; u1|altpll_component|auto_generated|pll1|clk[0] ; u1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 0.746      ;
; 0.453 ; which_bit[3]    ; which_bit[3]                                                                                          ; u1|altpll_component|auto_generated|pll1|clk[0] ; u1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 0.746      ;
; 0.453 ; which_bit[1]    ; which_bit[1]                                                                                          ; u1|altpll_component|auto_generated|pll1|clk[0] ; u1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 0.746      ;
; 0.465 ; which_bit[0]    ; which_bit[0]                                                                                          ; u1|altpll_component|auto_generated|pll1|clk[0] ; u1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 0.758      ;
; 0.503 ; readAddress[0]  ; ram:u2|altsyncram:altsyncram_component|altsyncram_rrl1:auto_generated|ram_block1a2~portb_address_reg0 ; u1|altpll_component|auto_generated|pll1|clk[0] ; u1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.405      ; 1.162      ;
; 0.505 ; readAddress[3]  ; ram:u2|altsyncram:altsyncram_component|altsyncram_rrl1:auto_generated|ram_block1a2~portb_address_reg0 ; u1|altpll_component|auto_generated|pll1|clk[0] ; u1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.403      ; 1.162      ;
; 0.512 ; readAddress[4]  ; ram:u2|altsyncram:altsyncram_component|altsyncram_rrl1:auto_generated|ram_block1a2~portb_address_reg0 ; u1|altpll_component|auto_generated|pll1|clk[0] ; u1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.403      ; 1.169      ;
; 0.516 ; readAddress[1]  ; ram:u2|altsyncram:altsyncram_component|altsyncram_rrl1:auto_generated|ram_block1a0~portb_address_reg0 ; u1|altpll_component|auto_generated|pll1|clk[0] ; u1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.389      ; 1.159      ;
; 0.539 ; readAddress[5]  ; ram:u2|altsyncram:altsyncram_component|altsyncram_rrl1:auto_generated|ram_block1a2~portb_address_reg0 ; u1|altpll_component|auto_generated|pll1|clk[0] ; u1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.405      ; 1.198      ;
; 0.547 ; which_bit[2]    ; which_bit[0]                                                                                          ; u1|altpll_component|auto_generated|pll1|clk[0] ; u1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 0.840      ;
; 0.553 ; readAddress[6]  ; ram:u2|altsyncram:altsyncram_component|altsyncram_rrl1:auto_generated|ram_block1a5~portb_address_reg0 ; u1|altpll_component|auto_generated|pll1|clk[0] ; u1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.398      ; 1.205      ;
; 0.565 ; readAddress[6]  ; ram:u2|altsyncram:altsyncram_component|altsyncram_rrl1:auto_generated|ram_block1a6~portb_address_reg0 ; u1|altpll_component|auto_generated|pll1|clk[0] ; u1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.391      ; 1.210      ;
; 0.568 ; which_bit[1]    ; which_bit[3]                                                                                          ; u1|altpll_component|auto_generated|pll1|clk[0] ; u1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 0.861      ;
; 0.575 ; which_bit[1]    ; which_bit[2]                                                                                          ; u1|altpll_component|auto_generated|pll1|clk[0] ; u1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 0.868      ;
; 0.582 ; readAddress[6]  ; ram:u2|altsyncram:altsyncram_component|altsyncram_rrl1:auto_generated|ram_block1a4~portb_address_reg0 ; u1|altpll_component|auto_generated|pll1|clk[0] ; u1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.391      ; 1.227      ;
; 0.583 ; readAddress[6]  ; ram:u2|altsyncram:altsyncram_component|altsyncram_rrl1:auto_generated|ram_block1a1~portb_address_reg0 ; u1|altpll_component|auto_generated|pll1|clk[0] ; u1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.391      ; 1.228      ;
; 0.603 ; readAddress[6]  ; ram:u2|altsyncram:altsyncram_component|altsyncram_rrl1:auto_generated|ram_block1a0~portb_address_reg0 ; u1|altpll_component|auto_generated|pll1|clk[0] ; u1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.389      ; 1.246      ;
; 0.612 ; readAddress[7]  ; ram:u2|altsyncram:altsyncram_component|altsyncram_rrl1:auto_generated|ram_block1a2~portb_address_reg0 ; u1|altpll_component|auto_generated|pll1|clk[0] ; u1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.430      ; 1.296      ;
; 0.736 ; pixelYcount[3]  ; pixelYcount[3]                                                                                        ; u1|altpll_component|auto_generated|pll1|clk[0] ; u1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 1.029      ;
; 0.737 ; pixelYcount[1]  ; pixelYcount[1]                                                                                        ; u1|altpll_component|auto_generated|pll1|clk[0] ; u1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 1.030      ;
; 0.739 ; pixelYcount[2]  ; pixelYcount[2]                                                                                        ; u1|altpll_component|auto_generated|pll1|clk[0] ; u1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 1.032      ;
; 0.740 ; pixelYcount[4]  ; pixelYcount[4]                                                                                        ; u1|altpll_component|auto_generated|pll1|clk[0] ; u1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 1.033      ;
; 0.750 ; which_bit[3]    ; which_bit[0]                                                                                          ; u1|altpll_component|auto_generated|pll1|clk[0] ; u1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 1.043      ;
; 0.755 ; vCurrent[1]     ; vsync                                                                                                 ; u1|altpll_component|auto_generated|pll1|clk[0] ; u1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.080      ; 1.047      ;
; 0.761 ; hCurrent[1]     ; hCurrent[1]                                                                                           ; u1|altpll_component|auto_generated|pll1|clk[0] ; u1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 1.054      ;
; 0.761 ; hCurrent[3]     ; hCurrent[3]                                                                                           ; u1|altpll_component|auto_generated|pll1|clk[0] ; u1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 1.054      ;
; 0.761 ; hCurrent[5]     ; hCurrent[5]                                                                                           ; u1|altpll_component|auto_generated|pll1|clk[0] ; u1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 1.054      ;
; 0.761 ; pixelYcount[0]  ; pixelYcount[0]                                                                                        ; u1|altpll_component|auto_generated|pll1|clk[0] ; u1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 1.054      ;
; 0.762 ; hCurrent[11]    ; hCurrent[11]                                                                                          ; u1|altpll_component|auto_generated|pll1|clk[0] ; u1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 1.055      ;
; 0.762 ; hCurrent[13]    ; hCurrent[13]                                                                                          ; u1|altpll_component|auto_generated|pll1|clk[0] ; u1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 1.055      ;
; 0.762 ; vCurrent[1]     ; vCurrent[1]                                                                                           ; u1|altpll_component|auto_generated|pll1|clk[0] ; u1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 1.055      ;
; 0.762 ; vCurrent[11]    ; vCurrent[11]                                                                                          ; u1|altpll_component|auto_generated|pll1|clk[0] ; u1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 1.055      ;
; 0.762 ; vCurrent[13]    ; vCurrent[13]                                                                                          ; u1|altpll_component|auto_generated|pll1|clk[0] ; u1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 1.055      ;
; 0.762 ; vCurrent[5]     ; vCurrent[5]                                                                                           ; u1|altpll_component|auto_generated|pll1|clk[0] ; u1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 1.055      ;
; 0.762 ; pixelYcount[5]  ; pixelYcount[5]                                                                                        ; u1|altpll_component|auto_generated|pll1|clk[0] ; u1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 1.055      ;
; 0.762 ; pixelYcount[11] ; pixelYcount[11]                                                                                       ; u1|altpll_component|auto_generated|pll1|clk[0] ; u1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 1.055      ;
; 0.762 ; pixelYcount[13] ; pixelYcount[13]                                                                                       ; u1|altpll_component|auto_generated|pll1|clk[0] ; u1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 1.055      ;
; 0.763 ; hCurrent[6]     ; hCurrent[6]                                                                                           ; u1|altpll_component|auto_generated|pll1|clk[0] ; u1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 1.056      ;
; 0.763 ; hCurrent[7]     ; hCurrent[7]                                                                                           ; u1|altpll_component|auto_generated|pll1|clk[0] ; u1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 1.056      ;
; 0.763 ; hCurrent[9]     ; hCurrent[9]                                                                                           ; u1|altpll_component|auto_generated|pll1|clk[0] ; u1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 1.056      ;
; 0.763 ; hCurrent[15]    ; hCurrent[15]                                                                                          ; u1|altpll_component|auto_generated|pll1|clk[0] ; u1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 1.056      ;
; 0.763 ; vCurrent[15]    ; vCurrent[15]                                                                                          ; u1|altpll_component|auto_generated|pll1|clk[0] ; u1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 1.056      ;
; 0.763 ; vCurrent[9]     ; vCurrent[9]                                                                                           ; u1|altpll_component|auto_generated|pll1|clk[0] ; u1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 1.056      ;
; 0.763 ; vCurrent[7]     ; vCurrent[7]                                                                                           ; u1|altpll_component|auto_generated|pll1|clk[0] ; u1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 1.056      ;
; 0.763 ; pixelYcount[15] ; pixelYcount[15]                                                                                       ; u1|altpll_component|auto_generated|pll1|clk[0] ; u1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 1.056      ;
; 0.764 ; hCurrent[2]     ; hCurrent[2]                                                                                           ; u1|altpll_component|auto_generated|pll1|clk[0] ; u1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 1.057      ;
; 0.764 ; pixelYcount[6]  ; pixelYcount[6]                                                                                        ; u1|altpll_component|auto_generated|pll1|clk[0] ; u1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 1.057      ;
; 0.764 ; pixelYcount[7]  ; pixelYcount[7]                                                                                        ; u1|altpll_component|auto_generated|pll1|clk[0] ; u1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 1.057      ;
; 0.764 ; pixelYcount[9]  ; pixelYcount[9]                                                                                        ; u1|altpll_component|auto_generated|pll1|clk[0] ; u1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 1.057      ;
; 0.765 ; hCurrent[8]     ; hCurrent[8]                                                                                           ; u1|altpll_component|auto_generated|pll1|clk[0] ; u1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 1.058      ;
; 0.765 ; hCurrent[14]    ; hCurrent[14]                                                                                          ; u1|altpll_component|auto_generated|pll1|clk[0] ; u1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 1.058      ;
; 0.765 ; vCurrent[14]    ; vCurrent[14]                                                                                          ; u1|altpll_component|auto_generated|pll1|clk[0] ; u1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 1.058      ;
; 0.765 ; pixelY[6]       ; pixelY[6]                                                                                             ; u1|altpll_component|auto_generated|pll1|clk[0] ; u1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 1.058      ;
; 0.765 ; pixelYcount[14] ; pixelYcount[14]                                                                                       ; u1|altpll_component|auto_generated|pll1|clk[0] ; u1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 1.058      ;
; 0.766 ; hCurrent[12]    ; hCurrent[12]                                                                                          ; u1|altpll_component|auto_generated|pll1|clk[0] ; u1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 1.059      ;
; 0.766 ; vCurrent[12]    ; vCurrent[12]                                                                                          ; u1|altpll_component|auto_generated|pll1|clk[0] ; u1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 1.059      ;
; 0.766 ; vCurrent[8]     ; vCurrent[8]                                                                                           ; u1|altpll_component|auto_generated|pll1|clk[0] ; u1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 1.059      ;
; 0.766 ; pixelX[6]       ; pixelX[6]                                                                                             ; u1|altpll_component|auto_generated|pll1|clk[0] ; u1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.080      ; 1.058      ;
; 0.766 ; pixelYcount[8]  ; pixelYcount[8]                                                                                        ; u1|altpll_component|auto_generated|pll1|clk[0] ; u1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 1.059      ;
; 0.766 ; pixelYcount[10] ; pixelYcount[10]                                                                                       ; u1|altpll_component|auto_generated|pll1|clk[0] ; u1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 1.059      ;
; 0.766 ; pixelYcount[12] ; pixelYcount[12]                                                                                       ; u1|altpll_component|auto_generated|pll1|clk[0] ; u1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 1.059      ;
; 0.767 ; pixelY[7]       ; pixelY[7]                                                                                             ; u1|altpll_component|auto_generated|pll1|clk[0] ; u1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 1.060      ;
; 0.767 ; pixelX[5]       ; pixelX[5]                                                                                             ; u1|altpll_component|auto_generated|pll1|clk[0] ; u1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.080      ; 1.059      ;
; 0.769 ; pixelX[7]       ; pixelX[7]                                                                                             ; u1|altpll_component|auto_generated|pll1|clk[0] ; u1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.080      ; 1.061      ;
; 0.778 ; pixelY[5]       ; pixelY[5]                                                                                             ; u1|altpll_component|auto_generated|pll1|clk[0] ; u1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 1.071      ;
; 0.786 ; hCurrent[0]     ; hCurrent[0]                                                                                           ; u1|altpll_component|auto_generated|pll1|clk[0] ; u1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 1.079      ;
; 0.786 ; vCurrent[0]     ; vCurrent[0]                                                                                           ; u1|altpll_component|auto_generated|pll1|clk[0] ; u1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 1.079      ;
; 0.788 ; vCurrent[2]     ; vCurrent[2]                                                                                           ; u1|altpll_component|auto_generated|pll1|clk[0] ; u1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 1.081      ;
; 0.811 ; pixelY[2]       ; pixelY[2]                                                                                             ; u1|altpll_component|auto_generated|pll1|clk[0] ; u1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 1.104      ;
; 0.813 ; which_bit[0]    ; which_bit[2]                                                                                          ; u1|altpll_component|auto_generated|pll1|clk[0] ; u1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 1.106      ;
; 0.820 ; which_bit[0]    ; which_bit[3]                                                                                          ; u1|altpll_component|auto_generated|pll1|clk[0] ; u1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 1.113      ;
; 0.822 ; which_bit[0]    ; which_bit[1]                                                                                          ; u1|altpll_component|auto_generated|pll1|clk[0] ; u1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 1.115      ;
; 0.823 ; dataEnable      ; redO[3]                                                                                               ; u1|altpll_component|auto_generated|pll1|clk[0] ; u1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.570      ; 1.605      ;
; 0.823 ; dataEnable      ; redO[4]                                                                                               ; u1|altpll_component|auto_generated|pll1|clk[0] ; u1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.570      ; 1.605      ;
; 0.824 ; pixelY[3]       ; pixelY[3]                                                                                             ; u1|altpll_component|auto_generated|pll1|clk[0] ; u1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 1.117      ;
; 0.826 ; which_bit[2]    ; which_bit[3]                                                                                          ; u1|altpll_component|auto_generated|pll1|clk[0] ; u1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 1.119      ;
; 0.840 ; readAddress[5]  ; ram:u2|altsyncram:altsyncram_component|altsyncram_rrl1:auto_generated|ram_block1a5~portb_address_reg0 ; u1|altpll_component|auto_generated|pll1|clk[0] ; u1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.400      ; 1.494      ;
; 0.842 ; readAddress[3]  ; ram:u2|altsyncram:altsyncram_component|altsyncram_rrl1:auto_generated|ram_block1a3~portb_address_reg0 ; u1|altpll_component|auto_generated|pll1|clk[0] ; u1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.400      ; 1.496      ;
; 0.854 ; readAddress[5]  ; ram:u2|altsyncram:altsyncram_component|altsyncram_rrl1:auto_generated|ram_block1a0~portb_address_reg0 ; u1|altpll_component|auto_generated|pll1|clk[0] ; u1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.391      ; 1.499      ;
; 0.860 ; readAddress[5]  ; ram:u2|altsyncram:altsyncram_component|altsyncram_rrl1:auto_generated|ram_block1a3~portb_address_reg0 ; u1|altpll_component|auto_generated|pll1|clk[0] ; u1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.402      ; 1.516      ;
; 0.862 ; readAddress[3]  ; ram:u2|altsyncram:altsyncram_component|altsyncram_rrl1:auto_generated|ram_block1a6~portb_address_reg0 ; u1|altpll_component|auto_generated|pll1|clk[0] ; u1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.391      ; 1.507      ;
; 0.865 ; readAddress[0]  ; ram:u2|altsyncram:altsyncram_component|altsyncram_rrl1:auto_generated|ram_block1a3~portb_address_reg0 ; u1|altpll_component|auto_generated|pll1|clk[0] ; u1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.402      ; 1.521      ;
; 0.865 ; readAddress[6]  ; ram:u2|altsyncram:altsyncram_component|altsyncram_rrl1:auto_generated|ram_block1a3~portb_address_reg0 ; u1|altpll_component|auto_generated|pll1|clk[0] ; u1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.400      ; 1.519      ;
; 0.865 ; which_bit[1]    ; which_bit[0]                                                                                          ; u1|altpll_component|auto_generated|pll1|clk[0] ; u1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 1.158      ;
; 0.866 ; readAddress[5]  ; ram:u2|altsyncram:altsyncram_component|altsyncram_rrl1:auto_generated|ram_block1a7~portb_address_reg0 ; u1|altpll_component|auto_generated|pll1|clk[0] ; u1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.392      ; 1.512      ;
; 0.872 ; readAddress[8]  ; ram:u2|altsyncram:altsyncram_component|altsyncram_rrl1:auto_generated|ram_block1a3~portb_address_reg0 ; u1|altpll_component|auto_generated|pll1|clk[0] ; u1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.393      ; 1.519      ;
; 0.872 ; readAddress[3]  ; ram:u2|altsyncram:altsyncram_component|altsyncram_rrl1:auto_generated|ram_block1a4~portb_address_reg0 ; u1|altpll_component|auto_generated|pll1|clk[0] ; u1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.391      ; 1.517      ;
; 0.872 ; readAddress[5]  ; ram:u2|altsyncram:altsyncram_component|altsyncram_rrl1:auto_generated|ram_block1a4~portb_address_reg0 ; u1|altpll_component|auto_generated|pll1|clk[0] ; u1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.393      ; 1.519      ;
; 0.873 ; readAddress[5]  ; ram:u2|altsyncram:altsyncram_component|altsyncram_rrl1:auto_generated|ram_block1a1~portb_address_reg0 ; u1|altpll_component|auto_generated|pll1|clk[0] ; u1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.393      ; 1.520      ;
; 0.873 ; readAddress[1]  ; ram:u2|altsyncram:altsyncram_component|altsyncram_rrl1:auto_generated|ram_block1a7~portb_address_reg0 ; u1|altpll_component|auto_generated|pll1|clk[0] ; u1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.390      ; 1.517      ;
; 0.874 ; readAddress[0]  ; ram:u2|altsyncram:altsyncram_component|altsyncram_rrl1:auto_generated|ram_block1a4~portb_address_reg0 ; u1|altpll_component|auto_generated|pll1|clk[0] ; u1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.393      ; 1.521      ;
; 0.874 ; readAddress[4]  ; ram:u2|altsyncram:altsyncram_component|altsyncram_rrl1:auto_generated|ram_block1a5~portb_address_reg0 ; u1|altpll_component|auto_generated|pll1|clk[0] ; u1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.398      ; 1.526      ;
; 0.879 ; readAddress[4]  ; ram:u2|altsyncram:altsyncram_component|altsyncram_rrl1:auto_generated|ram_block1a7~portb_address_reg0 ; u1|altpll_component|auto_generated|pll1|clk[0] ; u1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.390      ; 1.523      ;
; 0.880 ; readAddress[3]  ; ram:u2|altsyncram:altsyncram_component|altsyncram_rrl1:auto_generated|ram_block1a5~portb_address_reg0 ; u1|altpll_component|auto_generated|pll1|clk[0] ; u1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.398      ; 1.532      ;
; 0.882 ; readAddress[5]  ; ram:u2|altsyncram:altsyncram_component|altsyncram_rrl1:auto_generated|ram_block1a6~portb_address_reg0 ; u1|altpll_component|auto_generated|pll1|clk[0] ; u1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.393      ; 1.529      ;
; 0.883 ; readAddress[1]  ; ram:u2|altsyncram:altsyncram_component|altsyncram_rrl1:auto_generated|ram_block1a4~portb_address_reg0 ; u1|altpll_component|auto_generated|pll1|clk[0] ; u1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.391      ; 1.528      ;
; 0.883 ; readAddress[8]  ; ram:u2|altsyncram:altsyncram_component|altsyncram_rrl1:auto_generated|ram_block1a4~portb_address_reg0 ; u1|altpll_component|auto_generated|pll1|clk[0] ; u1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.384      ; 1.521      ;
; 0.885 ; readAddress[6]  ; ram:u2|altsyncram:altsyncram_component|altsyncram_rrl1:auto_generated|ram_block1a7~portb_address_reg0 ; u1|altpll_component|auto_generated|pll1|clk[0] ; u1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.390      ; 1.529      ;
; 0.887 ; readAddress[4]  ; ram:u2|altsyncram:altsyncram_component|altsyncram_rrl1:auto_generated|ram_block1a3~portb_address_reg0 ; u1|altpll_component|auto_generated|pll1|clk[0] ; u1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.400      ; 1.541      ;
; 0.892 ; readAddress[10] ; ram:u2|altsyncram:altsyncram_component|altsyncram_rrl1:auto_generated|ram_block1a2~portb_address_reg0 ; u1|altpll_component|auto_generated|pll1|clk[0] ; u1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.421      ; 1.567      ;
+-------+-----------------+-------------------------------------------------------------------------------------------------------+------------------------------------------------+------------------------------------------------+--------------+------------+------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Hold: 'u1|altpll_component|auto_generated|pll1|clk[1]'                                                                                                             ;
+-------+------------------+--------------------+------------------------------------------------+------------------------------------------------+--------------+------------+------------+
; Slack ; From Node        ; To Node            ; Launch Clock                                   ; Latch Clock                                    ; Relationship ; Clock Skew ; Data Delay ;
+-------+------------------+--------------------+------------------------------------------------+------------------------------------------------+--------------+------------+------------+
; 0.465 ; pwmBrightness[4] ; pwmBrightness[4]   ; u1|altpll_component|auto_generated|pll1|clk[1] ; u1|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.081      ; 0.758      ;
; 0.726 ; pwmBrightness[5] ; backlight_pwm~reg0 ; u1|altpll_component|auto_generated|pll1|clk[1] ; u1|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.082      ; 1.020      ;
; 0.885 ; pwmBrightness[4] ; pwmBrightness[5]   ; u1|altpll_component|auto_generated|pll1|clk[1] ; u1|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.081      ; 1.178      ;
; 0.905 ; pwmBrightness[4] ; pwmBrightness[6]   ; u1|altpll_component|auto_generated|pll1|clk[1] ; u1|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.081      ; 1.198      ;
; 0.921 ; pwmBrightness[6] ; backlight_pwm~reg0 ; u1|altpll_component|auto_generated|pll1|clk[1] ; u1|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.082      ; 1.215      ;
; 0.955 ; pwmBrightness[2] ; pwmBrightness[2]   ; u1|altpll_component|auto_generated|pll1|clk[1] ; u1|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.082      ; 1.249      ;
; 1.004 ; pwmBrightness[4] ; pwmBrightness[7]   ; u1|altpll_component|auto_generated|pll1|clk[1] ; u1|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.081      ; 1.297      ;
; 1.010 ; pwmBrightness[4] ; pwmBrightness[3]   ; u1|altpll_component|auto_generated|pll1|clk[1] ; u1|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.081      ; 1.303      ;
; 1.039 ; pwmBrightness[7] ; backlight_pwm~reg0 ; u1|altpll_component|auto_generated|pll1|clk[1] ; u1|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.082      ; 1.333      ;
; 1.050 ; pwmBrightness[4] ; pwmBrightness[0]   ; u1|altpll_component|auto_generated|pll1|clk[1] ; u1|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.081      ; 1.343      ;
; 1.057 ; pwmBrightness[4] ; pwmBrightness[1]   ; u1|altpll_component|auto_generated|pll1|clk[1] ; u1|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.081      ; 1.350      ;
; 1.108 ; pwmBrightness[1] ; pwmBrightness[2]   ; u1|altpll_component|auto_generated|pll1|clk[1] ; u1|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.082      ; 1.402      ;
; 1.117 ; pwmBrightness[0] ; pwmBrightness[2]   ; u1|altpll_component|auto_generated|pll1|clk[1] ; u1|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.082      ; 1.411      ;
; 1.141 ; pwmBrightness[6] ; pwmBrightness[6]   ; u1|altpll_component|auto_generated|pll1|clk[1] ; u1|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.082      ; 1.435      ;
; 1.161 ; pwmBrightness[5] ; pwmBrightness[5]   ; u1|altpll_component|auto_generated|pll1|clk[1] ; u1|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.082      ; 1.455      ;
; 1.277 ; pwmBrightness[3] ; pwmBrightness[3]   ; u1|altpll_component|auto_generated|pll1|clk[1] ; u1|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.082      ; 1.571      ;
; 1.290 ; pwmBrightness[7] ; pwmBrightness[7]   ; u1|altpll_component|auto_generated|pll1|clk[1] ; u1|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.082      ; 1.584      ;
; 1.293 ; pwmBrightness[0] ; pwmBrightness[1]   ; u1|altpll_component|auto_generated|pll1|clk[1] ; u1|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.082      ; 1.587      ;
; 1.325 ; pwmBrightness[0] ; pwmBrightness[0]   ; u1|altpll_component|auto_generated|pll1|clk[1] ; u1|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.082      ; 1.619      ;
; 1.363 ; pwmBrightness[0] ; pwmBrightness[4]   ; u1|altpll_component|auto_generated|pll1|clk[1] ; u1|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.082      ; 1.657      ;
; 1.373 ; pwmBrightness[5] ; pwmBrightness[3]   ; u1|altpll_component|auto_generated|pll1|clk[1] ; u1|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.082      ; 1.667      ;
; 1.378 ; pwmBrightness[5] ; pwmBrightness[7]   ; u1|altpll_component|auto_generated|pll1|clk[1] ; u1|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.082      ; 1.672      ;
; 1.380 ; pwmBrightness[1] ; backlight_pwm~reg0 ; u1|altpll_component|auto_generated|pll1|clk[1] ; u1|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.082      ; 1.674      ;
; 1.391 ; pwmBrightness[1] ; pwmBrightness[1]   ; u1|altpll_component|auto_generated|pll1|clk[1] ; u1|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.082      ; 1.685      ;
; 1.398 ; pwmBrightness[5] ; pwmBrightness[1]   ; u1|altpll_component|auto_generated|pll1|clk[1] ; u1|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.082      ; 1.692      ;
; 1.404 ; pwmBrightness[5] ; pwmBrightness[0]   ; u1|altpll_component|auto_generated|pll1|clk[1] ; u1|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.082      ; 1.698      ;
; 1.432 ; pwmBrightness[0] ; pwmBrightness[7]   ; u1|altpll_component|auto_generated|pll1|clk[1] ; u1|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.082      ; 1.726      ;
; 1.440 ; pwmBrightness[0] ; pwmBrightness[3]   ; u1|altpll_component|auto_generated|pll1|clk[1] ; u1|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.082      ; 1.734      ;
; 1.442 ; pwmBrightness[0] ; pwmBrightness[6]   ; u1|altpll_component|auto_generated|pll1|clk[1] ; u1|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.082      ; 1.736      ;
; 1.454 ; pwmBrightness[0] ; pwmBrightness[5]   ; u1|altpll_component|auto_generated|pll1|clk[1] ; u1|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.082      ; 1.748      ;
; 1.456 ; pwmBrightness[5] ; pwmBrightness[4]   ; u1|altpll_component|auto_generated|pll1|clk[1] ; u1|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.082      ; 1.750      ;
; 1.498 ; pwmBrightness[5] ; pwmBrightness[6]   ; u1|altpll_component|auto_generated|pll1|clk[1] ; u1|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.082      ; 1.792      ;
; 1.523 ; pwmBrightness[3] ; pwmBrightness[5]   ; u1|altpll_component|auto_generated|pll1|clk[1] ; u1|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.082      ; 1.817      ;
; 1.547 ; pwmBrightness[6] ; pwmBrightness[3]   ; u1|altpll_component|auto_generated|pll1|clk[1] ; u1|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.082      ; 1.841      ;
; 1.552 ; pwmBrightness[6] ; pwmBrightness[7]   ; u1|altpll_component|auto_generated|pll1|clk[1] ; u1|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.082      ; 1.846      ;
; 1.572 ; pwmBrightness[6] ; pwmBrightness[1]   ; u1|altpll_component|auto_generated|pll1|clk[1] ; u1|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.082      ; 1.866      ;
; 1.578 ; pwmBrightness[6] ; pwmBrightness[0]   ; u1|altpll_component|auto_generated|pll1|clk[1] ; u1|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.082      ; 1.872      ;
; 1.625 ; pwmBrightness[6] ; pwmBrightness[4]   ; u1|altpll_component|auto_generated|pll1|clk[1] ; u1|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.082      ; 1.919      ;
; 1.641 ; pwmBrightness[2] ; pwmBrightness[1]   ; u1|altpll_component|auto_generated|pll1|clk[1] ; u1|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.082      ; 1.935      ;
; 1.647 ; pwmBrightness[3] ; pwmBrightness[6]   ; u1|altpll_component|auto_generated|pll1|clk[1] ; u1|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.082      ; 1.941      ;
; 1.651 ; pwmBrightness[3] ; pwmBrightness[4]   ; u1|altpll_component|auto_generated|pll1|clk[1] ; u1|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.082      ; 1.945      ;
; 1.668 ; pwmBrightness[3] ; pwmBrightness[1]   ; u1|altpll_component|auto_generated|pll1|clk[1] ; u1|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.082      ; 1.962      ;
; 1.676 ; pwmBrightness[3] ; backlight_pwm~reg0 ; u1|altpll_component|auto_generated|pll1|clk[1] ; u1|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.082      ; 1.970      ;
; 1.709 ; pwmBrightness[7] ; pwmBrightness[3]   ; u1|altpll_component|auto_generated|pll1|clk[1] ; u1|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.082      ; 2.003      ;
; 1.711 ; pwmBrightness[2] ; pwmBrightness[4]   ; u1|altpll_component|auto_generated|pll1|clk[1] ; u1|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.082      ; 2.005      ;
; 1.733 ; pwmBrightness[1] ; pwmBrightness[4]   ; u1|altpll_component|auto_generated|pll1|clk[1] ; u1|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.082      ; 2.027      ;
; 1.734 ; pwmBrightness[7] ; pwmBrightness[1]   ; u1|altpll_component|auto_generated|pll1|clk[1] ; u1|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.082      ; 2.028      ;
; 1.739 ; pwmBrightness[7] ; pwmBrightness[0]   ; u1|altpll_component|auto_generated|pll1|clk[1] ; u1|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.082      ; 2.033      ;
; 1.759 ; pwmBrightness[1] ; pwmBrightness[5]   ; u1|altpll_component|auto_generated|pll1|clk[1] ; u1|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.082      ; 2.053      ;
; 1.769 ; pwmBrightness[1] ; pwmBrightness[6]   ; u1|altpll_component|auto_generated|pll1|clk[1] ; u1|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.082      ; 2.063      ;
; 1.771 ; pwmBrightness[1] ; pwmBrightness[3]   ; u1|altpll_component|auto_generated|pll1|clk[1] ; u1|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.082      ; 2.065      ;
; 1.773 ; pwmBrightness[7] ; pwmBrightness[4]   ; u1|altpll_component|auto_generated|pll1|clk[1] ; u1|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.082      ; 2.067      ;
; 1.774 ; pwmBrightness[4] ; backlight_pwm~reg0 ; u1|altpll_component|auto_generated|pll1|clk[1] ; u1|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.081      ; 2.067      ;
; 1.780 ; pwmBrightness[2] ; pwmBrightness[7]   ; u1|altpll_component|auto_generated|pll1|clk[1] ; u1|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.082      ; 2.074      ;
; 1.782 ; pwmBrightness[1] ; pwmBrightness[7]   ; u1|altpll_component|auto_generated|pll1|clk[1] ; u1|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.082      ; 2.076      ;
; 1.787 ; pwmBrightness[3] ; pwmBrightness[7]   ; u1|altpll_component|auto_generated|pll1|clk[1] ; u1|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.082      ; 2.081      ;
; 1.788 ; pwmBrightness[2] ; pwmBrightness[3]   ; u1|altpll_component|auto_generated|pll1|clk[1] ; u1|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.082      ; 2.082      ;
; 1.790 ; pwmBrightness[2] ; pwmBrightness[6]   ; u1|altpll_component|auto_generated|pll1|clk[1] ; u1|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.082      ; 2.084      ;
; 1.800 ; pwmBrightness[2] ; pwmBrightness[0]   ; u1|altpll_component|auto_generated|pll1|clk[1] ; u1|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.082      ; 2.094      ;
; 1.802 ; pwmBrightness[2] ; pwmBrightness[5]   ; u1|altpll_component|auto_generated|pll1|clk[1] ; u1|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.082      ; 2.096      ;
; 1.827 ; pwmBrightness[3] ; pwmBrightness[0]   ; u1|altpll_component|auto_generated|pll1|clk[1] ; u1|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.082      ; 2.121      ;
; 1.827 ; pwmBrightness[1] ; pwmBrightness[0]   ; u1|altpll_component|auto_generated|pll1|clk[1] ; u1|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.082      ; 2.121      ;
; 1.876 ; pwmBrightness[6] ; pwmBrightness[5]   ; u1|altpll_component|auto_generated|pll1|clk[1] ; u1|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.082      ; 2.170      ;
; 1.889 ; pwmBrightness[2] ; backlight_pwm~reg0 ; u1|altpll_component|auto_generated|pll1|clk[1] ; u1|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.082      ; 2.183      ;
; 1.995 ; pwmBrightness[7] ; pwmBrightness[6]   ; u1|altpll_component|auto_generated|pll1|clk[1] ; u1|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.082      ; 2.289      ;
; 2.038 ; pwmBrightness[7] ; pwmBrightness[5]   ; u1|altpll_component|auto_generated|pll1|clk[1] ; u1|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.082      ; 2.332      ;
+-------+------------------+--------------------+------------------------------------------------+------------------------------------------------+--------------+------------+------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Minimum Pulse Width: 'dotClock'                                                                                                                                     ;
+--------+--------------+----------------+------------------+----------+------------+-------------------------------------------------------------------------------------------------------+
; Slack  ; Actual Width ; Required Width ; Type             ; Clock    ; Clock Edge ; Target                                                                                                ;
+--------+--------------+----------------+------------------+----------+------------+-------------------------------------------------------------------------------------------------------+
; -3.201 ; 1.000        ; 4.201          ; Min Period       ; dotClock ; Rise       ; ram:u2|altsyncram:altsyncram_component|altsyncram_rrl1:auto_generated|ram_block1a0~porta_address_reg0 ;
; -3.201 ; 1.000        ; 4.201          ; Min Period       ; dotClock ; Rise       ; ram:u2|altsyncram:altsyncram_component|altsyncram_rrl1:auto_generated|ram_block1a0~porta_datain_reg0  ;
; -3.201 ; 1.000        ; 4.201          ; Min Period       ; dotClock ; Rise       ; ram:u2|altsyncram:altsyncram_component|altsyncram_rrl1:auto_generated|ram_block1a1~porta_address_reg0 ;
; -3.201 ; 1.000        ; 4.201          ; Min Period       ; dotClock ; Rise       ; ram:u2|altsyncram:altsyncram_component|altsyncram_rrl1:auto_generated|ram_block1a1~porta_datain_reg0  ;
; -3.201 ; 1.000        ; 4.201          ; Min Period       ; dotClock ; Rise       ; ram:u2|altsyncram:altsyncram_component|altsyncram_rrl1:auto_generated|ram_block1a2~porta_address_reg0 ;
; -3.201 ; 1.000        ; 4.201          ; Min Period       ; dotClock ; Rise       ; ram:u2|altsyncram:altsyncram_component|altsyncram_rrl1:auto_generated|ram_block1a2~porta_datain_reg0  ;
; -3.201 ; 1.000        ; 4.201          ; Min Period       ; dotClock ; Rise       ; ram:u2|altsyncram:altsyncram_component|altsyncram_rrl1:auto_generated|ram_block1a3~porta_address_reg0 ;
; -3.201 ; 1.000        ; 4.201          ; Min Period       ; dotClock ; Rise       ; ram:u2|altsyncram:altsyncram_component|altsyncram_rrl1:auto_generated|ram_block1a3~porta_datain_reg0  ;
; -3.201 ; 1.000        ; 4.201          ; Min Period       ; dotClock ; Rise       ; ram:u2|altsyncram:altsyncram_component|altsyncram_rrl1:auto_generated|ram_block1a4~porta_address_reg0 ;
; -3.201 ; 1.000        ; 4.201          ; Min Period       ; dotClock ; Rise       ; ram:u2|altsyncram:altsyncram_component|altsyncram_rrl1:auto_generated|ram_block1a4~porta_datain_reg0  ;
; -3.201 ; 1.000        ; 4.201          ; Min Period       ; dotClock ; Rise       ; ram:u2|altsyncram:altsyncram_component|altsyncram_rrl1:auto_generated|ram_block1a5~porta_address_reg0 ;
; -3.201 ; 1.000        ; 4.201          ; Min Period       ; dotClock ; Rise       ; ram:u2|altsyncram:altsyncram_component|altsyncram_rrl1:auto_generated|ram_block1a5~porta_datain_reg0  ;
; -3.201 ; 1.000        ; 4.201          ; Min Period       ; dotClock ; Rise       ; ram:u2|altsyncram:altsyncram_component|altsyncram_rrl1:auto_generated|ram_block1a6~porta_address_reg0 ;
; -3.201 ; 1.000        ; 4.201          ; Min Period       ; dotClock ; Rise       ; ram:u2|altsyncram:altsyncram_component|altsyncram_rrl1:auto_generated|ram_block1a6~porta_datain_reg0  ;
; -3.201 ; 1.000        ; 4.201          ; Min Period       ; dotClock ; Rise       ; ram:u2|altsyncram:altsyncram_component|altsyncram_rrl1:auto_generated|ram_block1a7~porta_address_reg0 ;
; -3.201 ; 1.000        ; 4.201          ; Min Period       ; dotClock ; Rise       ; ram:u2|altsyncram:altsyncram_component|altsyncram_rrl1:auto_generated|ram_block1a7~porta_datain_reg0  ;
; -3.000 ; 1.000        ; 4.000          ; Port Rate        ; dotClock ; Rise       ; dotClock                                                                                              ;
; 0.217  ; 0.452        ; 0.235          ; Low Pulse Width  ; dotClock ; Rise       ; ram:u2|altsyncram:altsyncram_component|altsyncram_rrl1:auto_generated|ram_block1a5~porta_address_reg0 ;
; 0.218  ; 0.453        ; 0.235          ; Low Pulse Width  ; dotClock ; Rise       ; ram:u2|altsyncram:altsyncram_component|altsyncram_rrl1:auto_generated|ram_block1a6~porta_address_reg0 ;
; 0.219  ; 0.454        ; 0.235          ; Low Pulse Width  ; dotClock ; Rise       ; ram:u2|altsyncram:altsyncram_component|altsyncram_rrl1:auto_generated|ram_block1a1~porta_address_reg0 ;
; 0.219  ; 0.454        ; 0.235          ; Low Pulse Width  ; dotClock ; Rise       ; ram:u2|altsyncram:altsyncram_component|altsyncram_rrl1:auto_generated|ram_block1a4~porta_address_reg0 ;
; 0.219  ; 0.454        ; 0.235          ; Low Pulse Width  ; dotClock ; Rise       ; ram:u2|altsyncram:altsyncram_component|altsyncram_rrl1:auto_generated|ram_block1a5~porta_datain_reg0  ;
; 0.220  ; 0.455        ; 0.235          ; Low Pulse Width  ; dotClock ; Rise       ; ram:u2|altsyncram:altsyncram_component|altsyncram_rrl1:auto_generated|ram_block1a6~porta_datain_reg0  ;
; 0.220  ; 0.455        ; 0.235          ; Low Pulse Width  ; dotClock ; Rise       ; ram:u2|altsyncram:altsyncram_component|altsyncram_rrl1:auto_generated|ram_block1a7~porta_address_reg0 ;
; 0.221  ; 0.456        ; 0.235          ; Low Pulse Width  ; dotClock ; Rise       ; ram:u2|altsyncram:altsyncram_component|altsyncram_rrl1:auto_generated|ram_block1a1~porta_datain_reg0  ;
; 0.221  ; 0.456        ; 0.235          ; Low Pulse Width  ; dotClock ; Rise       ; ram:u2|altsyncram:altsyncram_component|altsyncram_rrl1:auto_generated|ram_block1a4~porta_datain_reg0  ;
; 0.222  ; 0.457        ; 0.235          ; Low Pulse Width  ; dotClock ; Rise       ; ram:u2|altsyncram:altsyncram_component|altsyncram_rrl1:auto_generated|ram_block1a3~porta_address_reg0 ;
; 0.222  ; 0.457        ; 0.235          ; Low Pulse Width  ; dotClock ; Rise       ; ram:u2|altsyncram:altsyncram_component|altsyncram_rrl1:auto_generated|ram_block1a7~porta_datain_reg0  ;
; 0.224  ; 0.459        ; 0.235          ; Low Pulse Width  ; dotClock ; Rise       ; ram:u2|altsyncram:altsyncram_component|altsyncram_rrl1:auto_generated|ram_block1a2~porta_address_reg0 ;
; 0.224  ; 0.459        ; 0.235          ; Low Pulse Width  ; dotClock ; Rise       ; ram:u2|altsyncram:altsyncram_component|altsyncram_rrl1:auto_generated|ram_block1a3~porta_datain_reg0  ;
; 0.226  ; 0.461        ; 0.235          ; Low Pulse Width  ; dotClock ; Rise       ; ram:u2|altsyncram:altsyncram_component|altsyncram_rrl1:auto_generated|ram_block1a2~porta_datain_reg0  ;
; 0.232  ; 0.467        ; 0.235          ; Low Pulse Width  ; dotClock ; Rise       ; ram:u2|altsyncram:altsyncram_component|altsyncram_rrl1:auto_generated|ram_block1a0~porta_address_reg0 ;
; 0.234  ; 0.469        ; 0.235          ; Low Pulse Width  ; dotClock ; Rise       ; ram:u2|altsyncram:altsyncram_component|altsyncram_rrl1:auto_generated|ram_block1a0~porta_datain_reg0  ;
; 0.282  ; 0.517        ; 0.235          ; High Pulse Width ; dotClock ; Rise       ; ram:u2|altsyncram:altsyncram_component|altsyncram_rrl1:auto_generated|ram_block1a0~porta_datain_reg0  ;
; 0.285  ; 0.520        ; 0.235          ; High Pulse Width ; dotClock ; Rise       ; ram:u2|altsyncram:altsyncram_component|altsyncram_rrl1:auto_generated|ram_block1a0~porta_address_reg0 ;
; 0.289  ; 0.524        ; 0.235          ; High Pulse Width ; dotClock ; Rise       ; ram:u2|altsyncram:altsyncram_component|altsyncram_rrl1:auto_generated|ram_block1a2~porta_datain_reg0  ;
; 0.292  ; 0.527        ; 0.235          ; High Pulse Width ; dotClock ; Rise       ; ram:u2|altsyncram:altsyncram_component|altsyncram_rrl1:auto_generated|ram_block1a2~porta_address_reg0 ;
; 0.292  ; 0.527        ; 0.235          ; High Pulse Width ; dotClock ; Rise       ; ram:u2|altsyncram:altsyncram_component|altsyncram_rrl1:auto_generated|ram_block1a3~porta_datain_reg0  ;
; 0.293  ; 0.528        ; 0.235          ; High Pulse Width ; dotClock ; Rise       ; ram:u2|altsyncram:altsyncram_component|altsyncram_rrl1:auto_generated|ram_block1a4~porta_datain_reg0  ;
; 0.294  ; 0.529        ; 0.235          ; High Pulse Width ; dotClock ; Rise       ; ram:u2|altsyncram:altsyncram_component|altsyncram_rrl1:auto_generated|ram_block1a1~porta_datain_reg0  ;
; 0.294  ; 0.529        ; 0.235          ; High Pulse Width ; dotClock ; Rise       ; ram:u2|altsyncram:altsyncram_component|altsyncram_rrl1:auto_generated|ram_block1a7~porta_datain_reg0  ;
; 0.295  ; 0.530        ; 0.235          ; High Pulse Width ; dotClock ; Rise       ; ram:u2|altsyncram:altsyncram_component|altsyncram_rrl1:auto_generated|ram_block1a3~porta_address_reg0 ;
; 0.295  ; 0.530        ; 0.235          ; High Pulse Width ; dotClock ; Rise       ; ram:u2|altsyncram:altsyncram_component|altsyncram_rrl1:auto_generated|ram_block1a5~porta_datain_reg0  ;
; 0.295  ; 0.530        ; 0.235          ; High Pulse Width ; dotClock ; Rise       ; ram:u2|altsyncram:altsyncram_component|altsyncram_rrl1:auto_generated|ram_block1a6~porta_datain_reg0  ;
; 0.296  ; 0.531        ; 0.235          ; High Pulse Width ; dotClock ; Rise       ; ram:u2|altsyncram:altsyncram_component|altsyncram_rrl1:auto_generated|ram_block1a4~porta_address_reg0 ;
; 0.297  ; 0.532        ; 0.235          ; High Pulse Width ; dotClock ; Rise       ; ram:u2|altsyncram:altsyncram_component|altsyncram_rrl1:auto_generated|ram_block1a1~porta_address_reg0 ;
; 0.297  ; 0.532        ; 0.235          ; High Pulse Width ; dotClock ; Rise       ; ram:u2|altsyncram:altsyncram_component|altsyncram_rrl1:auto_generated|ram_block1a7~porta_address_reg0 ;
; 0.298  ; 0.533        ; 0.235          ; High Pulse Width ; dotClock ; Rise       ; ram:u2|altsyncram:altsyncram_component|altsyncram_rrl1:auto_generated|ram_block1a5~porta_address_reg0 ;
; 0.298  ; 0.533        ; 0.235          ; High Pulse Width ; dotClock ; Rise       ; ram:u2|altsyncram:altsyncram_component|altsyncram_rrl1:auto_generated|ram_block1a6~porta_address_reg0 ;
; 0.391  ; 0.391        ; 0.000          ; Low Pulse Width  ; dotClock ; Rise       ; dotClock~input|o                                                                                      ;
; 0.487  ; 0.487        ; 0.000          ; High Pulse Width ; dotClock ; Rise       ; u2|altsyncram_component|auto_generated|ram_block1a0|clk0                                              ;
; 0.495  ; 0.495        ; 0.000          ; High Pulse Width ; dotClock ; Rise       ; u2|altsyncram_component|auto_generated|ram_block1a2|clk0                                              ;
; 0.495  ; 0.495        ; 0.000          ; Low Pulse Width  ; dotClock ; Rise       ; u2|altsyncram_component|auto_generated|ram_block1a5|clk0                                              ;
; 0.495  ; 0.495        ; 0.000          ; Low Pulse Width  ; dotClock ; Rise       ; u2|altsyncram_component|auto_generated|ram_block1a6|clk0                                              ;
; 0.496  ; 0.496        ; 0.000          ; Low Pulse Width  ; dotClock ; Rise       ; u2|altsyncram_component|auto_generated|ram_block1a1|clk0                                              ;
; 0.496  ; 0.496        ; 0.000          ; Low Pulse Width  ; dotClock ; Rise       ; u2|altsyncram_component|auto_generated|ram_block1a7|clk0                                              ;
; 0.497  ; 0.497        ; 0.000          ; High Pulse Width ; dotClock ; Rise       ; u2|altsyncram_component|auto_generated|ram_block1a3|clk0                                              ;
; 0.497  ; 0.497        ; 0.000          ; Low Pulse Width  ; dotClock ; Rise       ; u2|altsyncram_component|auto_generated|ram_block1a4|clk0                                              ;
; 0.498  ; 0.498        ; 0.000          ; Low Pulse Width  ; dotClock ; Rise       ; u2|altsyncram_component|auto_generated|ram_block1a3|clk0                                              ;
; 0.499  ; 0.499        ; 0.000          ; High Pulse Width ; dotClock ; Rise       ; u2|altsyncram_component|auto_generated|ram_block1a7|clk0                                              ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; dotClock ; Rise       ; dotClock~input|i                                                                                      ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; dotClock ; Rise       ; dotClock~input|i                                                                                      ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; dotClock ; Rise       ; u2|altsyncram_component|auto_generated|ram_block1a1|clk0                                              ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; dotClock ; Rise       ; u2|altsyncram_component|auto_generated|ram_block1a4|clk0                                              ;
; 0.501  ; 0.501        ; 0.000          ; Low Pulse Width  ; dotClock ; Rise       ; u2|altsyncram_component|auto_generated|ram_block1a2|clk0                                              ;
; 0.501  ; 0.501        ; 0.000          ; High Pulse Width ; dotClock ; Rise       ; u2|altsyncram_component|auto_generated|ram_block1a6|clk0                                              ;
; 0.502  ; 0.502        ; 0.000          ; High Pulse Width ; dotClock ; Rise       ; u2|altsyncram_component|auto_generated|ram_block1a5|clk0                                              ;
; 0.508  ; 0.508        ; 0.000          ; Low Pulse Width  ; dotClock ; Rise       ; u2|altsyncram_component|auto_generated|ram_block1a0|clk0                                              ;
; 0.609  ; 0.609        ; 0.000          ; High Pulse Width ; dotClock ; Rise       ; dotClock~input|o                                                                                      ;
+--------+--------------+----------------+------------------+----------+------------+-------------------------------------------------------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Minimum Pulse Width: 'u1|altpll_component|auto_generated|pll1|clk[0]'                                                                                                                                    ;
+-------+--------------+----------------+------------------+------------------------------------------------+------------+-------------------------------------------------------------------------------------------------------+
; Slack ; Actual Width ; Required Width ; Type             ; Clock                                          ; Clock Edge ; Target                                                                                                ;
+-------+--------------+----------------+------------------+------------------------------------------------+------------+-------------------------------------------------------------------------------------------------------+
; 0.263 ; 4.464        ; 4.201          ; Min Period       ; u1|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; ram:u2|altsyncram:altsyncram_component|altsyncram_rrl1:auto_generated|q_b[0]                          ;
; 0.263 ; 4.464        ; 4.201          ; Min Period       ; u1|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; ram:u2|altsyncram:altsyncram_component|altsyncram_rrl1:auto_generated|q_b[1]                          ;
; 0.263 ; 4.464        ; 4.201          ; Min Period       ; u1|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; ram:u2|altsyncram:altsyncram_component|altsyncram_rrl1:auto_generated|q_b[2]                          ;
; 0.263 ; 4.464        ; 4.201          ; Min Period       ; u1|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; ram:u2|altsyncram:altsyncram_component|altsyncram_rrl1:auto_generated|q_b[3]                          ;
; 0.263 ; 4.464        ; 4.201          ; Min Period       ; u1|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; ram:u2|altsyncram:altsyncram_component|altsyncram_rrl1:auto_generated|q_b[4]                          ;
; 0.263 ; 4.464        ; 4.201          ; Min Period       ; u1|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; ram:u2|altsyncram:altsyncram_component|altsyncram_rrl1:auto_generated|q_b[5]                          ;
; 0.263 ; 4.464        ; 4.201          ; Min Period       ; u1|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; ram:u2|altsyncram:altsyncram_component|altsyncram_rrl1:auto_generated|q_b[6]                          ;
; 0.263 ; 4.464        ; 4.201          ; Min Period       ; u1|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; ram:u2|altsyncram:altsyncram_component|altsyncram_rrl1:auto_generated|q_b[7]                          ;
; 0.263 ; 4.464        ; 4.201          ; Min Period       ; u1|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; ram:u2|altsyncram:altsyncram_component|altsyncram_rrl1:auto_generated|ram_block1a0~portb_address_reg0 ;
; 0.263 ; 4.464        ; 4.201          ; Min Period       ; u1|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; ram:u2|altsyncram:altsyncram_component|altsyncram_rrl1:auto_generated|ram_block1a1~portb_address_reg0 ;
; 0.263 ; 4.464        ; 4.201          ; Min Period       ; u1|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; ram:u2|altsyncram:altsyncram_component|altsyncram_rrl1:auto_generated|ram_block1a2~portb_address_reg0 ;
; 0.263 ; 4.464        ; 4.201          ; Min Period       ; u1|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; ram:u2|altsyncram:altsyncram_component|altsyncram_rrl1:auto_generated|ram_block1a3~portb_address_reg0 ;
; 0.263 ; 4.464        ; 4.201          ; Min Period       ; u1|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; ram:u2|altsyncram:altsyncram_component|altsyncram_rrl1:auto_generated|ram_block1a4~portb_address_reg0 ;
; 0.263 ; 4.464        ; 4.201          ; Min Period       ; u1|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; ram:u2|altsyncram:altsyncram_component|altsyncram_rrl1:auto_generated|ram_block1a5~portb_address_reg0 ;
; 0.263 ; 4.464        ; 4.201          ; Min Period       ; u1|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; ram:u2|altsyncram:altsyncram_component|altsyncram_rrl1:auto_generated|ram_block1a6~portb_address_reg0 ;
; 0.263 ; 4.464        ; 4.201          ; Min Period       ; u1|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; ram:u2|altsyncram:altsyncram_component|altsyncram_rrl1:auto_generated|ram_block1a7~portb_address_reg0 ;
; 1.930 ; 2.150        ; 0.220          ; High Pulse Width ; u1|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; greenE[2]                                                                                             ;
; 1.930 ; 2.150        ; 0.220          ; High Pulse Width ; u1|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; greenE[3]                                                                                             ;
; 1.930 ; 2.150        ; 0.220          ; High Pulse Width ; u1|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; greenE[4]                                                                                             ;
; 1.930 ; 2.150        ; 0.220          ; High Pulse Width ; u1|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; greenE[5]                                                                                             ;
; 1.931 ; 2.151        ; 0.220          ; High Pulse Width ; u1|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; blueE[3]                                                                                              ;
; 1.931 ; 2.151        ; 0.220          ; High Pulse Width ; u1|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; blueE[4]                                                                                              ;
; 1.931 ; 2.151        ; 0.220          ; High Pulse Width ; u1|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; blueE[5]                                                                                              ;
; 1.932 ; 2.152        ; 0.220          ; High Pulse Width ; u1|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; redO[2]                                                                                               ;
; 1.939 ; 2.159        ; 0.220          ; High Pulse Width ; u1|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; greenO[2]                                                                                             ;
; 1.939 ; 2.159        ; 0.220          ; High Pulse Width ; u1|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; greenO[3]                                                                                             ;
; 1.939 ; 2.159        ; 0.220          ; High Pulse Width ; u1|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; greenO[4]                                                                                             ;
; 1.939 ; 2.159        ; 0.220          ; High Pulse Width ; u1|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; greenO[5]                                                                                             ;
; 1.939 ; 2.159        ; 0.220          ; High Pulse Width ; u1|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; redO[3]                                                                                               ;
; 1.939 ; 2.159        ; 0.220          ; High Pulse Width ; u1|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; redO[4]                                                                                               ;
; 1.939 ; 2.159        ; 0.220          ; High Pulse Width ; u1|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; redO[5]                                                                                               ;
; 1.941 ; 2.161        ; 0.220          ; High Pulse Width ; u1|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; redE[3]                                                                                               ;
; 1.941 ; 2.161        ; 0.220          ; High Pulse Width ; u1|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; redE[4]                                                                                               ;
; 1.941 ; 2.161        ; 0.220          ; High Pulse Width ; u1|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; redE[5]                                                                                               ;
; 1.942 ; 2.162        ; 0.220          ; High Pulse Width ; u1|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; blueO[2]                                                                                              ;
; 1.942 ; 2.162        ; 0.220          ; High Pulse Width ; u1|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; blueO[3]                                                                                              ;
; 1.942 ; 2.162        ; 0.220          ; High Pulse Width ; u1|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; blueO[4]                                                                                              ;
; 1.942 ; 2.162        ; 0.220          ; High Pulse Width ; u1|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; blueO[5]                                                                                              ;
; 1.952 ; 2.172        ; 0.220          ; High Pulse Width ; u1|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; blueE[0]                                                                                              ;
; 1.952 ; 2.172        ; 0.220          ; High Pulse Width ; u1|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; blueE[1]                                                                                              ;
; 1.952 ; 2.172        ; 0.220          ; High Pulse Width ; u1|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; blueE[2]                                                                                              ;
; 1.952 ; 2.172        ; 0.220          ; High Pulse Width ; u1|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; blueO[1]                                                                                              ;
; 1.952 ; 2.172        ; 0.220          ; High Pulse Width ; u1|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; greenE[1]                                                                                             ;
; 1.952 ; 2.172        ; 0.220          ; High Pulse Width ; u1|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; greenO[1]                                                                                             ;
; 1.952 ; 2.172        ; 0.220          ; High Pulse Width ; u1|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; redE[0]                                                                                               ;
; 1.952 ; 2.172        ; 0.220          ; High Pulse Width ; u1|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; redE[1]                                                                                               ;
; 1.952 ; 2.172        ; 0.220          ; High Pulse Width ; u1|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; redE[2]                                                                                               ;
; 1.952 ; 2.172        ; 0.220          ; High Pulse Width ; u1|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; redO[0]                                                                                               ;
; 1.952 ; 2.172        ; 0.220          ; High Pulse Width ; u1|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; redO[1]                                                                                               ;
; 1.953 ; 2.173        ; 0.220          ; High Pulse Width ; u1|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; pixelX[1]                                                                                             ;
; 1.953 ; 2.173        ; 0.220          ; High Pulse Width ; u1|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; pixelX[2]                                                                                             ;
; 1.953 ; 2.173        ; 0.220          ; High Pulse Width ; u1|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; pixelX[3]                                                                                             ;
; 1.953 ; 2.173        ; 0.220          ; High Pulse Width ; u1|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; pixelX[4]                                                                                             ;
; 1.953 ; 2.173        ; 0.220          ; High Pulse Width ; u1|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; pixelX[5]                                                                                             ;
; 1.953 ; 2.173        ; 0.220          ; High Pulse Width ; u1|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; pixelX[6]                                                                                             ;
; 1.953 ; 2.173        ; 0.220          ; High Pulse Width ; u1|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; pixelX[7]                                                                                             ;
; 1.954 ; 2.174        ; 0.220          ; High Pulse Width ; u1|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; readAddress[1]                                                                                        ;
; 1.954 ; 2.174        ; 0.220          ; High Pulse Width ; u1|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; readAddress[3]                                                                                        ;
; 1.954 ; 2.174        ; 0.220          ; High Pulse Width ; u1|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; readAddress[4]                                                                                        ;
; 1.954 ; 2.174        ; 0.220          ; High Pulse Width ; u1|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; readAddress[6]                                                                                        ;
; 1.954 ; 2.174        ; 0.220          ; High Pulse Width ; u1|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; readAddress[8]                                                                                        ;
; 1.955 ; 2.175        ; 0.220          ; High Pulse Width ; u1|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; hCurrent[0]                                                                                           ;
; 1.955 ; 2.175        ; 0.220          ; High Pulse Width ; u1|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; hCurrent[11]                                                                                          ;
; 1.955 ; 2.175        ; 0.220          ; High Pulse Width ; u1|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; hCurrent[12]                                                                                          ;
; 1.955 ; 2.175        ; 0.220          ; High Pulse Width ; u1|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; hCurrent[13]                                                                                          ;
; 1.955 ; 2.175        ; 0.220          ; High Pulse Width ; u1|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; hCurrent[14]                                                                                          ;
; 1.955 ; 2.175        ; 0.220          ; High Pulse Width ; u1|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; hCurrent[15]                                                                                          ;
; 1.955 ; 2.175        ; 0.220          ; High Pulse Width ; u1|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; hCurrent[1]                                                                                           ;
; 1.955 ; 2.175        ; 0.220          ; High Pulse Width ; u1|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; hCurrent[2]                                                                                           ;
; 1.955 ; 2.175        ; 0.220          ; High Pulse Width ; u1|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; hCurrent[3]                                                                                           ;
; 1.955 ; 2.175        ; 0.220          ; High Pulse Width ; u1|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; hCurrent[5]                                                                                           ;
; 1.955 ; 2.175        ; 0.220          ; High Pulse Width ; u1|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; hCurrent[6]                                                                                           ;
; 1.955 ; 2.175        ; 0.220          ; High Pulse Width ; u1|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; hCurrent[7]                                                                                           ;
; 1.955 ; 2.175        ; 0.220          ; High Pulse Width ; u1|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; hCurrent[8]                                                                                           ;
; 1.955 ; 2.175        ; 0.220          ; High Pulse Width ; u1|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; hCurrent[9]                                                                                           ;
; 1.955 ; 2.175        ; 0.220          ; High Pulse Width ; u1|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; readAddress[0]                                                                                        ;
; 1.955 ; 2.175        ; 0.220          ; High Pulse Width ; u1|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; readAddress[5]                                                                                        ;
; 1.956 ; 2.176        ; 0.220          ; High Pulse Width ; u1|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; currentPixel[0]                                                                                       ;
; 1.956 ; 2.176        ; 0.220          ; High Pulse Width ; u1|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; currentPixel[10]                                                                                      ;
; 1.956 ; 2.176        ; 0.220          ; High Pulse Width ; u1|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; currentPixel[11]                                                                                      ;
; 1.956 ; 2.176        ; 0.220          ; High Pulse Width ; u1|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; currentPixel[12]                                                                                      ;
; 1.956 ; 2.176        ; 0.220          ; High Pulse Width ; u1|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; currentPixel[1]                                                                                       ;
; 1.956 ; 2.176        ; 0.220          ; High Pulse Width ; u1|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; currentPixel[2]                                                                                       ;
; 1.956 ; 2.176        ; 0.220          ; High Pulse Width ; u1|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; currentPixel[3]                                                                                       ;
; 1.956 ; 2.176        ; 0.220          ; High Pulse Width ; u1|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; currentPixel[4]                                                                                       ;
; 1.956 ; 2.176        ; 0.220          ; High Pulse Width ; u1|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; currentPixel[5]                                                                                       ;
; 1.956 ; 2.176        ; 0.220          ; High Pulse Width ; u1|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; currentPixel[6]                                                                                       ;
; 1.956 ; 2.176        ; 0.220          ; High Pulse Width ; u1|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; currentPixel[7]                                                                                       ;
; 1.956 ; 2.176        ; 0.220          ; High Pulse Width ; u1|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; currentPixel[8]                                                                                       ;
; 1.956 ; 2.176        ; 0.220          ; High Pulse Width ; u1|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; currentPixel[9]                                                                                       ;
; 1.956 ; 2.176        ; 0.220          ; High Pulse Width ; u1|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; readAddress[10]                                                                                       ;
; 1.956 ; 2.176        ; 0.220          ; High Pulse Width ; u1|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; readAddress[12]                                                                                       ;
; 1.956 ; 2.176        ; 0.220          ; High Pulse Width ; u1|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; readAddress[2]                                                                                        ;
; 1.957 ; 2.177        ; 0.220          ; High Pulse Width ; u1|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; hCurrent[10]                                                                                          ;
; 1.957 ; 2.177        ; 0.220          ; High Pulse Width ; u1|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; hCurrent[4]                                                                                           ;
; 1.957 ; 2.177        ; 0.220          ; High Pulse Width ; u1|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; hsync                                                                                                 ;
; 1.957 ; 2.177        ; 0.220          ; High Pulse Width ; u1|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; readAddress[11]                                                                                       ;
; 1.957 ; 2.177        ; 0.220          ; High Pulse Width ; u1|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; readAddress[9]                                                                                        ;
; 1.957 ; 2.177        ; 0.220          ; High Pulse Width ; u1|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; which_bit[0]                                                                                          ;
; 1.957 ; 2.177        ; 0.220          ; High Pulse Width ; u1|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; which_bit[1]                                                                                          ;
+-------+--------------+----------------+------------------+------------------------------------------------+------------+-------------------------------------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Minimum Pulse Width: 'clock_50'                                                                                        ;
+--------+--------------+----------------+------------------+----------+------------+----------------------------------------------------------+
; Slack  ; Actual Width ; Required Width ; Type             ; Clock    ; Clock Edge ; Target                                                   ;
+--------+--------------+----------------+------------------+----------+------------+----------------------------------------------------------+
; 9.934  ; 9.934        ; 0.000          ; Low Pulse Width  ; clock_50 ; Rise       ; u1|altpll_component|auto_generated|pll1|clk[0]           ;
; 9.934  ; 9.934        ; 0.000          ; Low Pulse Width  ; clock_50 ; Rise       ; u1|altpll_component|auto_generated|pll1|clk[1]           ;
; 9.934  ; 9.934        ; 0.000          ; Low Pulse Width  ; clock_50 ; Rise       ; u1|altpll_component|auto_generated|pll1|observablevcoout ;
; 9.954  ; 9.954        ; 0.000          ; Low Pulse Width  ; clock_50 ; Rise       ; clock_50~input|o                                         ;
; 9.977  ; 9.977        ; 0.000          ; Low Pulse Width  ; clock_50 ; Rise       ; u1|altpll_component|auto_generated|pll1|inclk[0]         ;
; 10.000 ; 10.000       ; 0.000          ; High Pulse Width ; clock_50 ; Rise       ; clock_50~input|i                                         ;
; 10.000 ; 10.000       ; 0.000          ; Low Pulse Width  ; clock_50 ; Rise       ; clock_50~input|i                                         ;
; 10.022 ; 10.022       ; 0.000          ; High Pulse Width ; clock_50 ; Rise       ; u1|altpll_component|auto_generated|pll1|inclk[0]         ;
; 10.046 ; 10.046       ; 0.000          ; High Pulse Width ; clock_50 ; Rise       ; clock_50~input|o                                         ;
; 10.066 ; 10.066       ; 0.000          ; High Pulse Width ; clock_50 ; Rise       ; u1|altpll_component|auto_generated|pll1|clk[0]           ;
; 10.066 ; 10.066       ; 0.000          ; High Pulse Width ; clock_50 ; Rise       ; u1|altpll_component|auto_generated|pll1|clk[1]           ;
; 10.066 ; 10.066       ; 0.000          ; High Pulse Width ; clock_50 ; Rise       ; u1|altpll_component|auto_generated|pll1|observablevcoout ;
; 16.000 ; 20.000       ; 4.000          ; Port Rate        ; clock_50 ; Rise       ; clock_50                                                 ;
+--------+--------------+----------------+------------------+----------+------------+----------------------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Minimum Pulse Width: 'u1|altpll_component|auto_generated|pll1|clk[1]'                                                                                                       ;
+-----------+--------------+----------------+------------------+------------------------------------------------+------------+----------------------------------------------------------------------+
; Slack     ; Actual Width ; Required Width ; Type             ; Clock                                          ; Clock Edge ; Target                                                               ;
+-----------+--------------+----------------+------------------+------------------------------------------------+------------+----------------------------------------------------------------------+
; 7999.719  ; 7999.939     ; 0.220          ; High Pulse Width ; u1|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; backlight_pwm~reg0                                                   ;
; 7999.719  ; 7999.939     ; 0.220          ; High Pulse Width ; u1|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; pwmBrightness[0]                                                     ;
; 7999.719  ; 7999.939     ; 0.220          ; High Pulse Width ; u1|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; pwmBrightness[1]                                                     ;
; 7999.719  ; 7999.939     ; 0.220          ; High Pulse Width ; u1|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; pwmBrightness[2]                                                     ;
; 7999.719  ; 7999.939     ; 0.220          ; High Pulse Width ; u1|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; pwmBrightness[3]                                                     ;
; 7999.719  ; 7999.939     ; 0.220          ; High Pulse Width ; u1|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; pwmBrightness[4]                                                     ;
; 7999.719  ; 7999.939     ; 0.220          ; High Pulse Width ; u1|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; pwmBrightness[5]                                                     ;
; 7999.719  ; 7999.939     ; 0.220          ; High Pulse Width ; u1|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; pwmBrightness[6]                                                     ;
; 7999.719  ; 7999.939     ; 0.220          ; High Pulse Width ; u1|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; pwmBrightness[7]                                                     ;
; 7999.871  ; 8000.059     ; 0.188          ; Low Pulse Width  ; u1|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; pwmBrightness[0]                                                     ;
; 7999.871  ; 8000.059     ; 0.188          ; Low Pulse Width  ; u1|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; pwmBrightness[1]                                                     ;
; 7999.871  ; 8000.059     ; 0.188          ; Low Pulse Width  ; u1|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; pwmBrightness[2]                                                     ;
; 7999.871  ; 8000.059     ; 0.188          ; Low Pulse Width  ; u1|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; pwmBrightness[3]                                                     ;
; 7999.871  ; 8000.059     ; 0.188          ; Low Pulse Width  ; u1|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; pwmBrightness[5]                                                     ;
; 7999.871  ; 8000.059     ; 0.188          ; Low Pulse Width  ; u1|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; pwmBrightness[6]                                                     ;
; 7999.871  ; 8000.059     ; 0.188          ; Low Pulse Width  ; u1|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; pwmBrightness[7]                                                     ;
; 7999.872  ; 8000.060     ; 0.188          ; Low Pulse Width  ; u1|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; backlight_pwm~reg0                                                   ;
; 7999.872  ; 8000.060     ; 0.188          ; Low Pulse Width  ; u1|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; pwmBrightness[4]                                                     ;
; 7999.967  ; 7999.967     ; 0.000          ; High Pulse Width ; u1|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; u1|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl|inclk[0] ;
; 7999.967  ; 7999.967     ; 0.000          ; High Pulse Width ; u1|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; u1|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl|outclk   ;
; 7999.988  ; 7999.988     ; 0.000          ; High Pulse Width ; u1|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; backlight_pwm~reg0|clk                                               ;
; 7999.988  ; 7999.988     ; 0.000          ; High Pulse Width ; u1|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; pwmBrightness[0]|clk                                                 ;
; 7999.988  ; 7999.988     ; 0.000          ; High Pulse Width ; u1|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; pwmBrightness[1]|clk                                                 ;
; 7999.988  ; 7999.988     ; 0.000          ; High Pulse Width ; u1|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; pwmBrightness[2]|clk                                                 ;
; 7999.988  ; 7999.988     ; 0.000          ; High Pulse Width ; u1|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; pwmBrightness[3]|clk                                                 ;
; 7999.988  ; 7999.988     ; 0.000          ; High Pulse Width ; u1|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; pwmBrightness[4]|clk                                                 ;
; 7999.988  ; 7999.988     ; 0.000          ; High Pulse Width ; u1|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; pwmBrightness[5]|clk                                                 ;
; 7999.988  ; 7999.988     ; 0.000          ; High Pulse Width ; u1|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; pwmBrightness[6]|clk                                                 ;
; 7999.988  ; 7999.988     ; 0.000          ; High Pulse Width ; u1|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; pwmBrightness[7]|clk                                                 ;
; 8000.011  ; 8000.011     ; 0.000          ; Low Pulse Width  ; u1|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; pwmBrightness[0]|clk                                                 ;
; 8000.011  ; 8000.011     ; 0.000          ; Low Pulse Width  ; u1|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; pwmBrightness[1]|clk                                                 ;
; 8000.011  ; 8000.011     ; 0.000          ; Low Pulse Width  ; u1|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; pwmBrightness[2]|clk                                                 ;
; 8000.011  ; 8000.011     ; 0.000          ; Low Pulse Width  ; u1|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; pwmBrightness[3]|clk                                                 ;
; 8000.011  ; 8000.011     ; 0.000          ; Low Pulse Width  ; u1|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; pwmBrightness[5]|clk                                                 ;
; 8000.011  ; 8000.011     ; 0.000          ; Low Pulse Width  ; u1|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; pwmBrightness[6]|clk                                                 ;
; 8000.011  ; 8000.011     ; 0.000          ; Low Pulse Width  ; u1|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; pwmBrightness[7]|clk                                                 ;
; 8000.012  ; 8000.012     ; 0.000          ; Low Pulse Width  ; u1|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; backlight_pwm~reg0|clk                                               ;
; 8000.012  ; 8000.012     ; 0.000          ; Low Pulse Width  ; u1|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; pwmBrightness[4]|clk                                                 ;
; 8000.031  ; 8000.031     ; 0.000          ; Low Pulse Width  ; u1|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; u1|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl|inclk[0] ;
; 8000.031  ; 8000.031     ; 0.000          ; Low Pulse Width  ; u1|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; u1|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl|outclk   ;
; 15997.513 ; 16000.000    ; 2.487          ; Min Period       ; u1|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; backlight_pwm~reg0                                                   ;
; 15997.513 ; 16000.000    ; 2.487          ; Min Period       ; u1|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; pwmBrightness[0]                                                     ;
; 15997.513 ; 16000.000    ; 2.487          ; Min Period       ; u1|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; pwmBrightness[1]                                                     ;
; 15997.513 ; 16000.000    ; 2.487          ; Min Period       ; u1|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; pwmBrightness[2]                                                     ;
; 15997.513 ; 16000.000    ; 2.487          ; Min Period       ; u1|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; pwmBrightness[3]                                                     ;
; 15997.513 ; 16000.000    ; 2.487          ; Min Period       ; u1|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; pwmBrightness[4]                                                     ;
; 15997.513 ; 16000.000    ; 2.487          ; Min Period       ; u1|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; pwmBrightness[5]                                                     ;
; 15997.513 ; 16000.000    ; 2.487          ; Min Period       ; u1|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; pwmBrightness[6]                                                     ;
; 15997.513 ; 16000.000    ; 2.487          ; Min Period       ; u1|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; pwmBrightness[7]                                                     ;
+-----------+--------------+----------------+------------------+------------------------------------------------+------------+----------------------------------------------------------------------+


+-----------------------------------------------------------------------------------------------------------+
; Clock to Output Times                                                                                     ;
+---------------+------------+--------+-------+------------+------------------------------------------------+
; Data Port     ; Clock Port ; Rise   ; Fall  ; Clock Edge ; Clock Reference                                ;
+---------------+------------+--------+-------+------------+------------------------------------------------+
; pairE0        ; clock_50   ; 8.049  ; 8.026 ; Rise       ; u1|altpll_component|auto_generated|pll1|clk[0] ;
; pairE0(n)     ; clock_50   ; 8.049  ; 8.026 ; Rise       ; u1|altpll_component|auto_generated|pll1|clk[0] ;
; pairE1        ; clock_50   ; 9.180  ; 8.993 ; Rise       ; u1|altpll_component|auto_generated|pll1|clk[0] ;
; pairE1(n)     ; clock_50   ; 9.180  ; 8.993 ; Rise       ; u1|altpll_component|auto_generated|pll1|clk[0] ;
; pairE2        ; clock_50   ; 9.529  ; 9.255 ; Rise       ; u1|altpll_component|auto_generated|pll1|clk[0] ;
; pairE2(n)     ; clock_50   ; 9.529  ; 9.255 ; Rise       ; u1|altpll_component|auto_generated|pll1|clk[0] ;
; pairECLK      ; clock_50   ; 6.648  ; 6.542 ; Rise       ; u1|altpll_component|auto_generated|pll1|clk[0] ;
; pairECLK(n)   ; clock_50   ; 6.648  ; 6.542 ; Rise       ; u1|altpll_component|auto_generated|pll1|clk[0] ;
; pairO0        ; clock_50   ; 9.429  ; 9.188 ; Rise       ; u1|altpll_component|auto_generated|pll1|clk[0] ;
; pairO0(n)     ; clock_50   ; 9.429  ; 9.188 ; Rise       ; u1|altpll_component|auto_generated|pll1|clk[0] ;
; pairO1        ; clock_50   ; 8.925  ; 8.829 ; Rise       ; u1|altpll_component|auto_generated|pll1|clk[0] ;
; pairO1(n)     ; clock_50   ; 8.925  ; 8.829 ; Rise       ; u1|altpll_component|auto_generated|pll1|clk[0] ;
; pairO2        ; clock_50   ; 10.062 ; 9.821 ; Rise       ; u1|altpll_component|auto_generated|pll1|clk[0] ;
; pairO2(n)     ; clock_50   ; 10.062 ; 9.821 ; Rise       ; u1|altpll_component|auto_generated|pll1|clk[0] ;
; pairOCLK      ; clock_50   ; 7.595  ; 7.455 ; Rise       ; u1|altpll_component|auto_generated|pll1|clk[0] ;
; pairOCLK(n)   ; clock_50   ; 7.595  ; 7.455 ; Rise       ; u1|altpll_component|auto_generated|pll1|clk[0] ;
; backlight_pwm ; clock_50   ; 4.666  ; 4.519 ; Rise       ; u1|altpll_component|auto_generated|pll1|clk[1] ;
+---------------+------------+--------+-------+------------+------------------------------------------------+


+----------------------------------------------------------------------------------------------------------+
; Minimum Clock to Output Times                                                                            ;
+---------------+------------+-------+-------+------------+------------------------------------------------+
; Data Port     ; Clock Port ; Rise  ; Fall  ; Clock Edge ; Clock Reference                                ;
+---------------+------------+-------+-------+------------+------------------------------------------------+
; pairE0        ; clock_50   ; 5.716 ; 5.606 ; Rise       ; u1|altpll_component|auto_generated|pll1|clk[0] ;
; pairE0(n)     ; clock_50   ; 5.716 ; 5.606 ; Rise       ; u1|altpll_component|auto_generated|pll1|clk[0] ;
; pairE1        ; clock_50   ; 6.297 ; 6.120 ; Rise       ; u1|altpll_component|auto_generated|pll1|clk[0] ;
; pairE1(n)     ; clock_50   ; 6.297 ; 6.120 ; Rise       ; u1|altpll_component|auto_generated|pll1|clk[0] ;
; pairE2        ; clock_50   ; 5.101 ; 5.096 ; Rise       ; u1|altpll_component|auto_generated|pll1|clk[0] ;
; pairE2(n)     ; clock_50   ; 5.101 ; 5.096 ; Rise       ; u1|altpll_component|auto_generated|pll1|clk[0] ;
; pairECLK      ; clock_50   ; 5.473 ; 5.386 ; Rise       ; u1|altpll_component|auto_generated|pll1|clk[0] ;
; pairECLK(n)   ; clock_50   ; 5.473 ; 5.386 ; Rise       ; u1|altpll_component|auto_generated|pll1|clk[0] ;
; pairO0        ; clock_50   ; 7.013 ; 6.835 ; Rise       ; u1|altpll_component|auto_generated|pll1|clk[0] ;
; pairO0(n)     ; clock_50   ; 7.013 ; 6.835 ; Rise       ; u1|altpll_component|auto_generated|pll1|clk[0] ;
; pairO1        ; clock_50   ; 6.397 ; 6.293 ; Rise       ; u1|altpll_component|auto_generated|pll1|clk[0] ;
; pairO1(n)     ; clock_50   ; 6.397 ; 6.293 ; Rise       ; u1|altpll_component|auto_generated|pll1|clk[0] ;
; pairO2        ; clock_50   ; 5.614 ; 5.640 ; Rise       ; u1|altpll_component|auto_generated|pll1|clk[0] ;
; pairO2(n)     ; clock_50   ; 5.614 ; 5.640 ; Rise       ; u1|altpll_component|auto_generated|pll1|clk[0] ;
; pairOCLK      ; clock_50   ; 6.383 ; 6.262 ; Rise       ; u1|altpll_component|auto_generated|pll1|clk[0] ;
; pairOCLK(n)   ; clock_50   ; 6.383 ; 6.262 ; Rise       ; u1|altpll_component|auto_generated|pll1|clk[0] ;
; backlight_pwm ; clock_50   ; 4.099 ; 3.953 ; Rise       ; u1|altpll_component|auto_generated|pll1|clk[1] ;
+---------------+------------+-------+-------+------------+------------------------------------------------+


----------------------------------------------
; Slow 1200mV 85C Model Metastability Report ;
----------------------------------------------
No synchronizer chains to report.


+--------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Fmax Summary                                                    ;
+------------+-----------------+------------------------------------------------+------+
; Fmax       ; Restricted Fmax ; Clock Name                                     ; Note ;
+------------+-----------------+------------------------------------------------+------+
; 115.66 MHz ; 115.66 MHz      ; u1|altpll_component|auto_generated|pll1|clk[0] ;      ;
; 364.96 MHz ; 364.96 MHz      ; u1|altpll_component|auto_generated|pll1|clk[1] ;      ;
+------------+-----------------+------------------------------------------------+------+
This panel reports FMAX for every clock in the design, regardless of the user-specified clock periods.  FMAX is only computed for paths where the source and destination registers or ports are driven by the same clock.  Paths of different clocks, including generated clocks, are ignored.  For paths between a clock and its inversion, FMAX is computed as if the rising and falling edges are scaled along with FMAX, such that the duty cycle (in terms of a percentage) is maintained. Altera recommends that you always use clock constraints and other slack reports for sign-off analysis.


+----------------------------------------------------------------------------+
; Slow 1200mV 0C Model Setup Summary                                         ;
+------------------------------------------------+-----------+---------------+
; Clock                                          ; Slack     ; End Point TNS ;
+------------------------------------------------+-----------+---------------+
; u1|altpll_component|auto_generated|pll1|clk[0] ; -4.182    ; -196.920      ;
; u1|altpll_component|auto_generated|pll1|clk[1] ; 15997.260 ; 0.000         ;
+------------------------------------------------+-----------+---------------+


+------------------------------------------------------------------------+
; Slow 1200mV 0C Model Hold Summary                                      ;
+------------------------------------------------+-------+---------------+
; Clock                                          ; Slack ; End Point TNS ;
+------------------------------------------------+-------+---------------+
; u1|altpll_component|auto_generated|pll1|clk[0] ; 0.402 ; 0.000         ;
; u1|altpll_component|auto_generated|pll1|clk[1] ; 0.416 ; 0.000         ;
+------------------------------------------------+-------+---------------+


-----------------------------------------
; Slow 1200mV 0C Model Recovery Summary ;
-----------------------------------------
No paths to report.


----------------------------------------
; Slow 1200mV 0C Model Removal Summary ;
----------------------------------------
No paths to report.


+---------------------------------------------------------------------------+
; Slow 1200mV 0C Model Minimum Pulse Width Summary                          ;
+------------------------------------------------+----------+---------------+
; Clock                                          ; Slack    ; End Point TNS ;
+------------------------------------------------+----------+---------------+
; dotClock                                       ; -3.201   ; -54.216       ;
; u1|altpll_component|auto_generated|pll1|clk[0] ; 0.263    ; 0.000         ;
; clock_50                                       ; 9.943    ; 0.000         ;
; u1|altpll_component|auto_generated|pll1|clk[1] ; 7999.715 ; 0.000         ;
+------------------------------------------------+----------+---------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Setup: 'u1|altpll_component|auto_generated|pll1|clk[0]'                                                                                              ;
+--------+-----------+-----------+------------------------------------------------+------------------------------------------------+--------------+------------+------------+
; Slack  ; From Node ; To Node   ; Launch Clock                                   ; Latch Clock                                    ; Relationship ; Clock Skew ; Data Delay ;
+--------+-----------+-----------+------------------------------------------------+------------------------------------------------+--------------+------------+------------+
; -4.182 ; pixelX[2] ; redO[5]   ; u1|altpll_component|auto_generated|pll1|clk[0] ; u1|altpll_component|auto_generated|pll1|clk[0] ; 4.464        ; 0.378      ; 9.026      ;
; -4.172 ; pixelX[3] ; redO[5]   ; u1|altpll_component|auto_generated|pll1|clk[0] ; u1|altpll_component|auto_generated|pll1|clk[0] ; 4.464        ; 0.378      ; 9.016      ;
; -4.149 ; pixelX[1] ; redO[5]   ; u1|altpll_component|auto_generated|pll1|clk[0] ; u1|altpll_component|auto_generated|pll1|clk[0] ; 4.464        ; 0.378      ; 8.993      ;
; -4.113 ; pixelY[1] ; redO[5]   ; u1|altpll_component|auto_generated|pll1|clk[0] ; u1|altpll_component|auto_generated|pll1|clk[0] ; 4.464        ; 0.367      ; 8.946      ;
; -4.077 ; pixelX[2] ; greenO[5] ; u1|altpll_component|auto_generated|pll1|clk[0] ; u1|altpll_component|auto_generated|pll1|clk[0] ; 4.464        ; 0.379      ; 8.922      ;
; -4.067 ; pixelX[3] ; greenO[5] ; u1|altpll_component|auto_generated|pll1|clk[0] ; u1|altpll_component|auto_generated|pll1|clk[0] ; 4.464        ; 0.379      ; 8.912      ;
; -4.065 ; pixelX[2] ; greenO[4] ; u1|altpll_component|auto_generated|pll1|clk[0] ; u1|altpll_component|auto_generated|pll1|clk[0] ; 4.464        ; 0.379      ; 8.910      ;
; -4.055 ; pixelX[3] ; greenO[4] ; u1|altpll_component|auto_generated|pll1|clk[0] ; u1|altpll_component|auto_generated|pll1|clk[0] ; 4.464        ; 0.379      ; 8.900      ;
; -4.044 ; pixelX[1] ; greenO[5] ; u1|altpll_component|auto_generated|pll1|clk[0] ; u1|altpll_component|auto_generated|pll1|clk[0] ; 4.464        ; 0.379      ; 8.889      ;
; -4.032 ; pixelX[1] ; greenO[4] ; u1|altpll_component|auto_generated|pll1|clk[0] ; u1|altpll_component|auto_generated|pll1|clk[0] ; 4.464        ; 0.379      ; 8.877      ;
; -4.030 ; pixelX[3] ; blueE[5]  ; u1|altpll_component|auto_generated|pll1|clk[0] ; u1|altpll_component|auto_generated|pll1|clk[0] ; 4.464        ; 0.375      ; 8.871      ;
; -4.024 ; pixelY[0] ; redO[5]   ; u1|altpll_component|auto_generated|pll1|clk[0] ; u1|altpll_component|auto_generated|pll1|clk[0] ; 4.464        ; 0.367      ; 8.857      ;
; -4.008 ; pixelY[1] ; greenO[5] ; u1|altpll_component|auto_generated|pll1|clk[0] ; u1|altpll_component|auto_generated|pll1|clk[0] ; 4.464        ; 0.368      ; 8.842      ;
; -3.996 ; pixelY[1] ; greenO[4] ; u1|altpll_component|auto_generated|pll1|clk[0] ; u1|altpll_component|auto_generated|pll1|clk[0] ; 4.464        ; 0.368      ; 8.830      ;
; -3.965 ; pixelX[2] ; blueO[5]  ; u1|altpll_component|auto_generated|pll1|clk[0] ; u1|altpll_component|auto_generated|pll1|clk[0] ; 4.464        ; 0.380      ; 8.811      ;
; -3.957 ; pixelY[3] ; redO[5]   ; u1|altpll_component|auto_generated|pll1|clk[0] ; u1|altpll_component|auto_generated|pll1|clk[0] ; 4.464        ; 0.367      ; 8.790      ;
; -3.955 ; pixelX[3] ; blueO[5]  ; u1|altpll_component|auto_generated|pll1|clk[0] ; u1|altpll_component|auto_generated|pll1|clk[0] ; 4.464        ; 0.380      ; 8.801      ;
; -3.951 ; pixelX[2] ; greenO[3] ; u1|altpll_component|auto_generated|pll1|clk[0] ; u1|altpll_component|auto_generated|pll1|clk[0] ; 4.464        ; 0.379      ; 8.796      ;
; -3.941 ; pixelX[4] ; redO[5]   ; u1|altpll_component|auto_generated|pll1|clk[0] ; u1|altpll_component|auto_generated|pll1|clk[0] ; 4.464        ; 0.378      ; 8.785      ;
; -3.941 ; pixelX[3] ; greenO[3] ; u1|altpll_component|auto_generated|pll1|clk[0] ; u1|altpll_component|auto_generated|pll1|clk[0] ; 4.464        ; 0.379      ; 8.786      ;
; -3.932 ; pixelX[1] ; blueO[5]  ; u1|altpll_component|auto_generated|pll1|clk[0] ; u1|altpll_component|auto_generated|pll1|clk[0] ; 4.464        ; 0.380      ; 8.778      ;
; -3.921 ; pixelX[3] ; greenE[5] ; u1|altpll_component|auto_generated|pll1|clk[0] ; u1|altpll_component|auto_generated|pll1|clk[0] ; 4.464        ; 0.372      ; 8.759      ;
; -3.919 ; pixelY[0] ; greenO[5] ; u1|altpll_component|auto_generated|pll1|clk[0] ; u1|altpll_component|auto_generated|pll1|clk[0] ; 4.464        ; 0.368      ; 8.753      ;
; -3.918 ; pixelX[2] ; redO[3]   ; u1|altpll_component|auto_generated|pll1|clk[0] ; u1|altpll_component|auto_generated|pll1|clk[0] ; 4.464        ; 0.378      ; 8.762      ;
; -3.918 ; pixelX[1] ; greenO[3] ; u1|altpll_component|auto_generated|pll1|clk[0] ; u1|altpll_component|auto_generated|pll1|clk[0] ; 4.464        ; 0.379      ; 8.763      ;
; -3.915 ; pixelY[3] ; blueE[5]  ; u1|altpll_component|auto_generated|pll1|clk[0] ; u1|altpll_component|auto_generated|pll1|clk[0] ; 4.464        ; 0.364      ; 8.745      ;
; -3.911 ; pixelX[3] ; redE[5]   ; u1|altpll_component|auto_generated|pll1|clk[0] ; u1|altpll_component|auto_generated|pll1|clk[0] ; 4.464        ; 0.381      ; 8.758      ;
; -3.908 ; pixelX[3] ; redO[3]   ; u1|altpll_component|auto_generated|pll1|clk[0] ; u1|altpll_component|auto_generated|pll1|clk[0] ; 4.464        ; 0.378      ; 8.752      ;
; -3.907 ; pixelY[0] ; greenO[4] ; u1|altpll_component|auto_generated|pll1|clk[0] ; u1|altpll_component|auto_generated|pll1|clk[0] ; 4.464        ; 0.368      ; 8.741      ;
; -3.896 ; pixelY[1] ; blueO[5]  ; u1|altpll_component|auto_generated|pll1|clk[0] ; u1|altpll_component|auto_generated|pll1|clk[0] ; 4.464        ; 0.369      ; 8.731      ;
; -3.895 ; pixelX[2] ; redO[4]   ; u1|altpll_component|auto_generated|pll1|clk[0] ; u1|altpll_component|auto_generated|pll1|clk[0] ; 4.464        ; 0.378      ; 8.739      ;
; -3.885 ; pixelX[1] ; redO[3]   ; u1|altpll_component|auto_generated|pll1|clk[0] ; u1|altpll_component|auto_generated|pll1|clk[0] ; 4.464        ; 0.378      ; 8.729      ;
; -3.885 ; pixelX[3] ; redO[4]   ; u1|altpll_component|auto_generated|pll1|clk[0] ; u1|altpll_component|auto_generated|pll1|clk[0] ; 4.464        ; 0.378      ; 8.729      ;
; -3.884 ; pixelY[0] ; blueE[5]  ; u1|altpll_component|auto_generated|pll1|clk[0] ; u1|altpll_component|auto_generated|pll1|clk[0] ; 4.464        ; 0.364      ; 8.714      ;
; -3.882 ; pixelY[1] ; greenO[3] ; u1|altpll_component|auto_generated|pll1|clk[0] ; u1|altpll_component|auto_generated|pll1|clk[0] ; 4.464        ; 0.368      ; 8.716      ;
; -3.862 ; pixelX[1] ; redO[4]   ; u1|altpll_component|auto_generated|pll1|clk[0] ; u1|altpll_component|auto_generated|pll1|clk[0] ; 4.464        ; 0.378      ; 8.706      ;
; -3.852 ; pixelY[3] ; greenO[5] ; u1|altpll_component|auto_generated|pll1|clk[0] ; u1|altpll_component|auto_generated|pll1|clk[0] ; 4.464        ; 0.368      ; 8.686      ;
; -3.850 ; pixelX[2] ; blueE[5]  ; u1|altpll_component|auto_generated|pll1|clk[0] ; u1|altpll_component|auto_generated|pll1|clk[0] ; 4.464        ; 0.375      ; 8.691      ;
; -3.849 ; pixelY[1] ; redO[3]   ; u1|altpll_component|auto_generated|pll1|clk[0] ; u1|altpll_component|auto_generated|pll1|clk[0] ; 4.464        ; 0.367      ; 8.682      ;
; -3.840 ; pixelY[3] ; greenO[4] ; u1|altpll_component|auto_generated|pll1|clk[0] ; u1|altpll_component|auto_generated|pll1|clk[0] ; 4.464        ; 0.368      ; 8.674      ;
; -3.836 ; pixelX[4] ; greenO[5] ; u1|altpll_component|auto_generated|pll1|clk[0] ; u1|altpll_component|auto_generated|pll1|clk[0] ; 4.464        ; 0.379      ; 8.681      ;
; -3.835 ; pixelY[3] ; blueO[5]  ; u1|altpll_component|auto_generated|pll1|clk[0] ; u1|altpll_component|auto_generated|pll1|clk[0] ; 4.464        ; 0.369      ; 8.670      ;
; -3.826 ; pixelY[1] ; redO[4]   ; u1|altpll_component|auto_generated|pll1|clk[0] ; u1|altpll_component|auto_generated|pll1|clk[0] ; 4.464        ; 0.367      ; 8.659      ;
; -3.824 ; pixelX[4] ; greenO[4] ; u1|altpll_component|auto_generated|pll1|clk[0] ; u1|altpll_component|auto_generated|pll1|clk[0] ; 4.464        ; 0.379      ; 8.669      ;
; -3.807 ; pixelY[0] ; blueO[5]  ; u1|altpll_component|auto_generated|pll1|clk[0] ; u1|altpll_component|auto_generated|pll1|clk[0] ; 4.464        ; 0.369      ; 8.642      ;
; -3.806 ; pixelY[3] ; greenE[5] ; u1|altpll_component|auto_generated|pll1|clk[0] ; u1|altpll_component|auto_generated|pll1|clk[0] ; 4.464        ; 0.361      ; 8.633      ;
; -3.796 ; pixelY[3] ; redE[5]   ; u1|altpll_component|auto_generated|pll1|clk[0] ; u1|altpll_component|auto_generated|pll1|clk[0] ; 4.464        ; 0.370      ; 8.632      ;
; -3.793 ; pixelY[0] ; greenO[3] ; u1|altpll_component|auto_generated|pll1|clk[0] ; u1|altpll_component|auto_generated|pll1|clk[0] ; 4.464        ; 0.368      ; 8.627      ;
; -3.789 ; pixelX[2] ; blueO[3]  ; u1|altpll_component|auto_generated|pll1|clk[0] ; u1|altpll_component|auto_generated|pll1|clk[0] ; 4.464        ; 0.380      ; 8.635      ;
; -3.786 ; pixelX[3] ; greenE[4] ; u1|altpll_component|auto_generated|pll1|clk[0] ; u1|altpll_component|auto_generated|pll1|clk[0] ; 4.464        ; 0.372      ; 8.624      ;
; -3.782 ; pixelY[1] ; blueE[5]  ; u1|altpll_component|auto_generated|pll1|clk[0] ; u1|altpll_component|auto_generated|pll1|clk[0] ; 4.464        ; 0.364      ; 8.612      ;
; -3.779 ; pixelX[3] ; blueO[3]  ; u1|altpll_component|auto_generated|pll1|clk[0] ; u1|altpll_component|auto_generated|pll1|clk[0] ; 4.464        ; 0.380      ; 8.625      ;
; -3.775 ; pixelY[0] ; greenE[5] ; u1|altpll_component|auto_generated|pll1|clk[0] ; u1|altpll_component|auto_generated|pll1|clk[0] ; 4.464        ; 0.361      ; 8.602      ;
; -3.770 ; pixelX[3] ; redE[4]   ; u1|altpll_component|auto_generated|pll1|clk[0] ; u1|altpll_component|auto_generated|pll1|clk[0] ; 4.464        ; 0.381      ; 8.617      ;
; -3.765 ; pixelY[0] ; redE[5]   ; u1|altpll_component|auto_generated|pll1|clk[0] ; u1|altpll_component|auto_generated|pll1|clk[0] ; 4.464        ; 0.370      ; 8.601      ;
; -3.760 ; pixelY[0] ; redO[3]   ; u1|altpll_component|auto_generated|pll1|clk[0] ; u1|altpll_component|auto_generated|pll1|clk[0] ; 4.464        ; 0.367      ; 8.593      ;
; -3.756 ; pixelX[1] ; blueO[3]  ; u1|altpll_component|auto_generated|pll1|clk[0] ; u1|altpll_component|auto_generated|pll1|clk[0] ; 4.464        ; 0.380      ; 8.602      ;
; -3.752 ; pixelX[1] ; blueE[5]  ; u1|altpll_component|auto_generated|pll1|clk[0] ; u1|altpll_component|auto_generated|pll1|clk[0] ; 4.464        ; 0.375      ; 8.593      ;
; -3.742 ; pixelY[4] ; redO[5]   ; u1|altpll_component|auto_generated|pll1|clk[0] ; u1|altpll_component|auto_generated|pll1|clk[0] ; 4.464        ; 0.367      ; 8.575      ;
; -3.741 ; pixelX[2] ; greenE[5] ; u1|altpll_component|auto_generated|pll1|clk[0] ; u1|altpll_component|auto_generated|pll1|clk[0] ; 4.464        ; 0.372      ; 8.579      ;
; -3.737 ; pixelY[0] ; redO[4]   ; u1|altpll_component|auto_generated|pll1|clk[0] ; u1|altpll_component|auto_generated|pll1|clk[0] ; 4.464        ; 0.367      ; 8.570      ;
; -3.731 ; pixelX[2] ; redE[5]   ; u1|altpll_component|auto_generated|pll1|clk[0] ; u1|altpll_component|auto_generated|pll1|clk[0] ; 4.464        ; 0.381      ; 8.578      ;
; -3.726 ; pixelY[3] ; greenO[3] ; u1|altpll_component|auto_generated|pll1|clk[0] ; u1|altpll_component|auto_generated|pll1|clk[0] ; 4.464        ; 0.368      ; 8.560      ;
; -3.724 ; pixelX[4] ; blueO[5]  ; u1|altpll_component|auto_generated|pll1|clk[0] ; u1|altpll_component|auto_generated|pll1|clk[0] ; 4.464        ; 0.380      ; 8.570      ;
; -3.720 ; pixelY[1] ; blueO[3]  ; u1|altpll_component|auto_generated|pll1|clk[0] ; u1|altpll_component|auto_generated|pll1|clk[0] ; 4.464        ; 0.369      ; 8.555      ;
; -3.715 ; pixelX[2] ; blueO[4]  ; u1|altpll_component|auto_generated|pll1|clk[0] ; u1|altpll_component|auto_generated|pll1|clk[0] ; 4.464        ; 0.380      ; 8.561      ;
; -3.712 ; pixelX[3] ; greenE[3] ; u1|altpll_component|auto_generated|pll1|clk[0] ; u1|altpll_component|auto_generated|pll1|clk[0] ; 4.464        ; 0.372      ; 8.550      ;
; -3.710 ; pixelX[4] ; greenO[3] ; u1|altpll_component|auto_generated|pll1|clk[0] ; u1|altpll_component|auto_generated|pll1|clk[0] ; 4.464        ; 0.379      ; 8.555      ;
; -3.705 ; pixelX[3] ; blueO[4]  ; u1|altpll_component|auto_generated|pll1|clk[0] ; u1|altpll_component|auto_generated|pll1|clk[0] ; 4.464        ; 0.380      ; 8.551      ;
; -3.693 ; pixelY[3] ; redO[3]   ; u1|altpll_component|auto_generated|pll1|clk[0] ; u1|altpll_component|auto_generated|pll1|clk[0] ; 4.464        ; 0.367      ; 8.526      ;
; -3.682 ; pixelX[1] ; blueO[4]  ; u1|altpll_component|auto_generated|pll1|clk[0] ; u1|altpll_component|auto_generated|pll1|clk[0] ; 4.464        ; 0.380      ; 8.528      ;
; -3.677 ; pixelX[4] ; redO[3]   ; u1|altpll_component|auto_generated|pll1|clk[0] ; u1|altpll_component|auto_generated|pll1|clk[0] ; 4.464        ; 0.378      ; 8.521      ;
; -3.673 ; pixelY[1] ; greenE[5] ; u1|altpll_component|auto_generated|pll1|clk[0] ; u1|altpll_component|auto_generated|pll1|clk[0] ; 4.464        ; 0.361      ; 8.500      ;
; -3.671 ; pixelY[3] ; greenE[4] ; u1|altpll_component|auto_generated|pll1|clk[0] ; u1|altpll_component|auto_generated|pll1|clk[0] ; 4.464        ; 0.361      ; 8.498      ;
; -3.670 ; pixelY[3] ; redO[4]   ; u1|altpll_component|auto_generated|pll1|clk[0] ; u1|altpll_component|auto_generated|pll1|clk[0] ; 4.464        ; 0.367      ; 8.503      ;
; -3.665 ; pixelX[2] ; redO[2]   ; u1|altpll_component|auto_generated|pll1|clk[0] ; u1|altpll_component|auto_generated|pll1|clk[0] ; 4.464        ; 0.375      ; 8.506      ;
; -3.663 ; pixelY[1] ; redE[5]   ; u1|altpll_component|auto_generated|pll1|clk[0] ; u1|altpll_component|auto_generated|pll1|clk[0] ; 4.464        ; 0.370      ; 8.499      ;
; -3.660 ; pixelX[3] ; blueE[4]  ; u1|altpll_component|auto_generated|pll1|clk[0] ; u1|altpll_component|auto_generated|pll1|clk[0] ; 4.464        ; 0.375      ; 8.501      ;
; -3.655 ; pixelY[3] ; redE[4]   ; u1|altpll_component|auto_generated|pll1|clk[0] ; u1|altpll_component|auto_generated|pll1|clk[0] ; 4.464        ; 0.370      ; 8.491      ;
; -3.655 ; pixelX[3] ; redO[2]   ; u1|altpll_component|auto_generated|pll1|clk[0] ; u1|altpll_component|auto_generated|pll1|clk[0] ; 4.464        ; 0.375      ; 8.496      ;
; -3.654 ; pixelX[4] ; redO[4]   ; u1|altpll_component|auto_generated|pll1|clk[0] ; u1|altpll_component|auto_generated|pll1|clk[0] ; 4.464        ; 0.378      ; 8.498      ;
; -3.646 ; pixelY[1] ; blueO[4]  ; u1|altpll_component|auto_generated|pll1|clk[0] ; u1|altpll_component|auto_generated|pll1|clk[0] ; 4.464        ; 0.369      ; 8.481      ;
; -3.643 ; pixelY[2] ; redO[5]   ; u1|altpll_component|auto_generated|pll1|clk[0] ; u1|altpll_component|auto_generated|pll1|clk[0] ; 4.464        ; 0.367      ; 8.476      ;
; -3.643 ; pixelX[1] ; greenE[5] ; u1|altpll_component|auto_generated|pll1|clk[0] ; u1|altpll_component|auto_generated|pll1|clk[0] ; 4.464        ; 0.372      ; 8.481      ;
; -3.640 ; pixelY[0] ; greenE[4] ; u1|altpll_component|auto_generated|pll1|clk[0] ; u1|altpll_component|auto_generated|pll1|clk[0] ; 4.464        ; 0.361      ; 8.467      ;
; -3.637 ; pixelY[4] ; greenO[5] ; u1|altpll_component|auto_generated|pll1|clk[0] ; u1|altpll_component|auto_generated|pll1|clk[0] ; 4.464        ; 0.368      ; 8.471      ;
; -3.633 ; pixelX[1] ; redE[5]   ; u1|altpll_component|auto_generated|pll1|clk[0] ; u1|altpll_component|auto_generated|pll1|clk[0] ; 4.464        ; 0.381      ; 8.480      ;
; -3.632 ; pixelX[1] ; redO[2]   ; u1|altpll_component|auto_generated|pll1|clk[0] ; u1|altpll_component|auto_generated|pll1|clk[0] ; 4.464        ; 0.375      ; 8.473      ;
; -3.631 ; pixelY[0] ; blueO[3]  ; u1|altpll_component|auto_generated|pll1|clk[0] ; u1|altpll_component|auto_generated|pll1|clk[0] ; 4.464        ; 0.369      ; 8.466      ;
; -3.625 ; pixelY[4] ; greenO[4] ; u1|altpll_component|auto_generated|pll1|clk[0] ; u1|altpll_component|auto_generated|pll1|clk[0] ; 4.464        ; 0.368      ; 8.459      ;
; -3.624 ; pixelY[4] ; blueE[5]  ; u1|altpll_component|auto_generated|pll1|clk[0] ; u1|altpll_component|auto_generated|pll1|clk[0] ; 4.464        ; 0.364      ; 8.454      ;
; -3.624 ; pixelY[0] ; redE[4]   ; u1|altpll_component|auto_generated|pll1|clk[0] ; u1|altpll_component|auto_generated|pll1|clk[0] ; 4.464        ; 0.370      ; 8.460      ;
; -3.606 ; pixelX[2] ; greenE[4] ; u1|altpll_component|auto_generated|pll1|clk[0] ; u1|altpll_component|auto_generated|pll1|clk[0] ; 4.464        ; 0.372      ; 8.444      ;
; -3.596 ; pixelY[1] ; redO[2]   ; u1|altpll_component|auto_generated|pll1|clk[0] ; u1|altpll_component|auto_generated|pll1|clk[0] ; 4.464        ; 0.364      ; 8.426      ;
; -3.590 ; pixelY[4] ; blueO[5]  ; u1|altpll_component|auto_generated|pll1|clk[0] ; u1|altpll_component|auto_generated|pll1|clk[0] ; 4.464        ; 0.369      ; 8.425      ;
; -3.590 ; pixelX[2] ; redE[4]   ; u1|altpll_component|auto_generated|pll1|clk[0] ; u1|altpll_component|auto_generated|pll1|clk[0] ; 4.464        ; 0.381      ; 8.437      ;
; -3.564 ; pixelY[3] ; blueO[3]  ; u1|altpll_component|auto_generated|pll1|clk[0] ; u1|altpll_component|auto_generated|pll1|clk[0] ; 4.464        ; 0.369      ; 8.399      ;
; -3.557 ; pixelY[0] ; blueO[4]  ; u1|altpll_component|auto_generated|pll1|clk[0] ; u1|altpll_component|auto_generated|pll1|clk[0] ; 4.464        ; 0.369      ; 8.392      ;
; -3.548 ; pixelX[4] ; blueO[3]  ; u1|altpll_component|auto_generated|pll1|clk[0] ; u1|altpll_component|auto_generated|pll1|clk[0] ; 4.464        ; 0.380      ; 8.394      ;
; -3.538 ; pixelY[2] ; greenO[5] ; u1|altpll_component|auto_generated|pll1|clk[0] ; u1|altpll_component|auto_generated|pll1|clk[0] ; 4.464        ; 0.368      ; 8.372      ;
+--------+-----------+-----------+------------------------------------------------+------------------------------------------------+--------------+------------+------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Setup: 'u1|altpll_component|auto_generated|pll1|clk[1]'                                                                                                                 ;
+-----------+------------------+--------------------+------------------------------------------------+------------------------------------------------+--------------+------------+------------+
; Slack     ; From Node        ; To Node            ; Launch Clock                                   ; Latch Clock                                    ; Relationship ; Clock Skew ; Data Delay ;
+-----------+------------------+--------------------+------------------------------------------------+------------------------------------------------+--------------+------------+------------+
; 15997.260 ; pwmBrightness[2] ; pwmBrightness[7]   ; u1|altpll_component|auto_generated|pll1|clk[1] ; u1|altpll_component|auto_generated|pll1|clk[1] ; 16000.000    ; -0.073     ; 2.669      ;
; 15997.333 ; pwmBrightness[4] ; pwmBrightness[7]   ; u1|altpll_component|auto_generated|pll1|clk[1] ; u1|altpll_component|auto_generated|pll1|clk[1] ; 16000.000    ; -0.073     ; 2.596      ;
; 15997.355 ; pwmBrightness[0] ; pwmBrightness[7]   ; u1|altpll_component|auto_generated|pll1|clk[1] ; u1|altpll_component|auto_generated|pll1|clk[1] ; 16000.000    ; -0.073     ; 2.574      ;
; 15997.426 ; pwmBrightness[1] ; pwmBrightness[4]   ; u1|altpll_component|auto_generated|pll1|clk[1] ; u1|altpll_component|auto_generated|pll1|clk[1] ; 16000.000    ; -0.073     ; 2.503      ;
; 15997.444 ; pwmBrightness[1] ; pwmBrightness[7]   ; u1|altpll_component|auto_generated|pll1|clk[1] ; u1|altpll_component|auto_generated|pll1|clk[1] ; 16000.000    ; -0.073     ; 2.485      ;
; 15997.498 ; pwmBrightness[2] ; pwmBrightness[4]   ; u1|altpll_component|auto_generated|pll1|clk[1] ; u1|altpll_component|auto_generated|pll1|clk[1] ; 16000.000    ; -0.073     ; 2.431      ;
; 15997.511 ; pwmBrightness[2] ; pwmBrightness[5]   ; u1|altpll_component|auto_generated|pll1|clk[1] ; u1|altpll_component|auto_generated|pll1|clk[1] ; 16000.000    ; -0.073     ; 2.418      ;
; 15997.512 ; pwmBrightness[2] ; pwmBrightness[3]   ; u1|altpll_component|auto_generated|pll1|clk[1] ; u1|altpll_component|auto_generated|pll1|clk[1] ; 16000.000    ; -0.073     ; 2.417      ;
; 15997.526 ; pwmBrightness[1] ; pwmBrightness[6]   ; u1|altpll_component|auto_generated|pll1|clk[1] ; u1|altpll_component|auto_generated|pll1|clk[1] ; 16000.000    ; -0.073     ; 2.403      ;
; 15997.529 ; pwmBrightness[0] ; pwmBrightness[4]   ; u1|altpll_component|auto_generated|pll1|clk[1] ; u1|altpll_component|auto_generated|pll1|clk[1] ; 16000.000    ; -0.073     ; 2.400      ;
; 15997.546 ; pwmBrightness[0] ; pwmBrightness[1]   ; u1|altpll_component|auto_generated|pll1|clk[1] ; u1|altpll_component|auto_generated|pll1|clk[1] ; 16000.000    ; -0.073     ; 2.383      ;
; 15997.571 ; pwmBrightness[2] ; pwmBrightness[6]   ; u1|altpll_component|auto_generated|pll1|clk[1] ; u1|altpll_component|auto_generated|pll1|clk[1] ; 16000.000    ; -0.073     ; 2.358      ;
; 15997.584 ; pwmBrightness[4] ; pwmBrightness[5]   ; u1|altpll_component|auto_generated|pll1|clk[1] ; u1|altpll_component|auto_generated|pll1|clk[1] ; 16000.000    ; -0.073     ; 2.345      ;
; 15997.591 ; pwmBrightness[3] ; pwmBrightness[7]   ; u1|altpll_component|auto_generated|pll1|clk[1] ; u1|altpll_component|auto_generated|pll1|clk[1] ; 16000.000    ; -0.073     ; 2.338      ;
; 15997.606 ; pwmBrightness[0] ; pwmBrightness[5]   ; u1|altpll_component|auto_generated|pll1|clk[1] ; u1|altpll_component|auto_generated|pll1|clk[1] ; 16000.000    ; -0.073     ; 2.323      ;
; 15997.607 ; pwmBrightness[0] ; pwmBrightness[3]   ; u1|altpll_component|auto_generated|pll1|clk[1] ; u1|altpll_component|auto_generated|pll1|clk[1] ; 16000.000    ; -0.073     ; 2.322      ;
; 15997.629 ; pwmBrightness[0] ; pwmBrightness[6]   ; u1|altpll_component|auto_generated|pll1|clk[1] ; u1|altpll_component|auto_generated|pll1|clk[1] ; 16000.000    ; -0.073     ; 2.300      ;
; 15997.629 ; pwmBrightness[7] ; pwmBrightness[5]   ; u1|altpll_component|auto_generated|pll1|clk[1] ; u1|altpll_component|auto_generated|pll1|clk[1] ; 16000.000    ; -0.073     ; 2.300      ;
; 15997.638 ; pwmBrightness[3] ; pwmBrightness[4]   ; u1|altpll_component|auto_generated|pll1|clk[1] ; u1|altpll_component|auto_generated|pll1|clk[1] ; 16000.000    ; -0.073     ; 2.291      ;
; 15997.643 ; pwmBrightness[6] ; pwmBrightness[7]   ; u1|altpll_component|auto_generated|pll1|clk[1] ; u1|altpll_component|auto_generated|pll1|clk[1] ; 16000.000    ; -0.073     ; 2.286      ;
; 15997.644 ; pwmBrightness[4] ; pwmBrightness[6]   ; u1|altpll_component|auto_generated|pll1|clk[1] ; u1|altpll_component|auto_generated|pll1|clk[1] ; 16000.000    ; -0.073     ; 2.285      ;
; 15997.686 ; pwmBrightness[7] ; pwmBrightness[6]   ; u1|altpll_component|auto_generated|pll1|clk[1] ; u1|altpll_component|auto_generated|pll1|clk[1] ; 16000.000    ; -0.073     ; 2.243      ;
; 15997.696 ; pwmBrightness[1] ; pwmBrightness[3]   ; u1|altpll_component|auto_generated|pll1|clk[1] ; u1|altpll_component|auto_generated|pll1|clk[1] ; 16000.000    ; -0.073     ; 2.233      ;
; 15997.698 ; pwmBrightness[5] ; pwmBrightness[7]   ; u1|altpll_component|auto_generated|pll1|clk[1] ; u1|altpll_component|auto_generated|pll1|clk[1] ; 16000.000    ; -0.073     ; 2.231      ;
; 15997.711 ; pwmBrightness[1] ; pwmBrightness[5]   ; u1|altpll_component|auto_generated|pll1|clk[1] ; u1|altpll_component|auto_generated|pll1|clk[1] ; 16000.000    ; -0.073     ; 2.218      ;
; 15997.738 ; pwmBrightness[3] ; pwmBrightness[6]   ; u1|altpll_component|auto_generated|pll1|clk[1] ; u1|altpll_component|auto_generated|pll1|clk[1] ; 16000.000    ; -0.073     ; 2.191      ;
; 15997.753 ; pwmBrightness[3] ; pwmBrightness[5]   ; u1|altpll_component|auto_generated|pll1|clk[1] ; u1|altpll_component|auto_generated|pll1|clk[1] ; 16000.000    ; -0.073     ; 2.176      ;
; 15997.754 ; pwmBrightness[3] ; pwmBrightness[0]   ; u1|altpll_component|auto_generated|pll1|clk[1] ; u1|altpll_component|auto_generated|pll1|clk[1] ; 16000.000    ; -0.073     ; 2.175      ;
; 15997.762 ; pwmBrightness[2] ; backlight_pwm~reg0 ; u1|altpll_component|auto_generated|pll1|clk[1] ; u1|altpll_component|auto_generated|pll1|clk[1] ; 16000.000    ; -0.073     ; 2.167      ;
; 15997.780 ; pwmBrightness[5] ; pwmBrightness[6]   ; u1|altpll_component|auto_generated|pll1|clk[1] ; u1|altpll_component|auto_generated|pll1|clk[1] ; 16000.000    ; -0.073     ; 2.149      ;
; 15997.782 ; pwmBrightness[6] ; pwmBrightness[5]   ; u1|altpll_component|auto_generated|pll1|clk[1] ; u1|altpll_component|auto_generated|pll1|clk[1] ; 16000.000    ; -0.073     ; 2.147      ;
; 15997.797 ; pwmBrightness[3] ; pwmBrightness[3]   ; u1|altpll_component|auto_generated|pll1|clk[1] ; u1|altpll_component|auto_generated|pll1|clk[1] ; 16000.000    ; -0.073     ; 2.132      ;
; 15997.818 ; pwmBrightness[1] ; pwmBrightness[0]   ; u1|altpll_component|auto_generated|pll1|clk[1] ; u1|altpll_component|auto_generated|pll1|clk[1] ; 16000.000    ; -0.073     ; 2.111      ;
; 15997.821 ; pwmBrightness[2] ; pwmBrightness[0]   ; u1|altpll_component|auto_generated|pll1|clk[1] ; u1|altpll_component|auto_generated|pll1|clk[1] ; 16000.000    ; -0.073     ; 2.108      ;
; 15997.839 ; pwmBrightness[6] ; pwmBrightness[6]   ; u1|altpll_component|auto_generated|pll1|clk[1] ; u1|altpll_component|auto_generated|pll1|clk[1] ; 16000.000    ; -0.073     ; 2.090      ;
; 15997.865 ; pwmBrightness[4] ; backlight_pwm~reg0 ; u1|altpll_component|auto_generated|pll1|clk[1] ; u1|altpll_component|auto_generated|pll1|clk[1] ; 16000.000    ; -0.073     ; 2.064      ;
; 15997.898 ; pwmBrightness[7] ; pwmBrightness[4]   ; u1|altpll_component|auto_generated|pll1|clk[1] ; u1|altpll_component|auto_generated|pll1|clk[1] ; 16000.000    ; -0.073     ; 2.031      ;
; 15997.903 ; pwmBrightness[5] ; pwmBrightness[5]   ; u1|altpll_component|auto_generated|pll1|clk[1] ; u1|altpll_component|auto_generated|pll1|clk[1] ; 16000.000    ; -0.073     ; 2.026      ;
; 15997.915 ; pwmBrightness[3] ; pwmBrightness[1]   ; u1|altpll_component|auto_generated|pll1|clk[1] ; u1|altpll_component|auto_generated|pll1|clk[1] ; 16000.000    ; -0.073     ; 2.014      ;
; 15997.918 ; pwmBrightness[3] ; backlight_pwm~reg0 ; u1|altpll_component|auto_generated|pll1|clk[1] ; u1|altpll_component|auto_generated|pll1|clk[1] ; 16000.000    ; -0.073     ; 2.011      ;
; 15997.934 ; pwmBrightness[7] ; pwmBrightness[7]   ; u1|altpll_component|auto_generated|pll1|clk[1] ; u1|altpll_component|auto_generated|pll1|clk[1] ; 16000.000    ; -0.073     ; 1.995      ;
; 15997.938 ; pwmBrightness[7] ; pwmBrightness[3]   ; u1|altpll_component|auto_generated|pll1|clk[1] ; u1|altpll_component|auto_generated|pll1|clk[1] ; 16000.000    ; -0.073     ; 1.991      ;
; 15997.946 ; pwmBrightness[7] ; pwmBrightness[0]   ; u1|altpll_component|auto_generated|pll1|clk[1] ; u1|altpll_component|auto_generated|pll1|clk[1] ; 16000.000    ; -0.073     ; 1.983      ;
; 15997.951 ; pwmBrightness[7] ; pwmBrightness[1]   ; u1|altpll_component|auto_generated|pll1|clk[1] ; u1|altpll_component|auto_generated|pll1|clk[1] ; 16000.000    ; -0.073     ; 1.978      ;
; 15997.957 ; pwmBrightness[4] ; pwmBrightness[4]   ; u1|altpll_component|auto_generated|pll1|clk[1] ; u1|altpll_component|auto_generated|pll1|clk[1] ; 16000.000    ; -0.073     ; 1.972      ;
; 15997.979 ; pwmBrightness[1] ; pwmBrightness[1]   ; u1|altpll_component|auto_generated|pll1|clk[1] ; u1|altpll_component|auto_generated|pll1|clk[1] ; 16000.000    ; -0.073     ; 1.950      ;
; 15997.982 ; pwmBrightness[2] ; pwmBrightness[1]   ; u1|altpll_component|auto_generated|pll1|clk[1] ; u1|altpll_component|auto_generated|pll1|clk[1] ; 16000.000    ; -0.073     ; 1.947      ;
; 15998.067 ; pwmBrightness[6] ; pwmBrightness[4]   ; u1|altpll_component|auto_generated|pll1|clk[1] ; u1|altpll_component|auto_generated|pll1|clk[1] ; 16000.000    ; -0.073     ; 1.862      ;
; 15998.091 ; pwmBrightness[6] ; pwmBrightness[3]   ; u1|altpll_component|auto_generated|pll1|clk[1] ; u1|altpll_component|auto_generated|pll1|clk[1] ; 16000.000    ; -0.073     ; 1.838      ;
; 15998.098 ; pwmBrightness[0] ; pwmBrightness[0]   ; u1|altpll_component|auto_generated|pll1|clk[1] ; u1|altpll_component|auto_generated|pll1|clk[1] ; 16000.000    ; -0.073     ; 1.831      ;
; 15998.099 ; pwmBrightness[6] ; pwmBrightness[0]   ; u1|altpll_component|auto_generated|pll1|clk[1] ; u1|altpll_component|auto_generated|pll1|clk[1] ; 16000.000    ; -0.073     ; 1.830      ;
; 15998.104 ; pwmBrightness[6] ; pwmBrightness[1]   ; u1|altpll_component|auto_generated|pll1|clk[1] ; u1|altpll_component|auto_generated|pll1|clk[1] ; 16000.000    ; -0.073     ; 1.825      ;
; 15998.159 ; pwmBrightness[1] ; pwmBrightness[2]   ; u1|altpll_component|auto_generated|pll1|clk[1] ; u1|altpll_component|auto_generated|pll1|clk[1] ; 16000.000    ; -0.073     ; 1.770      ;
; 15998.205 ; pwmBrightness[5] ; pwmBrightness[4]   ; u1|altpll_component|auto_generated|pll1|clk[1] ; u1|altpll_component|auto_generated|pll1|clk[1] ; 16000.000    ; -0.073     ; 1.724      ;
; 15998.212 ; pwmBrightness[5] ; pwmBrightness[3]   ; u1|altpll_component|auto_generated|pll1|clk[1] ; u1|altpll_component|auto_generated|pll1|clk[1] ; 16000.000    ; -0.073     ; 1.717      ;
; 15998.220 ; pwmBrightness[5] ; pwmBrightness[0]   ; u1|altpll_component|auto_generated|pll1|clk[1] ; u1|altpll_component|auto_generated|pll1|clk[1] ; 16000.000    ; -0.073     ; 1.709      ;
; 15998.225 ; pwmBrightness[5] ; pwmBrightness[1]   ; u1|altpll_component|auto_generated|pll1|clk[1] ; u1|altpll_component|auto_generated|pll1|clk[1] ; 16000.000    ; -0.073     ; 1.704      ;
; 15998.262 ; pwmBrightness[0] ; pwmBrightness[2]   ; u1|altpll_component|auto_generated|pll1|clk[1] ; u1|altpll_component|auto_generated|pll1|clk[1] ; 16000.000    ; -0.073     ; 1.667      ;
; 15998.267 ; pwmBrightness[1] ; backlight_pwm~reg0 ; u1|altpll_component|auto_generated|pll1|clk[1] ; u1|altpll_component|auto_generated|pll1|clk[1] ; 16000.000    ; -0.073     ; 1.662      ;
; 15998.587 ; pwmBrightness[4] ; pwmBrightness[1]   ; u1|altpll_component|auto_generated|pll1|clk[1] ; u1|altpll_component|auto_generated|pll1|clk[1] ; 16000.000    ; -0.073     ; 1.342      ;
; 15998.595 ; pwmBrightness[4] ; pwmBrightness[0]   ; u1|altpll_component|auto_generated|pll1|clk[1] ; u1|altpll_component|auto_generated|pll1|clk[1] ; 16000.000    ; -0.073     ; 1.334      ;
; 15998.612 ; pwmBrightness[7] ; backlight_pwm~reg0 ; u1|altpll_component|auto_generated|pll1|clk[1] ; u1|altpll_component|auto_generated|pll1|clk[1] ; 16000.000    ; -0.073     ; 1.317      ;
; 15998.617 ; pwmBrightness[2] ; pwmBrightness[2]   ; u1|altpll_component|auto_generated|pll1|clk[1] ; u1|altpll_component|auto_generated|pll1|clk[1] ; 16000.000    ; -0.073     ; 1.312      ;
; 15998.638 ; pwmBrightness[4] ; pwmBrightness[3]   ; u1|altpll_component|auto_generated|pll1|clk[1] ; u1|altpll_component|auto_generated|pll1|clk[1] ; 16000.000    ; -0.073     ; 1.291      ;
; 15998.730 ; pwmBrightness[6] ; backlight_pwm~reg0 ; u1|altpll_component|auto_generated|pll1|clk[1] ; u1|altpll_component|auto_generated|pll1|clk[1] ; 16000.000    ; -0.073     ; 1.199      ;
; 15998.918 ; pwmBrightness[5] ; backlight_pwm~reg0 ; u1|altpll_component|auto_generated|pll1|clk[1] ; u1|altpll_component|auto_generated|pll1|clk[1] ; 16000.000    ; -0.073     ; 1.011      ;
+-----------+------------------+--------------------+------------------------------------------------+------------------------------------------------+--------------+------------+------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Hold: 'u1|altpll_component|auto_generated|pll1|clk[0]'                                                                                                                                                                                                ;
+-------+-----------------+-------------------------------------------------------------------------------------------------------+------------------------------------------------+------------------------------------------------+--------------+------------+------------+
; Slack ; From Node       ; To Node                                                                                               ; Launch Clock                                   ; Latch Clock                                    ; Relationship ; Clock Skew ; Data Delay ;
+-------+-----------------+-------------------------------------------------------------------------------------------------------+------------------------------------------------+------------------------------------------------+--------------+------------+------------+
; 0.402 ; which_bit[2]    ; which_bit[2]                                                                                          ; u1|altpll_component|auto_generated|pll1|clk[0] ; u1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 0.669      ;
; 0.402 ; which_bit[3]    ; which_bit[3]                                                                                          ; u1|altpll_component|auto_generated|pll1|clk[0] ; u1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 0.669      ;
; 0.402 ; which_bit[1]    ; which_bit[1]                                                                                          ; u1|altpll_component|auto_generated|pll1|clk[0] ; u1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 0.669      ;
; 0.417 ; which_bit[0]    ; which_bit[0]                                                                                          ; u1|altpll_component|auto_generated|pll1|clk[0] ; u1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 0.684      ;
; 0.478 ; readAddress[0]  ; ram:u2|altsyncram:altsyncram_component|altsyncram_rrl1:auto_generated|ram_block1a2~portb_address_reg0 ; u1|altpll_component|auto_generated|pll1|clk[0] ; u1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.355      ; 1.063      ;
; 0.480 ; readAddress[3]  ; ram:u2|altsyncram:altsyncram_component|altsyncram_rrl1:auto_generated|ram_block1a2~portb_address_reg0 ; u1|altpll_component|auto_generated|pll1|clk[0] ; u1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.354      ; 1.064      ;
; 0.484 ; readAddress[1]  ; ram:u2|altsyncram:altsyncram_component|altsyncram_rrl1:auto_generated|ram_block1a0~portb_address_reg0 ; u1|altpll_component|auto_generated|pll1|clk[0] ; u1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.345      ; 1.059      ;
; 0.484 ; readAddress[4]  ; ram:u2|altsyncram:altsyncram_component|altsyncram_rrl1:auto_generated|ram_block1a2~portb_address_reg0 ; u1|altpll_component|auto_generated|pll1|clk[0] ; u1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.354      ; 1.068      ;
; 0.507 ; which_bit[2]    ; which_bit[0]                                                                                          ; u1|altpll_component|auto_generated|pll1|clk[0] ; u1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 0.774      ;
; 0.510 ; readAddress[5]  ; ram:u2|altsyncram:altsyncram_component|altsyncram_rrl1:auto_generated|ram_block1a2~portb_address_reg0 ; u1|altpll_component|auto_generated|pll1|clk[0] ; u1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.355      ; 1.095      ;
; 0.522 ; readAddress[6]  ; ram:u2|altsyncram:altsyncram_component|altsyncram_rrl1:auto_generated|ram_block1a5~portb_address_reg0 ; u1|altpll_component|auto_generated|pll1|clk[0] ; u1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.349      ; 1.101      ;
; 0.531 ; which_bit[1]    ; which_bit[3]                                                                                          ; u1|altpll_component|auto_generated|pll1|clk[0] ; u1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 0.798      ;
; 0.533 ; readAddress[6]  ; ram:u2|altsyncram:altsyncram_component|altsyncram_rrl1:auto_generated|ram_block1a6~portb_address_reg0 ; u1|altpll_component|auto_generated|pll1|clk[0] ; u1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.344      ; 1.107      ;
; 0.538 ; which_bit[1]    ; which_bit[2]                                                                                          ; u1|altpll_component|auto_generated|pll1|clk[0] ; u1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 0.805      ;
; 0.548 ; readAddress[6]  ; ram:u2|altsyncram:altsyncram_component|altsyncram_rrl1:auto_generated|ram_block1a1~portb_address_reg0 ; u1|altpll_component|auto_generated|pll1|clk[0] ; u1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.346      ; 1.124      ;
; 0.548 ; readAddress[6]  ; ram:u2|altsyncram:altsyncram_component|altsyncram_rrl1:auto_generated|ram_block1a4~portb_address_reg0 ; u1|altpll_component|auto_generated|pll1|clk[0] ; u1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.345      ; 1.123      ;
; 0.559 ; readAddress[6]  ; ram:u2|altsyncram:altsyncram_component|altsyncram_rrl1:auto_generated|ram_block1a0~portb_address_reg0 ; u1|altpll_component|auto_generated|pll1|clk[0] ; u1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.345      ; 1.134      ;
; 0.588 ; readAddress[7]  ; ram:u2|altsyncram:altsyncram_component|altsyncram_rrl1:auto_generated|ram_block1a2~portb_address_reg0 ; u1|altpll_component|auto_generated|pll1|clk[0] ; u1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.379      ; 1.197      ;
; 0.684 ; pixelYcount[3]  ; pixelYcount[3]                                                                                        ; u1|altpll_component|auto_generated|pll1|clk[0] ; u1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.073      ; 0.952      ;
; 0.685 ; pixelYcount[1]  ; pixelYcount[1]                                                                                        ; u1|altpll_component|auto_generated|pll1|clk[0] ; u1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.073      ; 0.953      ;
; 0.689 ; pixelYcount[2]  ; pixelYcount[2]                                                                                        ; u1|altpll_component|auto_generated|pll1|clk[0] ; u1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.073      ; 0.957      ;
; 0.690 ; pixelYcount[4]  ; pixelYcount[4]                                                                                        ; u1|altpll_component|auto_generated|pll1|clk[0] ; u1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.073      ; 0.958      ;
; 0.698 ; which_bit[3]    ; which_bit[0]                                                                                          ; u1|altpll_component|auto_generated|pll1|clk[0] ; u1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 0.965      ;
; 0.704 ; hCurrent[3]     ; hCurrent[3]                                                                                           ; u1|altpll_component|auto_generated|pll1|clk[0] ; u1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.073      ; 0.972      ;
; 0.705 ; hCurrent[5]     ; hCurrent[5]                                                                                           ; u1|altpll_component|auto_generated|pll1|clk[0] ; u1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.073      ; 0.973      ;
; 0.705 ; hCurrent[13]    ; hCurrent[13]                                                                                          ; u1|altpll_component|auto_generated|pll1|clk[0] ; u1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.073      ; 0.973      ;
; 0.705 ; pixelYcount[5]  ; pixelYcount[5]                                                                                        ; u1|altpll_component|auto_generated|pll1|clk[0] ; u1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.073      ; 0.973      ;
; 0.705 ; pixelYcount[13] ; pixelYcount[13]                                                                                       ; u1|altpll_component|auto_generated|pll1|clk[0] ; u1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.073      ; 0.973      ;
; 0.706 ; hCurrent[1]     ; hCurrent[1]                                                                                           ; u1|altpll_component|auto_generated|pll1|clk[0] ; u1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.073      ; 0.974      ;
; 0.706 ; hCurrent[11]    ; hCurrent[11]                                                                                          ; u1|altpll_component|auto_generated|pll1|clk[0] ; u1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.073      ; 0.974      ;
; 0.706 ; vCurrent[13]    ; vCurrent[13]                                                                                          ; u1|altpll_component|auto_generated|pll1|clk[0] ; u1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 0.973      ;
; 0.706 ; vCurrent[5]     ; vCurrent[5]                                                                                           ; u1|altpll_component|auto_generated|pll1|clk[0] ; u1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 0.973      ;
; 0.706 ; pixelYcount[11] ; pixelYcount[11]                                                                                       ; u1|altpll_component|auto_generated|pll1|clk[0] ; u1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.073      ; 0.974      ;
; 0.707 ; hCurrent[6]     ; hCurrent[6]                                                                                           ; u1|altpll_component|auto_generated|pll1|clk[0] ; u1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.073      ; 0.975      ;
; 0.707 ; hCurrent[15]    ; hCurrent[15]                                                                                          ; u1|altpll_component|auto_generated|pll1|clk[0] ; u1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.073      ; 0.975      ;
; 0.707 ; vCurrent[1]     ; vCurrent[1]                                                                                           ; u1|altpll_component|auto_generated|pll1|clk[0] ; u1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 0.974      ;
; 0.707 ; vCurrent[11]    ; vCurrent[11]                                                                                          ; u1|altpll_component|auto_generated|pll1|clk[0] ; u1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 0.974      ;
; 0.707 ; pixelYcount[6]  ; pixelYcount[6]                                                                                        ; u1|altpll_component|auto_generated|pll1|clk[0] ; u1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.073      ; 0.975      ;
; 0.707 ; pixelYcount[15] ; pixelYcount[15]                                                                                       ; u1|altpll_component|auto_generated|pll1|clk[0] ; u1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.073      ; 0.975      ;
; 0.708 ; hCurrent[7]     ; hCurrent[7]                                                                                           ; u1|altpll_component|auto_generated|pll1|clk[0] ; u1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.073      ; 0.976      ;
; 0.708 ; hCurrent[9]     ; hCurrent[9]                                                                                           ; u1|altpll_component|auto_generated|pll1|clk[0] ; u1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.073      ; 0.976      ;
; 0.708 ; vCurrent[15]    ; vCurrent[15]                                                                                          ; u1|altpll_component|auto_generated|pll1|clk[0] ; u1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 0.975      ;
; 0.708 ; pixelY[6]       ; pixelY[6]                                                                                             ; u1|altpll_component|auto_generated|pll1|clk[0] ; u1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.073      ; 0.976      ;
; 0.708 ; pixelYcount[7]  ; pixelYcount[7]                                                                                        ; u1|altpll_component|auto_generated|pll1|clk[0] ; u1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.073      ; 0.976      ;
; 0.708 ; pixelYcount[9]  ; pixelYcount[9]                                                                                        ; u1|altpll_component|auto_generated|pll1|clk[0] ; u1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.073      ; 0.976      ;
; 0.709 ; hCurrent[2]     ; hCurrent[2]                                                                                           ; u1|altpll_component|auto_generated|pll1|clk[0] ; u1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.073      ; 0.977      ;
; 0.709 ; vCurrent[9]     ; vCurrent[9]                                                                                           ; u1|altpll_component|auto_generated|pll1|clk[0] ; u1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 0.976      ;
; 0.709 ; vCurrent[7]     ; vCurrent[7]                                                                                           ; u1|altpll_component|auto_generated|pll1|clk[0] ; u1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 0.976      ;
; 0.710 ; pixelX[6]       ; pixelX[6]                                                                                             ; u1|altpll_component|auto_generated|pll1|clk[0] ; u1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 0.977      ;
; 0.711 ; hCurrent[8]     ; hCurrent[8]                                                                                           ; u1|altpll_component|auto_generated|pll1|clk[0] ; u1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.073      ; 0.979      ;
; 0.711 ; hCurrent[12]    ; hCurrent[12]                                                                                          ; u1|altpll_component|auto_generated|pll1|clk[0] ; u1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.073      ; 0.979      ;
; 0.711 ; hCurrent[14]    ; hCurrent[14]                                                                                          ; u1|altpll_component|auto_generated|pll1|clk[0] ; u1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.073      ; 0.979      ;
; 0.711 ; pixelY[7]       ; pixelY[7]                                                                                             ; u1|altpll_component|auto_generated|pll1|clk[0] ; u1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.073      ; 0.979      ;
; 0.711 ; pixelYcount[10] ; pixelYcount[10]                                                                                       ; u1|altpll_component|auto_generated|pll1|clk[0] ; u1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.073      ; 0.979      ;
; 0.711 ; pixelYcount[12] ; pixelYcount[12]                                                                                       ; u1|altpll_component|auto_generated|pll1|clk[0] ; u1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.073      ; 0.979      ;
; 0.711 ; pixelYcount[14] ; pixelYcount[14]                                                                                       ; u1|altpll_component|auto_generated|pll1|clk[0] ; u1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.073      ; 0.979      ;
; 0.712 ; vCurrent[12]    ; vCurrent[12]                                                                                          ; u1|altpll_component|auto_generated|pll1|clk[0] ; u1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 0.979      ;
; 0.712 ; vCurrent[14]    ; vCurrent[14]                                                                                          ; u1|altpll_component|auto_generated|pll1|clk[0] ; u1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 0.979      ;
; 0.712 ; vCurrent[8]     ; vCurrent[8]                                                                                           ; u1|altpll_component|auto_generated|pll1|clk[0] ; u1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 0.979      ;
; 0.712 ; pixelYcount[0]  ; pixelYcount[0]                                                                                        ; u1|altpll_component|auto_generated|pll1|clk[0] ; u1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.073      ; 0.980      ;
; 0.712 ; pixelYcount[8]  ; pixelYcount[8]                                                                                        ; u1|altpll_component|auto_generated|pll1|clk[0] ; u1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.073      ; 0.980      ;
; 0.713 ; pixelX[5]       ; pixelX[5]                                                                                             ; u1|altpll_component|auto_generated|pll1|clk[0] ; u1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 0.980      ;
; 0.715 ; pixelX[7]       ; pixelX[7]                                                                                             ; u1|altpll_component|auto_generated|pll1|clk[0] ; u1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 0.982      ;
; 0.716 ; vCurrent[1]     ; vsync                                                                                                 ; u1|altpll_component|auto_generated|pll1|clk[0] ; u1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 0.983      ;
; 0.721 ; pixelY[5]       ; pixelY[5]                                                                                             ; u1|altpll_component|auto_generated|pll1|clk[0] ; u1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.073      ; 0.989      ;
; 0.728 ; dataEnable      ; redO[3]                                                                                               ; u1|altpll_component|auto_generated|pll1|clk[0] ; u1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.531      ; 1.454      ;
; 0.728 ; dataEnable      ; redO[4]                                                                                               ; u1|altpll_component|auto_generated|pll1|clk[0] ; u1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.531      ; 1.454      ;
; 0.733 ; hCurrent[0]     ; hCurrent[0]                                                                                           ; u1|altpll_component|auto_generated|pll1|clk[0] ; u1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.073      ; 1.001      ;
; 0.733 ; vCurrent[2]     ; vCurrent[2]                                                                                           ; u1|altpll_component|auto_generated|pll1|clk[0] ; u1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 1.000      ;
; 0.734 ; vCurrent[0]     ; vCurrent[0]                                                                                           ; u1|altpll_component|auto_generated|pll1|clk[0] ; u1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 1.001      ;
; 0.755 ; pixelY[2]       ; pixelY[2]                                                                                             ; u1|altpll_component|auto_generated|pll1|clk[0] ; u1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.073      ; 1.023      ;
; 0.759 ; which_bit[0]    ; which_bit[2]                                                                                          ; u1|altpll_component|auto_generated|pll1|clk[0] ; u1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 1.026      ;
; 0.766 ; which_bit[0]    ; which_bit[3]                                                                                          ; u1|altpll_component|auto_generated|pll1|clk[0] ; u1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 1.033      ;
; 0.768 ; pixelY[3]       ; pixelY[3]                                                                                             ; u1|altpll_component|auto_generated|pll1|clk[0] ; u1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.073      ; 1.036      ;
; 0.768 ; which_bit[0]    ; which_bit[1]                                                                                          ; u1|altpll_component|auto_generated|pll1|clk[0] ; u1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 1.035      ;
; 0.772 ; readAddress[5]  ; ram:u2|altsyncram:altsyncram_component|altsyncram_rrl1:auto_generated|ram_block1a5~portb_address_reg0 ; u1|altpll_component|auto_generated|pll1|clk[0] ; u1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.350      ; 1.352      ;
; 0.773 ; which_bit[2]    ; which_bit[3]                                                                                          ; u1|altpll_component|auto_generated|pll1|clk[0] ; u1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 1.040      ;
; 0.776 ; readAddress[3]  ; ram:u2|altsyncram:altsyncram_component|altsyncram_rrl1:auto_generated|ram_block1a3~portb_address_reg0 ; u1|altpll_component|auto_generated|pll1|clk[0] ; u1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.352      ; 1.358      ;
; 0.781 ; readAddress[5]  ; ram:u2|altsyncram:altsyncram_component|altsyncram_rrl1:auto_generated|ram_block1a0~portb_address_reg0 ; u1|altpll_component|auto_generated|pll1|clk[0] ; u1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.346      ; 1.357      ;
; 0.787 ; readAddress[5]  ; ram:u2|altsyncram:altsyncram_component|altsyncram_rrl1:auto_generated|ram_block1a3~portb_address_reg0 ; u1|altpll_component|auto_generated|pll1|clk[0] ; u1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.353      ; 1.370      ;
; 0.793 ; readAddress[5]  ; ram:u2|altsyncram:altsyncram_component|altsyncram_rrl1:auto_generated|ram_block1a7~portb_address_reg0 ; u1|altpll_component|auto_generated|pll1|clk[0] ; u1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.347      ; 1.370      ;
; 0.795 ; readAddress[3]  ; ram:u2|altsyncram:altsyncram_component|altsyncram_rrl1:auto_generated|ram_block1a6~portb_address_reg0 ; u1|altpll_component|auto_generated|pll1|clk[0] ; u1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.344      ; 1.369      ;
; 0.796 ; readAddress[6]  ; ram:u2|altsyncram:altsyncram_component|altsyncram_rrl1:auto_generated|ram_block1a3~portb_address_reg0 ; u1|altpll_component|auto_generated|pll1|clk[0] ; u1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.352      ; 1.378      ;
; 0.800 ; readAddress[0]  ; ram:u2|altsyncram:altsyncram_component|altsyncram_rrl1:auto_generated|ram_block1a3~portb_address_reg0 ; u1|altpll_component|auto_generated|pll1|clk[0] ; u1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.353      ; 1.383      ;
; 0.801 ; readAddress[5]  ; ram:u2|altsyncram:altsyncram_component|altsyncram_rrl1:auto_generated|ram_block1a1~portb_address_reg0 ; u1|altpll_component|auto_generated|pll1|clk[0] ; u1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.347      ; 1.378      ;
; 0.801 ; readAddress[5]  ; ram:u2|altsyncram:altsyncram_component|altsyncram_rrl1:auto_generated|ram_block1a4~portb_address_reg0 ; u1|altpll_component|auto_generated|pll1|clk[0] ; u1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.346      ; 1.377      ;
; 0.801 ; readAddress[1]  ; ram:u2|altsyncram:altsyncram_component|altsyncram_rrl1:auto_generated|ram_block1a7~portb_address_reg0 ; u1|altpll_component|auto_generated|pll1|clk[0] ; u1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.346      ; 1.377      ;
; 0.803 ; readAddress[8]  ; ram:u2|altsyncram:altsyncram_component|altsyncram_rrl1:auto_generated|ram_block1a3~portb_address_reg0 ; u1|altpll_component|auto_generated|pll1|clk[0] ; u1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.346      ; 1.379      ;
; 0.803 ; readAddress[3]  ; ram:u2|altsyncram:altsyncram_component|altsyncram_rrl1:auto_generated|ram_block1a4~portb_address_reg0 ; u1|altpll_component|auto_generated|pll1|clk[0] ; u1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.345      ; 1.378      ;
; 0.808 ; readAddress[0]  ; ram:u2|altsyncram:altsyncram_component|altsyncram_rrl1:auto_generated|ram_block1a4~portb_address_reg0 ; u1|altpll_component|auto_generated|pll1|clk[0] ; u1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.346      ; 1.384      ;
; 0.809 ; readAddress[5]  ; ram:u2|altsyncram:altsyncram_component|altsyncram_rrl1:auto_generated|ram_block1a6~portb_address_reg0 ; u1|altpll_component|auto_generated|pll1|clk[0] ; u1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.345      ; 1.384      ;
; 0.809 ; readAddress[4]  ; ram:u2|altsyncram:altsyncram_component|altsyncram_rrl1:auto_generated|ram_block1a5~portb_address_reg0 ; u1|altpll_component|auto_generated|pll1|clk[0] ; u1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.349      ; 1.388      ;
; 0.809 ; readAddress[4]  ; ram:u2|altsyncram:altsyncram_component|altsyncram_rrl1:auto_generated|ram_block1a7~portb_address_reg0 ; u1|altpll_component|auto_generated|pll1|clk[0] ; u1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.346      ; 1.385      ;
; 0.810 ; which_bit[1]    ; which_bit[0]                                                                                          ; u1|altpll_component|auto_generated|pll1|clk[0] ; u1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 1.077      ;
; 0.811 ; readAddress[8]  ; ram:u2|altsyncram:altsyncram_component|altsyncram_rrl1:auto_generated|ram_block1a4~portb_address_reg0 ; u1|altpll_component|auto_generated|pll1|clk[0] ; u1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.339      ; 1.380      ;
; 0.812 ; readAddress[3]  ; ram:u2|altsyncram:altsyncram_component|altsyncram_rrl1:auto_generated|ram_block1a5~portb_address_reg0 ; u1|altpll_component|auto_generated|pll1|clk[0] ; u1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.349      ; 1.391      ;
; 0.813 ; readAddress[1]  ; ram:u2|altsyncram:altsyncram_component|altsyncram_rrl1:auto_generated|ram_block1a4~portb_address_reg0 ; u1|altpll_component|auto_generated|pll1|clk[0] ; u1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.345      ; 1.388      ;
; 0.817 ; readAddress[4]  ; ram:u2|altsyncram:altsyncram_component|altsyncram_rrl1:auto_generated|ram_block1a3~portb_address_reg0 ; u1|altpll_component|auto_generated|pll1|clk[0] ; u1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.352      ; 1.399      ;
; 0.818 ; readAddress[6]  ; ram:u2|altsyncram:altsyncram_component|altsyncram_rrl1:auto_generated|ram_block1a7~portb_address_reg0 ; u1|altpll_component|auto_generated|pll1|clk[0] ; u1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.346      ; 1.394      ;
; 0.824 ; readAddress[4]  ; ram:u2|altsyncram:altsyncram_component|altsyncram_rrl1:auto_generated|ram_block1a0~portb_address_reg0 ; u1|altpll_component|auto_generated|pll1|clk[0] ; u1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.345      ; 1.399      ;
+-------+-----------------+-------------------------------------------------------------------------------------------------------+------------------------------------------------+------------------------------------------------+--------------+------------+------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Hold: 'u1|altpll_component|auto_generated|pll1|clk[1]'                                                                                                              ;
+-------+------------------+--------------------+------------------------------------------------+------------------------------------------------+--------------+------------+------------+
; Slack ; From Node        ; To Node            ; Launch Clock                                   ; Latch Clock                                    ; Relationship ; Clock Skew ; Data Delay ;
+-------+------------------+--------------------+------------------------------------------------+------------------------------------------------+--------------+------------+------------+
; 0.416 ; pwmBrightness[4] ; pwmBrightness[4]   ; u1|altpll_component|auto_generated|pll1|clk[1] ; u1|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.073      ; 0.684      ;
; 0.680 ; pwmBrightness[5] ; backlight_pwm~reg0 ; u1|altpll_component|auto_generated|pll1|clk[1] ; u1|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.073      ; 0.948      ;
; 0.825 ; pwmBrightness[4] ; pwmBrightness[5]   ; u1|altpll_component|auto_generated|pll1|clk[1] ; u1|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.073      ; 1.093      ;
; 0.844 ; pwmBrightness[6] ; backlight_pwm~reg0 ; u1|altpll_component|auto_generated|pll1|clk[1] ; u1|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.073      ; 1.112      ;
; 0.851 ; pwmBrightness[4] ; pwmBrightness[6]   ; u1|altpll_component|auto_generated|pll1|clk[1] ; u1|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.073      ; 1.119      ;
; 0.866 ; pwmBrightness[2] ; pwmBrightness[2]   ; u1|altpll_component|auto_generated|pll1|clk[1] ; u1|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.073      ; 1.134      ;
; 0.934 ; pwmBrightness[4] ; pwmBrightness[7]   ; u1|altpll_component|auto_generated|pll1|clk[1] ; u1|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.073      ; 1.202      ;
; 0.941 ; pwmBrightness[4] ; pwmBrightness[3]   ; u1|altpll_component|auto_generated|pll1|clk[1] ; u1|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.073      ; 1.209      ;
; 0.952 ; pwmBrightness[7] ; backlight_pwm~reg0 ; u1|altpll_component|auto_generated|pll1|clk[1] ; u1|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.073      ; 1.220      ;
; 0.969 ; pwmBrightness[4] ; pwmBrightness[0]   ; u1|altpll_component|auto_generated|pll1|clk[1] ; u1|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.073      ; 1.237      ;
; 0.976 ; pwmBrightness[4] ; pwmBrightness[1]   ; u1|altpll_component|auto_generated|pll1|clk[1] ; u1|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.073      ; 1.244      ;
; 1.027 ; pwmBrightness[1] ; pwmBrightness[2]   ; u1|altpll_component|auto_generated|pll1|clk[1] ; u1|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.073      ; 1.295      ;
; 1.030 ; pwmBrightness[0] ; pwmBrightness[2]   ; u1|altpll_component|auto_generated|pll1|clk[1] ; u1|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.073      ; 1.298      ;
; 1.062 ; pwmBrightness[6] ; pwmBrightness[6]   ; u1|altpll_component|auto_generated|pll1|clk[1] ; u1|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.073      ; 1.330      ;
; 1.071 ; pwmBrightness[5] ; pwmBrightness[5]   ; u1|altpll_component|auto_generated|pll1|clk[1] ; u1|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.073      ; 1.339      ;
; 1.178 ; pwmBrightness[0] ; pwmBrightness[1]   ; u1|altpll_component|auto_generated|pll1|clk[1] ; u1|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.073      ; 1.446      ;
; 1.192 ; pwmBrightness[3] ; pwmBrightness[3]   ; u1|altpll_component|auto_generated|pll1|clk[1] ; u1|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.073      ; 1.460      ;
; 1.202 ; pwmBrightness[7] ; pwmBrightness[7]   ; u1|altpll_component|auto_generated|pll1|clk[1] ; u1|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.073      ; 1.470      ;
; 1.218 ; pwmBrightness[5] ; pwmBrightness[3]   ; u1|altpll_component|auto_generated|pll1|clk[1] ; u1|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.073      ; 1.486      ;
; 1.223 ; pwmBrightness[5] ; pwmBrightness[7]   ; u1|altpll_component|auto_generated|pll1|clk[1] ; u1|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.073      ; 1.491      ;
; 1.224 ; pwmBrightness[0] ; pwmBrightness[0]   ; u1|altpll_component|auto_generated|pll1|clk[1] ; u1|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.073      ; 1.492      ;
; 1.233 ; pwmBrightness[0] ; pwmBrightness[4]   ; u1|altpll_component|auto_generated|pll1|clk[1] ; u1|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.073      ; 1.501      ;
; 1.235 ; pwmBrightness[1] ; backlight_pwm~reg0 ; u1|altpll_component|auto_generated|pll1|clk[1] ; u1|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.073      ; 1.503      ;
; 1.245 ; pwmBrightness[5] ; pwmBrightness[1]   ; u1|altpll_component|auto_generated|pll1|clk[1] ; u1|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.073      ; 1.513      ;
; 1.251 ; pwmBrightness[5] ; pwmBrightness[0]   ; u1|altpll_component|auto_generated|pll1|clk[1] ; u1|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.073      ; 1.519      ;
; 1.290 ; pwmBrightness[0] ; pwmBrightness[7]   ; u1|altpll_component|auto_generated|pll1|clk[1] ; u1|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.073      ; 1.558      ;
; 1.299 ; pwmBrightness[0] ; pwmBrightness[3]   ; u1|altpll_component|auto_generated|pll1|clk[1] ; u1|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.073      ; 1.567      ;
; 1.299 ; pwmBrightness[1] ; pwmBrightness[1]   ; u1|altpll_component|auto_generated|pll1|clk[1] ; u1|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.073      ; 1.567      ;
; 1.300 ; pwmBrightness[0] ; pwmBrightness[6]   ; u1|altpll_component|auto_generated|pll1|clk[1] ; u1|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.073      ; 1.568      ;
; 1.308 ; pwmBrightness[5] ; pwmBrightness[4]   ; u1|altpll_component|auto_generated|pll1|clk[1] ; u1|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.073      ; 1.576      ;
; 1.311 ; pwmBrightness[0] ; pwmBrightness[5]   ; u1|altpll_component|auto_generated|pll1|clk[1] ; u1|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.073      ; 1.579      ;
; 1.385 ; pwmBrightness[5] ; pwmBrightness[6]   ; u1|altpll_component|auto_generated|pll1|clk[1] ; u1|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.073      ; 1.653      ;
; 1.396 ; pwmBrightness[3] ; pwmBrightness[5]   ; u1|altpll_component|auto_generated|pll1|clk[1] ; u1|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.073      ; 1.664      ;
; 1.424 ; pwmBrightness[6] ; pwmBrightness[3]   ; u1|altpll_component|auto_generated|pll1|clk[1] ; u1|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.073      ; 1.692      ;
; 1.429 ; pwmBrightness[6] ; pwmBrightness[7]   ; u1|altpll_component|auto_generated|pll1|clk[1] ; u1|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.073      ; 1.697      ;
; 1.451 ; pwmBrightness[6] ; pwmBrightness[1]   ; u1|altpll_component|auto_generated|pll1|clk[1] ; u1|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.073      ; 1.719      ;
; 1.457 ; pwmBrightness[6] ; pwmBrightness[0]   ; u1|altpll_component|auto_generated|pll1|clk[1] ; u1|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.073      ; 1.725      ;
; 1.490 ; pwmBrightness[6] ; pwmBrightness[4]   ; u1|altpll_component|auto_generated|pll1|clk[1] ; u1|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.073      ; 1.758      ;
; 1.501 ; pwmBrightness[3] ; pwmBrightness[4]   ; u1|altpll_component|auto_generated|pll1|clk[1] ; u1|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.073      ; 1.769      ;
; 1.513 ; pwmBrightness[3] ; pwmBrightness[6]   ; u1|altpll_component|auto_generated|pll1|clk[1] ; u1|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.073      ; 1.781      ;
; 1.519 ; pwmBrightness[2] ; pwmBrightness[1]   ; u1|altpll_component|auto_generated|pll1|clk[1] ; u1|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.073      ; 1.787      ;
; 1.528 ; pwmBrightness[3] ; pwmBrightness[1]   ; u1|altpll_component|auto_generated|pll1|clk[1] ; u1|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.073      ; 1.796      ;
; 1.535 ; pwmBrightness[3] ; backlight_pwm~reg0 ; u1|altpll_component|auto_generated|pll1|clk[1] ; u1|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.073      ; 1.803      ;
; 1.574 ; pwmBrightness[2] ; pwmBrightness[4]   ; u1|altpll_component|auto_generated|pll1|clk[1] ; u1|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.073      ; 1.842      ;
; 1.583 ; pwmBrightness[7] ; pwmBrightness[3]   ; u1|altpll_component|auto_generated|pll1|clk[1] ; u1|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.073      ; 1.851      ;
; 1.583 ; pwmBrightness[4] ; backlight_pwm~reg0 ; u1|altpll_component|auto_generated|pll1|clk[1] ; u1|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.073      ; 1.851      ;
; 1.591 ; pwmBrightness[7] ; pwmBrightness[1]   ; u1|altpll_component|auto_generated|pll1|clk[1] ; u1|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.073      ; 1.859      ;
; 1.594 ; pwmBrightness[1] ; pwmBrightness[4]   ; u1|altpll_component|auto_generated|pll1|clk[1] ; u1|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.073      ; 1.862      ;
; 1.596 ; pwmBrightness[7] ; pwmBrightness[0]   ; u1|altpll_component|auto_generated|pll1|clk[1] ; u1|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.073      ; 1.864      ;
; 1.598 ; pwmBrightness[1] ; pwmBrightness[5]   ; u1|altpll_component|auto_generated|pll1|clk[1] ; u1|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.073      ; 1.866      ;
; 1.611 ; pwmBrightness[7] ; pwmBrightness[4]   ; u1|altpll_component|auto_generated|pll1|clk[1] ; u1|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.073      ; 1.879      ;
; 1.614 ; pwmBrightness[1] ; pwmBrightness[3]   ; u1|altpll_component|auto_generated|pll1|clk[1] ; u1|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.073      ; 1.882      ;
; 1.628 ; pwmBrightness[1] ; pwmBrightness[6]   ; u1|altpll_component|auto_generated|pll1|clk[1] ; u1|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.073      ; 1.896      ;
; 1.631 ; pwmBrightness[2] ; pwmBrightness[7]   ; u1|altpll_component|auto_generated|pll1|clk[1] ; u1|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.073      ; 1.899      ;
; 1.640 ; pwmBrightness[3] ; pwmBrightness[7]   ; u1|altpll_component|auto_generated|pll1|clk[1] ; u1|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.073      ; 1.908      ;
; 1.640 ; pwmBrightness[2] ; pwmBrightness[3]   ; u1|altpll_component|auto_generated|pll1|clk[1] ; u1|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.073      ; 1.908      ;
; 1.641 ; pwmBrightness[2] ; pwmBrightness[6]   ; u1|altpll_component|auto_generated|pll1|clk[1] ; u1|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.073      ; 1.909      ;
; 1.642 ; pwmBrightness[2] ; pwmBrightness[5]   ; u1|altpll_component|auto_generated|pll1|clk[1] ; u1|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.073      ; 1.910      ;
; 1.650 ; pwmBrightness[2] ; pwmBrightness[0]   ; u1|altpll_component|auto_generated|pll1|clk[1] ; u1|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.073      ; 1.918      ;
; 1.651 ; pwmBrightness[1] ; pwmBrightness[7]   ; u1|altpll_component|auto_generated|pll1|clk[1] ; u1|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.073      ; 1.919      ;
; 1.659 ; pwmBrightness[3] ; pwmBrightness[0]   ; u1|altpll_component|auto_generated|pll1|clk[1] ; u1|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.073      ; 1.927      ;
; 1.670 ; pwmBrightness[1] ; pwmBrightness[0]   ; u1|altpll_component|auto_generated|pll1|clk[1] ; u1|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.073      ; 1.938      ;
; 1.702 ; pwmBrightness[2] ; backlight_pwm~reg0 ; u1|altpll_component|auto_generated|pll1|clk[1] ; u1|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.073      ; 1.970      ;
; 1.719 ; pwmBrightness[6] ; pwmBrightness[5]   ; u1|altpll_component|auto_generated|pll1|clk[1] ; u1|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.073      ; 1.987      ;
; 1.836 ; pwmBrightness[7] ; pwmBrightness[6]   ; u1|altpll_component|auto_generated|pll1|clk[1] ; u1|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.073      ; 2.104      ;
; 1.878 ; pwmBrightness[7] ; pwmBrightness[5]   ; u1|altpll_component|auto_generated|pll1|clk[1] ; u1|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.073      ; 2.146      ;
+-------+------------------+--------------------+------------------------------------------------+------------------------------------------------+--------------+------------+------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Minimum Pulse Width: 'dotClock'                                                                                                                                      ;
+--------+--------------+----------------+------------------+----------+------------+-------------------------------------------------------------------------------------------------------+
; Slack  ; Actual Width ; Required Width ; Type             ; Clock    ; Clock Edge ; Target                                                                                                ;
+--------+--------------+----------------+------------------+----------+------------+-------------------------------------------------------------------------------------------------------+
; -3.201 ; 1.000        ; 4.201          ; Min Period       ; dotClock ; Rise       ; ram:u2|altsyncram:altsyncram_component|altsyncram_rrl1:auto_generated|ram_block1a0~porta_address_reg0 ;
; -3.201 ; 1.000        ; 4.201          ; Min Period       ; dotClock ; Rise       ; ram:u2|altsyncram:altsyncram_component|altsyncram_rrl1:auto_generated|ram_block1a0~porta_datain_reg0  ;
; -3.201 ; 1.000        ; 4.201          ; Min Period       ; dotClock ; Rise       ; ram:u2|altsyncram:altsyncram_component|altsyncram_rrl1:auto_generated|ram_block1a1~porta_address_reg0 ;
; -3.201 ; 1.000        ; 4.201          ; Min Period       ; dotClock ; Rise       ; ram:u2|altsyncram:altsyncram_component|altsyncram_rrl1:auto_generated|ram_block1a1~porta_datain_reg0  ;
; -3.201 ; 1.000        ; 4.201          ; Min Period       ; dotClock ; Rise       ; ram:u2|altsyncram:altsyncram_component|altsyncram_rrl1:auto_generated|ram_block1a2~porta_address_reg0 ;
; -3.201 ; 1.000        ; 4.201          ; Min Period       ; dotClock ; Rise       ; ram:u2|altsyncram:altsyncram_component|altsyncram_rrl1:auto_generated|ram_block1a2~porta_datain_reg0  ;
; -3.201 ; 1.000        ; 4.201          ; Min Period       ; dotClock ; Rise       ; ram:u2|altsyncram:altsyncram_component|altsyncram_rrl1:auto_generated|ram_block1a3~porta_address_reg0 ;
; -3.201 ; 1.000        ; 4.201          ; Min Period       ; dotClock ; Rise       ; ram:u2|altsyncram:altsyncram_component|altsyncram_rrl1:auto_generated|ram_block1a3~porta_datain_reg0  ;
; -3.201 ; 1.000        ; 4.201          ; Min Period       ; dotClock ; Rise       ; ram:u2|altsyncram:altsyncram_component|altsyncram_rrl1:auto_generated|ram_block1a4~porta_address_reg0 ;
; -3.201 ; 1.000        ; 4.201          ; Min Period       ; dotClock ; Rise       ; ram:u2|altsyncram:altsyncram_component|altsyncram_rrl1:auto_generated|ram_block1a4~porta_datain_reg0  ;
; -3.201 ; 1.000        ; 4.201          ; Min Period       ; dotClock ; Rise       ; ram:u2|altsyncram:altsyncram_component|altsyncram_rrl1:auto_generated|ram_block1a5~porta_address_reg0 ;
; -3.201 ; 1.000        ; 4.201          ; Min Period       ; dotClock ; Rise       ; ram:u2|altsyncram:altsyncram_component|altsyncram_rrl1:auto_generated|ram_block1a5~porta_datain_reg0  ;
; -3.201 ; 1.000        ; 4.201          ; Min Period       ; dotClock ; Rise       ; ram:u2|altsyncram:altsyncram_component|altsyncram_rrl1:auto_generated|ram_block1a6~porta_address_reg0 ;
; -3.201 ; 1.000        ; 4.201          ; Min Period       ; dotClock ; Rise       ; ram:u2|altsyncram:altsyncram_component|altsyncram_rrl1:auto_generated|ram_block1a6~porta_datain_reg0  ;
; -3.201 ; 1.000        ; 4.201          ; Min Period       ; dotClock ; Rise       ; ram:u2|altsyncram:altsyncram_component|altsyncram_rrl1:auto_generated|ram_block1a7~porta_address_reg0 ;
; -3.201 ; 1.000        ; 4.201          ; Min Period       ; dotClock ; Rise       ; ram:u2|altsyncram:altsyncram_component|altsyncram_rrl1:auto_generated|ram_block1a7~porta_datain_reg0  ;
; -3.000 ; 1.000        ; 4.000          ; Port Rate        ; dotClock ; Rise       ; dotClock                                                                                              ;
; 0.204  ; 0.434        ; 0.230          ; High Pulse Width ; dotClock ; Rise       ; ram:u2|altsyncram:altsyncram_component|altsyncram_rrl1:auto_generated|ram_block1a0~porta_datain_reg0  ;
; 0.205  ; 0.435        ; 0.230          ; High Pulse Width ; dotClock ; Rise       ; ram:u2|altsyncram:altsyncram_component|altsyncram_rrl1:auto_generated|ram_block1a0~porta_address_reg0 ;
; 0.216  ; 0.446        ; 0.230          ; High Pulse Width ; dotClock ; Rise       ; ram:u2|altsyncram:altsyncram_component|altsyncram_rrl1:auto_generated|ram_block1a2~porta_datain_reg0  ;
; 0.217  ; 0.447        ; 0.230          ; High Pulse Width ; dotClock ; Rise       ; ram:u2|altsyncram:altsyncram_component|altsyncram_rrl1:auto_generated|ram_block1a2~porta_address_reg0 ;
; 0.218  ; 0.448        ; 0.230          ; High Pulse Width ; dotClock ; Rise       ; ram:u2|altsyncram:altsyncram_component|altsyncram_rrl1:auto_generated|ram_block1a3~porta_datain_reg0  ;
; 0.219  ; 0.449        ; 0.230          ; High Pulse Width ; dotClock ; Rise       ; ram:u2|altsyncram:altsyncram_component|altsyncram_rrl1:auto_generated|ram_block1a3~porta_address_reg0 ;
; 0.224  ; 0.454        ; 0.230          ; High Pulse Width ; dotClock ; Rise       ; ram:u2|altsyncram:altsyncram_component|altsyncram_rrl1:auto_generated|ram_block1a4~porta_datain_reg0  ;
; 0.224  ; 0.454        ; 0.230          ; High Pulse Width ; dotClock ; Rise       ; ram:u2|altsyncram:altsyncram_component|altsyncram_rrl1:auto_generated|ram_block1a7~porta_datain_reg0  ;
; 0.225  ; 0.455        ; 0.230          ; High Pulse Width ; dotClock ; Rise       ; ram:u2|altsyncram:altsyncram_component|altsyncram_rrl1:auto_generated|ram_block1a1~porta_datain_reg0  ;
; 0.225  ; 0.455        ; 0.230          ; High Pulse Width ; dotClock ; Rise       ; ram:u2|altsyncram:altsyncram_component|altsyncram_rrl1:auto_generated|ram_block1a4~porta_address_reg0 ;
; 0.225  ; 0.455        ; 0.230          ; High Pulse Width ; dotClock ; Rise       ; ram:u2|altsyncram:altsyncram_component|altsyncram_rrl1:auto_generated|ram_block1a7~porta_address_reg0 ;
; 0.226  ; 0.456        ; 0.230          ; High Pulse Width ; dotClock ; Rise       ; ram:u2|altsyncram:altsyncram_component|altsyncram_rrl1:auto_generated|ram_block1a1~porta_address_reg0 ;
; 0.226  ; 0.456        ; 0.230          ; High Pulse Width ; dotClock ; Rise       ; ram:u2|altsyncram:altsyncram_component|altsyncram_rrl1:auto_generated|ram_block1a5~porta_datain_reg0  ;
; 0.227  ; 0.457        ; 0.230          ; High Pulse Width ; dotClock ; Rise       ; ram:u2|altsyncram:altsyncram_component|altsyncram_rrl1:auto_generated|ram_block1a5~porta_address_reg0 ;
; 0.227  ; 0.457        ; 0.230          ; High Pulse Width ; dotClock ; Rise       ; ram:u2|altsyncram:altsyncram_component|altsyncram_rrl1:auto_generated|ram_block1a6~porta_datain_reg0  ;
; 0.228  ; 0.458        ; 0.230          ; High Pulse Width ; dotClock ; Rise       ; ram:u2|altsyncram:altsyncram_component|altsyncram_rrl1:auto_generated|ram_block1a6~porta_address_reg0 ;
; 0.310  ; 0.540        ; 0.230          ; Low Pulse Width  ; dotClock ; Rise       ; ram:u2|altsyncram:altsyncram_component|altsyncram_rrl1:auto_generated|ram_block1a5~porta_address_reg0 ;
; 0.310  ; 0.540        ; 0.230          ; Low Pulse Width  ; dotClock ; Rise       ; ram:u2|altsyncram:altsyncram_component|altsyncram_rrl1:auto_generated|ram_block1a6~porta_address_reg0 ;
; 0.311  ; 0.541        ; 0.230          ; Low Pulse Width  ; dotClock ; Rise       ; ram:u2|altsyncram:altsyncram_component|altsyncram_rrl1:auto_generated|ram_block1a1~porta_address_reg0 ;
; 0.312  ; 0.542        ; 0.230          ; Low Pulse Width  ; dotClock ; Rise       ; ram:u2|altsyncram:altsyncram_component|altsyncram_rrl1:auto_generated|ram_block1a4~porta_address_reg0 ;
; 0.312  ; 0.542        ; 0.230          ; Low Pulse Width  ; dotClock ; Rise       ; ram:u2|altsyncram:altsyncram_component|altsyncram_rrl1:auto_generated|ram_block1a5~porta_datain_reg0  ;
; 0.312  ; 0.542        ; 0.230          ; Low Pulse Width  ; dotClock ; Rise       ; ram:u2|altsyncram:altsyncram_component|altsyncram_rrl1:auto_generated|ram_block1a6~porta_datain_reg0  ;
; 0.312  ; 0.542        ; 0.230          ; Low Pulse Width  ; dotClock ; Rise       ; ram:u2|altsyncram:altsyncram_component|altsyncram_rrl1:auto_generated|ram_block1a7~porta_address_reg0 ;
; 0.313  ; 0.543        ; 0.230          ; Low Pulse Width  ; dotClock ; Rise       ; ram:u2|altsyncram:altsyncram_component|altsyncram_rrl1:auto_generated|ram_block1a1~porta_datain_reg0  ;
; 0.314  ; 0.544        ; 0.230          ; Low Pulse Width  ; dotClock ; Rise       ; ram:u2|altsyncram:altsyncram_component|altsyncram_rrl1:auto_generated|ram_block1a4~porta_datain_reg0  ;
; 0.314  ; 0.544        ; 0.230          ; Low Pulse Width  ; dotClock ; Rise       ; ram:u2|altsyncram:altsyncram_component|altsyncram_rrl1:auto_generated|ram_block1a7~porta_datain_reg0  ;
; 0.318  ; 0.548        ; 0.230          ; Low Pulse Width  ; dotClock ; Rise       ; ram:u2|altsyncram:altsyncram_component|altsyncram_rrl1:auto_generated|ram_block1a3~porta_address_reg0 ;
; 0.320  ; 0.550        ; 0.230          ; Low Pulse Width  ; dotClock ; Rise       ; ram:u2|altsyncram:altsyncram_component|altsyncram_rrl1:auto_generated|ram_block1a3~porta_datain_reg0  ;
; 0.321  ; 0.551        ; 0.230          ; Low Pulse Width  ; dotClock ; Rise       ; ram:u2|altsyncram:altsyncram_component|altsyncram_rrl1:auto_generated|ram_block1a2~porta_address_reg0 ;
; 0.323  ; 0.553        ; 0.230          ; Low Pulse Width  ; dotClock ; Rise       ; ram:u2|altsyncram:altsyncram_component|altsyncram_rrl1:auto_generated|ram_block1a2~porta_datain_reg0  ;
; 0.332  ; 0.562        ; 0.230          ; Low Pulse Width  ; dotClock ; Rise       ; ram:u2|altsyncram:altsyncram_component|altsyncram_rrl1:auto_generated|ram_block1a0~porta_address_reg0 ;
; 0.334  ; 0.564        ; 0.230          ; Low Pulse Width  ; dotClock ; Rise       ; ram:u2|altsyncram:altsyncram_component|altsyncram_rrl1:auto_generated|ram_block1a0~porta_datain_reg0  ;
; 0.383  ; 0.383        ; 0.000          ; High Pulse Width ; dotClock ; Rise       ; u2|altsyncram_component|auto_generated|ram_block1a0|clk0                                              ;
; 0.394  ; 0.394        ; 0.000          ; High Pulse Width ; dotClock ; Rise       ; u2|altsyncram_component|auto_generated|ram_block1a2|clk0                                              ;
; 0.397  ; 0.397        ; 0.000          ; High Pulse Width ; dotClock ; Rise       ; u2|altsyncram_component|auto_generated|ram_block1a3|clk0                                              ;
; 0.403  ; 0.403        ; 0.000          ; High Pulse Width ; dotClock ; Rise       ; u2|altsyncram_component|auto_generated|ram_block1a4|clk0                                              ;
; 0.403  ; 0.403        ; 0.000          ; High Pulse Width ; dotClock ; Rise       ; u2|altsyncram_component|auto_generated|ram_block1a7|clk0                                              ;
; 0.404  ; 0.404        ; 0.000          ; Low Pulse Width  ; dotClock ; Rise       ; dotClock~input|o                                                                                      ;
; 0.404  ; 0.404        ; 0.000          ; High Pulse Width ; dotClock ; Rise       ; u2|altsyncram_component|auto_generated|ram_block1a1|clk0                                              ;
; 0.405  ; 0.405        ; 0.000          ; High Pulse Width ; dotClock ; Rise       ; u2|altsyncram_component|auto_generated|ram_block1a5|clk0                                              ;
; 0.405  ; 0.405        ; 0.000          ; High Pulse Width ; dotClock ; Rise       ; u2|altsyncram_component|auto_generated|ram_block1a6|clk0                                              ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; dotClock ; Rise       ; dotClock~input|i                                                                                      ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; dotClock ; Rise       ; dotClock~input|i                                                                                      ;
; 0.585  ; 0.585        ; 0.000          ; Low Pulse Width  ; dotClock ; Rise       ; u2|altsyncram_component|auto_generated|ram_block1a6|clk0                                              ;
; 0.586  ; 0.586        ; 0.000          ; Low Pulse Width  ; dotClock ; Rise       ; u2|altsyncram_component|auto_generated|ram_block1a5|clk0                                              ;
; 0.587  ; 0.587        ; 0.000          ; Low Pulse Width  ; dotClock ; Rise       ; u2|altsyncram_component|auto_generated|ram_block1a1|clk0                                              ;
; 0.588  ; 0.588        ; 0.000          ; Low Pulse Width  ; dotClock ; Rise       ; u2|altsyncram_component|auto_generated|ram_block1a4|clk0                                              ;
; 0.588  ; 0.588        ; 0.000          ; Low Pulse Width  ; dotClock ; Rise       ; u2|altsyncram_component|auto_generated|ram_block1a7|clk0                                              ;
; 0.594  ; 0.594        ; 0.000          ; Low Pulse Width  ; dotClock ; Rise       ; u2|altsyncram_component|auto_generated|ram_block1a3|clk0                                              ;
; 0.596  ; 0.596        ; 0.000          ; High Pulse Width ; dotClock ; Rise       ; dotClock~input|o                                                                                      ;
; 0.596  ; 0.596        ; 0.000          ; Low Pulse Width  ; dotClock ; Rise       ; u2|altsyncram_component|auto_generated|ram_block1a2|clk0                                              ;
; 0.608  ; 0.608        ; 0.000          ; Low Pulse Width  ; dotClock ; Rise       ; u2|altsyncram_component|auto_generated|ram_block1a0|clk0                                              ;
+--------+--------------+----------------+------------------+----------+------------+-------------------------------------------------------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Minimum Pulse Width: 'u1|altpll_component|auto_generated|pll1|clk[0]'                                                                                                                                     ;
+-------+--------------+----------------+------------------+------------------------------------------------+------------+-------------------------------------------------------------------------------------------------------+
; Slack ; Actual Width ; Required Width ; Type             ; Clock                                          ; Clock Edge ; Target                                                                                                ;
+-------+--------------+----------------+------------------+------------------------------------------------+------------+-------------------------------------------------------------------------------------------------------+
; 0.263 ; 4.464        ; 4.201          ; Min Period       ; u1|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; ram:u2|altsyncram:altsyncram_component|altsyncram_rrl1:auto_generated|q_b[0]                          ;
; 0.263 ; 4.464        ; 4.201          ; Min Period       ; u1|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; ram:u2|altsyncram:altsyncram_component|altsyncram_rrl1:auto_generated|q_b[1]                          ;
; 0.263 ; 4.464        ; 4.201          ; Min Period       ; u1|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; ram:u2|altsyncram:altsyncram_component|altsyncram_rrl1:auto_generated|q_b[2]                          ;
; 0.263 ; 4.464        ; 4.201          ; Min Period       ; u1|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; ram:u2|altsyncram:altsyncram_component|altsyncram_rrl1:auto_generated|q_b[3]                          ;
; 0.263 ; 4.464        ; 4.201          ; Min Period       ; u1|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; ram:u2|altsyncram:altsyncram_component|altsyncram_rrl1:auto_generated|q_b[4]                          ;
; 0.263 ; 4.464        ; 4.201          ; Min Period       ; u1|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; ram:u2|altsyncram:altsyncram_component|altsyncram_rrl1:auto_generated|q_b[5]                          ;
; 0.263 ; 4.464        ; 4.201          ; Min Period       ; u1|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; ram:u2|altsyncram:altsyncram_component|altsyncram_rrl1:auto_generated|q_b[6]                          ;
; 0.263 ; 4.464        ; 4.201          ; Min Period       ; u1|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; ram:u2|altsyncram:altsyncram_component|altsyncram_rrl1:auto_generated|q_b[7]                          ;
; 0.263 ; 4.464        ; 4.201          ; Min Period       ; u1|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; ram:u2|altsyncram:altsyncram_component|altsyncram_rrl1:auto_generated|ram_block1a0~portb_address_reg0 ;
; 0.263 ; 4.464        ; 4.201          ; Min Period       ; u1|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; ram:u2|altsyncram:altsyncram_component|altsyncram_rrl1:auto_generated|ram_block1a1~portb_address_reg0 ;
; 0.263 ; 4.464        ; 4.201          ; Min Period       ; u1|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; ram:u2|altsyncram:altsyncram_component|altsyncram_rrl1:auto_generated|ram_block1a2~portb_address_reg0 ;
; 0.263 ; 4.464        ; 4.201          ; Min Period       ; u1|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; ram:u2|altsyncram:altsyncram_component|altsyncram_rrl1:auto_generated|ram_block1a3~portb_address_reg0 ;
; 0.263 ; 4.464        ; 4.201          ; Min Period       ; u1|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; ram:u2|altsyncram:altsyncram_component|altsyncram_rrl1:auto_generated|ram_block1a4~portb_address_reg0 ;
; 0.263 ; 4.464        ; 4.201          ; Min Period       ; u1|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; ram:u2|altsyncram:altsyncram_component|altsyncram_rrl1:auto_generated|ram_block1a5~portb_address_reg0 ;
; 0.263 ; 4.464        ; 4.201          ; Min Period       ; u1|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; ram:u2|altsyncram:altsyncram_component|altsyncram_rrl1:auto_generated|ram_block1a6~portb_address_reg0 ;
; 0.263 ; 4.464        ; 4.201          ; Min Period       ; u1|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; ram:u2|altsyncram:altsyncram_component|altsyncram_rrl1:auto_generated|ram_block1a7~portb_address_reg0 ;
; 1.901 ; 2.117        ; 0.216          ; High Pulse Width ; u1|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; greenE[2]                                                                                             ;
; 1.902 ; 2.118        ; 0.216          ; High Pulse Width ; u1|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; blueE[3]                                                                                              ;
; 1.902 ; 2.118        ; 0.216          ; High Pulse Width ; u1|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; blueE[4]                                                                                              ;
; 1.902 ; 2.118        ; 0.216          ; High Pulse Width ; u1|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; blueE[5]                                                                                              ;
; 1.902 ; 2.118        ; 0.216          ; High Pulse Width ; u1|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; redO[2]                                                                                               ;
; 1.904 ; 2.120        ; 0.216          ; High Pulse Width ; u1|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; greenE[3]                                                                                             ;
; 1.904 ; 2.120        ; 0.216          ; High Pulse Width ; u1|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; greenE[4]                                                                                             ;
; 1.904 ; 2.120        ; 0.216          ; High Pulse Width ; u1|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; greenE[5]                                                                                             ;
; 1.904 ; 2.120        ; 0.216          ; High Pulse Width ; u1|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; greenO[2]                                                                                             ;
; 1.904 ; 2.120        ; 0.216          ; High Pulse Width ; u1|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; greenO[3]                                                                                             ;
; 1.904 ; 2.120        ; 0.216          ; High Pulse Width ; u1|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; greenO[4]                                                                                             ;
; 1.904 ; 2.120        ; 0.216          ; High Pulse Width ; u1|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; greenO[5]                                                                                             ;
; 1.905 ; 2.121        ; 0.216          ; High Pulse Width ; u1|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; redE[3]                                                                                               ;
; 1.905 ; 2.121        ; 0.216          ; High Pulse Width ; u1|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; redE[4]                                                                                               ;
; 1.905 ; 2.121        ; 0.216          ; High Pulse Width ; u1|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; redE[5]                                                                                               ;
; 1.906 ; 2.122        ; 0.216          ; High Pulse Width ; u1|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; redO[3]                                                                                               ;
; 1.906 ; 2.122        ; 0.216          ; High Pulse Width ; u1|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; redO[4]                                                                                               ;
; 1.906 ; 2.122        ; 0.216          ; High Pulse Width ; u1|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; redO[5]                                                                                               ;
; 1.908 ; 2.124        ; 0.216          ; High Pulse Width ; u1|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; blueO[2]                                                                                              ;
; 1.908 ; 2.124        ; 0.216          ; High Pulse Width ; u1|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; blueO[3]                                                                                              ;
; 1.908 ; 2.124        ; 0.216          ; High Pulse Width ; u1|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; blueO[4]                                                                                              ;
; 1.908 ; 2.124        ; 0.216          ; High Pulse Width ; u1|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; blueO[5]                                                                                              ;
; 1.949 ; 2.165        ; 0.216          ; High Pulse Width ; u1|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; readAddress[0]                                                                                        ;
; 1.949 ; 2.165        ; 0.216          ; High Pulse Width ; u1|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; readAddress[1]                                                                                        ;
; 1.949 ; 2.165        ; 0.216          ; High Pulse Width ; u1|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; readAddress[3]                                                                                        ;
; 1.949 ; 2.165        ; 0.216          ; High Pulse Width ; u1|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; readAddress[4]                                                                                        ;
; 1.949 ; 2.165        ; 0.216          ; High Pulse Width ; u1|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; readAddress[5]                                                                                        ;
; 1.949 ; 2.165        ; 0.216          ; High Pulse Width ; u1|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; readAddress[6]                                                                                        ;
; 1.950 ; 2.166        ; 0.216          ; High Pulse Width ; u1|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; blueE[0]                                                                                              ;
; 1.950 ; 2.166        ; 0.216          ; High Pulse Width ; u1|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; blueE[1]                                                                                              ;
; 1.950 ; 2.166        ; 0.216          ; High Pulse Width ; u1|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; blueO[1]                                                                                              ;
; 1.950 ; 2.166        ; 0.216          ; High Pulse Width ; u1|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; greenE[1]                                                                                             ;
; 1.950 ; 2.166        ; 0.216          ; High Pulse Width ; u1|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; greenO[1]                                                                                             ;
; 1.950 ; 2.166        ; 0.216          ; High Pulse Width ; u1|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; pixelX[1]                                                                                             ;
; 1.950 ; 2.166        ; 0.216          ; High Pulse Width ; u1|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; pixelX[2]                                                                                             ;
; 1.950 ; 2.166        ; 0.216          ; High Pulse Width ; u1|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; pixelX[3]                                                                                             ;
; 1.950 ; 2.166        ; 0.216          ; High Pulse Width ; u1|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; pixelX[4]                                                                                             ;
; 1.950 ; 2.166        ; 0.216          ; High Pulse Width ; u1|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; pixelX[5]                                                                                             ;
; 1.950 ; 2.166        ; 0.216          ; High Pulse Width ; u1|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; pixelX[6]                                                                                             ;
; 1.950 ; 2.166        ; 0.216          ; High Pulse Width ; u1|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; pixelX[7]                                                                                             ;
; 1.950 ; 2.166        ; 0.216          ; High Pulse Width ; u1|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; readAddress[8]                                                                                        ;
; 1.950 ; 2.166        ; 0.216          ; High Pulse Width ; u1|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; redE[0]                                                                                               ;
; 1.950 ; 2.166        ; 0.216          ; High Pulse Width ; u1|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; redE[1]                                                                                               ;
; 1.950 ; 2.166        ; 0.216          ; High Pulse Width ; u1|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; redO[0]                                                                                               ;
; 1.950 ; 2.166        ; 0.216          ; High Pulse Width ; u1|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; redO[1]                                                                                               ;
; 1.951 ; 2.167        ; 0.216          ; High Pulse Width ; u1|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; blueE[2]                                                                                              ;
; 1.951 ; 2.167        ; 0.216          ; High Pulse Width ; u1|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; currentPixel[0]                                                                                       ;
; 1.951 ; 2.167        ; 0.216          ; High Pulse Width ; u1|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; currentPixel[10]                                                                                      ;
; 1.951 ; 2.167        ; 0.216          ; High Pulse Width ; u1|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; currentPixel[11]                                                                                      ;
; 1.951 ; 2.167        ; 0.216          ; High Pulse Width ; u1|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; currentPixel[12]                                                                                      ;
; 1.951 ; 2.167        ; 0.216          ; High Pulse Width ; u1|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; currentPixel[1]                                                                                       ;
; 1.951 ; 2.167        ; 0.216          ; High Pulse Width ; u1|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; currentPixel[2]                                                                                       ;
; 1.951 ; 2.167        ; 0.216          ; High Pulse Width ; u1|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; currentPixel[3]                                                                                       ;
; 1.951 ; 2.167        ; 0.216          ; High Pulse Width ; u1|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; currentPixel[4]                                                                                       ;
; 1.951 ; 2.167        ; 0.216          ; High Pulse Width ; u1|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; currentPixel[5]                                                                                       ;
; 1.951 ; 2.167        ; 0.216          ; High Pulse Width ; u1|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; currentPixel[6]                                                                                       ;
; 1.951 ; 2.167        ; 0.216          ; High Pulse Width ; u1|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; currentPixel[7]                                                                                       ;
; 1.951 ; 2.167        ; 0.216          ; High Pulse Width ; u1|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; currentPixel[8]                                                                                       ;
; 1.951 ; 2.167        ; 0.216          ; High Pulse Width ; u1|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; currentPixel[9]                                                                                       ;
; 1.951 ; 2.167        ; 0.216          ; High Pulse Width ; u1|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; pixelY[0]                                                                                             ;
; 1.951 ; 2.167        ; 0.216          ; High Pulse Width ; u1|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; pixelY[1]                                                                                             ;
; 1.951 ; 2.167        ; 0.216          ; High Pulse Width ; u1|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; pixelY[2]                                                                                             ;
; 1.951 ; 2.167        ; 0.216          ; High Pulse Width ; u1|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; pixelY[3]                                                                                             ;
; 1.951 ; 2.167        ; 0.216          ; High Pulse Width ; u1|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; pixelY[4]                                                                                             ;
; 1.951 ; 2.167        ; 0.216          ; High Pulse Width ; u1|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; pixelY[5]                                                                                             ;
; 1.951 ; 2.167        ; 0.216          ; High Pulse Width ; u1|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; pixelY[6]                                                                                             ;
; 1.951 ; 2.167        ; 0.216          ; High Pulse Width ; u1|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; pixelY[7]                                                                                             ;
; 1.951 ; 2.167        ; 0.216          ; High Pulse Width ; u1|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; readAddress[10]                                                                                       ;
; 1.951 ; 2.167        ; 0.216          ; High Pulse Width ; u1|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; readAddress[12]                                                                                       ;
; 1.951 ; 2.167        ; 0.216          ; High Pulse Width ; u1|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; readAddress[2]                                                                                        ;
; 1.951 ; 2.167        ; 0.216          ; High Pulse Width ; u1|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; redE[2]                                                                                               ;
; 1.951 ; 2.167        ; 0.216          ; High Pulse Width ; u1|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; vsync                                                                                                 ;
; 1.952 ; 2.168        ; 0.216          ; High Pulse Width ; u1|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; dataEnable                                                                                            ;
; 1.952 ; 2.168        ; 0.216          ; High Pulse Width ; u1|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; hCurrent[0]                                                                                           ;
; 1.952 ; 2.168        ; 0.216          ; High Pulse Width ; u1|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; hCurrent[11]                                                                                          ;
; 1.952 ; 2.168        ; 0.216          ; High Pulse Width ; u1|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; hCurrent[12]                                                                                          ;
; 1.952 ; 2.168        ; 0.216          ; High Pulse Width ; u1|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; hCurrent[13]                                                                                          ;
; 1.952 ; 2.168        ; 0.216          ; High Pulse Width ; u1|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; hCurrent[14]                                                                                          ;
; 1.952 ; 2.168        ; 0.216          ; High Pulse Width ; u1|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; hCurrent[15]                                                                                          ;
; 1.952 ; 2.168        ; 0.216          ; High Pulse Width ; u1|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; hCurrent[1]                                                                                           ;
; 1.952 ; 2.168        ; 0.216          ; High Pulse Width ; u1|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; hCurrent[2]                                                                                           ;
; 1.952 ; 2.168        ; 0.216          ; High Pulse Width ; u1|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; hCurrent[3]                                                                                           ;
; 1.952 ; 2.168        ; 0.216          ; High Pulse Width ; u1|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; hCurrent[5]                                                                                           ;
; 1.952 ; 2.168        ; 0.216          ; High Pulse Width ; u1|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; hCurrent[6]                                                                                           ;
+-------+--------------+----------------+------------------+------------------------------------------------+------------+-------------------------------------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Minimum Pulse Width: 'clock_50'                                                                                         ;
+--------+--------------+----------------+------------------+----------+------------+----------------------------------------------------------+
; Slack  ; Actual Width ; Required Width ; Type             ; Clock    ; Clock Edge ; Target                                                   ;
+--------+--------------+----------------+------------------+----------+------------+----------------------------------------------------------+
; 9.943  ; 9.943        ; 0.000          ; Low Pulse Width  ; clock_50 ; Rise       ; u1|altpll_component|auto_generated|pll1|clk[0]           ;
; 9.943  ; 9.943        ; 0.000          ; Low Pulse Width  ; clock_50 ; Rise       ; u1|altpll_component|auto_generated|pll1|clk[1]           ;
; 9.943  ; 9.943        ; 0.000          ; Low Pulse Width  ; clock_50 ; Rise       ; u1|altpll_component|auto_generated|pll1|observablevcoout ;
; 9.975  ; 9.975        ; 0.000          ; Low Pulse Width  ; clock_50 ; Rise       ; clock_50~input|o                                         ;
; 9.992  ; 9.992        ; 0.000          ; Low Pulse Width  ; clock_50 ; Rise       ; u1|altpll_component|auto_generated|pll1|inclk[0]         ;
; 10.000 ; 10.000       ; 0.000          ; High Pulse Width ; clock_50 ; Rise       ; clock_50~input|i                                         ;
; 10.000 ; 10.000       ; 0.000          ; Low Pulse Width  ; clock_50 ; Rise       ; clock_50~input|i                                         ;
; 10.008 ; 10.008       ; 0.000          ; High Pulse Width ; clock_50 ; Rise       ; u1|altpll_component|auto_generated|pll1|inclk[0]         ;
; 10.025 ; 10.025       ; 0.000          ; High Pulse Width ; clock_50 ; Rise       ; clock_50~input|o                                         ;
; 10.056 ; 10.056       ; 0.000          ; High Pulse Width ; clock_50 ; Rise       ; u1|altpll_component|auto_generated|pll1|clk[0]           ;
; 10.056 ; 10.056       ; 0.000          ; High Pulse Width ; clock_50 ; Rise       ; u1|altpll_component|auto_generated|pll1|clk[1]           ;
; 10.056 ; 10.056       ; 0.000          ; High Pulse Width ; clock_50 ; Rise       ; u1|altpll_component|auto_generated|pll1|observablevcoout ;
; 16.000 ; 20.000       ; 4.000          ; Port Rate        ; clock_50 ; Rise       ; clock_50                                                 ;
+--------+--------------+----------------+------------------+----------+------------+----------------------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Minimum Pulse Width: 'u1|altpll_component|auto_generated|pll1|clk[1]'                                                                                                        ;
+-----------+--------------+----------------+------------------+------------------------------------------------+------------+----------------------------------------------------------------------+
; Slack     ; Actual Width ; Required Width ; Type             ; Clock                                          ; Clock Edge ; Target                                                               ;
+-----------+--------------+----------------+------------------+------------------------------------------------+------------+----------------------------------------------------------------------+
; 7999.715  ; 7999.931     ; 0.216          ; High Pulse Width ; u1|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; backlight_pwm~reg0                                                   ;
; 7999.715  ; 7999.931     ; 0.216          ; High Pulse Width ; u1|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; pwmBrightness[0]                                                     ;
; 7999.715  ; 7999.931     ; 0.216          ; High Pulse Width ; u1|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; pwmBrightness[1]                                                     ;
; 7999.715  ; 7999.931     ; 0.216          ; High Pulse Width ; u1|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; pwmBrightness[2]                                                     ;
; 7999.715  ; 7999.931     ; 0.216          ; High Pulse Width ; u1|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; pwmBrightness[3]                                                     ;
; 7999.715  ; 7999.931     ; 0.216          ; High Pulse Width ; u1|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; pwmBrightness[4]                                                     ;
; 7999.715  ; 7999.931     ; 0.216          ; High Pulse Width ; u1|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; pwmBrightness[5]                                                     ;
; 7999.715  ; 7999.931     ; 0.216          ; High Pulse Width ; u1|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; pwmBrightness[6]                                                     ;
; 7999.715  ; 7999.931     ; 0.216          ; High Pulse Width ; u1|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; pwmBrightness[7]                                                     ;
; 7999.881  ; 8000.065     ; 0.184          ; Low Pulse Width  ; u1|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; backlight_pwm~reg0                                                   ;
; 7999.881  ; 8000.065     ; 0.184          ; Low Pulse Width  ; u1|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; pwmBrightness[0]                                                     ;
; 7999.881  ; 8000.065     ; 0.184          ; Low Pulse Width  ; u1|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; pwmBrightness[1]                                                     ;
; 7999.881  ; 8000.065     ; 0.184          ; Low Pulse Width  ; u1|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; pwmBrightness[2]                                                     ;
; 7999.881  ; 8000.065     ; 0.184          ; Low Pulse Width  ; u1|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; pwmBrightness[3]                                                     ;
; 7999.881  ; 8000.065     ; 0.184          ; Low Pulse Width  ; u1|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; pwmBrightness[4]                                                     ;
; 7999.881  ; 8000.065     ; 0.184          ; Low Pulse Width  ; u1|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; pwmBrightness[5]                                                     ;
; 7999.881  ; 8000.065     ; 0.184          ; Low Pulse Width  ; u1|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; pwmBrightness[6]                                                     ;
; 7999.881  ; 8000.065     ; 0.184          ; Low Pulse Width  ; u1|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; pwmBrightness[7]                                                     ;
; 7999.965  ; 7999.965     ; 0.000          ; High Pulse Width ; u1|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; u1|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl|inclk[0] ;
; 7999.965  ; 7999.965     ; 0.000          ; High Pulse Width ; u1|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; u1|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl|outclk   ;
; 7999.985  ; 7999.985     ; 0.000          ; High Pulse Width ; u1|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; backlight_pwm~reg0|clk                                               ;
; 7999.985  ; 7999.985     ; 0.000          ; High Pulse Width ; u1|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; pwmBrightness[0]|clk                                                 ;
; 7999.985  ; 7999.985     ; 0.000          ; High Pulse Width ; u1|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; pwmBrightness[1]|clk                                                 ;
; 7999.985  ; 7999.985     ; 0.000          ; High Pulse Width ; u1|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; pwmBrightness[2]|clk                                                 ;
; 7999.985  ; 7999.985     ; 0.000          ; High Pulse Width ; u1|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; pwmBrightness[3]|clk                                                 ;
; 7999.985  ; 7999.985     ; 0.000          ; High Pulse Width ; u1|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; pwmBrightness[4]|clk                                                 ;
; 7999.985  ; 7999.985     ; 0.000          ; High Pulse Width ; u1|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; pwmBrightness[5]|clk                                                 ;
; 7999.985  ; 7999.985     ; 0.000          ; High Pulse Width ; u1|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; pwmBrightness[6]|clk                                                 ;
; 7999.985  ; 7999.985     ; 0.000          ; High Pulse Width ; u1|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; pwmBrightness[7]|clk                                                 ;
; 8000.014  ; 8000.014     ; 0.000          ; Low Pulse Width  ; u1|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; backlight_pwm~reg0|clk                                               ;
; 8000.014  ; 8000.014     ; 0.000          ; Low Pulse Width  ; u1|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; pwmBrightness[0]|clk                                                 ;
; 8000.014  ; 8000.014     ; 0.000          ; Low Pulse Width  ; u1|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; pwmBrightness[1]|clk                                                 ;
; 8000.014  ; 8000.014     ; 0.000          ; Low Pulse Width  ; u1|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; pwmBrightness[2]|clk                                                 ;
; 8000.014  ; 8000.014     ; 0.000          ; Low Pulse Width  ; u1|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; pwmBrightness[3]|clk                                                 ;
; 8000.014  ; 8000.014     ; 0.000          ; Low Pulse Width  ; u1|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; pwmBrightness[4]|clk                                                 ;
; 8000.014  ; 8000.014     ; 0.000          ; Low Pulse Width  ; u1|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; pwmBrightness[5]|clk                                                 ;
; 8000.014  ; 8000.014     ; 0.000          ; Low Pulse Width  ; u1|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; pwmBrightness[6]|clk                                                 ;
; 8000.014  ; 8000.014     ; 0.000          ; Low Pulse Width  ; u1|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; pwmBrightness[7]|clk                                                 ;
; 8000.033  ; 8000.033     ; 0.000          ; Low Pulse Width  ; u1|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; u1|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl|inclk[0] ;
; 8000.033  ; 8000.033     ; 0.000          ; Low Pulse Width  ; u1|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; u1|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl|outclk   ;
; 15997.513 ; 16000.000    ; 2.487          ; Min Period       ; u1|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; backlight_pwm~reg0                                                   ;
; 15997.513 ; 16000.000    ; 2.487          ; Min Period       ; u1|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; pwmBrightness[0]                                                     ;
; 15997.513 ; 16000.000    ; 2.487          ; Min Period       ; u1|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; pwmBrightness[1]                                                     ;
; 15997.513 ; 16000.000    ; 2.487          ; Min Period       ; u1|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; pwmBrightness[2]                                                     ;
; 15997.513 ; 16000.000    ; 2.487          ; Min Period       ; u1|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; pwmBrightness[3]                                                     ;
; 15997.513 ; 16000.000    ; 2.487          ; Min Period       ; u1|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; pwmBrightness[4]                                                     ;
; 15997.513 ; 16000.000    ; 2.487          ; Min Period       ; u1|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; pwmBrightness[5]                                                     ;
; 15997.513 ; 16000.000    ; 2.487          ; Min Period       ; u1|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; pwmBrightness[6]                                                     ;
; 15997.513 ; 16000.000    ; 2.487          ; Min Period       ; u1|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; pwmBrightness[7]                                                     ;
+-----------+--------------+----------------+------------------+------------------------------------------------+------------+----------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------+
; Clock to Output Times                                                                                    ;
+---------------+------------+-------+-------+------------+------------------------------------------------+
; Data Port     ; Clock Port ; Rise  ; Fall  ; Clock Edge ; Clock Reference                                ;
+---------------+------------+-------+-------+------------+------------------------------------------------+
; pairE0        ; clock_50   ; 7.597 ; 7.376 ; Rise       ; u1|altpll_component|auto_generated|pll1|clk[0] ;
; pairE0(n)     ; clock_50   ; 7.597 ; 7.376 ; Rise       ; u1|altpll_component|auto_generated|pll1|clk[0] ;
; pairE1        ; clock_50   ; 8.730 ; 8.365 ; Rise       ; u1|altpll_component|auto_generated|pll1|clk[0] ;
; pairE1(n)     ; clock_50   ; 8.730 ; 8.365 ; Rise       ; u1|altpll_component|auto_generated|pll1|clk[0] ;
; pairE2        ; clock_50   ; 9.052 ; 8.403 ; Rise       ; u1|altpll_component|auto_generated|pll1|clk[0] ;
; pairE2(n)     ; clock_50   ; 9.052 ; 8.403 ; Rise       ; u1|altpll_component|auto_generated|pll1|clk[0] ;
; pairECLK      ; clock_50   ; 6.270 ; 6.065 ; Rise       ; u1|altpll_component|auto_generated|pll1|clk[0] ;
; pairECLK(n)   ; clock_50   ; 6.270 ; 6.065 ; Rise       ; u1|altpll_component|auto_generated|pll1|clk[0] ;
; pairO0        ; clock_50   ; 8.988 ; 8.357 ; Rise       ; u1|altpll_component|auto_generated|pll1|clk[0] ;
; pairO0(n)     ; clock_50   ; 8.988 ; 8.357 ; Rise       ; u1|altpll_component|auto_generated|pll1|clk[0] ;
; pairO1        ; clock_50   ; 8.446 ; 8.139 ; Rise       ; u1|altpll_component|auto_generated|pll1|clk[0] ;
; pairO1(n)     ; clock_50   ; 8.446 ; 8.139 ; Rise       ; u1|altpll_component|auto_generated|pll1|clk[0] ;
; pairO2        ; clock_50   ; 9.540 ; 8.935 ; Rise       ; u1|altpll_component|auto_generated|pll1|clk[0] ;
; pairO2(n)     ; clock_50   ; 9.540 ; 8.935 ; Rise       ; u1|altpll_component|auto_generated|pll1|clk[0] ;
; pairOCLK      ; clock_50   ; 7.177 ; 6.889 ; Rise       ; u1|altpll_component|auto_generated|pll1|clk[0] ;
; pairOCLK(n)   ; clock_50   ; 7.177 ; 6.889 ; Rise       ; u1|altpll_component|auto_generated|pll1|clk[0] ;
; backlight_pwm ; clock_50   ; 4.345 ; 4.118 ; Rise       ; u1|altpll_component|auto_generated|pll1|clk[1] ;
+---------------+------------+-------+-------+------------+------------------------------------------------+


+----------------------------------------------------------------------------------------------------------+
; Minimum Clock to Output Times                                                                            ;
+---------------+------------+-------+-------+------------+------------------------------------------------+
; Data Port     ; Clock Port ; Rise  ; Fall  ; Clock Edge ; Clock Reference                                ;
+---------------+------------+-------+-------+------------+------------------------------------------------+
; pairE0        ; clock_50   ; 5.402 ; 5.136 ; Rise       ; u1|altpll_component|auto_generated|pll1|clk[0] ;
; pairE0(n)     ; clock_50   ; 5.402 ; 5.136 ; Rise       ; u1|altpll_component|auto_generated|pll1|clk[0] ;
; pairE1        ; clock_50   ; 5.966 ; 5.578 ; Rise       ; u1|altpll_component|auto_generated|pll1|clk[0] ;
; pairE1(n)     ; clock_50   ; 5.966 ; 5.578 ; Rise       ; u1|altpll_component|auto_generated|pll1|clk[0] ;
; pairE2        ; clock_50   ; 4.813 ; 4.673 ; Rise       ; u1|altpll_component|auto_generated|pll1|clk[0] ;
; pairE2(n)     ; clock_50   ; 4.813 ; 4.673 ; Rise       ; u1|altpll_component|auto_generated|pll1|clk[0] ;
; pairECLK      ; clock_50   ; 5.086 ; 4.916 ; Rise       ; u1|altpll_component|auto_generated|pll1|clk[0] ;
; pairECLK(n)   ; clock_50   ; 5.086 ; 4.916 ; Rise       ; u1|altpll_component|auto_generated|pll1|clk[0] ;
; pairO0        ; clock_50   ; 6.688 ; 6.212 ; Rise       ; u1|altpll_component|auto_generated|pll1|clk[0] ;
; pairO0(n)     ; clock_50   ; 6.688 ; 6.212 ; Rise       ; u1|altpll_component|auto_generated|pll1|clk[0] ;
; pairO1        ; clock_50   ; 6.029 ; 5.746 ; Rise       ; u1|altpll_component|auto_generated|pll1|clk[0] ;
; pairO1(n)     ; clock_50   ; 6.029 ; 5.746 ; Rise       ; u1|altpll_component|auto_generated|pll1|clk[0] ;
; pairO2        ; clock_50   ; 5.280 ; 5.184 ; Rise       ; u1|altpll_component|auto_generated|pll1|clk[0] ;
; pairO2(n)     ; clock_50   ; 5.280 ; 5.184 ; Rise       ; u1|altpll_component|auto_generated|pll1|clk[0] ;
; pairOCLK      ; clock_50   ; 5.957 ; 5.707 ; Rise       ; u1|altpll_component|auto_generated|pll1|clk[0] ;
; pairOCLK(n)   ; clock_50   ; 5.957 ; 5.707 ; Rise       ; u1|altpll_component|auto_generated|pll1|clk[0] ;
; backlight_pwm ; clock_50   ; 3.823 ; 3.599 ; Rise       ; u1|altpll_component|auto_generated|pll1|clk[1] ;
+---------------+------------+-------+-------+------------+------------------------------------------------+


---------------------------------------------
; Slow 1200mV 0C Model Metastability Report ;
---------------------------------------------
No synchronizer chains to report.


+----------------------------------------------------------------------------+
; Fast 1200mV 0C Model Setup Summary                                         ;
+------------------------------------------------+-----------+---------------+
; Clock                                          ; Slack     ; End Point TNS ;
+------------------------------------------------+-----------+---------------+
; u1|altpll_component|auto_generated|pll1|clk[0] ; 0.504     ; 0.000         ;
; u1|altpll_component|auto_generated|pll1|clk[1] ; 15998.750 ; 0.000         ;
+------------------------------------------------+-----------+---------------+


+------------------------------------------------------------------------+
; Fast 1200mV 0C Model Hold Summary                                      ;
+------------------------------------------------+-------+---------------+
; Clock                                          ; Slack ; End Point TNS ;
+------------------------------------------------+-------+---------------+
; u1|altpll_component|auto_generated|pll1|clk[0] ; 0.182 ; 0.000         ;
; u1|altpll_component|auto_generated|pll1|clk[1] ; 0.193 ; 0.000         ;
+------------------------------------------------+-------+---------------+


-----------------------------------------
; Fast 1200mV 0C Model Recovery Summary ;
-----------------------------------------
No paths to report.


----------------------------------------
; Fast 1200mV 0C Model Removal Summary ;
----------------------------------------
No paths to report.


+---------------------------------------------------------------------------+
; Fast 1200mV 0C Model Minimum Pulse Width Summary                          ;
+------------------------------------------------+----------+---------------+
; Clock                                          ; Slack    ; End Point TNS ;
+------------------------------------------------+----------+---------------+
; dotClock                                       ; -3.000   ; -25.747       ;
; u1|altpll_component|auto_generated|pll1|clk[0] ; 1.967    ; 0.000         ;
; clock_50                                       ; 9.594    ; 0.000         ;
; u1|altpll_component|auto_generated|pll1|clk[1] ; 7999.798 ; 0.000         ;
+------------------------------------------------+----------+---------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Setup: 'u1|altpll_component|auto_generated|pll1|clk[0]'                                                                                             ;
+-------+-----------+-----------+------------------------------------------------+------------------------------------------------+--------------+------------+------------+
; Slack ; From Node ; To Node   ; Launch Clock                                   ; Latch Clock                                    ; Relationship ; Clock Skew ; Data Delay ;
+-------+-----------+-----------+------------------------------------------------+------------------------------------------------+--------------+------------+------------+
; 0.504 ; pixelX[1] ; greenO[4] ; u1|altpll_component|auto_generated|pll1|clk[0] ; u1|altpll_component|auto_generated|pll1|clk[0] ; 4.464        ; 0.154      ; 4.101      ;
; 0.510 ; pixelX[2] ; greenO[4] ; u1|altpll_component|auto_generated|pll1|clk[0] ; u1|altpll_component|auto_generated|pll1|clk[0] ; 4.464        ; 0.154      ; 4.095      ;
; 0.514 ; pixelX[1] ; redO[5]   ; u1|altpll_component|auto_generated|pll1|clk[0] ; u1|altpll_component|auto_generated|pll1|clk[0] ; 4.464        ; 0.154      ; 4.091      ;
; 0.518 ; pixelX[3] ; greenO[4] ; u1|altpll_component|auto_generated|pll1|clk[0] ; u1|altpll_component|auto_generated|pll1|clk[0] ; 4.464        ; 0.154      ; 4.087      ;
; 0.520 ; pixelX[2] ; redO[5]   ; u1|altpll_component|auto_generated|pll1|clk[0] ; u1|altpll_component|auto_generated|pll1|clk[0] ; 4.464        ; 0.154      ; 4.085      ;
; 0.528 ; pixelX[3] ; redO[5]   ; u1|altpll_component|auto_generated|pll1|clk[0] ; u1|altpll_component|auto_generated|pll1|clk[0] ; 4.464        ; 0.154      ; 4.077      ;
; 0.542 ; pixelX[3] ; greenE[5] ; u1|altpll_component|auto_generated|pll1|clk[0] ; u1|altpll_component|auto_generated|pll1|clk[0] ; 4.464        ; 0.153      ; 4.062      ;
; 0.547 ; pixelX[3] ; greenE[4] ; u1|altpll_component|auto_generated|pll1|clk[0] ; u1|altpll_component|auto_generated|pll1|clk[0] ; 4.464        ; 0.153      ; 4.057      ;
; 0.553 ; pixelX[3] ; redE[5]   ; u1|altpll_component|auto_generated|pll1|clk[0] ; u1|altpll_component|auto_generated|pll1|clk[0] ; 4.464        ; 0.156      ; 4.054      ;
; 0.557 ; pixelX[3] ; redE[4]   ; u1|altpll_component|auto_generated|pll1|clk[0] ; u1|altpll_component|auto_generated|pll1|clk[0] ; 4.464        ; 0.156      ; 4.050      ;
; 0.558 ; pixelY[1] ; greenO[4] ; u1|altpll_component|auto_generated|pll1|clk[0] ; u1|altpll_component|auto_generated|pll1|clk[0] ; 4.464        ; 0.149      ; 4.042      ;
; 0.563 ; pixelX[3] ; blueE[4]  ; u1|altpll_component|auto_generated|pll1|clk[0] ; u1|altpll_component|auto_generated|pll1|clk[0] ; 4.464        ; 0.155      ; 4.043      ;
; 0.566 ; pixelY[3] ; greenE[5] ; u1|altpll_component|auto_generated|pll1|clk[0] ; u1|altpll_component|auto_generated|pll1|clk[0] ; 4.464        ; 0.148      ; 4.033      ;
; 0.568 ; pixelY[1] ; redO[5]   ; u1|altpll_component|auto_generated|pll1|clk[0] ; u1|altpll_component|auto_generated|pll1|clk[0] ; 4.464        ; 0.149      ; 4.032      ;
; 0.569 ; pixelX[1] ; greenO[5] ; u1|altpll_component|auto_generated|pll1|clk[0] ; u1|altpll_component|auto_generated|pll1|clk[0] ; 4.464        ; 0.154      ; 4.036      ;
; 0.571 ; pixelY[3] ; greenE[4] ; u1|altpll_component|auto_generated|pll1|clk[0] ; u1|altpll_component|auto_generated|pll1|clk[0] ; 4.464        ; 0.148      ; 4.028      ;
; 0.575 ; pixelX[2] ; greenO[5] ; u1|altpll_component|auto_generated|pll1|clk[0] ; u1|altpll_component|auto_generated|pll1|clk[0] ; 4.464        ; 0.154      ; 4.030      ;
; 0.577 ; pixelY[3] ; redE[5]   ; u1|altpll_component|auto_generated|pll1|clk[0] ; u1|altpll_component|auto_generated|pll1|clk[0] ; 4.464        ; 0.151      ; 4.025      ;
; 0.581 ; pixelY[3] ; redE[4]   ; u1|altpll_component|auto_generated|pll1|clk[0] ; u1|altpll_component|auto_generated|pll1|clk[0] ; 4.464        ; 0.151      ; 4.021      ;
; 0.583 ; pixelX[3] ; greenO[5] ; u1|altpll_component|auto_generated|pll1|clk[0] ; u1|altpll_component|auto_generated|pll1|clk[0] ; 4.464        ; 0.154      ; 4.022      ;
; 0.588 ; pixelY[0] ; greenE[5] ; u1|altpll_component|auto_generated|pll1|clk[0] ; u1|altpll_component|auto_generated|pll1|clk[0] ; 4.464        ; 0.148      ; 4.011      ;
; 0.593 ; pixelX[1] ; redO[4]   ; u1|altpll_component|auto_generated|pll1|clk[0] ; u1|altpll_component|auto_generated|pll1|clk[0] ; 4.464        ; 0.154      ; 4.012      ;
; 0.593 ; pixelY[0] ; greenE[4] ; u1|altpll_component|auto_generated|pll1|clk[0] ; u1|altpll_component|auto_generated|pll1|clk[0] ; 4.464        ; 0.148      ; 4.006      ;
; 0.599 ; pixelY[0] ; redE[5]   ; u1|altpll_component|auto_generated|pll1|clk[0] ; u1|altpll_component|auto_generated|pll1|clk[0] ; 4.464        ; 0.151      ; 4.003      ;
; 0.599 ; pixelX[2] ; redO[4]   ; u1|altpll_component|auto_generated|pll1|clk[0] ; u1|altpll_component|auto_generated|pll1|clk[0] ; 4.464        ; 0.154      ; 4.006      ;
; 0.603 ; pixelY[0] ; redE[4]   ; u1|altpll_component|auto_generated|pll1|clk[0] ; u1|altpll_component|auto_generated|pll1|clk[0] ; 4.464        ; 0.151      ; 3.999      ;
; 0.605 ; pixelY[0] ; greenO[4] ; u1|altpll_component|auto_generated|pll1|clk[0] ; u1|altpll_component|auto_generated|pll1|clk[0] ; 4.464        ; 0.149      ; 3.995      ;
; 0.607 ; pixelX[3] ; redO[4]   ; u1|altpll_component|auto_generated|pll1|clk[0] ; u1|altpll_component|auto_generated|pll1|clk[0] ; 4.464        ; 0.154      ; 3.998      ;
; 0.612 ; pixelY[3] ; greenO[4] ; u1|altpll_component|auto_generated|pll1|clk[0] ; u1|altpll_component|auto_generated|pll1|clk[0] ; 4.464        ; 0.149      ; 3.988      ;
; 0.615 ; pixelY[0] ; redO[5]   ; u1|altpll_component|auto_generated|pll1|clk[0] ; u1|altpll_component|auto_generated|pll1|clk[0] ; 4.464        ; 0.149      ; 3.985      ;
; 0.622 ; pixelY[3] ; redO[5]   ; u1|altpll_component|auto_generated|pll1|clk[0] ; u1|altpll_component|auto_generated|pll1|clk[0] ; 4.464        ; 0.149      ; 3.978      ;
; 0.623 ; pixelY[1] ; greenO[5] ; u1|altpll_component|auto_generated|pll1|clk[0] ; u1|altpll_component|auto_generated|pll1|clk[0] ; 4.464        ; 0.149      ; 3.977      ;
; 0.628 ; pixelX[1] ; blueO[5]  ; u1|altpll_component|auto_generated|pll1|clk[0] ; u1|altpll_component|auto_generated|pll1|clk[0] ; 4.464        ; 0.158      ; 3.981      ;
; 0.629 ; pixelY[1] ; greenE[5] ; u1|altpll_component|auto_generated|pll1|clk[0] ; u1|altpll_component|auto_generated|pll1|clk[0] ; 4.464        ; 0.148      ; 3.970      ;
; 0.632 ; pixelX[1] ; blueO[4]  ; u1|altpll_component|auto_generated|pll1|clk[0] ; u1|altpll_component|auto_generated|pll1|clk[0] ; 4.464        ; 0.158      ; 3.977      ;
; 0.634 ; pixelY[1] ; greenE[4] ; u1|altpll_component|auto_generated|pll1|clk[0] ; u1|altpll_component|auto_generated|pll1|clk[0] ; 4.464        ; 0.148      ; 3.965      ;
; 0.634 ; pixelX[2] ; blueO[5]  ; u1|altpll_component|auto_generated|pll1|clk[0] ; u1|altpll_component|auto_generated|pll1|clk[0] ; 4.464        ; 0.158      ; 3.975      ;
; 0.635 ; pixelX[3] ; blueE[5]  ; u1|altpll_component|auto_generated|pll1|clk[0] ; u1|altpll_component|auto_generated|pll1|clk[0] ; 4.464        ; 0.155      ; 3.971      ;
; 0.638 ; pixelX[2] ; blueO[4]  ; u1|altpll_component|auto_generated|pll1|clk[0] ; u1|altpll_component|auto_generated|pll1|clk[0] ; 4.464        ; 0.158      ; 3.971      ;
; 0.640 ; pixelY[1] ; redE[5]   ; u1|altpll_component|auto_generated|pll1|clk[0] ; u1|altpll_component|auto_generated|pll1|clk[0] ; 4.464        ; 0.151      ; 3.962      ;
; 0.642 ; pixelX[3] ; blueO[5]  ; u1|altpll_component|auto_generated|pll1|clk[0] ; u1|altpll_component|auto_generated|pll1|clk[0] ; 4.464        ; 0.158      ; 3.967      ;
; 0.644 ; pixelY[1] ; redE[4]   ; u1|altpll_component|auto_generated|pll1|clk[0] ; u1|altpll_component|auto_generated|pll1|clk[0] ; 4.464        ; 0.151      ; 3.958      ;
; 0.646 ; pixelX[3] ; blueO[4]  ; u1|altpll_component|auto_generated|pll1|clk[0] ; u1|altpll_component|auto_generated|pll1|clk[0] ; 4.464        ; 0.158      ; 3.963      ;
; 0.647 ; pixelY[1] ; redO[4]   ; u1|altpll_component|auto_generated|pll1|clk[0] ; u1|altpll_component|auto_generated|pll1|clk[0] ; 4.464        ; 0.149      ; 3.953      ;
; 0.650 ; pixelX[4] ; greenO[4] ; u1|altpll_component|auto_generated|pll1|clk[0] ; u1|altpll_component|auto_generated|pll1|clk[0] ; 4.464        ; 0.154      ; 3.955      ;
; 0.660 ; pixelX[1] ; greenO[3] ; u1|altpll_component|auto_generated|pll1|clk[0] ; u1|altpll_component|auto_generated|pll1|clk[0] ; 4.464        ; 0.154      ; 3.945      ;
; 0.660 ; pixelX[4] ; redO[5]   ; u1|altpll_component|auto_generated|pll1|clk[0] ; u1|altpll_component|auto_generated|pll1|clk[0] ; 4.464        ; 0.154      ; 3.945      ;
; 0.666 ; pixelX[2] ; greenO[3] ; u1|altpll_component|auto_generated|pll1|clk[0] ; u1|altpll_component|auto_generated|pll1|clk[0] ; 4.464        ; 0.154      ; 3.939      ;
; 0.670 ; pixelY[0] ; greenO[5] ; u1|altpll_component|auto_generated|pll1|clk[0] ; u1|altpll_component|auto_generated|pll1|clk[0] ; 4.464        ; 0.149      ; 3.930      ;
; 0.674 ; pixelX[3] ; greenO[3] ; u1|altpll_component|auto_generated|pll1|clk[0] ; u1|altpll_component|auto_generated|pll1|clk[0] ; 4.464        ; 0.154      ; 3.931      ;
; 0.675 ; pixelY[3] ; blueE[5]  ; u1|altpll_component|auto_generated|pll1|clk[0] ; u1|altpll_component|auto_generated|pll1|clk[0] ; 4.464        ; 0.150      ; 3.926      ;
; 0.677 ; pixelY[3] ; greenO[5] ; u1|altpll_component|auto_generated|pll1|clk[0] ; u1|altpll_component|auto_generated|pll1|clk[0] ; 4.464        ; 0.149      ; 3.923      ;
; 0.681 ; pixelX[1] ; redO[3]   ; u1|altpll_component|auto_generated|pll1|clk[0] ; u1|altpll_component|auto_generated|pll1|clk[0] ; 4.464        ; 0.154      ; 3.924      ;
; 0.682 ; pixelY[1] ; blueO[5]  ; u1|altpll_component|auto_generated|pll1|clk[0] ; u1|altpll_component|auto_generated|pll1|clk[0] ; 4.464        ; 0.153      ; 3.922      ;
; 0.686 ; pixelY[1] ; blueO[4]  ; u1|altpll_component|auto_generated|pll1|clk[0] ; u1|altpll_component|auto_generated|pll1|clk[0] ; 4.464        ; 0.153      ; 3.918      ;
; 0.686 ; pixelX[1] ; greenE[5] ; u1|altpll_component|auto_generated|pll1|clk[0] ; u1|altpll_component|auto_generated|pll1|clk[0] ; 4.464        ; 0.153      ; 3.918      ;
; 0.687 ; pixelX[2] ; redO[3]   ; u1|altpll_component|auto_generated|pll1|clk[0] ; u1|altpll_component|auto_generated|pll1|clk[0] ; 4.464        ; 0.154      ; 3.918      ;
; 0.691 ; pixelX[1] ; greenE[4] ; u1|altpll_component|auto_generated|pll1|clk[0] ; u1|altpll_component|auto_generated|pll1|clk[0] ; 4.464        ; 0.153      ; 3.913      ;
; 0.694 ; pixelY[0] ; redO[4]   ; u1|altpll_component|auto_generated|pll1|clk[0] ; u1|altpll_component|auto_generated|pll1|clk[0] ; 4.464        ; 0.149      ; 3.906      ;
; 0.695 ; pixelX[3] ; redO[3]   ; u1|altpll_component|auto_generated|pll1|clk[0] ; u1|altpll_component|auto_generated|pll1|clk[0] ; 4.464        ; 0.154      ; 3.910      ;
; 0.696 ; pixelX[2] ; greenE[5] ; u1|altpll_component|auto_generated|pll1|clk[0] ; u1|altpll_component|auto_generated|pll1|clk[0] ; 4.464        ; 0.153      ; 3.908      ;
; 0.697 ; pixelX[1] ; redE[5]   ; u1|altpll_component|auto_generated|pll1|clk[0] ; u1|altpll_component|auto_generated|pll1|clk[0] ; 4.464        ; 0.156      ; 3.910      ;
; 0.697 ; pixelY[0] ; blueE[5]  ; u1|altpll_component|auto_generated|pll1|clk[0] ; u1|altpll_component|auto_generated|pll1|clk[0] ; 4.464        ; 0.150      ; 3.904      ;
; 0.701 ; pixelX[2] ; greenE[4] ; u1|altpll_component|auto_generated|pll1|clk[0] ; u1|altpll_component|auto_generated|pll1|clk[0] ; 4.464        ; 0.153      ; 3.903      ;
; 0.701 ; pixelX[4] ; blueE[4]  ; u1|altpll_component|auto_generated|pll1|clk[0] ; u1|altpll_component|auto_generated|pll1|clk[0] ; 4.464        ; 0.155      ; 3.905      ;
; 0.701 ; pixelX[1] ; redE[4]   ; u1|altpll_component|auto_generated|pll1|clk[0] ; u1|altpll_component|auto_generated|pll1|clk[0] ; 4.464        ; 0.156      ; 3.906      ;
; 0.701 ; pixelY[3] ; redO[4]   ; u1|altpll_component|auto_generated|pll1|clk[0] ; u1|altpll_component|auto_generated|pll1|clk[0] ; 4.464        ; 0.149      ; 3.899      ;
; 0.707 ; pixelX[2] ; redE[5]   ; u1|altpll_component|auto_generated|pll1|clk[0] ; u1|altpll_component|auto_generated|pll1|clk[0] ; 4.464        ; 0.156      ; 3.900      ;
; 0.707 ; pixelX[1] ; blueE[4]  ; u1|altpll_component|auto_generated|pll1|clk[0] ; u1|altpll_component|auto_generated|pll1|clk[0] ; 4.464        ; 0.155      ; 3.899      ;
; 0.711 ; pixelX[2] ; redE[4]   ; u1|altpll_component|auto_generated|pll1|clk[0] ; u1|altpll_component|auto_generated|pll1|clk[0] ; 4.464        ; 0.156      ; 3.896      ;
; 0.713 ; pixelX[1] ; blueO[3]  ; u1|altpll_component|auto_generated|pll1|clk[0] ; u1|altpll_component|auto_generated|pll1|clk[0] ; 4.464        ; 0.158      ; 3.896      ;
; 0.713 ; pixelY[4] ; greenE[5] ; u1|altpll_component|auto_generated|pll1|clk[0] ; u1|altpll_component|auto_generated|pll1|clk[0] ; 4.464        ; 0.148      ; 3.886      ;
; 0.714 ; pixelY[1] ; greenO[3] ; u1|altpll_component|auto_generated|pll1|clk[0] ; u1|altpll_component|auto_generated|pll1|clk[0] ; 4.464        ; 0.149      ; 3.886      ;
; 0.715 ; pixelX[4] ; greenO[5] ; u1|altpll_component|auto_generated|pll1|clk[0] ; u1|altpll_component|auto_generated|pll1|clk[0] ; 4.464        ; 0.154      ; 3.890      ;
; 0.718 ; pixelY[4] ; greenE[4] ; u1|altpll_component|auto_generated|pll1|clk[0] ; u1|altpll_component|auto_generated|pll1|clk[0] ; 4.464        ; 0.148      ; 3.881      ;
; 0.719 ; pixelX[2] ; blueO[3]  ; u1|altpll_component|auto_generated|pll1|clk[0] ; u1|altpll_component|auto_generated|pll1|clk[0] ; 4.464        ; 0.158      ; 3.890      ;
; 0.724 ; pixelY[4] ; redE[5]   ; u1|altpll_component|auto_generated|pll1|clk[0] ; u1|altpll_component|auto_generated|pll1|clk[0] ; 4.464        ; 0.151      ; 3.878      ;
; 0.725 ; pixelY[4] ; greenO[4] ; u1|altpll_component|auto_generated|pll1|clk[0] ; u1|altpll_component|auto_generated|pll1|clk[0] ; 4.464        ; 0.149      ; 3.875      ;
; 0.726 ; pixelX[2] ; blueE[4]  ; u1|altpll_component|auto_generated|pll1|clk[0] ; u1|altpll_component|auto_generated|pll1|clk[0] ; 4.464        ; 0.155      ; 3.880      ;
; 0.727 ; pixelX[3] ; blueO[3]  ; u1|altpll_component|auto_generated|pll1|clk[0] ; u1|altpll_component|auto_generated|pll1|clk[0] ; 4.464        ; 0.158      ; 3.882      ;
; 0.728 ; pixelY[4] ; redE[4]   ; u1|altpll_component|auto_generated|pll1|clk[0] ; u1|altpll_component|auto_generated|pll1|clk[0] ; 4.464        ; 0.151      ; 3.874      ;
; 0.729 ; pixelY[0] ; blueO[5]  ; u1|altpll_component|auto_generated|pll1|clk[0] ; u1|altpll_component|auto_generated|pll1|clk[0] ; 4.464        ; 0.153      ; 3.875      ;
; 0.733 ; pixelY[0] ; blueO[4]  ; u1|altpll_component|auto_generated|pll1|clk[0] ; u1|altpll_component|auto_generated|pll1|clk[0] ; 4.464        ; 0.153      ; 3.871      ;
; 0.735 ; pixelY[4] ; redO[5]   ; u1|altpll_component|auto_generated|pll1|clk[0] ; u1|altpll_component|auto_generated|pll1|clk[0] ; 4.464        ; 0.149      ; 3.865      ;
; 0.735 ; pixelY[1] ; redO[3]   ; u1|altpll_component|auto_generated|pll1|clk[0] ; u1|altpll_component|auto_generated|pll1|clk[0] ; 4.464        ; 0.149      ; 3.865      ;
; 0.736 ; pixelY[3] ; blueO[5]  ; u1|altpll_component|auto_generated|pll1|clk[0] ; u1|altpll_component|auto_generated|pll1|clk[0] ; 4.464        ; 0.153      ; 3.868      ;
; 0.738 ; pixelY[1] ; blueE[5]  ; u1|altpll_component|auto_generated|pll1|clk[0] ; u1|altpll_component|auto_generated|pll1|clk[0] ; 4.464        ; 0.150      ; 3.863      ;
; 0.739 ; pixelX[4] ; redO[4]   ; u1|altpll_component|auto_generated|pll1|clk[0] ; u1|altpll_component|auto_generated|pll1|clk[0] ; 4.464        ; 0.154      ; 3.866      ;
; 0.740 ; pixelY[3] ; blueO[4]  ; u1|altpll_component|auto_generated|pll1|clk[0] ; u1|altpll_component|auto_generated|pll1|clk[0] ; 4.464        ; 0.153      ; 3.864      ;
; 0.743 ; pixelY[3] ; blueE[4]  ; u1|altpll_component|auto_generated|pll1|clk[0] ; u1|altpll_component|auto_generated|pll1|clk[0] ; 4.464        ; 0.150      ; 3.858      ;
; 0.759 ; pixelX[3] ; greenE[3] ; u1|altpll_component|auto_generated|pll1|clk[0] ; u1|altpll_component|auto_generated|pll1|clk[0] ; 4.464        ; 0.153      ; 3.845      ;
; 0.761 ; pixelX[4] ; greenE[5] ; u1|altpll_component|auto_generated|pll1|clk[0] ; u1|altpll_component|auto_generated|pll1|clk[0] ; 4.464        ; 0.153      ; 3.843      ;
; 0.761 ; pixelY[0] ; greenO[3] ; u1|altpll_component|auto_generated|pll1|clk[0] ; u1|altpll_component|auto_generated|pll1|clk[0] ; 4.464        ; 0.149      ; 3.839      ;
; 0.762 ; pixelX[1] ; redO[2]   ; u1|altpll_component|auto_generated|pll1|clk[0] ; u1|altpll_component|auto_generated|pll1|clk[0] ; 4.464        ; 0.154      ; 3.843      ;
; 0.765 ; pixelY[0] ; blueE[4]  ; u1|altpll_component|auto_generated|pll1|clk[0] ; u1|altpll_component|auto_generated|pll1|clk[0] ; 4.464        ; 0.150      ; 3.836      ;
; 0.766 ; pixelX[4] ; greenE[4] ; u1|altpll_component|auto_generated|pll1|clk[0] ; u1|altpll_component|auto_generated|pll1|clk[0] ; 4.464        ; 0.153      ; 3.838      ;
; 0.767 ; pixelY[1] ; blueO[3]  ; u1|altpll_component|auto_generated|pll1|clk[0] ; u1|altpll_component|auto_generated|pll1|clk[0] ; 4.464        ; 0.153      ; 3.837      ;
; 0.768 ; pixelY[3] ; greenO[3] ; u1|altpll_component|auto_generated|pll1|clk[0] ; u1|altpll_component|auto_generated|pll1|clk[0] ; 4.464        ; 0.149      ; 3.832      ;
; 0.768 ; pixelX[2] ; redO[2]   ; u1|altpll_component|auto_generated|pll1|clk[0] ; u1|altpll_component|auto_generated|pll1|clk[0] ; 4.464        ; 0.154      ; 3.837      ;
; 0.773 ; pixelX[4] ; blueE[5]  ; u1|altpll_component|auto_generated|pll1|clk[0] ; u1|altpll_component|auto_generated|pll1|clk[0] ; 4.464        ; 0.155      ; 3.833      ;
+-------+-----------+-----------+------------------------------------------------+------------------------------------------------+--------------+------------+------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Setup: 'u1|altpll_component|auto_generated|pll1|clk[1]'                                                                                                                 ;
+-----------+------------------+--------------------+------------------------------------------------+------------------------------------------------+--------------+------------+------------+
; Slack     ; From Node        ; To Node            ; Launch Clock                                   ; Latch Clock                                    ; Relationship ; Clock Skew ; Data Delay ;
+-----------+------------------+--------------------+------------------------------------------------+------------------------------------------------+--------------+------------+------------+
; 15998.750 ; pwmBrightness[1] ; pwmBrightness[7]   ; u1|altpll_component|auto_generated|pll1|clk[1] ; u1|altpll_component|auto_generated|pll1|clk[1] ; 16000.000    ; -0.037     ; 1.200      ;
; 15998.763 ; pwmBrightness[2] ; pwmBrightness[7]   ; u1|altpll_component|auto_generated|pll1|clk[1] ; u1|altpll_component|auto_generated|pll1|clk[1] ; 16000.000    ; -0.037     ; 1.187      ;
; 15998.772 ; pwmBrightness[0] ; pwmBrightness[7]   ; u1|altpll_component|auto_generated|pll1|clk[1] ; u1|altpll_component|auto_generated|pll1|clk[1] ; 16000.000    ; -0.037     ; 1.178      ;
; 15998.790 ; pwmBrightness[1] ; pwmBrightness[4]   ; u1|altpll_component|auto_generated|pll1|clk[1] ; u1|altpll_component|auto_generated|pll1|clk[1] ; 16000.000    ; -0.037     ; 1.160      ;
; 15998.805 ; pwmBrightness[4] ; pwmBrightness[7]   ; u1|altpll_component|auto_generated|pll1|clk[1] ; u1|altpll_component|auto_generated|pll1|clk[1] ; 16000.000    ; -0.037     ; 1.145      ;
; 15998.808 ; pwmBrightness[1] ; pwmBrightness[6]   ; u1|altpll_component|auto_generated|pll1|clk[1] ; u1|altpll_component|auto_generated|pll1|clk[1] ; 16000.000    ; -0.037     ; 1.142      ;
; 15998.827 ; pwmBrightness[2] ; pwmBrightness[4]   ; u1|altpll_component|auto_generated|pll1|clk[1] ; u1|altpll_component|auto_generated|pll1|clk[1] ; 16000.000    ; -0.037     ; 1.123      ;
; 15998.845 ; pwmBrightness[2] ; pwmBrightness[6]   ; u1|altpll_component|auto_generated|pll1|clk[1] ; u1|altpll_component|auto_generated|pll1|clk[1] ; 16000.000    ; -0.037     ; 1.105      ;
; 15998.847 ; pwmBrightness[0] ; pwmBrightness[4]   ; u1|altpll_component|auto_generated|pll1|clk[1] ; u1|altpll_component|auto_generated|pll1|clk[1] ; 16000.000    ; -0.037     ; 1.103      ;
; 15998.858 ; pwmBrightness[0] ; pwmBrightness[1]   ; u1|altpll_component|auto_generated|pll1|clk[1] ; u1|altpll_component|auto_generated|pll1|clk[1] ; 16000.000    ; -0.037     ; 1.092      ;
; 15998.865 ; pwmBrightness[3] ; pwmBrightness[7]   ; u1|altpll_component|auto_generated|pll1|clk[1] ; u1|altpll_component|auto_generated|pll1|clk[1] ; 16000.000    ; -0.037     ; 1.085      ;
; 15998.865 ; pwmBrightness[0] ; pwmBrightness[6]   ; u1|altpll_component|auto_generated|pll1|clk[1] ; u1|altpll_component|auto_generated|pll1|clk[1] ; 16000.000    ; -0.037     ; 1.085      ;
; 15998.867 ; pwmBrightness[1] ; pwmBrightness[5]   ; u1|altpll_component|auto_generated|pll1|clk[1] ; u1|altpll_component|auto_generated|pll1|clk[1] ; 16000.000    ; -0.037     ; 1.083      ;
; 15998.881 ; pwmBrightness[4] ; pwmBrightness[6]   ; u1|altpll_component|auto_generated|pll1|clk[1] ; u1|altpll_component|auto_generated|pll1|clk[1] ; 16000.000    ; -0.037     ; 1.069      ;
; 15998.883 ; pwmBrightness[2] ; pwmBrightness[5]   ; u1|altpll_component|auto_generated|pll1|clk[1] ; u1|altpll_component|auto_generated|pll1|clk[1] ; 16000.000    ; -0.037     ; 1.067      ;
; 15998.887 ; pwmBrightness[1] ; pwmBrightness[3]   ; u1|altpll_component|auto_generated|pll1|clk[1] ; u1|altpll_component|auto_generated|pll1|clk[1] ; 16000.000    ; -0.037     ; 1.063      ;
; 15998.891 ; pwmBrightness[5] ; pwmBrightness[7]   ; u1|altpll_component|auto_generated|pll1|clk[1] ; u1|altpll_component|auto_generated|pll1|clk[1] ; 16000.000    ; -0.037     ; 1.059      ;
; 15998.892 ; pwmBrightness[6] ; pwmBrightness[7]   ; u1|altpll_component|auto_generated|pll1|clk[1] ; u1|altpll_component|auto_generated|pll1|clk[1] ; 16000.000    ; -0.037     ; 1.058      ;
; 15998.892 ; pwmBrightness[0] ; pwmBrightness[5]   ; u1|altpll_component|auto_generated|pll1|clk[1] ; u1|altpll_component|auto_generated|pll1|clk[1] ; 16000.000    ; -0.037     ; 1.058      ;
; 15998.897 ; pwmBrightness[7] ; pwmBrightness[5]   ; u1|altpll_component|auto_generated|pll1|clk[1] ; u1|altpll_component|auto_generated|pll1|clk[1] ; 16000.000    ; -0.037     ; 1.053      ;
; 15998.899 ; pwmBrightness[2] ; pwmBrightness[3]   ; u1|altpll_component|auto_generated|pll1|clk[1] ; u1|altpll_component|auto_generated|pll1|clk[1] ; 16000.000    ; -0.037     ; 1.051      ;
; 15998.908 ; pwmBrightness[0] ; pwmBrightness[3]   ; u1|altpll_component|auto_generated|pll1|clk[1] ; u1|altpll_component|auto_generated|pll1|clk[1] ; 16000.000    ; -0.037     ; 1.042      ;
; 15998.925 ; pwmBrightness[4] ; pwmBrightness[5]   ; u1|altpll_component|auto_generated|pll1|clk[1] ; u1|altpll_component|auto_generated|pll1|clk[1] ; 16000.000    ; -0.037     ; 1.025      ;
; 15998.935 ; pwmBrightness[7] ; pwmBrightness[6]   ; u1|altpll_component|auto_generated|pll1|clk[1] ; u1|altpll_component|auto_generated|pll1|clk[1] ; 16000.000    ; -0.037     ; 1.015      ;
; 15998.939 ; pwmBrightness[3] ; pwmBrightness[4]   ; u1|altpll_component|auto_generated|pll1|clk[1] ; u1|altpll_component|auto_generated|pll1|clk[1] ; 16000.000    ; -0.037     ; 1.011      ;
; 15998.942 ; pwmBrightness[2] ; backlight_pwm~reg0 ; u1|altpll_component|auto_generated|pll1|clk[1] ; u1|altpll_component|auto_generated|pll1|clk[1] ; 16000.000    ; -0.037     ; 1.008      ;
; 15998.949 ; pwmBrightness[5] ; pwmBrightness[6]   ; u1|altpll_component|auto_generated|pll1|clk[1] ; u1|altpll_component|auto_generated|pll1|clk[1] ; 16000.000    ; -0.037     ; 1.001      ;
; 15998.957 ; pwmBrightness[3] ; pwmBrightness[6]   ; u1|altpll_component|auto_generated|pll1|clk[1] ; u1|altpll_component|auto_generated|pll1|clk[1] ; 16000.000    ; -0.037     ; 0.993      ;
; 15998.963 ; pwmBrightness[1] ; pwmBrightness[0]   ; u1|altpll_component|auto_generated|pll1|clk[1] ; u1|altpll_component|auto_generated|pll1|clk[1] ; 16000.000    ; -0.037     ; 0.987      ;
; 15998.980 ; pwmBrightness[3] ; pwmBrightness[5]   ; u1|altpll_component|auto_generated|pll1|clk[1] ; u1|altpll_component|auto_generated|pll1|clk[1] ; 16000.000    ; -0.037     ; 0.970      ;
; 15998.981 ; pwmBrightness[3] ; pwmBrightness[0]   ; u1|altpll_component|auto_generated|pll1|clk[1] ; u1|altpll_component|auto_generated|pll1|clk[1] ; 16000.000    ; -0.037     ; 0.969      ;
; 15998.987 ; pwmBrightness[3] ; pwmBrightness[3]   ; u1|altpll_component|auto_generated|pll1|clk[1] ; u1|altpll_component|auto_generated|pll1|clk[1] ; 16000.000    ; -0.037     ; 0.963      ;
; 15998.991 ; pwmBrightness[6] ; pwmBrightness[5]   ; u1|altpll_component|auto_generated|pll1|clk[1] ; u1|altpll_component|auto_generated|pll1|clk[1] ; 16000.000    ; -0.037     ; 0.959      ;
; 15999.005 ; pwmBrightness[4] ; backlight_pwm~reg0 ; u1|altpll_component|auto_generated|pll1|clk[1] ; u1|altpll_component|auto_generated|pll1|clk[1] ; 16000.000    ; -0.037     ; 0.945      ;
; 15999.009 ; pwmBrightness[7] ; pwmBrightness[4]   ; u1|altpll_component|auto_generated|pll1|clk[1] ; u1|altpll_component|auto_generated|pll1|clk[1] ; 16000.000    ; -0.037     ; 0.941      ;
; 15999.010 ; pwmBrightness[6] ; pwmBrightness[6]   ; u1|altpll_component|auto_generated|pll1|clk[1] ; u1|altpll_component|auto_generated|pll1|clk[1] ; 16000.000    ; -0.037     ; 0.940      ;
; 15999.025 ; pwmBrightness[5] ; pwmBrightness[5]   ; u1|altpll_component|auto_generated|pll1|clk[1] ; u1|altpll_component|auto_generated|pll1|clk[1] ; 16000.000    ; -0.037     ; 0.925      ;
; 15999.026 ; pwmBrightness[2] ; pwmBrightness[0]   ; u1|altpll_component|auto_generated|pll1|clk[1] ; u1|altpll_component|auto_generated|pll1|clk[1] ; 16000.000    ; -0.037     ; 0.924      ;
; 15999.031 ; pwmBrightness[4] ; pwmBrightness[4]   ; u1|altpll_component|auto_generated|pll1|clk[1] ; u1|altpll_component|auto_generated|pll1|clk[1] ; 16000.000    ; -0.037     ; 0.919      ;
; 15999.031 ; pwmBrightness[7] ; pwmBrightness[0]   ; u1|altpll_component|auto_generated|pll1|clk[1] ; u1|altpll_component|auto_generated|pll1|clk[1] ; 16000.000    ; -0.037     ; 0.919      ;
; 15999.036 ; pwmBrightness[7] ; pwmBrightness[1]   ; u1|altpll_component|auto_generated|pll1|clk[1] ; u1|altpll_component|auto_generated|pll1|clk[1] ; 16000.000    ; -0.037     ; 0.914      ;
; 15999.043 ; pwmBrightness[7] ; pwmBrightness[7]   ; u1|altpll_component|auto_generated|pll1|clk[1] ; u1|altpll_component|auto_generated|pll1|clk[1] ; 16000.000    ; -0.037     ; 0.907      ;
; 15999.044 ; pwmBrightness[1] ; pwmBrightness[1]   ; u1|altpll_component|auto_generated|pll1|clk[1] ; u1|altpll_component|auto_generated|pll1|clk[1] ; 16000.000    ; -0.037     ; 0.906      ;
; 15999.048 ; pwmBrightness[7] ; pwmBrightness[3]   ; u1|altpll_component|auto_generated|pll1|clk[1] ; u1|altpll_component|auto_generated|pll1|clk[1] ; 16000.000    ; -0.037     ; 0.902      ;
; 15999.052 ; pwmBrightness[3] ; pwmBrightness[1]   ; u1|altpll_component|auto_generated|pll1|clk[1] ; u1|altpll_component|auto_generated|pll1|clk[1] ; 16000.000    ; -0.037     ; 0.898      ;
; 15999.058 ; pwmBrightness[3] ; backlight_pwm~reg0 ; u1|altpll_component|auto_generated|pll1|clk[1] ; u1|altpll_component|auto_generated|pll1|clk[1] ; 16000.000    ; -0.037     ; 0.892      ;
; 15999.097 ; pwmBrightness[2] ; pwmBrightness[1]   ; u1|altpll_component|auto_generated|pll1|clk[1] ; u1|altpll_component|auto_generated|pll1|clk[1] ; 16000.000    ; -0.037     ; 0.853      ;
; 15999.103 ; pwmBrightness[6] ; pwmBrightness[4]   ; u1|altpll_component|auto_generated|pll1|clk[1] ; u1|altpll_component|auto_generated|pll1|clk[1] ; 16000.000    ; -0.037     ; 0.847      ;
; 15999.111 ; pwmBrightness[1] ; pwmBrightness[2]   ; u1|altpll_component|auto_generated|pll1|clk[1] ; u1|altpll_component|auto_generated|pll1|clk[1] ; 16000.000    ; -0.037     ; 0.839      ;
; 15999.125 ; pwmBrightness[6] ; pwmBrightness[0]   ; u1|altpll_component|auto_generated|pll1|clk[1] ; u1|altpll_component|auto_generated|pll1|clk[1] ; 16000.000    ; -0.037     ; 0.825      ;
; 15999.130 ; pwmBrightness[6] ; pwmBrightness[1]   ; u1|altpll_component|auto_generated|pll1|clk[1] ; u1|altpll_component|auto_generated|pll1|clk[1] ; 16000.000    ; -0.037     ; 0.820      ;
; 15999.142 ; pwmBrightness[6] ; pwmBrightness[3]   ; u1|altpll_component|auto_generated|pll1|clk[1] ; u1|altpll_component|auto_generated|pll1|clk[1] ; 16000.000    ; -0.037     ; 0.808      ;
; 15999.152 ; pwmBrightness[5] ; pwmBrightness[4]   ; u1|altpll_component|auto_generated|pll1|clk[1] ; u1|altpll_component|auto_generated|pll1|clk[1] ; 16000.000    ; -0.037     ; 0.798      ;
; 15999.160 ; pwmBrightness[0] ; pwmBrightness[0]   ; u1|altpll_component|auto_generated|pll1|clk[1] ; u1|altpll_component|auto_generated|pll1|clk[1] ; 16000.000    ; -0.037     ; 0.790      ;
; 15999.168 ; pwmBrightness[0] ; pwmBrightness[2]   ; u1|altpll_component|auto_generated|pll1|clk[1] ; u1|altpll_component|auto_generated|pll1|clk[1] ; 16000.000    ; -0.037     ; 0.782      ;
; 15999.169 ; pwmBrightness[5] ; pwmBrightness[0]   ; u1|altpll_component|auto_generated|pll1|clk[1] ; u1|altpll_component|auto_generated|pll1|clk[1] ; 16000.000    ; -0.037     ; 0.781      ;
; 15999.171 ; pwmBrightness[5] ; pwmBrightness[3]   ; u1|altpll_component|auto_generated|pll1|clk[1] ; u1|altpll_component|auto_generated|pll1|clk[1] ; 16000.000    ; -0.037     ; 0.779      ;
; 15999.175 ; pwmBrightness[5] ; pwmBrightness[1]   ; u1|altpll_component|auto_generated|pll1|clk[1] ; u1|altpll_component|auto_generated|pll1|clk[1] ; 16000.000    ; -0.037     ; 0.775      ;
; 15999.195 ; pwmBrightness[1] ; backlight_pwm~reg0 ; u1|altpll_component|auto_generated|pll1|clk[1] ; u1|altpll_component|auto_generated|pll1|clk[1] ; 16000.000    ; -0.037     ; 0.755      ;
; 15999.310 ; pwmBrightness[4] ; pwmBrightness[1]   ; u1|altpll_component|auto_generated|pll1|clk[1] ; u1|altpll_component|auto_generated|pll1|clk[1] ; 16000.000    ; -0.037     ; 0.640      ;
; 15999.313 ; pwmBrightness[4] ; pwmBrightness[3]   ; u1|altpll_component|auto_generated|pll1|clk[1] ; u1|altpll_component|auto_generated|pll1|clk[1] ; 16000.000    ; -0.037     ; 0.637      ;
; 15999.316 ; pwmBrightness[2] ; pwmBrightness[2]   ; u1|altpll_component|auto_generated|pll1|clk[1] ; u1|altpll_component|auto_generated|pll1|clk[1] ; 16000.000    ; -0.037     ; 0.634      ;
; 15999.318 ; pwmBrightness[4] ; pwmBrightness[0]   ; u1|altpll_component|auto_generated|pll1|clk[1] ; u1|altpll_component|auto_generated|pll1|clk[1] ; 16000.000    ; -0.037     ; 0.632      ;
; 15999.322 ; pwmBrightness[7] ; backlight_pwm~reg0 ; u1|altpll_component|auto_generated|pll1|clk[1] ; u1|altpll_component|auto_generated|pll1|clk[1] ; 16000.000    ; -0.037     ; 0.628      ;
; 15999.388 ; pwmBrightness[6] ; backlight_pwm~reg0 ; u1|altpll_component|auto_generated|pll1|clk[1] ; u1|altpll_component|auto_generated|pll1|clk[1] ; 16000.000    ; -0.037     ; 0.562      ;
; 15999.481 ; pwmBrightness[5] ; backlight_pwm~reg0 ; u1|altpll_component|auto_generated|pll1|clk[1] ; u1|altpll_component|auto_generated|pll1|clk[1] ; 16000.000    ; -0.037     ; 0.469      ;
+-----------+------------------+--------------------+------------------------------------------------+------------------------------------------------+--------------+------------+------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Hold: 'u1|altpll_component|auto_generated|pll1|clk[0]'                                                                                                                                                                                                 ;
+-------+------------------+-------------------------------------------------------------------------------------------------------+------------------------------------------------+------------------------------------------------+--------------+------------+------------+
; Slack ; From Node        ; To Node                                                                                               ; Launch Clock                                   ; Latch Clock                                    ; Relationship ; Clock Skew ; Data Delay ;
+-------+------------------+-------------------------------------------------------------------------------------------------------+------------------------------------------------+------------------------------------------------+--------------+------------+------------+
; 0.182 ; readAddress[0]   ; ram:u2|altsyncram:altsyncram_component|altsyncram_rrl1:auto_generated|ram_block1a2~portb_address_reg0 ; u1|altpll_component|auto_generated|pll1|clk[0] ; u1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.187      ; 0.473      ;
; 0.184 ; readAddress[3]   ; ram:u2|altsyncram:altsyncram_component|altsyncram_rrl1:auto_generated|ram_block1a2~portb_address_reg0 ; u1|altpll_component|auto_generated|pll1|clk[0] ; u1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.185      ; 0.473      ;
; 0.187 ; which_bit[2]     ; which_bit[2]                                                                                          ; u1|altpll_component|auto_generated|pll1|clk[0] ; u1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.307      ;
; 0.187 ; which_bit[3]     ; which_bit[3]                                                                                          ; u1|altpll_component|auto_generated|pll1|clk[0] ; u1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.307      ;
; 0.187 ; which_bit[1]     ; which_bit[1]                                                                                          ; u1|altpll_component|auto_generated|pll1|clk[0] ; u1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.307      ;
; 0.189 ; readAddress[1]   ; ram:u2|altsyncram:altsyncram_component|altsyncram_rrl1:auto_generated|ram_block1a0~portb_address_reg0 ; u1|altpll_component|auto_generated|pll1|clk[0] ; u1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.180      ; 0.473      ;
; 0.193 ; readAddress[4]   ; ram:u2|altsyncram:altsyncram_component|altsyncram_rrl1:auto_generated|ram_block1a2~portb_address_reg0 ; u1|altpll_component|auto_generated|pll1|clk[0] ; u1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.185      ; 0.482      ;
; 0.194 ; which_bit[0]     ; which_bit[0]                                                                                          ; u1|altpll_component|auto_generated|pll1|clk[0] ; u1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.314      ;
; 0.196 ; readAddress[5]   ; ram:u2|altsyncram:altsyncram_component|altsyncram_rrl1:auto_generated|ram_block1a2~portb_address_reg0 ; u1|altpll_component|auto_generated|pll1|clk[0] ; u1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.187      ; 0.487      ;
; 0.206 ; readAddress[6]   ; ram:u2|altsyncram:altsyncram_component|altsyncram_rrl1:auto_generated|ram_block1a5~portb_address_reg0 ; u1|altpll_component|auto_generated|pll1|clk[0] ; u1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.180      ; 0.490      ;
; 0.212 ; readAddress[6]   ; ram:u2|altsyncram:altsyncram_component|altsyncram_rrl1:auto_generated|ram_block1a6~portb_address_reg0 ; u1|altpll_component|auto_generated|pll1|clk[0] ; u1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.179      ; 0.495      ;
; 0.214 ; readAddress[6]   ; ram:u2|altsyncram:altsyncram_component|altsyncram_rrl1:auto_generated|ram_block1a0~portb_address_reg0 ; u1|altpll_component|auto_generated|pll1|clk[0] ; u1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.180      ; 0.498      ;
; 0.218 ; readAddress[6]   ; ram:u2|altsyncram:altsyncram_component|altsyncram_rrl1:auto_generated|ram_block1a4~portb_address_reg0 ; u1|altpll_component|auto_generated|pll1|clk[0] ; u1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.182      ; 0.504      ;
; 0.219 ; readAddress[6]   ; ram:u2|altsyncram:altsyncram_component|altsyncram_rrl1:auto_generated|ram_block1a1~portb_address_reg0 ; u1|altpll_component|auto_generated|pll1|clk[0] ; u1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.182      ; 0.505      ;
; 0.229 ; which_bit[2]     ; which_bit[0]                                                                                          ; u1|altpll_component|auto_generated|pll1|clk[0] ; u1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.349      ;
; 0.242 ; which_bit[1]     ; which_bit[3]                                                                                          ; u1|altpll_component|auto_generated|pll1|clk[0] ; u1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.362      ;
; 0.243 ; readAddress[7]   ; ram:u2|altsyncram:altsyncram_component|altsyncram_rrl1:auto_generated|ram_block1a2~portb_address_reg0 ; u1|altpll_component|auto_generated|pll1|clk[0] ; u1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.200      ; 0.547      ;
; 0.244 ; which_bit[1]     ; which_bit[2]                                                                                          ; u1|altpll_component|auto_generated|pll1|clk[0] ; u1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.364      ;
; 0.293 ; pixelYcount[3]   ; pixelYcount[3]                                                                                        ; u1|altpll_component|auto_generated|pll1|clk[0] ; u1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.413      ;
; 0.294 ; pixelYcount[1]   ; pixelYcount[1]                                                                                        ; u1|altpll_component|auto_generated|pll1|clk[0] ; u1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.414      ;
; 0.295 ; pixelYcount[2]   ; pixelYcount[2]                                                                                        ; u1|altpll_component|auto_generated|pll1|clk[0] ; u1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.415      ;
; 0.296 ; pixelYcount[4]   ; pixelYcount[4]                                                                                        ; u1|altpll_component|auto_generated|pll1|clk[0] ; u1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.416      ;
; 0.297 ; vCurrent[1]      ; vsync                                                                                                 ; u1|altpll_component|auto_generated|pll1|clk[0] ; u1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.417      ;
; 0.302 ; which_bit[3]     ; which_bit[0]                                                                                          ; u1|altpll_component|auto_generated|pll1|clk[0] ; u1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.422      ;
; 0.303 ; vCurrent[15]     ; vCurrent[15]                                                                                          ; u1|altpll_component|auto_generated|pll1|clk[0] ; u1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.424      ;
; 0.304 ; hCurrent[3]      ; hCurrent[3]                                                                                           ; u1|altpll_component|auto_generated|pll1|clk[0] ; u1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.424      ;
; 0.304 ; hCurrent[15]     ; hCurrent[15]                                                                                          ; u1|altpll_component|auto_generated|pll1|clk[0] ; u1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.424      ;
; 0.304 ; vCurrent[1]      ; vCurrent[1]                                                                                           ; u1|altpll_component|auto_generated|pll1|clk[0] ; u1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.425      ;
; 0.304 ; vCurrent[11]     ; vCurrent[11]                                                                                          ; u1|altpll_component|auto_generated|pll1|clk[0] ; u1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.425      ;
; 0.304 ; vCurrent[13]     ; vCurrent[13]                                                                                          ; u1|altpll_component|auto_generated|pll1|clk[0] ; u1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.425      ;
; 0.304 ; vCurrent[5]      ; vCurrent[5]                                                                                           ; u1|altpll_component|auto_generated|pll1|clk[0] ; u1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.425      ;
; 0.304 ; pixelYcount[15]  ; pixelYcount[15]                                                                                       ; u1|altpll_component|auto_generated|pll1|clk[0] ; u1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.424      ;
; 0.305 ; hCurrent[1]      ; hCurrent[1]                                                                                           ; u1|altpll_component|auto_generated|pll1|clk[0] ; u1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.425      ;
; 0.305 ; hCurrent[5]      ; hCurrent[5]                                                                                           ; u1|altpll_component|auto_generated|pll1|clk[0] ; u1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.425      ;
; 0.305 ; hCurrent[11]     ; hCurrent[11]                                                                                          ; u1|altpll_component|auto_generated|pll1|clk[0] ; u1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.425      ;
; 0.305 ; hCurrent[13]     ; hCurrent[13]                                                                                          ; u1|altpll_component|auto_generated|pll1|clk[0] ; u1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.425      ;
; 0.305 ; vCurrent[9]      ; vCurrent[9]                                                                                           ; u1|altpll_component|auto_generated|pll1|clk[0] ; u1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.426      ;
; 0.305 ; vCurrent[7]      ; vCurrent[7]                                                                                           ; u1|altpll_component|auto_generated|pll1|clk[0] ; u1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.426      ;
; 0.305 ; pixelYcount[0]   ; pixelYcount[0]                                                                                        ; u1|altpll_component|auto_generated|pll1|clk[0] ; u1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.425      ;
; 0.305 ; pixelYcount[5]   ; pixelYcount[5]                                                                                        ; u1|altpll_component|auto_generated|pll1|clk[0] ; u1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.425      ;
; 0.305 ; pixelYcount[11]  ; pixelYcount[11]                                                                                       ; u1|altpll_component|auto_generated|pll1|clk[0] ; u1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.425      ;
; 0.305 ; pixelYcount[13]  ; pixelYcount[13]                                                                                       ; u1|altpll_component|auto_generated|pll1|clk[0] ; u1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.425      ;
; 0.306 ; hCurrent[2]      ; hCurrent[2]                                                                                           ; u1|altpll_component|auto_generated|pll1|clk[0] ; u1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.426      ;
; 0.306 ; hCurrent[6]      ; hCurrent[6]                                                                                           ; u1|altpll_component|auto_generated|pll1|clk[0] ; u1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.426      ;
; 0.306 ; hCurrent[7]      ; hCurrent[7]                                                                                           ; u1|altpll_component|auto_generated|pll1|clk[0] ; u1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.426      ;
; 0.306 ; hCurrent[9]      ; hCurrent[9]                                                                                           ; u1|altpll_component|auto_generated|pll1|clk[0] ; u1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.426      ;
; 0.306 ; vCurrent[14]     ; vCurrent[14]                                                                                          ; u1|altpll_component|auto_generated|pll1|clk[0] ; u1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.427      ;
; 0.306 ; vCurrent[8]      ; vCurrent[8]                                                                                           ; u1|altpll_component|auto_generated|pll1|clk[0] ; u1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.427      ;
; 0.306 ; pixelY[6]        ; pixelY[6]                                                                                             ; u1|altpll_component|auto_generated|pll1|clk[0] ; u1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.426      ;
; 0.306 ; pixelY[7]        ; pixelY[7]                                                                                             ; u1|altpll_component|auto_generated|pll1|clk[0] ; u1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.426      ;
; 0.306 ; pixelX[6]        ; pixelX[6]                                                                                             ; u1|altpll_component|auto_generated|pll1|clk[0] ; u1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.426      ;
; 0.306 ; pixelYcount[6]   ; pixelYcount[6]                                                                                        ; u1|altpll_component|auto_generated|pll1|clk[0] ; u1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.426      ;
; 0.306 ; pixelYcount[7]   ; pixelYcount[7]                                                                                        ; u1|altpll_component|auto_generated|pll1|clk[0] ; u1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.426      ;
; 0.306 ; pixelYcount[9]   ; pixelYcount[9]                                                                                        ; u1|altpll_component|auto_generated|pll1|clk[0] ; u1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.426      ;
; 0.307 ; hCurrent[8]      ; hCurrent[8]                                                                                           ; u1|altpll_component|auto_generated|pll1|clk[0] ; u1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.427      ;
; 0.307 ; hCurrent[14]     ; hCurrent[14]                                                                                          ; u1|altpll_component|auto_generated|pll1|clk[0] ; u1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.427      ;
; 0.307 ; vCurrent[12]     ; vCurrent[12]                                                                                          ; u1|altpll_component|auto_generated|pll1|clk[0] ; u1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.428      ;
; 0.307 ; pixelX[5]        ; pixelX[5]                                                                                             ; u1|altpll_component|auto_generated|pll1|clk[0] ; u1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.427      ;
; 0.307 ; pixelYcount[8]   ; pixelYcount[8]                                                                                        ; u1|altpll_component|auto_generated|pll1|clk[0] ; u1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.427      ;
; 0.307 ; pixelYcount[14]  ; pixelYcount[14]                                                                                       ; u1|altpll_component|auto_generated|pll1|clk[0] ; u1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.427      ;
; 0.308 ; hCurrent[12]     ; hCurrent[12]                                                                                          ; u1|altpll_component|auto_generated|pll1|clk[0] ; u1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.428      ;
; 0.308 ; pixelX[7]        ; pixelX[7]                                                                                             ; u1|altpll_component|auto_generated|pll1|clk[0] ; u1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.428      ;
; 0.308 ; pixelYcount[10]  ; pixelYcount[10]                                                                                       ; u1|altpll_component|auto_generated|pll1|clk[0] ; u1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.428      ;
; 0.308 ; pixelYcount[12]  ; pixelYcount[12]                                                                                       ; u1|altpll_component|auto_generated|pll1|clk[0] ; u1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.428      ;
; 0.314 ; pixelY[5]        ; pixelY[5]                                                                                             ; u1|altpll_component|auto_generated|pll1|clk[0] ; u1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.434      ;
; 0.316 ; hCurrent[0]      ; hCurrent[0]                                                                                           ; u1|altpll_component|auto_generated|pll1|clk[0] ; u1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.436      ;
; 0.316 ; vCurrent[0]      ; vCurrent[0]                                                                                           ; u1|altpll_component|auto_generated|pll1|clk[0] ; u1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.437      ;
; 0.317 ; vCurrent[2]      ; vCurrent[2]                                                                                           ; u1|altpll_component|auto_generated|pll1|clk[0] ; u1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.438      ;
; 0.322 ; readAddress[5]   ; ram:u2|altsyncram:altsyncram_component|altsyncram_rrl1:auto_generated|ram_block1a0~portb_address_reg0 ; u1|altpll_component|auto_generated|pll1|clk[0] ; u1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.182      ; 0.608      ;
; 0.325 ; readAddress[5]   ; ram:u2|altsyncram:altsyncram_component|altsyncram_rrl1:auto_generated|ram_block1a3~portb_address_reg0 ; u1|altpll_component|auto_generated|pll1|clk[0] ; u1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.185      ; 0.614      ;
; 0.327 ; readAddress[5]   ; ram:u2|altsyncram:altsyncram_component|altsyncram_rrl1:auto_generated|ram_block1a5~portb_address_reg0 ; u1|altpll_component|auto_generated|pll1|clk[0] ; u1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.182      ; 0.613      ;
; 0.332 ; pixelY[2]        ; pixelY[2]                                                                                             ; u1|altpll_component|auto_generated|pll1|clk[0] ; u1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.452      ;
; 0.332 ; readAddress[5]   ; ram:u2|altsyncram:altsyncram_component|altsyncram_rrl1:auto_generated|ram_block1a7~portb_address_reg0 ; u1|altpll_component|auto_generated|pll1|clk[0] ; u1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.183      ; 0.619      ;
; 0.332 ; which_bit[0]     ; which_bit[2]                                                                                          ; u1|altpll_component|auto_generated|pll1|clk[0] ; u1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.452      ;
; 0.333 ; dataEnable       ; redO[3]                                                                                               ; u1|altpll_component|auto_generated|pll1|clk[0] ; u1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.229      ; 0.646      ;
; 0.333 ; dataEnable       ; redO[4]                                                                                               ; u1|altpll_component|auto_generated|pll1|clk[0] ; u1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.229      ; 0.646      ;
; 0.335 ; readAddress[3]   ; ram:u2|altsyncram:altsyncram_component|altsyncram_rrl1:auto_generated|ram_block1a3~portb_address_reg0 ; u1|altpll_component|auto_generated|pll1|clk[0] ; u1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.183      ; 0.622      ;
; 0.337 ; readAddress[5]   ; ram:u2|altsyncram:altsyncram_component|altsyncram_rrl1:auto_generated|ram_block1a4~portb_address_reg0 ; u1|altpll_component|auto_generated|pll1|clk[0] ; u1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.184      ; 0.625      ;
; 0.338 ; pixelY[3]        ; pixelY[3]                                                                                             ; u1|altpll_component|auto_generated|pll1|clk[0] ; u1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.458      ;
; 0.338 ; readAddress[5]   ; ram:u2|altsyncram:altsyncram_component|altsyncram_rrl1:auto_generated|ram_block1a1~portb_address_reg0 ; u1|altpll_component|auto_generated|pll1|clk[0] ; u1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.184      ; 0.626      ;
; 0.340 ; readAddress[6]   ; ram:u2|altsyncram:altsyncram_component|altsyncram_rrl1:auto_generated|ram_block1a3~portb_address_reg0 ; u1|altpll_component|auto_generated|pll1|clk[0] ; u1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.183      ; 0.627      ;
; 0.340 ; which_bit[0]     ; which_bit[3]                                                                                          ; u1|altpll_component|auto_generated|pll1|clk[0] ; u1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.460      ;
; 0.341 ; which_bit[0]     ; which_bit[1]                                                                                          ; u1|altpll_component|auto_generated|pll1|clk[0] ; u1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.461      ;
; 0.341 ; which_bit[2]     ; which_bit[3]                                                                                          ; u1|altpll_component|auto_generated|pll1|clk[0] ; u1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.461      ;
; 0.344 ; readAddress[5]   ; ram:u2|altsyncram:altsyncram_component|altsyncram_rrl1:auto_generated|ram_block1a6~portb_address_reg0 ; u1|altpll_component|auto_generated|pll1|clk[0] ; u1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.181      ; 0.629      ;
; 0.345 ; readAddress[0]   ; ram:u2|altsyncram:altsyncram_component|altsyncram_rrl1:auto_generated|ram_block1a3~portb_address_reg0 ; u1|altpll_component|auto_generated|pll1|clk[0] ; u1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.185      ; 0.634      ;
; 0.348 ; readAddress[1]   ; ram:u2|altsyncram:altsyncram_component|altsyncram_rrl1:auto_generated|ram_block1a7~portb_address_reg0 ; u1|altpll_component|auto_generated|pll1|clk[0] ; u1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.181      ; 0.633      ;
; 0.350 ; readAddress[3]   ; ram:u2|altsyncram:altsyncram_component|altsyncram_rrl1:auto_generated|ram_block1a6~portb_address_reg0 ; u1|altpll_component|auto_generated|pll1|clk[0] ; u1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.179      ; 0.633      ;
; 0.352 ; currentPixel[2]  ; readAddress[2]                                                                                        ; u1|altpll_component|auto_generated|pll1|clk[0] ; u1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.035      ; 0.471      ;
; 0.352 ; readAddress[3]   ; ram:u2|altsyncram:altsyncram_component|altsyncram_rrl1:auto_generated|ram_block1a4~portb_address_reg0 ; u1|altpll_component|auto_generated|pll1|clk[0] ; u1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.182      ; 0.638      ;
; 0.354 ; readAddress[8]   ; ram:u2|altsyncram:altsyncram_component|altsyncram_rrl1:auto_generated|ram_block1a3~portb_address_reg0 ; u1|altpll_component|auto_generated|pll1|clk[0] ; u1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.177      ; 0.635      ;
; 0.354 ; readAddress[0]   ; ram:u2|altsyncram:altsyncram_component|altsyncram_rrl1:auto_generated|ram_block1a4~portb_address_reg0 ; u1|altpll_component|auto_generated|pll1|clk[0] ; u1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.184      ; 0.642      ;
; 0.354 ; readAddress[3]   ; ram:u2|altsyncram:altsyncram_component|altsyncram_rrl1:auto_generated|ram_block1a5~portb_address_reg0 ; u1|altpll_component|auto_generated|pll1|clk[0] ; u1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.180      ; 0.638      ;
; 0.355 ; currentPixel[11] ; readAddress[11]                                                                                       ; u1|altpll_component|auto_generated|pll1|clk[0] ; u1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.476      ;
; 0.355 ; readAddress[4]   ; ram:u2|altsyncram:altsyncram_component|altsyncram_rrl1:auto_generated|ram_block1a3~portb_address_reg0 ; u1|altpll_component|auto_generated|pll1|clk[0] ; u1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.183      ; 0.642      ;
; 0.356 ; readAddress[1]   ; ram:u2|altsyncram:altsyncram_component|altsyncram_rrl1:auto_generated|ram_block1a4~portb_address_reg0 ; u1|altpll_component|auto_generated|pll1|clk[0] ; u1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.182      ; 0.642      ;
; 0.356 ; readAddress[6]   ; ram:u2|altsyncram:altsyncram_component|altsyncram_rrl1:auto_generated|ram_block1a7~portb_address_reg0 ; u1|altpll_component|auto_generated|pll1|clk[0] ; u1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.181      ; 0.641      ;
; 0.357 ; readAddress[4]   ; ram:u2|altsyncram:altsyncram_component|altsyncram_rrl1:auto_generated|ram_block1a0~portb_address_reg0 ; u1|altpll_component|auto_generated|pll1|clk[0] ; u1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.180      ; 0.641      ;
; 0.357 ; readAddress[4]   ; ram:u2|altsyncram:altsyncram_component|altsyncram_rrl1:auto_generated|ram_block1a7~portb_address_reg0 ; u1|altpll_component|auto_generated|pll1|clk[0] ; u1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.181      ; 0.642      ;
; 0.359 ; readAddress[4]   ; ram:u2|altsyncram:altsyncram_component|altsyncram_rrl1:auto_generated|ram_block1a5~portb_address_reg0 ; u1|altpll_component|auto_generated|pll1|clk[0] ; u1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.180      ; 0.643      ;
+-------+------------------+-------------------------------------------------------------------------------------------------------+------------------------------------------------+------------------------------------------------+--------------+------------+------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Hold: 'u1|altpll_component|auto_generated|pll1|clk[1]'                                                                                                              ;
+-------+------------------+--------------------+------------------------------------------------+------------------------------------------------+--------------+------------+------------+
; Slack ; From Node        ; To Node            ; Launch Clock                                   ; Latch Clock                                    ; Relationship ; Clock Skew ; Data Delay ;
+-------+------------------+--------------------+------------------------------------------------+------------------------------------------------+--------------+------------+------------+
; 0.193 ; pwmBrightness[4] ; pwmBrightness[4]   ; u1|altpll_component|auto_generated|pll1|clk[1] ; u1|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.037      ; 0.314      ;
; 0.283 ; pwmBrightness[5] ; backlight_pwm~reg0 ; u1|altpll_component|auto_generated|pll1|clk[1] ; u1|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.037      ; 0.404      ;
; 0.348 ; pwmBrightness[4] ; pwmBrightness[5]   ; u1|altpll_component|auto_generated|pll1|clk[1] ; u1|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.037      ; 0.469      ;
; 0.350 ; pwmBrightness[6] ; backlight_pwm~reg0 ; u1|altpll_component|auto_generated|pll1|clk[1] ; u1|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.037      ; 0.471      ;
; 0.355 ; pwmBrightness[4] ; pwmBrightness[6]   ; u1|altpll_component|auto_generated|pll1|clk[1] ; u1|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.037      ; 0.476      ;
; 0.372 ; pwmBrightness[2] ; pwmBrightness[2]   ; u1|altpll_component|auto_generated|pll1|clk[1] ; u1|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.037      ; 0.493      ;
; 0.394 ; pwmBrightness[4] ; pwmBrightness[7]   ; u1|altpll_component|auto_generated|pll1|clk[1] ; u1|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.037      ; 0.515      ;
; 0.397 ; pwmBrightness[7] ; backlight_pwm~reg0 ; u1|altpll_component|auto_generated|pll1|clk[1] ; u1|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.037      ; 0.518      ;
; 0.401 ; pwmBrightness[4] ; pwmBrightness[3]   ; u1|altpll_component|auto_generated|pll1|clk[1] ; u1|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.037      ; 0.522      ;
; 0.417 ; pwmBrightness[4] ; pwmBrightness[0]   ; u1|altpll_component|auto_generated|pll1|clk[1] ; u1|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.037      ; 0.538      ;
; 0.424 ; pwmBrightness[4] ; pwmBrightness[1]   ; u1|altpll_component|auto_generated|pll1|clk[1] ; u1|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.037      ; 0.545      ;
; 0.453 ; pwmBrightness[1] ; pwmBrightness[2]   ; u1|altpll_component|auto_generated|pll1|clk[1] ; u1|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.037      ; 0.574      ;
; 0.458 ; pwmBrightness[5] ; pwmBrightness[5]   ; u1|altpll_component|auto_generated|pll1|clk[1] ; u1|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.037      ; 0.579      ;
; 0.460 ; pwmBrightness[6] ; pwmBrightness[6]   ; u1|altpll_component|auto_generated|pll1|clk[1] ; u1|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.037      ; 0.581      ;
; 0.460 ; pwmBrightness[0] ; pwmBrightness[2]   ; u1|altpll_component|auto_generated|pll1|clk[1] ; u1|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.037      ; 0.581      ;
; 0.516 ; pwmBrightness[3] ; pwmBrightness[3]   ; u1|altpll_component|auto_generated|pll1|clk[1] ; u1|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.037      ; 0.637      ;
; 0.521 ; pwmBrightness[7] ; pwmBrightness[7]   ; u1|altpll_component|auto_generated|pll1|clk[1] ; u1|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.037      ; 0.642      ;
; 0.530 ; pwmBrightness[0] ; pwmBrightness[0]   ; u1|altpll_component|auto_generated|pll1|clk[1] ; u1|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.037      ; 0.651      ;
; 0.535 ; pwmBrightness[1] ; backlight_pwm~reg0 ; u1|altpll_component|auto_generated|pll1|clk[1] ; u1|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.037      ; 0.656      ;
; 0.541 ; pwmBrightness[5] ; pwmBrightness[3]   ; u1|altpll_component|auto_generated|pll1|clk[1] ; u1|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.037      ; 0.662      ;
; 0.546 ; pwmBrightness[5] ; pwmBrightness[7]   ; u1|altpll_component|auto_generated|pll1|clk[1] ; u1|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.037      ; 0.667      ;
; 0.546 ; pwmBrightness[5] ; pwmBrightness[1]   ; u1|altpll_component|auto_generated|pll1|clk[1] ; u1|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.037      ; 0.667      ;
; 0.551 ; pwmBrightness[5] ; pwmBrightness[0]   ; u1|altpll_component|auto_generated|pll1|clk[1] ; u1|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.037      ; 0.672      ;
; 0.557 ; pwmBrightness[1] ; pwmBrightness[1]   ; u1|altpll_component|auto_generated|pll1|clk[1] ; u1|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.037      ; 0.678      ;
; 0.557 ; pwmBrightness[0] ; pwmBrightness[1]   ; u1|altpll_component|auto_generated|pll1|clk[1] ; u1|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.037      ; 0.678      ;
; 0.571 ; pwmBrightness[5] ; pwmBrightness[4]   ; u1|altpll_component|auto_generated|pll1|clk[1] ; u1|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.037      ; 0.692      ;
; 0.590 ; pwmBrightness[0] ; pwmBrightness[4]   ; u1|altpll_component|auto_generated|pll1|clk[1] ; u1|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.037      ; 0.711      ;
; 0.602 ; pwmBrightness[0] ; pwmBrightness[7]   ; u1|altpll_component|auto_generated|pll1|clk[1] ; u1|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.037      ; 0.723      ;
; 0.609 ; pwmBrightness[0] ; pwmBrightness[3]   ; u1|altpll_component|auto_generated|pll1|clk[1] ; u1|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.037      ; 0.730      ;
; 0.610 ; pwmBrightness[0] ; pwmBrightness[6]   ; u1|altpll_component|auto_generated|pll1|clk[1] ; u1|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.037      ; 0.731      ;
; 0.610 ; pwmBrightness[5] ; pwmBrightness[6]   ; u1|altpll_component|auto_generated|pll1|clk[1] ; u1|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.037      ; 0.731      ;
; 0.619 ; pwmBrightness[3] ; pwmBrightness[5]   ; u1|altpll_component|auto_generated|pll1|clk[1] ; u1|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.037      ; 0.740      ;
; 0.627 ; pwmBrightness[0] ; pwmBrightness[5]   ; u1|altpll_component|auto_generated|pll1|clk[1] ; u1|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.037      ; 0.748      ;
; 0.643 ; pwmBrightness[6] ; pwmBrightness[3]   ; u1|altpll_component|auto_generated|pll1|clk[1] ; u1|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.037      ; 0.764      ;
; 0.647 ; pwmBrightness[6] ; pwmBrightness[1]   ; u1|altpll_component|auto_generated|pll1|clk[1] ; u1|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.037      ; 0.768      ;
; 0.649 ; pwmBrightness[6] ; pwmBrightness[7]   ; u1|altpll_component|auto_generated|pll1|clk[1] ; u1|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.037      ; 0.770      ;
; 0.652 ; pwmBrightness[6] ; pwmBrightness[0]   ; u1|altpll_component|auto_generated|pll1|clk[1] ; u1|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.037      ; 0.773      ;
; 0.670 ; pwmBrightness[6] ; pwmBrightness[4]   ; u1|altpll_component|auto_generated|pll1|clk[1] ; u1|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.037      ; 0.791      ;
; 0.683 ; pwmBrightness[2] ; pwmBrightness[1]   ; u1|altpll_component|auto_generated|pll1|clk[1] ; u1|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.037      ; 0.804      ;
; 0.684 ; pwmBrightness[3] ; pwmBrightness[4]   ; u1|altpll_component|auto_generated|pll1|clk[1] ; u1|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.037      ; 0.805      ;
; 0.685 ; pwmBrightness[3] ; pwmBrightness[6]   ; u1|altpll_component|auto_generated|pll1|clk[1] ; u1|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.037      ; 0.806      ;
; 0.690 ; pwmBrightness[4] ; backlight_pwm~reg0 ; u1|altpll_component|auto_generated|pll1|clk[1] ; u1|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.037      ; 0.811      ;
; 0.693 ; pwmBrightness[1] ; pwmBrightness[4]   ; u1|altpll_component|auto_generated|pll1|clk[1] ; u1|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.037      ; 0.814      ;
; 0.703 ; pwmBrightness[7] ; pwmBrightness[3]   ; u1|altpll_component|auto_generated|pll1|clk[1] ; u1|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.037      ; 0.824      ;
; 0.705 ; pwmBrightness[1] ; pwmBrightness[7]   ; u1|altpll_component|auto_generated|pll1|clk[1] ; u1|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.037      ; 0.826      ;
; 0.706 ; pwmBrightness[3] ; backlight_pwm~reg0 ; u1|altpll_component|auto_generated|pll1|clk[1] ; u1|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.037      ; 0.827      ;
; 0.707 ; pwmBrightness[7] ; pwmBrightness[1]   ; u1|altpll_component|auto_generated|pll1|clk[1] ; u1|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.037      ; 0.828      ;
; 0.712 ; pwmBrightness[1] ; pwmBrightness[3]   ; u1|altpll_component|auto_generated|pll1|clk[1] ; u1|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.037      ; 0.833      ;
; 0.712 ; pwmBrightness[7] ; pwmBrightness[0]   ; u1|altpll_component|auto_generated|pll1|clk[1] ; u1|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.037      ; 0.833      ;
; 0.713 ; pwmBrightness[1] ; pwmBrightness[6]   ; u1|altpll_component|auto_generated|pll1|clk[1] ; u1|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.037      ; 0.834      ;
; 0.714 ; pwmBrightness[3] ; pwmBrightness[1]   ; u1|altpll_component|auto_generated|pll1|clk[1] ; u1|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.037      ; 0.835      ;
; 0.717 ; pwmBrightness[2] ; pwmBrightness[4]   ; u1|altpll_component|auto_generated|pll1|clk[1] ; u1|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.037      ; 0.838      ;
; 0.729 ; pwmBrightness[1] ; pwmBrightness[0]   ; u1|altpll_component|auto_generated|pll1|clk[1] ; u1|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.037      ; 0.850      ;
; 0.730 ; pwmBrightness[1] ; pwmBrightness[5]   ; u1|altpll_component|auto_generated|pll1|clk[1] ; u1|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.037      ; 0.851      ;
; 0.730 ; pwmBrightness[7] ; pwmBrightness[4]   ; u1|altpll_component|auto_generated|pll1|clk[1] ; u1|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.037      ; 0.851      ;
; 0.734 ; pwmBrightness[2] ; pwmBrightness[7]   ; u1|altpll_component|auto_generated|pll1|clk[1] ; u1|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.037      ; 0.855      ;
; 0.737 ; pwmBrightness[2] ; backlight_pwm~reg0 ; u1|altpll_component|auto_generated|pll1|clk[1] ; u1|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.037      ; 0.858      ;
; 0.741 ; pwmBrightness[2] ; pwmBrightness[3]   ; u1|altpll_component|auto_generated|pll1|clk[1] ; u1|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.037      ; 0.862      ;
; 0.742 ; pwmBrightness[2] ; pwmBrightness[6]   ; u1|altpll_component|auto_generated|pll1|clk[1] ; u1|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.037      ; 0.863      ;
; 0.744 ; pwmBrightness[3] ; pwmBrightness[7]   ; u1|altpll_component|auto_generated|pll1|clk[1] ; u1|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.037      ; 0.865      ;
; 0.749 ; pwmBrightness[2] ; pwmBrightness[5]   ; u1|altpll_component|auto_generated|pll1|clk[1] ; u1|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.037      ; 0.870      ;
; 0.758 ; pwmBrightness[2] ; pwmBrightness[0]   ; u1|altpll_component|auto_generated|pll1|clk[1] ; u1|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.037      ; 0.879      ;
; 0.791 ; pwmBrightness[6] ; pwmBrightness[5]   ; u1|altpll_component|auto_generated|pll1|clk[1] ; u1|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.037      ; 0.912      ;
; 0.792 ; pwmBrightness[3] ; pwmBrightness[0]   ; u1|altpll_component|auto_generated|pll1|clk[1] ; u1|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.037      ; 0.913      ;
; 0.833 ; pwmBrightness[7] ; pwmBrightness[6]   ; u1|altpll_component|auto_generated|pll1|clk[1] ; u1|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.037      ; 0.954      ;
; 0.851 ; pwmBrightness[7] ; pwmBrightness[5]   ; u1|altpll_component|auto_generated|pll1|clk[1] ; u1|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.037      ; 0.972      ;
+-------+------------------+--------------------+------------------------------------------------+------------------------------------------------+--------------+------------+------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Minimum Pulse Width: 'dotClock'                                                                                                                                      ;
+--------+--------------+----------------+------------------+----------+------------+-------------------------------------------------------------------------------------------------------+
; Slack  ; Actual Width ; Required Width ; Type             ; Clock    ; Clock Edge ; Target                                                                                                ;
+--------+--------------+----------------+------------------+----------+------------+-------------------------------------------------------------------------------------------------------+
; -3.000 ; 1.000        ; 4.000          ; Port Rate        ; dotClock ; Rise       ; dotClock                                                                                              ;
; -1.000 ; 1.000        ; 2.000          ; Min Period       ; dotClock ; Rise       ; ram:u2|altsyncram:altsyncram_component|altsyncram_rrl1:auto_generated|ram_block1a0~porta_address_reg0 ;
; -1.000 ; 1.000        ; 2.000          ; Min Period       ; dotClock ; Rise       ; ram:u2|altsyncram:altsyncram_component|altsyncram_rrl1:auto_generated|ram_block1a0~porta_datain_reg0  ;
; -1.000 ; 1.000        ; 2.000          ; Min Period       ; dotClock ; Rise       ; ram:u2|altsyncram:altsyncram_component|altsyncram_rrl1:auto_generated|ram_block1a1~porta_address_reg0 ;
; -1.000 ; 1.000        ; 2.000          ; Min Period       ; dotClock ; Rise       ; ram:u2|altsyncram:altsyncram_component|altsyncram_rrl1:auto_generated|ram_block1a1~porta_datain_reg0  ;
; -1.000 ; 1.000        ; 2.000          ; Min Period       ; dotClock ; Rise       ; ram:u2|altsyncram:altsyncram_component|altsyncram_rrl1:auto_generated|ram_block1a2~porta_address_reg0 ;
; -1.000 ; 1.000        ; 2.000          ; Min Period       ; dotClock ; Rise       ; ram:u2|altsyncram:altsyncram_component|altsyncram_rrl1:auto_generated|ram_block1a2~porta_datain_reg0  ;
; -1.000 ; 1.000        ; 2.000          ; Min Period       ; dotClock ; Rise       ; ram:u2|altsyncram:altsyncram_component|altsyncram_rrl1:auto_generated|ram_block1a3~porta_address_reg0 ;
; -1.000 ; 1.000        ; 2.000          ; Min Period       ; dotClock ; Rise       ; ram:u2|altsyncram:altsyncram_component|altsyncram_rrl1:auto_generated|ram_block1a3~porta_datain_reg0  ;
; -1.000 ; 1.000        ; 2.000          ; Min Period       ; dotClock ; Rise       ; ram:u2|altsyncram:altsyncram_component|altsyncram_rrl1:auto_generated|ram_block1a4~porta_address_reg0 ;
; -1.000 ; 1.000        ; 2.000          ; Min Period       ; dotClock ; Rise       ; ram:u2|altsyncram:altsyncram_component|altsyncram_rrl1:auto_generated|ram_block1a4~porta_datain_reg0  ;
; -1.000 ; 1.000        ; 2.000          ; Min Period       ; dotClock ; Rise       ; ram:u2|altsyncram:altsyncram_component|altsyncram_rrl1:auto_generated|ram_block1a5~porta_address_reg0 ;
; -1.000 ; 1.000        ; 2.000          ; Min Period       ; dotClock ; Rise       ; ram:u2|altsyncram:altsyncram_component|altsyncram_rrl1:auto_generated|ram_block1a5~porta_datain_reg0  ;
; -1.000 ; 1.000        ; 2.000          ; Min Period       ; dotClock ; Rise       ; ram:u2|altsyncram:altsyncram_component|altsyncram_rrl1:auto_generated|ram_block1a6~porta_address_reg0 ;
; -1.000 ; 1.000        ; 2.000          ; Min Period       ; dotClock ; Rise       ; ram:u2|altsyncram:altsyncram_component|altsyncram_rrl1:auto_generated|ram_block1a6~porta_datain_reg0  ;
; -1.000 ; 1.000        ; 2.000          ; Min Period       ; dotClock ; Rise       ; ram:u2|altsyncram:altsyncram_component|altsyncram_rrl1:auto_generated|ram_block1a7~porta_address_reg0 ;
; -1.000 ; 1.000        ; 2.000          ; Min Period       ; dotClock ; Rise       ; ram:u2|altsyncram:altsyncram_component|altsyncram_rrl1:auto_generated|ram_block1a7~porta_datain_reg0  ;
; -0.365 ; -0.135       ; 0.230          ; Low Pulse Width  ; dotClock ; Rise       ; ram:u2|altsyncram:altsyncram_component|altsyncram_rrl1:auto_generated|ram_block1a3~porta_address_reg0 ;
; -0.364 ; -0.134       ; 0.230          ; Low Pulse Width  ; dotClock ; Rise       ; ram:u2|altsyncram:altsyncram_component|altsyncram_rrl1:auto_generated|ram_block1a2~porta_address_reg0 ;
; -0.364 ; -0.134       ; 0.230          ; Low Pulse Width  ; dotClock ; Rise       ; ram:u2|altsyncram:altsyncram_component|altsyncram_rrl1:auto_generated|ram_block1a2~porta_datain_reg0  ;
; -0.363 ; -0.133       ; 0.230          ; Low Pulse Width  ; dotClock ; Rise       ; ram:u2|altsyncram:altsyncram_component|altsyncram_rrl1:auto_generated|ram_block1a3~porta_datain_reg0  ;
; -0.361 ; -0.131       ; 0.230          ; Low Pulse Width  ; dotClock ; Rise       ; ram:u2|altsyncram:altsyncram_component|altsyncram_rrl1:auto_generated|ram_block1a5~porta_address_reg0 ;
; -0.361 ; -0.131       ; 0.230          ; Low Pulse Width  ; dotClock ; Rise       ; ram:u2|altsyncram:altsyncram_component|altsyncram_rrl1:auto_generated|ram_block1a6~porta_address_reg0 ;
; -0.360 ; -0.130       ; 0.230          ; Low Pulse Width  ; dotClock ; Rise       ; ram:u2|altsyncram:altsyncram_component|altsyncram_rrl1:auto_generated|ram_block1a5~porta_datain_reg0  ;
; -0.359 ; -0.129       ; 0.230          ; Low Pulse Width  ; dotClock ; Rise       ; ram:u2|altsyncram:altsyncram_component|altsyncram_rrl1:auto_generated|ram_block1a1~porta_address_reg0 ;
; -0.359 ; -0.129       ; 0.230          ; Low Pulse Width  ; dotClock ; Rise       ; ram:u2|altsyncram:altsyncram_component|altsyncram_rrl1:auto_generated|ram_block1a4~porta_address_reg0 ;
; -0.359 ; -0.129       ; 0.230          ; Low Pulse Width  ; dotClock ; Rise       ; ram:u2|altsyncram:altsyncram_component|altsyncram_rrl1:auto_generated|ram_block1a6~porta_datain_reg0  ;
; -0.359 ; -0.129       ; 0.230          ; Low Pulse Width  ; dotClock ; Rise       ; ram:u2|altsyncram:altsyncram_component|altsyncram_rrl1:auto_generated|ram_block1a7~porta_address_reg0 ;
; -0.358 ; -0.128       ; 0.230          ; Low Pulse Width  ; dotClock ; Rise       ; ram:u2|altsyncram:altsyncram_component|altsyncram_rrl1:auto_generated|ram_block1a1~porta_datain_reg0  ;
; -0.357 ; -0.127       ; 0.230          ; Low Pulse Width  ; dotClock ; Rise       ; ram:u2|altsyncram:altsyncram_component|altsyncram_rrl1:auto_generated|ram_block1a4~porta_datain_reg0  ;
; -0.357 ; -0.127       ; 0.230          ; Low Pulse Width  ; dotClock ; Rise       ; ram:u2|altsyncram:altsyncram_component|altsyncram_rrl1:auto_generated|ram_block1a7~porta_datain_reg0  ;
; -0.352 ; -0.122       ; 0.230          ; Low Pulse Width  ; dotClock ; Rise       ; ram:u2|altsyncram:altsyncram_component|altsyncram_rrl1:auto_generated|ram_block1a0~porta_address_reg0 ;
; -0.350 ; -0.120       ; 0.230          ; Low Pulse Width  ; dotClock ; Rise       ; ram:u2|altsyncram:altsyncram_component|altsyncram_rrl1:auto_generated|ram_block1a0~porta_datain_reg0  ;
; -0.124 ; -0.124       ; 0.000          ; Low Pulse Width  ; dotClock ; Rise       ; u2|altsyncram_component|auto_generated|ram_block1a2|clk0                                              ;
; -0.123 ; -0.123       ; 0.000          ; Low Pulse Width  ; dotClock ; Rise       ; u2|altsyncram_component|auto_generated|ram_block1a3|clk0                                              ;
; -0.120 ; -0.120       ; 0.000          ; Low Pulse Width  ; dotClock ; Rise       ; u2|altsyncram_component|auto_generated|ram_block1a5|clk0                                              ;
; -0.119 ; -0.119       ; 0.000          ; Low Pulse Width  ; dotClock ; Rise       ; u2|altsyncram_component|auto_generated|ram_block1a6|clk0                                              ;
; -0.118 ; -0.118       ; 0.000          ; Low Pulse Width  ; dotClock ; Rise       ; u2|altsyncram_component|auto_generated|ram_block1a1|clk0                                              ;
; -0.117 ; -0.117       ; 0.000          ; Low Pulse Width  ; dotClock ; Rise       ; u2|altsyncram_component|auto_generated|ram_block1a4|clk0                                              ;
; -0.117 ; -0.117       ; 0.000          ; Low Pulse Width  ; dotClock ; Rise       ; u2|altsyncram_component|auto_generated|ram_block1a7|clk0                                              ;
; -0.110 ; -0.110       ; 0.000          ; Low Pulse Width  ; dotClock ; Rise       ; u2|altsyncram_component|auto_generated|ram_block1a0|clk0                                              ;
; -0.051 ; -0.051       ; 0.000          ; Low Pulse Width  ; dotClock ; Rise       ; dotClock~input|o                                                                                      ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; dotClock ; Rise       ; dotClock~input|i                                                                                      ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; dotClock ; Rise       ; dotClock~input|i                                                                                      ;
; 0.890  ; 1.120        ; 0.230          ; High Pulse Width ; dotClock ; Rise       ; ram:u2|altsyncram:altsyncram_component|altsyncram_rrl1:auto_generated|ram_block1a0~porta_address_reg0 ;
; 0.890  ; 1.120        ; 0.230          ; High Pulse Width ; dotClock ; Rise       ; ram:u2|altsyncram:altsyncram_component|altsyncram_rrl1:auto_generated|ram_block1a0~porta_datain_reg0  ;
; 0.897  ; 1.127        ; 0.230          ; High Pulse Width ; dotClock ; Rise       ; ram:u2|altsyncram:altsyncram_component|altsyncram_rrl1:auto_generated|ram_block1a1~porta_datain_reg0  ;
; 0.897  ; 1.127        ; 0.230          ; High Pulse Width ; dotClock ; Rise       ; ram:u2|altsyncram:altsyncram_component|altsyncram_rrl1:auto_generated|ram_block1a4~porta_address_reg0 ;
; 0.897  ; 1.127        ; 0.230          ; High Pulse Width ; dotClock ; Rise       ; ram:u2|altsyncram:altsyncram_component|altsyncram_rrl1:auto_generated|ram_block1a4~porta_datain_reg0  ;
; 0.897  ; 1.127        ; 0.230          ; High Pulse Width ; dotClock ; Rise       ; ram:u2|altsyncram:altsyncram_component|altsyncram_rrl1:auto_generated|ram_block1a7~porta_address_reg0 ;
; 0.897  ; 1.127        ; 0.230          ; High Pulse Width ; dotClock ; Rise       ; ram:u2|altsyncram:altsyncram_component|altsyncram_rrl1:auto_generated|ram_block1a7~porta_datain_reg0  ;
; 0.898  ; 1.128        ; 0.230          ; High Pulse Width ; dotClock ; Rise       ; ram:u2|altsyncram:altsyncram_component|altsyncram_rrl1:auto_generated|ram_block1a1~porta_address_reg0 ;
; 0.899  ; 1.129        ; 0.230          ; High Pulse Width ; dotClock ; Rise       ; ram:u2|altsyncram:altsyncram_component|altsyncram_rrl1:auto_generated|ram_block1a5~porta_datain_reg0  ;
; 0.899  ; 1.129        ; 0.230          ; High Pulse Width ; dotClock ; Rise       ; ram:u2|altsyncram:altsyncram_component|altsyncram_rrl1:auto_generated|ram_block1a6~porta_address_reg0 ;
; 0.899  ; 1.129        ; 0.230          ; High Pulse Width ; dotClock ; Rise       ; ram:u2|altsyncram:altsyncram_component|altsyncram_rrl1:auto_generated|ram_block1a6~porta_datain_reg0  ;
; 0.900  ; 1.130        ; 0.230          ; High Pulse Width ; dotClock ; Rise       ; ram:u2|altsyncram:altsyncram_component|altsyncram_rrl1:auto_generated|ram_block1a5~porta_address_reg0 ;
; 0.902  ; 1.132        ; 0.230          ; High Pulse Width ; dotClock ; Rise       ; ram:u2|altsyncram:altsyncram_component|altsyncram_rrl1:auto_generated|ram_block1a2~porta_datain_reg0  ;
; 0.903  ; 1.133        ; 0.230          ; High Pulse Width ; dotClock ; Rise       ; ram:u2|altsyncram:altsyncram_component|altsyncram_rrl1:auto_generated|ram_block1a3~porta_address_reg0 ;
; 0.903  ; 1.133        ; 0.230          ; High Pulse Width ; dotClock ; Rise       ; ram:u2|altsyncram:altsyncram_component|altsyncram_rrl1:auto_generated|ram_block1a3~porta_datain_reg0  ;
; 0.904  ; 1.134        ; 0.230          ; High Pulse Width ; dotClock ; Rise       ; ram:u2|altsyncram:altsyncram_component|altsyncram_rrl1:auto_generated|ram_block1a2~porta_address_reg0 ;
; 1.051  ; 1.051        ; 0.000          ; High Pulse Width ; dotClock ; Rise       ; dotClock~input|o                                                                                      ;
; 1.108  ; 1.108        ; 0.000          ; High Pulse Width ; dotClock ; Rise       ; u2|altsyncram_component|auto_generated|ram_block1a0|clk0                                              ;
; 1.115  ; 1.115        ; 0.000          ; High Pulse Width ; dotClock ; Rise       ; u2|altsyncram_component|auto_generated|ram_block1a1|clk0                                              ;
; 1.115  ; 1.115        ; 0.000          ; High Pulse Width ; dotClock ; Rise       ; u2|altsyncram_component|auto_generated|ram_block1a4|clk0                                              ;
; 1.115  ; 1.115        ; 0.000          ; High Pulse Width ; dotClock ; Rise       ; u2|altsyncram_component|auto_generated|ram_block1a7|clk0                                              ;
; 1.117  ; 1.117        ; 0.000          ; High Pulse Width ; dotClock ; Rise       ; u2|altsyncram_component|auto_generated|ram_block1a5|clk0                                              ;
; 1.117  ; 1.117        ; 0.000          ; High Pulse Width ; dotClock ; Rise       ; u2|altsyncram_component|auto_generated|ram_block1a6|clk0                                              ;
; 1.120  ; 1.120        ; 0.000          ; High Pulse Width ; dotClock ; Rise       ; u2|altsyncram_component|auto_generated|ram_block1a2|clk0                                              ;
; 1.121  ; 1.121        ; 0.000          ; High Pulse Width ; dotClock ; Rise       ; u2|altsyncram_component|auto_generated|ram_block1a3|clk0                                              ;
+--------+--------------+----------------+------------------+----------+------------+-------------------------------------------------------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Minimum Pulse Width: 'u1|altpll_component|auto_generated|pll1|clk[0]'                                                                                                                                     ;
+-------+--------------+----------------+------------------+------------------------------------------------+------------+-------------------------------------------------------------------------------------------------------+
; Slack ; Actual Width ; Required Width ; Type             ; Clock                                          ; Clock Edge ; Target                                                                                                ;
+-------+--------------+----------------+------------------+------------------------------------------------+------------+-------------------------------------------------------------------------------------------------------+
; 1.967 ; 2.197        ; 0.230          ; Low Pulse Width  ; u1|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; ram:u2|altsyncram:altsyncram_component|altsyncram_rrl1:auto_generated|q_b[2]                          ;
; 1.967 ; 2.197        ; 0.230          ; Low Pulse Width  ; u1|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; ram:u2|altsyncram:altsyncram_component|altsyncram_rrl1:auto_generated|ram_block1a2~portb_address_reg0 ;
; 1.968 ; 2.198        ; 0.230          ; Low Pulse Width  ; u1|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; ram:u2|altsyncram:altsyncram_component|altsyncram_rrl1:auto_generated|q_b[3]                          ;
; 1.968 ; 2.198        ; 0.230          ; Low Pulse Width  ; u1|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; ram:u2|altsyncram:altsyncram_component|altsyncram_rrl1:auto_generated|q_b[5]                          ;
; 1.968 ; 2.198        ; 0.230          ; Low Pulse Width  ; u1|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; ram:u2|altsyncram:altsyncram_component|altsyncram_rrl1:auto_generated|q_b[6]                          ;
; 1.968 ; 2.198        ; 0.230          ; Low Pulse Width  ; u1|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; ram:u2|altsyncram:altsyncram_component|altsyncram_rrl1:auto_generated|ram_block1a3~portb_address_reg0 ;
; 1.968 ; 2.198        ; 0.230          ; Low Pulse Width  ; u1|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; ram:u2|altsyncram:altsyncram_component|altsyncram_rrl1:auto_generated|ram_block1a5~portb_address_reg0 ;
; 1.968 ; 2.198        ; 0.230          ; Low Pulse Width  ; u1|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; ram:u2|altsyncram:altsyncram_component|altsyncram_rrl1:auto_generated|ram_block1a6~portb_address_reg0 ;
; 1.970 ; 2.200        ; 0.230          ; Low Pulse Width  ; u1|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; ram:u2|altsyncram:altsyncram_component|altsyncram_rrl1:auto_generated|q_b[0]                          ;
; 1.970 ; 2.200        ; 0.230          ; Low Pulse Width  ; u1|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; ram:u2|altsyncram:altsyncram_component|altsyncram_rrl1:auto_generated|q_b[1]                          ;
; 1.970 ; 2.200        ; 0.230          ; Low Pulse Width  ; u1|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; ram:u2|altsyncram:altsyncram_component|altsyncram_rrl1:auto_generated|q_b[4]                          ;
; 1.970 ; 2.200        ; 0.230          ; Low Pulse Width  ; u1|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; ram:u2|altsyncram:altsyncram_component|altsyncram_rrl1:auto_generated|q_b[7]                          ;
; 1.970 ; 2.200        ; 0.230          ; Low Pulse Width  ; u1|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; ram:u2|altsyncram:altsyncram_component|altsyncram_rrl1:auto_generated|ram_block1a0~portb_address_reg0 ;
; 1.970 ; 2.200        ; 0.230          ; Low Pulse Width  ; u1|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; ram:u2|altsyncram:altsyncram_component|altsyncram_rrl1:auto_generated|ram_block1a1~portb_address_reg0 ;
; 1.970 ; 2.200        ; 0.230          ; Low Pulse Width  ; u1|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; ram:u2|altsyncram:altsyncram_component|altsyncram_rrl1:auto_generated|ram_block1a4~portb_address_reg0 ;
; 1.970 ; 2.200        ; 0.230          ; Low Pulse Width  ; u1|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; ram:u2|altsyncram:altsyncram_component|altsyncram_rrl1:auto_generated|ram_block1a7~portb_address_reg0 ;
; 1.999 ; 2.183        ; 0.184          ; Low Pulse Width  ; u1|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; redO[3]                                                                                               ;
; 1.999 ; 2.183        ; 0.184          ; Low Pulse Width  ; u1|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; redO[4]                                                                                               ;
; 1.999 ; 2.183        ; 0.184          ; Low Pulse Width  ; u1|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; redO[5]                                                                                               ;
; 2.000 ; 2.184        ; 0.184          ; Low Pulse Width  ; u1|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; greenO[2]                                                                                             ;
; 2.000 ; 2.184        ; 0.184          ; Low Pulse Width  ; u1|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; greenO[3]                                                                                             ;
; 2.000 ; 2.184        ; 0.184          ; Low Pulse Width  ; u1|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; greenO[4]                                                                                             ;
; 2.000 ; 2.184        ; 0.184          ; Low Pulse Width  ; u1|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; greenO[5]                                                                                             ;
; 2.001 ; 2.185        ; 0.184          ; Low Pulse Width  ; u1|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; blueO[2]                                                                                              ;
; 2.001 ; 2.185        ; 0.184          ; Low Pulse Width  ; u1|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; blueO[3]                                                                                              ;
; 2.001 ; 2.185        ; 0.184          ; Low Pulse Width  ; u1|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; blueO[4]                                                                                              ;
; 2.001 ; 2.185        ; 0.184          ; Low Pulse Width  ; u1|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; blueO[5]                                                                                              ;
; 2.001 ; 2.185        ; 0.184          ; Low Pulse Width  ; u1|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; redE[3]                                                                                               ;
; 2.001 ; 2.185        ; 0.184          ; Low Pulse Width  ; u1|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; redE[4]                                                                                               ;
; 2.001 ; 2.185        ; 0.184          ; Low Pulse Width  ; u1|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; redE[5]                                                                                               ;
; 2.004 ; 2.188        ; 0.184          ; Low Pulse Width  ; u1|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; greenE[3]                                                                                             ;
; 2.004 ; 2.188        ; 0.184          ; Low Pulse Width  ; u1|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; greenE[4]                                                                                             ;
; 2.004 ; 2.188        ; 0.184          ; Low Pulse Width  ; u1|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; greenE[5]                                                                                             ;
; 2.005 ; 2.189        ; 0.184          ; Low Pulse Width  ; u1|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; blueE[3]                                                                                              ;
; 2.005 ; 2.189        ; 0.184          ; Low Pulse Width  ; u1|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; blueE[4]                                                                                              ;
; 2.005 ; 2.189        ; 0.184          ; Low Pulse Width  ; u1|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; blueE[5]                                                                                              ;
; 2.005 ; 2.189        ; 0.184          ; Low Pulse Width  ; u1|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; greenE[2]                                                                                             ;
; 2.005 ; 2.189        ; 0.184          ; Low Pulse Width  ; u1|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; redO[2]                                                                                               ;
; 2.027 ; 2.211        ; 0.184          ; Low Pulse Width  ; u1|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; currentPixel[0]                                                                                       ;
; 2.027 ; 2.211        ; 0.184          ; Low Pulse Width  ; u1|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; currentPixel[10]                                                                                      ;
; 2.027 ; 2.211        ; 0.184          ; Low Pulse Width  ; u1|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; currentPixel[11]                                                                                      ;
; 2.027 ; 2.211        ; 0.184          ; Low Pulse Width  ; u1|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; currentPixel[12]                                                                                      ;
; 2.027 ; 2.211        ; 0.184          ; Low Pulse Width  ; u1|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; currentPixel[1]                                                                                       ;
; 2.027 ; 2.211        ; 0.184          ; Low Pulse Width  ; u1|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; currentPixel[2]                                                                                       ;
; 2.027 ; 2.211        ; 0.184          ; Low Pulse Width  ; u1|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; currentPixel[3]                                                                                       ;
; 2.027 ; 2.211        ; 0.184          ; Low Pulse Width  ; u1|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; currentPixel[4]                                                                                       ;
; 2.027 ; 2.211        ; 0.184          ; Low Pulse Width  ; u1|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; currentPixel[5]                                                                                       ;
; 2.027 ; 2.211        ; 0.184          ; Low Pulse Width  ; u1|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; currentPixel[6]                                                                                       ;
; 2.027 ; 2.211        ; 0.184          ; Low Pulse Width  ; u1|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; currentPixel[7]                                                                                       ;
; 2.027 ; 2.211        ; 0.184          ; Low Pulse Width  ; u1|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; currentPixel[8]                                                                                       ;
; 2.027 ; 2.211        ; 0.184          ; Low Pulse Width  ; u1|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; currentPixel[9]                                                                                       ;
; 2.027 ; 2.211        ; 0.184          ; Low Pulse Width  ; u1|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; readAddress[10]                                                                                       ;
; 2.027 ; 2.211        ; 0.184          ; Low Pulse Width  ; u1|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; readAddress[11]                                                                                       ;
; 2.027 ; 2.211        ; 0.184          ; Low Pulse Width  ; u1|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; readAddress[12]                                                                                       ;
; 2.027 ; 2.211        ; 0.184          ; Low Pulse Width  ; u1|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; readAddress[1]                                                                                        ;
; 2.027 ; 2.211        ; 0.184          ; Low Pulse Width  ; u1|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; readAddress[2]                                                                                        ;
; 2.027 ; 2.211        ; 0.184          ; Low Pulse Width  ; u1|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; readAddress[3]                                                                                        ;
; 2.027 ; 2.211        ; 0.184          ; Low Pulse Width  ; u1|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; readAddress[4]                                                                                        ;
; 2.027 ; 2.211        ; 0.184          ; Low Pulse Width  ; u1|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; readAddress[6]                                                                                        ;
; 2.027 ; 2.211        ; 0.184          ; Low Pulse Width  ; u1|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; readAddress[8]                                                                                        ;
; 2.027 ; 2.211        ; 0.184          ; Low Pulse Width  ; u1|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; readAddress[9]                                                                                        ;
; 2.028 ; 2.212        ; 0.184          ; Low Pulse Width  ; u1|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; blueE[0]                                                                                              ;
; 2.028 ; 2.212        ; 0.184          ; Low Pulse Width  ; u1|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; greenE[1]                                                                                             ;
; 2.028 ; 2.212        ; 0.184          ; Low Pulse Width  ; u1|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; greenO[1]                                                                                             ;
; 2.028 ; 2.212        ; 0.184          ; Low Pulse Width  ; u1|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; hCurrent[0]                                                                                           ;
; 2.028 ; 2.212        ; 0.184          ; Low Pulse Width  ; u1|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; hCurrent[11]                                                                                          ;
; 2.028 ; 2.212        ; 0.184          ; Low Pulse Width  ; u1|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; hCurrent[12]                                                                                          ;
; 2.028 ; 2.212        ; 0.184          ; Low Pulse Width  ; u1|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; hCurrent[13]                                                                                          ;
; 2.028 ; 2.212        ; 0.184          ; Low Pulse Width  ; u1|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; hCurrent[14]                                                                                          ;
; 2.028 ; 2.212        ; 0.184          ; Low Pulse Width  ; u1|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; hCurrent[15]                                                                                          ;
; 2.028 ; 2.212        ; 0.184          ; Low Pulse Width  ; u1|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; hCurrent[1]                                                                                           ;
; 2.028 ; 2.212        ; 0.184          ; Low Pulse Width  ; u1|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; hCurrent[2]                                                                                           ;
; 2.028 ; 2.212        ; 0.184          ; Low Pulse Width  ; u1|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; hCurrent[3]                                                                                           ;
; 2.028 ; 2.212        ; 0.184          ; Low Pulse Width  ; u1|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; hCurrent[5]                                                                                           ;
; 2.028 ; 2.212        ; 0.184          ; Low Pulse Width  ; u1|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; hCurrent[6]                                                                                           ;
; 2.028 ; 2.212        ; 0.184          ; Low Pulse Width  ; u1|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; hCurrent[7]                                                                                           ;
; 2.028 ; 2.212        ; 0.184          ; Low Pulse Width  ; u1|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; hCurrent[8]                                                                                           ;
; 2.028 ; 2.212        ; 0.184          ; Low Pulse Width  ; u1|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; hCurrent[9]                                                                                           ;
; 2.028 ; 2.258        ; 0.230          ; High Pulse Width ; u1|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; ram:u2|altsyncram:altsyncram_component|altsyncram_rrl1:auto_generated|q_b[0]                          ;
; 2.028 ; 2.258        ; 0.230          ; High Pulse Width ; u1|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; ram:u2|altsyncram:altsyncram_component|altsyncram_rrl1:auto_generated|q_b[4]                          ;
; 2.028 ; 2.258        ; 0.230          ; High Pulse Width ; u1|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; ram:u2|altsyncram:altsyncram_component|altsyncram_rrl1:auto_generated|q_b[7]                          ;
; 2.028 ; 2.212        ; 0.184          ; Low Pulse Width  ; u1|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; readAddress[0]                                                                                        ;
; 2.028 ; 2.212        ; 0.184          ; Low Pulse Width  ; u1|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; readAddress[5]                                                                                        ;
; 2.028 ; 2.212        ; 0.184          ; Low Pulse Width  ; u1|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; which_bit[0]                                                                                          ;
; 2.028 ; 2.212        ; 0.184          ; Low Pulse Width  ; u1|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; which_bit[1]                                                                                          ;
; 2.028 ; 2.212        ; 0.184          ; Low Pulse Width  ; u1|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; which_bit[2]                                                                                          ;
; 2.028 ; 2.212        ; 0.184          ; Low Pulse Width  ; u1|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; which_bit[3]                                                                                          ;
; 2.029 ; 2.213        ; 0.184          ; Low Pulse Width  ; u1|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; blueE[1]                                                                                              ;
; 2.029 ; 2.213        ; 0.184          ; Low Pulse Width  ; u1|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; blueE[2]                                                                                              ;
; 2.029 ; 2.213        ; 0.184          ; Low Pulse Width  ; u1|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; dataEnable                                                                                            ;
; 2.029 ; 2.213        ; 0.184          ; Low Pulse Width  ; u1|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; hCurrent[10]                                                                                          ;
; 2.029 ; 2.213        ; 0.184          ; Low Pulse Width  ; u1|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; hCurrent[4]                                                                                           ;
; 2.029 ; 2.213        ; 0.184          ; Low Pulse Width  ; u1|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; hsync                                                                                                 ;
; 2.029 ; 2.213        ; 0.184          ; Low Pulse Width  ; u1|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; pixelY[0]                                                                                             ;
; 2.029 ; 2.213        ; 0.184          ; Low Pulse Width  ; u1|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; pixelY[1]                                                                                             ;
; 2.029 ; 2.213        ; 0.184          ; Low Pulse Width  ; u1|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; pixelY[2]                                                                                             ;
; 2.029 ; 2.213        ; 0.184          ; Low Pulse Width  ; u1|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; pixelY[3]                                                                                             ;
; 2.029 ; 2.213        ; 0.184          ; Low Pulse Width  ; u1|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; pixelY[4]                                                                                             ;
; 2.029 ; 2.213        ; 0.184          ; Low Pulse Width  ; u1|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; pixelY[5]                                                                                             ;
; 2.029 ; 2.213        ; 0.184          ; Low Pulse Width  ; u1|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; pixelY[6]                                                                                             ;
+-------+--------------+----------------+------------------+------------------------------------------------+------------+-------------------------------------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Minimum Pulse Width: 'clock_50'                                                                                         ;
+--------+--------------+----------------+------------------+----------+------------+----------------------------------------------------------+
; Slack  ; Actual Width ; Required Width ; Type             ; Clock    ; Clock Edge ; Target                                                   ;
+--------+--------------+----------------+------------------+----------+------------+----------------------------------------------------------+
; 9.594  ; 9.594        ; 0.000          ; Low Pulse Width  ; clock_50 ; Rise       ; u1|altpll_component|auto_generated|pll1|clk[0]           ;
; 9.594  ; 9.594        ; 0.000          ; Low Pulse Width  ; clock_50 ; Rise       ; u1|altpll_component|auto_generated|pll1|clk[1]           ;
; 9.594  ; 9.594        ; 0.000          ; Low Pulse Width  ; clock_50 ; Rise       ; u1|altpll_component|auto_generated|pll1|observablevcoout ;
; 9.620  ; 9.620        ; 0.000          ; Low Pulse Width  ; clock_50 ; Rise       ; clock_50~input|o                                         ;
; 9.622  ; 9.622        ; 0.000          ; Low Pulse Width  ; clock_50 ; Rise       ; u1|altpll_component|auto_generated|pll1|inclk[0]         ;
; 10.000 ; 10.000       ; 0.000          ; High Pulse Width ; clock_50 ; Rise       ; clock_50~input|i                                         ;
; 10.000 ; 10.000       ; 0.000          ; Low Pulse Width  ; clock_50 ; Rise       ; clock_50~input|i                                         ;
; 10.377 ; 10.377       ; 0.000          ; High Pulse Width ; clock_50 ; Rise       ; u1|altpll_component|auto_generated|pll1|inclk[0]         ;
; 10.380 ; 10.380       ; 0.000          ; High Pulse Width ; clock_50 ; Rise       ; clock_50~input|o                                         ;
; 10.404 ; 10.404       ; 0.000          ; High Pulse Width ; clock_50 ; Rise       ; u1|altpll_component|auto_generated|pll1|clk[0]           ;
; 10.404 ; 10.404       ; 0.000          ; High Pulse Width ; clock_50 ; Rise       ; u1|altpll_component|auto_generated|pll1|clk[1]           ;
; 10.404 ; 10.404       ; 0.000          ; High Pulse Width ; clock_50 ; Rise       ; u1|altpll_component|auto_generated|pll1|observablevcoout ;
; 16.000 ; 20.000       ; 4.000          ; Port Rate        ; clock_50 ; Rise       ; clock_50                                                 ;
+--------+--------------+----------------+------------------+----------+------------+----------------------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Minimum Pulse Width: 'u1|altpll_component|auto_generated|pll1|clk[1]'                                                                                                        ;
+-----------+--------------+----------------+------------------+------------------------------------------------+------------+----------------------------------------------------------------------+
; Slack     ; Actual Width ; Required Width ; Type             ; Clock                                          ; Clock Edge ; Target                                                               ;
+-----------+--------------+----------------+------------------+------------------------------------------------+------------+----------------------------------------------------------------------+
; 7999.798  ; 8000.014     ; 0.216          ; High Pulse Width ; u1|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; backlight_pwm~reg0                                                   ;
; 7999.798  ; 8000.014     ; 0.216          ; High Pulse Width ; u1|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; pwmBrightness[0]                                                     ;
; 7999.798  ; 8000.014     ; 0.216          ; High Pulse Width ; u1|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; pwmBrightness[1]                                                     ;
; 7999.798  ; 8000.014     ; 0.216          ; High Pulse Width ; u1|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; pwmBrightness[2]                                                     ;
; 7999.798  ; 8000.014     ; 0.216          ; High Pulse Width ; u1|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; pwmBrightness[3]                                                     ;
; 7999.798  ; 8000.014     ; 0.216          ; High Pulse Width ; u1|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; pwmBrightness[4]                                                     ;
; 7999.798  ; 8000.014     ; 0.216          ; High Pulse Width ; u1|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; pwmBrightness[5]                                                     ;
; 7999.798  ; 8000.014     ; 0.216          ; High Pulse Width ; u1|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; pwmBrightness[6]                                                     ;
; 7999.798  ; 8000.014     ; 0.216          ; High Pulse Width ; u1|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; pwmBrightness[7]                                                     ;
; 7999.799  ; 7999.983     ; 0.184          ; Low Pulse Width  ; u1|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; backlight_pwm~reg0                                                   ;
; 7999.799  ; 7999.983     ; 0.184          ; Low Pulse Width  ; u1|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; pwmBrightness[0]                                                     ;
; 7999.799  ; 7999.983     ; 0.184          ; Low Pulse Width  ; u1|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; pwmBrightness[1]                                                     ;
; 7999.799  ; 7999.983     ; 0.184          ; Low Pulse Width  ; u1|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; pwmBrightness[2]                                                     ;
; 7999.799  ; 7999.983     ; 0.184          ; Low Pulse Width  ; u1|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; pwmBrightness[3]                                                     ;
; 7999.799  ; 7999.983     ; 0.184          ; Low Pulse Width  ; u1|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; pwmBrightness[4]                                                     ;
; 7999.799  ; 7999.983     ; 0.184          ; Low Pulse Width  ; u1|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; pwmBrightness[5]                                                     ;
; 7999.799  ; 7999.983     ; 0.184          ; Low Pulse Width  ; u1|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; pwmBrightness[6]                                                     ;
; 7999.799  ; 7999.983     ; 0.184          ; Low Pulse Width  ; u1|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; pwmBrightness[7]                                                     ;
; 7999.979  ; 7999.979     ; 0.000          ; Low Pulse Width  ; u1|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; backlight_pwm~reg0|clk                                               ;
; 7999.979  ; 7999.979     ; 0.000          ; Low Pulse Width  ; u1|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; pwmBrightness[0]|clk                                                 ;
; 7999.979  ; 7999.979     ; 0.000          ; Low Pulse Width  ; u1|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; pwmBrightness[1]|clk                                                 ;
; 7999.979  ; 7999.979     ; 0.000          ; Low Pulse Width  ; u1|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; pwmBrightness[2]|clk                                                 ;
; 7999.979  ; 7999.979     ; 0.000          ; Low Pulse Width  ; u1|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; pwmBrightness[3]|clk                                                 ;
; 7999.979  ; 7999.979     ; 0.000          ; Low Pulse Width  ; u1|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; pwmBrightness[4]|clk                                                 ;
; 7999.979  ; 7999.979     ; 0.000          ; Low Pulse Width  ; u1|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; pwmBrightness[5]|clk                                                 ;
; 7999.979  ; 7999.979     ; 0.000          ; Low Pulse Width  ; u1|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; pwmBrightness[6]|clk                                                 ;
; 7999.979  ; 7999.979     ; 0.000          ; Low Pulse Width  ; u1|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; pwmBrightness[7]|clk                                                 ;
; 7999.999  ; 7999.999     ; 0.000          ; High Pulse Width ; u1|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; u1|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl|inclk[0] ;
; 7999.999  ; 7999.999     ; 0.000          ; High Pulse Width ; u1|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; u1|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl|outclk   ;
; 8000.001  ; 8000.001     ; 0.000          ; Low Pulse Width  ; u1|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; u1|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl|inclk[0] ;
; 8000.001  ; 8000.001     ; 0.000          ; Low Pulse Width  ; u1|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; u1|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl|outclk   ;
; 8000.020  ; 8000.020     ; 0.000          ; High Pulse Width ; u1|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; backlight_pwm~reg0|clk                                               ;
; 8000.020  ; 8000.020     ; 0.000          ; High Pulse Width ; u1|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; pwmBrightness[0]|clk                                                 ;
; 8000.020  ; 8000.020     ; 0.000          ; High Pulse Width ; u1|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; pwmBrightness[1]|clk                                                 ;
; 8000.020  ; 8000.020     ; 0.000          ; High Pulse Width ; u1|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; pwmBrightness[2]|clk                                                 ;
; 8000.020  ; 8000.020     ; 0.000          ; High Pulse Width ; u1|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; pwmBrightness[3]|clk                                                 ;
; 8000.020  ; 8000.020     ; 0.000          ; High Pulse Width ; u1|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; pwmBrightness[4]|clk                                                 ;
; 8000.020  ; 8000.020     ; 0.000          ; High Pulse Width ; u1|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; pwmBrightness[5]|clk                                                 ;
; 8000.020  ; 8000.020     ; 0.000          ; High Pulse Width ; u1|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; pwmBrightness[6]|clk                                                 ;
; 8000.020  ; 8000.020     ; 0.000          ; High Pulse Width ; u1|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; pwmBrightness[7]|clk                                                 ;
; 15998.000 ; 16000.000    ; 2.000          ; Min Period       ; u1|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; backlight_pwm~reg0                                                   ;
; 15998.000 ; 16000.000    ; 2.000          ; Min Period       ; u1|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; pwmBrightness[0]                                                     ;
; 15998.000 ; 16000.000    ; 2.000          ; Min Period       ; u1|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; pwmBrightness[1]                                                     ;
; 15998.000 ; 16000.000    ; 2.000          ; Min Period       ; u1|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; pwmBrightness[2]                                                     ;
; 15998.000 ; 16000.000    ; 2.000          ; Min Period       ; u1|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; pwmBrightness[3]                                                     ;
; 15998.000 ; 16000.000    ; 2.000          ; Min Period       ; u1|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; pwmBrightness[4]                                                     ;
; 15998.000 ; 16000.000    ; 2.000          ; Min Period       ; u1|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; pwmBrightness[5]                                                     ;
; 15998.000 ; 16000.000    ; 2.000          ; Min Period       ; u1|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; pwmBrightness[6]                                                     ;
; 15998.000 ; 16000.000    ; 2.000          ; Min Period       ; u1|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; pwmBrightness[7]                                                     ;
+-----------+--------------+----------------+------------------+------------------------------------------------+------------+----------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------+
; Clock to Output Times                                                                                    ;
+---------------+------------+-------+-------+------------+------------------------------------------------+
; Data Port     ; Clock Port ; Rise  ; Fall  ; Clock Edge ; Clock Reference                                ;
+---------------+------------+-------+-------+------------+------------------------------------------------+
; pairE0        ; clock_50   ; 3.642 ; 3.789 ; Rise       ; u1|altpll_component|auto_generated|pll1|clk[0] ;
; pairE0(n)     ; clock_50   ; 3.642 ; 3.789 ; Rise       ; u1|altpll_component|auto_generated|pll1|clk[0] ;
; pairE1        ; clock_50   ; 4.119 ; 4.218 ; Rise       ; u1|altpll_component|auto_generated|pll1|clk[0] ;
; pairE1(n)     ; clock_50   ; 4.119 ; 4.218 ; Rise       ; u1|altpll_component|auto_generated|pll1|clk[0] ;
; pairE2        ; clock_50   ; 4.084 ; 4.396 ; Rise       ; u1|altpll_component|auto_generated|pll1|clk[0] ;
; pairE2(n)     ; clock_50   ; 4.084 ; 4.396 ; Rise       ; u1|altpll_component|auto_generated|pll1|clk[0] ;
; pairECLK      ; clock_50   ; 3.032 ; 3.115 ; Rise       ; u1|altpll_component|auto_generated|pll1|clk[0] ;
; pairECLK(n)   ; clock_50   ; 3.032 ; 3.115 ; Rise       ; u1|altpll_component|auto_generated|pll1|clk[0] ;
; pairO0        ; clock_50   ; 4.061 ; 4.349 ; Rise       ; u1|altpll_component|auto_generated|pll1|clk[0] ;
; pairO0(n)     ; clock_50   ; 4.061 ; 4.349 ; Rise       ; u1|altpll_component|auto_generated|pll1|clk[0] ;
; pairO1        ; clock_50   ; 4.000 ; 4.174 ; Rise       ; u1|altpll_component|auto_generated|pll1|clk[0] ;
; pairO1(n)     ; clock_50   ; 4.000 ; 4.174 ; Rise       ; u1|altpll_component|auto_generated|pll1|clk[0] ;
; pairO2        ; clock_50   ; 4.369 ; 4.733 ; Rise       ; u1|altpll_component|auto_generated|pll1|clk[0] ;
; pairO2(n)     ; clock_50   ; 4.369 ; 4.733 ; Rise       ; u1|altpll_component|auto_generated|pll1|clk[0] ;
; pairOCLK      ; clock_50   ; 3.449 ; 3.596 ; Rise       ; u1|altpll_component|auto_generated|pll1|clk[0] ;
; pairOCLK(n)   ; clock_50   ; 3.449 ; 3.596 ; Rise       ; u1|altpll_component|auto_generated|pll1|clk[0] ;
; backlight_pwm ; clock_50   ; 2.200 ; 2.195 ; Rise       ; u1|altpll_component|auto_generated|pll1|clk[1] ;
+---------------+------------+-------+-------+------------+------------------------------------------------+


+----------------------------------------------------------------------------------------------------------+
; Minimum Clock to Output Times                                                                            ;
+---------------+------------+-------+-------+------------+------------------------------------------------+
; Data Port     ; Clock Port ; Rise  ; Fall  ; Clock Edge ; Clock Reference                                ;
+---------------+------------+-------+-------+------------+------------------------------------------------+
; pairE0        ; clock_50   ; 2.562 ; 2.715 ; Rise       ; u1|altpll_component|auto_generated|pll1|clk[0] ;
; pairE0(n)     ; clock_50   ; 2.562 ; 2.715 ; Rise       ; u1|altpll_component|auto_generated|pll1|clk[0] ;
; pairE1        ; clock_50   ; 2.743 ; 2.851 ; Rise       ; u1|altpll_component|auto_generated|pll1|clk[0] ;
; pairE1(n)     ; clock_50   ; 2.743 ; 2.851 ; Rise       ; u1|altpll_component|auto_generated|pll1|clk[0] ;
; pairE2        ; clock_50   ; 2.309 ; 2.443 ; Rise       ; u1|altpll_component|auto_generated|pll1|clk[0] ;
; pairE2(n)     ; clock_50   ; 2.309 ; 2.443 ; Rise       ; u1|altpll_component|auto_generated|pll1|clk[0] ;
; pairECLK      ; clock_50   ; 2.431 ; 2.484 ; Rise       ; u1|altpll_component|auto_generated|pll1|clk[0] ;
; pairECLK(n)   ; clock_50   ; 2.431 ; 2.484 ; Rise       ; u1|altpll_component|auto_generated|pll1|clk[0] ;
; pairO0        ; clock_50   ; 3.074 ; 3.249 ; Rise       ; u1|altpll_component|auto_generated|pll1|clk[0] ;
; pairO0(n)     ; clock_50   ; 3.074 ; 3.249 ; Rise       ; u1|altpll_component|auto_generated|pll1|clk[0] ;
; pairO1        ; clock_50   ; 2.812 ; 2.929 ; Rise       ; u1|altpll_component|auto_generated|pll1|clk[0] ;
; pairO1(n)     ; clock_50   ; 2.812 ; 2.929 ; Rise       ; u1|altpll_component|auto_generated|pll1|clk[0] ;
; pairO2        ; clock_50   ; 2.578 ; 2.761 ; Rise       ; u1|altpll_component|auto_generated|pll1|clk[0] ;
; pairO2(n)     ; clock_50   ; 2.578 ; 2.761 ; Rise       ; u1|altpll_component|auto_generated|pll1|clk[0] ;
; pairOCLK      ; clock_50   ; 2.831 ; 2.946 ; Rise       ; u1|altpll_component|auto_generated|pll1|clk[0] ;
; pairOCLK(n)   ; clock_50   ; 2.831 ; 2.946 ; Rise       ; u1|altpll_component|auto_generated|pll1|clk[0] ;
; backlight_pwm ; clock_50   ; 1.939 ; 1.932 ; Rise       ; u1|altpll_component|auto_generated|pll1|clk[1] ;
+---------------+------------+-------+-------+------------+------------------------------------------------+


---------------------------------------------
; Fast 1200mV 0C Model Metastability Report ;
---------------------------------------------
No synchronizer chains to report.


+----------------------------------------------------------------------------------------------------------------+
; Multicorner Timing Analysis Summary                                                                            ;
+-------------------------------------------------+-----------+-------+----------+---------+---------------------+
; Clock                                           ; Setup     ; Hold  ; Recovery ; Removal ; Minimum Pulse Width ;
+-------------------------------------------------+-----------+-------+----------+---------+---------------------+
; Worst-case Slack                                ; -4.786    ; 0.182 ; N/A      ; N/A     ; -3.201              ;
;  clock_50                                       ; N/A       ; N/A   ; N/A      ; N/A     ; 9.594               ;
;  dotClock                                       ; N/A       ; N/A   ; N/A      ; N/A     ; -3.201              ;
;  u1|altpll_component|auto_generated|pll1|clk[0] ; -4.786    ; 0.182 ; N/A      ; N/A     ; 0.263               ;
;  u1|altpll_component|auto_generated|pll1|clk[1] ; 15997.015 ; 0.193 ; N/A      ; N/A     ; 7999.715            ;
; Design-wide TNS                                 ; -238.389  ; 0.0   ; 0.0      ; 0.0     ; -54.216             ;
;  clock_50                                       ; N/A       ; N/A   ; N/A      ; N/A     ; 0.000               ;
;  dotClock                                       ; N/A       ; N/A   ; N/A      ; N/A     ; -54.216             ;
;  u1|altpll_component|auto_generated|pll1|clk[0] ; -238.389  ; 0.000 ; N/A      ; N/A     ; 0.000               ;
;  u1|altpll_component|auto_generated|pll1|clk[1] ; 0.000     ; 0.000 ; N/A      ; N/A     ; 0.000               ;
+-------------------------------------------------+-----------+-------+----------+---------+---------------------+


+-----------------------------------------------------------------------------------------------------------+
; Clock to Output Times                                                                                     ;
+---------------+------------+--------+-------+------------+------------------------------------------------+
; Data Port     ; Clock Port ; Rise   ; Fall  ; Clock Edge ; Clock Reference                                ;
+---------------+------------+--------+-------+------------+------------------------------------------------+
; pairE0        ; clock_50   ; 8.049  ; 8.026 ; Rise       ; u1|altpll_component|auto_generated|pll1|clk[0] ;
; pairE0(n)     ; clock_50   ; 8.049  ; 8.026 ; Rise       ; u1|altpll_component|auto_generated|pll1|clk[0] ;
; pairE1        ; clock_50   ; 9.180  ; 8.993 ; Rise       ; u1|altpll_component|auto_generated|pll1|clk[0] ;
; pairE1(n)     ; clock_50   ; 9.180  ; 8.993 ; Rise       ; u1|altpll_component|auto_generated|pll1|clk[0] ;
; pairE2        ; clock_50   ; 9.529  ; 9.255 ; Rise       ; u1|altpll_component|auto_generated|pll1|clk[0] ;
; pairE2(n)     ; clock_50   ; 9.529  ; 9.255 ; Rise       ; u1|altpll_component|auto_generated|pll1|clk[0] ;
; pairECLK      ; clock_50   ; 6.648  ; 6.542 ; Rise       ; u1|altpll_component|auto_generated|pll1|clk[0] ;
; pairECLK(n)   ; clock_50   ; 6.648  ; 6.542 ; Rise       ; u1|altpll_component|auto_generated|pll1|clk[0] ;
; pairO0        ; clock_50   ; 9.429  ; 9.188 ; Rise       ; u1|altpll_component|auto_generated|pll1|clk[0] ;
; pairO0(n)     ; clock_50   ; 9.429  ; 9.188 ; Rise       ; u1|altpll_component|auto_generated|pll1|clk[0] ;
; pairO1        ; clock_50   ; 8.925  ; 8.829 ; Rise       ; u1|altpll_component|auto_generated|pll1|clk[0] ;
; pairO1(n)     ; clock_50   ; 8.925  ; 8.829 ; Rise       ; u1|altpll_component|auto_generated|pll1|clk[0] ;
; pairO2        ; clock_50   ; 10.062 ; 9.821 ; Rise       ; u1|altpll_component|auto_generated|pll1|clk[0] ;
; pairO2(n)     ; clock_50   ; 10.062 ; 9.821 ; Rise       ; u1|altpll_component|auto_generated|pll1|clk[0] ;
; pairOCLK      ; clock_50   ; 7.595  ; 7.455 ; Rise       ; u1|altpll_component|auto_generated|pll1|clk[0] ;
; pairOCLK(n)   ; clock_50   ; 7.595  ; 7.455 ; Rise       ; u1|altpll_component|auto_generated|pll1|clk[0] ;
; backlight_pwm ; clock_50   ; 4.666  ; 4.519 ; Rise       ; u1|altpll_component|auto_generated|pll1|clk[1] ;
+---------------+------------+--------+-------+------------+------------------------------------------------+


+----------------------------------------------------------------------------------------------------------+
; Minimum Clock to Output Times                                                                            ;
+---------------+------------+-------+-------+------------+------------------------------------------------+
; Data Port     ; Clock Port ; Rise  ; Fall  ; Clock Edge ; Clock Reference                                ;
+---------------+------------+-------+-------+------------+------------------------------------------------+
; pairE0        ; clock_50   ; 2.562 ; 2.715 ; Rise       ; u1|altpll_component|auto_generated|pll1|clk[0] ;
; pairE0(n)     ; clock_50   ; 2.562 ; 2.715 ; Rise       ; u1|altpll_component|auto_generated|pll1|clk[0] ;
; pairE1        ; clock_50   ; 2.743 ; 2.851 ; Rise       ; u1|altpll_component|auto_generated|pll1|clk[0] ;
; pairE1(n)     ; clock_50   ; 2.743 ; 2.851 ; Rise       ; u1|altpll_component|auto_generated|pll1|clk[0] ;
; pairE2        ; clock_50   ; 2.309 ; 2.443 ; Rise       ; u1|altpll_component|auto_generated|pll1|clk[0] ;
; pairE2(n)     ; clock_50   ; 2.309 ; 2.443 ; Rise       ; u1|altpll_component|auto_generated|pll1|clk[0] ;
; pairECLK      ; clock_50   ; 2.431 ; 2.484 ; Rise       ; u1|altpll_component|auto_generated|pll1|clk[0] ;
; pairECLK(n)   ; clock_50   ; 2.431 ; 2.484 ; Rise       ; u1|altpll_component|auto_generated|pll1|clk[0] ;
; pairO0        ; clock_50   ; 3.074 ; 3.249 ; Rise       ; u1|altpll_component|auto_generated|pll1|clk[0] ;
; pairO0(n)     ; clock_50   ; 3.074 ; 3.249 ; Rise       ; u1|altpll_component|auto_generated|pll1|clk[0] ;
; pairO1        ; clock_50   ; 2.812 ; 2.929 ; Rise       ; u1|altpll_component|auto_generated|pll1|clk[0] ;
; pairO1(n)     ; clock_50   ; 2.812 ; 2.929 ; Rise       ; u1|altpll_component|auto_generated|pll1|clk[0] ;
; pairO2        ; clock_50   ; 2.578 ; 2.761 ; Rise       ; u1|altpll_component|auto_generated|pll1|clk[0] ;
; pairO2(n)     ; clock_50   ; 2.578 ; 2.761 ; Rise       ; u1|altpll_component|auto_generated|pll1|clk[0] ;
; pairOCLK      ; clock_50   ; 2.831 ; 2.946 ; Rise       ; u1|altpll_component|auto_generated|pll1|clk[0] ;
; pairOCLK(n)   ; clock_50   ; 2.831 ; 2.946 ; Rise       ; u1|altpll_component|auto_generated|pll1|clk[0] ;
; backlight_pwm ; clock_50   ; 1.939 ; 1.932 ; Rise       ; u1|altpll_component|auto_generated|pll1|clk[1] ;
+---------------+------------+-------+-------+------------+------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Board Trace Model Assignments                                                                                                                                                                                                                                                                                                                                                                                    ;
+---------------+--------------+-------------------+-------------------------+-------------------------+---------------+---------------------+----------------+------------------+--------+------------------+------------------------+------------------------+--------------+---------------+-----------------+-------+---------------------+--------------------+---------------+-----------------+-------------+
; Pin           ; I/O Standard ; Near Tline Length ; Near Tline L per Length ; Near Tline C per Length ; Near Series R ; Near Differential R ; Near Pull-up R ; Near Pull-down R ; Near C ; Far Tline Length ; Far Tline L per Length ; Far Tline C per Length ; Far Series R ; Far Pull-up R ; Far Pull-down R ; Far C ; Termination Voltage ; Far Differential R ; EBD File Name ; EBD Signal Name ; EBD Far-end ;
+---------------+--------------+-------------------+-------------------------+-------------------------+---------------+---------------------+----------------+------------------+--------+------------------+------------------------+------------------------+--------------+---------------+-----------------+-------+---------------------+--------------------+---------------+-----------------+-------------+
; pairECLK      ; LVDS_E_3R    ; 0 in              ; 0 H/in                  ; 0 F/in                  ; 120 Ohm       ; 170 Ohm             ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; 100 Ohm            ; n/a           ; n/a             ; n/a         ;
; pairE2        ; LVDS_E_3R    ; 0 in              ; 0 H/in                  ; 0 F/in                  ; 120 Ohm       ; 170 Ohm             ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; 100 Ohm            ; n/a           ; n/a             ; n/a         ;
; pairE1        ; LVDS_E_3R    ; 0 in              ; 0 H/in                  ; 0 F/in                  ; 120 Ohm       ; 170 Ohm             ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; 100 Ohm            ; n/a           ; n/a             ; n/a         ;
; pairE0        ; LVDS_E_3R    ; 0 in              ; 0 H/in                  ; 0 F/in                  ; 120 Ohm       ; 170 Ohm             ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; 100 Ohm            ; n/a           ; n/a             ; n/a         ;
; pairOCLK      ; LVDS_E_3R    ; 0 in              ; 0 H/in                  ; 0 F/in                  ; 120 Ohm       ; 170 Ohm             ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; 100 Ohm            ; n/a           ; n/a             ; n/a         ;
; pairO2        ; LVDS_E_3R    ; 0 in              ; 0 H/in                  ; 0 F/in                  ; 120 Ohm       ; 170 Ohm             ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; 100 Ohm            ; n/a           ; n/a             ; n/a         ;
; pairO1        ; LVDS_E_3R    ; 0 in              ; 0 H/in                  ; 0 F/in                  ; 120 Ohm       ; 170 Ohm             ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; 100 Ohm            ; n/a           ; n/a             ; n/a         ;
; pairO0        ; LVDS_E_3R    ; 0 in              ; 0 H/in                  ; 0 F/in                  ; 120 Ohm       ; 170 Ohm             ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; 100 Ohm            ; n/a           ; n/a             ; n/a         ;
; backlight_pwm ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; ~ALTERA_DCLK~ ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; ~ALTERA_nCEO~ ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; pairECLK(n)   ; LVDS_E_3R    ; 0 in              ; 0 H/in                  ; 0 F/in                  ; 120 Ohm       ; 170 Ohm             ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; 100 Ohm            ; n/a           ; n/a             ; n/a         ;
; pairE2(n)     ; LVDS_E_3R    ; 0 in              ; 0 H/in                  ; 0 F/in                  ; 120 Ohm       ; 170 Ohm             ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; 100 Ohm            ; n/a           ; n/a             ; n/a         ;
; pairE1(n)     ; LVDS_E_3R    ; 0 in              ; 0 H/in                  ; 0 F/in                  ; 120 Ohm       ; 170 Ohm             ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; 100 Ohm            ; n/a           ; n/a             ; n/a         ;
; pairE0(n)     ; LVDS_E_3R    ; 0 in              ; 0 H/in                  ; 0 F/in                  ; 120 Ohm       ; 170 Ohm             ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; 100 Ohm            ; n/a           ; n/a             ; n/a         ;
; pairOCLK(n)   ; LVDS_E_3R    ; 0 in              ; 0 H/in                  ; 0 F/in                  ; 120 Ohm       ; 170 Ohm             ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; 100 Ohm            ; n/a           ; n/a             ; n/a         ;
; pairO2(n)     ; LVDS_E_3R    ; 0 in              ; 0 H/in                  ; 0 F/in                  ; 120 Ohm       ; 170 Ohm             ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; 100 Ohm            ; n/a           ; n/a             ; n/a         ;
; pairO1(n)     ; LVDS_E_3R    ; 0 in              ; 0 H/in                  ; 0 F/in                  ; 120 Ohm       ; 170 Ohm             ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; 100 Ohm            ; n/a           ; n/a             ; n/a         ;
; pairO0(n)     ; LVDS_E_3R    ; 0 in              ; 0 H/in                  ; 0 F/in                  ; 120 Ohm       ; 170 Ohm             ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; 100 Ohm            ; n/a           ; n/a             ; n/a         ;
+---------------+--------------+-------------------+-------------------------+-------------------------+---------------+---------------------+----------------+------------------+--------+------------------+------------------------+------------------------+--------------+---------------+-----------------+-------+---------------------+--------------------+---------------+-----------------+-------------+


+----------------------------------------------------------------------------+
; Input Transition Times                                                     ;
+-------------------------+--------------+-----------------+-----------------+
; Pin                     ; I/O Standard ; 10-90 Rise Time ; 90-10 Fall Time ;
+-------------------------+--------------+-----------------+-----------------+
; dotData                 ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; dotLatch                ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; dotReg[0]               ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; dotReg[1]               ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; dotReg[2]               ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; dotEnable               ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; clock_50                ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; dotClock                ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; ~ALTERA_ASDO_DATA1~     ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; ~ALTERA_FLASH_nCE_nCSO~ ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; ~ALTERA_DATA0~          ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
+-------------------------+--------------+-----------------+-----------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Signal Integrity Metrics (Slow 1200mv 0c Model)                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                            ;
+---------------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+
; Pin           ; I/O Standard ; Board Delay on Rise ; Board Delay on Fall ; Steady State Voh at FPGA Pin ; Steady State Vol at FPGA Pin ; Voh Max at FPGA Pin ; Vol Min at FPGA Pin ; Ringback Voltage on Rise at FPGA Pin ; Ringback Voltage on Fall at FPGA Pin ; 10-90 Rise Time at FPGA Pin ; 90-10 Fall Time at FPGA Pin ; Monotonic Rise at FPGA Pin ; Monotonic Fall at FPGA Pin ; Steady State Voh at Far-end ; Steady State Vol at Far-end ; Voh Max at Far-end ; Vol Min at Far-end ; Ringback Voltage on Rise at Far-end ; Ringback Voltage on Fall at Far-end ; 10-90 Rise Time at Far-end ; 90-10 Fall Time at Far-end ; Monotonic Rise at Far-end ; Monotonic Fall at Far-end ;
+---------------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+
; pairECLK      ; LVDS_E_3R    ; 0 s                 ; 0 s                 ; 2.16 V                       ; -2.16 V                      ; -                   ; -                   ; -                                    ; -                                    ; 1.8e-10 s                   ; 1.8e-10 s                   ; Yes                        ; Yes                        ; 0.45 V                      ; -0.45 V                     ; -                  ; -                  ; -                                   ; -                                   ; 1.8e-10 s                  ; 1.8e-10 s                  ; Yes                       ; Yes                       ;
; pairE2        ; LVDS_E_3R    ; 0 s                 ; 0 s                 ; 2.16 V                       ; -2.16 V                      ; -                   ; -                   ; -                                    ; -                                    ; 2.41e-10 s                  ; 2.41e-10 s                  ; Yes                        ; Yes                        ; 0.45 V                      ; -0.45 V                     ; -                  ; -                  ; -                                   ; -                                   ; 2.41e-10 s                 ; 2.41e-10 s                 ; Yes                       ; Yes                       ;
; pairE1        ; LVDS_E_3R    ; 0 s                 ; 0 s                 ; 2.16 V                       ; -2.16 V                      ; -                   ; -                   ; -                                    ; -                                    ; 1.8e-10 s                   ; 1.8e-10 s                   ; Yes                        ; Yes                        ; 0.45 V                      ; -0.45 V                     ; -                  ; -                  ; -                                   ; -                                   ; 1.8e-10 s                  ; 1.8e-10 s                  ; Yes                       ; Yes                       ;
; pairE0        ; LVDS_E_3R    ; 0 s                 ; 0 s                 ; 2.16 V                       ; -2.16 V                      ; -                   ; -                   ; -                                    ; -                                    ; 1.8e-10 s                   ; 1.8e-10 s                   ; Yes                        ; Yes                        ; 0.45 V                      ; -0.45 V                     ; -                  ; -                  ; -                                   ; -                                   ; 1.8e-10 s                  ; 1.8e-10 s                  ; Yes                       ; Yes                       ;
; pairOCLK      ; LVDS_E_3R    ; 0 s                 ; 0 s                 ; 2.16 V                       ; -2.16 V                      ; -                   ; -                   ; -                                    ; -                                    ; 1.8e-10 s                   ; 1.8e-10 s                   ; Yes                        ; Yes                        ; 0.45 V                      ; -0.45 V                     ; -                  ; -                  ; -                                   ; -                                   ; 1.8e-10 s                  ; 1.8e-10 s                  ; Yes                       ; Yes                       ;
; pairO2        ; LVDS_E_3R    ; 0 s                 ; 0 s                 ; 2.16 V                       ; -2.16 V                      ; -                   ; -                   ; -                                    ; -                                    ; 1.8e-10 s                   ; 1.8e-10 s                   ; Yes                        ; Yes                        ; 0.45 V                      ; -0.45 V                     ; -                  ; -                  ; -                                   ; -                                   ; 1.8e-10 s                  ; 1.8e-10 s                  ; Yes                       ; Yes                       ;
; pairO1        ; LVDS_E_3R    ; 0 s                 ; 0 s                 ; 2.16 V                       ; -2.16 V                      ; -                   ; -                   ; -                                    ; -                                    ; 1.8e-10 s                   ; 1.8e-10 s                   ; Yes                        ; Yes                        ; 0.45 V                      ; -0.45 V                     ; -                  ; -                  ; -                                   ; -                                   ; 1.8e-10 s                  ; 1.8e-10 s                  ; Yes                       ; Yes                       ;
; pairO0        ; LVDS_E_3R    ; 0 s                 ; 0 s                 ; 2.16 V                       ; -2.16 V                      ; -                   ; -                   ; -                                    ; -                                    ; 1.8e-10 s                   ; 1.8e-10 s                   ; Yes                        ; Yes                        ; 0.45 V                      ; -0.45 V                     ; -                  ; -                  ; -                                   ; -                                   ; 1.8e-10 s                  ; 1.8e-10 s                  ; Yes                       ; Yes                       ;
; backlight_pwm ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 6.38e-09 V                   ; 3.12 V              ; -0.0818 V           ; 0.205 V                              ; 0.244 V                              ; 8.86e-10 s                  ; 6.56e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 6.38e-09 V                  ; 3.12 V             ; -0.0818 V          ; 0.205 V                             ; 0.244 V                             ; 8.86e-10 s                 ; 6.56e-10 s                 ; No                        ; No                        ;
; ~ALTERA_DCLK~ ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 3.51e-09 V                   ; 3.18 V              ; -0.157 V            ; 0.147 V                              ; 0.259 V                              ; 2.81e-10 s                  ; 2.53e-10 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 3.51e-09 V                  ; 3.18 V             ; -0.157 V           ; 0.147 V                             ; 0.259 V                             ; 2.81e-10 s                 ; 2.53e-10 s                 ; Yes                       ; Yes                       ;
; ~ALTERA_nCEO~ ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.57e-09 V                   ; 2.37 V              ; -0.00683 V          ; 0.171 V                              ; 0.018 V                              ; 4.97e-10 s                  ; 6.66e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 2.57e-09 V                  ; 2.37 V             ; -0.00683 V         ; 0.171 V                             ; 0.018 V                             ; 4.97e-10 s                 ; 6.66e-10 s                 ; Yes                       ; Yes                       ;
; pairECLK(n)   ; LVDS_E_3R    ; 0 s                 ; 0 s                 ; 2.16 V                       ; -2.16 V                      ; -                   ; -                   ; -                                    ; -                                    ; 1.8e-10 s                   ; 1.8e-10 s                   ; Yes                        ; Yes                        ; 0.45 V                      ; -0.45 V                     ; -                  ; -                  ; -                                   ; -                                   ; 1.8e-10 s                  ; 1.8e-10 s                  ; Yes                       ; Yes                       ;
; pairE2(n)     ; LVDS_E_3R    ; 0 s                 ; 0 s                 ; 2.16 V                       ; -2.16 V                      ; -                   ; -                   ; -                                    ; -                                    ; 2.41e-10 s                  ; 2.41e-10 s                  ; Yes                        ; Yes                        ; 0.45 V                      ; -0.45 V                     ; -                  ; -                  ; -                                   ; -                                   ; 2.41e-10 s                 ; 2.41e-10 s                 ; Yes                       ; Yes                       ;
; pairE1(n)     ; LVDS_E_3R    ; 0 s                 ; 0 s                 ; 2.16 V                       ; -2.16 V                      ; -                   ; -                   ; -                                    ; -                                    ; 1.8e-10 s                   ; 1.8e-10 s                   ; Yes                        ; Yes                        ; 0.45 V                      ; -0.45 V                     ; -                  ; -                  ; -                                   ; -                                   ; 1.8e-10 s                  ; 1.8e-10 s                  ; Yes                       ; Yes                       ;
; pairE0(n)     ; LVDS_E_3R    ; 0 s                 ; 0 s                 ; 2.16 V                       ; -2.16 V                      ; -                   ; -                   ; -                                    ; -                                    ; 1.8e-10 s                   ; 1.8e-10 s                   ; Yes                        ; Yes                        ; 0.45 V                      ; -0.45 V                     ; -                  ; -                  ; -                                   ; -                                   ; 1.8e-10 s                  ; 1.8e-10 s                  ; Yes                       ; Yes                       ;
; pairOCLK(n)   ; LVDS_E_3R    ; 0 s                 ; 0 s                 ; 2.16 V                       ; -2.16 V                      ; -                   ; -                   ; -                                    ; -                                    ; 1.8e-10 s                   ; 1.8e-10 s                   ; Yes                        ; Yes                        ; 0.45 V                      ; -0.45 V                     ; -                  ; -                  ; -                                   ; -                                   ; 1.8e-10 s                  ; 1.8e-10 s                  ; Yes                       ; Yes                       ;
; pairO2(n)     ; LVDS_E_3R    ; 0 s                 ; 0 s                 ; 2.16 V                       ; -2.16 V                      ; -                   ; -                   ; -                                    ; -                                    ; 1.8e-10 s                   ; 1.8e-10 s                   ; Yes                        ; Yes                        ; 0.45 V                      ; -0.45 V                     ; -                  ; -                  ; -                                   ; -                                   ; 1.8e-10 s                  ; 1.8e-10 s                  ; Yes                       ; Yes                       ;
; pairO1(n)     ; LVDS_E_3R    ; 0 s                 ; 0 s                 ; 2.16 V                       ; -2.16 V                      ; -                   ; -                   ; -                                    ; -                                    ; 1.8e-10 s                   ; 1.8e-10 s                   ; Yes                        ; Yes                        ; 0.45 V                      ; -0.45 V                     ; -                  ; -                  ; -                                   ; -                                   ; 1.8e-10 s                  ; 1.8e-10 s                  ; Yes                       ; Yes                       ;
; pairO0(n)     ; LVDS_E_3R    ; 0 s                 ; 0 s                 ; 2.16 V                       ; -2.16 V                      ; -                   ; -                   ; -                                    ; -                                    ; 1.8e-10 s                   ; 1.8e-10 s                   ; Yes                        ; Yes                        ; 0.45 V                      ; -0.45 V                     ; -                  ; -                  ; -                                   ; -                                   ; 1.8e-10 s                  ; 1.8e-10 s                  ; Yes                       ; Yes                       ;
+---------------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Signal Integrity Metrics (Slow 1200mv 85c Model)                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                           ;
+---------------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+
; Pin           ; I/O Standard ; Board Delay on Rise ; Board Delay on Fall ; Steady State Voh at FPGA Pin ; Steady State Vol at FPGA Pin ; Voh Max at FPGA Pin ; Vol Min at FPGA Pin ; Ringback Voltage on Rise at FPGA Pin ; Ringback Voltage on Fall at FPGA Pin ; 10-90 Rise Time at FPGA Pin ; 90-10 Fall Time at FPGA Pin ; Monotonic Rise at FPGA Pin ; Monotonic Fall at FPGA Pin ; Steady State Voh at Far-end ; Steady State Vol at Far-end ; Voh Max at Far-end ; Vol Min at Far-end ; Ringback Voltage on Rise at Far-end ; Ringback Voltage on Fall at Far-end ; 10-90 Rise Time at Far-end ; 90-10 Fall Time at Far-end ; Monotonic Rise at Far-end ; Monotonic Fall at Far-end ;
+---------------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+
; pairECLK      ; LVDS_E_3R    ; 0 s                 ; 0 s                 ; 2.12 V                       ; -2.12 V                      ; -                   ; -                   ; -                                    ; -                                    ; 2.27e-10 s                  ; 2.27e-10 s                  ; Yes                        ; Yes                        ; 0.441 V                     ; -0.441 V                    ; -                  ; -                  ; -                                   ; -                                   ; 2.27e-10 s                 ; 2.27e-10 s                 ; Yes                       ; Yes                       ;
; pairE2        ; LVDS_E_3R    ; 0 s                 ; 0 s                 ; 2.12 V                       ; -2.12 V                      ; -                   ; -                   ; -                                    ; -                                    ; 3.01e-10 s                  ; 3.01e-10 s                  ; Yes                        ; Yes                        ; 0.441 V                     ; -0.441 V                    ; -                  ; -                  ; -                                   ; -                                   ; 3.01e-10 s                 ; 3.01e-10 s                 ; Yes                       ; Yes                       ;
; pairE1        ; LVDS_E_3R    ; 0 s                 ; 0 s                 ; 2.12 V                       ; -2.12 V                      ; -                   ; -                   ; -                                    ; -                                    ; 2.27e-10 s                  ; 2.27e-10 s                  ; Yes                        ; Yes                        ; 0.441 V                     ; -0.441 V                    ; -                  ; -                  ; -                                   ; -                                   ; 2.27e-10 s                 ; 2.27e-10 s                 ; Yes                       ; Yes                       ;
; pairE0        ; LVDS_E_3R    ; 0 s                 ; 0 s                 ; 2.12 V                       ; -2.12 V                      ; -                   ; -                   ; -                                    ; -                                    ; 2.27e-10 s                  ; 2.27e-10 s                  ; Yes                        ; Yes                        ; 0.441 V                     ; -0.441 V                    ; -                  ; -                  ; -                                   ; -                                   ; 2.27e-10 s                 ; 2.27e-10 s                 ; Yes                       ; Yes                       ;
; pairOCLK      ; LVDS_E_3R    ; 0 s                 ; 0 s                 ; 2.12 V                       ; -2.12 V                      ; -                   ; -                   ; -                                    ; -                                    ; 2.27e-10 s                  ; 2.27e-10 s                  ; Yes                        ; Yes                        ; 0.441 V                     ; -0.441 V                    ; -                  ; -                  ; -                                   ; -                                   ; 2.27e-10 s                 ; 2.27e-10 s                 ; Yes                       ; Yes                       ;
; pairO2        ; LVDS_E_3R    ; 0 s                 ; 0 s                 ; 2.12 V                       ; -2.12 V                      ; -                   ; -                   ; -                                    ; -                                    ; 2.27e-10 s                  ; 2.27e-10 s                  ; Yes                        ; Yes                        ; 0.441 V                     ; -0.441 V                    ; -                  ; -                  ; -                                   ; -                                   ; 2.27e-10 s                 ; 2.27e-10 s                 ; Yes                       ; Yes                       ;
; pairO1        ; LVDS_E_3R    ; 0 s                 ; 0 s                 ; 2.12 V                       ; -2.12 V                      ; -                   ; -                   ; -                                    ; -                                    ; 2.27e-10 s                  ; 2.27e-10 s                  ; Yes                        ; Yes                        ; 0.441 V                     ; -0.441 V                    ; -                  ; -                  ; -                                   ; -                                   ; 2.27e-10 s                 ; 2.27e-10 s                 ; Yes                       ; Yes                       ;
; pairO0        ; LVDS_E_3R    ; 0 s                 ; 0 s                 ; 2.12 V                       ; -2.12 V                      ; -                   ; -                   ; -                                    ; -                                    ; 2.27e-10 s                  ; 2.27e-10 s                  ; Yes                        ; Yes                        ; 0.441 V                     ; -0.441 V                    ; -                  ; -                  ; -                                   ; -                                   ; 2.27e-10 s                 ; 2.27e-10 s                 ; Yes                       ; Yes                       ;
; backlight_pwm ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 5.04e-07 V                   ; 3.11 V              ; -0.0469 V           ; 0.191 V                              ; 0.215 V                              ; 1.08e-09 s                  ; 8.62e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 5.04e-07 V                  ; 3.11 V             ; -0.0469 V          ; 0.191 V                             ; 0.215 V                             ; 1.08e-09 s                 ; 8.62e-10 s                 ; Yes                       ; No                        ;
; ~ALTERA_DCLK~ ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 2.6e-07 V                    ; 3.13 V              ; -0.103 V            ; 0.164 V                              ; 0.134 V                              ; 3.14e-10 s                  ; 4.05e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 2.6e-07 V                   ; 3.13 V             ; -0.103 V           ; 0.164 V                             ; 0.134 V                             ; 3.14e-10 s                 ; 4.05e-10 s                 ; Yes                       ; No                        ;
; ~ALTERA_nCEO~ ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.54e-07 V                   ; 2.34 V              ; -0.00774 V          ; 0.109 V                              ; 0.026 V                              ; 6.58e-10 s                  ; 8.24e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 2.54e-07 V                  ; 2.34 V             ; -0.00774 V         ; 0.109 V                             ; 0.026 V                             ; 6.58e-10 s                 ; 8.24e-10 s                 ; Yes                       ; Yes                       ;
; pairECLK(n)   ; LVDS_E_3R    ; 0 s                 ; 0 s                 ; 2.12 V                       ; -2.12 V                      ; -                   ; -                   ; -                                    ; -                                    ; 2.27e-10 s                  ; 2.27e-10 s                  ; Yes                        ; Yes                        ; 0.441 V                     ; -0.441 V                    ; -                  ; -                  ; -                                   ; -                                   ; 2.27e-10 s                 ; 2.27e-10 s                 ; Yes                       ; Yes                       ;
; pairE2(n)     ; LVDS_E_3R    ; 0 s                 ; 0 s                 ; 2.12 V                       ; -2.12 V                      ; -                   ; -                   ; -                                    ; -                                    ; 3.01e-10 s                  ; 3.01e-10 s                  ; Yes                        ; Yes                        ; 0.441 V                     ; -0.441 V                    ; -                  ; -                  ; -                                   ; -                                   ; 3.01e-10 s                 ; 3.01e-10 s                 ; Yes                       ; Yes                       ;
; pairE1(n)     ; LVDS_E_3R    ; 0 s                 ; 0 s                 ; 2.12 V                       ; -2.12 V                      ; -                   ; -                   ; -                                    ; -                                    ; 2.27e-10 s                  ; 2.27e-10 s                  ; Yes                        ; Yes                        ; 0.441 V                     ; -0.441 V                    ; -                  ; -                  ; -                                   ; -                                   ; 2.27e-10 s                 ; 2.27e-10 s                 ; Yes                       ; Yes                       ;
; pairE0(n)     ; LVDS_E_3R    ; 0 s                 ; 0 s                 ; 2.12 V                       ; -2.12 V                      ; -                   ; -                   ; -                                    ; -                                    ; 2.27e-10 s                  ; 2.27e-10 s                  ; Yes                        ; Yes                        ; 0.441 V                     ; -0.441 V                    ; -                  ; -                  ; -                                   ; -                                   ; 2.27e-10 s                 ; 2.27e-10 s                 ; Yes                       ; Yes                       ;
; pairOCLK(n)   ; LVDS_E_3R    ; 0 s                 ; 0 s                 ; 2.12 V                       ; -2.12 V                      ; -                   ; -                   ; -                                    ; -                                    ; 2.27e-10 s                  ; 2.27e-10 s                  ; Yes                        ; Yes                        ; 0.441 V                     ; -0.441 V                    ; -                  ; -                  ; -                                   ; -                                   ; 2.27e-10 s                 ; 2.27e-10 s                 ; Yes                       ; Yes                       ;
; pairO2(n)     ; LVDS_E_3R    ; 0 s                 ; 0 s                 ; 2.12 V                       ; -2.12 V                      ; -                   ; -                   ; -                                    ; -                                    ; 2.27e-10 s                  ; 2.27e-10 s                  ; Yes                        ; Yes                        ; 0.441 V                     ; -0.441 V                    ; -                  ; -                  ; -                                   ; -                                   ; 2.27e-10 s                 ; 2.27e-10 s                 ; Yes                       ; Yes                       ;
; pairO1(n)     ; LVDS_E_3R    ; 0 s                 ; 0 s                 ; 2.12 V                       ; -2.12 V                      ; -                   ; -                   ; -                                    ; -                                    ; 2.27e-10 s                  ; 2.27e-10 s                  ; Yes                        ; Yes                        ; 0.441 V                     ; -0.441 V                    ; -                  ; -                  ; -                                   ; -                                   ; 2.27e-10 s                 ; 2.27e-10 s                 ; Yes                       ; Yes                       ;
; pairO0(n)     ; LVDS_E_3R    ; 0 s                 ; 0 s                 ; 2.12 V                       ; -2.12 V                      ; -                   ; -                   ; -                                    ; -                                    ; 2.27e-10 s                  ; 2.27e-10 s                  ; Yes                        ; Yes                        ; 0.441 V                     ; -0.441 V                    ; -                  ; -                  ; -                                   ; -                                   ; 2.27e-10 s                 ; 2.27e-10 s                 ; Yes                       ; Yes                       ;
+---------------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Signal Integrity Metrics (Fast 1200mv 0c Model)                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                            ;
+---------------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+
; Pin           ; I/O Standard ; Board Delay on Rise ; Board Delay on Fall ; Steady State Voh at FPGA Pin ; Steady State Vol at FPGA Pin ; Voh Max at FPGA Pin ; Vol Min at FPGA Pin ; Ringback Voltage on Rise at FPGA Pin ; Ringback Voltage on Fall at FPGA Pin ; 10-90 Rise Time at FPGA Pin ; 90-10 Fall Time at FPGA Pin ; Monotonic Rise at FPGA Pin ; Monotonic Fall at FPGA Pin ; Steady State Voh at Far-end ; Steady State Vol at Far-end ; Voh Max at Far-end ; Vol Min at Far-end ; Ringback Voltage on Rise at Far-end ; Ringback Voltage on Fall at Far-end ; 10-90 Rise Time at Far-end ; 90-10 Fall Time at Far-end ; Monotonic Rise at Far-end ; Monotonic Fall at Far-end ;
+---------------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+
; pairECLK      ; LVDS_E_3R    ; 0 s                 ; 0 s                 ; 2.48 V                       ; -2.48 V                      ; -                   ; -                   ; -                                    ; -                                    ; 1.31e-10 s                  ; 1.31e-10 s                  ; Yes                        ; Yes                        ; 0.515 V                     ; -0.515 V                    ; -                  ; -                  ; -                                   ; -                                   ; 1.31e-10 s                 ; 1.31e-10 s                 ; Yes                       ; Yes                       ;
; pairE2        ; LVDS_E_3R    ; 0 s                 ; 0 s                 ; 2.48 V                       ; -2.48 V                      ; -                   ; -                   ; -                                    ; -                                    ; 1.7e-10 s                   ; 1.7e-10 s                   ; Yes                        ; Yes                        ; 0.515 V                     ; -0.515 V                    ; -                  ; -                  ; -                                   ; -                                   ; 1.7e-10 s                  ; 1.7e-10 s                  ; Yes                       ; Yes                       ;
; pairE1        ; LVDS_E_3R    ; 0 s                 ; 0 s                 ; 2.48 V                       ; -2.48 V                      ; -                   ; -                   ; -                                    ; -                                    ; 1.31e-10 s                  ; 1.31e-10 s                  ; Yes                        ; Yes                        ; 0.515 V                     ; -0.515 V                    ; -                  ; -                  ; -                                   ; -                                   ; 1.31e-10 s                 ; 1.31e-10 s                 ; Yes                       ; Yes                       ;
; pairE0        ; LVDS_E_3R    ; 0 s                 ; 0 s                 ; 2.48 V                       ; -2.48 V                      ; -                   ; -                   ; -                                    ; -                                    ; 1.31e-10 s                  ; 1.31e-10 s                  ; Yes                        ; Yes                        ; 0.515 V                     ; -0.515 V                    ; -                  ; -                  ; -                                   ; -                                   ; 1.31e-10 s                 ; 1.31e-10 s                 ; Yes                       ; Yes                       ;
; pairOCLK      ; LVDS_E_3R    ; 0 s                 ; 0 s                 ; 2.48 V                       ; -2.48 V                      ; -                   ; -                   ; -                                    ; -                                    ; 1.31e-10 s                  ; 1.31e-10 s                  ; Yes                        ; Yes                        ; 0.515 V                     ; -0.515 V                    ; -                  ; -                  ; -                                   ; -                                   ; 1.31e-10 s                 ; 1.31e-10 s                 ; Yes                       ; Yes                       ;
; pairO2        ; LVDS_E_3R    ; 0 s                 ; 0 s                 ; 2.48 V                       ; -2.48 V                      ; -                   ; -                   ; -                                    ; -                                    ; 1.31e-10 s                  ; 1.31e-10 s                  ; Yes                        ; Yes                        ; 0.515 V                     ; -0.515 V                    ; -                  ; -                  ; -                                   ; -                                   ; 1.31e-10 s                 ; 1.31e-10 s                 ; Yes                       ; Yes                       ;
; pairO1        ; LVDS_E_3R    ; 0 s                 ; 0 s                 ; 2.48 V                       ; -2.48 V                      ; -                   ; -                   ; -                                    ; -                                    ; 1.31e-10 s                  ; 1.31e-10 s                  ; Yes                        ; Yes                        ; 0.515 V                     ; -0.515 V                    ; -                  ; -                  ; -                                   ; -                                   ; 1.31e-10 s                 ; 1.31e-10 s                 ; Yes                       ; Yes                       ;
; pairO0        ; LVDS_E_3R    ; 0 s                 ; 0 s                 ; 2.48 V                       ; -2.48 V                      ; -                   ; -                   ; -                                    ; -                                    ; 1.31e-10 s                  ; 1.31e-10 s                  ; Yes                        ; Yes                        ; 0.515 V                     ; -0.515 V                    ; -                  ; -                  ; -                                   ; -                                   ; 1.31e-10 s                 ; 1.31e-10 s                 ; Yes                       ; Yes                       ;
; backlight_pwm ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.25e-07 V                   ; 3.57 V              ; -0.0855 V           ; 0.315 V                              ; 0.175 V                              ; 6.79e-10 s                  ; 6.15e-10 s                  ; No                         ; No                         ; 3.46 V                      ; 1.25e-07 V                  ; 3.57 V             ; -0.0855 V          ; 0.315 V                             ; 0.175 V                             ; 6.79e-10 s                 ; 6.15e-10 s                 ; No                        ; No                        ;
; ~ALTERA_DCLK~ ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 6.54e-08 V                   ; 3.66 V              ; -0.26 V             ; 0.41 V                               ; 0.32 V                               ; 1.57e-10 s                  ; 2.15e-10 s                  ; No                         ; Yes                        ; 3.46 V                      ; 6.54e-08 V                  ; 3.66 V             ; -0.26 V            ; 0.41 V                              ; 0.32 V                              ; 1.57e-10 s                 ; 2.15e-10 s                 ; No                        ; Yes                       ;
; ~ALTERA_nCEO~ ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 3.54e-08 V                   ; 2.7 V               ; -0.00943 V          ; 0.276 V                              ; 0.035 V                              ; 3.19e-10 s                  ; 4.99e-10 s                  ; No                         ; Yes                        ; 2.62 V                      ; 3.54e-08 V                  ; 2.7 V              ; -0.00943 V         ; 0.276 V                             ; 0.035 V                             ; 3.19e-10 s                 ; 4.99e-10 s                 ; No                        ; Yes                       ;
; pairECLK(n)   ; LVDS_E_3R    ; 0 s                 ; 0 s                 ; 2.48 V                       ; -2.48 V                      ; -                   ; -                   ; -                                    ; -                                    ; 1.31e-10 s                  ; 1.31e-10 s                  ; Yes                        ; Yes                        ; 0.515 V                     ; -0.515 V                    ; -                  ; -                  ; -                                   ; -                                   ; 1.31e-10 s                 ; 1.31e-10 s                 ; Yes                       ; Yes                       ;
; pairE2(n)     ; LVDS_E_3R    ; 0 s                 ; 0 s                 ; 2.48 V                       ; -2.48 V                      ; -                   ; -                   ; -                                    ; -                                    ; 1.7e-10 s                   ; 1.7e-10 s                   ; Yes                        ; Yes                        ; 0.515 V                     ; -0.515 V                    ; -                  ; -                  ; -                                   ; -                                   ; 1.7e-10 s                  ; 1.7e-10 s                  ; Yes                       ; Yes                       ;
; pairE1(n)     ; LVDS_E_3R    ; 0 s                 ; 0 s                 ; 2.48 V                       ; -2.48 V                      ; -                   ; -                   ; -                                    ; -                                    ; 1.31e-10 s                  ; 1.31e-10 s                  ; Yes                        ; Yes                        ; 0.515 V                     ; -0.515 V                    ; -                  ; -                  ; -                                   ; -                                   ; 1.31e-10 s                 ; 1.31e-10 s                 ; Yes                       ; Yes                       ;
; pairE0(n)     ; LVDS_E_3R    ; 0 s                 ; 0 s                 ; 2.48 V                       ; -2.48 V                      ; -                   ; -                   ; -                                    ; -                                    ; 1.31e-10 s                  ; 1.31e-10 s                  ; Yes                        ; Yes                        ; 0.515 V                     ; -0.515 V                    ; -                  ; -                  ; -                                   ; -                                   ; 1.31e-10 s                 ; 1.31e-10 s                 ; Yes                       ; Yes                       ;
; pairOCLK(n)   ; LVDS_E_3R    ; 0 s                 ; 0 s                 ; 2.48 V                       ; -2.48 V                      ; -                   ; -                   ; -                                    ; -                                    ; 1.31e-10 s                  ; 1.31e-10 s                  ; Yes                        ; Yes                        ; 0.515 V                     ; -0.515 V                    ; -                  ; -                  ; -                                   ; -                                   ; 1.31e-10 s                 ; 1.31e-10 s                 ; Yes                       ; Yes                       ;
; pairO2(n)     ; LVDS_E_3R    ; 0 s                 ; 0 s                 ; 2.48 V                       ; -2.48 V                      ; -                   ; -                   ; -                                    ; -                                    ; 1.31e-10 s                  ; 1.31e-10 s                  ; Yes                        ; Yes                        ; 0.515 V                     ; -0.515 V                    ; -                  ; -                  ; -                                   ; -                                   ; 1.31e-10 s                 ; 1.31e-10 s                 ; Yes                       ; Yes                       ;
; pairO1(n)     ; LVDS_E_3R    ; 0 s                 ; 0 s                 ; 2.48 V                       ; -2.48 V                      ; -                   ; -                   ; -                                    ; -                                    ; 1.31e-10 s                  ; 1.31e-10 s                  ; Yes                        ; Yes                        ; 0.515 V                     ; -0.515 V                    ; -                  ; -                  ; -                                   ; -                                   ; 1.31e-10 s                 ; 1.31e-10 s                 ; Yes                       ; Yes                       ;
; pairO0(n)     ; LVDS_E_3R    ; 0 s                 ; 0 s                 ; 2.48 V                       ; -2.48 V                      ; -                   ; -                   ; -                                    ; -                                    ; 1.31e-10 s                  ; 1.31e-10 s                  ; Yes                        ; Yes                        ; 0.515 V                     ; -0.515 V                    ; -                  ; -                  ; -                                   ; -                                   ; 1.31e-10 s                 ; 1.31e-10 s                 ; Yes                       ; Yes                       ;
+---------------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+


+---------------------------------------------------------------------------------------------------------------------------------------------+
; Setup Transfers                                                                                                                             ;
+------------------------------------------------+------------------------------------------------+----------+----------+----------+----------+
; From Clock                                     ; To Clock                                       ; RR Paths ; FR Paths ; RF Paths ; FF Paths ;
+------------------------------------------------+------------------------------------------------+----------+----------+----------+----------+
; u1|altpll_component|auto_generated|pll1|clk[0] ; u1|altpll_component|auto_generated|pll1|clk[0] ; 40638    ; 0        ; 0        ; 0        ;
; u1|altpll_component|auto_generated|pll1|clk[1] ; u1|altpll_component|auto_generated|pll1|clk[1] ; 99       ; 0        ; 0        ; 0        ;
+------------------------------------------------+------------------------------------------------+----------+----------+----------+----------+
Entries labeled "false path" only account for clock-to-clock false paths and not path-based false paths. As a result, actual path counts may be lower than reported.


+---------------------------------------------------------------------------------------------------------------------------------------------+
; Hold Transfers                                                                                                                              ;
+------------------------------------------------+------------------------------------------------+----------+----------+----------+----------+
; From Clock                                     ; To Clock                                       ; RR Paths ; FR Paths ; RF Paths ; FF Paths ;
+------------------------------------------------+------------------------------------------------+----------+----------+----------+----------+
; u1|altpll_component|auto_generated|pll1|clk[0] ; u1|altpll_component|auto_generated|pll1|clk[0] ; 40638    ; 0        ; 0        ; 0        ;
; u1|altpll_component|auto_generated|pll1|clk[1] ; u1|altpll_component|auto_generated|pll1|clk[1] ; 99       ; 0        ; 0        ; 0        ;
+------------------------------------------------+------------------------------------------------+----------+----------+----------+----------+
Entries labeled "false path" only account for clock-to-clock false paths and not path-based false paths. As a result, actual path counts may be lower than reported.


---------------
; Report TCCS ;
---------------
No dedicated SERDES Transmitter circuitry present in device or used in design


---------------
; Report RSKM ;
---------------
No dedicated SERDES Receiver circuitry present in device or used in design


+------------------------------------------------+
; Unconstrained Paths                            ;
+---------------------------------+-------+------+
; Property                        ; Setup ; Hold ;
+---------------------------------+-------+------+
; Illegal Clocks                  ; 0     ; 0    ;
; Unconstrained Clocks            ; 0     ; 0    ;
; Unconstrained Input Ports       ; 0     ; 0    ;
; Unconstrained Input Port Paths  ; 0     ; 0    ;
; Unconstrained Output Ports      ; 17    ; 17   ;
; Unconstrained Output Port Paths ; 127   ; 127  ;
+---------------------------------+-------+------+


+------------------------------------+
; TimeQuest Timing Analyzer Messages ;
+------------------------------------+
Info: *******************************************************************
Info: Running Quartus II 64-Bit TimeQuest Timing Analyzer
    Info: Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Web Edition
    Info: Processing started: Fri Dec 11 13:58:06 2015
Info: Command: quartus_sta LCD_DMD_driver -c LCD_DMD_driver
Info: qsta_default_script.tcl version: #1
Warning (20028): Parallel compilation is not licensed and has been disabled
Info (21077): Low junction temperature is 0 degrees C
Info (21077): High junction temperature is 85 degrees C
Critical Warning (332012): Synopsys Design Constraints File file not found: 'LCD_DMD_driver.sdc'. A Synopsys Design Constraints File is required by the TimeQuest Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design.
Info (332142): No user constrained generated clocks found in the design. Calling "derive_pll_clocks -create_base_clocks"
Info (332110): Deriving PLL clocks
    Info (332110): create_clock -period 20.000 -waveform {0.000 10.000} -name clock_50 clock_50
    Info (332110): create_generated_clock -source {u1|altpll_component|auto_generated|pll1|inclk[0]} -divide_by 25 -multiply_by 112 -duty_cycle 50.00 -name {u1|altpll_component|auto_generated|pll1|clk[0]} {u1|altpll_component|auto_generated|pll1|clk[0]}
    Info (332110): create_generated_clock -source {u1|altpll_component|auto_generated|pll1|inclk[0]} -divide_by 800 -duty_cycle 50.00 -name {u1|altpll_component|auto_generated|pll1|clk[1]} {u1|altpll_component|auto_generated|pll1|clk[1]}
Info (332142): No user constrained base clocks found in the design. Calling "derive_clocks -period 1.0"
Info (332105): Deriving Clocks
    Info (332105): create_clock -period 1.000 -name dotClock dotClock
Info (332143): No user constrained clock uncertainty found in the design. Calling "derive_clock_uncertainty"
Info (332123): Deriving Clock Uncertainty. Please refer to report_sdc in TimeQuest to see clock uncertainties.
Info: Found TIMEQUEST_REPORT_SCRIPT_INCLUDE_DEFAULT_ANALYSIS = ON
Info: Analyzing Slow 1200mV 85C Model
Critical Warning (332148): Timing requirements not met
    Info (11105): For recommendations on closing timing, run Report Timing Closure Recommendations in the TimeQuest Timing Analyzer.
Info (332146): Worst-case setup slack is -4.786
    Info (332119):     Slack End Point TNS Clock 
    Info (332119): ========= ============= =====================
    Info (332119):    -4.786      -238.389 u1|altpll_component|auto_generated|pll1|clk[0] 
    Info (332119): 15997.015         0.000 u1|altpll_component|auto_generated|pll1|clk[1] 
Info (332146): Worst-case hold slack is 0.453
    Info (332119):     Slack End Point TNS Clock 
    Info (332119): ========= ============= =====================
    Info (332119):     0.453         0.000 u1|altpll_component|auto_generated|pll1|clk[0] 
    Info (332119):     0.465         0.000 u1|altpll_component|auto_generated|pll1|clk[1] 
Info (332140): No Recovery paths to report
Info (332140): No Removal paths to report
Info (332146): Worst-case minimum pulse width slack is -3.201
    Info (332119):     Slack End Point TNS Clock 
    Info (332119): ========= ============= =====================
    Info (332119):    -3.201       -54.216 dotClock 
    Info (332119):     0.263         0.000 u1|altpll_component|auto_generated|pll1|clk[0] 
    Info (332119):     9.934         0.000 clock_50 
    Info (332119):  7999.719         0.000 u1|altpll_component|auto_generated|pll1|clk[1] 
Info: Analyzing Slow 1200mV 0C Model
Info (334003): Started post-fitting delay annotation
Info (334004): Delay annotation completed successfully
Info (332123): Deriving Clock Uncertainty. Please refer to report_sdc in TimeQuest to see clock uncertainties.
Critical Warning (332148): Timing requirements not met
    Info (11105): For recommendations on closing timing, run Report Timing Closure Recommendations in the TimeQuest Timing Analyzer.
Info (332146): Worst-case setup slack is -4.182
    Info (332119):     Slack End Point TNS Clock 
    Info (332119): ========= ============= =====================
    Info (332119):    -4.182      -196.920 u1|altpll_component|auto_generated|pll1|clk[0] 
    Info (332119): 15997.260         0.000 u1|altpll_component|auto_generated|pll1|clk[1] 
Info (332146): Worst-case hold slack is 0.402
    Info (332119):     Slack End Point TNS Clock 
    Info (332119): ========= ============= =====================
    Info (332119):     0.402         0.000 u1|altpll_component|auto_generated|pll1|clk[0] 
    Info (332119):     0.416         0.000 u1|altpll_component|auto_generated|pll1|clk[1] 
Info (332140): No Recovery paths to report
Info (332140): No Removal paths to report
Info (332146): Worst-case minimum pulse width slack is -3.201
    Info (332119):     Slack End Point TNS Clock 
    Info (332119): ========= ============= =====================
    Info (332119):    -3.201       -54.216 dotClock 
    Info (332119):     0.263         0.000 u1|altpll_component|auto_generated|pll1|clk[0] 
    Info (332119):     9.943         0.000 clock_50 
    Info (332119):  7999.715         0.000 u1|altpll_component|auto_generated|pll1|clk[1] 
Info: Analyzing Fast 1200mV 0C Model
Info (332123): Deriving Clock Uncertainty. Please refer to report_sdc in TimeQuest to see clock uncertainties.
Info (332146): Worst-case setup slack is 0.504
    Info (332119):     Slack End Point TNS Clock 
    Info (332119): ========= ============= =====================
    Info (332119):     0.504         0.000 u1|altpll_component|auto_generated|pll1|clk[0] 
    Info (332119): 15998.750         0.000 u1|altpll_component|auto_generated|pll1|clk[1] 
Info (332146): Worst-case hold slack is 0.182
    Info (332119):     Slack End Point TNS Clock 
    Info (332119): ========= ============= =====================
    Info (332119):     0.182         0.000 u1|altpll_component|auto_generated|pll1|clk[0] 
    Info (332119):     0.193         0.000 u1|altpll_component|auto_generated|pll1|clk[1] 
Info (332140): No Recovery paths to report
Info (332140): No Removal paths to report
Critical Warning (332148): Timing requirements not met
    Info (11105): For recommendations on closing timing, run Report Timing Closure Recommendations in the TimeQuest Timing Analyzer.
Info (332146): Worst-case minimum pulse width slack is -3.000
    Info (332119):     Slack End Point TNS Clock 
    Info (332119): ========= ============= =====================
    Info (332119):    -3.000       -25.747 dotClock 
    Info (332119):     1.967         0.000 u1|altpll_component|auto_generated|pll1|clk[0] 
    Info (332119):     9.594         0.000 clock_50 
    Info (332119):  7999.798         0.000 u1|altpll_component|auto_generated|pll1|clk[1] 
Info (332102): Design is not fully constrained for setup requirements
Info (332102): Design is not fully constrained for hold requirements
Info: Quartus II 64-Bit TimeQuest Timing Analyzer was successful. 0 errors, 5 warnings
    Info: Peak virtual memory: 452 megabytes
    Info: Processing ended: Fri Dec 11 13:58:10 2015
    Info: Elapsed time: 00:00:04
    Info: Total CPU time (on all processors): 00:00:04


