
CAN_RX.elf:     file format elf32-littlearm

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .isr_vector   00000188  08000000  08000000  00001000  2**0
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  1 .text         00000588  08000188  08000188  00001188  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  2 .rodata       00000000  08000710  08000710  00002018  2**0
                  CONTENTS, ALLOC, LOAD, DATA
  3 .ARM.extab    00000000  08000710  08000710  00002018  2**0
                  CONTENTS, READONLY
  4 .ARM          00000000  08000710  08000710  00002018  2**0
                  CONTENTS, READONLY
  5 .preinit_array 00000000  08000710  08000710  00002018  2**0
                  CONTENTS, ALLOC, LOAD, DATA
  6 .init_array   00000004  08000710  08000710  00001710  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  7 .fini_array   00000004  08000714  08000714  00001714  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  8 .data         00000018  20000000  08000718  00002000  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  9 .ccmram       00000000  10000000  10000000  00002018  2**0
                  CONTENTS
 10 .bss          00000028  20000018  20000018  00002018  2**2
                  ALLOC
 11 ._user_heap_stack 00000600  20000040  20000040  00002018  2**0
                  ALLOC
 12 .ARM.attributes 00000030  00000000  00000000  00002018  2**0
                  CONTENTS, READONLY
 13 .debug_info   000019bd  00000000  00000000  00002048  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 14 .debug_abbrev 000005e5  00000000  00000000  00003a05  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 15 .debug_aranges 000001f0  00000000  00000000  00003ff0  2**3
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 16 .debug_rnglists 00000160  00000000  00000000  000041e0  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 17 .debug_macro  00016a8d  00000000  00000000  00004340  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 18 .debug_line   00001e4c  00000000  00000000  0001adcd  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 19 .debug_str    000b0fa4  00000000  00000000  0001cc19  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 20 .comment      00000043  00000000  00000000  000cdbbd  2**0
                  CONTENTS, READONLY
 21 .debug_frame  000005f0  00000000  00000000  000cdc00  2**2
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 22 .debug_line_str 00000064  00000000  00000000  000ce1f0  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS

Disassembly of section .text:

08000188 <__do_global_dtors_aux>:
 8000188:	b510      	push	{r4, lr}
 800018a:	4c05      	ldr	r4, [pc, #20]	@ (80001a0 <__do_global_dtors_aux+0x18>)
 800018c:	7823      	ldrb	r3, [r4, #0]
 800018e:	b933      	cbnz	r3, 800019e <__do_global_dtors_aux+0x16>
 8000190:	4b04      	ldr	r3, [pc, #16]	@ (80001a4 <__do_global_dtors_aux+0x1c>)
 8000192:	b113      	cbz	r3, 800019a <__do_global_dtors_aux+0x12>
 8000194:	4804      	ldr	r0, [pc, #16]	@ (80001a8 <__do_global_dtors_aux+0x20>)
 8000196:	f3af 8000 	nop.w
 800019a:	2301      	movs	r3, #1
 800019c:	7023      	strb	r3, [r4, #0]
 800019e:	bd10      	pop	{r4, pc}
 80001a0:	20000018 	.word	0x20000018
 80001a4:	00000000 	.word	0x00000000
 80001a8:	080006f8 	.word	0x080006f8

080001ac <frame_dummy>:
 80001ac:	b508      	push	{r3, lr}
 80001ae:	4b03      	ldr	r3, [pc, #12]	@ (80001bc <frame_dummy+0x10>)
 80001b0:	b11b      	cbz	r3, 80001ba <frame_dummy+0xe>
 80001b2:	4903      	ldr	r1, [pc, #12]	@ (80001c0 <frame_dummy+0x14>)
 80001b4:	4803      	ldr	r0, [pc, #12]	@ (80001c4 <frame_dummy+0x18>)
 80001b6:	f3af 8000 	nop.w
 80001ba:	bd08      	pop	{r3, pc}
 80001bc:	00000000 	.word	0x00000000
 80001c0:	2000001c 	.word	0x2000001c
 80001c4:	080006f8 	.word	0x080006f8

080001c8 <__NVIC_EnableIRQ>:
  \details Enables a device specific interrupt in the NVIC interrupt controller.
  \param [in]      IRQn  Device specific interrupt number.
  \note    IRQn must not be negative.
 */
__STATIC_INLINE void __NVIC_EnableIRQ(IRQn_Type IRQn)
{
 80001c8:	b480      	push	{r7}
 80001ca:	b083      	sub	sp, #12
 80001cc:	af00      	add	r7, sp, #0
 80001ce:	4603      	mov	r3, r0
 80001d0:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 80001d2:	f997 3007 	ldrsb.w	r3, [r7, #7]
 80001d6:	2b00      	cmp	r3, #0
 80001d8:	db0b      	blt.n	80001f2 <__NVIC_EnableIRQ+0x2a>
  {
    __COMPILER_BARRIER();
    NVIC->ISER[(((uint32_t)IRQn) >> 5UL)] = (uint32_t)(1UL << (((uint32_t)IRQn) & 0x1FUL));
 80001da:	79fb      	ldrb	r3, [r7, #7]
 80001dc:	f003 021f 	and.w	r2, r3, #31
 80001e0:	4907      	ldr	r1, [pc, #28]	@ (8000200 <__NVIC_EnableIRQ+0x38>)
 80001e2:	f997 3007 	ldrsb.w	r3, [r7, #7]
 80001e6:	095b      	lsrs	r3, r3, #5
 80001e8:	2001      	movs	r0, #1
 80001ea:	fa00 f202 	lsl.w	r2, r0, r2
 80001ee:	f841 2023 	str.w	r2, [r1, r3, lsl #2]
    __COMPILER_BARRIER();
  }
}
 80001f2:	bf00      	nop
 80001f4:	370c      	adds	r7, #12
 80001f6:	46bd      	mov	sp, r7
 80001f8:	f85d 7b04 	ldr.w	r7, [sp], #4
 80001fc:	4770      	bx	lr
 80001fe:	bf00      	nop
 8000200:	e000e100 	.word	0xe000e100

08000204 <uart_tx_init>:

uint8_t rsg[20]="Received Message:";
uint8_t received_data[8];

void uart_tx_init(void)
{
 8000204:	b480      	push	{r7}
 8000206:	af00      	add	r7, sp, #0
	//clock enable GPIOA based on UART PIN
	RCC->AHB1ENR|=GPIOAEN;
 8000208:	4b21      	ldr	r3, [pc, #132]	@ (8000290 <uart_tx_init+0x8c>)
 800020a:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800020c:	4a20      	ldr	r2, [pc, #128]	@ (8000290 <uart_tx_init+0x8c>)
 800020e:	f043 0301 	orr.w	r3, r3, #1
 8000212:	6313      	str	r3, [r2, #48]	@ 0x30
	// setting PA2 is AF function
	GPIOA->MODER &= ~(1U<<4);
 8000214:	4b1f      	ldr	r3, [pc, #124]	@ (8000294 <uart_tx_init+0x90>)
 8000216:	681b      	ldr	r3, [r3, #0]
 8000218:	4a1e      	ldr	r2, [pc, #120]	@ (8000294 <uart_tx_init+0x90>)
 800021a:	f023 0310 	bic.w	r3, r3, #16
 800021e:	6013      	str	r3, [r2, #0]
	GPIOA->MODER |= (1U<<5);
 8000220:	4b1c      	ldr	r3, [pc, #112]	@ (8000294 <uart_tx_init+0x90>)
 8000222:	681b      	ldr	r3, [r3, #0]
 8000224:	4a1b      	ldr	r2, [pc, #108]	@ (8000294 <uart_tx_init+0x90>)
 8000226:	f043 0320 	orr.w	r3, r3, #32
 800022a:	6013      	str	r3, [r2, #0]
	/*// setting PA3 is AF function
	GPIOA->MODER &= ~(1U<<6);
    GPIOA->MODER |= (1U<<7);*/
    //setting PA2 Mapped with UART_TX
    GPIOA->AFR[0] |=(1U<<8);
 800022c:	4b19      	ldr	r3, [pc, #100]	@ (8000294 <uart_tx_init+0x90>)
 800022e:	6a1b      	ldr	r3, [r3, #32]
 8000230:	4a18      	ldr	r2, [pc, #96]	@ (8000294 <uart_tx_init+0x90>)
 8000232:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 8000236:	6213      	str	r3, [r2, #32]
    GPIOA->AFR[0] |=(1U<<9);
 8000238:	4b16      	ldr	r3, [pc, #88]	@ (8000294 <uart_tx_init+0x90>)
 800023a:	6a1b      	ldr	r3, [r3, #32]
 800023c:	4a15      	ldr	r2, [pc, #84]	@ (8000294 <uart_tx_init+0x90>)
 800023e:	f443 7300 	orr.w	r3, r3, #512	@ 0x200
 8000242:	6213      	str	r3, [r2, #32]
    GPIOA->AFR[0] |=(1U<<10);
 8000244:	4b13      	ldr	r3, [pc, #76]	@ (8000294 <uart_tx_init+0x90>)
 8000246:	6a1b      	ldr	r3, [r3, #32]
 8000248:	4a12      	ldr	r2, [pc, #72]	@ (8000294 <uart_tx_init+0x90>)
 800024a:	f443 6380 	orr.w	r3, r3, #1024	@ 0x400
 800024e:	6213      	str	r3, [r2, #32]
    GPIOA->AFR[0] &=~(1U<<11);
 8000250:	4b10      	ldr	r3, [pc, #64]	@ (8000294 <uart_tx_init+0x90>)
 8000252:	6a1b      	ldr	r3, [r3, #32]
 8000254:	4a0f      	ldr	r2, [pc, #60]	@ (8000294 <uart_tx_init+0x90>)
 8000256:	f423 6300 	bic.w	r3, r3, #2048	@ 0x800
 800025a:	6213      	str	r3, [r2, #32]
     GPIOA->AFR[0] |=(1U<<12);
     GPIOA->AFR[0] |=(1U<<13);
     GPIOA->AFR[0] |=(1U<<14);
     GPIOA->AFR[0] &=~(1U<<15);*/
     //Configure UART Clock Enable
     RCC->APB1ENR |=(1U<<17);
 800025c:	4b0c      	ldr	r3, [pc, #48]	@ (8000290 <uart_tx_init+0x8c>)
 800025e:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8000260:	4a0b      	ldr	r2, [pc, #44]	@ (8000290 <uart_tx_init+0x8c>)
 8000262:	f443 3300 	orr.w	r3, r3, #131072	@ 0x20000
 8000266:	6413      	str	r3, [r2, #64]	@ 0x40
     //set Baudrate
     USART2->BRR = (clock + (baud_rate/2U))/baud_rate;
 8000268:	4b0b      	ldr	r3, [pc, #44]	@ (8000298 <uart_tx_init+0x94>)
 800026a:	228b      	movs	r2, #139	@ 0x8b
 800026c:	609a      	str	r2, [r3, #8]
     //Transmitter Enable
     USART2->CR1 |= (1U<<3);
 800026e:	4b0a      	ldr	r3, [pc, #40]	@ (8000298 <uart_tx_init+0x94>)
 8000270:	68db      	ldr	r3, [r3, #12]
 8000272:	4a09      	ldr	r2, [pc, #36]	@ (8000298 <uart_tx_init+0x94>)
 8000274:	f043 0308 	orr.w	r3, r3, #8
 8000278:	60d3      	str	r3, [r2, #12]
    /* //Receiver Enable
     USART2->CR1 |=(1U<<2);*/
     //UART Enable
     USART2->CR1 |=(1U<<13);
 800027a:	4b07      	ldr	r3, [pc, #28]	@ (8000298 <uart_tx_init+0x94>)
 800027c:	68db      	ldr	r3, [r3, #12]
 800027e:	4a06      	ldr	r2, [pc, #24]	@ (8000298 <uart_tx_init+0x94>)
 8000280:	f443 5300 	orr.w	r3, r3, #8192	@ 0x2000
 8000284:	60d3      	str	r3, [r2, #12]
}
 8000286:	bf00      	nop
 8000288:	46bd      	mov	sp, r7
 800028a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800028e:	4770      	bx	lr
 8000290:	40023800 	.word	0x40023800
 8000294:	40020000 	.word	0x40020000
 8000298:	40004400 	.word	0x40004400

0800029c <uart_write>:
void uart_write(uint8_t* ch)
{
 800029c:	b480      	push	{r7}
 800029e:	b085      	sub	sp, #20
 80002a0:	af00      	add	r7, sp, #0
 80002a2:	6078      	str	r0, [r7, #4]
	//Write The Data
	int i=0;
 80002a4:	2300      	movs	r3, #0
 80002a6:	60fb      	str	r3, [r7, #12]
	while(ch[i]!='\0')
 80002a8:	e00f      	b.n	80002ca <uart_write+0x2e>
	{
	  //checking UART Transfered or Not
	   while(!(USART2->SR & (1U<<7))){}
 80002aa:	bf00      	nop
 80002ac:	4b0d      	ldr	r3, [pc, #52]	@ (80002e4 <uart_write+0x48>)
 80002ae:	681b      	ldr	r3, [r3, #0]
 80002b0:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 80002b4:	2b00      	cmp	r3, #0
 80002b6:	d0f9      	beq.n	80002ac <uart_write+0x10>
	   USART2->DR =(ch[i] & 0xFF);
 80002b8:	68fb      	ldr	r3, [r7, #12]
 80002ba:	687a      	ldr	r2, [r7, #4]
 80002bc:	4413      	add	r3, r2
 80002be:	781a      	ldrb	r2, [r3, #0]
 80002c0:	4b08      	ldr	r3, [pc, #32]	@ (80002e4 <uart_write+0x48>)
 80002c2:	605a      	str	r2, [r3, #4]
	   i++;
 80002c4:	68fb      	ldr	r3, [r7, #12]
 80002c6:	3301      	adds	r3, #1
 80002c8:	60fb      	str	r3, [r7, #12]
	while(ch[i]!='\0')
 80002ca:	68fb      	ldr	r3, [r7, #12]
 80002cc:	687a      	ldr	r2, [r7, #4]
 80002ce:	4413      	add	r3, r2
 80002d0:	781b      	ldrb	r3, [r3, #0]
 80002d2:	2b00      	cmp	r3, #0
 80002d4:	d1e9      	bne.n	80002aa <uart_write+0xe>
	}
}
 80002d6:	bf00      	nop
 80002d8:	bf00      	nop
 80002da:	3714      	adds	r7, #20
 80002dc:	46bd      	mov	sp, r7
 80002de:	f85d 7b04 	ldr.w	r7, [sp], #4
 80002e2:	4770      	bx	lr
 80002e4:	40004400 	.word	0x40004400

080002e8 <CAN1_init>:
void CAN1_init(void)
{
 80002e8:	b580      	push	{r7, lr}
 80002ea:	af00      	add	r7, sp, #0
	//GPIOB Enable
	RCC->AHB1ENR |=(1<<1);
 80002ec:	4b55      	ldr	r3, [pc, #340]	@ (8000444 <CAN1_init+0x15c>)
 80002ee:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80002f0:	4a54      	ldr	r2, [pc, #336]	@ (8000444 <CAN1_init+0x15c>)
 80002f2:	f043 0302 	orr.w	r3, r3, #2
 80002f6:	6313      	str	r3, [r2, #48]	@ 0x30
	//CAN1 Clock Enable
	RCC->APB1ENR |= (1<<25);
 80002f8:	4b52      	ldr	r3, [pc, #328]	@ (8000444 <CAN1_init+0x15c>)
 80002fa:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80002fc:	4a51      	ldr	r2, [pc, #324]	@ (8000444 <CAN1_init+0x15c>)
 80002fe:	f043 7300 	orr.w	r3, r3, #33554432	@ 0x2000000
 8000302:	6413      	str	r3, [r2, #64]	@ 0x40
	//PB8 and PB9 Select Alternate Function
	GPIOB->MODER &= ~(1<<16);
 8000304:	4b50      	ldr	r3, [pc, #320]	@ (8000448 <CAN1_init+0x160>)
 8000306:	681b      	ldr	r3, [r3, #0]
 8000308:	4a4f      	ldr	r2, [pc, #316]	@ (8000448 <CAN1_init+0x160>)
 800030a:	f423 3380 	bic.w	r3, r3, #65536	@ 0x10000
 800030e:	6013      	str	r3, [r2, #0]
	GPIOB->MODER |= (1<<17);
 8000310:	4b4d      	ldr	r3, [pc, #308]	@ (8000448 <CAN1_init+0x160>)
 8000312:	681b      	ldr	r3, [r3, #0]
 8000314:	4a4c      	ldr	r2, [pc, #304]	@ (8000448 <CAN1_init+0x160>)
 8000316:	f443 3300 	orr.w	r3, r3, #131072	@ 0x20000
 800031a:	6013      	str	r3, [r2, #0]
	GPIOB->MODER &= ~(1<<18);
 800031c:	4b4a      	ldr	r3, [pc, #296]	@ (8000448 <CAN1_init+0x160>)
 800031e:	681b      	ldr	r3, [r3, #0]
 8000320:	4a49      	ldr	r2, [pc, #292]	@ (8000448 <CAN1_init+0x160>)
 8000322:	f423 2380 	bic.w	r3, r3, #262144	@ 0x40000
 8000326:	6013      	str	r3, [r2, #0]
	GPIOB->MODER |= (1<<19);
 8000328:	4b47      	ldr	r3, [pc, #284]	@ (8000448 <CAN1_init+0x160>)
 800032a:	681b      	ldr	r3, [r3, #0]
 800032c:	4a46      	ldr	r2, [pc, #280]	@ (8000448 <CAN1_init+0x160>)
 800032e:	f443 2300 	orr.w	r3, r3, #524288	@ 0x80000
 8000332:	6013      	str	r3, [r2, #0]
	//AF9 Mapped CAN1_RX (PB8)
	GPIOB->AFR[1] |= (1<<0);
 8000334:	4b44      	ldr	r3, [pc, #272]	@ (8000448 <CAN1_init+0x160>)
 8000336:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8000338:	4a43      	ldr	r2, [pc, #268]	@ (8000448 <CAN1_init+0x160>)
 800033a:	f043 0301 	orr.w	r3, r3, #1
 800033e:	6253      	str	r3, [r2, #36]	@ 0x24
	GPIOB->AFR[1] &= ~(1<<1);
 8000340:	4b41      	ldr	r3, [pc, #260]	@ (8000448 <CAN1_init+0x160>)
 8000342:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8000344:	4a40      	ldr	r2, [pc, #256]	@ (8000448 <CAN1_init+0x160>)
 8000346:	f023 0302 	bic.w	r3, r3, #2
 800034a:	6253      	str	r3, [r2, #36]	@ 0x24
	GPIOB->AFR[1] &= ~(1<<2);
 800034c:	4b3e      	ldr	r3, [pc, #248]	@ (8000448 <CAN1_init+0x160>)
 800034e:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8000350:	4a3d      	ldr	r2, [pc, #244]	@ (8000448 <CAN1_init+0x160>)
 8000352:	f023 0304 	bic.w	r3, r3, #4
 8000356:	6253      	str	r3, [r2, #36]	@ 0x24
	GPIOB->AFR[1] |= (1<<3);
 8000358:	4b3b      	ldr	r3, [pc, #236]	@ (8000448 <CAN1_init+0x160>)
 800035a:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800035c:	4a3a      	ldr	r2, [pc, #232]	@ (8000448 <CAN1_init+0x160>)
 800035e:	f043 0308 	orr.w	r3, r3, #8
 8000362:	6253      	str	r3, [r2, #36]	@ 0x24
	//AF9 Mapped CAN1_TX (PB9)
	GPIOB->AFR[1] |= (1<<4);
 8000364:	4b38      	ldr	r3, [pc, #224]	@ (8000448 <CAN1_init+0x160>)
 8000366:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8000368:	4a37      	ldr	r2, [pc, #220]	@ (8000448 <CAN1_init+0x160>)
 800036a:	f043 0310 	orr.w	r3, r3, #16
 800036e:	6253      	str	r3, [r2, #36]	@ 0x24
	GPIOB->AFR[1] &= ~(1<<5);
 8000370:	4b35      	ldr	r3, [pc, #212]	@ (8000448 <CAN1_init+0x160>)
 8000372:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8000374:	4a34      	ldr	r2, [pc, #208]	@ (8000448 <CAN1_init+0x160>)
 8000376:	f023 0320 	bic.w	r3, r3, #32
 800037a:	6253      	str	r3, [r2, #36]	@ 0x24
	GPIOB->AFR[1] &= ~(1<<6);
 800037c:	4b32      	ldr	r3, [pc, #200]	@ (8000448 <CAN1_init+0x160>)
 800037e:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8000380:	4a31      	ldr	r2, [pc, #196]	@ (8000448 <CAN1_init+0x160>)
 8000382:	f023 0340 	bic.w	r3, r3, #64	@ 0x40
 8000386:	6253      	str	r3, [r2, #36]	@ 0x24
	GPIOB->AFR[1] |= (1<<7);
 8000388:	4b2f      	ldr	r3, [pc, #188]	@ (8000448 <CAN1_init+0x160>)
 800038a:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800038c:	4a2e      	ldr	r2, [pc, #184]	@ (8000448 <CAN1_init+0x160>)
 800038e:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 8000392:	6253      	str	r3, [r2, #36]	@ 0x24
	//Set High speed ospeedr PB8
	GPIOB->OSPEEDR |=(1<<16);
 8000394:	4b2c      	ldr	r3, [pc, #176]	@ (8000448 <CAN1_init+0x160>)
 8000396:	689b      	ldr	r3, [r3, #8]
 8000398:	4a2b      	ldr	r2, [pc, #172]	@ (8000448 <CAN1_init+0x160>)
 800039a:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 800039e:	6093      	str	r3, [r2, #8]
	GPIOB->OSPEEDR |=(1<<17);
 80003a0:	4b29      	ldr	r3, [pc, #164]	@ (8000448 <CAN1_init+0x160>)
 80003a2:	689b      	ldr	r3, [r3, #8]
 80003a4:	4a28      	ldr	r2, [pc, #160]	@ (8000448 <CAN1_init+0x160>)
 80003a6:	f443 3300 	orr.w	r3, r3, #131072	@ 0x20000
 80003aa:	6093      	str	r3, [r2, #8]
	//Set High speed ospeedr PB9
	GPIOB->OSPEEDR |=(1<<18);
 80003ac:	4b26      	ldr	r3, [pc, #152]	@ (8000448 <CAN1_init+0x160>)
 80003ae:	689b      	ldr	r3, [r3, #8]
 80003b0:	4a25      	ldr	r2, [pc, #148]	@ (8000448 <CAN1_init+0x160>)
 80003b2:	f443 2380 	orr.w	r3, r3, #262144	@ 0x40000
 80003b6:	6093      	str	r3, [r2, #8]
	GPIOB->OSPEEDR |=(1<<19);
 80003b8:	4b23      	ldr	r3, [pc, #140]	@ (8000448 <CAN1_init+0x160>)
 80003ba:	689b      	ldr	r3, [r3, #8]
 80003bc:	4a22      	ldr	r2, [pc, #136]	@ (8000448 <CAN1_init+0x160>)
 80003be:	f443 2300 	orr.w	r3, r3, #524288	@ 0x80000
 80003c2:	6093      	str	r3, [r2, #8]
	//Set No pull up and pull down PB8 and PB9
	GPIOB->PUPDR &= ~(1<<16);
 80003c4:	4b20      	ldr	r3, [pc, #128]	@ (8000448 <CAN1_init+0x160>)
 80003c6:	68db      	ldr	r3, [r3, #12]
 80003c8:	4a1f      	ldr	r2, [pc, #124]	@ (8000448 <CAN1_init+0x160>)
 80003ca:	f423 3380 	bic.w	r3, r3, #65536	@ 0x10000
 80003ce:	60d3      	str	r3, [r2, #12]
	GPIOB->PUPDR &= ~(1<<17);
 80003d0:	4b1d      	ldr	r3, [pc, #116]	@ (8000448 <CAN1_init+0x160>)
 80003d2:	68db      	ldr	r3, [r3, #12]
 80003d4:	4a1c      	ldr	r2, [pc, #112]	@ (8000448 <CAN1_init+0x160>)
 80003d6:	f423 3300 	bic.w	r3, r3, #131072	@ 0x20000
 80003da:	60d3      	str	r3, [r2, #12]
	GPIOB->PUPDR &= ~(1<<18);
 80003dc:	4b1a      	ldr	r3, [pc, #104]	@ (8000448 <CAN1_init+0x160>)
 80003de:	68db      	ldr	r3, [r3, #12]
 80003e0:	4a19      	ldr	r2, [pc, #100]	@ (8000448 <CAN1_init+0x160>)
 80003e2:	f423 2380 	bic.w	r3, r3, #262144	@ 0x40000
 80003e6:	60d3      	str	r3, [r2, #12]
	GPIOB->PUPDR &= ~(1<<19);
 80003e8:	4b17      	ldr	r3, [pc, #92]	@ (8000448 <CAN1_init+0x160>)
 80003ea:	68db      	ldr	r3, [r3, #12]
 80003ec:	4a16      	ldr	r2, [pc, #88]	@ (8000448 <CAN1_init+0x160>)
 80003ee:	f423 2300 	bic.w	r3, r3, #524288	@ 0x80000
 80003f2:	60d3      	str	r3, [r2, #12]
	//Initialized CAN1
	CAN1->MCR |=(1<<0); //Request Initialized Mode
 80003f4:	4b15      	ldr	r3, [pc, #84]	@ (800044c <CAN1_init+0x164>)
 80003f6:	681b      	ldr	r3, [r3, #0]
 80003f8:	4a14      	ldr	r2, [pc, #80]	@ (800044c <CAN1_init+0x164>)
 80003fa:	f043 0301 	orr.w	r3, r3, #1
 80003fe:	6013      	str	r3, [r2, #0]
	while(!(CAN1->MSR & (1<<0))); //Wait for Initialized Mode
 8000400:	bf00      	nop
 8000402:	4b12      	ldr	r3, [pc, #72]	@ (800044c <CAN1_init+0x164>)
 8000404:	685b      	ldr	r3, [r3, #4]
 8000406:	f003 0301 	and.w	r3, r3, #1
 800040a:	2b00      	cmp	r3, #0
 800040c:	d0f9      	beq.n	8000402 <CAN1_init+0x11a>
	CAN1->BTR &= ~(1<<25);
	//Time segment 2 is 2 => 2+1 =3
	CAN1->BTR &= ~(1<<20);
	CAN1->BTR |= (1<<21);
	CAN1->BTR &= ~(1<<22);*/
	CAN1->BTR = (0 << 24) | (3 << CAN_BTR_BRP_Pos) | (11 << CAN_BTR_TS1_Pos) | (2 << CAN_BTR_TS2_Pos);
 800040e:	4b0f      	ldr	r3, [pc, #60]	@ (800044c <CAN1_init+0x164>)
 8000410:	4a0f      	ldr	r2, [pc, #60]	@ (8000450 <CAN1_init+0x168>)
 8000412:	61da      	str	r2, [r3, #28]
	//Leave Initialized Mode
	CAN1->MCR &= ~(1<<0); //Leave Initialized Mode
 8000414:	4b0d      	ldr	r3, [pc, #52]	@ (800044c <CAN1_init+0x164>)
 8000416:	681b      	ldr	r3, [r3, #0]
 8000418:	4a0c      	ldr	r2, [pc, #48]	@ (800044c <CAN1_init+0x164>)
 800041a:	f023 0301 	bic.w	r3, r3, #1
 800041e:	6013      	str	r3, [r2, #0]
	CAN1->MCR &= ~(1<<1); //Exit for Sleep Mode
 8000420:	4b0a      	ldr	r3, [pc, #40]	@ (800044c <CAN1_init+0x164>)
 8000422:	681b      	ldr	r3, [r3, #0]
 8000424:	4a09      	ldr	r2, [pc, #36]	@ (800044c <CAN1_init+0x164>)
 8000426:	f023 0302 	bic.w	r3, r3, #2
 800042a:	6013      	str	r3, [r2, #0]
	while(CAN1->MSR & (1<<0)); //Wait for Normal Mode
 800042c:	bf00      	nop
 800042e:	4b07      	ldr	r3, [pc, #28]	@ (800044c <CAN1_init+0x164>)
 8000430:	685b      	ldr	r3, [r3, #4]
 8000432:	f003 0301 	and.w	r3, r3, #1
 8000436:	2b00      	cmp	r3, #0
 8000438:	d1f9      	bne.n	800042e <CAN1_init+0x146>
	Filter_config();
 800043a:	f000 f80b 	bl	8000454 <Filter_config>
}
 800043e:	bf00      	nop
 8000440:	bd80      	pop	{r7, pc}
 8000442:	bf00      	nop
 8000444:	40023800 	.word	0x40023800
 8000448:	40020400 	.word	0x40020400
 800044c:	40006400 	.word	0x40006400
 8000450:	002b0003 	.word	0x002b0003

08000454 <Filter_config>:
void Filter_config(void)
{
 8000454:	b480      	push	{r7}
 8000456:	af00      	add	r7, sp, #0
	//Filter Initialization mode
	CAN1->FMR |=(1<<0);
 8000458:	4b25      	ldr	r3, [pc, #148]	@ (80004f0 <Filter_config+0x9c>)
 800045a:	f8d3 3200 	ldr.w	r3, [r3, #512]	@ 0x200
 800045e:	4a24      	ldr	r2, [pc, #144]	@ (80004f0 <Filter_config+0x9c>)
 8000460:	f043 0301 	orr.w	r3, r3, #1
 8000464:	f8c2 3200 	str.w	r3, [r2, #512]	@ 0x200
	//Filter 0 Deactive
	CAN1->FA1R &= ~(1<<0);
 8000468:	4b21      	ldr	r3, [pc, #132]	@ (80004f0 <Filter_config+0x9c>)
 800046a:	f8d3 321c 	ldr.w	r3, [r3, #540]	@ 0x21c
 800046e:	4a20      	ldr	r2, [pc, #128]	@ (80004f0 <Filter_config+0x9c>)
 8000470:	f023 0301 	bic.w	r3, r3, #1
 8000474:	f8c2 321c 	str.w	r3, [r2, #540]	@ 0x21c
	//Mask mode
	CAN1->FM1R &= ~(1<<0);
 8000478:	4b1d      	ldr	r3, [pc, #116]	@ (80004f0 <Filter_config+0x9c>)
 800047a:	f8d3 3204 	ldr.w	r3, [r3, #516]	@ 0x204
 800047e:	4a1c      	ldr	r2, [pc, #112]	@ (80004f0 <Filter_config+0x9c>)
 8000480:	f023 0301 	bic.w	r3, r3, #1
 8000484:	f8c2 3204 	str.w	r3, [r2, #516]	@ 0x204
	//Single 32 Bit scale set
	CAN1->FS1R |= (1<<0);
 8000488:	4b19      	ldr	r3, [pc, #100]	@ (80004f0 <Filter_config+0x9c>)
 800048a:	f8d3 320c 	ldr.w	r3, [r3, #524]	@ 0x20c
 800048e:	4a18      	ldr	r2, [pc, #96]	@ (80004f0 <Filter_config+0x9c>)
 8000490:	f043 0301 	orr.w	r3, r3, #1
 8000494:	f8c2 320c 	str.w	r3, [r2, #524]	@ 0x20c
	CAN1->sFilterRegister[0].FR1 = (0x01 << 21); // Identifier Set
 8000498:	4b15      	ldr	r3, [pc, #84]	@ (80004f0 <Filter_config+0x9c>)
 800049a:	f44f 1200 	mov.w	r2, #2097152	@ 0x200000
 800049e:	f8c3 2240 	str.w	r2, [r3, #576]	@ 0x240
	CAN1->sFilterRegister[0].FR2 = 0xFFE00000; // Mask Set
 80004a2:	4b13      	ldr	r3, [pc, #76]	@ (80004f0 <Filter_config+0x9c>)
 80004a4:	4a13      	ldr	r2, [pc, #76]	@ (80004f4 <Filter_config+0xa0>)
 80004a6:	f8c3 2244 	str.w	r2, [r3, #580]	@ 0x244
	//Set FIFO 0 (Zero) Enable
	CAN1->FFA1R &= ~(1<<0);
 80004aa:	4b11      	ldr	r3, [pc, #68]	@ (80004f0 <Filter_config+0x9c>)
 80004ac:	f8d3 3214 	ldr.w	r3, [r3, #532]	@ 0x214
 80004b0:	4a0f      	ldr	r2, [pc, #60]	@ (80004f0 <Filter_config+0x9c>)
 80004b2:	f023 0301 	bic.w	r3, r3, #1
 80004b6:	f8c2 3214 	str.w	r3, [r2, #532]	@ 0x214
	//Filter 0 Active
	CAN1->FA1R |= (1<<0);
 80004ba:	4b0d      	ldr	r3, [pc, #52]	@ (80004f0 <Filter_config+0x9c>)
 80004bc:	f8d3 321c 	ldr.w	r3, [r3, #540]	@ 0x21c
 80004c0:	4a0b      	ldr	r2, [pc, #44]	@ (80004f0 <Filter_config+0x9c>)
 80004c2:	f043 0301 	orr.w	r3, r3, #1
 80004c6:	f8c2 321c 	str.w	r3, [r2, #540]	@ 0x21c
	//Leave The Initialization mode
	CAN1->FMR &= ~(1<<0);
 80004ca:	4b09      	ldr	r3, [pc, #36]	@ (80004f0 <Filter_config+0x9c>)
 80004cc:	f8d3 3200 	ldr.w	r3, [r3, #512]	@ 0x200
 80004d0:	4a07      	ldr	r2, [pc, #28]	@ (80004f0 <Filter_config+0x9c>)
 80004d2:	f023 0301 	bic.w	r3, r3, #1
 80004d6:	f8c2 3200 	str.w	r3, [r2, #512]	@ 0x200
	//Enable the Interrupt FIFO 0(Zero) Message Pending Interrupt Enable
	CAN1->IER |= (1<<1);
 80004da:	4b05      	ldr	r3, [pc, #20]	@ (80004f0 <Filter_config+0x9c>)
 80004dc:	695b      	ldr	r3, [r3, #20]
 80004de:	4a04      	ldr	r2, [pc, #16]	@ (80004f0 <Filter_config+0x9c>)
 80004e0:	f043 0302 	orr.w	r3, r3, #2
 80004e4:	6153      	str	r3, [r2, #20]
}
 80004e6:	bf00      	nop
 80004e8:	46bd      	mov	sp, r7
 80004ea:	f85d 7b04 	ldr.w	r7, [sp], #4
 80004ee:	4770      	bx	lr
 80004f0:	40006400 	.word	0x40006400
 80004f4:	ffe00000 	.word	0xffe00000

080004f8 <CAN1_RX0_IRQHandler>:

void CAN1_RX0_IRQHandler(void)
{
 80004f8:	b580      	push	{r7, lr}
 80004fa:	af00      	add	r7, sp, #0
	if(CAN1->RF0R & (1<<0))
 80004fc:	4b24      	ldr	r3, [pc, #144]	@ (8000590 <CAN1_RX0_IRQHandler+0x98>)
 80004fe:	68db      	ldr	r3, [r3, #12]
 8000500:	f003 0301 	and.w	r3, r3, #1
 8000504:	2b00      	cmp	r3, #0
 8000506:	d041      	beq.n	800058c <CAN1_RX0_IRQHandler+0x94>
	{

		received_data[0]= (uint8_t)(((0xFFUL << (0U)) & CAN1->sFIFOMailBox[0].RDLR)>>0U);
 8000508:	4b21      	ldr	r3, [pc, #132]	@ (8000590 <CAN1_RX0_IRQHandler+0x98>)
 800050a:	f8d3 31b8 	ldr.w	r3, [r3, #440]	@ 0x1b8
 800050e:	b2da      	uxtb	r2, r3
 8000510:	4b20      	ldr	r3, [pc, #128]	@ (8000594 <CAN1_RX0_IRQHandler+0x9c>)
 8000512:	701a      	strb	r2, [r3, #0]
		received_data[1]= (uint8_t)(((0xFFUL << (8U)) & CAN1->sFIFOMailBox[0].RDLR)>>8U);
 8000514:	4b1e      	ldr	r3, [pc, #120]	@ (8000590 <CAN1_RX0_IRQHandler+0x98>)
 8000516:	f8d3 31b8 	ldr.w	r3, [r3, #440]	@ 0x1b8
 800051a:	0a1b      	lsrs	r3, r3, #8
 800051c:	b2da      	uxtb	r2, r3
 800051e:	4b1d      	ldr	r3, [pc, #116]	@ (8000594 <CAN1_RX0_IRQHandler+0x9c>)
 8000520:	705a      	strb	r2, [r3, #1]
		received_data[2]= (uint8_t)(((0xFFUL << (16U)) & CAN1->sFIFOMailBox[0].RDLR)>>16U);
 8000522:	4b1b      	ldr	r3, [pc, #108]	@ (8000590 <CAN1_RX0_IRQHandler+0x98>)
 8000524:	f8d3 31b8 	ldr.w	r3, [r3, #440]	@ 0x1b8
 8000528:	0c1b      	lsrs	r3, r3, #16
 800052a:	b2da      	uxtb	r2, r3
 800052c:	4b19      	ldr	r3, [pc, #100]	@ (8000594 <CAN1_RX0_IRQHandler+0x9c>)
 800052e:	709a      	strb	r2, [r3, #2]
		received_data[3]= (uint8_t)(((0xFFUL << (24U)) & CAN1->sFIFOMailBox[0].RDLR)>>24U);
 8000530:	4b17      	ldr	r3, [pc, #92]	@ (8000590 <CAN1_RX0_IRQHandler+0x98>)
 8000532:	f8d3 31b8 	ldr.w	r3, [r3, #440]	@ 0x1b8
 8000536:	0e1b      	lsrs	r3, r3, #24
 8000538:	b2da      	uxtb	r2, r3
 800053a:	4b16      	ldr	r3, [pc, #88]	@ (8000594 <CAN1_RX0_IRQHandler+0x9c>)
 800053c:	70da      	strb	r2, [r3, #3]
		received_data[4]= (uint8_t)(((0xFFUL << (0U)) & CAN1->sFIFOMailBox[0].RDHR)>>0U);
 800053e:	4b14      	ldr	r3, [pc, #80]	@ (8000590 <CAN1_RX0_IRQHandler+0x98>)
 8000540:	f8d3 31bc 	ldr.w	r3, [r3, #444]	@ 0x1bc
 8000544:	b2da      	uxtb	r2, r3
 8000546:	4b13      	ldr	r3, [pc, #76]	@ (8000594 <CAN1_RX0_IRQHandler+0x9c>)
 8000548:	711a      	strb	r2, [r3, #4]
		received_data[5]= (uint8_t)(((0xFFUL << (8U)) & CAN1->sFIFOMailBox[0].RDHR)>>8U);
 800054a:	4b11      	ldr	r3, [pc, #68]	@ (8000590 <CAN1_RX0_IRQHandler+0x98>)
 800054c:	f8d3 31bc 	ldr.w	r3, [r3, #444]	@ 0x1bc
 8000550:	0a1b      	lsrs	r3, r3, #8
 8000552:	b2da      	uxtb	r2, r3
 8000554:	4b0f      	ldr	r3, [pc, #60]	@ (8000594 <CAN1_RX0_IRQHandler+0x9c>)
 8000556:	715a      	strb	r2, [r3, #5]
		received_data[6]= (uint8_t)(((0xFFUL << (16U)) & CAN1->sFIFOMailBox[0].RDHR)>>16U);
 8000558:	4b0d      	ldr	r3, [pc, #52]	@ (8000590 <CAN1_RX0_IRQHandler+0x98>)
 800055a:	f8d3 31bc 	ldr.w	r3, [r3, #444]	@ 0x1bc
 800055e:	0c1b      	lsrs	r3, r3, #16
 8000560:	b2da      	uxtb	r2, r3
 8000562:	4b0c      	ldr	r3, [pc, #48]	@ (8000594 <CAN1_RX0_IRQHandler+0x9c>)
 8000564:	719a      	strb	r2, [r3, #6]
		received_data[7]= (uint8_t)(((0xFFUL << (24U)) & CAN1->sFIFOMailBox[0].RDHR)>>24U);
 8000566:	4b0a      	ldr	r3, [pc, #40]	@ (8000590 <CAN1_RX0_IRQHandler+0x98>)
 8000568:	f8d3 31bc 	ldr.w	r3, [r3, #444]	@ 0x1bc
 800056c:	0e1b      	lsrs	r3, r3, #24
 800056e:	b2da      	uxtb	r2, r3
 8000570:	4b08      	ldr	r3, [pc, #32]	@ (8000594 <CAN1_RX0_IRQHandler+0x9c>)
 8000572:	71da      	strb	r2, [r3, #7]
	    // Release the FIFO 0 (Zero)
		CAN1->RF0R |= (1<<5);
 8000574:	4b06      	ldr	r3, [pc, #24]	@ (8000590 <CAN1_RX0_IRQHandler+0x98>)
 8000576:	68db      	ldr	r3, [r3, #12]
 8000578:	4a05      	ldr	r2, [pc, #20]	@ (8000590 <CAN1_RX0_IRQHandler+0x98>)
 800057a:	f043 0320 	orr.w	r3, r3, #32
 800057e:	60d3      	str	r3, [r2, #12]
		//Verify via UART
		uart_write(rsg);
 8000580:	4805      	ldr	r0, [pc, #20]	@ (8000598 <CAN1_RX0_IRQHandler+0xa0>)
 8000582:	f7ff fe8b 	bl	800029c <uart_write>
		uart_write(received_data);
 8000586:	4803      	ldr	r0, [pc, #12]	@ (8000594 <CAN1_RX0_IRQHandler+0x9c>)
 8000588:	f7ff fe88 	bl	800029c <uart_write>
	}
}
 800058c:	bf00      	nop
 800058e:	bd80      	pop	{r7, pc}
 8000590:	40006400 	.word	0x40006400
 8000594:	20000034 	.word	0x20000034
 8000598:	20000000 	.word	0x20000000

0800059c <main>:
int main(void)
{
 800059c:	b580      	push	{r7, lr}
 800059e:	af00      	add	r7, sp, #0
	uart_tx_init();
 80005a0:	f7ff fe30 	bl	8000204 <uart_tx_init>
	CAN1_init();
 80005a4:	f7ff fea0 	bl	80002e8 <CAN1_init>
	NVIC_EnableIRQ(CAN1_RX0_IRQn);
 80005a8:	2014      	movs	r0, #20
 80005aa:	f7ff fe0d 	bl	80001c8 <__NVIC_EnableIRQ>
	while(1)
 80005ae:	bf00      	nop
 80005b0:	e7fd      	b.n	80005ae <main+0x12>

080005b2 <NMI_Handler>:
/******************************************************************************/
/**
  * @brief This function handles Non maskable interrupt.
  */
void NMI_Handler(void)
{
 80005b2:	b480      	push	{r7}
 80005b4:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN NonMaskableInt_IRQn 0 */

  /* USER CODE END NonMaskableInt_IRQn 0 */
  /* USER CODE BEGIN NonMaskableInt_IRQn 1 */
   while (1)
 80005b6:	bf00      	nop
 80005b8:	e7fd      	b.n	80005b6 <NMI_Handler+0x4>

080005ba <HardFault_Handler>:

/**
  * @brief This function handles Hard fault interrupt.
  */
void HardFault_Handler(void)
{
 80005ba:	b480      	push	{r7}
 80005bc:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN HardFault_IRQn 0 */

  /* USER CODE END HardFault_IRQn 0 */
  while (1)
 80005be:	bf00      	nop
 80005c0:	e7fd      	b.n	80005be <HardFault_Handler+0x4>

080005c2 <MemManage_Handler>:

/**
  * @brief This function handles Memory management fault.
  */
void MemManage_Handler(void)
{
 80005c2:	b480      	push	{r7}
 80005c4:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MemoryManagement_IRQn 0 */

  /* USER CODE END MemoryManagement_IRQn 0 */
  while (1)
 80005c6:	bf00      	nop
 80005c8:	e7fd      	b.n	80005c6 <MemManage_Handler+0x4>

080005ca <BusFault_Handler>:

/**
  * @brief This function handles Pre-fetch fault, memory access fault.
  */
void BusFault_Handler(void)
{
 80005ca:	b480      	push	{r7}
 80005cc:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN BusFault_IRQn 0 */

  /* USER CODE END BusFault_IRQn 0 */
  while (1)
 80005ce:	bf00      	nop
 80005d0:	e7fd      	b.n	80005ce <BusFault_Handler+0x4>

080005d2 <UsageFault_Handler>:

/**
  * @brief This function handles Undefined instruction or illegal state.
  */
void UsageFault_Handler(void)
{
 80005d2:	b480      	push	{r7}
 80005d4:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN UsageFault_IRQn 0 */

  /* USER CODE END UsageFault_IRQn 0 */
  while (1)
 80005d6:	bf00      	nop
 80005d8:	e7fd      	b.n	80005d6 <UsageFault_Handler+0x4>

080005da <SVC_Handler>:

/**
  * @brief This function handles System service call via SWI instruction.
  */
void SVC_Handler(void)
{
 80005da:	b480      	push	{r7}
 80005dc:	af00      	add	r7, sp, #0

  /* USER CODE END SVCall_IRQn 0 */
  /* USER CODE BEGIN SVCall_IRQn 1 */

  /* USER CODE END SVCall_IRQn 1 */
}
 80005de:	bf00      	nop
 80005e0:	46bd      	mov	sp, r7
 80005e2:	f85d 7b04 	ldr.w	r7, [sp], #4
 80005e6:	4770      	bx	lr

080005e8 <DebugMon_Handler>:

/**
  * @brief This function handles Debug monitor.
  */
void DebugMon_Handler(void)
{
 80005e8:	b480      	push	{r7}
 80005ea:	af00      	add	r7, sp, #0

  /* USER CODE END DebugMonitor_IRQn 0 */
  /* USER CODE BEGIN DebugMonitor_IRQn 1 */

  /* USER CODE END DebugMonitor_IRQn 1 */
}
 80005ec:	bf00      	nop
 80005ee:	46bd      	mov	sp, r7
 80005f0:	f85d 7b04 	ldr.w	r7, [sp], #4
 80005f4:	4770      	bx	lr

080005f6 <PendSV_Handler>:

/**
  * @brief This function handles Pendable request for system service.
  */
void PendSV_Handler(void)
{
 80005f6:	b480      	push	{r7}
 80005f8:	af00      	add	r7, sp, #0

  /* USER CODE END PendSV_IRQn 0 */
  /* USER CODE BEGIN PendSV_IRQn 1 */

  /* USER CODE END PendSV_IRQn 1 */
}
 80005fa:	bf00      	nop
 80005fc:	46bd      	mov	sp, r7
 80005fe:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000602:	4770      	bx	lr

08000604 <SysTick_Handler>:

/**
  * @brief This function handles System tick timer.
  */
void SysTick_Handler(void)
{
 8000604:	b580      	push	{r7, lr}
 8000606:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN SysTick_IRQn 0 */

  /* USER CODE END SysTick_IRQn 0 */
  HAL_IncTick();
 8000608:	f000 f83e 	bl	8000688 <HAL_IncTick>
  /* USER CODE BEGIN SysTick_IRQn 1 */

  /* USER CODE END SysTick_IRQn 1 */
}
 800060c:	bf00      	nop
 800060e:	bd80      	pop	{r7, pc}

08000610 <SystemInit>:
  *         configuration.
  * @param  None
  * @retval None
  */
void SystemInit(void)
{
 8000610:	b480      	push	{r7}
 8000612:	af00      	add	r7, sp, #0
  /* FPU settings ------------------------------------------------------------*/
  #if (__FPU_PRESENT == 1) && (__FPU_USED == 1)
    SCB->CPACR |= ((3UL << 10*2)|(3UL << 11*2));  /* set CP10 and CP11 Full Access */
 8000614:	4b06      	ldr	r3, [pc, #24]	@ (8000630 <SystemInit+0x20>)
 8000616:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 800061a:	4a05      	ldr	r2, [pc, #20]	@ (8000630 <SystemInit+0x20>)
 800061c:	f443 0370 	orr.w	r3, r3, #15728640	@ 0xf00000
 8000620:	f8c2 3088 	str.w	r3, [r2, #136]	@ 0x88

  /* Configure the Vector Table location -------------------------------------*/
#if defined(USER_VECT_TAB_ADDRESS)
  SCB->VTOR = VECT_TAB_BASE_ADDRESS | VECT_TAB_OFFSET; /* Vector Table Relocation in Internal SRAM */
#endif /* USER_VECT_TAB_ADDRESS */
}
 8000624:	bf00      	nop
 8000626:	46bd      	mov	sp, r7
 8000628:	f85d 7b04 	ldr.w	r7, [sp], #4
 800062c:	4770      	bx	lr
 800062e:	bf00      	nop
 8000630:	e000ed00 	.word	0xe000ed00

08000634 <Reset_Handler>:

    .section  .text.Reset_Handler
  .weak  Reset_Handler
  .type  Reset_Handler, %function
Reset_Handler:  
  ldr   sp, =_estack     /* set stack pointer */
 8000634:	f8df d034 	ldr.w	sp, [pc, #52]	@ 800066c <LoopFillZerobss+0xe>
  
/* Call the clock system initialization function.*/
  bl  SystemInit  
 8000638:	f7ff ffea 	bl	8000610 <SystemInit>

/* Copy the data segment initializers from flash to SRAM */  
  ldr r0, =_sdata
 800063c:	480c      	ldr	r0, [pc, #48]	@ (8000670 <LoopFillZerobss+0x12>)
  ldr r1, =_edata
 800063e:	490d      	ldr	r1, [pc, #52]	@ (8000674 <LoopFillZerobss+0x16>)
  ldr r2, =_sidata
 8000640:	4a0d      	ldr	r2, [pc, #52]	@ (8000678 <LoopFillZerobss+0x1a>)
  movs r3, #0
 8000642:	2300      	movs	r3, #0
  b LoopCopyDataInit
 8000644:	e002      	b.n	800064c <LoopCopyDataInit>

08000646 <CopyDataInit>:

CopyDataInit:
  ldr r4, [r2, r3]
 8000646:	58d4      	ldr	r4, [r2, r3]
  str r4, [r0, r3]
 8000648:	50c4      	str	r4, [r0, r3]
  adds r3, r3, #4
 800064a:	3304      	adds	r3, #4

0800064c <LoopCopyDataInit>:

LoopCopyDataInit:
  adds r4, r0, r3
 800064c:	18c4      	adds	r4, r0, r3
  cmp r4, r1
 800064e:	428c      	cmp	r4, r1
  bcc CopyDataInit
 8000650:	d3f9      	bcc.n	8000646 <CopyDataInit>
  
/* Zero fill the bss segment. */
  ldr r2, =_sbss
 8000652:	4a0a      	ldr	r2, [pc, #40]	@ (800067c <LoopFillZerobss+0x1e>)
  ldr r4, =_ebss
 8000654:	4c0a      	ldr	r4, [pc, #40]	@ (8000680 <LoopFillZerobss+0x22>)
  movs r3, #0
 8000656:	2300      	movs	r3, #0
  b LoopFillZerobss
 8000658:	e001      	b.n	800065e <LoopFillZerobss>

0800065a <FillZerobss>:

FillZerobss:
  str  r3, [r2]
 800065a:	6013      	str	r3, [r2, #0]
  adds r2, r2, #4
 800065c:	3204      	adds	r2, #4

0800065e <LoopFillZerobss>:

LoopFillZerobss:
  cmp r2, r4
 800065e:	42a2      	cmp	r2, r4
  bcc FillZerobss
 8000660:	d3fb      	bcc.n	800065a <FillZerobss>
 
/* Call static constructors */
    bl __libc_init_array
 8000662:	f000 f825 	bl	80006b0 <__libc_init_array>
/* Call the application's entry point.*/
  bl  main
 8000666:	f7ff ff99 	bl	800059c <main>
  bx  lr    
 800066a:	4770      	bx	lr
  ldr   sp, =_estack     /* set stack pointer */
 800066c:	20020000 	.word	0x20020000
  ldr r0, =_sdata
 8000670:	20000000 	.word	0x20000000
  ldr r1, =_edata
 8000674:	20000018 	.word	0x20000018
  ldr r2, =_sidata
 8000678:	08000718 	.word	0x08000718
  ldr r2, =_sbss
 800067c:	20000018 	.word	0x20000018
  ldr r4, =_ebss
 8000680:	20000040 	.word	0x20000040

08000684 <ADC_IRQHandler>:
 * @retval None       
*/
    .section  .text.Default_Handler,"ax",%progbits
Default_Handler:
Infinite_Loop:
  b  Infinite_Loop
 8000684:	e7fe      	b.n	8000684 <ADC_IRQHandler>
	...

08000688 <HAL_IncTick>:
 * @note This function is declared as __weak to be overwritten in case of other 
  *      implementations in user file.
  * @retval None
  */
__weak void HAL_IncTick(void)
{
 8000688:	b480      	push	{r7}
 800068a:	af00      	add	r7, sp, #0
  uwTick += uwTickFreq;
 800068c:	4b06      	ldr	r3, [pc, #24]	@ (80006a8 <HAL_IncTick+0x20>)
 800068e:	781b      	ldrb	r3, [r3, #0]
 8000690:	461a      	mov	r2, r3
 8000692:	4b06      	ldr	r3, [pc, #24]	@ (80006ac <HAL_IncTick+0x24>)
 8000694:	681b      	ldr	r3, [r3, #0]
 8000696:	4413      	add	r3, r2
 8000698:	4a04      	ldr	r2, [pc, #16]	@ (80006ac <HAL_IncTick+0x24>)
 800069a:	6013      	str	r3, [r2, #0]
}
 800069c:	bf00      	nop
 800069e:	46bd      	mov	sp, r7
 80006a0:	f85d 7b04 	ldr.w	r7, [sp], #4
 80006a4:	4770      	bx	lr
 80006a6:	bf00      	nop
 80006a8:	20000014 	.word	0x20000014
 80006ac:	2000003c 	.word	0x2000003c

080006b0 <__libc_init_array>:
 80006b0:	b570      	push	{r4, r5, r6, lr}
 80006b2:	4d0d      	ldr	r5, [pc, #52]	@ (80006e8 <__libc_init_array+0x38>)
 80006b4:	4c0d      	ldr	r4, [pc, #52]	@ (80006ec <__libc_init_array+0x3c>)
 80006b6:	1b64      	subs	r4, r4, r5
 80006b8:	10a4      	asrs	r4, r4, #2
 80006ba:	2600      	movs	r6, #0
 80006bc:	42a6      	cmp	r6, r4
 80006be:	d109      	bne.n	80006d4 <__libc_init_array+0x24>
 80006c0:	4d0b      	ldr	r5, [pc, #44]	@ (80006f0 <__libc_init_array+0x40>)
 80006c2:	4c0c      	ldr	r4, [pc, #48]	@ (80006f4 <__libc_init_array+0x44>)
 80006c4:	f000 f818 	bl	80006f8 <_init>
 80006c8:	1b64      	subs	r4, r4, r5
 80006ca:	10a4      	asrs	r4, r4, #2
 80006cc:	2600      	movs	r6, #0
 80006ce:	42a6      	cmp	r6, r4
 80006d0:	d105      	bne.n	80006de <__libc_init_array+0x2e>
 80006d2:	bd70      	pop	{r4, r5, r6, pc}
 80006d4:	f855 3b04 	ldr.w	r3, [r5], #4
 80006d8:	4798      	blx	r3
 80006da:	3601      	adds	r6, #1
 80006dc:	e7ee      	b.n	80006bc <__libc_init_array+0xc>
 80006de:	f855 3b04 	ldr.w	r3, [r5], #4
 80006e2:	4798      	blx	r3
 80006e4:	3601      	adds	r6, #1
 80006e6:	e7f2      	b.n	80006ce <__libc_init_array+0x1e>
 80006e8:	08000710 	.word	0x08000710
 80006ec:	08000710 	.word	0x08000710
 80006f0:	08000710 	.word	0x08000710
 80006f4:	08000714 	.word	0x08000714

080006f8 <_init>:
 80006f8:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 80006fa:	bf00      	nop
 80006fc:	bcf8      	pop	{r3, r4, r5, r6, r7}
 80006fe:	bc08      	pop	{r3}
 8000700:	469e      	mov	lr, r3
 8000702:	4770      	bx	lr

08000704 <_fini>:
 8000704:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8000706:	bf00      	nop
 8000708:	bcf8      	pop	{r3, r4, r5, r6, r7}
 800070a:	bc08      	pop	{r3}
 800070c:	469e      	mov	lr, r3
 800070e:	4770      	bx	lr
