// Seed: 3497767898
module module_0 (
    input supply0 id_0,
    input tri0 id_1,
    input tri0 id_2,
    output supply0 id_3,
    input wand id_4,
    output wand id_5,
    input tri0 id_6,
    output tri id_7,
    input wand id_8,
    output wor id_9,
    input supply0 id_10,
    input tri id_11,
    input tri1 id_12,
    input wand id_13,
    input supply1 id_14,
    output wire id_15,
    output tri id_16,
    output tri0 id_17,
    input tri0 id_18,
    output tri0 id_19,
    id_40,
    input tri1 id_20,
    output wire id_21,
    input wand id_22,
    output wire id_23,
    output wand id_24,
    input supply0 id_25,
    output wor id_26,
    output tri0 id_27,
    input supply0 id_28,
    input tri1 id_29,
    output tri1 id_30,
    output wand id_31,
    output tri1 id_32,
    output wor id_33,
    input supply0 id_34,
    output supply0 id_35,
    output uwire id_36,
    output uwire id_37,
    output tri0 id_38
);
  wire id_41;
  wire id_42;
  assign module_1.type_4 = 0;
endmodule
module module_1 (
    input wor id_0,
    input uwire id_1,
    output supply0 id_2,
    input supply1 id_3,
    input wand id_4,
    input supply0 id_5,
    output uwire id_6,
    output supply1 id_7#(
        .id_13(id_13),
        .id_14(1)
    ),
    input supply1 id_8,
    output uwire id_9,
    input wand id_10,
    input tri0 id_11
);
  wire id_15;
  always id_14 = "";
  wire id_16;
  wire id_17;
  module_0 modCall_1 (
      id_0,
      id_11,
      id_3,
      id_2,
      id_1,
      id_9,
      id_8,
      id_9,
      id_8,
      id_7,
      id_4,
      id_8,
      id_10,
      id_0,
      id_1,
      id_2,
      id_2,
      id_7,
      id_5,
      id_9,
      id_3,
      id_7,
      id_3,
      id_6,
      id_2,
      id_0,
      id_2,
      id_6,
      id_0,
      id_1,
      id_9,
      id_9,
      id_2,
      id_9,
      id_4,
      id_7,
      id_2,
      id_9,
      id_9
  );
endmodule
