---
layout:     post
title:      计算机组织与构造
subtitle:   
date:       2019-12-28
author:     Pkun
header-img: 
catalog: true
tags:
---



# COA19-Final_Review

## Concept

### Computer

General-purpose electronic digital computer

### Architecture(visible to programmer)

- 属性对程序的逻辑执行有直接的影响

- 指令集、表示数据类型的位数...
  - 栗子：是否有乘法指令

### Organization(transparent to programmer)

- 操作单元和他们之间的联系
- 控制信号、存储技术...
  - 栗子：实现乘法指令是使用硬件单元还是重复加法？

## Computer Performance

- 性能提升
  - CPU：速度
  - Memory：容量，速度
  - I/O：速度，容量

- 主要任务是提高CPU的执行速度
  - 缩小时钟周期
  - 加快指令执行
  - MIPS和MFLOPS

## The von Neumann machine

**idea**：main memory storing programs and data

![von_Neumann_machine](https://raw.githubusercontent.com/pppppkun/pppppkun.github.io/master/img/von_Neumann_machine.png)

## Computer Function

Execution of a program, which consists of a set of instructions stored in memory

## Instruction

- Instruction format
  - Opcode
  - Operand reference：addressing

- Instruction set design

## Instruction Execution

- Instruction cycle
  - ![instruction_cycle](https://raw.githubusercontent.com/pppppkun/pppppkun.github.io/master/img/instruction_cycle.png)

- Micro-operations

  - Each of the smaller cycles involves a series of steps, each of which involves the processor registers
    - These steps are referred to as micro-operations

  - fetch, indirect, execute, and interrupt

  - ![micro_operantions](https://raw.githubusercontent.com/pppppkun/pppppkun.github.io/master/img/micro_operantions.png)

## Instruction Pipelining

- Concept
  - If a product goes through various stages of production, products at various stages can be worked on simultaneously by laying the production process out in an assembly line
  - ![pipelining](https://raw.githubusercontent.com/pppppkun/pppppkun.github.io/master/img/pipelining.png)

- Performance：speedup factor
- Hazard
  - Structure hazard / hardware resource conflict
  - Data hazard / data dependency
  - Control hazard
    - ![control_hazard](https://raw.githubusercontent.com/pppppkun/pppppkun.github.io/master/img/control_hazard.png)

## Task of CPU

- The processor does the actual work by executing instructions specified in the program 
- Detailed 
  - Fetch instruction, Interpret instruction, Fetch data, Process data, Write data

- More detailed
  - ALU: algorithm and logical operations 
  - Control unit: generate control signals

### CPU : ALU

- Integer arithmetic
  - integer representation: complement
  - Full adder, serial carry adder, carry look ahead adder
  - Operation![ALU](https://raw.githubusercontent.com/pppppkun/pppppkun.github.io/master/img/ALU.png)
    - Addition: overflow
    - Subtraction
    - Multiplicaton: partial product, Booth's algorithm
    - Division: recover remainder, not recover remainder

### CPU : FPU

- Floating-point arithmetic

  - Floating- point representation
  - Operation![FPU](https://raw.githubusercontent.com/pppppkun/pppppkun.github.io/master/img/FPU.png)
    - Addition
    - Subtraction
    - Multiplication
    - Division

  - Precision consideration
    - Guard bits
    - Rounding

### CPU : ALU (cont.)

- Decimal arithmetic
  - Decimal representation
  - Operation
    - Addition
    - Subtraction

### CPU : Register

- User-visible registers
  - Enable the machine or assembly language programmer to minimize main memory references by optimizing use of registers
  - General purpose register, data register, address register, condition codes register

- Control and status registers
  - Used by the control unit to control the operation of the processor and by privileged, operating system programs to control the execution of programs
  - Program counter(PC), instruction register(IR), memory address register(MAR), memory buffer register(MBR), program status word(PSW)

![cpu_register](https://raw.githubusercontent.com/pppppkun/pppppkun.github.io/master/img/cpu_register.png)

### CPU : Control Unit

- Input/output of control unit
  - Control signal

- Implementation
  - Hardwired
  - Micro-programmed

![Control_unit](https://raw.githubusercontent.com/pppppkun/pppppkun.github.io/master/img/Control_unit.png)

### CPU : Interrupt

- A mechanism by which other modules (e.g. I/O) may interrupt normal sequence of processing
- Multiple interrupts

![interrupt](https://raw.githubusercontent.com/pppppkun/pppppkun.github.io/master/img/interrupt.png)

### Memory : Cache

- Principle
  - $T = T_c + PT_m$
- Average access time

- Design elements
  - Cache size
  - Mapping function
  - Replacement algorithm
  - Write policy
  - Line size
  - Number of caches

![cache](https://raw.githubusercontent.com/pppppkun/pppppkun.github.io/master/img/cache.png)

### Memory : Main Memory

- Memory cell
- Semiconductor memory types
- Memory array

![main_memory](https://raw.githubusercontent.com/pppppkun/pppppkun.github.io/master/img/main_memory.png)

### Memory : External Memory

- Magnetic disk

  - Data organization, formatting, read and write mechanism, physical characteristics, timing of a disk transfer
  - Timing of a disk transfer
  - Head scan algorithm
    - FCFS, SSTF, SCAN, C-SCAN, LOOK

  - Optical memory
  - Magnetic tape
    - Parallel vs. serial

### Memory : Virtual Memory

- Partitioning vs. paging
- Virtual memory
  - Size of page
  - Mapping function
  - Write policy
  - TLB

![virtual_memory](https://raw.githubusercontent.com/pppppkun/pppppkun.github.io/master/img/virtual_memory.png)

### Memory : Error

- Basic idea
  - Add some bits to store additional information for correction

- Process
- Type
  - Parity checking
  - Hamming code
  - Cyclic redundancy check

### Memory : RAID

- Redundant Array of Independent Disks
- Characteristic

![raid](https://raw.githubusercontent.com/pppppkun/pppppkun.github.io/master/img/raid.png)

### I/O

- External device
- I/O module : function, evolution, structure
- I/O operation technique
  - Programmed I/O
  - Interrupt driven I/O
  - Direct memory access
    - Stop CPU, cycle stealing, ...

- External interface: serial vs. parallel

![IO](https://raw.githubusercontent.com/pppppkun/pppppkun.github.io/master/img/IO.png)

### BUS

- Acommunication pathway connecting two or more devices
- Key characteristic
- Component: address, data, control
- Design elements
  - Arbitration: daisy chain, query by a counter, independently request, self selection, collision detection
  - Timing: synchronous, asynchronous, semi-synchronous, split bus transaction
  - Bus bandwidth

