Metric,Value
design__lint_error__count,0
design__lint_timing_construct__count,0
design__lint_warning__count,0
design__inferred_latch__count,0
design__instance__count,1534
design__instance__area,11036.8
design__instance_unmapped__count,0
synthesis__check_error__count,0
design__max_slew_violation__count__corner:nom_tt_025C_1v80,0
design__max_fanout_violation__count__corner:nom_tt_025C_1v80,2
design__max_cap_violation__count__corner:nom_tt_025C_1v80,0
power__internal__total,0.00019854675338137895
power__switching__total,0.00017090437177103013
power__leakage__total,1.1871400751317651E-8
power__total,0.0003694629995152354
clock__skew__worst_hold__corner:nom_tt_025C_1v80,-0.2537030102254874
clock__skew__worst_setup__corner:nom_tt_025C_1v80,0.2537030102254874
timing__hold__ws__corner:nom_tt_025C_1v80,0.3268097551747219
timing__setup__ws__corner:nom_tt_025C_1v80,0.3065050522365499
timing__hold__tns__corner:nom_tt_025C_1v80,0.0
timing__setup__tns__corner:nom_tt_025C_1v80,0.0
timing__hold__wns__corner:nom_tt_025C_1v80,0
timing__setup__wns__corner:nom_tt_025C_1v80,0.0
timing__hold_vio__count__corner:nom_tt_025C_1v80,0
timing__hold_r2r__ws__corner:nom_tt_025C_1v80,0.326810
timing__hold_r2r_vio__count__corner:nom_tt_025C_1v80,0
timing__setup_vio__count__corner:nom_tt_025C_1v80,0
timing__setup_r2r__ws__corner:nom_tt_025C_1v80,Infinity
timing__setup_r2r_vio__count__corner:nom_tt_025C_1v80,0
design__max_slew_violation__count__corner:nom_ss_100C_1v60,90
design__max_fanout_violation__count__corner:nom_ss_100C_1v60,2
design__max_cap_violation__count__corner:nom_ss_100C_1v60,0
clock__skew__worst_hold__corner:nom_ss_100C_1v60,-0.25641953175454435
clock__skew__worst_setup__corner:nom_ss_100C_1v60,0.25641953175454435
timing__hold__ws__corner:nom_ss_100C_1v60,0.8573787478216036
timing__setup__ws__corner:nom_ss_100C_1v60,-10.098434374548624
timing__hold__tns__corner:nom_ss_100C_1v60,0.0
timing__setup__tns__corner:nom_ss_100C_1v60,-60.52554539985183
timing__hold__wns__corner:nom_ss_100C_1v60,0
timing__setup__wns__corner:nom_ss_100C_1v60,-10.098434374548624
timing__hold_vio__count__corner:nom_ss_100C_1v60,0
timing__hold_r2r__ws__corner:nom_ss_100C_1v60,0.857379
timing__hold_r2r_vio__count__corner:nom_ss_100C_1v60,0
timing__setup_vio__count__corner:nom_ss_100C_1v60,6
timing__setup_r2r__ws__corner:nom_ss_100C_1v60,Infinity
timing__setup_r2r_vio__count__corner:nom_ss_100C_1v60,0
design__max_slew_violation__count__corner:nom_ff_n40C_1v95,0
design__max_fanout_violation__count__corner:nom_ff_n40C_1v95,2
design__max_cap_violation__count__corner:nom_ff_n40C_1v95,0
clock__skew__worst_hold__corner:nom_ff_n40C_1v95,-0.25293173826846727
clock__skew__worst_setup__corner:nom_ff_n40C_1v95,0.25293173826846727
timing__hold__ws__corner:nom_ff_n40C_1v95,0.12341952809080825
timing__setup__ws__corner:nom_ff_n40C_1v95,4.466572127472703
timing__hold__tns__corner:nom_ff_n40C_1v95,0.0
timing__setup__tns__corner:nom_ff_n40C_1v95,0.0
timing__hold__wns__corner:nom_ff_n40C_1v95,0
timing__setup__wns__corner:nom_ff_n40C_1v95,0.0
timing__hold_vio__count__corner:nom_ff_n40C_1v95,0
timing__hold_r2r__ws__corner:nom_ff_n40C_1v95,0.123420
timing__hold_r2r_vio__count__corner:nom_ff_n40C_1v95,0
timing__setup_vio__count__corner:nom_ff_n40C_1v95,0
timing__setup_r2r__ws__corner:nom_ff_n40C_1v95,Infinity
timing__setup_r2r_vio__count__corner:nom_ff_n40C_1v95,0
design__max_slew_violation__count,130
design__max_fanout_violation__count,2
design__max_cap_violation__count,0
clock__skew__worst_hold,-0.25242283977516206
clock__skew__worst_setup,0.25242283977516206
timing__hold__ws,0.12012169376961694
timing__setup__ws,-10.496189103849044
timing__hold__tns,0.0
timing__setup__tns,-62.91239351989447
timing__hold__wns,0
timing__setup__wns,-10.496189103849044
timing__hold_vio__count,0
timing__hold_r2r__ws,0.120122
timing__hold_r2r_vio__count,0
timing__setup_vio__count,18
timing__setup_r2r__ws,inf
timing__setup_r2r_vio__count,0
design__die__bbox,0.0 0.0 161.0 111.52
design__core__bbox,2.76 2.72 158.24 108.8
design__io,45
design__die__area,17954.7
design__core__area,16493.3
design__instance__count__stdcell,1534
design__instance__area__stdcell,11036.8
design__instance__count__macros,0
design__instance__area__macros,0
design__instance__utilization,0.66917
design__instance__utilization__stdcell,0.66917
design__instance__count__class:buffer,2
design__instance__count__class:inverter,31
design__instance__count__class:sequential_cell,34
design__instance__count__class:multi_input_combinational_cell,1077
flow__warnings__count,1
flow__errors__count,0
design__instance__count__class:fill_cell,1030
design__instance__count__class:tap_cell,225
design__power_grid_violation__count__net:VPWR,0
design__power_grid_violation__count__net:VGND,0
design__power_grid_violation__count,0
timing__drv__floating__nets,0
timing__drv__floating__pins,0
design__instance__displacement__total,0
design__instance__displacement__mean,0
design__instance__displacement__max,0
route__wirelength__estimated,37644.9
design__violations,0
design__instance__count__class:timing_repair_buffer,151
design__instance__count__class:clock_buffer,4
design__instance__count__setup_buffer,23
design__instance__count__hold_buffer,4
antenna__violating__nets,2
antenna__violating__pins,2
route__antenna_violation__count,2
antenna_diodes_count,10
design__instance__count__class:antenna_cell,10
route__net,1317
route__net__special,2
route__drc_errors__iter:1,1471
route__wirelength__iter:1,47449
route__drc_errors__iter:2,1253
route__wirelength__iter:2,46920
route__drc_errors__iter:3,1107
route__wirelength__iter:3,46805
route__drc_errors__iter:4,343
route__wirelength__iter:4,46796
route__drc_errors__iter:5,136
route__wirelength__iter:5,46820
route__drc_errors__iter:6,86
route__wirelength__iter:6,46867
route__drc_errors__iter:7,10
route__wirelength__iter:7,46844
route__drc_errors__iter:8,1
route__wirelength__iter:8,46830
route__drc_errors__iter:9,0
route__wirelength__iter:9,46830
route__drc_errors,0
route__wirelength,46830
route__vias,11516
route__vias__singlecut,11516
route__vias__multicut,0
design__disconnected_pin__count,13
design__critical_disconnected_pin__count,0
route__wirelength__max,331.36
timing__unannotated_net__count__corner:nom_tt_025C_1v80,30
timing__unannotated_net_filtered__count__corner:nom_tt_025C_1v80,0
timing__unannotated_net__count__corner:nom_ss_100C_1v60,30
timing__unannotated_net_filtered__count__corner:nom_ss_100C_1v60,0
timing__unannotated_net__count__corner:nom_ff_n40C_1v95,30
timing__unannotated_net_filtered__count__corner:nom_ff_n40C_1v95,0
design__max_slew_violation__count__corner:min_tt_025C_1v80,0
design__max_fanout_violation__count__corner:min_tt_025C_1v80,2
design__max_cap_violation__count__corner:min_tt_025C_1v80,0
clock__skew__worst_hold__corner:min_tt_025C_1v80,-0.25308628131786587
clock__skew__worst_setup__corner:min_tt_025C_1v80,0.25308628131786587
timing__hold__ws__corner:min_tt_025C_1v80,0.32386633180859
timing__setup__ws__corner:min_tt_025C_1v80,0.5008660294948518
timing__hold__tns__corner:min_tt_025C_1v80,0.0
timing__setup__tns__corner:min_tt_025C_1v80,0.0
timing__hold__wns__corner:min_tt_025C_1v80,0
timing__setup__wns__corner:min_tt_025C_1v80,0.0
timing__hold_vio__count__corner:min_tt_025C_1v80,0
timing__hold_r2r__ws__corner:min_tt_025C_1v80,0.323866
timing__hold_r2r_vio__count__corner:min_tt_025C_1v80,0
timing__setup_vio__count__corner:min_tt_025C_1v80,0
timing__setup_r2r__ws__corner:min_tt_025C_1v80,Infinity
timing__setup_r2r_vio__count__corner:min_tt_025C_1v80,0
timing__unannotated_net__count__corner:min_tt_025C_1v80,30
timing__unannotated_net_filtered__count__corner:min_tt_025C_1v80,0
design__max_slew_violation__count__corner:min_ss_100C_1v60,62
design__max_fanout_violation__count__corner:min_ss_100C_1v60,2
design__max_cap_violation__count__corner:min_ss_100C_1v60,0
clock__skew__worst_hold__corner:min_ss_100C_1v60,-0.25533662018569814
clock__skew__worst_setup__corner:min_ss_100C_1v60,0.25533662018569814
timing__hold__ws__corner:min_ss_100C_1v60,0.8524292624155412
timing__setup__ws__corner:min_ss_100C_1v60,-9.66355378625475
timing__hold__tns__corner:min_ss_100C_1v60,0.0
timing__setup__tns__corner:min_ss_100C_1v60,-57.9154873784847
timing__hold__wns__corner:min_ss_100C_1v60,0
timing__setup__wns__corner:min_ss_100C_1v60,-9.66355378625475
timing__hold_vio__count__corner:min_ss_100C_1v60,0
timing__hold_r2r__ws__corner:min_ss_100C_1v60,0.852429
timing__hold_r2r_vio__count__corner:min_ss_100C_1v60,0
timing__setup_vio__count__corner:min_ss_100C_1v60,6
timing__setup_r2r__ws__corner:min_ss_100C_1v60,Infinity
timing__setup_r2r_vio__count__corner:min_ss_100C_1v60,0
timing__unannotated_net__count__corner:min_ss_100C_1v60,30
timing__unannotated_net_filtered__count__corner:min_ss_100C_1v60,0
design__max_slew_violation__count__corner:min_ff_n40C_1v95,0
design__max_fanout_violation__count__corner:min_ff_n40C_1v95,2
design__max_cap_violation__count__corner:min_ff_n40C_1v95,0
clock__skew__worst_hold__corner:min_ff_n40C_1v95,-0.25242283977516206
clock__skew__worst_setup__corner:min_ff_n40C_1v95,0.25242283977516206
timing__hold__ws__corner:min_ff_n40C_1v95,0.12012169376961694
timing__setup__ws__corner:min_ff_n40C_1v95,4.605342904048195
timing__hold__tns__corner:min_ff_n40C_1v95,0.0
timing__setup__tns__corner:min_ff_n40C_1v95,0.0
timing__hold__wns__corner:min_ff_n40C_1v95,0
timing__setup__wns__corner:min_ff_n40C_1v95,0.0
timing__hold_vio__count__corner:min_ff_n40C_1v95,0
timing__hold_r2r__ws__corner:min_ff_n40C_1v95,0.120122
timing__hold_r2r_vio__count__corner:min_ff_n40C_1v95,0
timing__setup_vio__count__corner:min_ff_n40C_1v95,0
timing__setup_r2r__ws__corner:min_ff_n40C_1v95,Infinity
timing__setup_r2r_vio__count__corner:min_ff_n40C_1v95,0
timing__unannotated_net__count__corner:min_ff_n40C_1v95,30
timing__unannotated_net_filtered__count__corner:min_ff_n40C_1v95,0
design__max_slew_violation__count__corner:max_tt_025C_1v80,0
design__max_fanout_violation__count__corner:max_tt_025C_1v80,2
design__max_cap_violation__count__corner:max_tt_025C_1v80,0
clock__skew__worst_hold__corner:max_tt_025C_1v80,-0.2543358651229977
clock__skew__worst_setup__corner:max_tt_025C_1v80,0.2543358651229977
timing__hold__ws__corner:max_tt_025C_1v80,0.3300215194534949
timing__setup__ws__corner:max_tt_025C_1v80,0.11512302548217265
timing__hold__tns__corner:max_tt_025C_1v80,0.0
timing__setup__tns__corner:max_tt_025C_1v80,0.0
timing__hold__wns__corner:max_tt_025C_1v80,0
timing__setup__wns__corner:max_tt_025C_1v80,0.0
timing__hold_vio__count__corner:max_tt_025C_1v80,0
timing__hold_r2r__ws__corner:max_tt_025C_1v80,0.330022
timing__hold_r2r_vio__count__corner:max_tt_025C_1v80,0
timing__setup_vio__count__corner:max_tt_025C_1v80,0
timing__setup_r2r__ws__corner:max_tt_025C_1v80,Infinity
timing__setup_r2r_vio__count__corner:max_tt_025C_1v80,0
timing__unannotated_net__count__corner:max_tt_025C_1v80,30
timing__unannotated_net_filtered__count__corner:max_tt_025C_1v80,0
design__max_slew_violation__count__corner:max_ss_100C_1v60,130
design__max_fanout_violation__count__corner:max_ss_100C_1v60,2
design__max_cap_violation__count__corner:max_ss_100C_1v60,0
clock__skew__worst_hold__corner:max_ss_100C_1v60,-0.2573272501251499
clock__skew__worst_setup__corner:max_ss_100C_1v60,0.2573272501251499
timing__hold__ws__corner:max_ss_100C_1v60,0.8634005421663272
timing__setup__ws__corner:max_ss_100C_1v60,-10.496189103849044
timing__hold__tns__corner:max_ss_100C_1v60,0.0
timing__setup__tns__corner:max_ss_100C_1v60,-62.91239351989447
timing__hold__wns__corner:max_ss_100C_1v60,0
timing__setup__wns__corner:max_ss_100C_1v60,-10.496189103849044
timing__hold_vio__count__corner:max_ss_100C_1v60,0
timing__hold_r2r__ws__corner:max_ss_100C_1v60,0.863401
timing__hold_r2r_vio__count__corner:max_ss_100C_1v60,0
timing__setup_vio__count__corner:max_ss_100C_1v60,6
timing__setup_r2r__ws__corner:max_ss_100C_1v60,Infinity
timing__setup_r2r_vio__count__corner:max_ss_100C_1v60,0
timing__unannotated_net__count__corner:max_ss_100C_1v60,30
timing__unannotated_net_filtered__count__corner:max_ss_100C_1v60,0
design__max_slew_violation__count__corner:max_ff_n40C_1v95,0
design__max_fanout_violation__count__corner:max_ff_n40C_1v95,2
design__max_cap_violation__count__corner:max_ff_n40C_1v95,0
clock__skew__worst_hold__corner:max_ff_n40C_1v95,-0.25348501792843703
clock__skew__worst_setup__corner:max_ff_n40C_1v95,0.25348501792843703
timing__hold__ws__corner:max_ff_n40C_1v95,0.12670465035800807
timing__setup__ws__corner:max_ff_n40C_1v95,4.332421211077939
timing__hold__tns__corner:max_ff_n40C_1v95,0.0
timing__setup__tns__corner:max_ff_n40C_1v95,0.0
timing__hold__wns__corner:max_ff_n40C_1v95,0
timing__setup__wns__corner:max_ff_n40C_1v95,0.0
timing__hold_vio__count__corner:max_ff_n40C_1v95,0
timing__hold_r2r__ws__corner:max_ff_n40C_1v95,0.126705
timing__hold_r2r_vio__count__corner:max_ff_n40C_1v95,0
timing__setup_vio__count__corner:max_ff_n40C_1v95,0
timing__setup_r2r__ws__corner:max_ff_n40C_1v95,Infinity
timing__setup_r2r_vio__count__corner:max_ff_n40C_1v95,0
timing__unannotated_net__count__corner:max_ff_n40C_1v95,30
timing__unannotated_net_filtered__count__corner:max_ff_n40C_1v95,0
timing__unannotated_net__count,30
timing__unannotated_net_filtered__count,0
design_powergrid__voltage__worst__net:VPWR__corner:nom_tt_025C_1v80,1.79996
design_powergrid__drop__average__net:VPWR__corner:nom_tt_025C_1v80,1.79999
design_powergrid__drop__worst__net:VPWR__corner:nom_tt_025C_1v80,0.0000382566
design_powergrid__voltage__worst__net:VGND__corner:nom_tt_025C_1v80,0.000044849
design_powergrid__drop__average__net:VGND__corner:nom_tt_025C_1v80,0.00000629185
design_powergrid__drop__worst__net:VGND__corner:nom_tt_025C_1v80,0.000044849
design_powergrid__voltage__worst,0.000044849
design_powergrid__voltage__worst__net:VPWR,1.79996
design_powergrid__drop__worst,0.000044849
design_powergrid__drop__worst__net:VPWR,0.0000382566
design_powergrid__voltage__worst__net:VGND,0.000044849
design_powergrid__drop__worst__net:VGND,0.000044849
ir__voltage__worst,1.8000000000000000444089209850062616169452667236328125
ir__drop__avg,0.0000063199999999999996293047720141711209862478426657617092132568359375
ir__drop__worst,0.0000383000000000000026078965376097329453841666691005229949951171875
magic__drc_error__count,0
magic__illegal_overlap__count,0
design__lvs_device_difference__count,0
design__lvs_net_difference__count,0
design__lvs_property_fail__count,0
design__lvs_error__count,0
design__lvs_unmatched_device__count,0
design__lvs_unmatched_net__count,0
design__lvs_unmatched_pin__count,0
