digraph G {
subgraph cluster_scheduler_sched00 {
label=sched00;
subgraph cluster_processor_processor_0 {
label=processor_0;
dummy_processor_0 [style=invis];
process_ac1 [label=ac1];
process_ce1 [label=ce1];
}

}

subgraph cluster_scheduler_sched01 {
label=sched01;
subgraph cluster_processor_processor_1 {
label=processor_1;
dummy_processor_1 [style=invis];
process_src [label=src];
process_sink [label=sink];
}

}

subgraph cluster_scheduler_sched02 {
label=sched02;
subgraph cluster_processor_processor_2 {
label=processor_2;
dummy_processor_2 [style=invis];
}

}

subgraph cluster_scheduler_sched03 {
label=sched03;
subgraph cluster_processor_processor_3 {
label=processor_3;
dummy_processor_3 [style=invis];
}

}

primitive_prim_test_chip_shared_memory_1 [label=prim_test_chip_shared_memory_1];
channel_a0_0 [label=a0_0, shape=diamond];
process_src -> channel_a0_0  [minlen=4];
channel_a0_0 -> process_ac1  [minlen=4];
channel_a0_0 -> primitive_prim_test_chip_shared_memory_1  [arrowhead=none, style=dashed];
channel_a0_1 [label=a0_1, shape=diamond];
process_ac1 -> channel_a0_1  [minlen=4];
channel_a0_1 -> process_sink  [minlen=4];
channel_a0_1 -> primitive_prim_test_chip_shared_memory_1  [arrowhead=none, style=dashed];
channel_a0_2 [label=a0_2, shape=diamond];
process_ac1 -> channel_a0_2  [minlen=4];
channel_a0_2 -> process_ce1  [minlen=4];
channel_a0_2 -> primitive_prim_test_chip_shared_memory_1  [arrowhead=none, style=dashed];
channel_a0_3 [label=a0_3, shape=diamond];
process_ce1 -> channel_a0_3  [minlen=4];
channel_a0_3 -> process_sink  [minlen=4];
channel_a0_3 -> primitive_prim_test_chip_shared_memory_1  [arrowhead=none, style=dashed];
}
