
*** Running vivado
    with args -log au_top_0.vds -m64 -product Vivado -mode batch -messageDb vivado.pb -notrace -source au_top_0.tcl



****** Vivado v2021.2 (64-bit)
  **** SW Build 3367213 on Tue Oct 19 02:48:09 MDT 2021
  **** IP Build 3369179 on Thu Oct 21 08:25:16 MDT 2021
    ** Copyright 1986-2021 Xilinx, Inc. All Rights Reserved.

source au_top_0.tcl -notrace
Command: synth_design -top au_top_0 -part xc7a35tftg256-1
Starting synth_design
Attempting to get a license for feature 'Synthesis' and/or device 'xc7a35t'
INFO: [Common 17-349] Got license for feature 'Synthesis' and/or device 'xc7a35t'
INFO: [Device 21-403] Loading part xc7a35tftg256-1
INFO: [Synth 8-7079] Multithreading enabled for synth_design using a maximum of 2 processes.
INFO: [Synth 8-7078] Launching helper process for spawning children vivado processes
<<<<<<< HEAD
INFO: [Synth 8-7075] Helper process launched with PID 46696
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:00:03 ; elapsed = 00:00:04 . Memory (MB): peak = 999.637 ; gain = 0.000
---------------------------------------------------------------------------------
INFO: [Synth 8-6157] synthesizing module 'au_top_0' [C:/Users/Bryce/Desktop/wordle/wordle4/work/vivado/wordle4/wordle4.srcs/sources_1/imports/verilog/au_top_0.v:7]
INFO: [Synth 8-6157] synthesizing module 'reset_conditioner_1' [C:/Users/Bryce/Desktop/wordle/wordle4/work/vivado/wordle4/wordle4.srcs/sources_1/imports/verilog/reset_conditioner_1.v:11]
	Parameter STAGES bound to: 3'b100 
INFO: [Synth 8-6155] done synthesizing module 'reset_conditioner_1' (1#1) [C:/Users/Bryce/Desktop/wordle/wordle4/work/vivado/wordle4/wordle4.srcs/sources_1/imports/verilog/reset_conditioner_1.v:11]
INFO: [Synth 8-6157] synthesizing module 'beta_2' [C:/Users/Bryce/Desktop/wordle/wordle4/work/vivado/wordle4/wordle4.srcs/sources_1/imports/verilog/beta_2.v:7]
INFO: [Synth 8-6157] synthesizing module 'alu_5' [C:/Users/Bryce/Desktop/wordle/wordle4/work/vivado/wordle4/wordle4.srcs/sources_1/imports/verilog/alu_5.v:7]
INFO: [Synth 8-6157] synthesizing module 'adder_11' [C:/Users/Bryce/Desktop/wordle/wordle4/work/vivado/wordle4/wordle4.srcs/sources_1/imports/verilog/adder_11.v:7]
INFO: [Synth 8-6155] done synthesizing module 'adder_11' (2#1) [C:/Users/Bryce/Desktop/wordle/wordle4/work/vivado/wordle4/wordle4.srcs/sources_1/imports/verilog/adder_11.v:7]
INFO: [Synth 8-6157] synthesizing module 'compare_12' [C:/Users/Bryce/Desktop/wordle/wordle4/work/vivado/wordle4/wordle4.srcs/sources_1/imports/verilog/compare_12.v:7]
INFO: [Synth 8-155] case statement is not full and has no default [C:/Users/Bryce/Desktop/wordle/wordle4/work/vivado/wordle4/wordle4.srcs/sources_1/imports/verilog/compare_12.v:20]
INFO: [Synth 8-6155] done synthesizing module 'compare_12' (3#1) [C:/Users/Bryce/Desktop/wordle/wordle4/work/vivado/wordle4/wordle4.srcs/sources_1/imports/verilog/compare_12.v:7]
INFO: [Synth 8-6157] synthesizing module 'boolean_13' [C:/Users/Bryce/Desktop/wordle/wordle4/work/vivado/wordle4/wordle4.srcs/sources_1/imports/verilog/boolean_13.v:7]
INFO: [Synth 8-6155] done synthesizing module 'boolean_13' (4#1) [C:/Users/Bryce/Desktop/wordle/wordle4/work/vivado/wordle4/wordle4.srcs/sources_1/imports/verilog/boolean_13.v:7]
INFO: [Synth 8-6157] synthesizing module 'shifter_14' [C:/Users/Bryce/Desktop/wordle/wordle4/work/vivado/wordle4/wordle4.srcs/sources_1/imports/verilog/shifter_14.v:7]
INFO: [Synth 8-6155] done synthesizing module 'shifter_14' (5#1) [C:/Users/Bryce/Desktop/wordle/wordle4/work/vivado/wordle4/wordle4.srcs/sources_1/imports/verilog/shifter_14.v:7]
INFO: [Synth 8-226] default block is never used [C:/Users/Bryce/Desktop/wordle/wordle4/work/vivado/wordle4/wordle4.srcs/sources_1/imports/verilog/alu_5.v:89]
INFO: [Synth 8-6155] done synthesizing module 'alu_5' (6#1) [C:/Users/Bryce/Desktop/wordle/wordle4/work/vivado/wordle4/wordle4.srcs/sources_1/imports/verilog/alu_5.v:7]
INFO: [Synth 8-6157] synthesizing module 'game_6' [C:/Users/Bryce/Desktop/wordle/wordle4/work/vivado/wordle4/wordle4.srcs/sources_1/imports/verilog/game_6.v:7]
	Parameter RESET_TOP_DISPLAY_game_fsm bound to: 6'b000000 
	Parameter RESET_BOTTOM_DISPLAY_game_fsm bound to: 6'b000001 
	Parameter SET_INPUT_CTR_TO_0_game_fsm bound to: 6'b000010 
	Parameter SET_GUESS_CTR_TO_0_game_fsm bound to: 6'b000011 
	Parameter SET_NUM_CORRECT_INPUTS_TO_0_game_fsm bound to: 6'b000100 
	Parameter IDLE_game_fsm bound to: 6'b000101 
	Parameter RETRIEVE_INPUT_I_game_fsm bound to: 6'b000110 
	Parameter RETRIEVE_CORRECT_K_game_fsm bound to: 6'b000111 
	Parameter COMPARE_INPUT_I_WITH_CORRECT_K_game_fsm bound to: 6'b001000 
	Parameter COMPARE_K_EQUALS_3_AND_INCREMENT_game_fsm bound to: 6'b001001 
	Parameter CHECK_BUTTON_PRESSED_game_fsm bound to: 6'b001010 
	Parameter COMPARE_INPUT_CTR_EQUALS_3_game_fsm bound to: 6'b001011 
	Parameter COMPARE_INPUT_I_WITH_CORRECT_I_game_fsm bound to: 6'b001100 
	Parameter CLEAR_SET_INPUT_CTR_0_game_fsm bound to: 6'b001101 
	Parameter CLEAR_RESET_BOTTOM_DISPLAY_game_fsm bound to: 6'b001110 
	Parameter STORE_INPUT_game_fsm bound to: 6'b001111 
	Parameter INCREMENT_INPUT_CTR_game_fsm bound to: 6'b010000 
	Parameter PRINT_LETTER_TO_MATRIX_game_fsm bound to: 6'b010001 
	Parameter SET_I_TO_ZERO_game_fsm bound to: 6'b010010 
	Parameter SET_K_TO_ZERO_game_fsm bound to: 6'b010011 
	Parameter COMPARE_POSITIONS_K_AND_I_game_fsm bound to: 6'b010100 
	Parameter SET_TEMP_GUESS_G_LETTER_I_ADDR_WHITE_game_fsm bound to: 6'b010101 
	Parameter SET_TEMP_GUESS_G_LETTER_I_ADDR_GREEN_game_fsm bound to: 6'b010110 
	Parameter SET_TEMP_GUESS_G_LETTER_I_ADDR_YELLOW_game_fsm bound to: 6'b010111 
	Parameter SET_WHITE_LETTER_game_fsm bound to: 6'b011000 
	Parameter SET_GREEN_LETTER_game_fsm bound to: 6'b011001 
	Parameter SET_YELLOW_LETTER_game_fsm bound to: 6'b011010 
	Parameter SET_TEMP_COLOURED_LETTER_GREEN_game_fsm bound to: 6'b011011 
	Parameter SET_TEMP_COLOURED_LETTER_YELLOW_game_fsm bound to: 6'b011100 
	Parameter SET_TEMP_COLOURED_LETTER_WHITE_game_fsm bound to: 6'b011101 
	Parameter RESET_NUM_CORRECT_INPUTS_TO_0_game_fsm bound to: 6'b011110 
	Parameter INCREMENT_K_game_fsm bound to: 6'b011111 
	Parameter INCREMENT_NUM_CORRECT_game_fsm bound to: 6'b100000 
	Parameter COMPARE_NUM_CORRECT_EQUALS_3_game_fsm bound to: 6'b100001 
	Parameter COMPARE_I_EQUALS_3_AND_INCREMENT_game_fsm bound to: 6'b100010 
	Parameter INCREMENT_GUESS_CTR_game_fsm bound to: 6'b100011 
	Parameter COMPARE_GUESS_CTR_EQUALS_3_game_fsm bound to: 6'b100100 
	Parameter SHOW_TOP_DISPLAY_game_fsm bound to: 6'b100101 
	Parameter SHOW_TOP_DISPLAY_2_game_fsm bound to: 6'b100110 
	Parameter SHOW_TOP_DISPLAY_3_game_fsm bound to: 6'b100111 
	Parameter SHOW_TOP_DISPLAY_4_game_fsm bound to: 6'b101000 
	Parameter SET_CORRECT_WORD_game_fsm bound to: 6'b101001 
	Parameter SET_CORRECT_LETTER_1_game_fsm bound to: 6'b101010 
	Parameter SET_CORRECT_LETTER_2_game_fsm bound to: 6'b101011 
	Parameter SET_CORRECT_LETTER_3_game_fsm bound to: 6'b101100 
	Parameter SET_CORRECT_LETTER_4_game_fsm bound to: 6'b101101 
	Parameter LOSE_game_fsm bound to: 6'b101110 
	Parameter WIN_game_fsm bound to: 6'b101111 
	Parameter INPUT_CTR bound to: 5'b11100 
	Parameter INPUT_LETTER_1 bound to: 5'b10000 
	Parameter I bound to: 5'b10100 
	Parameter K bound to: 5'b10110 
	Parameter CORRECT_LETTER_1 bound to: 5'b10111 
	Parameter INPUT_I bound to: 5'b11101 
	Parameter CORRECT_K bound to: 5'b11110 
	Parameter G bound to: 6'b100000 
	Parameter GUESS_1_LETTER_1 bound to: 5'b00000 
	Parameter GUESS_2_LETTER_1 bound to: 5'b00100 
	Parameter GUESS_3_LETTER_1 bound to: 5'b01000 
	Parameter GUESS_4_LETTER_1 bound to: 5'b10000 
	Parameter TEMP_GUESS_G_LETTER_I_ADDR bound to: 6'b100001 
	Parameter TEMP_COLOURED_LETTER bound to: 6'b100010 
	Parameter NUM_CORRECT bound to: 5'b11011 
	Parameter CLEAR_SIGNAL bound to: 5'b11111 
	Parameter CHECK_SIGNAL bound to: 5'b11110 
INFO: [Synth 8-155] case statement is not full and has no default [C:/Users/Bryce/Desktop/wordle/wordle4/work/vivado/wordle4/wordle4.srcs/sources_1/imports/verilog/game_6.v:269]
INFO: [Synth 8-155] case statement is not full and has no default [C:/Users/Bryce/Desktop/wordle/wordle4/work/vivado/wordle4/wordle4.srcs/sources_1/imports/verilog/game_6.v:366]
INFO: [Synth 8-155] case statement is not full and has no default [C:/Users/Bryce/Desktop/wordle/wordle4/work/vivado/wordle4/wordle4.srcs/sources_1/imports/verilog/game_6.v:419]
INFO: [Synth 8-155] case statement is not full and has no default [C:/Users/Bryce/Desktop/wordle/wordle4/work/vivado/wordle4/wordle4.srcs/sources_1/imports/verilog/game_6.v:479]
INFO: [Synth 8-155] case statement is not full and has no default [C:/Users/Bryce/Desktop/wordle/wordle4/work/vivado/wordle4/wordle4.srcs/sources_1/imports/verilog/game_6.v:553]
INFO: [Synth 8-155] case statement is not full and has no default [C:/Users/Bryce/Desktop/wordle/wordle4/work/vivado/wordle4/wordle4.srcs/sources_1/imports/verilog/game_6.v:581]
INFO: [Synth 8-155] case statement is not full and has no default [C:/Users/Bryce/Desktop/wordle/wordle4/work/vivado/wordle4/wordle4.srcs/sources_1/imports/verilog/game_6.v:609]
INFO: [Synth 8-155] case statement is not full and has no default [C:/Users/Bryce/Desktop/wordle/wordle4/work/vivado/wordle4/wordle4.srcs/sources_1/imports/verilog/game_6.v:637]
INFO: [Synth 8-6155] done synthesizing module 'game_6' (7#1) [C:/Users/Bryce/Desktop/wordle/wordle4/work/vivado/wordle4/wordle4.srcs/sources_1/imports/verilog/game_6.v:7]
INFO: [Synth 8-6157] synthesizing module 'regfile_7' [C:/Users/Bryce/Desktop/wordle/wordle4/work/vivado/wordle4/wordle4.srcs/sources_1/imports/verilog/regfile_7.v:7]
INFO: [Synth 8-155] case statement is not full and has no default [C:/Users/Bryce/Desktop/wordle/wordle4/work/vivado/wordle4/wordle4.srcs/sources_1/imports/verilog/regfile_7.v:98]
INFO: [Synth 8-6155] done synthesizing module 'regfile_7' (8#1) [C:/Users/Bryce/Desktop/wordle/wordle4/work/vivado/wordle4/wordle4.srcs/sources_1/imports/verilog/regfile_7.v:7]
INFO: [Synth 8-6157] synthesizing module 'matrix_controller_8' [C:/Users/Bryce/Desktop/wordle/wordle4/work/vivado/wordle4/wordle4.srcs/sources_1/imports/verilog/matrix_controller_8.v:7]
INFO: [Synth 8-6157] synthesizing module 'matrix_15' [C:/Users/Bryce/Desktop/wordle/wordle4/work/vivado/wordle4/wordle4.srcs/sources_1/imports/verilog/matrix_15.v:7]
INFO: [Synth 8-6157] synthesizing module 'led_strip_writer_18' [C:/Users/Bryce/Desktop/wordle/wordle4/work/vivado/wordle4/wordle4.srcs/sources_1/imports/verilog/led_strip_writer_18.v:11]
	Parameter PIXEL_COUNT bound to: 5'b11001 
	Parameter SEND_PIXEL_state bound to: 1'b0 
	Parameter RESET_state bound to: 1'b1 
INFO: [Synth 8-6155] done synthesizing module 'led_strip_writer_18' (9#1) [C:/Users/Bryce/Desktop/wordle/wordle4/work/vivado/wordle4/wordle4.srcs/sources_1/imports/verilog/led_strip_writer_18.v:11]
INFO: [Synth 8-6157] synthesizing module 'white_alphabets_19' [C:/Users/Bryce/Desktop/wordle/wordle4/work/vivado/wordle4/wordle4.srcs/sources_1/imports/verilog/white_alphabets_19.v:7]
INFO: [Synth 8-6155] done synthesizing module 'white_alphabets_19' (10#1) [C:/Users/Bryce/Desktop/wordle/wordle4/work/vivado/wordle4/wordle4.srcs/sources_1/imports/verilog/white_alphabets_19.v:7]
INFO: [Synth 8-6157] synthesizing module 'yellow_alphabets_20' [C:/Users/Bryce/Desktop/wordle/wordle4/work/vivado/wordle4/wordle4.srcs/sources_1/imports/verilog/yellow_alphabets_20.v:7]
INFO: [Synth 8-6155] done synthesizing module 'yellow_alphabets_20' (11#1) [C:/Users/Bryce/Desktop/wordle/wordle4/work/vivado/wordle4/wordle4.srcs/sources_1/imports/verilog/yellow_alphabets_20.v:7]
INFO: [Synth 8-6157] synthesizing module 'green_alphabets_21' [C:/Users/Bryce/Desktop/wordle/wordle4/work/vivado/wordle4/wordle4.srcs/sources_1/imports/verilog/green_alphabets_21.v:7]
INFO: [Synth 8-6155] done synthesizing module 'green_alphabets_21' (12#1) [C:/Users/Bryce/Desktop/wordle/wordle4/work/vivado/wordle4/wordle4.srcs/sources_1/imports/verilog/green_alphabets_21.v:7]
INFO: [Synth 8-6155] done synthesizing module 'matrix_15' (13#1) [C:/Users/Bryce/Desktop/wordle/wordle4/work/vivado/wordle4/wordle4.srcs/sources_1/imports/verilog/matrix_15.v:7]
INFO: [Synth 8-155] case statement is not full and has no default [C:/Users/Bryce/Desktop/wordle/wordle4/work/vivado/wordle4/wordle4.srcs/sources_1/imports/verilog/matrix_controller_8.v:75]
INFO: [Synth 8-6155] done synthesizing module 'matrix_controller_8' (14#1) [C:/Users/Bryce/Desktop/wordle/wordle4/work/vivado/wordle4/wordle4.srcs/sources_1/imports/verilog/matrix_controller_8.v:7]
INFO: [Synth 8-6157] synthesizing module 'words_9' [C:/Users/Bryce/Desktop/wordle/wordle4/work/vivado/wordle4/wordle4.srcs/sources_1/imports/verilog/words_9.v:7]
	Parameter INPUTS bound to: 20'b00010001100000110011 
INFO: [Synth 8-6155] done synthesizing module 'words_9' (15#1) [C:/Users/Bryce/Desktop/wordle/wordle4/work/vivado/wordle4/wordle4.srcs/sources_1/imports/verilog/words_9.v:7]
INFO: [Synth 8-6155] done synthesizing module 'beta_2' (16#1) [C:/Users/Bryce/Desktop/wordle/wordle4/work/vivado/wordle4/wordle4.srcs/sources_1/imports/verilog/beta_2.v:7]
INFO: [Synth 8-6157] synthesizing module 'buttons_controller_3' [C:/Users/Bryce/Desktop/wordle/wordle4/work/vivado/wordle4/wordle4.srcs/sources_1/imports/verilog/buttons_controller_3.v:7]
INFO: [Synth 8-6157] synthesizing module 'button_10' [C:/Users/Bryce/Desktop/wordle/wordle4/work/vivado/wordle4/wordle4.srcs/sources_1/imports/verilog/button_10.v:7]
INFO: [Synth 8-6157] synthesizing module 'button_conditioner_16' [C:/Users/Bryce/Desktop/wordle/wordle4/work/vivado/wordle4/wordle4.srcs/sources_1/imports/verilog/button_conditioner_16.v:13]
	Parameter CLK_FREQ bound to: 26'b10111110101111000010000000 
	Parameter MIN_DELAY bound to: 5'b10100 
	Parameter NUM_SYNC bound to: 2'b10 
INFO: [Synth 8-6157] synthesizing module 'pipeline_22' [C:/Users/Bryce/Desktop/wordle/wordle4/work/vivado/wordle4/wordle4.srcs/sources_1/imports/verilog/pipeline_22.v:11]
	Parameter DEPTH bound to: 2'b10 
INFO: [Synth 8-6155] done synthesizing module 'pipeline_22' (17#1) [C:/Users/Bryce/Desktop/wordle/wordle4/work/vivado/wordle4/wordle4.srcs/sources_1/imports/verilog/pipeline_22.v:11]
INFO: [Synth 8-6155] done synthesizing module 'button_conditioner_16' (18#1) [C:/Users/Bryce/Desktop/wordle/wordle4/work/vivado/wordle4/wordle4.srcs/sources_1/imports/verilog/button_conditioner_16.v:13]
INFO: [Synth 8-6157] synthesizing module 'edge_detector_17' [C:/Users/Bryce/Desktop/wordle/wordle4/work/vivado/wordle4/wordle4.srcs/sources_1/imports/verilog/edge_detector_17.v:12]
	Parameter RISE bound to: 1'b1 
	Parameter FALL bound to: 1'b0 
INFO: [Synth 8-6155] done synthesizing module 'edge_detector_17' (19#1) [C:/Users/Bryce/Desktop/wordle/wordle4/work/vivado/wordle4/wordle4.srcs/sources_1/imports/verilog/edge_detector_17.v:12]
INFO: [Synth 8-6155] done synthesizing module 'button_10' (20#1) [C:/Users/Bryce/Desktop/wordle/wordle4/work/vivado/wordle4/wordle4.srcs/sources_1/imports/verilog/button_10.v:7]
INFO: [Synth 8-6155] done synthesizing module 'buttons_controller_3' (21#1) [C:/Users/Bryce/Desktop/wordle/wordle4/work/vivado/wordle4/wordle4.srcs/sources_1/imports/verilog/buttons_controller_3.v:7]
INFO: [Synth 8-6157] synthesizing module 'panel_controller_4' [C:/Users/Bryce/Desktop/wordle/wordle4/work/vivado/wordle4/wordle4.srcs/sources_1/imports/verilog/panel_controller_4.v:7]
INFO: [Synth 8-6155] done synthesizing module 'panel_controller_4' (22#1) [C:/Users/Bryce/Desktop/wordle/wordle4/work/vivado/wordle4/wordle4.srcs/sources_1/imports/verilog/panel_controller_4.v:7]
INFO: [Synth 8-6155] done synthesizing module 'au_top_0' (23#1) [C:/Users/Bryce/Desktop/wordle/wordle4/work/vivado/wordle4/wordle4.srcs/sources_1/imports/verilog/au_top_0.v:7]
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:00:05 ; elapsed = 00:00:05 . Memory (MB): peak = 999.637 ; gain = 0.000
=======
INFO: [Synth 8-7075] Helper process launched with PID 10432
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:00:05 ; elapsed = 00:00:05 . Memory (MB): peak = 1247.012 ; gain = 0.000
---------------------------------------------------------------------------------
INFO: [Synth 8-6157] synthesizing module 'au_top_0' [C:/Users/CompStruct/Desktop/wordle/wordle4/work/vivado/wordle4/wordle4.srcs/sources_1/imports/verilog/au_top_0.v:7]
INFO: [Synth 8-6157] synthesizing module 'reset_conditioner_1' [C:/Users/CompStruct/Desktop/wordle/wordle4/work/vivado/wordle4/wordle4.srcs/sources_1/imports/verilog/reset_conditioner_1.v:11]
INFO: [Synth 8-6155] done synthesizing module 'reset_conditioner_1' (1#1) [C:/Users/CompStruct/Desktop/wordle/wordle4/work/vivado/wordle4/wordle4.srcs/sources_1/imports/verilog/reset_conditioner_1.v:11]
INFO: [Synth 8-6157] synthesizing module 'beta_2' [C:/Users/CompStruct/Desktop/wordle/wordle4/work/vivado/wordle4/wordle4.srcs/sources_1/imports/verilog/beta_2.v:7]
INFO: [Synth 8-6157] synthesizing module 'alu_5' [C:/Users/CompStruct/Desktop/wordle/wordle4/work/vivado/wordle4/wordle4.srcs/sources_1/imports/verilog/alu_5.v:7]
INFO: [Synth 8-6157] synthesizing module 'adder_12' [C:/Users/CompStruct/Desktop/wordle/wordle4/work/vivado/wordle4/wordle4.srcs/sources_1/imports/verilog/adder_12.v:7]
INFO: [Synth 8-6155] done synthesizing module 'adder_12' (2#1) [C:/Users/CompStruct/Desktop/wordle/wordle4/work/vivado/wordle4/wordle4.srcs/sources_1/imports/verilog/adder_12.v:7]
INFO: [Synth 8-6157] synthesizing module 'compare_13' [C:/Users/CompStruct/Desktop/wordle/wordle4/work/vivado/wordle4/wordle4.srcs/sources_1/imports/verilog/compare_13.v:7]
INFO: [Synth 8-155] case statement is not full and has no default [C:/Users/CompStruct/Desktop/wordle/wordle4/work/vivado/wordle4/wordle4.srcs/sources_1/imports/verilog/compare_13.v:20]
INFO: [Synth 8-6155] done synthesizing module 'compare_13' (3#1) [C:/Users/CompStruct/Desktop/wordle/wordle4/work/vivado/wordle4/wordle4.srcs/sources_1/imports/verilog/compare_13.v:7]
INFO: [Synth 8-6157] synthesizing module 'boolean_14' [C:/Users/CompStruct/Desktop/wordle/wordle4/work/vivado/wordle4/wordle4.srcs/sources_1/imports/verilog/boolean_14.v:7]
INFO: [Synth 8-6155] done synthesizing module 'boolean_14' (4#1) [C:/Users/CompStruct/Desktop/wordle/wordle4/work/vivado/wordle4/wordle4.srcs/sources_1/imports/verilog/boolean_14.v:7]
INFO: [Synth 8-6157] synthesizing module 'shifter_15' [C:/Users/CompStruct/Desktop/wordle/wordle4/work/vivado/wordle4/wordle4.srcs/sources_1/imports/verilog/shifter_15.v:7]
INFO: [Synth 8-6155] done synthesizing module 'shifter_15' (5#1) [C:/Users/CompStruct/Desktop/wordle/wordle4/work/vivado/wordle4/wordle4.srcs/sources_1/imports/verilog/shifter_15.v:7]
INFO: [Synth 8-226] default block is never used [C:/Users/CompStruct/Desktop/wordle/wordle4/work/vivado/wordle4/wordle4.srcs/sources_1/imports/verilog/alu_5.v:89]
INFO: [Synth 8-6155] done synthesizing module 'alu_5' (6#1) [C:/Users/CompStruct/Desktop/wordle/wordle4/work/vivado/wordle4/wordle4.srcs/sources_1/imports/verilog/alu_5.v:7]
INFO: [Synth 8-6157] synthesizing module 'game_6' [C:/Users/CompStruct/Desktop/wordle/wordle4/work/vivado/wordle4/wordle4.srcs/sources_1/imports/verilog/game_6.v:7]
INFO: [Synth 8-155] case statement is not full and has no default [C:/Users/CompStruct/Desktop/wordle/wordle4/work/vivado/wordle4/wordle4.srcs/sources_1/imports/verilog/game_6.v:309]
INFO: [Synth 8-155] case statement is not full and has no default [C:/Users/CompStruct/Desktop/wordle/wordle4/work/vivado/wordle4/wordle4.srcs/sources_1/imports/verilog/game_6.v:406]
INFO: [Synth 8-155] case statement is not full and has no default [C:/Users/CompStruct/Desktop/wordle/wordle4/work/vivado/wordle4/wordle4.srcs/sources_1/imports/verilog/game_6.v:459]
INFO: [Synth 8-155] case statement is not full and has no default [C:/Users/CompStruct/Desktop/wordle/wordle4/work/vivado/wordle4/wordle4.srcs/sources_1/imports/verilog/game_6.v:521]
INFO: [Synth 8-6155] done synthesizing module 'game_6' (7#1) [C:/Users/CompStruct/Desktop/wordle/wordle4/work/vivado/wordle4/wordle4.srcs/sources_1/imports/verilog/game_6.v:7]
INFO: [Synth 8-6157] synthesizing module 'regfile_7' [C:/Users/CompStruct/Desktop/wordle/wordle4/work/vivado/wordle4/wordle4.srcs/sources_1/imports/verilog/regfile_7.v:7]
INFO: [Synth 8-155] case statement is not full and has no default [C:/Users/CompStruct/Desktop/wordle/wordle4/work/vivado/wordle4/wordle4.srcs/sources_1/imports/verilog/regfile_7.v:100]
WARNING: [Synth 8-151] case item 7'b1000000 is unreachable [C:/Users/CompStruct/Desktop/wordle/wordle4/work/vivado/wordle4/wordle4.srcs/sources_1/imports/verilog/regfile_7.v:216]
WARNING: [Synth 8-151] case item 7'b1000001 is unreachable [C:/Users/CompStruct/Desktop/wordle/wordle4/work/vivado/wordle4/wordle4.srcs/sources_1/imports/verilog/regfile_7.v:219]
WARNING: [Synth 8-151] case item 7'b1000010 is unreachable [C:/Users/CompStruct/Desktop/wordle/wordle4/work/vivado/wordle4/wordle4.srcs/sources_1/imports/verilog/regfile_7.v:222]
WARNING: [Synth 8-151] case item 7'b1000011 is unreachable [C:/Users/CompStruct/Desktop/wordle/wordle4/work/vivado/wordle4/wordle4.srcs/sources_1/imports/verilog/regfile_7.v:225]
WARNING: [Synth 8-151] case item 7'b1000000 is unreachable [C:/Users/CompStruct/Desktop/wordle/wordle4/work/vivado/wordle4/wordle4.srcs/sources_1/imports/verilog/regfile_7.v:333]
WARNING: [Synth 8-151] case item 7'b1000001 is unreachable [C:/Users/CompStruct/Desktop/wordle/wordle4/work/vivado/wordle4/wordle4.srcs/sources_1/imports/verilog/regfile_7.v:336]
WARNING: [Synth 8-151] case item 7'b1000010 is unreachable [C:/Users/CompStruct/Desktop/wordle/wordle4/work/vivado/wordle4/wordle4.srcs/sources_1/imports/verilog/regfile_7.v:339]
WARNING: [Synth 8-151] case item 7'b1000011 is unreachable [C:/Users/CompStruct/Desktop/wordle/wordle4/work/vivado/wordle4/wordle4.srcs/sources_1/imports/verilog/regfile_7.v:342]
WARNING: [Synth 8-6014] Unused sequential element M_guess_1_letter_1_q_reg was removed.  [C:/Users/CompStruct/Desktop/wordle/wordle4/work/vivado/wordle4/wordle4.srcs/sources_1/imports/verilog/regfile_7.v:452]
WARNING: [Synth 8-6014] Unused sequential element M_guess_1_letter_2_q_reg was removed.  [C:/Users/CompStruct/Desktop/wordle/wordle4/work/vivado/wordle4/wordle4.srcs/sources_1/imports/verilog/regfile_7.v:453]
WARNING: [Synth 8-6014] Unused sequential element M_guess_1_letter_3_q_reg was removed.  [C:/Users/CompStruct/Desktop/wordle/wordle4/work/vivado/wordle4/wordle4.srcs/sources_1/imports/verilog/regfile_7.v:454]
WARNING: [Synth 8-6014] Unused sequential element M_guess_1_letter_4_q_reg was removed.  [C:/Users/CompStruct/Desktop/wordle/wordle4/work/vivado/wordle4/wordle4.srcs/sources_1/imports/verilog/regfile_7.v:455]
INFO: [Synth 8-6155] done synthesizing module 'regfile_7' (8#1) [C:/Users/CompStruct/Desktop/wordle/wordle4/work/vivado/wordle4/wordle4.srcs/sources_1/imports/verilog/regfile_7.v:7]
INFO: [Synth 8-6157] synthesizing module 'matrix_controller_8' [C:/Users/CompStruct/Desktop/wordle/wordle4/work/vivado/wordle4/wordle4.srcs/sources_1/imports/verilog/matrix_controller_8.v:7]
INFO: [Synth 8-6157] synthesizing module 'matrix_16' [C:/Users/CompStruct/Desktop/wordle/wordle4/work/vivado/wordle4/wordle4.srcs/sources_1/imports/verilog/matrix_16.v:7]
INFO: [Synth 8-6157] synthesizing module 'led_strip_writer_19' [C:/Users/CompStruct/Desktop/wordle/wordle4/work/vivado/wordle4/wordle4.srcs/sources_1/imports/verilog/led_strip_writer_19.v:11]
INFO: [Synth 8-6155] done synthesizing module 'led_strip_writer_19' (9#1) [C:/Users/CompStruct/Desktop/wordle/wordle4/work/vivado/wordle4/wordle4.srcs/sources_1/imports/verilog/led_strip_writer_19.v:11]
INFO: [Synth 8-6157] synthesizing module 'white_alphabets_20' [C:/Users/CompStruct/Desktop/wordle/wordle4/work/vivado/wordle4/wordle4.srcs/sources_1/imports/verilog/white_alphabets_20.v:7]
INFO: [Synth 8-6155] done synthesizing module 'white_alphabets_20' (10#1) [C:/Users/CompStruct/Desktop/wordle/wordle4/work/vivado/wordle4/wordle4.srcs/sources_1/imports/verilog/white_alphabets_20.v:7]
INFO: [Synth 8-6155] done synthesizing module 'matrix_16' (11#1) [C:/Users/CompStruct/Desktop/wordle/wordle4/work/vivado/wordle4/wordle4.srcs/sources_1/imports/verilog/matrix_16.v:7]
INFO: [Synth 8-155] case statement is not full and has no default [C:/Users/CompStruct/Desktop/wordle/wordle4/work/vivado/wordle4/wordle4.srcs/sources_1/imports/verilog/matrix_controller_8.v:75]
INFO: [Synth 8-6155] done synthesizing module 'matrix_controller_8' (12#1) [C:/Users/CompStruct/Desktop/wordle/wordle4/work/vivado/wordle4/wordle4.srcs/sources_1/imports/verilog/matrix_controller_8.v:7]
INFO: [Synth 8-6157] synthesizing module 'pn_gen_9' [C:/Users/CompStruct/Desktop/wordle/wordle4/work/vivado/wordle4/wordle4.srcs/sources_1/imports/verilog/pn_gen_9.v:11]
INFO: [Synth 8-6155] done synthesizing module 'pn_gen_9' (13#1) [C:/Users/CompStruct/Desktop/wordle/wordle4/work/vivado/wordle4/wordle4.srcs/sources_1/imports/verilog/pn_gen_9.v:11]
INFO: [Synth 8-6157] synthesizing module 'mini_words_10' [C:/Users/CompStruct/Desktop/wordle/wordle4/work/vivado/wordle4/wordle4.srcs/sources_1/imports/verilog/mini_words_10.v:7]
INFO: [Synth 8-6155] done synthesizing module 'mini_words_10' (14#1) [C:/Users/CompStruct/Desktop/wordle/wordle4/work/vivado/wordle4/wordle4.srcs/sources_1/imports/verilog/mini_words_10.v:7]
INFO: [Synth 8-226] default block is never used [C:/Users/CompStruct/Desktop/wordle/wordle4/work/vivado/wordle4/wordle4.srcs/sources_1/imports/verilog/beta_2.v:200]
INFO: [Synth 8-6155] done synthesizing module 'beta_2' (15#1) [C:/Users/CompStruct/Desktop/wordle/wordle4/work/vivado/wordle4/wordle4.srcs/sources_1/imports/verilog/beta_2.v:7]
INFO: [Synth 8-6157] synthesizing module 'buttons_controller_3' [C:/Users/CompStruct/Desktop/wordle/wordle4/work/vivado/wordle4/wordle4.srcs/sources_1/imports/verilog/buttons_controller_3.v:7]
INFO: [Synth 8-6157] synthesizing module 'button_11' [C:/Users/CompStruct/Desktop/wordle/wordle4/work/vivado/wordle4/wordle4.srcs/sources_1/imports/verilog/button_11.v:7]
INFO: [Synth 8-6157] synthesizing module 'button_conditioner_17' [C:/Users/CompStruct/Desktop/wordle/wordle4/work/vivado/wordle4/wordle4.srcs/sources_1/imports/verilog/button_conditioner_17.v:13]
INFO: [Synth 8-6157] synthesizing module 'pipeline_21' [C:/Users/CompStruct/Desktop/wordle/wordle4/work/vivado/wordle4/wordle4.srcs/sources_1/imports/verilog/pipeline_21.v:11]
INFO: [Synth 8-6155] done synthesizing module 'pipeline_21' (16#1) [C:/Users/CompStruct/Desktop/wordle/wordle4/work/vivado/wordle4/wordle4.srcs/sources_1/imports/verilog/pipeline_21.v:11]
INFO: [Synth 8-6155] done synthesizing module 'button_conditioner_17' (17#1) [C:/Users/CompStruct/Desktop/wordle/wordle4/work/vivado/wordle4/wordle4.srcs/sources_1/imports/verilog/button_conditioner_17.v:13]
INFO: [Synth 8-6157] synthesizing module 'edge_detector_18' [C:/Users/CompStruct/Desktop/wordle/wordle4/work/vivado/wordle4/wordle4.srcs/sources_1/imports/verilog/edge_detector_18.v:12]
INFO: [Synth 8-6155] done synthesizing module 'edge_detector_18' (18#1) [C:/Users/CompStruct/Desktop/wordle/wordle4/work/vivado/wordle4/wordle4.srcs/sources_1/imports/verilog/edge_detector_18.v:12]
INFO: [Synth 8-6155] done synthesizing module 'button_11' (19#1) [C:/Users/CompStruct/Desktop/wordle/wordle4/work/vivado/wordle4/wordle4.srcs/sources_1/imports/verilog/button_11.v:7]
INFO: [Synth 8-6155] done synthesizing module 'buttons_controller_3' (20#1) [C:/Users/CompStruct/Desktop/wordle/wordle4/work/vivado/wordle4/wordle4.srcs/sources_1/imports/verilog/buttons_controller_3.v:7]
INFO: [Synth 8-6157] synthesizing module 'panel_controller_4' [C:/Users/CompStruct/Desktop/wordle/wordle4/work/vivado/wordle4/wordle4.srcs/sources_1/imports/verilog/panel_controller_4.v:7]
INFO: [Synth 8-6155] done synthesizing module 'panel_controller_4' (21#1) [C:/Users/CompStruct/Desktop/wordle/wordle4/work/vivado/wordle4/wordle4.srcs/sources_1/imports/verilog/panel_controller_4.v:7]
WARNING: [Synth 8-6014] Unused sequential element M_panel_debugger_q_reg was removed.  [C:/Users/CompStruct/Desktop/wordle/wordle4/work/vivado/wordle4/wordle4.srcs/sources_1/imports/verilog/au_top_0.v:113]
INFO: [Synth 8-6155] done synthesizing module 'au_top_0' (22#1) [C:/Users/CompStruct/Desktop/wordle/wordle4/work/vivado/wordle4/wordle4.srcs/sources_1/imports/verilog/au_top_0.v:7]
WARNING: [Synth 8-3917] design au_top_0 has port io_led[23] driven by constant 0
WARNING: [Synth 8-3917] design au_top_0 has port io_led[15] driven by constant 0
WARNING: [Synth 8-3917] design au_top_0 has port io_led[7] driven by constant 0
WARNING: [Synth 8-7129] Port rst in module panel_controller_4 is either unconnected or has no load
WARNING: [Synth 8-7129] Port rst in module buttons_controller_3 is either unconnected or has no load
WARNING: [Synth 8-7129] Port data[15] in module regfile_7 is either unconnected or has no load
WARNING: [Synth 8-7129] Port data[14] in module regfile_7 is either unconnected or has no load
WARNING: [Synth 8-7129] Port data[13] in module regfile_7 is either unconnected or has no load
WARNING: [Synth 8-7129] Port data[12] in module regfile_7 is either unconnected or has no load
WARNING: [Synth 8-7129] Port data[11] in module regfile_7 is either unconnected or has no load
WARNING: [Synth 8-7129] Port random_number_out[31] in module game_6 is either unconnected or has no load
WARNING: [Synth 8-7129] Port random_number_out[30] in module game_6 is either unconnected or has no load
WARNING: [Synth 8-7129] Port random_number_out[29] in module game_6 is either unconnected or has no load
WARNING: [Synth 8-7129] Port random_number_out[28] in module game_6 is either unconnected or has no load
WARNING: [Synth 8-7129] Port random_number_out[27] in module game_6 is either unconnected or has no load
WARNING: [Synth 8-7129] Port random_number_out[26] in module game_6 is either unconnected or has no load
WARNING: [Synth 8-7129] Port random_number_out[25] in module game_6 is either unconnected or has no load
WARNING: [Synth 8-7129] Port random_number_out[24] in module game_6 is either unconnected or has no load
WARNING: [Synth 8-7129] Port random_number_out[23] in module game_6 is either unconnected or has no load
WARNING: [Synth 8-7129] Port random_number_out[22] in module game_6 is either unconnected or has no load
WARNING: [Synth 8-7129] Port random_number_out[21] in module game_6 is either unconnected or has no load
WARNING: [Synth 8-7129] Port random_number_out[20] in module game_6 is either unconnected or has no load
WARNING: [Synth 8-7129] Port random_number_out[19] in module game_6 is either unconnected or has no load
WARNING: [Synth 8-7129] Port random_number_out[18] in module game_6 is either unconnected or has no load
WARNING: [Synth 8-7129] Port random_number_out[17] in module game_6 is either unconnected or has no load
WARNING: [Synth 8-7129] Port random_number_out[16] in module game_6 is either unconnected or has no load
WARNING: [Synth 8-7129] Port random_number_out[15] in module game_6 is either unconnected or has no load
WARNING: [Synth 8-7129] Port random_number_out[14] in module game_6 is either unconnected or has no load
WARNING: [Synth 8-7129] Port random_number_out[13] in module game_6 is either unconnected or has no load
WARNING: [Synth 8-7129] Port random_number_out[12] in module game_6 is either unconnected or has no load
WARNING: [Synth 8-7129] Port random_number_out[11] in module game_6 is either unconnected or has no load
WARNING: [Synth 8-7129] Port random_number_out[10] in module game_6 is either unconnected or has no load
WARNING: [Synth 8-7129] Port random_number_out[9] in module game_6 is either unconnected or has no load
WARNING: [Synth 8-7129] Port b[15] in module shifter_15 is either unconnected or has no load
WARNING: [Synth 8-7129] Port b[14] in module shifter_15 is either unconnected or has no load
WARNING: [Synth 8-7129] Port b[13] in module shifter_15 is either unconnected or has no load
WARNING: [Synth 8-7129] Port b[12] in module shifter_15 is either unconnected or has no load
WARNING: [Synth 8-7129] Port b[11] in module shifter_15 is either unconnected or has no load
WARNING: [Synth 8-7129] Port b[10] in module shifter_15 is either unconnected or has no load
WARNING: [Synth 8-7129] Port b[9] in module shifter_15 is either unconnected or has no load
WARNING: [Synth 8-7129] Port b[8] in module shifter_15 is either unconnected or has no load
WARNING: [Synth 8-7129] Port b[7] in module shifter_15 is either unconnected or has no load
WARNING: [Synth 8-7129] Port b[6] in module shifter_15 is either unconnected or has no load
WARNING: [Synth 8-7129] Port b[5] in module shifter_15 is either unconnected or has no load
WARNING: [Synth 8-7129] Port b[4] in module shifter_15 is either unconnected or has no load
WARNING: [Synth 8-7129] Port alufn[5] in module shifter_15 is either unconnected or has no load
WARNING: [Synth 8-7129] Port alufn[4] in module shifter_15 is either unconnected or has no load
WARNING: [Synth 8-7129] Port alufn[5] in module boolean_14 is either unconnected or has no load
WARNING: [Synth 8-7129] Port alufn[4] in module boolean_14 is either unconnected or has no load
WARNING: [Synth 8-7129] Port alufn[5] in module compare_13 is either unconnected or has no load
WARNING: [Synth 8-7129] Port alufn[4] in module compare_13 is either unconnected or has no load
WARNING: [Synth 8-7129] Port alufn[3] in module compare_13 is either unconnected or has no load
WARNING: [Synth 8-7129] Port alufn[0] in module compare_13 is either unconnected or has no load
WARNING: [Synth 8-7129] Port alufn[5] in module adder_12 is either unconnected or has no load
WARNING: [Synth 8-7129] Port alufn[4] in module adder_12 is either unconnected or has no load
WARNING: [Synth 8-7129] Port alufn[3] in module adder_12 is either unconnected or has no load
WARNING: [Synth 8-7129] Port alufn[2] in module adder_12 is either unconnected or has no load
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:00:06 ; elapsed = 00:00:06 . Memory (MB): peak = 1247.012 ; gain = 0.000
>>>>>>> 81d1d9559e6e53b259c73dd88862c923e336802b
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
<<<<<<< HEAD
Finished Handling Custom Attributes : Time (s): cpu = 00:00:05 ; elapsed = 00:00:06 . Memory (MB): peak = 999.637 ; gain = 0.000
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 1 : Time (s): cpu = 00:00:05 ; elapsed = 00:00:06 . Memory (MB): peak = 999.637 ; gain = 0.000
---------------------------------------------------------------------------------
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.161 . Memory (MB): peak = 999.637 ; gain = 0.000
=======
Finished Handling Custom Attributes : Time (s): cpu = 00:00:07 ; elapsed = 00:00:07 . Memory (MB): peak = 1247.012 ; gain = 0.000
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 1 : Time (s): cpu = 00:00:07 ; elapsed = 00:00:07 . Memory (MB): peak = 1247.012 ; gain = 0.000
---------------------------------------------------------------------------------
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.068 . Memory (MB): peak = 1247.012 ; gain = 0.000
>>>>>>> 81d1d9559e6e53b259c73dd88862c923e336802b
INFO: [Project 1-570] Preparing netlist for logic optimization

Processing XDC Constraints
Initializing timing engine
Parsing XDC File [C:/Users/CompStruct/Desktop/wordle/wordle4/work/constraint/alchitry.xdc]
Finished Parsing XDC File [C:/Users/CompStruct/Desktop/wordle/wordle4/work/constraint/alchitry.xdc]
INFO: [Project 1-236] Implementation specific constraints were found while reading constraint file [C:/Users/CompStruct/Desktop/wordle/wordle4/work/constraint/alchitry.xdc]. These constraints will be ignored for synthesis but will be used in implementation. Impacted constraints are listed in the file [.Xil/au_top_0_propImpl.xdc].
Resolution: To avoid this warning, move constraints listed in [.Xil/au_top_0_propImpl.xdc] to another XDC file and exclude this new file from synthesis with the used_in_synthesis property (File Properties dialog in GUI) and re-run elaboration/synthesis.
Parsing XDC File [C:/Users/CompStruct/Desktop/wordle/wordle4/constraint/au.xdc]
Finished Parsing XDC File [C:/Users/CompStruct/Desktop/wordle/wordle4/constraint/au.xdc]
Completed Processing XDC Constraints

<<<<<<< HEAD
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 1009.266 ; gain = 0.000
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

Constraint Validation Runtime : Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.010 . Memory (MB): peak = 1009.266 ; gain = 0.000
---------------------------------------------------------------------------------
Finished Constraint Validation : Time (s): cpu = 00:00:12 ; elapsed = 00:00:13 . Memory (MB): peak = 1009.266 ; gain = 9.629
=======
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.001 . Memory (MB): peak = 1260.762 ; gain = 0.000
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

Constraint Validation Runtime : Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.007 . Memory (MB): peak = 1260.762 ; gain = 0.000
---------------------------------------------------------------------------------
Finished Constraint Validation : Time (s): cpu = 00:00:13 ; elapsed = 00:00:14 . Memory (MB): peak = 1260.762 ; gain = 13.750
>>>>>>> 81d1d9559e6e53b259c73dd88862c923e336802b
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Loading Part and Timing Information
---------------------------------------------------------------------------------
Loading part: xc7a35tftg256-1
---------------------------------------------------------------------------------
<<<<<<< HEAD
Finished Loading Part and Timing Information : Time (s): cpu = 00:00:12 ; elapsed = 00:00:13 . Memory (MB): peak = 1009.266 ; gain = 9.629
=======
Finished Loading Part and Timing Information : Time (s): cpu = 00:00:13 ; elapsed = 00:00:14 . Memory (MB): peak = 1260.762 ; gain = 13.750
>>>>>>> 81d1d9559e6e53b259c73dd88862c923e336802b
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying 'set_property' XDC Constraints
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
<<<<<<< HEAD
Finished applying 'set_property' XDC Constraints : Time (s): cpu = 00:00:12 ; elapsed = 00:00:13 . Memory (MB): peak = 1009.266 ; gain = 9.629
=======
Finished applying 'set_property' XDC Constraints : Time (s): cpu = 00:00:13 ; elapsed = 00:00:14 . Memory (MB): peak = 1260.762 ; gain = 13.750
>>>>>>> 81d1d9559e6e53b259c73dd88862c923e336802b
---------------------------------------------------------------------------------
INFO: [Synth 8-802] inferred FSM for state register 'M_game_fsm_q_reg' in module 'game_6'
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
<<<<<<< HEAD
SET_CORRECT_WORD_game_fsm | 000000000000000000000000000000000000000001 |                           101001
SET_CORRECT_LETTER_1_game_fsm | 000000000000000000000000000000000000000010 |                           101010
SET_CORRECT_LETTER_2_game_fsm | 000000000000000000000000000000000000000100 |                           101011
SET_CORRECT_LETTER_3_game_fsm | 000000000000000000000000000000000000001000 |                           101100
SET_CORRECT_LETTER_4_game_fsm | 000000000000000000000000000000000000010000 |                           101101
RESET_NUM_CORRECT_INPUTS_TO_0_game_fsm | 000000000000000000000000000000000000100000 |                           011110
SET_GUESS_CTR_TO_0_game_fsm | 000000000000000000000000000000000001000000 |                           000011
RESET_TOP_DISPLAY_game_fsm | 000000000000000000000000000000000010000000 |                           000000
SET_INPUT_CTR_TO_0_game_fsm | 000000000000000000000000000000000100000000 |                           000010
RESET_BOTTOM_DISPLAY_game_fsm | 000000000000000000000000000000001000000000 |                           000001
           IDLE_game_fsm | 000000000000000000000000000000010000000000 |                           000101
CHECK_BUTTON_PRESSED_game_fsm | 000000000000000000000000000000100000000000 |                           001010
  SET_I_TO_ZERO_game_fsm | 000000000000000000000000000001000000000000 |                           010010
  SET_K_TO_ZERO_game_fsm | 000000000000000000000000000010000000000000 |                           010011
RETRIEVE_INPUT_I_game_fsm | 000000000000000000000000000100000000000000 |                           000110
RETRIEVE_CORRECT_K_game_fsm | 000000000000000000000000001000000000000000 |                           000111
COMPARE_INPUT_I_WITH_CORRECT_K_game_fsm | 000000000000000000000000010000000000000000 |                           001000
COMPARE_POSITIONS_K_AND_I_game_fsm | 000000000000000000000000100000000000000000 |                           010100
SET_TEMP_GUESS_G_LETTER_I_ADDR_GREEN_game_fsm | 000000000000000000000001000000000000000000 |                           010110
SET_TEMP_COLOURED_LETTER_GREEN_game_fsm | 000000000000000000000010000000000000000000 |                           011011
SET_GREEN_LETTER_game_fsm | 000000000000000000000100000000000000000000 |                           011001
INCREMENT_NUM_CORRECT_game_fsm | 000000000000000000001000000000000000000000 |                           100000
COMPARE_NUM_CORRECT_EQUALS_3_game_fsm | 000000000000000000010000000000000000000000 |                           100001
                  iSTATE | 000000000000000000100000000000000000000000 |                           101111
SET_TEMP_GUESS_G_LETTER_I_ADDR_YELLOW_game_fsm | 000000000000000001000000000000000000000000 |                           010111
SET_TEMP_COLOURED_LETTER_YELLOW_game_fsm | 000000000000000010000000000000000000000000 |                           011100
SET_YELLOW_LETTER_game_fsm | 000000000000000100000000000000000000000000 |                           011010
SET_TEMP_GUESS_G_LETTER_I_ADDR_WHITE_game_fsm | 000000000000001000000000000000000000000000 |                           010101
SET_TEMP_COLOURED_LETTER_WHITE_game_fsm | 000000000000010000000000000000000000000000 |                           011101
SET_WHITE_LETTER_game_fsm | 000000000000100000000000000000000000000000 |                           011000
COMPARE_K_EQUALS_3_AND_INCREMENT_game_fsm | 000000000001000000000000000000000000000000 |                           001001
COMPARE_I_EQUALS_3_AND_INCREMENT_game_fsm | 000000000010000000000000000000000000000000 |                           100010
SET_NUM_CORRECT_INPUTS_TO_0_game_fsm | 000000000100000000000000000000000000000000 |                           000100
SHOW_TOP_DISPLAY_game_fsm | 000000001000000000000000000000000000000000 |                           100101
SHOW_TOP_DISPLAY_2_game_fsm | 000000010000000000000000000000000000000000 |                           100110
SHOW_TOP_DISPLAY_3_game_fsm | 000000100000000000000000000000000000000000 |                           100111
SHOW_TOP_DISPLAY_4_game_fsm | 000001000000000000000000000000000000000000 |                           101000
INCREMENT_GUESS_CTR_game_fsm | 000010000000000000000000000000000000000000 |                           100011
COMPARE_GUESS_CTR_EQUALS_3_game_fsm | 000100000000000000000000000000000000000000 |                           100100
                 iSTATE0 | 001000000000000000000000000000000000000000 |                           101110
*
PRINT_LETTER_TO_MATRIX_game_fsm | 010000000000000000000000000000000000000000 |                           010001
INCREMENT_INPUT_CTR_game_fsm | 100000000000000000000000000000000000000000 |                           010000
=======
SET_OKA_MODE_TO_ZERO_game_fsm |                           000000 |                           000001
SET_GUESS_CTR_TO_0_game_fsm |                           000001 |                           000101
RESET_NUM_CORRECT_INPUTS_TO_0_game_fsm |                           000010 |                           100000
RESET_TOP_DISPLAY_game_fsm |                           000011 |                           000010
SET_INPUT_CTR_TO_0_game_fsm |                           000100 |                           000100
RESET_BOTTOM_DISPLAY_game_fsm |                           000101 |                           000011
           IDLE_game_fsm |                           000110 |                           000111
                  iSTATE |                           000111 |                           001111
*
CHECK_BUTTON_PRESSED_game_fsm |                           001000 |                           001100
  SET_I_TO_ZERO_game_fsm |                           001001 |                           010100
  SET_K_TO_ZERO_game_fsm |                           001010 |                           010101
RETRIEVE_INPUT_I_game_fsm |                           001011 |                           001000
RETRIEVE_CORRECT_K_game_fsm |                           001100 |                           001001
COMPARE_INPUT_I_WITH_CORRECT_K_game_fsm |                           001101 |                           001010
COMPARE_POSITIONS_K_AND_I_game_fsm |                           001110 |                           010110
SET_TEMP_GUESS_G_LETTER_I_ADDR_GREEN_game_fsm |                           001111 |                           011000
SET_TEMP_COLOURED_LETTER_GREEN_game_fsm |                           010000 |                           011101
SET_GREEN_LETTER_game_fsm |                           010001 |                           011011
INCREMENT_NUM_CORRECT_game_fsm |                           010010 |                           100010
COMPARE_NUM_CORRECT_EQUALS_3_game_fsm |                           010011 |                           100011
SET_TEMP_GUESS_G_LETTER_I_ADDR_YELLOW_game_fsm |                           010100 |                           011001
SET_TEMP_COLOURED_LETTER_YELLOW_game_fsm |                           010101 |                           011110
SET_YELLOW_LETTER_game_fsm |                           010110 |                           011100
SET_TEMP_GUESS_G_LETTER_I_ADDR_WHITE_game_fsm |                           010111 |                           010111
SET_TEMP_COLOURED_LETTER_WHITE_game_fsm |                           011000 |                           011111
SET_WHITE_LETTER_game_fsm |                           011001 |                           011010
COMPARE_K_EQUALS_3_AND_INCREMENT_game_fsm |                           011010 |                           001011
COMPARE_I_EQUALS_3_AND_INCREMENT_game_fsm |                           011011 |                           100100
SET_NUM_CORRECT_INPUTS_TO_0_game_fsm |                           011100 |                           000110
SHOW_TOP_DISPLAY_game_fsm |                           011101 |                           100111
INCREMENT_GUESS_CTR_game_fsm |                           011110 |                           100101
COMPARE_GUESS_CTR_EQUALS_3_game_fsm |                           011111 |                           100110
CHECK_IF_FIRST_INPUT_game_fsm |                           100000 |                           000000
SET_CORRECT_WORD_game_fsm |                           100001 |                           101000
PRINT_LETTER_TO_MATRIX_game_fsm |                           100010 |                           010011
INCREMENT_INPUT_CTR_game_fsm |                           100011 |                           010010
>>>>>>> 81d1d9559e6e53b259c73dd88862c923e336802b
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'M_game_fsm_q_reg' using encoding 'sequential' in module 'game_6'
---------------------------------------------------------------------------------
<<<<<<< HEAD
Finished RTL Optimization Phase 2 : Time (s): cpu = 00:00:13 ; elapsed = 00:00:15 . Memory (MB): peak = 1009.266 ; gain = 9.629
=======
Finished RTL Optimization Phase 2 : Time (s): cpu = 00:00:15 ; elapsed = 00:00:15 . Memory (MB): peak = 1260.762 ; gain = 13.750
>>>>>>> 81d1d9559e6e53b259c73dd88862c923e336802b
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start RTL Component Statistics 
---------------------------------------------------------------------------------
Detailed RTL Component Info : 
+---Adders : 
	   3 Input   16 Bit       Adders := 1     
	   2 Input   16 Bit       Adders := 8     
	   2 Input    8 Bit       Adders := 2     
	   2 Input    7 Bit       Adders := 8     
	   2 Input    5 Bit       Adders := 16    
+---XORs : 
	   2 Input     32 Bit         XORs := 2     
	   4 Input     32 Bit         XORs := 1     
	   2 Input     16 Bit         XORs := 2     
	   2 Input      1 Bit         XORs := 1     
+---Registers : 
	               32 Bit    Registers := 4     
	               11 Bit    Registers := 1     
<<<<<<< HEAD
	                7 Bit    Registers := 33    
=======
	                7 Bit    Registers := 17    
>>>>>>> 81d1d9559e6e53b259c73dd88862c923e336802b
	                6 Bit    Registers := 1     
	                5 Bit    Registers := 26    
	                4 Bit    Registers := 1     
	                3 Bit    Registers := 5     
<<<<<<< HEAD
	                2 Bit    Registers := 12    
	                1 Bit    Registers := 20    
+---Muxes : 
	  41 Input   42 Bit        Muxes := 1     
	   2 Input   42 Bit        Muxes := 10    
	   4 Input   24 Bit        Muxes := 8     
	   2 Input   16 Bit        Muxes := 9     
	   4 Input   16 Bit        Muxes := 4     
	  41 Input   16 Bit        Muxes := 3     
	   6 Input   16 Bit        Muxes := 1     
	   8 Input   16 Bit        Muxes := 1     
	   2 Input    7 Bit        Muxes := 21    
	   6 Input    7 Bit        Muxes := 8     
	   4 Input    7 Bit        Muxes := 5     
	  41 Input    7 Bit        Muxes := 8     
	  41 Input    6 Bit        Muxes := 2     
	   2 Input    6 Bit        Muxes := 2     
	   2 Input    5 Bit        Muxes := 26    
	   4 Input    5 Bit        Muxes := 4     
	   3 Input    5 Bit        Muxes := 2     
	  41 Input    5 Bit        Muxes := 1     
	  10 Input    5 Bit        Muxes := 1     
	   2 Input    3 Bit        Muxes := 6     
	   4 Input    3 Bit        Muxes := 2     
	  41 Input    3 Bit        Muxes := 4     
	   2 Input    2 Bit        Muxes := 2     
	   4 Input    2 Bit        Muxes := 2     
	   2 Input    1 Bit        Muxes := 125   
	   4 Input    1 Bit        Muxes := 10    
	   6 Input    1 Bit        Muxes := 8     
	  41 Input    1 Bit        Muxes := 2     
	  37 Input    1 Bit        Muxes := 36    
	   9 Input    1 Bit        Muxes := 1     
=======
	                2 Bit    Registers := 7     
	                1 Bit    Registers := 12    
+---Muxes : 
	   2 Input   32 Bit        Muxes := 1     
	   2 Input   20 Bit        Muxes := 1     
	   2 Input   16 Bit        Muxes := 9     
	   4 Input   16 Bit        Muxes := 4     
	  36 Input   16 Bit        Muxes := 3     
	   8 Input   16 Bit        Muxes := 2     
	   2 Input    9 Bit        Muxes := 1     
	  36 Input    8 Bit        Muxes := 2     
	   2 Input    8 Bit        Muxes := 2     
	   2 Input    7 Bit        Muxes := 4     
	   2 Input    6 Bit        Muxes := 15    
	  36 Input    6 Bit        Muxes := 4     
	   3 Input    6 Bit        Muxes := 1     
	   2 Input    5 Bit        Muxes := 22    
	   6 Input    5 Bit        Muxes := 4     
	   4 Input    5 Bit        Muxes := 4     
	   3 Input    5 Bit        Muxes := 2     
	   5 Input    5 Bit        Muxes := 2     
	  36 Input    5 Bit        Muxes := 4     
	   2 Input    3 Bit        Muxes := 5     
	   4 Input    3 Bit        Muxes := 1     
	  36 Input    3 Bit        Muxes := 4     
	   2 Input    1 Bit        Muxes := 70    
	   6 Input    1 Bit        Muxes := 4     
	   5 Input    1 Bit        Muxes := 2     
	  36 Input    1 Bit        Muxes := 3     
	  38 Input    1 Bit        Muxes := 33    
>>>>>>> 81d1d9559e6e53b259c73dd88862c923e336802b
---------------------------------------------------------------------------------
Finished RTL Component Statistics 
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Part Resource Summary
---------------------------------------------------------------------------------
Part Resources:
DSPs: 90 (col length:60)
BRAMs: 100 (col length: RAMB18 60 RAMB36 30)
---------------------------------------------------------------------------------
Finished Part Resource Summary
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Cross Boundary and Area Optimization
---------------------------------------------------------------------------------
WARNING: [Synth 8-7080] Parallel synthesis criteria is not met
DSP Report: Generating DSP adder/add0, operation Mode is: A*B.
DSP Report: operator adder/add0 is absorbed into DSP adder/add0.
WARNING: [Synth 8-3917] design au_top_0 has port io_led[23] driven by constant 0
WARNING: [Synth 8-3917] design au_top_0 has port io_led[15] driven by constant 0
WARNING: [Synth 8-3917] design au_top_0 has port io_led[7] driven by constant 0
---------------------------------------------------------------------------------
<<<<<<< HEAD
Finished Cross Boundary and Area Optimization : Time (s): cpu = 00:00:29 ; elapsed = 00:00:30 . Memory (MB): peak = 1009.266 ; gain = 9.629
=======
Finished Cross Boundary and Area Optimization : Time (s): cpu = 00:00:25 ; elapsed = 00:00:26 . Memory (MB): peak = 1260.762 ; gain = 13.750
>>>>>>> 81d1d9559e6e53b259c73dd88862c923e336802b
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start ROM, RAM, DSP, Shift Register and Retiming Reporting
---------------------------------------------------------------------------------

ROM: Preliminary Mapping Report
+--------------+------------+---------------+----------------+
|Module Name   | RTL Object | Depth x Width | Implemented As | 
+--------------+------------+---------------+----------------+
|mini_words_10 | out        | 512x20        | LUT            | 
|mini_words_10 | out        | 512x20        | LUT            | 
+--------------+------------+---------------+----------------+


DSP: Preliminary Mapping Report (see note below. The ' indicates corresponding REG is set)
+------------+-------------+--------+--------+--------+--------+--------+------+------+------+------+-------+------+------+
|Module Name | DSP Mapping | A Size | B Size | C Size | D Size | P Size | AREG | BREG | CREG | DREG | ADREG | MREG | PREG | 
+------------+-------------+--------+--------+--------+--------+--------+------+------+------+------+-------+------+------+
|adder_12    | A*B         | 16     | 16     | -      | -      | 32     | 0    | 0    | -    | -    | -     | 0    | 0    | 
+------------+-------------+--------+--------+--------+--------+--------+------+------+------+------+-------+------+------+

Note: The table above is a preliminary report that shows the DSPs inferred at the current stage of the synthesis flow. Some DSP may be reimplemented as non DSP primitives later in the synthesis flow. Multiple instantiated DSPs are reported only once.
---------------------------------------------------------------------------------
Finished ROM, RAM, DSP, Shift Register and Retiming Reporting
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying XDC Timing Constraints
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
<<<<<<< HEAD
Finished Applying XDC Timing Constraints : Time (s): cpu = 00:00:35 ; elapsed = 00:00:36 . Memory (MB): peak = 1009.266 ; gain = 9.629
=======
Finished Applying XDC Timing Constraints : Time (s): cpu = 00:00:30 ; elapsed = 00:00:31 . Memory (MB): peak = 1260.762 ; gain = 13.750
>>>>>>> 81d1d9559e6e53b259c73dd88862c923e336802b
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Timing Optimization
---------------------------------------------------------------------------------
<<<<<<< HEAD
WARNING: [Synth 8-326] inferred exception to break timing loop: 'set_disable_timing i_0/i_0/i_892 -from I -to O'
WARNING: [Synth 8-326] inferred exception to break timing loop: 'set_disable_timing i_0/i_0/i_888 -from I0 -to O'
WARNING: [Synth 8-326] inferred exception to break timing loop: 'set_disable_timing i_0/i_0/i_888 -from I1 -to O'
---------------------------------------------------------------------------------
Finished Timing Optimization : Time (s): cpu = 00:01:34 ; elapsed = 00:01:35 . Memory (MB): peak = 1471.715 ; gain = 472.078
=======
      : betaCPUi_2/r/i_2/read_address_b[4]
      : betaCPUi_2/r/read_address_b[4]
      : betaCPUi_2/control_unit/regfile_rb[4]
      : betaCPUi_2/control_unit/i_0/regfile_rb[4]
      : betaCPUi_2/control_unit/i_0/alu_out[4]
      : betaCPUi_2/control_unit/alu_out[4]
      : betaCPUi_2/game_alu/alu[4]
      : betaCPUi_2/game_alu/i_0/alu[4]
      : betaCPUi_2/game_alu/i_0/b[4]
      : betaCPUi_2/game_alu/b[4]
      : betaCPUi_2/inputAlu_b_inferred/M_game_alu_b[4]
      : betaCPUi_2/inputAlu_b_inferred/out_b[4]
      : betaCPUi_2/r/out_b[4]
      : betaCPUi_2/r/i_2/out_b[4]
      : betaCPUi_2/r/i_2/read_address_b[3]
      : betaCPUi_2/r/read_address_b[3]
      : betaCPUi_2/control_unit/regfile_rb[3]
      : betaCPUi_2/control_unit/i_0/regfile_rb[3]
      : betaCPUi_2/control_unit/i_0/alu_out[3]
      : betaCPUi_2/control_unit/alu_out[3]
      : betaCPUi_2/game_alu/alu[3]
      : betaCPUi_2/game_alu/i_0/alu[3]
      : betaCPUi_2/game_alu/i_0/b[1]
      : betaCPUi_2/game_alu/b[1]
      : betaCPUi_2/inputAlu_b_inferred/M_game_alu_b[1]
      : betaCPUi_2/inputAlu_b_inferred/out_b[1]
      : betaCPUi_2/r/out_b[1]
      : betaCPUi_2/r/i_2/out_b[1]
      : betaCPUi_2/game_alu/i_0/b[1]
      : betaCPUi_2/game_alu/b[1]
      : betaCPUi_2/inputAlu_b_inferred/M_game_alu_b[1]
      : betaCPUi_2/inputAlu_b_inferred/out_b[1]
      : betaCPUi_2/r/out_b[1]
      : betaCPUi_2/r/i_2/out_b[1]
      : betaCPUi_2/r/i_2/read_address_b[2]
      : betaCPUi_2/r/read_address_b[2]
      : betaCPUi_2/control_unit/regfile_rb[2]
      : betaCPUi_2/control_unit/i_0/regfile_rb[2]
      : betaCPUi_2/control_unit/i_0/alu_out[2]
      : betaCPUi_2/control_unit/alu_out[2]
      : betaCPUi_2/game_alu/alu[2]
      : betaCPUi_2/game_alu/i_0/alu[2]
      : betaCPUi_2/control_unit/i_0/alu_out[2]
      : betaCPUi_2/control_unit/alu_out[2]
      : betaCPUi_2/game_alu/alu[2]
      : betaCPUi_2/game_alu/i_0/alu[2]
      : betaCPUi_2/game_alu/i_0/b[4]
      : betaCPUi_2/game_alu/b[4]
      : betaCPUi_2/inputAlu_b_inferred/M_game_alu_b[4]
      : betaCPUi_2/inputAlu_b_inferred/out_b[4]
      : betaCPUi_2/r/out_b[4]
      : betaCPUi_2/r/i_2/out_b[4]
      : betaCPUi_2/game_alu/i_0/b[4]
      : betaCPUi_2/game_alu/b[4]
      : betaCPUi_2/inputAlu_b_inferred/M_game_alu_b[4]
      : betaCPUi_2/inputAlu_b_inferred/out_b[4]
      : betaCPUi_2/r/out_b[4]
      : betaCPUi_2/r/i_2/out_b[4]
      : betaCPUi_2/r/i_2/read_address_b[2]
      : betaCPUi_2/r/read_address_b[2]
      : betaCPUi_2/control_unit/regfile_rb[2]
      : betaCPUi_2/control_unit/i_0/regfile_rb[2]
      : betaCPUi_2/control_unit/i_0/alu_out[0]
      : betaCPUi_2/control_unit/alu_out[0]
      : betaCPUi_2/game_alu/alu[0]
      : betaCPUi_2/game_alu/i_0/alu[0]
      : betaCPUi_2/control_unit/i_0/alu_out[3]
      : betaCPUi_2/control_unit/alu_out[3]
      : betaCPUi_2/game_alu/alu[3]
      : betaCPUi_2/game_alu/i_0/alu[3]
      : betaCPUi_2/game_alu/i_0/b[2]
      : betaCPUi_2/game_alu/b[2]
      : betaCPUi_2/inputAlu_b_inferred/M_game_alu_b[2]
      : betaCPUi_2/inputAlu_b_inferred/out_b[2]
      : betaCPUi_2/r/out_b[2]
      : betaCPUi_2/r/i_2/out_b[2]
      : betaCPUi_2/game_alu/i_0/b[2]
      : betaCPUi_2/game_alu/b[2]
      : betaCPUi_2/inputAlu_b_inferred/M_game_alu_b[2]
      : betaCPUi_2/inputAlu_b_inferred/out_b[2]
      : betaCPUi_2/r/out_b[2]
      : betaCPUi_2/r/i_2/out_b[2]
      : betaCPUi_2/r/i_2/read_address_b[0]
      : betaCPUi_2/r/read_address_b[0]
      : betaCPUi_2/control_unit/regfile_rb[0]
      : betaCPUi_2/control_unit/i_0/regfile_rb[0]
      : betaCPUi_2/control_unit/i_0/alu_out[4]
      : betaCPUi_2/control_unit/alu_out[4]
      : betaCPUi_2/game_alu/alu[4]
      : betaCPUi_2/game_alu/i_0/alu[4]
WARNING: [Synth 8-326] inferred exception to break timing loop: 'set_disable_timing betaCPUi_2/r/i_2/i_257 -from S -to Z'
WARNING: [Synth 8-326] inferred exception to break timing loop: 'set_disable_timing betaCPUi_2/r/i_2/i_257 -from B -to Z'
WARNING: [Synth 8-326] inferred exception to break timing loop: 'set_disable_timing betaCPUi_2/game_alu/i_0/i_24 -from I -to O'
WARNING: [Synth 8-326] inferred exception to break timing loop: 'set_disable_timing betaCPUi_2/game_alu/i_0/i_20 -from I -to O'
      : i_0/\betaCPU/r /i_2/read_address_b[4]
      : i_0/\betaCPU/r /read_address_b[4]
      : i_0/\betaCPU/control_unit /regfile_rb[4]
      : i_0/\betaCPU/control_unit /i_0/regfile_rb[4]
      : i_0/\betaCPU/control_unit /i_0/alu_out[4]
      : i_0/\betaCPU/control_unit /alu_out[4]
      : i_0/\betaCPU/game_alu /alu[4]
      : i_0/\betaCPU/game_alu /i_0/alu[4]
      : i_0/\betaCPU/game_alu /i_0/b[4]
      : i_0/\betaCPU/game_alu /b[4]
      : i_0/\betaCPU/inputAlu_b_inferred /M_game_alu_b[4]
      : i_0/\betaCPU/inputAlu_b_inferred /out_b[4]
      : i_0/\betaCPU/r /out_b[4]
      : i_0/\betaCPU/r /i_2/out_b[4]
      : i_0/\betaCPU/r /i_2/read_address_b[4]
      : i_0/\betaCPU/r /read_address_b[4]
      : i_0/\betaCPU/control_unit /regfile_rb[4]
      : i_0/\betaCPU/control_unit /i_0/regfile_rb[4]
      : i_0/\betaCPU/control_unit /i_0/alu_out[4]
      : i_0/\betaCPU/control_unit /alu_out[4]
      : i_0/\betaCPU/game_alu /alu[4]
      : i_0/\betaCPU/game_alu /i_0/alu[4]
      : i_0/\betaCPU/game_alu /i_0/b[0]
      : i_0/\betaCPU/game_alu /b[0]
      : i_0/\betaCPU/inputAlu_b_inferred /M_game_alu_b[0]
      : i_0/\betaCPU/inputAlu_b_inferred /out_b[0]
      : i_0/\betaCPU/r /out_b[0]
      : i_0/\betaCPU/r /i_2/out_b[0]
      : i_0/\betaCPU/game_alu /i_0/b[0]
      : i_0/\betaCPU/game_alu /b[0]
      : i_0/\betaCPU/inputAlu_b_inferred /M_game_alu_b[0]
      : i_0/\betaCPU/inputAlu_b_inferred /out_b[0]
      : i_0/\betaCPU/r /out_b[0]
      : i_0/\betaCPU/r /i_2/out_b[0]
      : i_0/\betaCPU/r /i_2/read_address_b[3]
      : i_0/\betaCPU/r /read_address_b[3]
      : i_0/\betaCPU/control_unit /regfile_rb[3]
      : i_0/\betaCPU/control_unit /i_0/regfile_rb[3]
      : i_0/\betaCPU/control_unit /i_0/alu_out[3]
      : i_0/\betaCPU/control_unit /alu_out[3]
      : i_0/\betaCPU/game_alu /alu[3]
      : i_0/\betaCPU/game_alu /i_0/alu[3]
      : i_0/\betaCPU/game_alu /i_0/b[1]
      : i_0/\betaCPU/game_alu /b[1]
      : i_0/\betaCPU/inputAlu_b_inferred /M_game_alu_b[1]
      : i_0/\betaCPU/inputAlu_b_inferred /out_b[1]
      : i_0/\betaCPU/r /out_b[1]
      : i_0/\betaCPU/r /i_2/out_b[1]
      : i_0/\betaCPU/r /i_2/read_address_b[2]
      : i_0/\betaCPU/r /read_address_b[2]
      : i_0/\betaCPU/control_unit /regfile_rb[2]
      : i_0/\betaCPU/control_unit /i_0/regfile_rb[2]
      : i_0/\betaCPU/control_unit /i_0/alu_out[2]
      : i_0/\betaCPU/control_unit /alu_out[2]
      : i_0/\betaCPU/game_alu /alu[2]
      : i_0/\betaCPU/game_alu /i_0/alu[2]
      : i_0/\betaCPU/control_unit /i_0/alu_out[2]
      : i_0/\betaCPU/control_unit /alu_out[2]
      : i_0/\betaCPU/game_alu /alu[2]
      : i_0/\betaCPU/game_alu /i_0/alu[2]
      : i_0/\betaCPU/r /i_2/read_address_b[2]
      : i_0/\betaCPU/r /read_address_b[2]
      : i_0/\betaCPU/control_unit /regfile_rb[2]
      : i_0/\betaCPU/control_unit /i_0/regfile_rb[2]
      : i_0/\betaCPU/control_unit /i_0/alu_out[0]
      : i_0/\betaCPU/control_unit /alu_out[0]
      : i_0/\betaCPU/game_alu /alu[0]
      : i_0/\betaCPU/game_alu /i_0/alu[0]
      : i_0/\betaCPU/control_unit /i_0/alu_out[3]
      : i_0/\betaCPU/control_unit /alu_out[3]
      : i_0/\betaCPU/game_alu /alu[3]
      : i_0/\betaCPU/game_alu /i_0/alu[3]
      : i_0/\betaCPU/game_alu /i_0/b[5]
      : i_0/\betaCPU/game_alu /b[5]
      : i_0/\betaCPU/inputAlu_b_inferred /M_game_alu_b[5]
      : i_0/\betaCPU/inputAlu_b_inferred /out_b[5]
      : i_0/\betaCPU/r /out_b[5]
      : i_0/\betaCPU/r /i_2/out_b[5]
      : i_0/\betaCPU/r /i_2/read_address_b[5]
      : i_0/\betaCPU/r /read_address_b[5]
      : i_0/\betaCPU/control_unit /regfile_rb[5]
      : i_0/\betaCPU/control_unit /i_0/regfile_rb[5]
      : i_0/\betaCPU/control_unit /i_0/alu_out[5]
      : i_0/\betaCPU/control_unit /alu_out[5]
      : i_0/\betaCPU/game_alu /alu[5]
      : i_0/\betaCPU/game_alu /i_0/alu[5]
      : i_0/\betaCPU/r /i_2/read_address_b[0]
      : i_0/\betaCPU/r /read_address_b[0]
      : i_0/\betaCPU/control_unit /regfile_rb[0]
      : i_0/\betaCPU/control_unit /i_0/regfile_rb[0]
      : i_0/\betaCPU/game_alu /i_0/b[2]
      : i_0/\betaCPU/game_alu /b[2]
      : i_0/\betaCPU/inputAlu_b_inferred /M_game_alu_b[2]
      : i_0/\betaCPU/inputAlu_b_inferred /out_b[2]
      : i_0/\betaCPU/r /out_b[2]
      : i_0/\betaCPU/r /i_2/out_b[2]
      : i_0/\betaCPU/control_unit /i_0/alu_out[4]
      : i_0/\betaCPU/control_unit /alu_out[4]
      : i_0/\betaCPU/game_alu /alu[4]
      : i_0/\betaCPU/game_alu /i_0/alu[4]
WARNING: [Synth 8-326] inferred exception to break timing loop: 'set_disable_timing i_0/\betaCPU/r /i_2/i_376 -from S -to Z'
WARNING: [Synth 8-326] inferred exception to break timing loop: 'set_disable_timing i_0/\betaCPU/game_alu /i_0/i_24 -from I -to O'
---------------------------------------------------------------------------------
Finished Timing Optimization : Time (s): cpu = 00:00:36 ; elapsed = 00:00:38 . Memory (MB): peak = 1260.762 ; gain = 13.750
>>>>>>> 81d1d9559e6e53b259c73dd88862c923e336802b
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Technology Mapping
---------------------------------------------------------------------------------
WARNING: [Synth 8-326] inferred exception to break timing loop: 'set_false_path -through i_1398/O'
WARNING: [Synth 8-326] inferred exception to break timing loop: 'set_false_path -through \betaCPU/game_alu/i_822 /O[2]'
WARNING: [Synth 8-326] inferred exception to break timing loop: 'set_false_path -through \betaCPU/game_alu/i_822 /O[2]'
WARNING: [Synth 8-326] inferred exception to break timing loop: 'set_false_path -through \betaCPU/game_alu/i_822 /O[1]'
WARNING: [Synth 8-326] inferred exception to break timing loop: 'set_false_path -through i_533/O'
WARNING: [Synth 8-326] inferred exception to break timing loop: 'set_false_path -through i_535/O'
WARNING: [Synth 8-326] inferred exception to break timing loop: 'set_false_path -through i_901/O'
WARNING: [Synth 8-326] inferred exception to break timing loop: 'set_false_path -through i_902/O'
---------------------------------------------------------------------------------
<<<<<<< HEAD
Finished Technology Mapping : Time (s): cpu = 00:01:37 ; elapsed = 00:01:38 . Memory (MB): peak = 1471.715 ; gain = 472.078
=======
Finished Technology Mapping : Time (s): cpu = 00:00:37 ; elapsed = 00:00:39 . Memory (MB): peak = 1260.762 ; gain = 13.750
>>>>>>> 81d1d9559e6e53b259c73dd88862c923e336802b
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
<<<<<<< HEAD
Finished IO Insertion : Time (s): cpu = 00:01:40 ; elapsed = 00:01:41 . Memory (MB): peak = 1471.715 ; gain = 472.078
=======
Finished IO Insertion : Time (s): cpu = 00:00:42 ; elapsed = 00:00:43 . Memory (MB): peak = 1260.762 ; gain = 13.750
>>>>>>> 81d1d9559e6e53b259c73dd88862c923e336802b
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Instances
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
<<<<<<< HEAD
Finished Renaming Generated Instances : Time (s): cpu = 00:01:40 ; elapsed = 00:01:41 . Memory (MB): peak = 1471.715 ; gain = 472.078
=======
Finished Renaming Generated Instances : Time (s): cpu = 00:00:42 ; elapsed = 00:00:43 . Memory (MB): peak = 1260.762 ; gain = 13.750
>>>>>>> 81d1d9559e6e53b259c73dd88862c923e336802b
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Rebuilding User Hierarchy
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
<<<<<<< HEAD
Finished Rebuilding User Hierarchy : Time (s): cpu = 00:01:40 ; elapsed = 00:01:42 . Memory (MB): peak = 1471.715 ; gain = 472.078
=======
Finished Rebuilding User Hierarchy : Time (s): cpu = 00:00:42 ; elapsed = 00:00:43 . Memory (MB): peak = 1260.762 ; gain = 13.750
>>>>>>> 81d1d9559e6e53b259c73dd88862c923e336802b
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Ports
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
<<<<<<< HEAD
Finished Renaming Generated Ports : Time (s): cpu = 00:01:40 ; elapsed = 00:01:42 . Memory (MB): peak = 1471.715 ; gain = 472.078
=======
Finished Renaming Generated Ports : Time (s): cpu = 00:00:42 ; elapsed = 00:00:43 . Memory (MB): peak = 1260.762 ; gain = 13.750
>>>>>>> 81d1d9559e6e53b259c73dd88862c923e336802b
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
<<<<<<< HEAD
Finished Handling Custom Attributes : Time (s): cpu = 00:01:40 ; elapsed = 00:01:42 . Memory (MB): peak = 1471.715 ; gain = 472.078
=======
Finished Handling Custom Attributes : Time (s): cpu = 00:00:42 ; elapsed = 00:00:43 . Memory (MB): peak = 1260.762 ; gain = 13.750
>>>>>>> 81d1d9559e6e53b259c73dd88862c923e336802b
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Nets
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
<<<<<<< HEAD
Finished Renaming Generated Nets : Time (s): cpu = 00:01:40 ; elapsed = 00:01:42 . Memory (MB): peak = 1471.715 ; gain = 472.078
=======
Finished Renaming Generated Nets : Time (s): cpu = 00:00:42 ; elapsed = 00:00:43 . Memory (MB): peak = 1260.762 ; gain = 13.750
>>>>>>> 81d1d9559e6e53b259c73dd88862c923e336802b
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Writing Synthesis Report
---------------------------------------------------------------------------------

Report BlackBoxes: 
+-+--------------+----------+
| |BlackBox name |Instances |
+-+--------------+----------+
+-+--------------+----------+

Report Cell Usage: 
+------+-------+------+
|      |Cell   |Count |
+------+-------+------+
|1     |BUFG   |     1|
<<<<<<< HEAD
|2     |CARRY4 |   104|
|3     |LUT1   |    75|
|4     |LUT2   |   133|
|5     |LUT3   |   126|
|6     |LUT4   |   114|
|7     |LUT5   |   216|
|8     |LUT6   |   504|
|9     |MUXF7  |    70|
|10    |MUXF8  |     9|
|11    |FDRE   |   775|
|12    |FDSE   |    13|
|13    |IBUF   |    14|
|14    |OBUF   |    33|
+------+-------+------+
---------------------------------------------------------------------------------
Finished Writing Synthesis Report : Time (s): cpu = 00:01:40 ; elapsed = 00:01:42 . Memory (MB): peak = 1471.715 ; gain = 472.078
---------------------------------------------------------------------------------
Synthesis finished with 0 errors, 0 critical warnings and 3 warnings.
Synthesis Optimization Runtime : Time (s): cpu = 00:01:32 ; elapsed = 00:01:39 . Memory (MB): peak = 1471.715 ; gain = 462.449
Synthesis Optimization Complete : Time (s): cpu = 00:01:40 ; elapsed = 00:01:42 . Memory (MB): peak = 1471.715 ; gain = 472.078
INFO: [Project 1-571] Translating synthesized netlist
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.027 . Memory (MB): peak = 1471.715 ; gain = 0.000
INFO: [Netlist 29-17] Analyzing 183 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 1471.715 ; gain = 0.000
=======
|2     |CARRY4 |    69|
|3     |LUT1   |    40|
|4     |LUT2   |    77|
|5     |LUT3   |    94|
|6     |LUT4   |   103|
|7     |LUT5   |   143|
|8     |LUT6   |   437|
|9     |MUXF7  |    34|
|10    |FDRE   |   535|
|11    |FDSE   |    61|
|12    |IBUF   |     9|
|13    |OBUF   |    29|
+------+-------+------+
---------------------------------------------------------------------------------
Finished Writing Synthesis Report : Time (s): cpu = 00:00:42 ; elapsed = 00:00:43 . Memory (MB): peak = 1260.762 ; gain = 13.750
---------------------------------------------------------------------------------
Synthesis finished with 0 errors, 0 critical warnings and 18 warnings.
Synthesis Optimization Runtime : Time (s): cpu = 00:00:33 ; elapsed = 00:00:41 . Memory (MB): peak = 1260.762 ; gain = 0.000
Synthesis Optimization Complete : Time (s): cpu = 00:00:42 ; elapsed = 00:00:43 . Memory (MB): peak = 1260.762 ; gain = 13.750
INFO: [Project 1-571] Translating synthesized netlist
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.022 . Memory (MB): peak = 1263.074 ; gain = 0.000
INFO: [Netlist 29-17] Analyzing 103 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 1266.703 ; gain = 0.000
>>>>>>> 81d1d9559e6e53b259c73dd88862c923e336802b
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

Synth Design complete, checksum: 704b8cd8
INFO: [Common 17-83] Releasing license: Synthesis
<<<<<<< HEAD
75 Infos, 3 Warnings, 0 Critical Warnings and 0 Errors encountered.
synth_design completed successfully
synth_design: Time (s): cpu = 00:01:47 ; elapsed = 00:01:48 . Memory (MB): peak = 1471.715 ; gain = 472.078
INFO: [Common 17-1381] The checkpoint 'C:/Users/Bryce/Desktop/wordle/wordle4/work/vivado/wordle4/wordle4.runs/synth_1/au_top_0.dcp' has been generated.
INFO: [runtcl-4] Executing : report_utilization -file au_top_0_utilization_synth.rpt -pb au_top_0_utilization_synth.pb
INFO: [Common 17-206] Exiting Vivado at Sat Apr 16 02:55:59 2022...
=======
70 Infos, 88 Warnings, 0 Critical Warnings and 0 Errors encountered.
synth_design completed successfully
synth_design: Time (s): cpu = 00:00:45 ; elapsed = 00:00:47 . Memory (MB): peak = 1266.703 ; gain = 19.691
INFO: [Common 17-1381] The checkpoint 'C:/Users/CompStruct/Desktop/wordle/wordle4/work/vivado/wordle4/wordle4.runs/synth_1/au_top_0.dcp' has been generated.
INFO: [runtcl-4] Executing : report_utilization -file au_top_0_utilization_synth.rpt -pb au_top_0_utilization_synth.pb
INFO: [Common 17-206] Exiting Vivado at Sat Apr 16 01:36:41 2022...
>>>>>>> 81d1d9559e6e53b259c73dd88862c923e336802b
