# DESCRIPTION: Verilator output: Timestamp data for --skip-identical.  Delete at will.
C "--binary --timing --trace --build -f ./../Imple/UART/RX_DATA/flist.f -I./../Imple/UART/RX_DATA -Wno-fatal -Wno-lint -Wno-style -Wno-width --Mdir ./../Imple/UART/RX_DATA/Verilator/obj_dir --trace --o Vtb_UART_Rx_Data"
T      6296  3419262  1762968909    31673338  1762968909    31673338 "./../Imple/UART/RX_DATA/Verilator/obj_dir/Vtb_UART_Rx_Data.cpp"
T      3995  3419261  1762968909    30673343  1762968909    30673343 "./../Imple/UART/RX_DATA/Verilator/obj_dir/Vtb_UART_Rx_Data.h"
T      1806  3419301  1762968909    35673319  1762968909    35673319 "./../Imple/UART/RX_DATA/Verilator/obj_dir/Vtb_UART_Rx_Data.mk"
T      1195  3419260  1762968909    30673343  1762968909    30673343 "./../Imple/UART/RX_DATA/Verilator/obj_dir/Vtb_UART_Rx_Data__ConstPool_0.cpp"
T       894  3419254  1762968909    30673343  1762968909    30673343 "./../Imple/UART/RX_DATA/Verilator/obj_dir/Vtb_UART_Rx_Data__Syms.cpp"
T      1200  3419256  1762968909    30673343  1762968909    30673343 "./../Imple/UART/RX_DATA/Verilator/obj_dir/Vtb_UART_Rx_Data__Syms.h"
T       326  3419284  1762968909    34673323  1762968909    34673323 "./../Imple/UART/RX_DATA/Verilator/obj_dir/Vtb_UART_Rx_Data__TraceDecls__0__Slow.cpp"
T     54102  3419285  1762968909    35673319  1762968909    35673319 "./../Imple/UART/RX_DATA/Verilator/obj_dir/Vtb_UART_Rx_Data__Trace__0.cpp"
T    111890  3419283  1762968909    34673323  1762968909    34673323 "./../Imple/UART/RX_DATA/Verilator/obj_dir/Vtb_UART_Rx_Data__Trace__0__Slow.cpp"
T      9276  3419273  1762968909    31673338  1762968909    31673338 "./../Imple/UART/RX_DATA/Verilator/obj_dir/Vtb_UART_Rx_Data___024root.h"
T      3914  3419277  1762968909    32673333  1762968909    32673333 "./../Imple/UART/RX_DATA/Verilator/obj_dir/Vtb_UART_Rx_Data___024root__DepSet_h276a3f16__0.cpp"
T       977  3419275  1762968909    31673338  1762968909    31673338 "./../Imple/UART/RX_DATA/Verilator/obj_dir/Vtb_UART_Rx_Data___024root__DepSet_h276a3f16__0__Slow.cpp"
T     82122  3419278  1762968909    33673328  1762968909    33673328 "./../Imple/UART/RX_DATA/Verilator/obj_dir/Vtb_UART_Rx_Data___024root__DepSet_h7d829f21__0.cpp"
T     49682  3419276  1762968909    32673333  1762968909    32673333 "./../Imple/UART/RX_DATA/Verilator/obj_dir/Vtb_UART_Rx_Data___024root__DepSet_h7d829f21__0__Slow.cpp"
T       818  3419274  1762968909    31673338  1762968909    31673338 "./../Imple/UART/RX_DATA/Verilator/obj_dir/Vtb_UART_Rx_Data___024root__Slow.cpp"
T      1110  3419298  1762968909    35673319  1762968909    35673319 "./../Imple/UART/RX_DATA/Verilator/obj_dir/Vtb_UART_Rx_Data__main.cpp"
T       744  3419263  1762968909    31673338  1762968909    31673338 "./../Imple/UART/RX_DATA/Verilator/obj_dir/Vtb_UART_Rx_Data__pch.h"
T      3041  3419302  1762968909    35673319  1762968909    35673319 "./../Imple/UART/RX_DATA/Verilator/obj_dir/Vtb_UART_Rx_Data__ver.d"
T         0        0  1762968909    35673319  1762968909    35673319 "./../Imple/UART/RX_DATA/Verilator/obj_dir/Vtb_UART_Rx_Data__verFiles.dat"
T      1922  3419300  1762968909    35673319  1762968909    35673319 "./../Imple/UART/RX_DATA/Verilator/obj_dir/Vtb_UART_Rx_Data_classes.mk"
S      1419  3419243  1762968219    81623207  1762968219    81623207 "./../Imple/UART/RX_DATA/flist.f"
S      2433  3419240  1762968795   545275130  1762968795   545275130 "/home/noname/Documents/project_tiny/Floating_point/Verision2/03_verif/Imple/UART/RX_DATA/tb_UART_Rx_Data.sv"
S      1620  3409948  1762960798    25443081  1762960798    25443081 "/home/noname/Documents/project_tiny/Floating_point/Verision2/04_imple/Version1_UART/FIFO_Rx_Test.sv"
S      2132  3409951  1762968809   463196126  1762968809   463196126 "/home/noname/Documents/project_tiny/Floating_point/Verision2/04_imple/Version1_UART/FIFO_Tx_Test.sv"
S      4785  3409927  1762966808   415305632  1762966808   415305632 "/home/noname/Documents/project_tiny/Floating_point/Verision2/04_imple/Version1_UART/UART_Rx.sv"
S      2063  3410496  1762964643   516450748  1762964643   516450748 "/home/noname/Documents/project_tiny/Floating_point/Verision2/04_imple/Version1_UART/UART_Rx_Data.sv"
S      1786  3408578  1762968341   515031766  1762968341   515031766 "/home/noname/Documents/project_tiny/Floating_point/Verision2/04_imple/Version1_UART/UART_Rx_Test.sv"
S       789  3409939  1762959075   649220460  1762959075   649220460 "/home/noname/Documents/project_tiny/Floating_point/Verision2/04_imple/Version1_UART/UART_SS_detect_edge.sv"
S      1111  3409929  1762959075   641220343  1762959075   641220343 "/home/noname/Documents/project_tiny/Floating_point/Verision2/04_imple/Version1_UART/UART_SS_detect_start.sv"
S      4163  3409922  1762958758   229013670  1762958758   229013670 "/home/noname/Documents/project_tiny/Floating_point/Verision2/04_imple/Version1_UART/UART_Tx.sv"
S      1947  3410497  1762966756   826068797  1762966756   826068797 "/home/noname/Documents/project_tiny/Floating_point/Verision2/04_imple/Version1_UART/UART_Tx_Data.sv"
S      1858  3409952  1762968334   789110805  1762968334   789110805 "/home/noname/Documents/project_tiny/Floating_point/Verision2/04_imple/Version1_UART/UART_Tx_Test.sv"
S      1218  3410495  1762962820    74414638  1762962820    74414638 "/home/noname/Documents/project_tiny/Floating_point/Verision2/04_imple/Version1_UART/UART_baud_generator.sv"
S       857  3417274  1762966837   796430783  1762966837   796430783 "/home/noname/Documents/project_tiny/Floating_point/Verision2/04_imple/Version1_UART/UART_detect_done.sv"
S      2241  3410493  1762962820    68414527  1762962820    68414527 "/home/noname/Documents/project_tiny/Floating_point/Verision2/04_imple/Version1_UART/UART_mem.sv"
S  15522432 12747919  1754558099   685719083  1754558099   685719083 "/usr/local/share/verilator/bin/verilator_bin"
S      4942 12747973  1754558099   784710520  1754558099   784710520 "/usr/local/share/verilator/include/verilated_std.sv"
