

================================================================
== Vivado HLS Report for 'compute_output_buffer_2d_array_array_ap_fixed_16_6_5_3_0_1u_config6_s'
================================================================
* Date:           Fri May 23 16:38:54 2025

* Version:        2020.1 (Build 2897737 on Wed May 27 20:21:37 MDT 2020)
* Project:        myproject_prj
* Solution:       solution1
* Product family: zynq
* Target device:  xc7z020-clg400-1


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+---------+----------+------------+
    |  Clock |  Target | Estimated| Uncertainty|
    +--------+---------+----------+------------+
    |ap_clk  | 5.00 ns | 4.321 ns |   0.62 ns  |
    +--------+---------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+-----------+-----------+-----+-----+---------+
    |  Latency (cycles) |   Latency (absolute)  |  Interval | Pipeline|
    |   min   |   max   |    min    |    max    | min | max |   Type  |
    +---------+---------+-----------+-----------+-----+-----+---------+
    |        2|       10| 10.000 ns | 50.000 ns |    2|   10|   none  |
    +---------+---------+-----------+-----------+-----+-----+---------+

    + Detail: 
        * Instance: 
        +------------------------------------------------------------------------------------+-------------------------------------------------------------------------+---------+---------+-----------+-----------+-----+-----+----------+
        |                                                                                    |                                                                         |  Latency (cycles) |   Latency (absolute)  |  Interval | Pipeline |
        |                                      Instance                                      |                                  Module                                 |   min   |   max   |    min    |    max    | min | max |   Type   |
        +------------------------------------------------------------------------------------+-------------------------------------------------------------------------+---------+---------+-----------+-----------+-----+-----+----------+
        |grp_dense_resource_rf_leq_nin_ap_fixed_ap_fixed_16_6_5_3_0_config6_mult_0_0_fu_108  |dense_resource_rf_leq_nin_ap_fixed_ap_fixed_16_6_5_3_0_config6_mult_0_0  |        6|        6| 30.000 ns | 30.000 ns |    6|    6|   none   |
        |call_ret_shift_line_buffer_array_ap_fixed_16_6_5_3_0_4u_config6_s_fu_128            |shift_line_buffer_array_ap_fixed_16_6_5_3_0_4u_config6_s                 |        0|        0|    0 ns   |    0 ns   |    1|    1| function |
        +------------------------------------------------------------------------------------+-------------------------------------------------------------------------+---------+---------+-----------+-----------+-----+-----+----------+

        * Loop: 
        N/A

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 0
ResetActiveHigh: 1
IsCombinational: 0
IsDatapathOnly: 0
HasWiredReturn: 1
HasMFsm: 0
HasVarLatency: 1
IsPipeline: 0
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 5
* Pipeline : 0
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 2 4 
2 --> 3 
3 --> 4 
4 --> 5 
5 --> 

* FSM state operations: 

State 1 <SV = 0> <Delay = 3.45>
ST_1 : Operation 6 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecInterface(i16* %res_stream_V_data_V, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str, i32 0, i32 0, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str, [1 x i8]* @p_str)"   --->   Operation 6 'specinterface' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 7 [1/1] (0.00ns)   --->   "%in_elem_data_3_V_read_4 = call i16 @_ssdm_op_Read.ap_auto.i16(i16 %in_elem_data_3_V_read)"   --->   Operation 7 'read' 'in_elem_data_3_V_read_4' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 8 [1/1] (0.00ns)   --->   "%in_elem_data_2_V_read_4 = call i16 @_ssdm_op_Read.ap_auto.i16(i16 %in_elem_data_2_V_read)"   --->   Operation 8 'read' 'in_elem_data_2_V_read_4' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 9 [1/1] (0.00ns)   --->   "%in_elem_data_1_V_read_4 = call i16 @_ssdm_op_Read.ap_auto.i16(i16 %in_elem_data_1_V_read)"   --->   Operation 9 'read' 'in_elem_data_1_V_read_4' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 10 [1/1] (0.00ns)   --->   "%in_elem_data_0_V_read_4 = call i16 @_ssdm_op_Read.ap_auto.i16(i16 %in_elem_data_0_V_read)"   --->   Operation 10 'read' 'in_elem_data_0_V_read_4' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 11 [1/1] (0.00ns)   --->   "%kernel_data_V_1_4_load = load i16* @kernel_data_V_1_4, align 2" [firmware/nnet_utils/nnet_conv_stream.h:281]   --->   Operation 11 'load' 'kernel_data_V_1_4_load' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 12 [1/1] (0.00ns)   --->   "%kernel_data_V_1_5_load = load i16* @kernel_data_V_1_5, align 2" [firmware/nnet_utils/nnet_conv_stream.h:281]   --->   Operation 12 'load' 'kernel_data_V_1_5_load' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 13 [1/1] (0.00ns)   --->   "%kernel_data_V_1_6_load = load i16* @kernel_data_V_1_6, align 2" [firmware/nnet_utils/nnet_conv_stream.h:281]   --->   Operation 13 'load' 'kernel_data_V_1_6_load' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 14 [1/1] (0.00ns)   --->   "%kernel_data_V_1_7_load = load i16* @kernel_data_V_1_7, align 2" [firmware/nnet_utils/nnet_conv_stream.h:281]   --->   Operation 14 'load' 'kernel_data_V_1_7_load' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 15 [1/1] (0.00ns)   --->   "%kernel_data_V_1_12_load = load i16* @kernel_data_V_1_12, align 2" [firmware/nnet_utils/nnet_conv_stream.h:281]   --->   Operation 15 'load' 'kernel_data_V_1_12_load' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 16 [1/1] (0.00ns)   --->   "%kernel_data_V_1_13_load = load i16* @kernel_data_V_1_13, align 2" [firmware/nnet_utils/nnet_conv_stream.h:281]   --->   Operation 16 'load' 'kernel_data_V_1_13_load' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 17 [1/1] (0.00ns)   --->   "%kernel_data_V_1_14_load = load i16* @kernel_data_V_1_14, align 2" [firmware/nnet_utils/nnet_conv_stream.h:281]   --->   Operation 17 'load' 'kernel_data_V_1_14_load' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 18 [1/1] (0.00ns)   --->   "%kernel_data_V_1_15_load = load i16* @kernel_data_V_1_15, align 2" [firmware/nnet_utils/nnet_conv_stream.h:281]   --->   Operation 18 'load' 'kernel_data_V_1_15_load' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 19 [1/1] (1.61ns)   --->   "%call_ret = call fastcc { i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16 } @"shift_line_buffer<array<ap_fixed<16, 6, 5, 3, 0>, 4u>, config6>"(i16 %in_elem_data_0_V_read_4, i16 %in_elem_data_1_V_read_4, i16 %in_elem_data_2_V_read_4, i16 %in_elem_data_3_V_read_4, i16 %kernel_data_V_1_4_load, i16 %kernel_data_V_1_5_load, i16 %kernel_data_V_1_6_load, i16 %kernel_data_V_1_7_load, i16 %kernel_data_V_1_12_load, i16 %kernel_data_V_1_13_load, i16 %kernel_data_V_1_14_load, i16 %kernel_data_V_1_15_load)" [firmware/nnet_utils/nnet_conv_stream.h:281]   --->   Operation 19 'call' 'call_ret' <Predicate = true> <Delay = 1.61> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_1 : Operation 20 [1/1] (0.00ns)   --->   "%kernel_data_V_1_11_ret = extractvalue { i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16 } %call_ret, 7" [firmware/nnet_utils/nnet_conv_stream.h:281]   --->   Operation 20 'extractvalue' 'kernel_data_V_1_11_ret' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 21 [1/1] (0.00ns)   --->   "%kernel_data_V_1_10_ret = extractvalue { i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16 } %call_ret, 6" [firmware/nnet_utils/nnet_conv_stream.h:281]   --->   Operation 21 'extractvalue' 'kernel_data_V_1_10_ret' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 22 [1/1] (0.00ns)   --->   "%kernel_data_V_1_9_ret = extractvalue { i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16 } %call_ret, 5" [firmware/nnet_utils/nnet_conv_stream.h:281]   --->   Operation 22 'extractvalue' 'kernel_data_V_1_9_ret' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 23 [1/1] (0.00ns)   --->   "%kernel_data_V_1_8_ret = extractvalue { i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16 } %call_ret, 4" [firmware/nnet_utils/nnet_conv_stream.h:281]   --->   Operation 23 'extractvalue' 'kernel_data_V_1_8_ret' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 24 [1/1] (0.00ns)   --->   "%kernel_data_V_1_3_ret = extractvalue { i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16 } %call_ret, 3" [firmware/nnet_utils/nnet_conv_stream.h:281]   --->   Operation 24 'extractvalue' 'kernel_data_V_1_3_ret' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 25 [1/1] (0.00ns)   --->   "%kernel_data_V_1_2_ret = extractvalue { i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16 } %call_ret, 2" [firmware/nnet_utils/nnet_conv_stream.h:281]   --->   Operation 25 'extractvalue' 'kernel_data_V_1_2_ret' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 26 [1/1] (0.00ns)   --->   "%kernel_data_V_1_1_ret = extractvalue { i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16 } %call_ret, 1" [firmware/nnet_utils/nnet_conv_stream.h:281]   --->   Operation 26 'extractvalue' 'kernel_data_V_1_1_ret' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 27 [1/1] (0.00ns)   --->   "%kernel_data_V_1_0_ret = extractvalue { i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16 } %call_ret, 0" [firmware/nnet_utils/nnet_conv_stream.h:281]   --->   Operation 27 'extractvalue' 'kernel_data_V_1_0_ret' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 28 [1/1] (0.00ns)   --->   "%kernel_data_V_1_4_ret = extractvalue { i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16 } %call_ret, 8" [firmware/nnet_utils/nnet_conv_stream.h:281]   --->   Operation 28 'extractvalue' 'kernel_data_V_1_4_ret' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 29 [1/1] (0.00ns)   --->   "store i16 %kernel_data_V_1_4_ret, i16* @kernel_data_V_1_4, align 2" [firmware/nnet_utils/nnet_conv_stream.h:281]   --->   Operation 29 'store' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 30 [1/1] (0.00ns)   --->   "%kernel_data_V_1_5_ret = extractvalue { i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16 } %call_ret, 9" [firmware/nnet_utils/nnet_conv_stream.h:281]   --->   Operation 30 'extractvalue' 'kernel_data_V_1_5_ret' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 31 [1/1] (0.00ns)   --->   "store i16 %kernel_data_V_1_5_ret, i16* @kernel_data_V_1_5, align 2" [firmware/nnet_utils/nnet_conv_stream.h:281]   --->   Operation 31 'store' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 32 [1/1] (0.00ns)   --->   "%kernel_data_V_1_6_ret = extractvalue { i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16 } %call_ret, 10" [firmware/nnet_utils/nnet_conv_stream.h:281]   --->   Operation 32 'extractvalue' 'kernel_data_V_1_6_ret' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 33 [1/1] (0.00ns)   --->   "store i16 %kernel_data_V_1_6_ret, i16* @kernel_data_V_1_6, align 2" [firmware/nnet_utils/nnet_conv_stream.h:281]   --->   Operation 33 'store' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 34 [1/1] (0.00ns)   --->   "%kernel_data_V_1_7_ret = extractvalue { i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16 } %call_ret, 11" [firmware/nnet_utils/nnet_conv_stream.h:281]   --->   Operation 34 'extractvalue' 'kernel_data_V_1_7_ret' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 35 [1/1] (0.00ns)   --->   "store i16 %kernel_data_V_1_7_ret, i16* @kernel_data_V_1_7, align 2" [firmware/nnet_utils/nnet_conv_stream.h:281]   --->   Operation 35 'store' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 36 [1/1] (0.00ns)   --->   "%kernel_data_V_1_12_ret = extractvalue { i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16 } %call_ret, 12" [firmware/nnet_utils/nnet_conv_stream.h:281]   --->   Operation 36 'extractvalue' 'kernel_data_V_1_12_ret' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 37 [1/1] (0.00ns)   --->   "store i16 %kernel_data_V_1_12_ret, i16* @kernel_data_V_1_12, align 2" [firmware/nnet_utils/nnet_conv_stream.h:281]   --->   Operation 37 'store' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 38 [1/1] (0.00ns)   --->   "%kernel_data_V_1_13_ret = extractvalue { i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16 } %call_ret, 13" [firmware/nnet_utils/nnet_conv_stream.h:281]   --->   Operation 38 'extractvalue' 'kernel_data_V_1_13_ret' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 39 [1/1] (0.00ns)   --->   "store i16 %kernel_data_V_1_13_ret, i16* @kernel_data_V_1_13, align 2" [firmware/nnet_utils/nnet_conv_stream.h:281]   --->   Operation 39 'store' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 40 [1/1] (0.00ns)   --->   "%kernel_data_V_1_14_ret = extractvalue { i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16 } %call_ret, 14" [firmware/nnet_utils/nnet_conv_stream.h:281]   --->   Operation 40 'extractvalue' 'kernel_data_V_1_14_ret' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 41 [1/1] (0.00ns)   --->   "store i16 %kernel_data_V_1_14_ret, i16* @kernel_data_V_1_14, align 2" [firmware/nnet_utils/nnet_conv_stream.h:281]   --->   Operation 41 'store' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 42 [1/1] (0.00ns)   --->   "%kernel_data_V_1_15_ret = extractvalue { i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16 } %call_ret, 15" [firmware/nnet_utils/nnet_conv_stream.h:281]   --->   Operation 42 'extractvalue' 'kernel_data_V_1_15_ret' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 43 [1/1] (0.00ns)   --->   "store i16 %kernel_data_V_1_15_ret, i16* @kernel_data_V_1_15, align 2" [firmware/nnet_utils/nnet_conv_stream.h:281]   --->   Operation 43 'store' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 44 [1/1] (0.00ns)   --->   "%sX_1_load = load i32* @sX_1, align 4" [firmware/nnet_utils/nnet_conv_stream.h:284]   --->   Operation 44 'load' 'sX_1_load' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 45 [1/1] (2.47ns)   --->   "%icmp_ln284 = icmp eq i32 %sX_1_load, 1" [firmware/nnet_utils/nnet_conv_stream.h:284]   --->   Operation 45 'icmp' 'icmp_ln284' <Predicate = true> <Delay = 2.47> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 2.47> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 46 [1/1] (0.00ns)   --->   "%sY_1_load = load i32* @sY_1, align 4" [firmware/nnet_utils/nnet_conv_stream.h:284]   --->   Operation 46 'load' 'sY_1_load' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 47 [1/1] (2.47ns)   --->   "%icmp_ln284_4 = icmp eq i32 %sY_1_load, 1" [firmware/nnet_utils/nnet_conv_stream.h:284]   --->   Operation 47 'icmp' 'icmp_ln284_4' <Predicate = true> <Delay = 2.47> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 2.47> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 48 [1/1] (0.00ns)   --->   "%pY_1_load = load i32* @pY_1, align 4" [firmware/nnet_utils/nnet_conv_stream.h:284]   --->   Operation 48 'load' 'pY_1_load' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 49 [1/1] (2.47ns)   --->   "%icmp_ln284_5 = icmp sgt i32 %pY_1_load, 0" [firmware/nnet_utils/nnet_conv_stream.h:284]   --->   Operation 49 'icmp' 'icmp_ln284_5' <Predicate = true> <Delay = 2.47> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 2.47> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 50 [1/1] (0.00ns)   --->   "%pX_1_load = load i32* @pX_1, align 4" [firmware/nnet_utils/nnet_conv_stream.h:284]   --->   Operation 50 'load' 'pX_1_load' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 51 [1/1] (2.47ns)   --->   "%icmp_ln284_6 = icmp sgt i32 %pX_1_load, 0" [firmware/nnet_utils/nnet_conv_stream.h:284]   --->   Operation 51 'icmp' 'icmp_ln284_6' <Predicate = true> <Delay = 2.47> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 2.47> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 52 [1/1] (0.00ns) (grouped into LUT with out node and_ln284_4)   --->   "%and_ln284 = and i1 %icmp_ln284, %icmp_ln284_4" [firmware/nnet_utils/nnet_conv_stream.h:284]   --->   Operation 52 'and' 'and_ln284' <Predicate = true> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 53 [1/1] (0.00ns) (grouped into LUT with out node and_ln284_4)   --->   "%and_ln284_3 = and i1 %icmp_ln284_5, %icmp_ln284_6" [firmware/nnet_utils/nnet_conv_stream.h:284]   --->   Operation 53 'and' 'and_ln284_3' <Predicate = true> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 54 [1/1] (0.97ns) (out node of the LUT)   --->   "%and_ln284_4 = and i1 %and_ln284_3, %and_ln284" [firmware/nnet_utils/nnet_conv_stream.h:284]   --->   Operation 54 'and' 'and_ln284_4' <Predicate = true> <Delay = 0.97> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 55 [1/1] (0.00ns)   --->   "br i1 %and_ln284_4, label %0, label %._crit_edge22" [firmware/nnet_utils/nnet_conv_stream.h:284]   --->   Operation 55 'br' <Predicate = true> <Delay = 0.00>

State 2 <SV = 1> <Delay = 4.27>
ST_2 : Operation 56 [2/2] (4.27ns)   --->   "%res_out_0_V = call fastcc i16 @"dense_resource_rf_leq_nin<ap_fixed,ap_fixed<16,6,5,3,0>,config6_mult>.0.0"(i16 %kernel_data_V_1_0_ret, i16 %kernel_data_V_1_1_ret, i16 %kernel_data_V_1_2_ret, i16 %kernel_data_V_1_3_ret, i16 %kernel_data_V_1_4_ret, i16 %kernel_data_V_1_5_ret, i16 %kernel_data_V_1_6_ret, i16 %kernel_data_V_1_7_ret, i16 %kernel_data_V_1_8_ret, i16 %kernel_data_V_1_9_ret, i16 %kernel_data_V_1_10_ret, i16 %kernel_data_V_1_11_ret, i16 %kernel_data_V_1_12_ret, i16 %kernel_data_V_1_13_ret, i16 %kernel_data_V_1_14_ret, i16 %kernel_data_V_1_15_ret)" [firmware/nnet_utils/nnet_conv_stream.h:281]   --->   Operation 56 'call' 'res_out_0_V' <Predicate = true> <Delay = 4.27> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 3 <SV = 2> <Delay = 3.90>
ST_3 : Operation 57 [1/2] (3.90ns)   --->   "%res_out_0_V = call fastcc i16 @"dense_resource_rf_leq_nin<ap_fixed,ap_fixed<16,6,5,3,0>,config6_mult>.0.0"(i16 %kernel_data_V_1_0_ret, i16 %kernel_data_V_1_1_ret, i16 %kernel_data_V_1_2_ret, i16 %kernel_data_V_1_3_ret, i16 %kernel_data_V_1_4_ret, i16 %kernel_data_V_1_5_ret, i16 %kernel_data_V_1_6_ret, i16 %kernel_data_V_1_7_ret, i16 %kernel_data_V_1_8_ret, i16 %kernel_data_V_1_9_ret, i16 %kernel_data_V_1_10_ret, i16 %kernel_data_V_1_11_ret, i16 %kernel_data_V_1_12_ret, i16 %kernel_data_V_1_13_ret, i16 %kernel_data_V_1_14_ret, i16 %kernel_data_V_1_15_ret)" [firmware/nnet_utils/nnet_conv_stream.h:281]   --->   Operation 57 'call' 'res_out_0_V' <Predicate = true> <Delay = 3.90> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 4 <SV = 3> <Delay = 4.32>
ST_4 : Operation 58 [1/1] (2.18ns)   --->   "call void @_ssdm_op_Write.ap_fifo.volatile.i16P(i16* %res_stream_V_data_V, i16 %res_out_0_V)" [firmware/nnet_utils/nnet_conv_stream.h:299]   --->   Operation 58 'write' <Predicate = (and_ln284_4)> <Delay = 2.18> <Core = "FIFO">   --->   Core 32 'FIFO' <Latency = 0> <II = 1> <Delay = 3.63> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 16> <Depth = 3> <FIFO>
ST_4 : Operation 59 [1/1] (0.00ns)   --->   "br label %._crit_edge22" [firmware/nnet_utils/nnet_conv_stream.h:300]   --->   Operation 59 'br' <Predicate = (and_ln284_4)> <Delay = 0.00>
ST_4 : Operation 60 [1/1] (2.47ns)   --->   "%icmp_ln303 = icmp eq i32 %pX_1_load, 256" [firmware/nnet_utils/nnet_conv_stream.h:303]   --->   Operation 60 'icmp' 'icmp_ln303' <Predicate = true> <Delay = 2.47> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 2.47> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 61 [1/1] (0.00ns)   --->   "br i1 %icmp_ln303, label %1, label %5" [firmware/nnet_utils/nnet_conv_stream.h:303]   --->   Operation 61 'br' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 62 [1/1] (2.55ns)   --->   "%add_ln316 = add nsw i32 %pX_1_load, 1" [firmware/nnet_utils/nnet_conv_stream.h:316]   --->   Operation 62 'add' 'add_ln316' <Predicate = (!icmp_ln303)> <Delay = 2.55> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 2.55> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 63 [1/1] (1.76ns)   --->   "store i32 %add_ln316, i32* @pX_1, align 4" [firmware/nnet_utils/nnet_conv_stream.h:316]   --->   Operation 63 'store' <Predicate = (!icmp_ln303)> <Delay = 1.76>
ST_4 : Operation 64 [1/1] (2.55ns)   --->   "%add_ln318 = add i32 %sX_1_load, 1" [firmware/nnet_utils/nnet_conv_stream.h:318]   --->   Operation 64 'add' 'add_ln318' <Predicate = (!icmp_ln303 & !icmp_ln284)> <Delay = 2.55> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 2.55> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 65 [1/1] (0.69ns)   --->   "%select_ln318 = select i1 %icmp_ln284, i32 1, i32 %add_ln318" [firmware/nnet_utils/nnet_conv_stream.h:318]   --->   Operation 65 'select' 'select_ln318' <Predicate = (!icmp_ln303)> <Delay = 0.69> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.69> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_4 : Operation 66 [1/1] (1.76ns)   --->   "store i32 0, i32* @pX_1, align 4" [firmware/nnet_utils/nnet_conv_stream.h:305]   --->   Operation 66 'store' <Predicate = (icmp_ln303)> <Delay = 1.76>
ST_4 : Operation 67 [1/1] (1.76ns)   --->   "store i32 0, i32* @sX_1, align 4" [firmware/nnet_utils/nnet_conv_stream.h:306]   --->   Operation 67 'store' <Predicate = (icmp_ln303)> <Delay = 1.76>
ST_4 : Operation 68 [1/1] (2.47ns)   --->   "%icmp_ln307 = icmp eq i32 %pY_1_load, 256" [firmware/nnet_utils/nnet_conv_stream.h:307]   --->   Operation 68 'icmp' 'icmp_ln307' <Predicate = (icmp_ln303)> <Delay = 2.47> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 2.47> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 69 [1/1] (0.00ns)   --->   "br i1 %icmp_ln307, label %2, label %3" [firmware/nnet_utils/nnet_conv_stream.h:307]   --->   Operation 69 'br' <Predicate = (icmp_ln303)> <Delay = 0.00>
ST_4 : Operation 70 [1/1] (2.55ns)   --->   "%add_ln311 = add nsw i32 %pY_1_load, 1" [firmware/nnet_utils/nnet_conv_stream.h:311]   --->   Operation 70 'add' 'add_ln311' <Predicate = (icmp_ln303 & !icmp_ln307)> <Delay = 2.55> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 2.55> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 71 [1/1] (1.76ns)   --->   "store i32 %add_ln311, i32* @pY_1, align 4" [firmware/nnet_utils/nnet_conv_stream.h:311]   --->   Operation 71 'store' <Predicate = (icmp_ln303 & !icmp_ln307)> <Delay = 1.76>
ST_4 : Operation 72 [1/1] (2.55ns)   --->   "%add_ln313 = add i32 %sY_1_load, 1" [firmware/nnet_utils/nnet_conv_stream.h:313]   --->   Operation 72 'add' 'add_ln313' <Predicate = (icmp_ln303 & !icmp_ln307 & !icmp_ln284_4)> <Delay = 2.55> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 2.55> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 73 [1/1] (0.69ns)   --->   "%select_ln313 = select i1 %icmp_ln284_4, i32 1, i32 %add_ln313" [firmware/nnet_utils/nnet_conv_stream.h:313]   --->   Operation 73 'select' 'select_ln313' <Predicate = (icmp_ln303 & !icmp_ln307)> <Delay = 0.69> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.69> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_4 : Operation 74 [1/1] (1.76ns)   --->   "store i32 0, i32* @pY_1, align 4" [firmware/nnet_utils/nnet_conv_stream.h:308]   --->   Operation 74 'store' <Predicate = (icmp_ln303 & icmp_ln307)> <Delay = 1.76>
ST_4 : Operation 75 [1/1] (1.76ns)   --->   "br label %4" [firmware/nnet_utils/nnet_conv_stream.h:310]   --->   Operation 75 'br' <Predicate = (icmp_ln303 & icmp_ln307)> <Delay = 1.76>

State 5 <SV = 4> <Delay = 1.76>
ST_5 : Operation 76 [1/1] (1.76ns)   --->   "store i32 %select_ln318, i32* @sX_1, align 4" [firmware/nnet_utils/nnet_conv_stream.h:318]   --->   Operation 76 'store' <Predicate = (!icmp_ln303)> <Delay = 1.76>
ST_5 : Operation 77 [1/1] (0.00ns)   --->   "br label %6"   --->   Operation 77 'br' <Predicate = (!icmp_ln303)> <Delay = 0.00>
ST_5 : Operation 78 [1/1] (1.76ns)   --->   "br label %4"   --->   Operation 78 'br' <Predicate = (icmp_ln303 & !icmp_ln307)> <Delay = 1.76>
ST_5 : Operation 79 [1/1] (0.00ns)   --->   "%storemerge = phi i32 [ %select_ln313, %3 ], [ 0, %2 ]" [firmware/nnet_utils/nnet_conv_stream.h:313]   --->   Operation 79 'phi' 'storemerge' <Predicate = (icmp_ln303)> <Delay = 0.00>
ST_5 : Operation 80 [1/1] (0.00ns)   --->   "store i32 %storemerge, i32* @sY_1, align 4" [firmware/nnet_utils/nnet_conv_stream.h:309]   --->   Operation 80 'store' <Predicate = (icmp_ln303)> <Delay = 0.00>
ST_5 : Operation 81 [1/1] (0.00ns)   --->   "br label %6" [firmware/nnet_utils/nnet_conv_stream.h:315]   --->   Operation 81 'br' <Predicate = (icmp_ln303)> <Delay = 0.00>
ST_5 : Operation 82 [1/1] (0.00ns)   --->   "ret void" [firmware/nnet_utils/nnet_conv_stream.h:320]   --->   Operation 82 'ret' <Predicate = true> <Delay = 0.00>


============================================================
+ Verbose Summary: Binding
============================================================
STG Binding: 
---------------- STG Properties BEGIN ----------------
- Is combinational: 0
- Is one-state seq: 0
- Is datapath-only: 0
- Is pipelined: 0
- Is top level: 0
Port [ Return ] is wired: 1; IO mode=ap_ctrl_hs:ce=0
Port [ in_elem_data_0_V_read]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ in_elem_data_1_V_read]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ in_elem_data_2_V_read]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ in_elem_data_3_V_read]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ res_stream_V_data_V]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=3; pingpong=0; private_global=0; IO mode=ap_fifo:ce=0
Port [ kernel_data_V_1_4]:  wired=0; compound=0; hidden=1; nouse=0; global=1; static=1; extern=0; dir=2; type=0; pingpong=0; private_global=1; linkage=7; visibility=0; IO mode=ap_ovld:ce=0
Port [ kernel_data_V_1_5]:  wired=0; compound=0; hidden=1; nouse=0; global=1; static=1; extern=0; dir=2; type=0; pingpong=0; private_global=1; linkage=7; visibility=0; IO mode=ap_ovld:ce=0
Port [ kernel_data_V_1_6]:  wired=0; compound=0; hidden=1; nouse=0; global=1; static=1; extern=0; dir=2; type=0; pingpong=0; private_global=1; linkage=7; visibility=0; IO mode=ap_ovld:ce=0
Port [ kernel_data_V_1_7]:  wired=0; compound=0; hidden=1; nouse=0; global=1; static=1; extern=0; dir=2; type=0; pingpong=0; private_global=1; linkage=7; visibility=0; IO mode=ap_ovld:ce=0
Port [ kernel_data_V_1_12]:  wired=0; compound=0; hidden=1; nouse=0; global=1; static=1; extern=0; dir=2; type=0; pingpong=0; private_global=1; linkage=7; visibility=0; IO mode=ap_ovld:ce=0
Port [ kernel_data_V_1_13]:  wired=0; compound=0; hidden=1; nouse=0; global=1; static=1; extern=0; dir=2; type=0; pingpong=0; private_global=1; linkage=7; visibility=0; IO mode=ap_ovld:ce=0
Port [ kernel_data_V_1_14]:  wired=0; compound=0; hidden=1; nouse=0; global=1; static=1; extern=0; dir=2; type=0; pingpong=0; private_global=1; linkage=7; visibility=0; IO mode=ap_ovld:ce=0
Port [ kernel_data_V_1_15]:  wired=0; compound=0; hidden=1; nouse=0; global=1; static=1; extern=0; dir=2; type=0; pingpong=0; private_global=1; linkage=7; visibility=0; IO mode=ap_ovld:ce=0
Port [ line_buffer_Array_V_1_0_0]:  wired=0; compound=1; hidden=1; nouse=1; global=1; static=1; extern=0; dir=3; type=1; pingpong=0; private_global=0; linkage=7; visibility=0; MemPort=[2]; IO mode=ap_memory:ce=0
Port [ line_buffer_Array_V_1_0_1]:  wired=0; compound=1; hidden=1; nouse=1; global=1; static=1; extern=0; dir=3; type=1; pingpong=0; private_global=0; linkage=7; visibility=0; MemPort=[2]; IO mode=ap_memory:ce=0
Port [ line_buffer_Array_V_1_0_2]:  wired=0; compound=1; hidden=1; nouse=1; global=1; static=1; extern=0; dir=3; type=1; pingpong=0; private_global=0; linkage=7; visibility=0; MemPort=[2]; IO mode=ap_memory:ce=0
Port [ line_buffer_Array_V_1_0_3]:  wired=0; compound=1; hidden=1; nouse=1; global=1; static=1; extern=0; dir=3; type=1; pingpong=0; private_global=0; linkage=7; visibility=0; MemPort=[2]; IO mode=ap_memory:ce=0
Port [ sX_1]:  wired=0; compound=0; hidden=1; nouse=0; global=1; static=1; extern=0; dir=2; type=0; pingpong=0; private_global=1; linkage=7; visibility=0; IO mode=ap_ovld:ce=0
Port [ sY_1]:  wired=0; compound=0; hidden=1; nouse=0; global=1; static=1; extern=0; dir=2; type=0; pingpong=0; private_global=1; linkage=7; visibility=0; IO mode=ap_ovld:ce=0
Port [ pY_1]:  wired=0; compound=0; hidden=1; nouse=0; global=1; static=1; extern=0; dir=2; type=0; pingpong=0; private_global=1; linkage=7; visibility=0; IO mode=ap_ovld:ce=0
Port [ pX_1]:  wired=0; compound=0; hidden=1; nouse=0; global=1; static=1; extern=0; dir=2; type=0; pingpong=0; private_global=1; linkage=7; visibility=0; IO mode=ap_ovld:ce=0
---------------- STG Properties END ------------------

---------------- Datapath Model BEGIN ----------------

<LifeTime>
<method=bitvector/>
specinterface_ln0       (specinterface) [ 000000]
in_elem_data_3_V_read_4 (read         ) [ 000000]
in_elem_data_2_V_read_4 (read         ) [ 000000]
in_elem_data_1_V_read_4 (read         ) [ 000000]
in_elem_data_0_V_read_4 (read         ) [ 000000]
kernel_data_V_1_4_load  (load         ) [ 000000]
kernel_data_V_1_5_load  (load         ) [ 000000]
kernel_data_V_1_6_load  (load         ) [ 000000]
kernel_data_V_1_7_load  (load         ) [ 000000]
kernel_data_V_1_12_load (load         ) [ 000000]
kernel_data_V_1_13_load (load         ) [ 000000]
kernel_data_V_1_14_load (load         ) [ 000000]
kernel_data_V_1_15_load (load         ) [ 000000]
call_ret                (call         ) [ 000000]
kernel_data_V_1_11_ret  (extractvalue ) [ 001100]
kernel_data_V_1_10_ret  (extractvalue ) [ 001100]
kernel_data_V_1_9_ret   (extractvalue ) [ 001100]
kernel_data_V_1_8_ret   (extractvalue ) [ 001100]
kernel_data_V_1_3_ret   (extractvalue ) [ 001100]
kernel_data_V_1_2_ret   (extractvalue ) [ 001100]
kernel_data_V_1_1_ret   (extractvalue ) [ 001100]
kernel_data_V_1_0_ret   (extractvalue ) [ 001100]
kernel_data_V_1_4_ret   (extractvalue ) [ 001100]
store_ln281             (store        ) [ 000000]
kernel_data_V_1_5_ret   (extractvalue ) [ 001100]
store_ln281             (store        ) [ 000000]
kernel_data_V_1_6_ret   (extractvalue ) [ 001100]
store_ln281             (store        ) [ 000000]
kernel_data_V_1_7_ret   (extractvalue ) [ 001100]
store_ln281             (store        ) [ 000000]
kernel_data_V_1_12_ret  (extractvalue ) [ 001100]
store_ln281             (store        ) [ 000000]
kernel_data_V_1_13_ret  (extractvalue ) [ 001100]
store_ln281             (store        ) [ 000000]
kernel_data_V_1_14_ret  (extractvalue ) [ 001100]
store_ln281             (store        ) [ 000000]
kernel_data_V_1_15_ret  (extractvalue ) [ 001100]
store_ln281             (store        ) [ 000000]
sX_1_load               (load         ) [ 001110]
icmp_ln284              (icmp         ) [ 001110]
sY_1_load               (load         ) [ 001110]
icmp_ln284_4            (icmp         ) [ 001110]
pY_1_load               (load         ) [ 001110]
icmp_ln284_5            (icmp         ) [ 000000]
pX_1_load               (load         ) [ 001110]
icmp_ln284_6            (icmp         ) [ 000000]
and_ln284               (and          ) [ 000000]
and_ln284_3             (and          ) [ 000000]
and_ln284_4             (and          ) [ 011110]
br_ln284                (br           ) [ 000000]
res_out_0_V             (call         ) [ 000010]
write_ln299             (write        ) [ 000000]
br_ln300                (br           ) [ 000000]
icmp_ln303              (icmp         ) [ 000011]
br_ln303                (br           ) [ 000000]
add_ln316               (add          ) [ 000000]
store_ln316             (store        ) [ 000000]
add_ln318               (add          ) [ 000000]
select_ln318            (select       ) [ 000001]
store_ln305             (store        ) [ 000000]
store_ln306             (store        ) [ 000000]
icmp_ln307              (icmp         ) [ 000011]
br_ln307                (br           ) [ 000000]
add_ln311               (add          ) [ 000000]
store_ln311             (store        ) [ 000000]
add_ln313               (add          ) [ 000000]
select_ln313            (select       ) [ 000011]
store_ln308             (store        ) [ 000000]
br_ln310                (br           ) [ 000011]
store_ln318             (store        ) [ 000000]
br_ln0                  (br           ) [ 000000]
br_ln0                  (br           ) [ 000000]
storemerge              (phi          ) [ 000001]
store_ln309             (store        ) [ 000000]
br_ln315                (br           ) [ 000000]
ret_ln320               (ret          ) [ 000000]
</LifeTime>

<model>

<comp_list>
<comp id="0" class="1000" name="in_elem_data_0_V_read">
<pin_list>
<pin id="1" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="in_elem_data_0_V_read"/></StgValue>
</bind>
</comp>

<comp id="2" class="1000" name="in_elem_data_1_V_read">
<pin_list>
<pin id="3" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="in_elem_data_1_V_read"/></StgValue>
</bind>
</comp>

<comp id="4" class="1000" name="in_elem_data_2_V_read">
<pin_list>
<pin id="5" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="in_elem_data_2_V_read"/></StgValue>
</bind>
</comp>

<comp id="6" class="1000" name="in_elem_data_3_V_read">
<pin_list>
<pin id="7" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="in_elem_data_3_V_read"/></StgValue>
</bind>
</comp>

<comp id="8" class="1000" name="res_stream_V_data_V">
<pin_list>
<pin id="9" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="res_stream_V_data_V"/></StgValue>
</bind>
</comp>

<comp id="10" class="1000" name="kernel_data_V_1_4">
<pin_list>
<pin id="11" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="kernel_data_V_1_4"/></StgValue>
</bind>
</comp>

<comp id="12" class="1000" name="kernel_data_V_1_5">
<pin_list>
<pin id="13" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="kernel_data_V_1_5"/></StgValue>
</bind>
</comp>

<comp id="14" class="1000" name="kernel_data_V_1_6">
<pin_list>
<pin id="15" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="kernel_data_V_1_6"/></StgValue>
</bind>
</comp>

<comp id="16" class="1000" name="kernel_data_V_1_7">
<pin_list>
<pin id="17" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="kernel_data_V_1_7"/></StgValue>
</bind>
</comp>

<comp id="18" class="1000" name="kernel_data_V_1_12">
<pin_list>
<pin id="19" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="kernel_data_V_1_12"/></StgValue>
</bind>
</comp>

<comp id="20" class="1000" name="kernel_data_V_1_13">
<pin_list>
<pin id="21" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="kernel_data_V_1_13"/></StgValue>
</bind>
</comp>

<comp id="22" class="1000" name="kernel_data_V_1_14">
<pin_list>
<pin id="23" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="kernel_data_V_1_14"/></StgValue>
</bind>
</comp>

<comp id="24" class="1000" name="kernel_data_V_1_15">
<pin_list>
<pin id="25" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="kernel_data_V_1_15"/></StgValue>
</bind>
</comp>

<comp id="26" class="1000" name="line_buffer_Array_V_1_0_0">
<pin_list>
<pin id="27" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="line_buffer_Array_V_1_0_0"/><MemPortTyVec>2 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="28" class="1000" name="line_buffer_Array_V_1_0_1">
<pin_list>
<pin id="29" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="line_buffer_Array_V_1_0_1"/><MemPortTyVec>2 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="30" class="1000" name="line_buffer_Array_V_1_0_2">
<pin_list>
<pin id="31" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="line_buffer_Array_V_1_0_2"/><MemPortTyVec>2 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="32" class="1000" name="line_buffer_Array_V_1_0_3">
<pin_list>
<pin id="33" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="line_buffer_Array_V_1_0_3"/><MemPortTyVec>2 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="34" class="1000" name="sX_1">
<pin_list>
<pin id="35" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="sX_1"/></StgValue>
</bind>
</comp>

<comp id="36" class="1000" name="sY_1">
<pin_list>
<pin id="37" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="sY_1"/></StgValue>
</bind>
</comp>

<comp id="38" class="1000" name="pY_1">
<pin_list>
<pin id="39" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="pY_1"/></StgValue>
</bind>
</comp>

<comp id="40" class="1000" name="pX_1">
<pin_list>
<pin id="41" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="pX_1"/></StgValue>
</bind>
</comp>

<comp id="42" class="1001" name="const_42">
<pin_list>
<pin id="43" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecInterface"/></StgValue>
</bind>
</comp>

<comp id="44" class="1001" name="const_44">
<pin_list>
<pin id="45" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="ap_fifo_str"/></StgValue>
</bind>
</comp>

<comp id="46" class="1001" name="const_46">
<pin_list>
<pin id="47" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="48" class="1001" name="const_48">
<pin_list>
<pin id="49" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str"/></StgValue>
</bind>
</comp>

<comp id="50" class="1001" name="const_50">
<pin_list>
<pin id="51" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="52" class="1001" name="const_52">
<pin_list>
<pin id="53" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="54" class="1001" name="const_54">
<pin_list>
<pin id="55" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Read.ap_auto.i16"/></StgValue>
</bind>
</comp>

<comp id="56" class="1001" name="const_56">
<pin_list>
<pin id="57" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="shift_line_buffer<array<ap_fixed<16, 6, 5, 3, 0>, 4u>, config6>"/></StgValue>
</bind>
</comp>

<comp id="58" class="1001" name="const_58">
<pin_list>
<pin id="59" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="60" class="1001" name="const_60">
<pin_list>
<pin id="61" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="dense_resource_rf_leq_nin<ap_fixed,ap_fixed<16,6,5,3,0>,config6_mult>.0.0"/></StgValue>
</bind>
</comp>

<comp id="62" class="1001" name="const_62">
<pin_list>
<pin id="63" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Write.ap_fifo.volatile.i16P"/></StgValue>
</bind>
</comp>

<comp id="64" class="1001" name="const_64">
<pin_list>
<pin id="65" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="66" class="1004" name="in_elem_data_3_V_read_4_read_fu_66">
<pin_list>
<pin id="67" dir="0" index="0" bw="16" slack="0"/>
<pin id="68" dir="0" index="1" bw="16" slack="0"/>
<pin id="69" dir="1" index="2" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="in_elem_data_3_V_read_4/1 "/>
</bind>
</comp>

<comp id="72" class="1004" name="in_elem_data_2_V_read_4_read_fu_72">
<pin_list>
<pin id="73" dir="0" index="0" bw="16" slack="0"/>
<pin id="74" dir="0" index="1" bw="16" slack="0"/>
<pin id="75" dir="1" index="2" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="in_elem_data_2_V_read_4/1 "/>
</bind>
</comp>

<comp id="78" class="1004" name="in_elem_data_1_V_read_4_read_fu_78">
<pin_list>
<pin id="79" dir="0" index="0" bw="16" slack="0"/>
<pin id="80" dir="0" index="1" bw="16" slack="0"/>
<pin id="81" dir="1" index="2" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="in_elem_data_1_V_read_4/1 "/>
</bind>
</comp>

<comp id="84" class="1004" name="in_elem_data_0_V_read_4_read_fu_84">
<pin_list>
<pin id="85" dir="0" index="0" bw="16" slack="0"/>
<pin id="86" dir="0" index="1" bw="16" slack="0"/>
<pin id="87" dir="1" index="2" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="in_elem_data_0_V_read_4/1 "/>
</bind>
</comp>

<comp id="90" class="1004" name="write_ln299_write_fu_90">
<pin_list>
<pin id="91" dir="0" index="0" bw="0" slack="0"/>
<pin id="92" dir="0" index="1" bw="16" slack="0"/>
<pin id="93" dir="0" index="2" bw="16" slack="1"/>
<pin id="94" dir="1" index="3" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="write(1151) " fcode="write"/>
<opset="write_ln299/4 "/>
</bind>
</comp>

<comp id="97" class="1005" name="storemerge_reg_97">
<pin_list>
<pin id="98" dir="0" index="0" bw="32" slack="1"/>
<pin id="99" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="storemerge (phireg) "/>
</bind>
</comp>

<comp id="101" class="1004" name="storemerge_phi_fu_101">
<pin_list>
<pin id="102" dir="0" index="0" bw="32" slack="1"/>
<pin id="103" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="104" dir="0" index="2" bw="1" slack="1"/>
<pin id="105" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="106" dir="1" index="4" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="storemerge/5 "/>
</bind>
</comp>

<comp id="108" class="1004" name="grp_dense_resource_rf_leq_nin_ap_fixed_ap_fixed_16_6_5_3_0_config6_mult_0_0_fu_108">
<pin_list>
<pin id="109" dir="0" index="0" bw="16" slack="0"/>
<pin id="110" dir="0" index="1" bw="16" slack="1"/>
<pin id="111" dir="0" index="2" bw="16" slack="1"/>
<pin id="112" dir="0" index="3" bw="16" slack="1"/>
<pin id="113" dir="0" index="4" bw="16" slack="1"/>
<pin id="114" dir="0" index="5" bw="16" slack="1"/>
<pin id="115" dir="0" index="6" bw="16" slack="1"/>
<pin id="116" dir="0" index="7" bw="16" slack="1"/>
<pin id="117" dir="0" index="8" bw="16" slack="1"/>
<pin id="118" dir="0" index="9" bw="16" slack="1"/>
<pin id="119" dir="0" index="10" bw="16" slack="1"/>
<pin id="120" dir="0" index="11" bw="16" slack="1"/>
<pin id="121" dir="0" index="12" bw="16" slack="1"/>
<pin id="122" dir="0" index="13" bw="16" slack="1"/>
<pin id="123" dir="0" index="14" bw="16" slack="1"/>
<pin id="124" dir="0" index="15" bw="16" slack="1"/>
<pin id="125" dir="0" index="16" bw="16" slack="1"/>
<pin id="126" dir="1" index="17" bw="16" slack="1"/>
</pin_list>
<bind>
<opcode="call(48) " fcode="call"/>
<opset="res_out_0_V/2 "/>
</bind>
</comp>

<comp id="128" class="1004" name="call_ret_shift_line_buffer_array_ap_fixed_16_6_5_3_0_4u_config6_s_fu_128">
<pin_list>
<pin id="129" dir="0" index="0" bw="256" slack="0"/>
<pin id="130" dir="0" index="1" bw="16" slack="0"/>
<pin id="131" dir="0" index="2" bw="16" slack="0"/>
<pin id="132" dir="0" index="3" bw="16" slack="0"/>
<pin id="133" dir="0" index="4" bw="16" slack="0"/>
<pin id="134" dir="0" index="5" bw="16" slack="0"/>
<pin id="135" dir="0" index="6" bw="16" slack="0"/>
<pin id="136" dir="0" index="7" bw="16" slack="0"/>
<pin id="137" dir="0" index="8" bw="16" slack="0"/>
<pin id="138" dir="0" index="9" bw="16" slack="0"/>
<pin id="139" dir="0" index="10" bw="16" slack="0"/>
<pin id="140" dir="0" index="11" bw="16" slack="0"/>
<pin id="141" dir="0" index="12" bw="16" slack="0"/>
<pin id="142" dir="0" index="13" bw="16" slack="0"/>
<pin id="143" dir="0" index="14" bw="16" slack="0"/>
<pin id="144" dir="0" index="15" bw="16" slack="0"/>
<pin id="145" dir="0" index="16" bw="16" slack="0"/>
<pin id="146" dir="1" index="17" bw="256" slack="0"/>
</pin_list>
<bind>
<opcode="call(48) " fcode="call"/>
<opset="call_ret/1 "/>
</bind>
</comp>

<comp id="156" class="1004" name="kernel_data_V_1_4_load_load_fu_156">
<pin_list>
<pin id="157" dir="0" index="0" bw="16" slack="0"/>
<pin id="158" dir="1" index="1" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="kernel_data_V_1_4_load/1 "/>
</bind>
</comp>

<comp id="161" class="1004" name="kernel_data_V_1_5_load_load_fu_161">
<pin_list>
<pin id="162" dir="0" index="0" bw="16" slack="0"/>
<pin id="163" dir="1" index="1" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="kernel_data_V_1_5_load/1 "/>
</bind>
</comp>

<comp id="166" class="1004" name="kernel_data_V_1_6_load_load_fu_166">
<pin_list>
<pin id="167" dir="0" index="0" bw="16" slack="0"/>
<pin id="168" dir="1" index="1" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="kernel_data_V_1_6_load/1 "/>
</bind>
</comp>

<comp id="171" class="1004" name="kernel_data_V_1_7_load_load_fu_171">
<pin_list>
<pin id="172" dir="0" index="0" bw="16" slack="0"/>
<pin id="173" dir="1" index="1" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="kernel_data_V_1_7_load/1 "/>
</bind>
</comp>

<comp id="176" class="1004" name="kernel_data_V_1_12_load_load_fu_176">
<pin_list>
<pin id="177" dir="0" index="0" bw="16" slack="0"/>
<pin id="178" dir="1" index="1" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="kernel_data_V_1_12_load/1 "/>
</bind>
</comp>

<comp id="181" class="1004" name="kernel_data_V_1_13_load_load_fu_181">
<pin_list>
<pin id="182" dir="0" index="0" bw="16" slack="0"/>
<pin id="183" dir="1" index="1" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="kernel_data_V_1_13_load/1 "/>
</bind>
</comp>

<comp id="186" class="1004" name="kernel_data_V_1_14_load_load_fu_186">
<pin_list>
<pin id="187" dir="0" index="0" bw="16" slack="0"/>
<pin id="188" dir="1" index="1" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="kernel_data_V_1_14_load/1 "/>
</bind>
</comp>

<comp id="191" class="1004" name="kernel_data_V_1_15_load_load_fu_191">
<pin_list>
<pin id="192" dir="0" index="0" bw="16" slack="0"/>
<pin id="193" dir="1" index="1" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="kernel_data_V_1_15_load/1 "/>
</bind>
</comp>

<comp id="196" class="1004" name="kernel_data_V_1_11_ret_fu_196">
<pin_list>
<pin id="197" dir="0" index="0" bw="256" slack="0"/>
<pin id="198" dir="1" index="1" bw="16" slack="1"/>
</pin_list>
<bind>
<opcode="extractvalue(56) " fcode="extractvalue"/>
<opset="kernel_data_V_1_11_ret/1 "/>
</bind>
</comp>

<comp id="200" class="1004" name="kernel_data_V_1_10_ret_fu_200">
<pin_list>
<pin id="201" dir="0" index="0" bw="256" slack="0"/>
<pin id="202" dir="1" index="1" bw="16" slack="1"/>
</pin_list>
<bind>
<opcode="extractvalue(56) " fcode="extractvalue"/>
<opset="kernel_data_V_1_10_ret/1 "/>
</bind>
</comp>

<comp id="204" class="1004" name="kernel_data_V_1_9_ret_fu_204">
<pin_list>
<pin id="205" dir="0" index="0" bw="256" slack="0"/>
<pin id="206" dir="1" index="1" bw="16" slack="1"/>
</pin_list>
<bind>
<opcode="extractvalue(56) " fcode="extractvalue"/>
<opset="kernel_data_V_1_9_ret/1 "/>
</bind>
</comp>

<comp id="208" class="1004" name="kernel_data_V_1_8_ret_fu_208">
<pin_list>
<pin id="209" dir="0" index="0" bw="256" slack="0"/>
<pin id="210" dir="1" index="1" bw="16" slack="1"/>
</pin_list>
<bind>
<opcode="extractvalue(56) " fcode="extractvalue"/>
<opset="kernel_data_V_1_8_ret/1 "/>
</bind>
</comp>

<comp id="212" class="1004" name="kernel_data_V_1_3_ret_fu_212">
<pin_list>
<pin id="213" dir="0" index="0" bw="256" slack="0"/>
<pin id="214" dir="1" index="1" bw="16" slack="1"/>
</pin_list>
<bind>
<opcode="extractvalue(56) " fcode="extractvalue"/>
<opset="kernel_data_V_1_3_ret/1 "/>
</bind>
</comp>

<comp id="216" class="1004" name="kernel_data_V_1_2_ret_fu_216">
<pin_list>
<pin id="217" dir="0" index="0" bw="256" slack="0"/>
<pin id="218" dir="1" index="1" bw="16" slack="1"/>
</pin_list>
<bind>
<opcode="extractvalue(56) " fcode="extractvalue"/>
<opset="kernel_data_V_1_2_ret/1 "/>
</bind>
</comp>

<comp id="220" class="1004" name="kernel_data_V_1_1_ret_fu_220">
<pin_list>
<pin id="221" dir="0" index="0" bw="256" slack="0"/>
<pin id="222" dir="1" index="1" bw="16" slack="1"/>
</pin_list>
<bind>
<opcode="extractvalue(56) " fcode="extractvalue"/>
<opset="kernel_data_V_1_1_ret/1 "/>
</bind>
</comp>

<comp id="224" class="1004" name="kernel_data_V_1_0_ret_fu_224">
<pin_list>
<pin id="225" dir="0" index="0" bw="256" slack="0"/>
<pin id="226" dir="1" index="1" bw="16" slack="1"/>
</pin_list>
<bind>
<opcode="extractvalue(56) " fcode="extractvalue"/>
<opset="kernel_data_V_1_0_ret/1 "/>
</bind>
</comp>

<comp id="228" class="1004" name="kernel_data_V_1_4_ret_fu_228">
<pin_list>
<pin id="229" dir="0" index="0" bw="256" slack="0"/>
<pin id="230" dir="1" index="1" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="extractvalue(56) " fcode="extractvalue"/>
<opset="kernel_data_V_1_4_ret/1 "/>
</bind>
</comp>

<comp id="232" class="1004" name="store_ln281_store_fu_232">
<pin_list>
<pin id="233" dir="0" index="0" bw="16" slack="0"/>
<pin id="234" dir="0" index="1" bw="16" slack="0"/>
<pin id="235" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln281/1 "/>
</bind>
</comp>

<comp id="238" class="1004" name="kernel_data_V_1_5_ret_fu_238">
<pin_list>
<pin id="239" dir="0" index="0" bw="256" slack="0"/>
<pin id="240" dir="1" index="1" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="extractvalue(56) " fcode="extractvalue"/>
<opset="kernel_data_V_1_5_ret/1 "/>
</bind>
</comp>

<comp id="242" class="1004" name="store_ln281_store_fu_242">
<pin_list>
<pin id="243" dir="0" index="0" bw="16" slack="0"/>
<pin id="244" dir="0" index="1" bw="16" slack="0"/>
<pin id="245" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln281/1 "/>
</bind>
</comp>

<comp id="248" class="1004" name="kernel_data_V_1_6_ret_fu_248">
<pin_list>
<pin id="249" dir="0" index="0" bw="256" slack="0"/>
<pin id="250" dir="1" index="1" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="extractvalue(56) " fcode="extractvalue"/>
<opset="kernel_data_V_1_6_ret/1 "/>
</bind>
</comp>

<comp id="252" class="1004" name="store_ln281_store_fu_252">
<pin_list>
<pin id="253" dir="0" index="0" bw="16" slack="0"/>
<pin id="254" dir="0" index="1" bw="16" slack="0"/>
<pin id="255" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln281/1 "/>
</bind>
</comp>

<comp id="258" class="1004" name="kernel_data_V_1_7_ret_fu_258">
<pin_list>
<pin id="259" dir="0" index="0" bw="256" slack="0"/>
<pin id="260" dir="1" index="1" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="extractvalue(56) " fcode="extractvalue"/>
<opset="kernel_data_V_1_7_ret/1 "/>
</bind>
</comp>

<comp id="262" class="1004" name="store_ln281_store_fu_262">
<pin_list>
<pin id="263" dir="0" index="0" bw="16" slack="0"/>
<pin id="264" dir="0" index="1" bw="16" slack="0"/>
<pin id="265" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln281/1 "/>
</bind>
</comp>

<comp id="268" class="1004" name="kernel_data_V_1_12_ret_fu_268">
<pin_list>
<pin id="269" dir="0" index="0" bw="256" slack="0"/>
<pin id="270" dir="1" index="1" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="extractvalue(56) " fcode="extractvalue"/>
<opset="kernel_data_V_1_12_ret/1 "/>
</bind>
</comp>

<comp id="272" class="1004" name="store_ln281_store_fu_272">
<pin_list>
<pin id="273" dir="0" index="0" bw="16" slack="0"/>
<pin id="274" dir="0" index="1" bw="16" slack="0"/>
<pin id="275" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln281/1 "/>
</bind>
</comp>

<comp id="278" class="1004" name="kernel_data_V_1_13_ret_fu_278">
<pin_list>
<pin id="279" dir="0" index="0" bw="256" slack="0"/>
<pin id="280" dir="1" index="1" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="extractvalue(56) " fcode="extractvalue"/>
<opset="kernel_data_V_1_13_ret/1 "/>
</bind>
</comp>

<comp id="282" class="1004" name="store_ln281_store_fu_282">
<pin_list>
<pin id="283" dir="0" index="0" bw="16" slack="0"/>
<pin id="284" dir="0" index="1" bw="16" slack="0"/>
<pin id="285" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln281/1 "/>
</bind>
</comp>

<comp id="288" class="1004" name="kernel_data_V_1_14_ret_fu_288">
<pin_list>
<pin id="289" dir="0" index="0" bw="256" slack="0"/>
<pin id="290" dir="1" index="1" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="extractvalue(56) " fcode="extractvalue"/>
<opset="kernel_data_V_1_14_ret/1 "/>
</bind>
</comp>

<comp id="292" class="1004" name="store_ln281_store_fu_292">
<pin_list>
<pin id="293" dir="0" index="0" bw="16" slack="0"/>
<pin id="294" dir="0" index="1" bw="16" slack="0"/>
<pin id="295" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln281/1 "/>
</bind>
</comp>

<comp id="298" class="1004" name="kernel_data_V_1_15_ret_fu_298">
<pin_list>
<pin id="299" dir="0" index="0" bw="256" slack="0"/>
<pin id="300" dir="1" index="1" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="extractvalue(56) " fcode="extractvalue"/>
<opset="kernel_data_V_1_15_ret/1 "/>
</bind>
</comp>

<comp id="302" class="1004" name="store_ln281_store_fu_302">
<pin_list>
<pin id="303" dir="0" index="0" bw="16" slack="0"/>
<pin id="304" dir="0" index="1" bw="16" slack="0"/>
<pin id="305" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln281/1 "/>
</bind>
</comp>

<comp id="308" class="1004" name="sX_1_load_load_fu_308">
<pin_list>
<pin id="309" dir="0" index="0" bw="32" slack="0"/>
<pin id="310" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="sX_1_load/1 "/>
</bind>
</comp>

<comp id="312" class="1004" name="icmp_ln284_fu_312">
<pin_list>
<pin id="313" dir="0" index="0" bw="32" slack="0"/>
<pin id="314" dir="0" index="1" bw="1" slack="0"/>
<pin id="315" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln284/1 "/>
</bind>
</comp>

<comp id="318" class="1004" name="sY_1_load_load_fu_318">
<pin_list>
<pin id="319" dir="0" index="0" bw="32" slack="0"/>
<pin id="320" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="sY_1_load/1 "/>
</bind>
</comp>

<comp id="322" class="1004" name="icmp_ln284_4_fu_322">
<pin_list>
<pin id="323" dir="0" index="0" bw="32" slack="0"/>
<pin id="324" dir="0" index="1" bw="1" slack="0"/>
<pin id="325" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln284_4/1 "/>
</bind>
</comp>

<comp id="328" class="1004" name="pY_1_load_load_fu_328">
<pin_list>
<pin id="329" dir="0" index="0" bw="32" slack="0"/>
<pin id="330" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="pY_1_load/1 "/>
</bind>
</comp>

<comp id="332" class="1004" name="icmp_ln284_5_fu_332">
<pin_list>
<pin id="333" dir="0" index="0" bw="32" slack="0"/>
<pin id="334" dir="0" index="1" bw="1" slack="0"/>
<pin id="335" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln284_5/1 "/>
</bind>
</comp>

<comp id="338" class="1004" name="pX_1_load_load_fu_338">
<pin_list>
<pin id="339" dir="0" index="0" bw="32" slack="0"/>
<pin id="340" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="pX_1_load/1 "/>
</bind>
</comp>

<comp id="342" class="1004" name="icmp_ln284_6_fu_342">
<pin_list>
<pin id="343" dir="0" index="0" bw="32" slack="0"/>
<pin id="344" dir="0" index="1" bw="1" slack="0"/>
<pin id="345" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln284_6/1 "/>
</bind>
</comp>

<comp id="348" class="1004" name="and_ln284_fu_348">
<pin_list>
<pin id="349" dir="0" index="0" bw="1" slack="0"/>
<pin id="350" dir="0" index="1" bw="1" slack="0"/>
<pin id="351" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="and(23) " fcode="and"/>
<opset="and_ln284/1 "/>
</bind>
</comp>

<comp id="354" class="1004" name="and_ln284_3_fu_354">
<pin_list>
<pin id="355" dir="0" index="0" bw="1" slack="0"/>
<pin id="356" dir="0" index="1" bw="1" slack="0"/>
<pin id="357" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="and(23) " fcode="and"/>
<opset="and_ln284_3/1 "/>
</bind>
</comp>

<comp id="360" class="1004" name="and_ln284_4_fu_360">
<pin_list>
<pin id="361" dir="0" index="0" bw="1" slack="0"/>
<pin id="362" dir="0" index="1" bw="1" slack="0"/>
<pin id="363" dir="1" index="2" bw="1" slack="3"/>
</pin_list>
<bind>
<opcode="and(23) " fcode="and"/>
<opset="and_ln284_4/1 "/>
</bind>
</comp>

<comp id="366" class="1004" name="icmp_ln303_fu_366">
<pin_list>
<pin id="367" dir="0" index="0" bw="32" slack="3"/>
<pin id="368" dir="0" index="1" bw="10" slack="0"/>
<pin id="369" dir="1" index="2" bw="1" slack="1"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln303/4 "/>
</bind>
</comp>

<comp id="371" class="1004" name="add_ln316_fu_371">
<pin_list>
<pin id="372" dir="0" index="0" bw="32" slack="3"/>
<pin id="373" dir="0" index="1" bw="1" slack="0"/>
<pin id="374" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln316/4 "/>
</bind>
</comp>

<comp id="376" class="1004" name="store_ln316_store_fu_376">
<pin_list>
<pin id="377" dir="0" index="0" bw="32" slack="0"/>
<pin id="378" dir="0" index="1" bw="32" slack="0"/>
<pin id="379" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln316/4 "/>
</bind>
</comp>

<comp id="382" class="1004" name="add_ln318_fu_382">
<pin_list>
<pin id="383" dir="0" index="0" bw="32" slack="3"/>
<pin id="384" dir="0" index="1" bw="1" slack="0"/>
<pin id="385" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln318/4 "/>
</bind>
</comp>

<comp id="387" class="1004" name="select_ln318_fu_387">
<pin_list>
<pin id="388" dir="0" index="0" bw="1" slack="3"/>
<pin id="389" dir="0" index="1" bw="1" slack="0"/>
<pin id="390" dir="0" index="2" bw="32" slack="0"/>
<pin id="391" dir="1" index="3" bw="32" slack="1"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="select_ln318/4 "/>
</bind>
</comp>

<comp id="394" class="1004" name="store_ln305_store_fu_394">
<pin_list>
<pin id="395" dir="0" index="0" bw="1" slack="0"/>
<pin id="396" dir="0" index="1" bw="32" slack="0"/>
<pin id="397" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln305/4 "/>
</bind>
</comp>

<comp id="400" class="1004" name="store_ln306_store_fu_400">
<pin_list>
<pin id="401" dir="0" index="0" bw="1" slack="0"/>
<pin id="402" dir="0" index="1" bw="32" slack="0"/>
<pin id="403" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln306/4 "/>
</bind>
</comp>

<comp id="406" class="1004" name="icmp_ln307_fu_406">
<pin_list>
<pin id="407" dir="0" index="0" bw="32" slack="3"/>
<pin id="408" dir="0" index="1" bw="10" slack="0"/>
<pin id="409" dir="1" index="2" bw="1" slack="1"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln307/4 "/>
</bind>
</comp>

<comp id="411" class="1004" name="add_ln311_fu_411">
<pin_list>
<pin id="412" dir="0" index="0" bw="32" slack="3"/>
<pin id="413" dir="0" index="1" bw="1" slack="0"/>
<pin id="414" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln311/4 "/>
</bind>
</comp>

<comp id="416" class="1004" name="store_ln311_store_fu_416">
<pin_list>
<pin id="417" dir="0" index="0" bw="32" slack="0"/>
<pin id="418" dir="0" index="1" bw="32" slack="0"/>
<pin id="419" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln311/4 "/>
</bind>
</comp>

<comp id="422" class="1004" name="add_ln313_fu_422">
<pin_list>
<pin id="423" dir="0" index="0" bw="32" slack="3"/>
<pin id="424" dir="0" index="1" bw="1" slack="0"/>
<pin id="425" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln313/4 "/>
</bind>
</comp>

<comp id="427" class="1004" name="select_ln313_fu_427">
<pin_list>
<pin id="428" dir="0" index="0" bw="1" slack="3"/>
<pin id="429" dir="0" index="1" bw="1" slack="0"/>
<pin id="430" dir="0" index="2" bw="32" slack="0"/>
<pin id="431" dir="1" index="3" bw="32" slack="1"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="select_ln313/4 "/>
</bind>
</comp>

<comp id="434" class="1004" name="store_ln308_store_fu_434">
<pin_list>
<pin id="435" dir="0" index="0" bw="1" slack="0"/>
<pin id="436" dir="0" index="1" bw="32" slack="0"/>
<pin id="437" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln308/4 "/>
</bind>
</comp>

<comp id="440" class="1004" name="store_ln318_store_fu_440">
<pin_list>
<pin id="441" dir="0" index="0" bw="32" slack="1"/>
<pin id="442" dir="0" index="1" bw="32" slack="0"/>
<pin id="443" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln318/5 "/>
</bind>
</comp>

<comp id="445" class="1004" name="store_ln309_store_fu_445">
<pin_list>
<pin id="446" dir="0" index="0" bw="32" slack="0"/>
<pin id="447" dir="0" index="1" bw="32" slack="0"/>
<pin id="448" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln309/5 "/>
</bind>
</comp>

<comp id="451" class="1005" name="kernel_data_V_1_11_ret_reg_451">
<pin_list>
<pin id="452" dir="0" index="0" bw="16" slack="1"/>
<pin id="453" dir="1" index="1" bw="16" slack="1"/>
</pin_list>
<bind>
<opset="kernel_data_V_1_11_ret "/>
</bind>
</comp>

<comp id="456" class="1005" name="kernel_data_V_1_10_ret_reg_456">
<pin_list>
<pin id="457" dir="0" index="0" bw="16" slack="1"/>
<pin id="458" dir="1" index="1" bw="16" slack="1"/>
</pin_list>
<bind>
<opset="kernel_data_V_1_10_ret "/>
</bind>
</comp>

<comp id="461" class="1005" name="kernel_data_V_1_9_ret_reg_461">
<pin_list>
<pin id="462" dir="0" index="0" bw="16" slack="1"/>
<pin id="463" dir="1" index="1" bw="16" slack="1"/>
</pin_list>
<bind>
<opset="kernel_data_V_1_9_ret "/>
</bind>
</comp>

<comp id="466" class="1005" name="kernel_data_V_1_8_ret_reg_466">
<pin_list>
<pin id="467" dir="0" index="0" bw="16" slack="1"/>
<pin id="468" dir="1" index="1" bw="16" slack="1"/>
</pin_list>
<bind>
<opset="kernel_data_V_1_8_ret "/>
</bind>
</comp>

<comp id="471" class="1005" name="kernel_data_V_1_3_ret_reg_471">
<pin_list>
<pin id="472" dir="0" index="0" bw="16" slack="1"/>
<pin id="473" dir="1" index="1" bw="16" slack="1"/>
</pin_list>
<bind>
<opset="kernel_data_V_1_3_ret "/>
</bind>
</comp>

<comp id="476" class="1005" name="kernel_data_V_1_2_ret_reg_476">
<pin_list>
<pin id="477" dir="0" index="0" bw="16" slack="1"/>
<pin id="478" dir="1" index="1" bw="16" slack="1"/>
</pin_list>
<bind>
<opset="kernel_data_V_1_2_ret "/>
</bind>
</comp>

<comp id="481" class="1005" name="kernel_data_V_1_1_ret_reg_481">
<pin_list>
<pin id="482" dir="0" index="0" bw="16" slack="1"/>
<pin id="483" dir="1" index="1" bw="16" slack="1"/>
</pin_list>
<bind>
<opset="kernel_data_V_1_1_ret "/>
</bind>
</comp>

<comp id="486" class="1005" name="kernel_data_V_1_0_ret_reg_486">
<pin_list>
<pin id="487" dir="0" index="0" bw="16" slack="1"/>
<pin id="488" dir="1" index="1" bw="16" slack="1"/>
</pin_list>
<bind>
<opset="kernel_data_V_1_0_ret "/>
</bind>
</comp>

<comp id="491" class="1005" name="kernel_data_V_1_4_ret_reg_491">
<pin_list>
<pin id="492" dir="0" index="0" bw="16" slack="1"/>
<pin id="493" dir="1" index="1" bw="16" slack="1"/>
</pin_list>
<bind>
<opset="kernel_data_V_1_4_ret "/>
</bind>
</comp>

<comp id="496" class="1005" name="kernel_data_V_1_5_ret_reg_496">
<pin_list>
<pin id="497" dir="0" index="0" bw="16" slack="1"/>
<pin id="498" dir="1" index="1" bw="16" slack="1"/>
</pin_list>
<bind>
<opset="kernel_data_V_1_5_ret "/>
</bind>
</comp>

<comp id="501" class="1005" name="kernel_data_V_1_6_ret_reg_501">
<pin_list>
<pin id="502" dir="0" index="0" bw="16" slack="1"/>
<pin id="503" dir="1" index="1" bw="16" slack="1"/>
</pin_list>
<bind>
<opset="kernel_data_V_1_6_ret "/>
</bind>
</comp>

<comp id="506" class="1005" name="kernel_data_V_1_7_ret_reg_506">
<pin_list>
<pin id="507" dir="0" index="0" bw="16" slack="1"/>
<pin id="508" dir="1" index="1" bw="16" slack="1"/>
</pin_list>
<bind>
<opset="kernel_data_V_1_7_ret "/>
</bind>
</comp>

<comp id="511" class="1005" name="kernel_data_V_1_12_ret_reg_511">
<pin_list>
<pin id="512" dir="0" index="0" bw="16" slack="1"/>
<pin id="513" dir="1" index="1" bw="16" slack="1"/>
</pin_list>
<bind>
<opset="kernel_data_V_1_12_ret "/>
</bind>
</comp>

<comp id="516" class="1005" name="kernel_data_V_1_13_ret_reg_516">
<pin_list>
<pin id="517" dir="0" index="0" bw="16" slack="1"/>
<pin id="518" dir="1" index="1" bw="16" slack="1"/>
</pin_list>
<bind>
<opset="kernel_data_V_1_13_ret "/>
</bind>
</comp>

<comp id="521" class="1005" name="kernel_data_V_1_14_ret_reg_521">
<pin_list>
<pin id="522" dir="0" index="0" bw="16" slack="1"/>
<pin id="523" dir="1" index="1" bw="16" slack="1"/>
</pin_list>
<bind>
<opset="kernel_data_V_1_14_ret "/>
</bind>
</comp>

<comp id="526" class="1005" name="kernel_data_V_1_15_ret_reg_526">
<pin_list>
<pin id="527" dir="0" index="0" bw="16" slack="1"/>
<pin id="528" dir="1" index="1" bw="16" slack="1"/>
</pin_list>
<bind>
<opset="kernel_data_V_1_15_ret "/>
</bind>
</comp>

<comp id="531" class="1005" name="sX_1_load_reg_531">
<pin_list>
<pin id="532" dir="0" index="0" bw="32" slack="3"/>
<pin id="533" dir="1" index="1" bw="32" slack="3"/>
</pin_list>
<bind>
<opset="sX_1_load "/>
</bind>
</comp>

<comp id="536" class="1005" name="icmp_ln284_reg_536">
<pin_list>
<pin id="537" dir="0" index="0" bw="1" slack="3"/>
<pin id="538" dir="1" index="1" bw="1" slack="3"/>
</pin_list>
<bind>
<opset="icmp_ln284 "/>
</bind>
</comp>

<comp id="541" class="1005" name="sY_1_load_reg_541">
<pin_list>
<pin id="542" dir="0" index="0" bw="32" slack="3"/>
<pin id="543" dir="1" index="1" bw="32" slack="3"/>
</pin_list>
<bind>
<opset="sY_1_load "/>
</bind>
</comp>

<comp id="546" class="1005" name="icmp_ln284_4_reg_546">
<pin_list>
<pin id="547" dir="0" index="0" bw="1" slack="3"/>
<pin id="548" dir="1" index="1" bw="1" slack="3"/>
</pin_list>
<bind>
<opset="icmp_ln284_4 "/>
</bind>
</comp>

<comp id="551" class="1005" name="pY_1_load_reg_551">
<pin_list>
<pin id="552" dir="0" index="0" bw="32" slack="3"/>
<pin id="553" dir="1" index="1" bw="32" slack="3"/>
</pin_list>
<bind>
<opset="pY_1_load "/>
</bind>
</comp>

<comp id="557" class="1005" name="pX_1_load_reg_557">
<pin_list>
<pin id="558" dir="0" index="0" bw="32" slack="3"/>
<pin id="559" dir="1" index="1" bw="32" slack="3"/>
</pin_list>
<bind>
<opset="pX_1_load "/>
</bind>
</comp>

<comp id="563" class="1005" name="and_ln284_4_reg_563">
<pin_list>
<pin id="564" dir="0" index="0" bw="1" slack="3"/>
<pin id="565" dir="1" index="1" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opset="and_ln284_4 "/>
</bind>
</comp>

<comp id="567" class="1005" name="res_out_0_V_reg_567">
<pin_list>
<pin id="568" dir="0" index="0" bw="16" slack="1"/>
<pin id="569" dir="1" index="1" bw="16" slack="1"/>
</pin_list>
<bind>
<opset="res_out_0_V "/>
</bind>
</comp>

<comp id="572" class="1005" name="icmp_ln303_reg_572">
<pin_list>
<pin id="573" dir="0" index="0" bw="1" slack="1"/>
<pin id="574" dir="1" index="1" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opset="icmp_ln303 "/>
</bind>
</comp>

<comp id="576" class="1005" name="select_ln318_reg_576">
<pin_list>
<pin id="577" dir="0" index="0" bw="32" slack="1"/>
<pin id="578" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="select_ln318 "/>
</bind>
</comp>

<comp id="581" class="1005" name="icmp_ln307_reg_581">
<pin_list>
<pin id="582" dir="0" index="0" bw="1" slack="1"/>
<pin id="583" dir="1" index="1" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opset="icmp_ln307 "/>
</bind>
</comp>

<comp id="585" class="1005" name="select_ln313_reg_585">
<pin_list>
<pin id="586" dir="0" index="0" bw="32" slack="1"/>
<pin id="587" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="select_ln313 "/>
</bind>
</comp>

</comp_list>

<net_list>
<net id="70"><net_src comp="54" pin="0"/><net_sink comp="66" pin=0"/></net>

<net id="71"><net_src comp="6" pin="0"/><net_sink comp="66" pin=1"/></net>

<net id="76"><net_src comp="54" pin="0"/><net_sink comp="72" pin=0"/></net>

<net id="77"><net_src comp="4" pin="0"/><net_sink comp="72" pin=1"/></net>

<net id="82"><net_src comp="54" pin="0"/><net_sink comp="78" pin=0"/></net>

<net id="83"><net_src comp="2" pin="0"/><net_sink comp="78" pin=1"/></net>

<net id="88"><net_src comp="54" pin="0"/><net_sink comp="84" pin=0"/></net>

<net id="89"><net_src comp="0" pin="0"/><net_sink comp="84" pin=1"/></net>

<net id="95"><net_src comp="62" pin="0"/><net_sink comp="90" pin=0"/></net>

<net id="96"><net_src comp="8" pin="0"/><net_sink comp="90" pin=1"/></net>

<net id="100"><net_src comp="46" pin="0"/><net_sink comp="97" pin=0"/></net>

<net id="107"><net_src comp="97" pin="1"/><net_sink comp="101" pin=2"/></net>

<net id="127"><net_src comp="60" pin="0"/><net_sink comp="108" pin=0"/></net>

<net id="147"><net_src comp="56" pin="0"/><net_sink comp="128" pin=0"/></net>

<net id="148"><net_src comp="84" pin="2"/><net_sink comp="128" pin=1"/></net>

<net id="149"><net_src comp="78" pin="2"/><net_sink comp="128" pin=2"/></net>

<net id="150"><net_src comp="72" pin="2"/><net_sink comp="128" pin=3"/></net>

<net id="151"><net_src comp="66" pin="2"/><net_sink comp="128" pin=4"/></net>

<net id="152"><net_src comp="26" pin="0"/><net_sink comp="128" pin=13"/></net>

<net id="153"><net_src comp="28" pin="0"/><net_sink comp="128" pin=14"/></net>

<net id="154"><net_src comp="30" pin="0"/><net_sink comp="128" pin=15"/></net>

<net id="155"><net_src comp="32" pin="0"/><net_sink comp="128" pin=16"/></net>

<net id="159"><net_src comp="10" pin="0"/><net_sink comp="156" pin=0"/></net>

<net id="160"><net_src comp="156" pin="1"/><net_sink comp="128" pin=5"/></net>

<net id="164"><net_src comp="12" pin="0"/><net_sink comp="161" pin=0"/></net>

<net id="165"><net_src comp="161" pin="1"/><net_sink comp="128" pin=6"/></net>

<net id="169"><net_src comp="14" pin="0"/><net_sink comp="166" pin=0"/></net>

<net id="170"><net_src comp="166" pin="1"/><net_sink comp="128" pin=7"/></net>

<net id="174"><net_src comp="16" pin="0"/><net_sink comp="171" pin=0"/></net>

<net id="175"><net_src comp="171" pin="1"/><net_sink comp="128" pin=8"/></net>

<net id="179"><net_src comp="18" pin="0"/><net_sink comp="176" pin=0"/></net>

<net id="180"><net_src comp="176" pin="1"/><net_sink comp="128" pin=9"/></net>

<net id="184"><net_src comp="20" pin="0"/><net_sink comp="181" pin=0"/></net>

<net id="185"><net_src comp="181" pin="1"/><net_sink comp="128" pin=10"/></net>

<net id="189"><net_src comp="22" pin="0"/><net_sink comp="186" pin=0"/></net>

<net id="190"><net_src comp="186" pin="1"/><net_sink comp="128" pin=11"/></net>

<net id="194"><net_src comp="24" pin="0"/><net_sink comp="191" pin=0"/></net>

<net id="195"><net_src comp="191" pin="1"/><net_sink comp="128" pin=12"/></net>

<net id="199"><net_src comp="128" pin="17"/><net_sink comp="196" pin=0"/></net>

<net id="203"><net_src comp="128" pin="17"/><net_sink comp="200" pin=0"/></net>

<net id="207"><net_src comp="128" pin="17"/><net_sink comp="204" pin=0"/></net>

<net id="211"><net_src comp="128" pin="17"/><net_sink comp="208" pin=0"/></net>

<net id="215"><net_src comp="128" pin="17"/><net_sink comp="212" pin=0"/></net>

<net id="219"><net_src comp="128" pin="17"/><net_sink comp="216" pin=0"/></net>

<net id="223"><net_src comp="128" pin="17"/><net_sink comp="220" pin=0"/></net>

<net id="227"><net_src comp="128" pin="17"/><net_sink comp="224" pin=0"/></net>

<net id="231"><net_src comp="128" pin="17"/><net_sink comp="228" pin=0"/></net>

<net id="236"><net_src comp="228" pin="1"/><net_sink comp="232" pin=0"/></net>

<net id="237"><net_src comp="10" pin="0"/><net_sink comp="232" pin=1"/></net>

<net id="241"><net_src comp="128" pin="17"/><net_sink comp="238" pin=0"/></net>

<net id="246"><net_src comp="238" pin="1"/><net_sink comp="242" pin=0"/></net>

<net id="247"><net_src comp="12" pin="0"/><net_sink comp="242" pin=1"/></net>

<net id="251"><net_src comp="128" pin="17"/><net_sink comp="248" pin=0"/></net>

<net id="256"><net_src comp="248" pin="1"/><net_sink comp="252" pin=0"/></net>

<net id="257"><net_src comp="14" pin="0"/><net_sink comp="252" pin=1"/></net>

<net id="261"><net_src comp="128" pin="17"/><net_sink comp="258" pin=0"/></net>

<net id="266"><net_src comp="258" pin="1"/><net_sink comp="262" pin=0"/></net>

<net id="267"><net_src comp="16" pin="0"/><net_sink comp="262" pin=1"/></net>

<net id="271"><net_src comp="128" pin="17"/><net_sink comp="268" pin=0"/></net>

<net id="276"><net_src comp="268" pin="1"/><net_sink comp="272" pin=0"/></net>

<net id="277"><net_src comp="18" pin="0"/><net_sink comp="272" pin=1"/></net>

<net id="281"><net_src comp="128" pin="17"/><net_sink comp="278" pin=0"/></net>

<net id="286"><net_src comp="278" pin="1"/><net_sink comp="282" pin=0"/></net>

<net id="287"><net_src comp="20" pin="0"/><net_sink comp="282" pin=1"/></net>

<net id="291"><net_src comp="128" pin="17"/><net_sink comp="288" pin=0"/></net>

<net id="296"><net_src comp="288" pin="1"/><net_sink comp="292" pin=0"/></net>

<net id="297"><net_src comp="22" pin="0"/><net_sink comp="292" pin=1"/></net>

<net id="301"><net_src comp="128" pin="17"/><net_sink comp="298" pin=0"/></net>

<net id="306"><net_src comp="298" pin="1"/><net_sink comp="302" pin=0"/></net>

<net id="307"><net_src comp="24" pin="0"/><net_sink comp="302" pin=1"/></net>

<net id="311"><net_src comp="34" pin="0"/><net_sink comp="308" pin=0"/></net>

<net id="316"><net_src comp="308" pin="1"/><net_sink comp="312" pin=0"/></net>

<net id="317"><net_src comp="58" pin="0"/><net_sink comp="312" pin=1"/></net>

<net id="321"><net_src comp="36" pin="0"/><net_sink comp="318" pin=0"/></net>

<net id="326"><net_src comp="318" pin="1"/><net_sink comp="322" pin=0"/></net>

<net id="327"><net_src comp="58" pin="0"/><net_sink comp="322" pin=1"/></net>

<net id="331"><net_src comp="38" pin="0"/><net_sink comp="328" pin=0"/></net>

<net id="336"><net_src comp="328" pin="1"/><net_sink comp="332" pin=0"/></net>

<net id="337"><net_src comp="46" pin="0"/><net_sink comp="332" pin=1"/></net>

<net id="341"><net_src comp="40" pin="0"/><net_sink comp="338" pin=0"/></net>

<net id="346"><net_src comp="338" pin="1"/><net_sink comp="342" pin=0"/></net>

<net id="347"><net_src comp="46" pin="0"/><net_sink comp="342" pin=1"/></net>

<net id="352"><net_src comp="312" pin="2"/><net_sink comp="348" pin=0"/></net>

<net id="353"><net_src comp="322" pin="2"/><net_sink comp="348" pin=1"/></net>

<net id="358"><net_src comp="332" pin="2"/><net_sink comp="354" pin=0"/></net>

<net id="359"><net_src comp="342" pin="2"/><net_sink comp="354" pin=1"/></net>

<net id="364"><net_src comp="354" pin="2"/><net_sink comp="360" pin=0"/></net>

<net id="365"><net_src comp="348" pin="2"/><net_sink comp="360" pin=1"/></net>

<net id="370"><net_src comp="64" pin="0"/><net_sink comp="366" pin=1"/></net>

<net id="375"><net_src comp="58" pin="0"/><net_sink comp="371" pin=1"/></net>

<net id="380"><net_src comp="371" pin="2"/><net_sink comp="376" pin=0"/></net>

<net id="381"><net_src comp="40" pin="0"/><net_sink comp="376" pin=1"/></net>

<net id="386"><net_src comp="58" pin="0"/><net_sink comp="382" pin=1"/></net>

<net id="392"><net_src comp="58" pin="0"/><net_sink comp="387" pin=1"/></net>

<net id="393"><net_src comp="382" pin="2"/><net_sink comp="387" pin=2"/></net>

<net id="398"><net_src comp="46" pin="0"/><net_sink comp="394" pin=0"/></net>

<net id="399"><net_src comp="40" pin="0"/><net_sink comp="394" pin=1"/></net>

<net id="404"><net_src comp="46" pin="0"/><net_sink comp="400" pin=0"/></net>

<net id="405"><net_src comp="34" pin="0"/><net_sink comp="400" pin=1"/></net>

<net id="410"><net_src comp="64" pin="0"/><net_sink comp="406" pin=1"/></net>

<net id="415"><net_src comp="58" pin="0"/><net_sink comp="411" pin=1"/></net>

<net id="420"><net_src comp="411" pin="2"/><net_sink comp="416" pin=0"/></net>

<net id="421"><net_src comp="38" pin="0"/><net_sink comp="416" pin=1"/></net>

<net id="426"><net_src comp="58" pin="0"/><net_sink comp="422" pin=1"/></net>

<net id="432"><net_src comp="58" pin="0"/><net_sink comp="427" pin=1"/></net>

<net id="433"><net_src comp="422" pin="2"/><net_sink comp="427" pin=2"/></net>

<net id="438"><net_src comp="46" pin="0"/><net_sink comp="434" pin=0"/></net>

<net id="439"><net_src comp="38" pin="0"/><net_sink comp="434" pin=1"/></net>

<net id="444"><net_src comp="34" pin="0"/><net_sink comp="440" pin=1"/></net>

<net id="449"><net_src comp="101" pin="4"/><net_sink comp="445" pin=0"/></net>

<net id="450"><net_src comp="36" pin="0"/><net_sink comp="445" pin=1"/></net>

<net id="454"><net_src comp="196" pin="1"/><net_sink comp="451" pin=0"/></net>

<net id="455"><net_src comp="451" pin="1"/><net_sink comp="108" pin=12"/></net>

<net id="459"><net_src comp="200" pin="1"/><net_sink comp="456" pin=0"/></net>

<net id="460"><net_src comp="456" pin="1"/><net_sink comp="108" pin=11"/></net>

<net id="464"><net_src comp="204" pin="1"/><net_sink comp="461" pin=0"/></net>

<net id="465"><net_src comp="461" pin="1"/><net_sink comp="108" pin=10"/></net>

<net id="469"><net_src comp="208" pin="1"/><net_sink comp="466" pin=0"/></net>

<net id="470"><net_src comp="466" pin="1"/><net_sink comp="108" pin=9"/></net>

<net id="474"><net_src comp="212" pin="1"/><net_sink comp="471" pin=0"/></net>

<net id="475"><net_src comp="471" pin="1"/><net_sink comp="108" pin=4"/></net>

<net id="479"><net_src comp="216" pin="1"/><net_sink comp="476" pin=0"/></net>

<net id="480"><net_src comp="476" pin="1"/><net_sink comp="108" pin=3"/></net>

<net id="484"><net_src comp="220" pin="1"/><net_sink comp="481" pin=0"/></net>

<net id="485"><net_src comp="481" pin="1"/><net_sink comp="108" pin=2"/></net>

<net id="489"><net_src comp="224" pin="1"/><net_sink comp="486" pin=0"/></net>

<net id="490"><net_src comp="486" pin="1"/><net_sink comp="108" pin=1"/></net>

<net id="494"><net_src comp="228" pin="1"/><net_sink comp="491" pin=0"/></net>

<net id="495"><net_src comp="491" pin="1"/><net_sink comp="108" pin=5"/></net>

<net id="499"><net_src comp="238" pin="1"/><net_sink comp="496" pin=0"/></net>

<net id="500"><net_src comp="496" pin="1"/><net_sink comp="108" pin=6"/></net>

<net id="504"><net_src comp="248" pin="1"/><net_sink comp="501" pin=0"/></net>

<net id="505"><net_src comp="501" pin="1"/><net_sink comp="108" pin=7"/></net>

<net id="509"><net_src comp="258" pin="1"/><net_sink comp="506" pin=0"/></net>

<net id="510"><net_src comp="506" pin="1"/><net_sink comp="108" pin=8"/></net>

<net id="514"><net_src comp="268" pin="1"/><net_sink comp="511" pin=0"/></net>

<net id="515"><net_src comp="511" pin="1"/><net_sink comp="108" pin=13"/></net>

<net id="519"><net_src comp="278" pin="1"/><net_sink comp="516" pin=0"/></net>

<net id="520"><net_src comp="516" pin="1"/><net_sink comp="108" pin=14"/></net>

<net id="524"><net_src comp="288" pin="1"/><net_sink comp="521" pin=0"/></net>

<net id="525"><net_src comp="521" pin="1"/><net_sink comp="108" pin=15"/></net>

<net id="529"><net_src comp="298" pin="1"/><net_sink comp="526" pin=0"/></net>

<net id="530"><net_src comp="526" pin="1"/><net_sink comp="108" pin=16"/></net>

<net id="534"><net_src comp="308" pin="1"/><net_sink comp="531" pin=0"/></net>

<net id="535"><net_src comp="531" pin="1"/><net_sink comp="382" pin=0"/></net>

<net id="539"><net_src comp="312" pin="2"/><net_sink comp="536" pin=0"/></net>

<net id="540"><net_src comp="536" pin="1"/><net_sink comp="387" pin=0"/></net>

<net id="544"><net_src comp="318" pin="1"/><net_sink comp="541" pin=0"/></net>

<net id="545"><net_src comp="541" pin="1"/><net_sink comp="422" pin=0"/></net>

<net id="549"><net_src comp="322" pin="2"/><net_sink comp="546" pin=0"/></net>

<net id="550"><net_src comp="546" pin="1"/><net_sink comp="427" pin=0"/></net>

<net id="554"><net_src comp="328" pin="1"/><net_sink comp="551" pin=0"/></net>

<net id="555"><net_src comp="551" pin="1"/><net_sink comp="406" pin=0"/></net>

<net id="556"><net_src comp="551" pin="1"/><net_sink comp="411" pin=0"/></net>

<net id="560"><net_src comp="338" pin="1"/><net_sink comp="557" pin=0"/></net>

<net id="561"><net_src comp="557" pin="1"/><net_sink comp="366" pin=0"/></net>

<net id="562"><net_src comp="557" pin="1"/><net_sink comp="371" pin=0"/></net>

<net id="566"><net_src comp="360" pin="2"/><net_sink comp="563" pin=0"/></net>

<net id="570"><net_src comp="108" pin="17"/><net_sink comp="567" pin=0"/></net>

<net id="571"><net_src comp="567" pin="1"/><net_sink comp="90" pin=2"/></net>

<net id="575"><net_src comp="366" pin="2"/><net_sink comp="572" pin=0"/></net>

<net id="579"><net_src comp="387" pin="3"/><net_sink comp="576" pin=0"/></net>

<net id="580"><net_src comp="576" pin="1"/><net_sink comp="440" pin=0"/></net>

<net id="584"><net_src comp="406" pin="2"/><net_sink comp="581" pin=0"/></net>

<net id="588"><net_src comp="427" pin="3"/><net_sink comp="585" pin=0"/></net>

<net id="589"><net_src comp="585" pin="1"/><net_sink comp="101" pin=0"/></net>

</net_list>

</model> 
---------------- Datapath Model END ------------------

* FSMD analyzer results:
  - Output states:
	Port: res_stream_V_data_V | {4 }
	Port: kernel_data_V_1_4 | {1 }
	Port: kernel_data_V_1_5 | {1 }
	Port: kernel_data_V_1_6 | {1 }
	Port: kernel_data_V_1_7 | {1 }
	Port: kernel_data_V_1_12 | {1 }
	Port: kernel_data_V_1_13 | {1 }
	Port: kernel_data_V_1_14 | {1 }
	Port: kernel_data_V_1_15 | {1 }
	Port: line_buffer_Array_V_1_0_0 | {1 }
	Port: line_buffer_Array_V_1_0_1 | {1 }
	Port: line_buffer_Array_V_1_0_2 | {1 }
	Port: line_buffer_Array_V_1_0_3 | {1 }
	Port: sX_1 | {4 5 }
	Port: sY_1 | {5 }
	Port: pY_1 | {4 }
	Port: pX_1 | {4 }
 - Input state : 
	Port: compute_output_buffer_2d<array,array<ap_fixed<16,6,5,3,0>,1u>,config6> : in_elem_data_0_V_read | {1 }
	Port: compute_output_buffer_2d<array,array<ap_fixed<16,6,5,3,0>,1u>,config6> : in_elem_data_1_V_read | {1 }
	Port: compute_output_buffer_2d<array,array<ap_fixed<16,6,5,3,0>,1u>,config6> : in_elem_data_2_V_read | {1 }
	Port: compute_output_buffer_2d<array,array<ap_fixed<16,6,5,3,0>,1u>,config6> : in_elem_data_3_V_read | {1 }
	Port: compute_output_buffer_2d<array,array<ap_fixed<16,6,5,3,0>,1u>,config6> : kernel_data_V_1_4 | {1 }
	Port: compute_output_buffer_2d<array,array<ap_fixed<16,6,5,3,0>,1u>,config6> : kernel_data_V_1_5 | {1 }
	Port: compute_output_buffer_2d<array,array<ap_fixed<16,6,5,3,0>,1u>,config6> : kernel_data_V_1_6 | {1 }
	Port: compute_output_buffer_2d<array,array<ap_fixed<16,6,5,3,0>,1u>,config6> : kernel_data_V_1_7 | {1 }
	Port: compute_output_buffer_2d<array,array<ap_fixed<16,6,5,3,0>,1u>,config6> : kernel_data_V_1_12 | {1 }
	Port: compute_output_buffer_2d<array,array<ap_fixed<16,6,5,3,0>,1u>,config6> : kernel_data_V_1_13 | {1 }
	Port: compute_output_buffer_2d<array,array<ap_fixed<16,6,5,3,0>,1u>,config6> : kernel_data_V_1_14 | {1 }
	Port: compute_output_buffer_2d<array,array<ap_fixed<16,6,5,3,0>,1u>,config6> : kernel_data_V_1_15 | {1 }
	Port: compute_output_buffer_2d<array,array<ap_fixed<16,6,5,3,0>,1u>,config6> : line_buffer_Array_V_1_0_0 | {1 }
	Port: compute_output_buffer_2d<array,array<ap_fixed<16,6,5,3,0>,1u>,config6> : line_buffer_Array_V_1_0_1 | {1 }
	Port: compute_output_buffer_2d<array,array<ap_fixed<16,6,5,3,0>,1u>,config6> : line_buffer_Array_V_1_0_2 | {1 }
	Port: compute_output_buffer_2d<array,array<ap_fixed<16,6,5,3,0>,1u>,config6> : line_buffer_Array_V_1_0_3 | {1 }
	Port: compute_output_buffer_2d<array,array<ap_fixed<16,6,5,3,0>,1u>,config6> : sX_1 | {1 }
	Port: compute_output_buffer_2d<array,array<ap_fixed<16,6,5,3,0>,1u>,config6> : sY_1 | {1 }
	Port: compute_output_buffer_2d<array,array<ap_fixed<16,6,5,3,0>,1u>,config6> : pY_1 | {1 }
	Port: compute_output_buffer_2d<array,array<ap_fixed<16,6,5,3,0>,1u>,config6> : pX_1 | {1 }
  - Chain level:
	State 1
		call_ret : 1
		kernel_data_V_1_11_ret : 2
		kernel_data_V_1_10_ret : 2
		kernel_data_V_1_9_ret : 2
		kernel_data_V_1_8_ret : 2
		kernel_data_V_1_3_ret : 2
		kernel_data_V_1_2_ret : 2
		kernel_data_V_1_1_ret : 2
		kernel_data_V_1_0_ret : 2
		kernel_data_V_1_4_ret : 2
		store_ln281 : 3
		kernel_data_V_1_5_ret : 2
		store_ln281 : 3
		kernel_data_V_1_6_ret : 2
		store_ln281 : 3
		kernel_data_V_1_7_ret : 2
		store_ln281 : 3
		kernel_data_V_1_12_ret : 2
		store_ln281 : 3
		kernel_data_V_1_13_ret : 2
		store_ln281 : 3
		kernel_data_V_1_14_ret : 2
		store_ln281 : 3
		kernel_data_V_1_15_ret : 2
		store_ln281 : 3
		icmp_ln284 : 1
		icmp_ln284_4 : 1
		icmp_ln284_5 : 1
		icmp_ln284_6 : 1
		and_ln284 : 2
		and_ln284_3 : 2
		and_ln284_4 : 2
		br_ln284 : 2
	State 2
	State 3
	State 4
		br_ln303 : 1
		store_ln316 : 1
		select_ln318 : 1
		br_ln307 : 1
		store_ln311 : 1
		select_ln313 : 1
	State 5
		storemerge : 1
		store_ln309 : 2


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================

* Functional unit list:
|----------|------------------------------------------------------------------------------------|---------|---------|---------|---------|
| Operation|                                   Functional Unit                                  |  DSP48E |  Delay  |    FF   |   LUT   |
|----------|------------------------------------------------------------------------------------|---------|---------|---------|---------|
|   call   | grp_dense_resource_rf_leq_nin_ap_fixed_ap_fixed_16_6_5_3_0_config6_mult_0_0_fu_108 |    15   |  26.535 |   920   |   460   |
|          |      call_ret_shift_line_buffer_array_ap_fixed_16_6_5_3_0_4u_config6_s_fu_128      |    0    |    0    |    0    |    0    |
|----------|------------------------------------------------------------------------------------|---------|---------|---------|---------|
|          |                                  add_ln316_fu_371                                  |    0    |    0    |    0    |    39   |
|    add   |                                  add_ln318_fu_382                                  |    0    |    0    |    0    |    39   |
|          |                                  add_ln311_fu_411                                  |    0    |    0    |    0    |    39   |
|          |                                  add_ln313_fu_422                                  |    0    |    0    |    0    |    39   |
|----------|------------------------------------------------------------------------------------|---------|---------|---------|---------|
|          |                                  icmp_ln284_fu_312                                 |    0    |    0    |    0    |    18   |
|          |                                 icmp_ln284_4_fu_322                                |    0    |    0    |    0    |    18   |
|   icmp   |                                 icmp_ln284_5_fu_332                                |    0    |    0    |    0    |    18   |
|          |                                 icmp_ln284_6_fu_342                                |    0    |    0    |    0    |    18   |
|          |                                  icmp_ln303_fu_366                                 |    0    |    0    |    0    |    18   |
|          |                                  icmp_ln307_fu_406                                 |    0    |    0    |    0    |    18   |
|----------|------------------------------------------------------------------------------------|---------|---------|---------|---------|
|  select  |                                 select_ln318_fu_387                                |    0    |    0    |    0    |    32   |
|          |                                 select_ln313_fu_427                                |    0    |    0    |    0    |    32   |
|----------|------------------------------------------------------------------------------------|---------|---------|---------|---------|
|          |                                  and_ln284_fu_348                                  |    0    |    0    |    0    |    2    |
|    and   |                                 and_ln284_3_fu_354                                 |    0    |    0    |    0    |    2    |
|          |                                 and_ln284_4_fu_360                                 |    0    |    0    |    0    |    2    |
|----------|------------------------------------------------------------------------------------|---------|---------|---------|---------|
|          |                         in_elem_data_3_V_read_4_read_fu_66                         |    0    |    0    |    0    |    0    |
|   read   |                         in_elem_data_2_V_read_4_read_fu_72                         |    0    |    0    |    0    |    0    |
|          |                         in_elem_data_1_V_read_4_read_fu_78                         |    0    |    0    |    0    |    0    |
|          |                         in_elem_data_0_V_read_4_read_fu_84                         |    0    |    0    |    0    |    0    |
|----------|------------------------------------------------------------------------------------|---------|---------|---------|---------|
|   write  |                               write_ln299_write_fu_90                              |    0    |    0    |    0    |    0    |
|----------|------------------------------------------------------------------------------------|---------|---------|---------|---------|
|          |                            kernel_data_V_1_11_ret_fu_196                           |    0    |    0    |    0    |    0    |
|          |                            kernel_data_V_1_10_ret_fu_200                           |    0    |    0    |    0    |    0    |
|          |                            kernel_data_V_1_9_ret_fu_204                            |    0    |    0    |    0    |    0    |
|          |                            kernel_data_V_1_8_ret_fu_208                            |    0    |    0    |    0    |    0    |
|          |                            kernel_data_V_1_3_ret_fu_212                            |    0    |    0    |    0    |    0    |
|          |                            kernel_data_V_1_2_ret_fu_216                            |    0    |    0    |    0    |    0    |
|          |                            kernel_data_V_1_1_ret_fu_220                            |    0    |    0    |    0    |    0    |
|extractvalue|                            kernel_data_V_1_0_ret_fu_224                            |    0    |    0    |    0    |    0    |
|          |                            kernel_data_V_1_4_ret_fu_228                            |    0    |    0    |    0    |    0    |
|          |                            kernel_data_V_1_5_ret_fu_238                            |    0    |    0    |    0    |    0    |
|          |                            kernel_data_V_1_6_ret_fu_248                            |    0    |    0    |    0    |    0    |
|          |                            kernel_data_V_1_7_ret_fu_258                            |    0    |    0    |    0    |    0    |
|          |                            kernel_data_V_1_12_ret_fu_268                           |    0    |    0    |    0    |    0    |
|          |                            kernel_data_V_1_13_ret_fu_278                           |    0    |    0    |    0    |    0    |
|          |                            kernel_data_V_1_14_ret_fu_288                           |    0    |    0    |    0    |    0    |
|          |                            kernel_data_V_1_15_ret_fu_298                           |    0    |    0    |    0    |    0    |
|----------|------------------------------------------------------------------------------------|---------|---------|---------|---------|
|   Total  |                                                                                    |    15   |  26.535 |   920   |   794   |
|----------|------------------------------------------------------------------------------------|---------|---------|---------|---------|

Memories:
N/A

* Register list:
+------------------------------+--------+
|                              |   FF   |
+------------------------------+--------+
|      and_ln284_4_reg_563     |    1   |
|     icmp_ln284_4_reg_546     |    1   |
|      icmp_ln284_reg_536      |    1   |
|      icmp_ln303_reg_572      |    1   |
|      icmp_ln307_reg_581      |    1   |
| kernel_data_V_1_0_ret_reg_486|   16   |
|kernel_data_V_1_10_ret_reg_456|   16   |
|kernel_data_V_1_11_ret_reg_451|   16   |
|kernel_data_V_1_12_ret_reg_511|   16   |
|kernel_data_V_1_13_ret_reg_516|   16   |
|kernel_data_V_1_14_ret_reg_521|   16   |
|kernel_data_V_1_15_ret_reg_526|   16   |
| kernel_data_V_1_1_ret_reg_481|   16   |
| kernel_data_V_1_2_ret_reg_476|   16   |
| kernel_data_V_1_3_ret_reg_471|   16   |
| kernel_data_V_1_4_ret_reg_491|   16   |
| kernel_data_V_1_5_ret_reg_496|   16   |
| kernel_data_V_1_6_ret_reg_501|   16   |
| kernel_data_V_1_7_ret_reg_506|   16   |
| kernel_data_V_1_8_ret_reg_466|   16   |
| kernel_data_V_1_9_ret_reg_461|   16   |
|       pX_1_load_reg_557      |   32   |
|       pY_1_load_reg_551      |   32   |
|      res_out_0_V_reg_567     |   16   |
|       sX_1_load_reg_531      |   32   |
|       sY_1_load_reg_541      |   32   |
|     select_ln313_reg_585     |   32   |
|     select_ln318_reg_576     |   32   |
|       storemerge_reg_97      |   32   |
+------------------------------+--------+
|             Total            |   501  |
+------------------------------+--------+

* Multiplexer (MUX) list: 
|--------|------|------|------|--------|
|  Comp  |  Pin | Size |  BW  | S x BW |
|--------|------|------|------|--------|
|  Total |      |      |      |    0   |
|--------|------|------|------|--------|



* Summary:
+-----------+--------+--------+--------+--------+
|           | DSP48E |  Delay |   FF   |   LUT  |
+-----------+--------+--------+--------+--------+
|  Function |   15   |   26   |   920  |   794  |
|   Memory  |    -   |    -   |    -   |    -   |
|Multiplexer|    -   |    -   |    -   |    -   |
|  Register |    -   |    -   |   501  |    -   |
+-----------+--------+--------+--------+--------+
|   Total   |   15   |   26   |  1421  |   794  |
+-----------+--------+--------+--------+--------+
