Release 12.1 - xst M.53d (nt64)
Copyright (c) 1995-2010 Xilinx, Inc.  All rights reserved.
--> Parameter TMPDIR set to xst/projnav.tmp


Total REAL time to Xst completion: 0.00 secs
Total CPU time to Xst completion: 0.37 secs
 
--> Parameter xsthdpdir set to xst


Total REAL time to Xst completion: 0.00 secs
Total CPU time to Xst completion: 0.38 secs
 
--> Reading design: Toplevel.prj

TABLE OF CONTENTS
  1) Synthesis Options Summary
  2) HDL Compilation
  3) Design Hierarchy Analysis
  4) HDL Analysis
  5) HDL Synthesis
     5.1) HDL Synthesis Report
  6) Advanced HDL Synthesis
     6.1) Advanced HDL Synthesis Report
  7) Low Level Synthesis
  8) Partition Report
  9) Final Report
	9.1) Device utilization summary
	9.2) Partition Resource Summary
	9.3) TIMING REPORT


=========================================================================
*                      Synthesis Options Summary                        *
=========================================================================
---- Source Parameters
Input File Name                    : "Toplevel.prj"
Input Format                       : mixed
Ignore Synthesis Constraint File   : NO

---- Target Parameters
Output File Name                   : "Toplevel"
Output Format                      : NGC
Target Device                      : xc3s500e-4-fg320

---- Source Options
Top Module Name                    : Toplevel
Automatic FSM Extraction           : YES
FSM Encoding Algorithm             : Auto
Safe Implementation                : No
FSM Style                          : lut
RAM Extraction                     : Yes
RAM Style                          : Auto
ROM Extraction                     : Yes
Mux Style                          : Auto
Decoder Extraction                 : YES
Priority Encoder Extraction        : YES
Shift Register Extraction          : YES
Logical Shifter Extraction         : YES
XOR Collapsing                     : YES
ROM Style                          : Auto
Mux Extraction                     : YES
Resource Sharing                   : YES
Asynchronous To Synchronous        : NO
Multiplier Style                   : auto
Automatic Register Balancing       : No

---- Target Options
Add IO Buffers                     : YES
Global Maximum Fanout              : 500
Add Generic Clock Buffer(BUFG)     : 24
Register Duplication               : YES
Slice Packing                      : YES
Optimize Instantiated Primitives   : NO
Use Clock Enable                   : Yes
Use Synchronous Set                : Yes
Use Synchronous Reset              : Yes
Pack IO Registers into IOBs        : auto
Equivalent register Removal        : YES

---- General Options
Optimization Goal                  : Speed
Optimization Effort                : 1
Library Search Order               : Toplevel.lso
Keep Hierarchy                     : NO
Netlist Hierarchy                  : as_optimized
RTL Output                         : Yes
Global Optimization                : AllClockNets
Read Cores                         : YES
Write Timing Constraints           : NO
Cross Clock Analysis               : NO
Hierarchy Separator                : /
Bus Delimiter                      : <>
Case Specifier                     : maintain
Slice Utilization Ratio            : 100
BRAM Utilization Ratio             : 100
Verilog 2001                       : YES
Auto BRAM Packing                  : NO
Slice Utilization Ratio Delta      : 5

=========================================================================


=========================================================================
*                          HDL Compilation                              *
=========================================================================
Compiling vhdl file "C:/Users/Evan Dinelli/Documents/GitHub/LAB8/code/Evan/working/robot_arm_control/clk_div.vhd" in Library work.
Architecture behavioral of Entity clk_div is up to date.
Compiling vhdl file "C:/Users/Evan Dinelli/Documents/GitHub/LAB8/code/Evan/working/robot_arm_control/pwm.vhd" in Library work.
Architecture behavioral of Entity pwm is up to date.
Compiling vhdl file "C:/Users/Evan Dinelli/Documents/GitHub/LAB8/Toplevel.vhd" in Library work.
Entity <toplevel> compiled.
Entity <Toplevel> (Architecture <Behavioral>) compiled.

=========================================================================
*                     Design Hierarchy Analysis                         *
=========================================================================
Analyzing hierarchy for entity <Toplevel> in library <work> (architecture <Behavioral>).

Analyzing hierarchy for entity <clk_div> in library <work> (architecture <behavioral>).

Analyzing hierarchy for entity <pwm> in library <work> (architecture <behavioral>).


=========================================================================
*                            HDL Analysis                               *
=========================================================================
Analyzing Entity <Toplevel> in library <work> (Architecture <Behavioral>).
Entity <Toplevel> analyzed. Unit <Toplevel> generated.

Analyzing Entity <clk_div> in library <work> (Architecture <behavioral>).
WARNING:Xst:819 - "C:/Users/Evan Dinelli/Documents/GitHub/LAB8/code/Evan/working/robot_arm_control/clk_div.vhd" line 22: One or more signals are missing in the process sensitivity list. To enable synthesis of FPGA/CPLD hardware, XST will assume that all necessary signals are present in the sensitivity list. Please note that the result of the synthesis may differ from the initial design specification. The missing signals are:
   <reset>
Entity <clk_div> analyzed. Unit <clk_div> generated.

Analyzing Entity <pwm> in library <work> (Architecture <behavioral>).
Entity <pwm> analyzed. Unit <pwm> generated.


=========================================================================
*                           HDL Synthesis                               *
=========================================================================

Performing bidirectional port resolution...

Synthesizing Unit <clk_div>.
    Related source file is "C:/Users/Evan Dinelli/Documents/GitHub/LAB8/code/Evan/working/robot_arm_control/clk_div.vhd".
    Found 1-bit register for signal <clk_int>.
    Found 8-bit up counter for signal <count_1>.
    Summary:
	inferred   1 Counter(s).
	inferred   1 D-type flip-flop(s).
Unit <clk_div> synthesized.


Synthesizing Unit <pwm>.
    Related source file is "C:/Users/Evan Dinelli/Documents/GitHub/LAB8/code/Evan/working/robot_arm_control/pwm.vhd".
    Found 1-bit register for signal <pwm_out>.
    Found 12-bit up counter for signal <num_clks>.
    Found 12-bit comparator greatequal for signal <num_clks$cmp_ge0000> created at line 67.
    Found 12-bit comparator less for signal <pwm_out$cmp_lt0000> created at line 61.
    Summary:
	inferred   1 Counter(s).
	inferred   1 D-type flip-flop(s).
	inferred   2 Comparator(s).
Unit <pwm> synthesized.


Synthesizing Unit <Toplevel>.
    Related source file is "C:/Users/Evan Dinelli/Documents/GitHub/LAB8/Toplevel.vhd".
WARNING:Xst:653 - Signal <int_pwm_width> is used but never assigned. This sourceless signal will be automatically connected to value 000010010101.
Unit <Toplevel> synthesized.


=========================================================================
HDL Synthesis Report

Macro Statistics
# Counters                                             : 2
 12-bit up counter                                     : 1
 8-bit up counter                                      : 1
# Registers                                            : 2
 1-bit register                                        : 2
# Comparators                                          : 2
 12-bit comparator greatequal                          : 1
 12-bit comparator less                                : 1

=========================================================================

=========================================================================
*                       Advanced HDL Synthesis                          *
=========================================================================


=========================================================================
Advanced HDL Synthesis Report

Macro Statistics
# Counters                                             : 2
 12-bit up counter                                     : 1
 8-bit up counter                                      : 1
# Registers                                            : 2
 Flip-Flops                                            : 2
# Comparators                                          : 2
 12-bit comparator greatequal                          : 1
 12-bit comparator less                                : 1

=========================================================================

=========================================================================
*                         Low Level Synthesis                           *
=========================================================================

Optimizing unit <Toplevel> ...

Mapping all equations...
Building and optimizing final netlist ...
Found area constraint ratio of 100 (+ 5) on block Toplevel, actual ratio is 0.

Final Macro Processing ...

=========================================================================
Final Register Report

Macro Statistics
# Registers                                            : 22
 Flip-Flops                                            : 22

=========================================================================

=========================================================================
*                           Partition Report                            *
=========================================================================

Partition Implementation Status
-------------------------------

  No Partitions were found in this design.

-------------------------------

=========================================================================
*                            Final Report                               *
=========================================================================
Final Results
RTL Top Level Output File Name     : Toplevel.ngr
Top Level Output File Name         : Toplevel
Output Format                      : NGC
Optimization Goal                  : Speed
Keep Hierarchy                     : NO

Design Statistics
# IOs                              : 3

Cell Usage :
# BELS                             : 101
#      GND                         : 1
#      INV                         : 8
#      LUT1                        : 12
#      LUT2                        : 3
#      LUT3                        : 20
#      LUT4                        : 3
#      LUT4_D                      : 2
#      MUXCY                       : 31
#      VCC                         : 1
#      XORCY                       : 20
# FlipFlops/Latches                : 22
#      FDC                         : 21
#      FDCE                        : 1
# Clock Buffers                    : 1
#      BUFGP                       : 1
# IO Buffers                       : 2
#      IBUF                        : 1
#      OBUF                        : 1
=========================================================================

Device utilization summary:
---------------------------

Selected Device : 3s500efg320-4 

 Number of Slices:                       24  out of   4656     0%  
 Number of Slice Flip Flops:             22  out of   9312     0%  
 Number of 4 input LUTs:                 48  out of   9312     0%  
 Number of IOs:                           3
 Number of bonded IOBs:                   3  out of    232     1%  
 Number of GCLKs:                         1  out of     24     4%  

---------------------------
Partition Resource Summary:
---------------------------

  No Partitions were found in this design.

---------------------------


=========================================================================
TIMING REPORT

NOTE: THESE TIMING NUMBERS ARE ONLY A SYNTHESIS ESTIMATE.
      FOR ACCURATE TIMING INFORMATION PLEASE REFER TO THE TRACE REPORT
      GENERATED AFTER PLACE-and-ROUTE.

Clock Information:
------------------
-----------------------------------+------------------------+-------+
Clock Signal                       | Clock buffer(FF name)  | Load  |
-----------------------------------+------------------------+-------+
clk_in                             | BUFGP                  | 9     |
u1/clk_int                         | NONE(u2/pwm_out)       | 13    |
-----------------------------------+------------------------+-------+
INFO:Xst:2169 - HDL ADVISOR - Some clock signals were not automatically buffered by XST with BUFG/BUFR resources. Please use the buffer_type constraint in order to insert these buffers to the clock signals to help prevent skew problems.

Asynchronous Control Signals Information:
----------------------------------------
-----------------------------------+------------------------+-------+
Control Signal                     | Buffer(FF name)        | Load  |
-----------------------------------+------------------------+-------+
Reset_inv(Reset_inv1_INV_0:O)      | NONE(u2/num_clks_0)    | 13    |
Reset                              | IBUF                   | 9     |
-----------------------------------+------------------------+-------+

Timing Summary:
---------------
Speed Grade: -4

   Minimum period: 6.989ns (Maximum Frequency: 143.082MHz)
   Minimum input arrival time before clock: No path found
   Maximum output required time after clock: 4.283ns
   Maximum combinational path delay: No path found

Timing Detail:
--------------
All values displayed in nanoseconds (ns)

=========================================================================
Timing constraint: Default period analysis for Clock 'clk_in'
  Clock period: 5.087ns (frequency: 196.580MHz)
  Total number of paths / destination ports: 109 / 10
-------------------------------------------------------------------------
Delay:               5.087ns (Levels of Logic = 9)
  Source:            u1/count_1_1 (FF)
  Destination:       u1/count_1_7 (FF)
  Source Clock:      clk_in rising
  Destination Clock: clk_in rising

  Data Path: u1/count_1_1 to u1/count_1_7
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FDC:C->Q              2   0.591   0.622  u1/count_1_1 (u1/count_1_1)
     LUT1:I0->O            1   0.704   0.000  u1/Mcount_count_1_cy<1>_rt (u1/Mcount_count_1_cy<1>_rt)
     MUXCY:S->O            1   0.464   0.000  u1/Mcount_count_1_cy<1> (u1/Mcount_count_1_cy<1>)
     MUXCY:CI->O           1   0.059   0.000  u1/Mcount_count_1_cy<2> (u1/Mcount_count_1_cy<2>)
     MUXCY:CI->O           1   0.059   0.000  u1/Mcount_count_1_cy<3> (u1/Mcount_count_1_cy<3>)
     MUXCY:CI->O           1   0.059   0.000  u1/Mcount_count_1_cy<4> (u1/Mcount_count_1_cy<4>)
     MUXCY:CI->O           1   0.059   0.000  u1/Mcount_count_1_cy<5> (u1/Mcount_count_1_cy<5>)
     MUXCY:CI->O           0   0.059   0.000  u1/Mcount_count_1_cy<6> (u1/Mcount_count_1_cy<6>)
     XORCY:CI->O           1   0.804   0.595  u1/Mcount_count_1_xor<7> (Result<7>)
     LUT3:I0->O            1   0.704   0.000  u1/Mcount_count_1_eqn_71 (u1/Mcount_count_1_eqn_7)
     FDC:D                     0.308          u1/count_1_7
    ----------------------------------------
    Total                      5.087ns (3.870ns logic, 1.217ns route)
                                       (76.1% logic, 23.9% route)

=========================================================================
Timing constraint: Default period analysis for Clock 'u1/clk_int'
  Clock period: 6.989ns (frequency: 143.082MHz)
  Total number of paths / destination ports: 1170 / 13
-------------------------------------------------------------------------
Delay:               6.989ns (Levels of Logic = 19)
  Source:            u2/num_clks_0 (FF)
  Destination:       u2/num_clks_11 (FF)
  Source Clock:      u1/clk_int rising
  Destination Clock: u1/clk_int rising

  Data Path: u2/num_clks_0 to u2/num_clks_11
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FDC:C->Q              3   0.591   0.706  u2/num_clks_0 (u2/num_clks_0)
     LUT4:I0->O            1   0.704   0.000  u2/Mcompar_num_clks_cmp_ge0000_lut<0> (u2/Mcompar_num_clks_cmp_ge0000_lut<0>)
     MUXCY:S->O            1   0.464   0.000  u2/Mcompar_num_clks_cmp_ge0000_cy<0> (u2/Mcompar_num_clks_cmp_ge0000_cy<0>)
     MUXCY:CI->O           1   0.059   0.000  u2/Mcompar_num_clks_cmp_ge0000_cy<1> (u2/Mcompar_num_clks_cmp_ge0000_cy<1>)
     MUXCY:CI->O           1   0.059   0.000  u2/Mcompar_num_clks_cmp_ge0000_cy<2> (u2/Mcompar_num_clks_cmp_ge0000_cy<2>)
     MUXCY:CI->O           1   0.059   0.000  u2/Mcompar_num_clks_cmp_ge0000_cy<3> (u2/Mcompar_num_clks_cmp_ge0000_cy<3>)
     MUXCY:CI->O          13   0.459   1.018  u2/Mcompar_num_clks_cmp_ge0000_cy<4> (u2/num_clks_cmp_ge0000)
     LUT3:I2->O            1   0.704   0.000  u2/Mcount_num_clks_lut<0> (u2/Mcount_num_clks_lut<0>)
     MUXCY:S->O            1   0.464   0.000  u2/Mcount_num_clks_cy<0> (u2/Mcount_num_clks_cy<0>)
     MUXCY:CI->O           1   0.059   0.000  u2/Mcount_num_clks_cy<1> (u2/Mcount_num_clks_cy<1>)
     MUXCY:CI->O           1   0.059   0.000  u2/Mcount_num_clks_cy<2> (u2/Mcount_num_clks_cy<2>)
     MUXCY:CI->O           1   0.059   0.000  u2/Mcount_num_clks_cy<3> (u2/Mcount_num_clks_cy<3>)
     MUXCY:CI->O           1   0.059   0.000  u2/Mcount_num_clks_cy<4> (u2/Mcount_num_clks_cy<4>)
     MUXCY:CI->O           1   0.059   0.000  u2/Mcount_num_clks_cy<5> (u2/Mcount_num_clks_cy<5>)
     MUXCY:CI->O           1   0.059   0.000  u2/Mcount_num_clks_cy<6> (u2/Mcount_num_clks_cy<6>)
     MUXCY:CI->O           1   0.059   0.000  u2/Mcount_num_clks_cy<7> (u2/Mcount_num_clks_cy<7>)
     MUXCY:CI->O           1   0.059   0.000  u2/Mcount_num_clks_cy<8> (u2/Mcount_num_clks_cy<8>)
     MUXCY:CI->O           1   0.059   0.000  u2/Mcount_num_clks_cy<9> (u2/Mcount_num_clks_cy<9>)
     MUXCY:CI->O           0   0.059   0.000  u2/Mcount_num_clks_cy<10> (u2/Mcount_num_clks_cy<10>)
     XORCY:CI->O           1   0.804   0.000  u2/Mcount_num_clks_xor<11> (u2/Mcount_num_clks11)
     FDC:D                     0.308          u2/num_clks_11
    ----------------------------------------
    Total                      6.989ns (5.265ns logic, 1.724ns route)
                                       (75.3% logic, 24.7% route)

=========================================================================
Timing constraint: Default OFFSET OUT AFTER for Clock 'u1/clk_int'
  Total number of paths / destination ports: 1 / 1
-------------------------------------------------------------------------
Offset:              4.283ns (Levels of Logic = 1)
  Source:            u2/pwm_out (FF)
  Destination:       pwm_out (PAD)
  Source Clock:      u1/clk_int rising

  Data Path: u2/pwm_out to pwm_out
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FDC:C->Q              1   0.591   0.420  u2/pwm_out (u2/pwm_out)
     OBUF:I->O                 3.272          pwm_out_OBUF (pwm_out)
    ----------------------------------------
    Total                      4.283ns (3.863ns logic, 0.420ns route)
                                       (90.2% logic, 9.8% route)

=========================================================================


Total REAL time to Xst completion: 16.00 secs
Total CPU time to Xst completion: 16.57 secs
 
--> 

Total memory usage is 243088 kilobytes

Number of errors   :    0 (   0 filtered)
Number of warnings :    2 (   0 filtered)
Number of infos    :    1 (   0 filtered)

