
---------- Begin Simulation Statistics ----------
final_tick                                19765071500                       # Number of ticks from beginning of simulation (restored from checkpoints and never reset)
host_inst_rate                                 236839                       # Simulator instruction rate (inst/s)
host_mem_usage                                4445672                       # Number of bytes of host memory used
host_op_rate                                   377208                       # Simulator op (including micro ops) rate (op/s)
host_seconds                                    56.63                       # Real time elapsed on the host
host_tick_rate                              349008842                       # Simulator tick rate (ticks/s)
sim_freq                                 1000000000000                       # Frequency of simulated ticks
sim_insts                                    13412672                       # Number of instructions simulated
sim_ops                                      21362024                       # Number of ops (including micro ops) simulated
sim_seconds                                  0.019765                       # Number of seconds simulated
sim_ticks                                 19765071500                       # Number of ticks simulated
system.cpu0.branchPred.BTBCorrect                   0                       # Number of correct BTB predictions (this stat may not work properly.
system.cpu0.branchPred.BTBHitPct                  nan                       # BTB Hit Percentage
system.cpu0.branchPred.BTBHits                      0                       # Number of BTB hits
system.cpu0.branchPred.BTBLookups                   0                       # Number of BTB lookups
system.cpu0.branchPred.RASInCorrect                 0                       # Number of incorrect RAS predictions.
system.cpu0.branchPred.condIncorrect               37                       # Number of conditional branches incorrect
system.cpu0.branchPred.condPredicted               81                       # Number of conditional branches predicted
system.cpu0.branchPred.indirectHits                 0                       # Number of indirect target hits.
system.cpu0.branchPred.indirectLookups             24                       # Number of indirect predictor lookups.
system.cpu0.branchPred.indirectMisses              24                       # Number of indirect misses.
system.cpu0.branchPred.lookups                     81                       # Number of BP lookups
system.cpu0.branchPred.usedRAS                      0                       # Number of times the RAS was used to get a target.
system.cpu0.branchPredindirectMispredicted           11                       # Number of mispredicted indirect branches.
system.cpu0.committedInsts                   10000000                       # Number of instructions committed
system.cpu0.committedOps                     16363461                       # Number of ops (including micro ops) committed
system.cpu0.cpi                              3.953014                       # CPI: cycles per instruction
system.cpu0.discardedOps                      5149856                       # Number of ops (including micro ops) which were discarded before commit
system.cpu0.dtb.rdAccesses                    1469158                       # TLB accesses on read requests
system.cpu0.dtb.rdMisses                         2726                       # TLB misses on read requests
system.cpu0.dtb.wrAccesses                     672209                       # TLB accesses on write requests
system.cpu0.dtb.wrMisses                           92                       # TLB misses on write requests
system.cpu0.fetch2.amo_instructions                 0                       # Number of memory atomic instructions successfully decoded
system.cpu0.fetch2.fp_instructions                  0                       # Number of floating point instructions successfully decoded
system.cpu0.fetch2.int_instructions                 9                       # Number of integer instructions successfully decoded
system.cpu0.fetch2.load_instructions                0                       # Number of memory load instructions successfully decoded
system.cpu0.fetch2.store_instructions               0                       # Number of memory store instructions successfully decoded
system.cpu0.fetch2.vec_instructions                 0                       # Number of SIMD instructions successfully decoded
system.cpu0.idleCycles                        6814909                       # Total number of cycles that the object has spent stopped
system.cpu0.ipc                              0.252972                       # IPC: instructions per cycle
system.cpu0.itb.rdAccesses                          0                       # TLB accesses on read requests
system.cpu0.itb.rdMisses                            0                       # TLB misses on read requests
system.cpu0.itb.wrAccesses                    4763912                       # TLB accesses on write requests
system.cpu0.itb.wrMisses                          282                       # TLB misses on write requests
system.cpu0.numCycles                        39530143                       # number of cpu cycles simulated
system.cpu0.numFetchSuspends                        0                       # Number of times Execute suspended instruction fetching
system.cpu0.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu0.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu0.op_class_0::No_OpClass              12560      0.08%      0.08% # Class of committed instruction
system.cpu0.op_class_0::IntAlu               14085339     86.08%     86.15% # Class of committed instruction
system.cpu0.op_class_0::IntMult                  6224      0.04%     86.19% # Class of committed instruction
system.cpu0.op_class_0::IntDiv                   1592      0.01%     86.20% # Class of committed instruction
system.cpu0.op_class_0::FloatAdd               139604      0.85%     87.06% # Class of committed instruction
system.cpu0.op_class_0::FloatCmp                    0      0.00%     87.06% # Class of committed instruction
system.cpu0.op_class_0::FloatCvt                  144      0.00%     87.06% # Class of committed instruction
system.cpu0.op_class_0::FloatMult                   0      0.00%     87.06% # Class of committed instruction
system.cpu0.op_class_0::FloatMultAcc                0      0.00%     87.06% # Class of committed instruction
system.cpu0.op_class_0::FloatDiv                    0      0.00%     87.06% # Class of committed instruction
system.cpu0.op_class_0::FloatMisc                   0      0.00%     87.06% # Class of committed instruction
system.cpu0.op_class_0::FloatSqrt                   0      0.00%     87.06% # Class of committed instruction
system.cpu0.op_class_0::SimdAdd                  1170      0.01%     87.06% # Class of committed instruction
system.cpu0.op_class_0::SimdAddAcc                  0      0.00%     87.06% # Class of committed instruction
system.cpu0.op_class_0::SimdAlu                  1323      0.01%     87.07% # Class of committed instruction
system.cpu0.op_class_0::SimdCmp                     6      0.00%     87.07% # Class of committed instruction
system.cpu0.op_class_0::SimdCvt                  1838      0.01%     87.08% # Class of committed instruction
system.cpu0.op_class_0::SimdMisc                17658      0.11%     87.19% # Class of committed instruction
system.cpu0.op_class_0::SimdMult                    0      0.00%     87.19% # Class of committed instruction
system.cpu0.op_class_0::SimdMultAcc                 0      0.00%     87.19% # Class of committed instruction
system.cpu0.op_class_0::SimdShift                 408      0.00%     87.19% # Class of committed instruction
system.cpu0.op_class_0::SimdShiftAcc                0      0.00%     87.19% # Class of committed instruction
system.cpu0.op_class_0::SimdDiv                     0      0.00%     87.19% # Class of committed instruction
system.cpu0.op_class_0::SimdSqrt                    0      0.00%     87.19% # Class of committed instruction
system.cpu0.op_class_0::SimdFloatAdd            28658      0.18%     87.37% # Class of committed instruction
system.cpu0.op_class_0::SimdFloatAlu                0      0.00%     87.37% # Class of committed instruction
system.cpu0.op_class_0::SimdFloatCmp                0      0.00%     87.37% # Class of committed instruction
system.cpu0.op_class_0::SimdFloatCvt            34832      0.21%     87.58% # Class of committed instruction
system.cpu0.op_class_0::SimdFloatDiv               22      0.00%     87.58% # Class of committed instruction
system.cpu0.op_class_0::SimdFloatMisc               0      0.00%     87.58% # Class of committed instruction
system.cpu0.op_class_0::SimdFloatMult           49128      0.30%     87.88% # Class of committed instruction
system.cpu0.op_class_0::SimdFloatMultAcc            0      0.00%     87.88% # Class of committed instruction
system.cpu0.op_class_0::SimdFloatSqrt               0      0.00%     87.88% # Class of committed instruction
system.cpu0.op_class_0::SimdReduceAdd               0      0.00%     87.88% # Class of committed instruction
system.cpu0.op_class_0::SimdReduceAlu               0      0.00%     87.88% # Class of committed instruction
system.cpu0.op_class_0::SimdReduceCmp               0      0.00%     87.88% # Class of committed instruction
system.cpu0.op_class_0::SimdFloatReduceAdd            0      0.00%     87.88% # Class of committed instruction
system.cpu0.op_class_0::SimdFloatReduceCmp            0      0.00%     87.88% # Class of committed instruction
system.cpu0.op_class_0::SimdAes                     0      0.00%     87.88% # Class of committed instruction
system.cpu0.op_class_0::SimdAesMix                  0      0.00%     87.88% # Class of committed instruction
system.cpu0.op_class_0::SimdSha1Hash                0      0.00%     87.88% # Class of committed instruction
system.cpu0.op_class_0::SimdSha1Hash2               0      0.00%     87.88% # Class of committed instruction
system.cpu0.op_class_0::SimdSha256Hash              0      0.00%     87.88% # Class of committed instruction
system.cpu0.op_class_0::SimdSha256Hash2             0      0.00%     87.88% # Class of committed instruction
system.cpu0.op_class_0::SimdShaSigma2               0      0.00%     87.88% # Class of committed instruction
system.cpu0.op_class_0::SimdShaSigma3               0      0.00%     87.88% # Class of committed instruction
system.cpu0.op_class_0::SimdPredAlu                 0      0.00%     87.88% # Class of committed instruction
system.cpu0.op_class_0::MemRead               1263997      7.72%     95.61% # Class of committed instruction
system.cpu0.op_class_0::MemWrite               592755      3.62%     99.23% # Class of committed instruction
system.cpu0.op_class_0::FloatMemRead            80716      0.49%     99.72% # Class of committed instruction
system.cpu0.op_class_0::FloatMemWrite           45487      0.28%    100.00% # Class of committed instruction
system.cpu0.op_class_0::IprAccess                   0      0.00%    100.00% # Class of committed instruction
system.cpu0.op_class_0::InstPrefetch                0      0.00%    100.00% # Class of committed instruction
system.cpu0.op_class_0::total                16363461                       # Class of committed instruction
system.cpu0.tickCycles                       32715234                       # Number of cycles that the object actually ticked
system.cpu0.workload.numSyscalls                   37                       # Number of system calls
system.cpu1.branchPred.BTBCorrect                   0                       # Number of correct BTB predictions (this stat may not work properly.
system.cpu1.branchPred.BTBHitPct                  nan                       # BTB Hit Percentage
system.cpu1.branchPred.BTBHits                      0                       # Number of BTB hits
system.cpu1.branchPred.BTBLookups                   0                       # Number of BTB lookups
system.cpu1.branchPred.RASInCorrect                 0                       # Number of incorrect RAS predictions.
system.cpu1.branchPred.condIncorrect               40                       # Number of conditional branches incorrect
system.cpu1.branchPred.condPredicted               82                       # Number of conditional branches predicted
system.cpu1.branchPred.indirectHits                 1                       # Number of indirect target hits.
system.cpu1.branchPred.indirectLookups             25                       # Number of indirect predictor lookups.
system.cpu1.branchPred.indirectMisses              24                       # Number of indirect misses.
system.cpu1.branchPred.lookups                     82                       # Number of BP lookups
system.cpu1.branchPred.usedRAS                      0                       # Number of times the RAS was used to get a target.
system.cpu1.branchPredindirectMispredicted           12                       # Number of mispredicted indirect branches.
system.cpu1.committedInsts                    3412672                       # Number of instructions committed
system.cpu1.committedOps                      4998563                       # Number of ops (including micro ops) committed
system.cpu1.cpi                             11.583318                       # CPI: cycles per instruction
system.cpu1.discardedOps                       683273                       # Number of ops (including micro ops) which were discarded before commit
system.cpu1.dtb.rdAccesses                     652885                       # TLB accesses on read requests
system.cpu1.dtb.rdMisses                       121941                       # TLB misses on read requests
system.cpu1.dtb.wrAccesses                    2413845                       # TLB accesses on write requests
system.cpu1.dtb.wrMisses                         9415                       # TLB misses on write requests
system.cpu1.fetch2.amo_instructions                 0                       # Number of memory atomic instructions successfully decoded
system.cpu1.fetch2.fp_instructions                  0                       # Number of floating point instructions successfully decoded
system.cpu1.fetch2.int_instructions                 8                       # Number of integer instructions successfully decoded
system.cpu1.fetch2.load_instructions                0                       # Number of memory load instructions successfully decoded
system.cpu1.fetch2.store_instructions               0                       # Number of memory store instructions successfully decoded
system.cpu1.fetch2.vec_instructions                 0                       # Number of SIMD instructions successfully decoded
system.cpu1.idleCycles                       32603848                       # Total number of cycles that the object has spent stopped
system.cpu1.ipc                              0.086331                       # IPC: instructions per cycle
system.cpu1.itb.rdAccesses                          0                       # TLB accesses on read requests
system.cpu1.itb.rdMisses                            0                       # TLB misses on read requests
system.cpu1.itb.wrAccesses                     803960                       # TLB accesses on write requests
system.cpu1.itb.wrMisses                          259                       # TLB misses on write requests
system.cpu1.numCycles                        39530064                       # number of cpu cycles simulated
system.cpu1.numFetchSuspends                        0                       # Number of times Execute suspended instruction fetching
system.cpu1.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu1.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu1.op_class_0::No_OpClass               1997      0.04%      0.04% # Class of committed instruction
system.cpu1.op_class_0::IntAlu                1812264     36.26%     36.30% # Class of committed instruction
system.cpu1.op_class_0::IntMult                    36      0.00%     36.30% # Class of committed instruction
system.cpu1.op_class_0::IntDiv                   1447      0.03%     36.33% # Class of committed instruction
system.cpu1.op_class_0::FloatAdd               359523      7.19%     43.52% # Class of committed instruction
system.cpu1.op_class_0::FloatCmp                    0      0.00%     43.52% # Class of committed instruction
system.cpu1.op_class_0::FloatCvt                  112      0.00%     43.52% # Class of committed instruction
system.cpu1.op_class_0::FloatMult                   0      0.00%     43.52% # Class of committed instruction
system.cpu1.op_class_0::FloatMultAcc                0      0.00%     43.52% # Class of committed instruction
system.cpu1.op_class_0::FloatDiv                    0      0.00%     43.52% # Class of committed instruction
system.cpu1.op_class_0::FloatMisc                   0      0.00%     43.52% # Class of committed instruction
system.cpu1.op_class_0::FloatSqrt                   0      0.00%     43.52% # Class of committed instruction
system.cpu1.op_class_0::SimdAdd                  1140      0.02%     43.54% # Class of committed instruction
system.cpu1.op_class_0::SimdAddAcc                  0      0.00%     43.54% # Class of committed instruction
system.cpu1.op_class_0::SimdAlu                  1367      0.03%     43.57% # Class of committed instruction
system.cpu1.op_class_0::SimdCmp                    12      0.00%     43.57% # Class of committed instruction
system.cpu1.op_class_0::SimdCvt                  1866      0.04%     43.61% # Class of committed instruction
system.cpu1.op_class_0::SimdMisc                 1287      0.03%     43.63% # Class of committed instruction
system.cpu1.op_class_0::SimdMult                    0      0.00%     43.63% # Class of committed instruction
system.cpu1.op_class_0::SimdMultAcc                 0      0.00%     43.63% # Class of committed instruction
system.cpu1.op_class_0::SimdShift                 426      0.01%     43.64% # Class of committed instruction
system.cpu1.op_class_0::SimdShiftAcc                0      0.00%     43.64% # Class of committed instruction
system.cpu1.op_class_0::SimdDiv                     0      0.00%     43.64% # Class of committed instruction
system.cpu1.op_class_0::SimdSqrt                    0      0.00%     43.64% # Class of committed instruction
system.cpu1.op_class_0::SimdFloatAdd                0      0.00%     43.64% # Class of committed instruction
system.cpu1.op_class_0::SimdFloatAlu                0      0.00%     43.64% # Class of committed instruction
system.cpu1.op_class_0::SimdFloatCmp                0      0.00%     43.64% # Class of committed instruction
system.cpu1.op_class_0::SimdFloatCvt                2      0.00%     43.64% # Class of committed instruction
system.cpu1.op_class_0::SimdFloatDiv                0      0.00%     43.64% # Class of committed instruction
system.cpu1.op_class_0::SimdFloatMisc               0      0.00%     43.64% # Class of committed instruction
system.cpu1.op_class_0::SimdFloatMult               0      0.00%     43.64% # Class of committed instruction
system.cpu1.op_class_0::SimdFloatMultAcc            0      0.00%     43.64% # Class of committed instruction
system.cpu1.op_class_0::SimdFloatSqrt               0      0.00%     43.64% # Class of committed instruction
system.cpu1.op_class_0::SimdReduceAdd               0      0.00%     43.64% # Class of committed instruction
system.cpu1.op_class_0::SimdReduceAlu               0      0.00%     43.64% # Class of committed instruction
system.cpu1.op_class_0::SimdReduceCmp               0      0.00%     43.64% # Class of committed instruction
system.cpu1.op_class_0::SimdFloatReduceAdd            0      0.00%     43.64% # Class of committed instruction
system.cpu1.op_class_0::SimdFloatReduceCmp            0      0.00%     43.64% # Class of committed instruction
system.cpu1.op_class_0::SimdAes                     0      0.00%     43.64% # Class of committed instruction
system.cpu1.op_class_0::SimdAesMix                  0      0.00%     43.64% # Class of committed instruction
system.cpu1.op_class_0::SimdSha1Hash                0      0.00%     43.64% # Class of committed instruction
system.cpu1.op_class_0::SimdSha1Hash2               0      0.00%     43.64% # Class of committed instruction
system.cpu1.op_class_0::SimdSha256Hash              0      0.00%     43.64% # Class of committed instruction
system.cpu1.op_class_0::SimdSha256Hash2             0      0.00%     43.64% # Class of committed instruction
system.cpu1.op_class_0::SimdShaSigma2               0      0.00%     43.64% # Class of committed instruction
system.cpu1.op_class_0::SimdShaSigma3               0      0.00%     43.64% # Class of committed instruction
system.cpu1.op_class_0::SimdPredAlu                 0      0.00%     43.64% # Class of committed instruction
system.cpu1.op_class_0::MemRead                 42409      0.85%     44.49% # Class of committed instruction
system.cpu1.op_class_0::MemWrite               136149      2.72%     47.21% # Class of committed instruction
system.cpu1.op_class_0::FloatMemRead           361605      7.23%     54.45% # Class of committed instruction
system.cpu1.op_class_0::FloatMemWrite         2276921     45.55%    100.00% # Class of committed instruction
system.cpu1.op_class_0::IprAccess                   0      0.00%    100.00% # Class of committed instruction
system.cpu1.op_class_0::InstPrefetch                0      0.00%    100.00% # Class of committed instruction
system.cpu1.op_class_0::total                 4998563                       # Class of committed instruction
system.cpu1.tickCycles                        6926216                       # Number of cycles that the object actually ticked
system.cpu1.workload.numSyscalls                   40                       # Number of system calls
system.membus.snoop_filter.hit_multi_requests            0                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_single_requests       316231                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.hit_single_snoops            0                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.tot_requests        633506                       # Total number of requests made to the snoop filter.
system.membus.snoop_filter.tot_snoops               0                       # Total number of snoops made to the snoop filter.
system.tol2bus.snoop_filter.hit_multi_requests            0                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.tol2bus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.tol2bus.snoop_filter.hit_single_requests       672024                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.tol2bus.snoop_filter.hit_single_snoops         1590                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.tol2bus.snoop_filter.tot_requests      1344114                       # Total number of requests made to the snoop filter.
system.tol2bus.snoop_filter.tot_snoops           1590                       # Total number of snoops made to the snoop filter.
system.membus.trans_dist::ReadResp              14127                       # Transaction distribution
system.membus.trans_dist::WritebackDirty       302951                       # Transaction distribution
system.membus.trans_dist::CleanEvict            13280                       # Transaction distribution
system.membus.trans_dist::ReadExReq            303148                       # Transaction distribution
system.membus.trans_dist::ReadExResp           303146                       # Transaction distribution
system.membus.trans_dist::ReadSharedReq         14127                       # Transaction distribution
system.membus.pkt_count_system.l2.mem_side::system.mem_ctrls.port       950779                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.l2.mem_side::total       950779                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count::total                 950779                       # Packet count per connected master and slave (bytes)
system.membus.pkt_size_system.l2.mem_side::system.mem_ctrls.port     39694336                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.l2.mem_side::total     39694336                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size::total                39694336                       # Cumulative packet size per connected master and slave (bytes)
system.membus.snoops                                0                       # Total snoops (count)
system.membus.snoopTraffic                          0                       # Total snoop traffic (bytes)
system.membus.snoop_fanout::samples            317275                       # Request fanout histogram
system.membus.snoop_fanout::mean                    0                       # Request fanout histogram
system.membus.snoop_fanout::stdev                   0                       # Request fanout histogram
system.membus.snoop_fanout::underflows              0      0.00%      0.00% # Request fanout histogram
system.membus.snoop_fanout::0                  317275    100.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::1                       0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::overflows               0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::min_value               0                       # Request fanout histogram
system.membus.snoop_fanout::max_value               0                       # Request fanout histogram
system.membus.snoop_fanout::total              317275                       # Request fanout histogram
system.membus.reqLayer4.occupancy          1965581000                       # Layer occupancy (ticks)
system.membus.reqLayer4.utilization               9.9                       # Layer utilization (%)
system.membus.respLayer1.occupancy         1660403250                       # Layer occupancy (ticks)
system.membus.respLayer1.utilization              8.4                       # Layer utilization (%)
system.membus.power_state.pwrStateResidencyTicks::UNDEFINED  19765071500                       # Cumulative time (in ticks) in various power states
system.voltage_domain.voltage                       1                       # Voltage in Volts
system.clk_domain.clock                          1000                       # Clock period in ticks
system.cpu0.icache.demand_hits::.cpu0.inst      4693737                       # number of demand (read+write) hits
system.cpu0.icache.demand_hits::total         4693737                       # number of demand (read+write) hits
system.cpu0.icache.overall_hits::.cpu0.inst      4693737                       # number of overall hits
system.cpu0.icache.overall_hits::total        4693737                       # number of overall hits
system.cpu0.icache.demand_misses::.cpu0.inst        70111                       # number of demand (read+write) misses
system.cpu0.icache.demand_misses::total         70111                       # number of demand (read+write) misses
system.cpu0.icache.overall_misses::.cpu0.inst        70111                       # number of overall misses
system.cpu0.icache.overall_misses::total        70111                       # number of overall misses
system.cpu0.icache.demand_miss_latency::.cpu0.inst   1145726500                       # number of demand (read+write) miss cycles
system.cpu0.icache.demand_miss_latency::total   1145726500                       # number of demand (read+write) miss cycles
system.cpu0.icache.overall_miss_latency::.cpu0.inst   1145726500                       # number of overall miss cycles
system.cpu0.icache.overall_miss_latency::total   1145726500                       # number of overall miss cycles
system.cpu0.icache.demand_accesses::.cpu0.inst      4763848                       # number of demand (read+write) accesses
system.cpu0.icache.demand_accesses::total      4763848                       # number of demand (read+write) accesses
system.cpu0.icache.overall_accesses::.cpu0.inst      4763848                       # number of overall (read+write) accesses
system.cpu0.icache.overall_accesses::total      4763848                       # number of overall (read+write) accesses
system.cpu0.icache.demand_miss_rate::.cpu0.inst     0.014717                       # miss rate for demand accesses
system.cpu0.icache.demand_miss_rate::total     0.014717                       # miss rate for demand accesses
system.cpu0.icache.overall_miss_rate::.cpu0.inst     0.014717                       # miss rate for overall accesses
system.cpu0.icache.overall_miss_rate::total     0.014717                       # miss rate for overall accesses
system.cpu0.icache.demand_avg_miss_latency::.cpu0.inst 16341.608307                       # average overall miss latency
system.cpu0.icache.demand_avg_miss_latency::total 16341.608307                       # average overall miss latency
system.cpu0.icache.overall_avg_miss_latency::.cpu0.inst 16341.608307                       # average overall miss latency
system.cpu0.icache.overall_avg_miss_latency::total 16341.608307                       # average overall miss latency
system.cpu0.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu0.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu0.icache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu0.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu0.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu0.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu0.icache.writebacks::.writebacks        70095                       # number of writebacks
system.cpu0.icache.writebacks::total            70095                       # number of writebacks
system.cpu0.icache.demand_mshr_misses::.cpu0.inst        70111                       # number of demand (read+write) MSHR misses
system.cpu0.icache.demand_mshr_misses::total        70111                       # number of demand (read+write) MSHR misses
system.cpu0.icache.overall_mshr_misses::.cpu0.inst        70111                       # number of overall MSHR misses
system.cpu0.icache.overall_mshr_misses::total        70111                       # number of overall MSHR misses
system.cpu0.icache.demand_mshr_miss_latency::.cpu0.inst   1075615500                       # number of demand (read+write) MSHR miss cycles
system.cpu0.icache.demand_mshr_miss_latency::total   1075615500                       # number of demand (read+write) MSHR miss cycles
system.cpu0.icache.overall_mshr_miss_latency::.cpu0.inst   1075615500                       # number of overall MSHR miss cycles
system.cpu0.icache.overall_mshr_miss_latency::total   1075615500                       # number of overall MSHR miss cycles
system.cpu0.icache.demand_mshr_miss_rate::.cpu0.inst     0.014717                       # mshr miss rate for demand accesses
system.cpu0.icache.demand_mshr_miss_rate::total     0.014717                       # mshr miss rate for demand accesses
system.cpu0.icache.overall_mshr_miss_rate::.cpu0.inst     0.014717                       # mshr miss rate for overall accesses
system.cpu0.icache.overall_mshr_miss_rate::total     0.014717                       # mshr miss rate for overall accesses
system.cpu0.icache.demand_avg_mshr_miss_latency::.cpu0.inst 15341.608307                       # average overall mshr miss latency
system.cpu0.icache.demand_avg_mshr_miss_latency::total 15341.608307                       # average overall mshr miss latency
system.cpu0.icache.overall_avg_mshr_miss_latency::.cpu0.inst 15341.608307                       # average overall mshr miss latency
system.cpu0.icache.overall_avg_mshr_miss_latency::total 15341.608307                       # average overall mshr miss latency
system.cpu0.icache.replacements                 70095                       # number of replacements
system.cpu0.icache.ReadReq_hits::.cpu0.inst      4693737                       # number of ReadReq hits
system.cpu0.icache.ReadReq_hits::total        4693737                       # number of ReadReq hits
system.cpu0.icache.ReadReq_misses::.cpu0.inst        70111                       # number of ReadReq misses
system.cpu0.icache.ReadReq_misses::total        70111                       # number of ReadReq misses
system.cpu0.icache.ReadReq_miss_latency::.cpu0.inst   1145726500                       # number of ReadReq miss cycles
system.cpu0.icache.ReadReq_miss_latency::total   1145726500                       # number of ReadReq miss cycles
system.cpu0.icache.ReadReq_accesses::.cpu0.inst      4763848                       # number of ReadReq accesses(hits+misses)
system.cpu0.icache.ReadReq_accesses::total      4763848                       # number of ReadReq accesses(hits+misses)
system.cpu0.icache.ReadReq_miss_rate::.cpu0.inst     0.014717                       # miss rate for ReadReq accesses
system.cpu0.icache.ReadReq_miss_rate::total     0.014717                       # miss rate for ReadReq accesses
system.cpu0.icache.ReadReq_avg_miss_latency::.cpu0.inst 16341.608307                       # average ReadReq miss latency
system.cpu0.icache.ReadReq_avg_miss_latency::total 16341.608307                       # average ReadReq miss latency
system.cpu0.icache.ReadReq_mshr_misses::.cpu0.inst        70111                       # number of ReadReq MSHR misses
system.cpu0.icache.ReadReq_mshr_misses::total        70111                       # number of ReadReq MSHR misses
system.cpu0.icache.ReadReq_mshr_miss_latency::.cpu0.inst   1075615500                       # number of ReadReq MSHR miss cycles
system.cpu0.icache.ReadReq_mshr_miss_latency::total   1075615500                       # number of ReadReq MSHR miss cycles
system.cpu0.icache.ReadReq_mshr_miss_rate::.cpu0.inst     0.014717                       # mshr miss rate for ReadReq accesses
system.cpu0.icache.ReadReq_mshr_miss_rate::total     0.014717                       # mshr miss rate for ReadReq accesses
system.cpu0.icache.ReadReq_avg_mshr_miss_latency::.cpu0.inst 15341.608307                       # average ReadReq mshr miss latency
system.cpu0.icache.ReadReq_avg_mshr_miss_latency::total 15341.608307                       # average ReadReq mshr miss latency
system.cpu0.icache.power_state.pwrStateResidencyTicks::UNDEFINED  19765071500                       # Cumulative time (in ticks) in various power states
system.cpu0.icache.tags.tagsinuse           15.999308                       # Cycle average of tags in use
system.cpu0.icache.tags.total_refs            4763848                       # Total number of references to valid blocks.
system.cpu0.icache.tags.sampled_refs            70111                       # Sample count of references to valid blocks.
system.cpu0.icache.tags.avg_refs            67.947227                       # Average number of references to valid blocks.
system.cpu0.icache.tags.warmup_cycle            87500                       # Cycle when the warmup percentage was hit.
system.cpu0.icache.tags.occ_blocks::.cpu0.inst    15.999308                       # Average occupied blocks per requestor
system.cpu0.icache.tags.occ_percent::.cpu0.inst     0.999957                       # Average percentage of cache occupancy
system.cpu0.icache.tags.occ_percent::total     0.999957                       # Average percentage of cache occupancy
system.cpu0.icache.tags.occ_task_id_blocks::1024           16                       # Occupied blocks per task id
system.cpu0.icache.tags.age_task_id_blocks_1024::1           16                       # Occupied blocks per task id
system.cpu0.icache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu0.icache.tags.tag_accesses         38180895                       # Number of tag accesses
system.cpu0.icache.tags.data_accesses        38180895                       # Number of data accesses
system.cpu0.icache.tags.power_state.pwrStateResidencyTicks::UNDEFINED  19765071500                       # Cumulative time (in ticks) in various power states
system.cpu0.dtb.walker.power_state.pwrStateResidencyTicks::UNDEFINED  19765071500                       # Cumulative time (in ticks) in various power states
system.cpu0.interrupts.clk_domain.clock          8000                       # Clock period in ticks
system.cpu0.itb_walker_cache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu0.itb_walker_cache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu0.itb_walker_cache.blocked::no_mshrs            0                       # number of cycles access was blocked
system.cpu0.itb_walker_cache.blocked::no_targets            0                       # number of cycles access was blocked
system.cpu0.itb_walker_cache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu0.itb_walker_cache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu0.itb_walker_cache.replacements            0                       # number of replacements
system.cpu0.itb_walker_cache.power_state.pwrStateResidencyTicks::UNDEFINED  19765071500                       # Cumulative time (in ticks) in various power states
system.cpu0.itb_walker_cache.tags.tagsinuse            0                       # Cycle average of tags in use
system.cpu0.itb_walker_cache.tags.total_refs            0                       # Total number of references to valid blocks.
system.cpu0.itb_walker_cache.tags.sampled_refs            0                       # Sample count of references to valid blocks.
system.cpu0.itb_walker_cache.tags.avg_refs          nan                       # Average number of references to valid blocks.
system.cpu0.itb_walker_cache.tags.warmup_cycle            0                       # Cycle when the warmup percentage was hit.
system.cpu0.itb_walker_cache.tags.tag_accesses            0                       # Number of tag accesses
system.cpu0.itb_walker_cache.tags.data_accesses            0                       # Number of data accesses
system.cpu0.itb_walker_cache.tags.power_state.pwrStateResidencyTicks::UNDEFINED  19765071500                       # Cumulative time (in ticks) in various power states
system.cpu0.dtb_walker_cache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu0.dtb_walker_cache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu0.dtb_walker_cache.blocked::no_mshrs            0                       # number of cycles access was blocked
system.cpu0.dtb_walker_cache.blocked::no_targets            0                       # number of cycles access was blocked
system.cpu0.dtb_walker_cache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu0.dtb_walker_cache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu0.dtb_walker_cache.replacements            0                       # number of replacements
system.cpu0.dtb_walker_cache.power_state.pwrStateResidencyTicks::UNDEFINED  19765071500                       # Cumulative time (in ticks) in various power states
system.cpu0.dtb_walker_cache.tags.tagsinuse            0                       # Cycle average of tags in use
system.cpu0.dtb_walker_cache.tags.total_refs            0                       # Total number of references to valid blocks.
system.cpu0.dtb_walker_cache.tags.sampled_refs            0                       # Sample count of references to valid blocks.
system.cpu0.dtb_walker_cache.tags.avg_refs          nan                       # Average number of references to valid blocks.
system.cpu0.dtb_walker_cache.tags.warmup_cycle            0                       # Cycle when the warmup percentage was hit.
system.cpu0.dtb_walker_cache.tags.tag_accesses            0                       # Number of tag accesses
system.cpu0.dtb_walker_cache.tags.data_accesses            0                       # Number of data accesses
system.cpu0.dtb_walker_cache.tags.power_state.pwrStateResidencyTicks::UNDEFINED  19765071500                       # Cumulative time (in ticks) in various power states
system.cpu0.dcache.demand_hits::.cpu0.data      1810476                       # number of demand (read+write) hits
system.cpu0.dcache.demand_hits::total         1810476                       # number of demand (read+write) hits
system.cpu0.dcache.overall_hits::.cpu0.data      1810533                       # number of overall hits
system.cpu0.dcache.overall_hits::total        1810533                       # number of overall hits
system.cpu0.dcache.demand_misses::.cpu0.data       290350                       # number of demand (read+write) misses
system.cpu0.dcache.demand_misses::total        290350                       # number of demand (read+write) misses
system.cpu0.dcache.overall_misses::.cpu0.data       290407                       # number of overall misses
system.cpu0.dcache.overall_misses::total       290407                       # number of overall misses
system.cpu0.dcache.demand_miss_latency::.cpu0.data   4376818000                       # number of demand (read+write) miss cycles
system.cpu0.dcache.demand_miss_latency::total   4376818000                       # number of demand (read+write) miss cycles
system.cpu0.dcache.overall_miss_latency::.cpu0.data   4376818000                       # number of overall miss cycles
system.cpu0.dcache.overall_miss_latency::total   4376818000                       # number of overall miss cycles
system.cpu0.dcache.demand_accesses::.cpu0.data      2100826                       # number of demand (read+write) accesses
system.cpu0.dcache.demand_accesses::total      2100826                       # number of demand (read+write) accesses
system.cpu0.dcache.overall_accesses::.cpu0.data      2100940                       # number of overall (read+write) accesses
system.cpu0.dcache.overall_accesses::total      2100940                       # number of overall (read+write) accesses
system.cpu0.dcache.demand_miss_rate::.cpu0.data     0.138208                       # miss rate for demand accesses
system.cpu0.dcache.demand_miss_rate::total     0.138208                       # miss rate for demand accesses
system.cpu0.dcache.overall_miss_rate::.cpu0.data     0.138227                       # miss rate for overall accesses
system.cpu0.dcache.overall_miss_rate::total     0.138227                       # miss rate for overall accesses
system.cpu0.dcache.demand_avg_miss_latency::.cpu0.data 15074.282762                       # average overall miss latency
system.cpu0.dcache.demand_avg_miss_latency::total 15074.282762                       # average overall miss latency
system.cpu0.dcache.overall_avg_miss_latency::.cpu0.data 15071.324038                       # average overall miss latency
system.cpu0.dcache.overall_avg_miss_latency::total 15071.324038                       # average overall miss latency
system.cpu0.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu0.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu0.dcache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu0.dcache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu0.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu0.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu0.dcache.writebacks::.writebacks       270878                       # number of writebacks
system.cpu0.dcache.writebacks::total           270878                       # number of writebacks
system.cpu0.dcache.demand_mshr_hits::.cpu0.data        10037                       # number of demand (read+write) MSHR hits
system.cpu0.dcache.demand_mshr_hits::total        10037                       # number of demand (read+write) MSHR hits
system.cpu0.dcache.overall_mshr_hits::.cpu0.data        10037                       # number of overall MSHR hits
system.cpu0.dcache.overall_mshr_hits::total        10037                       # number of overall MSHR hits
system.cpu0.dcache.demand_mshr_misses::.cpu0.data       280313                       # number of demand (read+write) MSHR misses
system.cpu0.dcache.demand_mshr_misses::total       280313                       # number of demand (read+write) MSHR misses
system.cpu0.dcache.overall_mshr_misses::.cpu0.data       280370                       # number of overall MSHR misses
system.cpu0.dcache.overall_mshr_misses::total       280370                       # number of overall MSHR misses
system.cpu0.dcache.demand_mshr_miss_latency::.cpu0.data   3828862500                       # number of demand (read+write) MSHR miss cycles
system.cpu0.dcache.demand_mshr_miss_latency::total   3828862500                       # number of demand (read+write) MSHR miss cycles
system.cpu0.dcache.overall_mshr_miss_latency::.cpu0.data   3829623000                       # number of overall MSHR miss cycles
system.cpu0.dcache.overall_mshr_miss_latency::total   3829623000                       # number of overall MSHR miss cycles
system.cpu0.dcache.demand_mshr_miss_rate::.cpu0.data     0.133430                       # mshr miss rate for demand accesses
system.cpu0.dcache.demand_mshr_miss_rate::total     0.133430                       # mshr miss rate for demand accesses
system.cpu0.dcache.overall_mshr_miss_rate::.cpu0.data     0.133450                       # mshr miss rate for overall accesses
system.cpu0.dcache.overall_mshr_miss_rate::total     0.133450                       # mshr miss rate for overall accesses
system.cpu0.dcache.demand_avg_mshr_miss_latency::.cpu0.data 13659.239850                       # average overall mshr miss latency
system.cpu0.dcache.demand_avg_mshr_miss_latency::total 13659.239850                       # average overall mshr miss latency
system.cpu0.dcache.overall_avg_mshr_miss_latency::.cpu0.data 13659.175375                       # average overall mshr miss latency
system.cpu0.dcache.overall_avg_mshr_miss_latency::total 13659.175375                       # average overall mshr miss latency
system.cpu0.dcache.replacements                280354                       # number of replacements
system.cpu0.dcache.ReadReq_hits::.cpu0.data      1192725                       # number of ReadReq hits
system.cpu0.dcache.ReadReq_hits::total        1192725                       # number of ReadReq hits
system.cpu0.dcache.ReadReq_misses::.cpu0.data       269889                       # number of ReadReq misses
system.cpu0.dcache.ReadReq_misses::total       269889                       # number of ReadReq misses
system.cpu0.dcache.ReadReq_miss_latency::.cpu0.data   3785467000                       # number of ReadReq miss cycles
system.cpu0.dcache.ReadReq_miss_latency::total   3785467000                       # number of ReadReq miss cycles
system.cpu0.dcache.ReadReq_accesses::.cpu0.data      1462614                       # number of ReadReq accesses(hits+misses)
system.cpu0.dcache.ReadReq_accesses::total      1462614                       # number of ReadReq accesses(hits+misses)
system.cpu0.dcache.ReadReq_miss_rate::.cpu0.data     0.184525                       # miss rate for ReadReq accesses
system.cpu0.dcache.ReadReq_miss_rate::total     0.184525                       # miss rate for ReadReq accesses
system.cpu0.dcache.ReadReq_avg_miss_latency::.cpu0.data 14026.014399                       # average ReadReq miss latency
system.cpu0.dcache.ReadReq_avg_miss_latency::total 14026.014399                       # average ReadReq miss latency
system.cpu0.dcache.ReadReq_mshr_hits::.cpu0.data         1462                       # number of ReadReq MSHR hits
system.cpu0.dcache.ReadReq_mshr_hits::total         1462                       # number of ReadReq MSHR hits
system.cpu0.dcache.ReadReq_mshr_misses::.cpu0.data       268427                       # number of ReadReq MSHR misses
system.cpu0.dcache.ReadReq_mshr_misses::total       268427                       # number of ReadReq MSHR misses
system.cpu0.dcache.ReadReq_mshr_miss_latency::.cpu0.data   3481866500                       # number of ReadReq MSHR miss cycles
system.cpu0.dcache.ReadReq_mshr_miss_latency::total   3481866500                       # number of ReadReq MSHR miss cycles
system.cpu0.dcache.ReadReq_mshr_miss_rate::.cpu0.data     0.183526                       # mshr miss rate for ReadReq accesses
system.cpu0.dcache.ReadReq_mshr_miss_rate::total     0.183526                       # mshr miss rate for ReadReq accesses
system.cpu0.dcache.ReadReq_avg_mshr_miss_latency::.cpu0.data 12971.372105                       # average ReadReq mshr miss latency
system.cpu0.dcache.ReadReq_avg_mshr_miss_latency::total 12971.372105                       # average ReadReq mshr miss latency
system.cpu0.dcache.WriteReq_hits::.cpu0.data       617751                       # number of WriteReq hits
system.cpu0.dcache.WriteReq_hits::total        617751                       # number of WriteReq hits
system.cpu0.dcache.WriteReq_misses::.cpu0.data        20461                       # number of WriteReq misses
system.cpu0.dcache.WriteReq_misses::total        20461                       # number of WriteReq misses
system.cpu0.dcache.WriteReq_miss_latency::.cpu0.data    591351000                       # number of WriteReq miss cycles
system.cpu0.dcache.WriteReq_miss_latency::total    591351000                       # number of WriteReq miss cycles
system.cpu0.dcache.WriteReq_accesses::.cpu0.data       638212                       # number of WriteReq accesses(hits+misses)
system.cpu0.dcache.WriteReq_accesses::total       638212                       # number of WriteReq accesses(hits+misses)
system.cpu0.dcache.WriteReq_miss_rate::.cpu0.data     0.032060                       # miss rate for WriteReq accesses
system.cpu0.dcache.WriteReq_miss_rate::total     0.032060                       # miss rate for WriteReq accesses
system.cpu0.dcache.WriteReq_avg_miss_latency::.cpu0.data 28901.373344                       # average WriteReq miss latency
system.cpu0.dcache.WriteReq_avg_miss_latency::total 28901.373344                       # average WriteReq miss latency
system.cpu0.dcache.WriteReq_mshr_hits::.cpu0.data         8575                       # number of WriteReq MSHR hits
system.cpu0.dcache.WriteReq_mshr_hits::total         8575                       # number of WriteReq MSHR hits
system.cpu0.dcache.WriteReq_mshr_misses::.cpu0.data        11886                       # number of WriteReq MSHR misses
system.cpu0.dcache.WriteReq_mshr_misses::total        11886                       # number of WriteReq MSHR misses
system.cpu0.dcache.WriteReq_mshr_miss_latency::.cpu0.data    346996000                       # number of WriteReq MSHR miss cycles
system.cpu0.dcache.WriteReq_mshr_miss_latency::total    346996000                       # number of WriteReq MSHR miss cycles
system.cpu0.dcache.WriteReq_mshr_miss_rate::.cpu0.data     0.018624                       # mshr miss rate for WriteReq accesses
system.cpu0.dcache.WriteReq_mshr_miss_rate::total     0.018624                       # mshr miss rate for WriteReq accesses
system.cpu0.dcache.WriteReq_avg_mshr_miss_latency::.cpu0.data 29193.673229                       # average WriteReq mshr miss latency
system.cpu0.dcache.WriteReq_avg_mshr_miss_latency::total 29193.673229                       # average WriteReq mshr miss latency
system.cpu0.dcache.SoftPFReq_hits::.cpu0.data           57                       # number of SoftPFReq hits
system.cpu0.dcache.SoftPFReq_hits::total           57                       # number of SoftPFReq hits
system.cpu0.dcache.SoftPFReq_misses::.cpu0.data           57                       # number of SoftPFReq misses
system.cpu0.dcache.SoftPFReq_misses::total           57                       # number of SoftPFReq misses
system.cpu0.dcache.SoftPFReq_accesses::.cpu0.data          114                       # number of SoftPFReq accesses(hits+misses)
system.cpu0.dcache.SoftPFReq_accesses::total          114                       # number of SoftPFReq accesses(hits+misses)
system.cpu0.dcache.SoftPFReq_miss_rate::.cpu0.data     0.500000                       # miss rate for SoftPFReq accesses
system.cpu0.dcache.SoftPFReq_miss_rate::total     0.500000                       # miss rate for SoftPFReq accesses
system.cpu0.dcache.SoftPFReq_mshr_misses::.cpu0.data           57                       # number of SoftPFReq MSHR misses
system.cpu0.dcache.SoftPFReq_mshr_misses::total           57                       # number of SoftPFReq MSHR misses
system.cpu0.dcache.SoftPFReq_mshr_miss_latency::.cpu0.data       760500                       # number of SoftPFReq MSHR miss cycles
system.cpu0.dcache.SoftPFReq_mshr_miss_latency::total       760500                       # number of SoftPFReq MSHR miss cycles
system.cpu0.dcache.SoftPFReq_mshr_miss_rate::.cpu0.data     0.500000                       # mshr miss rate for SoftPFReq accesses
system.cpu0.dcache.SoftPFReq_mshr_miss_rate::total     0.500000                       # mshr miss rate for SoftPFReq accesses
system.cpu0.dcache.SoftPFReq_avg_mshr_miss_latency::.cpu0.data 13342.105263                       # average SoftPFReq mshr miss latency
system.cpu0.dcache.SoftPFReq_avg_mshr_miss_latency::total 13342.105263                       # average SoftPFReq mshr miss latency
system.cpu0.dcache.power_state.pwrStateResidencyTicks::UNDEFINED  19765071500                       # Cumulative time (in ticks) in various power states
system.cpu0.dcache.tags.tagsinuse           15.999351                       # Cycle average of tags in use
system.cpu0.dcache.tags.total_refs            2090903                       # Total number of references to valid blocks.
system.cpu0.dcache.tags.sampled_refs           280370                       # Sample count of references to valid blocks.
system.cpu0.dcache.tags.avg_refs             7.457656                       # Average number of references to valid blocks.
system.cpu0.dcache.tags.warmup_cycle           178500                       # Cycle when the warmup percentage was hit.
system.cpu0.dcache.tags.occ_blocks::.cpu0.data    15.999351                       # Average occupied blocks per requestor
system.cpu0.dcache.tags.occ_percent::.cpu0.data     0.999959                       # Average percentage of cache occupancy
system.cpu0.dcache.tags.occ_percent::total     0.999959                       # Average percentage of cache occupancy
system.cpu0.dcache.tags.occ_task_id_blocks::1024           16                       # Occupied blocks per task id
system.cpu0.dcache.tags.age_task_id_blocks_1024::0           16                       # Occupied blocks per task id
system.cpu0.dcache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu0.dcache.tags.tag_accesses         17087890                       # Number of tag accesses
system.cpu0.dcache.tags.data_accesses        17087890                       # Number of data accesses
system.cpu0.dcache.tags.power_state.pwrStateResidencyTicks::UNDEFINED  19765071500                       # Cumulative time (in ticks) in various power states
system.cpu0.power_state.pwrStateResidencyTicks::ON  19765071500                       # Cumulative time (in ticks) in various power states
system.cpu0.itb.walker.power_state.pwrStateResidencyTicks::UNDEFINED  19765071500                       # Cumulative time (in ticks) in various power states
system.cpu1.icache.demand_hits::.cpu1.inst       792812                       # number of demand (read+write) hits
system.cpu1.icache.demand_hits::total          792812                       # number of demand (read+write) hits
system.cpu1.icache.overall_hits::.cpu1.inst       792812                       # number of overall hits
system.cpu1.icache.overall_hits::total         792812                       # number of overall hits
system.cpu1.icache.demand_misses::.cpu1.inst        11081                       # number of demand (read+write) misses
system.cpu1.icache.demand_misses::total         11081                       # number of demand (read+write) misses
system.cpu1.icache.overall_misses::.cpu1.inst        11081                       # number of overall misses
system.cpu1.icache.overall_misses::total        11081                       # number of overall misses
system.cpu1.icache.demand_miss_latency::.cpu1.inst    386751000                       # number of demand (read+write) miss cycles
system.cpu1.icache.demand_miss_latency::total    386751000                       # number of demand (read+write) miss cycles
system.cpu1.icache.overall_miss_latency::.cpu1.inst    386751000                       # number of overall miss cycles
system.cpu1.icache.overall_miss_latency::total    386751000                       # number of overall miss cycles
system.cpu1.icache.demand_accesses::.cpu1.inst       803893                       # number of demand (read+write) accesses
system.cpu1.icache.demand_accesses::total       803893                       # number of demand (read+write) accesses
system.cpu1.icache.overall_accesses::.cpu1.inst       803893                       # number of overall (read+write) accesses
system.cpu1.icache.overall_accesses::total       803893                       # number of overall (read+write) accesses
system.cpu1.icache.demand_miss_rate::.cpu1.inst     0.013784                       # miss rate for demand accesses
system.cpu1.icache.demand_miss_rate::total     0.013784                       # miss rate for demand accesses
system.cpu1.icache.overall_miss_rate::.cpu1.inst     0.013784                       # miss rate for overall accesses
system.cpu1.icache.overall_miss_rate::total     0.013784                       # miss rate for overall accesses
system.cpu1.icache.demand_avg_miss_latency::.cpu1.inst 34902.174894                       # average overall miss latency
system.cpu1.icache.demand_avg_miss_latency::total 34902.174894                       # average overall miss latency
system.cpu1.icache.overall_avg_miss_latency::.cpu1.inst 34902.174894                       # average overall miss latency
system.cpu1.icache.overall_avg_miss_latency::total 34902.174894                       # average overall miss latency
system.cpu1.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu1.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu1.icache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu1.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu1.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu1.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu1.icache.writebacks::.writebacks        11065                       # number of writebacks
system.cpu1.icache.writebacks::total            11065                       # number of writebacks
system.cpu1.icache.demand_mshr_misses::.cpu1.inst        11081                       # number of demand (read+write) MSHR misses
system.cpu1.icache.demand_mshr_misses::total        11081                       # number of demand (read+write) MSHR misses
system.cpu1.icache.overall_mshr_misses::.cpu1.inst        11081                       # number of overall MSHR misses
system.cpu1.icache.overall_mshr_misses::total        11081                       # number of overall MSHR misses
system.cpu1.icache.demand_mshr_miss_latency::.cpu1.inst    375670000                       # number of demand (read+write) MSHR miss cycles
system.cpu1.icache.demand_mshr_miss_latency::total    375670000                       # number of demand (read+write) MSHR miss cycles
system.cpu1.icache.overall_mshr_miss_latency::.cpu1.inst    375670000                       # number of overall MSHR miss cycles
system.cpu1.icache.overall_mshr_miss_latency::total    375670000                       # number of overall MSHR miss cycles
system.cpu1.icache.demand_mshr_miss_rate::.cpu1.inst     0.013784                       # mshr miss rate for demand accesses
system.cpu1.icache.demand_mshr_miss_rate::total     0.013784                       # mshr miss rate for demand accesses
system.cpu1.icache.overall_mshr_miss_rate::.cpu1.inst     0.013784                       # mshr miss rate for overall accesses
system.cpu1.icache.overall_mshr_miss_rate::total     0.013784                       # mshr miss rate for overall accesses
system.cpu1.icache.demand_avg_mshr_miss_latency::.cpu1.inst 33902.174894                       # average overall mshr miss latency
system.cpu1.icache.demand_avg_mshr_miss_latency::total 33902.174894                       # average overall mshr miss latency
system.cpu1.icache.overall_avg_mshr_miss_latency::.cpu1.inst 33902.174894                       # average overall mshr miss latency
system.cpu1.icache.overall_avg_mshr_miss_latency::total 33902.174894                       # average overall mshr miss latency
system.cpu1.icache.replacements                 11065                       # number of replacements
system.cpu1.icache.ReadReq_hits::.cpu1.inst       792812                       # number of ReadReq hits
system.cpu1.icache.ReadReq_hits::total         792812                       # number of ReadReq hits
system.cpu1.icache.ReadReq_misses::.cpu1.inst        11081                       # number of ReadReq misses
system.cpu1.icache.ReadReq_misses::total        11081                       # number of ReadReq misses
system.cpu1.icache.ReadReq_miss_latency::.cpu1.inst    386751000                       # number of ReadReq miss cycles
system.cpu1.icache.ReadReq_miss_latency::total    386751000                       # number of ReadReq miss cycles
system.cpu1.icache.ReadReq_accesses::.cpu1.inst       803893                       # number of ReadReq accesses(hits+misses)
system.cpu1.icache.ReadReq_accesses::total       803893                       # number of ReadReq accesses(hits+misses)
system.cpu1.icache.ReadReq_miss_rate::.cpu1.inst     0.013784                       # miss rate for ReadReq accesses
system.cpu1.icache.ReadReq_miss_rate::total     0.013784                       # miss rate for ReadReq accesses
system.cpu1.icache.ReadReq_avg_miss_latency::.cpu1.inst 34902.174894                       # average ReadReq miss latency
system.cpu1.icache.ReadReq_avg_miss_latency::total 34902.174894                       # average ReadReq miss latency
system.cpu1.icache.ReadReq_mshr_misses::.cpu1.inst        11081                       # number of ReadReq MSHR misses
system.cpu1.icache.ReadReq_mshr_misses::total        11081                       # number of ReadReq MSHR misses
system.cpu1.icache.ReadReq_mshr_miss_latency::.cpu1.inst    375670000                       # number of ReadReq MSHR miss cycles
system.cpu1.icache.ReadReq_mshr_miss_latency::total    375670000                       # number of ReadReq MSHR miss cycles
system.cpu1.icache.ReadReq_mshr_miss_rate::.cpu1.inst     0.013784                       # mshr miss rate for ReadReq accesses
system.cpu1.icache.ReadReq_mshr_miss_rate::total     0.013784                       # mshr miss rate for ReadReq accesses
system.cpu1.icache.ReadReq_avg_mshr_miss_latency::.cpu1.inst 33902.174894                       # average ReadReq mshr miss latency
system.cpu1.icache.ReadReq_avg_mshr_miss_latency::total 33902.174894                       # average ReadReq mshr miss latency
system.cpu1.icache.power_state.pwrStateResidencyTicks::UNDEFINED  19765071500                       # Cumulative time (in ticks) in various power states
system.cpu1.icache.tags.tagsinuse           15.999276                       # Cycle average of tags in use
system.cpu1.icache.tags.total_refs             803893                       # Total number of references to valid blocks.
system.cpu1.icache.tags.sampled_refs            11081                       # Sample count of references to valid blocks.
system.cpu1.icache.tags.avg_refs            72.546972                       # Average number of references to valid blocks.
system.cpu1.icache.tags.warmup_cycle            94500                       # Cycle when the warmup percentage was hit.
system.cpu1.icache.tags.occ_blocks::.cpu1.inst    15.999276                       # Average occupied blocks per requestor
system.cpu1.icache.tags.occ_percent::.cpu1.inst     0.999955                       # Average percentage of cache occupancy
system.cpu1.icache.tags.occ_percent::total     0.999955                       # Average percentage of cache occupancy
system.cpu1.icache.tags.occ_task_id_blocks::1024           16                       # Occupied blocks per task id
system.cpu1.icache.tags.age_task_id_blocks_1024::4           16                       # Occupied blocks per task id
system.cpu1.icache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu1.icache.tags.tag_accesses          6442225                       # Number of tag accesses
system.cpu1.icache.tags.data_accesses         6442225                       # Number of data accesses
system.cpu1.icache.tags.power_state.pwrStateResidencyTicks::UNDEFINED  19765071500                       # Cumulative time (in ticks) in various power states
system.cpu1.dtb.walker.power_state.pwrStateResidencyTicks::UNDEFINED  19765071500                       # Cumulative time (in ticks) in various power states
system.cpu1.interrupts.clk_domain.clock          8000                       # Clock period in ticks
system.cpu1.itb_walker_cache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu1.itb_walker_cache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu1.itb_walker_cache.blocked::no_mshrs            0                       # number of cycles access was blocked
system.cpu1.itb_walker_cache.blocked::no_targets            0                       # number of cycles access was blocked
system.cpu1.itb_walker_cache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu1.itb_walker_cache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu1.itb_walker_cache.replacements            0                       # number of replacements
system.cpu1.itb_walker_cache.power_state.pwrStateResidencyTicks::UNDEFINED  19765071500                       # Cumulative time (in ticks) in various power states
system.cpu1.itb_walker_cache.tags.tagsinuse            0                       # Cycle average of tags in use
system.cpu1.itb_walker_cache.tags.total_refs            0                       # Total number of references to valid blocks.
system.cpu1.itb_walker_cache.tags.sampled_refs            0                       # Sample count of references to valid blocks.
system.cpu1.itb_walker_cache.tags.avg_refs          nan                       # Average number of references to valid blocks.
system.cpu1.itb_walker_cache.tags.warmup_cycle            0                       # Cycle when the warmup percentage was hit.
system.cpu1.itb_walker_cache.tags.tag_accesses            0                       # Number of tag accesses
system.cpu1.itb_walker_cache.tags.data_accesses            0                       # Number of data accesses
system.cpu1.itb_walker_cache.tags.power_state.pwrStateResidencyTicks::UNDEFINED  19765071500                       # Cumulative time (in ticks) in various power states
system.cpu1.dtb_walker_cache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu1.dtb_walker_cache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu1.dtb_walker_cache.blocked::no_mshrs            0                       # number of cycles access was blocked
system.cpu1.dtb_walker_cache.blocked::no_targets            0                       # number of cycles access was blocked
system.cpu1.dtb_walker_cache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu1.dtb_walker_cache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu1.dtb_walker_cache.replacements            0                       # number of replacements
system.cpu1.dtb_walker_cache.power_state.pwrStateResidencyTicks::UNDEFINED  19765071500                       # Cumulative time (in ticks) in various power states
system.cpu1.dtb_walker_cache.tags.tagsinuse            0                       # Cycle average of tags in use
system.cpu1.dtb_walker_cache.tags.total_refs            0                       # Total number of references to valid blocks.
system.cpu1.dtb_walker_cache.tags.sampled_refs            0                       # Sample count of references to valid blocks.
system.cpu1.dtb_walker_cache.tags.avg_refs          nan                       # Average number of references to valid blocks.
system.cpu1.dtb_walker_cache.tags.warmup_cycle            0                       # Cycle when the warmup percentage was hit.
system.cpu1.dtb_walker_cache.tags.tag_accesses            0                       # Number of tag accesses
system.cpu1.dtb_walker_cache.tags.data_accesses            0                       # Number of data accesses
system.cpu1.dtb_walker_cache.tags.power_state.pwrStateResidencyTicks::UNDEFINED  19765071500                       # Cumulative time (in ticks) in various power states
system.cpu1.dcache.demand_hits::.cpu1.data      2447343                       # number of demand (read+write) hits
system.cpu1.dcache.demand_hits::total         2447343                       # number of demand (read+write) hits
system.cpu1.dcache.overall_hits::.cpu1.data      2447343                       # number of overall hits
system.cpu1.dcache.overall_hits::total        2447343                       # number of overall hits
system.cpu1.dcache.demand_misses::.cpu1.data       491555                       # number of demand (read+write) misses
system.cpu1.dcache.demand_misses::total        491555                       # number of demand (read+write) misses
system.cpu1.dcache.overall_misses::.cpu1.data       491555                       # number of overall misses
system.cpu1.dcache.overall_misses::total       491555                       # number of overall misses
system.cpu1.dcache.demand_miss_latency::.cpu1.data  33178159000                       # number of demand (read+write) miss cycles
system.cpu1.dcache.demand_miss_latency::total  33178159000                       # number of demand (read+write) miss cycles
system.cpu1.dcache.overall_miss_latency::.cpu1.data  33178159000                       # number of overall miss cycles
system.cpu1.dcache.overall_miss_latency::total  33178159000                       # number of overall miss cycles
system.cpu1.dcache.demand_accesses::.cpu1.data      2938898                       # number of demand (read+write) accesses
system.cpu1.dcache.demand_accesses::total      2938898                       # number of demand (read+write) accesses
system.cpu1.dcache.overall_accesses::.cpu1.data      2938898                       # number of overall (read+write) accesses
system.cpu1.dcache.overall_accesses::total      2938898                       # number of overall (read+write) accesses
system.cpu1.dcache.demand_miss_rate::.cpu1.data     0.167258                       # miss rate for demand accesses
system.cpu1.dcache.demand_miss_rate::total     0.167258                       # miss rate for demand accesses
system.cpu1.dcache.overall_miss_rate::.cpu1.data     0.167258                       # miss rate for overall accesses
system.cpu1.dcache.overall_miss_rate::total     0.167258                       # miss rate for overall accesses
system.cpu1.dcache.demand_avg_miss_latency::.cpu1.data 67496.331031                       # average overall miss latency
system.cpu1.dcache.demand_avg_miss_latency::total 67496.331031                       # average overall miss latency
system.cpu1.dcache.overall_avg_miss_latency::.cpu1.data 67496.331031                       # average overall miss latency
system.cpu1.dcache.overall_avg_miss_latency::total 67496.331031                       # average overall miss latency
system.cpu1.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu1.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu1.dcache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu1.dcache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu1.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu1.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu1.dcache.writebacks::.writebacks       303168                       # number of writebacks
system.cpu1.dcache.writebacks::total           303168                       # number of writebacks
system.cpu1.dcache.demand_mshr_hits::.cpu1.data       181027                       # number of demand (read+write) MSHR hits
system.cpu1.dcache.demand_mshr_hits::total       181027                       # number of demand (read+write) MSHR hits
system.cpu1.dcache.overall_mshr_hits::.cpu1.data       181027                       # number of overall MSHR hits
system.cpu1.dcache.overall_mshr_hits::total       181027                       # number of overall MSHR hits
system.cpu1.dcache.demand_mshr_misses::.cpu1.data       310528                       # number of demand (read+write) MSHR misses
system.cpu1.dcache.demand_mshr_misses::total       310528                       # number of demand (read+write) MSHR misses
system.cpu1.dcache.overall_mshr_misses::.cpu1.data       310528                       # number of overall MSHR misses
system.cpu1.dcache.overall_mshr_misses::total       310528                       # number of overall MSHR misses
system.cpu1.dcache.demand_mshr_miss_latency::.cpu1.data  26255979000                       # number of demand (read+write) MSHR miss cycles
system.cpu1.dcache.demand_mshr_miss_latency::total  26255979000                       # number of demand (read+write) MSHR miss cycles
system.cpu1.dcache.overall_mshr_miss_latency::.cpu1.data  26255979000                       # number of overall MSHR miss cycles
system.cpu1.dcache.overall_mshr_miss_latency::total  26255979000                       # number of overall MSHR miss cycles
system.cpu1.dcache.demand_mshr_miss_rate::.cpu1.data     0.105661                       # mshr miss rate for demand accesses
system.cpu1.dcache.demand_mshr_miss_rate::total     0.105661                       # mshr miss rate for demand accesses
system.cpu1.dcache.overall_mshr_miss_rate::.cpu1.data     0.105661                       # mshr miss rate for overall accesses
system.cpu1.dcache.overall_mshr_miss_rate::total     0.105661                       # mshr miss rate for overall accesses
system.cpu1.dcache.demand_avg_mshr_miss_latency::.cpu1.data 84552.694121                       # average overall mshr miss latency
system.cpu1.dcache.demand_avg_mshr_miss_latency::total 84552.694121                       # average overall mshr miss latency
system.cpu1.dcache.overall_avg_mshr_miss_latency::.cpu1.data 84552.694121                       # average overall mshr miss latency
system.cpu1.dcache.overall_avg_mshr_miss_latency::total 84552.694121                       # average overall mshr miss latency
system.cpu1.dcache.replacements                310510                       # number of replacements
system.cpu1.dcache.ReadReq_hits::.cpu1.data       521140                       # number of ReadReq hits
system.cpu1.dcache.ReadReq_hits::total         521140                       # number of ReadReq hits
system.cpu1.dcache.ReadReq_misses::.cpu1.data         9379                       # number of ReadReq misses
system.cpu1.dcache.ReadReq_misses::total         9379                       # number of ReadReq misses
system.cpu1.dcache.ReadReq_miss_latency::.cpu1.data    490820500                       # number of ReadReq miss cycles
system.cpu1.dcache.ReadReq_miss_latency::total    490820500                       # number of ReadReq miss cycles
system.cpu1.dcache.ReadReq_accesses::.cpu1.data       530519                       # number of ReadReq accesses(hits+misses)
system.cpu1.dcache.ReadReq_accesses::total       530519                       # number of ReadReq accesses(hits+misses)
system.cpu1.dcache.ReadReq_miss_rate::.cpu1.data     0.017679                       # miss rate for ReadReq accesses
system.cpu1.dcache.ReadReq_miss_rate::total     0.017679                       # miss rate for ReadReq accesses
system.cpu1.dcache.ReadReq_avg_miss_latency::.cpu1.data 52331.858407                       # average ReadReq miss latency
system.cpu1.dcache.ReadReq_avg_miss_latency::total 52331.858407                       # average ReadReq miss latency
system.cpu1.dcache.ReadReq_mshr_hits::.cpu1.data          335                       # number of ReadReq MSHR hits
system.cpu1.dcache.ReadReq_mshr_hits::total          335                       # number of ReadReq MSHR hits
system.cpu1.dcache.ReadReq_mshr_misses::.cpu1.data         9044                       # number of ReadReq MSHR misses
system.cpu1.dcache.ReadReq_mshr_misses::total         9044                       # number of ReadReq MSHR misses
system.cpu1.dcache.ReadReq_mshr_miss_latency::.cpu1.data    464495000                       # number of ReadReq MSHR miss cycles
system.cpu1.dcache.ReadReq_mshr_miss_latency::total    464495000                       # number of ReadReq MSHR miss cycles
system.cpu1.dcache.ReadReq_mshr_miss_rate::.cpu1.data     0.017047                       # mshr miss rate for ReadReq accesses
system.cpu1.dcache.ReadReq_mshr_miss_rate::total     0.017047                       # mshr miss rate for ReadReq accesses
system.cpu1.dcache.ReadReq_avg_mshr_miss_latency::.cpu1.data 51359.464839                       # average ReadReq mshr miss latency
system.cpu1.dcache.ReadReq_avg_mshr_miss_latency::total 51359.464839                       # average ReadReq mshr miss latency
system.cpu1.dcache.WriteReq_hits::.cpu1.data      1926203                       # number of WriteReq hits
system.cpu1.dcache.WriteReq_hits::total       1926203                       # number of WriteReq hits
system.cpu1.dcache.WriteReq_misses::.cpu1.data       482176                       # number of WriteReq misses
system.cpu1.dcache.WriteReq_misses::total       482176                       # number of WriteReq misses
system.cpu1.dcache.WriteReq_miss_latency::.cpu1.data  32687338500                       # number of WriteReq miss cycles
system.cpu1.dcache.WriteReq_miss_latency::total  32687338500                       # number of WriteReq miss cycles
system.cpu1.dcache.WriteReq_accesses::.cpu1.data      2408379                       # number of WriteReq accesses(hits+misses)
system.cpu1.dcache.WriteReq_accesses::total      2408379                       # number of WriteReq accesses(hits+misses)
system.cpu1.dcache.WriteReq_miss_rate::.cpu1.data     0.200208                       # miss rate for WriteReq accesses
system.cpu1.dcache.WriteReq_miss_rate::total     0.200208                       # miss rate for WriteReq accesses
system.cpu1.dcache.WriteReq_avg_miss_latency::.cpu1.data 67791.301309                       # average WriteReq miss latency
system.cpu1.dcache.WriteReq_avg_miss_latency::total 67791.301309                       # average WriteReq miss latency
system.cpu1.dcache.WriteReq_mshr_hits::.cpu1.data       180692                       # number of WriteReq MSHR hits
system.cpu1.dcache.WriteReq_mshr_hits::total       180692                       # number of WriteReq MSHR hits
system.cpu1.dcache.WriteReq_mshr_misses::.cpu1.data       301484                       # number of WriteReq MSHR misses
system.cpu1.dcache.WriteReq_mshr_misses::total       301484                       # number of WriteReq MSHR misses
system.cpu1.dcache.WriteReq_mshr_miss_latency::.cpu1.data  25791484000                       # number of WriteReq MSHR miss cycles
system.cpu1.dcache.WriteReq_mshr_miss_latency::total  25791484000                       # number of WriteReq MSHR miss cycles
system.cpu1.dcache.WriteReq_mshr_miss_rate::.cpu1.data     0.125181                       # mshr miss rate for WriteReq accesses
system.cpu1.dcache.WriteReq_mshr_miss_rate::total     0.125181                       # mshr miss rate for WriteReq accesses
system.cpu1.dcache.WriteReq_avg_mshr_miss_latency::.cpu1.data 85548.433748                       # average WriteReq mshr miss latency
system.cpu1.dcache.WriteReq_avg_mshr_miss_latency::total 85548.433748                       # average WriteReq mshr miss latency
system.cpu1.dcache.power_state.pwrStateResidencyTicks::UNDEFINED  19765071500                       # Cumulative time (in ticks) in various power states
system.cpu1.dcache.tags.tagsinuse           15.999322                       # Cycle average of tags in use
system.cpu1.dcache.tags.total_refs            2757869                       # Total number of references to valid blocks.
system.cpu1.dcache.tags.sampled_refs           310526                       # Sample count of references to valid blocks.
system.cpu1.dcache.tags.avg_refs             8.881282                       # Average number of references to valid blocks.
system.cpu1.dcache.tags.warmup_cycle           190500                       # Cycle when the warmup percentage was hit.
system.cpu1.dcache.tags.occ_blocks::.cpu1.data    15.999322                       # Average occupied blocks per requestor
system.cpu1.dcache.tags.occ_percent::.cpu1.data     0.999958                       # Average percentage of cache occupancy
system.cpu1.dcache.tags.occ_percent::total     0.999958                       # Average percentage of cache occupancy
system.cpu1.dcache.tags.occ_task_id_blocks::1024           16                       # Occupied blocks per task id
system.cpu1.dcache.tags.age_task_id_blocks_1024::0           14                       # Occupied blocks per task id
system.cpu1.dcache.tags.age_task_id_blocks_1024::4            2                       # Occupied blocks per task id
system.cpu1.dcache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu1.dcache.tags.tag_accesses         23821710                       # Number of tag accesses
system.cpu1.dcache.tags.data_accesses        23821710                       # Number of data accesses
system.cpu1.dcache.tags.power_state.pwrStateResidencyTicks::UNDEFINED  19765071500                       # Cumulative time (in ticks) in various power states
system.cpu1.power_state.pwrStateResidencyTicks::ON  19765071500                       # Cumulative time (in ticks) in various power states
system.cpu1.itb.walker.power_state.pwrStateResidencyTicks::UNDEFINED  19765071500                       # Cumulative time (in ticks) in various power states
system.l2.demand_hits::.cpu0.inst               67641                       # number of demand (read+write) hits
system.l2.demand_hits::.cpu0.data              274217                       # number of demand (read+write) hits
system.l2.demand_hits::.cpu1.inst                7721                       # number of demand (read+write) hits
system.l2.demand_hits::.cpu1.data                5236                       # number of demand (read+write) hits
system.l2.demand_hits::total                   354815                       # number of demand (read+write) hits
system.l2.overall_hits::.cpu0.inst              67641                       # number of overall hits
system.l2.overall_hits::.cpu0.data             274217                       # number of overall hits
system.l2.overall_hits::.cpu1.inst               7721                       # number of overall hits
system.l2.overall_hits::.cpu1.data               5236                       # number of overall hits
system.l2.overall_hits::total                  354815                       # number of overall hits
system.l2.demand_misses::.cpu0.inst              2470                       # number of demand (read+write) misses
system.l2.demand_misses::.cpu0.data              6153                       # number of demand (read+write) misses
system.l2.demand_misses::.cpu1.inst              3360                       # number of demand (read+write) misses
system.l2.demand_misses::.cpu1.data            305292                       # number of demand (read+write) misses
system.l2.demand_misses::total                 317275                       # number of demand (read+write) misses
system.l2.overall_misses::.cpu0.inst             2470                       # number of overall misses
system.l2.overall_misses::.cpu0.data             6153                       # number of overall misses
system.l2.overall_misses::.cpu1.inst             3360                       # number of overall misses
system.l2.overall_misses::.cpu1.data           305292                       # number of overall misses
system.l2.overall_misses::total                317275                       # number of overall misses
system.l2.demand_miss_latency::.cpu0.inst    210092000                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::.cpu0.data    517458500                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::.cpu1.inst    271149000                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::.cpu1.data  25728173000                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::total      26726872500                       # number of demand (read+write) miss cycles
system.l2.overall_miss_latency::.cpu0.inst    210092000                       # number of overall miss cycles
system.l2.overall_miss_latency::.cpu0.data    517458500                       # number of overall miss cycles
system.l2.overall_miss_latency::.cpu1.inst    271149000                       # number of overall miss cycles
system.l2.overall_miss_latency::.cpu1.data  25728173000                       # number of overall miss cycles
system.l2.overall_miss_latency::total     26726872500                       # number of overall miss cycles
system.l2.demand_accesses::.cpu0.inst           70111                       # number of demand (read+write) accesses
system.l2.demand_accesses::.cpu0.data          280370                       # number of demand (read+write) accesses
system.l2.demand_accesses::.cpu1.inst           11081                       # number of demand (read+write) accesses
system.l2.demand_accesses::.cpu1.data          310528                       # number of demand (read+write) accesses
system.l2.demand_accesses::total               672090                       # number of demand (read+write) accesses
system.l2.overall_accesses::.cpu0.inst          70111                       # number of overall (read+write) accesses
system.l2.overall_accesses::.cpu0.data         280370                       # number of overall (read+write) accesses
system.l2.overall_accesses::.cpu1.inst          11081                       # number of overall (read+write) accesses
system.l2.overall_accesses::.cpu1.data         310528                       # number of overall (read+write) accesses
system.l2.overall_accesses::total              672090                       # number of overall (read+write) accesses
system.l2.demand_miss_rate::.cpu0.inst       0.035230                       # miss rate for demand accesses
system.l2.demand_miss_rate::.cpu0.data       0.021946                       # miss rate for demand accesses
system.l2.demand_miss_rate::.cpu1.inst       0.303222                       # miss rate for demand accesses
system.l2.demand_miss_rate::.cpu1.data       0.983138                       # miss rate for demand accesses
system.l2.demand_miss_rate::total            0.472072                       # miss rate for demand accesses
system.l2.overall_miss_rate::.cpu0.inst      0.035230                       # miss rate for overall accesses
system.l2.overall_miss_rate::.cpu0.data      0.021946                       # miss rate for overall accesses
system.l2.overall_miss_rate::.cpu1.inst      0.303222                       # miss rate for overall accesses
system.l2.overall_miss_rate::.cpu1.data      0.983138                       # miss rate for overall accesses
system.l2.overall_miss_rate::total           0.472072                       # miss rate for overall accesses
system.l2.demand_avg_miss_latency::.cpu0.inst 85057.489879                       # average overall miss latency
system.l2.demand_avg_miss_latency::.cpu0.data 84098.569803                       # average overall miss latency
system.l2.demand_avg_miss_latency::.cpu1.inst 80699.107143                       # average overall miss latency
system.l2.demand_avg_miss_latency::.cpu1.data 84273.983596                       # average overall miss latency
system.l2.demand_avg_miss_latency::total 84238.822788                       # average overall miss latency
system.l2.overall_avg_miss_latency::.cpu0.inst 85057.489879                       # average overall miss latency
system.l2.overall_avg_miss_latency::.cpu0.data 84098.569803                       # average overall miss latency
system.l2.overall_avg_miss_latency::.cpu1.inst 80699.107143                       # average overall miss latency
system.l2.overall_avg_miss_latency::.cpu1.data 84273.983596                       # average overall miss latency
system.l2.overall_avg_miss_latency::total 84238.822788                       # average overall miss latency
system.l2.blocked_cycles::no_mshrs                  0                       # number of cycles access was blocked
system.l2.blocked_cycles::no_targets                0                       # number of cycles access was blocked
system.l2.blocked::no_mshrs                         0                       # number of cycles access was blocked
system.l2.blocked::no_targets                       0                       # number of cycles access was blocked
system.l2.avg_blocked_cycles::no_mshrs            nan                       # average number of cycles each access was blocked
system.l2.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.l2.writebacks::.writebacks              302951                       # number of writebacks
system.l2.writebacks::total                    302951                       # number of writebacks
system.l2.demand_mshr_misses::.cpu0.inst         2470                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::.cpu0.data         6153                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::.cpu1.inst         3360                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::.cpu1.data       305292                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::total            317275                       # number of demand (read+write) MSHR misses
system.l2.overall_mshr_misses::.cpu0.inst         2470                       # number of overall MSHR misses
system.l2.overall_mshr_misses::.cpu0.data         6153                       # number of overall MSHR misses
system.l2.overall_mshr_misses::.cpu1.inst         3360                       # number of overall MSHR misses
system.l2.overall_mshr_misses::.cpu1.data       305292                       # number of overall MSHR misses
system.l2.overall_mshr_misses::total           317275                       # number of overall MSHR misses
system.l2.demand_mshr_miss_latency::.cpu0.inst    185392000                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::.cpu0.data    455928500                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::.cpu1.inst    237549000                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::.cpu1.data  22675273000                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::total  23554142500                       # number of demand (read+write) MSHR miss cycles
system.l2.overall_mshr_miss_latency::.cpu0.inst    185392000                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::.cpu0.data    455928500                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::.cpu1.inst    237549000                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::.cpu1.data  22675273000                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::total  23554142500                       # number of overall MSHR miss cycles
system.l2.demand_mshr_miss_rate::.cpu0.inst     0.035230                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::.cpu0.data     0.021946                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::.cpu1.inst     0.303222                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::.cpu1.data     0.983138                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::total       0.472072                       # mshr miss rate for demand accesses
system.l2.overall_mshr_miss_rate::.cpu0.inst     0.035230                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::.cpu0.data     0.021946                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::.cpu1.inst     0.303222                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::.cpu1.data     0.983138                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::total      0.472072                       # mshr miss rate for overall accesses
system.l2.demand_avg_mshr_miss_latency::.cpu0.inst 75057.489879                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::.cpu0.data 74098.569803                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::.cpu1.inst 70699.107143                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::.cpu1.data 74274.049107                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::total 74238.885825                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.cpu0.inst 75057.489879                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.cpu0.data 74098.569803                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.cpu1.inst 70699.107143                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.cpu1.data 74274.049107                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::total 74238.885825                       # average overall mshr miss latency
system.l2.replacements                         316907                       # number of replacements
system.l2.WritebackDirty_hits::.writebacks       574046                       # number of WritebackDirty hits
system.l2.WritebackDirty_hits::total           574046                       # number of WritebackDirty hits
system.l2.WritebackDirty_accesses::.writebacks       574046                       # number of WritebackDirty accesses(hits+misses)
system.l2.WritebackDirty_accesses::total       574046                       # number of WritebackDirty accesses(hits+misses)
system.l2.WritebackClean_hits::.writebacks        81160                       # number of WritebackClean hits
system.l2.WritebackClean_hits::total            81160                       # number of WritebackClean hits
system.l2.WritebackClean_accesses::.writebacks        81160                       # number of WritebackClean accesses(hits+misses)
system.l2.WritebackClean_accesses::total        81160                       # number of WritebackClean accesses(hits+misses)
system.l2.CleanEvict_mshr_misses::.writebacks          914                       # number of CleanEvict MSHR misses
system.l2.CleanEvict_mshr_misses::total           914                       # number of CleanEvict MSHR misses
system.l2.CleanEvict_mshr_miss_rate::.writebacks          inf                       # mshr miss rate for CleanEvict accesses
system.l2.CleanEvict_mshr_miss_rate::total          inf                       # mshr miss rate for CleanEvict accesses
system.l2.ReadExReq_hits::.cpu0.data             9082                       # number of ReadExReq hits
system.l2.ReadExReq_hits::.cpu1.data             1140                       # number of ReadExReq hits
system.l2.ReadExReq_hits::total                 10222                       # number of ReadExReq hits
system.l2.ReadExReq_misses::.cpu0.data           2804                       # number of ReadExReq misses
system.l2.ReadExReq_misses::.cpu1.data         300344                       # number of ReadExReq misses
system.l2.ReadExReq_misses::total              303148                       # number of ReadExReq misses
system.l2.ReadExReq_miss_latency::.cpu0.data    231791000                       # number of ReadExReq miss cycles
system.l2.ReadExReq_miss_latency::.cpu1.data  25321661500                       # number of ReadExReq miss cycles
system.l2.ReadExReq_miss_latency::total   25553452500                       # number of ReadExReq miss cycles
system.l2.ReadExReq_accesses::.cpu0.data        11886                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::.cpu1.data       301484                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::total            313370                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_miss_rate::.cpu0.data     0.235908                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_miss_rate::.cpu1.data     0.996219                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_miss_rate::total         0.967380                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_avg_miss_latency::.cpu0.data 82664.407989                       # average ReadExReq miss latency
system.l2.ReadExReq_avg_miss_latency::.cpu1.data 84308.864169                       # average ReadExReq miss latency
system.l2.ReadExReq_avg_miss_latency::total 84293.653595                       # average ReadExReq miss latency
system.l2.ReadExReq_mshr_misses::.cpu0.data         2804                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_misses::.cpu1.data       300344                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_misses::total         303148                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_miss_latency::.cpu0.data    203751000                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_latency::.cpu1.data  22318241500                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_latency::total  22521992500                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_rate::.cpu0.data     0.235908                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_mshr_miss_rate::.cpu1.data     0.996219                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_mshr_miss_rate::total     0.967380                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_avg_mshr_miss_latency::.cpu0.data 72664.407989                       # average ReadExReq mshr miss latency
system.l2.ReadExReq_avg_mshr_miss_latency::.cpu1.data 74308.930759                       # average ReadExReq mshr miss latency
system.l2.ReadExReq_avg_mshr_miss_latency::total 74293.719569                       # average ReadExReq mshr miss latency
system.l2.ReadCleanReq_hits::.cpu0.inst         67641                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_hits::.cpu1.inst          7721                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_hits::total              75362                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_misses::.cpu0.inst         2470                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_misses::.cpu1.inst         3360                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_misses::total             5830                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_miss_latency::.cpu0.inst    210092000                       # number of ReadCleanReq miss cycles
system.l2.ReadCleanReq_miss_latency::.cpu1.inst    271149000                       # number of ReadCleanReq miss cycles
system.l2.ReadCleanReq_miss_latency::total    481241000                       # number of ReadCleanReq miss cycles
system.l2.ReadCleanReq_accesses::.cpu0.inst        70111                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_accesses::.cpu1.inst        11081                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_accesses::total          81192                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_miss_rate::.cpu0.inst     0.035230                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_miss_rate::.cpu1.inst     0.303222                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_miss_rate::total      0.071805                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_avg_miss_latency::.cpu0.inst 85057.489879                       # average ReadCleanReq miss latency
system.l2.ReadCleanReq_avg_miss_latency::.cpu1.inst 80699.107143                       # average ReadCleanReq miss latency
system.l2.ReadCleanReq_avg_miss_latency::total 82545.626072                       # average ReadCleanReq miss latency
system.l2.ReadCleanReq_mshr_misses::.cpu0.inst         2470                       # number of ReadCleanReq MSHR misses
system.l2.ReadCleanReq_mshr_misses::.cpu1.inst         3360                       # number of ReadCleanReq MSHR misses
system.l2.ReadCleanReq_mshr_misses::total         5830                       # number of ReadCleanReq MSHR misses
system.l2.ReadCleanReq_mshr_miss_latency::.cpu0.inst    185392000                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_latency::.cpu1.inst    237549000                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_latency::total    422941000                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_rate::.cpu0.inst     0.035230                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_mshr_miss_rate::.cpu1.inst     0.303222                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_mshr_miss_rate::total     0.071805                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_avg_mshr_miss_latency::.cpu0.inst 75057.489879                       # average ReadCleanReq mshr miss latency
system.l2.ReadCleanReq_avg_mshr_miss_latency::.cpu1.inst 70699.107143                       # average ReadCleanReq mshr miss latency
system.l2.ReadCleanReq_avg_mshr_miss_latency::total 72545.626072                       # average ReadCleanReq mshr miss latency
system.l2.ReadSharedReq_hits::.cpu0.data       265135                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_hits::.cpu1.data         4096                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_hits::total            269231                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_misses::.cpu0.data         3349                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_misses::.cpu1.data         4948                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_misses::total            8297                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_miss_latency::.cpu0.data    285667500                       # number of ReadSharedReq miss cycles
system.l2.ReadSharedReq_miss_latency::.cpu1.data    406511500                       # number of ReadSharedReq miss cycles
system.l2.ReadSharedReq_miss_latency::total    692179000                       # number of ReadSharedReq miss cycles
system.l2.ReadSharedReq_accesses::.cpu0.data       268484                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_accesses::.cpu1.data         9044                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_accesses::total        277528                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_miss_rate::.cpu0.data     0.012474                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_miss_rate::.cpu1.data     0.547103                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_miss_rate::total     0.029896                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_avg_miss_latency::.cpu0.data 85299.343087                       # average ReadSharedReq miss latency
system.l2.ReadSharedReq_avg_miss_latency::.cpu1.data 82156.729992                       # average ReadSharedReq miss latency
system.l2.ReadSharedReq_avg_miss_latency::total 83425.213933                       # average ReadSharedReq miss latency
system.l2.ReadSharedReq_mshr_misses::.cpu0.data         3349                       # number of ReadSharedReq MSHR misses
system.l2.ReadSharedReq_mshr_misses::.cpu1.data         4948                       # number of ReadSharedReq MSHR misses
system.l2.ReadSharedReq_mshr_misses::total         8297                       # number of ReadSharedReq MSHR misses
system.l2.ReadSharedReq_mshr_miss_latency::.cpu0.data    252177500                       # number of ReadSharedReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_latency::.cpu1.data    357031500                       # number of ReadSharedReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_latency::total    609209000                       # number of ReadSharedReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_rate::.cpu0.data     0.012474                       # mshr miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_mshr_miss_rate::.cpu1.data     0.547103                       # mshr miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_mshr_miss_rate::total     0.029896                       # mshr miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_avg_mshr_miss_latency::.cpu0.data 75299.343087                       # average ReadSharedReq mshr miss latency
system.l2.ReadSharedReq_avg_mshr_miss_latency::.cpu1.data 72156.729992                       # average ReadSharedReq mshr miss latency
system.l2.ReadSharedReq_avg_mshr_miss_latency::total 73425.213933                       # average ReadSharedReq mshr miss latency
system.l2.power_state.pwrStateResidencyTicks::UNDEFINED  19765071500                       # Cumulative time (in ticks) in various power states
system.l2.tags.tagsinuse                  1022.274724                       # Cycle average of tags in use
system.l2.tags.total_refs                     1343198                       # Total number of references to valid blocks.
system.l2.tags.sampled_refs                    317931                       # Sample count of references to valid blocks.
system.l2.tags.avg_refs                      4.224810                       # Average number of references to valid blocks.
system.l2.tags.warmup_cycle                     77000                       # Cycle when the warmup percentage was hit.
system.l2.tags.occ_blocks::.writebacks      11.369891                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu0.inst      162.519745                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu0.data      720.433112                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu1.inst        1.993236                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu1.data      125.958740                       # Average occupied blocks per requestor
system.l2.tags.occ_percent::.writebacks      0.011103                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu0.inst       0.158711                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu0.data       0.703548                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu1.inst       0.001947                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu1.data       0.123007                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::total            0.998315                       # Average percentage of cache occupancy
system.l2.tags.occ_task_id_blocks::1024          1024                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::0          128                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::3            1                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::4          895                       # Occupied blocks per task id
system.l2.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.l2.tags.tag_accesses                  11070843                       # Number of tag accesses
system.l2.tags.data_accesses                 11070843                       # Number of data accesses
system.l2.tags.power_state.pwrStateResidencyTicks::UNDEFINED  19765071500                       # Cumulative time (in ticks) in various power states
system.cpu_voltage_domain.voltage                   1                       # Voltage in Volts
system.mem_ctrls.bytes_read::.cpu0.inst        158080                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.cpu0.data        393792                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.cpu1.inst        215040                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.cpu1.data      19538688                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::total           20305600                       # Number of bytes read from this memory
system.mem_ctrls.bytes_inst_read::.cpu0.inst       158080                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_inst_read::.cpu1.inst       215040                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_inst_read::total        373120                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_written::.writebacks     19388864                       # Number of bytes written to this memory
system.mem_ctrls.bytes_written::total        19388864                       # Number of bytes written to this memory
system.mem_ctrls.num_reads::.cpu0.inst           2470                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.cpu0.data           6153                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.cpu1.inst           3360                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.cpu1.data         305292                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::total              317275                       # Number of read requests responded to by this memory
system.mem_ctrls.num_writes::.writebacks       302951                       # Number of write requests responded to by this memory
system.mem_ctrls.num_writes::total             302951                       # Number of write requests responded to by this memory
system.mem_ctrls.bw_read::.cpu0.inst          7997947                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.cpu0.data         19923631                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.cpu1.inst         10879799                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.cpu1.data        988546285                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::total            1027347662                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::.cpu0.inst      7997947                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::.cpu1.inst     10879799                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::total         18877746                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::.writebacks      980966044                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::total            980966044                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_total::.writebacks      980966044                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu0.inst         7997947                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu0.data        19923631                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu1.inst        10879799                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu1.data       988546285                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::total           2008313706                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.avgPriority_.writebacks::samples    302766.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu0.inst::samples      2470.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu0.data::samples      6087.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu1.inst::samples      3360.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu1.data::samples    304919.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.priorityMinLatency      0.000000018750                       # per QoS priority minimum request to response latency (s)
system.mem_ctrls.priorityMaxLatency      0.000252764500                       # per QoS priority maximum request to response latency (s)
system.mem_ctrls.numReadWriteTurnArounds        18884                       # Number of turnarounds from READ to WRITE
system.mem_ctrls.numWriteReadTurnArounds        18884                       # Number of turnarounds from WRITE to READ
system.mem_ctrls.numStayReadState              902392                       # Number of times bus staying in READ state
system.mem_ctrls.numStayWriteState             284356                       # Number of times bus staying in WRITE state
system.mem_ctrls.readReqs                      317275                       # Number of read requests accepted
system.mem_ctrls.writeReqs                     302951                       # Number of write requests accepted
system.mem_ctrls.readBursts                    317275                       # Number of DRAM read bursts, including those serviced by the write queue
system.mem_ctrls.writeBursts                   302951                       # Number of DRAM write bursts, including those merged in the write queue
system.mem_ctrls.servicedByWrQ                    439                       # Number of DRAM read bursts serviced by the write queue
system.mem_ctrls.mergedWrBursts                   185                       # Number of DRAM write bursts merged with an existing one
system.mem_ctrls.neitherReadNorWriteReqs            0                       # Number of requests that are neither read nor write
system.mem_ctrls.perBankRdBursts::0             20349                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::1             19475                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::2             19729                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::3             19976                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::4             20159                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::5             20260                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::6             20129                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::7             19606                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::8             19552                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::9             19386                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::10            19564                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::11            19793                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::12            19837                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::13            19799                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::14            19622                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::15            19600                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::0             18718                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::1             18723                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::2             18704                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::3             18943                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::4             19212                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::5             19254                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::6             19245                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::7             18994                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::8             19010                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::9             18851                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::10            18970                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::11            19049                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::12            18832                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::13            18732                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::14            18814                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::15            18695                       # Per bank write bursts
system.mem_ctrls.avgRdQLen                       1.61                       # Average read queue length when enqueuing
system.mem_ctrls.avgWrQLen                      26.30                       # Average write queue length when enqueuing
system.mem_ctrls.totQLat                   4548163500                       # Total ticks spent queuing
system.mem_ctrls.totBusLat                 1584180000                       # Total ticks spent in databus transfers
system.mem_ctrls.totMemAccLat             10488838500                       # Total ticks spent from burst creation until serviced by the DRAM
system.mem_ctrls.avgQLat                     14354.95                       # Average queueing delay per DRAM burst
system.mem_ctrls.avgBusLat                    5000.00                       # Average bus latency per DRAM burst
system.mem_ctrls.avgMemAccLat                33104.95                       # Average memory access latency per DRAM burst
system.mem_ctrls.numRdRetry                         0                       # Number of times read queue was full causing retry
system.mem_ctrls.numWrRetry                         0                       # Number of times write queue was full causing retry
system.mem_ctrls.readRowHits                   290300                       # Number of row buffer hits during reads
system.mem_ctrls.writeRowHits                  281872                       # Number of row buffer hits during writes
system.mem_ctrls.readRowHitRate                 91.62                       # Row buffer hit rate for reads
system.mem_ctrls.writeRowHitRate                93.10                       # Row buffer hit rate for writes
system.mem_ctrls.readPktSize::0                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::1                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::2                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::3                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::4                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::5                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::6                317275                       # Read request sizes (log2)
system.mem_ctrls.writePktSize::0                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::1                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::2                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::3                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::4                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::5                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::6               302951                       # Write request sizes (log2)
system.mem_ctrls.rdQLenPdf::0                  191433                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::1                  124016                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::2                    1304                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::3                      77                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::4                       6                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::5                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::6                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::7                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::8                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::9                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::10                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::11                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::12                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::13                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::14                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::15                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::16                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::17                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::18                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::19                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::20                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::21                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::22                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::23                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::24                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::25                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::26                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::27                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::28                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::29                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::30                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::31                      0                       # What read queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::0                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::1                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::2                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::3                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::4                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::5                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::6                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::7                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::8                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::9                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::10                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::11                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::12                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::13                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::14                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::15                     91                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::16                    125                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::17                  11454                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::18                  18984                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::19                  18975                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::20                  18964                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::21                  18925                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::22                  18903                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::23                  18918                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::24                  18916                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::25                  20331                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::26                  20932                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::27                  19274                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::28                  20388                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::29                  20374                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::30                  19128                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::31                  19123                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::32                  18884                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::33                     62                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::34                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::35                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::36                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::37                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::38                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::39                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::40                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::41                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::42                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::43                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::44                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::45                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::46                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::47                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::48                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::49                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::50                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::51                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::52                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::53                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::54                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::55                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::56                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::57                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::58                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::59                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::60                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::61                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::62                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::63                      0                       # What write queue length does an incoming req see
system.mem_ctrls.bytesPerActivate::samples        47408                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::mean    836.411745                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::gmean   678.051238                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::stdev   337.510071                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::0-127         3478      7.34%      7.34% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::128-255         2743      5.79%     13.12% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::256-383         1539      3.25%     16.37% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::384-511         1402      2.96%     19.33% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::512-639         1132      2.39%     21.71% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::640-767          976      2.06%     23.77% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::768-895          920      1.94%     25.71% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::896-1023          999      2.11%     27.82% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::1024-1151        34219     72.18%    100.00% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::total        47408                       # Bytes accessed per row activation
system.mem_ctrls.rdPerTurnAround::samples        18884                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::mean      16.777748                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::gmean     16.231245                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::stdev     12.229214                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::0-31          18775     99.42%     99.42% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::32-63            29      0.15%     99.58% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::64-95            19      0.10%     99.68% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::96-127           15      0.08%     99.76% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::128-159           14      0.07%     99.83% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::160-191           12      0.06%     99.89% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::192-223            9      0.05%     99.94% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::224-255            1      0.01%     99.95% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::256-287            2      0.01%     99.96% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::288-319            2      0.01%     99.97% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::320-351            1      0.01%     99.97% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::384-415            3      0.02%     99.99% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::608-639            1      0.01%     99.99% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::672-703            1      0.01%    100.00% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::total         18884                       # Reads before turning the bus around for writes
system.mem_ctrls.wrPerTurnAround::samples        18884                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::mean      16.031879                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::gmean     16.029326                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::stdev      0.305192                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::16            18634     98.68%     98.68% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::17               44      0.23%     98.91% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::18              132      0.70%     99.61% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::19               20      0.11%     99.71% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::20               36      0.19%     99.90% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::21               18      0.10%    100.00% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::total         18884                       # Writes before turning the bus around for reads
system.mem_ctrls.bytesReadDRAM               20277504                       # Total number of bytes read from DRAM
system.mem_ctrls.bytesReadWrQ                   28096                       # Total number of bytes read from write queue
system.mem_ctrls.bytesWritten                19375744                       # Total number of bytes written to DRAM
system.mem_ctrls.bytesReadSys                20305600                       # Total read bytes from the system interface side
system.mem_ctrls.bytesWrittenSys             19388864                       # Total written bytes from the system interface side
system.mem_ctrls.avgRdBW                      1025.93                       # Average DRAM read bandwidth in MiByte/s
system.mem_ctrls.avgWrBW                       980.30                       # Average achieved write bandwidth in MiByte/s
system.mem_ctrls.avgRdBWSys                   1027.35                       # Average system read bandwidth in MiByte/s
system.mem_ctrls.avgWrBWSys                    980.97                       # Average system write bandwidth in MiByte/s
system.mem_ctrls.peakBW                      12800.00                       # Theoretical peak bandwidth in MiByte/s
system.mem_ctrls.busUtil                        15.67                       # Data bus utilization in percentage
system.mem_ctrls.busUtilRead                     8.02                       # Data bus utilization in percentage for reads
system.mem_ctrls.busUtilWrite                    7.66                       # Data bus utilization in percentage for writes
system.mem_ctrls.totGap                   19765031000                       # Total gap between requests
system.mem_ctrls.avgGap                      31867.47                       # Average gap between requests
system.mem_ctrls.masterReadBytes::.cpu0.inst       158080                       # Per-master bytes read from memory
system.mem_ctrls.masterReadBytes::.cpu0.data       389568                       # Per-master bytes read from memory
system.mem_ctrls.masterReadBytes::.cpu1.inst       215040                       # Per-master bytes read from memory
system.mem_ctrls.masterReadBytes::.cpu1.data     19514816                       # Per-master bytes read from memory
system.mem_ctrls.masterWriteBytes::.writebacks     19375744                       # Per-master bytes write to memory
system.mem_ctrls.masterReadRate::.cpu0.inst 7997947.287972118706                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterReadRate::.cpu0.data 19709921.110075417906                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterReadRate::.cpu1.inst 10879798.739913489670                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterReadRate::.cpu1.data 987338497.611809849739                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterWriteRate::.writebacks 980302246.819597959518                       # Per-master bytes write to memory rate (Bytes/sec)
system.mem_ctrls.masterReadAccesses::.cpu0.inst         2470                       # Per-master read serviced memory accesses
system.mem_ctrls.masterReadAccesses::.cpu0.data         6153                       # Per-master read serviced memory accesses
system.mem_ctrls.masterReadAccesses::.cpu1.inst         3360                       # Per-master read serviced memory accesses
system.mem_ctrls.masterReadAccesses::.cpu1.data       305292                       # Per-master read serviced memory accesses
system.mem_ctrls.masterWriteAccesses::.writebacks       302951                       # Per-master write serviced memory accesses
system.mem_ctrls.masterReadTotalLat::.cpu0.inst     83872500                       # Per-master read total memory access latency
system.mem_ctrls.masterReadTotalLat::.cpu0.data    202708500                       # Per-master read total memory access latency
system.mem_ctrls.masterReadTotalLat::.cpu1.inst     99670250                       # Per-master read total memory access latency
system.mem_ctrls.masterReadTotalLat::.cpu1.data  10102587250                       # Per-master read total memory access latency
system.mem_ctrls.masterWriteTotalLat::.writebacks 492825408250                       # Per-master write total memory access latency
system.mem_ctrls.masterReadAvgLat::.cpu0.inst     33956.48                       # Per-master read average memory access latency
system.mem_ctrls.masterReadAvgLat::.cpu0.data     32944.66                       # Per-master read average memory access latency
system.mem_ctrls.masterReadAvgLat::.cpu1.inst     29663.76                       # Per-master read average memory access latency
system.mem_ctrls.masterReadAvgLat::.cpu1.data     33091.56                       # Per-master read average memory access latency
system.mem_ctrls.masterWriteAvgLat::.writebacks   1626749.57                       # Per-master write average memory access latency
system.mem_ctrls.pageHitRate                    92.35                       # Row buffer hit rate, read and write combined
system.mem_ctrls.rank1.actEnergy            164527020                       # Energy for activate commands per rank (pJ)
system.mem_ctrls.rank1.preEnergy             87440595                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls.rank1.readEnergy          1122072420                       # Energy for read commands per rank (pJ)
system.mem_ctrls.rank1.writeEnergy          787974660                       # Energy for write commands per rank (pJ)
system.mem_ctrls.rank1.refreshEnergy     1559956320.000000                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls.rank1.actBackEnergy       5497581600                       # Energy for active background per rank (pJ)
system.mem_ctrls.rank1.preBackEnergy       2960245440                       # Energy for precharge background per rank (pJ)
system.mem_ctrls.rank1.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ)
system.mem_ctrls.rank1.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls.rank1.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ)
system.mem_ctrls.rank1.totalEnergy        12179798055                       # Total energy per rank (pJ)
system.mem_ctrls.rank1.averagePower        616.228383                       # Core power per rank (mW)
system.mem_ctrls.rank1.totalIdleTime                0                       # Total Idle time Per DRAM Rank
system.mem_ctrls.rank1.memoryStateTime::IDLE   7597733750                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::REF    659880000                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::SREF            0                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::ACT  11507457750                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::ACT_PDN            0                       # Time in different power states
system.mem_ctrls.rank0.actEnergy            173980380                       # Energy for activate commands per rank (pJ)
system.mem_ctrls.rank0.preEnergy             92472765                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls.rank0.readEnergy          1140136620                       # Energy for read commands per rank (pJ)
system.mem_ctrls.rank0.writeEnergy          792359460                       # Energy for write commands per rank (pJ)
system.mem_ctrls.rank0.refreshEnergy     1559956320.000000                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls.rank0.actBackEnergy       5692326660                       # Energy for active background per rank (pJ)
system.mem_ctrls.rank0.preBackEnergy       2796249600                       # Energy for precharge background per rank (pJ)
system.mem_ctrls.rank0.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ)
system.mem_ctrls.rank0.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls.rank0.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ)
system.mem_ctrls.rank0.totalEnergy        12247481805                       # Total energy per rank (pJ)
system.mem_ctrls.rank0.averagePower        619.652795                       # Core power per rank (mW)
system.mem_ctrls.rank0.totalIdleTime                0                       # Total Idle time Per DRAM Rank
system.mem_ctrls.rank0.memoryStateTime::IDLE   7171391500                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::REF    659880000                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::SREF            0                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::ACT  11933800000                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::ACT_PDN            0                       # Time in different power states
system.mem_ctrls.power_state.pwrStateResidencyTicks::UNDEFINED  19765071500                       # Cumulative time (in ticks) in various power states
system.cpu_clk_domain.clock                       500                       # Clock period in ticks
system.tol2bus.trans_dist::ReadResp            358720                       # Transaction distribution
system.tol2bus.trans_dist::WritebackDirty       876997                       # Transaction distribution
system.tol2bus.trans_dist::WritebackClean        81160                       # Transaction distribution
system.tol2bus.trans_dist::CleanEvict           30774                       # Transaction distribution
system.tol2bus.trans_dist::ReadExReq           313370                       # Transaction distribution
system.tol2bus.trans_dist::ReadExResp          313368                       # Transaction distribution
system.tol2bus.trans_dist::ReadCleanReq         81192                       # Transaction distribution
system.tol2bus.trans_dist::ReadSharedReq       277528                       # Transaction distribution
system.tol2bus.pkt_count_system.cpu0.icache.mem_side::system.l2.cpu_side       210317                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu0.dcache.mem_side::system.l2.cpu_side       841094                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu1.icache.mem_side::system.l2.cpu_side        33227                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu1.dcache.mem_side::system.l2.cpu_side       931564                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count::total               2016202                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu0.icache.mem_side::system.l2.cpu_side      8973184                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu0.dcache.mem_side::system.l2.cpu_side     35279872                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu1.icache.mem_side::system.l2.cpu_side      1417344                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu1.dcache.mem_side::system.l2.cpu_side     39276416                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size::total               84946816                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.snoops                          316907                       # Total snoops (count)
system.tol2bus.snoopTraffic                  19388864                       # Total snoop traffic (bytes)
system.tol2bus.snoop_fanout::samples           988997                       # Request fanout histogram
system.tol2bus.snoop_fanout::mean            0.001608                       # Request fanout histogram
system.tol2bus.snoop_fanout::stdev           0.040064                       # Request fanout histogram
system.tol2bus.snoop_fanout::underflows             0      0.00%      0.00% # Request fanout histogram
system.tol2bus.snoop_fanout::0                 987407     99.84%     99.84% # Request fanout histogram
system.tol2bus.snoop_fanout::1                   1590      0.16%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::2                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::3                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::4                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::5                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::6                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::7                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::8                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::overflows              0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::min_value              0                       # Request fanout histogram
system.tol2bus.snoop_fanout::max_value              1                       # Request fanout histogram
system.tol2bus.snoop_fanout::total             988997                       # Request fanout histogram
system.tol2bus.reqLayer0.occupancy         1327263000                       # Layer occupancy (ticks)
system.tol2bus.reqLayer0.utilization              6.7                       # Layer utilization (%)
system.tol2bus.respLayer5.occupancy         466979614                       # Layer occupancy (ticks)
system.tol2bus.respLayer5.utilization             2.4                       # Layer utilization (%)
system.tol2bus.respLayer4.occupancy          16679882                       # Layer occupancy (ticks)
system.tol2bus.respLayer4.utilization             0.1                       # Layer utilization (%)
system.tol2bus.respLayer1.occupancy         420567474                       # Layer occupancy (ticks)
system.tol2bus.respLayer1.utilization             2.1                       # Layer utilization (%)
system.tol2bus.respLayer0.occupancy         105182966                       # Layer occupancy (ticks)
system.tol2bus.respLayer0.utilization             0.5                       # Layer utilization (%)
system.tol2bus.power_state.pwrStateResidencyTicks::UNDEFINED  19765071500                       # Cumulative time (in ticks) in various power states

---------- End Simulation Statistics   ----------
