C:\lscc\diamond\3.10_x64\synpbase\bin64\m_gen_lattice.exe  -prodtype  synplify_pro  -encrypt  -pro  -rundir  C:\lscc\diamond\3.10_x64\bin\nt64\finalproject\impl1   -part LCMXO3LF_6900C  -package BG256C  -grade -5    -maxfan 1000 -pipe -forcenogsr -fixgatedclocks 1 -fixgeneratedclocks 1 -RWCheckOnRam 1 -use_rename_in_edif 1 -Write_declared_clocks_only 1 -summaryfile C:\lscc\diamond\3.10_x64\bin\nt64\finalproject\impl1\synlog\report\finalproject_impl1_fpga_mapper.xml  -flow mapping  -multisrs  -oedif  C:\lscc\diamond\3.10_x64\bin\nt64\finalproject\impl1\finalproject_impl1.edi   -freq 1.000   C:\lscc\diamond\3.10_x64\bin\nt64\finalproject\impl1\synwork\finalproject_impl1_prem.srd  -devicelib  C:\lscc\diamond\3.10_x64\synpbase\lib\lucent\machxo3lf.v  -devicelib  C:\lscc\diamond\3.10_x64\synpbase\lib\lucent\pmi_def.v  -ologparam  C:\lscc\diamond\3.10_x64\bin\nt64\finalproject\impl1\syntmp\finalproject_impl1.plg  -osyn  C:\lscc\diamond\3.10_x64\bin\nt64\finalproject\impl1\finalproject_impl1.srm  -prjdir  C:\lscc\diamond\3.10_x64\bin\nt64\finalproject\impl1\  -prjname  proj_1  -log  C:\lscc\diamond\3.10_x64\bin\nt64\finalproject\impl1\synlog\finalproject_impl1_fpga_mapper.srr  -jobname  "fpga_mapper" 
relcom:..\..\..\..\..\synpbase\bin64\m_gen_lattice.exe -prodtype synplify_pro -encrypt -pro -rundir ..\..\impl1 -part LCMXO3LF_6900C -package BG256C -grade -5 -maxfan 1000 -pipe -forcenogsr -fixgatedclocks 1 -fixgeneratedclocks 1 -RWCheckOnRam 1 -use_rename_in_edif 1 -Write_declared_clocks_only 1 -summaryfile ..\synlog\report\finalproject_impl1_fpga_mapper.xml -flow mapping -multisrs -oedif ..\finalproject_impl1.edi -freq 1.000 ..\synwork\finalproject_impl1_prem.srd -devicelib ..\..\..\..\..\synpbase\lib\lucent\machxo3lf.v -devicelib ..\..\..\..\..\synpbase\lib\lucent\pmi_def.v -ologparam finalproject_impl1.plg -osyn ..\finalproject_impl1.srm -prjdir ..\ -prjname proj_1 -log ..\synlog\finalproject_impl1_fpga_mapper.srr -jobname "fpga_mapper"
rc:1 success:1 runtime:3
file:..\finalproject_impl1.edi|io:o|time:1528259478|size:301388|exec:0|csum:
file:..\synwork\finalproject_impl1_prem.srd|io:i|time:1528259476|size:23027|exec:0|csum:316160CC82AC179286ED48B976885772
file:..\..\..\..\..\synpbase\lib\lucent\machxo3lf.v|io:i|time:1501921416|size:53334|exec:0|csum:2C7EE925B72664F003E7171BA7097889
file:..\..\..\..\..\synpbase\lib\lucent\pmi_def.v|io:i|time:1501921416|size:40584|exec:0|csum:530CC5906D70AB3C6A4AA0861AC94BDF
file:finalproject_impl1.plg|io:o|time:1528259479|size:585|exec:0|csum:
file:..\finalproject_impl1.srm|io:o|time:1528259478|size:9445|exec:0|csum:
file:..\synlog\finalproject_impl1_fpga_mapper.srr|io:o|time:1528259479|size:19786|exec:0|csum:
file:..\..\..\..\..\synpbase\bin64\m_gen_lattice.exe|io:i|time:1501924314|size:29299200|exec:1|csum:5C77397B47E7811864C32F4FC7D86D2F
