TimeQuest Timing Analyzer report for mux41
Mon Jan 09 15:37:13 2017
Quartus II 64-Bit Version 15.0.0 Build 145 04/22/2015 SJ Full Version


---------------------
; Table of Contents ;
---------------------
  1. Legal Notice
  2. TimeQuest Timing Analyzer Summary
  3. Parallel Compilation
  4. Clocks
  5. Slow 1200mV 100C Model Fmax Summary
  6. Slow 1200mV 100C Model Setup Summary
  7. Slow 1200mV 100C Model Hold Summary
  8. Slow 1200mV 100C Model Recovery Summary
  9. Slow 1200mV 100C Model Removal Summary
 10. Slow 1200mV 100C Model Minimum Pulse Width Summary
 11. Propagation Delay
 12. Minimum Propagation Delay
 13. Slow 1200mV -40C Model Fmax Summary
 14. Slow 1200mV -40C Model Setup Summary
 15. Slow 1200mV -40C Model Hold Summary
 16. Slow 1200mV -40C Model Recovery Summary
 17. Slow 1200mV -40C Model Removal Summary
 18. Slow 1200mV -40C Model Minimum Pulse Width Summary
 19. Propagation Delay
 20. Minimum Propagation Delay
 21. Fast 1200mV -40C Model Setup Summary
 22. Fast 1200mV -40C Model Hold Summary
 23. Fast 1200mV -40C Model Recovery Summary
 24. Fast 1200mV -40C Model Removal Summary
 25. Fast 1200mV -40C Model Minimum Pulse Width Summary
 26. Propagation Delay
 27. Minimum Propagation Delay
 28. Multicorner Timing Analysis Summary
 29. Propagation Delay
 30. Minimum Propagation Delay
 31. Board Trace Model Assignments
 32. Input Transition Times
 33. Signal Integrity Metrics (Slow 1200mv n40c Model)
 34. Signal Integrity Metrics (Slow 1200mv 100c Model)
 35. Signal Integrity Metrics (Fast 1200mv n40c Model)
 36. Clock Transfers
 37. Report TCCS
 38. Report RSKM
 39. Unconstrained Paths
 40. TimeQuest Timing Analyzer Messages



----------------
; Legal Notice ;
----------------
Copyright (C) 1991-2015 Altera Corporation. All rights reserved.
Your use of Altera Corporation's design tools, logic functions 
and other software and tools, and its AMPP partner logic 
functions, and any output files from any of the foregoing 
(including device programming or simulation files), and any 
associated documentation or information are expressly subject 
to the terms and conditions of the Altera Program License 
Subscription Agreement, the Altera Quartus II License Agreement,
the Altera MegaCore Function License Agreement, or other 
applicable license agreement, including, without limitation, 
that your use is for the sole purpose of programming logic 
devices manufactured by Altera and sold by Altera or its 
authorized distributors.  Please refer to the applicable 
agreement for further details.



+--------------------------------------------------------------------------+
; TimeQuest Timing Analyzer Summary                                        ;
+--------------------+-----------------------------------------------------+
; Quartus II Version ; Version 15.0.0 Build 145 04/22/2015 SJ Full Version ;
; Revision Name      ; mux41                                               ;
; Device Family      ; MAX 10                                              ;
; Device Name        ; 10M02SCM153I7G                                      ;
; Timing Models      ; Advance                                             ;
; Delay Model        ; Combined                                            ;
; Rise/Fall Delays   ; Enabled                                             ;
+--------------------+-----------------------------------------------------+


+------------------------------------------+
; Parallel Compilation                     ;
+----------------------------+-------------+
; Processors                 ; Number      ;
+----------------------------+-------------+
; Number detected on machine ; 4           ;
; Maximum allowed            ; 2           ;
;                            ;             ;
; Average used               ; 1.00        ;
; Maximum used               ; 2           ;
;                            ;             ;
; Usage by Processor         ; % Time Used ;
;     Processor 1            ; 100.0%      ;
;     Processor 2            ; < 0.1%      ;
;     Processors 3-4         ;   0.0%      ;
+----------------------------+-------------+


----------
; Clocks ;
----------
No clocks to report.


---------------------------------------
; Slow 1200mV 100C Model Fmax Summary ;
---------------------------------------
No paths to report.


----------------------------------------
; Slow 1200mV 100C Model Setup Summary ;
----------------------------------------
No paths to report.


---------------------------------------
; Slow 1200mV 100C Model Hold Summary ;
---------------------------------------
No paths to report.


-------------------------------------------
; Slow 1200mV 100C Model Recovery Summary ;
-------------------------------------------
No paths to report.


------------------------------------------
; Slow 1200mV 100C Model Removal Summary ;
------------------------------------------
No paths to report.


------------------------------------------------------
; Slow 1200mV 100C Model Minimum Pulse Width Summary ;
------------------------------------------------------
No paths to report.


+----------------------------------------------------------+
; Propagation Delay                                        ;
+------------+-------------+-------+-------+-------+-------+
; Input Port ; Output Port ; RR    ; RF    ; FR    ; FF    ;
+------------+-------------+-------+-------+-------+-------+
; c[0]       ; led         ;       ; 5.449 ; 5.474 ;       ;
; c[1]       ; led         ;       ; 5.702 ; 5.792 ;       ;
; c[2]       ; led         ; 6.839 ; 6.926 ; 6.915 ; 6.960 ;
; c[3]       ; led         ; 7.103 ; 7.190 ; 7.198 ; 7.243 ;
; key1       ; led         ; 9.179 ; 9.227 ; 9.341 ; 9.428 ;
; key2       ; led         ; 8.998 ; 9.085 ; 9.162 ; 9.231 ;
+------------+-------------+-------+-------+-------+-------+


+----------------------------------------------------------+
; Minimum Propagation Delay                                ;
+------------+-------------+-------+-------+-------+-------+
; Input Port ; Output Port ; RR    ; RF    ; FR    ; FF    ;
+------------+-------------+-------+-------+-------+-------+
; c[0]       ; led         ;       ; 5.222 ; 5.247 ;       ;
; c[1]       ; led         ;       ; 5.409 ; 5.490 ;       ;
; c[2]       ; led         ; 6.554 ; 6.639 ; 6.628 ; 6.676 ;
; c[3]       ; led         ; 6.746 ; 6.831 ; 6.825 ; 6.873 ;
; key1       ; led         ; 8.707 ; 8.792 ; 8.848 ; 8.896 ;
; key2       ; led         ; 7.410 ; 7.424 ; 7.567 ; 7.665 ;
+------------+-------------+-------+-------+-------+-------+


---------------------------------------
; Slow 1200mV -40C Model Fmax Summary ;
---------------------------------------
No paths to report.


----------------------------------------
; Slow 1200mV -40C Model Setup Summary ;
----------------------------------------
No paths to report.


---------------------------------------
; Slow 1200mV -40C Model Hold Summary ;
---------------------------------------
No paths to report.


-------------------------------------------
; Slow 1200mV -40C Model Recovery Summary ;
-------------------------------------------
No paths to report.


------------------------------------------
; Slow 1200mV -40C Model Removal Summary ;
------------------------------------------
No paths to report.


------------------------------------------------------
; Slow 1200mV -40C Model Minimum Pulse Width Summary ;
------------------------------------------------------
No paths to report.


+----------------------------------------------------------+
; Propagation Delay                                        ;
+------------+-------------+-------+-------+-------+-------+
; Input Port ; Output Port ; RR    ; RF    ; FR    ; FF    ;
+------------+-------------+-------+-------+-------+-------+
; c[0]       ; led         ;       ; 4.923 ; 4.676 ;       ;
; c[1]       ; led         ;       ; 5.137 ; 4.952 ;       ;
; c[2]       ; led         ; 6.015 ; 6.292 ; 5.898 ; 6.140 ;
; c[3]       ; led         ; 6.245 ; 6.522 ; 6.147 ; 6.389 ;
; key1       ; led         ; 7.929 ; 8.206 ; 8.001 ; 8.278 ;
; key2       ; led         ; 7.798 ; 8.075 ; 7.843 ; 8.120 ;
+------------+-------------+-------+-------+-------+-------+


+----------------------------------------------------------+
; Minimum Propagation Delay                                ;
+------------+-------------+-------+-------+-------+-------+
; Input Port ; Output Port ; RR    ; RF    ; FR    ; FF    ;
+------------+-------------+-------+-------+-------+-------+
; c[0]       ; led         ;       ; 4.696 ; 4.454 ;       ;
; c[1]       ; led         ;       ; 4.857 ; 4.659 ;       ;
; c[2]       ; led         ; 5.736 ; 6.009 ; 5.627 ; 5.868 ;
; c[3]       ; led         ; 5.904 ; 6.177 ; 5.800 ; 6.041 ;
; key1       ; led         ; 7.515 ; 7.757 ; 7.473 ; 7.714 ;
; key2       ; led         ; 6.311 ; 6.515 ; 6.369 ; 6.651 ;
+------------+-------------+-------+-------+-------+-------+


----------------------------------------
; Fast 1200mV -40C Model Setup Summary ;
----------------------------------------
No paths to report.


---------------------------------------
; Fast 1200mV -40C Model Hold Summary ;
---------------------------------------
No paths to report.


-------------------------------------------
; Fast 1200mV -40C Model Recovery Summary ;
-------------------------------------------
No paths to report.


------------------------------------------
; Fast 1200mV -40C Model Removal Summary ;
------------------------------------------
No paths to report.


------------------------------------------------------
; Fast 1200mV -40C Model Minimum Pulse Width Summary ;
------------------------------------------------------
No paths to report.


+----------------------------------------------------------+
; Propagation Delay                                        ;
+------------+-------------+-------+-------+-------+-------+
; Input Port ; Output Port ; RR    ; RF    ; FR    ; FF    ;
+------------+-------------+-------+-------+-------+-------+
; c[0]       ; led         ;       ; 2.083 ; 2.621 ;       ;
; c[1]       ; led         ;       ; 2.179 ; 2.744 ;       ;
; c[2]       ; led         ; 2.681 ; 2.650 ; 3.254 ; 3.204 ;
; c[3]       ; led         ; 2.781 ; 2.750 ; 3.362 ; 3.312 ;
; key1       ; led         ; 3.758 ; 3.708 ; 4.305 ; 4.255 ;
; key2       ; led         ; 3.683 ; 3.633 ; 4.244 ; 4.194 ;
+------------+-------------+-------+-------+-------+-------+


+----------------------------------------------------------+
; Minimum Propagation Delay                                ;
+------------+-------------+-------+-------+-------+-------+
; Input Port ; Output Port ; RR    ; RF    ; FR    ; FF    ;
+------------+-------------+-------+-------+-------+-------+
; c[0]       ; led         ;       ; 2.011 ; 2.546 ;       ;
; c[1]       ; led         ;       ; 2.082 ; 2.642 ;       ;
; c[2]       ; led         ; 2.584 ; 2.556 ; 3.151 ; 3.107 ;
; c[3]       ; led         ; 2.657 ; 2.629 ; 3.229 ; 3.185 ;
; key1       ; led         ; 3.525 ; 3.497 ; 4.125 ; 4.090 ;
; key2       ; led         ; 3.009 ; 2.958 ; 3.561 ; 3.539 ;
+------------+-------------+-------+-------+-------+-------+


+----------------------------------------------------------------------------+
; Multicorner Timing Analysis Summary                                        ;
+------------------+-------+------+----------+---------+---------------------+
; Clock            ; Setup ; Hold ; Recovery ; Removal ; Minimum Pulse Width ;
+------------------+-------+------+----------+---------+---------------------+
; Worst-case Slack ; N/A   ; N/A  ; N/A      ; N/A     ; N/A                 ;
; Design-wide TNS  ; 0.0   ; 0.0  ; 0.0      ; 0.0     ; 0.0                 ;
+------------------+-------+------+----------+---------+---------------------+


+----------------------------------------------------------+
; Propagation Delay                                        ;
+------------+-------------+-------+-------+-------+-------+
; Input Port ; Output Port ; RR    ; RF    ; FR    ; FF    ;
+------------+-------------+-------+-------+-------+-------+
; c[0]       ; led         ;       ; 5.449 ; 5.474 ;       ;
; c[1]       ; led         ;       ; 5.702 ; 5.792 ;       ;
; c[2]       ; led         ; 6.839 ; 6.926 ; 6.915 ; 6.960 ;
; c[3]       ; led         ; 7.103 ; 7.190 ; 7.198 ; 7.243 ;
; key1       ; led         ; 9.179 ; 9.227 ; 9.341 ; 9.428 ;
; key2       ; led         ; 8.998 ; 9.085 ; 9.162 ; 9.231 ;
+------------+-------------+-------+-------+-------+-------+


+----------------------------------------------------------+
; Minimum Propagation Delay                                ;
+------------+-------------+-------+-------+-------+-------+
; Input Port ; Output Port ; RR    ; RF    ; FR    ; FF    ;
+------------+-------------+-------+-------+-------+-------+
; c[0]       ; led         ;       ; 2.011 ; 2.546 ;       ;
; c[1]       ; led         ;       ; 2.082 ; 2.642 ;       ;
; c[2]       ; led         ; 2.584 ; 2.556 ; 3.151 ; 3.107 ;
; c[3]       ; led         ; 2.657 ; 2.629 ; 3.229 ; 3.185 ;
; key1       ; led         ; 3.525 ; 3.497 ; 4.125 ; 4.090 ;
; key2       ; led         ; 3.009 ; 2.958 ; 3.561 ; 3.539 ;
+------------+-------------+-------+-------+-------+-------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Board Trace Model Assignments                                                                                                                                                                                                                                                                                                                                                                                   ;
+--------------+--------------+-------------------+-------------------------+-------------------------+---------------+---------------------+----------------+------------------+--------+------------------+------------------------+------------------------+--------------+---------------+-----------------+-------+---------------------+--------------------+---------------+-----------------+-------------+
; Pin          ; I/O Standard ; Near Tline Length ; Near Tline L per Length ; Near Tline C per Length ; Near Series R ; Near Differential R ; Near Pull-up R ; Near Pull-down R ; Near C ; Far Tline Length ; Far Tline L per Length ; Far Tline C per Length ; Far Series R ; Far Pull-up R ; Far Pull-down R ; Far C ; Termination Voltage ; Far Differential R ; EBD File Name ; EBD Signal Name ; EBD Far-end ;
+--------------+--------------+-------------------+-------------------------+-------------------------+---------------+---------------------+----------------+------------------+--------+------------------+------------------------+------------------------+--------------+---------------+-----------------+-------+---------------------+--------------------+---------------+-----------------+-------------+
; led          ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; ~ALTERA_TDO~ ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
+--------------+--------------+-------------------+-------------------------+-------------------------+---------------+---------------------+----------------+------------------+--------+------------------+------------------------+------------------------+--------------+---------------+-----------------+-------+---------------------+--------------------+---------------+-----------------+-------------+


+---------------------------------------------------------------------------------+
; Input Transition Times                                                          ;
+---------------------+-----------------------+-----------------+-----------------+
; Pin                 ; I/O Standard          ; 10-90 Rise Time ; 90-10 Fall Time ;
+---------------------+-----------------------+-----------------+-----------------+
; c[1]                ; 3.3-V LVTTL           ; 2640 ps         ; 2640 ps         ;
; key2                ; 3.3-V LVTTL           ; 2640 ps         ; 2640 ps         ;
; c[2]                ; 3.3-V LVTTL           ; 2640 ps         ; 2640 ps         ;
; key1                ; 3.3-V LVTTL           ; 2640 ps         ; 2640 ps         ;
; c[3]                ; 3.3-V LVTTL           ; 2640 ps         ; 2640 ps         ;
; c[0]                ; 3.3-V LVTTL           ; 2640 ps         ; 2640 ps         ;
; ~ALTERA_TMS~        ; 3.3 V Schmitt Trigger ; 2640 ps         ; 2640 ps         ;
; ~ALTERA_TCK~        ; 3.3 V Schmitt Trigger ; 2640 ps         ; 2640 ps         ;
; ~ALTERA_TDI~        ; 3.3 V Schmitt Trigger ; 2640 ps         ; 2640 ps         ;
; ~ALTERA_CONFIG_SEL~ ; 3.3-V LVTTL           ; 2640 ps         ; 2640 ps         ;
; ~ALTERA_nCONFIG~    ; 3.3 V Schmitt Trigger ; 2640 ps         ; 2640 ps         ;
; ~ALTERA_nSTATUS~    ; 3.3 V Schmitt Trigger ; 2640 ps         ; 2640 ps         ;
; ~ALTERA_CONF_DONE~  ; 3.3 V Schmitt Trigger ; 2640 ps         ; 2640 ps         ;
+---------------------+-----------------------+-----------------+-----------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Signal Integrity Metrics (Slow 1200mv n40c Model)                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                         ;
+--------------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+
; Pin          ; I/O Standard ; Board Delay on Rise ; Board Delay on Fall ; Steady State Voh at FPGA Pin ; Steady State Vol at FPGA Pin ; Voh Max at FPGA Pin ; Vol Min at FPGA Pin ; Ringback Voltage on Rise at FPGA Pin ; Ringback Voltage on Fall at FPGA Pin ; 10-90 Rise Time at FPGA Pin ; 90-10 Fall Time at FPGA Pin ; Monotonic Rise at FPGA Pin ; Monotonic Fall at FPGA Pin ; Steady State Voh at Far-end ; Steady State Vol at Far-end ; Voh Max at Far-end ; Vol Min at Far-end ; Ringback Voltage on Rise at Far-end ; Ringback Voltage on Fall at Far-end ; 10-90 Rise Time at Far-end ; 90-10 Fall Time at Far-end ; Monotonic Rise at Far-end ; Monotonic Fall at Far-end ;
+--------------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+
; led          ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 2.03e-08 V                   ; 3.19 V              ; -0.12 V             ; 0.339 V                              ; 0.337 V                              ; 4.77e-10 s                  ; 6.6e-10 s                   ; No                         ; No                         ; 3.08 V                      ; 2.03e-08 V                  ; 3.19 V             ; -0.12 V            ; 0.339 V                             ; 0.337 V                             ; 4.77e-10 s                 ; 6.6e-10 s                  ; No                        ; No                        ;
; ~ALTERA_TDO~ ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 2.03e-08 V                   ; 3.19 V              ; -0.12 V             ; 0.339 V                              ; 0.337 V                              ; 4.77e-10 s                  ; 6.6e-10 s                   ; No                         ; No                         ; 3.08 V                      ; 2.03e-08 V                  ; 3.19 V             ; -0.12 V            ; 0.339 V                             ; 0.337 V                             ; 4.77e-10 s                 ; 6.6e-10 s                  ; No                        ; No                        ;
+--------------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Signal Integrity Metrics (Slow 1200mv 100c Model)                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                         ;
+--------------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+
; Pin          ; I/O Standard ; Board Delay on Rise ; Board Delay on Fall ; Steady State Voh at FPGA Pin ; Steady State Vol at FPGA Pin ; Voh Max at FPGA Pin ; Vol Min at FPGA Pin ; Ringback Voltage on Rise at FPGA Pin ; Ringback Voltage on Fall at FPGA Pin ; 10-90 Rise Time at FPGA Pin ; 90-10 Fall Time at FPGA Pin ; Monotonic Rise at FPGA Pin ; Monotonic Fall at FPGA Pin ; Steady State Voh at Far-end ; Steady State Vol at Far-end ; Voh Max at Far-end ; Vol Min at Far-end ; Ringback Voltage on Rise at Far-end ; Ringback Voltage on Fall at Far-end ; 10-90 Rise Time at Far-end ; 90-10 Fall Time at Far-end ; Monotonic Rise at Far-end ; Monotonic Fall at Far-end ;
+--------------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+
; led          ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 8.84e-06 V                   ; 3.13 V              ; -0.0538 V           ; 0.304 V                              ; 0.318 V                              ; 6.92e-10 s                  ; 8.66e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 8.84e-06 V                  ; 3.13 V             ; -0.0538 V          ; 0.304 V                             ; 0.318 V                             ; 6.92e-10 s                 ; 8.66e-10 s                 ; No                        ; No                        ;
; ~ALTERA_TDO~ ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 8.84e-06 V                   ; 3.13 V              ; -0.0538 V           ; 0.304 V                              ; 0.318 V                              ; 6.92e-10 s                  ; 8.66e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 8.84e-06 V                  ; 3.13 V             ; -0.0538 V          ; 0.304 V                             ; 0.318 V                             ; 6.92e-10 s                 ; 8.66e-10 s                 ; No                        ; No                        ;
+--------------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Signal Integrity Metrics (Fast 1200mv n40c Model)                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                         ;
+--------------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+
; Pin          ; I/O Standard ; Board Delay on Rise ; Board Delay on Fall ; Steady State Voh at FPGA Pin ; Steady State Vol at FPGA Pin ; Voh Max at FPGA Pin ; Vol Min at FPGA Pin ; Ringback Voltage on Rise at FPGA Pin ; Ringback Voltage on Fall at FPGA Pin ; 10-90 Rise Time at FPGA Pin ; 90-10 Fall Time at FPGA Pin ; Monotonic Rise at FPGA Pin ; Monotonic Fall at FPGA Pin ; Steady State Voh at Far-end ; Steady State Vol at Far-end ; Voh Max at Far-end ; Vol Min at Far-end ; Ringback Voltage on Rise at Far-end ; Ringback Voltage on Fall at Far-end ; 10-90 Rise Time at Far-end ; 90-10 Fall Time at Far-end ; Monotonic Rise at Far-end ; Monotonic Fall at Far-end ;
+--------------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+
; led          ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 7.66e-08 V                   ; 3.64 V              ; -0.0317 V           ; 0.485 V                              ; 0.079 V                              ; 2.97e-10 s                  ; 4.44e-10 s                  ; No                         ; Yes                        ; 3.46 V                      ; 7.66e-08 V                  ; 3.64 V             ; -0.0317 V          ; 0.485 V                             ; 0.079 V                             ; 2.97e-10 s                 ; 4.44e-10 s                 ; No                        ; Yes                       ;
; ~ALTERA_TDO~ ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 7.66e-08 V                   ; 3.64 V              ; -0.0317 V           ; 0.485 V                              ; 0.079 V                              ; 2.97e-10 s                  ; 4.44e-10 s                  ; No                         ; Yes                        ; 3.46 V                      ; 7.66e-08 V                  ; 3.64 V             ; -0.0317 V          ; 0.485 V                             ; 0.079 V                             ; 2.97e-10 s                 ; 4.44e-10 s                 ; No                        ; Yes                       ;
+--------------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+


-------------------
; Clock Transfers ;
-------------------
Nothing to report.


---------------
; Report TCCS ;
---------------
No dedicated SERDES Transmitter circuitry present in device or used in design


---------------
; Report RSKM ;
---------------
No non-DPA dedicated SERDES Receiver circuitry present in device or used in design


+------------------------------------------------+
; Unconstrained Paths                            ;
+---------------------------------+-------+------+
; Property                        ; Setup ; Hold ;
+---------------------------------+-------+------+
; Illegal Clocks                  ; 0     ; 0    ;
; Unconstrained Clocks            ; 0     ; 0    ;
; Unconstrained Input Ports       ; 6     ; 6    ;
; Unconstrained Input Port Paths  ; 6     ; 6    ;
; Unconstrained Output Ports      ; 1     ; 1    ;
; Unconstrained Output Port Paths ; 6     ; 6    ;
+---------------------------------+-------+------+


+------------------------------------+
; TimeQuest Timing Analyzer Messages ;
+------------------------------------+
Info: *******************************************************************
Info: Running Quartus II 64-Bit TimeQuest Timing Analyzer
    Info: Version 15.0.0 Build 145 04/22/2015 SJ Full Version
    Info: Processing started: Mon Jan 09 15:37:09 2017
Info: Command: quartus_sta mux41 -c mux41
Info: qsta_default_script.tcl version: #11
Info (11104): Parallel Compilation has detected 4 hyper-threaded processors. However, the extra hyper-threaded processors will not be used by default. Parallel Compilation will use 2 of the 2 physical processors detected instead.
Info (21077): Low junction temperature is -40 degrees C
Info (21077): High junction temperature is 100 degrees C
Critical Warning (332012): Synopsys Design Constraints File file not found: 'mux41.sdc'. A Synopsys Design Constraints File is required by the TimeQuest Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design.
Info (332142): No user constrained base clocks found in the design. Calling "derive_clocks -period 1.0"
Info (332096): The command derive_clocks did not find any clocks to derive.  No clocks were created or changed.
Warning (332068): No clocks defined in design.
Info (332143): No user constrained clock uncertainty found in the design. Calling "derive_clock_uncertainty"
Info (332154): The derive_clock_uncertainty command did not apply clock uncertainty to any clock-to-clock transfers.
Info: Found TIMEQUEST_REPORT_SCRIPT_INCLUDE_DEFAULT_ANALYSIS = ON
Info (332159): No clocks to report
Info: Analyzing Slow 1200mV 100C Model
Info (332140): No fmax paths to report
Info: Can't run Report Timing Closure Recommendations. The current device family is not supported.
Info (332140): No Setup paths to report
Info (332140): No Hold paths to report
Info (332140): No Recovery paths to report
Info (332140): No Removal paths to report
Info (332140): No Minimum Pulse Width paths to report
Info (332001): The selected device family is not supported by the report_metastability command.
Info: Analyzing Slow 1200mV -40C Model
Info (334003): Started post-fitting delay annotation
Warning (12535): Advance timing characteristics for device 10M02SCM153I7G. Delays will change in future releases.
Info (334004): Delay annotation completed successfully
Info (332142): No user constrained base clocks found in the design. Calling "derive_clocks -period 1.0"
Info (332096): The command derive_clocks did not find any clocks to derive.  No clocks were created or changed.
Warning (332068): No clocks defined in design.
Info (332154): The derive_clock_uncertainty command did not apply clock uncertainty to any clock-to-clock transfers.
Info (332140): No fmax paths to report
Info (332140): No Setup paths to report
Info (332140): No Hold paths to report
Info (332140): No Recovery paths to report
Info (332140): No Removal paths to report
Info (332140): No Minimum Pulse Width paths to report
Info (332001): The selected device family is not supported by the report_metastability command.
Info: Analyzing Fast 1200mV -40C Model
Info (332142): No user constrained base clocks found in the design. Calling "derive_clocks -period 1.0"
Info (332096): The command derive_clocks did not find any clocks to derive.  No clocks were created or changed.
Warning (332068): No clocks defined in design.
Info (332154): The derive_clock_uncertainty command did not apply clock uncertainty to any clock-to-clock transfers.
Info (332140): No Setup paths to report
Info (332140): No Hold paths to report
Info (332140): No Recovery paths to report
Info (332140): No Removal paths to report
Info (332140): No Minimum Pulse Width paths to report
Info (332001): The selected device family is not supported by the report_metastability command.
Info (332102): Design is not fully constrained for setup requirements
Info (332102): Design is not fully constrained for hold requirements
Info: Quartus II 64-Bit TimeQuest Timing Analyzer was successful. 0 errors, 5 warnings
    Info: Peak virtual memory: 722 megabytes
    Info: Processing ended: Mon Jan 09 15:37:13 2017
    Info: Elapsed time: 00:00:04
    Info: Total CPU time (on all processors): 00:00:04


