//=========================================================
// src/InitDevice.c: generated by Hardware Configurator
//
// This file will be regenerated when saving a document.
// leave the sections inside the "$[...]" comment tags alone
// or they will be overwritten!
//=========================================================

// USER INCLUDES
#include <SI_EFM8UB2_Register_Enums.h>
#include "InitDevice.h"

// USER PROTOTYPES
// USER FUNCTIONS

// $[Library Includes]
// [Library Includes]$

//==============================================================================
// enter_DefaultMode_from_RESET
//==============================================================================
extern void enter_DefaultMode_from_RESET(void)
{
  // $[Config Calls]
  // Save the SFRPAGE
  uint8_t SFRPAGE_save = SFRPAGE;
  PCA_0_enter_DefaultMode_from_RESET();
  PORTS_0_enter_DefaultMode_from_RESET();
  PORTS_1_enter_DefaultMode_from_RESET();
  PORTS_2_enter_DefaultMode_from_RESET();
  PBCFG_0_enter_DefaultMode_from_RESET();
  ADC_0_enter_DefaultMode_from_RESET();
  VREF_0_enter_DefaultMode_from_RESET();
  RSTSRC_0_enter_DefaultMode_from_RESET();
  HFOSC_0_enter_DefaultMode_from_RESET();
  CLOCK_0_enter_DefaultMode_from_RESET();
  CIP51_0_enter_DefaultMode_from_RESET();
  TIMER01_0_enter_DefaultMode_from_RESET();
  TIMER16_2_enter_DefaultMode_from_RESET();
  TIMER_SETUP_0_enter_DefaultMode_from_RESET();
  UART_0_enter_DefaultMode_from_RESET();
  INTERRUPT_0_enter_DefaultMode_from_RESET();
  // Restore the SFRPAGE
  SFRPAGE = SFRPAGE_save;
  // [Config Calls]$

}

extern void CLOCK_0_enter_DefaultMode_from_RESET(void)
{
  // $[CLKSEL - Clock Select]
  // [CLKSEL - Clock Select]$

}

extern void PORTS_0_enter_DefaultMode_from_RESET(void)
{
  // $[P0 - Port 0 Pin Latch]
  // [P0 - Port 0 Pin Latch]$

  // $[P0MDOUT - Port 0 Output Mode]
  /*
   // P0.0 output is push-pull
   // P0.1 output is open-drain
   // P0.2 output is open-drain
   // P0.3 output is open-drain
   // P0.4 output is push-pull
   // P0.5 output is open-drain
   // P0.6 output is open-drain
   // P0.7 output is open-drain
   */
  P0MDOUT = P0MDOUT_B0__PUSH_PULL
            | P0MDOUT_B1__OPEN_DRAIN
            | P0MDOUT_B2__OPEN_DRAIN
            | P0MDOUT_B3__OPEN_DRAIN
            | P0MDOUT_B4__PUSH_PULL
            | P0MDOUT_B5__OPEN_DRAIN
            | P0MDOUT_B6__OPEN_DRAIN
            | P0MDOUT_B7__OPEN_DRAIN;
  // [P0MDOUT - Port 0 Output Mode]$

  // $[P0MDIN - Port 0 Input Mode]
  // [P0MDIN - Port 0 Input Mode]$

  // $[P0SKIP - Port 0 Skip]
  // [P0SKIP - Port 0 Skip]$

}

extern void PORTS_1_enter_DefaultMode_from_RESET(void)
{
  // $[P1 - Port 1 Pin Latch]
  // [P1 - Port 1 Pin Latch]$

  // $[P1MDOUT - Port 1 Output Mode]
  /*
   // P1.0 output is open-drain
   // P1.1 output is open-drain
   // P1.2 output is open-drain
   // P1.3 output is open-drain
   // P1.4 output is open-drain
   // P1.5 output is open-drain
   // P1.6 output is push-pull
   // P1.7 output is open-drain
   */
  P1MDOUT = P1MDOUT_B0__OPEN_DRAIN
            | P1MDOUT_B1__OPEN_DRAIN
            | P1MDOUT_B2__OPEN_DRAIN
            | P1MDOUT_B3__OPEN_DRAIN
            | P1MDOUT_B4__OPEN_DRAIN
            | P1MDOUT_B5__OPEN_DRAIN
            | P1MDOUT_B6__PUSH_PULL
            | P1MDOUT_B7__OPEN_DRAIN;
  // [P1MDOUT - Port 1 Output Mode]$

  // $[P1MDIN - Port 1 Input Mode]
  /*
   // P1.0 pin is configured for digital mode
   // P1.1 pin is configured for digital mode
   // P1.2 pin is configured for digital mode
   // P1.3 pin is configured for digital mode
   // P1.4 pin is configured for digital mode
   // P1.5 pin is configured for analog mode
   // P1.6 pin is configured for digital mode
   // P1.7 pin is configured for digital mode
   */
  P1MDIN = P1MDIN_B0__DIGITAL | P1MDIN_B1__DIGITAL | P1MDIN_B2__DIGITAL
           | P1MDIN_B3__DIGITAL
           | P1MDIN_B4__DIGITAL | P1MDIN_B5__ANALOG
           | P1MDIN_B6__DIGITAL
           | P1MDIN_B7__DIGITAL;
  // [P1MDIN - Port 1 Input Mode]$

  // $[P1SKIP - Port 1 Skip]
  /*
   // P1.0 pin is not skipped by the crossbar
   // P1.1 pin is not skipped by the crossbar
   // P1.2 pin is not skipped by the crossbar
   // P1.3 pin is not skipped by the crossbar
   // P1.4 pin is not skipped by the crossbar
   // P1.5 pin is skipped by the crossbar
   // P1.6 pin is skipped by the crossbar
   // P1.7 pin is not skipped by the crossbar
   */
  P1SKIP = P1SKIP_B0__NOT_SKIPPED
           | P1SKIP_B1__NOT_SKIPPED
           | P1SKIP_B2__NOT_SKIPPED
           | P1SKIP_B3__NOT_SKIPPED
           | P1SKIP_B4__NOT_SKIPPED
           | P1SKIP_B5__SKIPPED
           | P1SKIP_B6__SKIPPED
           | P1SKIP_B7__NOT_SKIPPED;
  // [P1SKIP - Port 1 Skip]$

}

extern void PORTS_2_enter_DefaultMode_from_RESET(void)
{
  // $[P2 - Port 2 Pin Latch]
  // [P2 - Port 2 Pin Latch]$

  // $[P2MDOUT - Port 2 Output Mode]
  // [P2MDOUT - Port 2 Output Mode]$

  // $[P2MDIN - Port 2 Input Mode]
  /*
   // P2.0 pin is configured for digital mode
   // P2.1 pin is configured for digital mode
   // P2.2 pin is configured for digital mode
   // P2.3 pin is configured for digital mode
   // P2.4 pin is configured for digital mode
   // P2.5 pin is configured for analog mode
   // P2.6 pin is configured for digital mode
   // P2.7 pin is configured for digital mode
   */
  P2MDIN = P2MDIN_B0__DIGITAL | P2MDIN_B1__DIGITAL | P2MDIN_B2__DIGITAL
           | P2MDIN_B3__DIGITAL
           | P2MDIN_B4__DIGITAL | P2MDIN_B5__ANALOG
           | P2MDIN_B6__DIGITAL
           | P2MDIN_B7__DIGITAL;
  // [P2MDIN - Port 2 Input Mode]$

  // $[P2SKIP - Port 2 Skip]
  /*
   // P2.0 pin is not skipped by the crossbar
   // P2.1 pin is not skipped by the crossbar
   // P2.2 pin is not skipped by the crossbar
   // P2.3 pin is not skipped by the crossbar
   // P2.4 pin is not skipped by the crossbar
   // P2.5 pin is skipped by the crossbar
   // P2.6 pin is not skipped by the crossbar
   // P2.7 pin is not skipped by the crossbar
   */
  P2SKIP = P2SKIP_B0__NOT_SKIPPED
           | P2SKIP_B1__NOT_SKIPPED
           | P2SKIP_B2__NOT_SKIPPED
           | P2SKIP_B3__NOT_SKIPPED
           | P2SKIP_B4__NOT_SKIPPED
           | P2SKIP_B5__SKIPPED
           | P2SKIP_B6__NOT_SKIPPED
           | P2SKIP_B7__NOT_SKIPPED;
  // [P2SKIP - Port 2 Skip]$

}

extern void PBCFG_0_enter_DefaultMode_from_RESET(void)
{
  // $[XBR1 - Port I/O Crossbar 1]
  /*
   // Weak Pullups enabled 
   // Crossbar enabled
   // All PCA I/O unavailable at Port pins
   // ECI unavailable at Port pin
   // T0 unavailable at Port pin
   // T1 unavailable at Port pin
   */
  XBR1 = XBR1_WEAKPUD__PULL_UPS_ENABLED
         | XBR1_XBARE__ENABLED
         | XBR1_PCA0ME__DISABLED
         | XBR1_ECIE__DISABLED
         | XBR1_T0E__DISABLED
         | XBR1_T1E__DISABLED;
  // [XBR1 - Port I/O Crossbar 1]$

  // $[XBR0 - Port I/O Crossbar 0]
  /*
   // UART0 TX, RX routed to Port pins P0.4 and P0.5
   // SPI I/O unavailable at Port pins
   // SMBus 0 I/O unavailable at Port pins
   // CP0 unavailable at Port pin
   // Asynchronous CP0 unavailable at Port pin
   // CP1 unavailable at Port pin
   // Asynchronous CP1 unavailable at Port pin
   // SYSCLK unavailable at Port pin
   */
  XBR0 = XBR0_URT0E__ENABLED | XBR0_SPI0E__DISABLED | XBR0_SMB0E__DISABLED
         | XBR0_CP0E__DISABLED
         | XBR0_CP0AE__DISABLED | XBR0_CP1E__DISABLED
         | XBR0_CP1AE__DISABLED
         | XBR0_SYSCKE__DISABLED;
  // [XBR0 - Port I/O Crossbar 0]$

  // $[XBR2 - Port I/O Crossbar 2]
  // [XBR2 - Port I/O Crossbar 2]$

}

extern void ADC_0_enter_DefaultMode_from_RESET(void)
{
  // $[ADC0CF - ADC0 Configuration]
  /*
   // Data in the ADC0H:ADC0L registers is right-justified
   // SAR Clock Divider = 0x01
   */
  ADC0CF = ADC0CF_ADLJST__RIGHT_JUSTIFIED | (0x01 << ADC0CF_ADSC__SHIFT);
  // [ADC0CF - ADC0 Configuration]$

  // $[ADC0GTH - ADC0 Greater-Than High Byte]
  // [ADC0GTH - ADC0 Greater-Than High Byte]$

  // $[ADC0GTL - ADC0 Greater-Than Low Byte]
  // [ADC0GTL - ADC0 Greater-Than Low Byte]$

  // $[ADC0LTH - ADC0 Less-Than High Byte]
  // [ADC0LTH - ADC0 Less-Than High Byte]$

  // $[ADC0LTL - ADC0 Less-Than Low Byte]
  // [ADC0LTL - ADC0 Less-Than Low Byte]$

  // $[AMX0N - AMUX0 Negative Multiplexer Selection]
  /*
   // Ground 
   */
  AMX0N = AMX0N_AMX0N__GND;
  // [AMX0N - AMUX0 Negative Multiplexer Selection]$

  // $[AMX0P - AMUX0 Positive Multiplexer Selection]
  /*
   // Select ADC0P.4
   */
  AMX0P = AMX0P_AMX0P__ADC0P4;
  // [AMX0P - AMUX0 Positive Multiplexer Selection]$

  // $[ADC0CN0 - ADC0 Control]
  /*
   // ADC0 Enabled 
   // ADC0 conversion initiated on overflow of Timer 2
   */
  ADC0CN0 &= ~ADC0CN0_ADCM__FMASK;
  ADC0CN0 |= ADC0CN0_ADEN__ENABLED
             | ADC0CN0_ADCM__TIMER2;
  // [ADC0CN0 - ADC0 Control]$

}

extern void RSTSRC_0_enter_DefaultMode_from_RESET(void)
{
  // $[RSTSRC - Reset Source]
  /*
   // A power-on or supply monitor reset occurred
   // A missing clock detector reset occurred
   // A Comparator 0 reset did not occur
   // A USB0 reset did not occur
   */
  RSTSRC = RSTSRC_PORSF__SET | RSTSRC_MCDRSF__SET | RSTSRC_C0RSEF__NOT_SET
           | RSTSRC_USBRSF__NOT_SET;
  // [RSTSRC - Reset Source]$

}

extern void PCA_0_enter_DefaultMode_from_RESET(void)
{
  // $[PCA0MD - PCA Mode]
  /*
   // Disable Watchdog Timer
   // System clock divided by 12
   // PCA continues to function normally while the system controller is in
   //     Idle Mode
   // Disable the CF interrupt
   // Disable Watchdog Timer
   // Watchdog Timer Enable unlocked
   */
  SFRPAGE = 0x00;
  PCA0MD &= ~PCA0MD_WDTE__BMASK;
  PCA0MD = PCA0MD_CPS__SYSCLK_DIV_12
           | PCA0MD_CIDL__NORMAL
           | PCA0MD_ECF__OVF_INT_DISABLED
           | PCA0MD_WDTE__DISABLED
           | PCA0MD_WDLCK__UNLOCKED;
  // [PCA0MD - PCA Mode]$

  // $[PCA0H - PCA Counter/Timer High Byte]
  // [PCA0H - PCA Counter/Timer High Byte]$

  // $[PCA0L - PCA Counter/Timer Low Byte]
  // [PCA0L - PCA Counter/Timer Low Byte]$

  // $[PCA0CN0 - PCA Control 0]
  // [PCA0CN0 - PCA Control 0]$

}

extern void TIMER16_2_enter_DefaultMode_from_RESET(void)
{
  // $[Timer Initialization]
  // Save Timer Configuration
  uint8_t TMR2CN0_TR2_save;
  TMR2CN0_TR2_save = TMR2CN0 & TMR2CN0_TR2__BMASK;
  // Stop Timer
  TMR2CN0 &= ~(TMR2CN0_TR2__BMASK);
  // [Timer Initialization]$

  // $[TMR2CN0 - Timer 2 Control]
  // [TMR2CN0 - Timer 2 Control]$

  // $[TMR2H - Timer 2 High Byte]
  /*
   // Timer 2 High Byte = 0xFF
   */
  TMR2H = (0xFF << TMR2H_TMR2H__SHIFT);
  // [TMR2H - Timer 2 High Byte]$

  // $[TMR2L - Timer 2 Low Byte]
  /*
   // Timer 2 Low Byte = 0xFF
   */
  TMR2L = (0xFF << TMR2L_TMR2L__SHIFT);
  // [TMR2L - Timer 2 Low Byte]$

  // $[TMR2RLH - Timer 2 Reload High Byte]
  /*
   // Timer 2 Reload High Byte = 0xFF
   */
  TMR2RLH = (0xFF << TMR2RLH_TMR2RLH__SHIFT);
  // [TMR2RLH - Timer 2 Reload High Byte]$

  // $[TMR2RLL - Timer 2 Reload Low Byte]
  /*
   // Timer 2 Reload Low Byte = 0x10
   */
  TMR2RLL = (0x10 << TMR2RLL_TMR2RLL__SHIFT);
  // [TMR2RLL - Timer 2 Reload Low Byte]$

  // $[TMR2CN0]
  /*
   // Start Timer 2 running
   */
  TMR2CN0 |= TMR2CN0_TR2__RUN;
  // [TMR2CN0]$

  // $[Timer Restoration]
  // Restore Timer Configuration
  TMR2CN0 |= TMR2CN0_TR2_save;
  // [Timer Restoration]$

}

extern void TIMER_SETUP_0_enter_DefaultMode_from_RESET(void)
{
  // $[CKCON0 - Clock Control 0]
  /*
   // System clock divided by 12
   // Counter/Timer 0 uses the clock defined by the prescale field, SCA
   // Timer 2 high byte uses the clock defined by T2XCLK in TMR2CN0
   // Timer 2 low byte uses the system clock
   // Timer 3 high byte uses the clock defined by T3XCLK in TMR3CN0
   // Timer 3 low byte uses the clock defined by T3XCLK in TMR3CN0
   // Timer 1 uses the system clock
   */
  CKCON0 = CKCON0_SCA__SYSCLK_DIV_12
           | CKCON0_T0M__PRESCALE
           | CKCON0_T2MH__EXTERNAL_CLOCK
           | CKCON0_T2ML__SYSCLK
           | CKCON0_T3MH__EXTERNAL_CLOCK
           | CKCON0_T3ML__EXTERNAL_CLOCK
           | CKCON0_T1M__SYSCLK;
  // [CKCON0 - Clock Control 0]$

  // $[CKCON1 - Clock Control 1]
  // [CKCON1 - Clock Control 1]$

  // $[TMOD - Timer 0/1 Mode]
  /*
   // Mode 0, 13-bit Counter/Timer
   // Mode 2, 8-bit Counter/Timer with Auto-Reload
   // Timer Mode. Timer 0 increments on the clock defined by T0M in the
   //     CKCON0 register
   // Timer 0 enabled when TR0 = 1 irrespective of INT0 logic level
   // Timer Mode. Timer 1 increments on the clock defined by T1M in the
   //     CKCON0 register
   // Timer 1 enabled when TR1 = 1 irrespective of INT1 logic level
   */
  TMOD = TMOD_T0M__MODE0
         | TMOD_T1M__MODE2
         | TMOD_CT0__TIMER
         | TMOD_GATE0__DISABLED
         | TMOD_CT1__TIMER
         | TMOD_GATE1__DISABLED;
  // [TMOD - Timer 0/1 Mode]$

  // $[TCON - Timer 0/1 Control]
  /*
   // Start Timer 1 running
   */
  TCON |= TCON_TR1__RUN;
  // [TCON - Timer 0/1 Control]$

}

extern void VREF_0_enter_DefaultMode_from_RESET(void)
{
  // $[REF0CN - Voltage Reference Control]
  /*
   // Disable the internal Temperature Sensor
   // Disable the internal reference buffer
   // The on-chip voltage reference buffer gain is 2
   // The REFSL bit selects the voltage reference source
   // Use VDD as the voltage reference
   */
  REF0CN = REF0CN_TEMPE__DISABLED
           | REF0CN_REFBE__DISABLED
           | REF0CN_REFBGS__GAIN_2
           | REF0CN_REGOVR__REFSL
           | REF0CN_REFSL__VDD;
  // [REF0CN - Voltage Reference Control]$

}

extern void TIMER01_0_enter_DefaultMode_from_RESET(void)
{
  // $[Timer Initialization]
  //Save Timer Configuration
  uint8_t TCON_save;
  TCON_save = TCON;
  //Stop Timers
  TCON &= ~TCON_TR0__BMASK & ~TCON_TR1__BMASK;

  // [Timer Initialization]$

  // $[TH0 - Timer 0 High Byte]
  // [TH0 - Timer 0 High Byte]$

  // $[TL0 - Timer 0 Low Byte]
  // [TL0 - Timer 0 Low Byte]$

  // $[TH1 - Timer 1 High Byte]
  /*
   // Timer 1 High Byte = 0xCC
   */
  TH1 = (0xCC << TH1_TH1__SHIFT);
  // [TH1 - Timer 1 High Byte]$

  // $[TL1 - Timer 1 Low Byte]
  /*
   // Timer 1 Low Byte = 0xFF
   */
  TL1 = (0xFF << TL1_TL1__SHIFT);
  // [TL1 - Timer 1 Low Byte]$

  // $[Timer Restoration]
  //Restore Timer Configuration
  TCON |= (TCON_save & TCON_TR0__BMASK) | (TCON_save & TCON_TR1__BMASK);

  // [Timer Restoration]$

}

extern void UART_0_enter_DefaultMode_from_RESET(void)
{
  // $[SCON0 - UART0 Serial Port Control]
  /*
   // UART0 reception enabled
   */
  SCON0 |= SCON0_REN__RECEIVE_ENABLED;
  // [SCON0 - UART0 Serial Port Control]$

}

extern void INTERRUPT_0_enter_DefaultMode_from_RESET(void)
{
  // $[EIE1 - Extended Interrupt Enable 1]
  /*
   // Enable interrupt requests generated by the ADINT flag
   // Disable ADC0 Window Comparison interrupt
   // Disable CP0 interrupts
   // Disable CP1 interrupts
   // Disable all PCA0 interrupts
   // Disable all SMB0 interrupts
   // Disable Timer 3 interrupts
   // Disable all USB0 interrupts
   */
  EIE1 = EIE1_EADC0__ENABLED | EIE1_EWADC0__DISABLED | EIE1_ECP0__DISABLED
         | EIE1_ECP1__DISABLED
         | EIE1_EPCA0__DISABLED | EIE1_ESMB0__DISABLED
         | EIE1_ET3__DISABLED
         | EIE1_EUSB0__DISABLED;
  // [EIE1 - Extended Interrupt Enable 1]$

  // $[EIP1 - Extended Interrupt Priority 1]
  // [EIP1 - Extended Interrupt Priority 1]$

  // $[IE - Interrupt Enable]
  /*
   // Enable each interrupt according to its individual mask setting
   // Disable external interrupt 0
   // Disable external interrupt 1
   // Disable all SPI0 interrupts
   // Disable all Timer 0 interrupt
   // Disable all Timer 1 interrupt
   // Disable Timer 2 interrupt
   // Disable UART0 interrupt
   */
  IE = IE_EA__ENABLED | IE_EX0__DISABLED | IE_EX1__DISABLED | IE_ESPI0__DISABLED
       | IE_ET0__DISABLED
       | IE_ET1__DISABLED | IE_ET2__DISABLED | IE_ES0__DISABLED;
  // [IE - Interrupt Enable]$

  // $[IP - Interrupt Priority]
  // [IP - Interrupt Priority]$

  // $[EIE2 - Extended Interrupt Enable 2]
  // [EIE2 - Extended Interrupt Enable 2]$

  // $[EIP2 - Extended Interrupt Priority 2]
  // [EIP2 - Extended Interrupt Priority 2]$

}

extern void HFOSC_0_enter_DefaultMode_from_RESET(void)
{
  // $[HFO0CN - High Frequency Oscillator Control]
  /*
   // SYSCLK can be derived from Internal H-F Oscillator divided by 1 
   */
  HFO0CN |= HFO0CN_IFCN__SYSCLK_DIV_1;
  // [HFO0CN - High Frequency Oscillator Control]$

}

extern void CIP51_0_enter_DefaultMode_from_RESET(void)
{
  // $[PFE0CN - Prefetch Engine Control]
  /*
   // Each byte of a firmware flash write is written individually
   // Disable the prefetch engine 
   */
  PFE0CN = PFE0CN_FLBWE__BLOCK_WRITE_DISABLED | PFE0CN_PFEN__DISABLED;
  // [PFE0CN - Prefetch Engine Control]$

}

