
AVRASM ver. 2.2.8  C:\Users\gridar\Documents\Atmel Studio\Projects\Microchip_studio\Library\AVR\AVR.asm Sun Sep 24 17:09:04 2023

[builtin](2): Including file 'C:/Program Files (x86)\Atmel\Studio\7.0\Packs\atmel\ATmega_DFP\1.7.374\avrasm\inc\m2560def.inc'
C:\Users\gridar\Documents\Atmel Studio\Projects\Microchip_studio\Library\AVR\AVR.asm(5): Including file 'C:\Users\gridar\Documents\Atmel Studio\Projects\Microchip_studio\Library\AVR\Main/Includes.inc'
C:\Users\gridar\Documents\Atmel Studio\Projects\Microchip_studio\Library\AVR\Main/Includes.inc(1): Including file 'C:\Users\gridar\Documents\Atmel Studio\Projects\Microchip_studio\Library\AVR\Main/Constants.inc'
C:\Users\gridar\Documents\Atmel Studio\Projects\Microchip_studio\Library\AVR\Main/Includes.inc(2): Including file 'C:\Users\gridar\Documents\Atmel Studio\Projects\Microchip_studio\Library\AVR\Config.inc'
C:\Users\gridar\Documents\Atmel Studio\Projects\Microchip_studio\Library\AVR\Config.inc(98): Including file 'C:/Program Files (x86)\Atmel\Studio\7.0\Packs\atmel\ATmega_DFP\1.7.374\avrasm\inc\m2560def.inc'
C:\Users\gridar\Documents\Atmel Studio\Projects\Microchip_studio\Library\AVR\Main/Includes.inc(3): Including file 'C:\Users\gridar\Documents\Atmel Studio\Projects\Microchip_studio\Library\AVR\Main/Relative.inc'
C:\Users\gridar\Documents\Atmel Studio\Projects\Microchip_studio\Library\AVR\Main/Includes.inc(15): Including file 'C:\Users\gridar\Documents\Atmel Studio\Projects\Microchip_studio\Library\AVR\Main/Interrupts/Vectors.inc'
C:\Users\gridar\Documents\Atmel Studio\Projects\Microchip_studio\Library\AVR\Main/Interrupts/Vectors.inc(28): Including file 'C:\Users\gridar\Documents\Atmel Studio\Projects\Microchip_studio\Library\AVR\Main/Interrupts/Vectors640_1280_1281_2560_2561.inc'
C:\Users\gridar\Documents\Atmel Studio\Projects\Microchip_studio\Library\AVR\Main/Includes.inc(17): Including file 'C:\Users\gridar\Documents\Atmel Studio\Projects\Microchip_studio\Library\AVR\Main/Macros.inc'
C:\Users\gridar\Documents\Atmel Studio\Projects\Microchip_studio\Library\AVR\Main/Includes.inc(18): Including file 'C:\Users\gridar\Documents\Atmel Studio\Projects\Microchip_studio\Library\AVR\Main/Time_Cycles.inc'
C:\Users\gridar\Documents\Atmel Studio\Projects\Microchip_studio\Library\AVR\Main/Includes.inc(22): Including file 'C:\Users\gridar\Documents\Atmel Studio\Projects\Microchip_studio\Library\AVR\Main/Modules.inc'
C:\Users\gridar\Documents\Atmel Studio\Projects\Microchip_studio\Library\AVR\Main/Modules.inc(22): Including file 'C:\Users\gridar\Documents\Atmel Studio\Projects\Microchip_studio\Library\AVR\Modules/CRC/CRC_Includes.inc'
C:\Users\gridar\Documents\Atmel Studio\Projects\Microchip_studio\Library\AVR\Modules/CRC/CRC_Includes.inc(1): Including file 'C:\Users\gridar\Documents\Atmel Studio\Projects\Microchip_studio\Library\AVR\Modules/CRC/CRC_Constants.inc'
C:\Users\gridar\Documents\Atmel Studio\Projects\Microchip_studio\Library\AVR\Modules/CRC/CRC_Includes.inc(2): Including file 'C:\Users\gridar\Documents\Atmel Studio\Projects\Microchip_studio\Library\AVR\Modules/CRC/CRC_Calculate.inc'
C:\Users\gridar\Documents\Atmel Studio\Projects\Microchip_studio\Library\AVR\Main/Modules.inc(23): Including file 'C:\Users\gridar\Documents\Atmel Studio\Projects\Microchip_studio\Library\AVR\Modules/OneWire/OneWire_Includes.inc'
C:\Users\gridar\Documents\Atmel Studio\Projects\Microchip_studio\Library\AVR\Modules/OneWire/OneWire_Includes.inc(2): Including file 'C:\Users\gridar\Documents\Atmel Studio\Projects\Microchip_studio\Library\AVR\Modules/OneWire/OneWire_Constants.inc'
C:\Users\gridar\Documents\Atmel Studio\Projects\Microchip_studio\Library\AVR\Modules/OneWire/OneWire_Includes.inc(3): Including file 'C:\Users\gridar\Documents\Atmel Studio\Projects\Microchip_studio\Library\AVR\Modules/OneWire/OneWire_Set_Macs.inc'
C:\Users\gridar\Documents\Atmel Studio\Projects\Microchip_studio\Library\AVR\Modules/OneWire/OneWire_Includes.inc(4): Including file 'C:\Users\gridar\Documents\Atmel Studio\Projects\Microchip_studio\Library\AVR\Modules/Configs/OneWire_Config.inc'
C:\Users\gridar\Documents\Atmel Studio\Projects\Microchip_studio\Library\AVR\Modules/OneWire/OneWire_Includes.inc(6): Including file 'C:\Users\gridar\Documents\Atmel Studio\Projects\Microchip_studio\Library\AVR\Modules/OneWire/OneWire_Init.inc'
C:\Users\gridar\Documents\Atmel Studio\Projects\Microchip_studio\Library\AVR\Modules/OneWire/OneWire_Includes.inc(7): Including file 'C:\Users\gridar\Documents\Atmel Studio\Projects\Microchip_studio\Library\AVR\Modules/OneWire/OneWire_Times.inc'
C:\Users\gridar\Documents\Atmel Studio\Projects\Microchip_studio\Library\AVR\Modules/OneWire/OneWire_Includes.inc(9): Including file 'C:\Users\gridar\Documents\Atmel Studio\Projects\Microchip_studio\Library\AVR\Modules/OneWire/OneWire_CRCCheck.inc'
C:\Users\gridar\Documents\Atmel Studio\Projects\Microchip_studio\Library\AVR\Modules/OneWire/OneWire_Includes.inc(10): Including file 'C:\Users\gridar\Documents\Atmel Studio\Projects\Microchip_studio\Library\AVR\Modules/OneWire/OneWire_WriteBit.inc'
C:\Users\gridar\Documents\Atmel Studio\Projects\Microchip_studio\Library\AVR\Modules/OneWire/OneWire_Includes.inc(11): Including file 'C:\Users\gridar\Documents\Atmel Studio\Projects\Microchip_studio\Library\AVR\Modules/OneWire/OneWire_ReadBit.inc'
C:\Users\gridar\Documents\Atmel Studio\Projects\Microchip_studio\Library\AVR\Modules/OneWire/OneWire_Includes.inc(12): Including file 'C:\Users\gridar\Documents\Atmel Studio\Projects\Microchip_studio\Library\AVR\Modules/OneWire/OneWire_InitializationSequence.inc'
C:\Users\gridar\Documents\Atmel Studio\Projects\Microchip_studio\Library\AVR\Modules/OneWire/OneWire_Includes.inc(13): Including file 'C:\Users\gridar\Documents\Atmel Studio\Projects\Microchip_studio\Library\AVR\Modules/OneWire/OneWire_SendByte.inc'
C:\Users\gridar\Documents\Atmel Studio\Projects\Microchip_studio\Library\AVR\Modules/OneWire/OneWire_Includes.inc(14): Including file 'C:\Users\gridar\Documents\Atmel Studio\Projects\Microchip_studio\Library\AVR\Modules/OneWire/OneWire_SendROMCode.inc'
C:\Users\gridar\Documents\Atmel Studio\Projects\Microchip_studio\Library\AVR\Modules/OneWire/OneWire_Includes.inc(15): Including file 'C:\Users\gridar\Documents\Atmel Studio\Projects\Microchip_studio\Library\AVR\Modules/OneWire/OneWire_SendCommand.inc'
C:\Users\gridar\Documents\Atmel Studio\Projects\Microchip_studio\Library\AVR\Modules/OneWire/OneWire_Includes.inc(16): Including file 'C:\Users\gridar\Documents\Atmel Studio\Projects\Microchip_studio\Library\AVR\Modules/OneWire/OneWire_ReadBytes.inc'
C:\Users\gridar\Documents\Atmel Studio\Projects\Microchip_studio\Library\AVR\Modules/OneWire/OneWire_Includes.inc(17): Including file 'C:\Users\gridar\Documents\Atmel Studio\Projects\Microchip_studio\Library\AVR\Modules/OneWire/OneWire_SendConfByte.inc'
C:\Users\gridar\Documents\Atmel Studio\Projects\Microchip_studio\Library\AVR\Modules/OneWire/OneWire_Includes.inc(18): Including file 'C:\Users\gridar\Documents\Atmel Studio\Projects\Microchip_studio\Library\AVR\Modules/OneWire/OneWire_DeviceBusy.inc'
C:\Users\gridar\Documents\Atmel Studio\Projects\Microchip_studio\Library\AVR\Modules/OneWire/OneWire_Includes.inc(19): Including file 'C:\Users\gridar\Documents\Atmel Studio\Projects\Microchip_studio\Library\AVR\Modules/OneWire/OneWire_SearchROM.inc'
C:\Users\gridar\Documents\Atmel Studio\Projects\Microchip_studio\Library\AVR\Modules/OneWire/OneWire_Includes.inc(21): Including file 'C:\Users\gridar\Documents\Atmel Studio\Projects\Microchip_studio\Library\AVR\Modules/OneWire/OneWire_ReadROM.inc'
C:\Users\gridar\Documents\Atmel Studio\Projects\Microchip_studio\Library\AVR\Modules/OneWire/OneWire_Includes.inc(22): Including file 'C:\Users\gridar\Documents\Atmel Studio\Projects\Microchip_studio\Library\AVR\Modules/OneWire/OneWire_MatchROM.inc'
C:\Users\gridar\Documents\Atmel Studio\Projects\Microchip_studio\Library\AVR\Modules/OneWire/OneWire_Includes.inc(23): Including file 'C:\Users\gridar\Documents\Atmel Studio\Projects\Microchip_studio\Library\AVR\Modules/OneWire/OneWire_AlarmSearch.inc'
C:\Users\gridar\Documents\Atmel Studio\Projects\Microchip_studio\Library\AVR\Modules/OneWire/OneWire_Includes.inc(24): Including file 'C:\Users\gridar\Documents\Atmel Studio\Projects\Microchip_studio\Library\AVR\Modules/OneWire/OneWire_SkipROM.inc'
C:\Users\gridar\Documents\Atmel Studio\Projects\Microchip_studio\Library\AVR\Modules/OneWire/OneWire_Includes.inc(26): Including file 'C:\Users\gridar\Documents\Atmel Studio\Projects\Microchip_studio\Library\AVR\Modules/OneWire/OneWire_PowerSupply.inc'
C:\Users\gridar\Documents\Atmel Studio\Projects\Microchip_studio\Library\AVR\Modules/OneWire/OneWire_Includes.inc(27): Including file 'C:\Users\gridar\Documents\Atmel Studio\Projects\Microchip_studio\Library\AVR\Modules/OneWire/OneWire_ConvertTemperature.inc'
C:\Users\gridar\Documents\Atmel Studio\Projects\Microchip_studio\Library\AVR\Modules/OneWire/OneWire_Includes.inc(28): Including file 'C:\Users\gridar\Documents\Atmel Studio\Projects\Microchip_studio\Library\AVR\Modules/OneWire/OneWire_WriteScratchpad.inc'
C:\Users\gridar\Documents\Atmel Studio\Projects\Microchip_studio\Library\AVR\Modules/OneWire/OneWire_Includes.inc(29): Including file 'C:\Users\gridar\Documents\Atmel Studio\Projects\Microchip_studio\Library\AVR\Modules/OneWire/OneWire_CopyScratchpad.inc'
C:\Users\gridar\Documents\Atmel Studio\Projects\Microchip_studio\Library\AVR\Modules/OneWire/OneWire_Includes.inc(30): Including file 'C:\Users\gridar\Documents\Atmel Studio\Projects\Microchip_studio\Library\AVR\Modules/OneWire/OneWire_ReadScratchpad.inc'
C:\Users\gridar\Documents\Atmel Studio\Projects\Microchip_studio\Library\AVR\Modules/OneWire/OneWire_Includes.inc(31): Including file 'C:\Users\gridar\Documents\Atmel Studio\Projects\Microchip_studio\Library\AVR\Modules/OneWire/OneWire_Recall.inc'
C:\Users\gridar\Documents\Atmel Studio\Projects\Microchip_studio\Library\AVR\Modules/OneWire/OneWire_Includes.inc(34): Including file 'C:\Users\gridar\Documents\Atmel Studio\Projects\Microchip_studio\Library\AVR\Modules/OneWire/OneWire_TemperatureDataConvertation.inc'
C:\Users\gridar\Documents\Atmel Studio\Projects\Microchip_studio\Library\AVR\Modules/OneWire/OneWire_Includes.inc(35): Including file 'C:\Users\gridar\Documents\Atmel Studio\Projects\Microchip_studio\Library\AVR\Modules/OneWire/OneWire_Temperature.inc'
C:\Users\gridar\Documents\Atmel Studio\Projects\Microchip_studio\Library\AVR\Modules/OneWire/OneWire_Includes.inc(36): Including file 'C:\Users\gridar\Documents\Atmel Studio\Projects\Microchip_studio\Library\AVR\Modules/OneWire/OneWire_Labels.inc'
C:\Users\gridar\Documents\Atmel Studio\Projects\Microchip_studio\Library\AVR\Main/Includes.inc(25): Including file 'C:\Users\gridar\Documents\Atmel Studio\Projects\Microchip_studio\Library\AVR\Interrupts.inc'
C:\Users\gridar\Documents\Atmel Studio\Projects\Microchip_studio\Library\AVR\Main/Includes.inc(26): Including file 'C:\Users\gridar\Documents\Atmel Studio\Projects\Microchip_studio\Library\AVR\Main/Modules_Inits.inc'
C:\Users\gridar\Documents\Atmel Studio\Projects\Microchip_studio\Library\AVR\AVR.asm(8): Including file 'C:\Users\gridar\Documents\Atmel Studio\Projects\Microchip_studio\Library\AVR\Reset.inc'
[builtin](2): Including file 'C:/Program Files (x86)\Atmel\Studio\7.0\Packs\atmel\ATmega_DFP\1.7.374\avrasm\inc\m2560def.inc'
C:\Users\gridar\Documents\Atmel Studio\Projects\Microchip_studio\Library\AVR\AVR.asm(5): Including file 'C:\Users\gridar\Documents\Atmel Studio\Projects\Microchip_studio\Library\AVR\Main/Includes.inc'
C:\Users\gridar\Documents\Atmel Studio\Projects\Microchip_studio\Library\AVR\Main/Includes.inc(1): Including file 'C:\Users\gridar\Documents\Atmel Studio\Projects\Microchip_studio\Library\AVR\Main/Constants.inc'
C:\Users\gridar\Documents\Atmel Studio\Projects\Microchip_studio\Library\AVR\Main/Includes.inc(2): Including file 'C:\Users\gridar\Documents\Atmel Studio\Projects\Microchip_studio\Library\AVR\Config.inc'
C:\Users\gridar\Documents\Atmel Studio\Projects\Microchip_studio\Library\AVR\Config.inc(98): Including file 'C:/Program Files (x86)\Atmel\Studio\7.0\Packs\atmel\ATmega_DFP\1.7.374\avrasm\inc\m2560def.inc'
C:\Users\gridar\Documents\Atmel Studio\Projects\Microchip_studio\Library\AVR\Main/Includes.inc(3): Including file 'C:\Users\gridar\Documents\Atmel Studio\Projects\Microchip_studio\Library\AVR\Main/Relative.inc'
C:\Users\gridar\Documents\Atmel Studio\Projects\Microchip_studio\Library\AVR\Main/Includes.inc(15): Including file 'C:\Users\gridar\Documents\Atmel Studio\Projects\Microchip_studio\Library\AVR\Main/Interrupts/Vectors.inc'
C:\Users\gridar\Documents\Atmel Studio\Projects\Microchip_studio\Library\AVR\Main/Interrupts/Vectors.inc(28): Including file 'C:\Users\gridar\Documents\Atmel Studio\Projects\Microchip_studio\Library\AVR\Main/Interrupts/Vectors640_1280_1281_2560_2561.inc'
C:\Users\gridar\Documents\Atmel Studio\Projects\Microchip_studio\Library\AVR\Main/Includes.inc(17): Including file 'C:\Users\gridar\Documents\Atmel Studio\Projects\Microchip_studio\Library\AVR\Main/Macros.inc'
C:\Users\gridar\Documents\Atmel Studio\Projects\Microchip_studio\Library\AVR\Main/Includes.inc(18): Including file 'C:\Users\gridar\Documents\Atmel Studio\Projects\Microchip_studio\Library\AVR\Main/Time_Cycles.inc'
C:\Users\gridar\Documents\Atmel Studio\Projects\Microchip_studio\Library\AVR\Main/Includes.inc(22): Including file 'C:\Users\gridar\Documents\Atmel Studio\Projects\Microchip_studio\Library\AVR\Main/Modules.inc'
C:\Users\gridar\Documents\Atmel Studio\Projects\Microchip_studio\Library\AVR\Main/Modules.inc(22): Including file 'C:\Users\gridar\Documents\Atmel Studio\Projects\Microchip_studio\Library\AVR\Modules/CRC/CRC_Includes.inc'
C:\Users\gridar\Documents\Atmel Studio\Projects\Microchip_studio\Library\AVR\Modules/CRC/CRC_Includes.inc(1): Including file 'C:\Users\gridar\Documents\Atmel Studio\Projects\Microchip_studio\Library\AVR\Modules/CRC/CRC_Constants.inc'
C:\Users\gridar\Documents\Atmel Studio\Projects\Microchip_studio\Library\AVR\Modules/CRC/CRC_Includes.inc(2): Including file 'C:\Users\gridar\Documents\Atmel Studio\Projects\Microchip_studio\Library\AVR\Modules/CRC/CRC_Calculate.inc'
C:\Users\gridar\Documents\Atmel Studio\Projects\Microchip_studio\Library\AVR\Main/Modules.inc(23): Including file 'C:\Users\gridar\Documents\Atmel Studio\Projects\Microchip_studio\Library\AVR\Modules/OneWire/OneWire_Includes.inc'
C:\Users\gridar\Documents\Atmel Studio\Projects\Microchip_studio\Library\AVR\Modules/OneWire/OneWire_Includes.inc(2): Including file 'C:\Users\gridar\Documents\Atmel Studio\Projects\Microchip_studio\Library\AVR\Modules/OneWire/OneWire_Constants.inc'
C:\Users\gridar\Documents\Atmel Studio\Projects\Microchip_studio\Library\AVR\Modules/OneWire/OneWire_Includes.inc(3): Including file 'C:\Users\gridar\Documents\Atmel Studio\Projects\Microchip_studio\Library\AVR\Modules/OneWire/OneWire_Set_Macs.inc'
C:\Users\gridar\Documents\Atmel Studio\Projects\Microchip_studio\Library\AVR\Modules/OneWire/OneWire_Includes.inc(4): Including file 'C:\Users\gridar\Documents\Atmel Studio\Projects\Microchip_studio\Library\AVR\Modules/Configs/OneWire_Config.inc'
C:\Users\gridar\Documents\Atmel Studio\Projects\Microchip_studio\Library\AVR\Modules/OneWire/OneWire_Includes.inc(6): Including file 'C:\Users\gridar\Documents\Atmel Studio\Projects\Microchip_studio\Library\AVR\Modules/OneWire/OneWire_Init.inc'
C:\Users\gridar\Documents\Atmel Studio\Projects\Microchip_studio\Library\AVR\Modules/OneWire/OneWire_Includes.inc(7): Including file 'C:\Users\gridar\Documents\Atmel Studio\Projects\Microchip_studio\Library\AVR\Modules/OneWire/OneWire_Times.inc'
C:\Users\gridar\Documents\Atmel Studio\Projects\Microchip_studio\Library\AVR\Modules/OneWire/OneWire_Includes.inc(9): Including file 'C:\Users\gridar\Documents\Atmel Studio\Projects\Microchip_studio\Library\AVR\Modules/OneWire/OneWire_CRCCheck.inc'
C:\Users\gridar\Documents\Atmel Studio\Projects\Microchip_studio\Library\AVR\Modules/OneWire/OneWire_Includes.inc(10): Including file 'C:\Users\gridar\Documents\Atmel Studio\Projects\Microchip_studio\Library\AVR\Modules/OneWire/OneWire_WriteBit.inc'
C:\Users\gridar\Documents\Atmel Studio\Projects\Microchip_studio\Library\AVR\Modules/OneWire/OneWire_Includes.inc(11): Including file 'C:\Users\gridar\Documents\Atmel Studio\Projects\Microchip_studio\Library\AVR\Modules/OneWire/OneWire_ReadBit.inc'
C:\Users\gridar\Documents\Atmel Studio\Projects\Microchip_studio\Library\AVR\Modules/OneWire/OneWire_Includes.inc(12): Including file 'C:\Users\gridar\Documents\Atmel Studio\Projects\Microchip_studio\Library\AVR\Modules/OneWire/OneWire_InitializationSequence.inc'
C:\Users\gridar\Documents\Atmel Studio\Projects\Microchip_studio\Library\AVR\Modules/OneWire/OneWire_Includes.inc(13): Including file 'C:\Users\gridar\Documents\Atmel Studio\Projects\Microchip_studio\Library\AVR\Modules/OneWire/OneWire_SendByte.inc'
C:\Users\gridar\Documents\Atmel Studio\Projects\Microchip_studio\Library\AVR\Modules/OneWire/OneWire_Includes.inc(14): Including file 'C:\Users\gridar\Documents\Atmel Studio\Projects\Microchip_studio\Library\AVR\Modules/OneWire/OneWire_SendROMCode.inc'
C:\Users\gridar\Documents\Atmel Studio\Projects\Microchip_studio\Library\AVR\Modules/OneWire/OneWire_Includes.inc(15): Including file 'C:\Users\gridar\Documents\Atmel Studio\Projects\Microchip_studio\Library\AVR\Modules/OneWire/OneWire_SendCommand.inc'
C:\Users\gridar\Documents\Atmel Studio\Projects\Microchip_studio\Library\AVR\Modules/OneWire/OneWire_Includes.inc(16): Including file 'C:\Users\gridar\Documents\Atmel Studio\Projects\Microchip_studio\Library\AVR\Modules/OneWire/OneWire_ReadBytes.inc'
C:\Users\gridar\Documents\Atmel Studio\Projects\Microchip_studio\Library\AVR\Modules/OneWire/OneWire_Includes.inc(17): Including file 'C:\Users\gridar\Documents\Atmel Studio\Projects\Microchip_studio\Library\AVR\Modules/OneWire/OneWire_SendConfByte.inc'
C:\Users\gridar\Documents\Atmel Studio\Projects\Microchip_studio\Library\AVR\Modules/OneWire/OneWire_Includes.inc(18): Including file 'C:\Users\gridar\Documents\Atmel Studio\Projects\Microchip_studio\Library\AVR\Modules/OneWire/OneWire_DeviceBusy.inc'
C:\Users\gridar\Documents\Atmel Studio\Projects\Microchip_studio\Library\AVR\Modules/OneWire/OneWire_Includes.inc(19): Including file 'C:\Users\gridar\Documents\Atmel Studio\Projects\Microchip_studio\Library\AVR\Modules/OneWire/OneWire_SearchROM.inc'
C:\Users\gridar\Documents\Atmel Studio\Projects\Microchip_studio\Library\AVR\Modules/OneWire/OneWire_Includes.inc(21): Including file 'C:\Users\gridar\Documents\Atmel Studio\Projects\Microchip_studio\Library\AVR\Modules/OneWire/OneWire_ReadROM.inc'
C:\Users\gridar\Documents\Atmel Studio\Projects\Microchip_studio\Library\AVR\Modules/OneWire/OneWire_Includes.inc(22): Including file 'C:\Users\gridar\Documents\Atmel Studio\Projects\Microchip_studio\Library\AVR\Modules/OneWire/OneWire_MatchROM.inc'
C:\Users\gridar\Documents\Atmel Studio\Projects\Microchip_studio\Library\AVR\Modules/OneWire/OneWire_Includes.inc(23): Including file 'C:\Users\gridar\Documents\Atmel Studio\Projects\Microchip_studio\Library\AVR\Modules/OneWire/OneWire_AlarmSearch.inc'
C:\Users\gridar\Documents\Atmel Studio\Projects\Microchip_studio\Library\AVR\Modules/OneWire/OneWire_Includes.inc(24): Including file 'C:\Users\gridar\Documents\Atmel Studio\Projects\Microchip_studio\Library\AVR\Modules/OneWire/OneWire_SkipROM.inc'
C:\Users\gridar\Documents\Atmel Studio\Projects\Microchip_studio\Library\AVR\Modules/OneWire/OneWire_Includes.inc(26): Including file 'C:\Users\gridar\Documents\Atmel Studio\Projects\Microchip_studio\Library\AVR\Modules/OneWire/OneWire_PowerSupply.inc'
C:\Users\gridar\Documents\Atmel Studio\Projects\Microchip_studio\Library\AVR\Modules/OneWire/OneWire_Includes.inc(27): Including file 'C:\Users\gridar\Documents\Atmel Studio\Projects\Microchip_studio\Library\AVR\Modules/OneWire/OneWire_ConvertTemperature.inc'
C:\Users\gridar\Documents\Atmel Studio\Projects\Microchip_studio\Library\AVR\Modules/OneWire/OneWire_Includes.inc(28): Including file 'C:\Users\gridar\Documents\Atmel Studio\Projects\Microchip_studio\Library\AVR\Modules/OneWire/OneWire_WriteScratchpad.inc'
C:\Users\gridar\Documents\Atmel Studio\Projects\Microchip_studio\Library\AVR\Modules/OneWire/OneWire_Includes.inc(29): Including file 'C:\Users\gridar\Documents\Atmel Studio\Projects\Microchip_studio\Library\AVR\Modules/OneWire/OneWire_CopyScratchpad.inc'
C:\Users\gridar\Documents\Atmel Studio\Projects\Microchip_studio\Library\AVR\Modules/OneWire/OneWire_Includes.inc(30): Including file 'C:\Users\gridar\Documents\Atmel Studio\Projects\Microchip_studio\Library\AVR\Modules/OneWire/OneWire_ReadScratchpad.inc'
C:\Users\gridar\Documents\Atmel Studio\Projects\Microchip_studio\Library\AVR\Modules/OneWire/OneWire_Includes.inc(31): Including file 'C:\Users\gridar\Documents\Atmel Studio\Projects\Microchip_studio\Library\AVR\Modules/OneWire/OneWire_Recall.inc'
C:\Users\gridar\Documents\Atmel Studio\Projects\Microchip_studio\Library\AVR\Modules/OneWire/OneWire_Includes.inc(34): Including file 'C:\Users\gridar\Documents\Atmel Studio\Projects\Microchip_studio\Library\AVR\Modules/OneWire/OneWire_TemperatureDataConvertation.inc'
C:\Users\gridar\Documents\Atmel Studio\Projects\Microchip_studio\Library\AVR\Modules/OneWire/OneWire_Includes.inc(35): Including file 'C:\Users\gridar\Documents\Atmel Studio\Projects\Microchip_studio\Library\AVR\Modules/OneWire/OneWire_Temperature.inc'
C:\Users\gridar\Documents\Atmel Studio\Projects\Microchip_studio\Library\AVR\Modules/OneWire/OneWire_Includes.inc(36): Including file 'C:\Users\gridar\Documents\Atmel Studio\Projects\Microchip_studio\Library\AVR\Modules/OneWire/OneWire_Labels.inc'
C:\Users\gridar\Documents\Atmel Studio\Projects\Microchip_studio\Library\AVR\Main/Includes.inc(25): Including file 'C:\Users\gridar\Documents\Atmel Studio\Projects\Microchip_studio\Library\AVR\Interrupts.inc'
C:\Users\gridar\Documents\Atmel Studio\Projects\Microchip_studio\Library\AVR\Main/Includes.inc(26): Including file 'C:\Users\gridar\Documents\Atmel Studio\Projects\Microchip_studio\Library\AVR\Main/Modules_Inits.inc'
C:\Users\gridar\Documents\Atmel Studio\Projects\Microchip_studio\Library\AVR\AVR.asm(8): Including file 'C:\Users\gridar\Documents\Atmel Studio\Projects\Microchip_studio\Library\AVR\Reset.inc'
                                 
                                 /*
                                 
                                 ;***** Created: 2011-02-09 12:03 ******* Source: ATmega2560.xml **********
                                 ;*************************************************************************
                                 ;* A P P L I C A T I O N   N O T E   F O R   T H E   A V R   F A M I L Y
                                 ;* 
                                 ;* Number            : AVR000
                                 ;* File Name         : "m2560def.inc"
                                 ;* Title             : Register/Bit Definitions for the ATmega2560
                                 ;* Date              : 2011-02-09
                                 ;* Version           : 2.35
                                 ;* Support E-mail    : avr@atmel.com
                                 ;* Target MCU        : ATmega2560
                                 ;* 
                                 ;* DESCRIPTION
                                 ;* When including this file in the assembly program file, all I/O register 
                                 ;* names and I/O register bit names appearing in the data book can be used.
                                 ;* In addition, the six registers forming the three data pointers X, Y and 
                                 ;* Z have been assigned names XL - ZH. Highest RAM address for Internal 
                                 ;* SRAM is also defined 
                                 ;* 
                                 ;* The Register names are represented by their hexadecimal address.
                                 ;* 
                                 ;* The Register Bit names are represented by their bit number (0-7).
                                 ;* 
                                 ;* Please observe the difference in using the bit names with instructions
                                 ;* such as "sbr"/"cbr" (set/clear bit in register) and "sbrs"/"sbrc"
                                 ;* (skip if bit in register set/cleared). The following example illustrates
                                 ;* this:
                                 ;* 
                                 ;* in    r16,PORTB             ;read PORTB latch
                                 ;* sbr   r16,(1<<PB6)+(1<<PB5) ;set PB6 and PB5 (use masks, not bit#)
                                 ;* out   PORTB,r16             ;output to PORTB
                                 ;* 
                                 ;* in    r16,TIFR              ;read the Timer Interrupt Flag Register
                                 ;* sbrc  r16,TOV0              ;test the overflow flag (use bit#)
                                 ;* rjmp  TOV0_is_set           ;jump if set
                                 ;* ...                         ;otherwise do something else
                                 ;*************************************************************************
                                 
                                 #ifndef _M2560DEF_INC_
                                 #define _M2560DEF_INC_
                                 
                                 
                                 #pragma partinc 0
                                 
                                 ; ***** SPECIFY DEVICE ***************************************************
                                 .device ATmega2560
                                 #pragma AVRPART ADMIN PART_NAME ATmega2560
                                 .equ	SIGNATURE_000	= 0x1e
                                 .equ	SIGNATURE_001	= 0x98
                                 .equ	SIGNATURE_002	= 0x01
                                 
                                 #pragma AVRPART CORE CORE_VERSION V3
                                 
                                 
                                 ; ***** I/O REGISTER DEFINITIONS *****************************************
                                 ; NOTE:
                                 ; Definitions marked "MEMORY MAPPED"are extended I/O ports
                                 ; and cannot be used with IN/OUT instructions
                                 .equ	UDR3	= 0x136	; MEMORY MAPPED
                                 .equ	UBRR3L	= 0x134	; MEMORY MAPPED
                                 .equ	UBRR3H	= 0x135	; MEMORY MAPPED
                                 .equ	UCSR3C	= 0x132	; MEMORY MAPPED
                                 .equ	UCSR3B	= 0x131	; MEMORY MAPPED
                                 .equ	UCSR3A	= 0x130	; MEMORY MAPPED
                                 .equ	OCR5CL	= 0x12c	; MEMORY MAPPED
                                 .equ	OCR5CH	= 0x12d	; MEMORY MAPPED
                                 .equ	OCR5BL	= 0x12a	; MEMORY MAPPED
                                 .equ	OCR5BH	= 0x12b	; MEMORY MAPPED
                                 .equ	OCR5AL	= 0x128	; MEMORY MAPPED
                                 .equ	OCR5AH	= 0x129	; MEMORY MAPPED
                                 .equ	ICR5H	= 0x127	; MEMORY MAPPED
                                 .equ	ICR5L	= 0x126	; MEMORY MAPPED
                                 .equ	TCNT5L	= 0x124	; MEMORY MAPPED
                                 .equ	TCNT5H	= 0x125	; MEMORY MAPPED
                                 .equ	TCCR5C	= 0x122	; MEMORY MAPPED
                                 .equ	TCCR5B	= 0x121	; MEMORY MAPPED
                                 .equ	TCCR5A	= 0x120	; MEMORY MAPPED
                                 .equ	PORTL	= 0x10b	; MEMORY MAPPED
                                 .equ	DDRL	= 0x10a	; MEMORY MAPPED
                                 .equ	PINL	= 0x109	; MEMORY MAPPED
                                 .equ	PORTK	= 0x108	; MEMORY MAPPED
                                 .equ	DDRK	= 0x107	; MEMORY MAPPED
                                 .equ	PINK	= 0x106	; MEMORY MAPPED
                                 .equ	PORTJ	= 0x105	; MEMORY MAPPED
                                 .equ	DDRJ	= 0x104	; MEMORY MAPPED
                                 .equ	PINJ	= 0x103	; MEMORY MAPPED
                                 .equ	PORTH	= 0x102	; MEMORY MAPPED
                                 .equ	DDRH	= 0x101	; MEMORY MAPPED
                                 .equ	PINH	= 0x100	; MEMORY MAPPED
                                 .equ	UDR2	= 0xd6	; MEMORY MAPPED
                                 .equ	UBRR2L	= 0xd4	; MEMORY MAPPED
                                 .equ	UBRR2H	= 0xd5	; MEMORY MAPPED
                                 .equ	UCSR2C	= 0xd2	; MEMORY MAPPED
                                 .equ	UCSR2B	= 0xd1	; MEMORY MAPPED
                                 .equ	UCSR2A	= 0xd0	; MEMORY MAPPED
                                 .equ	UDR1	= 0xce	; MEMORY MAPPED
                                 .equ	UBRR1L	= 0xcc	; MEMORY MAPPED
                                 .equ	UBRR1H	= 0xcd	; MEMORY MAPPED
                                 .equ	UCSR1C	= 0xca	; MEMORY MAPPED
                                 .equ	UCSR1B	= 0xc9	; MEMORY MAPPED
                                 .equ	UCSR1A	= 0xc8	; MEMORY MAPPED
                                 .equ	UDR0	= 0xc6	; MEMORY MAPPED
                                 .equ	UBRR0L	= 0xc4	; MEMORY MAPPED
                                 .equ	UBRR0H	= 0xc5	; MEMORY MAPPED
                                 .equ	UCSR0C	= 0xc2	; MEMORY MAPPED
                                 .equ	UCSR0B	= 0xc1	; MEMORY MAPPED
                                 .equ	UCSR0A	= 0xc0	; MEMORY MAPPED
                                 .equ	TWAMR	= 0xbd	; MEMORY MAPPED
                                 .equ	TWCR	= 0xbc	; MEMORY MAPPED
                                 .equ	TWDR	= 0xbb	; MEMORY MAPPED
                                 .equ	TWAR	= 0xba	; MEMORY MAPPED
                                 .equ	TWSR	= 0xb9	; MEMORY MAPPED
                                 .equ	TWBR	= 0xb8	; MEMORY MAPPED
                                 .equ	ASSR	= 0xb6	; MEMORY MAPPED
                                 .equ	OCR2B	= 0xb4	; MEMORY MAPPED
                                 .equ	OCR2A	= 0xb3	; MEMORY MAPPED
                                 .equ	TCNT2	= 0xb2	; MEMORY MAPPED
                                 .equ	TCCR2B	= 0xb1	; MEMORY MAPPED
                                 .equ	TCCR2A	= 0xb0	; MEMORY MAPPED
                                 .equ	OCR4CL	= 0xac	; MEMORY MAPPED
                                 .equ	OCR4CH	= 0xad	; MEMORY MAPPED
                                 .equ	OCR4BL	= 0xaa	; MEMORY MAPPED
                                 .equ	OCR4BH	= 0xab	; MEMORY MAPPED
                                 .equ	OCR4AL	= 0xa8	; MEMORY MAPPED
                                 .equ	OCR4AH	= 0xa9	; MEMORY MAPPED
                                 .equ	ICR4L	= 0xa6	; MEMORY MAPPED
                                 .equ	ICR4H	= 0xa7	; MEMORY MAPPED
                                 .equ	TCNT4L	= 0xa4	; MEMORY MAPPED
                                 .equ	TCNT4H	= 0xa5	; MEMORY MAPPED
                                 .equ	TCCR4C	= 0xa2	; MEMORY MAPPED
                                 .equ	TCCR4B	= 0xa1	; MEMORY MAPPED
                                 .equ	TCCR4A	= 0xa0	; MEMORY MAPPED
                                 .equ	OCR3CL	= 0x9c	; MEMORY MAPPED
                                 .equ	OCR3CH	= 0x9d	; MEMORY MAPPED
                                 .equ	OCR3BL	= 0x9a	; MEMORY MAPPED
                                 .equ	OCR3BH	= 0x9b	; MEMORY MAPPED
                                 .equ	OCR3AL	= 0x98	; MEMORY MAPPED
                                 .equ	OCR3AH	= 0x99	; MEMORY MAPPED
                                 .equ	ICR3L	= 0x96	; MEMORY MAPPED
                                 .equ	ICR3H	= 0x97	; MEMORY MAPPED
                                 .equ	TCNT3L	= 0x94	; MEMORY MAPPED
                                 .equ	TCNT3H	= 0x95	; MEMORY MAPPED
                                 .equ	TCCR3C	= 0x92	; MEMORY MAPPED
                                 .equ	TCCR3B	= 0x91	; MEMORY MAPPED
                                 .equ	TCCR3A	= 0x90	; MEMORY MAPPED
                                 .equ	OCR1CL	= 0x8c	; MEMORY MAPPED
                                 .equ	OCR1CH	= 0x8d	; MEMORY MAPPED
                                 .equ	OCR1BL	= 0x8a	; MEMORY MAPPED
                                 .equ	OCR1BH	= 0x8b	; MEMORY MAPPED
                                 .equ	OCR1AL	= 0x88	; MEMORY MAPPED
                                 .equ	OCR1AH	= 0x89	; MEMORY MAPPED
                                 .equ	ICR1L	= 0x86	; MEMORY MAPPED
                                 .equ	ICR1H	= 0x87	; MEMORY MAPPED
                                 .equ	TCNT1L	= 0x84	; MEMORY MAPPED
                                 .equ	TCNT1H	= 0x85	; MEMORY MAPPED
                                 .equ	TCCR1C	= 0x82	; MEMORY MAPPED
                                 .equ	TCCR1B	= 0x81	; MEMORY MAPPED
                                 .equ	TCCR1A	= 0x80	; MEMORY MAPPED
                                 .equ	DIDR1	= 0x7f	; MEMORY MAPPED
                                 .equ	DIDR0	= 0x7e	; MEMORY MAPPED
                                 .equ	DIDR2	= 0x7d	; MEMORY MAPPED
                                 .equ	ADMUX	= 0x7c	; MEMORY MAPPED
                                 .equ	ADCSRB	= 0x7b	; MEMORY MAPPED
                                 .equ	ADCSRA	= 0x7a	; MEMORY MAPPED
                                 .equ	ADCH	= 0x79	; MEMORY MAPPED
                                 .equ	ADCL	= 0x78	; MEMORY MAPPED
                                 .equ	XMCRB	= 0x75	; MEMORY MAPPED
                                 .equ	XMCRA	= 0x74	; MEMORY MAPPED
                                 .equ	TIMSK5	= 0x73	; MEMORY MAPPED
                                 .equ	TIMSK4	= 0x72	; MEMORY MAPPED
                                 .equ	TIMSK3	= 0x71	; MEMORY MAPPED
                                 .equ	TIMSK2	= 0x70	; MEMORY MAPPED
                                 .equ	TIMSK1	= 0x6f	; MEMORY MAPPED
                                 .equ	TIMSK0	= 0x6e	; MEMORY MAPPED
                                 .equ	PCMSK2	= 0x6d	; MEMORY MAPPED
                                 .equ	PCMSK1	= 0x6c	; MEMORY MAPPED
                                 .equ	PCMSK0	= 0x6b	; MEMORY MAPPED
                                 .equ	EICRB	= 0x6a	; MEMORY MAPPED
                                 .equ	EICRA	= 0x69	; MEMORY MAPPED
                                 .equ	PCICR	= 0x68	; MEMORY MAPPED
                                 .equ	OSCCAL	= 0x66	; MEMORY MAPPED
                                 .equ	PRR1	= 0x65	; MEMORY MAPPED
                                 .equ	PRR0	= 0x64	; MEMORY MAPPED
                                 .equ	CLKPR	= 0x61	; MEMORY MAPPED
                                 .equ	WDTCSR	= 0x60	; MEMORY MAPPED
                                 .equ	SREG	= 0x3f
                                 .equ	SPL	= 0x3d
                                 .equ	SPH	= 0x3e
                                 .equ	EIND	= 0x3c
                                 .equ	RAMPZ	= 0x3b
                                 .equ	SPMCSR	= 0x37
                                 .equ	MCUCR	= 0x35
                                 .equ	MCUSR	= 0x34
                                 .equ	SMCR	= 0x33
                                 .equ	OCDR	= 0x31
                                 .equ	ACSR	= 0x30
                                 .equ	SPDR	= 0x2e
                                 .equ	SPSR	= 0x2d
                                 .equ	SPCR	= 0x2c
                                 .equ	GPIOR2	= 0x2b
                                 .equ	GPIOR1	= 0x2a
                                 .equ	OCR0B	= 0x28
                                 .equ	OCR0A	= 0x27
                                 .equ	TCNT0	= 0x26
                                 .equ	TCCR0B	= 0x25
                                 .equ	TCCR0A	= 0x24
                                 .equ	GTCCR	= 0x23
                                 .equ	EEARH	= 0x22
                                 .equ	EEARL	= 0x21
                                 .equ	EEDR	= 0x20
                                 .equ	EECR	= 0x1f
                                 .equ	GPIOR0	= 0x1e
                                 .equ	EIMSK	= 0x1d
                                 .equ	EIFR	= 0x1c
                                 .equ	PCIFR	= 0x1b
                                 .equ	TIFR5	= 0x1a
                                 .equ	TIFR4	= 0x19
                                 .equ	TIFR3	= 0x18
                                 .equ	TIFR2	= 0x17
                                 .equ	TIFR1	= 0x16
                                 .equ	TIFR0	= 0x15
                                 .equ	PORTG	= 0x14
                                 .equ	DDRG	= 0x13
                                 .equ	PING	= 0x12
                                 .equ	PORTF	= 0x11
                                 .equ	DDRF	= 0x10
                                 .equ	PINF	= 0x0f
                                 .equ	PORTE	= 0x0e
                                 .equ	DDRE	= 0x0d
                                 .equ	PINE	= 0x0c
                                 .equ	PORTD	= 0x0b
                                 .equ	DDRD	= 0x0a
                                 .equ	PIND	= 0x09
                                 .equ	PORTC	= 0x08
                                 .equ	DDRC	= 0x07
                                 .equ	PINC	= 0x06
                                 .equ	PORTB	= 0x05
                                 .equ	DDRB	= 0x04
                                 .equ	PINB	= 0x03
                                 .equ	PORTA	= 0x02
                                 .equ	DDRA	= 0x01
                                 .equ	PINA	= 0x00
                                 
                                 
                                 ; ***** BIT DEFINITIONS **************************************************
                                 
                                 ; ***** ANALOG_COMPARATOR ************
                                 ; ADCSRB - ADC Control and Status Register B
                                 .equ	ACME	= 6	; Analog Comparator Multiplexer Enable
                                 
                                 ; ACSR - Analog Comparator Control And Status Register
                                 .equ	ACIS0	= 0	; Analog Comparator Interrupt Mode Select bit 0
                                 .equ	ACIS1	= 1	; Analog Comparator Interrupt Mode Select bit 1
                                 .equ	ACIC	= 2	; Analog Comparator Input Capture Enable
                                 .equ	ACIE	= 3	; Analog Comparator Interrupt Enable
                                 .equ	ACI	= 4	; Analog Comparator Interrupt Flag
                                 .equ	ACO	= 5	; Analog Compare Output
                                 .equ	ACBG	= 6	; Analog Comparator Bandgap Select
                                 .equ	ACD	= 7	; Analog Comparator Disable
                                 
                                 ; DIDR1 - Digital Input Disable Register 1
                                 .equ	AIN0D	= 0	; AIN0 Digital Input Disable
                                 .equ	AIN1D	= 1	; AIN1 Digital Input Disable
                                 
                                 
                                 ; ***** USART0 ***********************
                                 ; UDR0 - USART I/O Data Register
                                 .equ	UDR0_0	= 0	; USART I/O Data Register bit 0
                                 .equ	UDR0_1	= 1	; USART I/O Data Register bit 1
                                 .equ	UDR0_2	= 2	; USART I/O Data Register bit 2
                                 .equ	UDR0_3	= 3	; USART I/O Data Register bit 3
                                 .equ	UDR0_4	= 4	; USART I/O Data Register bit 4
                                 .equ	UDR0_5	= 5	; USART I/O Data Register bit 5
                                 .equ	UDR0_6	= 6	; USART I/O Data Register bit 6
                                 .equ	UDR0_7	= 7	; USART I/O Data Register bit 7
                                 
                                 ; UCSR0A - USART Control and Status Register A
                                 .equ	MPCM0	= 0	; Multi-processor Communication Mode
                                 .equ	U2X0	= 1	; Double the USART transmission speed
                                 .equ	UPE0	= 2	; Parity Error
                                 .equ	DOR0	= 3	; Data overRun
                                 .equ	FE0	= 4	; Framing Error
                                 .equ	UDRE0	= 5	; USART Data Register Empty
                                 .equ	TXC0	= 6	; USART Transmitt Complete
                                 .equ	RXC0	= 7	; USART Receive Complete
                                 
                                 ; UCSR0B - USART Control and Status Register B
                                 .equ	TXB80	= 0	; Transmit Data Bit 8
                                 .equ	RXB80	= 1	; Receive Data Bit 8
                                 .equ	UCSZ02	= 2	; Character Size
                                 .equ	TXEN0	= 3	; Transmitter Enable
                                 .equ	RXEN0	= 4	; Receiver Enable
                                 .equ	UDRIE0	= 5	; USART Data register Empty Interrupt Enable
                                 .equ	TXCIE0	= 6	; TX Complete Interrupt Enable
                                 .equ	RXCIE0	= 7	; RX Complete Interrupt Enable
                                 
                                 ; UCSR0C - USART Control and Status Register C
                                 .equ	UCPOL0	= 0	; Clock Polarity
                                 .equ	UCSZ00	= 1	; Character Size
                                 .equ	UCPHA0	= UCSZ00	; For compatibility
                                 .equ	UCSZ01	= 2	; Character Size
                                 .equ	UDORD0	= UCSZ01	; For compatibility
                                 .equ	USBS0	= 3	; Stop Bit Select
                                 .equ	UPM00	= 4	; Parity Mode Bit 0
                                 .equ	UPM01	= 5	; Parity Mode Bit 1
                                 .equ	UMSEL00	= 6	; USART Mode Select
                                 .equ	UMSEL0	= UMSEL00	; For compatibility
                                 .equ	UMSEL01	= 7	; USART Mode Select
                                 .equ	UMSEL1	= UMSEL01	; For compatibility
                                 
                                 ; UBRR0H - USART Baud Rate Register High Byte
                                 .equ	UBRR8	= 0	; USART Baud Rate Register bit 8
                                 .equ	UBRR9	= 1	; USART Baud Rate Register bit 9
                                 .equ	UBRR10	= 2	; USART Baud Rate Register bit 10
                                 .equ	UBRR11	= 3	; USART Baud Rate Register bit 11
                                 
                                 ; UBRR0L - USART Baud Rate Register Low Byte
                                 .equ	_UBRR0	= 0	; USART Baud Rate Register bit 0
                                 .equ	_UBRR1	= 1	; USART Baud Rate Register bit 1
                                 .equ	UBRR2	= 2	; USART Baud Rate Register bit 2
                                 .equ	UBRR3	= 3	; USART Baud Rate Register bit 3
                                 .equ	UBRR4	= 4	; USART Baud Rate Register bit 4
                                 .equ	UBRR5	= 5	; USART Baud Rate Register bit 5
                                 .equ	UBRR6	= 6	; USART Baud Rate Register bit 6
                                 .equ	UBRR7	= 7	; USART Baud Rate Register bit 7
                                 
                                 
                                 ; ***** TWI **************************
                                 ; TWAMR - TWI (Slave) Address Mask Register
                                 .equ	TWAM0	= 1	; 
                                 .equ	TWAMR0	= TWAM0	; For compatibility
                                 .equ	TWAM1	= 2	; 
                                 .equ	TWAMR1	= TWAM1	; For compatibility
                                 .equ	TWAM2	= 3	; 
                                 .equ	TWAMR2	= TWAM2	; For compatibility
                                 .equ	TWAM3	= 4	; 
                                 .equ	TWAMR3	= TWAM3	; For compatibility
                                 .equ	TWAM4	= 5	; 
                                 .equ	TWAMR4	= TWAM4	; For compatibility
                                 .equ	TWAM5	= 6	; 
                                 .equ	TWAMR5	= TWAM5	; For compatibility
                                 .equ	TWAM6	= 7	; 
                                 .equ	TWAMR6	= TWAM6	; For compatibility
                                 
                                 ; TWBR - TWI Bit Rate register
                                 .equ	TWBR0	= 0	; 
                                 .equ	TWBR1	= 1	; 
                                 .equ	TWBR2	= 2	; 
                                 .equ	TWBR3	= 3	; 
                                 .equ	TWBR4	= 4	; 
                                 .equ	TWBR5	= 5	; 
                                 .equ	TWBR6	= 6	; 
                                 .equ	TWBR7	= 7	; 
                                 
                                 ; TWCR - TWI Control Register
                                 .equ	TWIE	= 0	; TWI Interrupt Enable
                                 .equ	TWEN	= 2	; TWI Enable Bit
                                 .equ	TWWC	= 3	; TWI Write Collition Flag
                                 .equ	TWSTO	= 4	; TWI Stop Condition Bit
                                 .equ	TWSTA	= 5	; TWI Start Condition Bit
                                 .equ	TWEA	= 6	; TWI Enable Acknowledge Bit
                                 .equ	TWINT	= 7	; TWI Interrupt Flag
                                 
                                 ; TWSR - TWI Status Register
                                 .equ	TWPS0	= 0	; TWI Prescaler
                                 .equ	TWPS1	= 1	; TWI Prescaler
                                 .equ	TWS3	= 3	; TWI Status
                                 .equ	TWS4	= 4	; TWI Status
                                 .equ	TWS5	= 5	; TWI Status
                                 .equ	TWS6	= 6	; TWI Status
                                 .equ	TWS7	= 7	; TWI Status
                                 
                                 ; TWDR - TWI Data register
                                 .equ	TWD0	= 0	; TWI Data Register Bit 0
                                 .equ	TWD1	= 1	; TWI Data Register Bit 1
                                 .equ	TWD2	= 2	; TWI Data Register Bit 2
                                 .equ	TWD3	= 3	; TWI Data Register Bit 3
                                 .equ	TWD4	= 4	; TWI Data Register Bit 4
                                 .equ	TWD5	= 5	; TWI Data Register Bit 5
                                 .equ	TWD6	= 6	; TWI Data Register Bit 6
                                 .equ	TWD7	= 7	; TWI Data Register Bit 7
                                 
                                 ; TWAR - TWI (Slave) Address register
                                 .equ	TWGCE	= 0	; TWI General Call Recognition Enable Bit
                                 .equ	TWA0	= 1	; TWI (Slave) Address register Bit 0
                                 .equ	TWA1	= 2	; TWI (Slave) Address register Bit 1
                                 .equ	TWA2	= 3	; TWI (Slave) Address register Bit 2
                                 .equ	TWA3	= 4	; TWI (Slave) Address register Bit 3
                                 .equ	TWA4	= 5	; TWI (Slave) Address register Bit 4
                                 .equ	TWA5	= 6	; TWI (Slave) Address register Bit 5
                                 .equ	TWA6	= 7	; TWI (Slave) Address register Bit 6
                                 
                                 
                                 ; ***** SPI **************************
                                 ; SPDR - SPI Data Register
                                 .equ	SPDR0	= 0	; SPI Data Register bit 0
                                 .equ	SPDR1	= 1	; SPI Data Register bit 1
                                 .equ	SPDR2	= 2	; SPI Data Register bit 2
                                 .equ	SPDR3	= 3	; SPI Data Register bit 3
                                 .equ	SPDR4	= 4	; SPI Data Register bit 4
                                 .equ	SPDR5	= 5	; SPI Data Register bit 5
                                 .equ	SPDR6	= 6	; SPI Data Register bit 6
                                 .equ	SPDR7	= 7	; SPI Data Register bit 7
                                 
                                 ; SPSR - SPI Status Register
                                 .equ	SPI2X	= 0	; Double SPI Speed Bit
                                 .equ	WCOL	= 6	; Write Collision Flag
                                 .equ	SPIF	= 7	; SPI Interrupt Flag
                                 
                                 ; SPCR - SPI Control Register
                                 .equ	SPR0	= 0	; SPI Clock Rate Select 0
                                 .equ	SPR1	= 1	; SPI Clock Rate Select 1
                                 .equ	CPHA	= 2	; Clock Phase
                                 .equ	CPOL	= 3	; Clock polarity
                                 .equ	MSTR	= 4	; Master/Slave Select
                                 .equ	DORD	= 5	; Data Order
                                 .equ	SPE	= 6	; SPI Enable
                                 .equ	SPIE	= 7	; SPI Interrupt Enable
                                 
                                 
                                 ; ***** PORTA ************************
                                 ; PORTA - Port A Data Register
                                 .equ	PORTA0	= 0	; Port A Data Register bit 0
                                 .equ	PA0	= 0	; For compatibility
                                 .equ	PORTA1	= 1	; Port A Data Register bit 1
                                 .equ	PA1	= 1	; For compatibility
                                 .equ	PORTA2	= 2	; Port A Data Register bit 2
                                 .equ	PA2	= 2	; For compatibility
                                 .equ	PORTA3	= 3	; Port A Data Register bit 3
                                 .equ	PA3	= 3	; For compatibility
                                 .equ	PORTA4	= 4	; Port A Data Register bit 4
                                 .equ	PA4	= 4	; For compatibility
                                 .equ	PORTA5	= 5	; Port A Data Register bit 5
                                 .equ	PA5	= 5	; For compatibility
                                 .equ	PORTA6	= 6	; Port A Data Register bit 6
                                 .equ	PA6	= 6	; For compatibility
                                 .equ	PORTA7	= 7	; Port A Data Register bit 7
                                 .equ	PA7	= 7	; For compatibility
                                 
                                 ; DDRA - Port A Data Direction Register
                                 .equ	DDA0	= 0	; Data Direction Register, Port A, bit 0
                                 .equ	DDA1	= 1	; Data Direction Register, Port A, bit 1
                                 .equ	DDA2	= 2	; Data Direction Register, Port A, bit 2
                                 .equ	DDA3	= 3	; Data Direction Register, Port A, bit 3
                                 .equ	DDA4	= 4	; Data Direction Register, Port A, bit 4
                                 .equ	DDA5	= 5	; Data Direction Register, Port A, bit 5
                                 .equ	DDA6	= 6	; Data Direction Register, Port A, bit 6
                                 .equ	DDA7	= 7	; Data Direction Register, Port A, bit 7
                                 
                                 ; PINA - Port A Input Pins
                                 .equ	PINA0	= 0	; Input Pins, Port A bit 0
                                 .equ	PINA1	= 1	; Input Pins, Port A bit 1
                                 .equ	PINA2	= 2	; Input Pins, Port A bit 2
                                 .equ	PINA3	= 3	; Input Pins, Port A bit 3
                                 .equ	PINA4	= 4	; Input Pins, Port A bit 4
                                 .equ	PINA5	= 5	; Input Pins, Port A bit 5
                                 .equ	PINA6	= 6	; Input Pins, Port A bit 6
                                 .equ	PINA7	= 7	; Input Pins, Port A bit 7
                                 
                                 
                                 ; ***** PORTB ************************
                                 ; PORTB - Port B Data Register
                                 .equ	PORTB0	= 0	; Port B Data Register bit 0
                                 .equ	PB0	= 0	; For compatibility
                                 .equ	PORTB1	= 1	; Port B Data Register bit 1
                                 .equ	PB1	= 1	; For compatibility
                                 .equ	PORTB2	= 2	; Port B Data Register bit 2
                                 .equ	PB2	= 2	; For compatibility
                                 .equ	PORTB3	= 3	; Port B Data Register bit 3
                                 .equ	PB3	= 3	; For compatibility
                                 .equ	PORTB4	= 4	; Port B Data Register bit 4
                                 .equ	PB4	= 4	; For compatibility
                                 .equ	PORTB5	= 5	; Port B Data Register bit 5
                                 .equ	PB5	= 5	; For compatibility
                                 .equ	PORTB6	= 6	; Port B Data Register bit 6
                                 .equ	PB6	= 6	; For compatibility
                                 .equ	PORTB7	= 7	; Port B Data Register bit 7
                                 .equ	PB7	= 7	; For compatibility
                                 
                                 ; DDRB - Port B Data Direction Register
                                 .equ	DDB0	= 0	; Port B Data Direction Register bit 0
                                 .equ	DDB1	= 1	; Port B Data Direction Register bit 1
                                 .equ	DDB2	= 2	; Port B Data Direction Register bit 2
                                 .equ	DDB3	= 3	; Port B Data Direction Register bit 3
                                 .equ	DDB4	= 4	; Port B Data Direction Register bit 4
                                 .equ	DDB5	= 5	; Port B Data Direction Register bit 5
                                 .equ	DDB6	= 6	; Port B Data Direction Register bit 6
                                 .equ	DDB7	= 7	; Port B Data Direction Register bit 7
                                 
                                 ; PINB - Port B Input Pins
                                 .equ	PINB0	= 0	; Port B Input Pins bit 0
                                 .equ	PINB1	= 1	; Port B Input Pins bit 1
                                 .equ	PINB2	= 2	; Port B Input Pins bit 2
                                 .equ	PINB3	= 3	; Port B Input Pins bit 3
                                 .equ	PINB4	= 4	; Port B Input Pins bit 4
                                 .equ	PINB5	= 5	; Port B Input Pins bit 5
                                 .equ	PINB6	= 6	; Port B Input Pins bit 6
                                 .equ	PINB7	= 7	; Port B Input Pins bit 7
                                 
                                 
                                 ; ***** PORTC ************************
                                 ; PORTC - Port C Data Register
                                 .equ	PORTC0	= 0	; Port C Data Register bit 0
                                 .equ	PC0	= 0	; For compatibility
                                 .equ	PORTC1	= 1	; Port C Data Register bit 1
                                 .equ	PC1	= 1	; For compatibility
                                 .equ	PORTC2	= 2	; Port C Data Register bit 2
                                 .equ	PC2	= 2	; For compatibility
                                 .equ	PORTC3	= 3	; Port C Data Register bit 3
                                 .equ	PC3	= 3	; For compatibility
                                 .equ	PORTC4	= 4	; Port C Data Register bit 4
                                 .equ	PC4	= 4	; For compatibility
                                 .equ	PORTC5	= 5	; Port C Data Register bit 5
                                 .equ	PC5	= 5	; For compatibility
                                 .equ	PORTC6	= 6	; Port C Data Register bit 6
                                 .equ	PC6	= 6	; For compatibility
                                 .equ	PORTC7	= 7	; Port C Data Register bit 7
                                 .equ	PC7	= 7	; For compatibility
                                 
                                 ; DDRC - Port C Data Direction Register
                                 .equ	DDC0	= 0	; Port C Data Direction Register bit 0
                                 .equ	DDC1	= 1	; Port C Data Direction Register bit 1
                                 .equ	DDC2	= 2	; Port C Data Direction Register bit 2
                                 .equ	DDC3	= 3	; Port C Data Direction Register bit 3
                                 .equ	DDC4	= 4	; Port C Data Direction Register bit 4
                                 .equ	DDC5	= 5	; Port C Data Direction Register bit 5
                                 .equ	DDC6	= 6	; Port C Data Direction Register bit 6
                                 .equ	DDC7	= 7	; Port C Data Direction Register bit 7
                                 
                                 ; PINC - Port C Input Pins
                                 .equ	PINC0	= 0	; Port C Input Pins bit 0
                                 .equ	PINC1	= 1	; Port C Input Pins bit 1
                                 .equ	PINC2	= 2	; Port C Input Pins bit 2
                                 .equ	PINC3	= 3	; Port C Input Pins bit 3
                                 .equ	PINC4	= 4	; Port C Input Pins bit 4
                                 .equ	PINC5	= 5	; Port C Input Pins bit 5
                                 .equ	PINC6	= 6	; Port C Input Pins bit 6
                                 .equ	PINC7	= 7	; Port C Input Pins bit 7
                                 
                                 
                                 ; ***** PORTD ************************
                                 ; PORTD - Port D Data Register
                                 .equ	PORTD0	= 0	; Port D Data Register bit 0
                                 .equ	PD0	= 0	; For compatibility
                                 .equ	PORTD1	= 1	; Port D Data Register bit 1
                                 .equ	PD1	= 1	; For compatibility
                                 .equ	PORTD2	= 2	; Port D Data Register bit 2
                                 .equ	PD2	= 2	; For compatibility
                                 .equ	PORTD3	= 3	; Port D Data Register bit 3
                                 .equ	PD3	= 3	; For compatibility
                                 .equ	PORTD4	= 4	; Port D Data Register bit 4
                                 .equ	PD4	= 4	; For compatibility
                                 .equ	PORTD5	= 5	; Port D Data Register bit 5
                                 .equ	PD5	= 5	; For compatibility
                                 .equ	PORTD6	= 6	; Port D Data Register bit 6
                                 .equ	PD6	= 6	; For compatibility
                                 .equ	PORTD7	= 7	; Port D Data Register bit 7
                                 .equ	PD7	= 7	; For compatibility
                                 
                                 ; DDRD - Port D Data Direction Register
                                 .equ	DDD0	= 0	; Port D Data Direction Register bit 0
                                 .equ	DDD1	= 1	; Port D Data Direction Register bit 1
                                 .equ	DDD2	= 2	; Port D Data Direction Register bit 2
                                 .equ	DDD3	= 3	; Port D Data Direction Register bit 3
                                 .equ	DDD4	= 4	; Port D Data Direction Register bit 4
                                 .equ	DDD5	= 5	; Port D Data Direction Register bit 5
                                 .equ	DDD6	= 6	; Port D Data Direction Register bit 6
                                 .equ	DDD7	= 7	; Port D Data Direction Register bit 7
                                 
                                 ; PIND - Port D Input Pins
                                 .equ	PIND0	= 0	; Port D Input Pins bit 0
                                 .equ	PIND1	= 1	; Port D Input Pins bit 1
                                 .equ	PIND2	= 2	; Port D Input Pins bit 2
                                 .equ	PIND3	= 3	; Port D Input Pins bit 3
                                 .equ	PIND4	= 4	; Port D Input Pins bit 4
                                 .equ	PIND5	= 5	; Port D Input Pins bit 5
                                 .equ	PIND6	= 6	; Port D Input Pins bit 6
                                 .equ	PIND7	= 7	; Port D Input Pins bit 7
                                 
                                 
                                 ; ***** PORTE ************************
                                 ; PORTE - Data Register, Port E
                                 .equ	PORTE0	= 0	; 
                                 .equ	PE0	= 0	; For compatibility
                                 .equ	PORTE1	= 1	; 
                                 .equ	PE1	= 1	; For compatibility
                                 .equ	PORTE2	= 2	; 
                                 .equ	PE2	= 2	; For compatibility
                                 .equ	PORTE3	= 3	; 
                                 .equ	PE3	= 3	; For compatibility
                                 .equ	PORTE4	= 4	; 
                                 .equ	PE4	= 4	; For compatibility
                                 .equ	PORTE5	= 5	; 
                                 .equ	PE5	= 5	; For compatibility
                                 .equ	PORTE6	= 6	; 
                                 .equ	PE6	= 6	; For compatibility
                                 .equ	PORTE7	= 7	; 
                                 .equ	PE7	= 7	; For compatibility
                                 
                                 ; DDRE - Data Direction Register, Port E
                                 .equ	DDE0	= 0	; 
                                 .equ	DDE1	= 1	; 
                                 .equ	DDE2	= 2	; 
                                 .equ	DDE3	= 3	; 
                                 .equ	DDE4	= 4	; 
                                 .equ	DDE5	= 5	; 
                                 .equ	DDE6	= 6	; 
                                 .equ	DDE7	= 7	; 
                                 
                                 ; PINE - Input Pins, Port E
                                 .equ	PINE0	= 0	; 
                                 .equ	PINE1	= 1	; 
                                 .equ	PINE2	= 2	; 
                                 .equ	PINE3	= 3	; 
                                 .equ	PINE4	= 4	; 
                                 .equ	PINE5	= 5	; 
                                 .equ	PINE6	= 6	; 
                                 .equ	PINE7	= 7	; 
                                 
                                 
                                 ; ***** PORTF ************************
                                 ; PORTF - Data Register, Port F
                                 .equ	PORTF0	= 0	; 
                                 .equ	PF0	= 0	; For compatibility
                                 .equ	PORTF1	= 1	; 
                                 .equ	PF1	= 1	; For compatibility
                                 .equ	PORTF2	= 2	; 
                                 .equ	PF2	= 2	; For compatibility
                                 .equ	PORTF3	= 3	; 
                                 .equ	PF3	= 3	; For compatibility
                                 .equ	PORTF4	= 4	; 
                                 .equ	PF4	= 4	; For compatibility
                                 .equ	PORTF5	= 5	; 
                                 .equ	PF5	= 5	; For compatibility
                                 .equ	PORTF6	= 6	; 
                                 .equ	PF6	= 6	; For compatibility
                                 .equ	PORTF7	= 7	; 
                                 .equ	PF7	= 7	; For compatibility
                                 
                                 ; DDRF - Data Direction Register, Port F
                                 .equ	DDF0	= 0	; 
                                 .equ	DDF1	= 1	; 
                                 .equ	DDF2	= 2	; 
                                 .equ	DDF3	= 3	; 
                                 .equ	DDF4	= 4	; 
                                 .equ	DDF5	= 5	; 
                                 .equ	DDF6	= 6	; 
                                 .equ	DDF7	= 7	; 
                                 
                                 ; PINF - Input Pins, Port F
                                 .equ	PINF0	= 0	; 
                                 .equ	PINF1	= 1	; 
                                 .equ	PINF2	= 2	; 
                                 .equ	PINF3	= 3	; 
                                 .equ	PINF4	= 4	; 
                                 .equ	PINF5	= 5	; 
                                 .equ	PINF6	= 6	; 
                                 .equ	PINF7	= 7	; 
                                 
                                 
                                 ; ***** PORTG ************************
                                 ; PORTG - Data Register, Port G
                                 .equ	PORTG0	= 0	; 
                                 .equ	PG0	= 0	; For compatibility
                                 .equ	PORTG1	= 1	; 
                                 .equ	PG1	= 1	; For compatibility
                                 .equ	PORTG2	= 2	; 
                                 .equ	PG2	= 2	; For compatibility
                                 .equ	PORTG3	= 3	; 
                                 .equ	PG3	= 3	; For compatibility
                                 .equ	PORTG4	= 4	; 
                                 .equ	PG4	= 4	; For compatibility
                                 .equ	PORTG5	= 5	; 
                                 .equ	PG5	= 5	; For compatibility
                                 
                                 ; DDRG - Data Direction Register, Port G
                                 .equ	DDG0	= 0	; 
                                 .equ	DDG1	= 1	; 
                                 .equ	DDG2	= 2	; 
                                 .equ	DDG3	= 3	; 
                                 .equ	DDG4	= 4	; 
                                 .equ	DDG5	= 5	; 
                                 
                                 ; PING - Input Pins, Port G
                                 .equ	PING0	= 0	; 
                                 .equ	PING1	= 1	; 
                                 .equ	PING2	= 2	; 
                                 .equ	PING3	= 3	; 
                                 .equ	PING4	= 4	; 
                                 .equ	PING5	= 5	; 
                                 
                                 
                                 ; ***** PORTH ************************
                                 ; PORTH - PORT H Data Register
                                 .equ	PORTH0	= 0	; PORT H Data Register bit 0
                                 .equ	PH0	= 0	; For compatibility
                                 .equ	PORTH1	= 1	; PORT H Data Register bit 1
                                 .equ	PH1	= 1	; For compatibility
                                 .equ	PORTH2	= 2	; PORT H Data Register bit 2
                                 .equ	PH2	= 2	; For compatibility
                                 .equ	PORTH3	= 3	; PORT H Data Register bit 3
                                 .equ	PH3	= 3	; For compatibility
                                 .equ	PORTH4	= 4	; PORT H Data Register bit 4
                                 .equ	PH4	= 4	; For compatibility
                                 .equ	PORTH5	= 5	; PORT H Data Register bit 5
                                 .equ	PH5	= 5	; For compatibility
                                 .equ	PORTH6	= 6	; PORT H Data Register bit 6
                                 .equ	PH6	= 6	; For compatibility
                                 .equ	PORTH7	= 7	; PORT H Data Register bit 7
                                 .equ	PH7	= 7	; For compatibility
                                 
                                 ; DDRH - PORT H Data Direction Register
                                 .equ	DDH0	= 0	; PORT H Data Direction Register bit 0
                                 .equ	DDH1	= 1	; PORT H Data Direction Register bit 1
                                 .equ	DDH2	= 2	; PORT H Data Direction Register bit 2
                                 .equ	DDH3	= 3	; PORT H Data Direction Register bit 3
                                 .equ	DDH4	= 4	; PORT H Data Direction Register bit 4
                                 .equ	DDH5	= 5	; PORT H Data Direction Register bit 5
                                 .equ	DDH6	= 6	; PORT H Data Direction Register bit 6
                                 .equ	DDH7	= 7	; PORT H Data Direction Register bit 7
                                 
                                 ; PINH - PORT H Input Pins
                                 .equ	PINH0	= 0	; PORT H Input Pins bit 0
                                 .equ	PINH1	= 1	; PORT H Input Pins bit 1
                                 .equ	PINH2	= 2	; PORT H Input Pins bit 2
                                 .equ	PINH3	= 3	; PORT H Input Pins bit 3
                                 .equ	PINH4	= 4	; PORT H Input Pins bit 4
                                 .equ	PINH5	= 5	; PORT H Input Pins bit 5
                                 .equ	PINH6	= 6	; PORT H Input Pins bit 6
                                 .equ	PINH7	= 7	; PORT H Input Pins bit 7
                                 
                                 
                                 ; ***** PORTJ ************************
                                 ; PORTJ - PORT J Data Register
                                 .equ	PORTJ0	= 0	; PORT J Data Register bit 0
                                 .equ	PJ0	= 0	; For compatibility
                                 .equ	PORTJ1	= 1	; PORT J Data Register bit 1
                                 .equ	PJ1	= 1	; For compatibility
                                 .equ	PORTJ2	= 2	; PORT J Data Register bit 2
                                 .equ	PJ2	= 2	; For compatibility
                                 .equ	PORTJ3	= 3	; PORT J Data Register bit 3
                                 .equ	PJ3	= 3	; For compatibility
                                 .equ	PORTJ4	= 4	; PORT J Data Register bit 4
                                 .equ	PJ4	= 4	; For compatibility
                                 .equ	PORTJ5	= 5	; PORT J Data Register bit 5
                                 .equ	PJ5	= 5	; For compatibility
                                 .equ	PORTJ6	= 6	; PORT J Data Register bit 6
                                 .equ	PJ6	= 6	; For compatibility
                                 .equ	PORTJ7	= 7	; PORT J Data Register bit 7
                                 .equ	PJ7	= 7	; For compatibility
                                 
                                 ; DDRJ - PORT J Data Direction Register
                                 .equ	DDJ0	= 0	; PORT J Data Direction Register bit 0
                                 .equ	DDJ1	= 1	; PORT J Data Direction Register bit 1
                                 .equ	DDJ2	= 2	; PORT J Data Direction Register bit 2
                                 .equ	DDJ3	= 3	; PORT J Data Direction Register bit 3
                                 .equ	DDJ4	= 4	; PORT J Data Direction Register bit 4
                                 .equ	DDJ5	= 5	; PORT J Data Direction Register bit 5
                                 .equ	DDJ6	= 6	; PORT J Data Direction Register bit 6
                                 .equ	DDJ7	= 7	; PORT J Data Direction Register bit 7
                                 
                                 ; PINJ - PORT J Input Pins
                                 .equ	PINJ0	= 0	; PORT J Input Pins bit 0
                                 .equ	PINJ1	= 1	; PORT J Input Pins bit 1
                                 .equ	PINJ2	= 2	; PORT J Input Pins bit 2
                                 .equ	PINJ3	= 3	; PORT J Input Pins bit 3
                                 .equ	PINJ4	= 4	; PORT J Input Pins bit 4
                                 .equ	PINJ5	= 5	; PORT J Input Pins bit 5
                                 .equ	PINJ6	= 6	; PORT J Input Pins bit 6
                                 .equ	PINJ7	= 7	; PORT J Input Pins bit 7
                                 
                                 
                                 ; ***** PORTK ************************
                                 ; PORTK - PORT K Data Register
                                 .equ	PORTK0	= 0	; PORT K Data Register bit 0
                                 .equ	PK0	= 0	; For compatibility
                                 .equ	PORTK1	= 1	; PORT K Data Register bit 1
                                 .equ	PK1	= 1	; For compatibility
                                 .equ	PORTK2	= 2	; PORT K Data Register bit 2
                                 .equ	PK2	= 2	; For compatibility
                                 .equ	PORTK3	= 3	; PORT K Data Register bit 3
                                 .equ	PK3	= 3	; For compatibility
                                 .equ	PORTK4	= 4	; PORT K Data Register bit 4
                                 .equ	PK4	= 4	; For compatibility
                                 .equ	PORTK5	= 5	; PORT K Data Register bit 5
                                 .equ	PK5	= 5	; For compatibility
                                 .equ	PORTK6	= 6	; PORT K Data Register bit 6
                                 .equ	PK6	= 6	; For compatibility
                                 .equ	PORTK7	= 7	; PORT K Data Register bit 7
                                 .equ	PK7	= 7	; For compatibility
                                 
                                 ; DDRK - PORT K Data Direction Register
                                 .equ	DDK0	= 0	; PORT K Data Direction Register bit 0
                                 .equ	DDK1	= 1	; PORT K Data Direction Register bit 1
                                 .equ	DDK2	= 2	; PORT K Data Direction Register bit 2
                                 .equ	DDK3	= 3	; PORT K Data Direction Register bit 3
                                 .equ	DDK4	= 4	; PORT K Data Direction Register bit 4
                                 .equ	DDK5	= 5	; PORT K Data Direction Register bit 5
                                 .equ	DDK6	= 6	; PORT K Data Direction Register bit 6
                                 .equ	DDK7	= 7	; PORT K Data Direction Register bit 7
                                 
                                 ; PINK - PORT K Input Pins
                                 .equ	PINK0	= 0	; PORT K Input Pins bit 0
                                 .equ	PINK1	= 1	; PORT K Input Pins bit 1
                                 .equ	PINK2	= 2	; PORT K Input Pins bit 2
                                 .equ	PINK3	= 3	; PORT K Input Pins bit 3
                                 .equ	PINK4	= 4	; PORT K Input Pins bit 4
                                 .equ	PINK5	= 5	; PORT K Input Pins bit 5
                                 .equ	PINK6	= 6	; PORT K Input Pins bit 6
                                 .equ	PINK7	= 7	; PORT K Input Pins bit 7
                                 
                                 
                                 ; ***** PORTL ************************
                                 ; PORTL - PORT L Data Register
                                 .equ	PORTL0	= 0	; PORT L Data Register bit 0
                                 .equ	PL0	= 0	; For compatibility
                                 .equ	PORTL1	= 1	; PORT L Data Register bit 1
                                 .equ	PL1	= 1	; For compatibility
                                 .equ	PORTL2	= 2	; PORT L Data Register bit 2
                                 .equ	PL2	= 2	; For compatibility
                                 .equ	PORTL3	= 3	; PORT L Data Register bit 3
                                 .equ	PL3	= 3	; For compatibility
                                 .equ	PORTL4	= 4	; PORT L Data Register bit 4
                                 .equ	PL4	= 4	; For compatibility
                                 .equ	PORTL5	= 5	; PORT L Data Register bit 5
                                 .equ	PL5	= 5	; For compatibility
                                 .equ	PORTL6	= 6	; PORT L Data Register bit 6
                                 .equ	PL6	= 6	; For compatibility
                                 .equ	PORTL7	= 7	; PORT L Data Register bit 7
                                 .equ	PL7	= 7	; For compatibility
                                 
                                 ; DDRL - PORT L Data Direction Register
                                 .equ	DDL0	= 0	; PORT L Data Direction Register bit 0
                                 .equ	DDL1	= 1	; PORT L Data Direction Register bit 1
                                 .equ	DDL2	= 2	; PORT L Data Direction Register bit 2
                                 .equ	DDL3	= 3	; PORT L Data Direction Register bit 3
                                 .equ	DDL4	= 4	; PORT L Data Direction Register bit 4
                                 .equ	DDL5	= 5	; PORT L Data Direction Register bit 5
                                 .equ	DDL6	= 6	; PORT L Data Direction Register bit 6
                                 .equ	DDL7	= 7	; PORT L Data Direction Register bit 7
                                 
                                 ; PINL - PORT L Input Pins
                                 .equ	PINL0	= 0	; PORT L Input Pins bit 0
                                 .equ	PINL1	= 1	; PORT L Input Pins bit 1
                                 .equ	PINL2	= 2	; PORT L Input Pins bit 2
                                 .equ	PINL3	= 3	; PORT L Input Pins bit 3
                                 .equ	PINL4	= 4	; PORT L Input Pins bit 4
                                 .equ	PINL5	= 5	; PORT L Input Pins bit 5
                                 .equ	PINL6	= 6	; PORT L Input Pins bit 6
                                 .equ	PINL7	= 7	; PORT L Input Pins bit 7
                                 
                                 
                                 ; ***** TIMER_COUNTER_0 **************
                                 ; TIMSK0 - Timer/Counter0 Interrupt Mask Register
                                 .equ	TOIE0	= 0	; Timer/Counter0 Overflow Interrupt Enable
                                 .equ	OCIE0A	= 1	; Timer/Counter0 Output Compare Match A Interrupt Enable
                                 .equ	OCIE0B	= 2	; Timer/Counter0 Output Compare Match B Interrupt Enable
                                 
                                 ; TIFR0 - Timer/Counter0 Interrupt Flag register
                                 .equ	TOV0	= 0	; Timer/Counter0 Overflow Flag
                                 .equ	OCF0A	= 1	; Timer/Counter0 Output Compare Flag 0A
                                 .equ	OCF0B	= 2	; Timer/Counter0 Output Compare Flag 0B
                                 
                                 ; TCCR0A - Timer/Counter  Control Register A
                                 .equ	WGM00	= 0	; Waveform Generation Mode
                                 .equ	WGM01	= 1	; Waveform Generation Mode
                                 .equ	COM0B0	= 4	; Compare Output Mode, Fast PWm
                                 .equ	COM0B1	= 5	; Compare Output Mode, Fast PWm
                                 .equ	COM0A0	= 6	; Compare Output Mode, Phase Correct PWM Mode
                                 .equ	COM0A1	= 7	; Compare Output Mode, Phase Correct PWM Mode
                                 
                                 ; TCCR0B - Timer/Counter Control Register B
                                 .equ	CS00	= 0	; Clock Select
                                 .equ	CS01	= 1	; Clock Select
                                 .equ	CS02	= 2	; Clock Select
                                 .equ	WGM02	= 3	; 
                                 .equ	FOC0B	= 6	; Force Output Compare B
                                 .equ	FOC0A	= 7	; Force Output Compare A
                                 
                                 ; TCNT0 - Timer/Counter0
                                 .equ	TCNT0_0	= 0	; 
                                 .equ	TCNT0_1	= 1	; 
                                 .equ	TCNT0_2	= 2	; 
                                 .equ	TCNT0_3	= 3	; 
                                 .equ	TCNT0_4	= 4	; 
                                 .equ	TCNT0_5	= 5	; 
                                 .equ	TCNT0_6	= 6	; 
                                 .equ	TCNT0_7	= 7	; 
                                 
                                 ; OCR0A - Timer/Counter0 Output Compare Register
                                 .equ	OCR0A_0	= 0	; 
                                 .equ	OCR0A_1	= 1	; 
                                 .equ	OCR0A_2	= 2	; 
                                 .equ	OCR0A_3	= 3	; 
                                 .equ	OCR0A_4	= 4	; 
                                 .equ	OCR0A_5	= 5	; 
                                 .equ	OCR0A_6	= 6	; 
                                 .equ	OCR0A_7	= 7	; 
                                 
                                 ; OCR0B - Timer/Counter0 Output Compare Register
                                 .equ	OCR0B_0	= 0	; 
                                 .equ	OCR0B_1	= 1	; 
                                 .equ	OCR0B_2	= 2	; 
                                 .equ	OCR0B_3	= 3	; 
                                 .equ	OCR0B_4	= 4	; 
                                 .equ	OCR0B_5	= 5	; 
                                 .equ	OCR0B_6	= 6	; 
                                 .equ	OCR0B_7	= 7	; 
                                 
                                 ; GTCCR - General Timer/Counter Control Register
                                 .equ	PSRSYNC	= 0	; Prescaler Reset Timer/Counter1 and Timer/Counter0
                                 .equ	PSR10	= PSRSYNC	; For compatibility
                                 .equ	TSM	= 7	; Timer/Counter Synchronization Mode
                                 
                                 
                                 ; ***** TIMER_COUNTER_2 **************
                                 ; TIMSK2 - Timer/Counter Interrupt Mask register
                                 .equ	TOIE2	= 0	; Timer/Counter2 Overflow Interrupt Enable
                                 .equ	TOIE2A	= TOIE2	; For compatibility
                                 .equ	OCIE2A	= 1	; Timer/Counter2 Output Compare Match A Interrupt Enable
                                 .equ	OCIE2B	= 2	; Timer/Counter2 Output Compare Match B Interrupt Enable
                                 
                                 ; TIFR2 - Timer/Counter Interrupt Flag Register
                                 .equ	TOV2	= 0	; Timer/Counter2 Overflow Flag
                                 .equ	OCF2A	= 1	; Output Compare Flag 2A
                                 .equ	OCF2B	= 2	; Output Compare Flag 2B
                                 
                                 ; TCCR2A - Timer/Counter2 Control Register A
                                 .equ	WGM20	= 0	; Waveform Genration Mode
                                 .equ	WGM21	= 1	; Waveform Genration Mode
                                 .equ	COM2B0	= 4	; Compare Output Mode bit 0
                                 .equ	COM2B1	= 5	; Compare Output Mode bit 1
                                 .equ	COM2A0	= 6	; Compare Output Mode bit 1
                                 .equ	COM2A1	= 7	; Compare Output Mode bit 1
                                 
                                 ; TCCR2B - Timer/Counter2 Control Register B
                                 .equ	CS20	= 0	; Clock Select bit 0
                                 .equ	CS21	= 1	; Clock Select bit 1
                                 .equ	CS22	= 2	; Clock Select bit 2
                                 .equ	WGM22	= 3	; Waveform Generation Mode
                                 .equ	FOC2B	= 6	; Force Output Compare B
                                 .equ	FOC2A	= 7	; Force Output Compare A
                                 
                                 ; TCNT2 - Timer/Counter2
                                 .equ	TCNT2_0	= 0	; Timer/Counter 2 bit 0
                                 .equ	TCNT2_1	= 1	; Timer/Counter 2 bit 1
                                 .equ	TCNT2_2	= 2	; Timer/Counter 2 bit 2
                                 .equ	TCNT2_3	= 3	; Timer/Counter 2 bit 3
                                 .equ	TCNT2_4	= 4	; Timer/Counter 2 bit 4
                                 .equ	TCNT2_5	= 5	; Timer/Counter 2 bit 5
                                 .equ	TCNT2_6	= 6	; Timer/Counter 2 bit 6
                                 .equ	TCNT2_7	= 7	; Timer/Counter 2 bit 7
                                 
                                 ; OCR2A - Timer/Counter2 Output Compare Register A
                                 .equ	OCR2A_0	= 0	; Timer/Counter2 Output Compare Register Bit 0
                                 .equ	OCR2A_1	= 1	; Timer/Counter2 Output Compare Register Bit 1
                                 .equ	OCR2A_2	= 2	; Timer/Counter2 Output Compare Register Bit 2
                                 .equ	OCR2A_3	= 3	; Timer/Counter2 Output Compare Register Bit 3
                                 .equ	OCR2A_4	= 4	; Timer/Counter2 Output Compare Register Bit 4
                                 .equ	OCR2A_5	= 5	; Timer/Counter2 Output Compare Register Bit 5
                                 .equ	OCR2A_6	= 6	; Timer/Counter2 Output Compare Register Bit 6
                                 .equ	OCR2A_7	= 7	; Timer/Counter2 Output Compare Register Bit 7
                                 
                                 ; OCR2B - Timer/Counter2 Output Compare Register B
                                 .equ	OCR2B_0	= 0	; Timer/Counter2 Output Compare Register Bit 0
                                 .equ	OCR2B_1	= 1	; Timer/Counter2 Output Compare Register Bit 1
                                 .equ	OCR2B_2	= 2	; Timer/Counter2 Output Compare Register Bit 2
                                 .equ	OCR2B_3	= 3	; Timer/Counter2 Output Compare Register Bit 3
                                 .equ	OCR2B_4	= 4	; Timer/Counter2 Output Compare Register Bit 4
                                 .equ	OCR2B_5	= 5	; Timer/Counter2 Output Compare Register Bit 5
                                 .equ	OCR2B_6	= 6	; Timer/Counter2 Output Compare Register Bit 6
                                 .equ	OCR2B_7	= 7	; Timer/Counter2 Output Compare Register Bit 7
                                 
                                 ; ASSR - Asynchronous Status Register
                                 .equ	TCR2BUB	= 0	; Timer/Counter Control Register2 Update Busy
                                 .equ	TCR2AUB	= 1	; Timer/Counter Control Register2 Update Busy
                                 .equ	OCR2BUB	= 2	; Output Compare Register 2 Update Busy
                                 .equ	OCR2AUB	= 3	; Output Compare Register2 Update Busy
                                 .equ	TCN2UB	= 4	; Timer/Counter2 Update Busy
                                 .equ	AS2	= 5	; Asynchronous Timer/Counter2
                                 .equ	EXCLK	= 6	; Enable External Clock Input
                                 
                                 ; GTCCR - General Timer Counter Control register
                                 .equ	PSRASY	= 1	; Prescaler Reset Timer/Counter2
                                 .equ	PSR2	= PSRASY	; For compatibility
                                 ;.equ	TSM	= 7	; Timer/Counter Synchronization Mode
                                 
                                 
                                 ; ***** WATCHDOG *********************
                                 ; WDTCSR - Watchdog Timer Control Register
                                 .equ	WDP0	= 0	; Watch Dog Timer Prescaler bit 0
                                 .equ	WDP1	= 1	; Watch Dog Timer Prescaler bit 1
                                 .equ	WDP2	= 2	; Watch Dog Timer Prescaler bit 2
                                 .equ	WDE	= 3	; Watch Dog Enable
                                 .equ	WDCE	= 4	; Watchdog Change Enable
                                 .equ	WDP3	= 5	; Watchdog Timer Prescaler Bit 3
                                 .equ	WDIE	= 6	; Watchdog Timeout Interrupt Enable
                                 .equ	WDIF	= 7	; Watchdog Timeout Interrupt Flag
                                 
                                 
                                 ; ***** USART1 ***********************
                                 ; UDR1 - USART I/O Data Register
                                 .equ	UDR1_0	= 0	; USART I/O Data Register bit 0
                                 .equ	UDR1_1	= 1	; USART I/O Data Register bit 1
                                 .equ	UDR1_2	= 2	; USART I/O Data Register bit 2
                                 .equ	UDR1_3	= 3	; USART I/O Data Register bit 3
                                 .equ	UDR1_4	= 4	; USART I/O Data Register bit 4
                                 .equ	UDR1_5	= 5	; USART I/O Data Register bit 5
                                 .equ	UDR1_6	= 6	; USART I/O Data Register bit 6
                                 .equ	UDR1_7	= 7	; USART I/O Data Register bit 7
                                 
                                 ; UCSR1A - USART Control and Status Register A
                                 .equ	MPCM1	= 0	; Multi-processor Communication Mode
                                 .equ	U2X1	= 1	; Double the USART transmission speed
                                 .equ	UPE1	= 2	; Parity Error
                                 .equ	DOR1	= 3	; Data overRun
                                 .equ	FE1	= 4	; Framing Error
                                 .equ	UDRE1	= 5	; USART Data Register Empty
                                 .equ	TXC1	= 6	; USART Transmitt Complete
                                 .equ	RXC1	= 7	; USART Receive Complete
                                 
                                 ; UCSR1B - USART Control and Status Register B
                                 .equ	TXB81	= 0	; Transmit Data Bit 8
                                 .equ	RXB81	= 1	; Receive Data Bit 8
                                 .equ	UCSZ12	= 2	; Character Size
                                 .equ	TXEN1	= 3	; Transmitter Enable
                                 .equ	RXEN1	= 4	; Receiver Enable
                                 .equ	UDRIE1	= 5	; USART Data register Empty Interrupt Enable
                                 .equ	TXCIE1	= 6	; TX Complete Interrupt Enable
                                 .equ	RXCIE1	= 7	; RX Complete Interrupt Enable
                                 
                                 ; UCSR1C - USART Control and Status Register C
                                 .equ	UCPOL1	= 0	; Clock Polarity
                                 .equ	UCSZ10	= 1	; Character Size
                                 .equ	UCPHA1	= UCSZ10	; For compatibility
                                 .equ	UCSZ11	= 2	; Character Size
                                 .equ	UDORD1	= UCSZ11	; For compatibility
                                 .equ	USBS1	= 3	; Stop Bit Select
                                 .equ	UPM10	= 4	; Parity Mode Bit 0
                                 .equ	UPM11	= 5	; Parity Mode Bit 1
                                 .equ	UMSEL10	= 6	; USART Mode Select
                                 .equ	UMSEL11	= 7	; USART Mode Select
                                 
                                 ; UBRR1H - USART Baud Rate Register High Byte
                                 .equ	UBRR_8	= 0	; USART Baud Rate Register bit 8
                                 .equ	UBRR_9	= 1	; USART Baud Rate Register bit 9
                                 .equ	UBRR_10	= 2	; USART Baud Rate Register bit 10
                                 .equ	UBRR_11	= 3	; USART Baud Rate Register bit 11
                                 
                                 ; UBRR1L - USART Baud Rate Register Low Byte
                                 .equ	UBRR_0	= 0	; USART Baud Rate Register bit 0
                                 .equ	UBRR_1	= 1	; USART Baud Rate Register bit 1
                                 .equ	UBRR_2	= 2	; USART Baud Rate Register bit 2
                                 .equ	UBRR_3	= 3	; USART Baud Rate Register bit 3
                                 .equ	UBRR_4	= 4	; USART Baud Rate Register bit 4
                                 .equ	UBRR_5	= 5	; USART Baud Rate Register bit 5
                                 .equ	UBRR_6	= 6	; USART Baud Rate Register bit 6
                                 .equ	UBRR_7	= 7	; USART Baud Rate Register bit 7
                                 
                                 
                                 ; ***** EEPROM ***********************
                                 ; EEARH - EEPROM Address Register Low Byte
                                 .equ	EEAR8	= 0	; EEPROM Read/Write Access Bit 8
                                 .equ	EEAR9	= 1	; EEPROM Read/Write Access Bit 9
                                 .equ	EEAR10	= 2	; EEPROM Read/Write Access Bit 10
                                 .equ	EEAR11	= 3	; EEPROM Read/Write Access Bit 11
                                 
                                 ; EEARL - EEPROM Address Register Low Byte
                                 .equ	EEAR0	= 0	; EEPROM Read/Write Access Bit 0
                                 .equ	EEAR1	= 1	; EEPROM Read/Write Access Bit 1
                                 .equ	EEAR2	= 2	; EEPROM Read/Write Access Bit 2
                                 .equ	EEAR3	= 3	; EEPROM Read/Write Access Bit 3
                                 .equ	EEAR4	= 4	; EEPROM Read/Write Access Bit 4
                                 .equ	EEAR5	= 5	; EEPROM Read/Write Access Bit 5
                                 .equ	EEAR6	= 6	; EEPROM Read/Write Access Bit 6
                                 .equ	EEAR7	= 7	; EEPROM Read/Write Access Bit 7
                                 
                                 ; EEDR - EEPROM Data Register
                                 .equ	EEDR0	= 0	; EEPROM Data Register bit 0
                                 .equ	EEDR1	= 1	; EEPROM Data Register bit 1
                                 .equ	EEDR2	= 2	; EEPROM Data Register bit 2
                                 .equ	EEDR3	= 3	; EEPROM Data Register bit 3
                                 .equ	EEDR4	= 4	; EEPROM Data Register bit 4
                                 .equ	EEDR5	= 5	; EEPROM Data Register bit 5
                                 .equ	EEDR6	= 6	; EEPROM Data Register bit 6
                                 .equ	EEDR7	= 7	; EEPROM Data Register bit 7
                                 
                                 ; EECR - EEPROM Control Register
                                 .equ	EERE	= 0	; EEPROM Read Enable
                                 .equ	EEPE	= 1	; EEPROM Write Enable
                                 .equ	EEMPE	= 2	; EEPROM Master Write Enable
                                 .equ	EERIE	= 3	; EEPROM Ready Interrupt Enable
                                 .equ	EEPM0	= 4	; EEPROM Programming Mode Bit 0
                                 .equ	EEPM1	= 5	; EEPROM Programming Mode Bit 1
                                 
                                 
                                 ; ***** TIMER_COUNTER_5 **************
                                 ; TIMSK5 - Timer/Counter5 Interrupt Mask Register
                                 .equ	TOIE5	= 0	; Timer/Counter5 Overflow Interrupt Enable
                                 .equ	OCIE5A	= 1	; Timer/Counter5 Output Compare A Match Interrupt Enable
                                 .equ	OCIE5B	= 2	; Timer/Counter5 Output Compare B Match Interrupt Enable
                                 .equ	OCIE5C	= 3	; Timer/Counter5 Output Compare C Match Interrupt Enable
                                 .equ	ICIE5	= 5	; Timer/Counter5 Input Capture Interrupt Enable
                                 
                                 ; TIFR5 - Timer/Counter5 Interrupt Flag register
                                 .equ	TOV5	= 0	; Timer/Counter5 Overflow Flag
                                 .equ	OCF5A	= 1	; Output Compare Flag 5A
                                 .equ	OCF5B	= 2	; Output Compare Flag 5B
                                 .equ	OCF5C	= 3	; Output Compare Flag 5C
                                 .equ	ICF5	= 5	; Input Capture Flag 5
                                 
                                 ; TCCR5A - Timer/Counter5 Control Register A
                                 .equ	WGM50	= 0	; Waveform Generation Mode
                                 .equ	WGM51	= 1	; Waveform Generation Mode
                                 .equ	COM5C0	= 2	; Compare Output Mode 5C, bit 0
                                 .equ	COM5C1	= 3	; Compare Output Mode 5C, bit 1
                                 .equ	COM5B0	= 4	; Compare Output Mode 5B, bit 0
                                 .equ	COM5B1	= 5	; Compare Output Mode 5B, bit 1
                                 .equ	COM5A0	= 6	; Compare Output Mode 5A, bit 0
                                 .equ	COM5A1	= 7	; Compare Output Mode 1A, bit 1
                                 
                                 ; TCCR5B - Timer/Counter5 Control Register B
                                 .equ	CS50	= 0	; Prescaler source of Timer/Counter 5
                                 .equ	CS51	= 1	; Prescaler source of Timer/Counter 5
                                 .equ	CS52	= 2	; Prescaler source of Timer/Counter 5
                                 .equ	WGM52	= 3	; Waveform Generation Mode
                                 .equ	WGM53	= 4	; Waveform Generation Mode
                                 .equ	ICES5	= 6	; Input Capture 5 Edge Select
                                 .equ	ICNC5	= 7	; Input Capture 5 Noise Canceler
                                 
                                 ; TCCR5C - Timer/Counter 5 Control Register C
                                 .equ	FOC5C	= 5	; Force Output Compare 5C
                                 .equ	FOC5B	= 6	; Force Output Compare 5B
                                 .equ	FOC5A	= 7	; Force Output Compare 5A
                                 
                                 ; ICR5H - Timer/Counter5 Input Capture Register High Byte
                                 .equ	ICR5H0	= 0	; Timer/Counter5 Input Capture Register High Byte bit 0
                                 .equ	ICR5H1	= 1	; Timer/Counter5 Input Capture Register High Byte bit 1
                                 .equ	ICR5H2	= 2	; Timer/Counter5 Input Capture Register High Byte bit 2
                                 .equ	ICR5H3	= 3	; Timer/Counter5 Input Capture Register High Byte bit 3
                                 .equ	ICR5H4	= 4	; Timer/Counter5 Input Capture Register High Byte bit 4
                                 .equ	ICR5H5	= 5	; Timer/Counter5 Input Capture Register High Byte bit 5
                                 .equ	ICR5H6	= 6	; Timer/Counter5 Input Capture Register High Byte bit 6
                                 .equ	ICR5H7	= 7	; Timer/Counter5 Input Capture Register High Byte bit 7
                                 
                                 ; ICR5L - Timer/Counter5 Input Capture Register Low Byte
                                 .equ	ICR5L0	= 0	; Timer/Counter5 Input Capture Register Low Byte bit 0
                                 .equ	ICR5L1	= 1	; Timer/Counter5 Input Capture Register Low Byte bit 1
                                 .equ	ICR5L2	= 2	; Timer/Counter5 Input Capture Register Low Byte bit 2
                                 .equ	ICR5L3	= 3	; Timer/Counter5 Input Capture Register Low Byte bit 3
                                 .equ	ICR5L4	= 4	; Timer/Counter5 Input Capture Register Low Byte bit 4
                                 .equ	ICR5L5	= 5	; Timer/Counter5 Input Capture Register Low Byte bit 5
                                 .equ	ICR5L6	= 6	; Timer/Counter5 Input Capture Register Low Byte bit 6
                                 .equ	ICR5L7	= 7	; Timer/Counter5 Input Capture Register Low Byte bit 7
                                 
                                 
                                 ; ***** TIMER_COUNTER_4 **************
                                 ; TIMSK4 - Timer/Counter4 Interrupt Mask Register
                                 .equ	TOIE4	= 0	; Timer/Counter4 Overflow Interrupt Enable
                                 .equ	OCIE4A	= 1	; Timer/Counter4 Output Compare A Match Interrupt Enable
                                 .equ	OCIE4B	= 2	; Timer/Counter4 Output Compare B Match Interrupt Enable
                                 .equ	OCIE4C	= 3	; Timer/Counter4 Output Compare C Match Interrupt Enable
                                 .equ	ICIE4	= 5	; Timer/Counter4 Input Capture Interrupt Enable
                                 
                                 ; TIFR4 - Timer/Counter4 Interrupt Flag register
                                 .equ	TOV4	= 0	; Timer/Counter4 Overflow Flag
                                 .equ	OCF4A	= 1	; Output Compare Flag 4A
                                 .equ	OCF4B	= 2	; Output Compare Flag 4B
                                 .equ	OCF4C	= 3	; Output Compare Flag 4C
                                 .equ	ICF4	= 5	; Input Capture Flag 4
                                 
                                 ; TCCR4A - Timer/Counter4 Control Register A
                                 .equ	WGM40	= 0	; Waveform Generation Mode
                                 .equ	WGM41	= 1	; Waveform Generation Mode
                                 .equ	COM4C0	= 2	; Compare Output Mode 4C, bit 0
                                 .equ	COM4C1	= 3	; Compare Output Mode 4C, bit 1
                                 .equ	COM4B0	= 4	; Compare Output Mode 4B, bit 0
                                 .equ	COM4B1	= 5	; Compare Output Mode 4B, bit 1
                                 .equ	COM4A0	= 6	; Compare Output Mode 4A, bit 0
                                 .equ	COM4A1	= 7	; Compare Output Mode 1A, bit 1
                                 
                                 ; TCCR4B - Timer/Counter4 Control Register B
                                 .equ	CS40	= 0	; Prescaler source of Timer/Counter 4
                                 .equ	CS41	= 1	; Prescaler source of Timer/Counter 4
                                 .equ	CS42	= 2	; Prescaler source of Timer/Counter 4
                                 .equ	WGM42	= 3	; Waveform Generation Mode
                                 .equ	WGM43	= 4	; Waveform Generation Mode
                                 .equ	ICES4	= 6	; Input Capture 4 Edge Select
                                 .equ	ICNC4	= 7	; Input Capture 4 Noise Canceler
                                 
                                 ; TCCR4C - Timer/Counter 4 Control Register C
                                 .equ	FOC4C	= 5	; Force Output Compare 4C
                                 .equ	FOC4B	= 6	; Force Output Compare 4B
                                 .equ	FOC4A	= 7	; Force Output Compare 4A
                                 
                                 
                                 ; ***** TIMER_COUNTER_3 **************
                                 ; TIMSK3 - Timer/Counter3 Interrupt Mask Register
                                 .equ	TOIE3	= 0	; Timer/Counter3 Overflow Interrupt Enable
                                 .equ	OCIE3A	= 1	; Timer/Counter3 Output Compare A Match Interrupt Enable
                                 .equ	OCIE3B	= 2	; Timer/Counter3 Output Compare B Match Interrupt Enable
                                 .equ	OCIE3C	= 3	; Timer/Counter3 Output Compare C Match Interrupt Enable
                                 .equ	ICIE3	= 5	; Timer/Counter3 Input Capture Interrupt Enable
                                 
                                 ; TIFR3 - Timer/Counter3 Interrupt Flag register
                                 .equ	TOV3	= 0	; Timer/Counter3 Overflow Flag
                                 .equ	OCF3A	= 1	; Output Compare Flag 3A
                                 .equ	OCF3B	= 2	; Output Compare Flag 3B
                                 .equ	OCF3C	= 3	; Output Compare Flag 3C
                                 .equ	ICF3	= 5	; Input Capture Flag 3
                                 
                                 ; TCCR3A - Timer/Counter3 Control Register A
                                 .equ	WGM30	= 0	; Waveform Generation Mode
                                 .equ	WGM31	= 1	; Waveform Generation Mode
                                 .equ	COM3C0	= 2	; Compare Output Mode 3C, bit 0
                                 .equ	COM3C1	= 3	; Compare Output Mode 3C, bit 1
                                 .equ	COM3B0	= 4	; Compare Output Mode 3B, bit 0
                                 .equ	COM3B1	= 5	; Compare Output Mode 3B, bit 1
                                 .equ	COM3A0	= 6	; Compare Output Mode 3A, bit 0
                                 .equ	COM3A1	= 7	; Compare Output Mode 1A, bit 1
                                 
                                 ; TCCR3B - Timer/Counter3 Control Register B
                                 .equ	CS30	= 0	; Prescaler source of Timer/Counter 3
                                 .equ	CS31	= 1	; Prescaler source of Timer/Counter 3
                                 .equ	CS32	= 2	; Prescaler source of Timer/Counter 3
                                 .equ	WGM32	= 3	; Waveform Generation Mode
                                 .equ	WGM33	= 4	; Waveform Generation Mode
                                 .equ	ICES3	= 6	; Input Capture 3 Edge Select
                                 .equ	ICNC3	= 7	; Input Capture 3 Noise Canceler
                                 
                                 ; TCCR3C - Timer/Counter 3 Control Register C
                                 .equ	FOC3C	= 5	; Force Output Compare 3C
                                 .equ	FOC3B	= 6	; Force Output Compare 3B
                                 .equ	FOC3A	= 7	; Force Output Compare 3A
                                 
                                 
                                 ; ***** TIMER_COUNTER_1 **************
                                 ; TIMSK1 - Timer/Counter1 Interrupt Mask Register
                                 .equ	TOIE1	= 0	; Timer/Counter1 Overflow Interrupt Enable
                                 .equ	OCIE1A	= 1	; Timer/Counter1 Output Compare A Match Interrupt Enable
                                 .equ	OCIE1B	= 2	; Timer/Counter1 Output Compare B Match Interrupt Enable
                                 .equ	OCIE1C	= 3	; Timer/Counter1 Output Compare C Match Interrupt Enable
                                 .equ	ICIE1	= 5	; Timer/Counter1 Input Capture Interrupt Enable
                                 
                                 ; TIFR1 - Timer/Counter1 Interrupt Flag register
                                 .equ	TOV1	= 0	; Timer/Counter1 Overflow Flag
                                 .equ	OCF1A	= 1	; Output Compare Flag 1A
                                 .equ	OCF1B	= 2	; Output Compare Flag 1B
                                 .equ	OCF1C	= 3	; Output Compare Flag 1C
                                 .equ	ICF1	= 5	; Input Capture Flag 1
                                 
                                 ; TCCR1A - Timer/Counter1 Control Register A
                                 .equ	WGM10	= 0	; Waveform Generation Mode
                                 .equ	WGM11	= 1	; Waveform Generation Mode
                                 .equ	COM1C0	= 2	; Compare Output Mode 1C, bit 0
                                 .equ	COM1C1	= 3	; Compare Output Mode 1C, bit 1
                                 .equ	COM1B0	= 4	; Compare Output Mode 1B, bit 0
                                 .equ	COM1B1	= 5	; Compare Output Mode 1B, bit 1
                                 .equ	COM1A0	= 6	; Compare Output Mode 1A, bit 0
                                 .equ	COM1A1	= 7	; Compare Output Mode 1A, bit 1
                                 
                                 ; TCCR1B - Timer/Counter1 Control Register B
                                 .equ	CS10	= 0	; Prescaler source of Timer/Counter 1
                                 .equ	CS11	= 1	; Prescaler source of Timer/Counter 1
                                 .equ	CS12	= 2	; Prescaler source of Timer/Counter 1
                                 .equ	WGM12	= 3	; Waveform Generation Mode
                                 .equ	WGM13	= 4	; Waveform Generation Mode
                                 .equ	ICES1	= 6	; Input Capture 1 Edge Select
                                 .equ	ICNC1	= 7	; Input Capture 1 Noise Canceler
                                 
                                 ; TCCR1C - Timer/Counter 1 Control Register C
                                 .equ	FOC1C	= 5	; Force Output Compare 1C
                                 .equ	FOC1B	= 6	; Force Output Compare 1B
                                 .equ	FOC1A	= 7	; Force Output Compare 1A
                                 
                                 
                                 ; ***** JTAG *************************
                                 ; OCDR - On-Chip Debug Related Register in I/O Memory
                                 .equ	OCDR0	= 0	; On-Chip Debug Register Bit 0
                                 .equ	OCDR1	= 1	; On-Chip Debug Register Bit 1
                                 .equ	OCDR2	= 2	; On-Chip Debug Register Bit 2
                                 .equ	OCDR3	= 3	; On-Chip Debug Register Bit 3
                                 .equ	OCDR4	= 4	; On-Chip Debug Register Bit 4
                                 .equ	OCDR5	= 5	; On-Chip Debug Register Bit 5
                                 .equ	OCDR6	= 6	; On-Chip Debug Register Bit 6
                                 .equ	OCDR7	= 7	; On-Chip Debug Register Bit 7
                                 .equ	IDRD	= OCDR7	; For compatibility
                                 
                                 ; MCUCR - MCU Control Register
                                 .equ	JTD	= 7	; JTAG Interface Disable
                                 
                                 ; MCUSR - MCU Status Register
                                 .equ	JTRF	= 4	; JTAG Reset Flag
                                 
                                 
                                 ; ***** EXTERNAL_INTERRUPT ***********
                                 ; EICRA - External Interrupt Control Register A
                                 .equ	ISC00	= 0	; External Interrupt Sense Control Bit
                                 .equ	ISC01	= 1	; External Interrupt Sense Control Bit
                                 .equ	ISC10	= 2	; External Interrupt Sense Control Bit
                                 .equ	ISC11	= 3	; External Interrupt Sense Control Bit
                                 .equ	ISC20	= 4	; External Interrupt Sense Control Bit
                                 .equ	ISC21	= 5	; External Interrupt Sense Control Bit
                                 .equ	ISC30	= 6	; External Interrupt Sense Control Bit
                                 .equ	ISC31	= 7	; External Interrupt Sense Control Bit
                                 
                                 ; EICRB - External Interrupt Control Register B
                                 .equ	ISC40	= 0	; External Interrupt 7-4 Sense Control Bit
                                 .equ	ISC41	= 1	; External Interrupt 7-4 Sense Control Bit
                                 .equ	ISC50	= 2	; External Interrupt 7-4 Sense Control Bit
                                 .equ	ISC51	= 3	; External Interrupt 7-4 Sense Control Bit
                                 .equ	ISC60	= 4	; External Interrupt 7-4 Sense Control Bit
                                 .equ	ISC61	= 5	; External Interrupt 7-4 Sense Control Bit
                                 .equ	ISC70	= 6	; External Interrupt 7-4 Sense Control Bit
                                 .equ	ISC71	= 7	; External Interrupt 7-4 Sense Control Bit
                                 
                                 ; EIMSK - External Interrupt Mask Register
                                 .equ	INT0	= 0	; External Interrupt Request 0 Enable
                                 .equ	INT1	= 1	; External Interrupt Request 1 Enable
                                 .equ	INT2	= 2	; External Interrupt Request 2 Enable
                                 .equ	INT3	= 3	; External Interrupt Request 3 Enable
                                 .equ	INT4	= 4	; External Interrupt Request 4 Enable
                                 .equ	INT5	= 5	; External Interrupt Request 5 Enable
                                 .equ	INT6	= 6	; External Interrupt Request 6 Enable
                                 .equ	INT7	= 7	; External Interrupt Request 7 Enable
                                 
                                 ; EIFR - External Interrupt Flag Register
                                 .equ	INTF0	= 0	; External Interrupt Flag 0
                                 .equ	INTF1	= 1	; External Interrupt Flag 1
                                 .equ	INTF2	= 2	; External Interrupt Flag 2
                                 .equ	INTF3	= 3	; External Interrupt Flag 3
                                 .equ	INTF4	= 4	; External Interrupt Flag 4
                                 .equ	INTF5	= 5	; External Interrupt Flag 5
                                 .equ	INTF6	= 6	; External Interrupt Flag 6
                                 .equ	INTF7	= 7	; External Interrupt Flag 7
                                 
                                 ; PCICR - Pin Change Interrupt Control Register
                                 .equ	PCIE0	= 0	; Pin Change Interrupt Enable 0
                                 .equ	PCIE1	= 1	; Pin Change Interrupt Enable 1
                                 .equ	PCIE2	= 2	; Pin Change Interrupt Enable 2
                                 
                                 ; PCIFR - Pin Change Interrupt Flag Register
                                 .equ	PCIF0	= 0	; Pin Change Interrupt Flag 0
                                 .equ	PCIF1	= 1	; Pin Change Interrupt Flag 1
                                 .equ	PCIF2	= 2	; Pin Change Interrupt Flag 2
                                 
                                 ; PCMSK2 - Pin Change Mask Register 2
                                 .equ	PCINT16	= 0	; Pin Change Enable Mask 16
                                 .equ	PCINT17	= 1	; Pin Change Enable Mask 17
                                 .equ	PCINT18	= 2	; Pin Change Enable Mask 18
                                 .equ	PCINT19	= 3	; Pin Change Enable Mask 19
                                 .equ	PCINT20	= 4	; Pin Change Enable Mask 20
                                 .equ	PCINT21	= 5	; Pin Change Enable Mask 21
                                 .equ	PCINT22	= 6	; Pin Change Enable Mask 22
                                 .equ	PCINT23	= 7	; Pin Change Enable Mask 23
                                 
                                 ; PCMSK1 - Pin Change Mask Register 1
                                 .equ	PCINT8	= 0	; Pin Change Enable Mask 8
                                 .equ	PCINT9	= 1	; Pin Change Enable Mask 9
                                 .equ	PCINT10	= 2	; Pin Change Enable Mask 10
                                 .equ	PCINT11	= 3	; Pin Change Enable Mask 11
                                 .equ	PCINT12	= 4	; Pin Change Enable Mask 12
                                 .equ	PCINT13	= 5	; Pin Change Enable Mask 13
                                 .equ	PCINT14	= 6	; Pin Change Enable Mask 14
                                 .equ	PCINT15	= 7	; Pin Change Enable Mask 15
                                 
                                 ; PCMSK0 - Pin Change Mask Register 0
                                 .equ	PCINT0	= 0	; Pin Change Enable Mask 0
                                 .equ	PCINT1	= 1	; Pin Change Enable Mask 1
                                 .equ	PCINT2	= 2	; Pin Change Enable Mask 2
                                 .equ	PCINT3	= 3	; Pin Change Enable Mask 3
                                 .equ	PCINT4	= 4	; Pin Change Enable Mask 4
                                 .equ	PCINT5	= 5	; Pin Change Enable Mask 5
                                 .equ	PCINT6	= 6	; Pin Change Enable Mask 6
                                 .equ	PCINT7	= 7	; Pin Change Enable Mask 7
                                 
                                 
                                 ; ***** CPU **************************
                                 ; SREG - Status Register
                                 .equ	SREG_C	= 0	; Carry Flag
                                 .equ	SREG_Z	= 1	; Zero Flag
                                 .equ	SREG_N	= 2	; Negative Flag
                                 .equ	SREG_V	= 3	; Two's Complement Overflow Flag
                                 .equ	SREG_S	= 4	; Sign Bit
                                 .equ	SREG_H	= 5	; Half Carry Flag
                                 .equ	SREG_T	= 6	; Bit Copy Storage
                                 .equ	SREG_I	= 7	; Global Interrupt Enable
                                 
                                 ; MCUCR - MCU Control Register
                                 .equ	IVCE	= 0	; Interrupt Vector Change Enable
                                 .equ	IVSEL	= 1	; Interrupt Vector Select
                                 .equ	PUD	= 4	; Pull-up disable
                                 ;.equ	JTD	= 7	; JTAG Interface Disable
                                 
                                 ; MCUSR - MCU Status Register
                                 .equ	PORF	= 0	; Power-on reset flag
                                 .equ	EXTRF	= 1	; External Reset Flag
                                 .equ	BORF	= 2	; Brown-out Reset Flag
                                 .equ	WDRF	= 3	; Watchdog Reset Flag
                                 ;.equ	JTRF	= 4	; JTAG Reset Flag
                                 
                                 ; XMCRA - External Memory Control Register A
                                 .equ	SRW00	= 0	; Wait state select bit lower page
                                 .equ	SRW01	= 1	; Wait state select bit lower page
                                 .equ	SRW10	= 2	; Wait state select bit upper page
                                 .equ	SRW11	= 3	; Wait state select bit upper page
                                 .equ	SRL0	= 4	; Wait state page limit
                                 .equ	SRL1	= 5	; Wait state page limit
                                 .equ	SRL2	= 6	; Wait state page limit
                                 .equ	SRE	= 7	; External SRAM Enable
                                 
                                 ; XMCRB - External Memory Control Register B
                                 .equ	XMM0	= 0	; External Memory High Mask
                                 .equ	XMM1	= 1	; External Memory High Mask
                                 .equ	XMM2	= 2	; External Memory High Mask
                                 .equ	XMBK	= 7	; External Memory Bus Keeper Enable
                                 
                                 ; OSCCAL - Oscillator Calibration Value
                                 .equ	CAL0	= 0	; Oscillator Calibration Value Bit0
                                 .equ	CAL1	= 1	; Oscillator Calibration Value Bit1
                                 .equ	CAL2	= 2	; Oscillator Calibration Value Bit2
                                 .equ	CAL3	= 3	; Oscillator Calibration Value Bit3
                                 .equ	CAL4	= 4	; Oscillator Calibration Value Bit4
                                 .equ	CAL5	= 5	; Oscillator Calibration Value Bit5
                                 .equ	CAL6	= 6	; Oscillator Calibration Value Bit6
                                 .equ	CAL7	= 7	; Oscillator Calibration Value Bit7
                                 
                                 ; CLKPR - 
                                 .equ	CLKPS0	= 0	; 
                                 .equ	CLKPS1	= 1	; 
                                 .equ	CLKPS2	= 2	; 
                                 .equ	CLKPS3	= 3	; 
                                 .equ	CLKPCE	= 7	; 
                                 
                                 ; SMCR - Sleep Mode Control Register
                                 .equ	SE	= 0	; Sleep Enable
                                 .equ	SM0	= 1	; Sleep Mode Select bit 0
                                 .equ	SM1	= 2	; Sleep Mode Select bit 1
                                 .equ	SM2	= 3	; Sleep Mode Select bit 2
                                 
                                 ; RAMPZ - RAM Page Z Select Register
                                 .equ	RAMPZ0	= 0	; RAM Page Z Select Register Bit 0
                                 .equ	RAMPZ1	= 1	; RAM Page Z Select Register Bit 1
                                 
                                 ; EIND - Extended Indirect Register
                                 .equ	EIND0	= 0	; Bit 0
                                 
                                 ; GPIOR2 - General Purpose IO Register 2
                                 .equ	GPIOR20	= 0	; General Purpose IO Register 2 bit 0
                                 .equ	GPIOR21	= 1	; General Purpose IO Register 2 bit 1
                                 .equ	GPIOR22	= 2	; General Purpose IO Register 2 bit 2
                                 .equ	GPIOR23	= 3	; General Purpose IO Register 2 bit 3
                                 .equ	GPIOR24	= 4	; General Purpose IO Register 2 bit 4
                                 .equ	GPIOR25	= 5	; General Purpose IO Register 2 bit 5
                                 .equ	GPIOR26	= 6	; General Purpose IO Register 2 bit 6
                                 .equ	GPIOR27	= 7	; General Purpose IO Register 2 bit 7
                                 
                                 ; GPIOR1 - General Purpose IO Register 1
                                 .equ	GPIOR10	= 0	; General Purpose IO Register 1 bit 0
                                 .equ	GPIOR11	= 1	; General Purpose IO Register 1 bit 1
                                 .equ	GPIOR12	= 2	; General Purpose IO Register 1 bit 2
                                 .equ	GPIOR13	= 3	; General Purpose IO Register 1 bit 3
                                 .equ	GPIOR14	= 4	; General Purpose IO Register 1 bit 4
                                 .equ	GPIOR15	= 5	; General Purpose IO Register 1 bit 5
                                 .equ	GPIOR16	= 6	; General Purpose IO Register 1 bit 6
                                 .equ	GPIOR17	= 7	; General Purpose IO Register 1 bit 7
                                 
                                 ; GPIOR0 - General Purpose IO Register 0
                                 .equ	GPIOR00	= 0	; General Purpose IO Register 0 bit 0
                                 .equ	GPIOR01	= 1	; General Purpose IO Register 0 bit 1
                                 .equ	GPIOR02	= 2	; General Purpose IO Register 0 bit 2
                                 .equ	GPIOR03	= 3	; General Purpose IO Register 0 bit 3
                                 .equ	GPIOR04	= 4	; General Purpose IO Register 0 bit 4
                                 .equ	GPIOR05	= 5	; General Purpose IO Register 0 bit 5
                                 .equ	GPIOR06	= 6	; General Purpose IO Register 0 bit 6
                                 .equ	GPIOR07	= 7	; General Purpose IO Register 0 bit 7
                                 
                                 ; PRR1 - Power Reduction Register1
                                 .equ	PRUSART1	= 0	; Power Reduction USART1
                                 .equ	PRUSART2	= 1	; Power Reduction USART2
                                 .equ	PRUSART3	= 2	; Power Reduction USART3
                                 .equ	PRTIM3	= 3	; Power Reduction Timer/Counter3
                                 .equ	PRTIM4	= 4	; Power Reduction Timer/Counter4
                                 .equ	PRTIM5	= 5	; Power Reduction Timer/Counter5
                                 
                                 ; PRR0 - Power Reduction Register0
                                 .equ	PRADC	= 0	; Power Reduction ADC
                                 .equ	PRUSART0	= 1	; Power Reduction USART
                                 .equ	PRSPI	= 2	; Power Reduction Serial Peripheral Interface
                                 .equ	PRTIM1	= 3	; Power Reduction Timer/Counter1
                                 .equ	PRTIM0	= 5	; Power Reduction Timer/Counter0
                                 .equ	PRTIM2	= 6	; Power Reduction Timer/Counter2
                                 .equ	PRTWI	= 7	; Power Reduction TWI
                                 
                                 
                                 ; ***** AD_CONVERTER *****************
                                 ; ADMUX - The ADC multiplexer Selection Register
                                 .equ	MUX0	= 0	; Analog Channel and Gain Selection Bits
                                 .equ	MUX1	= 1	; Analog Channel and Gain Selection Bits
                                 .equ	MUX2	= 2	; Analog Channel and Gain Selection Bits
                                 .equ	MUX3	= 3	; Analog Channel and Gain Selection Bits
                                 .equ	MUX4	= 4	; Analog Channel and Gain Selection Bits
                                 .equ	ADLAR	= 5	; Left Adjust Result
                                 .equ	REFS0	= 6	; Reference Selection Bit 0
                                 .equ	REFS1	= 7	; Reference Selection Bit 1
                                 
                                 ; ADCSRA - The ADC Control and Status register A
                                 .equ	ADPS0	= 0	; ADC  Prescaler Select Bits
                                 .equ	ADPS1	= 1	; ADC  Prescaler Select Bits
                                 .equ	ADPS2	= 2	; ADC  Prescaler Select Bits
                                 .equ	ADIE	= 3	; ADC Interrupt Enable
                                 .equ	ADIF	= 4	; ADC Interrupt Flag
                                 .equ	ADATE	= 5	; ADC  Auto Trigger Enable
                                 .equ	ADSC	= 6	; ADC Start Conversion
                                 .equ	ADEN	= 7	; ADC Enable
                                 
                                 ; ADCSRB - The ADC Control and Status register B
                                 .equ	ADTS0	= 0	; ADC Auto Trigger Source bit 0
                                 .equ	ADTS1	= 1	; ADC Auto Trigger Source bit 1
                                 .equ	ADTS2	= 2	; ADC Auto Trigger Source bit 2
                                 .equ	MUX5	= 3	; Analog Channel and Gain Selection Bits
                                 ;.equ	ACME	= 6	; 
                                 
                                 ; ADCH - ADC Data Register High Byte
                                 .equ	ADCH0	= 0	; ADC Data Register High Byte Bit 0
                                 .equ	ADCH1	= 1	; ADC Data Register High Byte Bit 1
                                 .equ	ADCH2	= 2	; ADC Data Register High Byte Bit 2
                                 .equ	ADCH3	= 3	; ADC Data Register High Byte Bit 3
                                 .equ	ADCH4	= 4	; ADC Data Register High Byte Bit 4
                                 .equ	ADCH5	= 5	; ADC Data Register High Byte Bit 5
                                 .equ	ADCH6	= 6	; ADC Data Register High Byte Bit 6
                                 .equ	ADCH7	= 7	; ADC Data Register High Byte Bit 7
                                 
                                 ; ADCL - ADC Data Register Low Byte
                                 .equ	ADCL0	= 0	; ADC Data Register Low Byte Bit 0
                                 .equ	ADCL1	= 1	; ADC Data Register Low Byte Bit 1
                                 .equ	ADCL2	= 2	; ADC Data Register Low Byte Bit 2
                                 .equ	ADCL3	= 3	; ADC Data Register Low Byte Bit 3
                                 .equ	ADCL4	= 4	; ADC Data Register Low Byte Bit 4
                                 .equ	ADCL5	= 5	; ADC Data Register Low Byte Bit 5
                                 .equ	ADCL6	= 6	; ADC Data Register Low Byte Bit 6
                                 .equ	ADCL7	= 7	; ADC Data Register Low Byte Bit 7
                                 
                                 ; DIDR0 - Digital Input Disable Register
                                 .equ	ADC0D	= 0	; 
                                 .equ	ADC1D	= 1	; 
                                 .equ	ADC2D	= 2	; 
                                 .equ	ADC3D	= 3	; 
                                 .equ	ADC4D	= 4	; 
                                 .equ	ADC5D	= 5	; 
                                 .equ	ADC6D	= 6	; 
                                 .equ	ADC7D	= 7	; 
                                 
                                 ; DIDR2 - Digital Input Disable Register
                                 .equ	ADC8D	= 0	; 
                                 .equ	ADC9D	= 1	; 
                                 .equ	ADC10D	= 2	; 
                                 .equ	ADC11D	= 3	; 
                                 .equ	ADC12D	= 4	; 
                                 .equ	ADC13D	= 5	; 
                                 .equ	ADC14D	= 6	; 
                                 .equ	ADC15D	= 7	; 
                                 
                                 
                                 ; ***** BOOT_LOAD ********************
                                 ; SPMCSR - Store Program Memory Control Register
                                 .equ	SPMEN	= 0	; Store Program Memory Enable
                                 .equ	PGERS	= 1	; Page Erase
                                 .equ	PGWRT	= 2	; Page Write
                                 .equ	BLBSET	= 3	; Boot Lock Bit Set
                                 .equ	RWWSRE	= 4	; Read While Write section read enable
                                 .equ	SIGRD	= 5	; Signature Row Read
                                 .equ	RWWSB	= 6	; Read While Write Section Busy
                                 .equ	SPMIE	= 7	; SPM Interrupt Enable
                                 
                                 
                                 ; ***** USART2 ***********************
                                 ; UDR2 - USART I/O Data Register
                                 .equ	UDR2_0	= 0	; USART I/O Data Register bit 0
                                 .equ	UDR2_1	= 1	; USART I/O Data Register bit 1
                                 .equ	UDR2_2	= 2	; USART I/O Data Register bit 2
                                 .equ	UDR2_3	= 3	; USART I/O Data Register bit 3
                                 .equ	UDR2_4	= 4	; USART I/O Data Register bit 4
                                 .equ	UDR2_5	= 5	; USART I/O Data Register bit 5
                                 .equ	UDR2_6	= 6	; USART I/O Data Register bit 6
                                 .equ	UDR2_7	= 7	; USART I/O Data Register bit 7
                                 
                                 ; UCSR2A - USART Control and Status Register A
                                 .equ	MPCM2	= 0	; Multi-processor Communication Mode
                                 .equ	U2X2	= 1	; Double the USART transmission speed
                                 .equ	UPE2	= 2	; Parity Error
                                 .equ	DOR2	= 3	; Data overRun
                                 .equ	FE2	= 4	; Framing Error
                                 .equ	UDRE2	= 5	; USART Data Register Empty
                                 .equ	TXC2	= 6	; USART Transmitt Complete
                                 .equ	RXC2	= 7	; USART Receive Complete
                                 
                                 ; UCSR2B - USART Control and Status Register B
                                 .equ	TXB82	= 0	; Transmit Data Bit 8
                                 .equ	RXB82	= 1	; Receive Data Bit 8
                                 .equ	UCSZ22	= 2	; Character Size
                                 .equ	TXEN2	= 3	; Transmitter Enable
                                 .equ	RXEN2	= 4	; Receiver Enable
                                 .equ	UDRIE2	= 5	; USART Data register Empty Interrupt Enable
                                 .equ	TXCIE2	= 6	; TX Complete Interrupt Enable
                                 .equ	RXCIE2	= 7	; RX Complete Interrupt Enable
                                 
                                 ; UCSR2C - USART Control and Status Register C
                                 .equ	UCPOL2	= 0	; Clock Polarity
                                 .equ	UCSZ20	= 1	; Character Size
                                 .equ	UCSZ21	= 2	; Character Size
                                 .equ	USBS2	= 3	; Stop Bit Select
                                 .equ	UPM20	= 4	; Parity Mode Bit 0
                                 .equ	UPM21	= 5	; Parity Mode Bit 1
                                 .equ	UMSEL20	= 6	; USART Mode Select
                                 .equ	UMSEL21	= 7	; USART Mode Select
                                 
                                 ; UBRR2H - USART Baud Rate Register High Byte
                                 ;.equ	UBRR8	= 0	; USART Baud Rate Register bit 8
                                 ;.equ	UBRR9	= 1	; USART Baud Rate Register bit 9
                                 ;.equ	UBRR10	= 2	; USART Baud Rate Register bit 10
                                 ;.equ	UBRR11	= 3	; USART Baud Rate Register bit 11
                                 
                                 ; UBRR2L - USART Baud Rate Register Low Byte
                                 .equ	UBRR0	= 0	; USART Baud Rate Register bit 0
                                 .equ	UBRR1	= 1	; USART Baud Rate Register bit 1
                                 ;.equ	UBRR2	= 2	; USART Baud Rate Register bit 2
                                 ;.equ	UBRR3	= 3	; USART Baud Rate Register bit 3
                                 ;.equ	UBRR4	= 4	; USART Baud Rate Register bit 4
                                 ;.equ	UBRR5	= 5	; USART Baud Rate Register bit 5
                                 ;.equ	UBRR6	= 6	; USART Baud Rate Register bit 6
                                 ;.equ	UBRR7	= 7	; USART Baud Rate Register bit 7
                                 
                                 
                                 ; ***** USART3 ***********************
                                 ; UDR3 - USART I/O Data Register
                                 .equ	UDR3_0	= 0	; USART I/O Data Register bit 0
                                 .equ	UDR3_1	= 1	; USART I/O Data Register bit 1
                                 .equ	UDR3_2	= 2	; USART I/O Data Register bit 2
                                 .equ	UDR3_3	= 3	; USART I/O Data Register bit 3
                                 .equ	UDR3_4	= 4	; USART I/O Data Register bit 4
                                 .equ	UDR3_5	= 5	; USART I/O Data Register bit 5
                                 .equ	UDR3_6	= 6	; USART I/O Data Register bit 6
                                 .equ	UDR3_7	= 7	; USART I/O Data Register bit 7
                                 
                                 ; UCSR3A - USART Control and Status Register A
                                 .equ	MPCM3	= 0	; Multi-processor Communication Mode
                                 .equ	U2X3	= 1	; Double the USART transmission speed
                                 .equ	UPE3	= 2	; Parity Error
                                 .equ	DOR3	= 3	; Data overRun
                                 .equ	FE3	= 4	; Framing Error
                                 .equ	UDRE3	= 5	; USART Data Register Empty
                                 .equ	TXC3	= 6	; USART Transmitt Complete
                                 .equ	RXC3	= 7	; USART Receive Complete
                                 
                                 ; UCSR3B - USART Control and Status Register B
                                 .equ	TXB83	= 0	; Transmit Data Bit 8
                                 .equ	RXB83	= 1	; Receive Data Bit 8
                                 .equ	UCSZ32	= 2	; Character Size
                                 .equ	TXEN3	= 3	; Transmitter Enable
                                 .equ	RXEN3	= 4	; Receiver Enable
                                 .equ	UDRIE3	= 5	; USART Data register Empty Interrupt Enable
                                 .equ	TXCIE3	= 6	; TX Complete Interrupt Enable
                                 .equ	RXCIE3	= 7	; RX Complete Interrupt Enable
                                 
                                 ; UCSR3C - USART Control and Status Register C
                                 .equ	UCPOL3	= 0	; Clock Polarity
                                 .equ	UCSZ30	= 1	; Character Size
                                 .equ	UCSZ31	= 2	; Character Size
                                 .equ	USBS3	= 3	; Stop Bit Select
                                 .equ	UPM30	= 4	; Parity Mode Bit 0
                                 .equ	UPM31	= 5	; Parity Mode Bit 1
                                 .equ	UMSEL30	= 6	; USART Mode Select
                                 .equ	UMSEL31	= 7	; USART Mode Select
                                 
                                 ; UBRR3H - USART Baud Rate Register High Byte
                                 ;.equ	UBRR8	= 0	; USART Baud Rate Register bit 8
                                 ;.equ	UBRR9	= 1	; USART Baud Rate Register bit 9
                                 ;.equ	UBRR10	= 2	; USART Baud Rate Register bit 10
                                 ;.equ	UBRR11	= 3	; USART Baud Rate Register bit 11
                                 
                                 ; UBRR3L - USART Baud Rate Register Low Byte
                                 ;.equ	UBRR0	= 0	; USART Baud Rate Register bit 0
                                 ;.equ	UBRR1	= 1	; USART Baud Rate Register bit 1
                                 ;.equ	UBRR2	= 2	; USART Baud Rate Register bit 2
                                 ;.equ	UBRR3	= 3	; USART Baud Rate Register bit 3
                                 ;.equ	UBRR4	= 4	; USART Baud Rate Register bit 4
                                 ;.equ	UBRR5	= 5	; USART Baud Rate Register bit 5
                                 ;.equ	UBRR6	= 6	; USART Baud Rate Register bit 6
                                 ;.equ	UBRR7	= 7	; USART Baud Rate Register bit 7
                                 
                                 
                                 
                                 ; ***** LOCKSBITS ********************************************************
                                 .equ	LB1	= 0	; Lock bit
                                 .equ	LB2	= 1	; Lock bit
                                 .equ	BLB01	= 2	; Boot Lock bit
                                 .equ	BLB02	= 3	; Boot Lock bit
                                 .equ	BLB11	= 4	; Boot lock bit
                                 .equ	BLB12	= 5	; Boot lock bit
                                 
                                 
                                 ; ***** FUSES ************************************************************
                                 ; LOW fuse bits
                                 .equ	CKSEL0	= 0	; Select Clock Source
                                 .equ	CKSEL1	= 1	; Select Clock Source
                                 .equ	CKSEL2	= 2	; Select Clock Source
                                 .equ	CKSEL3	= 3	; Select Clock Source
                                 .equ	SUT0	= 4	; Select start-up time
                                 .equ	SUT1	= 5	; Select start-up time
                                 .equ	CKOUT	= 6	; Clock output
                                 .equ	CKDIV8	= 7	; Divide clock by 8
                                 
                                 ; HIGH fuse bits
                                 .equ	BOOTRST	= 0	; Select Reset Vector
                                 .equ	BOOTSZ0	= 1	; Select Boot Size
                                 .equ	BOOTSZ1	= 2	; Select Boot Size
                                 .equ	EESAVE	= 3	; EEPROM memory is preserved through chip erase
                                 .equ	WDTON	= 4	; Watchdog timer always on
                                 .equ	SPIEN	= 5	; Enable Serial programming and Data Downloading
                                 .equ	JTAGEN	= 6	; Enable JTAG
                                 .equ	OCDEN	= 7	; Enable OCD
                                 
                                 ; EXTENDED fuse bits
                                 .equ	BODLEVEL0	= 0	; Brown-out Detector trigger level
                                 .equ	BODLEVEL1	= 1	; Brown-out Detector trigger level
                                 .equ	BODLEVEL2	= 2	; Brown-out Detector trigger level
                                 
                                 
                                 
                                 ; ***** CPU REGISTER DEFINITIONS *****************************************
                                 .def	XH	= r27
                                 .def	XL	= r26
                                 .def	YH	= r29
                                 .def	YL	= r28
                                 .def	ZH	= r31
                                 .def	ZL	= r30
                                 
                                 
                                 
                                 ; ***** DATA MEMORY DECLARATIONS *****************************************
                                 .equ	FLASHEND	= 0x1ffff	; Note: Word address
                                 .equ	IOEND	= 0x01ff
                                 .equ	SRAM_START	= 0x0200
                                 .equ	SRAM_SIZE	= 8192
                                 .equ	RAMEND	= 0x21ff
                                 .equ	XRAMEND	= 0xffff
                                 .equ	E2END	= 0x0fff
                                 .equ	EEPROMEND	= 0x0fff
                                 .equ	EEADRBITS	= 12
                                 #pragma AVRPART MEMORY PROG_FLASH 262144
                                 #pragma AVRPART MEMORY EEPROM 4096
                                 #pragma AVRPART MEMORY INT_SRAM SIZE 8192
                                 #pragma AVRPART MEMORY INT_SRAM START_ADDR 0x200
                                 
                                 
                                 
                                 ; ***** BOOTLOADER DECLARATIONS ******************************************
                                 .equ	NRWW_START_ADDR	= 0x1f000
                                 .equ	NRWW_STOP_ADDR	= 0x1ffff
                                 .equ	RWW_START_ADDR	= 0x0
                                 .equ	RWW_STOP_ADDR	= 0x1efff
                                 .equ	PAGESIZE	= 128
                                 .equ	FIRSTBOOTSTART	= 0x1fe00
                                 .equ	SECONDBOOTSTART	= 0x1fc00
                                 .equ	THIRDBOOTSTART	= 0x1f800
                                 .equ	FOURTHBOOTSTART	= 0x1f000
                                 .equ	SMALLBOOTSTART	= FIRSTBOOTSTART
                                 .equ	LARGEBOOTSTART	= FOURTHBOOTSTART
                                 
                                 
                                 
                                 ; ***** INTERRUPT VECTORS ************************************************
                                 .equ	INT0addr	= 0x0002	; External Interrupt Request 0
                                 .equ	INT1addr	= 0x0004	; External Interrupt Request 1
                                 .equ	INT2addr	= 0x0006	; External Interrupt Request 2
                                 .equ	INT3addr	= 0x0008	; External Interrupt Request 3
                                 .equ	INT4addr	= 0x000a	; External Interrupt Request 4
                                 .equ	INT5addr	= 0x000c	; External Interrupt Request 5
                                 .equ	INT6addr	= 0x000e	; External Interrupt Request 6
                                 .equ	INT7addr	= 0x0010	; External Interrupt Request 7
                                 .equ	PCI0addr	= 0x0012	; Pin Change Interrupt Request 0
                                 .equ	PCI1addr	= 0x0014	; Pin Change Interrupt Request 1
                                 .equ	PCI2addr	= 0x0016	; Pin Change Interrupt Request 2
                                 .equ	WDTaddr	= 0x0018	; Watchdog Time-out Interrupt
                                 .equ	OC2Aaddr	= 0x001a	; Timer/Counter2 Compare Match A
                                 .equ	OC2Baddr	= 0x001c	; Timer/Counter2 Compare Match B
                                 .equ	OVF2addr	= 0x001e	; Timer/Counter2 Overflow
                                 .equ	ICP1addr	= 0x0020	; Timer/Counter1 Capture Event
                                 .equ	OC1Aaddr	= 0x0022	; Timer/Counter1 Compare Match A
                                 .equ	OC1Baddr	= 0x0024	; Timer/Counter1 Compare Match B
                                 .equ	OC1Caddr	= 0x0026	; Timer/Counter1 Compare Match C
                                 .equ	OVF1addr	= 0x0028	; Timer/Counter1 Overflow
                                 .equ	OC0Aaddr	= 0x002a	; Timer/Counter0 Compare Match A
                                 .equ	OC0Baddr	= 0x002c	; Timer/Counter0 Compare Match B
                                 .equ	OVF0addr	= 0x002e	; Timer/Counter0 Overflow
                                 .equ	SPIaddr	= 0x0030	; SPI Serial Transfer Complete
                                 .equ	URXC0addr	= 0x0032	; USART0, Rx Complete
                                 .equ	UDRE0addr	= 0x0034	; USART0 Data register Empty
                                 .equ	UTXC0addr	= 0x0036	; USART0, Tx Complete
                                 .equ	ACIaddr	= 0x0038	; Analog Comparator
                                 .equ	ADCCaddr	= 0x003a	; ADC Conversion Complete
                                 .equ	ERDYaddr	= 0x003c	; EEPROM Ready
                                 .equ	ICP3addr	= 0x003e	; Timer/Counter3 Capture Event
                                 .equ	OC3Aaddr	= 0x0040	; Timer/Counter3 Compare Match A
                                 .equ	OC3Baddr	= 0x0042	; Timer/Counter3 Compare Match B
                                 .equ	OC3Caddr	= 0x0044	; Timer/Counter3 Compare Match C
                                 .equ	OVF3addr	= 0x0046	; Timer/Counter3 Overflow
                                 .equ	URXC1addr	= 0x0048	; USART1, Rx Complete
                                 .equ	UDRE1addr	= 0x004a	; USART1 Data register Empty
                                 .equ	UTXC1addr	= 0x004c	; USART1, Tx Complete
                                 .equ	TWIaddr	= 0x004e	; 2-wire Serial Interface
                                 .equ	SPMRaddr	= 0x0050	; Store Program Memory Read
                                 .equ	ICP4addr	= 0x0052	; Timer/Counter4 Capture Event
                                 .equ	OC4Aaddr	= 0x0054	; Timer/Counter4 Compare Match A
                                 .equ	OC4Baddr	= 0x0056	; Timer/Counter4 Compare Match B
                                 .equ	OC4Caddr	= 0x0058	; Timer/Counter4 Compare Match C
                                 .equ	OVF4addr	= 0x005a	; Timer/Counter4 Overflow
                                 .equ	ICP5addr	= 0x005c	; Timer/Counter5 Capture Event
                                 .equ	OC5Aaddr	= 0x005e	; Timer/Counter5 Compare Match A
                                 .equ	OC5Baddr	= 0x0060	; Timer/Counter5 Compare Match B
                                 .equ	OC5Caddr	= 0x0062	; Timer/Counter5 Compare Match C
                                 .equ	OVF5addr	= 0x0064	; Timer/Counter5 Overflow
                                 .equ	URXC2addr	= 0x0066	; USART2, Rx Complete
                                 .equ	UDRE2addr	= 0x0068	; USART2 Data register Empty
                                 .equ	UTXC2addr	= 0x006a	; USART2, Tx Complete
                                 .equ	URXC3addr	= 0x006c	; USART3, Rx Complete
                                 .equ	UDRE3addr	= 0x006e	; USART3 Data register Empty
                                 .equ	UTXC3addr	= 0x0070	; USART3, Tx Complete
                                 
                                 .equ	INT_VECTORS_SIZE	= 114	; size in words
                                 
                                 #endif  /* _M2560DEF_INC_ */
                                 
                                 ; ***** END OF FILE ******************************************************
                                 
                                 * Lib_07.2023.8.0
                                 */
                                 
                                 .include "Main/Includes.inc"
                                 
                                 
                                 *      
                                 */
                                 
                                 .equ enabled = 1
                                 .equ disabled = 0
                                 .equ right = 1
                                 .equ left = 0
                                 .equ null = 255
                                 .equ On = 1
                                 .equ Off = 0
                                 .equ zero = 0
                                 .equ one = 1
                                 .equ two = 2
                                 .equ normal = 0
                                 .equ double = 1
                                 .equ LowLevel = 0
                                 .equ AnyEdge = 1
                                 .equ FallingEdge = 2
                                 .equ RisingEdge = 3
                                 .include "Config.inc"
                                 
                                 .equ ATmegaFREQ = 16000000		;    
                                 
                                 ;  
                                 //.include	"m8Adef.inc"
                                 //.include	"m8def.inc"
                                 //.include	"m8HVAdef.inc"
                                 //.include	"m8U2def.inc"
                                 //.include	"m16Adef.inc"
                                 //.include	"m16def.inc"
                                 //.include	"m16HVAdef.inc"
                                 //.include	"m16HVBdef.inc"
                                 //.include	"m16HVBrevBdef.inc"
                                 //.include	"m16M1def.inc"
                                 //.include	"m16U2def.inc"
                                 //.include	"m16U4def.inc"
                                 //.include	"m32Adef.inc"
                                 //.include	"m32C1def.inc"
                                 //.include	"m32def.inc"
                                 //.include	"m32HVBdef.inc"
                                 //.include	"m32HVBrevBdef.inc"
                                 //.include	"m32M1def.inc"
                                 //.include	"m32U2def.inc"
                                 //.include	"m32U4def.inc"
                                 //.include	"m48Adef.inc"
                                 //.include	"m48def.inc"
                                 //.include	"m48PAdef.inc"
                                 //.include	"m48PBdef.inc"
                                 //.include	"m48Pdef.inc"
                                 //.include	"m64Adef.inc"
                                 //.include	"m64C1def.inc"
                                 //.include	"m64def.inc"
                                 //.include	"m64HVE2def.inc"
                                 //.include	"m64M1def.inc"
                                 //.include	"m64RFR2def.inc"
                                 //.include	"m88Adef.inc"
                                 //.include	"m88def.inc"
                                 //.include	"m88PAdef.inc"
                                 //.include	"m88PBdef.inc"
                                 //.include	"m88Pdef.inc"
                                 //.include	"m128Adef.inc"
                                 //.include	"m128def.inc"
                                 //.include	"m128RFA1def.inc"
                                 //.include	"m128RFR2def.inc"
                                 //.include	"m162def.inc"
                                 //.include	"m164Adef.inc"
                                 //.include	"m164PAdef.inc"
                                 //.include	"m164Pdef.inc"
                                 //.include	"m165Adef.inc"
                                 //.include	"m165PAdef.inc"
                                 //.include	"m165Pdef.inc"
                                 //.include	"m168Adef.inc"
                                 //.include	"m168def.inc"
                                 //.include	"m168PAdef.inc"
                                 //.include	"m168PBdef.inc"
                                 //.include	"m168Pdef.inc"
                                 //.include	"m169Adef.inc"
                                 //.include	"m169PAdef.inc"
                                 //.include	"m169Pdef.inc"
                                 //.include	"m256RFR2def.inc"
                                 //.include	"m324Adef.inc"
                                 //.include	"m324PAdef.inc"
                                 //.include	"m324PBdef.inc"
                                 //.include	"m324Pdef.inc"
                                 //.include	"m325Adef.inc"
                                 //.include	"m325def.inc"
                                 //.include	"m325PAdef.inc"
                                 //.include	"m325Pdef.inc"
                                 //.include	"m328def.inc"
                                 //.include	"m328PBdef.inc"
                                 //.include	"m328Pdef.inc"
                                 //.include	"m329Adef.inc"
                                 //.include	"m329def.inc"
                                 //.include	"m329PAdef.inc"
                                 //.include	"m329Pdef.inc"
                                 //.include	"m406def.inc"
                                 //.include	"m640def.inc"
                                 //.include	"m644Adef.inc"
                                 //.include	"m644def.inc"
                                 //.include	"m644PAdef.inc"
                                 //.include	"m644Pdef.inc"
                                 //.include	"m644RFR2def.inc"
                                 //.include	"m645Adef.inc"
                                 //.include	"m645def.inc"
                                 //.include	"m645Pdef.inc"
                                 //.include	"m649Adef.inc"
                                 //.include	"m649def.inc"
                                 //.include	"m649Pdef.inc"
                                 //.include	"m808def.inc"
                                 //.include	"m809def.inc"
                                 //.include	"m1280def.inc"
                                 //.include	"m1281def.inc"
                                 //.include	"m1284def.inc"
                                 //.include	"m1284Pdef.inc"
                                 //.include	"m1284RFR2def.inc"
                                 //.include	"m1608def.inc"
                                 //.include	"m1609def.inc"
                                 .include	"m2560def.inc"
                                 
                                 ;***** Created: 2011-02-09 12:03 ******* Source: ATmega2560.xml **********
                                 ;*************************************************************************
                                 ;* A P P L I C A T I O N   N O T E   F O R   T H E   A V R   F A M I L Y
                                 ;* 
                                 ;* Number            : AVR000
                                 ;* File Name         : "m2560def.inc"
                                 ;* Title             : Register/Bit Definitions for the ATmega2560
                                 ;* Date              : 2011-02-09
                                 ;* Version           : 2.35
                                 ;* Support E-mail    : avr@atmel.com
                                 ;* Target MCU        : ATmega2560
                                 ;* 
                                 ;* DESCRIPTION
                                 ;* When including this file in the assembly program file, all I/O register 
                                 ;* names and I/O register bit names appearing in the data book can be used.
                                 ;* In addition, the six registers forming the three data pointers X, Y and 
                                 ;* Z have been assigned names XL - ZH. Highest RAM address for Internal 
                                 ;* SRAM is also defined 
                                 ;* 
                                 ;* The Register names are represented by their hexadecimal address.
                                 ;* 
                                 ;* The Register Bit names are represented by their bit number (0-7).
                                 ;* 
                                 ;* Please observe the difference in using the bit names with instructions
                                 ;* such as "sbr"/"cbr" (set/clear bit in register) and "sbrs"/"sbrc"
                                 ;* (skip if bit in register set/cleared). The following example illustrates
                                 ;* this:
                                 ;* 
                                 ;* in    r16,PORTB             ;read PORTB latch
                                 ;* sbr   r16,(1<<PB6)+(1<<PB5) ;set PB6 and PB5 (use masks, not bit#)
                                 ;* out   PORTB,r16             ;output to PORTB
                                 ;* 
                                 ;* in    r16,TIFR              ;read the Timer Interrupt Flag Register
                                 ;* sbrc  r16,TOV0              ;test the overflow flag (use bit#)
                                 ;* rjmp  TOV0_is_set           ;jump if set
                                 ;* ...                         ;otherwise do something else
                                 ;*************************************************************************
                                 
                                 #ifndef _M2560DEF_INC_
                                 #endif  /* _M2560DEF_INC_ */
                                 
                                 ; ***** END OF FILE ******************************************************
                                 //.include	"m2561def.inc"
                                 //.include	"m2564RFR2def.inc"
                                 //.include	"m3208def.inc"
                                 //.include	"m3209def.inc"
                                 //.include	"m3250Adef.inc"
                                 //.include	"m3250def.inc"
                                 //.include	"m3250PAdef.inc"
                                 //.include	"m3250Pdef.inc"
                                 //.include	"m3290Adef.inc"
                                 //.include	"m3290def.inc"
                                 //.include	"m3290PAdef.inc"
                                 //.include	"m3290Pdef.inc"
                                 //.include	"m4808def.inc"
                                 //.include	"m4809def.inc"
                                 //.include	"m6450Adef.inc"
                                 //.include	"m6450def.inc"
                                 //.include	"m6450Pdef.inc"
                                 //.include	"m6490Adef.inc"
                                 //.include	"m6490def.inc"
                                 //.include	"m6490Pdef.inc"
                                 //.include	"m8515def.inc"
                                 //.include	"m8535def.inc"
                                 
                                 
                                 //   ,      
                                 //  
                                 
                                 //#define CRC_Calculate
                                 //#define TWSI_Module
                                 //#define HD44780U_Module
                                 //#define USART_Module
                                 //#define ADC_Module
                                 //#define ExternalInterrupts_Module
                                 //#define RotaryEncoder_Module
                                 #define OneWire_Module
                                 //#define NTC3950_100K_Module
                                 //#define PCF8574_Module
                                 //#define PCF8575_Module
                                 .include "Main/Relative.inc"
                                 
                                 * !!!!!!!!!!!!!!!!!!!!!.....   .....!!!!!!!!!!!!!!!!!!!!!!!!!!!!!
                                 *       
                                 */
                                 
                                 #if defined _M8ADEF_INC_ || _M8DEF_INC_ || _M8HVADEF_INC_ || _M8U2DEF_INC_
                                 #elif defined _M16DEF_INC_ || _M16ADEF_INC_ || _M16HVADEF_INC_ ||_M16HVBDEF_INC_ || _M16HVBREVBDEF_INC_ || _M16M1DEF_INC_ || _M16U2DEF_INC_ || _M16U4DEF_INC_
                                 #elif defined _M32ADEF_INC_ || _M32C1DEF_INC_ || _M32DEF_INC_ || _M32HVBDEF_INC_ || _M32HVBREVBDEF_INC_ || _M32M1DEF_INC_ || _M32U2DEF_INC_ || _M32U4DEF_INC_
                                 #elif defined _M48ADEF_INC_ || _M48DEF_INC_ || _M48PADEF_INC_ || _M48PBDEF_INC_ || _M48PDEF_INC_
                                 #elif defined _M64ADEF_INC_ || _M64C1DEF_INC_ || _M64DEF_INC_ || _M64HVE2DEF_INC_ || _M64M1DEF_INC_ || _M64RFR2DEF_INC_
                                 #elif defined _M88ADEF_INC_ || _M88DEF_INC_ || _M88PADEF_INC_ || _M88PBDEF_INC_ || _M88PDEF_INC_
                                 #elif defined _M128ADEF_INC_ || _M128DEF_INC_ || _M128RFA1DEF_INC_ || _M128RFR2DEF_INC_
                                 #elif defined _M162DEF_INC_
                                 #elif defined _M164ADEF_INC_ || _M164PADEF_INC_ || _M164PDEF_INC_
                                 #elif defined _M165ADEF_INC_ || _M165PADEF_INC_ ||_M165PDEF_INC_
                                 #elif defined _M168ADEF_INC_ || _M168DEF_INC_ || _M168PADEF_INC_ || _M168PBDEF_INC_ || _M168PDEF_INC_
                                 #elif defined _M169ADEF_INC_ || _M169PADEF_INC_ || _M169PDEF_INC_
                                 #elif defined _M324ADEF_INC_ || _M324PADEF_INC_ || _M324PBDEF_INC_ || _M324PDEF_INC_
                                 #elif defined _M325ADEF_INC_ || _M325DEF_INC_ || _M325PADEF_INC_ || _M325PDEF_INC_
                                 #elif defined _M328DEF_INC_ || _M328PBDEF_INC_ || _M328PDEF_INC_
                                 #elif defined _M329ADEF_INC_ || _M329DEF_INC_ || _M329PADEF_INC_ || _M329PDEF_INC_
                                 #elif defined _M406DEF_INC_
                                 #elif defined _M640DEF_INC_
                                 #elif defined _M644ADEF_INC_ || _M644DEF_INC_ || _M644PADEF_INC_ || _M644PDEF_INC_ || _M644RFR2DEF_INC_
                                 #elif defined _M645ADEF_INC_ || _M645DEF_INC_ || _M645PDEF_INC_
                                 #elif defined _M649ADEF_INC_ || _M649DEF_INC_ || _M649PDEF_INC_
                                 #elif defined _M808DEF_INC_
                                 #elif defined _M809DEF_INC_
                                 #elif defined _M1280DEF_INC_
                                 #elif defined _M1281DEF_INC_
                                 #elif defined _M1284DEF_INC_ || _M1284PDEF_INC_ || _M1284RFR2DEF_INC_
                                 #elif defined _M1608DEF_INC_
                                 #elif defined _M1609DEF_INC_
                                 #elif defined _M2560DEF_INC_
                                 	.equ ctrl = 2560
                                 #elif defined _M2561DEF_INC_
                                 #elif defined _M2564RFR2DEF_INC_
                                 #elif defined _M3208DEF_INC_
                                 #elif defined _M3209DEF_INC_
                                 #elif defined _M3250ADEF_INC_ || _M3250DEF_INC_ || _M3250PADEF_INC_ || _M3250PDEF_INC_
                                 #elif defined _M3290ADEF_INC_ || _M3290DEF_INC_ || _M3290PADEF_INC_ || _M3290PDEF_INC_
                                 #elif defined _M4808DEF_INC_
                                 #elif defined _M4809DEF_INC_
                                 #elif defined _M6450ADEF_INC_ || _M6450DEF_INC_ || _M6450PDEF_INC_
                                 #elif defined _M6490ADEF_INC_ || _M6490DEF_INC_ || _M6490PDEF_INC_
                                 #elif defined _M8515DEF_INC_
                                 #elif _M8535DEF_INC_
                                 #endif
                                 
                                 
                                 
                                 
                                 .dseg ; 
                                 
000200                           ddd: .byte 8
                                 
                                 .eseg ; EEPROM
                                 
                                 
                                 
                                 .cseg ; 
                                 .include "Main/Interrupts/Vectors.inc"
                                 
                                 .elif ctrl == 16
                                 .elif ctrl == 32
                                 .elif ctrl == 48 || ctrl == 88 || ctrl == 168
                                 .elif ctrl == 64
                                 .elif ctrl == 128
                                 .elif ctrl == 162
                                 .elif ctrl == 164 || ctrl == 324 || ctrl == 644
                                 .elif ctrl == 165
                                 .elif ctrl == 169
                                 .elif ctrl == 325 || ctrl == 3250 || ctrl == 645 || ctrl == 6450
                                 .elif ctrl == 328
                                 .elif ctrl == 329 || ctrl == 3290 || ctrl == 649 || ctrl == 6490
                                 .elif ctrl == 640 || ctrl == 1280 || ctrl == 1281 || ctrl == 2560 || ctrl == 2561
                                     .include "Main/Interrupts/Vectors640_1280_1281_2560_2561.inc"
                                 
000000 940c 0488                 	.org 0x0000	 jmp RESET ; Reset Handler
000002 940c 03d7                 	.org 0x0002 jmp EXT_INT0 ; IRQ0 Handler
000004 940c 03da                 	.org 0x0004 jmp EXT_INT1 ; IRQ1 Handler
000006 940c 03dd                 	.org 0x0006 jmp EXT_INT2 ; IRQ2 Handler
000008 940c 03e0                 	.org 0x0008 jmp EXT_INT3 ; IRQ3 Handler
00000a 940c 03e3                 	.org 0x000A jmp EXT_INT4 ; IRQ4 Handler
00000c 940c 03e6                 	.org 0x000C jmp EXT_INT5 ; IRQ5 Handler
00000e 940c 03e9                 	.org 0x000E jmp EXT_INT6 ; IRQ6 Handler
000010 940c 03ec                 	.org 0x0010 jmp EXT_INT7 ; IRQ7 Handler
000012 940c 03ef                 	.org 0x0012 jmp EXT_PCINT0 ; PCINT0 Handler
000014 940c 03f2                 	.org 0x0014 jmp EXT_PCINT1 ; PCINT1 Handler
000016 940c 03f5                 	.org 0x0016 jmp EXT_PCINT2 ; PCINT2 Handler
000018 940c 0485                 	.org 0X0018 jmp WDT ; Watchdog Timeout Handler
00001a 940c 0422                 	.org 0x001A jmp TIM2_COMPA ; Timer2 CompareA Handler
00001c 940c 0425                 	.org 0x001C jmp TIM2_COMPB ; Timer2 CompareB Handler
00001e 940c 0428                 	.org 0x001E jmp TIM2_OVF ; Timer2 Overflow Handler
000020 940c 0410                 	.org 0x0020 jmp TIM1_CAPT ; Timer1 Capture Handler
000022 940c 0413                 	.org 0x0022 jmp TIM1_COMPA ; Timer1 CompareA Handler
000024 940c 0416                 	.org 0x0024 jmp TIM1_COMPB ; Timer1 CompareB Handler
000026 940c 0419                 	.org 0x0026 jmp TIM1_COMPC ; Timer1 CompareC Handler
000028 940c 041c                 	.org 0x0028 jmp TIM1_OVF ; Timer1 Overflow Handler
00002a 940c 0407                 	.org 0x002A jmp TIM0_COMPA ; Timer0 CompareA Handler
00002c 940c 040a                 	.org 0x002C jmp TIM0_COMPB ; Timer0 CompareB Handler
00002e 940c 040d                 	.org 0x002E jmp TIM0_OVF ; Timer0 Overflow Handler
000030 940c 03fe                 	.org 0x0030 jmp SPI_STC ; SPI Transfer Complete Handler
000032 940c 045b                 	.org 0x0032 jmp USART0_RXC ; USART0 RX Complete Handler
000034 940c 045e                 	.org 0x0034 jmp USART0_UDRE ; USART0,UDR Empty Handler
000036 940c 0461                 	.org 0x0036 jmp USART0_TXC ; USART0 TX Complete Handler
000038 940c 03ce                 	.org 0x0038 jmp ANA_COMP ; Analog Comparator Handler
00003a 940c 03d1                 	.org 0x003A jmp ADC_Conv_Comp ; ADC Conversion Complete Handler
00003c 940c 03d4                 	.org 0x003C jmp EE_RDY ; EEPROM Ready Handler
00003e 940c 042b                 	.org 0x003E jmp TIM3_CAPT ; Timer3 Capture Handler
000040 940c 042e                 	.org 0x0040 jmp TIM3_COMPA ; Timer3 CompareA Handler
000042 940c 0431                 	.org 0x0042 jmp TIM3_COMPB ; Timer3 CompareB Handler
000044 940c 0434                 	.org 0x0044 jmp TIM3_COMPC ; Timer3 CompareC Handler
000046 940c 0437                 	.org 0x0046 jmp TIM3_OVF ; Timer3 Overflow Handler
000048 940c 0464                 	.org 0x0048 jmp USART1_RXC ; USART1 RX Complete Handler
00004a 940c 0467                 	.org 0x004A jmp USART1_UDRE ; USART1,UDR Empty Handler
00004c 940c 046a                 	.org 0x004C jmp USART1_TXC ; USART1 TX Complete Handler
00004e 940c 0458                 	.org 0x004E jmp TWSI ; 2-wire Serial Handler
000050 940c 0401                 	.org 0x0050 jmp SPM_RDY ; SPM Ready Handler
                                 	.if ctrl == 640 || ctrl == 1280 || ctrl == 2560
000052 940c 043a                 		.org 0x0052 jmp TIM4_CAPT ; Timer4 Capture Handler
                                 	.endif
000054 940c 043d                 	.org 0x0054 jmp TIM4_COMPA ; Timer4 CompareA Handler
000056 940c 0440                 	.org 0x0056 jmp TIM4_COMPB ; Timer4 CompareB Handler
000058 940c 0443                 	.org 0x0058 jmp TIM4_COMPC ; Timer4 CompareC Handler
00005a 940c 0446                 	.org 0x005A jmp TIM4_OVF ; Timer4 Overflow Handler
                                 	.if ctrl == 640 || ctrl == 1280 || ctrl == 2560
00005c 940c 0449                 		.org 0x005C jmp TIM5_CAPT ; Timer5 Capture Handler
                                 	.endif
00005e 940c 044c                 	.org 0x005E jmp TIM5_COMPA ; Timer5 CompareA Handler
000060 940c 044f                 	.org 0x0060 jmp TIM5_COMPB ; Timer5 CompareB Handler
000062 940c 0452                 	.org 0x0062 jmp TIM5_COMPC ; Timer5 CompareC Handler
000064 940c 0455                 	.org 0x0064 jmp TIM5_OVF ; Timer5 Overflow Handler
                                 	.if ctrl == 640 || ctrl == 1280 || ctrl == 2560
000066 940c 046d                 		.org 0x0066 jmp USART2_RXC ; USART2 RX Complete Handler
000068 940c 0470                 		.org 0x0068 jmp USART2_UDRE ; USART2,UDR Empty Handler
00006a 940c 0473                 		.org 0x006A jmp USART2_TXC ; USART2 TX Complete Handler
00006c 940c 0476                 		.org 0x006C jmp USART3_RXC ; USART3 RX Complete Handler
00006e 940c 0479                 		.org 0x006E jmp USART3_UDRE ; USART3,UDR Empty Handler
000070 940c 047c                 		.org 0x0070 jmp USART3_TXC ; USART3 TX Complete Handler
                                 	.endif
                                 .elif ctrl == 1284
                                 .elif ctrl == 8515
                                 .elif ctrl == 8535
                                 .endif
                                 
                                 .include "Main/Macros.inc"
                                 
                                 	.if ctrl == 8 || ctrl == 48 || ctrl == 88 || ctrl == 8515 || ctrl == 8535
                                 		rcall @0
                                 	.else
                                 		call @0
                                 	.endif
                                 .endm
                                 //________________________________
                                 .macro _jump
                                 	.if ctrl == 8 || ctrl == 48 || ctrl == 88 || ctrl == 8515 || ctrl == 8535
                                 		rjmp @0
                                 	.else
                                 		jmp @0
                                 	.endif
                                 .endm
                                 //________________________________
                                 .macro Bits_set_or_clear
                                 	sbrs @0, @1
                                 		cbi @2, @3
                                 	sbrc @0, @1
                                 		sbi @2, @3
                                 .endm
                                 
                                 
                                 
                                 .macro	STACKINIT
                                 	.if	RAMEND>0x0000
                                 
                                 		ldi	r16, Low(RAMEND)
                                 		.ifdef SPL
                                 		out	SPL, r16
                                 		.else
                                 		out	SP,	r16
                                 		.endif
                                 
                                 		.ifdef SPH
                                 		ldi	r16, High(RAMEND)
                                 		out	SPH, r16
                                 		.endif
                                 
                                 	.else
                                 		.warning "This device have not SRAM. Can not initialize Stack!"
                                 	.endif
                                 .endm
                                 //________________________________
                                 .macro WDTOFF
                                 	wdr
                                 
                                 	in r16, MCUSR
                                 	andi r16, (0xff & (0<<WDRF))
                                 	out MCUSR, r16
                                 
                                 	ldi r16, WDTCSR
                                 	ori   r16, (1<<WDCE) | (1<<WDE)
                                 	sts WDTCSR, r16
                                 
                                 	ldi   r16, (0<<WDE)
                                 	sts WDTCSR, r16
                                 .endm
                                 //________________________________
                                 .macro	WRITE_BYTE
                                 	push r16
                                 		ldi	r16, @1
                                 	.if	@0 < 0x40
                                 		out	@0, r16
                                 	.else
                                 		sts	@0, r16
                                 	.endif
                                 	pop r16
                                 .endm
                                 //________________________________
                                 .macro	WRITE_REG
                                 	.if	@0 < 0x40
                                 		out	@0, @1
                                 	.else
                                 		sts	@0, @1
                                 	.endif
                                 .endm
                                 //________________________________
                                 .macro READ_REG
                                 	.if	@0 < 0x40
                                 		in @1, @0
                                 	.else
                                 		lds	@1, @0
                                 	.endif
                                 .endm
                                 //________________________________
                                 .macro PUSHF
                                 	push r16
                                 	in	r16, SREG
                                 	push r16
                                 .endm
                                 .macro POPF
                                 	pop	r16
                                 	out	SREG, r16
                                 	pop	r16
                                 .endm
                                 //________________________________
                                 .macro	SETB
                                 	push r16
                                 	.if	@0 < 0x20
                                 		sbi	@0,	@1
                                 	.elif @0 < 0x40
                                 		in	r16, @0
                                 		ori	r16, 1<<@1
                                 		out	@0,	r16
                                 	.else
                                 		lds	r16, @0
                                 		ori	r16, 1<<@1
                                 		sts	@0,	r16
                                 	.endif
                                 	pop r16
                                 .endm
                                 //________________________________
                                 .macro	CLRB
                                 	push r16
                                 	.if	@0 < 0x20
                                 		cbi	@0,	@1
                                 	.elif	@0 < 0x40
                                 		in	r16, @0
                                 		andi r16, ~(1<<@1)
                                 		out	@0,	r16
                                 	.else
                                 		lds	r16, @0
                                 		andi r16, ~(1<<@1)
                                 		sts	@0,	r16
                                 	.endif
                                 	pop r16
                                 .endm
                                 //________________________________
                                 .macro SETRB
                                 	sbr @0, (1<<@1)
                                 .endm
                                 //________________________________
                                 .macro CLRRB
                                 	cbr @0, (1<<@1)
                                 .endm
                                 //________________________________
                                 .macro	INVB
                                 	.if	@0 < 0x40
                                 		in	r16, @0
                                 		ldi	r17, 1<<@1
                                 		eor	r16, r17
                                 		out	@0,	r16
                                 	.else
                                 		lds	r16, @0
                                 		ldi	r17, 1<<@1
                                 		eor	r16, r17
                                 		sts	@0,	r16
                                 	.endif
                                 .endm
                                 //________________________________
                                 .macro	STOREB
                                 	.if	@0 < 0x40
                                 		in	r16, @0
                                 		bst	r16, @1
                                 	.else
                                 		lds	r16, @0
                                 		bst	r16, @1
                                 	.endif
                                 .endm
                                 //________________________________
                                 .macro	LOADB
                                 	.if	@0 < 0x40
                                 		in	r16, @0
                                 		bld	r16, @1
                                 		out	@0,	r16
                                 	.else
                                 		lds	r16, @0
                                 		bld	r16, @1
                                 		sts	@0,	r16
                                 	.endif
                                 .endm
                                 //________________________________
                                 .macro	SETBM 
                                 	.if	@0 < 0x20
                                 		sbi	@0,	@1
                                 	.elif	@0 < 0x40
                                 		push R17
                                 		in	R17, @0
                                 		ori	R17, 1<<@1
                                 		out	@0,	R17
                                 		pop	R17
                                 	.else
                                 		push R17
                                 		lds	R17, @0
                                 		ori	R17, 1<<@1
                                 		sts	@0,	R17
                                 		pop	R17
                                 	.endif
                                 .endm
                                 //________________________________
                                 .macro	CLRBM
                                 	.if	@0 < 0x20
                                 		cbi	@0,	@1
                                 	.elif @0 < 0x40
                                 		push R17
                                 		in	R17, @0
                                 		andi R17,	~(1<<@1)
                                 		out	@0,	R17
                                 		pop	R17
                                 	.else
                                 		push R17
                                 		lds	R17, @0
                                 		andi R17, ~(1<<@1)
                                 		sts	@0,	R17
                                 		pop	R17
                                 	.endif
                                 .endm
                                 //________________________________
                                 .macro	INVBM
                                 	.if	@0 < 0x40
                                 		push R16
                                 		push R17
                                 		in	R16, @0
                                 		ldi	R17, 1<<@1
                                 		eor	R17, R16
                                 		out	@0,	R17
                                 		pop	R17
                                 		pop	R16
                                 	.else
                                 		push R16
                                 		push R17
                                 		lds	R16, @0
                                 		ldi	R17, 1<<@1
                                 		eor	R17, R16
                                 		sts	@0,	R17
                                 		pop	R17
                                 		pop	R16
                                 	.endif
                                 .endm
                                 //________________________________
                                 .macro	STOREBM
                                 	push R16
                                 	.if	@0 < 0x40
                                 		in	R16, @0
                                 		bst	R16, @1
                                 	.else
                                 		lds	R16, @0
                                 		bst	R16, @1
                                 	.endif
                                 	pop	R16
                                 .endm
                                 //________________________________
                                 .macro	LOADBM
                                 	push R16
                                 	.if	@0 < 0x40
                                 		in	R16, @0
                                 		bld	R16, @1
                                 		out	@0,	R16
                                 	.else
                                 		lds	R16, @0
                                 		bld	R16, @1
                                 		sts	@0,	R16
                                 	.endif
                                 	pop R16
                                 .endm
                                 //________________________________
                                 .macro	INC8M
                                 	lds	R16, @0
                                 	subi R16, (-1)
                                 	sts	@0,	R16
                                 .endm
                                 //________________________________
                                 .macro	DEC8M
                                 	lds	R16, @0
                                 	subi R16, (1)
                                 	sts	@0,	R16
                                 .endm
                                 //________________________________
                                 .macro	CLR8M
                                 	clr	R16
                                 	sts	@0,	R16
                                 .endm
                                 .include "Main/Time_Cycles.inc"
                                 
000072 9711                      	sbiw	xh:xl, 1 ; 1  				2
000073 f7f1                      	brne	Time_Cycles ;   0,  		2
000074 9508                      
                                 
                                 ;   
                                 .include "Main/Modules.inc"
                                 
                                 #endif
                                 
                                 #ifdef HD44780U_Module
                                 #endif
                                 
                                 #ifdef USART_Module
                                 #endif
                                 
                                 #ifdef ADC_Module
                                 #endif
                                 
                                 #ifdef RotaryEncoder_Module
                                 #endif
                                 
                                 #ifdef OneWire_Module
                                 	.include "Modules/CRC/CRC_Includes.inc"
                                 
                                 
000208                           CRC_byte: .byte 1
                                 
                                 .cseg
                                 .include "Modules/CRC/CRC_Calculate.inc"
                                 
                                  * @0 -     RAM 
                                  * @1 - 
                                  * @2 -     CRC
                                  * @3 -  
                                  */ 
                                 
                                  .macro CRCCalculate
                                 	push zh
                                 	push zl
                                 	push r16
                                 	push r17
                                 	push r18
                                 	push r19
                                 	push r21
                                 	push r22
                                 
                                 	ldi zh, high(@0)
                                 	ldi zl, low(@0)
                                 	ldi r16, @1
                                 	ldi r17, @2
                                 
                                 	_call CRCCalculate_act
                                 
                                 	WRITE_REG CRC_byte, r18
                                 
                                 	pop r22
                                 	pop r21
                                 	pop r19
                                 	pop r18
                                 	pop r17
                                 	pop r16
                                 	pop zl
                                 	pop zh
                                  .endm
                                 
                                  CRCCalculate_act:
000075 9121                      	ld r18, z+						;      r18
000076 951a                      	dec r17							;     
                                 	CRCCalculateBegin:
000077 9131                      		ld r19, z+					;     r19
000078 940e 0080                 		_call CRCCalc
00007a 951a                      		dec r17						;     
00007b f7d9                      		brne CRCCalculateBegin	;    0,    
00007c 2733                      		clr r19
00007d 940e 0080                 		_call CRCCalc
00007f 9508                       ret
                                 
                                 CRCCalc:
000080 94f8                      	cli											;  	
                                 			
000081 e058                      	ldi r21, $08								;   
                                 
                                 CRCCalc_act:
000082 955a                      	dec r21						;   
000083 f04c                      	brlt CRCCalc_end		;   0,  
000084 9537                      	ror r19						;     
000085 9527                      	ror r18						;     
000086 b76f                      	READ_REG SREG, r22			;  SREG  R22
000087 ff60                      	sbrs r22, 0					;    
000088 940c 0082                 	_jump CRCCalc_act	;    
00008a 2720                      	eor r18, r16				;     
00008b 940c 0082                 	_jump CRCCalc_act	; 
                                 
                                 	CRCCalc_end:
                                 
00008d 9478                      	sei							;  
                                 	.include "Modules/OneWire/OneWire_Includes.inc"
00008e 9508                      
                                 .include "Modules/OneWire/OneWire_Constants.inc"
                                 
000209                           OneWireROMCode:					.byte 8
000211                           OneWireAlarmROMCode:			.byte 8
000219                           OneWireScratchpad:				.byte 9
000222                           OneWireTemperature:				.byte 2
                                 
000224                           OneWireFlags:					.byte 1
000225                           OneWireZeroFork:				.byte 1
000226                           OneWireStep:					.byte 1
000227                           OneWireLastFork:				.byte 1
000228                           OneWireROMVar:					.byte 1
                                 
                                 .cseg
                                 
                                 // OneWireFlags
                                 .equ OneWireDeviceNotDetected	= 0
                                 .equ OneWireROMCodeCRCInvalid	= 1
                                 .equ OneWireNegativeTemperature = 2
                                 .equ OneWireOneHundredDegrees	= 3
                                 .equ OneWireLastDevice			= 4
                                 .equ OneWireSlaveBit			= 5
                                 .equ OneWireMasterBit			= 6
                                 .equ OneWireExternalPower		= 7
                                 
                                 // ROM Commands
                                 .equ OneWireReadROMCommand = $33
                                 .equ OneWireMachROMCommand = $55
                                 .equ OneWireSearchROMCommand = $f0
                                 .equ OneWireAlarmSearchCommand = $ec
                                 .equ OneWireSkipROMCommand = $cc
                                 
                                 // Function Commands
                                 .equ OneWireConvertTemperatureCommand = $44
                                 .equ OneWireCopyScratchpadCommand = $48
                                 .equ OneWireWriteScratchpadCommand = $4e
                                 .equ OneWireReadScreatchpadCommand = $be
                                 .equ OneWireRecallCommand = $b8
                                 .equ OneWirePowerSupplyCommand = $b4
                                 
                                 .equ OneWireCRC_polynom = $8c
                                 
                                 .equ DS1820 = 0
                                 .equ DS18S20 = 0
                                 .equ DS18B20 = 1
                                 .equ DS1822 = 1
                                 
                                 .equ ExternalPower = 0
                                 .equ ParasitePower = 1
                                 .include "Modules/OneWire/OneWire_Set_Macs.inc"
                                 
                                 	.if @0 == 'A'
                                 		.equ OneWire_DDR	= DDRA	
                                 		.equ OneWire_PORT	= PORTA
                                 		.equ OneWire_PIN	= PINA
                                 	.elif @0 == 'B'	   
                                 		.equ OneWire_DDR	= DDRB	
                                 		.equ OneWire_PORT	= PORTB
                                 		.equ OneWire_PIN	= PINB
                                 	.elif @0 == 'C'	   
                                 		.equ OneWire_DDR	= DDRC	
                                 		.equ OneWire_PORT	= PORTC
                                 		.equ OneWire_PIN	= PINC
                                 	.elif @0 == 'D'	   
                                 		.equ OneWire_DDR	= DDRD	
                                 		.equ OneWire_PORT	= PORTD
                                 		.equ OneWire_PIN	= PIND
                                 	.elif @0 == 'E'	   
                                 		.equ OneWire_DDR	= DDRE	
                                 		.equ OneWire_PORT	= PORTE
                                 		.equ OneWire_PIN	= PINE
                                 	.elif @0 == 'F'	   
                                 		.equ OneWire_DDR	= DDRF	
                                 		.equ OneWire_PORT	= PORTF
                                 		.equ OneWire_PIN	= PINF
                                 	.elif @0 == 'G'
                                 		.equ OneWire_DDR	= DDRG	
                                 		.equ OneWire_PORT	= PORTG
                                 		.equ OneWire_PIN	= PING
                                 	.elif @0 == 'H'   
                                 		.equ OneWire_DDR	= DDRH	
                                 		.equ OneWire_PORT	= PORTH
                                 		.equ OneWire_PIN	= PINH
                                 	.elif @0 == 'J'	   
                                 		.equ OneWire_DDR	= DDRJ	
                                 		.equ OneWire_PORT	= PORTJ
                                 		.equ OneWire_PIN	= PINJ
                                 	.elif @0 == 'K'	   
                                 		.equ OneWire_DDR	= DDRK	
                                 		.equ OneWire_PORT	= PORTK
                                 		.equ OneWire_PIN	= PINK
                                 	.elif @0 == 'L'	   
                                 		.equ OneWire_DDR	= DDRL	
                                 		.equ OneWire_PORT	= PORTL
                                 		.equ OneWire_PIN	= PINL
                                 	.endif
                                 	.if @1 == 0
                                 		.equ OneWire_bit = 0
                                 	.elif @1 == 1     
                                 		.equ OneWire_bit = 1
                                 	.elif @1 == 2     
                                 		.equ OneWire_bit = 2
                                 	.elif @1 == 3     
                                 		.equ OneWire_bit = 3
                                 	.elif @1 == 4     
                                 		.equ OneWire_bit = 4
                                 	.elif @1 == 5     
                                 		.equ OneWire_bit = 5
                                 	.elif @1 == 6     
                                 		.equ OneWire_bit = 6
                                 	.elif @1 == 7     
                                 		.equ OneWire_bit = 7
                                 	.endif
                                 .endm
                                 ;------------------------------
                                 .macro NumberOfSlaves
                                 	.equ NumberOfSlavesD = @0
                                 .endm
                                 ;------------------------------
                                 .macro One_Wire_MOSFET_Pin
                                 	.if @0 == 'A'
                                 		.equ OneWireMOSFET_DDR	= DDRA	
                                 		.equ OneWireMOSFET_PORT	= PORTA
                                 		.equ OneWireMOSFET_PIN	= PINA
                                 	.elif @0 == 'B'	   
                                 		.equ OneWireMOSFET_DDR	= DDRB	
                                 		.equ OneWireMOSFET_PORT	= PORTB
                                 		.equ OneWireMOSFET_PIN	= PINB
                                 	.elif @0 == 'C'	   
                                 		.equ OneWireMOSFET_DDR	= DDRC	
                                 		.equ OneWireMOSFET_PORT	= PORTC
                                 		.equ OneWireMOSFET_PIN	= PINC
                                 	.elif @0 == 'D'	   
                                 		.equ OneWireMOSFET_DDR	= DDRD	
                                 		.equ OneWireMOSFET_PORT	= PORTD
                                 		.equ OneWireMOSFET_PIN	= PIND
                                 	.elif @0 == 'E'	   
                                 		.equ OneWireMOSFET_DDR	= DDRE	
                                 		.equ OneWireMOSFET_PORT	= PORTE
                                 		.equ OneWireMOSFET_PIN	= PINE
                                 	.elif @0 == 'F'	   
                                 		.equ OneWireMOSFET_DDR	= DDRF	
                                 		.equ OneWireMOSFET_PORT	= PORTF
                                 		.equ OneWireMOSFET_PIN	= PINF
                                 	.elif @0 == 'G'
                                 		.equ OneWireMOSFET_DDR	= DDRG	
                                 		.equ OneWireMOSFET_PORT	= PORTG
                                 		.equ OneWireMOSFET_PIN	= PING
                                 	.elif @0 == 'H'   
                                 		.equ OneWireMOSFET_DDR	= DDRH	
                                 		.equ OneWireMOSFET_PORT	= PORTH
                                 		.equ OneWireMOSFET_PIN	= PINH
                                 	.elif @0 == 'J'	   
                                 		.equ OneWireMOSFET_DDR	= DDRJ	
                                 		.equ OneWireMOSFET_PORT	= PORTJ
                                 		.equ OneWireMOSFET_PIN	= PINJ
                                 	.elif @0 == 'K'	   
                                 		.equ OneWireMOSFET_DDR	= DDRK	
                                 		.equ OneWireMOSFET_PORT	= PORTK
                                 		.equ OneWireMOSFET_PIN	= PINK
                                 	.elif @0 == 'L'	   
                                 		.equ OneWireMOSFET_DDR	= DDRL	
                                 		.equ OneWireMOSFET_PORT	= PORTL
                                 		.equ OneWireMOSFET_PIN	= PINL
                                 	.endif
                                 	.if @1 == 0
                                 		.equ OneWireMOSFET_bit = 0
                                 	.elif @1 == 1     
                                 		.equ OneWireMOSFET_bit = 1
                                 	.elif @1 == 2     
                                 		.equ OneWireMOSFET_bit = 2
                                 	.elif @1 == 3     
                                 		.equ OneWireMOSFET_bit = 3
                                 	.elif @1 == 4     
                                 		.equ OneWireMOSFET_bit = 4
                                 	.elif @1 == 5     
                                 		.equ OneWireMOSFET_bit = 5
                                 	.elif @1 == 6     
                                 		.equ OneWireMOSFET_bit = 6
                                 	.elif @1 == 7     
                                 		.equ OneWireMOSFET_bit = 7
                                 	.endif	
                                 .endm
                                 .include "Modules/Configs/OneWire_Config.inc"
                                 
                                 One_Wire_MOSFET_Pin 'B', 2		;  ,   
                                 
                                 #define ExternalPowerSupply		;    ,   
                                 
                                 
                                 .include "Modules/OneWire/OneWire_Init.inc"
                                 
                                 * /   
                                 */
                                 
                                 .macro OneWire_init
                                 	#ifdef ExternalPowerSupply
                                 		SETB OneWireFlags, OneWireExternalPower			;    
                                 	#else
                                 	#endif
                                 .endm
                                 
                                 .include "Modules/OneWire/OneWire_Times.inc"
                                 
                                 	_call OneWire_DelayA_act
                                 .endm
                                 ;----------------------------
                                 .macro OneWire_DelayB
                                 	_call OneWire_DelayB_act
                                 .endm
                                 ;----------------------------
                                 .macro OneWire_DelayC
                                 	_call OneWire_DelayC_act
                                 .endm
                                 ;----------------------------
                                 .macro OneWire_DelayD
                                 	_call OneWire_DelayD_act
                                 .endm
                                 ;----------------------------
                                 .macro OneWire_DelayE
                                 	_call OneWire_DelayE_act
                                 .endm
                                 ;----------------------------
                                 .macro OneWire_DelayF
                                 	_call OneWire_DelayF_act
                                 .endm
                                 ;----------------------------
                                 .macro OneWire_DelayH
                                 	_call OneWire_DelayH_act
                                 .endm
                                 ;----------------------------
                                 .macro OneWire_DelayI
                                 	_call OneWire_DelayI_act
                                 .endm
                                 ;----------------------------
                                 .macro OneWire_DelayJ
                                 	_call OneWire_DelayJ_act
                                 .endm
                                 ;----------------------------
                                 .macro OneWire_Delay_10ms
                                 	_call OneWire_Delay_10ms_act
                                 .endm
                                 ;----------------------------
                                 .macro OneWire_Delay_750ms
                                 	_call OneWire_Delay_750ms_act
                                 .endm
                                 //____________________________________________________________________________________
                                 //____________________________________________________________________________________
                                 OneWire_DelayA_act:
00008f e0b0                      	ldi		xh, HIGH(ATmegaFREQ/760000)
000090 e1a5                      	ldi		xl, LOW(ATmegaFREQ/760000)
000091 dfe0                      	rcall Time_Cycles
000092 9508                      ret
                                 ;----------------------------
                                 OneWire_DelayB_act:
000093 e0b0                      	ldi		xh, HIGH(ATmegaFREQ/63000)
000094 efad                      	ldi		xl, LOW(ATmegaFREQ/63000)
000095 dfdc                      	rcall Time_Cycles
000096 9508                      ret
                                 ;----------------------------
                                 OneWire_DelayC_act:
000097 e0b0                      	ldi		xh, HIGH(ATmegaFREQ/67500)
000098 eead                      	ldi		xl, LOW(ATmegaFREQ/67500)
000099 dfd8                      	rcall Time_Cycles
00009a 9508                      ret
                                 ;----------------------------
                                 OneWire_DelayD_act:
00009b e0b0                      	ldi		xh, HIGH(ATmegaFREQ/425000)
00009c e2a5                      	ldi		xl, LOW(ATmegaFREQ/425000)
00009d dfd4                      	rcall Time_Cycles
00009e 9508                      ret
                                 ;----------------------------
                                 OneWire_DelayE_act:
00009f e0b0                      	ldi		xh, HIGH(ATmegaFREQ/480000)
0000a0 e2a1                      	ldi		xl, LOW(ATmegaFREQ/480000)
0000a1 dfd0                      	rcall Time_Cycles
0000a2 9508                      ret
                                 ;----------------------------
                                 OneWire_DelayF_act:
0000a3 e0b0                      	ldi		xh, HIGH(ATmegaFREQ/73500)
0000a4 eda9                      	ldi		xl, LOW(ATmegaFREQ/73500)
0000a5 dfcc                      	rcall Time_Cycles
0000a6 9508                      ret
                                 ;----------------------------
                                 OneWire_DelayH_act:
0000a7 e0b7                      	ldi		xh, HIGH(ATmegaFREQ/8345)
0000a8 e7ad                      	ldi		xl, LOW(ATmegaFREQ/8345)
0000a9 dfc8                      	rcall	Time_Cycles
0000aa 9508                      ret
                                 ;----------------------------
                                 OneWire_DelayI_act:
0000ab e0b1                      	ldi		xh, HIGH(ATmegaFREQ/57575)
0000ac e1a5                      	ldi		xl, LOW(ATmegaFREQ/57575)
0000ad dfc4                      	rcall	Time_Cycles
0000ae 9508                      ret
                                 ;----------------------------
                                 OneWire_DelayJ_act:
0000af e0b6                      	ldi		xh, HIGH(ATmegaFREQ/9770)
0000b0 e6a5                      	ldi		xl, LOW(ATmegaFREQ/9770)
0000b1 dfc0                      	rcall	Time_Cycles
0000b2 9508                      ret
                                 ;----------------------------
                                 OneWire_Delay_10ms_act:
0000b3 e9bc                      	ldi		xh, HIGH(ATmegaFREQ/400)
0000b4 e4a0                      	ldi		xl, LOW(ATmegaFREQ/400)
0000b5 dfbc                      	rcall	Time_Cycles
0000b6 9508                      ret
                                 ;----------------------------
                                 OneWire_Delay_750ms_act:
0000b7 930f                      	push r16
0000b8 e40b                      	ldi r16, $4b
                                 	Cont_750ms:
0000b9 940e 00b3                 		OneWire_Delay_10ms
0000bb 950a                      	dec r16
0000bc f7e1                      	brne Cont_750ms
0000bd 910f                      	pop r16
0000be 9508                      ret
                                 
                                 .include "Modules/OneWire/OneWire_CRCCheck.inc"
                                 
                                 *    -     
                                 * -    ROM Code         ( 8)
                                 * -    Scretch Pad -     ( 9)
                                 *     ( zh:zl)       
                                 *      0- 
                                 */
                                 
                                 .macro OneWireCRCCheck
                                 	push r16									;  r16  STACK
                                 	push r17									;  r17  STACK
                                 	push r18									;  r18  STACK
                                 	push r19									;  r19  STACK
                                 	push r20									;  r20  STACK
                                 	push r21									;  r21  STACK
                                 	push r22									;  r22  STACK
                                 	
                                 	ldi r19, @0									;     
                                 	ldi r20, @0									;     
                                 	
                                 	sbiw zh:zl, @0								;  8  
                                 	_call OneWireCRCCheck_act
                                 	
                                 	pop r22										;  r22  STACK
                                 	pop r21										;  r21  STACK
                                 	pop r20										;  r20  STACK
                                 	pop r19										;  r19  STACK	
                                 	pop r18										;  r18  STACK	
                                 	pop r17										;  r17  STACK	
                                 	pop r16										;  r16  STACK
                                 .endm
                                 //____________________________________________________________________________________
                                 //____________________________________________________________________________________
                                 OneWireCRCCheck_act:
                                 	
0000bf 9100 0224                 	READ_REG OneWireFlags, r16					;     r16
0000c1 fd00                      	sbrc r16, OneWireDeviceNotDetected			;     
0000c2 940c 00ed                 		_jump OneWireCRCCheck_act_finish		; 
                                 	
0000c4 930f
0000c5 9100 0224
0000c7 7f0d
0000c8 9300 0224
0000ca 910f                      	CLRB OneWireFlags, OneWireROMCodeCRCInvalid	;       
0000cb 9101                      	ld r16, z+									;      r16
0000cc e81c                      	ldi r17, OneWireCRC_polynom					;      CRC
0000cd 953a                      	dec r19										;     
                                 
                                 OneWireCRCCheckBegin:							; 
0000ce 9121                      	ld r18, z+									;     r18
0000cf 940e 00ee                 	_call OneWireCRCCheckCalc					; 
0000d1 953a                      	dec r19										;     
0000d2 f7d9                      	brne OneWireCRCCheckBegin					;    0,    
0000d3 3000                      	cpi r16, 0									;   0
0000d4 f009                      	breq OneWireCRCCheckCorrect					;    
0000d5 f411                      	brne OneWireCRCCheckNotCorrect				;     
                                 	
                                 OneWireCRCCheckCorrect:							; 
0000d6 940c 00ed                 	_jump OneWireCRCCheck_act_finish			; 
                                 	
                                 OneWireCRCCheckNotCorrect:
0000d8 2f04                      	mov r16, r20								;        	
0000d9 2711                      	clr r17										;   r17
0000da 9738                      	sbiw zh:zl, $08								;  8  
                                 
                                 OneWireDataClean:
0000db 9311                      	st z+, r17									;    
0000dc 950a                      	dec r16										;         	
0000dd f7e9                      	brne OneWireDataClean						; ,    
0000de 930f
0000df 9100 0224
0000e1 6002
0000e2 9300 0224
0000e4 910f                      	SETB OneWireFlags, OneWireROMCodeCRCInvalid	;       
0000e5 3048                      	cpi r20, 8
0000e6 f421                      	brne OneWire_ScretchpadCRC
0000e7 940e 03cc                 	_call ROMCodeCRCError
0000e9 940c 00ed                 	_jump OneWireCRCCheck_act_finish
                                 
                                 OneWire_ScretchpadCRC:
0000eb 940e 03cd                 	_call ScretchpadCRCError
                                 
                                 OneWireCRCCheck_act_finish:								
                                 
0000ed 9508                      ret
                                 //----------------------------------------------------------
                                 OneWireCRCCheckCalc:
                                 
0000ee 94f8                      	cli											;  	
                                 			
0000ef e058                      	ldi r21, $08								;   
                                 
                                 OneWireCRCCheckAct:
0000f0 955a                      	dec r21						;   
0000f1 f04c                      	brlt OneWireCRCCheckEnd		;   0,  
0000f2 9527                      	ror r18						;     
0000f3 9507                      	ror r16						;     
0000f4 b76f                      	READ_REG SREG, r22			;  SREG  R22
0000f5 ff60                      	sbrs r22, 0					;    
0000f6 940c 00f0                 	_jump OneWireCRCCheckAct	;    
0000f8 2701                      	eor r16, r17				;     
0000f9 940c 00f0                 	_jump OneWireCRCCheckAct	; 
                                 
                                 OneWireCRCCheckEnd:
                                 
0000fb 9478                      	sei							;  
0000fc 9508                      ret
                                 .include "Modules/OneWire/OneWire_WriteBit.inc"
                                 
                                 *    
                                 */
                                 .macro OneWireWriteBit
                                 	.if @0 == 1
                                 		_call OneWireWriteBit1_act
                                 	.elif @0 == 0
                                 		_call OneWireWriteBit0_act
                                 	.endif
                                 .endm
                                 //____________________________________________________________________________________
                                 //____________________________________________________________________________________
                                 OneWireWriteBit1_act:
0000fd 94f8                      	cli
0000fe 930f
0000ff 9a38
000100 910f                      	SETB OneWire_DDR, OneWire_bit
000101 930f
000102 9840
000103 910f                      	CLRB OneWire_PORT, OneWire_bit 
000104 940e 008f                 	OneWire_DelayA
000106 930f
000107 9838
000108 910f                      	CLRB OneWire_DDR, OneWire_bit
000109 940e 0093                 	OneWire_DelayB
00010b 9478                      	sei
00010c 9508                      ret
                                 ;----------------------------
                                 OneWireWriteBit0_act:
00010d 94f8                      	cli
00010e 930f
00010f 9a38
000110 910f                      	SETB OneWire_DDR, OneWire_bit
000111 930f
000112 9840
000113 910f                      	CLRB OneWire_PORT, OneWire_bit 
000114 940e 0097                 	OneWire_DelayC
000116 930f
000117 9838
000118 910f                      	CLRB OneWire_DDR, OneWire_bit
000119 940e 009b                 	OneWire_DelayD
00011b 9478                      	sei
00011c 9508                      ret
                                 .include "Modules/OneWire/OneWire_ReadBit.inc"
                                 
                                 *           T
                                 */
                                 
                                 .macro OneWireReadBit
                                 	_call OneWireReadBit_act
                                 .endm
                                 //____________________________________________________________________________________
                                 //____________________________________________________________________________________
                                 OneWireReadBit_act:
00011d 94f8                      	cli								;  
00011e 930f
00011f 9a38
000120 910f                      	SETB OneWire_DDR, OneWire_bit	;   
000121 930f
000122 9840
000123 910f                      	CLRB OneWire_PORT, OneWire_bit	;    0
000124 940e 008f                 	OneWire_DelayA					;  
000126 930f
000127 9838
000128 910f                      	CLRB OneWire_DDR, OneWire_bit	;   
000129 940e 009f                 	OneWire_DelayE					;  
00012b 9b30                      	sbis OneWire_PIN, OneWire_bit	;    +
00012c 94e8                      	clt								;   T
00012d 9930                      	sbic OneWire_PIN, OneWire_bit	;    -
00012e 9468                      	set								;   T
00012f 940e 00a3                 	OneWire_DelayF					;  F
000131 9478                      	sei								;  
000132 9508                      ret
                                 .include "Modules/OneWire/OneWire_InitializationSequence.inc"
                                 
                                 *       1Wire 
                                 *        
                                 */
                                 
                                 .macro OneWire_InitializationSequence
                                 	_call OneWire_InitializationSequence_act
                                 .endm
                                 //____________________________________________________________________________________
                                 //____________________________________________________________________________________
                                 OneWire_InitializationSequence_act:
000133 94f8                      	cli											;  
000134 930f
000135 9a38
000136 910f                      	SETB OneWire_DDR, OneWire_bit				;   
000137 930f
000138 9840
000139 910f                      	CLRB OneWire_PORT, OneWire_bit				;    0
00013a 940e 00a7                 	OneWire_DelayH								;  
00013c 930f
00013d 9838
00013e 910f                      	CLRB OneWire_DDR, OneWire_bit				;   
00013f 940e 00ab                 	OneWire_DelayI								;  
                                 	
000141 9930                      	sbic OneWire_PIN, OneWire_bit				;    -
000142 940c 014d                 	_jump OneWireDeviceNotDetect				;     + ( )
                                 
                                 OneWireDeviceDetect:	
000144 930f
000145 9100 0224
000147 7f0e
000148 9300 0224
00014a 910f                      	CLRB OneWireFlags, OneWireDeviceNotDetected	;     
00014b 940c 0156                 	_jump OneWireInitializationSequenceFinish	; 
                                 
                                 OneWireDeviceNotDetect:							; ,    
00014d 930f
00014e 9100 0224
000150 6001
000151 9300 0224
000153 910f                      	SETB OneWireFlags, OneWireDeviceNotDetected	;     
000154 940e 03c8                 	_call DeviceNotDetected						;      
                                 
                                 OneWireInitializationSequenceFinish:			; 
000156 940e 00af                 	OneWire_DelayJ								;  J
000158 9478                      	sei											;  
000159 9508                      ret
                                 .include "Modules/OneWire/OneWire_SendByte.inc"
                                 
                                 *    
                                 *    -   
                                 */
                                 .macro OneWireSendByte
                                 	
                                 	push r16							;  r16  STACK
                                 
                                 	mov r16, @0							;  @0  r16
                                 	_call OneWireSendByte_act	; 
                                 	
                                 	pop r16								;  r16  STACK
                                 
                                 .endm
                                 //____________________________________________________________________________________
                                 //____________________________________________________________________________________
                                 OneWireSendByte_act:
                                 
00015a 931f                      	push r17									;  r17  STACK
                                 
00015b 9110 0224                 	READ_REG OneWireFlags, r17					;     r16
00015d fd10                      	sbrc r17, OneWireDeviceNotDetected			;     
00015e 940c 016a                 		_jump OneWireSendByte_act_finish	; 
000160 e018                      	ldi r17, $08								;  8  r17
                                 
                                 SendBiteLoop:
000161 fd00                      	sbrc r16, 0
000162 940e 00fd                 		OneWireWriteBit 1						;     
000164 ff00                      	sbrs r16, 0
000165 940e 010d                 		OneWireWriteBit 0						;     
000167 9506                      	lsr r16										;   
000168 951a                      	dec r17										;  r17  1
000169 f7b9                      	brne SendBiteLoop							;  r17   0,  
                                 
                                 OneWireSendByte_act_finish:
00016a 911f                      	pop r17										;  r17  STACK
                                 
00016b 9508                      ret 
                                 .include "Modules/OneWire/OneWire_SendROMCode.inc"
                                 
                                 *  64    @0 
                                 *  r16, r17, r18
                                 */
                                 .macro OneWireSendROMCode
                                 	
                                 	push r16						;  r16  STACK
                                 	push r17						;  r17  STACK
                                 	
                                 	_call OneWireSendROMCode_act	; 
                                 
                                 	pop r17							;  r17  STACK
                                 	pop r16							;  r16  STACK
                                 
                                 .endm
                                 //____________________________________________________________________________________
                                 //____________________________________________________________________________________
                                 OneWireSendROMCode_act:
                                 	
00016c 9100 0224                 	READ_REG OneWireFlags, r16				;     r16
00016e fd00                      	sbrc r16, OneWireDeviceNotDetected		;     
00016f 940c 017a                 		_jump OneWireSendROMCode_act_finish	; 
000171 e018                      	ldi r17, $08							;    
                                 
                                 	OneWireSendROMCodeLoop:
000172 9101                      		ld	r16, z+							;     r16
000173 930f
000174 2f00
000175 940e 015a
000177 910f                      		OneWireSendByte	r16					;  r16, r17
000178 951a                      		dec r17								;     
000179 f7c1                      		brne OneWireSendROMCodeLoop			;   0,  
                                 
                                 	OneWireSendROMCode_act_finish:
                                 
00017a 9508                      ret
                                 .include "Modules/OneWire/OneWire_SendCommand.inc"
                                 
                                 *     
                                 *   
                                 */
                                 .macro OneWireSendCommand
                                 	
                                 	push r16						;  r16  STACK
                                 
                                 	ldi	r16, @0						;  @0  r16
                                 	_call OneWireSendCommand_act	; 
                                 	
                                 	pop r16							;  r16  STACK
                                 
                                 .endm
                                 //____________________________________________________________________________________
                                 //____________________________________________________________________________________
                                 OneWireSendCommand_act:
00017b 931f                      	push r17
00017c 9110 0224                 	READ_REG OneWireFlags, r17				;   SREG  r17
00017e fd10                      	sbrc r17, OneWireDeviceNotDetected		;   
00017f 940c 0186                 		_jump OneWireSendCommand_act_finish
000181 930f
000182 2f00
000183 940e 015a
000185 910f                      	OneWireSendByte	r16						;  r16  r17
                                 
                                 OneWireSendCommand_act_finish:
000186 911f                      	pop r17
000187 9508                      ret
                                 .include "Modules/OneWire/OneWire_ReadBytes.inc"
                                 
                                 *   
                                 * 1 - ,    .      
                                 * 2 -        
                                 *          
                                 *       , 
                                 *     
                                 */
                                 .macro OneWireReadBytes
                                 
                                 	push zh								;  zh  STACK
                                 	push zl								;  zl  STACK
                                 	push r18							;  r18  STACK
                                 
                                 	ldi zh, high(@0)					;       
                                 	ldi zl, low(@0)						;       
                                 	ldi r18, @1							;    
                                 	_call OneWireReadBytes_act			; 
                                 	OneWireCRCCheck @1					;    
                                 	pop r18								;  r18  STACK
                                 	pop zl								;  zl  STACK
                                 	pop zh								;  zh  STACK
                                 
                                 .endm
                                 //____________________________________________________________________________________
                                 //____________________________________________________________________________________
                                 OneWireReadBytes_act:
                                 
000188 930f                      	push r16									;  r16  STACK
000189 931f                      	push r17									;  r17  STACK
00018a 933f                      	push r19									;  r19  STACK
00018b 2700                      	clr r16										;    
00018c e018                      	ldi r17, $08								;    
                                 	OneWireReadROMCode_:
00018d 940e 011d                 		OneWireReadBit							;  ,   
00018f b73f                      		READ_REG SREG, r19						;  SREG  r19
000190 ff36                      		sbrs r19, 6								;  
000191 9488                      		clc										;  
000192 fd36                      		sbrc r19, 6								;  
000193 9408                      		sec										;  
000194 9507                      		ror r16									;  r16 
000195 951a                      		dec r17									;     
000196 f7b1                      		brne OneWireReadROMCode_				;  r17   0
000197 9301                      		st z+, r16								;  r16     -
000198 e018                      		ldi r17, $08							;    
000199 952a                      		dec r18									;     
00019a f791                      		brne OneWireReadROMCode_				;  r18   0
                                 
                                 	OneWireRead64Bits_act_finish:
00019b 913f                      		pop r19									;  r19  STACK
00019c 911f                      		pop r17									;  r17  STACK
00019d 910f                      		pop r16									;  r16  STACK
                                 
00019e 9508                      ret
                                 .include "Modules/OneWire/OneWire_SendConfByte.inc"
                                 
                                 *  3  ,   configuration
                                 *     9, 10, 11  12 -     
                                 */
                                 .macro OneWireSendConfByte
                                 	
                                 	push r17						;  r17  STACK
                                 
                                 	.if @0 == 9
                                 		ldi r17, $1f				;   r17
                                 	.elif @0 == 10
                                 		ldi r17, $3f				;   r17
                                 	.elif @0 == 11
                                 		ldi r17, $5f				;   r17
                                 	.else
                                 		ldi r17, $7f				;   r17
                                 	.endif
                                 	_call OneWireSendConfByte_act	; 
                                 	
                                 	pop r17							;  r17  STACK
                                 
                                 .endm
                                 //____________________________________________________________________________________
                                 //____________________________________________________________________________________
                                 OneWireSendConfByte_act:
                                 
00019f 930f                      	push r16									;  r16  STACK
                                 
0001a0 9100 0224                 	READ_REG OneWireFlags, r16					;   
0001a2 fd00                      	sbrc r16, OneWireDeviceNotDetected			;     
0001a3 940c 01b6                 		_jump OneWireSendConfByte_act_finish	; 
0001a5 ef0f                      	ldi r16, $ff								;  $ff  r16
0001a6 930f
0001a7 2f00
0001a8 940e 015a
0001aa 910f                      	OneWireSendByte	r16							;  r16, r17
0001ab 930f
0001ac 2f00
0001ad 940e 015a
0001af 910f                      	OneWireSendByte	r16							;  r16, r17
0001b0 2f01                      	mov r16, r17								;  r18  r16
0001b1 930f
0001b2 2f00
0001b3 940e 015a
0001b5 910f                      	OneWireSendByte	r16							;  r16, r17
                                 
                                 OneWireSendConfByte_act_finish:
0001b6 910f                      	pop r16										;  r16  STACK
                                 	
0001b7 9508                      ret
                                 .include "Modules/OneWire/OneWire_DeviceBusy.inc"
                                 
                                 *   
                                 *   -  :
                                 *					1.  
                                 *					2.  scretch pad
                                 *       ( OneWireExternalPower)
                                 */
                                 .macro OneWire_DeviceBusy
                                 	push r16
                                 	push r17
                                 
                                 	.if @0 == OneWireConvertTemperatureCommand
                                 		ldi r16, $01
                                 	.else
                                 		clr r16
                                 	.endif
                                 
                                 	READ_REG OneWireFlags, r17								;   SREG  r17
                                 	sbrc r17, OneWireExternalPower							;   
                                 		OneWire_ExternalPowerDeviceBusy
                                 		OneWire_ParasitePowerDeviceBusy
                                 	
                                 	pop r17
                                 	pop r16
                                 .endm
                                 
                                 .macro OneWire_ExternalPowerDeviceBusy
                                 	_call OneWire_ExternalPowerDeviceBusy_act
                                 .endm
                                 .macro OneWire_ParasitePowerDeviceBusy
                                 	_call OneWire_ParasitePowerDeviceBusy_act
                                 .endm
                                 //____________________________________________________________________________________
                                 //____________________________________________________________________________________
                                 OneWire_ParasitePowerDeviceBusy_act:
0001b8 3001                      	cpi r16, $01
0001b9 f009                      	breq Temp
0001ba f411                      	brne Scre
                                 
                                 	Temp:
0001bb 940e 01e4                 		_call OneWire_ParasiteConvertTemperature_act
                                 
                                 	Scre:
0001bd 940e 01ce                 		_call OneWire_ParasiteCopyScratchpad_act
0001bf 9508                      ret
                                 //____________________________________________________________________________________
                                 //____________________________________________________________________________________
                                 OneWire_ExternalPowerDeviceBusy_act:
0001c0 930f                      	push r16											;  r16  STACK
                                 
                                 	OneWireDeviceBusy_act_1:
0001c1 9100 0224                 		READ_REG OneWireFlags, r16						;  
0001c3 fd00                      		sbrc r16, OneWireDeviceNotDetected				;   
0001c4 940c 01cc                 			_jump OneWireDeviceBusy_act_finish
0001c6 940e 011d                 		OneWireReadBit									;  	(  SREG ())
0001c8 b70f                      		READ_REG SREG, r16								;  
0001c9 ff06                      		sbrs r16, 6										;   
0001ca 940c 01c1                 			_jump OneWireDeviceBusy_act_1
                                 
                                 OneWireDeviceBusy_act_finish:
0001cc 910f                      	pop r16												;  r16  STACK
0001cd 9508                      ret
                                 //-----------------------------------------------------
                                 OneWire_ParasiteCopyScratchpad_act:
0001ce 930f                      	push r16											;  r16  STACK
                                 	
0001cf 930f
0001d0 9a22
0001d1 910f                      	SETB OneWireMOSFET_DDR, OneWireMOSFET_bit			;    
0001d2 930f
0001d3 9a2a
0001d4 910f                      	SETB OneWireMOSFET_PORT, OneWireMOSFET_bit			; +5    
0001d5 940e 009b                 	OneWire_DelayD										; 
0001d7 e40b                      	ldi r16, 75											
                                 	OneWire_Parasite_1:
0001d8 940e 00b3                 		OneWire_Delay_10ms
0001da 950a                      		dec r16
0001db f7e1                      		brne OneWire_Parasite_1
                                 
0001dc 930f
0001dd 982a
0001de 910f                      	CLRB OneWireMOSFET_PORT, OneWireMOSFET_bit			; 0    
0001df 930f
0001e0 9822
0001e1 910f                      	CLRB OneWireMOSFET_DDR, OneWireMOSFET_bit			;     
0001e2 910f                      	pop r16
0001e3 9508                      ret
                                 //-----------------------------------------------------
                                 OneWire_ParasiteConvertTemperature_act:
0001e4 930f
0001e5 9a22
0001e6 910f                      	SETB OneWireMOSFET_DDR, OneWireMOSFET_bit			//    
0001e7 930f
0001e8 9a2a
0001e9 910f                      	SETB OneWireMOSFET_PORT, OneWireMOSFET_bit			//    +
0001ea 940e 00b7                 	OneWire_Delay_750ms
0001ec 930f
0001ed 982a
0001ee 910f                      	CLRB OneWireMOSFET_PORT, OneWireMOSFET_bit			//    0
0001ef 930f
0001f0 9822
0001f1 910f                      	CLRB OneWireMOSFET_DDR, OneWireMOSFET_bit			//     
0001f2 9508                      ret
                                 .include "Modules/OneWire/OneWire_SearchROM.inc"
                                 
                                 *    - OneWireSearchROMCommand  OneWireAlarmSearchCommand
                                 *    ROM  ALARM    ROMCodeNormal  ROMCodeAlarm
                                 */
                                 
                                 .macro OneWireROMSearching
                                 	push r20											;  r20  STACK
                                 	ldi r20, @0
                                 	_call OneWireROMSearching_act
                                 	pop r20												;  r20  STACK
                                 .endm 
                                 //____________________________________________________________________________________
                                 //____________________________________________________________________________________
                                 OneWireROMSearching_act:
                                 	
0001f3 93ff                      	push zh												;  zh  STACK
0001f4 93ef                      	push zl												;  zl  STACK
0001f5 930f                      	push r16											;  r16  STACK
0001f6 931f                      	push r17											;  r17  STACK
0001f7 932f                      	push r18											;  r18  STACK
                                 
0001f8 930f
0001f9 e000
0001fa 9300 0224
0001fc 910f                      	WRITE_BYTE OneWireFlags, $00						;   ROM 
                                 	
                                 OneWireMainLoop:
0001fd 9100 0224                 	READ_REG OneWireFlags, r16						;     r16
0001ff fd00                      	sbrc r16, OneWireDeviceNotDetected				;     
000200 940c 02cb                 		_jump OneWireROMSearching_act_fihish	;  
                                 	
000202 3f40                      	cpi r20, OneWireSearchROMCommand
000203 f421                      	brne AlarmSearchROMString
000204 e0f2                      	ldi zh, high(OneWireROMCode)			;     OneWireROMCode
000205 e0e9                      	ldi zl, low(OneWireROMCode)				;     OneWireROMCode
000206 940c 020a                 	_jump DevicesIs
                                 
                                 AlarmSearchROMString:
000208 e0f2                      	ldi zh, high(OneWireAlarmROMCode)		;     OneWireAlarmROMCode
000209 e1e1                      	ldi zl, low(OneWireAlarmROMCode)		;     OneWireAlarmROMCode
                                 
                                 DevicesIs:
                                 	//      
00020a 9100 0224                 	READ_REG OneWireFlags, r16
00020c fd04                      	sbrc r16, OneWireLastDevice
00020d 940c 02cb                 		_jump OneWireROMSearching_act_fihish	;   
                                 
00020f 930f
000210 ef0f
000211 9300 0225
000213 910f                      	WRITE_BYTE OneWireZeroFork, $ff					;  255  
000214 930f
000215 e000
000216 9300 0226
000218 910f                      	WRITE_BYTE OneWireStep, $00						;  
                                 
000219 3f40                      	cpi r20, OneWireSearchROMCommand
00021a f439                      	brne AlarmSearch
00021b 930f
00021c ef00
00021d 940e 017b
00021f 910f                      	OneWireSendCommand OneWireSearchROMCommand		;   
000220 940c 0227                 	_jump TwoBitsRead
                                 
                                 AlarmSearch:
000222 930f
000223 ee0c
000224 940e 017b
000226 910f                      	OneWireSendCommand OneWireAlarmSearchCommand
                                 
                                 TwoBitsRead:
000227 940e 011d                 	OneWireReadBit							;   
000229 b70f                      	READ_REG SREG, r16						;   
00022a 9110 0224                 	READ_REG OneWireFlags, r17				;     ROM
00022c ff06                      	sbrs r16, 6
00022d 7d1f                      		cbr r17, (1<<OneWireSlaveBit)		;    
00022e fd06                      	sbrc r16, 6
00022f 6210                      		sbr r17, (1<<OneWireSlaveBit)		;    
000230 9310 0224                 	WRITE_REG OneWireFlags, r17				;     
000232 940e 011d                 	OneWireReadBit							;        SREG T
                                 
                                 TwoBitsMatch:
                                 	//     
000234 b70f                      	READ_REG SREG, r16						;   
000235 9110 0224                 	READ_REG OneWireFlags, r17				;     ROM
                                 	//    2- 
000237 fd15                      	sbrc r17, OneWireSlaveBit				;   
000238 940c 023f                 		_jump OneWireSlaveBit1				;   
                                 
                                 OneWireSlaveBit0:
00023a fd06                      	sbrc r16, 6								;    
00023b 940c 0276                 		_jump BitsNotAqual					;   
00023d 940c 0244                 		_jump BitsAqual						;   
                                 
                                 OneWireSlaveBit1:
00023f fd06                      	sbrc r16, 6
000240 940c 0244                 		_jump BitsAqual						;   
000242 940c 0276                 		_jump BitsNotAqual					;   
                                 
                                 BitsAqual:
000244 9110 0224                 	READ_REG OneWireFlags, r17				;     ROM
000246 fd15                      	sbrc r17, OneWireSlaveBit				;  SlaveBit  0,    
000247 940c 02d1                 		_jump OneWire_SearchROMError		;   
                                 
                                 StepMatchLastFork1:
000249 9100 0226                 	READ_REG OneWireStep, r16				;  Step
00024b 9110 0227                 	READ_REG OneWireLastFork, r17			;  LastFork
00024d 1701                      	cp r16, r17								;  Step  LastFork
00024e f449                      	brne StepMatchLastFork2					;   ,  
                                 
                                 MasterBitSet1:
00024f 930f
000250 9100 0224
000252 6400
000253 9300 0224
000255 910f                      	SETB OneWireFlags, OneWireMasterBit		;  MasterBit  1
000256 940c 027e                 	_jump ROMVarAddBit						; 
                                 
                                 StepMatchLastFork2:
000258 1701                      	cp r16, r17								;  r16  r17
000259 f048                      	brlo MasterBitSetLastROMBit				;    
00025a 930f
00025b 9100 0224
00025d 7b0f
00025e 9300 0224
000260 910f                      	CLRB OneWireFlags, OneWireMasterBit		;  MasterBit  0
000261 940c 026d                 	_jump MasterBitCheck					; 
                                 
                                 MasterBitSetLastROMBit:
000263 9100 0224                 	READ_REG OneWireFlags, r16				;    ROM
000265 9110 0228                 	READ_REG OneWireROMVar, r17				;   ROM
000267 ff17                      	sbrs r17, 7		
000268 7b0f                      		cbr r16, (1<<OneWireMasterBit)		;   
000269 fd17                      	sbrc r17, 7
00026a 6400                      		sbr r16, (1<<OneWireMasterBit)		;   
00026b 9300 0224                 	WRITE_REG OneWireFlags, r16				;    ROM  
                                 
                                 MasterBitCheck:
00026d 9110 0224                 	READ_REG OneWireFlags, r17				;    ROM
00026f 9100 0226                 	READ_REG OneWireStep, r16				;   
000271 ff16                      	sbrs r17, OneWireMasterBit				;  VasterBit  ,    
000272 9300 0225                 		WRITE_REG OneWireZeroFork, r16		;    
000274 940c 027e                 	_jump ROMVarAddBit						; 
                                 
                                 //   
                                 BitsNotAqual:
                                 	//  MasterBit     SlaveBit
000276 9110 0224                 	READ_REG OneWireFlags, r17						;     ROM
000278 ff15                      	sbrs r17, OneWireSlaveBit
000279 7b1f                      		cbr r17, (1<<OneWireMasterBit)
00027a fd15                      	sbrc r17, OneWireSlaveBit
00027b 6410                      		sbr r17, (1<<OneWireMasterBit)
00027c 9310 0224                 	WRITE_REG OneWireFlags, r17						;     
                                 		
                                 //        
                                 ROMVarAddBit:
00027e 9110 0224                 	READ_REG OneWireFlags, r17						;     ROM
000280 9100 0228                 	READ_REG OneWireROMVar, r16						;    ROM  r16
000282 9506                      	lsr r16											;  r16     
                                 	//  MasteBit    ROM
000283 ff16                      	sbrs r17, OneWireMasterBit
000284 770f                      		cbr r16, (1<<7)
000285 fd16                      	sbrc r17, OneWireMasterBit
000286 6800                      		sbr r16, (1<<7)
000287 9513                      	inc r17									;   
000288 9300 0228                 	WRITE_REG OneWireROMVar, r16			;  r16    ROM
00028a 9310 0224                 	WRITE_REG OneWireFlags, r17				;   
                                 	//    
00028c 2f21                      	mov r18, r17							;  r17  r18
00028d 702f                      	andi r18, $0f							;   
00028e 3028                      	cpi r18, $08							;   8
00028f f421                      	brne MasterBitSending					;   ,  
000290 9301                      	st z+, r16								;     -
000291 7f10                      	andi r17, $f0							;   
000292 9310 0224                 	WRITE_REG OneWireFlags, r17				;   
                                 
                                 MasterBitSending:
000294 9110 0224                 	READ_REG OneWireFlags, r17				;     ROM
                                 	//  MasterBit  
000296 ff16                      	sbrs r17, OneWireMasterBit
000297 940e 010d                 		OneWireWriteBit 0
000299 fd16                      	sbrc r17, OneWireMasterBit
00029a 940e 00fd                 		OneWireWriteBit 1
                                 
                                 IncreaseStep:
00029c 9110 0226                 	READ_REG OneWireStep, r17				;     
00029e 9513                      	inc r17									;  r17  1
00029f 9310 0226                 	WRITE_REG OneWireStep, r17				;   
                                 
                                 StepCheck:
0002a1 9110 0226                 	READ_REG OneWireStep, r17				;     
0002a3 3410                      	cpi r17, 64								;    64
0002a4 f410                      	brsh OneWireStepLoopContinue			;     
                                 	//  ,      
0002a5 940c 0227                 	_jump TwoBitsRead						; 
                                 
                                 OneWireStepLoopContinue:
0002a7 9100 0225                 	READ_REG OneWireZeroFork, r16			;    
0002a9 9300 0227                 	WRITE_REG OneWireLastFork, r16			;    
0002ab 3f0f                      	cpi r16, $ff							;  R16  255
0002ac f439                      	brne CheckCRC							;    
0002ad 930f
0002ae 9100 0224
0002b0 6100
0002b1 9300 0224
0002b3 910f                      	SETB OneWireFlags, OneWireLastDevice	;     
                                 
                                 CheckCRC:
0002b4 930f
0002b5 931f
0002b6 932f
0002b7 933f
0002b8 934f
0002b9 935f
0002ba 936f
0002bb e038
0002bc e048
0002bd 9738
0002be 940e 00bf
0002c0 916f
0002c1 915f
0002c2 914f
0002c3 913f
0002c4 912f
0002c5 911f
0002c6 910f                      	OneWireCRCCheck	8						;   CRC
0002c7 940e 02d5                 	_call OneWire_ROM
0002c9 940c 01fd                 	_jump OneWireMainLoop					; 
                                 
                                 OneWireROMSearching_act_fihish:
                                 
0002cb 912f                      	pop r18									;  r18  STACK
0002cc 911f                      	pop r17									;  r17  STACK
0002cd 910f                      	pop r16									;  r16  STACK
0002ce 91ef                      	pop zl									;  zl  STACK
0002cf 91ff                      	pop zh									;  zh  STACK
                                 
0002d0 9508                      ret
                                 
                                 OneWire_SearchROMError:
0002d1 940e 03cb                 	_call ReadROMError						;   
0002d3 940c 02cb                 	_jump OneWireROMSearching_act_fihish
                                 
                                 OneWire_ROM:
0002d5 3f40                      	cpi r20, OneWireSearchROMCommand		; ,  Alarm  Normal ROM 
0002d6 f419                      	brne OneWire_ROMAlarm					;  Alarm,    OneWire_ROMAlarm
0002d7 940e 03c9                 	_call ROMCodeNormal						;  (  OneWire_config.inc)
0002d9 9508                      	ret
                                 OneWire_ROMAlarm:
0002da 940e 03ca                 	_call ROMCodeAlarm						;  (  OneWire_config.inc)
0002dc 9508                      	ret
                                 
                                 .include "Modules/OneWire/OneWire_ReadROM.inc"
                                 
                                 	_call OneWire_ReadROM_act
                                 .endm
                                 
                                 OneWire_ReadROM_act:
0002dd 940e 0133                 	OneWire_InitializationSequence				;  
                                 
0002df 930f                      	push r16									; r16   STACK
0002e0 9100 0224                 	READ_REG OneWireFlags, r16					;   SREG  r16
0002e2 fd00                      	sbrc r16, OneWireDeviceNotDetected			;   
0002e3 940c 0308                 		_jump OneWire_ReadROM_act_End			; 
                                 
0002e5 930f
0002e6 e303
0002e7 940e 017b
0002e9 910f                      	OneWireSendCommand OneWireReadROMCommand	;  
                                 
0002ea 93ff
0002eb 93ef
0002ec 932f
0002ed e0f2
0002ee e0e9
0002ef e028
0002f0 940e 0188
0002f2 930f
0002f3 931f
0002f4 932f
0002f5 933f
0002f6 934f
0002f7 935f
0002f8 936f
0002f9 e038
0002fa e048
0002fb 9738
0002fc 940e 00bf
0002fe 916f
0002ff 915f
000300 914f
000301 913f
000302 912f
000303 911f
000304 910f
000305 912f
000306 91ef
000307 91ff                      	OneWireReadBytes OneWireROMCode, 8			;  ROM code 
                                 
                                 OneWire_ReadROM_act_End:
000308 910f                      	pop r16										; r16  STACK
000309 9508                      ret
                                 .include "Modules/OneWire/OneWire_MatchROM.inc"
                                 
                                 	push zh								;  zh  STACK
                                 	push zl								;  zl  STACK
                                 
                                 	ldi zh, high(@0)					;      
                                 	ldi zl, low(@0)						;      
                                 	_call OneWire_MatchROM_act
                                 	pop zl								;  zl  STACK
                                 	pop zh								;  zh  STACK
                                 .endm
                                 OneWire_MatchROM_act:
00030a 940e 0133                 	OneWire_InitializationSequence				;  
                                 	
00030c 930f                      	push r16									; r16   STACK
00030d 9100 0224                 	READ_REG OneWireFlags, r16					;   SREG  r16
00030f fd00                      	sbrc r16, OneWireDeviceNotDetected			;   
000310 940c 031d                 		_jump OneWire_MatchROM_End				; 
                                 
000312 930f
000313 e505
000314 940e 017b
000316 910f                      	OneWireSendCommand OneWireMachROMCommand	;  
                                 
000317 930f
000318 931f
000319 940e 016c
00031b 911f
00031c 910f                      	OneWireSendROMCode
                                 
                                 OneWire_MatchROM_End:
00031d 910f                      	pop r16										; r16  STACK
00031e 9508                      ret
                                 .include "Modules/OneWire/OneWire_AlarmSearch.inc"
                                 
                                 	_call OneWire_AlarmSearch_act
                                 .endm
                                 OneWire_AlarmSearch_act:
                                 
00031f 940e 0133                 	OneWire_InitializationSequence					;  		
                                 
000321 930f                      	push r16										; r16   STACK
000322 9100 0224                 	READ_REG OneWireFlags, r16						;   SREG  r16
000324 fd00                      	sbrc r16, OneWireDeviceNotDetected				;   
000325 940c 032c                 		_jump OneWire_AlarmSearch_act_End			; 
                                 
000327 934f
000328 ee4c
000329 940e 01f3
00032b 914f                      	OneWireROMSearching OneWireAlarmSearchCommand	;   ROM
                                 	
                                 OneWire_AlarmSearch_act_End:
00032c 910f                      	pop r16
00032d 9508                      ret
                                 .include "Modules/OneWire/OneWire_SkipROM.inc"
                                 
                                 	_call OneWire_SkipROM_act
                                 .endm
                                 OneWire_SkipROM_act:
00032e 940e 0133                 	OneWire_InitializationSequence				;  
                                 
000330 930f                      	push r16									; r16   STACK
000331 9100 0224                 	READ_REG OneWireFlags, r16					;   SREG  r16
000333 fd00                      	sbrc r16, OneWireDeviceNotDetected			;   
000334 940c 033b                 		_jump OneWire_SkipROM_End				; 
                                 
000336 930f
000337 ec0c
000338 940e 017b
00033a 910f                      	OneWireSendCommand OneWireSkipROMCommand	;  
                                 
                                 OneWire_SkipROM_End:
00033b 910f                      	pop r16										; r16  STACK
00033c 9508                      ret
                                 		  
                                 .include "Modules/OneWire/OneWire_PowerSupply.inc"
                                 
                                 *       ( ,     )
                                 *      OneWireFlags (OneWireExternalPower)
                                 */
                                 .macro OneWire_PowerSupply
                                 	OneWireSendCommand OneWirePowerSupplyCommand
                                 	OneWireReadBit
                                 	_call OneWireSingleDevicePowerSupply_act
                                 .endm
                                 //____________________________________________________________________________________
                                 //____________________________________________________________________________________
                                 OneWireSingleDevicePowerSupply_act:
00033d 930f                      	push r16										;  r16  STACK
00033e b70f                      	READ_REG SREG, r16								;  SREG  r16
                                 
00033f fd06                      	sbrc r16, 6										;    ,    
000340 940c 034b                 		_jump OneWireExternalPowerOn				;   
                                 
000342 930f
000343 9100 0224
000345 770f
000346 9300 0224
000348 910f                      	CLRB OneWireFlags, OneWireExternalPower			;    
000349 940c 0352                 	_jump OneWireSingleDevicePowerSupply_act_finish	;    
                                 
                                 OneWireExternalPowerOn:								; 
00034b 930f
00034c 9100 0224
00034e 6800
00034f 9300 0224
000351 910f                      	SETB OneWireFlags, OneWireExternalPower			;    
                                 
                                 OneWireSingleDevicePowerSupply_act_finish:			; 
000352 910f                      	pop r16											;  r16  STACK
000353 9508                      ret
                                 .include "Modules/OneWire/OneWire_ConvertTemperature.inc"
                                 
                                 *     
                                 *     
                                 */
                                 
                                 .macro OneWire_ConvertTemperature
                                 	OneWireSendCommand OneWireConvertTemperatureCommand
                                 	OneWire_DeviceBusy OneWireConvertTemperatureCommand
                                 .endm
                                 .include "Modules/OneWire/OneWire_WriteScratchpad.inc"
                                 
                                 *  3  ,   configuration
                                 *     9, 10, 11  12 -     
                                 */
                                 .macro OneWire_WriteScratchpad
                                 	OneWireSendCommand OneWireWriteScratchpadCommand
                                 	OneWireSendConfByte @0
                                 .endm
                                 .include "Modules/OneWire/OneWire_CopyScratchpad.inc"
                                 
                                 *  TH, TL  config   EEPROM
                                 *    
                                 */
                                 .macro OneWire_CopyScratchpad
                                 	OneWireSendCommand OneWireCopyScratchpadCommand
                                 	OneWire_DeviceBusy OneWireCopyScratchpadCommand
                                 .endm
                                 .include "Modules/OneWire/OneWire_ReadScratchpad.inc"
                                 
                                 *  scratch pad,  CRC ,    , 
                                 *       OneWireScratchpad
                                 *   ,      00
                                 */
                                 .macro OneWire_ReadScratchpad
                                 	OneWireSendCommand OneWireReadScreatchpadCommand
                                 	OneWireReadBytes OneWireScratchpad, 9
                                 .endm
                                 .include "Modules/OneWire/OneWire_Recall.inc"
                                 
                                 *  TH, TL  config   EEPROM  scratch pad
                                 *    
                                 */
                                 .macro OneWire_Recall
                                 	OneWireSendCommand OneWireRecallCommand
                                 	OneWire_ExternalPowerDeviceBusy
                                 .endm
                                 
                                 
                                 .include "Modules/OneWire/OneWire_TemperatureDataConvertation.inc"
                                 
                                 
                                 	push r16													;  r16  STACK
                                 	push r17													;  r17  STACK
                                 	push r18													;  r18  STACK
                                 	push zh														;  zh  STACK
                                 	push zl														;  zl  STACK
                                 
                                 	_call OneWireTemperatureConversation_act
                                 	
                                 	pop zl														;  zl  STACK
                                 	pop zh														;  zh  STACK
                                 	pop r18														;  r18  STACK
                                 	pop r17														;  r17  STACK
                                 	pop r16														;  r16  STACK
                                 
                                 .endm
                                 //____________________________________________________________________________________
                                 //____________________________________________________________________________________
                                 OneWireTemperatureConversation_act:
                                 
000354 9100 0224                 	READ_REG OneWireFlags, r16							;     r16
000356 fd00                      	sbrc r16, OneWireDeviceNotDetected					;     
000357 940c 03bf                 		_jump OneWireTemperatureConversation_act_finish	; 
000359 9100 021a                 	READ_REG OneWireScratchpad + 1, r16					;    
00035b 9110 0219                 	READ_REG OneWireScratchpad, r17						;    
                                 
00035d 0f11                      	lsl r17												;  
00035e 1f00                      	rol r16												;  
                                 
00035f 0f11                      	lsl r17												;  
000360 1f00                      	rol r16												;  
                                 
000361 0f11                      	lsl r17												;  
000362 1f00                      	rol r16												;  
                                 
000363 0f11                      	lsl r17												;  
000364 1f00                      	rol r16												;  
                                 
000365 ff07                      	sbrs r16, 7											;    
000366 940c 0373                 		_jump IsPlus									;   
                                 
                                 IsMinus:
000368 930f
000369 9100 0224
00036b 6004
00036c 9300 0224
00036e 910f                      	SETB OneWireFlags, OneWireNegativeTemperature		;   
00036f 9500                      	com r16												;     
000370 9510                      	com r17												;     
000371 940c 037a                 	_jump Is1											;  
                                 
                                 IsPlus:
000373 930f
000374 9100 0224
000376 7f0b
000377 9300 0224
000379 910f                      	CLRB OneWireFlags, OneWireNegativeTemperature		;   
                                 
                                 Is1:
00037a 9512                      	swap r17											;     
00037b 9310 0223                 	WRITE_REG OneWireTemperature + 1, r17				;      
                                 
                                 DegreesCalc:
00037d e614                      	ldi r17, $64										;   r17  100
00037e 930f
00037f 9100 0224
000381 7f07
000382 9300 0224
000384 910f                      	CLRB OneWireFlags, OneWireOneHundredDegrees			;   100 
                                 
                                 loop_100:								
000385 1b01                      	sub r16, r17										;   r16 r17
000386 f04a                      	brmi loop_100_finish								;   -,  
000387 930f
000388 9100 0224
00038a 6008
00038b 9300 0224
00038d 910f                      	SETB OneWireFlags, OneWireOneHundredDegrees			;   100 
00038e 940c 0385                 	_jump loop_100										;   
                                 
                                 loop_100_finish:
000390 0f01                      	add r16, r17										;   r16 r17
000391 2722                      	clr r18												;  r18
000392 e01a                      	ldi r17, $0a										;   r17  10
                                 
                                 loop_10:
000393 1b01                      	sub r16, r17										;   r16 r17
000394 f01a                      	brmi loop_10_finish									;   -,  
000395 9523                      	inc r18												;  r18  1
000396 940c 0393                 	_jump loop_10										;   
                                 		
                                 loop_10_finish:
000398 0f01                      	add r16, r17										;   r16 r17
000399 9502                      	swap r16											;   r16
                                 
00039a 0f00                      	lsl r16												;  
00039b 1f22                      	rol r18												;  
00039c 0f00                      	lsl r16												;  
00039d 1f22                      	rol r18												;  
00039e 0f00                      	lsl r16												;  
00039f 1f22                      	rol r18												;  
0003a0 0f00                      	lsl r16												;  
0003a1 1f22                      	rol r18												;  
0003a2 9320 0222                 	WRITE_REG OneWireTemperature, r18					;      
                                 
                                 AfterDotCalc:
0003a4 e0f7                      	ldi zh, high(TempTable * 2)							;     
0003a5 e8e0                      	ldi zl, low(TempTable * 2)							;     
0003a6 9100 0223                 	READ_REG OneWireTemperature + 1, r16				;      r16
0003a8 0fe0                      	add zl, r16											;  r16     
0003a9 2700                      	clr r16												;  r16
0003aa 1ff0                      	adc zh, r16											;    r16     
                                 
0003ab 9104                      	lpm r16, z											;    
0003ac 2722                      	clr r18												;  r18
0003ad e01a                      	ldi r17, $0a										;   r17  10
                                 
                                 loop_10th:
0003ae 1b01                      	sub r16, r17										;   r16 r17
0003af f01a                      	brmi loop_10th_finish								;   -,  
0003b0 9523                      	inc r18												;  r18  1
0003b1 940c 03ae                 	_jump loop_10th										;   
                                 		
                                 loop_10th_finish:
0003b3 0f01                      	add r16, r17										;   r16 r17
0003b4 9502                      	swap r16
                                 	
0003b5 0f00                      	lsl r16												;  
0003b6 1f22                      	rol r18												;  
0003b7 0f00                      	lsl r16												;  
0003b8 1f22                      	rol r18												;  
0003b9 0f00                      	lsl r16												;  
0003ba 1f22                      	rol r18												;  
0003bb 0f00                      	lsl r16												;  
0003bc 1f22                      	rol r18												;  
0003bd 9320 0223                 	WRITE_REG OneWireTemperature + 1, r18				;       
                                 
                                 OneWireTemperatureConversation_act_finish:
                                 	
0003bf 9508                      ret
                                 
0003c0 0600
0003c1 130c
0003c2 1f19
0003c3 2c26
0003c4 3832
0003c5 453f
0003c6 514b
0003c7 5e58                      TempTable: .db $00, $06, $0c, $13, $19, $1f, $26, $2c, $32, $38, $3f, $45, $4b, $51, $58, $5e
                                 	// $00 ; .00
                                 	// $06 ; .06
                                 	// $0c ; .13
                                 	// $13 ; .19
                                 	// $19 ; .25
                                 	// $1f ; .31
                                 	// $26 ; .38
                                 	// $2c ; .44
                                 	// $32 ; .50
                                 	// $38 ; .56
                                 	// $3f ; .63
                                 	// $45 ; .69
                                 	// $4b ; .75
                                 	// $51 ; .81
                                 	// $58 ; .88
                                 	// $5e ; .94
                                 .include "Modules/OneWire/OneWire_Temperature.inc"
                                 
                                 .macro OneWire_SingleDeviceTemperature
                                 	OneWire_SingleDeviceTempPrepareToReading
                                 	OneWire_SingleDeviceTempReadind
                                 .endm
                                 .macro OneWire_SingleDeviceTempPrepareToReading
                                 	OneWire_SkipROM
                                 	OneWire_ConvertTemperature
                                 .endm 
                                 .macro OneWire_SingleDeviceTempReadind
                                 	OneWire_SkipROM
                                 	OneWire_ReadScratchpad
                                 .endm
                                 //////////////////////////////////////////////////
                                 ;    -   RAM    ROM code
                                 .macro OneWire_ROMDeviceTemperature
                                 	OneWire_ROMDeviceTempPrepareToReading @0
                                 	OneWire_ROMDeviceTempTempReadind @0
                                 	OneWire_TemperatureDataConvertation
                                 .endm
                                 .macro OneWire_ROMDeviceTempPrepareToReading
                                 	OneWire_MatchROM @0
                                 	OneWire_ConvertTemperature
                                 .endm
                                 .macro OneWire_ROMDeviceTempTempReadind
                                 	OneWire_MatchROM @0
                                 	OneWire_ReadScratchpad
                                 .endm
                                 
                                 .include "Modules/OneWire/OneWire_Labels.inc"
                                 
                                 	// ,   
0003c8 9508                      ret
                                 //----------------------------
                                 ROMCodeNormal:					;   ROM 
                                 	// ,   
0003c9 9508                      ret
                                 //----------------------------
                                 ROMCodeAlarm:					;   ROM   
                                 	// ,   
0003ca 9508                      ret
                                 //----------------------------
                                 ReadROMError:					;    ROM   
                                 	// ,   
0003cb 9508                      ret
                                 //----------------------------
                                 ROMCodeCRCError:				;  CRC ROM   
                                 	// ,   
0003cc 9508                      ret
                                 //----------------------------
                                 ScretchpadCRCError:				;  CRC Scretchpad  
                                 	// ,   
0003cd 9508                      ret
                                 
                                 
                                 #endif
                                 
                                 #ifdef NTC3950_100K_Module
                                 #endif
                                 
                                 #ifdef PCF8575_Module
                                 #endif
                                 
                                 #ifdef PCF8574_Module
                                 #endif
                                 
                                 #ifdef ExternalInterrupts_Module
                                 #endif
                                 
                                 #ifdef CRC_Calculate
                                 #endif
                                 
                                 
                                 .include "Interrupts.inc"
                                 
                                 ANA_COMP:
0003ce 94f8                      	cli
                                 	//  
0003cf 9478                      	sei
0003d0 9518                      reti
                                 ////////////////////////////////////////////////////////////
                                 // ADC Conversion Complete Handler
                                 ADC_Conv_Comp:
0003d1 94f8                      	cli
                                 	//  
0003d2 9478                      	sei
0003d3 9518                      reti
                                 ////////////////////////////////////////////////////////////
                                 //EEPROM Ready Handler
                                 EE_RDY:
0003d4 94f8                      	cli
                                 	//  
0003d5 9478                      	sei
0003d6 9518                      reti
                                 ////////////////////////////////////////////////////////////
                                 // External Interrupts
                                 EXT_INT0:
0003d7 94f8                      	cli
                                 	//  
0003d8 9478                      	sei
0003d9 9518                      reti
                                 EXT_INT1:
0003da 94f8                      	cli
                                 	//  
0003db 9478                      	sei
0003dc 9518                      reti
                                 EXT_INT2:
0003dd 94f8                      	cli
                                 	//  
0003de 9478                      	sei
0003df 9518                      reti
                                 EXT_INT3:
0003e0 94f8                      	cli
                                 	//  
0003e1 9478                      	sei
0003e2 9518                      reti
                                 EXT_INT4:
0003e3 94f8                      	cli
                                 	//  
                                 	//PCF8574_Read $70, PCF8574_Data
0003e4 9478                      	sei
0003e5 9518                      reti
                                 EXT_INT5:
0003e6 94f8                      	cli
                                 	//  
                                 	//Disable_INT_Interrupt INT5
                                 	//PCF8575_Read $40, PCF8575_Data, PCF8575_Data + 1
                                 	//PCF8574_Read $70, PCF8574_Data
                                 
                                 	//Enable_INT_Interrupt INT5, FallingEdge
0003e7 9478                      	sei
0003e8 9518                      reti
                                 EXT_INT6:
0003e9 94f8                      	cli
                                 	//  
0003ea 9478                      	sei
0003eb 9518                      reti
                                 EXT_INT7:
0003ec 94f8                      	cli
                                 	//  
0003ed 9478                      	sei
0003ee 9518                      reti
                                 EXT_PCINT0:
0003ef 94f8                      	cli
                                 	//  
0003f0 9478                      	sei
0003f1 9518                      reti
                                 EXT_PCINT1:
0003f2 94f8                      	cli
                                 	//  
0003f3 9478                      	sei
0003f4 9518                      reti
                                 EXT_PCINT2:
0003f5 94f8                      	cli
                                 	//  
0003f6 9478                      	sei
0003f7 9508                      ret
                                 EXT_PCINT3:
0003f8 94f8                      	cli
                                 	//  
0003f9 9478                      	sei
0003fa 9518                      reti
                                 ////////////////////////////////////////////////////////////
                                 // LCD_SOF
                                 LCD_SOF:
0003fb 94f8                      	cli
                                 	//  
0003fc 9478                      	sei
0003fd 9518                      reti
                                 ////////////////////////////////////////////////////////////
                                 // SPI
                                 SPI_STC:
0003fe 94f8                      	cli
                                 	//  
0003ff 9478                      	sei
000400 9518                      reti
                                 ////////////////////////////////////////////////////////////
                                 // SPM_RDY
                                 SPM_RDY:
000401 94f8                      	cli
                                 	//  
000402 9478                      	sei
000403 9518                      reti
                                 ////////////////////////////////////////////////////////////
                                 // Timer 0
                                 TIM0_COMP:
000404 94f8                      	cli
                                 	//  
000405 9478                      	sei
000406 9518                      reti
                                 TIM0_COMPA:
000407 94f8                      	cli
                                 	//  
000408 9478                      	sei
000409 9518                      reti
                                 TIM0_COMPB:
00040a 94f8                      	cli
                                 	//  
00040b 9478                      	sei
00040c 9518                      reti
                                 TIM0_OVF:
00040d 94f8                      	cli
                                 	//  
00040e 9478                      	sei
00040f 9518                      reti
                                 ////////////////////////////////////////////////////////////
                                 // Timer 1
                                 TIM1_CAPT:
000410 94f8                      	cli
                                 	//  
000411 9478                      	sei
000412 9518                      reti
                                 TIM1_COMPA:
000413 94f8                      	cli
                                 	//  
000414 9478                      	sei
000415 9518                      reti
                                 TIM1_COMPB:
000416 94f8                      	cli
                                 	//  
000417 9478                      	sei
000418 9518                      reti
                                 TIM1_COMPC:
000419 94f8                      	cli
                                 	//  
00041a 9478                      	sei
00041b 9518                      reti
                                 TIM1_OVF:
00041c 94f8                      	cli
                                 	//  
00041d 9478                      	sei
00041e 9518                      reti
                                 ////////////////////////////////////////////////////////////
                                 // Timer 2
                                 TIM2_COMP:
00041f 94f8                      	cli
                                 	//  
000420 9478                      	sei
000421 9518                      reti
                                 TIM2_COMPA:
000422 94f8                      	cli
                                 	//  
000423 9478                      	sei
000424 9518                      reti
                                 TIM2_COMPB:
000425 94f8                      	cli
                                 	//  
000426 9478                      	sei
000427 9518                      reti
                                 TIM2_OVF:
000428 94f8                      	cli
                                 	//  
000429 9478                      	sei
00042a 9518                      reti
                                 ////////////////////////////////////////////////////////////
                                 //Timer 3
                                 TIM3_CAPT:
00042b 94f8                      	cli
                                 	//  
00042c 9478                      	sei
00042d 9518                      reti
                                 TIM3_COMPA:
00042e 94f8                      	cli
                                 	//  
00042f 9478                      	sei
000430 9518                      reti
                                 TIM3_COMPB:
000431 94f8                      	cli
                                 	//  
000432 9478                      	sei
000433 9518                      reti
                                 TIM3_COMPC:
000434 94f8                      	cli
                                 	//  
000435 9478                      	sei
000436 9518                      reti
                                 TIM3_OVF:
000437 94f8                      	cli
                                 	//  
000438 9478                      	sei
000439 9518                      reti
                                 ////////////////////////////////////////////////////////////
                                 // Timer 4
                                 TIM4_CAPT:
00043a 94f8                      	cli
                                 	//  
00043b 9478                      	sei
00043c 9518                      reti
                                 TIM4_COMPA:
00043d 94f8                      	cli
                                 	//  
00043e 9478                      	sei
00043f 9518                      reti
                                 TIM4_COMPB:
000440 94f8                      	cli
                                 	//  
000441 9478                      	sei
000442 9518                      reti
                                 TIM4_COMPC:
000443 94f8                      	cli
                                 	//  
000444 9478                      	sei
000445 9518                      reti
                                 TIM4_OVF:
000446 94f8                      	cli
                                 	//  
000447 9478                      	sei
000448 9518                      reti
                                 ////////////////////////////////////////////////////////////
                                 // Timer 5
                                 TIM5_CAPT:
000449 94f8                      	cli
                                 	//  
00044a 9478                      	sei
00044b 9518                      reti
                                 TIM5_COMPA:
00044c 94f8                      	cli
                                 	//  
00044d 9478                      	sei
00044e 9518                      reti
                                 TIM5_COMPB:
00044f 94f8                      	cli
                                 	//  
000450 9478                      	sei
000451 9518                      reti
                                 TIM5_COMPC:
000452 94f8                      	cli
                                 	//  
000453 9478                      	sei
000454 9518                      reti
                                 TIM5_OVF:
000455 94f8                      	cli
                                 	//  
000456 9478                      	sei
000457 9518                      reti
                                 ////////////////////////////////////////////////////////////
                                 // TWSI
                                 TWSI:
000458 94f8                      	cli
                                 	//  
000459 9478                      	sei
00045a 9518                      reti
                                 ////////////////////////////////////////////////////////////
                                 // USART
                                 USART0_RXC:
00045b 94f8                      	cli
                                 	//  
00045c 9478                      	sei
00045d 9518                      reti
                                 USART0_UDRE:
00045e 94f8                      	cli
                                 	//  
00045f 9478                      	sei
000460 9518                      reti
                                 USART0_TXC:
000461 94f8                      	cli
                                 	//  
000462 9478                      	sei
000463 9518                      reti
                                 USART1_RXC:
000464 94f8                      	cli
                                 	//  
000465 9478                      	sei
000466 9518                      reti
                                 USART1_UDRE:
000467 94f8                      	cli
                                 	//  
000468 9478                      	sei
000469 9518                      reti
                                 USART1_TXC:
00046a 94f8                      	cli
                                 	//  
00046b 9478                      	sei
00046c 9518                      reti
                                 USART2_RXC:
00046d 94f8                      	cli
                                 	//  
00046e 9478                      	sei
00046f 9518                      reti
                                 USART2_UDRE:
000470 94f8                      	cli
                                 	//  
000471 9478                      	sei
000472 9518                      reti
                                 USART2_TXC:
000473 94f8                      	cli
                                 	//  
000474 9478                      	sei
000475 9518                      reti
                                 
                                 USART3_RXC:
000476 94f8                      	cli
                                 	//  
000477 9478                      	sei
000478 9518                      reti
                                 USART3_UDRE:
000479 94f8                      	cli
                                 	//  
00047a 9478                      	sei
00047b 9518                      reti
                                 USART3_TXC:
00047c 94f8                      	cli
                                 	//  
00047d 9478                      	sei
00047e 9518                      reti
                                 ////////////////////////////////////////////////////////////
                                 //USI
                                 USI_STRT:
00047f 94f8                      	cli
                                 	//  
000480 9478                      	sei
000481 9518                      reti
                                 USI_OVFL:
000482 94f8                      	cli
                                 	//  
000483 9478                      	sei
000484 9518                      reti
                                 ////////////////////////////////////////////////////////////
                                 // WDT
                                 WDT:
000485 94f8                      	cli
                                 	//  
000486 9478                      	sei
000487 9518                      reti
                                 .include "Main/Modules_Inits.inc"
                                 
                                 	
                                 	#ifdef TWSI_Module
                                 	#endif
                                 
                                 	#ifdef HD44780U_Module
                                 	#endif
                                 
                                 	#ifdef USART_Module
                                 	#endif
                                 
                                 	#ifdef ADC_Module
                                 	#endif
                                 
                                 	#ifdef OneWire_Module
                                 		OneWire_init
                                 	#endif
                                 .endm
                                 	
                                 ///////////////////////////////////////////////////////////////////////
                                 Reset:
                                 .include "Reset.inc"
000488 ef0f
000489 bf0d
00048a e201
00048b bf0e                      
00048c 930f
00048d 9100 0224
00048f 6800
000490 9300 0224
000492 910f                      Modules_Inits
000493 9478                      sei
                                 
                                 
000494 e208                      ldi r16, $28
000495 930f
000496 e208
000497 9300 0200
000499 910f                      WRITE_BYTE ddd, $28
00049a 930f
00049b e300
00049c 9300 0201
00049e 910f                      WRITE_BYTE ddd + 1, $30
00049f 930f
0004a0 ec05
0004a1 9300 0202
0004a3 910f                      WRITE_BYTE ddd + 2, $c5
0004a4 930f
0004a5 eb08
0004a6 9300 0203
0004a8 910f                      WRITE_BYTE ddd + 3, $b8
0004a9 930f
0004aa e000
0004ab 9300 0204
0004ad 910f                      WRITE_BYTE ddd + 4, $00
0004ae 930f
0004af e000
0004b0 9300 0205
0004b2 910f                      WRITE_BYTE ddd + 5, $00
0004b3 930f
0004b4 e000
0004b5 9300 0206
0004b7 910f                      WRITE_BYTE ddd + 6, $00
0004b8 93ff
0004b9 93ef
0004ba 930f
0004bb 931f
0004bc 932f
0004bd 933f
0004be 935f
0004bf 936f
0004c0 e0f2
0004c1 e0e0
0004c2 e80c
0004c3 e017
0004c4 940e 0075
0004c6 9320 0208
0004c8 916f
0004c9 915f
0004ca 913f
0004cb 912f
0004cc 911f
0004cd 910f
0004ce 91ef
0004cf 91ff                      CRCCalculate ddd, $8c, 7
                                 //OneWire_ConvertTemperature
                                 ; HD44780U
                                 	//TWSI_START										;  START (  )
                                 	//ldi r16, TWSI_Address
                                 	//TWSI_SLA r16, 'W'
                                 	//HD44780U_LCD_Clear
                                 
                                 	//HD44780U_LCD_Clear
                                 	//HD44780U_Set_Cursor 3, 20
                                 	//HD44780U_Write_Symbol 'g'
                                 	//HD44780U_Write_Symbol 'W'
                                 	//HD44780U_Write_Symbol 'W'
                                 	//TWSI_STOP
                                 
                                 
                                 
                                 ; InternalInterrupts
                                 	//Enable_INT_Interrupt INT4, FallingEdge
                                 	//Enable_INT_Interrupt INT5, FallingEdge
                                 
                                 ; PCF8575
                                 	//ldi r16, $08
                                 	//ldi r17, $09
                                 	//PCF8575_Write $40, r16, r17
                                 
                                 ; PCF8574
                                 	//ldi r16, $7f
                                 	//PCF8574_Write $70, r16
                                 
                                 Proga:
                                 //  README 
                                 //  
                                 //PCF8575_Read $40
                                 	
0004d0 cfff                      rjmp Proga


RESOURCE USE INFORMATION
------------------------

Notice:
The register and instruction counts are symbol table hit counts,
and hence implicitly used resources are not counted, eg, the
'lpm' instruction without operands implicitly uses r0 and z,
none of which are counted.

x,y,z are separate entities in the symbol table and are
counted separately from r26..r31 here.

.dseg memory usage only counts static data declared with .byte

"ATmega2560" register use summary:
x  :   0 y  :   0 z  :   9 r0 :   0 r1 :   0 r2 :   0 r3 :   0 r4 :   0 
r5 :   0 r6 :   0 r7 :   0 r8 :   0 r9 :   0 r10:   0 r11:   0 r12:   0 
r13:   0 r14:   0 r15:   0 r16: 320 r17:  90 r18:  35 r19:  18 r20:  14 
r21:  10 r22:  10 r23:   0 r24:   0 r25:   0 r26:  11 r27:  11 r28:   0 
r29:   0 r30:  15 r31:  15 
Registers used: 12 out of 35 (34.3%)

"ATmega2560" instruction use summary:
.lds  :   0 .sts  :   0 adc   :   1 add   :   4 adiw  :   0 and   :   0 
andi  :   8 asr   :   0 bclr  :   0 bld   :   0 brbc  :   0 brbs  :   0 
brcc  :   0 brcs  :   0 break :   0 breq  :   2 brge  :   0 brhc  :   0 
brhs  :   0 brid  :   0 brie  :   0 brlo  :   1 brlt  :   2 brmi  :   3 
brne  :  19 brpl  :   0 brsh  :   1 brtc  :   0 brts  :   0 brvc  :   0 
brvs  :   0 bset  :   0 bst   :   0 call  :  54 cbi   :  12 cbr   :   4 
clc   :   1 clh   :   0 cli   :  68 cln   :   0 clr   :   6 cls   :   0 
clt   :   1 clv   :   0 clz   :   0 com   :   2 cp    :   2 cpc   :   0 
cpi   :   9 cpse  :   0 dec   :  13 eicall:   0 eijmp :   0 elpm  :   0 
eor   :   2 fmul  :   0 fmuls :   0 fmulsu:   0 icall :   0 ijmp  :   0 
in    :   7 inc   :   4 jmp   : 100 ld    :   5 ldd   :   0 ldi   :  69 
lds   :  46 lpm   :   2 lsl   :  12 lsr   :   2 mov   :   8 movw  :   0 
mul   :   0 muls  :   0 mulsu :   0 neg   :   0 nop   :   0 or    :   0 
ori   :   8 out   :   2 pop   : 101 push  : 101 rcall :  10 ret   :  45 
reti  :  61 rjmp  :   1 rol   :  12 ror   :   5 sbc   :   0 sbci  :   0 
sbi   :   8 sbic  :   2 sbis  :   1 sbiw  :   4 sbr   :   4 sbrc  :  25 
sbrs  :  12 sec   :   1 seh   :   0 sei   :  69 sen   :   0 ser   :   0 
ses   :   0 set   :   1 sev   :   0 sez   :   0 sleep :   0 spm   :   0 
st    :   3 std   :   0 sts   :  37 sub   :   3 subi  :   0 swap  :   3 
tst   :   0 wdr   :   0 
Instructions used: 55 out of 116 (47.4%)

"ATmega2560" memory use summary [bytes]:
Segment   Begin    End      Code   Data   Used    Size   Use%
---------------------------------------------------------------
[.cseg] 0x000000 0x0009a2   2450     16   2466  262144   0.9%
[.dseg] 0x000200 0x000229      0     41     41    8192   0.5%
[.eseg] 0x000000 0x000000      0      0      0    4096   0.0%

Assembly complete, 0 errors, 0 warnings
