<head>
  <style>
    .log { font-family: "Courier New", Consolas, monospace; font-size: 80%; }
    .test-failed { background-color: #ffaaaa; }
    .test-passed { background-color: #aaffaa; }
  </style>
</head>
<body>
<h3><a href="https://github.com/alainmarcel/uhdm-integration" target="_blank">verilator-uhdm</a></h3>
<pre class="test-failed">
description: Test imported from ivtest
rc: 255 (means success: 0)
should_fail: 1
tags: ivtest
incdirs: /tmpfs/src/github/sv-tests/third_party/tests/ivtest /tmpfs/src/github/sv-tests/third_party/tests/ivtest/ivltests
top_module: 
type: simulation
mode: simulation
files: <a href="../../../../third_party/tests/ivtest/ivltests/vhdl_real.v.html" target="file-frame">third_party/tests/ivtest/ivltests/vhdl_real.v</a>
defines: 
time_elapsed: 0.848s
ram usage: 32596 KB
</pre>
<pre class="log">

sh /tmpfs/tmp/tmphg3h4uqf/scr.sh --uhdm-ast -cc slpp_all/surelog.uhdm -Wno-fatal -Wno-UNOPTFLAT -Wno-BLKANDNBLK --top-module work_vhdl_real_testbench --Mdir vbuild --prefix Vtop --exe -o vmain vmain.cpp
+ surelog-uhdm -nopython -nobuiltin -parse -sverilog -I/tmpfs/src/github/sv-tests/third_party/tests/ivtest -I/tmpfs/src/github/sv-tests/third_party/tests/ivtest/ivltests <a href="../../../../third_party/tests/ivtest/ivltests/vhdl_real.v.html" target="file-frame">third_party/tests/ivtest/ivltests/vhdl_real.v</a>
[INF:CM0023] Creating log file ./slpp_all/surelog.log.

[WRN:PA0205] <a href="../../../../third_party/tests/ivtest/ivltests/vhdl_real.v.html#l-22" target="file-frame">third_party/tests/ivtest/ivltests/vhdl_real.v:22</a>: No timescale set for &#34;vhdl_real_testbench&#34;.

[INF:CP0300] Compilation...

[INF:CP0303] <a href="../../../../third_party/tests/ivtest/ivltests/vhdl_real.v.html#l-22" target="file-frame">third_party/tests/ivtest/ivltests/vhdl_real.v:22</a>: Compile module &#34;work@vhdl_real_testbench&#34;.

[INF:EL0526] Design Elaboration...

[NTE:EL0503] <a href="../../../../third_party/tests/ivtest/ivltests/vhdl_real.v.html#l-22" target="file-frame">third_party/tests/ivtest/ivltests/vhdl_real.v:22</a>: Top level module &#34;work@vhdl_real_testbench&#34;.

[WRN:EL0500] <a href="../../../../third_party/tests/ivtest/ivltests/vhdl_real.v.html#l-23" target="file-frame">third_party/tests/ivtest/ivltests/vhdl_real.v:23</a>: Cannot find a module definition for &#34;work@vhdl_real_testbench::vhdl_real&#34;.

[NTE:EL0508] Nb Top level modules: 1.

[NTE:EL0509] Max instance depth: 2.

[NTE:EL0510] Nb instances: 2.

[NTE:EL0511] Nb leaf instances: 1.

[WRN:EL0512] Nb undefined modules: 1.

[WRN:EL0513] Nb undefined instances: 1.

[  FATAL] : 0
[ SYNTAX] : 0
[  ERROR] : 0
[WARNING] : 4
[   NOTE] : 5
+ verilator-uhdm --uhdm-ast -cc slpp_all/surelog.uhdm -Wno-fatal -Wno-UNOPTFLAT -Wno-BLKANDNBLK --top-module work_vhdl_real_testbench --Mdir vbuild --prefix Vtop --exe -o vmain vmain.cpp
design: (work@vhdl_real_testbench), id:53
|vpiName:work@vhdl_real_testbench
|uhdmallPackages:
\_package: builtin, id:54, parent:work@vhdl_real_testbench
  |vpiDefName:builtin
  |vpiFullName:builtin
|uhdmallClasses:
\_class_defn: (builtin::array), id:55
  |vpiName:builtin::array
  |vpiFullName:builtin.builtin::array
|uhdmallClasses:
\_class_defn: (builtin::queue), id:56
  |vpiName:builtin::queue
  |vpiFullName:builtin.builtin::queue
|uhdmallClasses:
\_class_defn: (builtin::string), id:57
  |vpiName:builtin::string
  |vpiFullName:builtin.builtin::string
|uhdmallClasses:
\_class_defn: (builtin::system), id:58
  |vpiName:builtin::system
  |vpiFullName:builtin.builtin::system
|uhdmallModules:
\_module: work@vhdl_real_testbench, id:59, file:<a href="../../../../third_party/tests/ivtest/ivltests/vhdl_real.v.html" target="file-frame">third_party/tests/ivtest/ivltests/vhdl_real.v</a>, line:22, parent:work@vhdl_real_testbench
  |vpiDefName:work@vhdl_real_testbench
  |vpiFullName:work@vhdl_real_testbench
  |vpiProcess:
  \_initial: , id:0
    |vpiStmt:
    \_begin: , id:1, line:25
      |vpiFullName:work@vhdl_real_testbench
      |vpiStmt:
      \_if_stmt: , id:5, line:27
        |vpiCondition:
        \_operation: , id:3, line:27
          |vpiOpType:15
          |vpiOperand:
          \_ref_obj: (dut.c), id:2, line:27
            |vpiName:dut.c
            |vpiFullName:work@vhdl_real_testbench.dut.c
          |vpiOperand:
          \_constant: , id:4, line:27
            |vpiConstType:2
            |REAL:1111.000000
        |vpiStmt:
        \_begin: , id:6, line:27
          |vpiFullName:work@vhdl_real_testbench
          |vpiStmt:
          \_sys_func_call: ($display), id:7, line:28
            |vpiName:$display
            |vpiArgument:
            \_constant: , id:8, line:28
              |vpiConstType:6
              |vpiSize:8
              |STRING:&#34;FAILED&#34;
          |vpiStmt:
          \_sys_func_call: ($finish), id:9, line:29
            |vpiName:$finish
      |vpiStmt:
      \_if_stmt: , id:13, line:32
        |vpiCondition:
        \_operation: , id:11, line:32
          |vpiOpType:15
          |vpiOperand:
          \_ref_obj: (dut.e), id:10, line:32
            |vpiName:dut.e
            |vpiFullName:work@vhdl_real_testbench.dut.e
          |vpiOperand:
          \_constant: , id:12, line:32
            |vpiConstType:2
            |REAL:1135.000000
        |vpiStmt:
        \_begin: , id:14, line:32
          |vpiFullName:work@vhdl_real_testbench
          |vpiStmt:
          \_sys_func_call: ($display), id:15, line:33
            |vpiName:$display
            |vpiArgument:
            \_constant: , id:16, line:33
              |vpiConstType:6
              |vpiSize:8
              |STRING:&#34;FAILED&#34;
          |vpiStmt:
          \_sys_func_call: ($finish), id:17, line:34
            |vpiName:$finish
      |vpiStmt:
      \_if_stmt: , id:21, line:37
        |vpiCondition:
        \_operation: , id:19, line:37
          |vpiOpType:15
          |vpiOperand:
          \_ref_obj: (dut.a), id:18, line:37
            |vpiName:dut.a
            |vpiFullName:work@vhdl_real_testbench.dut.a
          |vpiOperand:
          \_constant: , id:20, line:37
            |vpiConstType:2
            |REAL:1.000000
        |vpiStmt:
        \_begin: , id:22, line:37
          |vpiFullName:work@vhdl_real_testbench
          |vpiStmt:
          \_sys_func_call: ($display), id:23, line:38
            |vpiName:$display
            |vpiArgument:
            \_constant: , id:24, line:38
              |vpiConstType:6
              |vpiSize:8
              |STRING:&#34;FAILED&#34;
          |vpiStmt:
          \_sys_func_call: ($finish), id:25, line:39
            |vpiName:$finish
      |vpiStmt:
      \_if_stmt: , id:29, line:42
        |vpiCondition:
        \_operation: , id:27, line:42
          |vpiOpType:15
          |vpiOperand:
          \_ref_obj: (dut.b), id:26, line:42
            |vpiName:dut.b
            |vpiFullName:work@vhdl_real_testbench.dut.b
          |vpiOperand:
          \_constant: , id:28, line:42
            |vpiConstType:2
            |REAL:32.000000
        |vpiStmt:
        \_begin: , id:30, line:42
          |vpiFullName:work@vhdl_real_testbench
          |vpiStmt:
          \_sys_func_call: ($display), id:31, line:43
            |vpiName:$display
            |vpiArgument:
            \_constant: , id:32, line:43
              |vpiConstType:6
              |vpiSize:8
              |STRING:&#34;FAILED&#34;
          |vpiStmt:
          \_sys_func_call: ($finish), id:33, line:44
            |vpiName:$finish
      |vpiStmt:
      \_if_stmt: , id:37, line:47
        |vpiCondition:
        \_operation: , id:35, line:47
          |vpiOpType:15
          |vpiOperand:
          \_ref_obj: (dut.exp), id:34, line:47
            |vpiName:dut.exp
            |vpiFullName:work@vhdl_real_testbench.dut.exp
          |vpiOperand:
          \_constant: , id:36, line:47
            |vpiConstType:2
            |REAL:2.000000
        |vpiStmt:
        \_begin: , id:38, line:47
          |vpiFullName:work@vhdl_real_testbench
          |vpiStmt:
          \_sys_func_call: ($display), id:39, line:48
            |vpiName:$display
            |vpiArgument:
            \_constant: , id:40, line:48
              |vpiConstType:6
              |vpiSize:8
              |STRING:&#34;FAILED&#34;
          |vpiStmt:
          \_sys_func_call: ($finish), id:41, line:49
            |vpiName:$finish
      |vpiStmt:
      \_delay_control: , id:42, line:52
        |#10
      |vpiStmt:
      \_if_stmt: , id:46, line:53
        |vpiCondition:
        \_operation: , id:44, line:53
          |vpiOpType:15
          |vpiOperand:
          \_ref_obj: (dut.no_init), id:43, line:53
            |vpiName:dut.no_init
            |vpiFullName:work@vhdl_real_testbench.dut.no_init
          |vpiOperand:
          \_constant: , id:45, line:53
            |vpiConstType:2
            |REAL:33.000000
        |vpiStmt:
        \_begin: , id:47, line:53
          |vpiFullName:work@vhdl_real_testbench
          |vpiStmt:
          \_sys_func_call: ($display), id:48, line:54
            |vpiName:$display
            |vpiArgument:
            \_constant: , id:49, line:54
              |vpiConstType:6
              |vpiSize:8
              |STRING:&#34;FAILED&#34;
          |vpiStmt:
          \_sys_func_call: ($finish), id:50, line:55
            |vpiName:$finish
      |vpiStmt:
      \_sys_func_call: ($display), id:51, line:58
        |vpiName:$display
        |vpiArgument:
        \_constant: , id:52, line:58
          |vpiConstType:6
          |vpiSize:8
          |STRING:&#34;PASSED&#34;
|uhdmtopModules:
\_module: work@vhdl_real_testbench (work@vhdl_real_testbench), id:60, file:<a href="../../../../third_party/tests/ivtest/ivltests/vhdl_real.v.html" target="file-frame">third_party/tests/ivtest/ivltests/vhdl_real.v</a>, line:22
  |vpiDefName:work@vhdl_real_testbench
  |vpiName:work@vhdl_real_testbench
  |vpiModule:
  \_module: work@vhdl_real_testbench::vhdl_real (dut), id:61, file:<a href="../../../../third_party/tests/ivtest/ivltests/vhdl_real.v.html" target="file-frame">third_party/tests/ivtest/ivltests/vhdl_real.v</a>, line:23, parent:work@vhdl_real_testbench
    |vpiDefName:work@vhdl_real_testbench::vhdl_real
    |vpiName:dut
    |vpiFullName:work@vhdl_real_testbench.dut
    |vpiInstance:
    \_module: work@vhdl_real_testbench (work@vhdl_real_testbench), id:60, file:<a href="../../../../third_party/tests/ivtest/ivltests/vhdl_real.v.html" target="file-frame">third_party/tests/ivtest/ivltests/vhdl_real.v</a>, line:22
    |vpiModule:
    \_module: work@vhdl_real_testbench (work@vhdl_real_testbench), id:60, file:<a href="../../../../third_party/tests/ivtest/ivltests/vhdl_real.v.html" target="file-frame">third_party/tests/ivtest/ivltests/vhdl_real.v</a>, line:22

Object: work_vhdl_real_testbench of type 32 @ 22
Object:  of type 24 @ 0
Object: work_vhdl_real_testbench of type 4 @ 25
Object:  of type 22 @ 27
Object:  of type 39 @ 27
Object: dut.c of type 608 @ 27
Object:  of type 7 @ 27
%Error: Verilator internal fault, sorry.  Consider trying --debug --gdbbt
%Error: Command Failed /home/kbuilder/miniconda/envs/sv-test-env/bin/verilator_bin-uhdm --uhdm-ast -cc slpp_all/surelog.uhdm -Wno-fatal -Wno-UNOPTFLAT -Wno-BLKANDNBLK --top-module work_vhdl_real_testbench --Mdir vbuild --prefix Vtop --exe -o vmain vmain.cpp
+ exit 255

</pre>
</body>