// Seed: 1378232116
module module_0 (
    id_1,
    id_2
);
  input wire id_2;
  input wire id_1;
  assign id_3 = 1;
  uwire id_4 = 1;
  assign module_1.id_8 = 0;
  assign id_4 = 1'd0;
  logic [7:0][1 'h0] id_5 = 1;
  assign id_3 = id_4;
  wand id_6 = id_5;
  wor  id_7, id_8 = id_7;
  tri0 id_9 = |id_7;
  always $display;
  assign id_9 = 1;
  id_10(
      id_6
  );
  assign id_4 = 1;
  id_11(
      {id_2}, 1
  );
  wire id_12;
endmodule
module module_1 (
    input tri id_0,
    input tri id_1,
    output wor id_2,
    input wire id_3,
    input supply0 id_4,
    input tri id_5,
    input wor id_6,
    input tri0 id_7,
    output supply1 id_8
);
  assign id_2 = ~1;
  wire id_10;
  module_0 modCall_1 (
      id_10,
      id_10
  );
endmodule
