Module name: hps_sdram. Module specification: The hps_sdram module is a DDR3 SDRAM memory controller for a Hard Processor System (HPS). It manages memory interface signals, timing, and control for DDR3 SDRAM operations. The module has input ports for clock (pll_ref_clk), reset signals (global_reset_n, soft_reset_n), and on-chip termination calibration (oct_rzqin). Output ports include memory address and control signals (mem_a, mem_ba, mem_ck, mem_ck_n, mem_cke, mem_cs_n, mem_dm, mem_ras_n, mem_cas_n, mem_we_n, mem_reset_n, mem_odt), while bidirectional ports handle data and strobe signals (mem_dq, mem_