
==========================================================================
detailed place report_tns
--------------------------------------------------------------------------
tns -16.71

==========================================================================
detailed place report_wns
--------------------------------------------------------------------------
wns -0.20

==========================================================================
detailed place report_worst_slack
--------------------------------------------------------------------------
worst slack -0.20

==========================================================================
detailed place report_checks -path_delay min
--------------------------------------------------------------------------
Startpoint: u0.u1.d[5]$_DFF_P_ (rising edge-triggered flip-flop clocked by clk)
Endpoint: u0.w[1][21]$_DFF_P_ (rising edge-triggered flip-flop clocked by clk)
Path Group: clk
Path Type: min

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                  0.00    0.00    0.00   clock clk (rise edge)
                          0.00    0.00   clock network delay (ideal)
                  0.00    0.00    0.00 ^ u0.u1.d[5]$_DFF_P_/CK (DFF_X1)
     1    2.33    0.01    0.06    0.06 ^ u0.u1.d[5]$_DFF_P_/QN (DFF_X1)
                                         _00429_ (net)
                  0.01    0.00    0.06 ^ _15933_/A (XOR2_X1)
     2    3.99    0.01    0.02    0.08 v _15933_/Z (XOR2_X1)
                                         _06764_ (net)
                  0.01    0.00    0.08 v _16026_/B1 (AOI21_X1)
     1    1.35    0.01    0.03    0.11 ^ _16026_/ZN (AOI21_X1)
                                         _00334_ (net)
                  0.01    0.00    0.11 ^ u0.w[1][21]$_DFF_P_/D (DFF_X1)
                                  0.11   data arrival time

                  0.00    0.00    0.00   clock clk (rise edge)
                          0.00    0.00   clock network delay (ideal)
                          0.00    0.00   clock reconvergence pessimism
                                  0.00 ^ u0.w[1][21]$_DFF_P_/CK (DFF_X1)
                          0.01    0.01   library hold time
                                  0.01   data required time
-----------------------------------------------------------------------------
                                  0.01   data required time
                                 -0.11   data arrival time
-----------------------------------------------------------------------------
                                  0.10   slack (MET)



==========================================================================
detailed place report_checks -path_delay max
--------------------------------------------------------------------------
Startpoint: ld_r$_DFF_P_ (rising edge-triggered flip-flop clocked by clk)
Endpoint: sa21_sr[0]$_DFF_P_ (rising edge-triggered flip-flop clocked by clk)
Path Group: clk
Path Type: max

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                  0.00    0.00    0.00   clock clk (rise edge)
                          0.00    0.00   clock network delay (ideal)
                  0.00    0.00    0.00 ^ ld_r$_DFF_P_/CK (DFF_X1)
     1    7.41    0.02    0.10    0.10 ^ ld_r$_DFF_P_/Q (DFF_X1)
                                         ld_r (net)
                  0.02    0.00    0.10 ^ _18258_/A (BUF_X4)
     5   20.53    0.01    0.03    0.13 ^ _18258_/Z (BUF_X4)
                                         _08970_ (net)
                  0.01    0.00    0.13 ^ _18280_/A (BUF_X4)
    10   36.25    0.02    0.04    0.17 ^ _18280_/Z (BUF_X4)
                                         _08992_ (net)
                  0.02    0.00    0.17 ^ _18304_/A (BUF_X4)
    10   33.36    0.02    0.04    0.21 ^ _18304_/Z (BUF_X4)
                                         _09015_ (net)
                  0.02    0.00    0.21 ^ _18395_/A (BUF_X8)
    10   41.74    0.01    0.03    0.24 ^ _18395_/Z (BUF_X8)
                                         _09102_ (net)
                  0.01    0.00    0.24 ^ _18396_/A (BUF_X2)
    10   31.55    0.04    0.06    0.30 ^ _18396_/Z (BUF_X2)
                                         _09103_ (net)
                  0.04    0.00    0.30 ^ _18428_/A (BUF_X2)
    10   37.01    0.04    0.06    0.37 ^ _18428_/Z (BUF_X2)
                                         _09135_ (net)
                  0.04    0.01    0.38 ^ _25924_/A2 (NAND3_X1)
     1    1.65    0.02    0.03    0.40 v _25924_/ZN (NAND3_X1)
                                         _02933_ (net)
                  0.02    0.00    0.40 v _25926_/A (OAI21_X1)
     1    3.43    0.03    0.03    0.43 ^ _25926_/ZN (OAI21_X1)
                                         _02935_ (net)
                  0.03    0.00    0.43 ^ _25927_/A2 (NOR2_X2)
     4   10.22    0.01    0.02    0.45 v _25927_/ZN (NOR2_X2)
                                         _02936_ (net)
                  0.01    0.00    0.45 v _25928_/A (INV_X1)
     3    5.56    0.01    0.02    0.48 ^ _25928_/ZN (INV_X1)
                                         _02937_ (net)
                  0.01    0.00    0.48 ^ _25929_/A (BUF_X2)
    10   23.49    0.03    0.05    0.52 ^ _25929_/Z (BUF_X2)
                                         _02938_ (net)
                  0.03    0.00    0.53 ^ _25930_/A (BUF_X8)
    17   50.53    0.02    0.04    0.56 ^ _25930_/Z (BUF_X8)
                                         _15164_ (net)
                  0.02    0.00    0.56 ^ _29757_/B (HA_X1)
    10   22.76    0.05    0.08    0.65 ^ _29757_/CO (HA_X1)
                                         _15165_ (net)
                  0.05    0.00    0.65 ^ _26094_/A (INV_X1)
     6   13.66    0.02    0.04    0.69 v _26094_/ZN (INV_X1)
                                         _03098_ (net)
                  0.02    0.00    0.69 v _26095_/A (AOI21_X2)
     6   13.04    0.04    0.07    0.76 ^ _26095_/ZN (AOI21_X2)
                                         _03099_ (net)
                  0.04    0.00    0.76 ^ _26097_/A1 (OR2_X1)
     2    4.12    0.01    0.04    0.79 ^ _26097_/ZN (OR2_X1)
                                         _03101_ (net)
                  0.01    0.00    0.79 ^ _26101_/B1 (OAI221_X1)
     1    1.02    0.02    0.03    0.82 v _26101_/ZN (OAI221_X1)
                                         _03105_ (net)
                  0.02    0.00    0.82 v _26102_/A3 (AND3_X1)
     1    2.94    0.01    0.04    0.87 v _26102_/ZN (AND3_X1)
                                         _03106_ (net)
                  0.01    0.00    0.87 v _26121_/B1 (OAI21_X1)
     1    2.70    0.02    0.03    0.90 ^ _26121_/ZN (OAI21_X1)
                                         _03125_ (net)
                  0.02    0.00    0.90 ^ _26175_/A2 (NAND4_X1)
     1   10.98    0.04    0.07    0.96 v _26175_/ZN (NAND4_X1)
                                         _00120_ (net)
                  0.04    0.00    0.97 v sa21_sr[0]$_DFF_P_/D (DFF_X1)
                                  0.97   data arrival time

                  0.00    0.82    0.82   clock clk (rise edge)
                          0.00    0.82   clock network delay (ideal)
                          0.00    0.82   clock reconvergence pessimism
                                  0.82 ^ sa21_sr[0]$_DFF_P_/CK (DFF_X1)
                         -0.05    0.77   library setup time
                                  0.77   data required time
-----------------------------------------------------------------------------
                                  0.77   data required time
                                 -0.97   data arrival time
-----------------------------------------------------------------------------
                                 -0.20   slack (VIOLATED)



==========================================================================
detailed place report_checks -unconstrained
--------------------------------------------------------------------------
Startpoint: ld_r$_DFF_P_ (rising edge-triggered flip-flop clocked by clk)
Endpoint: sa21_sr[0]$_DFF_P_ (rising edge-triggered flip-flop clocked by clk)
Path Group: clk
Path Type: max

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                  0.00    0.00    0.00   clock clk (rise edge)
                          0.00    0.00   clock network delay (ideal)
                  0.00    0.00    0.00 ^ ld_r$_DFF_P_/CK (DFF_X1)
     1    7.41    0.02    0.10    0.10 ^ ld_r$_DFF_P_/Q (DFF_X1)
                                         ld_r (net)
                  0.02    0.00    0.10 ^ _18258_/A (BUF_X4)
     5   20.53    0.01    0.03    0.13 ^ _18258_/Z (BUF_X4)
                                         _08970_ (net)
                  0.01    0.00    0.13 ^ _18280_/A (BUF_X4)
    10   36.25    0.02    0.04    0.17 ^ _18280_/Z (BUF_X4)
                                         _08992_ (net)
                  0.02    0.00    0.17 ^ _18304_/A (BUF_X4)
    10   33.36    0.02    0.04    0.21 ^ _18304_/Z (BUF_X4)
                                         _09015_ (net)
                  0.02    0.00    0.21 ^ _18395_/A (BUF_X8)
    10   41.74    0.01    0.03    0.24 ^ _18395_/Z (BUF_X8)
                                         _09102_ (net)
                  0.01    0.00    0.24 ^ _18396_/A (BUF_X2)
    10   31.55    0.04    0.06    0.30 ^ _18396_/Z (BUF_X2)
                                         _09103_ (net)
                  0.04    0.00    0.30 ^ _18428_/A (BUF_X2)
    10   37.01    0.04    0.06    0.37 ^ _18428_/Z (BUF_X2)
                                         _09135_ (net)
                  0.04    0.01    0.38 ^ _25924_/A2 (NAND3_X1)
     1    1.65    0.02    0.03    0.40 v _25924_/ZN (NAND3_X1)
                                         _02933_ (net)
                  0.02    0.00    0.40 v _25926_/A (OAI21_X1)
     1    3.43    0.03    0.03    0.43 ^ _25926_/ZN (OAI21_X1)
                                         _02935_ (net)
                  0.03    0.00    0.43 ^ _25927_/A2 (NOR2_X2)
     4   10.22    0.01    0.02    0.45 v _25927_/ZN (NOR2_X2)
                                         _02936_ (net)
                  0.01    0.00    0.45 v _25928_/A (INV_X1)
     3    5.56    0.01    0.02    0.48 ^ _25928_/ZN (INV_X1)
                                         _02937_ (net)
                  0.01    0.00    0.48 ^ _25929_/A (BUF_X2)
    10   23.49    0.03    0.05    0.52 ^ _25929_/Z (BUF_X2)
                                         _02938_ (net)
                  0.03    0.00    0.53 ^ _25930_/A (BUF_X8)
    17   50.53    0.02    0.04    0.56 ^ _25930_/Z (BUF_X8)
                                         _15164_ (net)
                  0.02    0.00    0.56 ^ _29757_/B (HA_X1)
    10   22.76    0.05    0.08    0.65 ^ _29757_/CO (HA_X1)
                                         _15165_ (net)
                  0.05    0.00    0.65 ^ _26094_/A (INV_X1)
     6   13.66    0.02    0.04    0.69 v _26094_/ZN (INV_X1)
                                         _03098_ (net)
                  0.02    0.00    0.69 v _26095_/A (AOI21_X2)
     6   13.04    0.04    0.07    0.76 ^ _26095_/ZN (AOI21_X2)
                                         _03099_ (net)
                  0.04    0.00    0.76 ^ _26097_/A1 (OR2_X1)
     2    4.12    0.01    0.04    0.79 ^ _26097_/ZN (OR2_X1)
                                         _03101_ (net)
                  0.01    0.00    0.79 ^ _26101_/B1 (OAI221_X1)
     1    1.02    0.02    0.03    0.82 v _26101_/ZN (OAI221_X1)
                                         _03105_ (net)
                  0.02    0.00    0.82 v _26102_/A3 (AND3_X1)
     1    2.94    0.01    0.04    0.87 v _26102_/ZN (AND3_X1)
                                         _03106_ (net)
                  0.01    0.00    0.87 v _26121_/B1 (OAI21_X1)
     1    2.70    0.02    0.03    0.90 ^ _26121_/ZN (OAI21_X1)
                                         _03125_ (net)
                  0.02    0.00    0.90 ^ _26175_/A2 (NAND4_X1)
     1   10.98    0.04    0.07    0.96 v _26175_/ZN (NAND4_X1)
                                         _00120_ (net)
                  0.04    0.00    0.97 v sa21_sr[0]$_DFF_P_/D (DFF_X1)
                                  0.97   data arrival time

                  0.00    0.82    0.82   clock clk (rise edge)
                          0.00    0.82   clock network delay (ideal)
                          0.00    0.82   clock reconvergence pessimism
                                  0.82 ^ sa21_sr[0]$_DFF_P_/CK (DFF_X1)
                         -0.05    0.77   library setup time
                                  0.77   data required time
-----------------------------------------------------------------------------
                                  0.77   data required time
                                 -0.97   data arrival time
-----------------------------------------------------------------------------
                                 -0.20   slack (VIOLATED)



==========================================================================
detailed place report_check_types -max_slew -max_cap -max_fanout -violators
--------------------------------------------------------------------------
max capacitance

Pin                                    Limit     Cap   Slack
------------------------------------------------------------
_21354_/ZN                             31.74   34.39   -2.65 (VIOLATED)
_28807_/ZN                             16.02   17.41   -1.39 (VIOLATED)
_17290_/ZN                             10.47   11.44   -0.96 (VIOLATED)


==========================================================================
detailed place max_slew_check_slack
--------------------------------------------------------------------------
0.06573121249675751

==========================================================================
detailed place max_slew_check_limit
--------------------------------------------------------------------------
0.1985349953174591

==========================================================================
detailed place max_slew_check_slack_limit
--------------------------------------------------------------------------
0.3311

==========================================================================
detailed place max_fanout_check_slack
--------------------------------------------------------------------------
1.0000000150474662e+30

==========================================================================
detailed place max_fanout_check_limit
--------------------------------------------------------------------------
1.0000000150474662e+30

==========================================================================
detailed place max_capacitance_check_slack
--------------------------------------------------------------------------
-2.6486618518829346

==========================================================================
detailed place max_capacitance_check_limit
--------------------------------------------------------------------------
31.738300323486328

==========================================================================
detailed place max_capacitance_check_slack_limit
--------------------------------------------------------------------------
-0.0835

==========================================================================
detailed place max_slew_violation_count
--------------------------------------------------------------------------
max slew violation count 0

==========================================================================
detailed place max_fanout_violation_count
--------------------------------------------------------------------------
max fanout violation count 0

==========================================================================
detailed place max_cap_violation_count
--------------------------------------------------------------------------
max cap violation count 3

==========================================================================
detailed place setup_violation_count
--------------------------------------------------------------------------
setup violation count 160

==========================================================================
detailed place hold_violation_count
--------------------------------------------------------------------------
hold violation count 0

==========================================================================
detailed place report_checks -path_delay max reg to reg
--------------------------------------------------------------------------
Startpoint: ld_r$_DFF_P_ (rising edge-triggered flip-flop clocked by clk)
Endpoint: sa21_sr[0]$_DFF_P_ (rising edge-triggered flip-flop clocked by clk)
Path Group: clk
Path Type: max

  Delay    Time   Description
---------------------------------------------------------
   0.00    0.00   clock clk (rise edge)
   0.00    0.00   clock network delay (ideal)
   0.00    0.00 ^ ld_r$_DFF_P_/CK (DFF_X1)
   0.10    0.10 ^ ld_r$_DFF_P_/Q (DFF_X1)
   0.03    0.13 ^ _18258_/Z (BUF_X4)
   0.04    0.17 ^ _18280_/Z (BUF_X4)
   0.04    0.21 ^ _18304_/Z (BUF_X4)
   0.03    0.24 ^ _18395_/Z (BUF_X8)
   0.06    0.30 ^ _18396_/Z (BUF_X2)
   0.07    0.37 ^ _18428_/Z (BUF_X2)
   0.04    0.40 v _25924_/ZN (NAND3_X1)
   0.03    0.43 ^ _25926_/ZN (OAI21_X1)
   0.02    0.45 v _25927_/ZN (NOR2_X2)
   0.02    0.48 ^ _25928_/ZN (INV_X1)
   0.05    0.52 ^ _25929_/Z (BUF_X2)
   0.04    0.56 ^ _25930_/Z (BUF_X8)
   0.09    0.65 ^ _29757_/CO (HA_X1)
   0.04    0.69 v _26094_/ZN (INV_X1)
   0.07    0.76 ^ _26095_/ZN (AOI21_X2)
   0.04    0.79 ^ _26097_/ZN (OR2_X1)
   0.03    0.82 v _26101_/ZN (OAI221_X1)
   0.04    0.87 v _26102_/ZN (AND3_X1)
   0.03    0.90 ^ _26121_/ZN (OAI21_X1)
   0.07    0.96 v _26175_/ZN (NAND4_X1)
   0.00    0.97 v sa21_sr[0]$_DFF_P_/D (DFF_X1)
           0.97   data arrival time

   0.82    0.82   clock clk (rise edge)
   0.00    0.82   clock network delay (ideal)
   0.00    0.82   clock reconvergence pessimism
           0.82 ^ sa21_sr[0]$_DFF_P_/CK (DFF_X1)
  -0.05    0.77   library setup time
           0.77   data required time
---------------------------------------------------------
           0.77   data required time
          -0.97   data arrival time
---------------------------------------------------------
          -0.20   slack (VIOLATED)



==========================================================================
detailed place report_checks -path_delay min reg to reg
--------------------------------------------------------------------------
Startpoint: u0.u1.d[5]$_DFF_P_ (rising edge-triggered flip-flop clocked by clk)
Endpoint: u0.w[1][21]$_DFF_P_ (rising edge-triggered flip-flop clocked by clk)
Path Group: clk
Path Type: min

  Delay    Time   Description
---------------------------------------------------------
   0.00    0.00   clock clk (rise edge)
   0.00    0.00   clock network delay (ideal)
   0.00    0.00 ^ u0.u1.d[5]$_DFF_P_/CK (DFF_X1)
   0.06    0.06 ^ u0.u1.d[5]$_DFF_P_/QN (DFF_X1)
   0.02    0.08 v _15933_/Z (XOR2_X1)
   0.03    0.11 ^ _16026_/ZN (AOI21_X1)
   0.00    0.11 ^ u0.w[1][21]$_DFF_P_/D (DFF_X1)
           0.11   data arrival time

   0.00    0.00   clock clk (rise edge)
   0.00    0.00   clock network delay (ideal)
   0.00    0.00   clock reconvergence pessimism
           0.00 ^ u0.w[1][21]$_DFF_P_/CK (DFF_X1)
   0.01    0.01   library hold time
           0.01   data required time
---------------------------------------------------------
           0.01   data required time
          -0.11   data arrival time
---------------------------------------------------------
           0.10   slack (MET)



==========================================================================
detailed place critical path target clock latency max path
--------------------------------------------------------------------------
0.0000

==========================================================================
detailed place critical path target clock latency min path
--------------------------------------------------------------------------
0.0000

==========================================================================
detailed place critical path source clock latency min path
--------------------------------------------------------------------------
0.0000

==========================================================================
detailed place critical path delay
--------------------------------------------------------------------------
0.9661

==========================================================================
detailed place critical path slack
--------------------------------------------------------------------------
-0.2011

==========================================================================
detailed place slack div critical path delay
--------------------------------------------------------------------------
-20.815651

==========================================================================
detailed place report_power
--------------------------------------------------------------------------
Group                  Internal  Switching    Leakage      Total
                          Power      Power      Power      Power (Watts)
----------------------------------------------------------------
Sequential             9.23e-03   1.12e-03   4.44e-05   1.04e-02   2.9%
Combinational          1.67e-01   1.79e-01   5.07e-04   3.46e-01  97.1%
Clock                  0.00e+00   0.00e+00   0.00e+00   0.00e+00   0.0%
Macro                  0.00e+00   0.00e+00   0.00e+00   0.00e+00   0.0%
Pad                    0.00e+00   0.00e+00   0.00e+00   0.00e+00   0.0%
----------------------------------------------------------------
Total                  1.76e-01   1.80e-01   5.51e-04   3.57e-01 100.0%
                          49.3%      50.5%       0.2%
