5 12 101 47 *
8 /Users/trevorw/projects/covered/diags/verilog -t main -vcd fsm5.1.vcd -o fsm5.1.cdd -y lib -v fsm5.1.v -F main=state[2:1],next_state -D DUMP
3 0 $root "$root" NA 0 0 1
3 0 main "main" fsm5.1.v 1 60 1
2 1 17 110015 2f 1 100c 0 0 1 1 clock
2 2 17 90015 47 27 100a 1 0 1 18 0 1 0 0 0 0
2 3 17 580061 1 32 1004 0 0 2 1 STATE_IDLE
2 4 17 4a0053 4 1 100c 0 0 2 1 next_state
2 5 17 4a0061 5 15 114c 3 4 1 18 0 1 1 1 0 0
2 6 17 3e0047 4 1 100c 0 0 2 1 next_state
2 7 17 3e0062 5 31 124c 5 6 3 18 0 7 7 7 0 0
2 8 17 3d0063 5 26 100c 7 0 3 18 0 7 7 7 0 0
2 9 17 350038 1 0 21004 0 0 1 16 0 0
2 10 17 2a0033 1 32 1004 0 0 2 1 STATE_IDLE
2 11 17 2a0038 1 31 1044 9 10 3 18 0 7 7 0 0 0
2 12 17 290039 1 26 1004 11 0 3 18 0 7 7 0 0 0
2 13 17 210039 6 1a 10cc 8 12 3 18 0 7 7 7 0 0
2 14 17 210025 2 1 100c 0 0 1 1 reset
2 15 17 210063 6 19 100c 13 14 3 18 0 7 7 7 0 0
2 16 17 18001c 0 1 1410 0 0 3 1 state
2 17 17 180063 17 38 e 15 16
2 18 19 230026 3 1 100c 0 0 1 1 tail
2 19 19 230026 3 29 1008 18 0 1 18 0 1 0 0 0 0
2 20 19 1a001e 3 1 100c 0 0 1 1 valid
2 21 19 1a001e 3 29 1008 20 0 1 18 0 1 0 0 0 0
2 22 19 120015 3 1 100c 0 0 1 1 head
2 23 19 120015 3 29 1008 22 0 1 18 0 1 0 0 0 0
2 24 19 9000d 4 1 100c 0 0 3 1 state
2 25 19 9000d 4 29 1008 24 0 1 18 0 1 0 0 0 0
2 26 19 90015 6 2b 1008 23 25 1 18 0 1 0 0 0 0
2 27 19 9001e 6 2b 1008 21 26 1 18 0 1 0 0 0 0
2 28 19 90026 d 2b 100a 19 27 1 18 0 1 0 0 0 0
2 29 20 20006 6 3d 5002 0 0 1 18 0 1 0 0 0 0 $u0
2 30 29 160016 5 0 1004 0 0 32 48 0 0
2 31 29 100017 5 23 100c 0 30 1 18 0 1 0 0 0 0 state
2 32 29 7000c 0 1 1410 0 0 1 1 msg_ip
2 33 29 70017 5 35 e 31 32
2 34 55 8000c 1 3d 5002 0 0 1 18 0 1 0 0 0 0 $u2
2 35 0 0 6 1 100e 0 0 2 1 next_state
2 36 0 0 1 0 1008 0 0 32 48 1 0
2 37 0 0 5 0 1008 0 0 32 48 2 0
2 38 0 0 5 24 120e 36 37 2 18 0 3 0 0 0 0 state
1 clock 1 8 107000f 1 0 0 0 1 17 0 1 0 1 1 0
1 reset 2 9 7000f 1 0 0 0 1 17 0 1 0 0 1 0
1 state 3 10 7000f 1 0 2 0 3 17 0 7 0 7 7 0
1 next_state 4 11 107000f 1 0 1 0 2 17 0 3 0 3 3 0
1 msg_ip 5 12 6000f 1 0 0 0 1 17 1 1 0 1 1 0
1 head 6 13 7000f 1 0 0 0 1 17 0 1 0 1 1 0
1 tail 7 14 7000f 1 0 0 0 1 17 0 1 0 1 1 0
1 valid 8 15 7000f 1 0 0 0 1 17 0 1 0 1 1 0
1 STATE_IDLE 9 0 c0000 1 0 31 0 2 17 0 0 0 0 0 0
1 STATE_HEAD 10 0 c0000 1 0 31 0 2 17 1 0 0 0 0 0
1 STATE_DATA 11 0 c0000 1 0 31 0 2 17 2 0 0 0 0 0
1 STATE_TAIL 12 0 c0000 1 0 31 0 2 17 3 0 0 0 0 0
4 38 f 38 38
4 35 f 35 35
4 17 6 2 2
4 2 1 17 0
4 29 6 28 0
4 28 1 29 0
4 33 f 33 33
4 34 1 0 0
6 38 35 1  0 3 3 2 16 0 0  2 16 1 0  2 16 3 0  2 16 0 0  2 16 1 0  2 16 3 0   4  0 0 1  0 1 1  1 2 1  2 0 1
3 1 main.$u0 "main.$u0" fsm5.1.v 0 27 1
2 39 22 5000e 1 32 1004 0 0 2 1 STATE_IDLE
2 40 21 110011 1 0 1008 0 0 32 48 1 0
2 41 21 f000f 5 0 1008 0 0 32 48 2 0
2 42 21 90012 d 24 120e 40 41 2 18 0 3 0 0 0 0 state
2 43 22 0 6 2d 114e 39 42 1 18 0 1 1 1 0 0
2 44 23 5000e 1 32 1008 0 0 2 1 STATE_HEAD
2 45 23 0 3 2d 120e 44 42 1 18 0 1 1 1 0 0
2 46 24 5000e 1 32 1008 0 0 2 1 STATE_DATA
2 47 24 0 2 2d 1206 46 42 1 18 0 1 1 0 0 0
2 48 25 5000e 1 32 1008 0 0 2 1 STATE_TAIL
2 49 25 0 2 2d 120e 48 42 1 18 0 1 1 1 0 0
2 50 25 3d0046 1 32 1004 0 0 2 1 STATE_IDLE
2 51 25 300039 1 32 1008 0 0 2 1 STATE_HEAD
2 52 25 1f0039 1 1a 1104 50 51 2 18 0 3 3 0 0 0
2 53 25 28002b 1 1 1004 0 0 1 1 head
2 54 25 200024 1 1 1004 0 0 1 1 valid
2 55 25 20002b 1 8 1044 53 54 1 18 0 1 1 1 0 0
2 56 25 1f0046 1 19 1004 52 55 2 18 0 3 3 0 0 0
2 57 25 12001b 0 1 1410 0 0 2 1 next_state
2 58 25 120046 1 37 16 56 57
2 59 24 3d0046 0 32 1010 0 0 2 1 STATE_DATA
2 60 24 300039 0 32 1010 0 0 2 1 STATE_TAIL
2 61 24 1f0039 0 1a 1030 59 60 2 18 0 3 0 0 0 0
2 62 24 28002b 0 1 1010 0 0 1 1 tail
2 63 24 200024 0 1 1010 0 0 1 1 valid
2 64 24 20002b 0 8 1030 62 63 1 18 0 1 0 0 0 0
2 65 24 1f0046 0 19 1030 61 64 2 18 0 3 0 0 0 0
2 66 24 12001b 0 1 1410 0 0 2 1 next_state
2 67 24 120046 0 37 32 65 66
2 68 23 3d0046 1 32 1008 0 0 2 1 STATE_DATA
2 69 23 300039 1 32 1008 0 0 2 1 STATE_TAIL
2 70 23 1f0039 1 1a 1208 68 69 2 18 0 3 0 3 0 0
2 71 23 28002b 1 1 1018 0 0 1 1 tail
2 72 23 200024 1 1 1018 0 0 1 1 valid
2 73 23 20002b 1 8 1238 71 72 1 18 0 1 0 0 1 0
2 74 23 1f0046 1 19 1038 70 73 2 18 0 3 0 3 0 0
2 75 23 12001b 0 1 1410 0 0 2 1 next_state
2 76 23 120046 1 37 3a 74 75
2 77 22 3d0046 1 32 1004 0 0 2 1 STATE_IDLE
2 78 22 300039 1 32 1008 0 0 2 1 STATE_HEAD
2 79 22 1f0039 3 1a 110c 77 78 2 18 0 3 3 1 0 0
2 80 22 28002b 3 1 100c 0 0 1 1 head
2 81 22 200024 3 1 100c 0 0 1 1 valid
2 82 22 20002b 3 8 124c 80 81 1 18 0 1 1 1 1 0
2 83 22 1f0046 3 19 100c 79 82 2 18 0 3 3 1 0 0
2 84 22 12001b 0 1 1410 0 0 2 1 next_state
2 85 22 120046 3 37 e 83 84
4 58 0 0 0
4 49 0 58 0
4 67 0 0 0
4 47 0 67 49
4 76 0 0 0
4 45 0 76 47
4 85 0 0 0
4 43 11 85 45
3 1 main.$u1 "main.$u1" fsm5.1.v 0 53 1
3 1 main.$u2 "main.$u2" fsm5.1.v 0 58 1
2 86 56 9000c 1 0 21004 0 0 1 16 0 0
2 87 56 10005 0 1 1410 0 0 1 1 clock
2 88 56 1000c 1 37 16 86 87
2 89 57 10007 1 68 1002 0 0 1 18 0 1 0 0 0 0
2 90 57 b000b 1 0 1008 0 0 32 48 1 0
2 91 57 9000c 5d 2c 900a 90 0 32 18 0 ffffffff 0 0 0 0
2 92 57 17001b 2e 1 101c 0 0 1 1 clock
2 93 57 160016 2e 1b 102c 92 0 1 18 0 1 1 1 0 0
2 94 57 e0012 0 1 1410 0 0 1 1 clock
2 95 57 e001b 2e 37 3e 93 94
4 95 6 91 91
4 91 0 95 0
4 89 0 0 91
4 88 11 89 89
