#! /opt/homebrew/Cellar/icarus-verilog/12.0/bin/vvp
:ivl_version "12.0 (stable)";
:ivl_delay_selection "TYPICAL";
:vpi_time_precision - 12;
:vpi_module "/opt/homebrew/Cellar/icarus-verilog/12.0/lib/ivl/system.vpi";
:vpi_module "/opt/homebrew/Cellar/icarus-verilog/12.0/lib/ivl/vhdl_sys.vpi";
:vpi_module "/opt/homebrew/Cellar/icarus-verilog/12.0/lib/ivl/vhdl_textio.vpi";
:vpi_module "/opt/homebrew/Cellar/icarus-verilog/12.0/lib/ivl/v2005_math.vpi";
:vpi_module "/opt/homebrew/Cellar/icarus-verilog/12.0/lib/ivl/va_math.vpi";
S_0x15ae0b3f0 .scope module, "tb_psc" "tb_psc" 2 3;
 .timescale -9 -12;
P_0x15ae0e7c0 .param/l "CLK_PERIOD" 0 2 5, +C4<00000000000000000000000000001010>;
v0x15ae20270_0 .var "i_clk", 0 0;
v0x15ae20300_0 .var "i_data_wr", 0 0;
v0x15ae203d0_0 .var "i_rst_n", 0 0;
v0x15ae20460_0 .var "iv_data", 7 0;
v0x15ae20530_0 .net "o_data_wr", 0 0, L_0x15ae20860;  1 drivers
v0x15ae20640_0 .net "ov_data", 8 0, L_0x15ae207f0;  1 drivers
S_0x15ae0ca80 .scope module, "u_psc" "psc" 2 22, 3 1 0, S_0x15ae0b3f0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "i_clk";
    .port_info 1 /INPUT 1 "i_rst_n";
    .port_info 2 /INPUT 8 "iv_data";
    .port_info 3 /INPUT 1 "i_data_wr";
    .port_info 4 /OUTPUT 9 "ov_data";
    .port_info 5 /OUTPUT 1 "o_data_wr";
v0x15ae1fc80_0 .net "i_clk", 0 0, v0x15ae20270_0;  1 drivers
v0x15ae1fd50_0 .net "i_data_wr", 0 0, v0x15ae20300_0;  1 drivers
v0x15ae1fde0_0 .net "i_rst_n", 0 0, v0x15ae203d0_0;  1 drivers
v0x15ae1fe70_0 .net "iv_data", 7 0, v0x15ae20460_0;  1 drivers
v0x15ae1ff00_0 .net "o_data_wr", 0 0, L_0x15ae20860;  alias, 1 drivers
v0x15ae1ffd0_0 .net "ov_data", 8 0, L_0x15ae207f0;  alias, 1 drivers
v0x15ae20080_0 .net "w_wr_dly2htd", 0 0, L_0x15ae20780;  1 drivers
v0x15ae20150_0 .net "wv_data_dly2htd", 7 0, L_0x15ae20710;  1 drivers
S_0x15ae0c720 .scope module, "u_dly" "delay" 3 12, 4 1 0, S_0x15ae0ca80;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "i_clk";
    .port_info 1 /INPUT 1 "i_rst_n";
    .port_info 2 /INPUT 8 "iv_data";
    .port_info 3 /INPUT 1 "i_data_wr";
    .port_info 4 /OUTPUT 8 "ov_data";
    .port_info 5 /OUTPUT 1 "o_data_wr";
L_0x15ae20710 .functor BUFZ 8, v0x15ae1ee60_0, C4<00000000>, C4<00000000>, C4<00000000>;
L_0x15ae20780 .functor BUFZ 1, v0x15ae1ec00_0, C4<0>, C4<0>, C4<0>;
v0x15ae0f0f0_0 .net "i_clk", 0 0, v0x15ae20270_0;  alias, 1 drivers
v0x15ae1e8a0_0 .net "i_data_wr", 0 0, v0x15ae20300_0;  alias, 1 drivers
v0x15ae1e940_0 .net "i_rst_n", 0 0, v0x15ae203d0_0;  alias, 1 drivers
v0x15ae1e9d0_0 .net "iv_data", 7 0, v0x15ae20460_0;  alias, 1 drivers
v0x15ae1ea80_0 .net "o_data_wr", 0 0, L_0x15ae20780;  alias, 1 drivers
v0x15ae1eb60_0 .var "o_data_wr_reg", 0 0;
v0x15ae1ec00_0 .var "o_data_wr_reg2", 0 0;
v0x15ae1eca0_0 .net "ov_data", 7 0, L_0x15ae20710;  alias, 1 drivers
v0x15ae1ed50_0 .var "ov_reg1", 7 0;
v0x15ae1ee60_0 .var "ov_reg2", 7 0;
E_0x15ae0d6b0/0 .event negedge, v0x15ae1e940_0;
E_0x15ae0d6b0/1 .event posedge, v0x15ae0f0f0_0;
E_0x15ae0d6b0 .event/or E_0x15ae0d6b0/0, E_0x15ae0d6b0/1;
S_0x15ae1efa0 .scope module, "u_htd" "htd" 3 21, 5 1 0, S_0x15ae0ca80;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "i_clk";
    .port_info 1 /INPUT 1 "i_rst_n";
    .port_info 2 /INPUT 8 "iv_data";
    .port_info 3 /INPUT 1 "i_data_wr";
    .port_info 4 /OUTPUT 9 "ov_data";
    .port_info 5 /OUTPUT 1 "o_data_wr";
P_0x15ae1f160 .param/l "DATA_WIDTH" 0 5 2, +C4<00000000000000000000000000001000>;
P_0x15ae1f1a0 .param/l "IDLE_S" 1 5 17, C4<00>;
P_0x15ae1f1e0 .param/l "TRANS_FIRST_S" 1 5 18, C4<01>;
P_0x15ae1f220 .param/l "TRANS_S" 1 5 19, C4<10>;
L_0x15ae207f0 .functor BUFZ 9, v0x15ae1fa90_0, C4<000000000>, C4<000000000>, C4<000000000>;
L_0x15ae20860 .functor BUFZ 1, v0x15ae1f8c0_0, C4<0>, C4<0>, C4<0>;
v0x15ae1f420_0 .net "i_clk", 0 0, v0x15ae20270_0;  alias, 1 drivers
v0x15ae1f4d0_0 .net "i_data_wr", 0 0, L_0x15ae20780;  alias, 1 drivers
v0x15ae1f580_0 .var "i_data_wr_reg", 0 0;
v0x15ae1f630_0 .net "i_rst_n", 0 0, v0x15ae203d0_0;  alias, 1 drivers
v0x15ae1f6c0_0 .net "iv_data", 7 0, L_0x15ae20710;  alias, 1 drivers
v0x15ae1f790_0 .var "iv_data_reg", 7 0;
v0x15ae1f820_0 .net "o_data_wr", 0 0, L_0x15ae20860;  alias, 1 drivers
v0x15ae1f8c0_0 .var "o_data_wr_reg", 0 0;
v0x15ae1f960_0 .net "ov_data", 8 0, L_0x15ae207f0;  alias, 1 drivers
v0x15ae1fa90_0 .var "ov_data_reg", 8 0;
v0x15ae1fb40_0 .var "st_current", 1 0;
    .scope S_0x15ae0c720;
T_0 ;
    %wait E_0x15ae0d6b0;
    %load/vec4 v0x15ae1e940_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_0.0, 8;
    %pushi/vec4 0, 0, 8;
    %assign/vec4 v0x15ae1ed50_0, 0;
    %pushi/vec4 0, 0, 8;
    %assign/vec4 v0x15ae1ee60_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x15ae1eb60_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x15ae1ec00_0, 0;
    %jmp T_0.1;
T_0.0 ;
    %load/vec4 v0x15ae1e9d0_0;
    %assign/vec4 v0x15ae1ed50_0, 0;
    %load/vec4 v0x15ae1ed50_0;
    %assign/vec4 v0x15ae1ee60_0, 0;
    %load/vec4 v0x15ae1e8a0_0;
    %assign/vec4 v0x15ae1eb60_0, 0;
    %load/vec4 v0x15ae1eb60_0;
    %assign/vec4 v0x15ae1ec00_0, 0;
T_0.1 ;
    %jmp T_0;
    .thread T_0;
    .scope S_0x15ae1efa0;
T_1 ;
    %wait E_0x15ae0d6b0;
    %load/vec4 v0x15ae1f630_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_1.0, 8;
    %pushi/vec4 0, 0, 8;
    %assign/vec4 v0x15ae1f790_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x15ae1f580_0, 0;
    %pushi/vec4 0, 0, 9;
    %assign/vec4 v0x15ae1fa90_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x15ae1f8c0_0, 0;
    %pushi/vec4 0, 0, 2;
    %assign/vec4 v0x15ae1fb40_0, 0;
    %jmp T_1.1;
T_1.0 ;
    %load/vec4 v0x15ae1f6c0_0;
    %assign/vec4 v0x15ae1f790_0, 0;
    %load/vec4 v0x15ae1f4d0_0;
    %assign/vec4 v0x15ae1f580_0, 0;
    %load/vec4 v0x15ae1f580_0;
    %assign/vec4 v0x15ae1f8c0_0, 0;
T_1.1 ;
    %jmp T_1;
    .thread T_1;
    .scope S_0x15ae1efa0;
T_2 ;
    %wait E_0x15ae0d6b0;
    %load/vec4 v0x15ae1fb40_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 2;
    %cmp/u;
    %jmp/1 T_2.0, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 2;
    %cmp/u;
    %jmp/1 T_2.1, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 2;
    %cmp/u;
    %jmp/1 T_2.2, 6;
    %pushi/vec4 0, 0, 2;
    %assign/vec4 v0x15ae1fb40_0, 0;
    %jmp T_2.4;
T_2.0 ;
    %load/vec4 v0x15ae1f4d0_0;
    %flag_set/vec4 9;
    %flag_get/vec4 9;
    %jmp/0 T_2.7, 9;
    %load/vec4 v0x15ae1f580_0;
    %nor/r;
    %and;
T_2.7;
    %flag_set/vec4 8;
    %jmp/0xz  T_2.5, 8;
    %pushi/vec4 1, 0, 2;
    %assign/vec4 v0x15ae1fb40_0, 0;
    %jmp T_2.6;
T_2.5 ;
    %pushi/vec4 0, 0, 2;
    %assign/vec4 v0x15ae1fb40_0, 0;
T_2.6 ;
    %jmp T_2.4;
T_2.1 ;
    %pushi/vec4 2, 0, 2;
    %assign/vec4 v0x15ae1fb40_0, 0;
    %pushi/vec4 1, 0, 1;
    %load/vec4 v0x15ae1f790_0;
    %concat/vec4; draw_concat_vec4
    %assign/vec4 v0x15ae1fa90_0, 0;
    %jmp T_2.4;
T_2.2 ;
    %load/vec4 v0x15ae1f580_0;
    %flag_set/vec4 9;
    %flag_get/vec4 9;
    %jmp/0 T_2.10, 9;
    %load/vec4 v0x15ae1f4d0_0;
    %nor/r;
    %and;
T_2.10;
    %flag_set/vec4 8;
    %jmp/0xz  T_2.8, 8;
    %pushi/vec4 1, 0, 1;
    %load/vec4 v0x15ae1f790_0;
    %concat/vec4; draw_concat_vec4
    %assign/vec4 v0x15ae1fa90_0, 0;
    %pushi/vec4 0, 0, 2;
    %assign/vec4 v0x15ae1fb40_0, 0;
    %jmp T_2.9;
T_2.8 ;
    %pushi/vec4 0, 0, 1;
    %load/vec4 v0x15ae1f790_0;
    %concat/vec4; draw_concat_vec4
    %assign/vec4 v0x15ae1fa90_0, 0;
T_2.9 ;
    %jmp T_2.4;
T_2.4 ;
    %pop/vec4 1;
    %jmp T_2;
    .thread T_2;
    .scope S_0x15ae0b3f0;
T_3 ;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x15ae20270_0, 0, 1;
T_3.0 ;
    %delay 5000, 0;
    %load/vec4 v0x15ae20270_0;
    %inv;
    %store/vec4 v0x15ae20270_0, 0, 1;
    %jmp T_3.0;
    %end;
    .thread T_3;
    .scope S_0x15ae0b3f0;
T_4 ;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x15ae203d0_0, 0;
    %pushi/vec4 0, 0, 8;
    %assign/vec4 v0x15ae20460_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x15ae20300_0, 0;
    %delay 100000, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x15ae203d0_0, 0;
    %delay 20000, 0;
    %pushi/vec4 6, 0, 32;
T_4.0 %dup/vec4;
    %pushi/vec4 0, 0, 32;
    %cmp/s;
    %jmp/1xz T_4.1, 5;
    %jmp/1 T_4.1, 4;
    %pushi/vec4 1, 0, 32;
    %sub;
    %load/vec4 v0x15ae20460_0;
    %addi 1, 0, 8;
    %assign/vec4 v0x15ae20460_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x15ae20300_0, 0;
    %delay 10000, 0;
    %jmp T_4.0;
T_4.1 ;
    %pop/vec4 1;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x15ae20300_0, 0;
    %delay 10000, 0;
    %pushi/vec4 6, 0, 32;
T_4.2 %dup/vec4;
    %pushi/vec4 0, 0, 32;
    %cmp/s;
    %jmp/1xz T_4.3, 5;
    %jmp/1 T_4.3, 4;
    %pushi/vec4 1, 0, 32;
    %sub;
    %load/vec4 v0x15ae20460_0;
    %addi 1, 0, 8;
    %assign/vec4 v0x15ae20460_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x15ae20300_0, 0;
    %delay 10000, 0;
    %jmp T_4.2;
T_4.3 ;
    %pop/vec4 1;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x15ae20300_0, 0;
    %delay 200000, 0;
    %vpi_call 2 63 "$finish" {0 0 0};
    %end;
    .thread T_4;
    .scope S_0x15ae0b3f0;
T_5 ;
    %vpi_call 2 68 "$monitor", "Time=%0t rst_n=%0b data_wr=%0b iv_data=%0h ov_data=%0h o_data_wr=%0b", $time, v0x15ae203d0_0, v0x15ae20300_0, v0x15ae20460_0, v0x15ae20640_0, v0x15ae20530_0 {0 0 0};
    %end;
    .thread T_5;
    .scope S_0x15ae0b3f0;
T_6 ;
    %vpi_call 2 74 "$dumpfile", "psc.vcd" {0 0 0};
    %vpi_call 2 75 "$dumpvars", 32'sb00000000000000000000000000000000, S_0x15ae0b3f0 {0 0 0};
    %end;
    .thread T_6;
# The file index is used to find the file name in the following table.
:file_names 6;
    "N/A";
    "<interactive>";
    "tb_psc.v";
    "psc.v";
    "dly.v";
    "htd.v";
