Metric,Value
design__lint_error__count,0
design__lint_timing_construct__count,0
design__lint_warning__count,97
design__inferred_latch__count,0
design__instance__count,5000
design__instance__area,60109.3
design__instance_unmapped__count,0
synthesis__check_error__count,0
design__max_slew_violation__count__corner:nom_fast_1p32V_m40C,0
design__max_fanout_violation__count__corner:nom_fast_1p32V_m40C,0
design__max_cap_violation__count__corner:nom_fast_1p32V_m40C,0
power__internal__total,0.0010971606243401766
power__switching__total,0.00016591825988143682
power__leakage__total,0.0000015817731764400378
power__total,0.001264660619199276
clock__skew__worst_hold__corner:nom_fast_1p32V_m40C,-0.2574785457721096
clock__skew__worst_setup__corner:nom_fast_1p32V_m40C,0.2577470809737855
timing__hold__ws__corner:nom_fast_1p32V_m40C,0.11371748309324575
timing__setup__ws__corner:nom_fast_1p32V_m40C,14.836070569774243
timing__hold__tns__corner:nom_fast_1p32V_m40C,0.0
timing__setup__tns__corner:nom_fast_1p32V_m40C,0.0
timing__hold__wns__corner:nom_fast_1p32V_m40C,0
timing__setup__wns__corner:nom_fast_1p32V_m40C,0.0
timing__hold_vio__count__corner:nom_fast_1p32V_m40C,0
timing__hold_r2r__ws__corner:nom_fast_1p32V_m40C,0.113717
timing__hold_r2r_vio__count__corner:nom_fast_1p32V_m40C,0
timing__setup_vio__count__corner:nom_fast_1p32V_m40C,0
timing__setup_r2r__ws__corner:nom_fast_1p32V_m40C,17.746744
timing__setup_r2r_vio__count__corner:nom_fast_1p32V_m40C,0
design__max_slew_violation__count__corner:nom_slow_1p08V_125C,0
design__max_fanout_violation__count__corner:nom_slow_1p08V_125C,0
design__max_cap_violation__count__corner:nom_slow_1p08V_125C,0
clock__skew__worst_hold__corner:nom_slow_1p08V_125C,-0.2609623979663378
clock__skew__worst_setup__corner:nom_slow_1p08V_125C,0.2614355195216626
timing__hold__ws__corner:nom_slow_1p08V_125C,0.6091800569744268
timing__setup__ws__corner:nom_slow_1p08V_125C,12.78332853531936
timing__hold__tns__corner:nom_slow_1p08V_125C,0.0
timing__setup__tns__corner:nom_slow_1p08V_125C,0.0
timing__hold__wns__corner:nom_slow_1p08V_125C,0
timing__setup__wns__corner:nom_slow_1p08V_125C,0.0
timing__hold_vio__count__corner:nom_slow_1p08V_125C,0
timing__hold_r2r__ws__corner:nom_slow_1p08V_125C,0.609180
timing__hold_r2r_vio__count__corner:nom_slow_1p08V_125C,0
timing__setup_vio__count__corner:nom_slow_1p08V_125C,0
timing__setup_r2r__ws__corner:nom_slow_1p08V_125C,12.783329
timing__setup_r2r_vio__count__corner:nom_slow_1p08V_125C,0
design__max_slew_violation__count__corner:nom_typ_1p20V_25C,0
design__max_fanout_violation__count__corner:nom_typ_1p20V_25C,0
design__max_cap_violation__count__corner:nom_typ_1p20V_25C,0
clock__skew__worst_hold__corner:nom_typ_1p20V_25C,-0.25814828783065635
clock__skew__worst_setup__corner:nom_typ_1p20V_25C,0.2585820242230687
timing__hold__ws__corner:nom_typ_1p20V_25C,0.2940434090553567
timing__setup__ws__corner:nom_typ_1p20V_25C,14.402818900748168
timing__hold__tns__corner:nom_typ_1p20V_25C,0.0
timing__setup__tns__corner:nom_typ_1p20V_25C,0.0
timing__hold__wns__corner:nom_typ_1p20V_25C,0
timing__setup__wns__corner:nom_typ_1p20V_25C,0.0
timing__hold_vio__count__corner:nom_typ_1p20V_25C,0
timing__hold_r2r__ws__corner:nom_typ_1p20V_25C,0.294043
timing__hold_r2r_vio__count__corner:nom_typ_1p20V_25C,0
timing__setup_vio__count__corner:nom_typ_1p20V_25C,0
timing__setup_r2r__ws__corner:nom_typ_1p20V_25C,16.720545
timing__setup_r2r_vio__count__corner:nom_typ_1p20V_25C,0
design__max_slew_violation__count,0
design__max_fanout_violation__count,0
design__max_cap_violation__count,0
clock__skew__worst_hold,-0.2574785457721096
clock__skew__worst_setup,0.2577470809737855
timing__hold__ws,0.11371748309324575
timing__setup__ws,12.78332853531936
timing__hold__tns,0.0
timing__setup__tns,0.0
timing__hold__wns,0
timing__setup__wns,0.0
timing__hold_vio__count,0
timing__hold_r2r__ws,0.113717
timing__hold_r2r_vio__count,0
timing__setup_vio__count,0
timing__setup_r2r__ws,12.783329
timing__setup_r2r_vio__count,0
design__die__bbox,0.0 0.0 202.08 313.74
design__core__bbox,2.88 3.78 199.2 309.96
design__io,45
design__die__area,63400.6
design__core__area,60109.3
design__instance__count__stdcell,2578
design__instance__area__stdcell,41250.4
design__instance__count__macros,0
design__instance__area__macros,0
design__instance__count__padcells,0
design__instance__area__padcells,0
design__instance__count__cover,0
design__instance__area__cover,0
design__instance__utilization,0.686257
design__instance__utilization__stdcell,0.686257
design__rows,81
design__rows:CoreSite,81
design__sites,33129
design__sites:CoreSite,33129
design__instance__count__class:buffer,27
design__instance__area__class:buffer,215.914
design__instance__count__class:inverter,71
design__instance__area__class:inverter,422.755
design__instance__count__class:sequential_cell,324
design__instance__area__class:sequential_cell,16023
design__instance__count__class:multi_input_combinational_cell,1526
design__instance__area__class:multi_input_combinational_cell,13764
flow__warnings__count,1
flow__errors__count,0
design__power_grid_violation__count__net:VPWR,0
design__power_grid_violation__count__net:VGND,0
design__power_grid_violation__count,0
design__instance__count__class:timing_repair_buffer,559
design__instance__area__class:timing_repair_buffer,9351.42
timing__drv__floating__nets,0
timing__drv__floating__pins,0
design__instance__displacement__total,0
design__instance__displacement__mean,0
design__instance__displacement__max,0
route__wirelength__estimated,48088.2
design__violations,0
design__instance__count__class:clock_buffer,59
design__instance__area__class:clock_buffer,1391.64
design__instance__count__class:clock_inverter,12
design__instance__area__class:clock_inverter,81.648
design__instance__count__setup_buffer,0
design__instance__count__hold_buffer,498
global_route__vias,15227
global_route__wirelength,81540
antenna__violating__nets,0
antenna__violating__pins,0
route__antenna_violation__count,0
antenna_diodes_count,0
route__net,2579
route__net__special,2
route__drc_errors__iter:0,477
route__wirelength__iter:0,50873
route__drc_errors__iter:1,203
route__wirelength__iter:1,50473
route__drc_errors__iter:2,178
route__wirelength__iter:2,50456
route__drc_errors__iter:3,0
route__wirelength__iter:3,50350
route__drc_errors,0
route__wirelength,50350
route__vias,13918
route__vias__singlecut,13918
route__vias__multicut,0
design__disconnected_pin__count,12
design__critical_disconnected_pin__count,0
route__wirelength__max,508.355
design__instance__count__class:fill_cell,2422
design__instance__area__class:fill_cell,18858.9
timing__unannotated_net__count__corner:nom_fast_1p32V_m40C,30
timing__unannotated_net_filtered__count__corner:nom_fast_1p32V_m40C,0
timing__unannotated_net__count__corner:nom_slow_1p08V_125C,30
timing__unannotated_net_filtered__count__corner:nom_slow_1p08V_125C,0
timing__unannotated_net__count__corner:nom_typ_1p20V_25C,30
timing__unannotated_net_filtered__count__corner:nom_typ_1p20V_25C,0
timing__unannotated_net__count,30
timing__unannotated_net_filtered__count,0
design_powergrid__voltage__worst__net:VPWR__corner:nom_typ_1p20V_25C,1.19981
design_powergrid__drop__average__net:VPWR__corner:nom_typ_1p20V_25C,1.19991
design_powergrid__drop__worst__net:VPWR__corner:nom_typ_1p20V_25C,0.000192067
design_powergrid__voltage__worst__net:VGND__corner:nom_typ_1p20V_25C,0.000176215
design_powergrid__drop__average__net:VGND__corner:nom_typ_1p20V_25C,0.000088495
design_powergrid__drop__worst__net:VGND__corner:nom_typ_1p20V_25C,0.000176215
design_powergrid__voltage__worst,0.000176215
design_powergrid__voltage__worst__net:VPWR,1.19981
design_powergrid__drop__worst,0.000192067
design_powergrid__drop__worst__net:VPWR,0.000192067
design_powergrid__voltage__worst__net:VGND,0.000176215
design_powergrid__drop__worst__net:VGND,0.000176215
ir__voltage__worst,1.1999999999999999555910790149937383830547332763671875
ir__drop__avg,0.0000913999999999999990403509730896303153713233768939971923828125
ir__drop__worst,0.000192000000000000004864164626638967092731036245822906494140625
magic__drc_error__count,0
magic__illegal_overlap__count,0
design__lvs_device_difference__count,0
design__lvs_net_difference__count,0
design__lvs_property_fail__count,0
design__lvs_error__count,0
design__lvs_unmatched_device__count,0
design__lvs_unmatched_net__count,0
design__lvs_unmatched_pin__count,0
