# Tiny Tapeout project information
project:
  title:        "AXI"
  author:       "CF_TT10_03"
  discord:      "neel077we"
  description:  "Implementation of simple AXI Interface between master (switches) and slave (7-segment display)"
  language:     "Verilog"
  clock_hz:     10000000

  # Tile size your design occupies
  tiles: "1x1"

  # The top module must start with "tt_um_"
  top_module:  "tt_um_thejesvinii_axi"

  # List of Verilog source files in ./src directory
  source_files:
    - "tt_um_thejesvinii_axi.v"
    - "axi.v"

# The pinout of your project. Leave unused pins blank. DO NOT delete or add any pins.
pinout:
  # Inputs (8 total)
  ui[0]: "SWM_arADDR[0]"
  ui[1]: "SWM_arADDR[1]"
  ui[2]: "SWM_arADDR[2]"
  ui[3]: "SWM_arADDR[3]"
  ui[4]: "SWM_wdata[0]"
  ui[5]: "SWM_wdata[1]"
  ui[6]: "SWM_wdata[2]"
  ui[7]: "SWM_wdata[3]"

  # Outputs (8 total)
  uo[0]: "disp_hex_r[0]"
  uo[1]: "disp_hex_r[1]"
  uo[2]: "disp_hex_r[2]"
  uo[3]: "disp_hex_r[3]"
  uo[4]: "disp_hex_r[4]"
  uo[5]: "disp_hex_r[5]"
  uo[6]: "disp_hex_r[6]"
  uo[7]: "disp_hex_r[7]"

  # Bidirectional pins (8 total)
  uio[0]: "ms_arvalid"   # Input
  uio[1]: "ms_arready"   # Input
  uio[2]: "ms_awvalid"   # Input
  uio[3]: "ms_wvalid"    # Input
  uio[4]: "sm_arready"   # Output
  uio[5]: "sm_rvalid"    # Output
  uio[6]: "sm_awready"   # Output
  uio[7]: "sm_wready"    # Output

# Do not change!
yaml_version: 6
