Copyright 1986-2021 Xilinx, Inc. All Rights Reserved.
-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2021.1 (win64) Build 3247384 Thu Jun 10 19:36:33 MDT 2021
| Date         : Thu Apr 21 13:31:06 2022
| Host         : DESKTOP-7MUVEUF running 64-bit major release  (build 9200)
| Command      : report_timing_summary -max_paths 10 -file design_1_wrapper_timing_summary_routed.rpt -pb design_1_wrapper_timing_summary_routed.pb -rpx design_1_wrapper_timing_summary_routed.rpx -warn_on_violation
| Design       : design_1_wrapper
| Device       : 7z010-clg400
| Speed File   : -1  PRODUCTION 1.12 2019-11-22
-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  No
  Borrow Time for Max Delay Exceptions       :  Yes
  Merge Timing Exceptions                    :  Yes

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        


------------------------------------------------------------------------------------------------
| Report Methodology
| ------------------
------------------------------------------------------------------------------------------------

Rule  Severity  Description  Violations  
----  --------  -----------  ----------  

Note: This report is based on the most recent report_methodology run and may not be up-to-date. Run report_methodology on the current design for the latest report.



check_timing report

Table of Contents
-----------------
1. checking no_clock (0)
2. checking constant_clock (0)
3. checking pulse_width_clock (0)
4. checking unconstrained_internal_endpoints (0)
5. checking no_input_delay (0)
6. checking no_output_delay (0)
7. checking multiple_clock (0)
8. checking generated_clocks (0)
9. checking loops (0)
10. checking partial_input_delay (0)
11. checking partial_output_delay (0)
12. checking latch_loops (0)

1. checking no_clock (0)
------------------------
 There are 0 register/latch pins with no clock.


2. checking constant_clock (0)
------------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock (0)
---------------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints (0)
------------------------------------------------
 There are 0 pins that are not constrained for maximum delay.

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay (0)
------------------------------
 There are 0 input ports with no input delay specified.

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay (0)
-------------------------------
 There are 0 ports with no output delay specified.

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock (0)
------------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks (0)
--------------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops (0)
---------------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay (0)
------------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay (0)
-------------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops (0)
----------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
      1.726        0.000                      0                 5452        0.028        0.000                      0                 5452        6.020        0.000                       0                  2238  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock       Waveform(ns)       Period(ns)      Frequency(MHz)
-----       ------------       ----------      --------------
clk_fpga_0  {0.000 7.000}      14.000          71.429          


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
clk_fpga_0          1.726        0.000                      0                 5452        0.028        0.000                      0                 5452        6.020        0.000                       0                  2238  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  clk_fpga_0
  To Clock:  clk_fpga_0

Setup :            0  Failing Endpoints,  Worst Slack        1.726ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.028ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        6.020ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             1.726ns  (required time - arrival time)
  Source:                 design_1_i/processing_system7_0/inst/PS7_i/MAXIGP0ACLK
                            (rising edge-triggered cell PS7 clocked by clk_fpga_0  {rise@0.000ns fall@7.000ns period=14.000ns})
  Destination:            design_1_i/eucDis32_float_0/inst/control_s_axi_U/int_B_0/mem_reg/DIADI[8]
                            (rising edge-triggered cell RAMB36E1 clocked by clk_fpga_0  {rise@0.000ns fall@7.000ns period=14.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            14.000ns  (clk_fpga_0 rise@14.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        11.596ns  (logic 1.450ns (12.504%)  route 10.146ns (87.496%))
  Logic Levels:           0  
  Clock Path Skew:        -0.224ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.719ns = ( 16.719 - 14.000 ) 
    Source Clock Delay      (SCD):    3.073ns
    Clock Pessimism Removal (CPR):    0.130ns
  Clock Uncertainty:      0.213ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.420ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.207     1.207    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y15       BUFG (Prop_bufg_I_O)         0.101     1.308 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2242, routed)        1.765     3.073    design_1_i/processing_system7_0/inst/M_AXI_GP0_ACLK
    PS7_X0Y0             PS7                                          r  design_1_i/processing_system7_0/inst/PS7_i/MAXIGP0ACLK
  -------------------------------------------------------------------    -------------------
    PS7_X0Y0             PS7 (Prop_ps7_MAXIGP0ACLK_MAXIGP0WDATA[8])
                                                      1.450     4.523 r  design_1_i/processing_system7_0/inst/PS7_i/MAXIGP0WDATA[8]
                         net (fo=32, routed)         10.146    14.669    design_1_i/eucDis32_float_0/inst/control_s_axi_U/int_B_0/s_axi_control_WDATA[8]
    RAMB36_X1Y4          RAMB36E1                                     r  design_1_i/eucDis32_float_0/inst/control_s_axi_U/int_B_0/mem_reg/DIADI[8]
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     14.000    14.000 r  
    PS7_X0Y0             PS7                          0.000    14.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.101    15.101    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y15       BUFG (Prop_bufg_I_O)         0.091    15.192 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2242, routed)        1.527    16.719    design_1_i/eucDis32_float_0/inst/control_s_axi_U/int_B_0/ap_clk
    RAMB36_X1Y4          RAMB36E1                                     r  design_1_i/eucDis32_float_0/inst/control_s_axi_U/int_B_0/mem_reg/CLKARDCLK
                         clock pessimism              0.130    16.849    
                         clock uncertainty           -0.213    16.636    
    RAMB36_X1Y4          RAMB36E1 (Setup_ramb36e1_CLKARDCLK_DIADI[8])
                                                     -0.241    16.395    design_1_i/eucDis32_float_0/inst/control_s_axi_U/int_B_0/mem_reg
  -------------------------------------------------------------------
                         required time                         16.395    
                         arrival time                         -14.669    
  -------------------------------------------------------------------
                         slack                                  1.726    

Slack (MET) :             2.305ns  (required time - arrival time)
  Source:                 design_1_i/processing_system7_0/inst/PS7_i/MAXIGP0ACLK
                            (rising edge-triggered cell PS7 clocked by clk_fpga_0  {rise@0.000ns fall@7.000ns period=14.000ns})
  Destination:            design_1_i/eucDis32_float_0/inst/control_s_axi_U/int_A_1/mem_reg/DIADI[8]
                            (rising edge-triggered cell RAMB36E1 clocked by clk_fpga_0  {rise@0.000ns fall@7.000ns period=14.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            14.000ns  (clk_fpga_0 rise@14.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        11.020ns  (logic 1.450ns (13.158%)  route 9.570ns (86.842%))
  Logic Levels:           0  
  Clock Path Skew:        -0.221ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.722ns = ( 16.722 - 14.000 ) 
    Source Clock Delay      (SCD):    3.073ns
    Clock Pessimism Removal (CPR):    0.130ns
  Clock Uncertainty:      0.213ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.420ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.207     1.207    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y15       BUFG (Prop_bufg_I_O)         0.101     1.308 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2242, routed)        1.765     3.073    design_1_i/processing_system7_0/inst/M_AXI_GP0_ACLK
    PS7_X0Y0             PS7                                          r  design_1_i/processing_system7_0/inst/PS7_i/MAXIGP0ACLK
  -------------------------------------------------------------------    -------------------
    PS7_X0Y0             PS7 (Prop_ps7_MAXIGP0ACLK_MAXIGP0WDATA[8])
                                                      1.450     4.523 r  design_1_i/processing_system7_0/inst/PS7_i/MAXIGP0WDATA[8]
                         net (fo=32, routed)          9.570    14.092    design_1_i/eucDis32_float_0/inst/control_s_axi_U/int_A_1/s_axi_control_WDATA[8]
    RAMB36_X1Y5          RAMB36E1                                     r  design_1_i/eucDis32_float_0/inst/control_s_axi_U/int_A_1/mem_reg/DIADI[8]
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     14.000    14.000 r  
    PS7_X0Y0             PS7                          0.000    14.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.101    15.101    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y15       BUFG (Prop_bufg_I_O)         0.091    15.192 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2242, routed)        1.530    16.722    design_1_i/eucDis32_float_0/inst/control_s_axi_U/int_A_1/ap_clk
    RAMB36_X1Y5          RAMB36E1                                     r  design_1_i/eucDis32_float_0/inst/control_s_axi_U/int_A_1/mem_reg/CLKARDCLK
                         clock pessimism              0.130    16.852    
                         clock uncertainty           -0.213    16.639    
    RAMB36_X1Y5          RAMB36E1 (Setup_ramb36e1_CLKARDCLK_DIADI[8])
                                                     -0.241    16.398    design_1_i/eucDis32_float_0/inst/control_s_axi_U/int_A_1/mem_reg
  -------------------------------------------------------------------
                         required time                         16.398    
                         arrival time                         -14.092    
  -------------------------------------------------------------------
                         slack                                  2.305    

Slack (MET) :             2.496ns  (required time - arrival time)
  Source:                 design_1_i/processing_system7_0/inst/PS7_i/MAXIGP0ACLK
                            (rising edge-triggered cell PS7 clocked by clk_fpga_0  {rise@0.000ns fall@7.000ns period=14.000ns})
  Destination:            design_1_i/eucDis32_float_0/inst/control_s_axi_U/int_A_11/mem_reg/DIADI[2]
                            (rising edge-triggered cell RAMB36E1 clocked by clk_fpga_0  {rise@0.000ns fall@7.000ns period=14.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            14.000ns  (clk_fpga_0 rise@14.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        10.842ns  (logic 1.450ns (13.374%)  route 9.392ns (86.626%))
  Logic Levels:           0  
  Clock Path Skew:        -0.208ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.735ns = ( 16.735 - 14.000 ) 
    Source Clock Delay      (SCD):    3.073ns
    Clock Pessimism Removal (CPR):    0.130ns
  Clock Uncertainty:      0.213ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.420ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.207     1.207    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y15       BUFG (Prop_bufg_I_O)         0.101     1.308 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2242, routed)        1.765     3.073    design_1_i/processing_system7_0/inst/M_AXI_GP0_ACLK
    PS7_X0Y0             PS7                                          r  design_1_i/processing_system7_0/inst/PS7_i/MAXIGP0ACLK
  -------------------------------------------------------------------    -------------------
    PS7_X0Y0             PS7 (Prop_ps7_MAXIGP0ACLK_MAXIGP0WDATA[2])
                                                      1.450     4.523 r  design_1_i/processing_system7_0/inst/PS7_i/MAXIGP0WDATA[2]
                         net (fo=32, routed)          9.392    13.915    design_1_i/eucDis32_float_0/inst/control_s_axi_U/int_A_11/s_axi_control_WDATA[2]
    RAMB36_X2Y0          RAMB36E1                                     r  design_1_i/eucDis32_float_0/inst/control_s_axi_U/int_A_11/mem_reg/DIADI[2]
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     14.000    14.000 r  
    PS7_X0Y0             PS7                          0.000    14.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.101    15.101    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y15       BUFG (Prop_bufg_I_O)         0.091    15.192 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2242, routed)        1.543    16.735    design_1_i/eucDis32_float_0/inst/control_s_axi_U/int_A_11/ap_clk
    RAMB36_X2Y0          RAMB36E1                                     r  design_1_i/eucDis32_float_0/inst/control_s_axi_U/int_A_11/mem_reg/CLKARDCLK
                         clock pessimism              0.130    16.865    
                         clock uncertainty           -0.213    16.652    
    RAMB36_X2Y0          RAMB36E1 (Setup_ramb36e1_CLKARDCLK_DIADI[2])
                                                     -0.241    16.411    design_1_i/eucDis32_float_0/inst/control_s_axi_U/int_A_11/mem_reg
  -------------------------------------------------------------------
                         required time                         16.411    
                         arrival time                         -13.915    
  -------------------------------------------------------------------
                         slack                                  2.496    

Slack (MET) :             2.542ns  (required time - arrival time)
  Source:                 design_1_i/processing_system7_0/inst/PS7_i/MAXIGP0ACLK
                            (rising edge-triggered cell PS7 clocked by clk_fpga_0  {rise@0.000ns fall@7.000ns period=14.000ns})
  Destination:            design_1_i/eucDis32_float_0/inst/control_s_axi_U/int_A_12/mem_reg/WEA[1]
                            (rising edge-triggered cell RAMB36E1 clocked by clk_fpga_0  {rise@0.000ns fall@7.000ns period=14.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            14.000ns  (clk_fpga_0 rise@14.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        10.504ns  (logic 1.550ns (14.756%)  route 8.954ns (85.244%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        -0.209ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.734ns = ( 16.734 - 14.000 ) 
    Source Clock Delay      (SCD):    3.073ns
    Clock Pessimism Removal (CPR):    0.130ns
  Clock Uncertainty:      0.213ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.420ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.207     1.207    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y15       BUFG (Prop_bufg_I_O)         0.101     1.308 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2242, routed)        1.765     3.073    design_1_i/processing_system7_0/inst/M_AXI_GP0_ACLK
    PS7_X0Y0             PS7                                          r  design_1_i/processing_system7_0/inst/PS7_i/MAXIGP0ACLK
  -------------------------------------------------------------------    -------------------
    PS7_X0Y0             PS7 (Prop_ps7_MAXIGP0ACLK_MAXIGP0WSTRB[1])
                                                      1.426     4.499 r  design_1_i/processing_system7_0/inst/PS7_i/MAXIGP0WSTRB[1]
                         net (fo=32, routed)          8.364    12.863    design_1_i/eucDis32_float_0/inst/control_s_axi_U/int_A_12/s_axi_control_WSTRB[1]
    SLICE_X25Y2          LUT6 (Prop_lut6_I0_O)        0.124    12.987 r  design_1_i/eucDis32_float_0/inst/control_s_axi_U/int_A_12/mem_reg_i_18__1/O
                         net (fo=1, routed)           0.590    13.577    design_1_i/eucDis32_float_0/inst/control_s_axi_U/int_A_12/int_A_12_be1[1]
    RAMB36_X1Y0          RAMB36E1                                     r  design_1_i/eucDis32_float_0/inst/control_s_axi_U/int_A_12/mem_reg/WEA[1]
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     14.000    14.000 r  
    PS7_X0Y0             PS7                          0.000    14.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.101    15.101    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y15       BUFG (Prop_bufg_I_O)         0.091    15.192 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2242, routed)        1.542    16.734    design_1_i/eucDis32_float_0/inst/control_s_axi_U/int_A_12/ap_clk
    RAMB36_X1Y0          RAMB36E1                                     r  design_1_i/eucDis32_float_0/inst/control_s_axi_U/int_A_12/mem_reg/CLKARDCLK
                         clock pessimism              0.130    16.864    
                         clock uncertainty           -0.213    16.651    
    RAMB36_X1Y0          RAMB36E1 (Setup_ramb36e1_CLKARDCLK_WEA[1])
                                                     -0.532    16.119    design_1_i/eucDis32_float_0/inst/control_s_axi_U/int_A_12/mem_reg
  -------------------------------------------------------------------
                         required time                         16.119    
                         arrival time                         -13.577    
  -------------------------------------------------------------------
                         slack                                  2.542    

Slack (MET) :             2.543ns  (required time - arrival time)
  Source:                 design_1_i/processing_system7_0/inst/PS7_i/MAXIGP0ACLK
                            (rising edge-triggered cell PS7 clocked by clk_fpga_0  {rise@0.000ns fall@7.000ns period=14.000ns})
  Destination:            design_1_i/eucDis32_float_0/inst/control_s_axi_U/int_B_2/mem_reg/DIADI[17]
                            (rising edge-triggered cell RAMB36E1 clocked by clk_fpga_0  {rise@0.000ns fall@7.000ns period=14.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            14.000ns  (clk_fpga_0 rise@14.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        10.770ns  (logic 1.450ns (13.464%)  route 9.320ns (86.536%))
  Logic Levels:           0  
  Clock Path Skew:        -0.234ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.723ns = ( 16.723 - 14.000 ) 
    Source Clock Delay      (SCD):    3.073ns
    Clock Pessimism Removal (CPR):    0.116ns
  Clock Uncertainty:      0.213ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.420ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.207     1.207    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y15       BUFG (Prop_bufg_I_O)         0.101     1.308 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2242, routed)        1.765     3.073    design_1_i/processing_system7_0/inst/M_AXI_GP0_ACLK
    PS7_X0Y0             PS7                                          r  design_1_i/processing_system7_0/inst/PS7_i/MAXIGP0ACLK
  -------------------------------------------------------------------    -------------------
    PS7_X0Y0             PS7 (Prop_ps7_MAXIGP0ACLK_MAXIGP0WDATA[17])
                                                      1.450     4.523 r  design_1_i/processing_system7_0/inst/PS7_i/MAXIGP0WDATA[17]
                         net (fo=32, routed)          9.320    13.843    design_1_i/eucDis32_float_0/inst/control_s_axi_U/int_B_2/s_axi_control_WDATA[17]
    RAMB36_X1Y10         RAMB36E1                                     r  design_1_i/eucDis32_float_0/inst/control_s_axi_U/int_B_2/mem_reg/DIADI[17]
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     14.000    14.000 r  
    PS7_X0Y0             PS7                          0.000    14.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.101    15.101    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y15       BUFG (Prop_bufg_I_O)         0.091    15.192 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2242, routed)        1.531    16.723    design_1_i/eucDis32_float_0/inst/control_s_axi_U/int_B_2/ap_clk
    RAMB36_X1Y10         RAMB36E1                                     r  design_1_i/eucDis32_float_0/inst/control_s_axi_U/int_B_2/mem_reg/CLKARDCLK
                         clock pessimism              0.116    16.839    
                         clock uncertainty           -0.213    16.626    
    RAMB36_X1Y10         RAMB36E1 (Setup_ramb36e1_CLKARDCLK_DIADI[17])
                                                     -0.241    16.385    design_1_i/eucDis32_float_0/inst/control_s_axi_U/int_B_2/mem_reg
  -------------------------------------------------------------------
                         required time                         16.385    
                         arrival time                         -13.843    
  -------------------------------------------------------------------
                         slack                                  2.543    

Slack (MET) :             2.604ns  (required time - arrival time)
  Source:                 design_1_i/processing_system7_0/inst/PS7_i/MAXIGP0ACLK
                            (rising edge-triggered cell PS7 clocked by clk_fpga_0  {rise@0.000ns fall@7.000ns period=14.000ns})
  Destination:            design_1_i/eucDis32_float_0/inst/control_s_axi_U/int_B_11/mem_reg/DIADI[8]
                            (rising edge-triggered cell RAMB36E1 clocked by clk_fpga_0  {rise@0.000ns fall@7.000ns period=14.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            14.000ns  (clk_fpga_0 rise@14.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        10.726ns  (logic 1.450ns (13.519%)  route 9.276ns (86.481%))
  Logic Levels:           0  
  Clock Path Skew:        -0.216ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.727ns = ( 16.727 - 14.000 ) 
    Source Clock Delay      (SCD):    3.073ns
    Clock Pessimism Removal (CPR):    0.130ns
  Clock Uncertainty:      0.213ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.420ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.207     1.207    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y15       BUFG (Prop_bufg_I_O)         0.101     1.308 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2242, routed)        1.765     3.073    design_1_i/processing_system7_0/inst/M_AXI_GP0_ACLK
    PS7_X0Y0             PS7                                          r  design_1_i/processing_system7_0/inst/PS7_i/MAXIGP0ACLK
  -------------------------------------------------------------------    -------------------
    PS7_X0Y0             PS7 (Prop_ps7_MAXIGP0ACLK_MAXIGP0WDATA[8])
                                                      1.450     4.523 r  design_1_i/processing_system7_0/inst/PS7_i/MAXIGP0WDATA[8]
                         net (fo=32, routed)          9.276    13.799    design_1_i/eucDis32_float_0/inst/control_s_axi_U/int_B_11/s_axi_control_WDATA[8]
    RAMB36_X1Y6          RAMB36E1                                     r  design_1_i/eucDis32_float_0/inst/control_s_axi_U/int_B_11/mem_reg/DIADI[8]
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     14.000    14.000 r  
    PS7_X0Y0             PS7                          0.000    14.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.101    15.101    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y15       BUFG (Prop_bufg_I_O)         0.091    15.192 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2242, routed)        1.535    16.727    design_1_i/eucDis32_float_0/inst/control_s_axi_U/int_B_11/ap_clk
    RAMB36_X1Y6          RAMB36E1                                     r  design_1_i/eucDis32_float_0/inst/control_s_axi_U/int_B_11/mem_reg/CLKARDCLK
                         clock pessimism              0.130    16.857    
                         clock uncertainty           -0.213    16.644    
    RAMB36_X1Y6          RAMB36E1 (Setup_ramb36e1_CLKARDCLK_DIADI[8])
                                                     -0.241    16.403    design_1_i/eucDis32_float_0/inst/control_s_axi_U/int_B_11/mem_reg
  -------------------------------------------------------------------
                         required time                         16.403    
                         arrival time                         -13.799    
  -------------------------------------------------------------------
                         slack                                  2.604    

Slack (MET) :             2.707ns  (required time - arrival time)
  Source:                 design_1_i/processing_system7_0/inst/PS7_i/MAXIGP0ACLK
                            (rising edge-triggered cell PS7 clocked by clk_fpga_0  {rise@0.000ns fall@7.000ns period=14.000ns})
  Destination:            design_1_i/eucDis32_float_0/inst/control_s_axi_U/int_A_11/mem_reg/DIADI[0]
                            (rising edge-triggered cell RAMB36E1 clocked by clk_fpga_0  {rise@0.000ns fall@7.000ns period=14.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            14.000ns  (clk_fpga_0 rise@14.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        10.631ns  (logic 1.450ns (13.639%)  route 9.181ns (86.361%))
  Logic Levels:           0  
  Clock Path Skew:        -0.208ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.735ns = ( 16.735 - 14.000 ) 
    Source Clock Delay      (SCD):    3.073ns
    Clock Pessimism Removal (CPR):    0.130ns
  Clock Uncertainty:      0.213ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.420ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.207     1.207    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y15       BUFG (Prop_bufg_I_O)         0.101     1.308 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2242, routed)        1.765     3.073    design_1_i/processing_system7_0/inst/M_AXI_GP0_ACLK
    PS7_X0Y0             PS7                                          r  design_1_i/processing_system7_0/inst/PS7_i/MAXIGP0ACLK
  -------------------------------------------------------------------    -------------------
    PS7_X0Y0             PS7 (Prop_ps7_MAXIGP0ACLK_MAXIGP0WDATA[0])
                                                      1.450     4.523 r  design_1_i/processing_system7_0/inst/PS7_i/MAXIGP0WDATA[0]
                         net (fo=36, routed)          9.181    13.704    design_1_i/eucDis32_float_0/inst/control_s_axi_U/int_A_11/s_axi_control_WDATA[0]
    RAMB36_X2Y0          RAMB36E1                                     r  design_1_i/eucDis32_float_0/inst/control_s_axi_U/int_A_11/mem_reg/DIADI[0]
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     14.000    14.000 r  
    PS7_X0Y0             PS7                          0.000    14.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.101    15.101    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y15       BUFG (Prop_bufg_I_O)         0.091    15.192 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2242, routed)        1.543    16.735    design_1_i/eucDis32_float_0/inst/control_s_axi_U/int_A_11/ap_clk
    RAMB36_X2Y0          RAMB36E1                                     r  design_1_i/eucDis32_float_0/inst/control_s_axi_U/int_A_11/mem_reg/CLKARDCLK
                         clock pessimism              0.130    16.865    
                         clock uncertainty           -0.213    16.652    
    RAMB36_X2Y0          RAMB36E1 (Setup_ramb36e1_CLKARDCLK_DIADI[0])
                                                     -0.241    16.411    design_1_i/eucDis32_float_0/inst/control_s_axi_U/int_A_11/mem_reg
  -------------------------------------------------------------------
                         required time                         16.411    
                         arrival time                         -13.704    
  -------------------------------------------------------------------
                         slack                                  2.707    

Slack (MET) :             2.729ns  (required time - arrival time)
  Source:                 design_1_i/processing_system7_0/inst/PS7_i/MAXIGP0ACLK
                            (rising edge-triggered cell PS7 clocked by clk_fpga_0  {rise@0.000ns fall@7.000ns period=14.000ns})
  Destination:            design_1_i/eucDis32_float_0/inst/control_s_axi_U/int_A_4/mem_reg/WEA[1]
                            (rising edge-triggered cell RAMB36E1 clocked by clk_fpga_0  {rise@0.000ns fall@7.000ns period=14.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            14.000ns  (clk_fpga_0 rise@14.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        10.307ns  (logic 1.458ns (14.146%)  route 8.849ns (85.854%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        -0.219ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.724ns = ( 16.724 - 14.000 ) 
    Source Clock Delay      (SCD):    3.073ns
    Clock Pessimism Removal (CPR):    0.130ns
  Clock Uncertainty:      0.213ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.420ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.207     1.207    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y15       BUFG (Prop_bufg_I_O)         0.101     1.308 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2242, routed)        1.765     3.073    design_1_i/processing_system7_0/inst/M_AXI_GP0_ACLK
    PS7_X0Y0             PS7                                          r  design_1_i/processing_system7_0/inst/PS7_i/MAXIGP0ACLK
  -------------------------------------------------------------------    -------------------
    PS7_X0Y0             PS7 (Prop_ps7_MAXIGP0ACLK_MAXIGP0WVALID)
                                                      1.334     4.407 r  design_1_i/processing_system7_0/inst/PS7_i/MAXIGP0WVALID
                         net (fo=179, routed)         8.039    12.446    design_1_i/eucDis32_float_0/inst/control_s_axi_U/int_A_4/s_axi_control_WVALID
    SLICE_X19Y17         LUT6 (Prop_lut6_I4_O)        0.124    12.570 r  design_1_i/eucDis32_float_0/inst/control_s_axi_U/int_A_4/mem_reg_i_12__1/O
                         net (fo=1, routed)           0.810    13.380    design_1_i/eucDis32_float_0/inst/control_s_axi_U/int_A_4/int_A_4_be1[1]
    RAMB36_X1Y3          RAMB36E1                                     r  design_1_i/eucDis32_float_0/inst/control_s_axi_U/int_A_4/mem_reg/WEA[1]
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     14.000    14.000 r  
    PS7_X0Y0             PS7                          0.000    14.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.101    15.101    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y15       BUFG (Prop_bufg_I_O)         0.091    15.192 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2242, routed)        1.532    16.724    design_1_i/eucDis32_float_0/inst/control_s_axi_U/int_A_4/ap_clk
    RAMB36_X1Y3          RAMB36E1                                     r  design_1_i/eucDis32_float_0/inst/control_s_axi_U/int_A_4/mem_reg/CLKARDCLK
                         clock pessimism              0.130    16.854    
                         clock uncertainty           -0.213    16.641    
    RAMB36_X1Y3          RAMB36E1 (Setup_ramb36e1_CLKARDCLK_WEA[1])
                                                     -0.532    16.109    design_1_i/eucDis32_float_0/inst/control_s_axi_U/int_A_4/mem_reg
  -------------------------------------------------------------------
                         required time                         16.109    
                         arrival time                         -13.380    
  -------------------------------------------------------------------
                         slack                                  2.729    

Slack (MET) :             2.732ns  (required time - arrival time)
  Source:                 design_1_i/processing_system7_0/inst/PS7_i/MAXIGP0ACLK
                            (rising edge-triggered cell PS7 clocked by clk_fpga_0  {rise@0.000ns fall@7.000ns period=14.000ns})
  Destination:            design_1_i/eucDis32_float_0/inst/control_s_axi_U/int_A_4/mem_reg/WEA[0]
                            (rising edge-triggered cell RAMB36E1 clocked by clk_fpga_0  {rise@0.000ns fall@7.000ns period=14.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            14.000ns  (clk_fpga_0 rise@14.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        10.305ns  (logic 1.458ns (14.149%)  route 8.847ns (85.851%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        -0.219ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.724ns = ( 16.724 - 14.000 ) 
    Source Clock Delay      (SCD):    3.073ns
    Clock Pessimism Removal (CPR):    0.130ns
  Clock Uncertainty:      0.213ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.420ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.207     1.207    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y15       BUFG (Prop_bufg_I_O)         0.101     1.308 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2242, routed)        1.765     3.073    design_1_i/processing_system7_0/inst/M_AXI_GP0_ACLK
    PS7_X0Y0             PS7                                          r  design_1_i/processing_system7_0/inst/PS7_i/MAXIGP0ACLK
  -------------------------------------------------------------------    -------------------
    PS7_X0Y0             PS7 (Prop_ps7_MAXIGP0ACLK_MAXIGP0WVALID)
                                                      1.334     4.407 r  design_1_i/processing_system7_0/inst/PS7_i/MAXIGP0WVALID
                         net (fo=179, routed)         8.038    12.445    design_1_i/eucDis32_float_0/inst/control_s_axi_U/int_A_4/s_axi_control_WVALID
    SLICE_X19Y17         LUT6 (Prop_lut6_I4_O)        0.124    12.569 r  design_1_i/eucDis32_float_0/inst/control_s_axi_U/int_A_4/mem_reg_i_13__1/O
                         net (fo=1, routed)           0.808    13.377    design_1_i/eucDis32_float_0/inst/control_s_axi_U/int_A_4/int_A_4_be1[0]
    RAMB36_X1Y3          RAMB36E1                                     r  design_1_i/eucDis32_float_0/inst/control_s_axi_U/int_A_4/mem_reg/WEA[0]
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     14.000    14.000 r  
    PS7_X0Y0             PS7                          0.000    14.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.101    15.101    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y15       BUFG (Prop_bufg_I_O)         0.091    15.192 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2242, routed)        1.532    16.724    design_1_i/eucDis32_float_0/inst/control_s_axi_U/int_A_4/ap_clk
    RAMB36_X1Y3          RAMB36E1                                     r  design_1_i/eucDis32_float_0/inst/control_s_axi_U/int_A_4/mem_reg/CLKARDCLK
                         clock pessimism              0.130    16.854    
                         clock uncertainty           -0.213    16.641    
    RAMB36_X1Y3          RAMB36E1 (Setup_ramb36e1_CLKARDCLK_WEA[0])
                                                     -0.532    16.109    design_1_i/eucDis32_float_0/inst/control_s_axi_U/int_A_4/mem_reg
  -------------------------------------------------------------------
                         required time                         16.109    
                         arrival time                         -13.377    
  -------------------------------------------------------------------
                         slack                                  2.732    

Slack (MET) :             2.788ns  (required time - arrival time)
  Source:                 design_1_i/processing_system7_0/inst/PS7_i/MAXIGP0ACLK
                            (rising edge-triggered cell PS7 clocked by clk_fpga_0  {rise@0.000ns fall@7.000ns period=14.000ns})
  Destination:            design_1_i/eucDis32_float_0/inst/control_s_axi_U/int_A_4/mem_reg/WEA[2]
                            (rising edge-triggered cell RAMB36E1 clocked by clk_fpga_0  {rise@0.000ns fall@7.000ns period=14.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            14.000ns  (clk_fpga_0 rise@14.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        10.248ns  (logic 1.458ns (14.227%)  route 8.790ns (85.773%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        -0.219ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.724ns = ( 16.724 - 14.000 ) 
    Source Clock Delay      (SCD):    3.073ns
    Clock Pessimism Removal (CPR):    0.130ns
  Clock Uncertainty:      0.213ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.420ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.207     1.207    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y15       BUFG (Prop_bufg_I_O)         0.101     1.308 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2242, routed)        1.765     3.073    design_1_i/processing_system7_0/inst/M_AXI_GP0_ACLK
    PS7_X0Y0             PS7                                          r  design_1_i/processing_system7_0/inst/PS7_i/MAXIGP0ACLK
  -------------------------------------------------------------------    -------------------
    PS7_X0Y0             PS7 (Prop_ps7_MAXIGP0ACLK_MAXIGP0WVALID)
                                                      1.334     4.407 r  design_1_i/processing_system7_0/inst/PS7_i/MAXIGP0WVALID
                         net (fo=179, routed)         8.173    12.580    design_1_i/eucDis32_float_0/inst/control_s_axi_U/int_A_4/s_axi_control_WVALID
    SLICE_X19Y17         LUT6 (Prop_lut6_I4_O)        0.124    12.704 r  design_1_i/eucDis32_float_0/inst/control_s_axi_U/int_A_4/mem_reg_i_11__1/O
                         net (fo=1, routed)           0.617    13.321    design_1_i/eucDis32_float_0/inst/control_s_axi_U/int_A_4/int_A_4_be1[2]
    RAMB36_X1Y3          RAMB36E1                                     r  design_1_i/eucDis32_float_0/inst/control_s_axi_U/int_A_4/mem_reg/WEA[2]
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     14.000    14.000 r  
    PS7_X0Y0             PS7                          0.000    14.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.101    15.101    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y15       BUFG (Prop_bufg_I_O)         0.091    15.192 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2242, routed)        1.532    16.724    design_1_i/eucDis32_float_0/inst/control_s_axi_U/int_A_4/ap_clk
    RAMB36_X1Y3          RAMB36E1                                     r  design_1_i/eucDis32_float_0/inst/control_s_axi_U/int_A_4/mem_reg/CLKARDCLK
                         clock pessimism              0.130    16.854    
                         clock uncertainty           -0.213    16.641    
    RAMB36_X1Y3          RAMB36E1 (Setup_ramb36e1_CLKARDCLK_WEA[2])
                                                     -0.532    16.109    design_1_i/eucDis32_float_0/inst/control_s_axi_U/int_A_4/mem_reg
  -------------------------------------------------------------------
                         required time                         16.109    
                         arrival time                         -13.321    
  -------------------------------------------------------------------
                         slack                                  2.788    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.028ns  (arrival time - required time)
  Source:                 design_1_i/eucDis32_float_0/inst/ap_CS_fsm_reg[215]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@7.000ns period=14.000ns})
  Destination:            design_1_i/eucDis32_float_0/inst/ap_CS_fsm_reg[216]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@7.000ns period=14.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.361ns  (logic 0.141ns (39.059%)  route 0.220ns (60.941%))
  Logic Levels:           0  
  Clock Path Skew:        0.263ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.198ns
    Source Clock Delay      (SCD):    0.901ns
    Clock Pessimism Removal (CPR):    0.034ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.315     0.315    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y15       BUFG (Prop_bufg_I_O)         0.026     0.341 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2242, routed)        0.560     0.901    design_1_i/eucDis32_float_0/inst/ap_clk
    SLICE_X21Y4          FDRE                                         r  design_1_i/eucDis32_float_0/inst/ap_CS_fsm_reg[215]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X21Y4          FDRE (Prop_fdre_C_Q)         0.141     1.042 r  design_1_i/eucDis32_float_0/inst/ap_CS_fsm_reg[215]/Q
                         net (fo=2, routed)           0.220     1.261    design_1_i/eucDis32_float_0/inst/ap_CS_fsm_reg_n_0_[215]
    SLICE_X22Y5          FDRE                                         r  design_1_i/eucDis32_float_0/inst/ap_CS_fsm_reg[216]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.341     0.341    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y15       BUFG (Prop_bufg_I_O)         0.029     0.370 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2242, routed)        0.828     1.198    design_1_i/eucDis32_float_0/inst/ap_clk
    SLICE_X22Y5          FDRE                                         r  design_1_i/eucDis32_float_0/inst/ap_CS_fsm_reg[216]/C
                         clock pessimism             -0.034     1.164    
    SLICE_X22Y5          FDRE (Hold_fdre_C_D)         0.070     1.234    design_1_i/eucDis32_float_0/inst/ap_CS_fsm_reg[216]
  -------------------------------------------------------------------
                         required time                         -1.234    
                         arrival time                           1.261    
  -------------------------------------------------------------------
                         slack                                  0.028    

Slack (MET) :             0.054ns  (arrival time - required time)
  Source:                 design_1_i/eucDis32_float_0/inst/ap_CS_fsm_reg[38]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@7.000ns period=14.000ns})
  Destination:            design_1_i/eucDis32_float_0/inst/ap_CS_fsm_reg[39]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@7.000ns period=14.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.378ns  (logic 0.141ns (37.317%)  route 0.237ns (62.683%))
  Logic Levels:           0  
  Clock Path Skew:        0.260ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.198ns
    Source Clock Delay      (SCD):    0.904ns
    Clock Pessimism Removal (CPR):    0.034ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.315     0.315    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y15       BUFG (Prop_bufg_I_O)         0.026     0.341 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2242, routed)        0.563     0.904    design_1_i/eucDis32_float_0/inst/ap_clk
    SLICE_X19Y3          FDRE                                         r  design_1_i/eucDis32_float_0/inst/ap_CS_fsm_reg[38]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X19Y3          FDRE (Prop_fdre_C_Q)         0.141     1.044 r  design_1_i/eucDis32_float_0/inst/ap_CS_fsm_reg[38]/Q
                         net (fo=10, routed)          0.237     1.281    design_1_i/eucDis32_float_0/inst/ap_CS_fsm_state39
    SLICE_X24Y3          FDRE                                         r  design_1_i/eucDis32_float_0/inst/ap_CS_fsm_reg[39]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.341     0.341    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y15       BUFG (Prop_bufg_I_O)         0.029     0.370 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2242, routed)        0.828     1.198    design_1_i/eucDis32_float_0/inst/ap_clk
    SLICE_X24Y3          FDRE                                         r  design_1_i/eucDis32_float_0/inst/ap_CS_fsm_reg[39]/C
                         clock pessimism             -0.034     1.164    
    SLICE_X24Y3          FDRE (Hold_fdre_C_D)         0.063     1.227    design_1_i/eucDis32_float_0/inst/ap_CS_fsm_reg[39]
  -------------------------------------------------------------------
                         required time                         -1.227    
                         arrival time                           1.281    
  -------------------------------------------------------------------
                         slack                                  0.054    

Slack (MET) :             0.055ns  (arrival time - required time)
  Source:                 design_1_i/eucDis32_float_0/inst/ap_CS_fsm_reg[48]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@7.000ns period=14.000ns})
  Destination:            design_1_i/eucDis32_float_0/inst/ap_CS_fsm_reg[49]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@7.000ns period=14.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.394ns  (logic 0.141ns (35.782%)  route 0.253ns (64.218%))
  Logic Levels:           0  
  Clock Path Skew:        0.267ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.202ns
    Source Clock Delay      (SCD):    0.901ns
    Clock Pessimism Removal (CPR):    0.034ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.315     0.315    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y15       BUFG (Prop_bufg_I_O)         0.026     0.341 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2242, routed)        0.560     0.901    design_1_i/eucDis32_float_0/inst/ap_clk
    SLICE_X22Y4          FDRE                                         r  design_1_i/eucDis32_float_0/inst/ap_CS_fsm_reg[48]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X22Y4          FDRE (Prop_fdre_C_Q)         0.141     1.042 r  design_1_i/eucDis32_float_0/inst/ap_CS_fsm_reg[48]/Q
                         net (fo=10, routed)          0.253     1.295    design_1_i/eucDis32_float_0/inst/ap_CS_fsm_state49
    SLICE_X19Y2          FDRE                                         r  design_1_i/eucDis32_float_0/inst/ap_CS_fsm_reg[49]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.341     0.341    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y15       BUFG (Prop_bufg_I_O)         0.029     0.370 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2242, routed)        0.832     1.202    design_1_i/eucDis32_float_0/inst/ap_clk
    SLICE_X19Y2          FDRE                                         r  design_1_i/eucDis32_float_0/inst/ap_CS_fsm_reg[49]/C
                         clock pessimism             -0.034     1.168    
    SLICE_X19Y2          FDRE (Hold_fdre_C_D)         0.072     1.240    design_1_i/eucDis32_float_0/inst/ap_CS_fsm_reg[49]
  -------------------------------------------------------------------
                         required time                         -1.240    
                         arrival time                           1.295    
  -------------------------------------------------------------------
                         slack                                  0.055    

Slack (MET) :             0.064ns  (arrival time - required time)
  Source:                 design_1_i/rst_ps7_0_71M/U0/SEQ/SEQ_COUNTER/q_int_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@7.000ns period=14.000ns})
  Destination:            design_1_i/rst_ps7_0_71M/U0/SEQ/core_dec_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@7.000ns period=14.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.426ns  (logic 0.186ns (43.678%)  route 0.240ns (56.322%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.270ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.205ns
    Source Clock Delay      (SCD):    0.906ns
    Clock Pessimism Removal (CPR):    0.029ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.315     0.315    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y15       BUFG (Prop_bufg_I_O)         0.026     0.341 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2242, routed)        0.565     0.906    design_1_i/rst_ps7_0_71M/U0/SEQ/SEQ_COUNTER/slowest_sync_clk
    SLICE_X9Y50          FDRE                                         r  design_1_i/rst_ps7_0_71M/U0/SEQ/SEQ_COUNTER/q_int_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y50          FDRE (Prop_fdre_C_Q)         0.141     1.047 r  design_1_i/rst_ps7_0_71M/U0/SEQ/SEQ_COUNTER/q_int_reg[5]/Q
                         net (fo=3, routed)           0.240     1.286    design_1_i/rst_ps7_0_71M/U0/SEQ/seq_cnt[5]
    SLICE_X9Y49          LUT4 (Prop_lut4_I3_O)        0.045     1.331 r  design_1_i/rst_ps7_0_71M/U0/SEQ/core_dec[0]_i_1/O
                         net (fo=1, routed)           0.000     1.331    design_1_i/rst_ps7_0_71M/U0/SEQ/core_dec[0]_i_1_n_0
    SLICE_X9Y49          FDRE                                         r  design_1_i/rst_ps7_0_71M/U0/SEQ/core_dec_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.341     0.341    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y15       BUFG (Prop_bufg_I_O)         0.029     0.370 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2242, routed)        0.835     1.205    design_1_i/rst_ps7_0_71M/U0/SEQ/slowest_sync_clk
    SLICE_X9Y49          FDRE                                         r  design_1_i/rst_ps7_0_71M/U0/SEQ/core_dec_reg[0]/C
                         clock pessimism             -0.029     1.176    
    SLICE_X9Y49          FDRE (Hold_fdre_C_D)         0.092     1.268    design_1_i/rst_ps7_0_71M/U0/SEQ/core_dec_reg[0]
  -------------------------------------------------------------------
                         required time                         -1.268    
                         arrival time                           1.331    
  -------------------------------------------------------------------
                         slack                                  0.064    

Slack (MET) :             0.064ns  (arrival time - required time)
  Source:                 design_1_i/eucDis32_float_0/inst/ap_CS_fsm_reg[201]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@7.000ns period=14.000ns})
  Destination:            design_1_i/eucDis32_float_0/inst/ap_CS_fsm_reg[202]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@7.000ns period=14.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.344ns  (logic 0.148ns (43.001%)  route 0.196ns (56.999%))
  Logic Levels:           0  
  Clock Path Skew:        0.263ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.198ns
    Source Clock Delay      (SCD):    0.901ns
    Clock Pessimism Removal (CPR):    0.034ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.315     0.315    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y15       BUFG (Prop_bufg_I_O)         0.026     0.341 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2242, routed)        0.560     0.901    design_1_i/eucDis32_float_0/inst/ap_clk
    SLICE_X20Y3          FDRE                                         r  design_1_i/eucDis32_float_0/inst/ap_CS_fsm_reg[201]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X20Y3          FDRE (Prop_fdre_C_Q)         0.148     1.049 r  design_1_i/eucDis32_float_0/inst/ap_CS_fsm_reg[201]/Q
                         net (fo=8, routed)           0.196     1.245    design_1_i/eucDis32_float_0/inst/ap_CS_fsm_state202
    SLICE_X25Y4          FDRE                                         r  design_1_i/eucDis32_float_0/inst/ap_CS_fsm_reg[202]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.341     0.341    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y15       BUFG (Prop_bufg_I_O)         0.029     0.370 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2242, routed)        0.828     1.198    design_1_i/eucDis32_float_0/inst/ap_clk
    SLICE_X25Y4          FDRE                                         r  design_1_i/eucDis32_float_0/inst/ap_CS_fsm_reg[202]/C
                         clock pessimism             -0.034     1.164    
    SLICE_X25Y4          FDRE (Hold_fdre_C_D)         0.017     1.181    design_1_i/eucDis32_float_0/inst/ap_CS_fsm_reg[202]
  -------------------------------------------------------------------
                         required time                         -1.181    
                         arrival time                           1.245    
  -------------------------------------------------------------------
                         slack                                  0.064    

Slack (MET) :             0.065ns  (arrival time - required time)
  Source:                 design_1_i/eucDis32_float_0/inst/ap_CS_fsm_reg[53]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@7.000ns period=14.000ns})
  Destination:            design_1_i/eucDis32_float_0/inst/ap_CS_fsm_reg[54]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@7.000ns period=14.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.380ns  (logic 0.141ns (37.141%)  route 0.239ns (62.859%))
  Logic Levels:           0  
  Clock Path Skew:        0.267ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.201ns
    Source Clock Delay      (SCD):    0.900ns
    Clock Pessimism Removal (CPR):    0.034ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.315     0.315    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y15       BUFG (Prop_bufg_I_O)         0.026     0.341 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2242, routed)        0.559     0.900    design_1_i/eucDis32_float_0/inst/ap_clk
    SLICE_X22Y8          FDRE                                         r  design_1_i/eucDis32_float_0/inst/ap_CS_fsm_reg[53]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X22Y8          FDRE (Prop_fdre_C_Q)         0.141     1.041 r  design_1_i/eucDis32_float_0/inst/ap_CS_fsm_reg[53]/Q
                         net (fo=13, routed)          0.239     1.279    design_1_i/eucDis32_float_0/inst/ap_CS_fsm_state54
    SLICE_X19Y6          FDRE                                         r  design_1_i/eucDis32_float_0/inst/ap_CS_fsm_reg[54]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.341     0.341    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y15       BUFG (Prop_bufg_I_O)         0.029     0.370 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2242, routed)        0.831     1.201    design_1_i/eucDis32_float_0/inst/ap_clk
    SLICE_X19Y6          FDRE                                         r  design_1_i/eucDis32_float_0/inst/ap_CS_fsm_reg[54]/C
                         clock pessimism             -0.034     1.167    
    SLICE_X19Y6          FDRE (Hold_fdre_C_D)         0.047     1.214    design_1_i/eucDis32_float_0/inst/ap_CS_fsm_reg[54]
  -------------------------------------------------------------------
                         required time                         -1.214    
                         arrival time                           1.279    
  -------------------------------------------------------------------
                         slack                                  0.065    

Slack (MET) :             0.069ns  (arrival time - required time)
  Source:                 design_1_i/eucDis32_float_0/inst/ap_CS_fsm_reg[285]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@7.000ns period=14.000ns})
  Destination:            design_1_i/eucDis32_float_0/inst/ap_CS_fsm_reg[286]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@7.000ns period=14.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.399ns  (logic 0.164ns (41.110%)  route 0.235ns (58.890%))
  Logic Levels:           0  
  Clock Path Skew:        0.260ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.198ns
    Source Clock Delay      (SCD):    0.904ns
    Clock Pessimism Removal (CPR):    0.034ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.315     0.315    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y15       BUFG (Prop_bufg_I_O)         0.026     0.341 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2242, routed)        0.563     0.904    design_1_i/eucDis32_float_0/inst/ap_clk
    SLICE_X16Y4          FDRE                                         r  design_1_i/eucDis32_float_0/inst/ap_CS_fsm_reg[285]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X16Y4          FDRE (Prop_fdre_C_Q)         0.164     1.067 r  design_1_i/eucDis32_float_0/inst/ap_CS_fsm_reg[285]/Q
                         net (fo=2, routed)           0.235     1.302    design_1_i/eucDis32_float_0/inst/ap_CS_fsm_reg_n_0_[285]
    SLICE_X22Y4          FDRE                                         r  design_1_i/eucDis32_float_0/inst/ap_CS_fsm_reg[286]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.341     0.341    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y15       BUFG (Prop_bufg_I_O)         0.029     0.370 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2242, routed)        0.828     1.198    design_1_i/eucDis32_float_0/inst/ap_clk
    SLICE_X22Y4          FDRE                                         r  design_1_i/eucDis32_float_0/inst/ap_CS_fsm_reg[286]/C
                         clock pessimism             -0.034     1.164    
    SLICE_X22Y4          FDRE (Hold_fdre_C_D)         0.070     1.234    design_1_i/eucDis32_float_0/inst/ap_CS_fsm_reg[286]
  -------------------------------------------------------------------
                         required time                         -1.234    
                         arrival time                           1.302    
  -------------------------------------------------------------------
                         slack                                  0.069    

Slack (MET) :             0.073ns  (arrival time - required time)
  Source:                 design_1_i/eucDis32_float_0/inst/ap_CS_fsm_reg[166]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@7.000ns period=14.000ns})
  Destination:            design_1_i/eucDis32_float_0/inst/ap_CS_fsm_reg[167]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@7.000ns period=14.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.403ns  (logic 0.141ns (34.973%)  route 0.262ns (65.027%))
  Logic Levels:           0  
  Clock Path Skew:        0.260ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.198ns
    Source Clock Delay      (SCD):    0.904ns
    Clock Pessimism Removal (CPR):    0.034ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.315     0.315    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y15       BUFG (Prop_bufg_I_O)         0.026     0.341 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2242, routed)        0.563     0.904    design_1_i/eucDis32_float_0/inst/ap_clk
    SLICE_X15Y3          FDRE                                         r  design_1_i/eucDis32_float_0/inst/ap_CS_fsm_reg[166]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X15Y3          FDRE (Prop_fdre_C_Q)         0.141     1.044 r  design_1_i/eucDis32_float_0/inst/ap_CS_fsm_reg[166]/Q
                         net (fo=9, routed)           0.262     1.307    design_1_i/eucDis32_float_0/inst/ap_CS_fsm_state167
    SLICE_X23Y5          FDRE                                         r  design_1_i/eucDis32_float_0/inst/ap_CS_fsm_reg[167]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.341     0.341    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y15       BUFG (Prop_bufg_I_O)         0.029     0.370 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2242, routed)        0.828     1.198    design_1_i/eucDis32_float_0/inst/ap_clk
    SLICE_X23Y5          FDRE                                         r  design_1_i/eucDis32_float_0/inst/ap_CS_fsm_reg[167]/C
                         clock pessimism             -0.034     1.164    
    SLICE_X23Y5          FDRE (Hold_fdre_C_D)         0.070     1.234    design_1_i/eucDis32_float_0/inst/ap_CS_fsm_reg[167]
  -------------------------------------------------------------------
                         required time                         -1.234    
                         arrival time                           1.307    
  -------------------------------------------------------------------
                         slack                                  0.073    

Slack (MET) :             0.074ns  (arrival time - required time)
  Source:                 design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/m_payload_i_reg[59]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@7.000ns period=14.000ns})
  Destination:            design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/s_awid_r_reg[9]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@7.000ns period=14.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.366ns  (logic 0.128ns (35.014%)  route 0.238ns (64.986%))
  Logic Levels:           0  
  Clock Path Skew:        0.270ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.224ns
    Source Clock Delay      (SCD):    0.925ns
    Clock Pessimism Removal (CPR):    0.029ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.315     0.315    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y15       BUFG (Prop_bufg_I_O)         0.026     0.341 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2242, routed)        0.584     0.925    design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/aclk
    SLICE_X2Y50          FDRE                                         r  design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/m_payload_i_reg[59]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y50          FDRE (Prop_fdre_C_Q)         0.128     1.053 r  design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/m_payload_i_reg[59]/Q
                         net (fo=1, routed)           0.238     1.290    design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/s_awid_r_reg[11]_0[28]
    SLICE_X3Y49          FDRE                                         r  design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/s_awid_r_reg[9]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.341     0.341    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y15       BUFG (Prop_bufg_I_O)         0.029     0.370 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2242, routed)        0.854     1.224    design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/aclk
    SLICE_X3Y49          FDRE                                         r  design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/s_awid_r_reg[9]/C
                         clock pessimism             -0.029     1.195    
    SLICE_X3Y49          FDRE (Hold_fdre_C_D)         0.021     1.216    design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/s_awid_r_reg[9]
  -------------------------------------------------------------------
                         required time                         -1.216    
                         arrival time                           1.290    
  -------------------------------------------------------------------
                         slack                                  0.074    

Slack (MET) :             0.077ns  (arrival time - required time)
  Source:                 design_1_i/eucDis32_float_0/inst/faddfsub_32ns_32ns_32_5_full_dsp_1_U1/din0_buf1_reg[8]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@7.000ns period=14.000ns})
  Destination:            design_1_i/eucDis32_float_0/inst/faddfsub_32ns_32ns_32_5_full_dsp_1_U1/eucDis32_float_faddfsub_32ns_32ns_32_5_full_dsp_1_ip_u/inst/i_synth/ADDSUB_OP.ADDSUB/DSP.OP/A_IP_DELAY/i_pipe/opt_has_pipe.first_q_reg[8]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@7.000ns period=14.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.409ns  (logic 0.141ns (34.484%)  route 0.268ns (65.516%))
  Logic Levels:           0  
  Clock Path Skew:        0.261ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.198ns
    Source Clock Delay      (SCD):    0.903ns
    Clock Pessimism Removal (CPR):    0.034ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.315     0.315    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y15       BUFG (Prop_bufg_I_O)         0.026     0.341 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2242, routed)        0.562     0.903    design_1_i/eucDis32_float_0/inst/faddfsub_32ns_32ns_32_5_full_dsp_1_U1/ap_clk
    SLICE_X15Y8          FDRE                                         r  design_1_i/eucDis32_float_0/inst/faddfsub_32ns_32ns_32_5_full_dsp_1_U1/din0_buf1_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X15Y8          FDRE (Prop_fdre_C_Q)         0.141     1.044 r  design_1_i/eucDis32_float_0/inst/faddfsub_32ns_32ns_32_5_full_dsp_1_U1/din0_buf1_reg[8]/Q
                         net (fo=4, routed)           0.268     1.311    design_1_i/eucDis32_float_0/inst/faddfsub_32ns_32ns_32_5_full_dsp_1_U1/eucDis32_float_faddfsub_32ns_32ns_32_5_full_dsp_1_ip_u/inst/i_synth/ADDSUB_OP.ADDSUB/DSP.OP/A_IP_DELAY/i_pipe/s_axis_a_tdata[8]
    SLICE_X25Y6          FDRE                                         r  design_1_i/eucDis32_float_0/inst/faddfsub_32ns_32ns_32_5_full_dsp_1_U1/eucDis32_float_faddfsub_32ns_32ns_32_5_full_dsp_1_ip_u/inst/i_synth/ADDSUB_OP.ADDSUB/DSP.OP/A_IP_DELAY/i_pipe/opt_has_pipe.first_q_reg[8]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.341     0.341    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y15       BUFG (Prop_bufg_I_O)         0.029     0.370 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2242, routed)        0.828     1.198    design_1_i/eucDis32_float_0/inst/faddfsub_32ns_32ns_32_5_full_dsp_1_U1/eucDis32_float_faddfsub_32ns_32ns_32_5_full_dsp_1_ip_u/inst/i_synth/ADDSUB_OP.ADDSUB/DSP.OP/A_IP_DELAY/i_pipe/aclk
    SLICE_X25Y6          FDRE                                         r  design_1_i/eucDis32_float_0/inst/faddfsub_32ns_32ns_32_5_full_dsp_1_U1/eucDis32_float_faddfsub_32ns_32ns_32_5_full_dsp_1_ip_u/inst/i_synth/ADDSUB_OP.ADDSUB/DSP.OP/A_IP_DELAY/i_pipe/opt_has_pipe.first_q_reg[8]/C
                         clock pessimism             -0.034     1.164    
    SLICE_X25Y6          FDRE (Hold_fdre_C_D)         0.070     1.234    design_1_i/eucDis32_float_0/inst/faddfsub_32ns_32ns_32_5_full_dsp_1_U1/eucDis32_float_faddfsub_32ns_32ns_32_5_full_dsp_1_ip_u/inst/i_synth/ADDSUB_OP.ADDSUB/DSP.OP/A_IP_DELAY/i_pipe/opt_has_pipe.first_q_reg[8]
  -------------------------------------------------------------------
                         required time                         -1.234    
                         arrival time                           1.311    
  -------------------------------------------------------------------
                         slack                                  0.077    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk_fpga_0
Waveform(ns):       { 0.000 7.000 }
Period(ns):         14.000
Sources:            { design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0] }

Check Type        Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location     Pin
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.944         14.000      11.056     RAMB36_X0Y6  design_1_i/eucDis32_float_0/inst/control_s_axi_U/int_A_0/mem_reg/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.944         14.000      11.056     RAMB36_X1Y5  design_1_i/eucDis32_float_0/inst/control_s_axi_U/int_A_1/mem_reg/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.944         14.000      11.056     RAMB36_X1Y1  design_1_i/eucDis32_float_0/inst/control_s_axi_U/int_A_10/mem_reg/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.944         14.000      11.056     RAMB36_X2Y0  design_1_i/eucDis32_float_0/inst/control_s_axi_U/int_A_11/mem_reg/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.944         14.000      11.056     RAMB36_X1Y0  design_1_i/eucDis32_float_0/inst/control_s_axi_U/int_A_12/mem_reg/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.944         14.000      11.056     RAMB36_X0Y0  design_1_i/eucDis32_float_0/inst/control_s_axi_U/int_A_13/mem_reg/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.944         14.000      11.056     RAMB36_X2Y3  design_1_i/eucDis32_float_0/inst/control_s_axi_U/int_A_14/mem_reg/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.944         14.000      11.056     RAMB36_X2Y2  design_1_i/eucDis32_float_0/inst/control_s_axi_U/int_A_15/mem_reg/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.944         14.000      11.056     RAMB36_X0Y4  design_1_i/eucDis32_float_0/inst/control_s_axi_U/int_A_2/mem_reg/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.944         14.000      11.056     RAMB36_X0Y5  design_1_i/eucDis32_float_0/inst/control_s_axi_U/int_A_3/mem_reg/CLKARDCLK
Low Pulse Width   Slow    SRL16E/CLK          n/a            0.980         7.000       6.020      SLICE_X0Y19  design_1_i/eucDis32_float_0/inst/fsqrt_32ns_32ns_32_16_no_dsp_1_U4/eucDis32_float_fsqrt_32ns_32ns_32_16_no_dsp_1_ip_u/inst/i_synth/SQRT_OP.SPD.OP/i_mant_calc.EXP/EXP_SIG_DEL/i_pipe/opt_has_pipe.i_pipe[12].pipe_reg[12][0]_srl11/CLK
Low Pulse Width   Fast    SRL16E/CLK          n/a            0.980         7.000       6.020      SLICE_X0Y19  design_1_i/eucDis32_float_0/inst/fsqrt_32ns_32ns_32_16_no_dsp_1_U4/eucDis32_float_fsqrt_32ns_32ns_32_16_no_dsp_1_ip_u/inst/i_synth/SQRT_OP.SPD.OP/i_mant_calc.EXP/EXP_SIG_DEL/i_pipe/opt_has_pipe.i_pipe[12].pipe_reg[12][0]_srl11/CLK
Low Pulse Width   Slow    SRL16E/CLK          n/a            0.980         7.000       6.020      SLICE_X0Y19  design_1_i/eucDis32_float_0/inst/fsqrt_32ns_32ns_32_16_no_dsp_1_U4/eucDis32_float_fsqrt_32ns_32ns_32_16_no_dsp_1_ip_u/inst/i_synth/SQRT_OP.SPD.OP/i_mant_calc.EXP/EXP_SIG_DEL/i_pipe/opt_has_pipe.i_pipe[12].pipe_reg[12][1]_srl11/CLK
Low Pulse Width   Fast    SRL16E/CLK          n/a            0.980         7.000       6.020      SLICE_X0Y19  design_1_i/eucDis32_float_0/inst/fsqrt_32ns_32ns_32_16_no_dsp_1_U4/eucDis32_float_fsqrt_32ns_32ns_32_16_no_dsp_1_ip_u/inst/i_synth/SQRT_OP.SPD.OP/i_mant_calc.EXP/EXP_SIG_DEL/i_pipe/opt_has_pipe.i_pipe[12].pipe_reg[12][1]_srl11/CLK
Low Pulse Width   Slow    SRL16E/CLK          n/a            0.980         7.000       6.020      SLICE_X0Y19  design_1_i/eucDis32_float_0/inst/fsqrt_32ns_32ns_32_16_no_dsp_1_U4/eucDis32_float_fsqrt_32ns_32ns_32_16_no_dsp_1_ip_u/inst/i_synth/SQRT_OP.SPD.OP/i_mant_calc.EXP/EXP_SIG_DEL/i_pipe/opt_has_pipe.i_pipe[12].pipe_reg[12][2]_srl11/CLK
Low Pulse Width   Fast    SRL16E/CLK          n/a            0.980         7.000       6.020      SLICE_X0Y19  design_1_i/eucDis32_float_0/inst/fsqrt_32ns_32ns_32_16_no_dsp_1_U4/eucDis32_float_fsqrt_32ns_32ns_32_16_no_dsp_1_ip_u/inst/i_synth/SQRT_OP.SPD.OP/i_mant_calc.EXP/EXP_SIG_DEL/i_pipe/opt_has_pipe.i_pipe[12].pipe_reg[12][2]_srl11/CLK
Low Pulse Width   Slow    SRL16E/CLK          n/a            0.980         7.000       6.020      SLICE_X0Y19  design_1_i/eucDis32_float_0/inst/fsqrt_32ns_32ns_32_16_no_dsp_1_U4/eucDis32_float_fsqrt_32ns_32ns_32_16_no_dsp_1_ip_u/inst/i_synth/SQRT_OP.SPD.OP/i_mant_calc.EXP/EXP_SIG_DEL/i_pipe/opt_has_pipe.i_pipe[12].pipe_reg[12][3]_srl11/CLK
Low Pulse Width   Fast    SRL16E/CLK          n/a            0.980         7.000       6.020      SLICE_X0Y19  design_1_i/eucDis32_float_0/inst/fsqrt_32ns_32ns_32_16_no_dsp_1_U4/eucDis32_float_fsqrt_32ns_32ns_32_16_no_dsp_1_ip_u/inst/i_synth/SQRT_OP.SPD.OP/i_mant_calc.EXP/EXP_SIG_DEL/i_pipe/opt_has_pipe.i_pipe[12].pipe_reg[12][3]_srl11/CLK
Low Pulse Width   Slow    SRL16E/CLK          n/a            0.980         7.000       6.020      SLICE_X0Y19  design_1_i/eucDis32_float_0/inst/fsqrt_32ns_32ns_32_16_no_dsp_1_U4/eucDis32_float_fsqrt_32ns_32ns_32_16_no_dsp_1_ip_u/inst/i_synth/SQRT_OP.SPD.OP/i_mant_calc.EXP/EXP_SIG_DEL/i_pipe/opt_has_pipe.i_pipe[12].pipe_reg[12][4]_srl11/CLK
Low Pulse Width   Fast    SRL16E/CLK          n/a            0.980         7.000       6.020      SLICE_X0Y19  design_1_i/eucDis32_float_0/inst/fsqrt_32ns_32ns_32_16_no_dsp_1_U4/eucDis32_float_fsqrt_32ns_32ns_32_16_no_dsp_1_ip_u/inst/i_synth/SQRT_OP.SPD.OP/i_mant_calc.EXP/EXP_SIG_DEL/i_pipe/opt_has_pipe.i_pipe[12].pipe_reg[12][4]_srl11/CLK
High Pulse Width  Slow    SRL16E/CLK          n/a            0.980         7.000       6.020      SLICE_X0Y19  design_1_i/eucDis32_float_0/inst/fsqrt_32ns_32ns_32_16_no_dsp_1_U4/eucDis32_float_fsqrt_32ns_32ns_32_16_no_dsp_1_ip_u/inst/i_synth/SQRT_OP.SPD.OP/i_mant_calc.EXP/EXP_SIG_DEL/i_pipe/opt_has_pipe.i_pipe[12].pipe_reg[12][0]_srl11/CLK
High Pulse Width  Fast    SRL16E/CLK          n/a            0.980         7.000       6.020      SLICE_X0Y19  design_1_i/eucDis32_float_0/inst/fsqrt_32ns_32ns_32_16_no_dsp_1_U4/eucDis32_float_fsqrt_32ns_32ns_32_16_no_dsp_1_ip_u/inst/i_synth/SQRT_OP.SPD.OP/i_mant_calc.EXP/EXP_SIG_DEL/i_pipe/opt_has_pipe.i_pipe[12].pipe_reg[12][0]_srl11/CLK
High Pulse Width  Slow    SRL16E/CLK          n/a            0.980         7.000       6.020      SLICE_X0Y19  design_1_i/eucDis32_float_0/inst/fsqrt_32ns_32ns_32_16_no_dsp_1_U4/eucDis32_float_fsqrt_32ns_32ns_32_16_no_dsp_1_ip_u/inst/i_synth/SQRT_OP.SPD.OP/i_mant_calc.EXP/EXP_SIG_DEL/i_pipe/opt_has_pipe.i_pipe[12].pipe_reg[12][1]_srl11/CLK
High Pulse Width  Fast    SRL16E/CLK          n/a            0.980         7.000       6.020      SLICE_X0Y19  design_1_i/eucDis32_float_0/inst/fsqrt_32ns_32ns_32_16_no_dsp_1_U4/eucDis32_float_fsqrt_32ns_32ns_32_16_no_dsp_1_ip_u/inst/i_synth/SQRT_OP.SPD.OP/i_mant_calc.EXP/EXP_SIG_DEL/i_pipe/opt_has_pipe.i_pipe[12].pipe_reg[12][1]_srl11/CLK
High Pulse Width  Slow    SRL16E/CLK          n/a            0.980         7.000       6.020      SLICE_X0Y19  design_1_i/eucDis32_float_0/inst/fsqrt_32ns_32ns_32_16_no_dsp_1_U4/eucDis32_float_fsqrt_32ns_32ns_32_16_no_dsp_1_ip_u/inst/i_synth/SQRT_OP.SPD.OP/i_mant_calc.EXP/EXP_SIG_DEL/i_pipe/opt_has_pipe.i_pipe[12].pipe_reg[12][2]_srl11/CLK
High Pulse Width  Fast    SRL16E/CLK          n/a            0.980         7.000       6.020      SLICE_X0Y19  design_1_i/eucDis32_float_0/inst/fsqrt_32ns_32ns_32_16_no_dsp_1_U4/eucDis32_float_fsqrt_32ns_32ns_32_16_no_dsp_1_ip_u/inst/i_synth/SQRT_OP.SPD.OP/i_mant_calc.EXP/EXP_SIG_DEL/i_pipe/opt_has_pipe.i_pipe[12].pipe_reg[12][2]_srl11/CLK
High Pulse Width  Slow    SRL16E/CLK          n/a            0.980         7.000       6.020      SLICE_X0Y19  design_1_i/eucDis32_float_0/inst/fsqrt_32ns_32ns_32_16_no_dsp_1_U4/eucDis32_float_fsqrt_32ns_32ns_32_16_no_dsp_1_ip_u/inst/i_synth/SQRT_OP.SPD.OP/i_mant_calc.EXP/EXP_SIG_DEL/i_pipe/opt_has_pipe.i_pipe[12].pipe_reg[12][3]_srl11/CLK
High Pulse Width  Fast    SRL16E/CLK          n/a            0.980         7.000       6.020      SLICE_X0Y19  design_1_i/eucDis32_float_0/inst/fsqrt_32ns_32ns_32_16_no_dsp_1_U4/eucDis32_float_fsqrt_32ns_32ns_32_16_no_dsp_1_ip_u/inst/i_synth/SQRT_OP.SPD.OP/i_mant_calc.EXP/EXP_SIG_DEL/i_pipe/opt_has_pipe.i_pipe[12].pipe_reg[12][3]_srl11/CLK
High Pulse Width  Slow    SRL16E/CLK          n/a            0.980         7.000       6.020      SLICE_X0Y19  design_1_i/eucDis32_float_0/inst/fsqrt_32ns_32ns_32_16_no_dsp_1_U4/eucDis32_float_fsqrt_32ns_32ns_32_16_no_dsp_1_ip_u/inst/i_synth/SQRT_OP.SPD.OP/i_mant_calc.EXP/EXP_SIG_DEL/i_pipe/opt_has_pipe.i_pipe[12].pipe_reg[12][4]_srl11/CLK
High Pulse Width  Fast    SRL16E/CLK          n/a            0.980         7.000       6.020      SLICE_X0Y19  design_1_i/eucDis32_float_0/inst/fsqrt_32ns_32ns_32_16_no_dsp_1_U4/eucDis32_float_fsqrt_32ns_32ns_32_16_no_dsp_1_ip_u/inst/i_synth/SQRT_OP.SPD.OP/i_mant_calc.EXP/EXP_SIG_DEL/i_pipe/opt_has_pipe.i_pipe[12].pipe_reg[12][4]_srl11/CLK



