Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.
--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2018.2 (win64) Build 2258646 Thu Jun 14 20:03:12 MDT 2018
| Date         : Sun Oct 14 12:03:35 2018
| Host         : DESKTOP-3VDLSPS running 64-bit major release  (build 9200)
| Command      : report_timing_summary -max_paths 10 -file challenge_8_timing_summary_routed.rpt -pb challenge_8_timing_summary_routed.pb -rpx challenge_8_timing_summary_routed.rpx -warn_on_violation
| Design       : challenge_8
| Device       : 7z007s-clg400
| Speed File   : -1  PRODUCTION 1.11 2016-07-27
--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  false

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        



check_timing report

Table of Contents
-----------------
1. checking no_clock
2. checking constant_clock
3. checking pulse_width_clock
4. checking unconstrained_internal_endpoints
5. checking no_input_delay
6. checking no_output_delay
7. checking multiple_clock
8. checking generated_clocks
9. checking loops
10. checking partial_input_delay
11. checking partial_output_delay
12. checking latch_loops

1. checking no_clock
--------------------
 There are 8 register/latch pins with no clock driven by root clock pin: SVD_CLK/o_Out_reg/Q (HIGH)


2. checking constant_clock
--------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock
-----------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints
--------------------------------------------
 There are 8 pins that are not constrained for maximum delay. (HIGH)

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay
--------------------------
 There are 8 input ports with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay
---------------------------
 There are 11 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock
--------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks
----------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops
-----------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay
--------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay
---------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops
------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
     18.815        0.000                      0                   33        0.243        0.000                      0                   33        3.500        0.000                       0                    41  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock        Waveform(ns)       Period(ns)      Frequency(MHz)
-----        ------------       ----------      --------------
sys_clk_pin  {0.000 4.000}      23.000          43.478          


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
sys_clk_pin        18.815        0.000                      0                   33        0.243        0.000                      0                   33        3.500        0.000                       0                    41  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  sys_clk_pin
  To Clock:  sys_clk_pin

Setup :            0  Failing Endpoints,  Worst Slack       18.815ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.243ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        3.500ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             18.815ns  (required time - arrival time)
  Source:                 SVD_CLK/r_Count_reg[6]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=23.000ns})
  Destination:            SVD_CLK/r_Count_reg[31]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=23.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            23.000ns  (sys_clk_pin rise@23.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.989ns  (logic 0.828ns (20.759%)  route 3.161ns (79.241%))
  Logic Levels:           3  (LUT4=1 LUT5=2)
  Clock Path Skew:        -0.193ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.922ns = ( 27.922 - 23.000 ) 
    Source Clock Delay      (SCD):    5.391ns
    Clock Pessimism Removal (CPR):    0.276ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  i_CLK (IN)
                         net (fo=0)                   0.000     0.000    i_CLK
    H16                  IBUF (Prop_ibuf_I_O)         1.457     1.457 r  i_CLK_IBUF_inst/O
                         net (fo=1, routed)           2.076     3.533    i_CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     3.634 r  i_CLK_IBUF_BUFG_inst/O
                         net (fo=40, routed)          1.757     5.391    SVD_CLK/i_CLK_IBUF_BUFG
    SLICE_X41Y44         FDCE                                         r  SVD_CLK/r_Count_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X41Y44         FDCE (Prop_fdce_C_Q)         0.456     5.847 f  SVD_CLK/r_Count_reg[6]/Q
                         net (fo=2, routed)           0.872     6.719    SVD_CLK/r_Count[6]
    SLICE_X41Y44         LUT4 (Prop_lut4_I2_O)        0.124     6.843 r  SVD_CLK/r_Count[31]_i_8/O
                         net (fo=1, routed)           0.403     7.246    SVD_CLK/r_Count[31]_i_8_n_0
    SLICE_X41Y43         LUT5 (Prop_lut5_I4_O)        0.124     7.370 r  SVD_CLK/r_Count[31]_i_4/O
                         net (fo=32, routed)          1.886     9.256    SVD_CLK/r_Count[31]_i_4_n_0
    SLICE_X41Y50         LUT5 (Prop_lut5_I2_O)        0.124     9.380 r  SVD_CLK/r_Count[31]_i_1/O
                         net (fo=1, routed)           0.000     9.380    SVD_CLK/r_Count_0[31]
    SLICE_X41Y50         FDCE                                         r  SVD_CLK/r_Count_reg[31]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     23.000    23.000 r  
    H16                                               0.000    23.000 r  i_CLK (IN)
                         net (fo=0)                   0.000    23.000    i_CLK
    H16                  IBUF (Prop_ibuf_I_O)         1.387    24.387 r  i_CLK_IBUF_inst/O
                         net (fo=1, routed)           1.880    26.267    i_CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    26.358 r  i_CLK_IBUF_BUFG_inst/O
                         net (fo=40, routed)          1.564    27.922    SVD_CLK/i_CLK_IBUF_BUFG
    SLICE_X41Y50         FDCE                                         r  SVD_CLK/r_Count_reg[31]/C
                         clock pessimism              0.276    28.198    
                         clock uncertainty           -0.035    28.163    
    SLICE_X41Y50         FDCE (Setup_fdce_C_D)        0.032    28.195    SVD_CLK/r_Count_reg[31]
  -------------------------------------------------------------------
                         required time                         28.195    
                         arrival time                          -9.380    
  -------------------------------------------------------------------
                         slack                                 18.815    

Slack (MET) :             18.895ns  (required time - arrival time)
  Source:                 SVD_CLK/r_Count_reg[21]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=23.000ns})
  Destination:            SVD_CLK/r_Count_reg[30]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=23.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            23.000ns  (sys_clk_pin rise@23.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.906ns  (logic 0.828ns (21.196%)  route 3.078ns (78.804%))
  Logic Levels:           3  (LUT4=1 LUT5=2)
  Clock Path Skew:        -0.194ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.922ns = ( 27.922 - 23.000 ) 
    Source Clock Delay      (SCD):    5.392ns
    Clock Pessimism Removal (CPR):    0.276ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  i_CLK (IN)
                         net (fo=0)                   0.000     0.000    i_CLK
    H16                  IBUF (Prop_ibuf_I_O)         1.457     1.457 r  i_CLK_IBUF_inst/O
                         net (fo=1, routed)           2.076     3.533    i_CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     3.634 r  i_CLK_IBUF_BUFG_inst/O
                         net (fo=40, routed)          1.758     5.392    SVD_CLK/i_CLK_IBUF_BUFG
    SLICE_X41Y48         FDCE                                         r  SVD_CLK/r_Count_reg[21]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X41Y48         FDCE (Prop_fdce_C_Q)         0.456     5.848 f  SVD_CLK/r_Count_reg[21]/Q
                         net (fo=2, routed)           0.823     6.671    SVD_CLK/r_Count[21]
    SLICE_X41Y47         LUT4 (Prop_lut4_I0_O)        0.124     6.795 r  SVD_CLK/r_Count[31]_i_6/O
                         net (fo=1, routed)           0.505     7.300    SVD_CLK/r_Count[31]_i_6_n_0
    SLICE_X41Y46         LUT5 (Prop_lut5_I4_O)        0.124     7.424 r  SVD_CLK/r_Count[31]_i_2/O
                         net (fo=32, routed)          1.751     9.175    SVD_CLK/r_Count[31]_i_2_n_0
    SLICE_X41Y50         LUT5 (Prop_lut5_I0_O)        0.124     9.299 r  SVD_CLK/r_Count[30]_i_1/O
                         net (fo=1, routed)           0.000     9.299    SVD_CLK/r_Count_0[30]
    SLICE_X41Y50         FDCE                                         r  SVD_CLK/r_Count_reg[30]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     23.000    23.000 r  
    H16                                               0.000    23.000 r  i_CLK (IN)
                         net (fo=0)                   0.000    23.000    i_CLK
    H16                  IBUF (Prop_ibuf_I_O)         1.387    24.387 r  i_CLK_IBUF_inst/O
                         net (fo=1, routed)           1.880    26.267    i_CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    26.358 r  i_CLK_IBUF_BUFG_inst/O
                         net (fo=40, routed)          1.564    27.922    SVD_CLK/i_CLK_IBUF_BUFG
    SLICE_X41Y50         FDCE                                         r  SVD_CLK/r_Count_reg[30]/C
                         clock pessimism              0.276    28.198    
                         clock uncertainty           -0.035    28.163    
    SLICE_X41Y50         FDCE (Setup_fdce_C_D)        0.031    28.194    SVD_CLK/r_Count_reg[30]
  -------------------------------------------------------------------
                         required time                         28.194    
                         arrival time                          -9.299    
  -------------------------------------------------------------------
                         slack                                 18.895    

Slack (MET) :             18.906ns  (required time - arrival time)
  Source:                 SVD_CLK/r_Count_reg[21]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=23.000ns})
  Destination:            SVD_CLK/r_Count_reg[29]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=23.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            23.000ns  (sys_clk_pin rise@23.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.895ns  (logic 0.828ns (21.256%)  route 3.067ns (78.744%))
  Logic Levels:           3  (LUT4=1 LUT5=2)
  Clock Path Skew:        -0.194ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.922ns = ( 27.922 - 23.000 ) 
    Source Clock Delay      (SCD):    5.392ns
    Clock Pessimism Removal (CPR):    0.276ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  i_CLK (IN)
                         net (fo=0)                   0.000     0.000    i_CLK
    H16                  IBUF (Prop_ibuf_I_O)         1.457     1.457 r  i_CLK_IBUF_inst/O
                         net (fo=1, routed)           2.076     3.533    i_CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     3.634 r  i_CLK_IBUF_BUFG_inst/O
                         net (fo=40, routed)          1.758     5.392    SVD_CLK/i_CLK_IBUF_BUFG
    SLICE_X41Y48         FDCE                                         r  SVD_CLK/r_Count_reg[21]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X41Y48         FDCE (Prop_fdce_C_Q)         0.456     5.848 f  SVD_CLK/r_Count_reg[21]/Q
                         net (fo=2, routed)           0.823     6.671    SVD_CLK/r_Count[21]
    SLICE_X41Y47         LUT4 (Prop_lut4_I0_O)        0.124     6.795 r  SVD_CLK/r_Count[31]_i_6/O
                         net (fo=1, routed)           0.505     7.300    SVD_CLK/r_Count[31]_i_6_n_0
    SLICE_X41Y46         LUT5 (Prop_lut5_I4_O)        0.124     7.424 r  SVD_CLK/r_Count[31]_i_2/O
                         net (fo=32, routed)          1.740     9.164    SVD_CLK/r_Count[31]_i_2_n_0
    SLICE_X41Y50         LUT5 (Prop_lut5_I0_O)        0.124     9.288 r  SVD_CLK/r_Count[29]_i_1/O
                         net (fo=1, routed)           0.000     9.288    SVD_CLK/r_Count_0[29]
    SLICE_X41Y50         FDCE                                         r  SVD_CLK/r_Count_reg[29]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     23.000    23.000 r  
    H16                                               0.000    23.000 r  i_CLK (IN)
                         net (fo=0)                   0.000    23.000    i_CLK
    H16                  IBUF (Prop_ibuf_I_O)         1.387    24.387 r  i_CLK_IBUF_inst/O
                         net (fo=1, routed)           1.880    26.267    i_CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    26.358 r  i_CLK_IBUF_BUFG_inst/O
                         net (fo=40, routed)          1.564    27.922    SVD_CLK/i_CLK_IBUF_BUFG
    SLICE_X41Y50         FDCE                                         r  SVD_CLK/r_Count_reg[29]/C
                         clock pessimism              0.276    28.198    
                         clock uncertainty           -0.035    28.163    
    SLICE_X41Y50         FDCE (Setup_fdce_C_D)        0.031    28.194    SVD_CLK/r_Count_reg[29]
  -------------------------------------------------------------------
                         required time                         28.194    
                         arrival time                          -9.288    
  -------------------------------------------------------------------
                         slack                                 18.906    

Slack (MET) :             18.989ns  (required time - arrival time)
  Source:                 SVD_CLK/r_Count_reg[6]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=23.000ns})
  Destination:            SVD_CLK/r_Count_reg[28]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=23.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            23.000ns  (sys_clk_pin rise@23.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.983ns  (logic 0.828ns (20.791%)  route 3.155ns (79.209%))
  Logic Levels:           3  (LUT4=1 LUT5=2)
  Clock Path Skew:        -0.024ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.938ns = ( 27.938 - 23.000 ) 
    Source Clock Delay      (SCD):    5.391ns
    Clock Pessimism Removal (CPR):    0.429ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  i_CLK (IN)
                         net (fo=0)                   0.000     0.000    i_CLK
    H16                  IBUF (Prop_ibuf_I_O)         1.457     1.457 r  i_CLK_IBUF_inst/O
                         net (fo=1, routed)           2.076     3.533    i_CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     3.634 r  i_CLK_IBUF_BUFG_inst/O
                         net (fo=40, routed)          1.757     5.391    SVD_CLK/i_CLK_IBUF_BUFG
    SLICE_X41Y44         FDCE                                         r  SVD_CLK/r_Count_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X41Y44         FDCE (Prop_fdce_C_Q)         0.456     5.847 f  SVD_CLK/r_Count_reg[6]/Q
                         net (fo=2, routed)           0.872     6.719    SVD_CLK/r_Count[6]
    SLICE_X41Y44         LUT4 (Prop_lut4_I2_O)        0.124     6.843 r  SVD_CLK/r_Count[31]_i_8/O
                         net (fo=1, routed)           0.403     7.246    SVD_CLK/r_Count[31]_i_8_n_0
    SLICE_X41Y43         LUT5 (Prop_lut5_I4_O)        0.124     7.370 r  SVD_CLK/r_Count[31]_i_4/O
                         net (fo=32, routed)          1.880     9.250    SVD_CLK/r_Count[31]_i_4_n_0
    SLICE_X41Y49         LUT5 (Prop_lut5_I2_O)        0.124     9.374 r  SVD_CLK/r_Count[28]_i_1/O
                         net (fo=1, routed)           0.000     9.374    SVD_CLK/r_Count_0[28]
    SLICE_X41Y49         FDCE                                         r  SVD_CLK/r_Count_reg[28]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     23.000    23.000 r  
    H16                                               0.000    23.000 r  i_CLK (IN)
                         net (fo=0)                   0.000    23.000    i_CLK
    H16                  IBUF (Prop_ibuf_I_O)         1.387    24.387 r  i_CLK_IBUF_inst/O
                         net (fo=1, routed)           1.880    26.267    i_CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    26.358 r  i_CLK_IBUF_BUFG_inst/O
                         net (fo=40, routed)          1.580    27.938    SVD_CLK/i_CLK_IBUF_BUFG
    SLICE_X41Y49         FDCE                                         r  SVD_CLK/r_Count_reg[28]/C
                         clock pessimism              0.429    28.367    
                         clock uncertainty           -0.035    28.332    
    SLICE_X41Y49         FDCE (Setup_fdce_C_D)        0.031    28.363    SVD_CLK/r_Count_reg[28]
  -------------------------------------------------------------------
                         required time                         28.363    
                         arrival time                          -9.374    
  -------------------------------------------------------------------
                         slack                                 18.989    

Slack (MET) :             19.067ns  (required time - arrival time)
  Source:                 SVD_CLK/r_Count_reg[12]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=23.000ns})
  Destination:            SVD_CLK/r_Count_reg[25]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=23.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            23.000ns  (sys_clk_pin rise@23.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.866ns  (logic 0.828ns (21.416%)  route 3.038ns (78.584%))
  Logic Levels:           3  (LUT4=1 LUT5=2)
  Clock Path Skew:        -0.060ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.938ns = ( 27.938 - 23.000 ) 
    Source Clock Delay      (SCD):    5.389ns
    Clock Pessimism Removal (CPR):    0.391ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  i_CLK (IN)
                         net (fo=0)                   0.000     0.000    i_CLK
    H16                  IBUF (Prop_ibuf_I_O)         1.457     1.457 r  i_CLK_IBUF_inst/O
                         net (fo=1, routed)           2.076     3.533    i_CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     3.634 r  i_CLK_IBUF_BUFG_inst/O
                         net (fo=40, routed)          1.755     5.389    SVD_CLK/i_CLK_IBUF_BUFG
    SLICE_X39Y45         FDCE                                         r  SVD_CLK/r_Count_reg[12]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X39Y45         FDCE (Prop_fdce_C_Q)         0.456     5.845 f  SVD_CLK/r_Count_reg[12]/Q
                         net (fo=2, routed)           1.094     6.939    SVD_CLK/r_Count[12]
    SLICE_X41Y46         LUT4 (Prop_lut4_I1_O)        0.124     7.063 r  SVD_CLK/r_Count[31]_i_9/O
                         net (fo=1, routed)           0.403     7.466    SVD_CLK/r_Count[31]_i_9_n_0
    SLICE_X41Y45         LUT5 (Prop_lut5_I4_O)        0.124     7.590 r  SVD_CLK/r_Count[31]_i_5/O
                         net (fo=32, routed)          1.541     9.131    SVD_CLK/r_Count[31]_i_5_n_0
    SLICE_X41Y49         LUT5 (Prop_lut5_I3_O)        0.124     9.255 r  SVD_CLK/r_Count[25]_i_1/O
                         net (fo=1, routed)           0.000     9.255    SVD_CLK/r_Count_0[25]
    SLICE_X41Y49         FDCE                                         r  SVD_CLK/r_Count_reg[25]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     23.000    23.000 r  
    H16                                               0.000    23.000 r  i_CLK (IN)
                         net (fo=0)                   0.000    23.000    i_CLK
    H16                  IBUF (Prop_ibuf_I_O)         1.387    24.387 r  i_CLK_IBUF_inst/O
                         net (fo=1, routed)           1.880    26.267    i_CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    26.358 r  i_CLK_IBUF_BUFG_inst/O
                         net (fo=40, routed)          1.580    27.938    SVD_CLK/i_CLK_IBUF_BUFG
    SLICE_X41Y49         FDCE                                         r  SVD_CLK/r_Count_reg[25]/C
                         clock pessimism              0.391    28.329    
                         clock uncertainty           -0.035    28.294    
    SLICE_X41Y49         FDCE (Setup_fdce_C_D)        0.029    28.323    SVD_CLK/r_Count_reg[25]
  -------------------------------------------------------------------
                         required time                         28.323    
                         arrival time                          -9.255    
  -------------------------------------------------------------------
                         slack                                 19.067    

Slack (MET) :             19.086ns  (required time - arrival time)
  Source:                 SVD_CLK/r_Count_reg[21]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=23.000ns})
  Destination:            SVD_CLK/r_Count_reg[26]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=23.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            23.000ns  (sys_clk_pin rise@23.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.884ns  (logic 0.828ns (21.317%)  route 3.056ns (78.683%))
  Logic Levels:           3  (LUT4=1 LUT5=2)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.938ns = ( 27.938 - 23.000 ) 
    Source Clock Delay      (SCD):    5.392ns
    Clock Pessimism Removal (CPR):    0.429ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  i_CLK (IN)
                         net (fo=0)                   0.000     0.000    i_CLK
    H16                  IBUF (Prop_ibuf_I_O)         1.457     1.457 r  i_CLK_IBUF_inst/O
                         net (fo=1, routed)           2.076     3.533    i_CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     3.634 r  i_CLK_IBUF_BUFG_inst/O
                         net (fo=40, routed)          1.758     5.392    SVD_CLK/i_CLK_IBUF_BUFG
    SLICE_X41Y48         FDCE                                         r  SVD_CLK/r_Count_reg[21]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X41Y48         FDCE (Prop_fdce_C_Q)         0.456     5.848 f  SVD_CLK/r_Count_reg[21]/Q
                         net (fo=2, routed)           0.823     6.671    SVD_CLK/r_Count[21]
    SLICE_X41Y47         LUT4 (Prop_lut4_I0_O)        0.124     6.795 r  SVD_CLK/r_Count[31]_i_6/O
                         net (fo=1, routed)           0.505     7.300    SVD_CLK/r_Count[31]_i_6_n_0
    SLICE_X41Y46         LUT5 (Prop_lut5_I4_O)        0.124     7.424 r  SVD_CLK/r_Count[31]_i_2/O
                         net (fo=32, routed)          1.729     9.152    SVD_CLK/r_Count[31]_i_2_n_0
    SLICE_X41Y49         LUT5 (Prop_lut5_I0_O)        0.124     9.276 r  SVD_CLK/r_Count[26]_i_1/O
                         net (fo=1, routed)           0.000     9.276    SVD_CLK/r_Count_0[26]
    SLICE_X41Y49         FDCE                                         r  SVD_CLK/r_Count_reg[26]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     23.000    23.000 r  
    H16                                               0.000    23.000 r  i_CLK (IN)
                         net (fo=0)                   0.000    23.000    i_CLK
    H16                  IBUF (Prop_ibuf_I_O)         1.387    24.387 r  i_CLK_IBUF_inst/O
                         net (fo=1, routed)           1.880    26.267    i_CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    26.358 r  i_CLK_IBUF_BUFG_inst/O
                         net (fo=40, routed)          1.580    27.938    SVD_CLK/i_CLK_IBUF_BUFG
    SLICE_X41Y49         FDCE                                         r  SVD_CLK/r_Count_reg[26]/C
                         clock pessimism              0.429    28.367    
                         clock uncertainty           -0.035    28.332    
    SLICE_X41Y49         FDCE (Setup_fdce_C_D)        0.031    28.363    SVD_CLK/r_Count_reg[26]
  -------------------------------------------------------------------
                         required time                         28.363    
                         arrival time                          -9.276    
  -------------------------------------------------------------------
                         slack                                 19.086    

Slack (MET) :             19.126ns  (required time - arrival time)
  Source:                 SVD_CLK/r_Count_reg[21]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=23.000ns})
  Destination:            SVD_CLK/o_Out_reg/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=23.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            23.000ns  (sys_clk_pin rise@23.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.673ns  (logic 0.828ns (22.541%)  route 2.845ns (77.459%))
  Logic Levels:           3  (LUT4=1 LUT5=2)
  Clock Path Skew:        -0.194ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.922ns = ( 27.922 - 23.000 ) 
    Source Clock Delay      (SCD):    5.392ns
    Clock Pessimism Removal (CPR):    0.276ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  i_CLK (IN)
                         net (fo=0)                   0.000     0.000    i_CLK
    H16                  IBUF (Prop_ibuf_I_O)         1.457     1.457 r  i_CLK_IBUF_inst/O
                         net (fo=1, routed)           2.076     3.533    i_CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     3.634 r  i_CLK_IBUF_BUFG_inst/O
                         net (fo=40, routed)          1.758     5.392    SVD_CLK/i_CLK_IBUF_BUFG
    SLICE_X41Y48         FDCE                                         r  SVD_CLK/r_Count_reg[21]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X41Y48         FDCE (Prop_fdce_C_Q)         0.456     5.848 f  SVD_CLK/r_Count_reg[21]/Q
                         net (fo=2, routed)           0.823     6.671    SVD_CLK/r_Count[21]
    SLICE_X41Y47         LUT4 (Prop_lut4_I0_O)        0.124     6.795 r  SVD_CLK/r_Count[31]_i_6/O
                         net (fo=1, routed)           0.505     7.300    SVD_CLK/r_Count[31]_i_6_n_0
    SLICE_X41Y46         LUT5 (Prop_lut5_I4_O)        0.124     7.424 r  SVD_CLK/r_Count[31]_i_2/O
                         net (fo=32, routed)          1.518     8.942    SVD_CLK/r_Count[31]_i_2_n_0
    SLICE_X41Y50         LUT5 (Prop_lut5_I0_O)        0.124     9.066 r  SVD_CLK/o_Out_i_1/O
                         net (fo=1, routed)           0.000     9.066    SVD_CLK/o_Out_i_1_n_0
    SLICE_X41Y50         FDCE                                         r  SVD_CLK/o_Out_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     23.000    23.000 r  
    H16                                               0.000    23.000 r  i_CLK (IN)
                         net (fo=0)                   0.000    23.000    i_CLK
    H16                  IBUF (Prop_ibuf_I_O)         1.387    24.387 r  i_CLK_IBUF_inst/O
                         net (fo=1, routed)           1.880    26.267    i_CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    26.358 r  i_CLK_IBUF_BUFG_inst/O
                         net (fo=40, routed)          1.564    27.922    SVD_CLK/i_CLK_IBUF_BUFG
    SLICE_X41Y50         FDCE                                         r  SVD_CLK/o_Out_reg/C
                         clock pessimism              0.276    28.198    
                         clock uncertainty           -0.035    28.163    
    SLICE_X41Y50         FDCE (Setup_fdce_C_D)        0.029    28.192    SVD_CLK/o_Out_reg
  -------------------------------------------------------------------
                         required time                         28.192    
                         arrival time                          -9.066    
  -------------------------------------------------------------------
                         slack                                 19.126    

Slack (MET) :             19.154ns  (required time - arrival time)
  Source:                 SVD_CLK/r_Count_reg[6]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=23.000ns})
  Destination:            SVD_CLK/r_Count_reg[21]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=23.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            23.000ns  (sys_clk_pin rise@23.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.815ns  (logic 0.828ns (21.701%)  route 2.987ns (78.299%))
  Logic Levels:           3  (LUT4=1 LUT5=2)
  Clock Path Skew:        -0.024ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.938ns = ( 27.938 - 23.000 ) 
    Source Clock Delay      (SCD):    5.391ns
    Clock Pessimism Removal (CPR):    0.429ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  i_CLK (IN)
                         net (fo=0)                   0.000     0.000    i_CLK
    H16                  IBUF (Prop_ibuf_I_O)         1.457     1.457 r  i_CLK_IBUF_inst/O
                         net (fo=1, routed)           2.076     3.533    i_CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     3.634 r  i_CLK_IBUF_BUFG_inst/O
                         net (fo=40, routed)          1.757     5.391    SVD_CLK/i_CLK_IBUF_BUFG
    SLICE_X41Y44         FDCE                                         r  SVD_CLK/r_Count_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X41Y44         FDCE (Prop_fdce_C_Q)         0.456     5.847 f  SVD_CLK/r_Count_reg[6]/Q
                         net (fo=2, routed)           0.872     6.719    SVD_CLK/r_Count[6]
    SLICE_X41Y44         LUT4 (Prop_lut4_I2_O)        0.124     6.843 r  SVD_CLK/r_Count[31]_i_8/O
                         net (fo=1, routed)           0.403     7.246    SVD_CLK/r_Count[31]_i_8_n_0
    SLICE_X41Y43         LUT5 (Prop_lut5_I4_O)        0.124     7.370 r  SVD_CLK/r_Count[31]_i_4/O
                         net (fo=32, routed)          1.713     9.083    SVD_CLK/r_Count[31]_i_4_n_0
    SLICE_X41Y48         LUT5 (Prop_lut5_I2_O)        0.124     9.207 r  SVD_CLK/r_Count[21]_i_1/O
                         net (fo=1, routed)           0.000     9.207    SVD_CLK/r_Count_0[21]
    SLICE_X41Y48         FDCE                                         r  SVD_CLK/r_Count_reg[21]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     23.000    23.000 r  
    H16                                               0.000    23.000 r  i_CLK (IN)
                         net (fo=0)                   0.000    23.000    i_CLK
    H16                  IBUF (Prop_ibuf_I_O)         1.387    24.387 r  i_CLK_IBUF_inst/O
                         net (fo=1, routed)           1.880    26.267    i_CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    26.358 r  i_CLK_IBUF_BUFG_inst/O
                         net (fo=40, routed)          1.580    27.938    SVD_CLK/i_CLK_IBUF_BUFG
    SLICE_X41Y48         FDCE                                         r  SVD_CLK/r_Count_reg[21]/C
                         clock pessimism              0.429    28.367    
                         clock uncertainty           -0.035    28.332    
    SLICE_X41Y48         FDCE (Setup_fdce_C_D)        0.029    28.361    SVD_CLK/r_Count_reg[21]
  -------------------------------------------------------------------
                         required time                         28.361    
                         arrival time                          -9.207    
  -------------------------------------------------------------------
                         slack                                 19.154    

Slack (MET) :             19.156ns  (required time - arrival time)
  Source:                 SVD_CLK/r_Count_reg[6]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=23.000ns})
  Destination:            SVD_CLK/r_Count_reg[27]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=23.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            23.000ns  (sys_clk_pin rise@23.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.815ns  (logic 0.828ns (21.701%)  route 2.987ns (78.299%))
  Logic Levels:           3  (LUT4=1 LUT5=2)
  Clock Path Skew:        -0.024ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.938ns = ( 27.938 - 23.000 ) 
    Source Clock Delay      (SCD):    5.391ns
    Clock Pessimism Removal (CPR):    0.429ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  i_CLK (IN)
                         net (fo=0)                   0.000     0.000    i_CLK
    H16                  IBUF (Prop_ibuf_I_O)         1.457     1.457 r  i_CLK_IBUF_inst/O
                         net (fo=1, routed)           2.076     3.533    i_CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     3.634 r  i_CLK_IBUF_BUFG_inst/O
                         net (fo=40, routed)          1.757     5.391    SVD_CLK/i_CLK_IBUF_BUFG
    SLICE_X41Y44         FDCE                                         r  SVD_CLK/r_Count_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X41Y44         FDCE (Prop_fdce_C_Q)         0.456     5.847 f  SVD_CLK/r_Count_reg[6]/Q
                         net (fo=2, routed)           0.872     6.719    SVD_CLK/r_Count[6]
    SLICE_X41Y44         LUT4 (Prop_lut4_I2_O)        0.124     6.843 r  SVD_CLK/r_Count[31]_i_8/O
                         net (fo=1, routed)           0.403     7.246    SVD_CLK/r_Count[31]_i_8_n_0
    SLICE_X41Y43         LUT5 (Prop_lut5_I4_O)        0.124     7.370 r  SVD_CLK/r_Count[31]_i_4/O
                         net (fo=32, routed)          1.713     9.083    SVD_CLK/r_Count[31]_i_4_n_0
    SLICE_X41Y48         LUT5 (Prop_lut5_I2_O)        0.124     9.207 r  SVD_CLK/r_Count[27]_i_1/O
                         net (fo=1, routed)           0.000     9.207    SVD_CLK/r_Count_0[27]
    SLICE_X41Y48         FDCE                                         r  SVD_CLK/r_Count_reg[27]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     23.000    23.000 r  
    H16                                               0.000    23.000 r  i_CLK (IN)
                         net (fo=0)                   0.000    23.000    i_CLK
    H16                  IBUF (Prop_ibuf_I_O)         1.387    24.387 r  i_CLK_IBUF_inst/O
                         net (fo=1, routed)           1.880    26.267    i_CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    26.358 r  i_CLK_IBUF_BUFG_inst/O
                         net (fo=40, routed)          1.580    27.938    SVD_CLK/i_CLK_IBUF_BUFG
    SLICE_X41Y48         FDCE                                         r  SVD_CLK/r_Count_reg[27]/C
                         clock pessimism              0.429    28.367    
                         clock uncertainty           -0.035    28.332    
    SLICE_X41Y48         FDCE (Setup_fdce_C_D)        0.031    28.363    SVD_CLK/r_Count_reg[27]
  -------------------------------------------------------------------
                         required time                         28.363    
                         arrival time                          -9.207    
  -------------------------------------------------------------------
                         slack                                 19.156    

Slack (MET) :             19.166ns  (required time - arrival time)
  Source:                 SVD_CLK/r_Count_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=23.000ns})
  Destination:            SVD_CLK/r_Count_reg[18]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=23.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            23.000ns  (sys_clk_pin rise@23.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.802ns  (logic 2.109ns (55.465%)  route 1.693ns (44.535%))
  Logic Levels:           6  (CARRY4=5 LUT5=1)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.937ns = ( 27.937 - 23.000 ) 
    Source Clock Delay      (SCD):    5.391ns
    Clock Pessimism Removal (CPR):    0.429ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  i_CLK (IN)
                         net (fo=0)                   0.000     0.000    i_CLK
    H16                  IBUF (Prop_ibuf_I_O)         1.457     1.457 r  i_CLK_IBUF_inst/O
                         net (fo=1, routed)           2.076     3.533    i_CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     3.634 r  i_CLK_IBUF_BUFG_inst/O
                         net (fo=40, routed)          1.757     5.391    SVD_CLK/i_CLK_IBUF_BUFG
    SLICE_X41Y43         FDCE                                         r  SVD_CLK/r_Count_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X41Y43         FDCE (Prop_fdce_C_Q)         0.456     5.847 r  SVD_CLK/r_Count_reg[2]/Q
                         net (fo=2, routed)           0.738     6.585    SVD_CLK/r_Count[2]
    SLICE_X40Y43         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.674     7.259 r  SVD_CLK/r_Count0_carry/CO[3]
                         net (fo=1, routed)           0.000     7.259    SVD_CLK/r_Count0_carry_n_0
    SLICE_X40Y44         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.373 r  SVD_CLK/r_Count0_carry__0/CO[3]
                         net (fo=1, routed)           0.000     7.373    SVD_CLK/r_Count0_carry__0_n_0
    SLICE_X40Y45         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.487 r  SVD_CLK/r_Count0_carry__1/CO[3]
                         net (fo=1, routed)           0.000     7.487    SVD_CLK/r_Count0_carry__1_n_0
    SLICE_X40Y46         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.601 r  SVD_CLK/r_Count0_carry__2/CO[3]
                         net (fo=1, routed)           0.000     7.601    SVD_CLK/r_Count0_carry__2_n_0
    SLICE_X40Y47         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     7.935 r  SVD_CLK/r_Count0_carry__3/O[1]
                         net (fo=1, routed)           0.956     8.891    SVD_CLK/data0[18]
    SLICE_X41Y46         LUT5 (Prop_lut5_I4_O)        0.303     9.194 r  SVD_CLK/r_Count[18]_i_1/O
                         net (fo=1, routed)           0.000     9.194    SVD_CLK/r_Count_0[18]
    SLICE_X41Y46         FDCE                                         r  SVD_CLK/r_Count_reg[18]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     23.000    23.000 r  
    H16                                               0.000    23.000 r  i_CLK (IN)
                         net (fo=0)                   0.000    23.000    i_CLK
    H16                  IBUF (Prop_ibuf_I_O)         1.387    24.387 r  i_CLK_IBUF_inst/O
                         net (fo=1, routed)           1.880    26.267    i_CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    26.358 r  i_CLK_IBUF_BUFG_inst/O
                         net (fo=40, routed)          1.579    27.937    SVD_CLK/i_CLK_IBUF_BUFG
    SLICE_X41Y46         FDCE                                         r  SVD_CLK/r_Count_reg[18]/C
                         clock pessimism              0.429    28.366    
                         clock uncertainty           -0.035    28.331    
    SLICE_X41Y46         FDCE (Setup_fdce_C_D)        0.029    28.360    SVD_CLK/r_Count_reg[18]
  -------------------------------------------------------------------
                         required time                         28.360    
                         arrival time                          -9.194    
  -------------------------------------------------------------------
                         slack                                 19.166    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.243ns  (arrival time - required time)
  Source:                 SVD_CLK/r_Count_reg[26]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=23.000ns})
  Destination:            SVD_CLK/r_Count_reg[30]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=23.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.599ns  (logic 0.231ns (38.560%)  route 0.368ns (61.440%))
  Logic Levels:           2  (LUT5=2)
  Clock Path Skew:        0.264ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.984ns
    Source Clock Delay      (SCD):    1.473ns
    Clock Pessimism Removal (CPR):    0.247ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  i_CLK (IN)
                         net (fo=0)                   0.000     0.000    i_CLK
    H16                  IBUF (Prop_ibuf_I_O)         0.225     0.225 r  i_CLK_IBUF_inst/O
                         net (fo=1, routed)           0.627     0.852    i_CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.878 r  i_CLK_IBUF_BUFG_inst/O
                         net (fo=40, routed)          0.595     1.473    SVD_CLK/i_CLK_IBUF_BUFG
    SLICE_X41Y49         FDCE                                         r  SVD_CLK/r_Count_reg[26]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X41Y49         FDCE (Prop_fdce_C_Q)         0.141     1.614 r  SVD_CLK/r_Count_reg[26]/Q
                         net (fo=2, routed)           0.116     1.730    SVD_CLK/r_Count[26]
    SLICE_X41Y48         LUT5 (Prop_lut5_I0_O)        0.045     1.775 r  SVD_CLK/r_Count[31]_i_3/O
                         net (fo=32, routed)          0.252     2.027    SVD_CLK/r_Count[31]_i_3_n_0
    SLICE_X41Y50         LUT5 (Prop_lut5_I1_O)        0.045     2.072 r  SVD_CLK/r_Count[30]_i_1/O
                         net (fo=1, routed)           0.000     2.072    SVD_CLK/r_Count_0[30]
    SLICE_X41Y50         FDCE                                         r  SVD_CLK/r_Count_reg[30]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  i_CLK (IN)
                         net (fo=0)                   0.000     0.000    i_CLK
    H16                  IBUF (Prop_ibuf_I_O)         0.413     0.413 r  i_CLK_IBUF_inst/O
                         net (fo=1, routed)           0.683     1.096    i_CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.125 r  i_CLK_IBUF_BUFG_inst/O
                         net (fo=40, routed)          0.859     1.984    SVD_CLK/i_CLK_IBUF_BUFG
    SLICE_X41Y50         FDCE                                         r  SVD_CLK/r_Count_reg[30]/C
                         clock pessimism             -0.247     1.737    
    SLICE_X41Y50         FDCE (Hold_fdce_C_D)         0.092     1.829    SVD_CLK/r_Count_reg[30]
  -------------------------------------------------------------------
                         required time                         -1.829    
                         arrival time                           2.072    
  -------------------------------------------------------------------
                         slack                                  0.243    

Slack (MET) :             0.278ns  (arrival time - required time)
  Source:                 SVD_CLK/o_Out_reg/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=23.000ns})
  Destination:            SVD_CLK/o_Out_reg/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=23.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.369ns  (logic 0.186ns (50.461%)  route 0.183ns (49.539%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.984ns
    Source Clock Delay      (SCD):    1.467ns
    Clock Pessimism Removal (CPR):    0.517ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  i_CLK (IN)
                         net (fo=0)                   0.000     0.000    i_CLK
    H16                  IBUF (Prop_ibuf_I_O)         0.225     0.225 r  i_CLK_IBUF_inst/O
                         net (fo=1, routed)           0.627     0.852    i_CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.878 r  i_CLK_IBUF_BUFG_inst/O
                         net (fo=40, routed)          0.589     1.467    SVD_CLK/i_CLK_IBUF_BUFG
    SLICE_X41Y50         FDCE                                         r  SVD_CLK/o_Out_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X41Y50         FDCE (Prop_fdce_C_Q)         0.141     1.608 r  SVD_CLK/o_Out_reg/Q
                         net (fo=9, routed)           0.183     1.791    SVD_CLK/CLK
    SLICE_X41Y50         LUT5 (Prop_lut5_I4_O)        0.045     1.836 r  SVD_CLK/o_Out_i_1/O
                         net (fo=1, routed)           0.000     1.836    SVD_CLK/o_Out_i_1_n_0
    SLICE_X41Y50         FDCE                                         r  SVD_CLK/o_Out_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  i_CLK (IN)
                         net (fo=0)                   0.000     0.000    i_CLK
    H16                  IBUF (Prop_ibuf_I_O)         0.413     0.413 r  i_CLK_IBUF_inst/O
                         net (fo=1, routed)           0.683     1.096    i_CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.125 r  i_CLK_IBUF_BUFG_inst/O
                         net (fo=40, routed)          0.859     1.984    SVD_CLK/i_CLK_IBUF_BUFG
    SLICE_X41Y50         FDCE                                         r  SVD_CLK/o_Out_reg/C
                         clock pessimism             -0.517     1.467    
    SLICE_X41Y50         FDCE (Hold_fdce_C_D)         0.091     1.558    SVD_CLK/o_Out_reg
  -------------------------------------------------------------------
                         required time                         -1.558    
                         arrival time                           1.836    
  -------------------------------------------------------------------
                         slack                                  0.278    

Slack (MET) :             0.298ns  (arrival time - required time)
  Source:                 SVD_CLK/r_Count_reg[26]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=23.000ns})
  Destination:            SVD_CLK/r_Count_reg[31]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=23.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.654ns  (logic 0.231ns (35.317%)  route 0.423ns (64.683%))
  Logic Levels:           2  (LUT5=2)
  Clock Path Skew:        0.264ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.984ns
    Source Clock Delay      (SCD):    1.473ns
    Clock Pessimism Removal (CPR):    0.247ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  i_CLK (IN)
                         net (fo=0)                   0.000     0.000    i_CLK
    H16                  IBUF (Prop_ibuf_I_O)         0.225     0.225 r  i_CLK_IBUF_inst/O
                         net (fo=1, routed)           0.627     0.852    i_CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.878 r  i_CLK_IBUF_BUFG_inst/O
                         net (fo=40, routed)          0.595     1.473    SVD_CLK/i_CLK_IBUF_BUFG
    SLICE_X41Y49         FDCE                                         r  SVD_CLK/r_Count_reg[26]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X41Y49         FDCE (Prop_fdce_C_Q)         0.141     1.614 r  SVD_CLK/r_Count_reg[26]/Q
                         net (fo=2, routed)           0.116     1.730    SVD_CLK/r_Count[26]
    SLICE_X41Y48         LUT5 (Prop_lut5_I0_O)        0.045     1.775 r  SVD_CLK/r_Count[31]_i_3/O
                         net (fo=32, routed)          0.307     2.082    SVD_CLK/r_Count[31]_i_3_n_0
    SLICE_X41Y50         LUT5 (Prop_lut5_I1_O)        0.045     2.127 r  SVD_CLK/r_Count[31]_i_1/O
                         net (fo=1, routed)           0.000     2.127    SVD_CLK/r_Count_0[31]
    SLICE_X41Y50         FDCE                                         r  SVD_CLK/r_Count_reg[31]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  i_CLK (IN)
                         net (fo=0)                   0.000     0.000    i_CLK
    H16                  IBUF (Prop_ibuf_I_O)         0.413     0.413 r  i_CLK_IBUF_inst/O
                         net (fo=1, routed)           0.683     1.096    i_CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.125 r  i_CLK_IBUF_BUFG_inst/O
                         net (fo=40, routed)          0.859     1.984    SVD_CLK/i_CLK_IBUF_BUFG
    SLICE_X41Y50         FDCE                                         r  SVD_CLK/r_Count_reg[31]/C
                         clock pessimism             -0.247     1.737    
    SLICE_X41Y50         FDCE (Hold_fdce_C_D)         0.092     1.829    SVD_CLK/r_Count_reg[31]
  -------------------------------------------------------------------
                         required time                         -1.829    
                         arrival time                           2.127    
  -------------------------------------------------------------------
                         slack                                  0.298    

Slack (MET) :             0.325ns  (arrival time - required time)
  Source:                 SVD_CLK/r_Count_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=23.000ns})
  Destination:            SVD_CLK/r_Count_reg[0]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=23.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.417ns  (logic 0.186ns (44.579%)  route 0.231ns (55.421%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.986ns
    Source Clock Delay      (SCD):    1.470ns
    Clock Pessimism Removal (CPR):    0.516ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  i_CLK (IN)
                         net (fo=0)                   0.000     0.000    i_CLK
    H16                  IBUF (Prop_ibuf_I_O)         0.225     0.225 r  i_CLK_IBUF_inst/O
                         net (fo=1, routed)           0.627     0.852    i_CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.878 r  i_CLK_IBUF_BUFG_inst/O
                         net (fo=40, routed)          0.592     1.470    SVD_CLK/i_CLK_IBUF_BUFG
    SLICE_X39Y43         FDCE                                         r  SVD_CLK/r_Count_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X39Y43         FDCE (Prop_fdce_C_Q)         0.141     1.611 f  SVD_CLK/r_Count_reg[0]/Q
                         net (fo=3, routed)           0.231     1.842    SVD_CLK/r_Count[0]
    SLICE_X39Y43         LUT1 (Prop_lut1_I0_O)        0.045     1.887 r  SVD_CLK/r_Count[0]_i_1/O
                         net (fo=1, routed)           0.000     1.887    SVD_CLK/r_Count_0[0]
    SLICE_X39Y43         FDCE                                         r  SVD_CLK/r_Count_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  i_CLK (IN)
                         net (fo=0)                   0.000     0.000    i_CLK
    H16                  IBUF (Prop_ibuf_I_O)         0.413     0.413 r  i_CLK_IBUF_inst/O
                         net (fo=1, routed)           0.683     1.096    i_CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.125 r  i_CLK_IBUF_BUFG_inst/O
                         net (fo=40, routed)          0.861     1.986    SVD_CLK/i_CLK_IBUF_BUFG
    SLICE_X39Y43         FDCE                                         r  SVD_CLK/r_Count_reg[0]/C
                         clock pessimism             -0.516     1.470    
    SLICE_X39Y43         FDCE (Hold_fdce_C_D)         0.092     1.562    SVD_CLK/r_Count_reg[0]
  -------------------------------------------------------------------
                         required time                         -1.562    
                         arrival time                           1.887    
  -------------------------------------------------------------------
                         slack                                  0.325    

Slack (MET) :             0.359ns  (arrival time - required time)
  Source:                 SVD_CLK/r_Count_reg[18]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=23.000ns})
  Destination:            SVD_CLK/r_Count_reg[19]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=23.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.451ns  (logic 0.231ns (51.219%)  route 0.220ns (48.781%))
  Logic Levels:           2  (LUT5=2)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.988ns
    Source Clock Delay      (SCD):    1.472ns
    Clock Pessimism Removal (CPR):    0.516ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  i_CLK (IN)
                         net (fo=0)                   0.000     0.000    i_CLK
    H16                  IBUF (Prop_ibuf_I_O)         0.225     0.225 r  i_CLK_IBUF_inst/O
                         net (fo=1, routed)           0.627     0.852    i_CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.878 r  i_CLK_IBUF_BUFG_inst/O
                         net (fo=40, routed)          0.594     1.472    SVD_CLK/i_CLK_IBUF_BUFG
    SLICE_X41Y46         FDCE                                         r  SVD_CLK/r_Count_reg[18]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X41Y46         FDCE (Prop_fdce_C_Q)         0.141     1.613 r  SVD_CLK/r_Count_reg[18]/Q
                         net (fo=2, routed)           0.146     1.759    SVD_CLK/r_Count[18]
    SLICE_X41Y46         LUT5 (Prop_lut5_I0_O)        0.045     1.804 r  SVD_CLK/r_Count[31]_i_2/O
                         net (fo=32, routed)          0.074     1.878    SVD_CLK/r_Count[31]_i_2_n_0
    SLICE_X41Y46         LUT5 (Prop_lut5_I0_O)        0.045     1.923 r  SVD_CLK/r_Count[19]_i_1/O
                         net (fo=1, routed)           0.000     1.923    SVD_CLK/r_Count_0[19]
    SLICE_X41Y46         FDCE                                         r  SVD_CLK/r_Count_reg[19]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  i_CLK (IN)
                         net (fo=0)                   0.000     0.000    i_CLK
    H16                  IBUF (Prop_ibuf_I_O)         0.413     0.413 r  i_CLK_IBUF_inst/O
                         net (fo=1, routed)           0.683     1.096    i_CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.125 r  i_CLK_IBUF_BUFG_inst/O
                         net (fo=40, routed)          0.863     1.988    SVD_CLK/i_CLK_IBUF_BUFG
    SLICE_X41Y46         FDCE                                         r  SVD_CLK/r_Count_reg[19]/C
                         clock pessimism             -0.516     1.472    
    SLICE_X41Y46         FDCE (Hold_fdce_C_D)         0.092     1.564    SVD_CLK/r_Count_reg[19]
  -------------------------------------------------------------------
                         required time                         -1.564    
                         arrival time                           1.923    
  -------------------------------------------------------------------
                         slack                                  0.359    

Slack (MET) :             0.361ns  (arrival time - required time)
  Source:                 SVD_CLK/r_Count_reg[18]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=23.000ns})
  Destination:            SVD_CLK/r_Count_reg[18]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=23.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.452ns  (logic 0.231ns (51.106%)  route 0.221ns (48.894%))
  Logic Levels:           2  (LUT5=2)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.988ns
    Source Clock Delay      (SCD):    1.472ns
    Clock Pessimism Removal (CPR):    0.516ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  i_CLK (IN)
                         net (fo=0)                   0.000     0.000    i_CLK
    H16                  IBUF (Prop_ibuf_I_O)         0.225     0.225 r  i_CLK_IBUF_inst/O
                         net (fo=1, routed)           0.627     0.852    i_CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.878 r  i_CLK_IBUF_BUFG_inst/O
                         net (fo=40, routed)          0.594     1.472    SVD_CLK/i_CLK_IBUF_BUFG
    SLICE_X41Y46         FDCE                                         r  SVD_CLK/r_Count_reg[18]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X41Y46         FDCE (Prop_fdce_C_Q)         0.141     1.613 r  SVD_CLK/r_Count_reg[18]/Q
                         net (fo=2, routed)           0.146     1.759    SVD_CLK/r_Count[18]
    SLICE_X41Y46         LUT5 (Prop_lut5_I0_O)        0.045     1.804 r  SVD_CLK/r_Count[31]_i_2/O
                         net (fo=32, routed)          0.075     1.879    SVD_CLK/r_Count[31]_i_2_n_0
    SLICE_X41Y46         LUT5 (Prop_lut5_I0_O)        0.045     1.924 r  SVD_CLK/r_Count[18]_i_1/O
                         net (fo=1, routed)           0.000     1.924    SVD_CLK/r_Count_0[18]
    SLICE_X41Y46         FDCE                                         r  SVD_CLK/r_Count_reg[18]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  i_CLK (IN)
                         net (fo=0)                   0.000     0.000    i_CLK
    H16                  IBUF (Prop_ibuf_I_O)         0.413     0.413 r  i_CLK_IBUF_inst/O
                         net (fo=1, routed)           0.683     1.096    i_CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.125 r  i_CLK_IBUF_BUFG_inst/O
                         net (fo=40, routed)          0.863     1.988    SVD_CLK/i_CLK_IBUF_BUFG
    SLICE_X41Y46         FDCE                                         r  SVD_CLK/r_Count_reg[18]/C
                         clock pessimism             -0.516     1.472    
    SLICE_X41Y46         FDCE (Hold_fdce_C_D)         0.091     1.563    SVD_CLK/r_Count_reg[18]
  -------------------------------------------------------------------
                         required time                         -1.563    
                         arrival time                           1.924    
  -------------------------------------------------------------------
                         slack                                  0.361    

Slack (MET) :             0.361ns  (arrival time - required time)
  Source:                 SVD_CLK/r_Count_reg[30]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=23.000ns})
  Destination:            SVD_CLK/r_Count_reg[27]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=23.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.728ns  (logic 0.276ns (37.889%)  route 0.452ns (62.111%))
  Logic Levels:           3  (LUT4=1 LUT5=2)
  Clock Path Skew:        0.275ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.989ns
    Source Clock Delay      (SCD):    1.467ns
    Clock Pessimism Removal (CPR):    0.247ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  i_CLK (IN)
                         net (fo=0)                   0.000     0.000    i_CLK
    H16                  IBUF (Prop_ibuf_I_O)         0.225     0.225 r  i_CLK_IBUF_inst/O
                         net (fo=1, routed)           0.627     0.852    i_CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.878 r  i_CLK_IBUF_BUFG_inst/O
                         net (fo=40, routed)          0.589     1.467    SVD_CLK/i_CLK_IBUF_BUFG
    SLICE_X41Y50         FDCE                                         r  SVD_CLK/r_Count_reg[30]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X41Y50         FDCE (Prop_fdce_C_Q)         0.141     1.608 r  SVD_CLK/r_Count_reg[30]/Q
                         net (fo=2, routed)           0.153     1.761    SVD_CLK/r_Count[30]
    SLICE_X41Y49         LUT4 (Prop_lut4_I3_O)        0.045     1.806 r  SVD_CLK/r_Count[31]_i_7/O
                         net (fo=1, routed)           0.136     1.942    SVD_CLK/r_Count[31]_i_7_n_0
    SLICE_X41Y48         LUT5 (Prop_lut5_I4_O)        0.045     1.987 r  SVD_CLK/r_Count[31]_i_3/O
                         net (fo=32, routed)          0.164     2.151    SVD_CLK/r_Count[31]_i_3_n_0
    SLICE_X41Y48         LUT5 (Prop_lut5_I1_O)        0.045     2.196 r  SVD_CLK/r_Count[27]_i_1/O
                         net (fo=1, routed)           0.000     2.196    SVD_CLK/r_Count_0[27]
    SLICE_X41Y48         FDCE                                         r  SVD_CLK/r_Count_reg[27]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  i_CLK (IN)
                         net (fo=0)                   0.000     0.000    i_CLK
    H16                  IBUF (Prop_ibuf_I_O)         0.413     0.413 r  i_CLK_IBUF_inst/O
                         net (fo=1, routed)           0.683     1.096    i_CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.125 r  i_CLK_IBUF_BUFG_inst/O
                         net (fo=40, routed)          0.864     1.989    SVD_CLK/i_CLK_IBUF_BUFG
    SLICE_X41Y48         FDCE                                         r  SVD_CLK/r_Count_reg[27]/C
                         clock pessimism             -0.247     1.742    
    SLICE_X41Y48         FDCE (Hold_fdce_C_D)         0.092     1.834    SVD_CLK/r_Count_reg[27]
  -------------------------------------------------------------------
                         required time                         -1.834    
                         arrival time                           2.196    
  -------------------------------------------------------------------
                         slack                                  0.361    

Slack (MET) :             0.381ns  (arrival time - required time)
  Source:                 SVD_CLK/r_Count_reg[26]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=23.000ns})
  Destination:            SVD_CLK/r_Count_reg[29]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=23.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.737ns  (logic 0.231ns (31.340%)  route 0.506ns (68.660%))
  Logic Levels:           2  (LUT5=2)
  Clock Path Skew:        0.264ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.984ns
    Source Clock Delay      (SCD):    1.473ns
    Clock Pessimism Removal (CPR):    0.247ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  i_CLK (IN)
                         net (fo=0)                   0.000     0.000    i_CLK
    H16                  IBUF (Prop_ibuf_I_O)         0.225     0.225 r  i_CLK_IBUF_inst/O
                         net (fo=1, routed)           0.627     0.852    i_CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.878 r  i_CLK_IBUF_BUFG_inst/O
                         net (fo=40, routed)          0.595     1.473    SVD_CLK/i_CLK_IBUF_BUFG
    SLICE_X41Y49         FDCE                                         r  SVD_CLK/r_Count_reg[26]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X41Y49         FDCE (Prop_fdce_C_Q)         0.141     1.614 r  SVD_CLK/r_Count_reg[26]/Q
                         net (fo=2, routed)           0.116     1.730    SVD_CLK/r_Count[26]
    SLICE_X41Y48         LUT5 (Prop_lut5_I0_O)        0.045     1.775 r  SVD_CLK/r_Count[31]_i_3/O
                         net (fo=32, routed)          0.390     2.165    SVD_CLK/r_Count[31]_i_3_n_0
    SLICE_X41Y50         LUT5 (Prop_lut5_I1_O)        0.045     2.210 r  SVD_CLK/r_Count[29]_i_1/O
                         net (fo=1, routed)           0.000     2.210    SVD_CLK/r_Count_0[29]
    SLICE_X41Y50         FDCE                                         r  SVD_CLK/r_Count_reg[29]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  i_CLK (IN)
                         net (fo=0)                   0.000     0.000    i_CLK
    H16                  IBUF (Prop_ibuf_I_O)         0.413     0.413 r  i_CLK_IBUF_inst/O
                         net (fo=1, routed)           0.683     1.096    i_CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.125 r  i_CLK_IBUF_BUFG_inst/O
                         net (fo=40, routed)          0.859     1.984    SVD_CLK/i_CLK_IBUF_BUFG
    SLICE_X41Y50         FDCE                                         r  SVD_CLK/r_Count_reg[29]/C
                         clock pessimism             -0.247     1.737    
    SLICE_X41Y50         FDCE (Hold_fdce_C_D)         0.092     1.829    SVD_CLK/r_Count_reg[29]
  -------------------------------------------------------------------
                         required time                         -1.829    
                         arrival time                           2.210    
  -------------------------------------------------------------------
                         slack                                  0.381    

Slack (MET) :             0.434ns  (arrival time - required time)
  Source:                 SVD_CLK/r_Count_reg[18]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=23.000ns})
  Destination:            SVD_CLK/r_Count_reg[11]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=23.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.542ns  (logic 0.231ns (42.630%)  route 0.311ns (57.370%))
  Logic Levels:           2  (LUT5=2)
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.988ns
    Source Clock Delay      (SCD):    1.472ns
    Clock Pessimism Removal (CPR):    0.500ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  i_CLK (IN)
                         net (fo=0)                   0.000     0.000    i_CLK
    H16                  IBUF (Prop_ibuf_I_O)         0.225     0.225 r  i_CLK_IBUF_inst/O
                         net (fo=1, routed)           0.627     0.852    i_CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.878 r  i_CLK_IBUF_BUFG_inst/O
                         net (fo=40, routed)          0.594     1.472    SVD_CLK/i_CLK_IBUF_BUFG
    SLICE_X41Y46         FDCE                                         r  SVD_CLK/r_Count_reg[18]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X41Y46         FDCE (Prop_fdce_C_Q)         0.141     1.613 r  SVD_CLK/r_Count_reg[18]/Q
                         net (fo=2, routed)           0.146     1.759    SVD_CLK/r_Count[18]
    SLICE_X41Y46         LUT5 (Prop_lut5_I0_O)        0.045     1.804 r  SVD_CLK/r_Count[31]_i_2/O
                         net (fo=32, routed)          0.165     1.969    SVD_CLK/r_Count[31]_i_2_n_0
    SLICE_X41Y45         LUT5 (Prop_lut5_I0_O)        0.045     2.014 r  SVD_CLK/r_Count[11]_i_1/O
                         net (fo=1, routed)           0.000     2.014    SVD_CLK/r_Count_0[11]
    SLICE_X41Y45         FDCE                                         r  SVD_CLK/r_Count_reg[11]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  i_CLK (IN)
                         net (fo=0)                   0.000     0.000    i_CLK
    H16                  IBUF (Prop_ibuf_I_O)         0.413     0.413 r  i_CLK_IBUF_inst/O
                         net (fo=1, routed)           0.683     1.096    i_CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.125 r  i_CLK_IBUF_BUFG_inst/O
                         net (fo=40, routed)          0.863     1.988    SVD_CLK/i_CLK_IBUF_BUFG
    SLICE_X41Y45         FDCE                                         r  SVD_CLK/r_Count_reg[11]/C
                         clock pessimism             -0.500     1.488    
    SLICE_X41Y45         FDCE (Hold_fdce_C_D)         0.092     1.580    SVD_CLK/r_Count_reg[11]
  -------------------------------------------------------------------
                         required time                         -1.580    
                         arrival time                           2.014    
  -------------------------------------------------------------------
                         slack                                  0.434    

Slack (MET) :             0.436ns  (arrival time - required time)
  Source:                 SVD_CLK/r_Count_reg[18]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=23.000ns})
  Destination:            SVD_CLK/r_Count_reg[10]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=23.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.543ns  (logic 0.231ns (42.552%)  route 0.312ns (57.448%))
  Logic Levels:           2  (LUT5=2)
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.988ns
    Source Clock Delay      (SCD):    1.472ns
    Clock Pessimism Removal (CPR):    0.500ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  i_CLK (IN)
                         net (fo=0)                   0.000     0.000    i_CLK
    H16                  IBUF (Prop_ibuf_I_O)         0.225     0.225 r  i_CLK_IBUF_inst/O
                         net (fo=1, routed)           0.627     0.852    i_CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.878 r  i_CLK_IBUF_BUFG_inst/O
                         net (fo=40, routed)          0.594     1.472    SVD_CLK/i_CLK_IBUF_BUFG
    SLICE_X41Y46         FDCE                                         r  SVD_CLK/r_Count_reg[18]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X41Y46         FDCE (Prop_fdce_C_Q)         0.141     1.613 r  SVD_CLK/r_Count_reg[18]/Q
                         net (fo=2, routed)           0.146     1.759    SVD_CLK/r_Count[18]
    SLICE_X41Y46         LUT5 (Prop_lut5_I0_O)        0.045     1.804 r  SVD_CLK/r_Count[31]_i_2/O
                         net (fo=32, routed)          0.166     1.970    SVD_CLK/r_Count[31]_i_2_n_0
    SLICE_X41Y45         LUT5 (Prop_lut5_I0_O)        0.045     2.015 r  SVD_CLK/r_Count[10]_i_1/O
                         net (fo=1, routed)           0.000     2.015    SVD_CLK/r_Count_0[10]
    SLICE_X41Y45         FDCE                                         r  SVD_CLK/r_Count_reg[10]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  i_CLK (IN)
                         net (fo=0)                   0.000     0.000    i_CLK
    H16                  IBUF (Prop_ibuf_I_O)         0.413     0.413 r  i_CLK_IBUF_inst/O
                         net (fo=1, routed)           0.683     1.096    i_CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.125 r  i_CLK_IBUF_BUFG_inst/O
                         net (fo=40, routed)          0.863     1.988    SVD_CLK/i_CLK_IBUF_BUFG
    SLICE_X41Y45         FDCE                                         r  SVD_CLK/r_Count_reg[10]/C
                         clock pessimism             -0.500     1.488    
    SLICE_X41Y45         FDCE (Hold_fdce_C_D)         0.091     1.579    SVD_CLK/r_Count_reg[10]
  -------------------------------------------------------------------
                         required time                         -1.579    
                         arrival time                           2.015    
  -------------------------------------------------------------------
                         slack                                  0.436    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         sys_clk_pin
Waveform(ns):       { 0.000 4.000 }
Period(ns):         23.000
Sources:            { i_CLK }

Check Type        Corner  Lib Pin  Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location        Pin
Min Period        n/a     BUFG/I   n/a            2.155         23.000      20.845     BUFGCTRL_X0Y16  i_CLK_IBUF_BUFG_inst/I
Min Period        n/a     FDCE/C   n/a            1.000         23.000      22.000     SLICE_X41Y50    SVD_CLK/o_Out_reg/C
Min Period        n/a     FDCE/C   n/a            1.000         23.000      22.000     SLICE_X39Y43    SVD_CLK/r_Count_reg[0]/C
Min Period        n/a     FDCE/C   n/a            1.000         23.000      22.000     SLICE_X41Y45    SVD_CLK/r_Count_reg[10]/C
Min Period        n/a     FDCE/C   n/a            1.000         23.000      22.000     SLICE_X41Y45    SVD_CLK/r_Count_reg[11]/C
Min Period        n/a     FDCE/C   n/a            1.000         23.000      22.000     SLICE_X39Y45    SVD_CLK/r_Count_reg[12]/C
Min Period        n/a     FDCE/C   n/a            1.000         23.000      22.000     SLICE_X39Y46    SVD_CLK/r_Count_reg[13]/C
Min Period        n/a     FDCE/C   n/a            1.000         23.000      22.000     SLICE_X39Y46    SVD_CLK/r_Count_reg[14]/C
Min Period        n/a     FDCE/C   n/a            1.000         23.000      22.000     SLICE_X39Y46    SVD_CLK/r_Count_reg[15]/C
Min Period        n/a     FDCE/C   n/a            1.000         23.000      22.000     SLICE_X39Y46    SVD_CLK/r_Count_reg[16]/C
Low Pulse Width   Slow    FDCE/C   n/a            0.500         19.000      18.500     SLICE_X41Y50    SVD_CLK/o_Out_reg/C
Low Pulse Width   Slow    FDCE/C   n/a            0.500         19.000      18.500     SLICE_X41Y50    SVD_CLK/r_Count_reg[29]/C
Low Pulse Width   Slow    FDCE/C   n/a            0.500         19.000      18.500     SLICE_X41Y50    SVD_CLK/r_Count_reg[30]/C
Low Pulse Width   Slow    FDCE/C   n/a            0.500         19.000      18.500     SLICE_X41Y50    SVD_CLK/r_Count_reg[31]/C
Low Pulse Width   Fast    FDCE/C   n/a            0.500         19.000      18.500     SLICE_X39Y43    SVD_CLK/r_Count_reg[0]/C
Low Pulse Width   Slow    FDCE/C   n/a            0.500         19.000      18.500     SLICE_X41Y45    SVD_CLK/r_Count_reg[10]/C
Low Pulse Width   Fast    FDCE/C   n/a            0.500         19.000      18.500     SLICE_X41Y45    SVD_CLK/r_Count_reg[10]/C
Low Pulse Width   Slow    FDCE/C   n/a            0.500         19.000      18.500     SLICE_X41Y45    SVD_CLK/r_Count_reg[11]/C
Low Pulse Width   Fast    FDCE/C   n/a            0.500         19.000      18.500     SLICE_X41Y45    SVD_CLK/r_Count_reg[11]/C
Low Pulse Width   Fast    FDCE/C   n/a            0.500         19.000      18.500     SLICE_X39Y45    SVD_CLK/r_Count_reg[12]/C
High Pulse Width  Fast    FDCE/C   n/a            0.500         4.000       3.500      SLICE_X41Y50    SVD_CLK/o_Out_reg/C
High Pulse Width  Fast    FDCE/C   n/a            0.500         4.000       3.500      SLICE_X39Y43    SVD_CLK/r_Count_reg[0]/C
High Pulse Width  Fast    FDCE/C   n/a            0.500         4.000       3.500      SLICE_X41Y45    SVD_CLK/r_Count_reg[10]/C
High Pulse Width  Fast    FDCE/C   n/a            0.500         4.000       3.500      SLICE_X41Y45    SVD_CLK/r_Count_reg[11]/C
High Pulse Width  Fast    FDCE/C   n/a            0.500         4.000       3.500      SLICE_X39Y45    SVD_CLK/r_Count_reg[12]/C
High Pulse Width  Fast    FDCE/C   n/a            0.500         4.000       3.500      SLICE_X39Y46    SVD_CLK/r_Count_reg[13]/C
High Pulse Width  Fast    FDCE/C   n/a            0.500         4.000       3.500      SLICE_X39Y46    SVD_CLK/r_Count_reg[14]/C
High Pulse Width  Fast    FDCE/C   n/a            0.500         4.000       3.500      SLICE_X39Y46    SVD_CLK/r_Count_reg[15]/C
High Pulse Width  Fast    FDCE/C   n/a            0.500         4.000       3.500      SLICE_X39Y46    SVD_CLK/r_Count_reg[16]/C
High Pulse Width  Fast    FDCE/C   n/a            0.500         4.000       3.500      SLICE_X41Y47    SVD_CLK/r_Count_reg[17]/C



