#! /usr/local/iverilog/bin/vvp
:ivl_version "11.0 (devel)" "(s20150603-642-g3bdb50da)";
:ivl_delay_selection "TYPICAL";
:vpi_time_precision - 12;
:vpi_module "system";
:vpi_module "vhdl_sys";
:vpi_module "vhdl_textio";
:vpi_module "v2005_math";
:vpi_module "va_math";
S_000000000109d680 .scope module, "exp5_td" "exp5_td" 2 53;
 .timescale -9 -12;
v0000000001100260_0 .var "addr", 4 0;
v0000000001100300_0 .var "clk", 0 0;
v0000000001100f80_0 .var "cs", 0 0;
v0000000001101020_0 .var "data_in", 7 0;
v0000000001104890_0 .net "data_out", 7 0, L_0000000001103ad0;  1 drivers
v00000000011037b0_0 .var "rd", 0 0;
v0000000001103cb0_0 .var "rst", 0 0;
v0000000001104610_0 .var "wrt", 0 0;
S_000000000109d810 .scope module, "test" "BIG_RAM" 2 59, 2 34 0, S_000000000109d680;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "reset";
    .port_info 2 /INPUT 1 "cs";
    .port_info 3 /INPUT 1 "wrt";
    .port_info 4 /INPUT 1 "rd";
    .port_info 5 /INPUT 5 "addr";
    .port_info 6 /INPUT 8 "data_write";
    .port_info 7 /OUTPUT 8 "data_read";
L_00000000011cb8f0 .functor NOT 1, L_0000000001104e30, C4<0>, C4<0>, C4<0>;
L_0000000001093ff0 .functor AND 1, L_00000000011cb8f0, v0000000001100f80_0, C4<1>, C4<1>;
L_00000000010a4f10 .functor NOT 1, L_0000000001103710, C4<0>, C4<0>, C4<0>;
L_0000000001105650 .functor AND 1, L_00000000010a4f10, v0000000001100f80_0, C4<1>, C4<1>;
L_00000000011058f0 .functor AND 1, L_0000000001104430, v0000000001100f80_0, C4<1>, C4<1>;
L_0000000001105b20 .functor AND 1, L_0000000001104a70, v0000000001100f80_0, C4<1>, C4<1>;
v00000000011006c0_0 .net *"_s1", 0 0, L_0000000001104e30;  1 drivers
v00000000010ffc20_0 .net *"_s13", 0 0, L_0000000001103710;  1 drivers
v00000000010ffea0_0 .net *"_s14", 0 0, L_00000000010a4f10;  1 drivers
v00000000010ffcc0_0 .net *"_s2", 0 0, L_00000000011cb8f0;  1 drivers
v00000000011008a0_0 .net *"_s26", 0 0, L_0000000001104430;  1 drivers
v00000000011009e0_0 .net *"_s36", 0 0, L_0000000001104a70;  1 drivers
v0000000001100a80_0 .net *"_s47", 0 0, L_0000000001105470;  1 drivers
v00000000010ff4a0_0 .net "addr", 4 0, v0000000001100260_0;  1 drivers
v0000000001100080_0 .net "clk", 0 0, v0000000001100300_0;  1 drivers
v0000000001100b20_0 .net "cs", 0 0, v0000000001100f80_0;  1 drivers
v0000000001100da0_0 .net "data1", 7 0, L_0000000001104f70;  1 drivers
v0000000001100ee0_0 .net "data2", 7 0, L_0000000001103850;  1 drivers
v0000000001100c60_0 .net "data_read", 7 0, L_0000000001103ad0;  alias, 1 drivers
v00000000010ffe00_0 .net "data_write", 7 0, v0000000001101020_0;  1 drivers
v0000000001100d00_0 .net "rd", 0 0, v00000000011037b0_0;  1 drivers
v0000000001100120_0 .net "reset", 0 0, v0000000001103cb0_0;  1 drivers
v00000000011001c0_0 .net "wrt", 0 0, v0000000001104610_0;  1 drivers
L_0000000001104e30 .part v0000000001100260_0, 4, 1;
L_0000000001103df0 .part v0000000001100260_0, 0, 4;
L_00000000011038f0 .part v0000000001101020_0, 0, 4;
L_0000000001103710 .part v0000000001100260_0, 4, 1;
L_0000000001104070 .part v0000000001100260_0, 0, 4;
L_0000000001103e90 .part v0000000001101020_0, 4, 4;
L_0000000001104f70 .concat8 [ 4 4 0 0], v0000000001100440_0, v000000000108df80_0;
L_0000000001104430 .part v0000000001100260_0, 4, 1;
L_0000000001105010 .part v0000000001100260_0, 0, 4;
L_0000000001104110 .part v0000000001101020_0, 0, 4;
L_0000000001104a70 .part v0000000001100260_0, 4, 1;
L_0000000001103c10 .part v0000000001100260_0, 0, 4;
L_0000000001104b10 .part v0000000001101020_0, 4, 4;
L_0000000001103850 .concat8 [ 4 4 0 0], v00000000010fff40_0, v00000000011003a0_0;
L_0000000001105470 .part v0000000001100260_0, 4, 1;
L_0000000001103ad0 .functor MUXZ 8, L_0000000001104f70, L_0000000001103850, L_0000000001105470, C4<>;
S_00000000011ce6f0 .scope module, "r0high" "ram" 2 47, 2 2 0, S_000000000109d810;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "rst";
    .port_info 2 /INPUT 1 "cs";
    .port_info 3 /INPUT 1 "wrt";
    .port_info 4 /INPUT 1 "rd";
    .port_info 5 /INPUT 4 "address";
    .port_info 6 /INPUT 4 "data_write";
    .port_info 7 /OUTPUT 4 "data_read";
v000000000108ea20_0 .net "address", 3 0, L_0000000001104070;  1 drivers
v000000000108db20_0 .net "clk", 0 0, v0000000001100300_0;  alias, 1 drivers
v000000000108dc60 .array "content", 0 15, 3 0;
v000000000108dbc0_0 .net "cs", 0 0, L_0000000001105650;  1 drivers
v000000000108e0c0_0 .net "data_read", 3 0, v000000000108df80_0;  1 drivers
v000000000108dd00_0 .net "data_write", 3 0, L_0000000001103e90;  1 drivers
v000000000108dda0_0 .var/i "i", 31 0;
v000000000108dee0_0 .net "rd", 0 0, v00000000011037b0_0;  alias, 1 drivers
v000000000108e520_0 .net "rst", 0 0, v0000000001103cb0_0;  alias, 1 drivers
v000000000108df80_0 .var "word", 3 0;
v000000000108e160_0 .net "wrt", 0 0, v0000000001104610_0;  alias, 1 drivers
E_0000000001090930 .event posedge, v000000000108e520_0, v000000000108db20_0;
S_00000000011ce880 .scope module, "r0low" "ram" 2 46, 2 2 0, S_000000000109d810;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "rst";
    .port_info 2 /INPUT 1 "cs";
    .port_info 3 /INPUT 1 "wrt";
    .port_info 4 /INPUT 1 "rd";
    .port_info 5 /INPUT 4 "address";
    .port_info 6 /INPUT 4 "data_write";
    .port_info 7 /OUTPUT 4 "data_read";
v000000000108e200_0 .net "address", 3 0, L_0000000001103df0;  1 drivers
v000000000108e2a0_0 .net "clk", 0 0, v0000000001100300_0;  alias, 1 drivers
v000000000108e340 .array "content", 0 15, 3 0;
v000000000108e3e0_0 .net "cs", 0 0, L_0000000001093ff0;  1 drivers
v00000000010ffd60_0 .net "data_read", 3 0, v0000000001100440_0;  1 drivers
v00000000010ff860_0 .net "data_write", 3 0, L_00000000011038f0;  1 drivers
v00000000010ff360_0 .var/i "i", 31 0;
v0000000001100940_0 .net "rd", 0 0, v00000000011037b0_0;  alias, 1 drivers
v00000000010ff7c0_0 .net "rst", 0 0, v0000000001103cb0_0;  alias, 1 drivers
v0000000001100440_0 .var "word", 3 0;
v00000000010ff900_0 .net "wrt", 0 0, v0000000001104610_0;  alias, 1 drivers
S_0000000001101140 .scope module, "r1high" "ram" 2 49, 2 2 0, S_000000000109d810;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "rst";
    .port_info 2 /INPUT 1 "cs";
    .port_info 3 /INPUT 1 "wrt";
    .port_info 4 /INPUT 1 "rd";
    .port_info 5 /INPUT 4 "address";
    .port_info 6 /INPUT 4 "data_write";
    .port_info 7 /OUTPUT 4 "data_read";
v00000000010ffa40_0 .net "address", 3 0, L_0000000001103c10;  1 drivers
v00000000010fffe0_0 .net "clk", 0 0, v0000000001100300_0;  alias, 1 drivers
v0000000001100bc0 .array "content", 0 15, 3 0;
v00000000010ff9a0_0 .net "cs", 0 0, L_0000000001105b20;  1 drivers
v00000000010ff5e0_0 .net "data_read", 3 0, v00000000011003a0_0;  1 drivers
v00000000010ff2c0_0 .net "data_write", 3 0, L_0000000001104b10;  1 drivers
v0000000001100e40_0 .var/i "i", 31 0;
v00000000010ffae0_0 .net "rd", 0 0, v00000000011037b0_0;  alias, 1 drivers
v00000000010ff180_0 .net "rst", 0 0, v0000000001103cb0_0;  alias, 1 drivers
v00000000011003a0_0 .var "word", 3 0;
v0000000001100760_0 .net "wrt", 0 0, v0000000001104610_0;  alias, 1 drivers
S_00000000011032e0 .scope module, "r1low" "ram" 2 48, 2 2 0, S_000000000109d810;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "rst";
    .port_info 2 /INPUT 1 "cs";
    .port_info 3 /INPUT 1 "wrt";
    .port_info 4 /INPUT 1 "rd";
    .port_info 5 /INPUT 4 "address";
    .port_info 6 /INPUT 4 "data_write";
    .port_info 7 /OUTPUT 4 "data_read";
v00000000010ff400_0 .net "address", 3 0, L_0000000001105010;  1 drivers
v00000000010ffb80_0 .net "clk", 0 0, v0000000001100300_0;  alias, 1 drivers
v00000000011004e0 .array "content", 0 15, 3 0;
v00000000010ff540_0 .net "cs", 0 0, L_00000000011058f0;  1 drivers
v0000000001100580_0 .net "data_read", 3 0, v00000000010fff40_0;  1 drivers
v00000000010ff680_0 .net "data_write", 3 0, L_0000000001104110;  1 drivers
v0000000001100620_0 .var/i "i", 31 0;
v0000000001100800_0 .net "rd", 0 0, v00000000011037b0_0;  alias, 1 drivers
v00000000010ff220_0 .net "rst", 0 0, v0000000001103cb0_0;  alias, 1 drivers
v00000000010fff40_0 .var "word", 3 0;
v00000000010ff720_0 .net "wrt", 0 0, v0000000001104610_0;  alias, 1 drivers
    .scope S_00000000011ce880;
T_0 ;
    %wait E_0000000001090930;
    %load/vec4 v000000000108e3e0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_0.0, 8;
    %load/vec4 v00000000010ff7c0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_0.2, 8;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v00000000010ff360_0, 0, 32;
T_0.4 ;
    %load/vec4 v00000000010ff360_0;
    %cmpi/s 16, 0, 32;
    %jmp/0xz T_0.5, 5;
    %pushi/vec4 0, 0, 4;
    %ix/getv/s 4, v00000000010ff360_0;
    %store/vec4a v000000000108e340, 4, 0;
    %load/vec4 v00000000010ff360_0;
    %addi 1, 0, 32;
    %store/vec4 v00000000010ff360_0, 0, 32;
    %jmp T_0.4;
T_0.5 ;
    %jmp T_0.3;
T_0.2 ;
    %load/vec4 v00000000010ff900_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_0.6, 8;
    %load/vec4 v00000000010ff860_0;
    %load/vec4 v000000000108e200_0;
    %pad/u 6;
    %ix/vec4 4;
    %store/vec4a v000000000108e340, 4, 0;
    %jmp T_0.7;
T_0.6 ;
    %load/vec4 v0000000001100940_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_0.8, 8;
    %load/vec4 v000000000108e200_0;
    %pad/u 6;
    %ix/vec4 4;
    %load/vec4a v000000000108e340, 4;
    %store/vec4 v0000000001100440_0, 0, 4;
    %jmp T_0.9;
T_0.8 ;
    %pushi/vec4 0, 15, 4;
    %store/vec4 v0000000001100440_0, 0, 4;
T_0.9 ;
T_0.7 ;
T_0.3 ;
T_0.0 ;
    %jmp T_0;
    .thread T_0;
    .scope S_00000000011ce6f0;
T_1 ;
    %wait E_0000000001090930;
    %load/vec4 v000000000108dbc0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_1.0, 8;
    %load/vec4 v000000000108e520_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_1.2, 8;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v000000000108dda0_0, 0, 32;
T_1.4 ;
    %load/vec4 v000000000108dda0_0;
    %cmpi/s 16, 0, 32;
    %jmp/0xz T_1.5, 5;
    %pushi/vec4 0, 0, 4;
    %ix/getv/s 4, v000000000108dda0_0;
    %store/vec4a v000000000108dc60, 4, 0;
    %load/vec4 v000000000108dda0_0;
    %addi 1, 0, 32;
    %store/vec4 v000000000108dda0_0, 0, 32;
    %jmp T_1.4;
T_1.5 ;
    %jmp T_1.3;
T_1.2 ;
    %load/vec4 v000000000108e160_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_1.6, 8;
    %load/vec4 v000000000108dd00_0;
    %load/vec4 v000000000108ea20_0;
    %pad/u 6;
    %ix/vec4 4;
    %store/vec4a v000000000108dc60, 4, 0;
    %jmp T_1.7;
T_1.6 ;
    %load/vec4 v000000000108dee0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_1.8, 8;
    %load/vec4 v000000000108ea20_0;
    %pad/u 6;
    %ix/vec4 4;
    %load/vec4a v000000000108dc60, 4;
    %store/vec4 v000000000108df80_0, 0, 4;
    %jmp T_1.9;
T_1.8 ;
    %pushi/vec4 0, 15, 4;
    %store/vec4 v000000000108df80_0, 0, 4;
T_1.9 ;
T_1.7 ;
T_1.3 ;
T_1.0 ;
    %jmp T_1;
    .thread T_1;
    .scope S_00000000011032e0;
T_2 ;
    %wait E_0000000001090930;
    %load/vec4 v00000000010ff540_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_2.0, 8;
    %load/vec4 v00000000010ff220_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_2.2, 8;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0000000001100620_0, 0, 32;
T_2.4 ;
    %load/vec4 v0000000001100620_0;
    %cmpi/s 16, 0, 32;
    %jmp/0xz T_2.5, 5;
    %pushi/vec4 0, 0, 4;
    %ix/getv/s 4, v0000000001100620_0;
    %store/vec4a v00000000011004e0, 4, 0;
    %load/vec4 v0000000001100620_0;
    %addi 1, 0, 32;
    %store/vec4 v0000000001100620_0, 0, 32;
    %jmp T_2.4;
T_2.5 ;
    %jmp T_2.3;
T_2.2 ;
    %load/vec4 v00000000010ff720_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_2.6, 8;
    %load/vec4 v00000000010ff680_0;
    %load/vec4 v00000000010ff400_0;
    %pad/u 6;
    %ix/vec4 4;
    %store/vec4a v00000000011004e0, 4, 0;
    %jmp T_2.7;
T_2.6 ;
    %load/vec4 v0000000001100800_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_2.8, 8;
    %load/vec4 v00000000010ff400_0;
    %pad/u 6;
    %ix/vec4 4;
    %load/vec4a v00000000011004e0, 4;
    %store/vec4 v00000000010fff40_0, 0, 4;
    %jmp T_2.9;
T_2.8 ;
    %pushi/vec4 0, 15, 4;
    %store/vec4 v00000000010fff40_0, 0, 4;
T_2.9 ;
T_2.7 ;
T_2.3 ;
T_2.0 ;
    %jmp T_2;
    .thread T_2;
    .scope S_0000000001101140;
T_3 ;
    %wait E_0000000001090930;
    %load/vec4 v00000000010ff9a0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_3.0, 8;
    %load/vec4 v00000000010ff180_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_3.2, 8;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0000000001100e40_0, 0, 32;
T_3.4 ;
    %load/vec4 v0000000001100e40_0;
    %cmpi/s 16, 0, 32;
    %jmp/0xz T_3.5, 5;
    %pushi/vec4 0, 0, 4;
    %ix/getv/s 4, v0000000001100e40_0;
    %store/vec4a v0000000001100bc0, 4, 0;
    %load/vec4 v0000000001100e40_0;
    %addi 1, 0, 32;
    %store/vec4 v0000000001100e40_0, 0, 32;
    %jmp T_3.4;
T_3.5 ;
    %jmp T_3.3;
T_3.2 ;
    %load/vec4 v0000000001100760_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_3.6, 8;
    %load/vec4 v00000000010ff2c0_0;
    %load/vec4 v00000000010ffa40_0;
    %pad/u 6;
    %ix/vec4 4;
    %store/vec4a v0000000001100bc0, 4, 0;
    %jmp T_3.7;
T_3.6 ;
    %load/vec4 v00000000010ffae0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_3.8, 8;
    %load/vec4 v00000000010ffa40_0;
    %pad/u 6;
    %ix/vec4 4;
    %load/vec4a v0000000001100bc0, 4;
    %store/vec4 v00000000011003a0_0, 0, 4;
    %jmp T_3.9;
T_3.8 ;
    %pushi/vec4 0, 15, 4;
    %store/vec4 v00000000011003a0_0, 0, 4;
T_3.9 ;
T_3.7 ;
T_3.3 ;
T_3.0 ;
    %jmp T_3;
    .thread T_3;
    .scope S_000000000109d680;
T_4 ;
    %pushi/vec4 200, 0, 32;
T_4.0 %dup/vec4;
    %pushi/vec4 0, 0, 32;
    %cmp/s;
    %jmp/1xz T_4.1, 5;
    %jmp/1 T_4.1, 4;
    %pushi/vec4 1, 0, 32;
    %sub;
    %delay 1000, 0;
    %load/vec4 v0000000001100300_0;
    %inv;
    %store/vec4 v0000000001100300_0, 0, 1;
    %jmp T_4.0;
T_4.1 ;
    %pop/vec4 1;
    %end;
    .thread T_4;
    .scope S_000000000109d680;
T_5 ;
    %vpi_call 2 66 "$dumpfile", "exp5_td.vcd" {0 0 0};
    %vpi_call 2 67 "$dumpvars", 32'sb00000000000000000000000000000000, S_000000000109d680 {0 0 0};
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000000001100300_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000000001100f80_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000000001103cb0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000000001104610_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v00000000011037b0_0, 0, 1;
    %delay 20000, 0;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0000000001100f80_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0000000001103cb0_0, 0, 1;
    %delay 20000, 0;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000000001103cb0_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0000000001104610_0, 0;
    %pushi/vec4 27, 0, 5;
    %assign/vec4 v0000000001100260_0, 0;
    %pushi/vec4 36, 0, 8;
    %assign/vec4 v0000000001101020_0, 0;
    %delay 20000, 0;
    %pushi/vec4 10, 0, 5;
    %assign/vec4 v0000000001100260_0, 0;
    %pushi/vec4 54, 0, 8;
    %assign/vec4 v0000000001101020_0, 0;
    %delay 20000, 0;
    %pushi/vec4 27, 0, 5;
    %assign/vec4 v0000000001100260_0, 0;
    %pushi/vec4 104, 0, 8;
    %assign/vec4 v0000000001101020_0, 0;
    %delay 20000, 0;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000000001104610_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v00000000011037b0_0, 0, 1;
    %pushi/vec4 10, 0, 5;
    %assign/vec4 v0000000001100260_0, 0;
    %delay 20000, 0;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000000001100f80_0, 0, 1;
    %pushi/vec4 27, 0, 5;
    %store/vec4 v0000000001100260_0, 0, 5;
    %delay 20000, 0;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0000000001103cb0_0, 0, 1;
    %end;
    .thread T_5;
# The file index is used to find the file name in the following table.
:file_names 3;
    "N/A";
    "<interactive>";
    "exp5-2.v";
