INFO: [VRFC 10-2263] Analyzing SystemVerilog file "D:/fpga_projects/SDUP/projekt/nlms_accelerator_ip/nlms_accelerator_ip.srcs/sources_1/new/nlms_mul.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module nlms_mul
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "D:/fpga_projects/SDUP/projekt/nlms_accelerator_ip/nlms_accelerator_ip.srcs/sim_1/new/nlms_mul_TB.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module nlms_mul_TB
