module mux_4bits(
    input [3:0] a,b,c,d,
    input [1:0] sel,
    output reg [3:0] y
    );
always@(a or b or c or d or sel)
    case (sel)
        0: y = a;
        1: y = b;
        2: y = c;
        3: y = d;
        default: y = 4'bx;
    endcase
endmodule
