{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2019,8,16]],"date-time":"2019-08-16T22:40:16Z","timestamp":1565995216228},"publisher-location":"New York, New York, USA","reference-count":16,"publisher":"ACM Press","isbn-type":[{"value":"9781450331562","type":"print"}],"license":[{"URL":"http:\/\/www.acm.org\/publications\/policies\/copyright_policy#Background","start":{"date-parts":[[2014,9,1]],"date-time":"2014-09-01T00:00:00Z","timestamp":1409529600000},"delay-in-days":243,"content-version":"vor"}],"content-domain":{"domain":[],"crossmark-restriction":false},"short-container-title":[],"published-print":{"date-parts":[[2014]]},"DOI":"10.1145\/2660540.2660982","type":"proceedings-article","created":{"date-parts":[[2014,10,31]],"date-time":"2014-10-31T19:32:56Z","timestamp":1414783976000},"source":"Crossref","is-referenced-by-count":0,"title":["Verification of Hardware Implementations through Correctness of their Recursive Definitions in PVS"],"prefix":"10.1145","author":[{"given":"Ariane Alves","family":"Almeida","sequence":"first","affiliation":[]},{"given":"Carlos H.","family":"Llanos","sequence":"additional","affiliation":[]},{"given":"Janier","family":"Arias-Garc\u00eda","sequence":"additional","affiliation":[]},{"given":"Mauricio","family":"Ayala-Rinc\u00f3n","sequence":"additional","affiliation":[]}],"member":"320","reference":[{"key":"key-10.1145\/2660540.2660982-1","unstructured":"NASA LaRC PVS libraries. Avaliable at shemesh.larc.nasa.gov\/fm\/ftp\/larc\/PVS-library\/."},{"key":"key-10.1145\/2660540.2660982-2","unstructured":"J. Arias-Garc&#237;a, C. H. Llanos, M. Ayala-Rinc&#243;n, and R. Jacobi, \"FPGA implementation of large-scale matrix inversion using single, double and custom floating-point precision,\" in VIII Southern Conf. on Programmable Logic (SPL), 2012, pp. 1--6.","DOI":"10.1109\/SPL.2012.6211787","doi-asserted-by":"crossref"},{"key":"key-10.1145\/2660540.2660982-3","unstructured":"M. Ayala-Rinc&#243;n, C. H. Llanos, R. P. Jacobi, and R. W. Hartenstein, \"Prototyping time- and space-efficient computations of algebraic operations over dynamically reconfigurable systems modeled by rewriting-logic,\" ACM TODAES, vol. 11, no. 2, pp. 251--281, 2006.","DOI":"10.1145\/1142155.1142156","doi-asserted-by":"crossref"},{"key":"key-10.1145\/2660540.2660982-4","unstructured":"M. Ayala-Rinc&#243;n and T. M. Sant'Ana, \"SAEPTUM: verification of ELAN hardware specifications using the proof assistant PVS,\" in 19th Annual Symp. on Integrated Circuits and Systems Design (SBCCI). ACM, 2006, pp. 125--130.","DOI":"10.1145\/1150343.1150379","doi-asserted-by":"crossref"},{"key":"key-10.1145\/2660540.2660982-5","unstructured":"A. L. S. Braga, J. Arias-Garc&#237;a, C. H. Llanos, M. Dorn, A. Foltran, and L. S. Coelho, \"Hardware implementation of GMDH-type artificial neural networks and its use to predict approximate three-dimensional structures of proteins,\" in 7th Int. Workshop on Reconfigurable and Communication-Centric Systems-on-Chip (ReCoSoC), 2012, pp. 1--8.","DOI":"10.1109\/ReCoSoC.2012.6322907","doi-asserted-by":"crossref"},{"key":"key-10.1145\/2660540.2660982-6","unstructured":"M. Emmer, Z. Khasidashvili, K. Korovin, and A. Voronkov, \"Encoding industrial hardware verification problems into effectively propositional logic,\" in Formal Methods in Computer-Aided Design (FMCAD), 2010, pp. 137--144."},{"key":"key-10.1145\/2660540.2660982-7","unstructured":"R. Floyd, \"Assigning Meaning to Programs,\" in Mathematical Aspects of Computer Science, ser. Proc, of Symposia in Applied Mathematics, no. 19. AMS, 1967, pp. 19--32.","DOI":"10.1090\/psapm\/019\/0235771","doi-asserted-by":"crossref"},{"key":"key-10.1145\/2660540.2660982-8","unstructured":"M. Gordon, J. Iyoda, S. Owens, and K. Slind, \"Automatic formal synthesis of hardware from higher order logic,\" Electron. Notes Theor. Comput. Sci., vol. 145, pp. 27--43, Jan. 2006.","DOI":"10.1016\/j.entcs.2005.10.003","doi-asserted-by":"crossref"},{"key":"key-10.1145\/2660540.2660982-9","unstructured":"M. Haghbayan, B. Alizadeh, P. Behnam, and S. Safari, \"Formal Verification and Debugging of Array Dividers with Auto-correction Mechanism,\" in 27th Int. Conf. on VLSI Design and 13th Int. Conf. on Embedded Systems, 2014, pp. 80--85.","DOI":"10.1109\/VLSID.2014.21","doi-asserted-by":"crossref"},{"key":"key-10.1145\/2660540.2660982-10","unstructured":"C. A. R. Hoare, \"An Axiomatic Basis for Computer Programming,\" Commun. ACM, vol. 12, no. 10, pp. 576--580, 1969.","DOI":"10.1145\/363235.363259","doi-asserted-by":"crossref"},{"key":"key-10.1145\/2660540.2660982-11","unstructured":"D. Kapur and M. Subramaniam, \"Using an induction prover for verifying arithmetic circuits,\" Int. J. on Software Tools for Technology Transfer, vol. 3, no. 1, pp. 32--65, 2000.","DOI":"10.1007\/PL00010808","doi-asserted-by":"crossref"},{"key":"key-10.1145\/2660540.2660982-12","unstructured":"Z. Khasidashvili, M. Kinanah, and A. Voronkov, \"Verifying equivalence of memories using a first order logic theorem prover,\" in Formal Methods in Computer-Aided Design (FMCAD), 2009, pp. 128--135.","DOI":"10.1109\/FMCAD.2009.5351132","doi-asserted-by":"crossref"},{"key":"key-10.1145\/2660540.2660982-13","unstructured":"C. Morra, \"A Flexible Framework for Hardware\/Software Design Space Exploration using Rewriting Logic,\" Ph.D. dissertation, Karlsruher Institut f&#252;r Technologie, 2010."},{"key":"key-10.1145\/2660540.2660982-14","unstructured":"C. Morra, J. Becker, M. Ayala-Rinc&#243;n, and R. Hartenstein, \"FELIX: Using Rewriting-Logic for Generating Functionally Equivalent Implementations,\" in 15th International Conference on Field Programmable Logic and Applications (FPL), 2005, pp. 25--30."},{"key":"key-10.1145\/2660540.2660982-15","unstructured":"C. Morra, J. Bispo, J. Cardoso, and J. Becker, \"Combining Rewriting-Logic, Architecture Generation, and Simulation to Exploit Coarse-Grained Reconfigurable Architectures,\" in 16th Field-Programmable Custom Computing Machines (FCCM), 2008, pp. 320--321.","DOI":"10.1109\/FCCM.2008.37","doi-asserted-by":"crossref"},{"key":"key-10.1145\/2660540.2660982-16","unstructured":"S. Owre, N. Shankar, J. M. Rushby, and D. W. J. Stringer-Calvert, PVS System Guide, SRI International Computer Science Laboratory, 2001."}],"event":{"name":"the 27th Symposium","location":"Aracaju, Brazil","sponsor":["IEEE Circuits and Systems Society","SIGDA, ACM Special Interest Group on Design Automation","SBC, Brazilian Computer Society","SBMICRO, Brazilian Microelectronics Society","IEEE ICAS"],"acronym":"SBCCI '14","number":"27","start":{"date-parts":[[2014,9,1]]},"end":{"date-parts":[[2014,9,5]]}},"container-title":["Proceedings of the 27th Symposium on Integrated Circuits and Systems Design - SBCCI '14"],"original-title":[],"link":[{"URL":"http:\/\/dl.acm.org\/ft_gateway.cfm?id=2660982&amp;ftid=1510163&amp;dwn=1","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2019,8,16]],"date-time":"2019-08-16T22:12:48Z","timestamp":1565993568000},"score":1.0,"subtitle":[],"short-title":[],"issued":{"date-parts":[[2014]]},"ISBN":["9781450331562"],"references-count":16,"URL":"http:\/\/dx.doi.org\/10.1145\/2660540.2660982","relation":{"cites":[]}}}