<ENTRY>
{
 "thisFile": "/users/timwu/FPGA-Lane-Edge-Detection-V70/hls/edge_detection/edge_detect.xclbin.link_summary",
 "connectId": "",
 "serverToken": "",
 "timestamp": "0"
}
</ENTRY>
<ENTRY>
{
 "type": "ET_CmdStep",
 "dateTimestamp": "Wed Nov 19 13:58:49 2025",
 "timestampMillis": "1763585929055",
 "buildStep": {
  "cmdId": "d67f268a-bfc7-43d4-8a1e-6c4caa3710ad",
  "name": "v++",
  "logFile": "/users/timwu/FPGA-Lane-Edge-Detection-V70/hls/edge_detection/_x/link/link.steps.log",
  "commandLine": "/share/Xilinx/Vitis/2023.2/bin/unwrapped/lnx64.o/v++  --vivado.prop \"run.__KERNEL__.{STEPS.SYNTH_DESIGN.ARGS.MORE OPTIONS}={-directive sdx_optimization_effort_high}\" --advanced.misc \"report=type report_timing_summary name impl_report_timing_summary_route_design_summary steps {route_design} runs {impl_1} options {-max_paths 10}\" --advanced.misc \"report=type report_timing_summary name impl_report_timing_summary_post_route_phys_opt_design_summary steps {post_route_phys_opt_design} runs {impl_1} options {-max_paths 10}\" -l --platform xilinx_u280_gen3x16_xdma_1_202211_1 --kernel edge_detect --output edge_detect.xclbin edge_detect.xo ",
  "args": [
   "-l",
   "--platform",
   "xilinx_u280_gen3x16_xdma_1_202211_1",
   "--kernel",
   "edge_detect",
   "--output",
   "edge_detect.xclbin",
   "edge_detect.xo"
  ],
  "iniFiles": [],
  "cwd": "/users/timwu/FPGA-Lane-Edge-Detection-V70/hls/edge_detection"
 }
}
</ENTRY>
<ENTRY>
{
 "type": "ET_Status",
 "dateTimestamp": "Wed Nov 19 13:58:49 2025",
 "timestampMillis": "1763585929055",
 "status": {
  "cmdId": "d67f268a-bfc7-43d4-8a1e-6c4caa3710ad",
  "state": "CS_RUNNING"
 }
}
</ENTRY>
<ENTRY>
{
 "type": "ET_FlowMetaData",
 "dateTimestamp": "Wed Nov 19 13:58:53 2025",
 "timestampMillis": "1763585933035",
 "buildSummary": {
  "hardwarePlatform": "xilinx_u280_gen3x16_xdma_1_202211_1.xpfm",
  "hardwareDsa": "",
  "platformDirectory": "/opt/xilinx/platforms/xilinx_u280_gen3x16_xdma_1_202211_1",
  "runtime": "OpenCL",
  "systemConfig": "Linux",
  "flow": "BF_LINK",
  "target": "TT_HW",
  "binaryContainer": {
   "base": {
    "type": "BT_UKNOWN",
    "name": "edge_detect",
    "file": "/users/timwu/FPGA-Lane-Edge-Detection-V70/hls/edge_detection/edge_detect.xclbin",
    "reports": [],
    "uuid": ""
   },
   "kernels": []
  },
  "kernels": [
   {
    "base": {
     "type": "KERNEL",
     "name": "edge_detect",
     "file": "/users/timwu/FPGA-Lane-Edge-Detection-V70/hls/edge_detection/edge_detect.xo",
     "reports": [],
     "uuid": ""
    },
    "sources": [
     "/users/timwu/FPGA-Lane-Edge-Detection-V70/hls/edge_detection/_x/link/int/xo/edge_detect/edge_detect/cpu_sources/edge_detect.cpp"
    ],
    "psSources": [],
    "cuNames": [
     "edge_detect_1"
    ],
    "type": "HLS",
    "frequency": 0,
    "freqUnits": ""
   }
  ],
  "toolVersion": "Vitis V++ Compiler Release 2023.2. SW Build 4026344 on 2023-10-11-15:42:10"
 }
}
</ENTRY>
<ENTRY>
{
 "type": "ET_SubCmdStep",
 "dateTimestamp": "Wed Nov 19 13:58:53 2025",
 "timestampMillis": "1763585933185",
 "buildStep": {
  "cmdId": "4ec25d4d-b1f7-41df-b84f-ff8eeb03fed2",
  "name": "system_link",
  "logFile": "",
  "commandLine": "system_link --xo /users/timwu/FPGA-Lane-Edge-Detection-V70/hls/edge_detection/edge_detect.xo --xpfm /opt/xilinx/platforms/xilinx_u280_gen3x16_xdma_1_202211_1/xilinx_u280_gen3x16_xdma_1_202211_1.xpfm --target hw --output_dir /users/timwu/FPGA-Lane-Edge-Detection-V70/hls/edge_detection/_x/link/int --temp_dir /users/timwu/FPGA-Lane-Edge-Detection-V70/hls/edge_detection/_x/link/sys_link",
  "args": [
   "--xo",
   "/users/timwu/FPGA-Lane-Edge-Detection-V70/hls/edge_detection/edge_detect.xo",
   "--xpfm",
   "/opt/xilinx/platforms/xilinx_u280_gen3x16_xdma_1_202211_1/xilinx_u280_gen3x16_xdma_1_202211_1.xpfm",
   "--target",
   "hw",
   "--output_dir",
   "/users/timwu/FPGA-Lane-Edge-Detection-V70/hls/edge_detection/_x/link/int",
   "--temp_dir",
   "/users/timwu/FPGA-Lane-Edge-Detection-V70/hls/edge_detection/_x/link/sys_link"
  ],
  "iniFiles": [],
  "cwd": "/users/timwu/FPGA-Lane-Edge-Detection-V70/hls/edge_detection"
 }
}
</ENTRY>
<ENTRY>
{
 "type": "ET_Status",
 "dateTimestamp": "Wed Nov 19 13:58:53 2025",
 "timestampMillis": "1763585933185",
 "status": {
  "cmdId": "4ec25d4d-b1f7-41df-b84f-ff8eeb03fed2",
  "state": "CS_RUNNING"
 }
}
</ENTRY>
<ENTRY>
{
 "type": "ET_Status",
 "dateTimestamp": "Wed Nov 19 13:59:15 2025",
 "timestampMillis": "1763585955990",
 "status": {
  "cmdId": "4ec25d4d-b1f7-41df-b84f-ff8eeb03fed2",
  "state": "CS_PASSED"
 }
}
</ENTRY>
<ENTRY>
{
 "type": "ET_SubCmdStep",
 "dateTimestamp": "Wed Nov 19 13:59:15 2025",
 "timestampMillis": "1763585955994",
 "buildStep": {
  "cmdId": "9b33f0e6-4888-4e00-a45c-7fdb0b223d2f",
  "name": "cf2sw",
  "logFile": "",
  "commandLine": "cf2sw -sdsl /users/timwu/FPGA-Lane-Edge-Detection-V70/hls/edge_detection/_x/link/int/sdsl.dat -rtd /users/timwu/FPGA-Lane-Edge-Detection-V70/hls/edge_detection/_x/link/int/cf2sw.rtd -nofilter /users/timwu/FPGA-Lane-Edge-Detection-V70/hls/edge_detection/_x/link/int/cf2sw_full.rtd -xclbin /users/timwu/FPGA-Lane-Edge-Detection-V70/hls/edge_detection/_x/link/int/xclbin_orig.xml -o /users/timwu/FPGA-Lane-Edge-Detection-V70/hls/edge_detection/_x/link/int/xclbin_orig.1.xml",
  "args": [
   "-sdsl",
   "/users/timwu/FPGA-Lane-Edge-Detection-V70/hls/edge_detection/_x/link/int/sdsl.dat",
   "-rtd",
   "/users/timwu/FPGA-Lane-Edge-Detection-V70/hls/edge_detection/_x/link/int/cf2sw.rtd",
   "-nofilter",
   "/users/timwu/FPGA-Lane-Edge-Detection-V70/hls/edge_detection/_x/link/int/cf2sw_full.rtd",
   "-xclbin",
   "/users/timwu/FPGA-Lane-Edge-Detection-V70/hls/edge_detection/_x/link/int/xclbin_orig.xml",
   "-o",
   "/users/timwu/FPGA-Lane-Edge-Detection-V70/hls/edge_detection/_x/link/int/xclbin_orig.1.xml"
  ],
  "iniFiles": [],
  "cwd": "/users/timwu/FPGA-Lane-Edge-Detection-V70/hls/edge_detection"
 }
}
</ENTRY>
<ENTRY>
{
 "type": "ET_Status",
 "dateTimestamp": "Wed Nov 19 13:59:15 2025",
 "timestampMillis": "1763585955995",
 "status": {
  "cmdId": "9b33f0e6-4888-4e00-a45c-7fdb0b223d2f",
  "state": "CS_RUNNING"
 }
}
</ENTRY>
<ENTRY>
{
 "type": "ET_Status",
 "dateTimestamp": "Wed Nov 19 13:59:21 2025",
 "timestampMillis": "1763585961831",
 "status": {
  "cmdId": "9b33f0e6-4888-4e00-a45c-7fdb0b223d2f",
  "state": "CS_PASSED"
 }
}
</ENTRY>
<ENTRY>
{
 "type": "ET_SubCmdStep",
 "dateTimestamp": "Wed Nov 19 13:59:21 2025",
 "timestampMillis": "1763585961834",
 "buildStep": {
  "cmdId": "499e8b80-2c96-48b6-b8b9-e45b9dc8bcc5",
  "name": "rtd2_system_diagram",
  "logFile": "",
  "commandLine": "rtd2SystemDiagram",
  "args": [],
  "iniFiles": [],
  "cwd": "/users/timwu/FPGA-Lane-Edge-Detection-V70/hls/edge_detection"
 }
}
</ENTRY>
<ENTRY>
{
 "type": "ET_Status",
 "dateTimestamp": "Wed Nov 19 13:59:21 2025",
 "timestampMillis": "1763585961835",
 "status": {
  "cmdId": "499e8b80-2c96-48b6-b8b9-e45b9dc8bcc5",
  "state": "CS_RUNNING"
 }
}
</ENTRY>
<ENTRY>
{
 "type": "ET_Report",
 "dateTimestamp": "Wed Nov 19 13:59:22 2025",
 "timestampMillis": "1763585962132",
 "report": {
  "path": "/users/timwu/FPGA-Lane-Edge-Detection-V70/hls/edge_detection/_x/link/int/systemDiagramModel.json",
  "name": "",
  "fileType": "JSON",
  "reportType": "SYSTEM_DIAGRAM",
  "cmdId": ""
 }
}
</ENTRY>
<ENTRY>
{
 "type": "ET_Status",
 "dateTimestamp": "Wed Nov 19 13:59:22 2025",
 "timestampMillis": "1763585962132",
 "status": {
  "cmdId": "499e8b80-2c96-48b6-b8b9-e45b9dc8bcc5",
  "state": "CS_PASSED"
 }
}
</ENTRY>
<ENTRY>
{
 "type": "ET_SubCmdStep",
 "dateTimestamp": "Wed Nov 19 13:59:22 2025",
 "timestampMillis": "1763585962136",
 "buildStep": {
  "cmdId": "81a64305-ae97-4ecc-bb97-0861683865dc",
  "name": "vpl",
  "logFile": "",
  "commandLine": "vpl -f xilinx_u280_gen3x16_xdma_1_202211_1 --remote_ip_cache /users/timwu/FPGA-Lane-Edge-Detection-V70/hls/edge_detection/.ipcache --output_dir /users/timwu/FPGA-Lane-Edge-Detection-V70/hls/edge_detection/_x/link/int --log_dir /users/timwu/FPGA-Lane-Edge-Detection-V70/hls/edge_detection/_x/logs/link --report_dir /users/timwu/FPGA-Lane-Edge-Detection-V70/hls/edge_detection/_x/reports/link --config /users/timwu/FPGA-Lane-Edge-Detection-V70/hls/edge_detection/_x/link/int/vplConfig.ini -k /users/timwu/FPGA-Lane-Edge-Detection-V70/hls/edge_detection/_x/link/int/kernel_info.dat --webtalk_flag Vitis --temp_dir /users/timwu/FPGA-Lane-Edge-Detection-V70/hls/edge_detection/_x/link --no-info --iprepo /users/timwu/FPGA-Lane-Edge-Detection-V70/hls/edge_detection/_x/link/int/xo/ip_repo/xilinx_com_hls_edge_detect_1_0 --messageDb /users/timwu/FPGA-Lane-Edge-Detection-V70/hls/edge_detection/_x/link/run_link/vpl.pb /users/timwu/FPGA-Lane-Edge-Detection-V70/hls/edge_detection/_x/link/int/dr.bd.tcl",
  "args": [
   "-f",
   "xilinx_u280_gen3x16_xdma_1_202211_1",
   "--remote_ip_cache",
   "/users/timwu/FPGA-Lane-Edge-Detection-V70/hls/edge_detection/.ipcache",
   "--output_dir",
   "/users/timwu/FPGA-Lane-Edge-Detection-V70/hls/edge_detection/_x/link/int",
   "--log_dir",
   "/users/timwu/FPGA-Lane-Edge-Detection-V70/hls/edge_detection/_x/logs/link",
   "--report_dir",
   "/users/timwu/FPGA-Lane-Edge-Detection-V70/hls/edge_detection/_x/reports/link",
   "--config",
   "/users/timwu/FPGA-Lane-Edge-Detection-V70/hls/edge_detection/_x/link/int/vplConfig.ini",
   "-k",
   "/users/timwu/FPGA-Lane-Edge-Detection-V70/hls/edge_detection/_x/link/int/kernel_info.dat",
   "--webtalk_flag",
   "Vitis",
   "--temp_dir",
   "/users/timwu/FPGA-Lane-Edge-Detection-V70/hls/edge_detection/_x/link",
   "--no-info",
   "--iprepo",
   "/users/timwu/FPGA-Lane-Edge-Detection-V70/hls/edge_detection/_x/link/int/xo/ip_repo/xilinx_com_hls_edge_detect_1_0",
   "--messageDb",
   "/users/timwu/FPGA-Lane-Edge-Detection-V70/hls/edge_detection/_x/link/run_link/vpl.pb",
   "/users/timwu/FPGA-Lane-Edge-Detection-V70/hls/edge_detection/_x/link/int/dr.bd.tcl"
  ],
  "iniFiles": [
   {
    "path": "/users/timwu/FPGA-Lane-Edge-Detection-V70/hls/edge_detection/_x/link/int/vplConfig.ini",
    "content": "[advanced]\nmisc=report=type report_timing_summary name impl_report_timing_summary_route_design_summary steps {route_design} runs {impl_1} options {-max_paths 10}\nmisc=report=type report_timing_summary name impl_report_timing_summary_post_route_phys_opt_design_summary steps {post_route_phys_opt_design} runs {impl_1} options {-max_paths 10}\nparam=compiler.enablePerformanceTrace=1\nparam=compiler.vppCurrentWorkingDir=/users/timwu/FPGA-Lane-Edge-Detection-V70/hls/edge_detection\nmisc=BinaryName=edge_detect\n\n[connectivity]\nnk=edge_detect:1:edge_detect_1\n\n[vivado]\nprop=run.__KERNEL__.{STEPS.SYNTH_DESIGN.ARGS.MORE OPTIONS}={-directive sdx_optimization_effort_high}\n\n"
   }
  ],
  "cwd": "/users/timwu/FPGA-Lane-Edge-Detection-V70/hls/edge_detection"
 }
}
</ENTRY>
<ENTRY>
{
 "type": "ET_Status",
 "dateTimestamp": "Wed Nov 19 13:59:22 2025",
 "timestampMillis": "1763585962136",
 "status": {
  "cmdId": "81a64305-ae97-4ecc-bb97-0861683865dc",
  "state": "CS_RUNNING"
 }
}
</ENTRY>
<ENTRY>
{
 "type": "ET_CmdStep",
 "dateTimestamp": "Wed Nov 19 13:59:23 2025",
 "timestampMillis": "1763585963639",
 "buildStep": {
  "cmdId": "d58bb13a-7912-4ab8-8d1f-c10caef31c78",
  "name": "vpl",
  "logFile": "/users/timwu/FPGA-Lane-Edge-Detection-V70/hls/edge_detection/_x/link/link.steps.log",
  "commandLine": "/share/Xilinx/Vitis/2023.2/bin/unwrapped/lnx64.o/vpl -f xilinx_u280_gen3x16_xdma_1_202211_1 --remote_ip_cache /users/timwu/FPGA-Lane-Edge-Detection-V70/hls/edge_detection/.ipcache --output_dir /users/timwu/FPGA-Lane-Edge-Detection-V70/hls/edge_detection/_x/link/int --log_dir /users/timwu/FPGA-Lane-Edge-Detection-V70/hls/edge_detection/_x/logs/link --report_dir /users/timwu/FPGA-Lane-Edge-Detection-V70/hls/edge_detection/_x/reports/link --config /users/timwu/FPGA-Lane-Edge-Detection-V70/hls/edge_detection/_x/link/int/vplConfig.ini -k /users/timwu/FPGA-Lane-Edge-Detection-V70/hls/edge_detection/_x/link/int/kernel_info.dat --webtalk_flag Vitis --temp_dir /users/timwu/FPGA-Lane-Edge-Detection-V70/hls/edge_detection/_x/link --no-info --iprepo /users/timwu/FPGA-Lane-Edge-Detection-V70/hls/edge_detection/_x/link/int/xo/ip_repo/xilinx_com_hls_edge_detect_1_0 --messageDb /users/timwu/FPGA-Lane-Edge-Detection-V70/hls/edge_detection/_x/link/run_link/vpl.pb /users/timwu/FPGA-Lane-Edge-Detection-V70/hls/edge_detection/_x/link/int/dr.bd.tcl ",
  "args": [],
  "iniFiles": [],
  "cwd": "/users/timwu/FPGA-Lane-Edge-Detection-V70/hls/edge_detection/_x/link/run_link"
 }
}
</ENTRY>
<ENTRY>
{
 "type": "ET_Status",
 "dateTimestamp": "Wed Nov 19 13:59:23 2025",
 "timestampMillis": "1763585963639",
 "status": {
  "cmdId": "d58bb13a-7912-4ab8-8d1f-c10caef31c78",
  "state": "CS_RUNNING"
 }
}
</ENTRY>
<ENTRY>
{
 "type": "ET_VivadoProject",
 "dateTimestamp": "Wed Nov 19 13:59:28 2025",
 "timestampMillis": "1763585968129",
 "vivadoProject": {
  "openDir": "/users/timwu/FPGA-Lane-Edge-Detection-V70/hls/edge_detection/_x/link/vivado/vpl",
  "openScript": "openprj.tcl",
  "relativeProject": "prj/prj.xpr"
 }
}
</ENTRY>
<ENTRY>
{
 "type": "ET_SubCmdStep",
 "dateTimestamp": "Wed Nov 19 13:59:28 2025",
 "timestampMillis": "1763585968130",
 "buildStep": {
  "cmdId": "6eeb2fe3-9f51-4950-b8eb-b92bbe55dcf1",
  "name": "vivado",
  "logFile": "/users/timwu/FPGA-Lane-Edge-Detection-V70/hls/edge_detection/_x/link/vivado/vpl/vivado.log",
  "commandLine": "vivado -log vivado.log -applog -m64 -messageDb vivado.pb -mode batch -source vpl.tcl -notrace",
  "args": [
   "-log",
   "vivado.log",
   "-applog",
   " -m64",
   "-messageDb",
   "vivado.pb",
   "-mode",
   "batch",
   "-source",
   "vpl.tcl",
   "-notrace"
  ],
  "iniFiles": [],
  "cwd": "/users/timwu/FPGA-Lane-Edge-Detection-V70/hls/edge_detection/_x/link/run_link"
 }
}
</ENTRY>
<ENTRY>
{
 "type": "ET_Status",
 "dateTimestamp": "Wed Nov 19 13:59:28 2025",
 "timestampMillis": "1763585968131",
 "status": {
  "cmdId": "6eeb2fe3-9f51-4950-b8eb-b92bbe55dcf1",
  "state": "CS_RUNNING"
 }
}
</ENTRY>
<ENTRY>
{
 "type": "ET_Report",
 "dateTimestamp": "Wed Nov 19 14:01:26 2025",
 "timestampMillis": "1763586086553",
 "report": {
  "path": "/users/timwu/FPGA-Lane-Edge-Detection-V70/hls/edge_detection/_x/link/int/automation_summary_pre_synthesis.txt",
  "name": "",
  "fileType": "TEXT",
  "reportType": "VITIS_DESIGN_FLOW",
  "cmdId": ""
 }
}
</ENTRY>
<ENTRY>
{
 "type": "ET_CmdStep",
 "dateTimestamp": "Wed Nov 19 14:05:23 2025",
 "timestampMillis": "1763586323824",
 "buildStep": {
  "cmdId": "0a84216d-aa82-4ccc-9041-5e04646142b0",
  "name": "vivado.impl",
  "logFile": "",
  "commandLine": "",
  "args": [],
  "iniFiles": [],
  "cwd": "/users/timwu/FPGA-Lane-Edge-Detection-V70/hls/edge_detection/_x/link/vivado/vpl"
 }
}
</ENTRY>
<ENTRY>
{
 "type": "ET_Status",
 "dateTimestamp": "Wed Nov 19 14:05:23 2025",
 "timestampMillis": "1763586323824",
 "status": {
  "cmdId": "0a84216d-aa82-4ccc-9041-5e04646142b0",
  "state": "CS_RUNNING"
 }
}
</ENTRY>
<ENTRY>
{
 "type": "ET_CmdStep",
 "dateTimestamp": "Wed Nov 19 14:05:23 2025",
 "timestampMillis": "1763586323825",
 "buildStep": {
  "cmdId": "c0d8cefe-cdbf-43b1-b4d6-8621eb2cb532",
  "name": "vivado.impl.impl_1",
  "logFile": "/users/timwu/FPGA-Lane-Edge-Detection-V70/hls/edge_detection/_x/link/vivado/vpl/prj/prj.runs/impl_1/runme.log",
  "commandLine": "",
  "args": [],
  "iniFiles": [],
  "cwd": "/users/timwu/FPGA-Lane-Edge-Detection-V70/hls/edge_detection/_x/link/vivado/vpl/prj/prj.runs/impl_1"
 }
}
</ENTRY>
<ENTRY>
{
 "type": "ET_Status",
 "dateTimestamp": "Wed Nov 19 14:05:23 2025",
 "timestampMillis": "1763586323825",
 "status": {
  "cmdId": "c0d8cefe-cdbf-43b1-b4d6-8621eb2cb532",
  "state": "CS_RUNNING"
 }
}
</ENTRY>
<ENTRY>
{
 "type": "ET_Report",
 "dateTimestamp": "Wed Nov 19 15:20:21 2025",
 "timestampMillis": "1763590821642",
 "report": {
  "path": "/users/timwu/FPGA-Lane-Edge-Detection-V70/hls/edge_detection/_x/link/vivado/vpl/prj/prj.runs/impl_1/system_diagram.json",
  "name": "",
  "fileType": "JSON",
  "reportType": "SYSTEM_DIAGRAM_PLUS",
  "cmdId": ""
 }
}
</ENTRY>
<ENTRY>
{
 "type": "ET_Report",
 "dateTimestamp": "Wed Nov 19 15:21:35 2025",
 "timestampMillis": "1763590895298",
 "report": {
  "path": "/users/timwu/FPGA-Lane-Edge-Detection-V70/hls/edge_detection/_x/link/int/kernel_service.json",
  "name": "",
  "fileType": "JSON",
  "reportType": "KERNEL_SERVICE",
  "cmdId": ""
 }
}
</ENTRY>
<ENTRY>
{
 "type": "ET_Report",
 "dateTimestamp": "Wed Nov 19 15:21:35 2025",
 "timestampMillis": "1763590895299",
 "report": {
  "path": "/users/timwu/FPGA-Lane-Edge-Detection-V70/hls/edge_detection/_x/link/int/kernel_service.pb",
  "name": "",
  "fileType": "BINARY_PROTOBUF",
  "reportType": "KERNEL_SERVICE",
  "cmdId": ""
 }
}
</ENTRY>
<ENTRY>
{
 "type": "ET_Report",
 "dateTimestamp": "Wed Nov 19 15:23:09 2025",
 "timestampMillis": "1763590989365",
 "report": {
  "path": "/users/timwu/FPGA-Lane-Edge-Detection-V70/hls/edge_detection/_x/link/vivado/vpl/prj/prj.runs/impl_1/dr_timing_summary.rpt",
  "name": "",
  "fileType": "TEXT",
  "reportType": "GLOBAL_REPORT_TIMING_SUMMARY_FAIL",
  "cmdId": ""
 }
}
</ENTRY>
<ENTRY>
{
 "type": "ET_Status",
 "dateTimestamp": "Wed Nov 19 15:32:22 2025",
 "timestampMillis": "1763591542603",
 "status": {
  "cmdId": "6eeb2fe3-9f51-4950-b8eb-b92bbe55dcf1",
  "state": "CS_PASSED"
 }
}
</ENTRY>
<ENTRY>
{
 "type": "ET_Report",
 "dateTimestamp": "Wed Nov 19 15:32:22 2025",
 "timestampMillis": "1763591542627",
 "report": {
  "path": "/users/timwu/FPGA-Lane-Edge-Detection-V70/hls/edge_detection/_x/reports/link/imp/impl_1_full_util_synthed.rpt",
  "name": "",
  "fileType": "TEXT",
  "reportType": "GLOBAL_UTILIZATION_SYNTHESIS",
  "cmdId": ""
 }
}
</ENTRY>
<ENTRY>
{
 "type": "ET_Report",
 "dateTimestamp": "Wed Nov 19 15:32:22 2025",
 "timestampMillis": "1763591542628",
 "report": {
  "path": "/users/timwu/FPGA-Lane-Edge-Detection-V70/hls/edge_detection/_x/reports/link/imp/impl_1_kernel_util_routed.rpt",
  "name": "",
  "fileType": "TEXT",
  "reportType": "KERNEL_UTILIZATION_ROUTE",
  "cmdId": ""
 }
}
</ENTRY>
<ENTRY>
{
 "type": "ET_Report",
 "dateTimestamp": "Wed Nov 19 15:32:22 2025",
 "timestampMillis": "1763591542629",
 "report": {
  "path": "/users/timwu/FPGA-Lane-Edge-Detection-V70/hls/edge_detection/_x/reports/link/imp/impl_1_kernel_util_synthed.rpt",
  "name": "",
  "fileType": "TEXT",
  "reportType": "KERNEL_UTILIZATION_SYNTHESIS",
  "cmdId": ""
 }
}
</ENTRY>
<ENTRY>
{
 "type": "ET_Report",
 "dateTimestamp": "Wed Nov 19 15:32:22 2025",
 "timestampMillis": "1763591542629",
 "report": {
  "path": "/users/timwu/FPGA-Lane-Edge-Detection-V70/hls/edge_detection/_x/reports/link/imp/impl_1_slr_util_routed.pb",
  "name": "",
  "fileType": "BINARY_PROTOBUF",
  "reportType": "GLOBAL_SLR_UTIL_ROUTED",
  "cmdId": ""
 }
}
</ENTRY>
<ENTRY>
{
 "type": "ET_Report",
 "dateTimestamp": "Wed Nov 19 15:32:22 2025",
 "timestampMillis": "1763591542630",
 "report": {
  "path": "/users/timwu/FPGA-Lane-Edge-Detection-V70/hls/edge_detection/_x/reports/link/imp/impl_1_kernel_util_placed.xutil",
  "name": "",
  "fileType": "XUTIL",
  "reportType": "KERNEL_UTILIZATION_PLACEMENT",
  "cmdId": ""
 }
}
</ENTRY>
<ENTRY>
{
 "type": "ET_Report",
 "dateTimestamp": "Wed Nov 19 15:32:22 2025",
 "timestampMillis": "1763591542631",
 "report": {
  "path": "/users/timwu/FPGA-Lane-Edge-Detection-V70/hls/edge_detection/_x/reports/link/imp/impl_1_full_util_placed.pb",
  "name": "",
  "fileType": "BINARY_PROTOBUF",
  "reportType": "GLOBAL_UTILIZATION_PLACEMENT",
  "cmdId": ""
 }
}
</ENTRY>
<ENTRY>
{
 "type": "ET_Report",
 "dateTimestamp": "Wed Nov 19 15:32:22 2025",
 "timestampMillis": "1763591542631",
 "report": {
  "path": "/users/timwu/FPGA-Lane-Edge-Detection-V70/hls/edge_detection/_x/reports/link/imp/impl_1_kernel_util_synthed.xutil",
  "name": "",
  "fileType": "XUTIL",
  "reportType": "KERNEL_UTILIZATION_SYNTHESIS",
  "cmdId": ""
 }
}
</ENTRY>
<ENTRY>
{
 "type": "ET_Report",
 "dateTimestamp": "Wed Nov 19 15:32:22 2025",
 "timestampMillis": "1763591542632",
 "report": {
  "path": "/users/timwu/FPGA-Lane-Edge-Detection-V70/hls/edge_detection/_x/reports/link/imp/impl_1_full_util_routed.pb",
  "name": "",
  "fileType": "BINARY_PROTOBUF",
  "reportType": "GLOBAL_UTILIZATION_ROUTE",
  "cmdId": ""
 }
}
</ENTRY>
<ENTRY>
{
 "type": "ET_Report",
 "dateTimestamp": "Wed Nov 19 15:32:22 2025",
 "timestampMillis": "1763591542632",
 "report": {
  "path": "/users/timwu/FPGA-Lane-Edge-Detection-V70/hls/edge_detection/_x/reports/link/imp/impl_1_kernel_util_routed.xutil",
  "name": "",
  "fileType": "XUTIL",
  "reportType": "KERNEL_UTILIZATION_ROUTE",
  "cmdId": ""
 }
}
</ENTRY>
<ENTRY>
{
 "type": "ET_Report",
 "dateTimestamp": "Wed Nov 19 15:32:22 2025",
 "timestampMillis": "1763591542633",
 "report": {
  "path": "/users/timwu/FPGA-Lane-Edge-Detection-V70/hls/edge_detection/_x/reports/link/imp/impl_1_slr_util_placed.rpt",
  "name": "",
  "fileType": "TEXT",
  "reportType": "GLOBAL_SLR_UTIL_PLACED",
  "cmdId": ""
 }
}
</ENTRY>
<ENTRY>
{
 "type": "ET_Report",
 "dateTimestamp": "Wed Nov 19 15:32:22 2025",
 "timestampMillis": "1763591542633",
 "report": {
  "path": "/users/timwu/FPGA-Lane-Edge-Detection-V70/hls/edge_detection/_x/reports/link/imp/impl_1_slr_util_routed.rpt",
  "name": "",
  "fileType": "TEXT",
  "reportType": "GLOBAL_SLR_UTIL_ROUTED",
  "cmdId": ""
 }
}
</ENTRY>
<ENTRY>
{
 "type": "ET_Report",
 "dateTimestamp": "Wed Nov 19 15:32:22 2025",
 "timestampMillis": "1763591542634",
 "report": {
  "path": "/users/timwu/FPGA-Lane-Edge-Detection-V70/hls/edge_detection/_x/reports/link/imp/impl_1_full_util_routed.rpt",
  "name": "",
  "fileType": "TEXT",
  "reportType": "GLOBAL_UTILIZATION_ROUTE",
  "cmdId": ""
 }
}
</ENTRY>
<ENTRY>
{
 "type": "ET_Report",
 "dateTimestamp": "Wed Nov 19 15:32:22 2025",
 "timestampMillis": "1763591542634",
 "report": {
  "path": "/users/timwu/FPGA-Lane-Edge-Detection-V70/hls/edge_detection/_x/reports/link/imp/impl_1_full_util_synthed.pb",
  "name": "",
  "fileType": "BINARY_PROTOBUF",
  "reportType": "GLOBAL_UTILIZATION_SYNTHESIS",
  "cmdId": ""
 }
}
</ENTRY>
<ENTRY>
{
 "type": "ET_Report",
 "dateTimestamp": "Wed Nov 19 15:32:22 2025",
 "timestampMillis": "1763591542635",
 "report": {
  "path": "/users/timwu/FPGA-Lane-Edge-Detection-V70/hls/edge_detection/_x/reports/link/imp/impl_1_slr_util_placed.pb",
  "name": "",
  "fileType": "BINARY_PROTOBUF",
  "reportType": "GLOBAL_SLR_UTIL_PLACED",
  "cmdId": ""
 }
}
</ENTRY>
<ENTRY>
{
 "type": "ET_Report",
 "dateTimestamp": "Wed Nov 19 15:32:22 2025",
 "timestampMillis": "1763591542635",
 "report": {
  "path": "/users/timwu/FPGA-Lane-Edge-Detection-V70/hls/edge_detection/_x/reports/link/imp/impl_1_kernel_util_placed.rpt",
  "name": "",
  "fileType": "TEXT",
  "reportType": "KERNEL_UTILIZATION_PLACEMENT",
  "cmdId": ""
 }
}
</ENTRY>
<ENTRY>
{
 "type": "ET_Report",
 "dateTimestamp": "Wed Nov 19 15:32:22 2025",
 "timestampMillis": "1763591542635",
 "report": {
  "path": "/users/timwu/FPGA-Lane-Edge-Detection-V70/hls/edge_detection/_x/reports/link/imp/impl_1_full_util_placed.rpt",
  "name": "",
  "fileType": "TEXT",
  "reportType": "GLOBAL_UTILIZATION_PLACEMENT",
  "cmdId": ""
 }
}
</ENTRY>
<ENTRY>
{
 "type": "ET_Report",
 "dateTimestamp": "Wed Nov 19 15:32:22 2025",
 "timestampMillis": "1763591542641",
 "report": {
  "path": "/users/timwu/FPGA-Lane-Edge-Detection-V70/hls/edge_detection/_x/reports/link/syn/ulp_edge_detect_1_0_synth_1_ulp_edge_detect_1_0_utilization_synth.rpt",
  "name": "edge_detect",
  "fileType": "TEXT",
  "reportType": "GLOBAL_REPORT_UTILIZATION",
  "cmdId": ""
 }
}
</ENTRY>
<ENTRY>
{
 "type": "ET_Report",
 "dateTimestamp": "Wed Nov 19 15:32:22 2025",
 "timestampMillis": "1763591542642",
 "report": {
  "path": "/users/timwu/FPGA-Lane-Edge-Detection-V70/hls/edge_detection/_x/reports/link/imp/impl_1_system_diagram.json",
  "name": "",
  "fileType": "JSON",
  "reportType": "SYSTEM_DIAGRAM_PLUS",
  "cmdId": "c0d8cefe-cdbf-43b1-b4d6-8621eb2cb532"
 }
}
</ENTRY>
<ENTRY>
{
 "type": "ET_Report",
 "dateTimestamp": "Wed Nov 19 15:32:22 2025",
 "timestampMillis": "1763591542660",
 "report": {
  "path": "/users/timwu/FPGA-Lane-Edge-Detection-V70/hls/edge_detection/_x/reports/link/imp/impl_1_hw_bb_locked_timing_summary_routed.rpt",
  "name": "",
  "fileType": "TEXT",
  "reportType": "GLOBAL_REPORT_TIMING_SUMMARY",
  "cmdId": "c0d8cefe-cdbf-43b1-b4d6-8621eb2cb532"
 }
}
</ENTRY>
<ENTRY>
{
 "type": "ET_Report",
 "dateTimestamp": "Wed Nov 19 15:32:22 2025",
 "timestampMillis": "1763591542678",
 "report": {
  "path": "/users/timwu/FPGA-Lane-Edge-Detection-V70/hls/edge_detection/_x/reports/link/imp/impl_1_hw_bb_locked_timing_summary_routed.rpx",
  "name": "",
  "fileType": "BINARY_PROTOBUF",
  "reportType": "GLOBAL_REPORT_TIMING_SUMMARY",
  "cmdId": "c0d8cefe-cdbf-43b1-b4d6-8621eb2cb532"
 }
}
</ENTRY>
<ENTRY>
{
 "type": "ET_Report",
 "dateTimestamp": "Wed Nov 19 15:32:22 2025",
 "timestampMillis": "1763591542678",
 "report": {
  "path": "/users/timwu/FPGA-Lane-Edge-Detection-V70/hls/edge_detection/_x/reports/link/imp/impl_1_hw_bb_locked_timing_summary_routed.rpv",
  "name": "",
  "fileType": "BINARY_PROTOBUF",
  "reportType": "GLOBAL_REPORT_TIMING_SUMMARY_CONCISE",
  "cmdId": "c0d8cefe-cdbf-43b1-b4d6-8621eb2cb532"
 }
}
</ENTRY>
<ENTRY>
{
 "type": "ET_Status",
 "dateTimestamp": "Wed Nov 19 15:32:22 2025",
 "timestampMillis": "1763591542737",
 "status": {
  "cmdId": "d58bb13a-7912-4ab8-8d1f-c10caef31c78",
  "state": "CS_PASSED"
 }
}
</ENTRY>
<ENTRY>
{
 "type": "ET_Status",
 "dateTimestamp": "Wed Nov 19 15:32:22 2025",
 "timestampMillis": "1763591542754",
 "status": {
  "cmdId": "81a64305-ae97-4ecc-bb97-0861683865dc",
  "state": "CS_PASSED"
 }
}
</ENTRY>
<ENTRY>
{
 "type": "ET_SubCmdStep",
 "dateTimestamp": "Wed Nov 19 15:32:22 2025",
 "timestampMillis": "1763591542762",
 "buildStep": {
  "cmdId": "f2580b66-609b-4d19-9783-861419db31cf",
  "name": "rtdgen",
  "logFile": "",
  "commandLine": "rtdgen",
  "args": [],
  "iniFiles": [],
  "cwd": "/users/timwu/FPGA-Lane-Edge-Detection-V70/hls/edge_detection"
 }
}
</ENTRY>
<ENTRY>
{
 "type": "ET_Status",
 "dateTimestamp": "Wed Nov 19 15:32:22 2025",
 "timestampMillis": "1763591542763",
 "status": {
  "cmdId": "f2580b66-609b-4d19-9783-861419db31cf",
  "state": "CS_RUNNING"
 }
}
</ENTRY>
<ENTRY>
{
 "type": "ET_Report",
 "dateTimestamp": "Wed Nov 19 15:32:22 2025",
 "timestampMillis": "1763591542766",
 "report": {
  "path": "/users/timwu/FPGA-Lane-Edge-Detection-V70/hls/edge_detection/_x/link/int/edge_detect_xml.rtd",
  "name": "",
  "fileType": "JSON",
  "reportType": "XCLBIN_INFO",
  "cmdId": ""
 }
}
</ENTRY>
<ENTRY>
{
 "type": "ET_SubCmdStep",
 "dateTimestamp": "Wed Nov 19 15:32:22 2025",
 "timestampMillis": "1763591542768",
 "buildStep": {
  "cmdId": "242985ba-8303-4376-8b71-c739166f52a9",
  "name": "cf2sw",
  "logFile": "",
  "commandLine": "cf2sw -a /users/timwu/FPGA-Lane-Edge-Detection-V70/hls/edge_detection/_x/link/int/address_map.xml -sdsl /users/timwu/FPGA-Lane-Edge-Detection-V70/hls/edge_detection/_x/link/int/sdsl.dat -xclbin /users/timwu/FPGA-Lane-Edge-Detection-V70/hls/edge_detection/_x/link/int/xclbin_orig.xml -rtd /users/timwu/FPGA-Lane-Edge-Detection-V70/hls/edge_detection/_x/link/int/edge_detect.rtd -o /users/timwu/FPGA-Lane-Edge-Detection-V70/hls/edge_detection/_x/link/int/edge_detect.xml",
  "args": [
   "-a",
   "/users/timwu/FPGA-Lane-Edge-Detection-V70/hls/edge_detection/_x/link/int/address_map.xml",
   "-sdsl",
   "/users/timwu/FPGA-Lane-Edge-Detection-V70/hls/edge_detection/_x/link/int/sdsl.dat",
   "-xclbin",
   "/users/timwu/FPGA-Lane-Edge-Detection-V70/hls/edge_detection/_x/link/int/xclbin_orig.xml",
   "-rtd",
   "/users/timwu/FPGA-Lane-Edge-Detection-V70/hls/edge_detection/_x/link/int/edge_detect.rtd",
   "-o",
   "/users/timwu/FPGA-Lane-Edge-Detection-V70/hls/edge_detection/_x/link/int/edge_detect.xml"
  ],
  "iniFiles": [],
  "cwd": "/users/timwu/FPGA-Lane-Edge-Detection-V70/hls/edge_detection"
 }
}
</ENTRY>
<ENTRY>
{
 "type": "ET_Status",
 "dateTimestamp": "Wed Nov 19 15:32:22 2025",
 "timestampMillis": "1763591542768",
 "status": {
  "cmdId": "242985ba-8303-4376-8b71-c739166f52a9",
  "state": "CS_RUNNING"
 }
}
</ENTRY>
<ENTRY>
{
 "type": "ET_Status",
 "dateTimestamp": "Wed Nov 19 15:32:27 2025",
 "timestampMillis": "1763591547408",
 "status": {
  "cmdId": "242985ba-8303-4376-8b71-c739166f52a9",
  "state": "CS_PASSED"
 }
}
</ENTRY>
<ENTRY>
{
 "type": "ET_SubCmdStep",
 "dateTimestamp": "Wed Nov 19 15:32:27 2025",
 "timestampMillis": "1763591547410",
 "buildStep": {
  "cmdId": "8bab9f01-4e0e-45f9-b1e6-5bae00c075a9",
  "name": "rtdgen",
  "logFile": "",
  "commandLine": "writeSystemDiagram",
  "args": [
   "/users/timwu/FPGA-Lane-Edge-Detection-V70/hls/edge_detection/_x/link/int/edge_detect.rtd",
   "/users/timwu/FPGA-Lane-Edge-Detection-V70/hls/edge_detection/_x/link/int/systemDiagramModelSlrBaseAddress.json"
  ],
  "iniFiles": [],
  "cwd": "/users/timwu/FPGA-Lane-Edge-Detection-V70/hls/edge_detection"
 }
}
</ENTRY>
<ENTRY>
{
 "type": "ET_Status",
 "dateTimestamp": "Wed Nov 19 15:32:27 2025",
 "timestampMillis": "1763591547410",
 "status": {
  "cmdId": "8bab9f01-4e0e-45f9-b1e6-5bae00c075a9",
  "state": "CS_RUNNING"
 }
}
</ENTRY>
<ENTRY>
{
 "type": "ET_Report",
 "dateTimestamp": "Wed Nov 19 15:32:27 2025",
 "timestampMillis": "1763591547417",
 "report": {
  "path": "/users/timwu/FPGA-Lane-Edge-Detection-V70/hls/edge_detection/_x/link/int/systemDiagramModelSlrBaseAddress.json",
  "name": "",
  "fileType": "JSON",
  "reportType": "SYSTEM_DIAGRAM_PLUS",
  "cmdId": ""
 }
}
</ENTRY>
<ENTRY>
{
 "type": "ET_Status",
 "dateTimestamp": "Wed Nov 19 15:32:27 2025",
 "timestampMillis": "1763591547418",
 "status": {
  "cmdId": "8bab9f01-4e0e-45f9-b1e6-5bae00c075a9",
  "state": "CS_PASSED"
 }
}
</ENTRY>
<ENTRY>
{
 "type": "ET_SubCmdStep",
 "dateTimestamp": "Wed Nov 19 15:32:27 2025",
 "timestampMillis": "1763591547418",
 "buildStep": {
  "cmdId": "2a5cf6d2-4d52-43df-9f33-867871b08982",
  "name": "rtdgen",
  "logFile": "",
  "commandLine": "writeAutomationSummary",
  "args": [
   "/users/timwu/FPGA-Lane-Edge-Detection-V70/hls/edge_detection/_x/link/int/automation_summary.txt"
  ],
  "iniFiles": [],
  "cwd": "/users/timwu/FPGA-Lane-Edge-Detection-V70/hls/edge_detection"
 }
}
</ENTRY>
<ENTRY>
{
 "type": "ET_Status",
 "dateTimestamp": "Wed Nov 19 15:32:27 2025",
 "timestampMillis": "1763591547418",
 "status": {
  "cmdId": "2a5cf6d2-4d52-43df-9f33-867871b08982",
  "state": "CS_RUNNING"
 }
}
</ENTRY>
<ENTRY>
{
 "type": "ET_Report",
 "dateTimestamp": "Wed Nov 19 15:32:27 2025",
 "timestampMillis": "1763591547421",
 "report": {
  "path": "/users/timwu/FPGA-Lane-Edge-Detection-V70/hls/edge_detection/_x/link/int/automation_summary.txt",
  "name": "",
  "fileType": "TEXT",
  "reportType": "VITIS_DESIGN_FLOW",
  "cmdId": ""
 }
}
</ENTRY>
<ENTRY>
{
 "type": "ET_Status",
 "dateTimestamp": "Wed Nov 19 15:32:27 2025",
 "timestampMillis": "1763591547422",
 "status": {
  "cmdId": "2a5cf6d2-4d52-43df-9f33-867871b08982",
  "state": "CS_PASSED"
 }
}
</ENTRY>
<ENTRY>
{
 "type": "ET_Status",
 "dateTimestamp": "Wed Nov 19 15:32:27 2025",
 "timestampMillis": "1763591547423",
 "status": {
  "cmdId": "f2580b66-609b-4d19-9783-861419db31cf",
  "state": "CS_PASSED"
 }
}
</ENTRY>
<ENTRY>
{
 "type": "ET_SubCmdStep",
 "dateTimestamp": "Wed Nov 19 15:32:27 2025",
 "timestampMillis": "1763591547428",
 "buildStep": {
  "cmdId": "3a9c354f-f925-4559-b77f-a0ad40e73290",
  "name": "xclbinutil",
  "logFile": "",
  "commandLine": "xclbinutil --add-section BITSTREAM:RAW:/users/timwu/FPGA-Lane-Edge-Detection-V70/hls/edge_detection/_x/link/int/partial.bit --force --target hw --key-value SYS:dfx_enable:true --add-section :JSON:/users/timwu/FPGA-Lane-Edge-Detection-V70/hls/edge_detection/_x/link/int/edge_detect.rtd --append-section :JSON:/users/timwu/FPGA-Lane-Edge-Detection-V70/hls/edge_detection/_x/link/int/appendSection.rtd --add-section CLOCK_FREQ_TOPOLOGY:JSON:/users/timwu/FPGA-Lane-Edge-Detection-V70/hls/edge_detection/_x/link/int/edge_detect_xml.rtd --add-section BUILD_METADATA:JSON:/users/timwu/FPGA-Lane-Edge-Detection-V70/hls/edge_detection/_x/link/int/edge_detect_build.rtd --add-section EMBEDDED_METADATA:RAW:/users/timwu/FPGA-Lane-Edge-Detection-V70/hls/edge_detection/_x/link/int/edge_detect.xml --add-section SYSTEM_METADATA:RAW:/users/timwu/FPGA-Lane-Edge-Detection-V70/hls/edge_detection/_x/link/int/systemDiagramModelSlrBaseAddress.json --key-value SYS:PlatformVBNV:xilinx_u280_gen3x16_xdma_1_202211_1 --output /users/timwu/FPGA-Lane-Edge-Detection-V70/hls/edge_detection/edge_detect.xclbin",
  "args": [
   "--add-section",
   "BITSTREAM:RAW:/users/timwu/FPGA-Lane-Edge-Detection-V70/hls/edge_detection/_x/link/int/partial.bit",
   "--force",
   "--target",
   "hw",
   "--key-value",
   "SYS:dfx_enable:true",
   "--add-section",
   ":JSON:/users/timwu/FPGA-Lane-Edge-Detection-V70/hls/edge_detection/_x/link/int/edge_detect.rtd",
   "--append-section",
   ":JSON:/users/timwu/FPGA-Lane-Edge-Detection-V70/hls/edge_detection/_x/link/int/appendSection.rtd",
   "--add-section",
   "CLOCK_FREQ_TOPOLOGY:JSON:/users/timwu/FPGA-Lane-Edge-Detection-V70/hls/edge_detection/_x/link/int/edge_detect_xml.rtd",
   "--add-section",
   "BUILD_METADATA:JSON:/users/timwu/FPGA-Lane-Edge-Detection-V70/hls/edge_detection/_x/link/int/edge_detect_build.rtd",
   "--add-section",
   "EMBEDDED_METADATA:RAW:/users/timwu/FPGA-Lane-Edge-Detection-V70/hls/edge_detection/_x/link/int/edge_detect.xml",
   "--add-section",
   "SYSTEM_METADATA:RAW:/users/timwu/FPGA-Lane-Edge-Detection-V70/hls/edge_detection/_x/link/int/systemDiagramModelSlrBaseAddress.json",
   "--key-value",
   "SYS:PlatformVBNV:xilinx_u280_gen3x16_xdma_1_202211_1",
   "--output",
   "/users/timwu/FPGA-Lane-Edge-Detection-V70/hls/edge_detection/edge_detect.xclbin"
  ],
  "iniFiles": [],
  "cwd": "/users/timwu/FPGA-Lane-Edge-Detection-V70/hls/edge_detection"
 }
}
</ENTRY>
<ENTRY>
{
 "type": "ET_Status",
 "dateTimestamp": "Wed Nov 19 15:32:27 2025",
 "timestampMillis": "1763591547429",
 "status": {
  "cmdId": "3a9c354f-f925-4559-b77f-a0ad40e73290",
  "state": "CS_RUNNING"
 }
}
</ENTRY>
<ENTRY>
{
 "type": "ET_Status",
 "dateTimestamp": "Wed Nov 19 15:32:27 2025",
 "timestampMillis": "1763591547666",
 "status": {
  "cmdId": "3a9c354f-f925-4559-b77f-a0ad40e73290",
  "state": "CS_PASSED"
 }
}
</ENTRY>
<ENTRY>
{
 "type": "ET_SubCmdStep",
 "dateTimestamp": "Wed Nov 19 15:32:27 2025",
 "timestampMillis": "1763591547670",
 "buildStep": {
  "cmdId": "8d8f4fbe-4df9-4d9f-a0a2-bab2a596e0ca",
  "name": "xclbinutilinfo",
  "logFile": "",
  "commandLine": "xclbinutil --quiet --force --info /users/timwu/FPGA-Lane-Edge-Detection-V70/hls/edge_detection/edge_detect.xclbin.info --input /users/timwu/FPGA-Lane-Edge-Detection-V70/hls/edge_detection/edge_detect.xclbin",
  "args": [
   "--quiet",
   "--force",
   "--info",
   "/users/timwu/FPGA-Lane-Edge-Detection-V70/hls/edge_detection/edge_detect.xclbin.info",
   "--input",
   "/users/timwu/FPGA-Lane-Edge-Detection-V70/hls/edge_detection/edge_detect.xclbin"
  ],
  "iniFiles": [],
  "cwd": "/users/timwu/FPGA-Lane-Edge-Detection-V70/hls/edge_detection"
 }
}
</ENTRY>
<ENTRY>
{
 "type": "ET_Status",
 "dateTimestamp": "Wed Nov 19 15:32:27 2025",
 "timestampMillis": "1763591547670",
 "status": {
  "cmdId": "8d8f4fbe-4df9-4d9f-a0a2-bab2a596e0ca",
  "state": "CS_RUNNING"
 }
}
</ENTRY>
<ENTRY>
{
 "type": "ET_Status",
 "dateTimestamp": "Wed Nov 19 15:32:28 2025",
 "timestampMillis": "1763591548271",
 "status": {
  "cmdId": "8d8f4fbe-4df9-4d9f-a0a2-bab2a596e0ca",
  "state": "CS_PASSED"
 }
}
</ENTRY>
<ENTRY>
{
 "type": "ET_SubCmdStep",
 "dateTimestamp": "Wed Nov 19 15:32:28 2025",
 "timestampMillis": "1763591548275",
 "buildStep": {
  "cmdId": "c8bdab96-7b08-4bc2-8f56-d105ba368d62",
  "name": "generate_sc_driver",
  "logFile": "",
  "commandLine": "",
  "args": [],
  "iniFiles": [],
  "cwd": "/users/timwu/FPGA-Lane-Edge-Detection-V70/hls/edge_detection"
 }
}
</ENTRY>
<ENTRY>
{
 "type": "ET_Status",
 "dateTimestamp": "Wed Nov 19 15:32:28 2025",
 "timestampMillis": "1763591548275",
 "status": {
  "cmdId": "c8bdab96-7b08-4bc2-8f56-d105ba368d62",
  "state": "CS_RUNNING"
 }
}
</ENTRY>
<ENTRY>
{
 "type": "ET_Status",
 "dateTimestamp": "Wed Nov 19 15:32:28 2025",
 "timestampMillis": "1763591548276",
 "status": {
  "cmdId": "c8bdab96-7b08-4bc2-8f56-d105ba368d62",
  "state": "CS_PASSED"
 }
}
</ENTRY>
<ENTRY>
{
 "type": "ET_Report",
 "dateTimestamp": "Wed Nov 19 15:32:28 2025",
 "timestampMillis": "1763591548286",
 "report": {
  "path": "/users/timwu/FPGA-Lane-Edge-Detection-V70/hls/edge_detection/_x/reports/link/system_estimate_edge_detect.xtxt",
  "name": "",
  "fileType": "TEXT",
  "reportType": "GLOBAL_SYSTEM_ESTIMATE",
  "cmdId": ""
 }
}
</ENTRY>
<ENTRY>
{
 "type": "ET_Report",
 "dateTimestamp": "Wed Nov 19 15:32:28 2025",
 "timestampMillis": "1763591548504",
 "report": {
  "path": "/users/timwu/FPGA-Lane-Edge-Detection-V70/hls/edge_detection/_x/logs/optraceViewer.html",
  "name": "",
  "fileType": "HTML",
  "reportType": "OPERATION_TRACE",
  "cmdId": ""
 }
}
</ENTRY>
<ENTRY>
{
 "type": "ET_Status",
 "dateTimestamp": "Wed Nov 19 15:32:28 2025",
 "timestampMillis": "1763591548505",
 "status": {
  "cmdId": "d67f268a-bfc7-43d4-8a1e-6c4caa3710ad",
  "state": "CS_PASSED"
 }
}
</ENTRY>
<ENTRY>
{
 "type": "ET_Report",
 "dateTimestamp": "Wed Nov 19 15:32:28 2025",
 "timestampMillis": "1763591548578",
 "report": {
  "path": "/users/timwu/FPGA-Lane-Edge-Detection-V70/hls/edge_detection/_x/reports/link/v++_link_edge_detect_guidance.html",
  "name": "",
  "fileType": "HTML",
  "reportType": "GLOBAL_RULECHECK_GUIDANCE",
  "cmdId": ""
 }
}
</ENTRY>
<ENTRY>
{
 "type": "ET_Report",
 "dateTimestamp": "Wed Nov 19 15:32:28 2025",
 "timestampMillis": "1763591548579",
 "report": {
  "path": "/users/timwu/FPGA-Lane-Edge-Detection-V70/hls/edge_detection/_x/v++_link_edge_detect_guidance.pb3",
  "name": "",
  "fileType": "BINARY_PROTOBUF",
  "reportType": "GLOBAL_RULECHECK_GUIDANCE",
  "cmdId": ""
 }
}
</ENTRY>
