# compile vhdl design source files
vhdl xil_defaultlib  \
"../../../../Lecture4_Exercise1.srcs/sources_1/new/stopwatch.vhd" \

# Do not sort compile order
nosort
