Copyright 1986-2022 Xilinx, Inc. All Rights Reserved. Copyright 2022-2023 Advanced Micro Devices, Inc. All Rights Reserved.
------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2023.1 (win64) Build 3865809 Sun May  7 15:05:29 MDT 2023
| Date         : Wed Nov 29 12:18:45 2023
| Host         : Iraid running 64-bit major release  (build 9200)
| Command      : report_timing_summary -max_paths 10 -report_unconstrained -file vga_iniciales_timing_summary_routed.rpt -pb vga_iniciales_timing_summary_routed.pb -rpx vga_iniciales_timing_summary_routed.rpx -warn_on_violation
| Design       : vga_iniciales
| Device       : 7a35t-cpg236
| Speed File   : -1  PRODUCTION 1.23 2018-06-13
| Design State : Routed
------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  No
  Borrow Time for Max Delay Exceptions       :  Yes
  Merge Timing Exceptions                    :  Yes

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        


------------------------------------------------------------------------------------------------
| Report Methodology
| ------------------
------------------------------------------------------------------------------------------------

Rule       Severity  Description                     Violations  
---------  --------  ------------------------------  ----------  
TIMING-20  Warning   Non-clocked latch               1           
LATCH-1    Advisory  Existing latches in the design  1           

Note: This report is based on the most recent report_methodology run and may not be up-to-date. Run report_methodology on the current design for the latest report.



check_timing report

Table of Contents
-----------------
1. checking no_clock (29)
2. checking constant_clock (0)
3. checking pulse_width_clock (0)
4. checking unconstrained_internal_endpoints (1)
5. checking no_input_delay (37)
6. checking no_output_delay (12)
7. checking multiple_clock (0)
8. checking generated_clocks (0)
9. checking loops (0)
10. checking partial_input_delay (0)
11. checking partial_output_delay (0)
12. checking latch_loops (0)

1. checking no_clock (29)
-------------------------
 There is 1 register/latch pin with no clock driven by root clock pin: hc[0] (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: hc[1] (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: hc[2] (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: hc[3] (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: hc[4] (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: hc[5] (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: hc[6] (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: hc[7] (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: hc[8] (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: hc[9] (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: sw[0] (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: sw[1] (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: sw[2] (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: sw[3] (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: sw[4] (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: sw[5] (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: sw[6] (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: sw[7] (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: vc[0] (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: vc[1] (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: vc[2] (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: vc[3] (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: vc[4] (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: vc[5] (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: vc[6] (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: vc[7] (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: vc[8] (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: vc[9] (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: vidon (HIGH)


2. checking constant_clock (0)
------------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock (0)
---------------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints (1)
------------------------------------------------
 There is 1 pin that is not constrained for maximum delay. (HIGH)

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay (37)
-------------------------------
 There are 37 input ports with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay (12)
--------------------------------
 There are 12 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock (0)
------------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks (0)
--------------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops (0)
---------------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay (0)
------------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay (0)
-------------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops (0)
----------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
        inf        0.000                      0                   17          inf        0.000                      0                   17           NA           NA                      NA                    NA  


There are no user specified timing constraints.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| User Ignored Path Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock    
----------    ----------    --------    


------------------------------------------------------------------------------------------------
| Unconstrained Path Table
| ------------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock    
----------    ----------    --------    
(none)                                    


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  
  To Clock:  

Max Delay            17 Endpoints
Min Delay            17 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 sw[1]
                            (input port)
  Destination:            green[3]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        13.428ns  (logic 4.546ns (33.855%)  route 8.882ns (66.145%))
  Logic Levels:           6  (CARRY4=2 IBUF=1 LUT4=1 LUT6=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    U4                                                0.000     0.000 r  sw[1] (IN)
                         net (fo=0)                   0.000     0.000    sw[1]
    U4                   IBUF (Prop_ibuf_I_O)         0.929     0.929 r  sw_IBUF[1]_inst/O
                         net (fo=10, routed)          3.554     4.483    sw_IBUF[1]
    SLICE_X3Y32          LUT4 (Prop_lut4_I2_O)        0.124     4.607 r  red_OBUF[3]_inst_i_25/O
                         net (fo=1, routed)           0.000     4.607    red_OBUF[3]_inst_i_25_n_0
    SLICE_X3Y32          CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401     5.008 r  red_OBUF[3]_inst_i_6/CO[3]
                         net (fo=1, routed)           0.000     5.008    red_OBUF[3]_inst_i_6_n_0
    SLICE_X3Y33          CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157     5.165 r  red_OBUF[3]_inst_i_2/CO[1]
                         net (fo=2, routed)           1.257     6.422    geqOp
    SLICE_X14Y33         LUT6 (Prop_lut6_I0_O)        0.329     6.751 r  red_OBUF[3]_inst_i_1/O
                         net (fo=12, routed)          4.071    10.822    blue_OBUF[0]
    T2                   OBUF (Prop_obuf_I_O)         2.606    13.428 r  green_OBUF[3]_inst/O
                         net (fo=0)                   0.000    13.428    green[3]
    T2                                                                r  green[3] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 sw[1]
                            (input port)
  Destination:            green[2]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        13.293ns  (logic 4.552ns (34.244%)  route 8.741ns (65.756%))
  Logic Levels:           6  (CARRY4=2 IBUF=1 LUT4=1 LUT6=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    U4                                                0.000     0.000 r  sw[1] (IN)
                         net (fo=0)                   0.000     0.000    sw[1]
    U4                   IBUF (Prop_ibuf_I_O)         0.929     0.929 r  sw_IBUF[1]_inst/O
                         net (fo=10, routed)          3.554     4.483    sw_IBUF[1]
    SLICE_X3Y32          LUT4 (Prop_lut4_I2_O)        0.124     4.607 r  red_OBUF[3]_inst_i_25/O
                         net (fo=1, routed)           0.000     4.607    red_OBUF[3]_inst_i_25_n_0
    SLICE_X3Y32          CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401     5.008 r  red_OBUF[3]_inst_i_6/CO[3]
                         net (fo=1, routed)           0.000     5.008    red_OBUF[3]_inst_i_6_n_0
    SLICE_X3Y33          CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157     5.165 r  red_OBUF[3]_inst_i_2/CO[1]
                         net (fo=2, routed)           1.257     6.422    geqOp
    SLICE_X14Y33         LUT6 (Prop_lut6_I0_O)        0.329     6.751 r  red_OBUF[3]_inst_i_1/O
                         net (fo=12, routed)          3.930    10.681    blue_OBUF[0]
    R3                   OBUF (Prop_obuf_I_O)         2.612    13.293 r  green_OBUF[2]_inst/O
                         net (fo=0)                   0.000    13.293    green[2]
    R3                                                                r  green[2] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 sw[1]
                            (input port)
  Destination:            green[0]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        13.133ns  (logic 4.543ns (34.595%)  route 8.589ns (65.405%))
  Logic Levels:           6  (CARRY4=2 IBUF=1 LUT4=1 LUT6=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    U4                                                0.000     0.000 r  sw[1] (IN)
                         net (fo=0)                   0.000     0.000    sw[1]
    U4                   IBUF (Prop_ibuf_I_O)         0.929     0.929 r  sw_IBUF[1]_inst/O
                         net (fo=10, routed)          3.554     4.483    sw_IBUF[1]
    SLICE_X3Y32          LUT4 (Prop_lut4_I2_O)        0.124     4.607 r  red_OBUF[3]_inst_i_25/O
                         net (fo=1, routed)           0.000     4.607    red_OBUF[3]_inst_i_25_n_0
    SLICE_X3Y32          CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401     5.008 r  red_OBUF[3]_inst_i_6/CO[3]
                         net (fo=1, routed)           0.000     5.008    red_OBUF[3]_inst_i_6_n_0
    SLICE_X3Y33          CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157     5.165 r  red_OBUF[3]_inst_i_2/CO[1]
                         net (fo=2, routed)           1.257     6.422    geqOp
    SLICE_X14Y33         LUT6 (Prop_lut6_I0_O)        0.329     6.751 r  red_OBUF[3]_inst_i_1/O
                         net (fo=12, routed)          3.779    10.530    blue_OBUF[0]
    T1                   OBUF (Prop_obuf_I_O)         2.603    13.133 r  green_OBUF[0]_inst/O
                         net (fo=0)                   0.000    13.133    green[0]
    T1                                                                r  green[0] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 sw[1]
                            (input port)
  Destination:            green[1]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        12.978ns  (logic 4.540ns (34.983%)  route 8.438ns (65.017%))
  Logic Levels:           6  (CARRY4=2 IBUF=1 LUT4=1 LUT6=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    U4                                                0.000     0.000 r  sw[1] (IN)
                         net (fo=0)                   0.000     0.000    sw[1]
    U4                   IBUF (Prop_ibuf_I_O)         0.929     0.929 r  sw_IBUF[1]_inst/O
                         net (fo=10, routed)          3.554     4.483    sw_IBUF[1]
    SLICE_X3Y32          LUT4 (Prop_lut4_I2_O)        0.124     4.607 r  red_OBUF[3]_inst_i_25/O
                         net (fo=1, routed)           0.000     4.607    red_OBUF[3]_inst_i_25_n_0
    SLICE_X3Y32          CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401     5.008 r  red_OBUF[3]_inst_i_6/CO[3]
                         net (fo=1, routed)           0.000     5.008    red_OBUF[3]_inst_i_6_n_0
    SLICE_X3Y33          CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157     5.165 r  red_OBUF[3]_inst_i_2/CO[1]
                         net (fo=2, routed)           1.257     6.422    geqOp
    SLICE_X14Y33         LUT6 (Prop_lut6_I0_O)        0.329     6.751 r  red_OBUF[3]_inst_i_1/O
                         net (fo=12, routed)          3.628    10.378    blue_OBUF[0]
    T3                   OBUF (Prop_obuf_I_O)         2.600    12.978 r  green_OBUF[1]_inst/O
                         net (fo=0)                   0.000    12.978    green[1]
    T3                                                                r  green[1] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 sw[1]
                            (input port)
  Destination:            red[3]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        12.934ns  (logic 4.564ns (35.284%)  route 8.371ns (64.716%))
  Logic Levels:           6  (CARRY4=2 IBUF=1 LUT4=1 LUT6=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    U4                                                0.000     0.000 r  sw[1] (IN)
                         net (fo=0)                   0.000     0.000    sw[1]
    U4                   IBUF (Prop_ibuf_I_O)         0.929     0.929 r  sw_IBUF[1]_inst/O
                         net (fo=10, routed)          3.554     4.483    sw_IBUF[1]
    SLICE_X3Y32          LUT4 (Prop_lut4_I2_O)        0.124     4.607 r  red_OBUF[3]_inst_i_25/O
                         net (fo=1, routed)           0.000     4.607    red_OBUF[3]_inst_i_25_n_0
    SLICE_X3Y32          CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401     5.008 r  red_OBUF[3]_inst_i_6/CO[3]
                         net (fo=1, routed)           0.000     5.008    red_OBUF[3]_inst_i_6_n_0
    SLICE_X3Y33          CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157     5.165 r  red_OBUF[3]_inst_i_2/CO[1]
                         net (fo=2, routed)           1.257     6.422    geqOp
    SLICE_X14Y33         LUT6 (Prop_lut6_I0_O)        0.329     6.751 r  red_OBUF[3]_inst_i_1/O
                         net (fo=12, routed)          3.560    10.311    blue_OBUF[0]
    D17                  OBUF (Prop_obuf_I_O)         2.623    12.934 r  red_OBUF[3]_inst/O
                         net (fo=0)                   0.000    12.934    red[3]
    D17                                                               r  red[3] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 sw[1]
                            (input port)
  Destination:            red[2]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        12.792ns  (logic 4.563ns (35.668%)  route 8.230ns (64.332%))
  Logic Levels:           6  (CARRY4=2 IBUF=1 LUT4=1 LUT6=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    U4                                                0.000     0.000 r  sw[1] (IN)
                         net (fo=0)                   0.000     0.000    sw[1]
    U4                   IBUF (Prop_ibuf_I_O)         0.929     0.929 r  sw_IBUF[1]_inst/O
                         net (fo=10, routed)          3.554     4.483    sw_IBUF[1]
    SLICE_X3Y32          LUT4 (Prop_lut4_I2_O)        0.124     4.607 r  red_OBUF[3]_inst_i_25/O
                         net (fo=1, routed)           0.000     4.607    red_OBUF[3]_inst_i_25_n_0
    SLICE_X3Y32          CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401     5.008 r  red_OBUF[3]_inst_i_6/CO[3]
                         net (fo=1, routed)           0.000     5.008    red_OBUF[3]_inst_i_6_n_0
    SLICE_X3Y33          CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157     5.165 r  red_OBUF[3]_inst_i_2/CO[1]
                         net (fo=2, routed)           1.257     6.422    geqOp
    SLICE_X14Y33         LUT6 (Prop_lut6_I0_O)        0.329     6.751 r  red_OBUF[3]_inst_i_1/O
                         net (fo=12, routed)          3.419    10.170    blue_OBUF[0]
    D18                  OBUF (Prop_obuf_I_O)         2.622    12.792 r  red_OBUF[2]_inst/O
                         net (fo=0)                   0.000    12.792    red[2]
    D18                                                               r  red[2] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 sw[1]
                            (input port)
  Destination:            red[1]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        12.640ns  (logic 4.561ns (36.086%)  route 8.079ns (63.914%))
  Logic Levels:           6  (CARRY4=2 IBUF=1 LUT4=1 LUT6=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    U4                                                0.000     0.000 r  sw[1] (IN)
                         net (fo=0)                   0.000     0.000    sw[1]
    U4                   IBUF (Prop_ibuf_I_O)         0.929     0.929 r  sw_IBUF[1]_inst/O
                         net (fo=10, routed)          3.554     4.483    sw_IBUF[1]
    SLICE_X3Y32          LUT4 (Prop_lut4_I2_O)        0.124     4.607 r  red_OBUF[3]_inst_i_25/O
                         net (fo=1, routed)           0.000     4.607    red_OBUF[3]_inst_i_25_n_0
    SLICE_X3Y32          CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401     5.008 r  red_OBUF[3]_inst_i_6/CO[3]
                         net (fo=1, routed)           0.000     5.008    red_OBUF[3]_inst_i_6_n_0
    SLICE_X3Y33          CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157     5.165 r  red_OBUF[3]_inst_i_2/CO[1]
                         net (fo=2, routed)           1.257     6.422    geqOp
    SLICE_X14Y33         LUT6 (Prop_lut6_I0_O)        0.329     6.751 r  red_OBUF[3]_inst_i_1/O
                         net (fo=12, routed)          3.268    10.019    blue_OBUF[0]
    D19                  OBUF (Prop_obuf_I_O)         2.621    12.640 r  red_OBUF[1]_inst/O
                         net (fo=0)                   0.000    12.640    red[1]
    D19                                                               r  red[1] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 sw[1]
                            (input port)
  Destination:            red[0]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        12.484ns  (logic 4.557ns (36.499%)  route 7.928ns (63.501%))
  Logic Levels:           6  (CARRY4=2 IBUF=1 LUT4=1 LUT6=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    U4                                                0.000     0.000 r  sw[1] (IN)
                         net (fo=0)                   0.000     0.000    sw[1]
    U4                   IBUF (Prop_ibuf_I_O)         0.929     0.929 r  sw_IBUF[1]_inst/O
                         net (fo=10, routed)          3.554     4.483    sw_IBUF[1]
    SLICE_X3Y32          LUT4 (Prop_lut4_I2_O)        0.124     4.607 r  red_OBUF[3]_inst_i_25/O
                         net (fo=1, routed)           0.000     4.607    red_OBUF[3]_inst_i_25_n_0
    SLICE_X3Y32          CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401     5.008 r  red_OBUF[3]_inst_i_6/CO[3]
                         net (fo=1, routed)           0.000     5.008    red_OBUF[3]_inst_i_6_n_0
    SLICE_X3Y33          CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157     5.165 r  red_OBUF[3]_inst_i_2/CO[1]
                         net (fo=2, routed)           1.257     6.422    geqOp
    SLICE_X14Y33         LUT6 (Prop_lut6_I0_O)        0.329     6.751 r  red_OBUF[3]_inst_i_1/O
                         net (fo=12, routed)          3.117     9.868    blue_OBUF[0]
    G18                  OBUF (Prop_obuf_I_O)         2.616    12.484 r  red_OBUF[0]_inst/O
                         net (fo=0)                   0.000    12.484    red[0]
    G18                                                               r  red[0] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 vc[0]
                            (input port)
  Destination:            rom_addr4[0]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        12.400ns  (logic 3.891ns (31.375%)  route 8.510ns (68.625%))
  Logic Levels:           3  (IBUF=1 LUT1=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    V7                                                0.000     0.000 f  vc[0] (IN)
                         net (fo=0)                   0.000     0.000    vc[0]
    V7                   IBUF (Prop_ibuf_I_O)         0.928     0.928 f  vc_IBUF[0]_inst/O
                         net (fo=6, routed)           3.003     3.930    vc_IBUF[0]
    SLICE_X42Y25         LUT1 (Prop_lut1_I0_O)        0.148     4.078 r  rom_addr4_OBUF[0]_inst_i_1/O
                         net (fo=1, routed)           5.507     9.585    rom_addr4_OBUF[0]
    A18                  OBUF (Prop_obuf_I_O)         2.815    12.400 r  rom_addr4_OBUF[0]_inst/O
                         net (fo=0)                   0.000    12.400    rom_addr4[0]
    A18                                                               r  rom_addr4[0] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 vc[1]
                            (input port)
  Destination:            rom_addr4[2]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        12.372ns  (logic 3.911ns (31.615%)  route 8.461ns (68.385%))
  Logic Levels:           3  (IBUF=1 LUT3=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    U7                                                0.000     0.000 r  vc[1] (IN)
                         net (fo=0)                   0.000     0.000    vc[1]
    U7                   IBUF (Prop_ibuf_I_O)         0.962     0.962 r  vc_IBUF[1]_inst/O
                         net (fo=7, routed)           2.375     3.336    vc_IBUF[1]
    SLICE_X54Y25         LUT3 (Prop_lut3_I2_O)        0.146     3.482 r  rom_addr4_OBUF[2]_inst_i_1/O
                         net (fo=1, routed)           6.086     9.568    rom_addr4_OBUF[2]
    B17                  OBUF (Prop_obuf_I_O)         2.804    12.372 r  rom_addr4_OBUF[2]_inst/O
                         net (fo=0)                   0.000    12.372    rom_addr4[2]
    B17                                                               r  rom_addr4[2] (OUT)
  -------------------------------------------------------------------    -------------------





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 hc[4]
                            (input port)
  Destination:            r_reg/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.296ns  (logic 0.225ns (17.368%)  route 1.071ns (82.632%))
  Logic Levels:           2  (IBUF=1 LUT6=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    J17                                               0.000     0.000 r  hc[4] (IN)
                         net (fo=0)                   0.000     0.000    hc[4]
    J17                  IBUF (Prop_ibuf_I_O)         0.180     0.180 r  hc_IBUF[4]_inst/O
                         net (fo=5, routed)           0.591     0.771    hc_IBUF[4]
    SLICE_X0Y26          LUT6 (Prop_lut6_I2_O)        0.045     0.816 r  r_reg_i_1/O
                         net (fo=1, routed)           0.480     1.296    r_reg_i_1_n_0
    SLICE_X14Y33         LDCE                                         r  r_reg/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 r_reg/G
                            (positive level-sensitive latch)
  Destination:            blue[0]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.250ns  (logic 1.352ns (60.107%)  route 0.898ns (39.893%))
  Logic Levels:           3  (LDCE=1 LUT6=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X14Y33         LDCE                         0.000     0.000 r  r_reg/G
    SLICE_X14Y33         LDCE (EnToQ_ldce_G_Q)        0.178     0.178 r  r_reg/Q
                         net (fo=1, routed)           0.163     0.341    b
    SLICE_X14Y33         LUT6 (Prop_lut6_I5_O)        0.045     0.386 r  red_OBUF[3]_inst_i_1/O
                         net (fo=12, routed)          0.734     1.121    blue_OBUF[0]
    H19                  OBUF (Prop_obuf_I_O)         1.129     2.250 r  blue_OBUF[0]_inst/O
                         net (fo=0)                   0.000     2.250    blue[0]
    H19                                                               r  blue[0] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 r_reg/G
                            (positive level-sensitive latch)
  Destination:            blue[1]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.325ns  (logic 1.363ns (58.606%)  route 0.962ns (41.394%))
  Logic Levels:           3  (LDCE=1 LUT6=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X14Y33         LDCE                         0.000     0.000 r  r_reg/G
    SLICE_X14Y33         LDCE (EnToQ_ldce_G_Q)        0.178     0.178 r  r_reg/Q
                         net (fo=1, routed)           0.163     0.341    b
    SLICE_X14Y33         LUT6 (Prop_lut6_I5_O)        0.045     0.386 r  red_OBUF[3]_inst_i_1/O
                         net (fo=12, routed)          0.799     1.185    blue_OBUF[0]
    E19                  OBUF (Prop_obuf_I_O)         1.140     2.325 r  blue_OBUF[1]_inst/O
                         net (fo=0)                   0.000     2.325    blue[1]
    E19                                                               r  blue[1] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 r_reg/G
                            (positive level-sensitive latch)
  Destination:            blue[2]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.395ns  (logic 1.368ns (57.110%)  route 1.027ns (42.890%))
  Logic Levels:           3  (LDCE=1 LUT6=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X14Y33         LDCE                         0.000     0.000 r  r_reg/G
    SLICE_X14Y33         LDCE (EnToQ_ldce_G_Q)        0.178     0.178 r  r_reg/Q
                         net (fo=1, routed)           0.163     0.341    b
    SLICE_X14Y33         LUT6 (Prop_lut6_I5_O)        0.045     0.386 r  red_OBUF[3]_inst_i_1/O
                         net (fo=12, routed)          0.864     1.250    blue_OBUF[0]
    E18                  OBUF (Prop_obuf_I_O)         1.145     2.395 r  blue_OBUF[2]_inst/O
                         net (fo=0)                   0.000     2.395    blue[2]
    E18                                                               r  blue[2] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 r_reg/G
                            (positive level-sensitive latch)
  Destination:            blue[3]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.447ns  (logic 1.355ns (55.365%)  route 1.092ns (44.635%))
  Logic Levels:           3  (LDCE=1 LUT6=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X14Y33         LDCE                         0.000     0.000 r  r_reg/G
    SLICE_X14Y33         LDCE (EnToQ_ldce_G_Q)        0.178     0.178 r  r_reg/Q
                         net (fo=1, routed)           0.163     0.341    b
    SLICE_X14Y33         LUT6 (Prop_lut6_I5_O)        0.045     0.386 r  red_OBUF[3]_inst_i_1/O
                         net (fo=12, routed)          0.929     1.315    blue_OBUF[0]
    F18                  OBUF (Prop_obuf_I_O)         1.132     2.447 r  blue_OBUF[3]_inst/O
                         net (fo=0)                   0.000     2.447    blue[3]
    F18                                                               r  blue[3] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 r_reg/G
                            (positive level-sensitive latch)
  Destination:            red[0]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.514ns  (logic 1.356ns (53.963%)  route 1.157ns (46.037%))
  Logic Levels:           3  (LDCE=1 LUT6=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X14Y33         LDCE                         0.000     0.000 r  r_reg/G
    SLICE_X14Y33         LDCE (EnToQ_ldce_G_Q)        0.178     0.178 r  r_reg/Q
                         net (fo=1, routed)           0.163     0.341    b
    SLICE_X14Y33         LUT6 (Prop_lut6_I5_O)        0.045     0.386 r  red_OBUF[3]_inst_i_1/O
                         net (fo=12, routed)          0.994     1.380    blue_OBUF[0]
    G18                  OBUF (Prop_obuf_I_O)         1.133     2.514 r  red_OBUF[0]_inst/O
                         net (fo=0)                   0.000     2.514    red[0]
    G18                                                               r  red[0] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 r_reg/G
                            (positive level-sensitive latch)
  Destination:            red[1]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.583ns  (logic 1.361ns (52.687%)  route 1.222ns (47.313%))
  Logic Levels:           3  (LDCE=1 LUT6=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X14Y33         LDCE                         0.000     0.000 r  r_reg/G
    SLICE_X14Y33         LDCE (EnToQ_ldce_G_Q)        0.178     0.178 r  r_reg/Q
                         net (fo=1, routed)           0.163     0.341    b
    SLICE_X14Y33         LUT6 (Prop_lut6_I5_O)        0.045     0.386 r  red_OBUF[3]_inst_i_1/O
                         net (fo=12, routed)          1.059     1.445    blue_OBUF[0]
    D19                  OBUF (Prop_obuf_I_O)         1.138     2.583 r  red_OBUF[1]_inst/O
                         net (fo=0)                   0.000     2.583    red[1]
    D19                                                               r  red[1] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 r_reg/G
                            (positive level-sensitive latch)
  Destination:            red[2]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.649ns  (logic 1.362ns (51.421%)  route 1.287ns (48.579%))
  Logic Levels:           3  (LDCE=1 LUT6=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X14Y33         LDCE                         0.000     0.000 r  r_reg/G
    SLICE_X14Y33         LDCE (EnToQ_ldce_G_Q)        0.178     0.178 r  r_reg/Q
                         net (fo=1, routed)           0.163     0.341    b
    SLICE_X14Y33         LUT6 (Prop_lut6_I5_O)        0.045     0.386 r  red_OBUF[3]_inst_i_1/O
                         net (fo=12, routed)          1.124     1.510    blue_OBUF[0]
    D18                  OBUF (Prop_obuf_I_O)         1.139     2.649 r  red_OBUF[2]_inst/O
                         net (fo=0)                   0.000     2.649    red[2]
    D18                                                               r  red[2] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 r_reg/G
                            (positive level-sensitive latch)
  Destination:            red[3]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.705ns  (logic 1.363ns (50.394%)  route 1.342ns (49.606%))
  Logic Levels:           3  (LDCE=1 LUT6=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X14Y33         LDCE                         0.000     0.000 r  r_reg/G
    SLICE_X14Y33         LDCE (EnToQ_ldce_G_Q)        0.178     0.178 r  r_reg/Q
                         net (fo=1, routed)           0.163     0.341    b
    SLICE_X14Y33         LUT6 (Prop_lut6_I5_O)        0.045     0.386 r  red_OBUF[3]_inst_i_1/O
                         net (fo=12, routed)          1.179     1.565    blue_OBUF[0]
    D17                  OBUF (Prop_obuf_I_O)         1.140     2.705 r  red_OBUF[3]_inst/O
                         net (fo=0)                   0.000     2.705    red[3]
    D17                                                               r  red[3] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 r_reg/G
                            (positive level-sensitive latch)
  Destination:            green[1]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.828ns  (logic 1.340ns (47.391%)  route 1.488ns (52.609%))
  Logic Levels:           3  (LDCE=1 LUT6=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X14Y33         LDCE                         0.000     0.000 r  r_reg/G
    SLICE_X14Y33         LDCE (EnToQ_ldce_G_Q)        0.178     0.178 r  r_reg/Q
                         net (fo=1, routed)           0.163     0.341    b
    SLICE_X14Y33         LUT6 (Prop_lut6_I5_O)        0.045     0.386 r  red_OBUF[3]_inst_i_1/O
                         net (fo=12, routed)          1.325     1.711    blue_OBUF[0]
    T3                   OBUF (Prop_obuf_I_O)         1.117     2.828 r  green_OBUF[1]_inst/O
                         net (fo=0)                   0.000     2.828    green[1]
    T3                                                                r  green[1] (OUT)
  -------------------------------------------------------------------    -------------------





