{"Source Block": ["verilog-ethernet/rtl/axis_xgmii_rx_32.v@377:441@HdlStmProcess", "            state_next = STATE_IDLE;\n        end\n    endcase\nend\n\nalways @(posedge clk) begin\n    state_reg <= state_next;\n\n    m_axis_tdata_reg <= m_axis_tdata_next;\n    m_axis_tkeep_reg <= m_axis_tkeep_next;\n    m_axis_tvalid_reg <= m_axis_tvalid_next;\n    m_axis_tlast_reg <= m_axis_tlast_next;\n    m_axis_tuser_reg <= m_axis_tuser_next;\n\n    start_packet_reg <= start_packet_next;\n    error_bad_frame_reg <= error_bad_frame_next;\n    error_bad_fcs_reg <= error_bad_fcs_next;\n\n    ptp_ts_reg <= ptp_ts_next;\n\n    last_cycle_tkeep_reg <= last_cycle_tkeep_next;\n\n    for (i = 0; i < 4; i = i + 1) begin\n        detect_term[i] <= xgmii_rxc[i] && (xgmii_rxd[i*8 +: 8] == XGMII_TERM);\n    end\n\n    detect_term_save <= detect_term;\n\n    if (reset_crc) begin\n        crc_state <= 32'hFFFFFFFF;\n    end else begin\n        crc_state <= crc_next3;\n    end\n\n    crc_valid0_save <= crc_valid0;\n    crc_valid1_save <= crc_valid1;\n    crc_valid2_save <= crc_valid2;\n    crc_valid3_save <= crc_valid3;\n\n    xgmii_rxd_d0 <= xgmii_rxd;\n    xgmii_rxc_d0 <= xgmii_rxc;\n    xgmii_rxd_d1 <= xgmii_rxd_d0;\n    xgmii_rxc_d1 <= xgmii_rxc_d0;\n    xgmii_rxc_d2 <= xgmii_rxc_d1;\n    xgmii_rxd_d2 <= xgmii_rxd_d1;\n\n    if (rst) begin\n        state_reg <= STATE_IDLE;\n\n        m_axis_tvalid_reg <= 1'b0;\n\n        start_packet_reg <= 1'b0;\n        error_bad_frame_reg <= 1'b0;\n        error_bad_fcs_reg <= 1'b0;\n\n        crc_state <= 32'hFFFFFFFF;\n\n        xgmii_rxc_d0 <= {CTRL_WIDTH{1'b0}};\n        xgmii_rxc_d1 <= {CTRL_WIDTH{1'b0}};\n    end\nend\n\nendmodule\n\n`resetall\n"], "Clone Blocks": [], "Diff Content": {"Delete": [[395, "    ptp_ts_reg <= ptp_ts_next;\n"]], "Add": []}}