// Seed: 4206433106
module module_0 (
    input supply1 id_0,
    input uwire   id_1
);
  logic id_3, id_4;
  assign id_3 = 1'b0;
  assign id_4 = id_0;
  wire id_5;
endmodule
module module_1 (
    output wire id_0,
    input tri id_1,
    input supply0 id_2,
    output tri id_3,
    input supply0 id_4,
    output tri1 id_5,
    input uwire id_6,
    output uwire id_7,
    input tri0 id_8,
    output uwire id_9,
    input uwire id_10,
    input supply1 id_11
);
  assign id_5 = id_4;
  module_0 modCall_1 (
      id_10,
      id_4
  );
  assign modCall_1.id_1 = 0;
endmodule
