$version Generated by VerilatedVcd $end
$date Thu Jul 14 16:21:47 2022
 $end
$timescale   1ns $end

 $scope module TOP $end
  $var wire  1 $ btnl $end
  $var wire 16 % led [15:0] $end
  $var wire 16 # sw [15:0] $end
  $scope module top $end
   $var wire  1 $ btnl $end
   $var wire 16 % led [15:0] $end
   $var wire 16 # sw [15:0] $end
  $upscope $end
 $upscope $end
$enddefinitions $end


#0
b0000000000000000 #
0$
b0000000000000000 %
#1
b0000100101010000 #
b0000100101010000 %
#2
b0000001111011000 #
1$
b0000000011011011 %
#3
b0000001110010000 #
b0000000010010011 %
#4
b0000010011010010 #
b0000000011010110 %
#5
b0000111000101000 #
b0000000000100110 %
#6
b0010001001010111 #
b0000000001110101 %
#7
0$
b0010001001010111 %
#8
1$
b0000000001110101 %
