#ifndef __HIGMAC_CTRL_H
#define __HIGMAC_CTRL_H

#include "higmac.h"
#include "gmac.h"

#ifdef __cplusplus
#if __cplusplus
extern "C" {
#endif /* __cplusplus */
#endif /* __cplusplus */

typedef unsigned long dma_addr_t;

#define STATION_ADDR_LOW        0x0000
#define STATION_ADDR_HIGH        0x0004
#define MAC_DUPLEX_HALF_CTRL        0x0008

#define MAX_FRM_SIZE            0x003c
#define BITS_MAX_FRM_SIZE        MK_BITS(0, 14)

#define PORT_MODE            0x0040
#define BITS_PORT_MODE            MK_BITS(0, 3)

#define GMAC_SPEED_1000                 0x05
#define GMAC_SPEED_100                  0x01
#define GMAC_SPEED_10                   0x00

#define PORT_EN                0x0044
#define BITS_TX_EN            MK_BITS(2, 1)
#define BITS_RX_EN            MK_BITS(1, 1)

#define REC_FILT_CONTROL        0x0064
#define BIT_CRC_ERR_PASS        MK_BITS(5, 1)
#define BIT_PAUSE_FRM_PASS        MK_BITS(4, 1)
#define BIT_VLAN_DROP_EN        MK_BITS(3, 1)
#define BIT_BC_DROP_EN            MK_BITS(2, 1)
#define BIT_MC_MATCH_EN            MK_BITS(1, 1)
#define BIT_UC_MATCH_EN            MK_BITS(0, 1)

#define    PORT_MC_ADDR_LOW        0x0068

#define    PORT_MC_ADDR_HIGH        0x006C
#define BIT_PORT_MC_ADDR_HIGH        MK_BITS(0, 16)

#define CF_CRC_STRIP            0x01b0
#define BIT_CF_CRC_STRIP        MK_BITS(0, 1)

#define MODE_CHANGE_EN            0x01b4
#define BIT_MODE_CHANGE_EN        MK_BITS(0, 1)

#define COL_SLOT_TIME            0x01c0

#define RECV_CONTROL            0x01e0
#define BIT_STRIP_PAD_EN        MK_BITS(3, 1)
#define BIT_RUNT_PKT_EN            MK_BITS(4, 1)

#define MAC_DA_ADDR_L            0x0208

#define MAC_DA_ADDR_H            0x020c
#define BIT_TX_MAX_PACKET        MK_BITS(16, 11)

#define CRF_MIN_PACKET            0x0210
#define BIT_TSO_VERSION            MK_BITS(20, 12)
#define BIT_MTU_STEP            MK_BITS(16, 1)

#define CONTROL_WORD            0x0214
#define CONTROL_WORD_CONFIG        0x640

#define RX_FQ_START_ADDR        0x0500
#define RX_FQ_DEPTH            0x0504
#define BITS_RX_FQ_DEPTH        MK_BITS(0, 19)
#define RX_FQ_WR_ADDR            0x0508
#define BITS_RX_FQ_WR_ADDR        MK_BITS(0, 21)
#define RX_FQ_RD_ADDR            0x050c
#define BITS_RX_FQ_RD_ADDR        MK_BITS(0, 21)
#define RX_FQ_VLDDESC_CNT        0x0510
#define BITS_RX_FQ_VLDDESC_CNT        MK_BITS(0, 16)
#define RX_FQ_ALEMPTY_TH        0x0514
#define BITS_RX_FQ_ALEMPTY_TH        MK_BITS(0, 16)
#define RX_FQ_REG_EN            0x0518
#define BITS_RX_FQ_START_ADDR_EN    MK_BITS(2, 1)
#define BITS_RX_FQ_DEPTH_EN        MK_BITS(1, 1)
#define BITS_RX_FQ_RD_ADDR_EN        MK_BITS(0, 1)
#define RX_FQ_ALFULL_TH            0x051c
#define BITS_RX_FQ_ALFULL_TH        MK_BITS(0, 16)


#define RX_BQ_START_ADDR        0x0520
#define RX_BQ_DEPTH            0x0524
#define BITS_RX_BQ_DEPTH        MK_BITS(0, 19)
#define RX_BQ_WR_ADDR            0x0528
#define BITS_RX_BQ_WR_ADDR        MK_BITS(0, 21)
#define RX_BQ_RD_ADDR            0x052c
#define BITS_RX_BQ_RD_ADDR        MK_BITS(0, 21)
#define RX_BQ_FREE_DESC_CNT        0x0530
#define BITS_RX_BQ_FREE_DESC_CNT    MK_BITS(0, 16)
#define RX_BQ_ALEMPTY_TH        0x0534
#define BITS_RX_BQ_ALEMPTY_TH        MK_BITS(0, 16)
#define RX_BQ_REG_EN            0x0538
#define BITS_RX_BQ_START_ADDR_EN    MK_BITS(2, 1)
#define BITS_RX_BQ_DEPTH_EN        MK_BITS(1, 1)
#define BITS_RX_BQ_WR_ADDR_EN        MK_BITS(0, 1)
#define RX_BQ_ALFULL_TH            0x053c
#define BITS_RX_BQ_ALFULL_TH        MK_BITS(0, 16)

#define TX_BQ_START_ADDR        0x0580
#define TX_BQ_DEPTH            0x0584
#define BITS_TX_BQ_DEPTH        MK_BITS(0, 19)
#define TX_BQ_WR_ADDR            0x0588
#define BITS_TX_BQ_WR_ADDR        MK_BITS(0, 21)
#define TX_BQ_RD_ADDR            0x058c
#define BITS_TX_BQ_RD_ADDR        MK_BITS(0, 21)
#define TX_BQ_VLDDESC_CNT        0x0590
#define BITS_TX_BQ_VLDDESC_CNT        MK_BITS(0, 16)
#define TX_BQ_ALEMPTY_TH        0x0594
#define BITS_TX_BQ_ALEMPTY_TH        MK_BITS(0, 16)
#define TX_BQ_REG_EN            0x0598
#define BITS_TX_BQ_START_ADDR_EN    MK_BITS(2, 1)
#define BITS_TX_BQ_DEPTH_EN        MK_BITS(1, 1)
#define BITS_TX_BQ_RD_ADDR_EN        MK_BITS(0, 1)
#define TX_BQ_ALFULL_TH            0x059c
#define BITS_TX_BQ_ALFULL_TH        MK_BITS(0, 16)

#define TX_RQ_START_ADDR        0x05a0
#define TX_RQ_DEPTH            0x05a4
#define BITS_TX_RQ_DEPTH        MK_BITS(0, 19)
#define TX_RQ_WR_ADDR            0x05a8
#define BITS_TX_RQ_WR_ADDR        MK_BITS(0, 21)
#define TX_RQ_RD_ADDR            0x05ac
#define BITS_TX_RQ_RD_ADDR        MK_BITS(0, 21)
#define TX_RQ_FREE_DESC_CNT        0x05b0
#define BITS_TX_RQ_FREE_DESC_CNT    MK_BITS(0, 16)
#define TX_RQ_ALEMPTY_TH        0x05b4
#define BITS_TX_RQ_ALEMPTY_TH        MK_BITS(0, 16)
#define TX_RQ_REG_EN            0x05b8
#define BITS_TX_RQ_START_ADDR_EN    MK_BITS(2, 1)
#define BITS_TX_RQ_DEPTH_EN        MK_BITS(1, 1)
#define BITS_TX_RQ_WR_ADDR_EN        MK_BITS(0, 1)
#define TX_RQ_ALFULL_TH            0x05bc
#define BITS_TX_RQ_ALFULL_TH        MK_BITS(0, 16)

#define RAW_PMU_INT            0x05c0

#define ENA_PMU_INT            0x05c4
#define ENA_BITS_MAC_FIFO_ERR_IN    MK_BITS(30, 1)
#define ENA_BITS_TX_RQ_IN_TIMEOU    MK_BITS(29, 1)
#define ENA_BITS_RX_BQ_IN_TIMEOU    MK_BITS(28, 1)
#define ENA_BITS_TXOUTCFF_FULL_I    MK_BITS(27, 1)
#define ENA_BITS_TXOUTCFF_EMPTY_    MK_BITS(26, 1)
#define ENA_BITS_TXCFF_FULL_INT        MK_BITS(25, 1)
#define ENA_BITS_TXCFF_EMPTY_INT    MK_BITS(24, 1)
#define ENA_BITS_RXOUTCFF_FULL_I    MK_BITS(23, 1)
#define ENA_BITS_RXOUTCFF_EMPTY_    MK_BITS(22, 1)
#define ENA_BITS_RXCFF_FULL_INT        MK_BITS(21, 1)
#define ENA_BITS_RXCFF_EMPTY_INT    MK_BITS(20, 1)
#define ENA_BITS_TX_RQ_IN_INT        MK_BITS(19, 1)
#define ENA_BITS_TX_BQ_OUT_INT        MK_BITS(18, 1)
#define ENA_BITS_RX_BQ_IN_INT        MK_BITS(17, 1)
#define ENA_BITS_RX_FQ_OUT_INT        MK_BITS(16, 1)
#define ENA_BITS_TX_RQ_EMPTY_INT    MK_BITS(15, 1)
#define ENA_BITS_TX_RQ_FULL_INT        MK_BITS(14, 1)
#define ENA_BITS_TX_RQ_ALEMPTY_I    MK_BITS(13, 1)
#define ENA_BITS_TX_RQ_ALFULL_IN    MK_BITS(12, 1)
#define ENA_BITS_TX_BQ_EMPTY_INT    MK_BITS(11, 1)
#define ENA_BITS_TX_BQ_FULL_INT        MK_BITS(10, 1)
#define ENA_BITS_TX_BQ_ALEMPTY_I    MK_BITS(9, 1)
#define ENA_BITS_TX_BQ_ALFULL_IN    MK_BITS(8, 1)
#define ENA_BITS_RX_BQ_EMPTY_INT    MK_BITS(7, 1)
#define ENA_BITS_RX_BQ_FULL_INT        MK_BITS(6, 1)
#define ENA_BITS_RX_BQ_ALEMPTY_I    MK_BITS(5, 1)
#define ENA_BITS_RX_BQ_ALFULL_IN    MK_BITS(4, 1)
#define ENA_BITS_RX_FQ_EMPTY_INT    MK_BITS(3, 1)
#define ENA_BITS_RX_FQ_FULL_INT        MK_BITS(2, 1)
#define ENA_BITS_RX_FQ_ALEMPTY_I    MK_BITS(1, 1)
#define ENA_BITS_RX_FQ_ALFULL_IN    MK_BITS(0, 1)

#define STATUS_PMU_INT                    0x05c8
#define STATUS_BITS_MAC_FIFO_ERR_INT            MK_BITS(30, 1)
#define STATUS_BITS_TX_RQ_IN_TIMEOUT_INT        MK_BITS(29, 1)
#define STATUS_BITS_RX_BQ_IN_TIMEOUT_INT        MK_BITS(28, 1)
#define STATUS_BITS_TXOUTCFF_FULL_INT            MK_BITS(27, 1)
#define STATUS_BITS_TXOUTCFF_EMPTY_INT            MK_BITS(26, 1)
#define STATUS_BITS_TXCFF_FULL_INT            MK_BITS(25, 1)
#define STATUS_BITS_TXCFF_EMPTY_INT            MK_BITS(24, 1)
#define STATUS_BITS_RXOUTCFF_FULL_INT            MK_BITS(23, 1)
#define STATUS_BITS_RXOUTCFF_EMPTY_INT            MK_BITS(22, 1)
#define STATUS_BITS_RXCFF_FULL_INT            MK_BITS(21, 1)
#define STATUS_BITS_RXCFF_EMPTY_INT            MK_BITS(20, 1)
#define STATUS_BITS_TX_RQ_IN_INT            MK_BITS(19, 1)
#define STATUS_BITS_TX_BQ_OUT_IN            MK_BITS(18, 1)
#define STATUS_BITS_RX_BQ_IN_INT            MK_BITS(17, 1)
#define STATUS_BITS_RX_FQ_OUT_IN            MK_BITS(16, 1)
#define STATUS_BITS_TX_RQ_EMPTY_INT            MK_BITS(15, 1)
#define STATUS_BITS_TX_RQ_FULL_INT            MK_BITS(14, 1)
#define STATUS_BITS_TX_RQ_ALEMPTY_INT            MK_BITS(13, 1)
#define STATUS_BITS_TX_RQ_ALFULL_INT            MK_BITS(12, 1)
#define STATUS_BITS_TX_BQ_EMPTY_INT            MK_BITS(11, 1)
#define STATUS_BITS_TX_BQ_FULL_INT            MK_BITS(10, 1)
#define STATUS_BITS_TX_BQ_ALEMPTY_INT            MK_BITS(9, 1)
#define STATUS_BITS_TX_BQ_ALFULL_INT            MK_BITS(8, 1)
#define STATUS_BITS_RX_BQ_EMPTY_INT            MK_BITS(7, 1)
#define STATUS_BITS_RX_BQ_FULL_INT            MK_BITS(6, 1)
#define STATUS_BITS_RX_BQ_ALEMPTY_INT            MK_BITS(5, 1)
#define STATUS_BITS_RX_BQ_ALFULL_INT            MK_BITS(4, 1)
#define STATUS_BITS_RX_FQ_EMPTY_INT            MK_BITS(3, 1)
#define STATUS_BITS_RX_FQ_FULL_INT            MK_BITS(2, 1)
#define STATUS_BITS_RX_FQ_ALEMPTY_INT            MK_BITS(1, 1)
#define STATUS_BITS_RX_FQ_ALFULL_INT            MK_BITS(0, 1)

#define DESC_WR_RD_ENA                    0x05CC

#define IN_QUEUE_TH                    0x05d8
#define BITS_TX_RQ_IN_TH                MK_BITS(16, 8)
#define BITS_RX_BQ_IN_TH                MK_BITS(0, 8)

#define OUT_QUEUE_TH                    0x05dc
#define BITS_TX_BQ_OUT_TH                MK_BITS(16, 8)
#define BITS_RX_FQ_OUT_TH                MK_BITS(0, 8)

#define RX_BQ_IN_TIMEOUT_TH                0x05E0
#define BITS_RX_BQ_IN_TIMEOUT_TH            MK_BITS(0, 24)

#define TX_RQ_IN_TIMEOUT_TH                0x05e4
#define BITS_TX_RQ_IN_TIMEOUT_TH            MK_BITS(0, 24)

#define STOP_CMD                    0x05e8
#define BITS_TX_STOP_EN                    MK_BITS(1, 1)
#define BITS_RX_STOP_EN                    MK_BITS(0, 1)
#define    STOP_RX_TX                    (0x3 << 0)

#define FLUSH_CMD                    0x05EC
#define BITS_TX_FLUSH_CMD                MK_BITS(5, 1)
#define BITS_RX_FLUSH_CMD                MK_BITS(4, 1)
#define BITS_TX_FLUSH_FLAG_DOWN                MK_BITS(3, 1)
#define BITS_TX_FLUSH_FLAG_UP                MK_BITS(2, 1)
#define BITS_RX_FLUSH_FLAG_DOWN                MK_BITS(1, 1)
#define BITS_RX_FLUSH_FLAG_UP                MK_BITS(0, 1)

#define RX_CFF_NUM_REG                    0x5f0
#define BITS_RXOUTCFF_FREENUM                MK_BITS(24, 8)
#define BITS_RXOUTCFF_FILLEDNUM                MK_BITS(16, 8)
#define BITS_RXCFF_FREENUM                MK_BITS(8, 8)
#define BITS_RXCFF_FILLEDNUM                MK_BITS(0, 8)

#define PMU_FSM_REG                    0x5f8
#define BITS_TX_MOVE_CURR_ST                MK_BITS(8, 4)
#define BITS_RX_MG_CURR_ST                MK_BITS(0, 5)

#define RX_FIFO_PKT_IN_NUM                0x5fc
#define BITS_RX_FIFO_PKT_IN_NUM                MK_BITS(0, 32)

#define RX_FIFO_PKT_OUT_NUM                0x600
#define BITS_RX_FIFO_PKT_OUT_NUM            MK_BITS(0, 32)

#ifdef HIGMAC_TSO_SUPPORTED
#define    E_MAC_TX_FAIL    2
#define    E_MAC_SW_GSO    3
#define E_MAC_UFO_BROADCAST    4

enum higmac_tx_err {
    ERR_NONE = 0,
    ERR_DESC_CFG = (1 << 0),
    ERR_DATA_LEN = (1 << 1),
    ERR_DESC_NFRAG_NUM = (1 << 2),
    ERR_DESC_IP_HDR_LEN = (1 << 3),
    ERR_DESC_PROT_HDR_LEN = (1 << 4),
    ERR_DESC_MTU = (1 << 5),
    ERR_LINK_SGPKT_LEN = (1 << 8),
    ERR_LINK_TSOPKT_LINEAR = (1 << 9),
    ERR_LINK_NFRAG_LEN = (1 << 10),
    ERR_LINK_TOTAL_LEN = (1 << 11),
    ERR_HDR_TCP_BCMC = (1 << 12),
    ERR_HDR_UDP_BC = (1 << 13),
    ERR_HDR_VLAN_IP_TYPE = (1 << 14),
    ERR_HDR_IP_TYPE = (1 << 15),
    ERR_HDR_IP_VERSION = (1 << 16),
    ERR_HDR_IP_HDR_LEN = (1 << 17),
    ERR_HDR_IP_TOTAL_LEN = (1 << 18),
    ERR_HDR_IPV6_TTL_PROT = (1 << 19),
    ERR_HDR_IPV4_OFFSET = (1 << 20),
    ERR_HDR_IPV4_TTL_PROT = (1 << 21),
    ERR_HDR_UDP_LEN = (1 << 22),
    ERR_HDR_TCP_LEN = (1 << 23),
    ERR_DESC = (ERR_DESC_CFG | ERR_DATA_LEN |
            ERR_DESC_NFRAG_NUM | ERR_DESC_IP_HDR_LEN |
            ERR_DESC_PROT_HDR_LEN | ERR_DESC_MTU),
    ERR_LINK = (ERR_LINK_SGPKT_LEN | ERR_LINK_TSOPKT_LINEAR |
            ERR_LINK_NFRAG_LEN | ERR_LINK_TOTAL_LEN),
    ERR_HDR = (ERR_HDR_TCP_BCMC | ERR_HDR_UDP_BC |
            ERR_HDR_VLAN_IP_TYPE | ERR_HDR_IP_TYPE |
            ERR_HDR_IP_VERSION | ERR_HDR_IP_HDR_LEN |
            ERR_HDR_IP_TOTAL_LEN | ERR_HDR_IPV6_TTL_PROT |
            ERR_HDR_IPV4_OFFSET | ERR_HDR_IPV4_TTL_PROT |
            ERR_HDR_UDP_LEN | ERR_HDR_TCP_LEN),
    ERR_ALL = (ERR_DESC | ERR_LINK | ERR_HDR),
};
#endif

/* board releated func */
void higmac_hw_mac_core_reset(struct higmac_netdev_local *ld);
void higmac_set_macif(struct higmac_netdev_local *ld, int mode, int speed);
void higmac_hw_internal_fephy_reset(void);
void higmac_hw_external_phy_reset(void);
void higmac_hw_all_clk_disable(void);

/* board independent func */
int higmac_hw_set_mac_addr(struct higmac_netdev_local *ld,
        unsigned char *mac);
void higmac_hw_get_mac_addr(struct higmac_netdev_local *ld,
        unsigned char *mac);
void higmac_hw_mac_core_init(struct higmac_netdev_local *ld);
int higmac_init_hw_desc_queue(struct higmac_netdev_local *ld);
void higmac_destroy_hw_desc_queue(struct higmac_netdev_local *ld);
void higmac_hw_set_desc_queue_addr(struct higmac_netdev_local *ld);

int higmac_clear_irqstatus(struct higmac_netdev_local *ld, int irqs);
int higmac_read_irqstatus(struct higmac_netdev_local *ld);
int higmac_irq_enable(struct higmac_netdev_local *ld, int irqs);
int higmac_irq_disable(struct higmac_netdev_local *ld, int irqs);
void higmac_hw_desc_enable(struct higmac_netdev_local *ld);
void higmac_hw_desc_disable(struct higmac_netdev_local *ld);
void higmac_port_enable(struct higmac_netdev_local *ld);
void higmac_port_disable(struct higmac_netdev_local *ld);
void higmac_rx_port_disable(struct higmac_netdev_local *ld);
void higmac_rx_port_enable(struct higmac_netdev_local *ld);

struct higmac_priv_s;

int higmac_init_sg_desc_queue(
    struct higmac_netdev_local *ld);

extern int higmac_feed_hw(struct higmac_netdev_local *ld, struct higmac_priv_s *priv);


#ifdef __cplusplus
#if __cplusplus
}
#endif /* __cplusplus */
#endif /* __cplusplus */
#endif

