ENTITY full_adder IS
	PORT (
		a: IN BIT;
		b: IN BIT;
		c: OUT BIT;
		d: IN BIT;
		e: IN BIT
	);
END ENTITY full_adder;
	
ARCHITECTURE full_adder_arch OF full_adder IS
BEGIN
	c <= (a AND b) NOR (d AND e);
END full_adder_arch;