<!DOCTYPE html>
<html class="writer-html5" lang="en" >
<head>
  <meta charset="utf-8" />
  <meta name="viewport" content="width=device-width, initial-scale=1.0" />
  <title>coreblocks.peripherals package &mdash; Coreblocks documentation</title>
      <link rel="stylesheet" href="_static/pygments.css" type="text/css" />
      <link rel="stylesheet" href="_static/css/theme.css" type="text/css" />
  <!--[if lt IE 9]>
    <script src="_static/js/html5shiv.min.js"></script>
  <![endif]-->
  
        <script data-url_root="./" id="documentation_options" src="_static/documentation_options.js"></script>
        <script src="_static/jquery.js"></script>
        <script src="_static/underscore.js"></script>
        <script src="_static/_sphinx_javascript_frameworks_compat.js"></script>
        <script src="_static/doctools.js"></script>
        <script src="https://unpkg.com/mermaid@9.4.0/dist/mermaid.min.js"></script>
        <script>mermaid.initialize({startOnLoad:true});</script>
    <script src="_static/js/theme.js"></script>
    <link rel="index" title="Index" href="genindex.html" />
    <link rel="search" title="Search" href="search.html" />
    <link rel="next" title="coreblocks.scheduler package" href="coreblocks.scheduler.html" />
    <link rel="prev" title="coreblocks.params package" href="coreblocks.params.html" /> 
</head>

<body class="wy-body-for-nav"> 
  <div class="wy-grid-for-nav">
    <nav data-toggle="wy-nav-shift" class="wy-nav-side">
      <div class="wy-side-scroll">
        <div class="wy-side-nav-search" >
            <a href="index.html" class="icon icon-home"> Coreblocks documentation
            <img src="_static/logo-banner.svg" class="logo" alt="Logo"/>
          </a>
<div role="search">
  <form id="rtd-search-form" class="wy-form" action="search.html" method="get">
    <input type="text" name="q" placeholder="Search docs" />
    <input type="hidden" name="check_keywords" value="yes" />
    <input type="hidden" name="area" value="default" />
  </form>
</div>
        </div><div class="wy-menu wy-menu-vertical" data-spy="affix" role="navigation" aria-label="Navigation menu">
              <ul>
<li class="toctree-l1"><a class="reference internal" href="home.html">Introduction</a></li>
<li class="toctree-l1"><a class="reference internal" href="assumptions.html">List of assumptions made during development</a></li>
<li class="toctree-l1"><a class="reference internal" href="development-environment.html">Development environment</a></li>
<li class="toctree-l1"><a class="reference internal" href="transactions.html">Documentation for Coreblocks transaction framework</a></li>
<li class="toctree-l1"><a class="reference internal" href="scheduler/overview.html">Scheduler overview</a></li>
<li class="toctree-l1"><a class="reference internal" href="shared-structs/implementation/rs-impl.html">Proposition of Reservation Station implementation</a></li>
<li class="toctree-l1"><a class="reference internal" href="shared-structs/rs.html">Reservation Station</a></li>
<li class="toctree-l1"><a class="reference internal" href="current-graph.html">Full transaction-method graph</a></li>
<li class="toctree-l1"><a class="reference internal" href="problem-checklist.html">Problem checklist</a></li>
<li class="toctree-l1"><a class="reference internal" href="synthesis/synthesis.html">Core verification</a></li>
<li class="toctree-l1"><a class="reference internal" href="components/icache.html">Instruction Cache</a></li>
<li class="toctree-l1"><a class="reference internal" href="miscellany/exceptions-summary.html">Summary of papers about interrupts</a></li>
<li class="toctree-l1"><a class="reference internal" href="api.html">API</a></li>
</ul>

        </div>
      </div>
    </nav>

    <section data-toggle="wy-nav-shift" class="wy-nav-content-wrap"><nav class="wy-nav-top" aria-label="Mobile navigation menu" >
          <i data-toggle="wy-nav-top" class="fa fa-bars"></i>
          <a href="index.html">Coreblocks documentation</a>
      </nav>

      <div class="wy-nav-content">
        <div class="rst-content">
          <div role="navigation" aria-label="Page navigation">
  <ul class="wy-breadcrumbs">
      <li><a href="index.html" class="icon icon-home"></a> &raquo;</li>
          <li><a href="api.html">API</a> &raquo;</li>
          <li><a href="coreblocks.html">coreblocks package</a> &raquo;</li>
      <li>coreblocks.peripherals package</li>
      <li class="wy-breadcrumbs-aside">
            <a href="_sources/coreblocks.peripherals.rst.txt" rel="nofollow"> View page source</a>
      </li>
  </ul>
  <hr/>
</div>
          <div role="main" class="document" itemscope="itemscope" itemtype="http://schema.org/Article">
           <div itemprop="articleBody">
             
  <div class="section" id="coreblocks-peripherals-package">
<h1>coreblocks.peripherals package<a class="headerlink" href="#coreblocks-peripherals-package" title="Permalink to this heading"></a></h1>
<div class="section" id="submodules">
<h2>Submodules<a class="headerlink" href="#submodules" title="Permalink to this heading"></a></h2>
</div>
<div class="section" id="module-coreblocks.peripherals.axi_lite">
<span id="coreblocks-peripherals-axi-lite-module"></span><h2>coreblocks.peripherals.axi_lite module<a class="headerlink" href="#module-coreblocks.peripherals.axi_lite" title="Permalink to this heading"></a></h2>
<dl class="py class">
<dt class="sig sig-object py" id="coreblocks.peripherals.axi_lite.AXILiteMaster">
<em class="property"><span class="pre">class</span><span class="w"> </span></em><span class="sig-prename descclassname"><span class="pre">coreblocks.peripherals.axi_lite.</span></span><span class="sig-name descname"><span class="pre">AXILiteMaster</span></span><a class="headerlink" href="#coreblocks.peripherals.axi_lite.AXILiteMaster" title="Permalink to this definition"></a></dt>
<dd><p>Bases: <code class="xref py py-class docutils literal notranslate"><span class="pre">Elaboratable</span></code></p>
<p>AXI-Lite master interface.</p>
<dl class="field-list simple">
<dt class="field-odd">Parameters</dt>
<dd class="field-odd"><dl class="simple">
<dt><strong>axil_params: AXILiteParameters</strong></dt><dd><p>Parameters for bus generation.</p>
</dd>
</dl>
</dd>
<dt class="field-even">Attributes</dt>
<dd class="field-even"><dl class="simple">
<dt><strong>ra_request: Method</strong></dt><dd><p>Transactional method for initiating request on read address channel.
Ready when no request or only one is being executed.
Takes ‘ra_request_layout’ as argument.</p>
</dd>
<dt><strong>rd_response: Method</strong></dt><dd><p>Transactional method for reading response from read data channel.
Ready when there is request response availabe.
Returns data and response state as ‘rd_response_layout’.</p>
</dd>
<dt><strong>wa_request: Method</strong></dt><dd><p>Transactional method for initiating request on write address channel.
Ready when no request or only one is being executed.
Takes ‘wa_request_layout’ as argument.</p>
</dd>
<dt><strong>wd_request: Method</strong></dt><dd><p>Transactional method for initiating request on write data channel.
Ready when no request or only one is being executed.
Takes ‘wd_request_layout’ as argument.</p>
</dd>
<dt><strong>wr_response: Method</strong></dt><dd><p>Transactional method for reading response from write response channel.
Ready when there is request response availabe.
Returns response state as ‘wr_response_layout’.</p>
</dd>
</dl>
</dd>
</dl>
<dl class="py method">
<dt class="sig sig-object py" id="coreblocks.peripherals.axi_lite.AXILiteMaster.__init__">
<span class="sig-name descname"><span class="pre">__init__</span></span><span class="sig-paren">(</span><em class="sig-param"><span class="n"><span class="pre">axil_params</span></span><span class="p"><span class="pre">:</span></span><span class="w"> </span><span class="n"><a class="reference internal" href="#coreblocks.peripherals.axi_lite.AXILiteParameters" title="coreblocks.peripherals.axi_lite.AXILiteParameters"><span class="pre">AXILiteParameters</span></a></span></em><span class="sig-paren">)</span><a class="headerlink" href="#coreblocks.peripherals.axi_lite.AXILiteMaster.__init__" title="Permalink to this definition"></a></dt>
<dd></dd></dl>

<dl class="py method">
<dt class="sig sig-object py" id="coreblocks.peripherals.axi_lite.AXILiteMaster.result_handler">
<span class="sig-name descname"><span class="pre">result_handler</span></span><span class="sig-paren">(</span><em class="sig-param"><span class="n"><span class="pre">m</span></span><span class="p"><span class="pre">:</span></span><span class="w"> </span><span class="n"><a class="reference internal" href="transactron.html#transactron.core.TModule" title="transactron.core.TModule"><span class="pre">TModule</span></a></span></em>, <em class="sig-param"><span class="n"><span class="pre">forwarder</span></span><span class="p"><span class="pre">:</span></span><span class="w"> </span><span class="n"><a class="reference internal" href="transactron.lib.html#transactron.lib.connectors.Forwarder" title="transactron.lib.connectors.Forwarder"><span class="pre">Forwarder</span></a></span></em>, <em class="sig-param"><span class="o"><span class="pre">*</span></span></em>, <em class="sig-param"><span class="n"><span class="pre">data</span></span><span class="p"><span class="pre">:</span></span><span class="w"> </span><span class="n"><span class="pre">bool</span></span></em>, <em class="sig-param"><span class="n"><span class="pre">channel</span></span><span class="p"><span class="pre">:</span></span><span class="w"> </span><span class="n"><span class="pre">Record</span></span></em><span class="sig-paren">)</span><a class="headerlink" href="#coreblocks.peripherals.axi_lite.AXILiteMaster.result_handler" title="Permalink to this definition"></a></dt>
<dd></dd></dl>

<dl class="py method">
<dt class="sig sig-object py" id="coreblocks.peripherals.axi_lite.AXILiteMaster.start_request_transaction">
<span class="sig-name descname"><span class="pre">start_request_transaction</span></span><span class="sig-paren">(</span><em class="sig-param"><span class="n"><span class="pre">m</span></span></em>, <em class="sig-param"><span class="n"><span class="pre">arg</span></span></em>, <em class="sig-param"><span class="o"><span class="pre">*</span></span></em>, <em class="sig-param"><span class="n"><span class="pre">channel</span></span></em>, <em class="sig-param"><span class="n"><span class="pre">is_address_channel</span></span></em><span class="sig-paren">)</span><a class="headerlink" href="#coreblocks.peripherals.axi_lite.AXILiteMaster.start_request_transaction" title="Permalink to this definition"></a></dt>
<dd></dd></dl>

<dl class="py method">
<dt class="sig sig-object py" id="coreblocks.peripherals.axi_lite.AXILiteMaster.state_machine_request">
<span class="sig-name descname"><span class="pre">state_machine_request</span></span><span class="sig-paren">(</span><em class="sig-param"><span class="n"><span class="pre">m</span></span><span class="p"><span class="pre">:</span></span><span class="w"> </span><span class="n"><a class="reference internal" href="transactron.html#transactron.core.TModule" title="transactron.core.TModule"><span class="pre">TModule</span></a></span></em>, <em class="sig-param"><span class="n"><span class="pre">method</span></span><span class="p"><span class="pre">:</span></span><span class="w"> </span><span class="n"><a class="reference internal" href="transactron.html#transactron.core.Method" title="transactron.core.Method"><span class="pre">Method</span></a></span></em>, <em class="sig-param"><span class="o"><span class="pre">*</span></span></em>, <em class="sig-param"><span class="n"><span class="pre">channel</span></span><span class="p"><span class="pre">:</span></span><span class="w"> </span><span class="n"><span class="pre">Record</span></span></em>, <em class="sig-param"><span class="n"><span class="pre">request_signal</span></span><span class="p"><span class="pre">:</span></span><span class="w"> </span><span class="n"><span class="pre">Signal</span></span></em><span class="sig-paren">)</span><a class="headerlink" href="#coreblocks.peripherals.axi_lite.AXILiteMaster.state_machine_request" title="Permalink to this definition"></a></dt>
<dd></dd></dl>

</dd></dl>

<dl class="py class">
<dt class="sig sig-object py" id="coreblocks.peripherals.axi_lite.AXILiteParameters">
<em class="property"><span class="pre">class</span><span class="w"> </span></em><span class="sig-prename descclassname"><span class="pre">coreblocks.peripherals.axi_lite.</span></span><span class="sig-name descname"><span class="pre">AXILiteParameters</span></span><a class="headerlink" href="#coreblocks.peripherals.axi_lite.AXILiteParameters" title="Permalink to this definition"></a></dt>
<dd><p>Bases: <code class="xref py py-class docutils literal notranslate"><span class="pre">object</span></code></p>
<p>Parameters of the AXI-Lite bus.</p>
<dl class="field-list simple">
<dt class="field-odd">Parameters</dt>
<dd class="field-odd"><dl class="simple">
<dt><strong>data_width: int</strong></dt><dd><p>Width of “data” signals for “write data” and “read data” channels. Must be either 32 or 64 bits. Defaults to 64</p>
</dd>
<dt><strong>addr_width: int</strong></dt><dd><p>Width of “addr” signals for “write address” and “read address” channels. Defaults to 64 bits.</p>
</dd>
</dl>
</dd>
</dl>
<dl class="py method">
<dt class="sig sig-object py" id="coreblocks.peripherals.axi_lite.AXILiteParameters.__init__">
<span class="sig-name descname"><span class="pre">__init__</span></span><span class="sig-paren">(</span><em class="sig-param"><span class="o"><span class="pre">*</span></span></em>, <em class="sig-param"><span class="n"><span class="pre">data_width</span></span><span class="p"><span class="pre">:</span></span><span class="w"> </span><span class="n"><span class="pre">int</span></span><span class="w"> </span><span class="o"><span class="pre">=</span></span><span class="w"> </span><span class="default_value"><span class="pre">64</span></span></em>, <em class="sig-param"><span class="n"><span class="pre">addr_width</span></span><span class="p"><span class="pre">:</span></span><span class="w"> </span><span class="n"><span class="pre">int</span></span><span class="w"> </span><span class="o"><span class="pre">=</span></span><span class="w"> </span><span class="default_value"><span class="pre">64</span></span></em><span class="sig-paren">)</span><a class="headerlink" href="#coreblocks.peripherals.axi_lite.AXILiteParameters.__init__" title="Permalink to this definition"></a></dt>
<dd></dd></dl>

</dd></dl>

</div>
<div class="section" id="module-coreblocks.peripherals.bus_adapter">
<span id="coreblocks-peripherals-bus-adapter-module"></span><h2>coreblocks.peripherals.bus_adapter module<a class="headerlink" href="#module-coreblocks.peripherals.bus_adapter" title="Permalink to this heading"></a></h2>
<dl class="py class">
<dt class="sig sig-object py" id="coreblocks.peripherals.bus_adapter.AXILiteMasterAdapter">
<em class="property"><span class="pre">class</span><span class="w"> </span></em><span class="sig-prename descclassname"><span class="pre">coreblocks.peripherals.bus_adapter.</span></span><span class="sig-name descname"><span class="pre">AXILiteMasterAdapter</span></span><a class="headerlink" href="#coreblocks.peripherals.bus_adapter.AXILiteMasterAdapter" title="Permalink to this definition"></a></dt>
<dd><p>Bases: <code class="xref py py-class docutils literal notranslate"><span class="pre">Elaboratable</span></code>, <a class="reference internal" href="#coreblocks.peripherals.bus_adapter.BusMasterInterface" title="coreblocks.peripherals.bus_adapter.BusMasterInterface"><code class="xref py py-class docutils literal notranslate"><span class="pre">BusMasterInterface</span></code></a></p>
<p>An adapter for AXI Lite master.</p>
<p>The adapter module is for use in places where BusMasterInterface is expected.</p>
<dl class="field-list simple">
<dt class="field-odd">Parameters</dt>
<dd class="field-odd"><dl class="simple">
<dt><strong>bus: AXILiteMaster</strong></dt><dd><p>Specific AXI Lite master module which is to be adapted.</p>
</dd>
</dl>
</dd>
<dt class="field-even">Attributes</dt>
<dd class="field-even"><dl class="simple">
<dt><strong>params: BusParametersInterface</strong></dt><dd><p>Parameters of the bus.</p>
</dd>
<dt><strong>method_layouts: CommonBusMasterMethodLayout</strong></dt><dd><p>Layouts of common bus master methods.</p>
</dd>
<dt><strong>request_read: Method</strong></dt><dd><p>Transactional method for initiating a read request.
It is ready if the <cite>ra_request</cite> method of the underlying AXI Lite master is ready.
Input layout is <cite>request_read_layout</cite>.</p>
</dd>
<dt><strong>request_write: Method</strong></dt><dd><p>Transactional method for initiating a write request.
It is ready if the ‘wa_request’ and ‘wd_request’ methods of the underlying AXI Lite master are ready.
Input layout is <cite>request_write_layout</cite>.</p>
</dd>
<dt><strong>get_read_response: Method</strong></dt><dd><p>Transactional method for reading a response of a read action.
It is ready if the <cite>rd_response</cite> method of the underlying AXI Lite master is ready.
Output layout is <cite>read_response_layout</cite>.</p>
</dd>
<dt><strong>get_write_response: Method</strong></dt><dd><p>Transactional method for reading a response of a write action.
It is ready if the <cite>wr_response</cite> method of the underlying AXI Lite master is ready.
Output layout is <cite>write_response_layout</cite>.</p>
</dd>
</dl>
</dd>
</dl>
<dl class="py method">
<dt class="sig sig-object py" id="coreblocks.peripherals.bus_adapter.AXILiteMasterAdapter.__init__">
<span class="sig-name descname"><span class="pre">__init__</span></span><span class="sig-paren">(</span><em class="sig-param"><span class="n"><span class="pre">bus</span></span><span class="p"><span class="pre">:</span></span><span class="w"> </span><span class="n"><a class="reference internal" href="#coreblocks.peripherals.axi_lite.AXILiteMaster" title="coreblocks.peripherals.axi_lite.AXILiteMaster"><span class="pre">AXILiteMaster</span></a></span></em><span class="sig-paren">)</span><a class="headerlink" href="#coreblocks.peripherals.bus_adapter.AXILiteMasterAdapter.__init__" title="Permalink to this definition"></a></dt>
<dd></dd></dl>

</dd></dl>

<dl class="py class">
<dt class="sig sig-object py" id="coreblocks.peripherals.bus_adapter.BusMasterInterface">
<em class="property"><span class="pre">class</span><span class="w"> </span></em><span class="sig-prename descclassname"><span class="pre">coreblocks.peripherals.bus_adapter.</span></span><span class="sig-name descname"><span class="pre">BusMasterInterface</span></span><a class="headerlink" href="#coreblocks.peripherals.bus_adapter.BusMasterInterface" title="Permalink to this definition"></a></dt>
<dd><p>Bases: <code class="xref py py-class docutils literal notranslate"><span class="pre">HasElaborate</span></code>, <code class="xref py py-class docutils literal notranslate"><span class="pre">Protocol</span></code></p>
<p>An interface of a common bus.</p>
<p>The bus interface is the preferred way to gain access to a specific bus.
It simplifies interchangeability of buses on the core configuration level.</p>
<dl class="field-list simple">
<dt class="field-odd">Parameters</dt>
<dd class="field-odd"><dl class="simple">
<dt><strong>params</strong><span class="classifier">BusParametersInterface</span></dt><dd><p>Parameters of the bus.</p>
</dd>
<dt><strong>request_read</strong><span class="classifier">Method</span></dt><dd><p>A method that is used to send a read request to a bus.</p>
</dd>
<dt><strong>request_write</strong><span class="classifier">Method</span></dt><dd><p>A method that is used to send a write request to a bus.</p>
</dd>
<dt><strong>get_read_response</strong><span class="classifier">Method</span></dt><dd><p>A method that is used to receive a response from a bus for a previously sent read request.</p>
</dd>
<dt><strong>get_write_response</strong><span class="classifier">Method</span></dt><dd><p>A method that is used to receive a response from a bus for a previously sent write request.</p>
</dd>
</dl>
</dd>
</dl>
<dl class="py attribute">
<dt class="sig sig-object py" id="coreblocks.peripherals.bus_adapter.BusMasterInterface.get_read_response">
<span class="sig-name descname"><span class="pre">get_read_response</span></span><em class="property"><span class="p"><span class="pre">:</span></span><span class="w"> </span><a class="reference internal" href="transactron.html#transactron.core.Method" title="transactron.core.Method"><span class="pre">Method</span></a></em><a class="headerlink" href="#coreblocks.peripherals.bus_adapter.BusMasterInterface.get_read_response" title="Permalink to this definition"></a></dt>
<dd></dd></dl>

<dl class="py attribute">
<dt class="sig sig-object py" id="coreblocks.peripherals.bus_adapter.BusMasterInterface.get_write_response">
<span class="sig-name descname"><span class="pre">get_write_response</span></span><em class="property"><span class="p"><span class="pre">:</span></span><span class="w"> </span><a class="reference internal" href="transactron.html#transactron.core.Method" title="transactron.core.Method"><span class="pre">Method</span></a></em><a class="headerlink" href="#coreblocks.peripherals.bus_adapter.BusMasterInterface.get_write_response" title="Permalink to this definition"></a></dt>
<dd></dd></dl>

<dl class="py attribute">
<dt class="sig sig-object py" id="coreblocks.peripherals.bus_adapter.BusMasterInterface.params">
<span class="sig-name descname"><span class="pre">params</span></span><em class="property"><span class="p"><span class="pre">:</span></span><span class="w"> </span><span class="pre">BusParametersInterface</span></em><a class="headerlink" href="#coreblocks.peripherals.bus_adapter.BusMasterInterface.params" title="Permalink to this definition"></a></dt>
<dd></dd></dl>

<dl class="py attribute">
<dt class="sig sig-object py" id="coreblocks.peripherals.bus_adapter.BusMasterInterface.request_read">
<span class="sig-name descname"><span class="pre">request_read</span></span><em class="property"><span class="p"><span class="pre">:</span></span><span class="w"> </span><a class="reference internal" href="transactron.html#transactron.core.Method" title="transactron.core.Method"><span class="pre">Method</span></a></em><a class="headerlink" href="#coreblocks.peripherals.bus_adapter.BusMasterInterface.request_read" title="Permalink to this definition"></a></dt>
<dd></dd></dl>

<dl class="py attribute">
<dt class="sig sig-object py" id="coreblocks.peripherals.bus_adapter.BusMasterInterface.request_write">
<span class="sig-name descname"><span class="pre">request_write</span></span><em class="property"><span class="p"><span class="pre">:</span></span><span class="w"> </span><a class="reference internal" href="transactron.html#transactron.core.Method" title="transactron.core.Method"><span class="pre">Method</span></a></em><a class="headerlink" href="#coreblocks.peripherals.bus_adapter.BusMasterInterface.request_write" title="Permalink to this definition"></a></dt>
<dd></dd></dl>

</dd></dl>

<dl class="py class">
<dt class="sig sig-object py" id="coreblocks.peripherals.bus_adapter.WishboneMasterAdapter">
<em class="property"><span class="pre">class</span><span class="w"> </span></em><span class="sig-prename descclassname"><span class="pre">coreblocks.peripherals.bus_adapter.</span></span><span class="sig-name descname"><span class="pre">WishboneMasterAdapter</span></span><a class="headerlink" href="#coreblocks.peripherals.bus_adapter.WishboneMasterAdapter" title="Permalink to this definition"></a></dt>
<dd><p>Bases: <code class="xref py py-class docutils literal notranslate"><span class="pre">Elaboratable</span></code>, <a class="reference internal" href="#coreblocks.peripherals.bus_adapter.BusMasterInterface" title="coreblocks.peripherals.bus_adapter.BusMasterInterface"><code class="xref py py-class docutils literal notranslate"><span class="pre">BusMasterInterface</span></code></a></p>
<p>An adapter for Wishbone master.</p>
<p>The adapter module is for use in places where BusMasterInterface is expected.</p>
<dl class="field-list simple">
<dt class="field-odd">Parameters</dt>
<dd class="field-odd"><dl class="simple">
<dt><strong>bus: WishboneMaster</strong></dt><dd><p>Specific Wishbone master module which is to be adapted.</p>
</dd>
</dl>
</dd>
<dt class="field-even">Attributes</dt>
<dd class="field-even"><dl class="simple">
<dt><strong>params: BusParametersInterface</strong></dt><dd><p>Parameters of the bus.</p>
</dd>
<dt><strong>method_layouts: CommonBusMasterMethodLayout</strong></dt><dd><p>Layouts of common bus master methods.</p>
</dd>
<dt><strong>request_read: Method</strong></dt><dd><p>Transactional method for initiating a read request.
It is ready if the <cite>request</cite> method of the underlying Wishbone master is ready.
Input layout is <cite>request_read_layout</cite>.</p>
</dd>
<dt><strong>request_write: Method</strong></dt><dd><p>Transactional method for initiating a write request.
It is ready if the <cite>request</cite> method of the underlying Wishbone master is ready.
Input layout is <cite>request_write_layout</cite>.</p>
</dd>
<dt><strong>get_read_response: Method</strong></dt><dd><p>Transactional method for reading a response of a read action.
It is ready if the <cite>result</cite> method of the underlying Wishbone master is ready.
Output layout is <cite>read_response_layout</cite>.</p>
</dd>
<dt><strong>get_write_response: Method</strong></dt><dd><p>Transactional method for reading a response of a write action.
It is ready if the <cite>result</cite> method of the underlying Wishbone master is ready.
Output layout is <cite>write_response_layout</cite>.</p>
</dd>
</dl>
</dd>
</dl>
<dl class="py method">
<dt class="sig sig-object py" id="coreblocks.peripherals.bus_adapter.WishboneMasterAdapter.__init__">
<span class="sig-name descname"><span class="pre">__init__</span></span><span class="sig-paren">(</span><em class="sig-param"><span class="n"><span class="pre">bus</span></span><span class="p"><span class="pre">:</span></span><span class="w"> </span><span class="n"><a class="reference internal" href="#coreblocks.peripherals.wishbone.WishboneMaster" title="coreblocks.peripherals.wishbone.WishboneMaster"><span class="pre">WishboneMaster</span></a></span></em><span class="sig-paren">)</span><a class="headerlink" href="#coreblocks.peripherals.bus_adapter.WishboneMasterAdapter.__init__" title="Permalink to this definition"></a></dt>
<dd></dd></dl>

</dd></dl>

</div>
<div class="section" id="module-coreblocks.peripherals.wishbone">
<span id="coreblocks-peripherals-wishbone-module"></span><h2>coreblocks.peripherals.wishbone module<a class="headerlink" href="#module-coreblocks.peripherals.wishbone" title="Permalink to this heading"></a></h2>
<dl class="py class">
<dt class="sig sig-object py" id="coreblocks.peripherals.wishbone.PipelinedWishboneMaster">
<em class="property"><span class="pre">class</span><span class="w"> </span></em><span class="sig-prename descclassname"><span class="pre">coreblocks.peripherals.wishbone.</span></span><span class="sig-name descname"><span class="pre">PipelinedWishboneMaster</span></span><a class="headerlink" href="#coreblocks.peripherals.wishbone.PipelinedWishboneMaster" title="Permalink to this definition"></a></dt>
<dd><p>Bases: <code class="xref py py-class docutils literal notranslate"><span class="pre">Elaboratable</span></code></p>
<p>Pipelined Wishbone bus master interface.</p>
<dl class="field-list simple">
<dt class="field-odd">Parameters</dt>
<dd class="field-odd"><dl class="simple">
<dt><strong>wb_params: WishboneParameters</strong></dt><dd><p>Parameters for bus generation.</p>
</dd>
<dt><strong>max_req: int</strong></dt><dd><p>Size of the response buffer, limits the number of pending requests. Defaults to 8.</p>
</dd>
</dl>
</dd>
<dt class="field-even">Attributes</dt>
<dd class="field-even"><dl class="simple">
<dt><strong>wb: Record (like WishboneLayout)</strong></dt><dd><p>Wishbone bus output.</p>
</dd>
<dt><strong>request: Method</strong></dt><dd><p>Transactional method to start a new Wishbone request.
Ready if new request can be immediately sent.
Takes <cite>request_layout</cite> as argument.</p>
</dd>
<dt><strong>result: Method</strong></dt><dd><p>Transactional method to read results from completed requests sequentially.
Ready if buffered results are available.
Returns state of request (error or success) and data (in case of read request) as <cite>result_layout</cite>.</p>
</dd>
<dt><strong>requests_finished: Signal, out</strong></dt><dd><p>True, if there are no requests waiting for response</p>
</dd>
</dl>
</dd>
</dl>
<dl class="py method">
<dt class="sig sig-object py" id="coreblocks.peripherals.wishbone.PipelinedWishboneMaster.__init__">
<span class="sig-name descname"><span class="pre">__init__</span></span><span class="sig-paren">(</span><em class="sig-param"><span class="n"><span class="pre">wb_params</span></span><span class="p"><span class="pre">:</span></span><span class="w"> </span><span class="n"><a class="reference internal" href="#coreblocks.peripherals.wishbone.WishboneParameters" title="coreblocks.peripherals.wishbone.WishboneParameters"><span class="pre">WishboneParameters</span></a></span></em>, <em class="sig-param"><span class="o"><span class="pre">*</span></span></em>, <em class="sig-param"><span class="n"><span class="pre">max_req</span></span><span class="p"><span class="pre">:</span></span><span class="w"> </span><span class="n"><span class="pre">int</span></span><span class="w"> </span><span class="o"><span class="pre">=</span></span><span class="w"> </span><span class="default_value"><span class="pre">8</span></span></em><span class="sig-paren">)</span><a class="headerlink" href="#coreblocks.peripherals.wishbone.PipelinedWishboneMaster.__init__" title="Permalink to this definition"></a></dt>
<dd></dd></dl>

<dl class="py method">
<dt class="sig sig-object py" id="coreblocks.peripherals.wishbone.PipelinedWishboneMaster.generate_method_layouts">
<span class="sig-name descname"><span class="pre">generate_method_layouts</span></span><span class="sig-paren">(</span><em class="sig-param"><span class="n"><span class="pre">wb_params</span></span><span class="p"><span class="pre">:</span></span><span class="w"> </span><span class="n"><a class="reference internal" href="#coreblocks.peripherals.wishbone.WishboneParameters" title="coreblocks.peripherals.wishbone.WishboneParameters"><span class="pre">WishboneParameters</span></a></span></em><span class="sig-paren">)</span><a class="headerlink" href="#coreblocks.peripherals.wishbone.PipelinedWishboneMaster.generate_method_layouts" title="Permalink to this definition"></a></dt>
<dd></dd></dl>

</dd></dl>

<dl class="py class">
<dt class="sig sig-object py" id="coreblocks.peripherals.wishbone.WishboneArbiter">
<em class="property"><span class="pre">class</span><span class="w"> </span></em><span class="sig-prename descclassname"><span class="pre">coreblocks.peripherals.wishbone.</span></span><span class="sig-name descname"><span class="pre">WishboneArbiter</span></span><a class="headerlink" href="#coreblocks.peripherals.wishbone.WishboneArbiter" title="Permalink to this definition"></a></dt>
<dd><p>Bases: <code class="xref py py-class docutils literal notranslate"><span class="pre">Elaboratable</span></code></p>
<p>Wishbone Arbiter.</p>
<p>Connects multiple masters to one slave.
Bus is requested by asserting CYC signal and is granted to masters in a round robin manner.</p>
<dl class="field-list simple">
<dt class="field-odd">Parameters</dt>
<dd class="field-odd"><dl class="simple">
<dt><strong>slave_wb: Record (like WishboneLayout)</strong></dt><dd><p>Record of slave inteface.</p>
</dd>
<dt><strong>masters: List[Record]</strong></dt><dd><p>List of master interface Records.</p>
</dd>
</dl>
</dd>
</dl>
<dl class="py method">
<dt class="sig sig-object py" id="coreblocks.peripherals.wishbone.WishboneArbiter.__init__">
<span class="sig-name descname"><span class="pre">__init__</span></span><span class="sig-paren">(</span><em class="sig-param"><span class="n"><span class="pre">slave_wb</span></span><span class="p"><span class="pre">:</span></span><span class="w"> </span><span class="n"><span class="pre">Record</span></span></em>, <em class="sig-param"><span class="n"><span class="pre">masters</span></span><span class="p"><span class="pre">:</span></span><span class="w"> </span><span class="n"><span class="pre">List</span><span class="p"><span class="pre">[</span></span><span class="pre">Record</span><span class="p"><span class="pre">]</span></span></span></em><span class="sig-paren">)</span><a class="headerlink" href="#coreblocks.peripherals.wishbone.WishboneArbiter.__init__" title="Permalink to this definition"></a></dt>
<dd></dd></dl>

</dd></dl>

<dl class="py class">
<dt class="sig sig-object py" id="coreblocks.peripherals.wishbone.WishboneBus">
<em class="property"><span class="pre">class</span><span class="w"> </span></em><span class="sig-prename descclassname"><span class="pre">coreblocks.peripherals.wishbone.</span></span><span class="sig-name descname"><span class="pre">WishboneBus</span></span><a class="headerlink" href="#coreblocks.peripherals.wishbone.WishboneBus" title="Permalink to this definition"></a></dt>
<dd><p>Bases: <code class="xref py py-class docutils literal notranslate"><span class="pre">Record</span></code></p>
<p>Wishbone bus.</p>
<dl class="field-list simple">
<dt class="field-odd">Parameters</dt>
<dd class="field-odd"><dl class="simple">
<dt><strong>wb_params: WishboneParameters</strong></dt><dd><p>Parameters for bus generation.</p>
</dd>
</dl>
</dd>
</dl>
<dl class="py method">
<dt class="sig sig-object py" id="coreblocks.peripherals.wishbone.WishboneBus.__init__">
<span class="sig-name descname"><span class="pre">__init__</span></span><span class="sig-paren">(</span><em class="sig-param"><span class="n"><span class="pre">wb_params</span></span><span class="p"><span class="pre">:</span></span><span class="w"> </span><span class="n"><a class="reference internal" href="#coreblocks.peripherals.wishbone.WishboneParameters" title="coreblocks.peripherals.wishbone.WishboneParameters"><span class="pre">WishboneParameters</span></a></span></em>, <em class="sig-param"><span class="o"><span class="pre">**</span></span><span class="n"><span class="pre">kwargs</span></span></em><span class="sig-paren">)</span><a class="headerlink" href="#coreblocks.peripherals.wishbone.WishboneBus.__init__" title="Permalink to this definition"></a></dt>
<dd></dd></dl>

</dd></dl>

<dl class="py class">
<dt class="sig sig-object py" id="coreblocks.peripherals.wishbone.WishboneLayout">
<em class="property"><span class="pre">class</span><span class="w"> </span></em><span class="sig-prename descclassname"><span class="pre">coreblocks.peripherals.wishbone.</span></span><span class="sig-name descname"><span class="pre">WishboneLayout</span></span><a class="headerlink" href="#coreblocks.peripherals.wishbone.WishboneLayout" title="Permalink to this definition"></a></dt>
<dd><p>Bases: <code class="xref py py-class docutils literal notranslate"><span class="pre">object</span></code></p>
<p>Wishbone bus Layout generator.</p>
<dl class="field-list simple">
<dt class="field-odd">Parameters</dt>
<dd class="field-odd"><dl class="simple">
<dt><strong>wb_params: WishboneParameters</strong></dt><dd><p>Parameters used to generate Wishbone layout</p>
</dd>
<dt><strong>master: Boolean</strong></dt><dd><p>Whether the layout should be generated for the master side
(otherwise it’s generated for the slave side)</p>
</dd>
</dl>
</dd>
<dt class="field-even">Attributes</dt>
<dd class="field-even"><dl class="simple">
<dt><strong>wb_layout: Record</strong></dt><dd><p>Record of a Wishbone bus.</p>
</dd>
</dl>
</dd>
</dl>
<dl class="py method">
<dt class="sig sig-object py" id="coreblocks.peripherals.wishbone.WishboneLayout.__init__">
<span class="sig-name descname"><span class="pre">__init__</span></span><span class="sig-paren">(</span><em class="sig-param"><span class="n"><span class="pre">wb_params</span></span><span class="p"><span class="pre">:</span></span><span class="w"> </span><span class="n"><a class="reference internal" href="#coreblocks.peripherals.wishbone.WishboneParameters" title="coreblocks.peripherals.wishbone.WishboneParameters"><span class="pre">WishboneParameters</span></a></span></em>, <em class="sig-param"><span class="n"><span class="pre">master</span></span><span class="o"><span class="pre">=</span></span><span class="default_value"><span class="pre">True</span></span></em><span class="sig-paren">)</span><a class="headerlink" href="#coreblocks.peripherals.wishbone.WishboneLayout.__init__" title="Permalink to this definition"></a></dt>
<dd></dd></dl>

</dd></dl>

<dl class="py class">
<dt class="sig sig-object py" id="coreblocks.peripherals.wishbone.WishboneMaster">
<em class="property"><span class="pre">class</span><span class="w"> </span></em><span class="sig-prename descclassname"><span class="pre">coreblocks.peripherals.wishbone.</span></span><span class="sig-name descname"><span class="pre">WishboneMaster</span></span><a class="headerlink" href="#coreblocks.peripherals.wishbone.WishboneMaster" title="Permalink to this definition"></a></dt>
<dd><p>Bases: <code class="xref py py-class docutils literal notranslate"><span class="pre">Elaboratable</span></code></p>
<p>Wishbone bus master interface.</p>
<dl class="field-list simple">
<dt class="field-odd">Parameters</dt>
<dd class="field-odd"><dl class="simple">
<dt><strong>wb_params: WishboneParameters</strong></dt><dd><p>Parameters for bus generation.</p>
</dd>
</dl>
</dd>
<dt class="field-even">Attributes</dt>
<dd class="field-even"><dl class="simple">
<dt><strong>wb_master: Record (like WishboneLayout)</strong></dt><dd><p>Wishbone bus output.</p>
</dd>
<dt><strong>request: Method</strong></dt><dd><p>Transactional method to start a new Wishbone request.
Ready when no request is being executed and previous result is read.
Takes <cite>request_layout</cite> as argument.</p>
</dd>
<dt><strong>result: Method</strong></dt><dd><p>Transactional method to read previous request result.
Becomes ready after Wishbone request is completed.
Returns state of request (error or success) and data (in case of read request) as <cite>result_layout</cite>.</p>
</dd>
</dl>
</dd>
</dl>
<dl class="py method">
<dt class="sig sig-object py" id="coreblocks.peripherals.wishbone.WishboneMaster.__init__">
<span class="sig-name descname"><span class="pre">__init__</span></span><span class="sig-paren">(</span><em class="sig-param"><span class="n"><span class="pre">wb_params</span></span><span class="p"><span class="pre">:</span></span><span class="w"> </span><span class="n"><a class="reference internal" href="#coreblocks.peripherals.wishbone.WishboneParameters" title="coreblocks.peripherals.wishbone.WishboneParameters"><span class="pre">WishboneParameters</span></a></span></em><span class="sig-paren">)</span><a class="headerlink" href="#coreblocks.peripherals.wishbone.WishboneMaster.__init__" title="Permalink to this definition"></a></dt>
<dd></dd></dl>

</dd></dl>

<dl class="py class">
<dt class="sig sig-object py" id="coreblocks.peripherals.wishbone.WishboneMasterMethodLayout">
<em class="property"><span class="pre">class</span><span class="w"> </span></em><span class="sig-prename descclassname"><span class="pre">coreblocks.peripherals.wishbone.</span></span><span class="sig-name descname"><span class="pre">WishboneMasterMethodLayout</span></span><a class="headerlink" href="#coreblocks.peripherals.wishbone.WishboneMasterMethodLayout" title="Permalink to this definition"></a></dt>
<dd><p>Bases: <code class="xref py py-class docutils literal notranslate"><span class="pre">object</span></code></p>
<p>Wishbone master layouts for methods</p>
<dl class="field-list simple">
<dt class="field-odd">Parameters</dt>
<dd class="field-odd"><dl class="simple">
<dt><strong>wb_params: WishboneParameters</strong></dt><dd><p>Patameters used to generate Wishbone master layouts</p>
</dd>
</dl>
</dd>
<dt class="field-even">Attributes</dt>
<dd class="field-even"><dl class="simple">
<dt><strong>request_layout: Layout</strong></dt><dd><p>Layout for request method of WishboneMaster.</p>
</dd>
<dt><strong>result_layout: Layout</strong></dt><dd><p>Layout for result method of WishboneMaster.</p>
</dd>
</dl>
</dd>
</dl>
<dl class="py method">
<dt class="sig sig-object py" id="coreblocks.peripherals.wishbone.WishboneMasterMethodLayout.__init__">
<span class="sig-name descname"><span class="pre">__init__</span></span><span class="sig-paren">(</span><em class="sig-param"><span class="n"><span class="pre">wb_params</span></span><span class="p"><span class="pre">:</span></span><span class="w"> </span><span class="n"><a class="reference internal" href="#coreblocks.peripherals.wishbone.WishboneParameters" title="coreblocks.peripherals.wishbone.WishboneParameters"><span class="pre">WishboneParameters</span></a></span></em><span class="sig-paren">)</span><a class="headerlink" href="#coreblocks.peripherals.wishbone.WishboneMasterMethodLayout.__init__" title="Permalink to this definition"></a></dt>
<dd></dd></dl>

</dd></dl>

<dl class="py class">
<dt class="sig sig-object py" id="coreblocks.peripherals.wishbone.WishboneMemorySlave">
<em class="property"><span class="pre">class</span><span class="w"> </span></em><span class="sig-prename descclassname"><span class="pre">coreblocks.peripherals.wishbone.</span></span><span class="sig-name descname"><span class="pre">WishboneMemorySlave</span></span><a class="headerlink" href="#coreblocks.peripherals.wishbone.WishboneMemorySlave" title="Permalink to this definition"></a></dt>
<dd><p>Bases: <code class="xref py py-class docutils literal notranslate"><span class="pre">Elaboratable</span></code></p>
<p>Wishbone slave with memory
Wishbone slave interface with addressable memory underneath.</p>
<dl class="field-list simple">
<dt class="field-odd">Parameters</dt>
<dd class="field-odd"><dl class="simple">
<dt><strong>wb_params: WishboneParameters</strong></dt><dd><p>Parameters for bus generation.</p>
</dd>
<dt><strong>**kwargs: dict</strong></dt><dd><p>Keyword arguments for the underlying Amaranth’s <cite>Memory</cite>. If <cite>width</cite> and <cite>depth</cite>
are not specified, then they’re inferred from <cite>wb_params</cite>: <cite>data_width</cite> becomes
<cite>width</cite> and <cite>2 ** addr_width</cite> becomes <cite>depth</cite>.</p>
</dd>
</dl>
</dd>
<dt class="field-even">Attributes</dt>
<dd class="field-even"><dl class="simple">
<dt><strong>bus: Record (like WishboneLayout)</strong></dt><dd><p>Wishbone bus record.</p>
</dd>
</dl>
</dd>
</dl>
<dl class="py method">
<dt class="sig sig-object py" id="coreblocks.peripherals.wishbone.WishboneMemorySlave.__init__">
<span class="sig-name descname"><span class="pre">__init__</span></span><span class="sig-paren">(</span><em class="sig-param"><span class="n"><span class="pre">wb_params</span></span><span class="p"><span class="pre">:</span></span><span class="w"> </span><span class="n"><a class="reference internal" href="#coreblocks.peripherals.wishbone.WishboneParameters" title="coreblocks.peripherals.wishbone.WishboneParameters"><span class="pre">WishboneParameters</span></a></span></em>, <em class="sig-param"><span class="o"><span class="pre">**</span></span><span class="n"><span class="pre">kwargs</span></span></em><span class="sig-paren">)</span><a class="headerlink" href="#coreblocks.peripherals.wishbone.WishboneMemorySlave.__init__" title="Permalink to this definition"></a></dt>
<dd></dd></dl>

</dd></dl>

<dl class="py class">
<dt class="sig sig-object py" id="coreblocks.peripherals.wishbone.WishboneMuxer">
<em class="property"><span class="pre">class</span><span class="w"> </span></em><span class="sig-prename descclassname"><span class="pre">coreblocks.peripherals.wishbone.</span></span><span class="sig-name descname"><span class="pre">WishboneMuxer</span></span><a class="headerlink" href="#coreblocks.peripherals.wishbone.WishboneMuxer" title="Permalink to this definition"></a></dt>
<dd><p>Bases: <code class="xref py py-class docutils literal notranslate"><span class="pre">Elaboratable</span></code></p>
<p>Wishbone Muxer.</p>
<p>Connects one master to multiple slaves.</p>
<dl class="field-list simple">
<dt class="field-odd">Parameters</dt>
<dd class="field-odd"><dl class="simple">
<dt><strong>master_wb: Record (like WishboneLayout)</strong></dt><dd><p>Record of master inteface.</p>
</dd>
<dt><strong>slaves: List[Record]</strong></dt><dd><p>List of connected slaves’ Wishbone Records (like WishboneLayout).</p>
</dd>
<dt><strong>ssel_tga: Signal</strong></dt><dd><p>Signal that selects the slave to connect. Signal width is the number of slaves and each bit coresponds
to a slave. This signal is a Wishbone TGA (address tag), so it needs to be valid every time Wishbone STB
is asserted.
Note that if Pipelined Wishbone implementation is used, then before staring any new request with
different <cite>ssel_tga</cite> value, all pending request have to be finished (and <cite>stall</cite> cleared) and
there have to be  one cycle delay from previouse request (to deassert the STB signal).  Holding new
requests should be implemented in block that controlls <cite>ssel_tga</cite> signal, before the Wishbone Master.</p>
</dd>
</dl>
</dd>
</dl>
<dl class="py method">
<dt class="sig sig-object py" id="coreblocks.peripherals.wishbone.WishboneMuxer.__init__">
<span class="sig-name descname"><span class="pre">__init__</span></span><span class="sig-paren">(</span><em class="sig-param"><span class="n"><span class="pre">master_wb</span></span><span class="p"><span class="pre">:</span></span><span class="w"> </span><span class="n"><span class="pre">Record</span></span></em>, <em class="sig-param"><span class="n"><span class="pre">slaves</span></span><span class="p"><span class="pre">:</span></span><span class="w"> </span><span class="n"><span class="pre">List</span><span class="p"><span class="pre">[</span></span><span class="pre">Record</span><span class="p"><span class="pre">]</span></span></span></em>, <em class="sig-param"><span class="n"><span class="pre">ssel_tga</span></span><span class="p"><span class="pre">:</span></span><span class="w"> </span><span class="n"><span class="pre">Signal</span></span></em><span class="sig-paren">)</span><a class="headerlink" href="#coreblocks.peripherals.wishbone.WishboneMuxer.__init__" title="Permalink to this definition"></a></dt>
<dd></dd></dl>

</dd></dl>

<dl class="py class">
<dt class="sig sig-object py" id="coreblocks.peripherals.wishbone.WishboneParameters">
<em class="property"><span class="pre">class</span><span class="w"> </span></em><span class="sig-prename descclassname"><span class="pre">coreblocks.peripherals.wishbone.</span></span><span class="sig-name descname"><span class="pre">WishboneParameters</span></span><a class="headerlink" href="#coreblocks.peripherals.wishbone.WishboneParameters" title="Permalink to this definition"></a></dt>
<dd><p>Bases: <code class="xref py py-class docutils literal notranslate"><span class="pre">object</span></code></p>
<p>Parameters of the Wishbone bus.</p>
<dl class="field-list simple">
<dt class="field-odd">Parameters</dt>
<dd class="field-odd"><dl class="simple">
<dt><strong>data_width: int</strong></dt><dd><p>Width of dat_r and dat_w Wishbone signals. Defaults to 64 bits</p>
</dd>
<dt><strong>addr_width: int</strong></dt><dd><p>Width of adr Wishbone singal. Defaults to 64 bits</p>
</dd>
<dt><strong>granularity: int</strong></dt><dd><p>The smallest unit of data transfer that a port is capable of transferring. Defaults to 8 bits</p>
</dd>
</dl>
</dd>
</dl>
<dl class="py method">
<dt class="sig sig-object py" id="coreblocks.peripherals.wishbone.WishboneParameters.__init__">
<span class="sig-name descname"><span class="pre">__init__</span></span><span class="sig-paren">(</span><em class="sig-param"><span class="o"><span class="pre">*</span></span></em>, <em class="sig-param"><span class="n"><span class="pre">data_width</span></span><span class="p"><span class="pre">:</span></span><span class="w"> </span><span class="n"><span class="pre">int</span></span><span class="w"> </span><span class="o"><span class="pre">=</span></span><span class="w"> </span><span class="default_value"><span class="pre">64</span></span></em>, <em class="sig-param"><span class="n"><span class="pre">addr_width</span></span><span class="p"><span class="pre">:</span></span><span class="w"> </span><span class="n"><span class="pre">int</span></span><span class="w"> </span><span class="o"><span class="pre">=</span></span><span class="w"> </span><span class="default_value"><span class="pre">64</span></span></em>, <em class="sig-param"><span class="n"><span class="pre">granularity</span></span><span class="p"><span class="pre">:</span></span><span class="w"> </span><span class="n"><span class="pre">int</span></span><span class="w"> </span><span class="o"><span class="pre">=</span></span><span class="w"> </span><span class="default_value"><span class="pre">8</span></span></em><span class="sig-paren">)</span><a class="headerlink" href="#coreblocks.peripherals.wishbone.WishboneParameters.__init__" title="Permalink to this definition"></a></dt>
<dd></dd></dl>

</dd></dl>

</div>
<div class="section" id="module-coreblocks.peripherals">
<span id="module-contents"></span><h2>Module contents<a class="headerlink" href="#module-coreblocks.peripherals" title="Permalink to this heading"></a></h2>
</div>
</div>


           </div>
          </div>
          <footer><div class="rst-footer-buttons" role="navigation" aria-label="Footer">
        <a href="coreblocks.params.html" class="btn btn-neutral float-left" title="coreblocks.params package" accesskey="p" rel="prev"><span class="fa fa-arrow-circle-left" aria-hidden="true"></span> Previous</a>
        <a href="coreblocks.scheduler.html" class="btn btn-neutral float-right" title="coreblocks.scheduler package" accesskey="n" rel="next">Next <span class="fa fa-arrow-circle-right" aria-hidden="true"></span></a>
    </div>

  <hr/>

  <div role="contentinfo">
    <p>&#169; Copyright Kuźnia Rdzeni, 2024.
      <span class="lastupdated">Last updated on 09:05 2024-02-12.
      </span></p>
  </div>

   

</footer>
        </div>
      </div>
    </section>
  </div>
  <script>
      jQuery(function () {
          SphinxRtdTheme.Navigation.enable(true);
      });
  </script> 

</body>
</html>