Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2019.2 (win64) Build 2708876 Wed Nov  6 21:40:23 MST 2019
| Date         : Thu May 13 15:36:12 2021
| Host         : LAPTOP-E46NNAVE running 64-bit major release  (build 9200)
| Command      : report_timing_summary -max_paths 10 -file top_timing_summary_routed.rpt -pb top_timing_summary_routed.pb -rpx top_timing_summary_routed.rpx -warn_on_violation
| Design       : top
| Device       : 7a100t-csg324
| Speed File   : -1  PRODUCTION 1.23 2018-06-13
--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  No
  Borrow Time for Max Delay Exceptions       :  Yes
  Merge Timing Exceptions                    :  Yes

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        



check_timing report

Table of Contents
-----------------
1. checking no_clock
2. checking constant_clock
3. checking pulse_width_clock
4. checking unconstrained_internal_endpoints
5. checking no_input_delay
6. checking no_output_delay
7. checking multiple_clock
8. checking generated_clocks
9. checking loops
10. checking partial_input_delay
11. checking partial_output_delay
12. checking latch_loops

1. checking no_clock
--------------------
 There are 0 register/latch pins with no clock.


2. checking constant_clock
--------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock
-----------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints
--------------------------------------------
 There are 0 pins that are not constrained for maximum delay.

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay
--------------------------
 There are 12 input ports with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay
---------------------------
 There are 24 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock
--------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks
----------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops
-----------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay
--------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay
---------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops
------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
      3.290        0.000                      0                  215        0.176        0.000                      0                  215        3.000        0.000                       0                   171  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock                 Waveform(ns)       Period(ns)      Frequency(MHz)
-----                 ------------       ----------      --------------
sys_clk_pin           {0.000 5.000}      10.000          100.000         
  clk25_clk_wiz_0     {0.000 20.000}     40.000          25.000          
  clkfbout_clk_wiz_0  {0.000 5.000}      10.000          100.000         


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock                     WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----                     -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
sys_clk_pin                 3.290        0.000                      0                  161        0.176        0.000                      0                  161        3.000        0.000                       0                   130  
  clk25_clk_wiz_0          28.664        0.000                      0                   54        0.249        0.000                      0                   54       19.500        0.000                       0                    38  
  clkfbout_clk_wiz_0                                                                                                                                                    7.845        0.000                       0                     3  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock       To Clock             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------       --------             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  
sys_clk_pin      clk25_clk_wiz_0        3.492        0.000                      0                    1        0.182        0.000                      0                    1  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  sys_clk_pin
  To Clock:  sys_clk_pin

Setup :            0  Failing Endpoints,  Worst Slack        3.290ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.176ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        3.000ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             3.290ns  (required time - arrival time)
  Source:                 GEN_TOP_CONV/a_data_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            GEN_TOP_CONV/data_reg[41]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        6.787ns  (logic 2.115ns (31.161%)  route 4.672ns (68.839%))
  Logic Levels:           6  (LUT2=1 LUT4=2 LUT5=1 LUT6=2)
  Clock Path Skew:        0.032ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.023ns = ( 15.023 - 10.000 ) 
    Source Clock Delay      (SCD):    5.250ns
    Clock Pessimism Removal (CPR):    0.259ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  top_clk (IN)
                         net (fo=0)                   0.000     0.000    top_clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  top_clk_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    top_clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  top_clk_IBUF_BUFG_inst/O
                         net (fo=129, routed)         1.647     5.250    GEN_TOP_CONV/top_clk_IBUF_BUFG
    SLICE_X11Y93         FDRE                                         r  GEN_TOP_CONV/a_data_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X11Y93         FDRE (Prop_fdre_C_Q)         0.456     5.706 r  GEN_TOP_CONV/a_data_reg[5]/Q
                         net (fo=1, routed)           0.656     6.362    GEN_TOP_CONV/a_data_reg_n_0_[5]
    SLICE_X11Y93         LUT4 (Prop_lut4_I0_O)        0.152     6.514 f  GEN_TOP_CONV/state_index[6]_i_14/O
                         net (fo=5, routed)           0.614     7.128    GEN_TOP_CONV/state_index[6]_i_14_n_0
    SLICE_X11Y92         LUT6 (Prop_lut6_I0_O)        0.326     7.454 r  GEN_TOP_CONV/state_index[6]_i_9/O
                         net (fo=4, routed)           0.677     8.131    GEN_TOP_CONV/state_index[6]_i_9_n_0
    SLICE_X11Y92         LUT2 (Prop_lut2_I1_O)        0.152     8.283 r  GEN_TOP_CONV/state_index[6]_i_6/O
                         net (fo=13, routed)          0.999     9.282    GEN_TOP_CONV/output_hex[1]
    SLICE_X10Y90         LUT5 (Prop_lut5_I3_O)        0.354     9.636 r  GEN_TOP_CONV/state_index[6]_i_1/O
                         net (fo=10, routed)          0.584    10.220    GEN_TOP_CONV/state_index
    SLICE_X11Y88         LUT4 (Prop_lut4_I3_O)        0.343    10.563 r  GEN_TOP_CONV/data[49]_i_5/O
                         net (fo=18, routed)          1.142    11.705    GEN_TOP_CONV/data[49]_i_5_n_0
    SLICE_X2Y85          LUT6 (Prop_lut6_I3_O)        0.332    12.037 r  GEN_TOP_CONV/data[41]_i_1/O
                         net (fo=1, routed)           0.000    12.037    GEN_TOP_CONV/data[41]_i_1_n_0
    SLICE_X2Y85          FDRE                                         r  GEN_TOP_CONV/data_reg[41]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  top_clk (IN)
                         net (fo=0)                   0.000    10.000    top_clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  top_clk_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    top_clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  top_clk_IBUF_BUFG_inst/O
                         net (fo=129, routed)         1.600    15.023    GEN_TOP_CONV/top_clk_IBUF_BUFG
    SLICE_X2Y85          FDRE                                         r  GEN_TOP_CONV/data_reg[41]/C
                         clock pessimism              0.259    15.282    
                         clock uncertainty           -0.035    15.246    
    SLICE_X2Y85          FDRE (Setup_fdre_C_D)        0.081    15.327    GEN_TOP_CONV/data_reg[41]
  -------------------------------------------------------------------
                         required time                         15.327    
                         arrival time                         -12.037    
  -------------------------------------------------------------------
                         slack                                  3.290    

Slack (MET) :             3.297ns  (required time - arrival time)
  Source:                 GEN_TOP_CONV/a_data_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            GEN_TOP_CONV/data_reg[38]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        6.776ns  (logic 2.115ns (31.211%)  route 4.661ns (68.789%))
  Logic Levels:           6  (LUT2=1 LUT4=2 LUT5=1 LUT6=2)
  Clock Path Skew:        0.032ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.023ns = ( 15.023 - 10.000 ) 
    Source Clock Delay      (SCD):    5.250ns
    Clock Pessimism Removal (CPR):    0.259ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  top_clk (IN)
                         net (fo=0)                   0.000     0.000    top_clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  top_clk_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    top_clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  top_clk_IBUF_BUFG_inst/O
                         net (fo=129, routed)         1.647     5.250    GEN_TOP_CONV/top_clk_IBUF_BUFG
    SLICE_X11Y93         FDRE                                         r  GEN_TOP_CONV/a_data_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X11Y93         FDRE (Prop_fdre_C_Q)         0.456     5.706 r  GEN_TOP_CONV/a_data_reg[5]/Q
                         net (fo=1, routed)           0.656     6.362    GEN_TOP_CONV/a_data_reg_n_0_[5]
    SLICE_X11Y93         LUT4 (Prop_lut4_I0_O)        0.152     6.514 f  GEN_TOP_CONV/state_index[6]_i_14/O
                         net (fo=5, routed)           0.614     7.128    GEN_TOP_CONV/state_index[6]_i_14_n_0
    SLICE_X11Y92         LUT6 (Prop_lut6_I0_O)        0.326     7.454 r  GEN_TOP_CONV/state_index[6]_i_9/O
                         net (fo=4, routed)           0.677     8.131    GEN_TOP_CONV/state_index[6]_i_9_n_0
    SLICE_X11Y92         LUT2 (Prop_lut2_I1_O)        0.152     8.283 r  GEN_TOP_CONV/state_index[6]_i_6/O
                         net (fo=13, routed)          0.999     9.282    GEN_TOP_CONV/output_hex[1]
    SLICE_X10Y90         LUT5 (Prop_lut5_I3_O)        0.354     9.636 r  GEN_TOP_CONV/state_index[6]_i_1/O
                         net (fo=10, routed)          0.584    10.220    GEN_TOP_CONV/state_index
    SLICE_X11Y88         LUT4 (Prop_lut4_I3_O)        0.343    10.563 r  GEN_TOP_CONV/data[49]_i_5/O
                         net (fo=18, routed)          1.131    11.694    GEN_TOP_CONV/data[49]_i_5_n_0
    SLICE_X2Y85          LUT6 (Prop_lut6_I3_O)        0.332    12.026 r  GEN_TOP_CONV/data[38]_i_1/O
                         net (fo=1, routed)           0.000    12.026    GEN_TOP_CONV/data[38]_i_1_n_0
    SLICE_X2Y85          FDRE                                         r  GEN_TOP_CONV/data_reg[38]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  top_clk (IN)
                         net (fo=0)                   0.000    10.000    top_clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  top_clk_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    top_clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  top_clk_IBUF_BUFG_inst/O
                         net (fo=129, routed)         1.600    15.023    GEN_TOP_CONV/top_clk_IBUF_BUFG
    SLICE_X2Y85          FDRE                                         r  GEN_TOP_CONV/data_reg[38]/C
                         clock pessimism              0.259    15.282    
                         clock uncertainty           -0.035    15.246    
    SLICE_X2Y85          FDRE (Setup_fdre_C_D)        0.077    15.323    GEN_TOP_CONV/data_reg[38]
  -------------------------------------------------------------------
                         required time                         15.323    
                         arrival time                         -12.026    
  -------------------------------------------------------------------
                         slack                                  3.297    

Slack (MET) :             3.390ns  (required time - arrival time)
  Source:                 GEN_TOP_CONV/a_data_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            GEN_TOP_CONV/data_reg[43]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        6.635ns  (logic 2.115ns (31.876%)  route 4.520ns (68.124%))
  Logic Levels:           6  (LUT2=1 LUT4=2 LUT5=1 LUT6=2)
  Clock Path Skew:        0.031ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.022ns = ( 15.022 - 10.000 ) 
    Source Clock Delay      (SCD):    5.250ns
    Clock Pessimism Removal (CPR):    0.259ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  top_clk (IN)
                         net (fo=0)                   0.000     0.000    top_clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  top_clk_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    top_clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  top_clk_IBUF_BUFG_inst/O
                         net (fo=129, routed)         1.647     5.250    GEN_TOP_CONV/top_clk_IBUF_BUFG
    SLICE_X11Y93         FDRE                                         r  GEN_TOP_CONV/a_data_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X11Y93         FDRE (Prop_fdre_C_Q)         0.456     5.706 r  GEN_TOP_CONV/a_data_reg[5]/Q
                         net (fo=1, routed)           0.656     6.362    GEN_TOP_CONV/a_data_reg_n_0_[5]
    SLICE_X11Y93         LUT4 (Prop_lut4_I0_O)        0.152     6.514 f  GEN_TOP_CONV/state_index[6]_i_14/O
                         net (fo=5, routed)           0.614     7.128    GEN_TOP_CONV/state_index[6]_i_14_n_0
    SLICE_X11Y92         LUT6 (Prop_lut6_I0_O)        0.326     7.454 r  GEN_TOP_CONV/state_index[6]_i_9/O
                         net (fo=4, routed)           0.677     8.131    GEN_TOP_CONV/state_index[6]_i_9_n_0
    SLICE_X11Y92         LUT2 (Prop_lut2_I1_O)        0.152     8.283 r  GEN_TOP_CONV/state_index[6]_i_6/O
                         net (fo=13, routed)          0.999     9.282    GEN_TOP_CONV/output_hex[1]
    SLICE_X10Y90         LUT5 (Prop_lut5_I3_O)        0.354     9.636 r  GEN_TOP_CONV/state_index[6]_i_1/O
                         net (fo=10, routed)          0.584    10.220    GEN_TOP_CONV/state_index
    SLICE_X11Y88         LUT4 (Prop_lut4_I3_O)        0.343    10.563 r  GEN_TOP_CONV/data[49]_i_5/O
                         net (fo=18, routed)          0.990    11.553    GEN_TOP_CONV/data[49]_i_5_n_0
    SLICE_X3Y84          LUT6 (Prop_lut6_I3_O)        0.332    11.885 r  GEN_TOP_CONV/data[43]_i_1/O
                         net (fo=1, routed)           0.000    11.885    GEN_TOP_CONV/data[43]_i_1_n_0
    SLICE_X3Y84          FDRE                                         r  GEN_TOP_CONV/data_reg[43]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  top_clk (IN)
                         net (fo=0)                   0.000    10.000    top_clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  top_clk_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    top_clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  top_clk_IBUF_BUFG_inst/O
                         net (fo=129, routed)         1.599    15.022    GEN_TOP_CONV/top_clk_IBUF_BUFG
    SLICE_X3Y84          FDRE                                         r  GEN_TOP_CONV/data_reg[43]/C
                         clock pessimism              0.259    15.281    
                         clock uncertainty           -0.035    15.245    
    SLICE_X3Y84          FDRE (Setup_fdre_C_D)        0.029    15.274    GEN_TOP_CONV/data_reg[43]
  -------------------------------------------------------------------
                         required time                         15.274    
                         arrival time                         -11.885    
  -------------------------------------------------------------------
                         slack                                  3.390    

Slack (MET) :             3.399ns  (required time - arrival time)
  Source:                 GEN_TOP_CONV/a_data_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            GEN_TOP_CONV/data_reg[52]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        6.623ns  (logic 2.108ns (31.827%)  route 4.515ns (68.173%))
  Logic Levels:           6  (LUT2=1 LUT4=2 LUT5=1 LUT6=2)
  Clock Path Skew:        0.029ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.020ns = ( 15.020 - 10.000 ) 
    Source Clock Delay      (SCD):    5.250ns
    Clock Pessimism Removal (CPR):    0.259ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  top_clk (IN)
                         net (fo=0)                   0.000     0.000    top_clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  top_clk_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    top_clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  top_clk_IBUF_BUFG_inst/O
                         net (fo=129, routed)         1.647     5.250    GEN_TOP_CONV/top_clk_IBUF_BUFG
    SLICE_X11Y93         FDRE                                         r  GEN_TOP_CONV/a_data_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X11Y93         FDRE (Prop_fdre_C_Q)         0.456     5.706 r  GEN_TOP_CONV/a_data_reg[5]/Q
                         net (fo=1, routed)           0.656     6.362    GEN_TOP_CONV/a_data_reg_n_0_[5]
    SLICE_X11Y93         LUT4 (Prop_lut4_I0_O)        0.152     6.514 f  GEN_TOP_CONV/state_index[6]_i_14/O
                         net (fo=5, routed)           0.614     7.128    GEN_TOP_CONV/state_index[6]_i_14_n_0
    SLICE_X11Y92         LUT6 (Prop_lut6_I0_O)        0.326     7.454 r  GEN_TOP_CONV/state_index[6]_i_9/O
                         net (fo=4, routed)           0.677     8.131    GEN_TOP_CONV/state_index[6]_i_9_n_0
    SLICE_X11Y92         LUT2 (Prop_lut2_I1_O)        0.152     8.283 r  GEN_TOP_CONV/state_index[6]_i_6/O
                         net (fo=13, routed)          0.999     9.282    GEN_TOP_CONV/output_hex[1]
    SLICE_X10Y90         LUT5 (Prop_lut5_I3_O)        0.354     9.636 r  GEN_TOP_CONV/state_index[6]_i_1/O
                         net (fo=10, routed)          0.580    10.216    GEN_TOP_CONV/state_index
    SLICE_X11Y88         LUT4 (Prop_lut4_I3_O)        0.342    10.558 r  GEN_TOP_CONV/data[63]_i_3/O
                         net (fo=16, routed)          0.989    11.547    GEN_TOP_CONV/data[63]_i_3_n_0
    SLICE_X7Y84          LUT6 (Prop_lut6_I4_O)        0.326    11.873 r  GEN_TOP_CONV/data[52]_i_1/O
                         net (fo=1, routed)           0.000    11.873    GEN_TOP_CONV/data[52]_i_1_n_0
    SLICE_X7Y84          FDRE                                         r  GEN_TOP_CONV/data_reg[52]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  top_clk (IN)
                         net (fo=0)                   0.000    10.000    top_clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  top_clk_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    top_clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  top_clk_IBUF_BUFG_inst/O
                         net (fo=129, routed)         1.597    15.020    GEN_TOP_CONV/top_clk_IBUF_BUFG
    SLICE_X7Y84          FDRE                                         r  GEN_TOP_CONV/data_reg[52]/C
                         clock pessimism              0.259    15.279    
                         clock uncertainty           -0.035    15.243    
    SLICE_X7Y84          FDRE (Setup_fdre_C_D)        0.029    15.272    GEN_TOP_CONV/data_reg[52]
  -------------------------------------------------------------------
                         required time                         15.272    
                         arrival time                         -11.873    
  -------------------------------------------------------------------
                         slack                                  3.399    

Slack (MET) :             3.403ns  (required time - arrival time)
  Source:                 GEN_TOP_CONV/a_data_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            GEN_TOP_CONV/data_reg[39]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        6.623ns  (logic 2.115ns (31.936%)  route 4.508ns (68.064%))
  Logic Levels:           6  (LUT2=1 LUT4=2 LUT5=1 LUT6=2)
  Clock Path Skew:        0.032ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.023ns = ( 15.023 - 10.000 ) 
    Source Clock Delay      (SCD):    5.250ns
    Clock Pessimism Removal (CPR):    0.259ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  top_clk (IN)
                         net (fo=0)                   0.000     0.000    top_clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  top_clk_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    top_clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  top_clk_IBUF_BUFG_inst/O
                         net (fo=129, routed)         1.647     5.250    GEN_TOP_CONV/top_clk_IBUF_BUFG
    SLICE_X11Y93         FDRE                                         r  GEN_TOP_CONV/a_data_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X11Y93         FDRE (Prop_fdre_C_Q)         0.456     5.706 r  GEN_TOP_CONV/a_data_reg[5]/Q
                         net (fo=1, routed)           0.656     6.362    GEN_TOP_CONV/a_data_reg_n_0_[5]
    SLICE_X11Y93         LUT4 (Prop_lut4_I0_O)        0.152     6.514 f  GEN_TOP_CONV/state_index[6]_i_14/O
                         net (fo=5, routed)           0.614     7.128    GEN_TOP_CONV/state_index[6]_i_14_n_0
    SLICE_X11Y92         LUT6 (Prop_lut6_I0_O)        0.326     7.454 r  GEN_TOP_CONV/state_index[6]_i_9/O
                         net (fo=4, routed)           0.677     8.131    GEN_TOP_CONV/state_index[6]_i_9_n_0
    SLICE_X11Y92         LUT2 (Prop_lut2_I1_O)        0.152     8.283 r  GEN_TOP_CONV/state_index[6]_i_6/O
                         net (fo=13, routed)          0.999     9.282    GEN_TOP_CONV/output_hex[1]
    SLICE_X10Y90         LUT5 (Prop_lut5_I3_O)        0.354     9.636 r  GEN_TOP_CONV/state_index[6]_i_1/O
                         net (fo=10, routed)          0.584    10.220    GEN_TOP_CONV/state_index
    SLICE_X11Y88         LUT4 (Prop_lut4_I3_O)        0.343    10.563 r  GEN_TOP_CONV/data[49]_i_5/O
                         net (fo=18, routed)          0.977    11.540    GEN_TOP_CONV/data[49]_i_5_n_0
    SLICE_X1Y85          LUT6 (Prop_lut6_I3_O)        0.332    11.872 r  GEN_TOP_CONV/data[39]_i_1/O
                         net (fo=1, routed)           0.000    11.872    GEN_TOP_CONV/data[39]_i_1_n_0
    SLICE_X1Y85          FDRE                                         r  GEN_TOP_CONV/data_reg[39]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  top_clk (IN)
                         net (fo=0)                   0.000    10.000    top_clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  top_clk_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    top_clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  top_clk_IBUF_BUFG_inst/O
                         net (fo=129, routed)         1.600    15.023    GEN_TOP_CONV/top_clk_IBUF_BUFG
    SLICE_X1Y85          FDRE                                         r  GEN_TOP_CONV/data_reg[39]/C
                         clock pessimism              0.259    15.282    
                         clock uncertainty           -0.035    15.246    
    SLICE_X1Y85          FDRE (Setup_fdre_C_D)        0.029    15.275    GEN_TOP_CONV/data_reg[39]
  -------------------------------------------------------------------
                         required time                         15.275    
                         arrival time                         -11.872    
  -------------------------------------------------------------------
                         slack                                  3.403    

Slack (MET) :             3.405ns  (required time - arrival time)
  Source:                 GEN_TOP_CONV/a_data_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            GEN_TOP_CONV/data_reg[33]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        6.561ns  (logic 2.115ns (32.236%)  route 4.446ns (67.763%))
  Logic Levels:           6  (LUT2=1 LUT4=2 LUT5=1 LUT6=2)
  Clock Path Skew:        -0.030ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.945ns = ( 14.945 - 10.000 ) 
    Source Clock Delay      (SCD):    5.250ns
    Clock Pessimism Removal (CPR):    0.275ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  top_clk (IN)
                         net (fo=0)                   0.000     0.000    top_clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  top_clk_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    top_clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  top_clk_IBUF_BUFG_inst/O
                         net (fo=129, routed)         1.647     5.250    GEN_TOP_CONV/top_clk_IBUF_BUFG
    SLICE_X11Y93         FDRE                                         r  GEN_TOP_CONV/a_data_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X11Y93         FDRE (Prop_fdre_C_Q)         0.456     5.706 r  GEN_TOP_CONV/a_data_reg[5]/Q
                         net (fo=1, routed)           0.656     6.362    GEN_TOP_CONV/a_data_reg_n_0_[5]
    SLICE_X11Y93         LUT4 (Prop_lut4_I0_O)        0.152     6.514 f  GEN_TOP_CONV/state_index[6]_i_14/O
                         net (fo=5, routed)           0.614     7.128    GEN_TOP_CONV/state_index[6]_i_14_n_0
    SLICE_X11Y92         LUT6 (Prop_lut6_I0_O)        0.326     7.454 r  GEN_TOP_CONV/state_index[6]_i_9/O
                         net (fo=4, routed)           0.677     8.131    GEN_TOP_CONV/state_index[6]_i_9_n_0
    SLICE_X11Y92         LUT2 (Prop_lut2_I1_O)        0.152     8.283 r  GEN_TOP_CONV/state_index[6]_i_6/O
                         net (fo=13, routed)          0.999     9.282    GEN_TOP_CONV/output_hex[1]
    SLICE_X10Y90         LUT5 (Prop_lut5_I3_O)        0.354     9.636 r  GEN_TOP_CONV/state_index[6]_i_1/O
                         net (fo=10, routed)          0.584    10.220    GEN_TOP_CONV/state_index
    SLICE_X11Y88         LUT4 (Prop_lut4_I3_O)        0.343    10.563 r  GEN_TOP_CONV/data[49]_i_5/O
                         net (fo=18, routed)          0.916    11.479    GEN_TOP_CONV/data[49]_i_5_n_0
    SLICE_X11Y85         LUT6 (Prop_lut6_I2_O)        0.332    11.811 r  GEN_TOP_CONV/data[33]_i_1/O
                         net (fo=1, routed)           0.000    11.811    GEN_TOP_CONV/data[33]_i_1_n_0
    SLICE_X11Y85         FDRE                                         r  GEN_TOP_CONV/data_reg[33]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  top_clk (IN)
                         net (fo=0)                   0.000    10.000    top_clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  top_clk_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    top_clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  top_clk_IBUF_BUFG_inst/O
                         net (fo=129, routed)         1.522    14.945    GEN_TOP_CONV/top_clk_IBUF_BUFG
    SLICE_X11Y85         FDRE                                         r  GEN_TOP_CONV/data_reg[33]/C
                         clock pessimism              0.275    15.220    
                         clock uncertainty           -0.035    15.184    
    SLICE_X11Y85         FDRE (Setup_fdre_C_D)        0.031    15.215    GEN_TOP_CONV/data_reg[33]
  -------------------------------------------------------------------
                         required time                         15.215    
                         arrival time                         -11.811    
  -------------------------------------------------------------------
                         slack                                  3.405    

Slack (MET) :             3.407ns  (required time - arrival time)
  Source:                 GEN_TOP_CONV/a_data_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            GEN_TOP_CONV/data_reg[32]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        6.557ns  (logic 2.115ns (32.256%)  route 4.442ns (67.744%))
  Logic Levels:           6  (LUT2=1 LUT4=2 LUT5=1 LUT6=2)
  Clock Path Skew:        -0.030ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.945ns = ( 14.945 - 10.000 ) 
    Source Clock Delay      (SCD):    5.250ns
    Clock Pessimism Removal (CPR):    0.275ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  top_clk (IN)
                         net (fo=0)                   0.000     0.000    top_clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  top_clk_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    top_clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  top_clk_IBUF_BUFG_inst/O
                         net (fo=129, routed)         1.647     5.250    GEN_TOP_CONV/top_clk_IBUF_BUFG
    SLICE_X11Y93         FDRE                                         r  GEN_TOP_CONV/a_data_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X11Y93         FDRE (Prop_fdre_C_Q)         0.456     5.706 r  GEN_TOP_CONV/a_data_reg[5]/Q
                         net (fo=1, routed)           0.656     6.362    GEN_TOP_CONV/a_data_reg_n_0_[5]
    SLICE_X11Y93         LUT4 (Prop_lut4_I0_O)        0.152     6.514 f  GEN_TOP_CONV/state_index[6]_i_14/O
                         net (fo=5, routed)           0.614     7.128    GEN_TOP_CONV/state_index[6]_i_14_n_0
    SLICE_X11Y92         LUT6 (Prop_lut6_I0_O)        0.326     7.454 r  GEN_TOP_CONV/state_index[6]_i_9/O
                         net (fo=4, routed)           0.677     8.131    GEN_TOP_CONV/state_index[6]_i_9_n_0
    SLICE_X11Y92         LUT2 (Prop_lut2_I1_O)        0.152     8.283 r  GEN_TOP_CONV/state_index[6]_i_6/O
                         net (fo=13, routed)          0.999     9.282    GEN_TOP_CONV/output_hex[1]
    SLICE_X10Y90         LUT5 (Prop_lut5_I3_O)        0.354     9.636 r  GEN_TOP_CONV/state_index[6]_i_1/O
                         net (fo=10, routed)          0.584    10.220    GEN_TOP_CONV/state_index
    SLICE_X11Y88         LUT4 (Prop_lut4_I3_O)        0.343    10.563 r  GEN_TOP_CONV/data[49]_i_5/O
                         net (fo=18, routed)          0.912    11.475    GEN_TOP_CONV/data[49]_i_5_n_0
    SLICE_X11Y85         LUT6 (Prop_lut6_I2_O)        0.332    11.807 r  GEN_TOP_CONV/data[32]_i_1/O
                         net (fo=1, routed)           0.000    11.807    GEN_TOP_CONV/data[32]_i_1_n_0
    SLICE_X11Y85         FDRE                                         r  GEN_TOP_CONV/data_reg[32]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  top_clk (IN)
                         net (fo=0)                   0.000    10.000    top_clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  top_clk_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    top_clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  top_clk_IBUF_BUFG_inst/O
                         net (fo=129, routed)         1.522    14.945    GEN_TOP_CONV/top_clk_IBUF_BUFG
    SLICE_X11Y85         FDRE                                         r  GEN_TOP_CONV/data_reg[32]/C
                         clock pessimism              0.275    15.220    
                         clock uncertainty           -0.035    15.184    
    SLICE_X11Y85         FDRE (Setup_fdre_C_D)        0.029    15.213    GEN_TOP_CONV/data_reg[32]
  -------------------------------------------------------------------
                         required time                         15.213    
                         arrival time                         -11.807    
  -------------------------------------------------------------------
                         slack                                  3.407    

Slack (MET) :             3.418ns  (required time - arrival time)
  Source:                 GEN_TOP_CONV/a_data_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            GEN_TOP_CONV/data_reg[42]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        6.605ns  (logic 2.115ns (32.021%)  route 4.490ns (67.979%))
  Logic Levels:           6  (LUT2=1 LUT4=2 LUT5=1 LUT6=2)
  Clock Path Skew:        0.029ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.020ns = ( 15.020 - 10.000 ) 
    Source Clock Delay      (SCD):    5.250ns
    Clock Pessimism Removal (CPR):    0.259ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  top_clk (IN)
                         net (fo=0)                   0.000     0.000    top_clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  top_clk_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    top_clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  top_clk_IBUF_BUFG_inst/O
                         net (fo=129, routed)         1.647     5.250    GEN_TOP_CONV/top_clk_IBUF_BUFG
    SLICE_X11Y93         FDRE                                         r  GEN_TOP_CONV/a_data_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X11Y93         FDRE (Prop_fdre_C_Q)         0.456     5.706 r  GEN_TOP_CONV/a_data_reg[5]/Q
                         net (fo=1, routed)           0.656     6.362    GEN_TOP_CONV/a_data_reg_n_0_[5]
    SLICE_X11Y93         LUT4 (Prop_lut4_I0_O)        0.152     6.514 f  GEN_TOP_CONV/state_index[6]_i_14/O
                         net (fo=5, routed)           0.614     7.128    GEN_TOP_CONV/state_index[6]_i_14_n_0
    SLICE_X11Y92         LUT6 (Prop_lut6_I0_O)        0.326     7.454 r  GEN_TOP_CONV/state_index[6]_i_9/O
                         net (fo=4, routed)           0.677     8.131    GEN_TOP_CONV/state_index[6]_i_9_n_0
    SLICE_X11Y92         LUT2 (Prop_lut2_I1_O)        0.152     8.283 r  GEN_TOP_CONV/state_index[6]_i_6/O
                         net (fo=13, routed)          0.999     9.282    GEN_TOP_CONV/output_hex[1]
    SLICE_X10Y90         LUT5 (Prop_lut5_I3_O)        0.354     9.636 r  GEN_TOP_CONV/state_index[6]_i_1/O
                         net (fo=10, routed)          0.584    10.220    GEN_TOP_CONV/state_index
    SLICE_X11Y88         LUT4 (Prop_lut4_I3_O)        0.343    10.563 r  GEN_TOP_CONV/data[49]_i_5/O
                         net (fo=18, routed)          0.960    11.523    GEN_TOP_CONV/data[49]_i_5_n_0
    SLICE_X4Y84          LUT6 (Prop_lut6_I3_O)        0.332    11.855 r  GEN_TOP_CONV/data[42]_i_1/O
                         net (fo=1, routed)           0.000    11.855    GEN_TOP_CONV/data[42]_i_1_n_0
    SLICE_X4Y84          FDRE                                         r  GEN_TOP_CONV/data_reg[42]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  top_clk (IN)
                         net (fo=0)                   0.000    10.000    top_clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  top_clk_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    top_clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  top_clk_IBUF_BUFG_inst/O
                         net (fo=129, routed)         1.597    15.020    GEN_TOP_CONV/top_clk_IBUF_BUFG
    SLICE_X4Y84          FDRE                                         r  GEN_TOP_CONV/data_reg[42]/C
                         clock pessimism              0.259    15.279    
                         clock uncertainty           -0.035    15.243    
    SLICE_X4Y84          FDRE (Setup_fdre_C_D)        0.029    15.272    GEN_TOP_CONV/data_reg[42]
  -------------------------------------------------------------------
                         required time                         15.272    
                         arrival time                         -11.855    
  -------------------------------------------------------------------
                         slack                                  3.418    

Slack (MET) :             3.421ns  (required time - arrival time)
  Source:                 GEN_TOP_CONV/a_data_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            GEN_TOP_CONV/data_reg[54]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        6.604ns  (logic 2.108ns (31.921%)  route 4.496ns (68.079%))
  Logic Levels:           6  (LUT2=1 LUT4=2 LUT5=1 LUT6=2)
  Clock Path Skew:        0.029ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.020ns = ( 15.020 - 10.000 ) 
    Source Clock Delay      (SCD):    5.250ns
    Clock Pessimism Removal (CPR):    0.259ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  top_clk (IN)
                         net (fo=0)                   0.000     0.000    top_clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  top_clk_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    top_clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  top_clk_IBUF_BUFG_inst/O
                         net (fo=129, routed)         1.647     5.250    GEN_TOP_CONV/top_clk_IBUF_BUFG
    SLICE_X11Y93         FDRE                                         r  GEN_TOP_CONV/a_data_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X11Y93         FDRE (Prop_fdre_C_Q)         0.456     5.706 r  GEN_TOP_CONV/a_data_reg[5]/Q
                         net (fo=1, routed)           0.656     6.362    GEN_TOP_CONV/a_data_reg_n_0_[5]
    SLICE_X11Y93         LUT4 (Prop_lut4_I0_O)        0.152     6.514 f  GEN_TOP_CONV/state_index[6]_i_14/O
                         net (fo=5, routed)           0.614     7.128    GEN_TOP_CONV/state_index[6]_i_14_n_0
    SLICE_X11Y92         LUT6 (Prop_lut6_I0_O)        0.326     7.454 r  GEN_TOP_CONV/state_index[6]_i_9/O
                         net (fo=4, routed)           0.677     8.131    GEN_TOP_CONV/state_index[6]_i_9_n_0
    SLICE_X11Y92         LUT2 (Prop_lut2_I1_O)        0.152     8.283 r  GEN_TOP_CONV/state_index[6]_i_6/O
                         net (fo=13, routed)          0.999     9.282    GEN_TOP_CONV/output_hex[1]
    SLICE_X10Y90         LUT5 (Prop_lut5_I3_O)        0.354     9.636 r  GEN_TOP_CONV/state_index[6]_i_1/O
                         net (fo=10, routed)          0.580    10.216    GEN_TOP_CONV/state_index
    SLICE_X11Y88         LUT4 (Prop_lut4_I3_O)        0.342    10.558 r  GEN_TOP_CONV/data[63]_i_3/O
                         net (fo=16, routed)          0.969    11.527    GEN_TOP_CONV/data[63]_i_3_n_0
    SLICE_X7Y84          LUT6 (Prop_lut6_I3_O)        0.326    11.853 r  GEN_TOP_CONV/data[54]_i_1/O
                         net (fo=1, routed)           0.000    11.853    GEN_TOP_CONV/data[54]_i_1_n_0
    SLICE_X7Y84          FDRE                                         r  GEN_TOP_CONV/data_reg[54]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  top_clk (IN)
                         net (fo=0)                   0.000    10.000    top_clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  top_clk_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    top_clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  top_clk_IBUF_BUFG_inst/O
                         net (fo=129, routed)         1.597    15.020    GEN_TOP_CONV/top_clk_IBUF_BUFG
    SLICE_X7Y84          FDRE                                         r  GEN_TOP_CONV/data_reg[54]/C
                         clock pessimism              0.259    15.279    
                         clock uncertainty           -0.035    15.243    
    SLICE_X7Y84          FDRE (Setup_fdre_C_D)        0.031    15.274    GEN_TOP_CONV/data_reg[54]
  -------------------------------------------------------------------
                         required time                         15.274    
                         arrival time                         -11.853    
  -------------------------------------------------------------------
                         slack                                  3.421    

Slack (MET) :             3.433ns  (required time - arrival time)
  Source:                 GEN_TOP_CONV/a_data_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            GEN_TOP_CONV/data_reg[37]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        6.638ns  (logic 2.115ns (31.861%)  route 4.523ns (68.139%))
  Logic Levels:           6  (LUT2=1 LUT4=2 LUT5=1 LUT6=2)
  Clock Path Skew:        0.030ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.021ns = ( 15.021 - 10.000 ) 
    Source Clock Delay      (SCD):    5.250ns
    Clock Pessimism Removal (CPR):    0.259ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  top_clk (IN)
                         net (fo=0)                   0.000     0.000    top_clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  top_clk_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    top_clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  top_clk_IBUF_BUFG_inst/O
                         net (fo=129, routed)         1.647     5.250    GEN_TOP_CONV/top_clk_IBUF_BUFG
    SLICE_X11Y93         FDRE                                         r  GEN_TOP_CONV/a_data_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X11Y93         FDRE (Prop_fdre_C_Q)         0.456     5.706 r  GEN_TOP_CONV/a_data_reg[5]/Q
                         net (fo=1, routed)           0.656     6.362    GEN_TOP_CONV/a_data_reg_n_0_[5]
    SLICE_X11Y93         LUT4 (Prop_lut4_I0_O)        0.152     6.514 f  GEN_TOP_CONV/state_index[6]_i_14/O
                         net (fo=5, routed)           0.614     7.128    GEN_TOP_CONV/state_index[6]_i_14_n_0
    SLICE_X11Y92         LUT6 (Prop_lut6_I0_O)        0.326     7.454 r  GEN_TOP_CONV/state_index[6]_i_9/O
                         net (fo=4, routed)           0.677     8.131    GEN_TOP_CONV/state_index[6]_i_9_n_0
    SLICE_X11Y92         LUT2 (Prop_lut2_I1_O)        0.152     8.283 r  GEN_TOP_CONV/state_index[6]_i_6/O
                         net (fo=13, routed)          0.999     9.282    GEN_TOP_CONV/output_hex[1]
    SLICE_X10Y90         LUT5 (Prop_lut5_I3_O)        0.354     9.636 r  GEN_TOP_CONV/state_index[6]_i_1/O
                         net (fo=10, routed)          0.584    10.220    GEN_TOP_CONV/state_index
    SLICE_X11Y88         LUT4 (Prop_lut4_I3_O)        0.343    10.563 r  GEN_TOP_CONV/data[49]_i_5/O
                         net (fo=18, routed)          0.993    11.556    GEN_TOP_CONV/data[49]_i_5_n_0
    SLICE_X2Y83          LUT6 (Prop_lut6_I4_O)        0.332    11.888 r  GEN_TOP_CONV/data[37]_i_1/O
                         net (fo=1, routed)           0.000    11.888    GEN_TOP_CONV/data[37]_i_1_n_0
    SLICE_X2Y83          FDRE                                         r  GEN_TOP_CONV/data_reg[37]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  top_clk (IN)
                         net (fo=0)                   0.000    10.000    top_clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  top_clk_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    top_clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  top_clk_IBUF_BUFG_inst/O
                         net (fo=129, routed)         1.598    15.021    GEN_TOP_CONV/top_clk_IBUF_BUFG
    SLICE_X2Y83          FDRE                                         r  GEN_TOP_CONV/data_reg[37]/C
                         clock pessimism              0.259    15.280    
                         clock uncertainty           -0.035    15.244    
    SLICE_X2Y83          FDRE (Setup_fdre_C_D)        0.077    15.321    GEN_TOP_CONV/data_reg[37]
  -------------------------------------------------------------------
                         required time                         15.321    
                         arrival time                         -11.888    
  -------------------------------------------------------------------
                         slack                                  3.433    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.176ns  (arrival time - required time)
  Source:                 GEN_TOP_CONV/BYTE_RX/r_RX_Byte_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            GEN_TOP_CONV/a_data_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.262ns  (logic 0.141ns (53.794%)  route 0.121ns (46.206%))
  Logic Levels:           0  
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.011ns
    Source Clock Delay      (SCD):    1.494ns
    Clock Pessimism Removal (CPR):    0.500ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  top_clk (IN)
                         net (fo=0)                   0.000     0.000    top_clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  top_clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    top_clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  top_clk_IBUF_BUFG_inst/O
                         net (fo=129, routed)         0.575     1.494    GEN_TOP_CONV/BYTE_RX/top_clk_IBUF_BUFG
    SLICE_X9Y94          FDRE                                         r  GEN_TOP_CONV/BYTE_RX/r_RX_Byte_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y94          FDRE (Prop_fdre_C_Q)         0.141     1.635 r  GEN_TOP_CONV/BYTE_RX/r_RX_Byte_reg[1]/Q
                         net (fo=2, routed)           0.121     1.756    GEN_TOP_CONV/o_RX_Byte[1]
    SLICE_X9Y93          FDRE                                         r  GEN_TOP_CONV/a_data_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  top_clk (IN)
                         net (fo=0)                   0.000     0.000    top_clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  top_clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    top_clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  top_clk_IBUF_BUFG_inst/O
                         net (fo=129, routed)         0.846     2.011    GEN_TOP_CONV/top_clk_IBUF_BUFG
    SLICE_X9Y93          FDRE                                         r  GEN_TOP_CONV/a_data_reg[1]/C
                         clock pessimism             -0.500     1.510    
    SLICE_X9Y93          FDRE (Hold_fdre_C_D)         0.070     1.580    GEN_TOP_CONV/a_data_reg[1]
  -------------------------------------------------------------------
                         required time                         -1.580    
                         arrival time                           1.756    
  -------------------------------------------------------------------
                         slack                                  0.176    

Slack (MET) :             0.176ns  (arrival time - required time)
  Source:                 GEN_TOP_CONV/BYTE_RX/r_RX_Byte_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            GEN_TOP_CONV/a_data_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.262ns  (logic 0.141ns (53.794%)  route 0.121ns (46.206%))
  Logic Levels:           0  
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.011ns
    Source Clock Delay      (SCD):    1.494ns
    Clock Pessimism Removal (CPR):    0.500ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  top_clk (IN)
                         net (fo=0)                   0.000     0.000    top_clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  top_clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    top_clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  top_clk_IBUF_BUFG_inst/O
                         net (fo=129, routed)         0.575     1.494    GEN_TOP_CONV/BYTE_RX/top_clk_IBUF_BUFG
    SLICE_X9Y94          FDRE                                         r  GEN_TOP_CONV/BYTE_RX/r_RX_Byte_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y94          FDRE (Prop_fdre_C_Q)         0.141     1.635 r  GEN_TOP_CONV/BYTE_RX/r_RX_Byte_reg[3]/Q
                         net (fo=2, routed)           0.121     1.756    GEN_TOP_CONV/o_RX_Byte[3]
    SLICE_X9Y93          FDRE                                         r  GEN_TOP_CONV/a_data_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  top_clk (IN)
                         net (fo=0)                   0.000     0.000    top_clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  top_clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    top_clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  top_clk_IBUF_BUFG_inst/O
                         net (fo=129, routed)         0.846     2.011    GEN_TOP_CONV/top_clk_IBUF_BUFG
    SLICE_X9Y93          FDRE                                         r  GEN_TOP_CONV/a_data_reg[3]/C
                         clock pessimism             -0.500     1.510    
    SLICE_X9Y93          FDRE (Hold_fdre_C_D)         0.070     1.580    GEN_TOP_CONV/a_data_reg[3]
  -------------------------------------------------------------------
                         required time                         -1.580    
                         arrival time                           1.756    
  -------------------------------------------------------------------
                         slack                                  0.176    

Slack (MET) :             0.180ns  (arrival time - required time)
  Source:                 GEN_TOP_CONV/BYTE_RX/r_RX_Byte_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            GEN_TOP_CONV/a_data_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.262ns  (logic 0.141ns (53.794%)  route 0.121ns (46.206%))
  Logic Levels:           0  
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.011ns
    Source Clock Delay      (SCD):    1.494ns
    Clock Pessimism Removal (CPR):    0.500ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  top_clk (IN)
                         net (fo=0)                   0.000     0.000    top_clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  top_clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    top_clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  top_clk_IBUF_BUFG_inst/O
                         net (fo=129, routed)         0.575     1.494    GEN_TOP_CONV/BYTE_RX/top_clk_IBUF_BUFG
    SLICE_X9Y94          FDRE                                         r  GEN_TOP_CONV/BYTE_RX/r_RX_Byte_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y94          FDRE (Prop_fdre_C_Q)         0.141     1.635 r  GEN_TOP_CONV/BYTE_RX/r_RX_Byte_reg[2]/Q
                         net (fo=2, routed)           0.121     1.756    GEN_TOP_CONV/o_RX_Byte[2]
    SLICE_X9Y93          FDRE                                         r  GEN_TOP_CONV/a_data_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  top_clk (IN)
                         net (fo=0)                   0.000     0.000    top_clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  top_clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    top_clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  top_clk_IBUF_BUFG_inst/O
                         net (fo=129, routed)         0.846     2.011    GEN_TOP_CONV/top_clk_IBUF_BUFG
    SLICE_X9Y93          FDRE                                         r  GEN_TOP_CONV/a_data_reg[2]/C
                         clock pessimism             -0.500     1.510    
    SLICE_X9Y93          FDRE (Hold_fdre_C_D)         0.066     1.576    GEN_TOP_CONV/a_data_reg[2]
  -------------------------------------------------------------------
                         required time                         -1.576    
                         arrival time                           1.756    
  -------------------------------------------------------------------
                         slack                                  0.180    

Slack (MET) :             0.197ns  (arrival time - required time)
  Source:                 GEN_TOP_CONV/BYTE_RX/r_RX_Byte_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            GEN_TOP_CONV/a_data_reg[7]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.285ns  (logic 0.164ns (57.522%)  route 0.121ns (42.478%))
  Logic Levels:           0  
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.011ns
    Source Clock Delay      (SCD):    1.494ns
    Clock Pessimism Removal (CPR):    0.500ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  top_clk (IN)
                         net (fo=0)                   0.000     0.000    top_clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  top_clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    top_clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  top_clk_IBUF_BUFG_inst/O
                         net (fo=129, routed)         0.575     1.494    GEN_TOP_CONV/BYTE_RX/top_clk_IBUF_BUFG
    SLICE_X10Y94         FDRE                                         r  GEN_TOP_CONV/BYTE_RX/r_RX_Byte_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X10Y94         FDRE (Prop_fdre_C_Q)         0.164     1.658 r  GEN_TOP_CONV/BYTE_RX/r_RX_Byte_reg[7]/Q
                         net (fo=2, routed)           0.121     1.779    GEN_TOP_CONV/o_RX_Byte[7]
    SLICE_X11Y93         FDRE                                         r  GEN_TOP_CONV/a_data_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  top_clk (IN)
                         net (fo=0)                   0.000     0.000    top_clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  top_clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    top_clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  top_clk_IBUF_BUFG_inst/O
                         net (fo=129, routed)         0.846     2.011    GEN_TOP_CONV/top_clk_IBUF_BUFG
    SLICE_X11Y93         FDRE                                         r  GEN_TOP_CONV/a_data_reg[7]/C
                         clock pessimism             -0.500     1.510    
    SLICE_X11Y93         FDRE (Hold_fdre_C_D)         0.072     1.582    GEN_TOP_CONV/a_data_reg[7]
  -------------------------------------------------------------------
                         required time                         -1.582    
                         arrival time                           1.779    
  -------------------------------------------------------------------
                         slack                                  0.197    

Slack (MET) :             0.199ns  (arrival time - required time)
  Source:                 GEN_TOP_CONV/BYTE_RX/r_RX_Byte_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            GEN_TOP_CONV/a_data_reg[6]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.285ns  (logic 0.164ns (57.522%)  route 0.121ns (42.478%))
  Logic Levels:           0  
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.011ns
    Source Clock Delay      (SCD):    1.494ns
    Clock Pessimism Removal (CPR):    0.500ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  top_clk (IN)
                         net (fo=0)                   0.000     0.000    top_clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  top_clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    top_clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  top_clk_IBUF_BUFG_inst/O
                         net (fo=129, routed)         0.575     1.494    GEN_TOP_CONV/BYTE_RX/top_clk_IBUF_BUFG
    SLICE_X10Y94         FDRE                                         r  GEN_TOP_CONV/BYTE_RX/r_RX_Byte_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X10Y94         FDRE (Prop_fdre_C_Q)         0.164     1.658 r  GEN_TOP_CONV/BYTE_RX/r_RX_Byte_reg[6]/Q
                         net (fo=2, routed)           0.121     1.779    GEN_TOP_CONV/o_RX_Byte[6]
    SLICE_X11Y93         FDRE                                         r  GEN_TOP_CONV/a_data_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  top_clk (IN)
                         net (fo=0)                   0.000     0.000    top_clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  top_clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    top_clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  top_clk_IBUF_BUFG_inst/O
                         net (fo=129, routed)         0.846     2.011    GEN_TOP_CONV/top_clk_IBUF_BUFG
    SLICE_X11Y93         FDRE                                         r  GEN_TOP_CONV/a_data_reg[6]/C
                         clock pessimism             -0.500     1.510    
    SLICE_X11Y93         FDRE (Hold_fdre_C_D)         0.070     1.580    GEN_TOP_CONV/a_data_reg[6]
  -------------------------------------------------------------------
                         required time                         -1.580    
                         arrival time                           1.779    
  -------------------------------------------------------------------
                         slack                                  0.199    

Slack (MET) :             0.203ns  (arrival time - required time)
  Source:                 GEN_TOP_CONV/BYTE_RX/r_RX_Byte_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            GEN_TOP_CONV/a_data_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.285ns  (logic 0.164ns (57.522%)  route 0.121ns (42.478%))
  Logic Levels:           0  
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.011ns
    Source Clock Delay      (SCD):    1.494ns
    Clock Pessimism Removal (CPR):    0.500ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  top_clk (IN)
                         net (fo=0)                   0.000     0.000    top_clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  top_clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    top_clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  top_clk_IBUF_BUFG_inst/O
                         net (fo=129, routed)         0.575     1.494    GEN_TOP_CONV/BYTE_RX/top_clk_IBUF_BUFG
    SLICE_X10Y94         FDRE                                         r  GEN_TOP_CONV/BYTE_RX/r_RX_Byte_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X10Y94         FDRE (Prop_fdre_C_Q)         0.164     1.658 r  GEN_TOP_CONV/BYTE_RX/r_RX_Byte_reg[5]/Q
                         net (fo=2, routed)           0.121     1.779    GEN_TOP_CONV/o_RX_Byte[5]
    SLICE_X11Y93         FDRE                                         r  GEN_TOP_CONV/a_data_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  top_clk (IN)
                         net (fo=0)                   0.000     0.000    top_clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  top_clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    top_clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  top_clk_IBUF_BUFG_inst/O
                         net (fo=129, routed)         0.846     2.011    GEN_TOP_CONV/top_clk_IBUF_BUFG
    SLICE_X11Y93         FDRE                                         r  GEN_TOP_CONV/a_data_reg[5]/C
                         clock pessimism             -0.500     1.510    
    SLICE_X11Y93         FDRE (Hold_fdre_C_D)         0.066     1.576    GEN_TOP_CONV/a_data_reg[5]
  -------------------------------------------------------------------
                         required time                         -1.576    
                         arrival time                           1.779    
  -------------------------------------------------------------------
                         slack                                  0.203    

Slack (MET) :             0.210ns  (arrival time - required time)
  Source:                 GEN_TOP_CONV/BYTE_RX/r_RX_Byte_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            GEN_TOP_CONV/a_data_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.285ns  (logic 0.164ns (57.522%)  route 0.121ns (42.478%))
  Logic Levels:           0  
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.011ns
    Source Clock Delay      (SCD):    1.494ns
    Clock Pessimism Removal (CPR):    0.500ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  top_clk (IN)
                         net (fo=0)                   0.000     0.000    top_clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  top_clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    top_clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  top_clk_IBUF_BUFG_inst/O
                         net (fo=129, routed)         0.575     1.494    GEN_TOP_CONV/BYTE_RX/top_clk_IBUF_BUFG
    SLICE_X10Y94         FDRE                                         r  GEN_TOP_CONV/BYTE_RX/r_RX_Byte_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X10Y94         FDRE (Prop_fdre_C_Q)         0.164     1.658 r  GEN_TOP_CONV/BYTE_RX/r_RX_Byte_reg[0]/Q
                         net (fo=2, routed)           0.121     1.779    GEN_TOP_CONV/o_RX_Byte[0]
    SLICE_X10Y93         FDRE                                         r  GEN_TOP_CONV/a_data_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  top_clk (IN)
                         net (fo=0)                   0.000     0.000    top_clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  top_clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    top_clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  top_clk_IBUF_BUFG_inst/O
                         net (fo=129, routed)         0.846     2.011    GEN_TOP_CONV/top_clk_IBUF_BUFG
    SLICE_X10Y93         FDRE                                         r  GEN_TOP_CONV/a_data_reg[0]/C
                         clock pessimism             -0.500     1.510    
    SLICE_X10Y93         FDRE (Hold_fdre_C_D)         0.059     1.569    GEN_TOP_CONV/a_data_reg[0]
  -------------------------------------------------------------------
                         required time                         -1.569    
                         arrival time                           1.779    
  -------------------------------------------------------------------
                         slack                                  0.210    

Slack (MET) :             0.222ns  (arrival time - required time)
  Source:                 GEN_TOP_CONV/BYTE_RX/r_RX_Byte_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            GEN_TOP_CONV/a_data_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.329ns  (logic 0.141ns (42.837%)  route 0.188ns (57.163%))
  Logic Levels:           0  
  Clock Path Skew:        0.037ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.011ns
    Source Clock Delay      (SCD):    1.494ns
    Clock Pessimism Removal (CPR):    0.479ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  top_clk (IN)
                         net (fo=0)                   0.000     0.000    top_clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  top_clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    top_clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  top_clk_IBUF_BUFG_inst/O
                         net (fo=129, routed)         0.575     1.494    GEN_TOP_CONV/BYTE_RX/top_clk_IBUF_BUFG
    SLICE_X9Y94          FDRE                                         r  GEN_TOP_CONV/BYTE_RX/r_RX_Byte_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y94          FDRE (Prop_fdre_C_Q)         0.141     1.635 r  GEN_TOP_CONV/BYTE_RX/r_RX_Byte_reg[4]/Q
                         net (fo=2, routed)           0.188     1.823    GEN_TOP_CONV/o_RX_Byte[4]
    SLICE_X11Y93         FDRE                                         r  GEN_TOP_CONV/a_data_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  top_clk (IN)
                         net (fo=0)                   0.000     0.000    top_clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  top_clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    top_clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  top_clk_IBUF_BUFG_inst/O
                         net (fo=129, routed)         0.846     2.011    GEN_TOP_CONV/top_clk_IBUF_BUFG
    SLICE_X11Y93         FDRE                                         r  GEN_TOP_CONV/a_data_reg[4]/C
                         clock pessimism             -0.479     1.531    
    SLICE_X11Y93         FDRE (Hold_fdre_C_D)         0.070     1.601    GEN_TOP_CONV/a_data_reg[4]
  -------------------------------------------------------------------
                         required time                         -1.601    
                         arrival time                           1.823    
  -------------------------------------------------------------------
                         slack                                  0.222    

Slack (MET) :             0.237ns  (arrival time - required time)
  Source:                 GEN_TOP_CONV/BYTE_RX/r_RX_Byte_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            GEN_TOP_CONV/BYTE_RX/r_RX_Byte_reg[7]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.358ns  (logic 0.209ns (58.341%)  route 0.149ns (41.659%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.011ns
    Source Clock Delay      (SCD):    1.494ns
    Clock Pessimism Removal (CPR):    0.516ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  top_clk (IN)
                         net (fo=0)                   0.000     0.000    top_clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  top_clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    top_clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  top_clk_IBUF_BUFG_inst/O
                         net (fo=129, routed)         0.575     1.494    GEN_TOP_CONV/BYTE_RX/top_clk_IBUF_BUFG
    SLICE_X10Y94         FDRE                                         r  GEN_TOP_CONV/BYTE_RX/r_RX_Byte_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X10Y94         FDRE (Prop_fdre_C_Q)         0.164     1.658 r  GEN_TOP_CONV/BYTE_RX/r_RX_Byte_reg[7]/Q
                         net (fo=2, routed)           0.149     1.808    GEN_TOP_CONV/BYTE_RX/D[7]
    SLICE_X10Y94         LUT6 (Prop_lut6_I5_O)        0.045     1.853 r  GEN_TOP_CONV/BYTE_RX/r_RX_Byte[7]_i_1/O
                         net (fo=1, routed)           0.000     1.853    GEN_TOP_CONV/BYTE_RX/r_RX_Byte[7]_i_1_n_0
    SLICE_X10Y94         FDRE                                         r  GEN_TOP_CONV/BYTE_RX/r_RX_Byte_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  top_clk (IN)
                         net (fo=0)                   0.000     0.000    top_clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  top_clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    top_clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  top_clk_IBUF_BUFG_inst/O
                         net (fo=129, routed)         0.846     2.011    GEN_TOP_CONV/BYTE_RX/top_clk_IBUF_BUFG
    SLICE_X10Y94         FDRE                                         r  GEN_TOP_CONV/BYTE_RX/r_RX_Byte_reg[7]/C
                         clock pessimism             -0.516     1.494    
    SLICE_X10Y94         FDRE (Hold_fdre_C_D)         0.121     1.615    GEN_TOP_CONV/BYTE_RX/r_RX_Byte_reg[7]
  -------------------------------------------------------------------
                         required time                         -1.615    
                         arrival time                           1.853    
  -------------------------------------------------------------------
                         slack                                  0.237    

Slack (MET) :             0.239ns  (arrival time - required time)
  Source:                 GEN_TOP_CONV/data_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            GEN_TOP_CONV/data_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.360ns  (logic 0.209ns (57.980%)  route 0.151ns (42.020%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.035ns
    Source Clock Delay      (SCD):    1.518ns
    Clock Pessimism Removal (CPR):    0.516ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  top_clk (IN)
                         net (fo=0)                   0.000     0.000    top_clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  top_clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    top_clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  top_clk_IBUF_BUFG_inst/O
                         net (fo=129, routed)         0.599     1.518    GEN_TOP_CONV/top_clk_IBUF_BUFG
    SLICE_X2Y83          FDRE                                         r  GEN_TOP_CONV/data_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y83          FDRE (Prop_fdre_C_Q)         0.164     1.682 r  GEN_TOP_CONV/data_reg[5]/Q
                         net (fo=10, routed)          0.151     1.834    GEN_TOP_CONV/data_reg[2]_0[53]
    SLICE_X2Y83          LUT6 (Prop_lut6_I5_O)        0.045     1.879 r  GEN_TOP_CONV/data[5]_i_1/O
                         net (fo=1, routed)           0.000     1.879    GEN_TOP_CONV/data[5]_i_1_n_0
    SLICE_X2Y83          FDRE                                         r  GEN_TOP_CONV/data_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  top_clk (IN)
                         net (fo=0)                   0.000     0.000    top_clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  top_clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    top_clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  top_clk_IBUF_BUFG_inst/O
                         net (fo=129, routed)         0.870     2.035    GEN_TOP_CONV/top_clk_IBUF_BUFG
    SLICE_X2Y83          FDRE                                         r  GEN_TOP_CONV/data_reg[5]/C
                         clock pessimism             -0.516     1.518    
    SLICE_X2Y83          FDRE (Hold_fdre_C_D)         0.121     1.639    GEN_TOP_CONV/data_reg[5]
  -------------------------------------------------------------------
                         required time                         -1.639    
                         arrival time                           1.879    
  -------------------------------------------------------------------
                         slack                                  0.239    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         sys_clk_pin
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { top_clk }

Check Type        Corner  Lib Pin           Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location        Pin
Min Period        n/a     BUFG/I            n/a            2.155         10.000      7.845      BUFGCTRL_X0Y16  top_clk_IBUF_BUFG_inst/I
Min Period        n/a     PLLE2_ADV/CLKIN1  n/a            1.249         10.000      8.751      PLLE2_ADV_X0Y0  GEN_VGA/CLK_GEN_PLL/inst/plle2_adv_inst/CLKIN1
Min Period        n/a     FDRE/C            n/a            1.000         10.000      9.000      SLICE_X0Y73     GEN_SS/v_count_reg[0]/C
Min Period        n/a     FDRE/C            n/a            1.000         10.000      9.000      SLICE_X0Y75     GEN_SS/v_count_reg[10]/C
Min Period        n/a     FDRE/C            n/a            1.000         10.000      9.000      SLICE_X0Y75     GEN_SS/v_count_reg[11]/C
Min Period        n/a     FDRE/C            n/a            1.000         10.000      9.000      SLICE_X0Y76     GEN_SS/v_count_reg[12]/C
Min Period        n/a     FDRE/C            n/a            1.000         10.000      9.000      SLICE_X0Y74     GEN_SS/v_count_reg[5]/C
Min Period        n/a     FDRE/C            n/a            1.000         10.000      9.000      SLICE_X0Y74     GEN_SS/v_count_reg[6]/C
Min Period        n/a     FDRE/C            n/a            1.000         10.000      9.000      SLICE_X0Y74     GEN_SS/v_count_reg[7]/C
Min Period        n/a     FDRE/C            n/a            1.000         10.000      9.000      SLICE_X0Y75     GEN_SS/v_count_reg[8]/C
Max Period        n/a     PLLE2_ADV/CLKIN1  n/a            52.633        10.000      42.633     PLLE2_ADV_X0Y0  GEN_VGA/CLK_GEN_PLL/inst/plle2_adv_inst/CLKIN1
Low Pulse Width   Slow    PLLE2_ADV/CLKIN1  n/a            2.000         5.000       3.000      PLLE2_ADV_X0Y0  GEN_VGA/CLK_GEN_PLL/inst/plle2_adv_inst/CLKIN1
Low Pulse Width   Fast    PLLE2_ADV/CLKIN1  n/a            2.000         5.000       3.000      PLLE2_ADV_X0Y0  GEN_VGA/CLK_GEN_PLL/inst/plle2_adv_inst/CLKIN1
Low Pulse Width   Slow    FDRE/C            n/a            0.500         5.000       4.500      SLICE_X10Y94    GEN_TOP_CONV/BYTE_RX/r_RX_Byte_reg[0]/C
Low Pulse Width   Slow    FDRE/C            n/a            0.500         5.000       4.500      SLICE_X10Y94    GEN_TOP_CONV/BYTE_RX/r_RX_Byte_reg[5]/C
Low Pulse Width   Slow    FDRE/C            n/a            0.500         5.000       4.500      SLICE_X10Y94    GEN_TOP_CONV/BYTE_RX/r_RX_Byte_reg[6]/C
Low Pulse Width   Slow    FDRE/C            n/a            0.500         5.000       4.500      SLICE_X10Y94    GEN_TOP_CONV/BYTE_RX/r_RX_Byte_reg[7]/C
Low Pulse Width   Slow    FDRE/C            n/a            0.500         5.000       4.500      SLICE_X11Y93    GEN_TOP_CONV/a_data_reg[7]/C
Low Pulse Width   Slow    FDRE/C            n/a            0.500         5.000       4.500      SLICE_X10Y96    GEN_TOP_CONV/BYTE_RX/r_Clk_Count_reg[0]/C
Low Pulse Width   Slow    FDRE/C            n/a            0.500         5.000       4.500      SLICE_X10Y96    GEN_TOP_CONV/BYTE_RX/r_Clk_Count_reg[4]/C
Low Pulse Width   Slow    FDRE/C            n/a            0.500         5.000       4.500      SLICE_X10Y96    GEN_TOP_CONV/BYTE_RX/r_Clk_Count_reg[5]/C
High Pulse Width  Slow    PLLE2_ADV/CLKIN1  n/a            2.000         5.000       3.000      PLLE2_ADV_X0Y0  GEN_VGA/CLK_GEN_PLL/inst/plle2_adv_inst/CLKIN1
High Pulse Width  Fast    PLLE2_ADV/CLKIN1  n/a            2.000         5.000       3.000      PLLE2_ADV_X0Y0  GEN_VGA/CLK_GEN_PLL/inst/plle2_adv_inst/CLKIN1
High Pulse Width  Slow    FDRE/C            n/a            0.500         5.000       4.500      SLICE_X5Y84     GEN_TOP_CONV/data_reg[20]/C
High Pulse Width  Slow    FDRE/C            n/a            0.500         5.000       4.500      SLICE_X5Y84     GEN_TOP_CONV/data_reg[21]/C
High Pulse Width  Slow    FDRE/C            n/a            0.500         5.000       4.500      SLICE_X5Y84     GEN_TOP_CONV/data_reg[23]/C
High Pulse Width  Slow    FDRE/C            n/a            0.500         5.000       4.500      SLICE_X4Y83     GEN_TOP_CONV/data_reg[24]/C
High Pulse Width  Slow    FDRE/C            n/a            0.500         5.000       4.500      SLICE_X5Y83     GEN_TOP_CONV/data_reg[25]/C
High Pulse Width  Slow    FDRE/C            n/a            0.500         5.000       4.500      SLICE_X5Y83     GEN_TOP_CONV/data_reg[26]/C
High Pulse Width  Slow    FDRE/C            n/a            0.500         5.000       4.500      SLICE_X4Y83     GEN_TOP_CONV/data_reg[27]/C
High Pulse Width  Slow    FDRE/C            n/a            0.500         5.000       4.500      SLICE_X7Y84     GEN_TOP_CONV/data_reg[55]/C



---------------------------------------------------------------------------------------------------
From Clock:  clk25_clk_wiz_0
  To Clock:  clk25_clk_wiz_0

Setup :            0  Failing Endpoints,  Worst Slack       28.664ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.249ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack       19.500ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             28.664ns  (required time - arrival time)
  Source:                 GEN_VGA/VGA_DRIVER/vc_reg_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by clk25_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            GEN_VGA/INIT/R_reg/D
                            (rising edge-triggered cell FDRE clocked by clk25_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk25_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (clk25_clk_wiz_0 rise@40.000ns - clk25_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        11.221ns  (logic 1.468ns (13.082%)  route 9.753ns (86.918%))
  Logic Levels:           6  (LUT5=1 LUT6=4 MUXF7=1)
  Clock Path Skew:        -0.046ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    7.891ns = ( 47.891 - 40.000 ) 
    Source Clock Delay      (SCD):    8.560ns
    Clock Pessimism Removal (CPR):    0.623ns
  Clock Uncertainty:      0.099ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.186ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk25_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  top_clk (IN)
                         net (fo=0)                   0.000     0.000    top_clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  top_clk_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    top_clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  top_clk_IBUF_BUFG_inst/O
                         net (fo=129, routed)         1.832     5.435    GEN_VGA/CLK_GEN_PLL/inst/clk_in1
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -3.939     1.496 r  GEN_VGA/CLK_GEN_PLL/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.012     3.508    GEN_VGA/CLK_GEN_PLL/inst/clk25_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.096     3.604 r  GEN_VGA/CLK_GEN_PLL/inst/clkout1_buf/O
                         net (fo=1, routed)           2.294     5.899    GEN_VGA/VGA_DRIVER/clk25
    SLICE_X52Y96         LUT2 (Prop_lut2_I1_O)        0.124     6.023 r  GEN_VGA/VGA_DRIVER/hsync_i_2/O
                         net (fo=1, routed)           0.720     6.743    GEN_VGA/VGA_DRIVER/clkout1_buf
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     6.839 r  GEN_VGA/VGA_DRIVER/clkout1_buf_BUFG_inst/O
                         net (fo=35, routed)          1.721     8.560    GEN_VGA/VGA_DRIVER/clkout1_buf_BUFG
    SLICE_X3Y90          FDCE                                         r  GEN_VGA/VGA_DRIVER/vc_reg_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y90          FDCE (Prop_fdce_C_Q)         0.456     9.016 r  GEN_VGA/VGA_DRIVER/vc_reg_reg[2]/Q
                         net (fo=155, routed)         4.210    13.226    GEN_TOP_CONV/R_i_37_0[2]
    SLICE_X10Y83         LUT6 (Prop_lut6_I1_O)        0.124    13.350 r  GEN_TOP_CONV/R_i_167/O
                         net (fo=2, routed)           1.631    14.981    GEN_TOP_CONV/R_i_167_n_0
    SLICE_X11Y83         LUT6 (Prop_lut6_I0_O)        0.124    15.105 r  GEN_TOP_CONV/R_i_61/O
                         net (fo=1, routed)           1.510    16.615    GEN_TOP_CONV/R_i_61_n_0
    SLICE_X5Y83          LUT5 (Prop_lut5_I3_O)        0.124    16.739 r  GEN_TOP_CONV/R_i_22/O
                         net (fo=1, routed)           1.271    18.011    GEN_VGA/INIT/R_reg_i_3_1
    SLICE_X5Y85          LUT6 (Prop_lut6_I5_O)        0.124    18.135 r  GEN_VGA/INIT/R_i_7/O
                         net (fo=1, routed)           0.000    18.135    GEN_VGA/INIT/R_i_7_n_0
    SLICE_X5Y85          MUXF7 (Prop_muxf7_I1_O)      0.217    18.352 r  GEN_VGA/INIT/R_reg_i_3/O
                         net (fo=1, routed)           1.131    19.483    GEN_VGA/INIT/R_reg_i_3_n_0
    SLICE_X5Y86          LUT6 (Prop_lut6_I2_O)        0.299    19.782 r  GEN_VGA/INIT/R_i_1/O
                         net (fo=1, routed)           0.000    19.782    GEN_VGA/INIT/R_i_1_n_0
    SLICE_X5Y86          FDRE                                         r  GEN_VGA/INIT/R_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk25_clk_wiz_0 rise edge)
                                                     40.000    40.000 r  
    E3                                                0.000    40.000 r  top_clk (IN)
                         net (fo=0)                   0.000    40.000    top_clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411    41.411 r  top_clk_IBUF_inst/O
                         net (fo=1, routed)           1.920    43.331    top_clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    43.422 r  top_clk_IBUF_BUFG_inst/O
                         net (fo=129, routed)         1.705    45.127    GEN_VGA/CLK_GEN_PLL/inst/clk_in1
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -3.711    41.416 r  GEN_VGA/CLK_GEN_PLL/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.918    43.334    GEN_VGA/CLK_GEN_PLL/inst/clk25_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091    43.425 r  GEN_VGA/CLK_GEN_PLL/inst/clkout1_buf/O
                         net (fo=1, routed)           2.041    45.467    GEN_VGA/VGA_DRIVER/clk25
    SLICE_X52Y96         LUT2 (Prop_lut2_I1_O)        0.100    45.567 r  GEN_VGA/VGA_DRIVER/hsync_i_2/O
                         net (fo=1, routed)           0.638    46.205    GEN_VGA/VGA_DRIVER/clkout1_buf
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    46.296 r  GEN_VGA/VGA_DRIVER/clkout1_buf_BUFG_inst/O
                         net (fo=35, routed)          1.595    47.891    GEN_VGA/INIT/R_reg_0
    SLICE_X5Y86          FDRE                                         r  GEN_VGA/INIT/R_reg/C
                         clock pessimism              0.623    48.514    
                         clock uncertainty           -0.099    48.415    
    SLICE_X5Y86          FDRE (Setup_fdre_C_D)        0.031    48.446    GEN_VGA/INIT/R_reg
  -------------------------------------------------------------------
                         required time                         48.446    
                         arrival time                         -19.782    
  -------------------------------------------------------------------
                         slack                                 28.664    

Slack (MET) :             34.333ns  (required time - arrival time)
  Source:                 GEN_VGA/VGA_DRIVER/hc_reg_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by clk25_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            GEN_VGA/INIT/spriteon_reg/D
                            (rising edge-triggered cell FDCE clocked by clk25_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk25_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (clk25_clk_wiz_0 rise@40.000ns - clk25_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        5.557ns  (logic 1.714ns (30.843%)  route 3.843ns (69.157%))
  Logic Levels:           4  (CARRY4=2 LUT2=1 LUT4=1)
  Clock Path Skew:        -0.039ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    7.897ns = ( 47.897 - 40.000 ) 
    Source Clock Delay      (SCD):    8.559ns
    Clock Pessimism Removal (CPR):    0.623ns
  Clock Uncertainty:      0.099ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.186ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk25_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  top_clk (IN)
                         net (fo=0)                   0.000     0.000    top_clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  top_clk_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    top_clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  top_clk_IBUF_BUFG_inst/O
                         net (fo=129, routed)         1.832     5.435    GEN_VGA/CLK_GEN_PLL/inst/clk_in1
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -3.939     1.496 r  GEN_VGA/CLK_GEN_PLL/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.012     3.508    GEN_VGA/CLK_GEN_PLL/inst/clk25_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.096     3.604 r  GEN_VGA/CLK_GEN_PLL/inst/clkout1_buf/O
                         net (fo=1, routed)           2.294     5.899    GEN_VGA/VGA_DRIVER/clk25
    SLICE_X52Y96         LUT2 (Prop_lut2_I1_O)        0.124     6.023 r  GEN_VGA/VGA_DRIVER/hsync_i_2/O
                         net (fo=1, routed)           0.720     6.743    GEN_VGA/VGA_DRIVER/clkout1_buf
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     6.839 r  GEN_VGA/VGA_DRIVER/clkout1_buf_BUFG_inst/O
                         net (fo=35, routed)          1.720     8.559    GEN_VGA/VGA_DRIVER/clkout1_buf_BUFG
    SLICE_X4Y89          FDCE                                         r  GEN_VGA/VGA_DRIVER/hc_reg_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y89          FDCE (Prop_fdce_C_Q)         0.456     9.015 r  GEN_VGA/VGA_DRIVER/hc_reg_reg[0]/Q
                         net (fo=59, routed)          3.399    12.414    GEN_VGA/VGA_DRIVER/hc_reg_reg[9]_0[0]
    SLICE_X2Y87          LUT2 (Prop_lut2_I0_O)        0.124    12.538 r  GEN_VGA/VGA_DRIVER/i__carry_i_7/O
                         net (fo=1, routed)           0.000    12.538    GEN_VGA/INIT/geqOp_inferred__0/i__carry__0_1[0]
    SLICE_X2Y87          CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513    13.051 r  GEN_VGA/INIT/geqOp_inferred__0/i__carry/CO[3]
                         net (fo=1, routed)           0.000    13.051    GEN_VGA/INIT/geqOp_inferred__0/i__carry_n_0
    SLICE_X2Y88          CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.254    13.305 r  GEN_VGA/INIT/geqOp_inferred__0/i__carry__0/CO[0]
                         net (fo=1, routed)           0.444    13.749    GEN_VGA/INIT/geqOp3_in
    SLICE_X3Y92          LUT4 (Prop_lut4_I0_O)        0.367    14.116 r  GEN_VGA/INIT/spriteon_i_1/O
                         net (fo=1, routed)           0.000    14.116    GEN_VGA/INIT/spriteon0
    SLICE_X3Y92          FDCE                                         r  GEN_VGA/INIT/spriteon_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk25_clk_wiz_0 rise edge)
                                                     40.000    40.000 r  
    E3                                                0.000    40.000 r  top_clk (IN)
                         net (fo=0)                   0.000    40.000    top_clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411    41.411 r  top_clk_IBUF_inst/O
                         net (fo=1, routed)           1.920    43.331    top_clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    43.422 r  top_clk_IBUF_BUFG_inst/O
                         net (fo=129, routed)         1.705    45.127    GEN_VGA/CLK_GEN_PLL/inst/clk_in1
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -3.711    41.416 r  GEN_VGA/CLK_GEN_PLL/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.918    43.334    GEN_VGA/CLK_GEN_PLL/inst/clk25_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091    43.425 r  GEN_VGA/CLK_GEN_PLL/inst/clkout1_buf/O
                         net (fo=1, routed)           2.041    45.467    GEN_VGA/VGA_DRIVER/clk25
    SLICE_X52Y96         LUT2 (Prop_lut2_I1_O)        0.100    45.567 r  GEN_VGA/VGA_DRIVER/hsync_i_2/O
                         net (fo=1, routed)           0.638    46.205    GEN_VGA/VGA_DRIVER/clkout1_buf
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    46.296 r  GEN_VGA/VGA_DRIVER/clkout1_buf_BUFG_inst/O
                         net (fo=35, routed)          1.601    47.897    GEN_VGA/INIT/R_reg_0
    SLICE_X3Y92          FDCE                                         r  GEN_VGA/INIT/spriteon_reg/C
                         clock pessimism              0.623    48.520    
                         clock uncertainty           -0.099    48.421    
    SLICE_X3Y92          FDCE (Setup_fdce_C_D)        0.029    48.450    GEN_VGA/INIT/spriteon_reg
  -------------------------------------------------------------------
                         required time                         48.450    
                         arrival time                         -14.116    
  -------------------------------------------------------------------
                         slack                                 34.333    

Slack (MET) :             34.633ns  (required time - arrival time)
  Source:                 GEN_VGA/VGA_DRIVER/vc_reg_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by clk25_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            GEN_VGA/VGA_DRIVER/vc_reg_reg[2]/D
                            (rising edge-triggered cell FDCE clocked by clk25_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk25_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (clk25_clk_wiz_0 rise@40.000ns - clk25_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        4.960ns  (logic 1.084ns (21.856%)  route 3.876ns (78.144%))
  Logic Levels:           3  (LUT4=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    7.896ns = ( 47.896 - 40.000 ) 
    Source Clock Delay      (SCD):    8.560ns
    Clock Pessimism Removal (CPR):    0.639ns
  Clock Uncertainty:      0.099ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.186ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk25_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  top_clk (IN)
                         net (fo=0)                   0.000     0.000    top_clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  top_clk_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    top_clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  top_clk_IBUF_BUFG_inst/O
                         net (fo=129, routed)         1.832     5.435    GEN_VGA/CLK_GEN_PLL/inst/clk_in1
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -3.939     1.496 r  GEN_VGA/CLK_GEN_PLL/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.012     3.508    GEN_VGA/CLK_GEN_PLL/inst/clk25_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.096     3.604 r  GEN_VGA/CLK_GEN_PLL/inst/clkout1_buf/O
                         net (fo=1, routed)           2.294     5.899    GEN_VGA/VGA_DRIVER/clk25
    SLICE_X52Y96         LUT2 (Prop_lut2_I1_O)        0.124     6.023 r  GEN_VGA/VGA_DRIVER/hsync_i_2/O
                         net (fo=1, routed)           0.720     6.743    GEN_VGA/VGA_DRIVER/clkout1_buf
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     6.839 r  GEN_VGA/VGA_DRIVER/clkout1_buf_BUFG_inst/O
                         net (fo=35, routed)          1.721     8.560    GEN_VGA/VGA_DRIVER/clkout1_buf_BUFG
    SLICE_X3Y89          FDCE                                         r  GEN_VGA/VGA_DRIVER/vc_reg_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y89          FDCE (Prop_fdce_C_Q)         0.456     9.016 f  GEN_VGA/VGA_DRIVER/vc_reg_reg[1]/Q
                         net (fo=157, routed)         2.242    11.258    GEN_VGA/VGA_DRIVER/Q[1]
    SLICE_X1Y93          LUT5 (Prop_lut5_I3_O)        0.152    11.410 r  GEN_VGA/VGA_DRIVER/vc_reg[9]_i_4/O
                         net (fo=1, routed)           0.154    11.565    GEN_VGA/VGA_DRIVER/vc_reg[9]_i_4_n_0
    SLICE_X1Y93          LUT6 (Prop_lut6_I5_O)        0.326    11.891 f  GEN_VGA/VGA_DRIVER/vc_reg[9]_i_3/O
                         net (fo=10, routed)          1.097    12.987    GEN_VGA/VGA_DRIVER/load
    SLICE_X3Y90          LUT4 (Prop_lut4_I3_O)        0.150    13.137 r  GEN_VGA/VGA_DRIVER/vc_reg[2]_i_1/O
                         net (fo=1, routed)           0.382    13.520    GEN_VGA/VGA_DRIVER/vc_reg[2]_i_1_n_0
    SLICE_X3Y90          FDCE                                         r  GEN_VGA/VGA_DRIVER/vc_reg_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk25_clk_wiz_0 rise edge)
                                                     40.000    40.000 r  
    E3                                                0.000    40.000 r  top_clk (IN)
                         net (fo=0)                   0.000    40.000    top_clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411    41.411 r  top_clk_IBUF_inst/O
                         net (fo=1, routed)           1.920    43.331    top_clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    43.422 r  top_clk_IBUF_BUFG_inst/O
                         net (fo=129, routed)         1.705    45.127    GEN_VGA/CLK_GEN_PLL/inst/clk_in1
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -3.711    41.416 r  GEN_VGA/CLK_GEN_PLL/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.918    43.334    GEN_VGA/CLK_GEN_PLL/inst/clk25_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091    43.425 r  GEN_VGA/CLK_GEN_PLL/inst/clkout1_buf/O
                         net (fo=1, routed)           2.041    45.467    GEN_VGA/VGA_DRIVER/clk25
    SLICE_X52Y96         LUT2 (Prop_lut2_I1_O)        0.100    45.567 r  GEN_VGA/VGA_DRIVER/hsync_i_2/O
                         net (fo=1, routed)           0.638    46.205    GEN_VGA/VGA_DRIVER/clkout1_buf
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    46.296 r  GEN_VGA/VGA_DRIVER/clkout1_buf_BUFG_inst/O
                         net (fo=35, routed)          1.600    47.896    GEN_VGA/VGA_DRIVER/clkout1_buf_BUFG
    SLICE_X3Y90          FDCE                                         r  GEN_VGA/VGA_DRIVER/vc_reg_reg[2]/C
                         clock pessimism              0.639    48.535    
                         clock uncertainty           -0.099    48.436    
    SLICE_X3Y90          FDCE (Setup_fdce_C_D)       -0.283    48.153    GEN_VGA/VGA_DRIVER/vc_reg_reg[2]
  -------------------------------------------------------------------
                         required time                         48.153    
                         arrival time                         -13.520    
  -------------------------------------------------------------------
                         slack                                 34.633    

Slack (MET) :             34.929ns  (required time - arrival time)
  Source:                 GEN_VGA/VGA_DRIVER/vc_reg_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by clk25_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            GEN_VGA/VGA_DRIVER/vc_reg_reg[1]/D
                            (rising edge-triggered cell FDCE clocked by clk25_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk25_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (clk25_clk_wiz_0 rise@40.000ns - clk25_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        4.891ns  (logic 1.058ns (21.633%)  route 3.833ns (78.367%))
  Logic Levels:           3  (LUT3=1 LUT5=1 LUT6=1)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    7.896ns = ( 47.896 - 40.000 ) 
    Source Clock Delay      (SCD):    8.560ns
    Clock Pessimism Removal (CPR):    0.664ns
  Clock Uncertainty:      0.099ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.186ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk25_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  top_clk (IN)
                         net (fo=0)                   0.000     0.000    top_clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  top_clk_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    top_clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  top_clk_IBUF_BUFG_inst/O
                         net (fo=129, routed)         1.832     5.435    GEN_VGA/CLK_GEN_PLL/inst/clk_in1
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -3.939     1.496 r  GEN_VGA/CLK_GEN_PLL/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.012     3.508    GEN_VGA/CLK_GEN_PLL/inst/clk25_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.096     3.604 r  GEN_VGA/CLK_GEN_PLL/inst/clkout1_buf/O
                         net (fo=1, routed)           2.294     5.899    GEN_VGA/VGA_DRIVER/clk25
    SLICE_X52Y96         LUT2 (Prop_lut2_I1_O)        0.124     6.023 r  GEN_VGA/VGA_DRIVER/hsync_i_2/O
                         net (fo=1, routed)           0.720     6.743    GEN_VGA/VGA_DRIVER/clkout1_buf
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     6.839 r  GEN_VGA/VGA_DRIVER/clkout1_buf_BUFG_inst/O
                         net (fo=35, routed)          1.721     8.560    GEN_VGA/VGA_DRIVER/clkout1_buf_BUFG
    SLICE_X3Y89          FDCE                                         r  GEN_VGA/VGA_DRIVER/vc_reg_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y89          FDCE (Prop_fdce_C_Q)         0.456     9.016 f  GEN_VGA/VGA_DRIVER/vc_reg_reg[1]/Q
                         net (fo=157, routed)         2.242    11.258    GEN_VGA/VGA_DRIVER/Q[1]
    SLICE_X1Y93          LUT5 (Prop_lut5_I3_O)        0.152    11.410 r  GEN_VGA/VGA_DRIVER/vc_reg[9]_i_4/O
                         net (fo=1, routed)           0.154    11.565    GEN_VGA/VGA_DRIVER/vc_reg[9]_i_4_n_0
    SLICE_X1Y93          LUT6 (Prop_lut6_I5_O)        0.326    11.891 f  GEN_VGA/VGA_DRIVER/vc_reg[9]_i_3/O
                         net (fo=10, routed)          0.875    12.766    GEN_VGA/VGA_DRIVER/load
    SLICE_X3Y89          LUT3 (Prop_lut3_I2_O)        0.124    12.890 r  GEN_VGA/VGA_DRIVER/vc_reg[1]_i_1/O
                         net (fo=1, routed)           0.561    13.451    GEN_VGA/VGA_DRIVER/vc_reg[1]_i_1_n_0
    SLICE_X3Y89          FDCE                                         r  GEN_VGA/VGA_DRIVER/vc_reg_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk25_clk_wiz_0 rise edge)
                                                     40.000    40.000 r  
    E3                                                0.000    40.000 r  top_clk (IN)
                         net (fo=0)                   0.000    40.000    top_clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411    41.411 r  top_clk_IBUF_inst/O
                         net (fo=1, routed)           1.920    43.331    top_clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    43.422 r  top_clk_IBUF_BUFG_inst/O
                         net (fo=129, routed)         1.705    45.127    GEN_VGA/CLK_GEN_PLL/inst/clk_in1
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -3.711    41.416 r  GEN_VGA/CLK_GEN_PLL/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.918    43.334    GEN_VGA/CLK_GEN_PLL/inst/clk25_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091    43.425 r  GEN_VGA/CLK_GEN_PLL/inst/clkout1_buf/O
                         net (fo=1, routed)           2.041    45.467    GEN_VGA/VGA_DRIVER/clk25
    SLICE_X52Y96         LUT2 (Prop_lut2_I1_O)        0.100    45.567 r  GEN_VGA/VGA_DRIVER/hsync_i_2/O
                         net (fo=1, routed)           0.638    46.205    GEN_VGA/VGA_DRIVER/clkout1_buf
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    46.296 r  GEN_VGA/VGA_DRIVER/clkout1_buf_BUFG_inst/O
                         net (fo=35, routed)          1.600    47.896    GEN_VGA/VGA_DRIVER/clkout1_buf_BUFG
    SLICE_X3Y89          FDCE                                         r  GEN_VGA/VGA_DRIVER/vc_reg_reg[1]/C
                         clock pessimism              0.664    48.560    
                         clock uncertainty           -0.099    48.461    
    SLICE_X3Y89          FDCE (Setup_fdce_C_D)       -0.081    48.380    GEN_VGA/VGA_DRIVER/vc_reg_reg[1]
  -------------------------------------------------------------------
                         required time                         48.380    
                         arrival time                         -13.451    
  -------------------------------------------------------------------
                         slack                                 34.929    

Slack (MET) :             35.353ns  (required time - arrival time)
  Source:                 GEN_VGA/VGA_DRIVER/vc_reg_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by clk25_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            GEN_VGA/VGA_DRIVER/vc_reg_reg[3]/D
                            (rising edge-triggered cell FDCE clocked by clk25_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk25_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (clk25_clk_wiz_0 rise@40.000ns - clk25_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        4.551ns  (logic 1.058ns (23.246%)  route 3.493ns (76.754%))
  Logic Levels:           3  (LUT5=2 LUT6=1)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    7.896ns = ( 47.896 - 40.000 ) 
    Source Clock Delay      (SCD):    8.560ns
    Clock Pessimism Removal (CPR):    0.639ns
  Clock Uncertainty:      0.099ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.186ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk25_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  top_clk (IN)
                         net (fo=0)                   0.000     0.000    top_clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  top_clk_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    top_clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  top_clk_IBUF_BUFG_inst/O
                         net (fo=129, routed)         1.832     5.435    GEN_VGA/CLK_GEN_PLL/inst/clk_in1
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -3.939     1.496 r  GEN_VGA/CLK_GEN_PLL/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.012     3.508    GEN_VGA/CLK_GEN_PLL/inst/clk25_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.096     3.604 r  GEN_VGA/CLK_GEN_PLL/inst/clkout1_buf/O
                         net (fo=1, routed)           2.294     5.899    GEN_VGA/VGA_DRIVER/clk25
    SLICE_X52Y96         LUT2 (Prop_lut2_I1_O)        0.124     6.023 r  GEN_VGA/VGA_DRIVER/hsync_i_2/O
                         net (fo=1, routed)           0.720     6.743    GEN_VGA/VGA_DRIVER/clkout1_buf
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     6.839 r  GEN_VGA/VGA_DRIVER/clkout1_buf_BUFG_inst/O
                         net (fo=35, routed)          1.721     8.560    GEN_VGA/VGA_DRIVER/clkout1_buf_BUFG
    SLICE_X3Y89          FDCE                                         r  GEN_VGA/VGA_DRIVER/vc_reg_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y89          FDCE (Prop_fdce_C_Q)         0.456     9.016 f  GEN_VGA/VGA_DRIVER/vc_reg_reg[1]/Q
                         net (fo=157, routed)         2.242    11.258    GEN_VGA/VGA_DRIVER/Q[1]
    SLICE_X1Y93          LUT5 (Prop_lut5_I3_O)        0.152    11.410 r  GEN_VGA/VGA_DRIVER/vc_reg[9]_i_4/O
                         net (fo=1, routed)           0.154    11.565    GEN_VGA/VGA_DRIVER/vc_reg[9]_i_4_n_0
    SLICE_X1Y93          LUT6 (Prop_lut6_I5_O)        0.326    11.891 f  GEN_VGA/VGA_DRIVER/vc_reg[9]_i_3/O
                         net (fo=10, routed)          1.097    12.987    GEN_VGA/VGA_DRIVER/load
    SLICE_X3Y90          LUT5 (Prop_lut5_I4_O)        0.124    13.111 r  GEN_VGA/VGA_DRIVER/vc_reg[3]_i_1/O
                         net (fo=1, routed)           0.000    13.111    GEN_VGA/VGA_DRIVER/vc_reg[3]_i_1_n_0
    SLICE_X3Y90          FDCE                                         r  GEN_VGA/VGA_DRIVER/vc_reg_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk25_clk_wiz_0 rise edge)
                                                     40.000    40.000 r  
    E3                                                0.000    40.000 r  top_clk (IN)
                         net (fo=0)                   0.000    40.000    top_clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411    41.411 r  top_clk_IBUF_inst/O
                         net (fo=1, routed)           1.920    43.331    top_clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    43.422 r  top_clk_IBUF_BUFG_inst/O
                         net (fo=129, routed)         1.705    45.127    GEN_VGA/CLK_GEN_PLL/inst/clk_in1
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -3.711    41.416 r  GEN_VGA/CLK_GEN_PLL/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.918    43.334    GEN_VGA/CLK_GEN_PLL/inst/clk25_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091    43.425 r  GEN_VGA/CLK_GEN_PLL/inst/clkout1_buf/O
                         net (fo=1, routed)           2.041    45.467    GEN_VGA/VGA_DRIVER/clk25
    SLICE_X52Y96         LUT2 (Prop_lut2_I1_O)        0.100    45.567 r  GEN_VGA/VGA_DRIVER/hsync_i_2/O
                         net (fo=1, routed)           0.638    46.205    GEN_VGA/VGA_DRIVER/clkout1_buf
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    46.296 r  GEN_VGA/VGA_DRIVER/clkout1_buf_BUFG_inst/O
                         net (fo=35, routed)          1.600    47.896    GEN_VGA/VGA_DRIVER/clkout1_buf_BUFG
    SLICE_X3Y90          FDCE                                         r  GEN_VGA/VGA_DRIVER/vc_reg_reg[3]/C
                         clock pessimism              0.639    48.535    
                         clock uncertainty           -0.099    48.436    
    SLICE_X3Y90          FDCE (Setup_fdce_C_D)        0.029    48.465    GEN_VGA/VGA_DRIVER/vc_reg_reg[3]
  -------------------------------------------------------------------
                         required time                         48.465    
                         arrival time                         -13.111    
  -------------------------------------------------------------------
                         slack                                 35.353    

Slack (MET) :             35.624ns  (required time - arrival time)
  Source:                 GEN_VGA/VGA_DRIVER/vc_reg_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by clk25_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            GEN_VGA/VGA_DRIVER/vc_reg_reg[0]/D
                            (rising edge-triggered cell FDCE clocked by clk25_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk25_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (clk25_clk_wiz_0 rise@40.000ns - clk25_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        4.324ns  (logic 1.052ns (24.330%)  route 3.272ns (75.670%))
  Logic Levels:           3  (LUT2=1 LUT5=1 LUT6=1)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    7.896ns = ( 47.896 - 40.000 ) 
    Source Clock Delay      (SCD):    8.560ns
    Clock Pessimism Removal (CPR):    0.664ns
  Clock Uncertainty:      0.099ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.186ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk25_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  top_clk (IN)
                         net (fo=0)                   0.000     0.000    top_clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  top_clk_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    top_clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  top_clk_IBUF_BUFG_inst/O
                         net (fo=129, routed)         1.832     5.435    GEN_VGA/CLK_GEN_PLL/inst/clk_in1
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -3.939     1.496 r  GEN_VGA/CLK_GEN_PLL/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.012     3.508    GEN_VGA/CLK_GEN_PLL/inst/clk25_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.096     3.604 r  GEN_VGA/CLK_GEN_PLL/inst/clkout1_buf/O
                         net (fo=1, routed)           2.294     5.899    GEN_VGA/VGA_DRIVER/clk25
    SLICE_X52Y96         LUT2 (Prop_lut2_I1_O)        0.124     6.023 r  GEN_VGA/VGA_DRIVER/hsync_i_2/O
                         net (fo=1, routed)           0.720     6.743    GEN_VGA/VGA_DRIVER/clkout1_buf
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     6.839 r  GEN_VGA/VGA_DRIVER/clkout1_buf_BUFG_inst/O
                         net (fo=35, routed)          1.721     8.560    GEN_VGA/VGA_DRIVER/clkout1_buf_BUFG
    SLICE_X3Y89          FDCE                                         r  GEN_VGA/VGA_DRIVER/vc_reg_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y89          FDCE (Prop_fdce_C_Q)         0.456     9.016 f  GEN_VGA/VGA_DRIVER/vc_reg_reg[1]/Q
                         net (fo=157, routed)         2.242    11.258    GEN_VGA/VGA_DRIVER/Q[1]
    SLICE_X1Y93          LUT5 (Prop_lut5_I3_O)        0.152    11.410 r  GEN_VGA/VGA_DRIVER/vc_reg[9]_i_4/O
                         net (fo=1, routed)           0.154    11.565    GEN_VGA/VGA_DRIVER/vc_reg[9]_i_4_n_0
    SLICE_X1Y93          LUT6 (Prop_lut6_I5_O)        0.326    11.891 f  GEN_VGA/VGA_DRIVER/vc_reg[9]_i_3/O
                         net (fo=10, routed)          0.875    12.766    GEN_VGA/VGA_DRIVER/load
    SLICE_X3Y89          LUT2 (Prop_lut2_I1_O)        0.118    12.884 r  GEN_VGA/VGA_DRIVER/vc_reg[0]_i_1/O
                         net (fo=1, routed)           0.000    12.884    GEN_VGA/VGA_DRIVER/vc_reg[0]_i_1_n_0
    SLICE_X3Y89          FDCE                                         r  GEN_VGA/VGA_DRIVER/vc_reg_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk25_clk_wiz_0 rise edge)
                                                     40.000    40.000 r  
    E3                                                0.000    40.000 r  top_clk (IN)
                         net (fo=0)                   0.000    40.000    top_clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411    41.411 r  top_clk_IBUF_inst/O
                         net (fo=1, routed)           1.920    43.331    top_clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    43.422 r  top_clk_IBUF_BUFG_inst/O
                         net (fo=129, routed)         1.705    45.127    GEN_VGA/CLK_GEN_PLL/inst/clk_in1
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -3.711    41.416 r  GEN_VGA/CLK_GEN_PLL/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.918    43.334    GEN_VGA/CLK_GEN_PLL/inst/clk25_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091    43.425 r  GEN_VGA/CLK_GEN_PLL/inst/clkout1_buf/O
                         net (fo=1, routed)           2.041    45.467    GEN_VGA/VGA_DRIVER/clk25
    SLICE_X52Y96         LUT2 (Prop_lut2_I1_O)        0.100    45.567 r  GEN_VGA/VGA_DRIVER/hsync_i_2/O
                         net (fo=1, routed)           0.638    46.205    GEN_VGA/VGA_DRIVER/clkout1_buf
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    46.296 r  GEN_VGA/VGA_DRIVER/clkout1_buf_BUFG_inst/O
                         net (fo=35, routed)          1.600    47.896    GEN_VGA/VGA_DRIVER/clkout1_buf_BUFG
    SLICE_X3Y89          FDCE                                         r  GEN_VGA/VGA_DRIVER/vc_reg_reg[0]/C
                         clock pessimism              0.664    48.560    
                         clock uncertainty           -0.099    48.461    
    SLICE_X3Y89          FDCE (Setup_fdce_C_D)        0.047    48.508    GEN_VGA/VGA_DRIVER/vc_reg_reg[0]
  -------------------------------------------------------------------
                         required time                         48.508    
                         arrival time                         -12.884    
  -------------------------------------------------------------------
                         slack                                 35.624    

Slack (MET) :             35.670ns  (required time - arrival time)
  Source:                 GEN_VGA/VGA_DRIVER/vc_reg_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by clk25_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            GEN_VGA/VGA_DRIVER/vc_reg_reg[5]/D
                            (rising edge-triggered cell FDCE clocked by clk25_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk25_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (clk25_clk_wiz_0 rise@40.000ns - clk25_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        4.287ns  (logic 1.058ns (24.682%)  route 3.229ns (75.318%))
  Logic Levels:           3  (LUT5=2 LUT6=1)
  Clock Path Skew:        -0.023ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    7.898ns = ( 47.898 - 40.000 ) 
    Source Clock Delay      (SCD):    8.560ns
    Clock Pessimism Removal (CPR):    0.639ns
  Clock Uncertainty:      0.099ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.186ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk25_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  top_clk (IN)
                         net (fo=0)                   0.000     0.000    top_clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  top_clk_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    top_clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  top_clk_IBUF_BUFG_inst/O
                         net (fo=129, routed)         1.832     5.435    GEN_VGA/CLK_GEN_PLL/inst/clk_in1
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -3.939     1.496 r  GEN_VGA/CLK_GEN_PLL/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.012     3.508    GEN_VGA/CLK_GEN_PLL/inst/clk25_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.096     3.604 r  GEN_VGA/CLK_GEN_PLL/inst/clkout1_buf/O
                         net (fo=1, routed)           2.294     5.899    GEN_VGA/VGA_DRIVER/clk25
    SLICE_X52Y96         LUT2 (Prop_lut2_I1_O)        0.124     6.023 r  GEN_VGA/VGA_DRIVER/hsync_i_2/O
                         net (fo=1, routed)           0.720     6.743    GEN_VGA/VGA_DRIVER/clkout1_buf
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     6.839 r  GEN_VGA/VGA_DRIVER/clkout1_buf_BUFG_inst/O
                         net (fo=35, routed)          1.721     8.560    GEN_VGA/VGA_DRIVER/clkout1_buf_BUFG
    SLICE_X3Y89          FDCE                                         r  GEN_VGA/VGA_DRIVER/vc_reg_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y89          FDCE (Prop_fdce_C_Q)         0.456     9.016 f  GEN_VGA/VGA_DRIVER/vc_reg_reg[1]/Q
                         net (fo=157, routed)         2.242    11.258    GEN_VGA/VGA_DRIVER/Q[1]
    SLICE_X1Y93          LUT5 (Prop_lut5_I3_O)        0.152    11.410 r  GEN_VGA/VGA_DRIVER/vc_reg[9]_i_4/O
                         net (fo=1, routed)           0.154    11.565    GEN_VGA/VGA_DRIVER/vc_reg[9]_i_4_n_0
    SLICE_X1Y93          LUT6 (Prop_lut6_I5_O)        0.326    11.891 f  GEN_VGA/VGA_DRIVER/vc_reg[9]_i_3/O
                         net (fo=10, routed)          0.832    12.723    GEN_VGA/VGA_DRIVER/load
    SLICE_X2Y93          LUT5 (Prop_lut5_I4_O)        0.124    12.847 r  GEN_VGA/VGA_DRIVER/vc_reg[5]_i_1/O
                         net (fo=1, routed)           0.000    12.847    GEN_VGA/VGA_DRIVER/vc_reg[5]_i_1_n_0
    SLICE_X2Y93          FDCE                                         r  GEN_VGA/VGA_DRIVER/vc_reg_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk25_clk_wiz_0 rise edge)
                                                     40.000    40.000 r  
    E3                                                0.000    40.000 r  top_clk (IN)
                         net (fo=0)                   0.000    40.000    top_clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411    41.411 r  top_clk_IBUF_inst/O
                         net (fo=1, routed)           1.920    43.331    top_clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    43.422 r  top_clk_IBUF_BUFG_inst/O
                         net (fo=129, routed)         1.705    45.127    GEN_VGA/CLK_GEN_PLL/inst/clk_in1
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -3.711    41.416 r  GEN_VGA/CLK_GEN_PLL/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.918    43.334    GEN_VGA/CLK_GEN_PLL/inst/clk25_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091    43.425 r  GEN_VGA/CLK_GEN_PLL/inst/clkout1_buf/O
                         net (fo=1, routed)           2.041    45.467    GEN_VGA/VGA_DRIVER/clk25
    SLICE_X52Y96         LUT2 (Prop_lut2_I1_O)        0.100    45.567 r  GEN_VGA/VGA_DRIVER/hsync_i_2/O
                         net (fo=1, routed)           0.638    46.205    GEN_VGA/VGA_DRIVER/clkout1_buf
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    46.296 r  GEN_VGA/VGA_DRIVER/clkout1_buf_BUFG_inst/O
                         net (fo=35, routed)          1.602    47.898    GEN_VGA/VGA_DRIVER/clkout1_buf_BUFG
    SLICE_X2Y93          FDCE                                         r  GEN_VGA/VGA_DRIVER/vc_reg_reg[5]/C
                         clock pessimism              0.639    48.537    
                         clock uncertainty           -0.099    48.438    
    SLICE_X2Y93          FDCE (Setup_fdce_C_D)        0.079    48.517    GEN_VGA/VGA_DRIVER/vc_reg_reg[5]
  -------------------------------------------------------------------
                         required time                         48.517    
                         arrival time                         -12.847    
  -------------------------------------------------------------------
                         slack                                 35.670    

Slack (MET) :             35.693ns  (required time - arrival time)
  Source:                 GEN_VGA/VGA_DRIVER/vc_reg_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by clk25_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            GEN_VGA/VGA_DRIVER/vc_reg_reg[7]/D
                            (rising edge-triggered cell FDCE clocked by clk25_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk25_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (clk25_clk_wiz_0 rise@40.000ns - clk25_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        4.212ns  (logic 1.058ns (25.118%)  route 3.154ns (74.882%))
  Logic Levels:           3  (LUT4=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.024ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    7.897ns = ( 47.897 - 40.000 ) 
    Source Clock Delay      (SCD):    8.560ns
    Clock Pessimism Removal (CPR):    0.639ns
  Clock Uncertainty:      0.099ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.186ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk25_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  top_clk (IN)
                         net (fo=0)                   0.000     0.000    top_clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  top_clk_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    top_clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  top_clk_IBUF_BUFG_inst/O
                         net (fo=129, routed)         1.832     5.435    GEN_VGA/CLK_GEN_PLL/inst/clk_in1
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -3.939     1.496 r  GEN_VGA/CLK_GEN_PLL/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.012     3.508    GEN_VGA/CLK_GEN_PLL/inst/clk25_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.096     3.604 r  GEN_VGA/CLK_GEN_PLL/inst/clkout1_buf/O
                         net (fo=1, routed)           2.294     5.899    GEN_VGA/VGA_DRIVER/clk25
    SLICE_X52Y96         LUT2 (Prop_lut2_I1_O)        0.124     6.023 r  GEN_VGA/VGA_DRIVER/hsync_i_2/O
                         net (fo=1, routed)           0.720     6.743    GEN_VGA/VGA_DRIVER/clkout1_buf
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     6.839 r  GEN_VGA/VGA_DRIVER/clkout1_buf_BUFG_inst/O
                         net (fo=35, routed)          1.721     8.560    GEN_VGA/VGA_DRIVER/clkout1_buf_BUFG
    SLICE_X3Y89          FDCE                                         r  GEN_VGA/VGA_DRIVER/vc_reg_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y89          FDCE (Prop_fdce_C_Q)         0.456     9.016 f  GEN_VGA/VGA_DRIVER/vc_reg_reg[1]/Q
                         net (fo=157, routed)         2.242    11.258    GEN_VGA/VGA_DRIVER/Q[1]
    SLICE_X1Y93          LUT5 (Prop_lut5_I3_O)        0.152    11.410 r  GEN_VGA/VGA_DRIVER/vc_reg[9]_i_4/O
                         net (fo=1, routed)           0.154    11.565    GEN_VGA/VGA_DRIVER/vc_reg[9]_i_4_n_0
    SLICE_X1Y93          LUT6 (Prop_lut6_I5_O)        0.326    11.891 f  GEN_VGA/VGA_DRIVER/vc_reg[9]_i_3/O
                         net (fo=10, routed)          0.757    12.648    GEN_VGA/VGA_DRIVER/load
    SLICE_X3Y91          LUT4 (Prop_lut4_I3_O)        0.124    12.772 r  GEN_VGA/VGA_DRIVER/vc_reg[7]_i_1/O
                         net (fo=1, routed)           0.000    12.772    GEN_VGA/VGA_DRIVER/vc_reg[7]_i_1_n_0
    SLICE_X3Y91          FDCE                                         r  GEN_VGA/VGA_DRIVER/vc_reg_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk25_clk_wiz_0 rise edge)
                                                     40.000    40.000 r  
    E3                                                0.000    40.000 r  top_clk (IN)
                         net (fo=0)                   0.000    40.000    top_clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411    41.411 r  top_clk_IBUF_inst/O
                         net (fo=1, routed)           1.920    43.331    top_clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    43.422 r  top_clk_IBUF_BUFG_inst/O
                         net (fo=129, routed)         1.705    45.127    GEN_VGA/CLK_GEN_PLL/inst/clk_in1
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -3.711    41.416 r  GEN_VGA/CLK_GEN_PLL/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.918    43.334    GEN_VGA/CLK_GEN_PLL/inst/clk25_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091    43.425 r  GEN_VGA/CLK_GEN_PLL/inst/clkout1_buf/O
                         net (fo=1, routed)           2.041    45.467    GEN_VGA/VGA_DRIVER/clk25
    SLICE_X52Y96         LUT2 (Prop_lut2_I1_O)        0.100    45.567 r  GEN_VGA/VGA_DRIVER/hsync_i_2/O
                         net (fo=1, routed)           0.638    46.205    GEN_VGA/VGA_DRIVER/clkout1_buf
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    46.296 r  GEN_VGA/VGA_DRIVER/clkout1_buf_BUFG_inst/O
                         net (fo=35, routed)          1.601    47.897    GEN_VGA/VGA_DRIVER/clkout1_buf_BUFG
    SLICE_X3Y91          FDCE                                         r  GEN_VGA/VGA_DRIVER/vc_reg_reg[7]/C
                         clock pessimism              0.639    48.536    
                         clock uncertainty           -0.099    48.437    
    SLICE_X3Y91          FDCE (Setup_fdce_C_D)        0.029    48.466    GEN_VGA/VGA_DRIVER/vc_reg_reg[7]
  -------------------------------------------------------------------
                         required time                         48.466    
                         arrival time                         -12.772    
  -------------------------------------------------------------------
                         slack                                 35.693    

Slack (MET) :             35.713ns  (required time - arrival time)
  Source:                 GEN_VGA/VGA_DRIVER/vc_reg_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by clk25_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            GEN_VGA/VGA_DRIVER/vc_reg_reg[8]/D
                            (rising edge-triggered cell FDCE clocked by clk25_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk25_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (clk25_clk_wiz_0 rise@40.000ns - clk25_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        4.238ns  (logic 1.084ns (25.578%)  route 3.154ns (74.422%))
  Logic Levels:           3  (LUT5=2 LUT6=1)
  Clock Path Skew:        -0.024ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    7.897ns = ( 47.897 - 40.000 ) 
    Source Clock Delay      (SCD):    8.560ns
    Clock Pessimism Removal (CPR):    0.639ns
  Clock Uncertainty:      0.099ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.186ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk25_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  top_clk (IN)
                         net (fo=0)                   0.000     0.000    top_clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  top_clk_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    top_clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  top_clk_IBUF_BUFG_inst/O
                         net (fo=129, routed)         1.832     5.435    GEN_VGA/CLK_GEN_PLL/inst/clk_in1
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -3.939     1.496 r  GEN_VGA/CLK_GEN_PLL/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.012     3.508    GEN_VGA/CLK_GEN_PLL/inst/clk25_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.096     3.604 r  GEN_VGA/CLK_GEN_PLL/inst/clkout1_buf/O
                         net (fo=1, routed)           2.294     5.899    GEN_VGA/VGA_DRIVER/clk25
    SLICE_X52Y96         LUT2 (Prop_lut2_I1_O)        0.124     6.023 r  GEN_VGA/VGA_DRIVER/hsync_i_2/O
                         net (fo=1, routed)           0.720     6.743    GEN_VGA/VGA_DRIVER/clkout1_buf
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     6.839 r  GEN_VGA/VGA_DRIVER/clkout1_buf_BUFG_inst/O
                         net (fo=35, routed)          1.721     8.560    GEN_VGA/VGA_DRIVER/clkout1_buf_BUFG
    SLICE_X3Y89          FDCE                                         r  GEN_VGA/VGA_DRIVER/vc_reg_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y89          FDCE (Prop_fdce_C_Q)         0.456     9.016 f  GEN_VGA/VGA_DRIVER/vc_reg_reg[1]/Q
                         net (fo=157, routed)         2.242    11.258    GEN_VGA/VGA_DRIVER/Q[1]
    SLICE_X1Y93          LUT5 (Prop_lut5_I3_O)        0.152    11.410 r  GEN_VGA/VGA_DRIVER/vc_reg[9]_i_4/O
                         net (fo=1, routed)           0.154    11.565    GEN_VGA/VGA_DRIVER/vc_reg[9]_i_4_n_0
    SLICE_X1Y93          LUT6 (Prop_lut6_I5_O)        0.326    11.891 f  GEN_VGA/VGA_DRIVER/vc_reg[9]_i_3/O
                         net (fo=10, routed)          0.757    12.648    GEN_VGA/VGA_DRIVER/load
    SLICE_X3Y91          LUT5 (Prop_lut5_I4_O)        0.150    12.798 r  GEN_VGA/VGA_DRIVER/vc_reg[8]_i_1/O
                         net (fo=1, routed)           0.000    12.798    GEN_VGA/VGA_DRIVER/vc_reg[8]_i_1_n_0
    SLICE_X3Y91          FDCE                                         r  GEN_VGA/VGA_DRIVER/vc_reg_reg[8]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk25_clk_wiz_0 rise edge)
                                                     40.000    40.000 r  
    E3                                                0.000    40.000 r  top_clk (IN)
                         net (fo=0)                   0.000    40.000    top_clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411    41.411 r  top_clk_IBUF_inst/O
                         net (fo=1, routed)           1.920    43.331    top_clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    43.422 r  top_clk_IBUF_BUFG_inst/O
                         net (fo=129, routed)         1.705    45.127    GEN_VGA/CLK_GEN_PLL/inst/clk_in1
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -3.711    41.416 r  GEN_VGA/CLK_GEN_PLL/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.918    43.334    GEN_VGA/CLK_GEN_PLL/inst/clk25_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091    43.425 r  GEN_VGA/CLK_GEN_PLL/inst/clkout1_buf/O
                         net (fo=1, routed)           2.041    45.467    GEN_VGA/VGA_DRIVER/clk25
    SLICE_X52Y96         LUT2 (Prop_lut2_I1_O)        0.100    45.567 r  GEN_VGA/VGA_DRIVER/hsync_i_2/O
                         net (fo=1, routed)           0.638    46.205    GEN_VGA/VGA_DRIVER/clkout1_buf
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    46.296 r  GEN_VGA/VGA_DRIVER/clkout1_buf_BUFG_inst/O
                         net (fo=35, routed)          1.601    47.897    GEN_VGA/VGA_DRIVER/clkout1_buf_BUFG
    SLICE_X3Y91          FDCE                                         r  GEN_VGA/VGA_DRIVER/vc_reg_reg[8]/C
                         clock pessimism              0.639    48.536    
                         clock uncertainty           -0.099    48.437    
    SLICE_X3Y91          FDCE (Setup_fdce_C_D)        0.075    48.512    GEN_VGA/VGA_DRIVER/vc_reg_reg[8]
  -------------------------------------------------------------------
                         required time                         48.512    
                         arrival time                         -12.798    
  -------------------------------------------------------------------
                         slack                                 35.713    

Slack (MET) :             35.817ns  (required time - arrival time)
  Source:                 GEN_VGA/VGA_DRIVER/vc_reg_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by clk25_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            GEN_VGA/VGA_DRIVER/vc_reg_reg[6]/D
                            (rising edge-triggered cell FDCE clocked by clk25_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk25_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (clk25_clk_wiz_0 rise@40.000ns - clk25_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        4.138ns  (logic 1.058ns (25.570%)  route 3.080ns (74.430%))
  Logic Levels:           3  (LUT5=1 LUT6=2)
  Clock Path Skew:        -0.023ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    7.898ns = ( 47.898 - 40.000 ) 
    Source Clock Delay      (SCD):    8.560ns
    Clock Pessimism Removal (CPR):    0.639ns
  Clock Uncertainty:      0.099ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.186ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk25_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  top_clk (IN)
                         net (fo=0)                   0.000     0.000    top_clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  top_clk_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    top_clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  top_clk_IBUF_BUFG_inst/O
                         net (fo=129, routed)         1.832     5.435    GEN_VGA/CLK_GEN_PLL/inst/clk_in1
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -3.939     1.496 r  GEN_VGA/CLK_GEN_PLL/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.012     3.508    GEN_VGA/CLK_GEN_PLL/inst/clk25_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.096     3.604 r  GEN_VGA/CLK_GEN_PLL/inst/clkout1_buf/O
                         net (fo=1, routed)           2.294     5.899    GEN_VGA/VGA_DRIVER/clk25
    SLICE_X52Y96         LUT2 (Prop_lut2_I1_O)        0.124     6.023 r  GEN_VGA/VGA_DRIVER/hsync_i_2/O
                         net (fo=1, routed)           0.720     6.743    GEN_VGA/VGA_DRIVER/clkout1_buf
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     6.839 r  GEN_VGA/VGA_DRIVER/clkout1_buf_BUFG_inst/O
                         net (fo=35, routed)          1.721     8.560    GEN_VGA/VGA_DRIVER/clkout1_buf_BUFG
    SLICE_X3Y89          FDCE                                         r  GEN_VGA/VGA_DRIVER/vc_reg_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y89          FDCE (Prop_fdce_C_Q)         0.456     9.016 f  GEN_VGA/VGA_DRIVER/vc_reg_reg[1]/Q
                         net (fo=157, routed)         2.242    11.258    GEN_VGA/VGA_DRIVER/Q[1]
    SLICE_X1Y93          LUT5 (Prop_lut5_I3_O)        0.152    11.410 r  GEN_VGA/VGA_DRIVER/vc_reg[9]_i_4/O
                         net (fo=1, routed)           0.154    11.565    GEN_VGA/VGA_DRIVER/vc_reg[9]_i_4_n_0
    SLICE_X1Y93          LUT6 (Prop_lut6_I5_O)        0.326    11.891 f  GEN_VGA/VGA_DRIVER/vc_reg[9]_i_3/O
                         net (fo=10, routed)          0.683    12.574    GEN_VGA/VGA_DRIVER/load
    SLICE_X2Y93          LUT6 (Prop_lut6_I5_O)        0.124    12.698 r  GEN_VGA/VGA_DRIVER/vc_reg[6]_i_1/O
                         net (fo=1, routed)           0.000    12.698    GEN_VGA/VGA_DRIVER/vc_reg[6]_i_1_n_0
    SLICE_X2Y93          FDCE                                         r  GEN_VGA/VGA_DRIVER/vc_reg_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk25_clk_wiz_0 rise edge)
                                                     40.000    40.000 r  
    E3                                                0.000    40.000 r  top_clk (IN)
                         net (fo=0)                   0.000    40.000    top_clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411    41.411 r  top_clk_IBUF_inst/O
                         net (fo=1, routed)           1.920    43.331    top_clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    43.422 r  top_clk_IBUF_BUFG_inst/O
                         net (fo=129, routed)         1.705    45.127    GEN_VGA/CLK_GEN_PLL/inst/clk_in1
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -3.711    41.416 r  GEN_VGA/CLK_GEN_PLL/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.918    43.334    GEN_VGA/CLK_GEN_PLL/inst/clk25_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091    43.425 r  GEN_VGA/CLK_GEN_PLL/inst/clkout1_buf/O
                         net (fo=1, routed)           2.041    45.467    GEN_VGA/VGA_DRIVER/clk25
    SLICE_X52Y96         LUT2 (Prop_lut2_I1_O)        0.100    45.567 r  GEN_VGA/VGA_DRIVER/hsync_i_2/O
                         net (fo=1, routed)           0.638    46.205    GEN_VGA/VGA_DRIVER/clkout1_buf
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    46.296 r  GEN_VGA/VGA_DRIVER/clkout1_buf_BUFG_inst/O
                         net (fo=35, routed)          1.602    47.898    GEN_VGA/VGA_DRIVER/clkout1_buf_BUFG
    SLICE_X2Y93          FDCE                                         r  GEN_VGA/VGA_DRIVER/vc_reg_reg[6]/C
                         clock pessimism              0.639    48.537    
                         clock uncertainty           -0.099    48.438    
    SLICE_X2Y93          FDCE (Setup_fdce_C_D)        0.077    48.515    GEN_VGA/VGA_DRIVER/vc_reg_reg[6]
  -------------------------------------------------------------------
                         required time                         48.515    
                         arrival time                         -12.698    
  -------------------------------------------------------------------
                         slack                                 35.817    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.249ns  (arrival time - required time)
  Source:                 GEN_VGA/VGA_DRIVER/hc_reg_reg[9]/C
                            (rising edge-triggered cell FDCE clocked by clk25_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            GEN_VGA/VGA_DRIVER/hc_reg_reg[9]/D
                            (rising edge-triggered cell FDCE clocked by clk25_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk25_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk25_clk_wiz_0 rise@0.000ns - clk25_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.370ns  (logic 0.209ns (56.451%)  route 0.161ns (43.549%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.539ns
    Source Clock Delay      (SCD):    2.653ns
    Clock Pessimism Removal (CPR):    0.886ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk25_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  top_clk (IN)
                         net (fo=0)                   0.000     0.000    top_clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  top_clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    top_clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  top_clk_IBUF_BUFG_inst/O
                         net (fo=129, routed)         0.629     1.549    GEN_VGA/CLK_GEN_PLL/inst/clk_in1
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -1.316     0.233 r  GEN_VGA/CLK_GEN_PLL/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.663     0.896    GEN_VGA/CLK_GEN_PLL/inst/clk25_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     0.922 r  GEN_VGA/CLK_GEN_PLL/inst/clkout1_buf/O
                         net (fo=1, routed)           0.795     1.716    GEN_VGA/VGA_DRIVER/clk25
    SLICE_X52Y96         LUT2 (Prop_lut2_I1_O)        0.045     1.761 r  GEN_VGA/VGA_DRIVER/hsync_i_2/O
                         net (fo=1, routed)           0.266     2.027    GEN_VGA/VGA_DRIVER/clkout1_buf
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     2.053 r  GEN_VGA/VGA_DRIVER/clkout1_buf_BUFG_inst/O
                         net (fo=35, routed)          0.600     2.653    GEN_VGA/VGA_DRIVER/clkout1_buf_BUFG
    SLICE_X2Y89          FDCE                                         r  GEN_VGA/VGA_DRIVER/hc_reg_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y89          FDCE (Prop_fdce_C_Q)         0.164     2.817 r  GEN_VGA/VGA_DRIVER/hc_reg_reg[9]/Q
                         net (fo=9, routed)           0.161     2.978    GEN_VGA/VGA_DRIVER/hc_reg_reg[9]_0[9]
    SLICE_X2Y89          LUT6 (Prop_lut6_I0_O)        0.045     3.023 r  GEN_VGA/VGA_DRIVER/hc_reg[9]_i_1/O
                         net (fo=1, routed)           0.000     3.023    GEN_VGA/VGA_DRIVER/hc_reg[9]_i_1_n_0
    SLICE_X2Y89          FDCE                                         r  GEN_VGA/VGA_DRIVER/hc_reg_reg[9]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk25_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  top_clk (IN)
                         net (fo=0)                   0.000     0.000    top_clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  top_clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    top_clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  top_clk_IBUF_BUFG_inst/O
                         net (fo=129, routed)         0.903     2.068    GEN_VGA/CLK_GEN_PLL/inst/clk_in1
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -1.646     0.422 r  GEN_VGA/CLK_GEN_PLL/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.716     1.138    GEN_VGA/CLK_GEN_PLL/inst/clk25_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029     1.167 r  GEN_VGA/CLK_GEN_PLL/inst/clkout1_buf/O
                         net (fo=1, routed)           1.116     2.283    GEN_VGA/VGA_DRIVER/clk25
    SLICE_X52Y96         LUT2 (Prop_lut2_I1_O)        0.056     2.339 r  GEN_VGA/VGA_DRIVER/hsync_i_2/O
                         net (fo=1, routed)           0.299     2.638    GEN_VGA/VGA_DRIVER/clkout1_buf
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     2.667 r  GEN_VGA/VGA_DRIVER/clkout1_buf_BUFG_inst/O
                         net (fo=35, routed)          0.873     3.539    GEN_VGA/VGA_DRIVER/clkout1_buf_BUFG
    SLICE_X2Y89          FDCE                                         r  GEN_VGA/VGA_DRIVER/hc_reg_reg[9]/C
                         clock pessimism             -0.886     2.653    
    SLICE_X2Y89          FDCE (Hold_fdce_C_D)         0.121     2.774    GEN_VGA/VGA_DRIVER/hc_reg_reg[9]
  -------------------------------------------------------------------
                         required time                         -2.774    
                         arrival time                           3.023    
  -------------------------------------------------------------------
                         slack                                  0.249    

Slack (MET) :             0.251ns  (arrival time - required time)
  Source:                 GEN_VGA/INIT/R_reg/C
                            (rising edge-triggered cell FDRE clocked by clk25_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            GEN_VGA/INIT/R_reg/D
                            (rising edge-triggered cell FDRE clocked by clk25_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk25_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk25_clk_wiz_0 rise@0.000ns - clk25_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.343ns  (logic 0.186ns (54.268%)  route 0.157ns (45.732%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.533ns
    Source Clock Delay      (SCD):    2.650ns
    Clock Pessimism Removal (CPR):    0.883ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk25_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  top_clk (IN)
                         net (fo=0)                   0.000     0.000    top_clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  top_clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    top_clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  top_clk_IBUF_BUFG_inst/O
                         net (fo=129, routed)         0.629     1.549    GEN_VGA/CLK_GEN_PLL/inst/clk_in1
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -1.316     0.233 r  GEN_VGA/CLK_GEN_PLL/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.663     0.896    GEN_VGA/CLK_GEN_PLL/inst/clk25_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     0.922 r  GEN_VGA/CLK_GEN_PLL/inst/clkout1_buf/O
                         net (fo=1, routed)           0.795     1.716    GEN_VGA/VGA_DRIVER/clk25
    SLICE_X52Y96         LUT2 (Prop_lut2_I1_O)        0.045     1.761 r  GEN_VGA/VGA_DRIVER/hsync_i_2/O
                         net (fo=1, routed)           0.266     2.027    GEN_VGA/VGA_DRIVER/clkout1_buf
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     2.053 r  GEN_VGA/VGA_DRIVER/clkout1_buf_BUFG_inst/O
                         net (fo=35, routed)          0.597     2.650    GEN_VGA/INIT/R_reg_0
    SLICE_X5Y86          FDRE                                         r  GEN_VGA/INIT/R_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y86          FDRE (Prop_fdre_C_Q)         0.141     2.791 r  GEN_VGA/INIT/R_reg/Q
                         net (fo=10, routed)          0.157     2.948    GEN_VGA/INIT/B
    SLICE_X5Y86          LUT6 (Prop_lut6_I5_O)        0.045     2.993 r  GEN_VGA/INIT/R_i_1/O
                         net (fo=1, routed)           0.000     2.993    GEN_VGA/INIT/R_i_1_n_0
    SLICE_X5Y86          FDRE                                         r  GEN_VGA/INIT/R_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk25_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  top_clk (IN)
                         net (fo=0)                   0.000     0.000    top_clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  top_clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    top_clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  top_clk_IBUF_BUFG_inst/O
                         net (fo=129, routed)         0.903     2.068    GEN_VGA/CLK_GEN_PLL/inst/clk_in1
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -1.646     0.422 r  GEN_VGA/CLK_GEN_PLL/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.716     1.138    GEN_VGA/CLK_GEN_PLL/inst/clk25_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029     1.167 r  GEN_VGA/CLK_GEN_PLL/inst/clkout1_buf/O
                         net (fo=1, routed)           1.116     2.283    GEN_VGA/VGA_DRIVER/clk25
    SLICE_X52Y96         LUT2 (Prop_lut2_I1_O)        0.056     2.339 r  GEN_VGA/VGA_DRIVER/hsync_i_2/O
                         net (fo=1, routed)           0.299     2.638    GEN_VGA/VGA_DRIVER/clkout1_buf
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     2.667 r  GEN_VGA/VGA_DRIVER/clkout1_buf_BUFG_inst/O
                         net (fo=35, routed)          0.867     3.533    GEN_VGA/INIT/R_reg_0
    SLICE_X5Y86          FDRE                                         r  GEN_VGA/INIT/R_reg/C
                         clock pessimism             -0.883     2.650    
    SLICE_X5Y86          FDRE (Hold_fdre_C_D)         0.092     2.742    GEN_VGA/INIT/R_reg
  -------------------------------------------------------------------
                         required time                         -2.742    
                         arrival time                           2.993    
  -------------------------------------------------------------------
                         slack                                  0.251    

Slack (MET) :             0.255ns  (arrival time - required time)
  Source:                 GEN_VGA/VGA_DRIVER/vc_reg_reg[7]/C
                            (rising edge-triggered cell FDCE clocked by clk25_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            GEN_VGA/VGA_DRIVER/vc_reg_reg[8]/D
                            (rising edge-triggered cell FDCE clocked by clk25_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk25_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk25_clk_wiz_0 rise@0.000ns - clk25_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.362ns  (logic 0.183ns (50.505%)  route 0.179ns (49.495%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.540ns
    Source Clock Delay      (SCD):    2.654ns
    Clock Pessimism Removal (CPR):    0.886ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk25_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  top_clk (IN)
                         net (fo=0)                   0.000     0.000    top_clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  top_clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    top_clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  top_clk_IBUF_BUFG_inst/O
                         net (fo=129, routed)         0.629     1.549    GEN_VGA/CLK_GEN_PLL/inst/clk_in1
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -1.316     0.233 r  GEN_VGA/CLK_GEN_PLL/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.663     0.896    GEN_VGA/CLK_GEN_PLL/inst/clk25_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     0.922 r  GEN_VGA/CLK_GEN_PLL/inst/clkout1_buf/O
                         net (fo=1, routed)           0.795     1.716    GEN_VGA/VGA_DRIVER/clk25
    SLICE_X52Y96         LUT2 (Prop_lut2_I1_O)        0.045     1.761 r  GEN_VGA/VGA_DRIVER/hsync_i_2/O
                         net (fo=1, routed)           0.266     2.027    GEN_VGA/VGA_DRIVER/clkout1_buf
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     2.053 r  GEN_VGA/VGA_DRIVER/clkout1_buf_BUFG_inst/O
                         net (fo=35, routed)          0.601     2.654    GEN_VGA/VGA_DRIVER/clkout1_buf_BUFG
    SLICE_X3Y91          FDCE                                         r  GEN_VGA/VGA_DRIVER/vc_reg_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y91          FDCE (Prop_fdce_C_Q)         0.141     2.795 r  GEN_VGA/VGA_DRIVER/vc_reg_reg[7]/Q
                         net (fo=11, routed)          0.179     2.974    GEN_VGA/VGA_DRIVER/Q[7]
    SLICE_X3Y91          LUT5 (Prop_lut5_I1_O)        0.042     3.016 r  GEN_VGA/VGA_DRIVER/vc_reg[8]_i_1/O
                         net (fo=1, routed)           0.000     3.016    GEN_VGA/VGA_DRIVER/vc_reg[8]_i_1_n_0
    SLICE_X3Y91          FDCE                                         r  GEN_VGA/VGA_DRIVER/vc_reg_reg[8]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk25_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  top_clk (IN)
                         net (fo=0)                   0.000     0.000    top_clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  top_clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    top_clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  top_clk_IBUF_BUFG_inst/O
                         net (fo=129, routed)         0.903     2.068    GEN_VGA/CLK_GEN_PLL/inst/clk_in1
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -1.646     0.422 r  GEN_VGA/CLK_GEN_PLL/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.716     1.138    GEN_VGA/CLK_GEN_PLL/inst/clk25_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029     1.167 r  GEN_VGA/CLK_GEN_PLL/inst/clkout1_buf/O
                         net (fo=1, routed)           1.116     2.283    GEN_VGA/VGA_DRIVER/clk25
    SLICE_X52Y96         LUT2 (Prop_lut2_I1_O)        0.056     2.339 r  GEN_VGA/VGA_DRIVER/hsync_i_2/O
                         net (fo=1, routed)           0.299     2.638    GEN_VGA/VGA_DRIVER/clkout1_buf
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     2.667 r  GEN_VGA/VGA_DRIVER/clkout1_buf_BUFG_inst/O
                         net (fo=35, routed)          0.874     3.540    GEN_VGA/VGA_DRIVER/clkout1_buf_BUFG
    SLICE_X3Y91          FDCE                                         r  GEN_VGA/VGA_DRIVER/vc_reg_reg[8]/C
                         clock pessimism             -0.886     2.654    
    SLICE_X3Y91          FDCE (Hold_fdce_C_D)         0.107     2.761    GEN_VGA/VGA_DRIVER/vc_reg_reg[8]
  -------------------------------------------------------------------
                         required time                         -2.761    
                         arrival time                           3.016    
  -------------------------------------------------------------------
                         slack                                  0.255    

Slack (MET) :             0.261ns  (arrival time - required time)
  Source:                 GEN_VGA/VGA_DRIVER/vc_reg_reg[4]/C
                            (rising edge-triggered cell FDCE clocked by clk25_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            GEN_VGA/VGA_DRIVER/vc_reg_reg[4]/D
                            (rising edge-triggered cell FDCE clocked by clk25_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk25_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk25_clk_wiz_0 rise@0.000ns - clk25_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.382ns  (logic 0.209ns (54.753%)  route 0.173ns (45.247%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.541ns
    Source Clock Delay      (SCD):    2.655ns
    Clock Pessimism Removal (CPR):    0.886ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk25_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  top_clk (IN)
                         net (fo=0)                   0.000     0.000    top_clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  top_clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    top_clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  top_clk_IBUF_BUFG_inst/O
                         net (fo=129, routed)         0.629     1.549    GEN_VGA/CLK_GEN_PLL/inst/clk_in1
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -1.316     0.233 r  GEN_VGA/CLK_GEN_PLL/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.663     0.896    GEN_VGA/CLK_GEN_PLL/inst/clk25_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     0.922 r  GEN_VGA/CLK_GEN_PLL/inst/clkout1_buf/O
                         net (fo=1, routed)           0.795     1.716    GEN_VGA/VGA_DRIVER/clk25
    SLICE_X52Y96         LUT2 (Prop_lut2_I1_O)        0.045     1.761 r  GEN_VGA/VGA_DRIVER/hsync_i_2/O
                         net (fo=1, routed)           0.266     2.027    GEN_VGA/VGA_DRIVER/clkout1_buf
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     2.053 r  GEN_VGA/VGA_DRIVER/clkout1_buf_BUFG_inst/O
                         net (fo=35, routed)          0.602     2.655    GEN_VGA/VGA_DRIVER/clkout1_buf_BUFG
    SLICE_X2Y93          FDCE                                         r  GEN_VGA/VGA_DRIVER/vc_reg_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y93          FDCE (Prop_fdce_C_Q)         0.164     2.819 r  GEN_VGA/VGA_DRIVER/vc_reg_reg[4]/Q
                         net (fo=11, routed)          0.173     2.992    GEN_VGA/VGA_DRIVER/Q[4]
    SLICE_X2Y93          LUT6 (Prop_lut6_I0_O)        0.045     3.037 r  GEN_VGA/VGA_DRIVER/vc_reg[4]_i_1/O
                         net (fo=1, routed)           0.000     3.037    GEN_VGA/VGA_DRIVER/vc_reg[4]_i_1_n_0
    SLICE_X2Y93          FDCE                                         r  GEN_VGA/VGA_DRIVER/vc_reg_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk25_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  top_clk (IN)
                         net (fo=0)                   0.000     0.000    top_clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  top_clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    top_clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  top_clk_IBUF_BUFG_inst/O
                         net (fo=129, routed)         0.903     2.068    GEN_VGA/CLK_GEN_PLL/inst/clk_in1
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -1.646     0.422 r  GEN_VGA/CLK_GEN_PLL/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.716     1.138    GEN_VGA/CLK_GEN_PLL/inst/clk25_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029     1.167 r  GEN_VGA/CLK_GEN_PLL/inst/clkout1_buf/O
                         net (fo=1, routed)           1.116     2.283    GEN_VGA/VGA_DRIVER/clk25
    SLICE_X52Y96         LUT2 (Prop_lut2_I1_O)        0.056     2.339 r  GEN_VGA/VGA_DRIVER/hsync_i_2/O
                         net (fo=1, routed)           0.299     2.638    GEN_VGA/VGA_DRIVER/clkout1_buf
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     2.667 r  GEN_VGA/VGA_DRIVER/clkout1_buf_BUFG_inst/O
                         net (fo=35, routed)          0.875     3.541    GEN_VGA/VGA_DRIVER/clkout1_buf_BUFG
    SLICE_X2Y93          FDCE                                         r  GEN_VGA/VGA_DRIVER/vc_reg_reg[4]/C
                         clock pessimism             -0.886     2.655    
    SLICE_X2Y93          FDCE (Hold_fdce_C_D)         0.121     2.776    GEN_VGA/VGA_DRIVER/vc_reg_reg[4]
  -------------------------------------------------------------------
                         required time                         -2.776    
                         arrival time                           3.037    
  -------------------------------------------------------------------
                         slack                                  0.261    

Slack (MET) :             0.270ns  (arrival time - required time)
  Source:                 GEN_VGA/VGA_DRIVER/vc_reg_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by clk25_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            GEN_VGA/VGA_DRIVER/vc_reg_reg[3]/D
                            (rising edge-triggered cell FDCE clocked by clk25_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk25_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk25_clk_wiz_0 rise@0.000ns - clk25_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.378ns  (logic 0.186ns (49.162%)  route 0.192ns (50.838%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.017ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.540ns
    Source Clock Delay      (SCD):    2.653ns
    Clock Pessimism Removal (CPR):    0.870ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk25_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  top_clk (IN)
                         net (fo=0)                   0.000     0.000    top_clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  top_clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    top_clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  top_clk_IBUF_BUFG_inst/O
                         net (fo=129, routed)         0.629     1.549    GEN_VGA/CLK_GEN_PLL/inst/clk_in1
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -1.316     0.233 r  GEN_VGA/CLK_GEN_PLL/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.663     0.896    GEN_VGA/CLK_GEN_PLL/inst/clk25_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     0.922 r  GEN_VGA/CLK_GEN_PLL/inst/clkout1_buf/O
                         net (fo=1, routed)           0.795     1.716    GEN_VGA/VGA_DRIVER/clk25
    SLICE_X52Y96         LUT2 (Prop_lut2_I1_O)        0.045     1.761 r  GEN_VGA/VGA_DRIVER/hsync_i_2/O
                         net (fo=1, routed)           0.266     2.027    GEN_VGA/VGA_DRIVER/clkout1_buf
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     2.053 r  GEN_VGA/VGA_DRIVER/clkout1_buf_BUFG_inst/O
                         net (fo=35, routed)          0.600     2.653    GEN_VGA/VGA_DRIVER/clkout1_buf_BUFG
    SLICE_X3Y89          FDCE                                         r  GEN_VGA/VGA_DRIVER/vc_reg_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y89          FDCE (Prop_fdce_C_Q)         0.141     2.794 r  GEN_VGA/VGA_DRIVER/vc_reg_reg[0]/Q
                         net (fo=156, routed)         0.192     2.986    GEN_VGA/VGA_DRIVER/Q[0]
    SLICE_X3Y90          LUT5 (Prop_lut5_I3_O)        0.045     3.031 r  GEN_VGA/VGA_DRIVER/vc_reg[3]_i_1/O
                         net (fo=1, routed)           0.000     3.031    GEN_VGA/VGA_DRIVER/vc_reg[3]_i_1_n_0
    SLICE_X3Y90          FDCE                                         r  GEN_VGA/VGA_DRIVER/vc_reg_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk25_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  top_clk (IN)
                         net (fo=0)                   0.000     0.000    top_clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  top_clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    top_clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  top_clk_IBUF_BUFG_inst/O
                         net (fo=129, routed)         0.903     2.068    GEN_VGA/CLK_GEN_PLL/inst/clk_in1
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -1.646     0.422 r  GEN_VGA/CLK_GEN_PLL/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.716     1.138    GEN_VGA/CLK_GEN_PLL/inst/clk25_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029     1.167 r  GEN_VGA/CLK_GEN_PLL/inst/clkout1_buf/O
                         net (fo=1, routed)           1.116     2.283    GEN_VGA/VGA_DRIVER/clk25
    SLICE_X52Y96         LUT2 (Prop_lut2_I1_O)        0.056     2.339 r  GEN_VGA/VGA_DRIVER/hsync_i_2/O
                         net (fo=1, routed)           0.299     2.638    GEN_VGA/VGA_DRIVER/clkout1_buf
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     2.667 r  GEN_VGA/VGA_DRIVER/clkout1_buf_BUFG_inst/O
                         net (fo=35, routed)          0.874     3.540    GEN_VGA/VGA_DRIVER/clkout1_buf_BUFG
    SLICE_X3Y90          FDCE                                         r  GEN_VGA/VGA_DRIVER/vc_reg_reg[3]/C
                         clock pessimism             -0.870     2.670    
    SLICE_X3Y90          FDCE (Hold_fdce_C_D)         0.091     2.761    GEN_VGA/VGA_DRIVER/vc_reg_reg[3]
  -------------------------------------------------------------------
                         required time                         -2.761    
                         arrival time                           3.031    
  -------------------------------------------------------------------
                         slack                                  0.270    

Slack (MET) :             0.271ns  (arrival time - required time)
  Source:                 GEN_VGA/VGA_DRIVER/vc_reg_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by clk25_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            GEN_VGA/VGA_DRIVER/vc_reg_reg[0]/D
                            (rising edge-triggered cell FDCE clocked by clk25_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk25_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk25_clk_wiz_0 rise@0.000ns - clk25_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.376ns  (logic 0.183ns (48.734%)  route 0.193ns (51.266%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.539ns
    Source Clock Delay      (SCD):    2.653ns
    Clock Pessimism Removal (CPR):    0.886ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk25_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  top_clk (IN)
                         net (fo=0)                   0.000     0.000    top_clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  top_clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    top_clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  top_clk_IBUF_BUFG_inst/O
                         net (fo=129, routed)         0.629     1.549    GEN_VGA/CLK_GEN_PLL/inst/clk_in1
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -1.316     0.233 r  GEN_VGA/CLK_GEN_PLL/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.663     0.896    GEN_VGA/CLK_GEN_PLL/inst/clk25_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     0.922 r  GEN_VGA/CLK_GEN_PLL/inst/clkout1_buf/O
                         net (fo=1, routed)           0.795     1.716    GEN_VGA/VGA_DRIVER/clk25
    SLICE_X52Y96         LUT2 (Prop_lut2_I1_O)        0.045     1.761 r  GEN_VGA/VGA_DRIVER/hsync_i_2/O
                         net (fo=1, routed)           0.266     2.027    GEN_VGA/VGA_DRIVER/clkout1_buf
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     2.053 r  GEN_VGA/VGA_DRIVER/clkout1_buf_BUFG_inst/O
                         net (fo=35, routed)          0.600     2.653    GEN_VGA/VGA_DRIVER/clkout1_buf_BUFG
    SLICE_X3Y89          FDCE                                         r  GEN_VGA/VGA_DRIVER/vc_reg_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y89          FDCE (Prop_fdce_C_Q)         0.141     2.794 f  GEN_VGA/VGA_DRIVER/vc_reg_reg[0]/Q
                         net (fo=156, routed)         0.193     2.987    GEN_VGA/VGA_DRIVER/Q[0]
    SLICE_X3Y89          LUT2 (Prop_lut2_I0_O)        0.042     3.029 r  GEN_VGA/VGA_DRIVER/vc_reg[0]_i_1/O
                         net (fo=1, routed)           0.000     3.029    GEN_VGA/VGA_DRIVER/vc_reg[0]_i_1_n_0
    SLICE_X3Y89          FDCE                                         r  GEN_VGA/VGA_DRIVER/vc_reg_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk25_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  top_clk (IN)
                         net (fo=0)                   0.000     0.000    top_clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  top_clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    top_clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  top_clk_IBUF_BUFG_inst/O
                         net (fo=129, routed)         0.903     2.068    GEN_VGA/CLK_GEN_PLL/inst/clk_in1
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -1.646     0.422 r  GEN_VGA/CLK_GEN_PLL/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.716     1.138    GEN_VGA/CLK_GEN_PLL/inst/clk25_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029     1.167 r  GEN_VGA/CLK_GEN_PLL/inst/clkout1_buf/O
                         net (fo=1, routed)           1.116     2.283    GEN_VGA/VGA_DRIVER/clk25
    SLICE_X52Y96         LUT2 (Prop_lut2_I1_O)        0.056     2.339 r  GEN_VGA/VGA_DRIVER/hsync_i_2/O
                         net (fo=1, routed)           0.299     2.638    GEN_VGA/VGA_DRIVER/clkout1_buf
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     2.667 r  GEN_VGA/VGA_DRIVER/clkout1_buf_BUFG_inst/O
                         net (fo=35, routed)          0.873     3.539    GEN_VGA/VGA_DRIVER/clkout1_buf_BUFG
    SLICE_X3Y89          FDCE                                         r  GEN_VGA/VGA_DRIVER/vc_reg_reg[0]/C
                         clock pessimism             -0.886     2.653    
    SLICE_X3Y89          FDCE (Hold_fdce_C_D)         0.105     2.758    GEN_VGA/VGA_DRIVER/vc_reg_reg[0]
  -------------------------------------------------------------------
                         required time                         -2.758    
                         arrival time                           3.029    
  -------------------------------------------------------------------
                         slack                                  0.271    

Slack (MET) :             0.274ns  (arrival time - required time)
  Source:                 GEN_VGA/VGA_DRIVER/vc_reg_reg[7]/C
                            (rising edge-triggered cell FDCE clocked by clk25_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            GEN_VGA/VGA_DRIVER/vc_reg_reg[7]/D
                            (rising edge-triggered cell FDCE clocked by clk25_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk25_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk25_clk_wiz_0 rise@0.000ns - clk25_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.365ns  (logic 0.186ns (50.911%)  route 0.179ns (49.089%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.540ns
    Source Clock Delay      (SCD):    2.654ns
    Clock Pessimism Removal (CPR):    0.886ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk25_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  top_clk (IN)
                         net (fo=0)                   0.000     0.000    top_clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  top_clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    top_clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  top_clk_IBUF_BUFG_inst/O
                         net (fo=129, routed)         0.629     1.549    GEN_VGA/CLK_GEN_PLL/inst/clk_in1
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -1.316     0.233 r  GEN_VGA/CLK_GEN_PLL/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.663     0.896    GEN_VGA/CLK_GEN_PLL/inst/clk25_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     0.922 r  GEN_VGA/CLK_GEN_PLL/inst/clkout1_buf/O
                         net (fo=1, routed)           0.795     1.716    GEN_VGA/VGA_DRIVER/clk25
    SLICE_X52Y96         LUT2 (Prop_lut2_I1_O)        0.045     1.761 r  GEN_VGA/VGA_DRIVER/hsync_i_2/O
                         net (fo=1, routed)           0.266     2.027    GEN_VGA/VGA_DRIVER/clkout1_buf
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     2.053 r  GEN_VGA/VGA_DRIVER/clkout1_buf_BUFG_inst/O
                         net (fo=35, routed)          0.601     2.654    GEN_VGA/VGA_DRIVER/clkout1_buf_BUFG
    SLICE_X3Y91          FDCE                                         r  GEN_VGA/VGA_DRIVER/vc_reg_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y91          FDCE (Prop_fdce_C_Q)         0.141     2.795 r  GEN_VGA/VGA_DRIVER/vc_reg_reg[7]/Q
                         net (fo=11, routed)          0.179     2.974    GEN_VGA/VGA_DRIVER/Q[7]
    SLICE_X3Y91          LUT4 (Prop_lut4_I0_O)        0.045     3.019 r  GEN_VGA/VGA_DRIVER/vc_reg[7]_i_1/O
                         net (fo=1, routed)           0.000     3.019    GEN_VGA/VGA_DRIVER/vc_reg[7]_i_1_n_0
    SLICE_X3Y91          FDCE                                         r  GEN_VGA/VGA_DRIVER/vc_reg_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk25_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  top_clk (IN)
                         net (fo=0)                   0.000     0.000    top_clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  top_clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    top_clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  top_clk_IBUF_BUFG_inst/O
                         net (fo=129, routed)         0.903     2.068    GEN_VGA/CLK_GEN_PLL/inst/clk_in1
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -1.646     0.422 r  GEN_VGA/CLK_GEN_PLL/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.716     1.138    GEN_VGA/CLK_GEN_PLL/inst/clk25_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029     1.167 r  GEN_VGA/CLK_GEN_PLL/inst/clkout1_buf/O
                         net (fo=1, routed)           1.116     2.283    GEN_VGA/VGA_DRIVER/clk25
    SLICE_X52Y96         LUT2 (Prop_lut2_I1_O)        0.056     2.339 r  GEN_VGA/VGA_DRIVER/hsync_i_2/O
                         net (fo=1, routed)           0.299     2.638    GEN_VGA/VGA_DRIVER/clkout1_buf
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     2.667 r  GEN_VGA/VGA_DRIVER/clkout1_buf_BUFG_inst/O
                         net (fo=35, routed)          0.874     3.540    GEN_VGA/VGA_DRIVER/clkout1_buf_BUFG
    SLICE_X3Y91          FDCE                                         r  GEN_VGA/VGA_DRIVER/vc_reg_reg[7]/C
                         clock pessimism             -0.886     2.654    
    SLICE_X3Y91          FDCE (Hold_fdce_C_D)         0.091     2.745    GEN_VGA/VGA_DRIVER/vc_reg_reg[7]
  -------------------------------------------------------------------
                         required time                         -2.745    
                         arrival time                           3.019    
  -------------------------------------------------------------------
                         slack                                  0.274    

Slack (MET) :             0.275ns  (arrival time - required time)
  Source:                 GEN_VGA/VGA_DRIVER/vc_reg_reg[7]/C
                            (rising edge-triggered cell FDCE clocked by clk25_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            GEN_VGA/VGA_DRIVER/vc_reg_reg[9]/D
                            (rising edge-triggered cell FDCE clocked by clk25_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk25_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk25_clk_wiz_0 rise@0.000ns - clk25_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.367ns  (logic 0.186ns (50.634%)  route 0.181ns (49.366%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.540ns
    Source Clock Delay      (SCD):    2.654ns
    Clock Pessimism Removal (CPR):    0.886ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk25_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  top_clk (IN)
                         net (fo=0)                   0.000     0.000    top_clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  top_clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    top_clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  top_clk_IBUF_BUFG_inst/O
                         net (fo=129, routed)         0.629     1.549    GEN_VGA/CLK_GEN_PLL/inst/clk_in1
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -1.316     0.233 r  GEN_VGA/CLK_GEN_PLL/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.663     0.896    GEN_VGA/CLK_GEN_PLL/inst/clk25_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     0.922 r  GEN_VGA/CLK_GEN_PLL/inst/clkout1_buf/O
                         net (fo=1, routed)           0.795     1.716    GEN_VGA/VGA_DRIVER/clk25
    SLICE_X52Y96         LUT2 (Prop_lut2_I1_O)        0.045     1.761 r  GEN_VGA/VGA_DRIVER/hsync_i_2/O
                         net (fo=1, routed)           0.266     2.027    GEN_VGA/VGA_DRIVER/clkout1_buf
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     2.053 r  GEN_VGA/VGA_DRIVER/clkout1_buf_BUFG_inst/O
                         net (fo=35, routed)          0.601     2.654    GEN_VGA/VGA_DRIVER/clkout1_buf_BUFG
    SLICE_X3Y91          FDCE                                         r  GEN_VGA/VGA_DRIVER/vc_reg_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y91          FDCE (Prop_fdce_C_Q)         0.141     2.795 r  GEN_VGA/VGA_DRIVER/vc_reg_reg[7]/Q
                         net (fo=11, routed)          0.181     2.976    GEN_VGA/VGA_DRIVER/Q[7]
    SLICE_X3Y91          LUT6 (Prop_lut6_I4_O)        0.045     3.021 r  GEN_VGA/VGA_DRIVER/vc_reg[9]_i_1/O
                         net (fo=1, routed)           0.000     3.021    GEN_VGA/VGA_DRIVER/vc_reg[9]_i_1_n_0
    SLICE_X3Y91          FDCE                                         r  GEN_VGA/VGA_DRIVER/vc_reg_reg[9]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk25_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  top_clk (IN)
                         net (fo=0)                   0.000     0.000    top_clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  top_clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    top_clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  top_clk_IBUF_BUFG_inst/O
                         net (fo=129, routed)         0.903     2.068    GEN_VGA/CLK_GEN_PLL/inst/clk_in1
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -1.646     0.422 r  GEN_VGA/CLK_GEN_PLL/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.716     1.138    GEN_VGA/CLK_GEN_PLL/inst/clk25_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029     1.167 r  GEN_VGA/CLK_GEN_PLL/inst/clkout1_buf/O
                         net (fo=1, routed)           1.116     2.283    GEN_VGA/VGA_DRIVER/clk25
    SLICE_X52Y96         LUT2 (Prop_lut2_I1_O)        0.056     2.339 r  GEN_VGA/VGA_DRIVER/hsync_i_2/O
                         net (fo=1, routed)           0.299     2.638    GEN_VGA/VGA_DRIVER/clkout1_buf
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     2.667 r  GEN_VGA/VGA_DRIVER/clkout1_buf_BUFG_inst/O
                         net (fo=35, routed)          0.874     3.540    GEN_VGA/VGA_DRIVER/clkout1_buf_BUFG
    SLICE_X3Y91          FDCE                                         r  GEN_VGA/VGA_DRIVER/vc_reg_reg[9]/C
                         clock pessimism             -0.886     2.654    
    SLICE_X3Y91          FDCE (Hold_fdce_C_D)         0.092     2.746    GEN_VGA/VGA_DRIVER/vc_reg_reg[9]
  -------------------------------------------------------------------
                         required time                         -2.746    
                         arrival time                           3.021    
  -------------------------------------------------------------------
                         slack                                  0.275    

Slack (MET) :             0.276ns  (arrival time - required time)
  Source:                 GEN_VGA/VGA_DRIVER/hc_reg_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by clk25_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            GEN_VGA/VGA_DRIVER/hc_reg_reg[4]/D
                            (rising edge-triggered cell FDCE clocked by clk25_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk25_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk25_clk_wiz_0 rise@0.000ns - clk25_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.383ns  (logic 0.227ns (59.280%)  route 0.156ns (40.720%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.536ns
    Source Clock Delay      (SCD):    2.652ns
    Clock Pessimism Removal (CPR):    0.868ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk25_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  top_clk (IN)
                         net (fo=0)                   0.000     0.000    top_clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  top_clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    top_clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  top_clk_IBUF_BUFG_inst/O
                         net (fo=129, routed)         0.629     1.549    GEN_VGA/CLK_GEN_PLL/inst/clk_in1
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -1.316     0.233 r  GEN_VGA/CLK_GEN_PLL/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.663     0.896    GEN_VGA/CLK_GEN_PLL/inst/clk25_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     0.922 r  GEN_VGA/CLK_GEN_PLL/inst/clkout1_buf/O
                         net (fo=1, routed)           0.795     1.716    GEN_VGA/VGA_DRIVER/clk25
    SLICE_X52Y96         LUT2 (Prop_lut2_I1_O)        0.045     1.761 r  GEN_VGA/VGA_DRIVER/hsync_i_2/O
                         net (fo=1, routed)           0.266     2.027    GEN_VGA/VGA_DRIVER/clkout1_buf
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     2.053 r  GEN_VGA/VGA_DRIVER/clkout1_buf_BUFG_inst/O
                         net (fo=35, routed)          0.599     2.652    GEN_VGA/VGA_DRIVER/clkout1_buf_BUFG
    SLICE_X4Y89          FDCE                                         r  GEN_VGA/VGA_DRIVER/hc_reg_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y89          FDCE (Prop_fdce_C_Q)         0.128     2.780 r  GEN_VGA/VGA_DRIVER/hc_reg_reg[1]/Q
                         net (fo=13, routed)          0.156     2.936    GEN_VGA/VGA_DRIVER/hc_reg_reg[9]_0[1]
    SLICE_X4Y88          LUT6 (Prop_lut6_I3_O)        0.099     3.035 r  GEN_VGA/VGA_DRIVER/hc_reg[4]_i_1/O
                         net (fo=1, routed)           0.000     3.035    GEN_VGA/VGA_DRIVER/hc_reg[4]_i_1_n_0
    SLICE_X4Y88          FDCE                                         r  GEN_VGA/VGA_DRIVER/hc_reg_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk25_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  top_clk (IN)
                         net (fo=0)                   0.000     0.000    top_clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  top_clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    top_clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  top_clk_IBUF_BUFG_inst/O
                         net (fo=129, routed)         0.903     2.068    GEN_VGA/CLK_GEN_PLL/inst/clk_in1
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -1.646     0.422 r  GEN_VGA/CLK_GEN_PLL/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.716     1.138    GEN_VGA/CLK_GEN_PLL/inst/clk25_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029     1.167 r  GEN_VGA/CLK_GEN_PLL/inst/clkout1_buf/O
                         net (fo=1, routed)           1.116     2.283    GEN_VGA/VGA_DRIVER/clk25
    SLICE_X52Y96         LUT2 (Prop_lut2_I1_O)        0.056     2.339 r  GEN_VGA/VGA_DRIVER/hsync_i_2/O
                         net (fo=1, routed)           0.299     2.638    GEN_VGA/VGA_DRIVER/clkout1_buf
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     2.667 r  GEN_VGA/VGA_DRIVER/clkout1_buf_BUFG_inst/O
                         net (fo=35, routed)          0.870     3.536    GEN_VGA/VGA_DRIVER/clkout1_buf_BUFG
    SLICE_X4Y88          FDCE                                         r  GEN_VGA/VGA_DRIVER/hc_reg_reg[4]/C
                         clock pessimism             -0.868     2.668    
    SLICE_X4Y88          FDCE (Hold_fdce_C_D)         0.091     2.759    GEN_VGA/VGA_DRIVER/hc_reg_reg[4]
  -------------------------------------------------------------------
                         required time                         -2.759    
                         arrival time                           3.035    
  -------------------------------------------------------------------
                         slack                                  0.276    

Slack (MET) :             0.292ns  (arrival time - required time)
  Source:                 GEN_VGA/VGA_DRIVER/vc_reg_reg[5]/C
                            (rising edge-triggered cell FDCE clocked by clk25_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            GEN_VGA/VGA_DRIVER/vc_reg_reg[6]/D
                            (rising edge-triggered cell FDCE clocked by clk25_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk25_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk25_clk_wiz_0 rise@0.000ns - clk25_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.412ns  (logic 0.209ns (50.747%)  route 0.203ns (49.253%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.541ns
    Source Clock Delay      (SCD):    2.655ns
    Clock Pessimism Removal (CPR):    0.886ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk25_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  top_clk (IN)
                         net (fo=0)                   0.000     0.000    top_clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  top_clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    top_clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  top_clk_IBUF_BUFG_inst/O
                         net (fo=129, routed)         0.629     1.549    GEN_VGA/CLK_GEN_PLL/inst/clk_in1
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -1.316     0.233 r  GEN_VGA/CLK_GEN_PLL/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.663     0.896    GEN_VGA/CLK_GEN_PLL/inst/clk25_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     0.922 r  GEN_VGA/CLK_GEN_PLL/inst/clkout1_buf/O
                         net (fo=1, routed)           0.795     1.716    GEN_VGA/VGA_DRIVER/clk25
    SLICE_X52Y96         LUT2 (Prop_lut2_I1_O)        0.045     1.761 r  GEN_VGA/VGA_DRIVER/hsync_i_2/O
                         net (fo=1, routed)           0.266     2.027    GEN_VGA/VGA_DRIVER/clkout1_buf
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     2.053 r  GEN_VGA/VGA_DRIVER/clkout1_buf_BUFG_inst/O
                         net (fo=35, routed)          0.602     2.655    GEN_VGA/VGA_DRIVER/clkout1_buf_BUFG
    SLICE_X2Y93          FDCE                                         r  GEN_VGA/VGA_DRIVER/vc_reg_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y93          FDCE (Prop_fdce_C_Q)         0.164     2.819 r  GEN_VGA/VGA_DRIVER/vc_reg_reg[5]/Q
                         net (fo=11, routed)          0.203     3.022    GEN_VGA/VGA_DRIVER/Q[5]
    SLICE_X2Y93          LUT6 (Prop_lut6_I1_O)        0.045     3.067 r  GEN_VGA/VGA_DRIVER/vc_reg[6]_i_1/O
                         net (fo=1, routed)           0.000     3.067    GEN_VGA/VGA_DRIVER/vc_reg[6]_i_1_n_0
    SLICE_X2Y93          FDCE                                         r  GEN_VGA/VGA_DRIVER/vc_reg_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk25_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  top_clk (IN)
                         net (fo=0)                   0.000     0.000    top_clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  top_clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    top_clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  top_clk_IBUF_BUFG_inst/O
                         net (fo=129, routed)         0.903     2.068    GEN_VGA/CLK_GEN_PLL/inst/clk_in1
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -1.646     0.422 r  GEN_VGA/CLK_GEN_PLL/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.716     1.138    GEN_VGA/CLK_GEN_PLL/inst/clk25_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029     1.167 r  GEN_VGA/CLK_GEN_PLL/inst/clkout1_buf/O
                         net (fo=1, routed)           1.116     2.283    GEN_VGA/VGA_DRIVER/clk25
    SLICE_X52Y96         LUT2 (Prop_lut2_I1_O)        0.056     2.339 r  GEN_VGA/VGA_DRIVER/hsync_i_2/O
                         net (fo=1, routed)           0.299     2.638    GEN_VGA/VGA_DRIVER/clkout1_buf
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     2.667 r  GEN_VGA/VGA_DRIVER/clkout1_buf_BUFG_inst/O
                         net (fo=35, routed)          0.875     3.541    GEN_VGA/VGA_DRIVER/clkout1_buf_BUFG
    SLICE_X2Y93          FDCE                                         r  GEN_VGA/VGA_DRIVER/vc_reg_reg[6]/C
                         clock pessimism             -0.886     2.655    
    SLICE_X2Y93          FDCE (Hold_fdce_C_D)         0.120     2.775    GEN_VGA/VGA_DRIVER/vc_reg_reg[6]
  -------------------------------------------------------------------
                         required time                         -2.775    
                         arrival time                           3.067    
  -------------------------------------------------------------------
                         slack                                  0.292    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk25_clk_wiz_0
Waveform(ns):       { 0.000 20.000 }
Period(ns):         40.000
Sources:            { GEN_VGA/CLK_GEN_PLL/inst/plle2_adv_inst/CLKOUT0 }

Check Type        Corner  Lib Pin            Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location        Pin
Min Period        n/a     BUFG/I             n/a            2.155         40.000      37.845     BUFGCTRL_X0Y2   GEN_VGA/CLK_GEN_PLL/inst/clkout1_buf/I
Min Period        n/a     BUFG/I             n/a            2.155         40.000      37.845     BUFGCTRL_X0Y0   GEN_VGA/VGA_DRIVER/clkout1_buf_BUFG_inst/I
Min Period        n/a     PLLE2_ADV/CLKOUT0  n/a            1.249         40.000      38.751     PLLE2_ADV_X0Y0  GEN_VGA/CLK_GEN_PLL/inst/plle2_adv_inst/CLKOUT0
Min Period        n/a     FDCE/C             n/a            1.000         40.000      39.000     SLICE_X7Y94     GEN_VGA/INIT/red_reg[2]/C
Min Period        n/a     FDCE/C             n/a            1.000         40.000      39.000     SLICE_X7Y94     GEN_VGA/INIT/red_reg[2]_lopt_replica/C
Min Period        n/a     FDCE/C             n/a            1.000         40.000      39.000     SLICE_X6Y94     GEN_VGA/INIT/red_reg[2]_lopt_replica_6/C
Min Period        n/a     FDCE/C             n/a            1.000         40.000      39.000     SLICE_X6Y94     GEN_VGA/INIT/red_reg[2]_lopt_replica_7/C
Min Period        n/a     FDCE/C             n/a            1.000         40.000      39.000     SLICE_X5Y94     GEN_VGA/INIT/red_reg[2]_lopt_replica_8/C
Min Period        n/a     FDCE/C             n/a            1.000         40.000      39.000     SLICE_X3Y92     GEN_VGA/INIT/spriteon_reg/C
Min Period        n/a     FDCE/C             n/a            1.000         40.000      39.000     SLICE_X4Y89     GEN_VGA/VGA_DRIVER/hc_reg_reg[0]/C
Max Period        n/a     PLLE2_ADV/CLKOUT0  n/a            160.000       40.000      120.000    PLLE2_ADV_X0Y0  GEN_VGA/CLK_GEN_PLL/inst/plle2_adv_inst/CLKOUT0
Low Pulse Width   Fast    FDCE/C             n/a            0.500         20.000      19.500     SLICE_X7Y94     GEN_VGA/INIT/red_reg[2]/C
Low Pulse Width   Fast    FDCE/C             n/a            0.500         20.000      19.500     SLICE_X7Y94     GEN_VGA/INIT/red_reg[2]_lopt_replica/C
Low Pulse Width   Fast    FDCE/C             n/a            0.500         20.000      19.500     SLICE_X6Y94     GEN_VGA/INIT/red_reg[2]_lopt_replica_6/C
Low Pulse Width   Fast    FDCE/C             n/a            0.500         20.000      19.500     SLICE_X6Y94     GEN_VGA/INIT/red_reg[2]_lopt_replica_7/C
Low Pulse Width   Fast    FDCE/C             n/a            0.500         20.000      19.500     SLICE_X5Y94     GEN_VGA/INIT/red_reg[2]_lopt_replica_8/C
Low Pulse Width   Fast    FDCE/C             n/a            0.500         20.000      19.500     SLICE_X3Y92     GEN_VGA/INIT/spriteon_reg/C
Low Pulse Width   Fast    FDCE/C             n/a            0.500         20.000      19.500     SLICE_X4Y89     GEN_VGA/VGA_DRIVER/hc_reg_reg[0]/C
Low Pulse Width   Fast    FDCE/C             n/a            0.500         20.000      19.500     SLICE_X4Y89     GEN_VGA/VGA_DRIVER/hc_reg_reg[1]/C
Low Pulse Width   Fast    FDCE/C             n/a            0.500         20.000      19.500     SLICE_X4Y89     GEN_VGA/VGA_DRIVER/hc_reg_reg[2]/C
Low Pulse Width   Fast    FDCE/C             n/a            0.500         20.000      19.500     SLICE_X4Y89     GEN_VGA/VGA_DRIVER/hc_reg_reg[3]/C
High Pulse Width  Slow    FDCE/C             n/a            0.500         20.000      19.500     SLICE_X7Y94     GEN_VGA/INIT/red_reg[2]/C
High Pulse Width  Slow    FDCE/C             n/a            0.500         20.000      19.500     SLICE_X7Y94     GEN_VGA/INIT/red_reg[2]_lopt_replica/C
High Pulse Width  Slow    FDCE/C             n/a            0.500         20.000      19.500     SLICE_X6Y94     GEN_VGA/INIT/red_reg[2]_lopt_replica_6/C
High Pulse Width  Slow    FDCE/C             n/a            0.500         20.000      19.500     SLICE_X6Y94     GEN_VGA/INIT/red_reg[2]_lopt_replica_7/C
High Pulse Width  Slow    FDCE/C             n/a            0.500         20.000      19.500     SLICE_X5Y94     GEN_VGA/INIT/red_reg[2]_lopt_replica_8/C
High Pulse Width  Slow    FDCE/C             n/a            0.500         20.000      19.500     SLICE_X3Y92     GEN_VGA/INIT/spriteon_reg/C
High Pulse Width  Slow    FDCE/C             n/a            0.500         20.000      19.500     SLICE_X4Y89     GEN_VGA/VGA_DRIVER/hc_reg_reg[0]/C
High Pulse Width  Slow    FDCE/C             n/a            0.500         20.000      19.500     SLICE_X4Y89     GEN_VGA/VGA_DRIVER/hc_reg_reg[1]/C
High Pulse Width  Slow    FDCE/C             n/a            0.500         20.000      19.500     SLICE_X4Y89     GEN_VGA/VGA_DRIVER/hc_reg_reg[2]/C
High Pulse Width  Slow    FDCE/C             n/a            0.500         20.000      19.500     SLICE_X4Y89     GEN_VGA/VGA_DRIVER/hc_reg_reg[3]/C



---------------------------------------------------------------------------------------------------
From Clock:  clkfbout_clk_wiz_0
  To Clock:  clkfbout_clk_wiz_0

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        7.845ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clkfbout_clk_wiz_0
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { GEN_VGA/CLK_GEN_PLL/inst/plle2_adv_inst/CLKFBOUT }

Check Type  Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location        Pin
Min Period  n/a     BUFG/I              n/a            2.155         10.000      7.845      BUFGCTRL_X0Y1   GEN_VGA/CLK_GEN_PLL/inst/clkf_buf/I
Min Period  n/a     PLLE2_ADV/CLKFBOUT  n/a            1.249         10.000      8.751      PLLE2_ADV_X0Y0  GEN_VGA/CLK_GEN_PLL/inst/plle2_adv_inst/CLKFBOUT
Min Period  n/a     PLLE2_ADV/CLKFBIN   n/a            1.249         10.000      8.751      PLLE2_ADV_X0Y0  GEN_VGA/CLK_GEN_PLL/inst/plle2_adv_inst/CLKFBIN
Max Period  n/a     PLLE2_ADV/CLKFBIN   n/a            52.633        10.000      42.633     PLLE2_ADV_X0Y0  GEN_VGA/CLK_GEN_PLL/inst/plle2_adv_inst/CLKFBIN
Max Period  n/a     PLLE2_ADV/CLKFBOUT  n/a            160.000       10.000      150.000    PLLE2_ADV_X0Y0  GEN_VGA/CLK_GEN_PLL/inst/plle2_adv_inst/CLKFBOUT



---------------------------------------------------------------------------------------------------
From Clock:  sys_clk_pin
  To Clock:  clk25_clk_wiz_0

Setup :            0  Failing Endpoints,  Worst Slack        3.492ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.182ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             3.492ns  (required time - arrival time)
  Source:                 GEN_TOP_CONV/data_reg[18]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            GEN_VGA/INIT/R_reg/D
                            (rising edge-triggered cell FDRE clocked by clk25_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk25_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk25_clk_wiz_0 rise@40.000ns - sys_clk_pin rise@30.000ns)
  Data Path Delay:        9.154ns  (logic 1.530ns (16.715%)  route 7.624ns (83.285%))
  Logic Levels:           6  (LUT5=1 LUT6=4 MUXF7=1)
  Clock Path Skew:        2.828ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    7.891ns = ( 47.891 - 40.000 ) 
    Source Clock Delay      (SCD):    5.243ns = ( 35.243 - 30.000 ) 
    Clock Pessimism Removal (CPR):    0.180ns
  Clock Uncertainty:      0.214ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.186ns
    Phase Error              (PE):    0.114ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                     30.000    30.000 r  
    E3                                                0.000    30.000 r  top_clk (IN)
                         net (fo=0)                   0.000    30.000    top_clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482    31.482 r  top_clk_IBUF_inst/O
                         net (fo=1, routed)           2.025    33.506    top_clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    33.602 r  top_clk_IBUF_BUFG_inst/O
                         net (fo=129, routed)         1.640    35.243    GEN_TOP_CONV/top_clk_IBUF_BUFG
    SLICE_X10Y84         FDRE                                         r  GEN_TOP_CONV/data_reg[18]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X10Y84         FDRE (Prop_fdre_C_Q)         0.518    35.761 r  GEN_TOP_CONV/data_reg[18]/Q
                         net (fo=10, routed)          2.080    37.841    GEN_TOP_CONV/data_reg[2]_0[42]
    SLICE_X10Y83         LUT6 (Prop_lut6_I0_O)        0.124    37.965 r  GEN_TOP_CONV/R_i_167/O
                         net (fo=2, routed)           1.631    39.596    GEN_TOP_CONV/R_i_167_n_0
    SLICE_X11Y83         LUT6 (Prop_lut6_I0_O)        0.124    39.720 r  GEN_TOP_CONV/R_i_61/O
                         net (fo=1, routed)           1.510    41.230    GEN_TOP_CONV/R_i_61_n_0
    SLICE_X5Y83          LUT5 (Prop_lut5_I3_O)        0.124    41.354 r  GEN_TOP_CONV/R_i_22/O
                         net (fo=1, routed)           1.271    42.625    GEN_VGA/INIT/R_reg_i_3_1
    SLICE_X5Y85          LUT6 (Prop_lut6_I5_O)        0.124    42.749 r  GEN_VGA/INIT/R_i_7/O
                         net (fo=1, routed)           0.000    42.749    GEN_VGA/INIT/R_i_7_n_0
    SLICE_X5Y85          MUXF7 (Prop_muxf7_I1_O)      0.217    42.966 r  GEN_VGA/INIT/R_reg_i_3/O
                         net (fo=1, routed)           1.131    44.097    GEN_VGA/INIT/R_reg_i_3_n_0
    SLICE_X5Y86          LUT6 (Prop_lut6_I2_O)        0.299    44.396 r  GEN_VGA/INIT/R_i_1/O
                         net (fo=1, routed)           0.000    44.396    GEN_VGA/INIT/R_i_1_n_0
    SLICE_X5Y86          FDRE                                         r  GEN_VGA/INIT/R_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk25_clk_wiz_0 rise edge)
                                                     40.000    40.000 r  
    E3                                                0.000    40.000 r  top_clk (IN)
                         net (fo=0)                   0.000    40.000    top_clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411    41.411 r  top_clk_IBUF_inst/O
                         net (fo=1, routed)           1.920    43.331    top_clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    43.422 r  top_clk_IBUF_BUFG_inst/O
                         net (fo=129, routed)         1.705    45.127    GEN_VGA/CLK_GEN_PLL/inst/clk_in1
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -3.711    41.416 r  GEN_VGA/CLK_GEN_PLL/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.918    43.334    GEN_VGA/CLK_GEN_PLL/inst/clk25_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091    43.425 r  GEN_VGA/CLK_GEN_PLL/inst/clkout1_buf/O
                         net (fo=1, routed)           2.041    45.467    GEN_VGA/VGA_DRIVER/clk25
    SLICE_X52Y96         LUT2 (Prop_lut2_I1_O)        0.100    45.567 r  GEN_VGA/VGA_DRIVER/hsync_i_2/O
                         net (fo=1, routed)           0.638    46.205    GEN_VGA/VGA_DRIVER/clkout1_buf
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    46.296 r  GEN_VGA/VGA_DRIVER/clkout1_buf_BUFG_inst/O
                         net (fo=35, routed)          1.595    47.891    GEN_VGA/INIT/R_reg_0
    SLICE_X5Y86          FDRE                                         r  GEN_VGA/INIT/R_reg/C
                         clock pessimism              0.180    48.071    
                         clock uncertainty           -0.214    47.858    
    SLICE_X5Y86          FDRE (Setup_fdre_C_D)        0.031    47.889    GEN_VGA/INIT/R_reg
  -------------------------------------------------------------------
                         required time                         47.889    
                         arrival time                         -44.396    
  -------------------------------------------------------------------
                         slack                                  3.492    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.182ns  (arrival time - required time)
  Source:                 GEN_TOP_CONV/data_reg[51]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            GEN_VGA/INIT/R_reg/D
                            (rising edge-triggered cell FDRE clocked by clk25_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk25_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk25_clk_wiz_0 rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        2.285ns  (logic 0.552ns (24.155%)  route 1.733ns (75.845%))
  Logic Levels:           6  (LUT6=3 MUXF7=2 MUXF8=1)
  Clock Path Skew:        1.798ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.533ns
    Source Clock Delay      (SCD):    1.490ns
    Clock Pessimism Removal (CPR):    0.245ns
  Clock Uncertainty:      0.214ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.186ns
    Phase Error              (PE):    0.114ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  top_clk (IN)
                         net (fo=0)                   0.000     0.000    top_clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  top_clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    top_clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  top_clk_IBUF_BUFG_inst/O
                         net (fo=129, routed)         0.571     1.490    GEN_TOP_CONV/top_clk_IBUF_BUFG
    SLICE_X11Y86         FDRE                                         r  GEN_TOP_CONV/data_reg[51]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X11Y86         FDRE (Prop_fdre_C_Q)         0.141     1.631 r  GEN_TOP_CONV/data_reg[51]/Q
                         net (fo=4, routed)           0.449     2.080    GEN_TOP_CONV/data_reg[2]_0[13]
    SLICE_X9Y85          LUT6 (Prop_lut6_I4_O)        0.045     2.125 r  GEN_TOP_CONV/R_i_76/O
                         net (fo=1, routed)           0.000     2.125    GEN_VGA/INIT/R_reg_i_9_3
    SLICE_X9Y85          MUXF7 (Prop_muxf7_I1_O)      0.065     2.190 r  GEN_VGA/INIT/R_reg_i_27/O
                         net (fo=1, routed)           0.000     2.190    GEN_VGA/INIT/R_reg_i_27_n_0
    SLICE_X9Y85          MUXF8 (Prop_muxf8_I1_O)      0.019     2.209 r  GEN_VGA/INIT/R_reg_i_9/O
                         net (fo=1, routed)           0.673     2.883    GEN_VGA/INIT/R_reg_i_9_n_0
    SLICE_X5Y86          LUT6 (Prop_lut6_I1_O)        0.112     2.995 r  GEN_VGA/INIT/R_i_4/O
                         net (fo=1, routed)           0.000     2.995    GEN_VGA/INIT/R_i_4_n_0
    SLICE_X5Y86          MUXF7 (Prop_muxf7_I0_O)      0.062     3.057 r  GEN_VGA/INIT/R_reg_i_2/O
                         net (fo=1, routed)           0.611     3.668    GEN_VGA/INIT/R_reg_i_2_n_0
    SLICE_X5Y86          LUT6 (Prop_lut6_I0_O)        0.108     3.776 r  GEN_VGA/INIT/R_i_1/O
                         net (fo=1, routed)           0.000     3.776    GEN_VGA/INIT/R_i_1_n_0
    SLICE_X5Y86          FDRE                                         r  GEN_VGA/INIT/R_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk25_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  top_clk (IN)
                         net (fo=0)                   0.000     0.000    top_clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  top_clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    top_clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  top_clk_IBUF_BUFG_inst/O
                         net (fo=129, routed)         0.903     2.068    GEN_VGA/CLK_GEN_PLL/inst/clk_in1
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -1.646     0.422 r  GEN_VGA/CLK_GEN_PLL/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.716     1.138    GEN_VGA/CLK_GEN_PLL/inst/clk25_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029     1.167 r  GEN_VGA/CLK_GEN_PLL/inst/clkout1_buf/O
                         net (fo=1, routed)           1.116     2.283    GEN_VGA/VGA_DRIVER/clk25
    SLICE_X52Y96         LUT2 (Prop_lut2_I1_O)        0.056     2.339 r  GEN_VGA/VGA_DRIVER/hsync_i_2/O
                         net (fo=1, routed)           0.299     2.638    GEN_VGA/VGA_DRIVER/clkout1_buf
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     2.667 r  GEN_VGA/VGA_DRIVER/clkout1_buf_BUFG_inst/O
                         net (fo=35, routed)          0.867     3.533    GEN_VGA/INIT/R_reg_0
    SLICE_X5Y86          FDRE                                         r  GEN_VGA/INIT/R_reg/C
                         clock pessimism             -0.245     3.288    
                         clock uncertainty            0.214     3.502    
    SLICE_X5Y86          FDRE (Hold_fdre_C_D)         0.092     3.594    GEN_VGA/INIT/R_reg
  -------------------------------------------------------------------
                         required time                         -3.594    
                         arrival time                           3.776    
  -------------------------------------------------------------------
                         slack                                  0.182    





