\hypertarget{group__RTEMSBSPsM68kUC5282}{}\section{u\+C5282}
\label{group__RTEMSBSPsM68kUC5282}\index{uC5282@{uC5282}}


u\+C5282 Board Support Package.  


\subsection*{Files}
\begin{DoxyCompactItemize}
\item 
file \mbox{\hyperlink{bsps_2m68k_2uC5282_2include_2bsp_8h}{bsp.\+h}}
\begin{DoxyCompactList}\small\item\em Global B\+SP definitions. \end{DoxyCompactList}\end{DoxyCompactItemize}
\subsection*{Data Structures}
\begin{DoxyCompactItemize}
\item 
struct \mbox{\hyperlink{structbsp__mnode__t}{bsp\+\_\+mnode\+\_\+t}}
\item 
struct \mbox{\hyperlink{structmcf5282BufferDescriptor__}{mcf5282\+Buffer\+Descriptor\+\_\+}}
\end{DoxyCompactItemize}
\subsection*{Macros}
\begin{DoxyCompactItemize}
\item 
\#define \mbox{\hyperlink{group__RTEMSBSPsM68kUC5282_ga8929b963b687e75af2467c8551c91cb0}{R\+T\+E\+M\+S\+\_\+\+M\+C\+F5282\+\_\+\+B\+S\+P\+\_\+\+E\+N\+A\+B\+L\+E\+\_\+\+D\+A\+T\+A\+\_\+\+C\+A\+C\+HE}}
\item 
\mbox{\Hypertarget{group__RTEMSBSPsM68kUC5282_ga86d4f9aa98431100692e31068070a8df}\label{group__RTEMSBSPsM68kUC5282_ga86d4f9aa98431100692e31068070a8df}} 
\#define {\bfseries R\+T\+E\+M\+S\+\_\+\+B\+S\+P\+\_\+\+N\+E\+T\+W\+O\+R\+K\+\_\+\+D\+R\+I\+V\+E\+R\+\_\+\+N\+A\+ME}~\char`\"{}fs1\char`\"{}
\item 
\mbox{\Hypertarget{group__RTEMSBSPsM68kUC5282_gadde0d66aef9442971dde465292ac14e6}\label{group__RTEMSBSPsM68kUC5282_gadde0d66aef9442971dde465292ac14e6}} 
\#define {\bfseries R\+T\+E\+M\+S\+\_\+\+B\+S\+P\+\_\+\+N\+E\+T\+W\+O\+R\+K\+\_\+\+D\+R\+I\+V\+E\+R\+\_\+\+A\+T\+T\+A\+CH}~rtems\+\_\+fec\+\_\+driver\+\_\+attach
\item 
\#define \mbox{\hyperlink{group__RTEMSBSPsM68kUC5282_ga0859abd84f64f7f09ad95a4079b06f41}{C\+O\+N\+S\+O\+L\+E\+\_\+\+P\+O\+RT}}~0
\item 
\mbox{\Hypertarget{group__RTEMSBSPsM68kUC5282_gab5271bc7b15db3fa9c8ec3e4e46a1a68}\label{group__RTEMSBSPsM68kUC5282_gab5271bc7b15db3fa9c8ec3e4e46a1a68}} 
\#define {\bfseries R\+T\+E\+M\+S\+\_\+\+B\+S\+P\+\_\+\+P\+G\+M\+\_\+\+E\+R\+A\+S\+E\+\_\+\+F\+I\+R\+ST}~0x1
\item 
\mbox{\Hypertarget{group__RTEMSBSPsM68kUC5282_ga150d49eb9bfeae7a03f3b609401db518}\label{group__RTEMSBSPsM68kUC5282_ga150d49eb9bfeae7a03f3b609401db518}} 
\#define {\bfseries R\+T\+E\+M\+S\+\_\+\+B\+S\+P\+\_\+\+P\+G\+M\+\_\+\+R\+E\+S\+E\+T\+\_\+\+A\+F\+T\+ER}~0x2
\item 
\mbox{\Hypertarget{group__RTEMSBSPsM68kUC5282_gaf3ffbcb36d74a4183966c323341a7604}\label{group__RTEMSBSPsM68kUC5282_gaf3ffbcb36d74a4183966c323341a7604}} 
\#define {\bfseries R\+T\+E\+M\+S\+\_\+\+B\+S\+P\+\_\+\+P\+G\+M\+\_\+\+E\+X\+E\+C\+\_\+\+A\+F\+T\+ER}~0x4
\item 
\mbox{\Hypertarget{group__RTEMSBSPsM68kUC5282_ga090e8e8f854e6ac6860a389d1abfe054}\label{group__RTEMSBSPsM68kUC5282_ga090e8e8f854e6ac6860a389d1abfe054}} 
\#define {\bfseries R\+T\+E\+M\+S\+\_\+\+B\+S\+P\+\_\+\+P\+G\+M\+\_\+\+H\+A\+L\+T\+\_\+\+A\+F\+T\+ER}~0x8
\item 
\mbox{\Hypertarget{group__RTEMSBSPsM68kUC5282_gad112ebc14ecfb90715c07100a7eadb07}\label{group__RTEMSBSPsM68kUC5282_gad112ebc14ecfb90715c07100a7eadb07}} 
\#define {\bfseries F\+E\+C\+\_\+\+I\+R\+Q\+\_\+\+L\+E\+V\+EL}~4
\item 
\mbox{\Hypertarget{group__RTEMSBSPsM68kUC5282_gaf431aa7fcab6144223fd91d6fa311325}\label{group__RTEMSBSPsM68kUC5282_gaf431aa7fcab6144223fd91d6fa311325}} 
\#define {\bfseries F\+E\+C\+\_\+\+I\+R\+Q\+\_\+\+R\+X\+\_\+\+P\+R\+I\+O\+R\+I\+TY}~7
\item 
\mbox{\Hypertarget{group__RTEMSBSPsM68kUC5282_gac8a869dff9e53d0cc40febabd696fe27}\label{group__RTEMSBSPsM68kUC5282_gac8a869dff9e53d0cc40febabd696fe27}} 
\#define {\bfseries F\+E\+C\+\_\+\+I\+R\+Q\+\_\+\+T\+X\+\_\+\+P\+R\+I\+O\+R\+I\+TY}~6
\item 
\mbox{\Hypertarget{group__RTEMSBSPsM68kUC5282_ga70573852241aab02cc64e2c8745cd24f}\label{group__RTEMSBSPsM68kUC5282_ga70573852241aab02cc64e2c8745cd24f}} 
\#define {\bfseries P\+I\+T3\+\_\+\+I\+R\+Q\+\_\+\+L\+E\+V\+EL}~4
\item 
\mbox{\Hypertarget{group__RTEMSBSPsM68kUC5282_ga5aa390a01c2fd3849f575eeec819ac4a}\label{group__RTEMSBSPsM68kUC5282_ga5aa390a01c2fd3849f575eeec819ac4a}} 
\#define {\bfseries P\+I\+T3\+\_\+\+I\+R\+Q\+\_\+\+P\+R\+I\+O\+R\+I\+TY}~0
\item 
\mbox{\Hypertarget{group__RTEMSBSPsM68kUC5282_ga3f6403d98a553ab7e5246ace59655611}\label{group__RTEMSBSPsM68kUC5282_ga3f6403d98a553ab7e5246ace59655611}} 
\#define {\bfseries U\+A\+R\+T0\+\_\+\+I\+R\+Q\+\_\+\+L\+E\+V\+EL}~3
\item 
\mbox{\Hypertarget{group__RTEMSBSPsM68kUC5282_ga421617dbbfc69fbbe3e88835e4c26dc5}\label{group__RTEMSBSPsM68kUC5282_ga421617dbbfc69fbbe3e88835e4c26dc5}} 
\#define {\bfseries U\+A\+R\+T0\+\_\+\+I\+R\+Q\+\_\+\+P\+R\+I\+O\+R\+I\+TY}~7
\item 
\mbox{\Hypertarget{group__RTEMSBSPsM68kUC5282_ga8db7b2e20155ab9adf447660e92010b1}\label{group__RTEMSBSPsM68kUC5282_ga8db7b2e20155ab9adf447660e92010b1}} 
\#define {\bfseries U\+A\+R\+T1\+\_\+\+I\+R\+Q\+\_\+\+L\+E\+V\+EL}~3
\item 
\mbox{\Hypertarget{group__RTEMSBSPsM68kUC5282_gafa24779091dd9f575af1f8482cea5b2a}\label{group__RTEMSBSPsM68kUC5282_gafa24779091dd9f575af1f8482cea5b2a}} 
\#define {\bfseries U\+A\+R\+T1\+\_\+\+I\+R\+Q\+\_\+\+P\+R\+I\+O\+R\+I\+TY}~6
\item 
\mbox{\Hypertarget{group__RTEMSBSPsM68kUC5282_ga4fa66263959fe836ffc8cc89554a22e7}\label{group__RTEMSBSPsM68kUC5282_ga4fa66263959fe836ffc8cc89554a22e7}} 
\#define {\bfseries U\+A\+R\+T2\+\_\+\+I\+R\+Q\+\_\+\+L\+E\+V\+EL}~3
\item 
\mbox{\Hypertarget{group__RTEMSBSPsM68kUC5282_gabe7562294780b56d1dd0e8cc91df557e}\label{group__RTEMSBSPsM68kUC5282_gabe7562294780b56d1dd0e8cc91df557e}} 
\#define {\bfseries U\+A\+R\+T2\+\_\+\+I\+R\+Q\+\_\+\+P\+R\+I\+O\+R\+I\+TY}~5
\item 
\mbox{\Hypertarget{group__RTEMSBSPsM68kUC5282_gaafd8fdb986cc9b5702467b6a1b850a2c}\label{group__RTEMSBSPsM68kUC5282_gaafd8fdb986cc9b5702467b6a1b850a2c}} 
\#define {\bfseries V\+M\+E\+\_\+\+A\+M\+\_\+\+S\+T\+D\+\_\+\+S\+U\+P\+\_\+\+A\+S\+C\+E\+N\+D\+I\+NG}~0x3f
\item 
\mbox{\Hypertarget{group__RTEMSBSPsM68kUC5282_ga69cfec3aceca0eb50fcb2c7709fa5813}\label{group__RTEMSBSPsM68kUC5282_ga69cfec3aceca0eb50fcb2c7709fa5813}} 
\#define {\bfseries V\+M\+E\+\_\+\+A\+M\+\_\+\+S\+T\+D\+\_\+\+S\+U\+P\+\_\+\+P\+GM}~0x3e
\item 
\mbox{\Hypertarget{group__RTEMSBSPsM68kUC5282_gacfa3d1d4ded7d8c260cac624e0961fc3}\label{group__RTEMSBSPsM68kUC5282_gacfa3d1d4ded7d8c260cac624e0961fc3}} 
\#define {\bfseries V\+M\+E\+\_\+\+A\+M\+\_\+\+S\+T\+D\+\_\+\+U\+S\+R\+\_\+\+A\+S\+C\+E\+N\+D\+I\+NG}~0x3b
\item 
\mbox{\Hypertarget{group__RTEMSBSPsM68kUC5282_ga7f44a9cd85fd3ef20e4c21b4375f39ad}\label{group__RTEMSBSPsM68kUC5282_ga7f44a9cd85fd3ef20e4c21b4375f39ad}} 
\#define {\bfseries V\+M\+E\+\_\+\+A\+M\+\_\+\+S\+T\+D\+\_\+\+U\+S\+R\+\_\+\+P\+GM}~0x3a
\item 
\mbox{\Hypertarget{group__RTEMSBSPsM68kUC5282_gab5690987e7af533794038ee246c0a0ad}\label{group__RTEMSBSPsM68kUC5282_gab5690987e7af533794038ee246c0a0ad}} 
\#define {\bfseries V\+M\+E\+\_\+\+A\+M\+\_\+\+S\+T\+D\+\_\+\+S\+U\+P\+\_\+\+D\+A\+TA}~0x3d
\item 
\mbox{\Hypertarget{group__RTEMSBSPsM68kUC5282_ga0fd7c2840381ff28daa697e31c758842}\label{group__RTEMSBSPsM68kUC5282_ga0fd7c2840381ff28daa697e31c758842}} 
\#define {\bfseries V\+M\+E\+\_\+\+A\+M\+\_\+\+S\+T\+D\+\_\+\+U\+S\+R\+\_\+\+D\+A\+TA}~0x39
\item 
\mbox{\Hypertarget{group__RTEMSBSPsM68kUC5282_gafb98623b8326af6c27d7fadef387118e}\label{group__RTEMSBSPsM68kUC5282_gafb98623b8326af6c27d7fadef387118e}} 
\#define {\bfseries V\+M\+E\+\_\+\+A\+M\+\_\+\+E\+X\+T\+\_\+\+S\+U\+P\+\_\+\+A\+S\+C\+E\+N\+D\+I\+NG}~0x0f
\item 
\mbox{\Hypertarget{group__RTEMSBSPsM68kUC5282_gaefa48b9c2199257911f79c60d80db376}\label{group__RTEMSBSPsM68kUC5282_gaefa48b9c2199257911f79c60d80db376}} 
\#define {\bfseries V\+M\+E\+\_\+\+A\+M\+\_\+\+E\+X\+T\+\_\+\+S\+U\+P\+\_\+\+P\+GM}~0x0e
\item 
\mbox{\Hypertarget{group__RTEMSBSPsM68kUC5282_ga8cf9349a33f3232bb0c5c722879d382c}\label{group__RTEMSBSPsM68kUC5282_ga8cf9349a33f3232bb0c5c722879d382c}} 
\#define {\bfseries V\+M\+E\+\_\+\+A\+M\+\_\+\+E\+X\+T\+\_\+\+U\+S\+R\+\_\+\+A\+S\+C\+E\+N\+D\+I\+NG}~0x0b
\item 
\mbox{\Hypertarget{group__RTEMSBSPsM68kUC5282_ga8bdb2b4347983044ea6809c3cee6c14b}\label{group__RTEMSBSPsM68kUC5282_ga8bdb2b4347983044ea6809c3cee6c14b}} 
\#define {\bfseries V\+M\+E\+\_\+\+A\+M\+\_\+\+E\+X\+T\+\_\+\+U\+S\+R\+\_\+\+P\+GM}~0x0a
\item 
\mbox{\Hypertarget{group__RTEMSBSPsM68kUC5282_gabc8b5caa4acb903262beac166c973647}\label{group__RTEMSBSPsM68kUC5282_gabc8b5caa4acb903262beac166c973647}} 
\#define {\bfseries V\+M\+E\+\_\+\+A\+M\+\_\+\+E\+X\+T\+\_\+\+S\+U\+P\+\_\+\+D\+A\+TA}~0x0d
\item 
\mbox{\Hypertarget{group__RTEMSBSPsM68kUC5282_ga4b34f3b7068dac1648d2d0970c76c7fb}\label{group__RTEMSBSPsM68kUC5282_ga4b34f3b7068dac1648d2d0970c76c7fb}} 
\#define {\bfseries V\+M\+E\+\_\+\+A\+M\+\_\+\+E\+X\+T\+\_\+\+U\+S\+R\+\_\+\+D\+A\+TA}~0x09
\item 
\mbox{\Hypertarget{group__RTEMSBSPsM68kUC5282_ga0928dce71e0eaddaedf34c446b618e26}\label{group__RTEMSBSPsM68kUC5282_ga0928dce71e0eaddaedf34c446b618e26}} 
\#define {\bfseries V\+M\+E\+\_\+\+A\+M\+\_\+\+S\+U\+P\+\_\+\+S\+H\+O\+R\+T\+\_\+\+IO}~0x2d
\item 
\mbox{\Hypertarget{group__RTEMSBSPsM68kUC5282_gae108e52e94a5632d214ecc55bd4e89a8}\label{group__RTEMSBSPsM68kUC5282_gae108e52e94a5632d214ecc55bd4e89a8}} 
\#define {\bfseries V\+M\+E\+\_\+\+A\+M\+\_\+\+U\+S\+R\+\_\+\+S\+H\+O\+R\+T\+\_\+\+IO}~0x29
\item 
\mbox{\Hypertarget{group__RTEMSBSPsM68kUC5282_ga4aa606d0badadcc28e8054cb60f13b56}\label{group__RTEMSBSPsM68kUC5282_ga4aa606d0badadcc28e8054cb60f13b56}} 
\#define {\bfseries B\+S\+P\+\_\+\+I\+D\+L\+E\+\_\+\+T\+A\+S\+K\+\_\+\+B\+O\+DY}~\mbox{\hyperlink{group__RTEMSBSPsSPARCLEON3_ga301be7085b80c41a9c5887247003c662}{bsp\+\_\+idle\+\_\+thread}}
\end{DoxyCompactItemize}
\subsection*{Typedefs}
\begin{DoxyCompactItemize}
\item 
\mbox{\Hypertarget{group__RTEMSBSPsM68kUC5282_gab777c767c2e96fa81e77557b43597adf}\label{group__RTEMSBSPsM68kUC5282_gab777c767c2e96fa81e77557b43597adf}} 
typedef void($\ast$ {\bfseries B\+S\+P\+\_\+\+V\+M\+E\+\_\+\+I\+S\+R\+\_\+t}) (void $\ast$usr\+Arg, unsigned long vector)
\item 
\mbox{\Hypertarget{group__RTEMSBSPsM68kUC5282_ga7ce08266bf5bbd680ecd0f9f3deae97a}\label{group__RTEMSBSPsM68kUC5282_ga7ce08266bf5bbd680ecd0f9f3deae97a}} 
typedef struct \mbox{\hyperlink{structmcf5282BufferDescriptor__}{mcf5282\+Buffer\+Descriptor\+\_\+}} {\bfseries mcf5282\+Buffer\+Descriptor\+\_\+t}
\end{DoxyCompactItemize}
\subsection*{Functions}
\begin{DoxyCompactItemize}
\item 
\mbox{\Hypertarget{group__RTEMSBSPsM68kUC5282_ga584ad500075555d3cd0a4f895d73df04}\label{group__RTEMSBSPsM68kUC5282_ga584ad500075555d3cd0a4f895d73df04}} 
int {\bfseries rtems\+\_\+fec\+\_\+driver\+\_\+attach} (struct rtems\+\_\+bsdnet\+\_\+ifconfig $\ast$\mbox{\hyperlink{structconfig__s}{config}}, int attaching)
\item 
\mbox{\Hypertarget{group__RTEMSBSPsM68kUC5282_gaf40918e55ef318de160e2e3174ba5562}\label{group__RTEMSBSPsM68kUC5282_gaf40918e55ef318de160e2e3174ba5562}} 
uint32\+\_\+t {\bfseries bsp\+\_\+get\+\_\+\+C\+P\+U\+\_\+clock\+\_\+speed} (void)
\item 
\mbox{\Hypertarget{group__RTEMSBSPsM68kUC5282_ga3ee2627f99c774fb2f2ce96fb017d14e}\label{group__RTEMSBSPsM68kUC5282_ga3ee2627f99c774fb2f2ce96fb017d14e}} 
\mbox{\hyperlink{group__ClassicStatus_ga545d41846817eaba6143d52ee4d9e9fe}{rtems\+\_\+status\+\_\+code}} {\bfseries bsp\+\_\+allocate\+\_\+interrupt} (int level, int priority)
\item 
\mbox{\Hypertarget{group__RTEMSBSPsM68kUC5282_gaa1aee8f1e3e4f51db80b23d04a41b005}\label{group__RTEMSBSPsM68kUC5282_gaa1aee8f1e3e4f51db80b23d04a41b005}} 
int {\bfseries bsp\+\_\+sys\+Reset} (int flags)
\item 
\mbox{\Hypertarget{group__RTEMSBSPsM68kUC5282_ga89b6ad701319fcbf7ed0b125f082e9b1}\label{group__RTEMSBSPsM68kUC5282_ga89b6ad701319fcbf7ed0b125f082e9b1}} 
int {\bfseries bsp\+\_\+program} (\mbox{\hyperlink{structbsp__mnode__t}{bsp\+\_\+mnode\+\_\+t}} $\ast$chain, int flags)
\item 
\mbox{\Hypertarget{group__RTEMSBSPsM68kUC5282_ga4f2e49fdc5267e6266c8cb960b8a52b9}\label{group__RTEMSBSPsM68kUC5282_ga4f2e49fdc5267e6266c8cb960b8a52b9}} 
unsigned const char $\ast$ {\bfseries bsp\+\_\+gethwaddr} (int a)
\item 
\mbox{\Hypertarget{group__RTEMSBSPsM68kUC5282_ga57e19f5f190bc53e6c355d0b6697ff88}\label{group__RTEMSBSPsM68kUC5282_ga57e19f5f190bc53e6c355d0b6697ff88}} 
const char $\ast$ {\bfseries bsp\+\_\+getbenv} (const char $\ast$a)
\item 
\mbox{\Hypertarget{group__RTEMSBSPsM68kUC5282_gaae1b1be563a29e862e1a24616a7e413e}\label{group__RTEMSBSPsM68kUC5282_gaae1b1be563a29e862e1a24616a7e413e}} 
int {\bfseries bsp\+\_\+flash\+\_\+erase\+\_\+range} (volatile unsigned short $\ast$flashptr, int start, int end)
\item 
\mbox{\Hypertarget{group__RTEMSBSPsM68kUC5282_gabd72add5793a22f1d01aba9e69241f48}\label{group__RTEMSBSPsM68kUC5282_gabd72add5793a22f1d01aba9e69241f48}} 
int {\bfseries bsp\+\_\+flash\+\_\+write\+\_\+range} (volatile unsigned short $\ast$flashptr, \mbox{\hyperlink{structbsp__mnode__t}{bsp\+\_\+mnode\+\_\+t}} $\ast$chain, int offset)
\item 
rtems\+\_\+isr\+\_\+entry \mbox{\hyperlink{group__RTEMSBSPsM68kUC5282_gab3388042c56b34c40be81fd5f028d97e}{set\+\_\+vector}} (rtems\+\_\+isr\+\_\+entry handler, \mbox{\hyperlink{group__ClassicINTR_ga3e434c197d99f128e78cae4d9358bd8b}{rtems\+\_\+vector\+\_\+number}} vector, int type)
\begin{DoxyCompactList}\small\item\em Install an interrupt handler. \end{DoxyCompactList}\item 
\mbox{\Hypertarget{group__RTEMSBSPsM68kUC5282_ga63b67337342502ef24fa826d864f3f36}\label{group__RTEMSBSPsM68kUC5282_ga63b67337342502ef24fa826d864f3f36}} 
\mbox{\hyperlink{group__ClassicStatus_ga545d41846817eaba6143d52ee4d9e9fe}{rtems\+\_\+status\+\_\+code}} {\bfseries bsp\+Ext\+Init} (void)
\item 
\mbox{\Hypertarget{group__RTEMSBSPsM68kUC5282_gaba35cc62a6d687cff28e85ff41d520bb}\label{group__RTEMSBSPsM68kUC5282_gaba35cc62a6d687cff28e85ff41d520bb}} 
B\+S\+P\+\_\+\+V\+M\+E\+\_\+\+I\+S\+R\+\_\+t {\bfseries B\+S\+P\+\_\+get\+V\+M\+E\+\_\+isr} (unsigned long vector, void $\ast$$\ast$parg)
\item 
\mbox{\Hypertarget{group__RTEMSBSPsM68kUC5282_ga44482d6fe76173fed0714d224f88db4b}\label{group__RTEMSBSPsM68kUC5282_ga44482d6fe76173fed0714d224f88db4b}} 
int {\bfseries B\+S\+P\+\_\+install\+V\+M\+E\+\_\+isr} (unsigned long vector, B\+S\+P\+\_\+\+V\+M\+E\+\_\+\+I\+S\+R\+\_\+t handler, void $\ast$usr\+Arg)
\item 
\mbox{\Hypertarget{group__RTEMSBSPsM68kUC5282_ga64256472522bb88d140c570b11ff3005}\label{group__RTEMSBSPsM68kUC5282_ga64256472522bb88d140c570b11ff3005}} 
int {\bfseries B\+S\+P\+\_\+remove\+V\+M\+E\+\_\+isr} (unsigned long vector, B\+S\+P\+\_\+\+V\+M\+E\+\_\+\+I\+S\+R\+\_\+t handler, void $\ast$usr\+Arg)
\item 
\mbox{\Hypertarget{group__RTEMSBSPsM68kUC5282_ga516ff09efe8cce2f7a2585f48c739a04}\label{group__RTEMSBSPsM68kUC5282_ga516ff09efe8cce2f7a2585f48c739a04}} 
int {\bfseries B\+S\+P\+\_\+enable\+V\+M\+E\+\_\+int\+\_\+lvl} (unsigned int level)
\item 
\mbox{\Hypertarget{group__RTEMSBSPsM68kUC5282_ga9ece5a23f23179d9f6b79078dda9a432}\label{group__RTEMSBSPsM68kUC5282_ga9ece5a23f23179d9f6b79078dda9a432}} 
int {\bfseries B\+S\+P\+\_\+disable\+V\+M\+E\+\_\+int\+\_\+lvl} (unsigned int level)
\item 
\mbox{\Hypertarget{group__RTEMSBSPsM68kUC5282_ga039d425cfe2ad521261f35a7f60248d3}\label{group__RTEMSBSPsM68kUC5282_ga039d425cfe2ad521261f35a7f60248d3}} 
int {\bfseries B\+S\+P\+\_\+vme2local\+\_\+adrs} (unsigned am, unsigned long vmeaddr, unsigned long $\ast$plocaladdr)
\item 
void $\ast$ \mbox{\hyperlink{group__RTEMSBSPsM68kUC5282_ga301be7085b80c41a9c5887247003c662}{bsp\+\_\+idle\+\_\+thread}} (uintptr\+\_\+t ignored)
\begin{DoxyCompactList}\small\item\em Optimized idle task. \end{DoxyCompactList}\item 
\mbox{\Hypertarget{group__RTEMSBSPsM68kUC5282_gab1ef0b02dae1c8a2dbb3310591219431}\label{group__RTEMSBSPsM68kUC5282_gab1ef0b02dae1c8a2dbb3310591219431}} 
int {\bfseries bsp\+\_\+cpu\+\_\+load\+\_\+percentage} (void)
\item 
\mbox{\Hypertarget{group__RTEMSBSPsM68kUC5282_gae0cf906ba5367cb9d212715705f4956f}\label{group__RTEMSBSPsM68kUC5282_gae0cf906ba5367cb9d212715705f4956f}} 
void {\bfseries bsp\+\_\+reset\+\_\+cause} (char $\ast$buf, size\+\_\+t capacity)
\end{DoxyCompactItemize}
\subsection*{Variables}
\begin{DoxyCompactItemize}
\item 
\mbox{\Hypertarget{group__RTEMSBSPsM68kUC5282_gaf2887b03c5c94031e02b8eb0d866b2a1}\label{group__RTEMSBSPsM68kUC5282_gaf2887b03c5c94031e02b8eb0d866b2a1}} 
\begin{tabbing}
xx\=xx\=xx\=xx\=xx\=xx\=xx\=xx\=xx\=\kill
struct \{\\
\>uint32\_t {\bfseries idle\_counter}\\
\>uint32\_t {\bfseries filtered\_idle}\\
\>uint32\_t {\bfseries max\_idle\_count}\\
\>uint32\_t {\bfseries pitc\_per\_tick}\\
\>uint32\_t {\bfseries nsec\_per\_pitc}\\
\>uint32\_t {\bfseries pad} \mbox{[}3\mbox{]}\\
\>\mbox{\hyperlink{structmcf5282BufferDescriptor__}{mcf5282BufferDescriptor\_t}} {\bfseries fec\_descriptors} \mbox{[}$\,$\mbox{]}\\
\} {\bfseries \_\_SRAMBASE}\\

\end{tabbing}\end{DoxyCompactItemize}


\subsection{Detailed Description}
u\+C5282 Board Support Package. 



\subsection{Macro Definition Documentation}
\mbox{\Hypertarget{group__RTEMSBSPsM68kUC5282_ga0859abd84f64f7f09ad95a4079b06f41}\label{group__RTEMSBSPsM68kUC5282_ga0859abd84f64f7f09ad95a4079b06f41}} 
\index{uC5282@{uC5282}!CONSOLE\_PORT@{CONSOLE\_PORT}}
\index{CONSOLE\_PORT@{CONSOLE\_PORT}!uC5282@{uC5282}}
\subsubsection{\texorpdfstring{CONSOLE\_PORT}{CONSOLE\_PORT}}
{\footnotesize\ttfamily \#define C\+O\+N\+S\+O\+L\+E\+\_\+\+P\+O\+RT~0}

User Definable configuration \mbox{\Hypertarget{group__RTEMSBSPsM68kUC5282_ga8929b963b687e75af2467c8551c91cb0}\label{group__RTEMSBSPsM68kUC5282_ga8929b963b687e75af2467c8551c91cb0}} 
\index{uC5282@{uC5282}!RTEMS\_MCF5282\_BSP\_ENABLE\_DATA\_CACHE@{RTEMS\_MCF5282\_BSP\_ENABLE\_DATA\_CACHE}}
\index{RTEMS\_MCF5282\_BSP\_ENABLE\_DATA\_CACHE@{RTEMS\_MCF5282\_BSP\_ENABLE\_DATA\_CACHE}!uC5282@{uC5282}}
\subsubsection{\texorpdfstring{RTEMS\_MCF5282\_BSP\_ENABLE\_DATA\_CACHE}{RTEMS\_MCF5282\_BSP\_ENABLE\_DATA\_CACHE}}
{\footnotesize\ttfamily \#define R\+T\+E\+M\+S\+\_\+\+M\+C\+F5282\+\_\+\+B\+S\+P\+\_\+\+E\+N\+A\+B\+L\+E\+\_\+\+D\+A\+T\+A\+\_\+\+C\+A\+C\+HE}

B\+SP Configuration 

\subsection{Function Documentation}
\mbox{\Hypertarget{group__RTEMSBSPsM68kUC5282_ga301be7085b80c41a9c5887247003c662}\label{group__RTEMSBSPsM68kUC5282_ga301be7085b80c41a9c5887247003c662}} 
\index{uC5282@{uC5282}!bsp\_idle\_thread@{bsp\_idle\_thread}}
\index{bsp\_idle\_thread@{bsp\_idle\_thread}!uC5282@{uC5282}}
\subsubsection{\texorpdfstring{bsp\_idle\_thread()}{bsp\_idle\_thread()}}
{\footnotesize\ttfamily void$\ast$ bsp\+\_\+idle\+\_\+thread (\begin{DoxyParamCaption}\item[{uintptr\+\_\+t}]{ignored }\end{DoxyParamCaption})}



Optimized idle task. 

This B\+SP provides its own I\+D\+LE thread to override the R\+T\+E\+MS one.

This idle task sets the power mode to idle. This causes the processor clock to be stopped, while on-\/chip peripherals remain active. Any enabled interrupt from a peripheral or an external interrupt source will cause the processor to resume execution.

To enable the idle task use the following in the system configuration\+:


\begin{DoxyCode}{0}
\DoxyCodeLine{\textcolor{preprocessor}{\#include <bsp.h>}}
\DoxyCodeLine{}
\DoxyCodeLine{\textcolor{preprocessor}{\#define CONFIGURE\_INIT}}
\DoxyCodeLine{}
\DoxyCodeLine{\textcolor{preprocessor}{\#define CONFIGURE\_IDLE\_TASK\_BODY bsp\_idle\_thread}}
\DoxyCodeLine{}
\DoxyCodeLine{\textcolor{preprocessor}{\#include <\mbox{\hyperlink{confdefs_8h}{confdefs.h}}>}}
\end{DoxyCode}


This B\+SP provides its own I\+D\+LE thread to override the R\+T\+E\+MS one.

Optimized idle task.

The M\+SR\mbox{[}P\+OW\mbox{]} bit is set to put the C\+PU into the low power mode defined in H\+I\+D0. H\+I\+D0 is set during starup in start.\+S.

This B\+SP provides its own I\+D\+LE thread to override the R\+T\+E\+MS one.

This idle task sets the power mode to idle. This causes the processor clock to be stopped, while on-\/chip peripherals remain active. Any enabled interrupt from a peripheral or an external interrupt source will cause the processor to resume execution.

To enable the idle task use the following in the system configuration\+:


\begin{DoxyCode}{0}
\DoxyCodeLine{\textcolor{preprocessor}{\#include <bsp.h>}}
\DoxyCodeLine{}
\DoxyCodeLine{\textcolor{preprocessor}{\#define CONFIGURE\_INIT}}
\DoxyCodeLine{}
\DoxyCodeLine{\textcolor{preprocessor}{\#define CONFIGURE\_IDLE\_TASK\_BODY bsp\_idle\_thread}}
\DoxyCodeLine{}
\DoxyCodeLine{\textcolor{preprocessor}{\#include <\mbox{\hyperlink{confdefs_8h}{confdefs.h}}>}}
\end{DoxyCode}


Optimized idle task.

The M\+SR\mbox{[}P\+OW\mbox{]} bit is set to put the C\+PU into the low power mode defined in H\+I\+D0. H\+I\+D0 is set during starup in start.\+S. \mbox{\Hypertarget{group__RTEMSBSPsM68kUC5282_gab3388042c56b34c40be81fd5f028d97e}\label{group__RTEMSBSPsM68kUC5282_gab3388042c56b34c40be81fd5f028d97e}} 
\index{uC5282@{uC5282}!set\_vector@{set\_vector}}
\index{set\_vector@{set\_vector}!uC5282@{uC5282}}
\subsubsection{\texorpdfstring{set\_vector()}{set\_vector()}}
{\footnotesize\ttfamily rtems\+\_\+isr\+\_\+entry set\+\_\+vector (\begin{DoxyParamCaption}\item[{rtems\+\_\+isr\+\_\+entry}]{handler,  }\item[{\mbox{\hyperlink{group__ClassicINTR_ga3e434c197d99f128e78cae4d9358bd8b}{rtems\+\_\+vector\+\_\+number}}}]{vector,  }\item[{int}]{type }\end{DoxyParamCaption})}



Install an interrupt handler. 

This method installs an interrupt handle.


\begin{DoxyParams}[1]{Parameters}
\mbox{\texttt{ in}}  & {\em handler} & is the isr routine \\
\hline
\mbox{\texttt{ in}}  & {\em vector} & is the vector number \\
\hline
\mbox{\texttt{ in}}  & {\em type} & indicates whether R\+T\+E\+MS or R\+AW intr\\
\hline
\end{DoxyParams}
\begin{DoxyReturn}{Returns}
returns old vector 
\end{DoxyReturn}
