m255
K4
z2
!s11f vlog 2020.4 2020.10, Oct 13 2020
13
!s112 1.1
!i10d 8192
!i10e 25
!i10f 100
cModel Technology
Z0 dD:/GitHub/fpga_learing/V_full_adder/quartus_prj/simulation/modelsim
T_opt
!s110 1753365460
VojkN]n7K@NmPh:AR[NGkL1
04 13 4 work tb_full_adder fast 0
=1-0068eb5799b6-68823bd4-dc-530
o-quiet -auto_acc_if_foreign -work work -L altera_ver -L lpm_ver -L sgate_ver -L altera_mf_ver -L altera_lnsim_ver -L cycloneive_ver -L rtl_work -L work +acc
Z1 tCvgOpt 0
n@_opt
OL;O;2020.4;71
vhalf_adder
Z2 !s110 1753365459
!i10b 1
!s100 45>iYFU;]d9IbG:ZIB:7Y2
Z3 !s11b Dg1SIo80bB@j0V0VzS_@n1
I3DOnN;I>o69nTBX0edRid2
R0
w1753352873
8D:/GitHub/fpga_learing/V_full_adder/rtl/half_adder.v
FD:/GitHub/fpga_learing/V_full_adder/rtl/half_adder.v
!i122 1
L0 1 18
Z4 VDg1SIo80bB@j0V0VzS_@n1
Z5 OL;L;2020.4;71
r1
!s85 0
31
Z6 !s108 1753365459.000000
!s107 D:/GitHub/fpga_learing/V_full_adder/rtl/half_adder.v|
!s90 -reportprogress|300|-vlog01compat|-work|work|+incdir+D:/GitHub/fpga_learing/V_full_adder/rtl|D:/GitHub/fpga_learing/V_full_adder/rtl/half_adder.v|
!i113 0
Z7 o-vlog01compat -work work -L mtiAvm -L mtiRnm -L mtiOvm -L mtiUvm -L mtiUPF -L infact
Z8 !s92 -vlog01compat -work work +incdir+D:/GitHub/fpga_learing/V_full_adder/rtl -L mtiAvm -L mtiRnm -L mtiOvm -L mtiUvm -L mtiUPF -L infact
R1
vtb_full_adder
R2
!i10b 1
!s100 9EY33^Y^iH3TSWWIY64ob1
R3
I2^o_k6eBc:Wm8BG?MHgU<3
R0
w1753352866
8D:/GitHub/fpga_learing/V_full_adder/quartus_prj/../sim/tb_full_adder.v
FD:/GitHub/fpga_learing/V_full_adder/quartus_prj/../sim/tb_full_adder.v
!i122 2
L0 2 33
R4
R5
r1
!s85 0
31
R6
!s107 D:/GitHub/fpga_learing/V_full_adder/quartus_prj/../sim/tb_full_adder.v|
!s90 -reportprogress|300|-vlog01compat|-work|work|+incdir+D:/GitHub/fpga_learing/V_full_adder/quartus_prj/../sim|D:/GitHub/fpga_learing/V_full_adder/quartus_prj/../sim/tb_full_adder.v|
!i113 0
R7
!s92 -vlog01compat -work work +incdir+D:/GitHub/fpga_learing/V_full_adder/quartus_prj/../sim -L mtiAvm -L mtiRnm -L mtiOvm -L mtiUvm -L mtiUPF -L infact
R1
vV_full_adder
R2
!i10b 1
!s100 0zOzk_e^=S9;J5>Wf4SQ?2
R3
IJlgSY;<U1;gYkc:5CFe:[3
R0
w1753352869
8D:/GitHub/fpga_learing/V_full_adder/rtl/V_full_adder.v
FD:/GitHub/fpga_learing/V_full_adder/rtl/V_full_adder.v
!i122 0
L0 1 34
R4
R5
r1
!s85 0
31
R6
!s107 D:/GitHub/fpga_learing/V_full_adder/rtl/V_full_adder.v|
!s90 -reportprogress|300|-vlog01compat|-work|work|+incdir+D:/GitHub/fpga_learing/V_full_adder/rtl|D:/GitHub/fpga_learing/V_full_adder/rtl/V_full_adder.v|
!i113 0
R7
R8
R1
n@v_full_adder
