Simulator report for simple_ALU
Fri Oct 29 18:57:08 2021
Quartus II Version 9.0 Build 235 06/17/2009 Service Pack 2 SJ Web Edition


---------------------
; Table of Contents ;
---------------------
  1. Legal Notice
  2. Simulator Summary
  3. Simulator Settings
  4. Simulation Waveforms
  5. Coverage Summary
  6. Complete 1/0-Value Coverage
  7. Missing 1-Value Coverage
  8. Missing 0-Value Coverage
  9. Simulator INI Usage
 10. Simulator Messages



----------------
; Legal Notice ;
----------------
Copyright (C) 1991-2009 Altera Corporation
Your use of Altera Corporation's design tools, logic functions 
and other software and tools, and its AMPP partner logic 
functions, and any output files from any of the foregoing 
(including device programming or simulation files), and any 
associated documentation or information are expressly subject 
to the terms and conditions of the Altera Program License 
Subscription Agreement, Altera MegaCore Function License 
Agreement, or other applicable license agreement, including, 
without limitation, that your use is for the sole purpose of 
programming logic devices manufactured by Altera and sold by 
Altera or its authorized distributors.  Please refer to the 
applicable agreement for further details.



+--------------------------------------------+
; Simulator Summary                          ;
+-----------------------------+--------------+
; Type                        ; Value        ;
+-----------------------------+--------------+
; Simulation Start Time       ; 0 ps         ;
; Simulation End Time         ; 1.0 us       ;
; Simulation Netlist Size     ; 122 nodes    ;
; Simulation Coverage         ;      90.36 % ;
; Total Number of Transitions ; 1869         ;
; Simulation Breakpoints      ; 0            ;
; Family                      ; Stratix II   ;
; Device                      ; EP2S15F484C3 ;
+-----------------------------+--------------+


+-------------------------------------------------------------------------------------------------------------------------+
; Simulator Settings                                                                                                      ;
+--------------------------------------------------------------------------------------------+------------+---------------+
; Option                                                                                     ; Setting    ; Default Value ;
+--------------------------------------------------------------------------------------------+------------+---------------+
; Simulation mode                                                                            ; Timing     ; Timing        ;
; Start time                                                                                 ; 0 ns       ; 0 ns          ;
; Simulation results format                                                                  ; CVWF       ;               ;
; Add pins automatically to simulation output waveforms                                      ; On         ; On            ;
; Check outputs                                                                              ; Off        ; Off           ;
; Report simulation coverage                                                                 ; On         ; On            ;
; Display complete 1/0 value coverage report                                                 ; On         ; On            ;
; Display missing 1-value coverage report                                                    ; On         ; On            ;
; Display missing 0-value coverage report                                                    ; On         ; On            ;
; Detect setup and hold time violations                                                      ; Off        ; Off           ;
; Detect glitches                                                                            ; Off        ; Off           ;
; Disable timing delays in Timing Simulation                                                 ; Off        ; Off           ;
; Generate Signal Activity File                                                              ; Off        ; Off           ;
; Generate VCD File for PowerPlay Power Analyzer                                             ; Off        ; Off           ;
; Group bus channels in simulation results                                                   ; Off        ; Off           ;
; Preserve fewer signal transitions to reduce memory requirements                            ; On         ; On            ;
; Trigger vector comparison with the specified mode                                          ; INPUT_EDGE ; INPUT_EDGE    ;
; Disable setup and hold time violations detection in input registers of bi-directional pins ; Off        ; Off           ;
; Overwrite Waveform Inputs With Simulation Outputs                                          ; Off        ;               ;
; Perform Glitch Filtering in Timing Simulation                                              ; Auto       ; Auto          ;
+--------------------------------------------------------------------------------------------+------------+---------------+


+----------------------+
; Simulation Waveforms ;
+----------------------+
Waveform report data cannot be output to ASCII.
Please use Quartus II to view the waveform report data.


+--------------------------------------------------------------------+
; Coverage Summary                                                   ;
+-----------------------------------------------------+--------------+
; Type                                                ; Value        ;
+-----------------------------------------------------+--------------+
; Total coverage as a percentage                      ;      90.36 % ;
; Total nodes checked                                 ; 122          ;
; Total output ports checked                          ; 166          ;
; Total output ports with complete 1/0-value coverage ; 150          ;
; Total output ports with no 1/0-value coverage       ; 14           ;
; Total output ports with no 1-value coverage         ; 14           ;
; Total output ports with no 0-value coverage         ; 16           ;
+-----------------------------------------------------+--------------+


The following table displays output ports that toggle between 1 and 0 during simulation.
+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Complete 1/0-Value Coverage                                                                                                                                                                                                                                                    ;
+------------------------------------------------------------------------------------------------------------------------------+------------------------------------------------------------------------------------------------------------------------------+------------------+
; Node Name                                                                                                                    ; Output Port Name                                                                                                             ; Output Port Type ;
+------------------------------------------------------------------------------------------------------------------------------+------------------------------------------------------------------------------------------------------------------------------+------------------+
; |simple_ALU|Add0~1                                                                                                           ; |simple_ALU|Add0~1                                                                                                           ; sumout           ;
; |simple_ALU|Add0~1                                                                                                           ; |simple_ALU|Add0~2                                                                                                           ; cout             ;
; |simple_ALU|lpm_divide:Div0|lpm_divide_7em:auto_generated|sign_div_unsign_fkh:divider|alt_u_div_21f:divider|op_2~1           ; |simple_ALU|lpm_divide:Div0|lpm_divide_7em:auto_generated|sign_div_unsign_fkh:divider|alt_u_div_21f:divider|op_2~1           ; sumout           ;
; |simple_ALU|lpm_divide:Div0|lpm_divide_7em:auto_generated|sign_div_unsign_fkh:divider|alt_u_div_21f:divider|op_2~1           ; |simple_ALU|lpm_divide:Div0|lpm_divide_7em:auto_generated|sign_div_unsign_fkh:divider|alt_u_div_21f:divider|op_2~2           ; cout             ;
; |simple_ALU|lpm_divide:Div0|lpm_divide_7em:auto_generated|sign_div_unsign_fkh:divider|alt_u_div_21f:divider|op_2~5           ; |simple_ALU|lpm_divide:Div0|lpm_divide_7em:auto_generated|sign_div_unsign_fkh:divider|alt_u_div_21f:divider|op_2~5           ; sumout           ;
; |simple_ALU|lpm_divide:Div0|lpm_divide_7em:auto_generated|sign_div_unsign_fkh:divider|alt_u_div_21f:divider|op_2~5           ; |simple_ALU|lpm_divide:Div0|lpm_divide_7em:auto_generated|sign_div_unsign_fkh:divider|alt_u_div_21f:divider|op_2~6           ; cout             ;
; |simple_ALU|lpm_divide:Div0|lpm_divide_7em:auto_generated|sign_div_unsign_fkh:divider|alt_u_div_21f:divider|op_2~9           ; |simple_ALU|lpm_divide:Div0|lpm_divide_7em:auto_generated|sign_div_unsign_fkh:divider|alt_u_div_21f:divider|op_2~9           ; sumout           ;
; |simple_ALU|lpm_divide:Div0|lpm_divide_7em:auto_generated|sign_div_unsign_fkh:divider|alt_u_div_21f:divider|op_3~1           ; |simple_ALU|lpm_divide:Div0|lpm_divide_7em:auto_generated|sign_div_unsign_fkh:divider|alt_u_div_21f:divider|op_3~1           ; sumout           ;
; |simple_ALU|lpm_divide:Div0|lpm_divide_7em:auto_generated|sign_div_unsign_fkh:divider|alt_u_div_21f:divider|op_3~1           ; |simple_ALU|lpm_divide:Div0|lpm_divide_7em:auto_generated|sign_div_unsign_fkh:divider|alt_u_div_21f:divider|op_3~2           ; cout             ;
; |simple_ALU|lpm_divide:Div0|lpm_divide_7em:auto_generated|sign_div_unsign_fkh:divider|alt_u_div_21f:divider|op_3~5           ; |simple_ALU|lpm_divide:Div0|lpm_divide_7em:auto_generated|sign_div_unsign_fkh:divider|alt_u_div_21f:divider|op_3~5           ; sumout           ;
; |simple_ALU|lpm_divide:Div0|lpm_divide_7em:auto_generated|sign_div_unsign_fkh:divider|alt_u_div_21f:divider|op_3~5           ; |simple_ALU|lpm_divide:Div0|lpm_divide_7em:auto_generated|sign_div_unsign_fkh:divider|alt_u_div_21f:divider|op_3~6           ; cout             ;
; |simple_ALU|lpm_divide:Div0|lpm_divide_7em:auto_generated|sign_div_unsign_fkh:divider|alt_u_div_21f:divider|op_3~9           ; |simple_ALU|lpm_divide:Div0|lpm_divide_7em:auto_generated|sign_div_unsign_fkh:divider|alt_u_div_21f:divider|op_3~9           ; sumout           ;
; |simple_ALU|lpm_divide:Div0|lpm_divide_7em:auto_generated|sign_div_unsign_fkh:divider|alt_u_div_21f:divider|op_3~9           ; |simple_ALU|lpm_divide:Div0|lpm_divide_7em:auto_generated|sign_div_unsign_fkh:divider|alt_u_div_21f:divider|op_3~10          ; cout             ;
; |simple_ALU|lpm_divide:Div0|lpm_divide_7em:auto_generated|sign_div_unsign_fkh:divider|alt_u_div_21f:divider|op_3~13          ; |simple_ALU|lpm_divide:Div0|lpm_divide_7em:auto_generated|sign_div_unsign_fkh:divider|alt_u_div_21f:divider|op_3~13          ; sumout           ;
; |simple_ALU|lpm_divide:Div0|lpm_divide_7em:auto_generated|sign_div_unsign_fkh:divider|alt_u_div_21f:divider|op_4~1           ; |simple_ALU|lpm_divide:Div0|lpm_divide_7em:auto_generated|sign_div_unsign_fkh:divider|alt_u_div_21f:divider|op_4~1           ; sumout           ;
; |simple_ALU|lpm_divide:Div0|lpm_divide_7em:auto_generated|sign_div_unsign_fkh:divider|alt_u_div_21f:divider|op_4~1           ; |simple_ALU|lpm_divide:Div0|lpm_divide_7em:auto_generated|sign_div_unsign_fkh:divider|alt_u_div_21f:divider|op_4~2           ; cout             ;
; |simple_ALU|lpm_divide:Div0|lpm_divide_7em:auto_generated|sign_div_unsign_fkh:divider|alt_u_div_21f:divider|op_4~5           ; |simple_ALU|lpm_divide:Div0|lpm_divide_7em:auto_generated|sign_div_unsign_fkh:divider|alt_u_div_21f:divider|op_4~5           ; sumout           ;
; |simple_ALU|lpm_divide:Div0|lpm_divide_7em:auto_generated|sign_div_unsign_fkh:divider|alt_u_div_21f:divider|op_4~5           ; |simple_ALU|lpm_divide:Div0|lpm_divide_7em:auto_generated|sign_div_unsign_fkh:divider|alt_u_div_21f:divider|op_4~6           ; cout             ;
; |simple_ALU|lpm_divide:Div0|lpm_divide_7em:auto_generated|sign_div_unsign_fkh:divider|alt_u_div_21f:divider|op_4~9           ; |simple_ALU|lpm_divide:Div0|lpm_divide_7em:auto_generated|sign_div_unsign_fkh:divider|alt_u_div_21f:divider|op_4~9           ; sumout           ;
; |simple_ALU|lpm_divide:Div0|lpm_divide_7em:auto_generated|sign_div_unsign_fkh:divider|alt_u_div_21f:divider|op_4~9           ; |simple_ALU|lpm_divide:Div0|lpm_divide_7em:auto_generated|sign_div_unsign_fkh:divider|alt_u_div_21f:divider|op_4~10          ; cout             ;
; |simple_ALU|lpm_divide:Div0|lpm_divide_7em:auto_generated|sign_div_unsign_fkh:divider|alt_u_div_21f:divider|op_4~13          ; |simple_ALU|lpm_divide:Div0|lpm_divide_7em:auto_generated|sign_div_unsign_fkh:divider|alt_u_div_21f:divider|op_4~13          ; sumout           ;
; |simple_ALU|lpm_divide:Div0|lpm_divide_7em:auto_generated|sign_div_unsign_fkh:divider|alt_u_div_21f:divider|op_4~13          ; |simple_ALU|lpm_divide:Div0|lpm_divide_7em:auto_generated|sign_div_unsign_fkh:divider|alt_u_div_21f:divider|op_4~14          ; cout             ;
; |simple_ALU|lpm_divide:Div0|lpm_divide_7em:auto_generated|sign_div_unsign_fkh:divider|alt_u_div_21f:divider|op_4~17          ; |simple_ALU|lpm_divide:Div0|lpm_divide_7em:auto_generated|sign_div_unsign_fkh:divider|alt_u_div_21f:divider|op_4~17          ; sumout           ;
; |simple_ALU|lpm_divide:Div0|lpm_divide_7em:auto_generated|sign_div_unsign_fkh:divider|alt_u_div_21f:divider|op_5~5           ; |simple_ALU|lpm_divide:Div0|lpm_divide_7em:auto_generated|sign_div_unsign_fkh:divider|alt_u_div_21f:divider|op_5~5           ; sumout           ;
; |simple_ALU|lpm_divide:Div0|lpm_divide_7em:auto_generated|sign_div_unsign_fkh:divider|alt_u_div_21f:divider|op_5~5           ; |simple_ALU|lpm_divide:Div0|lpm_divide_7em:auto_generated|sign_div_unsign_fkh:divider|alt_u_div_21f:divider|op_5~6           ; cout             ;
; |simple_ALU|lpm_divide:Div0|lpm_divide_7em:auto_generated|sign_div_unsign_fkh:divider|alt_u_div_21f:divider|op_5~9           ; |simple_ALU|lpm_divide:Div0|lpm_divide_7em:auto_generated|sign_div_unsign_fkh:divider|alt_u_div_21f:divider|op_5~9           ; sumout           ;
; |simple_ALU|lpm_divide:Div0|lpm_divide_7em:auto_generated|sign_div_unsign_fkh:divider|alt_u_div_21f:divider|op_5~9           ; |simple_ALU|lpm_divide:Div0|lpm_divide_7em:auto_generated|sign_div_unsign_fkh:divider|alt_u_div_21f:divider|op_5~10          ; cout             ;
; |simple_ALU|lpm_divide:Div0|lpm_divide_7em:auto_generated|sign_div_unsign_fkh:divider|alt_u_div_21f:divider|op_5~13          ; |simple_ALU|lpm_divide:Div0|lpm_divide_7em:auto_generated|sign_div_unsign_fkh:divider|alt_u_div_21f:divider|op_5~13          ; sumout           ;
; |simple_ALU|lpm_divide:Div0|lpm_divide_7em:auto_generated|sign_div_unsign_fkh:divider|alt_u_div_21f:divider|op_5~13          ; |simple_ALU|lpm_divide:Div0|lpm_divide_7em:auto_generated|sign_div_unsign_fkh:divider|alt_u_div_21f:divider|op_5~14          ; cout             ;
; |simple_ALU|lpm_divide:Div0|lpm_divide_7em:auto_generated|sign_div_unsign_fkh:divider|alt_u_div_21f:divider|op_5~17          ; |simple_ALU|lpm_divide:Div0|lpm_divide_7em:auto_generated|sign_div_unsign_fkh:divider|alt_u_div_21f:divider|op_5~17          ; sumout           ;
; |simple_ALU|lpm_divide:Div0|lpm_divide_7em:auto_generated|sign_div_unsign_fkh:divider|alt_u_div_21f:divider|op_5~17          ; |simple_ALU|lpm_divide:Div0|lpm_divide_7em:auto_generated|sign_div_unsign_fkh:divider|alt_u_div_21f:divider|op_5~18          ; cout             ;
; |simple_ALU|lpm_divide:Div0|lpm_divide_7em:auto_generated|sign_div_unsign_fkh:divider|alt_u_div_21f:divider|op_5~21          ; |simple_ALU|lpm_divide:Div0|lpm_divide_7em:auto_generated|sign_div_unsign_fkh:divider|alt_u_div_21f:divider|op_5~21          ; sumout           ;
; |simple_ALU|lpm_divide:Div0|lpm_divide_7em:auto_generated|sign_div_unsign_fkh:divider|alt_u_div_21f:divider|op_5~21          ; |simple_ALU|lpm_divide:Div0|lpm_divide_7em:auto_generated|sign_div_unsign_fkh:divider|alt_u_div_21f:divider|op_5~22          ; cout             ;
; |simple_ALU|lpm_divide:Div0|lpm_divide_7em:auto_generated|sign_div_unsign_fkh:divider|alt_u_div_21f:divider|op_5~25          ; |simple_ALU|lpm_divide:Div0|lpm_divide_7em:auto_generated|sign_div_unsign_fkh:divider|alt_u_div_21f:divider|op_5~25          ; sumout           ;
; |simple_ALU|lpm_divide:Div0|lpm_divide_7em:auto_generated|sign_div_unsign_fkh:divider|alt_u_div_21f:divider|op_6~5           ; |simple_ALU|lpm_divide:Div0|lpm_divide_7em:auto_generated|sign_div_unsign_fkh:divider|alt_u_div_21f:divider|op_6~5           ; sumout           ;
; |simple_ALU|lpm_divide:Div0|lpm_divide_7em:auto_generated|sign_div_unsign_fkh:divider|alt_u_div_21f:divider|op_6~5           ; |simple_ALU|lpm_divide:Div0|lpm_divide_7em:auto_generated|sign_div_unsign_fkh:divider|alt_u_div_21f:divider|op_6~6           ; cout             ;
; |simple_ALU|lpm_divide:Div0|lpm_divide_7em:auto_generated|sign_div_unsign_fkh:divider|alt_u_div_21f:divider|op_6~9           ; |simple_ALU|lpm_divide:Div0|lpm_divide_7em:auto_generated|sign_div_unsign_fkh:divider|alt_u_div_21f:divider|op_6~9           ; sumout           ;
; |simple_ALU|lpm_divide:Div0|lpm_divide_7em:auto_generated|sign_div_unsign_fkh:divider|alt_u_div_21f:divider|op_6~9           ; |simple_ALU|lpm_divide:Div0|lpm_divide_7em:auto_generated|sign_div_unsign_fkh:divider|alt_u_div_21f:divider|op_6~10          ; cout             ;
; |simple_ALU|lpm_divide:Div0|lpm_divide_7em:auto_generated|sign_div_unsign_fkh:divider|alt_u_div_21f:divider|op_6~13          ; |simple_ALU|lpm_divide:Div0|lpm_divide_7em:auto_generated|sign_div_unsign_fkh:divider|alt_u_div_21f:divider|op_6~13          ; sumout           ;
; |simple_ALU|lpm_divide:Div0|lpm_divide_7em:auto_generated|sign_div_unsign_fkh:divider|alt_u_div_21f:divider|op_6~13          ; |simple_ALU|lpm_divide:Div0|lpm_divide_7em:auto_generated|sign_div_unsign_fkh:divider|alt_u_div_21f:divider|op_6~14          ; cout             ;
; |simple_ALU|lpm_divide:Div0|lpm_divide_7em:auto_generated|sign_div_unsign_fkh:divider|alt_u_div_21f:divider|op_6~17          ; |simple_ALU|lpm_divide:Div0|lpm_divide_7em:auto_generated|sign_div_unsign_fkh:divider|alt_u_div_21f:divider|op_6~17          ; sumout           ;
; |simple_ALU|lpm_divide:Div0|lpm_divide_7em:auto_generated|sign_div_unsign_fkh:divider|alt_u_div_21f:divider|op_6~17          ; |simple_ALU|lpm_divide:Div0|lpm_divide_7em:auto_generated|sign_div_unsign_fkh:divider|alt_u_div_21f:divider|op_6~18          ; cout             ;
; |simple_ALU|lpm_divide:Div0|lpm_divide_7em:auto_generated|sign_div_unsign_fkh:divider|alt_u_div_21f:divider|op_6~21          ; |simple_ALU|lpm_divide:Div0|lpm_divide_7em:auto_generated|sign_div_unsign_fkh:divider|alt_u_div_21f:divider|op_6~21          ; sumout           ;
; |simple_ALU|lpm_divide:Div0|lpm_divide_7em:auto_generated|sign_div_unsign_fkh:divider|alt_u_div_21f:divider|op_6~21          ; |simple_ALU|lpm_divide:Div0|lpm_divide_7em:auto_generated|sign_div_unsign_fkh:divider|alt_u_div_21f:divider|op_6~22          ; cout             ;
; |simple_ALU|lpm_divide:Div0|lpm_divide_7em:auto_generated|sign_div_unsign_fkh:divider|alt_u_div_21f:divider|op_6~25          ; |simple_ALU|lpm_divide:Div0|lpm_divide_7em:auto_generated|sign_div_unsign_fkh:divider|alt_u_div_21f:divider|op_6~25          ; sumout           ;
; |simple_ALU|lpm_divide:Div0|lpm_divide_7em:auto_generated|sign_div_unsign_fkh:divider|alt_u_div_21f:divider|op_6~25          ; |simple_ALU|lpm_divide:Div0|lpm_divide_7em:auto_generated|sign_div_unsign_fkh:divider|alt_u_div_21f:divider|op_6~26          ; cout             ;
; |simple_ALU|lpm_divide:Div0|lpm_divide_7em:auto_generated|sign_div_unsign_fkh:divider|alt_u_div_21f:divider|op_6~29          ; |simple_ALU|lpm_divide:Div0|lpm_divide_7em:auto_generated|sign_div_unsign_fkh:divider|alt_u_div_21f:divider|op_6~29          ; sumout           ;
; |simple_ALU|lpm_divide:Div0|lpm_divide_7em:auto_generated|sign_div_unsign_fkh:divider|alt_u_div_21f:divider|op_7~5           ; |simple_ALU|lpm_divide:Div0|lpm_divide_7em:auto_generated|sign_div_unsign_fkh:divider|alt_u_div_21f:divider|op_7~5           ; sumout           ;
; |simple_ALU|lpm_divide:Div0|lpm_divide_7em:auto_generated|sign_div_unsign_fkh:divider|alt_u_div_21f:divider|op_7~5           ; |simple_ALU|lpm_divide:Div0|lpm_divide_7em:auto_generated|sign_div_unsign_fkh:divider|alt_u_div_21f:divider|op_7~6           ; cout             ;
; |simple_ALU|lpm_divide:Div0|lpm_divide_7em:auto_generated|sign_div_unsign_fkh:divider|alt_u_div_21f:divider|op_7~9           ; |simple_ALU|lpm_divide:Div0|lpm_divide_7em:auto_generated|sign_div_unsign_fkh:divider|alt_u_div_21f:divider|op_7~9           ; sumout           ;
; |simple_ALU|lpm_divide:Div0|lpm_divide_7em:auto_generated|sign_div_unsign_fkh:divider|alt_u_div_21f:divider|op_7~9           ; |simple_ALU|lpm_divide:Div0|lpm_divide_7em:auto_generated|sign_div_unsign_fkh:divider|alt_u_div_21f:divider|op_7~10          ; cout             ;
; |simple_ALU|lpm_divide:Div0|lpm_divide_7em:auto_generated|sign_div_unsign_fkh:divider|alt_u_div_21f:divider|op_7~13          ; |simple_ALU|lpm_divide:Div0|lpm_divide_7em:auto_generated|sign_div_unsign_fkh:divider|alt_u_div_21f:divider|op_7~13          ; sumout           ;
; |simple_ALU|lpm_divide:Div0|lpm_divide_7em:auto_generated|sign_div_unsign_fkh:divider|alt_u_div_21f:divider|op_7~13          ; |simple_ALU|lpm_divide:Div0|lpm_divide_7em:auto_generated|sign_div_unsign_fkh:divider|alt_u_div_21f:divider|op_7~14          ; cout             ;
; |simple_ALU|lpm_divide:Div0|lpm_divide_7em:auto_generated|sign_div_unsign_fkh:divider|alt_u_div_21f:divider|op_7~17          ; |simple_ALU|lpm_divide:Div0|lpm_divide_7em:auto_generated|sign_div_unsign_fkh:divider|alt_u_div_21f:divider|op_7~17          ; sumout           ;
; |simple_ALU|lpm_divide:Div0|lpm_divide_7em:auto_generated|sign_div_unsign_fkh:divider|alt_u_div_21f:divider|op_7~17          ; |simple_ALU|lpm_divide:Div0|lpm_divide_7em:auto_generated|sign_div_unsign_fkh:divider|alt_u_div_21f:divider|op_7~18          ; cout             ;
; |simple_ALU|lpm_divide:Div0|lpm_divide_7em:auto_generated|sign_div_unsign_fkh:divider|alt_u_div_21f:divider|op_7~21          ; |simple_ALU|lpm_divide:Div0|lpm_divide_7em:auto_generated|sign_div_unsign_fkh:divider|alt_u_div_21f:divider|op_7~21          ; sumout           ;
; |simple_ALU|lpm_divide:Div0|lpm_divide_7em:auto_generated|sign_div_unsign_fkh:divider|alt_u_div_21f:divider|op_7~21          ; |simple_ALU|lpm_divide:Div0|lpm_divide_7em:auto_generated|sign_div_unsign_fkh:divider|alt_u_div_21f:divider|op_7~22          ; cout             ;
; |simple_ALU|lpm_divide:Div0|lpm_divide_7em:auto_generated|sign_div_unsign_fkh:divider|alt_u_div_21f:divider|op_7~25          ; |simple_ALU|lpm_divide:Div0|lpm_divide_7em:auto_generated|sign_div_unsign_fkh:divider|alt_u_div_21f:divider|op_7~25          ; sumout           ;
; |simple_ALU|lpm_divide:Div0|lpm_divide_7em:auto_generated|sign_div_unsign_fkh:divider|alt_u_div_21f:divider|op_7~25          ; |simple_ALU|lpm_divide:Div0|lpm_divide_7em:auto_generated|sign_div_unsign_fkh:divider|alt_u_div_21f:divider|op_7~26          ; cout             ;
; |simple_ALU|lpm_divide:Div0|lpm_divide_7em:auto_generated|sign_div_unsign_fkh:divider|alt_u_div_21f:divider|op_7~29          ; |simple_ALU|lpm_divide:Div0|lpm_divide_7em:auto_generated|sign_div_unsign_fkh:divider|alt_u_div_21f:divider|op_7~29          ; sumout           ;
; |simple_ALU|lpm_divide:Div0|lpm_divide_7em:auto_generated|sign_div_unsign_fkh:divider|alt_u_div_21f:divider|op_7~29          ; |simple_ALU|lpm_divide:Div0|lpm_divide_7em:auto_generated|sign_div_unsign_fkh:divider|alt_u_div_21f:divider|op_7~30          ; cout             ;
; |simple_ALU|lpm_divide:Div0|lpm_divide_7em:auto_generated|sign_div_unsign_fkh:divider|alt_u_div_21f:divider|op_7~33          ; |simple_ALU|lpm_divide:Div0|lpm_divide_7em:auto_generated|sign_div_unsign_fkh:divider|alt_u_div_21f:divider|op_7~33          ; sumout           ;
; |simple_ALU|lpm_divide:Div0|lpm_divide_7em:auto_generated|sign_div_unsign_fkh:divider|alt_u_div_21f:divider|op_8~6           ; |simple_ALU|lpm_divide:Div0|lpm_divide_7em:auto_generated|sign_div_unsign_fkh:divider|alt_u_div_21f:divider|op_8~6           ; cout             ;
; |simple_ALU|lpm_divide:Div0|lpm_divide_7em:auto_generated|sign_div_unsign_fkh:divider|alt_u_div_21f:divider|op_8~10          ; |simple_ALU|lpm_divide:Div0|lpm_divide_7em:auto_generated|sign_div_unsign_fkh:divider|alt_u_div_21f:divider|op_8~10          ; cout             ;
; |simple_ALU|lpm_divide:Div0|lpm_divide_7em:auto_generated|sign_div_unsign_fkh:divider|alt_u_div_21f:divider|op_8~14          ; |simple_ALU|lpm_divide:Div0|lpm_divide_7em:auto_generated|sign_div_unsign_fkh:divider|alt_u_div_21f:divider|op_8~14          ; cout             ;
; |simple_ALU|lpm_divide:Div0|lpm_divide_7em:auto_generated|sign_div_unsign_fkh:divider|alt_u_div_21f:divider|op_8~18          ; |simple_ALU|lpm_divide:Div0|lpm_divide_7em:auto_generated|sign_div_unsign_fkh:divider|alt_u_div_21f:divider|op_8~18          ; cout             ;
; |simple_ALU|lpm_divide:Div0|lpm_divide_7em:auto_generated|sign_div_unsign_fkh:divider|alt_u_div_21f:divider|op_8~22          ; |simple_ALU|lpm_divide:Div0|lpm_divide_7em:auto_generated|sign_div_unsign_fkh:divider|alt_u_div_21f:divider|op_8~22          ; cout             ;
; |simple_ALU|lpm_divide:Div0|lpm_divide_7em:auto_generated|sign_div_unsign_fkh:divider|alt_u_div_21f:divider|op_8~26          ; |simple_ALU|lpm_divide:Div0|lpm_divide_7em:auto_generated|sign_div_unsign_fkh:divider|alt_u_div_21f:divider|op_8~26          ; cout             ;
; |simple_ALU|lpm_divide:Div0|lpm_divide_7em:auto_generated|sign_div_unsign_fkh:divider|alt_u_div_21f:divider|op_8~30          ; |simple_ALU|lpm_divide:Div0|lpm_divide_7em:auto_generated|sign_div_unsign_fkh:divider|alt_u_div_21f:divider|op_8~30          ; cout             ;
; |simple_ALU|lpm_divide:Div0|lpm_divide_7em:auto_generated|sign_div_unsign_fkh:divider|alt_u_div_21f:divider|op_8~34          ; |simple_ALU|lpm_divide:Div0|lpm_divide_7em:auto_generated|sign_div_unsign_fkh:divider|alt_u_div_21f:divider|op_8~34          ; cout             ;
; |simple_ALU|lpm_divide:Div0|lpm_divide_7em:auto_generated|sign_div_unsign_fkh:divider|alt_u_div_21f:divider|op_8~37          ; |simple_ALU|lpm_divide:Div0|lpm_divide_7em:auto_generated|sign_div_unsign_fkh:divider|alt_u_div_21f:divider|op_8~37          ; sumout           ;
; |simple_ALU|Add0~5                                                                                                           ; |simple_ALU|Add0~5                                                                                                           ; sumout           ;
; |simple_ALU|Add0~5                                                                                                           ; |simple_ALU|Add0~6                                                                                                           ; cout             ;
; |simple_ALU|lpm_mult:Mult0|mult_nr01:auto_generated|op_3~1                                                                   ; |simple_ALU|lpm_mult:Mult0|mult_nr01:auto_generated|op_3~1                                                                   ; sumout           ;
; |simple_ALU|lpm_mult:Mult0|mult_nr01:auto_generated|op_3~1                                                                   ; |simple_ALU|lpm_mult:Mult0|mult_nr01:auto_generated|op_3~2                                                                   ; cout             ;
; |simple_ALU|Add0~9                                                                                                           ; |simple_ALU|Add0~9                                                                                                           ; sumout           ;
; |simple_ALU|Add0~9                                                                                                           ; |simple_ALU|Add0~10                                                                                                          ; cout             ;
; |simple_ALU|lpm_mult:Mult0|mult_nr01:auto_generated|op_3~5                                                                   ; |simple_ALU|lpm_mult:Mult0|mult_nr01:auto_generated|op_3~5                                                                   ; sumout           ;
; |simple_ALU|lpm_mult:Mult0|mult_nr01:auto_generated|op_3~5                                                                   ; |simple_ALU|lpm_mult:Mult0|mult_nr01:auto_generated|op_3~6                                                                   ; cout             ;
; |simple_ALU|lpm_mult:Mult0|mult_nr01:auto_generated|op_1~1                                                                   ; |simple_ALU|lpm_mult:Mult0|mult_nr01:auto_generated|op_1~1                                                                   ; sumout           ;
; |simple_ALU|lpm_mult:Mult0|mult_nr01:auto_generated|op_1~1                                                                   ; |simple_ALU|lpm_mult:Mult0|mult_nr01:auto_generated|op_1~2                                                                   ; cout             ;
; |simple_ALU|Add0~13                                                                                                          ; |simple_ALU|Add0~13                                                                                                          ; sumout           ;
; |simple_ALU|Add0~13                                                                                                          ; |simple_ALU|Add0~14                                                                                                          ; cout             ;
; |simple_ALU|lpm_mult:Mult0|mult_nr01:auto_generated|op_4~1                                                                   ; |simple_ALU|lpm_mult:Mult0|mult_nr01:auto_generated|op_4~1                                                                   ; sumout           ;
; |simple_ALU|lpm_mult:Mult0|mult_nr01:auto_generated|op_4~1                                                                   ; |simple_ALU|lpm_mult:Mult0|mult_nr01:auto_generated|op_4~2                                                                   ; cout             ;
; |simple_ALU|lpm_mult:Mult0|mult_nr01:auto_generated|op_3~9                                                                   ; |simple_ALU|lpm_mult:Mult0|mult_nr01:auto_generated|op_3~9                                                                   ; sumout           ;
; |simple_ALU|lpm_mult:Mult0|mult_nr01:auto_generated|op_3~9                                                                   ; |simple_ALU|lpm_mult:Mult0|mult_nr01:auto_generated|op_3~10                                                                  ; cout             ;
; |simple_ALU|lpm_mult:Mult0|mult_nr01:auto_generated|op_1~5                                                                   ; |simple_ALU|lpm_mult:Mult0|mult_nr01:auto_generated|op_1~5                                                                   ; sumout           ;
; |simple_ALU|lpm_mult:Mult0|mult_nr01:auto_generated|op_1~5                                                                   ; |simple_ALU|lpm_mult:Mult0|mult_nr01:auto_generated|op_1~6                                                                   ; cout             ;
; |simple_ALU|Add0~17                                                                                                          ; |simple_ALU|Add0~17                                                                                                          ; sumout           ;
; |simple_ALU|lpm_mult:Mult0|mult_nr01:auto_generated|op_4~5                                                                   ; |simple_ALU|lpm_mult:Mult0|mult_nr01:auto_generated|op_4~5                                                                   ; sumout           ;
; |simple_ALU|lpm_mult:Mult0|mult_nr01:auto_generated|op_4~5                                                                   ; |simple_ALU|lpm_mult:Mult0|mult_nr01:auto_generated|op_4~6                                                                   ; cout             ;
; |simple_ALU|lpm_mult:Mult0|mult_nr01:auto_generated|op_3~13                                                                  ; |simple_ALU|lpm_mult:Mult0|mult_nr01:auto_generated|op_3~13                                                                  ; sumout           ;
; |simple_ALU|lpm_mult:Mult0|mult_nr01:auto_generated|op_3~13                                                                  ; |simple_ALU|lpm_mult:Mult0|mult_nr01:auto_generated|op_3~14                                                                  ; cout             ;
; |simple_ALU|lpm_mult:Mult0|mult_nr01:auto_generated|op_1~9                                                                   ; |simple_ALU|lpm_mult:Mult0|mult_nr01:auto_generated|op_1~9                                                                   ; sumout           ;
; |simple_ALU|lpm_mult:Mult0|mult_nr01:auto_generated|op_1~9                                                                   ; |simple_ALU|lpm_mult:Mult0|mult_nr01:auto_generated|op_1~10                                                                  ; cout             ;
; |simple_ALU|lpm_mult:Mult0|mult_nr01:auto_generated|op_4~9                                                                   ; |simple_ALU|lpm_mult:Mult0|mult_nr01:auto_generated|op_4~9                                                                   ; sumout           ;
; |simple_ALU|lpm_mult:Mult0|mult_nr01:auto_generated|op_4~9                                                                   ; |simple_ALU|lpm_mult:Mult0|mult_nr01:auto_generated|op_4~10                                                                  ; cout             ;
; |simple_ALU|lpm_mult:Mult0|mult_nr01:auto_generated|op_3~17                                                                  ; |simple_ALU|lpm_mult:Mult0|mult_nr01:auto_generated|op_3~17                                                                  ; sumout           ;
; |simple_ALU|lpm_mult:Mult0|mult_nr01:auto_generated|op_1~13                                                                  ; |simple_ALU|lpm_mult:Mult0|mult_nr01:auto_generated|op_1~13                                                                  ; sumout           ;
; |simple_ALU|lpm_mult:Mult0|mult_nr01:auto_generated|op_1~13                                                                  ; |simple_ALU|lpm_mult:Mult0|mult_nr01:auto_generated|op_1~14                                                                  ; cout             ;
; |simple_ALU|lpm_mult:Mult0|mult_nr01:auto_generated|op_4~13                                                                  ; |simple_ALU|lpm_mult:Mult0|mult_nr01:auto_generated|op_4~13                                                                  ; sumout           ;
; |simple_ALU|lpm_mult:Mult0|mult_nr01:auto_generated|op_4~13                                                                  ; |simple_ALU|lpm_mult:Mult0|mult_nr01:auto_generated|op_4~14                                                                  ; cout             ;
; |simple_ALU|lpm_mult:Mult0|mult_nr01:auto_generated|op_1~17                                                                  ; |simple_ALU|lpm_mult:Mult0|mult_nr01:auto_generated|op_1~17                                                                  ; sumout           ;
; |simple_ALU|lpm_mult:Mult0|mult_nr01:auto_generated|op_4~17                                                                  ; |simple_ALU|lpm_mult:Mult0|mult_nr01:auto_generated|op_4~17                                                                  ; sumout           ;
; |simple_ALU|lpm_mult:Mult0|mult_nr01:auto_generated|op_1~21                                                                  ; |simple_ALU|lpm_mult:Mult0|mult_nr01:auto_generated|op_1~21                                                                  ; sumout           ;
; |simple_ALU|Mux0~0                                                                                                           ; |simple_ALU|Mux0~0                                                                                                           ; combout          ;
; |simple_ALU|Mux4~0                                                                                                           ; |simple_ALU|Mux4~0                                                                                                           ; combout          ;
; |simple_ALU|Mux5~0                                                                                                           ; |simple_ALU|Mux5~0                                                                                                           ; combout          ;
; |simple_ALU|Mux6~0                                                                                                           ; |simple_ALU|Mux6~0                                                                                                           ; combout          ;
; |simple_ALU|lpm_divide:Div0|lpm_divide_7em:auto_generated|sign_div_unsign_fkh:divider|alt_u_div_21f:divider|selnose[9]       ; |simple_ALU|lpm_divide:Div0|lpm_divide_7em:auto_generated|sign_div_unsign_fkh:divider|alt_u_div_21f:divider|selnose[9]       ; combout          ;
; |simple_ALU|lpm_divide:Div0|lpm_divide_7em:auto_generated|sign_div_unsign_fkh:divider|alt_u_div_21f:divider|selnose[18]      ; |simple_ALU|lpm_divide:Div0|lpm_divide_7em:auto_generated|sign_div_unsign_fkh:divider|alt_u_div_21f:divider|selnose[18]      ; combout          ;
; |simple_ALU|lpm_divide:Div0|lpm_divide_7em:auto_generated|sign_div_unsign_fkh:divider|alt_u_div_21f:divider|StageOut[26]~129 ; |simple_ALU|lpm_divide:Div0|lpm_divide_7em:auto_generated|sign_div_unsign_fkh:divider|alt_u_div_21f:divider|StageOut[26]~129 ; combout          ;
; |simple_ALU|lpm_divide:Div0|lpm_divide_7em:auto_generated|sign_div_unsign_fkh:divider|alt_u_div_21f:divider|StageOut[35]~52  ; |simple_ALU|lpm_divide:Div0|lpm_divide_7em:auto_generated|sign_div_unsign_fkh:divider|alt_u_div_21f:divider|StageOut[35]~52  ; combout          ;
; |simple_ALU|lpm_divide:Div0|lpm_divide_7em:auto_generated|sign_div_unsign_fkh:divider|alt_u_div_21f:divider|StageOut[32]~55  ; |simple_ALU|lpm_divide:Div0|lpm_divide_7em:auto_generated|sign_div_unsign_fkh:divider|alt_u_div_21f:divider|StageOut[32]~55  ; combout          ;
; |simple_ALU|lpm_divide:Div0|lpm_divide_7em:auto_generated|sign_div_unsign_fkh:divider|alt_u_div_21f:divider|StageOut[45]~131 ; |simple_ALU|lpm_divide:Div0|lpm_divide_7em:auto_generated|sign_div_unsign_fkh:divider|alt_u_div_21f:divider|StageOut[45]~131 ; combout          ;
; |simple_ALU|lpm_divide:Div0|lpm_divide_7em:auto_generated|sign_div_unsign_fkh:divider|alt_u_div_21f:divider|StageOut[35]~60  ; |simple_ALU|lpm_divide:Div0|lpm_divide_7em:auto_generated|sign_div_unsign_fkh:divider|alt_u_div_21f:divider|StageOut[35]~60  ; combout          ;
; |simple_ALU|lpm_divide:Div0|lpm_divide_7em:auto_generated|sign_div_unsign_fkh:divider|alt_u_div_21f:divider|StageOut[43]~132 ; |simple_ALU|lpm_divide:Div0|lpm_divide_7em:auto_generated|sign_div_unsign_fkh:divider|alt_u_div_21f:divider|StageOut[43]~132 ; combout          ;
; |simple_ALU|lpm_divide:Div0|lpm_divide_7em:auto_generated|sign_div_unsign_fkh:divider|alt_u_div_21f:divider|StageOut[33]~62  ; |simple_ALU|lpm_divide:Div0|lpm_divide_7em:auto_generated|sign_div_unsign_fkh:divider|alt_u_div_21f:divider|StageOut[33]~62  ; combout          ;
; |simple_ALU|lpm_divide:Div0|lpm_divide_7em:auto_generated|sign_div_unsign_fkh:divider|alt_u_div_21f:divider|StageOut[32]~63  ; |simple_ALU|lpm_divide:Div0|lpm_divide_7em:auto_generated|sign_div_unsign_fkh:divider|alt_u_div_21f:divider|StageOut[32]~63  ; combout          ;
; |simple_ALU|lpm_divide:Div0|lpm_divide_7em:auto_generated|sign_div_unsign_fkh:divider|alt_u_div_21f:divider|StageOut[40]~39  ; |simple_ALU|lpm_divide:Div0|lpm_divide_7em:auto_generated|sign_div_unsign_fkh:divider|alt_u_div_21f:divider|StageOut[40]~39  ; combout          ;
; |simple_ALU|lpm_divide:Div0|lpm_divide_7em:auto_generated|sign_div_unsign_fkh:divider|alt_u_div_21f:divider|StageOut[45]~42  ; |simple_ALU|lpm_divide:Div0|lpm_divide_7em:auto_generated|sign_div_unsign_fkh:divider|alt_u_div_21f:divider|StageOut[45]~42  ; combout          ;
; |simple_ALU|lpm_divide:Div0|lpm_divide_7em:auto_generated|sign_div_unsign_fkh:divider|alt_u_div_21f:divider|StageOut[53]~133 ; |simple_ALU|lpm_divide:Div0|lpm_divide_7em:auto_generated|sign_div_unsign_fkh:divider|alt_u_div_21f:divider|StageOut[53]~133 ; combout          ;
; |simple_ALU|lpm_divide:Div0|lpm_divide_7em:auto_generated|sign_div_unsign_fkh:divider|alt_u_div_21f:divider|StageOut[43]~44  ; |simple_ALU|lpm_divide:Div0|lpm_divide_7em:auto_generated|sign_div_unsign_fkh:divider|alt_u_div_21f:divider|StageOut[43]~44  ; combout          ;
; |simple_ALU|lpm_divide:Div0|lpm_divide_7em:auto_generated|sign_div_unsign_fkh:divider|alt_u_div_21f:divider|StageOut[51]~134 ; |simple_ALU|lpm_divide:Div0|lpm_divide_7em:auto_generated|sign_div_unsign_fkh:divider|alt_u_div_21f:divider|StageOut[51]~134 ; combout          ;
; |simple_ALU|lpm_divide:Div0|lpm_divide_7em:auto_generated|sign_div_unsign_fkh:divider|alt_u_div_21f:divider|StageOut[41]~46  ; |simple_ALU|lpm_divide:Div0|lpm_divide_7em:auto_generated|sign_div_unsign_fkh:divider|alt_u_div_21f:divider|StageOut[41]~46  ; combout          ;
; |simple_ALU|lpm_divide:Div0|lpm_divide_7em:auto_generated|sign_div_unsign_fkh:divider|alt_u_div_21f:divider|StageOut[41]~135 ; |simple_ALU|lpm_divide:Div0|lpm_divide_7em:auto_generated|sign_div_unsign_fkh:divider|alt_u_div_21f:divider|StageOut[41]~135 ; combout          ;
; |simple_ALU|lpm_divide:Div0|lpm_divide_7em:auto_generated|sign_div_unsign_fkh:divider|alt_u_div_21f:divider|StageOut[40]~47  ; |simple_ALU|lpm_divide:Div0|lpm_divide_7em:auto_generated|sign_div_unsign_fkh:divider|alt_u_div_21f:divider|StageOut[40]~47  ; combout          ;
; |simple_ALU|lpm_divide:Div0|lpm_divide_7em:auto_generated|sign_div_unsign_fkh:divider|alt_u_div_21f:divider|StageOut[48]~23  ; |simple_ALU|lpm_divide:Div0|lpm_divide_7em:auto_generated|sign_div_unsign_fkh:divider|alt_u_div_21f:divider|StageOut[48]~23  ; combout          ;
; |simple_ALU|lpm_mult:Mult0|mult_nr01:auto_generated|w_decoder_node9w[8]                                                      ; |simple_ALU|lpm_mult:Mult0|mult_nr01:auto_generated|w_decoder_node9w[8]                                                      ; combout          ;
; |simple_ALU|Mux3~0                                                                                                           ; |simple_ALU|Mux3~0                                                                                                           ; combout          ;
; |simple_ALU|Mux2~0                                                                                                           ; |simple_ALU|Mux2~0                                                                                                           ; combout          ;
; |simple_ALU|Mux1~0                                                                                                           ; |simple_ALU|Mux1~0                                                                                                           ; combout          ;
; |simple_ALU|Mux7~0                                                                                                           ; |simple_ALU|Mux7~0                                                                                                           ; combout          ;
; |simple_ALU|Y[0]                                                                                                             ; |simple_ALU|Y[0]                                                                                                             ; padio            ;
; |simple_ALU|Y[1]                                                                                                             ; |simple_ALU|Y[1]                                                                                                             ; padio            ;
; |simple_ALU|Y[2]                                                                                                             ; |simple_ALU|Y[2]                                                                                                             ; padio            ;
; |simple_ALU|Y[3]                                                                                                             ; |simple_ALU|Y[3]                                                                                                             ; padio            ;
; |simple_ALU|Y[4]                                                                                                             ; |simple_ALU|Y[4]                                                                                                             ; padio            ;
; |simple_ALU|Y[5]                                                                                                             ; |simple_ALU|Y[5]                                                                                                             ; padio            ;
; |simple_ALU|Y[6]                                                                                                             ; |simple_ALU|Y[6]                                                                                                             ; padio            ;
; |simple_ALU|Y[7]                                                                                                             ; |simple_ALU|Y[7]                                                                                                             ; padio            ;
; |simple_ALU|A[0]                                                                                                             ; |simple_ALU|A[0]~corein                                                                                                      ; combout          ;
; |simple_ALU|B[0]                                                                                                             ; |simple_ALU|B[0]~corein                                                                                                      ; combout          ;
; |simple_ALU|B[3]                                                                                                             ; |simple_ALU|B[3]~corein                                                                                                      ; combout          ;
; |simple_ALU|B[1]                                                                                                             ; |simple_ALU|B[1]~corein                                                                                                      ; combout          ;
; |simple_ALU|B[2]                                                                                                             ; |simple_ALU|B[2]~corein                                                                                                      ; combout          ;
; |simple_ALU|A[3]                                                                                                             ; |simple_ALU|A[3]~corein                                                                                                      ; combout          ;
; |simple_ALU|A[2]                                                                                                             ; |simple_ALU|A[2]~corein                                                                                                      ; combout          ;
; |simple_ALU|S[0]                                                                                                             ; |simple_ALU|S[0]~corein                                                                                                      ; combout          ;
+------------------------------------------------------------------------------------------------------------------------------+------------------------------------------------------------------------------------------------------------------------------+------------------+


The following table displays output ports that do not toggle to 1 during simulation.
+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Missing 1-Value Coverage                                                                                                                                                                                                                                                       ;
+------------------------------------------------------------------------------------------------------------------------------+------------------------------------------------------------------------------------------------------------------------------+------------------+
; Node Name                                                                                                                    ; Output Port Name                                                                                                             ; Output Port Type ;
+------------------------------------------------------------------------------------------------------------------------------+------------------------------------------------------------------------------------------------------------------------------+------------------+
; |simple_ALU|lpm_divide:Div0|lpm_divide_7em:auto_generated|sign_div_unsign_fkh:divider|alt_u_div_21f:divider|op_5~2           ; |simple_ALU|lpm_divide:Div0|lpm_divide_7em:auto_generated|sign_div_unsign_fkh:divider|alt_u_div_21f:divider|op_5~2           ; cout             ;
; |simple_ALU|lpm_divide:Div0|lpm_divide_7em:auto_generated|sign_div_unsign_fkh:divider|alt_u_div_21f:divider|op_6~2           ; |simple_ALU|lpm_divide:Div0|lpm_divide_7em:auto_generated|sign_div_unsign_fkh:divider|alt_u_div_21f:divider|op_6~2           ; cout             ;
; |simple_ALU|lpm_divide:Div0|lpm_divide_7em:auto_generated|sign_div_unsign_fkh:divider|alt_u_div_21f:divider|op_7~2           ; |simple_ALU|lpm_divide:Div0|lpm_divide_7em:auto_generated|sign_div_unsign_fkh:divider|alt_u_div_21f:divider|op_7~2           ; cout             ;
; |simple_ALU|lpm_divide:Div0|lpm_divide_7em:auto_generated|sign_div_unsign_fkh:divider|alt_u_div_21f:divider|op_8~2           ; |simple_ALU|lpm_divide:Div0|lpm_divide_7em:auto_generated|sign_div_unsign_fkh:divider|alt_u_div_21f:divider|op_8~2           ; cout             ;
; |simple_ALU|lpm_mult:Mult0|mult_nr01:auto_generated|op_1~17                                                                  ; |simple_ALU|lpm_mult:Mult0|mult_nr01:auto_generated|op_1~18                                                                  ; cout             ;
; |simple_ALU|lpm_divide:Div0|lpm_divide_7em:auto_generated|sign_div_unsign_fkh:divider|alt_u_div_21f:divider|StageOut[18]~93  ; |simple_ALU|lpm_divide:Div0|lpm_divide_7em:auto_generated|sign_div_unsign_fkh:divider|alt_u_div_21f:divider|StageOut[18]~93  ; combout          ;
; |simple_ALU|lpm_divide:Div0|lpm_divide_7em:auto_generated|sign_div_unsign_fkh:divider|alt_u_div_21f:divider|StageOut[9]~128  ; |simple_ALU|lpm_divide:Div0|lpm_divide_7em:auto_generated|sign_div_unsign_fkh:divider|alt_u_div_21f:divider|StageOut[9]~128  ; combout          ;
; |simple_ALU|lpm_divide:Div0|lpm_divide_7em:auto_generated|sign_div_unsign_fkh:divider|alt_u_div_21f:divider|StageOut[8]~111  ; |simple_ALU|lpm_divide:Div0|lpm_divide_7em:auto_generated|sign_div_unsign_fkh:divider|alt_u_div_21f:divider|StageOut[8]~111  ; combout          ;
; |simple_ALU|lpm_divide:Div0|lpm_divide_7em:auto_generated|sign_div_unsign_fkh:divider|alt_u_div_21f:divider|StageOut[18]~85  ; |simple_ALU|lpm_divide:Div0|lpm_divide_7em:auto_generated|sign_div_unsign_fkh:divider|alt_u_div_21f:divider|StageOut[18]~85  ; combout          ;
; |simple_ALU|lpm_divide:Div0|lpm_divide_7em:auto_generated|sign_div_unsign_fkh:divider|alt_u_div_21f:divider|StageOut[27]~130 ; |simple_ALU|lpm_divide:Div0|lpm_divide_7em:auto_generated|sign_div_unsign_fkh:divider|alt_u_div_21f:divider|StageOut[27]~130 ; combout          ;
; |simple_ALU|lpm_divide:Div0|lpm_divide_7em:auto_generated|sign_div_unsign_fkh:divider|alt_u_div_21f:divider|StageOut[27]~76  ; |simple_ALU|lpm_divide:Div0|lpm_divide_7em:auto_generated|sign_div_unsign_fkh:divider|alt_u_div_21f:divider|StageOut[27]~76  ; combout          ;
; |simple_ALU|lpm_divide:Div0|lpm_divide_7em:auto_generated|sign_div_unsign_fkh:divider|alt_u_div_21f:divider|StageOut[25]~78  ; |simple_ALU|lpm_divide:Div0|lpm_divide_7em:auto_generated|sign_div_unsign_fkh:divider|alt_u_div_21f:divider|StageOut[25]~78  ; combout          ;
; |simple_ALU|lpm_divide:Div0|lpm_divide_7em:auto_generated|sign_div_unsign_fkh:divider|alt_u_div_21f:divider|StageOut[25]~70  ; |simple_ALU|lpm_divide:Div0|lpm_divide_7em:auto_generated|sign_div_unsign_fkh:divider|alt_u_div_21f:divider|StageOut[25]~70  ; combout          ;
; |simple_ALU|lpm_divide:Div0|lpm_divide_7em:auto_generated|sign_div_unsign_fkh:divider|alt_u_div_21f:divider|StageOut[33]~54  ; |simple_ALU|lpm_divide:Div0|lpm_divide_7em:auto_generated|sign_div_unsign_fkh:divider|alt_u_div_21f:divider|StageOut[33]~54  ; combout          ;
+------------------------------------------------------------------------------------------------------------------------------+------------------------------------------------------------------------------------------------------------------------------+------------------+


The following table displays output ports that do not toggle to 0 during simulation.
+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Missing 0-Value Coverage                                                                                                                                                                                                                                                       ;
+------------------------------------------------------------------------------------------------------------------------------+------------------------------------------------------------------------------------------------------------------------------+------------------+
; Node Name                                                                                                                    ; Output Port Name                                                                                                             ; Output Port Type ;
+------------------------------------------------------------------------------------------------------------------------------+------------------------------------------------------------------------------------------------------------------------------+------------------+
; |simple_ALU|lpm_divide:Div0|lpm_divide_7em:auto_generated|sign_div_unsign_fkh:divider|alt_u_div_21f:divider|op_5~2           ; |simple_ALU|lpm_divide:Div0|lpm_divide_7em:auto_generated|sign_div_unsign_fkh:divider|alt_u_div_21f:divider|op_5~2           ; cout             ;
; |simple_ALU|lpm_divide:Div0|lpm_divide_7em:auto_generated|sign_div_unsign_fkh:divider|alt_u_div_21f:divider|op_6~2           ; |simple_ALU|lpm_divide:Div0|lpm_divide_7em:auto_generated|sign_div_unsign_fkh:divider|alt_u_div_21f:divider|op_6~2           ; cout             ;
; |simple_ALU|lpm_divide:Div0|lpm_divide_7em:auto_generated|sign_div_unsign_fkh:divider|alt_u_div_21f:divider|op_7~2           ; |simple_ALU|lpm_divide:Div0|lpm_divide_7em:auto_generated|sign_div_unsign_fkh:divider|alt_u_div_21f:divider|op_7~2           ; cout             ;
; |simple_ALU|lpm_divide:Div0|lpm_divide_7em:auto_generated|sign_div_unsign_fkh:divider|alt_u_div_21f:divider|op_8~2           ; |simple_ALU|lpm_divide:Div0|lpm_divide_7em:auto_generated|sign_div_unsign_fkh:divider|alt_u_div_21f:divider|op_8~2           ; cout             ;
; |simple_ALU|lpm_mult:Mult0|mult_nr01:auto_generated|op_1~17                                                                  ; |simple_ALU|lpm_mult:Mult0|mult_nr01:auto_generated|op_1~18                                                                  ; cout             ;
; |simple_ALU|lpm_divide:Div0|lpm_divide_7em:auto_generated|sign_div_unsign_fkh:divider|alt_u_div_21f:divider|StageOut[18]~93  ; |simple_ALU|lpm_divide:Div0|lpm_divide_7em:auto_generated|sign_div_unsign_fkh:divider|alt_u_div_21f:divider|StageOut[18]~93  ; combout          ;
; |simple_ALU|lpm_divide:Div0|lpm_divide_7em:auto_generated|sign_div_unsign_fkh:divider|alt_u_div_21f:divider|StageOut[9]~128  ; |simple_ALU|lpm_divide:Div0|lpm_divide_7em:auto_generated|sign_div_unsign_fkh:divider|alt_u_div_21f:divider|StageOut[9]~128  ; combout          ;
; |simple_ALU|lpm_divide:Div0|lpm_divide_7em:auto_generated|sign_div_unsign_fkh:divider|alt_u_div_21f:divider|StageOut[8]~111  ; |simple_ALU|lpm_divide:Div0|lpm_divide_7em:auto_generated|sign_div_unsign_fkh:divider|alt_u_div_21f:divider|StageOut[8]~111  ; combout          ;
; |simple_ALU|lpm_divide:Div0|lpm_divide_7em:auto_generated|sign_div_unsign_fkh:divider|alt_u_div_21f:divider|StageOut[18]~85  ; |simple_ALU|lpm_divide:Div0|lpm_divide_7em:auto_generated|sign_div_unsign_fkh:divider|alt_u_div_21f:divider|StageOut[18]~85  ; combout          ;
; |simple_ALU|lpm_divide:Div0|lpm_divide_7em:auto_generated|sign_div_unsign_fkh:divider|alt_u_div_21f:divider|StageOut[27]~130 ; |simple_ALU|lpm_divide:Div0|lpm_divide_7em:auto_generated|sign_div_unsign_fkh:divider|alt_u_div_21f:divider|StageOut[27]~130 ; combout          ;
; |simple_ALU|lpm_divide:Div0|lpm_divide_7em:auto_generated|sign_div_unsign_fkh:divider|alt_u_div_21f:divider|StageOut[27]~76  ; |simple_ALU|lpm_divide:Div0|lpm_divide_7em:auto_generated|sign_div_unsign_fkh:divider|alt_u_div_21f:divider|StageOut[27]~76  ; combout          ;
; |simple_ALU|lpm_divide:Div0|lpm_divide_7em:auto_generated|sign_div_unsign_fkh:divider|alt_u_div_21f:divider|StageOut[25]~78  ; |simple_ALU|lpm_divide:Div0|lpm_divide_7em:auto_generated|sign_div_unsign_fkh:divider|alt_u_div_21f:divider|StageOut[25]~78  ; combout          ;
; |simple_ALU|lpm_divide:Div0|lpm_divide_7em:auto_generated|sign_div_unsign_fkh:divider|alt_u_div_21f:divider|StageOut[25]~70  ; |simple_ALU|lpm_divide:Div0|lpm_divide_7em:auto_generated|sign_div_unsign_fkh:divider|alt_u_div_21f:divider|StageOut[25]~70  ; combout          ;
; |simple_ALU|lpm_divide:Div0|lpm_divide_7em:auto_generated|sign_div_unsign_fkh:divider|alt_u_div_21f:divider|StageOut[33]~54  ; |simple_ALU|lpm_divide:Div0|lpm_divide_7em:auto_generated|sign_div_unsign_fkh:divider|alt_u_div_21f:divider|StageOut[33]~54  ; combout          ;
; |simple_ALU|A[1]                                                                                                             ; |simple_ALU|A[1]~corein                                                                                                      ; combout          ;
; |simple_ALU|S[1]                                                                                                             ; |simple_ALU|S[1]~corein                                                                                                      ; combout          ;
+------------------------------------------------------------------------------------------------------------------------------+------------------------------------------------------------------------------------------------------------------------------+------------------+


+---------------------+
; Simulator INI Usage ;
+--------+------------+
; Option ; Usage      ;
+--------+------------+


+--------------------+
; Simulator Messages ;
+--------------------+
Info: *******************************************************************
Info: Running Quartus II Simulator
    Info: Version 9.0 Build 235 06/17/2009 Service Pack 2 SJ Web Edition
    Info: Processing started: Fri Oct 29 18:57:08 2021
Info: Command: quartus_sim --read_settings_files=on --write_settings_files=off simple_ALU -c simple_ALU
Info: Using vector source file "C:/Users/user/OneDrive//qUVLSI]p/61047055S_hw1/VHDL code/simple_ALU.vwf"
Info: Option to preserve fewer signal transitions to reduce memory requirements is enabled
    Info: Simulation has been partitioned into sub-simulations according to the maximum transition count determined by the engine. Transitions from memory will be flushed out to disk at the end of each sub-simulation to reduce memory requirements.
Info: Simulation partitioned into 1 sub-simulations
Info: Simulation coverage is      90.36 %
Info: Number of transitions in simulation is 1869
Info: Quartus II Simulator was successful. 0 errors, 0 warnings
    Info: Peak virtual memory: 155 megabytes
    Info: Processing ended: Fri Oct 29 18:57:08 2021
    Info: Elapsed time: 00:00:00
    Info: Total CPU time (on all processors): 00:00:00


