<?xml version="1.0" encoding="UTF-8"?>
<Module name="top" Lut="1" T_Register="2758(0)" T_Alu="332(0)" T_Lut="3247(1)" T_MULTADDALU18X18="6(0)" T_Bsram="3(0)">
 <SubModule name="pll_inst"/>
 <SubModule name="npu_inst" Register="54" Lut="42" T_Register="2758(54)" T_Alu="332(0)" T_Lut="3246(42)" T_MULTADDALU18X18="6(0)" T_Bsram="3(0)">
  <SubModule name="spi_inst" Register="54" Alu="4" Lut="10" T_Register="54(54)" T_Alu="4(4)" T_Lut="10(10)"/>
  <SubModule name="sram_A_inst" Bsram="1" T_Bsram="1(1)"/>
  <SubModule name="sram_B_inst" Bsram="1" T_Bsram="1(1)"/>
  <SubModule name="sram_C_inst" Bsram="1" T_Bsram="1(1)"/>
  <SubModule name="tp_inst" Register="1952" Alu="56" Lut="744" T_Register="2650(1952)" T_Alu="328(56)" T_Lut="3194(744)" T_MULTADDALU18X18="6(0)">
   <SubModule name="gen_dsp[0].dsp_inst" MULTADDALU18X18="1" T_MULTADDALU18X18="1(1)"/>
   <SubModule name="gen_dsp[1].dsp_inst" MULTADDALU18X18="1" T_MULTADDALU18X18="1(1)"/>
   <SubModule name="gen_dsp[2].dsp_inst" MULTADDALU18X18="1" T_MULTADDALU18X18="1(1)"/>
   <SubModule name="gen_dsp[3].dsp_inst" MULTADDALU18X18="1" T_MULTADDALU18X18="1(1)"/>
   <SubModule name="gen_dsp[4].dsp_inst" MULTADDALU18X18="1" T_MULTADDALU18X18="1(1)"/>
   <SubModule name="mul_inst" Register="217" Alu="128" Lut="666" T_Register="217(217)" T_Alu="128(128)" T_Lut="666(666)"/>
   <SubModule name="add_inst" Register="136" Alu="8" Lut="159" T_Register="136(136)" T_Alu="8(8)" T_Lut="159(159)"/>
   <SubModule name="sub_inst" Register="136" Alu="8" Lut="159" T_Register="136(136)" T_Alu="8(8)" T_Lut="159(159)"/>
   <SubModule name="conv_inst" Register="194" Alu="128" Lut="1301" T_Register="194(194)" T_Alu="128(128)" T_Lut="1301(1301)"/>
   <SubModule name="dot_inst" Register="15" Lut="165" MULTADDALU18X18="1" T_Register="15(15)" T_Lut="165(165)" T_MULTADDALU18X18="1(1)"/>
  </SubModule>
 </SubModule>
</Module>
