0x0000: mov_imm:
	regs[20] = 0x4, opcode= 0x02
0x0006: mov_imm:
	regs[21] = 0x5, opcode= 0x02
0x000c: mov_regs:
	regs[2] = regs[1], opcode= 0x0b
0x000f: mov_regs:
	regs[3] = regs[1], opcode= 0x0b
0x0012: shl_regs:
	regs[2] <<= regs[20], opcode= 0x06
0x0015: shr_regs:
	regs[3] >>= regs[21], opcode= 0x05
0x0018: mov_regs:
	regs[4] = regs[2], opcode= 0x0b
0x001c: jmp_imm:
	pc += 0x1, opcode= 0x04
0x0021: xor_regs:
	regs[4] ^= regs[3], opcode= 0x08
0x0025: jmp_imm:
	pc += 0x1, opcode= 0x04
0x002a: add_regs:
	regs[4] += regs[1], opcode= 0x09
0x002d: mov_imm:
	regs[5] = 0x124fc51c, opcode= 0x02
0x0033: xor_regs:
	regs[4] ^= regs[5], opcode= 0x08
0x0036: add_regs:
	regs[0] += regs[4], opcode= 0x09
0x003a: jmp_imm:
	pc += 0x1, opcode= 0x04
0x003f: mov_regs:
	regs[2] = regs[0], opcode= 0x0b
0x0043: jmp_imm:
	pc += 0x1, opcode= 0x04
0x0048: mov_regs:
	regs[3] = regs[0], opcode= 0x0b
0x004c: jmp_imm:
	pc += 0x1, opcode= 0x04
0x0051: shl_regs:
	regs[2] <<= regs[20], opcode= 0x06
0x0055: jmp_imm:
	pc += 0x1, opcode= 0x04
0x005a: shr_regs:
	regs[3] >>= regs[21], opcode= 0x05
0x005d: mov_regs:
	regs[4] = regs[2], opcode= 0x0b
0x0060: xor_regs:
	regs[4] ^= regs[3], opcode= 0x08
0x0063: add_regs:
	regs[4] += regs[0], opcode= 0x09
0x0066: mov_imm:
	regs[5] = 0x60434ecb, opcode= 0x02
0x006d: jmp_imm:
	pc += 0x1, opcode= 0x04
0x0072: xor_regs:
	regs[4] ^= regs[5], opcode= 0x08
0x0075: add_regs:
	regs[1] += regs[4], opcode= 0x09
0x0079: jmp_imm:
	pc += 0x1, opcode= 0x04
0x007e: mov_imm:
	regs[20] = 0x4, opcode= 0x02
0x0084: mov_imm:
	regs[21] = 0x5, opcode= 0x02
0x008a: mov_regs:
	regs[2] = regs[1], opcode= 0x0b
0x008e: jmp_imm:
	pc += 0x1, opcode= 0x04
0x0093: mov_regs:
	regs[3] = regs[1], opcode= 0x0b
0x0097: jmp_imm:
	pc += 0x1, opcode= 0x04
0x009c: shl_regs:
	regs[2] <<= regs[20], opcode= 0x06
0x009f: shr_regs:
	regs[3] >>= regs[21], opcode= 0x05
0x00a2: mov_regs:
	regs[4] = regs[2], opcode= 0x0b
0x00a5: xor_regs:
	regs[4] ^= regs[3], opcode= 0x08
0x00a9: jmp_imm:
	pc += 0x1, opcode= 0x04
0x00ae: add_regs:
	regs[4] += regs[1], opcode= 0x09
0x00b1: mov_imm:
	regs[5] = 0x1eb47ed0, opcode= 0x02
0x00b8: jmp_imm:
	pc += 0x1, opcode= 0x04
0x00bd: xor_regs:
	regs[4] ^= regs[5], opcode= 0x08
0x00c1: jmp_imm:
	pc += 0x1, opcode= 0x04
0x00c6: add_regs:
	regs[0] += regs[4], opcode= 0x09
0x00c9: mov_regs:
	regs[2] = regs[0], opcode= 0x0b
0x00cd: jmp_imm:
	pc += 0x1, opcode= 0x04
0x00d2: mov_regs:
	regs[3] = regs[0], opcode= 0x0b
0x00d5: shl_regs:
	regs[2] <<= regs[20], opcode= 0x06
0x00d8: shr_regs:
	regs[3] >>= regs[21], opcode= 0x05
0x00db: mov_regs:
	regs[4] = regs[2], opcode= 0x0b
0x00de: xor_regs:
	regs[4] ^= regs[3], opcode= 0x08
0x00e1: add_regs:
	regs[4] += regs[0], opcode= 0x09
0x00e4: mov_imm:
	regs[5] = 0x31d524e3, opcode= 0x02
0x00ea: xor_regs:
	regs[4] ^= regs[5], opcode= 0x08
0x00ed: add_regs:
	regs[1] += regs[4], opcode= 0x09
0x00f0: mov_imm:
	regs[20] = 0x4, opcode= 0x02
0x00f6: mov_imm:
	regs[21] = 0x5, opcode= 0x02
0x00fc: mov_regs:
	regs[2] = regs[1], opcode= 0x0b
0x00ff: mov_regs:
	regs[3] = regs[1], opcode= 0x0b
0x0102: shl_regs:
	regs[2] <<= regs[20], opcode= 0x06
0x0105: shr_regs:
	regs[3] >>= regs[21], opcode= 0x05
0x0108: mov_regs:
	regs[4] = regs[2], opcode= 0x0b
0x010b: xor_regs:
	regs[4] ^= regs[3], opcode= 0x08
0x010e: add_regs:
	regs[4] += regs[1], opcode= 0x09
0x0111: mov_imm:
	regs[5] = 0xbd01c1d4, opcode= 0x02
0x0117: xor_regs:
	regs[4] ^= regs[5], opcode= 0x08
0x011a: add_regs:
	regs[0] += regs[4], opcode= 0x09
0x011e: jmp_imm:
	pc += 0x1, opcode= 0x04
0x0123: mov_regs:
	regs[2] = regs[0], opcode= 0x0b
0x0127: jmp_imm:
	pc += 0x1, opcode= 0x04
0x012c: mov_regs:
	regs[3] = regs[0], opcode= 0x0b
0x012f: shl_regs:
	regs[2] <<= regs[20], opcode= 0x06
0x0132: shr_regs:
	regs[3] >>= regs[21], opcode= 0x05
0x0135: mov_regs:
	regs[4] = regs[2], opcode= 0x0b
0x0139: jmp_imm:
	pc += 0x1, opcode= 0x04
0x013e: xor_regs:
	regs[4] ^= regs[3], opcode= 0x08
0x0141: add_regs:
	regs[4] += regs[0], opcode= 0x09
0x0144: mov_imm:
	regs[5] = 0xcc83519, opcode= 0x02
0x014a: xor_regs:
	regs[4] ^= regs[5], opcode= 0x08
0x014d: add_regs:
	regs[1] += regs[4], opcode= 0x09
0x0151: jmp_imm:
	pc += 0x1, opcode= 0x04
0x0156: mov_imm:
	regs[20] = 0x4, opcode= 0x02
0x015c: mov_imm:
	regs[21] = 0x5, opcode= 0x02
0x0162: mov_regs:
	regs[2] = regs[1], opcode= 0x0b
0x0165: mov_regs:
	regs[3] = regs[1], opcode= 0x0b
0x0168: shl_regs:
	regs[2] <<= regs[20], opcode= 0x06
0x016b: shr_regs:
	regs[3] >>= regs[21], opcode= 0x05
0x016e: mov_regs:
	regs[4] = regs[2], opcode= 0x0b
0x0172: jmp_imm:
	pc += 0x1, opcode= 0x04
0x0177: xor_regs:
	regs[4] ^= regs[3], opcode= 0x08
0x017a: add_regs:
	regs[4] += regs[1], opcode= 0x09
0x017d: mov_imm:
	regs[5] = 0xedbe29ec, opcode= 0x02
0x0183: xor_regs:
	regs[4] ^= regs[5], opcode= 0x08
0x0186: add_regs:
	regs[0] += regs[4], opcode= 0x09
0x0189: mov_regs:
	regs[2] = regs[0], opcode= 0x0b
0x018c: mov_regs:
	regs[3] = regs[0], opcode= 0x0b
0x018f: shl_regs:
	regs[2] <<= regs[20], opcode= 0x06
0x0192: shr_regs:
	regs[3] >>= regs[21], opcode= 0x05
0x0195: mov_regs:
	regs[4] = regs[2], opcode= 0x0b
0x0198: xor_regs:
	regs[4] ^= regs[3], opcode= 0x08
0x019b: add_regs:
	regs[4] += regs[0], opcode= 0x09
0x019f: jmp_imm:
	pc += 0x1, opcode= 0x04
0x01a4: mov_imm:
	regs[5] = 0x7830cc6d, opcode= 0x02
0x01aa: xor_regs:
	regs[4] ^= regs[5], opcode= 0x08
0x01ad: add_regs:
	regs[1] += regs[4], opcode= 0x09
0x01b1: jmp_imm:
	pc += 0x1, opcode= 0x04
0x01b6: mov_imm:
	regs[20] = 0x4, opcode= 0x02
0x01bc: mov_imm:
	regs[21] = 0x5, opcode= 0x02
0x01c2: mov_regs:
	regs[2] = regs[1], opcode= 0x0b
0x01c6: jmp_imm:
	pc += 0x1, opcode= 0x04
0x01cb: mov_regs:
	regs[3] = regs[1], opcode= 0x0b
0x01cf: jmp_imm:
	pc += 0x1, opcode= 0x04
0x01d4: shl_regs:
	regs[2] <<= regs[20], opcode= 0x06
0x01d7: shr_regs:
	regs[3] >>= regs[21], opcode= 0x05
0x01da: mov_regs:
	regs[4] = regs[2], opcode= 0x0b
0x01de: jmp_imm:
	pc += 0x1, opcode= 0x04
0x01e3: xor_regs:
	regs[4] ^= regs[3], opcode= 0x08
0x01e6: add_regs:
	regs[4] += regs[1], opcode= 0x09
0x01e9: mov_imm:
	regs[5] = 0x717481bd, opcode= 0x02
0x01f0: jmp_imm:
	pc += 0x1, opcode= 0x04
0x01f5: xor_regs:
	regs[4] ^= regs[5], opcode= 0x08
0x01f8: add_regs:
	regs[0] += regs[4], opcode= 0x09
0x01fb: mov_regs:
	regs[2] = regs[0], opcode= 0x0b
0x01fe: mov_regs:
	regs[3] = regs[0], opcode= 0x0b
0x0201: shl_regs:
	regs[2] <<= regs[20], opcode= 0x06
0x0205: jmp_imm:
	pc += 0x1, opcode= 0x04
0x020a: shr_regs:
	regs[3] >>= regs[21], opcode= 0x05
0x020d: mov_regs:
	regs[4] = regs[2], opcode= 0x0b
0x0210: xor_regs:
	regs[4] ^= regs[3], opcode= 0x08
0x0213: add_regs:
	regs[4] += regs[0], opcode= 0x09
0x0216: mov_imm:
	regs[5] = 0xfe5de4eb, opcode= 0x02
0x021d: jmp_imm:
	pc += 0x1, opcode= 0x04
0x0222: xor_regs:
	regs[4] ^= regs[5], opcode= 0x08
0x0225: add_regs:
	regs[1] += regs[4], opcode= 0x09
0x0228: mov_imm:
	regs[20] = 0x4, opcode= 0x02
0x022e: mov_imm:
	regs[21] = 0x5, opcode= 0x02
0x0234: mov_regs:
	regs[2] = regs[1], opcode= 0x0b
0x0237: mov_regs:
	regs[3] = regs[1], opcode= 0x0b
0x023a: shl_regs:
	regs[2] <<= regs[20], opcode= 0x06
0x023d: shr_regs:
	regs[3] >>= regs[21], opcode= 0x05
0x0240: mov_regs:
	regs[4] = regs[2], opcode= 0x0b
0x0243: xor_regs:
	regs[4] ^= regs[3], opcode= 0x08
0x0246: add_regs:
	regs[4] += regs[1], opcode= 0x09
0x024a: jmp_imm:
	pc += 0x1, opcode= 0x04
0x024f: mov_imm:
	regs[5] = 0x5fd8ae8d, opcode= 0x02
0x0255: xor_regs:
	regs[4] ^= regs[5], opcode= 0x08
0x0258: add_regs:
	regs[0] += regs[4], opcode= 0x09
0x025b: mov_regs:
	regs[2] = regs[0], opcode= 0x0b
0x025e: mov_regs:
	regs[3] = regs[0], opcode= 0x0b
0x0262: jmp_imm:
	pc += 0x1, opcode= 0x04
0x0267: shl_regs:
	regs[2] <<= regs[20], opcode= 0x06
0x026a: shr_regs:
	regs[3] >>= regs[21], opcode= 0x05
0x026d: mov_regs:
	regs[4] = regs[2], opcode= 0x0b
0x0271: jmp_imm:
	pc += 0x1, opcode= 0x04
0x0276: xor_regs:
	regs[4] ^= regs[3], opcode= 0x08
0x027a: jmp_imm:
	pc += 0x1, opcode= 0x04
0x027f: add_regs:
	regs[4] += regs[0], opcode= 0x09
0x0283: jmp_imm:
	pc += 0x1, opcode= 0x04
0x0288: mov_imm:
	regs[5] = 0xfc1a4a60, opcode= 0x02
0x028e: xor_regs:
	regs[4] ^= regs[5], opcode= 0x08
0x0292: jmp_imm:
	pc += 0x1, opcode= 0x04
0x0297: add_regs:
	regs[1] += regs[4], opcode= 0x09
0x029b: jmp_imm:
	pc += 0x1, opcode= 0x04
0x02a0: mov_imm:
	regs[20] = 0x4, opcode= 0x02
0x02a7: jmp_imm:
	pc += 0x1, opcode= 0x04
0x02ac: mov_imm:
	regs[21] = 0x5, opcode= 0x02
0x02b2: mov_regs:
	regs[2] = regs[1], opcode= 0x0b
0x02b5: mov_regs:
	regs[3] = regs[1], opcode= 0x0b
0x02b8: shl_regs:
	regs[2] <<= regs[20], opcode= 0x06
0x02bc: jmp_imm:
	pc += 0x1, opcode= 0x04
0x02c1: shr_regs:
	regs[3] >>= regs[21], opcode= 0x05
0x02c5: jmp_imm:
	pc += 0x1, opcode= 0x04
0x02ca: mov_regs:
	regs[4] = regs[2], opcode= 0x0b
0x02cd: xor_regs:
	regs[4] ^= regs[3], opcode= 0x08
0x02d0: add_regs:
	regs[4] += regs[1], opcode= 0x09
0x02d3: mov_imm:
	regs[5] = 0x99382ef5, opcode= 0x02
0x02d9: xor_regs:
	regs[4] ^= regs[5], opcode= 0x08
0x02dd: jmp_imm:
	pc += 0x1, opcode= 0x04
0x02e2: add_regs:
	regs[0] += regs[4], opcode= 0x09
0x02e5: mov_regs:
	regs[2] = regs[0], opcode= 0x0b
0x02e8: mov_regs:
	regs[3] = regs[0], opcode= 0x0b
0x02eb: shl_regs:
	regs[2] <<= regs[20], opcode= 0x06
0x02ef: jmp_imm:
	pc += 0x1, opcode= 0x04
0x02f4: shr_regs:
	regs[3] >>= regs[21], opcode= 0x05
0x02f7: mov_regs:
	regs[4] = regs[2], opcode= 0x0b
0x02fa: xor_regs:
	regs[4] ^= regs[3], opcode= 0x08
0x02fd: add_regs:
	regs[4] += regs[0], opcode= 0x09
0x0301: jmp_imm:
	pc += 0x1, opcode= 0x04
0x0306: mov_imm:
	regs[5] = 0x8433226f, opcode= 0x02
0x030d: jmp_imm:
	pc += 0x1, opcode= 0x04
0x0312: xor_regs:
	regs[4] ^= regs[5], opcode= 0x08
0x0316: jmp_imm:
	pc += 0x1, opcode= 0x04
0x031b: add_regs:
	regs[1] += regs[4], opcode= 0x09
0x031e: mov_imm:
	regs[20] = 0x4, opcode= 0x02
0x0324: mov_imm:
	regs[21] = 0x5, opcode= 0x02
0x032a: mov_regs:
	regs[2] = regs[1], opcode= 0x0b
0x032d: mov_regs:
	regs[3] = regs[1], opcode= 0x0b
0x0330: shl_regs:
	regs[2] <<= regs[20], opcode= 0x06
0x0333: shr_regs:
	regs[3] >>= regs[21], opcode= 0x05
0x0336: mov_regs:
	regs[4] = regs[2], opcode= 0x0b
0x0339: xor_regs:
	regs[4] ^= regs[3], opcode= 0x08
0x033c: add_regs:
	regs[4] += regs[1], opcode= 0x09
0x033f: mov_imm:
	regs[5] = 0xa0aabecb, opcode= 0x02
0x0345: xor_regs:
	regs[4] ^= regs[5], opcode= 0x08
0x0348: add_regs:
	regs[0] += regs[4], opcode= 0x09
0x034c: jmp_imm:
	pc += 0x1, opcode= 0x04
0x0351: mov_regs:
	regs[2] = regs[0], opcode= 0x0b
0x0354: mov_regs:
	regs[3] = regs[0], opcode= 0x0b
0x0357: shl_regs:
	regs[2] <<= regs[20], opcode= 0x06
0x035a: shr_regs:
	regs[3] >>= regs[21], opcode= 0x05
0x035e: jmp_imm:
	pc += 0x1, opcode= 0x04
0x0363: mov_regs:
	regs[4] = regs[2], opcode= 0x0b
0x0366: xor_regs:
	regs[4] ^= regs[3], opcode= 0x08
0x0369: add_regs:
	regs[4] += regs[0], opcode= 0x09
0x036d: jmp_imm:
	pc += 0x1, opcode= 0x04
0x0372: mov_imm:
	regs[5] = 0x5ae8711d, opcode= 0x02
0x0379: jmp_imm:
	pc += 0x1, opcode= 0x04
0x037e: xor_regs:
	regs[4] ^= regs[5], opcode= 0x08
0x0381: add_regs:
	regs[1] += regs[4], opcode= 0x09
0x0384: mov_imm:
	regs[20] = 0x4, opcode= 0x02
0x038a: mov_imm:
	regs[21] = 0x5, opcode= 0x02
0x0391: jmp_imm:
	pc += 0x1, opcode= 0x04
0x0396: mov_regs:
	regs[2] = regs[1], opcode= 0x0b
0x039a: jmp_imm:
	pc += 0x1, opcode= 0x04
0x039f: mov_regs:
	regs[3] = regs[1], opcode= 0x0b
0x03a2: shl_regs:
	regs[2] <<= regs[20], opcode= 0x06
0x03a6: jmp_imm:
	pc += 0x1, opcode= 0x04
0x03ab: shr_regs:
	regs[3] >>= regs[21], opcode= 0x05
0x03ae: mov_regs:
	regs[4] = regs[2], opcode= 0x0b
0x03b1: xor_regs:
	regs[4] ^= regs[3], opcode= 0x08
0x03b4: add_regs:
	regs[4] += regs[1], opcode= 0x09
0x03b7: mov_imm:
	regs[5] = 0x656a5691, opcode= 0x02
0x03bd: xor_regs:
	regs[4] ^= regs[5], opcode= 0x08
0x03c0: add_regs:
	regs[0] += regs[4], opcode= 0x09
0x03c4: jmp_imm:
	pc += 0x1, opcode= 0x04
0x03c9: mov_regs:
	regs[2] = regs[0], opcode= 0x0b
0x03cc: mov_regs:
	regs[3] = regs[0], opcode= 0x0b
0x03cf: shl_regs:
	regs[2] <<= regs[20], opcode= 0x06
0x03d2: shr_regs:
	regs[3] >>= regs[21], opcode= 0x05
0x03d5: mov_regs:
	regs[4] = regs[2], opcode= 0x0b
0x03d8: xor_regs:
	regs[4] ^= regs[3], opcode= 0x08
0x03dc: jmp_imm:
	pc += 0x1, opcode= 0x04
0x03e1: add_regs:
	regs[4] += regs[0], opcode= 0x09
0x03e5: jmp_imm:
	pc += 0x1, opcode= 0x04
0x03ea: mov_imm:
	regs[5] = 0xc45187cb, opcode= 0x02
0x03f0: xor_regs:
	regs[4] ^= regs[5], opcode= 0x08
0x03f3: add_regs:
	regs[1] += regs[4], opcode= 0x09
0x03f6: mov_imm:
	regs[20] = 0x4, opcode= 0x02
0x03fc: mov_imm:
	regs[21] = 0x5, opcode= 0x02
0x0403: jmp_imm:
	pc += 0x1, opcode= 0x04
0x0408: mov_regs:
	regs[2] = regs[1], opcode= 0x0b
0x040c: jmp_imm:
	pc += 0x1, opcode= 0x04
0x0411: mov_regs:
	regs[3] = regs[1], opcode= 0x0b
0x0414: shl_regs:
	regs[2] <<= regs[20], opcode= 0x06
0x0417: shr_regs:
	regs[3] >>= regs[21], opcode= 0x05
0x041b: jmp_imm:
	pc += 0x1, opcode= 0x04
0x0420: mov_regs:
	regs[4] = regs[2], opcode= 0x0b
0x0423: xor_regs:
	regs[4] ^= regs[3], opcode= 0x08
0x0426: add_regs:
	regs[4] += regs[1], opcode= 0x09
0x0429: mov_imm:
	regs[5] = 0x5329a557, opcode= 0x02
0x0430: jmp_imm:
	pc += 0x1, opcode= 0x04
0x0435: xor_regs:
	regs[4] ^= regs[5], opcode= 0x08
0x0438: add_regs:
	regs[0] += regs[4], opcode= 0x09
0x043b: mov_regs:
	regs[2] = regs[0], opcode= 0x0b
0x043e: mov_regs:
	regs[3] = regs[0], opcode= 0x0b
0x0441: shl_regs:
	regs[2] <<= regs[20], opcode= 0x06
0x0444: shr_regs:
	regs[3] >>= regs[21], opcode= 0x05
0x0447: mov_regs:
	regs[4] = regs[2], opcode= 0x0b
0x044a: xor_regs:
	regs[4] ^= regs[3], opcode= 0x08
0x044e: jmp_imm:
	pc += 0x1, opcode= 0x04
0x0453: add_regs:
	regs[4] += regs[0], opcode= 0x09
0x0457: jmp_imm:
	pc += 0x1, opcode= 0x04
0x045c: mov_imm:
	regs[5] = 0x435a6335, opcode= 0x02
0x0462: xor_regs:
	regs[4] ^= regs[5], opcode= 0x08
0x0465: add_regs:
	regs[1] += regs[4], opcode= 0x09
0x0468: mov_imm:
	regs[20] = 0x4, opcode= 0x02
0x046e: mov_imm:
	regs[21] = 0x5, opcode= 0x02
0x0475: jmp_imm:
	pc += 0x1, opcode= 0x04
0x047a: mov_regs:
	regs[2] = regs[1], opcode= 0x0b
0x047d: mov_regs:
	regs[3] = regs[1], opcode= 0x0b
0x0480: shl_regs:
	regs[2] <<= regs[20], opcode= 0x06
0x0484: jmp_imm:
	pc += 0x1, opcode= 0x04
0x0489: shr_regs:
	regs[3] >>= regs[21], opcode= 0x05
0x048c: mov_regs:
	regs[4] = regs[2], opcode= 0x0b
0x048f: xor_regs:
	regs[4] ^= regs[3], opcode= 0x08
0x0493: jmp_imm:
	pc += 0x1, opcode= 0x04
0x0498: add_regs:
	regs[4] += regs[1], opcode= 0x09
0x049b: mov_imm:
	regs[5] = 0xed7a80f4, opcode= 0x02
0x04a1: xor_regs:
	regs[4] ^= regs[5], opcode= 0x08
0x04a4: add_regs:
	regs[0] += regs[4], opcode= 0x09
0x04a7: mov_regs:
	regs[2] = regs[0], opcode= 0x0b
0x04ab: jmp_imm:
	pc += 0x1, opcode= 0x04
0x04b0: mov_regs:
	regs[3] = regs[0], opcode= 0x0b
0x04b3: shl_regs:
	regs[2] <<= regs[20], opcode= 0x06
0x04b7: jmp_imm:
	pc += 0x1, opcode= 0x04
0x04bc: shr_regs:
	regs[3] >>= regs[21], opcode= 0x05
0x04c0: jmp_imm:
	pc += 0x1, opcode= 0x04
0x04c5: mov_regs:
	regs[4] = regs[2], opcode= 0x0b
0x04c8: xor_regs:
	regs[4] ^= regs[3], opcode= 0x08
0x04cb: add_regs:
	regs[4] += regs[0], opcode= 0x09
0x04cf: jmp_imm:
	pc += 0x1, opcode= 0x04
0x04d4: mov_imm:
	regs[5] = 0xee62f5a4, opcode= 0x02
0x04da: xor_regs:
	regs[4] ^= regs[5], opcode= 0x08
0x04dd: add_regs:
	regs[1] += regs[4], opcode= 0x09
0x04e0: mov_imm:
	regs[20] = 0x4, opcode= 0x02
0x04e7: jmp_imm:
	pc += 0x1, opcode= 0x04
0x04ec: mov_imm:
	regs[21] = 0x5, opcode= 0x02
0x04f2: mov_regs:
	regs[2] = regs[1], opcode= 0x0b
0x04f5: mov_regs:
	regs[3] = regs[1], opcode= 0x0b
0x04f9: jmp_imm:
	pc += 0x1, opcode= 0x04
0x04fe: shl_regs:
	regs[2] <<= regs[20], opcode= 0x06
0x0502: jmp_imm:
	pc += 0x1, opcode= 0x04
0x0507: shr_regs:
	regs[3] >>= regs[21], opcode= 0x05
0x050a: mov_regs:
	regs[4] = regs[2], opcode= 0x0b
0x050d: xor_regs:
	regs[4] ^= regs[3], opcode= 0x08
0x0511: jmp_imm:
	pc += 0x1, opcode= 0x04
0x0516: add_regs:
	regs[4] += regs[1], opcode= 0x09
0x0519: mov_imm:
	regs[5] = 0xd540b859, opcode= 0x02
0x051f: xor_regs:
	regs[4] ^= regs[5], opcode= 0x08
0x0522: add_regs:
	regs[0] += regs[4], opcode= 0x09
0x0525: mov_regs:
	regs[2] = regs[0], opcode= 0x0b
0x0528: mov_regs:
	regs[3] = regs[0], opcode= 0x0b
0x052b: shl_regs:
	regs[2] <<= regs[20], opcode= 0x06
0x052e: shr_regs:
	regs[3] >>= regs[21], opcode= 0x05
0x0531: mov_regs:
	regs[4] = regs[2], opcode= 0x0b
0x0535: jmp_imm:
	pc += 0x1, opcode= 0x04
0x053a: xor_regs:
	regs[4] ^= regs[3], opcode= 0x08
0x053d: add_regs:
	regs[4] += regs[0], opcode= 0x09
0x0540: mov_imm:
	regs[5] = 0x5b8f0b90, opcode= 0x02
0x0546: xor_regs:
	regs[4] ^= regs[5], opcode= 0x08
0x054a: jmp_imm:
	pc += 0x1, opcode= 0x04
0x054f: add_regs:
	regs[1] += regs[4], opcode= 0x09
0x0553: jmp_imm:
	pc += 0x1, opcode= 0x04
0x0558: mov_imm:
	regs[20] = 0x4, opcode= 0x02
0x055e: mov_imm:
	regs[21] = 0x5, opcode= 0x02
0x0564: mov_regs:
	regs[2] = regs[1], opcode= 0x0b
0x0567: mov_regs:
	regs[3] = regs[1], opcode= 0x0b
0x056a: shl_regs:
	regs[2] <<= regs[20], opcode= 0x06
0x056d: shr_regs:
	regs[3] >>= regs[21], opcode= 0x05
0x0570: mov_regs:
	regs[4] = regs[2], opcode= 0x0b
0x0573: xor_regs:
	regs[4] ^= regs[3], opcode= 0x08
0x0576: add_regs:
	regs[4] += regs[1], opcode= 0x09
0x057a: jmp_imm:
	pc += 0x1, opcode= 0x04
0x057f: mov_imm:
	regs[5] = 0x9d80cb0a, opcode= 0x02
0x0585: xor_regs:
	regs[4] ^= regs[5], opcode= 0x08
0x0588: add_regs:
	regs[0] += regs[4], opcode= 0x09
0x058c: jmp_imm:
	pc += 0x1, opcode= 0x04
0x0591: mov_regs:
	regs[2] = regs[0], opcode= 0x0b
0x0594: mov_regs:
	regs[3] = regs[0], opcode= 0x0b
0x0597: shl_regs:
	regs[2] <<= regs[20], opcode= 0x06
0x059a: shr_regs:
	regs[3] >>= regs[21], opcode= 0x05
0x059d: mov_regs:
	regs[4] = regs[2], opcode= 0x0b
0x05a0: xor_regs:
	regs[4] ^= regs[3], opcode= 0x08
0x05a4: jmp_imm:
	pc += 0x1, opcode= 0x04
0x05a9: add_regs:
	regs[4] += regs[0], opcode= 0x09
0x05ac: mov_imm:
	regs[5] = 0xbdcc65ce, opcode= 0x02
0x05b2: xor_regs:
	regs[4] ^= regs[5], opcode= 0x08
0x05b5: add_regs:
	regs[1] += regs[4], opcode= 0x09
0x05b8: mov_imm:
	regs[20] = 0x4, opcode= 0x02
0x05be: mov_imm:
	regs[21] = 0x5, opcode= 0x02
0x05c4: mov_regs:
	regs[2] = regs[1], opcode= 0x0b
0x05c7: mov_regs:
	regs[3] = regs[1], opcode= 0x0b
0x05ca: shl_regs:
	regs[2] <<= regs[20], opcode= 0x06
0x05cd: shr_regs:
	regs[3] >>= regs[21], opcode= 0x05
0x05d0: mov_regs:
	regs[4] = regs[2], opcode= 0x0b
0x05d3: xor_regs:
	regs[4] ^= regs[3], opcode= 0x08
0x05d7: jmp_imm:
	pc += 0x1, opcode= 0x04
0x05dc: add_regs:
	regs[4] += regs[1], opcode= 0x09
0x05df: mov_imm:
	regs[5] = 0x47a07a69, opcode= 0x02
0x05e5: xor_regs:
	regs[4] ^= regs[5], opcode= 0x08
0x05e9: jmp_imm:
	pc += 0x1, opcode= 0x04
0x05ee: add_regs:
	regs[0] += regs[4], opcode= 0x09
0x05f2: jmp_imm:
	pc += 0x1, opcode= 0x04
0x05f7: mov_regs:
	regs[2] = regs[0], opcode= 0x0b
0x05fa: mov_regs:
	regs[3] = regs[0], opcode= 0x0b
0x05fd: shl_regs:
	regs[2] <<= regs[20], opcode= 0x06
0x0600: shr_regs:
	regs[3] >>= regs[21], opcode= 0x05
0x0603: mov_regs:
	regs[4] = regs[2], opcode= 0x0b
0x0606: xor_regs:
	regs[4] ^= regs[3], opcode= 0x08
0x0609: add_regs:
	regs[4] += regs[0], opcode= 0x09
0x060c: mov_imm:
	regs[5] = 0x38accb94, opcode= 0x02
0x0612: xor_regs:
	regs[4] ^= regs[5], opcode= 0x08
0x0615: add_regs:
	regs[1] += regs[4], opcode= 0x09
0x0618: mov_imm:
	regs[20] = 0x4, opcode= 0x02
0x061f: jmp_imm:
	pc += 0x1, opcode= 0x04
0x0624: mov_imm:
	regs[21] = 0x5, opcode= 0x02
0x062a: mov_regs:
	regs[2] = regs[1], opcode= 0x0b
0x062e: jmp_imm:
	pc += 0x1, opcode= 0x04
0x0633: mov_regs:
	regs[3] = regs[1], opcode= 0x0b
0x0637: jmp_imm:
	pc += 0x1, opcode= 0x04
0x063c: shl_regs:
	regs[2] <<= regs[20], opcode= 0x06
0x063f: shr_regs:
	regs[3] >>= regs[21], opcode= 0x05
0x0642: mov_regs:
	regs[4] = regs[2], opcode= 0x0b
0x0646: jmp_imm:
	pc += 0x1, opcode= 0x04
0x064b: xor_regs:
	regs[4] ^= regs[3], opcode= 0x08
0x064e: add_regs:
	regs[4] += regs[1], opcode= 0x09
0x0651: mov_imm:
	regs[5] = 0xf48927e8, opcode= 0x02
0x0658: jmp_imm:
	pc += 0x1, opcode= 0x04
0x065d: xor_regs:
	regs[4] ^= regs[5], opcode= 0x08
0x0660: add_regs:
	regs[0] += regs[4], opcode= 0x09
0x0663: mov_regs:
	regs[2] = regs[0], opcode= 0x0b
0x0666: mov_regs:
	regs[3] = regs[0], opcode= 0x0b
0x066a: jmp_imm:
	pc += 0x1, opcode= 0x04
0x066f: shl_regs:
	regs[2] <<= regs[20], opcode= 0x06
0x0672: shr_regs:
	regs[3] >>= regs[21], opcode= 0x05
0x0675: mov_regs:
	regs[4] = regs[2], opcode= 0x0b
0x0678: xor_regs:
	regs[4] ^= regs[3], opcode= 0x08
0x067b: add_regs:
	regs[4] += regs[0], opcode= 0x09
0x067f: jmp_imm:
	pc += 0x1, opcode= 0x04
0x0684: mov_imm:
	regs[5] = 0x668efae6, opcode= 0x02
0x068b: jmp_imm:
	pc += 0x1, opcode= 0x04
0x0690: xor_regs:
	regs[4] ^= regs[5], opcode= 0x08
0x0694: jmp_imm:
	pc += 0x1, opcode= 0x04
0x0699: add_regs:
	regs[1] += regs[4], opcode= 0x09
0x069c: mov_imm:
	regs[20] = 0x4, opcode= 0x02
0x06a3: jmp_imm:
	pc += 0x1, opcode= 0x04
0x06a8: mov_imm:
	regs[21] = 0x5, opcode= 0x02
0x06ae: mov_regs:
	regs[2] = regs[1], opcode= 0x0b
0x06b2: jmp_imm:
	pc += 0x1, opcode= 0x04
0x06b7: mov_regs:
	regs[3] = regs[1], opcode= 0x0b
0x06bb: jmp_imm:
	pc += 0x1, opcode= 0x04
0x06c0: shl_regs:
	regs[2] <<= regs[20], opcode= 0x06
0x06c3: shr_regs:
	regs[3] >>= regs[21], opcode= 0x05
0x06c6: mov_regs:
	regs[4] = regs[2], opcode= 0x0b
0x06ca: jmp_imm:
	pc += 0x1, opcode= 0x04
0x06cf: xor_regs:
	regs[4] ^= regs[3], opcode= 0x08
0x06d2: add_regs:
	regs[4] += regs[1], opcode= 0x09
0x06d6: jmp_imm:
	pc += 0x1, opcode= 0x04
0x06db: mov_imm:
	regs[5] = 0xccc4d353, opcode= 0x02
0x06e2: jmp_imm:
	pc += 0x1, opcode= 0x04
0x06e7: xor_regs:
	regs[4] ^= regs[5], opcode= 0x08
0x06ea: add_regs:
	regs[0] += regs[4], opcode= 0x09
0x06ed: mov_regs:
	regs[2] = regs[0], opcode= 0x0b
0x06f1: jmp_imm:
	pc += 0x1, opcode= 0x04
0x06f6: mov_regs:
	regs[3] = regs[0], opcode= 0x0b
0x06f9: shl_regs:
	regs[2] <<= regs[20], opcode= 0x06
0x06fc: shr_regs:
	regs[3] >>= regs[21], opcode= 0x05
0x06ff: mov_regs:
	regs[4] = regs[2], opcode= 0x0b
0x0702: xor_regs:
	regs[4] ^= regs[3], opcode= 0x08
0x0706: jmp_imm:
	pc += 0x1, opcode= 0x04
0x070b: add_regs:
	regs[4] += regs[0], opcode= 0x09
0x070e: mov_imm:
	regs[5] = 0x58f3c0e7, opcode= 0x02
0x0714: xor_regs:
	regs[4] ^= regs[5], opcode= 0x08
0x0717: add_regs:
	regs[1] += regs[4], opcode= 0x09
0x071a: mov_imm:
	regs[20] = 0x4, opcode= 0x02
0x0721: jmp_imm:
	pc += 0x1, opcode= 0x04
0x0726: mov_imm:
	regs[21] = 0x5, opcode= 0x02
0x072c: mov_regs:
	regs[2] = regs[1], opcode= 0x0b
0x072f: mov_regs:
	regs[3] = regs[1], opcode= 0x0b
0x0732: shl_regs:
	regs[2] <<= regs[20], opcode= 0x06
0x0736: jmp_imm:
	pc += 0x1, opcode= 0x04
0x073b: shr_regs:
	regs[3] >>= regs[21], opcode= 0x05
0x073f: jmp_imm:
	pc += 0x1, opcode= 0x04
0x0744: mov_regs:
	regs[4] = regs[2], opcode= 0x0b
0x0747: xor_regs:
	regs[4] ^= regs[3], opcode= 0x08
0x074b: jmp_imm:
	pc += 0x1, opcode= 0x04
0x0750: add_regs:
	regs[4] += regs[1], opcode= 0x09
0x0754: jmp_imm:
	pc += 0x1, opcode= 0x04
0x0759: mov_imm:
	regs[5] = 0x706fe2e, opcode= 0x02
0x075f: xor_regs:
	regs[4] ^= regs[5], opcode= 0x08
0x0762: add_regs:
	regs[0] += regs[4], opcode= 0x09
0x0765: mov_regs:
	regs[2] = regs[0], opcode= 0x0b
0x0768: mov_regs:
	regs[3] = regs[0], opcode= 0x0b
0x076c: jmp_imm:
	pc += 0x1, opcode= 0x04
0x0771: shl_regs:
	regs[2] <<= regs[20], opcode= 0x06
0x0774: shr_regs:
	regs[3] >>= regs[21], opcode= 0x05
0x0777: mov_regs:
	regs[4] = regs[2], opcode= 0x0b
0x077a: xor_regs:
	regs[4] ^= regs[3], opcode= 0x08
0x077d: add_regs:
	regs[4] += regs[0], opcode= 0x09
0x0780: mov_imm:
	regs[5] = 0xfcc0b094, opcode= 0x02
0x0786: xor_regs:
	regs[4] ^= regs[5], opcode= 0x08
0x078a: jmp_imm:
	pc += 0x1, opcode= 0x04
0x078f: add_regs:
	regs[1] += regs[4], opcode= 0x09
0x0792: mov_imm:
	regs[20] = 0x4, opcode= 0x02
0x0799: jmp_imm:
	pc += 0x1, opcode= 0x04
0x079e: mov_imm:
	regs[21] = 0x5, opcode= 0x02
0x07a4: mov_regs:
	regs[2] = regs[1], opcode= 0x0b
0x07a7: mov_regs:
	regs[3] = regs[1], opcode= 0x0b
0x07ab: jmp_imm:
	pc += 0x1, opcode= 0x04
0x07b0: shl_regs:
	regs[2] <<= regs[20], opcode= 0x06
0x07b4: jmp_imm:
	pc += 0x1, opcode= 0x04
0x07b9: shr_regs:
	regs[3] >>= regs[21], opcode= 0x05
0x07bc: mov_regs:
	regs[4] = regs[2], opcode= 0x0b
0x07bf: xor_regs:
	regs[4] ^= regs[3], opcode= 0x08
0x07c3: jmp_imm:
	pc += 0x1, opcode= 0x04
0x07c8: add_regs:
	regs[4] += regs[1], opcode= 0x09
0x07cc: jmp_imm:
	pc += 0x1, opcode= 0x04
0x07d1: mov_imm:
	regs[5] = 0xb799148e, opcode= 0x02
0x07d8: jmp_imm:
	pc += 0x1, opcode= 0x04
0x07dd: xor_regs:
	regs[4] ^= regs[5], opcode= 0x08
0x07e1: jmp_imm:
	pc += 0x1, opcode= 0x04
0x07e6: add_regs:
	regs[0] += regs[4], opcode= 0x09
0x07e9: mov_regs:
	regs[2] = regs[0], opcode= 0x0b
0x07ed: jmp_imm:
	pc += 0x1, opcode= 0x04
0x07f2: mov_regs:
	regs[3] = regs[0], opcode= 0x0b
0x07f5: shl_regs:
	regs[2] <<= regs[20], opcode= 0x06
0x07f9: jmp_imm:
	pc += 0x1, opcode= 0x04
0x07fe: shr_regs:
	regs[3] >>= regs[21], opcode= 0x05
0x0801: mov_regs:
	regs[4] = regs[2], opcode= 0x0b
0x0804: xor_regs:
	regs[4] ^= regs[3], opcode= 0x08
0x0807: add_regs:
	regs[4] += regs[0], opcode= 0x09
0x080a: mov_imm:
	regs[5] = 0x9e396ca2, opcode= 0x02
0x0810: xor_regs:
	regs[4] ^= regs[5], opcode= 0x08
0x0813: add_regs:
	regs[1] += regs[4], opcode= 0x09
0x0817: jmp_imm:
	pc += 0x1, opcode= 0x04
0x081c: mov_imm:
	regs[20] = 0x4, opcode= 0x02
0x0823: jmp_imm:
	pc += 0x1, opcode= 0x04
0x0828: mov_imm:
	regs[21] = 0x5, opcode= 0x02
0x082e: mov_regs:
	regs[2] = regs[1], opcode= 0x0b
0x0831: mov_regs:
	regs[3] = regs[1], opcode= 0x0b
0x0835: jmp_imm:
	pc += 0x1, opcode= 0x04
0x083a: shl_regs:
	regs[2] <<= regs[20], opcode= 0x06
0x083d: shr_regs:
	regs[3] >>= regs[21], opcode= 0x05
0x0840: mov_regs:
	regs[4] = regs[2], opcode= 0x0b
0x0843: xor_regs:
	regs[4] ^= regs[3], opcode= 0x08
0x0847: jmp_imm:
	pc += 0x1, opcode= 0x04
0x084c: add_regs:
	regs[4] += regs[1], opcode= 0x09
0x084f: mov_imm:
	regs[5] = 0x47ecd0d8, opcode= 0x02
0x0855: xor_regs:
	regs[4] ^= regs[5], opcode= 0x08
0x0859: jmp_imm:
	pc += 0x1, opcode= 0x04
0x085e: add_regs:
	regs[0] += regs[4], opcode= 0x09
0x0861: mov_regs:
	regs[2] = regs[0], opcode= 0x0b
0x0864: mov_regs:
	regs[3] = regs[0], opcode= 0x0b
0x0867: shl_regs:
	regs[2] <<= regs[20], opcode= 0x06
0x086b: jmp_imm:
	pc += 0x1, opcode= 0x04
0x0870: shr_regs:
	regs[3] >>= regs[21], opcode= 0x05
0x0873: mov_regs:
	regs[4] = regs[2], opcode= 0x0b
0x0876: xor_regs:
	regs[4] ^= regs[3], opcode= 0x08
0x0879: add_regs:
	regs[4] += regs[0], opcode= 0x09
0x087c: mov_imm:
	regs[5] = 0xeb2dd6ca, opcode= 0x02
0x0882: xor_regs:
	regs[4] ^= regs[5], opcode= 0x08
0x0885: add_regs:
	regs[1] += regs[4], opcode= 0x09
0x0888: mov_imm:
	regs[20] = 0x4, opcode= 0x02
0x088e: mov_imm:
	regs[21] = 0x5, opcode= 0x02
0x0894: mov_regs:
	regs[2] = regs[1], opcode= 0x0b
0x0897: mov_regs:
	regs[3] = regs[1], opcode= 0x0b
0x089a: shl_regs:
	regs[2] <<= regs[20], opcode= 0x06
0x089d: shr_regs:
	regs[3] >>= regs[21], opcode= 0x05
0x08a0: mov_regs:
	regs[4] = regs[2], opcode= 0x0b
0x08a3: xor_regs:
	regs[4] ^= regs[3], opcode= 0x08
0x08a6: add_regs:
	regs[4] += regs[1], opcode= 0x09
0x08a9: mov_imm:
	regs[5] = 0xa2e52546, opcode= 0x02
0x08af: xor_regs:
	regs[4] ^= regs[5], opcode= 0x08
0x08b3: jmp_imm:
	pc += 0x1, opcode= 0x04
0x08b8: add_regs:
	regs[0] += regs[4], opcode= 0x09
0x08bb: mov_regs:
	regs[2] = regs[0], opcode= 0x0b
0x08be: mov_regs:
	regs[3] = regs[0], opcode= 0x0b
0x08c2: jmp_imm:
	pc += 0x1, opcode= 0x04
0x08c7: shl_regs:
	regs[2] <<= regs[20], opcode= 0x06
0x08cb: jmp_imm:
	pc += 0x1, opcode= 0x04
0x08d0: shr_regs:
	regs[3] >>= regs[21], opcode= 0x05
0x08d3: mov_regs:
	regs[4] = regs[2], opcode= 0x0b
0x08d6: xor_regs:
	regs[4] ^= regs[3], opcode= 0x08
0x08d9: add_regs:
	regs[4] += regs[0], opcode= 0x09
0x08dc: mov_imm:
	regs[5] = 0x7bd860b0, opcode= 0x02
0x08e2: xor_regs:
	regs[4] ^= regs[5], opcode= 0x08
0x08e5: add_regs:
	regs[1] += regs[4], opcode= 0x09
0x08e8: mov_imm:
	regs[20] = 0x4, opcode= 0x02
0x08ee: mov_imm:
	regs[21] = 0x5, opcode= 0x02
0x08f4: mov_regs:
	regs[2] = regs[1], opcode= 0x0b
0x08f7: mov_regs:
	regs[3] = regs[1], opcode= 0x0b
0x08fa: shl_regs:
	regs[2] <<= regs[20], opcode= 0x06
0x08fe: jmp_imm:
	pc += 0x1, opcode= 0x04
0x0903: shr_regs:
	regs[3] >>= regs[21], opcode= 0x05
0x0906: mov_regs:
	regs[4] = regs[2], opcode= 0x0b
0x090a: jmp_imm:
	pc += 0x1, opcode= 0x04
0x090f: xor_regs:
	regs[4] ^= regs[3], opcode= 0x08
0x0912: add_regs:
	regs[4] += regs[1], opcode= 0x09
0x0915: mov_imm:
	regs[5] = 0x73b80e7d, opcode= 0x02
0x091b: xor_regs:
	regs[4] ^= regs[5], opcode= 0x08
0x091e: add_regs:
	regs[0] += regs[4], opcode= 0x09
0x0921: mov_regs:
	regs[2] = regs[0], opcode= 0x0b
0x0925: jmp_imm:
	pc += 0x1, opcode= 0x04
0x092a: mov_regs:
	regs[3] = regs[0], opcode= 0x0b
0x092d: shl_regs:
	regs[2] <<= regs[20], opcode= 0x06
0x0930: shr_regs:
	regs[3] >>= regs[21], opcode= 0x05
0x0933: mov_regs:
	regs[4] = regs[2], opcode= 0x0b
0x0936: xor_regs:
	regs[4] ^= regs[3], opcode= 0x08
0x0939: add_regs:
	regs[4] += regs[0], opcode= 0x09
0x093d: jmp_imm:
	pc += 0x1, opcode= 0x04
0x0942: mov_imm:
	regs[5] = 0x1266a9be, opcode= 0x02
0x0948: xor_regs:
	regs[4] ^= regs[5], opcode= 0x08
0x094b: add_regs:
	regs[1] += regs[4], opcode= 0x09
0x094e: mov_imm:
	regs[20] = 0x4, opcode= 0x02
0x0955: jmp_imm:
	pc += 0x1, opcode= 0x04
0x095a: mov_imm:
	regs[21] = 0x5, opcode= 0x02
0x0960: mov_regs:
	regs[2] = regs[1], opcode= 0x0b
0x0964: jmp_imm:
	pc += 0x1, opcode= 0x04
0x0969: mov_regs:
	regs[3] = regs[1], opcode= 0x0b
0x096c: shl_regs:
	regs[2] <<= regs[20], opcode= 0x06
0x0970: jmp_imm:
	pc += 0x1, opcode= 0x04
0x0975: shr_regs:
	regs[3] >>= regs[21], opcode= 0x05
0x0979: jmp_imm:
	pc += 0x1, opcode= 0x04
0x097e: mov_regs:
	regs[4] = regs[2], opcode= 0x0b
0x0981: xor_regs:
	regs[4] ^= regs[3], opcode= 0x08
0x0985: jmp_imm:
	pc += 0x1, opcode= 0x04
0x098a: add_regs:
	regs[4] += regs[1], opcode= 0x09
0x098d: mov_imm:
	regs[5] = 0x2abe25e9, opcode= 0x02
0x0993: xor_regs:
	regs[4] ^= regs[5], opcode= 0x08
0x0996: add_regs:
	regs[0] += regs[4], opcode= 0x09
0x0999: mov_regs:
	regs[2] = regs[0], opcode= 0x0b
0x099d: jmp_imm:
	pc += 0x1, opcode= 0x04
0x09a2: mov_regs:
	regs[3] = regs[0], opcode= 0x0b
0x09a5: shl_regs:
	regs[2] <<= regs[20], opcode= 0x06
0x09a8: shr_regs:
	regs[3] >>= regs[21], opcode= 0x05
0x09ab: mov_regs:
	regs[4] = regs[2], opcode= 0x0b
0x09ae: xor_regs:
	regs[4] ^= regs[3], opcode= 0x08
0x09b2: jmp_imm:
	pc += 0x1, opcode= 0x04
0x09b7: add_regs:
	regs[4] += regs[0], opcode= 0x09
0x09ba: mov_imm:
	regs[5] = 0x76810d2e, opcode= 0x02
0x09c0: xor_regs:
	regs[4] ^= regs[5], opcode= 0x08
0x09c4: jmp_imm:
	pc += 0x1, opcode= 0x04
0x09c9: add_regs:
	regs[1] += regs[4], opcode= 0x09
0x09cd: jmp_imm:
	pc += 0x1, opcode= 0x04
0x09d2: mov_imm:
	regs[20] = 0x4, opcode= 0x02
0x09d8: mov_imm:
	regs[21] = 0x5, opcode= 0x02
0x09df: jmp_imm:
	pc += 0x1, opcode= 0x04
0x09e4: mov_regs:
	regs[2] = regs[1], opcode= 0x0b
0x09e7: mov_regs:
	regs[3] = regs[1], opcode= 0x0b
0x09ea: shl_regs:
	regs[2] <<= regs[20], opcode= 0x06
0x09ed: shr_regs:
	regs[3] >>= regs[21], opcode= 0x05
0x09f0: mov_regs:
	regs[4] = regs[2], opcode= 0x0b
0x09f4: jmp_imm:
	pc += 0x1, opcode= 0x04
0x09f9: xor_regs:
	regs[4] ^= regs[3], opcode= 0x08
0x09fc: add_regs:
	regs[4] += regs[1], opcode= 0x09
0x09ff: mov_imm:
	regs[5] = 0xd9355b8e, opcode= 0x02
0x0a06: jmp_imm:
	pc += 0x1, opcode= 0x04
0x0a0b: xor_regs:
	regs[4] ^= regs[5], opcode= 0x08
0x0a0e: add_regs:
	regs[0] += regs[4], opcode= 0x09
0x0a11: mov_regs:
	regs[2] = regs[0], opcode= 0x0b
0x0a15: jmp_imm:
	pc += 0x1, opcode= 0x04
0x0a1a: mov_regs:
	regs[3] = regs[0], opcode= 0x0b
0x0a1d: shl_regs:
	regs[2] <<= regs[20], opcode= 0x06
0x0a20: shr_regs:
	regs[3] >>= regs[21], opcode= 0x05
0x0a23: mov_regs:
	regs[4] = regs[2], opcode= 0x0b
0x0a27: jmp_imm:
	pc += 0x1, opcode= 0x04
0x0a2c: xor_regs:
	regs[4] ^= regs[3], opcode= 0x08
0x0a2f: add_regs:
	regs[4] += regs[0], opcode= 0x09
0x0a32: mov_imm:
	regs[5] = 0x9770efd0, opcode= 0x02
0x0a39: jmp_imm:
	pc += 0x1, opcode= 0x04
0x0a3e: xor_regs:
	regs[4] ^= regs[5], opcode= 0x08
0x0a42: jmp_imm:
	pc += 0x1, opcode= 0x04
0x0a47: add_regs:
	regs[1] += regs[4], opcode= 0x09
0x0a4b: jmp_imm:
	pc += 0x1, opcode= 0x04
0x0a50: mov_imm:
	regs[20] = 0x4, opcode= 0x02
0x0a57: jmp_imm:
	pc += 0x1, opcode= 0x04
0x0a5c: mov_imm:
	regs[21] = 0x5, opcode= 0x02
0x0a62: mov_regs:
	regs[2] = regs[1], opcode= 0x0b
0x0a66: jmp_imm:
	pc += 0x1, opcode= 0x04
0x0a6b: mov_regs:
	regs[3] = regs[1], opcode= 0x0b
0x0a6e: shl_regs:
	regs[2] <<= regs[20], opcode= 0x06
0x0a71: shr_regs:
	regs[3] >>= regs[21], opcode= 0x05
0x0a75: jmp_imm:
	pc += 0x1, opcode= 0x04
0x0a7a: mov_regs:
	regs[4] = regs[2], opcode= 0x0b
0x0a7d: xor_regs:
	regs[4] ^= regs[3], opcode= 0x08
0x0a81: jmp_imm:
	pc += 0x1, opcode= 0x04
0x0a86: add_regs:
	regs[4] += regs[1], opcode= 0x09
0x0a89: mov_imm:
	regs[5] = 0xc632ec25, opcode= 0x02
0x0a8f: xor_regs:
	regs[4] ^= regs[5], opcode= 0x08
0x0a92: add_regs:
	regs[0] += regs[4], opcode= 0x09
0x0a95: mov_regs:
	regs[2] = regs[0], opcode= 0x0b
0x0a99: jmp_imm:
	pc += 0x1, opcode= 0x04
0x0a9e: mov_regs:
	regs[3] = regs[0], opcode= 0x0b
0x0aa1: shl_regs:
	regs[2] <<= regs[20], opcode= 0x06
0x0aa4: shr_regs:
	regs[3] >>= regs[21], opcode= 0x05
0x0aa7: mov_regs:
	regs[4] = regs[2], opcode= 0x0b
0x0aaa: xor_regs:
	regs[4] ^= regs[3], opcode= 0x08
0x0aad: add_regs:
	regs[4] += regs[0], opcode= 0x09
0x0ab1: jmp_imm:
	pc += 0x1, opcode= 0x04
0x0ab6: mov_imm:
	regs[5] = 0xf8f2d93e, opcode= 0x02
0x0abc: xor_regs:
	regs[4] ^= regs[5], opcode= 0x08
0x0abf: add_regs:
	regs[1] += regs[4], opcode= 0x09
0x0ac3: jmp_imm:
	pc += 0x1, opcode= 0x04
0x0ac8: mov_imm:
	regs[20] = 0x4, opcode= 0x02
0x0acf: jmp_imm:
	pc += 0x1, opcode= 0x04
0x0ad4: mov_imm:
	regs[21] = 0x5, opcode= 0x02
0x0ada: mov_regs:
	regs[2] = regs[1], opcode= 0x0b
0x0add: mov_regs:
	regs[3] = regs[1], opcode= 0x0b
0x0ae0: shl_regs:
	regs[2] <<= regs[20], opcode= 0x06
0x0ae3: shr_regs:
	regs[3] >>= regs[21], opcode= 0x05
0x0ae6: mov_regs:
	regs[4] = regs[2], opcode= 0x0b
0x0ae9: xor_regs:
	regs[4] ^= regs[3], opcode= 0x08
0x0aec: add_regs:
	regs[4] += regs[1], opcode= 0x09
0x0aef: mov_imm:
	regs[5] = 0xa2246a94, opcode= 0x02
0x0af5: xor_regs:
	regs[4] ^= regs[5], opcode= 0x08
0x0af9: jmp_imm:
	pc += 0x1, opcode= 0x04
0x0afe: add_regs:
	regs[0] += regs[4], opcode= 0x09
0x0b01: mov_regs:
	regs[2] = regs[0], opcode= 0x0b
0x0b05: jmp_imm:
	pc += 0x1, opcode= 0x04
0x0b0a: mov_regs:
	regs[3] = regs[0], opcode= 0x0b
0x0b0e: jmp_imm:
	pc += 0x1, opcode= 0x04
0x0b13: shl_regs:
	regs[2] <<= regs[20], opcode= 0x06
0x0b16: shr_regs:
	regs[3] >>= regs[21], opcode= 0x05
0x0b19: mov_regs:
	regs[4] = regs[2], opcode= 0x0b
0x0b1d: jmp_imm:
	pc += 0x1, opcode= 0x04
0x0b22: xor_regs:
	regs[4] ^= regs[3], opcode= 0x08
0x0b25: add_regs:
	regs[4] += regs[0], opcode= 0x09
0x0b28: mov_imm:
	regs[5] = 0x2e60fd71, opcode= 0x02
0x0b2e: xor_regs:
	regs[4] ^= regs[5], opcode= 0x08
0x0b31: add_regs:
	regs[1] += regs[4], opcode= 0x09
0x0b34: mov_imm:
	regs[20] = 0x4, opcode= 0x02
0x0b3a: mov_imm:
	regs[21] = 0x5, opcode= 0x02
0x0b40: mov_regs:
	regs[2] = regs[1], opcode= 0x0b
0x0b43: mov_regs:
	regs[3] = regs[1], opcode= 0x0b
0x0b46: shl_regs:
	regs[2] <<= regs[20], opcode= 0x06
0x0b49: shr_regs:
	regs[3] >>= regs[21], opcode= 0x05
0x0b4d: jmp_imm:
	pc += 0x1, opcode= 0x04
0x0b52: mov_regs:
	regs[4] = regs[2], opcode= 0x0b
0x0b55: xor_regs:
	regs[4] ^= regs[3], opcode= 0x08
0x0b58: add_regs:
	regs[4] += regs[1], opcode= 0x09
0x0b5c: jmp_imm:
	pc += 0x1, opcode= 0x04
0x0b61: mov_imm:
	regs[5] = 0x5fc4bbc1, opcode= 0x02
0x0b67: xor_regs:
	regs[4] ^= regs[5], opcode= 0x08
0x0b6a: add_regs:
	regs[0] += regs[4], opcode= 0x09
0x0b6e: jmp_imm:
	pc += 0x1, opcode= 0x04
0x0b73: mov_regs:
	regs[2] = regs[0], opcode= 0x0b
0x0b77: jmp_imm:
	pc += 0x1, opcode= 0x04
0x0b7c: mov_regs:
	regs[3] = regs[0], opcode= 0x0b
0x0b7f: shl_regs:
	regs[2] <<= regs[20], opcode= 0x06
0x0b83: jmp_imm:
	pc += 0x1, opcode= 0x04
0x0b88: shr_regs:
	regs[3] >>= regs[21], opcode= 0x05
0x0b8b: mov_regs:
	regs[4] = regs[2], opcode= 0x0b
0x0b8e: xor_regs:
	regs[4] ^= regs[3], opcode= 0x08
0x0b91: add_regs:
	regs[4] += regs[0], opcode= 0x09
0x0b94: mov_imm:
	regs[5] = 0xb5e53aab, opcode= 0x02
0x0b9a: xor_regs:
	regs[4] ^= regs[5], opcode= 0x08
0x0b9d: add_regs:
	regs[1] += regs[4], opcode= 0x09
0x0ba0: mov_imm:
	regs[20] = 0x4, opcode= 0x02
0x0ba7: jmp_imm:
	pc += 0x1, opcode= 0x04
0x0bac: mov_imm:
	regs[21] = 0x5, opcode= 0x02
0x0bb2: mov_regs:
	regs[2] = regs[1], opcode= 0x0b
0x0bb5: mov_regs:
	regs[3] = regs[1], opcode= 0x0b
0x0bb9: jmp_imm:
	pc += 0x1, opcode= 0x04
0x0bbe: shl_regs:
	regs[2] <<= regs[20], opcode= 0x06
0x0bc2: jmp_imm:
	pc += 0x1, opcode= 0x04
0x0bc7: shr_regs:
	regs[3] >>= regs[21], opcode= 0x05
0x0bca: mov_regs:
	regs[4] = regs[2], opcode= 0x0b
0x0bce: jmp_imm:
	pc += 0x1, opcode= 0x04
0x0bd3: xor_regs:
	regs[4] ^= regs[3], opcode= 0x08
0x0bd7: jmp_imm:
	pc += 0x1, opcode= 0x04
0x0bdc: add_regs:
	regs[4] += regs[1], opcode= 0x09
0x0bdf: mov_imm:
	regs[5] = 0x4f7be96, opcode= 0x02
0x0be5: xor_regs:
	regs[4] ^= regs[5], opcode= 0x08
0x0be8: add_regs:
	regs[0] += regs[4], opcode= 0x09
0x0beb: mov_regs:
	regs[2] = regs[0], opcode= 0x0b
0x0bee: mov_regs:
	regs[3] = regs[0], opcode= 0x0b
0x0bf1: shl_regs:
	regs[2] <<= regs[20], opcode= 0x06
0x0bf5: jmp_imm:
	pc += 0x1, opcode= 0x04
0x0bfa: shr_regs:
	regs[3] >>= regs[21], opcode= 0x05
0x0bfd: mov_regs:
	regs[4] = regs[2], opcode= 0x0b
0x0c01: jmp_imm:
	pc += 0x1, opcode= 0x04
0x0c06: xor_regs:
	regs[4] ^= regs[3], opcode= 0x08
0x0c09: add_regs:
	regs[4] += regs[0], opcode= 0x09
0x0c0c: mov_imm:
	regs[5] = 0xfcfeaea3, opcode= 0x02
0x0c12: xor_regs:
	regs[4] ^= regs[5], opcode= 0x08
0x0c15: add_regs:
	regs[1] += regs[4], opcode= 0x09
0x0c18: mov_imm:
	regs[20] = 0x4, opcode= 0x02
0x0c1e: mov_imm:
	regs[21] = 0x5, opcode= 0x02
0x0c24: mov_regs:
	regs[2] = regs[1], opcode= 0x0b
0x0c27: mov_regs:
	regs[3] = regs[1], opcode= 0x0b
0x0c2b: jmp_imm:
	pc += 0x1, opcode= 0x04
0x0c30: shl_regs:
	regs[2] <<= regs[20], opcode= 0x06
0x0c33: shr_regs:
	regs[3] >>= regs[21], opcode= 0x05
0x0c36: mov_regs:
	regs[4] = regs[2], opcode= 0x0b
0x0c39: xor_regs:
	regs[4] ^= regs[3], opcode= 0x08
0x0c3c: add_regs:
	regs[4] += regs[1], opcode= 0x09
0x0c40: jmp_imm:
	pc += 0x1, opcode= 0x04
0x0c45: mov_imm:
	regs[5] = 0x27323ff, opcode= 0x02
0x0c4b: xor_regs:
	regs[4] ^= regs[5], opcode= 0x08
0x0c4e: add_regs:
	regs[0] += regs[4], opcode= 0x09
0x0c52: jmp_imm:
	pc += 0x1, opcode= 0x04
0x0c57: mov_regs:
	regs[2] = regs[0], opcode= 0x0b
0x0c5a: mov_regs:
	regs[3] = regs[0], opcode= 0x0b
0x0c5d: shl_regs:
	regs[2] <<= regs[20], opcode= 0x06
0x0c60: shr_regs:
	regs[3] >>= regs[21], opcode= 0x05
0x0c63: mov_regs:
	regs[4] = regs[2], opcode= 0x0b
0x0c66: xor_regs:
	regs[4] ^= regs[3], opcode= 0x08
0x0c69: add_regs:
	regs[4] += regs[0], opcode= 0x09
0x0c6d: jmp_imm:
	pc += 0x1, opcode= 0x04
0x0c72: mov_imm:
	regs[5] = 0xc77d1773, opcode= 0x02
0x0c78: xor_regs:
	regs[4] ^= regs[5], opcode= 0x08
0x0c7b: add_regs:
	regs[1] += regs[4], opcode= 0x09
0x0c7e: mov_imm:
	regs[20] = 0x4, opcode= 0x02
0x0c84: mov_imm:
	regs[21] = 0x5, opcode= 0x02
0x0c8a: mov_regs:
	regs[2] = regs[1], opcode= 0x0b
0x0c8d: mov_regs:
	regs[3] = regs[1], opcode= 0x0b
0x0c91: jmp_imm:
	pc += 0x1, opcode= 0x04
0x0c96: shl_regs:
	regs[2] <<= regs[20], opcode= 0x06
0x0c99: shr_regs:
	regs[3] >>= regs[21], opcode= 0x05
0x0c9c: mov_regs:
	regs[4] = regs[2], opcode= 0x0b
0x0ca0: jmp_imm:
	pc += 0x1, opcode= 0x04
0x0ca5: xor_regs:
	regs[4] ^= regs[3], opcode= 0x08
0x0ca8: add_regs:
	regs[4] += regs[1], opcode= 0x09
0x0cab: mov_imm:
	regs[5] = 0x2c229fae, opcode= 0x02
0x0cb1: xor_regs:
	regs[4] ^= regs[5], opcode= 0x08
0x0cb4: add_regs:
	regs[0] += regs[4], opcode= 0x09
0x0cb7: mov_regs:
	regs[2] = regs[0], opcode= 0x0b
0x0cba: mov_regs:
	regs[3] = regs[0], opcode= 0x0b
0x0cbe: jmp_imm:
	pc += 0x1, opcode= 0x04
0x0cc3: shl_regs:
	regs[2] <<= regs[20], opcode= 0x06
0x0cc6: shr_regs:
	regs[3] >>= regs[21], opcode= 0x05
0x0cc9: mov_regs:
	regs[4] = regs[2], opcode= 0x0b
0x0ccc: xor_regs:
	regs[4] ^= regs[3], opcode= 0x08
0x0cd0: jmp_imm:
	pc += 0x1, opcode= 0x04
0x0cd5: add_regs:
	regs[4] += regs[0], opcode= 0x09
0x0cd8: mov_imm:
	regs[5] = 0x881b247d, opcode= 0x02
0x0cdf: jmp_imm:
	pc += 0x1, opcode= 0x04
0x0ce4: xor_regs:
	regs[4] ^= regs[5], opcode= 0x08
0x0ce7: add_regs:
	regs[1] += regs[4], opcode= 0x09
0x0ceb: jmp_imm:
	pc += 0x1, opcode= 0x04
0x0cf0: mov_imm:
	regs[20] = 0x4, opcode= 0x02
0x0cf6: mov_imm:
	regs[21] = 0x5, opcode= 0x02
0x0cfc: mov_regs:
	regs[2] = regs[1], opcode= 0x0b
0x0cff: mov_regs:
	regs[3] = regs[1], opcode= 0x0b
0x0d02: shl_regs:
	regs[2] <<= regs[20], opcode= 0x06
0x0d05: shr_regs:
	regs[3] >>= regs[21], opcode= 0x05
0x0d08: mov_regs:
	regs[4] = regs[2], opcode= 0x0b
0x0d0b: xor_regs:
	regs[4] ^= regs[3], opcode= 0x08
0x0d0e: add_regs:
	regs[4] += regs[1], opcode= 0x09
0x0d12: jmp_imm:
	pc += 0x1, opcode= 0x04
0x0d17: mov_imm:
	regs[5] = 0xc254bac1, opcode= 0x02
0x0d1d: xor_regs:
	regs[4] ^= regs[5], opcode= 0x08
0x0d20: add_regs:
	regs[0] += regs[4], opcode= 0x09
0x0d23: mov_regs:
	regs[2] = regs[0], opcode= 0x0b
0x0d27: jmp_imm:
	pc += 0x1, opcode= 0x04
0x0d2c: mov_regs:
	regs[3] = regs[0], opcode= 0x0b
0x0d2f: shl_regs:
	regs[2] <<= regs[20], opcode= 0x06
0x0d33: jmp_imm:
	pc += 0x1, opcode= 0x04
0x0d38: shr_regs:
	regs[3] >>= regs[21], opcode= 0x05
0x0d3b: mov_regs:
	regs[4] = regs[2], opcode= 0x0b
0x0d3f: jmp_imm:
	pc += 0x1, opcode= 0x04
0x0d44: xor_regs:
	regs[4] ^= regs[3], opcode= 0x08
0x0d47: add_regs:
	regs[4] += regs[0], opcode= 0x09
0x0d4b: jmp_imm:
	pc += 0x1, opcode= 0x04
0x0d50: mov_imm:
	regs[5] = 0x469ee937, opcode= 0x02
0x0d56: xor_regs:
	regs[4] ^= regs[5], opcode= 0x08
0x0d59: add_regs:
	regs[1] += regs[4], opcode= 0x09
0x0d5c: mov_imm:
	regs[20] = 0x4, opcode= 0x02
0x0d63: jmp_imm:
	pc += 0x1, opcode= 0x04
0x0d68: mov_imm:
	regs[21] = 0x5, opcode= 0x02
0x0d6e: mov_regs:
	regs[2] = regs[1], opcode= 0x0b
0x0d72: jmp_imm:
	pc += 0x1, opcode= 0x04
0x0d77: mov_regs:
	regs[3] = regs[1], opcode= 0x0b
0x0d7b: jmp_imm:
	pc += 0x1, opcode= 0x04
0x0d80: shl_regs:
	regs[2] <<= regs[20], opcode= 0x06
0x0d84: jmp_imm:
	pc += 0x1, opcode= 0x04
0x0d89: shr_regs:
	regs[3] >>= regs[21], opcode= 0x05
0x0d8c: mov_regs:
	regs[4] = regs[2], opcode= 0x0b
0x0d8f: xor_regs:
	regs[4] ^= regs[3], opcode= 0x08
0x0d93: jmp_imm:
	pc += 0x1, opcode= 0x04
0x0d98: add_regs:
	regs[4] += regs[1], opcode= 0x09
0x0d9b: mov_imm:
	regs[5] = 0x5ad5c74b, opcode= 0x02
0x0da1: xor_regs:
	regs[4] ^= regs[5], opcode= 0x08
0x0da4: add_regs:
	regs[0] += regs[4], opcode= 0x09
0x0da7: mov_regs:
	regs[2] = regs[0], opcode= 0x0b
0x0daa: mov_regs:
	regs[3] = regs[0], opcode= 0x0b
0x0dad: shl_regs:
	regs[2] <<= regs[20], opcode= 0x06
0x0db0: shr_regs:
	regs[3] >>= regs[21], opcode= 0x05
0x0db4: jmp_imm:
	pc += 0x1, opcode= 0x04
0x0db9: mov_regs:
	regs[4] = regs[2], opcode= 0x0b
0x0dbc: xor_regs:
	regs[4] ^= regs[3], opcode= 0x08
0x0dbf: add_regs:
	regs[4] += regs[0], opcode= 0x09
0x0dc2: mov_imm:
	regs[5] = 0x767ded9e, opcode= 0x02
0x0dc9: jmp_imm:
	pc += 0x1, opcode= 0x04
0x0dce: xor_regs:
	regs[4] ^= regs[5], opcode= 0x08
0x0dd2: jmp_imm:
	pc += 0x1, opcode= 0x04
0x0dd7: add_regs:
	regs[1] += regs[4], opcode= 0x09
0x0dda: mov_imm:
	regs[20] = 0x4, opcode= 0x02
0x0de0: mov_imm:
	regs[21] = 0x5, opcode= 0x02
0x0de6: mov_regs:
	regs[2] = regs[1], opcode= 0x0b
0x0de9: mov_regs:
	regs[3] = regs[1], opcode= 0x0b
0x0dec: shl_regs:
	regs[2] <<= regs[20], opcode= 0x06
0x0def: shr_regs:
	regs[3] >>= regs[21], opcode= 0x05
0x0df3: jmp_imm:
	pc += 0x1, opcode= 0x04
0x0df8: mov_regs:
	regs[4] = regs[2], opcode= 0x0b
0x0dfc: jmp_imm:
	pc += 0x1, opcode= 0x04
0x0e01: xor_regs:
	regs[4] ^= regs[3], opcode= 0x08
0x0e04: add_regs:
	regs[4] += regs[1], opcode= 0x09
0x0e08: jmp_imm:
	pc += 0x1, opcode= 0x04
0x0e0d: mov_imm:
	regs[5] = 0x4690d7ad, opcode= 0x02
0x0e13: xor_regs:
	regs[4] ^= regs[5], opcode= 0x08
0x0e16: add_regs:
	regs[0] += regs[4], opcode= 0x09
0x0e19: mov_regs:
	regs[2] = regs[0], opcode= 0x0b
0x0e1c: mov_regs:
	regs[3] = regs[0], opcode= 0x0b
0x0e1f: shl_regs:
	regs[2] <<= regs[20], opcode= 0x06
0x0e22: shr_regs:
	regs[3] >>= regs[21], opcode= 0x05
0x0e25: mov_regs:
	regs[4] = regs[2], opcode= 0x0b
0x0e28: xor_regs:
	regs[4] ^= regs[3], opcode= 0x08
0x0e2b: add_regs:
	regs[4] += regs[0], opcode= 0x09
0x0e2f: jmp_imm:
	pc += 0x1, opcode= 0x04
0x0e34: mov_imm:
	regs[5] = 0xb918cb3f, opcode= 0x02
0x0e3a: xor_regs:
	regs[4] ^= regs[5], opcode= 0x08
0x0e3e: jmp_imm:
	pc += 0x1, opcode= 0x04
0x0e43: add_regs:
	regs[1] += regs[4], opcode= 0x09
0x0e47: jmp_imm:
	pc += 0x1, opcode= 0x04
0x0e4c: mov_imm:
	regs[20] = 0x4, opcode= 0x02
0x0e53: jmp_imm:
	pc += 0x1, opcode= 0x04
0x0e58: mov_imm:
	regs[21] = 0x5, opcode= 0x02
0x0e5e: mov_regs:
	regs[2] = regs[1], opcode= 0x0b
0x0e61: mov_regs:
	regs[3] = regs[1], opcode= 0x0b
0x0e64: shl_regs:
	regs[2] <<= regs[20], opcode= 0x06
0x0e67: shr_regs:
	regs[3] >>= regs[21], opcode= 0x05
0x0e6a: mov_regs:
	regs[4] = regs[2], opcode= 0x0b
0x0e6d: xor_regs:
	regs[4] ^= regs[3], opcode= 0x08
0x0e70: add_regs:
	regs[4] += regs[1], opcode= 0x09
0x0e73: mov_imm:
	regs[5] = 0xd531e05b, opcode= 0x02
0x0e7a: jmp_imm:
	pc += 0x1, opcode= 0x04
0x0e7f: xor_regs:
	regs[4] ^= regs[5], opcode= 0x08
0x0e82: add_regs:
	regs[0] += regs[4], opcode= 0x09
0x0e85: mov_regs:
	regs[2] = regs[0], opcode= 0x0b
0x0e89: jmp_imm:
	pc += 0x1, opcode= 0x04
0x0e8e: mov_regs:
	regs[3] = regs[0], opcode= 0x0b
0x0e92: jmp_imm:
	pc += 0x1, opcode= 0x04
0x0e97: shl_regs:
	regs[2] <<= regs[20], opcode= 0x06
0x0e9a: shr_regs:
	regs[3] >>= regs[21], opcode= 0x05
0x0e9d: mov_regs:
	regs[4] = regs[2], opcode= 0x0b
0x0ea0: xor_regs:
	regs[4] ^= regs[3], opcode= 0x08
0x0ea3: add_regs:
	regs[4] += regs[0], opcode= 0x09
0x0ea7: jmp_imm:
	pc += 0x1, opcode= 0x04
0x0eac: mov_imm:
	regs[5] = 0xa94c0329, opcode= 0x02
0x0eb2: xor_regs:
	regs[4] ^= regs[5], opcode= 0x08
0x0eb5: add_regs:
	regs[1] += regs[4], opcode= 0x09
0x0eb8: mov_imm:
	regs[20] = 0x4, opcode= 0x02
0x0ebe: mov_imm:
	regs[21] = 0x5, opcode= 0x02
0x0ec5: jmp_imm:
	pc += 0x1, opcode= 0x04
0x0eca: mov_regs:
	regs[2] = regs[1], opcode= 0x0b
0x0ecd: mov_regs:
	regs[3] = regs[1], opcode= 0x0b
0x0ed0: shl_regs:
	regs[2] <<= regs[20], opcode= 0x06
0x0ed3: shr_regs:
	regs[3] >>= regs[21], opcode= 0x05
0x0ed6: mov_regs:
	regs[4] = regs[2], opcode= 0x0b
0x0eda: jmp_imm:
	pc += 0x1, opcode= 0x04
0x0edf: xor_regs:
	regs[4] ^= regs[3], opcode= 0x08
0x0ee2: add_regs:
	regs[4] += regs[1], opcode= 0x09
0x0ee5: mov_imm:
	regs[5] = 0x401f9bfd, opcode= 0x02
0x0eeb: xor_regs:
	regs[4] ^= regs[5], opcode= 0x08
0x0eee: add_regs:
	regs[0] += regs[4], opcode= 0x09
0x0ef2: jmp_imm:
	pc += 0x1, opcode= 0x04
0x0ef7: mov_regs:
	regs[2] = regs[0], opcode= 0x0b
0x0efa: mov_regs:
	regs[3] = regs[0], opcode= 0x0b
0x0efd: shl_regs:
	regs[2] <<= regs[20], opcode= 0x06
0x0f00: shr_regs:
	regs[3] >>= regs[21], opcode= 0x05
0x0f03: mov_regs:
	regs[4] = regs[2], opcode= 0x0b
0x0f07: jmp_imm:
	pc += 0x1, opcode= 0x04
0x0f0c: xor_regs:
	regs[4] ^= regs[3], opcode= 0x08
0x0f0f: add_regs:
	regs[4] += regs[0], opcode= 0x09
0x0f12: mov_imm:
	regs[5] = 0xc4657147, opcode= 0x02
0x0f18: xor_regs:
	regs[4] ^= regs[5], opcode= 0x08
0x0f1b: add_regs:
	regs[1] += regs[4], opcode= 0x09
0x0f1f: jmp_imm:
	pc += 0x1, opcode= 0x04
0x0f24: mov_imm:
	regs[20] = 0x4, opcode= 0x02
0x0f2a: mov_imm:
	regs[21] = 0x5, opcode= 0x02
0x0f30: mov_regs:
	regs[2] = regs[1], opcode= 0x0b
0x0f33: mov_regs:
	regs[3] = regs[1], opcode= 0x0b
0x0f36: shl_regs:
	regs[2] <<= regs[20], opcode= 0x06
0x0f39: shr_regs:
	regs[3] >>= regs[21], opcode= 0x05
0x0f3d: jmp_imm:
	pc += 0x1, opcode= 0x04
0x0f42: mov_regs:
	regs[4] = regs[2], opcode= 0x0b
0x0f45: xor_regs:
	regs[4] ^= regs[3], opcode= 0x08
0x0f48: add_regs:
	regs[4] += regs[1], opcode= 0x09
0x0f4c: jmp_imm:
	pc += 0x1, opcode= 0x04
0x0f51: mov_imm:
	regs[5] = 0xf4688043, opcode= 0x02
0x0f58: jmp_imm:
	pc += 0x1, opcode= 0x04
0x0f5d: xor_regs:
	regs[4] ^= regs[5], opcode= 0x08
0x0f60: add_regs:
	regs[0] += regs[4], opcode= 0x09
0x0f64: jmp_imm:
	pc += 0x1, opcode= 0x04
0x0f69: mov_regs:
	regs[2] = regs[0], opcode= 0x0b
0x0f6c: mov_regs:
	regs[3] = regs[0], opcode= 0x0b
0x0f6f: shl_regs:
	regs[2] <<= regs[20], opcode= 0x06
0x0f73: jmp_imm:
	pc += 0x1, opcode= 0x04
0x0f78: shr_regs:
	regs[3] >>= regs[21], opcode= 0x05
0x0f7c: jmp_imm:
	pc += 0x1, opcode= 0x04
0x0f81: mov_regs:
	regs[4] = regs[2], opcode= 0x0b
0x0f84: xor_regs:
	regs[4] ^= regs[3], opcode= 0x08
0x0f87: add_regs:
	regs[4] += regs[0], opcode= 0x09
0x0f8a: mov_imm:
	regs[5] = 0xa2b9e066, opcode= 0x02
0x0f90: xor_regs:
	regs[4] ^= regs[5], opcode= 0x08
0x0f93: add_regs:
	regs[1] += regs[4], opcode= 0x09
0x0f96: mov_imm:
	regs[20] = 0x4, opcode= 0x02
0x0f9c: mov_imm:
	regs[21] = 0x5, opcode= 0x02
0x0fa2: mov_regs:
	regs[2] = regs[1], opcode= 0x0b
0x0fa5: mov_regs:
	regs[3] = regs[1], opcode= 0x0b
0x0fa8: shl_regs:
	regs[2] <<= regs[20], opcode= 0x06
0x0fab: shr_regs:
	regs[3] >>= regs[21], opcode= 0x05
0x0fae: mov_regs:
	regs[4] = regs[2], opcode= 0x0b
0x0fb2: jmp_imm:
	pc += 0x1, opcode= 0x04
0x0fb7: xor_regs:
	regs[4] ^= regs[3], opcode= 0x08
0x0fba: add_regs:
	regs[4] += regs[1], opcode= 0x09
0x0fbd: mov_imm:
	regs[5] = 0x5c396642, opcode= 0x02
0x0fc4: jmp_imm:
	pc += 0x1, opcode= 0x04
0x0fc9: xor_regs:
	regs[4] ^= regs[5], opcode= 0x08
0x0fcc: add_regs:
	regs[0] += regs[4], opcode= 0x09
0x0fcf: mov_regs:
	regs[2] = regs[0], opcode= 0x0b
0x0fd2: mov_regs:
	regs[3] = regs[0], opcode= 0x0b
0x0fd5: shl_regs:
	regs[2] <<= regs[20], opcode= 0x06
0x0fd8: shr_regs:
	regs[3] >>= regs[21], opcode= 0x05
0x0fdb: mov_regs:
	regs[4] = regs[2], opcode= 0x0b
0x0fde: xor_regs:
	regs[4] ^= regs[3], opcode= 0x08
0x0fe2: jmp_imm:
	pc += 0x1, opcode= 0x04
0x0fe7: add_regs:
	regs[4] += regs[0], opcode= 0x09
0x0fea: mov_imm:
	regs[5] = 0x1ef46c2, opcode= 0x02
0x0ff1: jmp_imm:
	pc += 0x1, opcode= 0x04
0x0ff6: xor_regs:
	regs[4] ^= regs[5], opcode= 0x08
0x0ffa: jmp_imm:
	pc += 0x1, opcode= 0x04
0x0fff: add_regs:
	regs[1] += regs[4], opcode= 0x09
0x1002: mov_imm:
	regs[20] = 0x4, opcode= 0x02
0x1008: mov_imm:
	regs[21] = 0x5, opcode= 0x02
0x100e: mov_regs:
	regs[2] = regs[1], opcode= 0x0b
0x1011: mov_regs:
	regs[3] = regs[1], opcode= 0x0b
0x1014: shl_regs:
	regs[2] <<= regs[20], opcode= 0x06
0x1018: jmp_imm:
	pc += 0x1, opcode= 0x04
0x101d: shr_regs:
	regs[3] >>= regs[21], opcode= 0x05
0x1020: mov_regs:
	regs[4] = regs[2], opcode= 0x0b
0x1023: xor_regs:
	regs[4] ^= regs[3], opcode= 0x08
0x1026: add_regs:
	regs[4] += regs[1], opcode= 0x09
0x1029: mov_imm:
	regs[5] = 0xbb04c557, opcode= 0x02
0x102f: xor_regs:
	regs[4] ^= regs[5], opcode= 0x08
0x1032: add_regs:
	regs[0] += regs[4], opcode= 0x09
0x1035: mov_regs:
	regs[2] = regs[0], opcode= 0x0b
0x1038: mov_regs:
	regs[3] = regs[0], opcode= 0x0b
0x103b: shl_regs:
	regs[2] <<= regs[20], opcode= 0x06
0x103e: shr_regs:
	regs[3] >>= regs[21], opcode= 0x05
0x1042: jmp_imm:
	pc += 0x1, opcode= 0x04
0x1047: mov_regs:
	regs[4] = regs[2], opcode= 0x0b
0x104a: xor_regs:
	regs[4] ^= regs[3], opcode= 0x08
0x104e: jmp_imm:
	pc += 0x1, opcode= 0x04
0x1053: add_regs:
	regs[4] += regs[0], opcode= 0x09
0x1056: mov_imm:
	regs[5] = 0x311ba587, opcode= 0x02
0x105c: xor_regs:
	regs[4] ^= regs[5], opcode= 0x08
0x1060: jmp_imm:
	pc += 0x1, opcode= 0x04
0x1065: add_regs:
	regs[1] += regs[4], opcode= 0x09
0x1069: jmp_imm:
	pc += 0x1, opcode= 0x04
0x106e: mov_imm:
	regs[20] = 0x4, opcode= 0x02
0x1075: jmp_imm:
	pc += 0x1, opcode= 0x04
0x107a: mov_imm:
	regs[21] = 0x5, opcode= 0x02
0x1080: mov_regs:
	regs[2] = regs[1], opcode= 0x0b
0x1083: mov_regs:
	regs[3] = regs[1], opcode= 0x0b
0x1086: shl_regs:
	regs[2] <<= regs[20], opcode= 0x06
0x108a: jmp_imm:
	pc += 0x1, opcode= 0x04
0x108f: shr_regs:
	regs[3] >>= regs[21], opcode= 0x05
0x1092: mov_regs:
	regs[4] = regs[2], opcode= 0x0b
0x1096: jmp_imm:
	pc += 0x1, opcode= 0x04
0x109b: xor_regs:
	regs[4] ^= regs[3], opcode= 0x08
0x109e: add_regs:
	regs[4] += regs[1], opcode= 0x09
0x10a1: mov_imm:
	regs[5] = 0x246b0180, opcode= 0x02
0x10a7: xor_regs:
	regs[4] ^= regs[5], opcode= 0x08
0x10aa: add_regs:
	regs[0] += regs[4], opcode= 0x09
0x10ad: mov_regs:
	regs[2] = regs[0], opcode= 0x0b
0x10b0: mov_regs:
	regs[3] = regs[0], opcode= 0x0b
0x10b3: shl_regs:
	regs[2] <<= regs[20], opcode= 0x06
0x10b6: shr_regs:
	regs[3] >>= regs[21], opcode= 0x05
0x10ba: jmp_imm:
	pc += 0x1, opcode= 0x04
0x10bf: mov_regs:
	regs[4] = regs[2], opcode= 0x0b
0x10c2: xor_regs:
	regs[4] ^= regs[3], opcode= 0x08
0x10c5: add_regs:
	regs[4] += regs[0], opcode= 0x09
0x10c8: mov_imm:
	regs[5] = 0x99b2dd7d, opcode= 0x02
0x10ce: xor_regs:
	regs[4] ^= regs[5], opcode= 0x08
0x10d1: add_regs:
	regs[1] += regs[4], opcode= 0x09
0x10d4: mov_imm:
	regs[20] = 0x4, opcode= 0x02
0x10da: mov_imm:
	regs[21] = 0x5, opcode= 0x02
0x10e0: mov_regs:
	regs[2] = regs[1], opcode= 0x0b
0x10e4: jmp_imm:
	pc += 0x1, opcode= 0x04
0x10e9: mov_regs:
	regs[3] = regs[1], opcode= 0x0b
0x10ec: shl_regs:
	regs[2] <<= regs[20], opcode= 0x06
0x10ef: shr_regs:
	regs[3] >>= regs[21], opcode= 0x05
0x10f2: mov_regs:
	regs[4] = regs[2], opcode= 0x0b
0x10f6: jmp_imm:
	pc += 0x1, opcode= 0x04
0x10fb: xor_regs:
	regs[4] ^= regs[3], opcode= 0x08
0x10ff: jmp_imm:
	pc += 0x1, opcode= 0x04
0x1104: add_regs:
	regs[4] += regs[1], opcode= 0x09
0x1107: mov_imm:
	regs[5] = 0x27574c7e, opcode= 0x02
0x110e: jmp_imm:
	pc += 0x1, opcode= 0x04
0x1113: xor_regs:
	regs[4] ^= regs[5], opcode= 0x08
0x1116: add_regs:
	regs[0] += regs[4], opcode= 0x09
0x1119: mov_regs:
	regs[2] = regs[0], opcode= 0x0b
0x111c: mov_regs:
	regs[3] = regs[0], opcode= 0x0b
0x111f: shl_regs:
	regs[2] <<= regs[20], opcode= 0x06
0x1122: shr_regs:
	regs[3] >>= regs[21], opcode= 0x05
0x1125: mov_regs:
	regs[4] = regs[2], opcode= 0x0b
0x1128: xor_regs:
	regs[4] ^= regs[3], opcode= 0x08
0x112c: jmp_imm:
	pc += 0x1, opcode= 0x04
0x1131: add_regs:
	regs[4] += regs[0], opcode= 0x09
0x1134: mov_imm:
	regs[5] = 0x440ba929, opcode= 0x02
0x113a: xor_regs:
	regs[4] ^= regs[5], opcode= 0x08
0x113d: add_regs:
	regs[1] += regs[4], opcode= 0x09
0x1140: mov_imm:
	regs[20] = 0x4, opcode= 0x02
0x1146: mov_imm:
	regs[21] = 0x5, opcode= 0x02
0x114d: jmp_imm:
	pc += 0x1, opcode= 0x04
0x1152: mov_regs:
	regs[2] = regs[1], opcode= 0x0b
0x1155: mov_regs:
	regs[3] = regs[1], opcode= 0x0b
0x1158: shl_regs:
	regs[2] <<= regs[20], opcode= 0x06
0x115b: shr_regs:
	regs[3] >>= regs[21], opcode= 0x05
0x115e: mov_regs:
	regs[4] = regs[2], opcode= 0x0b
0x1161: xor_regs:
	regs[4] ^= regs[3], opcode= 0x08
0x1164: add_regs:
	regs[4] += regs[1], opcode= 0x09
0x1168: jmp_imm:
	pc += 0x1, opcode= 0x04
0x116d: mov_imm:
	regs[5] = 0x29bb0732, opcode= 0x02
0x1173: xor_regs:
	regs[4] ^= regs[5], opcode= 0x08
0x1177: jmp_imm:
	pc += 0x1, opcode= 0x04
0x117c: add_regs:
	regs[0] += regs[4], opcode= 0x09
0x1180: jmp_imm:
	pc += 0x1, opcode= 0x04
0x1185: mov_regs:
	regs[2] = regs[0], opcode= 0x0b
0x1189: jmp_imm:
	pc += 0x1, opcode= 0x04
0x118e: mov_regs:
	regs[3] = regs[0], opcode= 0x0b
0x1191: shl_regs:
	regs[2] <<= regs[20], opcode= 0x06
0x1194: shr_regs:
	regs[3] >>= regs[21], opcode= 0x05
0x1197: mov_regs:
	regs[4] = regs[2], opcode= 0x0b
0x119a: xor_regs:
	regs[4] ^= regs[3], opcode= 0x08
0x119d: add_regs:
	regs[4] += regs[0], opcode= 0x09
0x11a1: jmp_imm:
	pc += 0x1, opcode= 0x04
0x11a6: mov_imm:
	regs[5] = 0xf7bfbe71, opcode= 0x02
0x11ac: xor_regs:
	regs[4] ^= regs[5], opcode= 0x08
0x11af: add_regs:
	regs[1] += regs[4], opcode= 0x09
0x11b2: mov_imm:
	regs[20] = 0x4, opcode= 0x02
0x11b8: mov_imm:
	regs[21] = 0x5, opcode= 0x02
0x11be: mov_regs:
	regs[2] = regs[1], opcode= 0x0b
0x11c1: mov_regs:
	regs[3] = regs[1], opcode= 0x0b
0x11c4: shl_regs:
	regs[2] <<= regs[20], opcode= 0x06
0x11c7: shr_regs:
	regs[3] >>= regs[21], opcode= 0x05
0x11cb: jmp_imm:
	pc += 0x1, opcode= 0x04
0x11d0: mov_regs:
	regs[4] = regs[2], opcode= 0x0b
0x11d3: xor_regs:
	regs[4] ^= regs[3], opcode= 0x08
0x11d6: add_regs:
	regs[4] += regs[1], opcode= 0x09
0x11d9: mov_imm:
	regs[5] = 0x52dfd169, opcode= 0x02
0x11df: xor_regs:
	regs[4] ^= regs[5], opcode= 0x08
0x11e2: add_regs:
	regs[0] += regs[4], opcode= 0x09
0x11e6: jmp_imm:
	pc += 0x1, opcode= 0x04
0x11eb: mov_regs:
	regs[2] = regs[0], opcode= 0x0b
0x11ee: mov_regs:
	regs[3] = regs[0], opcode= 0x0b
0x11f1: shl_regs:
	regs[2] <<= regs[20], opcode= 0x06
0x11f4: shr_regs:
	regs[3] >>= regs[21], opcode= 0x05
0x11f7: mov_regs:
	regs[4] = regs[2], opcode= 0x0b
0x11fa: xor_regs:
	regs[4] ^= regs[3], opcode= 0x08
0x11fe: jmp_imm:
	pc += 0x1, opcode= 0x04
0x1203: add_regs:
	regs[4] += regs[0], opcode= 0x09
0x1206: mov_imm:
	regs[5] = 0x6e144dfe, opcode= 0x02
0x120c: xor_regs:
	regs[4] ^= regs[5], opcode= 0x08
0x120f: add_regs:
	regs[1] += regs[4], opcode= 0x09
0x1213: jmp_imm:
	pc += 0x1, opcode= 0x04
0x1218: mov_imm:
	regs[20] = 0x4, opcode= 0x02
0x121f: jmp_imm:
	pc += 0x1, opcode= 0x04
0x1224: mov_imm:
	regs[21] = 0x5, opcode= 0x02
0x122a: mov_regs:
	regs[2] = regs[1], opcode= 0x0b
0x122d: mov_regs:
	regs[3] = regs[1], opcode= 0x0b
0x1230: shl_regs:
	regs[2] <<= regs[20], opcode= 0x06
0x1233: shr_regs:
	regs[3] >>= regs[21], opcode= 0x05
0x1237: jmp_imm:
	pc += 0x1, opcode= 0x04
0x123c: mov_regs:
	regs[4] = regs[2], opcode= 0x0b
0x123f: xor_regs:
	regs[4] ^= regs[3], opcode= 0x08
0x1242: add_regs:
	regs[4] += regs[1], opcode= 0x09
0x1245: mov_imm:
	regs[5] = 0x52b63aa2, opcode= 0x02
0x124c: jmp_imm:
	pc += 0x1, opcode= 0x04
0x1251: xor_regs:
	regs[4] ^= regs[5], opcode= 0x08
0x1254: add_regs:
	regs[0] += regs[4], opcode= 0x09
0x1257: mov_regs:
	regs[2] = regs[0], opcode= 0x0b
0x125a: mov_regs:
	regs[3] = regs[0], opcode= 0x0b
0x125d: shl_regs:
	regs[2] <<= regs[20], opcode= 0x06
0x1260: shr_regs:
	regs[3] >>= regs[21], opcode= 0x05
0x1263: mov_regs:
	regs[4] = regs[2], opcode= 0x0b
0x1266: xor_regs:
	regs[4] ^= regs[3], opcode= 0x08
0x1269: add_regs:
	regs[4] += regs[0], opcode= 0x09
0x126c: mov_imm:
	regs[5] = 0x5aaf13d3, opcode= 0x02
0x1272: xor_regs:
	regs[4] ^= regs[5], opcode= 0x08
0x1276: jmp_imm:
	pc += 0x1, opcode= 0x04
0x127b: add_regs:
	regs[1] += regs[4], opcode= 0x09
0x127e: mov_imm:
	regs[20] = 0x4, opcode= 0x02
0x1284: mov_imm:
	regs[21] = 0x5, opcode= 0x02
0x128a: mov_regs:
	regs[2] = regs[1], opcode= 0x0b
0x128d: mov_regs:
	regs[3] = regs[1], opcode= 0x0b
0x1290: shl_regs:
	regs[2] <<= regs[20], opcode= 0x06
0x1293: shr_regs:
	regs[3] >>= regs[21], opcode= 0x05
0x1297: jmp_imm:
	pc += 0x1, opcode= 0x04
0x129c: mov_regs:
	regs[4] = regs[2], opcode= 0x0b
0x129f: xor_regs:
	regs[4] ^= regs[3], opcode= 0x08
0x12a2: add_regs:
	regs[4] += regs[1], opcode= 0x09
0x12a5: mov_imm:
	regs[5] = 0x2205802d, opcode= 0x02
0x12ab: xor_regs:
	regs[4] ^= regs[5], opcode= 0x08
0x12ae: add_regs:
	regs[0] += regs[4], opcode= 0x09
0x12b1: mov_regs:
	regs[2] = regs[0], opcode= 0x0b
0x12b4: mov_regs:
	regs[3] = regs[0], opcode= 0x0b
0x12b8: jmp_imm:
	pc += 0x1, opcode= 0x04
0x12bd: shl_regs:
	regs[2] <<= regs[20], opcode= 0x06
0x12c1: jmp_imm:
	pc += 0x1, opcode= 0x04
0x12c6: shr_regs:
	regs[3] >>= regs[21], opcode= 0x05
0x12c9: mov_regs:
	regs[4] = regs[2], opcode= 0x0b
0x12cd: jmp_imm:
	pc += 0x1, opcode= 0x04
0x12d2: xor_regs:
	regs[4] ^= regs[3], opcode= 0x08
0x12d5: add_regs:
	regs[4] += regs[0], opcode= 0x09
0x12d9: jmp_imm:
	pc += 0x1, opcode= 0x04
0x12de: mov_imm:
	regs[5] = 0x21082cdf, opcode= 0x02
0x12e4: xor_regs:
	regs[4] ^= regs[5], opcode= 0x08
0x12e8: jmp_imm:
	pc += 0x1, opcode= 0x04
0x12ed: add_regs:
	regs[1] += regs[4], opcode= 0x09
0x12f0: mov_imm:
	regs[20] = 0x4, opcode= 0x02
0x12f6: mov_imm:
	regs[21] = 0x5, opcode= 0x02
0x12fc: mov_regs:
	regs[2] = regs[1], opcode= 0x0b
0x12ff: mov_regs:
	regs[3] = regs[1], opcode= 0x0b
0x1302: shl_regs:
	regs[2] <<= regs[20], opcode= 0x06
0x1306: jmp_imm:
	pc += 0x1, opcode= 0x04
0x130b: shr_regs:
	regs[3] >>= regs[21], opcode= 0x05
0x130e: mov_regs:
	regs[4] = regs[2], opcode= 0x0b
0x1311: xor_regs:
	regs[4] ^= regs[3], opcode= 0x08
0x1314: add_regs:
	regs[4] += regs[1], opcode= 0x09
0x1317: mov_imm:
	regs[5] = 0x284be375, opcode= 0x02
0x131d: xor_regs:
	regs[4] ^= regs[5], opcode= 0x08
0x1321: jmp_imm:
	pc += 0x1, opcode= 0x04
0x1326: add_regs:
	regs[0] += regs[4], opcode= 0x09
0x132a: jmp_imm:
	pc += 0x1, opcode= 0x04
0x132f: mov_regs:
	regs[2] = regs[0], opcode= 0x0b
0x1332: mov_regs:
	regs[3] = regs[0], opcode= 0x0b
0x1335: shl_regs:
	regs[2] <<= regs[20], opcode= 0x06
0x1339: jmp_imm:
	pc += 0x1, opcode= 0x04
0x133e: shr_regs:
	regs[3] >>= regs[21], opcode= 0x05
0x1342: jmp_imm:
	pc += 0x1, opcode= 0x04
0x1347: mov_regs:
	regs[4] = regs[2], opcode= 0x0b
0x134b: jmp_imm:
	pc += 0x1, opcode= 0x04
0x1350: xor_regs:
	regs[4] ^= regs[3], opcode= 0x08
0x1354: jmp_imm:
	pc += 0x1, opcode= 0x04
0x1359: add_regs:
	regs[4] += regs[0], opcode= 0x09
0x135c: mov_imm:
	regs[5] = 0x8a76ec9b, opcode= 0x02
0x1362: xor_regs:
	regs[4] ^= regs[5], opcode= 0x08
0x1365: add_regs:
	regs[1] += regs[4], opcode= 0x09
0x1368: mov_imm:
	regs[20] = 0x4, opcode= 0x02
0x136e: mov_imm:
	regs[21] = 0x5, opcode= 0x02
0x1374: mov_regs:
	regs[2] = regs[1], opcode= 0x0b
0x1377: mov_regs:
	regs[3] = regs[1], opcode= 0x0b
0x137a: shl_regs:
	regs[2] <<= regs[20], opcode= 0x06
0x137d: shr_regs:
	regs[3] >>= regs[21], opcode= 0x05
0x1380: mov_regs:
	regs[4] = regs[2], opcode= 0x0b
0x1383: xor_regs:
	regs[4] ^= regs[3], opcode= 0x08
0x1386: add_regs:
	regs[4] += regs[1], opcode= 0x09
0x1389: mov_imm:
	regs[5] = 0xd51ed901, opcode= 0x02
0x1390: jmp_imm:
	pc += 0x1, opcode= 0x04
0x1395: xor_regs:
	regs[4] ^= regs[5], opcode= 0x08
0x1398: add_regs:
	regs[0] += regs[4], opcode= 0x09
0x139b: mov_regs:
	regs[2] = regs[0], opcode= 0x0b
0x139e: mov_regs:
	regs[3] = regs[0], opcode= 0x0b
0x13a1: shl_regs:
	regs[2] <<= regs[20], opcode= 0x06
0x13a4: shr_regs:
	regs[3] >>= regs[21], opcode= 0x05
0x13a7: mov_regs:
	regs[4] = regs[2], opcode= 0x0b
0x13ab: jmp_imm:
	pc += 0x1, opcode= 0x04
0x13b0: xor_regs:
	regs[4] ^= regs[3], opcode= 0x08
0x13b3: add_regs:
	regs[4] += regs[0], opcode= 0x09
0x13b6: mov_imm:
	regs[5] = 0xdb61f00d, opcode= 0x02
0x13bc: xor_regs:
	regs[4] ^= regs[5], opcode= 0x08
0x13bf: add_regs:
	regs[1] += regs[4], opcode= 0x09
0x13c2: mov_imm:
	regs[20] = 0x4, opcode= 0x02
0x13c8: mov_imm:
	regs[21] = 0x5, opcode= 0x02
0x13ce: mov_regs:
	regs[2] = regs[1], opcode= 0x0b
0x13d1: mov_regs:
	regs[3] = regs[1], opcode= 0x0b
0x13d4: shl_regs:
	regs[2] <<= regs[20], opcode= 0x06
0x13d7: shr_regs:
	regs[3] >>= regs[21], opcode= 0x05
0x13da: mov_regs:
	regs[4] = regs[2], opcode= 0x0b
0x13dd: xor_regs:
	regs[4] ^= regs[3], opcode= 0x08
0x13e1: jmp_imm:
	pc += 0x1, opcode= 0x04
0x13e6: add_regs:
	regs[4] += regs[1], opcode= 0x09
0x13ea: jmp_imm:
	pc += 0x1, opcode= 0x04
0x13ef: mov_imm:
	regs[5] = 0x7c183dfa, opcode= 0x02
0x13f5: xor_regs:
	regs[4] ^= regs[5], opcode= 0x08
0x13f8: add_regs:
	regs[0] += regs[4], opcode= 0x09
0x13fc: jmp_imm:
	pc += 0x1, opcode= 0x04
0x1401: mov_regs:
	regs[2] = regs[0], opcode= 0x0b
0x1404: mov_regs:
	regs[3] = regs[0], opcode= 0x0b
0x1407: shl_regs:
	regs[2] <<= regs[20], opcode= 0x06
0x140b: jmp_imm:
	pc += 0x1, opcode= 0x04
0x1410: shr_regs:
	regs[3] >>= regs[21], opcode= 0x05
0x1413: mov_regs:
	regs[4] = regs[2], opcode= 0x0b
0x1416: xor_regs:
	regs[4] ^= regs[3], opcode= 0x08
0x1419: add_regs:
	regs[4] += regs[0], opcode= 0x09
0x141c: mov_imm:
	regs[5] = 0x97bb9df9, opcode= 0x02
0x1422: xor_regs:
	regs[4] ^= regs[5], opcode= 0x08
0x1425: add_regs:
	regs[1] += regs[4], opcode= 0x09
0x1428: mov_imm:
	regs[20] = 0x4, opcode= 0x02
0x142e: mov_imm:
	regs[21] = 0x5, opcode= 0x02
0x1435: jmp_imm:
	pc += 0x1, opcode= 0x04
0x143a: mov_regs:
	regs[2] = regs[1], opcode= 0x0b
0x143d: mov_regs:
	regs[3] = regs[1], opcode= 0x0b
0x1441: jmp_imm:
	pc += 0x1, opcode= 0x04
0x1446: shl_regs:
	regs[2] <<= regs[20], opcode= 0x06
0x1449: shr_regs:
	regs[3] >>= regs[21], opcode= 0x05
0x144c: mov_regs:
	regs[4] = regs[2], opcode= 0x0b
0x144f: xor_regs:
	regs[4] ^= regs[3], opcode= 0x08
0x1453: jmp_imm:
	pc += 0x1, opcode= 0x04
0x1458: add_regs:
	regs[4] += regs[1], opcode= 0x09
0x145c: jmp_imm:
	pc += 0x1, opcode= 0x04
0x1461: mov_imm:
	regs[5] = 0xef991f25, opcode= 0x02
0x1467: xor_regs:
	regs[4] ^= regs[5], opcode= 0x08
0x146a: add_regs:
	regs[0] += regs[4], opcode= 0x09
0x146d: mov_regs:
	regs[2] = regs[0], opcode= 0x0b
0x1470: mov_regs:
	regs[3] = regs[0], opcode= 0x0b
0x1473: shl_regs:
	regs[2] <<= regs[20], opcode= 0x06
0x1476: shr_regs:
	regs[3] >>= regs[21], opcode= 0x05
0x147a: jmp_imm:
	pc += 0x1, opcode= 0x04
0x147f: mov_regs:
	regs[4] = regs[2], opcode= 0x0b
0x1482: xor_regs:
	regs[4] ^= regs[3], opcode= 0x08
0x1486: jmp_imm:
	pc += 0x1, opcode= 0x04
0x148b: add_regs:
	regs[4] += regs[0], opcode= 0x09
0x148e: mov_imm:
	regs[5] = 0xf380d6cc, opcode= 0x02
0x1494: xor_regs:
	regs[4] ^= regs[5], opcode= 0x08
0x1497: add_regs:
	regs[1] += regs[4], opcode= 0x09
0x149b: jmp_imm:
	pc += 0x1, opcode= 0x04
0x14a0: mov_imm:
	regs[20] = 0x4, opcode= 0x02
0x14a6: mov_imm:
	regs[21] = 0x5, opcode= 0x02
0x14ac: mov_regs:
	regs[2] = regs[1], opcode= 0x0b
0x14af: mov_regs:
	regs[3] = regs[1], opcode= 0x0b
0x14b2: shl_regs:
	regs[2] <<= regs[20], opcode= 0x06
0x14b5: shr_regs:
	regs[3] >>= regs[21], opcode= 0x05
0x14b9: jmp_imm:
	pc += 0x1, opcode= 0x04
0x14be: mov_regs:
	regs[4] = regs[2], opcode= 0x0b
0x14c1: xor_regs:
	regs[4] ^= regs[3], opcode= 0x08
0x14c4: add_regs:
	regs[4] += regs[1], opcode= 0x09
0x14c7: mov_imm:
	regs[5] = 0xd68e04b3, opcode= 0x02
0x14cd: xor_regs:
	regs[4] ^= regs[5], opcode= 0x08
0x14d0: add_regs:
	regs[0] += regs[4], opcode= 0x09
0x14d3: mov_regs:
	regs[2] = regs[0], opcode= 0x0b
0x14d6: mov_regs:
	regs[3] = regs[0], opcode= 0x0b
0x14d9: shl_regs:
	regs[2] <<= regs[20], opcode= 0x06
0x14dd: jmp_imm:
	pc += 0x1, opcode= 0x04
0x14e2: shr_regs:
	regs[3] >>= regs[21], opcode= 0x05
0x14e5: mov_regs:
	regs[4] = regs[2], opcode= 0x0b
0x14e8: xor_regs:
	regs[4] ^= regs[3], opcode= 0x08
0x14eb: add_regs:
	regs[4] += regs[0], opcode= 0x09
0x14ee: mov_imm:
	regs[5] = 0xc2bfb8ad, opcode= 0x02
0x14f4: xor_regs:
	regs[4] ^= regs[5], opcode= 0x08
0x14f8: jmp_imm:
	pc += 0x1, opcode= 0x04
0x14fd: add_regs:
	regs[1] += regs[4], opcode= 0x09
0x1500: mov_imm:
	regs[20] = 0x4, opcode= 0x02
0x1506: mov_imm:
	regs[21] = 0x5, opcode= 0x02
0x150c: mov_regs:
	regs[2] = regs[1], opcode= 0x0b
0x1510: jmp_imm:
	pc += 0x1, opcode= 0x04
0x1515: mov_regs:
	regs[3] = regs[1], opcode= 0x0b
0x1518: shl_regs:
	regs[2] <<= regs[20], opcode= 0x06
0x151b: shr_regs:
	regs[3] >>= regs[21], opcode= 0x05
0x151f: jmp_imm:
	pc += 0x1, opcode= 0x04
0x1524: mov_regs:
	regs[4] = regs[2], opcode= 0x0b
0x1527: xor_regs:
	regs[4] ^= regs[3], opcode= 0x08
0x152a: add_regs:
	regs[4] += regs[1], opcode= 0x09
0x152e: jmp_imm:
	pc += 0x1, opcode= 0x04
0x1533: mov_imm:
	regs[5] = 0xb918d719, opcode= 0x02
0x153a: jmp_imm:
	pc += 0x1, opcode= 0x04
0x153f: xor_regs:
	regs[4] ^= regs[5], opcode= 0x08
0x1543: jmp_imm:
	pc += 0x1, opcode= 0x04
0x1548: add_regs:
	regs[0] += regs[4], opcode= 0x09
0x154b: mov_regs:
	regs[2] = regs[0], opcode= 0x0b
0x154f: jmp_imm:
	pc += 0x1, opcode= 0x04
0x1554: mov_regs:
	regs[3] = regs[0], opcode= 0x0b
0x1558: jmp_imm:
	pc += 0x1, opcode= 0x04
0x155d: shl_regs:
	regs[2] <<= regs[20], opcode= 0x06
0x1560: shr_regs:
	regs[3] >>= regs[21], opcode= 0x05
0x1563: mov_regs:
	regs[4] = regs[2], opcode= 0x0b
0x1566: xor_regs:
	regs[4] ^= regs[3], opcode= 0x08
0x1569: add_regs:
	regs[4] += regs[0], opcode= 0x09
0x156d: jmp_imm:
	pc += 0x1, opcode= 0x04
0x1572: mov_imm:
	regs[5] = 0x47a30f6a, opcode= 0x02
0x1578: xor_regs:
	regs[4] ^= regs[5], opcode= 0x08
0x157b: add_regs:
	regs[1] += regs[4], opcode= 0x09
0x157e: mov_imm:
	regs[20] = 0x4, opcode= 0x02
0x1585: jmp_imm:
	pc += 0x1, opcode= 0x04
0x158a: mov_imm:
	regs[21] = 0x5, opcode= 0x02
0x1591: jmp_imm:
	pc += 0x1, opcode= 0x04
0x1596: mov_regs:
	regs[2] = regs[1], opcode= 0x0b
0x159a: jmp_imm:
	pc += 0x1, opcode= 0x04
0x159f: mov_regs:
	regs[3] = regs[1], opcode= 0x0b
0x15a3: jmp_imm:
	pc += 0x1, opcode= 0x04
0x15a8: shl_regs:
	regs[2] <<= regs[20], opcode= 0x06
0x15ab: shr_regs:
	regs[3] >>= regs[21], opcode= 0x05
0x15ae: mov_regs:
	regs[4] = regs[2], opcode= 0x0b
0x15b1: xor_regs:
	regs[4] ^= regs[3], opcode= 0x08
0x15b4: add_regs:
	regs[4] += regs[1], opcode= 0x09
0x15b7: mov_imm:
	regs[5] = 0xa1f1fc26, opcode= 0x02
0x15bd: xor_regs:
	regs[4] ^= regs[5], opcode= 0x08
0x15c0: add_regs:
	regs[0] += regs[4], opcode= 0x09
0x15c3: mov_regs:
	regs[2] = regs[0], opcode= 0x0b
0x15c7: jmp_imm:
	pc += 0x1, opcode= 0x04
0x15cc: mov_regs:
	regs[3] = regs[0], opcode= 0x0b
0x15d0: jmp_imm:
	pc += 0x1, opcode= 0x04
0x15d5: shl_regs:
	regs[2] <<= regs[20], opcode= 0x06
0x15d9: jmp_imm:
	pc += 0x1, opcode= 0x04
0x15de: shr_regs:
	regs[3] >>= regs[21], opcode= 0x05
0x15e1: mov_regs:
	regs[4] = regs[2], opcode= 0x0b
0x15e4: xor_regs:
	regs[4] ^= regs[3], opcode= 0x08
0x15e8: jmp_imm:
	pc += 0x1, opcode= 0x04
0x15ed: add_regs:
	regs[4] += regs[0], opcode= 0x09
0x15f0: mov_imm:
	regs[5] = 0xeacc3dd3, opcode= 0x02
0x15f6: xor_regs:
	regs[4] ^= regs[5], opcode= 0x08
0x15fa: jmp_imm:
	pc += 0x1, opcode= 0x04
0x15ff: add_regs:
	regs[1] += regs[4], opcode= 0x09
0x1603: jmp_imm:
	pc += 0x1, opcode= 0x04
0x1608: mov_imm:
	regs[20] = 0x4, opcode= 0x02
0x160f: jmp_imm:
	pc += 0x1, opcode= 0x04
0x1614: mov_imm:
	regs[21] = 0x5, opcode= 0x02
0x161a: mov_regs:
	regs[2] = regs[1], opcode= 0x0b
0x161d: mov_regs:
	regs[3] = regs[1], opcode= 0x0b
0x1621: jmp_imm:
	pc += 0x1, opcode= 0x04
0x1626: shl_regs:
	regs[2] <<= regs[20], opcode= 0x06
0x1629: shr_regs:
	regs[3] >>= regs[21], opcode= 0x05
0x162c: mov_regs:
	regs[4] = regs[2], opcode= 0x0b
0x162f: xor_regs:
	regs[4] ^= regs[3], opcode= 0x08
0x1633: jmp_imm:
	pc += 0x1, opcode= 0x04
0x1638: add_regs:
	regs[4] += regs[1], opcode= 0x09
0x163b: mov_imm:
	regs[5] = 0xe46cc0a9, opcode= 0x02
0x1641: xor_regs:
	regs[4] ^= regs[5], opcode= 0x08
0x1644: add_regs:
	regs[0] += regs[4], opcode= 0x09
0x1648: jmp_imm:
	pc += 0x1, opcode= 0x04
0x164d: mov_regs:
	regs[2] = regs[0], opcode= 0x0b
0x1650: mov_regs:
	regs[3] = regs[0], opcode= 0x0b
0x1653: shl_regs:
	regs[2] <<= regs[20], opcode= 0x06
0x1656: shr_regs:
	regs[3] >>= regs[21], opcode= 0x05
0x1659: mov_regs:
	regs[4] = regs[2], opcode= 0x0b
0x165d: jmp_imm:
	pc += 0x1, opcode= 0x04
0x1662: xor_regs:
	regs[4] ^= regs[3], opcode= 0x08
0x1666: jmp_imm:
	pc += 0x1, opcode= 0x04
0x166b: add_regs:
	regs[4] += regs[0], opcode= 0x09
0x166f: jmp_imm:
	pc += 0x1, opcode= 0x04
0x1674: mov_imm:
	regs[5] = 0x19fa1ebf, opcode= 0x02
0x167b: jmp_imm:
	pc += 0x1, opcode= 0x04
0x1680: xor_regs:
	regs[4] ^= regs[5], opcode= 0x08
0x1684: jmp_imm:
	pc += 0x1, opcode= 0x04
0x1689: add_regs:
	regs[1] += regs[4], opcode= 0x09
0x168c: mov_imm:
	regs[20] = 0x4, opcode= 0x02
0x1692: mov_imm:
	regs[21] = 0x5, opcode= 0x02
0x1699: jmp_imm:
	pc += 0x1, opcode= 0x04
0x169e: mov_regs:
	regs[2] = regs[1], opcode= 0x0b
0x16a1: mov_regs:
	regs[3] = regs[1], opcode= 0x0b
0x16a4: shl_regs:
	regs[2] <<= regs[20], opcode= 0x06
0x16a7: shr_regs:
	regs[3] >>= regs[21], opcode= 0x05
0x16ab: jmp_imm:
	pc += 0x1, opcode= 0x04
0x16b0: mov_regs:
	regs[4] = regs[2], opcode= 0x0b
0x16b3: xor_regs:
	regs[4] ^= regs[3], opcode= 0x08
0x16b6: add_regs:
	regs[4] += regs[1], opcode= 0x09
0x16b9: mov_imm:
	regs[5] = 0xb66ffd96, opcode= 0x02
0x16bf: xor_regs:
	regs[4] ^= regs[5], opcode= 0x08
0x16c2: add_regs:
	regs[0] += regs[4], opcode= 0x09
0x16c5: mov_regs:
	regs[2] = regs[0], opcode= 0x0b
0x16c8: mov_regs:
	regs[3] = regs[0], opcode= 0x0b
0x16cb: shl_regs:
	regs[2] <<= regs[20], opcode= 0x06
0x16cf: jmp_imm:
	pc += 0x1, opcode= 0x04
0x16d4: shr_regs:
	regs[3] >>= regs[21], opcode= 0x05
0x16d7: mov_regs:
	regs[4] = regs[2], opcode= 0x0b
0x16da: xor_regs:
	regs[4] ^= regs[3], opcode= 0x08
0x16dd: add_regs:
	regs[4] += regs[0], opcode= 0x09
0x16e1: jmp_imm:
	pc += 0x1, opcode= 0x04
0x16e6: mov_imm:
	regs[5] = 0xce08d359, opcode= 0x02
0x16ed: jmp_imm:
	pc += 0x1, opcode= 0x04
0x16f2: xor_regs:
	regs[4] ^= regs[5], opcode= 0x08
0x16f5: add_regs:
	regs[1] += regs[4], opcode= 0x09
0x16f8: mov_imm:
	regs[20] = 0x4, opcode= 0x02
0x16fe: mov_imm:
	regs[21] = 0x5, opcode= 0x02
0x1704: mov_regs:
	regs[2] = regs[1], opcode= 0x0b
0x1707: mov_regs:
	regs[3] = regs[1], opcode= 0x0b
0x170b: jmp_imm:
	pc += 0x1, opcode= 0x04
0x1710: shl_regs:
	regs[2] <<= regs[20], opcode= 0x06
0x1713: shr_regs:
	regs[3] >>= regs[21], opcode= 0x05
0x1716: mov_regs:
	regs[4] = regs[2], opcode= 0x0b
0x1719: xor_regs:
	regs[4] ^= regs[3], opcode= 0x08
0x171c: add_regs:
	regs[4] += regs[1], opcode= 0x09
0x171f: mov_imm:
	regs[5] = 0x1eae1d74, opcode= 0x02
0x1725: xor_regs:
	regs[4] ^= regs[5], opcode= 0x08
0x1728: add_regs:
	regs[0] += regs[4], opcode= 0x09
0x172b: mov_regs:
	regs[2] = regs[0], opcode= 0x0b
0x172f: jmp_imm:
	pc += 0x1, opcode= 0x04
0x1734: mov_regs:
	regs[3] = regs[0], opcode= 0x0b
0x1738: jmp_imm:
	pc += 0x1, opcode= 0x04
0x173d: shl_regs:
	regs[2] <<= regs[20], opcode= 0x06
0x1740: shr_regs:
	regs[3] >>= regs[21], opcode= 0x05
0x1743: mov_regs:
	regs[4] = regs[2], opcode= 0x0b
0x1746: xor_regs:
	regs[4] ^= regs[3], opcode= 0x08
0x1749: add_regs:
	regs[4] += regs[0], opcode= 0x09
0x174c: mov_imm:
	regs[5] = 0xb9e8c73c, opcode= 0x02
0x1752: xor_regs:
	regs[4] ^= regs[5], opcode= 0x08
0x1755: add_regs:
	regs[1] += regs[4], opcode= 0x09
0x1759: jmp_imm:
	pc += 0x1, opcode= 0x04
0x175e: mov_imm:
	regs[20] = 0x4, opcode= 0x02
0x1765: jmp_imm:
	pc += 0x1, opcode= 0x04
0x176a: mov_imm:
	regs[21] = 0x5, opcode= 0x02
0x1770: mov_regs:
	regs[2] = regs[1], opcode= 0x0b
0x1774: jmp_imm:
	pc += 0x1, opcode= 0x04
0x1779: mov_regs:
	regs[3] = regs[1], opcode= 0x0b
0x177c: shl_regs:
	regs[2] <<= regs[20], opcode= 0x06
0x177f: shr_regs:
	regs[3] >>= regs[21], opcode= 0x05
0x1782: mov_regs:
	regs[4] = regs[2], opcode= 0x0b
0x1785: xor_regs:
	regs[4] ^= regs[3], opcode= 0x08
0x1788: add_regs:
	regs[4] += regs[1], opcode= 0x09
0x178c: jmp_imm:
	pc += 0x1, opcode= 0x04
0x1791: mov_imm:
	regs[5] = 0x71e6f095, opcode= 0x02
0x1797: xor_regs:
	regs[4] ^= regs[5], opcode= 0x08
0x179a: add_regs:
	regs[0] += regs[4], opcode= 0x09
0x179e: jmp_imm:
	pc += 0x1, opcode= 0x04
0x17a3: mov_regs:
	regs[2] = regs[0], opcode= 0x0b
0x17a6: mov_regs:
	regs[3] = regs[0], opcode= 0x0b
0x17a9: shl_regs:
	regs[2] <<= regs[20], opcode= 0x06
0x17ac: shr_regs:
	regs[3] >>= regs[21], opcode= 0x05
0x17b0: jmp_imm:
	pc += 0x1, opcode= 0x04
0x17b5: mov_regs:
	regs[4] = regs[2], opcode= 0x0b
0x17b9: jmp_imm:
	pc += 0x1, opcode= 0x04
0x17be: xor_regs:
	regs[4] ^= regs[3], opcode= 0x08
0x17c2: jmp_imm:
	pc += 0x1, opcode= 0x04
0x17c7: add_regs:
	regs[4] += regs[0], opcode= 0x09
0x17ca: mov_imm:
	regs[5] = 0xdc461eac, opcode= 0x02
0x17d1: jmp_imm:
	pc += 0x1, opcode= 0x04
0x17d6: xor_regs:
	regs[4] ^= regs[5], opcode= 0x08
0x17d9: add_regs:
	regs[1] += regs[4], opcode= 0x09
0x17dc: mov_imm:
	regs[20] = 0x4, opcode= 0x02
0x17e2: mov_imm:
	regs[21] = 0x5, opcode= 0x02
0x17e8: mov_regs:
	regs[2] = regs[1], opcode= 0x0b
0x17eb: mov_regs:
	regs[3] = regs[1], opcode= 0x0b
0x17ef: jmp_imm:
	pc += 0x1, opcode= 0x04
0x17f4: shl_regs:
	regs[2] <<= regs[20], opcode= 0x06
0x17f7: shr_regs:
	regs[3] >>= regs[21], opcode= 0x05
0x17fa: mov_regs:
	regs[4] = regs[2], opcode= 0x0b
0x17fd: xor_regs:
	regs[4] ^= regs[3], opcode= 0x08
0x1800: add_regs:
	regs[4] += regs[1], opcode= 0x09
0x1803: mov_imm:
	regs[5] = 0x6f0f0e4, opcode= 0x02
0x1809: xor_regs:
	regs[4] ^= regs[5], opcode= 0x08
0x180c: add_regs:
	regs[0] += regs[4], opcode= 0x09
0x180f: mov_regs:
	regs[2] = regs[0], opcode= 0x0b
0x1812: mov_regs:
	regs[3] = regs[0], opcode= 0x0b
0x1815: shl_regs:
	regs[2] <<= regs[20], opcode= 0x06
0x1819: jmp_imm:
	pc += 0x1, opcode= 0x04
0x181e: shr_regs:
	regs[3] >>= regs[21], opcode= 0x05
0x1821: mov_regs:
	regs[4] = regs[2], opcode= 0x0b
0x1825: jmp_imm:
	pc += 0x1, opcode= 0x04
0x182a: xor_regs:
	regs[4] ^= regs[3], opcode= 0x08
0x182d: add_regs:
	regs[4] += regs[0], opcode= 0x09
0x1831: jmp_imm:
	pc += 0x1, opcode= 0x04
0x1836: mov_imm:
	regs[5] = 0x64fd8424, opcode= 0x02
0x183c: xor_regs:
	regs[4] ^= regs[5], opcode= 0x08
0x183f: add_regs:
	regs[1] += regs[4], opcode= 0x09
0x1843: jmp_imm:
	pc += 0x1, opcode= 0x04
0x1848: mov_imm:
	regs[20] = 0x4, opcode= 0x02
0x184e: mov_imm:
	regs[21] = 0x5, opcode= 0x02
0x1855: jmp_imm:
	pc += 0x1, opcode= 0x04
0x185a: mov_regs:
	regs[2] = regs[1], opcode= 0x0b
0x185e: jmp_imm:
	pc += 0x1, opcode= 0x04
0x1863: mov_regs:
	regs[3] = regs[1], opcode= 0x0b
0x1866: shl_regs:
	regs[2] <<= regs[20], opcode= 0x06
0x1869: shr_regs:
	regs[3] >>= regs[21], opcode= 0x05
0x186d: jmp_imm:
	pc += 0x1, opcode= 0x04
0x1872: mov_regs:
	regs[4] = regs[2], opcode= 0x0b
0x1875: xor_regs:
	regs[4] ^= regs[3], opcode= 0x08
0x1879: jmp_imm:
	pc += 0x1, opcode= 0x04
0x187e: add_regs:
	regs[4] += regs[1], opcode= 0x09
0x1881: mov_imm:
	regs[5] = 0x5203e0df, opcode= 0x02
0x1887: xor_regs:
	regs[4] ^= regs[5], opcode= 0x08
0x188b: jmp_imm:
	pc += 0x1, opcode= 0x04
0x1890: add_regs:
	regs[0] += regs[4], opcode= 0x09
0x1893: mov_regs:
	regs[2] = regs[0], opcode= 0x0b
0x1896: mov_regs:
	regs[3] = regs[0], opcode= 0x0b
0x1899: shl_regs:
	regs[2] <<= regs[20], opcode= 0x06
0x189d: jmp_imm:
	pc += 0x1, opcode= 0x04
0x18a2: shr_regs:
	regs[3] >>= regs[21], opcode= 0x05
0x18a5: mov_regs:
	regs[4] = regs[2], opcode= 0x0b
0x18a8: xor_regs:
	regs[4] ^= regs[3], opcode= 0x08
0x18ab: add_regs:
	regs[4] += regs[0], opcode= 0x09
0x18af: jmp_imm:
	pc += 0x1, opcode= 0x04
0x18b4: mov_imm:
	regs[5] = 0x6e7f71ce, opcode= 0x02
0x18ba: xor_regs:
	regs[4] ^= regs[5], opcode= 0x08
0x18be: jmp_imm:
	pc += 0x1, opcode= 0x04
0x18c3: add_regs:
	regs[1] += regs[4], opcode= 0x09
0x18c6: mov_imm:
	regs[20] = 0x4, opcode= 0x02
0x18cd: jmp_imm:
	pc += 0x1, opcode= 0x04
0x18d2: mov_imm:
	regs[21] = 0x5, opcode= 0x02
0x18d9: jmp_imm:
	pc += 0x1, opcode= 0x04
0x18de: mov_regs:
	regs[2] = regs[1], opcode= 0x0b
0x18e1: mov_regs:
	regs[3] = regs[1], opcode= 0x0b
0x18e4: shl_regs:
	regs[2] <<= regs[20], opcode= 0x06
0x18e7: shr_regs:
	regs[3] >>= regs[21], opcode= 0x05
0x18ea: mov_regs:
	regs[4] = regs[2], opcode= 0x0b
0x18ed: xor_regs:
	regs[4] ^= regs[3], opcode= 0x08
0x18f0: add_regs:
	regs[4] += regs[1], opcode= 0x09
0x18f4: jmp_imm:
	pc += 0x1, opcode= 0x04
0x18f9: mov_imm:
	regs[5] = 0x10c58f57, opcode= 0x02
0x18ff: xor_regs:
	regs[4] ^= regs[5], opcode= 0x08
0x1902: add_regs:
	regs[0] += regs[4], opcode= 0x09
0x1905: mov_regs:
	regs[2] = regs[0], opcode= 0x0b
0x1909: jmp_imm:
	pc += 0x1, opcode= 0x04
0x190e: mov_regs:
	regs[3] = regs[0], opcode= 0x0b
0x1911: shl_regs:
	regs[2] <<= regs[20], opcode= 0x06
0x1914: shr_regs:
	regs[3] >>= regs[21], opcode= 0x05
0x1917: mov_regs:
	regs[4] = regs[2], opcode= 0x0b
0x191b: jmp_imm:
	pc += 0x1, opcode= 0x04
0x1920: xor_regs:
	regs[4] ^= regs[3], opcode= 0x08
0x1923: add_regs:
	regs[4] += regs[0], opcode= 0x09
0x1926: mov_imm:
	regs[5] = 0xc0310a28, opcode= 0x02
0x192c: xor_regs:
	regs[4] ^= regs[5], opcode= 0x08
0x192f: add_regs:
	regs[1] += regs[4], opcode= 0x09
0x1933: jmp_imm:
	pc += 0x1, opcode= 0x04
0x1938: mov_imm:
	regs[20] = 0x4, opcode= 0x02
0x193e: mov_imm:
	regs[21] = 0x5, opcode= 0x02
0x1944: mov_regs:
	regs[2] = regs[1], opcode= 0x0b
0x1948: jmp_imm:
	pc += 0x1, opcode= 0x04
0x194d: mov_regs:
	regs[3] = regs[1], opcode= 0x0b
0x1951: jmp_imm:
	pc += 0x1, opcode= 0x04
0x1956: shl_regs:
	regs[2] <<= regs[20], opcode= 0x06
0x1959: shr_regs:
	regs[3] >>= regs[21], opcode= 0x05
0x195c: mov_regs:
	regs[4] = regs[2], opcode= 0x0b
0x195f: xor_regs:
	regs[4] ^= regs[3], opcode= 0x08
0x1962: add_regs:
	regs[4] += regs[1], opcode= 0x09
0x1965: mov_imm:
	regs[5] = 0xd73780b1, opcode= 0x02
0x196b: xor_regs:
	regs[4] ^= regs[5], opcode= 0x08
0x196e: add_regs:
	regs[0] += regs[4], opcode= 0x09
0x1971: mov_regs:
	regs[2] = regs[0], opcode= 0x0b
0x1974: mov_regs:
	regs[3] = regs[0], opcode= 0x0b
0x1977: shl_regs:
	regs[2] <<= regs[20], opcode= 0x06
0x197a: shr_regs:
	regs[3] >>= regs[21], opcode= 0x05
0x197d: mov_regs:
	regs[4] = regs[2], opcode= 0x0b
0x1980: xor_regs:
	regs[4] ^= regs[3], opcode= 0x08
0x1983: add_regs:
	regs[4] += regs[0], opcode= 0x09
0x1986: mov_imm:
	regs[5] = 0x660eb533, opcode= 0x02
0x198d: jmp_imm:
	pc += 0x1, opcode= 0x04
0x1992: xor_regs:
	regs[4] ^= regs[5], opcode= 0x08
0x1996: jmp_imm:
	pc += 0x1, opcode= 0x04
0x199b: add_regs:
	regs[1] += regs[4], opcode= 0x09
0x199e: mov_imm:
	regs[20] = 0x4, opcode= 0x02
0x19a4: mov_imm:
	regs[21] = 0x5, opcode= 0x02
0x19aa: mov_regs:
	regs[2] = regs[1], opcode= 0x0b
0x19ad: mov_regs:
	regs[3] = regs[1], opcode= 0x0b
0x19b0: shl_regs:
	regs[2] <<= regs[20], opcode= 0x06
0x19b3: shr_regs:
	regs[3] >>= regs[21], opcode= 0x05
0x19b7: jmp_imm:
	pc += 0x1, opcode= 0x04
0x19bc: mov_regs:
	regs[4] = regs[2], opcode= 0x0b
0x19bf: xor_regs:
	regs[4] ^= regs[3], opcode= 0x08
0x19c2: add_regs:
	regs[4] += regs[1], opcode= 0x09
0x19c5: mov_imm:
	regs[5] = 0xc8c6b1cf, opcode= 0x02
0x19cc: jmp_imm:
	pc += 0x1, opcode= 0x04
0x19d1: xor_regs:
	regs[4] ^= regs[5], opcode= 0x08
0x19d4: add_regs:
	regs[0] += regs[4], opcode= 0x09
0x19d8: jmp_imm:
	pc += 0x1, opcode= 0x04
0x19dd: mov_regs:
	regs[2] = regs[0], opcode= 0x0b
0x19e0: mov_regs:
	regs[3] = regs[0], opcode= 0x0b
0x19e3: shl_regs:
	regs[2] <<= regs[20], opcode= 0x06
0x19e6: shr_regs:
	regs[3] >>= regs[21], opcode= 0x05
0x19e9: mov_regs:
	regs[4] = regs[2], opcode= 0x0b
0x19ed: jmp_imm:
	pc += 0x1, opcode= 0x04
0x19f2: xor_regs:
	regs[4] ^= regs[3], opcode= 0x08
0x19f6: jmp_imm:
	pc += 0x1, opcode= 0x04
0x19fb: add_regs:
	regs[4] += regs[0], opcode= 0x09
0x19fe: mov_imm:
	regs[5] = 0x66334a57, opcode= 0x02
0x1a05: jmp_imm:
	pc += 0x1, opcode= 0x04
0x1a0a: xor_regs:
	regs[4] ^= regs[5], opcode= 0x08
0x1a0e: jmp_imm:
	pc += 0x1, opcode= 0x04
0x1a13: add_regs:
	regs[1] += regs[4], opcode= 0x09
0x1a16: mov_imm:
	regs[20] = 0x4, opcode= 0x02
0x1a1d: jmp_imm:
	pc += 0x1, opcode= 0x04
0x1a22: mov_imm:
	regs[21] = 0x5, opcode= 0x02
0x1a28: mov_regs:
	regs[2] = regs[1], opcode= 0x0b
0x1a2b: mov_regs:
	regs[3] = regs[1], opcode= 0x0b
0x1a2e: shl_regs:
	regs[2] <<= regs[20], opcode= 0x06
0x1a32: jmp_imm:
	pc += 0x1, opcode= 0x04
0x1a37: shr_regs:
	regs[3] >>= regs[21], opcode= 0x05
0x1a3b: jmp_imm:
	pc += 0x1, opcode= 0x04
0x1a40: mov_regs:
	regs[4] = regs[2], opcode= 0x0b
0x1a43: xor_regs:
	regs[4] ^= regs[3], opcode= 0x08
0x1a47: jmp_imm:
	pc += 0x1, opcode= 0x04
0x1a4c: add_regs:
	regs[4] += regs[1], opcode= 0x09
0x1a4f: mov_imm:
	regs[5] = 0x895bfaec, opcode= 0x02
0x1a56: jmp_imm:
	pc += 0x1, opcode= 0x04
0x1a5b: xor_regs:
	regs[4] ^= regs[5], opcode= 0x08
0x1a5e: add_regs:
	regs[0] += regs[4], opcode= 0x09
0x1a61: mov_regs:
	regs[2] = regs[0], opcode= 0x0b
0x1a64: mov_regs:
	regs[3] = regs[0], opcode= 0x0b
0x1a67: shl_regs:
	regs[2] <<= regs[20], opcode= 0x06
0x1a6a: shr_regs:
	regs[3] >>= regs[21], opcode= 0x05
0x1a6d: mov_regs:
	regs[4] = regs[2], opcode= 0x0b
0x1a70: xor_regs:
	regs[4] ^= regs[3], opcode= 0x08
0x1a73: add_regs:
	regs[4] += regs[0], opcode= 0x09
0x1a76: mov_imm:
	regs[5] = 0x38cd0eed, opcode= 0x02
0x1a7c: xor_regs:
	regs[4] ^= regs[5], opcode= 0x08
0x1a80: jmp_imm:
	pc += 0x1, opcode= 0x04
0x1a85: add_regs:
	regs[1] += regs[4], opcode= 0x09
0x1a89: jmp_imm:
	pc += 0x1, opcode= 0x04
0x1a8e: mov_imm:
	regs[20] = 0x4, opcode= 0x02
0x1a94: mov_imm:
	regs[21] = 0x5, opcode= 0x02
0x1a9a: mov_regs:
	regs[2] = regs[1], opcode= 0x0b
0x1a9d: mov_regs:
	regs[3] = regs[1], opcode= 0x0b
0x1aa0: shl_regs:
	regs[2] <<= regs[20], opcode= 0x06
0x1aa3: shr_regs:
	regs[3] >>= regs[21], opcode= 0x05
0x1aa6: mov_regs:
	regs[4] = regs[2], opcode= 0x0b
0x1aaa: jmp_imm:
	pc += 0x1, opcode= 0x04
0x1aaf: xor_regs:
	regs[4] ^= regs[3], opcode= 0x08
0x1ab2: add_regs:
	regs[4] += regs[1], opcode= 0x09
0x1ab5: mov_imm:
	regs[5] = 0xc616937c, opcode= 0x02
0x1abb: xor_regs:
	regs[4] ^= regs[5], opcode= 0x08
0x1abe: add_regs:
	regs[0] += regs[4], opcode= 0x09
0x1ac1: mov_regs:
	regs[2] = regs[0], opcode= 0x0b
0x1ac4: mov_regs:
	regs[3] = regs[0], opcode= 0x0b
0x1ac7: shl_regs:
	regs[2] <<= regs[20], opcode= 0x06
0x1aca: shr_regs:
	regs[3] >>= regs[21], opcode= 0x05
0x1acd: mov_regs:
	regs[4] = regs[2], opcode= 0x0b
0x1ad0: xor_regs:
	regs[4] ^= regs[3], opcode= 0x08
0x1ad3: add_regs:
	regs[4] += regs[0], opcode= 0x09
0x1ad7: jmp_imm:
	pc += 0x1, opcode= 0x04
0x1adc: mov_imm:
	regs[5] = 0xced61adb, opcode= 0x02
0x1ae3: jmp_imm:
	pc += 0x1, opcode= 0x04
0x1ae8: xor_regs:
	regs[4] ^= regs[5], opcode= 0x08
0x1aeb: add_regs:
	regs[1] += regs[4], opcode= 0x09
0x1aee: mov_imm:
	regs[20] = 0x4, opcode= 0x02
0x1af5: jmp_imm:
	pc += 0x1, opcode= 0x04
0x1afa: mov_imm:
	regs[21] = 0x5, opcode= 0x02
0x1b00: mov_regs:
	regs[2] = regs[1], opcode= 0x0b
0x1b03: mov_regs:
	regs[3] = regs[1], opcode= 0x0b
0x1b06: shl_regs:
	regs[2] <<= regs[20], opcode= 0x06
0x1b09: shr_regs:
	regs[3] >>= regs[21], opcode= 0x05
0x1b0c: mov_regs:
	regs[4] = regs[2], opcode= 0x0b
0x1b0f: xor_regs:
	regs[4] ^= regs[3], opcode= 0x08
0x1b13: jmp_imm:
	pc += 0x1, opcode= 0x04
0x1b18: add_regs:
	regs[4] += regs[1], opcode= 0x09
0x1b1b: mov_imm:
	regs[5] = 0xc24616f3, opcode= 0x02
0x1b21: xor_regs:
	regs[4] ^= regs[5], opcode= 0x08
0x1b24: add_regs:
	regs[0] += regs[4], opcode= 0x09
0x1b27: mov_regs:
	regs[2] = regs[0], opcode= 0x0b
0x1b2b: jmp_imm:
	pc += 0x1, opcode= 0x04
0x1b30: mov_regs:
	regs[3] = regs[0], opcode= 0x0b
0x1b34: jmp_imm:
	pc += 0x1, opcode= 0x04
0x1b39: shl_regs:
	regs[2] <<= regs[20], opcode= 0x06
0x1b3c: shr_regs:
	regs[3] >>= regs[21], opcode= 0x05
0x1b40: jmp_imm:
	pc += 0x1, opcode= 0x04
0x1b45: mov_regs:
	regs[4] = regs[2], opcode= 0x0b
0x1b49: jmp_imm:
	pc += 0x1, opcode= 0x04
0x1b4e: xor_regs:
	regs[4] ^= regs[3], opcode= 0x08
0x1b51: add_regs:
	regs[4] += regs[0], opcode= 0x09
0x1b54: mov_imm:
	regs[5] = 0xb097a2da, opcode= 0x02
0x1b5a: xor_regs:
	regs[4] ^= regs[5], opcode= 0x08
0x1b5e: jmp_imm:
	pc += 0x1, opcode= 0x04
0x1b63: add_regs:
	regs[1] += regs[4], opcode= 0x09
0x1b66: mov_imm:
	regs[20] = 0x4, opcode= 0x02
0x1b6c: mov_imm:
	regs[21] = 0x5, opcode= 0x02
0x1b73: jmp_imm:
	pc += 0x1, opcode= 0x04
0x1b78: mov_regs:
	regs[2] = regs[1], opcode= 0x0b
0x1b7b: mov_regs:
	regs[3] = regs[1], opcode= 0x0b
0x1b7f: jmp_imm:
	pc += 0x1, opcode= 0x04
0x1b84: shl_regs:
	regs[2] <<= regs[20], opcode= 0x06
0x1b87: shr_regs:
	regs[3] >>= regs[21], opcode= 0x05
0x1b8a: mov_regs:
	regs[4] = regs[2], opcode= 0x0b
0x1b8d: xor_regs:
	regs[4] ^= regs[3], opcode= 0x08
0x1b91: jmp_imm:
	pc += 0x1, opcode= 0x04
0x1b96: add_regs:
	regs[4] += regs[1], opcode= 0x09
0x1b99: mov_imm:
	regs[5] = 0xbf3e6bb4, opcode= 0x02
0x1ba0: jmp_imm:
	pc += 0x1, opcode= 0x04
0x1ba5: xor_regs:
	regs[4] ^= regs[5], opcode= 0x08
0x1ba8: add_regs:
	regs[0] += regs[4], opcode= 0x09
0x1bab: mov_regs:
	regs[2] = regs[0], opcode= 0x0b
0x1bae: mov_regs:
	regs[3] = regs[0], opcode= 0x0b
0x1bb1: shl_regs:
	regs[2] <<= regs[20], opcode= 0x06
0x1bb4: shr_regs:
	regs[3] >>= regs[21], opcode= 0x05
0x1bb7: mov_regs:
	regs[4] = regs[2], opcode= 0x0b
0x1bba: xor_regs:
	regs[4] ^= regs[3], opcode= 0x08
0x1bbd: add_regs:
	regs[4] += regs[0], opcode= 0x09
0x1bc0: mov_imm:
	regs[5] = 0x2dbf1a46, opcode= 0x02
0x1bc6: xor_regs:
	regs[4] ^= regs[5], opcode= 0x08
0x1bc9: add_regs:
	regs[1] += regs[4], opcode= 0x09
0x1bcc: mov_imm:
	regs[20] = 0x4, opcode= 0x02
0x1bd2: mov_imm:
	regs[21] = 0x5, opcode= 0x02
0x1bd9: jmp_imm:
	pc += 0x1, opcode= 0x04
0x1bde: mov_regs:
	regs[2] = regs[1], opcode= 0x0b
0x1be1: mov_regs:
	regs[3] = regs[1], opcode= 0x0b
0x1be4: shl_regs:
	regs[2] <<= regs[20], opcode= 0x06
0x1be7: shr_regs:
	regs[3] >>= regs[21], opcode= 0x05
0x1bea: mov_regs:
	regs[4] = regs[2], opcode= 0x0b
0x1bee: jmp_imm:
	pc += 0x1, opcode= 0x04
0x1bf3: xor_regs:
	regs[4] ^= regs[3], opcode= 0x08
0x1bf6: add_regs:
	regs[4] += regs[1], opcode= 0x09
0x1bf9: mov_imm:
	regs[5] = 0xc7be2f74, opcode= 0x02
0x1bff: xor_regs:
	regs[4] ^= regs[5], opcode= 0x08
0x1c03: jmp_imm:
	pc += 0x1, opcode= 0x04
0x1c08: add_regs:
	regs[0] += regs[4], opcode= 0x09
0x1c0b: mov_regs:
	regs[2] = regs[0], opcode= 0x0b
0x1c0f: jmp_imm:
	pc += 0x1, opcode= 0x04
0x1c14: mov_regs:
	regs[3] = regs[0], opcode= 0x0b
0x1c17: shl_regs:
	regs[2] <<= regs[20], opcode= 0x06
0x1c1b: jmp_imm:
	pc += 0x1, opcode= 0x04
0x1c20: shr_regs:
	regs[3] >>= regs[21], opcode= 0x05
0x1c24: jmp_imm:
	pc += 0x1, opcode= 0x04
0x1c29: mov_regs:
	regs[4] = regs[2], opcode= 0x0b
0x1c2d: jmp_imm:
	pc += 0x1, opcode= 0x04
0x1c32: xor_regs:
	regs[4] ^= regs[3], opcode= 0x08
0x1c36: jmp_imm:
	pc += 0x1, opcode= 0x04
0x1c3b: add_regs:
	regs[4] += regs[0], opcode= 0x09
0x1c3e: mov_imm:
	regs[5] = 0x2dba17fe, opcode= 0x02
0x1c44: xor_regs:
	regs[4] ^= regs[5], opcode= 0x08
0x1c48: jmp_imm:
	pc += 0x1, opcode= 0x04
0x1c4d: add_regs:
	regs[1] += regs[4], opcode= 0x09
0x1c51: jmp_imm:
	pc += 0x1, opcode= 0x04
0x1c56: mov_imm:
	regs[20] = 0x4, opcode= 0x02
0x1c5c: mov_imm:
	regs[21] = 0x5, opcode= 0x02
0x1c62: mov_regs:
	regs[2] = regs[1], opcode= 0x0b
0x1c65: mov_regs:
	regs[3] = regs[1], opcode= 0x0b
0x1c68: shl_regs:
	regs[2] <<= regs[20], opcode= 0x06
0x1c6b: shr_regs:
	regs[3] >>= regs[21], opcode= 0x05
0x1c6f: jmp_imm:
	pc += 0x1, opcode= 0x04
0x1c74: mov_regs:
	regs[4] = regs[2], opcode= 0x0b
0x1c77: xor_regs:
	regs[4] ^= regs[3], opcode= 0x08
0x1c7a: add_regs:
	regs[4] += regs[1], opcode= 0x09
0x1c7e: jmp_imm:
	pc += 0x1, opcode= 0x04
0x1c83: mov_imm:
	regs[5] = 0xe8b3a2fa, opcode= 0x02
0x1c8a: jmp_imm:
	pc += 0x1, opcode= 0x04
0x1c8f: xor_regs:
	regs[4] ^= regs[5], opcode= 0x08
0x1c93: jmp_imm:
	pc += 0x1, opcode= 0x04
0x1c98: add_regs:
	regs[0] += regs[4], opcode= 0x09
0x1c9b: mov_regs:
	regs[2] = regs[0], opcode= 0x0b
0x1c9e: mov_regs:
	regs[3] = regs[0], opcode= 0x0b
0x1ca1: shl_regs:
	regs[2] <<= regs[20], opcode= 0x06
0x1ca5: jmp_imm:
	pc += 0x1, opcode= 0x04
0x1caa: shr_regs:
	regs[3] >>= regs[21], opcode= 0x05
0x1cad: mov_regs:
	regs[4] = regs[2], opcode= 0x0b
0x1cb0: xor_regs:
	regs[4] ^= regs[3], opcode= 0x08
0x1cb4: jmp_imm:
	pc += 0x1, opcode= 0x04
0x1cb9: add_regs:
	regs[4] += regs[0], opcode= 0x09
0x1cbd: jmp_imm:
	pc += 0x1, opcode= 0x04
0x1cc2: mov_imm:
	regs[5] = 0x449a79e6, opcode= 0x02
0x1cc8: xor_regs:
	regs[4] ^= regs[5], opcode= 0x08
0x1ccc: jmp_imm:
	pc += 0x1, opcode= 0x04
0x1cd1: add_regs:
	regs[1] += regs[4], opcode= 0x09
0x1cd5: jmp_imm:
	pc += 0x1, opcode= 0x04
0x1cda: mov_imm:
	regs[20] = 0x4, opcode= 0x02
0x1ce0: mov_imm:
	regs[21] = 0x5, opcode= 0x02
0x1ce6: mov_regs:
	regs[2] = regs[1], opcode= 0x0b
0x1ce9: mov_regs:
	regs[3] = regs[1], opcode= 0x0b
0x1cec: shl_regs:
	regs[2] <<= regs[20], opcode= 0x06
0x1cef: shr_regs:
	regs[3] >>= regs[21], opcode= 0x05
0x1cf2: mov_regs:
	regs[4] = regs[2], opcode= 0x0b
0x1cf5: xor_regs:
	regs[4] ^= regs[3], opcode= 0x08
0x1cf8: add_regs:
	regs[4] += regs[1], opcode= 0x09
0x1cfc: jmp_imm:
	pc += 0x1, opcode= 0x04
0x1d01: mov_imm:
	regs[5] = 0xf4da8eb0, opcode= 0x02
0x1d08: jmp_imm:
	pc += 0x1, opcode= 0x04
0x1d0d: xor_regs:
	regs[4] ^= regs[5], opcode= 0x08
0x1d10: add_regs:
	regs[0] += regs[4], opcode= 0x09
0x1d13: mov_regs:
	regs[2] = regs[0], opcode= 0x0b
0x1d16: mov_regs:
	regs[3] = regs[0], opcode= 0x0b
0x1d19: shl_regs:
	regs[2] <<= regs[20], opcode= 0x06
0x1d1d: jmp_imm:
	pc += 0x1, opcode= 0x04
0x1d22: shr_regs:
	regs[3] >>= regs[21], opcode= 0x05
0x1d26: jmp_imm:
	pc += 0x1, opcode= 0x04
0x1d2b: mov_regs:
	regs[4] = regs[2], opcode= 0x0b
0x1d2e: xor_regs:
	regs[4] ^= regs[3], opcode= 0x08
0x1d31: add_regs:
	regs[4] += regs[0], opcode= 0x09
0x1d34: mov_imm:
	regs[5] = 0x43690943, opcode= 0x02
0x1d3a: xor_regs:
	regs[4] ^= regs[5], opcode= 0x08
0x1d3e: jmp_imm:
	pc += 0x1, opcode= 0x04
0x1d43: add_regs:
	regs[1] += regs[4], opcode= 0x09
0x1d46: mov_imm:
	regs[20] = 0x4, opcode= 0x02
0x1d4c: mov_imm:
	regs[21] = 0x5, opcode= 0x02
0x1d52: mov_regs:
	regs[2] = regs[1], opcode= 0x0b
0x1d56: jmp_imm:
	pc += 0x1, opcode= 0x04
0x1d5b: mov_regs:
	regs[3] = regs[1], opcode= 0x0b
0x1d5e: shl_regs:
	regs[2] <<= regs[20], opcode= 0x06
0x1d61: shr_regs:
	regs[3] >>= regs[21], opcode= 0x05
0x1d64: mov_regs:
	regs[4] = regs[2], opcode= 0x0b
0x1d67: xor_regs:
	regs[4] ^= regs[3], opcode= 0x08
0x1d6a: add_regs:
	regs[4] += regs[1], opcode= 0x09
0x1d6d: mov_imm:
	regs[5] = 0xeb176659, opcode= 0x02
0x1d73: xor_regs:
	regs[4] ^= regs[5], opcode= 0x08
0x1d76: add_regs:
	regs[0] += regs[4], opcode= 0x09
0x1d79: mov_regs:
	regs[2] = regs[0], opcode= 0x0b
0x1d7c: mov_regs:
	regs[3] = regs[0], opcode= 0x0b
0x1d7f: shl_regs:
	regs[2] <<= regs[20], opcode= 0x06
0x1d82: shr_regs:
	regs[3] >>= regs[21], opcode= 0x05
0x1d85: mov_regs:
	regs[4] = regs[2], opcode= 0x0b
0x1d88: xor_regs:
	regs[4] ^= regs[3], opcode= 0x08
0x1d8b: add_regs:
	regs[4] += regs[0], opcode= 0x09
0x1d8e: mov_imm:
	regs[5] = 0x7160502c, opcode= 0x02
0x1d95: jmp_imm:
	pc += 0x1, opcode= 0x04
0x1d9a: xor_regs:
	regs[4] ^= regs[5], opcode= 0x08
0x1d9d: add_regs:
	regs[1] += regs[4], opcode= 0x09
0x1da0: mov_imm:
	regs[20] = 0x4, opcode= 0x02
0x1da6: mov_imm:
	regs[21] = 0x5, opcode= 0x02
0x1dad: jmp_imm:
	pc += 0x1, opcode= 0x04
0x1db2: mov_regs:
	regs[2] = regs[1], opcode= 0x0b
0x1db5: mov_regs:
	regs[3] = regs[1], opcode= 0x0b
0x1db9: jmp_imm:
	pc += 0x1, opcode= 0x04
0x1dbe: shl_regs:
	regs[2] <<= regs[20], opcode= 0x06
0x1dc1: shr_regs:
	regs[3] >>= regs[21], opcode= 0x05
0x1dc4: mov_regs:
	regs[4] = regs[2], opcode= 0x0b
0x1dc7: xor_regs:
	regs[4] ^= regs[3], opcode= 0x08
0x1dca: add_regs:
	regs[4] += regs[1], opcode= 0x09
0x1dcd: mov_imm:
	regs[5] = 0x602f4877, opcode= 0x02
0x1dd4: jmp_imm:
	pc += 0x1, opcode= 0x04
0x1dd9: xor_regs:
	regs[4] ^= regs[5], opcode= 0x08
0x1ddd: jmp_imm:
	pc += 0x1, opcode= 0x04
0x1de2: add_regs:
	regs[0] += regs[4], opcode= 0x09
0x1de5: mov_regs:
	regs[2] = regs[0], opcode= 0x0b
0x1de8: mov_regs:
	regs[3] = regs[0], opcode= 0x0b
0x1deb: shl_regs:
	regs[2] <<= regs[20], opcode= 0x06
0x1dee: shr_regs:
	regs[3] >>= regs[21], opcode= 0x05
0x1df1: mov_regs:
	regs[4] = regs[2], opcode= 0x0b
0x1df5: jmp_imm:
	pc += 0x1, opcode= 0x04
0x1dfa: xor_regs:
	regs[4] ^= regs[3], opcode= 0x08
0x1dfd: add_regs:
	regs[4] += regs[0], opcode= 0x09
0x1e00: mov_imm:
	regs[5] = 0x61c228e9, opcode= 0x02
0x1e06: xor_regs:
	regs[4] ^= regs[5], opcode= 0x08
0x1e09: add_regs:
	regs[1] += regs[4], opcode= 0x09
0x1e0c: mov_imm:
	regs[20] = 0x4, opcode= 0x02
0x1e12: mov_imm:
	regs[21] = 0x5, opcode= 0x02
0x1e18: mov_regs:
	regs[2] = regs[1], opcode= 0x0b
0x1e1b: mov_regs:
	regs[3] = regs[1], opcode= 0x0b
0x1e1e: shl_regs:
	regs[2] <<= regs[20], opcode= 0x06
0x1e21: shr_regs:
	regs[3] >>= regs[21], opcode= 0x05
0x1e24: mov_regs:
	regs[4] = regs[2], opcode= 0x0b
0x1e27: xor_regs:
	regs[4] ^= regs[3], opcode= 0x08
0x1e2a: add_regs:
	regs[4] += regs[1], opcode= 0x09
0x1e2d: mov_imm:
	regs[5] = 0x6e5784b9, opcode= 0x02
0x1e33: xor_regs:
	regs[4] ^= regs[5], opcode= 0x08
0x1e37: jmp_imm:
	pc += 0x1, opcode= 0x04
0x1e3c: add_regs:
	regs[0] += regs[4], opcode= 0x09
0x1e3f: mov_regs:
	regs[2] = regs[0], opcode= 0x0b
0x1e43: jmp_imm:
	pc += 0x1, opcode= 0x04
0x1e48: mov_regs:
	regs[3] = regs[0], opcode= 0x0b
0x1e4b: shl_regs:
	regs[2] <<= regs[20], opcode= 0x06
0x1e4e: shr_regs:
	regs[3] >>= regs[21], opcode= 0x05
0x1e52: jmp_imm:
	pc += 0x1, opcode= 0x04
0x1e57: mov_regs:
	regs[4] = regs[2], opcode= 0x0b
0x1e5a: xor_regs:
	regs[4] ^= regs[3], opcode= 0x08
0x1e5d: add_regs:
	regs[4] += regs[0], opcode= 0x09
0x1e60: mov_imm:
	regs[5] = 0x29bbd659, opcode= 0x02
0x1e66: xor_regs:
	regs[4] ^= regs[5], opcode= 0x08
0x1e69: add_regs:
	regs[1] += regs[4], opcode= 0x09
0x1e6c: mov_imm:
	regs[20] = 0x4, opcode= 0x02
0x1e72: mov_imm:
	regs[21] = 0x5, opcode= 0x02
0x1e78: mov_regs:
	regs[2] = regs[1], opcode= 0x0b
0x1e7b: mov_regs:
	regs[3] = regs[1], opcode= 0x0b
0x1e7e: shl_regs:
	regs[2] <<= regs[20], opcode= 0x06
0x1e81: shr_regs:
	regs[3] >>= regs[21], opcode= 0x05
0x1e84: mov_regs:
	regs[4] = regs[2], opcode= 0x0b
0x1e88: jmp_imm:
	pc += 0x1, opcode= 0x04
0x1e8d: xor_regs:
	regs[4] ^= regs[3], opcode= 0x08
0x1e90: add_regs:
	regs[4] += regs[1], opcode= 0x09
0x1e94: jmp_imm:
	pc += 0x1, opcode= 0x04
0x1e99: mov_imm:
	regs[5] = 0x7c9149fa, opcode= 0x02
0x1e9f: xor_regs:
	regs[4] ^= regs[5], opcode= 0x08
0x1ea2: add_regs:
	regs[0] += regs[4], opcode= 0x09
0x1ea6: jmp_imm:
	pc += 0x1, opcode= 0x04
0x1eab: mov_regs:
	regs[2] = regs[0], opcode= 0x0b
0x1eaf: jmp_imm:
	pc += 0x1, opcode= 0x04
0x1eb4: mov_regs:
	regs[3] = regs[0], opcode= 0x0b
0x1eb7: shl_regs:
	regs[2] <<= regs[20], opcode= 0x06
0x1eba: shr_regs:
	regs[3] >>= regs[21], opcode= 0x05
0x1ebd: mov_regs:
	regs[4] = regs[2], opcode= 0x0b
0x1ec0: xor_regs:
	regs[4] ^= regs[3], opcode= 0x08
0x1ec3: add_regs:
	regs[4] += regs[0], opcode= 0x09
0x1ec6: mov_imm:
	regs[5] = 0x358a0310, opcode= 0x02
0x1ecd: jmp_imm:
	pc += 0x1, opcode= 0x04
0x1ed2: xor_regs:
	regs[4] ^= regs[5], opcode= 0x08
0x1ed5: add_regs:
	regs[1] += regs[4], opcode= 0x09
0x1ed9: jmp_imm:
	pc += 0x1, opcode= 0x04
0x1ede: mov_imm:
	regs[20] = 0x4, opcode= 0x02
0x1ee5: jmp_imm:
	pc += 0x1, opcode= 0x04
0x1eea: mov_imm:
	regs[21] = 0x5, opcode= 0x02
0x1ef0: mov_regs:
	regs[2] = regs[1], opcode= 0x0b
0x1ef3: mov_regs:
	regs[3] = regs[1], opcode= 0x0b
0x1ef7: jmp_imm:
	pc += 0x1, opcode= 0x04
0x1efc: shl_regs:
	regs[2] <<= regs[20], opcode= 0x06
0x1f00: jmp_imm:
	pc += 0x1, opcode= 0x04
0x1f05: shr_regs:
	regs[3] >>= regs[21], opcode= 0x05
0x1f09: jmp_imm:
	pc += 0x1, opcode= 0x04
0x1f0e: mov_regs:
	regs[4] = regs[2], opcode= 0x0b
0x1f11: xor_regs:
	regs[4] ^= regs[3], opcode= 0x08
0x1f14: add_regs:
	regs[4] += regs[1], opcode= 0x09
0x1f17: mov_imm:
	regs[5] = 0xdfc27ac2, opcode= 0x02
0x1f1d: xor_regs:
	regs[4] ^= regs[5], opcode= 0x08
0x1f20: add_regs:
	regs[0] += regs[4], opcode= 0x09
0x1f23: mov_regs:
	regs[2] = regs[0], opcode= 0x0b
0x1f26: mov_regs:
	regs[3] = regs[0], opcode= 0x0b
0x1f2a: jmp_imm:
	pc += 0x1, opcode= 0x04
0x1f2f: shl_regs:
	regs[2] <<= regs[20], opcode= 0x06
0x1f32: shr_regs:
	regs[3] >>= regs[21], opcode= 0x05
0x1f36: jmp_imm:
	pc += 0x1, opcode= 0x04
0x1f3b: mov_regs:
	regs[4] = regs[2], opcode= 0x0b
0x1f3e: xor_regs:
	regs[4] ^= regs[3], opcode= 0x08
0x1f41: add_regs:
	regs[4] += regs[0], opcode= 0x09
0x1f45: jmp_imm:
	pc += 0x1, opcode= 0x04
0x1f4a: mov_imm:
	regs[5] = 0xbe07341f, opcode= 0x02
0x1f50: xor_regs:
	regs[4] ^= regs[5], opcode= 0x08
0x1f54: jmp_imm:
	pc += 0x1, opcode= 0x04
0x1f59: add_regs:
	regs[1] += regs[4], opcode= 0x09
0x1f5c: mov_imm:
	regs[20] = 0x4, opcode= 0x02
0x1f63: jmp_imm:
	pc += 0x1, opcode= 0x04
0x1f68: mov_imm:
	regs[21] = 0x5, opcode= 0x02
0x1f6f: jmp_imm:
	pc += 0x1, opcode= 0x04
0x1f74: mov_regs:
	regs[2] = regs[1], opcode= 0x0b
0x1f77: mov_regs:
	regs[3] = regs[1], opcode= 0x0b
0x1f7a: shl_regs:
	regs[2] <<= regs[20], opcode= 0x06
0x1f7d: shr_regs:
	regs[3] >>= regs[21], opcode= 0x05
0x1f81: jmp_imm:
	pc += 0x1, opcode= 0x04
0x1f86: mov_regs:
	regs[4] = regs[2], opcode= 0x0b
0x1f8a: jmp_imm:
	pc += 0x1, opcode= 0x04
0x1f8f: xor_regs:
	regs[4] ^= regs[3], opcode= 0x08
0x1f92: add_regs:
	regs[4] += regs[1], opcode= 0x09
0x1f96: jmp_imm:
	pc += 0x1, opcode= 0x04
0x1f9b: mov_imm:
	regs[5] = 0x4e138765, opcode= 0x02
0x1fa1: xor_regs:
	regs[4] ^= regs[5], opcode= 0x08
0x1fa4: add_regs:
	regs[0] += regs[4], opcode= 0x09
0x1fa8: jmp_imm:
	pc += 0x1, opcode= 0x04
0x1fad: mov_regs:
	regs[2] = regs[0], opcode= 0x0b
0x1fb1: jmp_imm:
	pc += 0x1, opcode= 0x04
0x1fb6: mov_regs:
	regs[3] = regs[0], opcode= 0x0b
0x1fb9: shl_regs:
	regs[2] <<= regs[20], opcode= 0x06
0x1fbd: jmp_imm:
	pc += 0x1, opcode= 0x04
0x1fc2: shr_regs:
	regs[3] >>= regs[21], opcode= 0x05
0x1fc5: mov_regs:
	regs[4] = regs[2], opcode= 0x0b
0x1fc8: xor_regs:
	regs[4] ^= regs[3], opcode= 0x08
0x1fcc: jmp_imm:
	pc += 0x1, opcode= 0x04
0x1fd1: add_regs:
	regs[4] += regs[0], opcode= 0x09
0x1fd4: mov_imm:
	regs[5] = 0x471da433, opcode= 0x02
0x1fdb: jmp_imm:
	pc += 0x1, opcode= 0x04
0x1fe0: xor_regs:
	regs[4] ^= regs[5], opcode= 0x08
0x1fe3: add_regs:
	regs[1] += regs[4], opcode= 0x09
0x1fe6: mov_imm:
	regs[20] = 0x4, opcode= 0x02
0x1fec: mov_imm:
	regs[21] = 0x5, opcode= 0x02
0x1ff3: jmp_imm:
	pc += 0x1, opcode= 0x04
0x1ff8: mov_regs:
	regs[2] = regs[1], opcode= 0x0b
0x1ffb: mov_regs:
	regs[3] = regs[1], opcode= 0x0b
0x1ffe: shl_regs:
	regs[2] <<= regs[20], opcode= 0x06
0x2001: shr_regs:
	regs[3] >>= regs[21], opcode= 0x05
0x2005: jmp_imm:
	pc += 0x1, opcode= 0x04
0x200a: mov_regs:
	regs[4] = regs[2], opcode= 0x0b
0x200d: xor_regs:
	regs[4] ^= regs[3], opcode= 0x08
0x2010: add_regs:
	regs[4] += regs[1], opcode= 0x09
0x2013: mov_imm:
	regs[5] = 0x8a6260f2, opcode= 0x02
0x2019: xor_regs:
	regs[4] ^= regs[5], opcode= 0x08
0x201c: add_regs:
	regs[0] += regs[4], opcode= 0x09
0x201f: mov_regs:
	regs[2] = regs[0], opcode= 0x0b
0x2022: mov_regs:
	regs[3] = regs[0], opcode= 0x0b
0x2025: shl_regs:
	regs[2] <<= regs[20], opcode= 0x06
0x2028: shr_regs:
	regs[3] >>= regs[21], opcode= 0x05
0x202b: mov_regs:
	regs[4] = regs[2], opcode= 0x0b
0x202f: jmp_imm:
	pc += 0x1, opcode= 0x04
0x2034: xor_regs:
	regs[4] ^= regs[3], opcode= 0x08
0x2038: jmp_imm:
	pc += 0x1, opcode= 0x04
0x203d: add_regs:
	regs[4] += regs[0], opcode= 0x09
0x2040: mov_imm:
	regs[5] = 0x38c5a832, opcode= 0x02
0x2046: xor_regs:
	regs[4] ^= regs[5], opcode= 0x08
0x2049: add_regs:
	regs[1] += regs[4], opcode= 0x09
0x204d: jmp_imm:
	pc += 0x1, opcode= 0x04
0x2052: mov_imm:
	regs[20] = 0x4, opcode= 0x02
0x2058: mov_imm:
	regs[21] = 0x5, opcode= 0x02
0x205f: jmp_imm:
	pc += 0x1, opcode= 0x04
0x2064: mov_regs:
	regs[2] = regs[1], opcode= 0x0b
0x2067: mov_regs:
	regs[3] = regs[1], opcode= 0x0b
0x206a: shl_regs:
	regs[2] <<= regs[20], opcode= 0x06
0x206e: jmp_imm:
	pc += 0x1, opcode= 0x04
0x2073: shr_regs:
	regs[3] >>= regs[21], opcode= 0x05
0x2076: mov_regs:
	regs[4] = regs[2], opcode= 0x0b
0x2079: xor_regs:
	regs[4] ^= regs[3], opcode= 0x08
0x207c: add_regs:
	regs[4] += regs[1], opcode= 0x09
0x207f: mov_imm:
	regs[5] = 0xdd979e40, opcode= 0x02
0x2085: xor_regs:
	regs[4] ^= regs[5], opcode= 0x08
0x2088: add_regs:
	regs[0] += regs[4], opcode= 0x09
0x208b: mov_regs:
	regs[2] = regs[0], opcode= 0x0b
0x208e: mov_regs:
	regs[3] = regs[0], opcode= 0x0b
0x2092: jmp_imm:
	pc += 0x1, opcode= 0x04
0x2097: shl_regs:
	regs[2] <<= regs[20], opcode= 0x06
0x209a: shr_regs:
	regs[3] >>= regs[21], opcode= 0x05
0x209d: mov_regs:
	regs[4] = regs[2], opcode= 0x0b
0x20a1: jmp_imm:
	pc += 0x1, opcode= 0x04
0x20a6: xor_regs:
	regs[4] ^= regs[3], opcode= 0x08
0x20aa: jmp_imm:
	pc += 0x1, opcode= 0x04
0x20af: add_regs:
	regs[4] += regs[0], opcode= 0x09
0x20b2: mov_imm:
	regs[5] = 0x4f5c9dc9, opcode= 0x02
0x20b8: xor_regs:
	regs[4] ^= regs[5], opcode= 0x08
0x20bc: jmp_imm:
	pc += 0x1, opcode= 0x04
0x20c1: add_regs:
	regs[1] += regs[4], opcode= 0x09
0x20c4: mov_imm:
	regs[20] = 0x4, opcode= 0x02
0x20ca: mov_imm:
	regs[21] = 0x5, opcode= 0x02
0x20d1: jmp_imm:
	pc += 0x1, opcode= 0x04
0x20d6: mov_regs:
	regs[2] = regs[1], opcode= 0x0b
0x20d9: mov_regs:
	regs[3] = regs[1], opcode= 0x0b
0x20dc: shl_regs:
	regs[2] <<= regs[20], opcode= 0x06
0x20df: shr_regs:
	regs[3] >>= regs[21], opcode= 0x05
0x20e2: mov_regs:
	regs[4] = regs[2], opcode= 0x0b
0x20e5: xor_regs:
	regs[4] ^= regs[3], opcode= 0x08
0x20e8: add_regs:
	regs[4] += regs[1], opcode= 0x09
0x20eb: mov_imm:
	regs[5] = 0xec05e545, opcode= 0x02
0x20f1: xor_regs:
	regs[4] ^= regs[5], opcode= 0x08
0x20f4: add_regs:
	regs[0] += regs[4], opcode= 0x09
0x20f8: jmp_imm:
	pc += 0x1, opcode= 0x04
0x20fd: mov_regs:
	regs[2] = regs[0], opcode= 0x0b
0x2100: mov_regs:
	regs[3] = regs[0], opcode= 0x0b
0x2103: shl_regs:
	regs[2] <<= regs[20], opcode= 0x06
0x2107: jmp_imm:
	pc += 0x1, opcode= 0x04
0x210c: shr_regs:
	regs[3] >>= regs[21], opcode= 0x05
0x210f: mov_regs:
	regs[4] = regs[2], opcode= 0x0b
0x2112: xor_regs:
	regs[4] ^= regs[3], opcode= 0x08
0x2115: add_regs:
	regs[4] += regs[0], opcode= 0x09
0x2118: mov_imm:
	regs[5] = 0xd4ae3732, opcode= 0x02
0x211e: xor_regs:
	regs[4] ^= regs[5], opcode= 0x08
0x2122: jmp_imm:
	pc += 0x1, opcode= 0x04
0x2127: add_regs:
	regs[1] += regs[4], opcode= 0x09
0x212a: mov_imm:
	regs[20] = 0x4, opcode= 0x02
0x2130: mov_imm:
	regs[21] = 0x5, opcode= 0x02
0x2136: mov_regs:
	regs[2] = regs[1], opcode= 0x0b
0x2139: mov_regs:
	regs[3] = regs[1], opcode= 0x0b
0x213c: shl_regs:
	regs[2] <<= regs[20], opcode= 0x06
0x213f: shr_regs:
	regs[3] >>= regs[21], opcode= 0x05
0x2143: jmp_imm:
	pc += 0x1, opcode= 0x04
0x2148: mov_regs:
	regs[4] = regs[2], opcode= 0x0b
0x214b: xor_regs:
	regs[4] ^= regs[3], opcode= 0x08
0x214f: jmp_imm:
	pc += 0x1, opcode= 0x04
0x2154: add_regs:
	regs[4] += regs[1], opcode= 0x09
0x2158: jmp_imm:
	pc += 0x1, opcode= 0x04
0x215d: mov_imm:
	regs[5] = 0x21945bf, opcode= 0x02
0x2163: xor_regs:
	regs[4] ^= regs[5], opcode= 0x08
0x2166: add_regs:
	regs[0] += regs[4], opcode= 0x09
0x216a: jmp_imm:
	pc += 0x1, opcode= 0x04
0x216f: mov_regs:
	regs[2] = regs[0], opcode= 0x0b
0x2173: jmp_imm:
	pc += 0x1, opcode= 0x04
0x2178: mov_regs:
	regs[3] = regs[0], opcode= 0x0b
0x217b: shl_regs:
	regs[2] <<= regs[20], opcode= 0x06
0x217f: jmp_imm:
	pc += 0x1, opcode= 0x04
0x2184: shr_regs:
	regs[3] >>= regs[21], opcode= 0x05
0x2187: mov_regs:
	regs[4] = regs[2], opcode= 0x0b
0x218a: xor_regs:
	regs[4] ^= regs[3], opcode= 0x08
0x218e: jmp_imm:
	pc += 0x1, opcode= 0x04
0x2193: add_regs:
	regs[4] += regs[0], opcode= 0x09
0x2196: mov_imm:
	regs[5] = 0x84e654, opcode= 0x02
0x219c: xor_regs:
	regs[4] ^= regs[5], opcode= 0x08
0x21a0: jmp_imm:
	pc += 0x1, opcode= 0x04
0x21a5: add_regs:
	regs[1] += regs[4], opcode= 0x09
0x21a8: mov_imm:
	regs[20] = 0x4, opcode= 0x02
0x21af: jmp_imm:
	pc += 0x1, opcode= 0x04
0x21b4: mov_imm:
	regs[21] = 0x5, opcode= 0x02
0x21ba: mov_regs:
	regs[2] = regs[1], opcode= 0x0b
0x21be: jmp_imm:
	pc += 0x1, opcode= 0x04
0x21c3: mov_regs:
	regs[3] = regs[1], opcode= 0x0b
0x21c6: shl_regs:
	regs[2] <<= regs[20], opcode= 0x06
0x21c9: shr_regs:
	regs[3] >>= regs[21], opcode= 0x05
0x21cc: mov_regs:
	regs[4] = regs[2], opcode= 0x0b
0x21d0: jmp_imm:
	pc += 0x1, opcode= 0x04
0x21d5: xor_regs:
	regs[4] ^= regs[3], opcode= 0x08
0x21d9: jmp_imm:
	pc += 0x1, opcode= 0x04
0x21de: add_regs:
	regs[4] += regs[1], opcode= 0x09
0x21e2: jmp_imm:
	pc += 0x1, opcode= 0x04
0x21e7: mov_imm:
	regs[5] = 0x9ce7b36, opcode= 0x02
0x21ed: xor_regs:
	regs[4] ^= regs[5], opcode= 0x08
0x21f0: add_regs:
	regs[0] += regs[4], opcode= 0x09
0x21f3: mov_regs:
	regs[2] = regs[0], opcode= 0x0b
0x21f6: mov_regs:
	regs[3] = regs[0], opcode= 0x0b
0x21fa: jmp_imm:
	pc += 0x1, opcode= 0x04
0x21ff: shl_regs:
	regs[2] <<= regs[20], opcode= 0x06
0x2203: jmp_imm:
	pc += 0x1, opcode= 0x04
0x2208: shr_regs:
	regs[3] >>= regs[21], opcode= 0x05
0x220b: mov_regs:
	regs[4] = regs[2], opcode= 0x0b
0x220e: xor_regs:
	regs[4] ^= regs[3], opcode= 0x08
0x2211: add_regs:
	regs[4] += regs[0], opcode= 0x09
0x2214: mov_imm:
	regs[5] = 0xd909ef25, opcode= 0x02
0x221a: xor_regs:
	regs[4] ^= regs[5], opcode= 0x08
0x221d: add_regs:
	regs[1] += regs[4], opcode= 0x09
0x2221: jmp_imm:
	pc += 0x1, opcode= 0x04
0x2226: mov_imm:
	regs[20] = 0x4, opcode= 0x02
0x222c: mov_imm:
	regs[21] = 0x5, opcode= 0x02
0x2232: mov_regs:
	regs[2] = regs[1], opcode= 0x0b
0x2235: mov_regs:
	regs[3] = regs[1], opcode= 0x0b
0x2238: shl_regs:
	regs[2] <<= regs[20], opcode= 0x06
0x223b: shr_regs:
	regs[3] >>= regs[21], opcode= 0x05
0x223e: mov_regs:
	regs[4] = regs[2], opcode= 0x0b
0x2241: xor_regs:
	regs[4] ^= regs[3], opcode= 0x08
0x2244: add_regs:
	regs[4] += regs[1], opcode= 0x09
0x2247: mov_imm:
	regs[5] = 0x17a4b513, opcode= 0x02
0x224d: xor_regs:
	regs[4] ^= regs[5], opcode= 0x08
0x2250: add_regs:
	regs[0] += regs[4], opcode= 0x09
0x2253: mov_regs:
	regs[2] = regs[0], opcode= 0x0b
0x2256: mov_regs:
	regs[3] = regs[0], opcode= 0x0b
0x225a: jmp_imm:
	pc += 0x1, opcode= 0x04
0x225f: shl_regs:
	regs[2] <<= regs[20], opcode= 0x06
0x2262: shr_regs:
	regs[3] >>= regs[21], opcode= 0x05
0x2265: mov_regs:
	regs[4] = regs[2], opcode= 0x0b
0x2268: xor_regs:
	regs[4] ^= regs[3], opcode= 0x08
0x226b: add_regs:
	regs[4] += regs[0], opcode= 0x09
0x226e: mov_imm:
	regs[5] = 0xaa00be6a, opcode= 0x02
0x2274: xor_regs:
	regs[4] ^= regs[5], opcode= 0x08
0x2277: add_regs:
	regs[1] += regs[4], opcode= 0x09
0x227a: mov_imm:
	regs[20] = 0x4, opcode= 0x02
0x2280: mov_imm:
	regs[21] = 0x5, opcode= 0x02
0x2286: mov_regs:
	regs[2] = regs[1], opcode= 0x0b
0x2289: mov_regs:
	regs[3] = regs[1], opcode= 0x0b
0x228c: shl_regs:
	regs[2] <<= regs[20], opcode= 0x06
0x228f: shr_regs:
	regs[3] >>= regs[21], opcode= 0x05
0x2293: jmp_imm:
	pc += 0x1, opcode= 0x04
0x2298: mov_regs:
	regs[4] = regs[2], opcode= 0x0b
0x229b: xor_regs:
	regs[4] ^= regs[3], opcode= 0x08
0x229e: add_regs:
	regs[4] += regs[1], opcode= 0x09
0x22a1: mov_imm:
	regs[5] = 0x504a4bef, opcode= 0x02
0x22a7: xor_regs:
	regs[4] ^= regs[5], opcode= 0x08
0x22aa: add_regs:
	regs[0] += regs[4], opcode= 0x09
0x22ae: jmp_imm:
	pc += 0x1, opcode= 0x04
0x22b3: mov_regs:
	regs[2] = regs[0], opcode= 0x0b
0x22b6: mov_regs:
	regs[3] = regs[0], opcode= 0x0b
0x22b9: shl_regs:
	regs[2] <<= regs[20], opcode= 0x06
0x22bc: shr_regs:
	regs[3] >>= regs[21], opcode= 0x05
0x22c0: jmp_imm:
	pc += 0x1, opcode= 0x04
0x22c5: mov_regs:
	regs[4] = regs[2], opcode= 0x0b
0x22c8: xor_regs:
	regs[4] ^= regs[3], opcode= 0x08
0x22cb: add_regs:
	regs[4] += regs[0], opcode= 0x09
0x22ce: mov_imm:
	regs[5] = 0x51251f5d, opcode= 0x02
0x22d4: xor_regs:
	regs[4] ^= regs[5], opcode= 0x08
0x22d7: add_regs:
	regs[1] += regs[4], opcode= 0x09
0x22da: mov_imm:
	regs[20] = 0x4, opcode= 0x02
0x22e0: mov_imm:
	regs[21] = 0x5, opcode= 0x02
0x22e6: mov_regs:
	regs[2] = regs[1], opcode= 0x0b
0x22e9: mov_regs:
	regs[3] = regs[1], opcode= 0x0b
0x22ec: shl_regs:
	regs[2] <<= regs[20], opcode= 0x06
0x22ef: shr_regs:
	regs[3] >>= regs[21], opcode= 0x05
0x22f3: jmp_imm:
	pc += 0x1, opcode= 0x04
0x22f8: mov_regs:
	regs[4] = regs[2], opcode= 0x0b
0x22fb: xor_regs:
	regs[4] ^= regs[3], opcode= 0x08
0x22ff: jmp_imm:
	pc += 0x1, opcode= 0x04
0x2304: add_regs:
	regs[4] += regs[1], opcode= 0x09
0x2307: mov_imm:
	regs[5] = 0xc1a6d68, opcode= 0x02
0x230d: xor_regs:
	regs[4] ^= regs[5], opcode= 0x08
0x2310: add_regs:
	regs[0] += regs[4], opcode= 0x09
0x2314: jmp_imm:
	pc += 0x1, opcode= 0x04
0x2319: mov_regs:
	regs[2] = regs[0], opcode= 0x0b
0x231d: jmp_imm:
	pc += 0x1, opcode= 0x04
0x2322: mov_regs:
	regs[3] = regs[0], opcode= 0x0b
0x2326: jmp_imm:
	pc += 0x1, opcode= 0x04
0x232b: shl_regs:
	regs[2] <<= regs[20], opcode= 0x06
0x232e: shr_regs:
	regs[3] >>= regs[21], opcode= 0x05
0x2332: jmp_imm:
	pc += 0x1, opcode= 0x04
0x2337: mov_regs:
	regs[4] = regs[2], opcode= 0x0b
0x233a: xor_regs:
	regs[4] ^= regs[3], opcode= 0x08
0x233d: add_regs:
	regs[4] += regs[0], opcode= 0x09
0x2341: jmp_imm:
	pc += 0x1, opcode= 0x04
0x2346: mov_imm:
	regs[5] = 0xa52f8f78, opcode= 0x02
0x234c: xor_regs:
	regs[4] ^= regs[5], opcode= 0x08
0x234f: add_regs:
	regs[1] += regs[4], opcode= 0x09
0x2353: jmp_imm:
	pc += 0x1, opcode= 0x04
0x2358: mov_imm:
	regs[20] = 0x4, opcode= 0x02
0x235e: mov_imm:
	regs[21] = 0x5, opcode= 0x02
0x2364: mov_regs:
	regs[2] = regs[1], opcode= 0x0b
0x2368: jmp_imm:
	pc += 0x1, opcode= 0x04
0x236d: mov_regs:
	regs[3] = regs[1], opcode= 0x0b
0x2370: shl_regs:
	regs[2] <<= regs[20], opcode= 0x06
0x2373: shr_regs:
	regs[3] >>= regs[21], opcode= 0x05
0x2376: mov_regs:
	regs[4] = regs[2], opcode= 0x0b
0x2379: xor_regs:
	regs[4] ^= regs[3], opcode= 0x08
0x237c: add_regs:
	regs[4] += regs[1], opcode= 0x09
0x237f: mov_imm:
	regs[5] = 0xa088215f, opcode= 0x02
0x2385: xor_regs:
	regs[4] ^= regs[5], opcode= 0x08
0x2388: add_regs:
	regs[0] += regs[4], opcode= 0x09
0x238b: mov_regs:
	regs[2] = regs[0], opcode= 0x0b
0x238e: mov_regs:
	regs[3] = regs[0], opcode= 0x0b
0x2391: shl_regs:
	regs[2] <<= regs[20], opcode= 0x06
0x2394: shr_regs:
	regs[3] >>= regs[21], opcode= 0x05
0x2398: jmp_imm:
	pc += 0x1, opcode= 0x04
0x239d: mov_regs:
	regs[4] = regs[2], opcode= 0x0b
0x23a0: xor_regs:
	regs[4] ^= regs[3], opcode= 0x08
0x23a4: jmp_imm:
	pc += 0x1, opcode= 0x04
0x23a9: add_regs:
	regs[4] += regs[0], opcode= 0x09
0x23ac: mov_imm:
	regs[5] = 0x12b44517, opcode= 0x02
0x23b2: xor_regs:
	regs[4] ^= regs[5], opcode= 0x08
0x23b5: add_regs:
	regs[1] += regs[4], opcode= 0x09
0x23b9: jmp_imm:
	pc += 0x1, opcode= 0x04
0x23be: mov_imm:
	regs[20] = 0x4, opcode= 0x02
0x23c4: mov_imm:
	regs[21] = 0x5, opcode= 0x02
0x23ca: mov_regs:
	regs[2] = regs[1], opcode= 0x0b
0x23cd: mov_regs:
	regs[3] = regs[1], opcode= 0x0b
0x23d0: shl_regs:
	regs[2] <<= regs[20], opcode= 0x06
0x23d4: jmp_imm:
	pc += 0x1, opcode= 0x04
0x23d9: shr_regs:
	regs[3] >>= regs[21], opcode= 0x05
0x23dd: jmp_imm:
	pc += 0x1, opcode= 0x04
0x23e2: mov_regs:
	regs[4] = regs[2], opcode= 0x0b
0x23e6: jmp_imm:
	pc += 0x1, opcode= 0x04
0x23eb: xor_regs:
	regs[4] ^= regs[3], opcode= 0x08
0x23ee: add_regs:
	regs[4] += regs[1], opcode= 0x09
0x23f1: mov_imm:
	regs[5] = 0xabbbaad9, opcode= 0x02
0x23f8: jmp_imm:
	pc += 0x1, opcode= 0x04
0x23fd: xor_regs:
	regs[4] ^= regs[5], opcode= 0x08
0x2400: add_regs:
	regs[0] += regs[4], opcode= 0x09
0x2403: mov_regs:
	regs[2] = regs[0], opcode= 0x0b
0x2406: mov_regs:
	regs[3] = regs[0], opcode= 0x0b
0x2409: shl_regs:
	regs[2] <<= regs[20], opcode= 0x06
0x240c: shr_regs:
	regs[3] >>= regs[21], opcode= 0x05
0x2410: jmp_imm:
	pc += 0x1, opcode= 0x04
0x2415: mov_regs:
	regs[4] = regs[2], opcode= 0x0b
0x2418: xor_regs:
	regs[4] ^= regs[3], opcode= 0x08
0x241c: jmp_imm:
	pc += 0x1, opcode= 0x04
0x2421: add_regs:
	regs[4] += regs[0], opcode= 0x09
0x2424: mov_imm:
	regs[5] = 0xfbe63028, opcode= 0x02
0x242a: xor_regs:
	regs[4] ^= regs[5], opcode= 0x08
0x242d: add_regs:
	regs[1] += regs[4], opcode= 0x09
0x2430: mov_imm:
	regs[20] = 0x4, opcode= 0x02
0x2437: jmp_imm:
	pc += 0x1, opcode= 0x04
0x243c: mov_imm:
	regs[21] = 0x5, opcode= 0x02
0x2443: jmp_imm:
	pc += 0x1, opcode= 0x04
0x2448: mov_regs:
	regs[2] = regs[1], opcode= 0x0b
0x244b: mov_regs:
	regs[3] = regs[1], opcode= 0x0b
0x244e: shl_regs:
	regs[2] <<= regs[20], opcode= 0x06
0x2451: shr_regs:
	regs[3] >>= regs[21], opcode= 0x05
0x2455: jmp_imm:
	pc += 0x1, opcode= 0x04
0x245a: mov_regs:
	regs[4] = regs[2], opcode= 0x0b
0x245e: jmp_imm:
	pc += 0x1, opcode= 0x04
0x2463: xor_regs:
	regs[4] ^= regs[3], opcode= 0x08
0x2466: add_regs:
	regs[4] += regs[1], opcode= 0x09
0x2469: mov_imm:
	regs[5] = 0x36462bab, opcode= 0x02
0x246f: xor_regs:
	regs[4] ^= regs[5], opcode= 0x08
0x2472: add_regs:
	regs[0] += regs[4], opcode= 0x09
0x2476: jmp_imm:
	pc += 0x1, opcode= 0x04
0x247b: mov_regs:
	regs[2] = regs[0], opcode= 0x0b
0x247e: mov_regs:
	regs[3] = regs[0], opcode= 0x0b
0x2481: shl_regs:
	regs[2] <<= regs[20], opcode= 0x06
0x2484: shr_regs:
	regs[3] >>= regs[21], opcode= 0x05
0x2487: mov_regs:
	regs[4] = regs[2], opcode= 0x0b
0x248b: jmp_imm:
	pc += 0x1, opcode= 0x04
0x2490: xor_regs:
	regs[4] ^= regs[3], opcode= 0x08
0x2493: add_regs:
	regs[4] += regs[0], opcode= 0x09
0x2496: mov_imm:
	regs[5] = 0x343fdd0, opcode= 0x02
0x249c: xor_regs:
	regs[4] ^= regs[5], opcode= 0x08
0x249f: add_regs:
	regs[1] += regs[4], opcode= 0x09
0x24a2: mov_imm:
	regs[20] = 0x4, opcode= 0x02
0x24a8: mov_imm:
	regs[21] = 0x5, opcode= 0x02
0x24ae: mov_regs:
	regs[2] = regs[1], opcode= 0x0b
0x24b1: mov_regs:
	regs[3] = regs[1], opcode= 0x0b
0x24b5: jmp_imm:
	pc += 0x1, opcode= 0x04
0x24ba: shl_regs:
	regs[2] <<= regs[20], opcode= 0x06
0x24bd: shr_regs:
	regs[3] >>= regs[21], opcode= 0x05
0x24c0: mov_regs:
	regs[4] = regs[2], opcode= 0x0b
0x24c3: xor_regs:
	regs[4] ^= regs[3], opcode= 0x08
0x24c6: add_regs:
	regs[4] += regs[1], opcode= 0x09
0x24c9: mov_imm:
	regs[5] = 0x86b6a256, opcode= 0x02
0x24cf: xor_regs:
	regs[4] ^= regs[5], opcode= 0x08
0x24d2: add_regs:
	regs[0] += regs[4], opcode= 0x09
0x24d6: jmp_imm:
	pc += 0x1, opcode= 0x04
0x24db: mov_regs:
	regs[2] = regs[0], opcode= 0x0b
0x24de: mov_regs:
	regs[3] = regs[0], opcode= 0x0b
0x24e1: shl_regs:
	regs[2] <<= regs[20], opcode= 0x06
0x24e4: shr_regs:
	regs[3] >>= regs[21], opcode= 0x05
0x24e7: mov_regs:
	regs[4] = regs[2], opcode= 0x0b
0x24eb: jmp_imm:
	pc += 0x1, opcode= 0x04
0x24f0: xor_regs:
	regs[4] ^= regs[3], opcode= 0x08
0x24f3: add_regs:
	regs[4] += regs[0], opcode= 0x09
0x24f7: jmp_imm:
	pc += 0x1, opcode= 0x04
0x24fc: mov_imm:
	regs[5] = 0xd37807ce, opcode= 0x02
0x2502: xor_regs:
	regs[4] ^= regs[5], opcode= 0x08
0x2505: add_regs:
	regs[1] += regs[4], opcode= 0x09
0x2508: mov_imm:
	regs[20] = 0x4, opcode= 0x02
0x250e: mov_imm:
	regs[21] = 0x5, opcode= 0x02
0x2514: mov_regs:
	regs[2] = regs[1], opcode= 0x0b
0x2517: mov_regs:
	regs[3] = regs[1], opcode= 0x0b
0x251a: shl_regs:
	regs[2] <<= regs[20], opcode= 0x06
0x251e: jmp_imm:
	pc += 0x1, opcode= 0x04
0x2523: shr_regs:
	regs[3] >>= regs[21], opcode= 0x05
0x2526: mov_regs:
	regs[4] = regs[2], opcode= 0x0b
0x2529: xor_regs:
	regs[4] ^= regs[3], opcode= 0x08
0x252c: add_regs:
	regs[4] += regs[1], opcode= 0x09
0x252f: mov_imm:
	regs[5] = 0x5918f2aa, opcode= 0x02
0x2536: jmp_imm:
	pc += 0x1, opcode= 0x04
0x253b: xor_regs:
	regs[4] ^= regs[5], opcode= 0x08
0x253f: jmp_imm:
	pc += 0x1, opcode= 0x04
0x2544: add_regs:
	regs[0] += regs[4], opcode= 0x09
0x2547: mov_regs:
	regs[2] = regs[0], opcode= 0x0b
0x254a: mov_regs:
	regs[3] = regs[0], opcode= 0x0b
0x254d: shl_regs:
	regs[2] <<= regs[20], opcode= 0x06
0x2551: jmp_imm:
	pc += 0x1, opcode= 0x04
0x2556: shr_regs:
	regs[3] >>= regs[21], opcode= 0x05
0x255a: jmp_imm:
	pc += 0x1, opcode= 0x04
0x255f: mov_regs:
	regs[4] = regs[2], opcode= 0x0b
0x2562: xor_regs:
	regs[4] ^= regs[3], opcode= 0x08
0x2565: add_regs:
	regs[4] += regs[0], opcode= 0x09
0x2568: mov_imm:
	regs[5] = 0xd2876a2c, opcode= 0x02
0x256e: xor_regs:
	regs[4] ^= regs[5], opcode= 0x08
0x2571: add_regs:
	regs[1] += regs[4], opcode= 0x09
0x2574: mov_imm:
	regs[20] = 0x4, opcode= 0x02
0x257a: mov_imm:
	regs[21] = 0x5, opcode= 0x02
0x2580: mov_regs:
	regs[2] = regs[1], opcode= 0x0b
0x2584: jmp_imm:
	pc += 0x1, opcode= 0x04
0x2589: mov_regs:
	regs[3] = regs[1], opcode= 0x0b
0x258d: jmp_imm:
	pc += 0x1, opcode= 0x04
0x2592: shl_regs:
	regs[2] <<= regs[20], opcode= 0x06
0x2596: jmp_imm:
	pc += 0x1, opcode= 0x04
0x259b: shr_regs:
	regs[3] >>= regs[21], opcode= 0x05
0x259e: mov_regs:
	regs[4] = regs[2], opcode= 0x0b
0x25a1: xor_regs:
	regs[4] ^= regs[3], opcode= 0x08
0x25a4: add_regs:
	regs[4] += regs[1], opcode= 0x09
0x25a7: mov_imm:
	regs[5] = 0x5aa87c10, opcode= 0x02
0x25ad: xor_regs:
	regs[4] ^= regs[5], opcode= 0x08
0x25b0: add_regs:
	regs[0] += regs[4], opcode= 0x09
0x25b4: jmp_imm:
	pc += 0x1, opcode= 0x04
0x25b9: mov_regs:
	regs[2] = regs[0], opcode= 0x0b
0x25bc: mov_regs:
	regs[3] = regs[0], opcode= 0x0b
0x25bf: shl_regs:
	regs[2] <<= regs[20], opcode= 0x06
0x25c3: jmp_imm:
	pc += 0x1, opcode= 0x04
0x25c8: shr_regs:
	regs[3] >>= regs[21], opcode= 0x05
0x25cc: jmp_imm:
	pc += 0x1, opcode= 0x04
0x25d1: mov_regs:
	regs[4] = regs[2], opcode= 0x0b
0x25d4: xor_regs:
	regs[4] ^= regs[3], opcode= 0x08
0x25d8: jmp_imm:
	pc += 0x1, opcode= 0x04
0x25dd: add_regs:
	regs[4] += regs[0], opcode= 0x09
0x25e0: mov_imm:
	regs[5] = 0x6ae66000, opcode= 0x02
0x25e7: jmp_imm:
	pc += 0x1, opcode= 0x04
0x25ec: xor_regs:
	regs[4] ^= regs[5], opcode= 0x08
0x25ef: add_regs:
	regs[1] += regs[4], opcode= 0x09
0x25f2: mov_imm:
	regs[20] = 0x4, opcode= 0x02
0x25f8: mov_imm:
	regs[21] = 0x5, opcode= 0x02
0x25fe: mov_regs:
	regs[2] = regs[1], opcode= 0x0b
0x2601: mov_regs:
	regs[3] = regs[1], opcode= 0x0b
0x2604: shl_regs:
	regs[2] <<= regs[20], opcode= 0x06
0x2607: shr_regs:
	regs[3] >>= regs[21], opcode= 0x05
0x260b: jmp_imm:
	pc += 0x1, opcode= 0x04
0x2610: mov_regs:
	regs[4] = regs[2], opcode= 0x0b
0x2613: xor_regs:
	regs[4] ^= regs[3], opcode= 0x08
0x2616: add_regs:
	regs[4] += regs[1], opcode= 0x09
0x2619: mov_imm:
	regs[5] = 0x89f86e24, opcode= 0x02
0x261f: xor_regs:
	regs[4] ^= regs[5], opcode= 0x08
0x2622: add_regs:
	regs[0] += regs[4], opcode= 0x09
0x2625: mov_regs:
	regs[2] = regs[0], opcode= 0x0b
0x2629: jmp_imm:
	pc += 0x1, opcode= 0x04
0x262e: mov_regs:
	regs[3] = regs[0], opcode= 0x0b
0x2631: shl_regs:
	regs[2] <<= regs[20], opcode= 0x06
0x2635: jmp_imm:
	pc += 0x1, opcode= 0x04
0x263a: shr_regs:
	regs[3] >>= regs[21], opcode= 0x05
0x263e: jmp_imm:
	pc += 0x1, opcode= 0x04
0x2643: mov_regs:
	regs[4] = regs[2], opcode= 0x0b
0x2646: xor_regs:
	regs[4] ^= regs[3], opcode= 0x08
0x2649: add_regs:
	regs[4] += regs[0], opcode= 0x09
0x264c: mov_imm:
	regs[5] = 0x30d5aa5, opcode= 0x02
0x2652: xor_regs:
	regs[4] ^= regs[5], opcode= 0x08
0x2655: add_regs:
	regs[1] += regs[4], opcode= 0x09
0x2659: jmp_imm:
	pc += 0x1, opcode= 0x04
0x265e: mov_imm:
	regs[20] = 0x4, opcode= 0x02
0x2664: mov_imm:
	regs[21] = 0x5, opcode= 0x02
0x266a: mov_regs:
	regs[2] = regs[1], opcode= 0x0b
0x266d: mov_regs:
	regs[3] = regs[1], opcode= 0x0b
0x2670: shl_regs:
	regs[2] <<= regs[20], opcode= 0x06
0x2673: shr_regs:
	regs[3] >>= regs[21], opcode= 0x05
0x2676: mov_regs:
	regs[4] = regs[2], opcode= 0x0b
0x2679: xor_regs:
	regs[4] ^= regs[3], opcode= 0x08
0x267d: jmp_imm:
	pc += 0x1, opcode= 0x04
0x2682: add_regs:
	regs[4] += regs[1], opcode= 0x09
0x2685: mov_imm:
	regs[5] = 0x6062bdeb, opcode= 0x02
0x268c: jmp_imm:
	pc += 0x1, opcode= 0x04
0x2691: xor_regs:
	regs[4] ^= regs[5], opcode= 0x08
0x2694: add_regs:
	regs[0] += regs[4], opcode= 0x09
0x2698: jmp_imm:
	pc += 0x1, opcode= 0x04
0x269d: mov_regs:
	regs[2] = regs[0], opcode= 0x0b
0x26a0: mov_regs:
	regs[3] = regs[0], opcode= 0x0b
0x26a4: jmp_imm:
	pc += 0x1, opcode= 0x04
0x26a9: shl_regs:
	regs[2] <<= regs[20], opcode= 0x06
0x26ac: shr_regs:
	regs[3] >>= regs[21], opcode= 0x05
0x26af: mov_regs:
	regs[4] = regs[2], opcode= 0x0b
0x26b2: xor_regs:
	regs[4] ^= regs[3], opcode= 0x08
0x26b5: add_regs:
	regs[4] += regs[0], opcode= 0x09
0x26b8: mov_imm:
	regs[5] = 0xa95bdc6b, opcode= 0x02
0x26be: xor_regs:
	regs[4] ^= regs[5], opcode= 0x08
0x26c1: add_regs:
	regs[1] += regs[4], opcode= 0x09
0x26c4: mov_imm:
	regs[20] = 0x4, opcode= 0x02
0x26ca: mov_imm:
	regs[21] = 0x5, opcode= 0x02
0x26d0: mov_regs:
	regs[2] = regs[1], opcode= 0x0b
0x26d3: mov_regs:
	regs[3] = regs[1], opcode= 0x0b
0x26d7: jmp_imm:
	pc += 0x1, opcode= 0x04
0x26dc: shl_regs:
	regs[2] <<= regs[20], opcode= 0x06
0x26df: shr_regs:
	regs[3] >>= regs[21], opcode= 0x05
0x26e2: mov_regs:
	regs[4] = regs[2], opcode= 0x0b
0x26e5: xor_regs:
	regs[4] ^= regs[3], opcode= 0x08
0x26e8: add_regs:
	regs[4] += regs[1], opcode= 0x09
0x26eb: mov_imm:
	regs[5] = 0x5ff612cd, opcode= 0x02
0x26f1: xor_regs:
	regs[4] ^= regs[5], opcode= 0x08
0x26f4: add_regs:
	regs[0] += regs[4], opcode= 0x09
0x26f8: jmp_imm:
	pc += 0x1, opcode= 0x04
0x26fd: mov_regs:
	regs[2] = regs[0], opcode= 0x0b
0x2700: mov_regs:
	regs[3] = regs[0], opcode= 0x0b
0x2703: shl_regs:
	regs[2] <<= regs[20], opcode= 0x06
0x2707: jmp_imm:
	pc += 0x1, opcode= 0x04
0x270c: shr_regs:
	regs[3] >>= regs[21], opcode= 0x05
0x270f: mov_regs:
	regs[4] = regs[2], opcode= 0x0b
0x2712: xor_regs:
	regs[4] ^= regs[3], opcode= 0x08
0x2715: add_regs:
	regs[4] += regs[0], opcode= 0x09
0x2719: jmp_imm:
	pc += 0x1, opcode= 0x04
0x271e: mov_imm:
	regs[5] = 0xe9e1e3f7, opcode= 0x02
0x2724: xor_regs:
	regs[4] ^= regs[5], opcode= 0x08
0x2727: add_regs:
	regs[1] += regs[4], opcode= 0x09
0x272b: jmp_imm:
	pc += 0x1, opcode= 0x04
0x2730: mov_imm:
	regs[20] = 0x4, opcode= 0x02
0x2736: mov_imm:
	regs[21] = 0x5, opcode= 0x02
0x273c: mov_regs:
	regs[2] = regs[1], opcode= 0x0b
0x273f: mov_regs:
	regs[3] = regs[1], opcode= 0x0b
0x2742: shl_regs:
	regs[2] <<= regs[20], opcode= 0x06
0x2745: shr_regs:
	regs[3] >>= regs[21], opcode= 0x05
0x2748: mov_regs:
	regs[4] = regs[2], opcode= 0x0b
0x274b: xor_regs:
	regs[4] ^= regs[3], opcode= 0x08
0x274e: add_regs:
	regs[4] += regs[1], opcode= 0x09
0x2751: mov_imm:
	regs[5] = 0xf0c737e9, opcode= 0x02
0x2758: jmp_imm:
	pc += 0x1, opcode= 0x04
0x275d: xor_regs:
	regs[4] ^= regs[5], opcode= 0x08
0x2761: jmp_imm:
	pc += 0x1, opcode= 0x04
0x2766: add_regs:
	regs[0] += regs[4], opcode= 0x09
0x2769: mov_regs:
	regs[2] = regs[0], opcode= 0x0b
0x276c: mov_regs:
	regs[3] = regs[0], opcode= 0x0b
0x2770: jmp_imm:
	pc += 0x1, opcode= 0x04
0x2775: shl_regs:
	regs[2] <<= regs[20], opcode= 0x06
0x2778: shr_regs:
	regs[3] >>= regs[21], opcode= 0x05
0x277b: mov_regs:
	regs[4] = regs[2], opcode= 0x0b
0x277e: xor_regs:
	regs[4] ^= regs[3], opcode= 0x08
0x2782: jmp_imm:
	pc += 0x1, opcode= 0x04
0x2787: add_regs:
	regs[4] += regs[0], opcode= 0x09
0x278a: mov_imm:
	regs[5] = 0x41827bb5, opcode= 0x02
0x2791: jmp_imm:
	pc += 0x1, opcode= 0x04
0x2796: xor_regs:
	regs[4] ^= regs[5], opcode= 0x08
0x2799: add_regs:
	regs[1] += regs[4], opcode= 0x09
0x279d: jmp_imm:
	pc += 0x1, opcode= 0x04
0x27a2: mov_imm:
	regs[20] = 0x4, opcode= 0x02
0x27a8: mov_imm:
	regs[21] = 0x5, opcode= 0x02
0x27ae: mov_regs:
	regs[2] = regs[1], opcode= 0x0b
0x27b2: jmp_imm:
	pc += 0x1, opcode= 0x04
0x27b7: mov_regs:
	regs[3] = regs[1], opcode= 0x0b
0x27ba: shl_regs:
	regs[2] <<= regs[20], opcode= 0x06
0x27bd: shr_regs:
	regs[3] >>= regs[21], opcode= 0x05
0x27c1: jmp_imm:
	pc += 0x1, opcode= 0x04
0x27c6: mov_regs:
	regs[4] = regs[2], opcode= 0x0b
0x27c9: xor_regs:
	regs[4] ^= regs[3], opcode= 0x08
0x27cc: add_regs:
	regs[4] += regs[1], opcode= 0x09
0x27cf: mov_imm:
	regs[5] = 0x1637974a, opcode= 0x02
0x27d5: xor_regs:
	regs[4] ^= regs[5], opcode= 0x08
0x27d9: jmp_imm:
	pc += 0x1, opcode= 0x04
0x27de: add_regs:
	regs[0] += regs[4], opcode= 0x09
0x27e1: mov_regs:
	regs[2] = regs[0], opcode= 0x0b
0x27e4: mov_regs:
	regs[3] = regs[0], opcode= 0x0b
0x27e7: shl_regs:
	regs[2] <<= regs[20], opcode= 0x06
0x27ea: shr_regs:
	regs[3] >>= regs[21], opcode= 0x05
0x27ee: jmp_imm:
	pc += 0x1, opcode= 0x04
0x27f3: mov_regs:
	regs[4] = regs[2], opcode= 0x0b
0x27f7: jmp_imm:
	pc += 0x1, opcode= 0x04
0x27fc: xor_regs:
	regs[4] ^= regs[3], opcode= 0x08
0x2800: jmp_imm:
	pc += 0x1, opcode= 0x04
0x2805: add_regs:
	regs[4] += regs[0], opcode= 0x09
0x2808: mov_imm:
	regs[5] = 0x4b6d7690, opcode= 0x02
0x280e: xor_regs:
	regs[4] ^= regs[5], opcode= 0x08
0x2812: jmp_imm:
	pc += 0x1, opcode= 0x04
0x2817: add_regs:
	regs[1] += regs[4], opcode= 0x09
0x281b: jmp_imm:
	pc += 0x1, opcode= 0x04
0x2820: mov_imm:
	regs[20] = 0x4, opcode= 0x02
0x2826: mov_imm:
	regs[21] = 0x5, opcode= 0x02
0x282d: jmp_imm:
	pc += 0x1, opcode= 0x04
0x2832: mov_regs:
	regs[2] = regs[1], opcode= 0x0b
0x2835: mov_regs:
	regs[3] = regs[1], opcode= 0x0b
0x2839: jmp_imm:
	pc += 0x1, opcode= 0x04
0x283e: shl_regs:
	regs[2] <<= regs[20], opcode= 0x06
0x2841: shr_regs:
	regs[3] >>= regs[21], opcode= 0x05
0x2844: mov_regs:
	regs[4] = regs[2], opcode= 0x0b
0x2847: xor_regs:
	regs[4] ^= regs[3], opcode= 0x08
0x284a: add_regs:
	regs[4] += regs[1], opcode= 0x09
0x284d: mov_imm:
	regs[5] = 0x8d47b56b, opcode= 0x02
0x2854: jmp_imm:
	pc += 0x1, opcode= 0x04
0x2859: xor_regs:
	regs[4] ^= regs[5], opcode= 0x08
0x285c: add_regs:
	regs[0] += regs[4], opcode= 0x09
0x285f: mov_regs:
	regs[2] = regs[0], opcode= 0x0b
0x2862: mov_regs:
	regs[3] = regs[0], opcode= 0x0b
0x2866: jmp_imm:
	pc += 0x1, opcode= 0x04
0x286b: shl_regs:
	regs[2] <<= regs[20], opcode= 0x06
0x286e: shr_regs:
	regs[3] >>= regs[21], opcode= 0x05
0x2872: jmp_imm:
	pc += 0x1, opcode= 0x04
0x2877: mov_regs:
	regs[4] = regs[2], opcode= 0x0b
0x287a: xor_regs:
	regs[4] ^= regs[3], opcode= 0x08
0x287d: add_regs:
	regs[4] += regs[0], opcode= 0x09
0x2880: mov_imm:
	regs[5] = 0x45a41765, opcode= 0x02
0x2886: xor_regs:
	regs[4] ^= regs[5], opcode= 0x08
0x2889: add_regs:
	regs[1] += regs[4], opcode= 0x09
0x288c: mov_imm:
	regs[20] = 0x4, opcode= 0x02
0x2892: mov_imm:
	regs[21] = 0x5, opcode= 0x02
0x2898: mov_regs:
	regs[2] = regs[1], opcode= 0x0b
0x289b: mov_regs:
	regs[3] = regs[1], opcode= 0x0b
0x289e: shl_regs:
	regs[2] <<= regs[20], opcode= 0x06
0x28a2: jmp_imm:
	pc += 0x1, opcode= 0x04
0x28a7: shr_regs:
	regs[3] >>= regs[21], opcode= 0x05
0x28aa: mov_regs:
	regs[4] = regs[2], opcode= 0x0b
0x28ad: xor_regs:
	regs[4] ^= regs[3], opcode= 0x08
0x28b1: jmp_imm:
	pc += 0x1, opcode= 0x04
0x28b6: add_regs:
	regs[4] += regs[1], opcode= 0x09
0x28b9: mov_imm:
	regs[5] = 0xd1c5309d, opcode= 0x02
0x28bf: xor_regs:
	regs[4] ^= regs[5], opcode= 0x08
0x28c2: add_regs:
	regs[0] += regs[4], opcode= 0x09
0x28c5: mov_regs:
	regs[2] = regs[0], opcode= 0x0b
0x28c9: jmp_imm:
	pc += 0x1, opcode= 0x04
0x28ce: mov_regs:
	regs[3] = regs[0], opcode= 0x0b
0x28d1: shl_regs:
	regs[2] <<= regs[20], opcode= 0x06
0x28d5: jmp_imm:
	pc += 0x1, opcode= 0x04
0x28da: shr_regs:
	regs[3] >>= regs[21], opcode= 0x05
0x28de: jmp_imm:
	pc += 0x1, opcode= 0x04
0x28e3: mov_regs:
	regs[4] = regs[2], opcode= 0x0b
0x28e6: xor_regs:
	regs[4] ^= regs[3], opcode= 0x08
0x28e9: add_regs:
	regs[4] += regs[0], opcode= 0x09
0x28ec: mov_imm:
	regs[5] = 0x2aae6f6e, opcode= 0x02
0x28f3: jmp_imm:
	pc += 0x1, opcode= 0x04
0x28f8: xor_regs:
	regs[4] ^= regs[5], opcode= 0x08
0x28fc: jmp_imm:
	pc += 0x1, opcode= 0x04
0x2901: add_regs:
	regs[1] += regs[4], opcode= 0x09
0x2905: jmp_imm:
	pc += 0x1, opcode= 0x04
0x290a: mov_imm:
	regs[20] = 0x4, opcode= 0x02
0x2910: mov_imm:
	regs[21] = 0x5, opcode= 0x02
0x2916: mov_regs:
	regs[2] = regs[1], opcode= 0x0b
0x2919: mov_regs:
	regs[3] = regs[1], opcode= 0x0b
0x291c: shl_regs:
	regs[2] <<= regs[20], opcode= 0x06
0x291f: shr_regs:
	regs[3] >>= regs[21], opcode= 0x05
0x2922: mov_regs:
	regs[4] = regs[2], opcode= 0x0b
0x2926: jmp_imm:
	pc += 0x1, opcode= 0x04
0x292b: xor_regs:
	regs[4] ^= regs[3], opcode= 0x08
0x292e: add_regs:
	regs[4] += regs[1], opcode= 0x09
0x2931: mov_imm:
	regs[5] = 0x64374f5, opcode= 0x02
0x2938: jmp_imm:
	pc += 0x1, opcode= 0x04
0x293d: xor_regs:
	regs[4] ^= regs[5], opcode= 0x08
0x2941: jmp_imm:
	pc += 0x1, opcode= 0x04
0x2946: add_regs:
	regs[0] += regs[4], opcode= 0x09
0x294a: jmp_imm:
	pc += 0x1, opcode= 0x04
0x294f: mov_regs:
	regs[2] = regs[0], opcode= 0x0b
0x2952: mov_regs:
	regs[3] = regs[0], opcode= 0x0b
0x2956: jmp_imm:
	pc += 0x1, opcode= 0x04
0x295b: shl_regs:
	regs[2] <<= regs[20], opcode= 0x06
0x295e: shr_regs:
	regs[3] >>= regs[21], opcode= 0x05
0x2961: mov_regs:
	regs[4] = regs[2], opcode= 0x0b
0x2964: xor_regs:
	regs[4] ^= regs[3], opcode= 0x08
0x2967: add_regs:
	regs[4] += regs[0], opcode= 0x09
0x296b: jmp_imm:
	pc += 0x1, opcode= 0x04
0x2970: mov_imm:
	regs[5] = 0x96e8639c, opcode= 0x02
0x2976: xor_regs:
	regs[4] ^= regs[5], opcode= 0x08
0x297a: jmp_imm:
	pc += 0x1, opcode= 0x04
0x297f: add_regs:
	regs[1] += regs[4], opcode= 0x09
0x2983: jmp_imm:
	pc += 0x1, opcode= 0x04
0x2988: mov_imm:
	regs[20] = 0x4, opcode= 0x02
0x298e: mov_imm:
	regs[21] = 0x5, opcode= 0x02
0x2994: mov_regs:
	regs[2] = regs[1], opcode= 0x0b
0x2997: mov_regs:
	regs[3] = regs[1], opcode= 0x0b
0x299a: shl_regs:
	regs[2] <<= regs[20], opcode= 0x06
0x299d: shr_regs:
	regs[3] >>= regs[21], opcode= 0x05
0x29a1: jmp_imm:
	pc += 0x1, opcode= 0x04
0x29a6: mov_regs:
	regs[4] = regs[2], opcode= 0x0b
0x29aa: jmp_imm:
	pc += 0x1, opcode= 0x04
0x29af: xor_regs:
	regs[4] ^= regs[3], opcode= 0x08
0x29b3: jmp_imm:
	pc += 0x1, opcode= 0x04
0x29b8: add_regs:
	regs[4] += regs[1], opcode= 0x09
0x29bb: mov_imm:
	regs[5] = 0x42459bbc, opcode= 0x02
0x29c1: xor_regs:
	regs[4] ^= regs[5], opcode= 0x08
0x29c4: add_regs:
	regs[0] += regs[4], opcode= 0x09
0x29c7: mov_regs:
	regs[2] = regs[0], opcode= 0x0b
0x29ca: mov_regs:
	regs[3] = regs[0], opcode= 0x0b
0x29cd: shl_regs:
	regs[2] <<= regs[20], opcode= 0x06
0x29d1: jmp_imm:
	pc += 0x1, opcode= 0x04
0x29d6: shr_regs:
	regs[3] >>= regs[21], opcode= 0x05
0x29d9: mov_regs:
	regs[4] = regs[2], opcode= 0x0b
0x29dd: jmp_imm:
	pc += 0x1, opcode= 0x04
0x29e2: xor_regs:
	regs[4] ^= regs[3], opcode= 0x08
0x29e5: add_regs:
	regs[4] += regs[0], opcode= 0x09
0x29e8: mov_imm:
	regs[5] = 0xdea046af, opcode= 0x02
0x29ee: xor_regs:
	regs[4] ^= regs[5], opcode= 0x08
0x29f2: jmp_imm:
	pc += 0x1, opcode= 0x04
0x29f7: add_regs:
	regs[1] += regs[4], opcode= 0x09
0x29fa: mov_imm:
	regs[20] = 0x4, opcode= 0x02
0x2a01: jmp_imm:
	pc += 0x1, opcode= 0x04
0x2a06: mov_imm:
	regs[21] = 0x5, opcode= 0x02
0x2a0d: jmp_imm:
	pc += 0x1, opcode= 0x04
0x2a12: mov_regs:
	regs[2] = regs[1], opcode= 0x0b
0x2a15: mov_regs:
	regs[3] = regs[1], opcode= 0x0b
0x2a18: shl_regs:
	regs[2] <<= regs[20], opcode= 0x06
0x2a1b: shr_regs:
	regs[3] >>= regs[21], opcode= 0x05
0x2a1f: jmp_imm:
	pc += 0x1, opcode= 0x04
0x2a24: mov_regs:
	regs[4] = regs[2], opcode= 0x0b
0x2a27: xor_regs:
	regs[4] ^= regs[3], opcode= 0x08
0x2a2a: add_regs:
	regs[4] += regs[1], opcode= 0x09
0x2a2d: mov_imm:
	regs[5] = 0x747a79c5, opcode= 0x02
0x2a33: xor_regs:
	regs[4] ^= regs[5], opcode= 0x08
0x2a36: add_regs:
	regs[0] += regs[4], opcode= 0x09
0x2a3a: jmp_imm:
	pc += 0x1, opcode= 0x04
0x2a3f: mov_regs:
	regs[2] = regs[0], opcode= 0x0b
0x2a42: mov_regs:
	regs[3] = regs[0], opcode= 0x0b
0x2a45: shl_regs:
	regs[2] <<= regs[20], opcode= 0x06
0x2a49: jmp_imm:
	pc += 0x1, opcode= 0x04
0x2a4e: shr_regs:
	regs[3] >>= regs[21], opcode= 0x05
0x2a52: jmp_imm:
	pc += 0x1, opcode= 0x04
0x2a57: mov_regs:
	regs[4] = regs[2], opcode= 0x0b
0x2a5a: xor_regs:
	regs[4] ^= regs[3], opcode= 0x08
0x2a5e: jmp_imm:
	pc += 0x1, opcode= 0x04
0x2a63: add_regs:
	regs[4] += regs[0], opcode= 0x09
0x2a66: mov_imm:
	regs[5] = 0x1fab4ad9, opcode= 0x02
0x2a6c: xor_regs:
	regs[4] ^= regs[5], opcode= 0x08
0x2a6f: add_regs:
	regs[1] += regs[4], opcode= 0x09
0x2a72: mov_imm:
	regs[20] = 0x4, opcode= 0x02
0x2a79: jmp_imm:
	pc += 0x1, opcode= 0x04
0x2a7e: mov_imm:
	regs[21] = 0x5, opcode= 0x02
0x2a84: mov_regs:
	regs[2] = regs[1], opcode= 0x0b
0x2a87: mov_regs:
	regs[3] = regs[1], opcode= 0x0b
0x2a8b: jmp_imm:
	pc += 0x1, opcode= 0x04
0x2a90: shl_regs:
	regs[2] <<= regs[20], opcode= 0x06
0x2a93: shr_regs:
	regs[3] >>= regs[21], opcode= 0x05
0x2a96: mov_regs:
	regs[4] = regs[2], opcode= 0x0b
0x2a99: xor_regs:
	regs[4] ^= regs[3], opcode= 0x08
0x2a9c: add_regs:
	regs[4] += regs[1], opcode= 0x09
0x2aa0: jmp_imm:
	pc += 0x1, opcode= 0x04
0x2aa5: mov_imm:
	regs[5] = 0xf0f0ee6f, opcode= 0x02
0x2aac: jmp_imm:
	pc += 0x1, opcode= 0x04
0x2ab1: xor_regs:
	regs[4] ^= regs[5], opcode= 0x08
0x2ab4: add_regs:
	regs[0] += regs[4], opcode= 0x09
0x2ab7: mov_regs:
	regs[2] = regs[0], opcode= 0x0b
0x2aba: mov_regs:
	regs[3] = regs[0], opcode= 0x0b
0x2abd: shl_regs:
	regs[2] <<= regs[20], opcode= 0x06
0x2ac1: jmp_imm:
	pc += 0x1, opcode= 0x04
0x2ac6: shr_regs:
	regs[3] >>= regs[21], opcode= 0x05
0x2ac9: mov_regs:
	regs[4] = regs[2], opcode= 0x0b
0x2acd: jmp_imm:
	pc += 0x1, opcode= 0x04
0x2ad2: xor_regs:
	regs[4] ^= regs[3], opcode= 0x08
0x2ad5: add_regs:
	regs[4] += regs[0], opcode= 0x09
0x2ad8: mov_imm:
	regs[5] = 0x99f9d0b0, opcode= 0x02
0x2adf: jmp_imm:
	pc += 0x1, opcode= 0x04
0x2ae4: xor_regs:
	regs[4] ^= regs[5], opcode= 0x08
0x2ae7: add_regs:
	regs[1] += regs[4], opcode= 0x09
0x2aea: mov_imm:
	regs[20] = 0x4, opcode= 0x02
0x2af1: jmp_imm:
	pc += 0x1, opcode= 0x04
0x2af6: mov_imm:
	regs[21] = 0x5, opcode= 0x02
0x2afd: jmp_imm:
	pc += 0x1, opcode= 0x04
0x2b02: mov_regs:
	regs[2] = regs[1], opcode= 0x0b
0x2b06: jmp_imm:
	pc += 0x1, opcode= 0x04
0x2b0b: mov_regs:
	regs[3] = regs[1], opcode= 0x0b
0x2b0e: shl_regs:
	regs[2] <<= regs[20], opcode= 0x06
0x2b11: shr_regs:
	regs[3] >>= regs[21], opcode= 0x05
0x2b14: mov_regs:
	regs[4] = regs[2], opcode= 0x0b
0x2b18: jmp_imm:
	pc += 0x1, opcode= 0x04
0x2b1d: xor_regs:
	regs[4] ^= regs[3], opcode= 0x08
0x2b20: add_regs:
	regs[4] += regs[1], opcode= 0x09
0x2b23: mov_imm:
	regs[5] = 0x2326f8b3, opcode= 0x02
0x2b29: xor_regs:
	regs[4] ^= regs[5], opcode= 0x08
0x2b2d: jmp_imm:
	pc += 0x1, opcode= 0x04
0x2b32: add_regs:
	regs[0] += regs[4], opcode= 0x09
0x2b35: mov_regs:
	regs[2] = regs[0], opcode= 0x0b
0x2b39: jmp_imm:
	pc += 0x1, opcode= 0x04
0x2b3e: mov_regs:
	regs[3] = regs[0], opcode= 0x0b
0x2b41: shl_regs:
	regs[2] <<= regs[20], opcode= 0x06
0x2b44: shr_regs:
	regs[3] >>= regs[21], opcode= 0x05
0x2b47: mov_regs:
	regs[4] = regs[2], opcode= 0x0b
0x2b4a: xor_regs:
	regs[4] ^= regs[3], opcode= 0x08
0x2b4e: jmp_imm:
	pc += 0x1, opcode= 0x04
0x2b53: add_regs:
	regs[4] += regs[0], opcode= 0x09
0x2b56: mov_imm:
	regs[5] = 0x193c86d2, opcode= 0x02
0x2b5d: jmp_imm:
	pc += 0x1, opcode= 0x04
0x2b62: xor_regs:
	regs[4] ^= regs[5], opcode= 0x08
0x2b65: add_regs:
	regs[1] += regs[4], opcode= 0x09
0x2b68: mov_imm:
	regs[20] = 0x4, opcode= 0x02
0x2b6f: jmp_imm:
	pc += 0x1, opcode= 0x04
0x2b74: mov_imm:
	regs[21] = 0x5, opcode= 0x02
0x2b7a: mov_regs:
	regs[2] = regs[1], opcode= 0x0b
0x2b7e: jmp_imm:
	pc += 0x1, opcode= 0x04
0x2b83: mov_regs:
	regs[3] = regs[1], opcode= 0x0b
0x2b87: jmp_imm:
	pc += 0x1, opcode= 0x04
0x2b8c: shl_regs:
	regs[2] <<= regs[20], opcode= 0x06
0x2b8f: shr_regs:
	regs[3] >>= regs[21], opcode= 0x05
0x2b93: jmp_imm:
	pc += 0x1, opcode= 0x04
0x2b98: mov_regs:
	regs[4] = regs[2], opcode= 0x0b
0x2b9b: xor_regs:
	regs[4] ^= regs[3], opcode= 0x08
0x2b9f: jmp_imm:
	pc += 0x1, opcode= 0x04
0x2ba4: add_regs:
	regs[4] += regs[1], opcode= 0x09
0x2ba7: mov_imm:
	regs[5] = 0x390b952, opcode= 0x02
0x2bad: xor_regs:
	regs[4] ^= regs[5], opcode= 0x08
0x2bb1: jmp_imm:
	pc += 0x1, opcode= 0x04
0x2bb6: add_regs:
	regs[0] += regs[4], opcode= 0x09
0x2bb9: mov_regs:
	regs[2] = regs[0], opcode= 0x0b
0x2bbc: mov_regs:
	regs[3] = regs[0], opcode= 0x0b
0x2bbf: shl_regs:
	regs[2] <<= regs[20], opcode= 0x06
0x2bc2: shr_regs:
	regs[3] >>= regs[21], opcode= 0x05
0x2bc5: mov_regs:
	regs[4] = regs[2], opcode= 0x0b
0x2bc8: xor_regs:
	regs[4] ^= regs[3], opcode= 0x08
0x2bcb: add_regs:
	regs[4] += regs[0], opcode= 0x09
0x2bce: mov_imm:
	regs[5] = 0x591f8d43, opcode= 0x02
0x2bd4: xor_regs:
	regs[4] ^= regs[5], opcode= 0x08
0x2bd7: add_regs:
	regs[1] += regs[4], opcode= 0x09
0x2bda: mov_imm:
	regs[20] = 0x4, opcode= 0x02
0x2be0: mov_imm:
	regs[21] = 0x5, opcode= 0x02
0x2be6: mov_regs:
	regs[2] = regs[1], opcode= 0x0b
0x2be9: mov_regs:
	regs[3] = regs[1], opcode= 0x0b
0x2bed: jmp_imm:
	pc += 0x1, opcode= 0x04
0x2bf2: shl_regs:
	regs[2] <<= regs[20], opcode= 0x06
0x2bf5: shr_regs:
	regs[3] >>= regs[21], opcode= 0x05
0x2bf8: mov_regs:
	regs[4] = regs[2], opcode= 0x0b
0x2bfb: xor_regs:
	regs[4] ^= regs[3], opcode= 0x08
0x2bff: jmp_imm:
	pc += 0x1, opcode= 0x04
0x2c04: add_regs:
	regs[4] += regs[1], opcode= 0x09
0x2c07: mov_imm:
	regs[5] = 0x7c724583, opcode= 0x02
0x2c0d: xor_regs:
	regs[4] ^= regs[5], opcode= 0x08
0x2c10: add_regs:
	regs[0] += regs[4], opcode= 0x09
0x2c13: mov_regs:
	regs[2] = regs[0], opcode= 0x0b
0x2c16: mov_regs:
	regs[3] = regs[0], opcode= 0x0b
0x2c19: shl_regs:
	regs[2] <<= regs[20], opcode= 0x06
0x2c1c: shr_regs:
	regs[3] >>= regs[21], opcode= 0x05
0x2c20: jmp_imm:
	pc += 0x1, opcode= 0x04
0x2c25: mov_regs:
	regs[4] = regs[2], opcode= 0x0b
0x2c28: xor_regs:
	regs[4] ^= regs[3], opcode= 0x08
0x2c2b: add_regs:
	regs[4] += regs[0], opcode= 0x09
0x2c2f: jmp_imm:
	pc += 0x1, opcode= 0x04
0x2c34: mov_imm:
	regs[5] = 0x8f3e5b8c, opcode= 0x02
0x2c3a: xor_regs:
	regs[4] ^= regs[5], opcode= 0x08
0x2c3d: add_regs:
	regs[1] += regs[4], opcode= 0x09
0x2c40: mov_imm:
	regs[20] = 0x4, opcode= 0x02
0x2c47: jmp_imm:
	pc += 0x1, opcode= 0x04
0x2c4c: mov_imm:
	regs[21] = 0x5, opcode= 0x02
0x2c53: jmp_imm:
	pc += 0x1, opcode= 0x04
0x2c58: mov_regs:
	regs[2] = regs[1], opcode= 0x0b
0x2c5b: mov_regs:
	regs[3] = regs[1], opcode= 0x0b
0x2c5e: shl_regs:
	regs[2] <<= regs[20], opcode= 0x06
0x2c61: shr_regs:
	regs[3] >>= regs[21], opcode= 0x05
0x2c64: mov_regs:
	regs[4] = regs[2], opcode= 0x0b
0x2c67: xor_regs:
	regs[4] ^= regs[3], opcode= 0x08
0x2c6a: add_regs:
	regs[4] += regs[1], opcode= 0x09
0x2c6d: mov_imm:
	regs[5] = 0xe7d0f174, opcode= 0x02
0x2c73: xor_regs:
	regs[4] ^= regs[5], opcode= 0x08
0x2c77: jmp_imm:
	pc += 0x1, opcode= 0x04
0x2c7c: add_regs:
	regs[0] += regs[4], opcode= 0x09
0x2c80: jmp_imm:
	pc += 0x1, opcode= 0x04
0x2c85: mov_regs:
	regs[2] = regs[0], opcode= 0x0b
0x2c89: jmp_imm:
	pc += 0x1, opcode= 0x04
0x2c8e: mov_regs:
	regs[3] = regs[0], opcode= 0x0b
0x2c92: jmp_imm:
	pc += 0x1, opcode= 0x04
0x2c97: shl_regs:
	regs[2] <<= regs[20], opcode= 0x06
0x2c9a: shr_regs:
	regs[3] >>= regs[21], opcode= 0x05
0x2c9e: jmp_imm:
	pc += 0x1, opcode= 0x04
0x2ca3: mov_regs:
	regs[4] = regs[2], opcode= 0x0b
0x2ca6: xor_regs:
	regs[4] ^= regs[3], opcode= 0x08
0x2ca9: add_regs:
	regs[4] += regs[0], opcode= 0x09
0x2cad: jmp_imm:
	pc += 0x1, opcode= 0x04
0x2cb2: mov_imm:
	regs[5] = 0x255876fd, opcode= 0x02
0x2cb9: jmp_imm:
	pc += 0x1, opcode= 0x04
0x2cbe: xor_regs:
	regs[4] ^= regs[5], opcode= 0x08
0x2cc1: add_regs:
	regs[1] += regs[4], opcode= 0x09
0x2cc5: jmp_imm:
	pc += 0x1, opcode= 0x04
0x2cca: mov_imm:
	regs[20] = 0x4, opcode= 0x02
0x2cd0: mov_imm:
	regs[21] = 0x5, opcode= 0x02
0x2cd6: mov_regs:
	regs[2] = regs[1], opcode= 0x0b
0x2cd9: mov_regs:
	regs[3] = regs[1], opcode= 0x0b
0x2cdc: shl_regs:
	regs[2] <<= regs[20], opcode= 0x06
0x2cdf: shr_regs:
	regs[3] >>= regs[21], opcode= 0x05
0x2ce2: mov_regs:
	regs[4] = regs[2], opcode= 0x0b
0x2ce6: jmp_imm:
	pc += 0x1, opcode= 0x04
0x2ceb: xor_regs:
	regs[4] ^= regs[3], opcode= 0x08
0x2cef: jmp_imm:
	pc += 0x1, opcode= 0x04
0x2cf4: add_regs:
	regs[4] += regs[1], opcode= 0x09
0x2cf7: mov_imm:
	regs[5] = 0xf3cded85, opcode= 0x02
0x2cfd: xor_regs:
	regs[4] ^= regs[5], opcode= 0x08
0x2d01: jmp_imm:
	pc += 0x1, opcode= 0x04
0x2d06: add_regs:
	regs[0] += regs[4], opcode= 0x09
0x2d09: mov_regs:
	regs[2] = regs[0], opcode= 0x0b
0x2d0c: mov_regs:
	regs[3] = regs[0], opcode= 0x0b
0x2d10: jmp_imm:
	pc += 0x1, opcode= 0x04
0x2d15: shl_regs:
	regs[2] <<= regs[20], opcode= 0x06
0x2d18: shr_regs:
	regs[3] >>= regs[21], opcode= 0x05
0x2d1b: mov_regs:
	regs[4] = regs[2], opcode= 0x0b
0x2d1e: xor_regs:
	regs[4] ^= regs[3], opcode= 0x08
0x2d21: add_regs:
	regs[4] += regs[0], opcode= 0x09
0x2d25: jmp_imm:
	pc += 0x1, opcode= 0x04
0x2d2a: mov_imm:
	regs[5] = 0x937a5d83, opcode= 0x02
0x2d30: xor_regs:
	regs[4] ^= regs[5], opcode= 0x08
0x2d33: add_regs:
	regs[1] += regs[4], opcode= 0x09
0x2d36: mov_imm:
	regs[20] = 0x4, opcode= 0x02
0x2d3c: mov_imm:
	regs[21] = 0x5, opcode= 0x02
0x2d42: mov_regs:
	regs[2] = regs[1], opcode= 0x0b
0x2d46: jmp_imm:
	pc += 0x1, opcode= 0x04
0x2d4b: mov_regs:
	regs[3] = regs[1], opcode= 0x0b
0x2d4e: shl_regs:
	regs[2] <<= regs[20], opcode= 0x06
0x2d52: jmp_imm:
	pc += 0x1, opcode= 0x04
0x2d57: shr_regs:
	regs[3] >>= regs[21], opcode= 0x05
0x2d5a: mov_regs:
	regs[4] = regs[2], opcode= 0x0b
0x2d5d: xor_regs:
	regs[4] ^= regs[3], opcode= 0x08
0x2d60: add_regs:
	regs[4] += regs[1], opcode= 0x09
0x2d63: mov_imm:
	regs[5] = 0x5192f67, opcode= 0x02
0x2d6a: jmp_imm:
	pc += 0x1, opcode= 0x04
0x2d6f: xor_regs:
	regs[4] ^= regs[5], opcode= 0x08
0x2d73: jmp_imm:
	pc += 0x1, opcode= 0x04
0x2d78: add_regs:
	regs[0] += regs[4], opcode= 0x09
0x2d7b: mov_regs:
	regs[2] = regs[0], opcode= 0x0b
0x2d7e: mov_regs:
	regs[3] = regs[0], opcode= 0x0b
0x2d81: shl_regs:
	regs[2] <<= regs[20], opcode= 0x06
0x2d84: shr_regs:
	regs[3] >>= regs[21], opcode= 0x05
0x2d88: jmp_imm:
	pc += 0x1, opcode= 0x04
0x2d8d: mov_regs:
	regs[4] = regs[2], opcode= 0x0b
0x2d91: jmp_imm:
	pc += 0x1, opcode= 0x04
0x2d96: xor_regs:
	regs[4] ^= regs[3], opcode= 0x08
0x2d99: add_regs:
	regs[4] += regs[0], opcode= 0x09
0x2d9d: jmp_imm:
	pc += 0x1, opcode= 0x04
0x2da2: mov_imm:
	regs[5] = 0x233da427, opcode= 0x02
0x2da8: xor_regs:
	regs[4] ^= regs[5], opcode= 0x08
0x2dab: add_regs:
	regs[1] += regs[4], opcode= 0x09
0x2daf: jmp_imm:
	pc += 0x1, opcode= 0x04
0x2db4: mov_imm:
	regs[20] = 0x4, opcode= 0x02
0x2dba: mov_imm:
	regs[21] = 0x5, opcode= 0x02
0x2dc0: mov_regs:
	regs[2] = regs[1], opcode= 0x0b
0x2dc3: mov_regs:
	regs[3] = regs[1], opcode= 0x0b
0x2dc6: shl_regs:
	regs[2] <<= regs[20], opcode= 0x06
0x2dca: jmp_imm:
	pc += 0x1, opcode= 0x04
0x2dcf: shr_regs:
	regs[3] >>= regs[21], opcode= 0x05
0x2dd2: mov_regs:
	regs[4] = regs[2], opcode= 0x0b
0x2dd6: jmp_imm:
	pc += 0x1, opcode= 0x04
0x2ddb: xor_regs:
	regs[4] ^= regs[3], opcode= 0x08
0x2dde: add_regs:
	regs[4] += regs[1], opcode= 0x09
0x2de1: mov_imm:
	regs[5] = 0xf6b61b8f, opcode= 0x02
0x2de7: xor_regs:
	regs[4] ^= regs[5], opcode= 0x08
0x2dea: add_regs:
	regs[0] += regs[4], opcode= 0x09
0x2ded: mov_regs:
	regs[2] = regs[0], opcode= 0x0b
0x2df0: mov_regs:
	regs[3] = regs[0], opcode= 0x0b
0x2df3: shl_regs:
	regs[2] <<= regs[20], opcode= 0x06
0x2df6: shr_regs:
	regs[3] >>= regs[21], opcode= 0x05
0x2df9: mov_regs:
	regs[4] = regs[2], opcode= 0x0b
0x2dfd: jmp_imm:
	pc += 0x1, opcode= 0x04
0x2e02: xor_regs:
	regs[4] ^= regs[3], opcode= 0x08
0x2e05: add_regs:
	regs[4] += regs[0], opcode= 0x09
0x2e08: mov_imm:
	regs[5] = 0xd834231b, opcode= 0x02
0x2e0e: xor_regs:
	regs[4] ^= regs[5], opcode= 0x08
0x2e11: add_regs:
	regs[1] += regs[4], opcode= 0x09
0x2e14: mov_imm:
	regs[20] = 0x4, opcode= 0x02
0x2e1b: jmp_imm:
	pc += 0x1, opcode= 0x04
0x2e20: mov_imm:
	regs[21] = 0x5, opcode= 0x02
0x2e26: mov_regs:
	regs[2] = regs[1], opcode= 0x0b
0x2e29: mov_regs:
	regs[3] = regs[1], opcode= 0x0b
0x2e2c: shl_regs:
	regs[2] <<= regs[20], opcode= 0x06
0x2e30: jmp_imm:
	pc += 0x1, opcode= 0x04
0x2e35: shr_regs:
	regs[3] >>= regs[21], opcode= 0x05
0x2e39: jmp_imm:
	pc += 0x1, opcode= 0x04
0x2e3e: mov_regs:
	regs[4] = regs[2], opcode= 0x0b
0x2e41: xor_regs:
	regs[4] ^= regs[3], opcode= 0x08
0x2e45: jmp_imm:
	pc += 0x1, opcode= 0x04
0x2e4a: add_regs:
	regs[4] += regs[1], opcode= 0x09
0x2e4d: mov_imm:
	regs[5] = 0x255f9032, opcode= 0x02
0x2e53: xor_regs:
	regs[4] ^= regs[5], opcode= 0x08
0x2e57: jmp_imm:
	pc += 0x1, opcode= 0x04
0x2e5c: add_regs:
	regs[0] += regs[4], opcode= 0x09
0x2e60: jmp_imm:
	pc += 0x1, opcode= 0x04
0x2e65: mov_regs:
	regs[2] = regs[0], opcode= 0x0b
0x2e68: mov_regs:
	regs[3] = regs[0], opcode= 0x0b
0x2e6b: shl_regs:
	regs[2] <<= regs[20], opcode= 0x06
0x2e6f: jmp_imm:
	pc += 0x1, opcode= 0x04
0x2e74: shr_regs:
	regs[3] >>= regs[21], opcode= 0x05
0x2e77: mov_regs:
	regs[4] = regs[2], opcode= 0x0b
0x2e7a: xor_regs:
	regs[4] ^= regs[3], opcode= 0x08
0x2e7e: jmp_imm:
	pc += 0x1, opcode= 0x04
0x2e83: add_regs:
	regs[4] += regs[0], opcode= 0x09
0x2e87: jmp_imm:
	pc += 0x1, opcode= 0x04
0x2e8c: mov_imm:
	regs[5] = 0x2f9caedd, opcode= 0x02
0x2e92: xor_regs:
	regs[4] ^= regs[5], opcode= 0x08
0x2e96: jmp_imm:
	pc += 0x1, opcode= 0x04
0x2e9b: add_regs:
	regs[1] += regs[4], opcode= 0x09
0x2e9e: mov_imm:
	regs[20] = 0x4, opcode= 0x02
0x2ea4: mov_imm:
	regs[21] = 0x5, opcode= 0x02
0x2eaa: mov_regs:
	regs[2] = regs[1], opcode= 0x0b
0x2ead: mov_regs:
	regs[3] = regs[1], opcode= 0x0b
0x2eb1: jmp_imm:
	pc += 0x1, opcode= 0x04
0x2eb6: shl_regs:
	regs[2] <<= regs[20], opcode= 0x06
0x2eb9: shr_regs:
	regs[3] >>= regs[21], opcode= 0x05
0x2ebc: mov_regs:
	regs[4] = regs[2], opcode= 0x0b
0x2ebf: xor_regs:
	regs[4] ^= regs[3], opcode= 0x08
0x2ec2: add_regs:
	regs[4] += regs[1], opcode= 0x09
0x2ec5: mov_imm:
	regs[5] = 0xbcf9c0f8, opcode= 0x02
0x2ecb: xor_regs:
	regs[4] ^= regs[5], opcode= 0x08
0x2ece: add_regs:
	regs[0] += regs[4], opcode= 0x09
0x2ed1: mov_regs:
	regs[2] = regs[0], opcode= 0x0b
0x2ed4: mov_regs:
	regs[3] = regs[0], opcode= 0x0b
0x2ed7: shl_regs:
	regs[2] <<= regs[20], opcode= 0x06
0x2eda: shr_regs:
	regs[3] >>= regs[21], opcode= 0x05
0x2edd: mov_regs:
	regs[4] = regs[2], opcode= 0x0b
0x2ee0: xor_regs:
	regs[4] ^= regs[3], opcode= 0x08
0x2ee3: add_regs:
	regs[4] += regs[0], opcode= 0x09
0x2ee6: mov_imm:
	regs[5] = 0x13574626, opcode= 0x02
0x2eed: jmp_imm:
	pc += 0x1, opcode= 0x04
0x2ef2: xor_regs:
	regs[4] ^= regs[5], opcode= 0x08
0x2ef5: add_regs:
	regs[1] += regs[4], opcode= 0x09
0x2ef8: mov_imm:
	regs[20] = 0x4, opcode= 0x02
0x2efe: mov_imm:
	regs[21] = 0x5, opcode= 0x02
0x2f04: mov_regs:
	regs[2] = regs[1], opcode= 0x0b
0x2f08: jmp_imm:
	pc += 0x1, opcode= 0x04
0x2f0d: mov_regs:
	regs[3] = regs[1], opcode= 0x0b
0x2f10: shl_regs:
	regs[2] <<= regs[20], opcode= 0x06
0x2f14: jmp_imm:
	pc += 0x1, opcode= 0x04
0x2f19: shr_regs:
	regs[3] >>= regs[21], opcode= 0x05
0x2f1c: mov_regs:
	regs[4] = regs[2], opcode= 0x0b
0x2f1f: xor_regs:
	regs[4] ^= regs[3], opcode= 0x08
0x2f23: jmp_imm:
	pc += 0x1, opcode= 0x04
0x2f28: add_regs:
	regs[4] += regs[1], opcode= 0x09
0x2f2b: mov_imm:
	regs[5] = 0x25e87207, opcode= 0x02
0x2f31: xor_regs:
	regs[4] ^= regs[5], opcode= 0x08
0x2f34: add_regs:
	regs[0] += regs[4], opcode= 0x09
0x2f37: mov_regs:
	regs[2] = regs[0], opcode= 0x0b
0x2f3b: jmp_imm:
	pc += 0x1, opcode= 0x04
0x2f40: mov_regs:
	regs[3] = regs[0], opcode= 0x0b
0x2f43: shl_regs:
	regs[2] <<= regs[20], opcode= 0x06
0x2f46: shr_regs:
	regs[3] >>= regs[21], opcode= 0x05
0x2f49: mov_regs:
	regs[4] = regs[2], opcode= 0x0b
0x2f4c: xor_regs:
	regs[4] ^= regs[3], opcode= 0x08
0x2f4f: add_regs:
	regs[4] += regs[0], opcode= 0x09
0x2f52: mov_imm:
	regs[5] = 0x97421583, opcode= 0x02
0x2f58: xor_regs:
	regs[4] ^= regs[5], opcode= 0x08
0x2f5b: add_regs:
	regs[1] += regs[4], opcode= 0x09
0x2f5f: jmp_imm:
	pc += 0x1, opcode= 0x04
0x2f64: mov_imm:
	regs[20] = 0x4, opcode= 0x02
0x2f6a: mov_imm:
	regs[21] = 0x5, opcode= 0x02
0x2f70: mov_regs:
	regs[2] = regs[1], opcode= 0x0b
0x2f73: mov_regs:
	regs[3] = regs[1], opcode= 0x0b
0x2f76: shl_regs:
	regs[2] <<= regs[20], opcode= 0x06
0x2f79: shr_regs:
	regs[3] >>= regs[21], opcode= 0x05
0x2f7c: mov_regs:
	regs[4] = regs[2], opcode= 0x0b
0x2f7f: xor_regs:
	regs[4] ^= regs[3], opcode= 0x08
0x2f83: jmp_imm:
	pc += 0x1, opcode= 0x04
0x2f88: add_regs:
	regs[4] += regs[1], opcode= 0x09
0x2f8c: jmp_imm:
	pc += 0x1, opcode= 0x04
0x2f91: mov_imm:
	regs[5] = 0x7977fa78, opcode= 0x02
0x2f97: xor_regs:
	regs[4] ^= regs[5], opcode= 0x08
0x2f9a: add_regs:
	regs[0] += regs[4], opcode= 0x09
0x2f9d: mov_regs:
	regs[2] = regs[0], opcode= 0x0b
0x2fa0: mov_regs:
	regs[3] = regs[0], opcode= 0x0b
0x2fa3: shl_regs:
	regs[2] <<= regs[20], opcode= 0x06
0x2fa7: jmp_imm:
	pc += 0x1, opcode= 0x04
0x2fac: shr_regs:
	regs[3] >>= regs[21], opcode= 0x05
0x2faf: mov_regs:
	regs[4] = regs[2], opcode= 0x0b
0x2fb2: xor_regs:
	regs[4] ^= regs[3], opcode= 0x08
0x2fb5: add_regs:
	regs[4] += regs[0], opcode= 0x09
0x2fb9: jmp_imm:
	pc += 0x1, opcode= 0x04
0x2fbe: mov_imm:
	regs[5] = 0x8c421870, opcode= 0x02
0x2fc5: jmp_imm:
	pc += 0x1, opcode= 0x04
0x2fca: xor_regs:
	regs[4] ^= regs[5], opcode= 0x08
0x2fcd: add_regs:
	regs[1] += regs[4], opcode= 0x09
0x2fd0: mov_imm:
	regs[20] = 0x4, opcode= 0x02
0x2fd6: mov_imm:
	regs[21] = 0x5, opcode= 0x02
0x2fdc: mov_regs:
	regs[2] = regs[1], opcode= 0x0b
0x2fe0: jmp_imm:
	pc += 0x1, opcode= 0x04
0x2fe5: mov_regs:
	regs[3] = regs[1], opcode= 0x0b
0x2fe8: shl_regs:
	regs[2] <<= regs[20], opcode= 0x06
0x2fec: jmp_imm:
	pc += 0x1, opcode= 0x04
0x2ff1: shr_regs:
	regs[3] >>= regs[21], opcode= 0x05
0x2ff4: mov_regs:
	regs[4] = regs[2], opcode= 0x0b
0x2ff7: xor_regs:
	regs[4] ^= regs[3], opcode= 0x08
0x2ffa: add_regs:
	regs[4] += regs[1], opcode= 0x09
0x2ffd: mov_imm:
	regs[5] = 0xba2b40b9, opcode= 0x02
0x3003: xor_regs:
	regs[4] ^= regs[5], opcode= 0x08
0x3006: add_regs:
	regs[0] += regs[4], opcode= 0x09
0x300a: jmp_imm:
	pc += 0x1, opcode= 0x04
0x300f: mov_regs:
	regs[2] = regs[0], opcode= 0x0b
0x3012: mov_regs:
	regs[3] = regs[0], opcode= 0x0b
0x3015: shl_regs:
	regs[2] <<= regs[20], opcode= 0x06
0x3018: shr_regs:
	regs[3] >>= regs[21], opcode= 0x05
0x301b: mov_regs:
	regs[4] = regs[2], opcode= 0x0b
0x301f: jmp_imm:
	pc += 0x1, opcode= 0x04
0x3024: xor_regs:
	regs[4] ^= regs[3], opcode= 0x08
0x3027: add_regs:
	regs[4] += regs[0], opcode= 0x09
0x302b: jmp_imm:
	pc += 0x1, opcode= 0x04
0x3030: mov_imm:
	regs[5] = 0xe9668220, opcode= 0x02
0x3036: xor_regs:
	regs[4] ^= regs[5], opcode= 0x08
0x3039: add_regs:
	regs[1] += regs[4], opcode= 0x09
0x303c: mov_imm:
	regs[20] = 0x4, opcode= 0x02
0x3042: mov_imm:
	regs[21] = 0x5, opcode= 0x02
0x3049: jmp_imm:
	pc += 0x1, opcode= 0x04
0x304e: mov_regs:
	regs[2] = regs[1], opcode= 0x0b
0x3051: mov_regs:
	regs[3] = regs[1], opcode= 0x0b
0x3054: shl_regs:
	regs[2] <<= regs[20], opcode= 0x06
0x3057: shr_regs:
	regs[3] >>= regs[21], opcode= 0x05
0x305a: mov_regs:
	regs[4] = regs[2], opcode= 0x0b
0x305d: xor_regs:
	regs[4] ^= regs[3], opcode= 0x08
0x3061: jmp_imm:
	pc += 0x1, opcode= 0x04
0x3066: add_regs:
	regs[4] += regs[1], opcode= 0x09
0x3069: mov_imm:
	regs[5] = 0x7aeac0eb, opcode= 0x02
0x306f: xor_regs:
	regs[4] ^= regs[5], opcode= 0x08
0x3072: add_regs:
	regs[0] += regs[4], opcode= 0x09
0x3075: mov_regs:
	regs[2] = regs[0], opcode= 0x0b
0x3078: mov_regs:
	regs[3] = regs[0], opcode= 0x0b
0x307b: shl_regs:
	regs[2] <<= regs[20], opcode= 0x06
0x307f: jmp_imm:
	pc += 0x1, opcode= 0x04
0x3084: shr_regs:
	regs[3] >>= regs[21], opcode= 0x05
0x3088: jmp_imm:
	pc += 0x1, opcode= 0x04
0x308d: mov_regs:
	regs[4] = regs[2], opcode= 0x0b
0x3091: jmp_imm:
	pc += 0x1, opcode= 0x04
0x3096: xor_regs:
	regs[4] ^= regs[3], opcode= 0x08
0x309a: jmp_imm:
	pc += 0x1, opcode= 0x04
0x309f: add_regs:
	regs[4] += regs[0], opcode= 0x09
0x30a2: mov_imm:
	regs[5] = 0x839045af, opcode= 0x02
0x30a8: xor_regs:
	regs[4] ^= regs[5], opcode= 0x08
0x30ab: add_regs:
	regs[1] += regs[4], opcode= 0x09
0x30ae: mov_imm:
	regs[20] = 0x4, opcode= 0x02
0x30b4: mov_imm:
	regs[21] = 0x5, opcode= 0x02
0x30ba: mov_regs:
	regs[2] = regs[1], opcode= 0x0b
0x30bd: mov_regs:
	regs[3] = regs[1], opcode= 0x0b
0x30c1: jmp_imm:
	pc += 0x1, opcode= 0x04
0x30c6: shl_regs:
	regs[2] <<= regs[20], opcode= 0x06
0x30c9: shr_regs:
	regs[3] >>= regs[21], opcode= 0x05
0x30cc: mov_regs:
	regs[4] = regs[2], opcode= 0x0b
0x30cf: xor_regs:
	regs[4] ^= regs[3], opcode= 0x08
0x30d2: add_regs:
	regs[4] += regs[1], opcode= 0x09
0x30d5: mov_imm:
	regs[5] = 0x3337f45, opcode= 0x02
0x30db: xor_regs:
	regs[4] ^= regs[5], opcode= 0x08
0x30de: add_regs:
	regs[0] += regs[4], opcode= 0x09
0x30e1: mov_regs:
	regs[2] = regs[0], opcode= 0x0b
0x30e4: mov_regs:
	regs[3] = regs[0], opcode= 0x0b
0x30e7: shl_regs:
	regs[2] <<= regs[20], opcode= 0x06
0x30ea: shr_regs:
	regs[3] >>= regs[21], opcode= 0x05
0x30ed: mov_regs:
	regs[4] = regs[2], opcode= 0x0b
0x30f1: jmp_imm:
	pc += 0x1, opcode= 0x04
0x30f6: xor_regs:
	regs[4] ^= regs[3], opcode= 0x08
0x30f9: add_regs:
	regs[4] += regs[0], opcode= 0x09
0x30fc: mov_imm:
	regs[5] = 0x1e11835b, opcode= 0x02
0x3102: xor_regs:
	regs[4] ^= regs[5], opcode= 0x08
0x3106: jmp_imm:
	pc += 0x1, opcode= 0x04
0x310b: add_regs:
	regs[1] += regs[4], opcode= 0x09
0x310e: mov_imm:
	regs[20] = 0x4, opcode= 0x02
0x3115: jmp_imm:
	pc += 0x1, opcode= 0x04
0x311a: mov_imm:
	regs[21] = 0x5, opcode= 0x02
0x3121: jmp_imm:
	pc += 0x1, opcode= 0x04
0x3126: mov_regs:
	regs[2] = regs[1], opcode= 0x0b
0x312a: jmp_imm:
	pc += 0x1, opcode= 0x04
0x312f: mov_regs:
	regs[3] = regs[1], opcode= 0x0b
0x3132: shl_regs:
	regs[2] <<= regs[20], opcode= 0x06
0x3135: shr_regs:
	regs[3] >>= regs[21], opcode= 0x05
0x3138: mov_regs:
	regs[4] = regs[2], opcode= 0x0b
0x313b: xor_regs:
	regs[4] ^= regs[3], opcode= 0x08
0x313e: add_regs:
	regs[4] += regs[1], opcode= 0x09
0x3142: jmp_imm:
	pc += 0x1, opcode= 0x04
0x3147: mov_imm:
	regs[5] = 0x63be2c3a, opcode= 0x02
0x314d: xor_regs:
	regs[4] ^= regs[5], opcode= 0x08
0x3150: add_regs:
	regs[0] += regs[4], opcode= 0x09
0x3153: mov_regs:
	regs[2] = regs[0], opcode= 0x0b
0x3156: mov_regs:
	regs[3] = regs[0], opcode= 0x0b
0x3159: shl_regs:
	regs[2] <<= regs[20], opcode= 0x06
0x315c: shr_regs:
	regs[3] >>= regs[21], opcode= 0x05
0x315f: mov_regs:
	regs[4] = regs[2], opcode= 0x0b
0x3162: xor_regs:
	regs[4] ^= regs[3], opcode= 0x08
0x3166: jmp_imm:
	pc += 0x1, opcode= 0x04
0x316b: add_regs:
	regs[4] += regs[0], opcode= 0x09
0x316e: mov_imm:
	regs[5] = 0x7f2f1e77, opcode= 0x02
0x3174: xor_regs:
	regs[4] ^= regs[5], opcode= 0x08
0x3177: add_regs:
	regs[1] += regs[4], opcode= 0x09
0x317a: mov_imm:
	regs[20] = 0x4, opcode= 0x02
0x3180: mov_imm:
	regs[21] = 0x5, opcode= 0x02
0x3186: mov_regs:
	regs[2] = regs[1], opcode= 0x0b
0x3189: mov_regs:
	regs[3] = regs[1], opcode= 0x0b
0x318c: shl_regs:
	regs[2] <<= regs[20], opcode= 0x06
0x3190: jmp_imm:
	pc += 0x1, opcode= 0x04
0x3195: shr_regs:
	regs[3] >>= regs[21], opcode= 0x05
0x3199: jmp_imm:
	pc += 0x1, opcode= 0x04
0x319e: mov_regs:
	regs[4] = regs[2], opcode= 0x0b
0x31a1: xor_regs:
	regs[4] ^= regs[3], opcode= 0x08
0x31a5: jmp_imm:
	pc += 0x1, opcode= 0x04
0x31aa: add_regs:
	regs[4] += regs[1], opcode= 0x09
0x31ae: jmp_imm:
	pc += 0x1, opcode= 0x04
0x31b3: mov_imm:
	regs[5] = 0x7dac7720, opcode= 0x02
0x31ba: jmp_imm:
	pc += 0x1, opcode= 0x04
0x31bf: xor_regs:
	regs[4] ^= regs[5], opcode= 0x08
0x31c3: jmp_imm:
	pc += 0x1, opcode= 0x04
0x31c8: add_regs:
	regs[0] += regs[4], opcode= 0x09
0x31cb: mov_regs:
	regs[2] = regs[0], opcode= 0x0b
0x31ce: mov_regs:
	regs[3] = regs[0], opcode= 0x0b
0x31d1: shl_regs:
	regs[2] <<= regs[20], opcode= 0x06
0x31d5: jmp_imm:
	pc += 0x1, opcode= 0x04
0x31da: shr_regs:
	regs[3] >>= regs[21], opcode= 0x05
0x31dd: mov_regs:
	regs[4] = regs[2], opcode= 0x0b
0x31e0: xor_regs:
	regs[4] ^= regs[3], opcode= 0x08
0x31e4: jmp_imm:
	pc += 0x1, opcode= 0x04
0x31e9: add_regs:
	regs[4] += regs[0], opcode= 0x09
0x31ec: mov_imm:
	regs[5] = 0x3f610627, opcode= 0x02
0x31f3: jmp_imm:
	pc += 0x1, opcode= 0x04
0x31f8: xor_regs:
	regs[4] ^= regs[5], opcode= 0x08
0x31fb: add_regs:
	regs[1] += regs[4], opcode= 0x09
0x31fe: mov_imm:
	regs[20] = 0x4, opcode= 0x02
0x3204: mov_imm:
	regs[21] = 0x5, opcode= 0x02
0x320a: mov_regs:
	regs[2] = regs[1], opcode= 0x0b
0x320e: jmp_imm:
	pc += 0x1, opcode= 0x04
0x3213: mov_regs:
	regs[3] = regs[1], opcode= 0x0b
0x3216: shl_regs:
	regs[2] <<= regs[20], opcode= 0x06
0x3219: shr_regs:
	regs[3] >>= regs[21], opcode= 0x05
0x321d: jmp_imm:
	pc += 0x1, opcode= 0x04
0x3222: mov_regs:
	regs[4] = regs[2], opcode= 0x0b
0x3225: xor_regs:
	regs[4] ^= regs[3], opcode= 0x08
0x3229: jmp_imm:
	pc += 0x1, opcode= 0x04
0x322e: add_regs:
	regs[4] += regs[1], opcode= 0x09
0x3231: mov_imm:
	regs[5] = 0xa1fddedb, opcode= 0x02
0x3237: xor_regs:
	regs[4] ^= regs[5], opcode= 0x08
0x323b: jmp_imm:
	pc += 0x1, opcode= 0x04
0x3240: add_regs:
	regs[0] += regs[4], opcode= 0x09
0x3244: jmp_imm:
	pc += 0x1, opcode= 0x04
0x3249: mov_regs:
	regs[2] = regs[0], opcode= 0x0b
0x324c: mov_regs:
	regs[3] = regs[0], opcode= 0x0b
0x324f: shl_regs:
	regs[2] <<= regs[20], opcode= 0x06
0x3252: shr_regs:
	regs[3] >>= regs[21], opcode= 0x05
0x3255: mov_regs:
	regs[4] = regs[2], opcode= 0x0b
0x3258: xor_regs:
	regs[4] ^= regs[3], opcode= 0x08
0x325b: add_regs:
	regs[4] += regs[0], opcode= 0x09
0x325e: mov_imm:
	regs[5] = 0xa9a33de, opcode= 0x02
0x3264: xor_regs:
	regs[4] ^= regs[5], opcode= 0x08
0x3267: add_regs:
	regs[1] += regs[4], opcode= 0x09
0x326a: mov_imm:
	regs[20] = 0x4, opcode= 0x02
0x3270: mov_imm:
	regs[21] = 0x5, opcode= 0x02
0x3276: mov_regs:
	regs[2] = regs[1], opcode= 0x0b
0x3279: mov_regs:
	regs[3] = regs[1], opcode= 0x0b
0x327c: shl_regs:
	regs[2] <<= regs[20], opcode= 0x06
0x3280: jmp_imm:
	pc += 0x1, opcode= 0x04
0x3285: shr_regs:
	regs[3] >>= regs[21], opcode= 0x05
0x3288: mov_regs:
	regs[4] = regs[2], opcode= 0x0b
0x328c: jmp_imm:
	pc += 0x1, opcode= 0x04
0x3291: xor_regs:
	regs[4] ^= regs[3], opcode= 0x08
0x3294: add_regs:
	regs[4] += regs[1], opcode= 0x09
0x3298: jmp_imm:
	pc += 0x1, opcode= 0x04
0x329d: mov_imm:
	regs[5] = 0x10434404, opcode= 0x02
0x32a3: xor_regs:
	regs[4] ^= regs[5], opcode= 0x08
0x32a6: add_regs:
	regs[0] += regs[4], opcode= 0x09
0x32a9: mov_regs:
	regs[2] = regs[0], opcode= 0x0b
0x32ac: mov_regs:
	regs[3] = regs[0], opcode= 0x0b
0x32af: shl_regs:
	regs[2] <<= regs[20], opcode= 0x06
0x32b2: shr_regs:
	regs[3] >>= regs[21], opcode= 0x05
0x32b5: mov_regs:
	regs[4] = regs[2], opcode= 0x0b
0x32b9: jmp_imm:
	pc += 0x1, opcode= 0x04
0x32be: xor_regs:
	regs[4] ^= regs[3], opcode= 0x08
0x32c1: add_regs:
	regs[4] += regs[0], opcode= 0x09
0x32c5: jmp_imm:
	pc += 0x1, opcode= 0x04
0x32ca: mov_imm:
	regs[5] = 0xaebd730, opcode= 0x02
0x32d0: xor_regs:
	regs[4] ^= regs[5], opcode= 0x08
0x32d3: add_regs:
	regs[1] += regs[4], opcode= 0x09
0x32d6: mov_imm:
	regs[20] = 0x4, opcode= 0x02
0x32dc: mov_imm:
	regs[21] = 0x5, opcode= 0x02
0x32e2: mov_regs:
	regs[2] = regs[1], opcode= 0x0b
0x32e5: mov_regs:
	regs[3] = regs[1], opcode= 0x0b
0x32e8: shl_regs:
	regs[2] <<= regs[20], opcode= 0x06
0x32eb: shr_regs:
	regs[3] >>= regs[21], opcode= 0x05
0x32ee: mov_regs:
	regs[4] = regs[2], opcode= 0x0b
0x32f1: xor_regs:
	regs[4] ^= regs[3], opcode= 0x08
0x32f4: add_regs:
	regs[4] += regs[1], opcode= 0x09
0x32f8: jmp_imm:
	pc += 0x1, opcode= 0x04
0x32fd: mov_imm:
	regs[5] = 0xf6520ae2, opcode= 0x02
0x3304: jmp_imm:
	pc += 0x1, opcode= 0x04
0x3309: xor_regs:
	regs[4] ^= regs[5], opcode= 0x08
0x330c: add_regs:
	regs[0] += regs[4], opcode= 0x09
0x3310: jmp_imm:
	pc += 0x1, opcode= 0x04
0x3315: mov_regs:
	regs[2] = regs[0], opcode= 0x0b
0x3318: mov_regs:
	regs[3] = regs[0], opcode= 0x0b
0x331b: shl_regs:
	regs[2] <<= regs[20], opcode= 0x06
0x331e: shr_regs:
	regs[3] >>= regs[21], opcode= 0x05
0x3321: mov_regs:
	regs[4] = regs[2], opcode= 0x0b
0x3324: xor_regs:
	regs[4] ^= regs[3], opcode= 0x08
0x3328: jmp_imm:
	pc += 0x1, opcode= 0x04
0x332d: add_regs:
	regs[4] += regs[0], opcode= 0x09
0x3330: mov_imm:
	regs[5] = 0x6604019e, opcode= 0x02
0x3336: xor_regs:
	regs[4] ^= regs[5], opcode= 0x08
0x3339: add_regs:
	regs[1] += regs[4], opcode= 0x09
0x333c: mov_imm:
	regs[20] = 0x4, opcode= 0x02
0x3343: jmp_imm:
	pc += 0x1, opcode= 0x04
0x3348: mov_imm:
	regs[21] = 0x5, opcode= 0x02
0x334e: mov_regs:
	regs[2] = regs[1], opcode= 0x0b
0x3352: jmp_imm:
	pc += 0x1, opcode= 0x04
0x3357: mov_regs:
	regs[3] = regs[1], opcode= 0x0b
0x335a: shl_regs:
	regs[2] <<= regs[20], opcode= 0x06
0x335d: shr_regs:
	regs[3] >>= regs[21], opcode= 0x05
0x3360: mov_regs:
	regs[4] = regs[2], opcode= 0x0b
0x3364: jmp_imm:
	pc += 0x1, opcode= 0x04
0x3369: xor_regs:
	regs[4] ^= regs[3], opcode= 0x08
0x336c: add_regs:
	regs[4] += regs[1], opcode= 0x09
0x3370: jmp_imm:
	pc += 0x1, opcode= 0x04
0x3375: mov_imm:
	regs[5] = 0x177eea14, opcode= 0x02
0x337b: xor_regs:
	regs[4] ^= regs[5], opcode= 0x08
0x337e: add_regs:
	regs[0] += regs[4], opcode= 0x09
0x3381: mov_regs:
	regs[2] = regs[0], opcode= 0x0b
0x3384: mov_regs:
	regs[3] = regs[0], opcode= 0x0b
0x3387: shl_regs:
	regs[2] <<= regs[20], opcode= 0x06
0x338a: shr_regs:
	regs[3] >>= regs[21], opcode= 0x05
0x338e: jmp_imm:
	pc += 0x1, opcode= 0x04
0x3393: mov_regs:
	regs[4] = regs[2], opcode= 0x0b
0x3396: xor_regs:
	regs[4] ^= regs[3], opcode= 0x08
0x3399: add_regs:
	regs[4] += regs[0], opcode= 0x09
0x339d: jmp_imm:
	pc += 0x1, opcode= 0x04
0x33a2: mov_imm:
	regs[5] = 0xe69a3a00, opcode= 0x02
0x33a9: jmp_imm:
	pc += 0x1, opcode= 0x04
0x33ae: xor_regs:
	regs[4] ^= regs[5], opcode= 0x08
0x33b1: add_regs:
	regs[1] += regs[4], opcode= 0x09
0x33b5: jmp_imm:
	pc += 0x1, opcode= 0x04
0x33ba: mov_imm:
	regs[20] = 0x4, opcode= 0x02
0x33c0: mov_imm:
	regs[21] = 0x5, opcode= 0x02
0x33c6: mov_regs:
	regs[2] = regs[1], opcode= 0x0b
0x33c9: mov_regs:
	regs[3] = regs[1], opcode= 0x0b
0x33cc: shl_regs:
	regs[2] <<= regs[20], opcode= 0x06
0x33cf: shr_regs:
	regs[3] >>= regs[21], opcode= 0x05
0x33d2: mov_regs:
	regs[4] = regs[2], opcode= 0x0b
0x33d6: jmp_imm:
	pc += 0x1, opcode= 0x04
0x33db: xor_regs:
	regs[4] ^= regs[3], opcode= 0x08
0x33de: add_regs:
	regs[4] += regs[1], opcode= 0x09
0x33e1: mov_imm:
	regs[5] = 0x2be31f4f, opcode= 0x02
0x33e8: jmp_imm:
	pc += 0x1, opcode= 0x04
0x33ed: xor_regs:
	regs[4] ^= regs[5], opcode= 0x08
0x33f0: add_regs:
	regs[0] += regs[4], opcode= 0x09
0x33f3: mov_regs:
	regs[2] = regs[0], opcode= 0x0b
0x33f6: mov_regs:
	regs[3] = regs[0], opcode= 0x0b
0x33f9: shl_regs:
	regs[2] <<= regs[20], opcode= 0x06
0x33fc: shr_regs:
	regs[3] >>= regs[21], opcode= 0x05
0x3400: jmp_imm:
	pc += 0x1, opcode= 0x04
0x3405: mov_regs:
	regs[4] = regs[2], opcode= 0x0b
0x3408: xor_regs:
	regs[4] ^= regs[3], opcode= 0x08
0x340b: add_regs:
	regs[4] += regs[0], opcode= 0x09
0x340f: jmp_imm:
	pc += 0x1, opcode= 0x04
0x3414: mov_imm:
	regs[5] = 0x23618b, opcode= 0x02
0x341a: xor_regs:
	regs[4] ^= regs[5], opcode= 0x08
0x341d: add_regs:
	regs[1] += regs[4], opcode= 0x09
0x3420: mov_imm:
	regs[20] = 0x4, opcode= 0x02
0x3426: mov_imm:
	regs[21] = 0x5, opcode= 0x02
0x342c: mov_regs:
	regs[2] = regs[1], opcode= 0x0b
0x342f: mov_regs:
	regs[3] = regs[1], opcode= 0x0b
0x3432: shl_regs:
	regs[2] <<= regs[20], opcode= 0x06
0x3435: shr_regs:
	regs[3] >>= regs[21], opcode= 0x05
0x3438: mov_regs:
	regs[4] = regs[2], opcode= 0x0b
0x343c: jmp_imm:
	pc += 0x1, opcode= 0x04
0x3441: xor_regs:
	regs[4] ^= regs[3], opcode= 0x08
0x3445: jmp_imm:
	pc += 0x1, opcode= 0x04
0x344a: add_regs:
	regs[4] += regs[1], opcode= 0x09
0x344d: mov_imm:
	regs[5] = 0x927e67fc, opcode= 0x02
0x3453: xor_regs:
	regs[4] ^= regs[5], opcode= 0x08
0x3456: add_regs:
	regs[0] += regs[4], opcode= 0x09
0x3459: mov_regs:
	regs[2] = regs[0], opcode= 0x0b
0x345c: mov_regs:
	regs[3] = regs[0], opcode= 0x0b
0x345f: shl_regs:
	regs[2] <<= regs[20], opcode= 0x06
0x3462: shr_regs:
	regs[3] >>= regs[21], opcode= 0x05
0x3466: jmp_imm:
	pc += 0x1, opcode= 0x04
0x346b: mov_regs:
	regs[4] = regs[2], opcode= 0x0b
0x346e: xor_regs:
	regs[4] ^= regs[3], opcode= 0x08
0x3471: add_regs:
	regs[4] += regs[0], opcode= 0x09
0x3474: mov_imm:
	regs[5] = 0x6c9667e, opcode= 0x02
0x347a: xor_regs:
	regs[4] ^= regs[5], opcode= 0x08
0x347d: add_regs:
	regs[1] += regs[4], opcode= 0x09
0x3480: mov_imm:
	regs[20] = 0x4, opcode= 0x02
0x3487: jmp_imm:
	pc += 0x1, opcode= 0x04
0x348c: mov_imm:
	regs[21] = 0x5, opcode= 0x02
0x3493: jmp_imm:
	pc += 0x1, opcode= 0x04
0x3498: mov_regs:
	regs[2] = regs[1], opcode= 0x0b
0x349c: jmp_imm:
	pc += 0x1, opcode= 0x04
0x34a1: mov_regs:
	regs[3] = regs[1], opcode= 0x0b
0x34a5: jmp_imm:
	pc += 0x1, opcode= 0x04
0x34aa: shl_regs:
	regs[2] <<= regs[20], opcode= 0x06
0x34ad: shr_regs:
	regs[3] >>= regs[21], opcode= 0x05
0x34b0: mov_regs:
	regs[4] = regs[2], opcode= 0x0b
0x34b3: xor_regs:
	regs[4] ^= regs[3], opcode= 0x08
0x34b7: jmp_imm:
	pc += 0x1, opcode= 0x04
0x34bc: add_regs:
	regs[4] += regs[1], opcode= 0x09
0x34bf: mov_imm:
	regs[5] = 0xae34857a, opcode= 0x02
0x34c5: xor_regs:
	regs[4] ^= regs[5], opcode= 0x08
0x34c8: add_regs:
	regs[0] += regs[4], opcode= 0x09
0x34cb: mov_regs:
	regs[2] = regs[0], opcode= 0x0b
0x34cf: jmp_imm:
	pc += 0x1, opcode= 0x04
0x34d4: mov_regs:
	regs[3] = regs[0], opcode= 0x0b
0x34d7: shl_regs:
	regs[2] <<= regs[20], opcode= 0x06
0x34da: shr_regs:
	regs[3] >>= regs[21], opcode= 0x05
0x34dd: mov_regs:
	regs[4] = regs[2], opcode= 0x0b
0x34e0: xor_regs:
	regs[4] ^= regs[3], opcode= 0x08
0x34e4: jmp_imm:
	pc += 0x1, opcode= 0x04
0x34e9: add_regs:
	regs[4] += regs[0], opcode= 0x09
0x34ed: jmp_imm:
	pc += 0x1, opcode= 0x04
0x34f2: mov_imm:
	regs[5] = 0xeace907c, opcode= 0x02
0x34f8: xor_regs:
	regs[4] ^= regs[5], opcode= 0x08
0x34fb: add_regs:
	regs[1] += regs[4], opcode= 0x09
0x34fe: mov_imm:
	regs[20] = 0x4, opcode= 0x02
0x3504: mov_imm:
	regs[21] = 0x5, opcode= 0x02
0x350a: mov_regs:
	regs[2] = regs[1], opcode= 0x0b
0x350e: jmp_imm:
	pc += 0x1, opcode= 0x04
0x3513: mov_regs:
	regs[3] = regs[1], opcode= 0x0b
0x3516: shl_regs:
	regs[2] <<= regs[20], opcode= 0x06
0x3519: shr_regs:
	regs[3] >>= regs[21], opcode= 0x05
0x351d: jmp_imm:
	pc += 0x1, opcode= 0x04
0x3522: mov_regs:
	regs[4] = regs[2], opcode= 0x0b
0x3525: xor_regs:
	regs[4] ^= regs[3], opcode= 0x08
0x3528: add_regs:
	regs[4] += regs[1], opcode= 0x09
0x352b: mov_imm:
	regs[5] = 0x487f0520, opcode= 0x02
0x3531: xor_regs:
	regs[4] ^= regs[5], opcode= 0x08
0x3535: jmp_imm:
	pc += 0x1, opcode= 0x04
0x353a: add_regs:
	regs[0] += regs[4], opcode= 0x09
0x353d: mov_regs:
	regs[2] = regs[0], opcode= 0x0b
0x3540: mov_regs:
	regs[3] = regs[0], opcode= 0x0b
0x3543: shl_regs:
	regs[2] <<= regs[20], opcode= 0x06
0x3546: shr_regs:
	regs[3] >>= regs[21], opcode= 0x05
0x354a: jmp_imm:
	pc += 0x1, opcode= 0x04
0x354f: mov_regs:
	regs[4] = regs[2], opcode= 0x0b
0x3552: xor_regs:
	regs[4] ^= regs[3], opcode= 0x08
0x3555: add_regs:
	regs[4] += regs[0], opcode= 0x09
0x3558: mov_imm:
	regs[5] = 0xb66db36d, opcode= 0x02
0x355f: jmp_imm:
	pc += 0x1, opcode= 0x04
0x3564: xor_regs:
	regs[4] ^= regs[5], opcode= 0x08
0x3567: add_regs:
	regs[1] += regs[4], opcode= 0x09
0x356a: mov_imm:
	regs[20] = 0x4, opcode= 0x02
0x3571: jmp_imm:
	pc += 0x1, opcode= 0x04
0x3576: mov_imm:
	regs[21] = 0x5, opcode= 0x02
0x357c: mov_regs:
	regs[2] = regs[1], opcode= 0x0b
0x357f: mov_regs:
	regs[3] = regs[1], opcode= 0x0b
0x3582: shl_regs:
	regs[2] <<= regs[20], opcode= 0x06
0x3585: shr_regs:
	regs[3] >>= regs[21], opcode= 0x05
0x3589: jmp_imm:
	pc += 0x1, opcode= 0x04
0x358e: mov_regs:
	regs[4] = regs[2], opcode= 0x0b
0x3591: xor_regs:
	regs[4] ^= regs[3], opcode= 0x08
0x3595: jmp_imm:
	pc += 0x1, opcode= 0x04
0x359a: add_regs:
	regs[4] += regs[1], opcode= 0x09
0x359d: mov_imm:
	regs[5] = 0xd99f3dd3, opcode= 0x02
0x35a3: xor_regs:
	regs[4] ^= regs[5], opcode= 0x08
0x35a6: add_regs:
	regs[0] += regs[4], opcode= 0x09
0x35a9: mov_regs:
	regs[2] = regs[0], opcode= 0x0b
0x35ad: jmp_imm:
	pc += 0x1, opcode= 0x04
0x35b2: mov_regs:
	regs[3] = regs[0], opcode= 0x0b
0x35b5: shl_regs:
	regs[2] <<= regs[20], opcode= 0x06
0x35b8: shr_regs:
	regs[3] >>= regs[21], opcode= 0x05
0x35bb: mov_regs:
	regs[4] = regs[2], opcode= 0x0b
0x35bf: jmp_imm:
	pc += 0x1, opcode= 0x04
0x35c4: xor_regs:
	regs[4] ^= regs[3], opcode= 0x08
0x35c8: jmp_imm:
	pc += 0x1, opcode= 0x04
0x35cd: add_regs:
	regs[4] += regs[0], opcode= 0x09
0x35d0: mov_imm:
	regs[5] = 0x819f269e, opcode= 0x02
0x35d6: xor_regs:
	regs[4] ^= regs[5], opcode= 0x08
0x35da: jmp_imm:
	pc += 0x1, opcode= 0x04
0x35df: add_regs:
	regs[1] += regs[4], opcode= 0x09
0x35e2: mov_imm:
	regs[20] = 0x4, opcode= 0x02
0x35e8: mov_imm:
	regs[21] = 0x5, opcode= 0x02
0x35ee: mov_regs:
	regs[2] = regs[1], opcode= 0x0b
0x35f2: jmp_imm:
	pc += 0x1, opcode= 0x04
0x35f7: mov_regs:
	regs[3] = regs[1], opcode= 0x0b
0x35fa: shl_regs:
	regs[2] <<= regs[20], opcode= 0x06
0x35fd: shr_regs:
	regs[3] >>= regs[21], opcode= 0x05
0x3600: mov_regs:
	regs[4] = regs[2], opcode= 0x0b
0x3604: jmp_imm:
	pc += 0x1, opcode= 0x04
0x3609: xor_regs:
	regs[4] ^= regs[3], opcode= 0x08
0x360c: add_regs:
	regs[4] += regs[1], opcode= 0x09
0x360f: mov_imm:
	regs[5] = 0x608d9b0e, opcode= 0x02
0x3615: xor_regs:
	regs[4] ^= regs[5], opcode= 0x08
0x3618: add_regs:
	regs[0] += regs[4], opcode= 0x09
0x361c: jmp_imm:
	pc += 0x1, opcode= 0x04
0x3621: mov_regs:
	regs[2] = regs[0], opcode= 0x0b
0x3624: mov_regs:
	regs[3] = regs[0], opcode= 0x0b
0x3627: shl_regs:
	regs[2] <<= regs[20], opcode= 0x06
0x362a: shr_regs:
	regs[3] >>= regs[21], opcode= 0x05
0x362d: mov_regs:
	regs[4] = regs[2], opcode= 0x0b
0x3630: xor_regs:
	regs[4] ^= regs[3], opcode= 0x08
0x3634: jmp_imm:
	pc += 0x1, opcode= 0x04
0x3639: add_regs:
	regs[4] += regs[0], opcode= 0x09
0x363d: jmp_imm:
	pc += 0x1, opcode= 0x04
0x3642: mov_imm:
	regs[5] = 0xe5793a0e, opcode= 0x02
0x3648: xor_regs:
	regs[4] ^= regs[5], opcode= 0x08
0x364b: add_regs:
	regs[1] += regs[4], opcode= 0x09
0x364e: mov_imm:
	regs[20] = 0x4, opcode= 0x02
0x3654: mov_imm:
	regs[21] = 0x5, opcode= 0x02
0x365b: jmp_imm:
	pc += 0x1, opcode= 0x04
0x3660: mov_regs:
	regs[2] = regs[1], opcode= 0x0b
0x3663: mov_regs:
	regs[3] = regs[1], opcode= 0x0b
0x3666: shl_regs:
	regs[2] <<= regs[20], opcode= 0x06
0x3669: shr_regs:
	regs[3] >>= regs[21], opcode= 0x05
0x366c: mov_regs:
	regs[4] = regs[2], opcode= 0x0b
0x366f: xor_regs:
	regs[4] ^= regs[3], opcode= 0x08
0x3672: add_regs:
	regs[4] += regs[1], opcode= 0x09
0x3675: mov_imm:
	regs[5] = 0x67b482df, opcode= 0x02
0x367b: xor_regs:
	regs[4] ^= regs[5], opcode= 0x08
0x367e: add_regs:
	regs[0] += regs[4], opcode= 0x09
0x3681: mov_regs:
	regs[2] = regs[0], opcode= 0x0b
0x3684: mov_regs:
	regs[3] = regs[0], opcode= 0x0b
0x3688: jmp_imm:
	pc += 0x1, opcode= 0x04
0x368d: shl_regs:
	regs[2] <<= regs[20], opcode= 0x06
0x3691: jmp_imm:
	pc += 0x1, opcode= 0x04
0x3696: shr_regs:
	regs[3] >>= regs[21], opcode= 0x05
0x3699: mov_regs:
	regs[4] = regs[2], opcode= 0x0b
0x369c: xor_regs:
	regs[4] ^= regs[3], opcode= 0x08
0x369f: add_regs:
	regs[4] += regs[0], opcode= 0x09
0x36a3: jmp_imm:
	pc += 0x1, opcode= 0x04
0x36a8: mov_imm:
	regs[5] = 0xc60cea61, opcode= 0x02
0x36ae: xor_regs:
	regs[4] ^= regs[5], opcode= 0x08
0x36b1: add_regs:
	regs[1] += regs[4], opcode= 0x09
0x36b5: jmp_imm:
	pc += 0x1, opcode= 0x04
0x36ba: mov_imm:
	regs[20] = 0x4, opcode= 0x02
0x36c0: mov_imm:
	regs[21] = 0x5, opcode= 0x02
0x36c7: jmp_imm:
	pc += 0x1, opcode= 0x04
0x36cc: mov_regs:
	regs[2] = regs[1], opcode= 0x0b
0x36cf: mov_regs:
	regs[3] = regs[1], opcode= 0x0b
0x36d3: jmp_imm:
	pc += 0x1, opcode= 0x04
0x36d8: shl_regs:
	regs[2] <<= regs[20], opcode= 0x06
0x36dc: jmp_imm:
	pc += 0x1, opcode= 0x04
0x36e1: shr_regs:
	regs[3] >>= regs[21], opcode= 0x05
0x36e5: jmp_imm:
	pc += 0x1, opcode= 0x04
0x36ea: mov_regs:
	regs[4] = regs[2], opcode= 0x0b
0x36ed: xor_regs:
	regs[4] ^= regs[3], opcode= 0x08
0x36f0: add_regs:
	regs[4] += regs[1], opcode= 0x09
0x36f3: mov_imm:
	regs[5] = 0xc2456c75, opcode= 0x02
0x36f9: xor_regs:
	regs[4] ^= regs[5], opcode= 0x08
0x36fc: add_regs:
	regs[0] += regs[4], opcode= 0x09
0x36ff: mov_regs:
	regs[2] = regs[0], opcode= 0x0b
0x3702: mov_regs:
	regs[3] = regs[0], opcode= 0x0b
0x3705: shl_regs:
	regs[2] <<= regs[20], opcode= 0x06
0x3708: shr_regs:
	regs[3] >>= regs[21], opcode= 0x05
0x370b: mov_regs:
	regs[4] = regs[2], opcode= 0x0b
0x370e: xor_regs:
	regs[4] ^= regs[3], opcode= 0x08
0x3712: jmp_imm:
	pc += 0x1, opcode= 0x04
0x3717: add_regs:
	regs[4] += regs[0], opcode= 0x09
0x371a: mov_imm:
	regs[5] = 0xbbf5fae8, opcode= 0x02
0x3721: jmp_imm:
	pc += 0x1, opcode= 0x04
0x3726: xor_regs:
	regs[4] ^= regs[5], opcode= 0x08
0x3729: add_regs:
	regs[1] += regs[4], opcode= 0x09
0x372c: mov_imm:
	regs[20] = 0x4, opcode= 0x02
0x3733: jmp_imm:
	pc += 0x1, opcode= 0x04
0x3738: mov_imm:
	regs[21] = 0x5, opcode= 0x02
0x373e: mov_regs:
	regs[2] = regs[1], opcode= 0x0b
0x3741: mov_regs:
	regs[3] = regs[1], opcode= 0x0b
0x3744: shl_regs:
	regs[2] <<= regs[20], opcode= 0x06
0x3748: jmp_imm:
	pc += 0x1, opcode= 0x04
0x374d: shr_regs:
	regs[3] >>= regs[21], opcode= 0x05
0x3750: mov_regs:
	regs[4] = regs[2], opcode= 0x0b
0x3753: xor_regs:
	regs[4] ^= regs[3], opcode= 0x08
0x3756: add_regs:
	regs[4] += regs[1], opcode= 0x09
0x3759: mov_imm:
	regs[5] = 0xe0114c4f, opcode= 0x02
0x375f: xor_regs:
	regs[4] ^= regs[5], opcode= 0x08
0x3762: add_regs:
	regs[0] += regs[4], opcode= 0x09
0x3765: mov_regs:
	regs[2] = regs[0], opcode= 0x0b
0x3768: mov_regs:
	regs[3] = regs[0], opcode= 0x0b
0x376b: shl_regs:
	regs[2] <<= regs[20], opcode= 0x06
0x376e: shr_regs:
	regs[3] >>= regs[21], opcode= 0x05
0x3772: jmp_imm:
	pc += 0x1, opcode= 0x04
0x3777: mov_regs:
	regs[4] = regs[2], opcode= 0x0b
0x377a: xor_regs:
	regs[4] ^= regs[3], opcode= 0x08
0x377e: jmp_imm:
	pc += 0x1, opcode= 0x04
0x3783: add_regs:
	regs[4] += regs[0], opcode= 0x09
0x3786: mov_imm:
	regs[5] = 0xe53d45c8, opcode= 0x02
0x378c: xor_regs:
	regs[4] ^= regs[5], opcode= 0x08
0x378f: add_regs:
	regs[1] += regs[4], opcode= 0x09
0x3792: mov_imm:
	regs[20] = 0x4, opcode= 0x02
0x3798: mov_imm:
	regs[21] = 0x5, opcode= 0x02
0x379e: mov_regs:
	regs[2] = regs[1], opcode= 0x0b
0x37a1: mov_regs:
	regs[3] = regs[1], opcode= 0x0b
0x37a4: shl_regs:
	regs[2] <<= regs[20], opcode= 0x06
0x37a7: shr_regs:
	regs[3] >>= regs[21], opcode= 0x05
0x37aa: mov_regs:
	regs[4] = regs[2], opcode= 0x0b
0x37ad: xor_regs:
	regs[4] ^= regs[3], opcode= 0x08
0x37b0: add_regs:
	regs[4] += regs[1], opcode= 0x09
0x37b3: mov_imm:
	regs[5] = 0xb9252611, opcode= 0x02
0x37ba: jmp_imm:
	pc += 0x1, opcode= 0x04
0x37bf: xor_regs:
	regs[4] ^= regs[5], opcode= 0x08
0x37c3: jmp_imm:
	pc += 0x1, opcode= 0x04
0x37c8: add_regs:
	regs[0] += regs[4], opcode= 0x09
0x37cc: jmp_imm:
	pc += 0x1, opcode= 0x04
0x37d1: mov_regs:
	regs[2] = regs[0], opcode= 0x0b
0x37d4: mov_regs:
	regs[3] = regs[0], opcode= 0x0b
0x37d7: shl_regs:
	regs[2] <<= regs[20], opcode= 0x06
0x37da: shr_regs:
	regs[3] >>= regs[21], opcode= 0x05
0x37de: jmp_imm:
	pc += 0x1, opcode= 0x04
0x37e3: mov_regs:
	regs[4] = regs[2], opcode= 0x0b
0x37e6: xor_regs:
	regs[4] ^= regs[3], opcode= 0x08
0x37e9: add_regs:
	regs[4] += regs[0], opcode= 0x09
0x37ec: mov_imm:
	regs[5] = 0x413c8514, opcode= 0x02
0x37f2: xor_regs:
	regs[4] ^= regs[5], opcode= 0x08
0x37f6: jmp_imm:
	pc += 0x1, opcode= 0x04
0x37fb: add_regs:
	regs[1] += regs[4], opcode= 0x09
0x37ff: jmp_imm:
	pc += 0x1, opcode= 0x04
0x3804: mov_imm:
	regs[20] = 0x4, opcode= 0x02
0x380a: mov_imm:
	regs[21] = 0x5, opcode= 0x02
0x3810: mov_regs:
	regs[2] = regs[1], opcode= 0x0b
0x3814: jmp_imm:
	pc += 0x1, opcode= 0x04
0x3819: mov_regs:
	regs[3] = regs[1], opcode= 0x0b
0x381c: shl_regs:
	regs[2] <<= regs[20], opcode= 0x06
0x381f: shr_regs:
	regs[3] >>= regs[21], opcode= 0x05
0x3822: mov_regs:
	regs[4] = regs[2], opcode= 0x0b
0x3826: jmp_imm:
	pc += 0x1, opcode= 0x04
0x382b: xor_regs:
	regs[4] ^= regs[3], opcode= 0x08
0x382e: add_regs:
	regs[4] += regs[1], opcode= 0x09
0x3832: jmp_imm:
	pc += 0x1, opcode= 0x04
0x3837: mov_imm:
	regs[5] = 0xaee8cb18, opcode= 0x02
0x383d: xor_regs:
	regs[4] ^= regs[5], opcode= 0x08
0x3840: add_regs:
	regs[0] += regs[4], opcode= 0x09
0x3843: mov_regs:
	regs[2] = regs[0], opcode= 0x0b
0x3846: mov_regs:
	regs[3] = regs[0], opcode= 0x0b
0x384a: jmp_imm:
	pc += 0x1, opcode= 0x04
0x384f: shl_regs:
	regs[2] <<= regs[20], opcode= 0x06
0x3852: shr_regs:
	regs[3] >>= regs[21], opcode= 0x05
0x3856: jmp_imm:
	pc += 0x1, opcode= 0x04
0x385b: mov_regs:
	regs[4] = regs[2], opcode= 0x0b
0x385f: jmp_imm:
	pc += 0x1, opcode= 0x04
0x3864: xor_regs:
	regs[4] ^= regs[3], opcode= 0x08
0x3867: add_regs:
	regs[4] += regs[0], opcode= 0x09
0x386a: mov_imm:
	regs[5] = 0x1dd43b59, opcode= 0x02
0x3870: xor_regs:
	regs[4] ^= regs[5], opcode= 0x08
0x3873: add_regs:
	regs[1] += regs[4], opcode= 0x09
0x3876: mov_imm:
	regs[30] = 0xeb664227, opcode= 0x02
0x387c: mov_imm:
	regs[31] = 0x77dc460, opcode= 0x02
0x3882: xor_regs:
	regs[0] ^= regs[30], opcode= 0x08
0x3885: xor_regs:
	regs[1] ^= regs[31], opcode= 0x08
max register index:31
