<!DOCTYPE html PUBLIC "-//W3C//DTD XHTML 1.0 Transitional//EN" "http://www.w3.org/TR/xhtml1/DTD/xhtml1-transitional.dtd">
<html xmlns="http://www.w3.org/1999/xhtml">
<head>
<meta http-equiv="Content-Type" content="text/xhtml;charset=UTF-8"/>
<meta http-equiv="X-UA-Compatible" content="IE=9"/>
<meta name="generator" content="Doxygen 1.8.11"/>
<title>Embedded-System-Library (STM32F7xx): D:/Breuer/Project/EmbSysLib/Ver-2.02.98/EmbSysLib/Src/MCU/STM32F7xx/Src/DSI.h</title>
<link href="tabs.css" rel="stylesheet" type="text/css"/>
<script type="text/javascript" src="jquery.js"></script>
<script type="text/javascript" src="dynsections.js"></script>
<link href="navtree.css" rel="stylesheet" type="text/css"/>
<script type="text/javascript" src="resize.js"></script>
<script type="text/javascript" src="navtreedata.js"></script>
<script type="text/javascript" src="navtree.js"></script>
<script type="text/javascript">
  $(document).ready(initResizable);
  $(window).load(resizeHeight);
</script>
<link href="search/search.css" rel="stylesheet" type="text/css"/>
<script type="text/javascript" src="search/searchdata.js"></script>
<script type="text/javascript" src="search/search.js"></script>
<script type="text/javascript">
  $(document).ready(function() { init_search(); });
</script>
<link href="doxygen.css" rel="stylesheet" type="text/css" />
</head>
<body>
<div id="top"><!-- do not remove this div, it is closed by doxygen! -->
<div id="titlearea">
<table cellspacing="0" cellpadding="0">
 <tbody>
 <tr style="height: 56px;">
  <td id="projectalign" style="padding-left: 0.5em;">
   <div id="projectname">Embedded-System-Library (STM32F7xx)
   &#160;<span id="projectnumber">2.00</span>
   </div>
  </td>
 </tr>
 </tbody>
</table>
</div>
<!-- end header part -->
<!-- Generated by Doxygen 1.8.11 -->
<script type="text/javascript">
var searchBox = new SearchBox("searchBox", "search",false,'Search');
</script>
  <div id="navrow1" class="tabs">
    <ul class="tablist">
      <li><a href="index.html"><span>Main&#160;Page</span></a></li>
      <li><a href="pages.html"><span>Related&#160;Pages</span></a></li>
      <li><a href="modules.html"><span>Modules</span></a></li>
      <li><a href="annotated.html"><span>Classes</span></a></li>
      <li><a href="files.html"><span>Files</span></a></li>
      <li><a href="examples.html"><span>Examples</span></a></li>
      <li>
        <div id="MSearchBox" class="MSearchBoxInactive">
        <span class="left">
          <img id="MSearchSelect" src="search/mag_sel.png"
               onmouseover="return searchBox.OnSearchSelectShow()"
               onmouseout="return searchBox.OnSearchSelectHide()"
               alt=""/>
          <input type="text" id="MSearchField" value="Search" accesskey="S"
               onfocus="searchBox.OnSearchFieldFocus(true)" 
               onblur="searchBox.OnSearchFieldFocus(false)" 
               onkeyup="searchBox.OnSearchFieldChange(event)"/>
          </span><span class="right">
            <a id="MSearchClose" href="javascript:searchBox.CloseResultsWindow()"><img id="MSearchCloseImg" border="0" src="search/close.png" alt=""/></a>
          </span>
        </div>
      </li>
    </ul>
  </div>
</div><!-- top -->
<div id="side-nav" class="ui-resizable side-nav-resizable">
  <div id="nav-tree">
    <div id="nav-tree-contents">
      <div id="nav-sync" class="sync"></div>
    </div>
  </div>
  <div id="splitbar" style="-moz-user-select:none;" 
       class="ui-resizable-handle">
  </div>
</div>
<script type="text/javascript">
$(document).ready(function(){initNavTree('_d_1_2_breuer_2_project_2_emb_sys_lib_2_ver-2_802_898_2_emb_sys_lib_2_src_2_m_c_u_2_s_t_m32_f7xx_2_src_2_d_s_i_8h-example.html','');});
</script>
<div id="doc-content">
<!-- window showing the filter options -->
<div id="MSearchSelectWindow"
     onmouseover="return searchBox.OnSearchSelectShow()"
     onmouseout="return searchBox.OnSearchSelectHide()"
     onkeydown="return searchBox.OnSearchSelectKey(event)">
</div>

<!-- iframe showing the search results (closed by default) -->
<div id="MSearchResultsWindow">
<iframe src="javascript:void(0)" frameborder="0" 
        name="MSearchResults" id="MSearchResults">
</iframe>
</div>

<div class="header">
  <div class="headertitle">
<div class="title">D:/Breuer/Project/EmbSysLib/Ver-2.02.98/EmbSysLib/Src/MCU/STM32F7xx/Src/DSI.h</div>  </div>
</div><!--header-->
<div class="contents">
<div class="fragment"><div class="line"><span class="comment">//*******************************************************************</span></div><div class="line"><span class="comment"></span><span class="comment">//*******************************************************************</span></div><div class="line"><span class="preprocessor">#ifndef _DSI_H</span></div><div class="line"><span class="preprocessor">#define _DSI_H</span></div><div class="line"></div><div class="line"><span class="comment">//*******************************************************************</span></div><div class="line"><span class="preprocessor">#include &quot;<a class="code" href="lib_8h.html">lib.h</a>&quot;</span></div><div class="line"><span class="preprocessor">#include &quot;<a class="code" href="_l_t_d_c_8h.html">LTDC.h</a>&quot;</span></div><div class="line"></div><div class="line"><span class="comment">//*******************************************************************</span></div><div class="line"><span class="comment"></span><span class="keyword">class </span><a name="_a0"></a><a class="code" href="classc_hw_d_s_i.html">cHwDSI</a></div><div class="line">{</div><div class="line">  <span class="keyword">public</span>:</div><div class="line">    <span class="comment">//---------------------------------------------------------------</span></div><div class="line">    <a class="code" href="classc_hw_d_s_i.html">cHwDSI</a>( uint32_t startAddr )</div><div class="line">    : hwLTDC( startAddr )</div><div class="line">    {</div><div class="line">                        <span class="comment">// Enable clock and reset-cycle</span></div><div class="line">                        RCC-&gt;APB2ENR  |=  RCC_APB2ENR_DSIEN;</div><div class="line">                        RCC-&gt;APB2RSTR |=  RCC_APB2RSTR_DSIRST;</div><div class="line">                        RCC-&gt;APB2RSTR &amp;= ~RCC_APB2RSTR_DSIRST;</div><div class="line">                }</div><div class="line">    </div><div class="line">                <span class="comment">//-----------------------------------------------------------------</span></div><div class="line">                <span class="keywordtype">void</span> Init( WORD Hsize, WORD Vsize, <span class="keywordtype">bool</span> useLTDC )</div><div class="line">                {</div><div class="line">                        DSI-&gt;WCR   &amp;= ~<a name="a1"></a><a class="code" href="group___peripheral___registers___bits___definition.html#ga4f8370f2494d02034c4f9804b016669f">DSI_WCR_DSIEN</a>;   <span class="comment">// Wrapper disable</span></div><div class="line">                        DSI-&gt;CR    &amp;= ~<a name="a2"></a><a class="code" href="group___peripheral___registers___bits___definition.html#gac68ad8c3542ffce9e90f7c4d0200f08c">DSI_CR_EN</a>;       <span class="comment">// DSI disable</span></div><div class="line">                        DSI-&gt;PCTLR &amp;= ~<a name="a3"></a><a class="code" href="group___peripheral___registers___bits___definition.html#ga68b6e369058fd1a2759aee05ea39e529">DSI_PCTLR_CKE</a>;   <span class="comment">// D-PHY clock disable</span></div><div class="line">                        DSI-&gt;PCTLR &amp;= ~<a name="a4"></a><a class="code" href="group___peripheral___registers___bits___definition.html#ga18ce6e77e682454528715f30c6739a8a">DSI_PCTLR_DEN</a>;   <span class="comment">// Digital disable</span></div><div class="line">                        DSI-&gt;WRPCR &amp;= ~<a name="a5"></a><a class="code" href="group___peripheral___registers___bits___definition.html#gacc3dfe78db82ea9b1365de4bf9d63c00">DSI_WRPCR_PLLEN</a>; <span class="comment">// PLL disable</span></div><div class="line">                        DSI-&gt;WRPCR &amp;= ~<a name="a6"></a><a class="code" href="group___peripheral___registers___bits___definition.html#ga36c0de05d2c99f9fd998b424f41f65d5">DSI_WRPCR_REGEN</a>; <span class="comment">// Regulator disable</span></div><div class="line">                       </div><div class="line">                        <span class="comment">// Turn on the regulator and enable the DSI PLL</span></div><div class="line">                        <span class="comment">//---------------------------------------------</span></div><div class="line">                        DSI-&gt;WRPCR |= <a class="code" href="group___peripheral___registers___bits___definition.html#ga36c0de05d2c99f9fd998b424f41f65d5">DSI_WRPCR_REGEN</a>; <span class="comment">// Regulator Enable</span></div><div class="line"></div><div class="line">                        <span class="comment">// TODO: timeout</span></div><div class="line">                        <span class="keywordflow">while</span>( !(DSI-&gt;WISR &amp; <a name="a7"></a><a class="code" href="group___peripheral___registers___bits___definition.html#ga12edd1340d4eb79dc1d39174acd345ec">DSI_WISR_RRS</a>) ); <span class="comment">// Wait until the regulator is ready</span></div><div class="line">                                        </div><div class="line">                        <span class="comment">// Clear and set the PLL division factors </span></div><div class="line">                        <span class="comment">// WRPCR -  Wrapper Regulator and PLL Control Register </span></div><div class="line">                        <span class="comment">//</span></div><div class="line">                        <span class="comment">// Calculation: (see: Reference Manual, DocID028270, page 664 and 737)</span></div><div class="line">                        <span class="comment">//   F_VCO = (CLKIN / IDF) * 2 * NDIV, </span></div><div class="line">      <span class="comment">//   F_PHI = F_VCO /(2 * 2^ODF ) </span></div><div class="line">                        <span class="comment">// =&gt;</span></div><div class="line">                        <span class="comment">//   F_PHI = (_HSE_CLK / IDF) * NDIV /(2^ODF) * kHz</span></div><div class="line">                        <span class="comment">// </span></div><div class="line">                        <span class="comment">// here: _HSE_CLK = 25000, NDIV=100, IDF=5; ODF=0 </span></div><div class="line">                        <span class="comment">//       =&gt; F_PHI = 25E3/5*100/(2^0)*kHz = 500 MHz</span></div><div class="line"></div><div class="line">          <span class="keywordtype">double</span> F_PHI = 500E6; <span class="comment">/*Hz*/</span></div><div class="line">                        </div><div class="line">                        DSI-&gt;WRPCR &amp;= ~( <a name="a8"></a><a class="code" href="group___peripheral___registers___bits___definition.html#ga91c2161d5ff752208335074e81ec242f">DSI_WRPCR_PLL_NDIV</a> </div><div class="line">                                                                                 | <a name="a9"></a><a class="code" href="group___peripheral___registers___bits___definition.html#gad31e3829ad6385c0cf3cce682b09f6ef">DSI_WRPCR_PLL_IDF</a> </div><div class="line">                                                                                 | <a name="a10"></a><a class="code" href="group___peripheral___registers___bits___definition.html#ga224620f28630e51b8d8da756b2613e12">DSI_WRPCR_PLL_ODF</a> );</div><div class="line">                        DSI-&gt;WRPCR |=  ( (100 &lt;&lt;  2)   <span class="comment">// PLL N-Div</span></div><div class="line">                                                                                 | (5   &lt;&lt; 11)   <span class="comment">// PLL IDF</span></div><div class="line">                                                                                 | (0   &lt;&lt; 16)); <span class="comment">// PLL ODF</span></div><div class="line">                                </div><div class="line">                        DSI-&gt;WRPCR |= <a class="code" href="group___peripheral___registers___bits___definition.html#gacc3dfe78db82ea9b1365de4bf9d63c00">DSI_WRPCR_PLLEN</a>; <span class="comment">// PLL Enable</span></div><div class="line">                                </div><div class="line">                        <span class="comment">// TODO: timeout        </span></div><div class="line">                        <span class="keywordflow">while</span>( !(DSI-&gt;WISR &amp; <a name="a11"></a><a class="code" href="group___peripheral___registers___bits___definition.html#gade7d2a2069da112a2b36e176bd35bdc0">DSI_WISR_PLLLS</a>) ); <span class="comment">// Wait for the lock of the PLL</span></div><div class="line">                                        </div><div class="line">      <span class="comment">// Set Host PHY</span></div><div class="line">                        <span class="comment">//-------------</span></div><div class="line">                        <span class="comment">// D-PHY clock and digital lane</span></div><div class="line">                        DSI-&gt;PCTLR  = ( <a class="code" href="group___peripheral___registers___bits___definition.html#ga68b6e369058fd1a2759aee05ea39e529">DSI_PCTLR_CKE</a>    <span class="comment">// Clock Enable</span></div><div class="line">                                                                                | <a class="code" href="group___peripheral___registers___bits___definition.html#ga18ce6e77e682454528715f30c6739a8a">DSI_PCTLR_DEN</a> ); <span class="comment">// Digital Enable</span></div><div class="line">          </div><div class="line">                        <span class="comment">// Clock Lane Configuration</span></div><div class="line">                        DSI-&gt;CLCR  =  ( <a name="a12"></a><a class="code" href="group___peripheral___registers___bits___definition.html#gaa9072ddf9cb2ab01a5769a0f6bbe7664">DSI_CLCR_DPCC</a>    <span class="comment">// D-PHY Clock Control: High-Speed mode</span></div><div class="line">                                      |!<a name="a13"></a><a class="code" href="group___peripheral___registers___bits___definition.html#gaf26ff73875d53c3ac72854c71864e67c">DSI_CLCR_ACR</a> );  <span class="comment">// Automatic Clock lane Control: disabled</span></div><div class="line">                                </div><div class="line">                  <span class="comment">// Host PHY Configuration Register </span></div><div class="line">                        DSI-&gt;PCONFR  =  ( (10 &lt;&lt;8 )      <span class="comment">// Stop Wait Time: 10</span></div><div class="line">                                        | 0x01 );        <span class="comment">// Number of Lanes: 2 </span></div><div class="line">                                                                                        </div><div class="line">                        <span class="comment">// Set Clock configuration</span></div><div class="line">                        <span class="comment">//------------------------</span></div><div class="line">                        <span class="comment">// Clock Control register</span></div><div class="line">      DSI-&gt;CCR  =  ( (0 &lt;&lt; 8)          <span class="comment">// Timeout Clock Division</span></div><div class="line">                                     | (4 &lt;&lt; 0) );       <span class="comment">// TX Escape Clock Division</span></div><div class="line">          </div><div class="line">                        <span class="comment">//  Wrapper PHY Configuration Register 0</span></div><div class="line">      DSI-&gt;WPCR[0] = (WORD)(1.0/(0.25E-9*F_PHI)); <span class="comment">// Unit Interval multiplied by 4</span></div><div class="line">        </div><div class="line">                <span class="comment">// Disable all error interrupts</span></div><div class="line">                        DSI-&gt;IER[0] = 0;</div><div class="line">                        DSI-&gt;IER[1] = 0;</div><div class="line"> </div><div class="line">                        <span class="comment">// Host mode Configuration Register </span></div><div class="line">      DSI-&gt;MCR = <a name="a14"></a><a class="code" href="group___peripheral___registers___bits___definition.html#ga8e4112f3c3602dd72b83484ce4bae612">DSI_MCR_CMDM</a>; <span class="comment">// Command mode: Command</span></div><div class="line">                        </div><div class="line">                        <span class="comment">//  Wrapper     Configuration Register </span></div><div class="line">                        DSI-&gt;WCFGR  = ( <a name="a15"></a><a class="code" href="group___peripheral___registers___bits___definition.html#gadab6a6ad815e53905bb24dc386b10343">DSI_WCFGR_DSIM</a>    <span class="comment">// Video transmission mode: Adapted Command mode</span></div><div class="line">                                                                                | !<a name="a16"></a><a class="code" href="group___peripheral___registers___bits___definition.html#ga8324bec90e6d5b151d9db4b5c302e55b">DSI_WCFGR_TESRC</a>  <span class="comment">// TE Source: DSI Link</span></div><div class="line">                                                                                | !<a name="a17"></a><a class="code" href="group___peripheral___registers___bits___definition.html#ga6a072a54fe0f7d5902f461a169a79364">DSI_WCFGR_TEPOL</a>  <span class="comment">// TE Polarity: rising edge</span></div><div class="line">                                                                                | !<a name="a18"></a><a class="code" href="group___peripheral___registers___bits___definition.html#gaeb0b204cc00e063cb458a4f120b4e438">DSI_WCFGR_AR</a>     <span class="comment">// Automatic Refresh: disable</span></div><div class="line">                                                                                | !<a name="a19"></a><a class="code" href="group___peripheral___registers___bits___definition.html#ga9eebbf467dc79404f30599e96583df10">DSI_WCFGR_VSPOL</a>  <span class="comment">// VSync Polarity: fallig edge</span></div><div class="line">                                                                                | (0x05&lt;&lt;1) );      <span class="comment">// Color multiplexing used by DSI Host: 24 bit</span></div><div class="line">                                                                                 </div><div class="line">                        <span class="comment">// Host LTDC VCID Register </span></div><div class="line">                        DSI-&gt;LVCIDR = 0;                <span class="comment">// Virtual Channel ID</span></div><div class="line">  </div><div class="line">                        <span class="comment">//  Host LTDC Polarity Configuration Register </span></div><div class="line">                        DSI-&gt;LPCR  =  (!<a name="a20"></a><a class="code" href="group___peripheral___registers___bits___definition.html#ga3027390fb854b893c6bb6754a892781f">DSI_LPCR_DEP</a>    <span class="comment">// Data Enable Polarity: active high</span></div><div class="line">                                      |!<a name="a21"></a><a class="code" href="group___peripheral___registers___bits___definition.html#ga127369d58058244ea3d016c3abd43836">DSI_LPCR_VSP</a>    <span class="comment">// VSYNC Polarity: shutdown pin active high</span></div><div class="line">                    |!<a name="a22"></a><a class="code" href="group___peripheral___registers___bits___definition.html#ga7707e575e587e64192cb6ca28607f8ae">DSI_LPCR_HSP</a> ); <span class="comment">// HSYNC Polarity: HSYNC pin active high</span></div><div class="line">  </div><div class="line">                        <span class="comment">// Host LTDC Color Coding Register</span></div><div class="line">                        DSI-&gt;LCOLCR = ( !<a name="a23"></a><a class="code" href="group___peripheral___registers___bits___definition.html#ga49bdbd63ebaf7995f7b0978b2c76d4fa">DSI_LCOLCR_LPE</a>  <span class="comment">// Loosely Packet Enable: disable</span></div><div class="line">                                                                                | 0x05                   );<span class="comment">// Color Coding: 24 bit</span></div><div class="line">  </div><div class="line">                        <span class="comment">// Host LTDC Command Configuration Register </span></div><div class="line">                        DSI-&gt;LCCR = Hsize; <span class="comment">// Command Size, max size for LTDC write memory command (pixel)</span></div><div class="line">   </div><div class="line">                <span class="comment">// Host Command mode Configuration Register, </span></div><div class="line">                        <span class="comment">// select High-speed or Low-power mode:</span></div><div class="line">                        <span class="comment">// Enable Low-power command</span></div><div class="line">                        DSI-&gt;CMCR = ( <a name="a24"></a><a class="code" href="group___peripheral___registers___bits___definition.html#ga042e16d076d9c62da41ee6d4906ca20d">DSI_CMCR_GSW0TX</a></div><div class="line">                                                                        | <a name="a25"></a><a class="code" href="group___peripheral___registers___bits___definition.html#gafa1f337a1e7ac088be31a9f2a61f4ad2">DSI_CMCR_GSW1TX</a> </div><div class="line">                                    |   <a name="a26"></a><a class="code" href="group___peripheral___registers___bits___definition.html#ga584660cee46362755734bd0e9883284d">DSI_CMCR_GSW2TX</a> </div><div class="line">                                                                        | <a name="a27"></a><a class="code" href="group___peripheral___registers___bits___definition.html#gaa903db3e77077ef3de1bc8582a28ade5">DSI_CMCR_GSR0TX</a>   </div><div class="line">                                                                        | <a name="a28"></a><a class="code" href="group___peripheral___registers___bits___definition.html#gac4ae55af5054595b961da557b63c04f0">DSI_CMCR_GSR1TX</a>  </div><div class="line">                                                                        | <a name="a29"></a><a class="code" href="group___peripheral___registers___bits___definition.html#ga3e9e8011027f5265cb62aaf9cf4d0cd3">DSI_CMCR_GSR2TX</a>  </div><div class="line">                                                                        | <a name="a30"></a><a class="code" href="group___peripheral___registers___bits___definition.html#ga7b26f5a7d0f486c7016e908731659da4">DSI_CMCR_GLWTX</a>      </div><div class="line">                                                                        | <a class="code" href="group___peripheral___registers___bits___definition.html#ga7b26f5a7d0f486c7016e908731659da4">DSI_CMCR_GLWTX</a>  </div><div class="line">                                                                        | <a name="a31"></a><a class="code" href="group___peripheral___registers___bits___definition.html#ga4477c9a908c076ab54faa81d50b9bf2a">DSI_CMCR_DSW1TX</a> </div><div class="line">                                                                        | <a name="a32"></a><a class="code" href="group___peripheral___registers___bits___definition.html#gaaef15fba26b09dd5a2ec30c11aa37e85">DSI_CMCR_DSR0TX</a>   </div><div class="line">                                                                        | <a name="a33"></a><a class="code" href="group___peripheral___registers___bits___definition.html#ga50cfd6e793d5c91d8116482fabd780af">DSI_CMCR_DLWTX</a>      </div><div class="line">                                                                        | 0   <span class="comment">// Maximum Read Packet Size: High-speed</span></div><div class="line">                                                                        | 0); <span class="comment">// Acknowledge Request Enable: disable  </span></div><div class="line">            </div><div class="line">                        <span class="keywordflow">if</span>( useLTDC )</div><div class="line">                        {</div><div class="line">                                hwLTDC.<a name="a34"></a>Init( Hsize, Vsize );</div><div class="line">                        }</div><div class="line">                              </div><div class="line">                        <span class="comment">// DSI and wrapper enable</span></div><div class="line">                        DSI-&gt;CR  |= <a class="code" href="group___peripheral___registers___bits___definition.html#gac68ad8c3542ffce9e90f7c4d0200f08c">DSI_CR_EN</a>;</div><div class="line">                        DSI-&gt;WCR |= <a class="code" href="group___peripheral___registers___bits___definition.html#ga4f8370f2494d02034c4f9804b016669f">DSI_WCR_DSIEN</a>;</div><div class="line">                        </div><div class="line">                        <span class="comment">// Configure DSI PHY HS2LP and LP2HS timings</span></div><div class="line">                        <span class="comment">//------------------------------------------</span></div><div class="line">                        <span class="comment">// Host Clock Lane Timer Configuration Register</span></div><div class="line">                        <span class="comment">// </span></div><div class="line">      <span class="comment">// see: https://www.keil.com/boards2/stmicroelectronics/stm32f746g_discovery, Keil.STM32F7xx_DFP.2.9.0.pack</span></div><div class="line">                        <span class="comment">//      &quot;But the DSI Host is not calculating LP2HS_TIME + HS2LP_TIME but 2 x HS2LP_TIME.</span></div><div class="line">      <span class="comment">//                         Workaround : Configure HS2LP_TIME and LP2HS_TIME with the same value being the max of HS2LP_TIME or LP2HS_TIME.&quot;</span></div><div class="line">                        DSI-&gt;CLTCR = ( (35 &lt;&lt;  0)    <span class="comment">// Low-Power to High-Speed Time</span></div><div class="line">                                     | (35 &lt;&lt; 16) ); <span class="comment">// High-Speed to Low-Power Time</span></div><div class="line">  </div><div class="line">                        <span class="comment">//  Host Data Lane Timer Configuration Register </span></div><div class="line">                        DSI-&gt;DLTCR = ( ( 0 &lt;&lt;  0 )   <span class="comment">// Maximum Read Time</span></div><div class="line">                                                                         | (35 &lt;&lt; 16 )   <span class="comment">// Low-Power To High-Speed Time</span></div><div class="line">                                                                         | (35 &lt;&lt; 24 ) );<span class="comment">// High-Speed To Low-Power Time</span></div><div class="line">  </div><div class="line">                } <span class="comment">// end of init()</span></div><div class="line">  </div><div class="line">    <span class="comment">//---------------------------------------------------------------</span></div><div class="line">          uint32_t startLTDC( WORD Hsize, WORD Vsize )</div><div class="line">          {</div><div class="line">                        <span class="comment">// Host Command mode Configuration Register, </span></div><div class="line">                        <span class="comment">// select High-speed or Low-power mode</span></div><div class="line">                        <span class="comment">// Disable Low-power command</span></div><div class="line">                        DSI-&gt;CMCR = (!<a class="code" href="group___peripheral___registers___bits___definition.html#ga042e16d076d9c62da41ee6d4906ca20d">DSI_CMCR_GSW0TX</a></div><div class="line">                                    |!<a class="code" href="group___peripheral___registers___bits___definition.html#gafa1f337a1e7ac088be31a9f2a61f4ad2">DSI_CMCR_GSW1TX</a> </div><div class="line">                                                                        |!<a class="code" href="group___peripheral___registers___bits___definition.html#ga584660cee46362755734bd0e9883284d">DSI_CMCR_GSW2TX</a> </div><div class="line">                                                                        |!<a class="code" href="group___peripheral___registers___bits___definition.html#gaa903db3e77077ef3de1bc8582a28ade5">DSI_CMCR_GSR0TX</a>   </div><div class="line">                                                                        |!<a class="code" href="group___peripheral___registers___bits___definition.html#gac4ae55af5054595b961da557b63c04f0">DSI_CMCR_GSR1TX</a>  </div><div class="line">                                                                        |!<a class="code" href="group___peripheral___registers___bits___definition.html#ga3e9e8011027f5265cb62aaf9cf4d0cd3">DSI_CMCR_GSR2TX</a>  </div><div class="line">                                                                        |!<a class="code" href="group___peripheral___registers___bits___definition.html#ga7b26f5a7d0f486c7016e908731659da4">DSI_CMCR_GLWTX</a> </div><div class="line">                                                                        |!<a class="code" href="group___peripheral___registers___bits___definition.html#ga7b26f5a7d0f486c7016e908731659da4">DSI_CMCR_GLWTX</a>  </div><div class="line">                                                                        |!<a class="code" href="group___peripheral___registers___bits___definition.html#ga4477c9a908c076ab54faa81d50b9bf2a">DSI_CMCR_DSW1TX</a> </div><div class="line">                                                                        |!<a class="code" href="group___peripheral___registers___bits___definition.html#gaaef15fba26b09dd5a2ec30c11aa37e85">DSI_CMCR_DSR0TX</a>   </div><div class="line">                                                                        |!<a class="code" href="group___peripheral___registers___bits___definition.html#ga50cfd6e793d5c91d8116482fabd780af">DSI_CMCR_DLWTX</a> </div><div class="line">                                                                        | 0   <span class="comment">// Maximum Read Packet Size: High-speed</span></div><div class="line">                                                                        | 0); <span class="comment">// Acknowledge Request Enable: disable</span></div><div class="line">                </div><div class="line">                        <span class="comment">// Host Protocol Configuration Register </span></div><div class="line">                        DSI-&gt;PCR =  (!<a name="a35"></a><a class="code" href="group___peripheral___registers___bits___definition.html#ga32ec2c9fcb4c6f81b7c4f3ae407d51fd">DSI_PCR_CRCRXE</a></div><div class="line">                                                                        |!<a name="a36"></a><a class="code" href="group___peripheral___registers___bits___definition.html#ga7bbf08fa558692ff2b95dc46d68e2bee">DSI_PCR_ECCRXE</a></div><div class="line">                                                                        | <a name="a37"></a><a class="code" href="group___peripheral___registers___bits___definition.html#gab84237e059071fea54ad39e86ee273ac">DSI_PCR_BTAE</a></div><div class="line">                                                                        |!<a name="a38"></a><a class="code" href="group___peripheral___registers___bits___definition.html#gabb7ba4a8879877d5bf8506dfe747cdfa">DSI_PCR_ETRXE</a></div><div class="line">                                                                        |!<a name="a39"></a><a class="code" href="group___peripheral___registers___bits___definition.html#ga2fda7155667fc35420e26d7ab723c4a1">DSI_PCR_ETTXE</a> );</div><div class="line">                        </div><div class="line">                        DisplayRefresh();</div><div class="line">                        </div><div class="line">                        <span class="keywordflow">return</span>( hwLTDC.<a name="a40"></a>LayerConfig(Hsize, Vsize) );</div><div class="line">                }</div><div class="line">        </div><div class="line">    <span class="comment">//---------------------------------------------------------------</span></div><div class="line">                <span class="keyword">virtual</span> <span class="keywordtype">void</span> writeShort( uint8_t para0, uint8_t para1 )</div><div class="line">                {</div><div class="line">                        <span class="comment">// TODO: timeout        </span></div><div class="line">                        <span class="keywordflow">while</span>( !(DSI-&gt;GPSR &amp; <a name="a41"></a><a class="code" href="group___peripheral___registers___bits___definition.html#gaa9921b82e80f4c9524d5145d58c76d41">DSI_GPSR_CMDFE</a>) ); <span class="comment">// Wait for Command FIFO Empty</span></div><div class="line">                        </div><div class="line">                        <span class="comment">// Host Generic Header Configuration Register</span></div><div class="line">                        DSI-&gt;GHCR = ( 0x15                      <span class="comment">// data type: DCS Write Short Packet 1 Parameters </span></div><div class="line">                                    | (              0 &lt;&lt;  6)   <span class="comment">// channel ID</span></div><div class="line">                                    | ((uint32_t)para0 &lt;&lt;  8)   <span class="comment">// data</span></div><div class="line">                                    | ((uint32_t)para1 &lt;&lt; 16) );<span class="comment">// data</span></div><div class="line">                }</div><div class="line">        </div><div class="line">    <span class="comment">//---------------------------------------------------------------</span></div><div class="line">                <span class="keyword">virtual</span> <span class="keywordtype">void</span> writeLong( uint8_t*para, uint32_t N )</div><div class="line">                {</div><div class="line">                        uint32_t n = 0;</div><div class="line"></div><div class="line">                        <span class="comment">// TODO: timeout        </span></div><div class="line">                        <span class="keywordflow">while</span>( !(DSI-&gt;GPSR &amp; <a class="code" href="group___peripheral___registers___bits___definition.html#gaa9921b82e80f4c9524d5145d58c76d41">DSI_GPSR_CMDFE</a>) ); <span class="comment">// Wait for Command FIFO Empty</span></div><div class="line"></div><div class="line">                        <span class="comment">// TODO: Fehler,wenn N nicht durch 4 teilbar !!! Scheint aber nichts auszumachen ....</span></div><div class="line"></div><div class="line">                        <span class="comment">// Set the DCS code hexadecimal on payload byte 1, and the other parameters on the write FIFO command</span></div><div class="line">                        <span class="keywordflow">while</span>(n &lt; N)</div><div class="line">                        {</div><div class="line">                                DSI-&gt;GPDR = (  (uint32_t)(*(para + n  ))</div><div class="line">                                                                                | ((uint32_t)(*(para + n+1)) &lt;&lt;  8) </div><div class="line">                                                                                | ((uint32_t)(*(para + n+2)) &lt;&lt; 16) </div><div class="line">                                                                                | ((uint32_t)(*(para + n+3)) &lt;&lt; 24) );</div><div class="line">                                n += 4;</div><div class="line">                        }</div><div class="line"></div><div class="line">                        <span class="comment">// Host Generic Header Configuration Register</span></div><div class="line">                        DSI-&gt;GHCR = ( 0x39                 <span class="comment">// data type: DCS Write Long Packet</span></div><div class="line">                                          | ( 0         &lt;&lt; 6)    <span class="comment">// Virtual channel ID </span></div><div class="line">                                                      | ((N&amp;0xFFFF) &lt;&lt; 8) ); <span class="comment">// Word Count MSB+LSB</span></div><div class="line">                }</div><div class="line">        </div><div class="line">    <span class="comment">//---------------------------------------------------------------</span></div><div class="line">                <span class="keywordtype">void</span> DisplayRefresh()</div><div class="line">                {</div><div class="line">                        DSI-&gt;WCR |= <a name="a42"></a><a class="code" href="group___peripheral___registers___bits___definition.html#gad51879d59c9b70933cfd38d61cbe3d32">DSI_WCR_LTDCEN</a>;</div><div class="line">                }</div><div class="line">  </div><div class="line">        <span class="keyword">private</span>:</div><div class="line">    <span class="comment">//---------------------------------------------------------------</span></div><div class="line">          <a name="_a43"></a><a class="code" href="classc_hw_l_t_d_c.html">cHwLTDC</a> hwLTDC;</div><div class="line">          </div><div class="line">};</div><div class="line"></div><div class="line"><span class="preprocessor">#endif</span></div></div><!-- fragment --> </div><!-- contents -->
</div><!-- doc-content -->
<!-- start footer part -->
<div id="nav-path" class="navpath"><!-- id is needed for treeview function! -->
  <ul>
    <li class="footer">Generated on Tue Mar 31 2020 16:02:10 for Embedded-System-Library (STM32F7xx) by
    <a href="http://www.doxygen.org/index.html">
    <img class="footer" src="doxygen.png" alt="doxygen"/></a> 1.8.11 </li>
  </ul>
</div>
</body>
</html>
