// ==============================================================
// RTL generated by Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC
// Version: 2019.1
// Copyright (C) 1986-2019 Xilinx, Inc. All Rights Reserved.
// 
// ===========================================================

#include "depthwise_conv2d_fix_1.h"
#include "AESL_pkg.h"

using namespace std;

namespace ap_rtl {

const sc_logic depthwise_conv2d_fix_1::ap_const_logic_1 = sc_dt::Log_1;
const sc_logic depthwise_conv2d_fix_1::ap_const_logic_0 = sc_dt::Log_0;
const sc_lv<7> depthwise_conv2d_fix_1::ap_ST_fsm_state1 = "1";
const sc_lv<7> depthwise_conv2d_fix_1::ap_ST_fsm_pp0_stage0 = "10";
const sc_lv<7> depthwise_conv2d_fix_1::ap_ST_fsm_pp0_stage1 = "100";
const sc_lv<7> depthwise_conv2d_fix_1::ap_ST_fsm_pp0_stage2 = "1000";
const sc_lv<7> depthwise_conv2d_fix_1::ap_ST_fsm_pp0_stage3 = "10000";
const sc_lv<7> depthwise_conv2d_fix_1::ap_ST_fsm_pp0_stage4 = "100000";
const sc_lv<7> depthwise_conv2d_fix_1::ap_ST_fsm_state12 = "1000000";
const bool depthwise_conv2d_fix_1::ap_const_boolean_1 = true;
const sc_lv<32> depthwise_conv2d_fix_1::ap_const_lv32_0 = "00000000000000000000000000000000";
const sc_lv<32> depthwise_conv2d_fix_1::ap_const_lv32_2 = "10";
const bool depthwise_conv2d_fix_1::ap_const_boolean_0 = false;
const sc_lv<1> depthwise_conv2d_fix_1::ap_const_lv1_0 = "0";
const sc_lv<32> depthwise_conv2d_fix_1::ap_const_lv32_4 = "100";
const sc_lv<32> depthwise_conv2d_fix_1::ap_const_lv32_5 = "101";
const sc_lv<32> depthwise_conv2d_fix_1::ap_const_lv32_1 = "1";
const sc_lv<32> depthwise_conv2d_fix_1::ap_const_lv32_3 = "11";
const sc_lv<1> depthwise_conv2d_fix_1::ap_const_lv1_1 = "1";
const sc_lv<11> depthwise_conv2d_fix_1::ap_const_lv11_0 = "00000000000";
const sc_lv<4> depthwise_conv2d_fix_1::ap_const_lv4_0 = "0000";
const sc_lv<8> depthwise_conv2d_fix_1::ap_const_lv8_0 = "00000000";
const sc_lv<3> depthwise_conv2d_fix_1::ap_const_lv3_0 = "000";
const sc_lv<4> depthwise_conv2d_fix_1::ap_const_lv4_1 = "1";
const sc_lv<8> depthwise_conv2d_fix_1::ap_const_lv8_1 = "1";
const sc_lv<7> depthwise_conv2d_fix_1::ap_const_lv7_1 = "1";
const sc_lv<7> depthwise_conv2d_fix_1::ap_const_lv7_2 = "10";
const sc_lv<11> depthwise_conv2d_fix_1::ap_const_lv11_1 = "1";
const sc_lv<7> depthwise_conv2d_fix_1::ap_const_lv7_3 = "11";
const sc_lv<7> depthwise_conv2d_fix_1::ap_const_lv7_4 = "100";
const sc_lv<4> depthwise_conv2d_fix_1::ap_const_lv4_2 = "10";
const sc_lv<7> depthwise_conv2d_fix_1::ap_const_lv7_5 = "101";
const sc_lv<7> depthwise_conv2d_fix_1::ap_const_lv7_6 = "110";
const sc_lv<32> depthwise_conv2d_fix_1::ap_const_lv32_E = "1110";
const sc_lv<32> depthwise_conv2d_fix_1::ap_const_lv32_1D = "11101";
const sc_lv<7> depthwise_conv2d_fix_1::ap_const_lv7_7 = "111";
const sc_lv<7> depthwise_conv2d_fix_1::ap_const_lv7_8 = "1000";
const sc_lv<32> depthwise_conv2d_fix_1::ap_const_lv32_6 = "110";

depthwise_conv2d_fix_1::depthwise_conv2d_fix_1(sc_module_name name) : sc_module(name), mVcdFile(0) {
    network_mul_mul_16s_16s_30_1_1_U62 = new network_mul_mul_16s_16s_30_1_1<1,1,16,16,30>("network_mul_mul_16s_16s_30_1_1_U62");
    network_mul_mul_16s_16s_30_1_1_U62->din0(reg_363);
    network_mul_mul_16s_16s_30_1_1_U62->din1(reg_349);
    network_mul_mul_16s_16s_30_1_1_U62->dout(mul_ln42_9_fu_1099_p2);
    network_mul_mul_16s_16s_30_1_1_U63 = new network_mul_mul_16s_16s_30_1_1<1,1,16,16,30>("network_mul_mul_16s_16s_30_1_1_U63");
    network_mul_mul_16s_16s_30_1_1_U63->din0(reg_368);
    network_mul_mul_16s_16s_30_1_1_U63->din1(reg_354);
    network_mul_mul_16s_16s_30_1_1_U63->dout(mul_ln42_10_fu_1106_p2);
    network_mul_mul_16s_16s_30_1_1_U64 = new network_mul_mul_16s_16s_30_1_1<1,1,16,16,30>("network_mul_mul_16s_16s_30_1_1_U64");
    network_mul_mul_16s_16s_30_1_1_U64->din0(reg_363);
    network_mul_mul_16s_16s_30_1_1_U64->din1(reg_358);
    network_mul_mul_16s_16s_30_1_1_U64->dout(mul_ln42_11_fu_1113_p2);
    network_mul_mul_16s_16s_30_1_1_U65 = new network_mul_mul_16s_16s_30_1_1<1,1,16,16,30>("network_mul_mul_16s_16s_30_1_1_U65");
    network_mul_mul_16s_16s_30_1_1_U65->din0(reg_368);
    network_mul_mul_16s_16s_30_1_1_U65->din1(reg_349);
    network_mul_mul_16s_16s_30_1_1_U65->dout(mul_ln42_12_fu_1120_p2);
    network_mul_mul_16s_16s_30_1_1_U66 = new network_mul_mul_16s_16s_30_1_1<1,1,16,16,30>("network_mul_mul_16s_16s_30_1_1_U66");
    network_mul_mul_16s_16s_30_1_1_U66->din0(reg_363);
    network_mul_mul_16s_16s_30_1_1_U66->din1(reg_354);
    network_mul_mul_16s_16s_30_1_1_U66->dout(mul_ln42_13_fu_1127_p2);
    network_mul_mul_16s_16s_30_1_1_U67 = new network_mul_mul_16s_16s_30_1_1<1,1,16,16,30>("network_mul_mul_16s_16s_30_1_1_U67");
    network_mul_mul_16s_16s_30_1_1_U67->din0(reg_368);
    network_mul_mul_16s_16s_30_1_1_U67->din1(reg_349);
    network_mul_mul_16s_16s_30_1_1_U67->dout(mul_ln42_14_fu_1134_p2);
    network_mul_mul_16s_16s_30_1_1_U68 = new network_mul_mul_16s_16s_30_1_1<1,1,16,16,30>("network_mul_mul_16s_16s_30_1_1_U68");
    network_mul_mul_16s_16s_30_1_1_U68->din0(reg_363);
    network_mul_mul_16s_16s_30_1_1_U68->din1(reg_358);
    network_mul_mul_16s_16s_30_1_1_U68->dout(mul_ln42_15_fu_1141_p2);
    network_mul_mul_16s_16s_30_1_1_U69 = new network_mul_mul_16s_16s_30_1_1<1,1,16,16,30>("network_mul_mul_16s_16s_30_1_1_U69");
    network_mul_mul_16s_16s_30_1_1_U69->din0(reg_368);
    network_mul_mul_16s_16s_30_1_1_U69->din1(reg_349);
    network_mul_mul_16s_16s_30_1_1_U69->dout(mul_ln42_16_fu_1148_p2);
    network_mac_muladd_5ns_7ns_4ns_11_1_1_U70 = new network_mac_muladd_5ns_7ns_4ns_11_1_1<1,1,5,7,4,11>("network_mac_muladd_5ns_7ns_4ns_11_1_1_U70");
    network_mac_muladd_5ns_7ns_4ns_11_1_1_U70->din0(grp_fu_1155_p0);
    network_mac_muladd_5ns_7ns_4ns_11_1_1_U70->din1(grp_fu_1155_p1);
    network_mac_muladd_5ns_7ns_4ns_11_1_1_U70->din2(grp_fu_1155_p2);
    network_mac_muladd_5ns_7ns_4ns_11_1_1_U70->dout(grp_fu_1155_p3);
    network_mul_mul_16s_16s_30_1_1_U71 = new network_mul_mul_16s_16s_30_1_1<1,1,16,16,30>("network_mul_mul_16s_16s_30_1_1_U71");
    network_mul_mul_16s_16s_30_1_1_U71->din0(reg_363);
    network_mul_mul_16s_16s_30_1_1_U71->din1(reg_354);
    network_mul_mul_16s_16s_30_1_1_U71->dout(mul_ln42_17_fu_1161_p2);

    SC_METHOD(thread_ap_clk_no_reset_);
    dont_initialize();
    sensitive << ( ap_clk.pos() );

    SC_METHOD(thread_add_ln23_fu_696_p2);
    sensitive << ( indvar_flatten48_reg_292 );

    SC_METHOD(thread_add_ln24_10_fu_712_p2);
    sensitive << ( zext_ln24_19_reg_1294 );

    SC_METHOD(thread_add_ln24_11_fu_772_p2);
    sensitive << ( zext_ln24_19_reg_1294 );

    SC_METHOD(thread_add_ln24_12_fu_782_p2);
    sensitive << ( zext_ln24_19_reg_1294 );

    SC_METHOD(thread_add_ln24_13_fu_872_p2);
    sensitive << ( zext_ln24_19_reg_1294 );

    SC_METHOD(thread_add_ln24_14_fu_882_p2);
    sensitive << ( zext_ln24_19_reg_1294 );

    SC_METHOD(thread_add_ln24_8_fu_620_p2);
    sensitive << ( zext_ln24_19_fu_606_p1 );

    SC_METHOD(thread_add_ln24_9_fu_702_p2);
    sensitive << ( zext_ln24_19_reg_1294 );

    SC_METHOD(thread_add_ln24_fu_609_p2);
    sensitive << ( zext_ln24_19_fu_606_p1 );

    SC_METHOD(thread_add_ln27_2_fu_510_p2);
    sensitive << ( zext_ln27_4_fu_494_p1 );
    sensitive << ( shl_ln27_mid1_fu_502_p3 );

    SC_METHOD(thread_add_ln27_fu_445_p2);
    sensitive << ( zext_ln27_fu_429_p1 );
    sensitive << ( shl_ln_fu_437_p3 );

    SC_METHOD(thread_add_ln32_2_fu_600_p2);
    sensitive << ( ap_phi_mux_indvar_flatten_phi_fu_320_p4 );

    SC_METHOD(thread_add_ln42_12_fu_676_p2);
    sensitive << ( tmp12_0_0_mid2_fu_634_p2 );
    sensitive << ( zext_ln42_13_fu_672_p1 );

    SC_METHOD(thread_add_ln42_13_fu_736_p2);
    sensitive << ( out_w_0_mid2_reg_1270 );

    SC_METHOD(thread_add_ln42_14_fu_745_p2);
    sensitive << ( tmp12_0_0_mid2_reg_1314 );
    sensitive << ( zext_ln42_15_fu_741_p1 );

    SC_METHOD(thread_add_ln42_15_fu_755_p2);
    sensitive << ( tmp12_1_0_mid2_reg_1319 );
    sensitive << ( zext_ln40_reg_1326 );

    SC_METHOD(thread_add_ln42_16_fu_846_p2);
    sensitive << ( tmp12_1_0_mid2_reg_1319 );
    sensitive << ( zext_ln42_13_reg_1343 );

    SC_METHOD(thread_add_ln42_17_fu_855_p2);
    sensitive << ( tmp12_1_0_mid2_reg_1319 );
    sensitive << ( zext_ln42_15_reg_1386 );

    SC_METHOD(thread_add_ln42_18_fu_929_p2);
    sensitive << ( zext_ln40_reg_1326 );
    sensitive << ( tmp12_2_0_mid2_reg_1379 );

    SC_METHOD(thread_add_ln42_19_fu_938_p2);
    sensitive << ( zext_ln42_13_reg_1343 );
    sensitive << ( tmp12_2_0_mid2_reg_1379 );

    SC_METHOD(thread_add_ln42_20_fu_947_p2);
    sensitive << ( tmp12_2_0_mid2_reg_1379 );
    sensitive << ( zext_ln42_15_reg_1386 );

    SC_METHOD(thread_add_ln42_fu_656_p2);
    sensitive << ( tmp12_0_0_mid2_fu_634_p2 );
    sensitive << ( zext_ln40_fu_653_p1 );

    SC_METHOD(thread_add_ln51_10_fu_999_p2);
    sensitive << ( trunc_ln51_s_reg_1458 );
    sensitive << ( trunc_ln51_8_reg_1463 );

    SC_METHOD(thread_add_ln51_11_fu_1042_p2);
    sensitive << ( trunc_ln51_9_reg_1422 );
    sensitive << ( add_ln51_10_reg_1508 );

    SC_METHOD(thread_add_ln51_12_fu_1046_p2);
    sensitive << ( add_ln51_9_fu_1037_p2 );
    sensitive << ( add_ln51_11_fu_1042_p2 );

    SC_METHOD(thread_add_ln51_13_fu_1052_p2);
    sensitive << ( trunc_ln51_1_reg_1493 );
    sensitive << ( trunc_ln51_2_reg_1498 );

    SC_METHOD(thread_add_ln51_14_fu_1076_p2);
    sensitive << ( trunc_ln51_4_reg_1518 );
    sensitive << ( trunc_ln51_5_reg_1533 );

    SC_METHOD(thread_add_ln51_15_fu_1080_p2);
    sensitive << ( trunc_ln51_3_reg_1513 );
    sensitive << ( add_ln51_14_fu_1076_p2 );

    SC_METHOD(thread_add_ln51_16_fu_1085_p2);
    sensitive << ( add_ln51_13_reg_1528 );
    sensitive << ( add_ln51_15_fu_1080_p2 );

    SC_METHOD(thread_add_ln51_17_fu_1090_p2);
    sensitive << ( add_ln51_12_reg_1523 );
    sensitive << ( add_ln51_16_fu_1085_p2 );

    SC_METHOD(thread_add_ln51_9_fu_1037_p2);
    sensitive << ( bias_q0 );
    sensitive << ( trunc_ln_reg_1417 );

    SC_METHOD(thread_ap_CS_fsm_pp0_stage0);
    sensitive << ( ap_CS_fsm );

    SC_METHOD(thread_ap_CS_fsm_pp0_stage1);
    sensitive << ( ap_CS_fsm );

    SC_METHOD(thread_ap_CS_fsm_pp0_stage2);
    sensitive << ( ap_CS_fsm );

    SC_METHOD(thread_ap_CS_fsm_pp0_stage3);
    sensitive << ( ap_CS_fsm );

    SC_METHOD(thread_ap_CS_fsm_pp0_stage4);
    sensitive << ( ap_CS_fsm );

    SC_METHOD(thread_ap_CS_fsm_state1);
    sensitive << ( ap_CS_fsm );

    SC_METHOD(thread_ap_CS_fsm_state12);
    sensitive << ( ap_CS_fsm );

    SC_METHOD(thread_ap_block_pp0_stage0);

    SC_METHOD(thread_ap_block_pp0_stage0_11001);

    SC_METHOD(thread_ap_block_pp0_stage0_subdone);

    SC_METHOD(thread_ap_block_pp0_stage1);

    SC_METHOD(thread_ap_block_pp0_stage1_11001);

    SC_METHOD(thread_ap_block_pp0_stage1_subdone);

    SC_METHOD(thread_ap_block_pp0_stage2);

    SC_METHOD(thread_ap_block_pp0_stage2_11001);

    SC_METHOD(thread_ap_block_pp0_stage2_subdone);

    SC_METHOD(thread_ap_block_pp0_stage3);

    SC_METHOD(thread_ap_block_pp0_stage3_11001);

    SC_METHOD(thread_ap_block_pp0_stage3_subdone);

    SC_METHOD(thread_ap_block_pp0_stage4);

    SC_METHOD(thread_ap_block_pp0_stage4_11001);

    SC_METHOD(thread_ap_block_pp0_stage4_subdone);

    SC_METHOD(thread_ap_block_state10_pp0_stage3_iter1);

    SC_METHOD(thread_ap_block_state11_pp0_stage4_iter1);

    SC_METHOD(thread_ap_block_state2_pp0_stage0_iter0);

    SC_METHOD(thread_ap_block_state3_pp0_stage1_iter0);

    SC_METHOD(thread_ap_block_state4_pp0_stage2_iter0);

    SC_METHOD(thread_ap_block_state5_pp0_stage3_iter0);

    SC_METHOD(thread_ap_block_state6_pp0_stage4_iter0);

    SC_METHOD(thread_ap_block_state7_pp0_stage0_iter1);

    SC_METHOD(thread_ap_block_state8_pp0_stage1_iter1);

    SC_METHOD(thread_ap_block_state9_pp0_stage2_iter1);

    SC_METHOD(thread_ap_condition_pp0_exit_iter0_state4);
    sensitive << ( icmp_ln23_reg_1222 );

    SC_METHOD(thread_ap_done);
    sensitive << ( ap_start );
    sensitive << ( ap_CS_fsm_state1 );
    sensitive << ( ap_CS_fsm_state12 );

    SC_METHOD(thread_ap_enable_pp0);
    sensitive << ( ap_idle_pp0 );

    SC_METHOD(thread_ap_idle);
    sensitive << ( ap_start );
    sensitive << ( ap_CS_fsm_state1 );

    SC_METHOD(thread_ap_idle_pp0);
    sensitive << ( ap_enable_reg_pp0_iter0 );
    sensitive << ( ap_enable_reg_pp0_iter1 );

    SC_METHOD(thread_ap_phi_mux_indvar_flatten48_phi_fu_296_p4);
    sensitive << ( indvar_flatten48_reg_292 );
    sensitive << ( icmp_ln23_reg_1222 );
    sensitive << ( ap_CS_fsm_pp0_stage0 );
    sensitive << ( ap_enable_reg_pp0_iter1 );
    sensitive << ( add_ln23_reg_1364 );
    sensitive << ( ap_block_pp0_stage0 );

    SC_METHOD(thread_ap_phi_mux_indvar_flatten_phi_fu_320_p4);
    sensitive << ( indvar_flatten_reg_316 );
    sensitive << ( icmp_ln23_reg_1222 );
    sensitive << ( ap_CS_fsm_pp0_stage0 );
    sensitive << ( ap_enable_reg_pp0_iter1 );
    sensitive << ( select_ln32_14_reg_1483 );
    sensitive << ( ap_block_pp0_stage0 );

    SC_METHOD(thread_ap_phi_mux_out_d_0_phi_fu_308_p4);
    sensitive << ( out_d_0_reg_304 );
    sensitive << ( icmp_ln23_reg_1222 );
    sensitive << ( ap_CS_fsm_pp0_stage0 );
    sensitive << ( ap_enable_reg_pp0_iter1 );
    sensitive << ( select_ln24_9_reg_1447 );
    sensitive << ( ap_block_pp0_stage0 );

    SC_METHOD(thread_ap_phi_mux_out_h_0_phi_fu_331_p4);
    sensitive << ( out_h_0_reg_327 );
    sensitive << ( icmp_ln23_reg_1222 );
    sensitive << ( ap_CS_fsm_pp0_stage0 );
    sensitive << ( ap_enable_reg_pp0_iter1 );
    sensitive << ( select_ln32_reg_1453 );
    sensitive << ( ap_block_pp0_stage0 );

    SC_METHOD(thread_ap_phi_mux_out_w_0_phi_fu_342_p4);
    sensitive << ( out_w_0_reg_338 );
    sensitive << ( icmp_ln23_reg_1222 );
    sensitive << ( ap_CS_fsm_pp0_stage0 );
    sensitive << ( ap_enable_reg_pp0_iter1 );
    sensitive << ( out_w_reg_1338 );
    sensitive << ( ap_block_pp0_stage0 );

    SC_METHOD(thread_ap_ready);
    sensitive << ( ap_CS_fsm_state12 );

    SC_METHOD(thread_bias_address0);
    sensitive << ( ap_CS_fsm_pp0_stage0 );
    sensitive << ( ap_enable_reg_pp0_iter1 );
    sensitive << ( ap_block_pp0_stage0 );
    sensitive << ( zext_ln24_18_fu_965_p1 );

    SC_METHOD(thread_bias_ce0);
    sensitive << ( ap_CS_fsm_pp0_stage0 );
    sensitive << ( ap_enable_reg_pp0_iter1 );
    sensitive << ( ap_block_pp0_stage0_11001 );

    SC_METHOD(thread_empty_60_fu_393_p1);
    sensitive << ( output_height );

    SC_METHOD(thread_empty_62_fu_568_p2);
    sensitive << ( icmp_ln32_fu_477_p2 );
    sensitive << ( select_ln24_14_fu_555_p3 );

    SC_METHOD(thread_empty_fu_389_p1);
    sensitive << ( output_width );

    SC_METHOD(thread_grp_fu_1155_p0);
    sensitive << ( ap_enable_reg_pp0_iter1 );
    sensitive << ( ap_CS_fsm_pp0_stage2 );
    sensitive << ( icmp_ln23_reg_1222_pp0_iter1_reg );
    sensitive << ( zext_ln51_1_cast_reg_1187 );
    sensitive << ( ap_block_pp0_stage2 );

    SC_METHOD(thread_grp_fu_1155_p1);
    sensitive << ( ap_enable_reg_pp0_iter1 );
    sensitive << ( ap_CS_fsm_pp0_stage2 );
    sensitive << ( icmp_ln23_reg_1222_pp0_iter1_reg );
    sensitive << ( ap_block_pp0_stage2 );
    sensitive << ( grp_fu_1155_p10 );

    SC_METHOD(thread_grp_fu_1155_p10);
    sensitive << ( tmp14_mid2_v_v_reg_1412 );

    SC_METHOD(thread_grp_fu_1155_p2);
    sensitive << ( ap_enable_reg_pp0_iter1 );
    sensitive << ( ap_CS_fsm_pp0_stage2 );
    sensitive << ( icmp_ln23_reg_1222_pp0_iter1_reg );
    sensitive << ( zext_ln40_reg_1326_pp0_iter1_reg );
    sensitive << ( ap_block_pp0_stage2 );

    SC_METHOD(thread_icmp_ln23_fu_466_p2);
    sensitive << ( ap_enable_reg_pp0_iter0 );
    sensitive << ( ap_CS_fsm_pp0_stage0 );
    sensitive << ( ap_block_pp0_stage0_11001 );
    sensitive << ( tmp_s_reg_1202 );
    sensitive << ( ap_phi_mux_indvar_flatten48_phi_fu_296_p4 );

    SC_METHOD(thread_icmp_ln32_fu_477_p2);
    sensitive << ( ap_enable_reg_pp0_iter0 );
    sensitive << ( ap_CS_fsm_pp0_stage0 );
    sensitive << ( ap_block_pp0_stage0_11001 );
    sensitive << ( mul_ln4_reg_1197 );
    sensitive << ( icmp_ln23_fu_466_p2 );
    sensitive << ( ap_phi_mux_indvar_flatten_phi_fu_320_p4 );

    SC_METHOD(thread_icmp_ln33_2_fu_550_p2);
    sensitive << ( ap_enable_reg_pp0_iter0 );
    sensitive << ( ap_CS_fsm_pp0_stage0 );
    sensitive << ( ap_block_pp0_stage0_11001 );
    sensitive << ( empty_reg_1192 );
    sensitive << ( icmp_ln23_fu_466_p2 );
    sensitive << ( ap_phi_mux_out_w_0_phi_fu_342_p4 );

    SC_METHOD(thread_icmp_ln33_fu_419_p2);
    sensitive << ( ap_start );
    sensitive << ( ap_CS_fsm_state1 );
    sensitive << ( empty_fu_389_p1 );

    SC_METHOD(thread_input_r_address0);
    sensitive << ( ap_CS_fsm_pp0_stage1 );
    sensitive << ( ap_enable_reg_pp0_iter0 );
    sensitive << ( ap_CS_fsm_pp0_stage3 );
    sensitive << ( ap_CS_fsm_pp0_stage4 );
    sensitive << ( ap_CS_fsm_pp0_stage0 );
    sensitive << ( ap_enable_reg_pp0_iter1 );
    sensitive << ( ap_CS_fsm_pp0_stage2 );
    sensitive << ( ap_block_pp0_stage0 );
    sensitive << ( ap_block_pp0_stage1 );
    sensitive << ( zext_ln42_12_fu_662_p1 );
    sensitive << ( ap_block_pp0_stage2 );
    sensitive << ( zext_ln42_17_fu_759_p1 );
    sensitive << ( ap_block_pp0_stage3 );
    sensitive << ( zext_ln42_19_fu_859_p1 );
    sensitive << ( ap_block_pp0_stage4 );
    sensitive << ( zext_ln42_21_fu_942_p1 );
    sensitive << ( zext_ln42_22_fu_995_p1 );

    SC_METHOD(thread_input_r_address1);
    sensitive << ( ap_CS_fsm_pp0_stage1 );
    sensitive << ( ap_enable_reg_pp0_iter0 );
    sensitive << ( ap_CS_fsm_pp0_stage3 );
    sensitive << ( ap_CS_fsm_pp0_stage4 );
    sensitive << ( ap_CS_fsm_pp0_stage2 );
    sensitive << ( ap_block_pp0_stage1 );
    sensitive << ( zext_ln42_14_fu_682_p1 );
    sensitive << ( ap_block_pp0_stage2 );
    sensitive << ( zext_ln42_16_fu_750_p1 );
    sensitive << ( ap_block_pp0_stage3 );
    sensitive << ( zext_ln42_18_fu_850_p1 );
    sensitive << ( ap_block_pp0_stage4 );
    sensitive << ( zext_ln42_20_fu_933_p1 );

    SC_METHOD(thread_input_r_ce0);
    sensitive << ( ap_CS_fsm_pp0_stage1 );
    sensitive << ( ap_enable_reg_pp0_iter0 );
    sensitive << ( ap_block_pp0_stage1_11001 );
    sensitive << ( ap_CS_fsm_pp0_stage3 );
    sensitive << ( ap_block_pp0_stage3_11001 );
    sensitive << ( ap_CS_fsm_pp0_stage4 );
    sensitive << ( ap_block_pp0_stage4_11001 );
    sensitive << ( ap_CS_fsm_pp0_stage0 );
    sensitive << ( ap_enable_reg_pp0_iter1 );
    sensitive << ( ap_block_pp0_stage0_11001 );
    sensitive << ( ap_CS_fsm_pp0_stage2 );
    sensitive << ( ap_block_pp0_stage2_11001 );

    SC_METHOD(thread_input_r_ce1);
    sensitive << ( ap_CS_fsm_pp0_stage1 );
    sensitive << ( ap_enable_reg_pp0_iter0 );
    sensitive << ( ap_block_pp0_stage1_11001 );
    sensitive << ( ap_CS_fsm_pp0_stage3 );
    sensitive << ( ap_block_pp0_stage3_11001 );
    sensitive << ( ap_CS_fsm_pp0_stage4 );
    sensitive << ( ap_block_pp0_stage4_11001 );
    sensitive << ( ap_CS_fsm_pp0_stage2 );
    sensitive << ( ap_block_pp0_stage2_11001 );

    SC_METHOD(thread_kernel_address0);
    sensitive << ( ap_CS_fsm_pp0_stage1 );
    sensitive << ( ap_enable_reg_pp0_iter0 );
    sensitive << ( ap_CS_fsm_pp0_stage3 );
    sensitive << ( ap_CS_fsm_pp0_stage4 );
    sensitive << ( ap_CS_fsm_pp0_stage0 );
    sensitive << ( ap_CS_fsm_pp0_stage2 );
    sensitive << ( ap_block_pp0_stage0 );
    sensitive << ( zext_ln24_fu_524_p1 );
    sensitive << ( zext_ln24_10_fu_615_p1 );
    sensitive << ( ap_block_pp0_stage1 );
    sensitive << ( ap_block_pp0_stage2 );
    sensitive << ( zext_ln24_13_fu_717_p1 );
    sensitive << ( ap_block_pp0_stage3 );
    sensitive << ( zext_ln24_15_fu_787_p1 );
    sensitive << ( ap_block_pp0_stage4 );
    sensitive << ( zext_ln24_17_fu_887_p1 );

    SC_METHOD(thread_kernel_address1);
    sensitive << ( ap_CS_fsm_pp0_stage1 );
    sensitive << ( ap_enable_reg_pp0_iter0 );
    sensitive << ( ap_CS_fsm_pp0_stage3 );
    sensitive << ( ap_CS_fsm_pp0_stage4 );
    sensitive << ( ap_CS_fsm_pp0_stage2 );
    sensitive << ( ap_block_pp0_stage1 );
    sensitive << ( zext_ln24_11_fu_626_p1 );
    sensitive << ( zext_ln24_12_fu_707_p1 );
    sensitive << ( ap_block_pp0_stage2 );
    sensitive << ( zext_ln24_14_fu_777_p1 );
    sensitive << ( ap_block_pp0_stage3 );
    sensitive << ( zext_ln24_16_fu_877_p1 );
    sensitive << ( ap_block_pp0_stage4 );

    SC_METHOD(thread_kernel_ce0);
    sensitive << ( ap_CS_fsm_pp0_stage1 );
    sensitive << ( ap_enable_reg_pp0_iter0 );
    sensitive << ( ap_block_pp0_stage1_11001 );
    sensitive << ( ap_CS_fsm_pp0_stage3 );
    sensitive << ( ap_block_pp0_stage3_11001 );
    sensitive << ( ap_CS_fsm_pp0_stage4 );
    sensitive << ( ap_block_pp0_stage4_11001 );
    sensitive << ( ap_CS_fsm_pp0_stage0 );
    sensitive << ( ap_block_pp0_stage0_11001 );
    sensitive << ( ap_CS_fsm_pp0_stage2 );
    sensitive << ( ap_block_pp0_stage2_11001 );

    SC_METHOD(thread_kernel_ce1);
    sensitive << ( ap_CS_fsm_pp0_stage1 );
    sensitive << ( ap_enable_reg_pp0_iter0 );
    sensitive << ( ap_block_pp0_stage1_11001 );
    sensitive << ( ap_CS_fsm_pp0_stage3 );
    sensitive << ( ap_block_pp0_stage3_11001 );
    sensitive << ( ap_CS_fsm_pp0_stage4 );
    sensitive << ( ap_block_pp0_stage4_11001 );
    sensitive << ( ap_CS_fsm_pp0_stage2 );
    sensitive << ( ap_block_pp0_stage2_11001 );

    SC_METHOD(thread_mul_ln42_18_fu_529_p0);
    sensitive << ( ap_enable_reg_pp0_iter0 );
    sensitive << ( ap_CS_fsm_pp0_stage0 );
    sensitive << ( ap_block_pp0_stage0 );
    sensitive << ( mul_ln42_18_fu_529_p00 );

    SC_METHOD(thread_mul_ln42_18_fu_529_p00);
    sensitive << ( out_d_fu_471_p2 );

    SC_METHOD(thread_mul_ln42_18_fu_529_p1);
    sensitive << ( ap_enable_reg_pp0_iter0 );
    sensitive << ( ap_CS_fsm_pp0_stage0 );
    sensitive << ( zext_ln42_reg_1168 );
    sensitive << ( ap_block_pp0_stage0 );

    SC_METHOD(thread_mul_ln42_18_fu_529_p2);
    sensitive << ( mul_ln42_18_fu_529_p0 );
    sensitive << ( mul_ln42_18_fu_529_p1 );

    SC_METHOD(thread_mul_ln42_fu_451_p0);
    sensitive << ( ap_enable_reg_pp0_iter0 );
    sensitive << ( ap_CS_fsm_pp0_stage0 );
    sensitive << ( ap_block_pp0_stage0 );
    sensitive << ( mul_ln42_fu_451_p00 );

    SC_METHOD(thread_mul_ln42_fu_451_p00);
    sensitive << ( ap_phi_mux_out_d_0_phi_fu_308_p4 );

    SC_METHOD(thread_mul_ln42_fu_451_p1);
    sensitive << ( ap_enable_reg_pp0_iter0 );
    sensitive << ( ap_CS_fsm_pp0_stage0 );
    sensitive << ( zext_ln42_reg_1168 );
    sensitive << ( ap_block_pp0_stage0 );

    SC_METHOD(thread_mul_ln42_fu_451_p2);
    sensitive << ( mul_ln42_fu_451_p0 );
    sensitive << ( mul_ln42_fu_451_p1 );

    SC_METHOD(thread_mul_ln4_fu_405_p0);
    sensitive << ( ap_CS_fsm_state1 );
    sensitive << ( mul_ln4_fu_405_p00 );

    SC_METHOD(thread_mul_ln4_fu_405_p00);
    sensitive << ( empty_60_fu_393_p1 );

    SC_METHOD(thread_mul_ln4_fu_405_p1);
    sensitive << ( ap_CS_fsm_state1 );
    sensitive << ( mul_ln4_fu_405_p10 );

    SC_METHOD(thread_mul_ln4_fu_405_p10);
    sensitive << ( empty_fu_389_p1 );

    SC_METHOD(thread_mul_ln4_fu_405_p2);
    sensitive << ( mul_ln4_fu_405_p0 );
    sensitive << ( mul_ln4_fu_405_p1 );

    SC_METHOD(thread_mul_ln51_2_fu_792_p0);
    sensitive << ( ap_enable_reg_pp0_iter0 );
    sensitive << ( ap_CS_fsm_pp0_stage3 );
    sensitive << ( zext_ln51_4_reg_1244 );
    sensitive << ( ap_block_pp0_stage3 );

    SC_METHOD(thread_mul_ln51_2_fu_792_p1);
    sensitive << ( ap_enable_reg_pp0_iter0 );
    sensitive << ( ap_CS_fsm_pp0_stage3 );
    sensitive << ( zext_ln51_reg_1181 );
    sensitive << ( ap_block_pp0_stage3 );

    SC_METHOD(thread_mul_ln51_2_fu_792_p2);
    sensitive << ( mul_ln51_2_fu_792_p0 );
    sensitive << ( mul_ln51_2_fu_792_p1 );

    SC_METHOD(thread_mul_ln51_fu_687_p0);
    sensitive << ( ap_enable_reg_pp0_iter0 );
    sensitive << ( ap_CS_fsm_pp0_stage2 );
    sensitive << ( zext_ln51_2_reg_1212 );
    sensitive << ( ap_block_pp0_stage2 );

    SC_METHOD(thread_mul_ln51_fu_687_p1);
    sensitive << ( ap_enable_reg_pp0_iter0 );
    sensitive << ( ap_CS_fsm_pp0_stage2 );
    sensitive << ( zext_ln51_reg_1181 );
    sensitive << ( ap_block_pp0_stage2 );

    SC_METHOD(thread_mul_ln51_fu_687_p2);
    sensitive << ( mul_ln51_fu_687_p0 );
    sensitive << ( mul_ln51_fu_687_p1 );

    SC_METHOD(thread_out_d_fu_471_p2);
    sensitive << ( ap_phi_mux_out_d_0_phi_fu_308_p4 );

    SC_METHOD(thread_out_h_fu_562_p2);
    sensitive << ( select_ln24_fu_482_p3 );

    SC_METHOD(thread_out_w_0_mid2_fu_574_p3);
    sensitive << ( ap_phi_mux_out_w_0_phi_fu_342_p4 );
    sensitive << ( empty_62_fu_568_p2 );

    SC_METHOD(thread_out_w_fu_667_p2);
    sensitive << ( out_w_0_mid2_reg_1270 );

    SC_METHOD(thread_output_r_address0);
    sensitive << ( ap_CS_fsm_pp0_stage4 );
    sensitive << ( ap_enable_reg_pp0_iter1 );
    sensitive << ( ap_block_pp0_stage4 );
    sensitive << ( zext_ln51_3_fu_1095_p1 );

    SC_METHOD(thread_output_r_ce0);
    sensitive << ( ap_CS_fsm_pp0_stage4 );
    sensitive << ( ap_block_pp0_stage4_11001 );
    sensitive << ( ap_enable_reg_pp0_iter1 );

    SC_METHOD(thread_output_r_d0);
    sensitive << ( ap_CS_fsm_pp0_stage4 );
    sensitive << ( ap_enable_reg_pp0_iter1 );
    sensitive << ( add_ln51_17_reg_1543 );
    sensitive << ( ap_block_pp0_stage4 );

    SC_METHOD(thread_output_r_we0);
    sensitive << ( ap_CS_fsm_pp0_stage4 );
    sensitive << ( ap_block_pp0_stage4_11001 );
    sensitive << ( ap_enable_reg_pp0_iter1 );
    sensitive << ( icmp_ln23_reg_1222_pp0_iter1_reg );

    SC_METHOD(thread_select_ln24_10_fu_534_p3);
    sensitive << ( icmp_ln32_fu_477_p2 );
    sensitive << ( mul_ln42_fu_451_p2 );
    sensitive << ( mul_ln42_18_fu_529_p2 );

    SC_METHOD(thread_select_ln24_11_fu_796_p3);
    sensitive << ( icmp_ln32_reg_1231 );
    sensitive << ( mul_ln51_reg_1354 );
    sensitive << ( mul_ln51_2_fu_792_p2 );

    SC_METHOD(thread_select_ln24_12_fu_542_p3);
    sensitive << ( icmp_ln32_fu_477_p2 );
    sensitive << ( mul_ln42_18_fu_529_p2 );
    sensitive << ( tmp_0_0_fu_460_p2 );

    SC_METHOD(thread_select_ln24_13_fu_802_p3);
    sensitive << ( icmp_ln32_reg_1231 );
    sensitive << ( tmp13_reg_1359 );
    sensitive << ( mul_ln51_2_fu_792_p2 );

    SC_METHOD(thread_select_ln24_14_fu_555_p3);
    sensitive << ( icmp_ln33_reg_1207 );
    sensitive << ( icmp_ln32_fu_477_p2 );
    sensitive << ( icmp_ln33_2_fu_550_p2 );

    SC_METHOD(thread_select_ln24_8_fu_516_p3);
    sensitive << ( icmp_ln32_fu_477_p2 );
    sensitive << ( add_ln27_2_fu_510_p2 );
    sensitive << ( add_ln27_fu_445_p2 );

    SC_METHOD(thread_select_ln24_9_fu_892_p3);
    sensitive << ( out_d_0_reg_304 );
    sensitive << ( out_d_reg_1226 );
    sensitive << ( icmp_ln32_reg_1231 );

    SC_METHOD(thread_select_ln24_fu_482_p3);
    sensitive << ( icmp_ln32_fu_477_p2 );
    sensitive << ( ap_phi_mux_out_h_0_phi_fu_331_p4 );

    SC_METHOD(thread_select_ln32_14_fu_951_p3);
    sensitive << ( icmp_ln32_reg_1231 );
    sensitive << ( add_ln32_2_reg_1289 );

    SC_METHOD(thread_select_ln32_fu_898_p3);
    sensitive << ( select_ln24_reg_1239 );
    sensitive << ( select_ln24_14_reg_1259 );
    sensitive << ( out_h_reg_1265 );

    SC_METHOD(thread_shl_ln27_mid1_fu_502_p3);
    sensitive << ( trunc_ln27_2_fu_498_p1 );

    SC_METHOD(thread_shl_ln_fu_437_p3);
    sensitive << ( trunc_ln27_fu_433_p1 );

    SC_METHOD(thread_tmp12_0_0_mid2_fu_634_p0);
    sensitive << ( ap_CS_fsm_pp0_stage1 );
    sensitive << ( ap_enable_reg_pp0_iter0 );
    sensitive << ( zext_ln42_1_cast14_reg_1174 );
    sensitive << ( ap_block_pp0_stage1 );

    SC_METHOD(thread_tmp12_0_0_mid2_fu_634_p1);
    sensitive << ( ap_CS_fsm_pp0_stage1 );
    sensitive << ( ap_enable_reg_pp0_iter0 );
    sensitive << ( ap_block_pp0_stage1 );
    sensitive << ( tmp12_0_0_mid2_fu_634_p10 );

    SC_METHOD(thread_tmp12_0_0_mid2_fu_634_p10);
    sensitive << ( tmp12_0_0_mid2_v_v_reg_1282 );

    SC_METHOD(thread_tmp12_0_0_mid2_fu_634_p2);
    sensitive << ( tmp12_0_0_mid2_fu_634_p0 );
    sensitive << ( tmp12_0_0_mid2_fu_634_p1 );

    SC_METHOD(thread_tmp12_0_0_mid2_v_v_fu_592_p3);
    sensitive << ( select_ln24_14_fu_555_p3 );
    sensitive << ( tmp_0_0_mid1_fu_586_p2 );
    sensitive << ( select_ln24_12_fu_542_p3 );

    SC_METHOD(thread_tmp12_1_0_mid2_fu_648_p0);
    sensitive << ( ap_CS_fsm_pp0_stage1 );
    sensitive << ( ap_enable_reg_pp0_iter0 );
    sensitive << ( zext_ln42_1_cast14_reg_1174 );
    sensitive << ( ap_block_pp0_stage1 );

    SC_METHOD(thread_tmp12_1_0_mid2_fu_648_p1);
    sensitive << ( ap_CS_fsm_pp0_stage1 );
    sensitive << ( ap_enable_reg_pp0_iter0 );
    sensitive << ( ap_block_pp0_stage1 );
    sensitive << ( tmp12_1_0_mid2_fu_648_p10 );

    SC_METHOD(thread_tmp12_1_0_mid2_fu_648_p10);
    sensitive << ( tmp12_1_0_mid2_v_v_fu_639_p2 );

    SC_METHOD(thread_tmp12_1_0_mid2_fu_648_p2);
    sensitive << ( tmp12_1_0_mid2_fu_648_p0 );
    sensitive << ( tmp12_1_0_mid2_fu_648_p1 );

    SC_METHOD(thread_tmp12_1_0_mid2_v_v_fu_639_p2);
    sensitive << ( tmp12_0_0_mid2_v_v_reg_1282 );

    SC_METHOD(thread_tmp12_2_0_mid2_fu_731_p0);
    sensitive << ( ap_enable_reg_pp0_iter0 );
    sensitive << ( ap_CS_fsm_pp0_stage2 );
    sensitive << ( zext_ln42_1_cast14_reg_1174 );
    sensitive << ( ap_block_pp0_stage2 );

    SC_METHOD(thread_tmp12_2_0_mid2_fu_731_p1);
    sensitive << ( ap_enable_reg_pp0_iter0 );
    sensitive << ( ap_CS_fsm_pp0_stage2 );
    sensitive << ( ap_block_pp0_stage2 );
    sensitive << ( tmp12_2_0_mid2_fu_731_p10 );

    SC_METHOD(thread_tmp12_2_0_mid2_fu_731_p10);
    sensitive << ( tmp12_2_0_mid2_v_v_fu_722_p2 );

    SC_METHOD(thread_tmp12_2_0_mid2_fu_731_p2);
    sensitive << ( tmp12_2_0_mid2_fu_731_p0 );
    sensitive << ( tmp12_2_0_mid2_fu_731_p1 );

    SC_METHOD(thread_tmp12_2_0_mid2_v_v_fu_722_p2);
    sensitive << ( tmp12_0_0_mid2_v_v_reg_1282 );

    SC_METHOD(thread_tmp13_fu_691_p2);
    sensitive << ( zext_ln42_2_cast_reg_1217 );
    sensitive << ( mul_ln51_fu_687_p2 );

    SC_METHOD(thread_tmp13_mid1_fu_808_p2);
    sensitive << ( zext_ln42_2_cast_mid_reg_1277 );
    sensitive << ( select_ln24_11_fu_796_p3 );

    SC_METHOD(thread_tmp14_mid2_v_v_fu_813_p3);
    sensitive << ( select_ln24_14_reg_1259 );
    sensitive << ( tmp13_mid1_fu_808_p2 );
    sensitive << ( select_ln24_13_fu_802_p3 );

    SC_METHOD(thread_tmp_0_0_fu_460_p2);
    sensitive << ( zext_ln42_2_cast_fu_456_p1 );
    sensitive << ( mul_ln42_fu_451_p2 );

    SC_METHOD(thread_tmp_0_0_mid1_fu_586_p2);
    sensitive << ( zext_ln42_2_cast_mid_fu_582_p1 );
    sensitive << ( select_ln24_10_fu_534_p3 );

    SC_METHOD(thread_tmp_s_fu_411_p3);
    sensitive << ( mul_ln4_fu_405_p2 );

    SC_METHOD(thread_trunc_ln27_2_fu_498_p1);
    sensitive << ( out_d_fu_471_p2 );

    SC_METHOD(thread_trunc_ln27_fu_433_p1);
    sensitive << ( ap_phi_mux_out_d_0_phi_fu_308_p4 );

    SC_METHOD(thread_zext_ln24_10_fu_615_p1);
    sensitive << ( add_ln24_fu_609_p2 );

    SC_METHOD(thread_zext_ln24_11_fu_626_p1);
    sensitive << ( add_ln24_8_fu_620_p2 );

    SC_METHOD(thread_zext_ln24_12_fu_707_p1);
    sensitive << ( add_ln24_9_fu_702_p2 );

    SC_METHOD(thread_zext_ln24_13_fu_717_p1);
    sensitive << ( add_ln24_10_fu_712_p2 );

    SC_METHOD(thread_zext_ln24_14_fu_777_p1);
    sensitive << ( add_ln24_11_fu_772_p2 );

    SC_METHOD(thread_zext_ln24_15_fu_787_p1);
    sensitive << ( add_ln24_12_fu_782_p2 );

    SC_METHOD(thread_zext_ln24_16_fu_877_p1);
    sensitive << ( add_ln24_13_fu_872_p2 );

    SC_METHOD(thread_zext_ln24_17_fu_887_p1);
    sensitive << ( add_ln24_14_fu_882_p2 );

    SC_METHOD(thread_zext_ln24_18_fu_965_p1);
    sensitive << ( select_ln24_9_reg_1447 );

    SC_METHOD(thread_zext_ln24_19_fu_606_p1);
    sensitive << ( select_ln24_8_reg_1249 );

    SC_METHOD(thread_zext_ln24_fu_524_p1);
    sensitive << ( select_ln24_8_fu_516_p3 );

    SC_METHOD(thread_zext_ln27_4_fu_494_p1);
    sensitive << ( out_d_fu_471_p2 );

    SC_METHOD(thread_zext_ln27_fu_429_p1);
    sensitive << ( ap_phi_mux_out_d_0_phi_fu_308_p4 );

    SC_METHOD(thread_zext_ln40_fu_653_p1);
    sensitive << ( out_w_0_mid2_reg_1270 );

    SC_METHOD(thread_zext_ln42_12_fu_662_p1);
    sensitive << ( add_ln42_fu_656_p2 );

    SC_METHOD(thread_zext_ln42_13_fu_672_p1);
    sensitive << ( out_w_fu_667_p2 );

    SC_METHOD(thread_zext_ln42_14_fu_682_p1);
    sensitive << ( add_ln42_12_fu_676_p2 );

    SC_METHOD(thread_zext_ln42_15_fu_741_p1);
    sensitive << ( add_ln42_13_fu_736_p2 );

    SC_METHOD(thread_zext_ln42_16_fu_750_p1);
    sensitive << ( add_ln42_14_fu_745_p2 );

    SC_METHOD(thread_zext_ln42_17_fu_759_p1);
    sensitive << ( add_ln42_15_fu_755_p2 );

    SC_METHOD(thread_zext_ln42_18_fu_850_p1);
    sensitive << ( add_ln42_16_fu_846_p2 );

    SC_METHOD(thread_zext_ln42_19_fu_859_p1);
    sensitive << ( add_ln42_17_fu_855_p2 );

    SC_METHOD(thread_zext_ln42_1_cast14_fu_377_p1);
    sensitive << ( input_width );

    SC_METHOD(thread_zext_ln42_20_fu_933_p1);
    sensitive << ( add_ln42_18_fu_929_p2 );

    SC_METHOD(thread_zext_ln42_21_fu_942_p1);
    sensitive << ( add_ln42_19_fu_938_p2 );

    SC_METHOD(thread_zext_ln42_22_fu_995_p1);
    sensitive << ( add_ln42_20_reg_1478 );

    SC_METHOD(thread_zext_ln42_2_cast_fu_456_p1);
    sensitive << ( ap_phi_mux_out_h_0_phi_fu_331_p4 );

    SC_METHOD(thread_zext_ln42_2_cast_mid_fu_582_p1);
    sensitive << ( out_h_fu_562_p2 );

    SC_METHOD(thread_zext_ln42_fu_373_p1);
    sensitive << ( input_height );

    SC_METHOD(thread_zext_ln51_1_cast_fu_385_p1);
    sensitive << ( output_width );

    SC_METHOD(thread_zext_ln51_2_fu_425_p1);
    sensitive << ( ap_phi_mux_out_d_0_phi_fu_308_p4 );

    SC_METHOD(thread_zext_ln51_3_fu_1095_p1);
    sensitive << ( add_ln51_reg_1538 );

    SC_METHOD(thread_zext_ln51_4_fu_490_p1);
    sensitive << ( out_d_fu_471_p2 );

    SC_METHOD(thread_zext_ln51_fu_381_p1);
    sensitive << ( output_height );

    SC_METHOD(thread_ap_NS_fsm);
    sensitive << ( ap_start );
    sensitive << ( ap_CS_fsm );
    sensitive << ( ap_CS_fsm_state1 );
    sensitive << ( ap_enable_reg_pp0_iter0 );
    sensitive << ( icmp_ln23_reg_1222 );
    sensitive << ( ap_CS_fsm_pp0_stage4 );
    sensitive << ( ap_enable_reg_pp0_iter1 );
    sensitive << ( ap_block_pp0_stage2_subdone );
    sensitive << ( ap_block_pp0_stage4_subdone );
    sensitive << ( ap_block_pp0_stage0_subdone );
    sensitive << ( ap_block_pp0_stage1_subdone );
    sensitive << ( ap_block_pp0_stage3_subdone );

    ap_CS_fsm = "0000001";
    ap_enable_reg_pp0_iter0 = SC_LOGIC_0;
    ap_enable_reg_pp0_iter1 = SC_LOGIC_0;
    static int apTFileNum = 0;
    stringstream apTFilenSS;
    apTFilenSS << "depthwise_conv2d_fix_1_sc_trace_" << apTFileNum ++;
    string apTFn = apTFilenSS.str();
    mVcdFile = sc_create_vcd_trace_file(apTFn.c_str());
    mVcdFile->set_time_unit(1, SC_PS);
    if (1) {
#ifdef __HLS_TRACE_LEVEL_PORT_HIER__
    sc_trace(mVcdFile, ap_clk, "(port)ap_clk");
    sc_trace(mVcdFile, ap_rst, "(port)ap_rst");
    sc_trace(mVcdFile, ap_start, "(port)ap_start");
    sc_trace(mVcdFile, ap_done, "(port)ap_done");
    sc_trace(mVcdFile, ap_idle, "(port)ap_idle");
    sc_trace(mVcdFile, ap_ready, "(port)ap_ready");
    sc_trace(mVcdFile, input_height, "(port)input_height");
    sc_trace(mVcdFile, input_width, "(port)input_width");
    sc_trace(mVcdFile, input_r_address0, "(port)input_r_address0");
    sc_trace(mVcdFile, input_r_ce0, "(port)input_r_ce0");
    sc_trace(mVcdFile, input_r_q0, "(port)input_r_q0");
    sc_trace(mVcdFile, input_r_address1, "(port)input_r_address1");
    sc_trace(mVcdFile, input_r_ce1, "(port)input_r_ce1");
    sc_trace(mVcdFile, input_r_q1, "(port)input_r_q1");
    sc_trace(mVcdFile, output_height, "(port)output_height");
    sc_trace(mVcdFile, output_width, "(port)output_width");
    sc_trace(mVcdFile, output_r_address0, "(port)output_r_address0");
    sc_trace(mVcdFile, output_r_ce0, "(port)output_r_ce0");
    sc_trace(mVcdFile, output_r_we0, "(port)output_r_we0");
    sc_trace(mVcdFile, output_r_d0, "(port)output_r_d0");
    sc_trace(mVcdFile, bias_address0, "(port)bias_address0");
    sc_trace(mVcdFile, bias_ce0, "(port)bias_ce0");
    sc_trace(mVcdFile, bias_q0, "(port)bias_q0");
    sc_trace(mVcdFile, kernel_address0, "(port)kernel_address0");
    sc_trace(mVcdFile, kernel_ce0, "(port)kernel_ce0");
    sc_trace(mVcdFile, kernel_q0, "(port)kernel_q0");
    sc_trace(mVcdFile, kernel_address1, "(port)kernel_address1");
    sc_trace(mVcdFile, kernel_ce1, "(port)kernel_ce1");
    sc_trace(mVcdFile, kernel_q1, "(port)kernel_q1");
#endif
#ifdef __HLS_TRACE_LEVEL_INT__
    sc_trace(mVcdFile, ap_CS_fsm, "ap_CS_fsm");
    sc_trace(mVcdFile, ap_CS_fsm_state1, "ap_CS_fsm_state1");
    sc_trace(mVcdFile, indvar_flatten48_reg_292, "indvar_flatten48_reg_292");
    sc_trace(mVcdFile, out_d_0_reg_304, "out_d_0_reg_304");
    sc_trace(mVcdFile, indvar_flatten_reg_316, "indvar_flatten_reg_316");
    sc_trace(mVcdFile, out_h_0_reg_327, "out_h_0_reg_327");
    sc_trace(mVcdFile, out_w_0_reg_338, "out_w_0_reg_338");
    sc_trace(mVcdFile, reg_349, "reg_349");
    sc_trace(mVcdFile, ap_CS_fsm_pp0_stage1, "ap_CS_fsm_pp0_stage1");
    sc_trace(mVcdFile, ap_enable_reg_pp0_iter0, "ap_enable_reg_pp0_iter0");
    sc_trace(mVcdFile, ap_block_state3_pp0_stage1_iter0, "ap_block_state3_pp0_stage1_iter0");
    sc_trace(mVcdFile, ap_block_state8_pp0_stage1_iter1, "ap_block_state8_pp0_stage1_iter1");
    sc_trace(mVcdFile, ap_block_pp0_stage1_11001, "ap_block_pp0_stage1_11001");
    sc_trace(mVcdFile, icmp_ln23_reg_1222, "icmp_ln23_reg_1222");
    sc_trace(mVcdFile, ap_CS_fsm_pp0_stage3, "ap_CS_fsm_pp0_stage3");
    sc_trace(mVcdFile, ap_block_state5_pp0_stage3_iter0, "ap_block_state5_pp0_stage3_iter0");
    sc_trace(mVcdFile, ap_block_state10_pp0_stage3_iter1, "ap_block_state10_pp0_stage3_iter1");
    sc_trace(mVcdFile, ap_block_pp0_stage3_11001, "ap_block_pp0_stage3_11001");
    sc_trace(mVcdFile, ap_CS_fsm_pp0_stage4, "ap_CS_fsm_pp0_stage4");
    sc_trace(mVcdFile, ap_block_state6_pp0_stage4_iter0, "ap_block_state6_pp0_stage4_iter0");
    sc_trace(mVcdFile, ap_block_state11_pp0_stage4_iter1, "ap_block_state11_pp0_stage4_iter1");
    sc_trace(mVcdFile, ap_block_pp0_stage4_11001, "ap_block_pp0_stage4_11001");
    sc_trace(mVcdFile, ap_CS_fsm_pp0_stage0, "ap_CS_fsm_pp0_stage0");
    sc_trace(mVcdFile, ap_enable_reg_pp0_iter1, "ap_enable_reg_pp0_iter1");
    sc_trace(mVcdFile, ap_block_state2_pp0_stage0_iter0, "ap_block_state2_pp0_stage0_iter0");
    sc_trace(mVcdFile, ap_block_state7_pp0_stage0_iter1, "ap_block_state7_pp0_stage0_iter1");
    sc_trace(mVcdFile, ap_block_pp0_stage0_11001, "ap_block_pp0_stage0_11001");
    sc_trace(mVcdFile, reg_354, "reg_354");
    sc_trace(mVcdFile, ap_CS_fsm_pp0_stage2, "ap_CS_fsm_pp0_stage2");
    sc_trace(mVcdFile, ap_block_state4_pp0_stage2_iter0, "ap_block_state4_pp0_stage2_iter0");
    sc_trace(mVcdFile, ap_block_state9_pp0_stage2_iter1, "ap_block_state9_pp0_stage2_iter1");
    sc_trace(mVcdFile, ap_block_pp0_stage2_11001, "ap_block_pp0_stage2_11001");
    sc_trace(mVcdFile, reg_358, "reg_358");
    sc_trace(mVcdFile, reg_363, "reg_363");
    sc_trace(mVcdFile, icmp_ln23_reg_1222_pp0_iter1_reg, "icmp_ln23_reg_1222_pp0_iter1_reg");
    sc_trace(mVcdFile, reg_368, "reg_368");
    sc_trace(mVcdFile, zext_ln42_fu_373_p1, "zext_ln42_fu_373_p1");
    sc_trace(mVcdFile, zext_ln42_reg_1168, "zext_ln42_reg_1168");
    sc_trace(mVcdFile, zext_ln42_1_cast14_fu_377_p1, "zext_ln42_1_cast14_fu_377_p1");
    sc_trace(mVcdFile, zext_ln42_1_cast14_reg_1174, "zext_ln42_1_cast14_reg_1174");
    sc_trace(mVcdFile, zext_ln51_fu_381_p1, "zext_ln51_fu_381_p1");
    sc_trace(mVcdFile, zext_ln51_reg_1181, "zext_ln51_reg_1181");
    sc_trace(mVcdFile, zext_ln51_1_cast_fu_385_p1, "zext_ln51_1_cast_fu_385_p1");
    sc_trace(mVcdFile, zext_ln51_1_cast_reg_1187, "zext_ln51_1_cast_reg_1187");
    sc_trace(mVcdFile, empty_fu_389_p1, "empty_fu_389_p1");
    sc_trace(mVcdFile, empty_reg_1192, "empty_reg_1192");
    sc_trace(mVcdFile, mul_ln4_fu_405_p2, "mul_ln4_fu_405_p2");
    sc_trace(mVcdFile, mul_ln4_reg_1197, "mul_ln4_reg_1197");
    sc_trace(mVcdFile, tmp_s_fu_411_p3, "tmp_s_fu_411_p3");
    sc_trace(mVcdFile, tmp_s_reg_1202, "tmp_s_reg_1202");
    sc_trace(mVcdFile, icmp_ln33_fu_419_p2, "icmp_ln33_fu_419_p2");
    sc_trace(mVcdFile, icmp_ln33_reg_1207, "icmp_ln33_reg_1207");
    sc_trace(mVcdFile, zext_ln51_2_fu_425_p1, "zext_ln51_2_fu_425_p1");
    sc_trace(mVcdFile, zext_ln51_2_reg_1212, "zext_ln51_2_reg_1212");
    sc_trace(mVcdFile, zext_ln42_2_cast_fu_456_p1, "zext_ln42_2_cast_fu_456_p1");
    sc_trace(mVcdFile, zext_ln42_2_cast_reg_1217, "zext_ln42_2_cast_reg_1217");
    sc_trace(mVcdFile, icmp_ln23_fu_466_p2, "icmp_ln23_fu_466_p2");
    sc_trace(mVcdFile, out_d_fu_471_p2, "out_d_fu_471_p2");
    sc_trace(mVcdFile, out_d_reg_1226, "out_d_reg_1226");
    sc_trace(mVcdFile, icmp_ln32_fu_477_p2, "icmp_ln32_fu_477_p2");
    sc_trace(mVcdFile, icmp_ln32_reg_1231, "icmp_ln32_reg_1231");
    sc_trace(mVcdFile, select_ln24_fu_482_p3, "select_ln24_fu_482_p3");
    sc_trace(mVcdFile, select_ln24_reg_1239, "select_ln24_reg_1239");
    sc_trace(mVcdFile, zext_ln51_4_fu_490_p1, "zext_ln51_4_fu_490_p1");
    sc_trace(mVcdFile, zext_ln51_4_reg_1244, "zext_ln51_4_reg_1244");
    sc_trace(mVcdFile, select_ln24_8_fu_516_p3, "select_ln24_8_fu_516_p3");
    sc_trace(mVcdFile, select_ln24_8_reg_1249, "select_ln24_8_reg_1249");
    sc_trace(mVcdFile, select_ln24_14_fu_555_p3, "select_ln24_14_fu_555_p3");
    sc_trace(mVcdFile, select_ln24_14_reg_1259, "select_ln24_14_reg_1259");
    sc_trace(mVcdFile, out_h_fu_562_p2, "out_h_fu_562_p2");
    sc_trace(mVcdFile, out_h_reg_1265, "out_h_reg_1265");
    sc_trace(mVcdFile, out_w_0_mid2_fu_574_p3, "out_w_0_mid2_fu_574_p3");
    sc_trace(mVcdFile, out_w_0_mid2_reg_1270, "out_w_0_mid2_reg_1270");
    sc_trace(mVcdFile, zext_ln42_2_cast_mid_fu_582_p1, "zext_ln42_2_cast_mid_fu_582_p1");
    sc_trace(mVcdFile, zext_ln42_2_cast_mid_reg_1277, "zext_ln42_2_cast_mid_reg_1277");
    sc_trace(mVcdFile, tmp12_0_0_mid2_v_v_fu_592_p3, "tmp12_0_0_mid2_v_v_fu_592_p3");
    sc_trace(mVcdFile, tmp12_0_0_mid2_v_v_reg_1282, "tmp12_0_0_mid2_v_v_reg_1282");
    sc_trace(mVcdFile, add_ln32_2_fu_600_p2, "add_ln32_2_fu_600_p2");
    sc_trace(mVcdFile, add_ln32_2_reg_1289, "add_ln32_2_reg_1289");
    sc_trace(mVcdFile, zext_ln24_19_fu_606_p1, "zext_ln24_19_fu_606_p1");
    sc_trace(mVcdFile, zext_ln24_19_reg_1294, "zext_ln24_19_reg_1294");
    sc_trace(mVcdFile, tmp12_0_0_mid2_fu_634_p2, "tmp12_0_0_mid2_fu_634_p2");
    sc_trace(mVcdFile, tmp12_0_0_mid2_reg_1314, "tmp12_0_0_mid2_reg_1314");
    sc_trace(mVcdFile, tmp12_1_0_mid2_fu_648_p2, "tmp12_1_0_mid2_fu_648_p2");
    sc_trace(mVcdFile, tmp12_1_0_mid2_reg_1319, "tmp12_1_0_mid2_reg_1319");
    sc_trace(mVcdFile, zext_ln40_fu_653_p1, "zext_ln40_fu_653_p1");
    sc_trace(mVcdFile, zext_ln40_reg_1326, "zext_ln40_reg_1326");
    sc_trace(mVcdFile, zext_ln40_reg_1326_pp0_iter1_reg, "zext_ln40_reg_1326_pp0_iter1_reg");
    sc_trace(mVcdFile, out_w_fu_667_p2, "out_w_fu_667_p2");
    sc_trace(mVcdFile, out_w_reg_1338, "out_w_reg_1338");
    sc_trace(mVcdFile, zext_ln42_13_fu_672_p1, "zext_ln42_13_fu_672_p1");
    sc_trace(mVcdFile, zext_ln42_13_reg_1343, "zext_ln42_13_reg_1343");
    sc_trace(mVcdFile, mul_ln51_fu_687_p2, "mul_ln51_fu_687_p2");
    sc_trace(mVcdFile, mul_ln51_reg_1354, "mul_ln51_reg_1354");
    sc_trace(mVcdFile, tmp13_fu_691_p2, "tmp13_fu_691_p2");
    sc_trace(mVcdFile, tmp13_reg_1359, "tmp13_reg_1359");
    sc_trace(mVcdFile, add_ln23_fu_696_p2, "add_ln23_fu_696_p2");
    sc_trace(mVcdFile, add_ln23_reg_1364, "add_ln23_reg_1364");
    sc_trace(mVcdFile, tmp12_2_0_mid2_fu_731_p2, "tmp12_2_0_mid2_fu_731_p2");
    sc_trace(mVcdFile, tmp12_2_0_mid2_reg_1379, "tmp12_2_0_mid2_reg_1379");
    sc_trace(mVcdFile, zext_ln42_15_fu_741_p1, "zext_ln42_15_fu_741_p1");
    sc_trace(mVcdFile, zext_ln42_15_reg_1386, "zext_ln42_15_reg_1386");
    sc_trace(mVcdFile, tmp14_mid2_v_v_fu_813_p3, "tmp14_mid2_v_v_fu_813_p3");
    sc_trace(mVcdFile, tmp14_mid2_v_v_reg_1412, "tmp14_mid2_v_v_reg_1412");
    sc_trace(mVcdFile, trunc_ln_reg_1417, "trunc_ln_reg_1417");
    sc_trace(mVcdFile, trunc_ln51_9_reg_1422, "trunc_ln51_9_reg_1422");
    sc_trace(mVcdFile, select_ln24_9_fu_892_p3, "select_ln24_9_fu_892_p3");
    sc_trace(mVcdFile, select_ln24_9_reg_1447, "select_ln24_9_reg_1447");
    sc_trace(mVcdFile, select_ln32_fu_898_p3, "select_ln32_fu_898_p3");
    sc_trace(mVcdFile, select_ln32_reg_1453, "select_ln32_reg_1453");
    sc_trace(mVcdFile, trunc_ln51_s_reg_1458, "trunc_ln51_s_reg_1458");
    sc_trace(mVcdFile, trunc_ln51_8_reg_1463, "trunc_ln51_8_reg_1463");
    sc_trace(mVcdFile, add_ln42_20_fu_947_p2, "add_ln42_20_fu_947_p2");
    sc_trace(mVcdFile, add_ln42_20_reg_1478, "add_ln42_20_reg_1478");
    sc_trace(mVcdFile, select_ln32_14_fu_951_p3, "select_ln32_14_fu_951_p3");
    sc_trace(mVcdFile, select_ln32_14_reg_1483, "select_ln32_14_reg_1483");
    sc_trace(mVcdFile, trunc_ln51_1_reg_1493, "trunc_ln51_1_reg_1493");
    sc_trace(mVcdFile, trunc_ln51_2_reg_1498, "trunc_ln51_2_reg_1498");
    sc_trace(mVcdFile, add_ln51_10_fu_999_p2, "add_ln51_10_fu_999_p2");
    sc_trace(mVcdFile, add_ln51_10_reg_1508, "add_ln51_10_reg_1508");
    sc_trace(mVcdFile, trunc_ln51_3_reg_1513, "trunc_ln51_3_reg_1513");
    sc_trace(mVcdFile, trunc_ln51_4_reg_1518, "trunc_ln51_4_reg_1518");
    sc_trace(mVcdFile, add_ln51_12_fu_1046_p2, "add_ln51_12_fu_1046_p2");
    sc_trace(mVcdFile, add_ln51_12_reg_1523, "add_ln51_12_reg_1523");
    sc_trace(mVcdFile, add_ln51_13_fu_1052_p2, "add_ln51_13_fu_1052_p2");
    sc_trace(mVcdFile, add_ln51_13_reg_1528, "add_ln51_13_reg_1528");
    sc_trace(mVcdFile, trunc_ln51_5_reg_1533, "trunc_ln51_5_reg_1533");
    sc_trace(mVcdFile, grp_fu_1155_p3, "grp_fu_1155_p3");
    sc_trace(mVcdFile, add_ln51_reg_1538, "add_ln51_reg_1538");
    sc_trace(mVcdFile, add_ln51_17_fu_1090_p2, "add_ln51_17_fu_1090_p2");
    sc_trace(mVcdFile, add_ln51_17_reg_1543, "add_ln51_17_reg_1543");
    sc_trace(mVcdFile, ap_block_pp0_stage2_subdone, "ap_block_pp0_stage2_subdone");
    sc_trace(mVcdFile, ap_condition_pp0_exit_iter0_state4, "ap_condition_pp0_exit_iter0_state4");
    sc_trace(mVcdFile, ap_block_pp0_stage4_subdone, "ap_block_pp0_stage4_subdone");
    sc_trace(mVcdFile, ap_phi_mux_indvar_flatten48_phi_fu_296_p4, "ap_phi_mux_indvar_flatten48_phi_fu_296_p4");
    sc_trace(mVcdFile, ap_block_pp0_stage0, "ap_block_pp0_stage0");
    sc_trace(mVcdFile, ap_phi_mux_out_d_0_phi_fu_308_p4, "ap_phi_mux_out_d_0_phi_fu_308_p4");
    sc_trace(mVcdFile, ap_phi_mux_indvar_flatten_phi_fu_320_p4, "ap_phi_mux_indvar_flatten_phi_fu_320_p4");
    sc_trace(mVcdFile, ap_phi_mux_out_h_0_phi_fu_331_p4, "ap_phi_mux_out_h_0_phi_fu_331_p4");
    sc_trace(mVcdFile, ap_phi_mux_out_w_0_phi_fu_342_p4, "ap_phi_mux_out_w_0_phi_fu_342_p4");
    sc_trace(mVcdFile, zext_ln24_fu_524_p1, "zext_ln24_fu_524_p1");
    sc_trace(mVcdFile, zext_ln24_10_fu_615_p1, "zext_ln24_10_fu_615_p1");
    sc_trace(mVcdFile, ap_block_pp0_stage1, "ap_block_pp0_stage1");
    sc_trace(mVcdFile, zext_ln24_11_fu_626_p1, "zext_ln24_11_fu_626_p1");
    sc_trace(mVcdFile, zext_ln42_12_fu_662_p1, "zext_ln42_12_fu_662_p1");
    sc_trace(mVcdFile, zext_ln42_14_fu_682_p1, "zext_ln42_14_fu_682_p1");
    sc_trace(mVcdFile, zext_ln24_12_fu_707_p1, "zext_ln24_12_fu_707_p1");
    sc_trace(mVcdFile, ap_block_pp0_stage2, "ap_block_pp0_stage2");
    sc_trace(mVcdFile, zext_ln24_13_fu_717_p1, "zext_ln24_13_fu_717_p1");
    sc_trace(mVcdFile, zext_ln42_16_fu_750_p1, "zext_ln42_16_fu_750_p1");
    sc_trace(mVcdFile, zext_ln42_17_fu_759_p1, "zext_ln42_17_fu_759_p1");
    sc_trace(mVcdFile, zext_ln24_14_fu_777_p1, "zext_ln24_14_fu_777_p1");
    sc_trace(mVcdFile, ap_block_pp0_stage3, "ap_block_pp0_stage3");
    sc_trace(mVcdFile, zext_ln24_15_fu_787_p1, "zext_ln24_15_fu_787_p1");
    sc_trace(mVcdFile, zext_ln42_18_fu_850_p1, "zext_ln42_18_fu_850_p1");
    sc_trace(mVcdFile, zext_ln42_19_fu_859_p1, "zext_ln42_19_fu_859_p1");
    sc_trace(mVcdFile, zext_ln24_16_fu_877_p1, "zext_ln24_16_fu_877_p1");
    sc_trace(mVcdFile, ap_block_pp0_stage4, "ap_block_pp0_stage4");
    sc_trace(mVcdFile, zext_ln24_17_fu_887_p1, "zext_ln24_17_fu_887_p1");
    sc_trace(mVcdFile, zext_ln42_20_fu_933_p1, "zext_ln42_20_fu_933_p1");
    sc_trace(mVcdFile, zext_ln42_21_fu_942_p1, "zext_ln42_21_fu_942_p1");
    sc_trace(mVcdFile, zext_ln24_18_fu_965_p1, "zext_ln24_18_fu_965_p1");
    sc_trace(mVcdFile, zext_ln42_22_fu_995_p1, "zext_ln42_22_fu_995_p1");
    sc_trace(mVcdFile, zext_ln51_3_fu_1095_p1, "zext_ln51_3_fu_1095_p1");
    sc_trace(mVcdFile, empty_60_fu_393_p1, "empty_60_fu_393_p1");
    sc_trace(mVcdFile, mul_ln4_fu_405_p0, "mul_ln4_fu_405_p0");
    sc_trace(mVcdFile, mul_ln4_fu_405_p1, "mul_ln4_fu_405_p1");
    sc_trace(mVcdFile, trunc_ln27_fu_433_p1, "trunc_ln27_fu_433_p1");
    sc_trace(mVcdFile, zext_ln27_fu_429_p1, "zext_ln27_fu_429_p1");
    sc_trace(mVcdFile, shl_ln_fu_437_p3, "shl_ln_fu_437_p3");
    sc_trace(mVcdFile, mul_ln42_fu_451_p0, "mul_ln42_fu_451_p0");
    sc_trace(mVcdFile, mul_ln42_fu_451_p1, "mul_ln42_fu_451_p1");
    sc_trace(mVcdFile, mul_ln42_fu_451_p2, "mul_ln42_fu_451_p2");
    sc_trace(mVcdFile, trunc_ln27_2_fu_498_p1, "trunc_ln27_2_fu_498_p1");
    sc_trace(mVcdFile, zext_ln27_4_fu_494_p1, "zext_ln27_4_fu_494_p1");
    sc_trace(mVcdFile, shl_ln27_mid1_fu_502_p3, "shl_ln27_mid1_fu_502_p3");
    sc_trace(mVcdFile, add_ln27_2_fu_510_p2, "add_ln27_2_fu_510_p2");
    sc_trace(mVcdFile, add_ln27_fu_445_p2, "add_ln27_fu_445_p2");
    sc_trace(mVcdFile, mul_ln42_18_fu_529_p0, "mul_ln42_18_fu_529_p0");
    sc_trace(mVcdFile, mul_ln42_18_fu_529_p1, "mul_ln42_18_fu_529_p1");
    sc_trace(mVcdFile, mul_ln42_18_fu_529_p2, "mul_ln42_18_fu_529_p2");
    sc_trace(mVcdFile, tmp_0_0_fu_460_p2, "tmp_0_0_fu_460_p2");
    sc_trace(mVcdFile, icmp_ln33_2_fu_550_p2, "icmp_ln33_2_fu_550_p2");
    sc_trace(mVcdFile, empty_62_fu_568_p2, "empty_62_fu_568_p2");
    sc_trace(mVcdFile, select_ln24_10_fu_534_p3, "select_ln24_10_fu_534_p3");
    sc_trace(mVcdFile, tmp_0_0_mid1_fu_586_p2, "tmp_0_0_mid1_fu_586_p2");
    sc_trace(mVcdFile, select_ln24_12_fu_542_p3, "select_ln24_12_fu_542_p3");
    sc_trace(mVcdFile, add_ln24_fu_609_p2, "add_ln24_fu_609_p2");
    sc_trace(mVcdFile, add_ln24_8_fu_620_p2, "add_ln24_8_fu_620_p2");
    sc_trace(mVcdFile, tmp12_0_0_mid2_fu_634_p0, "tmp12_0_0_mid2_fu_634_p0");
    sc_trace(mVcdFile, tmp12_0_0_mid2_fu_634_p1, "tmp12_0_0_mid2_fu_634_p1");
    sc_trace(mVcdFile, tmp12_1_0_mid2_v_v_fu_639_p2, "tmp12_1_0_mid2_v_v_fu_639_p2");
    sc_trace(mVcdFile, tmp12_1_0_mid2_fu_648_p0, "tmp12_1_0_mid2_fu_648_p0");
    sc_trace(mVcdFile, tmp12_1_0_mid2_fu_648_p1, "tmp12_1_0_mid2_fu_648_p1");
    sc_trace(mVcdFile, add_ln42_fu_656_p2, "add_ln42_fu_656_p2");
    sc_trace(mVcdFile, add_ln42_12_fu_676_p2, "add_ln42_12_fu_676_p2");
    sc_trace(mVcdFile, mul_ln51_fu_687_p0, "mul_ln51_fu_687_p0");
    sc_trace(mVcdFile, mul_ln51_fu_687_p1, "mul_ln51_fu_687_p1");
    sc_trace(mVcdFile, add_ln24_9_fu_702_p2, "add_ln24_9_fu_702_p2");
    sc_trace(mVcdFile, add_ln24_10_fu_712_p2, "add_ln24_10_fu_712_p2");
    sc_trace(mVcdFile, tmp12_2_0_mid2_v_v_fu_722_p2, "tmp12_2_0_mid2_v_v_fu_722_p2");
    sc_trace(mVcdFile, tmp12_2_0_mid2_fu_731_p0, "tmp12_2_0_mid2_fu_731_p0");
    sc_trace(mVcdFile, tmp12_2_0_mid2_fu_731_p1, "tmp12_2_0_mid2_fu_731_p1");
    sc_trace(mVcdFile, add_ln42_13_fu_736_p2, "add_ln42_13_fu_736_p2");
    sc_trace(mVcdFile, add_ln42_14_fu_745_p2, "add_ln42_14_fu_745_p2");
    sc_trace(mVcdFile, add_ln42_15_fu_755_p2, "add_ln42_15_fu_755_p2");
    sc_trace(mVcdFile, add_ln24_11_fu_772_p2, "add_ln24_11_fu_772_p2");
    sc_trace(mVcdFile, add_ln24_12_fu_782_p2, "add_ln24_12_fu_782_p2");
    sc_trace(mVcdFile, mul_ln51_2_fu_792_p0, "mul_ln51_2_fu_792_p0");
    sc_trace(mVcdFile, mul_ln51_2_fu_792_p1, "mul_ln51_2_fu_792_p1");
    sc_trace(mVcdFile, mul_ln51_2_fu_792_p2, "mul_ln51_2_fu_792_p2");
    sc_trace(mVcdFile, select_ln24_11_fu_796_p3, "select_ln24_11_fu_796_p3");
    sc_trace(mVcdFile, tmp13_mid1_fu_808_p2, "tmp13_mid1_fu_808_p2");
    sc_trace(mVcdFile, select_ln24_13_fu_802_p3, "select_ln24_13_fu_802_p3");
    sc_trace(mVcdFile, mul_ln42_9_fu_1099_p2, "mul_ln42_9_fu_1099_p2");
    sc_trace(mVcdFile, mul_ln42_10_fu_1106_p2, "mul_ln42_10_fu_1106_p2");
    sc_trace(mVcdFile, add_ln42_16_fu_846_p2, "add_ln42_16_fu_846_p2");
    sc_trace(mVcdFile, add_ln42_17_fu_855_p2, "add_ln42_17_fu_855_p2");
    sc_trace(mVcdFile, add_ln24_13_fu_872_p2, "add_ln24_13_fu_872_p2");
    sc_trace(mVcdFile, add_ln24_14_fu_882_p2, "add_ln24_14_fu_882_p2");
    sc_trace(mVcdFile, mul_ln42_11_fu_1113_p2, "mul_ln42_11_fu_1113_p2");
    sc_trace(mVcdFile, mul_ln42_12_fu_1120_p2, "mul_ln42_12_fu_1120_p2");
    sc_trace(mVcdFile, add_ln42_18_fu_929_p2, "add_ln42_18_fu_929_p2");
    sc_trace(mVcdFile, add_ln42_19_fu_938_p2, "add_ln42_19_fu_938_p2");
    sc_trace(mVcdFile, mul_ln42_13_fu_1127_p2, "mul_ln42_13_fu_1127_p2");
    sc_trace(mVcdFile, mul_ln42_14_fu_1134_p2, "mul_ln42_14_fu_1134_p2");
    sc_trace(mVcdFile, mul_ln42_15_fu_1141_p2, "mul_ln42_15_fu_1141_p2");
    sc_trace(mVcdFile, mul_ln42_16_fu_1148_p2, "mul_ln42_16_fu_1148_p2");
    sc_trace(mVcdFile, add_ln51_9_fu_1037_p2, "add_ln51_9_fu_1037_p2");
    sc_trace(mVcdFile, add_ln51_11_fu_1042_p2, "add_ln51_11_fu_1042_p2");
    sc_trace(mVcdFile, mul_ln42_17_fu_1161_p2, "mul_ln42_17_fu_1161_p2");
    sc_trace(mVcdFile, add_ln51_14_fu_1076_p2, "add_ln51_14_fu_1076_p2");
    sc_trace(mVcdFile, add_ln51_15_fu_1080_p2, "add_ln51_15_fu_1080_p2");
    sc_trace(mVcdFile, add_ln51_16_fu_1085_p2, "add_ln51_16_fu_1085_p2");
    sc_trace(mVcdFile, grp_fu_1155_p0, "grp_fu_1155_p0");
    sc_trace(mVcdFile, grp_fu_1155_p1, "grp_fu_1155_p1");
    sc_trace(mVcdFile, grp_fu_1155_p2, "grp_fu_1155_p2");
    sc_trace(mVcdFile, ap_CS_fsm_state12, "ap_CS_fsm_state12");
    sc_trace(mVcdFile, ap_NS_fsm, "ap_NS_fsm");
    sc_trace(mVcdFile, ap_block_pp0_stage0_subdone, "ap_block_pp0_stage0_subdone");
    sc_trace(mVcdFile, ap_block_pp0_stage1_subdone, "ap_block_pp0_stage1_subdone");
    sc_trace(mVcdFile, ap_block_pp0_stage3_subdone, "ap_block_pp0_stage3_subdone");
    sc_trace(mVcdFile, ap_idle_pp0, "ap_idle_pp0");
    sc_trace(mVcdFile, ap_enable_pp0, "ap_enable_pp0");
    sc_trace(mVcdFile, grp_fu_1155_p10, "grp_fu_1155_p10");
    sc_trace(mVcdFile, mul_ln42_18_fu_529_p00, "mul_ln42_18_fu_529_p00");
    sc_trace(mVcdFile, mul_ln42_fu_451_p00, "mul_ln42_fu_451_p00");
    sc_trace(mVcdFile, mul_ln4_fu_405_p00, "mul_ln4_fu_405_p00");
    sc_trace(mVcdFile, mul_ln4_fu_405_p10, "mul_ln4_fu_405_p10");
    sc_trace(mVcdFile, tmp12_0_0_mid2_fu_634_p10, "tmp12_0_0_mid2_fu_634_p10");
    sc_trace(mVcdFile, tmp12_1_0_mid2_fu_648_p10, "tmp12_1_0_mid2_fu_648_p10");
    sc_trace(mVcdFile, tmp12_2_0_mid2_fu_731_p10, "tmp12_2_0_mid2_fu_731_p10");
#endif

    }
}

depthwise_conv2d_fix_1::~depthwise_conv2d_fix_1() {
    if (mVcdFile) 
        sc_close_vcd_trace_file(mVcdFile);

    delete network_mul_mul_16s_16s_30_1_1_U62;
    delete network_mul_mul_16s_16s_30_1_1_U63;
    delete network_mul_mul_16s_16s_30_1_1_U64;
    delete network_mul_mul_16s_16s_30_1_1_U65;
    delete network_mul_mul_16s_16s_30_1_1_U66;
    delete network_mul_mul_16s_16s_30_1_1_U67;
    delete network_mul_mul_16s_16s_30_1_1_U68;
    delete network_mul_mul_16s_16s_30_1_1_U69;
    delete network_mac_muladd_5ns_7ns_4ns_11_1_1_U70;
    delete network_mul_mul_16s_16s_30_1_1_U71;
}

void depthwise_conv2d_fix_1::thread_ap_clk_no_reset_() {
    if ( ap_rst.read() == ap_const_logic_1) {
        ap_CS_fsm = ap_ST_fsm_state1;
    } else {
        ap_CS_fsm = ap_NS_fsm.read();
    }
    if ( ap_rst.read() == ap_const_logic_1) {
        ap_enable_reg_pp0_iter0 = ap_const_logic_0;
    } else {
        if ((esl_seteq<1,1,1>(ap_const_logic_1, ap_CS_fsm_pp0_stage2.read()) && 
             esl_seteq<1,1,1>(ap_block_pp0_stage2_subdone.read(), ap_const_boolean_0) && 
             esl_seteq<1,1,1>(ap_const_logic_1, ap_condition_pp0_exit_iter0_state4.read()))) {
            ap_enable_reg_pp0_iter0 = ap_const_logic_0;
        } else if ((esl_seteq<1,1,1>(ap_const_logic_1, ap_CS_fsm_state1.read()) && 
                    esl_seteq<1,1,1>(ap_start.read(), ap_const_logic_1))) {
            ap_enable_reg_pp0_iter0 = ap_const_logic_1;
        }
    }
    if ( ap_rst.read() == ap_const_logic_1) {
        ap_enable_reg_pp0_iter1 = ap_const_logic_0;
    } else {
        if ((esl_seteq<1,1,1>(ap_const_logic_1, ap_CS_fsm_pp0_stage4.read()) && 
             esl_seteq<1,1,1>(ap_block_pp0_stage4_subdone.read(), ap_const_boolean_0))) {
            ap_enable_reg_pp0_iter1 = ap_enable_reg_pp0_iter0.read();
        } else if ((esl_seteq<1,1,1>(ap_const_logic_1, ap_CS_fsm_state1.read()) && 
                    esl_seteq<1,1,1>(ap_start.read(), ap_const_logic_1))) {
            ap_enable_reg_pp0_iter1 = ap_const_logic_0;
        }
    }
    if ((esl_seteq<1,1,1>(icmp_ln23_reg_1222.read(), ap_const_lv1_0) && 
         esl_seteq<1,1,1>(ap_const_logic_1, ap_CS_fsm_pp0_stage0.read()) && 
         esl_seteq<1,1,1>(ap_const_logic_1, ap_enable_reg_pp0_iter1.read()) && 
         esl_seteq<1,1,1>(ap_block_pp0_stage0_11001.read(), ap_const_boolean_0))) {
        indvar_flatten48_reg_292 = add_ln23_reg_1364.read();
    } else if ((esl_seteq<1,1,1>(ap_const_logic_1, ap_CS_fsm_state1.read()) && 
                esl_seteq<1,1,1>(ap_start.read(), ap_const_logic_1))) {
        indvar_flatten48_reg_292 = ap_const_lv11_0;
    }
    if ((esl_seteq<1,1,1>(icmp_ln23_reg_1222.read(), ap_const_lv1_0) && 
         esl_seteq<1,1,1>(ap_const_logic_1, ap_CS_fsm_pp0_stage0.read()) && 
         esl_seteq<1,1,1>(ap_const_logic_1, ap_enable_reg_pp0_iter1.read()) && 
         esl_seteq<1,1,1>(ap_block_pp0_stage0_11001.read(), ap_const_boolean_0))) {
        indvar_flatten_reg_316 = select_ln32_14_reg_1483.read();
    } else if ((esl_seteq<1,1,1>(ap_const_logic_1, ap_CS_fsm_state1.read()) && 
                esl_seteq<1,1,1>(ap_start.read(), ap_const_logic_1))) {
        indvar_flatten_reg_316 = ap_const_lv8_0;
    }
    if ((esl_seteq<1,1,1>(icmp_ln23_reg_1222.read(), ap_const_lv1_0) && 
         esl_seteq<1,1,1>(ap_const_logic_1, ap_CS_fsm_pp0_stage0.read()) && 
         esl_seteq<1,1,1>(ap_const_logic_1, ap_enable_reg_pp0_iter1.read()) && 
         esl_seteq<1,1,1>(ap_block_pp0_stage0_11001.read(), ap_const_boolean_0))) {
        out_d_0_reg_304 = select_ln24_9_reg_1447.read();
    } else if ((esl_seteq<1,1,1>(ap_const_logic_1, ap_CS_fsm_state1.read()) && 
                esl_seteq<1,1,1>(ap_start.read(), ap_const_logic_1))) {
        out_d_0_reg_304 = ap_const_lv4_0;
    }
    if ((esl_seteq<1,1,1>(icmp_ln23_reg_1222.read(), ap_const_lv1_0) && 
         esl_seteq<1,1,1>(ap_const_logic_1, ap_CS_fsm_pp0_stage0.read()) && 
         esl_seteq<1,1,1>(ap_const_logic_1, ap_enable_reg_pp0_iter1.read()) && 
         esl_seteq<1,1,1>(ap_block_pp0_stage0_11001.read(), ap_const_boolean_0))) {
        out_h_0_reg_327 = select_ln32_reg_1453.read();
    } else if ((esl_seteq<1,1,1>(ap_const_logic_1, ap_CS_fsm_state1.read()) && 
                esl_seteq<1,1,1>(ap_start.read(), ap_const_logic_1))) {
        out_h_0_reg_327 = ap_const_lv4_0;
    }
    if ((esl_seteq<1,1,1>(icmp_ln23_reg_1222.read(), ap_const_lv1_0) && 
         esl_seteq<1,1,1>(ap_const_logic_1, ap_CS_fsm_pp0_stage0.read()) && 
         esl_seteq<1,1,1>(ap_const_logic_1, ap_enable_reg_pp0_iter1.read()) && 
         esl_seteq<1,1,1>(ap_block_pp0_stage0_11001.read(), ap_const_boolean_0))) {
        out_w_0_reg_338 = out_w_reg_1338.read();
    } else if ((esl_seteq<1,1,1>(ap_const_logic_1, ap_CS_fsm_state1.read()) && 
                esl_seteq<1,1,1>(ap_start.read(), ap_const_logic_1))) {
        out_w_0_reg_338 = ap_const_lv4_0;
    }
    if (((esl_seteq<1,1,1>(ap_const_logic_1, ap_enable_reg_pp0_iter0.read()) && 
          esl_seteq<1,1,1>(icmp_ln23_reg_1222.read(), ap_const_lv1_0) && 
          esl_seteq<1,1,1>(ap_const_logic_1, ap_CS_fsm_pp0_stage3.read()) && 
          esl_seteq<1,1,1>(ap_block_pp0_stage3_11001.read(), ap_const_boolean_0)) || 
         (esl_seteq<1,1,1>(ap_const_logic_1, ap_enable_reg_pp0_iter0.read()) && 
          esl_seteq<1,1,1>(icmp_ln23_reg_1222.read(), ap_const_lv1_0) && 
          esl_seteq<1,1,1>(ap_const_logic_1, ap_CS_fsm_pp0_stage4.read()) && 
          esl_seteq<1,1,1>(ap_block_pp0_stage4_11001.read(), ap_const_boolean_0)) || 
         (esl_seteq<1,1,1>(icmp_ln23_reg_1222.read(), ap_const_lv1_0) && 
          esl_seteq<1,1,1>(ap_const_logic_1, ap_CS_fsm_pp0_stage0.read()) && 
          esl_seteq<1,1,1>(ap_const_logic_1, ap_enable_reg_pp0_iter1.read()) && 
          esl_seteq<1,1,1>(ap_block_pp0_stage0_11001.read(), ap_const_boolean_0)))) {
        reg_349 = kernel_q1.read();
    } else if ((esl_seteq<1,1,1>(ap_const_logic_1, ap_CS_fsm_pp0_stage1.read()) && 
                esl_seteq<1,1,1>(ap_const_logic_1, ap_enable_reg_pp0_iter0.read()) && 
                esl_seteq<1,1,1>(ap_block_pp0_stage1_11001.read(), ap_const_boolean_0) && 
                esl_seteq<1,1,1>(icmp_ln23_reg_1222.read(), ap_const_lv1_0))) {
        reg_349 = kernel_q0.read();
    }
    if ((esl_seteq<1,1,1>(ap_const_logic_1, ap_enable_reg_pp0_iter0.read()) && esl_seteq<1,1,1>(icmp_ln23_reg_1222.read(), ap_const_lv1_0))) {
        if ((esl_seteq<1,1,1>(ap_const_logic_1, ap_CS_fsm_pp0_stage4.read()) && 
             esl_seteq<1,1,1>(ap_block_pp0_stage4_11001.read(), ap_const_boolean_0))) {
            reg_358 = kernel_q0.read();
        } else if ((esl_seteq<1,1,1>(ap_const_logic_1, ap_CS_fsm_pp0_stage2.read()) && 
                    esl_seteq<1,1,1>(ap_block_pp0_stage2_11001.read(), ap_const_boolean_0))) {
            reg_358 = kernel_q1.read();
        }
    }
    if (((esl_seteq<1,1,1>(ap_const_logic_1, ap_enable_reg_pp0_iter0.read()) && 
          esl_seteq<1,1,1>(icmp_ln23_reg_1222.read(), ap_const_lv1_0) && 
          esl_seteq<1,1,1>(ap_const_logic_1, ap_CS_fsm_pp0_stage3.read()) && 
          esl_seteq<1,1,1>(ap_block_pp0_stage3_11001.read(), ap_const_boolean_0)) || 
         (esl_seteq<1,1,1>(ap_const_logic_1, ap_enable_reg_pp0_iter0.read()) && 
          esl_seteq<1,1,1>(icmp_ln23_reg_1222.read(), ap_const_lv1_0) && 
          esl_seteq<1,1,1>(ap_const_logic_1, ap_CS_fsm_pp0_stage4.read()) && 
          esl_seteq<1,1,1>(ap_block_pp0_stage4_11001.read(), ap_const_boolean_0)) || 
         (esl_seteq<1,1,1>(icmp_ln23_reg_1222.read(), ap_const_lv1_0) && 
          esl_seteq<1,1,1>(ap_const_logic_1, ap_CS_fsm_pp0_stage0.read()) && 
          esl_seteq<1,1,1>(ap_const_logic_1, ap_enable_reg_pp0_iter1.read()) && 
          esl_seteq<1,1,1>(ap_block_pp0_stage0_11001.read(), ap_const_boolean_0)))) {
        reg_363 = input_r_q1.read();
    } else if (((esl_seteq<1,1,1>(ap_const_logic_1, ap_enable_reg_pp0_iter0.read()) && 
                 esl_seteq<1,1,1>(icmp_ln23_reg_1222.read(), ap_const_lv1_0) && 
                 esl_seteq<1,1,1>(ap_const_logic_1, ap_CS_fsm_pp0_stage2.read()) && 
                 esl_seteq<1,1,1>(ap_block_pp0_stage2_11001.read(), ap_const_boolean_0)) || 
                (esl_seteq<1,1,1>(ap_const_logic_1, ap_CS_fsm_pp0_stage1.read()) && 
                 esl_seteq<1,1,1>(ap_block_pp0_stage1_11001.read(), ap_const_boolean_0) && 
                 esl_seteq<1,1,1>(ap_const_logic_1, ap_enable_reg_pp0_iter1.read()) && 
                 esl_seteq<1,1,1>(ap_const_lv1_0, icmp_ln23_reg_1222_pp0_iter1_reg.read())))) {
        reg_363 = input_r_q0.read();
    }
    if (((esl_seteq<1,1,1>(ap_const_logic_1, ap_enable_reg_pp0_iter0.read()) && 
          esl_seteq<1,1,1>(icmp_ln23_reg_1222.read(), ap_const_lv1_0) && 
          esl_seteq<1,1,1>(ap_const_logic_1, ap_CS_fsm_pp0_stage3.read()) && 
          esl_seteq<1,1,1>(ap_block_pp0_stage3_11001.read(), ap_const_boolean_0)) || 
         (esl_seteq<1,1,1>(ap_const_logic_1, ap_enable_reg_pp0_iter0.read()) && 
          esl_seteq<1,1,1>(icmp_ln23_reg_1222.read(), ap_const_lv1_0) && 
          esl_seteq<1,1,1>(ap_const_logic_1, ap_CS_fsm_pp0_stage4.read()) && 
          esl_seteq<1,1,1>(ap_block_pp0_stage4_11001.read(), ap_const_boolean_0)) || 
         (esl_seteq<1,1,1>(icmp_ln23_reg_1222.read(), ap_const_lv1_0) && 
          esl_seteq<1,1,1>(ap_const_logic_1, ap_CS_fsm_pp0_stage0.read()) && 
          esl_seteq<1,1,1>(ap_const_logic_1, ap_enable_reg_pp0_iter1.read()) && 
          esl_seteq<1,1,1>(ap_block_pp0_stage0_11001.read(), ap_const_boolean_0)))) {
        reg_368 = input_r_q0.read();
    } else if ((esl_seteq<1,1,1>(ap_const_logic_1, ap_enable_reg_pp0_iter0.read()) && 
                esl_seteq<1,1,1>(icmp_ln23_reg_1222.read(), ap_const_lv1_0) && 
                esl_seteq<1,1,1>(ap_const_logic_1, ap_CS_fsm_pp0_stage2.read()) && 
                esl_seteq<1,1,1>(ap_block_pp0_stage2_11001.read(), ap_const_boolean_0))) {
        reg_368 = input_r_q1.read();
    }
    if ((esl_seteq<1,1,1>(ap_const_logic_1, ap_enable_reg_pp0_iter0.read()) && esl_seteq<1,1,1>(ap_const_logic_1, ap_CS_fsm_pp0_stage2.read()) && esl_seteq<1,1,1>(ap_block_pp0_stage2_11001.read(), ap_const_boolean_0))) {
        add_ln23_reg_1364 = add_ln23_fu_696_p2.read();
    }
    if ((esl_seteq<1,1,1>(ap_const_logic_1, ap_CS_fsm_pp0_stage0.read()) && esl_seteq<1,1,1>(ap_block_pp0_stage0_11001.read(), ap_const_boolean_0) && esl_seteq<1,1,1>(ap_const_lv1_0, icmp_ln23_fu_466_p2.read()))) {
        add_ln32_2_reg_1289 = add_ln32_2_fu_600_p2.read();
        icmp_ln32_reg_1231 = icmp_ln32_fu_477_p2.read();
        out_d_reg_1226 = out_d_fu_471_p2.read();
        out_h_reg_1265 = out_h_fu_562_p2.read();
        out_w_0_mid2_reg_1270 = out_w_0_mid2_fu_574_p3.read();
        select_ln24_14_reg_1259 = select_ln24_14_fu_555_p3.read();
        select_ln24_8_reg_1249 = select_ln24_8_fu_516_p3.read();
        select_ln24_reg_1239 = select_ln24_fu_482_p3.read();
        tmp12_0_0_mid2_v_v_reg_1282 = tmp12_0_0_mid2_v_v_fu_592_p3.read();
        zext_ln42_2_cast_mid_reg_1277 = zext_ln42_2_cast_mid_fu_582_p1.read();
        zext_ln51_4_reg_1244 = zext_ln51_4_fu_490_p1.read();
    }
    if ((esl_seteq<1,1,1>(icmp_ln23_reg_1222.read(), ap_const_lv1_0) && esl_seteq<1,1,1>(ap_const_logic_1, ap_CS_fsm_pp0_stage4.read()) && esl_seteq<1,1,1>(ap_block_pp0_stage4_11001.read(), ap_const_boolean_0))) {
        add_ln42_20_reg_1478 = add_ln42_20_fu_947_p2.read();
        trunc_ln51_8_reg_1463 = mul_ln42_12_fu_1120_p2.read().range(29, 14);
        trunc_ln51_s_reg_1458 = mul_ln42_11_fu_1113_p2.read().range(29, 14);
    }
    if ((esl_seteq<1,1,1>(icmp_ln23_reg_1222.read(), ap_const_lv1_0) && esl_seteq<1,1,1>(ap_const_logic_1, ap_CS_fsm_pp0_stage0.read()) && esl_seteq<1,1,1>(ap_block_pp0_stage0_11001.read(), ap_const_boolean_0))) {
        add_ln51_10_reg_1508 = add_ln51_10_fu_999_p2.read();
        trunc_ln51_1_reg_1493 = mul_ln42_13_fu_1127_p2.read().range(29, 14);
        trunc_ln51_2_reg_1498 = mul_ln42_14_fu_1134_p2.read().range(29, 14);
    }
    if ((esl_seteq<1,1,1>(ap_const_logic_1, ap_CS_fsm_pp0_stage1.read()) && esl_seteq<1,1,1>(ap_block_pp0_stage1_11001.read(), ap_const_boolean_0) && esl_seteq<1,1,1>(ap_const_lv1_0, icmp_ln23_reg_1222_pp0_iter1_reg.read()))) {
        add_ln51_12_reg_1523 = add_ln51_12_fu_1046_p2.read();
        add_ln51_13_reg_1528 = add_ln51_13_fu_1052_p2.read();
        trunc_ln51_3_reg_1513 = mul_ln42_15_fu_1141_p2.read().range(29, 14);
        trunc_ln51_4_reg_1518 = mul_ln42_16_fu_1148_p2.read().range(29, 14);
    }
    if ((esl_seteq<1,1,1>(ap_const_logic_1, ap_CS_fsm_pp0_stage3.read()) && esl_seteq<1,1,1>(ap_block_pp0_stage3_11001.read(), ap_const_boolean_0) && esl_seteq<1,1,1>(ap_const_lv1_0, icmp_ln23_reg_1222_pp0_iter1_reg.read()))) {
        add_ln51_17_reg_1543 = add_ln51_17_fu_1090_p2.read();
    }
    if ((esl_seteq<1,1,1>(ap_const_logic_1, ap_enable_reg_pp0_iter1.read()) && esl_seteq<1,1,1>(ap_const_logic_1, ap_CS_fsm_pp0_stage2.read()) && esl_seteq<1,1,1>(ap_block_pp0_stage2_11001.read(), ap_const_boolean_0) && esl_seteq<1,1,1>(ap_const_lv1_0, icmp_ln23_reg_1222_pp0_iter1_reg.read()))) {
        add_ln51_reg_1538 = grp_fu_1155_p3.read();
    }
    if ((esl_seteq<1,1,1>(ap_const_logic_1, ap_CS_fsm_state1.read()) && esl_seteq<1,1,1>(ap_start.read(), ap_const_logic_1))) {
        empty_reg_1192 = empty_fu_389_p1.read();
        icmp_ln33_reg_1207 = icmp_ln33_fu_419_p2.read();
        mul_ln4_reg_1197 = mul_ln4_fu_405_p2.read();
        tmp_s_reg_1202 = tmp_s_fu_411_p3.read();
        zext_ln42_1_cast14_reg_1174 = zext_ln42_1_cast14_fu_377_p1.read();
        zext_ln42_reg_1168 = zext_ln42_fu_373_p1.read();
        zext_ln51_1_cast_reg_1187 = zext_ln51_1_cast_fu_385_p1.read();
        zext_ln51_reg_1181 = zext_ln51_fu_381_p1.read();
    }
    if ((esl_seteq<1,1,1>(ap_const_logic_1, ap_CS_fsm_pp0_stage0.read()) && esl_seteq<1,1,1>(ap_block_pp0_stage0_11001.read(), ap_const_boolean_0))) {
        icmp_ln23_reg_1222 = icmp_ln23_fu_466_p2.read();
        icmp_ln23_reg_1222_pp0_iter1_reg = icmp_ln23_reg_1222.read();
        zext_ln42_2_cast_reg_1217 = zext_ln42_2_cast_fu_456_p1.read();
        zext_ln51_2_reg_1212 = zext_ln51_2_fu_425_p1.read();
    }
    if ((esl_seteq<1,1,1>(ap_const_logic_1, ap_CS_fsm_pp0_stage2.read()) && esl_seteq<1,1,1>(ap_block_pp0_stage2_11001.read(), ap_const_boolean_0))) {
        mul_ln51_reg_1354 = mul_ln51_fu_687_p2.read();
    }
    if ((esl_seteq<1,1,1>(ap_const_logic_1, ap_CS_fsm_pp0_stage1.read()) && esl_seteq<1,1,1>(ap_const_logic_1, ap_enable_reg_pp0_iter0.read()) && esl_seteq<1,1,1>(ap_block_pp0_stage1_11001.read(), ap_const_boolean_0) && esl_seteq<1,1,1>(icmp_ln23_reg_1222.read(), ap_const_lv1_0))) {
        out_w_reg_1338 = out_w_fu_667_p2.read();
    }
    if (((esl_seteq<1,1,1>(ap_const_logic_1, ap_enable_reg_pp0_iter0.read()) && 
  esl_seteq<1,1,1>(icmp_ln23_reg_1222.read(), ap_const_lv1_0) && 
  esl_seteq<1,1,1>(ap_const_logic_1, ap_CS_fsm_pp0_stage3.read()) && 
  esl_seteq<1,1,1>(ap_block_pp0_stage3_11001.read(), ap_const_boolean_0)) || (esl_seteq<1,1,1>(icmp_ln23_reg_1222.read(), ap_const_lv1_0) && 
  esl_seteq<1,1,1>(ap_const_logic_1, ap_CS_fsm_pp0_stage0.read()) && 
  esl_seteq<1,1,1>(ap_const_logic_1, ap_enable_reg_pp0_iter1.read()) && 
  esl_seteq<1,1,1>(ap_block_pp0_stage0_11001.read(), ap_const_boolean_0)) || (esl_seteq<1,1,1>(ap_const_logic_1, ap_enable_reg_pp0_iter0.read()) && 
  esl_seteq<1,1,1>(icmp_ln23_reg_1222.read(), ap_const_lv1_0) && 
  esl_seteq<1,1,1>(ap_const_logic_1, ap_CS_fsm_pp0_stage2.read()) && 
  esl_seteq<1,1,1>(ap_block_pp0_stage2_11001.read(), ap_const_boolean_0)))) {
        reg_354 = kernel_q0.read();
    }
    if ((esl_seteq<1,1,1>(ap_const_logic_1, ap_enable_reg_pp0_iter0.read()) && esl_seteq<1,1,1>(icmp_ln23_reg_1222.read(), ap_const_lv1_0) && esl_seteq<1,1,1>(ap_const_logic_1, ap_CS_fsm_pp0_stage4.read()) && esl_seteq<1,1,1>(ap_block_pp0_stage4_11001.read(), ap_const_boolean_0))) {
        select_ln24_9_reg_1447 = select_ln24_9_fu_892_p3.read();
        select_ln32_14_reg_1483 = select_ln32_14_fu_951_p3.read();
        select_ln32_reg_1453 = select_ln32_fu_898_p3.read();
    }
    if ((esl_seteq<1,1,1>(ap_const_logic_1, ap_CS_fsm_pp0_stage1.read()) && esl_seteq<1,1,1>(ap_block_pp0_stage1_11001.read(), ap_const_boolean_0) && esl_seteq<1,1,1>(icmp_ln23_reg_1222.read(), ap_const_lv1_0))) {
        tmp12_0_0_mid2_reg_1314 = tmp12_0_0_mid2_fu_634_p2.read();
        tmp12_1_0_mid2_reg_1319 = tmp12_1_0_mid2_fu_648_p2.read();
        zext_ln24_19_reg_1294 = zext_ln24_19_fu_606_p1.read();
        zext_ln40_reg_1326 = zext_ln40_fu_653_p1.read();
        zext_ln42_13_reg_1343 = zext_ln42_13_fu_672_p1.read();
    }
    if ((esl_seteq<1,1,1>(icmp_ln23_reg_1222.read(), ap_const_lv1_0) && esl_seteq<1,1,1>(ap_const_logic_1, ap_CS_fsm_pp0_stage2.read()) && esl_seteq<1,1,1>(ap_block_pp0_stage2_11001.read(), ap_const_boolean_0))) {
        tmp12_2_0_mid2_reg_1379 = tmp12_2_0_mid2_fu_731_p2.read();
        zext_ln42_15_reg_1386 = zext_ln42_15_fu_741_p1.read();
    }
    if ((esl_seteq<1,1,1>(ap_const_logic_1, ap_CS_fsm_pp0_stage2.read()) && esl_seteq<1,1,1>(ap_block_pp0_stage2_11001.read(), ap_const_boolean_0) && esl_seteq<1,1,1>(ap_const_lv1_0, icmp_ln32_reg_1231.read()) && esl_seteq<1,1,1>(ap_const_lv1_0, select_ln24_14_reg_1259.read()))) {
        tmp13_reg_1359 = tmp13_fu_691_p2.read();
    }
    if ((esl_seteq<1,1,1>(icmp_ln23_reg_1222.read(), ap_const_lv1_0) && esl_seteq<1,1,1>(ap_const_logic_1, ap_CS_fsm_pp0_stage3.read()) && esl_seteq<1,1,1>(ap_block_pp0_stage3_11001.read(), ap_const_boolean_0))) {
        tmp14_mid2_v_v_reg_1412 = tmp14_mid2_v_v_fu_813_p3.read();
        trunc_ln51_9_reg_1422 = mul_ln42_10_fu_1106_p2.read().range(29, 14);
        trunc_ln_reg_1417 = mul_ln42_9_fu_1099_p2.read().range(29, 14);
    }
    if ((esl_seteq<1,1,1>(ap_const_logic_1, ap_CS_fsm_pp0_stage2.read()) && esl_seteq<1,1,1>(ap_block_pp0_stage2_11001.read(), ap_const_boolean_0) && esl_seteq<1,1,1>(ap_const_lv1_0, icmp_ln23_reg_1222_pp0_iter1_reg.read()))) {
        trunc_ln51_5_reg_1533 = mul_ln42_17_fu_1161_p2.read().range(29, 14);
    }
    if ((esl_seteq<1,1,1>(ap_const_logic_1, ap_CS_fsm_pp0_stage1.read()) && esl_seteq<1,1,1>(ap_block_pp0_stage1_11001.read(), ap_const_boolean_0))) {
        zext_ln40_reg_1326_pp0_iter1_reg = zext_ln40_reg_1326.read();
    }
}

void depthwise_conv2d_fix_1::thread_add_ln23_fu_696_p2() {
    add_ln23_fu_696_p2 = (!ap_const_lv11_1.is_01() || !indvar_flatten48_reg_292.read().is_01())? sc_lv<11>(): (sc_biguint<11>(ap_const_lv11_1) + sc_biguint<11>(indvar_flatten48_reg_292.read()));
}

void depthwise_conv2d_fix_1::thread_add_ln24_10_fu_712_p2() {
    add_ln24_10_fu_712_p2 = (!ap_const_lv7_4.is_01() || !zext_ln24_19_reg_1294.read().is_01())? sc_lv<7>(): (sc_biguint<7>(ap_const_lv7_4) + sc_biguint<7>(zext_ln24_19_reg_1294.read()));
}

void depthwise_conv2d_fix_1::thread_add_ln24_11_fu_772_p2() {
    add_ln24_11_fu_772_p2 = (!ap_const_lv7_5.is_01() || !zext_ln24_19_reg_1294.read().is_01())? sc_lv<7>(): (sc_biguint<7>(ap_const_lv7_5) + sc_biguint<7>(zext_ln24_19_reg_1294.read()));
}

void depthwise_conv2d_fix_1::thread_add_ln24_12_fu_782_p2() {
    add_ln24_12_fu_782_p2 = (!ap_const_lv7_6.is_01() || !zext_ln24_19_reg_1294.read().is_01())? sc_lv<7>(): (sc_biguint<7>(ap_const_lv7_6) + sc_biguint<7>(zext_ln24_19_reg_1294.read()));
}

void depthwise_conv2d_fix_1::thread_add_ln24_13_fu_872_p2() {
    add_ln24_13_fu_872_p2 = (!ap_const_lv7_7.is_01() || !zext_ln24_19_reg_1294.read().is_01())? sc_lv<7>(): (sc_biguint<7>(ap_const_lv7_7) + sc_biguint<7>(zext_ln24_19_reg_1294.read()));
}

void depthwise_conv2d_fix_1::thread_add_ln24_14_fu_882_p2() {
    add_ln24_14_fu_882_p2 = (!ap_const_lv7_8.is_01() || !zext_ln24_19_reg_1294.read().is_01())? sc_lv<7>(): (sc_biguint<7>(ap_const_lv7_8) + sc_biguint<7>(zext_ln24_19_reg_1294.read()));
}

void depthwise_conv2d_fix_1::thread_add_ln24_8_fu_620_p2() {
    add_ln24_8_fu_620_p2 = (!ap_const_lv7_2.is_01() || !zext_ln24_19_fu_606_p1.read().is_01())? sc_lv<7>(): (sc_biguint<7>(ap_const_lv7_2) + sc_biguint<7>(zext_ln24_19_fu_606_p1.read()));
}

void depthwise_conv2d_fix_1::thread_add_ln24_9_fu_702_p2() {
    add_ln24_9_fu_702_p2 = (!ap_const_lv7_3.is_01() || !zext_ln24_19_reg_1294.read().is_01())? sc_lv<7>(): (sc_biguint<7>(ap_const_lv7_3) + sc_biguint<7>(zext_ln24_19_reg_1294.read()));
}

void depthwise_conv2d_fix_1::thread_add_ln24_fu_609_p2() {
    add_ln24_fu_609_p2 = (!ap_const_lv7_1.is_01() || !zext_ln24_19_fu_606_p1.read().is_01())? sc_lv<7>(): (sc_biguint<7>(ap_const_lv7_1) + sc_biguint<7>(zext_ln24_19_fu_606_p1.read()));
}

void depthwise_conv2d_fix_1::thread_add_ln27_2_fu_510_p2() {
    add_ln27_2_fu_510_p2 = (!zext_ln27_4_fu_494_p1.read().is_01() || !shl_ln27_mid1_fu_502_p3.read().is_01())? sc_lv<6>(): (sc_biguint<6>(zext_ln27_4_fu_494_p1.read()) + sc_biguint<6>(shl_ln27_mid1_fu_502_p3.read()));
}

void depthwise_conv2d_fix_1::thread_add_ln27_fu_445_p2() {
    add_ln27_fu_445_p2 = (!zext_ln27_fu_429_p1.read().is_01() || !shl_ln_fu_437_p3.read().is_01())? sc_lv<6>(): (sc_biguint<6>(zext_ln27_fu_429_p1.read()) + sc_biguint<6>(shl_ln_fu_437_p3.read()));
}

void depthwise_conv2d_fix_1::thread_add_ln32_2_fu_600_p2() {
    add_ln32_2_fu_600_p2 = (!ap_const_lv8_1.is_01() || !ap_phi_mux_indvar_flatten_phi_fu_320_p4.read().is_01())? sc_lv<8>(): (sc_biguint<8>(ap_const_lv8_1) + sc_biguint<8>(ap_phi_mux_indvar_flatten_phi_fu_320_p4.read()));
}

void depthwise_conv2d_fix_1::thread_add_ln42_12_fu_676_p2() {
    add_ln42_12_fu_676_p2 = (!tmp12_0_0_mid2_fu_634_p2.read().is_01() || !zext_ln42_13_fu_672_p1.read().is_01())? sc_lv<11>(): (sc_biguint<11>(tmp12_0_0_mid2_fu_634_p2.read()) + sc_biguint<11>(zext_ln42_13_fu_672_p1.read()));
}

void depthwise_conv2d_fix_1::thread_add_ln42_13_fu_736_p2() {
    add_ln42_13_fu_736_p2 = (!ap_const_lv4_2.is_01() || !out_w_0_mid2_reg_1270.read().is_01())? sc_lv<4>(): (sc_biguint<4>(ap_const_lv4_2) + sc_biguint<4>(out_w_0_mid2_reg_1270.read()));
}

void depthwise_conv2d_fix_1::thread_add_ln42_14_fu_745_p2() {
    add_ln42_14_fu_745_p2 = (!tmp12_0_0_mid2_reg_1314.read().is_01() || !zext_ln42_15_fu_741_p1.read().is_01())? sc_lv<11>(): (sc_biguint<11>(tmp12_0_0_mid2_reg_1314.read()) + sc_biguint<11>(zext_ln42_15_fu_741_p1.read()));
}

void depthwise_conv2d_fix_1::thread_add_ln42_15_fu_755_p2() {
    add_ln42_15_fu_755_p2 = (!zext_ln40_reg_1326.read().is_01() || !tmp12_1_0_mid2_reg_1319.read().is_01())? sc_lv<11>(): (sc_biguint<11>(zext_ln40_reg_1326.read()) + sc_biguint<11>(tmp12_1_0_mid2_reg_1319.read()));
}

void depthwise_conv2d_fix_1::thread_add_ln42_16_fu_846_p2() {
    add_ln42_16_fu_846_p2 = (!tmp12_1_0_mid2_reg_1319.read().is_01() || !zext_ln42_13_reg_1343.read().is_01())? sc_lv<11>(): (sc_biguint<11>(tmp12_1_0_mid2_reg_1319.read()) + sc_biguint<11>(zext_ln42_13_reg_1343.read()));
}

void depthwise_conv2d_fix_1::thread_add_ln42_17_fu_855_p2() {
    add_ln42_17_fu_855_p2 = (!tmp12_1_0_mid2_reg_1319.read().is_01() || !zext_ln42_15_reg_1386.read().is_01())? sc_lv<11>(): (sc_biguint<11>(tmp12_1_0_mid2_reg_1319.read()) + sc_biguint<11>(zext_ln42_15_reg_1386.read()));
}

void depthwise_conv2d_fix_1::thread_add_ln42_18_fu_929_p2() {
    add_ln42_18_fu_929_p2 = (!zext_ln40_reg_1326.read().is_01() || !tmp12_2_0_mid2_reg_1379.read().is_01())? sc_lv<11>(): (sc_biguint<11>(zext_ln40_reg_1326.read()) + sc_biguint<11>(tmp12_2_0_mid2_reg_1379.read()));
}

void depthwise_conv2d_fix_1::thread_add_ln42_19_fu_938_p2() {
    add_ln42_19_fu_938_p2 = (!tmp12_2_0_mid2_reg_1379.read().is_01() || !zext_ln42_13_reg_1343.read().is_01())? sc_lv<11>(): (sc_biguint<11>(tmp12_2_0_mid2_reg_1379.read()) + sc_biguint<11>(zext_ln42_13_reg_1343.read()));
}

void depthwise_conv2d_fix_1::thread_add_ln42_20_fu_947_p2() {
    add_ln42_20_fu_947_p2 = (!tmp12_2_0_mid2_reg_1379.read().is_01() || !zext_ln42_15_reg_1386.read().is_01())? sc_lv<11>(): (sc_biguint<11>(tmp12_2_0_mid2_reg_1379.read()) + sc_biguint<11>(zext_ln42_15_reg_1386.read()));
}

void depthwise_conv2d_fix_1::thread_add_ln42_fu_656_p2() {
    add_ln42_fu_656_p2 = (!zext_ln40_fu_653_p1.read().is_01() || !tmp12_0_0_mid2_fu_634_p2.read().is_01())? sc_lv<11>(): (sc_biguint<11>(zext_ln40_fu_653_p1.read()) + sc_biguint<11>(tmp12_0_0_mid2_fu_634_p2.read()));
}

void depthwise_conv2d_fix_1::thread_add_ln51_10_fu_999_p2() {
    add_ln51_10_fu_999_p2 = (!trunc_ln51_8_reg_1463.read().is_01() || !trunc_ln51_s_reg_1458.read().is_01())? sc_lv<16>(): (sc_biguint<16>(trunc_ln51_8_reg_1463.read()) + sc_biguint<16>(trunc_ln51_s_reg_1458.read()));
}

void depthwise_conv2d_fix_1::thread_add_ln51_11_fu_1042_p2() {
    add_ln51_11_fu_1042_p2 = (!trunc_ln51_9_reg_1422.read().is_01() || !add_ln51_10_reg_1508.read().is_01())? sc_lv<16>(): (sc_biguint<16>(trunc_ln51_9_reg_1422.read()) + sc_biguint<16>(add_ln51_10_reg_1508.read()));
}

void depthwise_conv2d_fix_1::thread_add_ln51_12_fu_1046_p2() {
    add_ln51_12_fu_1046_p2 = (!add_ln51_9_fu_1037_p2.read().is_01() || !add_ln51_11_fu_1042_p2.read().is_01())? sc_lv<16>(): (sc_biguint<16>(add_ln51_9_fu_1037_p2.read()) + sc_biguint<16>(add_ln51_11_fu_1042_p2.read()));
}

void depthwise_conv2d_fix_1::thread_add_ln51_13_fu_1052_p2() {
    add_ln51_13_fu_1052_p2 = (!trunc_ln51_2_reg_1498.read().is_01() || !trunc_ln51_1_reg_1493.read().is_01())? sc_lv<16>(): (sc_biguint<16>(trunc_ln51_2_reg_1498.read()) + sc_biguint<16>(trunc_ln51_1_reg_1493.read()));
}

void depthwise_conv2d_fix_1::thread_add_ln51_14_fu_1076_p2() {
    add_ln51_14_fu_1076_p2 = (!trunc_ln51_5_reg_1533.read().is_01() || !trunc_ln51_4_reg_1518.read().is_01())? sc_lv<16>(): (sc_biguint<16>(trunc_ln51_5_reg_1533.read()) + sc_biguint<16>(trunc_ln51_4_reg_1518.read()));
}

void depthwise_conv2d_fix_1::thread_add_ln51_15_fu_1080_p2() {
    add_ln51_15_fu_1080_p2 = (!trunc_ln51_3_reg_1513.read().is_01() || !add_ln51_14_fu_1076_p2.read().is_01())? sc_lv<16>(): (sc_biguint<16>(trunc_ln51_3_reg_1513.read()) + sc_biguint<16>(add_ln51_14_fu_1076_p2.read()));
}

void depthwise_conv2d_fix_1::thread_add_ln51_16_fu_1085_p2() {
    add_ln51_16_fu_1085_p2 = (!add_ln51_13_reg_1528.read().is_01() || !add_ln51_15_fu_1080_p2.read().is_01())? sc_lv<16>(): (sc_biguint<16>(add_ln51_13_reg_1528.read()) + sc_biguint<16>(add_ln51_15_fu_1080_p2.read()));
}

void depthwise_conv2d_fix_1::thread_add_ln51_17_fu_1090_p2() {
    add_ln51_17_fu_1090_p2 = (!add_ln51_12_reg_1523.read().is_01() || !add_ln51_16_fu_1085_p2.read().is_01())? sc_lv<16>(): (sc_biguint<16>(add_ln51_12_reg_1523.read()) + sc_biguint<16>(add_ln51_16_fu_1085_p2.read()));
}

void depthwise_conv2d_fix_1::thread_add_ln51_9_fu_1037_p2() {
    add_ln51_9_fu_1037_p2 = (!trunc_ln_reg_1417.read().is_01() || !bias_q0.read().is_01())? sc_lv<16>(): (sc_biguint<16>(trunc_ln_reg_1417.read()) + sc_biguint<16>(bias_q0.read()));
}

void depthwise_conv2d_fix_1::thread_ap_CS_fsm_pp0_stage0() {
    ap_CS_fsm_pp0_stage0 = ap_CS_fsm.read()[1];
}

void depthwise_conv2d_fix_1::thread_ap_CS_fsm_pp0_stage1() {
    ap_CS_fsm_pp0_stage1 = ap_CS_fsm.read()[2];
}

void depthwise_conv2d_fix_1::thread_ap_CS_fsm_pp0_stage2() {
    ap_CS_fsm_pp0_stage2 = ap_CS_fsm.read()[3];
}

void depthwise_conv2d_fix_1::thread_ap_CS_fsm_pp0_stage3() {
    ap_CS_fsm_pp0_stage3 = ap_CS_fsm.read()[4];
}

void depthwise_conv2d_fix_1::thread_ap_CS_fsm_pp0_stage4() {
    ap_CS_fsm_pp0_stage4 = ap_CS_fsm.read()[5];
}

void depthwise_conv2d_fix_1::thread_ap_CS_fsm_state1() {
    ap_CS_fsm_state1 = ap_CS_fsm.read()[0];
}

void depthwise_conv2d_fix_1::thread_ap_CS_fsm_state12() {
    ap_CS_fsm_state12 = ap_CS_fsm.read()[6];
}

void depthwise_conv2d_fix_1::thread_ap_block_pp0_stage0() {
    ap_block_pp0_stage0 = !esl_seteq<1,1,1>(ap_const_boolean_1, ap_const_boolean_1);
}

void depthwise_conv2d_fix_1::thread_ap_block_pp0_stage0_11001() {
    ap_block_pp0_stage0_11001 = !esl_seteq<1,1,1>(ap_const_boolean_1, ap_const_boolean_1);
}

void depthwise_conv2d_fix_1::thread_ap_block_pp0_stage0_subdone() {
    ap_block_pp0_stage0_subdone = !esl_seteq<1,1,1>(ap_const_boolean_1, ap_const_boolean_1);
}

void depthwise_conv2d_fix_1::thread_ap_block_pp0_stage1() {
    ap_block_pp0_stage1 = !esl_seteq<1,1,1>(ap_const_boolean_1, ap_const_boolean_1);
}

void depthwise_conv2d_fix_1::thread_ap_block_pp0_stage1_11001() {
    ap_block_pp0_stage1_11001 = !esl_seteq<1,1,1>(ap_const_boolean_1, ap_const_boolean_1);
}

void depthwise_conv2d_fix_1::thread_ap_block_pp0_stage1_subdone() {
    ap_block_pp0_stage1_subdone = !esl_seteq<1,1,1>(ap_const_boolean_1, ap_const_boolean_1);
}

void depthwise_conv2d_fix_1::thread_ap_block_pp0_stage2() {
    ap_block_pp0_stage2 = !esl_seteq<1,1,1>(ap_const_boolean_1, ap_const_boolean_1);
}

void depthwise_conv2d_fix_1::thread_ap_block_pp0_stage2_11001() {
    ap_block_pp0_stage2_11001 = !esl_seteq<1,1,1>(ap_const_boolean_1, ap_const_boolean_1);
}

void depthwise_conv2d_fix_1::thread_ap_block_pp0_stage2_subdone() {
    ap_block_pp0_stage2_subdone = !esl_seteq<1,1,1>(ap_const_boolean_1, ap_const_boolean_1);
}

void depthwise_conv2d_fix_1::thread_ap_block_pp0_stage3() {
    ap_block_pp0_stage3 = !esl_seteq<1,1,1>(ap_const_boolean_1, ap_const_boolean_1);
}

void depthwise_conv2d_fix_1::thread_ap_block_pp0_stage3_11001() {
    ap_block_pp0_stage3_11001 = !esl_seteq<1,1,1>(ap_const_boolean_1, ap_const_boolean_1);
}

void depthwise_conv2d_fix_1::thread_ap_block_pp0_stage3_subdone() {
    ap_block_pp0_stage3_subdone = !esl_seteq<1,1,1>(ap_const_boolean_1, ap_const_boolean_1);
}

void depthwise_conv2d_fix_1::thread_ap_block_pp0_stage4() {
    ap_block_pp0_stage4 = !esl_seteq<1,1,1>(ap_const_boolean_1, ap_const_boolean_1);
}

void depthwise_conv2d_fix_1::thread_ap_block_pp0_stage4_11001() {
    ap_block_pp0_stage4_11001 = !esl_seteq<1,1,1>(ap_const_boolean_1, ap_const_boolean_1);
}

void depthwise_conv2d_fix_1::thread_ap_block_pp0_stage4_subdone() {
    ap_block_pp0_stage4_subdone = !esl_seteq<1,1,1>(ap_const_boolean_1, ap_const_boolean_1);
}

void depthwise_conv2d_fix_1::thread_ap_block_state10_pp0_stage3_iter1() {
    ap_block_state10_pp0_stage3_iter1 = !esl_seteq<1,1,1>(ap_const_boolean_1, ap_const_boolean_1);
}

void depthwise_conv2d_fix_1::thread_ap_block_state11_pp0_stage4_iter1() {
    ap_block_state11_pp0_stage4_iter1 = !esl_seteq<1,1,1>(ap_const_boolean_1, ap_const_boolean_1);
}

void depthwise_conv2d_fix_1::thread_ap_block_state2_pp0_stage0_iter0() {
    ap_block_state2_pp0_stage0_iter0 = !esl_seteq<1,1,1>(ap_const_boolean_1, ap_const_boolean_1);
}

void depthwise_conv2d_fix_1::thread_ap_block_state3_pp0_stage1_iter0() {
    ap_block_state3_pp0_stage1_iter0 = !esl_seteq<1,1,1>(ap_const_boolean_1, ap_const_boolean_1);
}

void depthwise_conv2d_fix_1::thread_ap_block_state4_pp0_stage2_iter0() {
    ap_block_state4_pp0_stage2_iter0 = !esl_seteq<1,1,1>(ap_const_boolean_1, ap_const_boolean_1);
}

void depthwise_conv2d_fix_1::thread_ap_block_state5_pp0_stage3_iter0() {
    ap_block_state5_pp0_stage3_iter0 = !esl_seteq<1,1,1>(ap_const_boolean_1, ap_const_boolean_1);
}

void depthwise_conv2d_fix_1::thread_ap_block_state6_pp0_stage4_iter0() {
    ap_block_state6_pp0_stage4_iter0 = !esl_seteq<1,1,1>(ap_const_boolean_1, ap_const_boolean_1);
}

void depthwise_conv2d_fix_1::thread_ap_block_state7_pp0_stage0_iter1() {
    ap_block_state7_pp0_stage0_iter1 = !esl_seteq<1,1,1>(ap_const_boolean_1, ap_const_boolean_1);
}

void depthwise_conv2d_fix_1::thread_ap_block_state8_pp0_stage1_iter1() {
    ap_block_state8_pp0_stage1_iter1 = !esl_seteq<1,1,1>(ap_const_boolean_1, ap_const_boolean_1);
}

void depthwise_conv2d_fix_1::thread_ap_block_state9_pp0_stage2_iter1() {
    ap_block_state9_pp0_stage2_iter1 = !esl_seteq<1,1,1>(ap_const_boolean_1, ap_const_boolean_1);
}

void depthwise_conv2d_fix_1::thread_ap_condition_pp0_exit_iter0_state4() {
    if (esl_seteq<1,1,1>(icmp_ln23_reg_1222.read(), ap_const_lv1_1)) {
        ap_condition_pp0_exit_iter0_state4 = ap_const_logic_1;
    } else {
        ap_condition_pp0_exit_iter0_state4 = ap_const_logic_0;
    }
}

void depthwise_conv2d_fix_1::thread_ap_done() {
    if (((esl_seteq<1,1,1>(ap_const_logic_0, ap_start.read()) && 
          esl_seteq<1,1,1>(ap_const_logic_1, ap_CS_fsm_state1.read())) || 
         esl_seteq<1,1,1>(ap_const_logic_1, ap_CS_fsm_state12.read()))) {
        ap_done = ap_const_logic_1;
    } else {
        ap_done = ap_const_logic_0;
    }
}

void depthwise_conv2d_fix_1::thread_ap_enable_pp0() {
    ap_enable_pp0 = (ap_idle_pp0.read() ^ ap_const_logic_1);
}

void depthwise_conv2d_fix_1::thread_ap_idle() {
    if ((esl_seteq<1,1,1>(ap_const_logic_0, ap_start.read()) && 
         esl_seteq<1,1,1>(ap_const_logic_1, ap_CS_fsm_state1.read()))) {
        ap_idle = ap_const_logic_1;
    } else {
        ap_idle = ap_const_logic_0;
    }
}

void depthwise_conv2d_fix_1::thread_ap_idle_pp0() {
    if ((esl_seteq<1,1,1>(ap_const_logic_0, ap_enable_reg_pp0_iter0.read()) && 
         esl_seteq<1,1,1>(ap_const_logic_0, ap_enable_reg_pp0_iter1.read()))) {
        ap_idle_pp0 = ap_const_logic_1;
    } else {
        ap_idle_pp0 = ap_const_logic_0;
    }
}

void depthwise_conv2d_fix_1::thread_ap_phi_mux_indvar_flatten48_phi_fu_296_p4() {
    if ((esl_seteq<1,1,1>(icmp_ln23_reg_1222.read(), ap_const_lv1_0) && 
         esl_seteq<1,1,1>(ap_const_logic_1, ap_CS_fsm_pp0_stage0.read()) && 
         esl_seteq<1,1,1>(ap_const_logic_1, ap_enable_reg_pp0_iter1.read()) && 
         esl_seteq<1,1,1>(ap_block_pp0_stage0.read(), ap_const_boolean_0))) {
        ap_phi_mux_indvar_flatten48_phi_fu_296_p4 = add_ln23_reg_1364.read();
    } else {
        ap_phi_mux_indvar_flatten48_phi_fu_296_p4 = indvar_flatten48_reg_292.read();
    }
}

void depthwise_conv2d_fix_1::thread_ap_phi_mux_indvar_flatten_phi_fu_320_p4() {
    if ((esl_seteq<1,1,1>(icmp_ln23_reg_1222.read(), ap_const_lv1_0) && 
         esl_seteq<1,1,1>(ap_const_logic_1, ap_CS_fsm_pp0_stage0.read()) && 
         esl_seteq<1,1,1>(ap_const_logic_1, ap_enable_reg_pp0_iter1.read()) && 
         esl_seteq<1,1,1>(ap_block_pp0_stage0.read(), ap_const_boolean_0))) {
        ap_phi_mux_indvar_flatten_phi_fu_320_p4 = select_ln32_14_reg_1483.read();
    } else {
        ap_phi_mux_indvar_flatten_phi_fu_320_p4 = indvar_flatten_reg_316.read();
    }
}

void depthwise_conv2d_fix_1::thread_ap_phi_mux_out_d_0_phi_fu_308_p4() {
    if ((esl_seteq<1,1,1>(icmp_ln23_reg_1222.read(), ap_const_lv1_0) && 
         esl_seteq<1,1,1>(ap_const_logic_1, ap_CS_fsm_pp0_stage0.read()) && 
         esl_seteq<1,1,1>(ap_const_logic_1, ap_enable_reg_pp0_iter1.read()) && 
         esl_seteq<1,1,1>(ap_block_pp0_stage0.read(), ap_const_boolean_0))) {
        ap_phi_mux_out_d_0_phi_fu_308_p4 = select_ln24_9_reg_1447.read();
    } else {
        ap_phi_mux_out_d_0_phi_fu_308_p4 = out_d_0_reg_304.read();
    }
}

void depthwise_conv2d_fix_1::thread_ap_phi_mux_out_h_0_phi_fu_331_p4() {
    if ((esl_seteq<1,1,1>(icmp_ln23_reg_1222.read(), ap_const_lv1_0) && 
         esl_seteq<1,1,1>(ap_const_logic_1, ap_CS_fsm_pp0_stage0.read()) && 
         esl_seteq<1,1,1>(ap_const_logic_1, ap_enable_reg_pp0_iter1.read()) && 
         esl_seteq<1,1,1>(ap_block_pp0_stage0.read(), ap_const_boolean_0))) {
        ap_phi_mux_out_h_0_phi_fu_331_p4 = select_ln32_reg_1453.read();
    } else {
        ap_phi_mux_out_h_0_phi_fu_331_p4 = out_h_0_reg_327.read();
    }
}

void depthwise_conv2d_fix_1::thread_ap_phi_mux_out_w_0_phi_fu_342_p4() {
    if ((esl_seteq<1,1,1>(icmp_ln23_reg_1222.read(), ap_const_lv1_0) && 
         esl_seteq<1,1,1>(ap_const_logic_1, ap_CS_fsm_pp0_stage0.read()) && 
         esl_seteq<1,1,1>(ap_const_logic_1, ap_enable_reg_pp0_iter1.read()) && 
         esl_seteq<1,1,1>(ap_block_pp0_stage0.read(), ap_const_boolean_0))) {
        ap_phi_mux_out_w_0_phi_fu_342_p4 = out_w_reg_1338.read();
    } else {
        ap_phi_mux_out_w_0_phi_fu_342_p4 = out_w_0_reg_338.read();
    }
}

void depthwise_conv2d_fix_1::thread_ap_ready() {
    if (esl_seteq<1,1,1>(ap_const_logic_1, ap_CS_fsm_state12.read())) {
        ap_ready = ap_const_logic_1;
    } else {
        ap_ready = ap_const_logic_0;
    }
}

void depthwise_conv2d_fix_1::thread_bias_address0() {
    bias_address0 =  (sc_lv<3>) (zext_ln24_18_fu_965_p1.read());
}

void depthwise_conv2d_fix_1::thread_bias_ce0() {
    if ((esl_seteq<1,1,1>(ap_const_logic_1, ap_CS_fsm_pp0_stage0.read()) && 
         esl_seteq<1,1,1>(ap_const_logic_1, ap_enable_reg_pp0_iter1.read()) && 
         esl_seteq<1,1,1>(ap_block_pp0_stage0_11001.read(), ap_const_boolean_0))) {
        bias_ce0 = ap_const_logic_1;
    } else {
        bias_ce0 = ap_const_logic_0;
    }
}

void depthwise_conv2d_fix_1::thread_empty_60_fu_393_p1() {
    empty_60_fu_393_p1 = output_height.read().range(4-1, 0);
}

void depthwise_conv2d_fix_1::thread_empty_62_fu_568_p2() {
    empty_62_fu_568_p2 = (select_ln24_14_fu_555_p3.read() | icmp_ln32_fu_477_p2.read());
}

void depthwise_conv2d_fix_1::thread_empty_fu_389_p1() {
    empty_fu_389_p1 = output_width.read().range(4-1, 0);
}

void depthwise_conv2d_fix_1::thread_grp_fu_1155_p0() {
    grp_fu_1155_p0 =  (sc_lv<5>) (zext_ln51_1_cast_reg_1187.read());
}

void depthwise_conv2d_fix_1::thread_grp_fu_1155_p1() {
    grp_fu_1155_p1 =  (sc_lv<7>) (grp_fu_1155_p10.read());
}

void depthwise_conv2d_fix_1::thread_grp_fu_1155_p10() {
    grp_fu_1155_p10 = esl_zext<11,7>(tmp14_mid2_v_v_reg_1412.read());
}

void depthwise_conv2d_fix_1::thread_grp_fu_1155_p2() {
    grp_fu_1155_p2 =  (sc_lv<4>) (zext_ln40_reg_1326_pp0_iter1_reg.read());
}

void depthwise_conv2d_fix_1::thread_icmp_ln23_fu_466_p2() {
    icmp_ln23_fu_466_p2 = (!ap_phi_mux_indvar_flatten48_phi_fu_296_p4.read().is_01() || !tmp_s_reg_1202.read().is_01())? sc_lv<1>(): sc_lv<1>(ap_phi_mux_indvar_flatten48_phi_fu_296_p4.read() == tmp_s_reg_1202.read());
}

void depthwise_conv2d_fix_1::thread_icmp_ln32_fu_477_p2() {
    icmp_ln32_fu_477_p2 = (!ap_phi_mux_indvar_flatten_phi_fu_320_p4.read().is_01() || !mul_ln4_reg_1197.read().is_01())? sc_lv<1>(): sc_lv<1>(ap_phi_mux_indvar_flatten_phi_fu_320_p4.read() == mul_ln4_reg_1197.read());
}

void depthwise_conv2d_fix_1::thread_icmp_ln33_2_fu_550_p2() {
    icmp_ln33_2_fu_550_p2 = (!ap_phi_mux_out_w_0_phi_fu_342_p4.read().is_01() || !empty_reg_1192.read().is_01())? sc_lv<1>(): sc_lv<1>(ap_phi_mux_out_w_0_phi_fu_342_p4.read() == empty_reg_1192.read());
}

void depthwise_conv2d_fix_1::thread_icmp_ln33_fu_419_p2() {
    icmp_ln33_fu_419_p2 = (!empty_fu_389_p1.read().is_01() || !ap_const_lv4_0.is_01())? sc_lv<1>(): sc_lv<1>(empty_fu_389_p1.read() == ap_const_lv4_0);
}

void depthwise_conv2d_fix_1::thread_input_r_address0() {
    if ((esl_seteq<1,1,1>(ap_const_logic_1, ap_CS_fsm_pp0_stage0.read()) && 
         esl_seteq<1,1,1>(ap_const_logic_1, ap_enable_reg_pp0_iter1.read()) && 
         esl_seteq<1,1,1>(ap_block_pp0_stage0.read(), ap_const_boolean_0))) {
        input_r_address0 =  (sc_lv<14>) (zext_ln42_22_fu_995_p1.read());
    } else if ((esl_seteq<1,1,1>(ap_const_logic_1, ap_enable_reg_pp0_iter0.read()) && 
                esl_seteq<1,1,1>(ap_const_logic_1, ap_CS_fsm_pp0_stage4.read()) && 
                esl_seteq<1,1,1>(ap_block_pp0_stage4.read(), ap_const_boolean_0))) {
        input_r_address0 =  (sc_lv<14>) (zext_ln42_21_fu_942_p1.read());
    } else if ((esl_seteq<1,1,1>(ap_const_logic_1, ap_enable_reg_pp0_iter0.read()) && 
                esl_seteq<1,1,1>(ap_const_logic_1, ap_CS_fsm_pp0_stage3.read()) && 
                esl_seteq<1,1,1>(ap_block_pp0_stage3.read(), ap_const_boolean_0))) {
        input_r_address0 =  (sc_lv<14>) (zext_ln42_19_fu_859_p1.read());
    } else if ((esl_seteq<1,1,1>(ap_const_logic_1, ap_enable_reg_pp0_iter0.read()) && 
                esl_seteq<1,1,1>(ap_const_logic_1, ap_CS_fsm_pp0_stage2.read()) && 
                esl_seteq<1,1,1>(ap_block_pp0_stage2.read(), ap_const_boolean_0))) {
        input_r_address0 =  (sc_lv<14>) (zext_ln42_17_fu_759_p1.read());
    } else if ((esl_seteq<1,1,1>(ap_const_logic_1, ap_CS_fsm_pp0_stage1.read()) && 
                esl_seteq<1,1,1>(ap_const_logic_1, ap_enable_reg_pp0_iter0.read()) && 
                esl_seteq<1,1,1>(ap_block_pp0_stage1.read(), ap_const_boolean_0))) {
        input_r_address0 =  (sc_lv<14>) (zext_ln42_12_fu_662_p1.read());
    } else {
        input_r_address0 = "XXXXXXXXXXXXXX";
    }
}

void depthwise_conv2d_fix_1::thread_input_r_address1() {
    if (esl_seteq<1,1,1>(ap_const_logic_1, ap_enable_reg_pp0_iter0.read())) {
        if ((esl_seteq<1,1,1>(ap_const_logic_1, ap_CS_fsm_pp0_stage4.read()) && 
             esl_seteq<1,1,1>(ap_block_pp0_stage4.read(), ap_const_boolean_0))) {
            input_r_address1 =  (sc_lv<14>) (zext_ln42_20_fu_933_p1.read());
        } else if ((esl_seteq<1,1,1>(ap_const_logic_1, ap_CS_fsm_pp0_stage3.read()) && 
                    esl_seteq<1,1,1>(ap_block_pp0_stage3.read(), ap_const_boolean_0))) {
            input_r_address1 =  (sc_lv<14>) (zext_ln42_18_fu_850_p1.read());
        } else if ((esl_seteq<1,1,1>(ap_const_logic_1, ap_CS_fsm_pp0_stage2.read()) && 
                    esl_seteq<1,1,1>(ap_block_pp0_stage2.read(), ap_const_boolean_0))) {
            input_r_address1 =  (sc_lv<14>) (zext_ln42_16_fu_750_p1.read());
        } else if ((esl_seteq<1,1,1>(ap_const_logic_1, ap_CS_fsm_pp0_stage1.read()) && 
                    esl_seteq<1,1,1>(ap_block_pp0_stage1.read(), ap_const_boolean_0))) {
            input_r_address1 =  (sc_lv<14>) (zext_ln42_14_fu_682_p1.read());
        } else {
            input_r_address1 = "XXXXXXXXXXXXXX";
        }
    } else {
        input_r_address1 = "XXXXXXXXXXXXXX";
    }
}

void depthwise_conv2d_fix_1::thread_input_r_ce0() {
    if (((esl_seteq<1,1,1>(ap_const_logic_1, ap_CS_fsm_pp0_stage1.read()) && 
          esl_seteq<1,1,1>(ap_const_logic_1, ap_enable_reg_pp0_iter0.read()) && 
          esl_seteq<1,1,1>(ap_block_pp0_stage1_11001.read(), ap_const_boolean_0)) || 
         (esl_seteq<1,1,1>(ap_const_logic_1, ap_enable_reg_pp0_iter0.read()) && 
          esl_seteq<1,1,1>(ap_const_logic_1, ap_CS_fsm_pp0_stage3.read()) && 
          esl_seteq<1,1,1>(ap_block_pp0_stage3_11001.read(), ap_const_boolean_0)) || 
         (esl_seteq<1,1,1>(ap_const_logic_1, ap_enable_reg_pp0_iter0.read()) && 
          esl_seteq<1,1,1>(ap_const_logic_1, ap_CS_fsm_pp0_stage4.read()) && 
          esl_seteq<1,1,1>(ap_block_pp0_stage4_11001.read(), ap_const_boolean_0)) || 
         (esl_seteq<1,1,1>(ap_const_logic_1, ap_CS_fsm_pp0_stage0.read()) && 
          esl_seteq<1,1,1>(ap_const_logic_1, ap_enable_reg_pp0_iter1.read()) && 
          esl_seteq<1,1,1>(ap_block_pp0_stage0_11001.read(), ap_const_boolean_0)) || 
         (esl_seteq<1,1,1>(ap_const_logic_1, ap_enable_reg_pp0_iter0.read()) && 
          esl_seteq<1,1,1>(ap_const_logic_1, ap_CS_fsm_pp0_stage2.read()) && 
          esl_seteq<1,1,1>(ap_block_pp0_stage2_11001.read(), ap_const_boolean_0)))) {
        input_r_ce0 = ap_const_logic_1;
    } else {
        input_r_ce0 = ap_const_logic_0;
    }
}

void depthwise_conv2d_fix_1::thread_input_r_ce1() {
    if (((esl_seteq<1,1,1>(ap_const_logic_1, ap_CS_fsm_pp0_stage1.read()) && 
          esl_seteq<1,1,1>(ap_const_logic_1, ap_enable_reg_pp0_iter0.read()) && 
          esl_seteq<1,1,1>(ap_block_pp0_stage1_11001.read(), ap_const_boolean_0)) || 
         (esl_seteq<1,1,1>(ap_const_logic_1, ap_enable_reg_pp0_iter0.read()) && 
          esl_seteq<1,1,1>(ap_const_logic_1, ap_CS_fsm_pp0_stage3.read()) && 
          esl_seteq<1,1,1>(ap_block_pp0_stage3_11001.read(), ap_const_boolean_0)) || 
         (esl_seteq<1,1,1>(ap_const_logic_1, ap_enable_reg_pp0_iter0.read()) && 
          esl_seteq<1,1,1>(ap_const_logic_1, ap_CS_fsm_pp0_stage4.read()) && 
          esl_seteq<1,1,1>(ap_block_pp0_stage4_11001.read(), ap_const_boolean_0)) || 
         (esl_seteq<1,1,1>(ap_const_logic_1, ap_enable_reg_pp0_iter0.read()) && 
          esl_seteq<1,1,1>(ap_const_logic_1, ap_CS_fsm_pp0_stage2.read()) && 
          esl_seteq<1,1,1>(ap_block_pp0_stage2_11001.read(), ap_const_boolean_0)))) {
        input_r_ce1 = ap_const_logic_1;
    } else {
        input_r_ce1 = ap_const_logic_0;
    }
}

void depthwise_conv2d_fix_1::thread_kernel_address0() {
    if (esl_seteq<1,1,1>(ap_const_logic_1, ap_enable_reg_pp0_iter0.read())) {
        if ((esl_seteq<1,1,1>(ap_const_logic_1, ap_CS_fsm_pp0_stage4.read()) && 
             esl_seteq<1,1,1>(ap_block_pp0_stage4.read(), ap_const_boolean_0))) {
            kernel_address0 =  (sc_lv<7>) (zext_ln24_17_fu_887_p1.read());
        } else if ((esl_seteq<1,1,1>(ap_const_logic_1, ap_CS_fsm_pp0_stage3.read()) && 
                    esl_seteq<1,1,1>(ap_block_pp0_stage3.read(), ap_const_boolean_0))) {
            kernel_address0 =  (sc_lv<7>) (zext_ln24_15_fu_787_p1.read());
        } else if ((esl_seteq<1,1,1>(ap_const_logic_1, ap_CS_fsm_pp0_stage2.read()) && 
                    esl_seteq<1,1,1>(ap_block_pp0_stage2.read(), ap_const_boolean_0))) {
            kernel_address0 =  (sc_lv<7>) (zext_ln24_13_fu_717_p1.read());
        } else if ((esl_seteq<1,1,1>(ap_const_logic_1, ap_CS_fsm_pp0_stage1.read()) && 
                    esl_seteq<1,1,1>(ap_block_pp0_stage1.read(), ap_const_boolean_0))) {
            kernel_address0 =  (sc_lv<7>) (zext_ln24_10_fu_615_p1.read());
        } else if ((esl_seteq<1,1,1>(ap_const_logic_1, ap_CS_fsm_pp0_stage0.read()) && 
                    esl_seteq<1,1,1>(ap_block_pp0_stage0.read(), ap_const_boolean_0))) {
            kernel_address0 =  (sc_lv<7>) (zext_ln24_fu_524_p1.read());
        } else {
            kernel_address0 =  (sc_lv<7>) ("XXXXXXX");
        }
    } else {
        kernel_address0 =  (sc_lv<7>) ("XXXXXXX");
    }
}

void depthwise_conv2d_fix_1::thread_kernel_address1() {
    if (esl_seteq<1,1,1>(ap_const_logic_1, ap_enable_reg_pp0_iter0.read())) {
        if ((esl_seteq<1,1,1>(ap_const_logic_1, ap_CS_fsm_pp0_stage4.read()) && 
             esl_seteq<1,1,1>(ap_block_pp0_stage4.read(), ap_const_boolean_0))) {
            kernel_address1 =  (sc_lv<7>) (zext_ln24_16_fu_877_p1.read());
        } else if ((esl_seteq<1,1,1>(ap_const_logic_1, ap_CS_fsm_pp0_stage3.read()) && 
                    esl_seteq<1,1,1>(ap_block_pp0_stage3.read(), ap_const_boolean_0))) {
            kernel_address1 =  (sc_lv<7>) (zext_ln24_14_fu_777_p1.read());
        } else if ((esl_seteq<1,1,1>(ap_const_logic_1, ap_CS_fsm_pp0_stage2.read()) && 
                    esl_seteq<1,1,1>(ap_block_pp0_stage2.read(), ap_const_boolean_0))) {
            kernel_address1 =  (sc_lv<7>) (zext_ln24_12_fu_707_p1.read());
        } else if ((esl_seteq<1,1,1>(ap_const_logic_1, ap_CS_fsm_pp0_stage1.read()) && 
                    esl_seteq<1,1,1>(ap_block_pp0_stage1.read(), ap_const_boolean_0))) {
            kernel_address1 =  (sc_lv<7>) (zext_ln24_11_fu_626_p1.read());
        } else {
            kernel_address1 =  (sc_lv<7>) ("XXXXXXX");
        }
    } else {
        kernel_address1 =  (sc_lv<7>) ("XXXXXXX");
    }
}

void depthwise_conv2d_fix_1::thread_kernel_ce0() {
    if (((esl_seteq<1,1,1>(ap_const_logic_1, ap_CS_fsm_pp0_stage1.read()) && 
          esl_seteq<1,1,1>(ap_const_logic_1, ap_enable_reg_pp0_iter0.read()) && 
          esl_seteq<1,1,1>(ap_block_pp0_stage1_11001.read(), ap_const_boolean_0)) || 
         (esl_seteq<1,1,1>(ap_const_logic_1, ap_enable_reg_pp0_iter0.read()) && 
          esl_seteq<1,1,1>(ap_const_logic_1, ap_CS_fsm_pp0_stage3.read()) && 
          esl_seteq<1,1,1>(ap_block_pp0_stage3_11001.read(), ap_const_boolean_0)) || 
         (esl_seteq<1,1,1>(ap_const_logic_1, ap_enable_reg_pp0_iter0.read()) && 
          esl_seteq<1,1,1>(ap_const_logic_1, ap_CS_fsm_pp0_stage4.read()) && 
          esl_seteq<1,1,1>(ap_block_pp0_stage4_11001.read(), ap_const_boolean_0)) || 
         (esl_seteq<1,1,1>(ap_const_logic_1, ap_enable_reg_pp0_iter0.read()) && 
          esl_seteq<1,1,1>(ap_const_logic_1, ap_CS_fsm_pp0_stage2.read()) && 
          esl_seteq<1,1,1>(ap_block_pp0_stage2_11001.read(), ap_const_boolean_0)) || 
         (esl_seteq<1,1,1>(ap_const_logic_1, ap_enable_reg_pp0_iter0.read()) && 
          esl_seteq<1,1,1>(ap_const_logic_1, ap_CS_fsm_pp0_stage0.read()) && 
          esl_seteq<1,1,1>(ap_block_pp0_stage0_11001.read(), ap_const_boolean_0)))) {
        kernel_ce0 = ap_const_logic_1;
    } else {
        kernel_ce0 = ap_const_logic_0;
    }
}

void depthwise_conv2d_fix_1::thread_kernel_ce1() {
    if (((esl_seteq<1,1,1>(ap_const_logic_1, ap_CS_fsm_pp0_stage1.read()) && 
          esl_seteq<1,1,1>(ap_const_logic_1, ap_enable_reg_pp0_iter0.read()) && 
          esl_seteq<1,1,1>(ap_block_pp0_stage1_11001.read(), ap_const_boolean_0)) || 
         (esl_seteq<1,1,1>(ap_const_logic_1, ap_enable_reg_pp0_iter0.read()) && 
          esl_seteq<1,1,1>(ap_const_logic_1, ap_CS_fsm_pp0_stage3.read()) && 
          esl_seteq<1,1,1>(ap_block_pp0_stage3_11001.read(), ap_const_boolean_0)) || 
         (esl_seteq<1,1,1>(ap_const_logic_1, ap_enable_reg_pp0_iter0.read()) && 
          esl_seteq<1,1,1>(ap_const_logic_1, ap_CS_fsm_pp0_stage4.read()) && 
          esl_seteq<1,1,1>(ap_block_pp0_stage4_11001.read(), ap_const_boolean_0)) || 
         (esl_seteq<1,1,1>(ap_const_logic_1, ap_enable_reg_pp0_iter0.read()) && 
          esl_seteq<1,1,1>(ap_const_logic_1, ap_CS_fsm_pp0_stage2.read()) && 
          esl_seteq<1,1,1>(ap_block_pp0_stage2_11001.read(), ap_const_boolean_0)))) {
        kernel_ce1 = ap_const_logic_1;
    } else {
        kernel_ce1 = ap_const_logic_0;
    }
}

void depthwise_conv2d_fix_1::thread_mul_ln42_18_fu_529_p0() {
    mul_ln42_18_fu_529_p0 =  (sc_lv<4>) (mul_ln42_18_fu_529_p00.read());
}

void depthwise_conv2d_fix_1::thread_mul_ln42_18_fu_529_p00() {
    mul_ln42_18_fu_529_p00 = esl_zext<7,4>(out_d_fu_471_p2.read());
}

void depthwise_conv2d_fix_1::thread_mul_ln42_18_fu_529_p1() {
    mul_ln42_18_fu_529_p1 =  (sc_lv<6>) (zext_ln42_reg_1168.read());
}

void depthwise_conv2d_fix_1::thread_mul_ln42_18_fu_529_p2() {
    mul_ln42_18_fu_529_p2 = (!mul_ln42_18_fu_529_p0.read().is_01() || !mul_ln42_18_fu_529_p1.read().is_01())? sc_lv<7>(): sc_biguint<4>(mul_ln42_18_fu_529_p0.read()) * sc_biguint<6>(mul_ln42_18_fu_529_p1.read());
}

void depthwise_conv2d_fix_1::thread_mul_ln42_fu_451_p0() {
    mul_ln42_fu_451_p0 =  (sc_lv<4>) (mul_ln42_fu_451_p00.read());
}

void depthwise_conv2d_fix_1::thread_mul_ln42_fu_451_p00() {
    mul_ln42_fu_451_p00 = esl_zext<7,4>(ap_phi_mux_out_d_0_phi_fu_308_p4.read());
}

void depthwise_conv2d_fix_1::thread_mul_ln42_fu_451_p1() {
    mul_ln42_fu_451_p1 =  (sc_lv<6>) (zext_ln42_reg_1168.read());
}

void depthwise_conv2d_fix_1::thread_mul_ln42_fu_451_p2() {
    mul_ln42_fu_451_p2 = (!mul_ln42_fu_451_p0.read().is_01() || !mul_ln42_fu_451_p1.read().is_01())? sc_lv<7>(): sc_biguint<4>(mul_ln42_fu_451_p0.read()) * sc_biguint<6>(mul_ln42_fu_451_p1.read());
}

void depthwise_conv2d_fix_1::thread_mul_ln4_fu_405_p0() {
    mul_ln4_fu_405_p0 =  (sc_lv<4>) (mul_ln4_fu_405_p00.read());
}

void depthwise_conv2d_fix_1::thread_mul_ln4_fu_405_p00() {
    mul_ln4_fu_405_p00 = esl_zext<8,4>(empty_60_fu_393_p1.read());
}

void depthwise_conv2d_fix_1::thread_mul_ln4_fu_405_p1() {
    mul_ln4_fu_405_p1 =  (sc_lv<4>) (mul_ln4_fu_405_p10.read());
}

void depthwise_conv2d_fix_1::thread_mul_ln4_fu_405_p10() {
    mul_ln4_fu_405_p10 = esl_zext<8,4>(empty_fu_389_p1.read());
}

void depthwise_conv2d_fix_1::thread_mul_ln4_fu_405_p2() {
    mul_ln4_fu_405_p2 = (!mul_ln4_fu_405_p0.read().is_01() || !mul_ln4_fu_405_p1.read().is_01())? sc_lv<8>(): sc_biguint<4>(mul_ln4_fu_405_p0.read()) * sc_biguint<4>(mul_ln4_fu_405_p1.read());
}

void depthwise_conv2d_fix_1::thread_mul_ln51_2_fu_792_p0() {
    mul_ln51_2_fu_792_p0 =  (sc_lv<4>) (zext_ln51_4_reg_1244.read());
}

void depthwise_conv2d_fix_1::thread_mul_ln51_2_fu_792_p1() {
    mul_ln51_2_fu_792_p1 =  (sc_lv<5>) (zext_ln51_reg_1181.read());
}

void depthwise_conv2d_fix_1::thread_mul_ln51_2_fu_792_p2() {
    mul_ln51_2_fu_792_p2 = (!mul_ln51_2_fu_792_p0.read().is_01() || !mul_ln51_2_fu_792_p1.read().is_01())? sc_lv<7>(): sc_biguint<4>(mul_ln51_2_fu_792_p0.read()) * sc_biguint<5>(mul_ln51_2_fu_792_p1.read());
}

void depthwise_conv2d_fix_1::thread_mul_ln51_fu_687_p0() {
    mul_ln51_fu_687_p0 =  (sc_lv<4>) (zext_ln51_2_reg_1212.read());
}

void depthwise_conv2d_fix_1::thread_mul_ln51_fu_687_p1() {
    mul_ln51_fu_687_p1 =  (sc_lv<5>) (zext_ln51_reg_1181.read());
}

void depthwise_conv2d_fix_1::thread_mul_ln51_fu_687_p2() {
    mul_ln51_fu_687_p2 = (!mul_ln51_fu_687_p0.read().is_01() || !mul_ln51_fu_687_p1.read().is_01())? sc_lv<7>(): sc_biguint<4>(mul_ln51_fu_687_p0.read()) * sc_biguint<5>(mul_ln51_fu_687_p1.read());
}

void depthwise_conv2d_fix_1::thread_out_d_fu_471_p2() {
    out_d_fu_471_p2 = (!ap_const_lv4_1.is_01() || !ap_phi_mux_out_d_0_phi_fu_308_p4.read().is_01())? sc_lv<4>(): (sc_biguint<4>(ap_const_lv4_1) + sc_biguint<4>(ap_phi_mux_out_d_0_phi_fu_308_p4.read()));
}

void depthwise_conv2d_fix_1::thread_out_h_fu_562_p2() {
    out_h_fu_562_p2 = (!ap_const_lv4_1.is_01() || !select_ln24_fu_482_p3.read().is_01())? sc_lv<4>(): (sc_biguint<4>(ap_const_lv4_1) + sc_biguint<4>(select_ln24_fu_482_p3.read()));
}

void depthwise_conv2d_fix_1::thread_out_w_0_mid2_fu_574_p3() {
    out_w_0_mid2_fu_574_p3 = (!empty_62_fu_568_p2.read()[0].is_01())? sc_lv<4>(): ((empty_62_fu_568_p2.read()[0].to_bool())? ap_const_lv4_0: ap_phi_mux_out_w_0_phi_fu_342_p4.read());
}

void depthwise_conv2d_fix_1::thread_out_w_fu_667_p2() {
    out_w_fu_667_p2 = (!ap_const_lv4_1.is_01() || !out_w_0_mid2_reg_1270.read().is_01())? sc_lv<4>(): (sc_biguint<4>(ap_const_lv4_1) + sc_biguint<4>(out_w_0_mid2_reg_1270.read()));
}

void depthwise_conv2d_fix_1::thread_output_r_address0() {
    output_r_address0 =  (sc_lv<14>) (zext_ln51_3_fu_1095_p1.read());
}

void depthwise_conv2d_fix_1::thread_output_r_ce0() {
    if ((esl_seteq<1,1,1>(ap_const_logic_1, ap_CS_fsm_pp0_stage4.read()) && 
         esl_seteq<1,1,1>(ap_block_pp0_stage4_11001.read(), ap_const_boolean_0) && 
         esl_seteq<1,1,1>(ap_const_logic_1, ap_enable_reg_pp0_iter1.read()))) {
        output_r_ce0 = ap_const_logic_1;
    } else {
        output_r_ce0 = ap_const_logic_0;
    }
}

void depthwise_conv2d_fix_1::thread_output_r_d0() {
    output_r_d0 = add_ln51_17_reg_1543.read();
}

void depthwise_conv2d_fix_1::thread_output_r_we0() {
    if ((esl_seteq<1,1,1>(ap_const_logic_1, ap_CS_fsm_pp0_stage4.read()) && 
         esl_seteq<1,1,1>(ap_block_pp0_stage4_11001.read(), ap_const_boolean_0) && 
         esl_seteq<1,1,1>(ap_const_logic_1, ap_enable_reg_pp0_iter1.read()) && 
         esl_seteq<1,1,1>(ap_const_lv1_0, icmp_ln23_reg_1222_pp0_iter1_reg.read()))) {
        output_r_we0 = ap_const_logic_1;
    } else {
        output_r_we0 = ap_const_logic_0;
    }
}

void depthwise_conv2d_fix_1::thread_select_ln24_10_fu_534_p3() {
    select_ln24_10_fu_534_p3 = (!icmp_ln32_fu_477_p2.read()[0].is_01())? sc_lv<7>(): ((icmp_ln32_fu_477_p2.read()[0].to_bool())? mul_ln42_18_fu_529_p2.read(): mul_ln42_fu_451_p2.read());
}

void depthwise_conv2d_fix_1::thread_select_ln24_11_fu_796_p3() {
    select_ln24_11_fu_796_p3 = (!icmp_ln32_reg_1231.read()[0].is_01())? sc_lv<7>(): ((icmp_ln32_reg_1231.read()[0].to_bool())? mul_ln51_2_fu_792_p2.read(): mul_ln51_reg_1354.read());
}

void depthwise_conv2d_fix_1::thread_select_ln24_12_fu_542_p3() {
    select_ln24_12_fu_542_p3 = (!icmp_ln32_fu_477_p2.read()[0].is_01())? sc_lv<7>(): ((icmp_ln32_fu_477_p2.read()[0].to_bool())? mul_ln42_18_fu_529_p2.read(): tmp_0_0_fu_460_p2.read());
}

void depthwise_conv2d_fix_1::thread_select_ln24_13_fu_802_p3() {
    select_ln24_13_fu_802_p3 = (!icmp_ln32_reg_1231.read()[0].is_01())? sc_lv<7>(): ((icmp_ln32_reg_1231.read()[0].to_bool())? mul_ln51_2_fu_792_p2.read(): tmp13_reg_1359.read());
}

void depthwise_conv2d_fix_1::thread_select_ln24_14_fu_555_p3() {
    select_ln24_14_fu_555_p3 = (!icmp_ln32_fu_477_p2.read()[0].is_01())? sc_lv<1>(): ((icmp_ln32_fu_477_p2.read()[0].to_bool())? icmp_ln33_reg_1207.read(): icmp_ln33_2_fu_550_p2.read());
}

void depthwise_conv2d_fix_1::thread_select_ln24_8_fu_516_p3() {
    select_ln24_8_fu_516_p3 = (!icmp_ln32_fu_477_p2.read()[0].is_01())? sc_lv<6>(): ((icmp_ln32_fu_477_p2.read()[0].to_bool())? add_ln27_2_fu_510_p2.read(): add_ln27_fu_445_p2.read());
}

void depthwise_conv2d_fix_1::thread_select_ln24_9_fu_892_p3() {
    select_ln24_9_fu_892_p3 = (!icmp_ln32_reg_1231.read()[0].is_01())? sc_lv<4>(): ((icmp_ln32_reg_1231.read()[0].to_bool())? out_d_reg_1226.read(): out_d_0_reg_304.read());
}

void depthwise_conv2d_fix_1::thread_select_ln24_fu_482_p3() {
    select_ln24_fu_482_p3 = (!icmp_ln32_fu_477_p2.read()[0].is_01())? sc_lv<4>(): ((icmp_ln32_fu_477_p2.read()[0].to_bool())? ap_const_lv4_0: ap_phi_mux_out_h_0_phi_fu_331_p4.read());
}

void depthwise_conv2d_fix_1::thread_select_ln32_14_fu_951_p3() {
    select_ln32_14_fu_951_p3 = (!icmp_ln32_reg_1231.read()[0].is_01())? sc_lv<8>(): ((icmp_ln32_reg_1231.read()[0].to_bool())? ap_const_lv8_1: add_ln32_2_reg_1289.read());
}

void depthwise_conv2d_fix_1::thread_select_ln32_fu_898_p3() {
    select_ln32_fu_898_p3 = (!select_ln24_14_reg_1259.read()[0].is_01())? sc_lv<4>(): ((select_ln24_14_reg_1259.read()[0].to_bool())? out_h_reg_1265.read(): select_ln24_reg_1239.read());
}

void depthwise_conv2d_fix_1::thread_shl_ln27_mid1_fu_502_p3() {
    shl_ln27_mid1_fu_502_p3 = esl_concat<3,3>(trunc_ln27_2_fu_498_p1.read(), ap_const_lv3_0);
}

void depthwise_conv2d_fix_1::thread_shl_ln_fu_437_p3() {
    shl_ln_fu_437_p3 = esl_concat<3,3>(trunc_ln27_fu_433_p1.read(), ap_const_lv3_0);
}

void depthwise_conv2d_fix_1::thread_tmp12_0_0_mid2_fu_634_p0() {
    tmp12_0_0_mid2_fu_634_p0 =  (sc_lv<6>) (zext_ln42_1_cast14_reg_1174.read());
}

void depthwise_conv2d_fix_1::thread_tmp12_0_0_mid2_fu_634_p1() {
    tmp12_0_0_mid2_fu_634_p1 =  (sc_lv<7>) (tmp12_0_0_mid2_fu_634_p10.read());
}

void depthwise_conv2d_fix_1::thread_tmp12_0_0_mid2_fu_634_p10() {
    tmp12_0_0_mid2_fu_634_p10 = esl_zext<11,7>(tmp12_0_0_mid2_v_v_reg_1282.read());
}

void depthwise_conv2d_fix_1::thread_tmp12_0_0_mid2_fu_634_p2() {
    tmp12_0_0_mid2_fu_634_p2 = (!tmp12_0_0_mid2_fu_634_p0.read().is_01() || !tmp12_0_0_mid2_fu_634_p1.read().is_01())? sc_lv<11>(): sc_biguint<6>(tmp12_0_0_mid2_fu_634_p0.read()) * sc_biguint<7>(tmp12_0_0_mid2_fu_634_p1.read());
}

void depthwise_conv2d_fix_1::thread_tmp12_0_0_mid2_v_v_fu_592_p3() {
    tmp12_0_0_mid2_v_v_fu_592_p3 = (!select_ln24_14_fu_555_p3.read()[0].is_01())? sc_lv<7>(): ((select_ln24_14_fu_555_p3.read()[0].to_bool())? tmp_0_0_mid1_fu_586_p2.read(): select_ln24_12_fu_542_p3.read());
}

void depthwise_conv2d_fix_1::thread_tmp12_1_0_mid2_fu_648_p0() {
    tmp12_1_0_mid2_fu_648_p0 =  (sc_lv<6>) (zext_ln42_1_cast14_reg_1174.read());
}

void depthwise_conv2d_fix_1::thread_tmp12_1_0_mid2_fu_648_p1() {
    tmp12_1_0_mid2_fu_648_p1 =  (sc_lv<7>) (tmp12_1_0_mid2_fu_648_p10.read());
}

void depthwise_conv2d_fix_1::thread_tmp12_1_0_mid2_fu_648_p10() {
    tmp12_1_0_mid2_fu_648_p10 = esl_zext<11,7>(tmp12_1_0_mid2_v_v_fu_639_p2.read());
}

void depthwise_conv2d_fix_1::thread_tmp12_1_0_mid2_fu_648_p2() {
    tmp12_1_0_mid2_fu_648_p2 = (!tmp12_1_0_mid2_fu_648_p0.read().is_01() || !tmp12_1_0_mid2_fu_648_p1.read().is_01())? sc_lv<11>(): sc_biguint<6>(tmp12_1_0_mid2_fu_648_p0.read()) * sc_biguint<7>(tmp12_1_0_mid2_fu_648_p1.read());
}

void depthwise_conv2d_fix_1::thread_tmp12_1_0_mid2_v_v_fu_639_p2() {
    tmp12_1_0_mid2_v_v_fu_639_p2 = (!ap_const_lv7_1.is_01() || !tmp12_0_0_mid2_v_v_reg_1282.read().is_01())? sc_lv<7>(): (sc_biguint<7>(ap_const_lv7_1) + sc_biguint<7>(tmp12_0_0_mid2_v_v_reg_1282.read()));
}

void depthwise_conv2d_fix_1::thread_tmp12_2_0_mid2_fu_731_p0() {
    tmp12_2_0_mid2_fu_731_p0 =  (sc_lv<6>) (zext_ln42_1_cast14_reg_1174.read());
}

void depthwise_conv2d_fix_1::thread_tmp12_2_0_mid2_fu_731_p1() {
    tmp12_2_0_mid2_fu_731_p1 =  (sc_lv<7>) (tmp12_2_0_mid2_fu_731_p10.read());
}

void depthwise_conv2d_fix_1::thread_tmp12_2_0_mid2_fu_731_p10() {
    tmp12_2_0_mid2_fu_731_p10 = esl_zext<11,7>(tmp12_2_0_mid2_v_v_fu_722_p2.read());
}

void depthwise_conv2d_fix_1::thread_tmp12_2_0_mid2_fu_731_p2() {
    tmp12_2_0_mid2_fu_731_p2 = (!tmp12_2_0_mid2_fu_731_p0.read().is_01() || !tmp12_2_0_mid2_fu_731_p1.read().is_01())? sc_lv<11>(): sc_biguint<6>(tmp12_2_0_mid2_fu_731_p0.read()) * sc_biguint<7>(tmp12_2_0_mid2_fu_731_p1.read());
}

void depthwise_conv2d_fix_1::thread_tmp12_2_0_mid2_v_v_fu_722_p2() {
    tmp12_2_0_mid2_v_v_fu_722_p2 = (!ap_const_lv7_2.is_01() || !tmp12_0_0_mid2_v_v_reg_1282.read().is_01())? sc_lv<7>(): (sc_biguint<7>(ap_const_lv7_2) + sc_biguint<7>(tmp12_0_0_mid2_v_v_reg_1282.read()));
}

void depthwise_conv2d_fix_1::thread_tmp13_fu_691_p2() {
    tmp13_fu_691_p2 = (!zext_ln42_2_cast_reg_1217.read().is_01() || !mul_ln51_fu_687_p2.read().is_01())? sc_lv<7>(): (sc_biguint<7>(zext_ln42_2_cast_reg_1217.read()) + sc_biguint<7>(mul_ln51_fu_687_p2.read()));
}

void depthwise_conv2d_fix_1::thread_tmp13_mid1_fu_808_p2() {
    tmp13_mid1_fu_808_p2 = (!zext_ln42_2_cast_mid_reg_1277.read().is_01() || !select_ln24_11_fu_796_p3.read().is_01())? sc_lv<7>(): (sc_biguint<7>(zext_ln42_2_cast_mid_reg_1277.read()) + sc_biguint<7>(select_ln24_11_fu_796_p3.read()));
}

void depthwise_conv2d_fix_1::thread_tmp14_mid2_v_v_fu_813_p3() {
    tmp14_mid2_v_v_fu_813_p3 = (!select_ln24_14_reg_1259.read()[0].is_01())? sc_lv<7>(): ((select_ln24_14_reg_1259.read()[0].to_bool())? tmp13_mid1_fu_808_p2.read(): select_ln24_13_fu_802_p3.read());
}

void depthwise_conv2d_fix_1::thread_tmp_0_0_fu_460_p2() {
    tmp_0_0_fu_460_p2 = (!zext_ln42_2_cast_fu_456_p1.read().is_01() || !mul_ln42_fu_451_p2.read().is_01())? sc_lv<7>(): (sc_biguint<7>(zext_ln42_2_cast_fu_456_p1.read()) + sc_biguint<7>(mul_ln42_fu_451_p2.read()));
}

void depthwise_conv2d_fix_1::thread_tmp_0_0_mid1_fu_586_p2() {
    tmp_0_0_mid1_fu_586_p2 = (!zext_ln42_2_cast_mid_fu_582_p1.read().is_01() || !select_ln24_10_fu_534_p3.read().is_01())? sc_lv<7>(): (sc_biguint<7>(zext_ln42_2_cast_mid_fu_582_p1.read()) + sc_biguint<7>(select_ln24_10_fu_534_p3.read()));
}

void depthwise_conv2d_fix_1::thread_tmp_s_fu_411_p3() {
    tmp_s_fu_411_p3 = esl_concat<8,3>(mul_ln4_fu_405_p2.read(), ap_const_lv3_0);
}

void depthwise_conv2d_fix_1::thread_trunc_ln27_2_fu_498_p1() {
    trunc_ln27_2_fu_498_p1 = out_d_fu_471_p2.read().range(3-1, 0);
}

void depthwise_conv2d_fix_1::thread_trunc_ln27_fu_433_p1() {
    trunc_ln27_fu_433_p1 = ap_phi_mux_out_d_0_phi_fu_308_p4.read().range(3-1, 0);
}

void depthwise_conv2d_fix_1::thread_zext_ln24_10_fu_615_p1() {
    zext_ln24_10_fu_615_p1 = esl_zext<64,7>(add_ln24_fu_609_p2.read());
}

void depthwise_conv2d_fix_1::thread_zext_ln24_11_fu_626_p1() {
    zext_ln24_11_fu_626_p1 = esl_zext<64,7>(add_ln24_8_fu_620_p2.read());
}

void depthwise_conv2d_fix_1::thread_zext_ln24_12_fu_707_p1() {
    zext_ln24_12_fu_707_p1 = esl_zext<64,7>(add_ln24_9_fu_702_p2.read());
}

void depthwise_conv2d_fix_1::thread_zext_ln24_13_fu_717_p1() {
    zext_ln24_13_fu_717_p1 = esl_zext<64,7>(add_ln24_10_fu_712_p2.read());
}

void depthwise_conv2d_fix_1::thread_zext_ln24_14_fu_777_p1() {
    zext_ln24_14_fu_777_p1 = esl_zext<64,7>(add_ln24_11_fu_772_p2.read());
}

void depthwise_conv2d_fix_1::thread_zext_ln24_15_fu_787_p1() {
    zext_ln24_15_fu_787_p1 = esl_zext<64,7>(add_ln24_12_fu_782_p2.read());
}

void depthwise_conv2d_fix_1::thread_zext_ln24_16_fu_877_p1() {
    zext_ln24_16_fu_877_p1 = esl_zext<64,7>(add_ln24_13_fu_872_p2.read());
}

void depthwise_conv2d_fix_1::thread_zext_ln24_17_fu_887_p1() {
    zext_ln24_17_fu_887_p1 = esl_zext<64,7>(add_ln24_14_fu_882_p2.read());
}

void depthwise_conv2d_fix_1::thread_zext_ln24_18_fu_965_p1() {
    zext_ln24_18_fu_965_p1 = esl_zext<64,4>(select_ln24_9_reg_1447.read());
}

void depthwise_conv2d_fix_1::thread_zext_ln24_19_fu_606_p1() {
    zext_ln24_19_fu_606_p1 = esl_zext<7,6>(select_ln24_8_reg_1249.read());
}

void depthwise_conv2d_fix_1::thread_zext_ln24_fu_524_p1() {
    zext_ln24_fu_524_p1 = esl_zext<64,6>(select_ln24_8_fu_516_p3.read());
}

void depthwise_conv2d_fix_1::thread_zext_ln27_4_fu_494_p1() {
    zext_ln27_4_fu_494_p1 = esl_zext<6,4>(out_d_fu_471_p2.read());
}

void depthwise_conv2d_fix_1::thread_zext_ln27_fu_429_p1() {
    zext_ln27_fu_429_p1 = esl_zext<6,4>(ap_phi_mux_out_d_0_phi_fu_308_p4.read());
}

void depthwise_conv2d_fix_1::thread_zext_ln40_fu_653_p1() {
    zext_ln40_fu_653_p1 = esl_zext<11,4>(out_w_0_mid2_reg_1270.read());
}

void depthwise_conv2d_fix_1::thread_zext_ln42_12_fu_662_p1() {
    zext_ln42_12_fu_662_p1 = esl_zext<64,11>(add_ln42_fu_656_p2.read());
}

void depthwise_conv2d_fix_1::thread_zext_ln42_13_fu_672_p1() {
    zext_ln42_13_fu_672_p1 = esl_zext<11,4>(out_w_fu_667_p2.read());
}

void depthwise_conv2d_fix_1::thread_zext_ln42_14_fu_682_p1() {
    zext_ln42_14_fu_682_p1 = esl_zext<64,11>(add_ln42_12_fu_676_p2.read());
}

void depthwise_conv2d_fix_1::thread_zext_ln42_15_fu_741_p1() {
    zext_ln42_15_fu_741_p1 = esl_zext<11,4>(add_ln42_13_fu_736_p2.read());
}

void depthwise_conv2d_fix_1::thread_zext_ln42_16_fu_750_p1() {
    zext_ln42_16_fu_750_p1 = esl_zext<64,11>(add_ln42_14_fu_745_p2.read());
}

void depthwise_conv2d_fix_1::thread_zext_ln42_17_fu_759_p1() {
    zext_ln42_17_fu_759_p1 = esl_zext<64,11>(add_ln42_15_fu_755_p2.read());
}

void depthwise_conv2d_fix_1::thread_zext_ln42_18_fu_850_p1() {
    zext_ln42_18_fu_850_p1 = esl_zext<64,11>(add_ln42_16_fu_846_p2.read());
}

void depthwise_conv2d_fix_1::thread_zext_ln42_19_fu_859_p1() {
    zext_ln42_19_fu_859_p1 = esl_zext<64,11>(add_ln42_17_fu_855_p2.read());
}

void depthwise_conv2d_fix_1::thread_zext_ln42_1_cast14_fu_377_p1() {
    zext_ln42_1_cast14_fu_377_p1 = esl_zext<11,6>(input_width.read());
}

void depthwise_conv2d_fix_1::thread_zext_ln42_20_fu_933_p1() {
    zext_ln42_20_fu_933_p1 = esl_zext<64,11>(add_ln42_18_fu_929_p2.read());
}

void depthwise_conv2d_fix_1::thread_zext_ln42_21_fu_942_p1() {
    zext_ln42_21_fu_942_p1 = esl_zext<64,11>(add_ln42_19_fu_938_p2.read());
}

void depthwise_conv2d_fix_1::thread_zext_ln42_22_fu_995_p1() {
    zext_ln42_22_fu_995_p1 = esl_zext<64,11>(add_ln42_20_reg_1478.read());
}

void depthwise_conv2d_fix_1::thread_zext_ln42_2_cast_fu_456_p1() {
    zext_ln42_2_cast_fu_456_p1 = esl_zext<7,4>(ap_phi_mux_out_h_0_phi_fu_331_p4.read());
}

void depthwise_conv2d_fix_1::thread_zext_ln42_2_cast_mid_fu_582_p1() {
    zext_ln42_2_cast_mid_fu_582_p1 = esl_zext<7,4>(out_h_fu_562_p2.read());
}

void depthwise_conv2d_fix_1::thread_zext_ln42_fu_373_p1() {
    zext_ln42_fu_373_p1 = esl_zext<7,6>(input_height.read());
}

void depthwise_conv2d_fix_1::thread_zext_ln51_1_cast_fu_385_p1() {
    zext_ln51_1_cast_fu_385_p1 = esl_zext<11,5>(output_width.read());
}

void depthwise_conv2d_fix_1::thread_zext_ln51_2_fu_425_p1() {
    zext_ln51_2_fu_425_p1 = esl_zext<7,4>(ap_phi_mux_out_d_0_phi_fu_308_p4.read());
}

void depthwise_conv2d_fix_1::thread_zext_ln51_3_fu_1095_p1() {
    zext_ln51_3_fu_1095_p1 = esl_zext<64,11>(add_ln51_reg_1538.read());
}

void depthwise_conv2d_fix_1::thread_zext_ln51_4_fu_490_p1() {
    zext_ln51_4_fu_490_p1 = esl_zext<7,4>(out_d_fu_471_p2.read());
}

void depthwise_conv2d_fix_1::thread_zext_ln51_fu_381_p1() {
    zext_ln51_fu_381_p1 = esl_zext<7,5>(output_height.read());
}

void depthwise_conv2d_fix_1::thread_ap_NS_fsm() {
    switch (ap_CS_fsm.read().to_uint64()) {
        case 1 : 
            if ((esl_seteq<1,1,1>(ap_const_logic_1, ap_CS_fsm_state1.read()) && esl_seteq<1,1,1>(ap_start.read(), ap_const_logic_1))) {
                ap_NS_fsm = ap_ST_fsm_pp0_stage0;
            } else {
                ap_NS_fsm = ap_ST_fsm_state1;
            }
            break;
        case 2 : 
            if (esl_seteq<1,1,1>(ap_block_pp0_stage0_subdone.read(), ap_const_boolean_0)) {
                ap_NS_fsm = ap_ST_fsm_pp0_stage1;
            } else {
                ap_NS_fsm = ap_ST_fsm_pp0_stage0;
            }
            break;
        case 4 : 
            if (esl_seteq<1,1,1>(ap_block_pp0_stage1_subdone.read(), ap_const_boolean_0)) {
                ap_NS_fsm = ap_ST_fsm_pp0_stage2;
            } else {
                ap_NS_fsm = ap_ST_fsm_pp0_stage1;
            }
            break;
        case 8 : 
            if ((esl_seteq<1,1,1>(ap_block_pp0_stage2_subdone.read(), ap_const_boolean_0) && !(esl_seteq<1,1,1>(ap_const_logic_1, ap_enable_reg_pp0_iter0.read()) && esl_seteq<1,1,1>(ap_block_pp0_stage2_subdone.read(), ap_const_boolean_0) && esl_seteq<1,1,1>(icmp_ln23_reg_1222.read(), ap_const_lv1_1) && esl_seteq<1,1,1>(ap_enable_reg_pp0_iter1.read(), ap_const_logic_0)))) {
                ap_NS_fsm = ap_ST_fsm_pp0_stage3;
            } else if ((esl_seteq<1,1,1>(ap_const_logic_1, ap_enable_reg_pp0_iter0.read()) && esl_seteq<1,1,1>(ap_block_pp0_stage2_subdone.read(), ap_const_boolean_0) && esl_seteq<1,1,1>(icmp_ln23_reg_1222.read(), ap_const_lv1_1) && esl_seteq<1,1,1>(ap_enable_reg_pp0_iter1.read(), ap_const_logic_0))) {
                ap_NS_fsm = ap_ST_fsm_state12;
            } else {
                ap_NS_fsm = ap_ST_fsm_pp0_stage2;
            }
            break;
        case 16 : 
            if (esl_seteq<1,1,1>(ap_block_pp0_stage3_subdone.read(), ap_const_boolean_0)) {
                ap_NS_fsm = ap_ST_fsm_pp0_stage4;
            } else {
                ap_NS_fsm = ap_ST_fsm_pp0_stage3;
            }
            break;
        case 32 : 
            if ((esl_seteq<1,1,1>(ap_block_pp0_stage4_subdone.read(), ap_const_boolean_0) && !(esl_seteq<1,1,1>(ap_const_logic_1, ap_CS_fsm_pp0_stage4.read()) && esl_seteq<1,1,1>(ap_const_logic_1, ap_enable_reg_pp0_iter1.read()) && esl_seteq<1,1,1>(ap_block_pp0_stage4_subdone.read(), ap_const_boolean_0) && esl_seteq<1,1,1>(ap_enable_reg_pp0_iter0.read(), ap_const_logic_0)))) {
                ap_NS_fsm = ap_ST_fsm_pp0_stage0;
            } else if ((esl_seteq<1,1,1>(ap_const_logic_1, ap_CS_fsm_pp0_stage4.read()) && esl_seteq<1,1,1>(ap_const_logic_1, ap_enable_reg_pp0_iter1.read()) && esl_seteq<1,1,1>(ap_block_pp0_stage4_subdone.read(), ap_const_boolean_0) && esl_seteq<1,1,1>(ap_enable_reg_pp0_iter0.read(), ap_const_logic_0))) {
                ap_NS_fsm = ap_ST_fsm_state12;
            } else {
                ap_NS_fsm = ap_ST_fsm_pp0_stage4;
            }
            break;
        case 64 : 
            ap_NS_fsm = ap_ST_fsm_state1;
            break;
        default : 
            ap_NS_fsm =  (sc_lv<7>) ("XXXXXXX");
            break;
    }
}

}

