--
-- Generated by VHDL export
--
library ieee;
use ieee.std_logic_1164.all;
use ieee.std_logic_signed.all;
entity full_adder is
  port(
      a    : IN std_logic;
      b    : IN std_logic;
      cin    : IN std_logic;
      sout    : OUT std_logic;
      cout    : OUT std_logic
  );
end full_adder;



architecture behavioural of full_adder is

component hs65_ls_fa1
  port (
  a0	: IN STD_LOGIC;
  b0	: IN STD_LOGIC;
  ci	: IN STD_LOGIC;
  co	: OUT STD_LOGIC;
  so	: OUT STD_LOGIC
);
end component;


begin
  fulladder_x2_i0 : hs65_ls_fa1
  port map(
       b0 => b,
       so => sout,
       co => cout,
       a0 => a,
       ci => ci
  );
end behavioural ;
