0.6
2019.1
May 24 2019
14:51:52
/afs/ee.cooper.edu/user/d/david.yang/Hardware Design/Week 6/adder_32bit/adder_32bit.sim/sim_1/synth/timing/xsim/adder_tb_time_synth.v,1634166905,verilog,,/afs/ee.cooper.edu/user/d/david.yang/Hardware Design/Week 6/adder_32bit/adder_32bit.srcs/sim_1/new/adder_tb.v,,adder_32;glbl,,,,,,,,
/afs/ee.cooper.edu/user/d/david.yang/Hardware Design/Week 6/adder_32bit/adder_32bit.srcs/sim_1/new/adder_tb.v,1634166829,verilog,,,,adder_tb,,,,,,,,
