<शैली गुरु>
/* SPDX-License-Identअगरier: GPL-2.0-only */
/*
 * tegra30_ahub.h - Definitions क्रम Tegra30 AHUB driver
 *
 * Copyright (c) 2011,2012, NVIDIA CORPORATION.  All rights reserved.
 */

#अगर_अघोषित __TEGRA30_AHUB_H__
#घोषणा __TEGRA30_AHUB_H__

/* Fields in *_CIF_RX/TX_CTRL; used by AHUB FIFOs, and all other audio modules */

#घोषणा TEGRA30_AUDIOCIF_CTRL_FIFO_THRESHOLD_SHIFT	28
#घोषणा TEGRA30_AUDIOCIF_CTRL_FIFO_THRESHOLD_MASK_US	0xf
#घोषणा TEGRA30_AUDIOCIF_CTRL_FIFO_THRESHOLD_MASK	(TEGRA30_AUDIOCIF_CTRL_FIFO_THRESHOLD_MASK_US << TEGRA30_AUDIOCIF_CTRL_FIFO_THRESHOLD_SHIFT)

#घोषणा TEGRA124_AUDIOCIF_CTRL_FIFO_THRESHOLD_SHIFT	24
#घोषणा TEGRA124_AUDIOCIF_CTRL_FIFO_THRESHOLD_MASK_US	0x3f
#घोषणा TEGRA124_AUDIOCIF_CTRL_FIFO_THRESHOLD_MASK	(TEGRA124_AUDIOCIF_CTRL_FIFO_THRESHOLD_MASK_US << TEGRA124_AUDIOCIF_CTRL_FIFO_THRESHOLD_SHIFT)

/* Channel count minus 1 */
#घोषणा TEGRA30_AUDIOCIF_CTRL_AUDIO_CHANNELS_SHIFT	24
#घोषणा TEGRA30_AUDIOCIF_CTRL_AUDIO_CHANNELS_MASK_US	7
#घोषणा TEGRA30_AUDIOCIF_CTRL_AUDIO_CHANNELS_MASK	(TEGRA30_AUDIOCIF_CTRL_AUDIO_CHANNELS_MASK_US << TEGRA30_AUDIOCIF_CTRL_AUDIO_CHANNELS_SHIFT)

/* Channel count minus 1 */
#घोषणा TEGRA124_AUDIOCIF_CTRL_AUDIO_CHANNELS_SHIFT	20
#घोषणा TEGRA124_AUDIOCIF_CTRL_AUDIO_CHANNELS_MASK_US	0xf
#घोषणा TEGRA124_AUDIOCIF_CTRL_AUDIO_CHANNELS_MASK	(TEGRA124_AUDIOCIF_CTRL_AUDIO_CHANNELS_MASK_US << TEGRA124_AUDIOCIF_CTRL_AUDIO_CHANNELS_SHIFT)

/* Channel count minus 1 */
#घोषणा TEGRA30_AUDIOCIF_CTRL_CLIENT_CHANNELS_SHIFT	16
#घोषणा TEGRA30_AUDIOCIF_CTRL_CLIENT_CHANNELS_MASK_US	7
#घोषणा TEGRA30_AUDIOCIF_CTRL_CLIENT_CHANNELS_MASK	(TEGRA30_AUDIOCIF_CTRL_CLIENT_CHANNELS_MASK_US << TEGRA30_AUDIOCIF_CTRL_CLIENT_CHANNELS_SHIFT)

/* Channel count minus 1 */
#घोषणा TEGRA124_AUDIOCIF_CTRL_CLIENT_CHANNELS_SHIFT	16
#घोषणा TEGRA124_AUDIOCIF_CTRL_CLIENT_CHANNELS_MASK_US	0xf
#घोषणा TEGRA124_AUDIOCIF_CTRL_CLIENT_CHANNELS_MASK	(TEGRA30_AUDIOCIF_CTRL_CLIENT_CHANNELS_MASK_US << TEGRA30_AUDIOCIF_CTRL_CLIENT_CHANNELS_SHIFT)

#घोषणा TEGRA30_AUDIOCIF_BITS_4				0
#घोषणा TEGRA30_AUDIOCIF_BITS_8				1
#घोषणा TEGRA30_AUDIOCIF_BITS_12			2
#घोषणा TEGRA30_AUDIOCIF_BITS_16			3
#घोषणा TEGRA30_AUDIOCIF_BITS_20			4
#घोषणा TEGRA30_AUDIOCIF_BITS_24			5
#घोषणा TEGRA30_AUDIOCIF_BITS_28			6
#घोषणा TEGRA30_AUDIOCIF_BITS_32			7

#घोषणा TEGRA30_AUDIOCIF_CTRL_AUDIO_BITS_SHIFT		12
#घोषणा TEGRA30_AUDIOCIF_CTRL_AUDIO_BITS_MASK		(7                        << TEGRA30_AUDIOCIF_CTRL_AUDIO_BITS_SHIFT)
#घोषणा TEGRA30_AUDIOCIF_CTRL_AUDIO_BITS_4		(TEGRA30_AUDIOCIF_BITS_4  << TEGRA30_AUDIOCIF_CTRL_AUDIO_BITS_SHIFT)
#घोषणा TEGRA30_AUDIOCIF_CTRL_AUDIO_BITS_8		(TEGRA30_AUDIOCIF_BITS_8  << TEGRA30_AUDIOCIF_CTRL_AUDIO_BITS_SHIFT)
#घोषणा TEGRA30_AUDIOCIF_CTRL_AUDIO_BITS_12		(TEGRA30_AUDIOCIF_BITS_12 << TEGRA30_AUDIOCIF_CTRL_AUDIO_BITS_SHIFT)
#घोषणा TEGRA30_AUDIOCIF_CTRL_AUDIO_BITS_16		(TEGRA30_AUDIOCIF_BITS_16 << TEGRA30_AUDIOCIF_CTRL_AUDIO_BITS_SHIFT)
#घोषणा TEGRA30_AUDIOCIF_CTRL_AUDIO_BITS_20		(TEGRA30_AUDIOCIF_BITS_20 << TEGRA30_AUDIOCIF_CTRL_AUDIO_BITS_SHIFT)
#घोषणा TEGRA30_AUDIOCIF_CTRL_AUDIO_BITS_24		(TEGRA30_AUDIOCIF_BITS_24 << TEGRA30_AUDIOCIF_CTRL_AUDIO_BITS_SHIFT)
#घोषणा TEGRA30_AUDIOCIF_CTRL_AUDIO_BITS_28		(TEGRA30_AUDIOCIF_BITS_28 << TEGRA30_AUDIOCIF_CTRL_AUDIO_BITS_SHIFT)
#घोषणा TEGRA30_AUDIOCIF_CTRL_AUDIO_BITS_32		(TEGRA30_AUDIOCIF_BITS_32 << TEGRA30_AUDIOCIF_CTRL_AUDIO_BITS_SHIFT)

#घोषणा TEGRA30_AUDIOCIF_CTRL_CLIENT_BITS_SHIFT		8
#घोषणा TEGRA30_AUDIOCIF_CTRL_CLIENT_BITS_MASK		(7                        << TEGRA30_AUDIOCIF_CTRL_CLIENT_BITS_SHIFT)
#घोषणा TEGRA30_AUDIOCIF_CTRL_CLIENT_BITS_4		(TEGRA30_AUDIOCIF_BITS_4  << TEGRA30_AUDIOCIF_CTRL_CLIENT_BITS_SHIFT)
#घोषणा TEGRA30_AUDIOCIF_CTRL_CLIENT_BITS_8		(TEGRA30_AUDIOCIF_BITS_8  << TEGRA30_AUDIOCIF_CTRL_CLIENT_BITS_SHIFT)
#घोषणा TEGRA30_AUDIOCIF_CTRL_CLIENT_BITS_12		(TEGRA30_AUDIOCIF_BITS_12 << TEGRA30_AUDIOCIF_CTRL_CLIENT_BITS_SHIFT)
#घोषणा TEGRA30_AUDIOCIF_CTRL_CLIENT_BITS_16		(TEGRA30_AUDIOCIF_BITS_16 << TEGRA30_AUDIOCIF_CTRL_CLIENT_BITS_SHIFT)
#घोषणा TEGRA30_AUDIOCIF_CTRL_CLIENT_BITS_20		(TEGRA30_AUDIOCIF_BITS_20 << TEGRA30_AUDIOCIF_CTRL_CLIENT_BITS_SHIFT)
#घोषणा TEGRA30_AUDIOCIF_CTRL_CLIENT_BITS_24		(TEGRA30_AUDIOCIF_BITS_24 << TEGRA30_AUDIOCIF_CTRL_CLIENT_BITS_SHIFT)
#घोषणा TEGRA30_AUDIOCIF_CTRL_CLIENT_BITS_28		(TEGRA30_AUDIOCIF_BITS_28 << TEGRA30_AUDIOCIF_CTRL_CLIENT_BITS_SHIFT)
#घोषणा TEGRA30_AUDIOCIF_CTRL_CLIENT_BITS_32		(TEGRA30_AUDIOCIF_BITS_32 << TEGRA30_AUDIOCIF_CTRL_CLIENT_BITS_SHIFT)

#घोषणा TEGRA30_AUDIOCIF_EXPAND_ZERO			0
#घोषणा TEGRA30_AUDIOCIF_EXPAND_ONE			1
#घोषणा TEGRA30_AUDIOCIF_EXPAND_LFSR			2

#घोषणा TEGRA30_AUDIOCIF_CTRL_EXPAND_SHIFT		6
#घोषणा TEGRA30_AUDIOCIF_CTRL_EXPAND_MASK		(3                            << TEGRA30_AUDIOCIF_CTRL_EXPAND_SHIFT)
#घोषणा TEGRA30_AUDIOCIF_CTRL_EXPAND_ZERO		(TEGRA30_AUDIOCIF_EXPAND_ZERO << TEGRA30_AUDIOCIF_CTRL_EXPAND_SHIFT)
#घोषणा TEGRA30_AUDIOCIF_CTRL_EXPAND_ONE		(TEGRA30_AUDIOCIF_EXPAND_ONE  << TEGRA30_AUDIOCIF_CTRL_EXPAND_SHIFT)
#घोषणा TEGRA30_AUDIOCIF_CTRL_EXPAND_LFSR		(TEGRA30_AUDIOCIF_EXPAND_LFSR << TEGRA30_AUDIOCIF_CTRL_EXPAND_SHIFT)

#घोषणा TEGRA30_AUDIOCIF_STEREO_CONV_CH0		0
#घोषणा TEGRA30_AUDIOCIF_STEREO_CONV_CH1		1
#घोषणा TEGRA30_AUDIOCIF_STEREO_CONV_AVG		2

#घोषणा TEGRA30_AUDIOCIF_CTRL_STEREO_CONV_SHIFT		4
#घोषणा TEGRA30_AUDIOCIF_CTRL_STEREO_CONV_MASK		(3                                << TEGRA30_AUDIOCIF_CTRL_STEREO_CONV_SHIFT)
#घोषणा TEGRA30_AUDIOCIF_CTRL_STEREO_CONV_CH0		(TEGRA30_AUDIOCIF_STEREO_CONV_CH0 << TEGRA30_AUDIOCIF_CTRL_STEREO_CONV_SHIFT)
#घोषणा TEGRA30_AUDIOCIF_CTRL_STEREO_CONV_CH1		(TEGRA30_AUDIOCIF_STEREO_CONV_CH1 << TEGRA30_AUDIOCIF_CTRL_STEREO_CONV_SHIFT)
#घोषणा TEGRA30_AUDIOCIF_CTRL_STEREO_CONV_AVG		(TEGRA30_AUDIOCIF_STEREO_CONV_AVG << TEGRA30_AUDIOCIF_CTRL_STEREO_CONV_SHIFT)

#घोषणा TEGRA30_AUDIOCIF_CTRL_REPLICATE_SHIFT		3

#घोषणा TEGRA30_AUDIOCIF_सूचीECTION_TX			0
#घोषणा TEGRA30_AUDIOCIF_सूचीECTION_RX			1

#घोषणा TEGRA30_AUDIOCIF_CTRL_सूचीECTION_SHIFT		2
#घोषणा TEGRA30_AUDIOCIF_CTRL_सूचीECTION_MASK		(1                             << TEGRA30_AUDIOCIF_CTRL_सूचीECTION_SHIFT)
#घोषणा TEGRA30_AUDIOCIF_CTRL_सूचीECTION_TX		(TEGRA30_AUDIOCIF_सूचीECTION_TX << TEGRA30_AUDIOCIF_CTRL_सूचीECTION_SHIFT)
#घोषणा TEGRA30_AUDIOCIF_CTRL_सूचीECTION_RX		(TEGRA30_AUDIOCIF_सूचीECTION_RX << TEGRA30_AUDIOCIF_CTRL_सूचीECTION_SHIFT)

#घोषणा TEGRA30_AUDIOCIF_TRUNCATE_ROUND			0
#घोषणा TEGRA30_AUDIOCIF_TRUNCATE_CHOP			1

#घोषणा TEGRA30_AUDIOCIF_CTRL_TRUNCATE_SHIFT		1
#घोषणा TEGRA30_AUDIOCIF_CTRL_TRUNCATE_MASK		(1                               << TEGRA30_AUDIOCIF_CTRL_TRUNCATE_SHIFT)
#घोषणा TEGRA30_AUDIOCIF_CTRL_TRUNCATE_ROUND		(TEGRA30_AUDIOCIF_TRUNCATE_ROUND << TEGRA30_AUDIOCIF_CTRL_TRUNCATE_SHIFT)
#घोषणा TEGRA30_AUDIOCIF_CTRL_TRUNCATE_CHOP		(TEGRA30_AUDIOCIF_TRUNCATE_CHOP  << TEGRA30_AUDIOCIF_CTRL_TRUNCATE_SHIFT)

#घोषणा TEGRA30_AUDIOCIF_MONO_CONV_ZERO			0
#घोषणा TEGRA30_AUDIOCIF_MONO_CONV_COPY			1

#घोषणा TEGRA30_AUDIOCIF_CTRL_MONO_CONV_SHIFT		0
#घोषणा TEGRA30_AUDIOCIF_CTRL_MONO_CONV_MASK		(1                               << TEGRA30_AUDIOCIF_CTRL_MONO_CONV_SHIFT)
#घोषणा TEGRA30_AUDIOCIF_CTRL_MONO_CONV_ZERO		(TEGRA30_AUDIOCIF_MONO_CONV_ZERO << TEGRA30_AUDIOCIF_CTRL_MONO_CONV_SHIFT)
#घोषणा TEGRA30_AUDIOCIF_CTRL_MONO_CONV_COPY		(TEGRA30_AUDIOCIF_MONO_CONV_COPY << TEGRA30_AUDIOCIF_CTRL_MONO_CONV_SHIFT)

/* Registers within TEGRA30_AUDIO_CLUSTER_BASE */

/* TEGRA30_AHUB_CHANNEL_CTRL */

#घोषणा TEGRA30_AHUB_CHANNEL_CTRL			0x0
#घोषणा TEGRA30_AHUB_CHANNEL_CTRL_STRIDE		0x20
#घोषणा TEGRA30_AHUB_CHANNEL_CTRL_COUNT			4
#घोषणा TEGRA30_AHUB_CHANNEL_CTRL_TX_EN			(1 << 31)
#घोषणा TEGRA30_AHUB_CHANNEL_CTRL_RX_EN			(1 << 30)
#घोषणा TEGRA30_AHUB_CHANNEL_CTRL_LOOPBACK		(1 << 29)

#घोषणा TEGRA30_AHUB_CHANNEL_CTRL_TX_THRESHOLD_SHIFT	16
#घोषणा TEGRA30_AHUB_CHANNEL_CTRL_TX_THRESHOLD_MASK_US	0xff
#घोषणा TEGRA30_AHUB_CHANNEL_CTRL_TX_THRESHOLD_MASK	(TEGRA30_AHUB_CHANNEL_CTRL_TX_THRESHOLD_MASK_US << TEGRA30_AHUB_CHANNEL_CTRL_TX_THRESHOLD_SHIFT)

#घोषणा TEGRA30_AHUB_CHANNEL_CTRL_RX_THRESHOLD_SHIFT	8
#घोषणा TEGRA30_AHUB_CHANNEL_CTRL_RX_THRESHOLD_MASK_US	0xff
#घोषणा TEGRA30_AHUB_CHANNEL_CTRL_RX_THRESHOLD_MASK	(TEGRA30_AHUB_CHANNEL_CTRL_RX_THRESHOLD_MASK_US << TEGRA30_AHUB_CHANNEL_CTRL_RX_THRESHOLD_SHIFT)

#घोषणा TEGRA30_AHUB_CHANNEL_CTRL_TX_PACK_EN		(1 << 6)

#घोषणा TEGRA30_PACK_8_4				2
#घोषणा TEGRA30_PACK_16					3

#घोषणा TEGRA30_AHUB_CHANNEL_CTRL_TX_PACK_SHIFT		4
#घोषणा TEGRA30_AHUB_CHANNEL_CTRL_TX_PACK_MASK_US	3
#घोषणा TEGRA30_AHUB_CHANNEL_CTRL_TX_PACK_MASK		(TEGRA30_AHUB_CHANNEL_CTRL_TX_PACK_MASK_US << TEGRA30_AHUB_CHANNEL_CTRL_TX_PACK_SHIFT)
#घोषणा TEGRA30_AHUB_CHANNEL_CTRL_TX_PACK_8_4		(TEGRA30_PACK_8_4                          << TEGRA30_AHUB_CHANNEL_CTRL_TX_PACK_SHIFT)
#घोषणा TEGRA30_AHUB_CHANNEL_CTRL_TX_PACK_16		(TEGRA30_PACK_16                           << TEGRA30_AHUB_CHANNEL_CTRL_TX_PACK_SHIFT)

#घोषणा TEGRA30_AHUB_CHANNEL_CTRL_RX_PACK_EN		(1 << 2)

#घोषणा TEGRA30_AHUB_CHANNEL_CTRL_RX_PACK_SHIFT		0
#घोषणा TEGRA30_AHUB_CHANNEL_CTRL_RX_PACK_MASK_US	3
#घोषणा TEGRA30_AHUB_CHANNEL_CTRL_RX_PACK_MASK		(TEGRA30_AHUB_CHANNEL_CTRL_RX_PACK_MASK_US << TEGRA30_AHUB_CHANNEL_CTRL_RX_PACK_SHIFT)
#घोषणा TEGRA30_AHUB_CHANNEL_CTRL_RX_PACK_8_4		(TEGRA30_PACK_8_4                          << TEGRA30_AHUB_CHANNEL_CTRL_RX_PACK_SHIFT)
#घोषणा TEGRA30_AHUB_CHANNEL_CTRL_RX_PACK_16		(TEGRA30_PACK_16                           << TEGRA30_AHUB_CHANNEL_CTRL_RX_PACK_SHIFT)

/* TEGRA30_AHUB_CHANNEL_CLEAR */

#घोषणा TEGRA30_AHUB_CHANNEL_CLEAR			0x4
#घोषणा TEGRA30_AHUB_CHANNEL_CLEAR_STRIDE		0x20
#घोषणा TEGRA30_AHUB_CHANNEL_CLEAR_COUNT		4
#घोषणा TEGRA30_AHUB_CHANNEL_CLEAR_TX_SOFT_RESET	(1 << 31)
#घोषणा TEGRA30_AHUB_CHANNEL_CLEAR_RX_SOFT_RESET	(1 << 30)

/* TEGRA30_AHUB_CHANNEL_STATUS */

#घोषणा TEGRA30_AHUB_CHANNEL_STATUS			0x8
#घोषणा TEGRA30_AHUB_CHANNEL_STATUS_STRIDE		0x20
#घोषणा TEGRA30_AHUB_CHANNEL_STATUS_COUNT		4
#घोषणा TEGRA30_AHUB_CHANNEL_STATUS_TX_FREE_SHIFT	24
#घोषणा TEGRA30_AHUB_CHANNEL_STATUS_TX_FREE_MASK_US	0xff
#घोषणा TEGRA30_AHUB_CHANNEL_STATUS_TX_FREE_MASK	(TEGRA30_AHUB_CHANNEL_STATUS_TX_FREE_MASK_US << TEGRA30_AHUB_CHANNEL_STATUS_TX_FREE_SHIFT)
#घोषणा TEGRA30_AHUB_CHANNEL_STATUS_RX_FREE_SHIFT	16
#घोषणा TEGRA30_AHUB_CHANNEL_STATUS_RX_FREE_MASK_US	0xff
#घोषणा TEGRA30_AHUB_CHANNEL_STATUS_RX_FREE_MASK	(TEGRA30_AHUB_CHANNEL_STATUS_RX_FREE_MASK_US << TEGRA30_AHUB_CHANNEL_STATUS_RX_FREE_SHIFT)
#घोषणा TEGRA30_AHUB_CHANNEL_STATUS_TX_TRIG		(1 << 1)
#घोषणा TEGRA30_AHUB_CHANNEL_STATUS_RX_TRIG		(1 << 0)

/* TEGRA30_AHUB_CHANNEL_TXFIFO */

#घोषणा TEGRA30_AHUB_CHANNEL_TXFIFO			0xc
#घोषणा TEGRA30_AHUB_CHANNEL_TXFIFO_STRIDE		0x20
#घोषणा TEGRA30_AHUB_CHANNEL_TXFIFO_COUNT		4

/* TEGRA30_AHUB_CHANNEL_RXFIFO */

#घोषणा TEGRA30_AHUB_CHANNEL_RXFIFO			0x10
#घोषणा TEGRA30_AHUB_CHANNEL_RXFIFO_STRIDE		0x20
#घोषणा TEGRA30_AHUB_CHANNEL_RXFIFO_COUNT		4

/* TEGRA30_AHUB_CIF_TX_CTRL */

#घोषणा TEGRA30_AHUB_CIF_TX_CTRL			0x14
#घोषणा TEGRA30_AHUB_CIF_TX_CTRL_STRIDE			0x20
#घोषणा TEGRA30_AHUB_CIF_TX_CTRL_COUNT			4
/* Uses field from TEGRA30_AUDIOCIF_CTRL_* */

/* TEGRA30_AHUB_CIF_RX_CTRL */

#घोषणा TEGRA30_AHUB_CIF_RX_CTRL			0x18
#घोषणा TEGRA30_AHUB_CIF_RX_CTRL_STRIDE			0x20
#घोषणा TEGRA30_AHUB_CIF_RX_CTRL_COUNT			4
/* Uses field from TEGRA30_AUDIOCIF_CTRL_* */

/* TEGRA30_AHUB_CONFIG_LINK_CTRL */

#घोषणा TEGRA30_AHUB_CONFIG_LINK_CTRL					0x80
#घोषणा TEGRA30_AHUB_CONFIG_LINK_CTRL_MASTER_FIFO_FULL_CNT_SHIFT	28
#घोषणा TEGRA30_AHUB_CONFIG_LINK_CTRL_MASTER_FIFO_FULL_CNT_MASK_US	0xf
#घोषणा TEGRA30_AHUB_CONFIG_LINK_CTRL_MASTER_FIFO_FULL_CNT_MASK		(TEGRA30_AHUB_CONFIG_LINK_CTRL_MASTER_FIFO_FULL_CNT_MASK_US << TEGRA30_AHUB_CONFIG_LINK_CTRL_MASTER_FIFO_FULL_CNT_SHIFT)
#घोषणा TEGRA30_AHUB_CONFIG_LINK_CTRL_TIMEOUT_CNT_SHIFT			16
#घोषणा TEGRA30_AHUB_CONFIG_LINK_CTRL_TIMEOUT_CNT_MASK_US		0xfff
#घोषणा TEGRA30_AHUB_CONFIG_LINK_CTRL_TIMEOUT_CNT_MASK			(TEGRA30_AHUB_CONFIG_LINK_CTRL_TIMEOUT_CNT_MASK_US << TEGRA30_AHUB_CONFIG_LINK_CTRL_TIMEOUT_CNT_SHIFT)
#घोषणा TEGRA30_AHUB_CONFIG_LINK_CTRL_IDLE_CNT_SHIFT			4
#घोषणा TEGRA30_AHUB_CONFIG_LINK_CTRL_IDLE_CNT_MASK_US			0xfff
#घोषणा TEGRA30_AHUB_CONFIG_LINK_CTRL_IDLE_CNT_MASK			(TEGRA30_AHUB_CONFIG_LINK_CTRL_IDLE_CNT_MASK_US << TEGRA30_AHUB_CONFIG_LINK_CTRL_IDLE_CNT_SHIFT)
#घोषणा TEGRA30_AHUB_CONFIG_LINK_CTRL_CG_EN				(1 << 2)
#घोषणा TEGRA30_AHUB_CONFIG_LINK_CTRL_CLEAR_TIMEOUT_CNTR		(1 << 1)
#घोषणा TEGRA30_AHUB_CONFIG_LINK_CTRL_SOFT_RESET			(1 << 0)

/* TEGRA30_AHUB_MISC_CTRL */

#घोषणा TEGRA30_AHUB_MISC_CTRL				0x84
#घोषणा TEGRA30_AHUB_MISC_CTRL_AUDIO_ACTIVE		(1 << 31)
#घोषणा TEGRA30_AHUB_MISC_CTRL_AUDIO_CG_EN		(1 << 8)
#घोषणा TEGRA30_AHUB_MISC_CTRL_AUDIO_OBS_SEL_SHIFT	0
#घोषणा TEGRA30_AHUB_MISC_CTRL_AUDIO_OBS_SEL_MASK	(0x1f << TEGRA30_AHUB_MISC_CTRL_AUDIO_OBS_SEL_SHIFT)

/* TEGRA30_AHUB_APBDMA_LIVE_STATUS */

#घोषणा TEGRA30_AHUB_APBDMA_LIVE_STATUS				0x88
#घोषणा TEGRA30_AHUB_APBDMA_LIVE_STATUS_CH3_RX_CIF_FIFO_FULL	(1 << 31)
#घोषणा TEGRA30_AHUB_APBDMA_LIVE_STATUS_CH3_TX_CIF_FIFO_FULL	(1 << 30)
#घोषणा TEGRA30_AHUB_APBDMA_LIVE_STATUS_CH2_RX_CIF_FIFO_FULL	(1 << 29)
#घोषणा TEGRA30_AHUB_APBDMA_LIVE_STATUS_CH2_TX_CIF_FIFO_FULL	(1 << 28)
#घोषणा TEGRA30_AHUB_APBDMA_LIVE_STATUS_CH1_RX_CIF_FIFO_FULL	(1 << 27)
#घोषणा TEGRA30_AHUB_APBDMA_LIVE_STATUS_CH1_TX_CIF_FIFO_FULL	(1 << 26)
#घोषणा TEGRA30_AHUB_APBDMA_LIVE_STATUS_CH0_RX_CIF_FIFO_FULL	(1 << 25)
#घोषणा TEGRA30_AHUB_APBDMA_LIVE_STATUS_CH0_TX_CIF_FIFO_FULL	(1 << 24)
#घोषणा TEGRA30_AHUB_APBDMA_LIVE_STATUS_CH3_RX_CIF_FIFO_EMPTY	(1 << 23)
#घोषणा TEGRA30_AHUB_APBDMA_LIVE_STATUS_CH3_TX_CIF_FIFO_EMPTY	(1 << 22)
#घोषणा TEGRA30_AHUB_APBDMA_LIVE_STATUS_CH2_RX_CIF_FIFO_EMPTY	(1 << 21)
#घोषणा TEGRA30_AHUB_APBDMA_LIVE_STATUS_CH2_TX_CIF_FIFO_EMPTY	(1 << 20)
#घोषणा TEGRA30_AHUB_APBDMA_LIVE_STATUS_CH1_RX_CIF_FIFO_EMPTY	(1 << 19)
#घोषणा TEGRA30_AHUB_APBDMA_LIVE_STATUS_CH1_TX_CIF_FIFO_EMPTY	(1 << 18)
#घोषणा TEGRA30_AHUB_APBDMA_LIVE_STATUS_CH0_RX_CIF_FIFO_EMPTY	(1 << 17)
#घोषणा TEGRA30_AHUB_APBDMA_LIVE_STATUS_CH0_TX_CIF_FIFO_EMPTY	(1 << 16)
#घोषणा TEGRA30_AHUB_APBDMA_LIVE_STATUS_CH3_RX_DMA_FIFO_FULL	(1 << 15)
#घोषणा TEGRA30_AHUB_APBDMA_LIVE_STATUS_CH3_TX_DMA_FIFO_FULL	(1 << 14)
#घोषणा TEGRA30_AHUB_APBDMA_LIVE_STATUS_CH2_RX_DMA_FIFO_FULL	(1 << 13)
#घोषणा TEGRA30_AHUB_APBDMA_LIVE_STATUS_CH2_TX_DMA_FIFO_FULL	(1 << 12)
#घोषणा TEGRA30_AHUB_APBDMA_LIVE_STATUS_CH1_RX_DMA_FIFO_FULL	(1 << 11)
#घोषणा TEGRA30_AHUB_APBDMA_LIVE_STATUS_CH1_TX_DMA_FIFO_FULL	(1 << 10)
#घोषणा TEGRA30_AHUB_APBDMA_LIVE_STATUS_CH0_RX_DMA_FIFO_FULL	(1 << 9)
#घोषणा TEGRA30_AHUB_APBDMA_LIVE_STATUS_CH0_TX_DMA_FIFO_FULL	(1 << 8)
#घोषणा TEGRA30_AHUB_APBDMA_LIVE_STATUS_CH3_RX_DMA_FIFO_EMPTY	(1 << 7)
#घोषणा TEGRA30_AHUB_APBDMA_LIVE_STATUS_CH3_TX_DMA_FIFO_EMPTY	(1 << 6)
#घोषणा TEGRA30_AHUB_APBDMA_LIVE_STATUS_CH2_RX_DMA_FIFO_EMPTY	(1 << 5)
#घोषणा TEGRA30_AHUB_APBDMA_LIVE_STATUS_CH2_TX_DMA_FIFO_EMPTY	(1 << 4)
#घोषणा TEGRA30_AHUB_APBDMA_LIVE_STATUS_CH1_RX_DMA_FIFO_EMPTY	(1 << 3)
#घोषणा TEGRA30_AHUB_APBDMA_LIVE_STATUS_CH1_TX_DMA_FIFO_EMPTY	(1 << 2)
#घोषणा TEGRA30_AHUB_APBDMA_LIVE_STATUS_CH0_RX_DMA_FIFO_EMPTY	(1 << 1)
#घोषणा TEGRA30_AHUB_APBDMA_LIVE_STATUS_CH0_TX_DMA_FIFO_EMPTY	(1 << 0)

/* TEGRA30_AHUB_I2S_LIVE_STATUS */

#घोषणा TEGRA30_AHUB_I2S_LIVE_STATUS				0x8c
#घोषणा TEGRA30_AHUB_I2S_LIVE_STATUS_I2S4_RX_FIFO_FULL		(1 << 29)
#घोषणा TEGRA30_AHUB_I2S_LIVE_STATUS_I2S4_TX_FIFO_FULL		(1 << 28)
#घोषणा TEGRA30_AHUB_I2S_LIVE_STATUS_I2S3_RX_FIFO_FULL		(1 << 27)
#घोषणा TEGRA30_AHUB_I2S_LIVE_STATUS_I2S3_TX_FIFO_FULL		(1 << 26)
#घोषणा TEGRA30_AHUB_I2S_LIVE_STATUS_I2S2_RX_FIFO_FULL		(1 << 25)
#घोषणा TEGRA30_AHUB_I2S_LIVE_STATUS_I2S2_TX_FIFO_FULL		(1 << 24)
#घोषणा TEGRA30_AHUB_I2S_LIVE_STATUS_I2S1_RX_FIFO_FULL		(1 << 23)
#घोषणा TEGRA30_AHUB_I2S_LIVE_STATUS_I2S1_TX_FIFO_FULL		(1 << 22)
#घोषणा TEGRA30_AHUB_I2S_LIVE_STATUS_I2S0_RX_FIFO_FULL		(1 << 21)
#घोषणा TEGRA30_AHUB_I2S_LIVE_STATUS_I2S0_TX_FIFO_FULL		(1 << 20)
#घोषणा TEGRA30_AHUB_I2S_LIVE_STATUS_I2S4_RX_FIFO_ENABLED	(1 << 19)
#घोषणा TEGRA30_AHUB_I2S_LIVE_STATUS_I2S4_TX_FIFO_ENABLED	(1 << 18)
#घोषणा TEGRA30_AHUB_I2S_LIVE_STATUS_I2S3_RX_FIFO_ENABLED	(1 << 17)
#घोषणा TEGRA30_AHUB_I2S_LIVE_STATUS_I2S3_TX_FIFO_ENABLED	(1 << 16)
#घोषणा TEGRA30_AHUB_I2S_LIVE_STATUS_I2S2_RX_FIFO_ENABLED	(1 << 15)
#घोषणा TEGRA30_AHUB_I2S_LIVE_STATUS_I2S2_TX_FIFO_ENABLED	(1 << 14)
#घोषणा TEGRA30_AHUB_I2S_LIVE_STATUS_I2S1_RX_FIFO_ENABLED	(1 << 13)
#घोषणा TEGRA30_AHUB_I2S_LIVE_STATUS_I2S1_TX_FIFO_ENABLED	(1 << 12)
#घोषणा TEGRA30_AHUB_I2S_LIVE_STATUS_I2S0_RX_FIFO_ENABLED	(1 << 11)
#घोषणा TEGRA30_AHUB_I2S_LIVE_STATUS_I2S0_TX_FIFO_ENABLED	(1 << 10)
#घोषणा TEGRA30_AHUB_I2S_LIVE_STATUS_I2S4_RX_FIFO_EMPTY		(1 << 9)
#घोषणा TEGRA30_AHUB_I2S_LIVE_STATUS_I2S4_TX_FIFO_EMPTY		(1 << 8)
#घोषणा TEGRA30_AHUB_I2S_LIVE_STATUS_I2S3_RX_FIFO_EMPTY		(1 << 7)
#घोषणा TEGRA30_AHUB_I2S_LIVE_STATUS_I2S3_TX_FIFO_EMPTY		(1 << 6)
#घोषणा TEGRA30_AHUB_I2S_LIVE_STATUS_I2S2_RX_FIFO_EMPTY		(1 << 5)
#घोषणा TEGRA30_AHUB_I2S_LIVE_STATUS_I2S2_TX_FIFO_EMPTY		(1 << 4)
#घोषणा TEGRA30_AHUB_I2S_LIVE_STATUS_I2S1_RX_FIFO_EMPTY		(1 << 3)
#घोषणा TEGRA30_AHUB_I2S_LIVE_STATUS_I2S1_TX_FIFO_EMPTY		(1 << 2)
#घोषणा TEGRA30_AHUB_I2S_LIVE_STATUS_I2S0_RX_FIFO_EMPTY		(1 << 1)
#घोषणा TEGRA30_AHUB_I2S_LIVE_STATUS_I2S0_TX_FIFO_EMPTY		(1 << 0)

/* TEGRA30_AHUB_DAM0_LIVE_STATUS */

#घोषणा TEGRA30_AHUB_DAM_LIVE_STATUS				0x90
#घोषणा TEGRA30_AHUB_DAM_LIVE_STATUS_STRIDE			0x8
#घोषणा TEGRA30_AHUB_DAM_LIVE_STATUS_COUNT			3
#घोषणा TEGRA30_AHUB_DAM_LIVE_STATUS_TX_ENABLED			(1 << 26)
#घोषणा TEGRA30_AHUB_DAM_LIVE_STATUS_RX1_ENABLED		(1 << 25)
#घोषणा TEGRA30_AHUB_DAM_LIVE_STATUS_RX0_ENABLED		(1 << 24)
#घोषणा TEGRA30_AHUB_DAM_LIVE_STATUS_TXFIFO_FULL		(1 << 15)
#घोषणा TEGRA30_AHUB_DAM_LIVE_STATUS_RX1FIFO_FULL		(1 << 9)
#घोषणा TEGRA30_AHUB_DAM_LIVE_STATUS_RX0FIFO_FULL		(1 << 8)
#घोषणा TEGRA30_AHUB_DAM_LIVE_STATUS_TXFIFO_EMPTY		(1 << 7)
#घोषणा TEGRA30_AHUB_DAM_LIVE_STATUS_RX1FIFO_EMPTY		(1 << 1)
#घोषणा TEGRA30_AHUB_DAM_LIVE_STATUS_RX0FIFO_EMPTY		(1 << 0)

/* TEGRA30_AHUB_SPDIF_LIVE_STATUS */

#घोषणा TEGRA30_AHUB_SPDIF_LIVE_STATUS				0xa8
#घोषणा TEGRA30_AHUB_SPDIF_LIVE_STATUS_USER_TX_ENABLED		(1 << 11)
#घोषणा TEGRA30_AHUB_SPDIF_LIVE_STATUS_USER_RX_ENABLED		(1 << 10)
#घोषणा TEGRA30_AHUB_SPDIF_LIVE_STATUS_DATA_TX_ENABLED		(1 << 9)
#घोषणा TEGRA30_AHUB_SPDIF_LIVE_STATUS_DATA_RX_ENABLED		(1 << 8)
#घोषणा TEGRA30_AHUB_SPDIF_LIVE_STATUS_USER_TXFIFO_FULL		(1 << 7)
#घोषणा TEGRA30_AHUB_SPDIF_LIVE_STATUS_USER_RXFIFO_FULL		(1 << 6)
#घोषणा TEGRA30_AHUB_SPDIF_LIVE_STATUS_DATA_TXFIFO_FULL		(1 << 5)
#घोषणा TEGRA30_AHUB_SPDIF_LIVE_STATUS_DATA_RXFIFO_FULL		(1 << 4)
#घोषणा TEGRA30_AHUB_SPDIF_LIVE_STATUS_USER_TXFIFO_EMPTY	(1 << 3)
#घोषणा TEGRA30_AHUB_SPDIF_LIVE_STATUS_USER_RXFIFO_EMPTY	(1 << 2)
#घोषणा TEGRA30_AHUB_SPDIF_LIVE_STATUS_DATA_TXFIFO_EMPTY	(1 << 1)
#घोषणा TEGRA30_AHUB_SPDIF_LIVE_STATUS_DATA_RXFIFO_EMPTY	(1 << 0)

/* TEGRA30_AHUB_I2S_INT_MASK */

#घोषणा TEGRA30_AHUB_I2S_INT_MASK				0xb0

/* TEGRA30_AHUB_DAM_INT_MASK */

#घोषणा TEGRA30_AHUB_DAM_INT_MASK				0xb4

/* TEGRA30_AHUB_SPDIF_INT_MASK */

#घोषणा TEGRA30_AHUB_SPDIF_INT_MASK				0xbc

/* TEGRA30_AHUB_APBIF_INT_MASK */

#घोषणा TEGRA30_AHUB_APBIF_INT_MASK				0xc0

/* TEGRA30_AHUB_I2S_INT_STATUS */

#घोषणा TEGRA30_AHUB_I2S_INT_STATUS				0xc8

/* TEGRA30_AHUB_DAM_INT_STATUS */

#घोषणा TEGRA30_AHUB_DAM_INT_STATUS				0xcc

/* TEGRA30_AHUB_SPDIF_INT_STATUS */

#घोषणा TEGRA30_AHUB_SPDIF_INT_STATUS				0xd4

/* TEGRA30_AHUB_APBIF_INT_STATUS */

#घोषणा TEGRA30_AHUB_APBIF_INT_STATUS				0xd8

/* TEGRA30_AHUB_I2S_INT_SOURCE */

#घोषणा TEGRA30_AHUB_I2S_INT_SOURCE				0xe0

/* TEGRA30_AHUB_DAM_INT_SOURCE */

#घोषणा TEGRA30_AHUB_DAM_INT_SOURCE				0xe4

/* TEGRA30_AHUB_SPDIF_INT_SOURCE */

#घोषणा TEGRA30_AHUB_SPDIF_INT_SOURCE				0xec

/* TEGRA30_AHUB_APBIF_INT_SOURCE */

#घोषणा TEGRA30_AHUB_APBIF_INT_SOURCE				0xf0

/* TEGRA30_AHUB_I2S_INT_SET */

#घोषणा TEGRA30_AHUB_I2S_INT_SET				0xf8

/* TEGRA30_AHUB_DAM_INT_SET */

#घोषणा TEGRA30_AHUB_DAM_INT_SET				0xfc

/* TEGRA30_AHUB_SPDIF_INT_SET */

#घोषणा TEGRA30_AHUB_SPDIF_INT_SET				0x100

/* TEGRA30_AHUB_APBIF_INT_SET */

#घोषणा TEGRA30_AHUB_APBIF_INT_SET				0x104

/* Registers within TEGRA30_AHUB_BASE */

#घोषणा TEGRA30_AHUB_AUDIO_RX					0x0
#घोषणा TEGRA30_AHUB_AUDIO_RX_STRIDE				0x4
#घोषणा TEGRA30_AHUB_AUDIO_RX_COUNT				17
/* This रेजिस्टर repeats once क्रम each entry in क्रमागत tegra30_ahub_rxcअगर */
/* The fields in this रेजिस्टर are 1 bit per entry in tegra30_ahub_txcअगर */

/*
 * Terminology:
 * AHUB: Audio Hub; a cross-bar चयन between the audio devices: DMA FIFOs,
 *       I2S controllers, SPDIF controllers, and DAMs.
 * XBAR: The core cross-bar component of the AHUB.
 * CIF:  Client Interface; the HW module connecting an audio device to the
 *       XBAR.
 * DAM:  Digital Audio Mixer: A HW module that mixes multiple audio streams,
 *       possibly including sample-rate conversion.
 *
 * Each TX CIF transmits data पूर्णांकo the XBAR. Each RX CIF can receive audio
 * transmitted by a particular TX CIF.
 *
 * This driver is currently very simplistic; many HW features are not
 * exposed; DAMs are not supported, only 16-bit stereo audio is supported,
 * etc.
 */

क्रमागत tegra30_ahub_txcअगर अणु
	TEGRA30_AHUB_TXCIF_APBIF_TX0,
	TEGRA30_AHUB_TXCIF_APBIF_TX1,
	TEGRA30_AHUB_TXCIF_APBIF_TX2,
	TEGRA30_AHUB_TXCIF_APBIF_TX3,
	TEGRA30_AHUB_TXCIF_I2S0_TX0,
	TEGRA30_AHUB_TXCIF_I2S1_TX0,
	TEGRA30_AHUB_TXCIF_I2S2_TX0,
	TEGRA30_AHUB_TXCIF_I2S3_TX0,
	TEGRA30_AHUB_TXCIF_I2S4_TX0,
	TEGRA30_AHUB_TXCIF_DAM0_TX0,
	TEGRA30_AHUB_TXCIF_DAM1_TX0,
	TEGRA30_AHUB_TXCIF_DAM2_TX0,
	TEGRA30_AHUB_TXCIF_SPDIF_TX0,
	TEGRA30_AHUB_TXCIF_SPDIF_TX1,
पूर्ण;

क्रमागत tegra30_ahub_rxcअगर अणु
	TEGRA30_AHUB_RXCIF_APBIF_RX0,
	TEGRA30_AHUB_RXCIF_APBIF_RX1,
	TEGRA30_AHUB_RXcIF_APBIF_RX2,
	TEGRA30_AHUB_RXCIF_APBIF_RX3,
	TEGRA30_AHUB_RXCIF_I2S0_RX0,
	TEGRA30_AHUB_RXCIF_I2S1_RX0,
	TEGRA30_AHUB_RXCIF_I2S2_RX0,
	TEGRA30_AHUB_RXCIF_I2S3_RX0,
	TEGRA30_AHUB_RXCIF_I2S4_RX0,
	TEGRA30_AHUB_RXCIF_DAM0_RX0,
	TEGRA30_AHUB_RXCIF_DAM0_RX1,
	TEGRA30_AHUB_RXCIF_DAM1_RX0,
	TEGRA30_AHUB_RXCIF_DAM2_RX1,
	TEGRA30_AHUB_RXCIF_DAM3_RX0,
	TEGRA30_AHUB_RXCIF_DAM3_RX1,
	TEGRA30_AHUB_RXCIF_SPDIF_RX0,
	TEGRA30_AHUB_RXCIF_SPDIF_RX1,
पूर्ण;

बाह्य पूर्णांक tegra30_ahub_allocate_rx_fअगरo(क्रमागत tegra30_ahub_rxcअगर *rxcअगर,
					 अक्षर *dmachan, पूर्णांक dmachan_len,
					 dma_addr_t *fअगरoreg);
बाह्य पूर्णांक tegra30_ahub_enable_rx_fअगरo(क्रमागत tegra30_ahub_rxcअगर rxcअगर);
बाह्य पूर्णांक tegra30_ahub_disable_rx_fअगरo(क्रमागत tegra30_ahub_rxcअगर rxcअगर);
बाह्य पूर्णांक tegra30_ahub_मुक्त_rx_fअगरo(क्रमागत tegra30_ahub_rxcअगर rxcअगर);

बाह्य पूर्णांक tegra30_ahub_allocate_tx_fअगरo(क्रमागत tegra30_ahub_txcअगर *txcअगर,
					 अक्षर *dmachan, पूर्णांक dmachan_len,
					 dma_addr_t *fअगरoreg);
बाह्य पूर्णांक tegra30_ahub_enable_tx_fअगरo(क्रमागत tegra30_ahub_txcअगर txcअगर);
बाह्य पूर्णांक tegra30_ahub_disable_tx_fअगरo(क्रमागत tegra30_ahub_txcअगर txcअगर);
बाह्य पूर्णांक tegra30_ahub_मुक्त_tx_fअगरo(क्रमागत tegra30_ahub_txcअगर txcअगर);

बाह्य पूर्णांक tegra30_ahub_set_rx_cअगर_source(क्रमागत tegra30_ahub_rxcअगर rxcअगर,
					  क्रमागत tegra30_ahub_txcअगर txcअगर);
बाह्य पूर्णांक tegra30_ahub_unset_rx_cअगर_source(क्रमागत tegra30_ahub_rxcअगर rxcअगर);

काष्ठा tegra30_ahub_cअगर_conf अणु
	अचिन्हित पूर्णांक threshold;
	अचिन्हित पूर्णांक audio_channels;
	अचिन्हित पूर्णांक client_channels;
	अचिन्हित पूर्णांक audio_bits;
	अचिन्हित पूर्णांक client_bits;
	अचिन्हित पूर्णांक expand;
	अचिन्हित पूर्णांक stereo_conv;
	अचिन्हित पूर्णांक replicate;
	अचिन्हित पूर्णांक direction;
	अचिन्हित पूर्णांक truncate;
	अचिन्हित पूर्णांक mono_conv;
पूर्ण;

व्योम tegra30_ahub_set_cअगर(काष्ठा regmap *regmap, अचिन्हित पूर्णांक reg,
			  काष्ठा tegra30_ahub_cअगर_conf *conf);
व्योम tegra124_ahub_set_cअगर(काष्ठा regmap *regmap, अचिन्हित पूर्णांक reg,
			   काष्ठा tegra30_ahub_cअगर_conf *conf);

काष्ठा tegra30_ahub_soc_data अणु
	अचिन्हित पूर्णांक num_resets;
	व्योम (*set_audio_cअगर)(काष्ठा regmap *regmap,
			      अचिन्हित पूर्णांक reg,
			      काष्ठा tegra30_ahub_cअगर_conf *conf);
	/*
	 * FIXME: There are many more dअगरferences in HW, such as:
	 * - More APBIF channels.
	 * - Extra separate chunks of रेजिस्टर address space to represent
	 *   the extra APBIF channels.
	 * - More units connected to the AHUB, so that tegra30_ahub_[rt]xcअगर
	 *   need expansion, coupled with there being more defined bits in
	 *   the AHUB routing रेजिस्टरs.
	 * However, the driver करोesn't support those new features yet, so we
	 * करोn't represent them here yet.
	 */
पूर्ण;

काष्ठा tegra30_ahub अणु
	स्थिर काष्ठा tegra30_ahub_soc_data *soc_data;
	काष्ठा device *dev;
	काष्ठा reset_control_bulk_data resets[21];
	अचिन्हित पूर्णांक nresets;
	काष्ठा clk_bulk_data घड़ीs[2];
	अचिन्हित पूर्णांक nघड़ीs;
	resource_माप_प्रकार apbअगर_addr;
	काष्ठा regmap *regmap_apbअगर;
	काष्ठा regmap *regmap_ahub;
	DECLARE_BITMAP(rx_usage, TEGRA30_AHUB_CHANNEL_CTRL_COUNT);
	DECLARE_BITMAP(tx_usage, TEGRA30_AHUB_CHANNEL_CTRL_COUNT);
पूर्ण;

#पूर्ण_अगर
