module top_module (
    input clk,
    input reset,
    input [31:0] in,
    output reg [31:0] out
);

    reg [31:0] prev_in;

    always @(posedge clk) begin
        if (reset) begin
            out <= 32'b0; // Synchronous reset of the output register
        end else begin
            out <= out | (prev_in & ~in); // Set output to 1 when there is a 1 to 0 transition
        end
        prev_in <= in; // Update previous input state
    end

endmodule