# ******************************************************************************

# iCEcube Static Timer

# Version:            2020.12.27943

# Build Date:         Dec 10 2020 17:25:43

# File Generated:     Jan 12 2024 10:01:17

# Purpose:            Timing Report with critical paths info

# Copyright (C) 2006-2010 by Lattice Semiconductor Corp. All rights reserved.

# ******************************************************************************

Device: iCE40LP384
Derating factors (Best:Typical:Worst) :-  ( 0.654293 : 0.85 : 1.03369 )
Derating factor used to generate this timing report:  Worst
Based on the following operating conditions 
Junction Temperature(degree Celsius): 85
Core Voltage(V): 1.14
Process Corner:  Worst
NOTE:
Please check both worst-case and best-case scenarios for "Setup Times" 
and "Hold Times" checks
 #####################################################################
                    Table of Contents
 =====================================================================
	1::Clock Frequency Summary
	2::Clock Relationship Summary
	3::Datasheet Report
		3.1::Setup Times
		3.2::Clock to Out
		3.3::Pad to Pad
		3.4::Hold Times
		3.5::Minimum Clock to Out
		3.6::Minimum Pad To Pad
	4::Path Details for Clock Frequency Summary
		4.1::Critical Path Report for spi_core|spi_clk
	5::Path Details for Clock Relationship Summary
		5.1::Critical Path Report for (spi_core|spi_clk:R vs. spi_core|spi_clk:R)
	6::Path Details for DataSheet
		6.1::Setup Times Path Details
			6.1.1::Path details for port: mosi
			6.1.2::Path details for port: tx_enable
		6.2::Clock to Out Path Details
			6.2.1::Path details for port: spi_to_fpga[0]
			6.2.2::Path details for port: spi_to_fpga[1]
			6.2.3::Path details for port: spi_to_fpga[2]
			6.2.4::Path details for port: spi_to_fpga[3]
			6.2.5::Path details for port: spi_to_fpga[4]
			6.2.6::Path details for port: spi_to_fpga[5]
			6.2.7::Path details for port: spi_to_fpga[6]
			6.2.8::Path details for port: spi_to_fpga[7]
		6.3::PI to PO Path Details
		6.4::Hold Times Path Details
			6.4.1::Path details for port: mosi
			6.4.2::Path details for port: tx_enable
		6.5::Minimum Clock to Out Path Details
			6.5.1::Path details for port: spi_to_fpga[0]
			6.5.2::Path details for port: spi_to_fpga[1]
			6.5.3::Path details for port: spi_to_fpga[2]
			6.5.4::Path details for port: spi_to_fpga[3]
			6.5.5::Path details for port: spi_to_fpga[4]
			6.5.6::Path details for port: spi_to_fpga[5]
			6.5.7::Path details for port: spi_to_fpga[6]
			6.5.8::Path details for port: spi_to_fpga[7]
		6.6::Minimum Pad To Pad Path Details
 =====================================================================
                    End of Table of Contents
 #####################################################################

 #####################################################################
                    1::Clock Frequency Summary
 =====================================================================
Number of clocks: 1
Clock: spi_core|spi_clk  | Frequency: 174.31 MHz  | Target: 180.51 MHz  | 

 =====================================================================
                    End of Clock Frequency Summary
 #####################################################################


 #####################################################################
                    2::Clock Relationship Summary
 =====================================================================

Launch Clock      Capture Clock     Constraint(R-R)  Slack(R-R)  Constraint(R-F)  Slack(R-F)  Constraint(F-F)  Slack(F-F)  Constraint(F-R)  Slack(F-R)  
----------------  ----------------  ---------------  ----------  ---------------  ----------  ---------------  ----------  ---------------  ----------  
spi_core|spi_clk  spi_core|spi_clk  5540             -197        N/A              N/A         N/A              N/A         N/A              N/A         

 =====================================================================
                    End of Clock Relationship Summary
 #####################################################################


 #####################################################################
                    3::Datasheet Report

All values are in Picoseconds
 =====================================================================

                        3.1::Setup Times
                        ----------------

Data Port  Clock Port  Setup Times  Clock Reference:Phase  
---------  ----------  -----------  ---------------------  
mosi       spi_clk     1158         spi_core|spi_clk:R     
tx_enable  spi_clk     3773         spi_core|spi_clk:R     


                       3.2::Clock to Out
                       -----------------

Data Port       Clock Port  Clock to Out  Clock Reference:Phase  
--------------  ----------  ------------  ---------------------  
spi_to_fpga[0]  spi_clk     11560         spi_core|spi_clk:R     
spi_to_fpga[1]  spi_clk     11260         spi_core|spi_clk:R     
spi_to_fpga[2]  spi_clk     11260         spi_core|spi_clk:R     
spi_to_fpga[3]  spi_clk     11260         spi_core|spi_clk:R     
spi_to_fpga[4]  spi_clk     11260         spi_core|spi_clk:R     
spi_to_fpga[5]  spi_clk     11467         spi_core|spi_clk:R     
spi_to_fpga[6]  spi_clk     11943         spi_core|spi_clk:R     
spi_to_fpga[7]  spi_clk     11260         spi_core|spi_clk:R     


                         3.3::Pad to Pad
                         ---------------

Port Name (Input)  Port Name (Output)  Pad to Pad  
-----------------  ------------------  ----------  


                         3.4::Hold Times
                         ---------------

Data Port  Clock Port  Hold Times  Clock Reference:Phase  
---------  ----------  ----------  ---------------------  
mosi       spi_clk     981         spi_core|spi_clk:R     
tx_enable  spi_clk     1229        spi_core|spi_clk:R     


               3.5::Minimum Clock to Out
               -------------------------

Data Port       Clock Port  Minimum Clock to Out  Clock Reference:Phase  
--------------  ----------  --------------------  ---------------------  
spi_to_fpga[0]  spi_clk     10973                 spi_core|spi_clk:R     
spi_to_fpga[1]  spi_clk     10683                 spi_core|spi_clk:R     
spi_to_fpga[2]  spi_clk     10683                 spi_core|spi_clk:R     
spi_to_fpga[3]  spi_clk     10683                 spi_core|spi_clk:R     
spi_to_fpga[4]  spi_clk     10683                 spi_core|spi_clk:R     
spi_to_fpga[5]  spi_clk     10931                 spi_core|spi_clk:R     
spi_to_fpga[6]  spi_clk     11407                 spi_core|spi_clk:R     
spi_to_fpga[7]  spi_clk     10683                 spi_core|spi_clk:R     


                 3.6::Minimum Pad To Pad
                 -----------------------

Port Name (Input)  Port Name (Output)  Minimum Pad To Pad  
-----------------  ------------------  ------------------  

===================================================================== 
                    End of Datasheet Report
##################################################################### 
##################################################################### 
                    4::Path Details for Clock Frequency Summary
===================================================================== 
4.1::Critical Path Report for spi_core|spi_clk
**********************************************
Clock: spi_core|spi_clk
Frequency: 174.31 MHz | Target: 180.51 MHz

++++ Path 1 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : stevec_in_fast_1_LC_4_6_0/lcout
Path End         : reg_in_3_LC_5_5_3/ce
Capture Clock    : reg_in_3_LC_5_5_3/clk
Setup Constraint : 5540p
Path slack       : -197p

Capture Clock Arrival Time (spi_core|spi_clk:R#2)   5540
+ Capture Clock Source Latency                         0
+ Capture Clock Path Delay                          3694
- Setup Time                                           0
-------------------------------------------------   ---- 
End-of-path required time (ps)                      9234

Launch Clock Arrival Time (spi_core|spi_clk:R#1)      0
+ Launch Clock Source Latency                         0
+ Launch Clock Path Delay                          3694
+ Clock To Q                                        796
+ Data Path Delay                                  4941
------------------------------------------------   ---- 
End-of-path arrival time (ps)                      9431
 
Launch Clock Path
pin name                                              model name                 delay  cumulative delay  edge  Fanout
----------------------------------------------------  -------------------------  -----  ----------------  ----  ------
spi_clk                                               spi_core                       0                 0  RISE       1
spi_clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
spi_clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
spi_clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
spi_clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 2502              3012  RISE       1
I__135/I                                              gio2CtrlBuf                    0              3012  RISE       1
I__135/O                                              gio2CtrlBuf                    0              3012  RISE       1
I__136/I                                              GlobalMux                      0              3012  RISE       1
I__136/O                                              GlobalMux                    227              3239  RISE       1
I__147/I                                              ClkMux                         0              3239  RISE       1
I__147/O                                              ClkMux                       455              3694  RISE       1
stevec_in_fast_1_LC_4_6_0/clk                         LogicCell40_SEQ_MODE_1000      0              3694  RISE       1

Data path
pin name                         model name                 delay  cumulative delay  slack  edge  Fanout
-------------------------------  -------------------------  -----  ----------------  -----  ----  ------
stevec_in_fast_1_LC_4_6_0/lcout  LogicCell40_SEQ_MODE_1000    796              4490   -197  RISE       7
I__238/I                         LocalMux                       0              4490   -197  RISE       1
I__238/O                         LocalMux                     486              4976   -197  RISE       1
I__243/I                         InMux                          0              4976   -197  RISE       1
I__243/O                         InMux                        382              5358   -197  RISE       1
reg_in_RNO_0_3_LC_4_5_0/in1      LogicCell40_SEQ_MODE_0000      0              5358   -197  RISE       1
reg_in_RNO_0_3_LC_4_5_0/lcout    LogicCell40_SEQ_MODE_0000    589              5947   -197  RISE       1
I__101/I                         LocalMux                       0              5947   -197  RISE       1
I__101/O                         LocalMux                     486              6433   -197  RISE       1
I__102/I                         InMux                          0              6433   -197  RISE       1
I__102/O                         InMux                        382              6816   -197  RISE       1
reg_in_RNO_3_LC_4_4_0/in3        LogicCell40_SEQ_MODE_0000      0              6816   -197  RISE       1
reg_in_RNO_3_LC_4_4_0/lcout      LogicCell40_SEQ_MODE_0000    465              7281   -197  RISE       1
I__176/I                         Odrv4                          0              7281   -197  RISE       1
I__176/O                         Odrv4                        517              7798   -197  RISE       1
I__177/I                         Span4Mux_s1_h                  0              7798   -197  RISE       1
I__177/O                         Span4Mux_s1_h                258              8056   -197  RISE       1
I__178/I                         LocalMux                       0              8056   -197  RISE       1
I__178/O                         LocalMux                     486              8542   -197  RISE       1
I__179/I                         CEMux                          0              8542   -197  RISE       1
I__179/O                         CEMux                        889              9431   -197  RISE       1
reg_in_3_LC_5_5_3/ce             LogicCell40_SEQ_MODE_1000      0              9431   -197  RISE       1

Capture Clock Path
pin name                                              model name                 delay  cumulative delay  edge  Fanout
----------------------------------------------------  -------------------------  -----  ----------------  ----  ------
spi_clk                                               spi_core                       0                 0  RISE       1
spi_clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
spi_clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
spi_clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
spi_clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 2502              3012  RISE       1
I__135/I                                              gio2CtrlBuf                    0              3012  RISE       1
I__135/O                                              gio2CtrlBuf                    0              3012  RISE       1
I__136/I                                              GlobalMux                      0              3012  RISE       1
I__136/O                                              GlobalMux                    227              3239  RISE       1
I__143/I                                              ClkMux                         0              3239  RISE       1
I__143/O                                              ClkMux                       455              3694  RISE       1
reg_in_3_LC_5_5_3/clk                                 LogicCell40_SEQ_MODE_1000      0              3694  RISE       1



===================================================================== 
                    End of Path Details for Clock Frequency Summary
##################################################################### 


##################################################################### 
                    5::Path Details for Clock Relationship Summary
===================================================================== 

5.1::Critical Path Report for (spi_core|spi_clk:R vs. spi_core|spi_clk:R)
*************************************************************************

++++ Path 1 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : stevec_in_fast_1_LC_4_6_0/lcout
Path End         : reg_in_3_LC_5_5_3/ce
Capture Clock    : reg_in_3_LC_5_5_3/clk
Setup Constraint : 5540p
Path slack       : -197p

Capture Clock Arrival Time (spi_core|spi_clk:R#2)   5540
+ Capture Clock Source Latency                         0
+ Capture Clock Path Delay                          3694
- Setup Time                                           0
-------------------------------------------------   ---- 
End-of-path required time (ps)                      9234

Launch Clock Arrival Time (spi_core|spi_clk:R#1)      0
+ Launch Clock Source Latency                         0
+ Launch Clock Path Delay                          3694
+ Clock To Q                                        796
+ Data Path Delay                                  4941
------------------------------------------------   ---- 
End-of-path arrival time (ps)                      9431
 
Launch Clock Path
pin name                                              model name                 delay  cumulative delay  edge  Fanout
----------------------------------------------------  -------------------------  -----  ----------------  ----  ------
spi_clk                                               spi_core                       0                 0  RISE       1
spi_clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
spi_clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
spi_clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
spi_clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 2502              3012  RISE       1
I__135/I                                              gio2CtrlBuf                    0              3012  RISE       1
I__135/O                                              gio2CtrlBuf                    0              3012  RISE       1
I__136/I                                              GlobalMux                      0              3012  RISE       1
I__136/O                                              GlobalMux                    227              3239  RISE       1
I__147/I                                              ClkMux                         0              3239  RISE       1
I__147/O                                              ClkMux                       455              3694  RISE       1
stevec_in_fast_1_LC_4_6_0/clk                         LogicCell40_SEQ_MODE_1000      0              3694  RISE       1

Data path
pin name                         model name                 delay  cumulative delay  slack  edge  Fanout
-------------------------------  -------------------------  -----  ----------------  -----  ----  ------
stevec_in_fast_1_LC_4_6_0/lcout  LogicCell40_SEQ_MODE_1000    796              4490   -197  RISE       7
I__238/I                         LocalMux                       0              4490   -197  RISE       1
I__238/O                         LocalMux                     486              4976   -197  RISE       1
I__243/I                         InMux                          0              4976   -197  RISE       1
I__243/O                         InMux                        382              5358   -197  RISE       1
reg_in_RNO_0_3_LC_4_5_0/in1      LogicCell40_SEQ_MODE_0000      0              5358   -197  RISE       1
reg_in_RNO_0_3_LC_4_5_0/lcout    LogicCell40_SEQ_MODE_0000    589              5947   -197  RISE       1
I__101/I                         LocalMux                       0              5947   -197  RISE       1
I__101/O                         LocalMux                     486              6433   -197  RISE       1
I__102/I                         InMux                          0              6433   -197  RISE       1
I__102/O                         InMux                        382              6816   -197  RISE       1
reg_in_RNO_3_LC_4_4_0/in3        LogicCell40_SEQ_MODE_0000      0              6816   -197  RISE       1
reg_in_RNO_3_LC_4_4_0/lcout      LogicCell40_SEQ_MODE_0000    465              7281   -197  RISE       1
I__176/I                         Odrv4                          0              7281   -197  RISE       1
I__176/O                         Odrv4                        517              7798   -197  RISE       1
I__177/I                         Span4Mux_s1_h                  0              7798   -197  RISE       1
I__177/O                         Span4Mux_s1_h                258              8056   -197  RISE       1
I__178/I                         LocalMux                       0              8056   -197  RISE       1
I__178/O                         LocalMux                     486              8542   -197  RISE       1
I__179/I                         CEMux                          0              8542   -197  RISE       1
I__179/O                         CEMux                        889              9431   -197  RISE       1
reg_in_3_LC_5_5_3/ce             LogicCell40_SEQ_MODE_1000      0              9431   -197  RISE       1

Capture Clock Path
pin name                                              model name                 delay  cumulative delay  edge  Fanout
----------------------------------------------------  -------------------------  -----  ----------------  ----  ------
spi_clk                                               spi_core                       0                 0  RISE       1
spi_clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
spi_clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
spi_clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
spi_clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 2502              3012  RISE       1
I__135/I                                              gio2CtrlBuf                    0              3012  RISE       1
I__135/O                                              gio2CtrlBuf                    0              3012  RISE       1
I__136/I                                              GlobalMux                      0              3012  RISE       1
I__136/O                                              GlobalMux                    227              3239  RISE       1
I__143/I                                              ClkMux                         0              3239  RISE       1
I__143/O                                              ClkMux                       455              3694  RISE       1
reg_in_3_LC_5_5_3/clk                                 LogicCell40_SEQ_MODE_1000      0              3694  RISE       1



===================================================================== 
                    End of Path Details for Clock Relationship Summary
##################################################################### 


##################################################################### 
                    6::Path Details for DataSheet
===================================================================== 


6.1::Setup Times Path Details           
--------------------------------------------------

6.1.1::Path details for port: mosi      
--------------------------------------------------

++++ Path 1 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++

Data Port         : mosi
Clock Port        : spi_clk
Clock Reference   : spi_core|spi_clk:R
Setup Time        : 1158


Data Path Delay                4159
+ Setup Time                    693
- Capture Clock Path Delay    -3694
---------------------------- ------
Setup to Clock                 1158

Data Path
pin name                       model name                 delay  cummulative delay  edge  Fanout  
-----------------------------  -------------------------  -----  -----------------  ----  ------  
mosi                           spi_core                   0      0                  RISE  1       
mosi_ibuf_iopad/PACKAGEPIN:in  IO_PAD                     0      0                  RISE  1       
mosi_ibuf_iopad/DOUT           IO_PAD                     510    510                RISE  1       
mosi_ibuf_preio/PADIN          PRE_IO_PIN_TYPE_000001     0      510                RISE  1       
mosi_ibuf_preio/DIN0           PRE_IO_PIN_TYPE_000001     910    1420               RISE  1       
I__153/I                       Odrv12                     0      1420               RISE  1       
I__153/O                       Odrv12                     724    2143               RISE  1       
I__157/I                       Sp12to4                    0      2143               RISE  1       
I__157/O                       Sp12to4                    631    2774               RISE  1       
I__162/I                       Span4Mux_v                 0      2774               RISE  1       
I__162/O                       Span4Mux_v                 517    3291               RISE  1       
I__168/I                       LocalMux                   0      3291               RISE  1       
I__168/O                       LocalMux                   486    3776               RISE  1       
I__174/I                       InMux                      0      3776               RISE  1       
I__174/O                       InMux                      382    4159               RISE  1       
reg_in_1_LC_4_3_6/in0          LogicCell40_SEQ_MODE_1000  0      4159               RISE  1       

Capture Clock Path
pin name                                              model name                 delay  cummulative delay  edge  Fanout  
----------------------------------------------------  -------------------------  -----  -----------------  ----  ------  
spi_clk                                               spi_core                   0      0                  RISE  1       
spi_clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                     0      0                  RISE  1       
spi_clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                     510    510                RISE  1       
spi_clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                0      510                RISE  1       
spi_clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                2502   3012               RISE  1       
I__135/I                                              gio2CtrlBuf                0      3012               RISE  1       
I__135/O                                              gio2CtrlBuf                0      3012               RISE  1       
I__136/I                                              GlobalMux                  0      3012               RISE  1       
I__136/O                                              GlobalMux                  227    3239               RISE  1       
I__148/I                                              ClkMux                     0      3239               RISE  1       
I__148/O                                              ClkMux                     455    3694               RISE  1       
reg_in_1_LC_4_3_6/clk                                 LogicCell40_SEQ_MODE_1000  0      3694               RISE  1       

6.1.2::Path details for port: tx_enable 
--------------------------------------------------

++++ Path 1 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++

Data Port         : tx_enable
Clock Port        : spi_clk
Clock Reference   : spi_core|spi_clk:R
Setup Time        : 3773


Data Path Delay                7467
+ Setup Time                      0
- Capture Clock Path Delay    -3694
---------------------------- ------
Setup to Clock                 3773

Data Path
pin name                            model name                 delay  cummulative delay  edge  Fanout  
----------------------------------  -------------------------  -----  -----------------  ----  ------  
tx_enable                           spi_core                   0      0                  RISE  1       
tx_enable_ibuf_iopad/PACKAGEPIN:in  IO_PAD                     0      0                  RISE  1       
tx_enable_ibuf_iopad/DOUT           IO_PAD                     510    510                RISE  1       
tx_enable_ibuf_preio/PADIN          PRE_IO_PIN_TYPE_000001     0      510                RISE  1       
tx_enable_ibuf_preio/DIN0           PRE_IO_PIN_TYPE_000001     910    1420               RISE  1       
I__268/I                            Odrv4                      0      1420               RISE  1       
I__268/O                            Odrv4                      517    1936               RISE  1       
I__271/I                            Span4Mux_v                 0      1936               RISE  1       
I__271/O                            Span4Mux_v                 517    2453               RISE  1       
I__278/I                            LocalMux                   0      2453               RISE  1       
I__278/O                            LocalMux                   486    2939               RISE  1       
I__285/I                            InMux                      0      2939               RISE  1       
I__285/O                            InMux                      382    3322               RISE  1       
reg_in_RNO_0_3_LC_4_5_0/in0         LogicCell40_SEQ_MODE_0000  0      3322               RISE  1       
reg_in_RNO_0_3_LC_4_5_0/lcout       LogicCell40_SEQ_MODE_0000  662    3983               RISE  1       
I__101/I                            LocalMux                   0      3983               RISE  1       
I__101/O                            LocalMux                   486    4469               RISE  1       
I__102/I                            InMux                      0      4469               RISE  1       
I__102/O                            InMux                      382    4852               RISE  1       
reg_in_RNO_3_LC_4_4_0/in3           LogicCell40_SEQ_MODE_0000  0      4852               RISE  1       
reg_in_RNO_3_LC_4_4_0/lcout         LogicCell40_SEQ_MODE_0000  465    5317               RISE  1       
I__176/I                            Odrv4                      0      5317               RISE  1       
I__176/O                            Odrv4                      517    5834               RISE  1       
I__177/I                            Span4Mux_s1_h              0      5834               RISE  1       
I__177/O                            Span4Mux_s1_h              258    6092               RISE  1       
I__178/I                            LocalMux                   0      6092               RISE  1       
I__178/O                            LocalMux                   486    6578               RISE  1       
I__179/I                            CEMux                      0      6578               RISE  1       
I__179/O                            CEMux                      889    7467               RISE  1       
reg_in_3_LC_5_5_3/ce                LogicCell40_SEQ_MODE_1000  0      7467               RISE  1       

Capture Clock Path
pin name                                              model name                 delay  cummulative delay  edge  Fanout  
----------------------------------------------------  -------------------------  -----  -----------------  ----  ------  
spi_clk                                               spi_core                   0      0                  RISE  1       
spi_clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                     0      0                  RISE  1       
spi_clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                     510    510                RISE  1       
spi_clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                0      510                RISE  1       
spi_clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                2502   3012               RISE  1       
I__135/I                                              gio2CtrlBuf                0      3012               RISE  1       
I__135/O                                              gio2CtrlBuf                0      3012               RISE  1       
I__136/I                                              GlobalMux                  0      3012               RISE  1       
I__136/O                                              GlobalMux                  227    3239               RISE  1       
I__143/I                                              ClkMux                     0      3239               RISE  1       
I__143/O                                              ClkMux                     455    3694               RISE  1       
reg_in_3_LC_5_5_3/clk                                 LogicCell40_SEQ_MODE_1000  0      3694               RISE  1       

6.2::Clock to Out Path Details          
--------------------------------------------------

6.2.1::Path details for port: spi_to_fpga[0]
--------------------------------------------------

++++ Path 1 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++

Data Port          : spi_to_fpga[0]
Clock Port         : spi_clk
Clock Reference    : spi_core|spi_clk:R
Clock to Out Delay : 11560


Launch Clock Path Delay        3694
+ Clock To Q Delay              796
+ Data Path Delay              7070
---------------------------- ------
Clock To Out Delay            11560

Launch Clock Path
pin name                                              model name                 delay  cummulative delay  edge  Fanout  
----------------------------------------------------  -------------------------  -----  -----------------  ----  ------  
spi_clk                                               spi_core                   0      0                  RISE  1       
spi_clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                     0      0                  RISE  1       
spi_clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                     510    510                RISE  1       
spi_clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                0      510                RISE  1       
spi_clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                2502   3012               RISE  1       
I__135/I                                              gio2CtrlBuf                0      3012               RISE  1       
I__135/O                                              gio2CtrlBuf                0      3012               RISE  1       
I__136/I                                              GlobalMux                  0      3012               RISE  1       
I__136/O                                              GlobalMux                  227    3239               RISE  1       
I__145/I                                              ClkMux                     0      3239               RISE  1       
I__145/O                                              ClkMux                     455    3694               RISE  1       
spi_to_fpga_reg_0_LC_3_7_6/clk                        LogicCell40_SEQ_MODE_1000  0      3694               RISE  1       

Data Path
pin name                                 model name                 delay  cummulative delay  edge  Fanout  
---------------------------------------  -------------------------  -----  -----------------  ----  ------  
spi_to_fpga_reg_0_LC_3_7_6/lcout         LogicCell40_SEQ_MODE_1000  796    4490               RISE  1       
I__125/I                                 Odrv4                      0      4490               RISE  1       
I__125/O                                 Odrv4                      517    5007               RISE  1       
I__126/I                                 Span4Mux_s1_v              0      5007               RISE  1       
I__126/O                                 Span4Mux_s1_v              300    5306               RISE  1       
I__127/I                                 LocalMux                   0      5306               RISE  1       
I__127/O                                 LocalMux                   486    5792               RISE  1       
I__128/I                                 IoInMux                    0      5792               RISE  1       
I__128/O                                 IoInMux                    382    6175               RISE  1       
spi_to_fpga_obuf_0_preio/DOUT0           PRE_IO_PIN_TYPE_011001     0      6175               RISE  1       
spi_to_fpga_obuf_0_preio/PADOUT          PRE_IO_PIN_TYPE_011001     3297   9472               FALL  1       
spi_to_fpga_obuf_0_iopad/DIN             IO_PAD                     0      9472               FALL  1       
spi_to_fpga_obuf_0_iopad/PACKAGEPIN:out  IO_PAD                     2088   11560              FALL  1       
spi_to_fpga[0]                           spi_core                   0      11560              FALL  1       

6.2.2::Path details for port: spi_to_fpga[1]
--------------------------------------------------

++++ Path 1 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++

Data Port          : spi_to_fpga[1]
Clock Port         : spi_clk
Clock Reference    : spi_core|spi_clk:R
Clock to Out Delay : 11260


Launch Clock Path Delay        3694
+ Clock To Q Delay              796
+ Data Path Delay              6770
---------------------------- ------
Clock To Out Delay            11260

Launch Clock Path
pin name                                              model name                 delay  cummulative delay  edge  Fanout  
----------------------------------------------------  -------------------------  -----  -----------------  ----  ------  
spi_clk                                               spi_core                   0      0                  RISE  1       
spi_clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                     0      0                  RISE  1       
spi_clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                     510    510                RISE  1       
spi_clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                0      510                RISE  1       
spi_clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                2502   3012               RISE  1       
I__135/I                                              gio2CtrlBuf                0      3012               RISE  1       
I__135/O                                              gio2CtrlBuf                0      3012               RISE  1       
I__136/I                                              GlobalMux                  0      3012               RISE  1       
I__136/O                                              GlobalMux                  227    3239               RISE  1       
I__149/I                                              ClkMux                     0      3239               RISE  1       
I__149/O                                              ClkMux                     455    3694               RISE  1       
spi_to_fpga_reg_1_LC_4_7_7/clk                        LogicCell40_SEQ_MODE_1000  0      3694               RISE  1       

Data Path
pin name                                 model name                 delay  cummulative delay  edge  Fanout  
---------------------------------------  -------------------------  -----  -----------------  ----  ------  
spi_to_fpga_reg_1_LC_4_7_7/lcout         LogicCell40_SEQ_MODE_1000  796    4490               RISE  1       
I__195/I                                 Odrv4                      0      4490               RISE  1       
I__195/O                                 Odrv4                      517    5007               RISE  1       
I__196/I                                 LocalMux                   0      5007               RISE  1       
I__196/O                                 LocalMux                   486    5492               RISE  1       
I__197/I                                 IoInMux                    0      5492               RISE  1       
I__197/O                                 IoInMux                    382    5875               RISE  1       
spi_to_fpga_obuf_1_preio/DOUT0           PRE_IO_PIN_TYPE_011001     0      5875               RISE  1       
spi_to_fpga_obuf_1_preio/PADOUT          PRE_IO_PIN_TYPE_011001     3297   9172               FALL  1       
spi_to_fpga_obuf_1_iopad/DIN             IO_PAD                     0      9172               FALL  1       
spi_to_fpga_obuf_1_iopad/PACKAGEPIN:out  IO_PAD                     2088   11260              FALL  1       
spi_to_fpga[1]                           spi_core                   0      11260              FALL  1       

6.2.3::Path details for port: spi_to_fpga[2]
--------------------------------------------------

++++ Path 1 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++

Data Port          : spi_to_fpga[2]
Clock Port         : spi_clk
Clock Reference    : spi_core|spi_clk:R
Clock to Out Delay : 11260


Launch Clock Path Delay        3694
+ Clock To Q Delay              796
+ Data Path Delay              6770
---------------------------- ------
Clock To Out Delay            11260

Launch Clock Path
pin name                                              model name                 delay  cummulative delay  edge  Fanout  
----------------------------------------------------  -------------------------  -----  -----------------  ----  ------  
spi_clk                                               spi_core                   0      0                  RISE  1       
spi_clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                     0      0                  RISE  1       
spi_clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                     510    510                RISE  1       
spi_clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                0      510                RISE  1       
spi_clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                2502   3012               RISE  1       
I__135/I                                              gio2CtrlBuf                0      3012               RISE  1       
I__135/O                                              gio2CtrlBuf                0      3012               RISE  1       
I__136/I                                              GlobalMux                  0      3012               RISE  1       
I__136/O                                              GlobalMux                  227    3239               RISE  1       
I__145/I                                              ClkMux                     0      3239               RISE  1       
I__145/O                                              ClkMux                     455    3694               RISE  1       
spi_to_fpga_reg_2_LC_3_7_7/clk                        LogicCell40_SEQ_MODE_1000  0      3694               RISE  1       

Data Path
pin name                                 model name                 delay  cummulative delay  edge  Fanout  
---------------------------------------  -------------------------  -----  -----------------  ----  ------  
spi_to_fpga_reg_2_LC_3_7_7/lcout         LogicCell40_SEQ_MODE_1000  796    4490               RISE  1       
I__119/I                                 Odrv4                      0      4490               RISE  1       
I__119/O                                 Odrv4                      517    5007               RISE  1       
I__120/I                                 LocalMux                   0      5007               RISE  1       
I__120/O                                 LocalMux                   486    5492               RISE  1       
I__121/I                                 IoInMux                    0      5492               RISE  1       
I__121/O                                 IoInMux                    382    5875               RISE  1       
spi_to_fpga_obuf_2_preio/DOUT0           PRE_IO_PIN_TYPE_011001     0      5875               RISE  1       
spi_to_fpga_obuf_2_preio/PADOUT          PRE_IO_PIN_TYPE_011001     3297   9172               FALL  1       
spi_to_fpga_obuf_2_iopad/DIN             IO_PAD                     0      9172               FALL  1       
spi_to_fpga_obuf_2_iopad/PACKAGEPIN:out  IO_PAD                     2088   11260              FALL  1       
spi_to_fpga[2]                           spi_core                   0      11260              FALL  1       

6.2.4::Path details for port: spi_to_fpga[3]
--------------------------------------------------

++++ Path 1 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++

Data Port          : spi_to_fpga[3]
Clock Port         : spi_clk
Clock Reference    : spi_core|spi_clk:R
Clock to Out Delay : 11260


Launch Clock Path Delay        3694
+ Clock To Q Delay              796
+ Data Path Delay              6770
---------------------------- ------
Clock To Out Delay            11260

Launch Clock Path
pin name                                              model name                 delay  cummulative delay  edge  Fanout  
----------------------------------------------------  -------------------------  -----  -----------------  ----  ------  
spi_clk                                               spi_core                   0      0                  RISE  1       
spi_clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                     0      0                  RISE  1       
spi_clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                     510    510                RISE  1       
spi_clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                0      510                RISE  1       
spi_clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                2502   3012               RISE  1       
I__135/I                                              gio2CtrlBuf                0      3012               RISE  1       
I__135/O                                              gio2CtrlBuf                0      3012               RISE  1       
I__136/I                                              GlobalMux                  0      3012               RISE  1       
I__136/O                                              GlobalMux                  227    3239               RISE  1       
I__142/I                                              ClkMux                     0      3239               RISE  1       
I__142/O                                              ClkMux                     455    3694               RISE  1       
spi_to_fpga_reg_3_LC_2_7_0/clk                        LogicCell40_SEQ_MODE_1000  0      3694               RISE  1       

Data Path
pin name                                 model name                 delay  cummulative delay  edge  Fanout  
---------------------------------------  -------------------------  -----  -----------------  ----  ------  
spi_to_fpga_reg_3_LC_2_7_0/lcout         LogicCell40_SEQ_MODE_1000  796    4490               RISE  1       
I__53/I                                  Odrv4                      0      4490               RISE  1       
I__53/O                                  Odrv4                      517    5007               RISE  1       
I__54/I                                  LocalMux                   0      5007               RISE  1       
I__54/O                                  LocalMux                   486    5492               RISE  1       
I__55/I                                  IoInMux                    0      5492               RISE  1       
I__55/O                                  IoInMux                    382    5875               RISE  1       
spi_to_fpga_obuf_3_preio/DOUT0           PRE_IO_PIN_TYPE_011001     0      5875               RISE  1       
spi_to_fpga_obuf_3_preio/PADOUT          PRE_IO_PIN_TYPE_011001     3297   9172               FALL  1       
spi_to_fpga_obuf_3_iopad/DIN             IO_PAD                     0      9172               FALL  1       
spi_to_fpga_obuf_3_iopad/PACKAGEPIN:out  IO_PAD                     2088   11260              FALL  1       
spi_to_fpga[3]                           spi_core                   0      11260              FALL  1       

6.2.5::Path details for port: spi_to_fpga[4]
--------------------------------------------------

++++ Path 1 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++

Data Port          : spi_to_fpga[4]
Clock Port         : spi_clk
Clock Reference    : spi_core|spi_clk:R
Clock to Out Delay : 11260


Launch Clock Path Delay        3694
+ Clock To Q Delay              796
+ Data Path Delay              6770
---------------------------- ------
Clock To Out Delay            11260

Launch Clock Path
pin name                                              model name                 delay  cummulative delay  edge  Fanout  
----------------------------------------------------  -------------------------  -----  -----------------  ----  ------  
spi_clk                                               spi_core                   0      0                  RISE  1       
spi_clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                     0      0                  RISE  1       
spi_clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                     510    510                RISE  1       
spi_clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                0      510                RISE  1       
spi_clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                2502   3012               RISE  1       
I__135/I                                              gio2CtrlBuf                0      3012               RISE  1       
I__135/O                                              gio2CtrlBuf                0      3012               RISE  1       
I__136/I                                              GlobalMux                  0      3012               RISE  1       
I__136/O                                              GlobalMux                  227    3239               RISE  1       
I__142/I                                              ClkMux                     0      3239               RISE  1       
I__142/O                                              ClkMux                     455    3694               RISE  1       
spi_to_fpga_reg_4_LC_2_7_1/clk                        LogicCell40_SEQ_MODE_1000  0      3694               RISE  1       

Data Path
pin name                                 model name                 delay  cummulative delay  edge  Fanout  
---------------------------------------  -------------------------  -----  -----------------  ----  ------  
spi_to_fpga_reg_4_LC_2_7_1/lcout         LogicCell40_SEQ_MODE_1000  796    4490               RISE  1       
I__72/I                                  Odrv4                      0      4490               RISE  1       
I__72/O                                  Odrv4                      517    5007               RISE  1       
I__73/I                                  LocalMux                   0      5007               RISE  1       
I__73/O                                  LocalMux                   486    5492               RISE  1       
I__74/I                                  IoInMux                    0      5492               RISE  1       
I__74/O                                  IoInMux                    382    5875               RISE  1       
spi_to_fpga_obuf_4_preio/DOUT0           PRE_IO_PIN_TYPE_011001     0      5875               RISE  1       
spi_to_fpga_obuf_4_preio/PADOUT          PRE_IO_PIN_TYPE_011001     3297   9172               FALL  1       
spi_to_fpga_obuf_4_iopad/DIN             IO_PAD                     0      9172               FALL  1       
spi_to_fpga_obuf_4_iopad/PACKAGEPIN:out  IO_PAD                     2088   11260              FALL  1       
spi_to_fpga[4]                           spi_core                   0      11260              FALL  1       

6.2.6::Path details for port: spi_to_fpga[5]
--------------------------------------------------

++++ Path 1 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++

Data Port          : spi_to_fpga[5]
Clock Port         : spi_clk
Clock Reference    : spi_core|spi_clk:R
Clock to Out Delay : 11467


Launch Clock Path Delay        3694
+ Clock To Q Delay              796
+ Data Path Delay              6977
---------------------------- ------
Clock To Out Delay            11467

Launch Clock Path
pin name                                              model name                 delay  cummulative delay  edge  Fanout  
----------------------------------------------------  -------------------------  -----  -----------------  ----  ------  
spi_clk                                               spi_core                   0      0                  RISE  1       
spi_clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                     0      0                  RISE  1       
spi_clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                     510    510                RISE  1       
spi_clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                0      510                RISE  1       
spi_clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                2502   3012               RISE  1       
I__135/I                                              gio2CtrlBuf                0      3012               RISE  1       
I__135/O                                              gio2CtrlBuf                0      3012               RISE  1       
I__136/I                                              GlobalMux                  0      3012               RISE  1       
I__136/O                                              GlobalMux                  227    3239               RISE  1       
I__142/I                                              ClkMux                     0      3239               RISE  1       
I__142/O                                              ClkMux                     455    3694               RISE  1       
spi_to_fpga_reg_5_LC_2_7_3/clk                        LogicCell40_SEQ_MODE_1000  0      3694               RISE  1       

Data Path
pin name                                 model name                 delay  cummulative delay  edge  Fanout  
---------------------------------------  -------------------------  -----  -----------------  ----  ------  
spi_to_fpga_reg_5_LC_2_7_3/lcout         LogicCell40_SEQ_MODE_1000  796    4490               RISE  1       
I__66/I                                  Odrv12                     0      4490               RISE  1       
I__66/O                                  Odrv12                     724    5213               RISE  1       
I__67/I                                  LocalMux                   0      5213               RISE  1       
I__67/O                                  LocalMux                   486    5699               RISE  1       
I__68/I                                  IoInMux                    0      5699               RISE  1       
I__68/O                                  IoInMux                    382    6082               RISE  1       
spi_to_fpga_obuf_5_preio/DOUT0           PRE_IO_PIN_TYPE_011001     0      6082               RISE  1       
spi_to_fpga_obuf_5_preio/PADOUT          PRE_IO_PIN_TYPE_011001     3297   9379               FALL  1       
spi_to_fpga_obuf_5_iopad/DIN             IO_PAD                     0      9379               FALL  1       
spi_to_fpga_obuf_5_iopad/PACKAGEPIN:out  IO_PAD                     2088   11467              FALL  1       
spi_to_fpga[5]                           spi_core                   0      11467              FALL  1       

6.2.7::Path details for port: spi_to_fpga[6]
--------------------------------------------------

++++ Path 1 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++

Data Port          : spi_to_fpga[6]
Clock Port         : spi_clk
Clock Reference    : spi_core|spi_clk:R
Clock to Out Delay : 11943


Launch Clock Path Delay        3694
+ Clock To Q Delay              796
+ Data Path Delay              7453
---------------------------- ------
Clock To Out Delay            11943

Launch Clock Path
pin name                                              model name                 delay  cummulative delay  edge  Fanout  
----------------------------------------------------  -------------------------  -----  -----------------  ----  ------  
spi_clk                                               spi_core                   0      0                  RISE  1       
spi_clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                     0      0                  RISE  1       
spi_clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                     510    510                RISE  1       
spi_clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                0      510                RISE  1       
spi_clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                2502   3012               RISE  1       
I__135/I                                              gio2CtrlBuf                0      3012               RISE  1       
I__135/O                                              gio2CtrlBuf                0      3012               RISE  1       
I__136/I                                              GlobalMux                  0      3012               RISE  1       
I__136/O                                              GlobalMux                  227    3239               RISE  1       
I__149/I                                              ClkMux                     0      3239               RISE  1       
I__149/O                                              ClkMux                     455    3694               RISE  1       
spi_to_fpga_reg_6_LC_4_7_3/clk                        LogicCell40_SEQ_MODE_1000  0      3694               RISE  1       

Data Path
pin name                                 model name                 delay  cummulative delay  edge  Fanout  
---------------------------------------  -------------------------  -----  -----------------  ----  ------  
spi_to_fpga_reg_6_LC_4_7_3/lcout         LogicCell40_SEQ_MODE_1000  796    4490               RISE  1       
I__201/I                                 Odrv4                      0      4490               RISE  1       
I__201/O                                 Odrv4                      517    5007               RISE  1       
I__202/I                                 Span4Mux_s1_h              0      5007               RISE  1       
I__202/O                                 Span4Mux_s1_h              258    5265               RISE  1       
I__203/I                                 IoSpan4Mux                 0      5265               RISE  1       
I__203/O                                 IoSpan4Mux                 424    5689               RISE  1       
I__204/I                                 LocalMux                   0      5689               RISE  1       
I__204/O                                 LocalMux                   486    6175               RISE  1       
I__205/I                                 IoInMux                    0      6175               RISE  1       
I__205/O                                 IoInMux                    382    6557               RISE  1       
spi_to_fpga_obuf_6_preio/DOUT0           PRE_IO_PIN_TYPE_011001     0      6557               RISE  1       
spi_to_fpga_obuf_6_preio/PADOUT          PRE_IO_PIN_TYPE_011001     3297   9855               FALL  1       
spi_to_fpga_obuf_6_iopad/DIN             IO_PAD                     0      9855               FALL  1       
spi_to_fpga_obuf_6_iopad/PACKAGEPIN:out  IO_PAD                     2088   11943              FALL  1       
spi_to_fpga[6]                           spi_core                   0      11943              FALL  1       

6.2.8::Path details for port: spi_to_fpga[7]
--------------------------------------------------

++++ Path 1 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++

Data Port          : spi_to_fpga[7]
Clock Port         : spi_clk
Clock Reference    : spi_core|spi_clk:R
Clock to Out Delay : 11260


Launch Clock Path Delay        3694
+ Clock To Q Delay              796
+ Data Path Delay              6770
---------------------------- ------
Clock To Out Delay            11260

Launch Clock Path
pin name                                              model name                 delay  cummulative delay  edge  Fanout  
----------------------------------------------------  -------------------------  -----  -----------------  ----  ------  
spi_clk                                               spi_core                   0      0                  RISE  1       
spi_clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                     0      0                  RISE  1       
spi_clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                     510    510                RISE  1       
spi_clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                0      510                RISE  1       
spi_clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                2502   3012               RISE  1       
I__135/I                                              gio2CtrlBuf                0      3012               RISE  1       
I__135/O                                              gio2CtrlBuf                0      3012               RISE  1       
I__136/I                                              GlobalMux                  0      3012               RISE  1       
I__136/O                                              GlobalMux                  227    3239               RISE  1       
I__142/I                                              ClkMux                     0      3239               RISE  1       
I__142/O                                              ClkMux                     455    3694               RISE  1       
spi_to_fpga_reg_7_LC_2_7_5/clk                        LogicCell40_SEQ_MODE_1000  0      3694               RISE  1       

Data Path
pin name                                 model name                 delay  cummulative delay  edge  Fanout  
---------------------------------------  -------------------------  -----  -----------------  ----  ------  
spi_to_fpga_reg_7_LC_2_7_5/lcout         LogicCell40_SEQ_MODE_1000  796    4490               RISE  1       
I__63/I                                  Odrv4                      0      4490               RISE  1       
I__63/O                                  Odrv4                      517    5007               RISE  1       
I__64/I                                  LocalMux                   0      5007               RISE  1       
I__64/O                                  LocalMux                   486    5492               RISE  1       
I__65/I                                  IoInMux                    0      5492               RISE  1       
I__65/O                                  IoInMux                    382    5875               RISE  1       
spi_to_fpga_obuf_7_preio/DOUT0           PRE_IO_PIN_TYPE_011001     0      5875               RISE  1       
spi_to_fpga_obuf_7_preio/PADOUT          PRE_IO_PIN_TYPE_011001     3297   9172               FALL  1       
spi_to_fpga_obuf_7_iopad/DIN             IO_PAD                     0      9172               FALL  1       
spi_to_fpga_obuf_7_iopad/PACKAGEPIN:out  IO_PAD                     2088   11260              FALL  1       
spi_to_fpga[7]                           spi_core                   0      11260              FALL  1       

6.4::Hold Times Path Details            
--------------------------------------------------

6.4.1::Path details for port: mosi      
--------------------------------------------------

++++ Path 1 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++

Data Port         : mosi
Clock Port        : spi_clk
Clock Reference   : spi_core|spi_clk:R
Hold Time         : 981


Capture Clock Path Delay       3694
+ Hold  Time                      0
- Data Path Delay             -2713
---------------------------- ------
Hold Time                       981

Data Path
pin name                       model name                 delay  cummulative delay  edge  Fanout  
-----------------------------  -------------------------  -----  -----------------  ----  ------  
mosi                           spi_core                   0      0                  FALL  1       
mosi_ibuf_iopad/PACKAGEPIN:in  IO_PAD                     0      0                  FALL  1       
mosi_ibuf_iopad/DOUT           IO_PAD                     460    460                FALL  1       
mosi_ibuf_preio/PADIN          PRE_IO_PIN_TYPE_000001     0      460                FALL  1       
mosi_ibuf_preio/DIN0           PRE_IO_PIN_TYPE_000001     682    1142               FALL  1       
I__153/I                       Odrv12                     0      1142               FALL  1       
I__153/O                       Odrv12                     796    1938               FALL  1       
I__155/I                       LocalMux                   0      1938               FALL  1       
I__155/O                       LocalMux                   455    2393               FALL  1       
I__160/I                       InMux                      0      2393               FALL  1       
I__160/O                       InMux                      320    2713               FALL  1       
reg_in_2_LC_2_5_0/in3          LogicCell40_SEQ_MODE_1000  0      2713               FALL  1       

Capture Clock Path
pin name                                              model name                 delay  cummulative delay  edge  Fanout  
----------------------------------------------------  -------------------------  -----  -----------------  ----  ------  
spi_clk                                               spi_core                   0      0                  RISE  1       
spi_clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                     0      0                  RISE  1       
spi_clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                     510    510                RISE  1       
spi_clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                0      510                RISE  1       
spi_clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                2502   3012               RISE  1       
I__135/I                                              gio2CtrlBuf                0      3012               RISE  1       
I__135/O                                              gio2CtrlBuf                0      3012               RISE  1       
I__136/I                                              GlobalMux                  0      3012               RISE  1       
I__136/O                                              GlobalMux                  227    3239               RISE  1       
I__137/I                                              ClkMux                     0      3239               RISE  1       
I__137/O                                              ClkMux                     455    3694               RISE  1       
reg_in_2_LC_2_5_0/clk                                 LogicCell40_SEQ_MODE_1000  0      3694               RISE  1       

6.4.2::Path details for port: tx_enable 
--------------------------------------------------

++++ Path 1 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++

Data Port         : tx_enable
Clock Port        : spi_clk
Clock Reference   : spi_core|spi_clk:R
Hold Time         : 1229


Capture Clock Path Delay       3694
+ Hold  Time                      0
- Data Path Delay             -2465
---------------------------- ------
Hold Time                      1229

Data Path
pin name                            model name                 delay  cummulative delay  edge  Fanout  
----------------------------------  -------------------------  -----  -----------------  ----  ------  
tx_enable                           spi_core                   0      0                  FALL  1       
tx_enable_ibuf_iopad/PACKAGEPIN:in  IO_PAD                     0      0                  FALL  1       
tx_enable_ibuf_iopad/DOUT           IO_PAD                     460    460                FALL  1       
tx_enable_ibuf_preio/PADIN          PRE_IO_PIN_TYPE_000001     0      460                FALL  1       
tx_enable_ibuf_preio/DIN0           PRE_IO_PIN_TYPE_000001     682    1142               FALL  1       
I__268/I                            Odrv4                      0      1142               FALL  1       
I__268/O                            Odrv4                      548    1690               FALL  1       
I__270/I                            LocalMux                   0      1690               FALL  1       
I__270/O                            LocalMux                   455    2145               FALL  1       
I__276/I                            InMux                      0      2145               FALL  1       
I__276/O                            InMux                      320    2465               FALL  1       
stevec_in_0_LC_4_6_2/in0            LogicCell40_SEQ_MODE_1000  0      2465               FALL  1       

Capture Clock Path
pin name                                              model name                 delay  cummulative delay  edge  Fanout  
----------------------------------------------------  -------------------------  -----  -----------------  ----  ------  
spi_clk                                               spi_core                   0      0                  RISE  1       
spi_clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                     0      0                  RISE  1       
spi_clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                     510    510                RISE  1       
spi_clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                0      510                RISE  1       
spi_clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                2502   3012               RISE  1       
I__135/I                                              gio2CtrlBuf                0      3012               RISE  1       
I__135/O                                              gio2CtrlBuf                0      3012               RISE  1       
I__136/I                                              GlobalMux                  0      3012               RISE  1       
I__136/O                                              GlobalMux                  227    3239               RISE  1       
I__147/I                                              ClkMux                     0      3239               RISE  1       
I__147/O                                              ClkMux                     455    3694               RISE  1       
stevec_in_0_LC_4_6_2/clk                              LogicCell40_SEQ_MODE_1000  0      3694               RISE  1       

6.5::Min Clock to Out Path Details      
--------------------------------------------------

6.5.1::Path details for port: spi_to_fpga[0]
--------------------------------------------------

++++ Path 1 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++

Data Port          : spi_to_fpga[0]
Clock Port         : spi_clk
Clock Reference    : spi_core|spi_clk:R
Clock to Out Delay : 10973


Launch Clock Path Delay        3694
+ Clock To Q Delay              796
+ Data Path Delay              6483
---------------------------- ------
Clock To Out Delay            10973

Launch Clock Path
pin name                                              model name                 delay  cummulative delay  edge  Fanout  
----------------------------------------------------  -------------------------  -----  -----------------  ----  ------  
spi_clk                                               spi_core                   0      0                  RISE  1       
spi_clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                     0      0                  RISE  1       
spi_clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                     510    510                RISE  1       
spi_clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                0      510                RISE  1       
spi_clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                2502   3012               RISE  1       
I__135/I                                              gio2CtrlBuf                0      3012               RISE  1       
I__135/O                                              gio2CtrlBuf                0      3012               RISE  1       
I__136/I                                              GlobalMux                  0      3012               RISE  1       
I__136/O                                              GlobalMux                  227    3239               RISE  1       
I__145/I                                              ClkMux                     0      3239               RISE  1       
I__145/O                                              ClkMux                     455    3694               RISE  1       
spi_to_fpga_reg_0_LC_3_7_6/clk                        LogicCell40_SEQ_MODE_1000  0      3694               RISE  1       

Data Path
pin name                                 model name                 delay  cummulative delay  edge  Fanout  
---------------------------------------  -------------------------  -----  -----------------  ----  ------  
spi_to_fpga_reg_0_LC_3_7_6/lcout         LogicCell40_SEQ_MODE_1000  796    4490               FALL  1       
I__125/I                                 Odrv4                      0      4490               FALL  1       
I__125/O                                 Odrv4                      548    5038               FALL  1       
I__126/I                                 Span4Mux_s1_v              0      5038               FALL  1       
I__126/O                                 Span4Mux_s1_v              289    5327               FALL  1       
I__127/I                                 LocalMux                   0      5327               FALL  1       
I__127/O                                 LocalMux                   455    5782               FALL  1       
I__128/I                                 IoInMux                    0      5782               FALL  1       
I__128/O                                 IoInMux                    320    6102               FALL  1       
spi_to_fpga_obuf_0_preio/DOUT0           PRE_IO_PIN_TYPE_011001     0      6102               FALL  1       
spi_to_fpga_obuf_0_preio/PADOUT          PRE_IO_PIN_TYPE_011001     2956   9059               RISE  1       
spi_to_fpga_obuf_0_iopad/DIN             IO_PAD                     0      9059               RISE  1       
spi_to_fpga_obuf_0_iopad/PACKAGEPIN:out  IO_PAD                     1914   10973              RISE  1       
spi_to_fpga[0]                           spi_core                   0      10973              RISE  1       

6.5.2::Path details for port: spi_to_fpga[1]
--------------------------------------------------

++++ Path 1 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++

Data Port          : spi_to_fpga[1]
Clock Port         : spi_clk
Clock Reference    : spi_core|spi_clk:R
Clock to Out Delay : 10683


Launch Clock Path Delay        3694
+ Clock To Q Delay              796
+ Data Path Delay              6193
---------------------------- ------
Clock To Out Delay            10683

Launch Clock Path
pin name                                              model name                 delay  cummulative delay  edge  Fanout  
----------------------------------------------------  -------------------------  -----  -----------------  ----  ------  
spi_clk                                               spi_core                   0      0                  RISE  1       
spi_clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                     0      0                  RISE  1       
spi_clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                     510    510                RISE  1       
spi_clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                0      510                RISE  1       
spi_clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                2502   3012               RISE  1       
I__135/I                                              gio2CtrlBuf                0      3012               RISE  1       
I__135/O                                              gio2CtrlBuf                0      3012               RISE  1       
I__136/I                                              GlobalMux                  0      3012               RISE  1       
I__136/O                                              GlobalMux                  227    3239               RISE  1       
I__149/I                                              ClkMux                     0      3239               RISE  1       
I__149/O                                              ClkMux                     455    3694               RISE  1       
spi_to_fpga_reg_1_LC_4_7_7/clk                        LogicCell40_SEQ_MODE_1000  0      3694               RISE  1       

Data Path
pin name                                 model name                 delay  cummulative delay  edge  Fanout  
---------------------------------------  -------------------------  -----  -----------------  ----  ------  
spi_to_fpga_reg_1_LC_4_7_7/lcout         LogicCell40_SEQ_MODE_1000  796    4490               FALL  1       
I__195/I                                 Odrv4                      0      4490               FALL  1       
I__195/O                                 Odrv4                      548    5038               FALL  1       
I__196/I                                 LocalMux                   0      5038               FALL  1       
I__196/O                                 LocalMux                   455    5492               FALL  1       
I__197/I                                 IoInMux                    0      5492               FALL  1       
I__197/O                                 IoInMux                    320    5813               FALL  1       
spi_to_fpga_obuf_1_preio/DOUT0           PRE_IO_PIN_TYPE_011001     0      5813               FALL  1       
spi_to_fpga_obuf_1_preio/PADOUT          PRE_IO_PIN_TYPE_011001     2956   8769               RISE  1       
spi_to_fpga_obuf_1_iopad/DIN             IO_PAD                     0      8769               RISE  1       
spi_to_fpga_obuf_1_iopad/PACKAGEPIN:out  IO_PAD                     1914   10683              RISE  1       
spi_to_fpga[1]                           spi_core                   0      10683              RISE  1       

6.5.3::Path details for port: spi_to_fpga[2]
--------------------------------------------------

++++ Path 1 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++

Data Port          : spi_to_fpga[2]
Clock Port         : spi_clk
Clock Reference    : spi_core|spi_clk:R
Clock to Out Delay : 10683


Launch Clock Path Delay        3694
+ Clock To Q Delay              796
+ Data Path Delay              6193
---------------------------- ------
Clock To Out Delay            10683

Launch Clock Path
pin name                                              model name                 delay  cummulative delay  edge  Fanout  
----------------------------------------------------  -------------------------  -----  -----------------  ----  ------  
spi_clk                                               spi_core                   0      0                  RISE  1       
spi_clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                     0      0                  RISE  1       
spi_clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                     510    510                RISE  1       
spi_clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                0      510                RISE  1       
spi_clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                2502   3012               RISE  1       
I__135/I                                              gio2CtrlBuf                0      3012               RISE  1       
I__135/O                                              gio2CtrlBuf                0      3012               RISE  1       
I__136/I                                              GlobalMux                  0      3012               RISE  1       
I__136/O                                              GlobalMux                  227    3239               RISE  1       
I__145/I                                              ClkMux                     0      3239               RISE  1       
I__145/O                                              ClkMux                     455    3694               RISE  1       
spi_to_fpga_reg_2_LC_3_7_7/clk                        LogicCell40_SEQ_MODE_1000  0      3694               RISE  1       

Data Path
pin name                                 model name                 delay  cummulative delay  edge  Fanout  
---------------------------------------  -------------------------  -----  -----------------  ----  ------  
spi_to_fpga_reg_2_LC_3_7_7/lcout         LogicCell40_SEQ_MODE_1000  796    4490               FALL  1       
I__119/I                                 Odrv4                      0      4490               FALL  1       
I__119/O                                 Odrv4                      548    5038               FALL  1       
I__120/I                                 LocalMux                   0      5038               FALL  1       
I__120/O                                 LocalMux                   455    5492               FALL  1       
I__121/I                                 IoInMux                    0      5492               FALL  1       
I__121/O                                 IoInMux                    320    5813               FALL  1       
spi_to_fpga_obuf_2_preio/DOUT0           PRE_IO_PIN_TYPE_011001     0      5813               FALL  1       
spi_to_fpga_obuf_2_preio/PADOUT          PRE_IO_PIN_TYPE_011001     2956   8769               RISE  1       
spi_to_fpga_obuf_2_iopad/DIN             IO_PAD                     0      8769               RISE  1       
spi_to_fpga_obuf_2_iopad/PACKAGEPIN:out  IO_PAD                     1914   10683              RISE  1       
spi_to_fpga[2]                           spi_core                   0      10683              RISE  1       

6.5.4::Path details for port: spi_to_fpga[3]
--------------------------------------------------

++++ Path 1 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++

Data Port          : spi_to_fpga[3]
Clock Port         : spi_clk
Clock Reference    : spi_core|spi_clk:R
Clock to Out Delay : 10683


Launch Clock Path Delay        3694
+ Clock To Q Delay              796
+ Data Path Delay              6193
---------------------------- ------
Clock To Out Delay            10683

Launch Clock Path
pin name                                              model name                 delay  cummulative delay  edge  Fanout  
----------------------------------------------------  -------------------------  -----  -----------------  ----  ------  
spi_clk                                               spi_core                   0      0                  RISE  1       
spi_clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                     0      0                  RISE  1       
spi_clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                     510    510                RISE  1       
spi_clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                0      510                RISE  1       
spi_clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                2502   3012               RISE  1       
I__135/I                                              gio2CtrlBuf                0      3012               RISE  1       
I__135/O                                              gio2CtrlBuf                0      3012               RISE  1       
I__136/I                                              GlobalMux                  0      3012               RISE  1       
I__136/O                                              GlobalMux                  227    3239               RISE  1       
I__142/I                                              ClkMux                     0      3239               RISE  1       
I__142/O                                              ClkMux                     455    3694               RISE  1       
spi_to_fpga_reg_3_LC_2_7_0/clk                        LogicCell40_SEQ_MODE_1000  0      3694               RISE  1       

Data Path
pin name                                 model name                 delay  cummulative delay  edge  Fanout  
---------------------------------------  -------------------------  -----  -----------------  ----  ------  
spi_to_fpga_reg_3_LC_2_7_0/lcout         LogicCell40_SEQ_MODE_1000  796    4490               FALL  1       
I__53/I                                  Odrv4                      0      4490               FALL  1       
I__53/O                                  Odrv4                      548    5038               FALL  1       
I__54/I                                  LocalMux                   0      5038               FALL  1       
I__54/O                                  LocalMux                   455    5492               FALL  1       
I__55/I                                  IoInMux                    0      5492               FALL  1       
I__55/O                                  IoInMux                    320    5813               FALL  1       
spi_to_fpga_obuf_3_preio/DOUT0           PRE_IO_PIN_TYPE_011001     0      5813               FALL  1       
spi_to_fpga_obuf_3_preio/PADOUT          PRE_IO_PIN_TYPE_011001     2956   8769               RISE  1       
spi_to_fpga_obuf_3_iopad/DIN             IO_PAD                     0      8769               RISE  1       
spi_to_fpga_obuf_3_iopad/PACKAGEPIN:out  IO_PAD                     1914   10683              RISE  1       
spi_to_fpga[3]                           spi_core                   0      10683              RISE  1       

6.5.5::Path details for port: spi_to_fpga[4]
--------------------------------------------------

++++ Path 1 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++

Data Port          : spi_to_fpga[4]
Clock Port         : spi_clk
Clock Reference    : spi_core|spi_clk:R
Clock to Out Delay : 10683


Launch Clock Path Delay        3694
+ Clock To Q Delay              796
+ Data Path Delay              6193
---------------------------- ------
Clock To Out Delay            10683

Launch Clock Path
pin name                                              model name                 delay  cummulative delay  edge  Fanout  
----------------------------------------------------  -------------------------  -----  -----------------  ----  ------  
spi_clk                                               spi_core                   0      0                  RISE  1       
spi_clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                     0      0                  RISE  1       
spi_clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                     510    510                RISE  1       
spi_clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                0      510                RISE  1       
spi_clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                2502   3012               RISE  1       
I__135/I                                              gio2CtrlBuf                0      3012               RISE  1       
I__135/O                                              gio2CtrlBuf                0      3012               RISE  1       
I__136/I                                              GlobalMux                  0      3012               RISE  1       
I__136/O                                              GlobalMux                  227    3239               RISE  1       
I__142/I                                              ClkMux                     0      3239               RISE  1       
I__142/O                                              ClkMux                     455    3694               RISE  1       
spi_to_fpga_reg_4_LC_2_7_1/clk                        LogicCell40_SEQ_MODE_1000  0      3694               RISE  1       

Data Path
pin name                                 model name                 delay  cummulative delay  edge  Fanout  
---------------------------------------  -------------------------  -----  -----------------  ----  ------  
spi_to_fpga_reg_4_LC_2_7_1/lcout         LogicCell40_SEQ_MODE_1000  796    4490               FALL  1       
I__72/I                                  Odrv4                      0      4490               FALL  1       
I__72/O                                  Odrv4                      548    5038               FALL  1       
I__73/I                                  LocalMux                   0      5038               FALL  1       
I__73/O                                  LocalMux                   455    5492               FALL  1       
I__74/I                                  IoInMux                    0      5492               FALL  1       
I__74/O                                  IoInMux                    320    5813               FALL  1       
spi_to_fpga_obuf_4_preio/DOUT0           PRE_IO_PIN_TYPE_011001     0      5813               FALL  1       
spi_to_fpga_obuf_4_preio/PADOUT          PRE_IO_PIN_TYPE_011001     2956   8769               RISE  1       
spi_to_fpga_obuf_4_iopad/DIN             IO_PAD                     0      8769               RISE  1       
spi_to_fpga_obuf_4_iopad/PACKAGEPIN:out  IO_PAD                     1914   10683              RISE  1       
spi_to_fpga[4]                           spi_core                   0      10683              RISE  1       

6.5.6::Path details for port: spi_to_fpga[5]
--------------------------------------------------

++++ Path 1 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++

Data Port          : spi_to_fpga[5]
Clock Port         : spi_clk
Clock Reference    : spi_core|spi_clk:R
Clock to Out Delay : 10931


Launch Clock Path Delay        3694
+ Clock To Q Delay              796
+ Data Path Delay              6441
---------------------------- ------
Clock To Out Delay            10931

Launch Clock Path
pin name                                              model name                 delay  cummulative delay  edge  Fanout  
----------------------------------------------------  -------------------------  -----  -----------------  ----  ------  
spi_clk                                               spi_core                   0      0                  RISE  1       
spi_clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                     0      0                  RISE  1       
spi_clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                     510    510                RISE  1       
spi_clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                0      510                RISE  1       
spi_clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                2502   3012               RISE  1       
I__135/I                                              gio2CtrlBuf                0      3012               RISE  1       
I__135/O                                              gio2CtrlBuf                0      3012               RISE  1       
I__136/I                                              GlobalMux                  0      3012               RISE  1       
I__136/O                                              GlobalMux                  227    3239               RISE  1       
I__142/I                                              ClkMux                     0      3239               RISE  1       
I__142/O                                              ClkMux                     455    3694               RISE  1       
spi_to_fpga_reg_5_LC_2_7_3/clk                        LogicCell40_SEQ_MODE_1000  0      3694               RISE  1       

Data Path
pin name                                 model name                 delay  cummulative delay  edge  Fanout  
---------------------------------------  -------------------------  -----  -----------------  ----  ------  
spi_to_fpga_reg_5_LC_2_7_3/lcout         LogicCell40_SEQ_MODE_1000  796    4490               FALL  1       
I__66/I                                  Odrv12                     0      4490               FALL  1       
I__66/O                                  Odrv12                     796    5286               FALL  1       
I__67/I                                  LocalMux                   0      5286               FALL  1       
I__67/O                                  LocalMux                   455    5740               FALL  1       
I__68/I                                  IoInMux                    0      5740               FALL  1       
I__68/O                                  IoInMux                    320    6061               FALL  1       
spi_to_fpga_obuf_5_preio/DOUT0           PRE_IO_PIN_TYPE_011001     0      6061               FALL  1       
spi_to_fpga_obuf_5_preio/PADOUT          PRE_IO_PIN_TYPE_011001     2956   9017               RISE  1       
spi_to_fpga_obuf_5_iopad/DIN             IO_PAD                     0      9017               RISE  1       
spi_to_fpga_obuf_5_iopad/PACKAGEPIN:out  IO_PAD                     1914   10931              RISE  1       
spi_to_fpga[5]                           spi_core                   0      10931              RISE  1       

6.5.7::Path details for port: spi_to_fpga[6]
--------------------------------------------------

++++ Path 1 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++

Data Port          : spi_to_fpga[6]
Clock Port         : spi_clk
Clock Reference    : spi_core|spi_clk:R
Clock to Out Delay : 11407


Launch Clock Path Delay        3694
+ Clock To Q Delay              796
+ Data Path Delay              6917
---------------------------- ------
Clock To Out Delay            11407

Launch Clock Path
pin name                                              model name                 delay  cummulative delay  edge  Fanout  
----------------------------------------------------  -------------------------  -----  -----------------  ----  ------  
spi_clk                                               spi_core                   0      0                  RISE  1       
spi_clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                     0      0                  RISE  1       
spi_clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                     510    510                RISE  1       
spi_clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                0      510                RISE  1       
spi_clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                2502   3012               RISE  1       
I__135/I                                              gio2CtrlBuf                0      3012               RISE  1       
I__135/O                                              gio2CtrlBuf                0      3012               RISE  1       
I__136/I                                              GlobalMux                  0      3012               RISE  1       
I__136/O                                              GlobalMux                  227    3239               RISE  1       
I__149/I                                              ClkMux                     0      3239               RISE  1       
I__149/O                                              ClkMux                     455    3694               RISE  1       
spi_to_fpga_reg_6_LC_4_7_3/clk                        LogicCell40_SEQ_MODE_1000  0      3694               RISE  1       

Data Path
pin name                                 model name                 delay  cummulative delay  edge  Fanout  
---------------------------------------  -------------------------  -----  -----------------  ----  ------  
spi_to_fpga_reg_6_LC_4_7_3/lcout         LogicCell40_SEQ_MODE_1000  796    4490               FALL  1       
I__201/I                                 Odrv4                      0      4490               FALL  1       
I__201/O                                 Odrv4                      548    5038               FALL  1       
I__202/I                                 Span4Mux_s1_h              0      5038               FALL  1       
I__202/O                                 Span4Mux_s1_h              248    5286               FALL  1       
I__203/I                                 IoSpan4Mux                 0      5286               FALL  1       
I__203/O                                 IoSpan4Mux                 475    5761               FALL  1       
I__204/I                                 LocalMux                   0      5761               FALL  1       
I__204/O                                 LocalMux                   455    6216               FALL  1       
I__205/I                                 IoInMux                    0      6216               FALL  1       
I__205/O                                 IoInMux                    320    6536               FALL  1       
spi_to_fpga_obuf_6_preio/DOUT0           PRE_IO_PIN_TYPE_011001     0      6536               FALL  1       
spi_to_fpga_obuf_6_preio/PADOUT          PRE_IO_PIN_TYPE_011001     2956   9493               RISE  1       
spi_to_fpga_obuf_6_iopad/DIN             IO_PAD                     0      9493               RISE  1       
spi_to_fpga_obuf_6_iopad/PACKAGEPIN:out  IO_PAD                     1914   11407              RISE  1       
spi_to_fpga[6]                           spi_core                   0      11407              RISE  1       

6.5.8::Path details for port: spi_to_fpga[7]
--------------------------------------------------

++++ Path 1 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++

Data Port          : spi_to_fpga[7]
Clock Port         : spi_clk
Clock Reference    : spi_core|spi_clk:R
Clock to Out Delay : 10683


Launch Clock Path Delay        3694
+ Clock To Q Delay              796
+ Data Path Delay              6193
---------------------------- ------
Clock To Out Delay            10683

Launch Clock Path
pin name                                              model name                 delay  cummulative delay  edge  Fanout  
----------------------------------------------------  -------------------------  -----  -----------------  ----  ------  
spi_clk                                               spi_core                   0      0                  RISE  1       
spi_clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                     0      0                  RISE  1       
spi_clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                     510    510                RISE  1       
spi_clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                0      510                RISE  1       
spi_clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                2502   3012               RISE  1       
I__135/I                                              gio2CtrlBuf                0      3012               RISE  1       
I__135/O                                              gio2CtrlBuf                0      3012               RISE  1       
I__136/I                                              GlobalMux                  0      3012               RISE  1       
I__136/O                                              GlobalMux                  227    3239               RISE  1       
I__142/I                                              ClkMux                     0      3239               RISE  1       
I__142/O                                              ClkMux                     455    3694               RISE  1       
spi_to_fpga_reg_7_LC_2_7_5/clk                        LogicCell40_SEQ_MODE_1000  0      3694               RISE  1       

Data Path
pin name                                 model name                 delay  cummulative delay  edge  Fanout  
---------------------------------------  -------------------------  -----  -----------------  ----  ------  
spi_to_fpga_reg_7_LC_2_7_5/lcout         LogicCell40_SEQ_MODE_1000  796    4490               FALL  1       
I__63/I                                  Odrv4                      0      4490               FALL  1       
I__63/O                                  Odrv4                      548    5038               FALL  1       
I__64/I                                  LocalMux                   0      5038               FALL  1       
I__64/O                                  LocalMux                   455    5492               FALL  1       
I__65/I                                  IoInMux                    0      5492               FALL  1       
I__65/O                                  IoInMux                    320    5813               FALL  1       
spi_to_fpga_obuf_7_preio/DOUT0           PRE_IO_PIN_TYPE_011001     0      5813               FALL  1       
spi_to_fpga_obuf_7_preio/PADOUT          PRE_IO_PIN_TYPE_011001     2956   8769               RISE  1       
spi_to_fpga_obuf_7_iopad/DIN             IO_PAD                     0      8769               RISE  1       
spi_to_fpga_obuf_7_iopad/PACKAGEPIN:out  IO_PAD                     1914   10683              RISE  1       
spi_to_fpga[7]                           spi_core                   0      10683              RISE  1       


 =====================================================================
                    End of Path Details for Datasheet
 #####################################################################

##################################################################### 
                    Detailed Setup Report for all timing paths 
===================================================================== 

++++ Path 1 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : stevec_in_fast_1_LC_4_6_0/lcout
Path End         : reg_in_3_LC_5_5_3/ce
Capture Clock    : reg_in_3_LC_5_5_3/clk
Setup Constraint : 5540p
Path slack       : -197p

Capture Clock Arrival Time (spi_core|spi_clk:R#2)   5540
+ Capture Clock Source Latency                         0
+ Capture Clock Path Delay                          3694
- Setup Time                                           0
-------------------------------------------------   ---- 
End-of-path required time (ps)                      9234

Launch Clock Arrival Time (spi_core|spi_clk:R#1)      0
+ Launch Clock Source Latency                         0
+ Launch Clock Path Delay                          3694
+ Clock To Q                                        796
+ Data Path Delay                                  4941
------------------------------------------------   ---- 
End-of-path arrival time (ps)                      9431
 
Launch Clock Path
pin name                                              model name                 delay  cumulative delay  edge  Fanout
----------------------------------------------------  -------------------------  -----  ----------------  ----  ------
spi_clk                                               spi_core                       0                 0  RISE       1
spi_clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
spi_clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
spi_clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
spi_clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 2502              3012  RISE       1
I__135/I                                              gio2CtrlBuf                    0              3012  RISE       1
I__135/O                                              gio2CtrlBuf                    0              3012  RISE       1
I__136/I                                              GlobalMux                      0              3012  RISE       1
I__136/O                                              GlobalMux                    227              3239  RISE       1
I__147/I                                              ClkMux                         0              3239  RISE       1
I__147/O                                              ClkMux                       455              3694  RISE       1
stevec_in_fast_1_LC_4_6_0/clk                         LogicCell40_SEQ_MODE_1000      0              3694  RISE       1

Data path
pin name                         model name                 delay  cumulative delay  slack  edge  Fanout
-------------------------------  -------------------------  -----  ----------------  -----  ----  ------
stevec_in_fast_1_LC_4_6_0/lcout  LogicCell40_SEQ_MODE_1000    796              4490   -197  RISE       7
I__238/I                         LocalMux                       0              4490   -197  RISE       1
I__238/O                         LocalMux                     486              4976   -197  RISE       1
I__243/I                         InMux                          0              4976   -197  RISE       1
I__243/O                         InMux                        382              5358   -197  RISE       1
reg_in_RNO_0_3_LC_4_5_0/in1      LogicCell40_SEQ_MODE_0000      0              5358   -197  RISE       1
reg_in_RNO_0_3_LC_4_5_0/lcout    LogicCell40_SEQ_MODE_0000    589              5947   -197  RISE       1
I__101/I                         LocalMux                       0              5947   -197  RISE       1
I__101/O                         LocalMux                     486              6433   -197  RISE       1
I__102/I                         InMux                          0              6433   -197  RISE       1
I__102/O                         InMux                        382              6816   -197  RISE       1
reg_in_RNO_3_LC_4_4_0/in3        LogicCell40_SEQ_MODE_0000      0              6816   -197  RISE       1
reg_in_RNO_3_LC_4_4_0/lcout      LogicCell40_SEQ_MODE_0000    465              7281   -197  RISE       1
I__176/I                         Odrv4                          0              7281   -197  RISE       1
I__176/O                         Odrv4                        517              7798   -197  RISE       1
I__177/I                         Span4Mux_s1_h                  0              7798   -197  RISE       1
I__177/O                         Span4Mux_s1_h                258              8056   -197  RISE       1
I__178/I                         LocalMux                       0              8056   -197  RISE       1
I__178/O                         LocalMux                     486              8542   -197  RISE       1
I__179/I                         CEMux                          0              8542   -197  RISE       1
I__179/O                         CEMux                        889              9431   -197  RISE       1
reg_in_3_LC_5_5_3/ce             LogicCell40_SEQ_MODE_1000      0              9431   -197  RISE       1

Capture Clock Path
pin name                                              model name                 delay  cumulative delay  edge  Fanout
----------------------------------------------------  -------------------------  -----  ----------------  ----  ------
spi_clk                                               spi_core                       0                 0  RISE       1
spi_clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
spi_clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
spi_clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
spi_clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 2502              3012  RISE       1
I__135/I                                              gio2CtrlBuf                    0              3012  RISE       1
I__135/O                                              gio2CtrlBuf                    0              3012  RISE       1
I__136/I                                              GlobalMux                      0              3012  RISE       1
I__136/O                                              GlobalMux                    227              3239  RISE       1
I__143/I                                              ClkMux                         0              3239  RISE       1
I__143/O                                              ClkMux                       455              3694  RISE       1
reg_in_3_LC_5_5_3/clk                                 LogicCell40_SEQ_MODE_1000      0              3694  RISE       1



++++ Path 2 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : stevec_in_fast_0_LC_4_4_1/lcout
Path End         : reg_in_1_LC_4_3_6/ce
Capture Clock    : reg_in_1_LC_4_3_6/clk
Setup Constraint : 5540p
Path slack       : 341p

Capture Clock Arrival Time (spi_core|spi_clk:R#2)   5540
+ Capture Clock Source Latency                         0
+ Capture Clock Path Delay                          3694
- Setup Time                                           0
-------------------------------------------------   ---- 
End-of-path required time (ps)                      9234

Launch Clock Arrival Time (spi_core|spi_clk:R#1)      0
+ Launch Clock Source Latency                         0
+ Launch Clock Path Delay                          3694
+ Clock To Q                                        796
+ Data Path Delay                                  4403
------------------------------------------------   ---- 
End-of-path arrival time (ps)                      8893
 
Launch Clock Path
pin name                                              model name                 delay  cumulative delay  edge  Fanout
----------------------------------------------------  -------------------------  -----  ----------------  ----  ------
spi_clk                                               spi_core                       0                 0  RISE       1
spi_clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
spi_clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
spi_clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
spi_clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 2502              3012  RISE       1
I__135/I                                              gio2CtrlBuf                    0              3012  RISE       1
I__135/O                                              gio2CtrlBuf                    0              3012  RISE       1
I__136/I                                              GlobalMux                      0              3012  RISE       1
I__136/O                                              GlobalMux                    227              3239  RISE       1
I__146/I                                              ClkMux                         0              3239  RISE       1
I__146/O                                              ClkMux                       455              3694  RISE       1
stevec_in_fast_0_LC_4_4_1/clk                         LogicCell40_SEQ_MODE_1000      0              3694  RISE       1

Data path
pin name                         model name                 delay  cumulative delay  slack  edge  Fanout
-------------------------------  -------------------------  -----  ----------------  -----  ----  ------
stevec_in_fast_0_LC_4_4_1/lcout  LogicCell40_SEQ_MODE_1000    796              4490   -166  RISE       5
I__104/I                         LocalMux                       0              4490    341  RISE       1
I__104/O                         LocalMux                     486              4976    341  RISE       1
I__109/I                         InMux                          0              4976    341  RISE       1
I__109/O                         InMux                        382              5358    341  RISE       1
reg_in_RNO_0_1_LC_3_5_2/in0      LogicCell40_SEQ_MODE_0000      0              5358    341  RISE       1
reg_in_RNO_0_1_LC_3_5_2/ltout    LogicCell40_SEQ_MODE_0000    569              5927    341  FALL       1
I__100/I                         CascadeMux                     0              5927    341  FALL       1
I__100/O                         CascadeMux                     0              5927    341  FALL       1
reg_in_RNO_1_LC_3_5_3/in2        LogicCell40_SEQ_MODE_0000      0              5927    341  FALL       1
reg_in_RNO_1_LC_3_5_3/lcout      LogicCell40_SEQ_MODE_0000    558              6485    341  RISE       1
I__115/I                         Odrv4                          0              6485    341  RISE       1
I__115/O                         Odrv4                        517              7002    341  RISE       1
I__116/I                         Span4Mux_v                     0              7002    341  RISE       1
I__116/O                         Span4Mux_v                   517              7518    341  RISE       1
I__117/I                         LocalMux                       0              7518    341  RISE       1
I__117/O                         LocalMux                     486              8004    341  RISE       1
I__118/I                         CEMux                          0              8004    341  RISE       1
I__118/O                         CEMux                        889              8893    341  RISE       1
reg_in_1_LC_4_3_6/ce             LogicCell40_SEQ_MODE_1000      0              8893    341  RISE       1

Capture Clock Path
pin name                                              model name                 delay  cumulative delay  edge  Fanout
----------------------------------------------------  -------------------------  -----  ----------------  ----  ------
spi_clk                                               spi_core                       0                 0  RISE       1
spi_clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
spi_clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
spi_clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
spi_clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 2502              3012  RISE       1
I__135/I                                              gio2CtrlBuf                    0              3012  RISE       1
I__135/O                                              gio2CtrlBuf                    0              3012  RISE       1
I__136/I                                              GlobalMux                      0              3012  RISE       1
I__136/O                                              GlobalMux                    227              3239  RISE       1
I__148/I                                              ClkMux                         0              3239  RISE       1
I__148/O                                              ClkMux                       455              3694  RISE       1
reg_in_1_LC_4_3_6/clk                                 LogicCell40_SEQ_MODE_1000      0              3694  RISE       1



++++ Path 3 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : stevec_in_fast_0_LC_4_4_1/lcout
Path End         : reg_in_0_LC_3_3_6/ce
Capture Clock    : reg_in_0_LC_3_3_6/clk
Setup Constraint : 5540p
Path slack       : 403p

Capture Clock Arrival Time (spi_core|spi_clk:R#2)   5540
+ Capture Clock Source Latency                         0
+ Capture Clock Path Delay                          3694
- Setup Time                                           0
-------------------------------------------------   ---- 
End-of-path required time (ps)                      9234

Launch Clock Arrival Time (spi_core|spi_clk:R#1)      0
+ Launch Clock Source Latency                         0
+ Launch Clock Path Delay                          3694
+ Clock To Q                                        796
+ Data Path Delay                                  4341
------------------------------------------------   ---- 
End-of-path arrival time (ps)                      8831
 
Launch Clock Path
pin name                                              model name                 delay  cumulative delay  edge  Fanout
----------------------------------------------------  -------------------------  -----  ----------------  ----  ------
spi_clk                                               spi_core                       0                 0  RISE       1
spi_clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
spi_clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
spi_clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
spi_clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 2502              3012  RISE       1
I__135/I                                              gio2CtrlBuf                    0              3012  RISE       1
I__135/O                                              gio2CtrlBuf                    0              3012  RISE       1
I__136/I                                              GlobalMux                      0              3012  RISE       1
I__136/O                                              GlobalMux                    227              3239  RISE       1
I__146/I                                              ClkMux                         0              3239  RISE       1
I__146/O                                              ClkMux                       455              3694  RISE       1
stevec_in_fast_0_LC_4_4_1/clk                         LogicCell40_SEQ_MODE_1000      0              3694  RISE       1

Data path
pin name                         model name                 delay  cumulative delay  slack  edge  Fanout
-------------------------------  -------------------------  -----  ----------------  -----  ----  ------
stevec_in_fast_0_LC_4_4_1/lcout  LogicCell40_SEQ_MODE_1000    796              4490   -166  RISE       5
I__106/I                         LocalMux                       0              4490    403  RISE       1
I__106/O                         LocalMux                     486              4976    403  RISE       1
I__111/I                         InMux                          0              4976    403  RISE       1
I__111/O                         InMux                        382              5358    403  RISE       1
reg_in_RNO_0_0_LC_3_4_0/in1      LogicCell40_SEQ_MODE_0000      0              5358    403  RISE       1
reg_in_RNO_0_0_LC_3_4_0/ltout    LogicCell40_SEQ_MODE_0000    558              5916    403  FALL       1
I__60/I                          CascadeMux                     0              5916    403  FALL       1
I__60/O                          CascadeMux                     0              5916    403  FALL       1
reg_in_RNO_0_LC_3_4_1/in2        LogicCell40_SEQ_MODE_0000      0              5916    403  FALL       1
reg_in_RNO_0_LC_3_4_1/lcout      LogicCell40_SEQ_MODE_0000    558              6474    403  RISE       1
I__56/I                          Odrv4                          0              6474    403  RISE       1
I__56/O                          Odrv4                        517              6991    403  RISE       1
I__57/I                          Span4Mux_s3_v                  0              6991    403  RISE       1
I__57/O                          Span4Mux_s3_v                465              7456    403  RISE       1
I__58/I                          LocalMux                       0              7456    403  RISE       1
I__58/O                          LocalMux                     486              7942    403  RISE       1
I__59/I                          CEMux                          0              7942    403  RISE       1
I__59/O                          CEMux                        889              8831    403  RISE       1
reg_in_0_LC_3_3_6/ce             LogicCell40_SEQ_MODE_1000      0              8831    403  RISE       1

Capture Clock Path
pin name                                              model name                 delay  cumulative delay  edge  Fanout
----------------------------------------------------  -------------------------  -----  ----------------  ----  ------
spi_clk                                               spi_core                       0                 0  RISE       1
spi_clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
spi_clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
spi_clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
spi_clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 2502              3012  RISE       1
I__135/I                                              gio2CtrlBuf                    0              3012  RISE       1
I__135/O                                              gio2CtrlBuf                    0              3012  RISE       1
I__136/I                                              GlobalMux                      0              3012  RISE       1
I__136/O                                              GlobalMux                    227              3239  RISE       1
I__144/I                                              ClkMux                         0              3239  RISE       1
I__144/O                                              ClkMux                       455              3694  RISE       1
reg_in_0_LC_3_3_6/clk                                 LogicCell40_SEQ_MODE_1000      0              3694  RISE       1



++++ Path 4 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : stevec_in_e_3_LC_4_5_2/lcout
Path End         : spi_to_fpga_reg_2_LC_3_7_7/ce
Capture Clock    : spi_to_fpga_reg_2_LC_3_7_7/clk
Setup Constraint : 5540p
Path slack       : 485p

Capture Clock Arrival Time (spi_core|spi_clk:R#2)   5540
+ Capture Clock Source Latency                         0
+ Capture Clock Path Delay                          3694
- Setup Time                                           0
-------------------------------------------------   ---- 
End-of-path required time (ps)                      9234

Launch Clock Arrival Time (spi_core|spi_clk:R#1)      0
+ Launch Clock Source Latency                         0
+ Launch Clock Path Delay                          3694
+ Clock To Q                                        796
+ Data Path Delay                                  4259
------------------------------------------------   ---- 
End-of-path arrival time (ps)                      8749
 
Launch Clock Path
pin name                                              model name                 delay  cumulative delay  edge  Fanout
----------------------------------------------------  -------------------------  -----  ----------------  ----  ------
spi_clk                                               spi_core                       0                 0  RISE       1
spi_clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
spi_clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
spi_clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
spi_clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 2502              3012  RISE       1
I__135/I                                              gio2CtrlBuf                    0              3012  RISE       1
I__135/O                                              gio2CtrlBuf                    0              3012  RISE       1
I__136/I                                              GlobalMux                      0              3012  RISE       1
I__136/O                                              GlobalMux                    227              3239  RISE       1
I__141/I                                              ClkMux                         0              3239  RISE       1
I__141/O                                              ClkMux                       455              3694  RISE       1
stevec_in_e_3_LC_4_5_2/clk                            LogicCell40_SEQ_MODE_1000      0              3694  RISE       1

Data path
pin name                                  model name                 delay  cumulative delay  slack  edge  Fanout
----------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
stevec_in_e_3_LC_4_5_2/lcout              LogicCell40_SEQ_MODE_1000    796              4490    -73  RISE       9
I__257/I                                  LocalMux                       0              4490    485  RISE       1
I__257/O                                  LocalMux                     486              4976    485  RISE       1
I__265/I                                  InMux                          0              4976    485  RISE       1
I__265/O                                  InMux                        382              5358    485  RISE       1
stevec_in_fast_RNI6DGV_1_LC_3_6_4/in0     LogicCell40_SEQ_MODE_0000      0              5358    485  RISE       1
stevec_in_fast_RNI6DGV_1_LC_3_6_4/ltout   LogicCell40_SEQ_MODE_0000    569              5927    485  FALL       1
I__77/I                                   CascadeMux                     0              5927    485  FALL       1
I__77/O                                   CascadeMux                     0              5927    485  FALL       1
stevec_in_fast_RNIR6H01_0_LC_3_6_5/in2    LogicCell40_SEQ_MODE_0000      0              5927    485  FALL       1
stevec_in_fast_RNIR6H01_0_LC_3_6_5/lcout  LogicCell40_SEQ_MODE_0000    558              6485    485  RISE       9
I__185/I                                  Odrv4                          0              6485    485  RISE       1
I__185/O                                  Odrv4                        517              7002    485  RISE       1
I__187/I                                  Span4Mux_s2_v                  0              7002    485  RISE       1
I__187/O                                  Span4Mux_s2_v                372              7374    485  RISE       1
I__189/I                                  LocalMux                       0              7374    485  RISE       1
I__189/O                                  LocalMux                     486              7860    485  RISE       1
I__192/I                                  CEMux                          0              7860    485  RISE       1
I__192/O                                  CEMux                        889              8749    485  RISE       1
spi_to_fpga_reg_2_LC_3_7_7/ce             LogicCell40_SEQ_MODE_1000      0              8749    485  RISE       1

Capture Clock Path
pin name                                              model name                 delay  cumulative delay  edge  Fanout
----------------------------------------------------  -------------------------  -----  ----------------  ----  ------
spi_clk                                               spi_core                       0                 0  RISE       1
spi_clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
spi_clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
spi_clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
spi_clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 2502              3012  RISE       1
I__135/I                                              gio2CtrlBuf                    0              3012  RISE       1
I__135/O                                              gio2CtrlBuf                    0              3012  RISE       1
I__136/I                                              GlobalMux                      0              3012  RISE       1
I__136/O                                              GlobalMux                    227              3239  RISE       1
I__145/I                                              ClkMux                         0              3239  RISE       1
I__145/O                                              ClkMux                       455              3694  RISE       1
spi_to_fpga_reg_2_LC_3_7_7/clk                        LogicCell40_SEQ_MODE_1000      0              3694  RISE       1



++++ Path 5 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : stevec_in_e_3_LC_4_5_2/lcout
Path End         : spi_to_fpga_reg_0_LC_3_7_6/ce
Capture Clock    : spi_to_fpga_reg_0_LC_3_7_6/clk
Setup Constraint : 5540p
Path slack       : 485p

Capture Clock Arrival Time (spi_core|spi_clk:R#2)   5540
+ Capture Clock Source Latency                         0
+ Capture Clock Path Delay                          3694
- Setup Time                                           0
-------------------------------------------------   ---- 
End-of-path required time (ps)                      9234

Launch Clock Arrival Time (spi_core|spi_clk:R#1)      0
+ Launch Clock Source Latency                         0
+ Launch Clock Path Delay                          3694
+ Clock To Q                                        796
+ Data Path Delay                                  4259
------------------------------------------------   ---- 
End-of-path arrival time (ps)                      8749
 
Launch Clock Path
pin name                                              model name                 delay  cumulative delay  edge  Fanout
----------------------------------------------------  -------------------------  -----  ----------------  ----  ------
spi_clk                                               spi_core                       0                 0  RISE       1
spi_clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
spi_clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
spi_clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
spi_clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 2502              3012  RISE       1
I__135/I                                              gio2CtrlBuf                    0              3012  RISE       1
I__135/O                                              gio2CtrlBuf                    0              3012  RISE       1
I__136/I                                              GlobalMux                      0              3012  RISE       1
I__136/O                                              GlobalMux                    227              3239  RISE       1
I__141/I                                              ClkMux                         0              3239  RISE       1
I__141/O                                              ClkMux                       455              3694  RISE       1
stevec_in_e_3_LC_4_5_2/clk                            LogicCell40_SEQ_MODE_1000      0              3694  RISE       1

Data path
pin name                                  model name                 delay  cumulative delay  slack  edge  Fanout
----------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
stevec_in_e_3_LC_4_5_2/lcout              LogicCell40_SEQ_MODE_1000    796              4490    -73  RISE       9
I__257/I                                  LocalMux                       0              4490    485  RISE       1
I__257/O                                  LocalMux                     486              4976    485  RISE       1
I__265/I                                  InMux                          0              4976    485  RISE       1
I__265/O                                  InMux                        382              5358    485  RISE       1
stevec_in_fast_RNI6DGV_1_LC_3_6_4/in0     LogicCell40_SEQ_MODE_0000      0              5358    485  RISE       1
stevec_in_fast_RNI6DGV_1_LC_3_6_4/ltout   LogicCell40_SEQ_MODE_0000    569              5927    485  FALL       1
I__77/I                                   CascadeMux                     0              5927    485  FALL       1
I__77/O                                   CascadeMux                     0              5927    485  FALL       1
stevec_in_fast_RNIR6H01_0_LC_3_6_5/in2    LogicCell40_SEQ_MODE_0000      0              5927    485  FALL       1
stevec_in_fast_RNIR6H01_0_LC_3_6_5/lcout  LogicCell40_SEQ_MODE_0000    558              6485    485  RISE       9
I__185/I                                  Odrv4                          0              6485    485  RISE       1
I__185/O                                  Odrv4                        517              7002    485  RISE       1
I__187/I                                  Span4Mux_s2_v                  0              7002    485  RISE       1
I__187/O                                  Span4Mux_s2_v                372              7374    485  RISE       1
I__189/I                                  LocalMux                       0              7374    485  RISE       1
I__189/O                                  LocalMux                     486              7860    485  RISE       1
I__192/I                                  CEMux                          0              7860    485  RISE       1
I__192/O                                  CEMux                        889              8749    485  RISE       1
spi_to_fpga_reg_0_LC_3_7_6/ce             LogicCell40_SEQ_MODE_1000      0              8749    485  RISE       1

Capture Clock Path
pin name                                              model name                 delay  cumulative delay  edge  Fanout
----------------------------------------------------  -------------------------  -----  ----------------  ----  ------
spi_clk                                               spi_core                       0                 0  RISE       1
spi_clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
spi_clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
spi_clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
spi_clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 2502              3012  RISE       1
I__135/I                                              gio2CtrlBuf                    0              3012  RISE       1
I__135/O                                              gio2CtrlBuf                    0              3012  RISE       1
I__136/I                                              GlobalMux                      0              3012  RISE       1
I__136/O                                              GlobalMux                    227              3239  RISE       1
I__145/I                                              ClkMux                         0              3239  RISE       1
I__145/O                                              ClkMux                       455              3694  RISE       1
spi_to_fpga_reg_0_LC_3_7_6/clk                        LogicCell40_SEQ_MODE_1000      0              3694  RISE       1



++++ Path 6 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : stevec_in_e_3_LC_4_5_2/lcout
Path End         : reg_in_7_LC_2_7_7/ce
Capture Clock    : reg_in_7_LC_2_7_7/clk
Setup Constraint : 5540p
Path slack       : 485p

Capture Clock Arrival Time (spi_core|spi_clk:R#2)   5540
+ Capture Clock Source Latency                         0
+ Capture Clock Path Delay                          3694
- Setup Time                                           0
-------------------------------------------------   ---- 
End-of-path required time (ps)                      9234

Launch Clock Arrival Time (spi_core|spi_clk:R#1)      0
+ Launch Clock Source Latency                         0
+ Launch Clock Path Delay                          3694
+ Clock To Q                                        796
+ Data Path Delay                                  4259
------------------------------------------------   ---- 
End-of-path arrival time (ps)                      8749
 
Launch Clock Path
pin name                                              model name                 delay  cumulative delay  edge  Fanout
----------------------------------------------------  -------------------------  -----  ----------------  ----  ------
spi_clk                                               spi_core                       0                 0  RISE       1
spi_clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
spi_clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
spi_clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
spi_clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 2502              3012  RISE       1
I__135/I                                              gio2CtrlBuf                    0              3012  RISE       1
I__135/O                                              gio2CtrlBuf                    0              3012  RISE       1
I__136/I                                              GlobalMux                      0              3012  RISE       1
I__136/O                                              GlobalMux                    227              3239  RISE       1
I__141/I                                              ClkMux                         0              3239  RISE       1
I__141/O                                              ClkMux                       455              3694  RISE       1
stevec_in_e_3_LC_4_5_2/clk                            LogicCell40_SEQ_MODE_1000      0              3694  RISE       1

Data path
pin name                                  model name                 delay  cumulative delay  slack  edge  Fanout
----------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
stevec_in_e_3_LC_4_5_2/lcout              LogicCell40_SEQ_MODE_1000    796              4490    -73  RISE       9
I__257/I                                  LocalMux                       0              4490    485  RISE       1
I__257/O                                  LocalMux                     486              4976    485  RISE       1
I__265/I                                  InMux                          0              4976    485  RISE       1
I__265/O                                  InMux                        382              5358    485  RISE       1
stevec_in_fast_RNI6DGV_1_LC_3_6_4/in0     LogicCell40_SEQ_MODE_0000      0              5358    485  RISE       1
stevec_in_fast_RNI6DGV_1_LC_3_6_4/ltout   LogicCell40_SEQ_MODE_0000    569              5927    485  FALL       1
I__77/I                                   CascadeMux                     0              5927    485  FALL       1
I__77/O                                   CascadeMux                     0              5927    485  FALL       1
stevec_in_fast_RNIR6H01_0_LC_3_6_5/in2    LogicCell40_SEQ_MODE_0000      0              5927    485  FALL       1
stevec_in_fast_RNIR6H01_0_LC_3_6_5/lcout  LogicCell40_SEQ_MODE_0000    558              6485    485  RISE       9
I__185/I                                  Odrv4                          0              6485    485  RISE       1
I__185/O                                  Odrv4                        517              7002    485  RISE       1
I__187/I                                  Span4Mux_s2_v                  0              7002    485  RISE       1
I__187/O                                  Span4Mux_s2_v                372              7374    485  RISE       1
I__190/I                                  LocalMux                       0              7374    485  RISE       1
I__190/O                                  LocalMux                     486              7860    485  RISE       1
I__193/I                                  CEMux                          0              7860    485  RISE       1
I__193/O                                  CEMux                        889              8749    485  RISE       1
reg_in_7_LC_2_7_7/ce                      LogicCell40_SEQ_MODE_1000      0              8749    485  RISE       1

Capture Clock Path
pin name                                              model name                 delay  cumulative delay  edge  Fanout
----------------------------------------------------  -------------------------  -----  ----------------  ----  ------
spi_clk                                               spi_core                       0                 0  RISE       1
spi_clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
spi_clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
spi_clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
spi_clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 2502              3012  RISE       1
I__135/I                                              gio2CtrlBuf                    0              3012  RISE       1
I__135/O                                              gio2CtrlBuf                    0              3012  RISE       1
I__136/I                                              GlobalMux                      0              3012  RISE       1
I__136/O                                              GlobalMux                    227              3239  RISE       1
I__142/I                                              ClkMux                         0              3239  RISE       1
I__142/O                                              ClkMux                       455              3694  RISE       1
reg_in_7_LC_2_7_7/clk                                 LogicCell40_SEQ_MODE_1000      0              3694  RISE       1



++++ Path 7 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : stevec_in_e_3_LC_4_5_2/lcout
Path End         : spi_to_fpga_reg_7_LC_2_7_5/ce
Capture Clock    : spi_to_fpga_reg_7_LC_2_7_5/clk
Setup Constraint : 5540p
Path slack       : 485p

Capture Clock Arrival Time (spi_core|spi_clk:R#2)   5540
+ Capture Clock Source Latency                         0
+ Capture Clock Path Delay                          3694
- Setup Time                                           0
-------------------------------------------------   ---- 
End-of-path required time (ps)                      9234

Launch Clock Arrival Time (spi_core|spi_clk:R#1)      0
+ Launch Clock Source Latency                         0
+ Launch Clock Path Delay                          3694
+ Clock To Q                                        796
+ Data Path Delay                                  4259
------------------------------------------------   ---- 
End-of-path arrival time (ps)                      8749
 
Launch Clock Path
pin name                                              model name                 delay  cumulative delay  edge  Fanout
----------------------------------------------------  -------------------------  -----  ----------------  ----  ------
spi_clk                                               spi_core                       0                 0  RISE       1
spi_clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
spi_clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
spi_clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
spi_clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 2502              3012  RISE       1
I__135/I                                              gio2CtrlBuf                    0              3012  RISE       1
I__135/O                                              gio2CtrlBuf                    0              3012  RISE       1
I__136/I                                              GlobalMux                      0              3012  RISE       1
I__136/O                                              GlobalMux                    227              3239  RISE       1
I__141/I                                              ClkMux                         0              3239  RISE       1
I__141/O                                              ClkMux                       455              3694  RISE       1
stevec_in_e_3_LC_4_5_2/clk                            LogicCell40_SEQ_MODE_1000      0              3694  RISE       1

Data path
pin name                                  model name                 delay  cumulative delay  slack  edge  Fanout
----------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
stevec_in_e_3_LC_4_5_2/lcout              LogicCell40_SEQ_MODE_1000    796              4490    -73  RISE       9
I__257/I                                  LocalMux                       0              4490    485  RISE       1
I__257/O                                  LocalMux                     486              4976    485  RISE       1
I__265/I                                  InMux                          0              4976    485  RISE       1
I__265/O                                  InMux                        382              5358    485  RISE       1
stevec_in_fast_RNI6DGV_1_LC_3_6_4/in0     LogicCell40_SEQ_MODE_0000      0              5358    485  RISE       1
stevec_in_fast_RNI6DGV_1_LC_3_6_4/ltout   LogicCell40_SEQ_MODE_0000    569              5927    485  FALL       1
I__77/I                                   CascadeMux                     0              5927    485  FALL       1
I__77/O                                   CascadeMux                     0              5927    485  FALL       1
stevec_in_fast_RNIR6H01_0_LC_3_6_5/in2    LogicCell40_SEQ_MODE_0000      0              5927    485  FALL       1
stevec_in_fast_RNIR6H01_0_LC_3_6_5/lcout  LogicCell40_SEQ_MODE_0000    558              6485    485  RISE       9
I__185/I                                  Odrv4                          0              6485    485  RISE       1
I__185/O                                  Odrv4                        517              7002    485  RISE       1
I__187/I                                  Span4Mux_s2_v                  0              7002    485  RISE       1
I__187/O                                  Span4Mux_s2_v                372              7374    485  RISE       1
I__190/I                                  LocalMux                       0              7374    485  RISE       1
I__190/O                                  LocalMux                     486              7860    485  RISE       1
I__193/I                                  CEMux                          0              7860    485  RISE       1
I__193/O                                  CEMux                        889              8749    485  RISE       1
spi_to_fpga_reg_7_LC_2_7_5/ce             LogicCell40_SEQ_MODE_1000      0              8749    485  RISE       1

Capture Clock Path
pin name                                              model name                 delay  cumulative delay  edge  Fanout
----------------------------------------------------  -------------------------  -----  ----------------  ----  ------
spi_clk                                               spi_core                       0                 0  RISE       1
spi_clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
spi_clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
spi_clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
spi_clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 2502              3012  RISE       1
I__135/I                                              gio2CtrlBuf                    0              3012  RISE       1
I__135/O                                              gio2CtrlBuf                    0              3012  RISE       1
I__136/I                                              GlobalMux                      0              3012  RISE       1
I__136/O                                              GlobalMux                    227              3239  RISE       1
I__142/I                                              ClkMux                         0              3239  RISE       1
I__142/O                                              ClkMux                       455              3694  RISE       1
spi_to_fpga_reg_7_LC_2_7_5/clk                        LogicCell40_SEQ_MODE_1000      0              3694  RISE       1



++++ Path 8 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : stevec_in_e_3_LC_4_5_2/lcout
Path End         : spi_to_fpga_reg_5_LC_2_7_3/ce
Capture Clock    : spi_to_fpga_reg_5_LC_2_7_3/clk
Setup Constraint : 5540p
Path slack       : 485p

Capture Clock Arrival Time (spi_core|spi_clk:R#2)   5540
+ Capture Clock Source Latency                         0
+ Capture Clock Path Delay                          3694
- Setup Time                                           0
-------------------------------------------------   ---- 
End-of-path required time (ps)                      9234

Launch Clock Arrival Time (spi_core|spi_clk:R#1)      0
+ Launch Clock Source Latency                         0
+ Launch Clock Path Delay                          3694
+ Clock To Q                                        796
+ Data Path Delay                                  4259
------------------------------------------------   ---- 
End-of-path arrival time (ps)                      8749
 
Launch Clock Path
pin name                                              model name                 delay  cumulative delay  edge  Fanout
----------------------------------------------------  -------------------------  -----  ----------------  ----  ------
spi_clk                                               spi_core                       0                 0  RISE       1
spi_clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
spi_clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
spi_clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
spi_clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 2502              3012  RISE       1
I__135/I                                              gio2CtrlBuf                    0              3012  RISE       1
I__135/O                                              gio2CtrlBuf                    0              3012  RISE       1
I__136/I                                              GlobalMux                      0              3012  RISE       1
I__136/O                                              GlobalMux                    227              3239  RISE       1
I__141/I                                              ClkMux                         0              3239  RISE       1
I__141/O                                              ClkMux                       455              3694  RISE       1
stevec_in_e_3_LC_4_5_2/clk                            LogicCell40_SEQ_MODE_1000      0              3694  RISE       1

Data path
pin name                                  model name                 delay  cumulative delay  slack  edge  Fanout
----------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
stevec_in_e_3_LC_4_5_2/lcout              LogicCell40_SEQ_MODE_1000    796              4490    -73  RISE       9
I__257/I                                  LocalMux                       0              4490    485  RISE       1
I__257/O                                  LocalMux                     486              4976    485  RISE       1
I__265/I                                  InMux                          0              4976    485  RISE       1
I__265/O                                  InMux                        382              5358    485  RISE       1
stevec_in_fast_RNI6DGV_1_LC_3_6_4/in0     LogicCell40_SEQ_MODE_0000      0              5358    485  RISE       1
stevec_in_fast_RNI6DGV_1_LC_3_6_4/ltout   LogicCell40_SEQ_MODE_0000    569              5927    485  FALL       1
I__77/I                                   CascadeMux                     0              5927    485  FALL       1
I__77/O                                   CascadeMux                     0              5927    485  FALL       1
stevec_in_fast_RNIR6H01_0_LC_3_6_5/in2    LogicCell40_SEQ_MODE_0000      0              5927    485  FALL       1
stevec_in_fast_RNIR6H01_0_LC_3_6_5/lcout  LogicCell40_SEQ_MODE_0000    558              6485    485  RISE       9
I__185/I                                  Odrv4                          0              6485    485  RISE       1
I__185/O                                  Odrv4                        517              7002    485  RISE       1
I__187/I                                  Span4Mux_s2_v                  0              7002    485  RISE       1
I__187/O                                  Span4Mux_s2_v                372              7374    485  RISE       1
I__190/I                                  LocalMux                       0              7374    485  RISE       1
I__190/O                                  LocalMux                     486              7860    485  RISE       1
I__193/I                                  CEMux                          0              7860    485  RISE       1
I__193/O                                  CEMux                        889              8749    485  RISE       1
spi_to_fpga_reg_5_LC_2_7_3/ce             LogicCell40_SEQ_MODE_1000      0              8749    485  RISE       1

Capture Clock Path
pin name                                              model name                 delay  cumulative delay  edge  Fanout
----------------------------------------------------  -------------------------  -----  ----------------  ----  ------
spi_clk                                               spi_core                       0                 0  RISE       1
spi_clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
spi_clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
spi_clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
spi_clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 2502              3012  RISE       1
I__135/I                                              gio2CtrlBuf                    0              3012  RISE       1
I__135/O                                              gio2CtrlBuf                    0              3012  RISE       1
I__136/I                                              GlobalMux                      0              3012  RISE       1
I__136/O                                              GlobalMux                    227              3239  RISE       1
I__142/I                                              ClkMux                         0              3239  RISE       1
I__142/O                                              ClkMux                       455              3694  RISE       1
spi_to_fpga_reg_5_LC_2_7_3/clk                        LogicCell40_SEQ_MODE_1000      0              3694  RISE       1



++++ Path 9 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : stevec_in_e_3_LC_4_5_2/lcout
Path End         : spi_to_fpga_reg_4_LC_2_7_1/ce
Capture Clock    : spi_to_fpga_reg_4_LC_2_7_1/clk
Setup Constraint : 5540p
Path slack       : 485p

Capture Clock Arrival Time (spi_core|spi_clk:R#2)   5540
+ Capture Clock Source Latency                         0
+ Capture Clock Path Delay                          3694
- Setup Time                                           0
-------------------------------------------------   ---- 
End-of-path required time (ps)                      9234

Launch Clock Arrival Time (spi_core|spi_clk:R#1)      0
+ Launch Clock Source Latency                         0
+ Launch Clock Path Delay                          3694
+ Clock To Q                                        796
+ Data Path Delay                                  4259
------------------------------------------------   ---- 
End-of-path arrival time (ps)                      8749
 
Launch Clock Path
pin name                                              model name                 delay  cumulative delay  edge  Fanout
----------------------------------------------------  -------------------------  -----  ----------------  ----  ------
spi_clk                                               spi_core                       0                 0  RISE       1
spi_clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
spi_clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
spi_clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
spi_clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 2502              3012  RISE       1
I__135/I                                              gio2CtrlBuf                    0              3012  RISE       1
I__135/O                                              gio2CtrlBuf                    0              3012  RISE       1
I__136/I                                              GlobalMux                      0              3012  RISE       1
I__136/O                                              GlobalMux                    227              3239  RISE       1
I__141/I                                              ClkMux                         0              3239  RISE       1
I__141/O                                              ClkMux                       455              3694  RISE       1
stevec_in_e_3_LC_4_5_2/clk                            LogicCell40_SEQ_MODE_1000      0              3694  RISE       1

Data path
pin name                                  model name                 delay  cumulative delay  slack  edge  Fanout
----------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
stevec_in_e_3_LC_4_5_2/lcout              LogicCell40_SEQ_MODE_1000    796              4490    -73  RISE       9
I__257/I                                  LocalMux                       0              4490    485  RISE       1
I__257/O                                  LocalMux                     486              4976    485  RISE       1
I__265/I                                  InMux                          0              4976    485  RISE       1
I__265/O                                  InMux                        382              5358    485  RISE       1
stevec_in_fast_RNI6DGV_1_LC_3_6_4/in0     LogicCell40_SEQ_MODE_0000      0              5358    485  RISE       1
stevec_in_fast_RNI6DGV_1_LC_3_6_4/ltout   LogicCell40_SEQ_MODE_0000    569              5927    485  FALL       1
I__77/I                                   CascadeMux                     0              5927    485  FALL       1
I__77/O                                   CascadeMux                     0              5927    485  FALL       1
stevec_in_fast_RNIR6H01_0_LC_3_6_5/in2    LogicCell40_SEQ_MODE_0000      0              5927    485  FALL       1
stevec_in_fast_RNIR6H01_0_LC_3_6_5/lcout  LogicCell40_SEQ_MODE_0000    558              6485    485  RISE       9
I__185/I                                  Odrv4                          0              6485    485  RISE       1
I__185/O                                  Odrv4                        517              7002    485  RISE       1
I__187/I                                  Span4Mux_s2_v                  0              7002    485  RISE       1
I__187/O                                  Span4Mux_s2_v                372              7374    485  RISE       1
I__190/I                                  LocalMux                       0              7374    485  RISE       1
I__190/O                                  LocalMux                     486              7860    485  RISE       1
I__193/I                                  CEMux                          0              7860    485  RISE       1
I__193/O                                  CEMux                        889              8749    485  RISE       1
spi_to_fpga_reg_4_LC_2_7_1/ce             LogicCell40_SEQ_MODE_1000      0              8749    485  RISE       1

Capture Clock Path
pin name                                              model name                 delay  cumulative delay  edge  Fanout
----------------------------------------------------  -------------------------  -----  ----------------  ----  ------
spi_clk                                               spi_core                       0                 0  RISE       1
spi_clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
spi_clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
spi_clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
spi_clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 2502              3012  RISE       1
I__135/I                                              gio2CtrlBuf                    0              3012  RISE       1
I__135/O                                              gio2CtrlBuf                    0              3012  RISE       1
I__136/I                                              GlobalMux                      0              3012  RISE       1
I__136/O                                              GlobalMux                    227              3239  RISE       1
I__142/I                                              ClkMux                         0              3239  RISE       1
I__142/O                                              ClkMux                       455              3694  RISE       1
spi_to_fpga_reg_4_LC_2_7_1/clk                        LogicCell40_SEQ_MODE_1000      0              3694  RISE       1



++++ Path 10 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : stevec_in_e_3_LC_4_5_2/lcout
Path End         : spi_to_fpga_reg_3_LC_2_7_0/ce
Capture Clock    : spi_to_fpga_reg_3_LC_2_7_0/clk
Setup Constraint : 5540p
Path slack       : 485p

Capture Clock Arrival Time (spi_core|spi_clk:R#2)   5540
+ Capture Clock Source Latency                         0
+ Capture Clock Path Delay                          3694
- Setup Time                                           0
-------------------------------------------------   ---- 
End-of-path required time (ps)                      9234

Launch Clock Arrival Time (spi_core|spi_clk:R#1)      0
+ Launch Clock Source Latency                         0
+ Launch Clock Path Delay                          3694
+ Clock To Q                                        796
+ Data Path Delay                                  4259
------------------------------------------------   ---- 
End-of-path arrival time (ps)                      8749
 
Launch Clock Path
pin name                                              model name                 delay  cumulative delay  edge  Fanout
----------------------------------------------------  -------------------------  -----  ----------------  ----  ------
spi_clk                                               spi_core                       0                 0  RISE       1
spi_clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
spi_clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
spi_clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
spi_clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 2502              3012  RISE       1
I__135/I                                              gio2CtrlBuf                    0              3012  RISE       1
I__135/O                                              gio2CtrlBuf                    0              3012  RISE       1
I__136/I                                              GlobalMux                      0              3012  RISE       1
I__136/O                                              GlobalMux                    227              3239  RISE       1
I__141/I                                              ClkMux                         0              3239  RISE       1
I__141/O                                              ClkMux                       455              3694  RISE       1
stevec_in_e_3_LC_4_5_2/clk                            LogicCell40_SEQ_MODE_1000      0              3694  RISE       1

Data path
pin name                                  model name                 delay  cumulative delay  slack  edge  Fanout
----------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
stevec_in_e_3_LC_4_5_2/lcout              LogicCell40_SEQ_MODE_1000    796              4490    -73  RISE       9
I__257/I                                  LocalMux                       0              4490    485  RISE       1
I__257/O                                  LocalMux                     486              4976    485  RISE       1
I__265/I                                  InMux                          0              4976    485  RISE       1
I__265/O                                  InMux                        382              5358    485  RISE       1
stevec_in_fast_RNI6DGV_1_LC_3_6_4/in0     LogicCell40_SEQ_MODE_0000      0              5358    485  RISE       1
stevec_in_fast_RNI6DGV_1_LC_3_6_4/ltout   LogicCell40_SEQ_MODE_0000    569              5927    485  FALL       1
I__77/I                                   CascadeMux                     0              5927    485  FALL       1
I__77/O                                   CascadeMux                     0              5927    485  FALL       1
stevec_in_fast_RNIR6H01_0_LC_3_6_5/in2    LogicCell40_SEQ_MODE_0000      0              5927    485  FALL       1
stevec_in_fast_RNIR6H01_0_LC_3_6_5/lcout  LogicCell40_SEQ_MODE_0000    558              6485    485  RISE       9
I__185/I                                  Odrv4                          0              6485    485  RISE       1
I__185/O                                  Odrv4                        517              7002    485  RISE       1
I__187/I                                  Span4Mux_s2_v                  0              7002    485  RISE       1
I__187/O                                  Span4Mux_s2_v                372              7374    485  RISE       1
I__190/I                                  LocalMux                       0              7374    485  RISE       1
I__190/O                                  LocalMux                     486              7860    485  RISE       1
I__193/I                                  CEMux                          0              7860    485  RISE       1
I__193/O                                  CEMux                        889              8749    485  RISE       1
spi_to_fpga_reg_3_LC_2_7_0/ce             LogicCell40_SEQ_MODE_1000      0              8749    485  RISE       1

Capture Clock Path
pin name                                              model name                 delay  cumulative delay  edge  Fanout
----------------------------------------------------  -------------------------  -----  ----------------  ----  ------
spi_clk                                               spi_core                       0                 0  RISE       1
spi_clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
spi_clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
spi_clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
spi_clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 2502              3012  RISE       1
I__135/I                                              gio2CtrlBuf                    0              3012  RISE       1
I__135/O                                              gio2CtrlBuf                    0              3012  RISE       1
I__136/I                                              GlobalMux                      0              3012  RISE       1
I__136/O                                              GlobalMux                    227              3239  RISE       1
I__142/I                                              ClkMux                         0              3239  RISE       1
I__142/O                                              ClkMux                       455              3694  RISE       1
spi_to_fpga_reg_3_LC_2_7_0/clk                        LogicCell40_SEQ_MODE_1000      0              3694  RISE       1



++++ Path 11 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : stevec_in_e_3_LC_4_5_2/lcout
Path End         : spi_to_fpga_reg_1_LC_4_7_7/ce
Capture Clock    : spi_to_fpga_reg_1_LC_4_7_7/clk
Setup Constraint : 5540p
Path slack       : 485p

Capture Clock Arrival Time (spi_core|spi_clk:R#2)   5540
+ Capture Clock Source Latency                         0
+ Capture Clock Path Delay                          3694
- Setup Time                                           0
-------------------------------------------------   ---- 
End-of-path required time (ps)                      9234

Launch Clock Arrival Time (spi_core|spi_clk:R#1)      0
+ Launch Clock Source Latency                         0
+ Launch Clock Path Delay                          3694
+ Clock To Q                                        796
+ Data Path Delay                                  4259
------------------------------------------------   ---- 
End-of-path arrival time (ps)                      8749
 
Launch Clock Path
pin name                                              model name                 delay  cumulative delay  edge  Fanout
----------------------------------------------------  -------------------------  -----  ----------------  ----  ------
spi_clk                                               spi_core                       0                 0  RISE       1
spi_clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
spi_clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
spi_clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
spi_clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 2502              3012  RISE       1
I__135/I                                              gio2CtrlBuf                    0              3012  RISE       1
I__135/O                                              gio2CtrlBuf                    0              3012  RISE       1
I__136/I                                              GlobalMux                      0              3012  RISE       1
I__136/O                                              GlobalMux                    227              3239  RISE       1
I__141/I                                              ClkMux                         0              3239  RISE       1
I__141/O                                              ClkMux                       455              3694  RISE       1
stevec_in_e_3_LC_4_5_2/clk                            LogicCell40_SEQ_MODE_1000      0              3694  RISE       1

Data path
pin name                                  model name                 delay  cumulative delay  slack  edge  Fanout
----------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
stevec_in_e_3_LC_4_5_2/lcout              LogicCell40_SEQ_MODE_1000    796              4490    -73  RISE       9
I__257/I                                  LocalMux                       0              4490    485  RISE       1
I__257/O                                  LocalMux                     486              4976    485  RISE       1
I__265/I                                  InMux                          0              4976    485  RISE       1
I__265/O                                  InMux                        382              5358    485  RISE       1
stevec_in_fast_RNI6DGV_1_LC_3_6_4/in0     LogicCell40_SEQ_MODE_0000      0              5358    485  RISE       1
stevec_in_fast_RNI6DGV_1_LC_3_6_4/ltout   LogicCell40_SEQ_MODE_0000    569              5927    485  FALL       1
I__77/I                                   CascadeMux                     0              5927    485  FALL       1
I__77/O                                   CascadeMux                     0              5927    485  FALL       1
stevec_in_fast_RNIR6H01_0_LC_3_6_5/in2    LogicCell40_SEQ_MODE_0000      0              5927    485  FALL       1
stevec_in_fast_RNIR6H01_0_LC_3_6_5/lcout  LogicCell40_SEQ_MODE_0000    558              6485    485  RISE       9
I__186/I                                  Odrv4                          0              6485    485  RISE       1
I__186/O                                  Odrv4                        517              7002    485  RISE       1
I__188/I                                  Span4Mux_s2_v                  0              7002    485  RISE       1
I__188/O                                  Span4Mux_s2_v                372              7374    485  RISE       1
I__191/I                                  LocalMux                       0              7374    485  RISE       1
I__191/O                                  LocalMux                     486              7860    485  RISE       1
I__194/I                                  CEMux                          0              7860    485  RISE       1
I__194/O                                  CEMux                        889              8749    485  RISE       1
spi_to_fpga_reg_1_LC_4_7_7/ce             LogicCell40_SEQ_MODE_1000      0              8749    485  RISE       1

Capture Clock Path
pin name                                              model name                 delay  cumulative delay  edge  Fanout
----------------------------------------------------  -------------------------  -----  ----------------  ----  ------
spi_clk                                               spi_core                       0                 0  RISE       1
spi_clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
spi_clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
spi_clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
spi_clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 2502              3012  RISE       1
I__135/I                                              gio2CtrlBuf                    0              3012  RISE       1
I__135/O                                              gio2CtrlBuf                    0              3012  RISE       1
I__136/I                                              GlobalMux                      0              3012  RISE       1
I__136/O                                              GlobalMux                    227              3239  RISE       1
I__149/I                                              ClkMux                         0              3239  RISE       1
I__149/O                                              ClkMux                       455              3694  RISE       1
spi_to_fpga_reg_1_LC_4_7_7/clk                        LogicCell40_SEQ_MODE_1000      0              3694  RISE       1



++++ Path 12 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : stevec_in_e_3_LC_4_5_2/lcout
Path End         : spi_to_fpga_reg_6_LC_4_7_3/ce
Capture Clock    : spi_to_fpga_reg_6_LC_4_7_3/clk
Setup Constraint : 5540p
Path slack       : 485p

Capture Clock Arrival Time (spi_core|spi_clk:R#2)   5540
+ Capture Clock Source Latency                         0
+ Capture Clock Path Delay                          3694
- Setup Time                                           0
-------------------------------------------------   ---- 
End-of-path required time (ps)                      9234

Launch Clock Arrival Time (spi_core|spi_clk:R#1)      0
+ Launch Clock Source Latency                         0
+ Launch Clock Path Delay                          3694
+ Clock To Q                                        796
+ Data Path Delay                                  4259
------------------------------------------------   ---- 
End-of-path arrival time (ps)                      8749
 
Launch Clock Path
pin name                                              model name                 delay  cumulative delay  edge  Fanout
----------------------------------------------------  -------------------------  -----  ----------------  ----  ------
spi_clk                                               spi_core                       0                 0  RISE       1
spi_clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
spi_clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
spi_clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
spi_clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 2502              3012  RISE       1
I__135/I                                              gio2CtrlBuf                    0              3012  RISE       1
I__135/O                                              gio2CtrlBuf                    0              3012  RISE       1
I__136/I                                              GlobalMux                      0              3012  RISE       1
I__136/O                                              GlobalMux                    227              3239  RISE       1
I__141/I                                              ClkMux                         0              3239  RISE       1
I__141/O                                              ClkMux                       455              3694  RISE       1
stevec_in_e_3_LC_4_5_2/clk                            LogicCell40_SEQ_MODE_1000      0              3694  RISE       1

Data path
pin name                                  model name                 delay  cumulative delay  slack  edge  Fanout
----------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
stevec_in_e_3_LC_4_5_2/lcout              LogicCell40_SEQ_MODE_1000    796              4490    -73  RISE       9
I__257/I                                  LocalMux                       0              4490    485  RISE       1
I__257/O                                  LocalMux                     486              4976    485  RISE       1
I__265/I                                  InMux                          0              4976    485  RISE       1
I__265/O                                  InMux                        382              5358    485  RISE       1
stevec_in_fast_RNI6DGV_1_LC_3_6_4/in0     LogicCell40_SEQ_MODE_0000      0              5358    485  RISE       1
stevec_in_fast_RNI6DGV_1_LC_3_6_4/ltout   LogicCell40_SEQ_MODE_0000    569              5927    485  FALL       1
I__77/I                                   CascadeMux                     0              5927    485  FALL       1
I__77/O                                   CascadeMux                     0              5927    485  FALL       1
stevec_in_fast_RNIR6H01_0_LC_3_6_5/in2    LogicCell40_SEQ_MODE_0000      0              5927    485  FALL       1
stevec_in_fast_RNIR6H01_0_LC_3_6_5/lcout  LogicCell40_SEQ_MODE_0000    558              6485    485  RISE       9
I__186/I                                  Odrv4                          0              6485    485  RISE       1
I__186/O                                  Odrv4                        517              7002    485  RISE       1
I__188/I                                  Span4Mux_s2_v                  0              7002    485  RISE       1
I__188/O                                  Span4Mux_s2_v                372              7374    485  RISE       1
I__191/I                                  LocalMux                       0              7374    485  RISE       1
I__191/O                                  LocalMux                     486              7860    485  RISE       1
I__194/I                                  CEMux                          0              7860    485  RISE       1
I__194/O                                  CEMux                        889              8749    485  RISE       1
spi_to_fpga_reg_6_LC_4_7_3/ce             LogicCell40_SEQ_MODE_1000      0              8749    485  RISE       1

Capture Clock Path
pin name                                              model name                 delay  cumulative delay  edge  Fanout
----------------------------------------------------  -------------------------  -----  ----------------  ----  ------
spi_clk                                               spi_core                       0                 0  RISE       1
spi_clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
spi_clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
spi_clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
spi_clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 2502              3012  RISE       1
I__135/I                                              gio2CtrlBuf                    0              3012  RISE       1
I__135/O                                              gio2CtrlBuf                    0              3012  RISE       1
I__136/I                                              GlobalMux                      0              3012  RISE       1
I__136/O                                              GlobalMux                    227              3239  RISE       1
I__149/I                                              ClkMux                         0              3239  RISE       1
I__149/O                                              ClkMux                       455              3694  RISE       1
spi_to_fpga_reg_6_LC_4_7_3/clk                        LogicCell40_SEQ_MODE_1000      0              3694  RISE       1



++++ Path 13 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : stevec_in_fast_1_LC_4_6_0/lcout
Path End         : reg_in_5_LC_2_4_6/ce
Capture Clock    : reg_in_5_LC_2_4_6/clk
Setup Constraint : 5540p
Path slack       : 558p

Capture Clock Arrival Time (spi_core|spi_clk:R#2)   5540
+ Capture Clock Source Latency                         0
+ Capture Clock Path Delay                          3694
- Setup Time                                           0
-------------------------------------------------   ---- 
End-of-path required time (ps)                      9234

Launch Clock Arrival Time (spi_core|spi_clk:R#1)      0
+ Launch Clock Source Latency                         0
+ Launch Clock Path Delay                          3694
+ Clock To Q                                        796
+ Data Path Delay                                  4186
------------------------------------------------   ---- 
End-of-path arrival time (ps)                      8676
 
Launch Clock Path
pin name                                              model name                 delay  cumulative delay  edge  Fanout
----------------------------------------------------  -------------------------  -----  ----------------  ----  ------
spi_clk                                               spi_core                       0                 0  RISE       1
spi_clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
spi_clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
spi_clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
spi_clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 2502              3012  RISE       1
I__135/I                                              gio2CtrlBuf                    0              3012  RISE       1
I__135/O                                              gio2CtrlBuf                    0              3012  RISE       1
I__136/I                                              GlobalMux                      0              3012  RISE       1
I__136/O                                              GlobalMux                    227              3239  RISE       1
I__147/I                                              ClkMux                         0              3239  RISE       1
I__147/O                                              ClkMux                       455              3694  RISE       1
stevec_in_fast_1_LC_4_6_0/clk                         LogicCell40_SEQ_MODE_1000      0              3694  RISE       1

Data path
pin name                         model name                 delay  cumulative delay  slack  edge  Fanout
-------------------------------  -------------------------  -----  ----------------  -----  ----  ------
stevec_in_fast_1_LC_4_6_0/lcout  LogicCell40_SEQ_MODE_1000    796              4490   -197  RISE       7
I__240/I                         LocalMux                       0              4490    558  RISE       1
I__240/O                         LocalMux                     486              4976    558  RISE       1
I__246/I                         InMux                          0              4976    558  RISE       1
I__246/O                         InMux                        382              5358    558  RISE       1
reg_in_RNO_0_5_LC_3_5_4/in0      LogicCell40_SEQ_MODE_0000      0              5358    558  RISE       1
reg_in_RNO_0_5_LC_3_5_4/ltout    LogicCell40_SEQ_MODE_0000    569              5927    558  FALL       1
I__99/I                          CascadeMux                     0              5927    558  FALL       1
I__99/O                          CascadeMux                     0              5927    558  FALL       1
reg_in_RNO_5_LC_3_5_5/in2        LogicCell40_SEQ_MODE_0000      0              5927    558  FALL       1
reg_in_RNO_5_LC_3_5_5/lcout      LogicCell40_SEQ_MODE_0000    558              6485    558  RISE       1
I__95/I                          Odrv4                          0              6485    558  RISE       1
I__95/O                          Odrv4                        517              7002    558  RISE       1
I__96/I                          Span4Mux_s2_h                  0              7002    558  RISE       1
I__96/O                          Span4Mux_s2_h                300              7301    558  RISE       1
I__97/I                          LocalMux                       0              7301    558  RISE       1
I__97/O                          LocalMux                     486              7787    558  RISE       1
I__98/I                          CEMux                          0              7787    558  RISE       1
I__98/O                          CEMux                        889              8676    558  RISE       1
reg_in_5_LC_2_4_6/ce             LogicCell40_SEQ_MODE_1000      0              8676    558  RISE       1

Capture Clock Path
pin name                                              model name                 delay  cumulative delay  edge  Fanout
----------------------------------------------------  -------------------------  -----  ----------------  ----  ------
spi_clk                                               spi_core                       0                 0  RISE       1
spi_clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
spi_clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
spi_clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
spi_clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 2502              3012  RISE       1
I__135/I                                              gio2CtrlBuf                    0              3012  RISE       1
I__135/O                                              gio2CtrlBuf                    0              3012  RISE       1
I__136/I                                              GlobalMux                      0              3012  RISE       1
I__136/O                                              GlobalMux                    227              3239  RISE       1
I__139/I                                              ClkMux                         0              3239  RISE       1
I__139/O                                              ClkMux                       455              3694  RISE       1
reg_in_5_LC_2_4_6/clk                                 LogicCell40_SEQ_MODE_1000      0              3694  RISE       1



++++ Path 14 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : stevec_in_1_LC_3_5_1/lcout
Path End         : reg_in_2_LC_2_5_0/ce
Capture Clock    : reg_in_2_LC_2_5_0/clk
Setup Constraint : 5540p
Path slack       : 858p

Capture Clock Arrival Time (spi_core|spi_clk:R#2)   5540
+ Capture Clock Source Latency                         0
+ Capture Clock Path Delay                          3694
- Setup Time                                           0
-------------------------------------------------   ---- 
End-of-path required time (ps)                      9234

Launch Clock Arrival Time (spi_core|spi_clk:R#1)      0
+ Launch Clock Source Latency                         0
+ Launch Clock Path Delay                          3694
+ Clock To Q                                        796
+ Data Path Delay                                  3886
------------------------------------------------   ---- 
End-of-path arrival time (ps)                      8376
 
Launch Clock Path
pin name                                              model name                 delay  cumulative delay  edge  Fanout
----------------------------------------------------  -------------------------  -----  ----------------  ----  ------
spi_clk                                               spi_core                       0                 0  RISE       1
spi_clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
spi_clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
spi_clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
spi_clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 2502              3012  RISE       1
I__135/I                                              gio2CtrlBuf                    0              3012  RISE       1
I__135/O                                              gio2CtrlBuf                    0              3012  RISE       1
I__136/I                                              GlobalMux                      0              3012  RISE       1
I__136/O                                              GlobalMux                    227              3239  RISE       1
I__138/I                                              ClkMux                         0              3239  RISE       1
I__138/O                                              ClkMux                       455              3694  RISE       1
stevec_in_1_LC_3_5_1/clk                              LogicCell40_SEQ_MODE_1000      0              3694  RISE       1

Data path
pin name                       model name                 delay  cumulative delay  slack  edge  Fanout
-----------------------------  -------------------------  -----  ----------------  -----  ----  ------
stevec_in_1_LC_3_5_1/lcout     LogicCell40_SEQ_MODE_1000    796              4490    454  RISE       5
I__88/I                        LocalMux                       0              4490    857  RISE       1
I__88/O                        LocalMux                     486              4976    857  RISE       1
I__92/I                        InMux                          0              4976    857  RISE       1
I__92/O                        InMux                        382              5358    857  RISE       1
reg_in_RNO_0_2_LC_3_5_6/in0    LogicCell40_SEQ_MODE_0000      0              5358    857  RISE       1
reg_in_RNO_0_2_LC_3_5_6/ltout  LogicCell40_SEQ_MODE_0000    569              5927    857  FALL       1
I__85/I                        CascadeMux                     0              5927    857  FALL       1
I__85/O                        CascadeMux                     0              5927    857  FALL       1
reg_in_RNO_2_LC_3_5_7/in2      LogicCell40_SEQ_MODE_0000      0              5927    857  FALL       1
reg_in_RNO_2_LC_3_5_7/lcout    LogicCell40_SEQ_MODE_0000    558              6485    857  RISE       1
I__82/I                        Odrv4                          0              6485    857  RISE       1
I__82/O                        Odrv4                        517              7002    857  RISE       1
I__83/I                        LocalMux                       0              7002    857  RISE       1
I__83/O                        LocalMux                     486              7487    857  RISE       1
I__84/I                        CEMux                          0              7487    857  RISE       1
I__84/O                        CEMux                        889              8376    857  RISE       1
reg_in_2_LC_2_5_0/ce           LogicCell40_SEQ_MODE_1000      0              8376    857  RISE       1

Capture Clock Path
pin name                                              model name                 delay  cumulative delay  edge  Fanout
----------------------------------------------------  -------------------------  -----  ----------------  ----  ------
spi_clk                                               spi_core                       0                 0  RISE       1
spi_clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
spi_clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
spi_clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
spi_clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 2502              3012  RISE       1
I__135/I                                              gio2CtrlBuf                    0              3012  RISE       1
I__135/O                                              gio2CtrlBuf                    0              3012  RISE       1
I__136/I                                              GlobalMux                      0              3012  RISE       1
I__136/O                                              GlobalMux                    227              3239  RISE       1
I__137/I                                              ClkMux                         0              3239  RISE       1
I__137/O                                              ClkMux                       455              3694  RISE       1
reg_in_2_LC_2_5_0/clk                                 LogicCell40_SEQ_MODE_1000      0              3694  RISE       1



++++ Path 15 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : stevec_in_fast_1_LC_4_6_0/lcout
Path End         : reg_in_4_LC_2_6_7/ce
Capture Clock    : reg_in_4_LC_2_6_7/clk
Setup Constraint : 5540p
Path slack       : 858p

Capture Clock Arrival Time (spi_core|spi_clk:R#2)   5540
+ Capture Clock Source Latency                         0
+ Capture Clock Path Delay                          3694
- Setup Time                                           0
-------------------------------------------------   ---- 
End-of-path required time (ps)                      9234

Launch Clock Arrival Time (spi_core|spi_clk:R#1)      0
+ Launch Clock Source Latency                         0
+ Launch Clock Path Delay                          3694
+ Clock To Q                                        796
+ Data Path Delay                                  3886
------------------------------------------------   ---- 
End-of-path arrival time (ps)                      8376
 
Launch Clock Path
pin name                                              model name                 delay  cumulative delay  edge  Fanout
----------------------------------------------------  -------------------------  -----  ----------------  ----  ------
spi_clk                                               spi_core                       0                 0  RISE       1
spi_clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
spi_clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
spi_clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
spi_clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 2502              3012  RISE       1
I__135/I                                              gio2CtrlBuf                    0              3012  RISE       1
I__135/O                                              gio2CtrlBuf                    0              3012  RISE       1
I__136/I                                              GlobalMux                      0              3012  RISE       1
I__136/O                                              GlobalMux                    227              3239  RISE       1
I__147/I                                              ClkMux                         0              3239  RISE       1
I__147/O                                              ClkMux                       455              3694  RISE       1
stevec_in_fast_1_LC_4_6_0/clk                         LogicCell40_SEQ_MODE_1000      0              3694  RISE       1

Data path
pin name                         model name                 delay  cumulative delay  slack  edge  Fanout
-------------------------------  -------------------------  -----  ----------------  -----  ----  ------
stevec_in_fast_1_LC_4_6_0/lcout  LogicCell40_SEQ_MODE_1000    796              4490   -197  RISE       7
I__239/I                         LocalMux                       0              4490    547  RISE       1
I__239/O                         LocalMux                     486              4976    547  RISE       1
I__245/I                         InMux                          0              4976    857  RISE       1
I__245/O                         InMux                        382              5358    857  RISE       1
reg_in_RNO_0_4_LC_3_6_0/in0      LogicCell40_SEQ_MODE_0000      0              5358    857  RISE       1
reg_in_RNO_0_4_LC_3_6_0/ltout    LogicCell40_SEQ_MODE_0000    569              5927    857  FALL       1
I__81/I                          CascadeMux                     0              5927    857  FALL       1
I__81/O                          CascadeMux                     0              5927    857  FALL       1
reg_in_RNO_4_LC_3_6_1/in2        LogicCell40_SEQ_MODE_0000      0              5927    857  FALL       1
reg_in_RNO_4_LC_3_6_1/lcout      LogicCell40_SEQ_MODE_0000    558              6485    857  RISE       1
I__78/I                          Odrv4                          0              6485    857  RISE       1
I__78/O                          Odrv4                        517              7002    857  RISE       1
I__79/I                          LocalMux                       0              7002    857  RISE       1
I__79/O                          LocalMux                     486              7487    857  RISE       1
I__80/I                          CEMux                          0              7487    857  RISE       1
I__80/O                          CEMux                        889              8376    857  RISE       1
reg_in_4_LC_2_6_7/ce             LogicCell40_SEQ_MODE_1000      0              8376    857  RISE       1

Capture Clock Path
pin name                                              model name                 delay  cumulative delay  edge  Fanout
----------------------------------------------------  -------------------------  -----  ----------------  ----  ------
spi_clk                                               spi_core                       0                 0  RISE       1
spi_clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
spi_clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
spi_clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
spi_clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 2502              3012  RISE       1
I__135/I                                              gio2CtrlBuf                    0              3012  RISE       1
I__135/O                                              gio2CtrlBuf                    0              3012  RISE       1
I__136/I                                              GlobalMux                      0              3012  RISE       1
I__136/O                                              GlobalMux                    227              3239  RISE       1
I__140/I                                              ClkMux                         0              3239  RISE       1
I__140/O                                              ClkMux                       455              3694  RISE       1
reg_in_4_LC_2_6_7/clk                                 LogicCell40_SEQ_MODE_1000      0              3694  RISE       1



++++ Path 16 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : stevec_in_e_3_LC_4_5_2/lcout
Path End         : reg_in_6_LC_5_6_7/ce
Capture Clock    : reg_in_6_LC_5_6_7/clk
Setup Constraint : 5540p
Path slack       : 868p

Capture Clock Arrival Time (spi_core|spi_clk:R#2)   5540
+ Capture Clock Source Latency                         0
+ Capture Clock Path Delay                          3694
- Setup Time                                           0
-------------------------------------------------   ---- 
End-of-path required time (ps)                      9234

Launch Clock Arrival Time (spi_core|spi_clk:R#1)      0
+ Launch Clock Source Latency                         0
+ Launch Clock Path Delay                          3694
+ Clock To Q                                        796
+ Data Path Delay                                  3876
------------------------------------------------   ---- 
End-of-path arrival time (ps)                      8366
 
Launch Clock Path
pin name                                              model name                 delay  cumulative delay  edge  Fanout
----------------------------------------------------  -------------------------  -----  ----------------  ----  ------
spi_clk                                               spi_core                       0                 0  RISE       1
spi_clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
spi_clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
spi_clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
spi_clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 2502              3012  RISE       1
I__135/I                                              gio2CtrlBuf                    0              3012  RISE       1
I__135/O                                              gio2CtrlBuf                    0              3012  RISE       1
I__136/I                                              GlobalMux                      0              3012  RISE       1
I__136/O                                              GlobalMux                    227              3239  RISE       1
I__141/I                                              ClkMux                         0              3239  RISE       1
I__141/O                                              ClkMux                       455              3694  RISE       1
stevec_in_e_3_LC_4_5_2/clk                            LogicCell40_SEQ_MODE_1000      0              3694  RISE       1

Data path
pin name                       model name                 delay  cumulative delay  slack  edge  Fanout
-----------------------------  -------------------------  -----  ----------------  -----  ----  ------
stevec_in_e_3_LC_4_5_2/lcout   LogicCell40_SEQ_MODE_1000    796              4490    -73  RISE       9
I__258/I                       LocalMux                       0              4490    868  RISE       1
I__258/O                       LocalMux                     486              4976    868  RISE       1
I__267/I                       InMux                          0              4976    868  RISE       1
I__267/O                       InMux                        382              5358    868  RISE       1
reg_in_RNO_0_6_LC_4_6_4/in1    LogicCell40_SEQ_MODE_0000      0              5358    868  RISE       1
reg_in_RNO_0_6_LC_4_6_4/ltout  LogicCell40_SEQ_MODE_0000    558              5916    868  FALL       1
I__224/I                       CascadeMux                     0              5916    868  FALL       1
I__224/O                       CascadeMux                     0              5916    868  FALL       1
reg_in_RNO_6_LC_4_6_5/in2      LogicCell40_SEQ_MODE_0000      0              5916    868  FALL       1
reg_in_RNO_6_LC_4_6_5/lcout    LogicCell40_SEQ_MODE_0000    558              6474    868  RISE       1
I__132/I                       Odrv4                          0              6474    868  RISE       1
I__132/O                       Odrv4                        517              6991    868  RISE       1
I__133/I                       LocalMux                       0              6991    868  RISE       1
I__133/O                       LocalMux                     486              7477    868  RISE       1
I__134/I                       CEMux                          0              7477    868  RISE       1
I__134/O                       CEMux                        889              8366    868  RISE       1
reg_in_6_LC_5_6_7/ce           LogicCell40_SEQ_MODE_1000      0              8366    868  RISE       1

Capture Clock Path
pin name                                              model name                 delay  cumulative delay  edge  Fanout
----------------------------------------------------  -------------------------  -----  ----------------  ----  ------
spi_clk                                               spi_core                       0                 0  RISE       1
spi_clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
spi_clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
spi_clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
spi_clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 2502              3012  RISE       1
I__135/I                                              gio2CtrlBuf                    0              3012  RISE       1
I__135/O                                              gio2CtrlBuf                    0              3012  RISE       1
I__136/I                                              GlobalMux                      0              3012  RISE       1
I__136/O                                              GlobalMux                    227              3239  RISE       1
I__150/I                                              ClkMux                         0              3239  RISE       1
I__150/O                                              ClkMux                       455              3694  RISE       1
reg_in_6_LC_5_6_7/clk                                 LogicCell40_SEQ_MODE_1000      0              3694  RISE       1



++++ Path 17 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : reg_in_3_LC_5_5_3/lcout
Path End         : spi_to_fpga_reg_3_LC_2_7_0/in3
Capture Clock    : spi_to_fpga_reg_3_LC_2_7_0/clk
Setup Constraint : 5540p
Path slack       : 2140p

Capture Clock Arrival Time (spi_core|spi_clk:R#2)   5540
+ Capture Clock Source Latency                         0
+ Capture Clock Path Delay                          3694
- Setup Time                                        -403
-------------------------------------------------   ---- 
End-of-path required time (ps)                      8831

Launch Clock Arrival Time (spi_core|spi_clk:R#1)      0
+ Launch Clock Source Latency                         0
+ Launch Clock Path Delay                          3694
+ Clock To Q                                        796
+ Data Path Delay                                  2201
------------------------------------------------   ---- 
End-of-path arrival time (ps)                      6691
 
Launch Clock Path
pin name                                              model name                 delay  cumulative delay  edge  Fanout
----------------------------------------------------  -------------------------  -----  ----------------  ----  ------
spi_clk                                               spi_core                       0                 0  RISE       1
spi_clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
spi_clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
spi_clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
spi_clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 2502              3012  RISE       1
I__135/I                                              gio2CtrlBuf                    0              3012  RISE       1
I__135/O                                              gio2CtrlBuf                    0              3012  RISE       1
I__136/I                                              GlobalMux                      0              3012  RISE       1
I__136/O                                              GlobalMux                    227              3239  RISE       1
I__143/I                                              ClkMux                         0              3239  RISE       1
I__143/O                                              ClkMux                       455              3694  RISE       1
reg_in_3_LC_5_5_3/clk                                 LogicCell40_SEQ_MODE_1000      0              3694  RISE       1

Data path
pin name                        model name                 delay  cumulative delay  slack  edge  Fanout
------------------------------  -------------------------  -----  ----------------  -----  ----  ------
reg_in_3_LC_5_5_3/lcout         LogicCell40_SEQ_MODE_1000    796              4490   2139  RISE       1
I__180/I                        Odrv4                          0              4490   2139  RISE       1
I__180/O                        Odrv4                        517              5007   2139  RISE       1
I__181/I                        Span4Mux_h                     0              5007   2139  RISE       1
I__181/O                        Span4Mux_h                   444              5451   2139  RISE       1
I__182/I                        Span4Mux_s2_v                  0              5451   2139  RISE       1
I__182/O                        Span4Mux_s2_v                372              5823   2139  RISE       1
I__183/I                        LocalMux                       0              5823   2139  RISE       1
I__183/O                        LocalMux                     486              6309   2139  RISE       1
I__184/I                        InMux                          0              6309   2139  RISE       1
I__184/O                        InMux                        382              6691   2139  RISE       1
spi_to_fpga_reg_3_LC_2_7_0/in3  LogicCell40_SEQ_MODE_1000      0              6691   2139  RISE       1

Capture Clock Path
pin name                                              model name                 delay  cumulative delay  edge  Fanout
----------------------------------------------------  -------------------------  -----  ----------------  ----  ------
spi_clk                                               spi_core                       0                 0  RISE       1
spi_clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
spi_clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
spi_clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
spi_clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 2502              3012  RISE       1
I__135/I                                              gio2CtrlBuf                    0              3012  RISE       1
I__135/O                                              gio2CtrlBuf                    0              3012  RISE       1
I__136/I                                              GlobalMux                      0              3012  RISE       1
I__136/O                                              GlobalMux                    227              3239  RISE       1
I__142/I                                              ClkMux                         0              3239  RISE       1
I__142/O                                              ClkMux                       455              3694  RISE       1
spi_to_fpga_reg_3_LC_2_7_0/clk                        LogicCell40_SEQ_MODE_1000      0              3694  RISE       1



++++ Path 18 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : stevec_in_fast_1_LC_4_6_0/lcout
Path End         : stevec_in_e_3_LC_4_5_2/ce
Capture Clock    : stevec_in_e_3_LC_4_5_2/clk
Setup Constraint : 5540p
Path slack       : 2646p

Capture Clock Arrival Time (spi_core|spi_clk:R#2)   5540
+ Capture Clock Source Latency                         0
+ Capture Clock Path Delay                          3694
- Setup Time                                           0
-------------------------------------------------   ---- 
End-of-path required time (ps)                      9234

Launch Clock Arrival Time (spi_core|spi_clk:R#1)      0
+ Launch Clock Source Latency                         0
+ Launch Clock Path Delay                          3694
+ Clock To Q                                        796
+ Data Path Delay                                  2098
------------------------------------------------   ---- 
End-of-path arrival time (ps)                      6588
 
Launch Clock Path
pin name                                              model name                 delay  cumulative delay  edge  Fanout
----------------------------------------------------  -------------------------  -----  ----------------  ----  ------
spi_clk                                               spi_core                       0                 0  RISE       1
spi_clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
spi_clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
spi_clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
spi_clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 2502              3012  RISE       1
I__135/I                                              gio2CtrlBuf                    0              3012  RISE       1
I__135/O                                              gio2CtrlBuf                    0              3012  RISE       1
I__136/I                                              GlobalMux                      0              3012  RISE       1
I__136/O                                              GlobalMux                    227              3239  RISE       1
I__147/I                                              ClkMux                         0              3239  RISE       1
I__147/O                                              ClkMux                       455              3694  RISE       1
stevec_in_fast_1_LC_4_6_0/clk                         LogicCell40_SEQ_MODE_1000      0              3694  RISE       1

Data path
pin name                         model name                 delay  cumulative delay  slack  edge  Fanout
-------------------------------  -------------------------  -----  ----------------  -----  ----  ------
stevec_in_fast_1_LC_4_6_0/lcout  LogicCell40_SEQ_MODE_1000    796              4490   -197  RISE       7
I__242/I                         Odrv12                         0              4490   2646  RISE       1
I__242/O                         Odrv12                       724              5213   2646  RISE       1
I__249/I                         LocalMux                       0              5213   2646  RISE       1
I__249/O                         LocalMux                     486              5699   2646  RISE       1
I__253/I                         CEMux                          0              5699   2646  RISE       1
I__253/O                         CEMux                        889              6588   2646  RISE       1
stevec_in_e_3_LC_4_5_2/ce        LogicCell40_SEQ_MODE_1000      0              6588   2646  RISE       1

Capture Clock Path
pin name                                              model name                 delay  cumulative delay  edge  Fanout
----------------------------------------------------  -------------------------  -----  ----------------  ----  ------
spi_clk                                               spi_core                       0                 0  RISE       1
spi_clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
spi_clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
spi_clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
spi_clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 2502              3012  RISE       1
I__135/I                                              gio2CtrlBuf                    0              3012  RISE       1
I__135/O                                              gio2CtrlBuf                    0              3012  RISE       1
I__136/I                                              GlobalMux                      0              3012  RISE       1
I__136/O                                              GlobalMux                    227              3239  RISE       1
I__141/I                                              ClkMux                         0              3239  RISE       1
I__141/O                                              ClkMux                       455              3694  RISE       1
stevec_in_e_3_LC_4_5_2/clk                            LogicCell40_SEQ_MODE_1000      0              3694  RISE       1



++++ Path 19 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : reg_in_1_LC_4_3_6/lcout
Path End         : spi_to_fpga_reg_1_LC_4_7_7/in3
Capture Clock    : spi_to_fpga_reg_1_LC_4_7_7/clk
Setup Constraint : 5540p
Path slack       : 2749p

Capture Clock Arrival Time (spi_core|spi_clk:R#2)   5540
+ Capture Clock Source Latency                         0
+ Capture Clock Path Delay                          3694
- Setup Time                                        -403
-------------------------------------------------   ---- 
End-of-path required time (ps)                      8831

Launch Clock Arrival Time (spi_core|spi_clk:R#1)      0
+ Launch Clock Source Latency                         0
+ Launch Clock Path Delay                          3694
+ Clock To Q                                        796
+ Data Path Delay                                  1592
------------------------------------------------   ---- 
End-of-path arrival time (ps)                      6082
 
Launch Clock Path
pin name                                              model name                 delay  cumulative delay  edge  Fanout
----------------------------------------------------  -------------------------  -----  ----------------  ----  ------
spi_clk                                               spi_core                       0                 0  RISE       1
spi_clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
spi_clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
spi_clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
spi_clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 2502              3012  RISE       1
I__135/I                                              gio2CtrlBuf                    0              3012  RISE       1
I__135/O                                              gio2CtrlBuf                    0              3012  RISE       1
I__136/I                                              GlobalMux                      0              3012  RISE       1
I__136/O                                              GlobalMux                    227              3239  RISE       1
I__148/I                                              ClkMux                         0              3239  RISE       1
I__148/O                                              ClkMux                       455              3694  RISE       1
reg_in_1_LC_4_3_6/clk                                 LogicCell40_SEQ_MODE_1000      0              3694  RISE       1

Data path
pin name                        model name                 delay  cumulative delay  slack  edge  Fanout
------------------------------  -------------------------  -----  ----------------  -----  ----  ------
reg_in_1_LC_4_3_6/lcout         LogicCell40_SEQ_MODE_1000    796              4490   2749  RISE       1
I__198/I                        Odrv12                         0              4490   2749  RISE       1
I__198/O                        Odrv12                       724              5213   2749  RISE       1
I__199/I                        LocalMux                       0              5213   2749  RISE       1
I__199/O                        LocalMux                     486              5699   2749  RISE       1
I__200/I                        InMux                          0              5699   2749  RISE       1
I__200/O                        InMux                        382              6082   2749  RISE       1
spi_to_fpga_reg_1_LC_4_7_7/in3  LogicCell40_SEQ_MODE_1000      0              6082   2749  RISE       1

Capture Clock Path
pin name                                              model name                 delay  cumulative delay  edge  Fanout
----------------------------------------------------  -------------------------  -----  ----------------  ----  ------
spi_clk                                               spi_core                       0                 0  RISE       1
spi_clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
spi_clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
spi_clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
spi_clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 2502              3012  RISE       1
I__135/I                                              gio2CtrlBuf                    0              3012  RISE       1
I__135/O                                              gio2CtrlBuf                    0              3012  RISE       1
I__136/I                                              GlobalMux                      0              3012  RISE       1
I__136/O                                              GlobalMux                    227              3239  RISE       1
I__149/I                                              ClkMux                         0              3239  RISE       1
I__149/O                                              ClkMux                       455              3694  RISE       1
spi_to_fpga_reg_1_LC_4_7_7/clk                        LogicCell40_SEQ_MODE_1000      0              3694  RISE       1



++++ Path 20 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : reg_in_0_LC_3_3_6/lcout
Path End         : spi_to_fpga_reg_0_LC_3_7_6/in3
Capture Clock    : spi_to_fpga_reg_0_LC_3_7_6/clk
Setup Constraint : 5540p
Path slack       : 2749p

Capture Clock Arrival Time (spi_core|spi_clk:R#2)   5540
+ Capture Clock Source Latency                         0
+ Capture Clock Path Delay                          3694
- Setup Time                                        -403
-------------------------------------------------   ---- 
End-of-path required time (ps)                      8831

Launch Clock Arrival Time (spi_core|spi_clk:R#1)      0
+ Launch Clock Source Latency                         0
+ Launch Clock Path Delay                          3694
+ Clock To Q                                        796
+ Data Path Delay                                  1592
------------------------------------------------   ---- 
End-of-path arrival time (ps)                      6082
 
Launch Clock Path
pin name                                              model name                 delay  cumulative delay  edge  Fanout
----------------------------------------------------  -------------------------  -----  ----------------  ----  ------
spi_clk                                               spi_core                       0                 0  RISE       1
spi_clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
spi_clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
spi_clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
spi_clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 2502              3012  RISE       1
I__135/I                                              gio2CtrlBuf                    0              3012  RISE       1
I__135/O                                              gio2CtrlBuf                    0              3012  RISE       1
I__136/I                                              GlobalMux                      0              3012  RISE       1
I__136/O                                              GlobalMux                    227              3239  RISE       1
I__144/I                                              ClkMux                         0              3239  RISE       1
I__144/O                                              ClkMux                       455              3694  RISE       1
reg_in_0_LC_3_3_6/clk                                 LogicCell40_SEQ_MODE_1000      0              3694  RISE       1

Data path
pin name                        model name                 delay  cumulative delay  slack  edge  Fanout
------------------------------  -------------------------  -----  ----------------  -----  ----  ------
reg_in_0_LC_3_3_6/lcout         LogicCell40_SEQ_MODE_1000    796              4490   2749  RISE       1
I__129/I                        Odrv12                         0              4490   2749  RISE       1
I__129/O                        Odrv12                       724              5213   2749  RISE       1
I__130/I                        LocalMux                       0              5213   2749  RISE       1
I__130/O                        LocalMux                     486              5699   2749  RISE       1
I__131/I                        InMux                          0              5699   2749  RISE       1
I__131/O                        InMux                        382              6082   2749  RISE       1
spi_to_fpga_reg_0_LC_3_7_6/in3  LogicCell40_SEQ_MODE_1000      0              6082   2749  RISE       1

Capture Clock Path
pin name                                              model name                 delay  cumulative delay  edge  Fanout
----------------------------------------------------  -------------------------  -----  ----------------  ----  ------
spi_clk                                               spi_core                       0                 0  RISE       1
spi_clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
spi_clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
spi_clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
spi_clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 2502              3012  RISE       1
I__135/I                                              gio2CtrlBuf                    0              3012  RISE       1
I__135/O                                              gio2CtrlBuf                    0              3012  RISE       1
I__136/I                                              GlobalMux                      0              3012  RISE       1
I__136/O                                              GlobalMux                    227              3239  RISE       1
I__145/I                                              ClkMux                         0              3239  RISE       1
I__145/O                                              ClkMux                       455              3694  RISE       1
spi_to_fpga_reg_0_LC_3_7_6/clk                        LogicCell40_SEQ_MODE_1000      0              3694  RISE       1



++++ Path 21 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : reg_in_2_LC_2_5_0/lcout
Path End         : spi_to_fpga_reg_2_LC_3_7_7/in3
Capture Clock    : spi_to_fpga_reg_2_LC_3_7_7/clk
Setup Constraint : 5540p
Path slack       : 2956p

Capture Clock Arrival Time (spi_core|spi_clk:R#2)   5540
+ Capture Clock Source Latency                         0
+ Capture Clock Path Delay                          3694
- Setup Time                                        -403
-------------------------------------------------   ---- 
End-of-path required time (ps)                      8831

Launch Clock Arrival Time (spi_core|spi_clk:R#1)      0
+ Launch Clock Source Latency                         0
+ Launch Clock Path Delay                          3694
+ Clock To Q                                        796
+ Data Path Delay                                  1385
------------------------------------------------   ---- 
End-of-path arrival time (ps)                      5875
 
Launch Clock Path
pin name                                              model name                 delay  cumulative delay  edge  Fanout
----------------------------------------------------  -------------------------  -----  ----------------  ----  ------
spi_clk                                               spi_core                       0                 0  RISE       1
spi_clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
spi_clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
spi_clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
spi_clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 2502              3012  RISE       1
I__135/I                                              gio2CtrlBuf                    0              3012  RISE       1
I__135/O                                              gio2CtrlBuf                    0              3012  RISE       1
I__136/I                                              GlobalMux                      0              3012  RISE       1
I__136/O                                              GlobalMux                    227              3239  RISE       1
I__137/I                                              ClkMux                         0              3239  RISE       1
I__137/O                                              ClkMux                       455              3694  RISE       1
reg_in_2_LC_2_5_0/clk                                 LogicCell40_SEQ_MODE_1000      0              3694  RISE       1

Data path
pin name                        model name                 delay  cumulative delay  slack  edge  Fanout
------------------------------  -------------------------  -----  ----------------  -----  ----  ------
reg_in_2_LC_2_5_0/lcout         LogicCell40_SEQ_MODE_1000    796              4490   2956  RISE       1
I__122/I                        Odrv4                          0              4490   2956  RISE       1
I__122/O                        Odrv4                        517              5007   2956  RISE       1
I__123/I                        LocalMux                       0              5007   2956  RISE       1
I__123/O                        LocalMux                     486              5492   2956  RISE       1
I__124/I                        InMux                          0              5492   2956  RISE       1
I__124/O                        InMux                        382              5875   2956  RISE       1
spi_to_fpga_reg_2_LC_3_7_7/in3  LogicCell40_SEQ_MODE_1000      0              5875   2956  RISE       1

Capture Clock Path
pin name                                              model name                 delay  cumulative delay  edge  Fanout
----------------------------------------------------  -------------------------  -----  ----------------  ----  ------
spi_clk                                               spi_core                       0                 0  RISE       1
spi_clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
spi_clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
spi_clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
spi_clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 2502              3012  RISE       1
I__135/I                                              gio2CtrlBuf                    0              3012  RISE       1
I__135/O                                              gio2CtrlBuf                    0              3012  RISE       1
I__136/I                                              GlobalMux                      0              3012  RISE       1
I__136/O                                              GlobalMux                    227              3239  RISE       1
I__145/I                                              ClkMux                         0              3239  RISE       1
I__145/O                                              ClkMux                       455              3694  RISE       1
spi_to_fpga_reg_2_LC_3_7_7/clk                        LogicCell40_SEQ_MODE_1000      0              3694  RISE       1



++++ Path 22 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : reg_in_5_LC_2_4_6/lcout
Path End         : spi_to_fpga_reg_5_LC_2_7_3/in3
Capture Clock    : spi_to_fpga_reg_5_LC_2_7_3/clk
Setup Constraint : 5540p
Path slack       : 2956p

Capture Clock Arrival Time (spi_core|spi_clk:R#2)   5540
+ Capture Clock Source Latency                         0
+ Capture Clock Path Delay                          3694
- Setup Time                                        -403
-------------------------------------------------   ---- 
End-of-path required time (ps)                      8831

Launch Clock Arrival Time (spi_core|spi_clk:R#1)      0
+ Launch Clock Source Latency                         0
+ Launch Clock Path Delay                          3694
+ Clock To Q                                        796
+ Data Path Delay                                  1385
------------------------------------------------   ---- 
End-of-path arrival time (ps)                      5875
 
Launch Clock Path
pin name                                              model name                 delay  cumulative delay  edge  Fanout
----------------------------------------------------  -------------------------  -----  ----------------  ----  ------
spi_clk                                               spi_core                       0                 0  RISE       1
spi_clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
spi_clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
spi_clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
spi_clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 2502              3012  RISE       1
I__135/I                                              gio2CtrlBuf                    0              3012  RISE       1
I__135/O                                              gio2CtrlBuf                    0              3012  RISE       1
I__136/I                                              GlobalMux                      0              3012  RISE       1
I__136/O                                              GlobalMux                    227              3239  RISE       1
I__139/I                                              ClkMux                         0              3239  RISE       1
I__139/O                                              ClkMux                       455              3694  RISE       1
reg_in_5_LC_2_4_6/clk                                 LogicCell40_SEQ_MODE_1000      0              3694  RISE       1

Data path
pin name                        model name                 delay  cumulative delay  slack  edge  Fanout
------------------------------  -------------------------  -----  ----------------  -----  ----  ------
reg_in_5_LC_2_4_6/lcout         LogicCell40_SEQ_MODE_1000    796              4490   2956  RISE       1
I__69/I                         Odrv4                          0              4490   2956  RISE       1
I__69/O                         Odrv4                        517              5007   2956  RISE       1
I__70/I                         LocalMux                       0              5007   2956  RISE       1
I__70/O                         LocalMux                     486              5492   2956  RISE       1
I__71/I                         InMux                          0              5492   2956  RISE       1
I__71/O                         InMux                        382              5875   2956  RISE       1
spi_to_fpga_reg_5_LC_2_7_3/in3  LogicCell40_SEQ_MODE_1000      0              5875   2956  RISE       1

Capture Clock Path
pin name                                              model name                 delay  cumulative delay  edge  Fanout
----------------------------------------------------  -------------------------  -----  ----------------  ----  ------
spi_clk                                               spi_core                       0                 0  RISE       1
spi_clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
spi_clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
spi_clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
spi_clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 2502              3012  RISE       1
I__135/I                                              gio2CtrlBuf                    0              3012  RISE       1
I__135/O                                              gio2CtrlBuf                    0              3012  RISE       1
I__136/I                                              GlobalMux                      0              3012  RISE       1
I__136/O                                              GlobalMux                    227              3239  RISE       1
I__142/I                                              ClkMux                         0              3239  RISE       1
I__142/O                                              ClkMux                       455              3694  RISE       1
spi_to_fpga_reg_5_LC_2_7_3/clk                        LogicCell40_SEQ_MODE_1000      0              3694  RISE       1



++++ Path 23 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : stevec_in_0_LC_4_6_2/lcout
Path End         : stevec_in_2_LC_3_5_0/in0
Capture Clock    : stevec_in_2_LC_3_5_0/clk
Setup Constraint : 5540p
Path slack       : 3183p

Capture Clock Arrival Time (spi_core|spi_clk:R#2)   5540
+ Capture Clock Source Latency                         0
+ Capture Clock Path Delay                          3694
- Setup Time                                        -693
-------------------------------------------------   ---- 
End-of-path required time (ps)                      8541

Launch Clock Arrival Time (spi_core|spi_clk:R#1)      0
+ Launch Clock Source Latency                         0
+ Launch Clock Path Delay                          3694
+ Clock To Q                                        796
+ Data Path Delay                                   868
------------------------------------------------   ---- 
End-of-path arrival time (ps)                      5358
 
Launch Clock Path
pin name                                              model name                 delay  cumulative delay  edge  Fanout
----------------------------------------------------  -------------------------  -----  ----------------  ----  ------
spi_clk                                               spi_core                       0                 0  RISE       1
spi_clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
spi_clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
spi_clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
spi_clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 2502              3012  RISE       1
I__135/I                                              gio2CtrlBuf                    0              3012  RISE       1
I__135/O                                              gio2CtrlBuf                    0              3012  RISE       1
I__136/I                                              GlobalMux                      0              3012  RISE       1
I__136/O                                              GlobalMux                    227              3239  RISE       1
I__147/I                                              ClkMux                         0              3239  RISE       1
I__147/O                                              ClkMux                       455              3694  RISE       1
stevec_in_0_LC_4_6_2/clk                              LogicCell40_SEQ_MODE_1000      0              3694  RISE       1

Data path
pin name                    model name                 delay  cumulative delay  slack  edge  Fanout
--------------------------  -------------------------  -----  ----------------  -----  ----  ------
stevec_in_0_LC_4_6_2/lcout  LogicCell40_SEQ_MODE_1000    796              4490   1023  RISE       9
I__227/I                    LocalMux                       0              4490   1219  RISE       1
I__227/O                    LocalMux                     486              4976   1219  RISE       1
I__236/I                    InMux                          0              4976   3183  RISE       1
I__236/O                    InMux                        382              5358   3183  RISE       1
stevec_in_2_LC_3_5_0/in0    LogicCell40_SEQ_MODE_1000      0              5358   3183  RISE       1

Capture Clock Path
pin name                                              model name                 delay  cumulative delay  edge  Fanout
----------------------------------------------------  -------------------------  -----  ----------------  ----  ------
spi_clk                                               spi_core                       0                 0  RISE       1
spi_clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
spi_clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
spi_clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
spi_clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 2502              3012  RISE       1
I__135/I                                              gio2CtrlBuf                    0              3012  RISE       1
I__135/O                                              gio2CtrlBuf                    0              3012  RISE       1
I__136/I                                              GlobalMux                      0              3012  RISE       1
I__136/O                                              GlobalMux                    227              3239  RISE       1
I__138/I                                              ClkMux                         0              3239  RISE       1
I__138/O                                              ClkMux                       455              3694  RISE       1
stevec_in_2_LC_3_5_0/clk                              LogicCell40_SEQ_MODE_1000      0              3694  RISE       1



++++ Path 24 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : stevec_in_2_LC_3_5_0/lcout
Path End         : stevec_in_e_3_LC_4_5_2/in0
Capture Clock    : stevec_in_e_3_LC_4_5_2/clk
Setup Constraint : 5540p
Path slack       : 3183p

Capture Clock Arrival Time (spi_core|spi_clk:R#2)   5540
+ Capture Clock Source Latency                         0
+ Capture Clock Path Delay                          3694
- Setup Time                                        -693
-------------------------------------------------   ---- 
End-of-path required time (ps)                      8541

Launch Clock Arrival Time (spi_core|spi_clk:R#1)      0
+ Launch Clock Source Latency                         0
+ Launch Clock Path Delay                          3694
+ Clock To Q                                        796
+ Data Path Delay                                   868
------------------------------------------------   ---- 
End-of-path arrival time (ps)                      5358
 
Launch Clock Path
pin name                                              model name                 delay  cumulative delay  edge  Fanout
----------------------------------------------------  -------------------------  -----  ----------------  ----  ------
spi_clk                                               spi_core                       0                 0  RISE       1
spi_clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
spi_clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
spi_clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
spi_clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 2502              3012  RISE       1
I__135/I                                              gio2CtrlBuf                    0              3012  RISE       1
I__135/O                                              gio2CtrlBuf                    0              3012  RISE       1
I__136/I                                              GlobalMux                      0              3012  RISE       1
I__136/O                                              GlobalMux                    227              3239  RISE       1
I__138/I                                              ClkMux                         0              3239  RISE       1
I__138/O                                              ClkMux                       455              3694  RISE       1
stevec_in_2_LC_3_5_0/clk                              LogicCell40_SEQ_MODE_1000      0              3694  RISE       1

Data path
pin name                    model name                 delay  cumulative delay  slack  edge  Fanout
--------------------------  -------------------------  -----  ----------------  -----  ----  ------
stevec_in_2_LC_3_5_0/lcout  LogicCell40_SEQ_MODE_1000    796              4490    651  RISE      10
I__211/I                    LocalMux                       0              4490   3183  RISE       1
I__211/O                    LocalMux                     486              4976   3183  RISE       1
I__221/I                    InMux                          0              4976   3183  RISE       1
I__221/O                    InMux                        382              5358   3183  RISE       1
stevec_in_e_3_LC_4_5_2/in0  LogicCell40_SEQ_MODE_1000      0              5358   3183  RISE       1

Capture Clock Path
pin name                                              model name                 delay  cumulative delay  edge  Fanout
----------------------------------------------------  -------------------------  -----  ----------------  ----  ------
spi_clk                                               spi_core                       0                 0  RISE       1
spi_clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
spi_clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
spi_clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
spi_clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 2502              3012  RISE       1
I__135/I                                              gio2CtrlBuf                    0              3012  RISE       1
I__135/O                                              gio2CtrlBuf                    0              3012  RISE       1
I__136/I                                              GlobalMux                      0              3012  RISE       1
I__136/O                                              GlobalMux                    227              3239  RISE       1
I__141/I                                              ClkMux                         0              3239  RISE       1
I__141/O                                              ClkMux                       455              3694  RISE       1
stevec_in_e_3_LC_4_5_2/clk                            LogicCell40_SEQ_MODE_1000      0              3694  RISE       1



++++ Path 25 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : reg_in_4_LC_2_6_7/lcout
Path End         : spi_to_fpga_reg_4_LC_2_7_1/in0
Capture Clock    : spi_to_fpga_reg_4_LC_2_7_1/clk
Setup Constraint : 5540p
Path slack       : 3183p

Capture Clock Arrival Time (spi_core|spi_clk:R#2)   5540
+ Capture Clock Source Latency                         0
+ Capture Clock Path Delay                          3694
- Setup Time                                        -693
-------------------------------------------------   ---- 
End-of-path required time (ps)                      8541

Launch Clock Arrival Time (spi_core|spi_clk:R#1)      0
+ Launch Clock Source Latency                         0
+ Launch Clock Path Delay                          3694
+ Clock To Q                                        796
+ Data Path Delay                                   868
------------------------------------------------   ---- 
End-of-path arrival time (ps)                      5358
 
Launch Clock Path
pin name                                              model name                 delay  cumulative delay  edge  Fanout
----------------------------------------------------  -------------------------  -----  ----------------  ----  ------
spi_clk                                               spi_core                       0                 0  RISE       1
spi_clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
spi_clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
spi_clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
spi_clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 2502              3012  RISE       1
I__135/I                                              gio2CtrlBuf                    0              3012  RISE       1
I__135/O                                              gio2CtrlBuf                    0              3012  RISE       1
I__136/I                                              GlobalMux                      0              3012  RISE       1
I__136/O                                              GlobalMux                    227              3239  RISE       1
I__140/I                                              ClkMux                         0              3239  RISE       1
I__140/O                                              ClkMux                       455              3694  RISE       1
reg_in_4_LC_2_6_7/clk                                 LogicCell40_SEQ_MODE_1000      0              3694  RISE       1

Data path
pin name                        model name                 delay  cumulative delay  slack  edge  Fanout
------------------------------  -------------------------  -----  ----------------  -----  ----  ------
reg_in_4_LC_2_6_7/lcout         LogicCell40_SEQ_MODE_1000    796              4490   3183  RISE       1
I__75/I                         LocalMux                       0              4490   3183  RISE       1
I__75/O                         LocalMux                     486              4976   3183  RISE       1
I__76/I                         InMux                          0              4976   3183  RISE       1
I__76/O                         InMux                        382              5358   3183  RISE       1
spi_to_fpga_reg_4_LC_2_7_1/in0  LogicCell40_SEQ_MODE_1000      0              5358   3183  RISE       1

Capture Clock Path
pin name                                              model name                 delay  cumulative delay  edge  Fanout
----------------------------------------------------  -------------------------  -----  ----------------  ----  ------
spi_clk                                               spi_core                       0                 0  RISE       1
spi_clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
spi_clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
spi_clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
spi_clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 2502              3012  RISE       1
I__135/I                                              gio2CtrlBuf                    0              3012  RISE       1
I__135/O                                              gio2CtrlBuf                    0              3012  RISE       1
I__136/I                                              GlobalMux                      0              3012  RISE       1
I__136/O                                              GlobalMux                    227              3239  RISE       1
I__142/I                                              ClkMux                         0              3239  RISE       1
I__142/O                                              ClkMux                       455              3694  RISE       1
spi_to_fpga_reg_4_LC_2_7_1/clk                        LogicCell40_SEQ_MODE_1000      0              3694  RISE       1



++++ Path 26 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : stevec_in_1_LC_3_5_1/lcout
Path End         : stevec_in_1_LC_3_5_1/in1
Capture Clock    : stevec_in_1_LC_3_5_1/clk
Setup Constraint : 5540p
Path slack       : 3287p

Capture Clock Arrival Time (spi_core|spi_clk:R#2)   5540
+ Capture Clock Source Latency                         0
+ Capture Clock Path Delay                          3694
- Setup Time                                        -589
-------------------------------------------------   ---- 
End-of-path required time (ps)                      8645

Launch Clock Arrival Time (spi_core|spi_clk:R#1)      0
+ Launch Clock Source Latency                         0
+ Launch Clock Path Delay                          3694
+ Clock To Q                                        796
+ Data Path Delay                                   868
------------------------------------------------   ---- 
End-of-path arrival time (ps)                      5358
 
Launch Clock Path
pin name                                              model name                 delay  cumulative delay  edge  Fanout
----------------------------------------------------  -------------------------  -----  ----------------  ----  ------
spi_clk                                               spi_core                       0                 0  RISE       1
spi_clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
spi_clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
spi_clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
spi_clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 2502              3012  RISE       1
I__135/I                                              gio2CtrlBuf                    0              3012  RISE       1
I__135/O                                              gio2CtrlBuf                    0              3012  RISE       1
I__136/I                                              GlobalMux                      0              3012  RISE       1
I__136/O                                              GlobalMux                    227              3239  RISE       1
I__138/I                                              ClkMux                         0              3239  RISE       1
I__138/O                                              ClkMux                       455              3694  RISE       1
stevec_in_1_LC_3_5_1/clk                              LogicCell40_SEQ_MODE_1000      0              3694  RISE       1

Data path
pin name                    model name                 delay  cumulative delay  slack  edge  Fanout
--------------------------  -------------------------  -----  ----------------  -----  ----  ------
stevec_in_1_LC_3_5_1/lcout  LogicCell40_SEQ_MODE_1000    796              4490    454  RISE       5
I__88/I                     LocalMux                       0              4490    857  RISE       1
I__88/O                     LocalMux                     486              4976    857  RISE       1
I__93/I                     InMux                          0              4976   3287  RISE       1
I__93/O                     InMux                        382              5358   3287  RISE       1
stevec_in_1_LC_3_5_1/in1    LogicCell40_SEQ_MODE_1000      0              5358   3287  RISE       1

Capture Clock Path
pin name                                              model name                 delay  cumulative delay  edge  Fanout
----------------------------------------------------  -------------------------  -----  ----------------  ----  ------
spi_clk                                               spi_core                       0                 0  RISE       1
spi_clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
spi_clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
spi_clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
spi_clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 2502              3012  RISE       1
I__135/I                                              gio2CtrlBuf                    0              3012  RISE       1
I__135/O                                              gio2CtrlBuf                    0              3012  RISE       1
I__136/I                                              GlobalMux                      0              3012  RISE       1
I__136/O                                              GlobalMux                    227              3239  RISE       1
I__138/I                                              ClkMux                         0              3239  RISE       1
I__138/O                                              ClkMux                       455              3694  RISE       1
stevec_in_1_LC_3_5_1/clk                              LogicCell40_SEQ_MODE_1000      0              3694  RISE       1



++++ Path 27 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : stevec_in_0_LC_4_6_2/lcout
Path End         : stevec_in_e_3_LC_4_5_2/in1
Capture Clock    : stevec_in_e_3_LC_4_5_2/clk
Setup Constraint : 5540p
Path slack       : 3287p

Capture Clock Arrival Time (spi_core|spi_clk:R#2)   5540
+ Capture Clock Source Latency                         0
+ Capture Clock Path Delay                          3694
- Setup Time                                        -589
-------------------------------------------------   ---- 
End-of-path required time (ps)                      8645

Launch Clock Arrival Time (spi_core|spi_clk:R#1)      0
+ Launch Clock Source Latency                         0
+ Launch Clock Path Delay                          3694
+ Clock To Q                                        796
+ Data Path Delay                                   868
------------------------------------------------   ---- 
End-of-path arrival time (ps)                      5358
 
Launch Clock Path
pin name                                              model name                 delay  cumulative delay  edge  Fanout
----------------------------------------------------  -------------------------  -----  ----------------  ----  ------
spi_clk                                               spi_core                       0                 0  RISE       1
spi_clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
spi_clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
spi_clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
spi_clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 2502              3012  RISE       1
I__135/I                                              gio2CtrlBuf                    0              3012  RISE       1
I__135/O                                              gio2CtrlBuf                    0              3012  RISE       1
I__136/I                                              GlobalMux                      0              3012  RISE       1
I__136/O                                              GlobalMux                    227              3239  RISE       1
I__147/I                                              ClkMux                         0              3239  RISE       1
I__147/O                                              ClkMux                       455              3694  RISE       1
stevec_in_0_LC_4_6_2/clk                              LogicCell40_SEQ_MODE_1000      0              3694  RISE       1

Data path
pin name                    model name                 delay  cumulative delay  slack  edge  Fanout
--------------------------  -------------------------  -----  ----------------  -----  ----  ------
stevec_in_0_LC_4_6_2/lcout  LogicCell40_SEQ_MODE_1000    796              4490   1023  RISE       9
I__228/I                    LocalMux                       0              4490   3287  RISE       1
I__228/O                    LocalMux                     486              4976   3287  RISE       1
I__237/I                    InMux                          0              4976   3287  RISE       1
I__237/O                    InMux                        382              5358   3287  RISE       1
stevec_in_e_3_LC_4_5_2/in1  LogicCell40_SEQ_MODE_1000      0              5358   3287  RISE       1

Capture Clock Path
pin name                                              model name                 delay  cumulative delay  edge  Fanout
----------------------------------------------------  -------------------------  -----  ----------------  ----  ------
spi_clk                                               spi_core                       0                 0  RISE       1
spi_clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
spi_clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
spi_clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
spi_clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 2502              3012  RISE       1
I__135/I                                              gio2CtrlBuf                    0              3012  RISE       1
I__135/O                                              gio2CtrlBuf                    0              3012  RISE       1
I__136/I                                              GlobalMux                      0              3012  RISE       1
I__136/O                                              GlobalMux                    227              3239  RISE       1
I__141/I                                              ClkMux                         0              3239  RISE       1
I__141/O                                              ClkMux                       455              3694  RISE       1
stevec_in_e_3_LC_4_5_2/clk                            LogicCell40_SEQ_MODE_1000      0              3694  RISE       1



++++ Path 28 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : stevec_in_2_LC_3_5_0/lcout
Path End         : stevec_in_2_LC_3_5_0/in2
Capture Clock    : stevec_in_2_LC_3_5_0/clk
Setup Constraint : 5540p
Path slack       : 3328p

Capture Clock Arrival Time (spi_core|spi_clk:R#2)   5540
+ Capture Clock Source Latency                         0
+ Capture Clock Path Delay                          3694
- Setup Time                                        -548
-------------------------------------------------   ---- 
End-of-path required time (ps)                      8686

Launch Clock Arrival Time (spi_core|spi_clk:R#1)      0
+ Launch Clock Source Latency                         0
+ Launch Clock Path Delay                          3694
+ Clock To Q                                        796
+ Data Path Delay                                   868
------------------------------------------------   ---- 
End-of-path arrival time (ps)                      5358
 
Launch Clock Path
pin name                                              model name                 delay  cumulative delay  edge  Fanout
----------------------------------------------------  -------------------------  -----  ----------------  ----  ------
spi_clk                                               spi_core                       0                 0  RISE       1
spi_clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
spi_clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
spi_clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
spi_clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 2502              3012  RISE       1
I__135/I                                              gio2CtrlBuf                    0              3012  RISE       1
I__135/O                                              gio2CtrlBuf                    0              3012  RISE       1
I__136/I                                              GlobalMux                      0              3012  RISE       1
I__136/O                                              GlobalMux                    227              3239  RISE       1
I__138/I                                              ClkMux                         0              3239  RISE       1
I__138/O                                              ClkMux                       455              3694  RISE       1
stevec_in_2_LC_3_5_0/clk                              LogicCell40_SEQ_MODE_1000      0              3694  RISE       1

Data path
pin name                    model name                 delay  cumulative delay  slack  edge  Fanout
--------------------------  -------------------------  -----  ----------------  -----  ----  ------
stevec_in_2_LC_3_5_0/lcout  LogicCell40_SEQ_MODE_1000    796              4490    651  RISE      10
I__212/I                    LocalMux                       0              4490   3328  RISE       1
I__212/O                    LocalMux                     486              4976   3328  RISE       1
I__222/I                    InMux                          0              4976   3328  RISE       1
I__222/O                    InMux                        382              5358   3328  RISE       1
I__223/I                    CascadeMux                     0              5358   3328  RISE       1
I__223/O                    CascadeMux                     0              5358   3328  RISE       1
stevec_in_2_LC_3_5_0/in2    LogicCell40_SEQ_MODE_1000      0              5358   3328  RISE       1

Capture Clock Path
pin name                                              model name                 delay  cumulative delay  edge  Fanout
----------------------------------------------------  -------------------------  -----  ----------------  ----  ------
spi_clk                                               spi_core                       0                 0  RISE       1
spi_clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
spi_clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
spi_clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
spi_clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 2502              3012  RISE       1
I__135/I                                              gio2CtrlBuf                    0              3012  RISE       1
I__135/O                                              gio2CtrlBuf                    0              3012  RISE       1
I__136/I                                              GlobalMux                      0              3012  RISE       1
I__136/O                                              GlobalMux                    227              3239  RISE       1
I__138/I                                              ClkMux                         0              3239  RISE       1
I__138/O                                              ClkMux                       455              3694  RISE       1
stevec_in_2_LC_3_5_0/clk                              LogicCell40_SEQ_MODE_1000      0              3694  RISE       1



++++ Path 29 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : stevec_in_fast_1_LC_4_6_0/lcout
Path End         : stevec_in_fast_1_LC_4_6_0/in2
Capture Clock    : stevec_in_fast_1_LC_4_6_0/clk
Setup Constraint : 5540p
Path slack       : 3328p

Capture Clock Arrival Time (spi_core|spi_clk:R#2)   5540
+ Capture Clock Source Latency                         0
+ Capture Clock Path Delay                          3694
- Setup Time                                        -548
-------------------------------------------------   ---- 
End-of-path required time (ps)                      8686

Launch Clock Arrival Time (spi_core|spi_clk:R#1)      0
+ Launch Clock Source Latency                         0
+ Launch Clock Path Delay                          3694
+ Clock To Q                                        796
+ Data Path Delay                                   868
------------------------------------------------   ---- 
End-of-path arrival time (ps)                      5358
 
Launch Clock Path
pin name                                              model name                 delay  cumulative delay  edge  Fanout
----------------------------------------------------  -------------------------  -----  ----------------  ----  ------
spi_clk                                               spi_core                       0                 0  RISE       1
spi_clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
spi_clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
spi_clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
spi_clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 2502              3012  RISE       1
I__135/I                                              gio2CtrlBuf                    0              3012  RISE       1
I__135/O                                              gio2CtrlBuf                    0              3012  RISE       1
I__136/I                                              GlobalMux                      0              3012  RISE       1
I__136/O                                              GlobalMux                    227              3239  RISE       1
I__147/I                                              ClkMux                         0              3239  RISE       1
I__147/O                                              ClkMux                       455              3694  RISE       1
stevec_in_fast_1_LC_4_6_0/clk                         LogicCell40_SEQ_MODE_1000      0              3694  RISE       1

Data path
pin name                         model name                 delay  cumulative delay  slack  edge  Fanout
-------------------------------  -------------------------  -----  ----------------  -----  ----  ------
stevec_in_fast_1_LC_4_6_0/lcout  LogicCell40_SEQ_MODE_1000    796              4490   -197  RISE       7
I__241/I                         LocalMux                       0              4490    919  RISE       1
I__241/O                         LocalMux                     486              4976    919  RISE       1
I__248/I                         InMux                          0              4976   3328  RISE       1
I__248/O                         InMux                        382              5358   3328  RISE       1
I__252/I                         CascadeMux                     0              5358   3328  RISE       1
I__252/O                         CascadeMux                     0              5358   3328  RISE       1
stevec_in_fast_1_LC_4_6_0/in2    LogicCell40_SEQ_MODE_1000      0              5358   3328  RISE       1

Capture Clock Path
pin name                                              model name                 delay  cumulative delay  edge  Fanout
----------------------------------------------------  -------------------------  -----  ----------------  ----  ------
spi_clk                                               spi_core                       0                 0  RISE       1
spi_clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
spi_clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
spi_clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
spi_clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 2502              3012  RISE       1
I__135/I                                              gio2CtrlBuf                    0              3012  RISE       1
I__135/O                                              gio2CtrlBuf                    0              3012  RISE       1
I__136/I                                              GlobalMux                      0              3012  RISE       1
I__136/O                                              GlobalMux                    227              3239  RISE       1
I__147/I                                              ClkMux                         0              3239  RISE       1
I__147/O                                              ClkMux                       455              3694  RISE       1
stevec_in_fast_1_LC_4_6_0/clk                         LogicCell40_SEQ_MODE_1000      0              3694  RISE       1



++++ Path 30 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : reg_in_6_LC_5_6_7/lcout
Path End         : spi_to_fpga_reg_6_LC_4_7_3/in3
Capture Clock    : spi_to_fpga_reg_6_LC_4_7_3/clk
Setup Constraint : 5540p
Path slack       : 3473p

Capture Clock Arrival Time (spi_core|spi_clk:R#2)   5540
+ Capture Clock Source Latency                         0
+ Capture Clock Path Delay                          3694
- Setup Time                                        -403
-------------------------------------------------   ---- 
End-of-path required time (ps)                      8831

Launch Clock Arrival Time (spi_core|spi_clk:R#1)      0
+ Launch Clock Source Latency                         0
+ Launch Clock Path Delay                          3694
+ Clock To Q                                        796
+ Data Path Delay                                   868
------------------------------------------------   ---- 
End-of-path arrival time (ps)                      5358
 
Launch Clock Path
pin name                                              model name                 delay  cumulative delay  edge  Fanout
----------------------------------------------------  -------------------------  -----  ----------------  ----  ------
spi_clk                                               spi_core                       0                 0  RISE       1
spi_clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
spi_clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
spi_clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
spi_clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 2502              3012  RISE       1
I__135/I                                              gio2CtrlBuf                    0              3012  RISE       1
I__135/O                                              gio2CtrlBuf                    0              3012  RISE       1
I__136/I                                              GlobalMux                      0              3012  RISE       1
I__136/O                                              GlobalMux                    227              3239  RISE       1
I__150/I                                              ClkMux                         0              3239  RISE       1
I__150/O                                              ClkMux                       455              3694  RISE       1
reg_in_6_LC_5_6_7/clk                                 LogicCell40_SEQ_MODE_1000      0              3694  RISE       1

Data path
pin name                        model name                 delay  cumulative delay  slack  edge  Fanout
------------------------------  -------------------------  -----  ----------------  -----  ----  ------
reg_in_6_LC_5_6_7/lcout         LogicCell40_SEQ_MODE_1000    796              4490   3473  RISE       1
I__151/I                        LocalMux                       0              4490   3473  RISE       1
I__151/O                        LocalMux                     486              4976   3473  RISE       1
I__152/I                        InMux                          0              4976   3473  RISE       1
I__152/O                        InMux                        382              5358   3473  RISE       1
spi_to_fpga_reg_6_LC_4_7_3/in3  LogicCell40_SEQ_MODE_1000      0              5358   3473  RISE       1

Capture Clock Path
pin name                                              model name                 delay  cumulative delay  edge  Fanout
----------------------------------------------------  -------------------------  -----  ----------------  ----  ------
spi_clk                                               spi_core                       0                 0  RISE       1
spi_clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
spi_clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
spi_clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
spi_clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 2502              3012  RISE       1
I__135/I                                              gio2CtrlBuf                    0              3012  RISE       1
I__135/O                                              gio2CtrlBuf                    0              3012  RISE       1
I__136/I                                              GlobalMux                      0              3012  RISE       1
I__136/O                                              GlobalMux                    227              3239  RISE       1
I__149/I                                              ClkMux                         0              3239  RISE       1
I__149/O                                              ClkMux                       455              3694  RISE       1
spi_to_fpga_reg_6_LC_4_7_3/clk                        LogicCell40_SEQ_MODE_1000      0              3694  RISE       1



++++ Path 31 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : reg_in_7_LC_2_7_7/lcout
Path End         : spi_to_fpga_reg_7_LC_2_7_5/in3
Capture Clock    : spi_to_fpga_reg_7_LC_2_7_5/clk
Setup Constraint : 5540p
Path slack       : 3473p

Capture Clock Arrival Time (spi_core|spi_clk:R#2)   5540
+ Capture Clock Source Latency                         0
+ Capture Clock Path Delay                          3694
- Setup Time                                        -403
-------------------------------------------------   ---- 
End-of-path required time (ps)                      8831

Launch Clock Arrival Time (spi_core|spi_clk:R#1)      0
+ Launch Clock Source Latency                         0
+ Launch Clock Path Delay                          3694
+ Clock To Q                                        796
+ Data Path Delay                                   868
------------------------------------------------   ---- 
End-of-path arrival time (ps)                      5358
 
Launch Clock Path
pin name                                              model name                 delay  cumulative delay  edge  Fanout
----------------------------------------------------  -------------------------  -----  ----------------  ----  ------
spi_clk                                               spi_core                       0                 0  RISE       1
spi_clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
spi_clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
spi_clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
spi_clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 2502              3012  RISE       1
I__135/I                                              gio2CtrlBuf                    0              3012  RISE       1
I__135/O                                              gio2CtrlBuf                    0              3012  RISE       1
I__136/I                                              GlobalMux                      0              3012  RISE       1
I__136/O                                              GlobalMux                    227              3239  RISE       1
I__142/I                                              ClkMux                         0              3239  RISE       1
I__142/O                                              ClkMux                       455              3694  RISE       1
reg_in_7_LC_2_7_7/clk                                 LogicCell40_SEQ_MODE_1000      0              3694  RISE       1

Data path
pin name                        model name                 delay  cumulative delay  slack  edge  Fanout
------------------------------  -------------------------  -----  ----------------  -----  ----  ------
reg_in_7_LC_2_7_7/lcout         LogicCell40_SEQ_MODE_1000    796              4490   3473  RISE       1
I__61/I                         LocalMux                       0              4490   3473  RISE       1
I__61/O                         LocalMux                     486              4976   3473  RISE       1
I__62/I                         InMux                          0              4976   3473  RISE       1
I__62/O                         InMux                        382              5358   3473  RISE       1
spi_to_fpga_reg_7_LC_2_7_5/in3  LogicCell40_SEQ_MODE_1000      0              5358   3473  RISE       1

Capture Clock Path
pin name                                              model name                 delay  cumulative delay  edge  Fanout
----------------------------------------------------  -------------------------  -----  ----------------  ----  ------
spi_clk                                               spi_core                       0                 0  RISE       1
spi_clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
spi_clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
spi_clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
spi_clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 2502              3012  RISE       1
I__135/I                                              gio2CtrlBuf                    0              3012  RISE       1
I__135/O                                              gio2CtrlBuf                    0              3012  RISE       1
I__136/I                                              GlobalMux                      0              3012  RISE       1
I__136/O                                              GlobalMux                    227              3239  RISE       1
I__142/I                                              ClkMux                         0              3239  RISE       1
I__142/O                                              ClkMux                       455              3694  RISE       1
spi_to_fpga_reg_7_LC_2_7_5/clk                        LogicCell40_SEQ_MODE_1000      0              3694  RISE       1



++++ Path 32 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : stevec_in_1_LC_3_5_1/lcout
Path End         : stevec_in_2_LC_3_5_0/in3
Capture Clock    : stevec_in_2_LC_3_5_0/clk
Setup Constraint : 5540p
Path slack       : 3473p

Capture Clock Arrival Time (spi_core|spi_clk:R#2)   5540
+ Capture Clock Source Latency                         0
+ Capture Clock Path Delay                          3694
- Setup Time                                        -403
-------------------------------------------------   ---- 
End-of-path required time (ps)                      8831

Launch Clock Arrival Time (spi_core|spi_clk:R#1)      0
+ Launch Clock Source Latency                         0
+ Launch Clock Path Delay                          3694
+ Clock To Q                                        796
+ Data Path Delay                                   868
------------------------------------------------   ---- 
End-of-path arrival time (ps)                      5358
 
Launch Clock Path
pin name                                              model name                 delay  cumulative delay  edge  Fanout
----------------------------------------------------  -------------------------  -----  ----------------  ----  ------
spi_clk                                               spi_core                       0                 0  RISE       1
spi_clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
spi_clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
spi_clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
spi_clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 2502              3012  RISE       1
I__135/I                                              gio2CtrlBuf                    0              3012  RISE       1
I__135/O                                              gio2CtrlBuf                    0              3012  RISE       1
I__136/I                                              GlobalMux                      0              3012  RISE       1
I__136/O                                              GlobalMux                    227              3239  RISE       1
I__138/I                                              ClkMux                         0              3239  RISE       1
I__138/O                                              ClkMux                       455              3694  RISE       1
stevec_in_1_LC_3_5_1/clk                              LogicCell40_SEQ_MODE_1000      0              3694  RISE       1

Data path
pin name                    model name                 delay  cumulative delay  slack  edge  Fanout
--------------------------  -------------------------  -----  ----------------  -----  ----  ------
stevec_in_1_LC_3_5_1/lcout  LogicCell40_SEQ_MODE_1000    796              4490    454  RISE       5
I__87/I                     LocalMux                       0              4490    506  RISE       1
I__87/O                     LocalMux                     486              4976    506  RISE       1
I__91/I                     InMux                          0              4976   3473  RISE       1
I__91/O                     InMux                        382              5358   3473  RISE       1
stevec_in_2_LC_3_5_0/in3    LogicCell40_SEQ_MODE_1000      0              5358   3473  RISE       1

Capture Clock Path
pin name                                              model name                 delay  cumulative delay  edge  Fanout
----------------------------------------------------  -------------------------  -----  ----------------  ----  ------
spi_clk                                               spi_core                       0                 0  RISE       1
spi_clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
spi_clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
spi_clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
spi_clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 2502              3012  RISE       1
I__135/I                                              gio2CtrlBuf                    0              3012  RISE       1
I__135/O                                              gio2CtrlBuf                    0              3012  RISE       1
I__136/I                                              GlobalMux                      0              3012  RISE       1
I__136/O                                              GlobalMux                    227              3239  RISE       1
I__138/I                                              ClkMux                         0              3239  RISE       1
I__138/O                                              ClkMux                       455              3694  RISE       1
stevec_in_2_LC_3_5_0/clk                              LogicCell40_SEQ_MODE_1000      0              3694  RISE       1



++++ Path 33 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : stevec_in_fast_0_LC_4_4_1/lcout
Path End         : stevec_in_fast_0_LC_4_4_1/in3
Capture Clock    : stevec_in_fast_0_LC_4_4_1/clk
Setup Constraint : 5540p
Path slack       : 3473p

Capture Clock Arrival Time (spi_core|spi_clk:R#2)   5540
+ Capture Clock Source Latency                         0
+ Capture Clock Path Delay                          3694
- Setup Time                                        -403
-------------------------------------------------   ---- 
End-of-path required time (ps)                      8831

Launch Clock Arrival Time (spi_core|spi_clk:R#1)      0
+ Launch Clock Source Latency                         0
+ Launch Clock Path Delay                          3694
+ Clock To Q                                        796
+ Data Path Delay                                   868
------------------------------------------------   ---- 
End-of-path arrival time (ps)                      5358
 
Launch Clock Path
pin name                                              model name                 delay  cumulative delay  edge  Fanout
----------------------------------------------------  -------------------------  -----  ----------------  ----  ------
spi_clk                                               spi_core                       0                 0  RISE       1
spi_clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
spi_clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
spi_clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
spi_clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 2502              3012  RISE       1
I__135/I                                              gio2CtrlBuf                    0              3012  RISE       1
I__135/O                                              gio2CtrlBuf                    0              3012  RISE       1
I__136/I                                              GlobalMux                      0              3012  RISE       1
I__136/O                                              GlobalMux                    227              3239  RISE       1
I__146/I                                              ClkMux                         0              3239  RISE       1
I__146/O                                              ClkMux                       455              3694  RISE       1
stevec_in_fast_0_LC_4_4_1/clk                         LogicCell40_SEQ_MODE_1000      0              3694  RISE       1

Data path
pin name                         model name                 delay  cumulative delay  slack  edge  Fanout
-------------------------------  -------------------------  -----  ----------------  -----  ----  ------
stevec_in_fast_0_LC_4_4_1/lcout  LogicCell40_SEQ_MODE_1000    796              4490   -166  RISE       5
I__107/I                         LocalMux                       0              4490   3473  RISE       1
I__107/O                         LocalMux                     486              4976   3473  RISE       1
I__112/I                         InMux                          0              4976   3473  RISE       1
I__112/O                         InMux                        382              5358   3473  RISE       1
stevec_in_fast_0_LC_4_4_1/in3    LogicCell40_SEQ_MODE_1000      0              5358   3473  RISE       1

Capture Clock Path
pin name                                              model name                 delay  cumulative delay  edge  Fanout
----------------------------------------------------  -------------------------  -----  ----------------  ----  ------
spi_clk                                               spi_core                       0                 0  RISE       1
spi_clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
spi_clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
spi_clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
spi_clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 2502              3012  RISE       1
I__135/I                                              gio2CtrlBuf                    0              3012  RISE       1
I__135/O                                              gio2CtrlBuf                    0              3012  RISE       1
I__136/I                                              GlobalMux                      0              3012  RISE       1
I__136/O                                              GlobalMux                    227              3239  RISE       1
I__146/I                                              ClkMux                         0              3239  RISE       1
I__146/O                                              ClkMux                       455              3694  RISE       1
stevec_in_fast_0_LC_4_4_1/clk                         LogicCell40_SEQ_MODE_1000      0              3694  RISE       1



++++ Path 34 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : stevec_in_0_LC_4_6_2/lcout
Path End         : stevec_in_0_LC_4_6_2/in3
Capture Clock    : stevec_in_0_LC_4_6_2/clk
Setup Constraint : 5540p
Path slack       : 3473p

Capture Clock Arrival Time (spi_core|spi_clk:R#2)   5540
+ Capture Clock Source Latency                         0
+ Capture Clock Path Delay                          3694
- Setup Time                                        -403
-------------------------------------------------   ---- 
End-of-path required time (ps)                      8831

Launch Clock Arrival Time (spi_core|spi_clk:R#1)      0
+ Launch Clock Source Latency                         0
+ Launch Clock Path Delay                          3694
+ Clock To Q                                        796
+ Data Path Delay                                   868
------------------------------------------------   ---- 
End-of-path arrival time (ps)                      5358
 
Launch Clock Path
pin name                                              model name                 delay  cumulative delay  edge  Fanout
----------------------------------------------------  -------------------------  -----  ----------------  ----  ------
spi_clk                                               spi_core                       0                 0  RISE       1
spi_clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
spi_clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
spi_clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
spi_clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 2502              3012  RISE       1
I__135/I                                              gio2CtrlBuf                    0              3012  RISE       1
I__135/O                                              gio2CtrlBuf                    0              3012  RISE       1
I__136/I                                              GlobalMux                      0              3012  RISE       1
I__136/O                                              GlobalMux                    227              3239  RISE       1
I__147/I                                              ClkMux                         0              3239  RISE       1
I__147/O                                              ClkMux                       455              3694  RISE       1
stevec_in_0_LC_4_6_2/clk                              LogicCell40_SEQ_MODE_1000      0              3694  RISE       1

Data path
pin name                    model name                 delay  cumulative delay  slack  edge  Fanout
--------------------------  -------------------------  -----  ----------------  -----  ----  ------
stevec_in_0_LC_4_6_2/lcout  LogicCell40_SEQ_MODE_1000    796              4490   1023  RISE       9
I__226/I                    LocalMux                       0              4490   1023  RISE       1
I__226/O                    LocalMux                     486              4976   1023  RISE       1
I__231/I                    InMux                          0              4976   3473  RISE       1
I__231/O                    InMux                        382              5358   3473  RISE       1
stevec_in_0_LC_4_6_2/in3    LogicCell40_SEQ_MODE_1000      0              5358   3473  RISE       1

Capture Clock Path
pin name                                              model name                 delay  cumulative delay  edge  Fanout
----------------------------------------------------  -------------------------  -----  ----------------  ----  ------
spi_clk                                               spi_core                       0                 0  RISE       1
spi_clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
spi_clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
spi_clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
spi_clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 2502              3012  RISE       1
I__135/I                                              gio2CtrlBuf                    0              3012  RISE       1
I__135/O                                              gio2CtrlBuf                    0              3012  RISE       1
I__136/I                                              GlobalMux                      0              3012  RISE       1
I__136/O                                              GlobalMux                    227              3239  RISE       1
I__147/I                                              ClkMux                         0              3239  RISE       1
I__147/O                                              ClkMux                       455              3694  RISE       1
stevec_in_0_LC_4_6_2/clk                              LogicCell40_SEQ_MODE_1000      0              3694  RISE       1



++++ Path 35 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : stevec_in_0_LC_4_6_2/lcout
Path End         : stevec_in_fast_1_LC_4_6_0/in3
Capture Clock    : stevec_in_fast_1_LC_4_6_0/clk
Setup Constraint : 5540p
Path slack       : 3473p

Capture Clock Arrival Time (spi_core|spi_clk:R#2)   5540
+ Capture Clock Source Latency                         0
+ Capture Clock Path Delay                          3694
- Setup Time                                        -403
-------------------------------------------------   ---- 
End-of-path required time (ps)                      8831

Launch Clock Arrival Time (spi_core|spi_clk:R#1)      0
+ Launch Clock Source Latency                         0
+ Launch Clock Path Delay                          3694
+ Clock To Q                                        796
+ Data Path Delay                                   868
------------------------------------------------   ---- 
End-of-path arrival time (ps)                      5358
 
Launch Clock Path
pin name                                              model name                 delay  cumulative delay  edge  Fanout
----------------------------------------------------  -------------------------  -----  ----------------  ----  ------
spi_clk                                               spi_core                       0                 0  RISE       1
spi_clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
spi_clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
spi_clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
spi_clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 2502              3012  RISE       1
I__135/I                                              gio2CtrlBuf                    0              3012  RISE       1
I__135/O                                              gio2CtrlBuf                    0              3012  RISE       1
I__136/I                                              GlobalMux                      0              3012  RISE       1
I__136/O                                              GlobalMux                    227              3239  RISE       1
I__147/I                                              ClkMux                         0              3239  RISE       1
I__147/O                                              ClkMux                       455              3694  RISE       1
stevec_in_0_LC_4_6_2/clk                              LogicCell40_SEQ_MODE_1000      0              3694  RISE       1

Data path
pin name                       model name                 delay  cumulative delay  slack  edge  Fanout
-----------------------------  -------------------------  -----  ----------------  -----  ----  ------
stevec_in_0_LC_4_6_2/lcout     LogicCell40_SEQ_MODE_1000    796              4490   1023  RISE       9
I__226/I                       LocalMux                       0              4490   1023  RISE       1
I__226/O                       LocalMux                     486              4976   1023  RISE       1
I__232/I                       InMux                          0              4976   3473  RISE       1
I__232/O                       InMux                        382              5358   3473  RISE       1
stevec_in_fast_1_LC_4_6_0/in3  LogicCell40_SEQ_MODE_1000      0              5358   3473  RISE       1

Capture Clock Path
pin name                                              model name                 delay  cumulative delay  edge  Fanout
----------------------------------------------------  -------------------------  -----  ----------------  ----  ------
spi_clk                                               spi_core                       0                 0  RISE       1
spi_clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
spi_clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
spi_clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
spi_clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 2502              3012  RISE       1
I__135/I                                              gio2CtrlBuf                    0              3012  RISE       1
I__135/O                                              gio2CtrlBuf                    0              3012  RISE       1
I__136/I                                              GlobalMux                      0              3012  RISE       1
I__136/O                                              GlobalMux                    227              3239  RISE       1
I__147/I                                              ClkMux                         0              3239  RISE       1
I__147/O                                              ClkMux                       455              3694  RISE       1
stevec_in_fast_1_LC_4_6_0/clk                         LogicCell40_SEQ_MODE_1000      0              3694  RISE       1



++++ Path 36 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : stevec_in_0_LC_4_6_2/lcout
Path End         : stevec_in_1_LC_3_5_1/in3
Capture Clock    : stevec_in_1_LC_3_5_1/clk
Setup Constraint : 5540p
Path slack       : 3473p

Capture Clock Arrival Time (spi_core|spi_clk:R#2)   5540
+ Capture Clock Source Latency                         0
+ Capture Clock Path Delay                          3694
- Setup Time                                        -403
-------------------------------------------------   ---- 
End-of-path required time (ps)                      8831

Launch Clock Arrival Time (spi_core|spi_clk:R#1)      0
+ Launch Clock Source Latency                         0
+ Launch Clock Path Delay                          3694
+ Clock To Q                                        796
+ Data Path Delay                                   868
------------------------------------------------   ---- 
End-of-path arrival time (ps)                      5358
 
Launch Clock Path
pin name                                              model name                 delay  cumulative delay  edge  Fanout
----------------------------------------------------  -------------------------  -----  ----------------  ----  ------
spi_clk                                               spi_core                       0                 0  RISE       1
spi_clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
spi_clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
spi_clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
spi_clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 2502              3012  RISE       1
I__135/I                                              gio2CtrlBuf                    0              3012  RISE       1
I__135/O                                              gio2CtrlBuf                    0              3012  RISE       1
I__136/I                                              GlobalMux                      0              3012  RISE       1
I__136/O                                              GlobalMux                    227              3239  RISE       1
I__147/I                                              ClkMux                         0              3239  RISE       1
I__147/O                                              ClkMux                       455              3694  RISE       1
stevec_in_0_LC_4_6_2/clk                              LogicCell40_SEQ_MODE_1000      0              3694  RISE       1

Data path
pin name                    model name                 delay  cumulative delay  slack  edge  Fanout
--------------------------  -------------------------  -----  ----------------  -----  ----  ------
stevec_in_0_LC_4_6_2/lcout  LogicCell40_SEQ_MODE_1000    796              4490   1023  RISE       9
I__227/I                    LocalMux                       0              4490   1219  RISE       1
I__227/O                    LocalMux                     486              4976   1219  RISE       1
I__235/I                    InMux                          0              4976   3473  RISE       1
I__235/O                    InMux                        382              5358   3473  RISE       1
stevec_in_1_LC_3_5_1/in3    LogicCell40_SEQ_MODE_1000      0              5358   3473  RISE       1

Capture Clock Path
pin name                                              model name                 delay  cumulative delay  edge  Fanout
----------------------------------------------------  -------------------------  -----  ----------------  ----  ------
spi_clk                                               spi_core                       0                 0  RISE       1
spi_clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
spi_clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
spi_clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
spi_clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 2502              3012  RISE       1
I__135/I                                              gio2CtrlBuf                    0              3012  RISE       1
I__135/O                                              gio2CtrlBuf                    0              3012  RISE       1
I__136/I                                              GlobalMux                      0              3012  RISE       1
I__136/O                                              GlobalMux                    227              3239  RISE       1
I__138/I                                              ClkMux                         0              3239  RISE       1
I__138/O                                              ClkMux                       455              3694  RISE       1
stevec_in_1_LC_3_5_1/clk                              LogicCell40_SEQ_MODE_1000      0              3694  RISE       1



++++ Path 37 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : stevec_in_e_3_LC_4_5_2/lcout
Path End         : stevec_in_e_3_LC_4_5_2/in3
Capture Clock    : stevec_in_e_3_LC_4_5_2/clk
Setup Constraint : 5540p
Path slack       : 3473p

Capture Clock Arrival Time (spi_core|spi_clk:R#2)   5540
+ Capture Clock Source Latency                         0
+ Capture Clock Path Delay                          3694
- Setup Time                                        -403
-------------------------------------------------   ---- 
End-of-path required time (ps)                      8831

Launch Clock Arrival Time (spi_core|spi_clk:R#1)      0
+ Launch Clock Source Latency                         0
+ Launch Clock Path Delay                          3694
+ Clock To Q                                        796
+ Data Path Delay                                   868
------------------------------------------------   ---- 
End-of-path arrival time (ps)                      5358
 
Launch Clock Path
pin name                                              model name                 delay  cumulative delay  edge  Fanout
----------------------------------------------------  -------------------------  -----  ----------------  ----  ------
spi_clk                                               spi_core                       0                 0  RISE       1
spi_clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
spi_clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
spi_clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
spi_clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 2502              3012  RISE       1
I__135/I                                              gio2CtrlBuf                    0              3012  RISE       1
I__135/O                                              gio2CtrlBuf                    0              3012  RISE       1
I__136/I                                              GlobalMux                      0              3012  RISE       1
I__136/O                                              GlobalMux                    227              3239  RISE       1
I__141/I                                              ClkMux                         0              3239  RISE       1
I__141/O                                              ClkMux                       455              3694  RISE       1
stevec_in_e_3_LC_4_5_2/clk                            LogicCell40_SEQ_MODE_1000      0              3694  RISE       1

Data path
pin name                      model name                 delay  cumulative delay  slack  edge  Fanout
----------------------------  -------------------------  -----  ----------------  -----  ----  ------
stevec_in_e_3_LC_4_5_2/lcout  LogicCell40_SEQ_MODE_1000    796              4490    -73  RISE       9
I__254/I                      LocalMux                       0              4490    -73  RISE       1
I__254/O                      LocalMux                     486              4976    -73  RISE       1
I__260/I                      InMux                          0              4976   3473  RISE       1
I__260/O                      InMux                        382              5358   3473  RISE       1
stevec_in_e_3_LC_4_5_2/in3    LogicCell40_SEQ_MODE_1000      0              5358   3473  RISE       1

Capture Clock Path
pin name                                              model name                 delay  cumulative delay  edge  Fanout
----------------------------------------------------  -------------------------  -----  ----------------  ----  ------
spi_clk                                               spi_core                       0                 0  RISE       1
spi_clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
spi_clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
spi_clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
spi_clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 2502              3012  RISE       1
I__135/I                                              gio2CtrlBuf                    0              3012  RISE       1
I__135/O                                              gio2CtrlBuf                    0              3012  RISE       1
I__136/I                                              GlobalMux                      0              3012  RISE       1
I__136/O                                              GlobalMux                    227              3239  RISE       1
I__141/I                                              ClkMux                         0              3239  RISE       1
I__141/O                                              ClkMux                       455              3694  RISE       1
stevec_in_e_3_LC_4_5_2/clk                            LogicCell40_SEQ_MODE_1000      0              3694  RISE       1



++++ Path 38 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : mosi
Path End         : reg_in_2_LC_2_5_0/in3
Capture Clock    : reg_in_2_LC_2_5_0/clk
Setup Constraint : +INF
Path slack       : +INF

Capture Clock Arrival Time (spi_core|spi_clk:R#1)    +INF
+ Capture Clock Source Latency                          0
+ Capture Clock Path Delay                           3694
- Setup Time                                         -320
-------------------------------------------------   ----- 
End-of-path required time (ps)                       +INF

Launch Clock Arrival Time (DEFAULT:R#0)      0
+ Launch Clock Source Latency                0
+ Input Delay                                0
+ Data Path Delay                         2763
---------------------------------------   ---- 
End-of-path arrival time (ps)             2763
 
Data path
pin name                       model name                 delay  cumulative delay  slack  edge  Fanout
-----------------------------  -------------------------  -----  ----------------  -----  ----  ------
mosi                           spi_core                       0                 0   +INF  RISE       1
mosi_ibuf_iopad/PACKAGEPIN:in  IO_PAD                         0                 0   +INF  RISE       1
mosi_ibuf_iopad/DOUT           IO_PAD                       510               510   +INF  RISE       1
mosi_ibuf_preio/PADIN          PRE_IO_PIN_TYPE_000001         0               510   +INF  RISE       1
mosi_ibuf_preio/DIN0           PRE_IO_PIN_TYPE_000001       682              1192   +INF  FALL       1
I__153/I                       Odrv12                         0              1192   +INF  FALL       1
I__153/O                       Odrv12                       796              1988   +INF  FALL       1
I__155/I                       LocalMux                       0              1988   +INF  FALL       1
I__155/O                       LocalMux                     455              2443   +INF  FALL       1
I__160/I                       InMux                          0              2443   +INF  FALL       1
I__160/O                       InMux                        320              2763   +INF  FALL       1
reg_in_2_LC_2_5_0/in3          LogicCell40_SEQ_MODE_1000      0              2763   +INF  FALL       1

Capture Clock Path
pin name                                              model name                 delay  cumulative delay  edge  Fanout
----------------------------------------------------  -------------------------  -----  ----------------  ----  ------
spi_clk                                               spi_core                       0                 0  RISE       1
spi_clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
spi_clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
spi_clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
spi_clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 2502              3012  RISE       1
I__135/I                                              gio2CtrlBuf                    0              3012  RISE       1
I__135/O                                              gio2CtrlBuf                    0              3012  RISE       1
I__136/I                                              GlobalMux                      0              3012  RISE       1
I__136/O                                              GlobalMux                    227              3239  RISE       1
I__137/I                                              ClkMux                         0              3239  RISE       1
I__137/O                                              ClkMux                       455              3694  RISE       1
reg_in_2_LC_2_5_0/clk                                 LogicCell40_SEQ_MODE_1000      0              3694  RISE       1



++++ Path 39 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : mosi
Path End         : reg_in_3_LC_5_5_3/in3
Capture Clock    : reg_in_3_LC_5_5_3/clk
Setup Constraint : +INF
Path slack       : +INF

Capture Clock Arrival Time (spi_core|spi_clk:R#1)    +INF
+ Capture Clock Source Latency                          0
+ Capture Clock Path Delay                           3694
- Setup Time                                         -320
-------------------------------------------------   ----- 
End-of-path required time (ps)                       +INF

Launch Clock Arrival Time (DEFAULT:R#0)      0
+ Launch Clock Source Latency                0
+ Input Delay                                0
+ Data Path Delay                         2713
---------------------------------------   ---- 
End-of-path arrival time (ps)             2713
 
Data path
pin name                       model name                 delay  cumulative delay  slack  edge  Fanout
-----------------------------  -------------------------  -----  ----------------  -----  ----  ------
mosi                           spi_core                       0                 0   +INF  FALL       1
mosi_ibuf_iopad/PACKAGEPIN:in  IO_PAD                         0                 0   +INF  FALL       1
mosi_ibuf_iopad/DOUT           IO_PAD                       460               460   +INF  FALL       1
mosi_ibuf_preio/PADIN          PRE_IO_PIN_TYPE_000001         0               460   +INF  FALL       1
mosi_ibuf_preio/DIN0           PRE_IO_PIN_TYPE_000001       682              1142   +INF  FALL       1
I__153/I                       Odrv12                         0              1142   +INF  FALL       1
I__153/O                       Odrv12                       796              1938   +INF  FALL       1
I__156/I                       LocalMux                       0              1938   +INF  FALL       1
I__156/O                       LocalMux                     455              2393   +INF  FALL       1
I__161/I                       InMux                          0              2393   +INF  FALL       1
I__161/O                       InMux                        320              2713   +INF  FALL       1
reg_in_3_LC_5_5_3/in3          LogicCell40_SEQ_MODE_1000      0              2713   +INF  FALL       1

Capture Clock Path
pin name                                              model name                 delay  cumulative delay  edge  Fanout
----------------------------------------------------  -------------------------  -----  ----------------  ----  ------
spi_clk                                               spi_core                       0                 0  RISE       1
spi_clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
spi_clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
spi_clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
spi_clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 2502              3012  RISE       1
I__135/I                                              gio2CtrlBuf                    0              3012  RISE       1
I__135/O                                              gio2CtrlBuf                    0              3012  RISE       1
I__136/I                                              GlobalMux                      0              3012  RISE       1
I__136/O                                              GlobalMux                    227              3239  RISE       1
I__143/I                                              ClkMux                         0              3239  RISE       1
I__143/O                                              ClkMux                       455              3694  RISE       1
reg_in_3_LC_5_5_3/clk                                 LogicCell40_SEQ_MODE_1000      0              3694  RISE       1



++++ Path 40 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : tx_enable
Path End         : stevec_in_0_LC_4_6_2/in0
Capture Clock    : stevec_in_0_LC_4_6_2/clk
Setup Constraint : +INF
Path slack       : +INF

Capture Clock Arrival Time (spi_core|spi_clk:R#1)    +INF
+ Capture Clock Source Latency                          0
+ Capture Clock Path Delay                           3694
- Setup Time                                         -589
-------------------------------------------------   ----- 
End-of-path required time (ps)                       +INF

Launch Clock Arrival Time (DEFAULT:R#0)      0
+ Launch Clock Source Latency                0
+ Input Delay                                0
+ Data Path Delay                         2515
---------------------------------------   ---- 
End-of-path arrival time (ps)             2515
 
Data path
pin name                            model name                 delay  cumulative delay  slack  edge  Fanout
----------------------------------  -------------------------  -----  ----------------  -----  ----  ------
tx_enable                           spi_core                       0                 0   +INF  RISE       1
tx_enable_ibuf_iopad/PACKAGEPIN:in  IO_PAD                         0                 0   +INF  RISE       1
tx_enable_ibuf_iopad/DOUT           IO_PAD                       510               510   +INF  RISE       1
tx_enable_ibuf_preio/PADIN          PRE_IO_PIN_TYPE_000001         0               510   +INF  RISE       1
tx_enable_ibuf_preio/DIN0           PRE_IO_PIN_TYPE_000001       682              1192   +INF  FALL       1
I__268/I                            Odrv4                          0              1192   +INF  FALL       1
I__268/O                            Odrv4                        548              1740   +INF  FALL       1
I__270/I                            LocalMux                       0              1740   +INF  FALL       1
I__270/O                            LocalMux                     455              2195   +INF  FALL       1
I__276/I                            InMux                          0              2195   +INF  FALL       1
I__276/O                            InMux                        320              2515   +INF  FALL       1
stevec_in_0_LC_4_6_2/in0            LogicCell40_SEQ_MODE_1000      0              2515   +INF  FALL       1

Capture Clock Path
pin name                                              model name                 delay  cumulative delay  edge  Fanout
----------------------------------------------------  -------------------------  -----  ----------------  ----  ------
spi_clk                                               spi_core                       0                 0  RISE       1
spi_clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
spi_clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
spi_clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
spi_clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 2502              3012  RISE       1
I__135/I                                              gio2CtrlBuf                    0              3012  RISE       1
I__135/O                                              gio2CtrlBuf                    0              3012  RISE       1
I__136/I                                              GlobalMux                      0              3012  RISE       1
I__136/O                                              GlobalMux                    227              3239  RISE       1
I__147/I                                              ClkMux                         0              3239  RISE       1
I__147/O                                              ClkMux                       455              3694  RISE       1
stevec_in_0_LC_4_6_2/clk                              LogicCell40_SEQ_MODE_1000      0              3694  RISE       1



++++ Path 41 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : tx_enable
Path End         : stevec_in_fast_1_LC_4_6_0/in0
Capture Clock    : stevec_in_fast_1_LC_4_6_0/clk
Setup Constraint : +INF
Path slack       : +INF

Capture Clock Arrival Time (spi_core|spi_clk:R#1)    +INF
+ Capture Clock Source Latency                          0
+ Capture Clock Path Delay                           3694
- Setup Time                                         -589
-------------------------------------------------   ----- 
End-of-path required time (ps)                       +INF

Launch Clock Arrival Time (DEFAULT:R#0)      0
+ Launch Clock Source Latency                0
+ Input Delay                                0
+ Data Path Delay                         2465
---------------------------------------   ---- 
End-of-path arrival time (ps)             2465
 
Data path
pin name                            model name                 delay  cumulative delay  slack  edge  Fanout
----------------------------------  -------------------------  -----  ----------------  -----  ----  ------
tx_enable                           spi_core                       0                 0   +INF  FALL       1
tx_enable_ibuf_iopad/PACKAGEPIN:in  IO_PAD                         0                 0   +INF  FALL       1
tx_enable_ibuf_iopad/DOUT           IO_PAD                       460               460   +INF  FALL       1
tx_enable_ibuf_preio/PADIN          PRE_IO_PIN_TYPE_000001         0               460   +INF  FALL       1
tx_enable_ibuf_preio/DIN0           PRE_IO_PIN_TYPE_000001       682              1142   +INF  FALL       1
I__268/I                            Odrv4                          0              1142   +INF  FALL       1
I__268/O                            Odrv4                        548              1690   +INF  FALL       1
I__270/I                            LocalMux                       0              1690   +INF  FALL       1
I__270/O                            LocalMux                     455              2145   +INF  FALL       1
I__277/I                            InMux                          0              2145   +INF  FALL       1
I__277/O                            InMux                        320              2465   +INF  FALL       1
stevec_in_fast_1_LC_4_6_0/in0       LogicCell40_SEQ_MODE_1000      0              2465   +INF  FALL       1

Capture Clock Path
pin name                                              model name                 delay  cumulative delay  edge  Fanout
----------------------------------------------------  -------------------------  -----  ----------------  ----  ------
spi_clk                                               spi_core                       0                 0  RISE       1
spi_clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
spi_clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
spi_clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
spi_clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 2502              3012  RISE       1
I__135/I                                              gio2CtrlBuf                    0              3012  RISE       1
I__135/O                                              gio2CtrlBuf                    0              3012  RISE       1
I__136/I                                              GlobalMux                      0              3012  RISE       1
I__136/O                                              GlobalMux                    227              3239  RISE       1
I__147/I                                              ClkMux                         0              3239  RISE       1
I__147/O                                              ClkMux                       455              3694  RISE       1
stevec_in_fast_1_LC_4_6_0/clk                         LogicCell40_SEQ_MODE_1000      0              3694  RISE       1



++++ Path 42 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : spi_to_fpga_reg_1_LC_4_7_7/lcout
Path End         : spi_to_fpga[1]
Setup Constraint : +INF
Path slack       : +INF

End-of-path required time (ps)           +INF

Launch Clock Arrival Time (spi_core|spi_clk:R#1)       0
+ Launch Clock Source Latency                          0
+ Launch Clock Path Delay                           3694
+ Clock To Q                                         796
+ Data Path Delay                                   6770
------------------------------------------------   ----- 
End-of-path arrival time (ps)                      11260
 
Launch Clock Path
pin name                                              model name                 delay  cumulative delay  edge  Fanout
----------------------------------------------------  -------------------------  -----  ----------------  ----  ------
spi_clk                                               spi_core                       0                 0  RISE       1
spi_clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
spi_clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
spi_clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
spi_clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 2502              3012  RISE       1
I__135/I                                              gio2CtrlBuf                    0              3012  RISE       1
I__135/O                                              gio2CtrlBuf                    0              3012  RISE       1
I__136/I                                              GlobalMux                      0              3012  RISE       1
I__136/O                                              GlobalMux                    227              3239  RISE       1
I__149/I                                              ClkMux                         0              3239  RISE       1
I__149/O                                              ClkMux                       455              3694  RISE       1
spi_to_fpga_reg_1_LC_4_7_7/clk                        LogicCell40_SEQ_MODE_1000      0              3694  RISE       1

Data path
pin name                                 model name                 delay  cumulative delay  slack  edge  Fanout
---------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
spi_to_fpga_reg_1_LC_4_7_7/lcout         LogicCell40_SEQ_MODE_1000    796              4490   +INF  RISE       1
I__195/I                                 Odrv4                          0              4490   +INF  RISE       1
I__195/O                                 Odrv4                        517              5007   +INF  RISE       1
I__196/I                                 LocalMux                       0              5007   +INF  RISE       1
I__196/O                                 LocalMux                     486              5492   +INF  RISE       1
I__197/I                                 IoInMux                        0              5492   +INF  RISE       1
I__197/O                                 IoInMux                      382              5875   +INF  RISE       1
spi_to_fpga_obuf_1_preio/DOUT0           PRE_IO_PIN_TYPE_011001         0              5875   +INF  RISE       1
spi_to_fpga_obuf_1_preio/PADOUT          PRE_IO_PIN_TYPE_011001      3297              9172   +INF  FALL       1
spi_to_fpga_obuf_1_iopad/DIN             IO_PAD                         0              9172   +INF  FALL       1
spi_to_fpga_obuf_1_iopad/PACKAGEPIN:out  IO_PAD                      2088             11260   +INF  FALL       1
spi_to_fpga[1]                           spi_core                       0             11260   +INF  FALL       1


++++ Path 43 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : spi_to_fpga_reg_6_LC_4_7_3/lcout
Path End         : spi_to_fpga[6]
Setup Constraint : +INF
Path slack       : +INF

End-of-path required time (ps)           +INF

Launch Clock Arrival Time (spi_core|spi_clk:R#1)       0
+ Launch Clock Source Latency                          0
+ Launch Clock Path Delay                           3694
+ Clock To Q                                         796
+ Data Path Delay                                   7453
------------------------------------------------   ----- 
End-of-path arrival time (ps)                      11943
 
Launch Clock Path
pin name                                              model name                 delay  cumulative delay  edge  Fanout
----------------------------------------------------  -------------------------  -----  ----------------  ----  ------
spi_clk                                               spi_core                       0                 0  RISE       1
spi_clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
spi_clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
spi_clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
spi_clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 2502              3012  RISE       1
I__135/I                                              gio2CtrlBuf                    0              3012  RISE       1
I__135/O                                              gio2CtrlBuf                    0              3012  RISE       1
I__136/I                                              GlobalMux                      0              3012  RISE       1
I__136/O                                              GlobalMux                    227              3239  RISE       1
I__149/I                                              ClkMux                         0              3239  RISE       1
I__149/O                                              ClkMux                       455              3694  RISE       1
spi_to_fpga_reg_6_LC_4_7_3/clk                        LogicCell40_SEQ_MODE_1000      0              3694  RISE       1

Data path
pin name                                 model name                 delay  cumulative delay  slack  edge  Fanout
---------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
spi_to_fpga_reg_6_LC_4_7_3/lcout         LogicCell40_SEQ_MODE_1000    796              4490   +INF  RISE       1
I__201/I                                 Odrv4                          0              4490   +INF  RISE       1
I__201/O                                 Odrv4                        517              5007   +INF  RISE       1
I__202/I                                 Span4Mux_s1_h                  0              5007   +INF  RISE       1
I__202/O                                 Span4Mux_s1_h                258              5265   +INF  RISE       1
I__203/I                                 IoSpan4Mux                     0              5265   +INF  RISE       1
I__203/O                                 IoSpan4Mux                   424              5689   +INF  RISE       1
I__204/I                                 LocalMux                       0              5689   +INF  RISE       1
I__204/O                                 LocalMux                     486              6175   +INF  RISE       1
I__205/I                                 IoInMux                        0              6175   +INF  RISE       1
I__205/O                                 IoInMux                      382              6557   +INF  RISE       1
spi_to_fpga_obuf_6_preio/DOUT0           PRE_IO_PIN_TYPE_011001         0              6557   +INF  RISE       1
spi_to_fpga_obuf_6_preio/PADOUT          PRE_IO_PIN_TYPE_011001      3297              9855   +INF  FALL       1
spi_to_fpga_obuf_6_iopad/DIN             IO_PAD                         0              9855   +INF  FALL       1
spi_to_fpga_obuf_6_iopad/PACKAGEPIN:out  IO_PAD                      2088             11943   +INF  FALL       1
spi_to_fpga[6]                           spi_core                       0             11943   +INF  FALL       1


++++ Path 44 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : spi_to_fpga_reg_2_LC_3_7_7/lcout
Path End         : spi_to_fpga[2]
Setup Constraint : +INF
Path slack       : +INF

End-of-path required time (ps)           +INF

Launch Clock Arrival Time (spi_core|spi_clk:R#1)       0
+ Launch Clock Source Latency                          0
+ Launch Clock Path Delay                           3694
+ Clock To Q                                         796
+ Data Path Delay                                   6770
------------------------------------------------   ----- 
End-of-path arrival time (ps)                      11260
 
Launch Clock Path
pin name                                              model name                 delay  cumulative delay  edge  Fanout
----------------------------------------------------  -------------------------  -----  ----------------  ----  ------
spi_clk                                               spi_core                       0                 0  RISE       1
spi_clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
spi_clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
spi_clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
spi_clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 2502              3012  RISE       1
I__135/I                                              gio2CtrlBuf                    0              3012  RISE       1
I__135/O                                              gio2CtrlBuf                    0              3012  RISE       1
I__136/I                                              GlobalMux                      0              3012  RISE       1
I__136/O                                              GlobalMux                    227              3239  RISE       1
I__145/I                                              ClkMux                         0              3239  RISE       1
I__145/O                                              ClkMux                       455              3694  RISE       1
spi_to_fpga_reg_2_LC_3_7_7/clk                        LogicCell40_SEQ_MODE_1000      0              3694  RISE       1

Data path
pin name                                 model name                 delay  cumulative delay  slack  edge  Fanout
---------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
spi_to_fpga_reg_2_LC_3_7_7/lcout         LogicCell40_SEQ_MODE_1000    796              4490   +INF  RISE       1
I__119/I                                 Odrv4                          0              4490   +INF  RISE       1
I__119/O                                 Odrv4                        517              5007   +INF  RISE       1
I__120/I                                 LocalMux                       0              5007   +INF  RISE       1
I__120/O                                 LocalMux                     486              5492   +INF  RISE       1
I__121/I                                 IoInMux                        0              5492   +INF  RISE       1
I__121/O                                 IoInMux                      382              5875   +INF  RISE       1
spi_to_fpga_obuf_2_preio/DOUT0           PRE_IO_PIN_TYPE_011001         0              5875   +INF  RISE       1
spi_to_fpga_obuf_2_preio/PADOUT          PRE_IO_PIN_TYPE_011001      3297              9172   +INF  FALL       1
spi_to_fpga_obuf_2_iopad/DIN             IO_PAD                         0              9172   +INF  FALL       1
spi_to_fpga_obuf_2_iopad/PACKAGEPIN:out  IO_PAD                      2088             11260   +INF  FALL       1
spi_to_fpga[2]                           spi_core                       0             11260   +INF  FALL       1


++++ Path 45 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : spi_to_fpga_reg_0_LC_3_7_6/lcout
Path End         : spi_to_fpga[0]
Setup Constraint : +INF
Path slack       : +INF

End-of-path required time (ps)           +INF

Launch Clock Arrival Time (spi_core|spi_clk:R#1)       0
+ Launch Clock Source Latency                          0
+ Launch Clock Path Delay                           3694
+ Clock To Q                                         796
+ Data Path Delay                                   7070
------------------------------------------------   ----- 
End-of-path arrival time (ps)                      11560
 
Launch Clock Path
pin name                                              model name                 delay  cumulative delay  edge  Fanout
----------------------------------------------------  -------------------------  -----  ----------------  ----  ------
spi_clk                                               spi_core                       0                 0  RISE       1
spi_clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
spi_clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
spi_clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
spi_clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 2502              3012  RISE       1
I__135/I                                              gio2CtrlBuf                    0              3012  RISE       1
I__135/O                                              gio2CtrlBuf                    0              3012  RISE       1
I__136/I                                              GlobalMux                      0              3012  RISE       1
I__136/O                                              GlobalMux                    227              3239  RISE       1
I__145/I                                              ClkMux                         0              3239  RISE       1
I__145/O                                              ClkMux                       455              3694  RISE       1
spi_to_fpga_reg_0_LC_3_7_6/clk                        LogicCell40_SEQ_MODE_1000      0              3694  RISE       1

Data path
pin name                                 model name                 delay  cumulative delay  slack  edge  Fanout
---------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
spi_to_fpga_reg_0_LC_3_7_6/lcout         LogicCell40_SEQ_MODE_1000    796              4490   +INF  RISE       1
I__125/I                                 Odrv4                          0              4490   +INF  RISE       1
I__125/O                                 Odrv4                        517              5007   +INF  RISE       1
I__126/I                                 Span4Mux_s1_v                  0              5007   +INF  RISE       1
I__126/O                                 Span4Mux_s1_v                300              5306   +INF  RISE       1
I__127/I                                 LocalMux                       0              5306   +INF  RISE       1
I__127/O                                 LocalMux                     486              5792   +INF  RISE       1
I__128/I                                 IoInMux                        0              5792   +INF  RISE       1
I__128/O                                 IoInMux                      382              6175   +INF  RISE       1
spi_to_fpga_obuf_0_preio/DOUT0           PRE_IO_PIN_TYPE_011001         0              6175   +INF  RISE       1
spi_to_fpga_obuf_0_preio/PADOUT          PRE_IO_PIN_TYPE_011001      3297              9472   +INF  FALL       1
spi_to_fpga_obuf_0_iopad/DIN             IO_PAD                         0              9472   +INF  FALL       1
spi_to_fpga_obuf_0_iopad/PACKAGEPIN:out  IO_PAD                      2088             11560   +INF  FALL       1
spi_to_fpga[0]                           spi_core                       0             11560   +INF  FALL       1


++++ Path 46 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : spi_to_fpga_reg_7_LC_2_7_5/lcout
Path End         : spi_to_fpga[7]
Setup Constraint : +INF
Path slack       : +INF

End-of-path required time (ps)           +INF

Launch Clock Arrival Time (spi_core|spi_clk:R#1)       0
+ Launch Clock Source Latency                          0
+ Launch Clock Path Delay                           3694
+ Clock To Q                                         796
+ Data Path Delay                                   6770
------------------------------------------------   ----- 
End-of-path arrival time (ps)                      11260
 
Launch Clock Path
pin name                                              model name                 delay  cumulative delay  edge  Fanout
----------------------------------------------------  -------------------------  -----  ----------------  ----  ------
spi_clk                                               spi_core                       0                 0  RISE       1
spi_clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
spi_clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
spi_clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
spi_clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 2502              3012  RISE       1
I__135/I                                              gio2CtrlBuf                    0              3012  RISE       1
I__135/O                                              gio2CtrlBuf                    0              3012  RISE       1
I__136/I                                              GlobalMux                      0              3012  RISE       1
I__136/O                                              GlobalMux                    227              3239  RISE       1
I__142/I                                              ClkMux                         0              3239  RISE       1
I__142/O                                              ClkMux                       455              3694  RISE       1
spi_to_fpga_reg_7_LC_2_7_5/clk                        LogicCell40_SEQ_MODE_1000      0              3694  RISE       1

Data path
pin name                                 model name                 delay  cumulative delay  slack  edge  Fanout
---------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
spi_to_fpga_reg_7_LC_2_7_5/lcout         LogicCell40_SEQ_MODE_1000    796              4490   +INF  RISE       1
I__63/I                                  Odrv4                          0              4490   +INF  RISE       1
I__63/O                                  Odrv4                        517              5007   +INF  RISE       1
I__64/I                                  LocalMux                       0              5007   +INF  RISE       1
I__64/O                                  LocalMux                     486              5492   +INF  RISE       1
I__65/I                                  IoInMux                        0              5492   +INF  RISE       1
I__65/O                                  IoInMux                      382              5875   +INF  RISE       1
spi_to_fpga_obuf_7_preio/DOUT0           PRE_IO_PIN_TYPE_011001         0              5875   +INF  RISE       1
spi_to_fpga_obuf_7_preio/PADOUT          PRE_IO_PIN_TYPE_011001      3297              9172   +INF  FALL       1
spi_to_fpga_obuf_7_iopad/DIN             IO_PAD                         0              9172   +INF  FALL       1
spi_to_fpga_obuf_7_iopad/PACKAGEPIN:out  IO_PAD                      2088             11260   +INF  FALL       1
spi_to_fpga[7]                           spi_core                       0             11260   +INF  FALL       1


++++ Path 47 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : spi_to_fpga_reg_5_LC_2_7_3/lcout
Path End         : spi_to_fpga[5]
Setup Constraint : +INF
Path slack       : +INF

End-of-path required time (ps)           +INF

Launch Clock Arrival Time (spi_core|spi_clk:R#1)       0
+ Launch Clock Source Latency                          0
+ Launch Clock Path Delay                           3694
+ Clock To Q                                         796
+ Data Path Delay                                   6977
------------------------------------------------   ----- 
End-of-path arrival time (ps)                      11467
 
Launch Clock Path
pin name                                              model name                 delay  cumulative delay  edge  Fanout
----------------------------------------------------  -------------------------  -----  ----------------  ----  ------
spi_clk                                               spi_core                       0                 0  RISE       1
spi_clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
spi_clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
spi_clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
spi_clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 2502              3012  RISE       1
I__135/I                                              gio2CtrlBuf                    0              3012  RISE       1
I__135/O                                              gio2CtrlBuf                    0              3012  RISE       1
I__136/I                                              GlobalMux                      0              3012  RISE       1
I__136/O                                              GlobalMux                    227              3239  RISE       1
I__142/I                                              ClkMux                         0              3239  RISE       1
I__142/O                                              ClkMux                       455              3694  RISE       1
spi_to_fpga_reg_5_LC_2_7_3/clk                        LogicCell40_SEQ_MODE_1000      0              3694  RISE       1

Data path
pin name                                 model name                 delay  cumulative delay  slack  edge  Fanout
---------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
spi_to_fpga_reg_5_LC_2_7_3/lcout         LogicCell40_SEQ_MODE_1000    796              4490   +INF  RISE       1
I__66/I                                  Odrv12                         0              4490   +INF  RISE       1
I__66/O                                  Odrv12                       724              5213   +INF  RISE       1
I__67/I                                  LocalMux                       0              5213   +INF  RISE       1
I__67/O                                  LocalMux                     486              5699   +INF  RISE       1
I__68/I                                  IoInMux                        0              5699   +INF  RISE       1
I__68/O                                  IoInMux                      382              6082   +INF  RISE       1
spi_to_fpga_obuf_5_preio/DOUT0           PRE_IO_PIN_TYPE_011001         0              6082   +INF  RISE       1
spi_to_fpga_obuf_5_preio/PADOUT          PRE_IO_PIN_TYPE_011001      3297              9379   +INF  FALL       1
spi_to_fpga_obuf_5_iopad/DIN             IO_PAD                         0              9379   +INF  FALL       1
spi_to_fpga_obuf_5_iopad/PACKAGEPIN:out  IO_PAD                      2088             11467   +INF  FALL       1
spi_to_fpga[5]                           spi_core                       0             11467   +INF  FALL       1


++++ Path 48 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : spi_to_fpga_reg_4_LC_2_7_1/lcout
Path End         : spi_to_fpga[4]
Setup Constraint : +INF
Path slack       : +INF

End-of-path required time (ps)           +INF

Launch Clock Arrival Time (spi_core|spi_clk:R#1)       0
+ Launch Clock Source Latency                          0
+ Launch Clock Path Delay                           3694
+ Clock To Q                                         796
+ Data Path Delay                                   6770
------------------------------------------------   ----- 
End-of-path arrival time (ps)                      11260
 
Launch Clock Path
pin name                                              model name                 delay  cumulative delay  edge  Fanout
----------------------------------------------------  -------------------------  -----  ----------------  ----  ------
spi_clk                                               spi_core                       0                 0  RISE       1
spi_clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
spi_clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
spi_clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
spi_clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 2502              3012  RISE       1
I__135/I                                              gio2CtrlBuf                    0              3012  RISE       1
I__135/O                                              gio2CtrlBuf                    0              3012  RISE       1
I__136/I                                              GlobalMux                      0              3012  RISE       1
I__136/O                                              GlobalMux                    227              3239  RISE       1
I__142/I                                              ClkMux                         0              3239  RISE       1
I__142/O                                              ClkMux                       455              3694  RISE       1
spi_to_fpga_reg_4_LC_2_7_1/clk                        LogicCell40_SEQ_MODE_1000      0              3694  RISE       1

Data path
pin name                                 model name                 delay  cumulative delay  slack  edge  Fanout
---------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
spi_to_fpga_reg_4_LC_2_7_1/lcout         LogicCell40_SEQ_MODE_1000    796              4490   +INF  RISE       1
I__72/I                                  Odrv4                          0              4490   +INF  RISE       1
I__72/O                                  Odrv4                        517              5007   +INF  RISE       1
I__73/I                                  LocalMux                       0              5007   +INF  RISE       1
I__73/O                                  LocalMux                     486              5492   +INF  RISE       1
I__74/I                                  IoInMux                        0              5492   +INF  RISE       1
I__74/O                                  IoInMux                      382              5875   +INF  RISE       1
spi_to_fpga_obuf_4_preio/DOUT0           PRE_IO_PIN_TYPE_011001         0              5875   +INF  RISE       1
spi_to_fpga_obuf_4_preio/PADOUT          PRE_IO_PIN_TYPE_011001      3297              9172   +INF  FALL       1
spi_to_fpga_obuf_4_iopad/DIN             IO_PAD                         0              9172   +INF  FALL       1
spi_to_fpga_obuf_4_iopad/PACKAGEPIN:out  IO_PAD                      2088             11260   +INF  FALL       1
spi_to_fpga[4]                           spi_core                       0             11260   +INF  FALL       1


++++ Path 49 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : spi_to_fpga_reg_3_LC_2_7_0/lcout
Path End         : spi_to_fpga[3]
Setup Constraint : +INF
Path slack       : +INF

End-of-path required time (ps)           +INF

Launch Clock Arrival Time (spi_core|spi_clk:R#1)       0
+ Launch Clock Source Latency                          0
+ Launch Clock Path Delay                           3694
+ Clock To Q                                         796
+ Data Path Delay                                   6770
------------------------------------------------   ----- 
End-of-path arrival time (ps)                      11260
 
Launch Clock Path
pin name                                              model name                 delay  cumulative delay  edge  Fanout
----------------------------------------------------  -------------------------  -----  ----------------  ----  ------
spi_clk                                               spi_core                       0                 0  RISE       1
spi_clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
spi_clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
spi_clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
spi_clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 2502              3012  RISE       1
I__135/I                                              gio2CtrlBuf                    0              3012  RISE       1
I__135/O                                              gio2CtrlBuf                    0              3012  RISE       1
I__136/I                                              GlobalMux                      0              3012  RISE       1
I__136/O                                              GlobalMux                    227              3239  RISE       1
I__142/I                                              ClkMux                         0              3239  RISE       1
I__142/O                                              ClkMux                       455              3694  RISE       1
spi_to_fpga_reg_3_LC_2_7_0/clk                        LogicCell40_SEQ_MODE_1000      0              3694  RISE       1

Data path
pin name                                 model name                 delay  cumulative delay  slack  edge  Fanout
---------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
spi_to_fpga_reg_3_LC_2_7_0/lcout         LogicCell40_SEQ_MODE_1000    796              4490   +INF  RISE       1
I__53/I                                  Odrv4                          0              4490   +INF  RISE       1
I__53/O                                  Odrv4                        517              5007   +INF  RISE       1
I__54/I                                  LocalMux                       0              5007   +INF  RISE       1
I__54/O                                  LocalMux                     486              5492   +INF  RISE       1
I__55/I                                  IoInMux                        0              5492   +INF  RISE       1
I__55/O                                  IoInMux                      382              5875   +INF  RISE       1
spi_to_fpga_obuf_3_preio/DOUT0           PRE_IO_PIN_TYPE_011001         0              5875   +INF  RISE       1
spi_to_fpga_obuf_3_preio/PADOUT          PRE_IO_PIN_TYPE_011001      3297              9172   +INF  FALL       1
spi_to_fpga_obuf_3_iopad/DIN             IO_PAD                         0              9172   +INF  FALL       1
spi_to_fpga_obuf_3_iopad/PACKAGEPIN:out  IO_PAD                      2088             11260   +INF  FALL       1
spi_to_fpga[3]                           spi_core                       0             11260   +INF  FALL       1


++++ Path 50 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : mosi
Path End         : reg_in_4_LC_2_6_7/in0
Capture Clock    : reg_in_4_LC_2_6_7/clk
Setup Constraint : +INF
Path slack       : +INF

Capture Clock Arrival Time (spi_core|spi_clk:R#1)    +INF
+ Capture Clock Source Latency                          0
+ Capture Clock Path Delay                           3694
- Setup Time                                         -589
-------------------------------------------------   ----- 
End-of-path required time (ps)                       +INF

Launch Clock Arrival Time (DEFAULT:R#0)      0
+ Launch Clock Source Latency                0
+ Input Delay                                0
+ Data Path Delay                         3012
---------------------------------------   ---- 
End-of-path arrival time (ps)             3012
 
Data path
pin name                       model name                 delay  cumulative delay  slack  edge  Fanout
-----------------------------  -------------------------  -----  ----------------  -----  ----  ------
mosi                           spi_core                       0                 0   +INF  RISE       1
mosi_ibuf_iopad/PACKAGEPIN:in  IO_PAD                         0                 0   +INF  RISE       1
mosi_ibuf_iopad/DOUT           IO_PAD                       510               510   +INF  RISE       1
mosi_ibuf_preio/PADIN          PRE_IO_PIN_TYPE_000001         0               510   +INF  RISE       1
mosi_ibuf_preio/DIN0           PRE_IO_PIN_TYPE_000001       682              1192   +INF  FALL       1
I__154/I                       Odrv4                          0              1192   +INF  FALL       1
I__154/O                       Odrv4                        548              1740   +INF  FALL       1
I__158/I                       Span4Mux_s3_v                  0              1740   +INF  FALL       1
I__158/O                       Span4Mux_s3_v                496              2236   +INF  FALL       1
I__164/I                       LocalMux                       0              2236   +INF  FALL       1
I__164/O                       LocalMux                     455              2691   +INF  FALL       1
I__170/I                       InMux                          0              2691   +INF  FALL       1
I__170/O                       InMux                        320              3012   +INF  FALL       1
reg_in_4_LC_2_6_7/in0          LogicCell40_SEQ_MODE_1000      0              3012   +INF  FALL       1

Capture Clock Path
pin name                                              model name                 delay  cumulative delay  edge  Fanout
----------------------------------------------------  -------------------------  -----  ----------------  ----  ------
spi_clk                                               spi_core                       0                 0  RISE       1
spi_clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
spi_clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
spi_clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
spi_clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 2502              3012  RISE       1
I__135/I                                              gio2CtrlBuf                    0              3012  RISE       1
I__135/O                                              gio2CtrlBuf                    0              3012  RISE       1
I__136/I                                              GlobalMux                      0              3012  RISE       1
I__136/O                                              GlobalMux                    227              3239  RISE       1
I__140/I                                              ClkMux                         0              3239  RISE       1
I__140/O                                              ClkMux                       455              3694  RISE       1
reg_in_4_LC_2_6_7/clk                                 LogicCell40_SEQ_MODE_1000      0              3694  RISE       1



++++ Path 51 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : mosi
Path End         : reg_in_7_LC_2_7_7/in3
Capture Clock    : reg_in_7_LC_2_7_7/clk
Setup Constraint : +INF
Path slack       : +INF

Capture Clock Arrival Time (spi_core|spi_clk:R#1)    +INF
+ Capture Clock Source Latency                          0
+ Capture Clock Path Delay                           3694
- Setup Time                                         -320
-------------------------------------------------   ----- 
End-of-path required time (ps)                       +INF

Launch Clock Arrival Time (DEFAULT:R#0)      0
+ Launch Clock Source Latency                0
+ Input Delay                                0
+ Data Path Delay                         2962
---------------------------------------   ---- 
End-of-path arrival time (ps)             2962
 
Data path
pin name                       model name                 delay  cumulative delay  slack  edge  Fanout
-----------------------------  -------------------------  -----  ----------------  -----  ----  ------
mosi                           spi_core                       0                 0   +INF  FALL       1
mosi_ibuf_iopad/PACKAGEPIN:in  IO_PAD                         0                 0   +INF  FALL       1
mosi_ibuf_iopad/DOUT           IO_PAD                       460               460   +INF  FALL       1
mosi_ibuf_preio/PADIN          PRE_IO_PIN_TYPE_000001         0               460   +INF  FALL       1
mosi_ibuf_preio/DIN0           PRE_IO_PIN_TYPE_000001       682              1142   +INF  FALL       1
I__154/I                       Odrv4                          0              1142   +INF  FALL       1
I__154/O                       Odrv4                        548              1690   +INF  FALL       1
I__158/I                       Span4Mux_s3_v                  0              1690   +INF  FALL       1
I__158/O                       Span4Mux_s3_v                496              2186   +INF  FALL       1
I__165/I                       LocalMux                       0              2186   +INF  FALL       1
I__165/O                       LocalMux                     455              2641   +INF  FALL       1
I__171/I                       InMux                          0              2641   +INF  FALL       1
I__171/O                       InMux                        320              2962   +INF  FALL       1
reg_in_7_LC_2_7_7/in3          LogicCell40_SEQ_MODE_1000      0              2962   +INF  FALL       1

Capture Clock Path
pin name                                              model name                 delay  cumulative delay  edge  Fanout
----------------------------------------------------  -------------------------  -----  ----------------  ----  ------
spi_clk                                               spi_core                       0                 0  RISE       1
spi_clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
spi_clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
spi_clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
spi_clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 2502              3012  RISE       1
I__135/I                                              gio2CtrlBuf                    0              3012  RISE       1
I__135/O                                              gio2CtrlBuf                    0              3012  RISE       1
I__136/I                                              GlobalMux                      0              3012  RISE       1
I__136/O                                              GlobalMux                    227              3239  RISE       1
I__142/I                                              ClkMux                         0              3239  RISE       1
I__142/O                                              ClkMux                       455              3694  RISE       1
reg_in_7_LC_2_7_7/clk                                 LogicCell40_SEQ_MODE_1000      0              3694  RISE       1



++++ Path 52 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : mosi
Path End         : reg_in_1_LC_4_3_6/in0
Capture Clock    : reg_in_1_LC_4_3_6/clk
Setup Constraint : +INF
Path slack       : +INF

Capture Clock Arrival Time (spi_core|spi_clk:R#1)    +INF
+ Capture Clock Source Latency                          0
+ Capture Clock Path Delay                           3694
- Setup Time                                         -589
-------------------------------------------------   ----- 
End-of-path required time (ps)                       +INF

Launch Clock Arrival Time (DEFAULT:R#0)      0
+ Launch Clock Source Latency                0
+ Input Delay                                0
+ Data Path Delay                         3973
---------------------------------------   ---- 
End-of-path arrival time (ps)             3973
 
Data path
pin name                       model name                 delay  cumulative delay  slack  edge  Fanout
-----------------------------  -------------------------  -----  ----------------  -----  ----  ------
mosi                           spi_core                       0                 0   +INF  RISE       1
mosi_ibuf_iopad/PACKAGEPIN:in  IO_PAD                         0                 0   +INF  RISE       1
mosi_ibuf_iopad/DOUT           IO_PAD                       510               510   +INF  RISE       1
mosi_ibuf_preio/PADIN          PRE_IO_PIN_TYPE_000001         0               510   +INF  RISE       1
mosi_ibuf_preio/DIN0           PRE_IO_PIN_TYPE_000001       682              1192   +INF  FALL       1
I__153/I                       Odrv12                         0              1192   +INF  FALL       1
I__153/O                       Odrv12                       796              1988   +INF  FALL       1
I__157/I                       Sp12to4                        0              1988   +INF  FALL       1
I__157/O                       Sp12to4                      662              2650   +INF  FALL       1
I__162/I                       Span4Mux_v                     0              2650   +INF  FALL       1
I__162/O                       Span4Mux_v                   548              3198   +INF  FALL       1
I__168/I                       LocalMux                       0              3198   +INF  FALL       1
I__168/O                       LocalMux                     455              3652   +INF  FALL       1
I__174/I                       InMux                          0              3652   +INF  FALL       1
I__174/O                       InMux                        320              3973   +INF  FALL       1
reg_in_1_LC_4_3_6/in0          LogicCell40_SEQ_MODE_1000      0              3973   +INF  FALL       1

Capture Clock Path
pin name                                              model name                 delay  cumulative delay  edge  Fanout
----------------------------------------------------  -------------------------  -----  ----------------  ----  ------
spi_clk                                               spi_core                       0                 0  RISE       1
spi_clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
spi_clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
spi_clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
spi_clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 2502              3012  RISE       1
I__135/I                                              gio2CtrlBuf                    0              3012  RISE       1
I__135/O                                              gio2CtrlBuf                    0              3012  RISE       1
I__136/I                                              GlobalMux                      0              3012  RISE       1
I__136/O                                              GlobalMux                    227              3239  RISE       1
I__148/I                                              ClkMux                         0              3239  RISE       1
I__148/O                                              ClkMux                       455              3694  RISE       1
reg_in_1_LC_4_3_6/clk                                 LogicCell40_SEQ_MODE_1000      0              3694  RISE       1



++++ Path 53 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : mosi
Path End         : reg_in_6_LC_5_6_7/in3
Capture Clock    : reg_in_6_LC_5_6_7/clk
Setup Constraint : +INF
Path slack       : +INF

Capture Clock Arrival Time (spi_core|spi_clk:R#1)    +INF
+ Capture Clock Source Latency                          0
+ Capture Clock Path Delay                           3694
- Setup Time                                         -320
-------------------------------------------------   ----- 
End-of-path required time (ps)                       +INF

Launch Clock Arrival Time (DEFAULT:R#0)      0
+ Launch Clock Source Latency                0
+ Input Delay                                0
+ Data Path Delay                         3871
---------------------------------------   ---- 
End-of-path arrival time (ps)             3871
 
Data path
pin name                       model name                 delay  cumulative delay  slack  edge  Fanout
-----------------------------  -------------------------  -----  ----------------  -----  ----  ------
mosi                           spi_core                       0                 0   +INF  FALL       1
mosi_ibuf_iopad/PACKAGEPIN:in  IO_PAD                         0                 0   +INF  FALL       1
mosi_ibuf_iopad/DOUT           IO_PAD                       460               460   +INF  FALL       1
mosi_ibuf_preio/PADIN          PRE_IO_PIN_TYPE_000001         0               460   +INF  FALL       1
mosi_ibuf_preio/DIN0           PRE_IO_PIN_TYPE_000001       682              1142   +INF  FALL       1
I__153/I                       Odrv12                         0              1142   +INF  FALL       1
I__153/O                       Odrv12                       796              1938   +INF  FALL       1
I__157/I                       Sp12to4                        0              1938   +INF  FALL       1
I__157/O                       Sp12to4                      662              2600   +INF  FALL       1
I__163/I                       Span4Mux_s3_v                  0              2600   +INF  FALL       1
I__163/O                       Span4Mux_s3_v                496              3096   +INF  FALL       1
I__169/I                       LocalMux                       0              3096   +INF  FALL       1
I__169/O                       LocalMux                     455              3551   +INF  FALL       1
I__175/I                       InMux                          0              3551   +INF  FALL       1
I__175/O                       InMux                        320              3871   +INF  FALL       1
reg_in_6_LC_5_6_7/in3          LogicCell40_SEQ_MODE_1000      0              3871   +INF  FALL       1

Capture Clock Path
pin name                                              model name                 delay  cumulative delay  edge  Fanout
----------------------------------------------------  -------------------------  -----  ----------------  ----  ------
spi_clk                                               spi_core                       0                 0  RISE       1
spi_clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
spi_clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
spi_clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
spi_clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 2502              3012  RISE       1
I__135/I                                              gio2CtrlBuf                    0              3012  RISE       1
I__135/O                                              gio2CtrlBuf                    0              3012  RISE       1
I__136/I                                              GlobalMux                      0              3012  RISE       1
I__136/O                                              GlobalMux                    227              3239  RISE       1
I__150/I                                              ClkMux                         0              3239  RISE       1
I__150/O                                              ClkMux                       455              3694  RISE       1
reg_in_6_LC_5_6_7/clk                                 LogicCell40_SEQ_MODE_1000      0              3694  RISE       1



++++ Path 54 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : mosi
Path End         : reg_in_5_LC_2_4_6/in0
Capture Clock    : reg_in_5_LC_2_4_6/clk
Setup Constraint : +INF
Path slack       : +INF

Capture Clock Arrival Time (spi_core|spi_clk:R#1)    +INF
+ Capture Clock Source Latency                          0
+ Capture Clock Path Delay                           3694
- Setup Time                                         -589
-------------------------------------------------   ----- 
End-of-path required time (ps)                       +INF

Launch Clock Arrival Time (DEFAULT:R#0)      0
+ Launch Clock Source Latency                0
+ Input Delay                                0
+ Data Path Delay                         3063
---------------------------------------   ---- 
End-of-path arrival time (ps)             3063
 
Data path
pin name                       model name                 delay  cumulative delay  slack  edge  Fanout
-----------------------------  -------------------------  -----  ----------------  -----  ----  ------
mosi                           spi_core                       0                 0   +INF  RISE       1
mosi_ibuf_iopad/PACKAGEPIN:in  IO_PAD                         0                 0   +INF  RISE       1
mosi_ibuf_iopad/DOUT           IO_PAD                       510               510   +INF  RISE       1
mosi_ibuf_preio/PADIN          PRE_IO_PIN_TYPE_000001         0               510   +INF  RISE       1
mosi_ibuf_preio/DIN0           PRE_IO_PIN_TYPE_000001       682              1192   +INF  FALL       1
I__154/I                       Odrv4                          0              1192   +INF  FALL       1
I__154/O                       Odrv4                        548              1740   +INF  FALL       1
I__159/I                       Span4Mux_v                     0              1740   +INF  FALL       1
I__159/O                       Span4Mux_v                   548              2288   +INF  FALL       1
I__166/I                       LocalMux                       0              2288   +INF  FALL       1
I__166/O                       LocalMux                     455              2743   +INF  FALL       1
I__172/I                       InMux                          0              2743   +INF  FALL       1
I__172/O                       InMux                        320              3063   +INF  FALL       1
reg_in_5_LC_2_4_6/in0          LogicCell40_SEQ_MODE_1000      0              3063   +INF  FALL       1

Capture Clock Path
pin name                                              model name                 delay  cumulative delay  edge  Fanout
----------------------------------------------------  -------------------------  -----  ----------------  ----  ------
spi_clk                                               spi_core                       0                 0  RISE       1
spi_clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
spi_clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
spi_clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
spi_clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 2502              3012  RISE       1
I__135/I                                              gio2CtrlBuf                    0              3012  RISE       1
I__135/O                                              gio2CtrlBuf                    0              3012  RISE       1
I__136/I                                              GlobalMux                      0              3012  RISE       1
I__136/O                                              GlobalMux                    227              3239  RISE       1
I__139/I                                              ClkMux                         0              3239  RISE       1
I__139/O                                              ClkMux                       455              3694  RISE       1
reg_in_5_LC_2_4_6/clk                                 LogicCell40_SEQ_MODE_1000      0              3694  RISE       1



++++ Path 55 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : mosi
Path End         : reg_in_0_LC_3_3_6/in0
Capture Clock    : reg_in_0_LC_3_3_6/clk
Setup Constraint : +INF
Path slack       : +INF

Capture Clock Arrival Time (spi_core|spi_clk:R#1)    +INF
+ Capture Clock Source Latency                          0
+ Capture Clock Path Delay                           3694
- Setup Time                                         -589
-------------------------------------------------   ----- 
End-of-path required time (ps)                       +INF

Launch Clock Arrival Time (DEFAULT:R#0)      0
+ Launch Clock Source Latency                0
+ Input Delay                                0
+ Data Path Delay                         3013
---------------------------------------   ---- 
End-of-path arrival time (ps)             3013
 
Data path
pin name                       model name                 delay  cumulative delay  slack  edge  Fanout
-----------------------------  -------------------------  -----  ----------------  -----  ----  ------
mosi                           spi_core                       0                 0   +INF  FALL       1
mosi_ibuf_iopad/PACKAGEPIN:in  IO_PAD                         0                 0   +INF  FALL       1
mosi_ibuf_iopad/DOUT           IO_PAD                       460               460   +INF  FALL       1
mosi_ibuf_preio/PADIN          PRE_IO_PIN_TYPE_000001         0               460   +INF  FALL       1
mosi_ibuf_preio/DIN0           PRE_IO_PIN_TYPE_000001       682              1142   +INF  FALL       1
I__154/I                       Odrv4                          0              1142   +INF  FALL       1
I__154/O                       Odrv4                        548              1690   +INF  FALL       1
I__159/I                       Span4Mux_v                     0              1690   +INF  FALL       1
I__159/O                       Span4Mux_v                   548              2238   +INF  FALL       1
I__167/I                       LocalMux                       0              2238   +INF  FALL       1
I__167/O                       LocalMux                     455              2693   +INF  FALL       1
I__173/I                       InMux                          0              2693   +INF  FALL       1
I__173/O                       InMux                        320              3013   +INF  FALL       1
reg_in_0_LC_3_3_6/in0          LogicCell40_SEQ_MODE_1000      0              3013   +INF  FALL       1

Capture Clock Path
pin name                                              model name                 delay  cumulative delay  edge  Fanout
----------------------------------------------------  -------------------------  -----  ----------------  ----  ------
spi_clk                                               spi_core                       0                 0  RISE       1
spi_clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
spi_clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
spi_clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
spi_clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 2502              3012  RISE       1
I__135/I                                              gio2CtrlBuf                    0              3012  RISE       1
I__135/O                                              gio2CtrlBuf                    0              3012  RISE       1
I__136/I                                              GlobalMux                      0              3012  RISE       1
I__136/O                                              GlobalMux                    227              3239  RISE       1
I__144/I                                              ClkMux                         0              3239  RISE       1
I__144/O                                              ClkMux                       455              3694  RISE       1
reg_in_0_LC_3_3_6/clk                                 LogicCell40_SEQ_MODE_1000      0              3694  RISE       1



++++ Path 56 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : tx_enable
Path End         : stevec_in_e_3_LC_4_5_2/in2
Capture Clock    : stevec_in_e_3_LC_4_5_2/clk
Setup Constraint : +INF
Path slack       : +INF

Capture Clock Arrival Time (spi_core|spi_clk:R#1)    +INF
+ Capture Clock Source Latency                          0
+ Capture Clock Path Delay                           3694
- Setup Time                                         -475
-------------------------------------------------   ----- 
End-of-path required time (ps)                       +INF

Launch Clock Arrival Time (DEFAULT:R#0)      0
+ Launch Clock Source Latency                0
+ Input Delay                                0
+ Data Path Delay                         3063
---------------------------------------   ---- 
End-of-path arrival time (ps)             3063
 
Data path
pin name                            model name                 delay  cumulative delay  slack  edge  Fanout
----------------------------------  -------------------------  -----  ----------------  -----  ----  ------
tx_enable                           spi_core                       0                 0   +INF  RISE       1
tx_enable_ibuf_iopad/PACKAGEPIN:in  IO_PAD                         0                 0   +INF  RISE       1
tx_enable_ibuf_iopad/DOUT           IO_PAD                       510               510   +INF  RISE       1
tx_enable_ibuf_preio/PADIN          PRE_IO_PIN_TYPE_000001         0               510   +INF  RISE       1
tx_enable_ibuf_preio/DIN0           PRE_IO_PIN_TYPE_000001       682              1192   +INF  FALL       1
I__268/I                            Odrv4                          0              1192   +INF  FALL       1
I__268/O                            Odrv4                        548              1740   +INF  FALL       1
I__271/I                            Span4Mux_v                     0              1740   +INF  FALL       1
I__271/O                            Span4Mux_v                   548              2288   +INF  FALL       1
I__278/I                            LocalMux                       0              2288   +INF  FALL       1
I__278/O                            LocalMux                     455              2743   +INF  FALL       1
I__286/I                            InMux                          0              2743   +INF  FALL       1
I__286/O                            InMux                        320              3063   +INF  FALL       1
I__295/I                            CascadeMux                     0              3063   +INF  FALL       1
I__295/O                            CascadeMux                     0              3063   +INF  FALL       1
stevec_in_e_3_LC_4_5_2/in2          LogicCell40_SEQ_MODE_1000      0              3063   +INF  FALL       1

Capture Clock Path
pin name                                              model name                 delay  cumulative delay  edge  Fanout
----------------------------------------------------  -------------------------  -----  ----------------  ----  ------
spi_clk                                               spi_core                       0                 0  RISE       1
spi_clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
spi_clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
spi_clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
spi_clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 2502              3012  RISE       1
I__135/I                                              gio2CtrlBuf                    0              3012  RISE       1
I__135/O                                              gio2CtrlBuf                    0              3012  RISE       1
I__136/I                                              GlobalMux                      0              3012  RISE       1
I__136/O                                              GlobalMux                    227              3239  RISE       1
I__141/I                                              ClkMux                         0              3239  RISE       1
I__141/O                                              ClkMux                       455              3694  RISE       1
stevec_in_e_3_LC_4_5_2/clk                            LogicCell40_SEQ_MODE_1000      0              3694  RISE       1



++++ Path 57 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : tx_enable
Path End         : stevec_in_1_LC_3_5_1/in0
Capture Clock    : stevec_in_1_LC_3_5_1/clk
Setup Constraint : +INF
Path slack       : +INF

Capture Clock Arrival Time (spi_core|spi_clk:R#1)    +INF
+ Capture Clock Source Latency                          0
+ Capture Clock Path Delay                           3694
- Setup Time                                         -589
-------------------------------------------------   ----- 
End-of-path required time (ps)                       +INF

Launch Clock Arrival Time (DEFAULT:R#0)      0
+ Launch Clock Source Latency                0
+ Input Delay                                0
+ Data Path Delay                         3013
---------------------------------------   ---- 
End-of-path arrival time (ps)             3013
 
Data path
pin name                            model name                 delay  cumulative delay  slack  edge  Fanout
----------------------------------  -------------------------  -----  ----------------  -----  ----  ------
tx_enable                           spi_core                       0                 0   +INF  FALL       1
tx_enable_ibuf_iopad/PACKAGEPIN:in  IO_PAD                         0                 0   +INF  FALL       1
tx_enable_ibuf_iopad/DOUT           IO_PAD                       460               460   +INF  FALL       1
tx_enable_ibuf_preio/PADIN          PRE_IO_PIN_TYPE_000001         0               460   +INF  FALL       1
tx_enable_ibuf_preio/DIN0           PRE_IO_PIN_TYPE_000001       682              1142   +INF  FALL       1
I__268/I                            Odrv4                          0              1142   +INF  FALL       1
I__268/O                            Odrv4                        548              1690   +INF  FALL       1
I__271/I                            Span4Mux_v                     0              1690   +INF  FALL       1
I__271/O                            Span4Mux_v                   548              2238   +INF  FALL       1
I__279/I                            LocalMux                       0              2238   +INF  FALL       1
I__279/O                            LocalMux                     455              2693   +INF  FALL       1
I__287/I                            InMux                          0              2693   +INF  FALL       1
I__287/O                            InMux                        320              3013   +INF  FALL       1
stevec_in_1_LC_3_5_1/in0            LogicCell40_SEQ_MODE_1000      0              3013   +INF  FALL       1

Capture Clock Path
pin name                                              model name                 delay  cumulative delay  edge  Fanout
----------------------------------------------------  -------------------------  -----  ----------------  ----  ------
spi_clk                                               spi_core                       0                 0  RISE       1
spi_clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
spi_clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
spi_clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
spi_clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 2502              3012  RISE       1
I__135/I                                              gio2CtrlBuf                    0              3012  RISE       1
I__135/O                                              gio2CtrlBuf                    0              3012  RISE       1
I__136/I                                              GlobalMux                      0              3012  RISE       1
I__136/O                                              GlobalMux                    227              3239  RISE       1
I__138/I                                              ClkMux                         0              3239  RISE       1
I__138/O                                              ClkMux                       455              3694  RISE       1
stevec_in_1_LC_3_5_1/clk                              LogicCell40_SEQ_MODE_1000      0              3694  RISE       1



++++ Path 58 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : tx_enable
Path End         : stevec_in_2_LC_3_5_0/in1
Capture Clock    : stevec_in_2_LC_3_5_0/clk
Setup Constraint : +INF
Path slack       : +INF

Capture Clock Arrival Time (spi_core|spi_clk:R#1)    +INF
+ Capture Clock Source Latency                          0
+ Capture Clock Path Delay                           3694
- Setup Time                                         -558
-------------------------------------------------   ----- 
End-of-path required time (ps)                       +INF

Launch Clock Arrival Time (DEFAULT:R#0)      0
+ Launch Clock Source Latency                0
+ Input Delay                                0
+ Data Path Delay                         3063
---------------------------------------   ---- 
End-of-path arrival time (ps)             3063
 
Data path
pin name                            model name                 delay  cumulative delay  slack  edge  Fanout
----------------------------------  -------------------------  -----  ----------------  -----  ----  ------
tx_enable                           spi_core                       0                 0   +INF  RISE       1
tx_enable_ibuf_iopad/PACKAGEPIN:in  IO_PAD                         0                 0   +INF  RISE       1
tx_enable_ibuf_iopad/DOUT           IO_PAD                       510               510   +INF  RISE       1
tx_enable_ibuf_preio/PADIN          PRE_IO_PIN_TYPE_000001         0               510   +INF  RISE       1
tx_enable_ibuf_preio/DIN0           PRE_IO_PIN_TYPE_000001       682              1192   +INF  FALL       1
I__268/I                            Odrv4                          0              1192   +INF  FALL       1
I__268/O                            Odrv4                        548              1740   +INF  FALL       1
I__271/I                            Span4Mux_v                     0              1740   +INF  FALL       1
I__271/O                            Span4Mux_v                   548              2288   +INF  FALL       1
I__279/I                            LocalMux                       0              2288   +INF  FALL       1
I__279/O                            LocalMux                     455              2743   +INF  FALL       1
I__288/I                            InMux                          0              2743   +INF  FALL       1
I__288/O                            InMux                        320              3063   +INF  FALL       1
stevec_in_2_LC_3_5_0/in1            LogicCell40_SEQ_MODE_1000      0              3063   +INF  FALL       1

Capture Clock Path
pin name                                              model name                 delay  cumulative delay  edge  Fanout
----------------------------------------------------  -------------------------  -----  ----------------  ----  ------
spi_clk                                               spi_core                       0                 0  RISE       1
spi_clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
spi_clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
spi_clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
spi_clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 2502              3012  RISE       1
I__135/I                                              gio2CtrlBuf                    0              3012  RISE       1
I__135/O                                              gio2CtrlBuf                    0              3012  RISE       1
I__136/I                                              GlobalMux                      0              3012  RISE       1
I__136/O                                              GlobalMux                    227              3239  RISE       1
I__138/I                                              ClkMux                         0              3239  RISE       1
I__138/O                                              ClkMux                       455              3694  RISE       1
stevec_in_2_LC_3_5_0/clk                              LogicCell40_SEQ_MODE_1000      0              3694  RISE       1



++++ Path 59 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : tx_enable
Path End         : stevec_in_fast_0_LC_4_4_1/in0
Capture Clock    : stevec_in_fast_0_LC_4_4_1/clk
Setup Constraint : +INF
Path slack       : +INF

Capture Clock Arrival Time (spi_core|spi_clk:R#1)    +INF
+ Capture Clock Source Latency                          0
+ Capture Clock Path Delay                           3694
- Setup Time                                         -589
-------------------------------------------------   ----- 
End-of-path required time (ps)                       +INF

Launch Clock Arrival Time (DEFAULT:R#0)      0
+ Launch Clock Source Latency                0
+ Input Delay                                0
+ Data Path Delay                         3063
---------------------------------------   ---- 
End-of-path arrival time (ps)             3063
 
Data path
pin name                            model name                 delay  cumulative delay  slack  edge  Fanout
----------------------------------  -------------------------  -----  ----------------  -----  ----  ------
tx_enable                           spi_core                       0                 0   +INF  RISE       1
tx_enable_ibuf_iopad/PACKAGEPIN:in  IO_PAD                         0                 0   +INF  RISE       1
tx_enable_ibuf_iopad/DOUT           IO_PAD                       510               510   +INF  RISE       1
tx_enable_ibuf_preio/PADIN          PRE_IO_PIN_TYPE_000001         0               510   +INF  RISE       1
tx_enable_ibuf_preio/DIN0           PRE_IO_PIN_TYPE_000001       682              1192   +INF  FALL       1
I__268/I                            Odrv4                          0              1192   +INF  FALL       1
I__268/O                            Odrv4                        548              1740   +INF  FALL       1
I__271/I                            Span4Mux_v                     0              1740   +INF  FALL       1
I__271/O                            Span4Mux_v                   548              2288   +INF  FALL       1
I__280/I                            LocalMux                       0              2288   +INF  FALL       1
I__280/O                            LocalMux                     455              2743   +INF  FALL       1
I__289/I                            InMux                          0              2743   +INF  FALL       1
I__289/O                            InMux                        320              3063   +INF  FALL       1
stevec_in_fast_0_LC_4_4_1/in0       LogicCell40_SEQ_MODE_1000      0              3063   +INF  FALL       1

Capture Clock Path
pin name                                              model name                 delay  cumulative delay  edge  Fanout
----------------------------------------------------  -------------------------  -----  ----------------  ----  ------
spi_clk                                               spi_core                       0                 0  RISE       1
spi_clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
spi_clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
spi_clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
spi_clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 2502              3012  RISE       1
I__135/I                                              gio2CtrlBuf                    0              3012  RISE       1
I__135/O                                              gio2CtrlBuf                    0              3012  RISE       1
I__136/I                                              GlobalMux                      0              3012  RISE       1
I__136/O                                              GlobalMux                    227              3239  RISE       1
I__146/I                                              ClkMux                         0              3239  RISE       1
I__146/O                                              ClkMux                       455              3694  RISE       1
stevec_in_fast_0_LC_4_4_1/clk                         LogicCell40_SEQ_MODE_1000      0              3694  RISE       1


===================================================================== 
                    End of Detailed Setup Report for all timing paths 
##################################################################### 

##################################################################### 
                    Detailed Hold Report for all timing paths 
===================================================================== 

++++ Path 1 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : reg_in_6_LC_5_6_7/lcout
Path End         : spi_to_fpga_reg_6_LC_4_7_3/in3
Capture Clock    : spi_to_fpga_reg_6_LC_4_7_3/clk
Hold Constraint  : 0p
Path slack       : 1571p

Capture Clock Arrival Time (spi_core|spi_clk:R#1)      0
+ Capture Clock Source Latency                         0
+ Capture Clock Path Delay                          3694
- Setup Time                                           0
-------------------------------------------------   ---- 
End-of-path required time (ps)                      3694

Launch Clock Arrival Time (spi_core|spi_clk:R#1)      0
+ Launch Clock Source Latency                         0
+ Launch Clock Path Delay                          3694
+ Clock To Q                                        796
+ Data Path Delay                                   775
------------------------------------------------   ---- 
End-of-path arrival time (ps)                      5265
 
Launch Clock Path
pin name                                              model name                 delay  cumulative delay  edge  Fanout
----------------------------------------------------  -------------------------  -----  ----------------  ----  ------
spi_clk                                               spi_core                       0                 0  RISE       1
spi_clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
spi_clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
spi_clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
spi_clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 2502              3012  RISE       1
I__135/I                                              gio2CtrlBuf                    0              3012  RISE       1
I__135/O                                              gio2CtrlBuf                    0              3012  RISE       1
I__136/I                                              GlobalMux                      0              3012  RISE       1
I__136/O                                              GlobalMux                    227              3239  RISE       1
I__150/I                                              ClkMux                         0              3239  RISE       1
I__150/O                                              ClkMux                       455              3694  RISE       1
reg_in_6_LC_5_6_7/clk                                 LogicCell40_SEQ_MODE_1000      0              3694  RISE       1

Data path
pin name                        model name                 delay  cumulative delay  slack  edge  Fanout
------------------------------  -------------------------  -----  ----------------  -----  ----  ------
reg_in_6_LC_5_6_7/lcout         LogicCell40_SEQ_MODE_1000    796              4490   1571  FALL       1
I__151/I                        LocalMux                       0              4490   1571  FALL       1
I__151/O                        LocalMux                     455              4945   1571  FALL       1
I__152/I                        InMux                          0              4945   1571  FALL       1
I__152/O                        InMux                        320              5265   1571  FALL       1
spi_to_fpga_reg_6_LC_4_7_3/in3  LogicCell40_SEQ_MODE_1000      0              5265   1571  FALL       1

Capture Clock Path
pin name                                              model name                 delay  cumulative delay  edge  Fanout
----------------------------------------------------  -------------------------  -----  ----------------  ----  ------
spi_clk                                               spi_core                       0                 0  RISE       1
spi_clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
spi_clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
spi_clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
spi_clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 2502              3012  RISE       1
I__135/I                                              gio2CtrlBuf                    0              3012  RISE       1
I__135/O                                              gio2CtrlBuf                    0              3012  RISE       1
I__136/I                                              GlobalMux                      0              3012  RISE       1
I__136/O                                              GlobalMux                    227              3239  RISE       1
I__149/I                                              ClkMux                         0              3239  RISE       1
I__149/O                                              ClkMux                       455              3694  RISE       1
spi_to_fpga_reg_6_LC_4_7_3/clk                        LogicCell40_SEQ_MODE_1000      0              3694  RISE       1



++++ Path 2 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : stevec_in_0_LC_4_6_2/lcout
Path End         : stevec_in_0_LC_4_6_2/in3
Capture Clock    : stevec_in_0_LC_4_6_2/clk
Hold Constraint  : 0p
Path slack       : 1571p

Capture Clock Arrival Time (spi_core|spi_clk:R#1)      0
+ Capture Clock Source Latency                         0
+ Capture Clock Path Delay                          3694
- Setup Time                                           0
-------------------------------------------------   ---- 
End-of-path required time (ps)                      3694

Launch Clock Arrival Time (spi_core|spi_clk:R#1)      0
+ Launch Clock Source Latency                         0
+ Launch Clock Path Delay                          3694
+ Clock To Q                                        796
+ Data Path Delay                                   775
------------------------------------------------   ---- 
End-of-path arrival time (ps)                      5265
 
Launch Clock Path
pin name                                              model name                 delay  cumulative delay  edge  Fanout
----------------------------------------------------  -------------------------  -----  ----------------  ----  ------
spi_clk                                               spi_core                       0                 0  RISE       1
spi_clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
spi_clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
spi_clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
spi_clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 2502              3012  RISE       1
I__135/I                                              gio2CtrlBuf                    0              3012  RISE       1
I__135/O                                              gio2CtrlBuf                    0              3012  RISE       1
I__136/I                                              GlobalMux                      0              3012  RISE       1
I__136/O                                              GlobalMux                    227              3239  RISE       1
I__147/I                                              ClkMux                         0              3239  RISE       1
I__147/O                                              ClkMux                       455              3694  RISE       1
stevec_in_0_LC_4_6_2/clk                              LogicCell40_SEQ_MODE_1000      0              3694  RISE       1

Data path
pin name                    model name                 delay  cumulative delay  slack  edge  Fanout
--------------------------  -------------------------  -----  ----------------  -----  ----  ------
stevec_in_0_LC_4_6_2/lcout  LogicCell40_SEQ_MODE_1000    796              4490   1571  FALL       9
I__226/I                    LocalMux                       0              4490   1571  FALL       1
I__226/O                    LocalMux                     455              4945   1571  FALL       1
I__231/I                    InMux                          0              4945   1571  FALL       1
I__231/O                    InMux                        320              5265   1571  FALL       1
stevec_in_0_LC_4_6_2/in3    LogicCell40_SEQ_MODE_1000      0              5265   1571  FALL       1

Capture Clock Path
pin name                                              model name                 delay  cumulative delay  edge  Fanout
----------------------------------------------------  -------------------------  -----  ----------------  ----  ------
spi_clk                                               spi_core                       0                 0  RISE       1
spi_clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
spi_clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
spi_clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
spi_clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 2502              3012  RISE       1
I__135/I                                              gio2CtrlBuf                    0              3012  RISE       1
I__135/O                                              gio2CtrlBuf                    0              3012  RISE       1
I__136/I                                              GlobalMux                      0              3012  RISE       1
I__136/O                                              GlobalMux                    227              3239  RISE       1
I__147/I                                              ClkMux                         0              3239  RISE       1
I__147/O                                              ClkMux                       455              3694  RISE       1
stevec_in_0_LC_4_6_2/clk                              LogicCell40_SEQ_MODE_1000      0              3694  RISE       1



++++ Path 3 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : stevec_in_fast_1_LC_4_6_0/lcout
Path End         : stevec_in_fast_1_LC_4_6_0/in2
Capture Clock    : stevec_in_fast_1_LC_4_6_0/clk
Hold Constraint  : 0p
Path slack       : 1571p

Capture Clock Arrival Time (spi_core|spi_clk:R#1)      0
+ Capture Clock Source Latency                         0
+ Capture Clock Path Delay                          3694
- Setup Time                                           0
-------------------------------------------------   ---- 
End-of-path required time (ps)                      3694

Launch Clock Arrival Time (spi_core|spi_clk:R#1)      0
+ Launch Clock Source Latency                         0
+ Launch Clock Path Delay                          3694
+ Clock To Q                                        796
+ Data Path Delay                                   775
------------------------------------------------   ---- 
End-of-path arrival time (ps)                      5265
 
Launch Clock Path
pin name                                              model name                 delay  cumulative delay  edge  Fanout
----------------------------------------------------  -------------------------  -----  ----------------  ----  ------
spi_clk                                               spi_core                       0                 0  RISE       1
spi_clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
spi_clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
spi_clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
spi_clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 2502              3012  RISE       1
I__135/I                                              gio2CtrlBuf                    0              3012  RISE       1
I__135/O                                              gio2CtrlBuf                    0              3012  RISE       1
I__136/I                                              GlobalMux                      0              3012  RISE       1
I__136/O                                              GlobalMux                    227              3239  RISE       1
I__147/I                                              ClkMux                         0              3239  RISE       1
I__147/O                                              ClkMux                       455              3694  RISE       1
stevec_in_fast_1_LC_4_6_0/clk                         LogicCell40_SEQ_MODE_1000      0              3694  RISE       1

Data path
pin name                         model name                 delay  cumulative delay  slack  edge  Fanout
-------------------------------  -------------------------  -----  ----------------  -----  ----  ------
stevec_in_fast_1_LC_4_6_0/lcout  LogicCell40_SEQ_MODE_1000    796              4490   1571  FALL       7
I__241/I                         LocalMux                       0              4490   1571  FALL       1
I__241/O                         LocalMux                     455              4945   1571  FALL       1
I__248/I                         InMux                          0              4945   1571  FALL       1
I__248/O                         InMux                        320              5265   1571  FALL       1
I__252/I                         CascadeMux                     0              5265   1571  FALL       1
I__252/O                         CascadeMux                     0              5265   1571  FALL       1
stevec_in_fast_1_LC_4_6_0/in2    LogicCell40_SEQ_MODE_1000      0              5265   1571  FALL       1

Capture Clock Path
pin name                                              model name                 delay  cumulative delay  edge  Fanout
----------------------------------------------------  -------------------------  -----  ----------------  ----  ------
spi_clk                                               spi_core                       0                 0  RISE       1
spi_clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
spi_clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
spi_clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
spi_clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 2502              3012  RISE       1
I__135/I                                              gio2CtrlBuf                    0              3012  RISE       1
I__135/O                                              gio2CtrlBuf                    0              3012  RISE       1
I__136/I                                              GlobalMux                      0              3012  RISE       1
I__136/O                                              GlobalMux                    227              3239  RISE       1
I__147/I                                              ClkMux                         0              3239  RISE       1
I__147/O                                              ClkMux                       455              3694  RISE       1
stevec_in_fast_1_LC_4_6_0/clk                         LogicCell40_SEQ_MODE_1000      0              3694  RISE       1



++++ Path 4 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : stevec_in_e_3_LC_4_5_2/lcout
Path End         : stevec_in_e_3_LC_4_5_2/in3
Capture Clock    : stevec_in_e_3_LC_4_5_2/clk
Hold Constraint  : 0p
Path slack       : 1571p

Capture Clock Arrival Time (spi_core|spi_clk:R#1)      0
+ Capture Clock Source Latency                         0
+ Capture Clock Path Delay                          3694
- Setup Time                                           0
-------------------------------------------------   ---- 
End-of-path required time (ps)                      3694

Launch Clock Arrival Time (spi_core|spi_clk:R#1)      0
+ Launch Clock Source Latency                         0
+ Launch Clock Path Delay                          3694
+ Clock To Q                                        796
+ Data Path Delay                                   775
------------------------------------------------   ---- 
End-of-path arrival time (ps)                      5265
 
Launch Clock Path
pin name                                              model name                 delay  cumulative delay  edge  Fanout
----------------------------------------------------  -------------------------  -----  ----------------  ----  ------
spi_clk                                               spi_core                       0                 0  RISE       1
spi_clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
spi_clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
spi_clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
spi_clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 2502              3012  RISE       1
I__135/I                                              gio2CtrlBuf                    0              3012  RISE       1
I__135/O                                              gio2CtrlBuf                    0              3012  RISE       1
I__136/I                                              GlobalMux                      0              3012  RISE       1
I__136/O                                              GlobalMux                    227              3239  RISE       1
I__141/I                                              ClkMux                         0              3239  RISE       1
I__141/O                                              ClkMux                       455              3694  RISE       1
stevec_in_e_3_LC_4_5_2/clk                            LogicCell40_SEQ_MODE_1000      0              3694  RISE       1

Data path
pin name                      model name                 delay  cumulative delay  slack  edge  Fanout
----------------------------  -------------------------  -----  ----------------  -----  ----  ------
stevec_in_e_3_LC_4_5_2/lcout  LogicCell40_SEQ_MODE_1000    796              4490   1571  FALL       9
I__254/I                      LocalMux                       0              4490   1571  FALL       1
I__254/O                      LocalMux                     455              4945   1571  FALL       1
I__260/I                      InMux                          0              4945   1571  FALL       1
I__260/O                      InMux                        320              5265   1571  FALL       1
stevec_in_e_3_LC_4_5_2/in3    LogicCell40_SEQ_MODE_1000      0              5265   1571  FALL       1

Capture Clock Path
pin name                                              model name                 delay  cumulative delay  edge  Fanout
----------------------------------------------------  -------------------------  -----  ----------------  ----  ------
spi_clk                                               spi_core                       0                 0  RISE       1
spi_clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
spi_clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
spi_clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
spi_clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 2502              3012  RISE       1
I__135/I                                              gio2CtrlBuf                    0              3012  RISE       1
I__135/O                                              gio2CtrlBuf                    0              3012  RISE       1
I__136/I                                              GlobalMux                      0              3012  RISE       1
I__136/O                                              GlobalMux                    227              3239  RISE       1
I__141/I                                              ClkMux                         0              3239  RISE       1
I__141/O                                              ClkMux                       455              3694  RISE       1
stevec_in_e_3_LC_4_5_2/clk                            LogicCell40_SEQ_MODE_1000      0              3694  RISE       1



++++ Path 5 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : stevec_in_fast_0_LC_4_4_1/lcout
Path End         : stevec_in_fast_0_LC_4_4_1/in3
Capture Clock    : stevec_in_fast_0_LC_4_4_1/clk
Hold Constraint  : 0p
Path slack       : 1571p

Capture Clock Arrival Time (spi_core|spi_clk:R#1)      0
+ Capture Clock Source Latency                         0
+ Capture Clock Path Delay                          3694
- Setup Time                                           0
-------------------------------------------------   ---- 
End-of-path required time (ps)                      3694

Launch Clock Arrival Time (spi_core|spi_clk:R#1)      0
+ Launch Clock Source Latency                         0
+ Launch Clock Path Delay                          3694
+ Clock To Q                                        796
+ Data Path Delay                                   775
------------------------------------------------   ---- 
End-of-path arrival time (ps)                      5265
 
Launch Clock Path
pin name                                              model name                 delay  cumulative delay  edge  Fanout
----------------------------------------------------  -------------------------  -----  ----------------  ----  ------
spi_clk                                               spi_core                       0                 0  RISE       1
spi_clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
spi_clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
spi_clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
spi_clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 2502              3012  RISE       1
I__135/I                                              gio2CtrlBuf                    0              3012  RISE       1
I__135/O                                              gio2CtrlBuf                    0              3012  RISE       1
I__136/I                                              GlobalMux                      0              3012  RISE       1
I__136/O                                              GlobalMux                    227              3239  RISE       1
I__146/I                                              ClkMux                         0              3239  RISE       1
I__146/O                                              ClkMux                       455              3694  RISE       1
stevec_in_fast_0_LC_4_4_1/clk                         LogicCell40_SEQ_MODE_1000      0              3694  RISE       1

Data path
pin name                         model name                 delay  cumulative delay  slack  edge  Fanout
-------------------------------  -------------------------  -----  ----------------  -----  ----  ------
stevec_in_fast_0_LC_4_4_1/lcout  LogicCell40_SEQ_MODE_1000    796              4490   1571  FALL       5
I__107/I                         LocalMux                       0              4490   1571  FALL       1
I__107/O                         LocalMux                     455              4945   1571  FALL       1
I__112/I                         InMux                          0              4945   1571  FALL       1
I__112/O                         InMux                        320              5265   1571  FALL       1
stevec_in_fast_0_LC_4_4_1/in3    LogicCell40_SEQ_MODE_1000      0              5265   1571  FALL       1

Capture Clock Path
pin name                                              model name                 delay  cumulative delay  edge  Fanout
----------------------------------------------------  -------------------------  -----  ----------------  ----  ------
spi_clk                                               spi_core                       0                 0  RISE       1
spi_clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
spi_clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
spi_clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
spi_clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 2502              3012  RISE       1
I__135/I                                              gio2CtrlBuf                    0              3012  RISE       1
I__135/O                                              gio2CtrlBuf                    0              3012  RISE       1
I__136/I                                              GlobalMux                      0              3012  RISE       1
I__136/O                                              GlobalMux                    227              3239  RISE       1
I__146/I                                              ClkMux                         0              3239  RISE       1
I__146/O                                              ClkMux                       455              3694  RISE       1
stevec_in_fast_0_LC_4_4_1/clk                         LogicCell40_SEQ_MODE_1000      0              3694  RISE       1



++++ Path 6 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : stevec_in_1_LC_3_5_1/lcout
Path End         : stevec_in_2_LC_3_5_0/in3
Capture Clock    : stevec_in_2_LC_3_5_0/clk
Hold Constraint  : 0p
Path slack       : 1571p

Capture Clock Arrival Time (spi_core|spi_clk:R#1)      0
+ Capture Clock Source Latency                         0
+ Capture Clock Path Delay                          3694
- Setup Time                                           0
-------------------------------------------------   ---- 
End-of-path required time (ps)                      3694

Launch Clock Arrival Time (spi_core|spi_clk:R#1)      0
+ Launch Clock Source Latency                         0
+ Launch Clock Path Delay                          3694
+ Clock To Q                                        796
+ Data Path Delay                                   775
------------------------------------------------   ---- 
End-of-path arrival time (ps)                      5265
 
Launch Clock Path
pin name                                              model name                 delay  cumulative delay  edge  Fanout
----------------------------------------------------  -------------------------  -----  ----------------  ----  ------
spi_clk                                               spi_core                       0                 0  RISE       1
spi_clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
spi_clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
spi_clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
spi_clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 2502              3012  RISE       1
I__135/I                                              gio2CtrlBuf                    0              3012  RISE       1
I__135/O                                              gio2CtrlBuf                    0              3012  RISE       1
I__136/I                                              GlobalMux                      0              3012  RISE       1
I__136/O                                              GlobalMux                    227              3239  RISE       1
I__138/I                                              ClkMux                         0              3239  RISE       1
I__138/O                                              ClkMux                       455              3694  RISE       1
stevec_in_1_LC_3_5_1/clk                              LogicCell40_SEQ_MODE_1000      0              3694  RISE       1

Data path
pin name                    model name                 delay  cumulative delay  slack  edge  Fanout
--------------------------  -------------------------  -----  ----------------  -----  ----  ------
stevec_in_1_LC_3_5_1/lcout  LogicCell40_SEQ_MODE_1000    796              4490   1571  FALL       5
I__87/I                     LocalMux                       0              4490   1571  FALL       1
I__87/O                     LocalMux                     455              4945   1571  FALL       1
I__91/I                     InMux                          0              4945   1571  FALL       1
I__91/O                     InMux                        320              5265   1571  FALL       1
stevec_in_2_LC_3_5_0/in3    LogicCell40_SEQ_MODE_1000      0              5265   1571  FALL       1

Capture Clock Path
pin name                                              model name                 delay  cumulative delay  edge  Fanout
----------------------------------------------------  -------------------------  -----  ----------------  ----  ------
spi_clk                                               spi_core                       0                 0  RISE       1
spi_clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
spi_clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
spi_clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
spi_clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 2502              3012  RISE       1
I__135/I                                              gio2CtrlBuf                    0              3012  RISE       1
I__135/O                                              gio2CtrlBuf                    0              3012  RISE       1
I__136/I                                              GlobalMux                      0              3012  RISE       1
I__136/O                                              GlobalMux                    227              3239  RISE       1
I__138/I                                              ClkMux                         0              3239  RISE       1
I__138/O                                              ClkMux                       455              3694  RISE       1
stevec_in_2_LC_3_5_0/clk                              LogicCell40_SEQ_MODE_1000      0              3694  RISE       1



++++ Path 7 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : stevec_in_2_LC_3_5_0/lcout
Path End         : stevec_in_e_3_LC_4_5_2/in0
Capture Clock    : stevec_in_e_3_LC_4_5_2/clk
Hold Constraint  : 0p
Path slack       : 1571p

Capture Clock Arrival Time (spi_core|spi_clk:R#1)      0
+ Capture Clock Source Latency                         0
+ Capture Clock Path Delay                          3694
- Setup Time                                           0
-------------------------------------------------   ---- 
End-of-path required time (ps)                      3694

Launch Clock Arrival Time (spi_core|spi_clk:R#1)      0
+ Launch Clock Source Latency                         0
+ Launch Clock Path Delay                          3694
+ Clock To Q                                        796
+ Data Path Delay                                   775
------------------------------------------------   ---- 
End-of-path arrival time (ps)                      5265
 
Launch Clock Path
pin name                                              model name                 delay  cumulative delay  edge  Fanout
----------------------------------------------------  -------------------------  -----  ----------------  ----  ------
spi_clk                                               spi_core                       0                 0  RISE       1
spi_clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
spi_clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
spi_clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
spi_clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 2502              3012  RISE       1
I__135/I                                              gio2CtrlBuf                    0              3012  RISE       1
I__135/O                                              gio2CtrlBuf                    0              3012  RISE       1
I__136/I                                              GlobalMux                      0              3012  RISE       1
I__136/O                                              GlobalMux                    227              3239  RISE       1
I__138/I                                              ClkMux                         0              3239  RISE       1
I__138/O                                              ClkMux                       455              3694  RISE       1
stevec_in_2_LC_3_5_0/clk                              LogicCell40_SEQ_MODE_1000      0              3694  RISE       1

Data path
pin name                    model name                 delay  cumulative delay  slack  edge  Fanout
--------------------------  -------------------------  -----  ----------------  -----  ----  ------
stevec_in_2_LC_3_5_0/lcout  LogicCell40_SEQ_MODE_1000    796              4490   1571  FALL      10
I__211/I                    LocalMux                       0              4490   1571  FALL       1
I__211/O                    LocalMux                     455              4945   1571  FALL       1
I__221/I                    InMux                          0              4945   1571  FALL       1
I__221/O                    InMux                        320              5265   1571  FALL       1
stevec_in_e_3_LC_4_5_2/in0  LogicCell40_SEQ_MODE_1000      0              5265   1571  FALL       1

Capture Clock Path
pin name                                              model name                 delay  cumulative delay  edge  Fanout
----------------------------------------------------  -------------------------  -----  ----------------  ----  ------
spi_clk                                               spi_core                       0                 0  RISE       1
spi_clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
spi_clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
spi_clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
spi_clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 2502              3012  RISE       1
I__135/I                                              gio2CtrlBuf                    0              3012  RISE       1
I__135/O                                              gio2CtrlBuf                    0              3012  RISE       1
I__136/I                                              GlobalMux                      0              3012  RISE       1
I__136/O                                              GlobalMux                    227              3239  RISE       1
I__141/I                                              ClkMux                         0              3239  RISE       1
I__141/O                                              ClkMux                       455              3694  RISE       1
stevec_in_e_3_LC_4_5_2/clk                            LogicCell40_SEQ_MODE_1000      0              3694  RISE       1



++++ Path 8 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : reg_in_7_LC_2_7_7/lcout
Path End         : spi_to_fpga_reg_7_LC_2_7_5/in3
Capture Clock    : spi_to_fpga_reg_7_LC_2_7_5/clk
Hold Constraint  : 0p
Path slack       : 1571p

Capture Clock Arrival Time (spi_core|spi_clk:R#1)      0
+ Capture Clock Source Latency                         0
+ Capture Clock Path Delay                          3694
- Setup Time                                           0
-------------------------------------------------   ---- 
End-of-path required time (ps)                      3694

Launch Clock Arrival Time (spi_core|spi_clk:R#1)      0
+ Launch Clock Source Latency                         0
+ Launch Clock Path Delay                          3694
+ Clock To Q                                        796
+ Data Path Delay                                   775
------------------------------------------------   ---- 
End-of-path arrival time (ps)                      5265
 
Launch Clock Path
pin name                                              model name                 delay  cumulative delay  edge  Fanout
----------------------------------------------------  -------------------------  -----  ----------------  ----  ------
spi_clk                                               spi_core                       0                 0  RISE       1
spi_clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
spi_clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
spi_clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
spi_clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 2502              3012  RISE       1
I__135/I                                              gio2CtrlBuf                    0              3012  RISE       1
I__135/O                                              gio2CtrlBuf                    0              3012  RISE       1
I__136/I                                              GlobalMux                      0              3012  RISE       1
I__136/O                                              GlobalMux                    227              3239  RISE       1
I__142/I                                              ClkMux                         0              3239  RISE       1
I__142/O                                              ClkMux                       455              3694  RISE       1
reg_in_7_LC_2_7_7/clk                                 LogicCell40_SEQ_MODE_1000      0              3694  RISE       1

Data path
pin name                        model name                 delay  cumulative delay  slack  edge  Fanout
------------------------------  -------------------------  -----  ----------------  -----  ----  ------
reg_in_7_LC_2_7_7/lcout         LogicCell40_SEQ_MODE_1000    796              4490   1571  FALL       1
I__61/I                         LocalMux                       0              4490   1571  FALL       1
I__61/O                         LocalMux                     455              4945   1571  FALL       1
I__62/I                         InMux                          0              4945   1571  FALL       1
I__62/O                         InMux                        320              5265   1571  FALL       1
spi_to_fpga_reg_7_LC_2_7_5/in3  LogicCell40_SEQ_MODE_1000      0              5265   1571  FALL       1

Capture Clock Path
pin name                                              model name                 delay  cumulative delay  edge  Fanout
----------------------------------------------------  -------------------------  -----  ----------------  ----  ------
spi_clk                                               spi_core                       0                 0  RISE       1
spi_clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
spi_clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
spi_clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
spi_clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 2502              3012  RISE       1
I__135/I                                              gio2CtrlBuf                    0              3012  RISE       1
I__135/O                                              gio2CtrlBuf                    0              3012  RISE       1
I__136/I                                              GlobalMux                      0              3012  RISE       1
I__136/O                                              GlobalMux                    227              3239  RISE       1
I__142/I                                              ClkMux                         0              3239  RISE       1
I__142/O                                              ClkMux                       455              3694  RISE       1
spi_to_fpga_reg_7_LC_2_7_5/clk                        LogicCell40_SEQ_MODE_1000      0              3694  RISE       1



++++ Path 9 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : reg_in_4_LC_2_6_7/lcout
Path End         : spi_to_fpga_reg_4_LC_2_7_1/in0
Capture Clock    : spi_to_fpga_reg_4_LC_2_7_1/clk
Hold Constraint  : 0p
Path slack       : 1571p

Capture Clock Arrival Time (spi_core|spi_clk:R#1)      0
+ Capture Clock Source Latency                         0
+ Capture Clock Path Delay                          3694
- Setup Time                                           0
-------------------------------------------------   ---- 
End-of-path required time (ps)                      3694

Launch Clock Arrival Time (spi_core|spi_clk:R#1)      0
+ Launch Clock Source Latency                         0
+ Launch Clock Path Delay                          3694
+ Clock To Q                                        796
+ Data Path Delay                                   775
------------------------------------------------   ---- 
End-of-path arrival time (ps)                      5265
 
Launch Clock Path
pin name                                              model name                 delay  cumulative delay  edge  Fanout
----------------------------------------------------  -------------------------  -----  ----------------  ----  ------
spi_clk                                               spi_core                       0                 0  RISE       1
spi_clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
spi_clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
spi_clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
spi_clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 2502              3012  RISE       1
I__135/I                                              gio2CtrlBuf                    0              3012  RISE       1
I__135/O                                              gio2CtrlBuf                    0              3012  RISE       1
I__136/I                                              GlobalMux                      0              3012  RISE       1
I__136/O                                              GlobalMux                    227              3239  RISE       1
I__140/I                                              ClkMux                         0              3239  RISE       1
I__140/O                                              ClkMux                       455              3694  RISE       1
reg_in_4_LC_2_6_7/clk                                 LogicCell40_SEQ_MODE_1000      0              3694  RISE       1

Data path
pin name                        model name                 delay  cumulative delay  slack  edge  Fanout
------------------------------  -------------------------  -----  ----------------  -----  ----  ------
reg_in_4_LC_2_6_7/lcout         LogicCell40_SEQ_MODE_1000    796              4490   1571  FALL       1
I__75/I                         LocalMux                       0              4490   1571  FALL       1
I__75/O                         LocalMux                     455              4945   1571  FALL       1
I__76/I                         InMux                          0              4945   1571  FALL       1
I__76/O                         InMux                        320              5265   1571  FALL       1
spi_to_fpga_reg_4_LC_2_7_1/in0  LogicCell40_SEQ_MODE_1000      0              5265   1571  FALL       1

Capture Clock Path
pin name                                              model name                 delay  cumulative delay  edge  Fanout
----------------------------------------------------  -------------------------  -----  ----------------  ----  ------
spi_clk                                               spi_core                       0                 0  RISE       1
spi_clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
spi_clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
spi_clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
spi_clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 2502              3012  RISE       1
I__135/I                                              gio2CtrlBuf                    0              3012  RISE       1
I__135/O                                              gio2CtrlBuf                    0              3012  RISE       1
I__136/I                                              GlobalMux                      0              3012  RISE       1
I__136/O                                              GlobalMux                    227              3239  RISE       1
I__142/I                                              ClkMux                         0              3239  RISE       1
I__142/O                                              ClkMux                       455              3694  RISE       1
spi_to_fpga_reg_4_LC_2_7_1/clk                        LogicCell40_SEQ_MODE_1000      0              3694  RISE       1



++++ Path 10 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : stevec_in_1_LC_3_5_1/lcout
Path End         : stevec_in_1_LC_3_5_1/in1
Capture Clock    : stevec_in_1_LC_3_5_1/clk
Hold Constraint  : 0p
Path slack       : 1571p

Capture Clock Arrival Time (spi_core|spi_clk:R#1)      0
+ Capture Clock Source Latency                         0
+ Capture Clock Path Delay                          3694
- Setup Time                                           0
-------------------------------------------------   ---- 
End-of-path required time (ps)                      3694

Launch Clock Arrival Time (spi_core|spi_clk:R#1)      0
+ Launch Clock Source Latency                         0
+ Launch Clock Path Delay                          3694
+ Clock To Q                                        796
+ Data Path Delay                                   775
------------------------------------------------   ---- 
End-of-path arrival time (ps)                      5265
 
Launch Clock Path
pin name                                              model name                 delay  cumulative delay  edge  Fanout
----------------------------------------------------  -------------------------  -----  ----------------  ----  ------
spi_clk                                               spi_core                       0                 0  RISE       1
spi_clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
spi_clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
spi_clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
spi_clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 2502              3012  RISE       1
I__135/I                                              gio2CtrlBuf                    0              3012  RISE       1
I__135/O                                              gio2CtrlBuf                    0              3012  RISE       1
I__136/I                                              GlobalMux                      0              3012  RISE       1
I__136/O                                              GlobalMux                    227              3239  RISE       1
I__138/I                                              ClkMux                         0              3239  RISE       1
I__138/O                                              ClkMux                       455              3694  RISE       1
stevec_in_1_LC_3_5_1/clk                              LogicCell40_SEQ_MODE_1000      0              3694  RISE       1

Data path
pin name                    model name                 delay  cumulative delay  slack  edge  Fanout
--------------------------  -------------------------  -----  ----------------  -----  ----  ------
stevec_in_1_LC_3_5_1/lcout  LogicCell40_SEQ_MODE_1000    796              4490   1571  FALL       5
I__88/I                     LocalMux                       0              4490   1571  FALL       1
I__88/O                     LocalMux                     455              4945   1571  FALL       1
I__93/I                     InMux                          0              4945   1571  FALL       1
I__93/O                     InMux                        320              5265   1571  FALL       1
stevec_in_1_LC_3_5_1/in1    LogicCell40_SEQ_MODE_1000      0              5265   1571  FALL       1

Capture Clock Path
pin name                                              model name                 delay  cumulative delay  edge  Fanout
----------------------------------------------------  -------------------------  -----  ----------------  ----  ------
spi_clk                                               spi_core                       0                 0  RISE       1
spi_clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
spi_clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
spi_clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
spi_clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 2502              3012  RISE       1
I__135/I                                              gio2CtrlBuf                    0              3012  RISE       1
I__135/O                                              gio2CtrlBuf                    0              3012  RISE       1
I__136/I                                              GlobalMux                      0              3012  RISE       1
I__136/O                                              GlobalMux                    227              3239  RISE       1
I__138/I                                              ClkMux                         0              3239  RISE       1
I__138/O                                              ClkMux                       455              3694  RISE       1
stevec_in_1_LC_3_5_1/clk                              LogicCell40_SEQ_MODE_1000      0              3694  RISE       1



++++ Path 11 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : stevec_in_2_LC_3_5_0/lcout
Path End         : stevec_in_2_LC_3_5_0/in2
Capture Clock    : stevec_in_2_LC_3_5_0/clk
Hold Constraint  : 0p
Path slack       : 1571p

Capture Clock Arrival Time (spi_core|spi_clk:R#1)      0
+ Capture Clock Source Latency                         0
+ Capture Clock Path Delay                          3694
- Setup Time                                           0
-------------------------------------------------   ---- 
End-of-path required time (ps)                      3694

Launch Clock Arrival Time (spi_core|spi_clk:R#1)      0
+ Launch Clock Source Latency                         0
+ Launch Clock Path Delay                          3694
+ Clock To Q                                        796
+ Data Path Delay                                   775
------------------------------------------------   ---- 
End-of-path arrival time (ps)                      5265
 
Launch Clock Path
pin name                                              model name                 delay  cumulative delay  edge  Fanout
----------------------------------------------------  -------------------------  -----  ----------------  ----  ------
spi_clk                                               spi_core                       0                 0  RISE       1
spi_clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
spi_clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
spi_clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
spi_clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 2502              3012  RISE       1
I__135/I                                              gio2CtrlBuf                    0              3012  RISE       1
I__135/O                                              gio2CtrlBuf                    0              3012  RISE       1
I__136/I                                              GlobalMux                      0              3012  RISE       1
I__136/O                                              GlobalMux                    227              3239  RISE       1
I__138/I                                              ClkMux                         0              3239  RISE       1
I__138/O                                              ClkMux                       455              3694  RISE       1
stevec_in_2_LC_3_5_0/clk                              LogicCell40_SEQ_MODE_1000      0              3694  RISE       1

Data path
pin name                    model name                 delay  cumulative delay  slack  edge  Fanout
--------------------------  -------------------------  -----  ----------------  -----  ----  ------
stevec_in_2_LC_3_5_0/lcout  LogicCell40_SEQ_MODE_1000    796              4490   1571  FALL      10
I__212/I                    LocalMux                       0              4490   1571  FALL       1
I__212/O                    LocalMux                     455              4945   1571  FALL       1
I__222/I                    InMux                          0              4945   1571  FALL       1
I__222/O                    InMux                        320              5265   1571  FALL       1
I__223/I                    CascadeMux                     0              5265   1571  FALL       1
I__223/O                    CascadeMux                     0              5265   1571  FALL       1
stevec_in_2_LC_3_5_0/in2    LogicCell40_SEQ_MODE_1000      0              5265   1571  FALL       1

Capture Clock Path
pin name                                              model name                 delay  cumulative delay  edge  Fanout
----------------------------------------------------  -------------------------  -----  ----------------  ----  ------
spi_clk                                               spi_core                       0                 0  RISE       1
spi_clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
spi_clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
spi_clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
spi_clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 2502              3012  RISE       1
I__135/I                                              gio2CtrlBuf                    0              3012  RISE       1
I__135/O                                              gio2CtrlBuf                    0              3012  RISE       1
I__136/I                                              GlobalMux                      0              3012  RISE       1
I__136/O                                              GlobalMux                    227              3239  RISE       1
I__138/I                                              ClkMux                         0              3239  RISE       1
I__138/O                                              ClkMux                       455              3694  RISE       1
stevec_in_2_LC_3_5_0/clk                              LogicCell40_SEQ_MODE_1000      0              3694  RISE       1



++++ Path 12 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : stevec_in_0_LC_4_6_2/lcout
Path End         : stevec_in_1_LC_3_5_1/in3
Capture Clock    : stevec_in_1_LC_3_5_1/clk
Hold Constraint  : 0p
Path slack       : 1571p

Capture Clock Arrival Time (spi_core|spi_clk:R#1)      0
+ Capture Clock Source Latency                         0
+ Capture Clock Path Delay                          3694
- Setup Time                                           0
-------------------------------------------------   ---- 
End-of-path required time (ps)                      3694

Launch Clock Arrival Time (spi_core|spi_clk:R#1)      0
+ Launch Clock Source Latency                         0
+ Launch Clock Path Delay                          3694
+ Clock To Q                                        796
+ Data Path Delay                                   775
------------------------------------------------   ---- 
End-of-path arrival time (ps)                      5265
 
Launch Clock Path
pin name                                              model name                 delay  cumulative delay  edge  Fanout
----------------------------------------------------  -------------------------  -----  ----------------  ----  ------
spi_clk                                               spi_core                       0                 0  RISE       1
spi_clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
spi_clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
spi_clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
spi_clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 2502              3012  RISE       1
I__135/I                                              gio2CtrlBuf                    0              3012  RISE       1
I__135/O                                              gio2CtrlBuf                    0              3012  RISE       1
I__136/I                                              GlobalMux                      0              3012  RISE       1
I__136/O                                              GlobalMux                    227              3239  RISE       1
I__147/I                                              ClkMux                         0              3239  RISE       1
I__147/O                                              ClkMux                       455              3694  RISE       1
stevec_in_0_LC_4_6_2/clk                              LogicCell40_SEQ_MODE_1000      0              3694  RISE       1

Data path
pin name                    model name                 delay  cumulative delay  slack  edge  Fanout
--------------------------  -------------------------  -----  ----------------  -----  ----  ------
stevec_in_0_LC_4_6_2/lcout  LogicCell40_SEQ_MODE_1000    796              4490   1571  FALL       9
I__227/I                    LocalMux                       0              4490   1571  FALL       1
I__227/O                    LocalMux                     455              4945   1571  FALL       1
I__235/I                    InMux                          0              4945   1571  FALL       1
I__235/O                    InMux                        320              5265   1571  FALL       1
stevec_in_1_LC_3_5_1/in3    LogicCell40_SEQ_MODE_1000      0              5265   1571  FALL       1

Capture Clock Path
pin name                                              model name                 delay  cumulative delay  edge  Fanout
----------------------------------------------------  -------------------------  -----  ----------------  ----  ------
spi_clk                                               spi_core                       0                 0  RISE       1
spi_clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
spi_clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
spi_clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
spi_clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 2502              3012  RISE       1
I__135/I                                              gio2CtrlBuf                    0              3012  RISE       1
I__135/O                                              gio2CtrlBuf                    0              3012  RISE       1
I__136/I                                              GlobalMux                      0              3012  RISE       1
I__136/O                                              GlobalMux                    227              3239  RISE       1
I__138/I                                              ClkMux                         0              3239  RISE       1
I__138/O                                              ClkMux                       455              3694  RISE       1
stevec_in_1_LC_3_5_1/clk                              LogicCell40_SEQ_MODE_1000      0              3694  RISE       1



++++ Path 13 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : stevec_in_0_LC_4_6_2/lcout
Path End         : stevec_in_e_3_LC_4_5_2/in1
Capture Clock    : stevec_in_e_3_LC_4_5_2/clk
Hold Constraint  : 0p
Path slack       : 1571p

Capture Clock Arrival Time (spi_core|spi_clk:R#1)      0
+ Capture Clock Source Latency                         0
+ Capture Clock Path Delay                          3694
- Setup Time                                           0
-------------------------------------------------   ---- 
End-of-path required time (ps)                      3694

Launch Clock Arrival Time (spi_core|spi_clk:R#1)      0
+ Launch Clock Source Latency                         0
+ Launch Clock Path Delay                          3694
+ Clock To Q                                        796
+ Data Path Delay                                   775
------------------------------------------------   ---- 
End-of-path arrival time (ps)                      5265
 
Launch Clock Path
pin name                                              model name                 delay  cumulative delay  edge  Fanout
----------------------------------------------------  -------------------------  -----  ----------------  ----  ------
spi_clk                                               spi_core                       0                 0  RISE       1
spi_clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
spi_clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
spi_clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
spi_clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 2502              3012  RISE       1
I__135/I                                              gio2CtrlBuf                    0              3012  RISE       1
I__135/O                                              gio2CtrlBuf                    0              3012  RISE       1
I__136/I                                              GlobalMux                      0              3012  RISE       1
I__136/O                                              GlobalMux                    227              3239  RISE       1
I__147/I                                              ClkMux                         0              3239  RISE       1
I__147/O                                              ClkMux                       455              3694  RISE       1
stevec_in_0_LC_4_6_2/clk                              LogicCell40_SEQ_MODE_1000      0              3694  RISE       1

Data path
pin name                    model name                 delay  cumulative delay  slack  edge  Fanout
--------------------------  -------------------------  -----  ----------------  -----  ----  ------
stevec_in_0_LC_4_6_2/lcout  LogicCell40_SEQ_MODE_1000    796              4490   1571  FALL       9
I__228/I                    LocalMux                       0              4490   1571  FALL       1
I__228/O                    LocalMux                     455              4945   1571  FALL       1
I__237/I                    InMux                          0              4945   1571  FALL       1
I__237/O                    InMux                        320              5265   1571  FALL       1
stevec_in_e_3_LC_4_5_2/in1  LogicCell40_SEQ_MODE_1000      0              5265   1571  FALL       1

Capture Clock Path
pin name                                              model name                 delay  cumulative delay  edge  Fanout
----------------------------------------------------  -------------------------  -----  ----------------  ----  ------
spi_clk                                               spi_core                       0                 0  RISE       1
spi_clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
spi_clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
spi_clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
spi_clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 2502              3012  RISE       1
I__135/I                                              gio2CtrlBuf                    0              3012  RISE       1
I__135/O                                              gio2CtrlBuf                    0              3012  RISE       1
I__136/I                                              GlobalMux                      0              3012  RISE       1
I__136/O                                              GlobalMux                    227              3239  RISE       1
I__141/I                                              ClkMux                         0              3239  RISE       1
I__141/O                                              ClkMux                       455              3694  RISE       1
stevec_in_e_3_LC_4_5_2/clk                            LogicCell40_SEQ_MODE_1000      0              3694  RISE       1



++++ Path 14 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : stevec_in_0_LC_4_6_2/lcout
Path End         : stevec_in_fast_1_LC_4_6_0/in3
Capture Clock    : stevec_in_fast_1_LC_4_6_0/clk
Hold Constraint  : 0p
Path slack       : 1571p

Capture Clock Arrival Time (spi_core|spi_clk:R#1)      0
+ Capture Clock Source Latency                         0
+ Capture Clock Path Delay                          3694
- Setup Time                                           0
-------------------------------------------------   ---- 
End-of-path required time (ps)                      3694

Launch Clock Arrival Time (spi_core|spi_clk:R#1)      0
+ Launch Clock Source Latency                         0
+ Launch Clock Path Delay                          3694
+ Clock To Q                                        796
+ Data Path Delay                                   775
------------------------------------------------   ---- 
End-of-path arrival time (ps)                      5265
 
Launch Clock Path
pin name                                              model name                 delay  cumulative delay  edge  Fanout
----------------------------------------------------  -------------------------  -----  ----------------  ----  ------
spi_clk                                               spi_core                       0                 0  RISE       1
spi_clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
spi_clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
spi_clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
spi_clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 2502              3012  RISE       1
I__135/I                                              gio2CtrlBuf                    0              3012  RISE       1
I__135/O                                              gio2CtrlBuf                    0              3012  RISE       1
I__136/I                                              GlobalMux                      0              3012  RISE       1
I__136/O                                              GlobalMux                    227              3239  RISE       1
I__147/I                                              ClkMux                         0              3239  RISE       1
I__147/O                                              ClkMux                       455              3694  RISE       1
stevec_in_0_LC_4_6_2/clk                              LogicCell40_SEQ_MODE_1000      0              3694  RISE       1

Data path
pin name                       model name                 delay  cumulative delay  slack  edge  Fanout
-----------------------------  -------------------------  -----  ----------------  -----  ----  ------
stevec_in_0_LC_4_6_2/lcout     LogicCell40_SEQ_MODE_1000    796              4490   1571  FALL       9
I__226/I                       LocalMux                       0              4490   1571  FALL       1
I__226/O                       LocalMux                     455              4945   1571  FALL       1
I__232/I                       InMux                          0              4945   1571  FALL       1
I__232/O                       InMux                        320              5265   1571  FALL       1
stevec_in_fast_1_LC_4_6_0/in3  LogicCell40_SEQ_MODE_1000      0              5265   1571  FALL       1

Capture Clock Path
pin name                                              model name                 delay  cumulative delay  edge  Fanout
----------------------------------------------------  -------------------------  -----  ----------------  ----  ------
spi_clk                                               spi_core                       0                 0  RISE       1
spi_clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
spi_clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
spi_clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
spi_clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 2502              3012  RISE       1
I__135/I                                              gio2CtrlBuf                    0              3012  RISE       1
I__135/O                                              gio2CtrlBuf                    0              3012  RISE       1
I__136/I                                              GlobalMux                      0              3012  RISE       1
I__136/O                                              GlobalMux                    227              3239  RISE       1
I__147/I                                              ClkMux                         0              3239  RISE       1
I__147/O                                              ClkMux                       455              3694  RISE       1
stevec_in_fast_1_LC_4_6_0/clk                         LogicCell40_SEQ_MODE_1000      0              3694  RISE       1



++++ Path 15 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : stevec_in_0_LC_4_6_2/lcout
Path End         : stevec_in_2_LC_3_5_0/in0
Capture Clock    : stevec_in_2_LC_3_5_0/clk
Hold Constraint  : 0p
Path slack       : 1571p

Capture Clock Arrival Time (spi_core|spi_clk:R#1)      0
+ Capture Clock Source Latency                         0
+ Capture Clock Path Delay                          3694
- Setup Time                                           0
-------------------------------------------------   ---- 
End-of-path required time (ps)                      3694

Launch Clock Arrival Time (spi_core|spi_clk:R#1)      0
+ Launch Clock Source Latency                         0
+ Launch Clock Path Delay                          3694
+ Clock To Q                                        796
+ Data Path Delay                                   775
------------------------------------------------   ---- 
End-of-path arrival time (ps)                      5265
 
Launch Clock Path
pin name                                              model name                 delay  cumulative delay  edge  Fanout
----------------------------------------------------  -------------------------  -----  ----------------  ----  ------
spi_clk                                               spi_core                       0                 0  RISE       1
spi_clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
spi_clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
spi_clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
spi_clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 2502              3012  RISE       1
I__135/I                                              gio2CtrlBuf                    0              3012  RISE       1
I__135/O                                              gio2CtrlBuf                    0              3012  RISE       1
I__136/I                                              GlobalMux                      0              3012  RISE       1
I__136/O                                              GlobalMux                    227              3239  RISE       1
I__147/I                                              ClkMux                         0              3239  RISE       1
I__147/O                                              ClkMux                       455              3694  RISE       1
stevec_in_0_LC_4_6_2/clk                              LogicCell40_SEQ_MODE_1000      0              3694  RISE       1

Data path
pin name                    model name                 delay  cumulative delay  slack  edge  Fanout
--------------------------  -------------------------  -----  ----------------  -----  ----  ------
stevec_in_0_LC_4_6_2/lcout  LogicCell40_SEQ_MODE_1000    796              4490   1571  FALL       9
I__227/I                    LocalMux                       0              4490   1571  FALL       1
I__227/O                    LocalMux                     455              4945   1571  FALL       1
I__236/I                    InMux                          0              4945   1571  FALL       1
I__236/O                    InMux                        320              5265   1571  FALL       1
stevec_in_2_LC_3_5_0/in0    LogicCell40_SEQ_MODE_1000      0              5265   1571  FALL       1

Capture Clock Path
pin name                                              model name                 delay  cumulative delay  edge  Fanout
----------------------------------------------------  -------------------------  -----  ----------------  ----  ------
spi_clk                                               spi_core                       0                 0  RISE       1
spi_clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
spi_clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
spi_clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
spi_clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 2502              3012  RISE       1
I__135/I                                              gio2CtrlBuf                    0              3012  RISE       1
I__135/O                                              gio2CtrlBuf                    0              3012  RISE       1
I__136/I                                              GlobalMux                      0              3012  RISE       1
I__136/O                                              GlobalMux                    227              3239  RISE       1
I__138/I                                              ClkMux                         0              3239  RISE       1
I__138/O                                              ClkMux                       455              3694  RISE       1
stevec_in_2_LC_3_5_0/clk                              LogicCell40_SEQ_MODE_1000      0              3694  RISE       1



++++ Path 16 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : reg_in_2_LC_2_5_0/lcout
Path End         : spi_to_fpga_reg_2_LC_3_7_7/in3
Capture Clock    : spi_to_fpga_reg_2_LC_3_7_7/clk
Hold Constraint  : 0p
Path slack       : 2119p

Capture Clock Arrival Time (spi_core|spi_clk:R#1)      0
+ Capture Clock Source Latency                         0
+ Capture Clock Path Delay                          3694
- Setup Time                                           0
-------------------------------------------------   ---- 
End-of-path required time (ps)                      3694

Launch Clock Arrival Time (spi_core|spi_clk:R#1)      0
+ Launch Clock Source Latency                         0
+ Launch Clock Path Delay                          3694
+ Clock To Q                                        796
+ Data Path Delay                                  1323
------------------------------------------------   ---- 
End-of-path arrival time (ps)                      5813
 
Launch Clock Path
pin name                                              model name                 delay  cumulative delay  edge  Fanout
----------------------------------------------------  -------------------------  -----  ----------------  ----  ------
spi_clk                                               spi_core                       0                 0  RISE       1
spi_clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
spi_clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
spi_clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
spi_clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 2502              3012  RISE       1
I__135/I                                              gio2CtrlBuf                    0              3012  RISE       1
I__135/O                                              gio2CtrlBuf                    0              3012  RISE       1
I__136/I                                              GlobalMux                      0              3012  RISE       1
I__136/O                                              GlobalMux                    227              3239  RISE       1
I__137/I                                              ClkMux                         0              3239  RISE       1
I__137/O                                              ClkMux                       455              3694  RISE       1
reg_in_2_LC_2_5_0/clk                                 LogicCell40_SEQ_MODE_1000      0              3694  RISE       1

Data path
pin name                        model name                 delay  cumulative delay  slack  edge  Fanout
------------------------------  -------------------------  -----  ----------------  -----  ----  ------
reg_in_2_LC_2_5_0/lcout         LogicCell40_SEQ_MODE_1000    796              4490   2119  FALL       1
I__122/I                        Odrv4                          0              4490   2119  FALL       1
I__122/O                        Odrv4                        548              5038   2119  FALL       1
I__123/I                        LocalMux                       0              5038   2119  FALL       1
I__123/O                        LocalMux                     455              5492   2119  FALL       1
I__124/I                        InMux                          0              5492   2119  FALL       1
I__124/O                        InMux                        320              5813   2119  FALL       1
spi_to_fpga_reg_2_LC_3_7_7/in3  LogicCell40_SEQ_MODE_1000      0              5813   2119  FALL       1

Capture Clock Path
pin name                                              model name                 delay  cumulative delay  edge  Fanout
----------------------------------------------------  -------------------------  -----  ----------------  ----  ------
spi_clk                                               spi_core                       0                 0  RISE       1
spi_clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
spi_clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
spi_clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
spi_clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 2502              3012  RISE       1
I__135/I                                              gio2CtrlBuf                    0              3012  RISE       1
I__135/O                                              gio2CtrlBuf                    0              3012  RISE       1
I__136/I                                              GlobalMux                      0              3012  RISE       1
I__136/O                                              GlobalMux                    227              3239  RISE       1
I__145/I                                              ClkMux                         0              3239  RISE       1
I__145/O                                              ClkMux                       455              3694  RISE       1
spi_to_fpga_reg_2_LC_3_7_7/clk                        LogicCell40_SEQ_MODE_1000      0              3694  RISE       1



++++ Path 17 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : reg_in_5_LC_2_4_6/lcout
Path End         : spi_to_fpga_reg_5_LC_2_7_3/in3
Capture Clock    : spi_to_fpga_reg_5_LC_2_7_3/clk
Hold Constraint  : 0p
Path slack       : 2119p

Capture Clock Arrival Time (spi_core|spi_clk:R#1)      0
+ Capture Clock Source Latency                         0
+ Capture Clock Path Delay                          3694
- Setup Time                                           0
-------------------------------------------------   ---- 
End-of-path required time (ps)                      3694

Launch Clock Arrival Time (spi_core|spi_clk:R#1)      0
+ Launch Clock Source Latency                         0
+ Launch Clock Path Delay                          3694
+ Clock To Q                                        796
+ Data Path Delay                                  1323
------------------------------------------------   ---- 
End-of-path arrival time (ps)                      5813
 
Launch Clock Path
pin name                                              model name                 delay  cumulative delay  edge  Fanout
----------------------------------------------------  -------------------------  -----  ----------------  ----  ------
spi_clk                                               spi_core                       0                 0  RISE       1
spi_clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
spi_clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
spi_clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
spi_clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 2502              3012  RISE       1
I__135/I                                              gio2CtrlBuf                    0              3012  RISE       1
I__135/O                                              gio2CtrlBuf                    0              3012  RISE       1
I__136/I                                              GlobalMux                      0              3012  RISE       1
I__136/O                                              GlobalMux                    227              3239  RISE       1
I__139/I                                              ClkMux                         0              3239  RISE       1
I__139/O                                              ClkMux                       455              3694  RISE       1
reg_in_5_LC_2_4_6/clk                                 LogicCell40_SEQ_MODE_1000      0              3694  RISE       1

Data path
pin name                        model name                 delay  cumulative delay  slack  edge  Fanout
------------------------------  -------------------------  -----  ----------------  -----  ----  ------
reg_in_5_LC_2_4_6/lcout         LogicCell40_SEQ_MODE_1000    796              4490   2119  FALL       1
I__69/I                         Odrv4                          0              4490   2119  FALL       1
I__69/O                         Odrv4                        548              5038   2119  FALL       1
I__70/I                         LocalMux                       0              5038   2119  FALL       1
I__70/O                         LocalMux                     455              5492   2119  FALL       1
I__71/I                         InMux                          0              5492   2119  FALL       1
I__71/O                         InMux                        320              5813   2119  FALL       1
spi_to_fpga_reg_5_LC_2_7_3/in3  LogicCell40_SEQ_MODE_1000      0              5813   2119  FALL       1

Capture Clock Path
pin name                                              model name                 delay  cumulative delay  edge  Fanout
----------------------------------------------------  -------------------------  -----  ----------------  ----  ------
spi_clk                                               spi_core                       0                 0  RISE       1
spi_clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
spi_clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
spi_clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
spi_clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 2502              3012  RISE       1
I__135/I                                              gio2CtrlBuf                    0              3012  RISE       1
I__135/O                                              gio2CtrlBuf                    0              3012  RISE       1
I__136/I                                              GlobalMux                      0              3012  RISE       1
I__136/O                                              GlobalMux                    227              3239  RISE       1
I__142/I                                              ClkMux                         0              3239  RISE       1
I__142/O                                              ClkMux                       455              3694  RISE       1
spi_to_fpga_reg_5_LC_2_7_3/clk                        LogicCell40_SEQ_MODE_1000      0              3694  RISE       1



++++ Path 18 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : reg_in_1_LC_4_3_6/lcout
Path End         : spi_to_fpga_reg_1_LC_4_7_7/in3
Capture Clock    : spi_to_fpga_reg_1_LC_4_7_7/clk
Hold Constraint  : 0p
Path slack       : 2367p

Capture Clock Arrival Time (spi_core|spi_clk:R#1)      0
+ Capture Clock Source Latency                         0
+ Capture Clock Path Delay                          3694
- Setup Time                                           0
-------------------------------------------------   ---- 
End-of-path required time (ps)                      3694

Launch Clock Arrival Time (spi_core|spi_clk:R#1)      0
+ Launch Clock Source Latency                         0
+ Launch Clock Path Delay                          3694
+ Clock To Q                                        796
+ Data Path Delay                                  1571
------------------------------------------------   ---- 
End-of-path arrival time (ps)                      6061
 
Launch Clock Path
pin name                                              model name                 delay  cumulative delay  edge  Fanout
----------------------------------------------------  -------------------------  -----  ----------------  ----  ------
spi_clk                                               spi_core                       0                 0  RISE       1
spi_clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
spi_clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
spi_clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
spi_clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 2502              3012  RISE       1
I__135/I                                              gio2CtrlBuf                    0              3012  RISE       1
I__135/O                                              gio2CtrlBuf                    0              3012  RISE       1
I__136/I                                              GlobalMux                      0              3012  RISE       1
I__136/O                                              GlobalMux                    227              3239  RISE       1
I__148/I                                              ClkMux                         0              3239  RISE       1
I__148/O                                              ClkMux                       455              3694  RISE       1
reg_in_1_LC_4_3_6/clk                                 LogicCell40_SEQ_MODE_1000      0              3694  RISE       1

Data path
pin name                        model name                 delay  cumulative delay  slack  edge  Fanout
------------------------------  -------------------------  -----  ----------------  -----  ----  ------
reg_in_1_LC_4_3_6/lcout         LogicCell40_SEQ_MODE_1000    796              4490   2367  FALL       1
I__198/I                        Odrv12                         0              4490   2367  FALL       1
I__198/O                        Odrv12                       796              5286   2367  FALL       1
I__199/I                        LocalMux                       0              5286   2367  FALL       1
I__199/O                        LocalMux                     455              5740   2367  FALL       1
I__200/I                        InMux                          0              5740   2367  FALL       1
I__200/O                        InMux                        320              6061   2367  FALL       1
spi_to_fpga_reg_1_LC_4_7_7/in3  LogicCell40_SEQ_MODE_1000      0              6061   2367  FALL       1

Capture Clock Path
pin name                                              model name                 delay  cumulative delay  edge  Fanout
----------------------------------------------------  -------------------------  -----  ----------------  ----  ------
spi_clk                                               spi_core                       0                 0  RISE       1
spi_clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
spi_clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
spi_clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
spi_clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 2502              3012  RISE       1
I__135/I                                              gio2CtrlBuf                    0              3012  RISE       1
I__135/O                                              gio2CtrlBuf                    0              3012  RISE       1
I__136/I                                              GlobalMux                      0              3012  RISE       1
I__136/O                                              GlobalMux                    227              3239  RISE       1
I__149/I                                              ClkMux                         0              3239  RISE       1
I__149/O                                              ClkMux                       455              3694  RISE       1
spi_to_fpga_reg_1_LC_4_7_7/clk                        LogicCell40_SEQ_MODE_1000      0              3694  RISE       1



++++ Path 19 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : reg_in_0_LC_3_3_6/lcout
Path End         : spi_to_fpga_reg_0_LC_3_7_6/in3
Capture Clock    : spi_to_fpga_reg_0_LC_3_7_6/clk
Hold Constraint  : 0p
Path slack       : 2367p

Capture Clock Arrival Time (spi_core|spi_clk:R#1)      0
+ Capture Clock Source Latency                         0
+ Capture Clock Path Delay                          3694
- Setup Time                                           0
-------------------------------------------------   ---- 
End-of-path required time (ps)                      3694

Launch Clock Arrival Time (spi_core|spi_clk:R#1)      0
+ Launch Clock Source Latency                         0
+ Launch Clock Path Delay                          3694
+ Clock To Q                                        796
+ Data Path Delay                                  1571
------------------------------------------------   ---- 
End-of-path arrival time (ps)                      6061
 
Launch Clock Path
pin name                                              model name                 delay  cumulative delay  edge  Fanout
----------------------------------------------------  -------------------------  -----  ----------------  ----  ------
spi_clk                                               spi_core                       0                 0  RISE       1
spi_clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
spi_clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
spi_clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
spi_clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 2502              3012  RISE       1
I__135/I                                              gio2CtrlBuf                    0              3012  RISE       1
I__135/O                                              gio2CtrlBuf                    0              3012  RISE       1
I__136/I                                              GlobalMux                      0              3012  RISE       1
I__136/O                                              GlobalMux                    227              3239  RISE       1
I__144/I                                              ClkMux                         0              3239  RISE       1
I__144/O                                              ClkMux                       455              3694  RISE       1
reg_in_0_LC_3_3_6/clk                                 LogicCell40_SEQ_MODE_1000      0              3694  RISE       1

Data path
pin name                        model name                 delay  cumulative delay  slack  edge  Fanout
------------------------------  -------------------------  -----  ----------------  -----  ----  ------
reg_in_0_LC_3_3_6/lcout         LogicCell40_SEQ_MODE_1000    796              4490   2367  FALL       1
I__129/I                        Odrv12                         0              4490   2367  FALL       1
I__129/O                        Odrv12                       796              5286   2367  FALL       1
I__130/I                        LocalMux                       0              5286   2367  FALL       1
I__130/O                        LocalMux                     455              5740   2367  FALL       1
I__131/I                        InMux                          0              5740   2367  FALL       1
I__131/O                        InMux                        320              6061   2367  FALL       1
spi_to_fpga_reg_0_LC_3_7_6/in3  LogicCell40_SEQ_MODE_1000      0              6061   2367  FALL       1

Capture Clock Path
pin name                                              model name                 delay  cumulative delay  edge  Fanout
----------------------------------------------------  -------------------------  -----  ----------------  ----  ------
spi_clk                                               spi_core                       0                 0  RISE       1
spi_clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
spi_clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
spi_clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
spi_clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 2502              3012  RISE       1
I__135/I                                              gio2CtrlBuf                    0              3012  RISE       1
I__135/O                                              gio2CtrlBuf                    0              3012  RISE       1
I__136/I                                              GlobalMux                      0              3012  RISE       1
I__136/O                                              GlobalMux                    227              3239  RISE       1
I__145/I                                              ClkMux                         0              3239  RISE       1
I__145/O                                              ClkMux                       455              3694  RISE       1
spi_to_fpga_reg_0_LC_3_7_6/clk                        LogicCell40_SEQ_MODE_1000      0              3694  RISE       1



++++ Path 20 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : stevec_in_fast_1_LC_4_6_0/lcout
Path End         : stevec_in_e_3_LC_4_5_2/ce
Capture Clock    : stevec_in_e_3_LC_4_5_2/clk
Hold Constraint  : 0p
Path slack       : 2863p

Capture Clock Arrival Time (spi_core|spi_clk:R#1)      0
+ Capture Clock Source Latency                         0
+ Capture Clock Path Delay                          3694
- Setup Time                                           0
-------------------------------------------------   ---- 
End-of-path required time (ps)                      3694

Launch Clock Arrival Time (spi_core|spi_clk:R#1)      0
+ Launch Clock Source Latency                         0
+ Launch Clock Path Delay                          3694
+ Clock To Q                                        796
+ Data Path Delay                                  2067
------------------------------------------------   ---- 
End-of-path arrival time (ps)                      6557
 
Launch Clock Path
pin name                                              model name                 delay  cumulative delay  edge  Fanout
----------------------------------------------------  -------------------------  -----  ----------------  ----  ------
spi_clk                                               spi_core                       0                 0  RISE       1
spi_clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
spi_clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
spi_clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
spi_clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 2502              3012  RISE       1
I__135/I                                              gio2CtrlBuf                    0              3012  RISE       1
I__135/O                                              gio2CtrlBuf                    0              3012  RISE       1
I__136/I                                              GlobalMux                      0              3012  RISE       1
I__136/O                                              GlobalMux                    227              3239  RISE       1
I__147/I                                              ClkMux                         0              3239  RISE       1
I__147/O                                              ClkMux                       455              3694  RISE       1
stevec_in_fast_1_LC_4_6_0/clk                         LogicCell40_SEQ_MODE_1000      0              3694  RISE       1

Data path
pin name                         model name                 delay  cumulative delay  slack  edge  Fanout
-------------------------------  -------------------------  -----  ----------------  -----  ----  ------
stevec_in_fast_1_LC_4_6_0/lcout  LogicCell40_SEQ_MODE_1000    796              4490   1571  FALL       7
I__242/I                         Odrv12                         0              4490   2863  FALL       1
I__242/O                         Odrv12                       796              5286   2863  FALL       1
I__249/I                         LocalMux                       0              5286   2863  FALL       1
I__249/O                         LocalMux                     455              5740   2863  FALL       1
I__253/I                         CEMux                          0              5740   2863  FALL       1
I__253/O                         CEMux                        817              6557   2863  FALL       1
stevec_in_e_3_LC_4_5_2/ce        LogicCell40_SEQ_MODE_1000      0              6557   2863  FALL       1

Capture Clock Path
pin name                                              model name                 delay  cumulative delay  edge  Fanout
----------------------------------------------------  -------------------------  -----  ----------------  ----  ------
spi_clk                                               spi_core                       0                 0  RISE       1
spi_clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
spi_clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
spi_clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
spi_clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 2502              3012  RISE       1
I__135/I                                              gio2CtrlBuf                    0              3012  RISE       1
I__135/O                                              gio2CtrlBuf                    0              3012  RISE       1
I__136/I                                              GlobalMux                      0              3012  RISE       1
I__136/O                                              GlobalMux                    227              3239  RISE       1
I__141/I                                              ClkMux                         0              3239  RISE       1
I__141/O                                              ClkMux                       455              3694  RISE       1
stevec_in_e_3_LC_4_5_2/clk                            LogicCell40_SEQ_MODE_1000      0              3694  RISE       1



++++ Path 21 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : reg_in_3_LC_5_5_3/lcout
Path End         : spi_to_fpga_reg_3_LC_2_7_0/in3
Capture Clock    : spi_to_fpga_reg_3_LC_2_7_0/clk
Hold Constraint  : 0p
Path slack       : 2956p

Capture Clock Arrival Time (spi_core|spi_clk:R#1)      0
+ Capture Clock Source Latency                         0
+ Capture Clock Path Delay                          3694
- Setup Time                                           0
-------------------------------------------------   ---- 
End-of-path required time (ps)                      3694

Launch Clock Arrival Time (spi_core|spi_clk:R#1)      0
+ Launch Clock Source Latency                         0
+ Launch Clock Path Delay                          3694
+ Clock To Q                                        796
+ Data Path Delay                                  2160
------------------------------------------------   ---- 
End-of-path arrival time (ps)                      6650
 
Launch Clock Path
pin name                                              model name                 delay  cumulative delay  edge  Fanout
----------------------------------------------------  -------------------------  -----  ----------------  ----  ------
spi_clk                                               spi_core                       0                 0  RISE       1
spi_clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
spi_clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
spi_clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
spi_clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 2502              3012  RISE       1
I__135/I                                              gio2CtrlBuf                    0              3012  RISE       1
I__135/O                                              gio2CtrlBuf                    0              3012  RISE       1
I__136/I                                              GlobalMux                      0              3012  RISE       1
I__136/O                                              GlobalMux                    227              3239  RISE       1
I__143/I                                              ClkMux                         0              3239  RISE       1
I__143/O                                              ClkMux                       455              3694  RISE       1
reg_in_3_LC_5_5_3/clk                                 LogicCell40_SEQ_MODE_1000      0              3694  RISE       1

Data path
pin name                        model name                 delay  cumulative delay  slack  edge  Fanout
------------------------------  -------------------------  -----  ----------------  -----  ----  ------
reg_in_3_LC_5_5_3/lcout         LogicCell40_SEQ_MODE_1000    796              4490   2956  FALL       1
I__180/I                        Odrv4                          0              4490   2956  FALL       1
I__180/O                        Odrv4                        548              5038   2956  FALL       1
I__181/I                        Span4Mux_h                     0              5038   2956  FALL       1
I__181/O                        Span4Mux_h                   465              5503   2956  FALL       1
I__182/I                        Span4Mux_s2_v                  0              5503   2956  FALL       1
I__182/O                        Span4Mux_s2_v                372              5875   2956  FALL       1
I__183/I                        LocalMux                       0              5875   2956  FALL       1
I__183/O                        LocalMux                     455              6330   2956  FALL       1
I__184/I                        InMux                          0              6330   2956  FALL       1
I__184/O                        InMux                        320              6650   2956  FALL       1
spi_to_fpga_reg_3_LC_2_7_0/in3  LogicCell40_SEQ_MODE_1000      0              6650   2956  FALL       1

Capture Clock Path
pin name                                              model name                 delay  cumulative delay  edge  Fanout
----------------------------------------------------  -------------------------  -----  ----------------  ----  ------
spi_clk                                               spi_core                       0                 0  RISE       1
spi_clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
spi_clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
spi_clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
spi_clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 2502              3012  RISE       1
I__135/I                                              gio2CtrlBuf                    0              3012  RISE       1
I__135/O                                              gio2CtrlBuf                    0              3012  RISE       1
I__136/I                                              GlobalMux                      0              3012  RISE       1
I__136/O                                              GlobalMux                    227              3239  RISE       1
I__142/I                                              ClkMux                         0              3239  RISE       1
I__142/O                                              ClkMux                       455              3694  RISE       1
spi_to_fpga_reg_3_LC_2_7_0/clk                        LogicCell40_SEQ_MODE_1000      0              3694  RISE       1



++++ Path 22 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : stevec_in_2_LC_3_5_0/lcout
Path End         : reg_in_6_LC_5_6_7/ce
Capture Clock    : reg_in_6_LC_5_6_7/clk
Hold Constraint  : 0p
Path slack       : 3814p

Capture Clock Arrival Time (spi_core|spi_clk:R#1)      0
+ Capture Clock Source Latency                         0
+ Capture Clock Path Delay                          3694
- Setup Time                                           0
-------------------------------------------------   ---- 
End-of-path required time (ps)                      3694

Launch Clock Arrival Time (spi_core|spi_clk:R#1)      0
+ Launch Clock Source Latency                         0
+ Launch Clock Path Delay                          3694
+ Clock To Q                                        796
+ Data Path Delay                                  3018
------------------------------------------------   ---- 
End-of-path arrival time (ps)                      7508
 
Launch Clock Path
pin name                                              model name                 delay  cumulative delay  edge  Fanout
----------------------------------------------------  -------------------------  -----  ----------------  ----  ------
spi_clk                                               spi_core                       0                 0  RISE       1
spi_clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
spi_clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
spi_clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
spi_clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 2502              3012  RISE       1
I__135/I                                              gio2CtrlBuf                    0              3012  RISE       1
I__135/O                                              gio2CtrlBuf                    0              3012  RISE       1
I__136/I                                              GlobalMux                      0              3012  RISE       1
I__136/O                                              GlobalMux                    227              3239  RISE       1
I__138/I                                              ClkMux                         0              3239  RISE       1
I__138/O                                              ClkMux                       455              3694  RISE       1
stevec_in_2_LC_3_5_0/clk                              LogicCell40_SEQ_MODE_1000      0              3694  RISE       1

Data path
pin name                     model name                 delay  cumulative delay  slack  edge  Fanout
---------------------------  -------------------------  -----  ----------------  -----  ----  ------
stevec_in_2_LC_3_5_0/lcout   LogicCell40_SEQ_MODE_1000    796              4490   1571  FALL      10
I__210/I                     LocalMux                       0              4490   3814  FALL       1
I__210/O                     LocalMux                     455              4945   3814  FALL       1
I__220/I                     InMux                          0              4945   3814  FALL       1
I__220/O                     InMux                        320              5265   3814  FALL       1
reg_in_RNO_6_LC_4_6_5/in3    LogicCell40_SEQ_MODE_0000      0              5265   3814  FALL       1
reg_in_RNO_6_LC_4_6_5/lcout  LogicCell40_SEQ_MODE_0000    424              5689   3814  FALL       1
I__132/I                     Odrv4                          0              5689   3814  FALL       1
I__132/O                     Odrv4                        548              6237   3814  FALL       1
I__133/I                     LocalMux                       0              6237   3814  FALL       1
I__133/O                     LocalMux                     455              6691   3814  FALL       1
I__134/I                     CEMux                          0              6691   3814  FALL       1
I__134/O                     CEMux                        817              7508   3814  FALL       1
reg_in_6_LC_5_6_7/ce         LogicCell40_SEQ_MODE_1000      0              7508   3814  FALL       1

Capture Clock Path
pin name                                              model name                 delay  cumulative delay  edge  Fanout
----------------------------------------------------  -------------------------  -----  ----------------  ----  ------
spi_clk                                               spi_core                       0                 0  RISE       1
spi_clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
spi_clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
spi_clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
spi_clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 2502              3012  RISE       1
I__135/I                                              gio2CtrlBuf                    0              3012  RISE       1
I__135/O                                              gio2CtrlBuf                    0              3012  RISE       1
I__136/I                                              GlobalMux                      0              3012  RISE       1
I__136/O                                              GlobalMux                    227              3239  RISE       1
I__150/I                                              ClkMux                         0              3239  RISE       1
I__150/O                                              ClkMux                       455              3694  RISE       1
reg_in_6_LC_5_6_7/clk                                 LogicCell40_SEQ_MODE_1000      0              3694  RISE       1



++++ Path 23 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : stevec_in_0_LC_4_6_2/lcout
Path End         : reg_in_2_LC_2_5_0/ce
Capture Clock    : reg_in_2_LC_2_5_0/clk
Hold Constraint  : 0p
Path slack       : 3814p

Capture Clock Arrival Time (spi_core|spi_clk:R#1)      0
+ Capture Clock Source Latency                         0
+ Capture Clock Path Delay                          3694
- Setup Time                                           0
-------------------------------------------------   ---- 
End-of-path required time (ps)                      3694

Launch Clock Arrival Time (spi_core|spi_clk:R#1)      0
+ Launch Clock Source Latency                         0
+ Launch Clock Path Delay                          3694
+ Clock To Q                                        796
+ Data Path Delay                                  3018
------------------------------------------------   ---- 
End-of-path arrival time (ps)                      7508
 
Launch Clock Path
pin name                                              model name                 delay  cumulative delay  edge  Fanout
----------------------------------------------------  -------------------------  -----  ----------------  ----  ------
spi_clk                                               spi_core                       0                 0  RISE       1
spi_clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
spi_clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
spi_clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
spi_clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 2502              3012  RISE       1
I__135/I                                              gio2CtrlBuf                    0              3012  RISE       1
I__135/O                                              gio2CtrlBuf                    0              3012  RISE       1
I__136/I                                              GlobalMux                      0              3012  RISE       1
I__136/O                                              GlobalMux                    227              3239  RISE       1
I__147/I                                              ClkMux                         0              3239  RISE       1
I__147/O                                              ClkMux                       455              3694  RISE       1
stevec_in_0_LC_4_6_2/clk                              LogicCell40_SEQ_MODE_1000      0              3694  RISE       1

Data path
pin name                     model name                 delay  cumulative delay  slack  edge  Fanout
---------------------------  -------------------------  -----  ----------------  -----  ----  ------
stevec_in_0_LC_4_6_2/lcout   LogicCell40_SEQ_MODE_1000    796              4490   1571  FALL       9
I__227/I                     LocalMux                       0              4490   1571  FALL       1
I__227/O                     LocalMux                     455              4945   1571  FALL       1
I__233/I                     InMux                          0              4945   3814  FALL       1
I__233/O                     InMux                        320              5265   3814  FALL       1
reg_in_RNO_2_LC_3_5_7/in3    LogicCell40_SEQ_MODE_0000      0              5265   3814  FALL       1
reg_in_RNO_2_LC_3_5_7/lcout  LogicCell40_SEQ_MODE_0000    424              5689   3814  FALL       1
I__82/I                      Odrv4                          0              5689   3814  FALL       1
I__82/O                      Odrv4                        548              6237   3814  FALL       1
I__83/I                      LocalMux                       0              6237   3814  FALL       1
I__83/O                      LocalMux                     455              6691   3814  FALL       1
I__84/I                      CEMux                          0              6691   3814  FALL       1
I__84/O                      CEMux                        817              7508   3814  FALL       1
reg_in_2_LC_2_5_0/ce         LogicCell40_SEQ_MODE_1000      0              7508   3814  FALL       1

Capture Clock Path
pin name                                              model name                 delay  cumulative delay  edge  Fanout
----------------------------------------------------  -------------------------  -----  ----------------  ----  ------
spi_clk                                               spi_core                       0                 0  RISE       1
spi_clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
spi_clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
spi_clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
spi_clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 2502              3012  RISE       1
I__135/I                                              gio2CtrlBuf                    0              3012  RISE       1
I__135/O                                              gio2CtrlBuf                    0              3012  RISE       1
I__136/I                                              GlobalMux                      0              3012  RISE       1
I__136/O                                              GlobalMux                    227              3239  RISE       1
I__137/I                                              ClkMux                         0              3239  RISE       1
I__137/O                                              ClkMux                       455              3694  RISE       1
reg_in_2_LC_2_5_0/clk                                 LogicCell40_SEQ_MODE_1000      0              3694  RISE       1



++++ Path 24 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : stevec_in_e_3_LC_4_5_2/lcout
Path End         : reg_in_4_LC_2_6_7/ce
Capture Clock    : reg_in_4_LC_2_6_7/clk
Hold Constraint  : 0p
Path slack       : 3814p

Capture Clock Arrival Time (spi_core|spi_clk:R#1)      0
+ Capture Clock Source Latency                         0
+ Capture Clock Path Delay                          3694
- Setup Time                                           0
-------------------------------------------------   ---- 
End-of-path required time (ps)                      3694

Launch Clock Arrival Time (spi_core|spi_clk:R#1)      0
+ Launch Clock Source Latency                         0
+ Launch Clock Path Delay                          3694
+ Clock To Q                                        796
+ Data Path Delay                                  3018
------------------------------------------------   ---- 
End-of-path arrival time (ps)                      7508
 
Launch Clock Path
pin name                                              model name                 delay  cumulative delay  edge  Fanout
----------------------------------------------------  -------------------------  -----  ----------------  ----  ------
spi_clk                                               spi_core                       0                 0  RISE       1
spi_clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
spi_clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
spi_clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
spi_clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 2502              3012  RISE       1
I__135/I                                              gio2CtrlBuf                    0              3012  RISE       1
I__135/O                                              gio2CtrlBuf                    0              3012  RISE       1
I__136/I                                              GlobalMux                      0              3012  RISE       1
I__136/O                                              GlobalMux                    227              3239  RISE       1
I__141/I                                              ClkMux                         0              3239  RISE       1
I__141/O                                              ClkMux                       455              3694  RISE       1
stevec_in_e_3_LC_4_5_2/clk                            LogicCell40_SEQ_MODE_1000      0              3694  RISE       1

Data path
pin name                      model name                 delay  cumulative delay  slack  edge  Fanout
----------------------------  -------------------------  -----  ----------------  -----  ----  ------
stevec_in_e_3_LC_4_5_2/lcout  LogicCell40_SEQ_MODE_1000    796              4490   1571  FALL       9
I__257/I                      LocalMux                       0              4490   3814  FALL       1
I__257/O                      LocalMux                     455              4945   3814  FALL       1
I__266/I                      InMux                          0              4945   3814  FALL       1
I__266/O                      InMux                        320              5265   3814  FALL       1
reg_in_RNO_4_LC_3_6_1/in3     LogicCell40_SEQ_MODE_0000      0              5265   3814  FALL       1
reg_in_RNO_4_LC_3_6_1/lcout   LogicCell40_SEQ_MODE_0000    424              5689   3814  FALL       1
I__78/I                       Odrv4                          0              5689   3814  FALL       1
I__78/O                       Odrv4                        548              6237   3814  FALL       1
I__79/I                       LocalMux                       0              6237   3814  FALL       1
I__79/O                       LocalMux                     455              6691   3814  FALL       1
I__80/I                       CEMux                          0              6691   3814  FALL       1
I__80/O                       CEMux                        817              7508   3814  FALL       1
reg_in_4_LC_2_6_7/ce          LogicCell40_SEQ_MODE_1000      0              7508   3814  FALL       1

Capture Clock Path
pin name                                              model name                 delay  cumulative delay  edge  Fanout
----------------------------------------------------  -------------------------  -----  ----------------  ----  ------
spi_clk                                               spi_core                       0                 0  RISE       1
spi_clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
spi_clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
spi_clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
spi_clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 2502              3012  RISE       1
I__135/I                                              gio2CtrlBuf                    0              3012  RISE       1
I__135/O                                              gio2CtrlBuf                    0              3012  RISE       1
I__136/I                                              GlobalMux                      0              3012  RISE       1
I__136/O                                              GlobalMux                    227              3239  RISE       1
I__140/I                                              ClkMux                         0              3239  RISE       1
I__140/O                                              ClkMux                       455              3694  RISE       1
reg_in_4_LC_2_6_7/clk                                 LogicCell40_SEQ_MODE_1000      0              3694  RISE       1



++++ Path 25 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : stevec_in_0_LC_4_6_2/lcout
Path End         : reg_in_5_LC_2_4_6/ce
Capture Clock    : reg_in_5_LC_2_4_6/clk
Hold Constraint  : 0p
Path slack       : 4114p

Capture Clock Arrival Time (spi_core|spi_clk:R#1)      0
+ Capture Clock Source Latency                         0
+ Capture Clock Path Delay                          3694
- Setup Time                                           0
-------------------------------------------------   ---- 
End-of-path required time (ps)                      3694

Launch Clock Arrival Time (spi_core|spi_clk:R#1)      0
+ Launch Clock Source Latency                         0
+ Launch Clock Path Delay                          3694
+ Clock To Q                                        796
+ Data Path Delay                                  3318
------------------------------------------------   ---- 
End-of-path arrival time (ps)                      7808
 
Launch Clock Path
pin name                                              model name                 delay  cumulative delay  edge  Fanout
----------------------------------------------------  -------------------------  -----  ----------------  ----  ------
spi_clk                                               spi_core                       0                 0  RISE       1
spi_clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
spi_clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
spi_clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
spi_clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 2502              3012  RISE       1
I__135/I                                              gio2CtrlBuf                    0              3012  RISE       1
I__135/O                                              gio2CtrlBuf                    0              3012  RISE       1
I__136/I                                              GlobalMux                      0              3012  RISE       1
I__136/O                                              GlobalMux                    227              3239  RISE       1
I__147/I                                              ClkMux                         0              3239  RISE       1
I__147/O                                              ClkMux                       455              3694  RISE       1
stevec_in_0_LC_4_6_2/clk                              LogicCell40_SEQ_MODE_1000      0              3694  RISE       1

Data path
pin name                     model name                 delay  cumulative delay  slack  edge  Fanout
---------------------------  -------------------------  -----  ----------------  -----  ----  ------
stevec_in_0_LC_4_6_2/lcout   LogicCell40_SEQ_MODE_1000    796              4490   1571  FALL       9
I__227/I                     LocalMux                       0              4490   1571  FALL       1
I__227/O                     LocalMux                     455              4945   1571  FALL       1
I__234/I                     InMux                          0              4945   4114  FALL       1
I__234/O                     InMux                        320              5265   4114  FALL       1
reg_in_RNO_5_LC_3_5_5/in3    LogicCell40_SEQ_MODE_0000      0              5265   4114  FALL       1
reg_in_RNO_5_LC_3_5_5/lcout  LogicCell40_SEQ_MODE_0000    424              5689   4114  FALL       1
I__95/I                      Odrv4                          0              5689   4114  FALL       1
I__95/O                      Odrv4                        548              6237   4114  FALL       1
I__96/I                      Span4Mux_s2_h                  0              6237   4114  FALL       1
I__96/O                      Span4Mux_s2_h                300              6536   4114  FALL       1
I__97/I                      LocalMux                       0              6536   4114  FALL       1
I__97/O                      LocalMux                     455              6991   4114  FALL       1
I__98/I                      CEMux                          0              6991   4114  FALL       1
I__98/O                      CEMux                        817              7808   4114  FALL       1
reg_in_5_LC_2_4_6/ce         LogicCell40_SEQ_MODE_1000      0              7808   4114  FALL       1

Capture Clock Path
pin name                                              model name                 delay  cumulative delay  edge  Fanout
----------------------------------------------------  -------------------------  -----  ----------------  ----  ------
spi_clk                                               spi_core                       0                 0  RISE       1
spi_clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
spi_clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
spi_clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
spi_clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 2502              3012  RISE       1
I__135/I                                              gio2CtrlBuf                    0              3012  RISE       1
I__135/O                                              gio2CtrlBuf                    0              3012  RISE       1
I__136/I                                              GlobalMux                      0              3012  RISE       1
I__136/O                                              GlobalMux                    227              3239  RISE       1
I__139/I                                              ClkMux                         0              3239  RISE       1
I__139/O                                              ClkMux                       455              3694  RISE       1
reg_in_5_LC_2_4_6/clk                                 LogicCell40_SEQ_MODE_1000      0              3694  RISE       1



++++ Path 26 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : stevec_in_2_LC_3_5_0/lcout
Path End         : reg_in_3_LC_5_5_3/ce
Capture Clock    : reg_in_3_LC_5_5_3/clk
Hold Constraint  : 0p
Path slack       : 4197p

Capture Clock Arrival Time (spi_core|spi_clk:R#1)      0
+ Capture Clock Source Latency                         0
+ Capture Clock Path Delay                          3694
- Setup Time                                           0
-------------------------------------------------   ---- 
End-of-path required time (ps)                      3694

Launch Clock Arrival Time (spi_core|spi_clk:R#1)      0
+ Launch Clock Source Latency                         0
+ Launch Clock Path Delay                          3694
+ Clock To Q                                        796
+ Data Path Delay                                  3401
------------------------------------------------   ---- 
End-of-path arrival time (ps)                      7891
 
Launch Clock Path
pin name                                              model name                 delay  cumulative delay  edge  Fanout
----------------------------------------------------  -------------------------  -----  ----------------  ----  ------
spi_clk                                               spi_core                       0                 0  RISE       1
spi_clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
spi_clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
spi_clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
spi_clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 2502              3012  RISE       1
I__135/I                                              gio2CtrlBuf                    0              3012  RISE       1
I__135/O                                              gio2CtrlBuf                    0              3012  RISE       1
I__136/I                                              GlobalMux                      0              3012  RISE       1
I__136/O                                              GlobalMux                    227              3239  RISE       1
I__138/I                                              ClkMux                         0              3239  RISE       1
I__138/O                                              ClkMux                       455              3694  RISE       1
stevec_in_2_LC_3_5_0/clk                              LogicCell40_SEQ_MODE_1000      0              3694  RISE       1

Data path
pin name                     model name                 delay  cumulative delay  slack  edge  Fanout
---------------------------  -------------------------  -----  ----------------  -----  ----  ------
stevec_in_2_LC_3_5_0/lcout   LogicCell40_SEQ_MODE_1000    796              4490   1571  FALL      10
I__209/I                     LocalMux                       0              4490   4197  FALL       1
I__209/O                     LocalMux                     455              4945   4197  FALL       1
I__219/I                     InMux                          0              4945   4197  FALL       1
I__219/O                     InMux                        320              5265   4197  FALL       1
reg_in_RNO_3_LC_4_4_0/in1    LogicCell40_SEQ_MODE_0000      0              5265   4197  FALL       1
reg_in_RNO_3_LC_4_4_0/lcout  LogicCell40_SEQ_MODE_0000    558              5823   4197  FALL       1
I__176/I                     Odrv4                          0              5823   4197  FALL       1
I__176/O                     Odrv4                        548              6371   4197  FALL       1
I__177/I                     Span4Mux_s1_h                  0              6371   4197  FALL       1
I__177/O                     Span4Mux_s1_h                248              6619   4197  FALL       1
I__178/I                     LocalMux                       0              6619   4197  FALL       1
I__178/O                     LocalMux                     455              7074   4197  FALL       1
I__179/I                     CEMux                          0              7074   4197  FALL       1
I__179/O                     CEMux                        817              7891   4197  FALL       1
reg_in_3_LC_5_5_3/ce         LogicCell40_SEQ_MODE_1000      0              7891   4197  FALL       1

Capture Clock Path
pin name                                              model name                 delay  cumulative delay  edge  Fanout
----------------------------------------------------  -------------------------  -----  ----------------  ----  ------
spi_clk                                               spi_core                       0                 0  RISE       1
spi_clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
spi_clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
spi_clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
spi_clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 2502              3012  RISE       1
I__135/I                                              gio2CtrlBuf                    0              3012  RISE       1
I__135/O                                              gio2CtrlBuf                    0              3012  RISE       1
I__136/I                                              GlobalMux                      0              3012  RISE       1
I__136/O                                              GlobalMux                    227              3239  RISE       1
I__143/I                                              ClkMux                         0              3239  RISE       1
I__143/O                                              ClkMux                       455              3694  RISE       1
reg_in_3_LC_5_5_3/clk                                 LogicCell40_SEQ_MODE_1000      0              3694  RISE       1



++++ Path 27 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : stevec_in_2_LC_3_5_0/lcout
Path End         : reg_in_0_LC_3_3_6/ce
Capture Clock    : reg_in_0_LC_3_3_6/clk
Hold Constraint  : 0p
Path slack       : 4445p

Capture Clock Arrival Time (spi_core|spi_clk:R#1)      0
+ Capture Clock Source Latency                         0
+ Capture Clock Path Delay                          3694
- Setup Time                                           0
-------------------------------------------------   ---- 
End-of-path required time (ps)                      3694

Launch Clock Arrival Time (spi_core|spi_clk:R#1)      0
+ Launch Clock Source Latency                         0
+ Launch Clock Path Delay                          3694
+ Clock To Q                                        796
+ Data Path Delay                                  3649
------------------------------------------------   ---- 
End-of-path arrival time (ps)                      8139
 
Launch Clock Path
pin name                                              model name                 delay  cumulative delay  edge  Fanout
----------------------------------------------------  -------------------------  -----  ----------------  ----  ------
spi_clk                                               spi_core                       0                 0  RISE       1
spi_clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
spi_clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
spi_clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
spi_clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 2502              3012  RISE       1
I__135/I                                              gio2CtrlBuf                    0              3012  RISE       1
I__135/O                                              gio2CtrlBuf                    0              3012  RISE       1
I__136/I                                              GlobalMux                      0              3012  RISE       1
I__136/O                                              GlobalMux                    227              3239  RISE       1
I__138/I                                              ClkMux                         0              3239  RISE       1
I__138/O                                              ClkMux                       455              3694  RISE       1
stevec_in_2_LC_3_5_0/clk                              LogicCell40_SEQ_MODE_1000      0              3694  RISE       1

Data path
pin name                     model name                 delay  cumulative delay  slack  edge  Fanout
---------------------------  -------------------------  -----  ----------------  -----  ----  ------
stevec_in_2_LC_3_5_0/lcout   LogicCell40_SEQ_MODE_1000    796              4490   1571  FALL      10
I__208/I                     LocalMux                       0              4490   4445  FALL       1
I__208/O                     LocalMux                     455              4945   4445  FALL       1
I__218/I                     InMux                          0              4945   4445  FALL       1
I__218/O                     InMux                        320              5265   4445  FALL       1
reg_in_RNO_0_LC_3_4_1/in1    LogicCell40_SEQ_MODE_0000      0              5265   4445  FALL       1
reg_in_RNO_0_LC_3_4_1/lcout  LogicCell40_SEQ_MODE_0000    558              5823   4445  FALL       1
I__56/I                      Odrv4                          0              5823   4445  FALL       1
I__56/O                      Odrv4                        548              6371   4445  FALL       1
I__57/I                      Span4Mux_s3_v                  0              6371   4445  FALL       1
I__57/O                      Span4Mux_s3_v                496              6867   4445  FALL       1
I__58/I                      LocalMux                       0              6867   4445  FALL       1
I__58/O                      LocalMux                     455              7322   4445  FALL       1
I__59/I                      CEMux                          0              7322   4445  FALL       1
I__59/O                      CEMux                        817              8139   4445  FALL       1
reg_in_0_LC_3_3_6/ce         LogicCell40_SEQ_MODE_1000      0              8139   4445  FALL       1

Capture Clock Path
pin name                                              model name                 delay  cumulative delay  edge  Fanout
----------------------------------------------------  -------------------------  -----  ----------------  ----  ------
spi_clk                                               spi_core                       0                 0  RISE       1
spi_clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
spi_clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
spi_clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
spi_clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 2502              3012  RISE       1
I__135/I                                              gio2CtrlBuf                    0              3012  RISE       1
I__135/O                                              gio2CtrlBuf                    0              3012  RISE       1
I__136/I                                              GlobalMux                      0              3012  RISE       1
I__136/O                                              GlobalMux                    227              3239  RISE       1
I__144/I                                              ClkMux                         0              3239  RISE       1
I__144/O                                              ClkMux                       455              3694  RISE       1
reg_in_0_LC_3_3_6/clk                                 LogicCell40_SEQ_MODE_1000      0              3694  RISE       1



++++ Path 28 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : stevec_in_2_LC_3_5_0/lcout
Path End         : reg_in_1_LC_4_3_6/ce
Capture Clock    : reg_in_1_LC_4_3_6/clk
Hold Constraint  : 0p
Path slack       : 4507p

Capture Clock Arrival Time (spi_core|spi_clk:R#1)      0
+ Capture Clock Source Latency                         0
+ Capture Clock Path Delay                          3694
- Setup Time                                           0
-------------------------------------------------   ---- 
End-of-path required time (ps)                      3694

Launch Clock Arrival Time (spi_core|spi_clk:R#1)      0
+ Launch Clock Source Latency                         0
+ Launch Clock Path Delay                          3694
+ Clock To Q                                        796
+ Data Path Delay                                  3711
------------------------------------------------   ---- 
End-of-path arrival time (ps)                      8201
 
Launch Clock Path
pin name                                              model name                 delay  cumulative delay  edge  Fanout
----------------------------------------------------  -------------------------  -----  ----------------  ----  ------
spi_clk                                               spi_core                       0                 0  RISE       1
spi_clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
spi_clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
spi_clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
spi_clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 2502              3012  RISE       1
I__135/I                                              gio2CtrlBuf                    0              3012  RISE       1
I__135/O                                              gio2CtrlBuf                    0              3012  RISE       1
I__136/I                                              GlobalMux                      0              3012  RISE       1
I__136/O                                              GlobalMux                    227              3239  RISE       1
I__138/I                                              ClkMux                         0              3239  RISE       1
I__138/O                                              ClkMux                       455              3694  RISE       1
stevec_in_2_LC_3_5_0/clk                              LogicCell40_SEQ_MODE_1000      0              3694  RISE       1

Data path
pin name                     model name                 delay  cumulative delay  slack  edge  Fanout
---------------------------  -------------------------  -----  ----------------  -----  ----  ------
stevec_in_2_LC_3_5_0/lcout   LogicCell40_SEQ_MODE_1000    796              4490   1571  FALL      10
I__207/I                     LocalMux                       0              4490   4300  FALL       1
I__207/O                     LocalMux                     455              4945   4300  FALL       1
I__216/I                     InMux                          0              4945   4507  FALL       1
I__216/O                     InMux                        320              5265   4507  FALL       1
reg_in_RNO_1_LC_3_5_3/in0    LogicCell40_SEQ_MODE_0000      0              5265   4507  FALL       1
reg_in_RNO_1_LC_3_5_3/lcout  LogicCell40_SEQ_MODE_0000    569              5834   4507  FALL       1
I__115/I                     Odrv4                          0              5834   4507  FALL       1
I__115/O                     Odrv4                        548              6381   4507  FALL       1
I__116/I                     Span4Mux_v                     0              6381   4507  FALL       1
I__116/O                     Span4Mux_v                   548              6929   4507  FALL       1
I__117/I                     LocalMux                       0              6929   4507  FALL       1
I__117/O                     LocalMux                     455              7384   4507  FALL       1
I__118/I                     CEMux                          0              7384   4507  FALL       1
I__118/O                     CEMux                        817              8201   4507  FALL       1
reg_in_1_LC_4_3_6/ce         LogicCell40_SEQ_MODE_1000      0              8201   4507  FALL       1

Capture Clock Path
pin name                                              model name                 delay  cumulative delay  edge  Fanout
----------------------------------------------------  -------------------------  -----  ----------------  ----  ------
spi_clk                                               spi_core                       0                 0  RISE       1
spi_clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
spi_clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
spi_clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
spi_clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 2502              3012  RISE       1
I__135/I                                              gio2CtrlBuf                    0              3012  RISE       1
I__135/O                                              gio2CtrlBuf                    0              3012  RISE       1
I__136/I                                              GlobalMux                      0              3012  RISE       1
I__136/O                                              GlobalMux                    227              3239  RISE       1
I__148/I                                              ClkMux                         0              3239  RISE       1
I__148/O                                              ClkMux                       455              3694  RISE       1
reg_in_1_LC_4_3_6/clk                                 LogicCell40_SEQ_MODE_1000      0              3694  RISE       1



++++ Path 29 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : stevec_in_2_LC_3_5_0/lcout
Path End         : spi_to_fpga_reg_2_LC_3_7_7/ce
Capture Clock    : spi_to_fpga_reg_2_LC_3_7_7/clk
Hold Constraint  : 0p
Path slack       : 4672p

Capture Clock Arrival Time (spi_core|spi_clk:R#1)      0
+ Capture Clock Source Latency                         0
+ Capture Clock Path Delay                          3694
- Setup Time                                           0
-------------------------------------------------   ---- 
End-of-path required time (ps)                      3694

Launch Clock Arrival Time (spi_core|spi_clk:R#1)      0
+ Launch Clock Source Latency                         0
+ Launch Clock Path Delay                          3694
+ Clock To Q                                        796
+ Data Path Delay                                  3876
------------------------------------------------   ---- 
End-of-path arrival time (ps)                      8366
 
Launch Clock Path
pin name                                              model name                 delay  cumulative delay  edge  Fanout
----------------------------------------------------  -------------------------  -----  ----------------  ----  ------
spi_clk                                               spi_core                       0                 0  RISE       1
spi_clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
spi_clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
spi_clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
spi_clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 2502              3012  RISE       1
I__135/I                                              gio2CtrlBuf                    0              3012  RISE       1
I__135/O                                              gio2CtrlBuf                    0              3012  RISE       1
I__136/I                                              GlobalMux                      0              3012  RISE       1
I__136/O                                              GlobalMux                    227              3239  RISE       1
I__138/I                                              ClkMux                         0              3239  RISE       1
I__138/O                                              ClkMux                       455              3694  RISE       1
stevec_in_2_LC_3_5_0/clk                              LogicCell40_SEQ_MODE_1000      0              3694  RISE       1

Data path
pin name                                  model name                 delay  cumulative delay  slack  edge  Fanout
----------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
stevec_in_2_LC_3_5_0/lcout                LogicCell40_SEQ_MODE_1000    796              4490   1571  FALL      10
I__206/I                                  LocalMux                       0              4490   4383  FALL       1
I__206/O                                  LocalMux                     455              4945   4383  FALL       1
I__213/I                                  InMux                          0              4945   4672  FALL       1
I__213/O                                  InMux                        320              5265   4672  FALL       1
stevec_in_fast_RNI6DGV_1_LC_3_6_4/in3     LogicCell40_SEQ_MODE_0000      0              5265   4672  FALL       1
stevec_in_fast_RNI6DGV_1_LC_3_6_4/ltout   LogicCell40_SEQ_MODE_0000    393              5658   4672  RISE       1
I__77/I                                   CascadeMux                     0              5658   4672  RISE       1
I__77/O                                   CascadeMux                     0              5658   4672  RISE       1
stevec_in_fast_RNIR6H01_0_LC_3_6_5/in2    LogicCell40_SEQ_MODE_0000      0              5658   4672  RISE       1
stevec_in_fast_RNIR6H01_0_LC_3_6_5/lcout  LogicCell40_SEQ_MODE_0000    517              6175   4672  FALL       9
I__185/I                                  Odrv4                          0              6175   4672  FALL       1
I__185/O                                  Odrv4                        548              6722   4672  FALL       1
I__187/I                                  Span4Mux_s2_v                  0              6722   4672  FALL       1
I__187/O                                  Span4Mux_s2_v                372              7095   4672  FALL       1
I__189/I                                  LocalMux                       0              7095   4672  FALL       1
I__189/O                                  LocalMux                     455              7549   4672  FALL       1
I__192/I                                  CEMux                          0              7549   4672  FALL       1
I__192/O                                  CEMux                        817              8366   4672  FALL       1
spi_to_fpga_reg_2_LC_3_7_7/ce             LogicCell40_SEQ_MODE_1000      0              8366   4672  FALL       1

Capture Clock Path
pin name                                              model name                 delay  cumulative delay  edge  Fanout
----------------------------------------------------  -------------------------  -----  ----------------  ----  ------
spi_clk                                               spi_core                       0                 0  RISE       1
spi_clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
spi_clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
spi_clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
spi_clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 2502              3012  RISE       1
I__135/I                                              gio2CtrlBuf                    0              3012  RISE       1
I__135/O                                              gio2CtrlBuf                    0              3012  RISE       1
I__136/I                                              GlobalMux                      0              3012  RISE       1
I__136/O                                              GlobalMux                    227              3239  RISE       1
I__145/I                                              ClkMux                         0              3239  RISE       1
I__145/O                                              ClkMux                       455              3694  RISE       1
spi_to_fpga_reg_2_LC_3_7_7/clk                        LogicCell40_SEQ_MODE_1000      0              3694  RISE       1



++++ Path 30 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : stevec_in_2_LC_3_5_0/lcout
Path End         : spi_to_fpga_reg_0_LC_3_7_6/ce
Capture Clock    : spi_to_fpga_reg_0_LC_3_7_6/clk
Hold Constraint  : 0p
Path slack       : 4672p

Capture Clock Arrival Time (spi_core|spi_clk:R#1)      0
+ Capture Clock Source Latency                         0
+ Capture Clock Path Delay                          3694
- Setup Time                                           0
-------------------------------------------------   ---- 
End-of-path required time (ps)                      3694

Launch Clock Arrival Time (spi_core|spi_clk:R#1)      0
+ Launch Clock Source Latency                         0
+ Launch Clock Path Delay                          3694
+ Clock To Q                                        796
+ Data Path Delay                                  3876
------------------------------------------------   ---- 
End-of-path arrival time (ps)                      8366
 
Launch Clock Path
pin name                                              model name                 delay  cumulative delay  edge  Fanout
----------------------------------------------------  -------------------------  -----  ----------------  ----  ------
spi_clk                                               spi_core                       0                 0  RISE       1
spi_clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
spi_clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
spi_clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
spi_clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 2502              3012  RISE       1
I__135/I                                              gio2CtrlBuf                    0              3012  RISE       1
I__135/O                                              gio2CtrlBuf                    0              3012  RISE       1
I__136/I                                              GlobalMux                      0              3012  RISE       1
I__136/O                                              GlobalMux                    227              3239  RISE       1
I__138/I                                              ClkMux                         0              3239  RISE       1
I__138/O                                              ClkMux                       455              3694  RISE       1
stevec_in_2_LC_3_5_0/clk                              LogicCell40_SEQ_MODE_1000      0              3694  RISE       1

Data path
pin name                                  model name                 delay  cumulative delay  slack  edge  Fanout
----------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
stevec_in_2_LC_3_5_0/lcout                LogicCell40_SEQ_MODE_1000    796              4490   1571  FALL      10
I__206/I                                  LocalMux                       0              4490   4383  FALL       1
I__206/O                                  LocalMux                     455              4945   4383  FALL       1
I__213/I                                  InMux                          0              4945   4672  FALL       1
I__213/O                                  InMux                        320              5265   4672  FALL       1
stevec_in_fast_RNI6DGV_1_LC_3_6_4/in3     LogicCell40_SEQ_MODE_0000      0              5265   4672  FALL       1
stevec_in_fast_RNI6DGV_1_LC_3_6_4/ltout   LogicCell40_SEQ_MODE_0000    393              5658   4672  RISE       1
I__77/I                                   CascadeMux                     0              5658   4672  RISE       1
I__77/O                                   CascadeMux                     0              5658   4672  RISE       1
stevec_in_fast_RNIR6H01_0_LC_3_6_5/in2    LogicCell40_SEQ_MODE_0000      0              5658   4672  RISE       1
stevec_in_fast_RNIR6H01_0_LC_3_6_5/lcout  LogicCell40_SEQ_MODE_0000    517              6175   4672  FALL       9
I__185/I                                  Odrv4                          0              6175   4672  FALL       1
I__185/O                                  Odrv4                        548              6722   4672  FALL       1
I__187/I                                  Span4Mux_s2_v                  0              6722   4672  FALL       1
I__187/O                                  Span4Mux_s2_v                372              7095   4672  FALL       1
I__189/I                                  LocalMux                       0              7095   4672  FALL       1
I__189/O                                  LocalMux                     455              7549   4672  FALL       1
I__192/I                                  CEMux                          0              7549   4672  FALL       1
I__192/O                                  CEMux                        817              8366   4672  FALL       1
spi_to_fpga_reg_0_LC_3_7_6/ce             LogicCell40_SEQ_MODE_1000      0              8366   4672  FALL       1

Capture Clock Path
pin name                                              model name                 delay  cumulative delay  edge  Fanout
----------------------------------------------------  -------------------------  -----  ----------------  ----  ------
spi_clk                                               spi_core                       0                 0  RISE       1
spi_clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
spi_clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
spi_clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
spi_clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 2502              3012  RISE       1
I__135/I                                              gio2CtrlBuf                    0              3012  RISE       1
I__135/O                                              gio2CtrlBuf                    0              3012  RISE       1
I__136/I                                              GlobalMux                      0              3012  RISE       1
I__136/O                                              GlobalMux                    227              3239  RISE       1
I__145/I                                              ClkMux                         0              3239  RISE       1
I__145/O                                              ClkMux                       455              3694  RISE       1
spi_to_fpga_reg_0_LC_3_7_6/clk                        LogicCell40_SEQ_MODE_1000      0              3694  RISE       1



++++ Path 31 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : stevec_in_2_LC_3_5_0/lcout
Path End         : reg_in_7_LC_2_7_7/ce
Capture Clock    : reg_in_7_LC_2_7_7/clk
Hold Constraint  : 0p
Path slack       : 4672p

Capture Clock Arrival Time (spi_core|spi_clk:R#1)      0
+ Capture Clock Source Latency                         0
+ Capture Clock Path Delay                          3694
- Setup Time                                           0
-------------------------------------------------   ---- 
End-of-path required time (ps)                      3694

Launch Clock Arrival Time (spi_core|spi_clk:R#1)      0
+ Launch Clock Source Latency                         0
+ Launch Clock Path Delay                          3694
+ Clock To Q                                        796
+ Data Path Delay                                  3876
------------------------------------------------   ---- 
End-of-path arrival time (ps)                      8366
 
Launch Clock Path
pin name                                              model name                 delay  cumulative delay  edge  Fanout
----------------------------------------------------  -------------------------  -----  ----------------  ----  ------
spi_clk                                               spi_core                       0                 0  RISE       1
spi_clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
spi_clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
spi_clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
spi_clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 2502              3012  RISE       1
I__135/I                                              gio2CtrlBuf                    0              3012  RISE       1
I__135/O                                              gio2CtrlBuf                    0              3012  RISE       1
I__136/I                                              GlobalMux                      0              3012  RISE       1
I__136/O                                              GlobalMux                    227              3239  RISE       1
I__138/I                                              ClkMux                         0              3239  RISE       1
I__138/O                                              ClkMux                       455              3694  RISE       1
stevec_in_2_LC_3_5_0/clk                              LogicCell40_SEQ_MODE_1000      0              3694  RISE       1

Data path
pin name                                  model name                 delay  cumulative delay  slack  edge  Fanout
----------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
stevec_in_2_LC_3_5_0/lcout                LogicCell40_SEQ_MODE_1000    796              4490   1571  FALL      10
I__206/I                                  LocalMux                       0              4490   4383  FALL       1
I__206/O                                  LocalMux                     455              4945   4383  FALL       1
I__213/I                                  InMux                          0              4945   4672  FALL       1
I__213/O                                  InMux                        320              5265   4672  FALL       1
stevec_in_fast_RNI6DGV_1_LC_3_6_4/in3     LogicCell40_SEQ_MODE_0000      0              5265   4672  FALL       1
stevec_in_fast_RNI6DGV_1_LC_3_6_4/ltout   LogicCell40_SEQ_MODE_0000    393              5658   4672  RISE       1
I__77/I                                   CascadeMux                     0              5658   4672  RISE       1
I__77/O                                   CascadeMux                     0              5658   4672  RISE       1
stevec_in_fast_RNIR6H01_0_LC_3_6_5/in2    LogicCell40_SEQ_MODE_0000      0              5658   4672  RISE       1
stevec_in_fast_RNIR6H01_0_LC_3_6_5/lcout  LogicCell40_SEQ_MODE_0000    517              6175   4672  FALL       9
I__185/I                                  Odrv4                          0              6175   4672  FALL       1
I__185/O                                  Odrv4                        548              6722   4672  FALL       1
I__187/I                                  Span4Mux_s2_v                  0              6722   4672  FALL       1
I__187/O                                  Span4Mux_s2_v                372              7095   4672  FALL       1
I__190/I                                  LocalMux                       0              7095   4672  FALL       1
I__190/O                                  LocalMux                     455              7549   4672  FALL       1
I__193/I                                  CEMux                          0              7549   4672  FALL       1
I__193/O                                  CEMux                        817              8366   4672  FALL       1
reg_in_7_LC_2_7_7/ce                      LogicCell40_SEQ_MODE_1000      0              8366   4672  FALL       1

Capture Clock Path
pin name                                              model name                 delay  cumulative delay  edge  Fanout
----------------------------------------------------  -------------------------  -----  ----------------  ----  ------
spi_clk                                               spi_core                       0                 0  RISE       1
spi_clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
spi_clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
spi_clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
spi_clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 2502              3012  RISE       1
I__135/I                                              gio2CtrlBuf                    0              3012  RISE       1
I__135/O                                              gio2CtrlBuf                    0              3012  RISE       1
I__136/I                                              GlobalMux                      0              3012  RISE       1
I__136/O                                              GlobalMux                    227              3239  RISE       1
I__142/I                                              ClkMux                         0              3239  RISE       1
I__142/O                                              ClkMux                       455              3694  RISE       1
reg_in_7_LC_2_7_7/clk                                 LogicCell40_SEQ_MODE_1000      0              3694  RISE       1



++++ Path 32 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : stevec_in_2_LC_3_5_0/lcout
Path End         : spi_to_fpga_reg_7_LC_2_7_5/ce
Capture Clock    : spi_to_fpga_reg_7_LC_2_7_5/clk
Hold Constraint  : 0p
Path slack       : 4672p

Capture Clock Arrival Time (spi_core|spi_clk:R#1)      0
+ Capture Clock Source Latency                         0
+ Capture Clock Path Delay                          3694
- Setup Time                                           0
-------------------------------------------------   ---- 
End-of-path required time (ps)                      3694

Launch Clock Arrival Time (spi_core|spi_clk:R#1)      0
+ Launch Clock Source Latency                         0
+ Launch Clock Path Delay                          3694
+ Clock To Q                                        796
+ Data Path Delay                                  3876
------------------------------------------------   ---- 
End-of-path arrival time (ps)                      8366
 
Launch Clock Path
pin name                                              model name                 delay  cumulative delay  edge  Fanout
----------------------------------------------------  -------------------------  -----  ----------------  ----  ------
spi_clk                                               spi_core                       0                 0  RISE       1
spi_clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
spi_clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
spi_clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
spi_clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 2502              3012  RISE       1
I__135/I                                              gio2CtrlBuf                    0              3012  RISE       1
I__135/O                                              gio2CtrlBuf                    0              3012  RISE       1
I__136/I                                              GlobalMux                      0              3012  RISE       1
I__136/O                                              GlobalMux                    227              3239  RISE       1
I__138/I                                              ClkMux                         0              3239  RISE       1
I__138/O                                              ClkMux                       455              3694  RISE       1
stevec_in_2_LC_3_5_0/clk                              LogicCell40_SEQ_MODE_1000      0              3694  RISE       1

Data path
pin name                                  model name                 delay  cumulative delay  slack  edge  Fanout
----------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
stevec_in_2_LC_3_5_0/lcout                LogicCell40_SEQ_MODE_1000    796              4490   1571  FALL      10
I__206/I                                  LocalMux                       0              4490   4383  FALL       1
I__206/O                                  LocalMux                     455              4945   4383  FALL       1
I__213/I                                  InMux                          0              4945   4672  FALL       1
I__213/O                                  InMux                        320              5265   4672  FALL       1
stevec_in_fast_RNI6DGV_1_LC_3_6_4/in3     LogicCell40_SEQ_MODE_0000      0              5265   4672  FALL       1
stevec_in_fast_RNI6DGV_1_LC_3_6_4/ltout   LogicCell40_SEQ_MODE_0000    393              5658   4672  RISE       1
I__77/I                                   CascadeMux                     0              5658   4672  RISE       1
I__77/O                                   CascadeMux                     0              5658   4672  RISE       1
stevec_in_fast_RNIR6H01_0_LC_3_6_5/in2    LogicCell40_SEQ_MODE_0000      0              5658   4672  RISE       1
stevec_in_fast_RNIR6H01_0_LC_3_6_5/lcout  LogicCell40_SEQ_MODE_0000    517              6175   4672  FALL       9
I__185/I                                  Odrv4                          0              6175   4672  FALL       1
I__185/O                                  Odrv4                        548              6722   4672  FALL       1
I__187/I                                  Span4Mux_s2_v                  0              6722   4672  FALL       1
I__187/O                                  Span4Mux_s2_v                372              7095   4672  FALL       1
I__190/I                                  LocalMux                       0              7095   4672  FALL       1
I__190/O                                  LocalMux                     455              7549   4672  FALL       1
I__193/I                                  CEMux                          0              7549   4672  FALL       1
I__193/O                                  CEMux                        817              8366   4672  FALL       1
spi_to_fpga_reg_7_LC_2_7_5/ce             LogicCell40_SEQ_MODE_1000      0              8366   4672  FALL       1

Capture Clock Path
pin name                                              model name                 delay  cumulative delay  edge  Fanout
----------------------------------------------------  -------------------------  -----  ----------------  ----  ------
spi_clk                                               spi_core                       0                 0  RISE       1
spi_clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
spi_clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
spi_clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
spi_clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 2502              3012  RISE       1
I__135/I                                              gio2CtrlBuf                    0              3012  RISE       1
I__135/O                                              gio2CtrlBuf                    0              3012  RISE       1
I__136/I                                              GlobalMux                      0              3012  RISE       1
I__136/O                                              GlobalMux                    227              3239  RISE       1
I__142/I                                              ClkMux                         0              3239  RISE       1
I__142/O                                              ClkMux                       455              3694  RISE       1
spi_to_fpga_reg_7_LC_2_7_5/clk                        LogicCell40_SEQ_MODE_1000      0              3694  RISE       1



++++ Path 33 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : stevec_in_2_LC_3_5_0/lcout
Path End         : spi_to_fpga_reg_5_LC_2_7_3/ce
Capture Clock    : spi_to_fpga_reg_5_LC_2_7_3/clk
Hold Constraint  : 0p
Path slack       : 4672p

Capture Clock Arrival Time (spi_core|spi_clk:R#1)      0
+ Capture Clock Source Latency                         0
+ Capture Clock Path Delay                          3694
- Setup Time                                           0
-------------------------------------------------   ---- 
End-of-path required time (ps)                      3694

Launch Clock Arrival Time (spi_core|spi_clk:R#1)      0
+ Launch Clock Source Latency                         0
+ Launch Clock Path Delay                          3694
+ Clock To Q                                        796
+ Data Path Delay                                  3876
------------------------------------------------   ---- 
End-of-path arrival time (ps)                      8366
 
Launch Clock Path
pin name                                              model name                 delay  cumulative delay  edge  Fanout
----------------------------------------------------  -------------------------  -----  ----------------  ----  ------
spi_clk                                               spi_core                       0                 0  RISE       1
spi_clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
spi_clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
spi_clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
spi_clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 2502              3012  RISE       1
I__135/I                                              gio2CtrlBuf                    0              3012  RISE       1
I__135/O                                              gio2CtrlBuf                    0              3012  RISE       1
I__136/I                                              GlobalMux                      0              3012  RISE       1
I__136/O                                              GlobalMux                    227              3239  RISE       1
I__138/I                                              ClkMux                         0              3239  RISE       1
I__138/O                                              ClkMux                       455              3694  RISE       1
stevec_in_2_LC_3_5_0/clk                              LogicCell40_SEQ_MODE_1000      0              3694  RISE       1

Data path
pin name                                  model name                 delay  cumulative delay  slack  edge  Fanout
----------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
stevec_in_2_LC_3_5_0/lcout                LogicCell40_SEQ_MODE_1000    796              4490   1571  FALL      10
I__206/I                                  LocalMux                       0              4490   4383  FALL       1
I__206/O                                  LocalMux                     455              4945   4383  FALL       1
I__213/I                                  InMux                          0              4945   4672  FALL       1
I__213/O                                  InMux                        320              5265   4672  FALL       1
stevec_in_fast_RNI6DGV_1_LC_3_6_4/in3     LogicCell40_SEQ_MODE_0000      0              5265   4672  FALL       1
stevec_in_fast_RNI6DGV_1_LC_3_6_4/ltout   LogicCell40_SEQ_MODE_0000    393              5658   4672  RISE       1
I__77/I                                   CascadeMux                     0              5658   4672  RISE       1
I__77/O                                   CascadeMux                     0              5658   4672  RISE       1
stevec_in_fast_RNIR6H01_0_LC_3_6_5/in2    LogicCell40_SEQ_MODE_0000      0              5658   4672  RISE       1
stevec_in_fast_RNIR6H01_0_LC_3_6_5/lcout  LogicCell40_SEQ_MODE_0000    517              6175   4672  FALL       9
I__185/I                                  Odrv4                          0              6175   4672  FALL       1
I__185/O                                  Odrv4                        548              6722   4672  FALL       1
I__187/I                                  Span4Mux_s2_v                  0              6722   4672  FALL       1
I__187/O                                  Span4Mux_s2_v                372              7095   4672  FALL       1
I__190/I                                  LocalMux                       0              7095   4672  FALL       1
I__190/O                                  LocalMux                     455              7549   4672  FALL       1
I__193/I                                  CEMux                          0              7549   4672  FALL       1
I__193/O                                  CEMux                        817              8366   4672  FALL       1
spi_to_fpga_reg_5_LC_2_7_3/ce             LogicCell40_SEQ_MODE_1000      0              8366   4672  FALL       1

Capture Clock Path
pin name                                              model name                 delay  cumulative delay  edge  Fanout
----------------------------------------------------  -------------------------  -----  ----------------  ----  ------
spi_clk                                               spi_core                       0                 0  RISE       1
spi_clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
spi_clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
spi_clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
spi_clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 2502              3012  RISE       1
I__135/I                                              gio2CtrlBuf                    0              3012  RISE       1
I__135/O                                              gio2CtrlBuf                    0              3012  RISE       1
I__136/I                                              GlobalMux                      0              3012  RISE       1
I__136/O                                              GlobalMux                    227              3239  RISE       1
I__142/I                                              ClkMux                         0              3239  RISE       1
I__142/O                                              ClkMux                       455              3694  RISE       1
spi_to_fpga_reg_5_LC_2_7_3/clk                        LogicCell40_SEQ_MODE_1000      0              3694  RISE       1



++++ Path 34 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : stevec_in_2_LC_3_5_0/lcout
Path End         : spi_to_fpga_reg_4_LC_2_7_1/ce
Capture Clock    : spi_to_fpga_reg_4_LC_2_7_1/clk
Hold Constraint  : 0p
Path slack       : 4672p

Capture Clock Arrival Time (spi_core|spi_clk:R#1)      0
+ Capture Clock Source Latency                         0
+ Capture Clock Path Delay                          3694
- Setup Time                                           0
-------------------------------------------------   ---- 
End-of-path required time (ps)                      3694

Launch Clock Arrival Time (spi_core|spi_clk:R#1)      0
+ Launch Clock Source Latency                         0
+ Launch Clock Path Delay                          3694
+ Clock To Q                                        796
+ Data Path Delay                                  3876
------------------------------------------------   ---- 
End-of-path arrival time (ps)                      8366
 
Launch Clock Path
pin name                                              model name                 delay  cumulative delay  edge  Fanout
----------------------------------------------------  -------------------------  -----  ----------------  ----  ------
spi_clk                                               spi_core                       0                 0  RISE       1
spi_clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
spi_clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
spi_clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
spi_clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 2502              3012  RISE       1
I__135/I                                              gio2CtrlBuf                    0              3012  RISE       1
I__135/O                                              gio2CtrlBuf                    0              3012  RISE       1
I__136/I                                              GlobalMux                      0              3012  RISE       1
I__136/O                                              GlobalMux                    227              3239  RISE       1
I__138/I                                              ClkMux                         0              3239  RISE       1
I__138/O                                              ClkMux                       455              3694  RISE       1
stevec_in_2_LC_3_5_0/clk                              LogicCell40_SEQ_MODE_1000      0              3694  RISE       1

Data path
pin name                                  model name                 delay  cumulative delay  slack  edge  Fanout
----------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
stevec_in_2_LC_3_5_0/lcout                LogicCell40_SEQ_MODE_1000    796              4490   1571  FALL      10
I__206/I                                  LocalMux                       0              4490   4383  FALL       1
I__206/O                                  LocalMux                     455              4945   4383  FALL       1
I__213/I                                  InMux                          0              4945   4672  FALL       1
I__213/O                                  InMux                        320              5265   4672  FALL       1
stevec_in_fast_RNI6DGV_1_LC_3_6_4/in3     LogicCell40_SEQ_MODE_0000      0              5265   4672  FALL       1
stevec_in_fast_RNI6DGV_1_LC_3_6_4/ltout   LogicCell40_SEQ_MODE_0000    393              5658   4672  RISE       1
I__77/I                                   CascadeMux                     0              5658   4672  RISE       1
I__77/O                                   CascadeMux                     0              5658   4672  RISE       1
stevec_in_fast_RNIR6H01_0_LC_3_6_5/in2    LogicCell40_SEQ_MODE_0000      0              5658   4672  RISE       1
stevec_in_fast_RNIR6H01_0_LC_3_6_5/lcout  LogicCell40_SEQ_MODE_0000    517              6175   4672  FALL       9
I__185/I                                  Odrv4                          0              6175   4672  FALL       1
I__185/O                                  Odrv4                        548              6722   4672  FALL       1
I__187/I                                  Span4Mux_s2_v                  0              6722   4672  FALL       1
I__187/O                                  Span4Mux_s2_v                372              7095   4672  FALL       1
I__190/I                                  LocalMux                       0              7095   4672  FALL       1
I__190/O                                  LocalMux                     455              7549   4672  FALL       1
I__193/I                                  CEMux                          0              7549   4672  FALL       1
I__193/O                                  CEMux                        817              8366   4672  FALL       1
spi_to_fpga_reg_4_LC_2_7_1/ce             LogicCell40_SEQ_MODE_1000      0              8366   4672  FALL       1

Capture Clock Path
pin name                                              model name                 delay  cumulative delay  edge  Fanout
----------------------------------------------------  -------------------------  -----  ----------------  ----  ------
spi_clk                                               spi_core                       0                 0  RISE       1
spi_clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
spi_clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
spi_clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
spi_clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 2502              3012  RISE       1
I__135/I                                              gio2CtrlBuf                    0              3012  RISE       1
I__135/O                                              gio2CtrlBuf                    0              3012  RISE       1
I__136/I                                              GlobalMux                      0              3012  RISE       1
I__136/O                                              GlobalMux                    227              3239  RISE       1
I__142/I                                              ClkMux                         0              3239  RISE       1
I__142/O                                              ClkMux                       455              3694  RISE       1
spi_to_fpga_reg_4_LC_2_7_1/clk                        LogicCell40_SEQ_MODE_1000      0              3694  RISE       1



++++ Path 35 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : stevec_in_2_LC_3_5_0/lcout
Path End         : spi_to_fpga_reg_3_LC_2_7_0/ce
Capture Clock    : spi_to_fpga_reg_3_LC_2_7_0/clk
Hold Constraint  : 0p
Path slack       : 4672p

Capture Clock Arrival Time (spi_core|spi_clk:R#1)      0
+ Capture Clock Source Latency                         0
+ Capture Clock Path Delay                          3694
- Setup Time                                           0
-------------------------------------------------   ---- 
End-of-path required time (ps)                      3694

Launch Clock Arrival Time (spi_core|spi_clk:R#1)      0
+ Launch Clock Source Latency                         0
+ Launch Clock Path Delay                          3694
+ Clock To Q                                        796
+ Data Path Delay                                  3876
------------------------------------------------   ---- 
End-of-path arrival time (ps)                      8366
 
Launch Clock Path
pin name                                              model name                 delay  cumulative delay  edge  Fanout
----------------------------------------------------  -------------------------  -----  ----------------  ----  ------
spi_clk                                               spi_core                       0                 0  RISE       1
spi_clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
spi_clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
spi_clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
spi_clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 2502              3012  RISE       1
I__135/I                                              gio2CtrlBuf                    0              3012  RISE       1
I__135/O                                              gio2CtrlBuf                    0              3012  RISE       1
I__136/I                                              GlobalMux                      0              3012  RISE       1
I__136/O                                              GlobalMux                    227              3239  RISE       1
I__138/I                                              ClkMux                         0              3239  RISE       1
I__138/O                                              ClkMux                       455              3694  RISE       1
stevec_in_2_LC_3_5_0/clk                              LogicCell40_SEQ_MODE_1000      0              3694  RISE       1

Data path
pin name                                  model name                 delay  cumulative delay  slack  edge  Fanout
----------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
stevec_in_2_LC_3_5_0/lcout                LogicCell40_SEQ_MODE_1000    796              4490   1571  FALL      10
I__206/I                                  LocalMux                       0              4490   4383  FALL       1
I__206/O                                  LocalMux                     455              4945   4383  FALL       1
I__213/I                                  InMux                          0              4945   4672  FALL       1
I__213/O                                  InMux                        320              5265   4672  FALL       1
stevec_in_fast_RNI6DGV_1_LC_3_6_4/in3     LogicCell40_SEQ_MODE_0000      0              5265   4672  FALL       1
stevec_in_fast_RNI6DGV_1_LC_3_6_4/ltout   LogicCell40_SEQ_MODE_0000    393              5658   4672  RISE       1
I__77/I                                   CascadeMux                     0              5658   4672  RISE       1
I__77/O                                   CascadeMux                     0              5658   4672  RISE       1
stevec_in_fast_RNIR6H01_0_LC_3_6_5/in2    LogicCell40_SEQ_MODE_0000      0              5658   4672  RISE       1
stevec_in_fast_RNIR6H01_0_LC_3_6_5/lcout  LogicCell40_SEQ_MODE_0000    517              6175   4672  FALL       9
I__185/I                                  Odrv4                          0              6175   4672  FALL       1
I__185/O                                  Odrv4                        548              6722   4672  FALL       1
I__187/I                                  Span4Mux_s2_v                  0              6722   4672  FALL       1
I__187/O                                  Span4Mux_s2_v                372              7095   4672  FALL       1
I__190/I                                  LocalMux                       0              7095   4672  FALL       1
I__190/O                                  LocalMux                     455              7549   4672  FALL       1
I__193/I                                  CEMux                          0              7549   4672  FALL       1
I__193/O                                  CEMux                        817              8366   4672  FALL       1
spi_to_fpga_reg_3_LC_2_7_0/ce             LogicCell40_SEQ_MODE_1000      0              8366   4672  FALL       1

Capture Clock Path
pin name                                              model name                 delay  cumulative delay  edge  Fanout
----------------------------------------------------  -------------------------  -----  ----------------  ----  ------
spi_clk                                               spi_core                       0                 0  RISE       1
spi_clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
spi_clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
spi_clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
spi_clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 2502              3012  RISE       1
I__135/I                                              gio2CtrlBuf                    0              3012  RISE       1
I__135/O                                              gio2CtrlBuf                    0              3012  RISE       1
I__136/I                                              GlobalMux                      0              3012  RISE       1
I__136/O                                              GlobalMux                    227              3239  RISE       1
I__142/I                                              ClkMux                         0              3239  RISE       1
I__142/O                                              ClkMux                       455              3694  RISE       1
spi_to_fpga_reg_3_LC_2_7_0/clk                        LogicCell40_SEQ_MODE_1000      0              3694  RISE       1



++++ Path 36 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : stevec_in_2_LC_3_5_0/lcout
Path End         : spi_to_fpga_reg_1_LC_4_7_7/ce
Capture Clock    : spi_to_fpga_reg_1_LC_4_7_7/clk
Hold Constraint  : 0p
Path slack       : 4672p

Capture Clock Arrival Time (spi_core|spi_clk:R#1)      0
+ Capture Clock Source Latency                         0
+ Capture Clock Path Delay                          3694
- Setup Time                                           0
-------------------------------------------------   ---- 
End-of-path required time (ps)                      3694

Launch Clock Arrival Time (spi_core|spi_clk:R#1)      0
+ Launch Clock Source Latency                         0
+ Launch Clock Path Delay                          3694
+ Clock To Q                                        796
+ Data Path Delay                                  3876
------------------------------------------------   ---- 
End-of-path arrival time (ps)                      8366
 
Launch Clock Path
pin name                                              model name                 delay  cumulative delay  edge  Fanout
----------------------------------------------------  -------------------------  -----  ----------------  ----  ------
spi_clk                                               spi_core                       0                 0  RISE       1
spi_clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
spi_clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
spi_clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
spi_clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 2502              3012  RISE       1
I__135/I                                              gio2CtrlBuf                    0              3012  RISE       1
I__135/O                                              gio2CtrlBuf                    0              3012  RISE       1
I__136/I                                              GlobalMux                      0              3012  RISE       1
I__136/O                                              GlobalMux                    227              3239  RISE       1
I__138/I                                              ClkMux                         0              3239  RISE       1
I__138/O                                              ClkMux                       455              3694  RISE       1
stevec_in_2_LC_3_5_0/clk                              LogicCell40_SEQ_MODE_1000      0              3694  RISE       1

Data path
pin name                                  model name                 delay  cumulative delay  slack  edge  Fanout
----------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
stevec_in_2_LC_3_5_0/lcout                LogicCell40_SEQ_MODE_1000    796              4490   1571  FALL      10
I__206/I                                  LocalMux                       0              4490   4383  FALL       1
I__206/O                                  LocalMux                     455              4945   4383  FALL       1
I__213/I                                  InMux                          0              4945   4672  FALL       1
I__213/O                                  InMux                        320              5265   4672  FALL       1
stevec_in_fast_RNI6DGV_1_LC_3_6_4/in3     LogicCell40_SEQ_MODE_0000      0              5265   4672  FALL       1
stevec_in_fast_RNI6DGV_1_LC_3_6_4/ltout   LogicCell40_SEQ_MODE_0000    393              5658   4672  RISE       1
I__77/I                                   CascadeMux                     0              5658   4672  RISE       1
I__77/O                                   CascadeMux                     0              5658   4672  RISE       1
stevec_in_fast_RNIR6H01_0_LC_3_6_5/in2    LogicCell40_SEQ_MODE_0000      0              5658   4672  RISE       1
stevec_in_fast_RNIR6H01_0_LC_3_6_5/lcout  LogicCell40_SEQ_MODE_0000    517              6175   4672  FALL       9
I__186/I                                  Odrv4                          0              6175   4672  FALL       1
I__186/O                                  Odrv4                        548              6722   4672  FALL       1
I__188/I                                  Span4Mux_s2_v                  0              6722   4672  FALL       1
I__188/O                                  Span4Mux_s2_v                372              7095   4672  FALL       1
I__191/I                                  LocalMux                       0              7095   4672  FALL       1
I__191/O                                  LocalMux                     455              7549   4672  FALL       1
I__194/I                                  CEMux                          0              7549   4672  FALL       1
I__194/O                                  CEMux                        817              8366   4672  FALL       1
spi_to_fpga_reg_1_LC_4_7_7/ce             LogicCell40_SEQ_MODE_1000      0              8366   4672  FALL       1

Capture Clock Path
pin name                                              model name                 delay  cumulative delay  edge  Fanout
----------------------------------------------------  -------------------------  -----  ----------------  ----  ------
spi_clk                                               spi_core                       0                 0  RISE       1
spi_clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
spi_clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
spi_clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
spi_clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 2502              3012  RISE       1
I__135/I                                              gio2CtrlBuf                    0              3012  RISE       1
I__135/O                                              gio2CtrlBuf                    0              3012  RISE       1
I__136/I                                              GlobalMux                      0              3012  RISE       1
I__136/O                                              GlobalMux                    227              3239  RISE       1
I__149/I                                              ClkMux                         0              3239  RISE       1
I__149/O                                              ClkMux                       455              3694  RISE       1
spi_to_fpga_reg_1_LC_4_7_7/clk                        LogicCell40_SEQ_MODE_1000      0              3694  RISE       1



++++ Path 37 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : stevec_in_2_LC_3_5_0/lcout
Path End         : spi_to_fpga_reg_6_LC_4_7_3/ce
Capture Clock    : spi_to_fpga_reg_6_LC_4_7_3/clk
Hold Constraint  : 0p
Path slack       : 4672p

Capture Clock Arrival Time (spi_core|spi_clk:R#1)      0
+ Capture Clock Source Latency                         0
+ Capture Clock Path Delay                          3694
- Setup Time                                           0
-------------------------------------------------   ---- 
End-of-path required time (ps)                      3694

Launch Clock Arrival Time (spi_core|spi_clk:R#1)      0
+ Launch Clock Source Latency                         0
+ Launch Clock Path Delay                          3694
+ Clock To Q                                        796
+ Data Path Delay                                  3876
------------------------------------------------   ---- 
End-of-path arrival time (ps)                      8366
 
Launch Clock Path
pin name                                              model name                 delay  cumulative delay  edge  Fanout
----------------------------------------------------  -------------------------  -----  ----------------  ----  ------
spi_clk                                               spi_core                       0                 0  RISE       1
spi_clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
spi_clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
spi_clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
spi_clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 2502              3012  RISE       1
I__135/I                                              gio2CtrlBuf                    0              3012  RISE       1
I__135/O                                              gio2CtrlBuf                    0              3012  RISE       1
I__136/I                                              GlobalMux                      0              3012  RISE       1
I__136/O                                              GlobalMux                    227              3239  RISE       1
I__138/I                                              ClkMux                         0              3239  RISE       1
I__138/O                                              ClkMux                       455              3694  RISE       1
stevec_in_2_LC_3_5_0/clk                              LogicCell40_SEQ_MODE_1000      0              3694  RISE       1

Data path
pin name                                  model name                 delay  cumulative delay  slack  edge  Fanout
----------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
stevec_in_2_LC_3_5_0/lcout                LogicCell40_SEQ_MODE_1000    796              4490   1571  FALL      10
I__206/I                                  LocalMux                       0              4490   4383  FALL       1
I__206/O                                  LocalMux                     455              4945   4383  FALL       1
I__213/I                                  InMux                          0              4945   4672  FALL       1
I__213/O                                  InMux                        320              5265   4672  FALL       1
stevec_in_fast_RNI6DGV_1_LC_3_6_4/in3     LogicCell40_SEQ_MODE_0000      0              5265   4672  FALL       1
stevec_in_fast_RNI6DGV_1_LC_3_6_4/ltout   LogicCell40_SEQ_MODE_0000    393              5658   4672  RISE       1
I__77/I                                   CascadeMux                     0              5658   4672  RISE       1
I__77/O                                   CascadeMux                     0              5658   4672  RISE       1
stevec_in_fast_RNIR6H01_0_LC_3_6_5/in2    LogicCell40_SEQ_MODE_0000      0              5658   4672  RISE       1
stevec_in_fast_RNIR6H01_0_LC_3_6_5/lcout  LogicCell40_SEQ_MODE_0000    517              6175   4672  FALL       9
I__186/I                                  Odrv4                          0              6175   4672  FALL       1
I__186/O                                  Odrv4                        548              6722   4672  FALL       1
I__188/I                                  Span4Mux_s2_v                  0              6722   4672  FALL       1
I__188/O                                  Span4Mux_s2_v                372              7095   4672  FALL       1
I__191/I                                  LocalMux                       0              7095   4672  FALL       1
I__191/O                                  LocalMux                     455              7549   4672  FALL       1
I__194/I                                  CEMux                          0              7549   4672  FALL       1
I__194/O                                  CEMux                        817              8366   4672  FALL       1
spi_to_fpga_reg_6_LC_4_7_3/ce             LogicCell40_SEQ_MODE_1000      0              8366   4672  FALL       1

Capture Clock Path
pin name                                              model name                 delay  cumulative delay  edge  Fanout
----------------------------------------------------  -------------------------  -----  ----------------  ----  ------
spi_clk                                               spi_core                       0                 0  RISE       1
spi_clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
spi_clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
spi_clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
spi_clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 2502              3012  RISE       1
I__135/I                                              gio2CtrlBuf                    0              3012  RISE       1
I__135/O                                              gio2CtrlBuf                    0              3012  RISE       1
I__136/I                                              GlobalMux                      0              3012  RISE       1
I__136/O                                              GlobalMux                    227              3239  RISE       1
I__149/I                                              ClkMux                         0              3239  RISE       1
I__149/O                                              ClkMux                       455              3694  RISE       1
spi_to_fpga_reg_6_LC_4_7_3/clk                        LogicCell40_SEQ_MODE_1000      0              3694  RISE       1



++++ Path 38 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : mosi
Path End         : reg_in_2_LC_2_5_0/in3
Capture Clock    : reg_in_2_LC_2_5_0/clk
Hold Constraint  : -INF
Path slack       : +INF

Capture Clock Arrival Time (spi_core|spi_clk:R#1)    -INF
+ Capture Clock Source Latency                          0
+ Capture Clock Path Delay                           3694
- Setup Time                                            0
-------------------------------------------------   ----- 
End-of-path required time (ps)                       -INF

Launch Clock Arrival Time (DEFAULT:R#0)      0
+ Launch Clock Source Latency                0
+ Input Delay                                0
+ Data Path Delay                         2763
---------------------------------------   ---- 
End-of-path arrival time (ps)             2763
 
Data path
pin name                       model name                 delay  cumulative delay  slack  edge  Fanout
-----------------------------  -------------------------  -----  ----------------  -----  ----  ------
mosi                           spi_core                       0                 0   +INF  RISE       1
mosi_ibuf_iopad/PACKAGEPIN:in  IO_PAD                         0                 0   +INF  RISE       1
mosi_ibuf_iopad/DOUT           IO_PAD                       510               510   +INF  RISE       1
mosi_ibuf_preio/PADIN          PRE_IO_PIN_TYPE_000001         0               510   +INF  RISE       1
mosi_ibuf_preio/DIN0           PRE_IO_PIN_TYPE_000001       682              1192   +INF  FALL       1
I__153/I                       Odrv12                         0              1192   +INF  FALL       1
I__153/O                       Odrv12                       796              1988   +INF  FALL       1
I__155/I                       LocalMux                       0              1988   +INF  FALL       1
I__155/O                       LocalMux                     455              2443   +INF  FALL       1
I__160/I                       InMux                          0              2443   +INF  FALL       1
I__160/O                       InMux                        320              2763   +INF  FALL       1
reg_in_2_LC_2_5_0/in3          LogicCell40_SEQ_MODE_1000      0              2763   +INF  FALL       1

Capture Clock Path
pin name                                              model name                 delay  cumulative delay  edge  Fanout
----------------------------------------------------  -------------------------  -----  ----------------  ----  ------
spi_clk                                               spi_core                       0                 0  RISE       1
spi_clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
spi_clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
spi_clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
spi_clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 2502              3012  RISE       1
I__135/I                                              gio2CtrlBuf                    0              3012  RISE       1
I__135/O                                              gio2CtrlBuf                    0              3012  RISE       1
I__136/I                                              GlobalMux                      0              3012  RISE       1
I__136/O                                              GlobalMux                    227              3239  RISE       1
I__137/I                                              ClkMux                         0              3239  RISE       1
I__137/O                                              ClkMux                       455              3694  RISE       1
reg_in_2_LC_2_5_0/clk                                 LogicCell40_SEQ_MODE_1000      0              3694  RISE       1



++++ Path 39 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : mosi
Path End         : reg_in_3_LC_5_5_3/in3
Capture Clock    : reg_in_3_LC_5_5_3/clk
Hold Constraint  : -INF
Path slack       : +INF

Capture Clock Arrival Time (spi_core|spi_clk:R#1)    -INF
+ Capture Clock Source Latency                          0
+ Capture Clock Path Delay                           3694
- Setup Time                                            0
-------------------------------------------------   ----- 
End-of-path required time (ps)                       -INF

Launch Clock Arrival Time (DEFAULT:R#0)      0
+ Launch Clock Source Latency                0
+ Input Delay                                0
+ Data Path Delay                         2713
---------------------------------------   ---- 
End-of-path arrival time (ps)             2713
 
Data path
pin name                       model name                 delay  cumulative delay  slack  edge  Fanout
-----------------------------  -------------------------  -----  ----------------  -----  ----  ------
mosi                           spi_core                       0                 0   +INF  FALL       1
mosi_ibuf_iopad/PACKAGEPIN:in  IO_PAD                         0                 0   +INF  FALL       1
mosi_ibuf_iopad/DOUT           IO_PAD                       460               460   +INF  FALL       1
mosi_ibuf_preio/PADIN          PRE_IO_PIN_TYPE_000001         0               460   +INF  FALL       1
mosi_ibuf_preio/DIN0           PRE_IO_PIN_TYPE_000001       682              1142   +INF  FALL       1
I__153/I                       Odrv12                         0              1142   +INF  FALL       1
I__153/O                       Odrv12                       796              1938   +INF  FALL       1
I__156/I                       LocalMux                       0              1938   +INF  FALL       1
I__156/O                       LocalMux                     455              2393   +INF  FALL       1
I__161/I                       InMux                          0              2393   +INF  FALL       1
I__161/O                       InMux                        320              2713   +INF  FALL       1
reg_in_3_LC_5_5_3/in3          LogicCell40_SEQ_MODE_1000      0              2713   +INF  FALL       1

Capture Clock Path
pin name                                              model name                 delay  cumulative delay  edge  Fanout
----------------------------------------------------  -------------------------  -----  ----------------  ----  ------
spi_clk                                               spi_core                       0                 0  RISE       1
spi_clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
spi_clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
spi_clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
spi_clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 2502              3012  RISE       1
I__135/I                                              gio2CtrlBuf                    0              3012  RISE       1
I__135/O                                              gio2CtrlBuf                    0              3012  RISE       1
I__136/I                                              GlobalMux                      0              3012  RISE       1
I__136/O                                              GlobalMux                    227              3239  RISE       1
I__143/I                                              ClkMux                         0              3239  RISE       1
I__143/O                                              ClkMux                       455              3694  RISE       1
reg_in_3_LC_5_5_3/clk                                 LogicCell40_SEQ_MODE_1000      0              3694  RISE       1



++++ Path 40 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : tx_enable
Path End         : stevec_in_0_LC_4_6_2/in0
Capture Clock    : stevec_in_0_LC_4_6_2/clk
Hold Constraint  : -INF
Path slack       : +INF

Capture Clock Arrival Time (spi_core|spi_clk:R#1)    -INF
+ Capture Clock Source Latency                          0
+ Capture Clock Path Delay                           3694
- Setup Time                                            0
-------------------------------------------------   ----- 
End-of-path required time (ps)                       -INF

Launch Clock Arrival Time (DEFAULT:R#0)      0
+ Launch Clock Source Latency                0
+ Input Delay                                0
+ Data Path Delay                         2515
---------------------------------------   ---- 
End-of-path arrival time (ps)             2515
 
Data path
pin name                            model name                 delay  cumulative delay  slack  edge  Fanout
----------------------------------  -------------------------  -----  ----------------  -----  ----  ------
tx_enable                           spi_core                       0                 0   +INF  RISE       1
tx_enable_ibuf_iopad/PACKAGEPIN:in  IO_PAD                         0                 0   +INF  RISE       1
tx_enable_ibuf_iopad/DOUT           IO_PAD                       510               510   +INF  RISE       1
tx_enable_ibuf_preio/PADIN          PRE_IO_PIN_TYPE_000001         0               510   +INF  RISE       1
tx_enable_ibuf_preio/DIN0           PRE_IO_PIN_TYPE_000001       682              1192   +INF  FALL       1
I__268/I                            Odrv4                          0              1192   +INF  FALL       1
I__268/O                            Odrv4                        548              1740   +INF  FALL       1
I__270/I                            LocalMux                       0              1740   +INF  FALL       1
I__270/O                            LocalMux                     455              2195   +INF  FALL       1
I__276/I                            InMux                          0              2195   +INF  FALL       1
I__276/O                            InMux                        320              2515   +INF  FALL       1
stevec_in_0_LC_4_6_2/in0            LogicCell40_SEQ_MODE_1000      0              2515   +INF  FALL       1

Capture Clock Path
pin name                                              model name                 delay  cumulative delay  edge  Fanout
----------------------------------------------------  -------------------------  -----  ----------------  ----  ------
spi_clk                                               spi_core                       0                 0  RISE       1
spi_clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
spi_clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
spi_clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
spi_clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 2502              3012  RISE       1
I__135/I                                              gio2CtrlBuf                    0              3012  RISE       1
I__135/O                                              gio2CtrlBuf                    0              3012  RISE       1
I__136/I                                              GlobalMux                      0              3012  RISE       1
I__136/O                                              GlobalMux                    227              3239  RISE       1
I__147/I                                              ClkMux                         0              3239  RISE       1
I__147/O                                              ClkMux                       455              3694  RISE       1
stevec_in_0_LC_4_6_2/clk                              LogicCell40_SEQ_MODE_1000      0              3694  RISE       1



++++ Path 41 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : tx_enable
Path End         : stevec_in_fast_1_LC_4_6_0/in0
Capture Clock    : stevec_in_fast_1_LC_4_6_0/clk
Hold Constraint  : -INF
Path slack       : +INF

Capture Clock Arrival Time (spi_core|spi_clk:R#1)    -INF
+ Capture Clock Source Latency                          0
+ Capture Clock Path Delay                           3694
- Setup Time                                            0
-------------------------------------------------   ----- 
End-of-path required time (ps)                       -INF

Launch Clock Arrival Time (DEFAULT:R#0)      0
+ Launch Clock Source Latency                0
+ Input Delay                                0
+ Data Path Delay                         2465
---------------------------------------   ---- 
End-of-path arrival time (ps)             2465
 
Data path
pin name                            model name                 delay  cumulative delay  slack  edge  Fanout
----------------------------------  -------------------------  -----  ----------------  -----  ----  ------
tx_enable                           spi_core                       0                 0   +INF  FALL       1
tx_enable_ibuf_iopad/PACKAGEPIN:in  IO_PAD                         0                 0   +INF  FALL       1
tx_enable_ibuf_iopad/DOUT           IO_PAD                       460               460   +INF  FALL       1
tx_enable_ibuf_preio/PADIN          PRE_IO_PIN_TYPE_000001         0               460   +INF  FALL       1
tx_enable_ibuf_preio/DIN0           PRE_IO_PIN_TYPE_000001       682              1142   +INF  FALL       1
I__268/I                            Odrv4                          0              1142   +INF  FALL       1
I__268/O                            Odrv4                        548              1690   +INF  FALL       1
I__270/I                            LocalMux                       0              1690   +INF  FALL       1
I__270/O                            LocalMux                     455              2145   +INF  FALL       1
I__277/I                            InMux                          0              2145   +INF  FALL       1
I__277/O                            InMux                        320              2465   +INF  FALL       1
stevec_in_fast_1_LC_4_6_0/in0       LogicCell40_SEQ_MODE_1000      0              2465   +INF  FALL       1

Capture Clock Path
pin name                                              model name                 delay  cumulative delay  edge  Fanout
----------------------------------------------------  -------------------------  -----  ----------------  ----  ------
spi_clk                                               spi_core                       0                 0  RISE       1
spi_clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
spi_clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
spi_clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
spi_clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 2502              3012  RISE       1
I__135/I                                              gio2CtrlBuf                    0              3012  RISE       1
I__135/O                                              gio2CtrlBuf                    0              3012  RISE       1
I__136/I                                              GlobalMux                      0              3012  RISE       1
I__136/O                                              GlobalMux                    227              3239  RISE       1
I__147/I                                              ClkMux                         0              3239  RISE       1
I__147/O                                              ClkMux                       455              3694  RISE       1
stevec_in_fast_1_LC_4_6_0/clk                         LogicCell40_SEQ_MODE_1000      0              3694  RISE       1



++++ Path 42 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : spi_to_fpga_reg_1_LC_4_7_7/lcout
Path End         : spi_to_fpga[1]
Hold Constraint  : -INF
Path slack       : +INF

End-of-path required time (ps)           +INF

Launch Clock Arrival Time (spi_core|spi_clk:R#1)       0
+ Launch Clock Source Latency                          0
+ Launch Clock Path Delay                           3694
+ Clock To Q                                         796
+ Data Path Delay                                   6770
------------------------------------------------   ----- 
End-of-path arrival time (ps)                      11260
 
Launch Clock Path
pin name                                              model name                 delay  cumulative delay  edge  Fanout
----------------------------------------------------  -------------------------  -----  ----------------  ----  ------
spi_clk                                               spi_core                       0                 0  RISE       1
spi_clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
spi_clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
spi_clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
spi_clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 2502              3012  RISE       1
I__135/I                                              gio2CtrlBuf                    0              3012  RISE       1
I__135/O                                              gio2CtrlBuf                    0              3012  RISE       1
I__136/I                                              GlobalMux                      0              3012  RISE       1
I__136/O                                              GlobalMux                    227              3239  RISE       1
I__149/I                                              ClkMux                         0              3239  RISE       1
I__149/O                                              ClkMux                       455              3694  RISE       1
spi_to_fpga_reg_1_LC_4_7_7/clk                        LogicCell40_SEQ_MODE_1000      0              3694  RISE       1

Data path
pin name                                 model name                 delay  cumulative delay  slack  edge  Fanout
---------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
spi_to_fpga_reg_1_LC_4_7_7/lcout         LogicCell40_SEQ_MODE_1000    796              4490   +INF  RISE       1
I__195/I                                 Odrv4                          0              4490   +INF  RISE       1
I__195/O                                 Odrv4                        517              5007   +INF  RISE       1
I__196/I                                 LocalMux                       0              5007   +INF  RISE       1
I__196/O                                 LocalMux                     486              5492   +INF  RISE       1
I__197/I                                 IoInMux                        0              5492   +INF  RISE       1
I__197/O                                 IoInMux                      382              5875   +INF  RISE       1
spi_to_fpga_obuf_1_preio/DOUT0           PRE_IO_PIN_TYPE_011001         0              5875   +INF  RISE       1
spi_to_fpga_obuf_1_preio/PADOUT          PRE_IO_PIN_TYPE_011001      3297              9172   +INF  FALL       1
spi_to_fpga_obuf_1_iopad/DIN             IO_PAD                         0              9172   +INF  FALL       1
spi_to_fpga_obuf_1_iopad/PACKAGEPIN:out  IO_PAD                      2088             11260   +INF  FALL       1
spi_to_fpga[1]                           spi_core                       0             11260   +INF  FALL       1


++++ Path 43 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : spi_to_fpga_reg_6_LC_4_7_3/lcout
Path End         : spi_to_fpga[6]
Hold Constraint  : -INF
Path slack       : +INF

End-of-path required time (ps)           +INF

Launch Clock Arrival Time (spi_core|spi_clk:R#1)       0
+ Launch Clock Source Latency                          0
+ Launch Clock Path Delay                           3694
+ Clock To Q                                         796
+ Data Path Delay                                   7453
------------------------------------------------   ----- 
End-of-path arrival time (ps)                      11943
 
Launch Clock Path
pin name                                              model name                 delay  cumulative delay  edge  Fanout
----------------------------------------------------  -------------------------  -----  ----------------  ----  ------
spi_clk                                               spi_core                       0                 0  RISE       1
spi_clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
spi_clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
spi_clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
spi_clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 2502              3012  RISE       1
I__135/I                                              gio2CtrlBuf                    0              3012  RISE       1
I__135/O                                              gio2CtrlBuf                    0              3012  RISE       1
I__136/I                                              GlobalMux                      0              3012  RISE       1
I__136/O                                              GlobalMux                    227              3239  RISE       1
I__149/I                                              ClkMux                         0              3239  RISE       1
I__149/O                                              ClkMux                       455              3694  RISE       1
spi_to_fpga_reg_6_LC_4_7_3/clk                        LogicCell40_SEQ_MODE_1000      0              3694  RISE       1

Data path
pin name                                 model name                 delay  cumulative delay  slack  edge  Fanout
---------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
spi_to_fpga_reg_6_LC_4_7_3/lcout         LogicCell40_SEQ_MODE_1000    796              4490   +INF  RISE       1
I__201/I                                 Odrv4                          0              4490   +INF  RISE       1
I__201/O                                 Odrv4                        517              5007   +INF  RISE       1
I__202/I                                 Span4Mux_s1_h                  0              5007   +INF  RISE       1
I__202/O                                 Span4Mux_s1_h                258              5265   +INF  RISE       1
I__203/I                                 IoSpan4Mux                     0              5265   +INF  RISE       1
I__203/O                                 IoSpan4Mux                   424              5689   +INF  RISE       1
I__204/I                                 LocalMux                       0              5689   +INF  RISE       1
I__204/O                                 LocalMux                     486              6175   +INF  RISE       1
I__205/I                                 IoInMux                        0              6175   +INF  RISE       1
I__205/O                                 IoInMux                      382              6557   +INF  RISE       1
spi_to_fpga_obuf_6_preio/DOUT0           PRE_IO_PIN_TYPE_011001         0              6557   +INF  RISE       1
spi_to_fpga_obuf_6_preio/PADOUT          PRE_IO_PIN_TYPE_011001      3297              9855   +INF  FALL       1
spi_to_fpga_obuf_6_iopad/DIN             IO_PAD                         0              9855   +INF  FALL       1
spi_to_fpga_obuf_6_iopad/PACKAGEPIN:out  IO_PAD                      2088             11943   +INF  FALL       1
spi_to_fpga[6]                           spi_core                       0             11943   +INF  FALL       1


++++ Path 44 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : spi_to_fpga_reg_2_LC_3_7_7/lcout
Path End         : spi_to_fpga[2]
Hold Constraint  : -INF
Path slack       : +INF

End-of-path required time (ps)           +INF

Launch Clock Arrival Time (spi_core|spi_clk:R#1)       0
+ Launch Clock Source Latency                          0
+ Launch Clock Path Delay                           3694
+ Clock To Q                                         796
+ Data Path Delay                                   6770
------------------------------------------------   ----- 
End-of-path arrival time (ps)                      11260
 
Launch Clock Path
pin name                                              model name                 delay  cumulative delay  edge  Fanout
----------------------------------------------------  -------------------------  -----  ----------------  ----  ------
spi_clk                                               spi_core                       0                 0  RISE       1
spi_clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
spi_clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
spi_clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
spi_clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 2502              3012  RISE       1
I__135/I                                              gio2CtrlBuf                    0              3012  RISE       1
I__135/O                                              gio2CtrlBuf                    0              3012  RISE       1
I__136/I                                              GlobalMux                      0              3012  RISE       1
I__136/O                                              GlobalMux                    227              3239  RISE       1
I__145/I                                              ClkMux                         0              3239  RISE       1
I__145/O                                              ClkMux                       455              3694  RISE       1
spi_to_fpga_reg_2_LC_3_7_7/clk                        LogicCell40_SEQ_MODE_1000      0              3694  RISE       1

Data path
pin name                                 model name                 delay  cumulative delay  slack  edge  Fanout
---------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
spi_to_fpga_reg_2_LC_3_7_7/lcout         LogicCell40_SEQ_MODE_1000    796              4490   +INF  RISE       1
I__119/I                                 Odrv4                          0              4490   +INF  RISE       1
I__119/O                                 Odrv4                        517              5007   +INF  RISE       1
I__120/I                                 LocalMux                       0              5007   +INF  RISE       1
I__120/O                                 LocalMux                     486              5492   +INF  RISE       1
I__121/I                                 IoInMux                        0              5492   +INF  RISE       1
I__121/O                                 IoInMux                      382              5875   +INF  RISE       1
spi_to_fpga_obuf_2_preio/DOUT0           PRE_IO_PIN_TYPE_011001         0              5875   +INF  RISE       1
spi_to_fpga_obuf_2_preio/PADOUT          PRE_IO_PIN_TYPE_011001      3297              9172   +INF  FALL       1
spi_to_fpga_obuf_2_iopad/DIN             IO_PAD                         0              9172   +INF  FALL       1
spi_to_fpga_obuf_2_iopad/PACKAGEPIN:out  IO_PAD                      2088             11260   +INF  FALL       1
spi_to_fpga[2]                           spi_core                       0             11260   +INF  FALL       1


++++ Path 45 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : spi_to_fpga_reg_0_LC_3_7_6/lcout
Path End         : spi_to_fpga[0]
Hold Constraint  : -INF
Path slack       : +INF

End-of-path required time (ps)           +INF

Launch Clock Arrival Time (spi_core|spi_clk:R#1)       0
+ Launch Clock Source Latency                          0
+ Launch Clock Path Delay                           3694
+ Clock To Q                                         796
+ Data Path Delay                                   7070
------------------------------------------------   ----- 
End-of-path arrival time (ps)                      11560
 
Launch Clock Path
pin name                                              model name                 delay  cumulative delay  edge  Fanout
----------------------------------------------------  -------------------------  -----  ----------------  ----  ------
spi_clk                                               spi_core                       0                 0  RISE       1
spi_clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
spi_clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
spi_clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
spi_clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 2502              3012  RISE       1
I__135/I                                              gio2CtrlBuf                    0              3012  RISE       1
I__135/O                                              gio2CtrlBuf                    0              3012  RISE       1
I__136/I                                              GlobalMux                      0              3012  RISE       1
I__136/O                                              GlobalMux                    227              3239  RISE       1
I__145/I                                              ClkMux                         0              3239  RISE       1
I__145/O                                              ClkMux                       455              3694  RISE       1
spi_to_fpga_reg_0_LC_3_7_6/clk                        LogicCell40_SEQ_MODE_1000      0              3694  RISE       1

Data path
pin name                                 model name                 delay  cumulative delay  slack  edge  Fanout
---------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
spi_to_fpga_reg_0_LC_3_7_6/lcout         LogicCell40_SEQ_MODE_1000    796              4490   +INF  RISE       1
I__125/I                                 Odrv4                          0              4490   +INF  RISE       1
I__125/O                                 Odrv4                        517              5007   +INF  RISE       1
I__126/I                                 Span4Mux_s1_v                  0              5007   +INF  RISE       1
I__126/O                                 Span4Mux_s1_v                300              5306   +INF  RISE       1
I__127/I                                 LocalMux                       0              5306   +INF  RISE       1
I__127/O                                 LocalMux                     486              5792   +INF  RISE       1
I__128/I                                 IoInMux                        0              5792   +INF  RISE       1
I__128/O                                 IoInMux                      382              6175   +INF  RISE       1
spi_to_fpga_obuf_0_preio/DOUT0           PRE_IO_PIN_TYPE_011001         0              6175   +INF  RISE       1
spi_to_fpga_obuf_0_preio/PADOUT          PRE_IO_PIN_TYPE_011001      3297              9472   +INF  FALL       1
spi_to_fpga_obuf_0_iopad/DIN             IO_PAD                         0              9472   +INF  FALL       1
spi_to_fpga_obuf_0_iopad/PACKAGEPIN:out  IO_PAD                      2088             11560   +INF  FALL       1
spi_to_fpga[0]                           spi_core                       0             11560   +INF  FALL       1


++++ Path 46 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : spi_to_fpga_reg_7_LC_2_7_5/lcout
Path End         : spi_to_fpga[7]
Hold Constraint  : -INF
Path slack       : +INF

End-of-path required time (ps)           +INF

Launch Clock Arrival Time (spi_core|spi_clk:R#1)       0
+ Launch Clock Source Latency                          0
+ Launch Clock Path Delay                           3694
+ Clock To Q                                         796
+ Data Path Delay                                   6770
------------------------------------------------   ----- 
End-of-path arrival time (ps)                      11260
 
Launch Clock Path
pin name                                              model name                 delay  cumulative delay  edge  Fanout
----------------------------------------------------  -------------------------  -----  ----------------  ----  ------
spi_clk                                               spi_core                       0                 0  RISE       1
spi_clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
spi_clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
spi_clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
spi_clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 2502              3012  RISE       1
I__135/I                                              gio2CtrlBuf                    0              3012  RISE       1
I__135/O                                              gio2CtrlBuf                    0              3012  RISE       1
I__136/I                                              GlobalMux                      0              3012  RISE       1
I__136/O                                              GlobalMux                    227              3239  RISE       1
I__142/I                                              ClkMux                         0              3239  RISE       1
I__142/O                                              ClkMux                       455              3694  RISE       1
spi_to_fpga_reg_7_LC_2_7_5/clk                        LogicCell40_SEQ_MODE_1000      0              3694  RISE       1

Data path
pin name                                 model name                 delay  cumulative delay  slack  edge  Fanout
---------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
spi_to_fpga_reg_7_LC_2_7_5/lcout         LogicCell40_SEQ_MODE_1000    796              4490   +INF  RISE       1
I__63/I                                  Odrv4                          0              4490   +INF  RISE       1
I__63/O                                  Odrv4                        517              5007   +INF  RISE       1
I__64/I                                  LocalMux                       0              5007   +INF  RISE       1
I__64/O                                  LocalMux                     486              5492   +INF  RISE       1
I__65/I                                  IoInMux                        0              5492   +INF  RISE       1
I__65/O                                  IoInMux                      382              5875   +INF  RISE       1
spi_to_fpga_obuf_7_preio/DOUT0           PRE_IO_PIN_TYPE_011001         0              5875   +INF  RISE       1
spi_to_fpga_obuf_7_preio/PADOUT          PRE_IO_PIN_TYPE_011001      3297              9172   +INF  FALL       1
spi_to_fpga_obuf_7_iopad/DIN             IO_PAD                         0              9172   +INF  FALL       1
spi_to_fpga_obuf_7_iopad/PACKAGEPIN:out  IO_PAD                      2088             11260   +INF  FALL       1
spi_to_fpga[7]                           spi_core                       0             11260   +INF  FALL       1


++++ Path 47 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : spi_to_fpga_reg_5_LC_2_7_3/lcout
Path End         : spi_to_fpga[5]
Hold Constraint  : -INF
Path slack       : +INF

End-of-path required time (ps)           +INF

Launch Clock Arrival Time (spi_core|spi_clk:R#1)       0
+ Launch Clock Source Latency                          0
+ Launch Clock Path Delay                           3694
+ Clock To Q                                         796
+ Data Path Delay                                   6977
------------------------------------------------   ----- 
End-of-path arrival time (ps)                      11467
 
Launch Clock Path
pin name                                              model name                 delay  cumulative delay  edge  Fanout
----------------------------------------------------  -------------------------  -----  ----------------  ----  ------
spi_clk                                               spi_core                       0                 0  RISE       1
spi_clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
spi_clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
spi_clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
spi_clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 2502              3012  RISE       1
I__135/I                                              gio2CtrlBuf                    0              3012  RISE       1
I__135/O                                              gio2CtrlBuf                    0              3012  RISE       1
I__136/I                                              GlobalMux                      0              3012  RISE       1
I__136/O                                              GlobalMux                    227              3239  RISE       1
I__142/I                                              ClkMux                         0              3239  RISE       1
I__142/O                                              ClkMux                       455              3694  RISE       1
spi_to_fpga_reg_5_LC_2_7_3/clk                        LogicCell40_SEQ_MODE_1000      0              3694  RISE       1

Data path
pin name                                 model name                 delay  cumulative delay  slack  edge  Fanout
---------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
spi_to_fpga_reg_5_LC_2_7_3/lcout         LogicCell40_SEQ_MODE_1000    796              4490   +INF  RISE       1
I__66/I                                  Odrv12                         0              4490   +INF  RISE       1
I__66/O                                  Odrv12                       724              5213   +INF  RISE       1
I__67/I                                  LocalMux                       0              5213   +INF  RISE       1
I__67/O                                  LocalMux                     486              5699   +INF  RISE       1
I__68/I                                  IoInMux                        0              5699   +INF  RISE       1
I__68/O                                  IoInMux                      382              6082   +INF  RISE       1
spi_to_fpga_obuf_5_preio/DOUT0           PRE_IO_PIN_TYPE_011001         0              6082   +INF  RISE       1
spi_to_fpga_obuf_5_preio/PADOUT          PRE_IO_PIN_TYPE_011001      3297              9379   +INF  FALL       1
spi_to_fpga_obuf_5_iopad/DIN             IO_PAD                         0              9379   +INF  FALL       1
spi_to_fpga_obuf_5_iopad/PACKAGEPIN:out  IO_PAD                      2088             11467   +INF  FALL       1
spi_to_fpga[5]                           spi_core                       0             11467   +INF  FALL       1


++++ Path 48 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : spi_to_fpga_reg_4_LC_2_7_1/lcout
Path End         : spi_to_fpga[4]
Hold Constraint  : -INF
Path slack       : +INF

End-of-path required time (ps)           +INF

Launch Clock Arrival Time (spi_core|spi_clk:R#1)       0
+ Launch Clock Source Latency                          0
+ Launch Clock Path Delay                           3694
+ Clock To Q                                         796
+ Data Path Delay                                   6770
------------------------------------------------   ----- 
End-of-path arrival time (ps)                      11260
 
Launch Clock Path
pin name                                              model name                 delay  cumulative delay  edge  Fanout
----------------------------------------------------  -------------------------  -----  ----------------  ----  ------
spi_clk                                               spi_core                       0                 0  RISE       1
spi_clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
spi_clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
spi_clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
spi_clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 2502              3012  RISE       1
I__135/I                                              gio2CtrlBuf                    0              3012  RISE       1
I__135/O                                              gio2CtrlBuf                    0              3012  RISE       1
I__136/I                                              GlobalMux                      0              3012  RISE       1
I__136/O                                              GlobalMux                    227              3239  RISE       1
I__142/I                                              ClkMux                         0              3239  RISE       1
I__142/O                                              ClkMux                       455              3694  RISE       1
spi_to_fpga_reg_4_LC_2_7_1/clk                        LogicCell40_SEQ_MODE_1000      0              3694  RISE       1

Data path
pin name                                 model name                 delay  cumulative delay  slack  edge  Fanout
---------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
spi_to_fpga_reg_4_LC_2_7_1/lcout         LogicCell40_SEQ_MODE_1000    796              4490   +INF  RISE       1
I__72/I                                  Odrv4                          0              4490   +INF  RISE       1
I__72/O                                  Odrv4                        517              5007   +INF  RISE       1
I__73/I                                  LocalMux                       0              5007   +INF  RISE       1
I__73/O                                  LocalMux                     486              5492   +INF  RISE       1
I__74/I                                  IoInMux                        0              5492   +INF  RISE       1
I__74/O                                  IoInMux                      382              5875   +INF  RISE       1
spi_to_fpga_obuf_4_preio/DOUT0           PRE_IO_PIN_TYPE_011001         0              5875   +INF  RISE       1
spi_to_fpga_obuf_4_preio/PADOUT          PRE_IO_PIN_TYPE_011001      3297              9172   +INF  FALL       1
spi_to_fpga_obuf_4_iopad/DIN             IO_PAD                         0              9172   +INF  FALL       1
spi_to_fpga_obuf_4_iopad/PACKAGEPIN:out  IO_PAD                      2088             11260   +INF  FALL       1
spi_to_fpga[4]                           spi_core                       0             11260   +INF  FALL       1


++++ Path 49 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : spi_to_fpga_reg_3_LC_2_7_0/lcout
Path End         : spi_to_fpga[3]
Hold Constraint  : -INF
Path slack       : +INF

End-of-path required time (ps)           +INF

Launch Clock Arrival Time (spi_core|spi_clk:R#1)       0
+ Launch Clock Source Latency                          0
+ Launch Clock Path Delay                           3694
+ Clock To Q                                         796
+ Data Path Delay                                   6770
------------------------------------------------   ----- 
End-of-path arrival time (ps)                      11260
 
Launch Clock Path
pin name                                              model name                 delay  cumulative delay  edge  Fanout
----------------------------------------------------  -------------------------  -----  ----------------  ----  ------
spi_clk                                               spi_core                       0                 0  RISE       1
spi_clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
spi_clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
spi_clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
spi_clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 2502              3012  RISE       1
I__135/I                                              gio2CtrlBuf                    0              3012  RISE       1
I__135/O                                              gio2CtrlBuf                    0              3012  RISE       1
I__136/I                                              GlobalMux                      0              3012  RISE       1
I__136/O                                              GlobalMux                    227              3239  RISE       1
I__142/I                                              ClkMux                         0              3239  RISE       1
I__142/O                                              ClkMux                       455              3694  RISE       1
spi_to_fpga_reg_3_LC_2_7_0/clk                        LogicCell40_SEQ_MODE_1000      0              3694  RISE       1

Data path
pin name                                 model name                 delay  cumulative delay  slack  edge  Fanout
---------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
spi_to_fpga_reg_3_LC_2_7_0/lcout         LogicCell40_SEQ_MODE_1000    796              4490   +INF  RISE       1
I__53/I                                  Odrv4                          0              4490   +INF  RISE       1
I__53/O                                  Odrv4                        517              5007   +INF  RISE       1
I__54/I                                  LocalMux                       0              5007   +INF  RISE       1
I__54/O                                  LocalMux                     486              5492   +INF  RISE       1
I__55/I                                  IoInMux                        0              5492   +INF  RISE       1
I__55/O                                  IoInMux                      382              5875   +INF  RISE       1
spi_to_fpga_obuf_3_preio/DOUT0           PRE_IO_PIN_TYPE_011001         0              5875   +INF  RISE       1
spi_to_fpga_obuf_3_preio/PADOUT          PRE_IO_PIN_TYPE_011001      3297              9172   +INF  FALL       1
spi_to_fpga_obuf_3_iopad/DIN             IO_PAD                         0              9172   +INF  FALL       1
spi_to_fpga_obuf_3_iopad/PACKAGEPIN:out  IO_PAD                      2088             11260   +INF  FALL       1
spi_to_fpga[3]                           spi_core                       0             11260   +INF  FALL       1


++++ Path 50 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : mosi
Path End         : reg_in_4_LC_2_6_7/in0
Capture Clock    : reg_in_4_LC_2_6_7/clk
Hold Constraint  : -INF
Path slack       : +INF

Capture Clock Arrival Time (spi_core|spi_clk:R#1)    -INF
+ Capture Clock Source Latency                          0
+ Capture Clock Path Delay                           3694
- Setup Time                                            0
-------------------------------------------------   ----- 
End-of-path required time (ps)                       -INF

Launch Clock Arrival Time (DEFAULT:R#0)      0
+ Launch Clock Source Latency                0
+ Input Delay                                0
+ Data Path Delay                         3012
---------------------------------------   ---- 
End-of-path arrival time (ps)             3012
 
Data path
pin name                       model name                 delay  cumulative delay  slack  edge  Fanout
-----------------------------  -------------------------  -----  ----------------  -----  ----  ------
mosi                           spi_core                       0                 0   +INF  RISE       1
mosi_ibuf_iopad/PACKAGEPIN:in  IO_PAD                         0                 0   +INF  RISE       1
mosi_ibuf_iopad/DOUT           IO_PAD                       510               510   +INF  RISE       1
mosi_ibuf_preio/PADIN          PRE_IO_PIN_TYPE_000001         0               510   +INF  RISE       1
mosi_ibuf_preio/DIN0           PRE_IO_PIN_TYPE_000001       682              1192   +INF  FALL       1
I__154/I                       Odrv4                          0              1192   +INF  FALL       1
I__154/O                       Odrv4                        548              1740   +INF  FALL       1
I__158/I                       Span4Mux_s3_v                  0              1740   +INF  FALL       1
I__158/O                       Span4Mux_s3_v                496              2236   +INF  FALL       1
I__164/I                       LocalMux                       0              2236   +INF  FALL       1
I__164/O                       LocalMux                     455              2691   +INF  FALL       1
I__170/I                       InMux                          0              2691   +INF  FALL       1
I__170/O                       InMux                        320              3012   +INF  FALL       1
reg_in_4_LC_2_6_7/in0          LogicCell40_SEQ_MODE_1000      0              3012   +INF  FALL       1

Capture Clock Path
pin name                                              model name                 delay  cumulative delay  edge  Fanout
----------------------------------------------------  -------------------------  -----  ----------------  ----  ------
spi_clk                                               spi_core                       0                 0  RISE       1
spi_clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
spi_clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
spi_clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
spi_clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 2502              3012  RISE       1
I__135/I                                              gio2CtrlBuf                    0              3012  RISE       1
I__135/O                                              gio2CtrlBuf                    0              3012  RISE       1
I__136/I                                              GlobalMux                      0              3012  RISE       1
I__136/O                                              GlobalMux                    227              3239  RISE       1
I__140/I                                              ClkMux                         0              3239  RISE       1
I__140/O                                              ClkMux                       455              3694  RISE       1
reg_in_4_LC_2_6_7/clk                                 LogicCell40_SEQ_MODE_1000      0              3694  RISE       1



++++ Path 51 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : mosi
Path End         : reg_in_7_LC_2_7_7/in3
Capture Clock    : reg_in_7_LC_2_7_7/clk
Hold Constraint  : -INF
Path slack       : +INF

Capture Clock Arrival Time (spi_core|spi_clk:R#1)    -INF
+ Capture Clock Source Latency                          0
+ Capture Clock Path Delay                           3694
- Setup Time                                            0
-------------------------------------------------   ----- 
End-of-path required time (ps)                       -INF

Launch Clock Arrival Time (DEFAULT:R#0)      0
+ Launch Clock Source Latency                0
+ Input Delay                                0
+ Data Path Delay                         2962
---------------------------------------   ---- 
End-of-path arrival time (ps)             2962
 
Data path
pin name                       model name                 delay  cumulative delay  slack  edge  Fanout
-----------------------------  -------------------------  -----  ----------------  -----  ----  ------
mosi                           spi_core                       0                 0   +INF  FALL       1
mosi_ibuf_iopad/PACKAGEPIN:in  IO_PAD                         0                 0   +INF  FALL       1
mosi_ibuf_iopad/DOUT           IO_PAD                       460               460   +INF  FALL       1
mosi_ibuf_preio/PADIN          PRE_IO_PIN_TYPE_000001         0               460   +INF  FALL       1
mosi_ibuf_preio/DIN0           PRE_IO_PIN_TYPE_000001       682              1142   +INF  FALL       1
I__154/I                       Odrv4                          0              1142   +INF  FALL       1
I__154/O                       Odrv4                        548              1690   +INF  FALL       1
I__158/I                       Span4Mux_s3_v                  0              1690   +INF  FALL       1
I__158/O                       Span4Mux_s3_v                496              2186   +INF  FALL       1
I__165/I                       LocalMux                       0              2186   +INF  FALL       1
I__165/O                       LocalMux                     455              2641   +INF  FALL       1
I__171/I                       InMux                          0              2641   +INF  FALL       1
I__171/O                       InMux                        320              2962   +INF  FALL       1
reg_in_7_LC_2_7_7/in3          LogicCell40_SEQ_MODE_1000      0              2962   +INF  FALL       1

Capture Clock Path
pin name                                              model name                 delay  cumulative delay  edge  Fanout
----------------------------------------------------  -------------------------  -----  ----------------  ----  ------
spi_clk                                               spi_core                       0                 0  RISE       1
spi_clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
spi_clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
spi_clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
spi_clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 2502              3012  RISE       1
I__135/I                                              gio2CtrlBuf                    0              3012  RISE       1
I__135/O                                              gio2CtrlBuf                    0              3012  RISE       1
I__136/I                                              GlobalMux                      0              3012  RISE       1
I__136/O                                              GlobalMux                    227              3239  RISE       1
I__142/I                                              ClkMux                         0              3239  RISE       1
I__142/O                                              ClkMux                       455              3694  RISE       1
reg_in_7_LC_2_7_7/clk                                 LogicCell40_SEQ_MODE_1000      0              3694  RISE       1



++++ Path 52 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : mosi
Path End         : reg_in_1_LC_4_3_6/in0
Capture Clock    : reg_in_1_LC_4_3_6/clk
Hold Constraint  : -INF
Path slack       : +INF

Capture Clock Arrival Time (spi_core|spi_clk:R#1)    -INF
+ Capture Clock Source Latency                          0
+ Capture Clock Path Delay                           3694
- Setup Time                                            0
-------------------------------------------------   ----- 
End-of-path required time (ps)                       -INF

Launch Clock Arrival Time (DEFAULT:R#0)      0
+ Launch Clock Source Latency                0
+ Input Delay                                0
+ Data Path Delay                         3973
---------------------------------------   ---- 
End-of-path arrival time (ps)             3973
 
Data path
pin name                       model name                 delay  cumulative delay  slack  edge  Fanout
-----------------------------  -------------------------  -----  ----------------  -----  ----  ------
mosi                           spi_core                       0                 0   +INF  RISE       1
mosi_ibuf_iopad/PACKAGEPIN:in  IO_PAD                         0                 0   +INF  RISE       1
mosi_ibuf_iopad/DOUT           IO_PAD                       510               510   +INF  RISE       1
mosi_ibuf_preio/PADIN          PRE_IO_PIN_TYPE_000001         0               510   +INF  RISE       1
mosi_ibuf_preio/DIN0           PRE_IO_PIN_TYPE_000001       682              1192   +INF  FALL       1
I__153/I                       Odrv12                         0              1192   +INF  FALL       1
I__153/O                       Odrv12                       796              1988   +INF  FALL       1
I__157/I                       Sp12to4                        0              1988   +INF  FALL       1
I__157/O                       Sp12to4                      662              2650   +INF  FALL       1
I__162/I                       Span4Mux_v                     0              2650   +INF  FALL       1
I__162/O                       Span4Mux_v                   548              3198   +INF  FALL       1
I__168/I                       LocalMux                       0              3198   +INF  FALL       1
I__168/O                       LocalMux                     455              3652   +INF  FALL       1
I__174/I                       InMux                          0              3652   +INF  FALL       1
I__174/O                       InMux                        320              3973   +INF  FALL       1
reg_in_1_LC_4_3_6/in0          LogicCell40_SEQ_MODE_1000      0              3973   +INF  FALL       1

Capture Clock Path
pin name                                              model name                 delay  cumulative delay  edge  Fanout
----------------------------------------------------  -------------------------  -----  ----------------  ----  ------
spi_clk                                               spi_core                       0                 0  RISE       1
spi_clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
spi_clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
spi_clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
spi_clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 2502              3012  RISE       1
I__135/I                                              gio2CtrlBuf                    0              3012  RISE       1
I__135/O                                              gio2CtrlBuf                    0              3012  RISE       1
I__136/I                                              GlobalMux                      0              3012  RISE       1
I__136/O                                              GlobalMux                    227              3239  RISE       1
I__148/I                                              ClkMux                         0              3239  RISE       1
I__148/O                                              ClkMux                       455              3694  RISE       1
reg_in_1_LC_4_3_6/clk                                 LogicCell40_SEQ_MODE_1000      0              3694  RISE       1



++++ Path 53 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : mosi
Path End         : reg_in_6_LC_5_6_7/in3
Capture Clock    : reg_in_6_LC_5_6_7/clk
Hold Constraint  : -INF
Path slack       : +INF

Capture Clock Arrival Time (spi_core|spi_clk:R#1)    -INF
+ Capture Clock Source Latency                          0
+ Capture Clock Path Delay                           3694
- Setup Time                                            0
-------------------------------------------------   ----- 
End-of-path required time (ps)                       -INF

Launch Clock Arrival Time (DEFAULT:R#0)      0
+ Launch Clock Source Latency                0
+ Input Delay                                0
+ Data Path Delay                         3871
---------------------------------------   ---- 
End-of-path arrival time (ps)             3871
 
Data path
pin name                       model name                 delay  cumulative delay  slack  edge  Fanout
-----------------------------  -------------------------  -----  ----------------  -----  ----  ------
mosi                           spi_core                       0                 0   +INF  FALL       1
mosi_ibuf_iopad/PACKAGEPIN:in  IO_PAD                         0                 0   +INF  FALL       1
mosi_ibuf_iopad/DOUT           IO_PAD                       460               460   +INF  FALL       1
mosi_ibuf_preio/PADIN          PRE_IO_PIN_TYPE_000001         0               460   +INF  FALL       1
mosi_ibuf_preio/DIN0           PRE_IO_PIN_TYPE_000001       682              1142   +INF  FALL       1
I__153/I                       Odrv12                         0              1142   +INF  FALL       1
I__153/O                       Odrv12                       796              1938   +INF  FALL       1
I__157/I                       Sp12to4                        0              1938   +INF  FALL       1
I__157/O                       Sp12to4                      662              2600   +INF  FALL       1
I__163/I                       Span4Mux_s3_v                  0              2600   +INF  FALL       1
I__163/O                       Span4Mux_s3_v                496              3096   +INF  FALL       1
I__169/I                       LocalMux                       0              3096   +INF  FALL       1
I__169/O                       LocalMux                     455              3551   +INF  FALL       1
I__175/I                       InMux                          0              3551   +INF  FALL       1
I__175/O                       InMux                        320              3871   +INF  FALL       1
reg_in_6_LC_5_6_7/in3          LogicCell40_SEQ_MODE_1000      0              3871   +INF  FALL       1

Capture Clock Path
pin name                                              model name                 delay  cumulative delay  edge  Fanout
----------------------------------------------------  -------------------------  -----  ----------------  ----  ------
spi_clk                                               spi_core                       0                 0  RISE       1
spi_clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
spi_clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
spi_clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
spi_clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 2502              3012  RISE       1
I__135/I                                              gio2CtrlBuf                    0              3012  RISE       1
I__135/O                                              gio2CtrlBuf                    0              3012  RISE       1
I__136/I                                              GlobalMux                      0              3012  RISE       1
I__136/O                                              GlobalMux                    227              3239  RISE       1
I__150/I                                              ClkMux                         0              3239  RISE       1
I__150/O                                              ClkMux                       455              3694  RISE       1
reg_in_6_LC_5_6_7/clk                                 LogicCell40_SEQ_MODE_1000      0              3694  RISE       1



++++ Path 54 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : mosi
Path End         : reg_in_5_LC_2_4_6/in0
Capture Clock    : reg_in_5_LC_2_4_6/clk
Hold Constraint  : -INF
Path slack       : +INF

Capture Clock Arrival Time (spi_core|spi_clk:R#1)    -INF
+ Capture Clock Source Latency                          0
+ Capture Clock Path Delay                           3694
- Setup Time                                            0
-------------------------------------------------   ----- 
End-of-path required time (ps)                       -INF

Launch Clock Arrival Time (DEFAULT:R#0)      0
+ Launch Clock Source Latency                0
+ Input Delay                                0
+ Data Path Delay                         3063
---------------------------------------   ---- 
End-of-path arrival time (ps)             3063
 
Data path
pin name                       model name                 delay  cumulative delay  slack  edge  Fanout
-----------------------------  -------------------------  -----  ----------------  -----  ----  ------
mosi                           spi_core                       0                 0   +INF  RISE       1
mosi_ibuf_iopad/PACKAGEPIN:in  IO_PAD                         0                 0   +INF  RISE       1
mosi_ibuf_iopad/DOUT           IO_PAD                       510               510   +INF  RISE       1
mosi_ibuf_preio/PADIN          PRE_IO_PIN_TYPE_000001         0               510   +INF  RISE       1
mosi_ibuf_preio/DIN0           PRE_IO_PIN_TYPE_000001       682              1192   +INF  FALL       1
I__154/I                       Odrv4                          0              1192   +INF  FALL       1
I__154/O                       Odrv4                        548              1740   +INF  FALL       1
I__159/I                       Span4Mux_v                     0              1740   +INF  FALL       1
I__159/O                       Span4Mux_v                   548              2288   +INF  FALL       1
I__166/I                       LocalMux                       0              2288   +INF  FALL       1
I__166/O                       LocalMux                     455              2743   +INF  FALL       1
I__172/I                       InMux                          0              2743   +INF  FALL       1
I__172/O                       InMux                        320              3063   +INF  FALL       1
reg_in_5_LC_2_4_6/in0          LogicCell40_SEQ_MODE_1000      0              3063   +INF  FALL       1

Capture Clock Path
pin name                                              model name                 delay  cumulative delay  edge  Fanout
----------------------------------------------------  -------------------------  -----  ----------------  ----  ------
spi_clk                                               spi_core                       0                 0  RISE       1
spi_clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
spi_clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
spi_clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
spi_clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 2502              3012  RISE       1
I__135/I                                              gio2CtrlBuf                    0              3012  RISE       1
I__135/O                                              gio2CtrlBuf                    0              3012  RISE       1
I__136/I                                              GlobalMux                      0              3012  RISE       1
I__136/O                                              GlobalMux                    227              3239  RISE       1
I__139/I                                              ClkMux                         0              3239  RISE       1
I__139/O                                              ClkMux                       455              3694  RISE       1
reg_in_5_LC_2_4_6/clk                                 LogicCell40_SEQ_MODE_1000      0              3694  RISE       1



++++ Path 55 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : mosi
Path End         : reg_in_0_LC_3_3_6/in0
Capture Clock    : reg_in_0_LC_3_3_6/clk
Hold Constraint  : -INF
Path slack       : +INF

Capture Clock Arrival Time (spi_core|spi_clk:R#1)    -INF
+ Capture Clock Source Latency                          0
+ Capture Clock Path Delay                           3694
- Setup Time                                            0
-------------------------------------------------   ----- 
End-of-path required time (ps)                       -INF

Launch Clock Arrival Time (DEFAULT:R#0)      0
+ Launch Clock Source Latency                0
+ Input Delay                                0
+ Data Path Delay                         3013
---------------------------------------   ---- 
End-of-path arrival time (ps)             3013
 
Data path
pin name                       model name                 delay  cumulative delay  slack  edge  Fanout
-----------------------------  -------------------------  -----  ----------------  -----  ----  ------
mosi                           spi_core                       0                 0   +INF  FALL       1
mosi_ibuf_iopad/PACKAGEPIN:in  IO_PAD                         0                 0   +INF  FALL       1
mosi_ibuf_iopad/DOUT           IO_PAD                       460               460   +INF  FALL       1
mosi_ibuf_preio/PADIN          PRE_IO_PIN_TYPE_000001         0               460   +INF  FALL       1
mosi_ibuf_preio/DIN0           PRE_IO_PIN_TYPE_000001       682              1142   +INF  FALL       1
I__154/I                       Odrv4                          0              1142   +INF  FALL       1
I__154/O                       Odrv4                        548              1690   +INF  FALL       1
I__159/I                       Span4Mux_v                     0              1690   +INF  FALL       1
I__159/O                       Span4Mux_v                   548              2238   +INF  FALL       1
I__167/I                       LocalMux                       0              2238   +INF  FALL       1
I__167/O                       LocalMux                     455              2693   +INF  FALL       1
I__173/I                       InMux                          0              2693   +INF  FALL       1
I__173/O                       InMux                        320              3013   +INF  FALL       1
reg_in_0_LC_3_3_6/in0          LogicCell40_SEQ_MODE_1000      0              3013   +INF  FALL       1

Capture Clock Path
pin name                                              model name                 delay  cumulative delay  edge  Fanout
----------------------------------------------------  -------------------------  -----  ----------------  ----  ------
spi_clk                                               spi_core                       0                 0  RISE       1
spi_clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
spi_clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
spi_clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
spi_clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 2502              3012  RISE       1
I__135/I                                              gio2CtrlBuf                    0              3012  RISE       1
I__135/O                                              gio2CtrlBuf                    0              3012  RISE       1
I__136/I                                              GlobalMux                      0              3012  RISE       1
I__136/O                                              GlobalMux                    227              3239  RISE       1
I__144/I                                              ClkMux                         0              3239  RISE       1
I__144/O                                              ClkMux                       455              3694  RISE       1
reg_in_0_LC_3_3_6/clk                                 LogicCell40_SEQ_MODE_1000      0              3694  RISE       1



++++ Path 56 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : tx_enable
Path End         : stevec_in_e_3_LC_4_5_2/in2
Capture Clock    : stevec_in_e_3_LC_4_5_2/clk
Hold Constraint  : -INF
Path slack       : +INF

Capture Clock Arrival Time (spi_core|spi_clk:R#1)    -INF
+ Capture Clock Source Latency                          0
+ Capture Clock Path Delay                           3694
- Setup Time                                            0
-------------------------------------------------   ----- 
End-of-path required time (ps)                       -INF

Launch Clock Arrival Time (DEFAULT:R#0)      0
+ Launch Clock Source Latency                0
+ Input Delay                                0
+ Data Path Delay                         3063
---------------------------------------   ---- 
End-of-path arrival time (ps)             3063
 
Data path
pin name                            model name                 delay  cumulative delay  slack  edge  Fanout
----------------------------------  -------------------------  -----  ----------------  -----  ----  ------
tx_enable                           spi_core                       0                 0   +INF  RISE       1
tx_enable_ibuf_iopad/PACKAGEPIN:in  IO_PAD                         0                 0   +INF  RISE       1
tx_enable_ibuf_iopad/DOUT           IO_PAD                       510               510   +INF  RISE       1
tx_enable_ibuf_preio/PADIN          PRE_IO_PIN_TYPE_000001         0               510   +INF  RISE       1
tx_enable_ibuf_preio/DIN0           PRE_IO_PIN_TYPE_000001       682              1192   +INF  FALL       1
I__268/I                            Odrv4                          0              1192   +INF  FALL       1
I__268/O                            Odrv4                        548              1740   +INF  FALL       1
I__271/I                            Span4Mux_v                     0              1740   +INF  FALL       1
I__271/O                            Span4Mux_v                   548              2288   +INF  FALL       1
I__278/I                            LocalMux                       0              2288   +INF  FALL       1
I__278/O                            LocalMux                     455              2743   +INF  FALL       1
I__286/I                            InMux                          0              2743   +INF  FALL       1
I__286/O                            InMux                        320              3063   +INF  FALL       1
I__295/I                            CascadeMux                     0              3063   +INF  FALL       1
I__295/O                            CascadeMux                     0              3063   +INF  FALL       1
stevec_in_e_3_LC_4_5_2/in2          LogicCell40_SEQ_MODE_1000      0              3063   +INF  FALL       1

Capture Clock Path
pin name                                              model name                 delay  cumulative delay  edge  Fanout
----------------------------------------------------  -------------------------  -----  ----------------  ----  ------
spi_clk                                               spi_core                       0                 0  RISE       1
spi_clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
spi_clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
spi_clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
spi_clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 2502              3012  RISE       1
I__135/I                                              gio2CtrlBuf                    0              3012  RISE       1
I__135/O                                              gio2CtrlBuf                    0              3012  RISE       1
I__136/I                                              GlobalMux                      0              3012  RISE       1
I__136/O                                              GlobalMux                    227              3239  RISE       1
I__141/I                                              ClkMux                         0              3239  RISE       1
I__141/O                                              ClkMux                       455              3694  RISE       1
stevec_in_e_3_LC_4_5_2/clk                            LogicCell40_SEQ_MODE_1000      0              3694  RISE       1



++++ Path 57 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : tx_enable
Path End         : stevec_in_1_LC_3_5_1/in0
Capture Clock    : stevec_in_1_LC_3_5_1/clk
Hold Constraint  : -INF
Path slack       : +INF

Capture Clock Arrival Time (spi_core|spi_clk:R#1)    -INF
+ Capture Clock Source Latency                          0
+ Capture Clock Path Delay                           3694
- Setup Time                                            0
-------------------------------------------------   ----- 
End-of-path required time (ps)                       -INF

Launch Clock Arrival Time (DEFAULT:R#0)      0
+ Launch Clock Source Latency                0
+ Input Delay                                0
+ Data Path Delay                         3013
---------------------------------------   ---- 
End-of-path arrival time (ps)             3013
 
Data path
pin name                            model name                 delay  cumulative delay  slack  edge  Fanout
----------------------------------  -------------------------  -----  ----------------  -----  ----  ------
tx_enable                           spi_core                       0                 0   +INF  FALL       1
tx_enable_ibuf_iopad/PACKAGEPIN:in  IO_PAD                         0                 0   +INF  FALL       1
tx_enable_ibuf_iopad/DOUT           IO_PAD                       460               460   +INF  FALL       1
tx_enable_ibuf_preio/PADIN          PRE_IO_PIN_TYPE_000001         0               460   +INF  FALL       1
tx_enable_ibuf_preio/DIN0           PRE_IO_PIN_TYPE_000001       682              1142   +INF  FALL       1
I__268/I                            Odrv4                          0              1142   +INF  FALL       1
I__268/O                            Odrv4                        548              1690   +INF  FALL       1
I__271/I                            Span4Mux_v                     0              1690   +INF  FALL       1
I__271/O                            Span4Mux_v                   548              2238   +INF  FALL       1
I__279/I                            LocalMux                       0              2238   +INF  FALL       1
I__279/O                            LocalMux                     455              2693   +INF  FALL       1
I__287/I                            InMux                          0              2693   +INF  FALL       1
I__287/O                            InMux                        320              3013   +INF  FALL       1
stevec_in_1_LC_3_5_1/in0            LogicCell40_SEQ_MODE_1000      0              3013   +INF  FALL       1

Capture Clock Path
pin name                                              model name                 delay  cumulative delay  edge  Fanout
----------------------------------------------------  -------------------------  -----  ----------------  ----  ------
spi_clk                                               spi_core                       0                 0  RISE       1
spi_clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
spi_clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
spi_clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
spi_clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 2502              3012  RISE       1
I__135/I                                              gio2CtrlBuf                    0              3012  RISE       1
I__135/O                                              gio2CtrlBuf                    0              3012  RISE       1
I__136/I                                              GlobalMux                      0              3012  RISE       1
I__136/O                                              GlobalMux                    227              3239  RISE       1
I__138/I                                              ClkMux                         0              3239  RISE       1
I__138/O                                              ClkMux                       455              3694  RISE       1
stevec_in_1_LC_3_5_1/clk                              LogicCell40_SEQ_MODE_1000      0              3694  RISE       1



++++ Path 58 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : tx_enable
Path End         : stevec_in_2_LC_3_5_0/in1
Capture Clock    : stevec_in_2_LC_3_5_0/clk
Hold Constraint  : -INF
Path slack       : +INF

Capture Clock Arrival Time (spi_core|spi_clk:R#1)    -INF
+ Capture Clock Source Latency                          0
+ Capture Clock Path Delay                           3694
- Setup Time                                            0
-------------------------------------------------   ----- 
End-of-path required time (ps)                       -INF

Launch Clock Arrival Time (DEFAULT:R#0)      0
+ Launch Clock Source Latency                0
+ Input Delay                                0
+ Data Path Delay                         3063
---------------------------------------   ---- 
End-of-path arrival time (ps)             3063
 
Data path
pin name                            model name                 delay  cumulative delay  slack  edge  Fanout
----------------------------------  -------------------------  -----  ----------------  -----  ----  ------
tx_enable                           spi_core                       0                 0   +INF  RISE       1
tx_enable_ibuf_iopad/PACKAGEPIN:in  IO_PAD                         0                 0   +INF  RISE       1
tx_enable_ibuf_iopad/DOUT           IO_PAD                       510               510   +INF  RISE       1
tx_enable_ibuf_preio/PADIN          PRE_IO_PIN_TYPE_000001         0               510   +INF  RISE       1
tx_enable_ibuf_preio/DIN0           PRE_IO_PIN_TYPE_000001       682              1192   +INF  FALL       1
I__268/I                            Odrv4                          0              1192   +INF  FALL       1
I__268/O                            Odrv4                        548              1740   +INF  FALL       1
I__271/I                            Span4Mux_v                     0              1740   +INF  FALL       1
I__271/O                            Span4Mux_v                   548              2288   +INF  FALL       1
I__279/I                            LocalMux                       0              2288   +INF  FALL       1
I__279/O                            LocalMux                     455              2743   +INF  FALL       1
I__288/I                            InMux                          0              2743   +INF  FALL       1
I__288/O                            InMux                        320              3063   +INF  FALL       1
stevec_in_2_LC_3_5_0/in1            LogicCell40_SEQ_MODE_1000      0              3063   +INF  FALL       1

Capture Clock Path
pin name                                              model name                 delay  cumulative delay  edge  Fanout
----------------------------------------------------  -------------------------  -----  ----------------  ----  ------
spi_clk                                               spi_core                       0                 0  RISE       1
spi_clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
spi_clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
spi_clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
spi_clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 2502              3012  RISE       1
I__135/I                                              gio2CtrlBuf                    0              3012  RISE       1
I__135/O                                              gio2CtrlBuf                    0              3012  RISE       1
I__136/I                                              GlobalMux                      0              3012  RISE       1
I__136/O                                              GlobalMux                    227              3239  RISE       1
I__138/I                                              ClkMux                         0              3239  RISE       1
I__138/O                                              ClkMux                       455              3694  RISE       1
stevec_in_2_LC_3_5_0/clk                              LogicCell40_SEQ_MODE_1000      0              3694  RISE       1



++++ Path 59 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : tx_enable
Path End         : stevec_in_fast_0_LC_4_4_1/in0
Capture Clock    : stevec_in_fast_0_LC_4_4_1/clk
Hold Constraint  : -INF
Path slack       : +INF

Capture Clock Arrival Time (spi_core|spi_clk:R#1)    -INF
+ Capture Clock Source Latency                          0
+ Capture Clock Path Delay                           3694
- Setup Time                                            0
-------------------------------------------------   ----- 
End-of-path required time (ps)                       -INF

Launch Clock Arrival Time (DEFAULT:R#0)      0
+ Launch Clock Source Latency                0
+ Input Delay                                0
+ Data Path Delay                         3063
---------------------------------------   ---- 
End-of-path arrival time (ps)             3063
 
Data path
pin name                            model name                 delay  cumulative delay  slack  edge  Fanout
----------------------------------  -------------------------  -----  ----------------  -----  ----  ------
tx_enable                           spi_core                       0                 0   +INF  RISE       1
tx_enable_ibuf_iopad/PACKAGEPIN:in  IO_PAD                         0                 0   +INF  RISE       1
tx_enable_ibuf_iopad/DOUT           IO_PAD                       510               510   +INF  RISE       1
tx_enable_ibuf_preio/PADIN          PRE_IO_PIN_TYPE_000001         0               510   +INF  RISE       1
tx_enable_ibuf_preio/DIN0           PRE_IO_PIN_TYPE_000001       682              1192   +INF  FALL       1
I__268/I                            Odrv4                          0              1192   +INF  FALL       1
I__268/O                            Odrv4                        548              1740   +INF  FALL       1
I__271/I                            Span4Mux_v                     0              1740   +INF  FALL       1
I__271/O                            Span4Mux_v                   548              2288   +INF  FALL       1
I__280/I                            LocalMux                       0              2288   +INF  FALL       1
I__280/O                            LocalMux                     455              2743   +INF  FALL       1
I__289/I                            InMux                          0              2743   +INF  FALL       1
I__289/O                            InMux                        320              3063   +INF  FALL       1
stevec_in_fast_0_LC_4_4_1/in0       LogicCell40_SEQ_MODE_1000      0              3063   +INF  FALL       1

Capture Clock Path
pin name                                              model name                 delay  cumulative delay  edge  Fanout
----------------------------------------------------  -------------------------  -----  ----------------  ----  ------
spi_clk                                               spi_core                       0                 0  RISE       1
spi_clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
spi_clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
spi_clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
spi_clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 2502              3012  RISE       1
I__135/I                                              gio2CtrlBuf                    0              3012  RISE       1
I__135/O                                              gio2CtrlBuf                    0              3012  RISE       1
I__136/I                                              GlobalMux                      0              3012  RISE       1
I__136/O                                              GlobalMux                    227              3239  RISE       1
I__146/I                                              ClkMux                         0              3239  RISE       1
I__146/O                                              ClkMux                       455              3694  RISE       1
stevec_in_fast_0_LC_4_4_1/clk                         LogicCell40_SEQ_MODE_1000      0              3694  RISE       1


===================================================================== 
                    End of Detailed Hold Report for all timing paths 
##################################################################### 

##################################################################### 
                    End of Timing Report 
##################################################################### 

