# 1 "G:/SW_HOME/CSKY/CSI/APT32F172A/drv/Source/csi_driver/drv/dw_syscon.c"
# 1 "g:\\SW_HOME\\CSKY\\CSI\\APT32F172A\\drv\\Example\\Example\\DRV_TEST//"
# 1 "<built-in>"
#define __STDC__ 1
#define __STDC_VERSION__ 201112L
#define __STDC_UTF_16__ 1
#define __STDC_UTF_32__ 1
#define __STDC_HOSTED__ 1
#define __GNUC__ 6
#define __GNUC_MINOR__ 3
#define __GNUC_PATCHLEVEL__ 0
#define __VERSION__ "6.3.0"
#define __ATOMIC_RELAXED 0
#define __ATOMIC_SEQ_CST 5
#define __ATOMIC_ACQUIRE 2
#define __ATOMIC_RELEASE 3
#define __ATOMIC_ACQ_REL 4
#define __ATOMIC_CONSUME 1
#define __FINITE_MATH_ONLY__ 0
#define __SIZEOF_INT__ 4
#define __SIZEOF_LONG__ 4
#define __SIZEOF_LONG_LONG__ 8
#define __SIZEOF_SHORT__ 2
#define __SIZEOF_FLOAT__ 4
#define __SIZEOF_DOUBLE__ 8
#define __SIZEOF_LONG_DOUBLE__ 8
#define __SIZEOF_SIZE_T__ 4
#define __CHAR_BIT__ 8
#define __BIGGEST_ALIGNMENT__ 4
#define __ORDER_LITTLE_ENDIAN__ 1234
#define __ORDER_BIG_ENDIAN__ 4321
#define __ORDER_PDP_ENDIAN__ 3412
#define __BYTE_ORDER__ __ORDER_LITTLE_ENDIAN__
#define __FLOAT_WORD_ORDER__ __ORDER_LITTLE_ENDIAN__
#define __SIZEOF_POINTER__ 4
#define __SIZE_TYPE__ unsigned int
#define __PTRDIFF_TYPE__ int
#define __WCHAR_TYPE__ long int
#define __WINT_TYPE__ unsigned int
#define __INTMAX_TYPE__ long long int
#define __UINTMAX_TYPE__ long long unsigned int
#define __CHAR16_TYPE__ short unsigned int
#define __CHAR32_TYPE__ unsigned int
#define __SIG_ATOMIC_TYPE__ int
#define __INT8_TYPE__ signed char
#define __INT16_TYPE__ short int
#define __INT32_TYPE__ long int
#define __INT64_TYPE__ long long int
#define __UINT8_TYPE__ unsigned char
#define __UINT16_TYPE__ short unsigned int
#define __UINT32_TYPE__ long unsigned int
#define __UINT64_TYPE__ long long unsigned int
#define __INT_LEAST8_TYPE__ signed char
#define __INT_LEAST16_TYPE__ short int
#define __INT_LEAST32_TYPE__ long int
#define __INT_LEAST64_TYPE__ long long int
#define __UINT_LEAST8_TYPE__ unsigned char
#define __UINT_LEAST16_TYPE__ short unsigned int
#define __UINT_LEAST32_TYPE__ unsigned int
#define __UINT_LEAST64_TYPE__ long long unsigned int
#define __INT_FAST8_TYPE__ int
#define __INT_FAST16_TYPE__ int
#define __INT_FAST32_TYPE__ int
#define __INT_FAST64_TYPE__ long long int
#define __UINT_FAST8_TYPE__ unsigned int
#define __UINT_FAST16_TYPE__ unsigned int
#define __UINT_FAST32_TYPE__ unsigned int
#define __UINT_FAST64_TYPE__ long long unsigned int
#define __INTPTR_TYPE__ int
#define __UINTPTR_TYPE__ unsigned int
#define __has_include(STR) __has_include__(STR)
#define __has_include_next(STR) __has_include_next__(STR)
#define __GXX_ABI_VERSION 1010
#define __USING_SJLJ_EXCEPTIONS__ 1
#define __SCHAR_MAX__ 0x7f
#define __SHRT_MAX__ 0x7fff
#define __INT_MAX__ 0x7fffffff
#define __LONG_MAX__ 0x7fffffffL
#define __LONG_LONG_MAX__ 0x7fffffffffffffffLL
#define __WCHAR_MAX__ 0x7fffffffL
#define __WCHAR_MIN__ (-__WCHAR_MAX__ - 1)
#define __WINT_MAX__ 0xffffffffU
#define __WINT_MIN__ 0U
#define __PTRDIFF_MAX__ 0x7fffffff
#define __SIZE_MAX__ 0xffffffffU
#define __INTMAX_MAX__ 0x7fffffffffffffffLL
#define __INTMAX_C(c) c ## LL
#define __UINTMAX_MAX__ 0xffffffffffffffffULL
#define __UINTMAX_C(c) c ## ULL
#define __SIG_ATOMIC_MAX__ 0x7fffffff
#define __SIG_ATOMIC_MIN__ (-__SIG_ATOMIC_MAX__ - 1)
#define __INT8_MAX__ 0x7f
#define __INT16_MAX__ 0x7fff
#define __INT32_MAX__ 0x7fffffffL
#define __INT64_MAX__ 0x7fffffffffffffffLL
#define __UINT8_MAX__ 0xff
#define __UINT16_MAX__ 0xffff
#define __UINT32_MAX__ 0xffffffffUL
#define __UINT64_MAX__ 0xffffffffffffffffULL
#define __INT_LEAST8_MAX__ 0x7f
#define __INT8_C(c) c
#define __INT_LEAST16_MAX__ 0x7fff
#define __INT16_C(c) c
#define __INT_LEAST32_MAX__ 0x7fffffffL
#define __INT32_C(c) c ## L
#define __INT_LEAST64_MAX__ 0x7fffffffffffffffLL
#define __INT64_C(c) c ## LL
#define __UINT_LEAST8_MAX__ 0xff
#define __UINT8_C(c) c
#define __UINT_LEAST16_MAX__ 0xffff
#define __UINT16_C(c) c
#define __UINT_LEAST32_MAX__ 0xffffffffU
#define __UINT32_C(c) c ## U
#define __UINT_LEAST64_MAX__ 0xffffffffffffffffULL
#define __UINT64_C(c) c ## ULL
#define __INT_FAST8_MAX__ 0x7fffffff
#define __INT_FAST16_MAX__ 0x7fffffff
#define __INT_FAST32_MAX__ 0x7fffffff
#define __INT_FAST64_MAX__ 0x7fffffffffffffffLL
#define __UINT_FAST8_MAX__ 0xffffffffU
#define __UINT_FAST16_MAX__ 0xffffffffU
#define __UINT_FAST32_MAX__ 0xffffffffU
#define __UINT_FAST64_MAX__ 0xffffffffffffffffULL
#define __INTPTR_MAX__ 0x7fffffff
#define __UINTPTR_MAX__ 0xffffffffU
#define __GCC_IEC_559 0
#define __GCC_IEC_559_COMPLEX 0
#define __FLT_EVAL_METHOD__ 0
#define __DEC_EVAL_METHOD__ 2
#define __FLT_RADIX__ 2
#define __FLT_MANT_DIG__ 24
#define __FLT_DIG__ 6
#define __FLT_MIN_EXP__ (-125)
#define __FLT_MIN_10_EXP__ (-37)
#define __FLT_MAX_EXP__ 128
#define __FLT_MAX_10_EXP__ 38
#define __FLT_DECIMAL_DIG__ 9
#define __FLT_MAX__ 3.4028234663852886e+38F
#define __FLT_MIN__ 1.1754943508222875e-38F
#define __FLT_EPSILON__ 1.1920928955078125e-7F
#define __FLT_DENORM_MIN__ 1.4012984643248171e-45F
#define __FLT_HAS_DENORM__ 1
#define __FLT_HAS_INFINITY__ 1
#define __FLT_HAS_QUIET_NAN__ 1
#define __DBL_MANT_DIG__ 53
#define __DBL_DIG__ 15
#define __DBL_MIN_EXP__ (-1021)
#define __DBL_MIN_10_EXP__ (-307)
#define __DBL_MAX_EXP__ 1024
#define __DBL_MAX_10_EXP__ 308
#define __DBL_DECIMAL_DIG__ 17
#define __DBL_MAX__ ((double)1.7976931348623157e+308L)
#define __DBL_MIN__ ((double)2.2250738585072014e-308L)
#define __DBL_EPSILON__ ((double)2.2204460492503131e-16L)
#define __DBL_DENORM_MIN__ ((double)4.9406564584124654e-324L)
#define __DBL_HAS_DENORM__ 1
#define __DBL_HAS_INFINITY__ 1
#define __DBL_HAS_QUIET_NAN__ 1
#define __LDBL_MANT_DIG__ 53
#define __LDBL_DIG__ 15
#define __LDBL_MIN_EXP__ (-1021)
#define __LDBL_MIN_10_EXP__ (-307)
#define __LDBL_MAX_EXP__ 1024
#define __LDBL_MAX_10_EXP__ 308
#define __DECIMAL_DIG__ 17
#define __LDBL_MAX__ 1.7976931348623157e+308L
#define __LDBL_MIN__ 2.2250738585072014e-308L
#define __LDBL_EPSILON__ 2.2204460492503131e-16L
#define __LDBL_DENORM_MIN__ 4.9406564584124654e-324L
#define __LDBL_HAS_DENORM__ 1
#define __LDBL_HAS_INFINITY__ 1
#define __LDBL_HAS_QUIET_NAN__ 1
#define __DEC32_MANT_DIG__ 7
#define __DEC32_MIN_EXP__ (-94)
#define __DEC32_MAX_EXP__ 97
#define __DEC32_MIN__ 1E-95DF
#define __DEC32_MAX__ 9.999999E96DF
#define __DEC32_EPSILON__ 1E-6DF
#define __DEC32_SUBNORMAL_MIN__ 0.000001E-95DF
#define __DEC64_MANT_DIG__ 16
#define __DEC64_MIN_EXP__ (-382)
#define __DEC64_MAX_EXP__ 385
#define __DEC64_MIN__ 1E-383DD
#define __DEC64_MAX__ 9.999999999999999E384DD
#define __DEC64_EPSILON__ 1E-15DD
#define __DEC64_SUBNORMAL_MIN__ 0.000000000000001E-383DD
#define __DEC128_MANT_DIG__ 34
#define __DEC128_MIN_EXP__ (-6142)
#define __DEC128_MAX_EXP__ 6145
#define __DEC128_MIN__ 1E-6143DL
#define __DEC128_MAX__ 9.999999999999999999999999999999999E6144DL
#define __DEC128_EPSILON__ 1E-33DL
#define __DEC128_SUBNORMAL_MIN__ 0.000000000000000000000000000000001E-6143DL
#define __SFRACT_FBIT__ 7
#define __SFRACT_IBIT__ 0
#define __SFRACT_MIN__ (-0.5HR-0.5HR)
#define __SFRACT_MAX__ 0X7FP-7HR
#define __SFRACT_EPSILON__ 0x1P-7HR
#define __USFRACT_FBIT__ 8
#define __USFRACT_IBIT__ 0
#define __USFRACT_MIN__ 0.0UHR
#define __USFRACT_MAX__ 0XFFP-8UHR
#define __USFRACT_EPSILON__ 0x1P-8UHR
#define __FRACT_FBIT__ 15
#define __FRACT_IBIT__ 0
#define __FRACT_MIN__ (-0.5R-0.5R)
#define __FRACT_MAX__ 0X7FFFP-15R
#define __FRACT_EPSILON__ 0x1P-15R
#define __UFRACT_FBIT__ 16
#define __UFRACT_IBIT__ 0
#define __UFRACT_MIN__ 0.0UR
#define __UFRACT_MAX__ 0XFFFFP-16UR
#define __UFRACT_EPSILON__ 0x1P-16UR
#define __LFRACT_FBIT__ 31
#define __LFRACT_IBIT__ 0
#define __LFRACT_MIN__ (-0.5LR-0.5LR)
#define __LFRACT_MAX__ 0X7FFFFFFFP-31LR
#define __LFRACT_EPSILON__ 0x1P-31LR
#define __ULFRACT_FBIT__ 32
#define __ULFRACT_IBIT__ 0
#define __ULFRACT_MIN__ 0.0ULR
#define __ULFRACT_MAX__ 0XFFFFFFFFP-32ULR
#define __ULFRACT_EPSILON__ 0x1P-32ULR
#define __LLFRACT_FBIT__ 63
#define __LLFRACT_IBIT__ 0
#define __LLFRACT_MIN__ (-0.5LLR-0.5LLR)
#define __LLFRACT_MAX__ 0X7FFFFFFFFFFFFFFFP-63LLR
#define __LLFRACT_EPSILON__ 0x1P-63LLR
#define __ULLFRACT_FBIT__ 64
#define __ULLFRACT_IBIT__ 0
#define __ULLFRACT_MIN__ 0.0ULLR
#define __ULLFRACT_MAX__ 0XFFFFFFFFFFFFFFFFP-64ULLR
#define __ULLFRACT_EPSILON__ 0x1P-64ULLR
#define __SACCUM_FBIT__ 7
#define __SACCUM_IBIT__ 8
#define __SACCUM_MIN__ (-0X1P7HK-0X1P7HK)
#define __SACCUM_MAX__ 0X7FFFP-7HK
#define __SACCUM_EPSILON__ 0x1P-7HK
#define __USACCUM_FBIT__ 8
#define __USACCUM_IBIT__ 8
#define __USACCUM_MIN__ 0.0UHK
#define __USACCUM_MAX__ 0XFFFFP-8UHK
#define __USACCUM_EPSILON__ 0x1P-8UHK
#define __ACCUM_FBIT__ 15
#define __ACCUM_IBIT__ 16
#define __ACCUM_MIN__ (-0X1P15K-0X1P15K)
#define __ACCUM_MAX__ 0X7FFFFFFFP-15K
#define __ACCUM_EPSILON__ 0x1P-15K
#define __UACCUM_FBIT__ 16
#define __UACCUM_IBIT__ 16
#define __UACCUM_MIN__ 0.0UK
#define __UACCUM_MAX__ 0XFFFFFFFFP-16UK
#define __UACCUM_EPSILON__ 0x1P-16UK
#define __LACCUM_FBIT__ 31
#define __LACCUM_IBIT__ 32
#define __LACCUM_MIN__ (-0X1P31LK-0X1P31LK)
#define __LACCUM_MAX__ 0X7FFFFFFFFFFFFFFFP-31LK
#define __LACCUM_EPSILON__ 0x1P-31LK
#define __ULACCUM_FBIT__ 32
#define __ULACCUM_IBIT__ 32
#define __ULACCUM_MIN__ 0.0ULK
#define __ULACCUM_MAX__ 0XFFFFFFFFFFFFFFFFP-32ULK
#define __ULACCUM_EPSILON__ 0x1P-32ULK
#define __LLACCUM_FBIT__ 31
#define __LLACCUM_IBIT__ 32
#define __LLACCUM_MIN__ (-0X1P31LLK-0X1P31LLK)
#define __LLACCUM_MAX__ 0X7FFFFFFFFFFFFFFFP-31LLK
#define __LLACCUM_EPSILON__ 0x1P-31LLK
#define __ULLACCUM_FBIT__ 32
#define __ULLACCUM_IBIT__ 32
#define __ULLACCUM_MIN__ 0.0ULLK
#define __ULLACCUM_MAX__ 0XFFFFFFFFFFFFFFFFP-32ULLK
#define __ULLACCUM_EPSILON__ 0x1P-32ULLK
#define __QQ_FBIT__ 7
#define __QQ_IBIT__ 0
#define __HQ_FBIT__ 15
#define __HQ_IBIT__ 0
#define __SQ_FBIT__ 31
#define __SQ_IBIT__ 0
#define __DQ_FBIT__ 63
#define __DQ_IBIT__ 0
#define __TQ_FBIT__ 127
#define __TQ_IBIT__ 0
#define __UQQ_FBIT__ 8
#define __UQQ_IBIT__ 0
#define __UHQ_FBIT__ 16
#define __UHQ_IBIT__ 0
#define __USQ_FBIT__ 32
#define __USQ_IBIT__ 0
#define __UDQ_FBIT__ 64
#define __UDQ_IBIT__ 0
#define __UTQ_FBIT__ 128
#define __UTQ_IBIT__ 0
#define __HA_FBIT__ 7
#define __HA_IBIT__ 8
#define __SA_FBIT__ 15
#define __SA_IBIT__ 16
#define __DA_FBIT__ 31
#define __DA_IBIT__ 32
#define __TA_FBIT__ 63
#define __TA_IBIT__ 64
#define __UHA_FBIT__ 8
#define __UHA_IBIT__ 8
#define __USA_FBIT__ 16
#define __USA_IBIT__ 16
#define __UDA_FBIT__ 32
#define __UDA_IBIT__ 32
#define __UTA_FBIT__ 64
#define __UTA_IBIT__ 64
#define __REGISTER_PREFIX__ 
#define __USER_LABEL_PREFIX__ 
#define __GNUC_STDC_INLINE__ 1
#define __NO_INLINE__ 1
#define __CHAR_UNSIGNED__ 1
#define __GCC_ATOMIC_BOOL_LOCK_FREE 1
#define __GCC_ATOMIC_CHAR_LOCK_FREE 1
#define __GCC_ATOMIC_CHAR16_T_LOCK_FREE 1
#define __GCC_ATOMIC_CHAR32_T_LOCK_FREE 1
#define __GCC_ATOMIC_WCHAR_T_LOCK_FREE 1
#define __GCC_ATOMIC_SHORT_LOCK_FREE 1
#define __GCC_ATOMIC_INT_LOCK_FREE 1
#define __GCC_ATOMIC_LONG_LOCK_FREE 1
#define __GCC_ATOMIC_LLONG_LOCK_FREE 1
#define __GCC_ATOMIC_TEST_AND_SET_TRUEVAL 1
#define __GCC_ATOMIC_POINTER_LOCK_FREE 1
#define __GCC_HAVE_DWARF2_CFI_ASM 1
#define __PRAGMA_REDEFINE_EXTNAME 1
#define __SIZEOF_WCHAR_T__ 4
#define __SIZEOF_WINT_T__ 4
#define __SIZEOF_PTRDIFF_T__ 4
#define __csky__ 2
#define __CSKY__ 2
#define __ckcore__ 2
#define __CKCORE__ 2
#define __CSKYABIV2__ 1
#define __cskyabiv2__ 1
#define __CSKYABI__ 2
#define __cskyabi__ 2
#define __ckcoreLE__ 1
#define __cskyLE__ 1
#define __cskyle__ 1
#define __CSKYLE__ 1
#define __CK801__ 1
#define __ck801__ 1
#define __CK801__ 1
#define __ck801__ 1
#define __csky_soft_float__ 1
#define __CSKY_SOFT_FLOAT__ 1
#define __ELF__ 1
# 1 "<command-line>"
# 1 "G:/SW_HOME/CSKY/CSI/APT32F172A/drv/Source/csi_driver/drv/dw_syscon.c"
# 18 "G:/SW_HOME/CSKY/CSI/APT32F172A/drv/Source/csi_driver/drv/dw_syscon.c"
# 1 "g:\\sw_home\\csky\\csi\\apt32f172a\\drv\\example\\example\\drv_test\\config\\csi_config.h" 1

#define __CSI_CONFIG_H__ 
#define CONFIG_CHIP_SL02 1
#define CONFIG_KERNEL_NONE 1
#define CONFIG_HAVE_VIC 1
#define CONFIG_SEPARATE_IRQ_SP 1
#define CONFIG_ARCH_INTERRUPTSTACK 1024
#define CONFIG_MM_KERNEL_HEAPSIZE 24576
#define EMOSC_FREQ 8000000
# 19 "G:/SW_HOME/CSKY/CSI/APT32F172A/drv/Source/csi_driver/drv/dw_syscon.c" 2
# 1 "g:\\sw_home\\csky\\csi\\apt32f172a\\drv\\source\\csi_driver\\drv\\include\\soc.h" 1
# 21 "g:\\sw_home\\csky\\csi\\apt32f172a\\drv\\source\\csi_driver\\drv\\include\\soc.h"
#define SOC_H 


#define DEVICE_NAME APT32F102







#define ISO_DEFAULT_FREQ (3000000)



#define IMO_DEFAULT_FREQ (20000000)



#define HFO_DEFAULT_FREQ (96000000)



#define SYSTEM_CLOCK IMO_DEFAULT_FREQ




typedef enum IRQn
{

    CORET_IRQn = 0,
    SYSCON_IRQn = 1,
    IFC_IRQn = 2,
    ADC_IRQn = 3,
    TC0_0_IRQn = 4,
    TC0_1_IRQn = 5,
    TC0_2_IRQn = 6,
    EXI0_IRQn = 7,
    EXI1_IRQn = 8,
    EPWM_IRQn = 9,
    TC1_IRQn = 10,
    TC2_IRQn = 11,
    TC3_IRQn = 12,
    UART0_IRQn = 13,
    UART1_IRQn = 14,
    I2C_IRQn = 17,
    SPI_IRQn = 19,
    EXI2_IRQn = 21,
    EXI3_IRQn = 22,
    EXI4_IRQn = 23,
    TKEY_IRQn = 25,
    LED_IRQn = 27,
    CMP0_IRQn = 28,
    CMP1_IRQn = 29,

}
IRQn_Type;







#define __CK801_REV 0x0000U
#define __MPU_PRESENT 0
#define __VIC_PRIO_BITS 2
#define __Vendor_SysTickConfig 0

# 1 "F:/Appl/C-Sky/CDK/CSKY/csi/csi_core/include/csi_core.h" 1
# 25 "F:/Appl/C-Sky/CDK/CSKY/csi/csi_core/include/csi_core.h"
#define _CORE_H_ 

# 1 "f:\\appl\\c-sky\\cdk\\csky\\mingw\\csky-abiv2-elf-toolchain\\lib\\gcc\\csky-elfabiv2\\6.3.0\\include\\stdint.h" 1 3 4
# 9 "f:\\appl\\c-sky\\cdk\\csky\\mingw\\csky-abiv2-elf-toolchain\\lib\\gcc\\csky-elfabiv2\\6.3.0\\include\\stdint.h" 3 4
# 1 "f:\\appl\\c-sky\\cdk\\csky\\mingw\\csky-abiv2-elf-toolchain\\csky-elfabiv2\\sys-include\\stdint.h" 1 3 4
# 24 "f:\\appl\\c-sky\\cdk\\csky\\mingw\\csky-abiv2-elf-toolchain\\csky-elfabiv2\\sys-include\\stdint.h" 3 4
#define _STDINT_H 1







#define __int8_t_defined 

# 33 "f:\\appl\\c-sky\\cdk\\csky\\mingw\\csky-abiv2-elf-toolchain\\csky-elfabiv2\\sys-include\\stdint.h" 3 4
typedef signed char int8_t;
typedef short int int16_t;
typedef int int32_t;
typedef int __int32_t;
__extension__
typedef long long int int64_t;



typedef unsigned char uint8_t;
typedef unsigned short int uint16_t;

typedef unsigned int uint32_t;
typedef unsigned int __uint32_t;
#define __uint32_t_defined 

__extension__
typedef unsigned long long int uint64_t;





typedef signed char int_least8_t;
typedef short int int_least16_t;
typedef int int_least32_t;
__extension__
typedef long long int int_least64_t;


typedef unsigned char uint_least8_t;
typedef unsigned short int uint_least16_t;
typedef unsigned int uint_least32_t;
__extension__
typedef unsigned long long int uint_least64_t;





typedef signed char int_fast8_t;
typedef int int_fast16_t;
typedef int int_fast32_t;
__extension__
typedef long long int int_fast64_t;


typedef unsigned char uint_fast8_t;
typedef unsigned int uint_fast16_t;
typedef unsigned int uint_fast32_t;
__extension__
typedef unsigned long long int uint_fast64_t;




typedef int intptr_t;
#define __intptr_t_defined 

typedef unsigned int uintptr_t;



__extension__
typedef long long int intmax_t;
__extension__
typedef unsigned long long int uintmax_t;






#define __INT64_C(c) c ## LL
#define __UINT64_C(c) c ## ULL




#define INT8_MIN (-128)
#define INT16_MIN (-32767-1)
#define INT32_MIN (-2147483647-1)
#define INT64_MIN (-__INT64_C(9223372036854775807)-1)

#define INT8_MAX (127)
#define INT16_MAX (32767)
#define INT32_MAX (2147483647)
#define INT64_MAX (__INT64_C(9223372036854775807))


#define UINT8_MAX (255)
#define UINT16_MAX (65535)
#define UINT32_MAX (4294967295U)
#define UINT64_MAX (__UINT64_C(18446744073709551615))



#define INT_LEAST8_MIN (-128)
#define INT_LEAST16_MIN (-32767-1)
#define INT_LEAST32_MIN (-2147483647-1)
#define INT_LEAST64_MIN (-__INT64_C(9223372036854775807)-1)

#define INT_LEAST8_MAX (127)
#define INT_LEAST16_MAX (32767)
#define INT_LEAST32_MAX (2147483647)
#define INT_LEAST64_MAX (__INT64_C(9223372036854775807))


#define UINT_LEAST8_MAX (255)
#define UINT_LEAST16_MAX (65535)
#define UINT_LEAST32_MAX (4294967295U)
#define UINT_LEAST64_MAX (__UINT64_C(18446744073709551615))



#define INT_FAST8_MIN (-128)
#define INT_FAST16_MIN (-2147483647-1)
#define INT_FAST32_MIN (-2147483647-1)
#define INT_FAST64_MIN (-__INT64_C(9223372036854775807)-1)

#define INT_FAST8_MAX (127)
#define INT_FAST16_MAX (2147483647)
#define INT_FAST32_MAX (2147483647)
#define INT_FAST64_MAX (__INT64_C(9223372036854775807))


#define UINT_FAST8_MAX (255)
#define UINT_FAST16_MAX (4294967295U)
#define UINT_FAST32_MAX (4294967295U)
#define UINT_FAST64_MAX (__UINT64_C(18446744073709551615))



#define INTPTR_MIN (-2147483647-1)
#define INTPTR_MAX (2147483647)
#define UINTPTR_MAX (4294967295U)



#define INTMAX_MIN (-__INT64_C(9223372036854775807)-1)

#define INTMAX_MAX (__INT64_C(9223372036854775807))


#define UINTMAX_MAX (__UINT64_C(18446744073709551615))
# 191 "f:\\appl\\c-sky\\cdk\\csky\\mingw\\csky-abiv2-elf-toolchain\\csky-elfabiv2\\sys-include\\stdint.h" 3 4
#define PTRDIFF_MIN (-2147483647-1)
#define PTRDIFF_MAX (2147483647)


#define SIG_ATOMIC_MIN (-2147483647-1)
#define SIG_ATOMIC_MAX (2147483647)


#define SIZE_MAX (4294967295U)
# 222 "f:\\appl\\c-sky\\cdk\\csky\\mingw\\csky-abiv2-elf-toolchain\\csky-elfabiv2\\sys-include\\stdint.h" 3 4
#define INT8_C(c) c
#define INT16_C(c) c
#define INT32_C(c) c
#define INT64_C(c) c ## LL


#define UINT8_C(c) c
#define UINT16_C(c) c
#define UINT32_C(c) c ## U
#define UINT64_C(c) c ## ULL


#define INTMAX_C(c) c ## LL
#define UINTMAX_C(c) c ## ULL
# 10 "f:\\appl\\c-sky\\cdk\\csky\\mingw\\csky-abiv2-elf-toolchain\\lib\\gcc\\csky-elfabiv2\\6.3.0\\include\\stdint.h" 2 3 4



#define _GCC_WRAP_STDINT_H 
# 28 "F:/Appl/C-Sky/CDK/CSKY/csi/csi_core/include/csi_core.h" 2


# 1 "F:/Appl/C-Sky/CDK/CSKY/csi/csi_core/include/core_801.h" 1
# 25 "F:/Appl/C-Sky/CDK/CSKY/csi/csi_core/include/core_801.h"
#define __CORE_801_H_GENERIC 
# 42 "F:/Appl/C-Sky/CDK/CSKY/csi/csi_core/include/core_801.h"
#define __CK801_CSI_VERSION_MAIN (0x04U)
#define __CK801_CSI_VERSION_SUB (0x1EU)
#define __CK801_CSI_VERSION ((__CK801_CSI_VERSION_MAIN << 16U) | __CK801_CSI_VERSION_SUB )



#define __CK80X (0x01U)





#define __FPU_USED 0U
# 71 "F:/Appl/C-Sky/CDK/CSKY/csi/csi_core/include/core_801.h"
#define __CORE_CK801_H_DEPENDANT 
# 91 "F:/Appl/C-Sky/CDK/CSKY/csi/csi_core/include/core_801.h"
#define __GSR_GCR_PRESENT 0U






# 1 "F:/Appl/C-Sky/CDK/CSKY/csi/csi_core/include/csi_gcc.h" 1
# 25 "F:/Appl/C-Sky/CDK/CSKY/csi/csi_core/include/csi_gcc.h"
#define _CSI_GCC_H_ 

# 1 "f:\\appl\\c-sky\\cdk\\csky\\mingw\\csky-abiv2-elf-toolchain\\lib\\gcc\\csky-elfabiv2\\6.3.0\\include-fixed\\stdlib.h" 1 3 4
# 18 "f:\\appl\\c-sky\\cdk\\csky\\mingw\\csky-abiv2-elf-toolchain\\lib\\gcc\\csky-elfabiv2\\6.3.0\\include-fixed\\stdlib.h" 3 4
#define _STDLIB_H_ 

# 1 "f:\\appl\\c-sky\\cdk\\csky\\mingw\\csky-abiv2-elf-toolchain\\csky-elfabiv2\\sys-include\\features.h" 1 3 4
# 10 "f:\\appl\\c-sky\\cdk\\csky\\mingw\\csky-abiv2-elf-toolchain\\csky-elfabiv2\\sys-include\\features.h" 3 4
#define _FEATURES_H 1

#define __MINILIBC__ 1



#define __GNUC_PREREQ(maj,min) ((__GNUC__ << 16) + __GNUC_MINOR__ >= ((maj) << 16) + (min))





#define __GNUC_PREREQ__(ma,mi) __GNUC_PREREQ(ma, mi)
# 21 "f:\\appl\\c-sky\\cdk\\csky\\mingw\\csky-abiv2-elf-toolchain\\lib\\gcc\\csky-elfabiv2\\6.3.0\\include-fixed\\stdlib.h" 2 3 4
# 1 "f:\\appl\\c-sky\\cdk\\csky\\mingw\\csky-abiv2-elf-toolchain\\csky-elfabiv2\\sys-include\\ansidef.h" 1 3 4






#define _ANSIDECL_H_ 

#define _HAVE_STDC 
# 34 "f:\\appl\\c-sky\\cdk\\csky\\mingw\\csky-abiv2-elf-toolchain\\csky-elfabiv2\\sys-include\\ansidef.h" 3 4
#define _BEGIN_STD_C 
#define _END_STD_C 
#define _NOTHROW 



#define _PTR void *
#define _AND ,
#define _NOARGS void
#define _CONST const
#define _VOLATILE volatile
#define _SIGNED signed
#define _DOTS , ...
#define _VOID void






#define _EXFUN_NOTHROW(name,proto) name proto _NOTHROW
#define _EXFUN(name,proto) name proto
#define _EXPARM(name,proto) (* name) proto
#define _EXFNPTR(name,proto) (* name) proto

#define _DEFUN(name,arglist,args) name(args)
#define _DEFUN_VOID(name) name(_NOARGS)
#define _CAST_VOID (void)

#define _LONG_DOUBLE long double


#define _PARAMS(paramlist) paramlist






#define _ATTRIBUTE(attrs) __attribute__ (attrs)
# 96 "f:\\appl\\c-sky\\cdk\\csky\\mingw\\csky-abiv2-elf-toolchain\\csky-elfabiv2\\sys-include\\ansidef.h" 3 4
#define _ELIDABLE_INLINE __inline__
# 22 "f:\\appl\\c-sky\\cdk\\csky\\mingw\\csky-abiv2-elf-toolchain\\lib\\gcc\\csky-elfabiv2\\6.3.0\\include-fixed\\stdlib.h" 2 3 4

typedef struct
{
 int quot;
 int rem;
} div_t;

typedef struct
{
 long quot;
 long rem;
} ldiv_t;

typedef struct
{
 long long int quot;
 long long int rem;
} lldiv_t;



#define _GCC_SIZE_T 
typedef unsigned int size_t;





#define NULL 0


#define EXIT_FAILURE 1
#define EXIT_SUCCESS 0


#define RAND_MAX 2147483647


extern double atof(const char *s);

extern int atoi(const char *s);

extern long atol(const char *s);

extern long long atoll(const char *str);

extern double strtod( const char *nptr, char **endptr );

extern float strtof(const char *nptr, char **endptr);

extern long strtol( const char *nptr, char **endptr, int base );

extern long double strtold (const char *nptr, char **endptr);

extern long long strtoll( const char *nptr, char **endptr, int base );

extern unsigned long strtoul( const char *nptr, char **endptr, int base );

extern unsigned long long strtoull( const char *nptr, char **endptr, int base);



extern void *calloc(size_t nmemb, size_t lsize);

extern void free (void *mem);

extern void *malloc (size_t);

extern void *realloc (void *mem, size_t new_size);


extern void _Exit(int code);

extern void abort(void);

extern void exit(int code);


typedef int (*__bsearch_comparison_fn_t)(const void * object1,
                                          const void * object2);

extern void * bsearch( const void * search_key, const void * first_object,
          size_t num_objects, size_t object_size,
          __bsearch_comparison_fn_t comparison_fn);

typedef int (*__qsort_comparison_fn_t)(const void * object1,
                                        const void * object2);

extern void qsort( void * first_object, size_t num_objects,
        size_t object_size, __qsort_comparison_fn_t comparison_fn);


extern int abs(int i);

extern div_t div(int n, int d);

extern long labs(long i);

extern ldiv_t ldiv(long n, long d);

extern long long llabs(long long j);

extern lldiv_t lldiv(long long n, long long d);

extern int rand(void);

extern void srand (unsigned int seed);


extern int atexit (void (*__func) (void));
extern char *getenv (__const char *__name);
extern int system (__const char *__command) ;
# 28 "F:/Appl/C-Sky/CDK/CSKY/csi/csi_core/include/csi_gcc.h" 2


#define __ASM __asm



#define __INLINE inline



#define __ALWAYS_STATIC_INLINE __attribute__((always_inline)) static inline



#define __STATIC_INLINE static inline
# 55 "F:/Appl/C-Sky/CDK/CSKY/csi/csi_core/include/csi_gcc.h"

# 55 "F:/Appl/C-Sky/CDK/CSKY/csi/csi_core/include/csi_gcc.h"
__attribute__((always_inline)) static inline void __enable_irq(void)
{
    __asm volatile("psrset ie");
}
# 67 "F:/Appl/C-Sky/CDK/CSKY/csi/csi_core/include/csi_gcc.h"
__attribute__((always_inline)) static inline void __disable_irq(void)
{
    __asm volatile("psrclr ie");
}






__attribute__((always_inline)) static inline uint32_t __get_PSR(void)
{
    uint32_t result;

    __asm volatile("mfcr %0, psr" : "=r"(result));
    return (result);
}






__attribute__((always_inline)) static inline void __set_PSR(uint32_t psr)
{
    __asm volatile("mtcr %0, psr" : : "r"(psr));
}






__attribute__((always_inline)) static inline uint32_t __get_SP(void)
{
    uint32_t result;

    __asm volatile("mov %0, sp" : "=r"(result));
    return (result);
}






__attribute__((always_inline)) static inline void __set_SP(uint32_t sp)
{
    __asm volatile("mov sp, %0" : : "r"(sp): "sp");
}






__attribute__((always_inline)) static inline uint32_t __get_Int_SP(void)
{
    uint32_t result;

    __asm volatile("mfcr %0, cr<15, 1>" : "=r"(result));
    return (result);
}






__attribute__((always_inline)) static inline void __set_Int_SP(uint32_t sp)
{
    __asm volatile("mtcr %0, cr<15, 1>" : : "r"(sp));
}






__attribute__((always_inline)) static inline uint32_t __get_VBR(void)
{
    uint32_t result;

    __asm volatile("mfcr %0, vbr" : "=r"(result));
    return (result);
}






__attribute__((always_inline)) static inline void __set_VBR(uint32_t vbr)
{
    __asm volatile("mtcr %0, vbr" : : "r"(vbr));
}






__attribute__((always_inline)) static inline uint32_t __get_EPC(void)
{
    uint32_t result;

    __asm volatile("mfcr %0, epc" : "=r"(result));
    return (result);
}






__attribute__((always_inline)) static inline void __set_EPC(uint32_t epc)
{
    __asm volatile("mtcr %0, epc" : : "r"(epc));
}






__attribute__((always_inline)) static inline uint32_t __get_EPSR(void)
{
    uint32_t result;

    __asm volatile("mfcr %0, epsr" : "=r"(result));
    return (result);
}






__attribute__((always_inline)) static inline void __set_EPSR(uint32_t epsr)
{
    __asm volatile("mtcr %0, epsr" : : "r"(epsr));
}






__attribute__((always_inline)) static inline uint32_t __get_CPUID(void)
{
    uint32_t result;




    __asm volatile("mfcr %0, cr<13, 0>" : "=r"(result));

    return (result);
}






__attribute__((always_inline)) static inline uint32_t __get_CCR(void)
{
    register uint32_t result;




    __asm volatile("mfcr %0, cr<18, 0>\n" : "=r"(result));

    return (result);
}







__attribute__((always_inline)) static inline void __set_CCR(uint32_t ccr)
{



    __asm volatile("mtcr %0, cr<18, 0>\n" : : "r"(ccr));

}







__attribute__((always_inline)) static inline uint32_t __get_DCSR(void)
{
    uint32_t result;



    __asm volatile("mfcr %0, cr<14, 0>" : "=r"(result));

    return (result);
}







__attribute__((always_inline)) static inline void __set_DCSR(uint32_t dcsr)
{



    __asm volatile("mtcr %0, cr<14, 0>" : : "r"(dcsr));

}







__attribute__((always_inline)) static inline uint32_t __get_CFR(void)
{
    uint32_t result;



    __asm volatile("mfcr %0, cr<17, 0>" : "=r"(result));


    return (result);
}







__attribute__((always_inline)) static inline void __set_CFR(uint32_t cfr)
{



    __asm volatile("mtcr %0, cr<17, 0>" : : "r"(cfr));

}







__attribute__((always_inline)) static inline uint32_t __get_CIR(void)
{
    uint32_t result;



    __asm volatile("mfcr %0, cr<22, 0>" : "=r"(result));

    return (result);
}







__attribute__((always_inline)) static inline void __set_CIR(uint32_t cir)
{



    __asm volatile("mtcr %0, cr<22, 0>" : : "r"(cir));

}







__attribute__((always_inline)) static inline uint32_t __get_CAPR(void)
{
    register uint32_t result;




    __asm volatile("mfcr %0, cr<19, 0>\n" : "=r"(result));

    return (result);
}






__attribute__((always_inline)) static inline void __set_CAPR(uint32_t capr)
{



    __asm volatile("mtcr %0, cr<19, 0>\n" : : "r"(capr));

}
# 395 "F:/Appl/C-Sky/CDK/CSKY/csi/csi_core/include/csi_gcc.h"
__attribute__((always_inline)) static inline void __set_PACR(uint32_t pacr)
{



    __asm volatile("mtcr %0, cr<20, 0>\n" : : "r"(pacr));

}







__attribute__((always_inline)) static inline uint32_t __get_PACR(void)
{
    uint32_t result;




    __asm volatile("mfcr %0, cr<20, 0>" : "=r"(result));

    return (result);
}







__attribute__((always_inline)) static inline void __set_PRSR(uint32_t prsr)
{



    __asm volatile("mtcr %0, cr<21, 0>\n" : : "r"(prsr));

}






__attribute__((always_inline)) static inline uint32_t __get_PRSR(void)
{
    uint32_t result;




    __asm volatile("mfcr %0, cr<21, 0>" : "=r"(result));

    return (result);
}






__attribute__((always_inline)) static inline uint32_t __get_UR14(void)
{
    uint32_t result;




    __asm volatile("mfcr %0, cr<14, 1>" : "=r"(result));

    return (result);
}






__attribute__((always_inline)) static inline uint32_t __get_CHR(void)
{
    uint32_t result;

    __asm volatile("mfcr %0, cr<31, 0>\n" :"=r"(result));
    return (result);
}






__attribute__((always_inline)) static inline void __set_CHR(uint32_t chr)
{
    __asm volatile("mtcr %0, cr<31, 0>\n" : : "r"(chr));
}






__attribute__((always_inline)) static inline uint32_t __get_HINT(void)
{
    uint32_t result;



    __asm volatile("mfcr %0, cr<31, 0>" : "=r"(result));

    return (result);
}






__attribute__((always_inline)) static inline void __set_HINT(uint32_t hint)
{



    __asm volatile("mtcr %0, cr<31, 0>" : : "r"(hint));

}






__attribute__((always_inline)) static inline uint32_t __get_MIR(void)
{
    uint32_t result;




    __asm volatile("mfcr %0, cr<0, 15>" : "=r"(result));

    return (result);
}






__attribute__((always_inline)) static inline void __set_MIR(uint32_t mir)
{




    __asm volatile("mtcr %0, cr<0, 15>" : : "r"(mir));

}







__attribute__((always_inline)) static inline uint32_t __get_MEL0(void)
{
    uint32_t result;




    __asm volatile("mfcr %0, cr<2, 15>" : "=r"(result));

    return (result);
}






__attribute__((always_inline)) static inline void __set_MEL0(uint32_t mel0)
{




    __asm volatile("mtcr %0, cr<2, 15>" : : "r"(mel0));

}







__attribute__((always_inline)) static inline uint32_t __get_MEL1(void)
{
    uint32_t result;




    __asm volatile("mfcr %0, cr<3, 15>" : "=r"(result));

    return (result);
}






__attribute__((always_inline)) static inline void __set_MEL1(uint32_t mel1)
{




    __asm volatile("mtcr %0, cr<3, 15>" : : "r"(mel1));

}







__attribute__((always_inline)) static inline uint32_t __get_MEH(void)
{
    uint32_t result;




    __asm volatile("mfcr %0, cr<4, 15>" : "=r"(result));

    return (result);
}






__attribute__((always_inline)) static inline void __set_MEH(uint32_t meh)
{




    __asm volatile("mtcr %0, cr<4, 15>" : : "r"(meh));

}







__attribute__((always_inline)) static inline uint32_t __get_MPR(void)
{
    uint32_t result;




    __asm volatile("mfcr %0, cr<6, 15>" : "=r"(result));

    return (result);
}






__attribute__((always_inline)) static inline void __set_MPR(uint32_t mpr)
{




    __asm volatile("mtcr %0, cr<6, 15>" : : "r"(mpr));

}







__attribute__((always_inline)) static inline uint32_t __get_MCIR(void)
{
    uint32_t result;




    __asm volatile("mfcr %0, cr<8, 15>" : "=r"(result));

    return (result);
}






__attribute__((always_inline)) static inline void __set_MCIR(uint32_t mcir)
{




    __asm volatile("mtcr %0, cr<8, 15>" : : "r"(mcir));

}







__attribute__((always_inline)) static inline uint32_t __get_MPGD(void)
{
    uint32_t result;




    __asm volatile("mfcr %0, cr<29, 15>" : "=r"(result));

    return (result);
}






__attribute__((always_inline)) static inline void __set_MPGD(uint32_t mpgd)
{




    __asm volatile("mtcr %0, cr<29, 15>" : : "r"(mpgd));

}







__attribute__((always_inline)) static inline uint32_t __get_MSA0(void)
{
    uint32_t result;




    __asm volatile("mfcr %0, cr<30, 15>" : "=r"(result));

    return (result);
}






__attribute__((always_inline)) static inline void __set_MSA0(uint32_t msa0)
{




    __asm volatile("mtcr %0, cr<30, 15>" : : "r"(msa0));

}







__attribute__((always_inline)) static inline uint32_t __get_MSA1(void)
{
    uint32_t result;





    __asm volatile("mfcr %0, cr<31, 15>" : "=r"(result));

    return (result);
}






__attribute__((always_inline)) static inline void __set_MSA1(uint32_t msa1)
{




    __asm volatile("mtcr %0, cr<31, 15>" : : "r"(msa1));

}







__attribute__((always_inline)) static inline void __enable_excp_irq(void)
{
    __asm volatile("psrset ee, ie");
}







__attribute__((always_inline)) static inline void __disable_excp_irq(void)
{
    __asm volatile("psrclr ee, ie");
}






__attribute__((always_inline)) static inline uint32_t __get_GSR(void)
{
    uint32_t result;




    __asm volatile("mfcr %0, cr<12, 0>" : "=r"(result));

    return (result);
}






__attribute__((always_inline)) static inline uint32_t __get_GCR(void)
{
    uint32_t result;




    __asm volatile("mfcr %0, cr<11, 0>" : "=r"(result));

    return (result);
}






__attribute__((always_inline)) static inline void __set_GCR(uint32_t gcr)
{



    __asm volatile("mtcr %0, cr<11, 0>" : : "r"(gcr));

}






__attribute__((always_inline)) static inline uint32_t __get_WSSR(void)
{
    uint32_t result;

    __asm volatile("mfcr %0, cr<0, 3>" : "=r"(result));
    return (result);
}






__attribute__((always_inline)) static inline uint32_t __get_WRCR(void)
{
    uint32_t result;

    __asm volatile("mfcr %0, cr<1, 3>" : "=r"(result));
    return (result);
}






__attribute__((always_inline)) static inline void __set_WRCR(uint32_t wrcr)
{
    __asm volatile("mtcr %0, cr<1, 3>" : : "r"(wrcr));
}






__attribute__((always_inline)) static inline uint32_t __get_DCR(void)
{
    uint32_t result;

    __asm volatile("mfcr %0, cr<8, 3>" : "=r"(result));
    return (result);
}






__attribute__((always_inline)) static inline void __set_DCR(uint32_t dcr)
{
    __asm volatile("mtcr %0, cr<8, 3>" : : "r"(dcr));
}






__attribute__((always_inline)) static inline uint32_t __get_PCR(void)
{
    uint32_t result;

    __asm volatile("mfcr %0, cr<9, 3>" : "=r"(result));
    return (result);
}






__attribute__((always_inline)) static inline void __set_PCR(uint32_t pcr)
{
    __asm volatile("mtcr %0, cr<9, 3>" : : "r"(pcr));
}






__attribute__((always_inline)) static inline uint32_t __get_EBR(void)
{
    uint32_t result;

    __asm volatile("mfcr %0, cr<1, 1>" : "=r"(result));
    return (result);
}






__attribute__((always_inline)) static inline void __set_EBR(uint32_t ebr)
{
    __asm volatile("mtcr %0, cr<1, 1>" : : "r"(ebr));
}
# 1004 "F:/Appl/C-Sky/CDK/CSKY/csi/csi_core/include/csi_gcc.h"
#define __CSI_GCC_OUT_REG(r) "=r" (r)
#define __CSI_GCC_USE_REG(r) "r" (r)





__attribute__((always_inline)) static inline void __NOP(void)
{
    __asm volatile("nop");
}






__attribute__((always_inline)) static inline void __WFI(void)
{
    __asm volatile("wait");
}





__attribute__((always_inline)) static inline void __WAIT(void)
{
    __asm volatile("wait");
}





__attribute__((always_inline)) static inline void __DOZE(void)
{
    __asm volatile("doze");
}





__attribute__((always_inline)) static inline void __STOP(void)
{
    __asm volatile("stop");
}







__attribute__((always_inline)) static inline void __ISB(void)
{
    __asm volatile("sync"::: "memory");
}







__attribute__((always_inline)) static inline void __DSB(void)
{
    __asm volatile("sync"::: "memory");
}







__attribute__((always_inline)) static inline void __DMB(void)
{
    __asm volatile("sync"::: "memory");
}







__attribute__((always_inline)) static inline uint32_t __FF0(uint32_t value)
{
    uint32_t ret;

    __asm volatile("ff0 %0, %1" : "=r"(ret) : "r"(value));
    return ret;
}
# 1126 "F:/Appl/C-Sky/CDK/CSKY/csi/csi_core/include/csi_gcc.h"
__attribute__((always_inline)) static inline uint32_t __REV(uint32_t value)
{
    return __builtin_bswap32(value);
}
# 1138 "F:/Appl/C-Sky/CDK/CSKY/csi/csi_core/include/csi_gcc.h"
__attribute__((always_inline)) static inline uint32_t __REV16(uint32_t value)
{
    uint32_t result;



    result = ((value & 0xFF000000) >> 8) | ((value & 0x00FF0000) << 8) |
             ((value & 0x0000FF00) >> 8) | ((value & 0x000000FF) << 8);

    return (result);
}
# 1157 "F:/Appl/C-Sky/CDK/CSKY/csi/csi_core/include/csi_gcc.h"
__attribute__((always_inline)) static inline int32_t __REVSH(int32_t value)
{
    return (short)(((value & 0xFF00) >> 8) | ((value & 0x00FF) << 8));
}
# 1170 "F:/Appl/C-Sky/CDK/CSKY/csi/csi_core/include/csi_gcc.h"
__attribute__((always_inline)) static inline uint32_t __ROR(uint32_t op1, uint32_t op2)
{
    return (op1 >> op2) | (op1 << (32U - op2));
}







__attribute__((always_inline)) static inline void __BKPT(void)
{
    __asm volatile("bkpt");
}







__attribute__((always_inline)) static inline uint32_t __RBIT(uint32_t value)
{
    uint32_t result;




    int32_t s = 4 * 8 - 1;

    result = value;

    for (value >>= 1U; value; value >>= 1U) {
        result <<= 1U;
        result |= value & 1U;
        s--;
    }

    result <<= s;

    return (result);
}
# 1221 "F:/Appl/C-Sky/CDK/CSKY/csi/csi_core/include/csi_gcc.h"
#define __CLZ __builtin_clz






__attribute__((always_inline)) static inline int32_t __SSAT(int32_t x, uint32_t y)
{
    int32_t posMax, negMin;
    uint32_t i;

    posMax = 1;

    for (i = 0; i < (y - 1); i++) {
        posMax = posMax * 2;
    }

    if (x > 0) {
        posMax = (posMax - 1);

        if (x > posMax) {
            x = posMax;
        }


    } else {
        negMin = -posMax;

        if (x < negMin) {
            x = negMin;
        }


    }

    return (x);
}
# 1267 "F:/Appl/C-Sky/CDK/CSKY/csi/csi_core/include/csi_gcc.h"
__attribute__((always_inline)) static inline uint32_t __USAT(uint32_t value, uint32_t sat)
{
    uint32_t result;

    if ((((0xFFFFFFFF >> sat) << sat) & value) != 0) {
        result = 0xFFFFFFFF >> (32 - sat);
    } else {
        result = value;
    }

    return (result);
}
# 1287 "F:/Appl/C-Sky/CDK/CSKY/csi/csi_core/include/csi_gcc.h"
__attribute__((always_inline)) static inline uint32_t __IUSAT(uint32_t value, uint32_t sat)
{
    uint32_t result;

    if (value & 0x80000000) {
        result = 0;
    } else if ((((0xFFFFFFFF >> sat) << sat) & value) != 0) {
        result = 0xFFFFFFFF >> (32 - sat);
    } else {
        result = value;
    }

    return (result);
}
# 1310 "F:/Appl/C-Sky/CDK/CSKY/csi/csi_core/include/csi_gcc.h"
__attribute__((always_inline)) static inline uint32_t __RRX(uint32_t op1)
{
# 1321 "F:/Appl/C-Sky/CDK/CSKY/csi/csi_core/include/csi_gcc.h"
    uint32_t res = 0;
    __asm volatile("movi     r7, 0\n\t"
                   "bseti    r7, 31\n\t"
                   "lsri     %0, 1\n\t"
                   "bf       1f\n\t"
                   "mov     %1, r7\n\t"
                   "1:\n\t"
                   "or       %1, %1, %0\n\t"
               : "=r"(op1), "=r"(res): "0"(op1), "1"(res): "r7");
    return res;

}







__attribute__((always_inline)) static inline uint8_t __LDRBT(volatile uint8_t *addr)
{
    uint32_t result;

    __asm volatile("ldb %0, (%1, 0)" : "=r"(result) : "r"(addr));
    return ((uint8_t) result);
}
# 1355 "F:/Appl/C-Sky/CDK/CSKY/csi/csi_core/include/csi_gcc.h"
__attribute__((always_inline)) static inline uint16_t __LDRHT(volatile uint16_t *addr)
{
    uint32_t result;


    __asm volatile("ldh %0, (%1, 0)" : "=r"(result) : "r"(addr));
    return ((uint16_t) result);
}
# 1371 "F:/Appl/C-Sky/CDK/CSKY/csi/csi_core/include/csi_gcc.h"
__attribute__((always_inline)) static inline uint32_t __LDRT(volatile uint32_t *addr)
{
    uint32_t result;


    __asm volatile("ldw %0, (%1, 0)" : "=r"(result) : "r"(addr));
    return (result);
}
# 1387 "F:/Appl/C-Sky/CDK/CSKY/csi/csi_core/include/csi_gcc.h"
__attribute__((always_inline)) static inline void __STRBT(uint8_t value, volatile uint8_t *addr)
{

    __asm volatile("stb %1, (%0, 0)" :: "r"(addr), "r"((uint32_t)value) : "memory");
}
# 1400 "F:/Appl/C-Sky/CDK/CSKY/csi/csi_core/include/csi_gcc.h"
__attribute__((always_inline)) static inline void __STRHT(uint16_t value, volatile uint16_t *addr)
{

    __asm volatile("sth %1, (%0, 0)" :: "r"(addr), "r"((uint32_t)value) : "memory");
}
# 1413 "F:/Appl/C-Sky/CDK/CSKY/csi/csi_core/include/csi_gcc.h"
__attribute__((always_inline)) static inline void __STRT(uint32_t value, volatile uint32_t *addr)
{

    __asm volatile("stw %1, (%0, 0)" :: "r"(addr), "r"(value) : "memory");
}
# 1438 "F:/Appl/C-Sky/CDK/CSKY/csi/csi_core/include/csi_gcc.h"
__attribute__((always_inline)) static inline uint32_t __get_FPUType(void)
{

    return 0;
}
# 1467 "F:/Appl/C-Sky/CDK/CSKY/csi/csi_core/include/csi_gcc.h"
__attribute__((always_inline)) static inline uint32_t __PKHBT(uint32_t val1, uint32_t val2, uint32_t val3)
{
    return ((((int32_t)(val1) << 0) & (int32_t)0x0000FFFF) | (((int32_t)(val2) << val3) & (int32_t)0xFFFF0000));
}
# 1485 "F:/Appl/C-Sky/CDK/CSKY/csi/csi_core/include/csi_gcc.h"
__attribute__((always_inline)) static inline uint32_t __PKHTB(uint32_t val1, uint32_t val2, uint32_t val3)
{
    return ((((int32_t)(val1) << 0) & (int32_t)0xFFFF0000) | (((int32_t)(val2) >> val3) & (int32_t)0x0000FFFF));
}
# 1501 "F:/Appl/C-Sky/CDK/CSKY/csi/csi_core/include/csi_gcc.h"
__attribute__((always_inline)) static inline uint32_t __SSAT16(int32_t x, const uint32_t y)
{
    int32_t r = 0, s = 0;

    r = __SSAT((((int32_t)x << 16) >> 16), y) & (int32_t)0x0000FFFF;
    s = __SSAT((((int32_t)x) >> 16), y) & (int32_t)0x0000FFFF;

    return ((uint32_t)((s << 16) | (r)));
}
# 1522 "F:/Appl/C-Sky/CDK/CSKY/csi/csi_core/include/csi_gcc.h"
__attribute__((always_inline)) static inline uint32_t __USAT16(uint32_t x, const uint32_t y)
{
    int32_t r = 0, s = 0;

    r = __IUSAT(((x << 16) >> 16), y) & 0x0000FFFF;
    s = __IUSAT(((x) >> 16), y) & 0x0000FFFF;

    return ((s << 16) | (r));
}
# 1549 "F:/Appl/C-Sky/CDK/CSKY/csi/csi_core/include/csi_gcc.h"
__attribute__((always_inline)) static inline uint32_t __QADD8(uint32_t x, uint32_t y)
{
    int32_t r, s, t, u;

    r = __SSAT(((((int32_t)x << 24) >> 24) + (((int32_t)y << 24) >> 24)), 8) & (int32_t)0x000000FF;
    s = __SSAT(((((int32_t)x << 16) >> 24) + (((int32_t)y << 16) >> 24)), 8) & (int32_t)0x000000FF;
    t = __SSAT(((((int32_t)x << 8) >> 24) + (((int32_t)y << 8) >> 24)), 8) & (int32_t)0x000000FF;
    u = __SSAT(((((int32_t)x) >> 24) + (((int32_t)y) >> 24)), 8) & (int32_t)0x000000FF;

    return ((uint32_t)((u << 24) | (t << 16) | (s << 8) | (r)));
}
# 1578 "F:/Appl/C-Sky/CDK/CSKY/csi/csi_core/include/csi_gcc.h"
__attribute__((always_inline)) static inline uint32_t __UQADD8(uint32_t x, uint32_t y)
{
    int32_t r, s, t, u;

    r = __IUSAT((((x << 24) >> 24) + ((y << 24) >> 24)), 8) & 0x000000FF;
    s = __IUSAT((((x << 16) >> 24) + ((y << 16) >> 24)), 8) & 0x000000FF;
    t = __IUSAT((((x << 8) >> 24) + ((y << 8) >> 24)), 8) & 0x000000FF;
    u = __IUSAT((((x) >> 24) + ((y) >> 24)), 8) & 0x000000FF;

    return ((u << 24) | (t << 16) | (s << 8) | (r));
}
# 1605 "F:/Appl/C-Sky/CDK/CSKY/csi/csi_core/include/csi_gcc.h"
__attribute__((always_inline)) static inline uint32_t __SADD8(uint32_t x, uint32_t y)
{
    int32_t r, s, t, u;

    r = ((((int32_t)x << 24) >> 24) + (((int32_t)y << 24) >> 24)) & (int32_t)0x000000FF;
    s = ((((int32_t)x << 16) >> 24) + (((int32_t)y << 16) >> 24)) & (int32_t)0x000000FF;
    t = ((((int32_t)x << 8) >> 24) + (((int32_t)y << 8) >> 24)) & (int32_t)0x000000FF;
    u = ((((int32_t)x) >> 24) + (((int32_t)y) >> 24)) & (int32_t)0x000000FF;

    return ((uint32_t)((u << 24) | (t << 16) | (s << 8) | (r)));
}
# 1632 "F:/Appl/C-Sky/CDK/CSKY/csi/csi_core/include/csi_gcc.h"
__attribute__((always_inline)) static inline uint32_t __UADD8(uint32_t x, uint32_t y)
{
    int32_t r, s, t, u;

    r = (((x << 24) >> 24) + ((y << 24) >> 24)) & 0x000000FF;
    s = (((x << 16) >> 24) + ((y << 16) >> 24)) & 0x000000FF;
    t = (((x << 8) >> 24) + ((y << 8) >> 24)) & 0x000000FF;
    u = (((x) >> 24) + ((y) >> 24)) & 0x000000FF;

    return ((u << 24) | (t << 16) | (s << 8) | (r));
}
# 1661 "F:/Appl/C-Sky/CDK/CSKY/csi/csi_core/include/csi_gcc.h"
__attribute__((always_inline)) static inline uint32_t __QSUB8(uint32_t x, uint32_t y)
{
    int32_t r, s, t, u;

    r = __SSAT(((((int32_t)x << 24) >> 24) - (((int32_t)y << 24) >> 24)), 8) & (int32_t)0x000000FF;
    s = __SSAT(((((int32_t)x << 16) >> 24) - (((int32_t)y << 16) >> 24)), 8) & (int32_t)0x000000FF;
    t = __SSAT(((((int32_t)x << 8) >> 24) - (((int32_t)y << 8) >> 24)), 8) & (int32_t)0x000000FF;
    u = __SSAT(((((int32_t)x) >> 24) - (((int32_t)y) >> 24)), 8) & (int32_t)0x000000FF;

    return ((uint32_t)((u << 24) | (t << 16) | (s << 8) | (r)));
}
# 1690 "F:/Appl/C-Sky/CDK/CSKY/csi/csi_core/include/csi_gcc.h"
__attribute__((always_inline)) static inline uint32_t __UQSUB8(uint32_t x, uint32_t y)
{
    int32_t r, s, t, u;

    r = __IUSAT((((x << 24) >> 24) - ((y << 24) >> 24)), 8) & 0x000000FF;
    s = __IUSAT((((x << 16) >> 24) - ((y << 16) >> 24)), 8) & 0x000000FF;
    t = __IUSAT((((x << 8) >> 24) - ((y << 8) >> 24)), 8) & 0x000000FF;
    u = __IUSAT((((x) >> 24) - ((y) >> 24)), 8) & 0x000000FF;

    return ((u << 24) | (t << 16) | (s << 8) | (r));
}
# 1717 "F:/Appl/C-Sky/CDK/CSKY/csi/csi_core/include/csi_gcc.h"
__attribute__((always_inline)) static inline uint32_t __SSUB8(uint32_t x, uint32_t y)
{
    int32_t r, s, t, u;

    r = ((((int32_t)x << 24) >> 24) - (((int32_t)y << 24) >> 24)) & (int32_t)0x000000FF;
    s = ((((int32_t)x << 16) >> 24) - (((int32_t)y << 16) >> 24)) & (int32_t)0x000000FF;
    t = ((((int32_t)x << 8) >> 24) - (((int32_t)y << 8) >> 24)) & (int32_t)0x000000FF;
    u = ((((int32_t)x) >> 24) - (((int32_t)y) >> 24)) & (int32_t)0x000000FF;

    return ((uint32_t)((u << 24) | (t << 16) | (s << 8) | (r)));
}
# 1744 "F:/Appl/C-Sky/CDK/CSKY/csi/csi_core/include/csi_gcc.h"
__attribute__((always_inline)) static inline uint32_t __USUB8(uint32_t x, uint32_t y)
{
    int32_t r, s, t, u;

    r = (((x << 24) >> 24) - ((y << 24) >> 24)) & 0x000000FF;
    s = (((x << 16) >> 24) - ((y << 16) >> 24)) & 0x000000FF;
    t = (((x << 8) >> 24) - ((y << 8) >> 24)) & 0x000000FF;
    u = (((x) >> 24) - ((y) >> 24)) & 0x000000FF;

    return ((u << 24) | (t << 16) | (s << 8) | (r));
}
# 1774 "F:/Appl/C-Sky/CDK/CSKY/csi/csi_core/include/csi_gcc.h"
__attribute__((always_inline)) static inline uint32_t __USAD8(uint32_t x, uint32_t y)
{
    int32_t r, s, t, u;

    r = (((x << 24) >> 24) - ((y << 24) >> 24)) & 0x000000FF;
    s = (((x << 16) >> 24) - ((y << 16) >> 24)) & 0x000000FF;
    t = (((x << 8) >> 24) - ((y << 8) >> 24)) & 0x000000FF;
    u = (((x) >> 24) - ((y) >> 24)) & 0x000000FF;

    return (u + t + s + r);
}
# 1806 "F:/Appl/C-Sky/CDK/CSKY/csi/csi_core/include/csi_gcc.h"
__attribute__((always_inline)) static inline uint32_t __USADA8(uint32_t x, uint32_t y, uint32_t sum)
{
    int32_t r, s, t, u;







    r = (abs(((x << 24) >> 24) - ((y << 24) >> 24))) & 0x000000FF;
    s = (abs(((x << 16) >> 24) - ((y << 16) >> 24))) & 0x000000FF;
    t = (abs(((x << 8) >> 24) - ((y << 8) >> 24))) & 0x000000FF;
    u = (abs(((x) >> 24) - ((y) >> 24))) & 0x000000FF;

    return (u + t + s + r + sum);
}
# 1837 "F:/Appl/C-Sky/CDK/CSKY/csi/csi_core/include/csi_gcc.h"
__attribute__((always_inline)) static inline uint32_t __QADD16(uint32_t x, uint32_t y)
{
    int32_t r = 0, s = 0;

    r = __SSAT(((((int32_t)x << 16) >> 16) + (((int32_t)y << 16) >> 16)), 16) & (int32_t)0x0000FFFF;
    s = __SSAT(((((int32_t)x) >> 16) + (((int32_t)y) >> 16)), 16) & (int32_t)0x0000FFFF;

    return ((uint32_t)((s << 16) | (r)));
}
# 1860 "F:/Appl/C-Sky/CDK/CSKY/csi/csi_core/include/csi_gcc.h"
__attribute__((always_inline)) static inline uint32_t __UQADD16(uint32_t x, uint32_t y)
{
    int32_t r = 0, s = 0;

    r = __IUSAT((((x << 16) >> 16) + ((y << 16) >> 16)), 16) & 0x0000FFFF;
    s = __IUSAT((((x) >> 16) + ((y) >> 16)), 16) & 0x0000FFFF;

    return ((s << 16) | (r));
}
# 1881 "F:/Appl/C-Sky/CDK/CSKY/csi/csi_core/include/csi_gcc.h"
__attribute__((always_inline)) static inline uint32_t __SADD16(uint32_t x, uint32_t y)
{
    int32_t r = 0, s = 0;

    r = ((((int32_t)x << 16) >> 16) + (((int32_t)y << 16) >> 16)) & (int32_t)0x0000FFFF;
    s = ((((int32_t)x) >> 16) + (((int32_t)y) >> 16)) & (int32_t)0x0000FFFF;

    return ((uint32_t)((s << 16) | (r)));
}
# 1902 "F:/Appl/C-Sky/CDK/CSKY/csi/csi_core/include/csi_gcc.h"
__attribute__((always_inline)) static inline uint32_t __UADD16(uint32_t x, uint32_t y)
{
    int32_t r = 0, s = 0;

    r = (((x << 16) >> 16) + ((y << 16) >> 16)) & 0x0000FFFF;
    s = (((x) >> 16) + ((y) >> 16)) & 0x0000FFFF;

    return ((s << 16) | (r));
}
# 1924 "F:/Appl/C-Sky/CDK/CSKY/csi/csi_core/include/csi_gcc.h"
__attribute__((always_inline)) static inline uint32_t __SHADD16(uint32_t x, uint32_t y)
{
    int32_t r, s;

    r = (((((int32_t)x << 16) >> 16) + (((int32_t)y << 16) >> 16)) >> 1) & (int32_t)0x0000FFFF;
    s = (((((int32_t)x) >> 16) + (((int32_t)y) >> 16)) >> 1) & (int32_t)0x0000FFFF;

    return ((uint32_t)((s << 16) | (r)));
}
# 1945 "F:/Appl/C-Sky/CDK/CSKY/csi/csi_core/include/csi_gcc.h"
__attribute__((always_inline)) static inline uint32_t __UHADD16(uint32_t x, uint32_t y)
{
    int32_t r, s;

    r = ((((x << 16) >> 16) + ((y << 16) >> 16)) >> 1) & 0x0000FFFF;
    s = ((((x) >> 16) + ((y) >> 16)) >> 1) & 0x0000FFFF;

    return ((s << 16) | (r));
}
# 1970 "F:/Appl/C-Sky/CDK/CSKY/csi/csi_core/include/csi_gcc.h"
__attribute__((always_inline)) static inline uint32_t __SHADD8(uint32_t x, uint32_t y)
{
    int32_t r, s, t, u;

    r = (((((int32_t)x << 24) >> 24) + (((int32_t)y << 24) >> 24)) >> 1) & (int32_t)0x000000FF;
    s = (((((int32_t)x << 16) >> 24) + (((int32_t)y << 16) >> 24)) >> 1) & (int32_t)0x000000FF;
    t = (((((int32_t)x << 8) >> 24) + (((int32_t)y << 8) >> 24)) >> 1) & (int32_t)0x000000FF;
    u = (((((int32_t)x) >> 24) + (((int32_t)y) >> 24)) >> 1) & (int32_t)0x000000FF;

    return ((uint32_t)((u << 24) | (t << 16) | (s << 8) | (r)));
}
# 1997 "F:/Appl/C-Sky/CDK/CSKY/csi/csi_core/include/csi_gcc.h"
__attribute__((always_inline)) static inline uint32_t __UHADD8(uint32_t x, uint32_t y)
{
    int32_t r, s, t, u;

    r = ((((x << 24) >> 24) + ((y << 24) >> 24)) >> 1) & 0x000000FF;
    s = ((((x << 16) >> 24) + ((y << 16) >> 24)) >> 1) & 0x000000FF;
    t = ((((x << 8) >> 24) + ((y << 8) >> 24)) >> 1) & 0x000000FF;
    u = ((((x) >> 24) + ((y) >> 24)) >> 1) & 0x000000FF;

    return ((u << 24) | (t << 16) | (s << 8) | (r));
}
# 2022 "F:/Appl/C-Sky/CDK/CSKY/csi/csi_core/include/csi_gcc.h"
__attribute__((always_inline)) static inline uint32_t __QSUB16(uint32_t x, uint32_t y)
{
    int32_t r, s;

    r = __SSAT(((((int32_t)x << 16) >> 16) - (((int32_t)y << 16) >> 16)), 16) & (int32_t)0x0000FFFF;
    s = __SSAT(((((int32_t)x) >> 16) - (((int32_t)y) >> 16)), 16) & (int32_t)0x0000FFFF;

    return ((uint32_t)((s << 16) | (r)));
}
# 2045 "F:/Appl/C-Sky/CDK/CSKY/csi/csi_core/include/csi_gcc.h"
__attribute__((always_inline)) static inline uint32_t __UQSUB16(uint32_t x, uint32_t y)
{
    int32_t r, s;

    r = __IUSAT((((x << 16) >> 16) - ((y << 16) >> 16)), 16) & 0x0000FFFF;
    s = __IUSAT((((x) >> 16) - ((y) >> 16)), 16) & 0x0000FFFF;

    return ((s << 16) | (r));
}
# 2068 "F:/Appl/C-Sky/CDK/CSKY/csi/csi_core/include/csi_gcc.h"
__attribute__((always_inline)) static inline uint32_t __SSUB16(uint32_t x, uint32_t y)
{
    int32_t r, s;

    r = ((((int32_t)x << 16) >> 16) - (((int32_t)y << 16) >> 16)) & (int32_t)0x0000FFFF;
    s = ((((int32_t)x) >> 16) - (((int32_t)y) >> 16)) & (int32_t)0x0000FFFF;

    return ((uint32_t)((s << 16) | (r)));
}
# 2091 "F:/Appl/C-Sky/CDK/CSKY/csi/csi_core/include/csi_gcc.h"
__attribute__((always_inline)) static inline uint32_t __USUB16(uint32_t x, uint32_t y)
{
    int32_t r, s;

    r = (((x << 16) >> 16) - ((y << 16) >> 16)) & 0x0000FFFF;
    s = (((x) >> 16) - ((y) >> 16)) & 0x0000FFFF;

    return ((s << 16) | (r));
}
# 2112 "F:/Appl/C-Sky/CDK/CSKY/csi/csi_core/include/csi_gcc.h"
__attribute__((always_inline)) static inline uint32_t __SHSUB16(uint32_t x, uint32_t y)
{
    int32_t r, s;

    r = (((((int32_t)x << 16) >> 16) - (((int32_t)y << 16) >> 16)) >> 1) & (int32_t)0x0000FFFF;
    s = (((((int32_t)x) >> 16) - (((int32_t)y) >> 16)) >> 1) & (int32_t)0x0000FFFF;

    return ((uint32_t)((s << 16) | (r)));
}
# 2133 "F:/Appl/C-Sky/CDK/CSKY/csi/csi_core/include/csi_gcc.h"
__attribute__((always_inline)) static inline uint32_t __UHSUB16(uint32_t x, uint32_t y)
{
    int32_t r, s;

    r = ((((x << 16) >> 16) - ((y << 16) >> 16)) >> 1) & 0x0000FFFF;
    s = ((((x) >> 16) - ((y) >> 16)) >> 1) & 0x0000FFFF;

    return ((s << 16) | (r));
}
# 2158 "F:/Appl/C-Sky/CDK/CSKY/csi/csi_core/include/csi_gcc.h"
__attribute__((always_inline)) static inline uint32_t __SHSUB8(uint32_t x, uint32_t y)
{
    int32_t r, s, t, u;

    r = (((((int32_t)x << 24) >> 24) - (((int32_t)y << 24) >> 24)) >> 1) & (int32_t)0x000000FF;
    s = (((((int32_t)x << 16) >> 24) - (((int32_t)y << 16) >> 24)) >> 1) & (int32_t)0x000000FF;
    t = (((((int32_t)x << 8) >> 24) - (((int32_t)y << 8) >> 24)) >> 1) & (int32_t)0x000000FF;
    u = (((((int32_t)x) >> 24) - (((int32_t)y) >> 24)) >> 1) & (int32_t)0x000000FF;

    return ((uint32_t)((u << 24) | (t << 16) | (s << 8) | (r)));
}
# 2185 "F:/Appl/C-Sky/CDK/CSKY/csi/csi_core/include/csi_gcc.h"
__attribute__((always_inline)) static inline uint32_t __UHSUB8(uint32_t x, uint32_t y)
{
    int32_t r, s, t, u;

    r = ((((x << 24) >> 24) - ((y << 24) >> 24)) >> 1) & 0x000000FF;
    s = ((((x << 16) >> 24) - ((y << 16) >> 24)) >> 1) & 0x000000FF;
    t = ((((x << 8) >> 24) - ((y << 8) >> 24)) >> 1) & 0x000000FF;
    u = ((((x) >> 24) - ((y) >> 24)) >> 1) & 0x000000FF;

    return ((u << 24) | (t << 16) | (s << 8) | (r));
}
# 2215 "F:/Appl/C-Sky/CDK/CSKY/csi/csi_core/include/csi_gcc.h"
__attribute__((always_inline)) static inline uint32_t __QASX(uint32_t x, uint32_t y)
{
    int32_t r, s;

    r = __SSAT(((((int32_t)x << 16) >> 16) - (((int32_t)y) >> 16)), 16) & (int32_t)0x0000FFFF;
    s = __SSAT(((((int32_t)x) >> 16) + (((int32_t)y << 16) >> 16)), 16) & (int32_t)0x0000FFFF;

    return ((uint32_t)((s << 16) | (r)));
}
# 2243 "F:/Appl/C-Sky/CDK/CSKY/csi/csi_core/include/csi_gcc.h"
__attribute__((always_inline)) static inline uint32_t __UQASX(uint32_t x, uint32_t y)
{
    int32_t r, s;

    r = __IUSAT((((x << 16) >> 16) - ((y) >> 16)), 16) & 0x0000FFFF;
    s = __IUSAT((((x) >> 16) + ((y << 16) >> 16)), 16) & 0x0000FFFF;

    return ((s << 16) | (r));
}
# 2269 "F:/Appl/C-Sky/CDK/CSKY/csi/csi_core/include/csi_gcc.h"
__attribute__((always_inline)) static inline uint32_t __SASX(uint32_t x, uint32_t y)
{
    int32_t r, s;

    r = ((((int32_t)x << 16) >> 16) - (((int32_t)y) >> 16)) & (int32_t)0x0000FFFF;
    s = ((((int32_t)x) >> 16) + (((int32_t)y << 16) >> 16)) & (int32_t)0x0000FFFF;

    return ((uint32_t)((s << 16) | (r)));
}
# 2295 "F:/Appl/C-Sky/CDK/CSKY/csi/csi_core/include/csi_gcc.h"
__attribute__((always_inline)) static inline uint32_t __UASX(uint32_t x, uint32_t y)
{
    int32_t r, s;

    r = (((x << 16) >> 16) - ((y) >> 16)) & 0x0000FFFF;
    s = (((x) >> 16) + ((y << 16) >> 16)) & 0x0000FFFF;

    return ((s << 16) | (r));
}
# 2319 "F:/Appl/C-Sky/CDK/CSKY/csi/csi_core/include/csi_gcc.h"
__attribute__((always_inline)) static inline uint32_t __SHASX(uint32_t x, uint32_t y)
{
    int32_t r, s;

    r = (((((int32_t)x << 16) >> 16) - (((int32_t)y) >> 16)) >> 1) & (int32_t)0x0000FFFF;
    s = (((((int32_t)x) >> 16) + (((int32_t)y << 16) >> 16)) >> 1) & (int32_t)0x0000FFFF;

    return ((uint32_t)((s << 16) | (r)));
}
# 2345 "F:/Appl/C-Sky/CDK/CSKY/csi/csi_core/include/csi_gcc.h"
__attribute__((always_inline)) static inline uint32_t __UHASX(uint32_t x, uint32_t y)
{
    int32_t r, s;

    r = ((((x << 16) >> 16) - ((y) >> 16)) >> 1) & 0x0000FFFF;
    s = ((((x) >> 16) + ((y << 16) >> 16)) >> 1) & 0x0000FFFF;

    return ((s << 16) | (r));
}
# 2373 "F:/Appl/C-Sky/CDK/CSKY/csi/csi_core/include/csi_gcc.h"
__attribute__((always_inline)) static inline uint32_t __QSAX(uint32_t x, uint32_t y)
{
    int32_t r, s;

    r = __SSAT(((((int32_t)x << 16) >> 16) + (((int32_t)y) >> 16)), 16) & (int32_t)0x0000FFFF;
    s = __SSAT(((((int32_t)x) >> 16) - (((int32_t)y << 16) >> 16)), 16) & (int32_t)0x0000FFFF;

    return ((uint32_t)((s << 16) | (r)));
}
# 2401 "F:/Appl/C-Sky/CDK/CSKY/csi/csi_core/include/csi_gcc.h"
__attribute__((always_inline)) static inline uint32_t __UQSAX(uint32_t x, uint32_t y)
{
    int32_t r, s;

    r = __IUSAT((((x << 16) >> 16) + ((y) >> 16)), 16) & 0x0000FFFF;
    s = __IUSAT((((x) >> 16) - ((y << 16) >> 16)), 16) & 0x0000FFFF;

    return ((s << 16) | (r));
}
# 2427 "F:/Appl/C-Sky/CDK/CSKY/csi/csi_core/include/csi_gcc.h"
__attribute__((always_inline)) static inline uint32_t __USAX(uint32_t x, uint32_t y)
{
    int32_t r, s;

    r = (((x << 16) >> 16) + ((y) >> 16)) & 0x0000FFFF;
    s = (((x) >> 16) - ((y << 16) >> 16)) & 0x0000FFFF;

    return ((s << 16) | (r));
}
# 2453 "F:/Appl/C-Sky/CDK/CSKY/csi/csi_core/include/csi_gcc.h"
__attribute__((always_inline)) static inline uint32_t __SSAX(uint32_t x, uint32_t y)
{
    int32_t r, s;

    r = ((((int32_t)x << 16) >> 16) + (((int32_t)y) >> 16)) & (int32_t)0x0000FFFF;
    s = ((((int32_t)x) >> 16) - (((int32_t)y << 16) >> 16)) & (int32_t)0x0000FFFF;

    return ((uint32_t)((s << 16) | (r)));
}
# 2478 "F:/Appl/C-Sky/CDK/CSKY/csi/csi_core/include/csi_gcc.h"
__attribute__((always_inline)) static inline uint32_t __SHSAX(uint32_t x, uint32_t y)
{
    int32_t r, s;

    r = (((((int32_t)x << 16) >> 16) + (((int32_t)y) >> 16)) >> 1) & (int32_t)0x0000FFFF;
    s = (((((int32_t)x) >> 16) - (((int32_t)y << 16) >> 16)) >> 1) & (int32_t)0x0000FFFF;

    return ((uint32_t)((s << 16) | (r)));
}
# 2504 "F:/Appl/C-Sky/CDK/CSKY/csi/csi_core/include/csi_gcc.h"
__attribute__((always_inline)) static inline uint32_t __UHSAX(uint32_t x, uint32_t y)
{
    int32_t r, s;

    r = ((((x << 16) >> 16) + ((y) >> 16)) >> 1) & 0x0000FFFF;
    s = ((((x) >> 16) - ((y << 16) >> 16)) >> 1) & 0x0000FFFF;

    return ((s << 16) | (r));
}
# 2527 "F:/Appl/C-Sky/CDK/CSKY/csi/csi_core/include/csi_gcc.h"
__attribute__((always_inline)) static inline uint32_t __SMUSDX(uint32_t x, uint32_t y)
{
    return ((uint32_t)(((((int32_t)x << 16) >> 16) * (((int32_t)y) >> 16)) -
                       ((((int32_t)x) >> 16) * (((int32_t)y << 16) >> 16))));
}
# 2545 "F:/Appl/C-Sky/CDK/CSKY/csi/csi_core/include/csi_gcc.h"
__attribute__((always_inline)) static inline uint32_t __SMUADX(uint32_t x, uint32_t y)
{
    return ((uint32_t)(((((int32_t)x << 16) >> 16) * (((int32_t)y) >> 16)) +
                       ((((int32_t)x) >> 16) * (((int32_t)y << 16) >> 16))));
}
# 2561 "F:/Appl/C-Sky/CDK/CSKY/csi/csi_core/include/csi_gcc.h"
__attribute__((always_inline)) static inline int32_t __QADD(int32_t x, int32_t y)
{
    int32_t result;

    if (y >= 0) {
        if (x + y >= x) {
            result = x + y;
        } else {
            result = 0x7FFFFFFF;
        }
    } else {
        if (x + y < x) {
            result = x + y;
        } else {
            result = 0x80000000;
        }
    }

    return result;
}
# 2591 "F:/Appl/C-Sky/CDK/CSKY/csi/csi_core/include/csi_gcc.h"
__attribute__((always_inline)) static inline int32_t __QSUB(int32_t x, int32_t y)
{
    int64_t tmp;
    int32_t result;

    tmp = (int64_t)x - (int64_t)y;

    if (tmp > 0x7fffffff) {
        tmp = 0x7fffffff;
    } else if (tmp < (-2147483647 - 1)) {
        tmp = -2147483647 - 1;
    }

    result = tmp;
    return result;
}
# 2621 "F:/Appl/C-Sky/CDK/CSKY/csi/csi_core/include/csi_gcc.h"
__attribute__((always_inline)) static inline uint32_t __SMLAD(uint32_t x, uint32_t y, uint32_t sum)
{
    return ((uint32_t)(((((int32_t)x << 16) >> 16) * (((int32_t)y << 16) >> 16)) +
                       ((((int32_t)x) >> 16) * (((int32_t)y) >> 16)) +
                       (((int32_t)sum))));
}
# 2642 "F:/Appl/C-Sky/CDK/CSKY/csi/csi_core/include/csi_gcc.h"
__attribute__((always_inline)) static inline uint32_t __SMLADX(uint32_t x, uint32_t y, uint32_t sum)
{
    return ((uint32_t)(((((int32_t)x << 16) >> 16) * (((int32_t)y) >> 16)) +
                       ((((int32_t)x) >> 16) * (((int32_t)y << 16) >> 16)) +
                       (((int32_t)sum))));
}
# 2663 "F:/Appl/C-Sky/CDK/CSKY/csi/csi_core/include/csi_gcc.h"
__attribute__((always_inline)) static inline uint32_t __SMLSD(uint32_t x, uint32_t y, uint32_t sum)
{
    return ((uint32_t)(((((int32_t)x << 16) >> 16) * (((int32_t)y << 16) >> 16)) -
                       ((((int32_t)x) >> 16) * (((int32_t)y) >> 16)) +
                       (((int32_t)sum))));
}
# 2683 "F:/Appl/C-Sky/CDK/CSKY/csi/csi_core/include/csi_gcc.h"
__attribute__((always_inline)) static inline uint32_t __SMLSDX(uint32_t x, uint32_t y, uint32_t sum)
{
    return ((uint32_t)(((((int32_t)x << 16) >> 16) * (((int32_t)y) >> 16)) -
                       ((((int32_t)x) >> 16) * (((int32_t)y << 16) >> 16)) +
                       (((int32_t)sum))));
}
# 2706 "F:/Appl/C-Sky/CDK/CSKY/csi/csi_core/include/csi_gcc.h"
__attribute__((always_inline)) static inline uint64_t __SMLALD(uint32_t x, uint32_t y, uint64_t sum)
{
    return ((uint64_t)(((((int32_t)x << 16) >> 16) * (((int32_t)y << 16) >> 16)) +
                       ((((int32_t)x) >> 16) * (((int32_t)y) >> 16)) +
                       (((uint64_t)sum))));
}
# 2730 "F:/Appl/C-Sky/CDK/CSKY/csi/csi_core/include/csi_gcc.h"
__attribute__((always_inline)) static inline uint64_t __SMLALDX(uint32_t x, uint32_t y, uint64_t sum)
{
    return ((uint64_t)(((((int32_t)x << 16) >> 16) * (((int32_t)y) >> 16)) +
                       ((((int32_t)x) >> 16) * (((int32_t)y << 16) >> 16)) +
                       (((uint64_t)sum))));
}
# 2753 "F:/Appl/C-Sky/CDK/CSKY/csi/csi_core/include/csi_gcc.h"
__attribute__((always_inline)) static inline uint64_t __SMLSLD(uint32_t x, uint32_t y, uint64_t sum)
{
    return ((uint64_t)(((((int32_t)x << 16) >> 16) * (((int32_t)y << 16) >> 16)) -
                       ((((int32_t)x) >> 16) * (((int32_t)y) >> 16)) +
                       (((uint64_t)sum))));
}
# 2775 "F:/Appl/C-Sky/CDK/CSKY/csi/csi_core/include/csi_gcc.h"
__attribute__((always_inline)) static inline uint64_t __SMLSLDX(uint32_t x, uint32_t y, uint64_t sum)
{
    return ((uint64_t)(((((int32_t)x << 16) >> 16) * (((int32_t)y) >> 16)) -
                       ((((int32_t)x) >> 16) * (((int32_t)y << 16) >> 16)) +
                       (((uint64_t)sum))));
}
# 2794 "F:/Appl/C-Sky/CDK/CSKY/csi/csi_core/include/csi_gcc.h"
__attribute__((always_inline)) static inline uint32_t __SMMLA(int32_t x, int32_t y, int32_t sum)
{
    return (uint32_t)((int32_t)((int64_t)((int64_t)x * (int64_t)y) >> 32) + sum);
}
# 2810 "F:/Appl/C-Sky/CDK/CSKY/csi/csi_core/include/csi_gcc.h"
__attribute__((always_inline)) static inline uint32_t __SMUAD(uint32_t x, uint32_t y)
{
    return ((uint32_t)(((((int32_t)x << 16) >> 16) * (((int32_t)y << 16) >> 16)) +
                       ((((int32_t)x) >> 16) * (((int32_t)y) >> 16))));
}
# 2828 "F:/Appl/C-Sky/CDK/CSKY/csi/csi_core/include/csi_gcc.h"
__attribute__((always_inline)) static inline uint32_t __SMUSD(uint32_t x, uint32_t y)
{
    return ((uint32_t)(((((int32_t)x << 16) >> 16) * (((int32_t)y << 16) >> 16)) -
                       ((((int32_t)x) >> 16) * (((int32_t)y) >> 16))));
}
# 2846 "F:/Appl/C-Sky/CDK/CSKY/csi/csi_core/include/csi_gcc.h"
__attribute__((always_inline)) static inline uint32_t __SXTAB16(uint32_t x, uint32_t y)
{
    return ((uint32_t)((((((int32_t)y << 24) >> 24) + (((int32_t)x << 16) >> 16)) & (int32_t)0x0000FFFF) |
                       (((((int32_t)y << 8) >> 8) + (((int32_t)x >> 16) << 16)) & (int32_t)0xFFFF0000)));
}
# 2864 "F:/Appl/C-Sky/CDK/CSKY/csi/csi_core/include/csi_gcc.h"
__attribute__((always_inline)) static inline uint32_t __UXTAB16(uint32_t x, uint32_t y)
{
    return ((uint32_t)(((((y << 24) >> 24) + ((x << 16) >> 16)) & 0x0000FFFF) |
                       ((((y << 8) >> 8) + ((x >> 16) << 16)) & 0xFFFF0000)));
}
# 2881 "F:/Appl/C-Sky/CDK/CSKY/csi/csi_core/include/csi_gcc.h"
__attribute__((always_inline)) static inline uint32_t __SXTB16(uint32_t x)
{
    return ((uint32_t)(((((int32_t)x << 24) >> 24) & (int32_t)0x0000FFFF) |
                       ((((int32_t)x << 8) >> 8) & (int32_t)0xFFFF0000)));
}
# 2898 "F:/Appl/C-Sky/CDK/CSKY/csi/csi_core/include/csi_gcc.h"
__attribute__((always_inline)) static inline uint32_t __UXTB16(uint32_t x)
{
    return ((uint32_t)((((x << 24) >> 24) & 0x0000FFFF) |
                       (((x << 8) >> 8) & 0xFFFF0000)));
}
# 99 "F:/Appl/C-Sky/CDK/CSKY/csi/csi_core/include/core_801.h" 2
# 111 "F:/Appl/C-Sky/CDK/CSKY/csi/csi_core/include/core_801.h"
#define __I volatile const

#define __O volatile
#define __IO volatile


#define __IM volatile const
#define __OM volatile
#define __IOM volatile
# 146 "F:/Appl/C-Sky/CDK/CSKY/csi/csi_core/include/core_801.h"
typedef union {
    struct {
        uint32_t C: 1;
        uint32_t _reserved0: 5;
        uint32_t IE: 1;
        uint32_t IC: 1;
        uint32_t EE: 1;
        uint32_t MM: 1;
        uint32_t _reserved1: 6;
        uint32_t VEC: 8;
        uint32_t _reserved2: 7;
        uint32_t S: 1;
    } b;
    uint32_t w;
} PSR_Type;


#define PSR_S_Pos 31U
#define PSR_S_Msk (1UL << PSR_S_Pos)

#define PSR_VEC_Pos 16U
#define PSR_VEC_Msk (0x7FUL << PSR_VEC_Pos)

#define PSR_MM_Pos 9U
#define PSR_MM_Msk (1UL << PSR_MM_Pos)

#define PSR_EE_Pos 8U
#define PSR_EE_Msk (1UL << PSR_EE_Pos)

#define PSR_IC_Pos 7U
#define PSR_IC_Msk (1UL << PSR_IC_Pos)

#define PSR_IE_Pos 6U
#define PSR_IE_Msk (1UL << PSR_IE_Pos)

#define PSR_C_Pos 0U
#define PSR_C_Msk (1UL << PSR_C_Pos)




typedef union {
    struct {
        uint32_t MP: 1;
        uint32_t _reserved0: 6;
        uint32_t BE: 1;
        uint32_t SCK: 3;
        uint32_t _reserved1: 2;
        uint32_t BE_V2: 1;
        uint32_t _reserved2: 18;
    } b;
    uint32_t w;
} CCR_Type;


#define CCR_BE_V2_Pos 13U
#define CCR_BE_V2_Msk (0x1UL << CCR_ISR_Pos)

#define CCR_SCK_Pos 8U
#define CCR_SCK_Msk (0x3UL << CCR_SCK_Pos)

#define CCR_BE_Pos 7U
#define CCR_BE_Msk (0x1UL << CCR_BE_Pos)

#define CCR_MP_Pos 0U
#define CCR_MP_Msk (0x1UL << CCR_MP_Pos)




typedef union {
    struct {
        uint32_t X0: 1;
        uint32_t X1: 1;
        uint32_t X2: 1;
        uint32_t X3: 1;
        uint32_t X4: 1;
        uint32_t X5: 1;
        uint32_t X6: 1;
        uint32_t X7: 1;
        uint32_t AP0: 2;
        uint32_t AP1: 2;
        uint32_t AP2: 2;
        uint32_t AP3: 2;
        uint32_t AP4: 2;
        uint32_t AP5: 2;
        uint32_t AP6: 2;
        uint32_t AP7: 2;
        uint32_t S0: 1;
        uint32_t S1: 1;
        uint32_t S2: 1;
        uint32_t S3: 1;
        uint32_t S4: 1;
        uint32_t S5: 1;
        uint32_t S6: 1;
        uint32_t S7: 1;
    } b;
    uint32_t w;
} CAPR_Type;


#define CAPR_S7_Pos 31U
#define CAPR_S7_Msk (1UL << CAPR_S7_Pos)

#define CAPR_S6_Pos 30U
#define CAPR_S6_Msk (1UL << CAPR_S6_Pos)

#define CAPR_S5_Pos 29U
#define CAPR_S5_Msk (1UL << CAPR_S5_Pos)

#define CAPR_S4_Pos 28U
#define CAPR_S4_Msk (1UL << CAPR_S4_Pos)

#define CAPR_S3_Pos 27U
#define CAPR_S3_Msk (1UL << CAPR_S3_Pos)

#define CAPR_S2_Pos 26U
#define CAPR_S2_Msk (1UL << CAPR_S2_Pos)

#define CAPR_S1_Pos 25U
#define CAPR_S1_Msk (1UL << CAPR_S1_Pos)

#define CAPR_S0_Pos 24U
#define CAPR_S0_Msk (1UL << CAPR_S0_Pos)

#define CAPR_AP7_Pos 22U
#define CAPR_AP7_Msk (0x3UL << CAPR_AP7_Pos)

#define CAPR_AP6_Pos 20U
#define CAPR_AP6_Msk (0x3UL << CAPR_AP6_Pos)

#define CAPR_AP5_Pos 18U
#define CAPR_AP5_Msk (0x3UL << CAPR_AP5_Pos)

#define CAPR_AP4_Pos 16U
#define CAPR_AP4_Msk (0x3UL << CAPR_AP4_Pos)

#define CAPR_AP3_Pos 14U
#define CAPR_AP3_Msk (0x3UL << CAPR_AP3_Pos)

#define CAPR_AP2_Pos 12U
#define CAPR_AP2_Msk (0x3UL << CAPR_AP2_Pos)

#define CAPR_AP1_Pos 10U
#define CAPR_AP1_Msk (0x3UL << CAPR_AP1_Pos)

#define CAPR_AP0_Pos 8U
#define CAPR_AP0_Msk (0x3UL << CAPR_AP0_Pos)

#define CAPR_X7_Pos 7U
#define CAPR_X7_Msk (0x1UL << CAPR_X7_Pos)

#define CAPR_X6_Pos 6U
#define CAPR_X6_Msk (0x1UL << CAPR_X6_Pos)

#define CAPR_X5_Pos 5U
#define CAPR_X5_Msk (0x1UL << CAPR_X5_Pos)

#define CAPR_X4_Pos 4U
#define CAPR_X4_Msk (0x1UL << CAPR_X4_Pos)

#define CAPR_X3_Pos 3U
#define CAPR_X3_Msk (0x1UL << CAPR_X3_Pos)

#define CAPR_X2_Pos 2U
#define CAPR_X2_Msk (0x1UL << CAPR_X2_Pos)

#define CAPR_X1_Pos 1U
#define CAPR_X1_Msk (0x1UL << CAPR_X1_Pos)

#define CAPR_X0_Pos 0U
#define CAPR_X0_Msk (0x1UL << CAPR_X0_Pos)




typedef union {
    struct {
        uint32_t E: 1;
        uint32_t Size: 5;
        uint32_t _reserved0: 1;
        uint32_t base_addr: 25;
    } b;
    uint32_t w;
} PACR_Type;


#define PACR_BASE_ADDR_Pos 7U
#define PACR_BASE_ADDR_Msk (0x1FFFFFFUL << PACR_BASE_ADDR_Pos)

#define PACR_SIZE_Pos 1U
#define PACR_SIZE_Msk (0x1FUL << PACR_SIZE_Pos)

#define PACR_E_Pos 0U
#define PACR_E_Msk (0x1UL << PACR_E_Pos)




typedef union {
    struct {
        uint32_t RID: 3;
        uint32_t _reserved0: 29;
    } b;
    uint32_t w;
} PRSR_Type;


#define PRSR_RID_Pos 0U
#define PRSR_RID_Msk (0x7UL << PRSR_RID_Pos)




typedef union {
    struct {
        uint32_t _reserved0: 4;
        uint32_t IAE: 1;
        uint32_t _reserved1: 11;
        uint32_t SRST_VAL: 16;
    } b;
    uint32_t w;
} CHR_Type;


#define CHR_IAE_Pos 4U
#define CHR_IAE_Msk (0x1UL << CHR_IAE_Pos)
#define CHR_SRST_VAL_Pos 16U
#define CHR_SRST_VAL_Mask (0xFFFFUL << CHR_SRST_VAL_Pos)
# 389 "F:/Appl/C-Sky/CDK/CSKY/csi/csi_core/include/core_801.h"
typedef struct {
    volatile uint32_t ISER[1U];
    uint32_t RESERVED0[15U];
    volatile uint32_t IWER[1U];
    uint32_t RESERVED1[15U];
    volatile uint32_t ICER[1U];
    uint32_t RESERVED2[15U];
    volatile uint32_t IWDR[1U];
    uint32_t RESERVED3[15U];
    volatile uint32_t ISPR[1U];
    uint32_t RESERVED4[15U];
    volatile uint32_t ISSR[1U];
    uint32_t RESERVED5[15U];
    volatile uint32_t ICPR[1U];
    uint32_t RESERVED6[15U];
    volatile uint32_t ICSR[1U];
    uint32_t RESERVED7[15U];
    volatile uint32_t IABR[1U];
    uint32_t RESERVED8[63U];
    volatile uint32_t IPR[8U];
    uint32_t RESERVED9[504U];
    volatile const uint32_t ISR;
    volatile uint32_t IPTR;
} VIC_Type;
# 426 "F:/Appl/C-Sky/CDK/CSKY/csi/csi_core/include/core_801.h"
typedef struct {
    volatile uint32_t CTRL;
    volatile uint32_t LOAD;
    volatile uint32_t VAL;
    volatile const uint32_t CALIB;
} CORET_Type;


#define CORET_CTRL_COUNTFLAG_Pos 16U
#define CORET_CTRL_COUNTFLAG_Msk (1UL << CORET_CTRL_COUNTFLAG_Pos)

#define CORET_CTRL_CLKSOURCE_Pos 2U
#define CORET_CTRL_CLKSOURCE_Msk (1UL << CORET_CTRL_CLKSOURCE_Pos)

#define CORET_CTRL_TICKINT_Pos 1U
#define CORET_CTRL_TICKINT_Msk (1UL << CORET_CTRL_TICKINT_Pos)

#define CORET_CTRL_ENABLE_Pos 0U
#define CORET_CTRL_ENABLE_Msk (1UL )


#define CORET_LOAD_RELOAD_Pos 0U
#define CORET_LOAD_RELOAD_Msk (0xFFFFFFUL )


#define CORET_VAL_CURRENT_Pos 0U
#define CORET_VAL_CURRENT_Msk (0xFFFFFFUL )


#define CORET_CALIB_NOREF_Pos 31U
#define CORET_CALIB_NOREF_Msk (1UL << CORET_CALIB_NOREF_Pos)

#define CORET_CALIB_SKEW_Pos 30U
#define CORET_CALIB_SKEW_Msk (1UL << CORET_CALIB_SKEW_Pos)

#define CORET_CALIB_TENMS_Pos 0U
#define CORET_CALIB_TENMS_Msk (0xFFFFFFUL )
# 476 "F:/Appl/C-Sky/CDK/CSKY/csi/csi_core/include/core_801.h"
typedef struct {
    uint32_t RESERVED0[13U];
    volatile uint32_t HCR;
    volatile const uint32_t EHSR;
    uint32_t RESERVED1[6U];
    union {
        volatile const uint32_t DERJW;
        volatile uint32_t DERJR;
    };

} DCC_Type;

#define DCC_HCR_JW_Pos 18U
#define DCC_HCR_JW_Msk (1UL << DCC_HCR_JW_Pos)

#define DCC_HCR_JR_Pos 19U
#define DCC_HCR_JR_Msk (1UL << DCC_HCR_JR_Pos)

#define DCC_EHSR_JW_Pos 1U
#define DCC_EHSR_JW_Msk (1UL << DCC_EHSR_JW_Pos)

#define DCC_EHSR_JR_Pos 2U
#define DCC_EHSR_JR_Msk (1UL << DCC_EHSR_JR_Pos)
# 515 "F:/Appl/C-Sky/CDK/CSKY/csi/csi_core/include/core_801.h"
#define _VAL2FLD(field,value) ((value << field ## _Pos) & field ## _Msk)







#define _FLD2VAL(field,value) ((value & field ## _Msk) >> field ## _Pos)
# 535 "F:/Appl/C-Sky/CDK/CSKY/csi/csi_core/include/core_801.h"
#define TCIP_BASE (0xE000E000UL)
#define CORET_BASE (TCIP_BASE + 0x0010UL)
#define VIC_BASE (TCIP_BASE + 0x0100UL)
#define DCC_BASE (0xE0011000UL)

#define CORET ((CORET_Type *) CORET_BASE )
#define VIC ((VIC_Type *) VIC_BASE )
#define DCC ((DCC_Type *) DCC_BASE )
# 566 "F:/Appl/C-Sky/CDK/CSKY/csi/csi_core/include/core_801.h"
#define _BIT_SHIFT(IRQn) ( ((((uint32_t)(int32_t)(IRQn)) ) & 0x03UL) * 8UL)
#define _IP_IDX(IRQn) ( (((uint32_t)(int32_t)(IRQn)) >> 2UL) )

extern uint32_t __Vectors[];






static inline void csi_vic_enable_irq(int32_t IRQn)
{
    ((VIC_Type *) ((0xE000E000UL) + 0x0100UL) )->ISER[0U] = (uint32_t)(1UL << (((uint32_t)(int32_t)IRQn) & 0x1FUL));
}






static inline void csi_vic_disable_irq(int32_t IRQn)
{
    ((VIC_Type *) ((0xE000E000UL) + 0x0100UL) )->ICER[0U] = (uint32_t)(1UL << (((uint32_t)(int32_t)IRQn) & 0x1FUL));
}






static inline void csi_vic_enable_sirq(int32_t IRQn)
{
    ((VIC_Type *) ((0xE000E000UL) + 0x0100UL) )->ISER[0U] = (uint32_t)(1UL << (((uint32_t)(int32_t)IRQn) & 0x1FUL));
    ((VIC_Type *) ((0xE000E000UL) + 0x0100UL) )->ISSR[0U] = (uint32_t)(1UL << (((uint32_t)(int32_t)IRQn) & 0x1FUL));
}






static inline void csi_vic_disable_sirq(int32_t IRQn)
{
    ((VIC_Type *) ((0xE000E000UL) + 0x0100UL) )->ICER[0U] = (uint32_t)(1UL << (((uint32_t)(int32_t)IRQn) & 0x1FUL));
    ((VIC_Type *) ((0xE000E000UL) + 0x0100UL) )->ICSR[0U] = (uint32_t)(1UL << (((uint32_t)(int32_t)IRQn) & 0x1FUL));
}







static inline uint32_t csi_vic_get_enabled_irq(int32_t IRQn)
{
    return ((uint32_t)(((((VIC_Type *) ((0xE000E000UL) + 0x0100UL) )->ISER[0U] & (1UL << (((uint32_t)(int32_t)IRQn) & 0x1FUL))) != 0UL) ? 1UL : 0UL));
}
# 631 "F:/Appl/C-Sky/CDK/CSKY/csi/csi_core/include/core_801.h"
static inline uint32_t csi_vic_get_pending_irq(int32_t IRQn)
{
    return ((uint32_t)(((((VIC_Type *) ((0xE000E000UL) + 0x0100UL) )->ISPR[0U] & (1UL << (((uint32_t)(int32_t)IRQn) & 0x1FUL))) != 0UL) ? 1UL : 0UL));
}






static inline void csi_vic_set_pending_irq(int32_t IRQn)
{
    ((VIC_Type *) ((0xE000E000UL) + 0x0100UL) )->ISPR[0U] = (uint32_t)(1UL << (((uint32_t)(int32_t)IRQn) & 0x1FUL));
}






static inline void csi_vic_clear_pending_irq(int32_t IRQn)
{
    ((VIC_Type *) ((0xE000E000UL) + 0x0100UL) )->ICPR[0U] = (uint32_t)(1UL << (((uint32_t)(int32_t)IRQn) & 0x1FUL));
}
# 663 "F:/Appl/C-Sky/CDK/CSKY/csi/csi_core/include/core_801.h"
static inline uint32_t csi_vic_get_wakeup_irq(int32_t IRQn)
{
    return ((uint32_t)(((((VIC_Type *) ((0xE000E000UL) + 0x0100UL) )->IWER[0U] & (1UL << (((uint32_t)(int32_t)IRQn) & 0x1FUL))) != 0UL) ? 1UL : 0UL));
}






static inline void csi_vic_set_wakeup_irq(int32_t IRQn)
{
    ((VIC_Type *) ((0xE000E000UL) + 0x0100UL) )->IWER[0U] = (uint32_t)(1UL << (((uint32_t)(int32_t)IRQn) & 0x1FUL));
}






static inline void csi_vic_clear_wakeup_irq(int32_t IRQn)
{
    ((VIC_Type *) ((0xE000E000UL) + 0x0100UL) )->IWDR[0U] = (uint32_t)(1UL << (((uint32_t)(int32_t)IRQn) & 0x1FUL));
}
# 696 "F:/Appl/C-Sky/CDK/CSKY/csi/csi_core/include/core_801.h"
static inline uint32_t csi_vic_get_active(int32_t IRQn)
{
    return ((uint32_t)(((((VIC_Type *) ((0xE000E000UL) + 0x0100UL) )->IABR[0] & (1UL << (((uint32_t)(int32_t)IRQn) & 0x1FUL))) != 0UL) ? 1UL : 0UL));
}







static inline void csi_vic_set_threshold(uint32_t VectThreshold, uint32_t PrioThreshold)
{
    ((VIC_Type *) ((0xE000E000UL) + 0x0100UL) )->IPTR = 0x80000000 | (((VectThreshold + 32) & 0xFF) << 8) | ((PrioThreshold & 0x3) << 6);
}
# 719 "F:/Appl/C-Sky/CDK/CSKY/csi/csi_core/include/core_801.h"
static inline void csi_vic_set_prio(int32_t IRQn, uint32_t priority)
{
    ((VIC_Type *) ((0xE000E000UL) + 0x0100UL) )->IPR[( (((uint32_t)(int32_t)(IRQn)) >> 2UL) )] = ((uint32_t)(((VIC_Type *) ((0xE000E000UL) + 0x0100UL) )->IPR[( (((uint32_t)(int32_t)(IRQn)) >> 2UL) )] & ~(0xFFUL << ( ((((uint32_t)(int32_t)(IRQn)) ) & 0x03UL) * 8UL))) |
                                 (((priority << (8U - 2)) & (uint32_t)0xFFUL) << ( ((((uint32_t)(int32_t)(IRQn)) ) & 0x03UL) * 8UL)));
}
# 734 "F:/Appl/C-Sky/CDK/CSKY/csi/csi_core/include/core_801.h"
static inline uint32_t csi_vic_get_prio(int32_t IRQn)
{
    return ((uint32_t)(((((VIC_Type *) ((0xE000E000UL) + 0x0100UL) )->IPR[( (((uint32_t)(int32_t)(IRQn)) >> 2UL) )] >> ( ((((uint32_t)(int32_t)(IRQn)) ) & 0x03UL) * 8UL)) & (uint32_t)0xFFUL) >> (8U - 2)));
}







static inline void csi_vic_set_vector(int32_t IRQn, uint32_t handler)
{
    if (IRQn >= 0 && IRQn < 32) {
        __Vectors[32 + IRQn] = handler;
    }
}






static inline uint32_t csi_vic_get_vector(int32_t IRQn)
{
    if (IRQn >= 0 && IRQn < 32) {
        return (uint32_t)__Vectors[32 + IRQn];
    }

    return 0;
}
# 789 "F:/Appl/C-Sky/CDK/CSKY/csi/csi_core/include/core_801.h"
static inline uint32_t csi_coret_config(uint32_t ticks, int32_t IRQn)
{
    (void)IRQn;

    if ((ticks - 1UL) > (0xFFFFFFUL )) {
        return (1UL);
    }

    ((CORET_Type *) ((0xE000E000UL) + 0x0010UL) )->LOAD = (uint32_t)(ticks - 1UL);
    ((CORET_Type *) ((0xE000E000UL) + 0x0010UL) )->VAL = 0UL;
    ((CORET_Type *) ((0xE000E000UL) + 0x0010UL) )->CTRL = (1UL << 2U) |
                   (1UL << 1U) |
                   (1UL );
    return (0UL);
}





static inline uint32_t csi_coret_get_load(void)
{
    return ((CORET_Type *) ((0xE000E000UL) + 0x0010UL) )->LOAD;
}





static inline uint32_t csi_coret_get_value(void)
{
    return ((CORET_Type *) ((0xE000E000UL) + 0x0010UL) )->VAL;
}
# 842 "F:/Appl/C-Sky/CDK/CSKY/csi/csi_core/include/core_801.h"
static inline uint32_t csi_had_send_char(uint32_t ch)
{
    ((DCC_Type *) (0xE0011000UL) )->DERJR = (uint8_t)ch;

    return (ch);
}
# 856 "F:/Appl/C-Sky/CDK/CSKY/csi/csi_core/include/core_801.h"
static inline int32_t csi_had_receive_char(void)
{
    int32_t ch = -1;

    if (((((DCC_Type *) (0xE0011000UL) )->EHSR & (1UL << 1U)) >> 1U)) {
        ch = ((DCC_Type *) (0xE0011000UL) )->DERJW;
    }

    return (ch);
}
# 874 "F:/Appl/C-Sky/CDK/CSKY/csi/csi_core/include/core_801.h"
static inline int32_t csi_had_check_char(void)
{
    return ((((DCC_Type *) (0xE0011000UL) )->EHSR & (1UL << 1U)) >> 1U);
}
# 889 "F:/Appl/C-Sky/CDK/CSKY/csi/csi_core/include/core_801.h"
typedef enum {
    REGION_SIZE_128B = 0x6,
    REGION_SIZE_256B = 0x7,
    REGION_SIZE_512B = 0x8,
    REGION_SIZE_1KB = 0x9,
    REGION_SIZE_2KB = 0xA,
    REGION_SIZE_4KB = 0xB,
    REGION_SIZE_8KB = 0xC,
    REGION_SIZE_16KB = 0xD,
    REGION_SIZE_32KB = 0xE,
    REGION_SIZE_64KB = 0xF,
    REGION_SIZE_128KB = 0x10,
    REGION_SIZE_256KB = 0x11,
    REGION_SIZE_512KB = 0x12,
    REGION_SIZE_1MB = 0x13,
    REGION_SIZE_2MB = 0x14,
    REGION_SIZE_4MB = 0x15,
    REGION_SIZE_8MB = 0x16,
    REGION_SIZE_16MB = 0x17,
    REGION_SIZE_32MB = 0x18,
    REGION_SIZE_64MB = 0x19,
    REGION_SIZE_128MB = 0x1A,
    REGION_SIZE_256MB = 0x1B,
    REGION_SIZE_512MB = 0x1C,
    REGION_SIZE_1GB = 0x1D,
    REGION_SIZE_2GB = 0x1E,
    REGION_SIZE_4GB = 0x1F
} region_size_e;

typedef enum {
    AP_BOTH_INACCESSIBLE = 0,
    AP_SUPER_RW_USER_INACCESSIBLE,
    AP_SUPER_RW_USER_RDONLY,
    AP_BOTH_RW
} access_permission_e;

typedef struct {
    uint32_t nx: 1;
    access_permission_e ap: 2;
    uint32_t s: 1;
} mpu_region_attr_t;





static inline void csi_mpu_enable(void)
{
    __set_CCR(__get_CCR() | (0x1UL << 0U));
}





static inline void csi_mpu_disable(void)
{
    __set_CCR(__get_CCR() & (~(0x1UL << 0U)));
}
# 958 "F:/Appl/C-Sky/CDK/CSKY/csi/csi_core/include/core_801.h"
static inline void csi_mpu_config_region(uint32_t idx, uint32_t base_addr, region_size_e size,
                                           mpu_region_attr_t attr, uint32_t enable)
{
    if (idx > 7) {
        return;
    }

    CAPR_Type capr;
    PACR_Type pacr;
    PRSR_Type prsr;

    capr.w = __get_CAPR();
    pacr.w = __get_PACR();
    prsr.w = __get_PRSR();

    pacr.b.base_addr = (base_addr >> 7U) & (0x3FFFFFF);

    prsr.b.RID = idx;
    __set_PRSR(prsr.w);

    if (size != REGION_SIZE_128B) {
        pacr.w &= ~(((1u << (size -6)) - 1) << 7);
    }

    pacr.b.Size = size;

    capr.w &= ~((0x1 << idx) | (0x3 << (idx * 2 + 8)) | (0x1 << (idx + 24)));
    capr.w = (capr.w | (attr.nx << idx) | (attr.ap << (idx * 2 + 8)) | (attr.s << (idx + 24)));
    __set_CAPR(capr.w);

    pacr.b.E = enable;
    __set_PACR(pacr.w);
}






static inline void csi_mpu_enable_region(uint32_t idx)
{
    if (idx > 7) {
        return;
    }

    __set_PRSR((__get_PRSR() & (~(0x7UL << 0U))) | idx);
    __set_PACR(__get_PACR() | (0x1UL << 0U));
}






static inline void csi_mpu_disable_region(uint32_t idx)
{
    if (idx > 7) {
        return;
    }

    __set_PRSR((__get_PRSR() & (~(0x7UL << 0U))) | idx);
    __set_PACR(__get_PACR() & (~(0x1UL << 0U)));
}
# 1031 "F:/Appl/C-Sky/CDK/CSKY/csi/csi_core/include/core_801.h"
static inline uint32_t csi_irq_save(void)
{
    uint32_t result;
    result = __get_PSR();
    __disable_irq();
    return(result);
}






static inline void csi_irq_restore(uint32_t irq_state)
{
    __set_PSR(irq_state);
}







static inline void csi_system_reset(void)
{
    CHR_Type chr;

    chr.w = __get_CHR();



    chr.b.SRST_VAL = 0xABCD;


    __DSB();

    __set_CHR(chr.w);

    __DSB();

    for(;;)
    {
        __NOP();
    }
}




#define NVIC_EnableIRQ(IRQn) csi_vic_enable_irq(IRQn)
#define NVIC_DisableIRQ(IRQn) csi_vic_disable_irq(IRQn)
#define NVIC_GetPendingIRQ(IRQn) csi_vic_get_pending_irq(IRQn)
#define NVIC_SetPendingIRQ(IRQn) csi_vic_set_pending_irq(IRQn)
#define NVIC_ClearPendingIRQ(IRQn) csi_vic_clear_pending_irq(IRQn)
#define NVIC_GetWakeupIRQ(IRQn) csi_vic_get_wakeup_irq(IRQn)
#define NVIC_SetWakeupIRQ(IRQn) csi_vic_set_wakeup_irq(IRQn)
#define NVIC_ClearWakeupIRQ(IRQn) csi_vic_clear_wakeup_irq(IRQn)
#define NVIC_GetActive(IRQn) csi_vic_get_active(IRQn)
#define NVIC_SetThreshold(VectThreshold,PrioThreshold) csi_vic_set_threshold(VectThreshold, PrioThreshold)
#define NVIC_SetPriority(IRQn,priority) csi_vic_set_prio(IRQn, priority)
#define NVIC_GetPriority(IRQn) csi_vic_get_prio(IRQn)
#define NVIC_SystemReset() csi_system_reset()

#define SysTick_Config(ticks) csi_coret_config(ticks, CORET_IRQn)
#define CORET_Config(ticks) csi_coret_config(ticks, CORET_IRQn)
# 31 "F:/Appl/C-Sky/CDK/CSKY/csi/csi_core/include/csi_core.h" 2
# 92 "g:\\sw_home\\csky\\csi\\apt32f172a\\drv\\source\\csi_driver\\drv\\include\\soc.h" 2


# 1 "g:\\sw_home\\csky\\csi\\apt32f172a\\drv\\source\\csi_driver\\include\\apt_syscon.h" 1
# 19 "g:\\sw_home\\csky\\csi\\apt32f172a\\drv\\source\\csi_driver\\include\\apt_syscon.h"
#define _CSI_SYSCON_H_ 






# 1 "f:\\appl\\c-sky\\cdk\\csky\\mingw\\csky-abiv2-elf-toolchain\\lib\\gcc\\csky-elfabiv2\\6.3.0\\include\\stdbool.h" 1 3 4
# 29 "f:\\appl\\c-sky\\cdk\\csky\\mingw\\csky-abiv2-elf-toolchain\\lib\\gcc\\csky-elfabiv2\\6.3.0\\include\\stdbool.h" 3 4
#define _STDBOOL_H 



#define bool _Bool
#define true 1
#define false 0
# 52 "f:\\appl\\c-sky\\cdk\\csky\\mingw\\csky-abiv2-elf-toolchain\\lib\\gcc\\csky-elfabiv2\\6.3.0\\include\\stdbool.h" 3 4
#define __bool_true_false_are_defined 1
# 27 "g:\\sw_home\\csky\\csi\\apt32f172a\\drv\\source\\csi_driver\\include\\apt_syscon.h" 2
# 1 "F:/Appl/C-Sky/CDK/CSKY/csi/csi_driver/include/drv_common.h" 1
# 25 "F:/Appl/C-Sky/CDK/CSKY/csi/csi_driver/include/drv_common.h"
#define _DRV_COMMON_H_ 


# 1 "F:/Appl/C-Sky/CDK/CSKY/csi/csi_driver/include/drv_errno.h" 1
# 24 "F:/Appl/C-Sky/CDK/CSKY/csi/csi_driver/include/drv_errno.h"
#define _DRV_ERRNO_H_ 


# 1 "f:\\appl\\c-sky\\cdk\\csky\\mingw\\csky-abiv2-elf-toolchain\\csky-elfabiv2\\sys-include\\errno.h" 1 3 4
# 9 "f:\\appl\\c-sky\\cdk\\csky\\mingw\\csky-abiv2-elf-toolchain\\csky-elfabiv2\\sys-include\\errno.h" 3 4
#define _ERRNO_H_ 



# 1 "f:\\appl\\c-sky\\cdk\\csky\\mingw\\csky-abiv2-elf-toolchain\\csky-elfabiv2\\sys-include\\serf\\linux_errno.h" 1 3 4
# 9 "f:\\appl\\c-sky\\cdk\\csky\\mingw\\csky-abiv2-elf-toolchain\\csky-elfabiv2\\sys-include\\serf\\linux_errno.h" 3 4
#define _LINUX_ERRNO_H_ 

# 1 "f:\\appl\\c-sky\\cdk\\csky\\mingw\\csky-abiv2-elf-toolchain\\csky-elfabiv2\\sys-include\\errno.h" 1 3 4
# 12 "f:\\appl\\c-sky\\cdk\\csky\\mingw\\csky-abiv2-elf-toolchain\\csky-elfabiv2\\sys-include\\serf\\linux_errno.h" 2 3 4

#undef EDOM
#undef EILSEQ
#undef ERANGE

#define EPERM 1
#define ENOENT 2
#define ESRCH 3
#define EINTR 4
#define EIO 5
#define ENXIO 6
#define E2BIG 7
#define ENOEXEC 8
#define EBADF 9
#define ECHILD 10
#define EAGAIN 11
#define ENOMEM 12
#define EACCES 13
#define EFAULT 14
#define ENOTBLK 15
#define EBUSY 16
#define EEXIST 17
#define EXDEV 18
#define ENODEV 19
#define ENOTDIR 20
#define EISDIR 21
#define EINVAL 22
#define ENFILE 23
#define EMFILE 24
#define ENOTTY 25
#define ETXTBSY 26
#define EFBIG 27
#define ENOSPC 28
#define ESPIPE 29
#define EROFS 30
#define EMLINK 31
#define EPIPE 32
#define EDOM 33
#define ERANGE 34
#define ENOMSG 35
#define EIDRM 36
#define ECHRNG 37
#define EL2NSYNC 38
#define EL3HLT 39
#define EL3RST 40
#define ELNRNG 41
#define EUNATCH 42
#define ENOCSI 43
#define EL2HLT 44
#define EDEADLK 45
#define ENOLCK 46
#define EBADE 50
#define EBADR 51
#define EXFULL 52
#define ENOANO 53
#define EBADRQC 54
#define EBADSLT 55
#define EDEADLOCK 56
#define EBFONT 57
#define ENOSTR 60
#define ENODATA 61
#define ETIME 62
#define ENOSR 63
#define ENONET 64
#define ENOPKG 65
#define EREMOTE 66
#define ENOLINK 67
#define EADV 68
#define ESRMNT 69
#define ECOMM 70
#define EPROTO 71
#define EMULTIHOP 74
#define ELBIN 75
#define EDOTDOT 76
#define EBADMSG 77
#define EFTYPE 79
#define ENOTUNIQ 80
#define EBADFD 81
#define EREMCHG 82
#define ELIBACC 83
#define ELIBBAD 84
#define ELIBSCN 85
#define ELIBMAX 86
#define ELIBEXEC 87
#define ENOSYS 88
#define ENMFILE 89
#define ENOTEMPTY 90
#define ENAMETOOLONG 91
#define ELOOP 92
#define EOPNOTSUPP 95
#define EPFNOSUPPORT 96
#define ECONNRESET 104
#define ENOBUFS 105
#define EAFNOSUPPORT 106
#define EPROTOTYPE 107
#define ENOTSOCK 108
#define ENOPROTOOPT 109
#define ESHUTDOWN 110
#define ECONNREFUSED 111
#define EADDRINUSE 112
#define ECONNABORTED 113
#define ENETUNREACH 114
#define ENETDOWN 115
#define ETIMEDOUT 116
#define EHOSTDOWN 117
#define EHOSTUNREACH 118
#define EINPROGRESS 119
#define EALREADY 120
#define EDESTADDRREQ 121
#define EMSGSIZE 122
#define EPROTONOSUPPORT 123
#define ESOCKTNOSUPPORT 124
#define EADDRNOTAVAIL 125
#define ENETRESET 126
#define EISCONN 127
#define ENOTCONN 128
#define ETOOMANYREFS 129
#define EPROCLIM 130
#define EUSERS 131
#define EDQUOT 132
#define ESTALE 133
#define ENOTSUP 134
#define ENOMEDIUM 135
#define ENOSHARE 136
#define ECASECLASH 137
#define EILSEQ 138
#define EOVERFLOW 139
#define ECANCELED 140
#define ENOTRECOVERABLE 141
#define EOWNERDEAD 142
#define ESTRPIPE 143
#define EWOULDBLOCK EAGAIN
# 14 "f:\\appl\\c-sky\\cdk\\csky\\mingw\\csky-abiv2-elf-toolchain\\csky-elfabiv2\\sys-include\\errno.h" 2 3 4




#undef EDOM
#undef EILSEQ
#undef ERANGE


# 22 "f:\\appl\\c-sky\\cdk\\csky\\mingw\\csky-abiv2-elf-toolchain\\csky-elfabiv2\\sys-include\\errno.h" 3 4
extern int errno;

#define EDOM 33
#define ERANGE 34
#define EILSEQ 138
# 28 "F:/Appl/C-Sky/CDK/CSKY/csi/csi_driver/include/drv_errno.h" 2

#define ERRNO_DRV_START 0X80



# 32 "F:/Appl/C-Sky/CDK/CSKY/csi/csi_driver/include/drv_errno.h"
typedef enum {
    DRV_ERROR = 0X80,
    DRV_ERROR_BUSY,
    DRV_ERROR_TIMEOUT,
    DRV_ERROR_UNSUPPORTED,
    DRV_ERROR_PARAMETER,
    DRV_ERROR_SPECIFIC
} drv_err_e;



#define GET_ERROR_TYPE(errno) (error & 0xFF000000 >> 24)


#define GET_ERROR_MODULE(error) (error & 0x00FF0000 >> 16)


#define GET_ERROR_API(error) (error & 0x0000FF00 >> 8)


#define GET_ERROR_NUM(error) (error & 0x000000FF)



#define CSI_DRV_ERRNO_BASE 0x81000000



#define CSI_DRV_ERRNO_GPIO_BASE 0x81010000
#define CSI_DRV_ERRNO_USART_BASE 0x81020000
#define CSI_DRV_ERRNO_SPI_BASE 0x81030000
#define CSI_DRV_ERRNO_IIC_BASE 0x81040000
#define CSI_DRV_ERRNO_PWM_BASE 0x81050000
#define CSI_DRV_ERRNO_RTC_BASE 0x81060000
#define CSI_DRV_ERRNO_TIMER_BASE 0x81070000
#define CSI_DRV_ERRNO_WDT_BASE 0x81080000
#define CSI_DRV_ERRNO_AES_BASE 0x81090000
#define CSI_DRV_ERRNO_CRC_BASE 0x810A0000
#define CSI_DRV_ERRNO_RSA_BASE 0x810B0000
#define CSI_DRV_ERRNO_SHA_BASE 0x810C0000
#define CSI_DRV_ERRNO_TRNG_BASE 0x810D0000
#define CSI_DRV_ERRNO_EFLASH_BASE 0x810E0000
#define CSI_DRV_ERRNO_DMA_BASE 0x811F0000
#define CSI_DRV_ERRNO_NORFLASH_BASE 0x81100000
#define CSI_DRV_ERRNO_INTC_BASE 0x81110000
#define CSI_DRV_ERRNO_SPU_BASE 0x81120000
#define CSI_DRV_ERRNO_ADC_BASE 0x81130000
#define CSI_DRV_ERRNO_PMU_BASE 0x81140000
#define CSI_DRV_ERRNO_BMU_BASE 0x81150000
#define CSI_DRV_ERRNO_ETB_BASE 0x81160000
#define CSI_DRV_ERRNO_I2S_BASE 0x81170000
#define CSI_DRV_ERRNO_USI_BASE 0x81180000
#define CSI_DRV_ERRNO_SPIFLASH_BASE 0x81190000
#define CSI_DRV_ERRNO_ACMP_BASE 0x811A0000
# 29 "F:/Appl/C-Sky/CDK/CSKY/csi/csi_driver/include/drv_common.h" 2


typedef void *drv_handle_t;


#define HANDLE_PARAM_CHK(para,err) do { if ((int32_t)para == (int32_t)NULL) { return (err); } } while (0)
# 47 "F:/Appl/C-Sky/CDK/CSKY/csi/csi_driver/include/drv_common.h"
typedef enum {
    DRV_POWER_OFF,
    DRV_POWER_LOW,
    DRV_POWER_FULL,
    DRV_POWER_SUSPEND,
} csi_power_stat_e;
# 28 "g:\\sw_home\\csky\\csi\\apt32f172a\\drv\\source\\csi_driver\\include\\apt_syscon.h" 2

typedef struct {
    volatile uint32_t IDCCR;
    volatile uint32_t GCER;
    volatile uint32_t GCDR;
    volatile uint32_t GCSR;
    volatile uint32_t _RSVD0;
    volatile uint32_t _RSVD1;
    volatile uint32_t _RSVD2;
    volatile uint32_t SCLKCR;
    volatile uint32_t PCLKCR;
    volatile uint32_t _RSVD3;
    volatile uint32_t PCER0;
    volatile uint32_t PCDR0;
    volatile uint32_t PCSR0;
    volatile uint32_t PCER1;
    volatile uint32_t PCDR1;
    volatile uint32_t PCSR1;
    volatile uint32_t OSTR;
    volatile uint32_t PSTR;
    volatile uint32_t PLLCR;
    volatile uint32_t LVDCR;
    volatile uint32_t CLCR;
    volatile uint32_t PWRCR;
    volatile uint32_t OPT4;
    volatile uint32_t OPT3;
    volatile uint32_t OPT2;
    volatile uint32_t OPT1;
    volatile uint32_t OPT0;
    volatile uint32_t CQCR;
    volatile uint32_t CQSR;
    volatile uint32_t IECR;
    volatile uint32_t IDCR;
    volatile uint32_t IMSR;
    volatile uint32_t IAR;
    volatile uint32_t ICR;
    volatile uint32_t RISR;
    volatile uint32_t ISR;
    volatile uint32_t RSR;
    volatile uint32_t EXIRT;
    volatile uint32_t EXIFT;
    volatile uint32_t EXIER;
    volatile uint32_t EXIDR;
    volatile uint32_t EXIMR;
    volatile uint32_t EXIAR;
    volatile uint32_t EXICR;
    volatile uint32_t EXIRS;
    volatile uint32_t IWDCR;
    volatile uint32_t IWDCNT;
    volatile uint32_t IWDEDR;
    volatile uint32_t CINF0;
    volatile uint32_t CINF1;
    volatile uint32_t FINF0;
    volatile uint32_t FINF1;
    volatile uint32_t _RSVD6;
    volatile uint32_t _RSVD7;
    volatile uint32_t _RSVD8;
    volatile uint32_t _RSVD9;
    volatile uint32_t _RSVD10;
    volatile uint32_t _RSVD11;
    volatile uint32_t _RSVD12;
    volatile uint32_t ERRINF;
    volatile uint32_t _RSVD13;
    volatile uint32_t _RSVD14;
    volatile uint32_t _RSVD15;
    volatile uint32_t _RSVD16;
    volatile uint32_t _RSVD17;
    volatile uint32_t _RSVD18;
    volatile uint32_t ACCENA;
    volatile uint32_t PROT00;
    volatile uint32_t PROT01;
    volatile uint32_t PROT02;
    volatile uint32_t PROT03;
    volatile uint32_t PROT04;
    volatile uint32_t PROT05;
    volatile uint32_t PROT06;
    volatile uint32_t PROT07;
    volatile uint32_t PROT08;
    volatile uint32_t PROT09;
    volatile uint32_t PROT10;
    volatile uint32_t PROT11;
    volatile uint32_t PROT12;
    volatile uint32_t PROT13;
    volatile uint32_t PROT14;
    volatile uint32_t PROT15;
    volatile uint32_t PROT16;
    volatile uint32_t PROT17;
    volatile uint32_t PROT18;
    volatile uint32_t PROT19;
} APT_SYSCON_Reg_t, *syscon_handle_t;


extern syscon_handle_t H_SYSCON;


#define PWRCR_KEY (0xA66Aul<<16)
#define SCLKCR_KEY (0xD22Dul<<16)
#define PCLKCR_KEY (0xC33Cul<<16)
#define LVDCR_KEY (0xB44Bul<<16)
#define IWDTCR_KEY (0x8778ul<<16)
#define IWDEDR_KEY (0x7887ul<<16)


#define PCLK_ENDIS_IFC 1ul
#define PCLK_ENDIS_ADC (1ul<<4 )
#define PCLK_ENDIS_TKEY (1ul<<6 )
#define PCLK_ENDIS_UART0 (1ul<<8 )
#define PCLK_ENDIS_UART1 (1ul<<9 )
#define PCLK_ENDIS_I2C (1ul<<22)

#define PCLK_ENDIS_TC0 (1ul<< 8)|(1ul<<31)
#define PCLK_ENDIS_TC1 (1ul<< 9)|(1ul<<31)
#define PCLK_ENDIS_TC2 (1ul<<10)|(1ul<<31)
#define PCLK_ENDIS_TC3 (1ul<<11)|(1ul<<31)
#define PCLK_ENDIS_EPWM (1ul<<12)|(1ul<<31)
#define PCLK_ENDIS_LED (1ul<<16)|(1ul<<31)
#define PCLK_ENDIS_CMP0 (1ul<<17)|(1ul<<31)
#define PCLK_ENDIS_CMP1 (1ul<<18)|(1ul<<31)
#define PCLK_ENDIS_CMP2 (1ul<<19)|(1ul<<31)
#define PCLK_ENDIS_CMP3 (1ul<<20)|(1ul<<31)
#define PCLK_ENDIS_CMP4 (1ul<<21)|(1ul<<31)
#define PCLK_ENDIS_OPA (1ul<<22)|(1ul<<31)
#define PCLK_ENDIS_GPIOA0 (1ul<<24)|(1ul<<31)
#define PCLK_ENDIS_GPIOB0 (1ul<<25)|(1ul<<31)
#define PCLK_ENDIS_GPIOC0 (1ul<<26)|(1ul<<31)
#define PCLK_ENDIS_GPIOD0 (1ul<<27)|(1ul<<31)


#define SYSCON_INT_ISOSC_ST (1ul << 0)
#define SYSCON_INT_IMOSC_ST (1ul << 1)
#define SYSCON_INT_EMOSC_ST (1ul << 3)
#define SYSCON_INT_SYSCLK_ST (1ul << 7)
#define SYSCON_INT_IWDT (1ul << 8)
#define SYSCON_INT_LVD (1ul << 11)
#define SYSCON_INT_EMFAIL (1ul << 18)
#define SYSCON_INT_EMRCV (1ul << 19)
#define SYSCON_INT_CMDERR (1ul << 29)


#define EXI_LINE0 (1ul << 0 )
#define EXI_LINE1 (1ul << 1 )
#define EXI_LINE2 (1ul << 2 )
#define EXI_LINE3 (1ul << 3 )
#define EXI_LINE4 (1ul << 4 )
#define EXI_LINE5 (1ul << 5 )
#define EXI_LINE6 (1ul << 6 )
#define EXI_LINE7 (1ul << 7 )
#define EXI_LINE8 (1ul << 8 )
#define EXI_LINE9 (1ul << 9 )
#define EXI_LINE10 (1ul << 10)
#define EXI_LINE11 (1ul << 11)
#define EXI_LINE12 (1ul << 12)
#define EXI_LINE13 (1ul << 13)
#define EXI_LINE14 (1ul << 14)
#define EXI_LINE15 (1ul << 15)


typedef enum {
    ENDIS_ISOSC = 1,
    ENDIS_IMOSC = 2,
    ENDIS_EMOSC = 8,
} clock_source_t;


typedef enum {
    SYSCLK_IMOSC_40M = 0,
    SYSCLK_IMOSC_20M ,
    SYSCLK_EMOSC ,
    SYSCLK_ISOSC ,
} sysclk_src_t;


typedef enum {
    IWDT_OVT_0P128 = 0,
    IWDT_OVT_0P256 ,
    IWDT_OVT_0P5S ,
    IWDT_OVT_1S ,
    IWDT_OVT_2S ,
    IWDT_OVT_3S ,
    IWDT_OVT_4S ,
    IWDT_OVT_8S ,
} iwdt_ovt_t;


typedef enum {
    IWDT_WND_1IN8 = 0,
    IWDT_WND_2IN8 ,
    IWDT_WND_3IN8 ,
    IWDT_WND_4IN8 ,
    IWDT_WND_5IN8 ,
    IWDT_WND_6IN8 ,
    IWDT_WND_7IN8 ,
} iwdt_wnd_t;


typedef enum {
    LVD_INTAT2V55 = 0,
    LVD_INTAT3V00 ,
    LVD_INTAT3V90 ,
    LVD_INTAT4V10 ,
    LVD_INTDIS ,
} lvd_intlvl_t;


typedef enum {
    LVD_RSTAT2P15 = 0,
    LVD_RSTAT2P75 ,
    LVD_RSTAT3P35 ,
    LVD_RSTAT3P65 ,
} lvd_rstlvl_t;


typedef enum {
    CINF0 = 0,
    CINF1 ,
    FINF0 ,
    FINF1 ,
} prj_infor_t;


typedef enum {
    RDP = 0,
    DBP ,
    HDP ,
} prot_infor_t;


typedef enum {
    CLO_ISCLK = 0,
    CLO_IMCLK = 1,
    CLO_EMCLK = 3,
    CLO_SYSCLK = 7,
} clo_src_t;


typedef union {
    struct {
        uint32_t RST_POR: 1;
        uint32_t RST_LVR: 1;
        uint32_t RST_EXT: 1;
        uint32_t Reserved1: 1;
        uint32_t RST_IWDT: 1;
        uint32_t Reserved2: 1;
        uint32_t RST_CMRST: 1;
        uint32_t RST_CPU: 1;
        uint32_t RST_SYSCON: 1;
        uint32_t Reserved3: 23;
    } b;
    uint32_t w;
} reset_src_t;
# 95 "g:\\sw_home\\csky\\csi\\apt32f172a\\drv\\source\\csi_driver\\drv\\include\\soc.h" 2
# 1 "g:\\sw_home\\csky\\csi\\apt32f172a\\drv\\source\\csi_driver\\include\\apt_ifc.h" 1
# 19 "g:\\sw_home\\csky\\csi\\apt32f172a\\drv\\source\\csi_driver\\include\\apt_ifc.h"
#define _CSI_IFC_H_ 
# 29 "g:\\sw_home\\csky\\csi\\apt32f172a\\drv\\source\\csi_driver\\include\\apt_ifc.h"
typedef struct {
    volatile uint32_t IDR ;
    volatile uint32_t CEDR ;
    volatile uint32_t SRR ;
    volatile uint32_t CMR ;
    volatile uint32_t CR ;
    volatile uint32_t MR ;
    volatile uint32_t PF_AR ;
    volatile uint32_t PF_DR ;
    volatile uint32_t KR ;
    volatile uint32_t ICR ;
    volatile uint32_t RISR ;
    volatile uint32_t MISR ;
    volatile uint32_t ICLR ;
} APT_IFC_Reg_t, *ifc_handle_t;

extern ifc_handle_t H_IFC;
# 96 "g:\\sw_home\\csky\\csi\\apt32f172a\\drv\\source\\csi_driver\\drv\\include\\soc.h" 2
# 1 "g:\\sw_home\\csky\\csi\\apt32f172a\\drv\\source\\csi_driver\\include\\apt_adc.h" 1
# 19 "g:\\sw_home\\csky\\csi\\apt32f172a\\drv\\source\\csi_driver\\include\\apt_adc.h"
#define _CSI_ADC_H_ 
# 30 "g:\\sw_home\\csky\\csi\\apt32f172a\\drv\\source\\csi_driver\\include\\apt_adc.h"
typedef struct {
    volatile uint32_t ECR;
    volatile uint32_t DCR;
    volatile uint32_t PMSR;
    volatile uint32_t ReservedB;
    volatile uint32_t CR;
    volatile uint32_t MR;
    volatile uint32_t ReservedC;
    volatile uint32_t CSR;
    volatile uint32_t SR;
    volatile uint32_t IER;
    volatile uint32_t IDR;
    volatile uint32_t IMR;
    volatile uint32_t SEQ[16];
    volatile uint32_t PRI;
    volatile uint32_t TDL0;
    volatile uint32_t TDL1;
    volatile uint32_t ReservedD[33];
    volatile uint32_t DR[16];
    volatile uint32_t CMP0;
    volatile uint32_t CMP1;
} APT_ADC_Reg_t, *adc_handle_t;

extern adc_handle_t H_ADC;
# 97 "g:\\sw_home\\csky\\csi\\apt32f172a\\drv\\source\\csi_driver\\drv\\include\\soc.h" 2
# 1 "g:\\sw_home\\csky\\csi\\apt32f172a\\drv\\source\\csi_driver\\include\\apt_cmp.h" 1
# 19 "g:\\sw_home\\csky\\csi\\apt32f172a\\drv\\source\\csi_driver\\include\\apt_cmp.h"
#define _CSI_CMP_H_ 
# 30 "g:\\sw_home\\csky\\csi\\apt32f172a\\drv\\source\\csi_driver\\include\\apt_cmp.h"
typedef struct
{
    volatile uint32_t CEDR;
    volatile uint32_t CR0;
    volatile uint32_t CR1;
    volatile uint32_t CR2;
    volatile uint32_t CR3;
    volatile uint32_t CR4;
    volatile uint32_t FLTCR0;
    volatile uint32_t FLTCR1;
    volatile uint32_t FLTCR2;
    volatile uint32_t FLTCR3;
    volatile uint32_t FLTCR4;
    volatile uint32_t WCNT0;
    volatile uint32_t WCNT1;
    volatile uint32_t WCNT2;
    volatile uint32_t INPCR0;
    volatile uint32_t INPCR1;
    volatile uint32_t INPCR2;
    volatile uint32_t INPCR3;
    volatile uint32_t INPCR4;
    volatile uint32_t TRGCR;
    volatile uint32_t IMCR;
    volatile uint32_t RISR;
    volatile uint32_t MISR;
    volatile uint32_t ICR;
} APT_CMP_Reg_t, *cmp_handle_t;

extern cmp_handle_t H_CMP;
# 98 "g:\\sw_home\\csky\\csi\\apt32f172a\\drv\\source\\csi_driver\\drv\\include\\soc.h" 2
# 1 "g:\\sw_home\\csky\\csi\\apt32f172a\\drv\\source\\csi_driver\\include\\apt_opa.h" 1
# 19 "g:\\sw_home\\csky\\csi\\apt32f172a\\drv\\source\\csi_driver\\include\\apt_opa.h"
#define _CSI_OPA_H_ 
# 30 "g:\\sw_home\\csky\\csi\\apt32f172a\\drv\\source\\csi_driver\\include\\apt_opa.h"
typedef struct
{
    volatile uint32_t CR0;
    volatile uint32_t CR1;
    volatile uint32_t GATR0;
    volatile uint32_t GATR1;
} APT_OPA_Reg_t, *opa_handle_t;

extern opa_handle_t H_OPA;
# 99 "g:\\sw_home\\csky\\csi\\apt32f172a\\drv\\source\\csi_driver\\drv\\include\\soc.h" 2
# 1 "g:\\sw_home\\csky\\csi\\apt32f172a\\drv\\source\\csi_driver\\include\\apt_i2c.h" 1
# 19 "g:\\sw_home\\csky\\csi\\apt32f172a\\drv\\source\\csi_driver\\include\\apt_i2c.h"
#define _CSI_I2C_H_ 
# 30 "g:\\sw_home\\csky\\csi\\apt32f172a\\drv\\source\\csi_driver\\include\\apt_i2c.h"
typedef struct
{
    volatile uint32_t ReservedA[20];
    volatile uint32_t ECR;
    volatile uint32_t DCR;
    volatile uint32_t PMSR;
    volatile uint32_t ReservedD;
    volatile uint32_t CR;
    volatile uint32_t MR;
    volatile uint32_t ReservedE[2];
    volatile uint32_t SR;
    volatile uint32_t IER;
    volatile uint32_t IDR;
    volatile uint32_t IMR;
    volatile uint32_t DAT;
    volatile uint32_t ADR;
    volatile uint32_t THOLD;
} APT_I2C_Reg_t, *i2c_handle_t;

extern i2c_handle_t H_I2C;
# 100 "g:\\sw_home\\csky\\csi\\apt32f172a\\drv\\source\\csi_driver\\drv\\include\\soc.h" 2
# 1 "g:\\sw_home\\csky\\csi\\apt32f172a\\drv\\source\\csi_driver\\include\\apt_spi.h" 1
# 19 "g:\\sw_home\\csky\\csi\\apt32f172a\\drv\\source\\csi_driver\\include\\apt_spi.h"
#define _CSI_SPI_H_ 
# 30 "g:\\sw_home\\csky\\csi\\apt32f172a\\drv\\source\\csi_driver\\include\\apt_spi.h"
typedef struct
{
    volatile uint32_t CR0;
    volatile uint32_t CR1;
    volatile uint32_t DR;
    volatile uint32_t SR;
    volatile uint32_t CPSR;
    volatile uint32_t IMSCR;
    volatile uint32_t RISR;
    volatile uint32_t MISR;
    volatile uint32_t ICR;
} APT_SPI_Reg_t, *spi_handle_t;

extern spi_handle_t H_SPI;
# 101 "g:\\sw_home\\csky\\csi\\apt32f172a\\drv\\source\\csi_driver\\drv\\include\\soc.h" 2
# 1 "g:\\sw_home\\csky\\csi\\apt32f172a\\drv\\source\\csi_driver\\include\\apt_uart.h" 1
# 19 "g:\\sw_home\\csky\\csi\\apt32f172a\\drv\\source\\csi_driver\\include\\apt_uart.h"
#define _CSI_UART_H_ 
# 30 "g:\\sw_home\\csky\\csi\\apt32f172a\\drv\\source\\csi_driver\\include\\apt_uart.h"
typedef struct
{
    volatile uint32_t DATA;
    volatile uint32_t SR;
    volatile uint32_t CTRL;
    volatile uint32_t ISR;
    volatile uint32_t BRDIV;
    volatile uint32_t ReservedA[20];
} APT_UART_Reg_t, *uart_handle_t;

extern uart_handle_t H_UART1;
# 102 "g:\\sw_home\\csky\\csi\\apt32f172a\\drv\\source\\csi_driver\\drv\\include\\soc.h" 2
# 1 "g:\\sw_home\\csky\\csi\\apt32f172a\\drv\\source\\csi_driver\\include\\apt_usart.h" 1
# 19 "g:\\sw_home\\csky\\csi\\apt32f172a\\drv\\source\\csi_driver\\include\\apt_usart.h"
#define _CSI_USART_H_ 
# 30 "g:\\sw_home\\csky\\csi\\apt32f172a\\drv\\source\\csi_driver\\include\\apt_usart.h"
typedef struct
{
    volatile uint32_t IDR;
    volatile uint32_t CEDR;
    volatile uint32_t SRR;
    volatile uint32_t CR;
    volatile uint32_t MR;
    volatile uint32_t IMSCR;
    volatile uint32_t RISR;
    volatile uint32_t MISR;
    volatile uint32_t ICR;
    volatile uint32_t SR;
    volatile uint32_t RHR;
    volatile uint32_t THR;
    volatile uint32_t BRGR;
    volatile uint32_t RTOR;
    volatile uint32_t TTGR;
    volatile uint32_t LIR;
    volatile uint32_t DFWR0;
    volatile uint32_t DFWR1;
    volatile uint32_t DFRR0;
    volatile uint32_t DFRR1;
    volatile uint32_t SBLR;
    volatile uint32_t LCP1;
    volatile uint32_t LCP2;
} APT_USART_Reg_t, *usart_handle_t;

extern usart_handle_t H_UART0;
# 103 "g:\\sw_home\\csky\\csi\\apt32f172a\\drv\\source\\csi_driver\\drv\\include\\soc.h" 2
# 1 "g:\\sw_home\\csky\\csi\\apt32f172a\\drv\\source\\csi_driver\\include\\apt_led.h" 1
# 19 "g:\\sw_home\\csky\\csi\\apt32f172a\\drv\\source\\csi_driver\\include\\apt_led.h"
#define _CSI_LED_H_ 
# 30 "g:\\sw_home\\csky\\csi\\apt32f172a\\drv\\source\\csi_driver\\include\\apt_led.h"
typedef struct
{
    volatile uint32_t CR;
    volatile uint32_t BRIGHT;
    volatile uint32_t RISR;
    volatile uint32_t IMCR;
    volatile uint32_t MISR;
    volatile uint32_t ICR;
    volatile uint32_t RSVD;
    volatile uint32_t TIMCR;
    volatile uint32_t BLKER;
    volatile uint32_t BLKDR;
    volatile uint32_t BLKST;
    volatile uint32_t SEGDATA0;
    volatile uint32_t SEGDATA1;
    volatile uint32_t SEGDATA2;
    volatile uint32_t SEGDATA3;
    volatile uint32_t SEGDATA4;
    volatile uint32_t SEGDATA5;
    volatile uint32_t SEGDATA6;
    volatile uint32_t SEGDATA7;
} APT_LED_Reg_t, *led_handle_t;

extern led_handle_t H_LED;
# 104 "g:\\sw_home\\csky\\csi\\apt32f172a\\drv\\source\\csi_driver\\drv\\include\\soc.h" 2
# 1 "g:\\sw_home\\csky\\csi\\apt32f172a\\drv\\source\\csi_driver\\include\\apt_tkey.h" 1
# 19 "g:\\sw_home\\csky\\csi\\apt32f172a\\drv\\source\\csi_driver\\include\\apt_tkey.h"
#define _CSI_TKEY_H_ 
# 30 "g:\\sw_home\\csky\\csi\\apt32f172a\\drv\\source\\csi_driver\\include\\apt_tkey.h"
typedef struct
{
    volatile uint32_t CR0;
    volatile uint32_t CR1;
    volatile uint32_t HWPCR0;
    volatile uint32_t HWPCR1;
    volatile uint32_t BLFUCR;
    volatile uint32_t BLFUDR;
    volatile uint32_t START;
    volatile uint32_t CEDR;
    volatile uint32_t CHDSTL;
    volatile uint32_t CHDSTH;
    volatile uint32_t RSVDA[2];
    volatile uint32_t CHCFG;
    volatile uint32_t TSRL;
    volatile uint32_t TSRH;
    volatile uint32_t GSR;
    volatile uint32_t OSR0;
    volatile uint32_t OSR1;
    volatile uint32_t OSR2;
    volatile uint32_t OSR3;
    volatile uint32_t OSR4;
    volatile uint32_t TKCRL;
    volatile uint32_t TKCRH;
    volatile uint32_t RISR;
    volatile uint32_t IMCR;
    volatile uint32_t MISR;
    volatile uint32_t ICR;
    volatile uint32_t RSVDB;
    volatile uint32_t CHxCNT[20];
    volatile uint32_t RSVDC[4];
    volatile uint32_t CHxBL[20];
    volatile uint32_t RSVDD[4];
    volatile uint32_t TKEYST;
    volatile uint32_t BLUPINF;
} APT_TKEY_Reg_t, *tkey_handle_t;

extern tkey_handle_t H_TKEY;
# 105 "g:\\sw_home\\csky\\csi\\apt32f172a\\drv\\source\\csi_driver\\drv\\include\\soc.h" 2
# 1 "g:\\sw_home\\csky\\csi\\apt32f172a\\drv\\source\\csi_driver\\include\\apt_tc0.h" 1
# 19 "g:\\sw_home\\csky\\csi\\apt32f172a\\drv\\source\\csi_driver\\include\\apt_tc0.h"
#define _CSI_TC0_H_ 
# 30 "g:\\sw_home\\csky\\csi\\apt32f172a\\drv\\source\\csi_driver\\include\\apt_tc0.h"
typedef struct {
    volatile uint32_t ReservedA[20];
    volatile uint32_t ECR;
    volatile uint32_t DCR;
    volatile uint32_t PMSR;
    volatile uint32_t ReservedD;
    volatile uint32_t CR;
    volatile uint32_t MR;
    volatile uint32_t ReservedE;
    volatile uint32_t CSR;
    volatile uint32_t SR;
    volatile uint32_t IER;
    volatile uint32_t IDR;
    volatile uint32_t IMR;
    volatile uint32_t CV;
    volatile uint32_t RA;
    volatile uint32_t RB;
    volatile uint32_t RC;
    volatile uint32_t ReservedF[28];
} APT_TC0_CHREG_t;

typedef struct
{
   APT_TC0_CHREG_t CH[3];
   volatile uint32_t BCR;
   volatile uint32_t BMR;
} APT_TC0_Reg_t, *tc0_handle_t;

extern tc0_handle_t H_TC0;
# 106 "g:\\sw_home\\csky\\csi\\apt32f172a\\drv\\source\\csi_driver\\drv\\include\\soc.h" 2
# 1 "g:\\sw_home\\csky\\csi\\apt32f172a\\drv\\source\\csi_driver\\include\\apt_tc1.h" 1
# 19 "g:\\sw_home\\csky\\csi\\apt32f172a\\drv\\source\\csi_driver\\include\\apt_tc1.h"
#define _CSI_TC1_H_ 
# 30 "g:\\sw_home\\csky\\csi\\apt32f172a\\drv\\source\\csi_driver\\include\\apt_tc1.h"
typedef struct
{
    volatile uint32_t IDR;
    volatile uint32_t CSSR;
    volatile uint32_t CEDR;
    volatile uint32_t SRR;
    volatile uint32_t CSR;
    volatile uint32_t CCR;
    volatile uint32_t SR;
    volatile uint32_t IMSCR;
    volatile uint32_t RISR;
    volatile uint32_t MISR;
    volatile uint32_t ICR;
    volatile uint32_t CDR;
    volatile uint32_t CSMR;
    volatile uint32_t PRDR;
    volatile uint32_t PULR;
    volatile uint32_t RESVD[4];
    volatile uint32_t CUCR;
    volatile uint32_t CDCR;
    volatile uint32_t CVR;
} APT_TC1_Reg_t, *tc1_handle_t;

extern tc1_handle_t H_TC1;
# 107 "g:\\sw_home\\csky\\csi\\apt32f172a\\drv\\source\\csi_driver\\drv\\include\\soc.h" 2
# 1 "g:\\sw_home\\csky\\csi\\apt32f172a\\drv\\source\\csi_driver\\include\\apt_tc2.h" 1
# 19 "g:\\sw_home\\csky\\csi\\apt32f172a\\drv\\source\\csi_driver\\include\\apt_tc2.h"
#define _CSI_TC2_H_ 
# 30 "g:\\sw_home\\csky\\csi\\apt32f172a\\drv\\source\\csi_driver\\include\\apt_tc2.h"
typedef struct
{
    volatile uint32_t IDR;
    volatile uint32_t CEDR;
    volatile uint32_t RSSR;
    volatile uint32_t IMSCR;
    volatile uint32_t RISR;
    volatile uint32_t MISR;
    volatile uint32_t ICR;
    volatile uint32_t SR;
    volatile uint32_t ReservedA;
    volatile uint32_t MR;
    volatile uint32_t ReservedB[2];
    volatile uint32_t CNTBR;
    volatile uint32_t CNTR;
    volatile uint32_t CDR;
    volatile uint32_t ReservedC[5];
    volatile uint32_t PCNTR;
    volatile uint32_t ReservedD[11];
    volatile uint32_t CRR;
    volatile uint32_t CMR;
    volatile uint32_t CIMSCR;
    volatile uint32_t CRISR;
    volatile uint32_t CMISR;
    volatile uint32_t CICR;
    volatile uint32_t ReservedE;
    volatile uint32_t CAPSR;
    volatile uint32_t ReservedF[8];
    volatile uint32_t CC0R;;
    volatile uint32_t CC1R;;
} APT_TC2_Reg_t, *tc2_handle_t;

extern tc2_handle_t H_TC2;
# 108 "g:\\sw_home\\csky\\csi\\apt32f172a\\drv\\source\\csi_driver\\drv\\include\\soc.h" 2
# 1 "g:\\sw_home\\csky\\csi\\apt32f172a\\drv\\source\\csi_driver\\include\\apt_tc3.h" 1
# 19 "g:\\sw_home\\csky\\csi\\apt32f172a\\drv\\source\\csi_driver\\include\\apt_tc3.h"
#define _CSI_TC3_H_ 
# 30 "g:\\sw_home\\csky\\csi\\apt32f172a\\drv\\source\\csi_driver\\include\\apt_tc3.h"
typedef struct
{
    volatile uint32_t IDR;
    volatile uint32_t CSSR;
    volatile uint32_t CEDR;
    volatile uint32_t SRR;
    volatile uint32_t CR;
    volatile uint32_t PRDR;
    volatile uint32_t TIMDR;
    volatile uint32_t IMCR;
    volatile uint32_t RISR;
    volatile uint32_t MISR;
    volatile uint32_t ICR;
} APT_TC3_Reg_t, *tc3_handle_t;

extern tc3_handle_t H_TC3;
# 109 "g:\\sw_home\\csky\\csi\\apt32f172a\\drv\\source\\csi_driver\\drv\\include\\soc.h" 2
# 1 "g:\\sw_home\\csky\\csi\\apt32f172a\\drv\\source\\csi_driver\\include\\apt_epwm.h" 1
# 19 "g:\\sw_home\\csky\\csi\\apt32f172a\\drv\\source\\csi_driver\\include\\apt_epwm.h"
#define _CSI_EPWM_H_ 
# 30 "g:\\sw_home\\csky\\csi\\apt32f172a\\drv\\source\\csi_driver\\include\\apt_epwm.h"
typedef struct
{
    volatile uint32_t CR;
    volatile uint32_t LKCR;
    volatile uint32_t LKTRG;
    volatile uint32_t CNTR0;
    volatile uint32_t CNTBR0;
    volatile uint32_t PCNTR0;
    volatile uint32_t SLPCNTR0;
    volatile uint32_t CNTR1;
    volatile uint32_t CNTBR1;
    volatile uint32_t PCNTR1;
    volatile uint32_t SLPCNTR1;
    volatile uint32_t CNTR2;
    volatile uint32_t CNTBR2;
    volatile uint32_t PCNTR2;
    volatile uint32_t SLPCNTR2;
    volatile uint32_t CMPAR0;
    volatile uint32_t PCMPAR0;
    volatile uint32_t SLPCMPAR0;
    volatile uint32_t CMPBR0;
    volatile uint32_t PCMPBR0;
    volatile uint32_t SLPCMPBR0;
    volatile uint32_t CMPAR1;
    volatile uint32_t PCMPAR1;
    volatile uint32_t SLPCMPAR1;
    volatile uint32_t CMPBR1;
    volatile uint32_t PCMPBR1;
    volatile uint32_t SLPCMPBR1;
    volatile uint32_t CMPAR2;
    volatile uint32_t PCMPAR2;
    volatile uint32_t SLPCMPAR2;
    volatile uint32_t CMPBR2;
    volatile uint32_t PCMPBR2;
    volatile uint32_t SLPCMPBR2;
    volatile uint32_t WGCR0;
    volatile uint32_t WGCR1;
    volatile uint32_t WGCR2;
    volatile uint32_t OUTCR0;
    volatile uint32_t OUTCR1;
    volatile uint32_t OUTCR2;
    volatile uint32_t CFCR0;
    volatile uint32_t CFCR1;
    volatile uint32_t CFCR2;
    volatile uint32_t EMR;
    volatile uint32_t SLCON;
    volatile uint32_t SLSTEP0;
    volatile uint32_t SLSTEP1;
    volatile uint32_t IER;
    volatile uint32_t ICR;
    volatile uint32_t RISR;
    volatile uint32_t MISR;
    volatile uint32_t EXTRG0;
    volatile uint32_t EXTRG1;
} APT_EPWM_Reg_t, *epwm_handle_t;

extern epwm_handle_t H_EPWM;
# 110 "g:\\sw_home\\csky\\csi\\apt32f172a\\drv\\source\\csi_driver\\drv\\include\\soc.h" 2



#define APT_DEF_DISABLE false
#define APT_DEF_ENABLE true




#define APT_DEFL_BASE (0x10000000UL)
#define APT_SRAM_BASE (0x20000000UL)

#define APT_APB_BASE (0x40000000UL)

#define APT_SFR_BASE (APT_APB_BASE+0x00000UL)
#define APT_IFC_BASE (APT_APB_BASE+0x10000UL)
#define APT_SYSCON_BASE (APT_APB_BASE+0x11000UL)
#define APT_TKEY_BASE (APT_APB_BASE+0x20000UL)
#define APT_ADC0_BASE (APT_APB_BASE+0x30000UL)
#define APT_GPIOA0_BASE (APT_APB_BASE+0x40000UL)
#define APT_GPIOA1_BASE (APT_APB_BASE+0x40100UL)
#define APT_GPIOB0_BASE (APT_APB_BASE+0x41000UL)
#define APT_GPIOC0_BASE (APT_APB_BASE+0x42000UL)
#define APT_GPIODd_BASE (APT_APB_BASE+0x43000UL)
#define APT_EXIGRP_BASE (APT_APB_BASE+0x44000UL)
#define APT_TC0_BASE (APT_APB_BASE+0x50000UL)
#define APT_TC1_BASE (APT_APB_BASE+0x51000UL)
#define APT_TC2_BASE (APT_APB_BASE+0x52000UL)
#define APT_TC3_BASE (APT_APB_BASE+0x53000UL)
#define APT_EPWM_BASE (APT_APB_BASE+0x54000UL)
#define APT_LED_BASE (APT_APB_BASE+0x60000UL)
#define APT_USART0_BASE (APT_APB_BASE+0x80000UL)
#define APT_UART1_BASE (APT_APB_BASE+0x81000UL)
#define APT_SPI0_BASE (APT_APB_BASE+0x90000UL)
#define APT_SPI1_BASE (APT_APB_BASE+0x91000UL)
#define APT_SPI2_BASE (APT_APB_BASE+0x92000UL)
#define APT_SPI3_BASE (APT_APB_BASE+0x93000UL)
#define APT_I2C0_BASE (APT_APB_BASE+0xA0000UL)
#define APT_I2C1_BASE (APT_APB_BASE+0xA1000UL)
#define APT_CMP_BASE (APT_APB_BASE+0xB0000UL)
#define APT_CMP1_BASE (APT_APB_BASE+0xB1000UL)
#define APT_CMP2_BASE (APT_APB_BASE+0xB2000UL)
#define APT_CMP3_BASE (APT_APB_BASE+0xB3000UL)
#define APT_CMP4_BASE (APT_APB_BASE+0xB4000UL)
#define APT_OPA_BASE (APT_APB_BASE+0xC0000UL)

#define CONFIG_GPIOA0_PIN_NUM 16
#define CONFIG_GPIOA1_PIN_NUM 6
#define CONFIG_GPIOB0_PIN_NUM 2
#define CONFIG_GPIOC0_PIN_NUM 4
#define CONFIG_GPIOD0_PIN_NUM 2
# 20 "G:/SW_HOME/CSKY/CSI/APT32F172A/drv/Source/csi_driver/drv/dw_syscon.c" 2

# 1 "g:\\sw_home\\csky\\csi\\apt32f172a\\drv\\source\\csi_driver\\drv\\include\\lib.h" 1
void mdelay(uint32_t ms);
# 22 "G:/SW_HOME/CSKY/CSI/APT32F172A/drv/Source/csi_driver/drv/dw_syscon.c" 2



typedef struct {
    uint32_t pending_bit_num;
    void (*isr_ptr)(void);
} syscon_isr_table_t;

extern syscon_isr_table_t syscon_isr_table[];

static 
# 32 "G:/SW_HOME/CSKY/CSI/APT32F172A/drv/Source/csi_driver/drv/dw_syscon.c" 3 4
      _Bool 
# 32 "G:/SW_HOME/CSKY/CSI/APT32F172A/drv/Source/csi_driver/drv/dw_syscon.c"
           emosc_intialized_flag;

uint32_t _cur_sysclk, _cur_hclk_freq, _cur_pclk_freq;
# 145 "G:/SW_HOME/CSKY/CSI/APT32F172A/drv/Source/csi_driver/drv/dw_syscon.c"
void dw_syscon_emosc_config(syscon_handle_t handle, 
# 145 "G:/SW_HOME/CSKY/CSI/APT32F172A/drv/Source/csi_driver/drv/dw_syscon.c" 3 4
                                                   _Bool 
# 145 "G:/SW_HOME/CSKY/CSI/APT32F172A/drv/Source/csi_driver/drv/dw_syscon.c"
                                                        lf_sel, uint32_t osc_stabletime, uint32_t osc_gain)
{
    switch (lf_sel) {
        case 
# 148 "G:/SW_HOME/CSKY/CSI/APT32F172A/drv/Source/csi_driver/drv/dw_syscon.c" 3 4
            0
# 148 "G:/SW_HOME/CSKY/CSI/APT32F172A/drv/Source/csi_driver/drv/dw_syscon.c"
                 :
            handle->OSTR = osc_stabletime;
            handle->PWRCR = ((handle->PWRCR) & ~(0xful<<8)) | (osc_gain<<8) | (0xA66Aul<<16);
            break;
        case 
# 152 "G:/SW_HOME/CSKY/CSI/APT32F172A/drv/Source/csi_driver/drv/dw_syscon.c" 3 4
            1
# 152 "G:/SW_HOME/CSKY/CSI/APT32F172A/drv/Source/csi_driver/drv/dw_syscon.c"
                :
            handle->OSTR = osc_stabletime;
            handle->PWRCR = ((handle->PWRCR) & ~(0xful<<8)) | ((osc_gain & 7ul)<<8) | (0xA66Aul<<16);
            break;
    }

    emosc_intialized_flag = 
# 158 "G:/SW_HOME/CSKY/CSI/APT32F172A/drv/Source/csi_driver/drv/dw_syscon.c" 3 4
                           1
# 158 "G:/SW_HOME/CSKY/CSI/APT32F172A/drv/Source/csi_driver/drv/dw_syscon.c"
                               ;
}







int32_t dw_syscon_set_clocksource_switch(syscon_handle_t handle, uint32_t target_clock, 
# 167 "G:/SW_HOME/CSKY/CSI/APT32F172A/drv/Source/csi_driver/drv/dw_syscon.c" 3 4
                                                                                       _Bool 
# 167 "G:/SW_HOME/CSKY/CSI/APT32F172A/drv/Source/csi_driver/drv/dw_syscon.c"
                                                                                            status)
{
    uint32_t cur_clkstatus;

    if ((target_clock == ENDIS_EMOSC) && !emosc_intialized_flag) {
        return -1;
    }

    cur_clkstatus = handle->GCSR;
    if (status == 
# 176 "G:/SW_HOME/CSKY/CSI/APT32F172A/drv/Source/csi_driver/drv/dw_syscon.c" 3 4
                 1
# 176 "G:/SW_HOME/CSKY/CSI/APT32F172A/drv/Source/csi_driver/drv/dw_syscon.c"
                               ) {
        handle->GCER = target_clock;
        cur_clkstatus |= target_clock;
    }
    else {
        handle->GCDR = target_clock;
        cur_clkstatus &= ~target_clock;
    }

    mdelay (100);

    if (handle->GCSR != cur_clkstatus) {
        return -1;
    }
    else {
        return 0;
    }
}
# 202 "G:/SW_HOME/CSKY/CSI/APT32F172A/drv/Source/csi_driver/drv/dw_syscon.c"
int32_t dw_syscon_systemclock_config(syscon_handle_t handle, sysclk_src_t target_sysclk, uint32_t hclk_freq, uint32_t pclk_freq)
{
    volatile uint32_t i;
    uint32_t target_sysclk_freq = 0;
    uint32_t target_hclk_freq, hclk_div;
    uint32_t target_pclk_freq, pclk_div;

    if (hclk_freq < pclk_freq) {
        return -1;
    }

    switch (target_sysclk) {
        case SYSCLK_IMOSC_40M:
            target_sysclk_freq = 40000000;
   break;
        case SYSCLK_IMOSC_20M:
            target_sysclk_freq = 20000000;
            break;
        case SYSCLK_EMOSC:
            target_sysclk_freq = 8000000;
            break;
        case SYSCLK_ISOSC:
            target_sysclk_freq = 3000000;
            break;
    }
 target_hclk_freq = hclk_freq;

    hclk_div = target_sysclk_freq/target_hclk_freq;
    target_hclk_freq = target_sysclk_freq/hclk_div;
    pclk_div = hclk_freq/pclk_freq;
    target_pclk_freq = target_hclk_freq/pclk_div;

    if ((_cur_sysclk == SYSCLK_IMOSC_20M) && (target_sysclk == SYSCLK_IMOSC_40M)) {
        handle->GCER = 1;
        handle->ERRINF = 0;
        for (i=0;i<100;i++);
        handle->SCLKCR = (4 | (0xD22Dul<<16));
        for (i=0;i<10;i++);
        if ((handle->ERRINF) & (1ul<<4)) {
            return -2;
        }
        handle->GCDR = 2;
        handle->CLCR |= (1ul<<22);
        handle->GCER = 2;
        for (i=0;i<100;i++);
        handle->SCLKCR = ((hclk_div<<8)|(0xD22Dul<<16));
        for (i=0;i<10;i++);
        if ((handle->ERRINF) & (1ul<<4)) {
            return -2;
        }
    }
    else if ((_cur_sysclk == SYSCLK_IMOSC_40M) && (target_sysclk == SYSCLK_IMOSC_20M)) {
        handle->GCER = 1;
        handle->ERRINF = 0;
        for (i=0;i<100;i++);
        handle->SCLKCR = (4 | (0xD22Dul<<16));
        for (i=0;i<10;i++);
        if ((handle->ERRINF) & (1ul<<4)) {
            return -2;
        }
        handle->GCDR = 2;
        handle->CLCR &= ~(1ul<<22);
        handle->GCER = 2;
        for (i=0;i<100;i++);
        handle->SCLKCR = ((hclk_div<<8)|(0xD22Dul<<16));
        for (i=0;i<10;i++);
        if ((handle->ERRINF) & (1ul<<4)) {
            return -2;
        }
    } else if (target_sysclk == SYSCLK_EMOSC) {
        handle->ERRINF = 0;
        handle->SCLKCR = (1 | (hclk_div<<8) | (0xD22Dul<<16));
        for (i=0;i<10;i++);
        if ((handle->ERRINF) & (1ul<<4)) {
            return -2;
        }
    } else if (target_sysclk == SYSCLK_ISOSC) {
        handle->ERRINF = 0;
        handle->SCLKCR = (4 | (hclk_div<<8) | (0xD22Dul<<16));
        for (i=0;i<10;i++);
        if ((handle->ERRINF) & (1ul<<4)) {
            return -2;
        }
    }


    handle->PCLKCR = ((pclk_div<<8)|(0xC33Cul<<16));


    _cur_sysclk = target_sysclk;
    _cur_hclk_freq = target_hclk_freq;
    _cur_pclk_freq = target_pclk_freq;

    return 0;
}
# 307 "G:/SW_HOME/CSKY/CSI/APT32F172A/drv/Source/csi_driver/drv/dw_syscon.c"
int32_t dw_syscon_set_individual_pclk_switch(syscon_handle_t handle, 
# 307 "G:/SW_HOME/CSKY/CSI/APT32F172A/drv/Source/csi_driver/drv/dw_syscon.c" 3 4
                                                                    _Bool 
# 307 "G:/SW_HOME/CSKY/CSI/APT32F172A/drv/Source/csi_driver/drv/dw_syscon.c"
                                                                         status, uint32_t pclk0_sel, uint32_t pclk1_sel)
{
    if ((pclk0_sel & (1ul<<31))||!(pclk1_sel & (1ul<<31))) {
        return -1;
    }
    else {
        switch (status) {
            case 
# 314 "G:/SW_HOME/CSKY/CSI/APT32F172A/drv/Source/csi_driver/drv/dw_syscon.c" 3 4
                1
# 314 "G:/SW_HOME/CSKY/CSI/APT32F172A/drv/Source/csi_driver/drv/dw_syscon.c"
                    :
                handle->PCER0 = pclk0_sel;
                handle->PCER1 = pclk1_sel;
                break;
            case 
# 318 "G:/SW_HOME/CSKY/CSI/APT32F172A/drv/Source/csi_driver/drv/dw_syscon.c" 3 4
                0
# 318 "G:/SW_HOME/CSKY/CSI/APT32F172A/drv/Source/csi_driver/drv/dw_syscon.c"
                     :
                handle->PCDR0 = pclk0_sel;
                handle->PCDR1 = pclk1_sel;
                break;
        }
    }

    return 0;
}







void dw_syscon_set_all_pclk_switch(syscon_handle_t handle, 
# 334 "G:/SW_HOME/CSKY/CSI/APT32F172A/drv/Source/csi_driver/drv/dw_syscon.c" 3 4
                                                          _Bool 
# 334 "G:/SW_HOME/CSKY/CSI/APT32F172A/drv/Source/csi_driver/drv/dw_syscon.c"
                                                               status)
{
    switch (status) {
        case 
# 337 "G:/SW_HOME/CSKY/CSI/APT32F172A/drv/Source/csi_driver/drv/dw_syscon.c" 3 4
            1
# 337 "G:/SW_HOME/CSKY/CSI/APT32F172A/drv/Source/csi_driver/drv/dw_syscon.c"
                :
            handle->PCER0 = 0xffffffff;
            handle->PCER1 = 0xffffffff;
            break;
        case 
# 341 "G:/SW_HOME/CSKY/CSI/APT32F172A/drv/Source/csi_driver/drv/dw_syscon.c" 3 4
            0
# 341 "G:/SW_HOME/CSKY/CSI/APT32F172A/drv/Source/csi_driver/drv/dw_syscon.c"
                 :
            handle->PCDR0 = 0xffffffff;
            handle->PCDR1 = 0xffffffff;
            break;
    }
}
# 355 "G:/SW_HOME/CSKY/CSI/APT32F172A/drv/Source/csi_driver/drv/dw_syscon.c"
int32_t dw_syscon_set_clockmonitor_switch(syscon_handle_t handle, 
# 355 "G:/SW_HOME/CSKY/CSI/APT32F172A/drv/Source/csi_driver/drv/dw_syscon.c" 3 4
                                                                 _Bool 
# 355 "G:/SW_HOME/CSKY/CSI/APT32F172A/drv/Source/csi_driver/drv/dw_syscon.c"
                                                                      status, 
# 355 "G:/SW_HOME/CSKY/CSI/APT32F172A/drv/Source/csi_driver/drv/dw_syscon.c" 3 4
                                                                              _Bool 
# 355 "G:/SW_HOME/CSKY/CSI/APT32F172A/drv/Source/csi_driver/drv/dw_syscon.c"
                                                                                   rst_on_fail)
{
    if (!((handle->GCSR) & 1ul)) {
        return -1;
    }

    handle->ERRINF = 0;

    if ((status == 
# 363 "G:/SW_HOME/CSKY/CSI/APT32F172A/drv/Source/csi_driver/drv/dw_syscon.c" 3 4
                  1
# 363 "G:/SW_HOME/CSKY/CSI/APT32F172A/drv/Source/csi_driver/drv/dw_syscon.c"
                                ) && (rst_on_fail == 
# 363 "G:/SW_HOME/CSKY/CSI/APT32F172A/drv/Source/csi_driver/drv/dw_syscon.c" 3 4
                                                     1
# 363 "G:/SW_HOME/CSKY/CSI/APT32F172A/drv/Source/csi_driver/drv/dw_syscon.c"
                                                                   )) {
        handle->GCER = (1ul<<18) | (1ul<<19);
    }
    else if ((status == 
# 366 "G:/SW_HOME/CSKY/CSI/APT32F172A/drv/Source/csi_driver/drv/dw_syscon.c" 3 4
                       1
# 366 "G:/SW_HOME/CSKY/CSI/APT32F172A/drv/Source/csi_driver/drv/dw_syscon.c"
                                     ) && (rst_on_fail == 
# 366 "G:/SW_HOME/CSKY/CSI/APT32F172A/drv/Source/csi_driver/drv/dw_syscon.c" 3 4
                                                          0
# 366 "G:/SW_HOME/CSKY/CSI/APT32F172A/drv/Source/csi_driver/drv/dw_syscon.c"
                                                                         )) {
        handle->GCER = (1ul<<18) ;
        handle->GCDR = (1ul<<19) ;
    }
    else {
        handle->GCDR = (1ul<<18) | (1ul<<19) ;
    }

    if ((handle->ERRINF) & (1ul<<11)) {
        return -2;
    }
    else {
        return 0;
    }
}







void dw_syscon_pclk_active_under_sleep(syscon_handle_t handle, 
# 388 "G:/SW_HOME/CSKY/CSI/APT32F172A/drv/Source/csi_driver/drv/dw_syscon.c" 3 4
                                                              _Bool 
# 388 "G:/SW_HOME/CSKY/CSI/APT32F172A/drv/Source/csi_driver/drv/dw_syscon.c"
                                                                   status)
{
    if (status == 
# 390 "G:/SW_HOME/CSKY/CSI/APT32F172A/drv/Source/csi_driver/drv/dw_syscon.c" 3 4
                 1
# 390 "G:/SW_HOME/CSKY/CSI/APT32F172A/drv/Source/csi_driver/drv/dw_syscon.c"
                               ) {
        handle->GCER = (1ul<<8);
    }
    else {
        handle->GCDR = (1ul<<8);
    }
}







void dw_syscon_set_iwdt_switch(syscon_handle_t handle, 
# 404 "G:/SW_HOME/CSKY/CSI/APT32F172A/drv/Source/csi_driver/drv/dw_syscon.c" 3 4
                                                      _Bool 
# 404 "G:/SW_HOME/CSKY/CSI/APT32F172A/drv/Source/csi_driver/drv/dw_syscon.c"
                                                           status)
{
    if (status == 
# 406 "G:/SW_HOME/CSKY/CSI/APT32F172A/drv/Source/csi_driver/drv/dw_syscon.c" 3 4
                 1
# 406 "G:/SW_HOME/CSKY/CSI/APT32F172A/drv/Source/csi_driver/drv/dw_syscon.c"
                               ) {
        handle->IWDEDR = (0x7887ul<<16) ;
    }
    else {
        handle->IWDEDR = (0x7887ul<<16) | 0x5555;
    }
}






void dw_syscon_iwdt_reload(syscon_handle_t handle)
{
    volatile uint32_t i;
    handle->IWDCNT = (0x5Aul<<24);
    for (i=0;i<100;i++);
    while ((handle->IWDCNT) & (1ul<<31));
}
# 434 "G:/SW_HOME/CSKY/CSI/APT32F172A/drv/Source/csi_driver/drv/dw_syscon.c"
void dw_syscon_iwdt_config(syscon_handle_t handle, iwdt_ovt_t iwdt_ovt, iwdt_wnd_t iwdt_wnd)
{
    handle->IWDCR = (iwdt_ovt << 8) | (iwdt_wnd << 2) | (0x8778ul << 16);
}
# 446 "G:/SW_HOME/CSKY/CSI/APT32F172A/drv/Source/csi_driver/drv/dw_syscon.c"
void dw_syscon_lvd_config(syscon_handle_t handle, lvd_intlvl_t lvd_intlvl, lvd_rstlvl_t lvd_rstlvl)
{
    if (lvd_intlvl == LVD_INTDIS) {
        handle->LVDCR = ((handle->LVDCR) & 0xf) | (0<<11) | (lvd_rstlvl<<12) | (0xB44Bul<<16);
    }
    else {
        handle->LVDCR = ((handle->LVDCR) & 0xf) | (1ul<<11) | (lvd_intlvl<<8) | (lvd_rstlvl<<12) | (0xB44Bul<<16);
    }

}







void dw_syscon_set_lvd_switch(syscon_handle_t handle, 
# 463 "G:/SW_HOME/CSKY/CSI/APT32F172A/drv/Source/csi_driver/drv/dw_syscon.c" 3 4
                                                     _Bool 
# 463 "G:/SW_HOME/CSKY/CSI/APT32F172A/drv/Source/csi_driver/drv/dw_syscon.c"
                                                          status)
{
    if (status == 
# 465 "G:/SW_HOME/CSKY/CSI/APT32F172A/drv/Source/csi_driver/drv/dw_syscon.c" 3 4
                 1
# 465 "G:/SW_HOME/CSKY/CSI/APT32F172A/drv/Source/csi_driver/drv/dw_syscon.c"
                               ) {
        handle->LVDCR = (0xB44Bul<<16) | ((handle->LVDCR) & ~0xf) ;
    }
    else {
        handle->LVDCR = (0xB44Bul<<16) | ((handle->LVDCR) | 0xa);
    }
}
# 480 "G:/SW_HOME/CSKY/CSI/APT32F172A/drv/Source/csi_driver/drv/dw_syscon.c"

# 480 "G:/SW_HOME/CSKY/CSI/APT32F172A/drv/Source/csi_driver/drv/dw_syscon.c" 3 4
_Bool 
# 480 "G:/SW_HOME/CSKY/CSI/APT32F172A/drv/Source/csi_driver/drv/dw_syscon.c"
    dw_syscon_get_lvd_status(syscon_handle_t handle)
{
    
# 482 "G:/SW_HOME/CSKY/CSI/APT32F172A/drv/Source/csi_driver/drv/dw_syscon.c" 3 4
   _Bool 
# 482 "G:/SW_HOME/CSKY/CSI/APT32F172A/drv/Source/csi_driver/drv/dw_syscon.c"
        lvd_flag;
    if ((handle->LVDCR) & (1ul<<15)) {
        lvd_flag = 
# 484 "G:/SW_HOME/CSKY/CSI/APT32F172A/drv/Source/csi_driver/drv/dw_syscon.c" 3 4
                  1
# 484 "G:/SW_HOME/CSKY/CSI/APT32F172A/drv/Source/csi_driver/drv/dw_syscon.c"
                      ;
    }
    else {
        lvd_flag = 
# 487 "G:/SW_HOME/CSKY/CSI/APT32F172A/drv/Source/csi_driver/drv/dw_syscon.c" 3 4
                  0
# 487 "G:/SW_HOME/CSKY/CSI/APT32F172A/drv/Source/csi_driver/drv/dw_syscon.c"
                       ;
    }

    return lvd_flag;
}
# 500 "G:/SW_HOME/CSKY/CSI/APT32F172A/drv/Source/csi_driver/drv/dw_syscon.c"
uint32_t dw_syscon_exi_set_rising(syscon_handle_t handle, uint32_t exi_sel, 
# 500 "G:/SW_HOME/CSKY/CSI/APT32F172A/drv/Source/csi_driver/drv/dw_syscon.c" 3 4
                                                                           _Bool 
# 500 "G:/SW_HOME/CSKY/CSI/APT32F172A/drv/Source/csi_driver/drv/dw_syscon.c"
                                                                                status)
{
    if (status == 
# 502 "G:/SW_HOME/CSKY/CSI/APT32F172A/drv/Source/csi_driver/drv/dw_syscon.c" 3 4
                 1
# 502 "G:/SW_HOME/CSKY/CSI/APT32F172A/drv/Source/csi_driver/drv/dw_syscon.c"
                               ) {
        handle->EXIRT |= exi_sel;
    }
    else
    {
        handle->EXIRT &= ~exi_sel;
    }

    return handle->EXIRT;
}
# 520 "G:/SW_HOME/CSKY/CSI/APT32F172A/drv/Source/csi_driver/drv/dw_syscon.c"
uint32_t dw_syscon_exi_set_falling(syscon_handle_t handle, uint32_t exi_sel, 
# 520 "G:/SW_HOME/CSKY/CSI/APT32F172A/drv/Source/csi_driver/drv/dw_syscon.c" 3 4
                                                                            _Bool 
# 520 "G:/SW_HOME/CSKY/CSI/APT32F172A/drv/Source/csi_driver/drv/dw_syscon.c"
                                                                                 status)
{
    if (status == 
# 522 "G:/SW_HOME/CSKY/CSI/APT32F172A/drv/Source/csi_driver/drv/dw_syscon.c" 3 4
                 1
# 522 "G:/SW_HOME/CSKY/CSI/APT32F172A/drv/Source/csi_driver/drv/dw_syscon.c"
                               ) {
        handle->EXIFT |= exi_sel;
    }
    else
    {
        handle->EXIFT &= ~exi_sel;
    }

    return handle->EXIFT;
}
# 540 "G:/SW_HOME/CSKY/CSI/APT32F172A/drv/Source/csi_driver/drv/dw_syscon.c"
uint32_t dw_syscon_set_exi_switch(syscon_handle_t handle, uint32_t exi_sel, 
# 540 "G:/SW_HOME/CSKY/CSI/APT32F172A/drv/Source/csi_driver/drv/dw_syscon.c" 3 4
                                                                           _Bool 
# 540 "G:/SW_HOME/CSKY/CSI/APT32F172A/drv/Source/csi_driver/drv/dw_syscon.c"
                                                                                status)
{
    if (status == 
# 542 "G:/SW_HOME/CSKY/CSI/APT32F172A/drv/Source/csi_driver/drv/dw_syscon.c" 3 4
                 1
# 542 "G:/SW_HOME/CSKY/CSI/APT32F172A/drv/Source/csi_driver/drv/dw_syscon.c"
                               ) {
        handle->EXIER = exi_sel;
    }
    else {
        handle->EXIDR = exi_sel;
    }

    return handle->EXIMR;
}
# 559 "G:/SW_HOME/CSKY/CSI/APT32F172A/drv/Source/csi_driver/drv/dw_syscon.c"
void dw_syscon_clear_exi_pending(syscon_handle_t handle, uint32_t exi_sel)
{
    handle->EXICR = exi_sel;
}
# 571 "G:/SW_HOME/CSKY/CSI/APT32F172A/drv/Source/csi_driver/drv/dw_syscon.c"
uint32_t dw_syscon_get_exi_status(syscon_handle_t handle, uint32_t exi_sel, 
# 571 "G:/SW_HOME/CSKY/CSI/APT32F172A/drv/Source/csi_driver/drv/dw_syscon.c" 3 4
                                                                           _Bool 
# 571 "G:/SW_HOME/CSKY/CSI/APT32F172A/drv/Source/csi_driver/drv/dw_syscon.c"
                                                                                status)
{
    if (status == 
# 573 "G:/SW_HOME/CSKY/CSI/APT32F172A/drv/Source/csi_driver/drv/dw_syscon.c" 3 4
                 1
# 573 "G:/SW_HOME/CSKY/CSI/APT32F172A/drv/Source/csi_driver/drv/dw_syscon.c"
                               ) {
        return ((handle->EXIRS) & exi_sel);
    }
    else {
        return ((handle->EXICR) & exi_sel);
    }
}







void dw_syscon_software_trigger_exi(syscon_handle_t handle, uint32_t exi_sel)
{
    handle->EXIAR = exi_sel;
}







reset_src_t dw_syscon_get_reset_source_status(syscon_handle_t handle)
{
    return (reset_src_t)(handle->RSR);
}
# 610 "G:/SW_HOME/CSKY/CSI/APT32F172A/drv/Source/csi_driver/drv/dw_syscon.c"
uint32_t dw_syscon_set_interrupt_switch(syscon_handle_t handle, uint32_t int_sel, 
# 610 "G:/SW_HOME/CSKY/CSI/APT32F172A/drv/Source/csi_driver/drv/dw_syscon.c" 3 4
                                                                                 _Bool 
# 610 "G:/SW_HOME/CSKY/CSI/APT32F172A/drv/Source/csi_driver/drv/dw_syscon.c"
                                                                                      status)
{
    if (status == 
# 612 "G:/SW_HOME/CSKY/CSI/APT32F172A/drv/Source/csi_driver/drv/dw_syscon.c" 3 4
                 1
# 612 "G:/SW_HOME/CSKY/CSI/APT32F172A/drv/Source/csi_driver/drv/dw_syscon.c"
                               ) {
        handle->IECR = int_sel;
    }
    else {
        handle->IDCR = int_sel;
    }

    return handle->IMSR;
}







void dw_syscon_clear_interrupt_pending(syscon_handle_t handle, uint32_t int_sel)
{
    handle->ICR = int_sel;
}
# 640 "G:/SW_HOME/CSKY/CSI/APT32F172A/drv/Source/csi_driver/drv/dw_syscon.c"
uint32_t dw_syscon_get_interrupt_status(syscon_handle_t handle, uint32_t int_sel, 
# 640 "G:/SW_HOME/CSKY/CSI/APT32F172A/drv/Source/csi_driver/drv/dw_syscon.c" 3 4
                                                                                 _Bool 
# 640 "G:/SW_HOME/CSKY/CSI/APT32F172A/drv/Source/csi_driver/drv/dw_syscon.c"
                                                                                      status)
{
    if (status == 
# 642 "G:/SW_HOME/CSKY/CSI/APT32F172A/drv/Source/csi_driver/drv/dw_syscon.c" 3 4
                 1
# 642 "G:/SW_HOME/CSKY/CSI/APT32F172A/drv/Source/csi_driver/drv/dw_syscon.c"
                               ) {
        return ((handle->RISR) & int_sel);
    }
    else {
        return ((handle->ISR) & int_sel);
    }
}
# 657 "G:/SW_HOME/CSKY/CSI/APT32F172A/drv/Source/csi_driver/drv/dw_syscon.c"
uint32_t dw_syscon_get_project_information(syscon_handle_t handle, prj_infor_t info_sel)
{
    switch(info_sel)
    {
        case CINF0:
            return handle->CINF0;
            break;
        case CINF1:
            return handle->CINF1;
            break;
        case FINF0:
            return handle->FINF0;
            break;
        case FINF1:
            return handle->FINF1;
            break;
    }

 return 0;
}







uint32_t dw_syscon_get_protection_information(syscon_handle_t handle, prot_infor_t info_sel)
{
    switch(info_sel)
    {
        case RDP:
            if ((handle->OPT0) & (1ul<<27)) {
                return 
# 690 "G:/SW_HOME/CSKY/CSI/APT32F172A/drv/Source/csi_driver/drv/dw_syscon.c" 3 4
                      1
# 690 "G:/SW_HOME/CSKY/CSI/APT32F172A/drv/Source/csi_driver/drv/dw_syscon.c"
                                    ;
            }
            else {
                return 
# 693 "G:/SW_HOME/CSKY/CSI/APT32F172A/drv/Source/csi_driver/drv/dw_syscon.c" 3 4
                      0
# 693 "G:/SW_HOME/CSKY/CSI/APT32F172A/drv/Source/csi_driver/drv/dw_syscon.c"
                                     ;
            }
            break;
        case DBP:
            if ((handle->OPT0) & (1ul<<8)) {
                return 
# 698 "G:/SW_HOME/CSKY/CSI/APT32F172A/drv/Source/csi_driver/drv/dw_syscon.c" 3 4
                      1
# 698 "G:/SW_HOME/CSKY/CSI/APT32F172A/drv/Source/csi_driver/drv/dw_syscon.c"
                                    ;
            }
            else {
                return 
# 701 "G:/SW_HOME/CSKY/CSI/APT32F172A/drv/Source/csi_driver/drv/dw_syscon.c" 3 4
                      0
# 701 "G:/SW_HOME/CSKY/CSI/APT32F172A/drv/Source/csi_driver/drv/dw_syscon.c"
                                     ;
            }
            break;
        case HDP:
            if ((handle->OPT0) & (1ul<<16)) {
                return 1;
            }
            else if ((handle->OPT0) & (1ul<<17)) {
                return 2;
            }
            else if ((handle->OPT0) & (1ul<<18)) {
                return 3;
            }
            else if ((handle->OPT0) & (1ul<<19)) {
                return 4;
            }
            else {
                return 
# 718 "G:/SW_HOME/CSKY/CSI/APT32F172A/drv/Source/csi_driver/drv/dw_syscon.c" 3 4
                      0
# 718 "G:/SW_HOME/CSKY/CSI/APT32F172A/drv/Source/csi_driver/drv/dw_syscon.c"
                                     ;
            }
            break;
    }

 return 0;
}







void dw_syscon_set_hfosc_switch(syscon_handle_t handle, 
# 732 "G:/SW_HOME/CSKY/CSI/APT32F172A/drv/Source/csi_driver/drv/dw_syscon.c" 3 4
                                                       _Bool 
# 732 "G:/SW_HOME/CSKY/CSI/APT32F172A/drv/Source/csi_driver/drv/dw_syscon.c"
                                                            status)
{
    if (status == 
# 734 "G:/SW_HOME/CSKY/CSI/APT32F172A/drv/Source/csi_driver/drv/dw_syscon.c" 3 4
                 1
# 734 "G:/SW_HOME/CSKY/CSI/APT32F172A/drv/Source/csi_driver/drv/dw_syscon.c"
                               ) {
        handle->CLCR |= (1ul<<20);
        while (!((handle->CLCR) & (1ul<<21)));

    }
    else {
        handle->CLCR &= ~(1ul<<20);

    }
}







void dw_syscon_clo_config(syscon_handle_t handle, clo_src_t clo_sel)
{
    handle->CLCR = ((handle->CLCR) & ~(0xf<<16))|(clo_sel<<16);
}
