Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.
--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2018.2 (win64) Build 2258646 Thu Jun 14 20:03:12 MDT 2018
| Date         : Tue Oct 16 22:03:19 2018
| Host         : 15E2 running 64-bit major release  (build 9200)
| Command      : report_timing_summary -max_paths 10 -file thinpad_top_timing_summary_routed.rpt -pb thinpad_top_timing_summary_routed.pb -rpx thinpad_top_timing_summary_routed.rpx -warn_on_violation
| Design       : thinpad_top
| Device       : 7a100t-fgg676
| Speed File   : -2L  PRODUCTION 1.22 2018-03-21
--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  false

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        



check_timing report

Table of Contents
-----------------
1. checking no_clock
2. checking constant_clock
3. checking pulse_width_clock
4. checking unconstrained_internal_endpoints
5. checking no_input_delay
6. checking no_output_delay
7. checking multiple_clock
8. checking generated_clocks
9. checking loops
10. checking partial_input_delay
11. checking partial_output_delay
12. checking latch_loops

1. checking no_clock
--------------------
 There are 86 register/latch pins with no clock driven by root clock pin: clock_btn (HIGH)


2. checking constant_clock
--------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock
-----------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints
--------------------------------------------
 There are 252 pins that are not constrained for maximum delay. (HIGH)

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay
--------------------------
 There are 34 input ports with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay
---------------------------
 There are 28 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock
--------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks
----------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops
-----------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay
--------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay
---------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops
------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
     16.057        0.000                      0                  242        0.093        0.000                      0                  242        9.500        0.000                       0                   134  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock        Waveform(ns)       Period(ns)      Frequency(MHz)
-----        ------------       ----------      --------------
clk_11M0592  {0.000 45.211}     90.422          11.059          
clk_50M      {0.000 10.000}     20.000          50.000          


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
clk_50M            16.057        0.000                      0                  242        0.093        0.000                      0                  242        9.500        0.000                       0                   134  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  clk_50M
  To Clock:  clk_50M

Setup :            0  Failing Endpoints,  Worst Slack       16.057ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.093ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        9.500ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             16.057ns  (required time - arrival time)
  Source:                 vga800x600at75/hdata_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clk_50M  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            vga800x600at75/vdata_reg[10]/R
                            (rising edge-triggered cell FDRE clocked by clk_50M  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_50M
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_50M rise@20.000ns - clk_50M rise@0.000ns)
  Data Path Delay:        3.508ns  (logic 0.694ns (19.782%)  route 2.814ns (80.218%))
  Logic Levels:           3  (LUT4=1 LUT6=2)
  Clock Path Skew:        -0.047ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.701ns = ( 24.701 - 20.000 ) 
    Source Clock Delay      (SCD):    4.987ns
    Clock Pessimism Removal (CPR):    0.239ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_50M rise edge)    0.000     0.000 r  
    D18                                               0.000     0.000 r  clk_50M (IN)
                         net (fo=0)                   0.000     0.000    clk_50M
    D18                  IBUF (Prop_ibuf_I_O)         1.465     1.465 r  clk_50M_IBUF_inst/O
                         net (fo=1, routed)           1.982     3.447    clk_50M_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.081     3.528 r  clk_50M_IBUF_BUFG_inst/O
                         net (fo=134, routed)         1.460     4.987    vga800x600at75/clk_50M
    SLICE_X3Y92          FDRE                                         r  vga800x600at75/hdata_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y92          FDRE (Prop_fdre_C_Q)         0.379     5.366 f  vga800x600at75/hdata_reg[5]/Q
                         net (fo=5, routed)           0.733     6.099    vga800x600at75/hdata[5]
    SLICE_X4Y91          LUT4 (Prop_lut4_I3_O)        0.105     6.204 r  vga800x600at75/video_red_OBUF[2]_inst_i_3/O
                         net (fo=2, routed)           0.694     6.898    vga800x600at75/video_red_OBUF[2]_inst_i_3_n_0
    SLICE_X2Y91          LUT6 (Prop_lut6_I0_O)        0.105     7.003 r  vga800x600at75/hdata[11]_i_1/O
                         net (fo=24, routed)          0.627     7.630    vga800x600at75/hdata[11]_i_1_n_0
    SLICE_X4Y89          LUT6 (Prop_lut6_I5_O)        0.105     7.735 r  vga800x600at75/vdata[11]_i_1/O
                         net (fo=11, routed)          0.760     8.496    vga800x600at75/vdata[11]_i_1_n_0
    SLICE_X5Y91          FDRE                                         r  vga800x600at75/vdata_reg[10]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_50M rise edge)   20.000    20.000 r  
    D18                                               0.000    20.000 r  clk_50M (IN)
                         net (fo=0)                   0.000    20.000    clk_50M
    D18                  IBUF (Prop_ibuf_I_O)         1.398    21.398 r  clk_50M_IBUF_inst/O
                         net (fo=1, routed)           1.880    23.278    clk_50M_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.077    23.355 r  clk_50M_IBUF_BUFG_inst/O
                         net (fo=134, routed)         1.346    24.701    vga800x600at75/clk_50M
    SLICE_X5Y91          FDRE                                         r  vga800x600at75/vdata_reg[10]/C
                         clock pessimism              0.239    24.940    
                         clock uncertainty           -0.035    24.905    
    SLICE_X5Y91          FDRE (Setup_fdre_C_R)       -0.352    24.553    vga800x600at75/vdata_reg[10]
  -------------------------------------------------------------------
                         required time                         24.553    
                         arrival time                          -8.496    
  -------------------------------------------------------------------
                         slack                                 16.057    

Slack (MET) :             16.057ns  (required time - arrival time)
  Source:                 vga800x600at75/hdata_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clk_50M  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            vga800x600at75/vdata_reg[11]/R
                            (rising edge-triggered cell FDRE clocked by clk_50M  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_50M
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_50M rise@20.000ns - clk_50M rise@0.000ns)
  Data Path Delay:        3.508ns  (logic 0.694ns (19.782%)  route 2.814ns (80.218%))
  Logic Levels:           3  (LUT4=1 LUT6=2)
  Clock Path Skew:        -0.047ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.701ns = ( 24.701 - 20.000 ) 
    Source Clock Delay      (SCD):    4.987ns
    Clock Pessimism Removal (CPR):    0.239ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_50M rise edge)    0.000     0.000 r  
    D18                                               0.000     0.000 r  clk_50M (IN)
                         net (fo=0)                   0.000     0.000    clk_50M
    D18                  IBUF (Prop_ibuf_I_O)         1.465     1.465 r  clk_50M_IBUF_inst/O
                         net (fo=1, routed)           1.982     3.447    clk_50M_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.081     3.528 r  clk_50M_IBUF_BUFG_inst/O
                         net (fo=134, routed)         1.460     4.987    vga800x600at75/clk_50M
    SLICE_X3Y92          FDRE                                         r  vga800x600at75/hdata_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y92          FDRE (Prop_fdre_C_Q)         0.379     5.366 f  vga800x600at75/hdata_reg[5]/Q
                         net (fo=5, routed)           0.733     6.099    vga800x600at75/hdata[5]
    SLICE_X4Y91          LUT4 (Prop_lut4_I3_O)        0.105     6.204 r  vga800x600at75/video_red_OBUF[2]_inst_i_3/O
                         net (fo=2, routed)           0.694     6.898    vga800x600at75/video_red_OBUF[2]_inst_i_3_n_0
    SLICE_X2Y91          LUT6 (Prop_lut6_I0_O)        0.105     7.003 r  vga800x600at75/hdata[11]_i_1/O
                         net (fo=24, routed)          0.627     7.630    vga800x600at75/hdata[11]_i_1_n_0
    SLICE_X4Y89          LUT6 (Prop_lut6_I5_O)        0.105     7.735 r  vga800x600at75/vdata[11]_i_1/O
                         net (fo=11, routed)          0.760     8.496    vga800x600at75/vdata[11]_i_1_n_0
    SLICE_X5Y91          FDRE                                         r  vga800x600at75/vdata_reg[11]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_50M rise edge)   20.000    20.000 r  
    D18                                               0.000    20.000 r  clk_50M (IN)
                         net (fo=0)                   0.000    20.000    clk_50M
    D18                  IBUF (Prop_ibuf_I_O)         1.398    21.398 r  clk_50M_IBUF_inst/O
                         net (fo=1, routed)           1.880    23.278    clk_50M_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.077    23.355 r  clk_50M_IBUF_BUFG_inst/O
                         net (fo=134, routed)         1.346    24.701    vga800x600at75/clk_50M
    SLICE_X5Y91          FDRE                                         r  vga800x600at75/vdata_reg[11]/C
                         clock pessimism              0.239    24.940    
                         clock uncertainty           -0.035    24.905    
    SLICE_X5Y91          FDRE (Setup_fdre_C_R)       -0.352    24.553    vga800x600at75/vdata_reg[11]
  -------------------------------------------------------------------
                         required time                         24.553    
                         arrival time                          -8.496    
  -------------------------------------------------------------------
                         slack                                 16.057    

Slack (MET) :             16.057ns  (required time - arrival time)
  Source:                 vga800x600at75/hdata_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clk_50M  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            vga800x600at75/vdata_reg[9]/R
                            (rising edge-triggered cell FDRE clocked by clk_50M  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_50M
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_50M rise@20.000ns - clk_50M rise@0.000ns)
  Data Path Delay:        3.508ns  (logic 0.694ns (19.782%)  route 2.814ns (80.218%))
  Logic Levels:           3  (LUT4=1 LUT6=2)
  Clock Path Skew:        -0.047ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.701ns = ( 24.701 - 20.000 ) 
    Source Clock Delay      (SCD):    4.987ns
    Clock Pessimism Removal (CPR):    0.239ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_50M rise edge)    0.000     0.000 r  
    D18                                               0.000     0.000 r  clk_50M (IN)
                         net (fo=0)                   0.000     0.000    clk_50M
    D18                  IBUF (Prop_ibuf_I_O)         1.465     1.465 r  clk_50M_IBUF_inst/O
                         net (fo=1, routed)           1.982     3.447    clk_50M_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.081     3.528 r  clk_50M_IBUF_BUFG_inst/O
                         net (fo=134, routed)         1.460     4.987    vga800x600at75/clk_50M
    SLICE_X3Y92          FDRE                                         r  vga800x600at75/hdata_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y92          FDRE (Prop_fdre_C_Q)         0.379     5.366 f  vga800x600at75/hdata_reg[5]/Q
                         net (fo=5, routed)           0.733     6.099    vga800x600at75/hdata[5]
    SLICE_X4Y91          LUT4 (Prop_lut4_I3_O)        0.105     6.204 r  vga800x600at75/video_red_OBUF[2]_inst_i_3/O
                         net (fo=2, routed)           0.694     6.898    vga800x600at75/video_red_OBUF[2]_inst_i_3_n_0
    SLICE_X2Y91          LUT6 (Prop_lut6_I0_O)        0.105     7.003 r  vga800x600at75/hdata[11]_i_1/O
                         net (fo=24, routed)          0.627     7.630    vga800x600at75/hdata[11]_i_1_n_0
    SLICE_X4Y89          LUT6 (Prop_lut6_I5_O)        0.105     7.735 r  vga800x600at75/vdata[11]_i_1/O
                         net (fo=11, routed)          0.760     8.496    vga800x600at75/vdata[11]_i_1_n_0
    SLICE_X5Y91          FDRE                                         r  vga800x600at75/vdata_reg[9]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_50M rise edge)   20.000    20.000 r  
    D18                                               0.000    20.000 r  clk_50M (IN)
                         net (fo=0)                   0.000    20.000    clk_50M
    D18                  IBUF (Prop_ibuf_I_O)         1.398    21.398 r  clk_50M_IBUF_inst/O
                         net (fo=1, routed)           1.880    23.278    clk_50M_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.077    23.355 r  clk_50M_IBUF_BUFG_inst/O
                         net (fo=134, routed)         1.346    24.701    vga800x600at75/clk_50M
    SLICE_X5Y91          FDRE                                         r  vga800x600at75/vdata_reg[9]/C
                         clock pessimism              0.239    24.940    
                         clock uncertainty           -0.035    24.905    
    SLICE_X5Y91          FDRE (Setup_fdre_C_R)       -0.352    24.553    vga800x600at75/vdata_reg[9]
  -------------------------------------------------------------------
                         required time                         24.553    
                         arrival time                          -8.496    
  -------------------------------------------------------------------
                         slack                                 16.057    

Slack (MET) :             16.166ns  (required time - arrival time)
  Source:                 vga800x600at75/hdata_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clk_50M  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            vga800x600at75/vdata_reg[5]/R
                            (rising edge-triggered cell FDRE clocked by clk_50M  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_50M
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_50M rise@20.000ns - clk_50M rise@0.000ns)
  Data Path Delay:        3.400ns  (logic 0.694ns (20.413%)  route 2.706ns (79.587%))
  Logic Levels:           3  (LUT4=1 LUT6=2)
  Clock Path Skew:        -0.047ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.701ns = ( 24.701 - 20.000 ) 
    Source Clock Delay      (SCD):    4.987ns
    Clock Pessimism Removal (CPR):    0.239ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_50M rise edge)    0.000     0.000 r  
    D18                                               0.000     0.000 r  clk_50M (IN)
                         net (fo=0)                   0.000     0.000    clk_50M
    D18                  IBUF (Prop_ibuf_I_O)         1.465     1.465 r  clk_50M_IBUF_inst/O
                         net (fo=1, routed)           1.982     3.447    clk_50M_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.081     3.528 r  clk_50M_IBUF_BUFG_inst/O
                         net (fo=134, routed)         1.460     4.987    vga800x600at75/clk_50M
    SLICE_X3Y92          FDRE                                         r  vga800x600at75/hdata_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y92          FDRE (Prop_fdre_C_Q)         0.379     5.366 f  vga800x600at75/hdata_reg[5]/Q
                         net (fo=5, routed)           0.733     6.099    vga800x600at75/hdata[5]
    SLICE_X4Y91          LUT4 (Prop_lut4_I3_O)        0.105     6.204 r  vga800x600at75/video_red_OBUF[2]_inst_i_3/O
                         net (fo=2, routed)           0.694     6.898    vga800x600at75/video_red_OBUF[2]_inst_i_3_n_0
    SLICE_X2Y91          LUT6 (Prop_lut6_I0_O)        0.105     7.003 r  vga800x600at75/hdata[11]_i_1/O
                         net (fo=24, routed)          0.627     7.630    vga800x600at75/hdata[11]_i_1_n_0
    SLICE_X4Y89          LUT6 (Prop_lut6_I5_O)        0.105     7.735 r  vga800x600at75/vdata[11]_i_1/O
                         net (fo=11, routed)          0.652     8.387    vga800x600at75/vdata[11]_i_1_n_0
    SLICE_X5Y90          FDRE                                         r  vga800x600at75/vdata_reg[5]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_50M rise edge)   20.000    20.000 r  
    D18                                               0.000    20.000 r  clk_50M (IN)
                         net (fo=0)                   0.000    20.000    clk_50M
    D18                  IBUF (Prop_ibuf_I_O)         1.398    21.398 r  clk_50M_IBUF_inst/O
                         net (fo=1, routed)           1.880    23.278    clk_50M_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.077    23.355 r  clk_50M_IBUF_BUFG_inst/O
                         net (fo=134, routed)         1.346    24.701    vga800x600at75/clk_50M
    SLICE_X5Y90          FDRE                                         r  vga800x600at75/vdata_reg[5]/C
                         clock pessimism              0.239    24.940    
                         clock uncertainty           -0.035    24.905    
    SLICE_X5Y90          FDRE (Setup_fdre_C_R)       -0.352    24.553    vga800x600at75/vdata_reg[5]
  -------------------------------------------------------------------
                         required time                         24.553    
                         arrival time                          -8.387    
  -------------------------------------------------------------------
                         slack                                 16.166    

Slack (MET) :             16.166ns  (required time - arrival time)
  Source:                 vga800x600at75/hdata_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clk_50M  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            vga800x600at75/vdata_reg[6]/R
                            (rising edge-triggered cell FDRE clocked by clk_50M  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_50M
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_50M rise@20.000ns - clk_50M rise@0.000ns)
  Data Path Delay:        3.400ns  (logic 0.694ns (20.413%)  route 2.706ns (79.587%))
  Logic Levels:           3  (LUT4=1 LUT6=2)
  Clock Path Skew:        -0.047ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.701ns = ( 24.701 - 20.000 ) 
    Source Clock Delay      (SCD):    4.987ns
    Clock Pessimism Removal (CPR):    0.239ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_50M rise edge)    0.000     0.000 r  
    D18                                               0.000     0.000 r  clk_50M (IN)
                         net (fo=0)                   0.000     0.000    clk_50M
    D18                  IBUF (Prop_ibuf_I_O)         1.465     1.465 r  clk_50M_IBUF_inst/O
                         net (fo=1, routed)           1.982     3.447    clk_50M_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.081     3.528 r  clk_50M_IBUF_BUFG_inst/O
                         net (fo=134, routed)         1.460     4.987    vga800x600at75/clk_50M
    SLICE_X3Y92          FDRE                                         r  vga800x600at75/hdata_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y92          FDRE (Prop_fdre_C_Q)         0.379     5.366 f  vga800x600at75/hdata_reg[5]/Q
                         net (fo=5, routed)           0.733     6.099    vga800x600at75/hdata[5]
    SLICE_X4Y91          LUT4 (Prop_lut4_I3_O)        0.105     6.204 r  vga800x600at75/video_red_OBUF[2]_inst_i_3/O
                         net (fo=2, routed)           0.694     6.898    vga800x600at75/video_red_OBUF[2]_inst_i_3_n_0
    SLICE_X2Y91          LUT6 (Prop_lut6_I0_O)        0.105     7.003 r  vga800x600at75/hdata[11]_i_1/O
                         net (fo=24, routed)          0.627     7.630    vga800x600at75/hdata[11]_i_1_n_0
    SLICE_X4Y89          LUT6 (Prop_lut6_I5_O)        0.105     7.735 r  vga800x600at75/vdata[11]_i_1/O
                         net (fo=11, routed)          0.652     8.387    vga800x600at75/vdata[11]_i_1_n_0
    SLICE_X5Y90          FDRE                                         r  vga800x600at75/vdata_reg[6]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_50M rise edge)   20.000    20.000 r  
    D18                                               0.000    20.000 r  clk_50M (IN)
                         net (fo=0)                   0.000    20.000    clk_50M
    D18                  IBUF (Prop_ibuf_I_O)         1.398    21.398 r  clk_50M_IBUF_inst/O
                         net (fo=1, routed)           1.880    23.278    clk_50M_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.077    23.355 r  clk_50M_IBUF_BUFG_inst/O
                         net (fo=134, routed)         1.346    24.701    vga800x600at75/clk_50M
    SLICE_X5Y90          FDRE                                         r  vga800x600at75/vdata_reg[6]/C
                         clock pessimism              0.239    24.940    
                         clock uncertainty           -0.035    24.905    
    SLICE_X5Y90          FDRE (Setup_fdre_C_R)       -0.352    24.553    vga800x600at75/vdata_reg[6]
  -------------------------------------------------------------------
                         required time                         24.553    
                         arrival time                          -8.387    
  -------------------------------------------------------------------
                         slack                                 16.166    

Slack (MET) :             16.166ns  (required time - arrival time)
  Source:                 vga800x600at75/hdata_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clk_50M  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            vga800x600at75/vdata_reg[7]/R
                            (rising edge-triggered cell FDRE clocked by clk_50M  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_50M
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_50M rise@20.000ns - clk_50M rise@0.000ns)
  Data Path Delay:        3.400ns  (logic 0.694ns (20.413%)  route 2.706ns (79.587%))
  Logic Levels:           3  (LUT4=1 LUT6=2)
  Clock Path Skew:        -0.047ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.701ns = ( 24.701 - 20.000 ) 
    Source Clock Delay      (SCD):    4.987ns
    Clock Pessimism Removal (CPR):    0.239ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_50M rise edge)    0.000     0.000 r  
    D18                                               0.000     0.000 r  clk_50M (IN)
                         net (fo=0)                   0.000     0.000    clk_50M
    D18                  IBUF (Prop_ibuf_I_O)         1.465     1.465 r  clk_50M_IBUF_inst/O
                         net (fo=1, routed)           1.982     3.447    clk_50M_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.081     3.528 r  clk_50M_IBUF_BUFG_inst/O
                         net (fo=134, routed)         1.460     4.987    vga800x600at75/clk_50M
    SLICE_X3Y92          FDRE                                         r  vga800x600at75/hdata_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y92          FDRE (Prop_fdre_C_Q)         0.379     5.366 f  vga800x600at75/hdata_reg[5]/Q
                         net (fo=5, routed)           0.733     6.099    vga800x600at75/hdata[5]
    SLICE_X4Y91          LUT4 (Prop_lut4_I3_O)        0.105     6.204 r  vga800x600at75/video_red_OBUF[2]_inst_i_3/O
                         net (fo=2, routed)           0.694     6.898    vga800x600at75/video_red_OBUF[2]_inst_i_3_n_0
    SLICE_X2Y91          LUT6 (Prop_lut6_I0_O)        0.105     7.003 r  vga800x600at75/hdata[11]_i_1/O
                         net (fo=24, routed)          0.627     7.630    vga800x600at75/hdata[11]_i_1_n_0
    SLICE_X4Y89          LUT6 (Prop_lut6_I5_O)        0.105     7.735 r  vga800x600at75/vdata[11]_i_1/O
                         net (fo=11, routed)          0.652     8.387    vga800x600at75/vdata[11]_i_1_n_0
    SLICE_X5Y90          FDRE                                         r  vga800x600at75/vdata_reg[7]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_50M rise edge)   20.000    20.000 r  
    D18                                               0.000    20.000 r  clk_50M (IN)
                         net (fo=0)                   0.000    20.000    clk_50M
    D18                  IBUF (Prop_ibuf_I_O)         1.398    21.398 r  clk_50M_IBUF_inst/O
                         net (fo=1, routed)           1.880    23.278    clk_50M_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.077    23.355 r  clk_50M_IBUF_BUFG_inst/O
                         net (fo=134, routed)         1.346    24.701    vga800x600at75/clk_50M
    SLICE_X5Y90          FDRE                                         r  vga800x600at75/vdata_reg[7]/C
                         clock pessimism              0.239    24.940    
                         clock uncertainty           -0.035    24.905    
    SLICE_X5Y90          FDRE (Setup_fdre_C_R)       -0.352    24.553    vga800x600at75/vdata_reg[7]
  -------------------------------------------------------------------
                         required time                         24.553    
                         arrival time                          -8.387    
  -------------------------------------------------------------------
                         slack                                 16.166    

Slack (MET) :             16.166ns  (required time - arrival time)
  Source:                 vga800x600at75/hdata_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clk_50M  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            vga800x600at75/vdata_reg[8]/R
                            (rising edge-triggered cell FDRE clocked by clk_50M  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_50M
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_50M rise@20.000ns - clk_50M rise@0.000ns)
  Data Path Delay:        3.400ns  (logic 0.694ns (20.413%)  route 2.706ns (79.587%))
  Logic Levels:           3  (LUT4=1 LUT6=2)
  Clock Path Skew:        -0.047ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.701ns = ( 24.701 - 20.000 ) 
    Source Clock Delay      (SCD):    4.987ns
    Clock Pessimism Removal (CPR):    0.239ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_50M rise edge)    0.000     0.000 r  
    D18                                               0.000     0.000 r  clk_50M (IN)
                         net (fo=0)                   0.000     0.000    clk_50M
    D18                  IBUF (Prop_ibuf_I_O)         1.465     1.465 r  clk_50M_IBUF_inst/O
                         net (fo=1, routed)           1.982     3.447    clk_50M_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.081     3.528 r  clk_50M_IBUF_BUFG_inst/O
                         net (fo=134, routed)         1.460     4.987    vga800x600at75/clk_50M
    SLICE_X3Y92          FDRE                                         r  vga800x600at75/hdata_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y92          FDRE (Prop_fdre_C_Q)         0.379     5.366 f  vga800x600at75/hdata_reg[5]/Q
                         net (fo=5, routed)           0.733     6.099    vga800x600at75/hdata[5]
    SLICE_X4Y91          LUT4 (Prop_lut4_I3_O)        0.105     6.204 r  vga800x600at75/video_red_OBUF[2]_inst_i_3/O
                         net (fo=2, routed)           0.694     6.898    vga800x600at75/video_red_OBUF[2]_inst_i_3_n_0
    SLICE_X2Y91          LUT6 (Prop_lut6_I0_O)        0.105     7.003 r  vga800x600at75/hdata[11]_i_1/O
                         net (fo=24, routed)          0.627     7.630    vga800x600at75/hdata[11]_i_1_n_0
    SLICE_X4Y89          LUT6 (Prop_lut6_I5_O)        0.105     7.735 r  vga800x600at75/vdata[11]_i_1/O
                         net (fo=11, routed)          0.652     8.387    vga800x600at75/vdata[11]_i_1_n_0
    SLICE_X5Y90          FDRE                                         r  vga800x600at75/vdata_reg[8]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_50M rise edge)   20.000    20.000 r  
    D18                                               0.000    20.000 r  clk_50M (IN)
                         net (fo=0)                   0.000    20.000    clk_50M
    D18                  IBUF (Prop_ibuf_I_O)         1.398    21.398 r  clk_50M_IBUF_inst/O
                         net (fo=1, routed)           1.880    23.278    clk_50M_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.077    23.355 r  clk_50M_IBUF_BUFG_inst/O
                         net (fo=134, routed)         1.346    24.701    vga800x600at75/clk_50M
    SLICE_X5Y90          FDRE                                         r  vga800x600at75/vdata_reg[8]/C
                         clock pessimism              0.239    24.940    
                         clock uncertainty           -0.035    24.905    
    SLICE_X5Y90          FDRE (Setup_fdre_C_R)       -0.352    24.553    vga800x600at75/vdata_reg[8]
  -------------------------------------------------------------------
                         required time                         24.553    
                         arrival time                          -8.387    
  -------------------------------------------------------------------
                         slack                                 16.166    

Slack (MET) :             16.282ns  (required time - arrival time)
  Source:                 vga800x600at75/hdata_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clk_50M  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            vga800x600at75/vdata_reg[1]/R
                            (rising edge-triggered cell FDRE clocked by clk_50M  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_50M
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_50M rise@20.000ns - clk_50M rise@0.000ns)
  Data Path Delay:        3.283ns  (logic 0.694ns (21.142%)  route 2.589ns (78.858%))
  Logic Levels:           3  (LUT4=1 LUT6=2)
  Clock Path Skew:        -0.048ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.700ns = ( 24.700 - 20.000 ) 
    Source Clock Delay      (SCD):    4.987ns
    Clock Pessimism Removal (CPR):    0.239ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_50M rise edge)    0.000     0.000 r  
    D18                                               0.000     0.000 r  clk_50M (IN)
                         net (fo=0)                   0.000     0.000    clk_50M
    D18                  IBUF (Prop_ibuf_I_O)         1.465     1.465 r  clk_50M_IBUF_inst/O
                         net (fo=1, routed)           1.982     3.447    clk_50M_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.081     3.528 r  clk_50M_IBUF_BUFG_inst/O
                         net (fo=134, routed)         1.460     4.987    vga800x600at75/clk_50M
    SLICE_X3Y92          FDRE                                         r  vga800x600at75/hdata_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y92          FDRE (Prop_fdre_C_Q)         0.379     5.366 f  vga800x600at75/hdata_reg[5]/Q
                         net (fo=5, routed)           0.733     6.099    vga800x600at75/hdata[5]
    SLICE_X4Y91          LUT4 (Prop_lut4_I3_O)        0.105     6.204 r  vga800x600at75/video_red_OBUF[2]_inst_i_3/O
                         net (fo=2, routed)           0.694     6.898    vga800x600at75/video_red_OBUF[2]_inst_i_3_n_0
    SLICE_X2Y91          LUT6 (Prop_lut6_I0_O)        0.105     7.003 r  vga800x600at75/hdata[11]_i_1/O
                         net (fo=24, routed)          0.627     7.630    vga800x600at75/hdata[11]_i_1_n_0
    SLICE_X4Y89          LUT6 (Prop_lut6_I5_O)        0.105     7.735 r  vga800x600at75/vdata[11]_i_1/O
                         net (fo=11, routed)          0.535     8.270    vga800x600at75/vdata[11]_i_1_n_0
    SLICE_X5Y89          FDRE                                         r  vga800x600at75/vdata_reg[1]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_50M rise edge)   20.000    20.000 r  
    D18                                               0.000    20.000 r  clk_50M (IN)
                         net (fo=0)                   0.000    20.000    clk_50M
    D18                  IBUF (Prop_ibuf_I_O)         1.398    21.398 r  clk_50M_IBUF_inst/O
                         net (fo=1, routed)           1.880    23.278    clk_50M_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.077    23.355 r  clk_50M_IBUF_BUFG_inst/O
                         net (fo=134, routed)         1.345    24.700    vga800x600at75/clk_50M
    SLICE_X5Y89          FDRE                                         r  vga800x600at75/vdata_reg[1]/C
                         clock pessimism              0.239    24.939    
                         clock uncertainty           -0.035    24.904    
    SLICE_X5Y89          FDRE (Setup_fdre_C_R)       -0.352    24.552    vga800x600at75/vdata_reg[1]
  -------------------------------------------------------------------
                         required time                         24.552    
                         arrival time                          -8.270    
  -------------------------------------------------------------------
                         slack                                 16.282    

Slack (MET) :             16.282ns  (required time - arrival time)
  Source:                 vga800x600at75/hdata_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clk_50M  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            vga800x600at75/vdata_reg[2]/R
                            (rising edge-triggered cell FDRE clocked by clk_50M  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_50M
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_50M rise@20.000ns - clk_50M rise@0.000ns)
  Data Path Delay:        3.283ns  (logic 0.694ns (21.142%)  route 2.589ns (78.858%))
  Logic Levels:           3  (LUT4=1 LUT6=2)
  Clock Path Skew:        -0.048ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.700ns = ( 24.700 - 20.000 ) 
    Source Clock Delay      (SCD):    4.987ns
    Clock Pessimism Removal (CPR):    0.239ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_50M rise edge)    0.000     0.000 r  
    D18                                               0.000     0.000 r  clk_50M (IN)
                         net (fo=0)                   0.000     0.000    clk_50M
    D18                  IBUF (Prop_ibuf_I_O)         1.465     1.465 r  clk_50M_IBUF_inst/O
                         net (fo=1, routed)           1.982     3.447    clk_50M_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.081     3.528 r  clk_50M_IBUF_BUFG_inst/O
                         net (fo=134, routed)         1.460     4.987    vga800x600at75/clk_50M
    SLICE_X3Y92          FDRE                                         r  vga800x600at75/hdata_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y92          FDRE (Prop_fdre_C_Q)         0.379     5.366 f  vga800x600at75/hdata_reg[5]/Q
                         net (fo=5, routed)           0.733     6.099    vga800x600at75/hdata[5]
    SLICE_X4Y91          LUT4 (Prop_lut4_I3_O)        0.105     6.204 r  vga800x600at75/video_red_OBUF[2]_inst_i_3/O
                         net (fo=2, routed)           0.694     6.898    vga800x600at75/video_red_OBUF[2]_inst_i_3_n_0
    SLICE_X2Y91          LUT6 (Prop_lut6_I0_O)        0.105     7.003 r  vga800x600at75/hdata[11]_i_1/O
                         net (fo=24, routed)          0.627     7.630    vga800x600at75/hdata[11]_i_1_n_0
    SLICE_X4Y89          LUT6 (Prop_lut6_I5_O)        0.105     7.735 r  vga800x600at75/vdata[11]_i_1/O
                         net (fo=11, routed)          0.535     8.270    vga800x600at75/vdata[11]_i_1_n_0
    SLICE_X5Y89          FDRE                                         r  vga800x600at75/vdata_reg[2]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_50M rise edge)   20.000    20.000 r  
    D18                                               0.000    20.000 r  clk_50M (IN)
                         net (fo=0)                   0.000    20.000    clk_50M
    D18                  IBUF (Prop_ibuf_I_O)         1.398    21.398 r  clk_50M_IBUF_inst/O
                         net (fo=1, routed)           1.880    23.278    clk_50M_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.077    23.355 r  clk_50M_IBUF_BUFG_inst/O
                         net (fo=134, routed)         1.345    24.700    vga800x600at75/clk_50M
    SLICE_X5Y89          FDRE                                         r  vga800x600at75/vdata_reg[2]/C
                         clock pessimism              0.239    24.939    
                         clock uncertainty           -0.035    24.904    
    SLICE_X5Y89          FDRE (Setup_fdre_C_R)       -0.352    24.552    vga800x600at75/vdata_reg[2]
  -------------------------------------------------------------------
                         required time                         24.552    
                         arrival time                          -8.270    
  -------------------------------------------------------------------
                         slack                                 16.282    

Slack (MET) :             16.282ns  (required time - arrival time)
  Source:                 vga800x600at75/hdata_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clk_50M  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            vga800x600at75/vdata_reg[3]/R
                            (rising edge-triggered cell FDRE clocked by clk_50M  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_50M
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_50M rise@20.000ns - clk_50M rise@0.000ns)
  Data Path Delay:        3.283ns  (logic 0.694ns (21.142%)  route 2.589ns (78.858%))
  Logic Levels:           3  (LUT4=1 LUT6=2)
  Clock Path Skew:        -0.048ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.700ns = ( 24.700 - 20.000 ) 
    Source Clock Delay      (SCD):    4.987ns
    Clock Pessimism Removal (CPR):    0.239ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_50M rise edge)    0.000     0.000 r  
    D18                                               0.000     0.000 r  clk_50M (IN)
                         net (fo=0)                   0.000     0.000    clk_50M
    D18                  IBUF (Prop_ibuf_I_O)         1.465     1.465 r  clk_50M_IBUF_inst/O
                         net (fo=1, routed)           1.982     3.447    clk_50M_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.081     3.528 r  clk_50M_IBUF_BUFG_inst/O
                         net (fo=134, routed)         1.460     4.987    vga800x600at75/clk_50M
    SLICE_X3Y92          FDRE                                         r  vga800x600at75/hdata_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y92          FDRE (Prop_fdre_C_Q)         0.379     5.366 f  vga800x600at75/hdata_reg[5]/Q
                         net (fo=5, routed)           0.733     6.099    vga800x600at75/hdata[5]
    SLICE_X4Y91          LUT4 (Prop_lut4_I3_O)        0.105     6.204 r  vga800x600at75/video_red_OBUF[2]_inst_i_3/O
                         net (fo=2, routed)           0.694     6.898    vga800x600at75/video_red_OBUF[2]_inst_i_3_n_0
    SLICE_X2Y91          LUT6 (Prop_lut6_I0_O)        0.105     7.003 r  vga800x600at75/hdata[11]_i_1/O
                         net (fo=24, routed)          0.627     7.630    vga800x600at75/hdata[11]_i_1_n_0
    SLICE_X4Y89          LUT6 (Prop_lut6_I5_O)        0.105     7.735 r  vga800x600at75/vdata[11]_i_1/O
                         net (fo=11, routed)          0.535     8.270    vga800x600at75/vdata[11]_i_1_n_0
    SLICE_X5Y89          FDRE                                         r  vga800x600at75/vdata_reg[3]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_50M rise edge)   20.000    20.000 r  
    D18                                               0.000    20.000 r  clk_50M (IN)
                         net (fo=0)                   0.000    20.000    clk_50M
    D18                  IBUF (Prop_ibuf_I_O)         1.398    21.398 r  clk_50M_IBUF_inst/O
                         net (fo=1, routed)           1.880    23.278    clk_50M_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.077    23.355 r  clk_50M_IBUF_BUFG_inst/O
                         net (fo=134, routed)         1.345    24.700    vga800x600at75/clk_50M
    SLICE_X5Y89          FDRE                                         r  vga800x600at75/vdata_reg[3]/C
                         clock pessimism              0.239    24.939    
                         clock uncertainty           -0.035    24.904    
    SLICE_X5Y89          FDRE (Setup_fdre_C_R)       -0.352    24.552    vga800x600at75/vdata_reg[3]
  -------------------------------------------------------------------
                         required time                         24.552    
                         arrival time                          -8.270    
  -------------------------------------------------------------------
                         slack                                 16.282    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.093ns  (arrival time - required time)
  Source:                 ext_uart_t/tickgen/Acc_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_50M  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            ext_uart_t/tickgen/Acc_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by clk_50M  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_50M
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_50M rise@0.000ns - clk_50M rise@0.000ns)
  Data Path Delay:        0.463ns  (logic 0.355ns (76.709%)  route 0.108ns (23.291%))
  Logic Levels:           2  (CARRY4=2)
  Clock Path Skew:        0.265ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.258ns
    Source Clock Delay      (SCD):    1.738ns
    Clock Pessimism Removal (CPR):    0.254ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_50M rise edge)    0.000     0.000 r  
    D18                                               0.000     0.000 r  clk_50M (IN)
                         net (fo=0)                   0.000     0.000    clk_50M
    D18                  IBUF (Prop_ibuf_I_O)         0.301     0.301 r  clk_50M_IBUF_inst/O
                         net (fo=1, routed)           0.808     1.109    clk_50M_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     1.135 r  clk_50M_IBUF_BUFG_inst/O
                         net (fo=134, routed)         0.604     1.738    ext_uart_t/tickgen/clk_50M
    SLICE_X5Y99          FDRE                                         r  ext_uart_t/tickgen/Acc_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y99          FDRE (Prop_fdre_C_Q)         0.141     1.879 r  ext_uart_t/tickgen/Acc_reg[3]/Q
                         net (fo=1, routed)           0.107     1.986    ext_uart_t/tickgen/Acc[3]
    SLICE_X5Y99          CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.160     2.146 r  ext_uart_t/tickgen/Acc_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.001     2.147    ext_uart_t/tickgen/Acc_reg[4]_i_1_n_0
    SLICE_X5Y100         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.054     2.201 r  ext_uart_t/tickgen/Acc_reg[8]_i_1/O[0]
                         net (fo=1, routed)           0.000     2.201    ext_uart_t/tickgen/p_1_in[5]
    SLICE_X5Y100         FDRE                                         r  ext_uart_t/tickgen/Acc_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_50M rise edge)    0.000     0.000 r  
    D18                                               0.000     0.000 r  clk_50M (IN)
                         net (fo=0)                   0.000     0.000    clk_50M
    D18                  IBUF (Prop_ibuf_I_O)         0.489     0.489 r  clk_50M_IBUF_inst/O
                         net (fo=1, routed)           0.871     1.360    clk_50M_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.389 r  clk_50M_IBUF_BUFG_inst/O
                         net (fo=134, routed)         0.868     2.258    ext_uart_t/tickgen/clk_50M
    SLICE_X5Y100         FDRE                                         r  ext_uart_t/tickgen/Acc_reg[5]/C
                         clock pessimism             -0.254     2.003    
    SLICE_X5Y100         FDRE (Hold_fdre_C_D)         0.105     2.108    ext_uart_t/tickgen/Acc_reg[5]
  -------------------------------------------------------------------
                         required time                         -2.108    
                         arrival time                           2.201    
  -------------------------------------------------------------------
                         slack                                  0.093    

Slack (MET) :             0.104ns  (arrival time - required time)
  Source:                 ext_uart_t/tickgen/Acc_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_50M  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            ext_uart_t/tickgen/Acc_reg[7]/D
                            (rising edge-triggered cell FDSE clocked by clk_50M  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_50M
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_50M rise@0.000ns - clk_50M rise@0.000ns)
  Data Path Delay:        0.474ns  (logic 0.366ns (77.250%)  route 0.108ns (22.750%))
  Logic Levels:           2  (CARRY4=2)
  Clock Path Skew:        0.265ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.258ns
    Source Clock Delay      (SCD):    1.738ns
    Clock Pessimism Removal (CPR):    0.254ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_50M rise edge)    0.000     0.000 r  
    D18                                               0.000     0.000 r  clk_50M (IN)
                         net (fo=0)                   0.000     0.000    clk_50M
    D18                  IBUF (Prop_ibuf_I_O)         0.301     0.301 r  clk_50M_IBUF_inst/O
                         net (fo=1, routed)           0.808     1.109    clk_50M_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     1.135 r  clk_50M_IBUF_BUFG_inst/O
                         net (fo=134, routed)         0.604     1.738    ext_uart_t/tickgen/clk_50M
    SLICE_X5Y99          FDRE                                         r  ext_uart_t/tickgen/Acc_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y99          FDRE (Prop_fdre_C_Q)         0.141     1.879 r  ext_uart_t/tickgen/Acc_reg[3]/Q
                         net (fo=1, routed)           0.107     1.986    ext_uart_t/tickgen/Acc[3]
    SLICE_X5Y99          CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.160     2.146 r  ext_uart_t/tickgen/Acc_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.001     2.147    ext_uart_t/tickgen/Acc_reg[4]_i_1_n_0
    SLICE_X5Y100         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.065     2.212 r  ext_uart_t/tickgen/Acc_reg[8]_i_1/O[2]
                         net (fo=1, routed)           0.000     2.212    ext_uart_t/tickgen/p_1_in[7]
    SLICE_X5Y100         FDSE                                         r  ext_uart_t/tickgen/Acc_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_50M rise edge)    0.000     0.000 r  
    D18                                               0.000     0.000 r  clk_50M (IN)
                         net (fo=0)                   0.000     0.000    clk_50M
    D18                  IBUF (Prop_ibuf_I_O)         0.489     0.489 r  clk_50M_IBUF_inst/O
                         net (fo=1, routed)           0.871     1.360    clk_50M_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.389 r  clk_50M_IBUF_BUFG_inst/O
                         net (fo=134, routed)         0.868     2.258    ext_uart_t/tickgen/clk_50M
    SLICE_X5Y100         FDSE                                         r  ext_uart_t/tickgen/Acc_reg[7]/C
                         clock pessimism             -0.254     2.003    
    SLICE_X5Y100         FDSE (Hold_fdse_C_D)         0.105     2.108    ext_uart_t/tickgen/Acc_reg[7]
  -------------------------------------------------------------------
                         required time                         -2.108    
                         arrival time                           2.212    
  -------------------------------------------------------------------
                         slack                                  0.104    

Slack (MET) :             0.129ns  (arrival time - required time)
  Source:                 ext_uart_t/tickgen/Acc_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_50M  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            ext_uart_t/tickgen/Acc_reg[6]/D
                            (rising edge-triggered cell FDRE clocked by clk_50M  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_50M
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_50M rise@0.000ns - clk_50M rise@0.000ns)
  Data Path Delay:        0.499ns  (logic 0.391ns (78.390%)  route 0.108ns (21.610%))
  Logic Levels:           2  (CARRY4=2)
  Clock Path Skew:        0.265ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.258ns
    Source Clock Delay      (SCD):    1.738ns
    Clock Pessimism Removal (CPR):    0.254ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_50M rise edge)    0.000     0.000 r  
    D18                                               0.000     0.000 r  clk_50M (IN)
                         net (fo=0)                   0.000     0.000    clk_50M
    D18                  IBUF (Prop_ibuf_I_O)         0.301     0.301 r  clk_50M_IBUF_inst/O
                         net (fo=1, routed)           0.808     1.109    clk_50M_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     1.135 r  clk_50M_IBUF_BUFG_inst/O
                         net (fo=134, routed)         0.604     1.738    ext_uart_t/tickgen/clk_50M
    SLICE_X5Y99          FDRE                                         r  ext_uart_t/tickgen/Acc_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y99          FDRE (Prop_fdre_C_Q)         0.141     1.879 r  ext_uart_t/tickgen/Acc_reg[3]/Q
                         net (fo=1, routed)           0.107     1.986    ext_uart_t/tickgen/Acc[3]
    SLICE_X5Y99          CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.160     2.146 r  ext_uart_t/tickgen/Acc_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.001     2.147    ext_uart_t/tickgen/Acc_reg[4]_i_1_n_0
    SLICE_X5Y100         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.090     2.237 r  ext_uart_t/tickgen/Acc_reg[8]_i_1/O[1]
                         net (fo=1, routed)           0.000     2.237    ext_uart_t/tickgen/p_1_in[6]
    SLICE_X5Y100         FDRE                                         r  ext_uart_t/tickgen/Acc_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_50M rise edge)    0.000     0.000 r  
    D18                                               0.000     0.000 r  clk_50M (IN)
                         net (fo=0)                   0.000     0.000    clk_50M
    D18                  IBUF (Prop_ibuf_I_O)         0.489     0.489 r  clk_50M_IBUF_inst/O
                         net (fo=1, routed)           0.871     1.360    clk_50M_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.389 r  clk_50M_IBUF_BUFG_inst/O
                         net (fo=134, routed)         0.868     2.258    ext_uart_t/tickgen/clk_50M
    SLICE_X5Y100         FDRE                                         r  ext_uart_t/tickgen/Acc_reg[6]/C
                         clock pessimism             -0.254     2.003    
    SLICE_X5Y100         FDRE (Hold_fdre_C_D)         0.105     2.108    ext_uart_t/tickgen/Acc_reg[6]
  -------------------------------------------------------------------
                         required time                         -2.108    
                         arrival time                           2.237    
  -------------------------------------------------------------------
                         slack                                  0.129    

Slack (MET) :             0.129ns  (arrival time - required time)
  Source:                 ext_uart_t/tickgen/Acc_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_50M  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            ext_uart_t/tickgen/Acc_reg[8]/D
                            (rising edge-triggered cell FDSE clocked by clk_50M  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_50M
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_50M rise@0.000ns - clk_50M rise@0.000ns)
  Data Path Delay:        0.499ns  (logic 0.391ns (78.390%)  route 0.108ns (21.610%))
  Logic Levels:           2  (CARRY4=2)
  Clock Path Skew:        0.265ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.258ns
    Source Clock Delay      (SCD):    1.738ns
    Clock Pessimism Removal (CPR):    0.254ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_50M rise edge)    0.000     0.000 r  
    D18                                               0.000     0.000 r  clk_50M (IN)
                         net (fo=0)                   0.000     0.000    clk_50M
    D18                  IBUF (Prop_ibuf_I_O)         0.301     0.301 r  clk_50M_IBUF_inst/O
                         net (fo=1, routed)           0.808     1.109    clk_50M_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     1.135 r  clk_50M_IBUF_BUFG_inst/O
                         net (fo=134, routed)         0.604     1.738    ext_uart_t/tickgen/clk_50M
    SLICE_X5Y99          FDRE                                         r  ext_uart_t/tickgen/Acc_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y99          FDRE (Prop_fdre_C_Q)         0.141     1.879 r  ext_uart_t/tickgen/Acc_reg[3]/Q
                         net (fo=1, routed)           0.107     1.986    ext_uart_t/tickgen/Acc[3]
    SLICE_X5Y99          CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.160     2.146 r  ext_uart_t/tickgen/Acc_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.001     2.147    ext_uart_t/tickgen/Acc_reg[4]_i_1_n_0
    SLICE_X5Y100         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.090     2.237 r  ext_uart_t/tickgen/Acc_reg[8]_i_1/O[3]
                         net (fo=1, routed)           0.000     2.237    ext_uart_t/tickgen/p_1_in[8]
    SLICE_X5Y100         FDSE                                         r  ext_uart_t/tickgen/Acc_reg[8]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_50M rise edge)    0.000     0.000 r  
    D18                                               0.000     0.000 r  clk_50M (IN)
                         net (fo=0)                   0.000     0.000    clk_50M
    D18                  IBUF (Prop_ibuf_I_O)         0.489     0.489 r  clk_50M_IBUF_inst/O
                         net (fo=1, routed)           0.871     1.360    clk_50M_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.389 r  clk_50M_IBUF_BUFG_inst/O
                         net (fo=134, routed)         0.868     2.258    ext_uart_t/tickgen/clk_50M
    SLICE_X5Y100         FDSE                                         r  ext_uart_t/tickgen/Acc_reg[8]/C
                         clock pessimism             -0.254     2.003    
    SLICE_X5Y100         FDSE (Hold_fdse_C_D)         0.105     2.108    ext_uart_t/tickgen/Acc_reg[8]
  -------------------------------------------------------------------
                         required time                         -2.108    
                         arrival time                           2.237    
  -------------------------------------------------------------------
                         slack                                  0.129    

Slack (MET) :             0.132ns  (arrival time - required time)
  Source:                 ext_uart_t/tickgen/Acc_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_50M  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            ext_uart_t/tickgen/Acc_reg[9]/D
                            (rising edge-triggered cell FDRE clocked by clk_50M  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_50M
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_50M rise@0.000ns - clk_50M rise@0.000ns)
  Data Path Delay:        0.502ns  (logic 0.394ns (78.520%)  route 0.108ns (21.480%))
  Logic Levels:           3  (CARRY4=3)
  Clock Path Skew:        0.265ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.258ns
    Source Clock Delay      (SCD):    1.738ns
    Clock Pessimism Removal (CPR):    0.254ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_50M rise edge)    0.000     0.000 r  
    D18                                               0.000     0.000 r  clk_50M (IN)
                         net (fo=0)                   0.000     0.000    clk_50M
    D18                  IBUF (Prop_ibuf_I_O)         0.301     0.301 r  clk_50M_IBUF_inst/O
                         net (fo=1, routed)           0.808     1.109    clk_50M_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     1.135 r  clk_50M_IBUF_BUFG_inst/O
                         net (fo=134, routed)         0.604     1.738    ext_uart_t/tickgen/clk_50M
    SLICE_X5Y99          FDRE                                         r  ext_uart_t/tickgen/Acc_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y99          FDRE (Prop_fdre_C_Q)         0.141     1.879 r  ext_uart_t/tickgen/Acc_reg[3]/Q
                         net (fo=1, routed)           0.107     1.986    ext_uart_t/tickgen/Acc[3]
    SLICE_X5Y99          CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.160     2.146 r  ext_uart_t/tickgen/Acc_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.001     2.147    ext_uart_t/tickgen/Acc_reg[4]_i_1_n_0
    SLICE_X5Y100         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.039     2.186 r  ext_uart_t/tickgen/Acc_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.000     2.186    ext_uart_t/tickgen/Acc_reg[8]_i_1_n_0
    SLICE_X5Y101         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.054     2.240 r  ext_uart_t/tickgen/Acc_reg[12]_i_1/O[0]
                         net (fo=1, routed)           0.000     2.240    ext_uart_t/tickgen/p_1_in[9]
    SLICE_X5Y101         FDRE                                         r  ext_uart_t/tickgen/Acc_reg[9]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_50M rise edge)    0.000     0.000 r  
    D18                                               0.000     0.000 r  clk_50M (IN)
                         net (fo=0)                   0.000     0.000    clk_50M
    D18                  IBUF (Prop_ibuf_I_O)         0.489     0.489 r  clk_50M_IBUF_inst/O
                         net (fo=1, routed)           0.871     1.360    clk_50M_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.389 r  clk_50M_IBUF_BUFG_inst/O
                         net (fo=134, routed)         0.868     2.258    ext_uart_t/tickgen/clk_50M
    SLICE_X5Y101         FDRE                                         r  ext_uart_t/tickgen/Acc_reg[9]/C
                         clock pessimism             -0.254     2.003    
    SLICE_X5Y101         FDRE (Hold_fdre_C_D)         0.105     2.108    ext_uart_t/tickgen/Acc_reg[9]
  -------------------------------------------------------------------
                         required time                         -2.108    
                         arrival time                           2.240    
  -------------------------------------------------------------------
                         slack                                  0.132    

Slack (MET) :             0.143ns  (arrival time - required time)
  Source:                 ext_uart_t/tickgen/Acc_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_50M  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            ext_uart_t/tickgen/Acc_reg[11]/D
                            (rising edge-triggered cell FDRE clocked by clk_50M  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_50M
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_50M rise@0.000ns - clk_50M rise@0.000ns)
  Data Path Delay:        0.513ns  (logic 0.405ns (78.980%)  route 0.108ns (21.020%))
  Logic Levels:           3  (CARRY4=3)
  Clock Path Skew:        0.265ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.258ns
    Source Clock Delay      (SCD):    1.738ns
    Clock Pessimism Removal (CPR):    0.254ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_50M rise edge)    0.000     0.000 r  
    D18                                               0.000     0.000 r  clk_50M (IN)
                         net (fo=0)                   0.000     0.000    clk_50M
    D18                  IBUF (Prop_ibuf_I_O)         0.301     0.301 r  clk_50M_IBUF_inst/O
                         net (fo=1, routed)           0.808     1.109    clk_50M_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     1.135 r  clk_50M_IBUF_BUFG_inst/O
                         net (fo=134, routed)         0.604     1.738    ext_uart_t/tickgen/clk_50M
    SLICE_X5Y99          FDRE                                         r  ext_uart_t/tickgen/Acc_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y99          FDRE (Prop_fdre_C_Q)         0.141     1.879 r  ext_uart_t/tickgen/Acc_reg[3]/Q
                         net (fo=1, routed)           0.107     1.986    ext_uart_t/tickgen/Acc[3]
    SLICE_X5Y99          CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.160     2.146 r  ext_uart_t/tickgen/Acc_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.001     2.147    ext_uart_t/tickgen/Acc_reg[4]_i_1_n_0
    SLICE_X5Y100         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.039     2.186 r  ext_uart_t/tickgen/Acc_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.000     2.186    ext_uart_t/tickgen/Acc_reg[8]_i_1_n_0
    SLICE_X5Y101         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.065     2.251 r  ext_uart_t/tickgen/Acc_reg[12]_i_1/O[2]
                         net (fo=1, routed)           0.000     2.251    ext_uart_t/tickgen/p_1_in[11]
    SLICE_X5Y101         FDRE                                         r  ext_uart_t/tickgen/Acc_reg[11]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_50M rise edge)    0.000     0.000 r  
    D18                                               0.000     0.000 r  clk_50M (IN)
                         net (fo=0)                   0.000     0.000    clk_50M
    D18                  IBUF (Prop_ibuf_I_O)         0.489     0.489 r  clk_50M_IBUF_inst/O
                         net (fo=1, routed)           0.871     1.360    clk_50M_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.389 r  clk_50M_IBUF_BUFG_inst/O
                         net (fo=134, routed)         0.868     2.258    ext_uart_t/tickgen/clk_50M
    SLICE_X5Y101         FDRE                                         r  ext_uart_t/tickgen/Acc_reg[11]/C
                         clock pessimism             -0.254     2.003    
    SLICE_X5Y101         FDRE (Hold_fdre_C_D)         0.105     2.108    ext_uart_t/tickgen/Acc_reg[11]
  -------------------------------------------------------------------
                         required time                         -2.108    
                         arrival time                           2.251    
  -------------------------------------------------------------------
                         slack                                  0.143    

Slack (MET) :             0.149ns  (arrival time - required time)
  Source:                 ext_uart_t/TxD_shift_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by clk_50M  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            ext_uart_t/TxD_shift_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by clk_50M  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_50M
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_50M rise@0.000ns - clk_50M rise@0.000ns)
  Data Path Delay:        0.286ns  (logic 0.186ns (65.124%)  route 0.100ns (34.876%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.258ns
    Source Clock Delay      (SCD):    1.732ns
    Clock Pessimism Removal (CPR):    0.509ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_50M rise edge)    0.000     0.000 r  
    D18                                               0.000     0.000 r  clk_50M (IN)
                         net (fo=0)                   0.000     0.000    clk_50M
    D18                  IBUF (Prop_ibuf_I_O)         0.301     0.301 r  clk_50M_IBUF_inst/O
                         net (fo=1, routed)           0.808     1.109    clk_50M_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     1.135 r  clk_50M_IBUF_BUFG_inst/O
                         net (fo=134, routed)         0.598     1.732    ext_uart_t/clk_50M
    SLICE_X4Y101         FDRE                                         r  ext_uart_t/TxD_shift_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y101         FDRE (Prop_fdre_C_Q)         0.141     1.873 r  ext_uart_t/TxD_shift_reg[6]/Q
                         net (fo=1, routed)           0.100     1.973    ext_uart_t/TxD_shift_reg_n_0_[6]
    SLICE_X6Y102         LUT4 (Prop_lut4_I0_O)        0.045     2.018 r  ext_uart_t/TxD_shift[5]_i_1/O
                         net (fo=1, routed)           0.000     2.018    ext_uart_t/TxD_shift[5]_i_1_n_0
    SLICE_X6Y102         FDRE                                         r  ext_uart_t/TxD_shift_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_50M rise edge)    0.000     0.000 r  
    D18                                               0.000     0.000 r  clk_50M (IN)
                         net (fo=0)                   0.000     0.000    clk_50M
    D18                  IBUF (Prop_ibuf_I_O)         0.489     0.489 r  clk_50M_IBUF_inst/O
                         net (fo=1, routed)           0.871     1.360    clk_50M_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.389 r  clk_50M_IBUF_BUFG_inst/O
                         net (fo=134, routed)         0.868     2.258    ext_uart_t/clk_50M
    SLICE_X6Y102         FDRE                                         r  ext_uart_t/TxD_shift_reg[5]/C
                         clock pessimism             -0.509     1.748    
    SLICE_X6Y102         FDRE (Hold_fdre_C_D)         0.121     1.869    ext_uart_t/TxD_shift_reg[5]
  -------------------------------------------------------------------
                         required time                         -1.869    
                         arrival time                           2.018    
  -------------------------------------------------------------------
                         slack                                  0.149    

Slack (MET) :             0.165ns  (arrival time - required time)
  Source:                 ext_uart_r/FSM_onehot_RxD_state_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_50M  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            ext_uart_r/FSM_onehot_RxD_state_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by clk_50M  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_50M
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_50M rise@0.000ns - clk_50M rise@0.000ns)
  Data Path Delay:        0.252ns  (logic 0.141ns (55.912%)  route 0.111ns (44.088%))
  Logic Levels:           0  
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.261ns
    Source Clock Delay      (SCD):    1.733ns
    Clock Pessimism Removal (CPR):    0.511ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_50M rise edge)    0.000     0.000 r  
    D18                                               0.000     0.000 r  clk_50M (IN)
                         net (fo=0)                   0.000     0.000    clk_50M
    D18                  IBUF (Prop_ibuf_I_O)         0.301     0.301 r  clk_50M_IBUF_inst/O
                         net (fo=1, routed)           0.808     1.109    clk_50M_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     1.135 r  clk_50M_IBUF_BUFG_inst/O
                         net (fo=134, routed)         0.599     1.733    ext_uart_r/clk_50M
    SLICE_X0Y101         FDRE                                         r  ext_uart_r/FSM_onehot_RxD_state_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y101         FDRE (Prop_fdre_C_Q)         0.141     1.874 r  ext_uart_r/FSM_onehot_RxD_state_reg[3]/Q
                         net (fo=2, routed)           0.111     1.986    ext_uart_r/FSM_onehot_RxD_state_reg_n_0_[3]
    SLICE_X0Y102         FDRE                                         r  ext_uart_r/FSM_onehot_RxD_state_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_50M rise edge)    0.000     0.000 r  
    D18                                               0.000     0.000 r  clk_50M (IN)
                         net (fo=0)                   0.000     0.000    clk_50M
    D18                  IBUF (Prop_ibuf_I_O)         0.489     0.489 r  clk_50M_IBUF_inst/O
                         net (fo=1, routed)           0.871     1.360    clk_50M_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.389 r  clk_50M_IBUF_BUFG_inst/O
                         net (fo=134, routed)         0.872     2.261    ext_uart_r/clk_50M
    SLICE_X0Y102         FDRE                                         r  ext_uart_r/FSM_onehot_RxD_state_reg[4]/C
                         clock pessimism             -0.511     1.749    
    SLICE_X0Y102         FDRE (Hold_fdre_C_D)         0.071     1.820    ext_uart_r/FSM_onehot_RxD_state_reg[4]
  -------------------------------------------------------------------
                         required time                         -1.820    
                         arrival time                           1.986    
  -------------------------------------------------------------------
                         slack                                  0.165    

Slack (MET) :             0.167ns  (arrival time - required time)
  Source:                 ext_uart_r/FSM_onehot_RxD_state_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by clk_50M  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            ext_uart_r/FSM_onehot_RxD_state_reg[7]/D
                            (rising edge-triggered cell FDRE clocked by clk_50M  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_50M
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_50M rise@0.000ns - clk_50M rise@0.000ns)
  Data Path Delay:        0.255ns  (logic 0.141ns (55.356%)  route 0.114ns (44.644%))
  Logic Levels:           0  
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.261ns
    Source Clock Delay      (SCD):    1.733ns
    Clock Pessimism Removal (CPR):    0.511ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_50M rise edge)    0.000     0.000 r  
    D18                                               0.000     0.000 r  clk_50M (IN)
                         net (fo=0)                   0.000     0.000    clk_50M
    D18                  IBUF (Prop_ibuf_I_O)         0.301     0.301 r  clk_50M_IBUF_inst/O
                         net (fo=1, routed)           0.808     1.109    clk_50M_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     1.135 r  clk_50M_IBUF_BUFG_inst/O
                         net (fo=134, routed)         0.599     1.733    ext_uart_r/clk_50M
    SLICE_X0Y102         FDRE                                         r  ext_uart_r/FSM_onehot_RxD_state_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y102         FDRE (Prop_fdre_C_Q)         0.141     1.874 r  ext_uart_r/FSM_onehot_RxD_state_reg[6]/Q
                         net (fo=2, routed)           0.114     1.988    ext_uart_r/FSM_onehot_RxD_state_reg_n_0_[6]
    SLICE_X0Y101         FDRE                                         r  ext_uart_r/FSM_onehot_RxD_state_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_50M rise edge)    0.000     0.000 r  
    D18                                               0.000     0.000 r  clk_50M (IN)
                         net (fo=0)                   0.000     0.000    clk_50M
    D18                  IBUF (Prop_ibuf_I_O)         0.489     0.489 r  clk_50M_IBUF_inst/O
                         net (fo=1, routed)           0.871     1.360    clk_50M_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.389 r  clk_50M_IBUF_BUFG_inst/O
                         net (fo=134, routed)         0.872     2.261    ext_uart_r/clk_50M
    SLICE_X0Y101         FDRE                                         r  ext_uart_r/FSM_onehot_RxD_state_reg[7]/C
                         clock pessimism             -0.511     1.749    
    SLICE_X0Y101         FDRE (Hold_fdre_C_D)         0.072     1.821    ext_uart_r/FSM_onehot_RxD_state_reg[7]
  -------------------------------------------------------------------
                         required time                         -1.821    
                         arrival time                           1.988    
  -------------------------------------------------------------------
                         slack                                  0.167    

Slack (MET) :             0.168ns  (arrival time - required time)
  Source:                 ext_uart_t/tickgen/Acc_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_50M  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            ext_uart_t/tickgen/Acc_reg[10]/D
                            (rising edge-triggered cell FDRE clocked by clk_50M  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_50M
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_50M rise@0.000ns - clk_50M rise@0.000ns)
  Data Path Delay:        0.538ns  (logic 0.430ns (79.958%)  route 0.108ns (20.042%))
  Logic Levels:           3  (CARRY4=3)
  Clock Path Skew:        0.265ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.258ns
    Source Clock Delay      (SCD):    1.738ns
    Clock Pessimism Removal (CPR):    0.254ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_50M rise edge)    0.000     0.000 r  
    D18                                               0.000     0.000 r  clk_50M (IN)
                         net (fo=0)                   0.000     0.000    clk_50M
    D18                  IBUF (Prop_ibuf_I_O)         0.301     0.301 r  clk_50M_IBUF_inst/O
                         net (fo=1, routed)           0.808     1.109    clk_50M_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     1.135 r  clk_50M_IBUF_BUFG_inst/O
                         net (fo=134, routed)         0.604     1.738    ext_uart_t/tickgen/clk_50M
    SLICE_X5Y99          FDRE                                         r  ext_uart_t/tickgen/Acc_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y99          FDRE (Prop_fdre_C_Q)         0.141     1.879 r  ext_uart_t/tickgen/Acc_reg[3]/Q
                         net (fo=1, routed)           0.107     1.986    ext_uart_t/tickgen/Acc[3]
    SLICE_X5Y99          CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.160     2.146 r  ext_uart_t/tickgen/Acc_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.001     2.147    ext_uart_t/tickgen/Acc_reg[4]_i_1_n_0
    SLICE_X5Y100         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.039     2.186 r  ext_uart_t/tickgen/Acc_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.000     2.186    ext_uart_t/tickgen/Acc_reg[8]_i_1_n_0
    SLICE_X5Y101         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.090     2.276 r  ext_uart_t/tickgen/Acc_reg[12]_i_1/O[1]
                         net (fo=1, routed)           0.000     2.276    ext_uart_t/tickgen/p_1_in[10]
    SLICE_X5Y101         FDRE                                         r  ext_uart_t/tickgen/Acc_reg[10]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_50M rise edge)    0.000     0.000 r  
    D18                                               0.000     0.000 r  clk_50M (IN)
                         net (fo=0)                   0.000     0.000    clk_50M
    D18                  IBUF (Prop_ibuf_I_O)         0.489     0.489 r  clk_50M_IBUF_inst/O
                         net (fo=1, routed)           0.871     1.360    clk_50M_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.389 r  clk_50M_IBUF_BUFG_inst/O
                         net (fo=134, routed)         0.868     2.258    ext_uart_t/tickgen/clk_50M
    SLICE_X5Y101         FDRE                                         r  ext_uart_t/tickgen/Acc_reg[10]/C
                         clock pessimism             -0.254     2.003    
    SLICE_X5Y101         FDRE (Hold_fdre_C_D)         0.105     2.108    ext_uart_t/tickgen/Acc_reg[10]
  -------------------------------------------------------------------
                         required time                         -2.108    
                         arrival time                           2.276    
  -------------------------------------------------------------------
                         slack                                  0.168    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk_50M
Waveform(ns):       { 0.000 10.000 }
Period(ns):         20.000
Sources:            { clk_50M }

Check Type        Corner  Lib Pin  Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location        Pin
Min Period        n/a     BUFG/I   n/a            1.592         20.000      18.408     BUFGCTRL_X0Y16  clk_50M_IBUF_BUFG_inst/I
Min Period        n/a     FDRE/C   n/a            1.000         20.000      19.000     SLICE_X1Y103    ext_uart_r/tickgen/Acc_reg[16]/C
Min Period        n/a     FDRE/C   n/a            1.000         20.000      19.000     SLICE_X1Y104    ext_uart_r/tickgen/Acc_reg[17]/C
Min Period        n/a     FDRE/C   n/a            1.000         20.000      19.000     SLICE_X1Y104    ext_uart_r/tickgen/Acc_reg[18]/C
Min Period        n/a     FDRE/C   n/a            1.000         20.000      19.000     SLICE_X1Y104    ext_uart_r/tickgen/Acc_reg[19]/C
Min Period        n/a     FDRE/C   n/a            1.000         20.000      19.000     SLICE_X1Y100    ext_uart_r/tickgen/Acc_reg[1]/C
Min Period        n/a     FDRE/C   n/a            1.000         20.000      19.000     SLICE_X1Y104    ext_uart_r/tickgen/Acc_reg[20]/C
Min Period        n/a     FDRE/C   n/a            1.000         20.000      19.000     SLICE_X1Y105    ext_uart_r/tickgen/Acc_reg[21]/C
Min Period        n/a     FDRE/C   n/a            1.000         20.000      19.000     SLICE_X1Y100    ext_uart_r/tickgen/Acc_reg[2]/C
Min Period        n/a     FDRE/C   n/a            1.000         20.000      19.000     SLICE_X1Y100    ext_uart_r/tickgen/Acc_reg[3]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         10.000      9.500      SLICE_X3Y91     vga800x600at75/hdata_reg[1]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         10.000      9.500      SLICE_X3Y91     vga800x600at75/hdata_reg[2]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         10.000      9.500      SLICE_X3Y91     vga800x600at75/hdata_reg[3]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         10.000      9.500      SLICE_X3Y91     vga800x600at75/hdata_reg[4]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         10.000      9.500      SLICE_X2Y90     vga800x600at75/hdata_reg[0]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         10.000      9.500      SLICE_X4Y104    ext_uart_t/FSM_onehot_TxD_state_reg[6]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         10.000      9.500      SLICE_X4Y104    ext_uart_t/FSM_onehot_TxD_state_reg[7]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         10.000      9.500      SLICE_X4Y104    ext_uart_t/FSM_onehot_TxD_state_reg[8]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         10.000      9.500      SLICE_X4Y104    ext_uart_t/FSM_onehot_TxD_state_reg[9]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         10.000      9.500      SLICE_X4Y103    ext_uart_t/TxD_shift_reg[0]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         10.000      9.500      SLICE_X1Y103    ext_uart_r/tickgen/Acc_reg[16]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         10.000      9.500      SLICE_X1Y104    ext_uart_r/tickgen/Acc_reg[17]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         10.000      9.500      SLICE_X1Y104    ext_uart_r/tickgen/Acc_reg[18]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         10.000      9.500      SLICE_X1Y104    ext_uart_r/tickgen/Acc_reg[19]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         10.000      9.500      SLICE_X1Y100    ext_uart_r/tickgen/Acc_reg[1]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         10.000      9.500      SLICE_X1Y104    ext_uart_r/tickgen/Acc_reg[20]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         10.000      9.500      SLICE_X1Y105    ext_uart_r/tickgen/Acc_reg[21]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         10.000      9.500      SLICE_X1Y100    ext_uart_r/tickgen/Acc_reg[2]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         10.000      9.500      SLICE_X1Y100    ext_uart_r/tickgen/Acc_reg[3]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         10.000      9.500      SLICE_X1Y100    ext_uart_r/tickgen/Acc_reg[4]/C



