INFO: [VRFC 10-2263] Analyzing Verilog file "E:/NSCSCC/NSCSCC_2021/project_1/project_1.srcs/sources_1/ip/data_ram/sim/data_ram.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module data_ram
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/NSCSCC/NSCSCC_2021/rtl/ID.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ID
WARNING: [VRFC 10-3676] redeclaration of ansi port 'qa' is not allowed [E:/NSCSCC/NSCSCC_2021/rtl/ID.v:35]
INFO: [VRFC 10-2458] undeclared symbol wb_write_regfile, assumed default net type wire [E:/NSCSCC/NSCSCC_2021/rtl/ID.v:40]
INFO: [VRFC 10-2458] undeclared symbol sext, assumed default net type wire [E:/NSCSCC/NSCSCC_2021/rtl/ID.v:43]
INFO: [VRFC 10-2458] undeclared symbol waddr, assumed default net type wire [E:/NSCSCC/NSCSCC_2021/rtl/ID.v:47]
INFO: [VRFC 10-2458] undeclared symbol wdata, assumed default net type wire [E:/NSCSCC/NSCSCC_2021/rtl/ID.v:48]
INFO: [VRFC 10-2458] undeclared symbol da, assumed default net type wire [E:/NSCSCC/NSCSCC_2021/rtl/ID.v:50]
INFO: [VRFC 10-2458] undeclared symbol db, assumed default net type wire [E:/NSCSCC/NSCSCC_2021/rtl/ID.v:51]
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/NSCSCC/NSCSCC_2021/rtl/If.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module If
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/NSCSCC/NSCSCC_2021/rtl/control_unit.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module control_unit
WARNING: [VRFC 10-986] literal value truncated to fit in 6 bits [E:/NSCSCC/NSCSCC_2021/rtl/control_unit.v:222]
INFO: [VRFC 10-2458] undeclared symbol R_type, assumed default net type wire [E:/NSCSCC/NSCSCC_2021/rtl/control_unit.v:258]
INFO: [VRFC 10-2458] undeclared symbol I_type, assumed default net type wire [E:/NSCSCC/NSCSCC_2021/rtl/control_unit.v:260]
INFO: [VRFC 10-2458] undeclared symbol J_type, assumed default net type wire [E:/NSCSCC/NSCSCC_2021/rtl/control_unit.v:261]
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/NSCSCC/NSCSCC_2021/rtl/exe.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module exe
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/NSCSCC/NSCSCC_2021/rtl/exe_mem.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module exe_mem
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/NSCSCC/NSCSCC_2021/rtl/id_exe.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module id_exe
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/NSCSCC/NSCSCC_2021/rtl/if_id.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module if_id
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/NSCSCC/NSCSCC_2021/rtl/inst_rom.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module inst_rom
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/NSCSCC/NSCSCC_2021/rtl/mem.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mem
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/NSCSCC/NSCSCC_2021/rtl/mem_wb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mem_wb
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/NSCSCC/NSCSCC_2021/rtl/mux4x32.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mux4x32
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/NSCSCC/NSCSCC_2021/rtl/pc.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module pc
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/NSCSCC/NSCSCC_2021/rtl/regfile.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module regfile
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/NSCSCC/NSCSCC_2021/rtl/top.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module top
WARNING: [VRFC 10-3676] redeclaration of ansi port 'id_exe_da' is not allowed [E:/NSCSCC/NSCSCC_2021/rtl/top.v:53]
WARNING: [VRFC 10-3676] redeclaration of ansi port 'id_exe_db' is not allowed [E:/NSCSCC/NSCSCC_2021/rtl/top.v:54]
WARNING: [VRFC 10-3676] redeclaration of ansi port 'id_exe_imm' is not allowed [E:/NSCSCC/NSCSCC_2021/rtl/top.v:55]
WARNING: [VRFC 10-3676] redeclaration of ansi port 'mem_wb_d1' is not allowed [E:/NSCSCC/NSCSCC_2021/rtl/top.v:69]
WARNING: [VRFC 10-3676] redeclaration of ansi port 'mem_wb_d2' is not allowed [E:/NSCSCC/NSCSCC_2021/rtl/top.v:70]
INFO: [VRFC 10-2458] undeclared symbol exe_mem_rn, assumed default net type wire [E:/NSCSCC/NSCSCC_2021/rtl/top.v:109]
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/NSCSCC/NSCSCC_2021/rtl/wb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module wb
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/NSCSCC/NSCSCC_2021/project_1/project_1.srcs/sim_1/new/tb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module tb
