
Circuit 1 cell pfet_03v3 and Circuit 2 cell pfet_03v3 are black boxes.
Warning: Equate pins:  cell pfet_03v3 is a placeholder, treated as a black box.
Warning: Equate pins:  cell pfet_03v3 is a placeholder, treated as a black box.

Subcircuit pins:
Circuit 1: pfet_03v3                                                         |Circuit 2: pfet_03v3                                                         
-----------------------------------------------------------------------------|-----------------------------------------------------------------------------
1                                                                            |1                                                                            
2                                                                            |2                                                                            
3                                                                            |3                                                                            
4                                                                            |4                                                                            
-----------------------------------------------------------------------------------------------------------------------------------------------------------
Cell pin lists are equivalent.
Device classes pfet_03v3 and pfet_03v3 are equivalent.

Circuit 1 cell nfet_03v3 and Circuit 2 cell nfet_03v3 are black boxes.
Warning: Equate pins:  cell nfet_03v3 is a placeholder, treated as a black box.
Warning: Equate pins:  cell nfet_03v3 is a placeholder, treated as a black box.

Subcircuit pins:
Circuit 1: nfet_03v3                                                         |Circuit 2: nfet_03v3                                                         
-----------------------------------------------------------------------------|-----------------------------------------------------------------------------
1                                                                            |1                                                                            
2                                                                            |2                                                                            
3                                                                            |3                                                                            
4                                                                            |4                                                                            
-----------------------------------------------------------------------------------------------------------------------------------------------------------
Cell pin lists are equivalent.
Device classes nfet_03v3 and nfet_03v3 are equivalent.
Flattening unmatched subcell pmos_1p2$$46889004_3v1024x8m81 in circuit ypass_gate_3v1024x8m81 (0)(1 instance)
Flattening unmatched subcell pmos_5p0431059130201_3v1024x8m81 in circuit ypass_gate_3v1024x8m81 (0)(3 instances)
Flattening unmatched subcell nmos_1p2$$47119404_3v1024x8m81 in circuit ypass_gate_3v1024x8m81 (0)(2 instances)
Flattening unmatched subcell nmos_5p0431059130200_3v1024x8m81 in circuit ypass_gate_3v1024x8m81 (0)(2 instances)
Flattening unmatched subcell nmos_5p0431059130202_3v1024x8m81 in circuit ypass_gate_3v1024x8m81 (0)(1 instance)

Cell ypass_gate_3v1024x8m81 (0) disconnected node: m3_n41_6881#
Cell ypass_gate_3v1024x8m81 (0) disconnected node: m3_n41_5924#
Cell ypass_gate_3v1024x8m81 (0) disconnected node: m3_n41_6639#
Cell ypass_gate_3v1024x8m81 (0) disconnected node: m3_n41_4610#
Cell ypass_gate_3v1024x8m81 (0) disconnected node: m3_n41_5682#
Cell ypass_gate_3v1024x8m81 (0) disconnected node: m3_n41_6398#
Cell ypass_gate_3v1024x8m81 (0) disconnected node: m3_n41_5198#
Cell ypass_gate_3v1024x8m81 (0) disconnected node: m3_n41_5440#
Cell ypass_gate_3v1024x8m81 (0) disconnected node: m3_n41_6156#
Class ypass_gate_3v1024x8m81 (0):  Merged 4 parallel devices.
Cell ypass_gate_3v1024x8m81 (0) disconnected node: m3_n41_6881#
Cell ypass_gate_3v1024x8m81 (0) disconnected node: m3_n41_5924#
Cell ypass_gate_3v1024x8m81 (0) disconnected node: m3_n41_6639#
Cell ypass_gate_3v1024x8m81 (0) disconnected node: m3_n41_4610#
Cell ypass_gate_3v1024x8m81 (0) disconnected node: m3_n41_5682#
Cell ypass_gate_3v1024x8m81 (0) disconnected node: m3_n41_6398#
Cell ypass_gate_3v1024x8m81 (0) disconnected node: m3_n41_5198#
Cell ypass_gate_3v1024x8m81 (0) disconnected node: m3_n41_5440#
Cell ypass_gate_3v1024x8m81 (0) disconnected node: m3_n41_6156#
Subcircuit summary:
Circuit 1: ypass_gate_3v1024x8m81                                            |Circuit 2: ypass_gate_3v1024x8m81                                            
-----------------------------------------------------------------------------|-----------------------------------------------------------------------------
pfet_03v3 (9->6)                                                             |pfet_03v3 (6)                                                                
nfet_03v3 (4->3)                                                             |nfet_03v3 (3)                                                                
Number of devices: 9                                                         |Number of devices: 9                                                         
Number of nets: 10 **Mismatch**                                              |Number of nets: 9 **Mismatch**                                               
-----------------------------------------------------------------------------------------------------------------------------------------------------------
NET mismatches: Class fragments follow (with fanout counts):
Circuit 1: ypass_gate_3v1024x8m81                                            |Circuit 2: ypass_gate_3v1024x8m81                                            

-----------------------------------------------------------------------------------------------------------------------------------------------------------
Net: vdd                                                                     |Net: vdd                                                                     
  pfet_03v3/4 = 4                                                            |  pfet_03v3/4 = 6                                                            
  pfet_03v3/(1|3) = 2                                                        |  pfet_03v3/(1|3) = 3                                                        
                                                                             |                                                                             
Net: vdd_uq0                                                                 |(no matching net)                                                            
  pfet_03v3/4 = 2                                                            |                                                                             
  pfet_03v3/(1|3) = 1                                                        |                                                                             
-----------------------------------------------------------------------------------------------------------------------------------------------------------
Netlists do not match.
Port matching may fail to disambiguate symmetries.
  Flattening non-matched subcircuits ypass_gate_3v1024x8m81 ypass_gate_3v1024x8m81

Cell x018SRAM_cell1_3v1024x8m81 (0) disconnected node: m3_82_330#
Subcircuit summary:
Circuit 1: x018SRAM_cell1_3v1024x8m81                                        |Circuit 2: x018SRAM_cell1_3v1024x8m81                                        
-----------------------------------------------------------------------------|-----------------------------------------------------------------------------
pfet_03v3 (2)                                                                |pfet_03v3 (2)                                                                
nfet_03v3 (4)                                                                |nfet_03v3 (4)                                                                
Number of devices: 6                                                         |Number of devices: 6                                                         
Number of nets: 9 **Mismatch**                                               |Number of nets: 7 **Mismatch**                                               
-----------------------------------------------------------------------------------------------------------------------------------------------------------
NET mismatches: Class fragments follow (with fanout counts):
Circuit 1: x018SRAM_cell1_3v1024x8m81                                        |Circuit 2: x018SRAM_cell1_3v1024x8m81                                        

-----------------------------------------------------------------------------------------------------------------------------------------------------------
Net: a_248_592#                                                              |Net: wr                                                                      
  pfet_03v3/(1|3) = 2                                                        |  nfet_03v3/2 = 2                                                            
                                                                             |                                                                             
Net: w_30_512#                                                               |Net: vss                                                                     
  pfet_03v3/4 = 2                                                            |  nfet_03v3/(1|3) = 2                                                        
                                                                             |  nfet_03v3/4 = 4                                                            
                                                                             |                                                                             
Net: a_248_342#                                                              |(no matching net)                                                            
  nfet_03v3/(1|3) = 2                                                        |                                                                             
                                                                             |                                                                             
Net: a_62_178#                                                               |(no matching net)                                                            
  nfet_03v3/2 = 2                                                            |                                                                             
-----------------------------------------------------------------------------------------------------------------------------------------------------------

-----------------------------------------------------------------------------------------------------------------------------------------------------------
Net: a_430_96#                                                               |Net: bl                                                                      
  nfet_03v3/(1|3) = 1                                                        |  nfet_03v3/(1|3) = 1                                                        
                                                                             |                                                                             
Net: a_110_96#                                                               |Net: br                                                                      
  nfet_03v3/(1|3) = 1                                                        |  nfet_03v3/(1|3) = 1                                                        
-----------------------------------------------------------------------------------------------------------------------------------------------------------

-----------------------------------------------------------------------------------------------------------------------------------------------------------
Net: VSUBS                                                                   |Net: vdd                                                                     
  nfet_03v3/4 = 4                                                            |  pfet_03v3/(1|3) = 2                                                        
                                                                             |  pfet_03v3/4 = 2                                                            
-----------------------------------------------------------------------------------------------------------------------------------------------------------

-----------------------------------------------------------------------------------------------------------------------------------------------------------
Net: a_110_250#                                                              |Net: net2                                                                    
  pfet_03v3/(1|3) = 1                                                        |  pfet_03v3/2 = 1                                                            
  nfet_03v3/(1|3) = 2                                                        |  pfet_03v3/(1|3) = 1                                                        
  pfet_03v3/2 = 1                                                            |  nfet_03v3/2 = 1                                                            
  nfet_03v3/2 = 1                                                            |  nfet_03v3/(1|3) = 2                                                        
                                                                             |                                                                             
Net: a_192_298#                                                              |Net: net1                                                                    
  pfet_03v3/2 = 1                                                            |  pfet_03v3/(1|3) = 1                                                        
  nfet_03v3/2 = 1                                                            |  pfet_03v3/2 = 1                                                            
  pfet_03v3/(1|3) = 1                                                        |  nfet_03v3/(1|3) = 2                                                        
  nfet_03v3/(1|3) = 2                                                        |  nfet_03v3/2 = 1                                                            
-----------------------------------------------------------------------------------------------------------------------------------------------------------
DEVICE mismatches: Class fragments follow (with node fanout counts):
Circuit 1: x018SRAM_cell1_3v1024x8m81                                        |Circuit 2: x018SRAM_cell1_3v1024x8m81                                        

-----------------------------------------------------------------------------------------------------------------------------------------------------------
Instance: nfet_03v3:5                                                        |Instance: nfet_03v3:M6                                                       
  (1,3) = (5,1)                                                              |  (1,3) = (5,1)                                                              
  2 = 2                                                                      |  2 = 2                                                                      
  4 = 4                                                                      |  4 = 6                                                                      
                                                                             |                                                                             
Instance: nfet_03v3:4                                                        |Instance: nfet_03v3:M5                                                       
  (1,3) = (5,1)                                                              |  (1,3) = (5,1)                                                              
  2 = 2                                                                      |  2 = 2                                                                      
  4 = 4                                                                      |  4 = 6                                                                      
                                                                             |                                                                             
Instance: nfet_03v3:3                                                        |Instance: nfet_03v3:M4                                                       
  (1,3) = (5,2)                                                              |  (1,3) = (6,5)                                                              
  2 = 5                                                                      |  2 = 5                                                                      
  4 = 4                                                                      |  4 = 6                                                                      
                                                                             |                                                                             
Instance: nfet_03v3:1                                                        |Instance: nfet_03v3:M3                                                       
  (1,3) = (5,2)                                                              |  (1,3) = (6,5)                                                              
  2 = 5                                                                      |  2 = 5                                                                      
  4 = 4                                                                      |  4 = 6                                                                      
-----------------------------------------------------------------------------------------------------------------------------------------------------------

-----------------------------------------------------------------------------------------------------------------------------------------------------------
Instance: pfet_03v3:2                                                        |Instance: pfet_03v3:M2                                                       
  (1,3) = (5,2)                                                              |  (1,3) = (5,4)                                                              
  2 = 5                                                                      |  2 = 5                                                                      
  4 = 2                                                                      |  4 = 4                                                                      
                                                                             |                                                                             
Instance: pfet_03v3:0                                                        |Instance: pfet_03v3:M1                                                       
  (1,3) = (5,2)                                                              |  (1,3) = (5,4)                                                              
  2 = 5                                                                      |  2 = 5                                                                      
  4 = 2                                                                      |  4 = 4                                                                      
-----------------------------------------------------------------------------------------------------------------------------------------------------------
Netlists do not match.
Port matching may fail to disambiguate symmetries.
  Flattening non-matched subcircuits x018SRAM_cell1_3v1024x8m81 x018SRAM_cell1_3v1024x8m81
Flattening unmatched subcell nmos_1p2_157_3v1024x8m81 in circuit alatch_3v1024x8m81 (0)(1 instance)
Flattening unmatched subcell nmos_5p04310591302010_3v1024x8m81 in circuit alatch_3v1024x8m81 (0)(1 instance)
Flattening unmatched subcell nmos_5p0431059130208_3v1024x8m81 in circuit alatch_3v1024x8m81 (0)(2 instances)
Flattening unmatched subcell pmos_1p2$$47331372_3v1024x8m81 in circuit alatch_3v1024x8m81 (0)(1 instance)
Flattening unmatched subcell pmos_5p04310591302058_3v1024x8m81 in circuit alatch_3v1024x8m81 (0)(1 instance)
Flattening unmatched subcell pmos_1p2_161_3v1024x8m81 in circuit alatch_3v1024x8m81 (0)(2 instances)
Flattening unmatched subcell pmos_5p04310591302041_3v1024x8m81 in circuit alatch_3v1024x8m81 (0)(2 instances)
Flattening unmatched subcell nmos_1p2$$47329324_3v1024x8m81 in circuit alatch_3v1024x8m81 (0)(1 instance)
Flattening unmatched subcell nmos_5p04310591302059_3v1024x8m81 in circuit alatch_3v1024x8m81 (0)(1 instance)
Flattening unmatched subcell pmos_1p2_160_3v1024x8m81 in circuit alatch_3v1024x8m81 (0)(1 instance)
Flattening unmatched subcell pmos_5p04310591302014_3v1024x8m81 in circuit alatch_3v1024x8m81 (0)(1 instance)

Class alatch_3v1024x8m81 (0):  Merged 2 parallel devices.
Subcircuit summary:
Circuit 1: alatch_3v1024x8m81                                                |Circuit 2: alatch_3v1024x8m81                                                
-----------------------------------------------------------------------------|-----------------------------------------------------------------------------
nfet_03v3 (5->4)                                                             |nfet_03v3 (4)                                                                
pfet_03v3 (5->4)                                                             |pfet_03v3 (4)                                                                
Number of devices: 8                                                         |Number of devices: 8                                                         
Number of nets: 8                                                            |Number of nets: 8                                                            
-----------------------------------------------------------------------------------------------------------------------------------------------------------
Netlists match uniquely.

Subcircuit pins:
Circuit 1: alatch_3v1024x8m81                                                |Circuit 2: alatch_3v1024x8m81                                                
-----------------------------------------------------------------------------|-----------------------------------------------------------------------------
ab                                                                           |ab                                                                           
vss                                                                          |vss                                                                          
vdd                                                                          |vdd                                                                          
en                                                                           |en                                                                           
a                                                                            |a                                                                            
enb                                                                          |enb                                                                          
-----------------------------------------------------------------------------------------------------------------------------------------------------------
Cell pin lists are equivalent.
Device classes alatch_3v1024x8m81 and alatch_3v1024x8m81 are equivalent.
Flattening unmatched subcell pmos_1p2$$46889004_3v1024x8m81 in circuit din_3v1024x8m81 (0)(2 instances)
Flattening unmatched subcell pmos_5p0431059130201_3v1024x8m81 in circuit din_3v1024x8m81 (0)(3 instances)
Flattening unmatched subcell pmos_1p2$$46885932_3v1024x8m81 in circuit din_3v1024x8m81 (0)(1 instance)
Flattening unmatched subcell pmos_5p0431059130206_3v1024x8m81 in circuit din_3v1024x8m81 (0)(2 instances)
Flattening unmatched subcell nmos_1p2$$46884908_3v1024x8m81 in circuit din_3v1024x8m81 (0)(1 instance)
Flattening unmatched subcell nmos_5p0431059130207_3v1024x8m81 in circuit din_3v1024x8m81 (0)(1 instance)
Flattening unmatched subcell pmos_5p0431059130209_3v1024x8m81 in circuit din_3v1024x8m81 (0)(1 instance)
Flattening unmatched subcell pmos_1p2$$46887980_3v1024x8m81 in circuit din_3v1024x8m81 (0)(1 instance)
Flattening unmatched subcell pmos_5p0431059130204_3v1024x8m81 in circuit din_3v1024x8m81 (0)(1 instance)
Flattening unmatched subcell pmos_1p2$$46273580_3v1024x8m81 in circuit din_3v1024x8m81 (0)(2 instances)
Flattening unmatched subcell pmos_5p0431059130203_3v1024x8m81 in circuit din_3v1024x8m81 (0)(2 instances)
Flattening unmatched subcell nmos_5p04310591302011_3v1024x8m81 in circuit din_3v1024x8m81 (0)(2 instances)
Flattening unmatched subcell nmos_1p2$$46563372_3v1024x8m81 in circuit din_3v1024x8m81 (0)(2 instances)
Flattening unmatched subcell nmos_5p0431059130208_3v1024x8m81 in circuit din_3v1024x8m81 (0)(2 instances)
Flattening unmatched subcell nmos_5p04310591302010_3v1024x8m81 in circuit din_3v1024x8m81 (0)(1 instance)
Flattening unmatched subcell nmos_1p2$$46883884_3v1024x8m81 in circuit din_3v1024x8m81 (0)(3 instances)
Flattening unmatched subcell nmos_5p0431059130205_3v1024x8m81 in circuit din_3v1024x8m81 (0)(3 instances)

Cell din_3v1024x8m81 (0) disconnected node: m1_114_5647#
Class din_3v1024x8m81 (0):  Merged 3 parallel devices.
Cell din_3v1024x8m81 (0) disconnected node: m1_114_5647#
Subcircuit summary:
Circuit 1: din_3v1024x8m81                                                   |Circuit 2: din_3v1024x8m81                                                   
-----------------------------------------------------------------------------|-----------------------------------------------------------------------------
pfet_03v3 (15->12)                                                           |pfet_03v3 (12)                                                               
nfet_03v3 (12)                                                               |nfet_03v3 (12)                                                               
Number of devices: 24                                                        |Number of devices: 24                                                        
Number of nets: 18 **Mismatch**                                              |Number of nets: 16 **Mismatch**                                              
-----------------------------------------------------------------------------------------------------------------------------------------------------------
NET mismatches: Class fragments follow (with fanout counts):
Circuit 1: din_3v1024x8m81                                                   |Circuit 2: din_3v1024x8m81                                                   

-----------------------------------------------------------------------------------------------------------------------------------------------------------
Net: vdd                                                                     |Net: vdd                                                                     
  pfet_03v3/4 = 5                                                            |  pfet_03v3/4 = 12                                                           
  pfet_03v3/(1|3) = 3                                                        |  pfet_03v3/(1|3) = 8                                                        
                                                                             |                                                                             
Net: vss                                                                     |Net: vss                                                                     
  nfet_03v3/(1|3) = 1                                                        |  nfet_03v3/(1|3) = 8                                                        
                                                                             |  nfet_03v3/4 = 12                                                           
                                                                             |                                                                             
Net: VSUBS                                                                   |(no matching net)                                                            
  nfet_03v3/(1|3) = 7                                                        |                                                                             
  nfet_03v3/4 = 12                                                           |                                                                             
                                                                             |                                                                             
Net: pmos_5p0431059130206_3v1024x8m81_0/D                                    |(no matching net)                                                            
  pfet_03v3/4 = 7                                                            |                                                                             
  pfet_03v3/(1|3) = 5                                                        |                                                                             
-----------------------------------------------------------------------------------------------------------------------------------------------------------
Netlists do not match.
Port matching may fail to disambiguate symmetries.
  Flattening non-matched subcircuits din_3v1024x8m81 din_3v1024x8m81
Flattening unmatched subcell nmos_5p04310591302012_3v1024x8m81 in circuit sacntl_2_3v1024x8m81 (0)(1 instance)
Flattening unmatched subcell nmos_1p2$$45101100_3v1024x8m81 in circuit sacntl_2_3v1024x8m81 (0)(1 instance)
Flattening unmatched subcell nmos_5p04310591302036_3v1024x8m81 in circuit sacntl_2_3v1024x8m81 (0)(1 instance)
Flattening unmatched subcell pmos_5p04310591302027_3v1024x8m81 in circuit sacntl_2_3v1024x8m81 (0)(3 instances)
Flattening unmatched subcell nmos_5p04310591302033_3v1024x8m81 in circuit sacntl_2_3v1024x8m81 (0)(1 instance)
Flattening unmatched subcell pmos_1p2$$46282796_3v1024x8m81 in circuit sacntl_2_3v1024x8m81 (0)(1 instance)
Flattening unmatched subcell pmos_5p04310591302024_3v1024x8m81 in circuit sacntl_2_3v1024x8m81 (0)(1 instance)
Flattening unmatched subcell pmos_1p2$$46284844_3v1024x8m81 in circuit sacntl_2_3v1024x8m81 (0)(1 instance)
Flattening unmatched subcell pmos_5p04310591302035_3v1024x8m81 in circuit sacntl_2_3v1024x8m81 (0)(1 instance)
Flattening unmatched subcell nmos_5p04310591302023_3v1024x8m81 in circuit sacntl_2_3v1024x8m81 (0)(3 instances)
Flattening unmatched subcell nmos_1p2$$45100076_3v1024x8m81 in circuit sacntl_2_3v1024x8m81 (0)(1 instance)
Flattening unmatched subcell nmos_5p04310591302029_3v1024x8m81 in circuit sacntl_2_3v1024x8m81 (0)(1 instance)
Flattening unmatched subcell nmos_1p2$$45102124_3v1024x8m81 in circuit sacntl_2_3v1024x8m81 (0)(1 instance)
Flattening unmatched subcell nmos_5p04310591302026_3v1024x8m81 in circuit sacntl_2_3v1024x8m81 (0)(1 instance)
Flattening unmatched subcell pmos_1p2$$46286892_3v1024x8m81 in circuit sacntl_2_3v1024x8m81 (0)(1 instance)
Flattening unmatched subcell pmos_5p04310591302013_3v1024x8m81 in circuit sacntl_2_3v1024x8m81 (0)(1 instance)
Flattening unmatched subcell pmos_5p04310591302038_3v1024x8m81 in circuit sacntl_2_3v1024x8m81 (0)(1 instance)
Flattening unmatched subcell nmos_5p04310591302032_3v1024x8m81 in circuit sacntl_2_3v1024x8m81 (0)(1 instance)
Flattening unmatched subcell nmos_5p04310591302028_3v1024x8m81 in circuit sacntl_2_3v1024x8m81 (0)(2 instances)
Flattening unmatched subcell pmos_1p2$$46285868_3v1024x8m81 in circuit sacntl_2_3v1024x8m81 (0)(1 instance)
Flattening unmatched subcell pmos_5p04310591302014_3v1024x8m81 in circuit sacntl_2_3v1024x8m81 (0)(1 instance)
Flattening unmatched subcell pmos_1p2$$46287916_3v1024x8m81 in circuit sacntl_2_3v1024x8m81 (0)(1 instance)
Flattening unmatched subcell pmos_5p04310591302031_3v1024x8m81 in circuit sacntl_2_3v1024x8m81 (0)(1 instance)
Flattening unmatched subcell nmos_5p04310591302034_3v1024x8m81 in circuit sacntl_2_3v1024x8m81 (0)(1 instance)
Flattening unmatched subcell pmos_1p2$$45095980_3v1024x8m81 in circuit sacntl_2_3v1024x8m81 (0)(1 instance)
Flattening unmatched subcell pmos_5p04310591302030_3v1024x8m81 in circuit sacntl_2_3v1024x8m81 (0)(1 instance)
Flattening unmatched subcell pmos_1p2$$46281772_3v1024x8m81 in circuit sacntl_2_3v1024x8m81 (0)(2 instances)
Flattening unmatched subcell pmos_5p04310591302025_3v1024x8m81 in circuit sacntl_2_3v1024x8m81 (0)(2 instances)
Flattening unmatched subcell nmos_1p2$$45103148_3v1024x8m81 in circuit sacntl_2_3v1024x8m81 (0)(1 instance)
Flattening unmatched subcell nmos_5p04310591302037_3v1024x8m81 in circuit sacntl_2_3v1024x8m81 (0)(1 instance)
Flattening unmatched subcell pmos_1p2$$46283820_3v1024x8m81 in circuit sacntl_2_3v1024x8m81 (0)(1 instance)
Flattening unmatched subcell pmos_5p04310591302022_3v1024x8m81 in circuit sacntl_2_3v1024x8m81 (0)(1 instance)

Class sacntl_2_3v1024x8m81 (0):  Merged 51 parallel devices.
Subcircuit summary:
Circuit 1: sacntl_2_3v1024x8m81                                              |Circuit 2: sacntl_2_3v1024x8m81                                              
-----------------------------------------------------------------------------|-----------------------------------------------------------------------------
nfet_03v3 (44->21)                                                           |nfet_03v3 (21)                                                               
pfet_03v3 (46->18)                                                           |pfet_03v3 (18)                                                               
Number of devices: 39                                                        |Number of devices: 39                                                        
Number of nets: 24 **Mismatch**                                              |Number of nets: 23 **Mismatch**                                              
-----------------------------------------------------------------------------------------------------------------------------------------------------------
NET mismatches: Class fragments follow (with fanout counts):
Circuit 1: sacntl_2_3v1024x8m81                                              |Circuit 2: sacntl_2_3v1024x8m81                                              

-----------------------------------------------------------------------------------------------------------------------------------------------------------
Net: vdd                                                                     |Net: vdd                                                                     
  pfet_03v3/(1|3) = 9                                                        |  pfet_03v3/(1|3) = 18                                                       
  pfet_03v3/4 = 9                                                            |  pfet_03v3/4 = 18                                                           
                                                                             |                                                                             
Net: vdd_uq0                                                                 |(no matching net)                                                            
  pfet_03v3/(1|3) = 9                                                        |                                                                             
  pfet_03v3/4 = 9                                                            |                                                                             
-----------------------------------------------------------------------------------------------------------------------------------------------------------
Netlists do not match.
Port matching may fail to disambiguate symmetries.
  Flattening non-matched subcircuits sacntl_2_3v1024x8m81 sacntl_2_3v1024x8m81
Flattening unmatched subcell nmos_1p2$$46552108_3v1024x8m81 in circuit sa_3v1024x8m81 (0)(1 instance)
Flattening unmatched subcell nmos_5p04310591302016_3v1024x8m81 in circuit sa_3v1024x8m81 (0)(1 instance)
Flattening unmatched subcell nmos_1p2$$45107244_3v1024x8m81 in circuit sa_3v1024x8m81 (0)(1 instance)
Flattening unmatched subcell nmos_5p04310591302012_3v1024x8m81 in circuit sa_3v1024x8m81 (0)(1 instance)
Flattening unmatched subcell pmos_1p2$$46896172_3v1024x8m81 in circuit sa_3v1024x8m81 (0)(1 instance)
Flattening unmatched subcell pmos_5p04310591302021_3v1024x8m81 in circuit sa_3v1024x8m81 (0)(1 instance)
Flattening unmatched subcell pmos_1p2$$46898220_3v1024x8m81 in circuit sa_3v1024x8m81 (0)(2 instances)
Flattening unmatched subcell pmos_5p04310591302019_3v1024x8m81 in circuit sa_3v1024x8m81 (0)(2 instances)
Flattening unmatched subcell pmos_1p2$$46549036_3v1024x8m81 in circuit sa_3v1024x8m81 (0)(1 instance)
Flattening unmatched subcell pmos_5p04310591302018_3v1024x8m81 in circuit sa_3v1024x8m81 (0)(1 instance)
Flattening unmatched subcell nmos_1p2$$46550060_3v1024x8m81 in circuit sa_3v1024x8m81 (0)(1 instance)
Flattening unmatched subcell nmos_5p04310591302017_3v1024x8m81 in circuit sa_3v1024x8m81 (0)(1 instance)
Flattening unmatched subcell pmos_1p2$$46286892_3v1024x8m81 in circuit sa_3v1024x8m81 (0)(1 instance)
Flattening unmatched subcell pmos_5p04310591302013_3v1024x8m81 in circuit sa_3v1024x8m81 (0)(1 instance)
Flattening unmatched subcell pmos_1p2$$46897196_3v1024x8m81 in circuit sa_3v1024x8m81 (0)(4 instances)
Flattening unmatched subcell pmos_5p04310591302020_3v1024x8m81 in circuit sa_3v1024x8m81 (0)(4 instances)
Flattening unmatched subcell pmos_1p2$$46285868_3v1024x8m81 in circuit sa_3v1024x8m81 (0)(1 instance)
Flattening unmatched subcell pmos_5p04310591302014_3v1024x8m81 in circuit sa_3v1024x8m81 (0)(1 instance)
Flattening unmatched subcell nmos_1p2$$46551084_3v1024x8m81 in circuit sa_3v1024x8m81 (0)(1 instance)
Flattening unmatched subcell nmos_5p04310591302010_3v1024x8m81 in circuit sa_3v1024x8m81 (0)(1 instance)
Flattening unmatched subcell nmos_1p2$$46553132_3v1024x8m81 in circuit sa_3v1024x8m81 (0)(2 instances)
Flattening unmatched subcell nmos_5p04310591302015_3v1024x8m81 in circuit sa_3v1024x8m81 (0)(2 instances)

Cell sa_3v1024x8m81 (0) disconnected node: wep
Class sa_3v1024x8m81 (0):  Merged 28 parallel devices.
Class sa_3v1024x8m81 (1):  Merged 21 parallel devices.
Cell sa_3v1024x8m81 (0) disconnected node: wep
Subcircuit summary:
Circuit 1: sa_3v1024x8m81                                                    |Circuit 2: sa_3v1024x8m81                                                    
-----------------------------------------------------------------------------|-----------------------------------------------------------------------------
nfet_03v3 (23->7)                                                            |nfet_03v3 (16->7)                                                            
pfet_03v3 (24->12)                                                           |pfet_03v3 (24->12)                                                           
Number of devices: 19                                                        |Number of devices: 19                                                        
Number of nets: 13 **Mismatch**                                              |Number of nets: 12 **Mismatch**                                              
-----------------------------------------------------------------------------------------------------------------------------------------------------------
NET mismatches: Class fragments follow (with fanout counts):
Circuit 1: sa_3v1024x8m81                                                    |Circuit 2: sa_3v1024x8m81                                                    

-----------------------------------------------------------------------------------------------------------------------------------------------------------
Net: vdd                                                                     |Net: vdd                                                                     
  pfet_03v3/(1|3) = 3                                                        |  pfet_03v3/(1|3) = 8                                                        
  pfet_03v3/4 = 3                                                            |  pfet_03v3/4 = 12                                                           
                                                                             |  pfet_03v3/2 = 1                                                            
                                                                             |                                                                             
Net: pmos_1p2$$46898220_3v1024x8m81_1/pmos_5p04310591302019_3v1024x8m81_0/D  |(no matching net)                                                            
  pfet_03v3/(1|3) = 5                                                        |                                                                             
  pfet_03v3/4 = 9                                                            |                                                                             
  pfet_03v3/2 = 1                                                            |                                                                             
-----------------------------------------------------------------------------------------------------------------------------------------------------------
Netlists do not match.
Port matching may fail to disambiguate symmetries.
  Flattening non-matched subcircuits sa_3v1024x8m81 sa_3v1024x8m81
Flattening unmatched subcell ypass_gate_a_3v1024x8m81 in circuit mux821_3v1024x8m81 (0)(1 instance)
Flattening unmatched subcell pmos_1p2$$46889004_3v1024x8m81 in circuit mux821_3v1024x8m81 (0)(1 instance)
Flattening unmatched subcell pmos_5p0431059130201_3v1024x8m81 in circuit mux821_3v1024x8m81 (0)(3 instances)
Flattening unmatched subcell nmos_1p2$$47119404_3v1024x8m81 in circuit mux821_3v1024x8m81 (0)(2 instances)
Flattening unmatched subcell nmos_5p0431059130200_3v1024x8m81 in circuit mux821_3v1024x8m81 (0)(2 instances)
Flattening unmatched subcell nmos_5p0431059130202_3v1024x8m81 in circuit mux821_3v1024x8m81 (0)(1 instance)

Cell mux821_3v1024x8m81 (0) disconnected node: ypass_gate_3v1024x8m81_7/m3_n41_5924#
Cell mux821_3v1024x8m81 (0) disconnected node: ypass_gate_3v1024x8m81_7/m3_n41_6881#
Cell mux821_3v1024x8m81 (0) disconnected node: ypass_gate_3v1024x8m81_7/m3_n41_5682#
Cell mux821_3v1024x8m81 (0) disconnected node: ypass_gate_3v1024x8m81_7/m3_n41_5198#
Cell mux821_3v1024x8m81 (0) disconnected node: ypass_gate_3v1024x8m81_7/m3_n41_6398#
Cell mux821_3v1024x8m81 (0) disconnected node: ypass_gate_3v1024x8m81_7/m3_n41_5440#
Cell mux821_3v1024x8m81 (0) disconnected node: ypass_gate_3v1024x8m81_7/m3_n41_6156#
Cell mux821_3v1024x8m81 (0) disconnected node: ypass_gate_3v1024x8m81_7/m3_n41_6639#
Class mux821_3v1024x8m81 (0):  Merged 4 parallel devices.
Cell mux821_3v1024x8m81 (0) disconnected node: ypass_gate_3v1024x8m81_7/m3_n41_5924#
Cell mux821_3v1024x8m81 (0) disconnected node: ypass_gate_3v1024x8m81_7/m3_n41_6881#
Cell mux821_3v1024x8m81 (0) disconnected node: ypass_gate_3v1024x8m81_7/m3_n41_5682#
Cell mux821_3v1024x8m81 (0) disconnected node: ypass_gate_3v1024x8m81_7/m3_n41_5198#
Cell mux821_3v1024x8m81 (0) disconnected node: ypass_gate_3v1024x8m81_7/m3_n41_6398#
Cell mux821_3v1024x8m81 (0) disconnected node: ypass_gate_3v1024x8m81_7/m3_n41_5440#
Cell mux821_3v1024x8m81 (0) disconnected node: ypass_gate_3v1024x8m81_7/m3_n41_6156#
Cell mux821_3v1024x8m81 (0) disconnected node: ypass_gate_3v1024x8m81_7/m3_n41_6639#
Subcircuit summary:
Circuit 1: mux821_3v1024x8m81                                                |Circuit 2: mux821_3v1024x8m81                                                
-----------------------------------------------------------------------------|-----------------------------------------------------------------------------
pfet_03v3 (72->48)                                                           |pfet_03v3 (48)                                                               
nfet_03v3 (32->24)                                                           |nfet_03v3 (24)                                                               
Number of devices: 72                                                        |Number of devices: 72                                                        
Number of nets: 48 **Mismatch**                                              |Number of nets: 47 **Mismatch**                                              
-----------------------------------------------------------------------------------------------------------------------------------------------------------
NET mismatches: Class fragments follow (with fanout counts):
Circuit 1: mux821_3v1024x8m81                                                |Circuit 2: mux821_3v1024x8m81                                                

-----------------------------------------------------------------------------------------------------------------------------------------------------------
Net: ypass_gate_3v1024x8m81_7/vdd_uq0                                        |Net: vdd                                                                     
  pfet_03v3/4 = 16                                                           |  pfet_03v3/(1|3) = 24                                                       
  pfet_03v3/(1|3) = 8                                                        |  pfet_03v3/4 = 48                                                           
                                                                             |                                                                             
Net: ypass_gate_3v1024x8m81_7/vdd                                            |(no matching net)                                                            
  pfet_03v3/4 = 32                                                           |                                                                             
  pfet_03v3/(1|3) = 16                                                       |                                                                             
-----------------------------------------------------------------------------------------------------------------------------------------------------------
Netlists do not match.
Port matching may fail to disambiguate symmetries.
  Flattening non-matched subcircuits mux821_3v1024x8m81 mux821_3v1024x8m81
Flattening unmatched subcell pmos_1p2$$202583084_3v1024x8m81 in circuit wen_wm1_3v1024x8m81 (0)(1 instance)
Flattening unmatched subcell pmos_5p04310591302035_3v1024x8m81 in circuit wen_wm1_3v1024x8m81 (0)(2 instances)
Flattening unmatched subcell nmos_5p04310591302040_3v1024x8m81 in circuit wen_wm1_3v1024x8m81 (0)(3 instances)
Flattening unmatched subcell pmos_1p2$$202585132_3v1024x8m81 in circuit wen_wm1_3v1024x8m81 (0)(1 instance)
Flattening unmatched subcell pmos_5p04310591302014_3v1024x8m81 in circuit wen_wm1_3v1024x8m81 (0)(7 instances)
Flattening unmatched subcell pmos_5p04310591302043_3v1024x8m81 in circuit wen_wm1_3v1024x8m81 (0)(1 instance)
Flattening unmatched subcell nmos_5p0431059130208_3v1024x8m81 in circuit wen_wm1_3v1024x8m81 (0)(4 instances)
Flattening unmatched subcell nmos_1p2$$202595372_3v1024x8m81 in circuit wen_wm1_3v1024x8m81 (0)(2 instances)
Flattening unmatched subcell nmos_5p0431059130208_3v1024x8m81 in circuit wen_wm1_3v1024x8m81 (0)(2 instances)
Flattening unmatched subcell pmos_1p2$$202584108_3v1024x8m81 in circuit wen_wm1_3v1024x8m81 (0)(1 instance)
Flattening unmatched subcell pmos_5p04310591302014_3v1024x8m81 in circuit wen_wm1_3v1024x8m81 (0)(1 instance)
Flattening unmatched subcell pmos_1p2$$202587180_3v1024x8m81 in circuit wen_wm1_3v1024x8m81 (0)(1 instance)
Flattening unmatched subcell pmos_5p04310591302014_3v1024x8m81 in circuit wen_wm1_3v1024x8m81 (0)(1 instance)
Flattening unmatched subcell nmos_5p04310591302042_3v1024x8m81 in circuit wen_wm1_3v1024x8m81 (0)(1 instance)
Flattening unmatched subcell nmos_1p2$$202594348_3v1024x8m81 in circuit wen_wm1_3v1024x8m81 (0)(1 instance)
Flattening unmatched subcell nmos_5p04310591302040_3v1024x8m81 in circuit wen_wm1_3v1024x8m81 (0)(1 instance)
Flattening unmatched subcell pmos_1p2$$202586156_3v1024x8m81 in circuit wen_wm1_3v1024x8m81 (0)(1 instance)
Flattening unmatched subcell pmos_5p04310591302014_3v1024x8m81 in circuit wen_wm1_3v1024x8m81 (0)(1 instance)
Flattening unmatched subcell nmos_1p2$$202596396_3v1024x8m81 in circuit wen_wm1_3v1024x8m81 (0)(2 instances)
Flattening unmatched subcell nmos_5p0431059130208_3v1024x8m81 in circuit wen_wm1_3v1024x8m81 (0)(2 instances)
Flattening unmatched subcell nmos_1p2$$202598444_3v1024x8m81 in circuit wen_wm1_3v1024x8m81 (0)(1 instance)
Flattening unmatched subcell nmos_5p04310591302010_3v1024x8m81 in circuit wen_wm1_3v1024x8m81 (0)(2 instances)
Flattening unmatched subcell pmos_5p04310591302020_3v1024x8m81 in circuit wen_wm1_3v1024x8m81 (0)(1 instance)
Flattening unmatched subcell pmos_5p04310591302041_3v1024x8m81 in circuit wen_wm1_3v1024x8m81 (0)(1 instance)
Flattening unmatched subcell nmos_5p04310591302039_3v1024x8m81 in circuit wen_wm1_3v1024x8m81 (0)(1 instance)

Class wen_wm1_3v1024x8m81 (0):  Merged 8 parallel devices.
Subcircuit summary:
Circuit 1: wen_wm1_3v1024x8m81                                               |Circuit 2: wen_wm1_3v1024x8m81                                               
-----------------------------------------------------------------------------|-----------------------------------------------------------------------------
pfet_03v3 (20->15)                                                           |pfet_03v3 (15)                                                               
nfet_03v3 (19->16)                                                           |nfet_03v3 (16)                                                               
Number of devices: 31                                                        |Number of devices: 31                                                        
Number of nets: 20 **Mismatch**                                              |Number of nets: 19 **Mismatch**                                              
-----------------------------------------------------------------------------------------------------------------------------------------------------------
NET mismatches: Class fragments follow (with fanout counts):
Circuit 1: wen_wm1_3v1024x8m81                                               |Circuit 2: wen_wm1_3v1024x8m81                                               

-----------------------------------------------------------------------------------------------------------------------------------------------------------
Net: vdd                                                                     |Net: vdd                                                                     
  pfet_03v3/(1|3) = 6                                                        |  pfet_03v3/(1|3) = 10                                                       
  pfet_03v3/4 = 10                                                           |  pfet_03v3/4 = 15                                                           
                                                                             |                                                                             
Net: vdd_uq0                                                                 |(no matching net)                                                            
  pfet_03v3/(1|3) = 4                                                        |                                                                             
  pfet_03v3/4 = 5                                                            |                                                                             
-----------------------------------------------------------------------------------------------------------------------------------------------------------
Netlists do not match.
Port matching may fail to disambiguate symmetries.
  Flattening non-matched subcircuits wen_wm1_3v1024x8m81 wen_wm1_3v1024x8m81
Flattening unmatched subcell nmos_5p04310591302052_3v1024x8m81 in circuit outbuf_oe_3v1024x8m81 (0)(1 instance)
Flattening unmatched subcell nmos_5p04310591302045_3v1024x8m81 in circuit outbuf_oe_3v1024x8m81 (0)(2 instances)
Flattening unmatched subcell nmos_5p0431059130208_3v1024x8m81 in circuit outbuf_oe_3v1024x8m81 (0)(2 instances)
Flattening unmatched subcell nmos_5p04310591302033_3v1024x8m81 in circuit outbuf_oe_3v1024x8m81 (0)(1 instance)
Flattening unmatched subcell pmos_5p04310591302048_3v1024x8m81 in circuit outbuf_oe_3v1024x8m81 (0)(1 instance)
Flattening unmatched subcell nmos_5p04310591302044_3v1024x8m81 in circuit outbuf_oe_3v1024x8m81 (0)(1 instance)
Flattening unmatched subcell pmos_5p04310591302014_3v1024x8m81 in circuit outbuf_oe_3v1024x8m81 (0)(1 instance)
Flattening unmatched subcell pmos_5p04310591302038_3v1024x8m81 in circuit outbuf_oe_3v1024x8m81 (0)(1 instance)
Flattening unmatched subcell pmos_5p04310591302051_3v1024x8m81 in circuit outbuf_oe_3v1024x8m81 (0)(2 instances)
Flattening unmatched subcell pmos_5p04310591302047_3v1024x8m81 in circuit outbuf_oe_3v1024x8m81 (0)(1 instance)
Flattening unmatched subcell nmos_5p04310591302050_3v1024x8m81 in circuit outbuf_oe_3v1024x8m81 (0)(1 instance)
Flattening unmatched subcell nmos_5p04310591302046_3v1024x8m81 in circuit outbuf_oe_3v1024x8m81 (0)(1 instance)
Flattening unmatched subcell pmos_5p04310591302013_3v1024x8m81 in circuit outbuf_oe_3v1024x8m81 (0)(1 instance)
Flattening unmatched subcell pmos_5p04310591302049_3v1024x8m81 in circuit outbuf_oe_3v1024x8m81 (0)(1 instance)
Flattening unmatched subcell pmos_1p2$$171625516_3v1024x8m81 in circuit outbuf_oe_3v1024x8m81 (0)(1 instance)
Flattening unmatched subcell pmos_5p0431059130203_3v1024x8m81 in circuit outbuf_oe_3v1024x8m81 (0)(1 instance)

Class outbuf_oe_3v1024x8m81 (0):  Merged 19 parallel devices.
Subcircuit summary:
Circuit 1: outbuf_oe_3v1024x8m81                                             |Circuit 2: outbuf_oe_3v1024x8m81                                             
-----------------------------------------------------------------------------|-----------------------------------------------------------------------------
nfet_03v3 (18->9)                                                            |nfet_03v3 (9)                                                                
pfet_03v3 (19->9)                                                            |pfet_03v3 (9)                                                                
Number of devices: 18                                                        |Number of devices: 18                                                        
Number of nets: 15                                                           |Number of nets: 15                                                           
-----------------------------------------------------------------------------------------------------------------------------------------------------------
Netlists match uniquely.

Subcircuit pins:
Circuit 1: outbuf_oe_3v1024x8m81                                             |Circuit 2: outbuf_oe_3v1024x8m81                                             
-----------------------------------------------------------------------------|-----------------------------------------------------------------------------
qp                                                                           |qp                                                                           
qn                                                                           |qn                                                                           
se                                                                           |se                                                                           
q                                                                            |q                                                                            
GWE                                                                          |GWE                                                                          
vss                                                                          |vss                                                                          
vdd                                                                          |vdd                                                                          
-----------------------------------------------------------------------------------------------------------------------------------------------------------
Cell pin lists are equivalent.
Device classes outbuf_oe_3v1024x8m81 and outbuf_oe_3v1024x8m81 are equivalent.
Flattening unmatched subcell pmos_1p2$$47512620_3v1024x8m81 in circuit xpredec1_xa_3v1024x8m81 (0)(3 instances)
Flattening unmatched subcell pmos_5p04310591302072_3v1024x8m81 in circuit xpredec1_xa_3v1024x8m81 (0)(3 instances)
Flattening unmatched subcell pmos_1p2$$47513644_3v1024x8m81 in circuit xpredec1_xa_3v1024x8m81 (0)(3 instances)
Flattening unmatched subcell pmos_5p04310591302068_3v1024x8m81 in circuit xpredec1_xa_3v1024x8m81 (0)(3 instances)
Flattening unmatched subcell nmos_1p2$$47514668_3v1024x8m81 in circuit xpredec1_xa_3v1024x8m81 (0)(3 instances)
Flattening unmatched subcell nmos_5p04310591302057_3v1024x8m81 in circuit xpredec1_xa_3v1024x8m81 (0)(3 instances)

Cell xpredec1_xa_3v1024x8m81 (0) disconnected node: m1_n40_n4147#
Cell xpredec1_xa_3v1024x8m81 (0) disconnected node: m1_n40_n4005#
Cell xpredec1_xa_3v1024x8m81 (0) disconnected node: m3_n46_n5510#
Cell xpredec1_xa_3v1024x8m81 (0) disconnected node: m1_n40_n3864#
Cell xpredec1_xa_3v1024x8m81 (0) disconnected node: m1_n40_n3582#
Cell xpredec1_xa_3v1024x8m81 (0) disconnected node: m1_n40_n3723#
Cell xpredec1_xa_3v1024x8m81 (0) disconnected node: a_0_56#
Cell xpredec1_xa_3v1024x8m81 (0) disconnected node: m1_n40_n3441#
Class xpredec1_xa_3v1024x8m81 (0):  Merged 4 parallel devices.
Cell xpredec1_xa_3v1024x8m81 (0) disconnected node: m1_n40_n4147#
Cell xpredec1_xa_3v1024x8m81 (0) disconnected node: m1_n40_n4005#
Cell xpredec1_xa_3v1024x8m81 (0) disconnected node: m3_n46_n5510#
Cell xpredec1_xa_3v1024x8m81 (0) disconnected node: m1_n40_n3864#
Cell xpredec1_xa_3v1024x8m81 (0) disconnected node: m1_n40_n3582#
Cell xpredec1_xa_3v1024x8m81 (0) disconnected node: m1_n40_n3723#
Cell xpredec1_xa_3v1024x8m81 (0) disconnected node: a_0_56#
Cell xpredec1_xa_3v1024x8m81 (0) disconnected node: m1_n40_n3441#
Subcircuit summary:
Circuit 1: xpredec1_xa_3v1024x8m81                                           |Circuit 2: xpredec1_xa_3v1024x8m81                                           
-----------------------------------------------------------------------------|-----------------------------------------------------------------------------
pfet_03v3 (6->4)                                                             |pfet_03v3 (4)                                                                
nfet_03v3 (6->4)                                                             |nfet_03v3 (4)                                                                
Number of devices: 8                                                         |Number of devices: 8                                                         
Number of nets: 9                                                            |Number of nets: 9                                                            
-----------------------------------------------------------------------------------------------------------------------------------------------------------
Netlists match uniquely with port errors.

Subcircuit pins:
Circuit 1: xpredec1_xa_3v1024x8m81                                           |Circuit 2: xpredec1_xa_3v1024x8m81                                           
-----------------------------------------------------------------------------|-----------------------------------------------------------------------------
M3_M2$$47333420_3v1024x8m81_1/VSUBS                                          |vss **Mismatch**                                                             
a_305_n5643#                                                                 |b **Mismatch**                                                               
pmos_1p2$$47513644_3v1024x8m81_2/pmos_5p04310591302068_3v1024x8m81_0/D       |y **Mismatch**                                                               
a_465_n5643#                                                                 |a **Mismatch**                                                               
a_145_n5643#                                                                 |c **Mismatch**                                                               
pmos_1p2$$47513644_3v1024x8m81_2/pmos_5p04310591302068_3v1024x8m81_0/S       |vdd **Mismatch**                                                             
m1_n40_n4147#                                                                |(no matching pin)                                                            
m1_n40_n4005#                                                                |(no matching pin)                                                            
m3_n46_n5510#                                                                |(no matching pin)                                                            
m1_n40_n3864#                                                                |(no matching pin)                                                            
m1_n40_n3582#                                                                |(no matching pin)                                                            
m1_n40_n3723#                                                                |(no matching pin)                                                            
a_0_56#                                                                      |(no matching pin)                                                            
m1_n40_n3441#                                                                |(no matching pin)                                                            
-----------------------------------------------------------------------------------------------------------------------------------------------------------
Cell pin lists for xpredec1_xa_3v1024x8m81 and xpredec1_xa_3v1024x8m81 altered to match.
Device classes xpredec1_xa_3v1024x8m81 and xpredec1_xa_3v1024x8m81 are equivalent.
Flattening unmatched subcell pmos_1p2$$47643692_3v1024x8m81 in circuit xpredec0_xa_3v1024x8m81 (0)(1 instance)
Flattening unmatched subcell pmos_5p04310591302067_3v1024x8m81 in circuit xpredec0_xa_3v1024x8m81 (0)(1 instance)
Flattening unmatched subcell pmos_1p2$$47642668_3v1024x8m81 in circuit xpredec0_xa_3v1024x8m81 (0)(1 instance)
Flattening unmatched subcell pmos_5p04310591302067_3v1024x8m81 in circuit xpredec0_xa_3v1024x8m81 (0)(1 instance)
Flattening unmatched subcell pmos_1p2$$47513644_3v1024x8m81 in circuit xpredec0_xa_3v1024x8m81 (0)(4 instances)
Flattening unmatched subcell pmos_5p04310591302068_3v1024x8m81 in circuit xpredec0_xa_3v1024x8m81 (0)(4 instances)
Flattening unmatched subcell nmos_1p2$$47641644_3v1024x8m81 in circuit xpredec0_xa_3v1024x8m81 (0)(4 instances)
Flattening unmatched subcell nmos_5p04310591302057_3v1024x8m81 in circuit xpredec0_xa_3v1024x8m81 (0)(4 instances)

Cell xpredec0_xa_3v1024x8m81 (0) disconnected node: m3_107_5938#
Cell xpredec0_xa_3v1024x8m81 (0) disconnected node: m1_255_3759#
Cell xpredec0_xa_3v1024x8m81 (0) disconnected node: m1_255_3263#
Cell xpredec0_xa_3v1024x8m81 (0) disconnected node: m1_255_3619#
Cell xpredec0_xa_3v1024x8m81 (0) disconnected node: m1_255_3901#
Cell xpredec0_xa_3v1024x8m81 (0) disconnected node: m3_598_2319#
Class xpredec0_xa_3v1024x8m81 (0):  Merged 6 parallel devices.
Cell xpredec0_xa_3v1024x8m81 (0) disconnected node: m3_107_5938#
Cell xpredec0_xa_3v1024x8m81 (0) disconnected node: m1_255_3759#
Cell xpredec0_xa_3v1024x8m81 (0) disconnected node: m1_255_3263#
Cell xpredec0_xa_3v1024x8m81 (0) disconnected node: m1_255_3619#
Cell xpredec0_xa_3v1024x8m81 (0) disconnected node: m1_255_3901#
Cell xpredec0_xa_3v1024x8m81 (0) disconnected node: m3_598_2319#
Subcircuit summary:
Circuit 1: xpredec0_xa_3v1024x8m81                                           |Circuit 2: xpredec0_xa_3v1024x8m81                                           
-----------------------------------------------------------------------------|-----------------------------------------------------------------------------
pfet_03v3 (6->3)                                                             |pfet_03v3 (3)                                                                
nfet_03v3 (6->3)                                                             |nfet_03v3 (3)                                                                
Number of devices: 6                                                         |Number of devices: 6                                                         
Number of nets: 9 **Mismatch**                                               |Number of nets: 7 **Mismatch**                                               
-----------------------------------------------------------------------------------------------------------------------------------------------------------
NET mismatches: Class fragments follow (with fanout counts):
Circuit 1: xpredec0_xa_3v1024x8m81                                           |Circuit 2: xpredec0_xa_3v1024x8m81                                           

-----------------------------------------------------------------------------------------------------------------------------------------------------------
Net: pmos_1p2$$47513644_3v1024x8m81_3/pmos_5p04310591302068_3v1024x8m81_0/S  |Net: vdd                                                                     
  pfet_03v3/(1|3) = 1                                                        |  pfet_03v3/(1|3) = 3                                                        
                                                                             |  pfet_03v3/4 = 3                                                            
                                                                             |                                                                             
Net: nmos_1p2$$47641644_3v1024x8m81_3/nmos_5p04310591302057_3v1024x8m81_0/D  |(no matching net)                                                            
  nfet_03v3/(1|3) = 1                                                        |                                                                             
                                                                             |                                                                             
Net: M3_M2$$47644716_3v1024x8m81_2/VSUBS                                     |(no matching net)                                                            
  nfet_03v3/4 = 3                                                            |                                                                             
  nfet_03v3/(1|3) = 1                                                        |                                                                             
-----------------------------------------------------------------------------------------------------------------------------------------------------------

-----------------------------------------------------------------------------------------------------------------------------------------------------------
Net: a_539_2025#                                                             |Net: y                                                                       
  nfet_03v3/(1|3) = 2                                                        |  pfet_03v3/(1|3) = 1                                                        
                                                                             |  nfet_03v3/(1|3) = 1                                                        
                                                                             |                                                                             
Net: pmos_1p2$$47513644_3v1024x8m81_3/pmos_5p04310591302068_3v1024x8m81_0/D  |Net: b                                                                       
  pfet_03v3/(1|3) = 1                                                        |  pfet_03v3/2 = 1                                                            
  nfet_03v3/(1|3) = 1                                                        |  nfet_03v3/2 = 1                                                            
                                                                             |                                                                             
Net: a_612_1974#                                                             |Net: a                                                                       
  pfet_03v3/2 = 1                                                            |  nfet_03v3/2 = 1                                                            
  nfet_03v3/2 = 1                                                            |  pfet_03v3/2 = 1                                                            
                                                                             |                                                                             
Net: a_472_3898#                                                             |Net: net1                                                                    
  pfet_03v3/2 = 1                                                            |  nfet_03v3/(1|3) = 2                                                        
  nfet_03v3/2 = 1                                                            |                                                                             
-----------------------------------------------------------------------------------------------------------------------------------------------------------

-----------------------------------------------------------------------------------------------------------------------------------------------------------
Net: pmos_1p2$$47643692_3v1024x8m81_0/pmos_5p04310591302067_3v1024x8m81_0/S  |Net: vss                                                                     
  pfet_03v3/(1|3) = 2                                                        |  nfet_03v3/4 = 3                                                            
  pfet_03v3/2 = 1                                                            |  nfet_03v3/(1|3) = 2                                                        
  nfet_03v3/2 = 1                                                            |                                                                             
  nfet_03v3/(1|3) = 1                                                        |                                                                             
                                                                             |                                                                             
Net: pmos_1p2$$47643692_3v1024x8m81_0/pmos_5p04310591302067_3v1024x8m81_0/D  |Net: net2                                                                    
  pfet_03v3/(1|3) = 2                                                        |  nfet_03v3/(1|3) = 1                                                        
  pfet_03v3/4 = 3                                                            |  pfet_03v3/(1|3) = 2                                                        
                                                                             |  pfet_03v3/2 = 1                                                            
                                                                             |  nfet_03v3/2 = 1                                                            
-----------------------------------------------------------------------------------------------------------------------------------------------------------
DEVICE mismatches: Class fragments follow (with node fanout counts):
Circuit 1: xpredec0_xa_3v1024x8m81                                           |Circuit 2: xpredec0_xa_3v1024x8m81                                           

-----------------------------------------------------------------------------------------------------------------------------------------------------------
Instance: nfet_03v3:1                                                        |Instance: nfet_03v3:M6                                                       
  (1,3) = (5,2)                                                              |  (1,3) = (5,2)                                                              
  2 = 2                                                                      |  2 = 5                                                                      
  4 = 4                                                                      |  4 = 5                                                                      
                                                                             |                                                                             
Instance: nfet_03v3:0                                                        |Instance: nfet_03v3:M3                                                       
  (1,3) = (4,2)                                                              |  (1,3) = (5,2)                                                              
  2 = 2                                                                      |  2 = 2                                                                      
  4 = 4                                                                      |  4 = 5                                                                      
                                                                             |                                                                             
Instance: nmos_1p2$$47641644_3v1024x8m81_0//nmos_5p04310591302057_3v1024x8m8 |Instance: nfet_03v3:M1                                                       
  (1,3) = (2,1)                                                              |  (1,3) = (5,2)                                                              
  2 = 5                                                                      |  2 = 2                                                                      
  4 = 4                                                                      |  4 = 5                                                                      
-----------------------------------------------------------------------------------------------------------------------------------------------------------

-----------------------------------------------------------------------------------------------------------------------------------------------------------
Instance: pmos_1p2$$47513644_3v1024x8m81_0//pmos_5p04310591302068_3v1024x8m8 |Instance: pfet_03v3:M5                                                       
  (1,3) = (2,1)                                                              |  (1,3) = (6,2)                                                              
  2 = 5                                                                      |  2 = 5                                                                      
  4 = 5                                                                      |  4 = 6                                                                      
                                                                             |                                                                             
Instance: pmos_1p2$$47642668_3v1024x8m81_0//pmos_5p04310591302067_3v1024x8m8 |Instance: pfet_03v3:M4                                                       
  (1,3) = (5,5)                                                              |  (1,3) = (6,5)                                                              
  2 = 2                                                                      |  2 = 2                                                                      
  4 = 5                                                                      |  4 = 6                                                                      
                                                                             |                                                                             
Instance: pmos_1p2$$47643692_3v1024x8m81_0//pmos_5p04310591302067_3v1024x8m8 |Instance: pfet_03v3:M2                                                       
  (1,3) = (5,5)                                                              |  (1,3) = (6,5)                                                              
  2 = 2                                                                      |  2 = 2                                                                      
  4 = 5                                                                      |  4 = 6                                                                      
-----------------------------------------------------------------------------------------------------------------------------------------------------------
Netlists do not match.
Port matching may fail to disambiguate symmetries.
  Flattening non-matched subcircuits xpredec0_xa_3v1024x8m81 xpredec0_xa_3v1024x8m81
Flattening unmatched subcell pmos_1p2$$47821868_3v1024x8m81 in circuit ypredec1_xa_3v1024x8m81 (0)(3 instances)
Flattening unmatched subcell pmos_5p04310591302060_3v1024x8m81 in circuit ypredec1_xa_3v1024x8m81 (0)(3 instances)
Flattening unmatched subcell pmos_1p2$$47820844_3v1024x8m81 in circuit ypredec1_xa_3v1024x8m81 (0)(3 instances)
Flattening unmatched subcell pmos_5p04310591302061_3v1024x8m81 in circuit ypredec1_xa_3v1024x8m81 (0)(3 instances)
Flattening unmatched subcell nmos_1p2$$46551084_3v1024x8m81 in circuit ypredec1_xa_3v1024x8m81 (0)(3 instances)
Flattening unmatched subcell nmos_5p04310591302010_3v1024x8m81 in circuit ypredec1_xa_3v1024x8m81 (0)(3 instances)

Cell ypredec1_xa_3v1024x8m81 (0) disconnected node: m1_n40_n2861#
Cell ypredec1_xa_3v1024x8m81 (0) disconnected node: m3_0_n4986#
Cell ypredec1_xa_3v1024x8m81 (0) disconnected node: m1_n40_n3567#
Cell ypredec1_xa_3v1024x8m81 (0) disconnected node: m1_n40_n3285#
Cell ypredec1_xa_3v1024x8m81 (0) disconnected node: a_0_56#
Cell ypredec1_xa_3v1024x8m81 (0) disconnected node: m1_n40_n3426#
Cell ypredec1_xa_3v1024x8m81 (0) disconnected node: m1_n40_n3144#
Cell ypredec1_xa_3v1024x8m81 (0) disconnected node: m1_n40_n3003#
Class ypredec1_xa_3v1024x8m81 (0):  Merged 4 parallel devices.
Cell ypredec1_xa_3v1024x8m81 (0) disconnected node: m1_n40_n2861#
Cell ypredec1_xa_3v1024x8m81 (0) disconnected node: m3_0_n4986#
Cell ypredec1_xa_3v1024x8m81 (0) disconnected node: m1_n40_n3567#
Cell ypredec1_xa_3v1024x8m81 (0) disconnected node: m1_n40_n3285#
Cell ypredec1_xa_3v1024x8m81 (0) disconnected node: a_0_56#
Cell ypredec1_xa_3v1024x8m81 (0) disconnected node: m1_n40_n3426#
Cell ypredec1_xa_3v1024x8m81 (0) disconnected node: m1_n40_n3144#
Cell ypredec1_xa_3v1024x8m81 (0) disconnected node: m1_n40_n3003#
Subcircuit summary:
Circuit 1: ypredec1_xa_3v1024x8m81                                           |Circuit 2: ypredec1_xa_3v1024x8m81                                           
-----------------------------------------------------------------------------|-----------------------------------------------------------------------------
pfet_03v3 (6->4)                                                             |pfet_03v3 (4)                                                                
nfet_03v3 (6->4)                                                             |nfet_03v3 (4)                                                                
Number of devices: 8                                                         |Number of devices: 8                                                         
Number of nets: 11 **Mismatch**                                              |Number of nets: 9 **Mismatch**                                               
-----------------------------------------------------------------------------------------------------------------------------------------------------------
NET mismatches: Class fragments follow (with fanout counts):
Circuit 1: ypredec1_xa_3v1024x8m81                                           |Circuit 2: ypredec1_xa_3v1024x8m81                                           

-----------------------------------------------------------------------------------------------------------------------------------------------------------
Net: pmos_1p2$$47821868_3v1024x8m81_3/pmos_5p04310591302060_3v1024x8m81_0/S  |Net: vdd                                                                     
  pfet_03v3/(1|3) = 4                                                        |  pfet_03v3/(1|3) = 4                                                        
                                                                             |  pfet_03v3/4 = 4                                                            
                                                                             |                                                                             
Net: pmos_1p2$$47821868_3v1024x8m81_3/w_n133_n66#                            |(no matching net)                                                            
  pfet_03v3/4 = 3                                                            |                                                                             
                                                                             |                                                                             
Net: pmos_1p2$$47820844_3v1024x8m81_2/w_n133_n65#                            |(no matching net)                                                            
  pfet_03v3/4 = 1                                                            |                                                                             
-----------------------------------------------------------------------------------------------------------------------------------------------------------
Netlists do not match.
Port matching may fail to disambiguate symmetries.
  Flattening non-matched subcircuits ypredec1_xa_3v1024x8m81 ypredec1_xa_3v1024x8m81
Flattening unmatched subcell pmos_1p2_02_R270_3v1024x8m81 in circuit xdec_3v1024x8m81 (0)(1 instance)
Flattening unmatched subcell pmos_5p043105913020104_3v1024x8m81 in circuit xdec_3v1024x8m81 (0)(1 instance)
Flattening unmatched subcell pmos_1p2_01_R270_3v1024x8m81 in circuit xdec_3v1024x8m81 (0)(2 instances)
Flattening unmatched subcell pmos_5p043105913020108_3v1024x8m81 in circuit xdec_3v1024x8m81 (0)(2 instances)
Flattening unmatched subcell nmos_5p043105913020107_3v1024x8m81 in circuit xdec_3v1024x8m81 (0)(2 instances)
Flattening unmatched subcell pmos_5p043105913020110_3v1024x8m81 in circuit xdec_3v1024x8m81 (0)(1 instance)
Flattening unmatched subcell nmos_5p043105913020109_3v1024x8m81 in circuit xdec_3v1024x8m81 (0)(1 instance)
Flattening unmatched subcell pmos_5p043105913020103_3v1024x8m81 in circuit xdec_3v1024x8m81 (0)(1 instance)
Flattening unmatched subcell nmos_5p043105913020106_3v1024x8m81 in circuit xdec_3v1024x8m81 (0)(1 instance)
Flattening unmatched subcell nmos_1p2_02_R270_3v1024x8m81 in circuit xdec_3v1024x8m81 (0)(1 instance)
Flattening unmatched subcell nmos_5p04310591302044_3v1024x8m81 in circuit xdec_3v1024x8m81 (0)(1 instance)
Flattening unmatched subcell pmos_5p043105913020105_3v1024x8m81 in circuit xdec_3v1024x8m81 (0)(3 instances)
Flattening unmatched subcell pmos_1p2_03_R270_3v1024x8m81 in circuit xdec_3v1024x8m81 (0)(1 instance)
Flattening unmatched subcell pmos_5p043105913020103_3v1024x8m81 in circuit xdec_3v1024x8m81 (0)(1 instance)

Cell xdec_3v1024x8m81 (0) disconnected node: m2_11898_n156#
Cell xdec_3v1024x8m81 (0) disconnected node: m2_9070_n156#
Cell xdec_3v1024x8m81 (0) disconnected node: m2_7748_n156#
Cell xdec_3v1024x8m81 (0) disconnected node: m2_8806_n156#
Cell xdec_3v1024x8m81 (0) disconnected node: m2_10577_n156#
Cell xdec_3v1024x8m81 (0) disconnected node: m2_10840_n156#
Cell xdec_3v1024x8m81 (0) disconnected node: m2_7219_n156#
Cell xdec_3v1024x8m81 (0) disconnected node: m2_7483_n156#
Cell xdec_3v1024x8m81 (0) disconnected node: m2_11634_n156#
Cell xdec_3v1024x8m81 (0) disconnected node: m2_8277_n156#
Cell xdec_3v1024x8m81 (0) disconnected node: m2_12427_n156#
Cell xdec_3v1024x8m81 (0) disconnected node: m2_8541_n156#
Cell xdec_3v1024x8m81 (0) disconnected node: m2_11105_n156#
Cell xdec_3v1024x8m81 (0) disconnected node: m2_11370_n156#
Cell xdec_3v1024x8m81 (0) disconnected node: m2_8012_n156#
Cell xdec_3v1024x8m81 (0) disconnected node: m2_12163_n156#
Class xdec_3v1024x8m81 (0):  Merged 10 parallel devices.
Cell xdec_3v1024x8m81 (0) disconnected node: m2_11898_n156#
Cell xdec_3v1024x8m81 (0) disconnected node: m2_9070_n156#
Cell xdec_3v1024x8m81 (0) disconnected node: m2_7748_n156#
Cell xdec_3v1024x8m81 (0) disconnected node: m2_8806_n156#
Cell xdec_3v1024x8m81 (0) disconnected node: m2_10577_n156#
Cell xdec_3v1024x8m81 (0) disconnected node: m2_10840_n156#
Cell xdec_3v1024x8m81 (0) disconnected node: m2_7219_n156#
Cell xdec_3v1024x8m81 (0) disconnected node: m2_7483_n156#
Cell xdec_3v1024x8m81 (0) disconnected node: m2_11634_n156#
Cell xdec_3v1024x8m81 (0) disconnected node: m2_8277_n156#
Cell xdec_3v1024x8m81 (0) disconnected node: m2_12427_n156#
Cell xdec_3v1024x8m81 (0) disconnected node: m2_8541_n156#
Cell xdec_3v1024x8m81 (0) disconnected node: m2_11105_n156#
Cell xdec_3v1024x8m81 (0) disconnected node: m2_11370_n156#
Cell xdec_3v1024x8m81 (0) disconnected node: m2_8012_n156#
Cell xdec_3v1024x8m81 (0) disconnected node: m2_12163_n156#
Subcircuit summary:
Circuit 1: xdec_3v1024x8m81                                                  |Circuit 2: xdec_3v1024x8m81                                                  
-----------------------------------------------------------------------------|-----------------------------------------------------------------------------
pfet_03v3 (16->9)                                                            |pfet_03v3 (9)                                                                
nfet_03v3 (13->10)                                                           |nfet_03v3 (10)                                                               
Number of devices: 19                                                        |Number of devices: 19                                                        
Number of nets: 15                                                           |Number of nets: 15                                                           
-----------------------------------------------------------------------------------------------------------------------------------------------------------
Resolving symmetries by property value.
Resolving symmetries by pin name.
Netlists match uniquely with port errors.

Subcircuit pins:
Circuit 1: xdec_3v1024x8m81                                                  |Circuit 2: xdec_3v1024x8m81                                                  
-----------------------------------------------------------------------------|-----------------------------------------------------------------------------
LWL                                                                          |LWL                                                                          
RWL                                                                          |RWL                                                                          
men                                                                          |men                                                                          
xc                                                                           |xc                                                                           
xb                                                                           |xb                                                                           
xa                                                                           |xa                                                                           
vdd                                                                          |vdd                                                                          
vss                                                                          |vss                                                                          
m2_11898_n156#                                                               |(no matching pin)                                                            
m2_9070_n156#                                                                |(no matching pin)                                                            
m2_7748_n156#                                                                |(no matching pin)                                                            
m2_8806_n156#                                                                |(no matching pin)                                                            
m2_10577_n156#                                                               |(no matching pin)                                                            
m2_10840_n156#                                                               |(no matching pin)                                                            
m2_7219_n156#                                                                |(no matching pin)                                                            
m2_7483_n156#                                                                |(no matching pin)                                                            
m2_11634_n156#                                                               |(no matching pin)                                                            
m2_8277_n156#                                                                |(no matching pin)                                                            
m2_12427_n156#                                                               |(no matching pin)                                                            
m2_8541_n156#                                                                |(no matching pin)                                                            
m2_11105_n156#                                                               |(no matching pin)                                                            
m2_11370_n156#                                                               |(no matching pin)                                                            
m2_8012_n156#                                                                |(no matching pin)                                                            
m2_12163_n156#                                                               |(no matching pin)                                                            
-----------------------------------------------------------------------------------------------------------------------------------------------------------
Cell pin lists are equivalent.
Device classes xdec_3v1024x8m81 and xdec_3v1024x8m81 are equivalent.

Cell x018SRAM_cell1_dummy_R_3v1024x8m81 (0) disconnected node: m3_82_330#
Subcircuit summary:
Circuit 1: x018SRAM_cell1_dummy_R_3v1024x8m81                                |Circuit 2: x018SRAM_cell1_dummy_R_3v1024x8m81                                
-----------------------------------------------------------------------------|-----------------------------------------------------------------------------
pfet_03v3 (2)                                                                |pfet_03v3 (2)                                                                
nfet_03v3 (4)                                                                |nfet_03v3 (4)                                                                
Number of devices: 6                                                         |Number of devices: 6                                                         
Number of nets: 9 **Mismatch**                                               |Number of nets: 7 **Mismatch**                                               
-----------------------------------------------------------------------------------------------------------------------------------------------------------
NET mismatches: Class fragments follow (with fanout counts):
Circuit 1: x018SRAM_cell1_dummy_R_3v1024x8m81                                |Circuit 2: x018SRAM_cell1_dummy_R_3v1024x8m81                                

-----------------------------------------------------------------------------------------------------------------------------------------------------------
Net: a_192_298#                                                              |Net: vdd                                                                     
  pfet_03v3/(1|3) = 2                                                        |  pfet_03v3/2 = 1                                                            
  pfet_03v3/2 = 1                                                            |  pfet_03v3/(1|3) = 2                                                        
  nfet_03v3/2 = 1                                                            |  pfet_03v3/4 = 2                                                            
                                                                             |  nfet_03v3/2 = 1                                                            
                                                                             |                                                                             
Net: a_248_342#                                                              |Net: vss                                                                     
  nfet_03v3/(1|3) = 2                                                        |  pfet_03v3/2 = 1                                                            
  pfet_03v3/2 = 1                                                            |  nfet_03v3/(1|3) = 2                                                        
  nfet_03v3/2 = 1                                                            |  nfet_03v3/4 = 4                                                            
                                                                             |  nfet_03v3/2 = 1                                                            
                                                                             |                                                                             
Net: VSUBS                                                                   |(no matching net)                                                            
  nfet_03v3/4 = 4                                                            |                                                                             
                                                                             |                                                                             
Net: w_30_512#                                                               |(no matching net)                                                            
  pfet_03v3/4 = 2                                                            |                                                                             
-----------------------------------------------------------------------------------------------------------------------------------------------------------
Netlists do not match.
Port matching may fail to disambiguate symmetries.
  Flattening non-matched subcircuits x018SRAM_cell1_dummy_R_3v1024x8m81 x018SRAM_cell1_dummy_R_3v1024x8m81

Cell saout_m2_3v1024x8m81 (0) disconnected node: pcb
Cell saout_m2_3v1024x8m81 (0) disconnected node: bb[0]
Cell saout_m2_3v1024x8m81 (0) disconnected node: b[0]
Cell saout_m2_3v1024x8m81 (0) disconnected node: vss_uq4
Cell saout_m2_3v1024x8m81 (0) disconnected node: pcb_uq1
Subcircuit summary:
Circuit 1: saout_m2_3v1024x8m81                                              |Circuit 2: saout_m2_3v1024x8m81                                              
-----------------------------------------------------------------------------|-----------------------------------------------------------------------------
pfet_03v3 (177->105)                                                         |pfet_03v3 (117->105)                                                         
nfet_03v3 (130->80)                                                          |nfet_03v3 (89->80)                                                           
outbuf_oe_3v1024x8m81 (1)                                                    |outbuf_oe_3v1024x8m81 (1)                                                    
Number of devices: 186                                                       |Number of devices: 186                                                       
Number of nets: 95 **Mismatch**                                              |Number of nets: 91 **Mismatch**                                              
-----------------------------------------------------------------------------------------------------------------------------------------------------------
NET mismatches: Class fragments follow (with fanout counts):
Circuit 1: saout_m2_3v1024x8m81                                              |Circuit 2: saout_m2_3v1024x8m81                                              

-----------------------------------------------------------------------------------------------------------------------------------------------------------
Net: vdd                                                                     |Net: vdd                                                                     
  pfet_03v3/4 = 15                                                           |  pfet_03v3/4 = 105                                                          
  pfet_03v3/(1|3) = 12                                                       |  pfet_03v3/(1|3) = 68                                                       
  outbuf_oe_3v1024x8m81/vdd = 1                                              |  outbuf_oe_3v1024x8m81/vdd = 1                                              
                                                                             |  pfet_03v3/2 = 1                                                            
                                                                             |                                                                             
Net: vdd_uq2                                                                 |(no matching net)                                                            
  pfet_03v3/4 = 14                                                           |                                                                             
  pfet_03v3/(1|3) = 8                                                        |                                                                             
  pfet_03v3/2 = 1                                                            |                                                                             
                                                                             |                                                                             
Net: vdd_uq1                                                                 |(no matching net)                                                            
  pfet_03v3/(1|3) = 15                                                       |                                                                             
  pfet_03v3/4 = 19                                                           |                                                                             
                                                                             |                                                                             
Net: VDD_uq0                                                                 |(no matching net)                                                            
  pfet_03v3/(1|3) = 17                                                       |                                                                             
  pfet_03v3/4 = 25                                                           |                                                                             
                                                                             |                                                                             
Net: vdd_uq3                                                                 |(no matching net)                                                            
  pfet_03v3/4 = 32                                                           |                                                                             
  pfet_03v3/(1|3) = 16                                                       |                                                                             
-----------------------------------------------------------------------------------------------------------------------------------------------------------
Netlists do not match.
Port matching may fail to disambiguate symmetries.
  Flattening non-matched subcircuits saout_m2_3v1024x8m81 saout_m2_3v1024x8m81
Flattening unmatched subcell x018SRAM_cell1_2x_3v1024x8m81 in circuit Cell_array8x8_3v1024x8m81 (0)(2048 instances)
Flattening unmatched subcell Cell_array32x1_3v1024x8m81 in circuit Cell_array8x8_3v1024x8m81 (1)(128 instances)

Subcircuit summary:
Circuit 1: Cell_array8x8_3v1024x8m81                                         |Circuit 2: Cell_array8x8_3v1024x8m81                                         
-----------------------------------------------------------------------------|-----------------------------------------------------------------------------
pfet_03v3 (8192)                                                             |pfet_03v3 (8192)                                                             
nfet_03v3 (16384)                                                            |nfet_03v3 (16384)                                                            
Number of devices: 24576                                                     |Number of devices: 24576                                                     
Number of nets: 8386                                                         |Number of nets: 8386                                                         
-----------------------------------------------------------------------------------------------------------------------------------------------------------
Resolving symmetries by property value.
Resolving symmetries by pin name.
Netlists match uniquely.

Subcircuit pins:
Circuit 1: Cell_array8x8_3v1024x8m81                                         |Circuit 2: Cell_array8x8_3v1024x8m81                                         
-----------------------------------------------------------------------------|-----------------------------------------------------------------------------
VSUBS                                                                        |vss **Mismatch**                                                             
bb[8]                                                                        |bb[8]                                                                        
b[8]                                                                         |b[8]                                                                         
b[9]                                                                         |b[9]                                                                         
bb[9]                                                                        |bb[9]                                                                        
bb[10]                                                                       |bb[10]                                                                       
b[10]                                                                        |b[10]                                                                        
b[11]                                                                        |b[11]                                                                        
bb[11]                                                                       |bb[11]                                                                       
bb[12]                                                                       |bb[12]                                                                       
b[12]                                                                        |b[12]                                                                        
b[13]                                                                        |b[13]                                                                        
bb[13]                                                                       |bb[13]                                                                       
bb[14]                                                                       |bb[14]                                                                       
b[14]                                                                        |b[14]                                                                        
b[15]                                                                        |b[15]                                                                        
bb[15]                                                                       |bb[15]                                                                       
bb[24]                                                                       |bb[24]                                                                       
b[24]                                                                        |b[24]                                                                        
b[25]                                                                        |b[25]                                                                        
bb[25]                                                                       |bb[25]                                                                       
bb[26]                                                                       |bb[26]                                                                       
b[26]                                                                        |b[26]                                                                        
b[27]                                                                        |b[27]                                                                        
bb[27]                                                                       |bb[27]                                                                       
bb[28]                                                                       |bb[28]                                                                       
b[28]                                                                        |b[28]                                                                        
b[29]                                                                        |b[29]                                                                        
bb[29]                                                                       |bb[29]                                                                       
bb[30]                                                                       |bb[30]                                                                       
b[30]                                                                        |b[30]                                                                        
b[31]                                                                        |b[31]                                                                        
bb[31]                                                                       |bb[31]                                                                       
b[16]                                                                        |b[16]                                                                        
bb[16]                                                                       |bb[16]                                                                       
bb[17]                                                                       |bb[17]                                                                       
b[17]                                                                        |b[17]                                                                        
b[18]                                                                        |b[18]                                                                        
bb[18]                                                                       |bb[18]                                                                       
bb[19]                                                                       |bb[19]                                                                       
b[19]                                                                        |b[19]                                                                        
b[20]                                                                        |b[20]                                                                        
bb[20]                                                                       |bb[20]                                                                       
bb[21]                                                                       |bb[21]                                                                       
b[21]                                                                        |b[21]                                                                        
b[22]                                                                        |b[22]                                                                        
bb[22]                                                                       |bb[22]                                                                       
bb[23]                                                                       |bb[23]                                                                       
b[23]                                                                        |b[23]                                                                        
b[0]                                                                         |b[0]                                                                         
bb[0]                                                                        |bb[0]                                                                        
bb[1]                                                                        |bb[1]                                                                        
b[1]                                                                         |b[1]                                                                         
b[2]                                                                         |b[2]                                                                         
bb[2]                                                                        |bb[2]                                                                        
bb[3]                                                                        |bb[3]                                                                        
b[3]                                                                         |b[3]                                                                         
b[4]                                                                         |b[4]                                                                         
bb[4]                                                                        |bb[4]                                                                        
bb[5]                                                                        |bb[5]                                                                        
b[5]                                                                         |b[5]                                                                         
b[6]                                                                         |b[6]                                                                         
bb[6]                                                                        |bb[6]                                                                        
bb[7]                                                                        |bb[7]                                                                        
b[7]                                                                         |b[7]                                                                         
018SRAM_strap1_2x_3v1024x8m81_3[9]/018SRAM_strap1_3v1024x8m81_1/w_91_512#    |vdd **Mismatch**                                                             
wl[127]                                                                      |wl[127]                                                                      
wl[126]                                                                      |wl[126]                                                                      
wl[125]                                                                      |wl[125]                                                                      
wl[124]                                                                      |wl[124]                                                                      
wl[123]                                                                      |wl[123]                                                                      
wl[122]                                                                      |wl[122]                                                                      
wl[121]                                                                      |wl[121]                                                                      
wl[120]                                                                      |wl[120]                                                                      
wl[119]                                                                      |wl[119]                                                                      
wl[118]                                                                      |wl[118]                                                                      
wl[117]                                                                      |wl[117]                                                                      
wl[116]                                                                      |wl[116]                                                                      
wl[115]                                                                      |wl[115]                                                                      
wl[114]                                                                      |wl[114]                                                                      
wl[113]                                                                      |wl[113]                                                                      
wl[112]                                                                      |wl[112]                                                                      
wl[111]                                                                      |wl[111]                                                                      
wl[110]                                                                      |wl[110]                                                                      
wl[109]                                                                      |wl[109]                                                                      
wl[108]                                                                      |wl[108]                                                                      
wl[107]                                                                      |wl[107]                                                                      
wl[106]                                                                      |wl[106]                                                                      
wl[105]                                                                      |wl[105]                                                                      
wl[104]                                                                      |wl[104]                                                                      
wl[103]                                                                      |wl[103]                                                                      
wl[102]                                                                      |wl[102]                                                                      
wl[101]                                                                      |wl[101]                                                                      
wl[100]                                                                      |wl[100]                                                                      
wl[99]                                                                       |wl[99]                                                                       
wl[98]                                                                       |wl[98]                                                                       
wl[97]                                                                       |wl[97]                                                                       
wl[96]                                                                       |wl[96]                                                                       
wl[95]                                                                       |wl[95]                                                                       
wl[94]                                                                       |wl[94]                                                                       
wl[93]                                                                       |wl[93]                                                                       
wl[92]                                                                       |wl[92]                                                                       
wl[91]                                                                       |wl[91]                                                                       
wl[90]                                                                       |wl[90]                                                                       
wl[89]                                                                       |wl[89]                                                                       
wl[88]                                                                       |wl[88]                                                                       
wl[87]                                                                       |wl[87]                                                                       
wl[86]                                                                       |wl[86]                                                                       
wl[85]                                                                       |wl[85]                                                                       
wl[84]                                                                       |wl[84]                                                                       
wl[83]                                                                       |wl[83]                                                                       
wl[82]                                                                       |wl[82]                                                                       
wl[81]                                                                       |wl[81]                                                                       
wl[80]                                                                       |wl[80]                                                                       
wl[79]                                                                       |wl[79]                                                                       
wl[78]                                                                       |wl[78]                                                                       
wl[77]                                                                       |wl[77]                                                                       
wl[76]                                                                       |wl[76]                                                                       
wl[75]                                                                       |wl[75]                                                                       
wl[74]                                                                       |wl[74]                                                                       
wl[73]                                                                       |wl[73]                                                                       
wl[72]                                                                       |wl[72]                                                                       
wl[71]                                                                       |wl[71]                                                                       
wl[70]                                                                       |wl[70]                                                                       
wl[69]                                                                       |wl[69]                                                                       
wl[68]                                                                       |wl[68]                                                                       
wl[67]                                                                       |wl[67]                                                                       
wl[66]                                                                       |wl[66]                                                                       
wl[65]                                                                       |wl[65]                                                                       
wl[64]                                                                       |wl[64]                                                                       
wl[63]                                                                       |wl[63]                                                                       
wl[62]                                                                       |wl[62]                                                                       
wl[61]                                                                       |wl[61]                                                                       
wl[60]                                                                       |wl[60]                                                                       
wl[59]                                                                       |wl[59]                                                                       
wl[58]                                                                       |wl[58]                                                                       
wl[57]                                                                       |wl[57]                                                                       
wl[56]                                                                       |wl[56]                                                                       
wl[55]                                                                       |wl[55]                                                                       
wl[54]                                                                       |wl[54]                                                                       
wl[53]                                                                       |wl[53]                                                                       
wl[52]                                                                       |wl[52]                                                                       
wl[51]                                                                       |wl[51]                                                                       
wl[50]                                                                       |wl[50]                                                                       
wl[49]                                                                       |wl[49]                                                                       
wl[48]                                                                       |wl[48]                                                                       
wl[47]                                                                       |wl[47]                                                                       
wl[46]                                                                       |wl[46]                                                                       
wl[45]                                                                       |wl[45]                                                                       
wl[44]                                                                       |wl[44]                                                                       
wl[43]                                                                       |wl[43]                                                                       
wl[42]                                                                       |wl[42]                                                                       
wl[41]                                                                       |wl[41]                                                                       
wl[40]                                                                       |wl[40]                                                                       
wl[39]                                                                       |wl[39]                                                                       
wl[38]                                                                       |wl[38]                                                                       
wl[37]                                                                       |wl[37]                                                                       
wl[36]                                                                       |wl[36]                                                                       
wl[35]                                                                       |wl[35]                                                                       
wl[34]                                                                       |wl[34]                                                                       
wl[33]                                                                       |wl[33]                                                                       
wl[32]                                                                       |wl[32]                                                                       
wl[31]                                                                       |wl[31]                                                                       
wl[30]                                                                       |wl[30]                                                                       
wl[29]                                                                       |wl[29]                                                                       
wl[28]                                                                       |wl[28]                                                                       
wl[27]                                                                       |wl[27]                                                                       
wl[26]                                                                       |wl[26]                                                                       
wl[25]                                                                       |wl[25]                                                                       
wl[24]                                                                       |wl[24]                                                                       
wl[23]                                                                       |wl[23]                                                                       
wl[22]                                                                       |wl[22]                                                                       
wl[21]                                                                       |wl[21]                                                                       
wl[20]                                                                       |wl[20]                                                                       
wl[19]                                                                       |wl[19]                                                                       
wl[18]                                                                       |wl[18]                                                                       
wl[17]                                                                       |wl[17]                                                                       
wl[16]                                                                       |wl[16]                                                                       
wl[15]                                                                       |wl[15]                                                                       
wl[14]                                                                       |wl[14]                                                                       
wl[13]                                                                       |wl[13]                                                                       
wl[12]                                                                       |wl[12]                                                                       
wl[11]                                                                       |wl[11]                                                                       
wl[10]                                                                       |wl[10]                                                                       
wl[9]                                                                        |wl[9]                                                                        
wl[8]                                                                        |wl[8]                                                                        
wl[7]                                                                        |wl[7]                                                                        
wl[6]                                                                        |wl[6]                                                                        
wl[5]                                                                        |wl[5]                                                                        
wl[4]                                                                        |wl[4]                                                                        
wl[3]                                                                        |wl[3]                                                                        
wl[2]                                                                        |wl[2]                                                                        
wl[1]                                                                        |wl[1]                                                                        
wl[0]                                                                        |wl[0]                                                                        
-----------------------------------------------------------------------------------------------------------------------------------------------------------
Cell pin lists for Cell_array8x8_3v1024x8m81 and Cell_array8x8_3v1024x8m81 altered to match.
Device classes Cell_array8x8_3v1024x8m81 and Cell_array8x8_3v1024x8m81 are equivalent.
Flattening unmatched subcell nmos_1p2$$47342636_3v1024x8m81 in circuit xpredec1_3v1024x8m81 (0)(1 instance)
Flattening unmatched subcell nmos_5p04310591302053_3v1024x8m81 in circuit xpredec1_3v1024x8m81 (0)(1 instance)
Flattening unmatched subcell xpredec1_bot_3v1024x8m81 in circuit xpredec1_3v1024x8m81 (0)(3 instances)
Flattening unmatched subcell pmos_1p2$$47337516_3v1024x8m81 in circuit xpredec1_3v1024x8m81 (0)(6 instances)
Flattening unmatched subcell pmos_5p04310591302070_3v1024x8m81 in circuit xpredec1_3v1024x8m81 (0)(6 instances)
Flattening unmatched subcell nmos_1p2$$47336492_3v1024x8m81 in circuit xpredec1_3v1024x8m81 (0)(6 instances)
Flattening unmatched subcell nmos_5p04310591302071_3v1024x8m81 in circuit xpredec1_3v1024x8m81 (0)(6 instances)
Flattening unmatched subcell nmos_5p04310591302056_3v1024x8m81 in circuit xpredec1_3v1024x8m81 (0)(2 instances)
Flattening unmatched subcell pmos_1p2$$47109164_3v1024x8m81 in circuit xpredec1_3v1024x8m81 (0)(1 instance)
Flattening unmatched subcell pmos_5p04310591302062_3v1024x8m81 in circuit xpredec1_3v1024x8m81 (0)(1 instance)

Cell xpredec1_3v1024x8m81 (0) disconnected node: xpredec1_xa_3v1024x8m81_7/m3_n46_n5510#
Class xpredec1_3v1024x8m81 (0):  Merged 1 parallel devices.
Cell xpredec1_3v1024x8m81 (0) disconnected node: xpredec1_xa_3v1024x8m81_7/m3_n46_n5510#
Subcircuit summary:
Circuit 1: xpredec1_3v1024x8m81                                              |Circuit 2: xpredec1_3v1024x8m81                                              
-----------------------------------------------------------------------------|-----------------------------------------------------------------------------
xpredec1_xa_3v1024x8m81 (8)                                                  |xpredec1_xa_3v1024x8m81 (8)                                                  
nfet_03v3 (9)                                                                |nfet_03v3 (9)                                                                
pfet_03v3 (12->11)                                                           |pfet_03v3 (11)                                                               
alatch_3v1024x8m81 (3)                                                       |alatch_3v1024x8m81 (3)                                                       
Number of devices: 31                                                        |Number of devices: 31                                                        
Number of nets: 32 **Mismatch**                                              |Number of nets: 28 **Mismatch**                                              
-----------------------------------------------------------------------------------------------------------------------------------------------------------
NET mismatches: Class fragments follow (with fanout counts):
Circuit 1: xpredec1_3v1024x8m81                                              |Circuit 2: xpredec1_3v1024x8m81                                              

-----------------------------------------------------------------------------------------------------------------------------------------------------------
Net: vdd                                                                     |Net: vdd                                                                     
  pfet_03v3/(1|3) = 3                                                        |  pfet_03v3/(1|3) = 9                                                        
                                                                             |  alatch_3v1024x8m81/vdd = 3                                                 
                                                                             |  pfet_03v3/4 = 11                                                           
                                                                             |  xpredec1_xa_3v1024x8m81/vdd = 8                                            
                                                                             |                                                                             
Net: vdd_uq0                                                                 |(no matching net)                                                            
  xpredec1_xa_3v1024x8m81/pmos_1p2$$47513644_3v1024x8m81_2/pmos_5p0431059130 |                                                                             
  pfet_03v3/(1|3) = 6                                                        |                                                                             
  pfet_03v3/4 = 6                                                            |                                                                             
                                                                             |                                                                             
Net: xpredec1_bot_3v1024x8m81_2/alatch_3v1024x8m81_0/vdd                     |(no matching net)                                                            
  alatch_3v1024x8m81/vdd = 3                                                 |                                                                             
                                                                             |                                                                             
Net: pmos_1p2$$47109164_3v1024x8m81_0/pmos_5p04310591302062_3v1024x8m81_0/w_ |(no matching net)                                                            
  pfet_03v3/4 = 1                                                            |                                                                             
                                                                             |                                                                             
Net: w_5024_6624#                                                            |(no matching net)                                                            
  pfet_03v3/4 = 4                                                            |                                                                             
-----------------------------------------------------------------------------------------------------------------------------------------------------------
Netlists do not match.
Port matching may fail to disambiguate symmetries.
  Flattening non-matched subcircuits xpredec1_3v1024x8m81 xpredec1_3v1024x8m81
Flattening unmatched subcell nmos_5p04310591302040_3v1024x8m81 in circuit xpredec0_3v1024x8m81 (0)(2 instances)
Flattening unmatched subcell pmos_5p04310591302069_3v1024x8m81 in circuit xpredec0_3v1024x8m81 (0)(1 instance)
Flattening unmatched subcell nmos_1p2$$46563372_3v1024x8m81 in circuit xpredec0_3v1024x8m81 (0)(1 instance)
Flattening unmatched subcell nmos_5p0431059130208_3v1024x8m81 in circuit xpredec0_3v1024x8m81 (0)(1 instance)
Flattening unmatched subcell xpredec0_bot_3v1024x8m81 in circuit xpredec0_3v1024x8m81 (0)(2 instances)
Flattening unmatched subcell nmos_5p04310591302066_3v1024x8m81 in circuit xpredec0_3v1024x8m81 (0)(2 instances)
Flattening unmatched subcell pmos_1p2$$47504428_3v1024x8m81 in circuit xpredec0_3v1024x8m81 (0)(2 instances)
Flattening unmatched subcell pmos_5p04310591302063_3v1024x8m81 in circuit xpredec0_3v1024x8m81 (0)(2 instances)
Flattening unmatched subcell nmos_1p2$$47502380_3v1024x8m81 in circuit xpredec0_3v1024x8m81 (0)(2 instances)
Flattening unmatched subcell nmos_5p04310591302065_3v1024x8m81 in circuit xpredec0_3v1024x8m81 (0)(2 instances)
Flattening unmatched subcell pmos_1p2$$47503404_3v1024x8m81 in circuit xpredec0_3v1024x8m81 (0)(2 instances)
Flattening unmatched subcell pmos_5p04310591302064_3v1024x8m81 in circuit xpredec0_3v1024x8m81 (0)(2 instances)

Cell xpredec0_3v1024x8m81 (0) disconnected node: vss
Cell xpredec0_3v1024x8m81 (0) disconnected node: vss_uq0
Cell xpredec0_3v1024x8m81 (0) disconnected node: vdd_uq0
Class xpredec0_3v1024x8m81 (0):  Merged 1 parallel devices.
Cell xpredec0_3v1024x8m81 (0) disconnected node: vss
Cell xpredec0_3v1024x8m81 (0) disconnected node: vss_uq0
Cell xpredec0_3v1024x8m81 (0) disconnected node: vdd_uq0
Subcircuit summary:
Circuit 1: xpredec0_3v1024x8m81                                              |Circuit 2: xpredec0_3v1024x8m81                                              
-----------------------------------------------------------------------------|-----------------------------------------------------------------------------
nfet_03v3 (31->19)                                                           |nfet_03v3 (19)                                                               
pfet_03v3 (34->21)                                                           |pfet_03v3 (21)                                                               
alatch_3v1024x8m81 (2)                                                       |alatch_3v1024x8m81 (2)                                                       
Number of devices: 42                                                        |Number of devices: 42                                                        
Number of nets: 29 **Mismatch**                                              |Number of nets: 28 **Mismatch**                                              
-----------------------------------------------------------------------------------------------------------------------------------------------------------
NET mismatches: Class fragments follow (with fanout counts):
Circuit 1: xpredec0_3v1024x8m81                                              |Circuit 2: xpredec0_3v1024x8m81                                              

-----------------------------------------------------------------------------------------------------------------------------------------------------------
Net: vdd                                                                     |Net: vdd                                                                     
  alatch_3v1024x8m81/vdd = 2                                                 |  alatch_3v1024x8m81/vdd = 2                                                 
                                                                             |  pfet_03v3/(1|3) = 19                                                       
                                                                             |  pfet_03v3/4 = 21                                                           
                                                                             |                                                                             
Net: vdd_uq2                                                                 |(no matching net)                                                            
  pfet_03v3/(1|3) = 19                                                       |                                                                             
  pfet_03v3/4 = 21                                                           |                                                                             
-----------------------------------------------------------------------------------------------------------------------------------------------------------
Netlists do not match.
Port matching may fail to disambiguate symmetries.
  Flattening non-matched subcircuits xpredec0_3v1024x8m81 xpredec0_3v1024x8m81
Flattening unmatched subcell nmos_5p04310591302076_3v1024x8m81 in circuit wen_v2_3v1024x8m81 (0)(1 instance)
Flattening unmatched subcell pmos_5p04310591302079_3v1024x8m81 in circuit wen_v2_3v1024x8m81 (0)(1 instance)
Flattening unmatched subcell pmos_5p04310591302080_3v1024x8m81 in circuit wen_v2_3v1024x8m81 (0)(1 instance)
Flattening unmatched subcell nmos_5p0431059130208_3v1024x8m81 in circuit wen_v2_3v1024x8m81 (0)(5 instances)
Flattening unmatched subcell nmos_1p2$$202595372_3v1024x8m81 in circuit wen_v2_3v1024x8m81 (0)(2 instances)
Flattening unmatched subcell nmos_5p0431059130208_3v1024x8m81 in circuit wen_v2_3v1024x8m81 (0)(2 instances)
Flattening unmatched subcell nmos_5p04310591302078_3v1024x8m81 in circuit wen_v2_3v1024x8m81 (0)(1 instance)
Flattening unmatched subcell pmos_1p2$$202587180_3v1024x8m81 in circuit wen_v2_3v1024x8m81 (0)(1 instance)
Flattening unmatched subcell pmos_5p04310591302014_3v1024x8m81 in circuit wen_v2_3v1024x8m81 (0)(6 instances)
Flattening unmatched subcell nmos_5p04310591302075_3v1024x8m81 in circuit wen_v2_3v1024x8m81 (0)(2 instances)
Flattening unmatched subcell pmos_5p04310591302082_3v1024x8m81 in circuit wen_v2_3v1024x8m81 (0)(1 instance)
Flattening unmatched subcell pmos_1p2$$202586156_3v1024x8m81 in circuit wen_v2_3v1024x8m81 (0)(1 instance)
Flattening unmatched subcell pmos_5p04310591302014_3v1024x8m81 in circuit wen_v2_3v1024x8m81 (0)(1 instance)
Flattening unmatched subcell nmos_5p04310591302081_3v1024x8m81 in circuit wen_v2_3v1024x8m81 (0)(1 instance)
Flattening unmatched subcell nmos_1p2$$202596396_3v1024x8m81 in circuit wen_v2_3v1024x8m81 (0)(1 instance)
Flattening unmatched subcell nmos_5p0431059130208_3v1024x8m81 in circuit wen_v2_3v1024x8m81 (0)(1 instance)
Flattening unmatched subcell pmos_5p04310591302020_3v1024x8m81 in circuit wen_v2_3v1024x8m81 (0)(1 instance)
Flattening unmatched subcell nmos_5p04310591302010_3v1024x8m81 in circuit wen_v2_3v1024x8m81 (0)(1 instance)
Flattening unmatched subcell pmos_5p04310591302077_3v1024x8m81 in circuit wen_v2_3v1024x8m81 (0)(2 instances)
Flattening unmatched subcell pmos_5p04310591302041_3v1024x8m81 in circuit wen_v2_3v1024x8m81 (0)(2 instances)
Flattening unmatched subcell nmos_5p04310591302039_3v1024x8m81 in circuit wen_v2_3v1024x8m81 (0)(1 instance)

Class wen_v2_3v1024x8m81 (0):  Merged 59 parallel devices.
Subcircuit summary:
Circuit 1: wen_v2_3v1024x8m81                                                |Circuit 2: wen_v2_3v1024x8m81                                                
-----------------------------------------------------------------------------|-----------------------------------------------------------------------------
nfet_03v3 (43->15)                                                           |nfet_03v3 (15)                                                               
pfet_03v3 (46->15)                                                           |pfet_03v3 (15)                                                               
Number of devices: 30                                                        |Number of devices: 30                                                        
Number of nets: 17                                                           |Number of nets: 17                                                           
-----------------------------------------------------------------------------------------------------------------------------------------------------------
Netlists match uniquely.

Subcircuit pins:
Circuit 1: wen_v2_3v1024x8m81                                                |Circuit 2: wen_v2_3v1024x8m81                                                
-----------------------------------------------------------------------------|-----------------------------------------------------------------------------
GWE                                                                          |GWE                                                                          
IGWEN                                                                        |IGWEN                                                                        
clk                                                                          |clk                                                                          
vss                                                                          |vss                                                                          
vdd                                                                          |vdd                                                                          
wen                                                                          |wen                                                                          
-----------------------------------------------------------------------------------------------------------------------------------------------------------
Cell pin lists are equivalent.
Device classes wen_v2_3v1024x8m81 and wen_v2_3v1024x8m81 are equivalent.
Flattening unmatched subcell pmos_5p04310591302055_3v1024x8m81 in circuit ypredec1_ys_3v1024x8m81 (0)(4 instances)
Flattening unmatched subcell nmos_5p04310591302054_3v1024x8m81 in circuit ypredec1_ys_3v1024x8m81 (0)(4 instances)

Class ypredec1_ys_3v1024x8m81 (0):  Merged 2 parallel devices.
Subcircuit summary:
Circuit 1: ypredec1_ys_3v1024x8m81                                           |Circuit 2: ypredec1_ys_3v1024x8m81                                           
-----------------------------------------------------------------------------|-----------------------------------------------------------------------------
pfet_03v3 (4->3)                                                             |pfet_03v3 (2) **Mismatch**                                                   
nfet_03v3 (4->3)                                                             |nfet_03v3 (2) **Mismatch**                                                   
Number of devices: 6 **Mismatch**                                            |Number of devices: 4 **Mismatch**                                            
Number of nets: 7 **Mismatch**                                               |Number of nets: 5 **Mismatch**                                               
-----------------------------------------------------------------------------------------------------------------------------------------------------------
NET mismatches: Class fragments follow (with fanout counts):
Circuit 1: ypredec1_ys_3v1024x8m81                                           |Circuit 2: ypredec1_ys_3v1024x8m81                                           

-----------------------------------------------------------------------------------------------------------------------------------------------------------
Net: pmos_5p04310591302055_3v1024x8m81_0/D                                   |Net: y                                                                       
  pfet_03v3/(1|3) = 1                                                        |  pfet_03v3/(1|3) = 1                                                        
  pfet_03v3/2 = 2                                                            |  nfet_03v3/(1|3) = 1                                                        
  nfet_03v3/2 = 2                                                            |                                                                             
  nfet_03v3/(1|3) = 1                                                        |                                                                             
                                                                             |                                                                             
Net: pmos_5p04310591302055_3v1024x8m81_3/D                                   |Net: net1                                                                    
  pfet_03v3/(1|3) = 3                                                        |  pfet_03v3/(1|3) = 1                                                        
  pfet_03v3/4 = 3                                                            |  nfet_03v3/(1|3) = 1                                                        
                                                                             |  pfet_03v3/2 = 1                                                            
                                                                             |  nfet_03v3/2 = 1                                                            
                                                                             |                                                                             
Net: pmos_5p04310591302055_3v1024x8m81_1/S                                   |Net: vdd                                                                     
  pfet_03v3/(1|3) = 1                                                        |  pfet_03v3/(1|3) = 2                                                        
  nfet_03v3/(1|3) = 1                                                        |  pfet_03v3/4 = 2                                                            
                                                                             |                                                                             
Net: pmos_5p04310591302055_3v1024x8m81_3/S                                   |Net: vss                                                                     
  pfet_03v3/(1|3) = 1                                                        |  nfet_03v3/(1|3) = 2                                                        
  nfet_03v3/(1|3) = 1                                                        |  nfet_03v3/4 = 2                                                            
                                                                             |                                                                             
Net: nmos_5p04310591302054_3v1024x8m81_3/D                                   |(no matching net)                                                            
  nfet_03v3/(1|3) = 3                                                        |                                                                             
                                                                             |                                                                             
Net: VSUBS                                                                   |(no matching net)                                                            
  nfet_03v3/4 = 3                                                            |                                                                             
-----------------------------------------------------------------------------------------------------------------------------------------------------------
DEVICE mismatches: Class fragments follow (with node fanout counts):
Circuit 1: ypredec1_ys_3v1024x8m81                                           |Circuit 2: ypredec1_ys_3v1024x8m81                                           

-----------------------------------------------------------------------------------------------------------------------------------------------------------
Instance: pmos_5p04310591302055_3v1024x8m81_1/pfet_03v3:0                    |Instance: pfet_03v3:M5                                                       
  (1,3) = (6,2)                                                              |  (1,3) = (4,2)                                                              
  2 = 6                                                                      |  2 = 4                                                                      
  4 = 6                                                                      |  4 = 4                                                                      
                                                                             |                                                                             
Instance: pmos_5p04310591302055_3v1024x8m81_2/pfet_03v3:0                    |Instance: nfet_03v3:M6                                                       
  (1,3) = (6,2)                                                              |  (1,3) = (4,2)                                                              
  2 = 6                                                                      |  2 = 4                                                                      
  4 = 6                                                                      |  4 = 4                                                                      
                                                                             |                                                                             
Instance: nmos_5p04310591302054_3v1024x8m81_0/nfet_03v3:0                    |(no matching instance)                                                       
  (1,3) = (3,2)                                                              |                                                                             
  2 = 6                                                                      |                                                                             
  4 = 3                                                                      |                                                                             
                                                                             |                                                                             
                                                                             |                                                                             
Instance: nmos_5p04310591302054_3v1024x8m81_1/nfet_03v3:0                    |(no matching instance)                                                       
  (1,3) = (3,2)                                                              |                                                                             
  2 = 6                                                                      |                                                                             
  4 = 3                                                                      |                                                                             
                                                                             |                                                                             
-----------------------------------------------------------------------------------------------------------------------------------------------------------
Netlists do not match.
Port matching may fail to disambiguate symmetries.
  Flattening non-matched subcircuits ypredec1_ys_3v1024x8m81 ypredec1_ys_3v1024x8m81

Subcircuit summary:
Circuit 1: dcap_103_novia_3v1024x8m81                                        |Circuit 2: dcap_103_novia_3v1024x8m81                                        
-----------------------------------------------------------------------------|-----------------------------------------------------------------------------
pfet_03v3 (1)                                                                |pfet_03v3 (1)                                                                
Number of devices: 1                                                         |Number of devices: 1                                                         
Number of nets: 3                                                            |Number of nets: 3                                                            
-----------------------------------------------------------------------------------------------------------------------------------------------------------
Netlists match uniquely.

Subcircuit pins:
Circuit 1: dcap_103_novia_3v1024x8m81                                        |Circuit 2: dcap_103_novia_3v1024x8m81                                        
-----------------------------------------------------------------------------|-----------------------------------------------------------------------------
a_n30_42#                                                                    |top **Mismatch**                                                             
w_n205_0#                                                                    |bulk **Mismatch**                                                            
a_n119_86#                                                                   |bottom **Mismatch**                                                          
-----------------------------------------------------------------------------------------------------------------------------------------------------------
Cell pin lists for dcap_103_novia_3v1024x8m81 and dcap_103_novia_3v1024x8m81 altered to match.
Device classes dcap_103_novia_3v1024x8m81 and dcap_103_novia_3v1024x8m81 are equivalent.
Flattening unmatched subcell saout_R_m2_3v1024x8m81 in circuit col_1024a_3v1024x8m81 (0)(2 instances)

Cell col_1024a_3v1024x8m81 (0) disconnected node: b[8]
Cell col_1024a_3v1024x8m81 (0) disconnected node: bb[8]
Cell col_1024a_3v1024x8m81 (0) disconnected node: bb[24]
Cell col_1024a_3v1024x8m81 (0) disconnected node: b[24]
Cell col_1024a_3v1024x8m81 (0) disconnected node: pcb[0]
Cell col_1024a_3v1024x8m81 (0) disconnected node: pcb[1]
Cell col_1024a_3v1024x8m81 (0) disconnected node: pcb[3]
Cell col_1024a_3v1024x8m81 (0) disconnected node: pcb[2]
Cell col_1024a_3v1024x8m81 (0) disconnected node: m3_n771_22409#
Cell col_1024a_3v1024x8m81 (0) disconnected node: saout_R_m2_3v1024x8m81_0/vdd_uq4
Subcircuit summary:
Circuit 1: col_1024a_3v1024x8m81                                             |Circuit 2: col_1024a_3v1024x8m81                                             
-----------------------------------------------------------------------------|-----------------------------------------------------------------------------
pfet_03v3 (708->420)                                                         |pfet_03v3 (468->420)                                                         
nfet_03v3 (520->320)                                                         |nfet_03v3 (356->320)                                                         
outbuf_oe_3v1024x8m81 (4)                                                    |outbuf_oe_3v1024x8m81 (4)                                                    
Cell_array8x8_3v1024x8m81 (1)                                                |Cell_array8x8_3v1024x8m81 (1)                                                
Number of devices: 745                                                       |Number of devices: 745                                                       
Number of nets: 457 **Mismatch**                                             |Number of nets: 453 **Mismatch**                                             
-----------------------------------------------------------------------------------------------------------------------------------------------------------
NET mismatches: Class fragments follow (with fanout counts):
Circuit 1: col_1024a_3v1024x8m81                                             |Circuit 2: col_1024a_3v1024x8m81                                             

-----------------------------------------------------------------------------------------------------------------------------------------------------------
Net: VDD                                                                     |Net: vdd                                                                     
  pfet_03v3/(1|3) = 60                                                       |  pfet_03v3/(1|3) = 272                                                      
  pfet_03v3/4 = 76                                                           |  pfet_03v3/4 = 420                                                          
                                                                             |  Cell_array8x8_3v1024x8m81/vdd = 1                                          
                                                                             |  pfet_03v3/2 = 4                                                            
                                                                             |  outbuf_oe_3v1024x8m81/vdd = 4                                              
                                                                             |                                                                             
Net: VDD_uq4                                                                 |(no matching net)                                                            
  pfet_03v3/4 = 56                                                           |                                                                             
  pfet_03v3/(1|3) = 32                                                       |                                                                             
  pfet_03v3/2 = 4                                                            |                                                                             
                                                                             |                                                                             
Net: VDD_uq0                                                                 |(no matching net)                                                            
  pfet_03v3/4 = 60                                                           |                                                                             
  pfet_03v3/(1|3) = 48                                                       |                                                                             
  outbuf_oe_3v1024x8m81/vdd = 4                                              |                                                                             
                                                                             |                                                                             
Net: VDD_uq5                                                                 |(no matching net)                                                            
  pfet_03v3/(1|3) = 68                                                       |                                                                             
  pfet_03v3/4 = 100                                                          |                                                                             
                                                                             |                                                                             
Net: VDD_uq6                                                                 |(no matching net)                                                            
  pfet_03v3/4 = 128                                                          |                                                                             
  pfet_03v3/(1|3) = 64                                                       |                                                                             
  Cell_array8x8_3v1024x8m81/018SRAM_strap1_2x_3v1024x8m81_3[9]/018SRAM_strap |                                                                             
-----------------------------------------------------------------------------------------------------------------------------------------------------------
Netlists do not match.
Port matching may fail to disambiguate symmetries.
  Flattening non-matched subcircuits col_1024a_3v1024x8m81 col_1024a_3v1024x8m81

Subcircuit summary:
Circuit 1: prexdec_top_3v1024x8m81                                           |Circuit 2: prexdec_top_3v1024x8m81                                           
-----------------------------------------------------------------------------|-----------------------------------------------------------------------------
xpredec1_xa_3v1024x8m81 (8)                                                  |xpredec1_xa_3v1024x8m81 (8)                                                  
nfet_03v3 (71->47)                                                           |nfet_03v3 (47)                                                               
pfet_03v3 (80->53)                                                           |pfet_03v3 (53)                                                               
alatch_3v1024x8m81 (7)                                                       |alatch_3v1024x8m81 (7)                                                       
Number of devices: 115                                                       |Number of devices: 115                                                       
Number of nets: 81 **Mismatch**                                              |Number of nets: 76 **Mismatch**                                              
-----------------------------------------------------------------------------------------------------------------------------------------------------------
NET mismatches: Class fragments follow (with fanout counts):
Circuit 1: prexdec_top_3v1024x8m81                                           |Circuit 2: prexdec_top_3v1024x8m81                                           

-----------------------------------------------------------------------------------------------------------------------------------------------------------
Net: xpredec1_3v1024x8m81_0/pmos_1p2$$47109164_3v1024x8m81_0/pmos_5p04310591 |Net: clk                                                                     
  pfet_03v3/4 = 1                                                            |  pfet_03v3/2 = 6                                                            
                                                                             |  nfet_03v3/2 = 3                                                            
                                                                             |                                                                             
Net: xpredec1_3v1024x8m81_0/clk                                              |Net: vdd                                                                     
  nfet_03v3/2 = 1                                                            |  alatch_3v1024x8m81/vdd = 7                                                 
  pfet_03v3/2 = 2                                                            |  pfet_03v3/(1|3) = 47                                                       
                                                                             |  pfet_03v3/4 = 53                                                           
                                                                             |  xpredec1_xa_3v1024x8m81/vdd = 8                                            
                                                                             |                                                                             
Net: xpredec1_3v1024x8m81_0/xpredec1_bot_3v1024x8m81_2/alatch_3v1024x8m81_0/ |(no matching net)                                                            
  alatch_3v1024x8m81/vdd = 3                                                 |                                                                             
                                                                             |                                                                             
Net: xpredec1_3v1024x8m81_0/vdd                                              |(no matching net)                                                            
  xpredec1_xa_3v1024x8m81/pmos_1p2$$47513644_3v1024x8m81_2/pmos_5p0431059130 |                                                                             
  pfet_03v3/(1|3) = 47                                                       |                                                                             
  pfet_03v3/4 = 48                                                           |                                                                             
                                                                             |                                                                             
Net: xpredec1_3v1024x8m81_0/w_5024_6624#                                     |(no matching net)                                                            
  pfet_03v3/4 = 4                                                            |                                                                             
                                                                             |                                                                             
Net: xpredec0_3v1024x8m81_1/vdd                                              |(no matching net)                                                            
  alatch_3v1024x8m81/vdd = 4                                                 |                                                                             
                                                                             |                                                                             
Net: xpredec0_3v1024x8m81_1/clk                                              |(no matching net)                                                            
  nfet_03v3/2 = 2                                                            |                                                                             
  pfet_03v3/2 = 4                                                            |                                                                             
-----------------------------------------------------------------------------------------------------------------------------------------------------------
Netlists do not match.
Port matching may fail to disambiguate symmetries.
  Flattening non-matched subcircuits prexdec_top_3v1024x8m81 prexdec_top_3v1024x8m81
Flattening unmatched subcell nmos_1p2$$48306220_3v1024x8m81 in circuit gen_3v1024x8_3v1024x8m81 (0)(1 instance)
Flattening unmatched subcell nmos_5p04310591302085_3v1024x8m81 in circuit gen_3v1024x8_3v1024x8m81 (0)(1 instance)
Flattening unmatched subcell nmos_1p2$$47342636_3v1024x8m81 in circuit gen_3v1024x8_3v1024x8m81 (0)(2 instances)
Flattening unmatched subcell nmos_5p04310591302053_3v1024x8m81 in circuit gen_3v1024x8_3v1024x8m81 (0)(2 instances)
Flattening unmatched subcell pmos_5p04310591302092_3v1024x8m81 in circuit gen_3v1024x8_3v1024x8m81 (0)(1 instance)
Flattening unmatched subcell pmos_5p04310591302088_3v1024x8m81 in circuit gen_3v1024x8_3v1024x8m81 (0)(1 instance)
Flattening unmatched subcell pmos_1p2$$48624684_3v1024x8m81 in circuit gen_3v1024x8_3v1024x8m81 (0)(3 instances)
Flattening unmatched subcell pmos_5p04310591302091_3v1024x8m81 in circuit gen_3v1024x8_3v1024x8m81 (0)(3 instances)
Flattening unmatched subcell pmos_1p2$$46273580_3v1024x8m81 in circuit gen_3v1024x8_3v1024x8m81 (0)(1 instance)
Flattening unmatched subcell pmos_5p0431059130203_3v1024x8m81 in circuit gen_3v1024x8_3v1024x8m81 (0)(1 instance)
Flattening unmatched subcell pmos_1p2$$47330348_3v1024x8m81 in circuit gen_3v1024x8_3v1024x8m81 (0)(1 instance)
Flattening unmatched subcell pmos_5p04310591302041_3v1024x8m81 in circuit gen_3v1024x8_3v1024x8m81 (0)(1 instance)
Flattening unmatched subcell pmos_5p04310591302094_3v1024x8m81 in circuit gen_3v1024x8_3v1024x8m81 (0)(1 instance)
Flattening unmatched subcell nmos_5p04310591302093_3v1024x8m81 in circuit gen_3v1024x8_3v1024x8m81 (0)(2 instances)
Flattening unmatched subcell pmos_5p04310591302051_3v1024x8m81 in circuit gen_3v1024x8_3v1024x8m81 (0)(1 instance)
Flattening unmatched subcell nmos_1p2$$46563372_3v1024x8m81 in circuit gen_3v1024x8_3v1024x8m81 (0)(3 instances)
Flattening unmatched subcell nmos_5p0431059130208_3v1024x8m81 in circuit gen_3v1024x8_3v1024x8m81 (0)(3 instances)
Flattening unmatched subcell nmos_5p04310591302090_3v1024x8m81 in circuit gen_3v1024x8_3v1024x8m81 (0)(1 instance)
Flattening unmatched subcell pmos_1p2$$47815724_3v1024x8m81 in circuit gen_3v1024x8_3v1024x8m81 (0)(8 instances)
Flattening unmatched subcell pmos_5p04310591302087_3v1024x8m81 in circuit gen_3v1024x8_3v1024x8m81 (0)(8 instances)
Flattening unmatched subcell pmos_1p2$$46285868_3v1024x8m81 in circuit gen_3v1024x8_3v1024x8m81 (0)(2 instances)
Flattening unmatched subcell pmos_5p04310591302014_3v1024x8m81 in circuit gen_3v1024x8_3v1024x8m81 (0)(2 instances)
Flattening unmatched subcell nmos_1p2$$48302124_3v1024x8m81 in circuit gen_3v1024x8_3v1024x8m81 (0)(1 instance)
Flattening unmatched subcell nmos_5p04310591302086_3v1024x8m81 in circuit gen_3v1024x8_3v1024x8m81 (0)(1 instance)
Flattening unmatched subcell nmos_1p2$$48629804_3v1024x8m81 in circuit gen_3v1024x8_3v1024x8m81 (0)(1 instance)
Flattening unmatched subcell nmos_5p04310591302039_3v1024x8m81 in circuit gen_3v1024x8_3v1024x8m81 (0)(1 instance)
Flattening unmatched subcell pmos_5p04310591302089_3v1024x8m81 in circuit gen_3v1024x8_3v1024x8m81 (0)(1 instance)
Flattening unmatched subcell nmos_1p2$$48308268_3v1024x8m81 in circuit gen_3v1024x8_3v1024x8m81 (0)(1 instance)
Flattening unmatched subcell nmos_5p04310591302084_3v1024x8m81 in circuit gen_3v1024x8_3v1024x8m81 (0)(1 instance)
Flattening unmatched subcell nmos_5p04310591302083_3v1024x8m81 in circuit gen_3v1024x8_3v1024x8m81 (0)(1 instance)
Flattening unmatched subcell nmos_1p2$$46551084_3v1024x8m81 in circuit gen_3v1024x8_3v1024x8m81 (0)(1 instance)
Flattening unmatched subcell nmos_5p04310591302010_3v1024x8m81 in circuit gen_3v1024x8_3v1024x8m81 (0)(1 instance)
Flattening unmatched subcell pmos_5p04310591302074_3v1024x8m81 in circuit gen_3v1024x8_3v1024x8m81 (0)(2 instances)
Flattening unmatched subcell pmos_1p2$$48623660_3v1024x8m81 in circuit gen_3v1024x8_3v1024x8m81 (0)(1 instance)
Flattening unmatched subcell pmos_5p04310591302073_3v1024x8m81 in circuit gen_3v1024x8_3v1024x8m81 (0)(1 instance)

Cell gen_3v1024x8_3v1024x8m81 (0) disconnected node: WEN
Class gen_3v1024x8_3v1024x8m81 (0):  Merged 59 parallel devices.
Cell gen_3v1024x8_3v1024x8m81 (0) disconnected node: WEN
Subcircuit summary:
Circuit 1: gen_3v1024x8_3v1024x8m81                                          |Circuit 2: gen_3v1024x8_3v1024x8m81                                          
-----------------------------------------------------------------------------|-----------------------------------------------------------------------------
nfet_03v3 (49->25)                                                           |nfet_03v3 (25)                                                               
pfet_03v3 (56->21)                                                           |pfet_03v3 (21)                                                               
wen_v2_3v1024x8m81 (1)                                                       |wen_v2_3v1024x8m81 (1)                                                       
Number of devices: 47                                                        |Number of devices: 47                                                        
Number of nets: 32 **Mismatch**                                              |Number of nets: 30 **Mismatch**                                              
-----------------------------------------------------------------------------------------------------------------------------------------------------------
NET mismatches: Class fragments follow (with fanout counts):
Circuit 1: gen_3v1024x8_3v1024x8m81                                          |Circuit 2: gen_3v1024x8_3v1024x8m81                                          

-----------------------------------------------------------------------------------------------------------------------------------------------------------
Net: VDD                                                                     |Net: vdd                                                                     
  pfet_03v3/(1|3) = 5                                                        |  pfet_03v3/(1|3) = 18                                                       
  pfet_03v3/4 = 5                                                            |  pfet_03v3/4 = 21                                                           
  wen_v2_3v1024x8m81/vdd = 1                                                 |  wen_v2_3v1024x8m81/vdd = 1                                                 
                                                                             |                                                                             
Net: VDD_uq3                                                                 |(no matching net)                                                            
  pfet_03v3/(1|3) = 2                                                        |                                                                             
  pfet_03v3/4 = 2                                                            |                                                                             
                                                                             |                                                                             
Net: VDD_uq2                                                                 |(no matching net)                                                            
  pfet_03v3/(1|3) = 11                                                       |                                                                             
  pfet_03v3/4 = 14                                                           |                                                                             
-----------------------------------------------------------------------------------------------------------------------------------------------------------
Netlists do not match.
Port matching may fail to disambiguate symmetries.
  Flattening non-matched subcircuits gen_3v1024x8_3v1024x8m81 gen_3v1024x8_3v1024x8m81
Flattening unmatched subcell nmos_1p2$$47342636_3v1024x8m81 in circuit ypredec1_3v1024x8m81 (0)(1 instance)
Flattening unmatched subcell nmos_5p04310591302053_3v1024x8m81 in circuit ypredec1_3v1024x8m81 (0)(1 instance)
Flattening unmatched subcell nmos_5p04310591302056_3v1024x8m81 in circuit ypredec1_3v1024x8m81 (0)(2 instances)
Flattening unmatched subcell ypredec1_xax8_3v1024x8m81 in circuit ypredec1_3v1024x8m81 (0)(1 instance)
Flattening unmatched subcell pmos_1p2$$47109164_3v1024x8m81 in circuit ypredec1_3v1024x8m81 (0)(1 instance)
Flattening unmatched subcell pmos_5p04310591302062_3v1024x8m81 in circuit ypredec1_3v1024x8m81 (0)(1 instance)
Flattening unmatched subcell ypredec1_bot_3v1024x8m81 in circuit ypredec1_3v1024x8m81 (0)(3 instances)
Flattening unmatched subcell pmos_1p2$$46887980_3v1024x8m81 in circuit ypredec1_3v1024x8m81 (0)(6 instances)
Flattening unmatched subcell pmos_5p0431059130204_3v1024x8m81 in circuit ypredec1_3v1024x8m81 (0)(6 instances)
Flattening unmatched subcell nmos_1p2$$47514668_3v1024x8m81 in circuit ypredec1_3v1024x8m81 (0)(6 instances)
Flattening unmatched subcell nmos_5p04310591302057_3v1024x8m81 in circuit ypredec1_3v1024x8m81 (0)(6 instances)

Cell ypredec1_3v1024x8m81 (0) disconnected node: A[0]
Cell ypredec1_3v1024x8m81 (0) disconnected node: A[1]
Cell ypredec1_3v1024x8m81 (0) disconnected node: A[2]
Class ypredec1_3v1024x8m81 (0):  Merged 33 parallel devices.
Cell ypredec1_3v1024x8m81 (0) disconnected node: A[0]
Cell ypredec1_3v1024x8m81 (0) disconnected node: A[1]
Cell ypredec1_3v1024x8m81 (0) disconnected node: A[2]
Subcircuit summary:
Circuit 1: ypredec1_3v1024x8m81                                              |Circuit 2: ypredec1_3v1024x8m81                                              
-----------------------------------------------------------------------------|-----------------------------------------------------------------------------
pfet_03v3 (124->75)                                                          |pfet_03v3 (75)                                                               
nfet_03v3 (121->73)                                                          |nfet_03v3 (73)                                                               
alatch_3v1024x8m81 (3)                                                       |alatch_3v1024x8m81 (3)                                                       
Number of devices: 151                                                       |Number of devices: 151                                                       
Number of nets: 88 **Mismatch**                                              |Number of nets: 84 **Mismatch**                                              
-----------------------------------------------------------------------------------------------------------------------------------------------------------
NET mismatches: Class fragments follow (with fanout counts):
Circuit 1: ypredec1_3v1024x8m81                                              |Circuit 2: ypredec1_3v1024x8m81                                              

-----------------------------------------------------------------------------------------------------------------------------------------------------------
Net: ypredec1_ys_3v1024x8m81_9/pmos_5p04310591302055_3v1024x8m81_3/D         |Net: vdd                                                                     
  pfet_03v3/(1|3) = 32                                                       |  pfet_03v3/(1|3) = 73                                                       
  pfet_03v3/4 = 32                                                           |  pfet_03v3/4 = 75                                                           
                                                                             |  alatch_3v1024x8m81/vdd = 3                                                 
                                                                             |                                                                             
Net: ypredec1_bot_3v1024x8m81_2/alatch_3v1024x8m81_0/vdd                     |(no matching net)                                                            
  alatch_3v1024x8m81/vdd = 3                                                 |                                                                             
                                                                             |                                                                             
Net: ypredec1_bot_3v1024x8m81_2/pmos_1p2$$46887980_3v1024x8m81_1/pmos_5p0431 |(no matching net)                                                            
  pfet_03v3/(1|3) = 38                                                       |                                                                             
  pfet_03v3/4 = 38                                                           |                                                                             
                                                                             |                                                                             
Net: pmos_1p2$$47109164_3v1024x8m81_0/pmos_5p04310591302062_3v1024x8m81_0/w_ |(no matching net)                                                            
  pfet_03v3/4 = 1                                                            |                                                                             
                                                                             |                                                                             
Net: pmos_1p2$$47109164_3v1024x8m81_0/pmos_5p04310591302062_3v1024x8m81_0/S  |(no matching net)                                                            
  pfet_03v3/(1|3) = 3                                                        |                                                                             
  pfet_03v3/4 = 4                                                            |                                                                             
-----------------------------------------------------------------------------------------------------------------------------------------------------------
Netlists do not match.
Port matching may fail to disambiguate symmetries.
  Flattening non-matched subcircuits ypredec1_3v1024x8m81 ypredec1_3v1024x8m81

Cell pmoscap_R270_3v1024x8m81 (0) disconnected node: m3_770_16#
Cell pmoscap_R270_3v1024x8m81 (0) disconnected node: m3_152_0#
Class pmoscap_R270_3v1024x8m81 (0):  Merged 1 parallel devices.
Cell pmoscap_R270_3v1024x8m81 (0) disconnected node: m3_770_16#
Cell pmoscap_R270_3v1024x8m81 (0) disconnected node: m3_152_0#
Subcircuit summary:
Circuit 1: pmoscap_R270_3v1024x8m81                                          |Circuit 2: pmoscap_R270_3v1024x8m81                                          
-----------------------------------------------------------------------------|-----------------------------------------------------------------------------
pfet_03v3 (2->1)                                                             |pfet_03v3 (2->1)                                                             
Number of devices: 1                                                         |Number of devices: 1                                                         
Number of nets: 3                                                            |Number of nets: 3                                                            
-----------------------------------------------------------------------------------------------------------------------------------------------------------
Netlists match uniquely with port errors.

Subcircuit pins:
Circuit 1: pmoscap_R270_3v1024x8m81                                          |Circuit 2: pmoscap_R270_3v1024x8m81                                          
-----------------------------------------------------------------------------|-----------------------------------------------------------------------------
a_n126_928#                                                                  |top **Mismatch**                                                             
w_n226_n219#                                                                 |bulk **Mismatch**                                                            
a_n140_236#                                                                  |bottom **Mismatch**                                                          
m3_770_16#                                                                   |(no matching pin)                                                            
m3_152_0#                                                                    |(no matching pin)                                                            
-----------------------------------------------------------------------------------------------------------------------------------------------------------
Cell pin lists for pmoscap_R270_3v1024x8m81 and pmoscap_R270_3v1024x8m81 altered to match.
Device classes pmoscap_R270_3v1024x8m81 and pmoscap_R270_3v1024x8m81 are equivalent.
Flattening unmatched subcell xdec8_3v1024x8m81 in circuit xdec32_3v1024x8m81 (0)(4 instances)

Cell xdec32_3v1024x8m81 (0) disconnected node: xdec8_3v1024x8m81_3/xdec_3v1024x8m81_7/m2_7219_n156#
Cell xdec32_3v1024x8m81 (0) disconnected node: xdec8_3v1024x8m81_3/xdec_3v1024x8m81_7/m2_7483_n156#
Cell xdec32_3v1024x8m81 (0) disconnected node: xdec8_3v1024x8m81_3/xdec_3v1024x8m81_7/m2_7748_n156#
Subcircuit summary:
Circuit 1: xdec32_3v1024x8m81                                                |Circuit 2: xdec32_3v1024x8m81                                                
-----------------------------------------------------------------------------|-----------------------------------------------------------------------------
xdec_3v1024x8m81 (32)                                                        |xdec_3v1024x8m81 (32)                                                        
Number of devices: 32                                                        |Number of devices: 32                                                        
Number of nets: 80                                                           |Number of nets: 80                                                           
-----------------------------------------------------------------------------------------------------------------------------------------------------------
Resolving symmetries by property value.
Resolving symmetries by pin name.
Netlists match uniquely with port errors.

Subcircuit pins:
Circuit 1: xdec32_3v1024x8m81                                                |Circuit 2: xdec32_3v1024x8m81                                                
-----------------------------------------------------------------------------|-----------------------------------------------------------------------------
xa[2]                                                                        |xa[2]                                                                        
xa[5]                                                                        |xa[5]                                                                        
xa[6]                                                                        |xa[6]                                                                        
xa[0]                                                                        |xa[0]                                                                        
xa[3]                                                                        |xa[3]                                                                        
xa[1]                                                                        |xa[1]                                                                        
xa[7]                                                                        |xa[7]                                                                        
xa[4]                                                                        |xa[4]                                                                        
xb[0]                                                                        |xb[0]                                                                        
xb[2]                                                                        |xb[2]                                                                        
xb[1]                                                                        |xb[1]                                                                        
xb[3]                                                                        |xb[3]                                                                        
vdd                                                                          |vdd                                                                          
men                                                                          |men                                                                          
xc                                                                           |xc                                                                           
vss                                                                          |vss                                                                          
LWL[21]                                                                      |LWL[21]                                                                      
LWL[19]                                                                      |LWL[19]                                                                      
LWL[16]                                                                      |LWL[16]                                                                      
LWL[22]                                                                      |LWL[22]                                                                      
LWL[23]                                                                      |LWL[23]                                                                      
LWL[17]                                                                      |LWL[17]                                                                      
LWL[18]                                                                      |LWL[18]                                                                      
LWL[20]                                                                      |LWL[20]                                                                      
LWL[13]                                                                      |LWL[13]                                                                      
LWL[11]                                                                      |LWL[11]                                                                      
LWL[8]                                                                       |LWL[8]                                                                       
LWL[14]                                                                      |LWL[14]                                                                      
LWL[15]                                                                      |LWL[15]                                                                      
LWL[9]                                                                       |LWL[9]                                                                       
LWL[10]                                                                      |LWL[10]                                                                      
LWL[12]                                                                      |LWL[12]                                                                      
LWL[5]                                                                       |LWL[5]                                                                       
LWL[3]                                                                       |LWL[3]                                                                       
LWL[0]                                                                       |LWL[0]                                                                       
LWL[6]                                                                       |LWL[6]                                                                       
LWL[7]                                                                       |LWL[7]                                                                       
LWL[1]                                                                       |LWL[1]                                                                       
LWL[2]                                                                       |LWL[2]                                                                       
LWL[4]                                                                       |LWL[4]                                                                       
LWL[29]                                                                      |LWL[29]                                                                      
LWL[27]                                                                      |LWL[27]                                                                      
LWL[24]                                                                      |LWL[24]                                                                      
LWL[30]                                                                      |LWL[30]                                                                      
LWL[31]                                                                      |LWL[31]                                                                      
LWL[25]                                                                      |LWL[25]                                                                      
LWL[26]                                                                      |LWL[26]                                                                      
LWL[28]                                                                      |LWL[28]                                                                      
RWL[20]                                                                      |RWL[20]                                                                      
RWL[23]                                                                      |RWL[23]                                                                      
RWL[17]                                                                      |RWL[17]                                                                      
RWL[16]                                                                      |RWL[16]                                                                      
RWL[19]                                                                      |RWL[19]                                                                      
RWL[22]                                                                      |RWL[22]                                                                      
RWL[18]                                                                      |RWL[18]                                                                      
RWL[21]                                                                      |RWL[21]                                                                      
RWL[12]                                                                      |RWL[12]                                                                      
RWL[15]                                                                      |RWL[15]                                                                      
RWL[9]                                                                       |RWL[9]                                                                       
RWL[8]                                                                       |RWL[8]                                                                       
RWL[11]                                                                      |RWL[11]                                                                      
RWL[14]                                                                      |RWL[14]                                                                      
RWL[10]                                                                      |RWL[10]                                                                      
RWL[13]                                                                      |RWL[13]                                                                      
RWL[4]                                                                       |RWL[4]                                                                       
RWL[7]                                                                       |RWL[7]                                                                       
RWL[1]                                                                       |RWL[1]                                                                       
RWL[0]                                                                       |RWL[0]                                                                       
RWL[3]                                                                       |RWL[3]                                                                       
RWL[6]                                                                       |RWL[6]                                                                       
RWL[2]                                                                       |RWL[2]                                                                       
RWL[5]                                                                       |RWL[5]                                                                       
RWL[28]                                                                      |RWL[28]                                                                      
RWL[31]                                                                      |RWL[31]                                                                      
RWL[25]                                                                      |RWL[25]                                                                      
RWL[24]                                                                      |RWL[24]                                                                      
RWL[27]                                                                      |RWL[27]                                                                      
RWL[30]                                                                      |RWL[30]                                                                      
RWL[26]                                                                      |RWL[26]                                                                      
RWL[29]                                                                      |RWL[29]                                                                      
xdec8_3v1024x8m81_3/xdec_3v1024x8m81_7/m2_7219_n156#                         |(no matching pin)                                                            
xdec8_3v1024x8m81_3/xdec_3v1024x8m81_7/m2_7483_n156#                         |(no matching pin)                                                            
xdec8_3v1024x8m81_3/xdec_3v1024x8m81_7/m2_7748_n156#                         |(no matching pin)                                                            
-----------------------------------------------------------------------------------------------------------------------------------------------------------
Cell pin lists are equivalent.
Device classes xdec32_3v1024x8m81 and xdec32_3v1024x8m81 are equivalent.
Flattening unmatched subcell rarray4_1024_3v1024x8m81 in circuit rcol4_1024_3v1024x8m81 (0)(1 instance)
Flattening unmatched subcell x018SRAM_cell1_2x_3v1024x8m81 in circuit rcol4_1024_3v1024x8m81 (0)(2048 instances)
Flattening unmatched subcell rdummy_3v512x4_3v1024x8m81 in circuit rcol4_1024_3v1024x8m81 (0)(1 instance)
Flattening unmatched subcell pmos_5p04310591302095_3v1024x8m81 in circuit rcol4_1024_3v1024x8m81 (0)(1 instance)
Flattening unmatched subcell x018SRAM_cell1_dummy_3v1024x8m81 in circuit rcol4_1024_3v1024x8m81 (0)(64 instances)
Flattening unmatched subcell pmos_5p04310591302097_3v1024x8m81 in circuit rcol4_1024_3v1024x8m81 (0)(1 instance)
Flattening unmatched subcell x018SRAM_cell1_2x_3v1024x8m81 in circuit rcol4_1024_3v1024x8m81 (0)(64 instances)
Flattening unmatched subcell nmos_5p04310591302096_3v1024x8m81 in circuit rcol4_1024_3v1024x8m81 (0)(1 instance)
Flattening unmatched subcell ypass_gate_3v1024x8m81_0 in circuit rcol4_1024_3v1024x8m81 (0)(1 instance)
Flattening unmatched subcell nmos_5p0431059130200_3v1024x8m81 in circuit rcol4_1024_3v1024x8m81 (0)(2 instances)
Flattening unmatched subcell pmos_5p0431059130201_3v1024x8m81 in circuit rcol4_1024_3v1024x8m81 (0)(3 instances)
Flattening unmatched subcell nmos_5p0431059130202_3v1024x8m81 in circuit rcol4_1024_3v1024x8m81 (0)(1 instance)
Flattening unmatched subcell nmos_5p04310591302098_3v1024x8m81 in circuit rcol4_1024_3v1024x8m81 (0)(1 instance)
Flattening unmatched subcell saout_R_m2_3v1024x8m81 in circuit rcol4_1024_3v1024x8m81 (0)(2 instances)
Flattening unmatched subcell rdummy_3v1024x4_3v1024x8m81 in circuit rcol4_1024_3v1024x8m81 (1)(1 instance)
Flattening unmatched subcell Cell_array32x1_3v1024x8m81 in circuit rcol4_1024_3v1024x8m81 (1)(2 instances)

Cell rcol4_1024_3v1024x8m81 (0) disconnected node: WL[33]
Cell rcol4_1024_3v1024x8m81 (0) disconnected node: WL[35]
Cell rcol4_1024_3v1024x8m81 (0) disconnected node: WL[37]
Cell rcol4_1024_3v1024x8m81 (0) disconnected node: WL[56]
Cell rcol4_1024_3v1024x8m81 (0) disconnected node: WL[20]
Cell rcol4_1024_3v1024x8m81 (0) disconnected node: WL[18]
Cell rcol4_1024_3v1024x8m81 (0) disconnected node: WL[41]
Cell rcol4_1024_3v1024x8m81 (0) disconnected node: WL[38]
Cell rcol4_1024_3v1024x8m81 (0) disconnected node: WL[45]
Cell rcol4_1024_3v1024x8m81 (0) disconnected node: WL[43]
Cell rcol4_1024_3v1024x8m81 (0) disconnected node: WL[39]
Cell rcol4_1024_3v1024x8m81 (0) disconnected node: WL[31]
Cell rcol4_1024_3v1024x8m81 (0) disconnected node: WL[14]
Cell rcol4_1024_3v1024x8m81 (0) disconnected node: WL[16]
Cell rcol4_1024_3v1024x8m81 (0) disconnected node: WL[58]
Cell rcol4_1024_3v1024x8m81 (0) disconnected node: WL[60]
Cell rcol4_1024_3v1024x8m81 (0) disconnected node: WL[62]
Cell rcol4_1024_3v1024x8m81 (0) disconnected node: WL[12]
Cell rcol4_1024_3v1024x8m81 (0) disconnected node: WL[8]
Cell rcol4_1024_3v1024x8m81 (0) disconnected node: WL[10]
Cell rcol4_1024_3v1024x8m81 (0) disconnected node: WL[13]
Cell rcol4_1024_3v1024x8m81 (0) disconnected node: WL[6]
Flattening instances of Cell_array8x8_3v1024x8m81 in cell rcol4_1024_3v1024x8m81 (1) makes a better match
Making another compare attempt.

Cell rcol4_1024_3v1024x8m81 (0) disconnected node: WL[33]
Cell rcol4_1024_3v1024x8m81 (0) disconnected node: WL[35]
Cell rcol4_1024_3v1024x8m81 (0) disconnected node: WL[37]
Cell rcol4_1024_3v1024x8m81 (0) disconnected node: WL[56]
Cell rcol4_1024_3v1024x8m81 (0) disconnected node: WL[20]
Cell rcol4_1024_3v1024x8m81 (0) disconnected node: WL[18]
Cell rcol4_1024_3v1024x8m81 (0) disconnected node: WL[41]
Cell rcol4_1024_3v1024x8m81 (0) disconnected node: WL[38]
Cell rcol4_1024_3v1024x8m81 (0) disconnected node: WL[45]
Cell rcol4_1024_3v1024x8m81 (0) disconnected node: WL[43]
Cell rcol4_1024_3v1024x8m81 (0) disconnected node: WL[39]
Cell rcol4_1024_3v1024x8m81 (0) disconnected node: WL[31]
Cell rcol4_1024_3v1024x8m81 (0) disconnected node: WL[14]
Cell rcol4_1024_3v1024x8m81 (0) disconnected node: WL[16]
Cell rcol4_1024_3v1024x8m81 (0) disconnected node: WL[58]
Cell rcol4_1024_3v1024x8m81 (0) disconnected node: WL[60]
Cell rcol4_1024_3v1024x8m81 (0) disconnected node: WL[62]
Cell rcol4_1024_3v1024x8m81 (0) disconnected node: WL[12]
Cell rcol4_1024_3v1024x8m81 (0) disconnected node: WL[8]
Cell rcol4_1024_3v1024x8m81 (0) disconnected node: WL[10]
Cell rcol4_1024_3v1024x8m81 (0) disconnected node: WL[13]
Cell rcol4_1024_3v1024x8m81 (0) disconnected node: WL[6]
Class rcol4_1024_3v1024x8m81 (0):  Merged 8 parallel devices.
Cell rcol4_1024_3v1024x8m81 (0) disconnected node: WL[33]
Cell rcol4_1024_3v1024x8m81 (0) disconnected node: WL[35]
Cell rcol4_1024_3v1024x8m81 (0) disconnected node: WL[37]
Cell rcol4_1024_3v1024x8m81 (0) disconnected node: WL[56]
Cell rcol4_1024_3v1024x8m81 (0) disconnected node: WL[20]
Cell rcol4_1024_3v1024x8m81 (0) disconnected node: WL[18]
Cell rcol4_1024_3v1024x8m81 (0) disconnected node: WL[41]
Cell rcol4_1024_3v1024x8m81 (0) disconnected node: WL[38]
Cell rcol4_1024_3v1024x8m81 (0) disconnected node: WL[45]
Cell rcol4_1024_3v1024x8m81 (0) disconnected node: WL[43]
Cell rcol4_1024_3v1024x8m81 (0) disconnected node: WL[39]
Cell rcol4_1024_3v1024x8m81 (0) disconnected node: WL[31]
Cell rcol4_1024_3v1024x8m81 (0) disconnected node: WL[14]
Cell rcol4_1024_3v1024x8m81 (0) disconnected node: WL[16]
Cell rcol4_1024_3v1024x8m81 (0) disconnected node: WL[58]
Cell rcol4_1024_3v1024x8m81 (0) disconnected node: WL[60]
Cell rcol4_1024_3v1024x8m81 (0) disconnected node: WL[62]
Cell rcol4_1024_3v1024x8m81 (0) disconnected node: WL[12]
Cell rcol4_1024_3v1024x8m81 (0) disconnected node: WL[8]
Cell rcol4_1024_3v1024x8m81 (0) disconnected node: WL[10]
Cell rcol4_1024_3v1024x8m81 (0) disconnected node: WL[13]
Cell rcol4_1024_3v1024x8m81 (0) disconnected node: WL[6]
Subcircuit summary:
Circuit 1: rcol4_1024_3v1024x8m81                                            |Circuit 2: rcol4_1024_3v1024x8m81                                            
-----------------------------------------------------------------------------|-----------------------------------------------------------------------------
pfet_03v3 (9561->9268)                                                       |pfet_03v3 (9316->9268)                                                       
nfet_03v3 (18208->18005)                                                     |nfet_03v3 (18041->18005)                                                     
outbuf_oe_3v1024x8m81 (4)                                                    |outbuf_oe_3v1024x8m81 (4)                                                    
dcap_103_novia_3v1024x8m81 (36)                                              |dcap_103_novia_3v1024x8m81 (36)                                              
Number of devices: 27313                                                     |Number of devices: 27313                                                     
Number of nets: 9435 **Mismatch**                                            |Number of nets: 9429 **Mismatch**                                            
-----------------------------------------------------------------------------------------------------------------------------------------------------------
NET mismatches: Class fragments follow (with fanout counts):
Circuit 1: rcol4_1024_3v1024x8m81                                            |Circuit 2: rcol4_1024_3v1024x8m81                                            

-----------------------------------------------------------------------------------------------------------------------------------------------------------
Net: saout_m2_3v1024x8m81_3/vdd                                              |Net: col_1024a_3v1024x8m81:1/net1                                            
  pfet_03v3/4 = 61                                                           |  pfet_03v3/2 = 28                                                           
  pfet_03v3/(1|3) = 49                                                       |  nfet_03v3/(1|3) = 1                                                        
  outbuf_oe_3v1024x8m81/vdd = 4                                              |  pfet_03v3/(1|3) = 1                                                        
                                                                             |                                                                             
Net: saout_m2_3v1024x8m81_3/vdd_uq2                                          |Net: col_1024a_3v1024x8m81:1/net2                                            
  pfet_03v3/4 = 57                                                           |  pfet_03v3/2 = 28                                                           
  pfet_03v3/(1|3) = 33                                                       |  nfet_03v3/(1|3) = 1                                                        
  pfet_03v3/2 = 4                                                            |  pfet_03v3/(1|3) = 1                                                        
                                                                             |                                                                             
Net: saout_R_m2_3v1024x8m81_3/vdd                                            |Net: col_1024a_3v1024x8m81:1/net3                                            
  pfet_03v3/(1|3) = 60                                                       |  pfet_03v3/2 = 28                                                           
  pfet_03v3/4 = 76                                                           |  nfet_03v3/(1|3) = 1                                                        
                                                                             |  pfet_03v3/(1|3) = 1                                                        
                                                                             |                                                                             
Net: pcb[5]                                                                  |Net: vdd                                                                     
  nfet_03v3/(1|3) = 1                                                        |  pfet_03v3/(1|3) = 9117                                                     
  pfet_03v3/(1|3) = 1                                                        |  pfet_03v3/4 = 9268                                                         
  pfet_03v3/2 = 28                                                           |  pfet_03v3/2 = 135                                                          
                                                                             |  outbuf_oe_3v1024x8m81/vdd = 4                                              
                                                                             |  dcap_103_novia_3v1024x8m81/bulk = 36                                       
                                                                             |  dcap_103_novia_3v1024x8m81/bottom = 36                                     
                                                                             |  nfet_03v3/2 = 133                                                          
                                                                             |                                                                             
Net: VSS                                                                     |Net: vss                                                                     
  nfet_03v3/(1|3) = 9043                                                     |  nfet_03v3/(1|3) = 9043                                                     
  nfet_03v3/4 = 18005                                                        |  nfet_03v3/4 = 18005                                                        
  pfet_03v3/2 = 138                                                          |  pfet_03v3/2 = 138                                                          
  nfet_03v3/2 = 466                                                          |  nfet_03v3/2 = 720                                                          
  outbuf_oe_3v1024x8m81/vss = 4                                              |  outbuf_oe_3v1024x8m81/vss = 4                                              
  dcap_103_novia_3v1024x8m81/a_n30_42# = 36                                  |  dcap_103_novia_3v1024x8m81/top = 36                                        
                                                                             |                                                                             
Net: pcb[4]                                                                  |Net: pcb                                                                     
  nfet_03v3/(1|3) = 1                                                        |  pfet_03v3/2 = 31                                                           
  pfet_03v3/(1|3) = 1                                                        |  nfet_03v3/(1|3) = 1                                                        
  pfet_03v3/2 = 28                                                           |  pfet_03v3/(1|3) = 1                                                        
                                                                             |                                                                             
Net: pcb[6]                                                                  |(no matching net)                                                            
  nfet_03v3/(1|3) = 1                                                        |                                                                             
  pfet_03v3/(1|3) = 1                                                        |                                                                             
  pfet_03v3/2 = 28                                                           |                                                                             
                                                                             |                                                                             
Net: saout_m2_3v1024x8m81_3/VDD_uq0                                          |(no matching net)                                                            
  pfet_03v3/(1|3) = 69                                                       |                                                                             
  pfet_03v3/4 = 102                                                          |                                                                             
  nfet_03v3/2 = 3                                                            |                                                                             
  pfet_03v3/2 = 1                                                            |                                                                             
                                                                             |                                                                             
Net: saout_m2_3v1024x8m81_3/vdd_uq3                                          |(no matching net)                                                            
  pfet_03v3/4 = 8972                                                         |                                                                             
  pfet_03v3/(1|3) = 8906                                                     |                                                                             
  dcap_103_novia_3v1024x8m81/w_n205_0# = 36                                  |                                                                             
  dcap_103_novia_3v1024x8m81/a_n119_86# = 36                                 |                                                                             
  pfet_03v3/2 = 130                                                          |                                                                             
  nfet_03v3/2 = 130                                                          |                                                                             
                                                                             |                                                                             
Net: pcb[7]                                                                  |(no matching net)                                                            
  nfet_03v3/(1|3) = 1                                                        |                                                                             
  pfet_03v3/(1|3) = 1                                                        |                                                                             
  pfet_03v3/2 = 28                                                           |                                                                             
                                                                             |                                                                             
Net: rdummy_3v512x4_3v1024x8m81_0/m2_16574_21#                               |(no matching net)                                                            
  nfet_03v3/2 = 254                                                          |                                                                             
                                                                             |                                                                             
Net: rdummy_3v512x4_3v1024x8m81_0/ypass_gate_3v1024x8m81_0_0/pcb             |(no matching net)                                                            
  pfet_03v3/2 = 3                                                            |                                                                             
-----------------------------------------------------------------------------------------------------------------------------------------------------------
Netlists do not match.
Port matching may fail to disambiguate symmetries.
  Flattening non-matched subcircuits rcol4_1024_3v1024x8m81 rcol4_1024_3v1024x8m81
Flattening unmatched subcell ldummy_3v512x4_3v1024x8m81 in circuit lcol4_1024_3v1024x8m81 (0)(1 instance)
Flattening unmatched subcell x018SRAM_cell1_dummy_3v1024x8m81 in circuit lcol4_1024_3v1024x8m81 (0)(32 instances)
Flattening unmatched subcell new_dummyrowunit01_3v1024x8m81 in circuit lcol4_1024_3v1024x8m81 (0)(1 instance)
Flattening unmatched subcell x018SRAM_cell1_dummy_3v1024x8m81 in circuit lcol4_1024_3v1024x8m81 (0)(16 instances)
Flattening unmatched subcell new_dummyrow_unit_3v1024x8m81 in circuit lcol4_1024_3v1024x8m81 (0)(1 instance)
Flattening unmatched subcell x018SRAM_cell1_dummy_3v1024x8m81 in circuit lcol4_1024_3v1024x8m81 (0)(16 instances)
Flattening unmatched subcell array16_1024_dummy_01_3v1024x8m81 in circuit lcol4_1024_3v1024x8m81 (0)(1 instance)
Flattening unmatched subcell x018SRAM_cell1_cutPC_3v1024x8m81 in circuit lcol4_1024_3v1024x8m81 (0)(128 instances)
Flattening unmatched subcell ldummy_3v1024x4_3v1024x8m81 in circuit lcol4_1024_3v1024x8m81 (1)(1 instance)
Flattening unmatched subcell Cell_array32x1_3v1024x8m81 in circuit lcol4_1024_3v1024x8m81 (1)(2 instances)

Cell lcol4_1024_3v1024x8m81 (0) disconnected node: WL[33]
Cell lcol4_1024_3v1024x8m81 (0) disconnected node: WL[38]
Cell lcol4_1024_3v1024x8m81 (0) disconnected node: WL[39]
Cell lcol4_1024_3v1024x8m81 (0) disconnected node: WL[35]
Cell lcol4_1024_3v1024x8m81 (0) disconnected node: WL[37]
Cell lcol4_1024_3v1024x8m81 (0) disconnected node: WL[41]
Cell lcol4_1024_3v1024x8m81 (0) disconnected node: WL[43]
Cell lcol4_1024_3v1024x8m81 (0) disconnected node: WL[45]
Cell lcol4_1024_3v1024x8m81 (0) disconnected node: WL[56]
Cell lcol4_1024_3v1024x8m81 (0) disconnected node: WL[58]
Cell lcol4_1024_3v1024x8m81 (0) disconnected node: WL[60]
Cell lcol4_1024_3v1024x8m81 (0) disconnected node: WL[63]
Cell lcol4_1024_3v1024x8m81 (0) disconnected node: WL[20]
Cell lcol4_1024_3v1024x8m81 (0) disconnected node: WL[18]
Cell lcol4_1024_3v1024x8m81 (0) disconnected node: WL[16]
Cell lcol4_1024_3v1024x8m81 (0) disconnected node: WL[14]
Cell lcol4_1024_3v1024x8m81 (0) disconnected node: WL[13]
Cell lcol4_1024_3v1024x8m81 (0) disconnected node: WL[12]
Cell lcol4_1024_3v1024x8m81 (0) disconnected node: WL[10]
Cell lcol4_1024_3v1024x8m81 (0) disconnected node: WL[8]
Cell lcol4_1024_3v1024x8m81 (0) disconnected node: WL[6]
Cell lcol4_1024_3v1024x8m81 (0) disconnected node: WL[31]
Cell lcol4_1024_3v1024x8m81 (0) disconnected node: pcb[2]
Cell lcol4_1024_3v1024x8m81 (0) disconnected node: pcb[3]
Cell lcol4_1024_3v1024x8m81 (0) disconnected node: pcb[0]
Cell lcol4_1024_3v1024x8m81 (0) disconnected node: pcb[1]
Cell lcol4_1024_3v1024x8m81 (0) disconnected node: col_1024a_3v1024x8m81_0/saout_R_m2_3v1024x8m81_0/vdd_uq4
Subcircuit summary:
Circuit 1: lcol4_1024_3v1024x8m81                                            |Circuit 2: lcol4_1024_3v1024x8m81                                            
-----------------------------------------------------------------------------|-----------------------------------------------------------------------------
pfet_03v3 (1096->808)                                                        |pfet_03v3 (856->808)                                                         
nfet_03v3 (1296->1096)                                                       |nfet_03v3 (1132->1096)                                                       
outbuf_oe_3v1024x8m81 (4)                                                    |outbuf_oe_3v1024x8m81 (4)                                                    
Cell_array8x8_3v1024x8m81 (1)                                                |Cell_array8x8_3v1024x8m81 (1)                                                
dcap_103_novia_3v1024x8m81 (36)                                              |dcap_103_novia_3v1024x8m81 (36)                                              
Number of devices: 1945                                                      |Number of devices: 1945                                                      
Number of nets: 975 **Mismatch**                                             |Number of nets: 971 **Mismatch**                                             
-----------------------------------------------------------------------------------------------------------------------------------------------------------
NET mismatches: Class fragments follow (with fanout counts):
Circuit 1: lcol4_1024_3v1024x8m81                                            |Circuit 2: lcol4_1024_3v1024x8m81                                            

-----------------------------------------------------------------------------------------------------------------------------------------------------------
Net: VDD                                                                     |Net: vdd                                                                     
  pfet_03v3/4 = 516                                                          |  pfet_03v3/4 = 808                                                          
  pfet_03v3/(1|3) = 452                                                      |  pfet_03v3/(1|3) = 660                                                      
  Cell_array8x8_3v1024x8m81/018SRAM_strap1_2x_3v1024x8m81_3[9]/018SRAM_strap |  Cell_array8x8_3v1024x8m81/vdd = 1                                          
  dcap_103_novia_3v1024x8m81/w_n205_0# = 36                                  |  pfet_03v3/2 = 4                                                            
  dcap_103_novia_3v1024x8m81/a_n119_86# = 36                                 |  outbuf_oe_3v1024x8m81/vdd = 4                                              
                                                                             |  dcap_103_novia_3v1024x8m81/bulk = 36                                       
                                                                             |  dcap_103_novia_3v1024x8m81/bottom = 36                                     
                                                                             |                                                                             
Net: col_1024a_3v1024x8m81_0/VDD_uq5                                         |(no matching net)                                                            
  pfet_03v3/(1|3) = 68                                                       |                                                                             
  pfet_03v3/4 = 100                                                          |                                                                             
                                                                             |                                                                             
Net: col_1024a_3v1024x8m81_0/VDD_uq3                                         |(no matching net)                                                            
  pfet_03v3/4 = 60                                                           |                                                                             
  pfet_03v3/(1|3) = 48                                                       |                                                                             
  outbuf_oe_3v1024x8m81/vdd = 4                                              |                                                                             
                                                                             |                                                                             
Net: col_1024a_3v1024x8m81_0/VDD_uq4                                         |(no matching net)                                                            
  pfet_03v3/4 = 56                                                           |                                                                             
  pfet_03v3/(1|3) = 32                                                       |                                                                             
  pfet_03v3/2 = 4                                                            |                                                                             
                                                                             |                                                                             
Net: col_1024a_3v1024x8m81_0/VDD_uq2                                         |(no matching net)                                                            
  pfet_03v3/(1|3) = 60                                                       |                                                                             
  pfet_03v3/4 = 76                                                           |                                                                             
-----------------------------------------------------------------------------------------------------------------------------------------------------------
Netlists do not match.
Port matching may fail to disambiguate symmetries.
  Flattening non-matched subcircuits lcol4_1024_3v1024x8m81 lcol4_1024_3v1024x8m81
Flattening unmatched subcell xdec64_468_3v1024x8m81 in circuit xdec128_3v1024x8m81 (0)(1 instance)
Flattening unmatched subcell xdec8_3v1024x8m81 in circuit xdec128_3v1024x8m81 (0)(4 instances)
Flattening unmatched subcell nmos_5p043105913020111_3v1024x8m81 in circuit xdec128_3v1024x8m81 (0)(2 instances)
Flattening unmatched subcell pmos_5p043105913020101_3v1024x8m81 in circuit xdec128_3v1024x8m81 (0)(2 instances)
Flattening unmatched subcell pmos_1p2_01_R90_3v1024x8m81 in circuit xdec128_3v1024x8m81 (0)(1 instance)
Flattening unmatched subcell pmos_5p043105913020101_3v1024x8m81 in circuit xdec128_3v1024x8m81 (0)(1 instance)
Flattening unmatched subcell nmos_1p2_02_R90_3v1024x8m81 in circuit xdec128_3v1024x8m81 (0)(1 instance)
Flattening unmatched subcell nmos_5p04310591302099_3v1024x8m81 in circuit xdec128_3v1024x8m81 (0)(2 instances)
Flattening unmatched subcell pmoscap_L1_W2_R270_3v1024x8m81 in circuit xdec128_3v1024x8m81 (0)(2 instances)
Flattening unmatched subcell pmos_1p2_02_R90_3v1024x8m81 in circuit xdec128_3v1024x8m81 (0)(2 instances)
Flattening unmatched subcell pmos_5p043105913020100_3v1024x8m81 in circuit xdec128_3v1024x8m81 (0)(2 instances)
Flattening unmatched subcell nmos_1p2_01_R270_3v1024x8m81 in circuit xdec128_3v1024x8m81 (0)(1 instance)
Flattening unmatched subcell nmos_5p043105913020102_3v1024x8m81 in circuit xdec128_3v1024x8m81 (0)(1 instance)
Flattening unmatched subcell xdec32_468_3v1024x8m81 in circuit xdec128_3v1024x8m81 (0)(1 instance)
Flattening unmatched subcell xdec8_3v1024x8m81 in circuit xdec128_3v1024x8m81 (0)(4 instances)
Flattening unmatched subcell xdec64_3v1024x8m81 in circuit xdec128_3v1024x8m81 (0)(1 instance)
Flattening unmatched subcell xdec8_3v1024x8m81 in circuit xdec128_3v1024x8m81 (0)(4 instances)
Flattening unmatched subcell ddec_3v1024x8m81 in circuit xdec128_3v1024x8m81 (1)(1 instance)

Flattening instances of xdec32_3v1024x8m81 in cell xdec128_3v1024x8m81 (0) makes a better match
Flattening instances of xdec32_3v1024x8m81 in cell xdec128_3v1024x8m81 (1) makes a better match
Flattening instances of pmoscap_R270_3v1024x8m81 in cell xdec128_3v1024x8m81 (0) makes a better match
Flattening instances of pmoscap_R270_3v1024x8m81 in cell xdec128_3v1024x8m81 (1) makes a better match
Making another compare attempt.

Class xdec128_3v1024x8m81 (0):  Merged 131 parallel devices.
Class xdec128_3v1024x8m81 (1):  Merged 128 parallel devices.
Subcircuit summary:
Circuit 1: xdec128_3v1024x8m81                                               |Circuit 2: xdec128_3v1024x8m81                                               
-----------------------------------------------------------------------------|-----------------------------------------------------------------------------
xdec_3v1024x8m81 (128)                                                       |xdec_3v1024x8m81 (128)                                                       
nfet_03v3 (5)                                                                |nfet_03v3 (5)                                                                
pfet_03v3 (265->6)                                                           |pfet_03v3 (263->6)                                                           
Number of devices: 139                                                       |Number of devices: 139                                                       
Number of nets: 280                                                          |Number of nets: 280                                                          
-----------------------------------------------------------------------------------------------------------------------------------------------------------
Resolving symmetries by property value.
Resolving symmetries by pin name.
Netlists match uniquely.

Subcircuit pins:
Circuit 1: xdec128_3v1024x8m81                                               |Circuit 2: xdec128_3v1024x8m81                                               
-----------------------------------------------------------------------------|-----------------------------------------------------------------------------
DRWL                                                                         |DRWL                                                                         
DLWL                                                                         |DLWL                                                                         
vss                                                                          |vss                                                                          
vdd                                                                          |vdd                                                                          
men                                                                          |men                                                                          
xb[0]                                                                        |xb[0]                                                                        
xb[1]                                                                        |xb[1]                                                                        
xb[2]                                                                        |xb[2]                                                                        
xb[3]                                                                        |xb[3]                                                                        
xdec64_3v1024x8m81_0/xdec8_3v1024x8m81_3/xc                                  |xc[2] **Mismatch**                                                           
xdec64_468_3v1024x8m81_0/xdec8_3v1024x8m81_3/xc                              |xc[3] **Mismatch**                                                           
xc[0]                                                                        |xc[0]                                                                        
xc[1]                                                                        |xc[1]                                                                        
xa[2]                                                                        |xa[2]                                                                        
xa[1]                                                                        |xa[1]                                                                        
xa[7]                                                                        |xa[7]                                                                        
xa[6]                                                                        |xa[6]                                                                        
xa[5]                                                                        |xa[5]                                                                        
xa[4]                                                                        |xa[4]                                                                        
xa[3]                                                                        |xa[3]                                                                        
xa[0]                                                                        |xa[0]                                                                        
LWL[49]                                                                      |LWL[49]                                                                      
LWL[48]                                                                      |LWL[48]                                                                      
LWL[51]                                                                      |LWL[51]                                                                      
LWL[50]                                                                      |LWL[50]                                                                      
LWL[53]                                                                      |LWL[53]                                                                      
LWL[52]                                                                      |LWL[52]                                                                      
LWL[55]                                                                      |LWL[55]                                                                      
LWL[54]                                                                      |LWL[54]                                                                      
LWL[69]                                                                      |LWL[69]                                                                      
LWL[68]                                                                      |LWL[68]                                                                      
LWL[57]                                                                      |LWL[57]                                                                      
LWL[56]                                                                      |LWL[56]                                                                      
LWL[35]                                                                      |LWL[35]                                                                      
LWL[34]                                                                      |LWL[34]                                                                      
LWL[79]                                                                      |LWL[79]                                                                      
LWL[78]                                                                      |LWL[78]                                                                      
LWL[59]                                                                      |LWL[59]                                                                      
LWL[58]                                                                      |LWL[58]                                                                      
LWL[37]                                                                      |LWL[37]                                                                      
LWL[36]                                                                      |LWL[36]                                                                      
LWL[89]                                                                      |LWL[89]                                                                      
LWL[88]                                                                      |LWL[88]                                                                      
LWL[67]                                                                      |LWL[67]                                                                      
LWL[66]                                                                      |LWL[66]                                                                      
LWL[61]                                                                      |LWL[61]                                                                      
LWL[60]                                                                      |LWL[60]                                                                      
LWL[39]                                                                      |LWL[39]                                                                      
LWL[38]                                                                      |LWL[38]                                                                      
LWL[77]                                                                      |LWL[77]                                                                      
LWL[76]                                                                      |LWL[76]                                                                      
LWL[63]                                                                      |LWL[63]                                                                      
LWL[62]                                                                      |LWL[62]                                                                      
LWL[41]                                                                      |LWL[41]                                                                      
LWL[40]                                                                      |LWL[40]                                                                      
LWL[87]                                                                      |LWL[87]                                                                      
LWL[86]                                                                      |LWL[86]                                                                      
LWL[65]                                                                      |LWL[65]                                                                      
LWL[64]                                                                      |LWL[64]                                                                      
LWL[43]                                                                      |LWL[43]                                                                      
LWL[42]                                                                      |LWL[42]                                                                      
LWL[75]                                                                      |LWL[75]                                                                      
LWL[74]                                                                      |LWL[74]                                                                      
LWL[45]                                                                      |LWL[45]                                                                      
LWL[44]                                                                      |LWL[44]                                                                      
LWL[85]                                                                      |LWL[85]                                                                      
LWL[84]                                                                      |LWL[84]                                                                      
LWL[47]                                                                      |LWL[47]                                                                      
LWL[46]                                                                      |LWL[46]                                                                      
LWL[33]                                                                      |LWL[33]                                                                      
LWL[32]                                                                      |LWL[32]                                                                      
LWL[29]                                                                      |LWL[29]                                                                      
LWL[30]                                                                      |LWL[30]                                                                      
LWL[31]                                                                      |LWL[31]                                                                      
LWL[19]                                                                      |LWL[19]                                                                      
LWL[20]                                                                      |LWL[20]                                                                      
LWL[21]                                                                      |LWL[21]                                                                      
LWL[22]                                                                      |LWL[22]                                                                      
LWL[23]                                                                      |LWL[23]                                                                      
LWL[24]                                                                      |LWL[24]                                                                      
LWL[25]                                                                      |LWL[25]                                                                      
LWL[26]                                                                      |LWL[26]                                                                      
LWL[27]                                                                      |LWL[27]                                                                      
LWL[28]                                                                      |LWL[28]                                                                      
LWL[10]                                                                      |LWL[10]                                                                      
LWL[11]                                                                      |LWL[11]                                                                      
LWL[12]                                                                      |LWL[12]                                                                      
LWL[13]                                                                      |LWL[13]                                                                      
LWL[14]                                                                      |LWL[14]                                                                      
LWL[15]                                                                      |LWL[15]                                                                      
LWL[16]                                                                      |LWL[16]                                                                      
LWL[17]                                                                      |LWL[17]                                                                      
LWL[18]                                                                      |LWL[18]                                                                      
LWL[5]                                                                       |LWL[5]                                                                       
LWL[4]                                                                       |LWL[4]                                                                       
LWL[3]                                                                       |LWL[3]                                                                       
LWL[2]                                                                       |LWL[2]                                                                       
LWL[1]                                                                       |LWL[1]                                                                       
LWL[0]                                                                       |LWL[0]                                                                       
LWL[8]                                                                       |LWL[8]                                                                       
LWL[9]                                                                       |LWL[9]                                                                       
LWL[7]                                                                       |LWL[7]                                                                       
LWL[6]                                                                       |LWL[6]                                                                       
LWL[95]                                                                      |LWL[95]                                                                      
LWL[94]                                                                      |LWL[94]                                                                      
LWL[73]                                                                      |LWL[73]                                                                      
LWL[72]                                                                      |LWL[72]                                                                      
LWL[83]                                                                      |LWL[83]                                                                      
LWL[82]                                                                      |LWL[82]                                                                      
LWL[93]                                                                      |LWL[93]                                                                      
LWL[92]                                                                      |LWL[92]                                                                      
LWL[71]                                                                      |LWL[71]                                                                      
LWL[70]                                                                      |LWL[70]                                                                      
LWL[81]                                                                      |LWL[81]                                                                      
LWL[80]                                                                      |LWL[80]                                                                      
LWL[91]                                                                      |LWL[91]                                                                      
LWL[90]                                                                      |LWL[90]                                                                      
LWL[125]                                                                     |LWL[125]                                                                     
LWL[126]                                                                     |LWL[126]                                                                     
LWL[127]                                                                     |LWL[127]                                                                     
LWL[115]                                                                     |LWL[115]                                                                     
LWL[116]                                                                     |LWL[116]                                                                     
LWL[117]                                                                     |LWL[117]                                                                     
LWL[118]                                                                     |LWL[118]                                                                     
LWL[119]                                                                     |LWL[119]                                                                     
LWL[120]                                                                     |LWL[120]                                                                     
LWL[121]                                                                     |LWL[121]                                                                     
LWL[122]                                                                     |LWL[122]                                                                     
LWL[123]                                                                     |LWL[123]                                                                     
LWL[124]                                                                     |LWL[124]                                                                     
LWL[106]                                                                     |LWL[106]                                                                     
LWL[107]                                                                     |LWL[107]                                                                     
LWL[108]                                                                     |LWL[108]                                                                     
LWL[109]                                                                     |LWL[109]                                                                     
LWL[110]                                                                     |LWL[110]                                                                     
LWL[111]                                                                     |LWL[111]                                                                     
LWL[112]                                                                     |LWL[112]                                                                     
LWL[113]                                                                     |LWL[113]                                                                     
LWL[114]                                                                     |LWL[114]                                                                     
LWL[101]                                                                     |LWL[101]                                                                     
LWL[100]                                                                     |LWL[100]                                                                     
LWL[99]                                                                      |LWL[99]                                                                      
LWL[98]                                                                      |LWL[98]                                                                      
LWL[97]                                                                      |LWL[97]                                                                      
LWL[96]                                                                      |LWL[96]                                                                      
LWL[104]                                                                     |LWL[104]                                                                     
LWL[105]                                                                     |LWL[105]                                                                     
LWL[103]                                                                     |LWL[103]                                                                     
LWL[102]                                                                     |LWL[102]                                                                     
RWL[59]                                                                      |RWL[59]                                                                      
RWL[58]                                                                      |RWL[58]                                                                      
RWL[61]                                                                      |RWL[61]                                                                      
RWL[60]                                                                      |RWL[60]                                                                      
RWL[39]                                                                      |RWL[39]                                                                      
RWL[38]                                                                      |RWL[38]                                                                      
RWL[69]                                                                      |RWL[69]                                                                      
RWL[68]                                                                      |RWL[68]                                                                      
RWL[63]                                                                      |RWL[63]                                                                      
RWL[62]                                                                      |RWL[62]                                                                      
RWL[41]                                                                      |RWL[41]                                                                      
RWL[40]                                                                      |RWL[40]                                                                      
RWL[79]                                                                      |RWL[79]                                                                      
RWL[78]                                                                      |RWL[78]                                                                      
RWL[43]                                                                      |RWL[43]                                                                      
RWL[42]                                                                      |RWL[42]                                                                      
RWL[89]                                                                      |RWL[89]                                                                      
RWL[88]                                                                      |RWL[88]                                                                      
RWL[67]                                                                      |RWL[67]                                                                      
RWL[66]                                                                      |RWL[66]                                                                      
RWL[45]                                                                      |RWL[45]                                                                      
RWL[44]                                                                      |RWL[44]                                                                      
RWL[77]                                                                      |RWL[77]                                                                      
RWL[76]                                                                      |RWL[76]                                                                      
RWL[47]                                                                      |RWL[47]                                                                      
RWL[46]                                                                      |RWL[46]                                                                      
RWL[87]                                                                      |RWL[87]                                                                      
RWL[86]                                                                      |RWL[86]                                                                      
RWL[65]                                                                      |RWL[65]                                                                      
RWL[64]                                                                      |RWL[64]                                                                      
RWL[49]                                                                      |RWL[49]                                                                      
RWL[48]                                                                      |RWL[48]                                                                      
RWL[75]                                                                      |RWL[75]                                                                      
RWL[74]                                                                      |RWL[74]                                                                      
RWL[51]                                                                      |RWL[51]                                                                      
RWL[50]                                                                      |RWL[50]                                                                      
RWL[85]                                                                      |RWL[85]                                                                      
RWL[84]                                                                      |RWL[84]                                                                      
RWL[53]                                                                      |RWL[53]                                                                      
RWL[52]                                                                      |RWL[52]                                                                      
RWL[33]                                                                      |RWL[33]                                                                      
RWL[32]                                                                      |RWL[32]                                                                      
RWL[73]                                                                      |RWL[73]                                                                      
RWL[72]                                                                      |RWL[72]                                                                      
RWL[55]                                                                      |RWL[55]                                                                      
RWL[54]                                                                      |RWL[54]                                                                      
RWL[95]                                                                      |RWL[95]                                                                      
RWL[94]                                                                      |RWL[94]                                                                      
RWL[29]                                                                      |RWL[29]                                                                      
RWL[6]                                                                       |RWL[6]                                                                       
RWL[0]                                                                       |RWL[0]                                                                       
RWL[19]                                                                      |RWL[19]                                                                      
RWL[3]                                                                       |RWL[3]                                                                       
RWL[28]                                                                      |RWL[28]                                                                      
RWL[25]                                                                      |RWL[25]                                                                      
RWL[2]                                                                       |RWL[2]                                                                       
RWL[21]                                                                      |RWL[21]                                                                      
RWL[24]                                                                      |RWL[24]                                                                      
RWL[20]                                                                      |RWL[20]                                                                      
RWL[31]                                                                      |RWL[31]                                                                      
RWL[30]                                                                      |RWL[30]                                                                      
RWL[27]                                                                      |RWL[27]                                                                      
RWL[26]                                                                      |RWL[26]                                                                      
RWL[23]                                                                      |RWL[23]                                                                      
RWL[22]                                                                      |RWL[22]                                                                      
RWL[4]                                                                       |RWL[4]                                                                       
RWL[1]                                                                       |RWL[1]                                                                       
RWL[5]                                                                       |RWL[5]                                                                       
RWL[7]                                                                       |RWL[7]                                                                       
RWL[8]                                                                       |RWL[8]                                                                       
RWL[9]                                                                       |RWL[9]                                                                       
RWL[10]                                                                      |RWL[10]                                                                      
RWL[11]                                                                      |RWL[11]                                                                      
RWL[18]                                                                      |RWL[18]                                                                      
RWL[13]                                                                      |RWL[13]                                                                      
RWL[12]                                                                      |RWL[12]                                                                      
RWL[83]                                                                      |RWL[83]                                                                      
RWL[82]                                                                      |RWL[82]                                                                      
RWL[57]                                                                      |RWL[57]                                                                      
RWL[56]                                                                      |RWL[56]                                                                      
RWL[35]                                                                      |RWL[35]                                                                      
RWL[34]                                                                      |RWL[34]                                                                      
RWL[15]                                                                      |RWL[15]                                                                      
RWL[14]                                                                      |RWL[14]                                                                      
RWL[71]                                                                      |RWL[71]                                                                      
RWL[70]                                                                      |RWL[70]                                                                      
RWL[37]                                                                      |RWL[37]                                                                      
RWL[36]                                                                      |RWL[36]                                                                      
RWL[93]                                                                      |RWL[93]                                                                      
RWL[92]                                                                      |RWL[92]                                                                      
RWL[17]                                                                      |RWL[17]                                                                      
RWL[16]                                                                      |RWL[16]                                                                      
RWL[81]                                                                      |RWL[81]                                                                      
RWL[80]                                                                      |RWL[80]                                                                      
RWL[91]                                                                      |RWL[91]                                                                      
RWL[90]                                                                      |RWL[90]                                                                      
RWL[125]                                                                     |RWL[125]                                                                     
RWL[102]                                                                     |RWL[102]                                                                     
RWL[112]                                                                     |RWL[112]                                                                     
RWL[115]                                                                     |RWL[115]                                                                     
RWL[99]                                                                      |RWL[99]                                                                      
RWL[108]                                                                     |RWL[108]                                                                     
RWL[124]                                                                     |RWL[124]                                                                     
RWL[121]                                                                     |RWL[121]                                                                     
RWL[98]                                                                      |RWL[98]                                                                      
RWL[117]                                                                     |RWL[117]                                                                     
RWL[120]                                                                     |RWL[120]                                                                     
RWL[116]                                                                     |RWL[116]                                                                     
RWL[119]                                                                     |RWL[119]                                                                     
RWL[127]                                                                     |RWL[127]                                                                     
RWL[126]                                                                     |RWL[126]                                                                     
RWL[123]                                                                     |RWL[123]                                                                     
RWL[122]                                                                     |RWL[122]                                                                     
RWL[118]                                                                     |RWL[118]                                                                     
RWL[100]                                                                     |RWL[100]                                                                     
RWL[96]                                                                      |RWL[96]                                                                      
RWL[97]                                                                      |RWL[97]                                                                      
RWL[101]                                                                     |RWL[101]                                                                     
RWL[103]                                                                     |RWL[103]                                                                     
RWL[104]                                                                     |RWL[104]                                                                     
RWL[105]                                                                     |RWL[105]                                                                     
RWL[106]                                                                     |RWL[106]                                                                     
RWL[107]                                                                     |RWL[107]                                                                     
RWL[109]                                                                     |RWL[109]                                                                     
RWL[110]                                                                     |RWL[110]                                                                     
RWL[111]                                                                     |RWL[111]                                                                     
RWL[113]                                                                     |RWL[113]                                                                     
RWL[114]                                                                     |RWL[114]                                                                     
-----------------------------------------------------------------------------------------------------------------------------------------------------------
Cell pin lists for xdec128_3v1024x8m81 and xdec128_3v1024x8m81 altered to match.
Device classes xdec128_3v1024x8m81 and xdec128_3v1024x8m81 are equivalent.
Flattening unmatched subcell control_3v1024x8_3v1024x8m81 in circuit gf180mcu_ocd_ip_sram__sram1024x8m8wm1 (0)(1 instance)
Flattening unmatched subcell control_3v1024x8m81 in circuit gf180mcu_ocd_ip_sram__sram1024x8m8wm1 (1)(1 instance)

Subcircuit summary:
Circuit 1: gf180mcu_ocd_ip_sram__sram1024x8m8wm1                             |Circuit 2: gf180mcu_ocd_ip_sram__sram1024x8m8wm1                             
-----------------------------------------------------------------------------|-----------------------------------------------------------------------------
pfet_03v3 (10917->10225)                                                     |pfet_03v3 (10321->10225)                                                     
nfet_03v3 (19745->19246)                                                     |nfet_03v3 (19318->19246)                                                     
outbuf_oe_3v1024x8m81 (8)                                                    |outbuf_oe_3v1024x8m81 (8)                                                    
dcap_103_novia_3v1024x8m81 (72)                                              |dcap_103_novia_3v1024x8m81 (72)                                              
Cell_array8x8_3v1024x8m81 (1)                                                |Cell_array8x8_3v1024x8m81 (1)                                                
xpredec1_xa_3v1024x8m81 (8)                                                  |xpredec1_xa_3v1024x8m81 (8)                                                  
alatch_3v1024x8m81 (10)                                                      |alatch_3v1024x8m81 (10)                                                      
wen_v2_3v1024x8m81 (1)                                                       |wen_v2_3v1024x8m81 (1)                                                       
xdec128_3v1024x8m81 (1)                                                      |xdec128_3v1024x8m81 (1)                                                      
Number of devices: 29572                                                     |Number of devices: 29572                                                     
Number of nets: 10556                                                        |Number of nets: 10556                                                        
-----------------------------------------------------------------------------------------------------------------------------------------------------------
Resolving symmetries by property value.
Resolving symmetries by pin name.
Resolving symmetries by net name.
Netlists match with 108 symmetries.

Subcircuit pins:
Circuit 1: gf180mcu_ocd_ip_sram__sram1024x8m8wm1                             |Circuit 2: gf180mcu_ocd_ip_sram__sram1024x8m8wm1                             
-----------------------------------------------------------------------------|-----------------------------------------------------------------------------
CLK                                                                          |CLK                                                                          
Q[0]                                                                         |Q[0]                                                                         
Q[3]                                                                         |Q[3]                                                                         
Q[2]                                                                         |Q[2]                                                                         
Q[1]                                                                         |Q[1]                                                                         
Q[7]                                                                         |Q[7]                                                                         
Q[6]                                                                         |Q[6]                                                                         
Q[5]                                                                         |Q[5]                                                                         
Q[4]                                                                         |Q[4]                                                                         
A[9]                                                                         |A[9]                                                                         
A[7]                                                                         |A[7]                                                                         
A[8]                                                                         |A[8]                                                                         
A[6]                                                                         |A[6]                                                                         
A[5]                                                                         |A[5]                                                                         
A[4]                                                                         |A[4]                                                                         
A[3]                                                                         |A[3]                                                                         
A[2]                                                                         |A[2]                                                                         
A[1]                                                                         |A[1]                                                                         
A[0]                                                                         |A[0]                                                                         
GWEN                                                                         |GWEN                                                                         
D[0]                                                                         |D[0]                                                                         
D[2]                                                                         |D[2]                                                                         
D[3]                                                                         |D[3]                                                                         
D[1]                                                                         |D[1]                                                                         
D[7]                                                                         |D[7]                                                                         
D[6]                                                                         |D[6]                                                                         
D[5]                                                                         |D[5]                                                                         
D[4]                                                                         |D[4]                                                                         
WEN[3]                                                                       |WEN[3]                                                                       
WEN[2]                                                                       |WEN[2]                                                                       
WEN[1]                                                                       |WEN[1]                                                                       
WEN[0]                                                                       |WEN[0]                                                                       
WEN[6]                                                                       |WEN[6]                                                                       
WEN[5]                                                                       |WEN[5]                                                                       
WEN[4]                                                                       |WEN[4]                                                                       
WEN[7]                                                                       |WEN[7]                                                                       
CEN                                                                          |CEN                                                                          
VSS                                                                          |VSS                                                                          
VDD                                                                          |VDD                                                                          
-----------------------------------------------------------------------------------------------------------------------------------------------------------
Cell pin lists are equivalent.
Device classes gf180mcu_ocd_ip_sram__sram1024x8m8wm1 and gf180mcu_ocd_ip_sram__sram1024x8m8wm1 are equivalent.

Final result: Circuits match uniquely.
.
