#-----------------------------------------------------------
# Vivado v2017.2 (64-bit)
# SW Build 1909853 on Thu Jun 15 18:39:09 MDT 2017
# IP Build 1909766 on Thu Jun 15 19:58:00 MDT 2017
# Start of session at: Thu Jan 14 16:28:19 2021
# Process ID: 10208
# Current directory: C:/Users/gorka/Documents/Repostiorios/Serial-Basys3/RX_Serial
# Command line: vivado.exe -gui_launcher_event rodinguilauncherevent5300 C:\Users\gorka\Documents\Repostiorios\Serial-Basys3\RX_Serial\RX_Serial.xpr
# Log file: C:/Users/gorka/Documents/Repostiorios/Serial-Basys3/RX_Serial/vivado.log
# Journal file: C:/Users/gorka/Documents/Repostiorios/Serial-Basys3/RX_Serial\vivado.jou
#-----------------------------------------------------------
start_gui
open_project C:/Users/gorka/Documents/Repostiorios/Serial-Basys3/RX_Serial/RX_Serial.xpr
INFO: [Project 1-313] Project file moved from 'C:/Users/iarambururo/OneDrive - Mondragon Unibertsitatea/.cosas de clase/2020-2021/2.curso/Sistemas programables/Vivado/Serial-Basys3-main/RX_Serial (FUNCIONA)' since last save.
Scanning sources...
Finished scanning sources
WARNING: [filemgmt 56-2] IPUserFilesDir: Could not find the directory 'C:/Users/gorka/Documents/Repostiorios/Serial-Basys3/RX_Serial/RX_Serial.ip_user_files', nor could it be found using path 'C:/Users/iarambururo/OneDrive - Mondragon Unibertsitatea/.cosas de clase/2020-2021/2.curso/Sistemas programables/Vivado/Serial-Basys3-main/RX_Serial (FUNCIONA)/RX_Serial.ip_user_files'.
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1704] No user IP repositories specified
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository 'C:/Xilinx/Vivado/2017.2/data/ip'.
open_project: Time (s): cpu = 00:00:12 ; elapsed = 00:00:05 . Memory (MB): peak = 822.078 ; gain = 85.797
update_compile_order -fileset sources_1
synth_design -rtl -name rtl_1
Command: synth_design -rtl -name rtl_1
Starting synth_design
Using part: xc7a35tcpg236-1
Top: top
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:00:04 ; elapsed = 00:00:03 . Memory (MB): peak = 898.645 ; gain = 41.043
---------------------------------------------------------------------------------
INFO: [Synth 8-638] synthesizing module 'top' [C:/Users/gorka/Documents/Repostiorios/Serial-Basys3/RX_Serial/RX_Serial.srcs/sources_1/new/top.vhd:47]
INFO: [Synth 8-3491] module 'FrekuentziaZatitzailea' declared at 'C:/Users/gorka/Documents/Repostiorios/Serial-Basys3/RX_Serial/RX_Serial.srcs/sources_1/new/FrekuentziaZatitzailea.vhd:15' bound to instance 'U1' of component 'FrekuentziaZatitzailea' [C:/Users/gorka/Documents/Repostiorios/Serial-Basys3/RX_Serial/RX_Serial.srcs/sources_1/new/top.vhd:86]
INFO: [Synth 8-638] synthesizing module 'FrekuentziaZatitzailea' [C:/Users/gorka/Documents/Repostiorios/Serial-Basys3/RX_Serial/RX_Serial.srcs/sources_1/new/FrekuentziaZatitzailea.vhd:20]
INFO: [Synth 8-256] done synthesizing module 'FrekuentziaZatitzailea' (1#1) [C:/Users/gorka/Documents/Repostiorios/Serial-Basys3/RX_Serial/RX_Serial.srcs/sources_1/new/FrekuentziaZatitzailea.vhd:20]
INFO: [Synth 8-3491] module 'kcuart_rx' declared at 'C:/Users/gorka/Documents/Repostiorios/Serial-Basys3/RX_Serial/RX_Serial.srcs/sources_1/imports/FITXATEGIAK/kcuart_rx.vhd:12' bound to instance 'U2' of component 'kcuart_rx' [C:/Users/gorka/Documents/Repostiorios/Serial-Basys3/RX_Serial/RX_Serial.srcs/sources_1/new/top.vhd:90]
INFO: [Synth 8-638] synthesizing module 'kcuart_rx' [C:/Users/gorka/Documents/Repostiorios/Serial-Basys3/RX_Serial/RX_Serial.srcs/sources_1/imports/FITXATEGIAK/kcuart_rx.vhd:23]
	Parameter INIT bound to: 1'b0 
INFO: [Synth 8-113] binding component instance 'sync_reg' to cell 'FD' [C:/Users/gorka/Documents/Repostiorios/Serial-Basys3/RX_Serial/RX_Serial.srcs/sources_1/imports/FITXATEGIAK/kcuart_rx.vhd:67]
	Parameter INIT bound to: 1'b0 
INFO: [Synth 8-113] binding component instance 'stop_reg' to cell 'FD' [C:/Users/gorka/Documents/Repostiorios/Serial-Basys3/RX_Serial/RX_Serial.srcs/sources_1/imports/FITXATEGIAK/kcuart_rx.vhd:72]
	Parameter INIT bound to: 16'b0000000000000000 
	Parameter IS_CLK_INVERTED bound to: 1'b0 
INFO: [Synth 8-113] binding component instance 'delay15_srl' to cell 'SRL16E' [C:/Users/gorka/Documents/Repostiorios/Serial-Basys3/RX_Serial/RX_Serial.srcs/sources_1/imports/FITXATEGIAK/kcuart_rx.vhd:91]
	Parameter INIT bound to: 1'b0 
INFO: [Synth 8-113] binding component instance 'data_reg' to cell 'FDE' [C:/Users/gorka/Documents/Repostiorios/Serial-Basys3/RX_Serial/RX_Serial.srcs/sources_1/imports/FITXATEGIAK/kcuart_rx.vhd:128]
	Parameter INIT bound to: 16'b0000000000000000 
	Parameter IS_CLK_INVERTED bound to: 1'b0 
INFO: [Synth 8-113] binding component instance 'delay15_srl' to cell 'SRL16E' [C:/Users/gorka/Documents/Repostiorios/Serial-Basys3/RX_Serial/RX_Serial.srcs/sources_1/imports/FITXATEGIAK/kcuart_rx.vhd:91]
	Parameter INIT bound to: 1'b0 
INFO: [Synth 8-113] binding component instance 'data_reg' to cell 'FDE' [C:/Users/gorka/Documents/Repostiorios/Serial-Basys3/RX_Serial/RX_Serial.srcs/sources_1/imports/FITXATEGIAK/kcuart_rx.vhd:128]
	Parameter INIT bound to: 16'b0000000000000000 
	Parameter IS_CLK_INVERTED bound to: 1'b0 
INFO: [Synth 8-113] binding component instance 'delay15_srl' to cell 'SRL16E' [C:/Users/gorka/Documents/Repostiorios/Serial-Basys3/RX_Serial/RX_Serial.srcs/sources_1/imports/FITXATEGIAK/kcuart_rx.vhd:91]
	Parameter INIT bound to: 1'b0 
INFO: [Synth 8-113] binding component instance 'data_reg' to cell 'FDE' [C:/Users/gorka/Documents/Repostiorios/Serial-Basys3/RX_Serial/RX_Serial.srcs/sources_1/imports/FITXATEGIAK/kcuart_rx.vhd:128]
	Parameter INIT bound to: 16'b0000000000000000 
	Parameter IS_CLK_INVERTED bound to: 1'b0 
INFO: [Synth 8-113] binding component instance 'delay15_srl' to cell 'SRL16E' [C:/Users/gorka/Documents/Repostiorios/Serial-Basys3/RX_Serial/RX_Serial.srcs/sources_1/imports/FITXATEGIAK/kcuart_rx.vhd:91]
	Parameter INIT bound to: 1'b0 
INFO: [Synth 8-113] binding component instance 'data_reg' to cell 'FDE' [C:/Users/gorka/Documents/Repostiorios/Serial-Basys3/RX_Serial/RX_Serial.srcs/sources_1/imports/FITXATEGIAK/kcuart_rx.vhd:128]
	Parameter INIT bound to: 16'b0000000000000000 
	Parameter IS_CLK_INVERTED bound to: 1'b0 
INFO: [Synth 8-113] binding component instance 'delay15_srl' to cell 'SRL16E' [C:/Users/gorka/Documents/Repostiorios/Serial-Basys3/RX_Serial/RX_Serial.srcs/sources_1/imports/FITXATEGIAK/kcuart_rx.vhd:91]
	Parameter INIT bound to: 1'b0 
INFO: [Synth 8-113] binding component instance 'data_reg' to cell 'FDE' [C:/Users/gorka/Documents/Repostiorios/Serial-Basys3/RX_Serial/RX_Serial.srcs/sources_1/imports/FITXATEGIAK/kcuart_rx.vhd:128]
	Parameter INIT bound to: 16'b0000000000000000 
	Parameter IS_CLK_INVERTED bound to: 1'b0 
INFO: [Synth 8-113] binding component instance 'delay15_srl' to cell 'SRL16E' [C:/Users/gorka/Documents/Repostiorios/Serial-Basys3/RX_Serial/RX_Serial.srcs/sources_1/imports/FITXATEGIAK/kcuart_rx.vhd:91]
	Parameter INIT bound to: 1'b0 
INFO: [Synth 8-113] binding component instance 'data_reg' to cell 'FDE' [C:/Users/gorka/Documents/Repostiorios/Serial-Basys3/RX_Serial/RX_Serial.srcs/sources_1/imports/FITXATEGIAK/kcuart_rx.vhd:128]
	Parameter INIT bound to: 16'b0000000000000000 
	Parameter IS_CLK_INVERTED bound to: 1'b0 
INFO: [Synth 8-113] binding component instance 'delay15_srl' to cell 'SRL16E' [C:/Users/gorka/Documents/Repostiorios/Serial-Basys3/RX_Serial/RX_Serial.srcs/sources_1/imports/FITXATEGIAK/kcuart_rx.vhd:91]
	Parameter INIT bound to: 1'b0 
INFO: [Synth 8-113] binding component instance 'data_reg' to cell 'FDE' [C:/Users/gorka/Documents/Repostiorios/Serial-Basys3/RX_Serial/RX_Serial.srcs/sources_1/imports/FITXATEGIAK/kcuart_rx.vhd:128]
	Parameter INIT bound to: 16'b0000000000000000 
	Parameter IS_CLK_INVERTED bound to: 1'b0 
INFO: [Synth 8-113] binding component instance 'delay15_srl' to cell 'SRL16E' [C:/Users/gorka/Documents/Repostiorios/Serial-Basys3/RX_Serial/RX_Serial.srcs/sources_1/imports/FITXATEGIAK/kcuart_rx.vhd:113]
	Parameter INIT bound to: 1'b0 
INFO: [Synth 8-113] binding component instance 'data_reg' to cell 'FDE' [C:/Users/gorka/Documents/Repostiorios/Serial-Basys3/RX_Serial/RX_Serial.srcs/sources_1/imports/FITXATEGIAK/kcuart_rx.vhd:128]
	Parameter INIT bound to: 16'b0000000000000000 
	Parameter IS_CLK_INVERTED bound to: 1'b0 
INFO: [Synth 8-113] binding component instance 'start_srl' to cell 'SRL16E' [C:/Users/gorka/Documents/Repostiorios/Serial-Basys3/RX_Serial/RX_Serial.srcs/sources_1/imports/FITXATEGIAK/kcuart_rx.vhd:142]
	Parameter INIT bound to: 1'b0 
INFO: [Synth 8-113] binding component instance 'start_reg' to cell 'FDE' [C:/Users/gorka/Documents/Repostiorios/Serial-Basys3/RX_Serial/RX_Serial.srcs/sources_1/imports/FITXATEGIAK/kcuart_rx.vhd:155]
	Parameter INIT bound to: 16'b0000000000000000 
	Parameter IS_CLK_INVERTED bound to: 1'b0 
INFO: [Synth 8-113] binding component instance 'edge_srl' to cell 'SRL16E' [C:/Users/gorka/Documents/Repostiorios/Serial-Basys3/RX_Serial/RX_Serial.srcs/sources_1/imports/FITXATEGIAK/kcuart_rx.vhd:165]
	Parameter INIT bound to: 1'b0 
INFO: [Synth 8-113] binding component instance 'edge_reg' to cell 'FDE' [C:/Users/gorka/Documents/Repostiorios/Serial-Basys3/RX_Serial/RX_Serial.srcs/sources_1/imports/FITXATEGIAK/kcuart_rx.vhd:178]
	Parameter INIT bound to: 16'b0000000001000000 
INFO: [Synth 8-113] binding component instance 'valid_lut' to cell 'LUT4' [C:/Users/gorka/Documents/Repostiorios/Serial-Basys3/RX_Serial/RX_Serial.srcs/sources_1/imports/FITXATEGIAK/kcuart_rx.vhd:186]
	Parameter INIT bound to: 1'b0 
INFO: [Synth 8-113] binding component instance 'valid_reg' to cell 'FDE' [C:/Users/gorka/Documents/Repostiorios/Serial-Basys3/RX_Serial/RX_Serial.srcs/sources_1/imports/FITXATEGIAK/kcuart_rx.vhd:196]
	Parameter INIT bound to: 8'b01010100 
INFO: [Synth 8-113] binding component instance 'purge_lut' to cell 'LUT3' [C:/Users/gorka/Documents/Repostiorios/Serial-Basys3/RX_Serial/RX_Serial.srcs/sources_1/imports/FITXATEGIAK/kcuart_rx.vhd:204]
	Parameter INIT bound to: 1'b0 
INFO: [Synth 8-113] binding component instance 'purge_reg' to cell 'FDE' [C:/Users/gorka/Documents/Repostiorios/Serial-Basys3/RX_Serial/RX_Serial.srcs/sources_1/imports/FITXATEGIAK/kcuart_rx.vhd:213]
	Parameter INIT bound to: 16'b0000000000000000 
	Parameter IS_CLK_INVERTED bound to: 1'b0 
INFO: [Synth 8-113] binding component instance 'delay15_srl' to cell 'SRL16E' [C:/Users/gorka/Documents/Repostiorios/Serial-Basys3/RX_Serial/RX_Serial.srcs/sources_1/imports/FITXATEGIAK/kcuart_rx.vhd:234]
	Parameter INIT bound to: 1'b0 
INFO: [Synth 8-113] binding component instance 'data_reg' to cell 'FDE' [C:/Users/gorka/Documents/Repostiorios/Serial-Basys3/RX_Serial/RX_Serial.srcs/sources_1/imports/FITXATEGIAK/kcuart_rx.vhd:271]
	Parameter INIT bound to: 16'b0000000000000000 
	Parameter IS_CLK_INVERTED bound to: 1'b0 
INFO: [Synth 8-113] binding component instance 'delay16_srl' to cell 'SRL16E' [C:/Users/gorka/Documents/Repostiorios/Serial-Basys3/RX_Serial/RX_Serial.srcs/sources_1/imports/FITXATEGIAK/kcuart_rx.vhd:256]
	Parameter INIT bound to: 1'b0 
INFO: [Synth 8-113] binding component instance 'data_reg' to cell 'FDE' [C:/Users/gorka/Documents/Repostiorios/Serial-Basys3/RX_Serial/RX_Serial.srcs/sources_1/imports/FITXATEGIAK/kcuart_rx.vhd:271]
	Parameter INIT bound to: 16'b0000000000000000 
	Parameter IS_CLK_INVERTED bound to: 1'b0 
INFO: [Synth 8-113] binding component instance 'delay16_srl' to cell 'SRL16E' [C:/Users/gorka/Documents/Repostiorios/Serial-Basys3/RX_Serial/RX_Serial.srcs/sources_1/imports/FITXATEGIAK/kcuart_rx.vhd:256]
	Parameter INIT bound to: 1'b0 
INFO: [Synth 8-113] binding component instance 'data_reg' to cell 'FDE' [C:/Users/gorka/Documents/Repostiorios/Serial-Basys3/RX_Serial/RX_Serial.srcs/sources_1/imports/FITXATEGIAK/kcuart_rx.vhd:271]
	Parameter INIT bound to: 16'b0000000000000000 
	Parameter IS_CLK_INVERTED bound to: 1'b0 
INFO: [Synth 8-113] binding component instance 'delay16_srl' to cell 'SRL16E' [C:/Users/gorka/Documents/Repostiorios/Serial-Basys3/RX_Serial/RX_Serial.srcs/sources_1/imports/FITXATEGIAK/kcuart_rx.vhd:256]
	Parameter INIT bound to: 1'b0 
INFO: [Synth 8-113] binding component instance 'data_reg' to cell 'FDE' [C:/Users/gorka/Documents/Repostiorios/Serial-Basys3/RX_Serial/RX_Serial.srcs/sources_1/imports/FITXATEGIAK/kcuart_rx.vhd:271]
	Parameter INIT bound to: 16'b0000000000000000 
	Parameter IS_CLK_INVERTED bound to: 1'b0 
INFO: [Synth 8-113] binding component instance 'delay16_srl' to cell 'SRL16E' [C:/Users/gorka/Documents/Repostiorios/Serial-Basys3/RX_Serial/RX_Serial.srcs/sources_1/imports/FITXATEGIAK/kcuart_rx.vhd:256]
	Parameter INIT bound to: 1'b0 
INFO: [Synth 8-113] binding component instance 'data_reg' to cell 'FDE' [C:/Users/gorka/Documents/Repostiorios/Serial-Basys3/RX_Serial/RX_Serial.srcs/sources_1/imports/FITXATEGIAK/kcuart_rx.vhd:271]
	Parameter INIT bound to: 16'b0000000000000000 
	Parameter IS_CLK_INVERTED bound to: 1'b0 
INFO: [Synth 8-113] binding component instance 'delay16_srl' to cell 'SRL16E' [C:/Users/gorka/Documents/Repostiorios/Serial-Basys3/RX_Serial/RX_Serial.srcs/sources_1/imports/FITXATEGIAK/kcuart_rx.vhd:256]
	Parameter INIT bound to: 1'b0 
INFO: [Synth 8-113] binding component instance 'data_reg' to cell 'FDE' [C:/Users/gorka/Documents/Repostiorios/Serial-Basys3/RX_Serial/RX_Serial.srcs/sources_1/imports/FITXATEGIAK/kcuart_rx.vhd:271]
	Parameter INIT bound to: 16'b0000000000000000 
	Parameter IS_CLK_INVERTED bound to: 1'b0 
INFO: [Synth 8-113] binding component instance 'delay16_srl' to cell 'SRL16E' [C:/Users/gorka/Documents/Repostiorios/Serial-Basys3/RX_Serial/RX_Serial.srcs/sources_1/imports/FITXATEGIAK/kcuart_rx.vhd:256]
	Parameter INIT bound to: 1'b0 
INFO: [Synth 8-113] binding component instance 'data_reg' to cell 'FDE' [C:/Users/gorka/Documents/Repostiorios/Serial-Basys3/RX_Serial/RX_Serial.srcs/sources_1/imports/FITXATEGIAK/kcuart_rx.vhd:271]
	Parameter INIT bound to: 16'b0000000000000000 
	Parameter IS_CLK_INVERTED bound to: 1'b0 
INFO: [Synth 8-113] binding component instance 'delay16_srl' to cell 'SRL16E' [C:/Users/gorka/Documents/Repostiorios/Serial-Basys3/RX_Serial/RX_Serial.srcs/sources_1/imports/FITXATEGIAK/kcuart_rx.vhd:256]
	Parameter INIT bound to: 1'b0 
INFO: [Synth 8-113] binding component instance 'data_reg' to cell 'FDE' [C:/Users/gorka/Documents/Repostiorios/Serial-Basys3/RX_Serial/RX_Serial.srcs/sources_1/imports/FITXATEGIAK/kcuart_rx.vhd:271]
	Parameter INIT bound to: 16'b0000000000000000 
	Parameter IS_CLK_INVERTED bound to: 1'b0 
INFO: [Synth 8-113] binding component instance 'delay16_srl' to cell 'SRL16E' [C:/Users/gorka/Documents/Repostiorios/Serial-Basys3/RX_Serial/RX_Serial.srcs/sources_1/imports/FITXATEGIAK/kcuart_rx.vhd:256]
	Parameter INIT bound to: 1'b0 
INFO: [Synth 8-113] binding component instance 'data_reg' to cell 'FDE' [C:/Users/gorka/Documents/Repostiorios/Serial-Basys3/RX_Serial/RX_Serial.srcs/sources_1/imports/FITXATEGIAK/kcuart_rx.vhd:271]
	Parameter INIT bound to: 4'b1000 
INFO: [Synth 8-113] binding component instance 'strobe_lut' to cell 'LUT2' [C:/Users/gorka/Documents/Repostiorios/Serial-Basys3/RX_Serial/RX_Serial.srcs/sources_1/imports/FITXATEGIAK/kcuart_rx.vhd:281]
	Parameter INIT bound to: 1'b0 
INFO: [Synth 8-113] binding component instance 'strobe_reg' to cell 'FD' [C:/Users/gorka/Documents/Repostiorios/Serial-Basys3/RX_Serial/RX_Serial.srcs/sources_1/imports/FITXATEGIAK/kcuart_rx.vhd:289]
WARNING: [Synth 8-2887] Directive 'init' on 'valid_lut' is unsupported and ignored
WARNING: [Synth 8-2887] Directive 'init' on 'purge_lut' is unsupported and ignored
WARNING: [Synth 8-2887] Directive 'init' on 'strobe_lut' is unsupported and ignored
INFO: [Synth 8-256] done synthesizing module 'kcuart_rx' (2#1) [C:/Users/gorka/Documents/Repostiorios/Serial-Basys3/RX_Serial/RX_Serial.srcs/sources_1/imports/FITXATEGIAK/kcuart_rx.vhd:23]
INFO: [Synth 8-3491] module 'display7' declared at 'C:/Users/gorka/Documents/Repostiorios/Serial-Basys3/RX_Serial/RX_Serial.srcs/sources_1/new/display7.vhd:34' bound to instance 'U3' of component 'display7' [C:/Users/gorka/Documents/Repostiorios/Serial-Basys3/RX_Serial/RX_Serial.srcs/sources_1/new/top.vhd:97]
INFO: [Synth 8-638] synthesizing module 'display7' [C:/Users/gorka/Documents/Repostiorios/Serial-Basys3/RX_Serial/RX_Serial.srcs/sources_1/new/display7.vhd:41]
INFO: [Synth 8-256] done synthesizing module 'display7' (3#1) [C:/Users/gorka/Documents/Repostiorios/Serial-Basys3/RX_Serial/RX_Serial.srcs/sources_1/new/display7.vhd:41]
INFO: [Synth 8-3491] module 'EM' declared at 'C:/Users/gorka/Documents/Repostiorios/Serial-Basys3/RX_Serial/RX_Serial.srcs/sources_1/new/EM.vhd:35' bound to instance 'U4' of component 'EM' [C:/Users/gorka/Documents/Repostiorios/Serial-Basys3/RX_Serial/RX_Serial.srcs/sources_1/new/top.vhd:103]
INFO: [Synth 8-638] synthesizing module 'EM' [C:/Users/gorka/Documents/Repostiorios/Serial-Basys3/RX_Serial/RX_Serial.srcs/sources_1/new/EM.vhd:45]
WARNING: [Synth 8-614] signal 'data_strobe' is read in the process but is not in the sensitivity list [C:/Users/gorka/Documents/Repostiorios/Serial-Basys3/RX_Serial/RX_Serial.srcs/sources_1/new/EM.vhd:66]
WARNING: [Synth 8-614] signal 'rst' is read in the process but is not in the sensitivity list [C:/Users/gorka/Documents/Repostiorios/Serial-Basys3/RX_Serial/RX_Serial.srcs/sources_1/new/EM.vhd:66]
INFO: [Synth 8-256] done synthesizing module 'EM' (4#1) [C:/Users/gorka/Documents/Repostiorios/Serial-Basys3/RX_Serial/RX_Serial.srcs/sources_1/new/EM.vhd:45]
INFO: [Synth 8-256] done synthesizing module 'top' (5#1) [C:/Users/gorka/Documents/Repostiorios/Serial-Basys3/RX_Serial/RX_Serial.srcs/sources_1/new/top.vhd:47]
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:00:05 ; elapsed = 00:00:04 . Memory (MB): peak = 930.633 ; gain = 73.031
---------------------------------------------------------------------------------

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 1 : Time (s): cpu = 00:00:05 ; elapsed = 00:00:04 . Memory (MB): peak = 930.633 ; gain = 73.031
---------------------------------------------------------------------------------
INFO: [Netlist 29-17] Analyzing 24 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Device 21-403] Loading part xc7a35tcpg236-1
INFO: [Project 1-570] Preparing netlist for logic optimization

Processing XDC Constraints
Initializing timing engine
Parsing XDC File [C:/Users/gorka/Documents/Repostiorios/Serial-Basys3/RX_Serial/RX_Serial.srcs/constrs_1/imports/Sistema Logiko Programagarriak/Basys3_Master.xdc]
Finished Parsing XDC File [C:/Users/gorka/Documents/Repostiorios/Serial-Basys3/RX_Serial/RX_Serial.srcs/constrs_1/imports/Sistema Logiko Programagarriak/Basys3_Master.xdc]
Completed Processing XDC Constraints

INFO: [Opt 31-140] Inserted 2 IBUFs to IO ports without IO buffers.
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
INFO: [Project 1-111] Unisim Transformation Summary:
  A total of 24 instances were transformed.
  FD => FDRE: 3 instances
  FDE => FDRE: 21 instances

RTL Elaboration Complete:  : Time (s): cpu = 00:00:21 ; elapsed = 00:00:14 . Memory (MB): peak = 1216.648 ; gain = 359.047
67 Infos, 5 Warnings, 0 Critical Warnings and 0 Errors encountered.
synth_design completed successfully
synth_design: Time (s): cpu = 00:00:21 ; elapsed = 00:00:14 . Memory (MB): peak = 1216.648 ; gain = 359.047
exit
INFO: [Common 17-206] Exiting Vivado at Thu Jan 14 16:29:58 2021...
