{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Fitter" 0 -1 1519929084465 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "2 2 " "Parallel compilation is enabled and will use 2 of the 2 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Fitter" 0 -1 1519929084465 ""}
{ "Info" "IMPP_MPP_USER_DEVICE" "PCIeHello EP4CGX150DF31C8 " "Selected device EP4CGX150DF31C8 for design \"PCIeHello\"" {  } {  } 0 119006 "Selected device %2!s! for design \"%1!s!\"" 0 0 "Fitter" 0 -1 1519929084605 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "Low junction temperature 0 degrees C " "Low junction temperature is 0 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Fitter" 0 -1 1519929084684 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "High junction temperature 85 degrees C " "High junction temperature is 85 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Fitter" 0 -1 1519929084684 ""}
{ "Info" "IFITCC_FITCC_INFO_AUTO_FIT_COMPILATION_ON" "" "Fitter is performing an Auto Fit compilation, which may decrease Fitter effort to reduce compilation time" {  } {  } 0 171003 "Fitter is performing an Auto Fit compilation, which may decrease Fitter effort to reduce compilation time" 0 0 "Fitter" 0 -1 1519929085449 ""}
{ "Warning" "WCPT_FEATURE_DISABLED_POST" "LogicLock " "Feature LogicLock is only available with a valid subscription license. You can purchase a software subscription to gain full access to this feature." {  } {  } 0 292013 "Feature %1!s! is only available with a valid subscription license. You can purchase a software subscription to gain full access to this feature." 0 0 "Fitter" 0 -1 1519929085449 ""}
{ "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED" "" "Device migration not selected. If you intend to use device migration later, you may need to change the pin assignments as they may be incompatible with other devices" { { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP4CGX110DF31C8 " "Device EP4CGX110DF31C8 is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Design Software" 0 -1 1519929086059 ""}  } {  } 2 176444 "Device migration not selected. If you intend to use device migration later, you may need to change the pin assignments as they may be incompatible with other devices" 0 0 "Fitter" 0 -1 1519929086059 ""}
{ "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION" "5 " "Fitter converted 5 user pins into dedicated programming pins" { { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_NCEO~ AE7 " "Pin ~ALTERA_NCEO~ is reserved at location AE7" {  } { { "c:/intelfpga_lite/17.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/17.1/quartus/bin64/pin_planner.ppl" { ~ALTERA_NCEO~ } } } { "temporary_test_loc" "" { Generic "D:/intelFPGA_lite/17.1/PCIeHello/" { { 0 { 0 ""} 0 33202 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Design Software" 0 -1 1519929086090 ""} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_DATA0~ A3 " "Pin ~ALTERA_DATA0~ is reserved at location A3" {  } { { "c:/intelfpga_lite/17.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/17.1/quartus/bin64/pin_planner.ppl" { ~ALTERA_DATA0~ } } } { "temporary_test_loc" "" { Generic "D:/intelFPGA_lite/17.1/PCIeHello/" { { 0 { 0 ""} 0 33204 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Design Software" 0 -1 1519929086090 ""} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_ASDO_DATA1~ G9 " "Pin ~ALTERA_ASDO_DATA1~ is reserved at location G9" {  } { { "c:/intelfpga_lite/17.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/17.1/quartus/bin64/pin_planner.ppl" { ~ALTERA_ASDO_DATA1~ } } } { "temporary_test_loc" "" { Generic "D:/intelFPGA_lite/17.1/PCIeHello/" { { 0 { 0 ""} 0 33206 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Design Software" 0 -1 1519929086090 ""} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_NCSO~ B4 " "Pin ~ALTERA_NCSO~ is reserved at location B4" {  } { { "c:/intelfpga_lite/17.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/17.1/quartus/bin64/pin_planner.ppl" { ~ALTERA_NCSO~ } } } { "temporary_test_loc" "" { Generic "D:/intelFPGA_lite/17.1/PCIeHello/" { { 0 { 0 ""} 0 33208 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Design Software" 0 -1 1519929086090 ""} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_DCLK~ B3 " "Pin ~ALTERA_DCLK~ is reserved at location B3" {  } { { "c:/intelfpga_lite/17.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/17.1/quartus/bin64/pin_planner.ppl" { ~ALTERA_DCLK~ } } } { "temporary_test_loc" "" { Generic "D:/intelFPGA_lite/17.1/PCIeHello/" { { 0 { 0 ""} 0 33210 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Design Software" 0 -1 1519929086090 ""}  } {  } 0 169124 "Fitter converted %1!d! user pins into dedicated programming pins" 0 0 "Fitter" 0 -1 1519929086090 ""}
{ "Warning" "WCUT_CUT_ATOM_PINS_WITH_INCOMPLETE_IO_ASSIGNMENTS" "" "Some pins have incomplete I/O assignments. Refer to the I/O Assignment Warnings report for details" {  } {  } 0 15714 "Some pins have incomplete I/O assignments. Refer to the I/O Assignment Warnings report for details" 0 0 "Fitter" 0 -1 1519929086090 ""}
{ "Info" "IFSAC_FSAC_RAM_METASTABILITY_INFO" "" "Design uses memory blocks. Violating setup or hold times of memory block address registers for either read or write operations could cause memory contents to be corrupted. Make sure that all memory block address registers meet the setup and hold time requirements." {  } {  } 0 176045 "Design uses memory blocks. Violating setup or hold times of memory block address registers for either read or write operations could cause memory contents to be corrupted. Make sure that all memory block address registers meet the setup and hold time requirements." 0 0 "Fitter" 0 -1 1519929088012 ""}
{ "Warning" "WFSAC_FSAC_COMPLEMENT_PIN_CREATED_GROUP" "2 " "Following 2 pins are differential I/O pins but do not have their complement pins. Hence, the Fitter automatically created the complement pins." { { "Warning" "WFSAC_FSAC_COMPLEMENT_PIN_CREATED" "pcie_hard_ip_0_tx_out_tx_dataout_0 pcie_hard_ip_0_tx_out_tx_dataout_0(n) " "Pin \"pcie_hard_ip_0_tx_out_tx_dataout_0\" is a differential I/O pin but does not have its complement pin. Hence, fitter automatically created the complement pin \"pcie_hard_ip_0_tx_out_tx_dataout_0(n)\"" {  } { { "c:/intelfpga_lite/17.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/17.1/quartus/bin64/pin_planner.ppl" { pcie_hard_ip_0_tx_out_tx_dataout_0 } } } { "c:/intelfpga_lite/17.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/17.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "pcie_hard_ip_0_tx_out_tx_dataout_0" } } } } { "db/ip/pcie_core_mem/pcie_core_mem.v" "" { Text "D:/intelFPGA_lite/17.1/PCIeHello/db/ip/pcie_core_mem/pcie_core_mem.v" 11 0 0 } } { "temporary_test_loc" "" { Generic "D:/intelFPGA_lite/17.1/PCIeHello/" { { 0 { 0 ""} 0 293 14177 15141 0 0 "" 0 "" "" } { 0 { 0 ""} 0 33212 14177 15141 0 0 "" 0 "" "" }  }  } } { "c:/intelfpga_lite/17.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/17.1/quartus/bin64/pin_planner.ppl" { pcie_hard_ip_0_tx_out_tx_dataout_0(n) } } }  } 0 176118 "Pin \"%1!s!\" is a differential I/O pin but does not have its complement pin. Hence, fitter automatically created the complement pin \"%2!s!\"" 0 0 "Design Software" 0 -1 1519929089809 ""} { "Warning" "WFSAC_FSAC_COMPLEMENT_PIN_CREATED" "pcie_hard_ip_0_rx_in_rx_datain_0 pcie_hard_ip_0_rx_in_rx_datain_0(n) " "Pin \"pcie_hard_ip_0_rx_in_rx_datain_0\" is a differential I/O pin but does not have its complement pin. Hence, fitter automatically created the complement pin \"pcie_hard_ip_0_rx_in_rx_datain_0(n)\"" {  } { { "c:/intelfpga_lite/17.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/17.1/quartus/bin64/pin_planner.ppl" { pcie_hard_ip_0_rx_in_rx_datain_0 } } } { "c:/intelfpga_lite/17.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/17.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "pcie_hard_ip_0_rx_in_rx_datain_0" } } } } { "db/ip/pcie_core_mem/pcie_core_mem.v" "" { Text "D:/intelFPGA_lite/17.1/PCIeHello/db/ip/pcie_core_mem/pcie_core_mem.v" 9 0 0 } } { "temporary_test_loc" "" { Generic "D:/intelFPGA_lite/17.1/PCIeHello/" { { 0 { 0 ""} 0 292 14177 15141 0 0 "" 0 "" "" } { 0 { 0 ""} 0 33214 14177 15141 0 0 "" 0 "" "" }  }  } } { "c:/intelfpga_lite/17.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/17.1/quartus/bin64/pin_planner.ppl" { pcie_hard_ip_0_rx_in_rx_datain_0(n) } } }  } 0 176118 "Pin \"%1!s!\" is a differential I/O pin but does not have its complement pin. Hence, fitter automatically created the complement pin \"%2!s!\"" 0 0 "Design Software" 0 -1 1519929089809 ""}  } {  } 0 176674 "Following %1!d! pins are differential I/O pins but do not have their complement pins. Hence, the Fitter automatically created the complement pins." 0 0 "Fitter" 0 -1 1519929089809 ""}
{ "Warning" "WFHSSI_FHSSI_NOT_LVDS_IO_STD_GROUP" "" "Following pin(s) must use differential I/O standard -- the Fitter will automatically assign differential I/O standard to pin(s)" { { "Warning" "WFHSSI_FHSSI_AUTO_PROMOTE_DIFF_IO_STD" "pcie_hard_ip_0_rx_in_rx_datain_0 1.5-V PCML " "Pin pcie_hard_ip_0_rx_in_rx_datain_0 must use differential I/O standard based on the netlist -- Fitter will automatically assign 1.5-V PCML differential I/O standard to pin" {  } { { "c:/intelfpga_lite/17.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/17.1/quartus/bin64/pin_planner.ppl" { pcie_hard_ip_0_rx_in_rx_datain_0 } } } { "c:/intelfpga_lite/17.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/17.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "pcie_hard_ip_0_rx_in_rx_datain_0" } } } } { "db/ip/pcie_core_mem/pcie_core_mem.v" "" { Text "D:/intelFPGA_lite/17.1/PCIeHello/db/ip/pcie_core_mem/pcie_core_mem.v" 9 0 0 } } { "temporary_test_loc" "" { Generic "D:/intelFPGA_lite/17.1/PCIeHello/" { { 0 { 0 ""} 0 292 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 167037 "Pin %1!s! must use differential I/O standard based on the netlist -- Fitter will automatically assign %2!s! differential I/O standard to pin" 0 0 "Design Software" 0 -1 1519929089949 ""} { "Warning" "WFHSSI_FHSSI_AUTO_PROMOTE_DIFF_IO_STD" "pcie_hard_ip_0_rx_in_rx_datain_0(n) 1.5-V PCML " "Pin pcie_hard_ip_0_rx_in_rx_datain_0(n) must use differential I/O standard based on the netlist -- Fitter will automatically assign 1.5-V PCML differential I/O standard to pin" {  } { { "c:/intelfpga_lite/17.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/17.1/quartus/bin64/pin_planner.ppl" { pcie_hard_ip_0_rx_in_rx_datain_0(n) } } } { "temporary_test_loc" "" { Generic "D:/intelFPGA_lite/17.1/PCIeHello/" { { 0 { 0 ""} 0 33214 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 167037 "Pin %1!s! must use differential I/O standard based on the netlist -- Fitter will automatically assign %2!s! differential I/O standard to pin" 0 0 "Design Software" 0 -1 1519929089949 ""} { "Warning" "WFHSSI_FHSSI_AUTO_PROMOTE_DIFF_IO_STD" "pcie_hard_ip_0_tx_out_tx_dataout_0 1.5-V PCML " "Pin pcie_hard_ip_0_tx_out_tx_dataout_0 must use differential I/O standard based on the netlist -- Fitter will automatically assign 1.5-V PCML differential I/O standard to pin" {  } { { "c:/intelfpga_lite/17.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/17.1/quartus/bin64/pin_planner.ppl" { pcie_hard_ip_0_tx_out_tx_dataout_0 } } } { "c:/intelfpga_lite/17.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/17.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "pcie_hard_ip_0_tx_out_tx_dataout_0" } } } } { "db/ip/pcie_core_mem/pcie_core_mem.v" "" { Text "D:/intelFPGA_lite/17.1/PCIeHello/db/ip/pcie_core_mem/pcie_core_mem.v" 11 0 0 } } { "temporary_test_loc" "" { Generic "D:/intelFPGA_lite/17.1/PCIeHello/" { { 0 { 0 ""} 0 293 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 167037 "Pin %1!s! must use differential I/O standard based on the netlist -- Fitter will automatically assign %2!s! differential I/O standard to pin" 0 0 "Design Software" 0 -1 1519929089949 ""} { "Warning" "WFHSSI_FHSSI_AUTO_PROMOTE_DIFF_IO_STD" "pcie_hard_ip_0_tx_out_tx_dataout_0(n) 1.5-V PCML " "Pin pcie_hard_ip_0_tx_out_tx_dataout_0(n) must use differential I/O standard based on the netlist -- Fitter will automatically assign 1.5-V PCML differential I/O standard to pin" {  } { { "c:/intelfpga_lite/17.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/17.1/quartus/bin64/pin_planner.ppl" { pcie_hard_ip_0_tx_out_tx_dataout_0(n) } } } { "temporary_test_loc" "" { Generic "D:/intelFPGA_lite/17.1/PCIeHello/" { { 0 { 0 ""} 0 33212 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 167037 "Pin %1!s! must use differential I/O standard based on the netlist -- Fitter will automatically assign %2!s! differential I/O standard to pin" 0 0 "Design Software" 0 -1 1519929089949 ""}  } {  } 0 167036 "Following pin(s) must use differential I/O standard -- the Fitter will automatically assign differential I/O standard to pin(s)" 0 0 "Fitter" 0 -1 1519929089949 ""}
{ "Critical Warning" "WFHSSI_FHSSI_CMU_MUST_HAVE_RECONFIG" "pcie_core_mem_PCIe_hard_ip:pcie_hard_ip\|pcie_core_mem_PCIe_hard_ip_altgx_internal:altgx_internal\|pcie_core_mem_PCIe_hard_ip_altgx_internal_alt_c3gxb_rth8:pcie_core_mem_PCIe_hard_ip_altgx_internal_alt_c3gxb_rth8_component\|cent_unit0 RX offset cancellation " "GXB Central Management Unit (CMU) pcie_core_mem_PCIe_hard_ip:pcie_hard_ip\|pcie_core_mem_PCIe_hard_ip_altgx_internal:altgx_internal\|pcie_core_mem_PCIe_hard_ip_altgx_internal_alt_c3gxb_rth8:pcie_core_mem_PCIe_hard_ip_altgx_internal_alt_c3gxb_rth8_component\|cent_unit0 is not connected to a GXB reconfig logic block, but the RX offset cancellation feature requires that it must be" {  } {  } 1 167080 "GXB Central Management Unit (CMU) %1!s! is not connected to a GXB reconfig logic block, but the %2!s! feature requires that it must be" 0 0 "Fitter" 0 -1 1519929090262 ""}
{ "Info" "IFHSSI_FHSSI_LEGALITY_CHECK_CMU_FIXED_CLK_PERIOD_INFO" "pcie_core_mem_PCIe_hard_ip:pcie_hard_ip\|pcie_core_mem_PCIe_hard_ip_altgx_internal:altgx_internal\|pcie_core_mem_PCIe_hard_ip_altgx_internal_alt_c3gxb_rth8:pcie_core_mem_PCIe_hard_ip_altgx_internal_alt_c3gxb_rth8_component\|cent_unit0 125.0 MHz " "Input frequency of fixedclk for the GXB Central Control Unit \"pcie_core_mem_PCIe_hard_ip:pcie_hard_ip\|pcie_core_mem_PCIe_hard_ip_altgx_internal:altgx_internal\|pcie_core_mem_PCIe_hard_ip_altgx_internal_alt_c3gxb_rth8:pcie_core_mem_PCIe_hard_ip_altgx_internal_alt_c3gxb_rth8_component\|cent_unit0\" must be 125.0 MHz" {  } {  } 0 167065 "Input frequency of fixedclk for the GXB Central Control Unit \"%1!s!\" must be %2!s!" 0 0 "Fitter" 0 -1 1519929090262 ""}
{ "Info" "IFHSSI_FHSSI_PLL_COMP_CAL_CLK_IN_PERIOD_RANGE_INFO" "pcie_core_mem_PCIe_hard_ip:pcie_hard_ip\|pcie_core_mem_PCIe_hard_ip_altgx_internal:altgx_internal\|pcie_core_mem_PCIe_hard_ip_altgx_internal_alt_c3gxb_rth8:pcie_core_mem_PCIe_hard_ip_altgx_internal_alt_c3gxb_rth8_component\|cal_blk0 10.0 MHz 125.0 MHz " "Clock input frequency of GXB Calibration block atom \"pcie_core_mem_PCIe_hard_ip:pcie_hard_ip\|pcie_core_mem_PCIe_hard_ip_altgx_internal:altgx_internal\|pcie_core_mem_PCIe_hard_ip_altgx_internal_alt_c3gxb_rth8:pcie_core_mem_PCIe_hard_ip_altgx_internal_alt_c3gxb_rth8_component\|cal_blk0\" must be in the frequency range of 10.0 MHz to 125.0 MHz" {  } { { "db/ip/pcie_core_mem/submodules/pcie_core_mem_pcie_hard_ip_altgx_internal.v" "" { Text "D:/intelFPGA_lite/17.1/PCIeHello/db/ip/pcie_core_mem/submodules/pcie_core_mem_pcie_hard_ip_altgx_internal.v" 361 -1 0 } } { "temporary_test_loc" "" { Generic "D:/intelFPGA_lite/17.1/PCIeHello/" { { 0 { 0 ""} 0 7476 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 167066 "Clock input frequency of GXB Calibration block atom \"%1!s!\" must be in the frequency range of %2!s! to %3!s!" 0 0 "Fitter" 0 -1 1519929090262 ""}
{ "Info" "IFHSSI_FHSSI_LEGALITY_CHECK_CMU_DPRIO_CLK_PERIOD_INFO" "pcie_core_mem_PCIe_hard_ip:pcie_hard_ip\|pcie_core_mem_PCIe_hard_ip_altgx_internal:altgx_internal\|pcie_core_mem_PCIe_hard_ip_altgx_internal_alt_c3gxb_rth8:pcie_core_mem_PCIe_hard_ip_altgx_internal_alt_c3gxb_rth8_component\|cent_unit0 37.5 MHz 50.0 MHz " "Input frequency of dpclk for the GXB Central Control Unit \"pcie_core_mem_PCIe_hard_ip:pcie_hard_ip\|pcie_core_mem_PCIe_hard_ip_altgx_internal:altgx_internal\|pcie_core_mem_PCIe_hard_ip_altgx_internal_alt_c3gxb_rth8:pcie_core_mem_PCIe_hard_ip_altgx_internal_alt_c3gxb_rth8_component\|cent_unit0\" must be in the frequency range of 37.5 MHz to 50.0 MHz" {  } { { "db/ip/pcie_core_mem/submodules/pcie_core_mem_pcie_hard_ip_altgx_internal.v" "" { Text "D:/intelFPGA_lite/17.1/PCIeHello/db/ip/pcie_core_mem/submodules/pcie_core_mem_pcie_hard_ip_altgx_internal.v" 448 -1 0 } } { "temporary_test_loc" "" { Generic "D:/intelFPGA_lite/17.1/PCIeHello/" { { 0 { 0 ""} 0 1607 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 167067 "Input frequency of dpclk for the GXB Central Control Unit \"%1!s!\" must be in the frequency range of %2!s! to %3!s!" 0 0 "Fitter" 0 -1 1519929090262 ""}
{ "Info" "IFHSSI_FHSSI_MERGING_COMPLETE" "" "GXB Quad Optimizer operation is complete" {  } {  } 0 167012 "GXB Quad Optimizer operation is complete" 0 0 "Fitter" 0 -1 1519929090262 ""}
{ "Info" "IFHSSI_FHSSI_FINAL_ATOM_AND_BIN_PLACEMENT_MESSAGE" "Current transceiver placement " "Current transceiver placement" { { "Info" "IFHSSI_FHSSI_FINAL_ATOM_AND_BIN_PLACEMENT_MESSAGE" "QUAD_SIDE_LEFT " "QUAD_SIDE_LEFT" { { "Info" "IFHSSI_FHSSI_FINAL_ATOM_AND_BIN_PLACEMENT_MESSAGE" "PCIEHIP_X0_Y16_N5            pcie_core_mem_PCIe_hard_ip:pcie_hard_ip\|altpcie_hip_pipen1b_qsys:pcie_internal_hip\|cyclone_iii.cycloneiv_hssi_pcie_hip " "PCIEHIP_X0_Y16_N5            pcie_core_mem_PCIe_hard_ip:pcie_hard_ip\|altpcie_hip_pipen1b_qsys:pcie_internal_hip\|cyclone_iii.cycloneiv_hssi_pcie_hip" {  } { { "db/ip/pcie_core_mem/submodules/altpcie_hip_pipen1b_qsys.v" "" { Text "D:/intelFPGA_lite/17.1/PCIeHello/db/ip/pcie_core_mem/submodules/altpcie_hip_pipen1b_qsys.v" 2456 -1 0 } } { "temporary_test_loc" "" { Generic "D:/intelFPGA_lite/17.1/PCIeHello/" { { 0 { 0 ""} 0 15632 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 167097 "%1!s!" 0 0 "Design Software" 0 -1 1519929090262 ""} { "Info" "IFHSSI_FHSSI_FINAL_ATOM_AND_BIN_PLACEMENT_MESSAGE" "CALIBRATIONBLOCK_X0_Y1_N5    pcie_core_mem_PCIe_hard_ip:pcie_hard_ip\|pcie_core_mem_PCIe_hard_ip_altgx_internal:altgx_internal\|pcie_core_mem_PCIe_hard_ip_altgx_internal_alt_c3gxb_rth8:pcie_core_mem_PCIe_hard_ip_altgx_internal_alt_c3gxb_rth8_component\|cal_blk0 " "CALIBRATIONBLOCK_X0_Y1_N5    pcie_core_mem_PCIe_hard_ip:pcie_hard_ip\|pcie_core_mem_PCIe_hard_ip_altgx_internal:altgx_internal\|pcie_core_mem_PCIe_hard_ip_altgx_internal_alt_c3gxb_rth8:pcie_core_mem_PCIe_hard_ip_altgx_internal_alt_c3gxb_rth8_component\|cal_blk0" {  } { { "db/ip/pcie_core_mem/submodules/pcie_core_mem_pcie_hard_ip_altgx_internal.v" "" { Text "D:/intelFPGA_lite/17.1/PCIeHello/db/ip/pcie_core_mem/submodules/pcie_core_mem_pcie_hard_ip_altgx_internal.v" 361 -1 0 } } { "temporary_test_loc" "" { Generic "D:/intelFPGA_lite/17.1/PCIeHello/" { { 0 { 0 ""} 0 7476 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 167097 "%1!s!" 0 0 "Design Software" 0 -1 1519929090262 ""} { "Info" "IFHSSI_FHSSI_FINAL_ATOM_AND_BIN_PLACEMENT_MESSAGE" "PLL_1                         " "PLL_1                        " {  } {  } 0 167097 "%1!s!" 0 0 "Design Software" 0 -1 1519929090262 ""} { "Info" "IFHSSI_FHSSI_FINAL_ATOM_AND_BIN_PLACEMENT_MESSAGE" "PLL_5                        pcie_core_mem_PCIe_hard_ip:pcie_hard_ip\|pcie_core_mem_PCIe_hard_ip_altgx_internal:altgx_internal\|pcie_core_mem_PCIe_hard_ip_altgx_internal_alt_c3gxb_rth8:pcie_core_mem_PCIe_hard_ip_altgx_internal_alt_c3gxb_rth8_component\|altpll:pll0\|altpll_nn81:auto_generated\|pll1 " "PLL_5                        pcie_core_mem_PCIe_hard_ip:pcie_hard_ip\|pcie_core_mem_PCIe_hard_ip_altgx_internal:altgx_internal\|pcie_core_mem_PCIe_hard_ip_altgx_internal_alt_c3gxb_rth8:pcie_core_mem_PCIe_hard_ip_altgx_internal_alt_c3gxb_rth8_component\|altpll:pll0\|altpll_nn81:auto_generated\|pll1" {  } { { "db/altpll_nn81.tdf" "" { Text "D:/intelFPGA_lite/17.1/PCIeHello/db/altpll_nn81.tdf" 35 2 0 } } { "temporary_test_loc" "" { Generic "D:/intelFPGA_lite/17.1/PCIeHello/" { { 0 { 0 ""} 0 1528 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 167097 "%1!s!" 0 0 "Design Software" 0 -1 1519929090262 ""} { "Info" "IFHSSI_FHSSI_FINAL_ATOM_AND_BIN_PLACEMENT_MESSAGE" "PLL_6                         " "PLL_6                        " {  } {  } 0 167097 "%1!s!" 0 0 "Design Software" 0 -1 1519929090262 ""} { "Info" "IFHSSI_FHSSI_FINAL_ATOM_AND_BIN_PLACEMENT_MESSAGE" "PLL_7                         " "PLL_7                        " {  } {  } 0 167097 "%1!s!" 0 0 "Design Software" 0 -1 1519929090262 ""} { "Info" "IFHSSI_FHSSI_FINAL_ATOM_AND_BIN_PLACEMENT_MESSAGE" "PLL_8                         " "PLL_8                        " {  } {  } 0 167097 "%1!s!" 0 0 "Design Software" 0 -1 1519929090262 ""} { "Info" "IFHSSI_FHSSI_FINAL_ATOM_AND_BIN_PLACEMENT_MESSAGE" "PLL_2                         " "PLL_2                        " {  } {  } 0 167097 "%1!s!" 0 0 "Design Software" 0 -1 1519929090262 ""} { "Info" "IFHSSI_FHSSI_FINAL_ATOM_AND_BIN_PLACEMENT_MESSAGE" "Atoms placed to IOBANK_QL0 " "Atoms placed to IOBANK_QL0" { { "Info" "IFHSSI_FHSSI_FINAL_ATOM_AND_BIN_PLACEMENT_MESSAGE" "CMU_X0_Y28_N6                pcie_core_mem_PCIe_hard_ip:pcie_hard_ip\|pcie_core_mem_PCIe_hard_ip_altgx_internal:altgx_internal\|pcie_core_mem_PCIe_hard_ip_altgx_internal_alt_c3gxb_rth8:pcie_core_mem_PCIe_hard_ip_altgx_internal_alt_c3gxb_rth8_component\|cent_unit0 " "CMU_X0_Y28_N6                pcie_core_mem_PCIe_hard_ip:pcie_hard_ip\|pcie_core_mem_PCIe_hard_ip_altgx_internal:altgx_internal\|pcie_core_mem_PCIe_hard_ip_altgx_internal_alt_c3gxb_rth8:pcie_core_mem_PCIe_hard_ip_altgx_internal_alt_c3gxb_rth8_component\|cent_unit0" {  } { { "db/ip/pcie_core_mem/submodules/pcie_core_mem_pcie_hard_ip_altgx_internal.v" "" { Text "D:/intelFPGA_lite/17.1/PCIeHello/db/ip/pcie_core_mem/submodules/pcie_core_mem_pcie_hard_ip_altgx_internal.v" 448 -1 0 } } { "temporary_test_loc" "" { Generic "D:/intelFPGA_lite/17.1/PCIeHello/" { { 0 { 0 ""} 0 1607 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 167097 "%1!s!" 0 0 "Design Software" 0 -1 1519929090262 ""} { "Info" "IFHSSI_FHSSI_FINAL_ATOM_AND_BIN_PLACEMENT_MESSAGE" "Regular Channel 0 " "Regular Channel 0" { { "Info" "IFHSSI_FHSSI_FINAL_ATOM_AND_BIN_PLACEMENT_MESSAGE" "PIN_AC2                      pcie_hard_ip_0_rx_in_rx_datain_0 " "PIN_AC2                      pcie_hard_ip_0_rx_in_rx_datain_0" {  } { { "c:/intelfpga_lite/17.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/17.1/quartus/bin64/pin_planner.ppl" { pcie_hard_ip_0_rx_in_rx_datain_0 } } } { "c:/intelfpga_lite/17.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/17.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "pcie_hard_ip_0_rx_in_rx_datain_0" } } } } { "db/ip/pcie_core_mem/pcie_core_mem.v" "" { Text "D:/intelFPGA_lite/17.1/PCIeHello/db/ip/pcie_core_mem/pcie_core_mem.v" 9 0 0 } } { "temporary_test_loc" "" { Generic "D:/intelFPGA_lite/17.1/PCIeHello/" { { 0 { 0 ""} 0 292 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 167097 "%1!s!" 0 0 "Design Software" 0 -1 1519929090262 ""} { "Info" "IFHSSI_FHSSI_FINAL_ATOM_AND_BIN_PLACEMENT_MESSAGE" "PIN_AC2                      pcie_hard_ip_0_rx_in_rx_datain_0~input " "PIN_AC2                      pcie_hard_ip_0_rx_in_rx_datain_0~input" {  } { { "db/ip/pcie_core_mem/pcie_core_mem.v" "" { Text "D:/intelFPGA_lite/17.1/PCIeHello/db/ip/pcie_core_mem/pcie_core_mem.v" 9 0 0 } } { "temporary_test_loc" "" { Generic "D:/intelFPGA_lite/17.1/PCIeHello/" { { 0 { 0 ""} 0 32972 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 167097 "%1!s!" 0 0 "Design Software" 0 -1 1519929090262 ""} { "Info" "IFHSSI_FHSSI_FINAL_ATOM_AND_BIN_PLACEMENT_MESSAGE" "RXPMA_X0_Y16_N6              pcie_core_mem_PCIe_hard_ip:pcie_hard_ip\|pcie_core_mem_PCIe_hard_ip_altgx_internal:altgx_internal\|pcie_core_mem_PCIe_hard_ip_altgx_internal_alt_c3gxb_rth8:pcie_core_mem_PCIe_hard_ip_altgx_internal_alt_c3gxb_rth8_component\|receive_pma0 " "RXPMA_X0_Y16_N6              pcie_core_mem_PCIe_hard_ip:pcie_hard_ip\|pcie_core_mem_PCIe_hard_ip_altgx_internal:altgx_internal\|pcie_core_mem_PCIe_hard_ip_altgx_internal_alt_c3gxb_rth8:pcie_core_mem_PCIe_hard_ip_altgx_internal_alt_c3gxb_rth8_component\|receive_pma0" {  } { { "db/ip/pcie_core_mem/submodules/pcie_core_mem_pcie_hard_ip_altgx_internal.v" "" { Text "D:/intelFPGA_lite/17.1/PCIeHello/db/ip/pcie_core_mem/submodules/pcie_core_mem_pcie_hard_ip_altgx_internal.v" 705 -1 0 } } { "temporary_test_loc" "" { Generic "D:/intelFPGA_lite/17.1/PCIeHello/" { { 0 { 0 ""} 0 6679 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 167097 "%1!s!" 0 0 "Design Software" 0 -1 1519929090262 ""} { "Info" "IFHSSI_FHSSI_FINAL_ATOM_AND_BIN_PLACEMENT_MESSAGE" "RXPCS_X0_Y16_N8              pcie_core_mem_PCIe_hard_ip:pcie_hard_ip\|pcie_core_mem_PCIe_hard_ip_altgx_internal:altgx_internal\|pcie_core_mem_PCIe_hard_ip_altgx_internal_alt_c3gxb_rth8:pcie_core_mem_PCIe_hard_ip_altgx_internal_alt_c3gxb_rth8_component\|receive_pcs0 " "RXPCS_X0_Y16_N8              pcie_core_mem_PCIe_hard_ip:pcie_hard_ip\|pcie_core_mem_PCIe_hard_ip_altgx_internal:altgx_internal\|pcie_core_mem_PCIe_hard_ip_altgx_internal_alt_c3gxb_rth8:pcie_core_mem_PCIe_hard_ip_altgx_internal_alt_c3gxb_rth8_component\|receive_pcs0" {  } { { "db/ip/pcie_core_mem/submodules/pcie_core_mem_pcie_hard_ip_altgx_internal.v" "" { Text "D:/intelFPGA_lite/17.1/PCIeHello/db/ip/pcie_core_mem/submodules/pcie_core_mem_pcie_hard_ip_altgx_internal.v" 595 -1 0 } } { "temporary_test_loc" "" { Generic "D:/intelFPGA_lite/17.1/PCIeHello/" { { 0 { 0 ""} 0 9989 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 167097 "%1!s!" 0 0 "Design Software" 0 -1 1519929090262 ""} { "Info" "IFHSSI_FHSSI_FINAL_ATOM_AND_BIN_PLACEMENT_MESSAGE" "TXPCS_X0_Y16_N9              pcie_core_mem_PCIe_hard_ip:pcie_hard_ip\|pcie_core_mem_PCIe_hard_ip_altgx_internal:altgx_internal\|pcie_core_mem_PCIe_hard_ip_altgx_internal_alt_c3gxb_rth8:pcie_core_mem_PCIe_hard_ip_altgx_internal_alt_c3gxb_rth8_component\|transmit_pcs0 " "TXPCS_X0_Y16_N9              pcie_core_mem_PCIe_hard_ip:pcie_hard_ip\|pcie_core_mem_PCIe_hard_ip_altgx_internal:altgx_internal\|pcie_core_mem_PCIe_hard_ip_altgx_internal_alt_c3gxb_rth8:pcie_core_mem_PCIe_hard_ip_altgx_internal_alt_c3gxb_rth8_component\|transmit_pcs0" {  } { { "db/ip/pcie_core_mem/submodules/pcie_core_mem_pcie_hard_ip_altgx_internal.v" "" { Text "D:/intelFPGA_lite/17.1/PCIeHello/db/ip/pcie_core_mem/submodules/pcie_core_mem_pcie_hard_ip_altgx_internal.v" 799 -1 0 } } { "temporary_test_loc" "" { Generic "D:/intelFPGA_lite/17.1/PCIeHello/" { { 0 { 0 ""} 0 1605 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 167097 "%1!s!" 0 0 "Design Software" 0 -1 1519929090262 ""} { "Info" "IFHSSI_FHSSI_FINAL_ATOM_AND_BIN_PLACEMENT_MESSAGE" "TXPMA_X0_Y16_N7              pcie_core_mem_PCIe_hard_ip:pcie_hard_ip\|pcie_core_mem_PCIe_hard_ip_altgx_internal:altgx_internal\|pcie_core_mem_PCIe_hard_ip_altgx_internal_alt_c3gxb_rth8:pcie_core_mem_PCIe_hard_ip_altgx_internal_alt_c3gxb_rth8_component\|transmit_pma0 " "TXPMA_X0_Y16_N7              pcie_core_mem_PCIe_hard_ip:pcie_hard_ip\|pcie_core_mem_PCIe_hard_ip_altgx_internal:altgx_internal\|pcie_core_mem_PCIe_hard_ip_altgx_internal_alt_c3gxb_rth8:pcie_core_mem_PCIe_hard_ip_altgx_internal_alt_c3gxb_rth8_component\|transmit_pma0" {  } { { "db/ip/pcie_core_mem/submodules/pcie_core_mem_pcie_hard_ip_altgx_internal.v" "" { Text "D:/intelFPGA_lite/17.1/PCIeHello/db/ip/pcie_core_mem/submodules/pcie_core_mem_pcie_hard_ip_altgx_internal.v" 858 -1 0 } } { "temporary_test_loc" "" { Generic "D:/intelFPGA_lite/17.1/PCIeHello/" { { 0 { 0 ""} 0 10184 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 167097 "%1!s!" 0 0 "Design Software" 0 -1 1519929090262 ""} { "Info" "IFHSSI_FHSSI_FINAL_ATOM_AND_BIN_PLACEMENT_MESSAGE" "PIN_AB4                      pcie_hard_ip_0_tx_out_tx_dataout_0 " "PIN_AB4                      pcie_hard_ip_0_tx_out_tx_dataout_0" {  } { { "c:/intelfpga_lite/17.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/17.1/quartus/bin64/pin_planner.ppl" { pcie_hard_ip_0_tx_out_tx_dataout_0 } } } { "c:/intelfpga_lite/17.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/17.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "pcie_hard_ip_0_tx_out_tx_dataout_0" } } } } { "db/ip/pcie_core_mem/pcie_core_mem.v" "" { Text "D:/intelFPGA_lite/17.1/PCIeHello/db/ip/pcie_core_mem/pcie_core_mem.v" 11 0 0 } } { "temporary_test_loc" "" { Generic "D:/intelFPGA_lite/17.1/PCIeHello/" { { 0 { 0 ""} 0 293 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 167097 "%1!s!" 0 0 "Design Software" 0 -1 1519929090262 ""} { "Info" "IFHSSI_FHSSI_FINAL_ATOM_AND_BIN_PLACEMENT_MESSAGE" "PIN_AB4                      pcie_hard_ip_0_tx_out_tx_dataout_0~output " "PIN_AB4                      pcie_hard_ip_0_tx_out_tx_dataout_0~output" {  } { { "db/ip/pcie_core_mem/pcie_core_mem.v" "" { Text "D:/intelFPGA_lite/17.1/PCIeHello/db/ip/pcie_core_mem/pcie_core_mem.v" 11 0 0 } } { "temporary_test_loc" "" { Generic "D:/intelFPGA_lite/17.1/PCIeHello/" { { 0 { 0 ""} 0 32971 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 167097 "%1!s!" 0 0 "Design Software" 0 -1 1519929090262 ""}  } {  } 0 167097 "%1!s!" 0 0 "Design Software" 0 -1 1519929090262 ""} { "Info" "IFHSSI_FHSSI_FINAL_ATOM_AND_BIN_PLACEMENT_MESSAGE" "Regular Channel 1 " "Regular Channel 1" { { "Info" "IFHSSI_FHSSI_FINAL_ATOM_AND_BIN_PLACEMENT_MESSAGE" "PIN_AA2                       " "PIN_AA2                      " {  } {  } 0 167097 "%1!s!" 0 0 "Design Software" 0 -1 1519929090262 ""} { "Info" "IFHSSI_FHSSI_FINAL_ATOM_AND_BIN_PLACEMENT_MESSAGE" "PIN_AA2                       " "PIN_AA2                      " {  } {  } 0 167097 "%1!s!" 0 0 "Design Software" 0 -1 1519929090262 ""} { "Info" "IFHSSI_FHSSI_FINAL_ATOM_AND_BIN_PLACEMENT_MESSAGE" "RXPMA_X0_Y22_N6               " "RXPMA_X0_Y22_N6              " {  } {  } 0 167097 "%1!s!" 0 0 "Design Software" 0 -1 1519929090262 ""} { "Info" "IFHSSI_FHSSI_FINAL_ATOM_AND_BIN_PLACEMENT_MESSAGE" "RXPCS_X0_Y22_N8               " "RXPCS_X0_Y22_N8              " {  } {  } 0 167097 "%1!s!" 0 0 "Design Software" 0 -1 1519929090262 ""} { "Info" "IFHSSI_FHSSI_FINAL_ATOM_AND_BIN_PLACEMENT_MESSAGE" "TXPCS_X0_Y22_N9               " "TXPCS_X0_Y22_N9              " {  } {  } 0 167097 "%1!s!" 0 0 "Design Software" 0 -1 1519929090262 ""} { "Info" "IFHSSI_FHSSI_FINAL_ATOM_AND_BIN_PLACEMENT_MESSAGE" "TXPMA_X0_Y22_N7               " "TXPMA_X0_Y22_N7              " {  } {  } 0 167097 "%1!s!" 0 0 "Design Software" 0 -1 1519929090262 ""} { "Info" "IFHSSI_FHSSI_FINAL_ATOM_AND_BIN_PLACEMENT_MESSAGE" "PIN_Y4                        " "PIN_Y4                       " {  } {  } 0 167097 "%1!s!" 0 0 "Design Software" 0 -1 1519929090262 ""} { "Info" "IFHSSI_FHSSI_FINAL_ATOM_AND_BIN_PLACEMENT_MESSAGE" "PIN_Y4                        " "PIN_Y4                       " {  } {  } 0 167097 "%1!s!" 0 0 "Design Software" 0 -1 1519929090262 ""}  } {  } 0 167097 "%1!s!" 0 0 "Design Software" 0 -1 1519929090262 ""} { "Info" "IFHSSI_FHSSI_FINAL_ATOM_AND_BIN_PLACEMENT_MESSAGE" "Regular Channel 2 " "Regular Channel 2" { { "Info" "IFHSSI_FHSSI_FINAL_ATOM_AND_BIN_PLACEMENT_MESSAGE" "PIN_W2                        " "PIN_W2                       " {  } {  } 0 167097 "%1!s!" 0 0 "Design Software" 0 -1 1519929090262 ""} { "Info" "IFHSSI_FHSSI_FINAL_ATOM_AND_BIN_PLACEMENT_MESSAGE" "PIN_W2                        " "PIN_W2                       " {  } {  } 0 167097 "%1!s!" 0 0 "Design Software" 0 -1 1519929090262 ""} { "Info" "IFHSSI_FHSSI_FINAL_ATOM_AND_BIN_PLACEMENT_MESSAGE" "RXPMA_X0_Y29_N6               " "RXPMA_X0_Y29_N6              " {  } {  } 0 167097 "%1!s!" 0 0 "Design Software" 0 -1 1519929090262 ""} { "Info" "IFHSSI_FHSSI_FINAL_ATOM_AND_BIN_PLACEMENT_MESSAGE" "RXPCS_X0_Y29_N8               " "RXPCS_X0_Y29_N8              " {  } {  } 0 167097 "%1!s!" 0 0 "Design Software" 0 -1 1519929090262 ""} { "Info" "IFHSSI_FHSSI_FINAL_ATOM_AND_BIN_PLACEMENT_MESSAGE" "TXPCS_X0_Y29_N9               " "TXPCS_X0_Y29_N9              " {  } {  } 0 167097 "%1!s!" 0 0 "Design Software" 0 -1 1519929090262 ""} { "Info" "IFHSSI_FHSSI_FINAL_ATOM_AND_BIN_PLACEMENT_MESSAGE" "TXPMA_X0_Y29_N7               " "TXPMA_X0_Y29_N7              " {  } {  } 0 167097 "%1!s!" 0 0 "Design Software" 0 -1 1519929090262 ""} { "Info" "IFHSSI_FHSSI_FINAL_ATOM_AND_BIN_PLACEMENT_MESSAGE" "PIN_V4                        " "PIN_V4                       " {  } {  } 0 167097 "%1!s!" 0 0 "Design Software" 0 -1 1519929090262 ""} { "Info" "IFHSSI_FHSSI_FINAL_ATOM_AND_BIN_PLACEMENT_MESSAGE" "PIN_V4                        " "PIN_V4                       " {  } {  } 0 167097 "%1!s!" 0 0 "Design Software" 0 -1 1519929090262 ""}  } {  } 0 167097 "%1!s!" 0 0 "Design Software" 0 -1 1519929090262 ""} { "Info" "IFHSSI_FHSSI_FINAL_ATOM_AND_BIN_PLACEMENT_MESSAGE" "Regular Channel 3 " "Regular Channel 3" { { "Info" "IFHSSI_FHSSI_FINAL_ATOM_AND_BIN_PLACEMENT_MESSAGE" "PIN_U2                        " "PIN_U2                       " {  } {  } 0 167097 "%1!s!" 0 0 "Design Software" 0 -1 1519929090262 ""} { "Info" "IFHSSI_FHSSI_FINAL_ATOM_AND_BIN_PLACEMENT_MESSAGE" "PIN_U2                        " "PIN_U2                       " {  } {  } 0 167097 "%1!s!" 0 0 "Design Software" 0 -1 1519929090262 ""} { "Info" "IFHSSI_FHSSI_FINAL_ATOM_AND_BIN_PLACEMENT_MESSAGE" "RXPMA_X0_Y35_N6               " "RXPMA_X0_Y35_N6              " {  } {  } 0 167097 "%1!s!" 0 0 "Design Software" 0 -1 1519929090262 ""} { "Info" "IFHSSI_FHSSI_FINAL_ATOM_AND_BIN_PLACEMENT_MESSAGE" "RXPCS_X0_Y35_N8               " "RXPCS_X0_Y35_N8              " {  } {  } 0 167097 "%1!s!" 0 0 "Design Software" 0 -1 1519929090262 ""} { "Info" "IFHSSI_FHSSI_FINAL_ATOM_AND_BIN_PLACEMENT_MESSAGE" "TXPCS_X0_Y35_N9               " "TXPCS_X0_Y35_N9              " {  } {  } 0 167097 "%1!s!" 0 0 "Design Software" 0 -1 1519929090262 ""} { "Info" "IFHSSI_FHSSI_FINAL_ATOM_AND_BIN_PLACEMENT_MESSAGE" "TXPMA_X0_Y35_N7               " "TXPMA_X0_Y35_N7              " {  } {  } 0 167097 "%1!s!" 0 0 "Design Software" 0 -1 1519929090262 ""} { "Info" "IFHSSI_FHSSI_FINAL_ATOM_AND_BIN_PLACEMENT_MESSAGE" "PIN_T4                        " "PIN_T4                       " {  } {  } 0 167097 "%1!s!" 0 0 "Design Software" 0 -1 1519929090262 ""} { "Info" "IFHSSI_FHSSI_FINAL_ATOM_AND_BIN_PLACEMENT_MESSAGE" "PIN_T4                        " "PIN_T4                       " {  } {  } 0 167097 "%1!s!" 0 0 "Design Software" 0 -1 1519929090262 ""}  } {  } 0 167097 "%1!s!" 0 0 "Design Software" 0 -1 1519929090262 ""}  } {  } 0 167097 "%1!s!" 0 0 "Design Software" 0 -1 1519929090262 ""} { "Info" "IFHSSI_FHSSI_FINAL_ATOM_AND_BIN_PLACEMENT_MESSAGE" "Atoms placed to IOBANK_QL1 " "Atoms placed to IOBANK_QL1" { { "Info" "IFHSSI_FHSSI_FINAL_ATOM_AND_BIN_PLACEMENT_MESSAGE" "CMU_X0_Y62_N6                 " "CMU_X0_Y62_N6                " {  } {  } 0 167097 "%1!s!" 0 0 "Design Software" 0 -1 1519929090262 ""} { "Info" "IFHSSI_FHSSI_FINAL_ATOM_AND_BIN_PLACEMENT_MESSAGE" "Regular Channel 0 " "Regular Channel 0" { { "Info" "IFHSSI_FHSSI_FINAL_ATOM_AND_BIN_PLACEMENT_MESSAGE" "PIN_R2                        " "PIN_R2                       " {  } {  } 0 167097 "%1!s!" 0 0 "Design Software" 0 -1 1519929090262 ""} { "Info" "IFHSSI_FHSSI_FINAL_ATOM_AND_BIN_PLACEMENT_MESSAGE" "PIN_R2                        " "PIN_R2                       " {  } {  } 0 167097 "%1!s!" 0 0 "Design Software" 0 -1 1519929090262 ""} { "Info" "IFHSSI_FHSSI_FINAL_ATOM_AND_BIN_PLACEMENT_MESSAGE" "RXPMA_X0_Y50_N6               " "RXPMA_X0_Y50_N6              " {  } {  } 0 167097 "%1!s!" 0 0 "Design Software" 0 -1 1519929090262 ""} { "Info" "IFHSSI_FHSSI_FINAL_ATOM_AND_BIN_PLACEMENT_MESSAGE" "RXPCS_X0_Y50_N8               " "RXPCS_X0_Y50_N8              " {  } {  } 0 167097 "%1!s!" 0 0 "Design Software" 0 -1 1519929090262 ""} { "Info" "IFHSSI_FHSSI_FINAL_ATOM_AND_BIN_PLACEMENT_MESSAGE" "TXPCS_X0_Y50_N9               " "TXPCS_X0_Y50_N9              " {  } {  } 0 167097 "%1!s!" 0 0 "Design Software" 0 -1 1519929090262 ""} { "Info" "IFHSSI_FHSSI_FINAL_ATOM_AND_BIN_PLACEMENT_MESSAGE" "TXPMA_X0_Y50_N7               " "TXPMA_X0_Y50_N7              " {  } {  } 0 167097 "%1!s!" 0 0 "Design Software" 0 -1 1519929090262 ""} { "Info" "IFHSSI_FHSSI_FINAL_ATOM_AND_BIN_PLACEMENT_MESSAGE" "PIN_P4                        " "PIN_P4                       " {  } {  } 0 167097 "%1!s!" 0 0 "Design Software" 0 -1 1519929090262 ""} { "Info" "IFHSSI_FHSSI_FINAL_ATOM_AND_BIN_PLACEMENT_MESSAGE" "PIN_P4                        " "PIN_P4                       " {  } {  } 0 167097 "%1!s!" 0 0 "Design Software" 0 -1 1519929090262 ""}  } {  } 0 167097 "%1!s!" 0 0 "Design Software" 0 -1 1519929090262 ""} { "Info" "IFHSSI_FHSSI_FINAL_ATOM_AND_BIN_PLACEMENT_MESSAGE" "Regular Channel 1 " "Regular Channel 1" { { "Info" "IFHSSI_FHSSI_FINAL_ATOM_AND_BIN_PLACEMENT_MESSAGE" "PIN_N2                        " "PIN_N2                       " {  } {  } 0 167097 "%1!s!" 0 0 "Design Software" 0 -1 1519929090262 ""} { "Info" "IFHSSI_FHSSI_FINAL_ATOM_AND_BIN_PLACEMENT_MESSAGE" "PIN_N2                        " "PIN_N2                       " {  } {  } 0 167097 "%1!s!" 0 0 "Design Software" 0 -1 1519929090262 ""} { "Info" "IFHSSI_FHSSI_FINAL_ATOM_AND_BIN_PLACEMENT_MESSAGE" "RXPMA_X0_Y56_N6               " "RXPMA_X0_Y56_N6              " {  } {  } 0 167097 "%1!s!" 0 0 "Design Software" 0 -1 1519929090262 ""} { "Info" "IFHSSI_FHSSI_FINAL_ATOM_AND_BIN_PLACEMENT_MESSAGE" "RXPCS_X0_Y56_N8               " "RXPCS_X0_Y56_N8              " {  } {  } 0 167097 "%1!s!" 0 0 "Design Software" 0 -1 1519929090262 ""} { "Info" "IFHSSI_FHSSI_FINAL_ATOM_AND_BIN_PLACEMENT_MESSAGE" "TXPCS_X0_Y56_N9               " "TXPCS_X0_Y56_N9              " {  } {  } 0 167097 "%1!s!" 0 0 "Design Software" 0 -1 1519929090262 ""} { "Info" "IFHSSI_FHSSI_FINAL_ATOM_AND_BIN_PLACEMENT_MESSAGE" "TXPMA_X0_Y56_N7               " "TXPMA_X0_Y56_N7              " {  } {  } 0 167097 "%1!s!" 0 0 "Design Software" 0 -1 1519929090262 ""} { "Info" "IFHSSI_FHSSI_FINAL_ATOM_AND_BIN_PLACEMENT_MESSAGE" "PIN_M4                        " "PIN_M4                       " {  } {  } 0 167097 "%1!s!" 0 0 "Design Software" 0 -1 1519929090262 ""} { "Info" "IFHSSI_FHSSI_FINAL_ATOM_AND_BIN_PLACEMENT_MESSAGE" "PIN_M4                        " "PIN_M4                       " {  } {  } 0 167097 "%1!s!" 0 0 "Design Software" 0 -1 1519929090262 ""}  } {  } 0 167097 "%1!s!" 0 0 "Design Software" 0 -1 1519929090262 ""} { "Info" "IFHSSI_FHSSI_FINAL_ATOM_AND_BIN_PLACEMENT_MESSAGE" "Regular Channel 2 " "Regular Channel 2" { { "Info" "IFHSSI_FHSSI_FINAL_ATOM_AND_BIN_PLACEMENT_MESSAGE" "PIN_L2                        " "PIN_L2                       " {  } {  } 0 167097 "%1!s!" 0 0 "Design Software" 0 -1 1519929090262 ""} { "Info" "IFHSSI_FHSSI_FINAL_ATOM_AND_BIN_PLACEMENT_MESSAGE" "PIN_L2                        " "PIN_L2                       " {  } {  } 0 167097 "%1!s!" 0 0 "Design Software" 0 -1 1519929090262 ""} { "Info" "IFHSSI_FHSSI_FINAL_ATOM_AND_BIN_PLACEMENT_MESSAGE" "RXPMA_X0_Y63_N6               " "RXPMA_X0_Y63_N6              " {  } {  } 0 167097 "%1!s!" 0 0 "Design Software" 0 -1 1519929090262 ""} { "Info" "IFHSSI_FHSSI_FINAL_ATOM_AND_BIN_PLACEMENT_MESSAGE" "RXPCS_X0_Y63_N8               " "RXPCS_X0_Y63_N8              " {  } {  } 0 167097 "%1!s!" 0 0 "Design Software" 0 -1 1519929090262 ""} { "Info" "IFHSSI_FHSSI_FINAL_ATOM_AND_BIN_PLACEMENT_MESSAGE" "TXPCS_X0_Y63_N9               " "TXPCS_X0_Y63_N9              " {  } {  } 0 167097 "%1!s!" 0 0 "Design Software" 0 -1 1519929090262 ""} { "Info" "IFHSSI_FHSSI_FINAL_ATOM_AND_BIN_PLACEMENT_MESSAGE" "TXPMA_X0_Y63_N7               " "TXPMA_X0_Y63_N7              " {  } {  } 0 167097 "%1!s!" 0 0 "Design Software" 0 -1 1519929090262 ""} { "Info" "IFHSSI_FHSSI_FINAL_ATOM_AND_BIN_PLACEMENT_MESSAGE" "PIN_K4                        " "PIN_K4                       " {  } {  } 0 167097 "%1!s!" 0 0 "Design Software" 0 -1 1519929090262 ""} { "Info" "IFHSSI_FHSSI_FINAL_ATOM_AND_BIN_PLACEMENT_MESSAGE" "PIN_K4                        " "PIN_K4                       " {  } {  } 0 167097 "%1!s!" 0 0 "Design Software" 0 -1 1519929090262 ""}  } {  } 0 167097 "%1!s!" 0 0 "Design Software" 0 -1 1519929090262 ""} { "Info" "IFHSSI_FHSSI_FINAL_ATOM_AND_BIN_PLACEMENT_MESSAGE" "Regular Channel 3 " "Regular Channel 3" { { "Info" "IFHSSI_FHSSI_FINAL_ATOM_AND_BIN_PLACEMENT_MESSAGE" "PIN_J2                        " "PIN_J2                       " {  } {  } 0 167097 "%1!s!" 0 0 "Design Software" 0 -1 1519929090262 ""} { "Info" "IFHSSI_FHSSI_FINAL_ATOM_AND_BIN_PLACEMENT_MESSAGE" "PIN_J2                        " "PIN_J2                       " {  } {  } 0 167097 "%1!s!" 0 0 "Design Software" 0 -1 1519929090262 ""} { "Info" "IFHSSI_FHSSI_FINAL_ATOM_AND_BIN_PLACEMENT_MESSAGE" "RXPMA_X0_Y69_N6               " "RXPMA_X0_Y69_N6              " {  } {  } 0 167097 "%1!s!" 0 0 "Design Software" 0 -1 1519929090262 ""} { "Info" "IFHSSI_FHSSI_FINAL_ATOM_AND_BIN_PLACEMENT_MESSAGE" "RXPCS_X0_Y69_N8               " "RXPCS_X0_Y69_N8              " {  } {  } 0 167097 "%1!s!" 0 0 "Design Software" 0 -1 1519929090262 ""} { "Info" "IFHSSI_FHSSI_FINAL_ATOM_AND_BIN_PLACEMENT_MESSAGE" "TXPCS_X0_Y69_N9               " "TXPCS_X0_Y69_N9              " {  } {  } 0 167097 "%1!s!" 0 0 "Design Software" 0 -1 1519929090262 ""} { "Info" "IFHSSI_FHSSI_FINAL_ATOM_AND_BIN_PLACEMENT_MESSAGE" "TXPMA_X0_Y69_N7               " "TXPMA_X0_Y69_N7              " {  } {  } 0 167097 "%1!s!" 0 0 "Design Software" 0 -1 1519929090262 ""} { "Info" "IFHSSI_FHSSI_FINAL_ATOM_AND_BIN_PLACEMENT_MESSAGE" "PIN_H4                        " "PIN_H4                       " {  } {  } 0 167097 "%1!s!" 0 0 "Design Software" 0 -1 1519929090262 ""} { "Info" "IFHSSI_FHSSI_FINAL_ATOM_AND_BIN_PLACEMENT_MESSAGE" "PIN_H4                        " "PIN_H4                       " {  } {  } 0 167097 "%1!s!" 0 0 "Design Software" 0 -1 1519929090262 ""}  } {  } 0 167097 "%1!s!" 0 0 "Design Software" 0 -1 1519929090262 ""}  } {  } 0 167097 "%1!s!" 0 0 "Design Software" 0 -1 1519929090262 ""}  } {  } 0 167097 "%1!s!" 0 0 "Design Software" 0 -1 1519929090262 ""}  } {  } 0 167097 "%1!s!" 0 0 "Fitter" 0 -1 1519929090262 ""}
{ "Critical Warning" "WFHSSI_FHSSI_CMU_MUST_HAVE_RECONFIG" "pcie_core_mem_PCIe_hard_ip:pcie_hard_ip\|pcie_core_mem_PCIe_hard_ip_altgx_internal:altgx_internal\|pcie_core_mem_PCIe_hard_ip_altgx_internal_alt_c3gxb_rth8:pcie_core_mem_PCIe_hard_ip_altgx_internal_alt_c3gxb_rth8_component\|cent_unit0 RX offset cancellation " "GXB Central Management Unit (CMU) pcie_core_mem_PCIe_hard_ip:pcie_hard_ip\|pcie_core_mem_PCIe_hard_ip_altgx_internal:altgx_internal\|pcie_core_mem_PCIe_hard_ip_altgx_internal_alt_c3gxb_rth8:pcie_core_mem_PCIe_hard_ip_altgx_internal_alt_c3gxb_rth8_component\|cent_unit0 is not connected to a GXB reconfig logic block, but the RX offset cancellation feature requires that it must be" {  } {  } 1 167080 "GXB Central Management Unit (CMU) %1!s! is not connected to a GXB reconfig logic block, but the %2!s! feature requires that it must be" 0 0 "Fitter" 0 -1 1519929090434 ""}
{ "Info" "IFHSSI_FHSSI_LEGALITY_CHECK_CMU_FIXED_CLK_PERIOD_INFO" "pcie_core_mem_PCIe_hard_ip:pcie_hard_ip\|pcie_core_mem_PCIe_hard_ip_altgx_internal:altgx_internal\|pcie_core_mem_PCIe_hard_ip_altgx_internal_alt_c3gxb_rth8:pcie_core_mem_PCIe_hard_ip_altgx_internal_alt_c3gxb_rth8_component\|cent_unit0 125.0 MHz " "Input frequency of fixedclk for the GXB Central Control Unit \"pcie_core_mem_PCIe_hard_ip:pcie_hard_ip\|pcie_core_mem_PCIe_hard_ip_altgx_internal:altgx_internal\|pcie_core_mem_PCIe_hard_ip_altgx_internal_alt_c3gxb_rth8:pcie_core_mem_PCIe_hard_ip_altgx_internal_alt_c3gxb_rth8_component\|cent_unit0\" must be 125.0 MHz" {  } {  } 0 167065 "Input frequency of fixedclk for the GXB Central Control Unit \"%1!s!\" must be %2!s!" 0 0 "Fitter" 0 -1 1519929090434 ""}
{ "Info" "IFHSSI_FHSSI_PLL_COMP_CAL_CLK_IN_PERIOD_RANGE_INFO" "pcie_core_mem_PCIe_hard_ip:pcie_hard_ip\|pcie_core_mem_PCIe_hard_ip_altgx_internal:altgx_internal\|pcie_core_mem_PCIe_hard_ip_altgx_internal_alt_c3gxb_rth8:pcie_core_mem_PCIe_hard_ip_altgx_internal_alt_c3gxb_rth8_component\|cal_blk0 10.0 MHz 125.0 MHz " "Clock input frequency of GXB Calibration block atom \"pcie_core_mem_PCIe_hard_ip:pcie_hard_ip\|pcie_core_mem_PCIe_hard_ip_altgx_internal:altgx_internal\|pcie_core_mem_PCIe_hard_ip_altgx_internal_alt_c3gxb_rth8:pcie_core_mem_PCIe_hard_ip_altgx_internal_alt_c3gxb_rth8_component\|cal_blk0\" must be in the frequency range of 10.0 MHz to 125.0 MHz" {  } { { "db/ip/pcie_core_mem/submodules/pcie_core_mem_pcie_hard_ip_altgx_internal.v" "" { Text "D:/intelFPGA_lite/17.1/PCIeHello/db/ip/pcie_core_mem/submodules/pcie_core_mem_pcie_hard_ip_altgx_internal.v" 361 -1 0 } } { "temporary_test_loc" "" { Generic "D:/intelFPGA_lite/17.1/PCIeHello/" { { 0 { 0 ""} 0 7476 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 167066 "Clock input frequency of GXB Calibration block atom \"%1!s!\" must be in the frequency range of %2!s! to %3!s!" 0 0 "Fitter" 0 -1 1519929090434 ""}
{ "Info" "IFHSSI_FHSSI_LEGALITY_CHECK_CMU_DPRIO_CLK_PERIOD_INFO" "pcie_core_mem_PCIe_hard_ip:pcie_hard_ip\|pcie_core_mem_PCIe_hard_ip_altgx_internal:altgx_internal\|pcie_core_mem_PCIe_hard_ip_altgx_internal_alt_c3gxb_rth8:pcie_core_mem_PCIe_hard_ip_altgx_internal_alt_c3gxb_rth8_component\|cent_unit0 37.5 MHz 50.0 MHz " "Input frequency of dpclk for the GXB Central Control Unit \"pcie_core_mem_PCIe_hard_ip:pcie_hard_ip\|pcie_core_mem_PCIe_hard_ip_altgx_internal:altgx_internal\|pcie_core_mem_PCIe_hard_ip_altgx_internal_alt_c3gxb_rth8:pcie_core_mem_PCIe_hard_ip_altgx_internal_alt_c3gxb_rth8_component\|cent_unit0\" must be in the frequency range of 37.5 MHz to 50.0 MHz" {  } { { "db/ip/pcie_core_mem/submodules/pcie_core_mem_pcie_hard_ip_altgx_internal.v" "" { Text "D:/intelFPGA_lite/17.1/PCIeHello/db/ip/pcie_core_mem/submodules/pcie_core_mem_pcie_hard_ip_altgx_internal.v" 448 -1 0 } } { "temporary_test_loc" "" { Generic "D:/intelFPGA_lite/17.1/PCIeHello/" { { 0 { 0 ""} 0 1607 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 167067 "Input frequency of dpclk for the GXB Central Control Unit \"%1!s!\" must be in the frequency range of %2!s! to %3!s!" 0 0 "Fitter" 0 -1 1519929090434 ""}
{ "Info" "ICUT_CUT_PLL_COMPUTATION_SUCCESS" "pcie_core_mem_PCIe_hard_ip:pcie_hard_ip\|pcie_core_mem_PCIe_hard_ip_altgx_internal:altgx_internal\|pcie_core_mem_PCIe_hard_ip_altgx_internal_alt_c3gxb_rth8:pcie_core_mem_PCIe_hard_ip_altgx_internal_alt_c3gxb_rth8_component\|altpll:pll0\|altpll_nn81:auto_generated\|pll1 MPLL PLL " "Implemented PLL \"pcie_core_mem_PCIe_hard_ip:pcie_hard_ip\|pcie_core_mem_PCIe_hard_ip_altgx_internal:altgx_internal\|pcie_core_mem_PCIe_hard_ip_altgx_internal_alt_c3gxb_rth8:pcie_core_mem_PCIe_hard_ip_altgx_internal_alt_c3gxb_rth8_component\|altpll:pll0\|altpll_nn81:auto_generated\|pll1\" as MPLL PLL type" { { "Info" "ICUT_CUT_YGR_PLL_PARAMETERS_FACTORS" "pcie_core_mem_PCIe_hard_ip:pcie_hard_ip\|pcie_core_mem_PCIe_hard_ip_altgx_internal:altgx_internal\|pcie_core_mem_PCIe_hard_ip_altgx_internal_alt_c3gxb_rth8:pcie_core_mem_PCIe_hard_ip_altgx_internal_alt_c3gxb_rth8_component\|altpll:pll0\|altpll_nn81:auto_generated\|clk\[0\] 25 2 0 0 " "Implementing clock multiplication of 25, clock division of 2, and phase shift of 0 degrees (0 ps) for pcie_core_mem_PCIe_hard_ip:pcie_hard_ip\|pcie_core_mem_PCIe_hard_ip_altgx_internal:altgx_internal\|pcie_core_mem_PCIe_hard_ip_altgx_internal_alt_c3gxb_rth8:pcie_core_mem_PCIe_hard_ip_altgx_internal_alt_c3gxb_rth8_component\|altpll:pll0\|altpll_nn81:auto_generated\|clk\[0\] port" {  } { { "db/altpll_nn81.tdf" "" { Text "D:/intelFPGA_lite/17.1/PCIeHello/db/altpll_nn81.tdf" 28 2 0 } } { "" "" { Generic "D:/intelFPGA_lite/17.1/PCIeHello/" { { 0 { 0 ""} 0 1528 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 15099 "Implementing clock multiplication of %2!d!, clock division of %3!d!, and phase shift of %4!d! degrees (%5!d! ps) for %1!s! port" 0 0 "Design Software" 0 -1 1519929090480 ""} { "Info" "ICUT_CUT_YGR_PLL_PARAMETERS_FACTORS" "pcie_core_mem_PCIe_hard_ip:pcie_hard_ip\|pcie_core_mem_PCIe_hard_ip_altgx_internal:altgx_internal\|pcie_core_mem_PCIe_hard_ip_altgx_internal_alt_c3gxb_rth8:pcie_core_mem_PCIe_hard_ip_altgx_internal_alt_c3gxb_rth8_component\|altpll:pll0\|altpll_nn81:auto_generated\|clk\[1\] 5 2 0 0 " "Implementing clock multiplication of 5, clock division of 2, and phase shift of 0 degrees (0 ps) for pcie_core_mem_PCIe_hard_ip:pcie_hard_ip\|pcie_core_mem_PCIe_hard_ip_altgx_internal:altgx_internal\|pcie_core_mem_PCIe_hard_ip_altgx_internal_alt_c3gxb_rth8:pcie_core_mem_PCIe_hard_ip_altgx_internal_alt_c3gxb_rth8_component\|altpll:pll0\|altpll_nn81:auto_generated\|clk\[1\] port" {  } { { "db/altpll_nn81.tdf" "" { Text "D:/intelFPGA_lite/17.1/PCIeHello/db/altpll_nn81.tdf" 28 2 0 } } { "" "" { Generic "D:/intelFPGA_lite/17.1/PCIeHello/" { { 0 { 0 ""} 0 1529 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 15099 "Implementing clock multiplication of %2!d!, clock division of %3!d!, and phase shift of %4!d! degrees (%5!d! ps) for %1!s! port" 0 0 "Design Software" 0 -1 1519929090480 ""} { "Info" "ICUT_CUT_YGR_PLL_PARAMETERS_FACTORS" "pcie_core_mem_PCIe_hard_ip:pcie_hard_ip\|pcie_core_mem_PCIe_hard_ip_altgx_internal:altgx_internal\|pcie_core_mem_PCIe_hard_ip_altgx_internal_alt_c3gxb_rth8:pcie_core_mem_PCIe_hard_ip_altgx_internal_alt_c3gxb_rth8_component\|altpll:pll0\|altpll_nn81:auto_generated\|clk\[2\] 5 2 0 0 " "Implementing clock multiplication of 5, clock division of 2, and phase shift of 0 degrees (0 ps) for pcie_core_mem_PCIe_hard_ip:pcie_hard_ip\|pcie_core_mem_PCIe_hard_ip_altgx_internal:altgx_internal\|pcie_core_mem_PCIe_hard_ip_altgx_internal_alt_c3gxb_rth8:pcie_core_mem_PCIe_hard_ip_altgx_internal_alt_c3gxb_rth8_component\|altpll:pll0\|altpll_nn81:auto_generated\|clk\[2\] port" {  } { { "db/altpll_nn81.tdf" "" { Text "D:/intelFPGA_lite/17.1/PCIeHello/db/altpll_nn81.tdf" 28 2 0 } } { "" "" { Generic "D:/intelFPGA_lite/17.1/PCIeHello/" { { 0 { 0 ""} 0 1530 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 15099 "Implementing clock multiplication of %2!d!, clock division of %3!d!, and phase shift of %4!d! degrees (%5!d! ps) for %1!s! port" 0 0 "Design Software" 0 -1 1519929090480 ""}  } { { "db/altpll_nn81.tdf" "" { Text "D:/intelFPGA_lite/17.1/PCIeHello/db/altpll_nn81.tdf" 28 2 0 } } { "" "" { Generic "D:/intelFPGA_lite/17.1/PCIeHello/" { { 0 { 0 ""} 0 1528 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 15535 "Implemented %3!s! \"%1!s!\" as %2!s! PLL type" 0 0 "Fitter" 0 -1 1519929090480 ""}
{ "Info" "ISTA_SDC_FOUND" "d:/intelfpga_lite/17.1/pciehello/db/ip/pcie_core_mem/submodules/altera_pci_express.sdc " "Reading SDC File: 'd:/intelfpga_lite/17.1/pciehello/db/ip/pcie_core_mem/submodules/altera_pci_express.sdc'" {  } {  } 0 332104 "Reading SDC File: '%1!s!'" 0 0 "Fitter" 0 -1 1519929091809 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "altera_pci_express.sdc 16 *tx_digitalreset_reg0c\[0\] clock or keeper or register or port or pin or cell or partition " "Ignored filter at altera_pci_express.sdc(16): *tx_digitalreset_reg0c\[0\] could not be matched with a clock or keeper or register or port or pin or cell or partition" {  } { { "D:/intelFPGA_lite/17.1/PCIeHello/db/ip/pcie_core_mem/submodules/altera_pci_express.sdc" "" { Text "D:/intelFPGA_lite/17.1/PCIeHello/db/ip/pcie_core_mem/submodules/altera_pci_express.sdc" 16 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Fitter" 0 -1 1519929091871 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path altera_pci_express.sdc 16 Argument <to> is not an object ID " "Ignored set_false_path at altera_pci_express.sdc(16): Argument <to> is not an object ID" { { "Info" "ISTA_SDC_COMMAND" "set_false_path -to \{*tx_digitalreset_reg0c\[0\]\} " "set_false_path -to \{*tx_digitalreset_reg0c\[0\]\}" {  } { { "D:/intelFPGA_lite/17.1/PCIeHello/db/ip/pcie_core_mem/submodules/altera_pci_express.sdc" "" { Text "D:/intelFPGA_lite/17.1/PCIeHello/db/ip/pcie_core_mem/submodules/altera_pci_express.sdc" 16 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1519929091871 ""}  } { { "D:/intelFPGA_lite/17.1/PCIeHello/db/ip/pcie_core_mem/submodules/altera_pci_express.sdc" "" { Text "D:/intelFPGA_lite/17.1/PCIeHello/db/ip/pcie_core_mem/submodules/altera_pci_express.sdc" 16 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1519929091871 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "altera_pci_express.sdc 17 *rx_digitalreset_reg0c\[0\] clock or keeper or register or port or pin or cell or partition " "Ignored filter at altera_pci_express.sdc(17): *rx_digitalreset_reg0c\[0\] could not be matched with a clock or keeper or register or port or pin or cell or partition" {  } { { "D:/intelFPGA_lite/17.1/PCIeHello/db/ip/pcie_core_mem/submodules/altera_pci_express.sdc" "" { Text "D:/intelFPGA_lite/17.1/PCIeHello/db/ip/pcie_core_mem/submodules/altera_pci_express.sdc" 17 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Fitter" 0 -1 1519929091887 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path altera_pci_express.sdc 17 Argument <to> is not an object ID " "Ignored set_false_path at altera_pci_express.sdc(17): Argument <to> is not an object ID" { { "Info" "ISTA_SDC_COMMAND" "set_false_path -to \{*rx_digitalreset_reg0c\[0\]\} " "set_false_path -to \{*rx_digitalreset_reg0c\[0\]\}" {  } { { "D:/intelFPGA_lite/17.1/PCIeHello/db/ip/pcie_core_mem/submodules/altera_pci_express.sdc" "" { Text "D:/intelFPGA_lite/17.1/PCIeHello/db/ip/pcie_core_mem/submodules/altera_pci_express.sdc" 17 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1519929091887 ""}  } { { "D:/intelFPGA_lite/17.1/PCIeHello/db/ip/pcie_core_mem/submodules/altera_pci_express.sdc" "" { Text "D:/intelFPGA_lite/17.1/PCIeHello/db/ip/pcie_core_mem/submodules/altera_pci_express.sdc" 17 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1519929091887 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "altera_pci_express.sdc 18 *central_clk_div0* clock " "Ignored filter at altera_pci_express.sdc(18): *central_clk_div0* could not be matched with a clock" {  } { { "D:/intelFPGA_lite/17.1/PCIeHello/db/ip/pcie_core_mem/submodules/altera_pci_express.sdc" "" { Text "D:/intelFPGA_lite/17.1/PCIeHello/db/ip/pcie_core_mem/submodules/altera_pci_express.sdc" 18 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Fitter" 0 -1 1519929091887 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "altera_pci_express.sdc 18 *_hssi_pcie_hip* clock " "Ignored filter at altera_pci_express.sdc(18): *_hssi_pcie_hip* could not be matched with a clock" {  } { { "D:/intelFPGA_lite/17.1/PCIeHello/db/ip/pcie_core_mem/submodules/altera_pci_express.sdc" "" { Text "D:/intelFPGA_lite/17.1/PCIeHello/db/ip/pcie_core_mem/submodules/altera_pci_express.sdc" 18 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Fitter" 0 -1 1519929091887 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_clock_groups altera_pci_express.sdc 18 Argument -group with value \[get_clocks \{ *central_clk_div0* \}\] contains zero elements " "Ignored set_clock_groups at altera_pci_express.sdc(18): Argument -group with value \[get_clocks \{ *central_clk_div0* \}\] contains zero elements" { { "Info" "ISTA_SDC_COMMAND" "set_clock_groups -exclusive -group \[get_clocks \{ *central_clk_div0* \}\] -group \[get_clocks \{ *_hssi_pcie_hip* \}\] " "set_clock_groups -exclusive -group \[get_clocks \{ *central_clk_div0* \}\] -group \[get_clocks \{ *_hssi_pcie_hip* \}\]" {  } { { "D:/intelFPGA_lite/17.1/PCIeHello/db/ip/pcie_core_mem/submodules/altera_pci_express.sdc" "" { Text "D:/intelFPGA_lite/17.1/PCIeHello/db/ip/pcie_core_mem/submodules/altera_pci_express.sdc" 18 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1519929091887 ""}  } { { "D:/intelFPGA_lite/17.1/PCIeHello/db/ip/pcie_core_mem/submodules/altera_pci_express.sdc" "" { Text "D:/intelFPGA_lite/17.1/PCIeHello/db/ip/pcie_core_mem/submodules/altera_pci_express.sdc" 18 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1519929091887 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_clock_groups altera_pci_express.sdc 18 Argument -group with value \[get_clocks \{ *_hssi_pcie_hip* \}\] contains zero elements " "Ignored set_clock_groups at altera_pci_express.sdc(18): Argument -group with value \[get_clocks \{ *_hssi_pcie_hip* \}\] contains zero elements" {  } { { "D:/intelFPGA_lite/17.1/PCIeHello/db/ip/pcie_core_mem/submodules/altera_pci_express.sdc" "" { Text "D:/intelFPGA_lite/17.1/PCIeHello/db/ip/pcie_core_mem/submodules/altera_pci_express.sdc" 18 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1519929091887 ""}
{ "Info" "ISTA_SDC_FOUND" "d:/intelfpga_lite/17.1/pciehello/db/ip/pcie_core_mem/submodules/altera_reset_controller.sdc " "Reading SDC File: 'd:/intelfpga_lite/17.1/pciehello/db/ip/pcie_core_mem/submodules/altera_reset_controller.sdc'" {  } {  } 0 332104 "Reading SDC File: '%1!s!'" 0 0 "Fitter" 0 -1 1519929091887 ""}
{ "Info" "ISTA_NO_CLOCK_UNCERTAINTY_FOUND_DERIVING" "\"derive_clock_uncertainty\" " "No user constrained clock uncertainty found in the design. Calling \"derive_clock_uncertainty\"" {  } {  } 0 332143 "No user constrained clock uncertainty found in the design. Calling %1!s!" 0 0 "Fitter" 0 -1 1519929092074 ""}
{ "Info" "ISTA_NO_UNCERTAINTY_FOUND" "" "The derive_clock_uncertainty command did not apply clock uncertainty to any clock-to-clock transfers." {  } {  } 0 332154 "The derive_clock_uncertainty command did not apply clock uncertainty to any clock-to-clock transfers." 0 0 "Fitter" 0 -1 1519929092074 ""}
{ "Warning" "WSTA_GENERIC_WARNING" "PLL cross checking found inconsistent PLL clock settings: " "PLL cross checking found inconsistent PLL clock settings:" { { "Warning" "WSTA_GENERIC_WARNING" "Node: pcie_hard_ip\|altgx_internal\|pcie_core_mem_PCIe_hard_ip_altgx_internal_alt_c3gxb_rth8_component\|pll0\|auto_generated\|pll1\|icdrclk was found missing 1 generated clock that corresponds to a base clock with a period of: 10.000 " "Node: pcie_hard_ip\|altgx_internal\|pcie_core_mem_PCIe_hard_ip_altgx_internal_alt_c3gxb_rth8_component\|pll0\|auto_generated\|pll1\|icdrclk was found missing 1 generated clock that corresponds to a base clock with a period of: 10.000" {  } {  } 0 332056 "%1!s!" 0 0 "Design Software" 0 -1 1519929092105 ""} { "Warning" "WSTA_GENERIC_WARNING" "Node: pcie_hard_ip\|altgx_internal\|pcie_core_mem_PCIe_hard_ip_altgx_internal_alt_c3gxb_rth8_component\|pll0\|auto_generated\|pll1\|clk\[0\] was found missing 1 generated clock that corresponds to a base clock with a period of: 10.000 " "Node: pcie_hard_ip\|altgx_internal\|pcie_core_mem_PCIe_hard_ip_altgx_internal_alt_c3gxb_rth8_component\|pll0\|auto_generated\|pll1\|clk\[0\] was found missing 1 generated clock that corresponds to a base clock with a period of: 10.000" {  } {  } 0 332056 "%1!s!" 0 0 "Design Software" 0 -1 1519929092105 ""} { "Warning" "WSTA_GENERIC_WARNING" "Node: pcie_hard_ip\|altgx_internal\|pcie_core_mem_PCIe_hard_ip_altgx_internal_alt_c3gxb_rth8_component\|pll0\|auto_generated\|pll1\|clk\[1\] was found missing 1 generated clock that corresponds to a base clock with a period of: 10.000 " "Node: pcie_hard_ip\|altgx_internal\|pcie_core_mem_PCIe_hard_ip_altgx_internal_alt_c3gxb_rth8_component\|pll0\|auto_generated\|pll1\|clk\[1\] was found missing 1 generated clock that corresponds to a base clock with a period of: 10.000" {  } {  } 0 332056 "%1!s!" 0 0 "Design Software" 0 -1 1519929092105 ""} { "Warning" "WSTA_GENERIC_WARNING" "Node: pcie_hard_ip\|altgx_internal\|pcie_core_mem_PCIe_hard_ip_altgx_internal_alt_c3gxb_rth8_component\|pll0\|auto_generated\|pll1\|clk\[2\] was found missing 1 generated clock that corresponds to a base clock with a period of: 10.000 " "Node: pcie_hard_ip\|altgx_internal\|pcie_core_mem_PCIe_hard_ip_altgx_internal_alt_c3gxb_rth8_component\|pll0\|auto_generated\|pll1\|clk\[2\] was found missing 1 generated clock that corresponds to a base clock with a period of: 10.000" {  } {  } 0 332056 "%1!s!" 0 0 "Design Software" 0 -1 1519929092105 ""}  } {  } 0 332056 "%1!s!" 0 0 "Fitter" 0 -1 1519929092105 ""}
{ "Info" "ISTA_USER_TDC_OPTIMIZATION_GOALS" "" "Detected timing requirements -- optimizing circuit to achieve only the specified requirements" {  } {  } 0 332129 "Detected timing requirements -- optimizing circuit to achieve only the specified requirements" 0 0 "Fitter" 0 -1 1519929092105 ""}
{ "Info" "ISTA_REPORT_CLOCKS_INFO" "Found 1 clocks " "Found 1 clocks" { { "Info" "ISTA_REPORT_CLOCKS_INFO" "  Period   Clock Name " "  Period   Clock Name" {  } {  } 0 332111 "%1!s!" 0 0 "Design Software" 0 -1 1519929092105 ""} { "Info" "ISTA_REPORT_CLOCKS_INFO" "======== ============ " "======== ============" {  } {  } 0 332111 "%1!s!" 0 0 "Design Software" 0 -1 1519929092105 ""} { "Info" "ISTA_REPORT_CLOCKS_INFO" "  10.000 refclk_pci_express " "  10.000 refclk_pci_express" {  } {  } 0 332111 "%1!s!" 0 0 "Design Software" 0 -1 1519929092105 ""}  } {  } 0 332111 "%1!s!" 0 0 "Fitter" 0 -1 1519929092105 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "pcie_core_mem_PCIe_hard_ip:pcie_hard_ip\|altpcie_hip_pipen1b_qsys:pcie_internal_hip\|core_clk_out  " "Automatically promoted node pcie_core_mem_PCIe_hard_ip:pcie_hard_ip\|altpcie_hip_pipen1b_qsys:pcie_internal_hip\|core_clk_out " { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock " "Automatically promoted destinations to use location or clock signal Global Clock" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Design Software" 0 -1 1519929093137 ""}  } { { "db/ip/pcie_core_mem/submodules/altpcie_hip_pipen1b_qsys.v" "" { Text "D:/intelFPGA_lite/17.1/PCIeHello/db/ip/pcie_core_mem/submodules/altpcie_hip_pipen1b_qsys.v" 2456 -1 0 } } { "temporary_test_loc" "" { Generic "D:/intelFPGA_lite/17.1/PCIeHello/" { { 0 { 0 ""} 0 15632 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1519929093137 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "altera_reset_controller:rst_controller\|altera_reset_synchronizer:alt_rst_sync_uq1\|altera_reset_synchronizer_int_chain_out  " "Automatically promoted node altera_reset_controller:rst_controller\|altera_reset_synchronizer:alt_rst_sync_uq1\|altera_reset_synchronizer_int_chain_out " { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock " "Automatically promoted destinations to use location or clock signal Global Clock" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Design Software" 0 -1 1519929093137 ""}  } { { "db/ip/pcie_core_mem/submodules/altera_reset_synchronizer.v" "" { Text "D:/intelFPGA_lite/17.1/PCIeHello/db/ip/pcie_core_mem/submodules/altera_reset_synchronizer.v" 62 -1 0 } } { "temporary_test_loc" "" { Generic "D:/intelFPGA_lite/17.1/PCIeHello/" { { 0 { 0 ""} 0 301 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1519929093137 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "pcie_core_mem_PCIe_hard_ip:pcie_hard_ip\|altpcie_hip_pipen1b_qsys:pcie_internal_hip\|altpciexpav_stif_app:avalon_stream_hip_qsys.avalon_bridge\|rstn_rr  " "Automatically promoted node pcie_core_mem_PCIe_hard_ip:pcie_hard_ip\|altpcie_hip_pipen1b_qsys:pcie_internal_hip\|altpciexpav_stif_app:avalon_stream_hip_qsys.avalon_bridge\|rstn_rr " { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock " "Automatically promoted destinations to use location or clock signal Global Clock" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Design Software" 0 -1 1519929093137 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS" "" "Following destination nodes may be non-global or may not use global or regional clocks" { { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "pcie_core_mem_PCIe_hard_ip:pcie_hard_ip\|altpcie_hip_pipen1b_qsys:pcie_internal_hip\|altpciexpav_stif_app:avalon_stream_hip_qsys.avalon_bridge\|cfgctl_add_reg2\[0\] " "Destination node pcie_core_mem_PCIe_hard_ip:pcie_hard_ip\|altpcie_hip_pipen1b_qsys:pcie_internal_hip\|altpciexpav_stif_app:avalon_stream_hip_qsys.avalon_bridge\|cfgctl_add_reg2\[0\]" {  } { { "db/ip/pcie_core_mem/submodules/altpciexpav_stif_app.v" "" { Text "D:/intelFPGA_lite/17.1/PCIeHello/db/ip/pcie_core_mem/submodules/altpciexpav_stif_app.v" 800 -1 0 } } { "temporary_test_loc" "" { Generic "D:/intelFPGA_lite/17.1/PCIeHello/" { { 0 { 0 ""} 0 14559 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1519929093137 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "pcie_core_mem_PCIe_hard_ip:pcie_hard_ip\|altpcie_hip_pipen1b_qsys:pcie_internal_hip\|altpciexpav_stif_app:avalon_stream_hip_qsys.avalon_bridge\|cfgctl_add_reg2\[1\] " "Destination node pcie_core_mem_PCIe_hard_ip:pcie_hard_ip\|altpcie_hip_pipen1b_qsys:pcie_internal_hip\|altpciexpav_stif_app:avalon_stream_hip_qsys.avalon_bridge\|cfgctl_add_reg2\[1\]" {  } { { "db/ip/pcie_core_mem/submodules/altpciexpav_stif_app.v" "" { Text "D:/intelFPGA_lite/17.1/PCIeHello/db/ip/pcie_core_mem/submodules/altpciexpav_stif_app.v" 800 -1 0 } } { "temporary_test_loc" "" { Generic "D:/intelFPGA_lite/17.1/PCIeHello/" { { 0 { 0 ""} 0 14548 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1519929093137 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "pcie_core_mem_PCIe_hard_ip:pcie_hard_ip\|altpcie_hip_pipen1b_qsys:pcie_internal_hip\|altpciexpav_stif_app:avalon_stream_hip_qsys.avalon_bridge\|cfgctl_add_reg2\[2\] " "Destination node pcie_core_mem_PCIe_hard_ip:pcie_hard_ip\|altpcie_hip_pipen1b_qsys:pcie_internal_hip\|altpciexpav_stif_app:avalon_stream_hip_qsys.avalon_bridge\|cfgctl_add_reg2\[2\]" {  } { { "db/ip/pcie_core_mem/submodules/altpciexpav_stif_app.v" "" { Text "D:/intelFPGA_lite/17.1/PCIeHello/db/ip/pcie_core_mem/submodules/altpciexpav_stif_app.v" 800 -1 0 } } { "temporary_test_loc" "" { Generic "D:/intelFPGA_lite/17.1/PCIeHello/" { { 0 { 0 ""} 0 14547 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1519929093137 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "pcie_core_mem_PCIe_hard_ip:pcie_hard_ip\|altpcie_hip_pipen1b_qsys:pcie_internal_hip\|altpciexpav_stif_app:avalon_stream_hip_qsys.avalon_bridge\|cfgctl_add_reg2\[3\] " "Destination node pcie_core_mem_PCIe_hard_ip:pcie_hard_ip\|altpcie_hip_pipen1b_qsys:pcie_internal_hip\|altpciexpav_stif_app:avalon_stream_hip_qsys.avalon_bridge\|cfgctl_add_reg2\[3\]" {  } { { "db/ip/pcie_core_mem/submodules/altpciexpav_stif_app.v" "" { Text "D:/intelFPGA_lite/17.1/PCIeHello/db/ip/pcie_core_mem/submodules/altpciexpav_stif_app.v" 800 -1 0 } } { "temporary_test_loc" "" { Generic "D:/intelFPGA_lite/17.1/PCIeHello/" { { 0 { 0 ""} 0 14546 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1519929093137 ""}  } {  } 0 176356 "Following destination nodes may be non-global or may not use global or regional clocks" 0 0 "Design Software" 0 -1 1519929093137 ""}  } { { "db/ip/pcie_core_mem/submodules/altpciexpav_stif_app.v" "" { Text "D:/intelFPGA_lite/17.1/PCIeHello/db/ip/pcie_core_mem/submodules/altpciexpav_stif_app.v" 462 -1 0 } } { "temporary_test_loc" "" { Generic "D:/intelFPGA_lite/17.1/PCIeHello/" { { 0 { 0 ""} 0 14717 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1519929093137 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "pcie_core_mem_PCIe_hard_ip:pcie_hard_ip\|altpcie_hip_pipen1b_qsys:pcie_internal_hip\|altpciexpav_stif_app:avalon_stream_hip_qsys.avalon_bridge\|altpciexpav_stif_control_register:cntrl_reg\|altpciexpav_stif_cfg_status:i_cfg_stat\|rstn_rr  " "Automatically promoted node pcie_core_mem_PCIe_hard_ip:pcie_hard_ip\|altpcie_hip_pipen1b_qsys:pcie_internal_hip\|altpciexpav_stif_app:avalon_stream_hip_qsys.avalon_bridge\|altpciexpav_stif_control_register:cntrl_reg\|altpciexpav_stif_cfg_status:i_cfg_stat\|rstn_rr " { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock " "Automatically promoted destinations to use location or clock signal Global Clock" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Design Software" 0 -1 1519929093137 ""}  } { { "db/ip/pcie_core_mem/submodules/altpciexpav_stif_cfg_status.v" "" { Text "D:/intelFPGA_lite/17.1/PCIeHello/db/ip/pcie_core_mem/submodules/altpciexpav_stif_cfg_status.v" 81 -1 0 } } { "temporary_test_loc" "" { Generic "D:/intelFPGA_lite/17.1/PCIeHello/" { { 0 { 0 ""} 0 10705 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1519929093137 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "pcie_core_mem_PCIe_hard_ip:pcie_hard_ip\|altera_reset_controller:rst_controller\|altera_reset_synchronizer:alt_rst_sync_uq1\|altera_reset_synchronizer_int_chain_out  " "Automatically promoted node pcie_core_mem_PCIe_hard_ip:pcie_hard_ip\|altera_reset_controller:rst_controller\|altera_reset_synchronizer:alt_rst_sync_uq1\|altera_reset_synchronizer_int_chain_out " { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock " "Automatically promoted destinations to use location or clock signal Global Clock" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Design Software" 0 -1 1519929093137 ""}  } { { "db/ip/pcie_core_mem/submodules/altera_reset_synchronizer.v" "" { Text "D:/intelFPGA_lite/17.1/PCIeHello/db/ip/pcie_core_mem/submodules/altera_reset_synchronizer.v" 75 -1 0 } } { "temporary_test_loc" "" { Generic "D:/intelFPGA_lite/17.1/PCIeHello/" { { 0 { 0 ""} 0 1437 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1519929093137 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "pcie_core_mem_PCIe_hard_ip:pcie_hard_ip\|altera_pcie_hard_ip_reset_controller:reset_controller_internal\|altpcie_rs_serdes:altgx_reset\|arst_r\[2\]  " "Automatically promoted node pcie_core_mem_PCIe_hard_ip:pcie_hard_ip\|altera_pcie_hard_ip_reset_controller:reset_controller_internal\|altpcie_rs_serdes:altgx_reset\|arst_r\[2\] " { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock " "Automatically promoted destinations to use location or clock signal Global Clock" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Design Software" 0 -1 1519929093137 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS" "" "Following destination nodes may be non-global or may not use global or regional clocks" { { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "pcie_core_mem_PCIe_hard_ip:pcie_hard_ip\|pcie_core_mem_PCIe_hard_ip_altgx_internal:altgx_internal\|pcie_core_mem_PCIe_hard_ip_altgx_internal_alt_c3gxb_rth8:pcie_core_mem_PCIe_hard_ip_altgx_internal_alt_c3gxb_rth8_component\|cent_unit0 " "Destination node pcie_core_mem_PCIe_hard_ip:pcie_hard_ip\|pcie_core_mem_PCIe_hard_ip_altgx_internal:altgx_internal\|pcie_core_mem_PCIe_hard_ip_altgx_internal_alt_c3gxb_rth8:pcie_core_mem_PCIe_hard_ip_altgx_internal_alt_c3gxb_rth8_component\|cent_unit0" {  } { { "db/ip/pcie_core_mem/submodules/pcie_core_mem_pcie_hard_ip_altgx_internal.v" "" { Text "D:/intelFPGA_lite/17.1/PCIeHello/db/ip/pcie_core_mem/submodules/pcie_core_mem_pcie_hard_ip_altgx_internal.v" 448 -1 0 } } { "temporary_test_loc" "" { Generic "D:/intelFPGA_lite/17.1/PCIeHello/" { { 0 { 0 ""} 0 1607 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1519929093137 ""}  } {  } 0 176356 "Following destination nodes may be non-global or may not use global or regional clocks" 0 0 "Design Software" 0 -1 1519929093137 ""}  } { { "db/ip/pcie_core_mem/submodules/altpcie_rs_serdes.v" "" { Text "D:/intelFPGA_lite/17.1/PCIeHello/db/ip/pcie_core_mem/submodules/altpcie_rs_serdes.v" 76 -1 0 } } { "temporary_test_loc" "" { Generic "D:/intelFPGA_lite/17.1/PCIeHello/" { { 0 { 0 ""} 0 1445 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1519929093137 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "pcie_core_mem_PCIe_hard_ip:pcie_hard_ip\|altera_pcie_hard_ip_reset_controller:reset_controller_internal\|reset_n_rr  " "Automatically promoted node pcie_core_mem_PCIe_hard_ip:pcie_hard_ip\|altera_pcie_hard_ip_reset_controller:reset_controller_internal\|reset_n_rr " { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock " "Automatically promoted destinations to use location or clock signal Global Clock" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Design Software" 0 -1 1519929093137 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS" "" "Following destination nodes may be non-global or may not use global or regional clocks" { { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "pcie_core_mem_PCIe_hard_ip:pcie_hard_ip\|altera_pcie_hard_ip_reset_controller:reset_controller_internal\|altpcie_rs_serdes:altgx_reset\|arst_r\[2\] " "Destination node pcie_core_mem_PCIe_hard_ip:pcie_hard_ip\|altera_pcie_hard_ip_reset_controller:reset_controller_internal\|altpcie_rs_serdes:altgx_reset\|arst_r\[2\]" {  } { { "db/ip/pcie_core_mem/submodules/altpcie_rs_serdes.v" "" { Text "D:/intelFPGA_lite/17.1/PCIeHello/db/ip/pcie_core_mem/submodules/altpcie_rs_serdes.v" 76 -1 0 } } { "temporary_test_loc" "" { Generic "D:/intelFPGA_lite/17.1/PCIeHello/" { { 0 { 0 ""} 0 1445 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1519929093137 ""}  } {  } 0 176356 "Following destination nodes may be non-global or may not use global or regional clocks" 0 0 "Design Software" 0 -1 1519929093137 ""}  } { { "db/ip/pcie_core_mem/submodules/altera_pcie_hard_ip_reset_controller.v" "" { Text "D:/intelFPGA_lite/17.1/PCIeHello/db/ip/pcie_core_mem/submodules/altera_pcie_hard_ip_reset_controller.v" 79 -1 0 } } { "temporary_test_loc" "" { Generic "D:/intelFPGA_lite/17.1/PCIeHello/" { { 0 { 0 ""} 0 1524 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1519929093137 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "pcie_core_mem_PCIe_hard_ip:pcie_hard_ip\|altera_pcie_hard_ip_reset_controller:reset_controller_internal\|app_rstn  " "Automatically promoted node pcie_core_mem_PCIe_hard_ip:pcie_hard_ip\|altera_pcie_hard_ip_reset_controller:reset_controller_internal\|app_rstn " { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock " "Automatically promoted destinations to use location or clock signal Global Clock" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Design Software" 0 -1 1519929093137 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS" "" "Following destination nodes may be non-global or may not use global or regional clocks" { { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "pcie_core_mem_PCIe_hard_ip:pcie_hard_ip\|altera_reset_controller:rst_controller\|altera_reset_synchronizer:alt_rst_sync_uq1\|altera_reset_synchronizer_int_chain\[1\]~0 " "Destination node pcie_core_mem_PCIe_hard_ip:pcie_hard_ip\|altera_reset_controller:rst_controller\|altera_reset_synchronizer:alt_rst_sync_uq1\|altera_reset_synchronizer_int_chain\[1\]~0" {  } { { "db/ip/pcie_core_mem/submodules/altera_reset_synchronizer.v" "" { Text "D:/intelFPGA_lite/17.1/PCIeHello/db/ip/pcie_core_mem/submodules/altera_reset_synchronizer.v" 75 -1 0 } } { "temporary_test_loc" "" { Generic "D:/intelFPGA_lite/17.1/PCIeHello/" { { 0 { 0 ""} 0 22816 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1519929093137 ""}  } {  } 0 176356 "Following destination nodes may be non-global or may not use global or regional clocks" 0 0 "Design Software" 0 -1 1519929093137 ""}  } { { "db/ip/pcie_core_mem/submodules/altera_pcie_hard_ip_reset_controller.v" "" { Text "D:/intelFPGA_lite/17.1/PCIeHello/db/ip/pcie_core_mem/submodules/altera_pcie_hard_ip_reset_controller.v" 213 -1 0 } } { "temporary_test_loc" "" { Generic "D:/intelFPGA_lite/17.1/PCIeHello/" { { 0 { 0 ""} 0 1525 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1519929093137 ""}
{ "Info" "IFSAC_FSAC_REGISTER_PACKING_START_REGPACKING_INFO" "" "Starting register packing" {  } {  } 0 176233 "Starting register packing" 0 0 "Fitter" 0 -1 1519929094699 ""}
{ "Extra Info" "IFSAC_FSAC_START_REG_LOCATION_PROCESSING" "" "Performing register packing on registers with non-logic cell location assignments" {  } {  } 1 176273 "Performing register packing on registers with non-logic cell location assignments" 1 0 "Fitter" 0 -1 1519929094715 ""}
{ "Extra Info" "IFSAC_FSAC_FINISH_REG_LOCATION_PROCESSING" "" "Completed register packing on registers with non-logic cell location assignments" {  } {  } 1 176274 "Completed register packing on registers with non-logic cell location assignments" 1 0 "Fitter" 0 -1 1519929094715 ""}
{ "Extra Info" "IFSAC_FSAC_REGISTER_PACKING_BEGIN_FAST_REGISTER_INFO" "" "Started Fast Input/Output/OE register processing" {  } {  } 1 176236 "Started Fast Input/Output/OE register processing" 1 0 "Fitter" 0 -1 1519929094731 ""}
{ "Extra Info" "IFSAC_FSAC_REGISTER_PACKING_FINISH_FAST_REGISTER_INFO" "" "Finished Fast Input/Output/OE register processing" {  } {  } 1 176237 "Finished Fast Input/Output/OE register processing" 1 0 "Fitter" 0 -1 1519929094762 ""}
{ "Extra Info" "IFSAC_FSAC_START_MAC_SCAN_CHAIN_INFERENCING" "" "Start inferring scan chains for DSP blocks" {  } {  } 1 176238 "Start inferring scan chains for DSP blocks" 1 0 "Fitter" 0 -1 1519929094793 ""}
{ "Extra Info" "IFSAC_FSAC_FINISH_MAC_SCAN_CHAIN_INFERENCING" "" "Inferring scan chains for DSP blocks is complete" {  } {  } 1 176239 "Inferring scan chains for DSP blocks is complete" 1 0 "Fitter" 0 -1 1519929094793 ""}
{ "Extra Info" "IFSAC_FSAC_START_IO_MULT_RAM_PACKING" "" "Moving registers into I/O cells, Multiplier Blocks, and RAM blocks to improve timing and density" {  } {  } 1 176248 "Moving registers into I/O cells, Multiplier Blocks, and RAM blocks to improve timing and density" 1 0 "Fitter" 0 -1 1519929094809 ""}
{ "Extra Info" "IFSAC_FSAC_FINISH_IO_MULT_RAM_PACKING" "" "Finished moving registers into I/O cells, Multiplier Blocks, and RAM blocks" {  } {  } 1 176249 "Finished moving registers into I/O cells, Multiplier Blocks, and RAM blocks" 1 0 "Fitter" 0 -1 1519929095059 ""}
{ "Info" "IFSAC_FSAC_REGISTER_PACKING_FINISH_REGPACKING_INFO" "" "Finished register packing" { { "Extra Info" "IFSAC_NUM_REGISTERS_PACKED_INTO_ATOM_TYPE" "32 Block RAM " "Packed 32 registers into blocks of type Block RAM" {  } {  } 1 176218 "Packed %1!d! registers into blocks of type %2!s!" 0 0 "Design Software" 0 -1 1519929095074 ""}  } {  } 0 176235 "Finished register packing" 0 0 "Fitter" 0 -1 1519929095074 ""}
{ "Critical Warning" "WFHSSI_FHSSI_CMU_MUST_HAVE_RECONFIG" "pcie_core_mem_PCIe_hard_ip:pcie_hard_ip\|pcie_core_mem_PCIe_hard_ip_altgx_internal:altgx_internal\|pcie_core_mem_PCIe_hard_ip_altgx_internal_alt_c3gxb_rth8:pcie_core_mem_PCIe_hard_ip_altgx_internal_alt_c3gxb_rth8_component\|cent_unit0 RX offset cancellation " "GXB Central Management Unit (CMU) pcie_core_mem_PCIe_hard_ip:pcie_hard_ip\|pcie_core_mem_PCIe_hard_ip_altgx_internal:altgx_internal\|pcie_core_mem_PCIe_hard_ip_altgx_internal_alt_c3gxb_rth8:pcie_core_mem_PCIe_hard_ip_altgx_internal_alt_c3gxb_rth8_component\|cent_unit0 is not connected to a GXB reconfig logic block, but the RX offset cancellation feature requires that it must be" {  } {  } 1 167080 "GXB Central Management Unit (CMU) %1!s! is not connected to a GXB reconfig logic block, but the %2!s! feature requires that it must be" 0 0 "Fitter" 0 -1 1519929095277 ""}
{ "Info" "IFHSSI_FHSSI_LEGALITY_CHECK_CMU_FIXED_CLK_PERIOD_INFO" "pcie_core_mem_PCIe_hard_ip:pcie_hard_ip\|pcie_core_mem_PCIe_hard_ip_altgx_internal:altgx_internal\|pcie_core_mem_PCIe_hard_ip_altgx_internal_alt_c3gxb_rth8:pcie_core_mem_PCIe_hard_ip_altgx_internal_alt_c3gxb_rth8_component\|cent_unit0 125.0 MHz " "Input frequency of fixedclk for the GXB Central Control Unit \"pcie_core_mem_PCIe_hard_ip:pcie_hard_ip\|pcie_core_mem_PCIe_hard_ip_altgx_internal:altgx_internal\|pcie_core_mem_PCIe_hard_ip_altgx_internal_alt_c3gxb_rth8:pcie_core_mem_PCIe_hard_ip_altgx_internal_alt_c3gxb_rth8_component\|cent_unit0\" must be 125.0 MHz" {  } {  } 0 167065 "Input frequency of fixedclk for the GXB Central Control Unit \"%1!s!\" must be %2!s!" 0 0 "Fitter" 0 -1 1519929095277 ""}
{ "Info" "IFHSSI_FHSSI_PLL_COMP_CAL_CLK_IN_PERIOD_RANGE_INFO" "pcie_core_mem_PCIe_hard_ip:pcie_hard_ip\|pcie_core_mem_PCIe_hard_ip_altgx_internal:altgx_internal\|pcie_core_mem_PCIe_hard_ip_altgx_internal_alt_c3gxb_rth8:pcie_core_mem_PCIe_hard_ip_altgx_internal_alt_c3gxb_rth8_component\|cal_blk0 10.0 MHz 125.0 MHz " "Clock input frequency of GXB Calibration block atom \"pcie_core_mem_PCIe_hard_ip:pcie_hard_ip\|pcie_core_mem_PCIe_hard_ip_altgx_internal:altgx_internal\|pcie_core_mem_PCIe_hard_ip_altgx_internal_alt_c3gxb_rth8:pcie_core_mem_PCIe_hard_ip_altgx_internal_alt_c3gxb_rth8_component\|cal_blk0\" must be in the frequency range of 10.0 MHz to 125.0 MHz" {  } { { "db/ip/pcie_core_mem/submodules/pcie_core_mem_pcie_hard_ip_altgx_internal.v" "" { Text "D:/intelFPGA_lite/17.1/PCIeHello/db/ip/pcie_core_mem/submodules/pcie_core_mem_pcie_hard_ip_altgx_internal.v" 361 -1 0 } } { "temporary_test_loc" "" { Generic "D:/intelFPGA_lite/17.1/PCIeHello/" { { 0 { 0 ""} 0 7476 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 167066 "Clock input frequency of GXB Calibration block atom \"%1!s!\" must be in the frequency range of %2!s! to %3!s!" 0 0 "Fitter" 0 -1 1519929095277 ""}
{ "Info" "IFHSSI_FHSSI_LEGALITY_CHECK_CMU_DPRIO_CLK_PERIOD_INFO" "pcie_core_mem_PCIe_hard_ip:pcie_hard_ip\|pcie_core_mem_PCIe_hard_ip_altgx_internal:altgx_internal\|pcie_core_mem_PCIe_hard_ip_altgx_internal_alt_c3gxb_rth8:pcie_core_mem_PCIe_hard_ip_altgx_internal_alt_c3gxb_rth8_component\|cent_unit0 37.5 MHz 50.0 MHz " "Input frequency of dpclk for the GXB Central Control Unit \"pcie_core_mem_PCIe_hard_ip:pcie_hard_ip\|pcie_core_mem_PCIe_hard_ip_altgx_internal:altgx_internal\|pcie_core_mem_PCIe_hard_ip_altgx_internal_alt_c3gxb_rth8:pcie_core_mem_PCIe_hard_ip_altgx_internal_alt_c3gxb_rth8_component\|cent_unit0\" must be in the frequency range of 37.5 MHz to 50.0 MHz" {  } { { "db/ip/pcie_core_mem/submodules/pcie_core_mem_pcie_hard_ip_altgx_internal.v" "" { Text "D:/intelFPGA_lite/17.1/PCIeHello/db/ip/pcie_core_mem/submodules/pcie_core_mem_pcie_hard_ip_altgx_internal.v" 448 -1 0 } } { "temporary_test_loc" "" { Generic "D:/intelFPGA_lite/17.1/PCIeHello/" { { 0 { 0 ""} 0 1607 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 167067 "Input frequency of dpclk for the GXB Central Control Unit \"%1!s!\" must be in the frequency range of %2!s! to %3!s!" 0 0 "Fitter" 0 -1 1519929095293 ""}
{ "Critical Warning" "WFHSSI_FHSSI_CMU_MUST_HAVE_RECONFIG" "pcie_core_mem_PCIe_hard_ip:pcie_hard_ip\|pcie_core_mem_PCIe_hard_ip_altgx_internal:altgx_internal\|pcie_core_mem_PCIe_hard_ip_altgx_internal_alt_c3gxb_rth8:pcie_core_mem_PCIe_hard_ip_altgx_internal_alt_c3gxb_rth8_component\|cent_unit0 DPRIO Reconfiguration " "GXB Central Management Unit (CMU) pcie_core_mem_PCIe_hard_ip:pcie_hard_ip\|pcie_core_mem_PCIe_hard_ip_altgx_internal:altgx_internal\|pcie_core_mem_PCIe_hard_ip_altgx_internal_alt_c3gxb_rth8:pcie_core_mem_PCIe_hard_ip_altgx_internal_alt_c3gxb_rth8_component\|cent_unit0 is not connected to a GXB reconfig logic block, but the DPRIO Reconfiguration feature requires that it must be" {  } {  } 1 167080 "GXB Central Management Unit (CMU) %1!s! is not connected to a GXB reconfig logic block, but the %2!s! feature requires that it must be" 0 0 "Fitter" 0 -1 1519929095293 ""}
{ "Info" "IFITCC_FITTER_PREPARATION_END" "00:00:12 " "Fitter preparation operations ending: elapsed time is 00:00:12" {  } {  } 0 171121 "Fitter preparation operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1519929097434 ""}
{ "Info" "IVPR20K_VPR_FAMILY_APL_ERROR" "" "Fitter has disabled Advanced Physical Optimization because it is not supported for the current family." {  } {  } 0 14896 "Fitter has disabled Advanced Physical Optimization because it is not supported for the current family." 0 0 "Fitter" 0 -1 1519929097449 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_PREP_START" "" "Fitter placement preparation operations beginning" {  } {  } 0 170189 "Fitter placement preparation operations beginning" 0 0 "Fitter" 0 -1 1519929104154 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_PREP_END" "00:00:03 " "Fitter placement preparation operations ending: elapsed time is 00:00:03" {  } {  } 0 170190 "Fitter placement preparation operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1519929107419 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_START" "" "Fitter placement operations beginning" {  } {  } 0 170191 "Fitter placement operations beginning" 0 0 "Fitter" 0 -1 1519929107638 ""}
{ "Info" "IFITAPI_FITAPI_INFO_VPR_PLACEMENT_FINISH" "" "Fitter placement was successful" {  } {  } 0 170137 "Fitter placement was successful" 0 0 "Fitter" 0 -1 1519929111747 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_END" "00:00:04 " "Fitter placement operations ending: elapsed time is 00:00:04" {  } {  } 0 170192 "Fitter placement operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1519929111747 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_ROUTING_START" "" "Fitter routing operations beginning" {  } {  } 0 170193 "Fitter routing operations beginning" 0 0 "Fitter" 0 -1 1519929113513 ""}
{ "Info" "IFITAPI_FITAPI_VPR_PERCENT_ROUTING_RESOURCE_USAGE" "1 " "Router estimated average interconnect usage is 1% of the available device resources" { { "Info" "IFITAPI_FITAPI_VPR_PEAK_ROUTING_REGION" "25 X47_Y34 X58_Y45 " "Router estimated peak interconnect usage is 25% of the available device resources in the region that extends from location X47_Y34 to location X58_Y45" {  } { { "loc" "" { Generic "D:/intelFPGA_lite/17.1/PCIeHello/" { { 1 { 0 "Router estimated peak interconnect usage is 25% of the available device resources in the region that extends from location X47_Y34 to location X58_Y45"} { { 12 { 0 ""} 47 34 12 12 }  }  }  }  } }  } 0 170196 "Router estimated peak interconnect usage is %1!d!%% of the available device resources in the region that extends from location %2!s! to location %3!s!" 0 0 "Design Software" 0 -1 1519929122170 ""}  } {  } 0 170195 "Router estimated average interconnect usage is %1!d!%% of the available device resources" 0 0 "Fitter" 0 -1 1519929122170 ""}
{ "Info" "IFITAPI_FITAPI_VPR_AUTO_FIT_ENABLED_AND_USED" "" "The Fitter performed an Auto Fit compilation.  Optimizations were skipped to reduce compilation time." { { "Info" "IFITAPI_FITAPI_VPR_AUTO_FIT_ENABLED_AND_USED_FOR_ROUTABILITY" "" "Optimizations that may affect the design's routability were skipped" {  } {  } 0 170201 "Optimizations that may affect the design's routability were skipped" 0 0 "Design Software" 0 -1 1519929123482 ""} { "Info" "IFITAPI_FITAPI_VPR_AUTO_FIT_ENABLED_AND_USED_FOR_TIMING" "" "Optimizations that may affect the design's timing were skipped" {  } {  } 0 170200 "Optimizations that may affect the design's timing were skipped" 0 0 "Design Software" 0 -1 1519929123482 ""}  } {  } 0 170199 "The Fitter performed an Auto Fit compilation.  Optimizations were skipped to reduce compilation time." 0 0 "Fitter" 0 -1 1519929123482 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_ROUTING_END" "00:00:04 " "Fitter routing operations ending: elapsed time is 00:00:04" {  } {  } 0 170194 "Fitter routing operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1519929123482 ""}
{ "Info" "IVPR20K_VPR_TIMING_ANALYSIS_TIME" "the Fitter 0.60 " "Total time spent on timing analysis during the Fitter is 0.60 seconds." {  } {  } 0 11888 "Total time spent on timing analysis during %1!s! is %2!s! seconds." 0 0 "Fitter" 0 -1 1519929124388 ""}
{ "Info" "ITAPI_TAPI_STARTED" "" "Started post-fitting delay annotation" {  } {  } 0 334003 "Started post-fitting delay annotation" 0 0 "Fitter" 0 -1 1519929125904 ""}
{ "Info" "ITAPI_TAPI_COMPLETED" "" "Delay annotation completed successfully" {  } {  } 0 334004 "Delay annotation completed successfully" 0 0 "Fitter" 0 -1 1519929127560 ""}
{ "Info" "ITAPI_TAPI_STARTED" "" "Started post-fitting delay annotation" {  } {  } 0 334003 "Started post-fitting delay annotation" 0 0 "Fitter" 0 -1 1519929127560 ""}
{ "Info" "ITAPI_TAPI_COMPLETED" "" "Delay annotation completed successfully" {  } {  } 0 334004 "Delay annotation completed successfully" 0 0 "Fitter" 0 -1 1519929129529 ""}
{ "Info" "IFITCC_FITTER_POST_OPERATION_END" "00:00:07 " "Fitter post-fit operations ending: elapsed time is 00:00:07" {  } {  } 0 11218 "Fitter post-fit operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1519929131826 ""}
{ "Info" "IRDB_WROTE_SUPPRESSED_MSGS" "D:/intelFPGA_lite/17.1/PCIeHello/output_files/PCIeHello.fit.smsg " "Generated suppressed messages file D:/intelFPGA_lite/17.1/PCIeHello/output_files/PCIeHello.fit.smsg" {  } {  } 0 144001 "Generated suppressed messages file %1!s!" 0 0 "Fitter" 0 -1 1519929135170 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Fitter 0 s 28 s Quartus Prime " "Quartus Prime Fitter was successful. 0 errors, 28 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "1540 " "Peak virtual memory: 1540 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1519929137609 ""} { "Info" "IQEXE_END_BANNER_TIME" "Fri Mar 02 01:32:17 2018 " "Processing ended: Fri Mar 02 01:32:17 2018" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1519929137609 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:54 " "Elapsed time: 00:00:54" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1519929137609 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:01:09 " "Total CPU time (on all processors): 00:01:09" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1519929137609 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Fitter" 0 -1 1519929137609 ""}
