["Jade",{"/user/Jumper8":{"properties":{"name":{"edit":"yes","type":"name","value":"","label":"Name"}},"schematic":[["wire",[8,0,0,-8,0],{"signal":"A,B,C","width":"2"}],["jumper",[8,0,0]],["wire",[16,0,0,8,0],{"signal":"X,Y,Z","width":"2"}]],"test":[["test",".power Vdd=1\n.thresholds Vol=0 Vil=0.1 Vih=0.9 Voh=1\n\n.group inputs A[1:0] \n.group outputs vout[1:0]\n.mode gate\n\n.cycle assert inputs tran 99n sample outputs tran 1n\n\n00 LL // This comment is included in vhdl test cases.\n10 HL \n01 LH\n11 HH\n\n.plot B(A[1:0])\n.plot B(vout[1:0])\n"]]}}]