// Vendor 		: 
// Author 		: ling
// Filename 	: bus_checker 
// Date Created: 2022.04.26 
// Version		: V1.0
// File description	:
// Revision History :
{
  // Name of the sim cfg - typically same as the name of the DUT.
  name: axi_xbar

  // Top level dut name (sv module).
  dut: axi_xbar

  // Top level testbench name (sv module).
  tb: tb

  // Simulator used to sign off this block
  tool: verilator

  // Fusesoc core file used for building the file list.
  fusesoc_core: lowrisc:dv:axi_xbar_sim:0.1

  // Testplan hjson file.
  testplan: "{proj_root}/hw/ip/axi_xbar/data/axi_xbar_testplan.hjson"

  // RAL spec - used to generate the RAL model.
  ral_spec: "{proj_root}/hw/ip/axi_xbar/data/axi_xbar.hjson"

  // Import additional common sim cfg files.
  import_cfgs: [// Project wide common sim cfg file
                "{proj_root}/hw/dv/tools/dvsim/common_sim_cfg.hjson"]

  // Add additional tops for simulation. "axi_bus_harness"
  sim_tops: []

  // Default iterations for all tests - each test entry can override this.
  reseed: 2

  // Default UVM test and seq class name.
  uvm_test: axi_base_test
  uvm_test_seq: axi_xbar_base_vseq

  // List of test specifications.
  tests: [
    {
      name: axi_base_test
      uvm_test_seq: axi_xbar_base_vseq
      reseed: 1
    }

    {
      name: axi_write_test
      uvm_test_seq: axi_xbar_base_vseq
    }

    {
      name: axi_wrap_test
      uvm_test_seq: axi_xbar_base_vseq
      // 10ms
      run_opts: ["+zero_delays=1", "+test_timeout_ns=10000000000"]
    }

    {
      name: axi_incr_test
      uvm_test_seq: axi_xbar_base_vseq
    }
  ]

  // List of regressions.
  regressions: [
    {
      name: smoke
      tests: ["axi_base_test"]
    }
  ]
}
