,design,design_name,config,flow_status,total_runtime,routed_runtime,(Cell/mm^2)/Core_Util,DIEAREA_mm^2,CellPer_mm^2,OpenDP_Util,Peak_Memory_Usage_MB,cell_count,tritonRoute_violations,Short_violations,MetSpc_violations,OffGrid_violations,MinHole_violations,Other_violations,Magic_violations,antenna_violations,lvs_total_errors,cvc_total_errors,klayout_violations,wire_length,vias,wns,pl_wns,optimized_wns,fastroute_wns,spef_wns,tns,pl_tns,optimized_tns,fastroute_tns,spef_tns,HPWL,routing_layer1_pct,routing_layer2_pct,routing_layer3_pct,routing_layer4_pct,routing_layer5_pct,routing_layer6_pct,wires_count,wire_bits,public_wires_count,public_wire_bits,memories_count,memory_bits,processes_count,cells_pre_abc,AND,DFF,NAND,NOR,OR,XOR,XNOR,MUX,inputs,outputs,level,EndCaps,TapCells,Diodes,Total_Physical_Cells,suggested_clock_frequency,suggested_clock_period,CLOCK_PERIOD,SYNTH_STRATEGY,SYNTH_MAX_FANOUT,FP_CORE_UTIL,FP_ASPECT_RATIO,FP_PDN_VPITCH,FP_PDN_HPITCH,PL_TARGET_DENSITY,GLB_RT_ADJUSTMENT,STD_CELL_LIBRARY,CELL_PAD,DIODE_INSERTION_STRATEGY
0,/openLANE_flow/designs/digital_pll,digital_pll,fourth_run,Flow_failed,0h4m49s,0h2m41s,77192.98245614035,0.01425,23157.894736842103,31,430.58,330,0,0,0,0,0,0,-1,-1,0,-1,-1,8807,2507,0.0,0.0,0.0,0.0,0.0,0.0,0.0,0.0,0.0,0.0,6836710,0.0,13.79,14.63,0.0,0.0,0.0,310,345,134,169,0,0,0,330,5,0,16,11,323,19,12,20,34,76,22,76,140,0,216,40.0,25.0,25,AREA 0,6,30,1,153.6,153.18,0.35,0,sky130_fd_sc_hd,4,3
