

================================================================
== Vitis HLS Report for 'matrix_mul_Pipeline_VITIS_LOOP_76_14'
================================================================
* Date:           Wed Nov 20 15:30:17 2024

* Version:        2022.1 (Build 3526262 on Mon Apr 18 15:47:01 MDT 2022)
* Project:        matrix_mul_hls
* Solution:       solution1 (Vivado IP Flow Target)
* Product family: virtexuplus
* Target device:  xcu50-fsvh2104-2-e


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+---------+----------+------------+
    |  Clock |  Target | Estimated| Uncertainty|
    +--------+---------+----------+------------+
    |ap_clk  |  3.33 ns|  2.431 ns|     0.90 ns|
    +--------+---------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+-----------+-----------+------+------+---------+
    |  Latency (cycles) |   Latency (absolute)  |   Interval  | Pipeline|
    |   min   |   max   |    min    |    max    |  min |  max |   Type  |
    +---------+---------+-----------+-----------+------+------+---------+
    |     4107|     4107|  13.676 us|  13.676 us|  4107|  4107|       no|
    +---------+---------+-----------+-----------+------+------+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +-------------------------------------+---------+---------+----------+-----------+-----------+------+----------+
        |                                     |  Latency (cycles) | Iteration|  Initiation Interval  | Trip |          |
        |              Loop Name              |   min   |   max   |  Latency |  achieved |   target  | Count| Pipelined|
        +-------------------------------------+---------+---------+----------+-----------+-----------+------+----------+
        |- VITIS_LOOP_75_13_VITIS_LOOP_76_14  |     4105|     4105|        11|          1|          1|  4096|       yes|
        +-------------------------------------+---------+---------+----------+-----------+-----------+------+----------+

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 0
ResetActiveHigh: 1
IsCombinational: 0
IsDatapathOnly: 0
HasWiredReturn: 1
HasMFsm: 2
HasVarLatency: 1
IsPipeline: 0
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0

+ Individual pipeline summary: 
  * Pipeline-0: initiation interval (II) = 1, depth = 11


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 11
* Pipeline : 1
  Pipeline-0 : II = 1, D = 11, States = { 1 2 3 4 5 6 7 8 9 10 11 }
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 2 
2 --> 3 
3 --> 4 
4 --> 5 
5 --> 6 
6 --> 7 
7 --> 8 
8 --> 9 
9 --> 10 
10 --> 11 
11 --> 

* FSM state operations: 

State 1 <SV = 0> <Delay = 2.21>
ST_1 : Operation 14 [1/1] (0.00ns)   --->   "%jj = alloca i32 1"   --->   Operation 14 'alloca' 'jj' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 15 [1/1] (0.00ns)   --->   "%ii = alloca i32 1"   --->   Operation 15 'alloca' 'ii' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 16 [1/1] (0.00ns)   --->   "%indvar_flatten249 = alloca i32 1"   --->   Operation 16 'alloca' 'indvar_flatten249' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 17 [1/1] (0.00ns)   --->   "%C_read = read i64 @_ssdm_op_Read.ap_auto.i64, i64 %C"   --->   Operation 17 'read' 'C_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 18 [1/1] (0.00ns)   --->   "%trunc_ln35_1_read = read i62 @_ssdm_op_Read.ap_auto.i62, i62 %trunc_ln35_1"   --->   Operation 18 'read' 'trunc_ln35_1_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 19 [1/1] (0.00ns)   --->   "%shl_ln35_mid2_read = read i62 @_ssdm_op_Read.ap_auto.i62, i62 %shl_ln35_mid2"   --->   Operation 19 'read' 'shl_ln35_mid2_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 20 [1/1] (0.00ns)   --->   "%zext_ln34_1_read = read i32 @_ssdm_op_Read.ap_auto.i32, i32 %zext_ln34_1"   --->   Operation 20 'read' 'zext_ln34_1_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 21 [1/1] (0.00ns)   --->   "%zext_ln34_1_cast = zext i32 %zext_ln34_1_read"   --->   Operation 21 'zext' 'zext_ln34_1_cast' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 22 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %gmem2, void @empty_7, i32 0, i32 0, void @empty_8, i32 0, i32 0, void @empty_18, void @empty_21, void @empty_8, i32 16, i32 16, i32 16, i32 16, void @empty_8, void @empty_8, i32 4294967295, i32 0"   --->   Operation 22 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 23 [1/1] (0.38ns)   --->   "%store_ln0 = store i13 0, i13 %indvar_flatten249"   --->   Operation 23 'store' 'store_ln0' <Predicate = true> <Delay = 0.38>
ST_1 : Operation 24 [1/1] (0.38ns)   --->   "%store_ln0 = store i7 0, i7 %ii"   --->   Operation 24 'store' 'store_ln0' <Predicate = true> <Delay = 0.38>
ST_1 : Operation 25 [1/1] (0.38ns)   --->   "%store_ln0 = store i7 0, i7 %jj"   --->   Operation 25 'store' 'store_ln0' <Predicate = true> <Delay = 0.38>
ST_1 : Operation 26 [1/1] (0.38ns)   --->   "%br_ln0 = br void %for.inc136"   --->   Operation 26 'br' 'br_ln0' <Predicate = true> <Delay = 0.38>
ST_1 : Operation 27 [1/1] (0.00ns)   --->   "%first_iter_2 = phi i1 1, void %newFuncRoot, i1 0, void %new.latch.for.inc136.split"   --->   Operation 27 'phi' 'first_iter_2' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 28 [1/1] (0.00ns)   --->   "%indvar_flatten249_load = load i13 %indvar_flatten249" [./src/matrix_mul.cpp:75]   --->   Operation 28 'load' 'indvar_flatten249_load' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 29 [1/1] (0.00ns)   --->   "%specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i32 %gmem2"   --->   Operation 29 'specbitsmap' 'specbitsmap_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 30 [1/1] (0.64ns)   --->   "%icmp_ln75 = icmp_eq  i13 %indvar_flatten249_load, i13 4096" [./src/matrix_mul.cpp:75]   --->   Operation 30 'icmp' 'icmp_ln75' <Predicate = true> <Delay = 0.64> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.64> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 31 [1/1] (0.75ns)   --->   "%add_ln75 = add i13 %indvar_flatten249_load, i13 1" [./src/matrix_mul.cpp:75]   --->   Operation 31 'add' 'add_ln75' <Predicate = true> <Delay = 0.75> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.75> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 32 [1/1] (0.00ns)   --->   "%br_ln75 = br i1 %icmp_ln75, void %for.inc139, void %for.inc142.exitStub" [./src/matrix_mul.cpp:75]   --->   Operation 32 'br' 'br_ln75' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 33 [1/1] (0.00ns)   --->   "%jj_load = load i7 %jj" [./src/matrix_mul.cpp:76]   --->   Operation 33 'load' 'jj_load' <Predicate = (!icmp_ln75)> <Delay = 0.00>
ST_1 : Operation 34 [1/1] (0.00ns)   --->   "%ii_load = load i7 %ii" [./src/matrix_mul.cpp:75]   --->   Operation 34 'load' 'ii_load' <Predicate = (!icmp_ln75)> <Delay = 0.00>
ST_1 : Operation 35 [1/1] (0.59ns)   --->   "%icmp_ln76 = icmp_eq  i7 %jj_load, i7 64" [./src/matrix_mul.cpp:76]   --->   Operation 35 'icmp' 'icmp_ln76' <Predicate = (!icmp_ln75)> <Delay = 0.59> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.59> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 36 [1/1] (0.12ns)   --->   "%or_ln75 = or i1 %icmp_ln76, i1 %first_iter_2" [./src/matrix_mul.cpp:75]   --->   Operation 36 'or' 'or_ln75' <Predicate = (!icmp_ln75)> <Delay = 0.12> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 37 [1/1] (0.30ns)   --->   "%select_ln75 = select i1 %icmp_ln76, i7 0, i7 %jj_load" [./src/matrix_mul.cpp:75]   --->   Operation 37 'select' 'select_ln75' <Predicate = (!icmp_ln75)> <Delay = 0.30> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.30> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_1 : Operation 38 [1/1] (0.70ns)   --->   "%add_ln75_4 = add i7 %ii_load, i7 1" [./src/matrix_mul.cpp:75]   --->   Operation 38 'add' 'add_ln75_4' <Predicate = (!icmp_ln75)> <Delay = 0.70> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.70> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 39 [1/1] (0.30ns)   --->   "%select_ln75_1 = select i1 %icmp_ln76, i7 %add_ln75_4, i7 %ii_load" [./src/matrix_mul.cpp:75]   --->   Operation 39 'select' 'select_ln75_1' <Predicate = (!icmp_ln75)> <Delay = 0.30> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.30> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_1 : Operation 40 [1/1] (0.00ns)   --->   "%br_ln76 = br i1 %or_ln75, void %for.inc136.split, void %for.first.iter.for.inc136" [./src/matrix_mul.cpp:76]   --->   Operation 40 'br' 'br_ln76' <Predicate = (!icmp_ln75)> <Delay = 0.00>
ST_1 : Operation 41 [1/1] (0.70ns)   --->   "%add_ln76 = add i7 %select_ln75, i7 1" [./src/matrix_mul.cpp:76]   --->   Operation 41 'add' 'add_ln76' <Predicate = (!icmp_ln75)> <Delay = 0.70> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.70> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 42 [1/1] (0.59ns)   --->   "%icmp_ln76_1 = icmp_eq  i7 %add_ln76, i7 64" [./src/matrix_mul.cpp:76]   --->   Operation 42 'icmp' 'icmp_ln76_1' <Predicate = (!icmp_ln75)> <Delay = 0.59> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.59> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 43 [1/1] (0.00ns)   --->   "%br_ln76 = br i1 %icmp_ln76_1, void %new.latch.for.inc136.split, void %last.iter.for.inc136.split" [./src/matrix_mul.cpp:76]   --->   Operation 43 'br' 'br_ln76' <Predicate = (!icmp_ln75)> <Delay = 0.00>
ST_1 : Operation 44 [1/1] (0.38ns)   --->   "%store_ln76 = store i13 %add_ln75, i13 %indvar_flatten249" [./src/matrix_mul.cpp:76]   --->   Operation 44 'store' 'store_ln76' <Predicate = (!icmp_ln75)> <Delay = 0.38>
ST_1 : Operation 45 [1/1] (0.38ns)   --->   "%store_ln76 = store i7 %select_ln75_1, i7 %ii" [./src/matrix_mul.cpp:76]   --->   Operation 45 'store' 'store_ln76' <Predicate = (!icmp_ln75)> <Delay = 0.38>
ST_1 : Operation 46 [1/1] (0.38ns)   --->   "%store_ln76 = store i7 %add_ln76, i7 %jj" [./src/matrix_mul.cpp:76]   --->   Operation 46 'store' 'store_ln76' <Predicate = (!icmp_ln75)> <Delay = 0.38>
ST_1 : Operation 47 [1/1] (0.00ns)   --->   "%br_ln76 = br void %for.inc136" [./src/matrix_mul.cpp:76]   --->   Operation 47 'br' 'br_ln76' <Predicate = (!icmp_ln75)> <Delay = 0.00>

State 2 <SV = 1> <Delay = 2.29>
ST_2 : Operation 48 [1/1] (0.00ns)   --->   "%zext_ln75_1 = zext i7 %select_ln75_1" [./src/matrix_mul.cpp:75]   --->   Operation 48 'zext' 'zext_ln75_1' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 49 [2/2] (2.29ns)   --->   "%mul_ln75 = mul i39 %zext_ln75_1, i39 %zext_ln34_1_cast" [./src/matrix_mul.cpp:75]   --->   Operation 49 'mul' 'mul_ln75' <Predicate = true> <Delay = 2.29> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 1> <II = 1> <Delay = 2.29> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>

State 3 <SV = 2> <Delay = 2.29>
ST_3 : Operation 50 [1/2] (2.29ns)   --->   "%mul_ln75 = mul i39 %zext_ln75_1, i39 %zext_ln34_1_cast" [./src/matrix_mul.cpp:75]   --->   Operation 50 'mul' 'mul_ln75' <Predicate = true> <Delay = 2.29> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 1> <II = 1> <Delay = 2.29> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>

State 4 <SV = 3> <Delay = 1.98>
ST_4 : Operation 51 [1/1] (0.00ns)   --->   "%zext_ln75 = zext i7 %select_ln75_1" [./src/matrix_mul.cpp:75]   --->   Operation 51 'zext' 'zext_ln75' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 52 [1/1] (0.00ns)   --->   "%zext_ln75_2 = zext i39 %mul_ln75" [./src/matrix_mul.cpp:75]   --->   Operation 52 'zext' 'zext_ln75_2' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 53 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln75_1 = add i62 %shl_ln35_mid2_read, i62 %zext_ln75_2" [./src/matrix_mul.cpp:75]   --->   Operation 53 'add' 'add_ln75_1' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.41> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_4 : Operation 54 [1/1] (0.83ns) (root node of TernaryAdder)   --->   "%add_ln75_2 = add i62 %add_ln75_1, i62 %trunc_ln35_1_read" [./src/matrix_mul.cpp:75]   --->   Operation 54 'add' 'add_ln75_2' <Predicate = true> <Delay = 0.83> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.41> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_4 : Operation 55 [1/1] (0.00ns)   --->   "%sext_ln76_mid2_v_v_v_v = bitconcatenate i64 @_ssdm_op_BitConcatenate.i64.i62.i2, i62 %add_ln75_2, i2 0" [./src/matrix_mul.cpp:75]   --->   Operation 55 'bitconcatenate' 'sext_ln76_mid2_v_v_v_v' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 56 [1/1] (1.14ns)   --->   "%add_ln75_3 = add i64 %sext_ln76_mid2_v_v_v_v, i64 %C_read" [./src/matrix_mul.cpp:75]   --->   Operation 56 'add' 'add_ln75_3' <Predicate = true> <Delay = 1.14> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.14> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 57 [1/1] (0.00ns)   --->   "%sext_ln76_mid2_v = partselect i62 @_ssdm_op_PartSelect.i62.i64.i32.i32, i64 %add_ln75_3, i32 2, i32 63" [./src/matrix_mul.cpp:75]   --->   Operation 57 'partselect' 'sext_ln76_mid2_v' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 58 [1/1] (0.00ns)   --->   "%local_C_addr = getelementptr i32 %local_C, i64 0, i64 %zext_ln75" [./src/matrix_mul.cpp:75]   --->   Operation 58 'getelementptr' 'local_C_addr' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 59 [2/2] (0.69ns)   --->   "%local_C_load = load i6 %local_C_addr" [./src/matrix_mul.cpp:78]   --->   Operation 59 'load' 'local_C_load' <Predicate = true> <Delay = 0.69> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.69> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 64> <RAM>
ST_4 : Operation 60 [1/1] (0.00ns)   --->   "%local_C_1_addr = getelementptr i32 %local_C_1, i64 0, i64 %zext_ln75" [./src/matrix_mul.cpp:75]   --->   Operation 60 'getelementptr' 'local_C_1_addr' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 61 [2/2] (0.69ns)   --->   "%local_C_1_load = load i6 %local_C_1_addr" [./src/matrix_mul.cpp:78]   --->   Operation 61 'load' 'local_C_1_load' <Predicate = true> <Delay = 0.69> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.69> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 64> <RAM>
ST_4 : Operation 62 [1/1] (0.00ns)   --->   "%local_C_2_addr = getelementptr i32 %local_C_2, i64 0, i64 %zext_ln75" [./src/matrix_mul.cpp:75]   --->   Operation 62 'getelementptr' 'local_C_2_addr' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 63 [2/2] (0.69ns)   --->   "%local_C_2_load = load i6 %local_C_2_addr" [./src/matrix_mul.cpp:78]   --->   Operation 63 'load' 'local_C_2_load' <Predicate = true> <Delay = 0.69> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.69> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 64> <RAM>
ST_4 : Operation 64 [1/1] (0.00ns)   --->   "%local_C_3_addr = getelementptr i32 %local_C_3, i64 0, i64 %zext_ln75" [./src/matrix_mul.cpp:75]   --->   Operation 64 'getelementptr' 'local_C_3_addr' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 65 [2/2] (0.69ns)   --->   "%local_C_3_load = load i6 %local_C_3_addr" [./src/matrix_mul.cpp:78]   --->   Operation 65 'load' 'local_C_3_load' <Predicate = true> <Delay = 0.69> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.69> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 64> <RAM>
ST_4 : Operation 66 [1/1] (0.00ns)   --->   "%local_C_4_addr = getelementptr i32 %local_C_4, i64 0, i64 %zext_ln75" [./src/matrix_mul.cpp:75]   --->   Operation 66 'getelementptr' 'local_C_4_addr' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 67 [2/2] (0.69ns)   --->   "%local_C_4_load = load i6 %local_C_4_addr" [./src/matrix_mul.cpp:78]   --->   Operation 67 'load' 'local_C_4_load' <Predicate = true> <Delay = 0.69> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.69> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 64> <RAM>
ST_4 : Operation 68 [1/1] (0.00ns)   --->   "%local_C_5_addr = getelementptr i32 %local_C_5, i64 0, i64 %zext_ln75" [./src/matrix_mul.cpp:75]   --->   Operation 68 'getelementptr' 'local_C_5_addr' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 69 [2/2] (0.69ns)   --->   "%local_C_5_load = load i6 %local_C_5_addr" [./src/matrix_mul.cpp:78]   --->   Operation 69 'load' 'local_C_5_load' <Predicate = true> <Delay = 0.69> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.69> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 64> <RAM>
ST_4 : Operation 70 [1/1] (0.00ns)   --->   "%local_C_6_addr = getelementptr i32 %local_C_6, i64 0, i64 %zext_ln75" [./src/matrix_mul.cpp:75]   --->   Operation 70 'getelementptr' 'local_C_6_addr' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 71 [2/2] (0.69ns)   --->   "%local_C_6_load = load i6 %local_C_6_addr" [./src/matrix_mul.cpp:78]   --->   Operation 71 'load' 'local_C_6_load' <Predicate = true> <Delay = 0.69> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.69> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 64> <RAM>
ST_4 : Operation 72 [1/1] (0.00ns)   --->   "%local_C_7_addr = getelementptr i32 %local_C_7, i64 0, i64 %zext_ln75" [./src/matrix_mul.cpp:75]   --->   Operation 72 'getelementptr' 'local_C_7_addr' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 73 [2/2] (0.69ns)   --->   "%local_C_7_load = load i6 %local_C_7_addr" [./src/matrix_mul.cpp:78]   --->   Operation 73 'load' 'local_C_7_load' <Predicate = true> <Delay = 0.69> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.69> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 64> <RAM>
ST_4 : Operation 74 [1/1] (0.00ns)   --->   "%local_C_8_addr = getelementptr i32 %local_C_8, i64 0, i64 %zext_ln75" [./src/matrix_mul.cpp:75]   --->   Operation 74 'getelementptr' 'local_C_8_addr' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 75 [2/2] (0.69ns)   --->   "%local_C_8_load = load i6 %local_C_8_addr" [./src/matrix_mul.cpp:78]   --->   Operation 75 'load' 'local_C_8_load' <Predicate = true> <Delay = 0.69> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.69> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 64> <RAM>
ST_4 : Operation 76 [1/1] (0.00ns)   --->   "%local_C_9_addr = getelementptr i32 %local_C_9, i64 0, i64 %zext_ln75" [./src/matrix_mul.cpp:75]   --->   Operation 76 'getelementptr' 'local_C_9_addr' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 77 [2/2] (0.69ns)   --->   "%local_C_9_load = load i6 %local_C_9_addr" [./src/matrix_mul.cpp:78]   --->   Operation 77 'load' 'local_C_9_load' <Predicate = true> <Delay = 0.69> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.69> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 64> <RAM>
ST_4 : Operation 78 [1/1] (0.00ns)   --->   "%local_C_10_addr = getelementptr i32 %local_C_10, i64 0, i64 %zext_ln75" [./src/matrix_mul.cpp:75]   --->   Operation 78 'getelementptr' 'local_C_10_addr' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 79 [2/2] (0.69ns)   --->   "%local_C_10_load = load i6 %local_C_10_addr" [./src/matrix_mul.cpp:78]   --->   Operation 79 'load' 'local_C_10_load' <Predicate = true> <Delay = 0.69> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.69> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 64> <RAM>
ST_4 : Operation 80 [1/1] (0.00ns)   --->   "%local_C_11_addr = getelementptr i32 %local_C_11, i64 0, i64 %zext_ln75" [./src/matrix_mul.cpp:75]   --->   Operation 80 'getelementptr' 'local_C_11_addr' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 81 [2/2] (0.69ns)   --->   "%local_C_11_load = load i6 %local_C_11_addr" [./src/matrix_mul.cpp:78]   --->   Operation 81 'load' 'local_C_11_load' <Predicate = true> <Delay = 0.69> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.69> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 64> <RAM>
ST_4 : Operation 82 [1/1] (0.00ns)   --->   "%local_C_12_addr = getelementptr i32 %local_C_12, i64 0, i64 %zext_ln75" [./src/matrix_mul.cpp:75]   --->   Operation 82 'getelementptr' 'local_C_12_addr' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 83 [2/2] (0.69ns)   --->   "%local_C_12_load = load i6 %local_C_12_addr" [./src/matrix_mul.cpp:78]   --->   Operation 83 'load' 'local_C_12_load' <Predicate = true> <Delay = 0.69> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.69> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 64> <RAM>
ST_4 : Operation 84 [1/1] (0.00ns)   --->   "%local_C_13_addr = getelementptr i32 %local_C_13, i64 0, i64 %zext_ln75" [./src/matrix_mul.cpp:75]   --->   Operation 84 'getelementptr' 'local_C_13_addr' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 85 [2/2] (0.69ns)   --->   "%local_C_13_load = load i6 %local_C_13_addr" [./src/matrix_mul.cpp:78]   --->   Operation 85 'load' 'local_C_13_load' <Predicate = true> <Delay = 0.69> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.69> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 64> <RAM>
ST_4 : Operation 86 [1/1] (0.00ns)   --->   "%local_C_14_addr = getelementptr i32 %local_C_14, i64 0, i64 %zext_ln75" [./src/matrix_mul.cpp:75]   --->   Operation 86 'getelementptr' 'local_C_14_addr' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 87 [2/2] (0.69ns)   --->   "%local_C_14_load = load i6 %local_C_14_addr" [./src/matrix_mul.cpp:78]   --->   Operation 87 'load' 'local_C_14_load' <Predicate = true> <Delay = 0.69> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.69> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 64> <RAM>
ST_4 : Operation 88 [1/1] (0.00ns)   --->   "%local_C_15_addr = getelementptr i32 %local_C_15, i64 0, i64 %zext_ln75" [./src/matrix_mul.cpp:75]   --->   Operation 88 'getelementptr' 'local_C_15_addr' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 89 [2/2] (0.69ns)   --->   "%local_C_15_load = load i6 %local_C_15_addr" [./src/matrix_mul.cpp:78]   --->   Operation 89 'load' 'local_C_15_load' <Predicate = true> <Delay = 0.69> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.69> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 64> <RAM>
ST_4 : Operation 90 [1/1] (0.00ns)   --->   "%local_C_16_addr = getelementptr i32 %local_C_16, i64 0, i64 %zext_ln75" [./src/matrix_mul.cpp:75]   --->   Operation 90 'getelementptr' 'local_C_16_addr' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 91 [2/2] (0.69ns)   --->   "%local_C_16_load = load i6 %local_C_16_addr" [./src/matrix_mul.cpp:78]   --->   Operation 91 'load' 'local_C_16_load' <Predicate = true> <Delay = 0.69> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.69> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 64> <RAM>
ST_4 : Operation 92 [1/1] (0.00ns)   --->   "%local_C_17_addr = getelementptr i32 %local_C_17, i64 0, i64 %zext_ln75" [./src/matrix_mul.cpp:75]   --->   Operation 92 'getelementptr' 'local_C_17_addr' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 93 [2/2] (0.69ns)   --->   "%local_C_17_load = load i6 %local_C_17_addr" [./src/matrix_mul.cpp:78]   --->   Operation 93 'load' 'local_C_17_load' <Predicate = true> <Delay = 0.69> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.69> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 64> <RAM>
ST_4 : Operation 94 [1/1] (0.00ns)   --->   "%local_C_18_addr = getelementptr i32 %local_C_18, i64 0, i64 %zext_ln75" [./src/matrix_mul.cpp:75]   --->   Operation 94 'getelementptr' 'local_C_18_addr' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 95 [2/2] (0.69ns)   --->   "%local_C_18_load = load i6 %local_C_18_addr" [./src/matrix_mul.cpp:78]   --->   Operation 95 'load' 'local_C_18_load' <Predicate = true> <Delay = 0.69> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.69> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 64> <RAM>
ST_4 : Operation 96 [1/1] (0.00ns)   --->   "%local_C_19_addr = getelementptr i32 %local_C_19, i64 0, i64 %zext_ln75" [./src/matrix_mul.cpp:75]   --->   Operation 96 'getelementptr' 'local_C_19_addr' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 97 [2/2] (0.69ns)   --->   "%local_C_19_load = load i6 %local_C_19_addr" [./src/matrix_mul.cpp:78]   --->   Operation 97 'load' 'local_C_19_load' <Predicate = true> <Delay = 0.69> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.69> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 64> <RAM>
ST_4 : Operation 98 [1/1] (0.00ns)   --->   "%local_C_20_addr = getelementptr i32 %local_C_20, i64 0, i64 %zext_ln75" [./src/matrix_mul.cpp:75]   --->   Operation 98 'getelementptr' 'local_C_20_addr' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 99 [2/2] (0.69ns)   --->   "%local_C_20_load = load i6 %local_C_20_addr" [./src/matrix_mul.cpp:78]   --->   Operation 99 'load' 'local_C_20_load' <Predicate = true> <Delay = 0.69> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.69> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 64> <RAM>
ST_4 : Operation 100 [1/1] (0.00ns)   --->   "%local_C_21_addr = getelementptr i32 %local_C_21, i64 0, i64 %zext_ln75" [./src/matrix_mul.cpp:75]   --->   Operation 100 'getelementptr' 'local_C_21_addr' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 101 [2/2] (0.69ns)   --->   "%local_C_21_load = load i6 %local_C_21_addr" [./src/matrix_mul.cpp:78]   --->   Operation 101 'load' 'local_C_21_load' <Predicate = true> <Delay = 0.69> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.69> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 64> <RAM>
ST_4 : Operation 102 [1/1] (0.00ns)   --->   "%local_C_22_addr = getelementptr i32 %local_C_22, i64 0, i64 %zext_ln75" [./src/matrix_mul.cpp:75]   --->   Operation 102 'getelementptr' 'local_C_22_addr' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 103 [2/2] (0.69ns)   --->   "%local_C_22_load = load i6 %local_C_22_addr" [./src/matrix_mul.cpp:78]   --->   Operation 103 'load' 'local_C_22_load' <Predicate = true> <Delay = 0.69> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.69> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 64> <RAM>
ST_4 : Operation 104 [1/1] (0.00ns)   --->   "%local_C_23_addr = getelementptr i32 %local_C_23, i64 0, i64 %zext_ln75" [./src/matrix_mul.cpp:75]   --->   Operation 104 'getelementptr' 'local_C_23_addr' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 105 [2/2] (0.69ns)   --->   "%local_C_23_load = load i6 %local_C_23_addr" [./src/matrix_mul.cpp:78]   --->   Operation 105 'load' 'local_C_23_load' <Predicate = true> <Delay = 0.69> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.69> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 64> <RAM>
ST_4 : Operation 106 [1/1] (0.00ns)   --->   "%local_C_24_addr = getelementptr i32 %local_C_24, i64 0, i64 %zext_ln75" [./src/matrix_mul.cpp:75]   --->   Operation 106 'getelementptr' 'local_C_24_addr' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 107 [2/2] (0.69ns)   --->   "%local_C_24_load = load i6 %local_C_24_addr" [./src/matrix_mul.cpp:78]   --->   Operation 107 'load' 'local_C_24_load' <Predicate = true> <Delay = 0.69> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.69> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 64> <RAM>
ST_4 : Operation 108 [1/1] (0.00ns)   --->   "%local_C_25_addr = getelementptr i32 %local_C_25, i64 0, i64 %zext_ln75" [./src/matrix_mul.cpp:75]   --->   Operation 108 'getelementptr' 'local_C_25_addr' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 109 [2/2] (0.69ns)   --->   "%local_C_25_load = load i6 %local_C_25_addr" [./src/matrix_mul.cpp:78]   --->   Operation 109 'load' 'local_C_25_load' <Predicate = true> <Delay = 0.69> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.69> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 64> <RAM>
ST_4 : Operation 110 [1/1] (0.00ns)   --->   "%local_C_26_addr = getelementptr i32 %local_C_26, i64 0, i64 %zext_ln75" [./src/matrix_mul.cpp:75]   --->   Operation 110 'getelementptr' 'local_C_26_addr' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 111 [2/2] (0.69ns)   --->   "%local_C_26_load = load i6 %local_C_26_addr" [./src/matrix_mul.cpp:78]   --->   Operation 111 'load' 'local_C_26_load' <Predicate = true> <Delay = 0.69> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.69> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 64> <RAM>
ST_4 : Operation 112 [1/1] (0.00ns)   --->   "%local_C_27_addr = getelementptr i32 %local_C_27, i64 0, i64 %zext_ln75" [./src/matrix_mul.cpp:75]   --->   Operation 112 'getelementptr' 'local_C_27_addr' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 113 [2/2] (0.69ns)   --->   "%local_C_27_load = load i6 %local_C_27_addr" [./src/matrix_mul.cpp:78]   --->   Operation 113 'load' 'local_C_27_load' <Predicate = true> <Delay = 0.69> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.69> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 64> <RAM>
ST_4 : Operation 114 [1/1] (0.00ns)   --->   "%local_C_28_addr = getelementptr i32 %local_C_28, i64 0, i64 %zext_ln75" [./src/matrix_mul.cpp:75]   --->   Operation 114 'getelementptr' 'local_C_28_addr' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 115 [2/2] (0.69ns)   --->   "%local_C_28_load = load i6 %local_C_28_addr" [./src/matrix_mul.cpp:78]   --->   Operation 115 'load' 'local_C_28_load' <Predicate = true> <Delay = 0.69> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.69> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 64> <RAM>
ST_4 : Operation 116 [1/1] (0.00ns)   --->   "%local_C_29_addr = getelementptr i32 %local_C_29, i64 0, i64 %zext_ln75" [./src/matrix_mul.cpp:75]   --->   Operation 116 'getelementptr' 'local_C_29_addr' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 117 [2/2] (0.69ns)   --->   "%local_C_29_load = load i6 %local_C_29_addr" [./src/matrix_mul.cpp:78]   --->   Operation 117 'load' 'local_C_29_load' <Predicate = true> <Delay = 0.69> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.69> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 64> <RAM>
ST_4 : Operation 118 [1/1] (0.00ns)   --->   "%local_C_30_addr = getelementptr i32 %local_C_30, i64 0, i64 %zext_ln75" [./src/matrix_mul.cpp:75]   --->   Operation 118 'getelementptr' 'local_C_30_addr' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 119 [2/2] (0.69ns)   --->   "%local_C_30_load = load i6 %local_C_30_addr" [./src/matrix_mul.cpp:78]   --->   Operation 119 'load' 'local_C_30_load' <Predicate = true> <Delay = 0.69> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.69> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 64> <RAM>
ST_4 : Operation 120 [1/1] (0.00ns)   --->   "%local_C_31_addr = getelementptr i32 %local_C_31, i64 0, i64 %zext_ln75" [./src/matrix_mul.cpp:75]   --->   Operation 120 'getelementptr' 'local_C_31_addr' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 121 [2/2] (0.69ns)   --->   "%local_C_31_load = load i6 %local_C_31_addr" [./src/matrix_mul.cpp:78]   --->   Operation 121 'load' 'local_C_31_load' <Predicate = true> <Delay = 0.69> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.69> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 64> <RAM>
ST_4 : Operation 122 [1/1] (0.00ns)   --->   "%local_C_32_addr = getelementptr i32 %local_C_32, i64 0, i64 %zext_ln75" [./src/matrix_mul.cpp:75]   --->   Operation 122 'getelementptr' 'local_C_32_addr' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 123 [2/2] (0.69ns)   --->   "%local_C_32_load = load i6 %local_C_32_addr" [./src/matrix_mul.cpp:78]   --->   Operation 123 'load' 'local_C_32_load' <Predicate = true> <Delay = 0.69> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.69> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 64> <RAM>
ST_4 : Operation 124 [1/1] (0.00ns)   --->   "%local_C_33_addr = getelementptr i32 %local_C_33, i64 0, i64 %zext_ln75" [./src/matrix_mul.cpp:75]   --->   Operation 124 'getelementptr' 'local_C_33_addr' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 125 [2/2] (0.69ns)   --->   "%local_C_33_load = load i6 %local_C_33_addr" [./src/matrix_mul.cpp:78]   --->   Operation 125 'load' 'local_C_33_load' <Predicate = true> <Delay = 0.69> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.69> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 64> <RAM>
ST_4 : Operation 126 [1/1] (0.00ns)   --->   "%local_C_34_addr = getelementptr i32 %local_C_34, i64 0, i64 %zext_ln75" [./src/matrix_mul.cpp:75]   --->   Operation 126 'getelementptr' 'local_C_34_addr' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 127 [2/2] (0.69ns)   --->   "%local_C_34_load = load i6 %local_C_34_addr" [./src/matrix_mul.cpp:78]   --->   Operation 127 'load' 'local_C_34_load' <Predicate = true> <Delay = 0.69> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.69> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 64> <RAM>
ST_4 : Operation 128 [1/1] (0.00ns)   --->   "%local_C_35_addr = getelementptr i32 %local_C_35, i64 0, i64 %zext_ln75" [./src/matrix_mul.cpp:75]   --->   Operation 128 'getelementptr' 'local_C_35_addr' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 129 [2/2] (0.69ns)   --->   "%local_C_35_load = load i6 %local_C_35_addr" [./src/matrix_mul.cpp:78]   --->   Operation 129 'load' 'local_C_35_load' <Predicate = true> <Delay = 0.69> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.69> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 64> <RAM>
ST_4 : Operation 130 [1/1] (0.00ns)   --->   "%local_C_36_addr = getelementptr i32 %local_C_36, i64 0, i64 %zext_ln75" [./src/matrix_mul.cpp:75]   --->   Operation 130 'getelementptr' 'local_C_36_addr' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 131 [2/2] (0.69ns)   --->   "%local_C_36_load = load i6 %local_C_36_addr" [./src/matrix_mul.cpp:78]   --->   Operation 131 'load' 'local_C_36_load' <Predicate = true> <Delay = 0.69> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.69> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 64> <RAM>
ST_4 : Operation 132 [1/1] (0.00ns)   --->   "%local_C_37_addr = getelementptr i32 %local_C_37, i64 0, i64 %zext_ln75" [./src/matrix_mul.cpp:75]   --->   Operation 132 'getelementptr' 'local_C_37_addr' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 133 [2/2] (0.69ns)   --->   "%local_C_37_load = load i6 %local_C_37_addr" [./src/matrix_mul.cpp:78]   --->   Operation 133 'load' 'local_C_37_load' <Predicate = true> <Delay = 0.69> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.69> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 64> <RAM>
ST_4 : Operation 134 [1/1] (0.00ns)   --->   "%local_C_38_addr = getelementptr i32 %local_C_38, i64 0, i64 %zext_ln75" [./src/matrix_mul.cpp:75]   --->   Operation 134 'getelementptr' 'local_C_38_addr' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 135 [2/2] (0.69ns)   --->   "%local_C_38_load = load i6 %local_C_38_addr" [./src/matrix_mul.cpp:78]   --->   Operation 135 'load' 'local_C_38_load' <Predicate = true> <Delay = 0.69> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.69> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 64> <RAM>
ST_4 : Operation 136 [1/1] (0.00ns)   --->   "%local_C_39_addr = getelementptr i32 %local_C_39, i64 0, i64 %zext_ln75" [./src/matrix_mul.cpp:75]   --->   Operation 136 'getelementptr' 'local_C_39_addr' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 137 [2/2] (0.69ns)   --->   "%local_C_39_load = load i6 %local_C_39_addr" [./src/matrix_mul.cpp:78]   --->   Operation 137 'load' 'local_C_39_load' <Predicate = true> <Delay = 0.69> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.69> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 64> <RAM>
ST_4 : Operation 138 [1/1] (0.00ns)   --->   "%local_C_40_addr = getelementptr i32 %local_C_40, i64 0, i64 %zext_ln75" [./src/matrix_mul.cpp:75]   --->   Operation 138 'getelementptr' 'local_C_40_addr' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 139 [2/2] (0.69ns)   --->   "%local_C_40_load = load i6 %local_C_40_addr" [./src/matrix_mul.cpp:78]   --->   Operation 139 'load' 'local_C_40_load' <Predicate = true> <Delay = 0.69> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.69> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 64> <RAM>
ST_4 : Operation 140 [1/1] (0.00ns)   --->   "%local_C_41_addr = getelementptr i32 %local_C_41, i64 0, i64 %zext_ln75" [./src/matrix_mul.cpp:75]   --->   Operation 140 'getelementptr' 'local_C_41_addr' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 141 [2/2] (0.69ns)   --->   "%local_C_41_load = load i6 %local_C_41_addr" [./src/matrix_mul.cpp:78]   --->   Operation 141 'load' 'local_C_41_load' <Predicate = true> <Delay = 0.69> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.69> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 64> <RAM>
ST_4 : Operation 142 [1/1] (0.00ns)   --->   "%local_C_42_addr = getelementptr i32 %local_C_42, i64 0, i64 %zext_ln75" [./src/matrix_mul.cpp:75]   --->   Operation 142 'getelementptr' 'local_C_42_addr' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 143 [2/2] (0.69ns)   --->   "%local_C_42_load = load i6 %local_C_42_addr" [./src/matrix_mul.cpp:78]   --->   Operation 143 'load' 'local_C_42_load' <Predicate = true> <Delay = 0.69> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.69> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 64> <RAM>
ST_4 : Operation 144 [1/1] (0.00ns)   --->   "%local_C_43_addr = getelementptr i32 %local_C_43, i64 0, i64 %zext_ln75" [./src/matrix_mul.cpp:75]   --->   Operation 144 'getelementptr' 'local_C_43_addr' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 145 [2/2] (0.69ns)   --->   "%local_C_43_load = load i6 %local_C_43_addr" [./src/matrix_mul.cpp:78]   --->   Operation 145 'load' 'local_C_43_load' <Predicate = true> <Delay = 0.69> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.69> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 64> <RAM>
ST_4 : Operation 146 [1/1] (0.00ns)   --->   "%local_C_44_addr = getelementptr i32 %local_C_44, i64 0, i64 %zext_ln75" [./src/matrix_mul.cpp:75]   --->   Operation 146 'getelementptr' 'local_C_44_addr' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 147 [2/2] (0.69ns)   --->   "%local_C_44_load = load i6 %local_C_44_addr" [./src/matrix_mul.cpp:78]   --->   Operation 147 'load' 'local_C_44_load' <Predicate = true> <Delay = 0.69> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.69> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 64> <RAM>
ST_4 : Operation 148 [1/1] (0.00ns)   --->   "%local_C_45_addr = getelementptr i32 %local_C_45, i64 0, i64 %zext_ln75" [./src/matrix_mul.cpp:75]   --->   Operation 148 'getelementptr' 'local_C_45_addr' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 149 [2/2] (0.69ns)   --->   "%local_C_45_load = load i6 %local_C_45_addr" [./src/matrix_mul.cpp:78]   --->   Operation 149 'load' 'local_C_45_load' <Predicate = true> <Delay = 0.69> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.69> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 64> <RAM>
ST_4 : Operation 150 [1/1] (0.00ns)   --->   "%local_C_46_addr = getelementptr i32 %local_C_46, i64 0, i64 %zext_ln75" [./src/matrix_mul.cpp:75]   --->   Operation 150 'getelementptr' 'local_C_46_addr' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 151 [2/2] (0.69ns)   --->   "%local_C_46_load = load i6 %local_C_46_addr" [./src/matrix_mul.cpp:78]   --->   Operation 151 'load' 'local_C_46_load' <Predicate = true> <Delay = 0.69> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.69> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 64> <RAM>
ST_4 : Operation 152 [1/1] (0.00ns)   --->   "%local_C_47_addr = getelementptr i32 %local_C_47, i64 0, i64 %zext_ln75" [./src/matrix_mul.cpp:75]   --->   Operation 152 'getelementptr' 'local_C_47_addr' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 153 [2/2] (0.69ns)   --->   "%local_C_47_load = load i6 %local_C_47_addr" [./src/matrix_mul.cpp:78]   --->   Operation 153 'load' 'local_C_47_load' <Predicate = true> <Delay = 0.69> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.69> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 64> <RAM>
ST_4 : Operation 154 [1/1] (0.00ns)   --->   "%local_C_48_addr = getelementptr i32 %local_C_48, i64 0, i64 %zext_ln75" [./src/matrix_mul.cpp:75]   --->   Operation 154 'getelementptr' 'local_C_48_addr' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 155 [2/2] (0.69ns)   --->   "%local_C_48_load = load i6 %local_C_48_addr" [./src/matrix_mul.cpp:78]   --->   Operation 155 'load' 'local_C_48_load' <Predicate = true> <Delay = 0.69> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.69> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 64> <RAM>
ST_4 : Operation 156 [1/1] (0.00ns)   --->   "%local_C_49_addr = getelementptr i32 %local_C_49, i64 0, i64 %zext_ln75" [./src/matrix_mul.cpp:75]   --->   Operation 156 'getelementptr' 'local_C_49_addr' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 157 [2/2] (0.69ns)   --->   "%local_C_49_load = load i6 %local_C_49_addr" [./src/matrix_mul.cpp:78]   --->   Operation 157 'load' 'local_C_49_load' <Predicate = true> <Delay = 0.69> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.69> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 64> <RAM>
ST_4 : Operation 158 [1/1] (0.00ns)   --->   "%local_C_50_addr = getelementptr i32 %local_C_50, i64 0, i64 %zext_ln75" [./src/matrix_mul.cpp:75]   --->   Operation 158 'getelementptr' 'local_C_50_addr' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 159 [2/2] (0.69ns)   --->   "%local_C_50_load = load i6 %local_C_50_addr" [./src/matrix_mul.cpp:78]   --->   Operation 159 'load' 'local_C_50_load' <Predicate = true> <Delay = 0.69> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.69> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 64> <RAM>
ST_4 : Operation 160 [1/1] (0.00ns)   --->   "%local_C_51_addr = getelementptr i32 %local_C_51, i64 0, i64 %zext_ln75" [./src/matrix_mul.cpp:75]   --->   Operation 160 'getelementptr' 'local_C_51_addr' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 161 [2/2] (0.69ns)   --->   "%local_C_51_load = load i6 %local_C_51_addr" [./src/matrix_mul.cpp:78]   --->   Operation 161 'load' 'local_C_51_load' <Predicate = true> <Delay = 0.69> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.69> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 64> <RAM>
ST_4 : Operation 162 [1/1] (0.00ns)   --->   "%local_C_52_addr = getelementptr i32 %local_C_52, i64 0, i64 %zext_ln75" [./src/matrix_mul.cpp:75]   --->   Operation 162 'getelementptr' 'local_C_52_addr' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 163 [2/2] (0.69ns)   --->   "%local_C_52_load = load i6 %local_C_52_addr" [./src/matrix_mul.cpp:78]   --->   Operation 163 'load' 'local_C_52_load' <Predicate = true> <Delay = 0.69> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.69> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 64> <RAM>
ST_4 : Operation 164 [1/1] (0.00ns)   --->   "%local_C_53_addr = getelementptr i32 %local_C_53, i64 0, i64 %zext_ln75" [./src/matrix_mul.cpp:75]   --->   Operation 164 'getelementptr' 'local_C_53_addr' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 165 [2/2] (0.69ns)   --->   "%local_C_53_load = load i6 %local_C_53_addr" [./src/matrix_mul.cpp:78]   --->   Operation 165 'load' 'local_C_53_load' <Predicate = true> <Delay = 0.69> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.69> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 64> <RAM>
ST_4 : Operation 166 [1/1] (0.00ns)   --->   "%local_C_54_addr = getelementptr i32 %local_C_54, i64 0, i64 %zext_ln75" [./src/matrix_mul.cpp:75]   --->   Operation 166 'getelementptr' 'local_C_54_addr' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 167 [2/2] (0.69ns)   --->   "%local_C_54_load = load i6 %local_C_54_addr" [./src/matrix_mul.cpp:78]   --->   Operation 167 'load' 'local_C_54_load' <Predicate = true> <Delay = 0.69> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.69> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 64> <RAM>
ST_4 : Operation 168 [1/1] (0.00ns)   --->   "%local_C_55_addr = getelementptr i32 %local_C_55, i64 0, i64 %zext_ln75" [./src/matrix_mul.cpp:75]   --->   Operation 168 'getelementptr' 'local_C_55_addr' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 169 [2/2] (0.69ns)   --->   "%local_C_55_load = load i6 %local_C_55_addr" [./src/matrix_mul.cpp:78]   --->   Operation 169 'load' 'local_C_55_load' <Predicate = true> <Delay = 0.69> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.69> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 64> <RAM>
ST_4 : Operation 170 [1/1] (0.00ns)   --->   "%local_C_56_addr = getelementptr i32 %local_C_56, i64 0, i64 %zext_ln75" [./src/matrix_mul.cpp:75]   --->   Operation 170 'getelementptr' 'local_C_56_addr' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 171 [2/2] (0.69ns)   --->   "%local_C_56_load = load i6 %local_C_56_addr" [./src/matrix_mul.cpp:78]   --->   Operation 171 'load' 'local_C_56_load' <Predicate = true> <Delay = 0.69> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.69> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 64> <RAM>
ST_4 : Operation 172 [1/1] (0.00ns)   --->   "%local_C_57_addr = getelementptr i32 %local_C_57, i64 0, i64 %zext_ln75" [./src/matrix_mul.cpp:75]   --->   Operation 172 'getelementptr' 'local_C_57_addr' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 173 [2/2] (0.69ns)   --->   "%local_C_57_load = load i6 %local_C_57_addr" [./src/matrix_mul.cpp:78]   --->   Operation 173 'load' 'local_C_57_load' <Predicate = true> <Delay = 0.69> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.69> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 64> <RAM>
ST_4 : Operation 174 [1/1] (0.00ns)   --->   "%local_C_58_addr = getelementptr i32 %local_C_58, i64 0, i64 %zext_ln75" [./src/matrix_mul.cpp:75]   --->   Operation 174 'getelementptr' 'local_C_58_addr' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 175 [2/2] (0.69ns)   --->   "%local_C_58_load = load i6 %local_C_58_addr" [./src/matrix_mul.cpp:78]   --->   Operation 175 'load' 'local_C_58_load' <Predicate = true> <Delay = 0.69> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.69> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 64> <RAM>
ST_4 : Operation 176 [1/1] (0.00ns)   --->   "%local_C_59_addr = getelementptr i32 %local_C_59, i64 0, i64 %zext_ln75" [./src/matrix_mul.cpp:75]   --->   Operation 176 'getelementptr' 'local_C_59_addr' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 177 [2/2] (0.69ns)   --->   "%local_C_59_load = load i6 %local_C_59_addr" [./src/matrix_mul.cpp:78]   --->   Operation 177 'load' 'local_C_59_load' <Predicate = true> <Delay = 0.69> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.69> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 64> <RAM>
ST_4 : Operation 178 [1/1] (0.00ns)   --->   "%local_C_60_addr = getelementptr i32 %local_C_60, i64 0, i64 %zext_ln75" [./src/matrix_mul.cpp:75]   --->   Operation 178 'getelementptr' 'local_C_60_addr' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 179 [2/2] (0.69ns)   --->   "%local_C_60_load = load i6 %local_C_60_addr" [./src/matrix_mul.cpp:78]   --->   Operation 179 'load' 'local_C_60_load' <Predicate = true> <Delay = 0.69> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.69> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 64> <RAM>
ST_4 : Operation 180 [1/1] (0.00ns)   --->   "%local_C_61_addr = getelementptr i32 %local_C_61, i64 0, i64 %zext_ln75" [./src/matrix_mul.cpp:75]   --->   Operation 180 'getelementptr' 'local_C_61_addr' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 181 [2/2] (0.69ns)   --->   "%local_C_61_load = load i6 %local_C_61_addr" [./src/matrix_mul.cpp:78]   --->   Operation 181 'load' 'local_C_61_load' <Predicate = true> <Delay = 0.69> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.69> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 64> <RAM>
ST_4 : Operation 182 [1/1] (0.00ns)   --->   "%local_C_62_addr = getelementptr i32 %local_C_62, i64 0, i64 %zext_ln75" [./src/matrix_mul.cpp:75]   --->   Operation 182 'getelementptr' 'local_C_62_addr' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 183 [2/2] (0.69ns)   --->   "%local_C_62_load = load i6 %local_C_62_addr" [./src/matrix_mul.cpp:78]   --->   Operation 183 'load' 'local_C_62_load' <Predicate = true> <Delay = 0.69> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.69> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 64> <RAM>
ST_4 : Operation 184 [1/1] (0.00ns)   --->   "%local_C_63_addr = getelementptr i32 %local_C_63, i64 0, i64 %zext_ln75" [./src/matrix_mul.cpp:75]   --->   Operation 184 'getelementptr' 'local_C_63_addr' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 185 [2/2] (0.69ns)   --->   "%local_C_63_load = load i6 %local_C_63_addr" [./src/matrix_mul.cpp:78]   --->   Operation 185 'load' 'local_C_63_load' <Predicate = true> <Delay = 0.69> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.69> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 64> <RAM>

State 5 <SV = 4> <Delay = 2.43>
ST_5 : Operation 186 [1/1] (0.00ns)   --->   "%specloopname_ln0 = specloopname void @_ssdm_op_SpecLoopName, void @VITIS_LOOP_75_13_VITIS_LOOP_76_14_str"   --->   Operation 186 'specloopname' 'specloopname_ln0' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 187 [1/1] (0.00ns)   --->   "%empty_34 = speclooptripcount i32 @_ssdm_op_SpecLoopTripCount, i64 4096, i64 4096, i64 4096"   --->   Operation 187 'speclooptripcount' 'empty_34' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 188 [1/1] (0.00ns)   --->   "%sext_ln75 = sext i62 %sext_ln76_mid2_v" [./src/matrix_mul.cpp:75]   --->   Operation 188 'sext' 'sext_ln75' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 189 [1/1] (0.00ns)   --->   "%gmem2_addr = getelementptr i32 %gmem2, i64 %sext_ln75" [./src/matrix_mul.cpp:76]   --->   Operation 189 'getelementptr' 'gmem2_addr' <Predicate = (or_ln75)> <Delay = 0.00>
ST_5 : Operation 190 [1/1] (2.43ns)   --->   "%empty_33 = writereq i1 @_ssdm_op_WriteReq.m_axi.p1i32, i32 %gmem2_addr, i32 64" [./src/matrix_mul.cpp:76]   --->   Operation 190 'writereq' 'empty_33' <Predicate = (or_ln75)> <Delay = 2.43> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_5 : Operation 191 [1/1] (0.00ns)   --->   "%br_ln76 = br void %for.inc136.split" [./src/matrix_mul.cpp:76]   --->   Operation 191 'br' 'br_ln76' <Predicate = (or_ln75)> <Delay = 0.00>
ST_5 : Operation 192 [1/2] (0.69ns)   --->   "%local_C_load = load i6 %local_C_addr" [./src/matrix_mul.cpp:78]   --->   Operation 192 'load' 'local_C_load' <Predicate = true> <Delay = 0.69> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.69> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 64> <RAM>
ST_5 : Operation 193 [1/2] (0.69ns)   --->   "%local_C_1_load = load i6 %local_C_1_addr" [./src/matrix_mul.cpp:78]   --->   Operation 193 'load' 'local_C_1_load' <Predicate = true> <Delay = 0.69> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.69> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 64> <RAM>
ST_5 : Operation 194 [1/2] (0.69ns)   --->   "%local_C_2_load = load i6 %local_C_2_addr" [./src/matrix_mul.cpp:78]   --->   Operation 194 'load' 'local_C_2_load' <Predicate = true> <Delay = 0.69> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.69> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 64> <RAM>
ST_5 : Operation 195 [1/2] (0.69ns)   --->   "%local_C_3_load = load i6 %local_C_3_addr" [./src/matrix_mul.cpp:78]   --->   Operation 195 'load' 'local_C_3_load' <Predicate = true> <Delay = 0.69> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.69> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 64> <RAM>
ST_5 : Operation 196 [1/2] (0.69ns)   --->   "%local_C_4_load = load i6 %local_C_4_addr" [./src/matrix_mul.cpp:78]   --->   Operation 196 'load' 'local_C_4_load' <Predicate = true> <Delay = 0.69> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.69> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 64> <RAM>
ST_5 : Operation 197 [1/2] (0.69ns)   --->   "%local_C_5_load = load i6 %local_C_5_addr" [./src/matrix_mul.cpp:78]   --->   Operation 197 'load' 'local_C_5_load' <Predicate = true> <Delay = 0.69> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.69> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 64> <RAM>
ST_5 : Operation 198 [1/2] (0.69ns)   --->   "%local_C_6_load = load i6 %local_C_6_addr" [./src/matrix_mul.cpp:78]   --->   Operation 198 'load' 'local_C_6_load' <Predicate = true> <Delay = 0.69> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.69> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 64> <RAM>
ST_5 : Operation 199 [1/2] (0.69ns)   --->   "%local_C_7_load = load i6 %local_C_7_addr" [./src/matrix_mul.cpp:78]   --->   Operation 199 'load' 'local_C_7_load' <Predicate = true> <Delay = 0.69> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.69> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 64> <RAM>
ST_5 : Operation 200 [1/2] (0.69ns)   --->   "%local_C_8_load = load i6 %local_C_8_addr" [./src/matrix_mul.cpp:78]   --->   Operation 200 'load' 'local_C_8_load' <Predicate = true> <Delay = 0.69> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.69> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 64> <RAM>
ST_5 : Operation 201 [1/2] (0.69ns)   --->   "%local_C_9_load = load i6 %local_C_9_addr" [./src/matrix_mul.cpp:78]   --->   Operation 201 'load' 'local_C_9_load' <Predicate = true> <Delay = 0.69> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.69> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 64> <RAM>
ST_5 : Operation 202 [1/2] (0.69ns)   --->   "%local_C_10_load = load i6 %local_C_10_addr" [./src/matrix_mul.cpp:78]   --->   Operation 202 'load' 'local_C_10_load' <Predicate = true> <Delay = 0.69> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.69> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 64> <RAM>
ST_5 : Operation 203 [1/2] (0.69ns)   --->   "%local_C_11_load = load i6 %local_C_11_addr" [./src/matrix_mul.cpp:78]   --->   Operation 203 'load' 'local_C_11_load' <Predicate = true> <Delay = 0.69> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.69> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 64> <RAM>
ST_5 : Operation 204 [1/2] (0.69ns)   --->   "%local_C_12_load = load i6 %local_C_12_addr" [./src/matrix_mul.cpp:78]   --->   Operation 204 'load' 'local_C_12_load' <Predicate = true> <Delay = 0.69> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.69> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 64> <RAM>
ST_5 : Operation 205 [1/2] (0.69ns)   --->   "%local_C_13_load = load i6 %local_C_13_addr" [./src/matrix_mul.cpp:78]   --->   Operation 205 'load' 'local_C_13_load' <Predicate = true> <Delay = 0.69> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.69> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 64> <RAM>
ST_5 : Operation 206 [1/2] (0.69ns)   --->   "%local_C_14_load = load i6 %local_C_14_addr" [./src/matrix_mul.cpp:78]   --->   Operation 206 'load' 'local_C_14_load' <Predicate = true> <Delay = 0.69> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.69> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 64> <RAM>
ST_5 : Operation 207 [1/2] (0.69ns)   --->   "%local_C_15_load = load i6 %local_C_15_addr" [./src/matrix_mul.cpp:78]   --->   Operation 207 'load' 'local_C_15_load' <Predicate = true> <Delay = 0.69> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.69> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 64> <RAM>
ST_5 : Operation 208 [1/2] (0.69ns)   --->   "%local_C_16_load = load i6 %local_C_16_addr" [./src/matrix_mul.cpp:78]   --->   Operation 208 'load' 'local_C_16_load' <Predicate = true> <Delay = 0.69> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.69> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 64> <RAM>
ST_5 : Operation 209 [1/2] (0.69ns)   --->   "%local_C_17_load = load i6 %local_C_17_addr" [./src/matrix_mul.cpp:78]   --->   Operation 209 'load' 'local_C_17_load' <Predicate = true> <Delay = 0.69> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.69> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 64> <RAM>
ST_5 : Operation 210 [1/2] (0.69ns)   --->   "%local_C_18_load = load i6 %local_C_18_addr" [./src/matrix_mul.cpp:78]   --->   Operation 210 'load' 'local_C_18_load' <Predicate = true> <Delay = 0.69> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.69> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 64> <RAM>
ST_5 : Operation 211 [1/2] (0.69ns)   --->   "%local_C_19_load = load i6 %local_C_19_addr" [./src/matrix_mul.cpp:78]   --->   Operation 211 'load' 'local_C_19_load' <Predicate = true> <Delay = 0.69> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.69> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 64> <RAM>
ST_5 : Operation 212 [1/2] (0.69ns)   --->   "%local_C_20_load = load i6 %local_C_20_addr" [./src/matrix_mul.cpp:78]   --->   Operation 212 'load' 'local_C_20_load' <Predicate = true> <Delay = 0.69> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.69> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 64> <RAM>
ST_5 : Operation 213 [1/2] (0.69ns)   --->   "%local_C_21_load = load i6 %local_C_21_addr" [./src/matrix_mul.cpp:78]   --->   Operation 213 'load' 'local_C_21_load' <Predicate = true> <Delay = 0.69> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.69> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 64> <RAM>
ST_5 : Operation 214 [1/2] (0.69ns)   --->   "%local_C_22_load = load i6 %local_C_22_addr" [./src/matrix_mul.cpp:78]   --->   Operation 214 'load' 'local_C_22_load' <Predicate = true> <Delay = 0.69> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.69> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 64> <RAM>
ST_5 : Operation 215 [1/2] (0.69ns)   --->   "%local_C_23_load = load i6 %local_C_23_addr" [./src/matrix_mul.cpp:78]   --->   Operation 215 'load' 'local_C_23_load' <Predicate = true> <Delay = 0.69> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.69> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 64> <RAM>
ST_5 : Operation 216 [1/2] (0.69ns)   --->   "%local_C_24_load = load i6 %local_C_24_addr" [./src/matrix_mul.cpp:78]   --->   Operation 216 'load' 'local_C_24_load' <Predicate = true> <Delay = 0.69> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.69> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 64> <RAM>
ST_5 : Operation 217 [1/2] (0.69ns)   --->   "%local_C_25_load = load i6 %local_C_25_addr" [./src/matrix_mul.cpp:78]   --->   Operation 217 'load' 'local_C_25_load' <Predicate = true> <Delay = 0.69> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.69> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 64> <RAM>
ST_5 : Operation 218 [1/2] (0.69ns)   --->   "%local_C_26_load = load i6 %local_C_26_addr" [./src/matrix_mul.cpp:78]   --->   Operation 218 'load' 'local_C_26_load' <Predicate = true> <Delay = 0.69> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.69> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 64> <RAM>
ST_5 : Operation 219 [1/2] (0.69ns)   --->   "%local_C_27_load = load i6 %local_C_27_addr" [./src/matrix_mul.cpp:78]   --->   Operation 219 'load' 'local_C_27_load' <Predicate = true> <Delay = 0.69> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.69> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 64> <RAM>
ST_5 : Operation 220 [1/2] (0.69ns)   --->   "%local_C_28_load = load i6 %local_C_28_addr" [./src/matrix_mul.cpp:78]   --->   Operation 220 'load' 'local_C_28_load' <Predicate = true> <Delay = 0.69> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.69> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 64> <RAM>
ST_5 : Operation 221 [1/2] (0.69ns)   --->   "%local_C_29_load = load i6 %local_C_29_addr" [./src/matrix_mul.cpp:78]   --->   Operation 221 'load' 'local_C_29_load' <Predicate = true> <Delay = 0.69> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.69> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 64> <RAM>
ST_5 : Operation 222 [1/2] (0.69ns)   --->   "%local_C_30_load = load i6 %local_C_30_addr" [./src/matrix_mul.cpp:78]   --->   Operation 222 'load' 'local_C_30_load' <Predicate = true> <Delay = 0.69> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.69> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 64> <RAM>
ST_5 : Operation 223 [1/2] (0.69ns)   --->   "%local_C_31_load = load i6 %local_C_31_addr" [./src/matrix_mul.cpp:78]   --->   Operation 223 'load' 'local_C_31_load' <Predicate = true> <Delay = 0.69> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.69> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 64> <RAM>
ST_5 : Operation 224 [1/2] (0.69ns)   --->   "%local_C_32_load = load i6 %local_C_32_addr" [./src/matrix_mul.cpp:78]   --->   Operation 224 'load' 'local_C_32_load' <Predicate = true> <Delay = 0.69> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.69> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 64> <RAM>
ST_5 : Operation 225 [1/2] (0.69ns)   --->   "%local_C_33_load = load i6 %local_C_33_addr" [./src/matrix_mul.cpp:78]   --->   Operation 225 'load' 'local_C_33_load' <Predicate = true> <Delay = 0.69> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.69> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 64> <RAM>
ST_5 : Operation 226 [1/2] (0.69ns)   --->   "%local_C_34_load = load i6 %local_C_34_addr" [./src/matrix_mul.cpp:78]   --->   Operation 226 'load' 'local_C_34_load' <Predicate = true> <Delay = 0.69> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.69> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 64> <RAM>
ST_5 : Operation 227 [1/2] (0.69ns)   --->   "%local_C_35_load = load i6 %local_C_35_addr" [./src/matrix_mul.cpp:78]   --->   Operation 227 'load' 'local_C_35_load' <Predicate = true> <Delay = 0.69> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.69> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 64> <RAM>
ST_5 : Operation 228 [1/2] (0.69ns)   --->   "%local_C_36_load = load i6 %local_C_36_addr" [./src/matrix_mul.cpp:78]   --->   Operation 228 'load' 'local_C_36_load' <Predicate = true> <Delay = 0.69> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.69> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 64> <RAM>
ST_5 : Operation 229 [1/2] (0.69ns)   --->   "%local_C_37_load = load i6 %local_C_37_addr" [./src/matrix_mul.cpp:78]   --->   Operation 229 'load' 'local_C_37_load' <Predicate = true> <Delay = 0.69> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.69> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 64> <RAM>
ST_5 : Operation 230 [1/2] (0.69ns)   --->   "%local_C_38_load = load i6 %local_C_38_addr" [./src/matrix_mul.cpp:78]   --->   Operation 230 'load' 'local_C_38_load' <Predicate = true> <Delay = 0.69> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.69> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 64> <RAM>
ST_5 : Operation 231 [1/2] (0.69ns)   --->   "%local_C_39_load = load i6 %local_C_39_addr" [./src/matrix_mul.cpp:78]   --->   Operation 231 'load' 'local_C_39_load' <Predicate = true> <Delay = 0.69> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.69> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 64> <RAM>
ST_5 : Operation 232 [1/2] (0.69ns)   --->   "%local_C_40_load = load i6 %local_C_40_addr" [./src/matrix_mul.cpp:78]   --->   Operation 232 'load' 'local_C_40_load' <Predicate = true> <Delay = 0.69> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.69> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 64> <RAM>
ST_5 : Operation 233 [1/2] (0.69ns)   --->   "%local_C_41_load = load i6 %local_C_41_addr" [./src/matrix_mul.cpp:78]   --->   Operation 233 'load' 'local_C_41_load' <Predicate = true> <Delay = 0.69> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.69> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 64> <RAM>
ST_5 : Operation 234 [1/2] (0.69ns)   --->   "%local_C_42_load = load i6 %local_C_42_addr" [./src/matrix_mul.cpp:78]   --->   Operation 234 'load' 'local_C_42_load' <Predicate = true> <Delay = 0.69> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.69> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 64> <RAM>
ST_5 : Operation 235 [1/2] (0.69ns)   --->   "%local_C_43_load = load i6 %local_C_43_addr" [./src/matrix_mul.cpp:78]   --->   Operation 235 'load' 'local_C_43_load' <Predicate = true> <Delay = 0.69> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.69> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 64> <RAM>
ST_5 : Operation 236 [1/2] (0.69ns)   --->   "%local_C_44_load = load i6 %local_C_44_addr" [./src/matrix_mul.cpp:78]   --->   Operation 236 'load' 'local_C_44_load' <Predicate = true> <Delay = 0.69> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.69> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 64> <RAM>
ST_5 : Operation 237 [1/2] (0.69ns)   --->   "%local_C_45_load = load i6 %local_C_45_addr" [./src/matrix_mul.cpp:78]   --->   Operation 237 'load' 'local_C_45_load' <Predicate = true> <Delay = 0.69> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.69> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 64> <RAM>
ST_5 : Operation 238 [1/2] (0.69ns)   --->   "%local_C_46_load = load i6 %local_C_46_addr" [./src/matrix_mul.cpp:78]   --->   Operation 238 'load' 'local_C_46_load' <Predicate = true> <Delay = 0.69> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.69> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 64> <RAM>
ST_5 : Operation 239 [1/2] (0.69ns)   --->   "%local_C_47_load = load i6 %local_C_47_addr" [./src/matrix_mul.cpp:78]   --->   Operation 239 'load' 'local_C_47_load' <Predicate = true> <Delay = 0.69> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.69> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 64> <RAM>
ST_5 : Operation 240 [1/2] (0.69ns)   --->   "%local_C_48_load = load i6 %local_C_48_addr" [./src/matrix_mul.cpp:78]   --->   Operation 240 'load' 'local_C_48_load' <Predicate = true> <Delay = 0.69> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.69> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 64> <RAM>
ST_5 : Operation 241 [1/2] (0.69ns)   --->   "%local_C_49_load = load i6 %local_C_49_addr" [./src/matrix_mul.cpp:78]   --->   Operation 241 'load' 'local_C_49_load' <Predicate = true> <Delay = 0.69> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.69> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 64> <RAM>
ST_5 : Operation 242 [1/2] (0.69ns)   --->   "%local_C_50_load = load i6 %local_C_50_addr" [./src/matrix_mul.cpp:78]   --->   Operation 242 'load' 'local_C_50_load' <Predicate = true> <Delay = 0.69> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.69> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 64> <RAM>
ST_5 : Operation 243 [1/2] (0.69ns)   --->   "%local_C_51_load = load i6 %local_C_51_addr" [./src/matrix_mul.cpp:78]   --->   Operation 243 'load' 'local_C_51_load' <Predicate = true> <Delay = 0.69> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.69> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 64> <RAM>
ST_5 : Operation 244 [1/2] (0.69ns)   --->   "%local_C_52_load = load i6 %local_C_52_addr" [./src/matrix_mul.cpp:78]   --->   Operation 244 'load' 'local_C_52_load' <Predicate = true> <Delay = 0.69> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.69> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 64> <RAM>
ST_5 : Operation 245 [1/2] (0.69ns)   --->   "%local_C_53_load = load i6 %local_C_53_addr" [./src/matrix_mul.cpp:78]   --->   Operation 245 'load' 'local_C_53_load' <Predicate = true> <Delay = 0.69> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.69> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 64> <RAM>
ST_5 : Operation 246 [1/2] (0.69ns)   --->   "%local_C_54_load = load i6 %local_C_54_addr" [./src/matrix_mul.cpp:78]   --->   Operation 246 'load' 'local_C_54_load' <Predicate = true> <Delay = 0.69> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.69> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 64> <RAM>
ST_5 : Operation 247 [1/2] (0.69ns)   --->   "%local_C_55_load = load i6 %local_C_55_addr" [./src/matrix_mul.cpp:78]   --->   Operation 247 'load' 'local_C_55_load' <Predicate = true> <Delay = 0.69> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.69> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 64> <RAM>
ST_5 : Operation 248 [1/2] (0.69ns)   --->   "%local_C_56_load = load i6 %local_C_56_addr" [./src/matrix_mul.cpp:78]   --->   Operation 248 'load' 'local_C_56_load' <Predicate = true> <Delay = 0.69> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.69> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 64> <RAM>
ST_5 : Operation 249 [1/2] (0.69ns)   --->   "%local_C_57_load = load i6 %local_C_57_addr" [./src/matrix_mul.cpp:78]   --->   Operation 249 'load' 'local_C_57_load' <Predicate = true> <Delay = 0.69> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.69> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 64> <RAM>
ST_5 : Operation 250 [1/2] (0.69ns)   --->   "%local_C_58_load = load i6 %local_C_58_addr" [./src/matrix_mul.cpp:78]   --->   Operation 250 'load' 'local_C_58_load' <Predicate = true> <Delay = 0.69> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.69> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 64> <RAM>
ST_5 : Operation 251 [1/2] (0.69ns)   --->   "%local_C_59_load = load i6 %local_C_59_addr" [./src/matrix_mul.cpp:78]   --->   Operation 251 'load' 'local_C_59_load' <Predicate = true> <Delay = 0.69> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.69> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 64> <RAM>
ST_5 : Operation 252 [1/2] (0.69ns)   --->   "%local_C_60_load = load i6 %local_C_60_addr" [./src/matrix_mul.cpp:78]   --->   Operation 252 'load' 'local_C_60_load' <Predicate = true> <Delay = 0.69> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.69> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 64> <RAM>
ST_5 : Operation 253 [1/2] (0.69ns)   --->   "%local_C_61_load = load i6 %local_C_61_addr" [./src/matrix_mul.cpp:78]   --->   Operation 253 'load' 'local_C_61_load' <Predicate = true> <Delay = 0.69> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.69> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 64> <RAM>
ST_5 : Operation 254 [1/2] (0.69ns)   --->   "%local_C_62_load = load i6 %local_C_62_addr" [./src/matrix_mul.cpp:78]   --->   Operation 254 'load' 'local_C_62_load' <Predicate = true> <Delay = 0.69> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.69> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 64> <RAM>
ST_5 : Operation 255 [1/2] (0.69ns)   --->   "%local_C_63_load = load i6 %local_C_63_addr" [./src/matrix_mul.cpp:78]   --->   Operation 255 'load' 'local_C_63_load' <Predicate = true> <Delay = 0.69> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.69> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 64> <RAM>
ST_5 : Operation 256 [1/1] (0.75ns)   --->   "%tmp_1 = mux i32 @_ssdm_op_Mux.ap_auto.64float.i7, i32 %local_C_load, i32 %local_C_1_load, i32 %local_C_2_load, i32 %local_C_3_load, i32 %local_C_4_load, i32 %local_C_5_load, i32 %local_C_6_load, i32 %local_C_7_load, i32 %local_C_8_load, i32 %local_C_9_load, i32 %local_C_10_load, i32 %local_C_11_load, i32 %local_C_12_load, i32 %local_C_13_load, i32 %local_C_14_load, i32 %local_C_15_load, i32 %local_C_16_load, i32 %local_C_17_load, i32 %local_C_18_load, i32 %local_C_19_load, i32 %local_C_20_load, i32 %local_C_21_load, i32 %local_C_22_load, i32 %local_C_23_load, i32 %local_C_24_load, i32 %local_C_25_load, i32 %local_C_26_load, i32 %local_C_27_load, i32 %local_C_28_load, i32 %local_C_29_load, i32 %local_C_30_load, i32 %local_C_31_load, i32 %local_C_32_load, i32 %local_C_33_load, i32 %local_C_34_load, i32 %local_C_35_load, i32 %local_C_36_load, i32 %local_C_37_load, i32 %local_C_38_load, i32 %local_C_39_load, i32 %local_C_40_load, i32 %local_C_41_load, i32 %local_C_42_load, i32 %local_C_43_load, i32 %local_C_44_load, i32 %local_C_45_load, i32 %local_C_46_load, i32 %local_C_47_load, i32 %local_C_48_load, i32 %local_C_49_load, i32 %local_C_50_load, i32 %local_C_51_load, i32 %local_C_52_load, i32 %local_C_53_load, i32 %local_C_54_load, i32 %local_C_55_load, i32 %local_C_56_load, i32 %local_C_57_load, i32 %local_C_58_load, i32 %local_C_59_load, i32 %local_C_60_load, i32 %local_C_61_load, i32 %local_C_62_load, i32 %local_C_63_load, i7 %select_ln75" [./src/matrix_mul.cpp:78]   --->   Operation 256 'mux' 'tmp_1' <Predicate = true> <Delay = 0.75> <CoreInst = "Multiplexer">   --->   Core 76 'Multiplexer' <Latency = 0> <II = 1> <Delay = 0.75> <FuncUnit> <Opcode : 'mux'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 257 [1/1] (0.00ns)   --->   "%gmem2_addr_1 = getelementptr i32 %gmem2, i64 %sext_ln75" [./src/matrix_mul.cpp:76]   --->   Operation 257 'getelementptr' 'gmem2_addr_1' <Predicate = true> <Delay = 0.00>

State 6 <SV = 5> <Delay = 2.43>
ST_6 : Operation 258 [1/1] (0.00ns)   --->   "%specpipeline_ln77 = specpipeline void @_ssdm_op_SpecPipeline, i32 1, i32 0, i32 0, i32 0, void @empty_8" [./src/matrix_mul.cpp:77]   --->   Operation 258 'specpipeline' 'specpipeline_ln77' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 259 [1/1] (0.00ns)   --->   "%specloopname_ln76 = specloopname void @_ssdm_op_SpecLoopName, void @empty_11" [./src/matrix_mul.cpp:76]   --->   Operation 259 'specloopname' 'specloopname_ln76' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 260 [1/1] (0.00ns)   --->   "%bitcast_ln78 = bitcast i32 %tmp_1" [./src/matrix_mul.cpp:78]   --->   Operation 260 'bitcast' 'bitcast_ln78' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 261 [1/1] (2.43ns)   --->   "%write_ln78 = write void @_ssdm_op_Write.m_axi.p1i32, i32 %gmem2_addr_1, i32 %bitcast_ln78, i4 15" [./src/matrix_mul.cpp:78]   --->   Operation 261 'write' 'write_ln78' <Predicate = true> <Delay = 2.43> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 7 <SV = 6> <Delay = 2.43>
ST_7 : Operation 262 [5/5] (2.43ns)   --->   "%empty = writeresp i1 @_ssdm_op_WriteResp.m_axi.p1i32, i32 %gmem2_addr_1" [./src/matrix_mul.cpp:75]   --->   Operation 262 'writeresp' 'empty' <Predicate = (icmp_ln76_1)> <Delay = 2.43> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 8 <SV = 7> <Delay = 2.43>
ST_8 : Operation 263 [4/5] (2.43ns)   --->   "%empty = writeresp i1 @_ssdm_op_WriteResp.m_axi.p1i32, i32 %gmem2_addr_1" [./src/matrix_mul.cpp:75]   --->   Operation 263 'writeresp' 'empty' <Predicate = (icmp_ln76_1)> <Delay = 2.43> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 9 <SV = 8> <Delay = 2.43>
ST_9 : Operation 264 [3/5] (2.43ns)   --->   "%empty = writeresp i1 @_ssdm_op_WriteResp.m_axi.p1i32, i32 %gmem2_addr_1" [./src/matrix_mul.cpp:75]   --->   Operation 264 'writeresp' 'empty' <Predicate = (icmp_ln76_1)> <Delay = 2.43> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 10 <SV = 9> <Delay = 2.43>
ST_10 : Operation 265 [2/5] (2.43ns)   --->   "%empty = writeresp i1 @_ssdm_op_WriteResp.m_axi.p1i32, i32 %gmem2_addr_1" [./src/matrix_mul.cpp:75]   --->   Operation 265 'writeresp' 'empty' <Predicate = (icmp_ln76_1)> <Delay = 2.43> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_10 : Operation 268 [1/1] (0.00ns)   --->   "%ret_ln0 = ret"   --->   Operation 268 'ret' 'ret_ln0' <Predicate = (icmp_ln75)> <Delay = 0.00>

State 11 <SV = 10> <Delay = 2.43>
ST_11 : Operation 266 [1/5] (2.43ns)   --->   "%empty = writeresp i1 @_ssdm_op_WriteResp.m_axi.p1i32, i32 %gmem2_addr_1" [./src/matrix_mul.cpp:75]   --->   Operation 266 'writeresp' 'empty' <Predicate = (icmp_ln76_1)> <Delay = 2.43> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_11 : Operation 267 [1/1] (0.00ns)   --->   "%br_ln76 = br void %new.latch.for.inc136.split" [./src/matrix_mul.cpp:76]   --->   Operation 267 'br' 'br_ln76' <Predicate = (icmp_ln76_1)> <Delay = 0.00>


============================================================
+ Verbose Summary: Timing violations
============================================================
Target clock period: 3.33ns, clock uncertainty: 0.899ns.

 <State 1>: 2.21ns
The critical path consists of the following:
	'alloca' operation ('jj') [70]  (0 ns)
	'load' operation ('jj_load', ./src/matrix_mul.cpp:76) on local variable 'jj' [91]  (0 ns)
	'icmp' operation ('icmp_ln76', ./src/matrix_mul.cpp:76) [95]  (0.6 ns)
	'select' operation ('select_ln75', ./src/matrix_mul.cpp:75) [97]  (0.308 ns)
	'add' operation ('add_ln76', ./src/matrix_mul.cpp:76) [250]  (0.706 ns)
	'icmp' operation ('icmp_ln76_1', ./src/matrix_mul.cpp:76) [251]  (0.6 ns)

 <State 2>: 2.29ns
The critical path consists of the following:
	'mul' operation ('mul_ln75', ./src/matrix_mul.cpp:75) [102]  (2.29 ns)

 <State 3>: 2.29ns
The critical path consists of the following:
	'mul' operation ('mul_ln75', ./src/matrix_mul.cpp:75) [102]  (2.29 ns)

 <State 4>: 1.98ns
The critical path consists of the following:
	'add' operation ('add_ln75_1', ./src/matrix_mul.cpp:75) [104]  (0 ns)
	'add' operation ('add_ln75_2', ./src/matrix_mul.cpp:75) [105]  (0.835 ns)
	'add' operation ('add_ln75_3', ./src/matrix_mul.cpp:75) [107]  (1.15 ns)

 <State 5>: 2.43ns
The critical path consists of the following:
	'getelementptr' operation ('gmem2_addr', ./src/matrix_mul.cpp:76) [112]  (0 ns)
	bus request operation ('empty_33', ./src/matrix_mul.cpp:76) on port 'gmem2' (./src/matrix_mul.cpp:76) [113]  (2.43 ns)

 <State 6>: 2.43ns
The critical path consists of the following:
	bus write operation ('write_ln78', ./src/matrix_mul.cpp:78) on port 'gmem2' (./src/matrix_mul.cpp:78) [249]  (2.43 ns)

 <State 7>: 2.43ns
The critical path consists of the following:
	bus response operation ('empty', ./src/matrix_mul.cpp:75) on port 'gmem2' (./src/matrix_mul.cpp:75) [254]  (2.43 ns)

 <State 8>: 2.43ns
The critical path consists of the following:
	bus response operation ('empty', ./src/matrix_mul.cpp:75) on port 'gmem2' (./src/matrix_mul.cpp:75) [254]  (2.43 ns)

 <State 9>: 2.43ns
The critical path consists of the following:
	bus response operation ('empty', ./src/matrix_mul.cpp:75) on port 'gmem2' (./src/matrix_mul.cpp:75) [254]  (2.43 ns)

 <State 10>: 2.43ns
The critical path consists of the following:
	bus response operation ('empty', ./src/matrix_mul.cpp:75) on port 'gmem2' (./src/matrix_mul.cpp:75) [254]  (2.43 ns)

 <State 11>: 2.43ns
The critical path consists of the following:
	bus response operation ('empty', ./src/matrix_mul.cpp:75) on port 'gmem2' (./src/matrix_mul.cpp:75) [254]  (2.43 ns)


============================================================
+ Verbose Summary: Binding
============================================================
N/A
* FSMD analyzer results:
  - Output states:
 - Input state : 
  - Chain level:
	State 1
	State 2
	State 3
	State 4
	State 5
	State 6
	State 7
	State 8
	State 9
	State 10
	State 11


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================
N/A
