// Seed: 4283127471
module module_0 (
    input wire id_0,
    input tri1 id_1,
    output tri1 id_2,
    output uwire id_3,
    input uwire id_4,
    output supply1 id_5,
    output tri id_6,
    output wire id_7,
    input wire id_8,
    input uwire id_9
    , id_16,
    output uwire id_10,
    input wor id_11,
    output supply1 id_12,
    input wor id_13,
    input tri0 id_14
);
  assign id_3 = id_0;
endmodule
module module_1 (
    output supply0 id_0,
    input wor id_1,
    output wire id_2,
    input wand id_3,
    output tri1 id_4,
    output wire id_5,
    output tri0 id_6,
    input supply1 id_7
);
  module_0 modCall_1 (
      id_7,
      id_7,
      id_5,
      id_0,
      id_3,
      id_4,
      id_5,
      id_6,
      id_3,
      id_3,
      id_0,
      id_7,
      id_5,
      id_3,
      id_3
  );
  wire id_9 = id_7;
  assign id_2 = -1'b0;
endmodule
