// Seed: 878622868
module module_0 (
    output wor id_0,
    input tri id_1,
    output tri0 id_2,
    input uwire id_3,
    input wor id_4,
    input uwire id_5,
    input supply1 id_6
);
  assign id_0 = id_3;
  uwire id_8;
  tri1 id_9 = 1'b0;
  wire id_10 = 1;
  wire id_11;
  supply1 id_12;
  wire id_13;
  assign #id_14 id_12 = 1 ? ~id_3 : 1;
  assign id_8 = 1;
  assign id_8 = 1'b0;
endmodule
module module_1 (
    output supply0 id_0,
    input wand id_1,
    output wire id_2,
    input supply1 id_3,
    output uwire id_4,
    output wand id_5,
    output wor id_6,
    input tri0 id_7,
    input supply0 id_8,
    output tri1 id_9
);
  wire  id_11;
  wire  id_12;
  wire  id_13;
  wire  id_14;
  uwire id_15 = 1;
  wire  id_16;
  module_0 modCall_1 (
      id_6,
      id_3,
      id_2,
      id_3,
      id_1,
      id_3,
      id_8
  );
endmodule
