# ğŸ“Œ Verilog Verification Automation Tool

![GitHub repo size](https://img.shields.io/github/repo-size/goeun-oh/Verilog-verification-automation-tool)
![GitHub last commit](https://img.shields.io/github/last-commit/goeun-oh/Verilog-verification-automation-tool)
![GitHub contributors](https://img.shields.io/github/contributors/goeun-oh/Verilog-verification-automation-tool)

## ğŸ“– ì†Œê°œ
ì´ í”„ë¡œì íŠ¸ëŠ” **Verilog ê¸°ë°˜ì˜ n-bit Full Adder ëª¨ë“ˆê³¼ í…ŒìŠ¤íŠ¸ë²¤ì¹˜ë¥¼ ìë™ìœ¼ë¡œ ì„¤ê³„ ë° ê²€ì¦í•˜ëŠ” Python ê¸°ë°˜ì˜ ë„êµ¬**ì…ë‹ˆë‹¤.  
Pythonì—ì„œ Full Adder ì—°ì‚°ì„ ìˆ˜í–‰í•œ ê²°ê³¼ì™€ Verilog ì‹œë®¬ë ˆì´ì…˜ ê²°ê³¼ë¥¼ ë¹„êµí•˜ì—¬ ê²€ì¦í•˜ëŠ” ìë™í™” ì‹œìŠ¤í…œì„ êµ¬í˜„í•˜ì˜€ìŠµë‹ˆë‹¤.
<br>
<br>

## ğŸ”§ ì£¼ìš” ê¸°ëŠ¥
âœ… **n-bit Full Adder ì„¤ê³„ ìë™í™”** - Pythonì„ ì´ìš©í•˜ì—¬ Verilog ê¸°ë°˜ì˜ n-bit Full Adder ëª¨ë“ˆ, í…ŒìŠ¤íŠ¸ë²¤ì¹˜ ì„¤ê³„ ìë™í™”  <br>
âœ… **Verilog simulation ìë™í™”** - linux ê°€ìƒí™˜ê²½ê³¼ github Actionì„ ì´ìš©í•˜ì—¬ ìƒì„±í•œ ëª¨ë“ˆ ìë™ ê²€ì¦  
âœ… **ëœë¤ ì…ë ¥ê°’ ìƒì„±** - n-bitì˜ ë‹¤ì–‘í•œ inputì„ ìë™ ìƒì„±  
âœ… **ê²€ì¦ ìë™í™”** - ë™ì¼ ëª¨ë“ˆì— ëŒ€í•´ Python ì‹¤í–‰ê²°ê³¼ì™€ Verilog ì‹œë®¬ë ˆì´ì…˜ ê²°ê³¼ë¥¼ ë¹„êµí•˜ì—¬ êµì°¨ ê²€ì¦
<br>
<br>

## ğŸ“‚ íŒŒì¼ êµ¬ì¡° ë° ì‹¤í–‰íë¦„
- **[íŒŒì¼ êµ¬ì¡°](https://github.com/goeun-oh/Verilog-verification-automation-tool/blob/hotfix_v01/explain/file_structure.md)**
<br>
<br>

## ğŸ—ï¸ íŒ€ì› ì—­í•  ë¶„ë‹´
**[ì—­í•  ë¶„ë‹´](https://github.com/goeun-oh/Verilog-verification-automation-tool/blob/hotfix_v01/explain/division_role.md)**


<br>


