Analysis & Elaboration report for rvcore32
Sat Nov  5 17:15:26 2022
Quartus Prime Version 21.1.0 Build 842 10/21/2021 SJ Lite Edition


---------------------
; Table of Contents ;
---------------------
  1. Legal Notice
  2. Analysis & Elaboration Summary
  3. Parallel Compilation
  4. Analysis & Elaboration IP Cores Summary
  5. Source assignments for Top-level Entity: |test
  6. Source assignments for uut_fetch:uut_fetch1|memory_interface_1:mem1|rom:u0|altsyncram:altsyncram_component|altsyncram_9n24:auto_generated
  7. Parameter Settings for User Entity Instance: uut_fetch:uut_fetch1|memory_interface_1:mem1|rom:u0|altsyncram:altsyncram_component
  8. altsyncram Parameter Settings by Entity Instance
  9. Analysis & Elaboration Settings
 10. Port Connectivity Checks: "control_unit:control_unit1"
 11. Port Connectivity Checks: "uut_decode:uut_decode1"
 12. Port Connectivity Checks: "uut_fetch:uut_fetch1|memory_interface_1:mem1"
 13. Analysis & Elaboration Messages



----------------
; Legal Notice ;
----------------
Copyright (C) 2021  Intel Corporation. All rights reserved.
Your use of Intel Corporation's design tools, logic functions 
and other software and tools, and any partner logic 
functions, and any output files from any of the foregoing 
(including device programming or simulation files), and any 
associated documentation or information are expressly subject 
to the terms and conditions of the Intel Program License 
Subscription Agreement, the Intel Quartus Prime License Agreement,
the Intel FPGA IP License Agreement, or other applicable license
agreement, including, without limitation, that your use is for
the sole purpose of programming logic devices manufactured by
Intel and sold by Intel or its authorized distributors.  Please
refer to the applicable agreement for further details, at
https://fpgasoftware.intel.com/eula.



+----------------------------------------------------------------------------------+
; Analysis & Elaboration Summary                                                   ;
+------------------------------------+---------------------------------------------+
; Analysis & Elaboration Status      ; Successful - Sat Nov  5 17:15:26 2022       ;
; Quartus Prime Version              ; 21.1.0 Build 842 10/21/2021 SJ Lite Edition ;
; Revision Name                      ; rvcore32                                    ;
; Top-level Entity Name              ; test                                        ;
; Family                             ; MAX 10                                      ;
; Total logic elements               ; N/A until Partition Merge                   ;
;     Total combinational functions  ; N/A until Partition Merge                   ;
;     Dedicated logic registers      ; N/A until Partition Merge                   ;
; Total registers                    ; N/A until Partition Merge                   ;
; Total pins                         ; N/A until Partition Merge                   ;
; Total virtual pins                 ; N/A until Partition Merge                   ;
; Total memory bits                  ; N/A until Partition Merge                   ;
; Embedded Multiplier 9-bit elements ; N/A until Partition Merge                   ;
; Total PLLs                         ; N/A until Partition Merge                   ;
; UFM blocks                         ; N/A until Partition Merge                   ;
; ADC blocks                         ; N/A until Partition Merge                   ;
+------------------------------------+---------------------------------------------+


+------------------------------------------+
; Parallel Compilation                     ;
+----------------------------+-------------+
; Processors                 ; Number      ;
+----------------------------+-------------+
; Number detected on machine ; 8           ;
; Maximum allowed            ; 4           ;
;                            ;             ;
; Average used               ; 1.00        ;
; Maximum used               ; 1           ;
;                            ;             ;
; Usage by Processor         ; % Time Used ;
;     Processor 1            ; 100.0%      ;
+----------------------------+-------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------+
; Analysis & Elaboration IP Cores Summary                                                                                                            ;
+--------+--------------+---------+--------------+--------------+-----------------------------------------------------------+------------------------+
; Vendor ; IP Core Name ; Version ; Release Date ; License Type ; Entity Instance                                           ; IP Include File        ;
+--------+--------------+---------+--------------+--------------+-----------------------------------------------------------+------------------------+
; Altera ; ROM: 1-PORT  ; 21.1    ; N/A          ; N/A          ; |test|uut_fetch:uut_fetch1|memory_interface_1:mem1|rom:u0 ; components/rom/rom.vhd ;
+--------+--------------+---------+--------------+--------------+-----------------------------------------------------------+------------------------+


+---------------------------------------------------------+
; Source assignments for Top-level Entity: |test          ;
+-------------------+-------+------+----------------------+
; Assignment        ; Value ; From ; To                   ;
+-------------------+-------+------+----------------------+
; PRESERVE_REGISTER ; on    ; -    ; -                    ;
; PRESERVE_REGISTER ; on    ; -    ; uut_fetch:uut_fetch1 ;
+-------------------+-------+------+----------------------+


+-------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for uut_fetch:uut_fetch1|memory_interface_1:mem1|rom:u0|altsyncram:altsyncram_component|altsyncram_9n24:auto_generated ;
+---------------------------------+--------------------+------+-----------------------------------------------------------------------------+
; Assignment                      ; Value              ; From ; To                                                                          ;
+---------------------------------+--------------------+------+-----------------------------------------------------------------------------+
; OPTIMIZE_POWER_DURING_SYNTHESIS ; NORMAL_COMPILATION ; -    ; -                                                                           ;
+---------------------------------+--------------------+------+-----------------------------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: uut_fetch:uut_fetch1|memory_interface_1:mem1|rom:u0|altsyncram:altsyncram_component         ;
+------------------------------------+------------------------------------------------------------------------------------+----------------+
; Parameter Name                     ; Value                                                                              ; Type           ;
+------------------------------------+------------------------------------------------------------------------------------+----------------+
; BYTE_SIZE_BLOCK                    ; 8                                                                                  ; Untyped        ;
; AUTO_CARRY_CHAINS                  ; ON                                                                                 ; AUTO_CARRY     ;
; IGNORE_CARRY_BUFFERS               ; OFF                                                                                ; IGNORE_CARRY   ;
; AUTO_CASCADE_CHAINS                ; ON                                                                                 ; AUTO_CASCADE   ;
; IGNORE_CASCADE_BUFFERS             ; OFF                                                                                ; IGNORE_CASCADE ;
; WIDTH_BYTEENA                      ; 1                                                                                  ; Untyped        ;
; OPERATION_MODE                     ; ROM                                                                                ; Untyped        ;
; WIDTH_A                            ; 8                                                                                  ; Signed Integer ;
; WIDTHAD_A                          ; 14                                                                                 ; Signed Integer ;
; NUMWORDS_A                         ; 16384                                                                              ; Signed Integer ;
; OUTDATA_REG_A                      ; CLOCK0                                                                             ; Untyped        ;
; ADDRESS_ACLR_A                     ; NONE                                                                               ; Untyped        ;
; OUTDATA_ACLR_A                     ; NONE                                                                               ; Untyped        ;
; WRCONTROL_ACLR_A                   ; NONE                                                                               ; Untyped        ;
; INDATA_ACLR_A                      ; NONE                                                                               ; Untyped        ;
; BYTEENA_ACLR_A                     ; NONE                                                                               ; Untyped        ;
; WIDTH_B                            ; 1                                                                                  ; Signed Integer ;
; WIDTHAD_B                          ; 1                                                                                  ; Signed Integer ;
; NUMWORDS_B                         ; 0                                                                                  ; Signed Integer ;
; INDATA_REG_B                       ; CLOCK1                                                                             ; Untyped        ;
; WRCONTROL_WRADDRESS_REG_B          ; CLOCK1                                                                             ; Untyped        ;
; RDCONTROL_REG_B                    ; CLOCK1                                                                             ; Untyped        ;
; ADDRESS_REG_B                      ; CLOCK1                                                                             ; Untyped        ;
; OUTDATA_REG_B                      ; UNREGISTERED                                                                       ; Untyped        ;
; BYTEENA_REG_B                      ; CLOCK1                                                                             ; Untyped        ;
; INDATA_ACLR_B                      ; NONE                                                                               ; Untyped        ;
; WRCONTROL_ACLR_B                   ; NONE                                                                               ; Untyped        ;
; ADDRESS_ACLR_B                     ; NONE                                                                               ; Untyped        ;
; OUTDATA_ACLR_B                     ; NONE                                                                               ; Untyped        ;
; RDCONTROL_ACLR_B                   ; NONE                                                                               ; Untyped        ;
; BYTEENA_ACLR_B                     ; NONE                                                                               ; Untyped        ;
; WIDTH_BYTEENA_A                    ; 1                                                                                  ; Signed Integer ;
; WIDTH_BYTEENA_B                    ; 1                                                                                  ; Signed Integer ;
; RAM_BLOCK_TYPE                     ; AUTO                                                                               ; Untyped        ;
; BYTE_SIZE                          ; 8                                                                                  ; Signed Integer ;
; READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE                                                                          ; Untyped        ;
; READ_DURING_WRITE_MODE_PORT_A      ; NEW_DATA_NO_NBE_READ                                                               ; Untyped        ;
; READ_DURING_WRITE_MODE_PORT_B      ; NEW_DATA_NO_NBE_READ                                                               ; Untyped        ;
; INIT_FILE                          ; /home/mj/Documents/uob/itce497-senior-project/rvcore32/core/memory_files/test1.mif ; Untyped        ;
; INIT_FILE_LAYOUT                   ; PORT_A                                                                             ; Untyped        ;
; MAXIMUM_DEPTH                      ; 0                                                                                  ; Signed Integer ;
; CLOCK_ENABLE_INPUT_A               ; NORMAL                                                                             ; Untyped        ;
; CLOCK_ENABLE_INPUT_B               ; NORMAL                                                                             ; Untyped        ;
; CLOCK_ENABLE_OUTPUT_A              ; NORMAL                                                                             ; Untyped        ;
; CLOCK_ENABLE_OUTPUT_B              ; NORMAL                                                                             ; Untyped        ;
; CLOCK_ENABLE_CORE_A                ; USE_INPUT_CLKEN                                                                    ; Untyped        ;
; CLOCK_ENABLE_CORE_B                ; USE_INPUT_CLKEN                                                                    ; Untyped        ;
; ENABLE_ECC                         ; FALSE                                                                              ; Untyped        ;
; ECC_PIPELINE_STAGE_ENABLED         ; FALSE                                                                              ; Untyped        ;
; WIDTH_ECCSTATUS                    ; 3                                                                                  ; Signed Integer ;
; DEVICE_FAMILY                      ; MAX 10                                                                             ; Untyped        ;
; CBXI_PARAMETER                     ; altsyncram_9n24                                                                    ; Untyped        ;
+------------------------------------+------------------------------------------------------------------------------------+----------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------------------------------------------------------------+
; altsyncram Parameter Settings by Entity Instance                                                                                ;
+-------------------------------------------+-------------------------------------------------------------------------------------+
; Name                                      ; Value                                                                               ;
+-------------------------------------------+-------------------------------------------------------------------------------------+
; Number of entity instances                ; 1                                                                                   ;
; Entity Instance                           ; uut_fetch:uut_fetch1|memory_interface_1:mem1|rom:u0|altsyncram:altsyncram_component ;
;     -- OPERATION_MODE                     ; ROM                                                                                 ;
;     -- WIDTH_A                            ; 8                                                                                   ;
;     -- NUMWORDS_A                         ; 16384                                                                               ;
;     -- OUTDATA_REG_A                      ; CLOCK0                                                                              ;
;     -- WIDTH_B                            ; 1                                                                                   ;
;     -- NUMWORDS_B                         ; 0                                                                                   ;
;     -- ADDRESS_REG_B                      ; CLOCK1                                                                              ;
;     -- OUTDATA_REG_B                      ; UNREGISTERED                                                                        ;
;     -- RAM_BLOCK_TYPE                     ; AUTO                                                                                ;
;     -- READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE                                                                           ;
+-------------------------------------------+-------------------------------------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------+
; Analysis & Elaboration Settings                                                                            ;
+------------------------------------------------------------------+--------------------+--------------------+
; Option                                                           ; Setting            ; Default Value      ;
+------------------------------------------------------------------+--------------------+--------------------+
; Device                                                           ; 10M50DAF484C7G     ;                    ;
; Top-level entity name                                            ; test               ; rvcore32           ;
; Family name                                                      ; MAX 10             ; Cyclone V          ;
; Maximum processors allowed for parallel compilation              ; All                ;                    ;
; VHDL Show LMF Mapping Messages                                   ; Off                ;                    ;
; VHDL Version                                                     ; VHDL_2008          ; VHDL_1993          ;
; Use smart compilation                                            ; Off                ; Off                ;
; Enable parallel Assembler and Timing Analyzer during compilation ; On                 ; On                 ;
; Enable compact report table                                      ; Off                ; Off                ;
; Restructure Multiplexers                                         ; Auto               ; Auto               ;
; Create Debugging Nodes for IP Cores                              ; Off                ; Off                ;
; Preserve fewer node names                                        ; On                 ; On                 ;
; Intel FPGA IP Evaluation Mode                                    ; Enable             ; Enable             ;
; Verilog Version                                                  ; Verilog_2001       ; Verilog_2001       ;
; State Machine Processing                                         ; Auto               ; Auto               ;
; Safe State Machine                                               ; Off                ; Off                ;
; Extract Verilog State Machines                                   ; On                 ; On                 ;
; Extract VHDL State Machines                                      ; On                 ; On                 ;
; Ignore Verilog initial constructs                                ; Off                ; Off                ;
; Iteration limit for constant Verilog loops                       ; 5000               ; 5000               ;
; Iteration limit for non-constant Verilog loops                   ; 250                ; 250                ;
; Add Pass-Through Logic to Inferred RAMs                          ; On                 ; On                 ;
; Infer RAMs from Raw Logic                                        ; On                 ; On                 ;
; Parallel Synthesis                                               ; On                 ; On                 ;
; DSP Block Balancing                                              ; Auto               ; Auto               ;
; NOT Gate Push-Back                                               ; On                 ; On                 ;
; Power-Up Don't Care                                              ; On                 ; On                 ;
; Remove Redundant Logic Cells                                     ; Off                ; Off                ;
; Remove Duplicate Registers                                       ; On                 ; On                 ;
; Ignore CARRY Buffers                                             ; Off                ; Off                ;
; Ignore CASCADE Buffers                                           ; Off                ; Off                ;
; Ignore GLOBAL Buffers                                            ; Off                ; Off                ;
; Ignore ROW GLOBAL Buffers                                        ; Off                ; Off                ;
; Ignore LCELL Buffers                                             ; Off                ; Off                ;
; Ignore SOFT Buffers                                              ; On                 ; On                 ;
; Limit AHDL Integers to 32 Bits                                   ; Off                ; Off                ;
; Optimization Technique                                           ; Balanced           ; Balanced           ;
; Carry Chain Length                                               ; 70                 ; 70                 ;
; Auto Carry Chains                                                ; On                 ; On                 ;
; Auto Open-Drain Pins                                             ; On                 ; On                 ;
; Perform WYSIWYG Primitive Resynthesis                            ; Off                ; Off                ;
; Auto ROM Replacement                                             ; On                 ; On                 ;
; Auto RAM Replacement                                             ; On                 ; On                 ;
; Auto DSP Block Replacement                                       ; On                 ; On                 ;
; Auto Shift Register Replacement                                  ; Auto               ; Auto               ;
; Allow Shift Register Merging across Hierarchies                  ; Auto               ; Auto               ;
; Auto Clock Enable Replacement                                    ; On                 ; On                 ;
; Strict RAM Replacement                                           ; Off                ; Off                ;
; Allow Synchronous Control Signals                                ; On                 ; On                 ;
; Force Use of Synchronous Clear Signals                           ; Off                ; Off                ;
; Auto RAM Block Balancing                                         ; On                 ; On                 ;
; Auto RAM to Logic Cell Conversion                                ; Off                ; Off                ;
; Auto Resource Sharing                                            ; Off                ; Off                ;
; Allow Any RAM Size For Recognition                               ; Off                ; Off                ;
; Allow Any ROM Size For Recognition                               ; Off                ; Off                ;
; Allow Any Shift Register Size For Recognition                    ; Off                ; Off                ;
; Use LogicLock Constraints during Resource Balancing              ; On                 ; On                 ;
; Ignore translate_off and synthesis_off directives                ; Off                ; Off                ;
; Timing-Driven Synthesis                                          ; On                 ; On                 ;
; Report Parameter Settings                                        ; On                 ; On                 ;
; Report Source Assignments                                        ; On                 ; On                 ;
; Report Connectivity Checks                                       ; On                 ; On                 ;
; Ignore Maximum Fan-Out Assignments                               ; Off                ; Off                ;
; Synchronization Register Chain Length                            ; 2                  ; 2                  ;
; Power Optimization During Synthesis                              ; Normal compilation ; Normal compilation ;
; HDL message level                                                ; Level2             ; Level2             ;
; Suppress Register Optimization Related Messages                  ; Off                ; Off                ;
; Number of Removed Registers Reported in Synthesis Report         ; 5000               ; 5000               ;
; Number of Swept Nodes Reported in Synthesis Report               ; 5000               ; 5000               ;
; Number of Inverted Registers Reported in Synthesis Report        ; 100                ; 100                ;
; Clock MUX Protection                                             ; On                 ; On                 ;
; Auto Gated Clock Conversion                                      ; Off                ; Off                ;
; Block Design Naming                                              ; Auto               ; Auto               ;
; SDC constraint protection                                        ; Off                ; Off                ;
; Synthesis Effort                                                 ; Auto               ; Auto               ;
; Shift Register Replacement - Allow Asynchronous Clear Signal     ; On                 ; On                 ;
; Pre-Mapping Resynthesis Optimization                             ; Off                ; Off                ;
; Analysis & Synthesis Message Level                               ; Medium             ; Medium             ;
; Disable Register Merging Across Hierarchies                      ; Auto               ; Auto               ;
; Resource Aware Inference For Block RAM                           ; On                 ; On                 ;
+------------------------------------------------------------------+--------------------+--------------------+


+-----------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "control_unit:control_unit1"                                                                      ;
+-------------------+--------+----------+-------------------------------------------------------------------------------------+
; Port              ; Type   ; Severity ; Details                                                                             ;
+-------------------+--------+----------+-------------------------------------------------------------------------------------+
; mem_wait          ; Input  ; Info     ; Stuck at GND                                                                        ;
; mem_done          ; Input  ; Info     ; Stuck at GND                                                                        ;
; i_mem_en          ; Input  ; Info     ; Stuck at GND                                                                        ;
; o_mem_en          ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
; instruction_cycle ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
; uut_out[5..2]     ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
; uut_en[5..2]      ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
; uut_clr[5..2]     ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
+-------------------+--------+----------+-------------------------------------------------------------------------------------+


+-------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "uut_decode:uut_decode1"                                                                      ;
+---------------+--------+----------+-------------------------------------------------------------------------------------+
; Port          ; Type   ; Severity ; Details                                                                             ;
+---------------+--------+----------+-------------------------------------------------------------------------------------+
; o_rs1_address ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
; o_rs2_address ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
+---------------+--------+----------+-------------------------------------------------------------------------------------+


+--------------------------------------------------------------------------+
; Port Connectivity Checks: "uut_fetch:uut_fetch1|memory_interface_1:mem1" ;
+------------+-------+----------+------------------------------------------+
; Port       ; Type  ; Severity ; Details                                  ;
+------------+-------+----------+------------------------------------------+
; address[0] ; Input ; Info     ; Stuck at GND                             ;
+------------+-------+----------+------------------------------------------+


+---------------------------------+
; Analysis & Elaboration Messages ;
+---------------------------------+
Info: *******************************************************************
Info: Running Quartus Prime Analysis & Elaboration
    Info: Version 21.1.0 Build 842 10/21/2021 SJ Lite Edition
    Info: Processing started: Sat Nov  5 17:15:12 2022
Info: Command: quartus_map --read_settings_files=on --write_settings_files=off rvcore32 -c rvcore32 --analysis_and_elaboration
Info (20030): Parallel compilation is enabled and will use 4 of the 4 processors detected
Info (12021): Found 2 design units, including 1 entities, in source file components/control_unit.vhd
    Info (12022): Found design unit 1: control_unit-rtl File: /home/mj/Documents/uob/itce497-senior-project/rvcore32/core/components/control_unit.vhd Line: 25
    Info (12023): Found entity 1: control_unit File: /home/mj/Documents/uob/itce497-senior-project/rvcore32/core/components/control_unit.vhd Line: 5
Info (12021): Found 2 design units, including 1 entities, in source file components/main.vhd
    Info (12022): Found design unit 1: main-rtl File: /home/mj/Documents/uob/itce497-senior-project/rvcore32/core/components/main.vhd Line: 15
    Info (12023): Found entity 1: main File: /home/mj/Documents/uob/itce497-senior-project/rvcore32/core/components/main.vhd Line: 8
Info (12021): Found 2 design units, including 1 entities, in source file components/memory_interface.vhd
    Info (12022): Found design unit 1: memory_interface-rtl File: /home/mj/Documents/uob/itce497-senior-project/rvcore32/core/components/memory_interface.vhd Line: 20
    Info (12023): Found entity 1: memory_interface File: /home/mj/Documents/uob/itce497-senior-project/rvcore32/core/components/memory_interface.vhd Line: 5
Info (12021): Found 2 design units, including 1 entities, in source file components/uut_alu.vhd
    Info (12022): Found design unit 1: uut_alu-rtl File: /home/mj/Documents/uob/itce497-senior-project/rvcore32/core/components/uut_alu.vhd Line: 40
    Info (12023): Found entity 1: uut_alu File: /home/mj/Documents/uob/itce497-senior-project/rvcore32/core/components/uut_alu.vhd Line: 6
Info (12021): Found 2 design units, including 1 entities, in source file components/uut_decode.vhd
    Info (12022): Found design unit 1: uut_decode-rtl File: /home/mj/Documents/uob/itce497-senior-project/rvcore32/core/components/uut_decode.vhd Line: 37
    Info (12023): Found entity 1: uut_decode File: /home/mj/Documents/uob/itce497-senior-project/rvcore32/core/components/uut_decode.vhd Line: 6
Info (12021): Found 2 design units, including 1 entities, in source file components/uut_fetch.vhd
    Info (12022): Found design unit 1: uut_fetch-rtl File: /home/mj/Documents/uob/itce497-senior-project/rvcore32/core/components/uut_fetch.vhd Line: 25
    Info (12023): Found entity 1: uut_fetch File: /home/mj/Documents/uob/itce497-senior-project/rvcore32/core/components/uut_fetch.vhd Line: 7
Info (12021): Found 2 design units, including 1 entities, in source file components/uut_mem.vhd
    Info (12022): Found design unit 1: uut_mem-rtl File: /home/mj/Documents/uob/itce497-senior-project/rvcore32/core/components/uut_mem.vhd Line: 31
    Info (12023): Found entity 1: uut_mem File: /home/mj/Documents/uob/itce497-senior-project/rvcore32/core/components/uut_mem.vhd Line: 5
Info (12021): Found 2 design units, including 1 entities, in source file components/uut_register.vhd
    Info (12022): Found design unit 1: uut_register-rtl File: /home/mj/Documents/uob/itce497-senior-project/rvcore32/core/components/uut_register.vhd Line: 32
    Info (12023): Found entity 1: uut_register File: /home/mj/Documents/uob/itce497-senior-project/rvcore32/core/components/uut_register.vhd Line: 10
Info (12021): Found 2 design units, including 1 entities, in source file testbenches/memory_interface_tb.vhd
    Info (12022): Found design unit 1: memory_interface_tb-rtl File: /home/mj/Documents/uob/itce497-senior-project/rvcore32/core/testbenches/memory_interface_tb.vhd Line: 8
    Info (12023): Found entity 1: memory_interface_tb File: /home/mj/Documents/uob/itce497-senior-project/rvcore32/core/testbenches/memory_interface_tb.vhd Line: 5
Info (12021): Found 2 design units, including 1 entities, in source file components/ram/ram.vhd
    Info (12022): Found design unit 1: ram-SYN File: /home/mj/Documents/uob/itce497-senior-project/rvcore32/core/components/ram/ram.vhd Line: 57
    Info (12023): Found entity 1: ram File: /home/mj/Documents/uob/itce497-senior-project/rvcore32/core/components/ram/ram.vhd Line: 43
Info (12021): Found 2 design units, including 1 entities, in source file components/memory_interface_1.vhd
    Info (12022): Found design unit 1: memory_interface_1-rtl File: /home/mj/Documents/uob/itce497-senior-project/rvcore32/core/components/memory_interface_1.vhd Line: 17
    Info (12023): Found entity 1: memory_interface_1 File: /home/mj/Documents/uob/itce497-senior-project/rvcore32/core/components/memory_interface_1.vhd Line: 5
Info (12021): Found 2 design units, including 1 entities, in source file components/rom/rom.vhd
    Info (12022): Found design unit 1: rom-SYN File: /home/mj/Documents/uob/itce497-senior-project/rvcore32/core/components/rom/rom.vhd Line: 55
    Info (12023): Found entity 1: rom File: /home/mj/Documents/uob/itce497-senior-project/rvcore32/core/components/rom/rom.vhd Line: 43
Info (12021): Found 2 design units, including 1 entities, in source file components/test.vhd
    Info (12022): Found design unit 1: test-rtl File: /home/mj/Documents/uob/itce497-senior-project/rvcore32/core/components/test.vhd Line: 21
    Info (12023): Found entity 1: test File: /home/mj/Documents/uob/itce497-senior-project/rvcore32/core/components/test.vhd Line: 9
Info (12021): Found 2 design units, including 0 entities, in source file components/registers.vhd
    Info (12022): Found design unit 1: registers File: /home/mj/Documents/uob/itce497-senior-project/rvcore32/core/components/registers.vhd Line: 6
    Info (12022): Found design unit 2: registers-body File: /home/mj/Documents/uob/itce497-senior-project/rvcore32/core/components/registers.vhd Line: 9
Info (12021): Found 2 design units, including 1 entities, in source file testbenches/uut_fetch_tb.vhd
    Info (12022): Found design unit 1: uut_fetch_tb-rtl File: /home/mj/Documents/uob/itce497-senior-project/rvcore32/core/testbenches/uut_fetch_tb.vhd Line: 10
    Info (12023): Found entity 1: uut_fetch_tb File: /home/mj/Documents/uob/itce497-senior-project/rvcore32/core/testbenches/uut_fetch_tb.vhd Line: 7
Info (12021): Found 2 design units, including 1 entities, in source file testbenches/control_unit_tb.vhd
    Info (12022): Found design unit 1: control_unit_tb-rtl File: /home/mj/Documents/uob/itce497-senior-project/rvcore32/core/testbenches/control_unit_tb.vhd Line: 8
    Info (12023): Found entity 1: control_unit_tb File: /home/mj/Documents/uob/itce497-senior-project/rvcore32/core/testbenches/control_unit_tb.vhd Line: 5
Info (12021): Found 2 design units, including 1 entities, in source file testbenches/memory_interface_1_tb.vhd
    Info (12022): Found design unit 1: memory_interface_1_tb-rtl File: /home/mj/Documents/uob/itce497-senior-project/rvcore32/core/testbenches/memory_interface_1_tb.vhd Line: 8
    Info (12023): Found entity 1: memory_interface_1_tb File: /home/mj/Documents/uob/itce497-senior-project/rvcore32/core/testbenches/memory_interface_1_tb.vhd Line: 5
Info (12127): Elaborating entity "test" for the top level hierarchy
Warning (10541): VHDL Signal Declaration warning at test.vhd(17): used implicit default value for signal "ID_ALU_rs1" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations. File: /home/mj/Documents/uob/itce497-senior-project/rvcore32/core/components/test.vhd Line: 17
Warning (10541): VHDL Signal Declaration warning at test.vhd(17): used implicit default value for signal "ID_ALU_rs2" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations. File: /home/mj/Documents/uob/itce497-senior-project/rvcore32/core/components/test.vhd Line: 17
Warning (10036): Verilog HDL or VHDL warning at test.vhd(32): object "ID_rs1_address" assigned a value but never read File: /home/mj/Documents/uob/itce497-senior-project/rvcore32/core/components/test.vhd Line: 32
Warning (10036): Verilog HDL or VHDL warning at test.vhd(33): object "ID_rs2_address" assigned a value but never read File: /home/mj/Documents/uob/itce497-senior-project/rvcore32/core/components/test.vhd Line: 33
Info (12128): Elaborating entity "uut_fetch" for hierarchy "uut_fetch:uut_fetch1" File: /home/mj/Documents/uob/itce497-senior-project/rvcore32/core/components/test.vhd Line: 115
Info (12128): Elaborating entity "memory_interface_1" for hierarchy "uut_fetch:uut_fetch1|memory_interface_1:mem1" File: /home/mj/Documents/uob/itce497-senior-project/rvcore32/core/components/uut_fetch.vhd Line: 46
Info (12128): Elaborating entity "rom" for hierarchy "uut_fetch:uut_fetch1|memory_interface_1:mem1|rom:u0" File: /home/mj/Documents/uob/itce497-senior-project/rvcore32/core/components/memory_interface_1.vhd Line: 40
Info (12128): Elaborating entity "altsyncram" for hierarchy "uut_fetch:uut_fetch1|memory_interface_1:mem1|rom:u0|altsyncram:altsyncram_component" File: /home/mj/Documents/uob/itce497-senior-project/rvcore32/core/components/rom/rom.vhd Line: 62
Info (12130): Elaborated megafunction instantiation "uut_fetch:uut_fetch1|memory_interface_1:mem1|rom:u0|altsyncram:altsyncram_component" File: /home/mj/Documents/uob/itce497-senior-project/rvcore32/core/components/rom/rom.vhd Line: 62
Info (12133): Instantiated megafunction "uut_fetch:uut_fetch1|memory_interface_1:mem1|rom:u0|altsyncram:altsyncram_component" with the following parameter: File: /home/mj/Documents/uob/itce497-senior-project/rvcore32/core/components/rom/rom.vhd Line: 62
    Info (12134): Parameter "address_aclr_a" = "NONE"
    Info (12134): Parameter "address_aclr_b" = "NONE"
    Info (12134): Parameter "address_reg_b" = "CLOCK1"
    Info (12134): Parameter "byte_size" = "8"
    Info (12134): Parameter "byteena_aclr_a" = "UNUSED"
    Info (12134): Parameter "byteena_aclr_b" = "NONE"
    Info (12134): Parameter "byteena_reg_b" = "CLOCK1"
    Info (12134): Parameter "clock_enable_core_a" = "USE_INPUT_CLKEN"
    Info (12134): Parameter "clock_enable_core_b" = "USE_INPUT_CLKEN"
    Info (12134): Parameter "clock_enable_input_a" = "NORMAL"
    Info (12134): Parameter "clock_enable_input_b" = "NORMAL"
    Info (12134): Parameter "clock_enable_output_a" = "NORMAL"
    Info (12134): Parameter "clock_enable_output_b" = "NORMAL"
    Info (12134): Parameter "intended_device_family" = "MAX 10"
    Info (12134): Parameter "ecc_pipeline_stage_enabled" = "FALSE"
    Info (12134): Parameter "enable_ecc" = "FALSE"
    Info (12134): Parameter "implement_in_les" = "OFF"
    Info (12134): Parameter "indata_aclr_a" = "UNUSED"
    Info (12134): Parameter "indata_aclr_b" = "NONE"
    Info (12134): Parameter "indata_reg_b" = "CLOCK1"
    Info (12134): Parameter "init_file" = "/home/mj/Documents/uob/itce497-senior-project/rvcore32/core/memory_files/test1.mif"
    Info (12134): Parameter "init_file_layout" = "PORT_A"
    Info (12134): Parameter "maximum_depth" = "0"
    Info (12134): Parameter "numwords_a" = "16384"
    Info (12134): Parameter "numwords_b" = "0"
    Info (12134): Parameter "operation_mode" = "ROM"
    Info (12134): Parameter "outdata_aclr_a" = "NONE"
    Info (12134): Parameter "outdata_aclr_b" = "NONE"
    Info (12134): Parameter "outdata_reg_a" = "CLOCK0"
    Info (12134): Parameter "outdata_reg_b" = "UNREGISTERED"
    Info (12134): Parameter "power_up_uninitialized" = "FALSE"
    Info (12134): Parameter "ram_block_type" = "AUTO"
    Info (12134): Parameter "rdcontrol_aclr_b" = "NONE"
    Info (12134): Parameter "rdcontrol_reg_b" = "CLOCK1"
    Info (12134): Parameter "read_during_write_mode_mixed_ports" = "DONT_CARE"
    Info (12134): Parameter "read_during_write_mode_port_a" = "NEW_DATA_NO_NBE_READ"
    Info (12134): Parameter "read_during_write_mode_port_b" = "NEW_DATA_NO_NBE_READ"
    Info (12134): Parameter "stratixiv_m144k_allow_dual_clocks" = "ON"
    Info (12134): Parameter "width_a" = "8"
    Info (12134): Parameter "width_b" = "1"
    Info (12134): Parameter "width_byteena_a" = "1"
    Info (12134): Parameter "width_byteena_b" = "1"
    Info (12134): Parameter "width_eccstatus" = "3"
    Info (12134): Parameter "widthad_a" = "14"
    Info (12134): Parameter "widthad_b" = "1"
    Info (12134): Parameter "wrcontrol_aclr_a" = "UNUSED"
    Info (12134): Parameter "wrcontrol_aclr_b" = "NONE"
    Info (12134): Parameter "wrcontrol_wraddress_reg_b" = "CLOCK1"
    Info (12134): Parameter "lpm_hint" = "ENABLE_RUNTIME_MOD=NO"
    Info (12134): Parameter "lpm_type" = "altsyncram"
Info (12021): Found 1 design units, including 1 entities, in source file db/altsyncram_9n24.tdf
    Info (12023): Found entity 1: altsyncram_9n24 File: /home/mj/Documents/uob/itce497-senior-project/rvcore32/core/db/altsyncram_9n24.tdf Line: 30
Info (12128): Elaborating entity "altsyncram_9n24" for hierarchy "uut_fetch:uut_fetch1|memory_interface_1:mem1|rom:u0|altsyncram:altsyncram_component|altsyncram_9n24:auto_generated" File: /home/mj/intelFPGA_lite/21.1/quartus/libraries/megafunctions/altsyncram.tdf Line: 792
Info (12021): Found 1 design units, including 1 entities, in source file db/mux_p1b.tdf
    Info (12023): Found entity 1: mux_p1b File: /home/mj/Documents/uob/itce497-senior-project/rvcore32/core/db/mux_p1b.tdf Line: 23
Info (12128): Elaborating entity "mux_p1b" for hierarchy "uut_fetch:uut_fetch1|memory_interface_1:mem1|rom:u0|altsyncram:altsyncram_component|altsyncram_9n24:auto_generated|mux_p1b:mux2" File: /home/mj/Documents/uob/itce497-senior-project/rvcore32/core/db/altsyncram_9n24.tdf Line: 41
Info (12128): Elaborating entity "uut_decode" for hierarchy "uut_decode:uut_decode1" File: /home/mj/Documents/uob/itce497-senior-project/rvcore32/core/components/test.vhd Line: 134
Info (12128): Elaborating entity "control_unit" for hierarchy "control_unit:control_unit1" File: /home/mj/Documents/uob/itce497-senior-project/rvcore32/core/components/test.vhd Line: 166
Info: Quartus Prime Analysis & Elaboration was successful. 0 errors, 4 warnings
    Info: Peak virtual memory: 967 megabytes
    Info: Processing ended: Sat Nov  5 17:15:26 2022
    Info: Elapsed time: 00:00:14
    Info: Total CPU time (on all processors): 00:00:37


