///Register `DAC_SHRR` reader
pub struct R(crate::R<DAC_SHRR_SPEC>);
impl core::ops::Deref for R {
    type Target = crate::R<DAC_SHRR_SPEC>;
    #[inline(always)]
    fn deref(&self) -> &Self::Target {
        &self.0
    }
}
impl From<crate::R<DAC_SHRR_SPEC>> for R {
    #[inline(always)]
    fn from(reader: crate::R<DAC_SHRR_SPEC>) -> Self {
        R(reader)
    }
}
///Register `DAC_SHRR` writer
pub struct W(crate::W<DAC_SHRR_SPEC>);
impl core::ops::Deref for W {
    type Target = crate::W<DAC_SHRR_SPEC>;
    #[inline(always)]
    fn deref(&self) -> &Self::Target {
        &self.0
    }
}
impl core::ops::DerefMut for W {
    #[inline(always)]
    fn deref_mut(&mut self) -> &mut Self::Target {
        &mut self.0
    }
}
impl From<crate::W<DAC_SHRR_SPEC>> for W {
    #[inline(always)]
    fn from(writer: crate::W<DAC_SHRR_SPEC>) -> Self {
        W(writer)
    }
}
///Field `TREFRESH1` reader - DAC Channel 1 refresh Time (only valid in sample &amp;amp; hold mode) Refresh time= (TREFRESH\[7:0\]) x T LSI
pub type TREFRESH1_R = crate::FieldReader<u8, u8>;
///Field `TREFRESH1` writer - DAC Channel 1 refresh Time (only valid in sample &amp;amp; hold mode) Refresh time= (TREFRESH\[7:0\]) x T LSI
pub type TREFRESH1_W<'a, const O: u8> = crate::FieldWriter<'a, u32, DAC_SHRR_SPEC, u8, u8, 8, O>;
///Field `TREFRESH2` reader - DAC Channel 2 refresh Time (only valid in sample &amp;amp; hold mode) Refresh time= (TREFRESH\[7:0\]) x T LSI
pub type TREFRESH2_R = crate::FieldReader<u8, u8>;
///Field `TREFRESH2` writer - DAC Channel 2 refresh Time (only valid in sample &amp;amp; hold mode) Refresh time= (TREFRESH\[7:0\]) x T LSI
pub type TREFRESH2_W<'a, const O: u8> = crate::FieldWriter<'a, u32, DAC_SHRR_SPEC, u8, u8, 8, O>;
impl R {
    ///Bits 0:7 - DAC Channel 1 refresh Time (only valid in sample &amp;amp; hold mode) Refresh time= (TREFRESH\[7:0\]) x T LSI
    #[inline(always)]
    pub fn trefresh1(&self) -> TREFRESH1_R {
        TREFRESH1_R::new((self.bits & 0xff) as u8)
    }
    ///Bits 16:23 - DAC Channel 2 refresh Time (only valid in sample &amp;amp; hold mode) Refresh time= (TREFRESH\[7:0\]) x T LSI
    #[inline(always)]
    pub fn trefresh2(&self) -> TREFRESH2_R {
        TREFRESH2_R::new(((self.bits >> 16) & 0xff) as u8)
    }
}
impl W {
    ///Bits 0:7 - DAC Channel 1 refresh Time (only valid in sample &amp;amp; hold mode) Refresh time= (TREFRESH\[7:0\]) x T LSI
    #[inline(always)]
    #[must_use]
    pub fn trefresh1(&mut self) -> TREFRESH1_W<0> {
        TREFRESH1_W::new(self)
    }
    ///Bits 16:23 - DAC Channel 2 refresh Time (only valid in sample &amp;amp; hold mode) Refresh time= (TREFRESH\[7:0\]) x T LSI
    #[inline(always)]
    #[must_use]
    pub fn trefresh2(&mut self) -> TREFRESH2_W<16> {
        TREFRESH2_W::new(self)
    }
    ///Writes raw bits to the register.
    #[inline(always)]
    pub unsafe fn bits(&mut self, bits: u32) -> &mut Self {
        self.0.bits(bits);
        self
    }
}
///DAC Sample and Hold refresh time register
///
///This register you can [`read`](crate::generic::Reg::read), [`write_with_zero`](crate::generic::Reg::write_with_zero), [`reset`](crate::generic::Reg::reset), [`write`](crate::generic::Reg::write), [`modify`](crate::generic::Reg::modify). See [API](https://docs.rs/svd2rust/#read--modify--write-api).
///
///For information about available fields see [dac_shrr](index.html) module
pub struct DAC_SHRR_SPEC;
impl crate::RegisterSpec for DAC_SHRR_SPEC {
    type Ux = u32;
}
///`read()` method returns [dac_shrr::R](R) reader structure
impl crate::Readable for DAC_SHRR_SPEC {
    type Reader = R;
}
///`write(|w| ..)` method takes [dac_shrr::W](W) writer structure
impl crate::Writable for DAC_SHRR_SPEC {
    type Writer = W;
    const ZERO_TO_MODIFY_FIELDS_BITMAP: Self::Ux = 0;
    const ONE_TO_MODIFY_FIELDS_BITMAP: Self::Ux = 0;
}
///`reset()` method sets DAC_SHRR to value 0x0001_0001
impl crate::Resettable for DAC_SHRR_SPEC {
    const RESET_VALUE: Self::Ux = 0x0001_0001;
}
