$date
	Tue Oct 13 18:14:46 2020
$end
$version
	Icarus Verilog
$end
$timescale
	1s
$end
$scope module tb_alu $end
$var wire 1 ! equality_check $end
$var wire 1 " P $end
$var wire 1 # G $end
$var wire 16 $ F [15:0] $end
$var wire 1 % Cn4 $end
$var reg 16 & A [15:0] $end
$var reg 4 ' ALU_Sel [3:0] $end
$var reg 16 ( B [15:0] $end
$var reg 1 ) M $end
$var reg 1 * cin $end
$var integer 32 + i [31:0] $end
$scope module test_unit $end
$var wire 16 , A [15:0] $end
$var wire 4 - ALU_Sel [3:0] $end
$var wire 16 . B [15:0] $end
$var wire 1 % Cn4 $end
$var wire 1 # G $end
$var wire 1 ) M $end
$var wire 1 " P $end
$var wire 1 * cin $end
$var wire 1 ! equality_check $end
$var wire 1 / tmp $end
$var wire 4 0 p [3:0] $end
$var wire 4 1 g [3:0] $end
$var wire 5 2 carry [4:0] $end
$var wire 16 3 F [15:0] $end
$var reg 1 4 eq_check $end
$scope begin genblk1[0] $end
$scope module a $end
$var wire 4 5 A [3:0] $end
$var wire 4 6 ALU_Sel [3:0] $end
$var wire 4 7 B [3:0] $end
$var wire 1 8 Cn4 $end
$var wire 4 9 F [3:0] $end
$var wire 1 ) M $end
$var wire 1 : cin $end
$var wire 1 / equality_check $end
$var wire 1 ; cout $end
$var wire 1 < P $end
$var wire 1 = G $end
$var wire 4 > ALU_Result [3:0] $end
$var reg 1 ? Cn $end
$var reg 1 @ eq_check $end
$var reg 4 A op1 [3:0] $end
$var reg 4 B op2 [3:0] $end
$scope module m1 $end
$var wire 4 C a [3:0] $end
$var wire 4 D b [3:0] $end
$var wire 1 ? cin $end
$var wire 1 E temp $end
$var wire 4 F sum [3:0] $end
$var wire 1 < pg $end
$var wire 4 G p [3:0] $end
$var wire 1 = gg $end
$var wire 4 H g [3:0] $end
$var wire 5 I carry [4:0] $end
$var wire 1 ; c4 $end
$scope begin genblk1[0] $end
$scope module fa $end
$var wire 1 J a $end
$var wire 1 K b $end
$var wire 1 L cin $end
$var wire 1 E cout $end
$var wire 1 M g $end
$var wire 1 N p $end
$var wire 1 O s $end
$upscope $end
$upscope $end
$scope begin genblk1[1] $end
$scope module fa $end
$var wire 1 P a $end
$var wire 1 Q b $end
$var wire 1 R cin $end
$var wire 1 E cout $end
$var wire 1 S g $end
$var wire 1 T p $end
$var wire 1 U s $end
$upscope $end
$upscope $end
$scope begin genblk1[2] $end
$scope module fa $end
$var wire 1 V a $end
$var wire 1 W b $end
$var wire 1 X cin $end
$var wire 1 E cout $end
$var wire 1 Y g $end
$var wire 1 Z p $end
$var wire 1 [ s $end
$upscope $end
$upscope $end
$scope begin genblk1[3] $end
$scope module fa $end
$var wire 1 \ a $end
$var wire 1 ] b $end
$var wire 1 ^ cin $end
$var wire 1 E cout $end
$var wire 1 _ g $end
$var wire 1 ` p $end
$var wire 1 a s $end
$upscope $end
$upscope $end
$scope module unit $end
$var wire 1 ? c0 $end
$var wire 1 b g0 $end
$var wire 1 c g1 $end
$var wire 1 d g2 $end
$var wire 1 e g3 $end
$var wire 1 = gg $end
$var wire 1 f p0 $end
$var wire 1 g p1 $end
$var wire 1 h p2 $end
$var wire 1 i p3 $end
$var wire 1 < pg $end
$var wire 5 j carry [4:0] $end
$upscope $end
$upscope $end
$upscope $end
$upscope $end
$scope begin genblk1[1] $end
$scope module a $end
$var wire 4 k A [3:0] $end
$var wire 4 l ALU_Sel [3:0] $end
$var wire 4 m B [3:0] $end
$var wire 1 n Cn4 $end
$var wire 4 o F [3:0] $end
$var wire 1 ) M $end
$var wire 1 p cin $end
$var wire 1 / equality_check $end
$var wire 1 q cout $end
$var wire 1 r P $end
$var wire 1 s G $end
$var wire 4 t ALU_Result [3:0] $end
$var reg 1 u Cn $end
$var reg 1 v eq_check $end
$var reg 4 w op1 [3:0] $end
$var reg 4 x op2 [3:0] $end
$scope module m1 $end
$var wire 4 y a [3:0] $end
$var wire 4 z b [3:0] $end
$var wire 1 u cin $end
$var wire 1 { temp $end
$var wire 4 | sum [3:0] $end
$var wire 1 r pg $end
$var wire 4 } p [3:0] $end
$var wire 1 s gg $end
$var wire 4 ~ g [3:0] $end
$var wire 5 !" carry [4:0] $end
$var wire 1 q c4 $end
$scope begin genblk1[0] $end
$scope module fa $end
$var wire 1 "" a $end
$var wire 1 #" b $end
$var wire 1 $" cin $end
$var wire 1 { cout $end
$var wire 1 %" g $end
$var wire 1 &" p $end
$var wire 1 '" s $end
$upscope $end
$upscope $end
$scope begin genblk1[1] $end
$scope module fa $end
$var wire 1 (" a $end
$var wire 1 )" b $end
$var wire 1 *" cin $end
$var wire 1 { cout $end
$var wire 1 +" g $end
$var wire 1 ," p $end
$var wire 1 -" s $end
$upscope $end
$upscope $end
$scope begin genblk1[2] $end
$scope module fa $end
$var wire 1 ." a $end
$var wire 1 /" b $end
$var wire 1 0" cin $end
$var wire 1 { cout $end
$var wire 1 1" g $end
$var wire 1 2" p $end
$var wire 1 3" s $end
$upscope $end
$upscope $end
$scope begin genblk1[3] $end
$scope module fa $end
$var wire 1 4" a $end
$var wire 1 5" b $end
$var wire 1 6" cin $end
$var wire 1 { cout $end
$var wire 1 7" g $end
$var wire 1 8" p $end
$var wire 1 9" s $end
$upscope $end
$upscope $end
$scope module unit $end
$var wire 1 u c0 $end
$var wire 1 :" g0 $end
$var wire 1 ;" g1 $end
$var wire 1 <" g2 $end
$var wire 1 =" g3 $end
$var wire 1 s gg $end
$var wire 1 >" p0 $end
$var wire 1 ?" p1 $end
$var wire 1 @" p2 $end
$var wire 1 A" p3 $end
$var wire 1 r pg $end
$var wire 5 B" carry [4:0] $end
$upscope $end
$upscope $end
$upscope $end
$upscope $end
$scope begin genblk1[2] $end
$scope module a $end
$var wire 4 C" A [3:0] $end
$var wire 4 D" ALU_Sel [3:0] $end
$var wire 4 E" B [3:0] $end
$var wire 1 F" Cn4 $end
$var wire 4 G" F [3:0] $end
$var wire 1 ) M $end
$var wire 1 H" cin $end
$var wire 1 / equality_check $end
$var wire 1 I" cout $end
$var wire 1 J" P $end
$var wire 1 K" G $end
$var wire 4 L" ALU_Result [3:0] $end
$var reg 1 M" Cn $end
$var reg 1 N" eq_check $end
$var reg 4 O" op1 [3:0] $end
$var reg 4 P" op2 [3:0] $end
$scope module m1 $end
$var wire 4 Q" a [3:0] $end
$var wire 4 R" b [3:0] $end
$var wire 1 M" cin $end
$var wire 1 S" temp $end
$var wire 4 T" sum [3:0] $end
$var wire 1 J" pg $end
$var wire 4 U" p [3:0] $end
$var wire 1 K" gg $end
$var wire 4 V" g [3:0] $end
$var wire 5 W" carry [4:0] $end
$var wire 1 I" c4 $end
$scope begin genblk1[0] $end
$scope module fa $end
$var wire 1 X" a $end
$var wire 1 Y" b $end
$var wire 1 Z" cin $end
$var wire 1 S" cout $end
$var wire 1 [" g $end
$var wire 1 \" p $end
$var wire 1 ]" s $end
$upscope $end
$upscope $end
$scope begin genblk1[1] $end
$scope module fa $end
$var wire 1 ^" a $end
$var wire 1 _" b $end
$var wire 1 `" cin $end
$var wire 1 S" cout $end
$var wire 1 a" g $end
$var wire 1 b" p $end
$var wire 1 c" s $end
$upscope $end
$upscope $end
$scope begin genblk1[2] $end
$scope module fa $end
$var wire 1 d" a $end
$var wire 1 e" b $end
$var wire 1 f" cin $end
$var wire 1 S" cout $end
$var wire 1 g" g $end
$var wire 1 h" p $end
$var wire 1 i" s $end
$upscope $end
$upscope $end
$scope begin genblk1[3] $end
$scope module fa $end
$var wire 1 j" a $end
$var wire 1 k" b $end
$var wire 1 l" cin $end
$var wire 1 S" cout $end
$var wire 1 m" g $end
$var wire 1 n" p $end
$var wire 1 o" s $end
$upscope $end
$upscope $end
$scope module unit $end
$var wire 1 M" c0 $end
$var wire 1 p" g0 $end
$var wire 1 q" g1 $end
$var wire 1 r" g2 $end
$var wire 1 s" g3 $end
$var wire 1 K" gg $end
$var wire 1 t" p0 $end
$var wire 1 u" p1 $end
$var wire 1 v" p2 $end
$var wire 1 w" p3 $end
$var wire 1 J" pg $end
$var wire 5 x" carry [4:0] $end
$upscope $end
$upscope $end
$upscope $end
$upscope $end
$scope begin genblk1[3] $end
$scope module a $end
$var wire 4 y" A [3:0] $end
$var wire 4 z" ALU_Sel [3:0] $end
$var wire 4 {" B [3:0] $end
$var wire 1 |" Cn4 $end
$var wire 4 }" F [3:0] $end
$var wire 1 ) M $end
$var wire 1 ~" cin $end
$var wire 1 / equality_check $end
$var wire 1 !# cout $end
$var wire 1 "# P $end
$var wire 1 ## G $end
$var wire 4 $# ALU_Result [3:0] $end
$var reg 1 %# Cn $end
$var reg 1 &# eq_check $end
$var reg 4 '# op1 [3:0] $end
$var reg 4 (# op2 [3:0] $end
$scope module m1 $end
$var wire 4 )# a [3:0] $end
$var wire 4 *# b [3:0] $end
$var wire 1 %# cin $end
$var wire 1 +# temp $end
$var wire 4 ,# sum [3:0] $end
$var wire 1 "# pg $end
$var wire 4 -# p [3:0] $end
$var wire 1 ## gg $end
$var wire 4 .# g [3:0] $end
$var wire 5 /# carry [4:0] $end
$var wire 1 !# c4 $end
$scope begin genblk1[0] $end
$scope module fa $end
$var wire 1 0# a $end
$var wire 1 1# b $end
$var wire 1 2# cin $end
$var wire 1 +# cout $end
$var wire 1 3# g $end
$var wire 1 4# p $end
$var wire 1 5# s $end
$upscope $end
$upscope $end
$scope begin genblk1[1] $end
$scope module fa $end
$var wire 1 6# a $end
$var wire 1 7# b $end
$var wire 1 8# cin $end
$var wire 1 +# cout $end
$var wire 1 9# g $end
$var wire 1 :# p $end
$var wire 1 ;# s $end
$upscope $end
$upscope $end
$scope begin genblk1[2] $end
$scope module fa $end
$var wire 1 <# a $end
$var wire 1 =# b $end
$var wire 1 ># cin $end
$var wire 1 +# cout $end
$var wire 1 ?# g $end
$var wire 1 @# p $end
$var wire 1 A# s $end
$upscope $end
$upscope $end
$scope begin genblk1[3] $end
$scope module fa $end
$var wire 1 B# a $end
$var wire 1 C# b $end
$var wire 1 D# cin $end
$var wire 1 +# cout $end
$var wire 1 E# g $end
$var wire 1 F# p $end
$var wire 1 G# s $end
$upscope $end
$upscope $end
$scope module unit $end
$var wire 1 %# c0 $end
$var wire 1 H# g0 $end
$var wire 1 I# g1 $end
$var wire 1 J# g2 $end
$var wire 1 K# g3 $end
$var wire 1 ## gg $end
$var wire 1 L# p0 $end
$var wire 1 M# p1 $end
$var wire 1 N# p2 $end
$var wire 1 O# p3 $end
$var wire 1 "# pg $end
$var wire 5 P# carry [4:0] $end
$upscope $end
$upscope $end
$upscope $end
$upscope $end
$upscope $end
$upscope $end
$enddefinitions $end
#0
$dumpvars
b0 P#
0O#
0N#
0M#
0L#
0K#
0J#
0I#
0H#
0G#
0F#
0E#
0D#
0C#
0B#
0A#
0@#
0?#
0>#
0=#
0<#
0;#
0:#
09#
08#
07#
06#
05#
04#
03#
02#
01#
00#
b0 /#
b0 .#
b0 -#
b0 ,#
0+#
b0 *#
b0 )#
b0 (#
b0 '#
1&#
0%#
b0 $#
0##
0"#
0!#
1~"
b1111 }"
1|"
b0 {"
b1 z"
b0 y"
b0 x"
0w"
0v"
0u"
0t"
0s"
0r"
0q"
0p"
0o"
0n"
0m"
0l"
0k"
0j"
0i"
0h"
0g"
0f"
0e"
0d"
0c"
0b"
0a"
0`"
0_"
0^"
0]"
0\"
0["
0Z"
0Y"
0X"
b0 W"
b0 V"
b0 U"
b0 T"
0S"
b0 R"
b0 Q"
b0 P"
b0 O"
1N"
0M"
b0 L"
0K"
0J"
0I"
1H"
b1111 G"
1F"
b0 E"
b1 D"
b0 C"
b1 B"
0A"
0@"
0?"
0>"
0="
0<"
0;"
0:"
09"
08"
07"
06"
05"
04"
03"
02"
01"
00"
0/"
0."
0-"
0,"
0+"
0*"
0)"
0("
1'"
0&"
0%"
1$"
0#"
0""
b1 !"
b0 ~
b0 }
b1 |
0{
b0 z
b0 y
b0 x
b0 w
1v
1u
b1 t
0s
0r
0q
0p
b1110 o
1n
b0 m
b1 l
b0 k
b11010 j
1i
0h
0g
0f
0e
1d
0c
1b
0a
1`
0_
1^
0]
1\
0[
0Z
1Y
0X
1W
1V
1U
0T
0S
1R
0Q
0P
0O
0N
1M
0L
1K
1J
b11010 I
b101 H
b1000 G
b10 F
xE
b101 D
b1101 C
b101 B
b1101 A
0@
0?
b10 >
1=
0<
1;
1:
b1101 9
08
b101 7
b1 6
b1101 5
04
b1111111111101101 3
b11101 2
b1 1
b0 0
x/
b101 .
b1 -
b1101 ,
b0 +
1*
0)
b101 (
b1 '
b1101 &
0%
b1111111111101101 $
0#
0"
0!
$end
#10
1p
b11111 2
18
0;
0^
b0 1
0=
0U
0R
b0 I
b0 j
b1111 9
0b
0d
b0 >
b0 F
0a
0E
0i
b1111111111111111 $
b1111111111111111 3
b1111 o
0M
b0 H
0Y
b0 G
0`
b0 t
b0 |
0'"
0K
0W
0J
0V
0\
0$"
b0 B
b0 D
b0 A
b0 C
b0 !"
b0 B"
0u
1)
b10 '
b10 -
b10 6
b10 l
b10 D"
b10 z"
b1 +
#20
1"
1<
1r
1J"
b1111 0
1"#
b0 9
b0 o
b0 G"
b0 $
b0 3
b0 }"
1O
1f
1U
1g
1[
1h
b1111 >
b1111 F
1a
1i
1'"
1>"
1-"
1?"
13"
1@"
b1111 t
b1111 |
19"
1A"
1]"
1t"
1c"
1u"
1i"
1v"
b1111 L"
b1111 T"
1o"
1w"
15#
1L#
1;#
1M#
1A#
1N#
b1111 $#
b1111 ,#
1G#
1O#
1N
1T
1Z
b1111 G
1`
1&"
1,"
12"
b1111 }
18"
1\"
1b"
1h"
b1111 U"
1n"
14#
1:#
1@#
b1111 -#
1F#
1J
1P
1V
1\
1""
1("
1."
14"
1X"
1^"
1d"
1j"
10#
16#
1<#
1B#
b1111 A
b1111 C
b1111 w
b1111 y
b1111 O"
b1111 Q"
b1111 '#
b1111 )#
0)
b11 '
b11 -
b11 6
b11 l
b11 D"
b11 z"
b10 +
#30
0"
b1110 0
0<
b101 $
b101 3
b101 9
0O
0f
b1010 >
b1010 F
0[
0h
0N
b1010 G
0Z
0J
0V
b1010 A
b1010 C
1)
b100 '
b100 -
b100 6
b100 l
b100 D"
b100 z"
b11 +
#40
1$"
b1 !"
b1 B"
1u
0p
b11101 2
08
1;
b10000 I
b10000 j
b1 1
1=
b1010 9
b1110 o
0r
b1111 G"
0J"
b1111111111101010 $
b1111111111101010 3
b1111 }"
b0 0
0"#
0a
0i
1e
1O
1f
0U
0g
b101 >
b101 F
1[
1h
1'"
0>"
0-"
0?"
03"
0@"
b1 t
b1 |
09"
0A"
0]"
0t"
0c"
0u"
0i"
0v"
b0 L"
b0 T"
0o"
0w"
05#
0L#
0;#
0M#
0A#
0N#
b0 $#
b0 ,#
0G#
0O#
xE
0`
b1000 H
1_
1N
0T
b101 G
1Z
0&"
0,"
02"
b0 }
08"
0\"
0b"
0h"
b0 U"
0n"
04#
0:#
0@#
b0 -#
0F#
1]
1J
0P
1V
0""
0("
0."
04"
0X"
0^"
0d"
0j"
00#
06#
0<#
0B#
b1000 B
b1000 D
b1101 A
b1101 C
b0 w
b0 y
b0 O"
b0 Q"
b0 '#
b0 )#
0)
b101 '
b101 -
b101 6
b101 l
b101 D"
b101 z"
b100 +
#50
1p
b11111 2
18
0;
b0 I
b0 j
b0 1
0=
b111 9
1a
1i
0e
0O
0f
b1000 >
b1000 F
0[
0h
b1111111111110111 $
b1111111111110111 3
b1111 o
0E
1`
b0 H
0_
0N
b1000 G
0Z
b0 t
b0 |
0'"
0]
0J
0V
0$"
b0 B
b0 D
b1000 A
b1000 C
b0 !"
b0 B"
0u
1)
b110 '
b110 -
b110 6
b110 l
b110 D"
b110 z"
b101 +
#60
1%
0|"
18#
1>#
1D#
1!#
x+#
12#
b11111 /#
b11111 P#
1%#
0~"
0F"
1`"
1f"
1l"
1I"
xS"
1Z"
b11111 W"
b11111 x"
1M"
0H"
0n
1*"
10"
16"
1q
x{
1$"
b11111 !"
b11111 B"
1u
0p
b1 2
08
1#
1;
1[
0a
1X
1^
b1 1
1=
1r
1J"
b1110 0
1"#
1R
b1011 9
b11110 I
b11110 j
b1111 o
b1111 G"
b1111111111111011 $
b1111111111111011 3
b1111 }"
b100 >
b100 F
0U
1g
1b
1d
0'"
1>"
0-"
1?"
03"
1@"
b0 t
b0 |
09"
1A"
0]"
1t"
0c"
1u"
0i"
1v"
b0 L"
b0 T"
0o"
1w"
05#
1L#
0;#
1M#
0A#
1N#
b0 $#
b0 ,#
0G#
1O#
b1010 G
1T
1M
xE
b101 H
1Y
1&"
1,"
12"
b1111 }
18"
1\"
1b"
1h"
b1111 U"
1n"
14#
1:#
1@#
b1111 -#
1F#
1K
1Q
1W
1]
1J
1V
0\
1#"
1)"
1/"
15"
1Y"
1_"
1e"
1k"
11#
17#
1=#
1C#
b1111 B
b1111 D
b101 A
b101 C
b1111 x
b1111 z
b1111 P"
b1111 R"
b1111 (#
b1111 *#
0)
b111 '
b111 -
b111 6
b111 l
b111 D"
b111 z"
b110 +
#70
1p
18
0#
0;
0E
0X
0^
b0 1
0=
1U
0%
0R
1H"
1~"
b0 I
b0 j
b1000 9
1-"
0{
13"
19"
1n
1c"
0S"
1i"
1o"
1F"
1;#
0+#
1A#
1G#
b11111 2
1|"
1O
1f
0b
1[
1h
0d
b111 >
b111 F
0a
0i
b0 o
0*"
00"
06"
0q
b0 G"
0`"
0f"
0l"
0I"
b1000 $
b1000 3
b0 }"
08#
0>#
0D#
0!#
1N
0M
1Z
b0 H
0Y
b111 G
0`
b1111 t
b1111 |
1'"
b1111 L"
b1111 T"
1]"
b1111 $#
b1111 ,#
15#
0K
0Q
0W
0]
1P
0$"
0#"
0)"
0/"
05"
1""
1("
1."
14"
0Z"
0Y"
0_"
0e"
0k"
1X"
1^"
1d"
1j"
02#
01#
07#
0=#
0C#
10#
16#
1<#
1B#
b0 B
b0 D
b111 A
b111 C
b0 !"
b0 B"
0u
b0 x
b0 z
b1111 w
b1111 y
b0 W"
b0 x"
0M"
b0 P"
b0 R"
b1111 O"
b1111 Q"
b0 /#
b0 P#
0%#
b0 (#
b0 *#
b1111 '#
b1111 )#
1)
b1000 '
b1000 -
b1000 6
b1000 l
b1000 D"
b1000 z"
b111 +
#80
1$"
b1 !"
b1 B"
1u
0p
b11101 2
08
1;
1^
b1 1
1=
1R
b11010 I
b11010 j
b1101 9
0<
b1110 o
0r
b1111 G"
0J"
b1111111111101101 $
b1111111111101101 3
b1111 }"
b0 0
0"#
0O
0f
1b
0[
0h
1d
1U
0g
b10 >
b10 F
0a
1i
1'"
0>"
0-"
0?"
03"
0@"
b1 t
b1 |
09"
0A"
0]"
0t"
0c"
0u"
0i"
0v"
b0 L"
b0 T"
0o"
0w"
05#
0L#
0;#
0M#
0A#
0N#
b0 $#
b0 ,#
0G#
0O#
0N
1M
xE
0Z
b101 H
1Y
0T
b1000 G
1`
0&"
0,"
02"
b0 }
08"
0\"
0b"
0h"
b0 U"
0n"
04#
0:#
0@#
b0 -#
0F#
1K
1W
0P
1\
0""
0("
0."
04"
0X"
0^"
0d"
0j"
00#
06#
0<#
0B#
b101 B
b101 D
b1101 A
b1101 C
b0 w
b0 y
b0 O"
b0 Q"
b0 '#
b0 )#
0)
b1001 '
b1001 -
b1001 6
b1001 l
b1001 D"
b1001 z"
b1000 +
#90
1p
b11111 2
18
0;
0^
b0 1
0=
0U
0R
b0 I
b0 j
b1010 9
1O
1f
0b
1[
1h
0d
b101 >
b101 F
0a
0E
0i
b1111111111111010 $
b1111111111111010 3
b1111 o
1N
0M
1Z
b0 H
0Y
b101 G
0`
b0 t
b0 |
0'"
0J
0V
0\
0$"
b0 A
b0 C
b0 !"
b0 B"
0u
1)
b1010 '
b1010 -
b1010 6
b1010 l
b1010 D"
b1010 z"
b1001 +
#100
1%
0|"
18#
1>#
1D#
1!#
x+#
12#
b11111 /#
b11111 P#
1%#
0~"
0F"
1`"
1f"
1l"
1I"
xS"
1Z"
b11111 W"
b11111 x"
1M"
0H"
0n
1*"
10"
16"
1q
x{
1$"
b11111 !"
b11111 B"
1u
0p
b1 2
08
1#
1;
1X
1^
b1 1
1=
1r
1J"
b1110 0
1"#
1R
b11110 I
b11110 j
b1011 9
b1111 o
b1111 G"
b1111111111111011 $
b1111111111111011 3
b1111 }"
0U
1g
0a
1i
0O
0f
1b
b100 >
b100 F
1[
0h
1d
0'"
1>"
0-"
1?"
03"
1@"
b0 t
b0 |
09"
1A"
0]"
1t"
0c"
1u"
0i"
1v"
b0 L"
b0 T"
0o"
1w"
05#
1L#
0;#
1M#
0A#
1N#
b0 $#
b0 ,#
0G#
1O#
1T
1`
0N
1M
xE
b1010 G
0Z
b101 H
1Y
1&"
1,"
12"
b1111 }
18"
1\"
1b"
1h"
b1111 U"
1n"
14#
1:#
1@#
b1111 -#
1F#
1Q
1]
1J
1V
1#"
1)"
1/"
15"
1Y"
1_"
1e"
1k"
11#
17#
1=#
1C#
b1111 B
b1111 D
b101 A
b101 C
b1111 x
b1111 z
b1111 P"
b1111 R"
b1111 (#
b1111 *#
0)
b1011 '
b1011 -
b1011 6
b1011 l
b1011 D"
b1011 z"
b1010 +
#110
1p
18
0;
0[
0#
0X
0^
b0 1
0=
0%
0R
1H"
1~"
b1110 9
b0 I
b0 j
1n
0r
1F"
0J"
b11111 2
1|"
b0 0
0"#
0U
0E
0g
0a
0i
b1 >
b1 F
1O
1f
0b
0d
b1110 o
0*"
00"
06"
0q
0-"
0{
0?"
03"
0@"
09"
0A"
b1110 G"
0`"
0f"
0l"
0I"
0c"
0S"
0u"
0i"
0v"
0o"
0w"
b1110111011101110 $
b1110111011101110 3
b1110 }"
08#
0>#
0D#
0!#
0;#
0+#
0M#
0A#
0N#
0G#
0O#
0T
0`
b1 G
1N
0M
b0 H
0Y
b1 t
b1 |
1'"
0,"
02"
b1 }
08"
b1 L"
b1 T"
1]"
0b"
0h"
b1 U"
0n"
b1 $#
b1 ,#
15#
0:#
0@#
b1 -#
0F#
0Q
0W
0]
0J
0V
0$"
0)"
0/"
05"
0Z"
0_"
0e"
0k"
02#
07#
0=#
0C#
b1 B
b1 D
b0 A
b0 C
b0 !"
b0 B"
0u
b1 x
b1 z
b0 W"
b0 x"
0M"
b1 P"
b1 R"
b0 /#
b0 P#
0%#
b1 (#
b1 *#
1)
b1100 '
b1100 -
b1100 6
b1100 l
b1100 D"
b1100 z"
b1011 +
#120
1$"
b1 !"
b1 B"
1u
0p
b11101 2
08
1a
1;
1^
1U
b1 1
1=
1R
b101 9
b11010 I
b11010 j
b1110 o
b1111 G"
b1111111111100101 $
b1111111111100101 3
b1111 }"
b1010 >
b1010 F
0O
0f
1b
1d
1e
b1 t
b1 |
1'"
0>"
b0 L"
b0 T"
0]"
0t"
b0 $#
b0 ,#
05#
0L#
b0 G
0N
1M
1Y
xE
b1101 H
1_
b0 }
0&"
b0 U"
0\"
b0 -#
04#
1W
1]
1J
1V
1\
0#"
0Y"
01#
b1101 B
b1101 D
b1101 A
b1101 C
b0 x
b0 z
b0 P"
b0 R"
b0 (#
b0 *#
0)
b1101 '
b1101 -
b1101 6
b1101 l
b1101 D"
b1101 z"
b1100 +
#130
1p
b11111 2
18
0a
0;
0^
0U
b0 1
0=
0R
b0 I
b0 j
b1010 9
1O
1f
0b
b101 >
b101 F
1[
1h
0d
0e
b1111111111111010 $
b1111111111111010 3
b1111 o
0E
1N
0M
b101 G
1Z
0Y
b0 H
0_
b0 t
b0 |
0'"
0K
0W
0]
0\
0$"
b0 B
b0 D
b101 A
b101 C
b0 !"
b0 B"
0u
1)
b1110 '
b1110 -
b1110 6
b1110 l
b1110 D"
b1110 z"
b1101 +
#140
1%
0|"
18#
1>#
1D#
1!#
x+#
12#
b11111 /#
b11111 P#
1%#
0~"
0F"
1`"
1f"
1l"
1I"
xS"
1Z"
b11111 W"
b11111 x"
1M"
0H"
0n
1*"
10"
16"
1q
x{
1$"
b11111 !"
b11111 B"
1u
0p
b1 2
08
1#
1a
1;
1^
1X
b1 1
1=
1r
1J"
b1110 0
1"#
1R
b11110 I
b11110 j
b11 9
b1111 o
b1111 G"
b1111111111110011 $
b1111111111110011 3
b1111 }"
0O
0f
1b
1[
0h
1d
b1100 >
b1100 F
0U
1g
1e
0'"
1>"
0-"
1?"
03"
1@"
b0 t
b0 |
09"
1A"
0]"
1t"
0c"
1u"
0i"
1v"
b0 L"
b0 T"
0o"
1w"
05#
1L#
0;#
1M#
0A#
1N#
b0 $#
b0 ,#
0G#
1O#
0N
1M
0Z
1Y
b10 G
1T
xE
b1101 H
1_
1&"
1,"
12"
b1111 }
18"
1\"
1b"
1h"
b1111 U"
1n"
14#
1:#
1@#
b1111 -#
1F#
1K
1W
1]
1P
1\
1""
1("
1."
14"
1X"
1^"
1d"
1j"
10#
16#
1<#
1B#
b1101 B
b1101 D
b1111 A
b1111 C
b1111 w
b1111 y
b1111 O"
b1111 Q"
b1111 '#
b1111 )#
0)
b1111 '
b1111 -
b1111 6
b1111 l
b1111 D"
b1111 z"
b1110 +
#150
1p
18
0#
0[
0a
0;
b1101 9
0X
0^
b10 >
b10 F
1U
0E
b0 1
0=
0%
0R
1H"
1~"
b0 I
b0 j
1-"
0{
13"
19"
1n
1c"
0S"
1i"
1o"
1F"
1;#
0+#
1A#
1G#
b11111 2
1|"
0b
0d
0e
b0 o
0*"
00"
06"
0q
b0 G"
0`"
0f"
0l"
0I"
b1101 $
b1101 3
b0 }"
08#
0>#
0D#
0!#
0M
0Y
b0 H
0_
b1111 t
b1111 |
1'"
b1111 L"
b1111 T"
1]"
b1111 $#
b1111 ,#
15#
0K
0W
0]
0J
0V
0\
0$"
0Z"
02#
b0 B
b0 D
b10 A
b10 C
b0 !"
b0 B"
0u
b0 W"
b0 x"
0M"
b0 /#
b0 P#
0%#
1)
b0 '
b0 -
b0 6
b0 l
b0 D"
b0 z"
b1111 +
#160
b10000 +
