#! /COEnet/Linux/verilog/bin/vvp
:ivl_version "10.1 (stable)" "(v10_1_1)";
:ivl_delay_selection "TYPICAL";
:vpi_time_precision + 0;
:vpi_module "system";
:vpi_module "vhdl_sys";
:vpi_module "v2005_math";
:vpi_module "va_math";
S_0x10f6760 .scope module, "CircuitBehavioral" "CircuitBehavioral" 2 16;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a"
    .port_info 1 /INPUT 1 "b"
    .port_info 2 /INPUT 1 "c"
    .port_info 3 /OUTPUT 1 "d"
    .port_info 4 /OUTPUT 1 "e"
o0x7fc5a254e018 .functor BUFZ 1, C4<z>; HiZ drive
v0x1108260_0 .net "a", 0 0, o0x7fc5a254e018;  0 drivers
o0x7fc5a254e048 .functor BUFZ 1, C4<z>; HiZ drive
v0x1120480_0 .net "b", 0 0, o0x7fc5a254e048;  0 drivers
o0x7fc5a254e078 .functor BUFZ 1, C4<z>; HiZ drive
v0x1120540_0 .net "c", 0 0, o0x7fc5a254e078;  0 drivers
v0x1120610_0 .var "d", 0 0;
v0x11206d0_0 .var "e", 0 0;
E_0x110a560 .event edge, v0x1120540_0, v0x1120480_0, v0x1108260_0;
S_0x10f62b0 .scope module, "CircuitDataflow" "CircuitDataflow" 2 2;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a"
    .port_info 1 /INPUT 1 "b"
    .port_info 2 /INPUT 1 "c"
    .port_info 3 /OUTPUT 1 "d"
    .port_info 4 /OUTPUT 1 "e"
o0x7fc5a254e258 .functor BUFZ 1, C4<z>; HiZ drive
o0x7fc5a254e288 .functor BUFZ 1, C4<z>; HiZ drive
L_0x1121b80 .functor AND 1, o0x7fc5a254e258, o0x7fc5a254e288, C4<1>, C4<1>;
o0x7fc5a254e2b8 .functor BUFZ 1, C4<z>; HiZ drive
L_0x1121c80 .functor NOT 1, o0x7fc5a254e2b8, C4<0>, C4<0>, C4<0>;
L_0x1121d50 .functor OR 1, L_0x1121b80, L_0x1121c80, C4<0>, C4<0>;
L_0x1121e90 .functor NOT 1, o0x7fc5a254e2b8, C4<0>, C4<0>, C4<0>;
v0x1120880_0 .net *"_s0", 0 0, L_0x1121b80;  1 drivers
v0x1120980_0 .net *"_s2", 0 0, L_0x1121c80;  1 drivers
v0x1120a60_0 .net "a", 0 0, o0x7fc5a254e258;  0 drivers
v0x1120b00_0 .net "b", 0 0, o0x7fc5a254e288;  0 drivers
v0x1120bc0_0 .net "c", 0 0, o0x7fc5a254e2b8;  0 drivers
v0x1120cd0_0 .net "d", 0 0, L_0x1121d50;  1 drivers
v0x1120d90_0 .net "e", 0 0, L_0x1121e90;  1 drivers
S_0x11080b0 .scope module, "TestCircuit" "TestCircuit" 3 3;
 .timescale 0 0;
v0x1121730_0 .var "a", 0 0;
v0x11217f0_0 .var "b", 0 0;
v0x11218c0_0 .var "c", 0 0;
v0x11219c0_0 .net "d", 0 0, L_0x1122170;  1 drivers
v0x1121a90_0 .net "e", 0 0, L_0x1122060;  1 drivers
S_0x1120ef0 .scope module, "circuit" "CircuitStruct" 3 6, 2 8 0, S_0x11080b0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a"
    .port_info 1 /INPUT 1 "b"
    .port_info 2 /INPUT 1 "c"
    .port_info 3 /OUTPUT 1 "d"
    .port_info 4 /OUTPUT 1 "e"
L_0x1121f50 .functor AND 1, v0x1121730_0, v0x11217f0_0, C4<1>, C4<1>;
L_0x1122060 .functor NOT 1, v0x11218c0_0, C4<0>, C4<0>, C4<0>;
L_0x1122170 .functor OR 1, L_0x1121f50, L_0x1122060, C4<0>, C4<0>;
v0x1121190_0 .net "a", 0 0, v0x1121730_0;  1 drivers
v0x1121270_0 .net "b", 0 0, v0x11217f0_0;  1 drivers
v0x1121330_0 .net "c", 0 0, v0x11218c0_0;  1 drivers
v0x1121400_0 .net "d", 0 0, L_0x1122170;  alias, 1 drivers
v0x11214c0_0 .net "e", 0 0, L_0x1122060;  alias, 1 drivers
v0x11215d0_0 .net "w1", 0 0, L_0x1121f50;  1 drivers
    .scope S_0x10f6760;
T_0 ;
    %wait E_0x110a560;
    %load/vec4 v0x1108260_0;
    %load/vec4 v0x1120480_0;
    %concat/vec4; draw_concat_vec4
    %load/vec4 v0x1120540_0;
    %concat/vec4; draw_concat_vec4
    %dup/vec4;
    %pushi/vec4 0, 0, 3;
    %cmp/u;
    %jmp/1 T_0.0, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 3;
    %cmp/u;
    %jmp/1 T_0.1, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 3;
    %cmp/u;
    %jmp/1 T_0.2, 6;
    %jmp T_0.3;
T_0.0 ;
    %pushi/vec4 3, 0, 2;
    %split/vec4 1;
    %store/vec4 v0x11206d0_0, 0, 1;
    %store/vec4 v0x1120610_0, 0, 1;
    %jmp T_0.3;
T_0.1 ;
    %pushi/vec4 0, 0, 2;
    %split/vec4 1;
    %store/vec4 v0x11206d0_0, 0, 1;
    %store/vec4 v0x1120610_0, 0, 1;
    %jmp T_0.3;
T_0.2 ;
    %pushi/vec4 3, 0, 2;
    %split/vec4 1;
    %store/vec4 v0x11206d0_0, 0, 1;
    %store/vec4 v0x1120610_0, 0, 1;
    %jmp T_0.3;
T_0.3 ;
    %pop/vec4 1;
    %jmp T_0;
    .thread T_0, $push;
    .scope S_0x11080b0;
T_1 ;
    %vpi_call 3 8 "$monitor", "%d abc=%b%b%b de=%b%b", $time, v0x1121730_0, v0x11217f0_0, v0x11218c0_0, v0x11219c0_0, v0x1121a90_0 {0 0 0};
    %delay 10, 0;
    %pushi/vec4 0, 0, 3;
    %split/vec4 1;
    %store/vec4 v0x11218c0_0, 0, 1;
    %split/vec4 1;
    %store/vec4 v0x11217f0_0, 0, 1;
    %store/vec4 v0x1121730_0, 0, 1;
    %delay 10, 0;
    %pushi/vec4 1, 0, 3;
    %split/vec4 1;
    %store/vec4 v0x11218c0_0, 0, 1;
    %split/vec4 1;
    %store/vec4 v0x11217f0_0, 0, 1;
    %store/vec4 v0x1121730_0, 0, 1;
    %delay 10, 0;
    %pushi/vec4 2, 0, 3;
    %split/vec4 1;
    %store/vec4 v0x11218c0_0, 0, 1;
    %split/vec4 1;
    %store/vec4 v0x11217f0_0, 0, 1;
    %store/vec4 v0x1121730_0, 0, 1;
    %delay 10, 0;
    %pushi/vec4 3, 0, 3;
    %split/vec4 1;
    %store/vec4 v0x11218c0_0, 0, 1;
    %split/vec4 1;
    %store/vec4 v0x11217f0_0, 0, 1;
    %store/vec4 v0x1121730_0, 0, 1;
    %delay 10, 0;
    %pushi/vec4 4, 0, 3;
    %split/vec4 1;
    %store/vec4 v0x11218c0_0, 0, 1;
    %split/vec4 1;
    %store/vec4 v0x11217f0_0, 0, 1;
    %store/vec4 v0x1121730_0, 0, 1;
    %delay 10, 0;
    %pushi/vec4 5, 0, 3;
    %split/vec4 1;
    %store/vec4 v0x11218c0_0, 0, 1;
    %split/vec4 1;
    %store/vec4 v0x11217f0_0, 0, 1;
    %store/vec4 v0x1121730_0, 0, 1;
    %delay 10, 0;
    %pushi/vec4 6, 0, 3;
    %split/vec4 1;
    %store/vec4 v0x11218c0_0, 0, 1;
    %split/vec4 1;
    %store/vec4 v0x11217f0_0, 0, 1;
    %store/vec4 v0x1121730_0, 0, 1;
    %delay 10, 0;
    %pushi/vec4 7, 0, 3;
    %split/vec4 1;
    %store/vec4 v0x11218c0_0, 0, 1;
    %split/vec4 1;
    %store/vec4 v0x11217f0_0, 0, 1;
    %store/vec4 v0x1121730_0, 0, 1;
    %delay 10, 0;
    %vpi_call 3 17 "$finish" {0 0 0};
    %end;
    .thread T_1;
# The file index is used to find the file name in the following table.
:file_names 4;
    "N/A";
    "<interactive>";
    "././BasicCircuit.v";
    "TestBench.v";
