\t (12:38:06) allegro 16.6-2015 S066 (v16-6-112FJ) Windows 32
\t (12:38:06)     Journal start - Mon May 01 21:06:24 2017
\t (12:38:06)         Host=DAQI-PC User=DaQi Pid=3908 CPUs=4
\t (12:38:06) CmdLine= D:\Cadence\Cadence_SPB_16.6-2015\tools\pcb\bin\allegro.exe
\t (12:38:06) 
\d (12:38:06) Design opened: F:/CADENCE LIB/cadence-lib-new/foorprint/TPS54320RHL/TPS54320RHL.dra
\i (12:38:07) generaledit 
\i (12:38:11) zoom in 1 
\i (12:38:11) setwindow pcb
\i (12:38:11) zoom in -1.4560 0.6971
\i (12:38:11) trapsize 194
\i (12:38:12) zoom in 1 
\i (12:38:12) setwindow pcb
\i (12:38:12) zoom in -1.4560 0.6972
\i (12:38:12) trapsize 97
\i (12:38:12) zoom out 1 
\i (12:38:12) setwindow pcb
\i (12:38:12) zoom out -1.4560 0.6972
\i (12:38:12) trapsize 194
\i (12:38:12) zoom out 1 
\i (12:38:12) setwindow pcb
\i (12:38:12) zoom out -1.4561 0.6972
\i (12:38:12) trapsize 389
\i (12:38:20) zoom out 1 
\i (12:38:20) setwindow pcb
\i (12:38:20) zoom out 0.2939 -0.2906
\i (12:38:20) trapsize 778
\i (12:38:23) zoom in 1 
\i (12:38:23) setwindow pcb
\i (12:38:23) zoom in -2.5528 1.8405
\i (12:38:23) trapsize 389
\i (12:38:23) zoom in 1 
\i (12:38:23) setwindow pcb
\i (12:38:23) zoom in -2.5450 1.8405
\i (12:38:23) trapsize 194
\i (12:38:24) zoom in 1 
\i (12:38:24) setwindow pcb
\i (12:38:24) zoom in -2.1561 1.9378
\i (12:38:24) trapsize 97
\i (12:38:24) zoom out 1 
\i (12:38:24) setwindow pcb
\i (12:38:24) zoom out -2.1775 1.9300
\i (12:38:24) trapsize 194
\i (12:38:25) zoom out 1 
\i (12:38:25) setwindow pcb
\i (12:38:25) zoom out -2.1891 1.9262
\i (12:38:25) trapsize 389
\i (12:38:25) zoom out 1 
\i (12:38:25) setwindow pcb
\i (12:38:25) zoom out -2.1892 1.9263
\i (12:38:25) trapsize 778
\i (12:38:29) exit 
\t (12:38:31)     Journal end - Mon May 01 21:06:49 2017
