<!--
	- I/O mapping
	- Version: 
	- Date: Wed Jul 26 12:50:41 2023
-->

<io_mapping>
	<io name="gfpga_pad_QL_PREIO_A2F[8519:8519]" net="a" dir="input"/>
	<io name="gfpga_pad_QL_PREIO_A2F[8518:8518]" net="b" dir="input"/>
	<io name="gfpga_pad_QL_PREIO_F2A[8197:8197]" net="c" dir="output"/>
</io_mapping>
