library verilog;
use verilog.vl_types.all;
entity RsSel_RtSel is
    port(
        RegWrite_wb     : in     vl_logic;
        RegWriteAddr_wb : in     vl_logic_vector(4 downto 0);
        RsAddr_id       : in     vl_logic_vector(4 downto 0);
        RtAddr_id       : in     vl_logic_vector(4 downto 0);
        RsSel           : out    vl_logic;
        RtSel           : out    vl_logic
    );
end RsSel_RtSel;
