#! /usr/bin/vvp
:ivl_version "12.0 (stable)";
:ivl_delay_selection "TYPICAL";
:vpi_time_precision - 12;
:vpi_module "/usr/lib/x86_64-linux-gnu/ivl/system.vpi";
:vpi_module "/usr/lib/x86_64-linux-gnu/ivl/vhdl_sys.vpi";
:vpi_module "/usr/lib/x86_64-linux-gnu/ivl/vhdl_textio.vpi";
:vpi_module "/usr/lib/x86_64-linux-gnu/ivl/v2005_math.vpi";
:vpi_module "/usr/lib/x86_64-linux-gnu/ivl/va_math.vpi";
:vpi_module "/usr/lib/x86_64-linux-gnu/ivl/v2009.vpi";
S_0x61ddffa5e490 .scope package, "$unit" "$unit" 2 1;
 .timescale 0 0;
S_0x61ddffa5e620 .scope module, "LUT2_Q1_tb" "LUT2_Q1_tb" 3 2;
 .timescale -9 -12;
v0x61ddffad18a0_0 .var "A", 0 0;
v0x61ddffad19b0_0 .var "B", 0 0;
v0x61ddffad1ac0_0 .var "C", 0 0;
v0x61ddffad1b60_0 .var "D", 0 0;
v0x61ddffad1c50_0 .net "OUT", 0 0, v0x61ddffad0f90_0;  1 drivers
S_0x61ddffaa1000 .scope module, "LUT2_INST" "Q1_LUT2" 3 4, 4 2 0, S_0x61ddffa5e620;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "A";
    .port_info 1 /INPUT 1 "B";
    .port_info 2 /INPUT 1 "C";
    .port_info 3 /INPUT 1 "D";
    .port_info 4 /OUTPUT 1 "X";
v0x61ddffad1180_0 .net "A", 0 0, v0x61ddffad18a0_0;  1 drivers
v0x61ddffad1250_0 .net "B", 0 0, v0x61ddffad19b0_0;  1 drivers
v0x61ddffad1320_0 .net "C", 0 0, v0x61ddffad1ac0_0;  1 drivers
v0x61ddffad1440_0 .net "D", 0 0, v0x61ddffad1b60_0;  1 drivers
v0x61ddffad14e0_0 .net "X", 0 0, v0x61ddffad0f90_0;  alias, 1 drivers
v0x61ddffad15d0_0 .net "nand_0_out", 0 0, v0x61ddffacfb40_0;  1 drivers
v0x61ddffad16c0_0 .net "nand_1_out", 0 0, v0x61ddffad01d0_0;  1 drivers
v0x61ddffad17b0_0 .net "nand_2_out", 0 0, v0x61ddffad0870_0;  1 drivers
S_0x61ddffaa11e0 .scope module, "NAND_0_INST" "LUT2" 4 9, 5 25 0, S_0x61ddffaa1000;
 .timescale -12 -12;
    .port_info 0 /OUTPUT 1 "O";
    .port_info 1 /INPUT 1 "I0";
    .port_info 2 /INPUT 1 "I1";
P_0x61ddffaa13c0 .param/l "INIT" 0 5 27, C4<0111>;
v0x61ddffa5e7b0_0 .net "I0", 0 0, v0x61ddffad18a0_0;  alias, 1 drivers
v0x61ddffacfa80_0 .net "I1", 0 0, v0x61ddffad19b0_0;  alias, 1 drivers
v0x61ddffacfb40_0 .var "O", 0 0;
v0x61ddffacfbe0_0 .net "s", 1 0, L_0x61ddffad1d90;  1 drivers
E_0x61ddffaa4750 .event anyedge, v0x61ddffacfbe0_0;
L_0x61ddffad1d90 .concat [ 1 1 0 0], v0x61ddffad18a0_0, v0x61ddffad19b0_0;
S_0x61ddffacfd40 .scope module, "NAND_1_INST" "LUT2" 4 10, 5 25 0, S_0x61ddffaa1000;
 .timescale -12 -12;
    .port_info 0 /OUTPUT 1 "O";
    .port_info 1 /INPUT 1 "I0";
    .port_info 2 /INPUT 1 "I1";
P_0x61ddffacff20 .param/l "INIT" 0 5 27, C4<0111>;
v0x61ddffad0070_0 .net "I0", 0 0, v0x61ddffacfb40_0;  alias, 1 drivers
v0x61ddffad0130_0 .net "I1", 0 0, v0x61ddffad1ac0_0;  alias, 1 drivers
v0x61ddffad01d0_0 .var "O", 0 0;
v0x61ddffad0270_0 .net "s", 1 0, L_0x61ddffad1e30;  1 drivers
E_0x61ddffaa4920 .event anyedge, v0x61ddffad0270_0;
L_0x61ddffad1e30 .concat [ 1 1 0 0], v0x61ddffacfb40_0, v0x61ddffad1ac0_0;
S_0x61ddffad03d0 .scope module, "NAND_2_INST" "LUT2" 4 11, 5 25 0, S_0x61ddffaa1000;
 .timescale -12 -12;
    .port_info 0 /OUTPUT 1 "O";
    .port_info 1 /INPUT 1 "I0";
    .port_info 2 /INPUT 1 "I1";
P_0x61ddffad05b0 .param/l "INIT" 0 5 27, C4<0111>;
v0x61ddffad06e0_0 .net "I0", 0 0, v0x61ddffad1ac0_0;  alias, 1 drivers
v0x61ddffad07d0_0 .net "I1", 0 0, v0x61ddffad1b60_0;  alias, 1 drivers
v0x61ddffad0870_0 .var "O", 0 0;
v0x61ddffad0940_0 .net "s", 1 0, L_0x61ddffad1ed0;  1 drivers
E_0x61ddffaa4bf0 .event anyedge, v0x61ddffad0940_0;
L_0x61ddffad1ed0 .concat [ 1 1 0 0], v0x61ddffad1ac0_0, v0x61ddffad1b60_0;
S_0x61ddffad0aa0 .scope module, "NOR_0_INST" "LUT2" 4 12, 5 25 0, S_0x61ddffaa1000;
 .timescale -12 -12;
    .port_info 0 /OUTPUT 1 "O";
    .port_info 1 /INPUT 1 "I0";
    .port_info 2 /INPUT 1 "I1";
P_0x61ddffad0c80 .param/l "INIT" 0 5 27, C4<0001>;
v0x61ddffad0dd0_0 .net "I0", 0 0, v0x61ddffad01d0_0;  alias, 1 drivers
v0x61ddffad0ec0_0 .net "I1", 0 0, v0x61ddffad0870_0;  alias, 1 drivers
v0x61ddffad0f90_0 .var "O", 0 0;
v0x61ddffad1060_0 .net "s", 1 0, L_0x61ddffad1f90;  1 drivers
E_0x61ddffa827c0 .event anyedge, v0x61ddffad1060_0;
L_0x61ddffad1f90 .concat [ 1 1 0 0], v0x61ddffad01d0_0, v0x61ddffad0870_0;
    .scope S_0x61ddffaa11e0;
T_0 ;
    %wait E_0x61ddffaa4750;
    %load/vec4 v0x61ddffacfbe0_0;
    %parti/s 1, 1, 2;
    %load/vec4 v0x61ddffacfbe0_0;
    %parti/s 1, 0, 2;
    %pad/u 32;
    %pushi/vec4 1, 0, 32;
    %cmp/e;
    %flag_get/vec4 4;
    %xor;
    %flag_set/vec4 8;
    %jmp/1 T_0.2, 8;
    %load/vec4 v0x61ddffacfbe0_0;
    %parti/s 1, 1, 2;
    %load/vec4 v0x61ddffacfbe0_0;
    %parti/s 1, 0, 2;
    %pad/u 32;
    %pushi/vec4 0, 0, 32;
    %cmp/e;
    %flag_get/vec4 4;
    %xor;
    %flag_set/vec4 9;
    %flag_or 8, 9;
T_0.2;
    %jmp/0xz  T_0.0, 8;
    %pushi/vec4 7, 0, 4;
    %load/vec4 v0x61ddffacfbe0_0;
    %part/u 1;
    %store/vec4 v0x61ddffacfb40_0, 0, 1;
    %jmp T_0.1;
T_0.0 ;
    %load/vec4 v0x61ddffacfbe0_0;
    %parti/s 1, 1, 2;
    %pad/u 32;
    %cmpi/e 0, 0, 32;
    %flag_get/vec4 4;
    %jmp/0 T_0.5, 4;
    %pushi/vec4 1, 0, 1;
    %and;
T_0.5;
    %flag_set/vec4 8;
    %jmp/0xz  T_0.3, 8;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x61ddffacfb40_0, 0, 1;
    %jmp T_0.4;
T_0.3 ;
    %load/vec4 v0x61ddffacfbe0_0;
    %parti/s 1, 1, 2;
    %pad/u 32;
    %cmpi/e 1, 0, 32;
    %flag_get/vec4 4;
    %jmp/0 T_0.8, 4;
    %pushi/vec4 0, 0, 1;
    %and;
T_0.8;
    %flag_set/vec4 8;
    %jmp/0xz  T_0.6, 8;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x61ddffacfb40_0, 0, 1;
    %jmp T_0.7;
T_0.6 ;
    %load/vec4 v0x61ddffacfbe0_0;
    %parti/s 1, 0, 2;
    %pad/u 32;
    %cmpi/e 0, 0, 32;
    %flag_get/vec4 4;
    %jmp/0 T_0.11, 4;
    %pushi/vec4 1, 0, 1;
    %and;
T_0.11;
    %flag_set/vec4 8;
    %jmp/0xz  T_0.9, 8;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x61ddffacfb40_0, 0, 1;
    %jmp T_0.10;
T_0.9 ;
    %load/vec4 v0x61ddffacfbe0_0;
    %parti/s 1, 0, 2;
    %pad/u 32;
    %cmpi/e 1, 0, 32;
    %flag_get/vec4 4;
    %jmp/0 T_0.14, 4;
    %pushi/vec4 0, 0, 1;
    %and;
T_0.14;
    %flag_set/vec4 8;
    %jmp/0xz  T_0.12, 8;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x61ddffacfb40_0, 0, 1;
    %jmp T_0.13;
T_0.12 ;
    %pushi/vec4 1, 1, 1;
    %store/vec4 v0x61ddffacfb40_0, 0, 1;
T_0.13 ;
T_0.10 ;
T_0.7 ;
T_0.4 ;
T_0.1 ;
    %jmp T_0;
    .thread T_0, $push;
    .scope S_0x61ddffacfd40;
T_1 ;
    %wait E_0x61ddffaa4920;
    %load/vec4 v0x61ddffad0270_0;
    %parti/s 1, 1, 2;
    %load/vec4 v0x61ddffad0270_0;
    %parti/s 1, 0, 2;
    %pad/u 32;
    %pushi/vec4 1, 0, 32;
    %cmp/e;
    %flag_get/vec4 4;
    %xor;
    %flag_set/vec4 8;
    %jmp/1 T_1.2, 8;
    %load/vec4 v0x61ddffad0270_0;
    %parti/s 1, 1, 2;
    %load/vec4 v0x61ddffad0270_0;
    %parti/s 1, 0, 2;
    %pad/u 32;
    %pushi/vec4 0, 0, 32;
    %cmp/e;
    %flag_get/vec4 4;
    %xor;
    %flag_set/vec4 9;
    %flag_or 8, 9;
T_1.2;
    %jmp/0xz  T_1.0, 8;
    %pushi/vec4 7, 0, 4;
    %load/vec4 v0x61ddffad0270_0;
    %part/u 1;
    %store/vec4 v0x61ddffad01d0_0, 0, 1;
    %jmp T_1.1;
T_1.0 ;
    %load/vec4 v0x61ddffad0270_0;
    %parti/s 1, 1, 2;
    %pad/u 32;
    %cmpi/e 0, 0, 32;
    %flag_get/vec4 4;
    %jmp/0 T_1.5, 4;
    %pushi/vec4 1, 0, 1;
    %and;
T_1.5;
    %flag_set/vec4 8;
    %jmp/0xz  T_1.3, 8;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x61ddffad01d0_0, 0, 1;
    %jmp T_1.4;
T_1.3 ;
    %load/vec4 v0x61ddffad0270_0;
    %parti/s 1, 1, 2;
    %pad/u 32;
    %cmpi/e 1, 0, 32;
    %flag_get/vec4 4;
    %jmp/0 T_1.8, 4;
    %pushi/vec4 0, 0, 1;
    %and;
T_1.8;
    %flag_set/vec4 8;
    %jmp/0xz  T_1.6, 8;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x61ddffad01d0_0, 0, 1;
    %jmp T_1.7;
T_1.6 ;
    %load/vec4 v0x61ddffad0270_0;
    %parti/s 1, 0, 2;
    %pad/u 32;
    %cmpi/e 0, 0, 32;
    %flag_get/vec4 4;
    %jmp/0 T_1.11, 4;
    %pushi/vec4 1, 0, 1;
    %and;
T_1.11;
    %flag_set/vec4 8;
    %jmp/0xz  T_1.9, 8;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x61ddffad01d0_0, 0, 1;
    %jmp T_1.10;
T_1.9 ;
    %load/vec4 v0x61ddffad0270_0;
    %parti/s 1, 0, 2;
    %pad/u 32;
    %cmpi/e 1, 0, 32;
    %flag_get/vec4 4;
    %jmp/0 T_1.14, 4;
    %pushi/vec4 0, 0, 1;
    %and;
T_1.14;
    %flag_set/vec4 8;
    %jmp/0xz  T_1.12, 8;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x61ddffad01d0_0, 0, 1;
    %jmp T_1.13;
T_1.12 ;
    %pushi/vec4 1, 1, 1;
    %store/vec4 v0x61ddffad01d0_0, 0, 1;
T_1.13 ;
T_1.10 ;
T_1.7 ;
T_1.4 ;
T_1.1 ;
    %jmp T_1;
    .thread T_1, $push;
    .scope S_0x61ddffad03d0;
T_2 ;
    %wait E_0x61ddffaa4bf0;
    %load/vec4 v0x61ddffad0940_0;
    %parti/s 1, 1, 2;
    %load/vec4 v0x61ddffad0940_0;
    %parti/s 1, 0, 2;
    %pad/u 32;
    %pushi/vec4 1, 0, 32;
    %cmp/e;
    %flag_get/vec4 4;
    %xor;
    %flag_set/vec4 8;
    %jmp/1 T_2.2, 8;
    %load/vec4 v0x61ddffad0940_0;
    %parti/s 1, 1, 2;
    %load/vec4 v0x61ddffad0940_0;
    %parti/s 1, 0, 2;
    %pad/u 32;
    %pushi/vec4 0, 0, 32;
    %cmp/e;
    %flag_get/vec4 4;
    %xor;
    %flag_set/vec4 9;
    %flag_or 8, 9;
T_2.2;
    %jmp/0xz  T_2.0, 8;
    %pushi/vec4 7, 0, 4;
    %load/vec4 v0x61ddffad0940_0;
    %part/u 1;
    %store/vec4 v0x61ddffad0870_0, 0, 1;
    %jmp T_2.1;
T_2.0 ;
    %load/vec4 v0x61ddffad0940_0;
    %parti/s 1, 1, 2;
    %pad/u 32;
    %cmpi/e 0, 0, 32;
    %flag_get/vec4 4;
    %jmp/0 T_2.5, 4;
    %pushi/vec4 1, 0, 1;
    %and;
T_2.5;
    %flag_set/vec4 8;
    %jmp/0xz  T_2.3, 8;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x61ddffad0870_0, 0, 1;
    %jmp T_2.4;
T_2.3 ;
    %load/vec4 v0x61ddffad0940_0;
    %parti/s 1, 1, 2;
    %pad/u 32;
    %cmpi/e 1, 0, 32;
    %flag_get/vec4 4;
    %jmp/0 T_2.8, 4;
    %pushi/vec4 0, 0, 1;
    %and;
T_2.8;
    %flag_set/vec4 8;
    %jmp/0xz  T_2.6, 8;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x61ddffad0870_0, 0, 1;
    %jmp T_2.7;
T_2.6 ;
    %load/vec4 v0x61ddffad0940_0;
    %parti/s 1, 0, 2;
    %pad/u 32;
    %cmpi/e 0, 0, 32;
    %flag_get/vec4 4;
    %jmp/0 T_2.11, 4;
    %pushi/vec4 1, 0, 1;
    %and;
T_2.11;
    %flag_set/vec4 8;
    %jmp/0xz  T_2.9, 8;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x61ddffad0870_0, 0, 1;
    %jmp T_2.10;
T_2.9 ;
    %load/vec4 v0x61ddffad0940_0;
    %parti/s 1, 0, 2;
    %pad/u 32;
    %cmpi/e 1, 0, 32;
    %flag_get/vec4 4;
    %jmp/0 T_2.14, 4;
    %pushi/vec4 0, 0, 1;
    %and;
T_2.14;
    %flag_set/vec4 8;
    %jmp/0xz  T_2.12, 8;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x61ddffad0870_0, 0, 1;
    %jmp T_2.13;
T_2.12 ;
    %pushi/vec4 1, 1, 1;
    %store/vec4 v0x61ddffad0870_0, 0, 1;
T_2.13 ;
T_2.10 ;
T_2.7 ;
T_2.4 ;
T_2.1 ;
    %jmp T_2;
    .thread T_2, $push;
    .scope S_0x61ddffad0aa0;
T_3 ;
    %wait E_0x61ddffa827c0;
    %load/vec4 v0x61ddffad1060_0;
    %parti/s 1, 1, 2;
    %load/vec4 v0x61ddffad1060_0;
    %parti/s 1, 0, 2;
    %pad/u 32;
    %pushi/vec4 1, 0, 32;
    %cmp/e;
    %flag_get/vec4 4;
    %xor;
    %flag_set/vec4 8;
    %jmp/1 T_3.2, 8;
    %load/vec4 v0x61ddffad1060_0;
    %parti/s 1, 1, 2;
    %load/vec4 v0x61ddffad1060_0;
    %parti/s 1, 0, 2;
    %pad/u 32;
    %pushi/vec4 0, 0, 32;
    %cmp/e;
    %flag_get/vec4 4;
    %xor;
    %flag_set/vec4 9;
    %flag_or 8, 9;
T_3.2;
    %jmp/0xz  T_3.0, 8;
    %pushi/vec4 1, 0, 4;
    %load/vec4 v0x61ddffad1060_0;
    %part/u 1;
    %store/vec4 v0x61ddffad0f90_0, 0, 1;
    %jmp T_3.1;
T_3.0 ;
    %load/vec4 v0x61ddffad1060_0;
    %parti/s 1, 1, 2;
    %pad/u 32;
    %cmpi/e 0, 0, 32;
    %flag_get/vec4 4;
    %jmp/0 T_3.5, 4;
    %pushi/vec4 0, 0, 1;
    %and;
T_3.5;
    %flag_set/vec4 8;
    %jmp/0xz  T_3.3, 8;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x61ddffad0f90_0, 0, 1;
    %jmp T_3.4;
T_3.3 ;
    %load/vec4 v0x61ddffad1060_0;
    %parti/s 1, 1, 2;
    %pad/u 32;
    %cmpi/e 1, 0, 32;
    %flag_get/vec4 4;
    %jmp/0 T_3.8, 4;
    %pushi/vec4 1, 0, 1;
    %and;
T_3.8;
    %flag_set/vec4 8;
    %jmp/0xz  T_3.6, 8;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x61ddffad0f90_0, 0, 1;
    %jmp T_3.7;
T_3.6 ;
    %load/vec4 v0x61ddffad1060_0;
    %parti/s 1, 0, 2;
    %pad/u 32;
    %cmpi/e 0, 0, 32;
    %flag_get/vec4 4;
    %jmp/0 T_3.11, 4;
    %pushi/vec4 0, 0, 1;
    %and;
T_3.11;
    %flag_set/vec4 8;
    %jmp/0xz  T_3.9, 8;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x61ddffad0f90_0, 0, 1;
    %jmp T_3.10;
T_3.9 ;
    %load/vec4 v0x61ddffad1060_0;
    %parti/s 1, 0, 2;
    %pad/u 32;
    %cmpi/e 1, 0, 32;
    %flag_get/vec4 4;
    %jmp/0 T_3.14, 4;
    %pushi/vec4 1, 0, 1;
    %and;
T_3.14;
    %flag_set/vec4 8;
    %jmp/0xz  T_3.12, 8;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x61ddffad0f90_0, 0, 1;
    %jmp T_3.13;
T_3.12 ;
    %pushi/vec4 1, 1, 1;
    %store/vec4 v0x61ddffad0f90_0, 0, 1;
T_3.13 ;
T_3.10 ;
T_3.7 ;
T_3.4 ;
T_3.1 ;
    %jmp T_3;
    .thread T_3, $push;
    .scope S_0x61ddffa5e620;
T_4 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x61ddffad18a0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x61ddffad19b0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x61ddffad1ac0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x61ddffad1b60_0, 0, 1;
    %delay 10000, 0;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x61ddffad18a0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x61ddffad19b0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x61ddffad1ac0_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x61ddffad1b60_0, 0, 1;
    %delay 10000, 0;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x61ddffad18a0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x61ddffad19b0_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x61ddffad1ac0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x61ddffad1b60_0, 0, 1;
    %delay 10000, 0;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x61ddffad18a0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x61ddffad19b0_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x61ddffad1ac0_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x61ddffad1b60_0, 0, 1;
    %delay 10000, 0;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x61ddffad18a0_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x61ddffad19b0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x61ddffad1ac0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x61ddffad1b60_0, 0, 1;
    %delay 10000, 0;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x61ddffad18a0_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x61ddffad19b0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x61ddffad1ac0_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x61ddffad1b60_0, 0, 1;
    %delay 10000, 0;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x61ddffad18a0_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x61ddffad19b0_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x61ddffad1ac0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x61ddffad1b60_0, 0, 1;
    %delay 10000, 0;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x61ddffad18a0_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x61ddffad19b0_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x61ddffad1ac0_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x61ddffad1b60_0, 0, 1;
    %delay 10000, 0;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x61ddffad18a0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x61ddffad19b0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x61ddffad1ac0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x61ddffad1b60_0, 0, 1;
    %delay 10000, 0;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x61ddffad18a0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x61ddffad19b0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x61ddffad1ac0_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x61ddffad1b60_0, 0, 1;
    %delay 10000, 0;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x61ddffad18a0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x61ddffad19b0_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x61ddffad1ac0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x61ddffad1b60_0, 0, 1;
    %delay 10000, 0;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x61ddffad18a0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x61ddffad19b0_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x61ddffad1ac0_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x61ddffad1b60_0, 0, 1;
    %delay 10000, 0;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x61ddffad18a0_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x61ddffad19b0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x61ddffad1ac0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x61ddffad1b60_0, 0, 1;
    %delay 10000, 0;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x61ddffad18a0_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x61ddffad19b0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x61ddffad1ac0_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x61ddffad1b60_0, 0, 1;
    %delay 10000, 0;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x61ddffad18a0_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x61ddffad19b0_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x61ddffad1ac0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x61ddffad1b60_0, 0, 1;
    %delay 10000, 0;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x61ddffad18a0_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x61ddffad19b0_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x61ddffad1ac0_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x61ddffad1b60_0, 0, 1;
    %delay 10000, 0;
    %vpi_call/w 3 122 "$finish" {0 0 0};
    %end;
    .thread T_4;
    .scope S_0x61ddffa5e620;
T_5 ;
    %vpi_call/w 3 128 "$display", "                Tempo   Entradas LUT        Sa\303\255das" {0 0 0};
    %vpi_call/w 3 129 "$display", "                         A   B   C   D       OUT" {0 0 0};
    %vpi_call/w 3 130 "$display", "                ====   ================      =======" {0 0 0};
    %vpi_call/w 3 131 "$monitor", $time, "     %b   %b   %b   %b        %b", v0x61ddffad18a0_0, v0x61ddffad19b0_0, v0x61ddffad1ac0_0, v0x61ddffad1b60_0, v0x61ddffad1c50_0 {0 0 0};
    %end;
    .thread T_5;
# The file index is used to find the file name in the following table.
:file_names 6;
    "N/A";
    "<interactive>";
    "-";
    "q1_tb.sv";
    "q1.sv";
    "LUT2.sv";
