m255
K4
z2
!s11e MIXED_VERSIONS
13
!s112 1.1
!i10d 8192
!i10e 25
!i10f 100
cModel Technology
dC:/intelFPGA_lite/20.1
Ebuffer2k
Z0 w1651063066
Z1 DPx3 std 6 textio 0 22 zE1`LPoLg^DX3Oz^4Fj1K3
Z2 DPx4 ieee 14 std_logic_1164 0 22 cVAk:aDinOX8^VGI1ekP<3
!i122 176
Z3 dC:/Users/Gustav Surface/Documents/GitRepos/34349-4PortEthernetSwitch/ModelsimProjects/InputHandler
Z4 8C:/Users/Gustav Surface/Documents/GitRepos/34349-4PortEthernetSwitch/src/buffer/buffer2K.vhd
Z5 FC:/Users/Gustav Surface/Documents/GitRepos/34349-4PortEthernetSwitch/src/buffer/buffer2K.vhd
l0
L43 1
VfLd93RX<e3ZgD]cl4OLEB0
!s100 EHekTCKDBQDHajBhlF0T13
Z6 OV;C;2020.1;71
32
Z7 !s110 1651588144
!i10b 1
Z8 !s108 1651588144.000000
Z9 !s90 -reportprogress|300|-work|work|-2002|-explicit|-stats=none|C:/Users/Gustav Surface/Documents/GitRepos/34349-4PortEthernetSwitch/src/buffer/buffer2K.vhd|
Z10 !s107 C:/Users/Gustav Surface/Documents/GitRepos/34349-4PortEthernetSwitch/src/buffer/buffer2K.vhd|
!i113 1
Z11 o-work work -2002 -explicit
Z12 tExplicit 1 CvgOpt 0
Asyn
R1
R2
DEx4 work 8 buffer2k 0 22 fLd93RX<e3ZgD]cl4OLEB0
!i122 176
l98
L60 75
VVgTKP5_0gzE;2C^banFOc3
!s100 RVj_n^J1HIg^Ca?33]P=o3
R6
32
R7
!i10b 1
R8
R9
R10
!i113 1
R11
R12
Ecrc_parallel
Z13 w1652259184
Z14 DPx4 ieee 15 std_logic_arith 0 22 [G314=:2zXJ`VORJe1J@Z1
Z15 DPx4 ieee 18 std_logic_unsigned 0 22 ;eZjO2D4ZDz<]0>8AL<ne1
Z16 DPx4 ieee 11 numeric_std 0 22 aU^R8eGcicLcUFIaBQSL>3
R2
Z17 DPx4 ieee 16 std_logic_textio 0 22 ^l:n6VFdg74Q?CKDhjD]D3
R1
!i122 234
Z18 dC:/Users/victo/Documents/34349-4PortEthernetSwitch/ModelsimProjects/InputHandler
Z19 8C:/Users/victo/Documents/34349-4PortEthernetSwitch/src/input_handler/crc_parallel.vhd
Z20 FC:/Users/victo/Documents/34349-4PortEthernetSwitch/src/input_handler/crc_parallel.vhd
l0
L9 1
V_f``E5:^dTmNd<^`]g2Y82
!s100 JEVj_OEiKo4E>n8YczSA13
R6
32
Z21 !s110 1652263456
!i10b 1
Z22 !s108 1652263455.000000
Z23 !s90 -reportprogress|300|-work|work|-2002|-explicit|-stats=none|C:/Users/victo/Documents/34349-4PortEthernetSwitch/src/input_handler/crc_parallel.vhd|
Z24 !s107 C:/Users/victo/Documents/34349-4PortEthernetSwitch/src/input_handler/crc_parallel.vhd|
!i113 1
R11
R12
Acrc_parallel_arc
R14
R15
R16
R2
R17
R1
DEx4 work 12 crc_parallel 0 22 _f``E5:^dTmNd<^`]g2Y82
!i122 234
l28
L20 104
Vn=6E^>ll970]8ML=ohgYP2
!s100 i3Jl^b6GQgK]i]C>CRXD53
R6
32
R21
!i10b 1
R22
R23
R24
!i113 1
R11
R12
Ecrc_tb
R0
R14
R15
R16
R2
R17
R1
!i122 178
R3
Z25 8C:/Users/Gustav Surface/Documents/GitRepos/34349-4PortEthernetSwitch/ModelsimProjects/InputHandler/crc_parallel_TB.vhd
Z26 FC:/Users/Gustav Surface/Documents/GitRepos/34349-4PortEthernetSwitch/ModelsimProjects/InputHandler/crc_parallel_TB.vhd
l0
L9 1
VX0MFdb@PD:jRB?1fSCjzc2
!s100 >ozJIkBM<n4eh2N7Y@>6X2
R6
32
Z27 !s110 1651588145
!i10b 1
Z28 !s108 1651588145.000000
Z29 !s90 -reportprogress|300|-work|work|-2002|-explicit|-stats=none|C:/Users/Gustav Surface/Documents/GitRepos/34349-4PortEthernetSwitch/ModelsimProjects/InputHandler/crc_parallel_TB.vhd|
Z30 !s107 C:/Users/Gustav Surface/Documents/GitRepos/34349-4PortEthernetSwitch/ModelsimProjects/InputHandler/crc_parallel_TB.vhd|
!i113 1
R11
R12
Acrc_tb_arc
R14
R15
R16
R2
R17
R1
DEx4 work 6 crc_tb 0 22 X0MFdb@PD:jRB?1fSCjzc2
!i122 178
l30
L12 44
V7@XYOi;zIIacnR9jji`XI2
!s100 6UZ3D:bcF_EQNkk=lV_Bn0
R6
32
R27
!i10b 1
R28
R29
R30
!i113 1
R11
R12
Einput_handler
Z31 w1652263450
R14
R15
R16
R2
R17
R1
!i122 235
R18
Z32 8C:/Users/victo/Documents/34349-4PortEthernetSwitch/src/input_handler/input_handler.vhd
Z33 FC:/Users/victo/Documents/34349-4PortEthernetSwitch/src/input_handler/input_handler.vhd
l0
L9 1
V@BT<1afLbDd0B8mKUK_Ac2
!s100 cYZKFlGS`BF0<?W88Vll^1
R6
32
R21
!i10b 1
Z34 !s108 1652263456.000000
Z35 !s90 -reportprogress|300|-work|work|-2002|-explicit|-stats=none|C:/Users/victo/Documents/34349-4PortEthernetSwitch/src/input_handler/input_handler.vhd|
Z36 !s107 C:/Users/victo/Documents/34349-4PortEthernetSwitch/src/input_handler/input_handler.vhd|
!i113 1
R11
R12
Ainput_handler_arc
R14
R15
R16
R2
R17
R1
DEx4 work 13 input_handler 0 22 @BT<1afLbDd0B8mKUK_Ac2
!i122 235
l83
L33 159
Vn_7Kkz;nUEZfV4EgDYifn3
!s100 ?zO1H@`LlQ6Mh`DJ:7<_R0
R6
32
R21
!i10b 1
R34
R35
R36
!i113 1
R11
R12
Einput_tb
Z37 w1652263768
R14
R15
R16
R2
R17
R1
!i122 240
R18
Z38 8C:/Users/victo/Documents/34349-4PortEthernetSwitch/ModelsimProjects/InputHandler/intput_handler_TB.vhd
Z39 FC:/Users/victo/Documents/34349-4PortEthernetSwitch/ModelsimProjects/InputHandler/intput_handler_TB.vhd
l0
L9 1
V?g7h3k8mf<dRDzZjn92R73
!s100 kFV<GeYj3[o]1^96f9dk61
R6
32
Z40 !s110 1652263773
!i10b 1
Z41 !s108 1652263773.000000
Z42 !s90 -reportprogress|300|-work|work|-2002|-explicit|-stats=none|C:/Users/victo/Documents/34349-4PortEthernetSwitch/ModelsimProjects/InputHandler/intput_handler_TB.vhd|
Z43 !s107 C:/Users/victo/Documents/34349-4PortEthernetSwitch/ModelsimProjects/InputHandler/intput_handler_TB.vhd|
!i113 1
R11
R12
Ainput_arc
R14
R15
R16
R2
R17
R1
Z44 DEx4 work 8 input_tb 0 22 ?g7h3k8mf<dRDzZjn92R73
!i122 240
l90
Z45 L12 148
VZX:5VM?^LP99RCd8FGoQV1
!s100 MSl^`<LKDi0n;9;@f4o=e3
R6
32
R40
!i10b 1
R41
R42
R43
!i113 1
R11
R12
Emac_learning
Z46 w1652263663
R14
R15
R16
R1
R2
!i122 239
R18
Z47 8C:/Users/victo/Documents/34349-4PortEthernetSwitch/src/mac_learning/Mac_learning.vhd
Z48 FC:/Users/victo/Documents/34349-4PortEthernetSwitch/src/mac_learning/Mac_learning.vhd
l0
L6 1
V[Z`:?Kn6UlmgM5UDNAL4b3
!s100 OglAk;Tb8@J=HzLdiiKSK1
R6
32
Z49 !s110 1652263690
!i10b 1
Z50 !s108 1652263690.000000
Z51 !s90 -reportprogress|300|-work|work|-2002|-explicit|-stats=none|C:/Users/victo/Documents/34349-4PortEthernetSwitch/src/mac_learning/Mac_learning.vhd|
Z52 !s107 C:/Users/victo/Documents/34349-4PortEthernetSwitch/src/mac_learning/Mac_learning.vhd|
!i113 1
R11
R12
Amac_learning_arc
R14
R15
R16
R1
R2
DEx4 work 12 mac_learning 0 22 [Z`:?Kn6UlmgM5UDNAL4b3
!i122 239
l73
L36 249
VXYVkLOQKRkUEPOZ_We;<j3
!s100 7oWRnPIRW?5;GjD;Rc9^E1
R6
32
R49
!i10b 1
R50
R51
R52
!i113 1
R11
R12
Emac_memory
Z53 w1652259191
R14
R15
R16
R1
R2
!i122 237
R18
Z54 8C:/Users/victo/Documents/34349-4PortEthernetSwitch/src/mac_learning/Mac_memory.vhd
Z55 FC:/Users/victo/Documents/34349-4PortEthernetSwitch/src/mac_learning/Mac_memory.vhd
l0
L7 1
Vz2Y=HIX<<CYeVgd<NGJ<b3
!s100 F<omTjGbRmJGOcaTL9On<0
R6
32
R21
!i10b 1
R34
Z56 !s90 -reportprogress|300|-work|work|-2002|-explicit|-stats=none|C:/Users/victo/Documents/34349-4PortEthernetSwitch/src/mac_learning/Mac_memory.vhd|
Z57 !s107 C:/Users/victo/Documents/34349-4PortEthernetSwitch/src/mac_learning/Mac_memory.vhd|
!i113 1
R11
R12
Amac_memory_arc
R14
R15
R16
R1
R2
DEx4 work 10 mac_memory 0 22 z2Y=HIX<<CYeVgd<NGJ<b3
!i122 237
l24
L21 17
VgkkoQ@f=mG3>V<31db<UF1
!s100 _2_JYHNjMX_0zB_fekB_l3
R6
32
R21
!i10b 1
R34
R56
R57
!i113 1
R11
R12
Esimulated_mac
Z58 w1651587136
R14
R15
R16
R2
R17
R1
!i122 181
R3
Z59 8C:/Users/Gustav Surface/Documents/GitRepos/34349-4PortEthernetSwitch/src/input_handler/simulated_mac.vhd
Z60 FC:/Users/Gustav Surface/Documents/GitRepos/34349-4PortEthernetSwitch/src/input_handler/simulated_mac.vhd
l0
L9 1
VDX;6Nfl@DoKA>Kb?CaCJ_1
!s100 IHzX<P3G`h^8:::7@P:622
R6
32
Z61 !s110 1651588146
!i10b 1
R28
Z62 !s90 -reportprogress|300|-work|work|-2002|-explicit|-stats=none|C:/Users/Gustav Surface/Documents/GitRepos/34349-4PortEthernetSwitch/src/input_handler/simulated_mac.vhd|
Z63 !s107 C:/Users/Gustav Surface/Documents/GitRepos/34349-4PortEthernetSwitch/src/input_handler/simulated_mac.vhd|
!i113 1
R11
R12
Asimulated_mac_arc
R14
R15
R16
R2
R17
R1
DEx4 work 13 simulated_mac 0 22 DX;6Nfl@DoKA>Kb?CaCJ_1
!i122 181
l26
L22 24
VlHKB`a8h5nC69LiVR8UFA3
!s100 j8Wb3OmI7TTOoXi[>E3Xg2
R6
32
R61
!i10b 1
R28
R62
R63
!i113 1
R11
R12
