Loading plugins phase: Elapsed time ==> 0s.187ms
<CYPRESSTAG name="CyDsfit arguments...">
cydsfit arguments: -.fdsnotice -.fdswarpdepfile=warp_dependencies.txt -.fdselabdepfile=elab_dependencies.txt -.fdsbldfile=generated_files.txt -.fdsreffile=referenced_files.txt -p C:\Users\marti\OneDrive\Dokumente\MEGA\RDI_share\Mobiles_RDS_aboehn\WOTAN_testing\WOTAN_6CH.cydsn\WOTAN_6CH.cyprj -d CY8C5888LTI-LP097 -s C:\Users\marti\OneDrive\Dokumente\MEGA\RDI_share\Mobiles_RDS_aboehn\WOTAN_testing\WOTAN_6CH.cydsn\Generated_Source\PSoC5 -- -yv2 -q10 -ygs -o2 -v3 -.fftcfgtype=LE
</CYPRESSTAG>
<CYPRESSTAG name="Design elaboration results...">
ADD: sdb.M0065: information: Analog terminal "Baseline_Shifter.Vout" on TopDesign is unconnected.
 * C:\Users\marti\OneDrive\Dokumente\MEGA\RDI_share\Mobiles_RDS_aboehn\WOTAN_testing\WOTAN_6CH.cydsn\TopDesign\TopDesign.cysch (Signal: Net_4554)
 * C:\Users\marti\OneDrive\Dokumente\MEGA\RDI_share\Mobiles_RDS_aboehn\WOTAN_testing\WOTAN_6CH.cydsn\TopDesign\TopDesign.cysch (Shape_2746.10)

ADD: fit.M0029: information: Voltage Reference Information: Vref 'Vdda/2' is connected to terminal 'analog_0' of 'MainSig_inN' but no direct hardware connection exists.
 * C:\Users\marti\OneDrive\Dokumente\MEGA\RDI_share\Mobiles_RDS_aboehn\WOTAN_testing\WOTAN_6CH.cydsn\TopDesign\TopDesign.cysch (Instance:MainSig_inN)
 * C:\Users\marti\OneDrive\Dokumente\MEGA\RDI_share\Mobiles_RDS_aboehn\WOTAN_testing\WOTAN_6CH.cydsn\TopDesign\TopDesign.cysch (Instance:vRef_1)

ADD: fit.M0029: information: Voltage Reference Information: Vref '0.256V' is connected to terminal 'vplus' of '\Baseline_Shifter:ABuf\' but no direct hardware connection exists.
 * C:\Program Files (x86)\Cypress\PSoC Creator\4.4\PSoC Creator\psoc\content\CyComponentLibrary\CyComponentLibrary.cylib\OpAmp_v1_90\OpAmp_v1_90.cysch (Instance:ABuf)
 * C:\Users\marti\OneDrive\Dokumente\MEGA\RDI_share\Mobiles_RDS_aboehn\WOTAN_testing\WOTAN_6CH.cydsn\TopDesign\TopDesign.cysch (Instance:vRef_3)

</CYPRESSTAG>
Elaboration phase: Elapsed time ==> 3s.040ms
<CYPRESSTAG name="HDL generation results...">
</CYPRESSTAG>
HDL generation phase: Elapsed time ==> 0s.093ms
<CYPRESSTAG name="Synthesis results...">

     | | | | | | |
   _________________
  -|               |-
  -|               |-
  -|               |-
  -|    CYPRESS    |-
  -|               |-
  -|               |-   Warp Verilog Synthesis Compiler: Version 6.3 IR 41
  -|               |-   Copyright (C) 1991-2001 Cypress Semiconductor
   |_______________|
     | | | | | | |

======================================================================
Compiling:  WOTAN_6CH.v
Program  :   C:\Program Files (x86)\Cypress\PSoC Creator\4.4\PSoC Creator\warp\bin\warp.exe
Options  :    -yv2 -q10 -ygs -o2 -v3 -.fftcfgtype=LE -ya -.fftprj=C:\Users\marti\OneDrive\Dokumente\MEGA\RDI_share\Mobiles_RDS_aboehn\WOTAN_testing\WOTAN_6CH.cydsn\WOTAN_6CH.cyprj -dcpsoc3 WOTAN_6CH.v -verilog
======================================================================

======================================================================
Compiling:  WOTAN_6CH.v
Program  :   C:\Program Files (x86)\Cypress\PSoC Creator\4.4\PSoC Creator\warp\bin\warp.exe
Options  :    -yv2 -q10 -ygs -o2 -v3 -.fftcfgtype=LE -ya -.fftprj=C:\Users\marti\OneDrive\Dokumente\MEGA\RDI_share\Mobiles_RDS_aboehn\WOTAN_testing\WOTAN_6CH.cydsn\WOTAN_6CH.cyprj -dcpsoc3 WOTAN_6CH.v -verilog
======================================================================

======================================================================
Compiling:  WOTAN_6CH.v
Program  :   vlogfe
Options  :    -yv2 -q10 -ygs -o2 -v3 -.fftcfgtype=LE -ya -.fftprj=C:\Users\marti\OneDrive\Dokumente\MEGA\RDI_share\Mobiles_RDS_aboehn\WOTAN_testing\WOTAN_6CH.cydsn\WOTAN_6CH.cyprj -dcpsoc3 -verilog WOTAN_6CH.v
======================================================================

vlogfe V6.3 IR 41:  Verilog parser
Thu Dec 15 14:17:53 2022


======================================================================
Compiling:  WOTAN_6CH.v
Program  :   vpp
Options  :    -yv2 -q10 WOTAN_6CH.v
======================================================================

vpp V6.3 IR 41:  Verilog Pre-Processor
Thu Dec 15 14:17:55 2022

Flattening file 'C:\Program Files (x86)\Cypress\PSoC Creator\4.4\PSoC Creator\psoc\content\CyPrimitives\cyprimitives.cylib\cy_constant_v1_0\cy_constant_v1_0.v'
Flattening file 'C:\Program Files (x86)\Cypress\PSoC Creator\4.4\PSoC Creator\psoc\content\CyPrimitives\cyprimitives.cylib\cy_analog_virtualmux_v1_0\cy_analog_virtualmux_v1_0.v'
Flattening file 'C:\Program Files (x86)\Cypress\PSoC Creator\4.4\PSoC Creator\psoc\content\CyPrimitives\cyprimitives.cylib\ZeroTerminal\ZeroTerminal.v'
Flattening file 'C:\Program Files (x86)\Cypress\PSoC Creator\4.4\PSoC Creator\psoc\content\CyPrimitives\cyprimitives.cylib\cy_virtualmux_v1_0\cy_virtualmux_v1_0.v'
Flattening file 'C:\Program Files (x86)\Cypress\PSoC Creator\4.4\PSoC Creator\psoc\content\CyPrimitives\cyprimitives.cylib\cy_vref_v1_60\cy_vref_v1_60.v'
Flattening file 'C:\Program Files (x86)\Cypress\PSoC Creator\4.4\PSoC Creator\psoc\content\CyPrimitives\cyprimitives.cylib\or_v1_0\or_v1_0.v'
Flattening file 'C:\Program Files (x86)\Cypress\PSoC Creator\4.4\PSoC Creator\psoc\content\CyPrimitives\cyprimitives.cylib\not_v1_0\not_v1_0.v'
Flattening file 'C:\Program Files (x86)\Cypress\PSoC Creator\4.4\PSoC Creator\psoc\content\CyPrimitives\cyprimitives.cylib\OneTerminal\OneTerminal.v'
Flattening file 'C:\Program Files (x86)\Cypress\PSoC Creator\4.4\PSoC Creator\psoc\content\CyComponentLibrary\CyComponentLibrary.cylib\BShiftReg_v2_30\BShiftReg_v2_30.v'
Flattening file 'C:\Program Files (x86)\Cypress\PSoC Creator\4.4\PSoC Creator\warp\lib\common\cypress.v'
Flattening file 'C:\Program Files (x86)\Cypress\PSoC Creator\4.4\PSoC Creator\warp\lib\common\cy_psoc3_inc.v'
Flattening file 'C:\Program Files (x86)\Cypress\PSoC Creator\4.4\PSoC Creator\psoc\content\CyComponentLibrary\CyComponentLibrary.cylib\B_UART_v2_50\B_UART_v2_50.v'
Flattening file 'C:\Program Files (x86)\Cypress\PSoC Creator\4.4\PSoC Creator\warp\lib\common\cypress.v'
Flattening file 'C:\Program Files (x86)\Cypress\PSoC Creator\4.4\PSoC Creator\psoc\content\CyPrimitives\cyprimitives.cylib\cy_vref_v1_70\cy_vref_v1_70.v'
Flattening file 'C:\Program Files (x86)\Cypress\PSoC Creator\4.4\PSoC Creator\psoc\content\CyComponentLibrary\CyComponentLibrary.cylib\AMux_v1_80\AMux_v1_80.v'
Flattening file 'C:\Program Files (x86)\Cypress\PSoC Creator\4.4\PSoC Creator\warp\lib\common\cypress.v'
Flattening file 'C:\Program Files (x86)\Cypress\PSoC Creator\4.4\PSoC Creator\psoc\content\CyPrimitives\cyprimitives.cylib\mux_v1_10\mux_v1_10.v'
Flattening file 'C:\Program Files (x86)\Cypress\PSoC Creator\4.4\PSoC Creator\psoc\content\CyPrimitives\cyprimitives.cylib\CyControlReg_v1_80\CyControlReg_v1_80.v'
Flattening file 'C:\Program Files (x86)\Cypress\PSoC Creator\4.4\PSoC Creator\warp\lib\common\cypress.v'
Flattening file 'C:\Program Files (x86)\Cypress\PSoC Creator\4.4\PSoC Creator\psoc\content\CyPrimitives\cyprimitives.cylib\and_v1_0\and_v1_0.v'
Flattening file 'C:\Users\marti\OneDrive\Dokumente\MEGA\RDI_share\Mobiles_RDS_aboehn\WOTAN_testing\WOTAN_6CH.cydsn\clockAdjust\clockAdjust.v'
Flattening file 'C:\Program Files (x86)\Cypress\PSoC Creator\4.4\PSoC Creator\warp\lib\common\cypress.v'

vpp:  No errors.

Library 'work' => directory 'lcpsoc3'
General_symbol_table
General_symbol_table
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.4\PSoC Creator\warp\lib\common\std.vhd'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.4\PSoC Creator\warp\lib\common\cypress.vhd'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.4\PSoC Creator\warp\lib\common\work\cypress.vif'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.4\PSoC Creator\warp\lib\ieee\work\stdlogic.vif'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.4\PSoC Creator\warp\lib\common\stdlogic\lpmpkg.vif'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.4\PSoC Creator\warp\lib\common\stdlogic\rtlpkg.vif'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.4\PSoC Creator\warp\lib\common\stdlogic\mod_cnst.vif'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.4\PSoC Creator\warp\lib\common\stdlogic\mod_mthv.vif'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.4\PSoC Creator\warp\lib\common\stdlogic\mod_genv.vif'.
Using control file 'WOTAN_6CH.ctl'.
C:\Program Files (x86)\Cypress\PSoC Creator\4.4\PSoC Creator\psoc\content\CyComponentLibrary\CyComponentLibrary.cylib\B_UART_v2_50\B_UART_v2_50.v (line 1113, col 55):  Note: Substituting module 'add_vv_vv' for '+'.
C:\Program Files (x86)\Cypress\PSoC Creator\4.4\PSoC Creator\psoc\content\CyComponentLibrary\CyComponentLibrary.cylib\B_UART_v2_50\B_UART_v2_50.v (line 1122, col 48):  Note: Substituting module 'cmp_vv_vv' for '<'.
C:\Program Files (x86)\Cypress\PSoC Creator\4.4\PSoC Creator\psoc\content\CyComponentLibrary\CyComponentLibrary.cylib\B_UART_v2_50\B_UART_v2_50.v (line 1122, col 77):  Note: Substituting module 'cmp_vv_vv' for '<'.
C:\Program Files (x86)\Cypress\PSoC Creator\4.4\PSoC Creator\psoc\content\CyComponentLibrary\CyComponentLibrary.cylib\B_UART_v2_50\B_UART_v2_50.v (line 1389, col 59):  Note: Substituting module 'cmp_vv_vv' for '<'.
C:\Program Files (x86)\Cypress\PSoC Creator\4.4\PSoC Creator\psoc\content\CyComponentLibrary\CyComponentLibrary.cylib\B_UART_v2_50\B_UART_v2_50.v (line 1424, col 61):  Note: Substituting module 'cmp_vv_vv' for '/='.
C:\Program Files (x86)\Cypress\PSoC Creator\4.4\PSoC Creator\psoc\content\CyComponentLibrary\CyComponentLibrary.cylib\B_UART_v2_50\B_UART_v2_50.v (line 1547, col 106):  Note: Substituting module 'cmp_vv_vv' for '<'.
C:\Program Files (x86)\Cypress\PSoC Creator\4.4\PSoC Creator\psoc\content\CyComponentLibrary\CyComponentLibrary.cylib\B_UART_v2_50\B_UART_v2_50.v (line 1603, col 68):  Note: Substituting module 'cmp_vv_vv' for '<'.
C:\Program Files (x86)\Cypress\PSoC Creator\4.4\PSoC Creator\psoc\content\CyComponentLibrary\CyComponentLibrary.cylib\B_UART_v2_50\B_UART_v2_50.v (line 1604, col 68):  Note: Substituting module 'cmp_vv_vv' for '<'.
C:\Users\marti\OneDrive\Dokumente\MEGA\RDI_share\Mobiles_RDS_aboehn\WOTAN_testing\WOTAN_6CH.cydsn\clockAdjust\clockAdjust.v (line 29, col 28):  Note: Substituting module 'add_vv_vv' for '+'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.4\PSoC Creator\warp\lib\common\stdlogic\cy_psoc3pkg.vif'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.4\PSoC Creator\warp\lib\common\stdlogic\cy_psoc3.vif'.

vlogfe:  No errors.


======================================================================
Compiling:  WOTAN_6CH.v
Program  :   tovif
Options  :    -yv2 -q10 -ygs -o2 -v3 -.fftcfgtype=LE -ya -.fftprj=C:\Users\marti\OneDrive\Dokumente\MEGA\RDI_share\Mobiles_RDS_aboehn\WOTAN_testing\WOTAN_6CH.cydsn\WOTAN_6CH.cyprj -dcpsoc3 -verilog WOTAN_6CH.v
======================================================================

tovif V6.3 IR 41:  High-level synthesis
Thu Dec 15 14:17:56 2022

Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.4\PSoC Creator\warp\lib\common\std.vhd'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.4\PSoC Creator\warp\lib\common\cypress.vhd'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.4\PSoC Creator\warp\lib\common\work\cypress.vif'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.4\PSoC Creator\warp\lib\ieee\work\stdlogic.vif'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.4\PSoC Creator\warp\lib\common\stdlogic\lpmpkg.vif'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.4\PSoC Creator\warp\lib\common\stdlogic\rtlpkg.vif'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.4\PSoC Creator\warp\lib\common\stdlogic\mod_cnst.vif'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.4\PSoC Creator\warp\lib\common\stdlogic\mod_mthv.vif'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.4\PSoC Creator\warp\lib\common\stdlogic\mod_genv.vif'.
Linking 'C:\Users\marti\OneDrive\Dokumente\MEGA\RDI_share\Mobiles_RDS_aboehn\WOTAN_testing\WOTAN_6CH.cydsn\codegentemp\WOTAN_6CH.ctl'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.4\PSoC Creator\psoc\content\CyPrimitives\cyprimitives.cylib\cy_constant_v1_0\cy_constant_v1_0.v'.
Linking 'C:\Users\marti\OneDrive\Dokumente\MEGA\RDI_share\Mobiles_RDS_aboehn\WOTAN_testing\WOTAN_6CH.cydsn\codegentemp\WOTAN_6CH.v'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.4\PSoC Creator\psoc\content\CyPrimitives\cyprimitives.cylib\cy_analog_virtualmux_v1_0\cy_analog_virtualmux_v1_0.v'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.4\PSoC Creator\psoc\content\CyPrimitives\cyprimitives.cylib\ZeroTerminal\ZeroTerminal.v'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.4\PSoC Creator\psoc\content\CyPrimitives\cyprimitives.cylib\cy_virtualmux_v1_0\cy_virtualmux_v1_0.v'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.4\PSoC Creator\psoc\content\CyPrimitives\cyprimitives.cylib\cy_vref_v1_60\cy_vref_v1_60.v'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.4\PSoC Creator\psoc\content\CyPrimitives\cyprimitives.cylib\or_v1_0\or_v1_0.v'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.4\PSoC Creator\psoc\content\CyPrimitives\cyprimitives.cylib\not_v1_0\not_v1_0.v'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.4\PSoC Creator\psoc\content\CyPrimitives\cyprimitives.cylib\OneTerminal\OneTerminal.v'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.4\PSoC Creator\psoc\content\CyComponentLibrary\CyComponentLibrary.cylib\BShiftReg_v2_30\BShiftReg_v2_30.v'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.4\PSoC Creator\warp\lib\common\cypress.v'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.4\PSoC Creator\warp\lib\common\cy_psoc3_inc.v'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.4\PSoC Creator\psoc\content\CyComponentLibrary\CyComponentLibrary.cylib\B_UART_v2_50\B_UART_v2_50.v'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.4\PSoC Creator\psoc\content\CyPrimitives\cyprimitives.cylib\cy_vref_v1_70\cy_vref_v1_70.v'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.4\PSoC Creator\psoc\content\CyComponentLibrary\CyComponentLibrary.cylib\AMux_v1_80\AMux_v1_80.v'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.4\PSoC Creator\psoc\content\CyPrimitives\cyprimitives.cylib\mux_v1_10\mux_v1_10.v'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.4\PSoC Creator\psoc\content\CyPrimitives\cyprimitives.cylib\CyControlReg_v1_80\CyControlReg_v1_80.v'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.4\PSoC Creator\psoc\content\CyPrimitives\cyprimitives.cylib\and_v1_0\and_v1_0.v'.
Linking 'C:\Users\marti\OneDrive\Dokumente\MEGA\RDI_share\Mobiles_RDS_aboehn\WOTAN_testing\WOTAN_6CH.cydsn\clockAdjust\clockAdjust.v'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.4\PSoC Creator\warp\lib\common\stdlogic\cy_psoc3pkg.vif'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.4\PSoC Creator\warp\lib\common\stdlogic\cy_psoc3.vif'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.4\PSoC Creator\warp\lib\lcpsoc3\stdlogic\mod_cnst.vif'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.4\PSoC Creator\warp\lib\common\stdlogic\mcompare.vif'.

tovif:  No errors.


======================================================================
Compiling:  WOTAN_6CH.v
Program  :   topld
Options  :    -yv2 -q10 -ygs -o2 -v3 -.fftcfgtype=LE -ya -.fftprj=C:\Users\marti\OneDrive\Dokumente\MEGA\RDI_share\Mobiles_RDS_aboehn\WOTAN_testing\WOTAN_6CH.cydsn\WOTAN_6CH.cyprj -dcpsoc3 -verilog WOTAN_6CH.v
======================================================================

topld V6.3 IR 41:  Synthesis and optimization
Thu Dec 15 14:17:56 2022

Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.4\PSoC Creator\warp\lib\common\std.vhd'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.4\PSoC Creator\warp\lib\common\cypress.vhd'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.4\PSoC Creator\warp\lib\common\work\cypress.vif'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.4\PSoC Creator\warp\lib\ieee\work\stdlogic.vif'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.4\PSoC Creator\warp\lib\common\stdlogic\lpmpkg.vif'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.4\PSoC Creator\warp\lib\common\stdlogic\rtlpkg.vif'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.4\PSoC Creator\warp\lib\common\stdlogic\mod_cnst.vif'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.4\PSoC Creator\warp\lib\common\stdlogic\mod_mthv.vif'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.4\PSoC Creator\warp\lib\common\stdlogic\mod_genv.vif'.
Linking 'C:\Users\marti\OneDrive\Dokumente\MEGA\RDI_share\Mobiles_RDS_aboehn\WOTAN_testing\WOTAN_6CH.cydsn\codegentemp\WOTAN_6CH.ctl'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.4\PSoC Creator\psoc\content\CyPrimitives\cyprimitives.cylib\cy_constant_v1_0\cy_constant_v1_0.v'.
Linking 'C:\Users\marti\OneDrive\Dokumente\MEGA\RDI_share\Mobiles_RDS_aboehn\WOTAN_testing\WOTAN_6CH.cydsn\codegentemp\WOTAN_6CH.v'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.4\PSoC Creator\psoc\content\CyPrimitives\cyprimitives.cylib\cy_analog_virtualmux_v1_0\cy_analog_virtualmux_v1_0.v'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.4\PSoC Creator\psoc\content\CyPrimitives\cyprimitives.cylib\ZeroTerminal\ZeroTerminal.v'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.4\PSoC Creator\psoc\content\CyPrimitives\cyprimitives.cylib\cy_virtualmux_v1_0\cy_virtualmux_v1_0.v'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.4\PSoC Creator\psoc\content\CyPrimitives\cyprimitives.cylib\cy_vref_v1_60\cy_vref_v1_60.v'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.4\PSoC Creator\psoc\content\CyPrimitives\cyprimitives.cylib\or_v1_0\or_v1_0.v'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.4\PSoC Creator\psoc\content\CyPrimitives\cyprimitives.cylib\not_v1_0\not_v1_0.v'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.4\PSoC Creator\psoc\content\CyPrimitives\cyprimitives.cylib\OneTerminal\OneTerminal.v'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.4\PSoC Creator\psoc\content\CyComponentLibrary\CyComponentLibrary.cylib\BShiftReg_v2_30\BShiftReg_v2_30.v'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.4\PSoC Creator\warp\lib\common\cypress.v'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.4\PSoC Creator\warp\lib\common\cy_psoc3_inc.v'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.4\PSoC Creator\psoc\content\CyComponentLibrary\CyComponentLibrary.cylib\B_UART_v2_50\B_UART_v2_50.v'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.4\PSoC Creator\psoc\content\CyPrimitives\cyprimitives.cylib\cy_vref_v1_70\cy_vref_v1_70.v'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.4\PSoC Creator\psoc\content\CyComponentLibrary\CyComponentLibrary.cylib\AMux_v1_80\AMux_v1_80.v'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.4\PSoC Creator\psoc\content\CyPrimitives\cyprimitives.cylib\mux_v1_10\mux_v1_10.v'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.4\PSoC Creator\psoc\content\CyPrimitives\cyprimitives.cylib\CyControlReg_v1_80\CyControlReg_v1_80.v'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.4\PSoC Creator\psoc\content\CyPrimitives\cyprimitives.cylib\and_v1_0\and_v1_0.v'.
Linking 'C:\Users\marti\OneDrive\Dokumente\MEGA\RDI_share\Mobiles_RDS_aboehn\WOTAN_testing\WOTAN_6CH.cydsn\clockAdjust\clockAdjust.v'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.4\PSoC Creator\warp\lib\common\stdlogic\cy_psoc3pkg.vif'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.4\PSoC Creator\warp\lib\common\stdlogic\cy_psoc3.vif'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.4\PSoC Creator\warp\lib\lcpsoc3\stdlogic\mod_cnst.vif'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.4\PSoC Creator\warp\lib\common\stdlogic\mcompare.vif'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.4\PSoC Creator\warp\lib\lcpsoc3\stdlogic\cpsoc3.vif'.

----------------------------------------------------------
Detecting unused logic.
----------------------------------------------------------
    User names
	\ADC_SAR_1:Net_221\
	\ADC_SAR_1:Net_381\
	\ADC_SAR_2:Net_221\
	\ADC_SAR_2:Net_381\
	Net_2366
	Net_2363
	\pwmSAMPLING:Net_114\
	\ClockShift_4:Net_1\
	\ClockShift_4:Net_2\
	\ClockShift_4:bSR:ctrl_f0_full\
	\ClockShift_3:Net_1\
	\ClockShift_3:Net_2\
	\ClockShift_3:bSR:ctrl_f0_full\
	\ClockShift_2:Net_1\
	\ClockShift_2:Net_2\
	\ClockShift_2:bSR:ctrl_f0_full\
	\ClockShift_1:Net_1\
	\ClockShift_1:Net_2\
	\ClockShift_1:bSR:ctrl_f0_full\
	\UART_1:BUART:reset_sr\
	Net_2860
	\UART_1:BUART:sRX:s23Poll:MODULE_1:g2:a0:b_1\
	\UART_1:BUART:sRX:s23Poll:MODULE_1:g2:a0:b_0\
	\UART_1:BUART:sRX:s23Poll:MODULE_2:g2:a0:gta_0\
	\UART_1:BUART:sRX:s23Poll:MODULE_3:g2:a0:gta_0\
	Net_2858
	\UART_1:BUART:sRX:MODULE_4:g2:a0:gta_0\
	\UART_1:BUART:sRX:MODULE_5:g1:a0:gx:u0:albi_1\
	\UART_1:BUART:sRX:MODULE_5:g1:a0:gx:u0:agbi_1\
	\UART_1:BUART:sRX:MODULE_5:g1:a0:gx:u0:lt_0\
	\UART_1:BUART:sRX:MODULE_5:g1:a0:gx:u0:gt_0\
	\UART_1:BUART:sRX:MODULE_5:g1:a0:gx:u0:lti_0\
	\UART_1:BUART:sRX:MODULE_5:g1:a0:gx:u0:gti_0\
	\UART_1:BUART:sRX:MODULE_5:g1:a0:gx:u0:albi_0\
	\UART_1:BUART:sRX:MODULE_5:g1:a0:gx:u0:agbi_0\
	\UART_1:BUART:sRX:MODULE_5:g1:a0:xeq\
	\UART_1:BUART:sRX:MODULE_5:g1:a0:xlt\
	\UART_1:BUART:sRX:MODULE_5:g1:a0:xlte\
	\UART_1:BUART:sRX:MODULE_5:g1:a0:xgt\
	\UART_1:BUART:sRX:MODULE_5:g1:a0:xgte\
	\UART_1:BUART:sRX:MODULE_5:lt\
	\UART_1:BUART:sRX:MODULE_5:eq\
	\UART_1:BUART:sRX:MODULE_5:gt\
	\UART_1:BUART:sRX:MODULE_5:gte\
	\UART_1:BUART:sRX:MODULE_5:lte\
	Net_3104
	Net_3105
	Net_3106
	Net_3107
	Net_3108
	Net_3109
	Net_3110
	\CompTrigger:Net_9\
	Net_2220
	Net_2221
	Net_2222
	Net_2223
	Net_2224
	Net_2225
	Net_2226
	\IDAC8_4:Net_157\
	\IDAC8_3:Net_157\
	\USBUART:dma_complete_0\
	\USBUART:Net_1922\
	\USBUART:dma_complete_1\
	\USBUART:Net_1921\
	\USBUART:dma_complete_2\
	\USBUART:Net_1920\
	\USBUART:dma_complete_3\
	\USBUART:Net_1919\
	\USBUART:dma_complete_4\
	\USBUART:Net_1918\
	\USBUART:dma_complete_5\
	\USBUART:Net_1917\
	\USBUART:dma_complete_6\
	\USBUART:Net_1916\
	\USBUART:dma_complete_7\
	\USBUART:Net_1915\
	\clockAdjust:MODULE_6:g2:a0:a_31\
	\clockAdjust:MODULE_6:g2:a0:a_30\
	\clockAdjust:MODULE_6:g2:a0:a_29\
	\clockAdjust:MODULE_6:g2:a0:a_28\
	\clockAdjust:MODULE_6:g2:a0:a_27\
	\clockAdjust:MODULE_6:g2:a0:a_26\
	\clockAdjust:MODULE_6:g2:a0:a_25\
	\clockAdjust:MODULE_6:g2:a0:a_24\
	\clockAdjust:MODULE_6:g2:a0:b_31\
	\clockAdjust:MODULE_6:g2:a0:b_30\
	\clockAdjust:MODULE_6:g2:a0:b_29\
	\clockAdjust:MODULE_6:g2:a0:b_28\
	\clockAdjust:MODULE_6:g2:a0:b_27\
	\clockAdjust:MODULE_6:g2:a0:b_26\
	\clockAdjust:MODULE_6:g2:a0:b_25\
	\clockAdjust:MODULE_6:g2:a0:b_24\
	\clockAdjust:MODULE_6:g2:a0:s_31\
	\clockAdjust:MODULE_6:g2:a0:s_30\
	\clockAdjust:MODULE_6:g2:a0:s_29\
	\clockAdjust:MODULE_6:g2:a0:s_28\
	\clockAdjust:MODULE_6:g2:a0:s_27\
	\clockAdjust:MODULE_6:g2:a0:s_26\
	\clockAdjust:MODULE_6:g2:a0:s_25\
	\clockAdjust:MODULE_6:g2:a0:s_24\
	\clockAdjust:MODULE_6:g2:a0:g1:z1:s0:g0:u0:c_23\
	\clockAdjust:MODULE_6:g2:a0:g1:z1:s0:g0:u0:c_24\
	\clockAdjust:MODULE_6:g2:a0:g1:z1:s0:g0:u0:c_25\
	\clockAdjust:MODULE_6:g2:a0:g1:z1:s0:g0:u0:c_26\
	\clockAdjust:MODULE_6:g2:a0:g1:z1:s0:g0:u0:c_27\
	\clockAdjust:MODULE_6:g2:a0:g1:z1:s0:g0:u0:c_28\
	\clockAdjust:MODULE_6:g2:a0:g1:z1:s0:g0:u0:c_29\
	\clockAdjust:MODULE_6:g2:a0:g1:z1:s0:g0:u0:c_30\
	\clockAdjust:MODULE_6:g2:a0:g1:z1:s0:g0:u0:c_31\
	\ClockShift_1ab:Net_1\
	\ClockShift_1ab:Net_2\
	\ClockShift_1ab:bSR:ctrl_f0_full\
	\ClockShift_2ab:Net_1\
	\ClockShift_2ab:Net_2\
	\ClockShift_2ab:bSR:ctrl_f0_full\
	\IDAC8_2:Net_157\
	\IDAC8_1:Net_157\

    Synthesized names
	\clockAdjust:add_vv_vv_MODGEN_6_31\
	\clockAdjust:add_vv_vv_MODGEN_6_30\
	\clockAdjust:add_vv_vv_MODGEN_6_29\
	\clockAdjust:add_vv_vv_MODGEN_6_28\
	\clockAdjust:add_vv_vv_MODGEN_6_27\
	\clockAdjust:add_vv_vv_MODGEN_6_26\
	\clockAdjust:add_vv_vv_MODGEN_6_25\
	\clockAdjust:add_vv_vv_MODGEN_6_24\

Deleted 119 User equations/components.
Deleted 8 Synthesized equations/components.

------------------------------------------------------
Alias Detection
------------------------------------------------------
Aliasing one to tmpOE__P_CH1a_net_0
Aliasing Net_4071 to zero
Aliasing \ADC_SAR_1:vp_ctl_0\ to zero
Aliasing \ADC_SAR_1:vp_ctl_2\ to zero
Aliasing \ADC_SAR_1:vn_ctl_1\ to zero
Aliasing \ADC_SAR_1:vn_ctl_3\ to zero
Aliasing \ADC_SAR_1:vp_ctl_1\ to zero
Aliasing \ADC_SAR_1:vp_ctl_3\ to zero
Aliasing \ADC_SAR_1:vn_ctl_0\ to zero
Aliasing \ADC_SAR_1:vn_ctl_2\ to zero
Aliasing \ADC_SAR_1:tmpOE__Bypass_net_0\ to tmpOE__P_CH1a_net_0
Aliasing Net_242 to zero
Aliasing n_clkSAMP_ADC to clkDAC
Aliasing \ADC_SAR_2:vp_ctl_0\ to zero
Aliasing \ADC_SAR_2:vp_ctl_2\ to zero
Aliasing \ADC_SAR_2:vn_ctl_1\ to zero
Aliasing \ADC_SAR_2:vn_ctl_3\ to zero
Aliasing \ADC_SAR_2:vp_ctl_1\ to zero
Aliasing \ADC_SAR_2:vp_ctl_3\ to zero
Aliasing \ADC_SAR_2:vn_ctl_0\ to zero
Aliasing \ADC_SAR_2:vn_ctl_2\ to zero
Aliasing \ADC_SAR_2:Net_188\ to \ADC_SAR_1:Net_188\
Aliasing \ADC_SAR_2:tmpOE__Bypass_net_0\ to tmpOE__P_CH1a_net_0
Aliasing \pwmSAMPLING:Net_113\ to tmpOE__P_CH1a_net_0
Aliasing Net_2229 to zero
Aliasing Net_509 to zero
Aliasing \ClockShift_4:bSR:final_load\ to zero
Aliasing \ClockShift_4:bSR:status_1\ to zero
Aliasing \ClockShift_4:bSR:store\ to zero
Aliasing Net_504 to zero
Aliasing \ClockShift_3:bSR:final_load\ to zero
Aliasing \ClockShift_3:bSR:status_1\ to zero
Aliasing \ClockShift_3:bSR:store\ to zero
Aliasing Net_499 to zero
Aliasing \ClockShift_2:bSR:final_load\ to zero
Aliasing \ClockShift_2:bSR:status_1\ to zero
Aliasing \ClockShift_2:bSR:store\ to zero
Aliasing Net_494 to zero
Aliasing \ClockShift_1:bSR:final_load\ to zero
Aliasing \ClockShift_1:bSR:status_1\ to zero
Aliasing \ClockShift_1:bSR:store\ to zero
Aliasing tmpOE__P_CH1_net_0 to tmpOE__P_CH1a_net_0
Aliasing tmpOE__P_CH1b_net_0 to tmpOE__P_CH1a_net_0
Aliasing \UART_1:BUART:tx_hd_send_break\ to zero
Aliasing \UART_1:BUART:HalfDuplexSend\ to zero
Aliasing \UART_1:BUART:FinalParityType_1\ to zero
Aliasing \UART_1:BUART:FinalParityType_0\ to zero
Aliasing \UART_1:BUART:FinalAddrMode_2\ to zero
Aliasing \UART_1:BUART:FinalAddrMode_1\ to zero
Aliasing \UART_1:BUART:FinalAddrMode_0\ to zero
Aliasing \UART_1:BUART:tx_ctrl_mark\ to zero
Aliasing \UART_1:BUART:tx_status_6\ to zero
Aliasing \UART_1:BUART:tx_status_5\ to zero
Aliasing \UART_1:BUART:tx_status_4\ to zero
Aliasing \UART_1:BUART:rx_count7_bit8_wire\ to zero
Aliasing \UART_1:BUART:sRX:s23Poll:MODULE_1:g2:a0:g1:z1:s0:g1:u0:b_0\ to tmpOE__P_CH1a_net_0
Aliasing \UART_1:BUART:sRX:s23Poll:MODIN2_1\ to \UART_1:BUART:sRX:s23Poll:MODIN1_1\
Aliasing \UART_1:BUART:sRX:s23Poll:MODIN2_0\ to \UART_1:BUART:sRX:s23Poll:MODIN1_0\
Aliasing \UART_1:BUART:sRX:s23Poll:MODULE_2:g2:a0:newb_1\ to zero
Aliasing \UART_1:BUART:sRX:s23Poll:MODULE_2:g2:a0:newb_0\ to tmpOE__P_CH1a_net_0
Aliasing \UART_1:BUART:sRX:s23Poll:MODIN3_1\ to \UART_1:BUART:sRX:s23Poll:MODIN1_1\
Aliasing \UART_1:BUART:sRX:s23Poll:MODIN3_0\ to \UART_1:BUART:sRX:s23Poll:MODIN1_0\
Aliasing \UART_1:BUART:sRX:s23Poll:MODULE_3:g2:a0:newb_1\ to tmpOE__P_CH1a_net_0
Aliasing \UART_1:BUART:sRX:s23Poll:MODULE_3:g2:a0:newb_0\ to zero
Aliasing \UART_1:BUART:rx_status_1\ to zero
Aliasing \UART_1:BUART:sRX:MODULE_4:g2:a0:newa_6\ to zero
Aliasing \UART_1:BUART:sRX:MODULE_4:g2:a0:newa_5\ to zero
Aliasing \UART_1:BUART:sRX:MODULE_4:g2:a0:newa_4\ to zero
Aliasing \UART_1:BUART:sRX:MODULE_4:g2:a0:newb_6\ to zero
Aliasing \UART_1:BUART:sRX:MODULE_4:g2:a0:newb_5\ to zero
Aliasing \UART_1:BUART:sRX:MODULE_4:g2:a0:newb_4\ to zero
Aliasing \UART_1:BUART:sRX:MODULE_4:g2:a0:newb_3\ to zero
Aliasing \UART_1:BUART:sRX:MODULE_4:g2:a0:newb_2\ to tmpOE__P_CH1a_net_0
Aliasing \UART_1:BUART:sRX:MODULE_4:g2:a0:newb_1\ to tmpOE__P_CH1a_net_0
Aliasing \UART_1:BUART:sRX:MODULE_4:g2:a0:newb_0\ to zero
Aliasing \UART_1:BUART:sRX:MODULE_5:g1:a0:gx:u0:aeqb_0\ to tmpOE__P_CH1a_net_0
Aliasing tmpOE__LED_net_0 to tmpOE__P_CH1a_net_0
Aliasing tmpOE__MainSig_inN_net_0 to tmpOE__P_CH1a_net_0
Aliasing tmpOE__MainSig_inP_net_0 to tmpOE__P_CH1a_net_0
Aliasing \enableTrigOut:clk\ to zero
Aliasing \enableTrigOut:rst\ to zero
Aliasing \internTrigger:clk\ to zero
Aliasing \internTrigger:rst\ to zero
Aliasing tmpOE__P_CH2_net_0 to tmpOE__P_CH1a_net_0
Aliasing \IDAC8_4:Net_125\ to zero
Aliasing \IDAC8_4:Net_194\ to zero
Aliasing \IDAC8_4:Net_195\ to zero
Aliasing \IDAC8_3:Net_125\ to zero
Aliasing \IDAC8_3:Net_194\ to zero
Aliasing \IDAC8_3:Net_195\ to zero
Aliasing tmpOE__SW_net_0 to tmpOE__P_CH1a_net_0
Aliasing \USBUART:tmpOE__Dm_net_0\ to tmpOE__P_CH1a_net_0
Aliasing \USBUART:tmpOE__Dp_net_0\ to tmpOE__P_CH1a_net_0
Aliasing \clockAdjust:MODIN5_23\ to fastClk
Aliasing \clockAdjust:MODULE_6:g2:a0:b_23\ to zero
Aliasing \clockAdjust:MODULE_6:g2:a0:b_22\ to zero
Aliasing \clockAdjust:MODULE_6:g2:a0:b_21\ to tmpOE__P_CH1a_net_0
Aliasing \clockAdjust:MODULE_6:g2:a0:b_20\ to zero
Aliasing \clockAdjust:MODULE_6:g2:a0:b_19\ to zero
Aliasing \clockAdjust:MODULE_6:g2:a0:b_18\ to tmpOE__P_CH1a_net_0
Aliasing \clockAdjust:MODULE_6:g2:a0:b_17\ to tmpOE__P_CH1a_net_0
Aliasing \clockAdjust:MODULE_6:g2:a0:b_16\ to tmpOE__P_CH1a_net_0
Aliasing \clockAdjust:MODULE_6:g2:a0:b_15\ to zero
Aliasing \clockAdjust:MODULE_6:g2:a0:b_14\ to tmpOE__P_CH1a_net_0
Aliasing \clockAdjust:MODULE_6:g2:a0:b_13\ to zero
Aliasing \clockAdjust:MODULE_6:g2:a0:b_12\ to tmpOE__P_CH1a_net_0
Aliasing \clockAdjust:MODULE_6:g2:a0:b_11\ to zero
Aliasing \clockAdjust:MODULE_6:g2:a0:b_10\ to zero
Aliasing \clockAdjust:MODULE_6:g2:a0:b_9\ to tmpOE__P_CH1a_net_0
Aliasing \clockAdjust:MODULE_6:g2:a0:b_8\ to zero
Aliasing \clockAdjust:MODULE_6:g2:a0:b_7\ to zero
Aliasing \clockAdjust:MODULE_6:g2:a0:b_6\ to tmpOE__P_CH1a_net_0
Aliasing \clockAdjust:MODULE_6:g2:a0:b_5\ to zero
Aliasing \clockAdjust:MODULE_6:g2:a0:b_4\ to tmpOE__P_CH1a_net_0
Aliasing \clockAdjust:MODULE_6:g2:a0:b_3\ to zero
Aliasing \clockAdjust:MODULE_6:g2:a0:b_2\ to tmpOE__P_CH1a_net_0
Aliasing \clockAdjust:MODULE_6:g2:a0:b_1\ to zero
Aliasing \clockAdjust:MODULE_6:g2:a0:b_0\ to zero
Aliasing tmpOE__TxBLE_net_0 to tmpOE__P_CH1a_net_0
Aliasing tmpOE__RxBLE_net_0 to tmpOE__P_CH1a_net_0
Aliasing tmpOE__triggerInOut_net_0 to tmpOE__P_CH1a_net_0
Aliasing \sample_CH1b:Net_60\ to zero
Aliasing \sample_CH1b:Net_85\ to zero
Aliasing \sample_CH1a:Net_60\ to zero
Aliasing \sample_CH1a:Net_85\ to zero
Aliasing Net_3884 to zero
Aliasing \ClockShift_1ab:bSR:final_load\ to zero
Aliasing \ClockShift_1ab:bSR:status_1\ to zero
Aliasing \ClockShift_1ab:bSR:store\ to zero
Aliasing tmpOE__P_CH4_net_0 to tmpOE__P_CH1a_net_0
Aliasing tmpOE__P_CH3_net_0 to tmpOE__P_CH1a_net_0
Aliasing \ClockShift_2ab:bSR:final_load\ to zero
Aliasing \ClockShift_2ab:bSR:status_1\ to zero
Aliasing \ClockShift_2ab:bSR:store\ to zero
Aliasing \sample_CH2a:Net_60\ to zero
Aliasing \sample_CH2a:Net_85\ to zero
Aliasing \sample_CH2b:Net_60\ to zero
Aliasing \sample_CH2b:Net_85\ to zero
Aliasing tmpOE__aux_sig1_net_0 to tmpOE__P_CH1a_net_0
Aliasing tmpOE__aux_sig2_net_0 to tmpOE__P_CH1a_net_0
Aliasing tmpOE__aux_sig3_net_0 to tmpOE__P_CH1a_net_0
Aliasing tmpOE__aux_sig4_net_0 to tmpOE__P_CH1a_net_0
Aliasing tmpOE__aux_sig5_net_0 to tmpOE__P_CH1a_net_0
Aliasing tmpOE__P_CH2a_net_0 to tmpOE__P_CH1a_net_0
Aliasing tmpOE__P_CH2b_net_0 to tmpOE__P_CH1a_net_0
Aliasing \IDAC8_2:Net_125\ to zero
Aliasing \IDAC8_2:Net_194\ to zero
Aliasing \IDAC8_2:Net_195\ to zero
Aliasing \IDAC8_1:Net_125\ to zero
Aliasing \IDAC8_1:Net_194\ to zero
Aliasing \IDAC8_1:Net_195\ to zero
Aliasing tmpOE__aux_sig6_net_0 to tmpOE__P_CH1a_net_0
Aliasing tmpOE__COM_IDAC_net_0 to tmpOE__P_CH1a_net_0
Aliasing tmpOE__P_PWR_EN_net_0 to tmpOE__P_CH1a_net_0
Aliasing tmpOE__P_DCDC_CTRL_net_0 to tmpOE__P_CH1a_net_0
Aliasing \ClockShift_4:bSR:load_reg\\D\ to zero
Aliasing \ClockShift_3:bSR:load_reg\\D\ to zero
Aliasing \ClockShift_2:bSR:load_reg\\D\ to zero
Aliasing \ClockShift_1:bSR:load_reg\\D\ to zero
Aliasing \UART_1:BUART:rx_break_status\\D\ to zero
Aliasing \ClockShift_1ab:bSR:load_reg\\D\ to zero
Aliasing \ClockShift_2ab:bSR:load_reg\\D\ to zero
Removing Lhs of wire one[8] = tmpOE__P_CH1a_net_0[1]
Removing Lhs of wire Net_4071[10] = zero[2]
Removing Lhs of wire \ADC_SAR_1:vp_ctl_0\[16] = zero[2]
Removing Lhs of wire \ADC_SAR_1:vp_ctl_2\[17] = zero[2]
Removing Lhs of wire \ADC_SAR_1:vn_ctl_1\[18] = zero[2]
Removing Lhs of wire \ADC_SAR_1:vn_ctl_3\[19] = zero[2]
Removing Lhs of wire \ADC_SAR_1:vp_ctl_1\[20] = zero[2]
Removing Lhs of wire \ADC_SAR_1:vp_ctl_3\[21] = zero[2]
Removing Lhs of wire \ADC_SAR_1:vn_ctl_0\[22] = zero[2]
Removing Lhs of wire \ADC_SAR_1:vn_ctl_2\[23] = zero[2]
Removing Lhs of wire \ADC_SAR_1:Net_188\[24] = clk_ADC[25]
Removing Rhs of wire clkSAMP_ADC[31] = synClk[139]
Removing Rhs of wire clkSAMP_ADC[31] = \pwmSAMPLING:Net_57\[137]
Removing Lhs of wire \ADC_SAR_1:tmpOE__Bypass_net_0\[49] = tmpOE__P_CH1a_net_0[1]
Removing Lhs of wire Net_242[67] = zero[2]
Removing Rhs of wire clkD1[69] = \ClockShift_1:bSR:so_8\[412]
Removing Lhs of wire n_clkSAMP_ADC[75] = clkDAC[71]
Removing Lhs of wire \ADC_SAR_2:vp_ctl_0\[81] = zero[2]
Removing Lhs of wire \ADC_SAR_2:vp_ctl_2\[82] = zero[2]
Removing Lhs of wire \ADC_SAR_2:vn_ctl_1\[83] = zero[2]
Removing Lhs of wire \ADC_SAR_2:vn_ctl_3\[84] = zero[2]
Removing Lhs of wire \ADC_SAR_2:vp_ctl_1\[85] = zero[2]
Removing Lhs of wire \ADC_SAR_2:vp_ctl_3\[86] = zero[2]
Removing Lhs of wire \ADC_SAR_2:vn_ctl_0\[87] = zero[2]
Removing Lhs of wire \ADC_SAR_2:vn_ctl_2\[88] = zero[2]
Removing Lhs of wire \ADC_SAR_2:Net_188\[89] = clk_ADC[25]
Removing Lhs of wire \ADC_SAR_2:tmpOE__Bypass_net_0\[111] = tmpOE__P_CH1a_net_0[1]
Removing Lhs of wire \pwmSAMPLING:Net_107\[133] = zero[2]
Removing Lhs of wire \pwmSAMPLING:Net_113\[134] = tmpOE__P_CH1a_net_0[1]
Removing Lhs of wire Net_2229[142] = zero[2]
Removing Lhs of wire Net_509[148] = zero[2]
Removing Lhs of wire \ClockShift_4:Net_350\[149] = clkD4[150]
Removing Rhs of wire clkD4[150] = \ClockShift_4:bSR:so_8\[198]
Removing Rhs of wire \ClockShift_4:bSR:ctrl_clk_enable\[153] = \ClockShift_4:bSR:control_0\[154]
Removing Lhs of wire \ClockShift_4:bSR:status_2\[166] = zero[2]
Removing Lhs of wire \ClockShift_4:bSR:status_0\[167] = zero[2]
Removing Lhs of wire \ClockShift_4:bSR:final_load\[168] = zero[2]
Removing Lhs of wire \ClockShift_4:bSR:status_1\[169] = zero[2]
Removing Rhs of wire \ClockShift_4:bSR:status_3\[170] = \ClockShift_4:bSR:f0_blk_stat_final\[171]
Removing Rhs of wire \ClockShift_4:bSR:status_3\[170] = \ClockShift_4:bSR:f0_blk_stat_8\[181]
Removing Rhs of wire \ClockShift_4:bSR:status_4\[172] = \ClockShift_4:bSR:f0_bus_stat_final\[173]
Removing Rhs of wire \ClockShift_4:bSR:status_4\[172] = \ClockShift_4:bSR:f0_bus_stat_8\[182]
Removing Rhs of wire \ClockShift_4:bSR:status_5\[174] = \ClockShift_4:bSR:f1_blk_stat_final\[175]
Removing Rhs of wire \ClockShift_4:bSR:status_5\[174] = \ClockShift_4:bSR:f1_blk_stat_8\[183]
Removing Rhs of wire \ClockShift_4:bSR:status_6\[176] = \ClockShift_4:bSR:f1_bus_stat_final\[177]
Removing Rhs of wire \ClockShift_4:bSR:status_6\[176] = \ClockShift_4:bSR:f1_bus_stat_8\[184]
Removing Lhs of wire \ClockShift_4:bSR:store\[186] = zero[2]
Removing Lhs of wire Net_504[218] = zero[2]
Removing Lhs of wire \ClockShift_3:Net_350\[219] = clkD3[220]
Removing Rhs of wire clkD3[220] = \ClockShift_3:bSR:so_8\[268]
Removing Rhs of wire \ClockShift_3:bSR:ctrl_clk_enable\[223] = \ClockShift_3:bSR:control_0\[224]
Removing Lhs of wire \ClockShift_3:bSR:status_2\[236] = zero[2]
Removing Lhs of wire \ClockShift_3:bSR:status_0\[237] = zero[2]
Removing Lhs of wire \ClockShift_3:bSR:final_load\[238] = zero[2]
Removing Lhs of wire \ClockShift_3:bSR:status_1\[239] = zero[2]
Removing Rhs of wire \ClockShift_3:bSR:status_3\[240] = \ClockShift_3:bSR:f0_blk_stat_final\[241]
Removing Rhs of wire \ClockShift_3:bSR:status_3\[240] = \ClockShift_3:bSR:f0_blk_stat_8\[251]
Removing Rhs of wire \ClockShift_3:bSR:status_4\[242] = \ClockShift_3:bSR:f0_bus_stat_final\[243]
Removing Rhs of wire \ClockShift_3:bSR:status_4\[242] = \ClockShift_3:bSR:f0_bus_stat_8\[252]
Removing Rhs of wire \ClockShift_3:bSR:status_5\[244] = \ClockShift_3:bSR:f1_blk_stat_final\[245]
Removing Rhs of wire \ClockShift_3:bSR:status_5\[244] = \ClockShift_3:bSR:f1_blk_stat_8\[253]
Removing Rhs of wire \ClockShift_3:bSR:status_6\[246] = \ClockShift_3:bSR:f1_bus_stat_final\[247]
Removing Rhs of wire \ClockShift_3:bSR:status_6\[246] = \ClockShift_3:bSR:f1_bus_stat_8\[254]
Removing Lhs of wire \ClockShift_3:bSR:store\[256] = zero[2]
Removing Lhs of wire Net_499[291] = zero[2]
Removing Lhs of wire \ClockShift_2:Net_350\[292] = clkD2[293]
Removing Rhs of wire clkD2[293] = \ClockShift_2:bSR:so_8\[341]
Removing Rhs of wire \ClockShift_2:bSR:ctrl_clk_enable\[296] = \ClockShift_2:bSR:control_0\[297]
Removing Lhs of wire \ClockShift_2:bSR:status_2\[309] = zero[2]
Removing Lhs of wire \ClockShift_2:bSR:status_0\[310] = zero[2]
Removing Lhs of wire \ClockShift_2:bSR:final_load\[311] = zero[2]
Removing Lhs of wire \ClockShift_2:bSR:status_1\[312] = zero[2]
Removing Rhs of wire \ClockShift_2:bSR:status_3\[313] = \ClockShift_2:bSR:f0_blk_stat_final\[314]
Removing Rhs of wire \ClockShift_2:bSR:status_3\[313] = \ClockShift_2:bSR:f0_blk_stat_8\[324]
Removing Rhs of wire \ClockShift_2:bSR:status_4\[315] = \ClockShift_2:bSR:f0_bus_stat_final\[316]
Removing Rhs of wire \ClockShift_2:bSR:status_4\[315] = \ClockShift_2:bSR:f0_bus_stat_8\[325]
Removing Rhs of wire \ClockShift_2:bSR:status_5\[317] = \ClockShift_2:bSR:f1_blk_stat_final\[318]
Removing Rhs of wire \ClockShift_2:bSR:status_5\[317] = \ClockShift_2:bSR:f1_blk_stat_8\[326]
Removing Rhs of wire \ClockShift_2:bSR:status_6\[319] = \ClockShift_2:bSR:f1_bus_stat_final\[320]
Removing Rhs of wire \ClockShift_2:bSR:status_6\[319] = \ClockShift_2:bSR:f1_bus_stat_8\[327]
Removing Lhs of wire \ClockShift_2:bSR:store\[329] = zero[2]
Removing Lhs of wire Net_494[363] = zero[2]
Removing Lhs of wire \ClockShift_1:Net_350\[364] = clkD1[69]
Removing Rhs of wire \ClockShift_1:bSR:ctrl_clk_enable\[367] = \ClockShift_1:bSR:control_0\[368]
Removing Lhs of wire \ClockShift_1:bSR:status_2\[380] = zero[2]
Removing Lhs of wire \ClockShift_1:bSR:status_0\[381] = zero[2]
Removing Lhs of wire \ClockShift_1:bSR:final_load\[382] = zero[2]
Removing Lhs of wire \ClockShift_1:bSR:status_1\[383] = zero[2]
Removing Rhs of wire \ClockShift_1:bSR:status_3\[384] = \ClockShift_1:bSR:f0_blk_stat_final\[385]
Removing Rhs of wire \ClockShift_1:bSR:status_3\[384] = \ClockShift_1:bSR:f0_blk_stat_8\[395]
Removing Rhs of wire \ClockShift_1:bSR:status_4\[386] = \ClockShift_1:bSR:f0_bus_stat_final\[387]
Removing Rhs of wire \ClockShift_1:bSR:status_4\[386] = \ClockShift_1:bSR:f0_bus_stat_8\[396]
Removing Rhs of wire \ClockShift_1:bSR:status_5\[388] = \ClockShift_1:bSR:f1_blk_stat_final\[389]
Removing Rhs of wire \ClockShift_1:bSR:status_5\[388] = \ClockShift_1:bSR:f1_blk_stat_8\[397]
Removing Rhs of wire \ClockShift_1:bSR:status_6\[390] = \ClockShift_1:bSR:f1_bus_stat_final\[391]
Removing Rhs of wire \ClockShift_1:bSR:status_6\[390] = \ClockShift_1:bSR:f1_bus_stat_8\[398]
Removing Lhs of wire \ClockShift_1:bSR:store\[400] = zero[2]
Removing Lhs of wire tmpOE__P_CH1_net_0[430] = tmpOE__P_CH1a_net_0[1]
Removing Lhs of wire tmpOE__P_CH1b_net_0[458] = tmpOE__P_CH1a_net_0[1]
Removing Rhs of wire Net_2861[466] = \UART_1:BUART:rx_interrupt_out\[486]
Removing Lhs of wire \UART_1:Net_61\[467] = fastClk[468]
Removing Rhs of wire fastClk[468] = \clockAdjust:cnt_23\[1135]
Removing Lhs of wire \UART_1:BUART:tx_hd_send_break\[472] = zero[2]
Removing Lhs of wire \UART_1:BUART:HalfDuplexSend\[473] = zero[2]
Removing Lhs of wire \UART_1:BUART:FinalParityType_1\[474] = zero[2]
Removing Lhs of wire \UART_1:BUART:FinalParityType_0\[475] = zero[2]
Removing Lhs of wire \UART_1:BUART:FinalAddrMode_2\[476] = zero[2]
Removing Lhs of wire \UART_1:BUART:FinalAddrMode_1\[477] = zero[2]
Removing Lhs of wire \UART_1:BUART:FinalAddrMode_0\[478] = zero[2]
Removing Lhs of wire \UART_1:BUART:tx_ctrl_mark\[479] = zero[2]
Removing Rhs of wire \UART_1:BUART:tx_bitclk_enable_pre\[490] = \UART_1:BUART:tx_bitclk_dp\[526]
Removing Lhs of wire \UART_1:BUART:tx_counter_tc\[536] = \UART_1:BUART:tx_counter_dp\[527]
Removing Lhs of wire \UART_1:BUART:tx_status_6\[537] = zero[2]
Removing Lhs of wire \UART_1:BUART:tx_status_5\[538] = zero[2]
Removing Lhs of wire \UART_1:BUART:tx_status_4\[539] = zero[2]
Removing Lhs of wire \UART_1:BUART:tx_status_1\[541] = \UART_1:BUART:tx_fifo_empty\[504]
Removing Lhs of wire \UART_1:BUART:tx_status_3\[543] = \UART_1:BUART:tx_fifo_notfull\[503]
Removing Lhs of wire \UART_1:BUART:rx_count7_bit8_wire\[603] = zero[2]
Removing Lhs of wire \UART_1:BUART:sRX:s23Poll:add_vv_vv_MODGEN_1_1\[611] = \UART_1:BUART:sRX:s23Poll:MODULE_1:g2:a0:s_1\[622]
Removing Lhs of wire \UART_1:BUART:sRX:s23Poll:add_vv_vv_MODGEN_1_0\[613] = \UART_1:BUART:sRX:s23Poll:MODULE_1:g2:a0:s_0\[623]
Removing Lhs of wire \UART_1:BUART:sRX:s23Poll:cmp_vv_vv_MODGEN_2\[614] = \UART_1:BUART:sRX:s23Poll:MODULE_2:g2:a0:lta_0\[639]
Removing Lhs of wire \UART_1:BUART:sRX:s23Poll:cmp_vv_vv_MODGEN_3\[615] = \UART_1:BUART:sRX:s23Poll:MODULE_3:g2:a0:lta_0\[653]
Removing Lhs of wire \UART_1:BUART:sRX:s23Poll:MODULE_1:g2:a0:a_1\[616] = \UART_1:BUART:sRX:s23Poll:MODIN1_1\[617]
Removing Lhs of wire \UART_1:BUART:sRX:s23Poll:MODIN1_1\[617] = \UART_1:BUART:pollcount_1\[609]
Removing Lhs of wire \UART_1:BUART:sRX:s23Poll:MODULE_1:g2:a0:a_0\[618] = \UART_1:BUART:sRX:s23Poll:MODIN1_0\[619]
Removing Lhs of wire \UART_1:BUART:sRX:s23Poll:MODIN1_0\[619] = \UART_1:BUART:pollcount_0\[612]
Removing Lhs of wire \UART_1:BUART:sRX:s23Poll:MODULE_1:g2:a0:g1:z1:s0:g1:u0:c_0\[625] = tmpOE__P_CH1a_net_0[1]
Removing Lhs of wire \UART_1:BUART:sRX:s23Poll:MODULE_1:g2:a0:g1:z1:s0:g1:u0:b_0\[626] = tmpOE__P_CH1a_net_0[1]
Removing Lhs of wire \UART_1:BUART:sRX:s23Poll:MODULE_2:g2:a0:newa_1\[627] = \UART_1:BUART:pollcount_1\[609]
Removing Lhs of wire \UART_1:BUART:sRX:s23Poll:MODIN2_1\[628] = \UART_1:BUART:pollcount_1\[609]
Removing Lhs of wire \UART_1:BUART:sRX:s23Poll:MODULE_2:g2:a0:newa_0\[629] = \UART_1:BUART:pollcount_0\[612]
Removing Lhs of wire \UART_1:BUART:sRX:s23Poll:MODIN2_0\[630] = \UART_1:BUART:pollcount_0\[612]
Removing Lhs of wire \UART_1:BUART:sRX:s23Poll:MODULE_2:g2:a0:newb_1\[631] = zero[2]
Removing Lhs of wire \UART_1:BUART:sRX:s23Poll:MODULE_2:g2:a0:newb_0\[632] = tmpOE__P_CH1a_net_0[1]
Removing Lhs of wire \UART_1:BUART:sRX:s23Poll:MODULE_2:g2:a0:dataa_1\[633] = \UART_1:BUART:pollcount_1\[609]
Removing Lhs of wire \UART_1:BUART:sRX:s23Poll:MODULE_2:g2:a0:dataa_0\[634] = \UART_1:BUART:pollcount_0\[612]
Removing Lhs of wire \UART_1:BUART:sRX:s23Poll:MODULE_2:g2:a0:datab_1\[635] = zero[2]
Removing Lhs of wire \UART_1:BUART:sRX:s23Poll:MODULE_2:g2:a0:datab_0\[636] = tmpOE__P_CH1a_net_0[1]
Removing Lhs of wire \UART_1:BUART:sRX:s23Poll:MODULE_3:g2:a0:newa_1\[641] = \UART_1:BUART:pollcount_1\[609]
Removing Lhs of wire \UART_1:BUART:sRX:s23Poll:MODIN3_1\[642] = \UART_1:BUART:pollcount_1\[609]
Removing Lhs of wire \UART_1:BUART:sRX:s23Poll:MODULE_3:g2:a0:newa_0\[643] = \UART_1:BUART:pollcount_0\[612]
Removing Lhs of wire \UART_1:BUART:sRX:s23Poll:MODIN3_0\[644] = \UART_1:BUART:pollcount_0\[612]
Removing Lhs of wire \UART_1:BUART:sRX:s23Poll:MODULE_3:g2:a0:newb_1\[645] = tmpOE__P_CH1a_net_0[1]
Removing Lhs of wire \UART_1:BUART:sRX:s23Poll:MODULE_3:g2:a0:newb_0\[646] = zero[2]
Removing Lhs of wire \UART_1:BUART:sRX:s23Poll:MODULE_3:g2:a0:dataa_1\[647] = \UART_1:BUART:pollcount_1\[609]
Removing Lhs of wire \UART_1:BUART:sRX:s23Poll:MODULE_3:g2:a0:dataa_0\[648] = \UART_1:BUART:pollcount_0\[612]
Removing Lhs of wire \UART_1:BUART:sRX:s23Poll:MODULE_3:g2:a0:datab_1\[649] = tmpOE__P_CH1a_net_0[1]
Removing Lhs of wire \UART_1:BUART:sRX:s23Poll:MODULE_3:g2:a0:datab_0\[650] = zero[2]
Removing Lhs of wire \UART_1:BUART:rx_status_1\[657] = zero[2]
Removing Rhs of wire \UART_1:BUART:rx_status_2\[658] = \UART_1:BUART:rx_parity_error_status\[659]
Removing Rhs of wire \UART_1:BUART:rx_status_3\[660] = \UART_1:BUART:rx_stop_bit_error\[661]
Removing Lhs of wire \UART_1:BUART:sRX:cmp_vv_vv_MODGEN_4\[671] = \UART_1:BUART:sRX:MODULE_4:g2:a0:lta_0\[720]
Removing Lhs of wire \UART_1:BUART:sRX:cmp_vv_vv_MODGEN_5\[675] = \UART_1:BUART:sRX:MODULE_5:g1:a0:xneq\[742]
Removing Lhs of wire \UART_1:BUART:sRX:MODULE_4:g2:a0:newa_6\[676] = zero[2]
Removing Lhs of wire \UART_1:BUART:sRX:MODULE_4:g2:a0:newa_5\[677] = zero[2]
Removing Lhs of wire \UART_1:BUART:sRX:MODULE_4:g2:a0:newa_4\[678] = zero[2]
Removing Lhs of wire \UART_1:BUART:sRX:MODULE_4:g2:a0:newa_3\[679] = \UART_1:BUART:sRX:MODIN4_6\[680]
Removing Lhs of wire \UART_1:BUART:sRX:MODIN4_6\[680] = \UART_1:BUART:rx_count_6\[598]
Removing Lhs of wire \UART_1:BUART:sRX:MODULE_4:g2:a0:newa_2\[681] = \UART_1:BUART:sRX:MODIN4_5\[682]
Removing Lhs of wire \UART_1:BUART:sRX:MODIN4_5\[682] = \UART_1:BUART:rx_count_5\[599]
Removing Lhs of wire \UART_1:BUART:sRX:MODULE_4:g2:a0:newa_1\[683] = \UART_1:BUART:sRX:MODIN4_4\[684]
Removing Lhs of wire \UART_1:BUART:sRX:MODIN4_4\[684] = \UART_1:BUART:rx_count_4\[600]
Removing Lhs of wire \UART_1:BUART:sRX:MODULE_4:g2:a0:newa_0\[685] = \UART_1:BUART:sRX:MODIN4_3\[686]
Removing Lhs of wire \UART_1:BUART:sRX:MODIN4_3\[686] = \UART_1:BUART:rx_count_3\[601]
Removing Lhs of wire \UART_1:BUART:sRX:MODULE_4:g2:a0:newb_6\[687] = zero[2]
Removing Lhs of wire \UART_1:BUART:sRX:MODULE_4:g2:a0:newb_5\[688] = zero[2]
Removing Lhs of wire \UART_1:BUART:sRX:MODULE_4:g2:a0:newb_4\[689] = zero[2]
Removing Lhs of wire \UART_1:BUART:sRX:MODULE_4:g2:a0:newb_3\[690] = zero[2]
Removing Lhs of wire \UART_1:BUART:sRX:MODULE_4:g2:a0:newb_2\[691] = tmpOE__P_CH1a_net_0[1]
Removing Lhs of wire \UART_1:BUART:sRX:MODULE_4:g2:a0:newb_1\[692] = tmpOE__P_CH1a_net_0[1]
Removing Lhs of wire \UART_1:BUART:sRX:MODULE_4:g2:a0:newb_0\[693] = zero[2]
Removing Lhs of wire \UART_1:BUART:sRX:MODULE_4:g2:a0:dataa_6\[694] = zero[2]
Removing Lhs of wire \UART_1:BUART:sRX:MODULE_4:g2:a0:dataa_5\[695] = zero[2]
Removing Lhs of wire \UART_1:BUART:sRX:MODULE_4:g2:a0:dataa_4\[696] = zero[2]
Removing Lhs of wire \UART_1:BUART:sRX:MODULE_4:g2:a0:dataa_3\[697] = \UART_1:BUART:rx_count_6\[598]
Removing Lhs of wire \UART_1:BUART:sRX:MODULE_4:g2:a0:dataa_2\[698] = \UART_1:BUART:rx_count_5\[599]
Removing Lhs of wire \UART_1:BUART:sRX:MODULE_4:g2:a0:dataa_1\[699] = \UART_1:BUART:rx_count_4\[600]
Removing Lhs of wire \UART_1:BUART:sRX:MODULE_4:g2:a0:dataa_0\[700] = \UART_1:BUART:rx_count_3\[601]
Removing Lhs of wire \UART_1:BUART:sRX:MODULE_4:g2:a0:datab_6\[701] = zero[2]
Removing Lhs of wire \UART_1:BUART:sRX:MODULE_4:g2:a0:datab_5\[702] = zero[2]
Removing Lhs of wire \UART_1:BUART:sRX:MODULE_4:g2:a0:datab_4\[703] = zero[2]
Removing Lhs of wire \UART_1:BUART:sRX:MODULE_4:g2:a0:datab_3\[704] = zero[2]
Removing Lhs of wire \UART_1:BUART:sRX:MODULE_4:g2:a0:datab_2\[705] = tmpOE__P_CH1a_net_0[1]
Removing Lhs of wire \UART_1:BUART:sRX:MODULE_4:g2:a0:datab_1\[706] = tmpOE__P_CH1a_net_0[1]
Removing Lhs of wire \UART_1:BUART:sRX:MODULE_4:g2:a0:datab_0\[707] = zero[2]
Removing Lhs of wire \UART_1:BUART:sRX:MODULE_5:g1:a0:newa_0\[722] = \UART_1:BUART:rx_postpoll\[557]
Removing Lhs of wire \UART_1:BUART:sRX:MODULE_5:g1:a0:newb_0\[723] = \UART_1:BUART:rx_parity_bit\[674]
Removing Lhs of wire \UART_1:BUART:sRX:MODULE_5:g1:a0:dataa_0\[724] = \UART_1:BUART:rx_postpoll\[557]
Removing Lhs of wire \UART_1:BUART:sRX:MODULE_5:g1:a0:datab_0\[725] = \UART_1:BUART:rx_parity_bit\[674]
Removing Lhs of wire \UART_1:BUART:sRX:MODULE_5:g1:a0:gx:u0:a_0\[726] = \UART_1:BUART:rx_postpoll\[557]
Removing Lhs of wire \UART_1:BUART:sRX:MODULE_5:g1:a0:gx:u0:b_0\[727] = \UART_1:BUART:rx_parity_bit\[674]
Removing Lhs of wire \UART_1:BUART:sRX:MODULE_5:g1:a0:gx:u0:aeqb_0\[729] = tmpOE__P_CH1a_net_0[1]
Removing Lhs of wire \UART_1:BUART:sRX:MODULE_5:g1:a0:gx:u0:eq_0\[730] = \UART_1:BUART:sRX:MODULE_5:g1:a0:gx:u0:xnor_array_0\[728]
Removing Lhs of wire \UART_1:BUART:sRX:MODULE_5:g1:a0:gx:u0:eqi_0\[731] = \UART_1:BUART:sRX:MODULE_5:g1:a0:gx:u0:xnor_array_0\[728]
Removing Rhs of wire Net_491[753] = \ClockShift_1ab:bSR:so_8\[1434]
Removing Lhs of wire tmpOE__LED_net_0[760] = tmpOE__P_CH1a_net_0[1]
Removing Lhs of wire tmpOE__MainSig_inN_net_0[767] = tmpOE__P_CH1a_net_0[1]
Removing Lhs of wire tmpOE__MainSig_inP_net_0[783] = tmpOE__P_CH1a_net_0[1]
Removing Rhs of wire Net_3406[791] = \CompTrigger:Net_1\[827]
Removing Rhs of wire Net_2776[793] = \enableTrigOut:control_out_0\[798]
Removing Rhs of wire Net_2776[793] = \enableTrigOut:control_0\[821]
Removing Rhs of wire externTrigger[795] = \mux_1:tmp__mux_1_reg\[794]
Removing Lhs of wire \enableTrigOut:clk\[796] = zero[2]
Removing Lhs of wire \enableTrigOut:rst\[797] = zero[2]
Removing Lhs of wire \internTrigger:clk\[852] = zero[2]
Removing Lhs of wire \internTrigger:rst\[853] = zero[2]
Removing Rhs of wire Net_747[854] = \internTrigger:control_out_0\[855]
Removing Rhs of wire Net_747[854] = \internTrigger:control_0\[878]
Removing Lhs of wire tmpOE__P_CH2_net_0[982] = tmpOE__P_CH1a_net_0[1]
Removing Lhs of wire \IDAC8_4:Net_125\[993] = zero[2]
Removing Lhs of wire \IDAC8_4:Net_158\[994] = zero[2]
Removing Lhs of wire \IDAC8_4:Net_123\[995] = zero[2]
Removing Lhs of wire \IDAC8_4:Net_194\[1000] = zero[2]
Removing Lhs of wire \IDAC8_4:Net_195\[1001] = zero[2]
Removing Lhs of wire \IDAC8_3:Net_125\[1003] = zero[2]
Removing Lhs of wire \IDAC8_3:Net_158\[1004] = zero[2]
Removing Lhs of wire \IDAC8_3:Net_123\[1005] = zero[2]
Removing Lhs of wire \IDAC8_3:Net_194\[1010] = zero[2]
Removing Lhs of wire \IDAC8_3:Net_195\[1011] = zero[2]
Removing Lhs of wire tmpOE__SW_net_0[1068] = tmpOE__P_CH1a_net_0[1]
Removing Lhs of wire \USBUART:tmpOE__Dm_net_0\[1075] = tmpOE__P_CH1a_net_0[1]
Removing Lhs of wire \USBUART:tmpOE__Dp_net_0\[1082] = tmpOE__P_CH1a_net_0[1]
Removing Lhs of wire \clockAdjust:add_vv_vv_MODGEN_6_23\[1136] = \clockAdjust:MODULE_6:g2:a0:s_23\[1287]
Removing Lhs of wire \clockAdjust:add_vv_vv_MODGEN_6_22\[1138] = \clockAdjust:MODULE_6:g2:a0:s_22\[1288]
Removing Lhs of wire \clockAdjust:add_vv_vv_MODGEN_6_21\[1140] = \clockAdjust:MODULE_6:g2:a0:s_21\[1289]
Removing Lhs of wire \clockAdjust:add_vv_vv_MODGEN_6_20\[1142] = \clockAdjust:MODULE_6:g2:a0:s_20\[1290]
Removing Lhs of wire \clockAdjust:add_vv_vv_MODGEN_6_19\[1144] = \clockAdjust:MODULE_6:g2:a0:s_19\[1291]
Removing Lhs of wire \clockAdjust:add_vv_vv_MODGEN_6_18\[1146] = \clockAdjust:MODULE_6:g2:a0:s_18\[1292]
Removing Lhs of wire \clockAdjust:add_vv_vv_MODGEN_6_17\[1148] = \clockAdjust:MODULE_6:g2:a0:s_17\[1293]
Removing Lhs of wire \clockAdjust:add_vv_vv_MODGEN_6_16\[1150] = \clockAdjust:MODULE_6:g2:a0:s_16\[1294]
Removing Lhs of wire \clockAdjust:add_vv_vv_MODGEN_6_15\[1152] = \clockAdjust:MODULE_6:g2:a0:s_15\[1295]
Removing Lhs of wire \clockAdjust:add_vv_vv_MODGEN_6_14\[1154] = \clockAdjust:MODULE_6:g2:a0:s_14\[1296]
Removing Lhs of wire \clockAdjust:add_vv_vv_MODGEN_6_13\[1156] = \clockAdjust:MODULE_6:g2:a0:s_13\[1297]
Removing Lhs of wire \clockAdjust:add_vv_vv_MODGEN_6_12\[1158] = \clockAdjust:MODULE_6:g2:a0:s_12\[1298]
Removing Lhs of wire \clockAdjust:add_vv_vv_MODGEN_6_11\[1160] = \clockAdjust:MODULE_6:g2:a0:s_11\[1299]
Removing Lhs of wire \clockAdjust:add_vv_vv_MODGEN_6_10\[1162] = \clockAdjust:MODULE_6:g2:a0:s_10\[1300]
Removing Lhs of wire \clockAdjust:add_vv_vv_MODGEN_6_9\[1164] = \clockAdjust:MODULE_6:g2:a0:s_9\[1301]
Removing Lhs of wire \clockAdjust:add_vv_vv_MODGEN_6_8\[1166] = \clockAdjust:MODULE_6:g2:a0:s_8\[1302]
Removing Lhs of wire \clockAdjust:add_vv_vv_MODGEN_6_7\[1168] = \clockAdjust:MODULE_6:g2:a0:s_7\[1303]
Removing Lhs of wire \clockAdjust:add_vv_vv_MODGEN_6_6\[1170] = \clockAdjust:MODULE_6:g2:a0:s_6\[1304]
Removing Lhs of wire \clockAdjust:add_vv_vv_MODGEN_6_5\[1172] = \clockAdjust:MODULE_6:g2:a0:s_5\[1305]
Removing Lhs of wire \clockAdjust:add_vv_vv_MODGEN_6_4\[1174] = \clockAdjust:MODULE_6:g2:a0:s_4\[1306]
Removing Lhs of wire \clockAdjust:add_vv_vv_MODGEN_6_3\[1176] = \clockAdjust:MODULE_6:g2:a0:s_3\[1307]
Removing Lhs of wire \clockAdjust:add_vv_vv_MODGEN_6_2\[1178] = \clockAdjust:MODULE_6:g2:a0:s_2\[1308]
Removing Lhs of wire \clockAdjust:add_vv_vv_MODGEN_6_1\[1180] = \clockAdjust:MODULE_6:g2:a0:s_1\[1309]
Removing Lhs of wire \clockAdjust:add_vv_vv_MODGEN_6_0\[1182] = \clockAdjust:MODULE_6:g2:a0:s_0\[1310]
Removing Lhs of wire \clockAdjust:MODULE_6:g2:a0:a_23\[1191] = fastClk[468]
Removing Lhs of wire \clockAdjust:MODIN5_23\[1192] = fastClk[468]
Removing Lhs of wire \clockAdjust:MODULE_6:g2:a0:a_22\[1193] = \clockAdjust:MODIN5_22\[1194]
Removing Lhs of wire \clockAdjust:MODIN5_22\[1194] = \clockAdjust:cnt_22\[1137]
Removing Lhs of wire \clockAdjust:MODULE_6:g2:a0:a_21\[1195] = \clockAdjust:MODIN5_21\[1196]
Removing Lhs of wire \clockAdjust:MODIN5_21\[1196] = \clockAdjust:cnt_21\[1139]
Removing Lhs of wire \clockAdjust:MODULE_6:g2:a0:a_20\[1197] = \clockAdjust:MODIN5_20\[1198]
Removing Lhs of wire \clockAdjust:MODIN5_20\[1198] = \clockAdjust:cnt_20\[1141]
Removing Lhs of wire \clockAdjust:MODULE_6:g2:a0:a_19\[1199] = \clockAdjust:MODIN5_19\[1200]
Removing Lhs of wire \clockAdjust:MODIN5_19\[1200] = \clockAdjust:cnt_19\[1143]
Removing Lhs of wire \clockAdjust:MODULE_6:g2:a0:a_18\[1201] = \clockAdjust:MODIN5_18\[1202]
Removing Lhs of wire \clockAdjust:MODIN5_18\[1202] = \clockAdjust:cnt_18\[1145]
Removing Lhs of wire \clockAdjust:MODULE_6:g2:a0:a_17\[1203] = \clockAdjust:MODIN5_17\[1204]
Removing Lhs of wire \clockAdjust:MODIN5_17\[1204] = \clockAdjust:cnt_17\[1147]
Removing Lhs of wire \clockAdjust:MODULE_6:g2:a0:a_16\[1205] = \clockAdjust:MODIN5_16\[1206]
Removing Lhs of wire \clockAdjust:MODIN5_16\[1206] = \clockAdjust:cnt_16\[1149]
Removing Lhs of wire \clockAdjust:MODULE_6:g2:a0:a_15\[1207] = \clockAdjust:MODIN5_15\[1208]
Removing Lhs of wire \clockAdjust:MODIN5_15\[1208] = \clockAdjust:cnt_15\[1151]
Removing Lhs of wire \clockAdjust:MODULE_6:g2:a0:a_14\[1209] = \clockAdjust:MODIN5_14\[1210]
Removing Lhs of wire \clockAdjust:MODIN5_14\[1210] = \clockAdjust:cnt_14\[1153]
Removing Lhs of wire \clockAdjust:MODULE_6:g2:a0:a_13\[1211] = \clockAdjust:MODIN5_13\[1212]
Removing Lhs of wire \clockAdjust:MODIN5_13\[1212] = \clockAdjust:cnt_13\[1155]
Removing Lhs of wire \clockAdjust:MODULE_6:g2:a0:a_12\[1213] = \clockAdjust:MODIN5_12\[1214]
Removing Lhs of wire \clockAdjust:MODIN5_12\[1214] = \clockAdjust:cnt_12\[1157]
Removing Lhs of wire \clockAdjust:MODULE_6:g2:a0:a_11\[1215] = \clockAdjust:MODIN5_11\[1216]
Removing Lhs of wire \clockAdjust:MODIN5_11\[1216] = \clockAdjust:cnt_11\[1159]
Removing Lhs of wire \clockAdjust:MODULE_6:g2:a0:a_10\[1217] = \clockAdjust:MODIN5_10\[1218]
Removing Lhs of wire \clockAdjust:MODIN5_10\[1218] = \clockAdjust:cnt_10\[1161]
Removing Lhs of wire \clockAdjust:MODULE_6:g2:a0:a_9\[1219] = \clockAdjust:MODIN5_9\[1220]
Removing Lhs of wire \clockAdjust:MODIN5_9\[1220] = \clockAdjust:cnt_9\[1163]
Removing Lhs of wire \clockAdjust:MODULE_6:g2:a0:a_8\[1221] = \clockAdjust:MODIN5_8\[1222]
Removing Lhs of wire \clockAdjust:MODIN5_8\[1222] = \clockAdjust:cnt_8\[1165]
Removing Lhs of wire \clockAdjust:MODULE_6:g2:a0:a_7\[1223] = \clockAdjust:MODIN5_7\[1224]
Removing Lhs of wire \clockAdjust:MODIN5_7\[1224] = \clockAdjust:cnt_7\[1167]
Removing Lhs of wire \clockAdjust:MODULE_6:g2:a0:a_6\[1225] = \clockAdjust:MODIN5_6\[1226]
Removing Lhs of wire \clockAdjust:MODIN5_6\[1226] = \clockAdjust:cnt_6\[1169]
Removing Lhs of wire \clockAdjust:MODULE_6:g2:a0:a_5\[1227] = \clockAdjust:MODIN5_5\[1228]
Removing Lhs of wire \clockAdjust:MODIN5_5\[1228] = \clockAdjust:cnt_5\[1171]
Removing Lhs of wire \clockAdjust:MODULE_6:g2:a0:a_4\[1229] = \clockAdjust:MODIN5_4\[1230]
Removing Lhs of wire \clockAdjust:MODIN5_4\[1230] = \clockAdjust:cnt_4\[1173]
Removing Lhs of wire \clockAdjust:MODULE_6:g2:a0:a_3\[1231] = \clockAdjust:MODIN5_3\[1232]
Removing Lhs of wire \clockAdjust:MODIN5_3\[1232] = \clockAdjust:cnt_3\[1175]
Removing Lhs of wire \clockAdjust:MODULE_6:g2:a0:a_2\[1233] = \clockAdjust:MODIN5_2\[1234]
Removing Lhs of wire \clockAdjust:MODIN5_2\[1234] = \clockAdjust:cnt_2\[1177]
Removing Lhs of wire \clockAdjust:MODULE_6:g2:a0:a_1\[1235] = \clockAdjust:MODIN5_1\[1236]
Removing Lhs of wire \clockAdjust:MODIN5_1\[1236] = \clockAdjust:cnt_1\[1179]
Removing Lhs of wire \clockAdjust:MODULE_6:g2:a0:a_0\[1237] = \clockAdjust:MODIN5_0\[1238]
Removing Lhs of wire \clockAdjust:MODIN5_0\[1238] = \clockAdjust:cnt_0\[1181]
Removing Lhs of wire \clockAdjust:MODULE_6:g2:a0:b_23\[1247] = zero[2]
Removing Lhs of wire \clockAdjust:MODULE_6:g2:a0:b_22\[1248] = zero[2]
Removing Lhs of wire \clockAdjust:MODULE_6:g2:a0:b_21\[1249] = tmpOE__P_CH1a_net_0[1]
Removing Lhs of wire \clockAdjust:MODULE_6:g2:a0:b_20\[1250] = zero[2]
Removing Lhs of wire \clockAdjust:MODULE_6:g2:a0:b_19\[1251] = zero[2]
Removing Lhs of wire \clockAdjust:MODULE_6:g2:a0:b_18\[1252] = tmpOE__P_CH1a_net_0[1]
Removing Lhs of wire \clockAdjust:MODULE_6:g2:a0:b_17\[1253] = tmpOE__P_CH1a_net_0[1]
Removing Lhs of wire \clockAdjust:MODULE_6:g2:a0:b_16\[1254] = tmpOE__P_CH1a_net_0[1]
Removing Lhs of wire \clockAdjust:MODULE_6:g2:a0:b_15\[1255] = zero[2]
Removing Lhs of wire \clockAdjust:MODULE_6:g2:a0:b_14\[1256] = tmpOE__P_CH1a_net_0[1]
Removing Lhs of wire \clockAdjust:MODULE_6:g2:a0:b_13\[1257] = zero[2]
Removing Lhs of wire \clockAdjust:MODULE_6:g2:a0:b_12\[1258] = tmpOE__P_CH1a_net_0[1]
Removing Lhs of wire \clockAdjust:MODULE_6:g2:a0:b_11\[1259] = zero[2]
Removing Lhs of wire \clockAdjust:MODULE_6:g2:a0:b_10\[1260] = zero[2]
Removing Lhs of wire \clockAdjust:MODULE_6:g2:a0:b_9\[1261] = tmpOE__P_CH1a_net_0[1]
Removing Lhs of wire \clockAdjust:MODULE_6:g2:a0:b_8\[1262] = zero[2]
Removing Lhs of wire \clockAdjust:MODULE_6:g2:a0:b_7\[1263] = zero[2]
Removing Lhs of wire \clockAdjust:MODULE_6:g2:a0:b_6\[1264] = tmpOE__P_CH1a_net_0[1]
Removing Lhs of wire \clockAdjust:MODULE_6:g2:a0:b_5\[1265] = zero[2]
Removing Lhs of wire \clockAdjust:MODULE_6:g2:a0:b_4\[1266] = tmpOE__P_CH1a_net_0[1]
Removing Lhs of wire \clockAdjust:MODULE_6:g2:a0:b_3\[1267] = zero[2]
Removing Lhs of wire \clockAdjust:MODULE_6:g2:a0:b_2\[1268] = tmpOE__P_CH1a_net_0[1]
Removing Lhs of wire \clockAdjust:MODULE_6:g2:a0:b_1\[1269] = zero[2]
Removing Lhs of wire \clockAdjust:MODULE_6:g2:a0:b_0\[1270] = zero[2]
Removing Lhs of wire tmpOE__TxBLE_net_0[1345] = tmpOE__P_CH1a_net_0[1]
Removing Lhs of wire tmpOE__RxBLE_net_0[1351] = tmpOE__P_CH1a_net_0[1]
Removing Lhs of wire tmpOE__triggerInOut_net_0[1356] = tmpOE__P_CH1a_net_0[1]
Removing Lhs of wire \sample_CH1b:Net_74\[1366] = Net_3870[1370]
Removing Lhs of wire \sample_CH1b:Net_60\[1367] = zero[2]
Removing Lhs of wire \sample_CH1b:Net_67\[1368] = zero[2]
Removing Lhs of wire \sample_CH1b:Net_85\[1371] = zero[2]
Removing Lhs of wire \sample_CH1a:Net_74\[1377] = clkD1ab[752]
Removing Lhs of wire \sample_CH1a:Net_60\[1378] = zero[2]
Removing Lhs of wire \sample_CH1a:Net_67\[1379] = zero[2]
Removing Lhs of wire \sample_CH1a:Net_85\[1381] = zero[2]
Removing Lhs of wire Net_3884[1385] = zero[2]
Removing Lhs of wire \ClockShift_1ab:Net_350\[1386] = Net_491[753]
Removing Rhs of wire \ClockShift_1ab:bSR:ctrl_clk_enable\[1389] = \ClockShift_1ab:bSR:control_0\[1390]
Removing Lhs of wire \ClockShift_1ab:bSR:status_2\[1402] = zero[2]
Removing Lhs of wire \ClockShift_1ab:bSR:status_0\[1403] = zero[2]
Removing Lhs of wire \ClockShift_1ab:bSR:final_load\[1404] = zero[2]
Removing Lhs of wire \ClockShift_1ab:bSR:status_1\[1405] = zero[2]
Removing Rhs of wire \ClockShift_1ab:bSR:status_3\[1406] = \ClockShift_1ab:bSR:f0_blk_stat_final\[1407]
Removing Rhs of wire \ClockShift_1ab:bSR:status_3\[1406] = \ClockShift_1ab:bSR:f0_blk_stat_8\[1417]
Removing Rhs of wire \ClockShift_1ab:bSR:status_4\[1408] = \ClockShift_1ab:bSR:f0_bus_stat_final\[1409]
Removing Rhs of wire \ClockShift_1ab:bSR:status_4\[1408] = \ClockShift_1ab:bSR:f0_bus_stat_8\[1418]
Removing Rhs of wire \ClockShift_1ab:bSR:status_5\[1410] = \ClockShift_1ab:bSR:f1_blk_stat_final\[1411]
Removing Rhs of wire \ClockShift_1ab:bSR:status_5\[1410] = \ClockShift_1ab:bSR:f1_blk_stat_8\[1419]
Removing Rhs of wire \ClockShift_1ab:bSR:status_6\[1412] = \ClockShift_1ab:bSR:f1_bus_stat_final\[1413]
Removing Rhs of wire \ClockShift_1ab:bSR:status_6\[1412] = \ClockShift_1ab:bSR:f1_bus_stat_8\[1420]
Removing Lhs of wire \ClockShift_1ab:bSR:store\[1422] = zero[2]
Removing Lhs of wire tmpOE__P_CH4_net_0[1498] = tmpOE__P_CH1a_net_0[1]
Removing Lhs of wire tmpOE__P_CH3_net_0[1504] = tmpOE__P_CH1a_net_0[1]
Removing Lhs of wire \ClockShift_2ab:Net_350\[1509] = Net_4072[1510]
Removing Rhs of wire Net_4072[1510] = \ClockShift_2ab:bSR:so_8\[1558]
Removing Rhs of wire \ClockShift_2ab:bSR:ctrl_clk_enable\[1513] = \ClockShift_2ab:bSR:control_0\[1514]
Removing Lhs of wire \ClockShift_2ab:bSR:status_2\[1526] = zero[2]
Removing Lhs of wire \ClockShift_2ab:bSR:status_0\[1527] = zero[2]
Removing Lhs of wire \ClockShift_2ab:bSR:final_load\[1528] = zero[2]
Removing Lhs of wire \ClockShift_2ab:bSR:status_1\[1529] = zero[2]
Removing Rhs of wire \ClockShift_2ab:bSR:status_3\[1530] = \ClockShift_2ab:bSR:f0_blk_stat_final\[1531]
Removing Rhs of wire \ClockShift_2ab:bSR:status_3\[1530] = \ClockShift_2ab:bSR:f0_blk_stat_8\[1541]
Removing Rhs of wire \ClockShift_2ab:bSR:status_4\[1532] = \ClockShift_2ab:bSR:f0_bus_stat_final\[1533]
Removing Rhs of wire \ClockShift_2ab:bSR:status_4\[1532] = \ClockShift_2ab:bSR:f0_bus_stat_8\[1542]
Removing Rhs of wire \ClockShift_2ab:bSR:status_5\[1534] = \ClockShift_2ab:bSR:f1_blk_stat_final\[1535]
Removing Rhs of wire \ClockShift_2ab:bSR:status_5\[1534] = \ClockShift_2ab:bSR:f1_blk_stat_8\[1543]
Removing Rhs of wire \ClockShift_2ab:bSR:status_6\[1536] = \ClockShift_2ab:bSR:f1_bus_stat_final\[1537]
Removing Rhs of wire \ClockShift_2ab:bSR:status_6\[1536] = \ClockShift_2ab:bSR:f1_bus_stat_8\[1544]
Removing Lhs of wire \ClockShift_2ab:bSR:store\[1546] = zero[2]
Removing Lhs of wire \sample_CH2a:Net_74\[1577] = clkD2ab[1582]
Removing Lhs of wire \sample_CH2a:Net_60\[1578] = zero[2]
Removing Lhs of wire \sample_CH2a:Net_67\[1579] = zero[2]
Removing Lhs of wire \sample_CH2a:Net_85\[1583] = zero[2]
Removing Lhs of wire \sample_CH2b:Net_74\[1591] = Net_3963[1596]
Removing Lhs of wire \sample_CH2b:Net_60\[1592] = zero[2]
Removing Lhs of wire \sample_CH2b:Net_67\[1593] = zero[2]
Removing Lhs of wire \sample_CH2b:Net_85\[1597] = zero[2]
Removing Lhs of wire tmpOE__aux_sig1_net_0[1604] = tmpOE__P_CH1a_net_0[1]
Removing Lhs of wire tmpOE__aux_sig2_net_0[1610] = tmpOE__P_CH1a_net_0[1]
Removing Lhs of wire tmpOE__aux_sig3_net_0[1616] = tmpOE__P_CH1a_net_0[1]
Removing Lhs of wire tmpOE__aux_sig4_net_0[1622] = tmpOE__P_CH1a_net_0[1]
Removing Lhs of wire tmpOE__aux_sig5_net_0[1628] = tmpOE__P_CH1a_net_0[1]
Removing Lhs of wire tmpOE__P_CH2a_net_0[1661] = tmpOE__P_CH1a_net_0[1]
Removing Lhs of wire tmpOE__P_CH2b_net_0[1667] = tmpOE__P_CH1a_net_0[1]
Removing Lhs of wire \IDAC8_2:Net_125\[1697] = zero[2]
Removing Lhs of wire \IDAC8_2:Net_158\[1698] = zero[2]
Removing Lhs of wire \IDAC8_2:Net_123\[1699] = zero[2]
Removing Lhs of wire \IDAC8_2:Net_194\[1703] = zero[2]
Removing Lhs of wire \IDAC8_2:Net_195\[1704] = zero[2]
Removing Lhs of wire \IDAC8_1:Net_125\[1706] = zero[2]
Removing Lhs of wire \IDAC8_1:Net_158\[1707] = zero[2]
Removing Lhs of wire \IDAC8_1:Net_123\[1708] = zero[2]
Removing Lhs of wire \IDAC8_1:Net_194\[1712] = zero[2]
Removing Lhs of wire \IDAC8_1:Net_195\[1713] = zero[2]
Removing Lhs of wire tmpOE__aux_sig6_net_0[1719] = tmpOE__P_CH1a_net_0[1]
Removing Lhs of wire tmpOE__COM_IDAC_net_0[1727] = tmpOE__P_CH1a_net_0[1]
Removing Lhs of wire tmpOE__P_PWR_EN_net_0[1762] = tmpOE__P_CH1a_net_0[1]
Removing Lhs of wire tmpOE__P_DCDC_CTRL_net_0[1769] = tmpOE__P_CH1a_net_0[1]
Removing Lhs of wire \ClockShift_4:bSR:load_reg\\D\[1792] = zero[2]
Removing Lhs of wire \ClockShift_3:bSR:load_reg\\D\[1793] = zero[2]
Removing Lhs of wire \ClockShift_2:bSR:load_reg\\D\[1794] = zero[2]
Removing Lhs of wire \ClockShift_1:bSR:load_reg\\D\[1795] = zero[2]
Removing Lhs of wire \UART_1:BUART:reset_reg\\D\[1796] = zero[2]
Removing Lhs of wire \UART_1:BUART:rx_bitclk\\D\[1811] = \UART_1:BUART:rx_bitclk_pre\[592]
Removing Lhs of wire \UART_1:BUART:rx_parity_error_pre\\D\[1820] = \UART_1:BUART:rx_parity_error_pre\[669]
Removing Lhs of wire \UART_1:BUART:rx_break_status\\D\[1821] = zero[2]
Removing Lhs of wire \clockAdjust:cnt_23\\D\[1825] = \clockAdjust:MODULE_6:g2:a0:s_23\[1287]
Removing Lhs of wire \clockAdjust:cnt_22\\D\[1826] = \clockAdjust:MODULE_6:g2:a0:s_22\[1288]
Removing Lhs of wire \clockAdjust:cnt_21\\D\[1827] = \clockAdjust:MODULE_6:g2:a0:s_21\[1289]
Removing Lhs of wire \clockAdjust:cnt_20\\D\[1828] = \clockAdjust:MODULE_6:g2:a0:s_20\[1290]
Removing Lhs of wire \clockAdjust:cnt_19\\D\[1829] = \clockAdjust:MODULE_6:g2:a0:s_19\[1291]
Removing Lhs of wire \clockAdjust:cnt_18\\D\[1830] = \clockAdjust:MODULE_6:g2:a0:s_18\[1292]
Removing Lhs of wire \clockAdjust:cnt_17\\D\[1831] = \clockAdjust:MODULE_6:g2:a0:s_17\[1293]
Removing Lhs of wire \clockAdjust:cnt_16\\D\[1832] = \clockAdjust:MODULE_6:g2:a0:s_16\[1294]
Removing Lhs of wire \clockAdjust:cnt_15\\D\[1833] = \clockAdjust:MODULE_6:g2:a0:s_15\[1295]
Removing Lhs of wire \clockAdjust:cnt_14\\D\[1834] = \clockAdjust:MODULE_6:g2:a0:s_14\[1296]
Removing Lhs of wire \clockAdjust:cnt_13\\D\[1835] = \clockAdjust:MODULE_6:g2:a0:s_13\[1297]
Removing Lhs of wire \clockAdjust:cnt_12\\D\[1836] = \clockAdjust:MODULE_6:g2:a0:s_12\[1298]
Removing Lhs of wire \clockAdjust:cnt_11\\D\[1837] = \clockAdjust:MODULE_6:g2:a0:s_11\[1299]
Removing Lhs of wire \clockAdjust:cnt_10\\D\[1838] = \clockAdjust:MODULE_6:g2:a0:s_10\[1300]
Removing Lhs of wire \clockAdjust:cnt_9\\D\[1839] = \clockAdjust:MODULE_6:g2:a0:s_9\[1301]
Removing Lhs of wire \clockAdjust:cnt_8\\D\[1840] = \clockAdjust:MODULE_6:g2:a0:s_8\[1302]
Removing Lhs of wire \clockAdjust:cnt_7\\D\[1841] = \clockAdjust:MODULE_6:g2:a0:s_7\[1303]
Removing Lhs of wire \clockAdjust:cnt_6\\D\[1842] = \clockAdjust:MODULE_6:g2:a0:s_6\[1304]
Removing Lhs of wire \clockAdjust:cnt_5\\D\[1843] = \clockAdjust:MODULE_6:g2:a0:s_5\[1305]
Removing Lhs of wire \clockAdjust:cnt_4\\D\[1844] = \clockAdjust:MODULE_6:g2:a0:s_4\[1306]
Removing Lhs of wire \clockAdjust:cnt_3\\D\[1845] = \clockAdjust:MODULE_6:g2:a0:s_3\[1307]
Removing Lhs of wire \clockAdjust:cnt_2\\D\[1846] = \clockAdjust:MODULE_6:g2:a0:s_2\[1308]
Removing Lhs of wire \clockAdjust:cnt_1\\D\[1847] = \clockAdjust:MODULE_6:g2:a0:s_1\[1309]
Removing Lhs of wire \clockAdjust:cnt_0\\D\[1848] = \clockAdjust:MODULE_6:g2:a0:s_0\[1310]
Removing Lhs of wire \ClockShift_1ab:bSR:load_reg\\D\[1849] = zero[2]
Removing Lhs of wire \ClockShift_2ab:bSR:load_reg\\D\[1850] = zero[2]

------------------------------------------------------
Aliased 0 equations, 426 wires.
------------------------------------------------------

----------------------------------------------------------
Circuit simplification
----------------------------------------------------------

Substituting virtuals - pass 1:

Note:  Expanding virtual equation for 'tmpOE__P_CH1a_net_0' (cost = 0):
tmpOE__P_CH1a_net_0 <=  ('1') ;

Note:  Expanding virtual equation for 'zero' (cost = 0):
zero <=  ('0') ;

Note:  Expanding virtual equation for '\UART_1:BUART:rx_addressmatch\' (cost = 0):
\UART_1:BUART:rx_addressmatch\ <= (\UART_1:BUART:rx_addressmatch2\
	OR \UART_1:BUART:rx_addressmatch1\);

Note:  Expanding virtual equation for '\UART_1:BUART:rx_bitclk_pre\' (cost = 1):
\UART_1:BUART:rx_bitclk_pre\ <= ((not \UART_1:BUART:rx_count_2\ and not \UART_1:BUART:rx_count_1\ and not \UART_1:BUART:rx_count_0\));

Note:  Expanding virtual equation for '\UART_1:BUART:rx_bitclk_pre16x\' (cost = 0):
\UART_1:BUART:rx_bitclk_pre16x\ <= ((not \UART_1:BUART:rx_count_2\ and \UART_1:BUART:rx_count_1\ and \UART_1:BUART:rx_count_0\));

Note:  Expanding virtual equation for '\UART_1:BUART:rx_poll_bit1\' (cost = 1):
\UART_1:BUART:rx_poll_bit1\ <= ((not \UART_1:BUART:rx_count_2\ and not \UART_1:BUART:rx_count_1\ and \UART_1:BUART:rx_count_0\));

Note:  Expanding virtual equation for '\UART_1:BUART:rx_poll_bit2\' (cost = 1):
\UART_1:BUART:rx_poll_bit2\ <= ((not \UART_1:BUART:rx_count_2\ and not \UART_1:BUART:rx_count_1\ and not \UART_1:BUART:rx_count_0\));

Note:  Expanding virtual equation for '\UART_1:BUART:pollingrange\' (cost = 4):
\UART_1:BUART:pollingrange\ <= ((not \UART_1:BUART:rx_count_2\ and not \UART_1:BUART:rx_count_1\));

Note:  Expanding virtual equation for '\UART_1:BUART:sRX:s23Poll:MODULE_1:g2:a0:g1:z1:s0:g1:u0:c_1\' (cost = 0):
\UART_1:BUART:sRX:s23Poll:MODULE_1:g2:a0:g1:z1:s0:g1:u0:c_1\ <= (\UART_1:BUART:pollcount_0\);

Note:  Expanding virtual equation for '\UART_1:BUART:sRX:s23Poll:MODULE_1:g2:a0:s_0\' (cost = 0):
\UART_1:BUART:sRX:s23Poll:MODULE_1:g2:a0:s_0\ <= (not \UART_1:BUART:pollcount_0\);

Note:  Expanding virtual equation for '\UART_1:BUART:sRX:s23Poll:MODULE_2:g2:a0:lta_1\' (cost = 0):
\UART_1:BUART:sRX:s23Poll:MODULE_2:g2:a0:lta_1\ <=  ('0') ;

Note:  Expanding virtual equation for '\UART_1:BUART:sRX:s23Poll:MODULE_2:g2:a0:gta_1\' (cost = 0):
\UART_1:BUART:sRX:s23Poll:MODULE_2:g2:a0:gta_1\ <= (\UART_1:BUART:pollcount_1\);

Note:  Expanding virtual equation for '\UART_1:BUART:sRX:s23Poll:MODULE_3:g2:a0:lta_1\' (cost = 0):
\UART_1:BUART:sRX:s23Poll:MODULE_3:g2:a0:lta_1\ <= (not \UART_1:BUART:pollcount_1\);

Note:  Expanding virtual equation for '\UART_1:BUART:sRX:s23Poll:MODULE_3:g2:a0:gta_1\' (cost = 0):
\UART_1:BUART:sRX:s23Poll:MODULE_3:g2:a0:gta_1\ <=  ('0') ;

Note:  Expanding virtual equation for '\UART_1:BUART:sRX:MODULE_4:g2:a0:lta_6\' (cost = 0):
\UART_1:BUART:sRX:MODULE_4:g2:a0:lta_6\ <=  ('0') ;

Note:  Expanding virtual equation for '\UART_1:BUART:sRX:MODULE_4:g2:a0:gta_6\' (cost = 0):
\UART_1:BUART:sRX:MODULE_4:g2:a0:gta_6\ <=  ('0') ;

Note:  Expanding virtual equation for '\UART_1:BUART:sRX:MODULE_4:g2:a0:lta_5\' (cost = 0):
\UART_1:BUART:sRX:MODULE_4:g2:a0:lta_5\ <=  ('0') ;

Note:  Expanding virtual equation for '\UART_1:BUART:sRX:MODULE_4:g2:a0:gta_5\' (cost = 0):
\UART_1:BUART:sRX:MODULE_4:g2:a0:gta_5\ <=  ('0') ;

Note:  Expanding virtual equation for '\UART_1:BUART:sRX:MODULE_4:g2:a0:lta_4\' (cost = 0):
\UART_1:BUART:sRX:MODULE_4:g2:a0:lta_4\ <=  ('0') ;

Note:  Expanding virtual equation for '\UART_1:BUART:sRX:MODULE_4:g2:a0:gta_4\' (cost = 0):
\UART_1:BUART:sRX:MODULE_4:g2:a0:gta_4\ <=  ('0') ;

Note:  Expanding virtual equation for '\UART_1:BUART:sRX:MODULE_4:g2:a0:lta_3\' (cost = 0):
\UART_1:BUART:sRX:MODULE_4:g2:a0:lta_3\ <=  ('0') ;

Note:  Expanding virtual equation for '\UART_1:BUART:sRX:MODULE_4:g2:a0:gta_3\' (cost = 0):
\UART_1:BUART:sRX:MODULE_4:g2:a0:gta_3\ <= (\UART_1:BUART:rx_count_6\);

Note:  Expanding virtual equation for '\UART_1:BUART:sRX:MODULE_4:g2:a0:lta_2\' (cost = 1):
\UART_1:BUART:sRX:MODULE_4:g2:a0:lta_2\ <= ((not \UART_1:BUART:rx_count_6\ and not \UART_1:BUART:rx_count_5\));

Note:  Expanding virtual equation for '\UART_1:BUART:sRX:MODULE_4:g2:a0:gta_2\' (cost = 0):
\UART_1:BUART:sRX:MODULE_4:g2:a0:gta_2\ <= (\UART_1:BUART:rx_count_6\);

Note:  Expanding virtual equation for '\UART_1:BUART:sRX:MODULE_4:g2:a0:lta_1\' (cost = 2):
\UART_1:BUART:sRX:MODULE_4:g2:a0:lta_1\ <= ((not \UART_1:BUART:rx_count_6\ and not \UART_1:BUART:rx_count_4\)
	OR (not \UART_1:BUART:rx_count_6\ and not \UART_1:BUART:rx_count_5\));

Note:  Expanding virtual equation for '\UART_1:BUART:sRX:MODULE_4:g2:a0:gta_1\' (cost = 0):
\UART_1:BUART:sRX:MODULE_4:g2:a0:gta_1\ <= (\UART_1:BUART:rx_count_6\);

Note:  Expanding virtual equation for '\UART_1:BUART:sRX:MODULE_4:g2:a0:lta_0\' (cost = 8):
\UART_1:BUART:sRX:MODULE_4:g2:a0:lta_0\ <= ((not \UART_1:BUART:rx_count_6\ and not \UART_1:BUART:rx_count_4\)
	OR (not \UART_1:BUART:rx_count_6\ and not \UART_1:BUART:rx_count_5\));

Note:  Expanding virtual equation for 'Net_668' (cost = 0):
Net_668 <= (not Net_3513);

Note:  Expanding virtual equation for 'Net_2791' (cost = 0):
Net_2791 <= (not Net_2776);

Note:  Expanding virtual equation for '\clockAdjust:MODULE_6:g2:a0:g1:z1:s0:g0:u0:c_0\' (cost = 0):
\clockAdjust:MODULE_6:g2:a0:g1:z1:s0:g0:u0:c_0\ <=  ('0') ;


Substituting virtuals - pass 2:

Note:  Expanding virtual equation for '\UART_1:BUART:sRX:s23Poll:MODULE_2:g2:a0:lta_0\' (cost = 4):
\UART_1:BUART:sRX:s23Poll:MODULE_2:g2:a0:lta_0\ <= ((not \UART_1:BUART:pollcount_1\ and not \UART_1:BUART:pollcount_0\));

Note:  Expanding virtual equation for '\UART_1:BUART:sRX:s23Poll:MODULE_3:g2:a0:lta_0\' (cost = 0):
\UART_1:BUART:sRX:s23Poll:MODULE_3:g2:a0:lta_0\ <= (not \UART_1:BUART:pollcount_1\);

Note:  Expanding virtual equation for '\UART_1:BUART:sRX:s23Poll:MODULE_1:g2:a0:s_1\' (cost = 2):
\UART_1:BUART:sRX:s23Poll:MODULE_1:g2:a0:s_1\ <= ((not \UART_1:BUART:pollcount_0\ and \UART_1:BUART:pollcount_1\)
	OR (not \UART_1:BUART:pollcount_1\ and \UART_1:BUART:pollcount_0\));

Note:  Expanding virtual equation for 'Net_2782' (cost = 2):
Net_2782 <= (Net_3406
	OR not Net_3513);

Note:  Expanding virtual equation for '\clockAdjust:MODULE_6:g2:a0:g1:z1:s0:g0:u0:c_3\' (cost = 6):
\clockAdjust:MODULE_6:g2:a0:g1:z1:s0:g0:u0:c_3\ <= ((\clockAdjust:cnt_3\ and \clockAdjust:cnt_2\));

Note:  Expanding virtual equation for '\clockAdjust:MODULE_6:g2:a0:g1:z1:s0:g0:u0:c_2\' (cost = 0):
\clockAdjust:MODULE_6:g2:a0:g1:z1:s0:g0:u0:c_2\ <= (\clockAdjust:cnt_2\);

Note:  Expanding virtual equation for '\clockAdjust:MODULE_6:g2:a0:g1:z1:s0:g0:u0:c_1\' (cost = 0):
\clockAdjust:MODULE_6:g2:a0:g1:z1:s0:g0:u0:c_1\ <=  ('0') ;


Substituting virtuals - pass 3:

Note:  Expanding virtual equation for 'externTrigger' (cost = 2):
externTrigger <= (not Net_3513
	OR (not Net_2776 and Net_3406));

Note:  Expanding virtual equation for '\UART_1:BUART:rx_postpoll\' (cost = 72):
\UART_1:BUART:rx_postpoll\ <= (\UART_1:BUART:pollcount_1\
	OR (Net_243 and \UART_1:BUART:pollcount_0\));

Note:  Expanding virtual equation for '\UART_1:BUART:sRX:MODULE_5:g1:a0:gx:u0:xnor_array_0\' (cost = 4):
\UART_1:BUART:sRX:MODULE_5:g1:a0:gx:u0:xnor_array_0\ <= ((not \UART_1:BUART:pollcount_1\ and not Net_243 and not \UART_1:BUART:rx_parity_bit\)
	OR (not \UART_1:BUART:pollcount_1\ and not \UART_1:BUART:pollcount_0\ and not \UART_1:BUART:rx_parity_bit\)
	OR (\UART_1:BUART:pollcount_1\ and \UART_1:BUART:rx_parity_bit\)
	OR (Net_243 and \UART_1:BUART:pollcount_0\ and \UART_1:BUART:rx_parity_bit\));

Note:  Expanding virtual equation for '\UART_1:BUART:sRX:MODULE_5:g1:a0:gx:u0:aeqb_1\' (cost = 4):
\UART_1:BUART:sRX:MODULE_5:g1:a0:gx:u0:aeqb_1\ <= ((not \UART_1:BUART:pollcount_1\ and not Net_243 and not \UART_1:BUART:rx_parity_bit\)
	OR (not \UART_1:BUART:pollcount_1\ and not \UART_1:BUART:pollcount_0\ and not \UART_1:BUART:rx_parity_bit\)
	OR (\UART_1:BUART:pollcount_1\ and \UART_1:BUART:rx_parity_bit\)
	OR (Net_243 and \UART_1:BUART:pollcount_0\ and \UART_1:BUART:rx_parity_bit\));

Note:  Expanding virtual equation for '\clockAdjust:MODULE_6:g2:a0:g1:z1:s0:g0:u0:c_6\' (cost = 60):
\clockAdjust:MODULE_6:g2:a0:g1:z1:s0:g0:u0:c_6\ <= ((\clockAdjust:cnt_5\ and \clockAdjust:cnt_3\ and \clockAdjust:cnt_2\)
	OR (\clockAdjust:cnt_5\ and \clockAdjust:cnt_4\)
	OR \clockAdjust:cnt_6\);

Note:  Expanding virtual equation for '\clockAdjust:MODULE_6:g2:a0:g1:z1:s0:g0:u0:c_5\' (cost = 5):
\clockAdjust:MODULE_6:g2:a0:g1:z1:s0:g0:u0:c_5\ <= ((\clockAdjust:cnt_5\ and \clockAdjust:cnt_3\ and \clockAdjust:cnt_2\)
	OR (\clockAdjust:cnt_5\ and \clockAdjust:cnt_4\));

Note:  Expanding virtual equation for '\clockAdjust:MODULE_6:g2:a0:g1:z1:s0:g0:u0:c_4\' (cost = 4):
\clockAdjust:MODULE_6:g2:a0:g1:z1:s0:g0:u0:c_4\ <= ((\clockAdjust:cnt_3\ and \clockAdjust:cnt_2\)
	OR \clockAdjust:cnt_4\);


Substituting virtuals - pass 4:

Note:  Expanding virtual equation for 'trigOutput' (cost = 9):
trigOutput <= (Net_747
	OR not Net_3513
	OR (not Net_2776 and Net_3406));

Note:  Expanding virtual equation for 'Net_3907' (cost = 3):
Net_3907 <= ((Net_747 and Net_3912)
	OR (not Net_3513 and Net_3912)
	OR (not Net_2776 and Net_3406 and Net_3912));

Note:  Expanding virtual equation for '\clockAdjust:MODULE_6:g2:a0:g1:z1:s0:g0:u0:c_9\' (cost = 84):
\clockAdjust:MODULE_6:g2:a0:g1:z1:s0:g0:u0:c_9\ <= ((\clockAdjust:cnt_8\ and \clockAdjust:cnt_7\ and \clockAdjust:cnt_5\ and \clockAdjust:cnt_3\ and \clockAdjust:cnt_2\)
	OR (\clockAdjust:cnt_8\ and \clockAdjust:cnt_7\ and \clockAdjust:cnt_5\ and \clockAdjust:cnt_4\)
	OR (\clockAdjust:cnt_8\ and \clockAdjust:cnt_7\ and \clockAdjust:cnt_6\)
	OR \clockAdjust:cnt_9\);

Note:  Expanding virtual equation for '\clockAdjust:MODULE_6:g2:a0:g1:z1:s0:g0:u0:c_8\' (cost = 8):
\clockAdjust:MODULE_6:g2:a0:g1:z1:s0:g0:u0:c_8\ <= ((\clockAdjust:cnt_8\ and \clockAdjust:cnt_7\ and \clockAdjust:cnt_5\ and \clockAdjust:cnt_3\ and \clockAdjust:cnt_2\)
	OR (\clockAdjust:cnt_8\ and \clockAdjust:cnt_7\ and \clockAdjust:cnt_5\ and \clockAdjust:cnt_4\)
	OR (\clockAdjust:cnt_8\ and \clockAdjust:cnt_7\ and \clockAdjust:cnt_6\));

Note:  Expanding virtual equation for '\clockAdjust:MODULE_6:g2:a0:g1:z1:s0:g0:u0:c_7\' (cost = 7):
\clockAdjust:MODULE_6:g2:a0:g1:z1:s0:g0:u0:c_7\ <= ((\clockAdjust:cnt_7\ and \clockAdjust:cnt_5\ and \clockAdjust:cnt_3\ and \clockAdjust:cnt_2\)
	OR (\clockAdjust:cnt_7\ and \clockAdjust:cnt_5\ and \clockAdjust:cnt_4\)
	OR (\clockAdjust:cnt_7\ and \clockAdjust:cnt_6\));

Note:  Expanding virtual equation for 'Net_4637' (cost = 3):
Net_4637 <= ((Net_747 and Net_4075)
	OR (not Net_3513 and Net_4075)
	OR (not Net_2776 and Net_3406 and Net_4075));


Substituting virtuals - pass 5:

Note:  Expanding virtual equation for 'clkD1ab' (cost = 3):
clkD1ab <= ((Net_747 and Net_3912)
	OR (not Net_3513 and Net_3912)
	OR (not Net_2776 and Net_3406 and Net_3912)
	OR Net_491);

Note:  Virtual signal \clockAdjust:MODULE_6:g2:a0:g1:z1:s0:g0:u0:c_12\ with ( cost: 108 or cost_inv: 7)  > 90 or with size: 5 > 102 has been made a (soft) node.
\clockAdjust:MODULE_6:g2:a0:g1:z1:s0:g0:u0:c_12\ <= ((\clockAdjust:cnt_11\ and \clockAdjust:cnt_10\ and \clockAdjust:cnt_8\ and \clockAdjust:cnt_7\ and \clockAdjust:cnt_5\ and \clockAdjust:cnt_3\ and \clockAdjust:cnt_2\)
	OR (\clockAdjust:cnt_11\ and \clockAdjust:cnt_10\ and \clockAdjust:cnt_8\ and \clockAdjust:cnt_7\ and \clockAdjust:cnt_5\ and \clockAdjust:cnt_4\)
	OR (\clockAdjust:cnt_11\ and \clockAdjust:cnt_10\ and \clockAdjust:cnt_8\ and \clockAdjust:cnt_7\ and \clockAdjust:cnt_6\)
	OR (\clockAdjust:cnt_11\ and \clockAdjust:cnt_10\ and \clockAdjust:cnt_9\)
	OR \clockAdjust:cnt_12\);

Note:  Expanding virtual equation for '\clockAdjust:MODULE_6:g2:a0:g1:z1:s0:g0:u0:c_11\' (cost = 11):
\clockAdjust:MODULE_6:g2:a0:g1:z1:s0:g0:u0:c_11\ <= ((\clockAdjust:cnt_11\ and \clockAdjust:cnt_10\ and \clockAdjust:cnt_8\ and \clockAdjust:cnt_7\ and \clockAdjust:cnt_5\ and \clockAdjust:cnt_3\ and \clockAdjust:cnt_2\)
	OR (\clockAdjust:cnt_11\ and \clockAdjust:cnt_10\ and \clockAdjust:cnt_8\ and \clockAdjust:cnt_7\ and \clockAdjust:cnt_5\ and \clockAdjust:cnt_4\)
	OR (\clockAdjust:cnt_11\ and \clockAdjust:cnt_10\ and \clockAdjust:cnt_8\ and \clockAdjust:cnt_7\ and \clockAdjust:cnt_6\)
	OR (\clockAdjust:cnt_11\ and \clockAdjust:cnt_10\ and \clockAdjust:cnt_9\));

Note:  Expanding virtual equation for '\clockAdjust:MODULE_6:g2:a0:g1:z1:s0:g0:u0:c_10\' (cost = 10):
\clockAdjust:MODULE_6:g2:a0:g1:z1:s0:g0:u0:c_10\ <= ((\clockAdjust:cnt_10\ and \clockAdjust:cnt_8\ and \clockAdjust:cnt_7\ and \clockAdjust:cnt_5\ and \clockAdjust:cnt_3\ and \clockAdjust:cnt_2\)
	OR (\clockAdjust:cnt_10\ and \clockAdjust:cnt_8\ and \clockAdjust:cnt_7\ and \clockAdjust:cnt_5\ and \clockAdjust:cnt_4\)
	OR (\clockAdjust:cnt_10\ and \clockAdjust:cnt_8\ and \clockAdjust:cnt_7\ and \clockAdjust:cnt_6\)
	OR (\clockAdjust:cnt_10\ and \clockAdjust:cnt_9\));

Note:  Expanding virtual equation for 'Net_4636' (cost = 3):
Net_4636 <= ((not Net_3406 and not Net_747 and Net_3513)
	OR (not Net_747 and Net_2776 and Net_3513)
	OR not Net_4075);


Substituting virtuals - pass 6:

Note:  Expanding virtual equation for '\clockAdjust:MODULE_6:g2:a0:g1:z1:s0:g0:u0:c_15\' (cost = 44):
\clockAdjust:MODULE_6:g2:a0:g1:z1:s0:g0:u0:c_15\ <= ((\clockAdjust:cnt_15\ and \clockAdjust:cnt_13\ and \clockAdjust:MODULE_6:g2:a0:g1:z1:s0:g0:u0:c_12\)
	OR (\clockAdjust:cnt_15\ and \clockAdjust:cnt_14\));

Note:  Expanding virtual equation for '\clockAdjust:MODULE_6:g2:a0:g1:z1:s0:g0:u0:c_14\' (cost = 4):
\clockAdjust:MODULE_6:g2:a0:g1:z1:s0:g0:u0:c_14\ <= ((\clockAdjust:cnt_13\ and \clockAdjust:MODULE_6:g2:a0:g1:z1:s0:g0:u0:c_12\)
	OR \clockAdjust:cnt_14\);

Note:  Expanding virtual equation for '\clockAdjust:MODULE_6:g2:a0:g1:z1:s0:g0:u0:c_13\' (cost = 3):
\clockAdjust:MODULE_6:g2:a0:g1:z1:s0:g0:u0:c_13\ <= ((\clockAdjust:cnt_13\ and \clockAdjust:MODULE_6:g2:a0:g1:z1:s0:g0:u0:c_12\));

Note:  Expanding virtual equation for 'clkD2ab' (cost = 4):
clkD2ab <= ((not Net_3406 and not Net_747 and Net_3513 and Net_4072)
	OR (not Net_747 and Net_2776 and Net_3513 and Net_4072)
	OR (not Net_4075 and Net_4072));


Substituting virtuals - pass 7:

Note:  Virtual signal \clockAdjust:MODULE_6:g2:a0:g1:z1:s0:g0:u0:c_18\ with ( cost: 92 or cost_inv: 3)  > 90 or with size: 5 > 102 has been made a (soft) node.
\clockAdjust:MODULE_6:g2:a0:g1:z1:s0:g0:u0:c_18\ <= ((\clockAdjust:cnt_15\ and \clockAdjust:cnt_13\ and \clockAdjust:MODULE_6:g2:a0:g1:z1:s0:g0:u0:c_12\)
	OR (\clockAdjust:cnt_15\ and \clockAdjust:cnt_14\)
	OR \clockAdjust:cnt_16\
	OR \clockAdjust:cnt_17\
	OR \clockAdjust:cnt_18\);

Note:  Expanding virtual equation for '\clockAdjust:MODULE_6:g2:a0:g1:z1:s0:g0:u0:c_17\' (cost = 7):
\clockAdjust:MODULE_6:g2:a0:g1:z1:s0:g0:u0:c_17\ <= ((\clockAdjust:cnt_15\ and \clockAdjust:cnt_13\ and \clockAdjust:MODULE_6:g2:a0:g1:z1:s0:g0:u0:c_12\)
	OR (\clockAdjust:cnt_15\ and \clockAdjust:cnt_14\)
	OR \clockAdjust:cnt_16\
	OR \clockAdjust:cnt_17\);

Note:  Expanding virtual equation for '\clockAdjust:MODULE_6:g2:a0:g1:z1:s0:g0:u0:c_16\' (cost = 6):
\clockAdjust:MODULE_6:g2:a0:g1:z1:s0:g0:u0:c_16\ <= ((\clockAdjust:cnt_15\ and \clockAdjust:cnt_13\ and \clockAdjust:MODULE_6:g2:a0:g1:z1:s0:g0:u0:c_12\)
	OR (\clockAdjust:cnt_15\ and \clockAdjust:cnt_14\)
	OR \clockAdjust:cnt_16\);


Substituting virtuals - pass 8:

Note:  Expanding virtual equation for '\clockAdjust:MODULE_6:g2:a0:g1:z1:s0:g0:u0:c_21\' (cost = 7):
\clockAdjust:MODULE_6:g2:a0:g1:z1:s0:g0:u0:c_21\ <= ((\clockAdjust:cnt_20\ and \clockAdjust:cnt_19\ and \clockAdjust:MODULE_6:g2:a0:g1:z1:s0:g0:u0:c_18\)
	OR \clockAdjust:cnt_21\);

Note:  Expanding virtual equation for '\clockAdjust:MODULE_6:g2:a0:g1:z1:s0:g0:u0:c_20\' (cost = 4):
\clockAdjust:MODULE_6:g2:a0:g1:z1:s0:g0:u0:c_20\ <= ((\clockAdjust:cnt_20\ and \clockAdjust:cnt_19\ and \clockAdjust:MODULE_6:g2:a0:g1:z1:s0:g0:u0:c_18\));

Note:  Expanding virtual equation for '\clockAdjust:MODULE_6:g2:a0:g1:z1:s0:g0:u0:c_19\' (cost = 3):
\clockAdjust:MODULE_6:g2:a0:g1:z1:s0:g0:u0:c_19\ <= ((\clockAdjust:cnt_19\ and \clockAdjust:MODULE_6:g2:a0:g1:z1:s0:g0:u0:c_18\));


Substituting virtuals - pass 9:

Note:  Expanding virtual equation for '\clockAdjust:MODULE_6:g2:a0:g1:z1:s0:g0:u0:c_22\' (cost = 6):
\clockAdjust:MODULE_6:g2:a0:g1:z1:s0:g0:u0:c_22\ <= ((\clockAdjust:cnt_22\ and \clockAdjust:cnt_20\ and \clockAdjust:cnt_19\ and \clockAdjust:MODULE_6:g2:a0:g1:z1:s0:g0:u0:c_18\)
	OR (\clockAdjust:cnt_22\ and \clockAdjust:cnt_21\));


Substituting virtuals - pass 10:


----------------------------------------------------------
Circuit simplification results:

	Expanded 64 signals.
	Turned 2 signals into soft nodes.
	Maximum default expansion cost was set at 3.
----------------------------------------------------------

------------------------------------------------------
Alias Detection
------------------------------------------------------
Aliasing \UART_1:BUART:rx_status_0\ to zero
Aliasing \UART_1:BUART:rx_status_6\ to zero
Aliasing \UART_1:BUART:rx_markspace_status\\D\ to zero
Aliasing \UART_1:BUART:rx_parity_error_status\\D\ to zero
Aliasing \UART_1:BUART:rx_addr_match_status\\D\ to zero
Removing Rhs of wire \UART_1:BUART:rx_bitclk_enable\[556] = \UART_1:BUART:rx_bitclk\[604]
Removing Lhs of wire \UART_1:BUART:rx_status_0\[655] = zero[2]
Removing Lhs of wire \UART_1:BUART:rx_status_6\[664] = zero[2]
Removing Lhs of wire \clockAdjust:MODULE_6:g2:a0:s_1\[1309] = \clockAdjust:cnt_1\[1179]
Removing Lhs of wire \clockAdjust:MODULE_6:g2:a0:s_0\[1310] = \clockAdjust:cnt_0\[1181]
Removing Lhs of wire \UART_1:BUART:tx_ctrl_mark_last\\D\[1803] = \UART_1:BUART:tx_ctrl_mark_last\[547]
Removing Lhs of wire \UART_1:BUART:rx_markspace_status\\D\[1815] = zero[2]
Removing Lhs of wire \UART_1:BUART:rx_parity_error_status\\D\[1816] = zero[2]
Removing Lhs of wire \UART_1:BUART:rx_addr_match_status\\D\[1818] = zero[2]
Removing Lhs of wire \UART_1:BUART:rx_markspace_pre\\D\[1819] = \UART_1:BUART:rx_markspace_pre\[668]
Removing Lhs of wire \UART_1:BUART:rx_parity_bit\\D\[1824] = \UART_1:BUART:rx_parity_bit\[674]

------------------------------------------------------
Aliased 0 equations, 11 wires.
------------------------------------------------------

----------------------------------------------------------
Circuit simplification
----------------------------------------------------------

Eliminating unused logic - pass 1:

Note:  Deleted unused equation:
\UART_1:BUART:sRX:MODULE_5:g1:a0:xneq\ <= ((not \UART_1:BUART:rx_parity_bit\ and Net_243 and \UART_1:BUART:pollcount_0\)
	OR (not \UART_1:BUART:pollcount_1\ and not \UART_1:BUART:pollcount_0\ and \UART_1:BUART:rx_parity_bit\)
	OR (not \UART_1:BUART:pollcount_1\ and not Net_243 and \UART_1:BUART:rx_parity_bit\)
	OR (not \UART_1:BUART:rx_parity_bit\ and \UART_1:BUART:pollcount_1\));


Eliminating unused logic - pass 2:


Substituting virtuals - pass 1:


----------------------------------------------------------
Circuit simplification results:

	Expanded 0 signals.
	Turned 0 signals into soft nodes.
	Maximum default expansion cost was set at 3.
----------------------------------------------------------

topld:  No errors.

CYPRESS_DIR    : C:\Program Files (x86)\Cypress\PSoC Creator\4.4\PSoC Creator\warp
Warp Program   : C:\Program Files (x86)\Cypress\PSoC Creator\4.4\PSoC Creator\warp\bin\warp.exe
Warp Arguments : -yv2 -q10 -ygs -o2 -v3 -.fftcfgtype=LE -ya -.fftprj=C:\Users\marti\OneDrive\Dokumente\MEGA\RDI_share\Mobiles_RDS_aboehn\WOTAN_testing\WOTAN_6CH.cydsn\WOTAN_6CH.cyprj -dcpsoc3 WOTAN_6CH.v -verilog
</CYPRESSTAG>
Warp synthesis phase: Elapsed time ==> 3s.886ms
<CYPRESSTAG name="Fitter results...">
<CYPRESSTAG name="Fitter startup details...">
cyp3fit: V4.4.0.80, Family: PSoC3, Started at: Thursday, 15 December 2022 14:17:57
Options: -yv2 -q10 -ygs -o2 -v3 -.fftcfgtype=LE -ya -.fftprj=C:\Users\marti\OneDrive\Dokumente\MEGA\RDI_share\Mobiles_RDS_aboehn\WOTAN_testing\WOTAN_6CH.cydsn\WOTAN_6CH.cyprj -d CY8C5888LTI-LP097 WOTAN_6CH.v -verilog
</CYPRESSTAG>
<CYPRESSTAG name="Design parsing">
Design parsing phase: Elapsed time ==> 0s.029ms
</CYPRESSTAG>
<CYPRESSTAG name="Tech Mapping">
<CYPRESSTAG name="Initial Mapping" icon="FILE_RPT_TECHM">
    Converted constant MacroCell: \ClockShift_4:bSR:load_reg\ from registered to combinatorial
    Converted constant MacroCell: \ClockShift_3:bSR:load_reg\ from registered to combinatorial
    Converted constant MacroCell: \ClockShift_2:bSR:load_reg\ from registered to combinatorial
    Converted constant MacroCell: \ClockShift_1:bSR:load_reg\ from registered to combinatorial
    Converted constant MacroCell: \UART_1:BUART:reset_reg\ from registered to combinatorial
    Converted constant MacroCell: \UART_1:BUART:rx_markspace_status\ from registered to combinatorial
    Converted constant MacroCell: \UART_1:BUART:rx_status_2\ from registered to combinatorial
    Converted constant MacroCell: \UART_1:BUART:rx_addr_match_status\ from registered to combinatorial
    Converted constant MacroCell: \UART_1:BUART:rx_break_status\ from registered to combinatorial
    Converted constant MacroCell: \ClockShift_1ab:bSR:load_reg\ from registered to combinatorial
    Converted constant MacroCell: \ClockShift_2ab:bSR:load_reg\ from registered to combinatorial
Assigning clock Clock_2 to clock BUS_CLK because it is a pass-through
Assigning clock Clock_3 to clock BUS_CLK because it is a pass-through
Assigning clock Clock_1 to clock BUS_CLK because it is a pass-through
<CYPRESSTAG name="Global Clock Selection" icon="FILE_RPT_TECHM">
    Analog  Clock 0: Automatic-assigning  clock 'clkADC'. Fanout=4, Signal=clk_ADC
    Digital Clock 0: Automatic-assigning  clock 'Clock_4'. Fanout=2, Signal=Net_4075
    Digital Clock 1: Automatic-assigning  clock 'Clock_5'. Fanout=2, Signal=Net_3912
</CYPRESSTAG>

Removing unused cells resulting from optimization
Done removing unused cells.
<CYPRESSTAG name="UDB Clock/Enable Remapping Results">
    UDB Clk/Enable \ClockShift_4:bSR:ClkEn\: with output requested to be synchronous
        ClockIn: \pwmSAMPLING:PWMHW\:timercell.cmp was determined to be a routed clock that is asynchronous
        EnableIn: Constant 1 was determined to be synchronous to ClockIn
        ClockOut: BUS_CLK, EnableOut: clkSAMP_ADC__SYNC:synccell.out
    UDB Clk/Enable \ClockShift_3:bSR:ClkEn\: with output requested to be synchronous
        ClockIn: \pwmSAMPLING:PWMHW\:timercell.cmp was determined to be a routed clock that is asynchronous
        EnableIn: Constant 1 was determined to be synchronous to ClockIn
        ClockOut: BUS_CLK, EnableOut: clkSAMP_ADC__SYNC_1:synccell.out
    UDB Clk/Enable \ClockShift_2:bSR:ClkEn\: with output requested to be synchronous
        ClockIn: \pwmSAMPLING:PWMHW\:timercell.cmp was determined to be a routed clock that is asynchronous
        EnableIn: Constant 1 was determined to be synchronous to ClockIn
        ClockOut: BUS_CLK, EnableOut: clkSAMP_ADC__SYNC_2:synccell.out
    UDB Clk/Enable \ClockShift_1:bSR:ClkEn\: with output requested to be synchronous
        ClockIn: \pwmSAMPLING:PWMHW\:timercell.cmp was determined to be a routed clock that is asynchronous
        EnableIn: Constant 1 was determined to be synchronous to ClockIn
        ClockOut: BUS_CLK, EnableOut: clkSAMP_ADC__SYNC_3:synccell.out
    UDB Clk/Enable \UART_1:BUART:ClkSync\: with output requested to be synchronous
        ClockIn: fastClk:macrocell.q was determined to be a routed clock that is synchronous to BUS_CLK
        EnableIn: Constant 1 was determined to be synchronous to ClockIn
        ClockOut: BUS_CLK, EnableOut: fastClk:macrocell.q
    UDB Clk/Enable \ClockShift_1ab:bSR:ClkEn\: with output requested to be synchronous
        ClockIn: \pwmSAMPLING:PWMHW\:timercell.cmp was determined to be a routed clock that is asynchronous
        EnableIn: Constant 1 was determined to be synchronous to ClockIn
        ClockOut: BUS_CLK, EnableOut: clkSAMP_ADC__SYNC_4:synccell.out
    UDB Clk/Enable \ClockShift_2ab:bSR:ClkEn\: with output requested to be synchronous
        ClockIn: \pwmSAMPLING:PWMHW\:timercell.cmp was determined to be a routed clock that is asynchronous
        EnableIn: Constant 1 was determined to be synchronous to ClockIn
        ClockOut: BUS_CLK, EnableOut: clkSAMP_ADC__SYNC_5:synccell.out
</CYPRESSTAG>
Info: plm.M0038: The pin named COM_IDAC(0) at location P0[0] prevents usage of special purposes: OpAmp:out. (App=cydsfit)

Removing unused cells resulting from optimization
Done removing unused cells.
<CYPRESSTAG name="Duplicate Macrocell detection">
</CYPRESSTAG>
</CYPRESSTAG>
<CYPRESSTAG name="Duplicate Macrocell detection">

Removing duplicate macrocells
    Removing \clockAdjust:cnt_0\, Duplicate of \clockAdjust:cnt_1\ 
    MacroCell: Name=\clockAdjust:cnt_0\, Mode=(T-Register)
        Total # of inputs        : 0
        Total # of product terms : 0
        List of special equations: 
            Clock  = (ClockBlock_BUS_CLK) => Global
            Clock Enable: True
        Main Equation            : 0 pterms
        (
            0
        );
        Output = \clockAdjust:cnt_0\ (fanout=0)

    Removing \UART_1:BUART:rx_parity_bit\, Duplicate of \UART_1:BUART:tx_ctrl_mark_last\ 
    MacroCell: Name=\UART_1:BUART:rx_parity_bit\, Mode=(T-Register)
        Total # of inputs        : 0
        Total # of product terms : 0
        List of special equations: 
            Clock  = (ClockBlock_BUS_CLK) => Global
            Clock Enable: PosEdge(fastClk)
        Main Equation            : 0 pterms
        (
            0
        );
        Output = \UART_1:BUART:rx_parity_bit\ (fanout=0)

    Removing \UART_1:BUART:rx_address_detected\, Duplicate of \UART_1:BUART:tx_ctrl_mark_last\ 
    MacroCell: Name=\UART_1:BUART:rx_address_detected\, Mode=(T-Register)
        Total # of inputs        : 0
        Total # of product terms : 0
        List of special equations: 
            Clock  = (ClockBlock_BUS_CLK) => Global
            Clock Enable: PosEdge(fastClk)
        Main Equation            : 0 pterms
        (
            0
        );
        Output = \UART_1:BUART:rx_address_detected\ (fanout=0)

    Removing \UART_1:BUART:rx_parity_error_pre\, Duplicate of \UART_1:BUART:tx_ctrl_mark_last\ 
    MacroCell: Name=\UART_1:BUART:rx_parity_error_pre\, Mode=(T-Register)
        Total # of inputs        : 0
        Total # of product terms : 0
        List of special equations: 
            Clock  = (ClockBlock_BUS_CLK) => Global
            Clock Enable: PosEdge(fastClk)
        Main Equation            : 0 pterms
        (
            0
        );
        Output = \UART_1:BUART:rx_parity_error_pre\ (fanout=0)

    Removing \UART_1:BUART:rx_markspace_pre\, Duplicate of \UART_1:BUART:tx_ctrl_mark_last\ 
    MacroCell: Name=\UART_1:BUART:rx_markspace_pre\, Mode=(T-Register)
        Total # of inputs        : 0
        Total # of product terms : 0
        List of special equations: 
            Clock  = (ClockBlock_BUS_CLK) => Global
            Clock Enable: PosEdge(fastClk)
        Main Equation            : 0 pterms
        (
            0
        );
        Output = \UART_1:BUART:rx_markspace_pre\ (fanout=0)

    Removing \UART_1:BUART:rx_state_1\, Duplicate of \UART_1:BUART:tx_ctrl_mark_last\ 
    MacroCell: Name=\UART_1:BUART:rx_state_1\, Mode=(T-Register)
        Total # of inputs        : 0
        Total # of product terms : 0
        List of special equations: 
            Clock  = (ClockBlock_BUS_CLK) => Global
            Clock Enable: PosEdge(fastClk)
        Main Equation            : 0 pterms
        (
            0
        );
        Output = \UART_1:BUART:rx_state_1\ (fanout=8)

    Removing \UART_1:BUART:tx_parity_bit\, Duplicate of \UART_1:BUART:tx_ctrl_mark_last\ 
    MacroCell: Name=\UART_1:BUART:tx_parity_bit\, Mode=(T-Register)
        Total # of inputs        : 0
        Total # of product terms : 0
        List of special equations: 
            Clock  = (ClockBlock_BUS_CLK) => Global
            Clock Enable: PosEdge(fastClk)
        Main Equation            : 0 pterms
        (
            0
        );
        Output = \UART_1:BUART:tx_parity_bit\ (fanout=0)

    Removing \UART_1:BUART:tx_mark\, Duplicate of \UART_1:BUART:tx_ctrl_mark_last\ 
    MacroCell: Name=\UART_1:BUART:tx_mark\, Mode=(T-Register)
        Total # of inputs        : 0
        Total # of product terms : 0
        List of special equations: 
            Clock  = (ClockBlock_BUS_CLK) => Global
            Clock Enable: PosEdge(fastClk)
        Main Equation            : 0 pterms
        (
            0
        );
        Output = \UART_1:BUART:tx_mark\ (fanout=0)


Removing unused cells resulting from optimization
Done removing unused cells.
End removing duplicate macrocells: used 1 pass
</CYPRESSTAG>
<CYPRESSTAG name="Design Equations" icon="FILE_RPT_EQUATION">

------------------------------------------------------------
Design Equations
------------------------------------------------------------
    <CYPRESSTAG name="Pin listing">

    ------------------------------------------------------------
    Pin listing
    ------------------------------------------------------------

    Pin : Name = P_CH1a(0)
        Attributes:
            In Group/Port: True
            In Sync Option: AUTO
            Out Sync Option: AUTO
            Interrupt generated: False
            Interrupt mode: NONE
            Drive mode: HI_Z_ANALOG
            VTrip: EITHER
            Slew: FAST
            Input Sync needed: False
            Output Sync needed: False
            SC shield enabled: False
            POR State: ANY
            LCD Mode: COMMON
            Register Mode: RegComb
            CaSense Mode: NEITHER
            Treat as pin: True
            Is OE Registered: False
            Uses Analog: True
            Can contain Digital: False
            Is SIO: False
            SIO Output Buf: NONREGULATED
            SIO Input Buf: SINGLE_ENDED
            SIO HiFreq: LOW
            SIO Hyst: DISABLED
            SIO Vtrip: MULTIPLIER_0_5
            SIO Multiplier Index: 0
            SIO RefSel: VCC_IO
            Required Capabilities: ANALOG
            Initial Value: 0
            IO Voltage: 0
        PORT MAP (
            pa_out => P_CH1a(0)__PA ,
            analog_term => CH1a ,
            annotation => Net_4585 ,
            pad => P_CH1a(0)_PAD );
        Properties:
        {
        }

    Pin : Name = \ADC_SAR_1:Bypass(0)\
        Attributes:
            In Group/Port: True
            In Sync Option: AUTO
            Out Sync Option: AUTO
            Interrupt generated: False
            Interrupt mode: NONE
            Drive mode: HI_Z_ANALOG
            VTrip: EITHER
            Slew: FAST
            Input Sync needed: False
            Output Sync needed: False
            SC shield enabled: False
            POR State: ANY
            LCD Mode: COMMON
            Register Mode: RegComb
            CaSense Mode: NEITHER
            Treat as pin: True
            Is OE Registered: False
            Uses Analog: True
            Can contain Digital: False
            Is SIO: False
            SIO Output Buf: NONREGULATED
            SIO Input Buf: SINGLE_ENDED
            SIO HiFreq: LOW
            SIO Hyst: DISABLED
            SIO Vtrip: MULTIPLIER_0_5
            SIO Multiplier Index: 0
            SIO RefSel: VCC_IO
            Required Capabilities: ANALOG
            Initial Value: 0
            IO Voltage: 0
        PORT MAP (
            pa_out => \ADC_SAR_1:Bypass(0)\__PA ,
            analog_term => \ADC_SAR_1:Net_210\ ,
            pad => \ADC_SAR_1:Bypass(0)_PAD\ );
        Properties:
        {
        }

    Pin : Name = \ADC_SAR_2:Bypass(0)\
        Attributes:
            In Group/Port: True
            In Sync Option: AUTO
            Out Sync Option: AUTO
            Interrupt generated: False
            Interrupt mode: NONE
            Drive mode: HI_Z_ANALOG
            VTrip: EITHER
            Slew: FAST
            Input Sync needed: False
            Output Sync needed: False
            SC shield enabled: False
            POR State: ANY
            LCD Mode: COMMON
            Register Mode: RegComb
            CaSense Mode: NEITHER
            Treat as pin: True
            Is OE Registered: False
            Uses Analog: True
            Can contain Digital: False
            Is SIO: False
            SIO Output Buf: NONREGULATED
            SIO Input Buf: SINGLE_ENDED
            SIO HiFreq: LOW
            SIO Hyst: DISABLED
            SIO Vtrip: MULTIPLIER_0_5
            SIO Multiplier Index: 0
            SIO RefSel: VCC_IO
            Required Capabilities: ANALOG
            Initial Value: 0
            IO Voltage: 0
        PORT MAP (
            pa_out => \ADC_SAR_2:Bypass(0)\__PA ,
            analog_term => \ADC_SAR_2:Net_210\ ,
            pad => \ADC_SAR_2:Bypass(0)_PAD\ );
        Properties:
        {
        }

    Pin : Name = P_CH1(0)
        Attributes:
            In Group/Port: True
            In Sync Option: AUTO
            Out Sync Option: AUTO
            Interrupt generated: False
            Interrupt mode: NONE
            Drive mode: HI_Z_ANALOG
            VTrip: EITHER
            Slew: FAST
            Input Sync needed: False
            Output Sync needed: False
            SC shield enabled: False
            POR State: ANY
            LCD Mode: COMMON
            Register Mode: RegComb
            CaSense Mode: NEITHER
            Treat as pin: True
            Is OE Registered: False
            Uses Analog: True
            Can contain Digital: False
            Is SIO: False
            SIO Output Buf: NONREGULATED
            SIO Input Buf: SINGLE_ENDED
            SIO HiFreq: LOW
            SIO Hyst: DISABLED
            SIO Vtrip: MULTIPLIER_0_5
            SIO Multiplier Index: 0
            SIO RefSel: VCC_IO
            Required Capabilities: ANALOG
            Initial Value: 0
            IO Voltage: 0
        PORT MAP (
            pa_out => P_CH1(0)__PA ,
            analog_term => CH1 ,
            annotation => Net_3976 ,
            pad => P_CH1(0)_PAD );
        Properties:
        {
        }

    Pin : Name = P_CH1b(0)
        Attributes:
            In Group/Port: True
            In Sync Option: AUTO
            Out Sync Option: AUTO
            Interrupt generated: False
            Interrupt mode: NONE
            Drive mode: HI_Z_ANALOG
            VTrip: EITHER
            Slew: FAST
            Input Sync needed: False
            Output Sync needed: False
            SC shield enabled: False
            POR State: ANY
            LCD Mode: COMMON
            Register Mode: RegComb
            CaSense Mode: NEITHER
            Treat as pin: True
            Is OE Registered: False
            Uses Analog: True
            Can contain Digital: False
            Is SIO: False
            SIO Output Buf: NONREGULATED
            SIO Input Buf: SINGLE_ENDED
            SIO HiFreq: LOW
            SIO Hyst: DISABLED
            SIO Vtrip: MULTIPLIER_0_5
            SIO Multiplier Index: 0
            SIO RefSel: VCC_IO
            Required Capabilities: ANALOG
            Initial Value: 0
            IO Voltage: 0
        PORT MAP (
            pa_out => P_CH1b(0)__PA ,
            analog_term => CH1b ,
            pad => P_CH1b(0)_PAD );
        Properties:
        {
        }

    Pin : Name = LED(0)
        Attributes:
            In Group/Port: True
            In Sync Option: AUTO
            Out Sync Option: NOSYNC
            Interrupt generated: False
            Interrupt mode: NONE
            Drive mode: CMOS_OUT
            VTrip: EITHER
            Slew: FAST
            Input Sync needed: False
            Output Sync needed: False
            SC shield enabled: False
            POR State: ANY
            LCD Mode: COMMON
            Register Mode: RegComb
            CaSense Mode: NEITHER
            Treat as pin: True
            Is OE Registered: False
            Uses Analog: False
            Can contain Digital: True
            Is SIO: False
            SIO Output Buf: NONREGULATED
            SIO Input Buf: SINGLE_ENDED
            SIO HiFreq: LOW
            SIO Hyst: DISABLED
            SIO Vtrip: MULTIPLIER_0_5
            SIO Multiplier Index: 0
            SIO RefSel: VCC_IO
            Required Capabilities: DIGITAL
            Initial Value: 0
            IO Voltage: 0
        PORT MAP (
            pa_out => LED(0)__PA ,
            annotation => Net_1026 ,
            pad => LED(0)_PAD );
        Properties:
        {
        }

    Pin : Name = MainSig_inN(0)
        Attributes:
            In Group/Port: True
            In Sync Option: AUTO
            Out Sync Option: AUTO
            Interrupt generated: False
            Interrupt mode: NONE
            Drive mode: HI_Z_ANALOG
            VTrip: EITHER
            Slew: FAST
            Input Sync needed: False
            Output Sync needed: False
            SC shield enabled: False
            POR State: ANY
            LCD Mode: COMMON
            Register Mode: RegComb
            CaSense Mode: NEITHER
            Treat as pin: True
            Is OE Registered: False
            Uses Analog: True
            Can contain Digital: False
            Is SIO: False
            SIO Output Buf: NONREGULATED
            SIO Input Buf: SINGLE_ENDED
            SIO HiFreq: LOW
            SIO Hyst: DISABLED
            SIO Vtrip: MULTIPLIER_0_5
            SIO Multiplier Index: 0
            SIO RefSel: VCC_IO
            Required Capabilities: ANALOG
            Initial Value: 0
            IO Voltage: 0
        PORT MAP (
            pa_out => MainSig_inN(0)__PA ,
            analog_term => Net_1069 ,
            annotation => Net_2489 ,
            pad => MainSig_inN(0)_PAD );
        Properties:
        {
        }

    Pin : Name = MainSig_inP(0)
        Attributes:
            In Group/Port: True
            In Sync Option: AUTO
            Out Sync Option: AUTO
            Interrupt generated: False
            Interrupt mode: NONE
            Drive mode: HI_Z_ANALOG
            VTrip: EITHER
            Slew: FAST
            Input Sync needed: False
            Output Sync needed: False
            SC shield enabled: False
            POR State: ANY
            LCD Mode: COMMON
            Register Mode: RegComb
            CaSense Mode: NEITHER
            Treat as pin: True
            Is OE Registered: False
            Uses Analog: True
            Can contain Digital: False
            Is SIO: False
            SIO Output Buf: NONREGULATED
            SIO Input Buf: SINGLE_ENDED
            SIO HiFreq: LOW
            SIO Hyst: DISABLED
            SIO Vtrip: MULTIPLIER_0_5
            SIO Multiplier Index: 0
            SIO RefSel: VCC_IO
            Required Capabilities: ANALOG
            Initial Value: 0
            IO Voltage: 0
        PORT MAP (
            pa_out => MainSig_inP(0)__PA ,
            analog_term => main_sig ,
            annotation => Net_2488 ,
            pad => MainSig_inP(0)_PAD );
        Properties:
        {
        }

    Pin : Name = P_CH2(0)
        Attributes:
            In Group/Port: True
            In Sync Option: AUTO
            Out Sync Option: AUTO
            Interrupt generated: False
            Interrupt mode: NONE
            Drive mode: HI_Z_ANALOG
            VTrip: EITHER
            Slew: FAST
            Input Sync needed: False
            Output Sync needed: False
            SC shield enabled: False
            POR State: ANY
            LCD Mode: COMMON
            Register Mode: RegComb
            CaSense Mode: NEITHER
            Treat as pin: True
            Is OE Registered: False
            Uses Analog: True
            Can contain Digital: False
            Is SIO: False
            SIO Output Buf: NONREGULATED
            SIO Input Buf: SINGLE_ENDED
            SIO HiFreq: LOW
            SIO Hyst: DISABLED
            SIO Vtrip: MULTIPLIER_0_5
            SIO Multiplier Index: 0
            SIO RefSel: VCC_IO
            Required Capabilities: ANALOG
            Initial Value: 0
            IO Voltage: 0
        PORT MAP (
            pa_out => P_CH2(0)__PA ,
            analog_term => CH2 ,
            annotation => Net_4372 ,
            pad => P_CH2(0)_PAD );
        Properties:
        {
        }

    Pin : Name = SW(0)
        Attributes:
            In Group/Port: True
            In Sync Option: NOSYNC
            Out Sync Option: AUTO
            Interrupt generated: False
            Interrupt mode: NONE
            Drive mode: RES_PULL_UP
            VTrip: CMOS
            Slew: FAST
            Input Sync needed: False
            Output Sync needed: False
            SC shield enabled: False
            POR State: ANY
            LCD Mode: COMMON
            Register Mode: RegComb
            CaSense Mode: NEITHER
            Treat as pin: True
            Is OE Registered: False
            Uses Analog: False
            Can contain Digital: True
            Is SIO: False
            SIO Output Buf: NONREGULATED
            SIO Input Buf: SINGLE_ENDED
            SIO HiFreq: LOW
            SIO Hyst: DISABLED
            SIO Vtrip: MULTIPLIER_0_5
            SIO Multiplier Index: 0
            SIO RefSel: VCC_IO
            Required Capabilities: DIGITAL, ROUTABLE
            Initial Value: 1
            IO Voltage: 0
        PORT MAP (
            pa_out => SW(0)__PA ,
            fb => Net_3513 ,
            annotation => Net_3085 ,
            pad => SW(0)_PAD );
        Properties:
        {
        }

    Pin : Name = \USBUART:Dm(0)\
        Attributes:
            In Group/Port: True
            In Sync Option: AUTO
            Out Sync Option: AUTO
            Interrupt generated: False
            Interrupt mode: NONE
            Drive mode: HI_Z_ANALOG
            VTrip: EITHER
            Slew: FAST
            Input Sync needed: False
            Output Sync needed: False
            SC shield enabled: False
            POR State: ANY
            LCD Mode: COMMON
            Register Mode: RegComb
            CaSense Mode: NEITHER
            Treat as pin: True
            Is OE Registered: False
            Uses Analog: True
            Can contain Digital: False
            Is SIO: False
            SIO Output Buf: NONREGULATED
            SIO Input Buf: SINGLE_ENDED
            SIO HiFreq: LOW
            SIO Hyst: DISABLED
            SIO Vtrip: MULTIPLIER_0_5
            SIO Multiplier Index: 0
            SIO RefSel: VCC_IO
            Required Capabilities: USB_D_MINUS
            Initial Value: 0
            IO Voltage: 0
        PORT MAP (
            pa_out => \USBUART:Dm(0)\__PA ,
            analog_term => \USBUART:Net_597\ ,
            pad => \USBUART:Dm(0)_PAD\ );
        Properties:
        {
        }

    Pin : Name = \USBUART:Dp(0)\
        Attributes:
            In Group/Port: True
            In Sync Option: SYNC
            Out Sync Option: AUTO
            Interrupt generated: True
            Interrupt mode: FALLING
            Drive mode: HI_Z_ANALOG
            VTrip: CMOS
            Slew: FAST
            Input Sync needed: True
            Output Sync needed: False
            SC shield enabled: False
            POR State: ANY
            LCD Mode: COMMON
            Register Mode: RegComb
            CaSense Mode: NEITHER
            Treat as pin: False
            Is OE Registered: False
            Uses Analog: True
            Can contain Digital: True
            Is SIO: False
            SIO Output Buf: NONREGULATED
            SIO Input Buf: SINGLE_ENDED
            SIO HiFreq: LOW
            SIO Hyst: DISABLED
            SIO Vtrip: MULTIPLIER_0_5
            SIO Multiplier Index: 0
            SIO RefSel: VCC_IO
            Required Capabilities: USB_D_PLUS
            Initial Value: 1
            IO Voltage: 0
        PORT MAP (
            pa_out => \USBUART:Dp(0)\__PA ,
            analog_term => \USBUART:Net_1000\ ,
            pad => \USBUART:Dp(0)_PAD\ );
        Properties:
        {
        }

    Pin : Name = TxBLE(0)
        Attributes:
            In Group/Port: True
            In Sync Option: AUTO
            Out Sync Option: NOSYNC
            Interrupt generated: False
            Interrupt mode: NONE
            Drive mode: CMOS_OUT
            VTrip: EITHER
            Slew: FAST
            Input Sync needed: False
            Output Sync needed: False
            SC shield enabled: False
            POR State: ANY
            LCD Mode: COMMON
            Register Mode: RegComb
            CaSense Mode: NEITHER
            Treat as pin: True
            Is OE Registered: False
            Uses Analog: False
            Can contain Digital: True
            Is SIO: False
            SIO Output Buf: NONREGULATED
            SIO Input Buf: SINGLE_ENDED
            SIO HiFreq: LOW
            SIO Hyst: DISABLED
            SIO Vtrip: MULTIPLIER_0_5
            SIO Multiplier Index: 0
            SIO RefSel: VCC_IO
            Required Capabilities: DIGITAL, ROUTABLE
            Initial Value: 1
            IO Voltage: 0
        PORT MAP (
            pa_out => TxBLE(0)__PA ,
            pin_input => Net_238 ,
            pad => TxBLE(0)_PAD );
        Properties:
        {
        }

    Pin : Name = RxBLE(0)
        Attributes:
            In Group/Port: True
            In Sync Option: SYNC
            Out Sync Option: AUTO
            Interrupt generated: False
            Interrupt mode: NONE
            Drive mode: HI_Z_DIGITAL
            VTrip: CMOS
            Slew: FAST
            Input Sync needed: False
            Output Sync needed: False
            SC shield enabled: False
            POR State: ANY
            LCD Mode: COMMON
            Register Mode: RegComb
            CaSense Mode: NEITHER
            Treat as pin: True
            Is OE Registered: False
            Uses Analog: False
            Can contain Digital: True
            Is SIO: False
            SIO Output Buf: NONREGULATED
            SIO Input Buf: SINGLE_ENDED
            SIO HiFreq: LOW
            SIO Hyst: DISABLED
            SIO Vtrip: MULTIPLIER_0_5
            SIO Multiplier Index: 0
            SIO RefSel: VCC_IO
            Required Capabilities: DIGITAL, ROUTABLE
            Initial Value: 0
            IO Voltage: 0
        PORT MAP (
            pa_out => RxBLE(0)__PA ,
            fb => Net_243 ,
            pad => RxBLE(0)_PAD );
        Properties:
        {
        }

    Pin : Name = triggerInOut(0)
        Attributes:
            In Group/Port: True
            In Sync Option: NOSYNC
            Out Sync Option: NOSYNC
            Interrupt generated: False
            Interrupt mode: NONE
            Drive mode: RES_PULL_DOWN
            VTrip: CMOS
            Slew: FAST
            Input Sync needed: False
            Output Sync needed: False
            SC shield enabled: False
            POR State: ANY
            LCD Mode: COMMON
            Register Mode: RegComb
            CaSense Mode: NEITHER
            Treat as pin: True
            Is OE Registered: False
            Uses Analog: True
            Can contain Digital: True
            Is SIO: False
            SIO Output Buf: NONREGULATED
            SIO Input Buf: SINGLE_ENDED
            SIO HiFreq: LOW
            SIO Hyst: DISABLED
            SIO Vtrip: MULTIPLIER_0_5
            SIO Multiplier Index: 0
            SIO RefSel: VCC_IO
            Required Capabilities: DIGITAL, ANALOG, ROUTABLE
            Initial Value: 0
            IO Voltage: 0
        PORT MAP (
            pa_out => triggerInOut(0)__PA ,
            pin_input => Net_3084 ,
            analog_term => Net_3405 ,
            annotation => Net_2757 ,
            pad => triggerInOut(0)_PAD );
        Properties:
        {
        }

    Pin : Name = P_CH4(0)
        Attributes:
            In Group/Port: True
            In Sync Option: AUTO
            Out Sync Option: AUTO
            Interrupt generated: False
            Interrupt mode: NONE
            Drive mode: HI_Z_ANALOG
            VTrip: EITHER
            Slew: FAST
            Input Sync needed: False
            Output Sync needed: False
            SC shield enabled: False
            POR State: ANY
            LCD Mode: COMMON
            Register Mode: RegComb
            CaSense Mode: NEITHER
            Treat as pin: True
            Is OE Registered: False
            Uses Analog: True
            Can contain Digital: False
            Is SIO: False
            SIO Output Buf: NONREGULATED
            SIO Input Buf: SINGLE_ENDED
            SIO HiFreq: LOW
            SIO Hyst: DISABLED
            SIO Vtrip: MULTIPLIER_0_5
            SIO Multiplier Index: 0
            SIO RefSel: VCC_IO
            Required Capabilities: ANALOG
            Initial Value: 0
            IO Voltage: 0
        PORT MAP (
            pa_out => P_CH4(0)__PA ,
            analog_term => CH4 ,
            annotation => Net_2402 ,
            pad => P_CH4(0)_PAD );
        Properties:
        {
        }

    Pin : Name = P_CH3(0)
        Attributes:
            In Group/Port: True
            In Sync Option: AUTO
            Out Sync Option: AUTO
            Interrupt generated: False
            Interrupt mode: NONE
            Drive mode: HI_Z_ANALOG
            VTrip: EITHER
            Slew: FAST
            Input Sync needed: False
            Output Sync needed: False
            SC shield enabled: False
            POR State: ANY
            LCD Mode: COMMON
            Register Mode: RegComb
            CaSense Mode: NEITHER
            Treat as pin: True
            Is OE Registered: False
            Uses Analog: True
            Can contain Digital: False
            Is SIO: False
            SIO Output Buf: NONREGULATED
            SIO Input Buf: SINGLE_ENDED
            SIO HiFreq: LOW
            SIO Hyst: DISABLED
            SIO Vtrip: MULTIPLIER_0_5
            SIO Multiplier Index: 0
            SIO RefSel: VCC_IO
            Required Capabilities: ANALOG
            Initial Value: 0
            IO Voltage: 0
        PORT MAP (
            pa_out => P_CH3(0)__PA ,
            analog_term => CH3 ,
            annotation => Net_4472 ,
            pad => P_CH3(0)_PAD );
        Properties:
        {
        }

    Pin : Name = aux_sig1(0)
        Attributes:
            In Group/Port: True
            In Sync Option: AUTO
            Out Sync Option: AUTO
            Interrupt generated: False
            Interrupt mode: NONE
            Drive mode: HI_Z_ANALOG
            VTrip: EITHER
            Slew: FAST
            Input Sync needed: False
            Output Sync needed: False
            SC shield enabled: False
            POR State: ANY
            LCD Mode: COMMON
            Register Mode: RegComb
            CaSense Mode: NEITHER
            Treat as pin: True
            Is OE Registered: False
            Uses Analog: True
            Can contain Digital: False
            Is SIO: False
            SIO Output Buf: NONREGULATED
            SIO Input Buf: SINGLE_ENDED
            SIO HiFreq: LOW
            SIO Hyst: DISABLED
            SIO Vtrip: MULTIPLIER_0_5
            SIO Multiplier Index: 0
            SIO RefSel: VCC_IO
            Required Capabilities: ANALOG
            Initial Value: 0
            IO Voltage: 0
        PORT MAP (
            pa_out => aux_sig1(0)__PA ,
            analog_term => Net_4340 ,
            pad => aux_sig1(0)_PAD );
        Properties:
        {
        }

    Pin : Name = aux_sig2(0)
        Attributes:
            In Group/Port: True
            In Sync Option: AUTO
            Out Sync Option: AUTO
            Interrupt generated: False
            Interrupt mode: NONE
            Drive mode: HI_Z_ANALOG
            VTrip: EITHER
            Slew: FAST
            Input Sync needed: False
            Output Sync needed: False
            SC shield enabled: False
            POR State: ANY
            LCD Mode: COMMON
            Register Mode: RegComb
            CaSense Mode: NEITHER
            Treat as pin: True
            Is OE Registered: False
            Uses Analog: True
            Can contain Digital: False
            Is SIO: False
            SIO Output Buf: NONREGULATED
            SIO Input Buf: SINGLE_ENDED
            SIO HiFreq: LOW
            SIO Hyst: DISABLED
            SIO Vtrip: MULTIPLIER_0_5
            SIO Multiplier Index: 0
            SIO RefSel: VCC_IO
            Required Capabilities: ANALOG
            Initial Value: 0
            IO Voltage: 0
        PORT MAP (
            pa_out => aux_sig2(0)__PA ,
            analog_term => Net_3901 ,
            pad => aux_sig2(0)_PAD );
        Properties:
        {
        }

    Pin : Name = aux_sig3(0)
        Attributes:
            In Group/Port: True
            In Sync Option: AUTO
            Out Sync Option: AUTO
            Interrupt generated: False
            Interrupt mode: NONE
            Drive mode: HI_Z_ANALOG
            VTrip: EITHER
            Slew: FAST
            Input Sync needed: False
            Output Sync needed: False
            SC shield enabled: False
            POR State: ANY
            LCD Mode: COMMON
            Register Mode: RegComb
            CaSense Mode: NEITHER
            Treat as pin: True
            Is OE Registered: False
            Uses Analog: True
            Can contain Digital: False
            Is SIO: False
            SIO Output Buf: NONREGULATED
            SIO Input Buf: SINGLE_ENDED
            SIO HiFreq: LOW
            SIO Hyst: DISABLED
            SIO Vtrip: MULTIPLIER_0_5
            SIO Multiplier Index: 0
            SIO RefSel: VCC_IO
            Required Capabilities: ANALOG
            Initial Value: 0
            IO Voltage: 0
        PORT MAP (
            pa_out => aux_sig3(0)__PA ,
            analog_term => Net_3902 ,
            pad => aux_sig3(0)_PAD );
        Properties:
        {
        }

    Pin : Name = aux_sig4(0)
        Attributes:
            In Group/Port: True
            In Sync Option: AUTO
            Out Sync Option: AUTO
            Interrupt generated: False
            Interrupt mode: NONE
            Drive mode: HI_Z_ANALOG
            VTrip: EITHER
            Slew: FAST
            Input Sync needed: False
            Output Sync needed: False
            SC shield enabled: False
            POR State: ANY
            LCD Mode: COMMON
            Register Mode: RegComb
            CaSense Mode: NEITHER
            Treat as pin: True
            Is OE Registered: False
            Uses Analog: True
            Can contain Digital: False
            Is SIO: False
            SIO Output Buf: NONREGULATED
            SIO Input Buf: SINGLE_ENDED
            SIO HiFreq: LOW
            SIO Hyst: DISABLED
            SIO Vtrip: MULTIPLIER_0_5
            SIO Multiplier Index: 0
            SIO RefSel: VCC_IO
            Required Capabilities: ANALOG
            Initial Value: 0
            IO Voltage: 0
        PORT MAP (
            pa_out => aux_sig4(0)__PA ,
            analog_term => Net_3903 ,
            pad => aux_sig4(0)_PAD );
        Properties:
        {
        }

    Pin : Name = aux_sig5(0)
        Attributes:
            In Group/Port: True
            In Sync Option: AUTO
            Out Sync Option: AUTO
            Interrupt generated: False
            Interrupt mode: NONE
            Drive mode: HI_Z_ANALOG
            VTrip: EITHER
            Slew: FAST
            Input Sync needed: False
            Output Sync needed: False
            SC shield enabled: False
            POR State: ANY
            LCD Mode: COMMON
            Register Mode: RegComb
            CaSense Mode: NEITHER
            Treat as pin: True
            Is OE Registered: False
            Uses Analog: True
            Can contain Digital: False
            Is SIO: False
            SIO Output Buf: NONREGULATED
            SIO Input Buf: SINGLE_ENDED
            SIO HiFreq: LOW
            SIO Hyst: DISABLED
            SIO Vtrip: MULTIPLIER_0_5
            SIO Multiplier Index: 0
            SIO RefSel: VCC_IO
            Required Capabilities: ANALOG
            Initial Value: 0
            IO Voltage: 0
        PORT MAP (
            pa_out => aux_sig5(0)__PA ,
            analog_term => Net_3904 ,
            pad => aux_sig5(0)_PAD );
        Properties:
        {
        }

    Pin : Name = P_CH2a(0)
        Attributes:
            In Group/Port: True
            In Sync Option: AUTO
            Out Sync Option: AUTO
            Interrupt generated: False
            Interrupt mode: NONE
            Drive mode: HI_Z_ANALOG
            VTrip: EITHER
            Slew: FAST
            Input Sync needed: False
            Output Sync needed: False
            SC shield enabled: False
            POR State: ANY
            LCD Mode: COMMON
            Register Mode: RegComb
            CaSense Mode: NEITHER
            Treat as pin: True
            Is OE Registered: False
            Uses Analog: True
            Can contain Digital: False
            Is SIO: False
            SIO Output Buf: NONREGULATED
            SIO Input Buf: SINGLE_ENDED
            SIO HiFreq: LOW
            SIO Hyst: DISABLED
            SIO Vtrip: MULTIPLIER_0_5
            SIO Multiplier Index: 0
            SIO RefSel: VCC_IO
            Required Capabilities: ANALOG
            Initial Value: 0
            IO Voltage: 0
        PORT MAP (
            pa_out => P_CH2a(0)__PA ,
            analog_term => CH2a ,
            annotation => Net_3919 ,
            pad => P_CH2a(0)_PAD );
        Properties:
        {
        }

    Pin : Name = P_CH2b(0)
        Attributes:
            In Group/Port: True
            In Sync Option: AUTO
            Out Sync Option: AUTO
            Interrupt generated: False
            Interrupt mode: NONE
            Drive mode: HI_Z_ANALOG
            VTrip: EITHER
            Slew: FAST
            Input Sync needed: False
            Output Sync needed: False
            SC shield enabled: False
            POR State: ANY
            LCD Mode: COMMON
            Register Mode: RegComb
            CaSense Mode: NEITHER
            Treat as pin: True
            Is OE Registered: False
            Uses Analog: True
            Can contain Digital: False
            Is SIO: False
            SIO Output Buf: NONREGULATED
            SIO Input Buf: SINGLE_ENDED
            SIO HiFreq: LOW
            SIO Hyst: DISABLED
            SIO Vtrip: MULTIPLIER_0_5
            SIO Multiplier Index: 0
            SIO RefSel: VCC_IO
            Required Capabilities: ANALOG
            Initial Value: 0
            IO Voltage: 0
        PORT MAP (
            pa_out => P_CH2b(0)__PA ,
            analog_term => CH2b ,
            annotation => Net_3918 ,
            pad => P_CH2b(0)_PAD );
        Properties:
        {
        }

    Pin : Name = aux_sig6(0)
        Attributes:
            In Group/Port: True
            In Sync Option: AUTO
            Out Sync Option: AUTO
            Interrupt generated: False
            Interrupt mode: NONE
            Drive mode: HI_Z_ANALOG
            VTrip: EITHER
            Slew: FAST
            Input Sync needed: False
            Output Sync needed: False
            SC shield enabled: False
            POR State: ANY
            LCD Mode: COMMON
            Register Mode: RegComb
            CaSense Mode: NEITHER
            Treat as pin: True
            Is OE Registered: False
            Uses Analog: True
            Can contain Digital: False
            Is SIO: False
            SIO Output Buf: NONREGULATED
            SIO Input Buf: SINGLE_ENDED
            SIO HiFreq: LOW
            SIO Hyst: DISABLED
            SIO Vtrip: MULTIPLIER_0_5
            SIO Multiplier Index: 0
            SIO RefSel: VCC_IO
            Required Capabilities: ANALOG
            Initial Value: 0
            IO Voltage: 0
        PORT MAP (
            pa_out => aux_sig6(0)__PA ,
            analog_term => Net_1044 ,
            pad => aux_sig6(0)_PAD );
        Properties:
        {
        }

    Pin : Name = COM_IDAC(0)
        Attributes:
            In Group/Port: True
            In Sync Option: AUTO
            Out Sync Option: NOSYNC
            Interrupt generated: False
            Interrupt mode: NONE
            Drive mode: CMOS_OUT
            VTrip: EITHER
            Slew: FAST
            Input Sync needed: False
            Output Sync needed: False
            SC shield enabled: False
            POR State: ANY
            LCD Mode: COMMON
            Register Mode: RegComb
            CaSense Mode: NEITHER
            Treat as pin: True
            Is OE Registered: False
            Uses Analog: False
            Can contain Digital: True
            Is SIO: False
            SIO Output Buf: NONREGULATED
            SIO Input Buf: SINGLE_ENDED
            SIO HiFreq: LOW
            SIO Hyst: DISABLED
            SIO Vtrip: MULTIPLIER_0_5
            SIO Multiplier Index: 0
            SIO RefSel: VCC_IO
            Required Capabilities: DIGITAL
            Initial Value: 0
            IO Voltage: 0
        PORT MAP (
            pa_out => COM_IDAC(0)__PA ,
            annotation => Net_4638 ,
            pad => COM_IDAC(0)_PAD );
        Properties:
        {
        }

    Pin : Name = P_PWR_EN(0)
        Attributes:
            In Group/Port: True
            In Sync Option: AUTO
            Out Sync Option: NOSYNC
            Interrupt generated: False
            Interrupt mode: NONE
            Drive mode: RES_PULL_UP
            VTrip: EITHER
            Slew: FAST
            Input Sync needed: False
            Output Sync needed: False
            SC shield enabled: False
            POR State: ANY
            LCD Mode: COMMON
            Register Mode: RegComb
            CaSense Mode: NEITHER
            Treat as pin: True
            Is OE Registered: False
            Uses Analog: False
            Can contain Digital: True
            Is SIO: False
            SIO Output Buf: NONREGULATED
            SIO Input Buf: SINGLE_ENDED
            SIO HiFreq: LOW
            SIO Hyst: DISABLED
            SIO Vtrip: MULTIPLIER_0_5
            SIO Multiplier Index: 0
            SIO RefSel: VCC_IO
            Required Capabilities: DIGITAL
            Initial Value: 0
            IO Voltage: 0
        PORT MAP (
            pa_out => P_PWR_EN(0)__PA ,
            annotation => Net_4605 ,
            pad => P_PWR_EN(0)_PAD );
        Properties:
        {
        }

    Pin : Name = P_DCDC_CTRL(0)
        Attributes:
            In Group/Port: True
            In Sync Option: AUTO
            Out Sync Option: NOSYNC
            Interrupt generated: False
            Interrupt mode: NONE
            Drive mode: RES_PULL_UP
            VTrip: EITHER
            Slew: FAST
            Input Sync needed: False
            Output Sync needed: False
            SC shield enabled: False
            POR State: ANY
            LCD Mode: COMMON
            Register Mode: RegComb
            CaSense Mode: NEITHER
            Treat as pin: True
            Is OE Registered: False
            Uses Analog: False
            Can contain Digital: True
            Is SIO: False
            SIO Output Buf: NONREGULATED
            SIO Input Buf: SINGLE_ENDED
            SIO HiFreq: LOW
            SIO Hyst: DISABLED
            SIO Vtrip: MULTIPLIER_0_5
            SIO Multiplier Index: 0
            SIO RefSel: VCC_IO
            Required Capabilities: DIGITAL
            Initial Value: 1
            IO Voltage: 0
        PORT MAP (
            pa_out => P_DCDC_CTRL(0)__PA ,
            annotation => Net_4625 ,
            pad => P_DCDC_CTRL(0)_PAD );
        Properties:
        {
        }
    </CYPRESSTAG>
    <CYPRESSTAG name="Macrocell listing" icon="FILE_RPT_EQUATION">

    ------------------------------------------------------------
    Macrocell listing
    ------------------------------------------------------------

    MacroCell: Name=clkDAC, Mode=(Combinatorial)
        Total # of inputs        : 1
        Total # of product terms : 1
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              !clkSAMP_ADC
        );
        Output = clkDAC (fanout=1)

    MacroCell: Name=Net_238, Mode=(Combinatorial)
        Total # of inputs        : 1
        Total # of product terms : 1
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              !\UART_1:BUART:txn\
        );
        Output = Net_238 (fanout=1)

    MacroCell: Name=\UART_1:BUART:counter_load_not\, Mode=(Combinatorial)
        Total # of inputs        : 4
        Total # of product terms : 2
            Clock Enable: True
        Main Equation            : 2 pterms
        !(
              !\UART_1:BUART:tx_state_1\ * !\UART_1:BUART:tx_state_0\ * 
              \UART_1:BUART:tx_bitclk_enable_pre\
            + !\UART_1:BUART:tx_state_1\ * !\UART_1:BUART:tx_state_0\ * 
              !\UART_1:BUART:tx_state_2\
        );
        Output = \UART_1:BUART:counter_load_not\ (fanout=1)

    MacroCell: Name=\UART_1:BUART:tx_status_0\, Mode=(Combinatorial)
        Total # of inputs        : 5
        Total # of product terms : 1
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              !\UART_1:BUART:tx_state_1\ * !\UART_1:BUART:tx_state_0\ * 
              \UART_1:BUART:tx_bitclk_enable_pre\ * 
              \UART_1:BUART:tx_fifo_empty\ * \UART_1:BUART:tx_state_2\
        );
        Output = \UART_1:BUART:tx_status_0\ (fanout=1)

    MacroCell: Name=\UART_1:BUART:tx_status_2\, Mode=(Combinatorial)
        Total # of inputs        : 1
        Total # of product terms : 1
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              !\UART_1:BUART:tx_fifo_notfull\
        );
        Output = \UART_1:BUART:tx_status_2\ (fanout=1)

    MacroCell: Name=\UART_1:BUART:rx_counter_load\, Mode=(Combinatorial)
        Total # of inputs        : 4
        Total # of product terms : 1
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              !\UART_1:BUART:tx_ctrl_mark_last\ * !\UART_1:BUART:rx_state_0\ * 
              !\UART_1:BUART:rx_state_3\ * !\UART_1:BUART:rx_state_2\
        );
        Output = \UART_1:BUART:rx_counter_load\ (fanout=1)

    MacroCell: Name=\UART_1:BUART:rx_postpoll\, Mode=(Combinatorial)
        Total # of inputs        : 3
        Total # of product terms : 2
            Clock Enable: True
        Main Equation            : 2 pterms
        (
              \UART_1:BUART:pollcount_1\
            + \UART_1:BUART:pollcount_0\ * Net_243_SYNCOUT
        );
        Output = \UART_1:BUART:rx_postpoll\ (fanout=1)

    MacroCell: Name=\UART_1:BUART:rx_status_4\, Mode=(Combinatorial)
        Total # of inputs        : 2
        Total # of product terms : 1
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \UART_1:BUART:rx_load_fifo\ * \UART_1:BUART:rx_fifofull\
        );
        Output = \UART_1:BUART:rx_status_4\ (fanout=1)

    MacroCell: Name=\UART_1:BUART:rx_status_5\, Mode=(Combinatorial)
        Total # of inputs        : 2
        Total # of product terms : 1
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \UART_1:BUART:rx_fifonotempty\ * 
              \UART_1:BUART:rx_state_stop1_reg\
        );
        Output = \UART_1:BUART:rx_status_5\ (fanout=1)

    MacroCell: Name=clkD1ab, Mode=(Combinatorial)
        Total # of inputs        : 6
        Total # of product terms : 3
            Clock Enable: True
        Main Equation            : 3 pterms
        !(
              !Net_491 * !Net_3406 * !Net_747 * Net_3513
            + !Net_491 * Net_2776 * !Net_747 * Net_3513
            + !Net_491 * !Net_3912_local
        );
        Output = clkD1ab (fanout=1)

    MacroCell: Name=externTrigger, Mode=(Combinatorial)
        Total # of inputs        : 3
        Total # of product terms : 2
            Clock Enable: True
        Main Equation            : 2 pterms
        (
              Net_3406 * !Net_2776
            + !Net_3513
        );
        Output = externTrigger (fanout=1)

    MacroCell: Name=Net_3084, Mode=(Combinatorial)
        Total # of inputs        : 3
        Total # of product terms : 2
            Clock Enable: True
        Main Equation            : 2 pterms
        (
              Net_2776 * Net_747
            + Net_2776 * !Net_3513
        );
        Output = Net_3084 (fanout=1)

    MacroCell: Name=trigOutput, Mode=(Combinatorial)
        Total # of inputs        : 4
        Total # of product terms : 2
            Clock Enable: True
        Main Equation            : 2 pterms
        !(
              !Net_3406 * !Net_747 * Net_3513
            + Net_2776 * !Net_747 * Net_3513
        );
        Output = trigOutput (fanout=1)

    MacroCell: Name=\clockAdjust:MODULE_6:g2:a0:g1:z1:s0:g0:u0:c_12\, Mode=(Combinatorial)
        Total # of inputs        : 11
        Total # of product terms : 5
            Clock Enable: True
        Main Equation            : 5 pterms
        (
              \clockAdjust:cnt_12\
            + \clockAdjust:cnt_11\ * \clockAdjust:cnt_10\ * 
              \clockAdjust:cnt_9\
            + \clockAdjust:cnt_11\ * \clockAdjust:cnt_10\ * 
              \clockAdjust:cnt_8\ * \clockAdjust:cnt_7\ * \clockAdjust:cnt_6\
            + \clockAdjust:cnt_11\ * \clockAdjust:cnt_10\ * 
              \clockAdjust:cnt_8\ * \clockAdjust:cnt_7\ * \clockAdjust:cnt_5\ * 
              \clockAdjust:cnt_4\
            + \clockAdjust:cnt_11\ * \clockAdjust:cnt_10\ * 
              \clockAdjust:cnt_8\ * \clockAdjust:cnt_7\ * \clockAdjust:cnt_5\ * 
              \clockAdjust:cnt_3\ * \clockAdjust:cnt_2\
        );
        Output = \clockAdjust:MODULE_6:g2:a0:g1:z1:s0:g0:u0:c_12\ (fanout=7)
        Properties               : 
        {
            soft = 1
        }

    MacroCell: Name=\clockAdjust:MODULE_6:g2:a0:g1:z1:s0:g0:u0:c_18\, Mode=(Combinatorial)
        Total # of inputs        : 7
        Total # of product terms : 3
            Clock Enable: True
        Main Equation            : 3 pterms
        !(
              !\clockAdjust:cnt_18\ * !\clockAdjust:cnt_17\ * 
              !\clockAdjust:cnt_16\ * !\clockAdjust:cnt_15\
            + !\clockAdjust:cnt_18\ * !\clockAdjust:cnt_17\ * 
              !\clockAdjust:cnt_16\ * !\clockAdjust:cnt_14\ * 
              !\clockAdjust:cnt_13\
            + !\clockAdjust:cnt_18\ * !\clockAdjust:cnt_17\ * 
              !\clockAdjust:cnt_16\ * !\clockAdjust:cnt_14\ * 
              !\clockAdjust:MODULE_6:g2:a0:g1:z1:s0:g0:u0:c_12\
        );
        Output = \clockAdjust:MODULE_6:g2:a0:g1:z1:s0:g0:u0:c_18\ (fanout=5)
        Properties               : 
        {
            soft = 1
        }

    MacroCell: Name=Net_3870, Mode=(Combinatorial)
        Total # of inputs        : 6
        Total # of product terms : 3
            Clock Enable: True
        Main Equation            : 3 pterms
        (
              !Net_491 * !Net_3406 * !Net_747 * Net_3513
            + !Net_491 * Net_2776 * !Net_747 * Net_3513
            + !Net_491 * !Net_3912_local
        );
        Output = Net_3870 (fanout=1)

    MacroCell: Name=Net_3963, Mode=(Combinatorial)
        Total # of inputs        : 6
        Total # of product terms : 3
            Clock Enable: True
        Main Equation            : 3 pterms
        !(
              !Net_3406 * !Net_747 * Net_3513 * Net_4072
            + Net_2776 * !Net_747 * Net_3513 * Net_4072
            + Net_4072 * !Net_4075_local
        );
        Output = Net_3963 (fanout=1)

    MacroCell: Name=clkD2ab, Mode=(Combinatorial)
        Total # of inputs        : 6
        Total # of product terms : 3
            Clock Enable: True
        Main Equation            : 3 pterms
        (
              !Net_3406 * !Net_747 * Net_3513 * Net_4072
            + Net_2776 * !Net_747 * Net_3513 * Net_4072
            + Net_4072 * !Net_4075_local
        );
        Output = clkD2ab (fanout=1)

    MacroCell: Name=__ONE__, Mode=(Combinatorial)
        Total # of inputs        : 0
        Total # of product terms : 0
            Clock Enable: True
        Main Equation            : 0 pterms
        !(
            0
        );
        Output = __ONE__ (fanout=1)

    MacroCell: Name=\UART_1:BUART:txn\, Mode=(D-Register)
        Total # of inputs        : 7
        Total # of product terms : 5
        List of special equations: 
            Clock  = (ClockBlock_BUS_CLK) => Global
            Clock Enable: PosEdge(fastClk)
        Main Equation            : 5 pterms
        (
              \UART_1:BUART:txn\ * \UART_1:BUART:tx_state_1\ * 
              !\UART_1:BUART:tx_bitclk\
            + \UART_1:BUART:txn\ * \UART_1:BUART:tx_state_2\
            + !\UART_1:BUART:tx_state_1\ * \UART_1:BUART:tx_state_0\ * 
              !\UART_1:BUART:tx_shift_out\ * !\UART_1:BUART:tx_state_2\
            + !\UART_1:BUART:tx_state_1\ * \UART_1:BUART:tx_state_0\ * 
              !\UART_1:BUART:tx_state_2\ * !\UART_1:BUART:tx_bitclk\
            + \UART_1:BUART:tx_state_1\ * !\UART_1:BUART:tx_state_0\ * 
              !\UART_1:BUART:tx_shift_out\ * !\UART_1:BUART:tx_state_2\ * 
              !\UART_1:BUART:tx_counter_dp\ * \UART_1:BUART:tx_bitclk\
        );
        Output = \UART_1:BUART:txn\ (fanout=2)

    MacroCell: Name=\UART_1:BUART:tx_state_1\, Mode=(T-Register)
        Total # of inputs        : 6
        Total # of product terms : 3
        List of special equations: 
            Clock  = (ClockBlock_BUS_CLK) => Global
            Clock Enable: PosEdge(fastClk)
        Main Equation            : 3 pterms
        (
              \UART_1:BUART:tx_state_1\ * \UART_1:BUART:tx_state_0\ * 
              \UART_1:BUART:tx_bitclk_enable_pre\ * \UART_1:BUART:tx_state_2\
            + \UART_1:BUART:tx_state_1\ * !\UART_1:BUART:tx_state_2\ * 
              \UART_1:BUART:tx_counter_dp\ * \UART_1:BUART:tx_bitclk\
            + \UART_1:BUART:tx_state_0\ * !\UART_1:BUART:tx_state_2\ * 
              \UART_1:BUART:tx_bitclk\
        );
        Output = \UART_1:BUART:tx_state_1\ (fanout=8)

    MacroCell: Name=\UART_1:BUART:tx_state_0\, Mode=(T-Register)
        Total # of inputs        : 6
        Total # of product terms : 4
        List of special equations: 
            Clock  = (ClockBlock_BUS_CLK) => Global
            Clock Enable: PosEdge(fastClk)
        Main Equation            : 4 pterms
        (
              !\UART_1:BUART:tx_state_1\ * !\UART_1:BUART:tx_state_0\ * 
              \UART_1:BUART:tx_bitclk_enable_pre\ * 
              !\UART_1:BUART:tx_fifo_empty\
            + !\UART_1:BUART:tx_state_1\ * !\UART_1:BUART:tx_state_0\ * 
              !\UART_1:BUART:tx_fifo_empty\ * !\UART_1:BUART:tx_state_2\
            + \UART_1:BUART:tx_state_1\ * \UART_1:BUART:tx_state_0\ * 
              \UART_1:BUART:tx_bitclk_enable_pre\ * 
              \UART_1:BUART:tx_fifo_empty\ * \UART_1:BUART:tx_state_2\
            + \UART_1:BUART:tx_state_0\ * !\UART_1:BUART:tx_state_2\ * 
              \UART_1:BUART:tx_bitclk\
        );
        Output = \UART_1:BUART:tx_state_0\ (fanout=8)

    MacroCell: Name=\UART_1:BUART:tx_state_2\, Mode=(T-Register)
        Total # of inputs        : 6
        Total # of product terms : 4
        List of special equations: 
            Clock  = (ClockBlock_BUS_CLK) => Global
            Clock Enable: PosEdge(fastClk)
        Main Equation            : 4 pterms
        (
              !\UART_1:BUART:tx_state_1\ * !\UART_1:BUART:tx_state_0\ * 
              \UART_1:BUART:tx_bitclk_enable_pre\ * \UART_1:BUART:tx_state_2\
            + \UART_1:BUART:tx_state_1\ * \UART_1:BUART:tx_state_0\ * 
              \UART_1:BUART:tx_bitclk_enable_pre\ * \UART_1:BUART:tx_state_2\
            + \UART_1:BUART:tx_state_1\ * \UART_1:BUART:tx_state_0\ * 
              !\UART_1:BUART:tx_state_2\ * \UART_1:BUART:tx_bitclk\
            + \UART_1:BUART:tx_state_1\ * !\UART_1:BUART:tx_state_2\ * 
              \UART_1:BUART:tx_counter_dp\ * \UART_1:BUART:tx_bitclk\
        );
        Output = \UART_1:BUART:tx_state_2\ (fanout=7)

    MacroCell: Name=\UART_1:BUART:tx_bitclk\, Mode=(D-Register)
        Total # of inputs        : 4
        Total # of product terms : 2
        List of special equations: 
            Clock  = (ClockBlock_BUS_CLK) => Global
            Clock Enable: PosEdge(fastClk)
        Main Equation            : 2 pterms
        !(
              !\UART_1:BUART:tx_state_1\ * !\UART_1:BUART:tx_state_0\ * 
              \UART_1:BUART:tx_state_2\
            + !\UART_1:BUART:tx_bitclk_enable_pre\
        );
        Output = \UART_1:BUART:tx_bitclk\ (fanout=4)

    MacroCell: Name=\UART_1:BUART:tx_ctrl_mark_last\, Mode=(T-Register)
        Total # of inputs        : 0
        Total # of product terms : 0
        List of special equations: 
            Clock  = (ClockBlock_BUS_CLK) => Global
            Clock Enable: PosEdge(fastClk)
        Main Equation            : 0 pterms
        (
            0
        );
        Output = \UART_1:BUART:tx_ctrl_mark_last\ (fanout=8)

    MacroCell: Name=\UART_1:BUART:rx_state_0\, Mode=(T-Register)
        Total # of inputs        : 11
        Total # of product terms : 4
        List of special equations: 
            Clock  = (ClockBlock_BUS_CLK) => Global
            Clock Enable: PosEdge(fastClk)
        Main Equation            : 4 pterms
        (
              !\UART_1:BUART:tx_ctrl_mark_last\ * !\UART_1:BUART:rx_state_0\ * 
              \UART_1:BUART:rx_bitclk_enable\ * !\UART_1:BUART:rx_state_3\ * 
              \UART_1:BUART:rx_state_2\ * !\UART_1:BUART:pollcount_1\ * 
              !\UART_1:BUART:pollcount_0\
            + !\UART_1:BUART:tx_ctrl_mark_last\ * !\UART_1:BUART:rx_state_0\ * 
              \UART_1:BUART:rx_bitclk_enable\ * !\UART_1:BUART:rx_state_3\ * 
              \UART_1:BUART:rx_state_2\ * !\UART_1:BUART:pollcount_1\ * 
              !Net_243_SYNCOUT
            + !\UART_1:BUART:tx_ctrl_mark_last\ * \UART_1:BUART:rx_state_0\ * 
              !\UART_1:BUART:rx_state_3\ * !\UART_1:BUART:rx_state_2\ * 
              !\UART_1:BUART:rx_count_6\ * !\UART_1:BUART:rx_count_5\
            + !\UART_1:BUART:tx_ctrl_mark_last\ * \UART_1:BUART:rx_state_0\ * 
              !\UART_1:BUART:rx_state_3\ * !\UART_1:BUART:rx_state_2\ * 
              !\UART_1:BUART:rx_count_6\ * !\UART_1:BUART:rx_count_4\
        );
        Output = \UART_1:BUART:rx_state_0\ (fanout=8)

    MacroCell: Name=\UART_1:BUART:rx_load_fifo\, Mode=(D-Register)
        Total # of inputs        : 8
        Total # of product terms : 3
        List of special equations: 
            Clock  = (ClockBlock_BUS_CLK) => Global
            Clock Enable: PosEdge(fastClk)
        Main Equation            : 3 pterms
        (
              !\UART_1:BUART:tx_ctrl_mark_last\ * !\UART_1:BUART:rx_state_0\ * 
              \UART_1:BUART:rx_bitclk_enable\ * \UART_1:BUART:rx_state_3\ * 
              !\UART_1:BUART:rx_state_2\
            + !\UART_1:BUART:tx_ctrl_mark_last\ * \UART_1:BUART:rx_state_0\ * 
              !\UART_1:BUART:rx_state_3\ * !\UART_1:BUART:rx_state_2\ * 
              !\UART_1:BUART:rx_count_6\ * !\UART_1:BUART:rx_count_5\
            + !\UART_1:BUART:tx_ctrl_mark_last\ * \UART_1:BUART:rx_state_0\ * 
              !\UART_1:BUART:rx_state_3\ * !\UART_1:BUART:rx_state_2\ * 
              !\UART_1:BUART:rx_count_6\ * !\UART_1:BUART:rx_count_4\
        );
        Output = \UART_1:BUART:rx_load_fifo\ (fanout=2)

    MacroCell: Name=\UART_1:BUART:rx_state_3\, Mode=(T-Register)
        Total # of inputs        : 8
        Total # of product terms : 3
        List of special equations: 
            Clock  = (ClockBlock_BUS_CLK) => Global
            Clock Enable: PosEdge(fastClk)
        Main Equation            : 3 pterms
        (
              !\UART_1:BUART:tx_ctrl_mark_last\ * !\UART_1:BUART:rx_state_0\ * 
              \UART_1:BUART:rx_bitclk_enable\ * \UART_1:BUART:rx_state_3\ * 
              \UART_1:BUART:rx_state_2\
            + !\UART_1:BUART:tx_ctrl_mark_last\ * \UART_1:BUART:rx_state_0\ * 
              !\UART_1:BUART:rx_state_3\ * !\UART_1:BUART:rx_state_2\ * 
              !\UART_1:BUART:rx_count_6\ * !\UART_1:BUART:rx_count_5\
            + !\UART_1:BUART:tx_ctrl_mark_last\ * \UART_1:BUART:rx_state_0\ * 
              !\UART_1:BUART:rx_state_3\ * !\UART_1:BUART:rx_state_2\ * 
              !\UART_1:BUART:rx_count_6\ * !\UART_1:BUART:rx_count_4\
        );
        Output = \UART_1:BUART:rx_state_3\ (fanout=7)

    MacroCell: Name=\UART_1:BUART:rx_state_2\, Mode=(T-Register)
        Total # of inputs        : 10
        Total # of product terms : 5
        List of special equations: 
            Clock  = (ClockBlock_BUS_CLK) => Global
            Clock Enable: PosEdge(fastClk)
        Main Equation            : 5 pterms
        (
              !\UART_1:BUART:tx_ctrl_mark_last\ * !\UART_1:BUART:rx_state_0\ * 
              \UART_1:BUART:rx_bitclk_enable\ * \UART_1:BUART:rx_state_3\
            + !\UART_1:BUART:tx_ctrl_mark_last\ * !\UART_1:BUART:rx_state_0\ * 
              \UART_1:BUART:rx_bitclk_enable\ * \UART_1:BUART:rx_state_2\
            + !\UART_1:BUART:tx_ctrl_mark_last\ * !\UART_1:BUART:rx_state_0\ * 
              !\UART_1:BUART:rx_state_3\ * !\UART_1:BUART:rx_state_2\ * 
              \UART_1:BUART:rx_last\ * !Net_243_SYNCOUT
            + !\UART_1:BUART:tx_ctrl_mark_last\ * \UART_1:BUART:rx_state_0\ * 
              !\UART_1:BUART:rx_state_3\ * !\UART_1:BUART:rx_state_2\ * 
              !\UART_1:BUART:rx_count_6\ * !\UART_1:BUART:rx_count_5\
            + !\UART_1:BUART:tx_ctrl_mark_last\ * \UART_1:BUART:rx_state_0\ * 
              !\UART_1:BUART:rx_state_3\ * !\UART_1:BUART:rx_state_2\ * 
              !\UART_1:BUART:rx_count_6\ * !\UART_1:BUART:rx_count_4\
        );
        Output = \UART_1:BUART:rx_state_2\ (fanout=7)

    MacroCell: Name=\UART_1:BUART:rx_bitclk_enable\, Mode=(D-Register)
        Total # of inputs        : 3
        Total # of product terms : 1
        List of special equations: 
            Clock  = (ClockBlock_BUS_CLK) => Global
            Clock Enable: PosEdge(fastClk)
        Main Equation            : 1 pterm
        (
              !\UART_1:BUART:rx_count_2\ * !\UART_1:BUART:rx_count_1\ * 
              !\UART_1:BUART:rx_count_0\
        );
        Output = \UART_1:BUART:rx_bitclk_enable\ (fanout=6)

    MacroCell: Name=\UART_1:BUART:rx_state_stop1_reg\, Mode=(D-Register)
        Total # of inputs        : 4
        Total # of product terms : 1
        List of special equations: 
            Clock  = (ClockBlock_BUS_CLK) => Global
            Clock Enable: PosEdge(fastClk)
        Main Equation            : 1 pterm
        !(
              !\UART_1:BUART:tx_ctrl_mark_last\ * !\UART_1:BUART:rx_state_0\ * 
              \UART_1:BUART:rx_state_3\ * \UART_1:BUART:rx_state_2\
        );
        Output = \UART_1:BUART:rx_state_stop1_reg\ (fanout=1)

    MacroCell: Name=\UART_1:BUART:pollcount_1\, Mode=(D-Register)
        Total # of inputs        : 5
        Total # of product terms : 3
        List of special equations: 
            Clock  = (ClockBlock_BUS_CLK) => Global
            Clock Enable: PosEdge(fastClk)
        Main Equation            : 3 pterms
        (
              !\UART_1:BUART:rx_count_2\ * !\UART_1:BUART:rx_count_1\ * 
              !\UART_1:BUART:pollcount_1\ * \UART_1:BUART:pollcount_0\ * 
              Net_243_SYNCOUT
            + !\UART_1:BUART:rx_count_2\ * !\UART_1:BUART:rx_count_1\ * 
              \UART_1:BUART:pollcount_1\ * !\UART_1:BUART:pollcount_0\
            + !\UART_1:BUART:rx_count_2\ * !\UART_1:BUART:rx_count_1\ * 
              \UART_1:BUART:pollcount_1\ * !Net_243_SYNCOUT
        );
        Output = \UART_1:BUART:pollcount_1\ (fanout=4)

    MacroCell: Name=\UART_1:BUART:pollcount_0\, Mode=(D-Register)
        Total # of inputs        : 4
        Total # of product terms : 2
        List of special equations: 
            Clock  = (ClockBlock_BUS_CLK) => Global
            Clock Enable: PosEdge(fastClk)
        Main Equation            : 2 pterms
        (
              !\UART_1:BUART:rx_count_2\ * !\UART_1:BUART:rx_count_1\ * 
              !\UART_1:BUART:pollcount_0\ * Net_243_SYNCOUT
            + !\UART_1:BUART:rx_count_2\ * !\UART_1:BUART:rx_count_1\ * 
              \UART_1:BUART:pollcount_0\ * !Net_243_SYNCOUT
        );
        Output = \UART_1:BUART:pollcount_0\ (fanout=5)

    MacroCell: Name=\UART_1:BUART:rx_status_3\, Mode=(D-Register)
        Total # of inputs        : 8
        Total # of product terms : 2
        List of special equations: 
            Clock  = (ClockBlock_BUS_CLK) => Global
            Clock Enable: PosEdge(fastClk)
        Main Equation            : 2 pterms
        (
              !\UART_1:BUART:tx_ctrl_mark_last\ * !\UART_1:BUART:rx_state_0\ * 
              \UART_1:BUART:rx_bitclk_enable\ * \UART_1:BUART:rx_state_3\ * 
              \UART_1:BUART:rx_state_2\ * !\UART_1:BUART:pollcount_1\ * 
              !\UART_1:BUART:pollcount_0\
            + !\UART_1:BUART:tx_ctrl_mark_last\ * !\UART_1:BUART:rx_state_0\ * 
              \UART_1:BUART:rx_bitclk_enable\ * \UART_1:BUART:rx_state_3\ * 
              \UART_1:BUART:rx_state_2\ * !\UART_1:BUART:pollcount_1\ * 
              !Net_243_SYNCOUT
        );
        Output = \UART_1:BUART:rx_status_3\ (fanout=1)

    MacroCell: Name=\UART_1:BUART:rx_last\, Mode=(D-Register)
        Total # of inputs        : 1
        Total # of product terms : 1
        List of special equations: 
            Clock  = (ClockBlock_BUS_CLK) => Global
            Clock Enable: PosEdge(fastClk)
        Main Equation            : 1 pterm
        (
              Net_243_SYNCOUT
        );
        Output = \UART_1:BUART:rx_last\ (fanout=1)

    MacroCell: Name=fastClk, Mode=(T-Register)
        Total # of inputs        : 5
        Total # of product terms : 2
        List of special equations: 
            Clock  = (ClockBlock_BUS_CLK) => Global
            Clock Enable: True
        Main Equation            : 2 pterms
        (
              \clockAdjust:cnt_22\ * \clockAdjust:cnt_21\
            + \clockAdjust:cnt_22\ * \clockAdjust:cnt_20\ * 
              \clockAdjust:cnt_19\ * 
              \clockAdjust:MODULE_6:g2:a0:g1:z1:s0:g0:u0:c_18\
        );
        Output = fastClk (fanout=22)

    MacroCell: Name=\clockAdjust:cnt_22\, Mode=(T-Register)
        Total # of inputs        : 4
        Total # of product terms : 2
        List of special equations: 
            Clock  = (ClockBlock_BUS_CLK) => Global
            Clock Enable: True
        Main Equation            : 2 pterms
        (
              \clockAdjust:cnt_21\
            + \clockAdjust:cnt_20\ * \clockAdjust:cnt_19\ * 
              \clockAdjust:MODULE_6:g2:a0:g1:z1:s0:g0:u0:c_18\
        );
        Output = \clockAdjust:cnt_22\ (fanout=1)

    MacroCell: Name=\clockAdjust:cnt_21\, Mode=(T-Register)
        Total # of inputs        : 3
        Total # of product terms : 1
        List of special equations: 
            Clock  = (ClockBlock_BUS_CLK) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        !(
              \clockAdjust:cnt_20\ * \clockAdjust:cnt_19\ * 
              \clockAdjust:MODULE_6:g2:a0:g1:z1:s0:g0:u0:c_18\
        );
        Output = \clockAdjust:cnt_21\ (fanout=2)

    MacroCell: Name=\clockAdjust:cnt_20\, Mode=(T-Register)
        Total # of inputs        : 2
        Total # of product terms : 1
        List of special equations: 
            Clock  = (ClockBlock_BUS_CLK) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \clockAdjust:cnt_19\ * 
              \clockAdjust:MODULE_6:g2:a0:g1:z1:s0:g0:u0:c_18\
        );
        Output = \clockAdjust:cnt_20\ (fanout=3)

    MacroCell: Name=\clockAdjust:cnt_19\, Mode=(T-Register)
        Total # of inputs        : 1
        Total # of product terms : 1
        List of special equations: 
            Clock  = (ClockBlock_BUS_CLK) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \clockAdjust:MODULE_6:g2:a0:g1:z1:s0:g0:u0:c_18\
        );
        Output = \clockAdjust:cnt_19\ (fanout=4)

    MacroCell: Name=\clockAdjust:cnt_18\, Mode=(T-Register)
        Total # of inputs        : 6
        Total # of product terms : 3
        List of special equations: 
            Clock  = (ClockBlock_BUS_CLK) => Global
            Clock Enable: True
        Main Equation            : 3 pterms
        (
              !\clockAdjust:cnt_17\ * !\clockAdjust:cnt_16\ * 
              !\clockAdjust:cnt_15\
            + !\clockAdjust:cnt_17\ * !\clockAdjust:cnt_16\ * 
              !\clockAdjust:cnt_14\ * !\clockAdjust:cnt_13\
            + !\clockAdjust:cnt_17\ * !\clockAdjust:cnt_16\ * 
              !\clockAdjust:cnt_14\ * 
              !\clockAdjust:MODULE_6:g2:a0:g1:z1:s0:g0:u0:c_12\
        );
        Output = \clockAdjust:cnt_18\ (fanout=1)

    MacroCell: Name=\clockAdjust:cnt_17\, Mode=(T-Register)
        Total # of inputs        : 5
        Total # of product terms : 3
        List of special equations: 
            Clock  = (ClockBlock_BUS_CLK) => Global
            Clock Enable: True
        Main Equation            : 3 pterms
        (
              !\clockAdjust:cnt_16\ * !\clockAdjust:cnt_15\
            + !\clockAdjust:cnt_16\ * !\clockAdjust:cnt_14\ * 
              !\clockAdjust:cnt_13\
            + !\clockAdjust:cnt_16\ * !\clockAdjust:cnt_14\ * 
              !\clockAdjust:MODULE_6:g2:a0:g1:z1:s0:g0:u0:c_12\
        );
        Output = \clockAdjust:cnt_17\ (fanout=2)

    MacroCell: Name=\clockAdjust:cnt_16\, Mode=(T-Register)
        Total # of inputs        : 4
        Total # of product terms : 2
        List of special equations: 
            Clock  = (ClockBlock_BUS_CLK) => Global
            Clock Enable: True
        Main Equation            : 2 pterms
        !(
              \clockAdjust:cnt_15\ * \clockAdjust:cnt_14\
            + \clockAdjust:cnt_15\ * \clockAdjust:cnt_13\ * 
              \clockAdjust:MODULE_6:g2:a0:g1:z1:s0:g0:u0:c_12\
        );
        Output = \clockAdjust:cnt_16\ (fanout=3)

    MacroCell: Name=\clockAdjust:cnt_15\, Mode=(T-Register)
        Total # of inputs        : 3
        Total # of product terms : 2
        List of special equations: 
            Clock  = (ClockBlock_BUS_CLK) => Global
            Clock Enable: True
        Main Equation            : 2 pterms
        (
              \clockAdjust:cnt_14\
            + \clockAdjust:cnt_13\ * 
              \clockAdjust:MODULE_6:g2:a0:g1:z1:s0:g0:u0:c_12\
        );
        Output = \clockAdjust:cnt_15\ (fanout=4)

    MacroCell: Name=\clockAdjust:cnt_14\, Mode=(T-Register)
        Total # of inputs        : 2
        Total # of product terms : 1
        List of special equations: 
            Clock  = (ClockBlock_BUS_CLK) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        !(
              \clockAdjust:cnt_13\ * 
              \clockAdjust:MODULE_6:g2:a0:g1:z1:s0:g0:u0:c_12\
        );
        Output = \clockAdjust:cnt_14\ (fanout=5)

    MacroCell: Name=\clockAdjust:cnt_13\, Mode=(T-Register)
        Total # of inputs        : 1
        Total # of product terms : 1
        List of special equations: 
            Clock  = (ClockBlock_BUS_CLK) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \clockAdjust:MODULE_6:g2:a0:g1:z1:s0:g0:u0:c_12\
        );
        Output = \clockAdjust:cnt_13\ (fanout=6)

    MacroCell: Name=\clockAdjust:cnt_12\, Mode=(T-Register)
        Total # of inputs        : 10
        Total # of product terms : 4
        List of special equations: 
            Clock  = (ClockBlock_BUS_CLK) => Global
            Clock Enable: True
        Main Equation            : 4 pterms
        !(
              \clockAdjust:cnt_11\ * \clockAdjust:cnt_10\ * 
              \clockAdjust:cnt_9\
            + \clockAdjust:cnt_11\ * \clockAdjust:cnt_10\ * 
              \clockAdjust:cnt_8\ * \clockAdjust:cnt_7\ * \clockAdjust:cnt_6\
            + \clockAdjust:cnt_11\ * \clockAdjust:cnt_10\ * 
              \clockAdjust:cnt_8\ * \clockAdjust:cnt_7\ * \clockAdjust:cnt_5\ * 
              \clockAdjust:cnt_4\
            + \clockAdjust:cnt_11\ * \clockAdjust:cnt_10\ * 
              \clockAdjust:cnt_8\ * \clockAdjust:cnt_7\ * \clockAdjust:cnt_5\ * 
              \clockAdjust:cnt_3\ * \clockAdjust:cnt_2\
        );
        Output = \clockAdjust:cnt_12\ (fanout=1)

    MacroCell: Name=\clockAdjust:cnt_11\, Mode=(T-Register)
        Total # of inputs        : 9
        Total # of product terms : 4
        List of special equations: 
            Clock  = (ClockBlock_BUS_CLK) => Global
            Clock Enable: True
        Main Equation            : 4 pterms
        (
              \clockAdjust:cnt_10\ * \clockAdjust:cnt_9\
            + \clockAdjust:cnt_10\ * \clockAdjust:cnt_8\ * 
              \clockAdjust:cnt_7\ * \clockAdjust:cnt_6\
            + \clockAdjust:cnt_10\ * \clockAdjust:cnt_8\ * 
              \clockAdjust:cnt_7\ * \clockAdjust:cnt_5\ * \clockAdjust:cnt_4\
            + \clockAdjust:cnt_10\ * \clockAdjust:cnt_8\ * 
              \clockAdjust:cnt_7\ * \clockAdjust:cnt_5\ * \clockAdjust:cnt_3\ * 
              \clockAdjust:cnt_2\
        );
        Output = \clockAdjust:cnt_11\ (fanout=2)

    MacroCell: Name=\clockAdjust:cnt_10\, Mode=(T-Register)
        Total # of inputs        : 8
        Total # of product terms : 4
        List of special equations: 
            Clock  = (ClockBlock_BUS_CLK) => Global
            Clock Enable: True
        Main Equation            : 4 pterms
        (
              \clockAdjust:cnt_9\
            + \clockAdjust:cnt_8\ * \clockAdjust:cnt_7\ * \clockAdjust:cnt_6\
            + \clockAdjust:cnt_8\ * \clockAdjust:cnt_7\ * \clockAdjust:cnt_5\ * 
              \clockAdjust:cnt_4\
            + \clockAdjust:cnt_8\ * \clockAdjust:cnt_7\ * \clockAdjust:cnt_5\ * 
              \clockAdjust:cnt_3\ * \clockAdjust:cnt_2\
        );
        Output = \clockAdjust:cnt_10\ (fanout=3)

    MacroCell: Name=\clockAdjust:cnt_9\, Mode=(T-Register)
        Total # of inputs        : 7
        Total # of product terms : 3
        List of special equations: 
            Clock  = (ClockBlock_BUS_CLK) => Global
            Clock Enable: True
        Main Equation            : 3 pterms
        !(
              \clockAdjust:cnt_8\ * \clockAdjust:cnt_7\ * \clockAdjust:cnt_6\
            + \clockAdjust:cnt_8\ * \clockAdjust:cnt_7\ * \clockAdjust:cnt_5\ * 
              \clockAdjust:cnt_4\
            + \clockAdjust:cnt_8\ * \clockAdjust:cnt_7\ * \clockAdjust:cnt_5\ * 
              \clockAdjust:cnt_3\ * \clockAdjust:cnt_2\
        );
        Output = \clockAdjust:cnt_9\ (fanout=4)

    MacroCell: Name=\clockAdjust:cnt_8\, Mode=(T-Register)
        Total # of inputs        : 6
        Total # of product terms : 3
        List of special equations: 
            Clock  = (ClockBlock_BUS_CLK) => Global
            Clock Enable: True
        Main Equation            : 3 pterms
        (
              \clockAdjust:cnt_7\ * \clockAdjust:cnt_6\
            + \clockAdjust:cnt_7\ * \clockAdjust:cnt_5\ * \clockAdjust:cnt_4\
            + \clockAdjust:cnt_7\ * \clockAdjust:cnt_5\ * \clockAdjust:cnt_3\ * 
              \clockAdjust:cnt_2\
        );
        Output = \clockAdjust:cnt_8\ (fanout=5)

    MacroCell: Name=\clockAdjust:cnt_7\, Mode=(T-Register)
        Total # of inputs        : 5
        Total # of product terms : 3
        List of special equations: 
            Clock  = (ClockBlock_BUS_CLK) => Global
            Clock Enable: True
        Main Equation            : 3 pterms
        (
              \clockAdjust:cnt_6\
            + \clockAdjust:cnt_5\ * \clockAdjust:cnt_4\
            + \clockAdjust:cnt_5\ * \clockAdjust:cnt_3\ * \clockAdjust:cnt_2\
        );
        Output = \clockAdjust:cnt_7\ (fanout=6)

    MacroCell: Name=\clockAdjust:cnt_6\, Mode=(T-Register)
        Total # of inputs        : 4
        Total # of product terms : 2
        List of special equations: 
            Clock  = (ClockBlock_BUS_CLK) => Global
            Clock Enable: True
        Main Equation            : 2 pterms
        !(
              \clockAdjust:cnt_5\ * \clockAdjust:cnt_4\
            + \clockAdjust:cnt_5\ * \clockAdjust:cnt_3\ * \clockAdjust:cnt_2\
        );
        Output = \clockAdjust:cnt_6\ (fanout=7)

    MacroCell: Name=\clockAdjust:cnt_5\, Mode=(T-Register)
        Total # of inputs        : 3
        Total # of product terms : 2
        List of special equations: 
            Clock  = (ClockBlock_BUS_CLK) => Global
            Clock Enable: True
        Main Equation            : 2 pterms
        (
              \clockAdjust:cnt_4\
            + \clockAdjust:cnt_3\ * \clockAdjust:cnt_2\
        );
        Output = \clockAdjust:cnt_5\ (fanout=8)

    MacroCell: Name=\clockAdjust:cnt_4\, Mode=(T-Register)
        Total # of inputs        : 2
        Total # of product terms : 1
        List of special equations: 
            Clock  = (ClockBlock_BUS_CLK) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        !(
              \clockAdjust:cnt_3\ * \clockAdjust:cnt_2\
        );
        Output = \clockAdjust:cnt_4\ (fanout=9)

    MacroCell: Name=\clockAdjust:cnt_3\, Mode=(T-Register)
        Total # of inputs        : 1
        Total # of product terms : 1
        List of special equations: 
            Clock  = (ClockBlock_BUS_CLK) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \clockAdjust:cnt_2\
        );
        Output = \clockAdjust:cnt_3\ (fanout=10)

    MacroCell: Name=\clockAdjust:cnt_2\, Mode=(T-Register)
        Total # of inputs        : 0
        Total # of product terms : 0
        List of special equations: 
            Clock  = (ClockBlock_BUS_CLK) => Global
            Clock Enable: True
        Main Equation            : 0 pterms
        !(
            0
        );
        Output = \clockAdjust:cnt_2\ (fanout=11)
    </CYPRESSTAG>
    <CYPRESSTAG name="Datapath listing">

    ------------------------------------------------------------
    Datapath listing
    ------------------------------------------------------------

    datapathcell: Name =\ClockShift_4:bSR:sC8:BShiftRegDp:u0\
        PORT MAP (
            clock => ClockBlock_BUS_CLK ,
            cs_addr_2 => \ClockShift_4:bSR:ctrl_clk_enable\ ,
            route_si => clkD4 ,
            so_comb => clkD4 ,
            f0_bus_stat_comb => \ClockShift_4:bSR:status_4\ ,
            f0_blk_stat_comb => \ClockShift_4:bSR:status_3\ ,
            f1_bus_stat_comb => \ClockShift_4:bSR:status_6\ ,
            f1_blk_stat_comb => \ClockShift_4:bSR:status_5\ ,
            clk_en => clkSAMP_ADC__SYNC_OUT );
        Properties:
        {
            a0_init = "00000000"
            a1_init = "00000000"
            ce0_sync = 1
            ce1_sync = 1
            cl0_sync = 1
            cl1_sync = 1
            cmsb_sync = 1
            co_msb_sync = 1
            cy_dpconfig = "0000100000000000000010000000000000001000000000000000100000000000000010100101000010101000010000000000000011000000101010000100000011111111000000001111111111111111010101011110101001001000101100000000000000011100"
            d0_init = "00000000"
            d1_init = "00000000"
            f0_blk_sync = 1
            f0_bus_sync = 1
            f1_blk_sync = 1
            f1_bus_sync = 1
            ff0_sync = 1
            ff1_sync = 1
            ov_msb_sync = 1
            so_sync = 1
            z0_sync = 1
            z1_sync = 1
        }
        Clock Polarity: Active Low
        Clock Enable: PosEdge(clkSAMP_ADC__SYNC_OUT)

    datapathcell: Name =\ClockShift_3:bSR:sC8:BShiftRegDp:u0\
        PORT MAP (
            clock => ClockBlock_BUS_CLK ,
            cs_addr_2 => \ClockShift_3:bSR:ctrl_clk_enable\ ,
            route_si => clkD3 ,
            so_comb => clkD3 ,
            f0_bus_stat_comb => \ClockShift_3:bSR:status_4\ ,
            f0_blk_stat_comb => \ClockShift_3:bSR:status_3\ ,
            f1_bus_stat_comb => \ClockShift_3:bSR:status_6\ ,
            f1_blk_stat_comb => \ClockShift_3:bSR:status_5\ ,
            clk_en => clkSAMP_ADC__SYNC_OUT_1 );
        Properties:
        {
            a0_init = "00000000"
            a1_init = "00000000"
            ce0_sync = 1
            ce1_sync = 1
            cl0_sync = 1
            cl1_sync = 1
            cmsb_sync = 1
            co_msb_sync = 1
            cy_dpconfig = "0000100000000000000010000000000000001000000000000000100000000000000010100101000010101000010000000000000011000000101010000100000011111111000000001111111111111111010101011110101001001000101100000000000000011100"
            d0_init = "00000000"
            d1_init = "00000000"
            f0_blk_sync = 1
            f0_bus_sync = 1
            f1_blk_sync = 1
            f1_bus_sync = 1
            ff0_sync = 1
            ff1_sync = 1
            ov_msb_sync = 1
            so_sync = 1
            z0_sync = 1
            z1_sync = 1
        }
        Clock Polarity: Active Low
        Clock Enable: PosEdge(clkSAMP_ADC__SYNC_OUT_1)

    datapathcell: Name =\ClockShift_2:bSR:sC8:BShiftRegDp:u0\
        PORT MAP (
            clock => ClockBlock_BUS_CLK ,
            cs_addr_2 => \ClockShift_2:bSR:ctrl_clk_enable\ ,
            route_si => clkD2 ,
            so_comb => clkD2 ,
            f0_bus_stat_comb => \ClockShift_2:bSR:status_4\ ,
            f0_blk_stat_comb => \ClockShift_2:bSR:status_3\ ,
            f1_bus_stat_comb => \ClockShift_2:bSR:status_6\ ,
            f1_blk_stat_comb => \ClockShift_2:bSR:status_5\ ,
            clk_en => clkSAMP_ADC__SYNC_OUT_2 );
        Properties:
        {
            a0_init = "00000000"
            a1_init = "00000000"
            ce0_sync = 1
            ce1_sync = 1
            cl0_sync = 1
            cl1_sync = 1
            cmsb_sync = 1
            co_msb_sync = 1
            cy_dpconfig = "0000100000000000000010000000000000001000000000000000100000000000000010100101000010101000010000000000000011000000101010000100000011111111000000001111111111111111010101011110101001001000101100000000000000011100"
            d0_init = "00000000"
            d1_init = "00000000"
            f0_blk_sync = 1
            f0_bus_sync = 1
            f1_blk_sync = 1
            f1_bus_sync = 1
            ff0_sync = 1
            ff1_sync = 1
            ov_msb_sync = 1
            so_sync = 1
            z0_sync = 1
            z1_sync = 1
        }
        Clock Polarity: Active Low
        Clock Enable: PosEdge(clkSAMP_ADC__SYNC_OUT_2)

    datapathcell: Name =\ClockShift_1:bSR:sC8:BShiftRegDp:u0\
        PORT MAP (
            clock => ClockBlock_BUS_CLK ,
            cs_addr_2 => \ClockShift_1:bSR:ctrl_clk_enable\ ,
            route_si => clkD1 ,
            so_comb => clkD1 ,
            f0_bus_stat_comb => \ClockShift_1:bSR:status_4\ ,
            f0_blk_stat_comb => \ClockShift_1:bSR:status_3\ ,
            f1_bus_stat_comb => \ClockShift_1:bSR:status_6\ ,
            f1_blk_stat_comb => \ClockShift_1:bSR:status_5\ ,
            clk_en => clkSAMP_ADC__SYNC_OUT_3 );
        Properties:
        {
            a0_init = "00000000"
            a1_init = "00000000"
            ce0_sync = 1
            ce1_sync = 1
            cl0_sync = 1
            cl1_sync = 1
            cmsb_sync = 1
            co_msb_sync = 1
            cy_dpconfig = "0000100000000000000010000000000000001000000000000000100000000000000010100101000010101000010000000000000011000000101010000100000011111111000000001111111111111111010101011110101001001000101100000000000000011100"
            d0_init = "00000000"
            d1_init = "00000000"
            f0_blk_sync = 1
            f0_bus_sync = 1
            f1_blk_sync = 1
            f1_bus_sync = 1
            ff0_sync = 1
            ff1_sync = 1
            ov_msb_sync = 1
            so_sync = 1
            z0_sync = 1
            z1_sync = 1
        }
        Clock Polarity: Active Low
        Clock Enable: PosEdge(clkSAMP_ADC__SYNC_OUT_3)

    datapathcell: Name =\UART_1:BUART:sTX:TxShifter:u0\
        PORT MAP (
            clock => ClockBlock_BUS_CLK ,
            cs_addr_2 => \UART_1:BUART:tx_state_1\ ,
            cs_addr_1 => \UART_1:BUART:tx_state_0\ ,
            cs_addr_0 => \UART_1:BUART:tx_bitclk_enable_pre\ ,
            so_comb => \UART_1:BUART:tx_shift_out\ ,
            f0_bus_stat_comb => \UART_1:BUART:tx_fifo_notfull\ ,
            f0_blk_stat_comb => \UART_1:BUART:tx_fifo_empty\ ,
            clk_en => fastClk );
        Properties:
        {
            a0_init = "00000000"
            a1_init = "00000000"
            ce0_sync = 1
            ce1_sync = 1
            cl0_sync = 1
            cl1_sync = 1
            cmsb_sync = 1
            co_msb_sync = 1
            cy_dpconfig = "0000000000000000000000000000000000000000000000000000000011000000000000000000000000000010010000000000000000000000000000000000000011111111000000001111111111111111000000000000000001000100111100000000000000001100"
            d0_init = "00000000"
            d1_init = "00000000"
            f0_blk_sync = 1
            f0_bus_sync = 1
            f1_blk_sync = 1
            f1_bus_sync = 1
            ff0_sync = 1
            ff1_sync = 1
            ov_msb_sync = 1
            so_sync = 1
            z0_sync = 1
            z1_sync = 1
        }
        Clock Polarity: Active High
        Clock Enable: PosEdge(fastClk)

    datapathcell: Name =\UART_1:BUART:sTX:sCLOCK:TxBitClkGen\
        PORT MAP (
            clock => ClockBlock_BUS_CLK ,
            cs_addr_0 => \UART_1:BUART:counter_load_not\ ,
            ce0_reg => \UART_1:BUART:tx_bitclk_enable_pre\ ,
            ce1_reg => \UART_1:BUART:tx_counter_dp\ ,
            clk_en => fastClk );
        Properties:
        {
            a0_init = "00000000"
            a1_init = "00000000"
            ce0_sync = 1
            ce1_sync = 1
            cl0_sync = 1
            cl1_sync = 1
            cmsb_sync = 1
            co_msb_sync = 1
            cy_dpconfig = "1010100001000000001000000100000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000011111111000000001111111100000111001000000100000000000101111100000000000000001000"
            d0_init = "00000000"
            d1_init = "00000000"
            f0_blk_sync = 1
            f0_bus_sync = 1
            f1_blk_sync = 1
            f1_bus_sync = 1
            ff0_sync = 1
            ff1_sync = 1
            ov_msb_sync = 1
            so_sync = 1
            z0_sync = 1
            z1_sync = 1
        }
        Clock Polarity: Active High
        Clock Enable: PosEdge(fastClk)

    datapathcell: Name =\UART_1:BUART:sRX:RxShifter:u0\
        PORT MAP (
            clock => ClockBlock_BUS_CLK ,
            cs_addr_2 => \UART_1:BUART:tx_ctrl_mark_last\ ,
            cs_addr_1 => \UART_1:BUART:rx_state_0\ ,
            cs_addr_0 => \UART_1:BUART:rx_bitclk_enable\ ,
            route_si => \UART_1:BUART:rx_postpoll\ ,
            f0_load => \UART_1:BUART:rx_load_fifo\ ,
            f0_bus_stat_comb => \UART_1:BUART:rx_fifonotempty\ ,
            f0_blk_stat_comb => \UART_1:BUART:rx_fifofull\ ,
            clk_en => fastClk );
        Properties:
        {
            a0_init = "00000000"
            a1_init = "00000000"
            ce0_sync = 1
            ce1_sync = 1
            cl0_sync = 1
            cl1_sync = 1
            cmsb_sync = 1
            co_msb_sync = 1
            cy_dpconfig = "0000000000000000000000000000000000000000000000000000001001000000000100000000000000010000001100000001000000000000000100100001000011111111000000001111111111111111101000000110001001000001111100000000000000001100"
            d0_init = "00000000"
            d1_init = "00000000"
            f0_blk_sync = 1
            f0_bus_sync = 1
            f1_blk_sync = 1
            f1_bus_sync = 1
            ff0_sync = 1
            ff1_sync = 1
            ov_msb_sync = 1
            so_sync = 1
            z0_sync = 1
            z1_sync = 1
        }
        Clock Polarity: Active High
        Clock Enable: PosEdge(fastClk)

    datapathcell: Name =\ClockShift_1ab:bSR:sC8:BShiftRegDp:u0\
        PORT MAP (
            clock => ClockBlock_BUS_CLK ,
            cs_addr_2 => \ClockShift_1ab:bSR:ctrl_clk_enable\ ,
            route_si => Net_491 ,
            so_comb => Net_491 ,
            f0_bus_stat_comb => \ClockShift_1ab:bSR:status_4\ ,
            f0_blk_stat_comb => \ClockShift_1ab:bSR:status_3\ ,
            f1_bus_stat_comb => \ClockShift_1ab:bSR:status_6\ ,
            f1_blk_stat_comb => \ClockShift_1ab:bSR:status_5\ ,
            clk_en => clkSAMP_ADC__SYNC_OUT_4 );
        Properties:
        {
            a0_init = "00000000"
            a1_init = "00000000"
            ce0_sync = 1
            ce1_sync = 1
            cl0_sync = 1
            cl1_sync = 1
            cmsb_sync = 1
            co_msb_sync = 1
            cy_dpconfig = "0000100000000000000010000000000000001000000000000000100000000000000010100101000010101000010000000000000011000000101010000100000011111111000000001111111111111111010101011110101001001000111100000000000000011100"
            d0_init = "00000000"
            d1_init = "00000000"
            f0_blk_sync = 1
            f0_bus_sync = 1
            f1_blk_sync = 1
            f1_bus_sync = 1
            ff0_sync = 1
            ff1_sync = 1
            ov_msb_sync = 1
            so_sync = 1
            z0_sync = 1
            z1_sync = 1
        }
        Clock Polarity: Active Low
        Clock Enable: PosEdge(clkSAMP_ADC__SYNC_OUT_4)

    datapathcell: Name =\ClockShift_2ab:bSR:sC8:BShiftRegDp:u0\
        PORT MAP (
            clock => ClockBlock_BUS_CLK ,
            cs_addr_2 => \ClockShift_2ab:bSR:ctrl_clk_enable\ ,
            route_si => Net_4072 ,
            so_comb => Net_4072 ,
            f0_bus_stat_comb => \ClockShift_2ab:bSR:status_4\ ,
            f0_blk_stat_comb => \ClockShift_2ab:bSR:status_3\ ,
            f1_bus_stat_comb => \ClockShift_2ab:bSR:status_6\ ,
            f1_blk_stat_comb => \ClockShift_2ab:bSR:status_5\ ,
            clk_en => clkSAMP_ADC__SYNC_OUT_5 );
        Properties:
        {
            a0_init = "00000000"
            a1_init = "00000000"
            ce0_sync = 1
            ce1_sync = 1
            cl0_sync = 1
            cl1_sync = 1
            cmsb_sync = 1
            co_msb_sync = 1
            cy_dpconfig = "0000100000000000000010000000000000001000000000000000100000000000000010100101000010101000010000000000000011000000101010000100000011111111000000001111111111111111010101011110101001001000111100000000000000011100"
            d0_init = "00000000"
            d1_init = "00000000"
            f0_blk_sync = 1
            f0_bus_sync = 1
            f1_blk_sync = 1
            f1_bus_sync = 1
            ff0_sync = 1
            ff1_sync = 1
            ov_msb_sync = 1
            so_sync = 1
            z0_sync = 1
            z1_sync = 1
        }
        Clock Polarity: Active Low
        Clock Enable: PosEdge(clkSAMP_ADC__SYNC_OUT_5)
    </CYPRESSTAG>
    <CYPRESSTAG name="Status register listing">
    </CYPRESSTAG>
    <CYPRESSTAG name="StatusI register listing">

    ------------------------------------------------------------
    StatusI register listing
    ------------------------------------------------------------

    statusicell: Name =\ClockShift_4:bSR:StsReg\
        PORT MAP (
            clock => ClockBlock_BUS_CLK ,
            status_6 => \ClockShift_4:bSR:status_6\ ,
            status_5 => \ClockShift_4:bSR:status_5\ ,
            status_4 => \ClockShift_4:bSR:status_4\ ,
            status_3 => \ClockShift_4:bSR:status_3\ ,
            clk_en => clkSAMP_ADC__SYNC_OUT );
        Properties:
        {
            cy_force_order = 1
            cy_int_mask = "0000111"
            cy_md_select = "0000111"
        }
        Clock Polarity: Active Low
        Clock Enable: PosEdge(clkSAMP_ADC__SYNC_OUT)

    statusicell: Name =\ClockShift_3:bSR:StsReg\
        PORT MAP (
            clock => ClockBlock_BUS_CLK ,
            status_6 => \ClockShift_3:bSR:status_6\ ,
            status_5 => \ClockShift_3:bSR:status_5\ ,
            status_4 => \ClockShift_3:bSR:status_4\ ,
            status_3 => \ClockShift_3:bSR:status_3\ ,
            clk_en => clkSAMP_ADC__SYNC_OUT_1 );
        Properties:
        {
            cy_force_order = 1
            cy_int_mask = "0000111"
            cy_md_select = "0000111"
        }
        Clock Polarity: Active Low
        Clock Enable: PosEdge(clkSAMP_ADC__SYNC_OUT_1)

    statusicell: Name =\ClockShift_2:bSR:StsReg\
        PORT MAP (
            clock => ClockBlock_BUS_CLK ,
            status_6 => \ClockShift_2:bSR:status_6\ ,
            status_5 => \ClockShift_2:bSR:status_5\ ,
            status_4 => \ClockShift_2:bSR:status_4\ ,
            status_3 => \ClockShift_2:bSR:status_3\ ,
            clk_en => clkSAMP_ADC__SYNC_OUT_2 );
        Properties:
        {
            cy_force_order = 1
            cy_int_mask = "0000111"
            cy_md_select = "0000111"
        }
        Clock Polarity: Active Low
        Clock Enable: PosEdge(clkSAMP_ADC__SYNC_OUT_2)

    statusicell: Name =\ClockShift_1:bSR:StsReg\
        PORT MAP (
            clock => ClockBlock_BUS_CLK ,
            status_6 => \ClockShift_1:bSR:status_6\ ,
            status_5 => \ClockShift_1:bSR:status_5\ ,
            status_4 => \ClockShift_1:bSR:status_4\ ,
            status_3 => \ClockShift_1:bSR:status_3\ ,
            clk_en => clkSAMP_ADC__SYNC_OUT_3 );
        Properties:
        {
            cy_force_order = 1
            cy_int_mask = "0000111"
            cy_md_select = "0000111"
        }
        Clock Polarity: Active Low
        Clock Enable: PosEdge(clkSAMP_ADC__SYNC_OUT_3)

    statusicell: Name =\UART_1:BUART:sTX:TxSts\
        PORT MAP (
            clock => ClockBlock_BUS_CLK ,
            status_3 => \UART_1:BUART:tx_fifo_notfull\ ,
            status_2 => \UART_1:BUART:tx_status_2\ ,
            status_1 => \UART_1:BUART:tx_fifo_empty\ ,
            status_0 => \UART_1:BUART:tx_status_0\ ,
            clk_en => fastClk );
        Properties:
        {
            cy_force_order = 1
            cy_int_mask = "1111111"
            cy_md_select = "0000001"
        }
        Clock Polarity: Active High
        Clock Enable: PosEdge(fastClk)

    statusicell: Name =\UART_1:BUART:sRX:RxSts\
        PORT MAP (
            clock => ClockBlock_BUS_CLK ,
            status_5 => \UART_1:BUART:rx_status_5\ ,
            status_4 => \UART_1:BUART:rx_status_4\ ,
            status_3 => \UART_1:BUART:rx_status_3\ ,
            interrupt => Net_2861 ,
            clk_en => fastClk );
        Properties:
        {
            cy_force_order = 1
            cy_int_mask = "1111111"
            cy_md_select = "1011111"
        }
        Clock Polarity: Active High
        Clock Enable: PosEdge(fastClk)

    statusicell: Name =\ClockShift_1ab:bSR:StsReg\
        PORT MAP (
            clock => ClockBlock_BUS_CLK ,
            status_6 => \ClockShift_1ab:bSR:status_6\ ,
            status_5 => \ClockShift_1ab:bSR:status_5\ ,
            status_4 => \ClockShift_1ab:bSR:status_4\ ,
            status_3 => \ClockShift_1ab:bSR:status_3\ ,
            clk_en => clkSAMP_ADC__SYNC_OUT_4 );
        Properties:
        {
            cy_force_order = 1
            cy_int_mask = "0000111"
            cy_md_select = "0000111"
        }
        Clock Polarity: Active Low
        Clock Enable: PosEdge(clkSAMP_ADC__SYNC_OUT_4)

    statusicell: Name =\ClockShift_2ab:bSR:StsReg\
        PORT MAP (
            clock => ClockBlock_BUS_CLK ,
            status_6 => \ClockShift_2ab:bSR:status_6\ ,
            status_5 => \ClockShift_2ab:bSR:status_5\ ,
            status_4 => \ClockShift_2ab:bSR:status_4\ ,
            status_3 => \ClockShift_2ab:bSR:status_3\ ,
            clk_en => clkSAMP_ADC__SYNC_OUT_5 );
        Properties:
        {
            cy_force_order = 1
            cy_int_mask = "0000111"
            cy_md_select = "0000111"
        }
        Clock Polarity: Active Low
        Clock Enable: PosEdge(clkSAMP_ADC__SYNC_OUT_5)
    </CYPRESSTAG>
    <CYPRESSTAG name="Sync listing">

    ------------------------------------------------------------
    Sync listing
    ------------------------------------------------------------

    synccell: Name =RxBLE(0)_SYNC
        PORT MAP (
            in => Net_243 ,
            out => Net_243_SYNCOUT ,
            clock => ClockBlock_BUS_CLK );
        Clock Polarity: Active High
        Clock Enable: True

    synccell: Name =clkSAMP_ADC__SYNC_5
        PORT MAP (
            in => clkSAMP_ADC ,
            out => clkSAMP_ADC__SYNC_OUT_5 ,
            clock => ClockBlock_BUS_CLK );
        Clock Polarity: Active Low
        Clock Enable: True

    synccell: Name =clkSAMP_ADC__SYNC_4
        PORT MAP (
            in => clkSAMP_ADC ,
            out => clkSAMP_ADC__SYNC_OUT_4 ,
            clock => ClockBlock_BUS_CLK );
        Clock Polarity: Active Low
        Clock Enable: True

    synccell: Name =clkSAMP_ADC__SYNC_3
        PORT MAP (
            in => clkSAMP_ADC ,
            out => clkSAMP_ADC__SYNC_OUT_3 ,
            clock => ClockBlock_BUS_CLK );
        Clock Polarity: Active Low
        Clock Enable: True

    synccell: Name =clkSAMP_ADC__SYNC_2
        PORT MAP (
            in => clkSAMP_ADC ,
            out => clkSAMP_ADC__SYNC_OUT_2 ,
            clock => ClockBlock_BUS_CLK );
        Clock Polarity: Active Low
        Clock Enable: True

    synccell: Name =clkSAMP_ADC__SYNC_1
        PORT MAP (
            in => clkSAMP_ADC ,
            out => clkSAMP_ADC__SYNC_OUT_1 ,
            clock => ClockBlock_BUS_CLK );
        Clock Polarity: Active Low
        Clock Enable: True

    synccell: Name =clkSAMP_ADC__SYNC
        PORT MAP (
            in => clkSAMP_ADC ,
            out => clkSAMP_ADC__SYNC_OUT ,
            clock => ClockBlock_BUS_CLK );
        Clock Polarity: Active Low
        Clock Enable: True
    </CYPRESSTAG>
    <CYPRESSTAG name="Control register listing">

    ------------------------------------------------------------
    Control register listing
    ------------------------------------------------------------

    controlcell: Name =\ClockShift_4:bSR:SyncCtl:CtrlReg\
        PORT MAP (
            clock => ClockBlock_BUS_CLK ,
            control_7 => \ClockShift_4:bSR:control_7\ ,
            control_6 => \ClockShift_4:bSR:control_6\ ,
            control_5 => \ClockShift_4:bSR:control_5\ ,
            control_4 => \ClockShift_4:bSR:control_4\ ,
            control_3 => \ClockShift_4:bSR:control_3\ ,
            control_2 => \ClockShift_4:bSR:control_2\ ,
            control_1 => \ClockShift_4:bSR:control_1\ ,
            control_0 => \ClockShift_4:bSR:ctrl_clk_enable\ ,
            clk_en => clkSAMP_ADC__SYNC_OUT );
        Properties:
        {
            cy_ctrl_mode_0 = "00000001"
            cy_ctrl_mode_1 = "00000000"
            cy_ext_reset = 0
            cy_force_order = 1
            cy_init_value = "00000000"
        }
        Clock Polarity: Active Low
        Clock Enable: PosEdge(clkSAMP_ADC__SYNC_OUT)

    controlcell: Name =\ClockShift_3:bSR:SyncCtl:CtrlReg\
        PORT MAP (
            clock => ClockBlock_BUS_CLK ,
            control_7 => \ClockShift_3:bSR:control_7\ ,
            control_6 => \ClockShift_3:bSR:control_6\ ,
            control_5 => \ClockShift_3:bSR:control_5\ ,
            control_4 => \ClockShift_3:bSR:control_4\ ,
            control_3 => \ClockShift_3:bSR:control_3\ ,
            control_2 => \ClockShift_3:bSR:control_2\ ,
            control_1 => \ClockShift_3:bSR:control_1\ ,
            control_0 => \ClockShift_3:bSR:ctrl_clk_enable\ ,
            clk_en => clkSAMP_ADC__SYNC_OUT_1 );
        Properties:
        {
            cy_ctrl_mode_0 = "00000001"
            cy_ctrl_mode_1 = "00000000"
            cy_ext_reset = 0
            cy_force_order = 1
            cy_init_value = "00000000"
        }
        Clock Polarity: Active Low
        Clock Enable: PosEdge(clkSAMP_ADC__SYNC_OUT_1)

    controlcell: Name =\ClockShift_2:bSR:SyncCtl:CtrlReg\
        PORT MAP (
            clock => ClockBlock_BUS_CLK ,
            control_7 => \ClockShift_2:bSR:control_7\ ,
            control_6 => \ClockShift_2:bSR:control_6\ ,
            control_5 => \ClockShift_2:bSR:control_5\ ,
            control_4 => \ClockShift_2:bSR:control_4\ ,
            control_3 => \ClockShift_2:bSR:control_3\ ,
            control_2 => \ClockShift_2:bSR:control_2\ ,
            control_1 => \ClockShift_2:bSR:control_1\ ,
            control_0 => \ClockShift_2:bSR:ctrl_clk_enable\ ,
            clk_en => clkSAMP_ADC__SYNC_OUT_2 );
        Properties:
        {
            cy_ctrl_mode_0 = "00000001"
            cy_ctrl_mode_1 = "00000000"
            cy_ext_reset = 0
            cy_force_order = 1
            cy_init_value = "00000000"
        }
        Clock Polarity: Active Low
        Clock Enable: PosEdge(clkSAMP_ADC__SYNC_OUT_2)

    controlcell: Name =\ClockShift_1:bSR:SyncCtl:CtrlReg\
        PORT MAP (
            clock => ClockBlock_BUS_CLK ,
            control_7 => \ClockShift_1:bSR:control_7\ ,
            control_6 => \ClockShift_1:bSR:control_6\ ,
            control_5 => \ClockShift_1:bSR:control_5\ ,
            control_4 => \ClockShift_1:bSR:control_4\ ,
            control_3 => \ClockShift_1:bSR:control_3\ ,
            control_2 => \ClockShift_1:bSR:control_2\ ,
            control_1 => \ClockShift_1:bSR:control_1\ ,
            control_0 => \ClockShift_1:bSR:ctrl_clk_enable\ ,
            clk_en => clkSAMP_ADC__SYNC_OUT_3 );
        Properties:
        {
            cy_ctrl_mode_0 = "00000001"
            cy_ctrl_mode_1 = "00000000"
            cy_ext_reset = 0
            cy_force_order = 1
            cy_init_value = "00000000"
        }
        Clock Polarity: Active Low
        Clock Enable: PosEdge(clkSAMP_ADC__SYNC_OUT_3)

    controlcell: Name =\enableTrigOut:Sync:ctrl_reg\
        PORT MAP (
            control_7 => \enableTrigOut:control_7\ ,
            control_6 => \enableTrigOut:control_6\ ,
            control_5 => \enableTrigOut:control_5\ ,
            control_4 => \enableTrigOut:control_4\ ,
            control_3 => \enableTrigOut:control_3\ ,
            control_2 => \enableTrigOut:control_2\ ,
            control_1 => \enableTrigOut:control_1\ ,
            control_0 => Net_2776 );
        Properties:
        {
            cy_ctrl_mode_0 = "00000000"
            cy_ctrl_mode_1 = "00000000"
            cy_ext_reset = 0
            cy_force_order = 1
            cy_init_value = "00000001"
        }
        Clock Enable: True

    controlcell: Name =\internTrigger:Sync:ctrl_reg\
        PORT MAP (
            control_7 => \internTrigger:control_7\ ,
            control_6 => \internTrigger:control_6\ ,
            control_5 => \internTrigger:control_5\ ,
            control_4 => \internTrigger:control_4\ ,
            control_3 => \internTrigger:control_3\ ,
            control_2 => \internTrigger:control_2\ ,
            control_1 => \internTrigger:control_1\ ,
            control_0 => Net_747 );
        Properties:
        {
            cy_ctrl_mode_0 = "00000000"
            cy_ctrl_mode_1 = "00000000"
            cy_ext_reset = 0
            cy_force_order = 1
            cy_init_value = "00000000"
        }
        Clock Enable: True

    controlcell: Name =\ClockShift_1ab:bSR:SyncCtl:CtrlReg\
        PORT MAP (
            clock => ClockBlock_BUS_CLK ,
            control_7 => \ClockShift_1ab:bSR:control_7\ ,
            control_6 => \ClockShift_1ab:bSR:control_6\ ,
            control_5 => \ClockShift_1ab:bSR:control_5\ ,
            control_4 => \ClockShift_1ab:bSR:control_4\ ,
            control_3 => \ClockShift_1ab:bSR:control_3\ ,
            control_2 => \ClockShift_1ab:bSR:control_2\ ,
            control_1 => \ClockShift_1ab:bSR:control_1\ ,
            control_0 => \ClockShift_1ab:bSR:ctrl_clk_enable\ ,
            clk_en => clkSAMP_ADC__SYNC_OUT_4 );
        Properties:
        {
            cy_ctrl_mode_0 = "00000001"
            cy_ctrl_mode_1 = "00000000"
            cy_ext_reset = 0
            cy_force_order = 1
            cy_init_value = "00000000"
        }
        Clock Polarity: Active Low
        Clock Enable: PosEdge(clkSAMP_ADC__SYNC_OUT_4)

    controlcell: Name =\ClockShift_2ab:bSR:SyncCtl:CtrlReg\
        PORT MAP (
            clock => ClockBlock_BUS_CLK ,
            control_7 => \ClockShift_2ab:bSR:control_7\ ,
            control_6 => \ClockShift_2ab:bSR:control_6\ ,
            control_5 => \ClockShift_2ab:bSR:control_5\ ,
            control_4 => \ClockShift_2ab:bSR:control_4\ ,
            control_3 => \ClockShift_2ab:bSR:control_3\ ,
            control_2 => \ClockShift_2ab:bSR:control_2\ ,
            control_1 => \ClockShift_2ab:bSR:control_1\ ,
            control_0 => \ClockShift_2ab:bSR:ctrl_clk_enable\ ,
            clk_en => clkSAMP_ADC__SYNC_OUT_5 );
        Properties:
        {
            cy_ctrl_mode_0 = "00000001"
            cy_ctrl_mode_1 = "00000000"
            cy_ext_reset = 0
            cy_force_order = 1
            cy_init_value = "00000000"
        }
        Clock Polarity: Active Low
        Clock Enable: PosEdge(clkSAMP_ADC__SYNC_OUT_5)
    </CYPRESSTAG>
    <CYPRESSTAG name="Count7 listing">

    ------------------------------------------------------------
    Count7 listing
    ------------------------------------------------------------

    count7cell: Name =\UART_1:BUART:sRX:RxBitCounter\
        PORT MAP (
            clock => ClockBlock_BUS_CLK ,
            load => \UART_1:BUART:rx_counter_load\ ,
            count_6 => \UART_1:BUART:rx_count_6\ ,
            count_5 => \UART_1:BUART:rx_count_5\ ,
            count_4 => \UART_1:BUART:rx_count_4\ ,
            count_3 => \UART_1:BUART:rx_count_3\ ,
            count_2 => \UART_1:BUART:rx_count_2\ ,
            count_1 => \UART_1:BUART:rx_count_1\ ,
            count_0 => \UART_1:BUART:rx_count_0\ ,
            tc => \UART_1:BUART:rx_count7_tc\ ,
            clk_en => fastClk );
        Properties:
        {
            cy_alt_mode = 0
            cy_init_value = "0000000"
            cy_period = "1110010"
            cy_route_en = 1
            cy_route_ld = 1
        }
        Clock Polarity: Active High
        Clock Enable: PosEdge(fastClk)
    </CYPRESSTAG>
    <CYPRESSTAG name="DRQ listing">

    ------------------------------------------------------------
    DRQ listing
    ------------------------------------------------------------

    drqcell: Name =DMA_DAC_1
        PORT MAP (
            dmareq => clkD1 ,
            termin => zero ,
            termout => Net_100 );
        Properties:
        {
            drq_type = "00"
            num_tds = 0
        }

    drqcell: Name =DMA_ADC_1
        PORT MAP (
            dmareq => Net_68 ,
            termin => zero ,
            termout => Net_71 );
        Properties:
        {
            drq_type = "00"
            num_tds = 0
        }

    drqcell: Name =DMA_ADC_2
        PORT MAP (
            dmareq => Net_67 ,
            termin => zero ,
            termout => Net_73 );
        Properties:
        {
            drq_type = "00"
            num_tds = 0
        }

    drqcell: Name =DMA_DAC_4
        PORT MAP (
            dmareq => clkD4 ,
            termin => zero ,
            termout => Net_168 );
        Properties:
        {
            drq_type = "00"
            num_tds = 0
        }

    drqcell: Name =DMA_DAC_3
        PORT MAP (
            dmareq => clkD3 ,
            termin => zero ,
            termout => Net_158 );
        Properties:
        {
            drq_type = "00"
            num_tds = 0
        }

    drqcell: Name =DMA_DAC_2
        PORT MAP (
            dmareq => clkD2 ,
            termin => zero ,
            termout => Net_148 );
        Properties:
        {
            drq_type = "00"
            num_tds = 0
        }
    </CYPRESSTAG>
    <CYPRESSTAG name="Interrupt listing">

    ------------------------------------------------------------
    Interrupt listing
    ------------------------------------------------------------

    interrupt: Name =\ADC_SAR_1:IRQ\
        PORT MAP (
            interrupt => Net_68 );
        Properties:
        {
            int_type = "10"
            is_nmi = 0
        }

    interrupt: Name =isr_DAC_1
        PORT MAP (
            interrupt => Net_100 );
        Properties:
        {
            int_type = "00"
            is_nmi = 0
        }

    interrupt: Name =\ADC_SAR_2:IRQ\
        PORT MAP (
            interrupt => Net_67 );
        Properties:
        {
            int_type = "10"
            is_nmi = 0
        }

    interrupt: Name =isr_DAC_4
        PORT MAP (
            interrupt => Net_168 );
        Properties:
        {
            int_type = "00"
            is_nmi = 0
        }

    interrupt: Name =isr_DAC_3
        PORT MAP (
            interrupt => Net_158 );
        Properties:
        {
            int_type = "00"
            is_nmi = 0
        }

    interrupt: Name =isr_DAC_2
        PORT MAP (
            interrupt => Net_148 );
        Properties:
        {
            int_type = "00"
            is_nmi = 0
        }

    interrupt: Name =\UART_1:RXInternalInterrupt\
        PORT MAP (
            interrupt => Net_2861 );
        Properties:
        {
            int_type = "10"
            is_nmi = 0
        }

    interrupt: Name =isr_ADC_2
        PORT MAP (
            interrupt => Net_71 );
        Properties:
        {
            int_type = "00"
            is_nmi = 0
        }

    interrupt: Name =isr_ADC_1
        PORT MAP (
            interrupt => Net_73 );
        Properties:
        {
            int_type = "00"
            is_nmi = 0
        }

    interrupt: Name =\USBUART:dp_int\
        PORT MAP (
            interrupt => \USBUART:Net_1010\ );
        Properties:
        {
            int_type = "10"
            is_nmi = 0
        }

    interrupt: Name =\USBUART:ord_int\
        PORT MAP (
            interrupt => \USBUART:Net_95\ );
        Properties:
        {
            int_type = "10"
            is_nmi = 0
        }

    interrupt: Name =\USBUART:ep_3\
        PORT MAP (
            interrupt => \USBUART:ep_int_3\ );
        Properties:
        {
            int_type = "10"
            is_nmi = 0
        }

    interrupt: Name =\USBUART:ep_2\
        PORT MAP (
            interrupt => \USBUART:ep_int_2\ );
        Properties:
        {
            int_type = "10"
            is_nmi = 0
        }

    interrupt: Name =\USBUART:ep_1\
        PORT MAP (
            interrupt => \USBUART:ep_int_1\ );
        Properties:
        {
            int_type = "10"
            is_nmi = 0
        }

    interrupt: Name =\USBUART:ep_0\
        PORT MAP (
            interrupt => \USBUART:ep_int_0\ );
        Properties:
        {
            int_type = "10"
            is_nmi = 0
        }

    interrupt: Name =\USBUART:bus_reset\
        PORT MAP (
            interrupt => \USBUART:Net_1876\ );
        Properties:
        {
            int_type = "10"
            is_nmi = 0
        }

    interrupt: Name =\USBUART:arb_int\
        PORT MAP (
            interrupt => \USBUART:Net_1889\ );
        Properties:
        {
            int_type = "10"
            is_nmi = 0
        }

    interrupt: Name =\USBUART:sof_int\
        PORT MAP (
            interrupt => Net_2567 );
        Properties:
        {
            int_type = "10"
            is_nmi = 0
        }

    interrupt: Name =isrTrigger
        PORT MAP (
            interrupt => externTrigger );
        Properties:
        {
            int_type = "00"
            is_nmi = 0
        }
    </CYPRESSTAG>
</CYPRESSTAG>
<CYPRESSTAG name="Technology mapping summary" expanded>

------------------------------------------------------------
Technology mapping summary
------------------------------------------------------------

Resource Type                 : Used : Free :  Max :  % Used
============================================================
Digital Clocks                :    2 :    6 :    8 : 25.00 %
Analog Clocks                 :    1 :    3 :    4 : 25.00 %
CapSense Buffers              :    0 :    2 :    2 :  0.00 %
Digital Filter Block          :    0 :    1 :    1 :  0.00 %
Interrupts                    :   19 :   13 :   32 : 59.38 %
IO                            :   33 :   15 :   48 : 68.75 %
Segment LCD                   :    0 :    1 :    1 :  0.00 %
CAN 2.0b                      :    0 :    1 :    1 :  0.00 %
I2C                           :    0 :    1 :    1 :  0.00 %
USB                           :    1 :    0 :    1 : 100.00 %
DMA Channels                  :    6 :   18 :   24 : 25.00 %
Timer                         :    1 :    3 :    4 : 25.00 %
UDB                           :      :      :      :        
  Macrocells                  :   57 :  135 :  192 : 29.69 %
  Unique P-terms              :   99 :  285 :  384 : 25.78 %
  Total P-terms               :  126 :      :      :        
  Datapath Cells              :    9 :   15 :   24 : 37.50 %
  Status Cells                :   11 :   13 :   24 : 45.83 %
    StatusI Registers         :    8 :      :      :        
    Sync Cells (x7)           :    2 :      :      :        
    Routed Count7 Load/Enable :    1 :      :      :        
  Control Cells               :    9 :   15 :   24 : 37.50 %
    Control Registers         :    8 :      :      :        
    Count7 Cells              :    1 :      :      :        
Opamp                         :    2 :    2 :    4 : 50.00 %
Comparator                    :    1 :    3 :    4 : 25.00 %
Delta-Sigma ADC               :    0 :    1 :    1 :  0.00 %
LPF                           :    0 :    2 :    2 :  0.00 %
SAR ADC                       :    2 :    0 :    2 : 100.00 %
Analog (SC/CT) Blocks         :    4 :    0 :    4 : 100.00 %
DAC                           :      :      :      :        
  VIDAC                       :    4 :    0 :    4 : 100.00 %
</CYPRESSTAG>
Technology Mapping: Elapsed time ==> 0s.219ms
Tech Mapping phase: Elapsed time ==> 0s.278ms
</CYPRESSTAG>
<CYPRESSTAG name="Analog Placement">
Initial Analog Placement Results:
IO_0@[IOP=(0)][IoId=(0)] : COM_IDAC(0) (fixed)
IO_1@[IOP=(2)][IoId=(1)] : LED(0) (fixed)
IO_7@[IOP=(2)][IoId=(7)] : MainSig_inN(0) (fixed)
IO_6@[IOP=(2)][IoId=(6)] : MainSig_inP(0) (fixed)
IO_0@[IOP=(3)][IoId=(0)] : P_CH1(0) (fixed)
IO_5@[IOP=(1)][IoId=(5)] : P_CH1a(0) (fixed)
IO_7@[IOP=(0)][IoId=(7)] : P_CH1b(0) (fixed)
IO_5@[IOP=(3)][IoId=(5)] : P_CH2(0) (fixed)
IO_4@[IOP=(15)][IoId=(4)] : P_CH2a(0) (fixed)
IO_4@[IOP=(1)][IoId=(4)] : P_CH2b(0) (fixed)
IO_6@[IOP=(0)][IoId=(6)] : P_CH3(0) (fixed)
IO_1@[IOP=(3)][IoId=(1)] : P_CH4(0) (fixed)
IO_0@[IOP=(12)][IoId=(0)] : P_DCDC_CTRL(0) (fixed)
IO_1@[IOP=(12)][IoId=(1)] : P_PWR_EN(0) (fixed)
IO_7@[IOP=(1)][IoId=(7)] : RxBLE(0) (fixed)
IO_2@[IOP=(2)][IoId=(2)] : SW(0) (fixed)
IO_6@[IOP=(1)][IoId=(6)] : TxBLE(0) (fixed)
IO_4@[IOP=(0)][IoId=(4)] : \ADC_SAR_1:Bypass(0)\ (fixed, SAR-ExtVref)
IO_2@[IOP=(0)][IoId=(2)] : \ADC_SAR_2:Bypass(0)\ (fixed, SAR-ExtVref)
IO_7@[IOP=(15)][IoId=(7)] : \USBUART:Dm(0)\ (fixed)
IO_6@[IOP=(15)][IoId=(6)] : \USBUART:Dp(0)\ (fixed)
IO_0@[IOP=(2)][IoId=(0)] : aux_sig1(0) (fixed)
IO_5@[IOP=(2)][IoId=(5)] : aux_sig2(0) (fixed)
IO_4@[IOP=(2)][IoId=(4)] : aux_sig3(0) (fixed)
IO_3@[IOP=(2)][IoId=(3)] : aux_sig4(0) (fixed)
IO_3@[IOP=(0)][IoId=(3)] : aux_sig5(0) (fixed)
IO_5@[IOP=(0)][IoId=(5)] : aux_sig6(0) (fixed)
IO_5@[IOP=(15)][IoId=(5)] : triggerInOut(0) (fixed)
SAR[0]@[FFB(SAR,0)] : \ADC_SAR_1:ADC_SAR\ (fixed, SAR-ExtVref)
SAR[1]@[FFB(SAR,1)] : \ADC_SAR_2:ADC_SAR\ (fixed, SAR-ExtVref)
Vref[13]@[FFB(Vref,13)] : \ADC_SAR_1:vRef_Vdda_1\
OpAmp[3]@[FFB(OpAmp,3)] : \Baseline_Shifter:ABuf\ (OPAMP-GPIO)
Comparator[2]@[FFB(Comparator,2)] : \CompTrigger:ctComp\
VIDAC[3]@[FFB(VIDAC,3)] : \IDAC8_1:viDAC8\
VIDAC[2]@[FFB(VIDAC,2)] : \IDAC8_2:viDAC8\
VIDAC[1]@[FFB(VIDAC,1)] : \IDAC8_3:viDAC8\
VIDAC[0]@[FFB(VIDAC,0)] : \IDAC8_4:viDAC8\
USB[0]@[FFB(USB,0)] : \USBUART:USB\
SC[3]@[FFB(SC,3)] : \sample_CH1a:SC\
SC[1]@[FFB(SC,1)] : \sample_CH1b:SC\
SC[0]@[FFB(SC,0)] : \sample_CH2a:SC\
SC[2]@[FFB(SC,2)] : \sample_CH2b:SC\
OpAmp[0]@[FFB(OpAmp,0)] : \sigBuf:ABuf\ (OPAMP-GPIO)
Vref[1]@[FFB(Vref,1)] : vRef_1
Vref[3]@[FFB(Vref,3)] : vRef_2
Vref[4]@[FFB(Vref,4)] : vRef_3
IO_1@[IOP=(0)][IoId=(1)] : Dedicated_Output (OPAMP-GPIO)
IO_7@[IOP=(3)][IoId=(7)] : Dedicated_Output_1 (OPAMP-GPIO)
Log: apr.M0058: The analog placement iterative improvement is 38% done. (App=cydsfit)
Log: apr.M0058: The analog placement iterative improvement is 81% done. (App=cydsfit)
Analog Placement Results:
IO_0@[IOP=(0)][IoId=(0)] : COM_IDAC(0) (fixed)
IO_1@[IOP=(2)][IoId=(1)] : LED(0) (fixed)
IO_7@[IOP=(2)][IoId=(7)] : MainSig_inN(0) (fixed)
IO_6@[IOP=(2)][IoId=(6)] : MainSig_inP(0) (fixed)
IO_0@[IOP=(3)][IoId=(0)] : P_CH1(0) (fixed)
IO_5@[IOP=(1)][IoId=(5)] : P_CH1a(0) (fixed)
IO_7@[IOP=(0)][IoId=(7)] : P_CH1b(0) (fixed)
IO_5@[IOP=(3)][IoId=(5)] : P_CH2(0) (fixed)
IO_4@[IOP=(15)][IoId=(4)] : P_CH2a(0) (fixed)
IO_4@[IOP=(1)][IoId=(4)] : P_CH2b(0) (fixed)
IO_6@[IOP=(0)][IoId=(6)] : P_CH3(0) (fixed)
IO_1@[IOP=(3)][IoId=(1)] : P_CH4(0) (fixed)
IO_0@[IOP=(12)][IoId=(0)] : P_DCDC_CTRL(0) (fixed)
IO_1@[IOP=(12)][IoId=(1)] : P_PWR_EN(0) (fixed)
IO_7@[IOP=(1)][IoId=(7)] : RxBLE(0) (fixed)
IO_2@[IOP=(2)][IoId=(2)] : SW(0) (fixed)
IO_6@[IOP=(1)][IoId=(6)] : TxBLE(0) (fixed)
IO_4@[IOP=(0)][IoId=(4)] : \ADC_SAR_1:Bypass(0)\ (fixed, SAR-ExtVref)
IO_2@[IOP=(0)][IoId=(2)] : \ADC_SAR_2:Bypass(0)\ (fixed, SAR-ExtVref)
IO_7@[IOP=(15)][IoId=(7)] : \USBUART:Dm(0)\ (fixed)
IO_6@[IOP=(15)][IoId=(6)] : \USBUART:Dp(0)\ (fixed)
IO_0@[IOP=(2)][IoId=(0)] : aux_sig1(0) (fixed)
IO_5@[IOP=(2)][IoId=(5)] : aux_sig2(0) (fixed)
IO_4@[IOP=(2)][IoId=(4)] : aux_sig3(0) (fixed)
IO_3@[IOP=(2)][IoId=(3)] : aux_sig4(0) (fixed)
IO_3@[IOP=(0)][IoId=(3)] : aux_sig5(0) (fixed)
IO_5@[IOP=(0)][IoId=(5)] : aux_sig6(0) (fixed)
IO_5@[IOP=(15)][IoId=(5)] : triggerInOut(0) (fixed)
SAR[0]@[FFB(SAR,0)] : \ADC_SAR_1:ADC_SAR\ (fixed, SAR-ExtVref)
SAR[1]@[FFB(SAR,1)] : \ADC_SAR_2:ADC_SAR\ (fixed, SAR-ExtVref)
Vref[13]@[FFB(Vref,13)] : \ADC_SAR_1:vRef_Vdda_1\
OpAmp[3]@[FFB(OpAmp,3)] : \Baseline_Shifter:ABuf\ (OPAMP-GPIO)
Comparator[2]@[FFB(Comparator,2)] : \CompTrigger:ctComp\
VIDAC[2]@[FFB(VIDAC,2)] : \IDAC8_1:viDAC8\
VIDAC[3]@[FFB(VIDAC,3)] : \IDAC8_2:viDAC8\
VIDAC[0]@[FFB(VIDAC,0)] : \IDAC8_3:viDAC8\
VIDAC[1]@[FFB(VIDAC,1)] : \IDAC8_4:viDAC8\
USB[0]@[FFB(USB,0)] : \USBUART:USB\
SC[1]@[FFB(SC,1)] : \sample_CH1a:SC\
SC[0]@[FFB(SC,0)] : \sample_CH1b:SC\
SC[2]@[FFB(SC,2)] : \sample_CH2a:SC\
SC[3]@[FFB(SC,3)] : \sample_CH2b:SC\
OpAmp[0]@[FFB(OpAmp,0)] : \sigBuf:ABuf\ (OPAMP-GPIO)
Vref[1]@[FFB(Vref,1)] : vRef_1
Vref[3]@[FFB(Vref,3)] : vRef_2
Vref[4]@[FFB(Vref,4)] : vRef_3
IO_1@[IOP=(0)][IoId=(1)] : Dedicated_Output (OPAMP-GPIO)
IO_7@[IOP=(3)][IoId=(7)] : Dedicated_Output_1 (OPAMP-GPIO)

Analog Placement phase: Elapsed time ==> 1s.864ms
</CYPRESSTAG>
<CYPRESSTAG name="Analog Routing">
Net "CH1" overuses wire "AGR[4]"
Net "CH1" overuses wire "AGR[4]"
Net "CH2" overuses wire "AGR[4]"
Net "CH2" overuses wire "1.024v_vref Wire"
Net "CH2" overuses wire "AGR[5]"
Net "ADCin" overuses wire "AGR[5]"
Net "\ADC_SAR_1:Net_235\" overuses wire "SAR vref sw R__1b"
Net "\ADC_SAR_1:Net_235\" overuses wire "1.024v_vref Wire"
Net "\ADC_SAR_1:Net_235\" overuses wire "SAR vref sw R__3b"
Net "\ADC_SAR_2:Net_210\" overuses wire "GPIO P0[2] Wire"
Net "Net_3407" overuses wire "1.024v_vref Wire"
Net "AmuxEye::ChannelSel" overuses wire "GPIO P0[2] Wire"
Net "CH1b" overuses wire "AGL[7]"
Net "CH2" overuses wire "AGR[5]"
Net "CH2" overuses wire "sc2 out Wire"
Net "CH2" overuses wire "AGR[5]"
Net "CH2a" overuses wire "sc2 out Wire"
Net "ADCin" overuses wire "AGL[5]"
Net "ADCin" overuses wire "AGR[5]"
Net "ADCin" overuses wire "AGL[5]"
Net "Net_3405" overuses wire "AGL[1]"
Net "AmuxEye::ChannelSel" overuses wire "AGL[7]"
Net "AmuxEye::ChannelSel" overuses wire "AGL[1]"
Net "AmuxEye::ChannelSel" overuses wire "GPIO P2[5] Sw__1b"
Net "AmuxEye::ChannelSel" overuses wire "GPIO P2[5] Wire"
Net "AmuxEye::ChannelSel" overuses wire "AGL[5]"
Net "AmuxEye::ChannelSel" overuses wire "AGL[7]"
Net "AmuxNose::ChannelSel" overuses wire "GPIO P2[5] Sw__1b"
Net "AmuxNose::ChannelSel" overuses wire "GPIO P2[5] Wire"
Net "CH1" overuses wire "AGL[4]"
Net "CH1" overuses wire "AGL[4]"
Net "CH2" overuses wire "1.024v_vref Wire"
Net "ADCin" overuses wire "AGR[6]"
Net "Net_4502" overuses wire "AGR[6]"
Net "Net_3407" overuses wire "1.024v_vref Wire"
Net "AmuxEye::ChannelSel" overuses wire "AGL[4]"
Net "CH2" overuses wire "1.024v_vref Wire"
Net "CH2" overuses wire "AGR[5]"
Net "CH2" overuses wire "AGR[5]"
Net "ADCin" overuses wire "AGR[5]"
Net "Net_3407" overuses wire "1.024v_vref Wire"
Net "CH1" overuses wire "AGR[4]"
Net "CH1" overuses wire "AGR[4]"
Net "CH2" overuses wire "amuxbusR"
Net "CH2" overuses wire "sc3 out Wire"
Net "CH2" overuses wire "sc3 out Wire"
Net "CH2" overuses wire "AGR[4]"
Net "CH2b" overuses wire "sc3 out Wire"
Net "CH4" overuses wire "amuxbusR"
Net "CH2" overuses wire "AGR[5]"
Net "CH2" overuses wire "1.024v_vref Wire"
Net "CH2" overuses wire "AGR[5]"
Net "ADCin" overuses wire "AGR[5]"
Net "Net_3407" overuses wire "1.024v_vref Wire"
Net "CH1" overuses wire "AGR[4]"
Net "CH1" overuses wire "AGR[4]"
Net "CH2" overuses wire "AGR[4]"
Net "CH2" overuses wire "sc3 out Wire"
Net "CH2b" overuses wire "sc3 out Wire"
Net "CH1" overuses wire "sc1 out Wire"
Net "CH1" overuses wire "sc1 out Sw__4b"
Net "CH1" overuses wire "AGR[1]"
Net "CH1" overuses wire "i1 Wire"
Net "CH1" overuses wire "AGR[1]"
Net "CH1a" overuses wire "sc1 out Wire"
Net "CH1a" overuses wire "sc1 out Sw__4b"
Net "CH1a" overuses wire "AGR[1]"
Net "CH2" overuses wire "AGL[6]"
Net "CH4" overuses wire "i1 Wire"
Net "AmuxEye::ChannelSel" overuses wire "AGL[6]"
Net "CH1" overuses wire "AGR[4]"
Net "CH1" overuses wire "sc0 out Wire"
Net "CH1b" overuses wire "sc0 out Wire"
Net "CH2" overuses wire "AGR[4]"
Net "CH2" overuses wire "AGR[5]"
Net "CH2" overuses wire "sc2 out Wire"
Net "CH2a" overuses wire "sc2 out Wire"
Net "ADCin" overuses wire "AGR[5]"
Net "CH1" overuses wire "AGR[4]"
Net "CH1" overuses wire "sc1 out Wire"
Net "CH1" overuses wire "AGR[7]"
Net "CH1a" overuses wire "sc1 out Wire"
Net "CH2" overuses wire "AGR[4]"
Net "CH2" overuses wire "amuxbusR"
Net "CH4" overuses wire "amuxbusR"
Net "Net_4502" overuses wire "AGR[7]"
Net "CH1" overuses wire "AGL[0]"
Net "CH1" overuses wire "AGR[0]"
Net "CH1" overuses wire "i1 Wire"
Net "CH1" overuses wire "AGR[0]"
Net "CH2" overuses wire "AGL[6]"
Net "CH2a" overuses wire "AGL[0]"
Net "CH2b" overuses wire "AGR[0]"
Net "CH4" overuses wire "i1 Wire"
Net "AmuxEye::ChannelSel" overuses wire "AGL[6]"
Net "CH1" overuses wire "AGR[4]"
Net "CH2" overuses wire "AGR[4]"
Net "CH2" overuses wire "1.024v_vref Wire"
Net "\ADC_SAR_2:Net_210\" overuses wire "GPIO P0[2] Wire"
Net "Net_3407" overuses wire "1.024v_vref Wire"
Net "AmuxEye::ChannelSel" overuses wire "GPIO P0[2] Wire"
Net "CH2" overuses wire "amuxbusR"
Net "CH2" overuses wire "amuxbusR"
Net "CH4" overuses wire "amuxbusR"
Net "ADCin" overuses wire "AGL[5]"
Net "ADCin" overuses wire "AGL[5]"
Net "AmuxEye::ChannelSel" overuses wire "AGL[5]"
Net "AmuxEye::ChannelSel" overuses wire "GPIO P0[5] Sw__1b"
Net "AmuxEye::ChannelSel" overuses wire "GPIO P0[5] Wire"
Net "AmuxNose::ChannelSel" overuses wire "GPIO P0[5] Sw__1b"
Net "AmuxNose::ChannelSel" overuses wire "GPIO P0[5] Wire"
Net "Net_1069" overuses wire "AGL[3]"
Net "CH1" overuses wire "AGL[4]"
Net "CH1" overuses wire "AGL[4]"
Net "ADCin" overuses wire "AGL[3]"
Net "ADCin" overuses wire "AGL[3]"
Net "AmuxEye::ChannelSel" overuses wire "AGL[4]"
Net "Net_1069" overuses wire "dsm0+ Wire"
Net "AmuxEye::ChannelSel" overuses wire "dsm0+ Wire"
Net "Net_1069" overuses wire "SAR vplus wire L"
Net "ADCin" overuses wire "SAR vplus wire L"
Net "ADCin" overuses wire "SAR vplus wire L"
Net "\ADC_SAR_1:Net_126\" overuses wire "SAR vminus wire L"
Net "AmuxEye::ChannelSel" overuses wire "SAR vminus wire L"
Net "\ADC_SAR_2:Net_210\" overuses wire "GPIO P0[2] Wire"
Net "AmuxEye::ChannelSel" overuses wire "GPIO P0[2] Wire"
Net "CH1b" overuses wire "AGL[7]"
Net "AmuxEye::ChannelSel" overuses wire "AGL[7]"
Net "AmuxEye::ChannelSel" overuses wire "AGL[7]"
Net "\ADC_SAR_1:Net_126\" overuses wire "SAR vminus wire L"
Net "AmuxEye::ChannelSel" overuses wire "SAR vminus wire L"
Net "Net_3405" overuses wire "AGL[1]"
Net "AmuxEye::ChannelSel" overuses wire "AGL[1]"
Net "AmuxEye::ChannelSel" overuses wire "GPIO P2[5] Sw__1b"
Net "AmuxEye::ChannelSel" overuses wire "GPIO P2[5] Wire"
Net "AmuxNose::ChannelSel" overuses wire "GPIO P2[5] Sw__1b"
Net "AmuxNose::ChannelSel" overuses wire "GPIO P2[5] Wire"
Net "CH2a" overuses wire "AGL[0]"
Net "ADCin" overuses wire "SAR vplus wire L"
Net "ADCin" overuses wire "SAR vplus wire L"
Net "Net_3405" overuses wire "amuxbusL"
Net "AmuxEye::ChannelSel" overuses wire "SAR vplus wire L"
Net "AmuxEye::ChannelSel" overuses wire "AGL[0]"
Net "AmuxEye::ChannelSel" overuses wire "GPIO P2[0] Sw__1b"
Net "AmuxEye::ChannelSel" overuses wire "GPIO P2[0] Wire"
Net "AmuxEye::ChannelSel" overuses wire "amuxbusL"
Net "AmuxEye::ChannelSel" overuses wire "amuxbusL"
Net "AmuxEye::ChannelSel" overuses wire "amuxbusL"
Net "AmuxEye::ChannelSel" overuses wire "amuxbusL"
Net "AmuxEye::ChannelSel" overuses wire "amuxbusL"
Net "AmuxEye::ChannelSel" overuses wire "AGL[0]"
Net "AmuxNose::ChannelSel" overuses wire "GPIO P2[0] Sw__1b"
Net "AmuxNose::ChannelSel" overuses wire "GPIO P2[0] Wire"
Net "Net_1069" overuses wire "dsm0+ Wire"
Net "CH1" overuses wire "AGL[4]"
Net "CH1" overuses wire "AGL[4]"
Net "ADCin" overuses wire "dsm0+ Wire"
Net "AmuxEye::ChannelSel" overuses wire "AGL[4]"
Net "Net_1069" overuses wire "cmp1 v vref6 Mux__1b"
Net "Net_1069" overuses wire "cmp1_vref"
Net "Net_1069" overuses wire "comp2- Wire"
Net "ADCin" overuses wire "AGL[5]"
Net "Net_4502" overuses wire "cmp1 v vref6 Mux__0b"
Net "Net_4502" overuses wire "cmp1_vref"
Net "Net_3407" overuses wire "comp2- Wire"
Net "AmuxEye::ChannelSel" overuses wire "AGL[5]"
Net "CH2" overuses wire "AGR[6]"
Net "CH2" overuses wire "AGL2AGR[6] Sw__0b"
Net "CH2" overuses wire "AGL[6]"
Net "CH2" overuses wire "AGR[6]"
Net "ADCin" overuses wire "AGL[6]"
Net "ADCin" overuses wire "AGL2AGR[6] Sw__0b"
Net "ADCin" overuses wire "AGR[6]"
Net "ADCin" overuses wire "AGL[6]"
Analog Routing phase: Elapsed time ==> 0s.187ms
</CYPRESSTAG>
<CYPRESSTAG name="Analog Code Generation">
============ Analog Final Answer Routes ============
Dump of CyAnalogRoutingResultsDB
Map of net to items {
  Net: Net_1042 {
    opamp_0_vplus
  }
  Net: Net_4340 {
    p2_0
  }
  Net: Net_3901 {
    p2_5
  }
  Net: Net_3902 {
    p2_4
  }
  Net: Net_3903 {
    p2_3
  }
  Net: Net_3904 {
    p0_3
  }
  Net: Net_1044 {
    p0_5
  }
  Net: main_sig {
    p2_6
  }
  Net: Net_1069 {
    common_Vdda/2
    common_Vdda/2_x_comp_vref_vdda
    comp_vref_vdda
    abusl0_x_comp_vref_vdda
    abusl0
    abusl0_x_comp_0_vplus
    comp_0_vplus
    agl3_x_comp_0_vplus
    agl3
    agl3_x_p2_7
    p2_7
  }
  Net: CH1 {
    sc_0_vin
    agl4_x_sc_0_vin
    agl4
    agl4_x_agr4
    agr4
    agr4_x_p3_0
    p3_0
    agr4_x_sc_1_vin
    sc_1_vin
    agl4_x_vidac_2_iout
    vidac_2_iout
  }
  Net: CH1a {
    sc_1_vout
    agr1_x_sc_1_vout
    agr1
    agr1_x_p1_5
    p1_5
  }
  Net: CH1b {
    sc_0_vout
    agl7_x_sc_0_vout
    agl7
    agl7_x_p0_7
    p0_7
  }
  Net: CH2 {
    sc_3_vin
    agr2_x_sc_3_vin
    agr2
    agl2_x_agr2
    agl2
    agl2_x_sc_2_vin
    sc_2_vin
    agr5_x_sc_3_vin
    agr5
    agr5_x_p3_5
    p3_5
    agr5_x_vidac_3_iout
    vidac_3_iout
  }
  Net: CH2a {
    sc_2_vout
    agl0_x_sc_2_vout
    agl0
    agl0_x_p15_4
    p15_4
  }
  Net: CH2b {
    sc_3_vout
    agr0_x_sc_3_vout
    agr0
    agr0_x_p1_4
    p1_4
  }
  Net: CH3 {
    vidac_0_iout
    p0_6_x_vidac_0_iout
    p0_6
  }
  Net: CH4 {
    vidac_1_iout
    amuxbusr_x_vidac_1_iout
    amuxbusr
    amuxbusr_x_p3_1
    p3_1
  }
  Net: ADCin {
    p0_1
    opamp_0_vminus_x_p0_1
    opamp_0_vminus
    agl6_x_opamp_0_vminus
    agl6
    agl6_x_agr6
    agr6
    agr6_x_sar_1_vplus
    sar_1_vplus
    agl6_x_sar_0_vplus
    sar_0_vplus
  }
  Net: \ADC_SAR_1:Net_126\ {
    sar_0_vrefhi
    sar_0_vminus_x_sar_0_vrefhi
    sar_0_vminus
  }
  Net: \ADC_SAR_1:Net_210\ {
    p0_4
    p0_4_exvref
  }
  Net: \ADC_SAR_1:Net_235\ {
    sar_1_vref
    sar_1_vref_x_sar_1_vref_vdda_vdda_2
    sar_1_vref_vdda_vdda_2
    common_sar_vref_vdda/2_x_sar_1_vref_vdda_vdda_2
    common_sar_vref_vdda/2
    common_sar_vref_vdda/2_x_sar_0_vref_vdda_vdda_2
    sar_0_vref_vdda_vdda_2
    sar_0_vref_x_sar_0_vref_vdda_vdda_2
    sar_0_vref
  }
  Net: \ADC_SAR_2:Net_126\ {
    sar_1_vrefhi
    sar_1_vminus_x_sar_1_vrefhi
    sar_1_vminus
  }
  Net: \ADC_SAR_2:Net_210\ {
    p0_2
    p0_2_exvref
  }
  Net: Net_4502 {
    vref_cmp1_0256
    comp_vref_vdda_0256_x_vref_cmp1_0256
    comp_vref_vdda_0256
    comp_3_vminus_x_comp_vref_vdda_0256
    comp_3_vminus
    agr7_x_comp_3_vminus
    agr7
    agr7_x_opamp_3_vplus
    opamp_3_vplus
  }
  Net: Net_4554 {
    p3_7
    opamp_3_vminus_x_p3_7
    opamp_3_vminus
  }
  Net: Net_3405 {
    p15_5
    agl1_x_p15_5
    agl1
    agl1_x_comp_2_vplus
    comp_2_vplus
  }
  Net: Net_3407 {
    common_vref_1024
    comp_02_vref_1024
    comp_02_vref_1024_x_comp_2_vminus
    comp_2_vminus
  }
  Net: \IDAC8_1:Net_124\ {
  }
  Net: \IDAC8_2:Net_124\ {
  }
  Net: \IDAC8_3:Net_124\ {
  }
  Net: \IDAC8_4:Net_124\ {
  }
  Net: \sample_CH1a:Net_104\ {
  }
  Net: \sample_CH1b:Net_104\ {
  }
  Net: \sample_CH2a:Net_104\ {
  }
  Net: \sample_CH2b:Net_104\ {
  }
  Net: AmuxNet::ChannelSel {
    opamp_0_vplus
    agl5_x_opamp_0_vplus
    agl5
    agl5_x_p4_1
    p4_1
    amuxbusl_x_p4_1
    amuxbusl
    amuxbusl_x_p2_5
    amuxbusl_x_p0_5
    amuxbusl_x_p2_0
    amuxbusl_x_p2_3
    amuxbusl_x_p2_4
    amuxbusl_x_p0_3
    amuxbusl_x_p2_6
    p2_5
    p0_5
    p2_0
    p2_3
    p2_4
    p0_3
    p2_6
  }
}
Map of item to net {
  common_Vdda/2                                    -> Net_1069
  common_Vdda/2_x_comp_vref_vdda                   -> Net_1069
  comp_vref_vdda                                   -> Net_1069
  abusl0_x_comp_vref_vdda                          -> Net_1069
  abusl0                                           -> Net_1069
  abusl0_x_comp_0_vplus                            -> Net_1069
  comp_0_vplus                                     -> Net_1069
  agl3_x_comp_0_vplus                              -> Net_1069
  agl3                                             -> Net_1069
  agl3_x_p2_7                                      -> Net_1069
  p2_7                                             -> Net_1069
  sc_0_vin                                         -> CH1
  agl4_x_sc_0_vin                                  -> CH1
  agl4                                             -> CH1
  agl4_x_agr4                                      -> CH1
  agr4                                             -> CH1
  agr4_x_p3_0                                      -> CH1
  p3_0                                             -> CH1
  agr4_x_sc_1_vin                                  -> CH1
  sc_1_vin                                         -> CH1
  agl4_x_vidac_2_iout                              -> CH1
  vidac_2_iout                                     -> CH1
  sc_1_vout                                        -> CH1a
  agr1_x_sc_1_vout                                 -> CH1a
  agr1                                             -> CH1a
  agr1_x_p1_5                                      -> CH1a
  p1_5                                             -> CH1a
  sc_0_vout                                        -> CH1b
  agl7_x_sc_0_vout                                 -> CH1b
  agl7                                             -> CH1b
  agl7_x_p0_7                                      -> CH1b
  p0_7                                             -> CH1b
  sc_3_vin                                         -> CH2
  agr2_x_sc_3_vin                                  -> CH2
  agr2                                             -> CH2
  agl2_x_agr2                                      -> CH2
  agl2                                             -> CH2
  agl2_x_sc_2_vin                                  -> CH2
  sc_2_vin                                         -> CH2
  agr5_x_sc_3_vin                                  -> CH2
  agr5                                             -> CH2
  agr5_x_p3_5                                      -> CH2
  p3_5                                             -> CH2
  agr5_x_vidac_3_iout                              -> CH2
  vidac_3_iout                                     -> CH2
  sc_2_vout                                        -> CH2a
  agl0_x_sc_2_vout                                 -> CH2a
  agl0                                             -> CH2a
  agl0_x_p15_4                                     -> CH2a
  p15_4                                            -> CH2a
  sc_3_vout                                        -> CH2b
  agr0_x_sc_3_vout                                 -> CH2b
  agr0                                             -> CH2b
  agr0_x_p1_4                                      -> CH2b
  p1_4                                             -> CH2b
  vidac_0_iout                                     -> CH3
  p0_6_x_vidac_0_iout                              -> CH3
  p0_6                                             -> CH3
  vidac_1_iout                                     -> CH4
  amuxbusr_x_vidac_1_iout                          -> CH4
  amuxbusr                                         -> CH4
  amuxbusr_x_p3_1                                  -> CH4
  p3_1                                             -> CH4
  p0_1                                             -> ADCin
  opamp_0_vminus_x_p0_1                            -> ADCin
  opamp_0_vminus                                   -> ADCin
  agl6_x_opamp_0_vminus                            -> ADCin
  agl6                                             -> ADCin
  agl6_x_agr6                                      -> ADCin
  agr6                                             -> ADCin
  agr6_x_sar_1_vplus                               -> ADCin
  sar_1_vplus                                      -> ADCin
  agl6_x_sar_0_vplus                               -> ADCin
  sar_0_vplus                                      -> ADCin
  sar_0_vrefhi                                     -> \ADC_SAR_1:Net_126\
  sar_0_vminus_x_sar_0_vrefhi                      -> \ADC_SAR_1:Net_126\
  sar_0_vminus                                     -> \ADC_SAR_1:Net_126\
  p0_4                                             -> \ADC_SAR_1:Net_210\
  p0_4_exvref                                      -> \ADC_SAR_1:Net_210\
  sar_1_vref                                       -> \ADC_SAR_1:Net_235\
  sar_1_vref_x_sar_1_vref_vdda_vdda_2              -> \ADC_SAR_1:Net_235\
  sar_1_vref_vdda_vdda_2                           -> \ADC_SAR_1:Net_235\
  common_sar_vref_vdda/2_x_sar_1_vref_vdda_vdda_2  -> \ADC_SAR_1:Net_235\
  common_sar_vref_vdda/2                           -> \ADC_SAR_1:Net_235\
  common_sar_vref_vdda/2_x_sar_0_vref_vdda_vdda_2  -> \ADC_SAR_1:Net_235\
  sar_0_vref_vdda_vdda_2                           -> \ADC_SAR_1:Net_235\
  sar_0_vref_x_sar_0_vref_vdda_vdda_2              -> \ADC_SAR_1:Net_235\
  sar_0_vref                                       -> \ADC_SAR_1:Net_235\
  sar_1_vrefhi                                     -> \ADC_SAR_2:Net_126\
  sar_1_vminus_x_sar_1_vrefhi                      -> \ADC_SAR_2:Net_126\
  sar_1_vminus                                     -> \ADC_SAR_2:Net_126\
  p0_2                                             -> \ADC_SAR_2:Net_210\
  p0_2_exvref                                      -> \ADC_SAR_2:Net_210\
  vref_cmp1_0256                                   -> Net_4502
  comp_vref_vdda_0256_x_vref_cmp1_0256             -> Net_4502
  comp_vref_vdda_0256                              -> Net_4502
  comp_3_vminus_x_comp_vref_vdda_0256              -> Net_4502
  comp_3_vminus                                    -> Net_4502
  agr7_x_comp_3_vminus                             -> Net_4502
  agr7                                             -> Net_4502
  agr7_x_opamp_3_vplus                             -> Net_4502
  opamp_3_vplus                                    -> Net_4502
  p3_7                                             -> Net_4554
  opamp_3_vminus_x_p3_7                            -> Net_4554
  opamp_3_vminus                                   -> Net_4554
  p15_5                                            -> Net_3405
  agl1_x_p15_5                                     -> Net_3405
  agl1                                             -> Net_3405
  agl1_x_comp_2_vplus                              -> Net_3405
  comp_2_vplus                                     -> Net_3405
  common_vref_1024                                 -> Net_3407
  comp_02_vref_1024                                -> Net_3407
  comp_02_vref_1024_x_comp_2_vminus                -> Net_3407
  comp_2_vminus                                    -> Net_3407
  opamp_0_vplus                                    -> Net_1042
  p2_0                                             -> Net_4340
  p2_5                                             -> Net_3901
  p2_4                                             -> Net_3902
  p2_3                                             -> Net_3903
  p0_3                                             -> Net_3904
  p0_5                                             -> Net_1044
  p2_6                                             -> main_sig
  agl5_x_opamp_0_vplus                             -> AmuxNet::ChannelSel
  agl5                                             -> AmuxNet::ChannelSel
  agl5_x_p4_1                                      -> AmuxNet::ChannelSel
  p4_1                                             -> AmuxNet::ChannelSel
  amuxbusl_x_p4_1                                  -> AmuxNet::ChannelSel
  amuxbusl                                         -> AmuxNet::ChannelSel
  amuxbusl_x_p2_5                                  -> AmuxNet::ChannelSel
  amuxbusl_x_p0_5                                  -> AmuxNet::ChannelSel
  amuxbusl_x_p2_0                                  -> AmuxNet::ChannelSel
  amuxbusl_x_p2_3                                  -> AmuxNet::ChannelSel
  amuxbusl_x_p2_4                                  -> AmuxNet::ChannelSel
  amuxbusl_x_p0_3                                  -> AmuxNet::ChannelSel
  amuxbusl_x_p2_6                                  -> AmuxNet::ChannelSel
}
Mux Info {
  Mux: ChannelSel {
     Mouth: Net_1042
     Guts:  AmuxNet::ChannelSel
     IsSingleSwitching: False
     IsStaticSwitching: True
     IsAtMostOneSwitch: False
    Arm: 0 {
      Net:   Net_4340
      Outer: amuxbusl_x_p2_0
      Inner: __open__
      Path {
        p2_0
        amuxbusl_x_p2_0
        amuxbusl
        amuxbusl_x_p4_1
        p4_1
        agl5_x_p4_1
        agl5
        agl5_x_opamp_0_vplus
        opamp_0_vplus
      }
    }
    Arm: 1 {
      Net:   Net_3901
      Outer: amuxbusl_x_p2_5
      Inner: __open__
      Path {
        p2_5
        amuxbusl_x_p2_5
        amuxbusl
        amuxbusl_x_p4_1
        p4_1
        agl5_x_p4_1
        agl5
        agl5_x_opamp_0_vplus
        opamp_0_vplus
      }
    }
    Arm: 2 {
      Net:   Net_3902
      Outer: amuxbusl_x_p2_4
      Inner: __open__
      Path {
        p2_4
        amuxbusl_x_p2_4
        amuxbusl
        amuxbusl_x_p4_1
        p4_1
        agl5_x_p4_1
        agl5
        agl5_x_opamp_0_vplus
        opamp_0_vplus
      }
    }
    Arm: 3 {
      Net:   Net_3903
      Outer: amuxbusl_x_p2_3
      Inner: __open__
      Path {
        p2_3
        amuxbusl_x_p2_3
        amuxbusl
        amuxbusl_x_p4_1
        p4_1
        agl5_x_p4_1
        agl5
        agl5_x_opamp_0_vplus
        opamp_0_vplus
      }
    }
    Arm: 4 {
      Net:   Net_3904
      Outer: amuxbusl_x_p0_3
      Inner: __open__
      Path {
        p0_3
        amuxbusl_x_p0_3
        amuxbusl
        amuxbusl_x_p4_1
        p4_1
        agl5_x_p4_1
        agl5
        agl5_x_opamp_0_vplus
        opamp_0_vplus
      }
    }
    Arm: 5 {
      Net:   Net_1044
      Outer: amuxbusl_x_p0_5
      Inner: __open__
      Path {
        p0_5
        amuxbusl_x_p0_5
        amuxbusl
        amuxbusl_x_p4_1
        p4_1
        agl5_x_p4_1
        agl5
        agl5_x_opamp_0_vplus
        opamp_0_vplus
      }
    }
    Arm: 6 {
      Net:   main_sig
      Outer: amuxbusl_x_p2_6
      Inner: __open__
      Path {
        p2_6
        amuxbusl_x_p2_6
        amuxbusl
        amuxbusl_x_p4_1
        p4_1
        agl5_x_p4_1
        agl5
        agl5_x_opamp_0_vplus
        opamp_0_vplus
      }
    }
  }
}
Dump of CyP35AnalogRoutingResultsDB
IsVddaHalfUsedForComp = True
IsVddaHalfUsedForSar0 = True
IsVddaHalfUsedForSar1 = True
Analog Code Generation phase: Elapsed time ==> 0s.018ms
</CYPRESSTAG>
<CYPRESSTAG name="Digital Placement">
<CYPRESSTAG name="Detailed placement messages">
I2076: Total run-time: 3.3 sec.

</CYPRESSTAG>
<CYPRESSTAG name="PLD Packing">
<CYPRESSTAG name="PLD Packing Summary" expanded>

------------------------------------------------------------
PLD Packing Summary
------------------------------------------------------------
            Resource Type : Used : Free :  Max :  % Used
    ====================================================
                     PLDs :   22 :   26 :   48 :  45.83%

<CYPRESSTAG name="PLD Statistics">

        PLD Resource Type :     Average/LAB
    =======================================
                   Inputs :            6.09
                   Pterms :            5.14
               Macrocells :            2.59
</CYPRESSTAG>
<CYPRESSTAG name="Packed PLD Contents">
Packed PLD Contents not displayed at this verbose level.</CYPRESSTAG>
</CYPRESSTAG>
PLD Packing: Elapsed time ==> 0s.002ms
</CYPRESSTAG>
<CYPRESSTAG name="Partitioning">
<CYPRESSTAG name="Initial Partitioning Summary">
Initial Partitioning Summary not displayed at this verbose level.</CYPRESSTAG>
<CYPRESSTAG name="Final Partitioning Summary">
Final Partitioning Summary not displayed at this verbose level.</CYPRESSTAG>
Partitioning: Elapsed time ==> 0s.158ms
</CYPRESSTAG>
<CYPRESSTAG name="Final Placement Summary">

------------------------------------------------------------
Final Placement Summary
------------------------------------------------------------

       Resource Type :      Count : Avg Inputs : Avg Outputs
    ========================================================
                 UDB :         13 :       6.92 :       4.38
<CYPRESSTAG name="Final Placement Details">
<CYPRESSTAG name="Component Details">

------------------------------------------------------------
Component Placement Details
------------------------------------------------------------
UDB [UDB=(0,0)] contents:
LAB@[UDB=(0,0)][LB=0] #macrocells=1, #inputs=6, #pterms=3
{
    [McSlotId=0]:     MacroCell: Name=clkD1ab, Mode=(Combinatorial) @ [UDB=(0,0)][LB=0][MC=0]
        Total # of inputs        : 6
        Total # of product terms : 3
            Clock Enable: True
        Main Equation            : 3 pterms
        !(
              !Net_491 * !Net_3406 * !Net_747 * Net_3513
            + !Net_491 * Net_2776 * !Net_747 * Net_3513
            + !Net_491 * !Net_3912_local
        );
        Output = clkD1ab (fanout=1)
        Properties               : 
        {
        }

    [McSlotId=1]: (empty)
    [McSlotId=2]: (empty)
    [McSlotId=3]: (empty)
}

LAB@[UDB=(0,0)][LB=1] #macrocells=2, #inputs=6, #pterms=5
{
    [McSlotId=0]: (empty)
    [McSlotId=1]:     MacroCell: Name=Net_3870, Mode=(Combinatorial) @ [UDB=(0,0)][LB=1][MC=1]
        Total # of inputs        : 6
        Total # of product terms : 3
            Clock Enable: True
        Main Equation            : 3 pterms
        (
              !Net_491 * !Net_3406 * !Net_747 * Net_3513
            + !Net_491 * Net_2776 * !Net_747 * Net_3513
            + !Net_491 * !Net_3912_local
        );
        Output = Net_3870 (fanout=1)
        Properties               : 
        {
        }

    [McSlotId=2]:     MacroCell: Name=trigOutput, Mode=(Combinatorial) @ [UDB=(0,0)][LB=1][MC=2]
        Total # of inputs        : 4
        Total # of product terms : 2
            Clock Enable: True
        Main Equation            : 2 pterms
        !(
              !Net_3406 * !Net_747 * Net_3513
            + Net_2776 * !Net_747 * Net_3513
        );
        Output = trigOutput (fanout=1)
        Properties               : 
        {
        }

    [McSlotId=3]: (empty)
}

datapathcell: Name =\ClockShift_4:bSR:sC8:BShiftRegDp:u0\
    PORT MAP (
        clock => ClockBlock_BUS_CLK ,
        cs_addr_2 => \ClockShift_4:bSR:ctrl_clk_enable\ ,
        route_si => clkD4 ,
        so_comb => clkD4 ,
        f0_bus_stat_comb => \ClockShift_4:bSR:status_4\ ,
        f0_blk_stat_comb => \ClockShift_4:bSR:status_3\ ,
        f1_bus_stat_comb => \ClockShift_4:bSR:status_6\ ,
        f1_blk_stat_comb => \ClockShift_4:bSR:status_5\ ,
        clk_en => clkSAMP_ADC__SYNC_OUT );
    Properties:
    {
        a0_init = "00000000"
        a1_init = "00000000"
        ce0_sync = 1
        ce1_sync = 1
        cl0_sync = 1
        cl1_sync = 1
        cmsb_sync = 1
        co_msb_sync = 1
        cy_dpconfig = "0000100000000000000010000000000000001000000000000000100000000000000010100101000010101000010000000000000011000000101010000100000011111111000000001111111111111111010101011110101001001000101100000000000000011100"
        d0_init = "00000000"
        d1_init = "00000000"
        f0_blk_sync = 1
        f0_bus_sync = 1
        f1_blk_sync = 1
        f1_bus_sync = 1
        ff0_sync = 1
        ff1_sync = 1
        ov_msb_sync = 1
        so_sync = 1
        z0_sync = 1
        z1_sync = 1
    }
    Clock Polarity: Active Low
    Clock Enable: PosEdge(clkSAMP_ADC__SYNC_OUT)

statusicell: Name =\ClockShift_4:bSR:StsReg\
    PORT MAP (
        clock => ClockBlock_BUS_CLK ,
        status_6 => \ClockShift_4:bSR:status_6\ ,
        status_5 => \ClockShift_4:bSR:status_5\ ,
        status_4 => \ClockShift_4:bSR:status_4\ ,
        status_3 => \ClockShift_4:bSR:status_3\ ,
        clk_en => clkSAMP_ADC__SYNC_OUT );
    Properties:
    {
        cy_force_order = 1
        cy_int_mask = "0000111"
        cy_md_select = "0000111"
    }
    Clock Polarity: Active Low
    Clock Enable: PosEdge(clkSAMP_ADC__SYNC_OUT)

controlcell: Name =\ClockShift_4:bSR:SyncCtl:CtrlReg\
    PORT MAP (
        clock => ClockBlock_BUS_CLK ,
        control_7 => \ClockShift_4:bSR:control_7\ ,
        control_6 => \ClockShift_4:bSR:control_6\ ,
        control_5 => \ClockShift_4:bSR:control_5\ ,
        control_4 => \ClockShift_4:bSR:control_4\ ,
        control_3 => \ClockShift_4:bSR:control_3\ ,
        control_2 => \ClockShift_4:bSR:control_2\ ,
        control_1 => \ClockShift_4:bSR:control_1\ ,
        control_0 => \ClockShift_4:bSR:ctrl_clk_enable\ ,
        clk_en => clkSAMP_ADC__SYNC_OUT );
    Properties:
    {
        cy_ctrl_mode_0 = "00000001"
        cy_ctrl_mode_1 = "00000000"
        cy_ext_reset = 0
        cy_force_order = 1
        cy_init_value = "00000000"
    }
    Clock Polarity: Active Low
    Clock Enable: PosEdge(clkSAMP_ADC__SYNC_OUT)

UDB [UDB=(0,1)] contents:
LAB@[UDB=(0,1)][LB=0] #macrocells=4, #inputs=8, #pterms=7
{
    [McSlotId=0]:     MacroCell: Name=clkD2ab, Mode=(Combinatorial) @ [UDB=(0,1)][LB=0][MC=0]
        Total # of inputs        : 6
        Total # of product terms : 3
            Clock Enable: True
        Main Equation            : 3 pterms
        (
              !Net_3406 * !Net_747 * Net_3513 * Net_4072
            + Net_2776 * !Net_747 * Net_3513 * Net_4072
            + Net_4072 * !Net_4075_local
        );
        Output = clkD2ab (fanout=1)
        Properties               : 
        {
        }

    [McSlotId=1]:     MacroCell: Name=Net_238, Mode=(Combinatorial) @ [UDB=(0,1)][LB=0][MC=1]
        Total # of inputs        : 1
        Total # of product terms : 1
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              !\UART_1:BUART:txn\
        );
        Output = Net_238 (fanout=1)
        Properties               : 
        {
        }

    [McSlotId=2]:     MacroCell: Name=Net_3084, Mode=(Combinatorial) @ [UDB=(0,1)][LB=0][MC=2]
        Total # of inputs        : 3
        Total # of product terms : 2
            Clock Enable: True
        Main Equation            : 2 pterms
        (
              Net_2776 * Net_747
            + Net_2776 * !Net_3513
        );
        Output = Net_3084 (fanout=1)
        Properties               : 
        {
        }

    [McSlotId=3]:     MacroCell: Name=\UART_1:BUART:rx_last\, Mode=(D-Register) @ [UDB=(0,1)][LB=0][MC=3]
        Total # of inputs        : 1
        Total # of product terms : 1
        List of special equations: 
            Clock  = (ClockBlock_BUS_CLK) => Global
            Clock Enable: PosEdge(fastClk)
        Main Equation            : 1 pterm
        (
              Net_243_SYNCOUT
        );
        Output = \UART_1:BUART:rx_last\ (fanout=1)
        Properties               : 
        {
        }
}

LAB@[UDB=(0,1)][LB=1] #macrocells=1, #inputs=6, #pterms=3
{
    [McSlotId=0]: (empty)
    [McSlotId=1]: (empty)
    [McSlotId=2]: (empty)
    [McSlotId=3]:     MacroCell: Name=Net_3963, Mode=(Combinatorial) @ [UDB=(0,1)][LB=1][MC=3]
        Total # of inputs        : 6
        Total # of product terms : 3
            Clock Enable: True
        Main Equation            : 3 pterms
        !(
              !Net_3406 * !Net_747 * Net_3513 * Net_4072
            + Net_2776 * !Net_747 * Net_3513 * Net_4072
            + Net_4072 * !Net_4075_local
        );
        Output = Net_3963 (fanout=1)
        Properties               : 
        {
        }
}

datapathcell: Name =\ClockShift_3:bSR:sC8:BShiftRegDp:u0\
    PORT MAP (
        clock => ClockBlock_BUS_CLK ,
        cs_addr_2 => \ClockShift_3:bSR:ctrl_clk_enable\ ,
        route_si => clkD3 ,
        so_comb => clkD3 ,
        f0_bus_stat_comb => \ClockShift_3:bSR:status_4\ ,
        f0_blk_stat_comb => \ClockShift_3:bSR:status_3\ ,
        f1_bus_stat_comb => \ClockShift_3:bSR:status_6\ ,
        f1_blk_stat_comb => \ClockShift_3:bSR:status_5\ ,
        clk_en => clkSAMP_ADC__SYNC_OUT_1 );
    Properties:
    {
        a0_init = "00000000"
        a1_init = "00000000"
        ce0_sync = 1
        ce1_sync = 1
        cl0_sync = 1
        cl1_sync = 1
        cmsb_sync = 1
        co_msb_sync = 1
        cy_dpconfig = "0000100000000000000010000000000000001000000000000000100000000000000010100101000010101000010000000000000011000000101010000100000011111111000000001111111111111111010101011110101001001000101100000000000000011100"
        d0_init = "00000000"
        d1_init = "00000000"
        f0_blk_sync = 1
        f0_bus_sync = 1
        f1_blk_sync = 1
        f1_bus_sync = 1
        ff0_sync = 1
        ff1_sync = 1
        ov_msb_sync = 1
        so_sync = 1
        z0_sync = 1
        z1_sync = 1
    }
    Clock Polarity: Active Low
    Clock Enable: PosEdge(clkSAMP_ADC__SYNC_OUT_1)

controlcell: Name =\enableTrigOut:Sync:ctrl_reg\
    PORT MAP (
        control_7 => \enableTrigOut:control_7\ ,
        control_6 => \enableTrigOut:control_6\ ,
        control_5 => \enableTrigOut:control_5\ ,
        control_4 => \enableTrigOut:control_4\ ,
        control_3 => \enableTrigOut:control_3\ ,
        control_2 => \enableTrigOut:control_2\ ,
        control_1 => \enableTrigOut:control_1\ ,
        control_0 => Net_2776 );
    Properties:
    {
        cy_ctrl_mode_0 = "00000000"
        cy_ctrl_mode_1 = "00000000"
        cy_ext_reset = 0
        cy_force_order = 1
        cy_init_value = "00000001"
    }
    Clock Enable: True

synccell: Name =RxBLE(0)_SYNC
    PORT MAP (
        in => Net_243 ,
        out => Net_243_SYNCOUT ,
        clock => ClockBlock_BUS_CLK );
    Properties:
    {
    }
    Clock Polarity: Active High
    Clock Enable: True

UDB [UDB=(0,2)] contents:
LAB@[UDB=(0,2)][LB=0] #macrocells=4, #inputs=11, #pterms=8
{
    [McSlotId=0]:     MacroCell: Name=\clockAdjust:MODULE_6:g2:a0:g1:z1:s0:g0:u0:c_12\, Mode=(Combinatorial) @ [UDB=(0,2)][LB=0][MC=0]
        Total # of inputs        : 11
        Total # of product terms : 5
            Clock Enable: True
        Main Equation            : 5 pterms
        (
              \clockAdjust:cnt_12\
            + \clockAdjust:cnt_11\ * \clockAdjust:cnt_10\ * 
              \clockAdjust:cnt_9\
            + \clockAdjust:cnt_11\ * \clockAdjust:cnt_10\ * 
              \clockAdjust:cnt_8\ * \clockAdjust:cnt_7\ * \clockAdjust:cnt_6\
            + \clockAdjust:cnt_11\ * \clockAdjust:cnt_10\ * 
              \clockAdjust:cnt_8\ * \clockAdjust:cnt_7\ * \clockAdjust:cnt_5\ * 
              \clockAdjust:cnt_4\
            + \clockAdjust:cnt_11\ * \clockAdjust:cnt_10\ * 
              \clockAdjust:cnt_8\ * \clockAdjust:cnt_7\ * \clockAdjust:cnt_5\ * 
              \clockAdjust:cnt_3\ * \clockAdjust:cnt_2\
        );
        Output = \clockAdjust:MODULE_6:g2:a0:g1:z1:s0:g0:u0:c_12\ (fanout=7)
        Properties               : 
        {
            soft = 1
        }

    [McSlotId=1]:     MacroCell: Name=\clockAdjust:cnt_12\, Mode=(T-Register) @ [UDB=(0,2)][LB=0][MC=1]
        Total # of inputs        : 10
        Total # of product terms : 4
        List of special equations: 
            Clock  = (ClockBlock_BUS_CLK) => Global
            Clock Enable: True
        Main Equation            : 4 pterms
        !(
              \clockAdjust:cnt_11\ * \clockAdjust:cnt_10\ * 
              \clockAdjust:cnt_9\
            + \clockAdjust:cnt_11\ * \clockAdjust:cnt_10\ * 
              \clockAdjust:cnt_8\ * \clockAdjust:cnt_7\ * \clockAdjust:cnt_6\
            + \clockAdjust:cnt_11\ * \clockAdjust:cnt_10\ * 
              \clockAdjust:cnt_8\ * \clockAdjust:cnt_7\ * \clockAdjust:cnt_5\ * 
              \clockAdjust:cnt_4\
            + \clockAdjust:cnt_11\ * \clockAdjust:cnt_10\ * 
              \clockAdjust:cnt_8\ * \clockAdjust:cnt_7\ * \clockAdjust:cnt_5\ * 
              \clockAdjust:cnt_3\ * \clockAdjust:cnt_2\
        );
        Output = \clockAdjust:cnt_12\ (fanout=1)
        Properties               : 
        {
        }

    [McSlotId=2]:     MacroCell: Name=\clockAdjust:cnt_9\, Mode=(T-Register) @ [UDB=(0,2)][LB=0][MC=2]
        Total # of inputs        : 7
        Total # of product terms : 3
        List of special equations: 
            Clock  = (ClockBlock_BUS_CLK) => Global
            Clock Enable: True
        Main Equation            : 3 pterms
        !(
              \clockAdjust:cnt_8\ * \clockAdjust:cnt_7\ * \clockAdjust:cnt_6\
            + \clockAdjust:cnt_8\ * \clockAdjust:cnt_7\ * \clockAdjust:cnt_5\ * 
              \clockAdjust:cnt_4\
            + \clockAdjust:cnt_8\ * \clockAdjust:cnt_7\ * \clockAdjust:cnt_5\ * 
              \clockAdjust:cnt_3\ * \clockAdjust:cnt_2\
        );
        Output = \clockAdjust:cnt_9\ (fanout=4)
        Properties               : 
        {
        }

    [McSlotId=3]:     MacroCell: Name=\clockAdjust:cnt_2\, Mode=(T-Register) @ [UDB=(0,2)][LB=0][MC=3]
        Total # of inputs        : 0
        Total # of product terms : 0
        List of special equations: 
            Clock  = (ClockBlock_BUS_CLK) => Global
            Clock Enable: True
        Main Equation            : 0 pterms
        !(
            0
        );
        Output = \clockAdjust:cnt_2\ (fanout=11)
        Properties               : 
        {
        }
}

LAB@[UDB=(0,2)][LB=1] #macrocells=2, #inputs=9, #pterms=8
{
    [McSlotId=0]:     MacroCell: Name=\clockAdjust:cnt_11\, Mode=(T-Register) @ [UDB=(0,2)][LB=1][MC=0]
        Total # of inputs        : 9
        Total # of product terms : 4
        List of special equations: 
            Clock  = (ClockBlock_BUS_CLK) => Global
            Clock Enable: True
        Main Equation            : 4 pterms
        (
              \clockAdjust:cnt_10\ * \clockAdjust:cnt_9\
            + \clockAdjust:cnt_10\ * \clockAdjust:cnt_8\ * 
              \clockAdjust:cnt_7\ * \clockAdjust:cnt_6\
            + \clockAdjust:cnt_10\ * \clockAdjust:cnt_8\ * 
              \clockAdjust:cnt_7\ * \clockAdjust:cnt_5\ * \clockAdjust:cnt_4\
            + \clockAdjust:cnt_10\ * \clockAdjust:cnt_8\ * 
              \clockAdjust:cnt_7\ * \clockAdjust:cnt_5\ * \clockAdjust:cnt_3\ * 
              \clockAdjust:cnt_2\
        );
        Output = \clockAdjust:cnt_11\ (fanout=2)
        Properties               : 
        {
        }

    [McSlotId=1]:     MacroCell: Name=\clockAdjust:cnt_10\, Mode=(T-Register) @ [UDB=(0,2)][LB=1][MC=1]
        Total # of inputs        : 8
        Total # of product terms : 4
        List of special equations: 
            Clock  = (ClockBlock_BUS_CLK) => Global
            Clock Enable: True
        Main Equation            : 4 pterms
        (
              \clockAdjust:cnt_9\
            + \clockAdjust:cnt_8\ * \clockAdjust:cnt_7\ * \clockAdjust:cnt_6\
            + \clockAdjust:cnt_8\ * \clockAdjust:cnt_7\ * \clockAdjust:cnt_5\ * 
              \clockAdjust:cnt_4\
            + \clockAdjust:cnt_8\ * \clockAdjust:cnt_7\ * \clockAdjust:cnt_5\ * 
              \clockAdjust:cnt_3\ * \clockAdjust:cnt_2\
        );
        Output = \clockAdjust:cnt_10\ (fanout=3)
        Properties               : 
        {
        }

    [McSlotId=2]: (empty)
    [McSlotId=3]: (empty)
}

datapathcell: Name =\ClockShift_1ab:bSR:sC8:BShiftRegDp:u0\
    PORT MAP (
        clock => ClockBlock_BUS_CLK ,
        cs_addr_2 => \ClockShift_1ab:bSR:ctrl_clk_enable\ ,
        route_si => Net_491 ,
        so_comb => Net_491 ,
        f0_bus_stat_comb => \ClockShift_1ab:bSR:status_4\ ,
        f0_blk_stat_comb => \ClockShift_1ab:bSR:status_3\ ,
        f1_bus_stat_comb => \ClockShift_1ab:bSR:status_6\ ,
        f1_blk_stat_comb => \ClockShift_1ab:bSR:status_5\ ,
        clk_en => clkSAMP_ADC__SYNC_OUT_4 );
    Properties:
    {
        a0_init = "00000000"
        a1_init = "00000000"
        ce0_sync = 1
        ce1_sync = 1
        cl0_sync = 1
        cl1_sync = 1
        cmsb_sync = 1
        co_msb_sync = 1
        cy_dpconfig = "0000100000000000000010000000000000001000000000000000100000000000000010100101000010101000010000000000000011000000101010000100000011111111000000001111111111111111010101011110101001001000111100000000000000011100"
        d0_init = "00000000"
        d1_init = "00000000"
        f0_blk_sync = 1
        f0_bus_sync = 1
        f1_blk_sync = 1
        f1_bus_sync = 1
        ff0_sync = 1
        ff1_sync = 1
        ov_msb_sync = 1
        so_sync = 1
        z0_sync = 1
        z1_sync = 1
    }
    Clock Polarity: Active Low
    Clock Enable: PosEdge(clkSAMP_ADC__SYNC_OUT_4)

statusicell: Name =\ClockShift_3:bSR:StsReg\
    PORT MAP (
        clock => ClockBlock_BUS_CLK ,
        status_6 => \ClockShift_3:bSR:status_6\ ,
        status_5 => \ClockShift_3:bSR:status_5\ ,
        status_4 => \ClockShift_3:bSR:status_4\ ,
        status_3 => \ClockShift_3:bSR:status_3\ ,
        clk_en => clkSAMP_ADC__SYNC_OUT_1 );
    Properties:
    {
        cy_force_order = 1
        cy_int_mask = "0000111"
        cy_md_select = "0000111"
    }
    Clock Polarity: Active Low
    Clock Enable: PosEdge(clkSAMP_ADC__SYNC_OUT_1)

controlcell: Name =\ClockShift_3:bSR:SyncCtl:CtrlReg\
    PORT MAP (
        clock => ClockBlock_BUS_CLK ,
        control_7 => \ClockShift_3:bSR:control_7\ ,
        control_6 => \ClockShift_3:bSR:control_6\ ,
        control_5 => \ClockShift_3:bSR:control_5\ ,
        control_4 => \ClockShift_3:bSR:control_4\ ,
        control_3 => \ClockShift_3:bSR:control_3\ ,
        control_2 => \ClockShift_3:bSR:control_2\ ,
        control_1 => \ClockShift_3:bSR:control_1\ ,
        control_0 => \ClockShift_3:bSR:ctrl_clk_enable\ ,
        clk_en => clkSAMP_ADC__SYNC_OUT_1 );
    Properties:
    {
        cy_ctrl_mode_0 = "00000001"
        cy_ctrl_mode_1 = "00000000"
        cy_ext_reset = 0
        cy_force_order = 1
        cy_init_value = "00000000"
    }
    Clock Polarity: Active Low
    Clock Enable: PosEdge(clkSAMP_ADC__SYNC_OUT_1)

UDB [UDB=(0,3)] contents:
LAB@[UDB=(0,3)][LB=0] #macrocells=3, #inputs=6, #pterms=7
{
    [McSlotId=0]:     MacroCell: Name=\UART_1:BUART:tx_state_0\, Mode=(T-Register) @ [UDB=(0,3)][LB=0][MC=0]
        Total # of inputs        : 6
        Total # of product terms : 4
        List of special equations: 
            Clock  = (ClockBlock_BUS_CLK) => Global
            Clock Enable: PosEdge(fastClk)
        Main Equation            : 4 pterms
        (
              !\UART_1:BUART:tx_state_1\ * !\UART_1:BUART:tx_state_0\ * 
              \UART_1:BUART:tx_bitclk_enable_pre\ * 
              !\UART_1:BUART:tx_fifo_empty\
            + !\UART_1:BUART:tx_state_1\ * !\UART_1:BUART:tx_state_0\ * 
              !\UART_1:BUART:tx_fifo_empty\ * !\UART_1:BUART:tx_state_2\
            + \UART_1:BUART:tx_state_1\ * \UART_1:BUART:tx_state_0\ * 
              \UART_1:BUART:tx_bitclk_enable_pre\ * 
              \UART_1:BUART:tx_fifo_empty\ * \UART_1:BUART:tx_state_2\
            + \UART_1:BUART:tx_state_0\ * !\UART_1:BUART:tx_state_2\ * 
              \UART_1:BUART:tx_bitclk\
        );
        Output = \UART_1:BUART:tx_state_0\ (fanout=8)
        Properties               : 
        {
        }

    [McSlotId=1]:     MacroCell: Name=\UART_1:BUART:tx_status_0\, Mode=(Combinatorial) @ [UDB=(0,3)][LB=0][MC=1]
        Total # of inputs        : 5
        Total # of product terms : 1
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              !\UART_1:BUART:tx_state_1\ * !\UART_1:BUART:tx_state_0\ * 
              \UART_1:BUART:tx_bitclk_enable_pre\ * 
              \UART_1:BUART:tx_fifo_empty\ * \UART_1:BUART:tx_state_2\
        );
        Output = \UART_1:BUART:tx_status_0\ (fanout=1)
        Properties               : 
        {
        }

    [McSlotId=2]: (empty)
    [McSlotId=3]:     MacroCell: Name=\UART_1:BUART:tx_bitclk\, Mode=(D-Register) @ [UDB=(0,3)][LB=0][MC=3]
        Total # of inputs        : 4
        Total # of product terms : 2
        List of special equations: 
            Clock  = (ClockBlock_BUS_CLK) => Global
            Clock Enable: PosEdge(fastClk)
        Main Equation            : 2 pterms
        !(
              !\UART_1:BUART:tx_state_1\ * !\UART_1:BUART:tx_state_0\ * 
              \UART_1:BUART:tx_state_2\
            + !\UART_1:BUART:tx_bitclk_enable_pre\
        );
        Output = \UART_1:BUART:tx_bitclk\ (fanout=4)
        Properties               : 
        {
        }
}

LAB@[UDB=(0,3)][LB=1] #macrocells=2, #inputs=10, #pterms=7
{
    [McSlotId=0]:     MacroCell: Name=\UART_1:BUART:txn\, Mode=(D-Register) @ [UDB=(0,3)][LB=1][MC=0]
        Total # of inputs        : 7
        Total # of product terms : 5
        List of special equations: 
            Clock  = (ClockBlock_BUS_CLK) => Global
            Clock Enable: PosEdge(fastClk)
        Main Equation            : 5 pterms
        (
              \UART_1:BUART:txn\ * \UART_1:BUART:tx_state_1\ * 
              !\UART_1:BUART:tx_bitclk\
            + \UART_1:BUART:txn\ * \UART_1:BUART:tx_state_2\
            + !\UART_1:BUART:tx_state_1\ * \UART_1:BUART:tx_state_0\ * 
              !\UART_1:BUART:tx_shift_out\ * !\UART_1:BUART:tx_state_2\
            + !\UART_1:BUART:tx_state_1\ * \UART_1:BUART:tx_state_0\ * 
              !\UART_1:BUART:tx_state_2\ * !\UART_1:BUART:tx_bitclk\
            + \UART_1:BUART:tx_state_1\ * !\UART_1:BUART:tx_state_0\ * 
              !\UART_1:BUART:tx_shift_out\ * !\UART_1:BUART:tx_state_2\ * 
              !\UART_1:BUART:tx_counter_dp\ * \UART_1:BUART:tx_bitclk\
        );
        Output = \UART_1:BUART:txn\ (fanout=2)
        Properties               : 
        {
        }

    [McSlotId=1]:     MacroCell: Name=externTrigger, Mode=(Combinatorial) @ [UDB=(0,3)][LB=1][MC=1]
        Total # of inputs        : 3
        Total # of product terms : 2
            Clock Enable: True
        Main Equation            : 2 pterms
        (
              Net_3406 * !Net_2776
            + !Net_3513
        );
        Output = externTrigger (fanout=1)
        Properties               : 
        {
        }

    [McSlotId=2]: (empty)
    [McSlotId=3]: (empty)
}

datapathcell: Name =\UART_1:BUART:sTX:TxShifter:u0\
    PORT MAP (
        clock => ClockBlock_BUS_CLK ,
        cs_addr_2 => \UART_1:BUART:tx_state_1\ ,
        cs_addr_1 => \UART_1:BUART:tx_state_0\ ,
        cs_addr_0 => \UART_1:BUART:tx_bitclk_enable_pre\ ,
        so_comb => \UART_1:BUART:tx_shift_out\ ,
        f0_bus_stat_comb => \UART_1:BUART:tx_fifo_notfull\ ,
        f0_blk_stat_comb => \UART_1:BUART:tx_fifo_empty\ ,
        clk_en => fastClk );
    Properties:
    {
        a0_init = "00000000"
        a1_init = "00000000"
        ce0_sync = 1
        ce1_sync = 1
        cl0_sync = 1
        cl1_sync = 1
        cmsb_sync = 1
        co_msb_sync = 1
        cy_dpconfig = "0000000000000000000000000000000000000000000000000000000011000000000000000000000000000010010000000000000000000000000000000000000011111111000000001111111111111111000000000000000001000100111100000000000000001100"
        d0_init = "00000000"
        d1_init = "00000000"
        f0_blk_sync = 1
        f0_bus_sync = 1
        f1_blk_sync = 1
        f1_bus_sync = 1
        ff0_sync = 1
        ff1_sync = 1
        ov_msb_sync = 1
        so_sync = 1
        z0_sync = 1
        z1_sync = 1
    }
    Clock Polarity: Active High
    Clock Enable: PosEdge(fastClk)

statusicell: Name =\ClockShift_1ab:bSR:StsReg\
    PORT MAP (
        clock => ClockBlock_BUS_CLK ,
        status_6 => \ClockShift_1ab:bSR:status_6\ ,
        status_5 => \ClockShift_1ab:bSR:status_5\ ,
        status_4 => \ClockShift_1ab:bSR:status_4\ ,
        status_3 => \ClockShift_1ab:bSR:status_3\ ,
        clk_en => clkSAMP_ADC__SYNC_OUT_4 );
    Properties:
    {
        cy_force_order = 1
        cy_int_mask = "0000111"
        cy_md_select = "0000111"
    }
    Clock Polarity: Active Low
    Clock Enable: PosEdge(clkSAMP_ADC__SYNC_OUT_4)

controlcell: Name =\ClockShift_1ab:bSR:SyncCtl:CtrlReg\
    PORT MAP (
        clock => ClockBlock_BUS_CLK ,
        control_7 => \ClockShift_1ab:bSR:control_7\ ,
        control_6 => \ClockShift_1ab:bSR:control_6\ ,
        control_5 => \ClockShift_1ab:bSR:control_5\ ,
        control_4 => \ClockShift_1ab:bSR:control_4\ ,
        control_3 => \ClockShift_1ab:bSR:control_3\ ,
        control_2 => \ClockShift_1ab:bSR:control_2\ ,
        control_1 => \ClockShift_1ab:bSR:control_1\ ,
        control_0 => \ClockShift_1ab:bSR:ctrl_clk_enable\ ,
        clk_en => clkSAMP_ADC__SYNC_OUT_4 );
    Properties:
    {
        cy_ctrl_mode_0 = "00000001"
        cy_ctrl_mode_1 = "00000000"
        cy_ext_reset = 0
        cy_force_order = 1
        cy_init_value = "00000000"
    }
    Clock Polarity: Active Low
    Clock Enable: PosEdge(clkSAMP_ADC__SYNC_OUT_4)

UDB [UDB=(0,4)] contents:
LAB@[UDB=(0,4)][LB=0] #macrocells=4, #inputs=8, #pterms=8
{
    [McSlotId=0]:     MacroCell: Name=\UART_1:BUART:tx_state_2\, Mode=(T-Register) @ [UDB=(0,4)][LB=0][MC=0]
        Total # of inputs        : 6
        Total # of product terms : 4
        List of special equations: 
            Clock  = (ClockBlock_BUS_CLK) => Global
            Clock Enable: PosEdge(fastClk)
        Main Equation            : 4 pterms
        (
              !\UART_1:BUART:tx_state_1\ * !\UART_1:BUART:tx_state_0\ * 
              \UART_1:BUART:tx_bitclk_enable_pre\ * \UART_1:BUART:tx_state_2\
            + \UART_1:BUART:tx_state_1\ * \UART_1:BUART:tx_state_0\ * 
              \UART_1:BUART:tx_bitclk_enable_pre\ * \UART_1:BUART:tx_state_2\
            + \UART_1:BUART:tx_state_1\ * \UART_1:BUART:tx_state_0\ * 
              !\UART_1:BUART:tx_state_2\ * \UART_1:BUART:tx_bitclk\
            + \UART_1:BUART:tx_state_1\ * !\UART_1:BUART:tx_state_2\ * 
              \UART_1:BUART:tx_counter_dp\ * \UART_1:BUART:tx_bitclk\
        );
        Output = \UART_1:BUART:tx_state_2\ (fanout=7)
        Properties               : 
        {
        }

    [McSlotId=1]:     MacroCell: Name=\UART_1:BUART:counter_load_not\, Mode=(Combinatorial) @ [UDB=(0,4)][LB=0][MC=1]
        Total # of inputs        : 4
        Total # of product terms : 2
            Clock Enable: True
        Main Equation            : 2 pterms
        !(
              !\UART_1:BUART:tx_state_1\ * !\UART_1:BUART:tx_state_0\ * 
              \UART_1:BUART:tx_bitclk_enable_pre\
            + !\UART_1:BUART:tx_state_1\ * !\UART_1:BUART:tx_state_0\ * 
              !\UART_1:BUART:tx_state_2\
        );
        Output = \UART_1:BUART:counter_load_not\ (fanout=1)
        Properties               : 
        {
        }

    [McSlotId=2]:     MacroCell: Name=\UART_1:BUART:tx_state_1\, Mode=(T-Register) @ [UDB=(0,4)][LB=0][MC=2]
        Total # of inputs        : 6
        Total # of product terms : 3
        List of special equations: 
            Clock  = (ClockBlock_BUS_CLK) => Global
            Clock Enable: PosEdge(fastClk)
        Main Equation            : 3 pterms
        (
              \UART_1:BUART:tx_state_1\ * \UART_1:BUART:tx_state_0\ * 
              \UART_1:BUART:tx_bitclk_enable_pre\ * \UART_1:BUART:tx_state_2\
            + \UART_1:BUART:tx_state_1\ * !\UART_1:BUART:tx_state_2\ * 
              \UART_1:BUART:tx_counter_dp\ * \UART_1:BUART:tx_bitclk\
            + \UART_1:BUART:tx_state_0\ * !\UART_1:BUART:tx_state_2\ * 
              \UART_1:BUART:tx_bitclk\
        );
        Output = \UART_1:BUART:tx_state_1\ (fanout=8)
        Properties               : 
        {
        }

    [McSlotId=3]:     MacroCell: Name=\UART_1:BUART:rx_status_4\, Mode=(Combinatorial) @ [UDB=(0,4)][LB=0][MC=3]
        Total # of inputs        : 2
        Total # of product terms : 1
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \UART_1:BUART:rx_load_fifo\ * \UART_1:BUART:rx_fifofull\
        );
        Output = \UART_1:BUART:rx_status_4\ (fanout=1)
        Properties               : 
        {
        }
}

LAB@[UDB=(0,4)][LB=1] #macrocells=4, #inputs=6, #pterms=8
{
    [McSlotId=0]:     MacroCell: Name=\UART_1:BUART:pollcount_1\, Mode=(D-Register) @ [UDB=(0,4)][LB=1][MC=0]
        Total # of inputs        : 5
        Total # of product terms : 3
        List of special equations: 
            Clock  = (ClockBlock_BUS_CLK) => Global
            Clock Enable: PosEdge(fastClk)
        Main Equation            : 3 pterms
        (
              !\UART_1:BUART:rx_count_2\ * !\UART_1:BUART:rx_count_1\ * 
              !\UART_1:BUART:pollcount_1\ * \UART_1:BUART:pollcount_0\ * 
              Net_243_SYNCOUT
            + !\UART_1:BUART:rx_count_2\ * !\UART_1:BUART:rx_count_1\ * 
              \UART_1:BUART:pollcount_1\ * !\UART_1:BUART:pollcount_0\
            + !\UART_1:BUART:rx_count_2\ * !\UART_1:BUART:rx_count_1\ * 
              \UART_1:BUART:pollcount_1\ * !Net_243_SYNCOUT
        );
        Output = \UART_1:BUART:pollcount_1\ (fanout=4)
        Properties               : 
        {
        }

    [McSlotId=1]:     MacroCell: Name=\UART_1:BUART:pollcount_0\, Mode=(D-Register) @ [UDB=(0,4)][LB=1][MC=1]
        Total # of inputs        : 4
        Total # of product terms : 2
        List of special equations: 
            Clock  = (ClockBlock_BUS_CLK) => Global
            Clock Enable: PosEdge(fastClk)
        Main Equation            : 2 pterms
        (
              !\UART_1:BUART:rx_count_2\ * !\UART_1:BUART:rx_count_1\ * 
              !\UART_1:BUART:pollcount_0\ * Net_243_SYNCOUT
            + !\UART_1:BUART:rx_count_2\ * !\UART_1:BUART:rx_count_1\ * 
              \UART_1:BUART:pollcount_0\ * !Net_243_SYNCOUT
        );
        Output = \UART_1:BUART:pollcount_0\ (fanout=5)
        Properties               : 
        {
        }

    [McSlotId=2]:     MacroCell: Name=\UART_1:BUART:rx_postpoll\, Mode=(Combinatorial) @ [UDB=(0,4)][LB=1][MC=2]
        Total # of inputs        : 3
        Total # of product terms : 2
            Clock Enable: True
        Main Equation            : 2 pterms
        (
              \UART_1:BUART:pollcount_1\
            + \UART_1:BUART:pollcount_0\ * Net_243_SYNCOUT
        );
        Output = \UART_1:BUART:rx_postpoll\ (fanout=1)
        Properties               : 
        {
        }

    [McSlotId=3]:     MacroCell: Name=\UART_1:BUART:rx_bitclk_enable\, Mode=(D-Register) @ [UDB=(0,4)][LB=1][MC=3]
        Total # of inputs        : 3
        Total # of product terms : 1
        List of special equations: 
            Clock  = (ClockBlock_BUS_CLK) => Global
            Clock Enable: PosEdge(fastClk)
        Main Equation            : 1 pterm
        (
              !\UART_1:BUART:rx_count_2\ * !\UART_1:BUART:rx_count_1\ * 
              !\UART_1:BUART:rx_count_0\
        );
        Output = \UART_1:BUART:rx_bitclk_enable\ (fanout=6)
        Properties               : 
        {
        }
}

datapathcell: Name =\UART_1:BUART:sTX:sCLOCK:TxBitClkGen\
    PORT MAP (
        clock => ClockBlock_BUS_CLK ,
        cs_addr_0 => \UART_1:BUART:counter_load_not\ ,
        ce0_reg => \UART_1:BUART:tx_bitclk_enable_pre\ ,
        ce1_reg => \UART_1:BUART:tx_counter_dp\ ,
        clk_en => fastClk );
    Properties:
    {
        a0_init = "00000000"
        a1_init = "00000000"
        ce0_sync = 1
        ce1_sync = 1
        cl0_sync = 1
        cl1_sync = 1
        cmsb_sync = 1
        co_msb_sync = 1
        cy_dpconfig = "1010100001000000001000000100000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000011111111000000001111111100000111001000000100000000000101111100000000000000001000"
        d0_init = "00000000"
        d1_init = "00000000"
        f0_blk_sync = 1
        f0_bus_sync = 1
        f1_blk_sync = 1
        f1_bus_sync = 1
        ff0_sync = 1
        ff1_sync = 1
        ov_msb_sync = 1
        so_sync = 1
        z0_sync = 1
        z1_sync = 1
    }
    Clock Polarity: Active High
    Clock Enable: PosEdge(fastClk)

statusicell: Name =\UART_1:BUART:sRX:RxSts\
    PORT MAP (
        clock => ClockBlock_BUS_CLK ,
        status_5 => \UART_1:BUART:rx_status_5\ ,
        status_4 => \UART_1:BUART:rx_status_4\ ,
        status_3 => \UART_1:BUART:rx_status_3\ ,
        interrupt => Net_2861 ,
        clk_en => fastClk );
    Properties:
    {
        cy_force_order = 1
        cy_int_mask = "1111111"
        cy_md_select = "1011111"
    }
    Clock Polarity: Active High
    Clock Enable: PosEdge(fastClk)

UDB [UDB=(0,5)] contents:
LAB@[UDB=(0,5)][LB=0] #macrocells=4, #inputs=12, #pterms=8
{
    [McSlotId=0]:     MacroCell: Name=\UART_1:BUART:rx_state_0\, Mode=(T-Register) @ [UDB=(0,5)][LB=0][MC=0]
        Total # of inputs        : 11
        Total # of product terms : 4
        List of special equations: 
            Clock  = (ClockBlock_BUS_CLK) => Global
            Clock Enable: PosEdge(fastClk)
        Main Equation            : 4 pterms
        (
              !\UART_1:BUART:tx_ctrl_mark_last\ * !\UART_1:BUART:rx_state_0\ * 
              \UART_1:BUART:rx_bitclk_enable\ * !\UART_1:BUART:rx_state_3\ * 
              \UART_1:BUART:rx_state_2\ * !\UART_1:BUART:pollcount_1\ * 
              !\UART_1:BUART:pollcount_0\
            + !\UART_1:BUART:tx_ctrl_mark_last\ * !\UART_1:BUART:rx_state_0\ * 
              \UART_1:BUART:rx_bitclk_enable\ * !\UART_1:BUART:rx_state_3\ * 
              \UART_1:BUART:rx_state_2\ * !\UART_1:BUART:pollcount_1\ * 
              !Net_243_SYNCOUT
            + !\UART_1:BUART:tx_ctrl_mark_last\ * \UART_1:BUART:rx_state_0\ * 
              !\UART_1:BUART:rx_state_3\ * !\UART_1:BUART:rx_state_2\ * 
              !\UART_1:BUART:rx_count_6\ * !\UART_1:BUART:rx_count_5\
            + !\UART_1:BUART:tx_ctrl_mark_last\ * \UART_1:BUART:rx_state_0\ * 
              !\UART_1:BUART:rx_state_3\ * !\UART_1:BUART:rx_state_2\ * 
              !\UART_1:BUART:rx_count_6\ * !\UART_1:BUART:rx_count_4\
        );
        Output = \UART_1:BUART:rx_state_0\ (fanout=8)
        Properties               : 
        {
        }

    [McSlotId=1]:     MacroCell: Name=\UART_1:BUART:rx_counter_load\, Mode=(Combinatorial) @ [UDB=(0,5)][LB=0][MC=1]
        Total # of inputs        : 4
        Total # of product terms : 1
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              !\UART_1:BUART:tx_ctrl_mark_last\ * !\UART_1:BUART:rx_state_0\ * 
              !\UART_1:BUART:rx_state_3\ * !\UART_1:BUART:rx_state_2\
        );
        Output = \UART_1:BUART:rx_counter_load\ (fanout=2)
        Properties               : 
        {
        }

    [McSlotId=2]:     MacroCell: Name=\UART_1:BUART:rx_state_2\, Mode=(T-Register) @ [UDB=(0,5)][LB=0][MC=2]
        Total # of inputs        : 10
        Total # of product terms : 5
        List of special equations: 
            Clock  = (ClockBlock_BUS_CLK) => Global
            Clock Enable: PosEdge(fastClk)
        Main Equation            : 5 pterms
        (
              !\UART_1:BUART:tx_ctrl_mark_last\ * !\UART_1:BUART:rx_state_0\ * 
              \UART_1:BUART:rx_bitclk_enable\ * \UART_1:BUART:rx_state_3\
            + !\UART_1:BUART:tx_ctrl_mark_last\ * !\UART_1:BUART:rx_state_0\ * 
              \UART_1:BUART:rx_bitclk_enable\ * \UART_1:BUART:rx_state_2\
            + !\UART_1:BUART:tx_ctrl_mark_last\ * !\UART_1:BUART:rx_state_0\ * 
              !\UART_1:BUART:rx_state_3\ * !\UART_1:BUART:rx_state_2\ * 
              \UART_1:BUART:rx_last\ * !Net_243_SYNCOUT
            + !\UART_1:BUART:tx_ctrl_mark_last\ * \UART_1:BUART:rx_state_0\ * 
              !\UART_1:BUART:rx_state_3\ * !\UART_1:BUART:rx_state_2\ * 
              !\UART_1:BUART:rx_count_6\ * !\UART_1:BUART:rx_count_5\
            + !\UART_1:BUART:tx_ctrl_mark_last\ * \UART_1:BUART:rx_state_0\ * 
              !\UART_1:BUART:rx_state_3\ * !\UART_1:BUART:rx_state_2\ * 
              !\UART_1:BUART:rx_count_6\ * !\UART_1:BUART:rx_count_4\
        );
        Output = \UART_1:BUART:rx_state_2\ (fanout=7)
        Properties               : 
        {
        }

    [McSlotId=3]:     MacroCell: Name=\UART_1:BUART:tx_ctrl_mark_last\, Mode=(T-Register) @ [UDB=(0,5)][LB=0][MC=3]
        Total # of inputs        : 0
        Total # of product terms : 0
        List of special equations: 
            Clock  = (ClockBlock_BUS_CLK) => Global
            Clock Enable: PosEdge(fastClk)
        Main Equation            : 0 pterms
        (
            0
        );
        Output = \UART_1:BUART:tx_ctrl_mark_last\ (fanout=8)
        Properties               : 
        {
        }
}

LAB@[UDB=(0,5)][LB=1] #macrocells=4, #inputs=11, #pterms=7
{
    [McSlotId=0]:     MacroCell: Name=\UART_1:BUART:rx_state_3\, Mode=(T-Register) @ [UDB=(0,5)][LB=1][MC=0]
        Total # of inputs        : 8
        Total # of product terms : 3
        List of special equations: 
            Clock  = (ClockBlock_BUS_CLK) => Global
            Clock Enable: PosEdge(fastClk)
        Main Equation            : 3 pterms
        (
              !\UART_1:BUART:tx_ctrl_mark_last\ * !\UART_1:BUART:rx_state_0\ * 
              \UART_1:BUART:rx_bitclk_enable\ * \UART_1:BUART:rx_state_3\ * 
              \UART_1:BUART:rx_state_2\
            + !\UART_1:BUART:tx_ctrl_mark_last\ * \UART_1:BUART:rx_state_0\ * 
              !\UART_1:BUART:rx_state_3\ * !\UART_1:BUART:rx_state_2\ * 
              !\UART_1:BUART:rx_count_6\ * !\UART_1:BUART:rx_count_5\
            + !\UART_1:BUART:tx_ctrl_mark_last\ * \UART_1:BUART:rx_state_0\ * 
              !\UART_1:BUART:rx_state_3\ * !\UART_1:BUART:rx_state_2\ * 
              !\UART_1:BUART:rx_count_6\ * !\UART_1:BUART:rx_count_4\
        );
        Output = \UART_1:BUART:rx_state_3\ (fanout=7)
        Properties               : 
        {
        }

    [McSlotId=1]:     MacroCell: Name=\UART_1:BUART:rx_load_fifo\, Mode=(D-Register) @ [UDB=(0,5)][LB=1][MC=1]
        Total # of inputs        : 8
        Total # of product terms : 3
        List of special equations: 
            Clock  = (ClockBlock_BUS_CLK) => Global
            Clock Enable: PosEdge(fastClk)
        Main Equation            : 3 pterms
        (
              !\UART_1:BUART:tx_ctrl_mark_last\ * !\UART_1:BUART:rx_state_0\ * 
              \UART_1:BUART:rx_bitclk_enable\ * \UART_1:BUART:rx_state_3\ * 
              !\UART_1:BUART:rx_state_2\
            + !\UART_1:BUART:tx_ctrl_mark_last\ * \UART_1:BUART:rx_state_0\ * 
              !\UART_1:BUART:rx_state_3\ * !\UART_1:BUART:rx_state_2\ * 
              !\UART_1:BUART:rx_count_6\ * !\UART_1:BUART:rx_count_5\
            + !\UART_1:BUART:tx_ctrl_mark_last\ * \UART_1:BUART:rx_state_0\ * 
              !\UART_1:BUART:rx_state_3\ * !\UART_1:BUART:rx_state_2\ * 
              !\UART_1:BUART:rx_count_6\ * !\UART_1:BUART:rx_count_4\
        );
        Output = \UART_1:BUART:rx_load_fifo\ (fanout=2)
        Properties               : 
        {
        }

    [McSlotId=2]:     MacroCell: Name=\UART_1:BUART:rx_state_stop1_reg\, Mode=(D-Register) @ [UDB=(0,5)][LB=1][MC=2]
        Total # of inputs        : 4
        Total # of product terms : 1
        List of special equations: 
            Clock  = (ClockBlock_BUS_CLK) => Global
            Clock Enable: PosEdge(fastClk)
        Main Equation            : 1 pterm
        !(
              !\UART_1:BUART:tx_ctrl_mark_last\ * !\UART_1:BUART:rx_state_0\ * 
              \UART_1:BUART:rx_state_3\ * \UART_1:BUART:rx_state_2\
        );
        Output = \UART_1:BUART:rx_state_stop1_reg\ (fanout=1)
        Properties               : 
        {
        }

    [McSlotId=3]:     MacroCell: Name=\UART_1:BUART:rx_status_3\, Mode=(D-Register) @ [UDB=(0,5)][LB=1][MC=3]
        Total # of inputs        : 8
        Total # of product terms : 2
        List of special equations: 
            Clock  = (ClockBlock_BUS_CLK) => Global
            Clock Enable: PosEdge(fastClk)
        Main Equation            : 2 pterms
        (
              !\UART_1:BUART:tx_ctrl_mark_last\ * !\UART_1:BUART:rx_state_0\ * 
              \UART_1:BUART:rx_bitclk_enable\ * \UART_1:BUART:rx_state_3\ * 
              \UART_1:BUART:rx_state_2\ * !\UART_1:BUART:pollcount_1\ * 
              !\UART_1:BUART:pollcount_0\
            + !\UART_1:BUART:tx_ctrl_mark_last\ * !\UART_1:BUART:rx_state_0\ * 
              \UART_1:BUART:rx_bitclk_enable\ * \UART_1:BUART:rx_state_3\ * 
              \UART_1:BUART:rx_state_2\ * !\UART_1:BUART:pollcount_1\ * 
              !Net_243_SYNCOUT
        );
        Output = \UART_1:BUART:rx_status_3\ (fanout=1)
        Properties               : 
        {
        }
}

datapathcell: Name =\UART_1:BUART:sRX:RxShifter:u0\
    PORT MAP (
        clock => ClockBlock_BUS_CLK ,
        cs_addr_2 => \UART_1:BUART:tx_ctrl_mark_last\ ,
        cs_addr_1 => \UART_1:BUART:rx_state_0\ ,
        cs_addr_0 => \UART_1:BUART:rx_bitclk_enable\ ,
        route_si => \UART_1:BUART:rx_postpoll\ ,
        f0_load => \UART_1:BUART:rx_load_fifo\ ,
        f0_bus_stat_comb => \UART_1:BUART:rx_fifonotempty\ ,
        f0_blk_stat_comb => \UART_1:BUART:rx_fifofull\ ,
        clk_en => fastClk );
    Properties:
    {
        a0_init = "00000000"
        a1_init = "00000000"
        ce0_sync = 1
        ce1_sync = 1
        cl0_sync = 1
        cl1_sync = 1
        cmsb_sync = 1
        co_msb_sync = 1
        cy_dpconfig = "0000000000000000000000000000000000000000000000000000001001000000000100000000000000010000001100000001000000000000000100100001000011111111000000001111111111111111101000000110001001000001111100000000000000001100"
        d0_init = "00000000"
        d1_init = "00000000"
        f0_blk_sync = 1
        f0_bus_sync = 1
        f1_blk_sync = 1
        f1_bus_sync = 1
        ff0_sync = 1
        ff1_sync = 1
        ov_msb_sync = 1
        so_sync = 1
        z0_sync = 1
        z1_sync = 1
    }
    Clock Polarity: Active High
    Clock Enable: PosEdge(fastClk)

count7cell: Name =\UART_1:BUART:sRX:RxBitCounter\
    PORT MAP (
        clock => ClockBlock_BUS_CLK ,
        load => \UART_1:BUART:rx_counter_load\ ,
        count_6 => \UART_1:BUART:rx_count_6\ ,
        count_5 => \UART_1:BUART:rx_count_5\ ,
        count_4 => \UART_1:BUART:rx_count_4\ ,
        count_3 => \UART_1:BUART:rx_count_3\ ,
        count_2 => \UART_1:BUART:rx_count_2\ ,
        count_1 => \UART_1:BUART:rx_count_1\ ,
        count_0 => \UART_1:BUART:rx_count_0\ ,
        tc => \UART_1:BUART:rx_count7_tc\ ,
        clk_en => fastClk );
    Properties:
    {
        cy_alt_mode = 0
        cy_init_value = "0000000"
        cy_period = "1110010"
        cy_route_en = 1
        cy_route_ld = 1
    }
    Clock Polarity: Active High
    Clock Enable: PosEdge(fastClk)

UDB [UDB=(1,0)] contents:
LAB@[UDB=(1,0)][LB=0] #macrocells=1, #inputs=1, #pterms=1
{
    [McSlotId=0]:     MacroCell: Name=clkDAC, Mode=(Combinatorial) @ [UDB=(1,0)][LB=0][MC=0]
        Total # of inputs        : 1
        Total # of product terms : 1
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              !clkSAMP_ADC
        );
        Output = clkDAC (fanout=1)
        Properties               : 
        {
        }

    [McSlotId=1]: (empty)
    [McSlotId=2]: (empty)
    [McSlotId=3]: (empty)
}

datapathcell: Name =\ClockShift_1:bSR:sC8:BShiftRegDp:u0\
    PORT MAP (
        clock => ClockBlock_BUS_CLK ,
        cs_addr_2 => \ClockShift_1:bSR:ctrl_clk_enable\ ,
        route_si => clkD1 ,
        so_comb => clkD1 ,
        f0_bus_stat_comb => \ClockShift_1:bSR:status_4\ ,
        f0_blk_stat_comb => \ClockShift_1:bSR:status_3\ ,
        f1_bus_stat_comb => \ClockShift_1:bSR:status_6\ ,
        f1_blk_stat_comb => \ClockShift_1:bSR:status_5\ ,
        clk_en => clkSAMP_ADC__SYNC_OUT_3 );
    Properties:
    {
        a0_init = "00000000"
        a1_init = "00000000"
        ce0_sync = 1
        ce1_sync = 1
        cl0_sync = 1
        cl1_sync = 1
        cmsb_sync = 1
        co_msb_sync = 1
        cy_dpconfig = "0000100000000000000010000000000000001000000000000000100000000000000010100101000010101000010000000000000011000000101010000100000011111111000000001111111111111111010101011110101001001000101100000000000000011100"
        d0_init = "00000000"
        d1_init = "00000000"
        f0_blk_sync = 1
        f0_bus_sync = 1
        f1_blk_sync = 1
        f1_bus_sync = 1
        ff0_sync = 1
        ff1_sync = 1
        ov_msb_sync = 1
        so_sync = 1
        z0_sync = 1
        z1_sync = 1
    }
    Clock Polarity: Active Low
    Clock Enable: PosEdge(clkSAMP_ADC__SYNC_OUT_3)

statusicell: Name =\ClockShift_1:bSR:StsReg\
    PORT MAP (
        clock => ClockBlock_BUS_CLK ,
        status_6 => \ClockShift_1:bSR:status_6\ ,
        status_5 => \ClockShift_1:bSR:status_5\ ,
        status_4 => \ClockShift_1:bSR:status_4\ ,
        status_3 => \ClockShift_1:bSR:status_3\ ,
        clk_en => clkSAMP_ADC__SYNC_OUT_3 );
    Properties:
    {
        cy_force_order = 1
        cy_int_mask = "0000111"
        cy_md_select = "0000111"
    }
    Clock Polarity: Active Low
    Clock Enable: PosEdge(clkSAMP_ADC__SYNC_OUT_3)

controlcell: Name =\ClockShift_1:bSR:SyncCtl:CtrlReg\
    PORT MAP (
        clock => ClockBlock_BUS_CLK ,
        control_7 => \ClockShift_1:bSR:control_7\ ,
        control_6 => \ClockShift_1:bSR:control_6\ ,
        control_5 => \ClockShift_1:bSR:control_5\ ,
        control_4 => \ClockShift_1:bSR:control_4\ ,
        control_3 => \ClockShift_1:bSR:control_3\ ,
        control_2 => \ClockShift_1:bSR:control_2\ ,
        control_1 => \ClockShift_1:bSR:control_1\ ,
        control_0 => \ClockShift_1:bSR:ctrl_clk_enable\ ,
        clk_en => clkSAMP_ADC__SYNC_OUT_3 );
    Properties:
    {
        cy_ctrl_mode_0 = "00000001"
        cy_ctrl_mode_1 = "00000000"
        cy_ext_reset = 0
        cy_force_order = 1
        cy_init_value = "00000000"
    }
    Clock Polarity: Active Low
    Clock Enable: PosEdge(clkSAMP_ADC__SYNC_OUT_3)

UDB [UDB=(1,1)] contents:
LAB@[UDB=(1,1)][LB=1] #macrocells=1, #inputs=1, #pterms=1
{
    [McSlotId=0]: (empty)
    [McSlotId=1]: (empty)
    [McSlotId=2]:     MacroCell: Name=\UART_1:BUART:tx_status_2\, Mode=(Combinatorial) @ [UDB=(1,1)][LB=1][MC=2]
        Total # of inputs        : 1
        Total # of product terms : 1
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              !\UART_1:BUART:tx_fifo_notfull\
        );
        Output = \UART_1:BUART:tx_status_2\ (fanout=1)
        Properties               : 
        {
        }

    [McSlotId=3]: (empty)
}

datapathcell: Name =\ClockShift_2:bSR:sC8:BShiftRegDp:u0\
    PORT MAP (
        clock => ClockBlock_BUS_CLK ,
        cs_addr_2 => \ClockShift_2:bSR:ctrl_clk_enable\ ,
        route_si => clkD2 ,
        so_comb => clkD2 ,
        f0_bus_stat_comb => \ClockShift_2:bSR:status_4\ ,
        f0_blk_stat_comb => \ClockShift_2:bSR:status_3\ ,
        f1_bus_stat_comb => \ClockShift_2:bSR:status_6\ ,
        f1_blk_stat_comb => \ClockShift_2:bSR:status_5\ ,
        clk_en => clkSAMP_ADC__SYNC_OUT_2 );
    Properties:
    {
        a0_init = "00000000"
        a1_init = "00000000"
        ce0_sync = 1
        ce1_sync = 1
        cl0_sync = 1
        cl1_sync = 1
        cmsb_sync = 1
        co_msb_sync = 1
        cy_dpconfig = "0000100000000000000010000000000000001000000000000000100000000000000010100101000010101000010000000000000011000000101010000100000011111111000000001111111111111111010101011110101001001000101100000000000000011100"
        d0_init = "00000000"
        d1_init = "00000000"
        f0_blk_sync = 1
        f0_bus_sync = 1
        f1_blk_sync = 1
        f1_bus_sync = 1
        ff0_sync = 1
        ff1_sync = 1
        ov_msb_sync = 1
        so_sync = 1
        z0_sync = 1
        z1_sync = 1
    }
    Clock Polarity: Active Low
    Clock Enable: PosEdge(clkSAMP_ADC__SYNC_OUT_2)

synccell: Name =clkSAMP_ADC__SYNC_1
    PORT MAP (
        in => clkSAMP_ADC ,
        out => clkSAMP_ADC__SYNC_OUT_1 ,
        clock => ClockBlock_BUS_CLK );
    Properties:
    {
    }
    Clock Polarity: Active Low
    Clock Enable: True

synccell: Name =clkSAMP_ADC__SYNC_2
    PORT MAP (
        in => clkSAMP_ADC ,
        out => clkSAMP_ADC__SYNC_OUT_2 ,
        clock => ClockBlock_BUS_CLK );
    Properties:
    {
    }
    Clock Polarity: Active Low
    Clock Enable: True

synccell: Name =clkSAMP_ADC__SYNC_3
    PORT MAP (
        in => clkSAMP_ADC ,
        out => clkSAMP_ADC__SYNC_OUT_3 ,
        clock => ClockBlock_BUS_CLK );
    Properties:
    {
    }
    Clock Polarity: Active Low
    Clock Enable: True

synccell: Name =clkSAMP_ADC__SYNC
    PORT MAP (
        in => clkSAMP_ADC ,
        out => clkSAMP_ADC__SYNC_OUT ,
        clock => ClockBlock_BUS_CLK );
    Properties:
    {
    }
    Clock Polarity: Active Low
    Clock Enable: True

UDB [UDB=(1,2)] contents:
LAB@[UDB=(1,2)][LB=0] #macrocells=2, #inputs=2, #pterms=2
{
    [McSlotId=0]:     MacroCell: Name=\clockAdjust:cnt_4\, Mode=(T-Register) @ [UDB=(1,2)][LB=0][MC=0]
        Total # of inputs        : 2
        Total # of product terms : 1
        List of special equations: 
            Clock  = (ClockBlock_BUS_CLK) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        !(
              \clockAdjust:cnt_3\ * \clockAdjust:cnt_2\
        );
        Output = \clockAdjust:cnt_4\ (fanout=9)
        Properties               : 
        {
        }

    [McSlotId=1]:     MacroCell: Name=\clockAdjust:cnt_3\, Mode=(T-Register) @ [UDB=(1,2)][LB=0][MC=1]
        Total # of inputs        : 1
        Total # of product terms : 1
        List of special equations: 
            Clock  = (ClockBlock_BUS_CLK) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \clockAdjust:cnt_2\
        );
        Output = \clockAdjust:cnt_3\ (fanout=10)
        Properties               : 
        {
        }

    [McSlotId=2]: (empty)
    [McSlotId=3]: (empty)
}

LAB@[UDB=(1,2)][LB=1] #macrocells=4, #inputs=6, #pterms=8
{
    [McSlotId=0]:     MacroCell: Name=\clockAdjust:cnt_8\, Mode=(T-Register) @ [UDB=(1,2)][LB=1][MC=0]
        Total # of inputs        : 6
        Total # of product terms : 3
        List of special equations: 
            Clock  = (ClockBlock_BUS_CLK) => Global
            Clock Enable: True
        Main Equation            : 3 pterms
        (
              \clockAdjust:cnt_7\ * \clockAdjust:cnt_6\
            + \clockAdjust:cnt_7\ * \clockAdjust:cnt_5\ * \clockAdjust:cnt_4\
            + \clockAdjust:cnt_7\ * \clockAdjust:cnt_5\ * \clockAdjust:cnt_3\ * 
              \clockAdjust:cnt_2\
        );
        Output = \clockAdjust:cnt_8\ (fanout=5)
        Properties               : 
        {
        }

    [McSlotId=1]:     MacroCell: Name=\clockAdjust:cnt_7\, Mode=(T-Register) @ [UDB=(1,2)][LB=1][MC=1]
        Total # of inputs        : 5
        Total # of product terms : 3
        List of special equations: 
            Clock  = (ClockBlock_BUS_CLK) => Global
            Clock Enable: True
        Main Equation            : 3 pterms
        (
              \clockAdjust:cnt_6\
            + \clockAdjust:cnt_5\ * \clockAdjust:cnt_4\
            + \clockAdjust:cnt_5\ * \clockAdjust:cnt_3\ * \clockAdjust:cnt_2\
        );
        Output = \clockAdjust:cnt_7\ (fanout=6)
        Properties               : 
        {
        }

    [McSlotId=2]:     MacroCell: Name=\clockAdjust:cnt_6\, Mode=(T-Register) @ [UDB=(1,2)][LB=1][MC=2]
        Total # of inputs        : 4
        Total # of product terms : 2
        List of special equations: 
            Clock  = (ClockBlock_BUS_CLK) => Global
            Clock Enable: True
        Main Equation            : 2 pterms
        !(
              \clockAdjust:cnt_5\ * \clockAdjust:cnt_4\
            + \clockAdjust:cnt_5\ * \clockAdjust:cnt_3\ * \clockAdjust:cnt_2\
        );
        Output = \clockAdjust:cnt_6\ (fanout=7)
        Properties               : 
        {
        }

    [McSlotId=3]:     MacroCell: Name=\clockAdjust:cnt_5\, Mode=(T-Register) @ [UDB=(1,2)][LB=1][MC=3]
        Total # of inputs        : 3
        Total # of product terms : 2
        List of special equations: 
            Clock  = (ClockBlock_BUS_CLK) => Global
            Clock Enable: True
        Main Equation            : 2 pterms
        (
              \clockAdjust:cnt_4\
            + \clockAdjust:cnt_3\ * \clockAdjust:cnt_2\
        );
        Output = \clockAdjust:cnt_5\ (fanout=8)
        Properties               : 
        {
        }
}

statusicell: Name =\ClockShift_2:bSR:StsReg\
    PORT MAP (
        clock => ClockBlock_BUS_CLK ,
        status_6 => \ClockShift_2:bSR:status_6\ ,
        status_5 => \ClockShift_2:bSR:status_5\ ,
        status_4 => \ClockShift_2:bSR:status_4\ ,
        status_3 => \ClockShift_2:bSR:status_3\ ,
        clk_en => clkSAMP_ADC__SYNC_OUT_2 );
    Properties:
    {
        cy_force_order = 1
        cy_int_mask = "0000111"
        cy_md_select = "0000111"
    }
    Clock Polarity: Active Low
    Clock Enable: PosEdge(clkSAMP_ADC__SYNC_OUT_2)

controlcell: Name =\ClockShift_2:bSR:SyncCtl:CtrlReg\
    PORT MAP (
        clock => ClockBlock_BUS_CLK ,
        control_7 => \ClockShift_2:bSR:control_7\ ,
        control_6 => \ClockShift_2:bSR:control_6\ ,
        control_5 => \ClockShift_2:bSR:control_5\ ,
        control_4 => \ClockShift_2:bSR:control_4\ ,
        control_3 => \ClockShift_2:bSR:control_3\ ,
        control_2 => \ClockShift_2:bSR:control_2\ ,
        control_1 => \ClockShift_2:bSR:control_1\ ,
        control_0 => \ClockShift_2:bSR:ctrl_clk_enable\ ,
        clk_en => clkSAMP_ADC__SYNC_OUT_2 );
    Properties:
    {
        cy_ctrl_mode_0 = "00000001"
        cy_ctrl_mode_1 = "00000000"
        cy_ext_reset = 0
        cy_force_order = 1
        cy_init_value = "00000000"
    }
    Clock Polarity: Active Low
    Clock Enable: PosEdge(clkSAMP_ADC__SYNC_OUT_2)

UDB [UDB=(1,3)] contents:
LAB@[UDB=(1,3)][LB=0] #macrocells=3, #inputs=5, #pterms=5
{
    [McSlotId=0]:     MacroCell: Name=fastClk, Mode=(T-Register) @ [UDB=(1,3)][LB=0][MC=0]
        Total # of inputs        : 5
        Total # of product terms : 2
        List of special equations: 
            Clock  = (ClockBlock_BUS_CLK) => Global
            Clock Enable: True
        Main Equation            : 2 pterms
        (
              \clockAdjust:cnt_22\ * \clockAdjust:cnt_21\
            + \clockAdjust:cnt_22\ * \clockAdjust:cnt_20\ * 
              \clockAdjust:cnt_19\ * 
              \clockAdjust:MODULE_6:g2:a0:g1:z1:s0:g0:u0:c_18\
        );
        Output = fastClk (fanout=22)
        Properties               : 
        {
        }

    [McSlotId=1]:     MacroCell: Name=\clockAdjust:cnt_22\, Mode=(T-Register) @ [UDB=(1,3)][LB=0][MC=1]
        Total # of inputs        : 4
        Total # of product terms : 2
        List of special equations: 
            Clock  = (ClockBlock_BUS_CLK) => Global
            Clock Enable: True
        Main Equation            : 2 pterms
        (
              \clockAdjust:cnt_21\
            + \clockAdjust:cnt_20\ * \clockAdjust:cnt_19\ * 
              \clockAdjust:MODULE_6:g2:a0:g1:z1:s0:g0:u0:c_18\
        );
        Output = \clockAdjust:cnt_22\ (fanout=1)
        Properties               : 
        {
        }

    [McSlotId=2]:     MacroCell: Name=\clockAdjust:cnt_20\, Mode=(T-Register) @ [UDB=(1,3)][LB=0][MC=2]
        Total # of inputs        : 2
        Total # of product terms : 1
        List of special equations: 
            Clock  = (ClockBlock_BUS_CLK) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \clockAdjust:cnt_19\ * 
              \clockAdjust:MODULE_6:g2:a0:g1:z1:s0:g0:u0:c_18\
        );
        Output = \clockAdjust:cnt_20\ (fanout=3)
        Properties               : 
        {
        }

    [McSlotId=3]: (empty)
}

LAB@[UDB=(1,3)][LB=1] #macrocells=4, #inputs=10, #pterms=8
{
    [McSlotId=0]:     MacroCell: Name=\clockAdjust:MODULE_6:g2:a0:g1:z1:s0:g0:u0:c_18\, Mode=(Combinatorial) @ [UDB=(1,3)][LB=1][MC=0]
        Total # of inputs        : 7
        Total # of product terms : 3
            Clock Enable: True
        Main Equation            : 3 pterms
        !(
              !\clockAdjust:cnt_18\ * !\clockAdjust:cnt_17\ * 
              !\clockAdjust:cnt_16\ * !\clockAdjust:cnt_15\
            + !\clockAdjust:cnt_18\ * !\clockAdjust:cnt_17\ * 
              !\clockAdjust:cnt_16\ * !\clockAdjust:cnt_14\ * 
              !\clockAdjust:cnt_13\
            + !\clockAdjust:cnt_18\ * !\clockAdjust:cnt_17\ * 
              !\clockAdjust:cnt_16\ * !\clockAdjust:cnt_14\ * 
              !\clockAdjust:MODULE_6:g2:a0:g1:z1:s0:g0:u0:c_12\
        );
        Output = \clockAdjust:MODULE_6:g2:a0:g1:z1:s0:g0:u0:c_18\ (fanout=5)
        Properties               : 
        {
            soft = 1
        }

    [McSlotId=1]:     MacroCell: Name=\clockAdjust:cnt_19\, Mode=(T-Register) @ [UDB=(1,3)][LB=1][MC=1]
        Total # of inputs        : 1
        Total # of product terms : 1
        List of special equations: 
            Clock  = (ClockBlock_BUS_CLK) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \clockAdjust:MODULE_6:g2:a0:g1:z1:s0:g0:u0:c_18\
        );
        Output = \clockAdjust:cnt_19\ (fanout=4)
        Properties               : 
        {
        }

    [McSlotId=2]:     MacroCell: Name=\clockAdjust:cnt_18\, Mode=(T-Register) @ [UDB=(1,3)][LB=1][MC=2]
        Total # of inputs        : 6
        Total # of product terms : 3
        List of special equations: 
            Clock  = (ClockBlock_BUS_CLK) => Global
            Clock Enable: True
        Main Equation            : 3 pterms
        (
              !\clockAdjust:cnt_17\ * !\clockAdjust:cnt_16\ * 
              !\clockAdjust:cnt_15\
            + !\clockAdjust:cnt_17\ * !\clockAdjust:cnt_16\ * 
              !\clockAdjust:cnt_14\ * !\clockAdjust:cnt_13\
            + !\clockAdjust:cnt_17\ * !\clockAdjust:cnt_16\ * 
              !\clockAdjust:cnt_14\ * 
              !\clockAdjust:MODULE_6:g2:a0:g1:z1:s0:g0:u0:c_12\
        );
        Output = \clockAdjust:cnt_18\ (fanout=1)
        Properties               : 
        {
        }

    [McSlotId=3]:     MacroCell: Name=\clockAdjust:cnt_21\, Mode=(T-Register) @ [UDB=(1,3)][LB=1][MC=3]
        Total # of inputs        : 3
        Total # of product terms : 1
        List of special equations: 
            Clock  = (ClockBlock_BUS_CLK) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        !(
              \clockAdjust:cnt_20\ * \clockAdjust:cnt_19\ * 
              \clockAdjust:MODULE_6:g2:a0:g1:z1:s0:g0:u0:c_18\
        );
        Output = \clockAdjust:cnt_21\ (fanout=2)
        Properties               : 
        {
        }
}

statusicell: Name =\UART_1:BUART:sTX:TxSts\
    PORT MAP (
        clock => ClockBlock_BUS_CLK ,
        status_3 => \UART_1:BUART:tx_fifo_notfull\ ,
        status_2 => \UART_1:BUART:tx_status_2\ ,
        status_1 => \UART_1:BUART:tx_fifo_empty\ ,
        status_0 => \UART_1:BUART:tx_status_0\ ,
        clk_en => fastClk );
    Properties:
    {
        cy_force_order = 1
        cy_int_mask = "1111111"
        cy_md_select = "0000001"
    }
    Clock Polarity: Active High
    Clock Enable: PosEdge(fastClk)

controlcell: Name =\internTrigger:Sync:ctrl_reg\
    PORT MAP (
        control_7 => \internTrigger:control_7\ ,
        control_6 => \internTrigger:control_6\ ,
        control_5 => \internTrigger:control_5\ ,
        control_4 => \internTrigger:control_4\ ,
        control_3 => \internTrigger:control_3\ ,
        control_2 => \internTrigger:control_2\ ,
        control_1 => \internTrigger:control_1\ ,
        control_0 => Net_747 );
    Properties:
    {
        cy_ctrl_mode_0 = "00000000"
        cy_ctrl_mode_1 = "00000000"
        cy_ext_reset = 0
        cy_force_order = 1
        cy_init_value = "00000000"
    }
    Clock Enable: True

UDB [UDB=(1,4)] contents:
LAB@[UDB=(1,4)][LB=0] #macrocells=2, #inputs=5, #pterms=5
{
    [McSlotId=0]:     MacroCell: Name=\clockAdjust:cnt_16\, Mode=(T-Register) @ [UDB=(1,4)][LB=0][MC=0]
        Total # of inputs        : 4
        Total # of product terms : 2
        List of special equations: 
            Clock  = (ClockBlock_BUS_CLK) => Global
            Clock Enable: True
        Main Equation            : 2 pterms
        !(
              \clockAdjust:cnt_15\ * \clockAdjust:cnt_14\
            + \clockAdjust:cnt_15\ * \clockAdjust:cnt_13\ * 
              \clockAdjust:MODULE_6:g2:a0:g1:z1:s0:g0:u0:c_12\
        );
        Output = \clockAdjust:cnt_16\ (fanout=3)
        Properties               : 
        {
        }

    [McSlotId=1]:     MacroCell: Name=\clockAdjust:cnt_17\, Mode=(T-Register) @ [UDB=(1,4)][LB=0][MC=1]
        Total # of inputs        : 5
        Total # of product terms : 3
        List of special equations: 
            Clock  = (ClockBlock_BUS_CLK) => Global
            Clock Enable: True
        Main Equation            : 3 pterms
        (
              !\clockAdjust:cnt_16\ * !\clockAdjust:cnt_15\
            + !\clockAdjust:cnt_16\ * !\clockAdjust:cnt_14\ * 
              !\clockAdjust:cnt_13\
            + !\clockAdjust:cnt_16\ * !\clockAdjust:cnt_14\ * 
              !\clockAdjust:MODULE_6:g2:a0:g1:z1:s0:g0:u0:c_12\
        );
        Output = \clockAdjust:cnt_17\ (fanout=2)
        Properties               : 
        {
        }

    [McSlotId=2]: (empty)
    [McSlotId=3]: (empty)
}

LAB@[UDB=(1,4)][LB=1] #macrocells=3, #inputs=3, #pterms=3
{
    [McSlotId=0]: (empty)
    [McSlotId=1]:     MacroCell: Name=\clockAdjust:cnt_15\, Mode=(T-Register) @ [UDB=(1,4)][LB=1][MC=1]
        Total # of inputs        : 3
        Total # of product terms : 2
        List of special equations: 
            Clock  = (ClockBlock_BUS_CLK) => Global
            Clock Enable: True
        Main Equation            : 2 pterms
        (
              \clockAdjust:cnt_14\
            + \clockAdjust:cnt_13\ * 
              \clockAdjust:MODULE_6:g2:a0:g1:z1:s0:g0:u0:c_12\
        );
        Output = \clockAdjust:cnt_15\ (fanout=4)
        Properties               : 
        {
        }

    [McSlotId=2]:     MacroCell: Name=\clockAdjust:cnt_14\, Mode=(T-Register) @ [UDB=(1,4)][LB=1][MC=2]
        Total # of inputs        : 2
        Total # of product terms : 1
        List of special equations: 
            Clock  = (ClockBlock_BUS_CLK) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        !(
              \clockAdjust:cnt_13\ * 
              \clockAdjust:MODULE_6:g2:a0:g1:z1:s0:g0:u0:c_12\
        );
        Output = \clockAdjust:cnt_14\ (fanout=5)
        Properties               : 
        {
        }

    [McSlotId=3]:     MacroCell: Name=\clockAdjust:cnt_13\, Mode=(T-Register) @ [UDB=(1,4)][LB=1][MC=3]
        Total # of inputs        : 1
        Total # of product terms : 1
        List of special equations: 
            Clock  = (ClockBlock_BUS_CLK) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \clockAdjust:MODULE_6:g2:a0:g1:z1:s0:g0:u0:c_12\
        );
        Output = \clockAdjust:cnt_13\ (fanout=6)
        Properties               : 
        {
        }
}

datapathcell: Name =\ClockShift_2ab:bSR:sC8:BShiftRegDp:u0\
    PORT MAP (
        clock => ClockBlock_BUS_CLK ,
        cs_addr_2 => \ClockShift_2ab:bSR:ctrl_clk_enable\ ,
        route_si => Net_4072 ,
        so_comb => Net_4072 ,
        f0_bus_stat_comb => \ClockShift_2ab:bSR:status_4\ ,
        f0_blk_stat_comb => \ClockShift_2ab:bSR:status_3\ ,
        f1_bus_stat_comb => \ClockShift_2ab:bSR:status_6\ ,
        f1_blk_stat_comb => \ClockShift_2ab:bSR:status_5\ ,
        clk_en => clkSAMP_ADC__SYNC_OUT_5 );
    Properties:
    {
        a0_init = "00000000"
        a1_init = "00000000"
        ce0_sync = 1
        ce1_sync = 1
        cl0_sync = 1
        cl1_sync = 1
        cmsb_sync = 1
        co_msb_sync = 1
        cy_dpconfig = "0000100000000000000010000000000000001000000000000000100000000000000010100101000010101000010000000000000011000000101010000100000011111111000000001111111111111111010101011110101001001000111100000000000000011100"
        d0_init = "00000000"
        d1_init = "00000000"
        f0_blk_sync = 1
        f0_bus_sync = 1
        f1_blk_sync = 1
        f1_bus_sync = 1
        ff0_sync = 1
        ff1_sync = 1
        ov_msb_sync = 1
        so_sync = 1
        z0_sync = 1
        z1_sync = 1
    }
    Clock Polarity: Active Low
    Clock Enable: PosEdge(clkSAMP_ADC__SYNC_OUT_5)

statusicell: Name =\ClockShift_2ab:bSR:StsReg\
    PORT MAP (
        clock => ClockBlock_BUS_CLK ,
        status_6 => \ClockShift_2ab:bSR:status_6\ ,
        status_5 => \ClockShift_2ab:bSR:status_5\ ,
        status_4 => \ClockShift_2ab:bSR:status_4\ ,
        status_3 => \ClockShift_2ab:bSR:status_3\ ,
        clk_en => clkSAMP_ADC__SYNC_OUT_5 );
    Properties:
    {
        cy_force_order = 1
        cy_int_mask = "0000111"
        cy_md_select = "0000111"
    }
    Clock Polarity: Active Low
    Clock Enable: PosEdge(clkSAMP_ADC__SYNC_OUT_5)

controlcell: Name =\ClockShift_2ab:bSR:SyncCtl:CtrlReg\
    PORT MAP (
        clock => ClockBlock_BUS_CLK ,
        control_7 => \ClockShift_2ab:bSR:control_7\ ,
        control_6 => \ClockShift_2ab:bSR:control_6\ ,
        control_5 => \ClockShift_2ab:bSR:control_5\ ,
        control_4 => \ClockShift_2ab:bSR:control_4\ ,
        control_3 => \ClockShift_2ab:bSR:control_3\ ,
        control_2 => \ClockShift_2ab:bSR:control_2\ ,
        control_1 => \ClockShift_2ab:bSR:control_1\ ,
        control_0 => \ClockShift_2ab:bSR:ctrl_clk_enable\ ,
        clk_en => clkSAMP_ADC__SYNC_OUT_5 );
    Properties:
    {
        cy_ctrl_mode_0 = "00000001"
        cy_ctrl_mode_1 = "00000000"
        cy_ext_reset = 0
        cy_force_order = 1
        cy_init_value = "00000000"
    }
    Clock Polarity: Active Low
    Clock Enable: PosEdge(clkSAMP_ADC__SYNC_OUT_5)

UDB [UDB=(1,5)] contents:
LAB@[UDB=(1,5)][LB=0] #macrocells=1, #inputs=2, #pterms=1
{
    [McSlotId=0]: (empty)
    [McSlotId=1]: (empty)
    [McSlotId=2]: (empty)
    [McSlotId=3]:     MacroCell: Name=\UART_1:BUART:rx_status_5\, Mode=(Combinatorial) @ [UDB=(1,5)][LB=0][MC=3]
        Total # of inputs        : 2
        Total # of product terms : 1
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \UART_1:BUART:rx_fifonotempty\ * 
              \UART_1:BUART:rx_state_stop1_reg\
        );
        Output = \UART_1:BUART:rx_status_5\ (fanout=1)
        Properties               : 
        {
        }
}

synccell: Name =clkSAMP_ADC__SYNC_5
    PORT MAP (
        in => clkSAMP_ADC ,
        out => clkSAMP_ADC__SYNC_OUT_5 ,
        clock => ClockBlock_BUS_CLK );
    Properties:
    {
    }
    Clock Polarity: Active Low
    Clock Enable: True

synccell: Name =clkSAMP_ADC__SYNC_4
    PORT MAP (
        in => clkSAMP_ADC ,
        out => clkSAMP_ADC__SYNC_OUT_4 ,
        clock => ClockBlock_BUS_CLK );
    Properties:
    {
    }
    Clock Polarity: Active Low
    Clock Enable: True

UDB [UDB=(2,0)] is empty.
UDB [UDB=(2,1)] is empty.
UDB [UDB=(2,2)] is empty.
UDB [UDB=(2,3)] is empty.
UDB [UDB=(2,4)] is empty.
UDB [UDB=(2,5)] is empty.
UDB [UDB=(3,0)] is empty.
UDB [UDB=(3,1)] is empty.
UDB [UDB=(3,2)] is empty.
UDB [UDB=(3,3)] is empty.
UDB [UDB=(3,4)] is empty.
UDB [UDB=(3,5)] contents:
LAB@[UDB=(3,5)][LB=1] #macrocells=1, #inputs=0, #pterms=0
{
    [McSlotId=0]: (empty)
    [McSlotId=1]: (empty)
    [McSlotId=2]:     MacroCell: Name=__ONE__, Mode=(Combinatorial) @ [UDB=(3,5)][LB=1][MC=2]
        Total # of inputs        : 0
        Total # of product terms : 0
            Clock Enable: True
        Main Equation            : 0 pterms
        !(
            0
        );
        Output = __ONE__ (fanout=1)
        Properties               : 
        {
        }

    [McSlotId=3]: (empty)
}

Intr container @ [IntrContainer=(0)]: 
  Intr@ [IntrContainer=(0)][IntrId=(0)] 
    interrupt: Name =\ADC_SAR_1:IRQ\
        PORT MAP (
            interrupt => Net_68 );
        Properties:
        {
            int_type = "10"
            is_nmi = 0
        }
  Intr@ [IntrContainer=(0)][IntrId=(1)] 
    interrupt: Name =\ADC_SAR_2:IRQ\
        PORT MAP (
            interrupt => Net_67 );
        Properties:
        {
            int_type = "10"
            is_nmi = 0
        }
  Intr@ [IntrContainer=(0)][IntrId=(2)] 
    interrupt: Name =\UART_1:RXInternalInterrupt\
        PORT MAP (
            interrupt => Net_2861 );
        Properties:
        {
            int_type = "10"
            is_nmi = 0
        }
  Intr@ [IntrContainer=(0)][IntrId=(3)] 
    interrupt: Name =\USBUART:ep_1\
        PORT MAP (
            interrupt => \USBUART:ep_int_1\ );
        Properties:
        {
            int_type = "10"
            is_nmi = 0
        }
  Intr@ [IntrContainer=(0)][IntrId=(4)] 
    interrupt: Name =\USBUART:ep_2\
        PORT MAP (
            interrupt => \USBUART:ep_int_2\ );
        Properties:
        {
            int_type = "10"
            is_nmi = 0
        }
  Intr@ [IntrContainer=(0)][IntrId=(5)] 
    interrupt: Name =\USBUART:ep_3\
        PORT MAP (
            interrupt => \USBUART:ep_int_3\ );
        Properties:
        {
            int_type = "10"
            is_nmi = 0
        }
  Intr@ [IntrContainer=(0)][IntrId=(6)] 
    interrupt: Name =isrTrigger
        PORT MAP (
            interrupt => externTrigger );
        Properties:
        {
            int_type = "00"
            is_nmi = 0
        }
  Intr@ [IntrContainer=(0)][IntrId=(7)] 
    interrupt: Name =isr_ADC_1
        PORT MAP (
            interrupt => Net_73 );
        Properties:
        {
            int_type = "00"
            is_nmi = 0
        }
  Intr@ [IntrContainer=(0)][IntrId=(8)] 
    interrupt: Name =isr_ADC_2
        PORT MAP (
            interrupt => Net_71 );
        Properties:
        {
            int_type = "00"
            is_nmi = 0
        }
  Intr@ [IntrContainer=(0)][IntrId=(9)] 
    interrupt: Name =isr_DAC_1
        PORT MAP (
            interrupt => Net_100 );
        Properties:
        {
            int_type = "00"
            is_nmi = 0
        }
  Intr@ [IntrContainer=(0)][IntrId=(10)] 
    interrupt: Name =isr_DAC_2
        PORT MAP (
            interrupt => Net_148 );
        Properties:
        {
            int_type = "00"
            is_nmi = 0
        }
  Intr@ [IntrContainer=(0)][IntrId=(11)] 
    interrupt: Name =isr_DAC_3
        PORT MAP (
            interrupt => Net_158 );
        Properties:
        {
            int_type = "00"
            is_nmi = 0
        }
  Intr@ [IntrContainer=(0)][IntrId=(12)] 
    interrupt: Name =\USBUART:dp_int\
        PORT MAP (
            interrupt => \USBUART:Net_1010\ );
        Properties:
        {
            int_type = "10"
            is_nmi = 0
        }
  Intr@ [IntrContainer=(0)][IntrId=(13)] 
    interrupt: Name =isr_DAC_4
        PORT MAP (
            interrupt => Net_168 );
        Properties:
        {
            int_type = "00"
            is_nmi = 0
        }
  Intr@ [IntrContainer=(0)][IntrId=(21)] 
    interrupt: Name =\USBUART:sof_int\
        PORT MAP (
            interrupt => Net_2567 );
        Properties:
        {
            int_type = "10"
            is_nmi = 0
        }
  Intr@ [IntrContainer=(0)][IntrId=(22)] 
    interrupt: Name =\USBUART:arb_int\
        PORT MAP (
            interrupt => \USBUART:Net_1889\ );
        Properties:
        {
            int_type = "10"
            is_nmi = 0
        }
  Intr@ [IntrContainer=(0)][IntrId=(23)] 
    interrupt: Name =\USBUART:bus_reset\
        PORT MAP (
            interrupt => \USBUART:Net_1876\ );
        Properties:
        {
            int_type = "10"
            is_nmi = 0
        }
  Intr@ [IntrContainer=(0)][IntrId=(24)] 
    interrupt: Name =\USBUART:ep_0\
        PORT MAP (
            interrupt => \USBUART:ep_int_0\ );
        Properties:
        {
            int_type = "10"
            is_nmi = 0
        }
  Intr@ [IntrContainer=(0)][IntrId=(25)] 
    interrupt: Name =\USBUART:ord_int\
        PORT MAP (
            interrupt => \USBUART:Net_95\ );
        Properties:
        {
            int_type = "10"
            is_nmi = 0
        }
Drq container @ [DrqContainer=(0)]: 
  Dma@ [DrqContainer=(0)][DrqId=(0)] 
    drqcell: Name =DMA_ADC_1
        PORT MAP (
            dmareq => Net_68 ,
            termin => zero ,
            termout => Net_71 );
        Properties:
        {
            drq_type = "00"
            num_tds = 0
        }
  Dma@ [DrqContainer=(0)][DrqId=(1)] 
    drqcell: Name =DMA_ADC_2
        PORT MAP (
            dmareq => Net_67 ,
            termin => zero ,
            termout => Net_73 );
        Properties:
        {
            drq_type = "00"
            num_tds = 0
        }
  Dma@ [DrqContainer=(0)][DrqId=(2)] 
    drqcell: Name =DMA_DAC_1
        PORT MAP (
            dmareq => clkD1 ,
            termin => zero ,
            termout => Net_100 );
        Properties:
        {
            drq_type = "00"
            num_tds = 0
        }
  Dma@ [DrqContainer=(0)][DrqId=(3)] 
    drqcell: Name =DMA_DAC_2
        PORT MAP (
            dmareq => clkD2 ,
            termin => zero ,
            termout => Net_148 );
        Properties:
        {
            drq_type = "00"
            num_tds = 0
        }
  Dma@ [DrqContainer=(0)][DrqId=(4)] 
    drqcell: Name =DMA_DAC_3
        PORT MAP (
            dmareq => clkD3 ,
            termin => zero ,
            termout => Net_158 );
        Properties:
        {
            drq_type = "00"
            num_tds = 0
        }
  Dma@ [DrqContainer=(0)][DrqId=(5)] 
    drqcell: Name =DMA_DAC_4
        PORT MAP (
            dmareq => clkD4 ,
            termin => zero ,
            termout => Net_168 );
        Properties:
        {
            drq_type = "00"
            num_tds = 0
        }
Port 0 contains the following IO cells:
[IoId=0]: 
Pin : Name = COM_IDAC(0)
    Attributes:
        In Group/Port: True
        In Sync Option: AUTO
        Out Sync Option: NOSYNC
        Interrupt generated: False
        Interrupt mode: NONE
        Drive mode: CMOS_OUT
        VTrip: EITHER
        Slew: FAST
        Input Sync needed: False
        Output Sync needed: False
        SC shield enabled: False
        POR State: ANY
        LCD Mode: COMMON
        Register Mode: RegComb
        CaSense Mode: NEITHER
        Treat as pin: True
        Is OE Registered: False
        Uses Analog: False
        Can contain Digital: True
        Is SIO: False
        SIO Output Buf: NONREGULATED
        SIO Input Buf: SINGLE_ENDED
        SIO HiFreq: LOW
        SIO Hyst: DISABLED
        SIO Vtrip: MULTIPLIER_0_5
        SIO Multiplier Index: 0
        SIO RefSel: VCC_IO
        Required Capabilities: DIGITAL
        Initial Value: 0
        IO Voltage: 0
    PORT MAP (
        pa_out => COM_IDAC(0)__PA ,
        annotation => Net_4638 ,
        pad => COM_IDAC(0)_PAD );
    Properties:
    {
    }

[IoId=1]: 
Pin : Name = Dedicated_Output
    Attributes:
        In Group/Port: False
        In Sync Option: AUTO
        Out Sync Option: AUTO
        Interrupt generated: False
        Interrupt mode: NONE
        Drive mode: HI_Z_ANALOG
        VTrip: EITHER
        Slew: FAST
        Input Sync needed: False
        Output Sync needed: False
        SC shield enabled: False
        POR State: ANY
        LCD Mode: COMMON
        Register Mode: RegComb
        CaSense Mode: NEITHER
        Treat as pin: True
        Is OE Registered: False
        Uses Analog: True
        Can contain Digital: False
        Is SIO: False
        SIO Output Buf: NONREGULATED
        SIO Input Buf: SINGLE_ENDED
        SIO HiFreq: LOW
        SIO Hyst: DISABLED
        SIO Vtrip: MULTIPLIER_0_5
        SIO Multiplier Index: 0
        SIO RefSel: VCC_IO
        Required Capabilities: ANALOG
        Initial Value: 0
        IO Voltage: 0
    PORT MAP (
        pa_out => Dedicated_Output__PA ,
        analog_term => ADCin );
    Properties:
    {
    }

[IoId=2]: 
Pin : Name = \ADC_SAR_2:Bypass(0)\
    Attributes:
        In Group/Port: True
        In Sync Option: AUTO
        Out Sync Option: AUTO
        Interrupt generated: False
        Interrupt mode: NONE
        Drive mode: HI_Z_ANALOG
        VTrip: EITHER
        Slew: FAST
        Input Sync needed: False
        Output Sync needed: False
        SC shield enabled: False
        POR State: ANY
        LCD Mode: COMMON
        Register Mode: RegComb
        CaSense Mode: NEITHER
        Treat as pin: True
        Is OE Registered: False
        Uses Analog: True
        Can contain Digital: False
        Is SIO: False
        SIO Output Buf: NONREGULATED
        SIO Input Buf: SINGLE_ENDED
        SIO HiFreq: LOW
        SIO Hyst: DISABLED
        SIO Vtrip: MULTIPLIER_0_5
        SIO Multiplier Index: 0
        SIO RefSel: VCC_IO
        Required Capabilities: ANALOG
        Initial Value: 0
        IO Voltage: 0
    PORT MAP (
        pa_out => \ADC_SAR_2:Bypass(0)\__PA ,
        analog_term => \ADC_SAR_2:Net_210\ ,
        pad => \ADC_SAR_2:Bypass(0)_PAD\ );
    Properties:
    {
    }

[IoId=3]: 
Pin : Name = aux_sig5(0)
    Attributes:
        In Group/Port: True
        In Sync Option: AUTO
        Out Sync Option: AUTO
        Interrupt generated: False
        Interrupt mode: NONE
        Drive mode: HI_Z_ANALOG
        VTrip: EITHER
        Slew: FAST
        Input Sync needed: False
        Output Sync needed: False
        SC shield enabled: False
        POR State: ANY
        LCD Mode: COMMON
        Register Mode: RegComb
        CaSense Mode: NEITHER
        Treat as pin: True
        Is OE Registered: False
        Uses Analog: True
        Can contain Digital: False
        Is SIO: False
        SIO Output Buf: NONREGULATED
        SIO Input Buf: SINGLE_ENDED
        SIO HiFreq: LOW
        SIO Hyst: DISABLED
        SIO Vtrip: MULTIPLIER_0_5
        SIO Multiplier Index: 0
        SIO RefSel: VCC_IO
        Required Capabilities: ANALOG
        Initial Value: 0
        IO Voltage: 0
    PORT MAP (
        pa_out => aux_sig5(0)__PA ,
        analog_term => Net_3904 ,
        pad => aux_sig5(0)_PAD );
    Properties:
    {
    }

[IoId=4]: 
Pin : Name = \ADC_SAR_1:Bypass(0)\
    Attributes:
        In Group/Port: True
        In Sync Option: AUTO
        Out Sync Option: AUTO
        Interrupt generated: False
        Interrupt mode: NONE
        Drive mode: HI_Z_ANALOG
        VTrip: EITHER
        Slew: FAST
        Input Sync needed: False
        Output Sync needed: False
        SC shield enabled: False
        POR State: ANY
        LCD Mode: COMMON
        Register Mode: RegComb
        CaSense Mode: NEITHER
        Treat as pin: True
        Is OE Registered: False
        Uses Analog: True
        Can contain Digital: False
        Is SIO: False
        SIO Output Buf: NONREGULATED
        SIO Input Buf: SINGLE_ENDED
        SIO HiFreq: LOW
        SIO Hyst: DISABLED
        SIO Vtrip: MULTIPLIER_0_5
        SIO Multiplier Index: 0
        SIO RefSel: VCC_IO
        Required Capabilities: ANALOG
        Initial Value: 0
        IO Voltage: 0
    PORT MAP (
        pa_out => \ADC_SAR_1:Bypass(0)\__PA ,
        analog_term => \ADC_SAR_1:Net_210\ ,
        pad => \ADC_SAR_1:Bypass(0)_PAD\ );
    Properties:
    {
    }

[IoId=5]: 
Pin : Name = aux_sig6(0)
    Attributes:
        In Group/Port: True
        In Sync Option: AUTO
        Out Sync Option: AUTO
        Interrupt generated: False
        Interrupt mode: NONE
        Drive mode: HI_Z_ANALOG
        VTrip: EITHER
        Slew: FAST
        Input Sync needed: False
        Output Sync needed: False
        SC shield enabled: False
        POR State: ANY
        LCD Mode: COMMON
        Register Mode: RegComb
        CaSense Mode: NEITHER
        Treat as pin: True
        Is OE Registered: False
        Uses Analog: True
        Can contain Digital: False
        Is SIO: False
        SIO Output Buf: NONREGULATED
        SIO Input Buf: SINGLE_ENDED
        SIO HiFreq: LOW
        SIO Hyst: DISABLED
        SIO Vtrip: MULTIPLIER_0_5
        SIO Multiplier Index: 0
        SIO RefSel: VCC_IO
        Required Capabilities: ANALOG
        Initial Value: 0
        IO Voltage: 0
    PORT MAP (
        pa_out => aux_sig6(0)__PA ,
        analog_term => Net_1044 ,
        pad => aux_sig6(0)_PAD );
    Properties:
    {
    }

[IoId=6]: 
Pin : Name = P_CH3(0)
    Attributes:
        In Group/Port: True
        In Sync Option: AUTO
        Out Sync Option: AUTO
        Interrupt generated: False
        Interrupt mode: NONE
        Drive mode: HI_Z_ANALOG
        VTrip: EITHER
        Slew: FAST
        Input Sync needed: False
        Output Sync needed: False
        SC shield enabled: False
        POR State: ANY
        LCD Mode: COMMON
        Register Mode: RegComb
        CaSense Mode: NEITHER
        Treat as pin: True
        Is OE Registered: False
        Uses Analog: True
        Can contain Digital: False
        Is SIO: False
        SIO Output Buf: NONREGULATED
        SIO Input Buf: SINGLE_ENDED
        SIO HiFreq: LOW
        SIO Hyst: DISABLED
        SIO Vtrip: MULTIPLIER_0_5
        SIO Multiplier Index: 0
        SIO RefSel: VCC_IO
        Required Capabilities: ANALOG
        Initial Value: 0
        IO Voltage: 0
    PORT MAP (
        pa_out => P_CH3(0)__PA ,
        analog_term => CH3 ,
        annotation => Net_4472 ,
        pad => P_CH3(0)_PAD );
    Properties:
    {
    }

[IoId=7]: 
Pin : Name = P_CH1b(0)
    Attributes:
        In Group/Port: True
        In Sync Option: AUTO
        Out Sync Option: AUTO
        Interrupt generated: False
        Interrupt mode: NONE
        Drive mode: HI_Z_ANALOG
        VTrip: EITHER
        Slew: FAST
        Input Sync needed: False
        Output Sync needed: False
        SC shield enabled: False
        POR State: ANY
        LCD Mode: COMMON
        Register Mode: RegComb
        CaSense Mode: NEITHER
        Treat as pin: True
        Is OE Registered: False
        Uses Analog: True
        Can contain Digital: False
        Is SIO: False
        SIO Output Buf: NONREGULATED
        SIO Input Buf: SINGLE_ENDED
        SIO HiFreq: LOW
        SIO Hyst: DISABLED
        SIO Vtrip: MULTIPLIER_0_5
        SIO Multiplier Index: 0
        SIO RefSel: VCC_IO
        Required Capabilities: ANALOG
        Initial Value: 0
        IO Voltage: 0
    PORT MAP (
        pa_out => P_CH1b(0)__PA ,
        analog_term => CH1b ,
        pad => P_CH1b(0)_PAD );
    Properties:
    {
    }

Port 1 contains the following IO cells:
[IoId=4]: 
Pin : Name = P_CH2b(0)
    Attributes:
        In Group/Port: True
        In Sync Option: AUTO
        Out Sync Option: AUTO
        Interrupt generated: False
        Interrupt mode: NONE
        Drive mode: HI_Z_ANALOG
        VTrip: EITHER
        Slew: FAST
        Input Sync needed: False
        Output Sync needed: False
        SC shield enabled: False
        POR State: ANY
        LCD Mode: COMMON
        Register Mode: RegComb
        CaSense Mode: NEITHER
        Treat as pin: True
        Is OE Registered: False
        Uses Analog: True
        Can contain Digital: False
        Is SIO: False
        SIO Output Buf: NONREGULATED
        SIO Input Buf: SINGLE_ENDED
        SIO HiFreq: LOW
        SIO Hyst: DISABLED
        SIO Vtrip: MULTIPLIER_0_5
        SIO Multiplier Index: 0
        SIO RefSel: VCC_IO
        Required Capabilities: ANALOG
        Initial Value: 0
        IO Voltage: 0
    PORT MAP (
        pa_out => P_CH2b(0)__PA ,
        analog_term => CH2b ,
        annotation => Net_3918 ,
        pad => P_CH2b(0)_PAD );
    Properties:
    {
    }

[IoId=5]: 
Pin : Name = P_CH1a(0)
    Attributes:
        In Group/Port: True
        In Sync Option: AUTO
        Out Sync Option: AUTO
        Interrupt generated: False
        Interrupt mode: NONE
        Drive mode: HI_Z_ANALOG
        VTrip: EITHER
        Slew: FAST
        Input Sync needed: False
        Output Sync needed: False
        SC shield enabled: False
        POR State: ANY
        LCD Mode: COMMON
        Register Mode: RegComb
        CaSense Mode: NEITHER
        Treat as pin: True
        Is OE Registered: False
        Uses Analog: True
        Can contain Digital: False
        Is SIO: False
        SIO Output Buf: NONREGULATED
        SIO Input Buf: SINGLE_ENDED
        SIO HiFreq: LOW
        SIO Hyst: DISABLED
        SIO Vtrip: MULTIPLIER_0_5
        SIO Multiplier Index: 0
        SIO RefSel: VCC_IO
        Required Capabilities: ANALOG
        Initial Value: 0
        IO Voltage: 0
    PORT MAP (
        pa_out => P_CH1a(0)__PA ,
        analog_term => CH1a ,
        annotation => Net_4585 ,
        pad => P_CH1a(0)_PAD );
    Properties:
    {
    }

[IoId=6]: 
Pin : Name = TxBLE(0)
    Attributes:
        In Group/Port: True
        In Sync Option: AUTO
        Out Sync Option: NOSYNC
        Interrupt generated: False
        Interrupt mode: NONE
        Drive mode: CMOS_OUT
        VTrip: EITHER
        Slew: FAST
        Input Sync needed: False
        Output Sync needed: False
        SC shield enabled: False
        POR State: ANY
        LCD Mode: COMMON
        Register Mode: RegComb
        CaSense Mode: NEITHER
        Treat as pin: True
        Is OE Registered: False
        Uses Analog: False
        Can contain Digital: True
        Is SIO: False
        SIO Output Buf: NONREGULATED
        SIO Input Buf: SINGLE_ENDED
        SIO HiFreq: LOW
        SIO Hyst: DISABLED
        SIO Vtrip: MULTIPLIER_0_5
        SIO Multiplier Index: 0
        SIO RefSel: VCC_IO
        Required Capabilities: DIGITAL, ROUTABLE
        Initial Value: 1
        IO Voltage: 0
    PORT MAP (
        pa_out => TxBLE(0)__PA ,
        pin_input => Net_238 ,
        pad => TxBLE(0)_PAD );
    Properties:
    {
    }

[IoId=7]: 
Pin : Name = RxBLE(0)
    Attributes:
        In Group/Port: True
        In Sync Option: SYNC
        Out Sync Option: AUTO
        Interrupt generated: False
        Interrupt mode: NONE
        Drive mode: HI_Z_DIGITAL
        VTrip: CMOS
        Slew: FAST
        Input Sync needed: False
        Output Sync needed: False
        SC shield enabled: False
        POR State: ANY
        LCD Mode: COMMON
        Register Mode: RegComb
        CaSense Mode: NEITHER
        Treat as pin: True
        Is OE Registered: False
        Uses Analog: False
        Can contain Digital: True
        Is SIO: False
        SIO Output Buf: NONREGULATED
        SIO Input Buf: SINGLE_ENDED
        SIO HiFreq: LOW
        SIO Hyst: DISABLED
        SIO Vtrip: MULTIPLIER_0_5
        SIO Multiplier Index: 0
        SIO RefSel: VCC_IO
        Required Capabilities: DIGITAL, ROUTABLE
        Initial Value: 0
        IO Voltage: 0
    PORT MAP (
        pa_out => RxBLE(0)__PA ,
        fb => Net_243 ,
        pad => RxBLE(0)_PAD );
    Properties:
    {
    }

Port 2 contains the following IO cells:
[IoId=0]: 
Pin : Name = aux_sig1(0)
    Attributes:
        In Group/Port: True
        In Sync Option: AUTO
        Out Sync Option: AUTO
        Interrupt generated: False
        Interrupt mode: NONE
        Drive mode: HI_Z_ANALOG
        VTrip: EITHER
        Slew: FAST
        Input Sync needed: False
        Output Sync needed: False
        SC shield enabled: False
        POR State: ANY
        LCD Mode: COMMON
        Register Mode: RegComb
        CaSense Mode: NEITHER
        Treat as pin: True
        Is OE Registered: False
        Uses Analog: True
        Can contain Digital: False
        Is SIO: False
        SIO Output Buf: NONREGULATED
        SIO Input Buf: SINGLE_ENDED
        SIO HiFreq: LOW
        SIO Hyst: DISABLED
        SIO Vtrip: MULTIPLIER_0_5
        SIO Multiplier Index: 0
        SIO RefSel: VCC_IO
        Required Capabilities: ANALOG
        Initial Value: 0
        IO Voltage: 0
    PORT MAP (
        pa_out => aux_sig1(0)__PA ,
        analog_term => Net_4340 ,
        pad => aux_sig1(0)_PAD );
    Properties:
    {
    }

[IoId=1]: 
Pin : Name = LED(0)
    Attributes:
        In Group/Port: True
        In Sync Option: AUTO
        Out Sync Option: NOSYNC
        Interrupt generated: False
        Interrupt mode: NONE
        Drive mode: CMOS_OUT
        VTrip: EITHER
        Slew: FAST
        Input Sync needed: False
        Output Sync needed: False
        SC shield enabled: False
        POR State: ANY
        LCD Mode: COMMON
        Register Mode: RegComb
        CaSense Mode: NEITHER
        Treat as pin: True
        Is OE Registered: False
        Uses Analog: False
        Can contain Digital: True
        Is SIO: False
        SIO Output Buf: NONREGULATED
        SIO Input Buf: SINGLE_ENDED
        SIO HiFreq: LOW
        SIO Hyst: DISABLED
        SIO Vtrip: MULTIPLIER_0_5
        SIO Multiplier Index: 0
        SIO RefSel: VCC_IO
        Required Capabilities: DIGITAL
        Initial Value: 0
        IO Voltage: 0
    PORT MAP (
        pa_out => LED(0)__PA ,
        annotation => Net_1026 ,
        pad => LED(0)_PAD );
    Properties:
    {
    }

[IoId=2]: 
Pin : Name = SW(0)
    Attributes:
        In Group/Port: True
        In Sync Option: NOSYNC
        Out Sync Option: AUTO
        Interrupt generated: False
        Interrupt mode: NONE
        Drive mode: RES_PULL_UP
        VTrip: CMOS
        Slew: FAST
        Input Sync needed: False
        Output Sync needed: False
        SC shield enabled: False
        POR State: ANY
        LCD Mode: COMMON
        Register Mode: RegComb
        CaSense Mode: NEITHER
        Treat as pin: True
        Is OE Registered: False
        Uses Analog: False
        Can contain Digital: True
        Is SIO: False
        SIO Output Buf: NONREGULATED
        SIO Input Buf: SINGLE_ENDED
        SIO HiFreq: LOW
        SIO Hyst: DISABLED
        SIO Vtrip: MULTIPLIER_0_5
        SIO Multiplier Index: 0
        SIO RefSel: VCC_IO
        Required Capabilities: DIGITAL, ROUTABLE
        Initial Value: 1
        IO Voltage: 0
    PORT MAP (
        pa_out => SW(0)__PA ,
        fb => Net_3513 ,
        annotation => Net_3085 ,
        pad => SW(0)_PAD );
    Properties:
    {
    }

[IoId=3]: 
Pin : Name = aux_sig4(0)
    Attributes:
        In Group/Port: True
        In Sync Option: AUTO
        Out Sync Option: AUTO
        Interrupt generated: False
        Interrupt mode: NONE
        Drive mode: HI_Z_ANALOG
        VTrip: EITHER
        Slew: FAST
        Input Sync needed: False
        Output Sync needed: False
        SC shield enabled: False
        POR State: ANY
        LCD Mode: COMMON
        Register Mode: RegComb
        CaSense Mode: NEITHER
        Treat as pin: True
        Is OE Registered: False
        Uses Analog: True
        Can contain Digital: False
        Is SIO: False
        SIO Output Buf: NONREGULATED
        SIO Input Buf: SINGLE_ENDED
        SIO HiFreq: LOW
        SIO Hyst: DISABLED
        SIO Vtrip: MULTIPLIER_0_5
        SIO Multiplier Index: 0
        SIO RefSel: VCC_IO
        Required Capabilities: ANALOG
        Initial Value: 0
        IO Voltage: 0
    PORT MAP (
        pa_out => aux_sig4(0)__PA ,
        analog_term => Net_3903 ,
        pad => aux_sig4(0)_PAD );
    Properties:
    {
    }

[IoId=4]: 
Pin : Name = aux_sig3(0)
    Attributes:
        In Group/Port: True
        In Sync Option: AUTO
        Out Sync Option: AUTO
        Interrupt generated: False
        Interrupt mode: NONE
        Drive mode: HI_Z_ANALOG
        VTrip: EITHER
        Slew: FAST
        Input Sync needed: False
        Output Sync needed: False
        SC shield enabled: False
        POR State: ANY
        LCD Mode: COMMON
        Register Mode: RegComb
        CaSense Mode: NEITHER
        Treat as pin: True
        Is OE Registered: False
        Uses Analog: True
        Can contain Digital: False
        Is SIO: False
        SIO Output Buf: NONREGULATED
        SIO Input Buf: SINGLE_ENDED
        SIO HiFreq: LOW
        SIO Hyst: DISABLED
        SIO Vtrip: MULTIPLIER_0_5
        SIO Multiplier Index: 0
        SIO RefSel: VCC_IO
        Required Capabilities: ANALOG
        Initial Value: 0
        IO Voltage: 0
    PORT MAP (
        pa_out => aux_sig3(0)__PA ,
        analog_term => Net_3902 ,
        pad => aux_sig3(0)_PAD );
    Properties:
    {
    }

[IoId=5]: 
Pin : Name = aux_sig2(0)
    Attributes:
        In Group/Port: True
        In Sync Option: AUTO
        Out Sync Option: AUTO
        Interrupt generated: False
        Interrupt mode: NONE
        Drive mode: HI_Z_ANALOG
        VTrip: EITHER
        Slew: FAST
        Input Sync needed: False
        Output Sync needed: False
        SC shield enabled: False
        POR State: ANY
        LCD Mode: COMMON
        Register Mode: RegComb
        CaSense Mode: NEITHER
        Treat as pin: True
        Is OE Registered: False
        Uses Analog: True
        Can contain Digital: False
        Is SIO: False
        SIO Output Buf: NONREGULATED
        SIO Input Buf: SINGLE_ENDED
        SIO HiFreq: LOW
        SIO Hyst: DISABLED
        SIO Vtrip: MULTIPLIER_0_5
        SIO Multiplier Index: 0
        SIO RefSel: VCC_IO
        Required Capabilities: ANALOG
        Initial Value: 0
        IO Voltage: 0
    PORT MAP (
        pa_out => aux_sig2(0)__PA ,
        analog_term => Net_3901 ,
        pad => aux_sig2(0)_PAD );
    Properties:
    {
    }

[IoId=6]: 
Pin : Name = MainSig_inP(0)
    Attributes:
        In Group/Port: True
        In Sync Option: AUTO
        Out Sync Option: AUTO
        Interrupt generated: False
        Interrupt mode: NONE
        Drive mode: HI_Z_ANALOG
        VTrip: EITHER
        Slew: FAST
        Input Sync needed: False
        Output Sync needed: False
        SC shield enabled: False
        POR State: ANY
        LCD Mode: COMMON
        Register Mode: RegComb
        CaSense Mode: NEITHER
        Treat as pin: True
        Is OE Registered: False
        Uses Analog: True
        Can contain Digital: False
        Is SIO: False
        SIO Output Buf: NONREGULATED
        SIO Input Buf: SINGLE_ENDED
        SIO HiFreq: LOW
        SIO Hyst: DISABLED
        SIO Vtrip: MULTIPLIER_0_5
        SIO Multiplier Index: 0
        SIO RefSel: VCC_IO
        Required Capabilities: ANALOG
        Initial Value: 0
        IO Voltage: 0
    PORT MAP (
        pa_out => MainSig_inP(0)__PA ,
        analog_term => main_sig ,
        annotation => Net_2488 ,
        pad => MainSig_inP(0)_PAD );
    Properties:
    {
    }

[IoId=7]: 
Pin : Name = MainSig_inN(0)
    Attributes:
        In Group/Port: True
        In Sync Option: AUTO
        Out Sync Option: AUTO
        Interrupt generated: False
        Interrupt mode: NONE
        Drive mode: HI_Z_ANALOG
        VTrip: EITHER
        Slew: FAST
        Input Sync needed: False
        Output Sync needed: False
        SC shield enabled: False
        POR State: ANY
        LCD Mode: COMMON
        Register Mode: RegComb
        CaSense Mode: NEITHER
        Treat as pin: True
        Is OE Registered: False
        Uses Analog: True
        Can contain Digital: False
        Is SIO: False
        SIO Output Buf: NONREGULATED
        SIO Input Buf: SINGLE_ENDED
        SIO HiFreq: LOW
        SIO Hyst: DISABLED
        SIO Vtrip: MULTIPLIER_0_5
        SIO Multiplier Index: 0
        SIO RefSel: VCC_IO
        Required Capabilities: ANALOG
        Initial Value: 0
        IO Voltage: 0
    PORT MAP (
        pa_out => MainSig_inN(0)__PA ,
        analog_term => Net_1069 ,
        annotation => Net_2489 ,
        pad => MainSig_inN(0)_PAD );
    Properties:
    {
    }

Port 3 contains the following IO cells:
[IoId=0]: 
Pin : Name = P_CH1(0)
    Attributes:
        In Group/Port: True
        In Sync Option: AUTO
        Out Sync Option: AUTO
        Interrupt generated: False
        Interrupt mode: NONE
        Drive mode: HI_Z_ANALOG
        VTrip: EITHER
        Slew: FAST
        Input Sync needed: False
        Output Sync needed: False
        SC shield enabled: False
        POR State: ANY
        LCD Mode: COMMON
        Register Mode: RegComb
        CaSense Mode: NEITHER
        Treat as pin: True
        Is OE Registered: False
        Uses Analog: True
        Can contain Digital: False
        Is SIO: False
        SIO Output Buf: NONREGULATED
        SIO Input Buf: SINGLE_ENDED
        SIO HiFreq: LOW
        SIO Hyst: DISABLED
        SIO Vtrip: MULTIPLIER_0_5
        SIO Multiplier Index: 0
        SIO RefSel: VCC_IO
        Required Capabilities: ANALOG
        Initial Value: 0
        IO Voltage: 0
    PORT MAP (
        pa_out => P_CH1(0)__PA ,
        analog_term => CH1 ,
        annotation => Net_3976 ,
        pad => P_CH1(0)_PAD );
    Properties:
    {
    }

[IoId=1]: 
Pin : Name = P_CH4(0)
    Attributes:
        In Group/Port: True
        In Sync Option: AUTO
        Out Sync Option: AUTO
        Interrupt generated: False
        Interrupt mode: NONE
        Drive mode: HI_Z_ANALOG
        VTrip: EITHER
        Slew: FAST
        Input Sync needed: False
        Output Sync needed: False
        SC shield enabled: False
        POR State: ANY
        LCD Mode: COMMON
        Register Mode: RegComb
        CaSense Mode: NEITHER
        Treat as pin: True
        Is OE Registered: False
        Uses Analog: True
        Can contain Digital: False
        Is SIO: False
        SIO Output Buf: NONREGULATED
        SIO Input Buf: SINGLE_ENDED
        SIO HiFreq: LOW
        SIO Hyst: DISABLED
        SIO Vtrip: MULTIPLIER_0_5
        SIO Multiplier Index: 0
        SIO RefSel: VCC_IO
        Required Capabilities: ANALOG
        Initial Value: 0
        IO Voltage: 0
    PORT MAP (
        pa_out => P_CH4(0)__PA ,
        analog_term => CH4 ,
        annotation => Net_2402 ,
        pad => P_CH4(0)_PAD );
    Properties:
    {
    }

[IoId=5]: 
Pin : Name = P_CH2(0)
    Attributes:
        In Group/Port: True
        In Sync Option: AUTO
        Out Sync Option: AUTO
        Interrupt generated: False
        Interrupt mode: NONE
        Drive mode: HI_Z_ANALOG
        VTrip: EITHER
        Slew: FAST
        Input Sync needed: False
        Output Sync needed: False
        SC shield enabled: False
        POR State: ANY
        LCD Mode: COMMON
        Register Mode: RegComb
        CaSense Mode: NEITHER
        Treat as pin: True
        Is OE Registered: False
        Uses Analog: True
        Can contain Digital: False
        Is SIO: False
        SIO Output Buf: NONREGULATED
        SIO Input Buf: SINGLE_ENDED
        SIO HiFreq: LOW
        SIO Hyst: DISABLED
        SIO Vtrip: MULTIPLIER_0_5
        SIO Multiplier Index: 0
        SIO RefSel: VCC_IO
        Required Capabilities: ANALOG
        Initial Value: 0
        IO Voltage: 0
    PORT MAP (
        pa_out => P_CH2(0)__PA ,
        analog_term => CH2 ,
        annotation => Net_4372 ,
        pad => P_CH2(0)_PAD );
    Properties:
    {
    }

[IoId=7]: 
Pin : Name = Dedicated_Output_1
    Attributes:
        In Group/Port: False
        In Sync Option: AUTO
        Out Sync Option: AUTO
        Interrupt generated: False
        Interrupt mode: NONE
        Drive mode: HI_Z_ANALOG
        VTrip: EITHER
        Slew: FAST
        Input Sync needed: False
        Output Sync needed: False
        SC shield enabled: False
        POR State: ANY
        LCD Mode: COMMON
        Register Mode: RegComb
        CaSense Mode: NEITHER
        Treat as pin: True
        Is OE Registered: False
        Uses Analog: True
        Can contain Digital: False
        Is SIO: False
        SIO Output Buf: NONREGULATED
        SIO Input Buf: SINGLE_ENDED
        SIO HiFreq: LOW
        SIO Hyst: DISABLED
        SIO Vtrip: MULTIPLIER_0_5
        SIO Multiplier Index: 0
        SIO RefSel: VCC_IO
        Required Capabilities: ANALOG
        Initial Value: 0
        IO Voltage: 0
    PORT MAP (
        pa_out => Dedicated_Output_1__PA ,
        analog_term => Net_4554 );
    Properties:
    {
    }

Port 12 contains the following IO cells:
[IoId=0]: 
Pin : Name = P_DCDC_CTRL(0)
    Attributes:
        In Group/Port: True
        In Sync Option: AUTO
        Out Sync Option: NOSYNC
        Interrupt generated: False
        Interrupt mode: NONE
        Drive mode: RES_PULL_UP
        VTrip: EITHER
        Slew: FAST
        Input Sync needed: False
        Output Sync needed: False
        SC shield enabled: False
        POR State: ANY
        LCD Mode: COMMON
        Register Mode: RegComb
        CaSense Mode: NEITHER
        Treat as pin: True
        Is OE Registered: False
        Uses Analog: False
        Can contain Digital: True
        Is SIO: False
        SIO Output Buf: NONREGULATED
        SIO Input Buf: SINGLE_ENDED
        SIO HiFreq: LOW
        SIO Hyst: DISABLED
        SIO Vtrip: MULTIPLIER_0_5
        SIO Multiplier Index: 0
        SIO RefSel: VCC_IO
        Required Capabilities: DIGITAL
        Initial Value: 1
        IO Voltage: 0
    PORT MAP (
        pa_out => P_DCDC_CTRL(0)__PA ,
        annotation => Net_4625 ,
        pad => P_DCDC_CTRL(0)_PAD );
    Properties:
    {
    }

[IoId=1]: 
Pin : Name = P_PWR_EN(0)
    Attributes:
        In Group/Port: True
        In Sync Option: AUTO
        Out Sync Option: NOSYNC
        Interrupt generated: False
        Interrupt mode: NONE
        Drive mode: RES_PULL_UP
        VTrip: EITHER
        Slew: FAST
        Input Sync needed: False
        Output Sync needed: False
        SC shield enabled: False
        POR State: ANY
        LCD Mode: COMMON
        Register Mode: RegComb
        CaSense Mode: NEITHER
        Treat as pin: True
        Is OE Registered: False
        Uses Analog: False
        Can contain Digital: True
        Is SIO: False
        SIO Output Buf: NONREGULATED
        SIO Input Buf: SINGLE_ENDED
        SIO HiFreq: LOW
        SIO Hyst: DISABLED
        SIO Vtrip: MULTIPLIER_0_5
        SIO Multiplier Index: 0
        SIO RefSel: VCC_IO
        Required Capabilities: DIGITAL
        Initial Value: 0
        IO Voltage: 0
    PORT MAP (
        pa_out => P_PWR_EN(0)__PA ,
        annotation => Net_4605 ,
        pad => P_PWR_EN(0)_PAD );
    Properties:
    {
    }

Port 15 generates interrupt for logical port:
    logicalport: Name =\USBUART:Dp\
        PORT MAP (
            in_clock_en => tmpOE__P_CH1a_net_0 ,
            in_reset => zero ,
            out_clock_en => tmpOE__P_CH1a_net_0 ,
            out_reset => zero ,
            interrupt => \USBUART:Net_1010\ ,
            in_clock => ClockBlock_BUS_CLK );
        Properties:
        {
            drive_mode = "000"
            ibuf_enabled = "0"
            id = "c39ef993-d787-4c0c-8ad6-c0c81f866442/618a72fc-5ddd-4df5-958f-a3d55102db42"
            init_dr_st = "1"
            input_buffer_sel = "00"
            input_clk_en = 0
            input_sync = "1"
            input_sync_mode = "0"
            intr_mode = "10"
            invert_in_clock = 0
            invert_in_clock_en = 0
            invert_in_reset = 0
            invert_out_clock = 0
            invert_out_clock_en = 0
            invert_out_reset = 0
            io_voltage = ""
            layout_mode = "CONTIGUOUS"
            oe_conn = "0"
            oe_reset = 0
            oe_sync = "0"
            output_clk_en = 0
            output_clock_mode = "0"
            output_conn = "0"
            output_mode = "0"
            output_reset = 0
            output_sync = "0"
            ovt_hyst_trim = "0"
            ovt_needed = "0"
            ovt_slew_control = "00"
            pa_in_clock = -1
            pa_in_clock_en = -1
            pa_in_reset = -1
            pa_out_clock = -1
            pa_out_clock_en = -1
            pa_out_reset = -1
            pin_aliases = ""
            pin_mode = "I"
            por_state = 4
            port_alias_group = ""
            port_alias_required = 0
            sio_group_cnt = 0
            sio_hifreq = "00000000"
            sio_hyst = "1"
            sio_ibuf = "00000000"
            sio_info = "00"
            sio_obuf = "00000000"
            sio_refsel = "00000000"
            sio_vohsel = "00000000"
            sio_vtrip = "00000000"
            slew_rate = "0"
            spanning = 0
            sw_only = 0
            use_annotation = "0"
            vtrip = "00"
            width = 1
        }
    and contains the following IO cells:
[IoId=4]: 
Pin : Name = P_CH2a(0)
    Attributes:
        In Group/Port: True
        In Sync Option: AUTO
        Out Sync Option: AUTO
        Interrupt generated: False
        Interrupt mode: NONE
        Drive mode: HI_Z_ANALOG
        VTrip: EITHER
        Slew: FAST
        Input Sync needed: False
        Output Sync needed: False
        SC shield enabled: False
        POR State: ANY
        LCD Mode: COMMON
        Register Mode: RegComb
        CaSense Mode: NEITHER
        Treat as pin: True
        Is OE Registered: False
        Uses Analog: True
        Can contain Digital: False
        Is SIO: False
        SIO Output Buf: NONREGULATED
        SIO Input Buf: SINGLE_ENDED
        SIO HiFreq: LOW
        SIO Hyst: DISABLED
        SIO Vtrip: MULTIPLIER_0_5
        SIO Multiplier Index: 0
        SIO RefSel: VCC_IO
        Required Capabilities: ANALOG
        Initial Value: 0
        IO Voltage: 0
    PORT MAP (
        pa_out => P_CH2a(0)__PA ,
        analog_term => CH2a ,
        annotation => Net_3919 ,
        pad => P_CH2a(0)_PAD );
    Properties:
    {
    }

[IoId=5]: 
Pin : Name = triggerInOut(0)
    Attributes:
        In Group/Port: True
        In Sync Option: NOSYNC
        Out Sync Option: NOSYNC
        Interrupt generated: False
        Interrupt mode: NONE
        Drive mode: RES_PULL_DOWN
        VTrip: CMOS
        Slew: FAST
        Input Sync needed: False
        Output Sync needed: False
        SC shield enabled: False
        POR State: ANY
        LCD Mode: COMMON
        Register Mode: RegComb
        CaSense Mode: NEITHER
        Treat as pin: True
        Is OE Registered: False
        Uses Analog: True
        Can contain Digital: True
        Is SIO: False
        SIO Output Buf: NONREGULATED
        SIO Input Buf: SINGLE_ENDED
        SIO HiFreq: LOW
        SIO Hyst: DISABLED
        SIO Vtrip: MULTIPLIER_0_5
        SIO Multiplier Index: 0
        SIO RefSel: VCC_IO
        Required Capabilities: DIGITAL, ANALOG, ROUTABLE
        Initial Value: 0
        IO Voltage: 0
    PORT MAP (
        pa_out => triggerInOut(0)__PA ,
        pin_input => Net_3084 ,
        analog_term => Net_3405 ,
        annotation => Net_2757 ,
        pad => triggerInOut(0)_PAD );
    Properties:
    {
    }

[IoId=6]: 
Pin : Name = \USBUART:Dp(0)\
    Attributes:
        In Group/Port: True
        In Sync Option: SYNC
        Out Sync Option: AUTO
        Interrupt generated: True
        Interrupt mode: FALLING
        Drive mode: HI_Z_ANALOG
        VTrip: CMOS
        Slew: FAST
        Input Sync needed: True
        Output Sync needed: False
        SC shield enabled: False
        POR State: ANY
        LCD Mode: COMMON
        Register Mode: RegComb
        CaSense Mode: NEITHER
        Treat as pin: False
        Is OE Registered: False
        Uses Analog: True
        Can contain Digital: True
        Is SIO: False
        SIO Output Buf: NONREGULATED
        SIO Input Buf: SINGLE_ENDED
        SIO HiFreq: LOW
        SIO Hyst: DISABLED
        SIO Vtrip: MULTIPLIER_0_5
        SIO Multiplier Index: 0
        SIO RefSel: VCC_IO
        Required Capabilities: USB_D_PLUS
        Initial Value: 1
        IO Voltage: 0
    PORT MAP (
        pa_out => \USBUART:Dp(0)\__PA ,
        analog_term => \USBUART:Net_1000\ ,
        pad => \USBUART:Dp(0)_PAD\ );
    Properties:
    {
    }

[IoId=7]: 
Pin : Name = \USBUART:Dm(0)\
    Attributes:
        In Group/Port: True
        In Sync Option: AUTO
        Out Sync Option: AUTO
        Interrupt generated: False
        Interrupt mode: NONE
        Drive mode: HI_Z_ANALOG
        VTrip: EITHER
        Slew: FAST
        Input Sync needed: False
        Output Sync needed: False
        SC shield enabled: False
        POR State: ANY
        LCD Mode: COMMON
        Register Mode: RegComb
        CaSense Mode: NEITHER
        Treat as pin: True
        Is OE Registered: False
        Uses Analog: True
        Can contain Digital: False
        Is SIO: False
        SIO Output Buf: NONREGULATED
        SIO Input Buf: SINGLE_ENDED
        SIO HiFreq: LOW
        SIO Hyst: DISABLED
        SIO Vtrip: MULTIPLIER_0_5
        SIO Multiplier Index: 0
        SIO RefSel: VCC_IO
        Required Capabilities: USB_D_MINUS
        Initial Value: 0
        IO Voltage: 0
    PORT MAP (
        pa_out => \USBUART:Dm(0)\__PA ,
        analog_term => \USBUART:Net_597\ ,
        pad => \USBUART:Dm(0)_PAD\ );
    Properties:
    {
    }

ARM group 0: empty
CAN group 0: empty
Cache group 0: empty
CapSense group 0: empty
Clock group 0: 
    Clock Block @ F(Clock,0): 
    clockblockcell: Name =ClockBlock
        PORT MAP (
            imo => ClockBlock_IMO ,
            pllout => ClockBlock_PLL_OUT ,
            ilo => ClockBlock_ILO ,
            clk_100k => ClockBlock_100k ,
            clk_1k => ClockBlock_1k ,
            clk_32k => ClockBlock_32k ,
            xtal => ClockBlock_XTAL ,
            clk_32k_xtal => ClockBlock_XTAL_32KHZ ,
            clk_sync => ClockBlock_MASTER_CLK ,
            clk_bus_glb => ClockBlock_BUS_CLK ,
            clk_bus => ClockBlock_BUS_CLK_local ,
            aclk_glb_0 => clk_ADC ,
            aclk_0 => clk_ADC_local ,
            clk_a_dig_glb_0 => clk_ADC_adig ,
            clk_a_dig_0 => clk_ADC_adig_local ,
            dclk_glb_0 => Net_4075 ,
            dclk_0 => Net_4075_local ,
            dclk_glb_1 => Net_3912 ,
            dclk_1 => Net_3912_local );
        Properties:
        {
        }
Comparator group 0: 
    Comparator Block @ F(Comparator,2): 
    comparatorcell: Name =\CompTrigger:ctComp\
        PORT MAP (
            vplus => Net_3405 ,
            vminus => Net_3407 ,
            clk_udb => ClockBlock_BUS_CLK_local ,
            out => Net_3406 );
        Properties:
        {
            cy_registers = ""
        }
DFB group 0: empty
DSM group 0: empty
Decimator group 0: empty
EMIF group 0: empty
I2C group 0: empty
LCD group 0: empty
LVD group 0: empty
PICU group 0: empty
PM group 0: empty
SC group 0: 
    SC Block @ F(SC,0): 
    sccell: Name =\sample_CH1b:SC\
        PORT MAP (
            vref => \sample_CH1b:Net_104\ ,
            vin => CH1 ,
            clk_udb => Net_3870 ,
            modout => \sample_CH1b:Net_56\ ,
            vout => CH1b );
        Properties:
        {
            cy_registers = ""
        }
    SC Block @ F(SC,1): 
    sccell: Name =\sample_CH1a:SC\
        PORT MAP (
            vref => \sample_CH1a:Net_104\ ,
            vin => CH1 ,
            clk_udb => clkD1ab ,
            modout => \sample_CH1a:Net_56\ ,
            vout => CH1a );
        Properties:
        {
            cy_registers = ""
        }
    SC Block @ F(SC,2): 
    sccell: Name =\sample_CH2a:SC\
        PORT MAP (
            vref => \sample_CH2a:Net_104\ ,
            vin => CH2 ,
            clk_udb => clkD2ab ,
            modout => \sample_CH2a:Net_56\ ,
            vout => CH2a );
        Properties:
        {
            cy_registers = ""
        }
    SC Block @ F(SC,3): 
    sccell: Name =\sample_CH2b:SC\
        PORT MAP (
            vref => \sample_CH2b:Net_104\ ,
            vin => CH2 ,
            clk_udb => Net_3963 ,
            modout => \sample_CH2b:Net_56\ ,
            vout => CH2b );
        Properties:
        {
            cy_registers = ""
        }
SPC group 0: empty
Timer group 0: 
    Timer Block @ F(Timer,0): 
    timercell: Name =\pwmSAMPLING:PWMHW\
        PORT MAP (
            clock => ClockBlock_BUS_CLK ,
            enable => __ONE__ ,
            timer_reset => trigOutput ,
            tc => \pwmSAMPLING:Net_63\ ,
            cmp => clkSAMP_ADC ,
            irq => \pwmSAMPLING:Net_54\ );
        Properties:
        {
            cy_registers = ""
        }
USB group 0: 
    USB Block @ F(USB,0): 
    usbcell: Name =\USBUART:USB\
        PORT MAP (
            dp => \USBUART:Net_1000\ ,
            dm => \USBUART:Net_597\ ,
            sof_int => Net_2567 ,
            arb_int => \USBUART:Net_1889\ ,
            usb_int => \USBUART:Net_1876\ ,
            ept_int_8 => \USBUART:ep_int_8\ ,
            ept_int_7 => \USBUART:ep_int_7\ ,
            ept_int_6 => \USBUART:ep_int_6\ ,
            ept_int_5 => \USBUART:ep_int_5\ ,
            ept_int_4 => \USBUART:ep_int_4\ ,
            ept_int_3 => \USBUART:ep_int_3\ ,
            ept_int_2 => \USBUART:ep_int_2\ ,
            ept_int_1 => \USBUART:ep_int_1\ ,
            ept_int_0 => \USBUART:ep_int_0\ ,
            ord_int => \USBUART:Net_95\ ,
            dma_req_7 => \USBUART:dma_request_7\ ,
            dma_req_6 => \USBUART:dma_request_6\ ,
            dma_req_5 => \USBUART:dma_request_5\ ,
            dma_req_4 => \USBUART:dma_request_4\ ,
            dma_req_3 => \USBUART:dma_request_3\ ,
            dma_req_2 => \USBUART:dma_request_2\ ,
            dma_req_1 => \USBUART:dma_request_1\ ,
            dma_req_0 => \USBUART:dma_request_0\ ,
            dma_termin => \USBUART:dma_terminate\ );
        Properties:
        {
            cy_registers = ""
        }
VIDAC group 0: 
    VIDAC Block @ F(VIDAC,0): 
    vidaccell: Name =\IDAC8_3:viDAC8\
        PORT MAP (
            vout => \IDAC8_3:Net_124\ ,
            iout => CH3 );
        Properties:
        {
            cy_registers = ""
            is_all_if_any = 0
            reg_data = 0
        }
    VIDAC Block @ F(VIDAC,1): 
    vidaccell: Name =\IDAC8_4:viDAC8\
        PORT MAP (
            vout => \IDAC8_4:Net_124\ ,
            iout => CH4 );
        Properties:
        {
            cy_registers = ""
            is_all_if_any = 0
            reg_data = 0
        }
    VIDAC Block @ F(VIDAC,2): 
    vidaccell: Name =\IDAC8_1:viDAC8\
        PORT MAP (
            vout => \IDAC8_1:Net_124\ ,
            iout => CH1 );
        Properties:
        {
            cy_registers = ""
            is_all_if_any = 0
            reg_data = 0
        }
    VIDAC Block @ F(VIDAC,3): 
    vidaccell: Name =\IDAC8_2:viDAC8\
        PORT MAP (
            vout => \IDAC8_2:Net_124\ ,
            iout => CH2 );
        Properties:
        {
            cy_registers = ""
            is_all_if_any = 0
            reg_data = 0
        }
OpAmp group 0: 
    Opamp Block @ F(OpAmp,0): 
    abufcell: Name =\sigBuf:ABuf\
        PORT MAP (
            vplus => Net_1042 ,
            vminus => ADCin ,
            vout => ADCin );
        Properties:
        {
            cy_registers = ""
        }
    Opamp Block @ F(OpAmp,3): 
    abufcell: Name =\Baseline_Shifter:ABuf\
        PORT MAP (
            vplus => Net_4502 ,
            vminus => Net_4554 ,
            vout => Net_4554 );
        Properties:
        {
            cy_registers = ""
        }
CsAbuf group 0: empty
Vref group 0: 
    Vref Block @ F(Vref,1): 
    vrefcell: Name =vRef_1
        PORT MAP (
            vout => Net_1069 );
        Properties:
        {
            autoenable = 1
            guid = "4720866E-BC14-478d-B8A0-3E44F38CADAC"
            ignoresleep = 0
            name = "Vdda/2"
        }
    Vref Block @ F(Vref,3): 
    vrefcell: Name =vRef_2
        PORT MAP (
            vout => Net_3407 );
        Properties:
        {
            autoenable = 1
            guid = "89B398AD-36A8-4627-9212-707F2986319E"
            ignoresleep = 0
            name = "1.024V"
        }
    Vref Block @ F(Vref,4): 
    vrefcell: Name =vRef_3
        PORT MAP (
            vout => Net_4502 );
        Properties:
        {
            autoenable = 1
            guid = "4CD2DB22-E42B-4f83-A6F4-FD66E0253DE0"
            ignoresleep = 0
            name = "0.256V"
        }
    Vref Block @ F(Vref,13): 
    vrefcell: Name =\ADC_SAR_1:vRef_Vdda_1\
        PORT MAP (
            vout => \ADC_SAR_1:Net_235\ );
        Properties:
        {
            autoenable = 1
            guid = "4720866E-BC14-478d-B8A0-3E44F38CADAC"
            ignoresleep = 0
            name = "Vdda/2"
        }
LPF group 0: empty
SAR group 0: 
    SAR Block @ F(SAR,0): 
    sarcell: Name =\ADC_SAR_1:ADC_SAR\
        PORT MAP (
            vplus => ADCin ,
            vminus => \ADC_SAR_1:Net_126\ ,
            ext_pin => \ADC_SAR_1:Net_210\ ,
            vrefhi_out => \ADC_SAR_1:Net_126\ ,
            vref => \ADC_SAR_1:Net_235\ ,
            clock => clk_ADC ,
            pump_clock => clk_ADC ,
            sof_udb => clkSAMP_ADC ,
            irq => \ADC_SAR_1:Net_252\ ,
            next => Net_1077 ,
            data_out_udb_11 => \ADC_SAR_1:Net_207_11\ ,
            data_out_udb_10 => \ADC_SAR_1:Net_207_10\ ,
            data_out_udb_9 => \ADC_SAR_1:Net_207_9\ ,
            data_out_udb_8 => \ADC_SAR_1:Net_207_8\ ,
            data_out_udb_7 => \ADC_SAR_1:Net_207_7\ ,
            data_out_udb_6 => \ADC_SAR_1:Net_207_6\ ,
            data_out_udb_5 => \ADC_SAR_1:Net_207_5\ ,
            data_out_udb_4 => \ADC_SAR_1:Net_207_4\ ,
            data_out_udb_3 => \ADC_SAR_1:Net_207_3\ ,
            data_out_udb_2 => \ADC_SAR_1:Net_207_2\ ,
            data_out_udb_1 => \ADC_SAR_1:Net_207_1\ ,
            data_out_udb_0 => \ADC_SAR_1:Net_207_0\ ,
            eof_udb => Net_68 );
        Properties:
        {
            cy_registers = ""
        }
    SAR Block @ F(SAR,1): 
    sarcell: Name =\ADC_SAR_2:ADC_SAR\
        PORT MAP (
            vplus => ADCin ,
            vminus => \ADC_SAR_2:Net_126\ ,
            ext_pin => \ADC_SAR_2:Net_210\ ,
            vrefhi_out => \ADC_SAR_2:Net_126\ ,
            vref => \ADC_SAR_1:Net_235\ ,
            clock => clk_ADC ,
            pump_clock => clk_ADC ,
            sof_udb => clkDAC ,
            irq => \ADC_SAR_2:Net_252\ ,
            next => Net_1074 ,
            data_out_udb_11 => \ADC_SAR_2:Net_207_11\ ,
            data_out_udb_10 => \ADC_SAR_2:Net_207_10\ ,
            data_out_udb_9 => \ADC_SAR_2:Net_207_9\ ,
            data_out_udb_8 => \ADC_SAR_2:Net_207_8\ ,
            data_out_udb_7 => \ADC_SAR_2:Net_207_7\ ,
            data_out_udb_6 => \ADC_SAR_2:Net_207_6\ ,
            data_out_udb_5 => \ADC_SAR_2:Net_207_5\ ,
            data_out_udb_4 => \ADC_SAR_2:Net_207_4\ ,
            data_out_udb_3 => \ADC_SAR_2:Net_207_3\ ,
            data_out_udb_2 => \ADC_SAR_2:Net_207_2\ ,
            data_out_udb_1 => \ADC_SAR_2:Net_207_1\ ,
            data_out_udb_0 => \ADC_SAR_2:Net_207_0\ ,
            eof_udb => Net_67 );
        Properties:
        {
            cy_registers = ""
        }
ANAIF group 0: empty
PHUB group 0: empty

Blocks not positioned by the digital component placer:
    Amux Block @ <No Location>: 
    amuxcell: Name =ChannelSel
        PORT MAP (
            muxin_6 => main_sig ,
            muxin_5 => Net_1044 ,
            muxin_4 => Net_3904 ,
            muxin_3 => Net_3903 ,
            muxin_2 => Net_3902 ,
            muxin_1 => Net_3901 ,
            muxin_0 => Net_4340 ,
            vout => Net_1042 );
        Properties:
        {
            api_type = 0
            connect_mode = 1
            cy_registers = ""
            hw_control = 0
            init_mux_sel = "0000000"
            muxin_width = 7
            one_active = 0
        }
</CYPRESSTAG>
<CYPRESSTAG name="Port Configuration Details">

------------------------------------------------------------
Port Configuration report
------------------------------------------------------------
     |     |       | Interrupt |                  |                       | 
Port | Pin | Fixed |      Type |       Drive Mode |                  Name | Connections
-----+-----+-------+-----------+------------------+-----------------------+-------------------------------
   0 |   0 |     * |      NONE |         CMOS_OUT |           COM_IDAC(0) | 
     |   1 |       |      NONE |      HI_Z_ANALOG |      Dedicated_Output | Analog(ADCin)
     |   2 |     * |      NONE |      HI_Z_ANALOG | \ADC_SAR_2:Bypass(0)\ | Analog(\ADC_SAR_2:Net_210\)
     |   3 |     * |      NONE |      HI_Z_ANALOG |           aux_sig5(0) | Analog(Net_3904)
     |   4 |     * |      NONE |      HI_Z_ANALOG | \ADC_SAR_1:Bypass(0)\ | Analog(\ADC_SAR_1:Net_210\)
     |   5 |     * |      NONE |      HI_Z_ANALOG |           aux_sig6(0) | Analog(Net_1044)
     |   6 |     * |      NONE |      HI_Z_ANALOG |              P_CH3(0) | Analog(CH3)
     |   7 |     * |      NONE |      HI_Z_ANALOG |             P_CH1b(0) | Analog(CH1b)
-----+-----+-------+-----------+------------------+-----------------------+-------------------------------
   1 |   4 |     * |      NONE |      HI_Z_ANALOG |             P_CH2b(0) | Analog(CH2b)
     |   5 |     * |      NONE |      HI_Z_ANALOG |             P_CH1a(0) | Analog(CH1a)
     |   6 |     * |      NONE |         CMOS_OUT |              TxBLE(0) | In(Net_238)
     |   7 |     * |      NONE |     HI_Z_DIGITAL |              RxBLE(0) | FB(Net_243)
-----+-----+-------+-----------+------------------+-----------------------+-------------------------------
   2 |   0 |     * |      NONE |      HI_Z_ANALOG |           aux_sig1(0) | Analog(Net_4340)
     |   1 |     * |      NONE |         CMOS_OUT |                LED(0) | 
     |   2 |     * |      NONE |      RES_PULL_UP |                 SW(0) | FB(Net_3513)
     |   3 |     * |      NONE |      HI_Z_ANALOG |           aux_sig4(0) | Analog(Net_3903)
     |   4 |     * |      NONE |      HI_Z_ANALOG |           aux_sig3(0) | Analog(Net_3902)
     |   5 |     * |      NONE |      HI_Z_ANALOG |           aux_sig2(0) | Analog(Net_3901)
     |   6 |     * |      NONE |      HI_Z_ANALOG |        MainSig_inP(0) | Analog(main_sig)
     |   7 |     * |      NONE |      HI_Z_ANALOG |        MainSig_inN(0) | Analog(Net_1069)
-----+-----+-------+-----------+------------------+-----------------------+-------------------------------
   3 |   0 |     * |      NONE |      HI_Z_ANALOG |              P_CH1(0) | Analog(CH1)
     |   1 |     * |      NONE |      HI_Z_ANALOG |              P_CH4(0) | Analog(CH4)
     |   5 |     * |      NONE |      HI_Z_ANALOG |              P_CH2(0) | Analog(CH2)
     |   7 |       |      NONE |      HI_Z_ANALOG |    Dedicated_Output_1 | Analog(Net_4554)
-----+-----+-------+-----------+------------------+-----------------------+-------------------------------
  12 |   0 |     * |      NONE |      RES_PULL_UP |        P_DCDC_CTRL(0) | 
     |   1 |     * |      NONE |      RES_PULL_UP |           P_PWR_EN(0) | 
-----+-----+-------+-----------+------------------+-----------------------+-------------------------------
  15 |   4 |     * |      NONE |      HI_Z_ANALOG |             P_CH2a(0) | Analog(CH2a)
     |   5 |     * |      NONE |    RES_PULL_DOWN |       triggerInOut(0) | In(Net_3084), Analog(Net_3405)
     |   6 |     * |   FALLING |      HI_Z_ANALOG |       \USBUART:Dp(0)\ | Analog(\USBUART:Net_1000\)
     |   7 |     * |      NONE |      HI_Z_ANALOG |       \USBUART:Dm(0)\ | Analog(\USBUART:Net_597\)
----------------------------------------------------------------------------------------------------------
</CYPRESSTAG>
</CYPRESSTAG>
</CYPRESSTAG>
Digital component placer commit/Report: Elapsed time ==> 0s.112ms
Digital Placement phase: Elapsed time ==> 3s.887ms
</CYPRESSTAG>
<CYPRESSTAG name="Digital Routing">
"C:\Program Files (x86)\Cypress\PSoC Creator\4.4\PSoC Creator\bin/sjrouter.exe" --xml-path "C:\Program Files (x86)\Cypress\PSoC Creator\4.4\PSoC Creator\dev\psoc5/psoc5lp/route_arch-rrg.cydata" --vh2-path "WOTAN_6CH_r.vh2" --pcf-path "WOTAN_6CH.pco" --des-name "WOTAN_6CH" --dsf-path "WOTAN_6CH.dsf" --sdc-path "WOTAN_6CH.sdc" --lib-path "WOTAN_6CH_r.lib"
Routing successful.
Digital Routing phase: Elapsed time ==> 3s.182ms
</CYPRESSTAG>
<CYPRESSTAG name="Bitstream Generation">
Bitstream Generation phase: Elapsed time ==> 0s.127ms
</CYPRESSTAG>
<CYPRESSTAG name="Bitstream Verification">
Bitstream Verification phase: Elapsed time ==> 0s.027ms
</CYPRESSTAG>
<CYPRESSTAG name="Static timing analysis">
Warning: sta.M0019: WOTAN_6CH_timing.html: Warning-1366: Setup time violation found in a path from clock ( CyBUS_CLK ) to clock ( CyBUS_CLK ). (File=C:\Users\marti\OneDrive\Dokumente\MEGA\RDI_share\Mobiles_RDS_aboehn\WOTAN_testing\WOTAN_6CH.cydsn\WOTAN_6CH_timing.html)
Timing report is in WOTAN_6CH_timing.html.
Static timing analysis phase: Elapsed time ==> 0s.967ms
</CYPRESSTAG>
<CYPRESSTAG name="Data reporting">
Data reporting phase: Elapsed time ==> 0s.000ms
</CYPRESSTAG>
<CYPRESSTAG name="Database update...">
Design database save phase: Elapsed time ==> 0s.191ms
</CYPRESSTAG>
cydsfit: Elapsed time ==> 10s.782ms
</CYPRESSTAG>
Fitter phase: Elapsed time ==> 10s.783ms
API generation phase: Elapsed time ==> 2s.668ms
Dependency generation phase: Elapsed time ==> 0s.013ms
Cleanup phase: Elapsed time ==> 0s.001ms
