
---------- Begin Simulation Statistics ----------
final_tick                               2282151737500                       # Number of ticks from beginning of simulation (restored from checkpoints and never reset)
host_inst_rate                                 152845                       # Simulator instruction rate (inst/s)
host_mem_usage                                 765224                       # Number of bytes of host memory used
host_op_rate                                   266944                       # Simulator op (including micro ops) rate (op/s)
host_seconds                                 13739.41                       # Real time elapsed on the host
host_tick_rate                               81362833                       # Simulator tick rate (ticks/s)
sim_freq                                 1000000000000                       # Frequency of simulated ticks
sim_insts                                  2100000004                       # Number of instructions simulated
sim_ops                                    3667654818                       # Number of ops (including micro ops) simulated
sim_seconds                                  1.117877                       # Number of seconds simulated
sim_ticks                                1117877371000                       # Number of ticks simulated
system.cpu.committedInsts                           0                       # Number of instructions committed
system.cpu.committedOps                             0                       # Number of ops (including micro ops) committed
system.cpu.dtb.rdAccesses                           0                       # TLB accesses on read requests
system.cpu.dtb.rdMisses                             0                       # TLB misses on read requests
system.cpu.dtb.wrAccesses                           0                       # TLB accesses on write requests
system.cpu.dtb.wrMisses                             0                       # TLB misses on write requests
system.cpu.idle_fraction                            0                       # Percentage of idle cycles
system.cpu.itb.rdAccesses                           0                       # TLB accesses on read requests
system.cpu.itb.rdMisses                             0                       # TLB misses on read requests
system.cpu.itb.wrAccesses                           0                       # TLB accesses on write requests
system.cpu.itb.wrMisses                             0                       # TLB misses on write requests
system.cpu.not_idle_fraction                        1                       # Percentage of non-idle cycles
system.cpu.numCycles                                0                       # number of cpu cycles simulated
system.cpu.numWorkItemsCompleted                    0                       # number of work items this cpu completed
system.cpu.numWorkItemsStarted                      0                       # number of work items this cpu started
system.cpu.num_busy_cycles                          0                       # Number of busy cycles
system.cpu.num_conditional_control_insts            0                       # number of instructions that are conditional controls
system.cpu.num_fp_alu_accesses                      0                       # Number of float alu accesses
system.cpu.num_fp_insts                             0                       # number of float instructions
system.cpu.num_fp_register_reads                    0                       # number of times the floating registers were read
system.cpu.num_fp_register_writes                   0                       # number of times the floating registers were written
system.cpu.num_func_calls                           0                       # number of times a function call or return occured
system.cpu.num_idle_cycles                          0                       # Number of idle cycles
system.cpu.num_int_alu_accesses                     0                       # Number of integer alu accesses
system.cpu.num_int_insts                            0                       # number of integer instructions
system.cpu.num_int_register_reads                   0                       # number of times the integer registers were read
system.cpu.num_int_register_writes                  0                       # number of times the integer registers were written
system.cpu.num_load_insts                           0                       # Number of load instructions
system.cpu.num_mem_refs                             0                       # number of memory refs
system.cpu.num_store_insts                          0                       # Number of store instructions
system.cpu.num_vec_alu_accesses                     0                       # Number of vector alu accesses
system.cpu.num_vec_insts                            0                       # number of vector instructions
system.cpu.num_vec_register_reads                   0                       # number of times the vector registers were read
system.cpu.num_vec_register_writes                  0                       # number of times the vector registers were written
system.cpu.op_class::No_OpClass                     0                       # Class of executed instruction
system.cpu.op_class::IntAlu                         0                       # Class of executed instruction
system.cpu.op_class::IntMult                        0                       # Class of executed instruction
system.cpu.op_class::IntDiv                         0                       # Class of executed instruction
system.cpu.op_class::FloatAdd                       0                       # Class of executed instruction
system.cpu.op_class::FloatCmp                       0                       # Class of executed instruction
system.cpu.op_class::FloatCvt                       0                       # Class of executed instruction
system.cpu.op_class::FloatMult                      0                       # Class of executed instruction
system.cpu.op_class::FloatMultAcc                   0                       # Class of executed instruction
system.cpu.op_class::FloatDiv                       0                       # Class of executed instruction
system.cpu.op_class::FloatMisc                      0                       # Class of executed instruction
system.cpu.op_class::FloatSqrt                      0                       # Class of executed instruction
system.cpu.op_class::SimdAdd                        0                       # Class of executed instruction
system.cpu.op_class::SimdAddAcc                     0                       # Class of executed instruction
system.cpu.op_class::SimdAlu                        0                       # Class of executed instruction
system.cpu.op_class::SimdCmp                        0                       # Class of executed instruction
system.cpu.op_class::SimdCvt                        0                       # Class of executed instruction
system.cpu.op_class::SimdMisc                       0                       # Class of executed instruction
system.cpu.op_class::SimdMult                       0                       # Class of executed instruction
system.cpu.op_class::SimdMultAcc                    0                       # Class of executed instruction
system.cpu.op_class::SimdShift                      0                       # Class of executed instruction
system.cpu.op_class::SimdShiftAcc                   0                       # Class of executed instruction
system.cpu.op_class::SimdDiv                        0                       # Class of executed instruction
system.cpu.op_class::SimdSqrt                       0                       # Class of executed instruction
system.cpu.op_class::SimdFloatAdd                   0                       # Class of executed instruction
system.cpu.op_class::SimdFloatAlu                   0                       # Class of executed instruction
system.cpu.op_class::SimdFloatCmp                   0                       # Class of executed instruction
system.cpu.op_class::SimdFloatCvt                   0                       # Class of executed instruction
system.cpu.op_class::SimdFloatDiv                   0                       # Class of executed instruction
system.cpu.op_class::SimdFloatMisc                  0                       # Class of executed instruction
system.cpu.op_class::SimdFloatMult                  0                       # Class of executed instruction
system.cpu.op_class::SimdFloatMultAcc               0                       # Class of executed instruction
system.cpu.op_class::SimdFloatSqrt                  0                       # Class of executed instruction
system.cpu.op_class::SimdReduceAdd                  0                       # Class of executed instruction
system.cpu.op_class::SimdReduceAlu                  0                       # Class of executed instruction
system.cpu.op_class::SimdReduceCmp                  0                       # Class of executed instruction
system.cpu.op_class::SimdFloatReduceAdd             0                       # Class of executed instruction
system.cpu.op_class::SimdFloatReduceCmp             0                       # Class of executed instruction
system.cpu.op_class::SimdAes                        0                       # Class of executed instruction
system.cpu.op_class::SimdAesMix                     0                       # Class of executed instruction
system.cpu.op_class::SimdSha1Hash                   0                       # Class of executed instruction
system.cpu.op_class::SimdSha1Hash2                  0                       # Class of executed instruction
system.cpu.op_class::SimdSha256Hash                 0                       # Class of executed instruction
system.cpu.op_class::SimdSha256Hash2                0                       # Class of executed instruction
system.cpu.op_class::SimdShaSigma2                  0                       # Class of executed instruction
system.cpu.op_class::SimdShaSigma3                  0                       # Class of executed instruction
system.cpu.op_class::SimdPredAlu                    0                       # Class of executed instruction
system.cpu.op_class::MemRead                        0                       # Class of executed instruction
system.cpu.op_class::MemWrite                       0                       # Class of executed instruction
system.cpu.op_class::FloatMemRead                   0                       # Class of executed instruction
system.cpu.op_class::FloatMemWrite                  0                       # Class of executed instruction
system.cpu.op_class::IprAccess                      0                       # Class of executed instruction
system.cpu.op_class::InstPrefetch                   0                       # Class of executed instruction
system.cpu.op_class::total                          0                       # Class of executed instruction
system.cpu.workload.numSyscalls                     0                       # Number of system calls
system.membus.snoop_filter.hit_multi_requests            0                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_single_requests         1125                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.hit_single_snoops            0                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.tot_requests          2201                       # Total number of requests made to the snoop filter.
system.membus.snoop_filter.tot_snoops               0                       # Total number of snoops made to the snoop filter.
system.switch_cpus.committedInsts                   0                       # Number of instructions committed
system.switch_cpus.committedOps                     0                       # Number of ops (including micro ops) committed
system.switch_cpus.dtb.rdAccesses                   0                       # TLB accesses on read requests
system.switch_cpus.dtb.rdMisses                     0                       # TLB misses on read requests
system.switch_cpus.dtb.wrAccesses                   0                       # TLB accesses on write requests
system.switch_cpus.dtb.wrMisses                     0                       # TLB misses on write requests
system.switch_cpus.idle_fraction                    0                       # Percentage of idle cycles
system.switch_cpus.itb.rdAccesses                   0                       # TLB accesses on read requests
system.switch_cpus.itb.rdMisses                     0                       # TLB misses on read requests
system.switch_cpus.itb.wrAccesses                   0                       # TLB accesses on write requests
system.switch_cpus.itb.wrMisses                     0                       # TLB misses on write requests
system.switch_cpus.not_idle_fraction                1                       # Percentage of non-idle cycles
system.switch_cpus.numCycles                        0                       # number of cpu cycles simulated
system.switch_cpus.numWorkItemsCompleted            0                       # number of work items this cpu completed
system.switch_cpus.numWorkItemsStarted              0                       # number of work items this cpu started
system.switch_cpus.num_busy_cycles                  0                       # Number of busy cycles
system.switch_cpus.num_conditional_control_insts            0                       # number of instructions that are conditional controls
system.switch_cpus.num_fp_alu_accesses              0                       # Number of float alu accesses
system.switch_cpus.num_fp_insts                     0                       # number of float instructions
system.switch_cpus.num_fp_register_reads            0                       # number of times the floating registers were read
system.switch_cpus.num_fp_register_writes            0                       # number of times the floating registers were written
system.switch_cpus.num_func_calls                   0                       # number of times a function call or return occured
system.switch_cpus.num_idle_cycles                  0                       # Number of idle cycles
system.switch_cpus.num_int_alu_accesses             0                       # Number of integer alu accesses
system.switch_cpus.num_int_insts                    0                       # number of integer instructions
system.switch_cpus.num_int_register_reads            0                       # number of times the integer registers were read
system.switch_cpus.num_int_register_writes            0                       # number of times the integer registers were written
system.switch_cpus.num_load_insts                   0                       # Number of load instructions
system.switch_cpus.num_mem_refs                     0                       # number of memory refs
system.switch_cpus.num_store_insts                  0                       # Number of store instructions
system.switch_cpus.num_vec_alu_accesses             0                       # Number of vector alu accesses
system.switch_cpus.num_vec_insts                    0                       # number of vector instructions
system.switch_cpus.num_vec_register_reads            0                       # number of times the vector registers were read
system.switch_cpus.num_vec_register_writes            0                       # number of times the vector registers were written
system.switch_cpus.op_class::No_OpClass             0                       # Class of executed instruction
system.switch_cpus.op_class::IntAlu                 0                       # Class of executed instruction
system.switch_cpus.op_class::IntMult                0                       # Class of executed instruction
system.switch_cpus.op_class::IntDiv                 0                       # Class of executed instruction
system.switch_cpus.op_class::FloatAdd               0                       # Class of executed instruction
system.switch_cpus.op_class::FloatCmp               0                       # Class of executed instruction
system.switch_cpus.op_class::FloatCvt               0                       # Class of executed instruction
system.switch_cpus.op_class::FloatMult              0                       # Class of executed instruction
system.switch_cpus.op_class::FloatMultAcc            0                       # Class of executed instruction
system.switch_cpus.op_class::FloatDiv               0                       # Class of executed instruction
system.switch_cpus.op_class::FloatMisc              0                       # Class of executed instruction
system.switch_cpus.op_class::FloatSqrt              0                       # Class of executed instruction
system.switch_cpus.op_class::SimdAdd                0                       # Class of executed instruction
system.switch_cpus.op_class::SimdAddAcc             0                       # Class of executed instruction
system.switch_cpus.op_class::SimdAlu                0                       # Class of executed instruction
system.switch_cpus.op_class::SimdCmp                0                       # Class of executed instruction
system.switch_cpus.op_class::SimdCvt                0                       # Class of executed instruction
system.switch_cpus.op_class::SimdMisc               0                       # Class of executed instruction
system.switch_cpus.op_class::SimdMult               0                       # Class of executed instruction
system.switch_cpus.op_class::SimdMultAcc            0                       # Class of executed instruction
system.switch_cpus.op_class::SimdShift              0                       # Class of executed instruction
system.switch_cpus.op_class::SimdShiftAcc            0                       # Class of executed instruction
system.switch_cpus.op_class::SimdDiv                0                       # Class of executed instruction
system.switch_cpus.op_class::SimdSqrt               0                       # Class of executed instruction
system.switch_cpus.op_class::SimdFloatAdd            0                       # Class of executed instruction
system.switch_cpus.op_class::SimdFloatAlu            0                       # Class of executed instruction
system.switch_cpus.op_class::SimdFloatCmp            0                       # Class of executed instruction
system.switch_cpus.op_class::SimdFloatCvt            0                       # Class of executed instruction
system.switch_cpus.op_class::SimdFloatDiv            0                       # Class of executed instruction
system.switch_cpus.op_class::SimdFloatMisc            0                       # Class of executed instruction
system.switch_cpus.op_class::SimdFloatMult            0                       # Class of executed instruction
system.switch_cpus.op_class::SimdFloatMultAcc            0                       # Class of executed instruction
system.switch_cpus.op_class::SimdFloatSqrt            0                       # Class of executed instruction
system.switch_cpus.op_class::SimdReduceAdd            0                       # Class of executed instruction
system.switch_cpus.op_class::SimdReduceAlu            0                       # Class of executed instruction
system.switch_cpus.op_class::SimdReduceCmp            0                       # Class of executed instruction
system.switch_cpus.op_class::SimdFloatReduceAdd            0                       # Class of executed instruction
system.switch_cpus.op_class::SimdFloatReduceCmp            0                       # Class of executed instruction
system.switch_cpus.op_class::SimdAes                0                       # Class of executed instruction
system.switch_cpus.op_class::SimdAesMix             0                       # Class of executed instruction
system.switch_cpus.op_class::SimdSha1Hash            0                       # Class of executed instruction
system.switch_cpus.op_class::SimdSha1Hash2            0                       # Class of executed instruction
system.switch_cpus.op_class::SimdSha256Hash            0                       # Class of executed instruction
system.switch_cpus.op_class::SimdSha256Hash2            0                       # Class of executed instruction
system.switch_cpus.op_class::SimdShaSigma2            0                       # Class of executed instruction
system.switch_cpus.op_class::SimdShaSigma3            0                       # Class of executed instruction
system.switch_cpus.op_class::SimdPredAlu            0                       # Class of executed instruction
system.switch_cpus.op_class::MemRead                0                       # Class of executed instruction
system.switch_cpus.op_class::MemWrite               0                       # Class of executed instruction
system.switch_cpus.op_class::FloatMemRead            0                       # Class of executed instruction
system.switch_cpus.op_class::FloatMemWrite            0                       # Class of executed instruction
system.switch_cpus.op_class::IprAccess              0                       # Class of executed instruction
system.switch_cpus.op_class::InstPrefetch            0                       # Class of executed instruction
system.switch_cpus.op_class::total                  0                       # Class of executed instruction
system.switch_cpus_1.branchPred.BTBCorrect            0                       # Number of correct BTB predictions (this stat may not work properly.
system.switch_cpus_1.branchPred.BTBHitPct          nan                       # BTB Hit Percentage
system.switch_cpus_1.branchPred.BTBHits             0                       # Number of BTB hits
system.switch_cpus_1.branchPred.BTBLookups            0                       # Number of BTB lookups
system.switch_cpus_1.branchPred.RASInCorrect            3                       # Number of incorrect RAS predictions.
system.switch_cpus_1.branchPred.condIncorrect     99378815                       # Number of conditional branches incorrect
system.switch_cpus_1.branchPred.condPredicted    945843374                       # Number of conditional branches predicted
system.switch_cpus_1.branchPred.indirectHits    110181871                       # Number of indirect target hits.
system.switch_cpus_1.branchPred.indirectLookups    577332016                       # Number of indirect predictor lookups.
system.switch_cpus_1.branchPred.indirectMisses    467150145                       # Number of indirect misses.
system.switch_cpus_1.branchPred.lookups    1006976483                       # Number of BP lookups
system.switch_cpus_1.branchPred.usedRAS      39756069                       # Number of times the RAS was used to get a target.
system.switch_cpus_1.branchPredindirectMispredicted     59755749                       # Number of mispredicted indirect branches.
system.switch_cpus_1.cc_regfile_reads      1907794357                       # number of cc regfile reads
system.switch_cpus_1.cc_regfile_writes     1361546214                       # number of cc regfile writes
system.switch_cpus_1.commit.amos                    0                       # Number of atomic instructions committed
system.switch_cpus_1.commit.branchMispredicts     99379945                       # The number of times a branch was mispredicted
system.switch_cpus_1.commit.branches        185454560                       # Number of branches committed
system.switch_cpus_1.commit.bw_lim_events     81469181                       # number cycles where commit BW limit reached
system.switch_cpus_1.commit.commitSquashedInsts   5341442187                       # The number of squashed insts skipped by commit
system.switch_cpus_1.commit.committedInsts   1000000002                       # Number of instructions committed
system.switch_cpus_1.commit.committedOps   1725818695                       # Number of ops (including micro ops) committed
system.switch_cpus_1.commit.committed_per_cycle::samples   1499716147                       # Number of insts commited each cycle
system.switch_cpus_1.commit.committed_per_cycle::mean     1.150764                       # Number of insts commited each cycle
system.switch_cpus_1.commit.committed_per_cycle::stdev     2.065101                       # Number of insts commited each cycle
system.switch_cpus_1.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.switch_cpus_1.commit.committed_per_cycle::0    876291571     58.43%     58.43% # Number of insts commited each cycle
system.switch_cpus_1.commit.committed_per_cycle::1    306425531     20.43%     78.86% # Number of insts commited each cycle
system.switch_cpus_1.commit.committed_per_cycle::2     78525795      5.24%     84.10% # Number of insts commited each cycle
system.switch_cpus_1.commit.committed_per_cycle::3     66091769      4.41%     88.51% # Number of insts commited each cycle
system.switch_cpus_1.commit.committed_per_cycle::4     63335131      4.22%     92.73% # Number of insts commited each cycle
system.switch_cpus_1.commit.committed_per_cycle::5     15308095      1.02%     93.75% # Number of insts commited each cycle
system.switch_cpus_1.commit.committed_per_cycle::6      3451698      0.23%     93.98% # Number of insts commited each cycle
system.switch_cpus_1.commit.committed_per_cycle::7      8817376      0.59%     94.57% # Number of insts commited each cycle
system.switch_cpus_1.commit.committed_per_cycle::8     81469181      5.43%    100.00% # Number of insts commited each cycle
system.switch_cpus_1.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.switch_cpus_1.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.switch_cpus_1.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.switch_cpus_1.commit.committed_per_cycle::total   1499716147                       # Number of insts commited each cycle
system.switch_cpus_1.commit.fp_insts            22944                       # Number of committed floating point instructions.
system.switch_cpus_1.commit.function_calls       111848                       # Number of function calls committed.
system.switch_cpus_1.commit.int_insts      1725697315                       # Number of committed integer instructions.
system.switch_cpus_1.commit.loads           312488152                       # Number of loads committed
system.switch_cpus_1.commit.membars                 0                       # Number of memory barriers committed
system.switch_cpus_1.commit.op_class_0::No_OpClass       107996      0.01%      0.01% # Class of committed instruction
system.switch_cpus_1.commit.op_class_0::IntAlu   1371650481     79.48%     79.48% # Class of committed instruction
system.switch_cpus_1.commit.op_class_0::IntMult        81756      0.00%     79.49% # Class of committed instruction
system.switch_cpus_1.commit.op_class_0::IntDiv            0      0.00%     79.49% # Class of committed instruction
system.switch_cpus_1.commit.op_class_0::FloatAdd            0      0.00%     79.49% # Class of committed instruction
system.switch_cpus_1.commit.op_class_0::FloatCmp            0      0.00%     79.49% # Class of committed instruction
system.switch_cpus_1.commit.op_class_0::FloatCvt            0      0.00%     79.49% # Class of committed instruction
system.switch_cpus_1.commit.op_class_0::FloatMult            0      0.00%     79.49% # Class of committed instruction
system.switch_cpus_1.commit.op_class_0::FloatMultAcc            0      0.00%     79.49% # Class of committed instruction
system.switch_cpus_1.commit.op_class_0::FloatDiv            0      0.00%     79.49% # Class of committed instruction
system.switch_cpus_1.commit.op_class_0::FloatMisc            0      0.00%     79.49% # Class of committed instruction
system.switch_cpus_1.commit.op_class_0::FloatSqrt            0      0.00%     79.49% # Class of committed instruction
system.switch_cpus_1.commit.op_class_0::SimdAdd            0      0.00%     79.49% # Class of committed instruction
system.switch_cpus_1.commit.op_class_0::SimdAddAcc            0      0.00%     79.49% # Class of committed instruction
system.switch_cpus_1.commit.op_class_0::SimdAlu            0      0.00%     79.49% # Class of committed instruction
system.switch_cpus_1.commit.op_class_0::SimdCmp            0      0.00%     79.49% # Class of committed instruction
system.switch_cpus_1.commit.op_class_0::SimdCvt            0      0.00%     79.49% # Class of committed instruction
system.switch_cpus_1.commit.op_class_0::SimdMisc         6692      0.00%     79.49% # Class of committed instruction
system.switch_cpus_1.commit.op_class_0::SimdMult            0      0.00%     79.49% # Class of committed instruction
system.switch_cpus_1.commit.op_class_0::SimdMultAcc            0      0.00%     79.49% # Class of committed instruction
system.switch_cpus_1.commit.op_class_0::SimdShift            0      0.00%     79.49% # Class of committed instruction
system.switch_cpus_1.commit.op_class_0::SimdShiftAcc            0      0.00%     79.49% # Class of committed instruction
system.switch_cpus_1.commit.op_class_0::SimdDiv            0      0.00%     79.49% # Class of committed instruction
system.switch_cpus_1.commit.op_class_0::SimdSqrt            0      0.00%     79.49% # Class of committed instruction
system.switch_cpus_1.commit.op_class_0::SimdFloatAdd         2868      0.00%     79.49% # Class of committed instruction
system.switch_cpus_1.commit.op_class_0::SimdFloatAlu            0      0.00%     79.49% # Class of committed instruction
system.switch_cpus_1.commit.op_class_0::SimdFloatCmp            0      0.00%     79.49% # Class of committed instruction
system.switch_cpus_1.commit.op_class_0::SimdFloatCvt         6692      0.00%     79.49% # Class of committed instruction
system.switch_cpus_1.commit.op_class_0::SimdFloatDiv            0      0.00%     79.49% # Class of committed instruction
system.switch_cpus_1.commit.op_class_0::SimdFloatMisc            0      0.00%     79.49% # Class of committed instruction
system.switch_cpus_1.commit.op_class_0::SimdFloatMult         3824      0.00%     79.49% # Class of committed instruction
system.switch_cpus_1.commit.op_class_0::SimdFloatMultAcc            0      0.00%     79.49% # Class of committed instruction
system.switch_cpus_1.commit.op_class_0::SimdFloatSqrt            0      0.00%     79.49% # Class of committed instruction
system.switch_cpus_1.commit.op_class_0::SimdReduceAdd            0      0.00%     79.49% # Class of committed instruction
system.switch_cpus_1.commit.op_class_0::SimdReduceAlu            0      0.00%     79.49% # Class of committed instruction
system.switch_cpus_1.commit.op_class_0::SimdReduceCmp            0      0.00%     79.49% # Class of committed instruction
system.switch_cpus_1.commit.op_class_0::SimdFloatReduceAdd            0      0.00%     79.49% # Class of committed instruction
system.switch_cpus_1.commit.op_class_0::SimdFloatReduceCmp            0      0.00%     79.49% # Class of committed instruction
system.switch_cpus_1.commit.op_class_0::SimdAes            0      0.00%     79.49% # Class of committed instruction
system.switch_cpus_1.commit.op_class_0::SimdAesMix            0      0.00%     79.49% # Class of committed instruction
system.switch_cpus_1.commit.op_class_0::SimdSha1Hash            0      0.00%     79.49% # Class of committed instruction
system.switch_cpus_1.commit.op_class_0::SimdSha1Hash2            0      0.00%     79.49% # Class of committed instruction
system.switch_cpus_1.commit.op_class_0::SimdSha256Hash            0      0.00%     79.49% # Class of committed instruction
system.switch_cpus_1.commit.op_class_0::SimdSha256Hash2            0      0.00%     79.49% # Class of committed instruction
system.switch_cpus_1.commit.op_class_0::SimdShaSigma2            0      0.00%     79.49% # Class of committed instruction
system.switch_cpus_1.commit.op_class_0::SimdShaSigma3            0      0.00%     79.49% # Class of committed instruction
system.switch_cpus_1.commit.op_class_0::SimdPredAlu            0      0.00%     79.49% # Class of committed instruction
system.switch_cpus_1.commit.op_class_0::MemRead    312485284     18.11%     97.60% # Class of committed instruction
system.switch_cpus_1.commit.op_class_0::MemWrite     41470234      2.40%    100.00% # Class of committed instruction
system.switch_cpus_1.commit.op_class_0::FloatMemRead         2868      0.00%    100.00% # Class of committed instruction
system.switch_cpus_1.commit.op_class_0::FloatMemWrite            0      0.00%    100.00% # Class of committed instruction
system.switch_cpus_1.commit.op_class_0::IprAccess            0      0.00%    100.00% # Class of committed instruction
system.switch_cpus_1.commit.op_class_0::InstPrefetch            0      0.00%    100.00% # Class of committed instruction
system.switch_cpus_1.commit.op_class_0::total   1725818695                       # Class of committed instruction
system.switch_cpus_1.commit.refs            353958386                       # Number of memory references committed
system.switch_cpus_1.commit.swp_count               0                       # Number of s/w prefetches committed
system.switch_cpus_1.commit.vec_insts               0                       # Number of committed Vector instructions.
system.switch_cpus_1.committedInsts        1000000002                       # Number of Instructions Simulated
system.switch_cpus_1.committedOps          1725818695                       # Number of Ops (including micro ops) Simulated
system.switch_cpus_1.cpi                     2.235755                       # CPI: Cycles Per Instruction
system.switch_cpus_1.cpi_total               2.235755                       # CPI: Total CPI of All Threads
system.switch_cpus_1.decode.BlockedCycles    658094523                       # Number of cycles decode is blocked
system.switch_cpus_1.decode.DecodedInsts   9159171753                       # Number of instructions handled by decode
system.switch_cpus_1.decode.IdleCycles      286972752                       # Number of cycles decode is idle
system.switch_cpus_1.decode.RunCycles      1013732379                       # Number of cycles decode is running
system.switch_cpus_1.decode.SquashCycles     99401258                       # Number of cycles decode is squashing
system.switch_cpus_1.decode.UnblockCycles    177553409                       # Number of cycles decode is unblocking
system.switch_cpus_1.dtb.rdAccesses        1037499361                       # TLB accesses on read requests
system.switch_cpus_1.dtb.rdMisses             5997517                       # TLB misses on read requests
system.switch_cpus_1.dtb.wrAccesses         248191046                       # TLB accesses on write requests
system.switch_cpus_1.dtb.wrMisses                5027                       # TLB misses on write requests
system.switch_cpus_1.fetch.Branches        1006976483                       # Number of branches that fetch encountered
system.switch_cpus_1.fetch.CacheLines       687910591                       # Number of cache lines fetched
system.switch_cpus_1.fetch.Cycles          2039031395                       # Number of cycles fetch has run and was not squashing or blocked
system.switch_cpus_1.fetch.IcacheSquashes           65                       # Number of outstanding Icache misses that were squashed
system.switch_cpus_1.fetch.IcacheWaitRetryStallCycles           20                       # Number of stall cycles due to full MSHR
system.switch_cpus_1.fetch.Insts           5979636710                       # Number of instructions fetch has processed
system.switch_cpus_1.fetch.ItlbSquashes             8                       # Number of outstanding ITLB misses that were squashed
system.switch_cpus_1.fetch.MiscStallCycles         1371                       # Number of cycles fetch has spent waiting on interrupts, or bad addresses, or out of MSHRs
system.switch_cpus_1.fetch.PendingTrapStallCycles       117793                       # Number of stall cycles due to pending traps
system.switch_cpus_1.fetch.SquashCycles     198802516                       # Number of cycles fetch has spent squashing
system.switch_cpus_1.fetch.TlbCycles               42                       # Number of cycles fetch has spent waiting for tlb
system.switch_cpus_1.fetch.branchRate        0.450397                       # Number of branch fetches per cycle
system.switch_cpus_1.fetch.icacheStallCycles     97202459                       # Number of cycles fetch is stalled on an Icache miss
system.switch_cpus_1.fetch.predictedBranches    149937940                       # Number of branches that fetch has predicted taken
system.switch_cpus_1.fetch.rate              2.674549                       # Number of inst fetches per cycle
system.switch_cpus_1.fetch.rateDist::samples   2235754338                       # Number of instructions fetched each cycle (Total)
system.switch_cpus_1.fetch.rateDist::mean     4.834200                       # Number of instructions fetched each cycle (Total)
system.switch_cpus_1.fetch.rateDist::stdev     3.546772                       # Number of instructions fetched each cycle (Total)
system.switch_cpus_1.fetch.rateDist::underflows            0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus_1.fetch.rateDist::0      578594054     25.88%     25.88% # Number of instructions fetched each cycle (Total)
system.switch_cpus_1.fetch.rateDist::1      160827136      7.19%     33.07% # Number of instructions fetched each cycle (Total)
system.switch_cpus_1.fetch.rateDist::2       30828403      1.38%     34.45% # Number of instructions fetched each cycle (Total)
system.switch_cpus_1.fetch.rateDist::3       91751108      4.10%     38.56% # Number of instructions fetched each cycle (Total)
system.switch_cpus_1.fetch.rateDist::4       97249583      4.35%     42.90% # Number of instructions fetched each cycle (Total)
system.switch_cpus_1.fetch.rateDist::5       50676665      2.27%     45.17% # Number of instructions fetched each cycle (Total)
system.switch_cpus_1.fetch.rateDist::6       33677856      1.51%     46.68% # Number of instructions fetched each cycle (Total)
system.switch_cpus_1.fetch.rateDist::7       71297721      3.19%     49.87% # Number of instructions fetched each cycle (Total)
system.switch_cpus_1.fetch.rateDist::8     1120851812     50.13%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus_1.fetch.rateDist::overflows            0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus_1.fetch.rateDist::min_value            0                       # Number of instructions fetched each cycle (Total)
system.switch_cpus_1.fetch.rateDist::max_value            8                       # Number of instructions fetched each cycle (Total)
system.switch_cpus_1.fetch.rateDist::total   2235754338                       # Number of instructions fetched each cycle (Total)
system.switch_cpus_1.fp_regfile_reads           41003                       # number of floating regfile reads
system.switch_cpus_1.fp_regfile_writes          21733                       # number of floating regfile writes
system.switch_cpus_1.idleCycles                   404                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.switch_cpus_1.iew.branchMispredicts    115143839                       # Number of branch mispredicts detected at execute
system.switch_cpus_1.iew.exec_branches      336232330                       # Number of branches executed
system.switch_cpus_1.iew.exec_nop                   0                       # number of nop insts executed
system.switch_cpus_1.iew.exec_rate           2.280437                       # Inst execution rate
system.switch_cpus_1.iew.exec_refs         1295042428                       # number of memory reference insts executed
system.switch_cpus_1.iew.exec_stores        248191031                       # Number of stores executed
system.switch_cpus_1.iew.exec_swp                   0                       # number of swp insts executed
system.switch_cpus_1.iew.iewBlockCycles     636729359                       # Number of cycles IEW is blocking
system.switch_cpus_1.iew.iewDispLoadInsts   1478030182                       # Number of dispatched load instructions
system.switch_cpus_1.iew.iewDispNonSpecInsts          592                       # Number of dispatched non-speculative instructions
system.switch_cpus_1.iew.iewDispSquashedInsts       143207                       # Number of squashed instructions skipped by dispatch
system.switch_cpus_1.iew.iewDispStoreInsts    471849384                       # Number of dispatched store instructions
system.switch_cpus_1.iew.iewDispatchedInsts   7067192518                       # Number of instructions dispatched to IQ
system.switch_cpus_1.iew.iewExecLoadInsts   1046851397                       # Number of load instructions executed
system.switch_cpus_1.iew.iewExecSquashedInsts    317746128                       # Number of squashed instructions skipped in execute
system.switch_cpus_1.iew.iewExecutedInsts   5098497303                       # Number of executed instructions
system.switch_cpus_1.iew.iewIQFullEvents        19155                       # Number of times the IQ has become full, causing a stall
system.switch_cpus_1.iew.iewIdleCycles              0                       # Number of cycles IEW is idle
system.switch_cpus_1.iew.iewLSQFullEvents       104079                       # Number of times the LSQ has become full, causing a stall
system.switch_cpus_1.iew.iewSquashCycles     99401258                       # Number of cycles IEW is squashing
system.switch_cpus_1.iew.iewUnblockCycles       115636                       # Number of cycles IEW is unblocking
system.switch_cpus_1.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.switch_cpus_1.iew.lsq.thread0.cacheBlocked      1870218                       # Number of times an access to memory failed due to the cache being blocked
system.switch_cpus_1.iew.lsq.thread0.forwLoads       456308                       # Number of loads that had data forwarded from stores
system.switch_cpus_1.iew.lsq.thread0.ignoredResponses         1793                       # Number of memory responses ignored because the instruction is squashed
system.switch_cpus_1.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.switch_cpus_1.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.switch_cpus_1.iew.lsq.thread0.memOrderViolation        32334                       # Number of memory ordering violations
system.switch_cpus_1.iew.lsq.thread0.rescheduledLoads            0                       # Number of loads that were rescheduled
system.switch_cpus_1.iew.lsq.thread0.squashedLoads   1165542017                       # Number of loads squashed
system.switch_cpus_1.iew.lsq.thread0.squashedStores    430379146                       # Number of stores squashed
system.switch_cpus_1.iew.memOrderViolationEvents        32334                       # Number of memory order violations
system.switch_cpus_1.iew.predictedNotTakenIncorrect     98984809                       # Number of branches that were predicted not taken incorrectly
system.switch_cpus_1.iew.predictedTakenIncorrect     16159030                       # Number of branches that were predicted taken incorrectly
system.switch_cpus_1.iew.wb_consumers      5707751132                       # num instructions consuming a value
system.switch_cpus_1.iew.wb_count          4900954696                       # cumulative count of insts written-back
system.switch_cpus_1.iew.wb_fanout           0.678769                       # average fanout of values written-back
system.switch_cpus_1.iew.wb_producers      3874245499                       # num instructions producing a value
system.switch_cpus_1.iew.wb_rate             2.192081                       # insts written-back per cycle
system.switch_cpus_1.iew.wb_sent           5035938419                       # cumulative count of insts sent to commit
system.switch_cpus_1.int_regfile_reads     8082339315                       # number of integer regfile reads
system.switch_cpus_1.int_regfile_writes    4448537334                       # number of integer regfile writes
system.switch_cpus_1.ipc                     0.447276                       # IPC: Instructions Per Cycle
system.switch_cpus_1.ipc_total               0.447276                       # IPC: Total IPC of All Threads
system.switch_cpus_1.iq.FU_type_0::No_OpClass      6875970      0.13%      0.13% # Type of FU issued
system.switch_cpus_1.iq.FU_type_0::IntAlu   3959167219     73.10%     73.22% # Type of FU issued
system.switch_cpus_1.iq.FU_type_0::IntMult        93919      0.00%     73.23% # Type of FU issued
system.switch_cpus_1.iq.FU_type_0::IntDiv            0      0.00%     73.23% # Type of FU issued
system.switch_cpus_1.iq.FU_type_0::FloatAdd           38      0.00%     73.23% # Type of FU issued
system.switch_cpus_1.iq.FU_type_0::FloatCmp            0      0.00%     73.23% # Type of FU issued
system.switch_cpus_1.iq.FU_type_0::FloatCvt            0      0.00%     73.23% # Type of FU issued
system.switch_cpus_1.iq.FU_type_0::FloatMult            0      0.00%     73.23% # Type of FU issued
system.switch_cpus_1.iq.FU_type_0::FloatMultAcc            0      0.00%     73.23% # Type of FU issued
system.switch_cpus_1.iq.FU_type_0::FloatDiv            0      0.00%     73.23% # Type of FU issued
system.switch_cpus_1.iq.FU_type_0::FloatMisc            0      0.00%     73.23% # Type of FU issued
system.switch_cpus_1.iq.FU_type_0::FloatSqrt            0      0.00%     73.23% # Type of FU issued
system.switch_cpus_1.iq.FU_type_0::SimdAdd            0      0.00%     73.23% # Type of FU issued
system.switch_cpus_1.iq.FU_type_0::SimdAddAcc            0      0.00%     73.23% # Type of FU issued
system.switch_cpus_1.iq.FU_type_0::SimdAlu            0      0.00%     73.23% # Type of FU issued
system.switch_cpus_1.iq.FU_type_0::SimdCmp            0      0.00%     73.23% # Type of FU issued
system.switch_cpus_1.iq.FU_type_0::SimdCvt            0      0.00%     73.23% # Type of FU issued
system.switch_cpus_1.iq.FU_type_0::SimdMisc         6992      0.00%     73.23% # Type of FU issued
system.switch_cpus_1.iq.FU_type_0::SimdMult            0      0.00%     73.23% # Type of FU issued
system.switch_cpus_1.iq.FU_type_0::SimdMultAcc            0      0.00%     73.23% # Type of FU issued
system.switch_cpus_1.iq.FU_type_0::SimdShift            0      0.00%     73.23% # Type of FU issued
system.switch_cpus_1.iq.FU_type_0::SimdShiftAcc            0      0.00%     73.23% # Type of FU issued
system.switch_cpus_1.iq.FU_type_0::SimdDiv            0      0.00%     73.23% # Type of FU issued
system.switch_cpus_1.iq.FU_type_0::SimdSqrt            0      0.00%     73.23% # Type of FU issued
system.switch_cpus_1.iq.FU_type_0::SimdFloatAdd         2868      0.00%     73.23% # Type of FU issued
system.switch_cpus_1.iq.FU_type_0::SimdFloatAlu            0      0.00%     73.23% # Type of FU issued
system.switch_cpus_1.iq.FU_type_0::SimdFloatCmp            0      0.00%     73.23% # Type of FU issued
system.switch_cpus_1.iq.FU_type_0::SimdFloatCvt         6970      0.00%     73.23% # Type of FU issued
system.switch_cpus_1.iq.FU_type_0::SimdFloatDiv            0      0.00%     73.23% # Type of FU issued
system.switch_cpus_1.iq.FU_type_0::SimdFloatMisc            0      0.00%     73.23% # Type of FU issued
system.switch_cpus_1.iq.FU_type_0::SimdFloatMult         3824      0.00%     73.23% # Type of FU issued
system.switch_cpus_1.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     73.23% # Type of FU issued
system.switch_cpus_1.iq.FU_type_0::SimdFloatSqrt            0      0.00%     73.23% # Type of FU issued
system.switch_cpus_1.iq.FU_type_0::SimdReduceAdd            0      0.00%     73.23% # Type of FU issued
system.switch_cpus_1.iq.FU_type_0::SimdReduceAlu            0      0.00%     73.23% # Type of FU issued
system.switch_cpus_1.iq.FU_type_0::SimdReduceCmp            0      0.00%     73.23% # Type of FU issued
system.switch_cpus_1.iq.FU_type_0::SimdFloatReduceAdd            0      0.00%     73.23% # Type of FU issued
system.switch_cpus_1.iq.FU_type_0::SimdFloatReduceCmp            0      0.00%     73.23% # Type of FU issued
system.switch_cpus_1.iq.FU_type_0::SimdAes            0      0.00%     73.23% # Type of FU issued
system.switch_cpus_1.iq.FU_type_0::SimdAesMix            0      0.00%     73.23% # Type of FU issued
system.switch_cpus_1.iq.FU_type_0::SimdSha1Hash            0      0.00%     73.23% # Type of FU issued
system.switch_cpus_1.iq.FU_type_0::SimdSha1Hash2            0      0.00%     73.23% # Type of FU issued
system.switch_cpus_1.iq.FU_type_0::SimdSha256Hash            0      0.00%     73.23% # Type of FU issued
system.switch_cpus_1.iq.FU_type_0::SimdSha256Hash2            0      0.00%     73.23% # Type of FU issued
system.switch_cpus_1.iq.FU_type_0::SimdShaSigma2            0      0.00%     73.23% # Type of FU issued
system.switch_cpus_1.iq.FU_type_0::SimdShaSigma3            0      0.00%     73.23% # Type of FU issued
system.switch_cpus_1.iq.FU_type_0::SimdPredAlu            0      0.00%     73.23% # Type of FU issued
system.switch_cpus_1.iq.FU_type_0::MemRead   1171814872     21.64%     94.86% # Type of FU issued
system.switch_cpus_1.iq.FU_type_0::MemWrite    278267783      5.14%    100.00% # Type of FU issued
system.switch_cpus_1.iq.FU_type_0::FloatMemRead         2977      0.00%    100.00% # Type of FU issued
system.switch_cpus_1.iq.FU_type_0::FloatMemWrite            0      0.00%    100.00% # Type of FU issued
system.switch_cpus_1.iq.FU_type_0::IprAccess            0      0.00%    100.00% # Type of FU issued
system.switch_cpus_1.iq.FU_type_0::InstPrefetch            0      0.00%    100.00% # Type of FU issued
system.switch_cpus_1.iq.FU_type_0::total   5416243432                       # Type of FU issued
system.switch_cpus_1.iq.fp_alu_accesses         23669                       # Number of floating point alu accesses
system.switch_cpus_1.iq.fp_inst_queue_reads        47338                       # Number of floating instruction queue reads
system.switch_cpus_1.iq.fp_inst_queue_wakeup_accesses        23645                       # Number of floating instruction queue wakeup accesses
system.switch_cpus_1.iq.fp_inst_queue_writes        38320                       # Number of floating instruction queue writes
system.switch_cpus_1.iq.fu_busy_cnt          83609606                       # FU busy when requested
system.switch_cpus_1.iq.fu_busy_rate         0.015437                       # FU busy rate (busy events/executed inst)
system.switch_cpus_1.iq.fu_full::No_OpClass            0      0.00%      0.00% # attempts to use FU when none available
system.switch_cpus_1.iq.fu_full::IntAlu      64855904     77.57%     77.57% # attempts to use FU when none available
system.switch_cpus_1.iq.fu_full::IntMult            0      0.00%     77.57% # attempts to use FU when none available
system.switch_cpus_1.iq.fu_full::IntDiv             0      0.00%     77.57% # attempts to use FU when none available
system.switch_cpus_1.iq.fu_full::FloatAdd            0      0.00%     77.57% # attempts to use FU when none available
system.switch_cpus_1.iq.fu_full::FloatCmp            0      0.00%     77.57% # attempts to use FU when none available
system.switch_cpus_1.iq.fu_full::FloatCvt            0      0.00%     77.57% # attempts to use FU when none available
system.switch_cpus_1.iq.fu_full::FloatMult            0      0.00%     77.57% # attempts to use FU when none available
system.switch_cpus_1.iq.fu_full::FloatMultAcc            0      0.00%     77.57% # attempts to use FU when none available
system.switch_cpus_1.iq.fu_full::FloatDiv            0      0.00%     77.57% # attempts to use FU when none available
system.switch_cpus_1.iq.fu_full::FloatMisc            0      0.00%     77.57% # attempts to use FU when none available
system.switch_cpus_1.iq.fu_full::FloatSqrt            0      0.00%     77.57% # attempts to use FU when none available
system.switch_cpus_1.iq.fu_full::SimdAdd            0      0.00%     77.57% # attempts to use FU when none available
system.switch_cpus_1.iq.fu_full::SimdAddAcc            0      0.00%     77.57% # attempts to use FU when none available
system.switch_cpus_1.iq.fu_full::SimdAlu            0      0.00%     77.57% # attempts to use FU when none available
system.switch_cpus_1.iq.fu_full::SimdCmp            0      0.00%     77.57% # attempts to use FU when none available
system.switch_cpus_1.iq.fu_full::SimdCvt            0      0.00%     77.57% # attempts to use FU when none available
system.switch_cpus_1.iq.fu_full::SimdMisc            0      0.00%     77.57% # attempts to use FU when none available
system.switch_cpus_1.iq.fu_full::SimdMult            0      0.00%     77.57% # attempts to use FU when none available
system.switch_cpus_1.iq.fu_full::SimdMultAcc            0      0.00%     77.57% # attempts to use FU when none available
system.switch_cpus_1.iq.fu_full::SimdShift            0      0.00%     77.57% # attempts to use FU when none available
system.switch_cpus_1.iq.fu_full::SimdShiftAcc            0      0.00%     77.57% # attempts to use FU when none available
system.switch_cpus_1.iq.fu_full::SimdDiv            0      0.00%     77.57% # attempts to use FU when none available
system.switch_cpus_1.iq.fu_full::SimdSqrt            0      0.00%     77.57% # attempts to use FU when none available
system.switch_cpus_1.iq.fu_full::SimdFloatAdd            0      0.00%     77.57% # attempts to use FU when none available
system.switch_cpus_1.iq.fu_full::SimdFloatAlu            0      0.00%     77.57% # attempts to use FU when none available
system.switch_cpus_1.iq.fu_full::SimdFloatCmp            0      0.00%     77.57% # attempts to use FU when none available
system.switch_cpus_1.iq.fu_full::SimdFloatCvt            0      0.00%     77.57% # attempts to use FU when none available
system.switch_cpus_1.iq.fu_full::SimdFloatDiv            0      0.00%     77.57% # attempts to use FU when none available
system.switch_cpus_1.iq.fu_full::SimdFloatMisc            0      0.00%     77.57% # attempts to use FU when none available
system.switch_cpus_1.iq.fu_full::SimdFloatMult            0      0.00%     77.57% # attempts to use FU when none available
system.switch_cpus_1.iq.fu_full::SimdFloatMultAcc            0      0.00%     77.57% # attempts to use FU when none available
system.switch_cpus_1.iq.fu_full::SimdFloatSqrt            0      0.00%     77.57% # attempts to use FU when none available
system.switch_cpus_1.iq.fu_full::SimdReduceAdd            0      0.00%     77.57% # attempts to use FU when none available
system.switch_cpus_1.iq.fu_full::SimdReduceAlu            0      0.00%     77.57% # attempts to use FU when none available
system.switch_cpus_1.iq.fu_full::SimdReduceCmp            0      0.00%     77.57% # attempts to use FU when none available
system.switch_cpus_1.iq.fu_full::SimdFloatReduceAdd            0      0.00%     77.57% # attempts to use FU when none available
system.switch_cpus_1.iq.fu_full::SimdFloatReduceCmp            0      0.00%     77.57% # attempts to use FU when none available
system.switch_cpus_1.iq.fu_full::SimdAes            0      0.00%     77.57% # attempts to use FU when none available
system.switch_cpus_1.iq.fu_full::SimdAesMix            0      0.00%     77.57% # attempts to use FU when none available
system.switch_cpus_1.iq.fu_full::SimdSha1Hash            0      0.00%     77.57% # attempts to use FU when none available
system.switch_cpus_1.iq.fu_full::SimdSha1Hash2            0      0.00%     77.57% # attempts to use FU when none available
system.switch_cpus_1.iq.fu_full::SimdSha256Hash            0      0.00%     77.57% # attempts to use FU when none available
system.switch_cpus_1.iq.fu_full::SimdSha256Hash2            0      0.00%     77.57% # attempts to use FU when none available
system.switch_cpus_1.iq.fu_full::SimdShaSigma2            0      0.00%     77.57% # attempts to use FU when none available
system.switch_cpus_1.iq.fu_full::SimdShaSigma3            0      0.00%     77.57% # attempts to use FU when none available
system.switch_cpus_1.iq.fu_full::SimdPredAlu            0      0.00%     77.57% # attempts to use FU when none available
system.switch_cpus_1.iq.fu_full::MemRead     18574667     22.22%     99.79% # attempts to use FU when none available
system.switch_cpus_1.iq.fu_full::MemWrite       179035      0.21%    100.00% # attempts to use FU when none available
system.switch_cpus_1.iq.fu_full::FloatMemRead            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus_1.iq.fu_full::FloatMemWrite            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus_1.iq.fu_full::IprAccess            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus_1.iq.fu_full::InstPrefetch            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus_1.iq.int_alu_accesses   5492953399                       # Number of integer alu accesses
system.switch_cpus_1.iq.int_inst_queue_reads  13205609465                       # Number of integer instruction queue reads
system.switch_cpus_1.iq.int_inst_queue_wakeup_accesses   4900931051                       # Number of integer instruction queue wakeup accesses
system.switch_cpus_1.iq.int_inst_queue_writes  12408558353                       # Number of integer instruction queue writes
system.switch_cpus_1.iq.iqInstsAdded       7067191063                       # Number of instructions added to the IQ (excludes non-spec)
system.switch_cpus_1.iq.iqInstsIssued      5416243432                       # Number of instructions issued
system.switch_cpus_1.iq.iqNonSpecInstsAdded         1455                       # Number of non-speculative instructions added to the IQ
system.switch_cpus_1.iq.iqSquashedInstsExamined   5341373757                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.switch_cpus_1.iq.iqSquashedInstsIssued     53805996                       # Number of squashed instructions issued
system.switch_cpus_1.iq.iqSquashedNonSpecRemoved         1455                       # Number of squashed non-spec instructions that were removed
system.switch_cpus_1.iq.iqSquashedOperandsExamined   7294887823                       # Number of squashed operands that are examined and possibly removed from graph
system.switch_cpus_1.iq.issued_per_cycle::samples   2235754338                       # Number of insts issued each cycle
system.switch_cpus_1.iq.issued_per_cycle::mean     2.422557                       # Number of insts issued each cycle
system.switch_cpus_1.iq.issued_per_cycle::stdev     2.985754                       # Number of insts issued each cycle
system.switch_cpus_1.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.switch_cpus_1.iq.issued_per_cycle::0   1185641897     53.03%     53.03% # Number of insts issued each cycle
system.switch_cpus_1.iq.issued_per_cycle::1     81141627      3.63%     56.66% # Number of insts issued each cycle
system.switch_cpus_1.iq.issued_per_cycle::2     78746748      3.52%     60.18% # Number of insts issued each cycle
system.switch_cpus_1.iq.issued_per_cycle::3    120625737      5.40%     65.58% # Number of insts issued each cycle
system.switch_cpus_1.iq.issued_per_cycle::4    112005495      5.01%     70.59% # Number of insts issued each cycle
system.switch_cpus_1.iq.issued_per_cycle::5    119791390      5.36%     75.95% # Number of insts issued each cycle
system.switch_cpus_1.iq.issued_per_cycle::6    184630222      8.26%     84.20% # Number of insts issued each cycle
system.switch_cpus_1.iq.issued_per_cycle::7    164398940      7.35%     91.56% # Number of insts issued each cycle
system.switch_cpus_1.iq.issued_per_cycle::8    188772282      8.44%    100.00% # Number of insts issued each cycle
system.switch_cpus_1.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.switch_cpus_1.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.switch_cpus_1.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.switch_cpus_1.iq.issued_per_cycle::total   2235754338                       # Number of insts issued each cycle
system.switch_cpus_1.iq.rate                 2.422557                       # Inst issue rate
system.switch_cpus_1.iq.vec_alu_accesses            0                       # Number of vector alu accesses
system.switch_cpus_1.iq.vec_inst_queue_reads            0                       # Number of vector instruction queue reads
system.switch_cpus_1.iq.vec_inst_queue_wakeup_accesses            0                       # Number of vector instruction queue wakeup accesses
system.switch_cpus_1.iq.vec_inst_queue_writes            0                       # Number of vector instruction queue writes
system.switch_cpus_1.itb.rdAccesses                 0                       # TLB accesses on read requests
system.switch_cpus_1.itb.rdMisses                   0                       # TLB misses on read requests
system.switch_cpus_1.itb.wrAccesses         687939713                       # TLB accesses on write requests
system.switch_cpus_1.itb.wrMisses               29138                       # TLB misses on write requests
system.switch_cpus_1.memDep0.conflictingLoads     97112524                       # Number of conflicting loads.
system.switch_cpus_1.memDep0.conflictingStores     62940390                       # Number of conflicting stores.
system.switch_cpus_1.memDep0.insertedLoads   1478030182                       # Number of loads inserted to the mem dependence unit.
system.switch_cpus_1.memDep0.insertedStores    471849384                       # Number of stores inserted to the mem dependence unit.
system.switch_cpus_1.misc_regfile_reads    2208406575                       # number of misc regfile reads
system.switch_cpus_1.numCycles             2235754742                       # number of cpu cycles simulated
system.switch_cpus_1.numWorkItemsCompleted            0                       # number of work items this cpu completed
system.switch_cpus_1.numWorkItemsStarted            0                       # number of work items this cpu started
system.switch_cpus_1.rename.BlockCycles     639940666                       # Number of cycles rename is blocking
system.switch_cpus_1.rename.CommittedMaps   2060382387                       # Number of HB maps that are committed
system.switch_cpus_1.rename.IQFullEvents      4279958                       # Number of times rename has blocked due to IQ full
system.switch_cpus_1.rename.IdleCycles      377636088                       # Number of cycles rename is idle
system.switch_cpus_1.rename.LQFullEvents     16667054                       # Number of times rename has blocked due to LQ full
system.switch_cpus_1.rename.ROBFullEvents      4281838                       # Number of times rename has blocked due to ROB full
system.switch_cpus_1.rename.RenameLookups  22686654730                       # Number of register rename lookups that rename has made
system.switch_cpus_1.rename.RenamedInsts   8436765824                       # Number of instructions processed by rename
system.switch_cpus_1.rename.RenamedOperands   9505263742                       # Number of destination operands rename has renamed
system.switch_cpus_1.rename.RunCycles      1096963895                       # Number of cycles rename is running
system.switch_cpus_1.rename.SQFullEvents         1818                       # Number of times rename has blocked due to SQ full
system.switch_cpus_1.rename.SquashCycles     99401258                       # Number of cycles rename is squashing
system.switch_cpus_1.rename.UnblockCycles     21810006                       # Number of cycles rename is unblocking
system.switch_cpus_1.rename.UndoneMaps     7444881260                       # Number of HB maps that are undone due to squashing
system.switch_cpus_1.rename.fp_rename_lookups        58043                       # Number of floating rename lookups
system.switch_cpus_1.rename.int_rename_lookups  14733626572                       # Number of integer rename lookups
system.switch_cpus_1.rename.serializeStallCycles         2409                       # count of cycles rename stalled for serializing inst
system.switch_cpus_1.rename.serializingInsts           86                       # count of serializing insts renamed
system.switch_cpus_1.rename.skidInsts        75691225                       # count of insts added to the skid buffer
system.switch_cpus_1.rename.tempSerializingInsts           86                       # count of temporary serializing insts renamed
system.switch_cpus_1.rob.rob_reads         8485507848                       # The number of ROB reads
system.switch_cpus_1.rob.rob_writes       14876313037                       # The number of ROB writes
system.switch_cpus_1.timesIdled                    16                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.tol2bus.snoop_filter.hit_multi_requests            0                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.tol2bus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.tol2bus.snoop_filter.hit_single_requests     25584519                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.tol2bus.snoop_filter.hit_single_snoops          313                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.tol2bus.snoop_filter.tot_requests     49709059                       # Total number of requests made to the snoop filter.
system.tol2bus.snoop_filter.tot_snoops            313                       # Total number of snoops made to the snoop filter.
system.tol3bus.snoop_filter.hit_multi_requests            0                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.tol3bus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.tol3bus.snoop_filter.hit_single_requests      2835582                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.tol3bus.snoop_filter.hit_single_snoops            5                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.tol3bus.snoop_filter.tot_requests      5671166                       # Total number of requests made to the snoop filter.
system.tol3bus.snoop_filter.tot_snoops              5                       # Total number of snoops made to the snoop filter.
system.membus.trans_dist::ReadResp                301                       # Transaction distribution
system.membus.trans_dist::WritebackDirty          853                       # Transaction distribution
system.membus.trans_dist::CleanEvict              272                       # Transaction distribution
system.membus.trans_dist::ReadExReq               775                       # Transaction distribution
system.membus.trans_dist::ReadExResp              775                       # Transaction distribution
system.membus.trans_dist::ReadSharedReq           301                       # Transaction distribution
system.membus.pkt_count_system.l3.mem_side::system.mem_ctrls.port         3277                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.l3.mem_side::total         3277                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count::total                   3277                       # Packet count per connected master and slave (bytes)
system.membus.pkt_size_system.l3.mem_side::system.mem_ctrls.port       123456                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.l3.mem_side::total       123456                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size::total                  123456                       # Cumulative packet size per connected master and slave (bytes)
system.membus.snoops                                0                       # Total snoops (count)
system.membus.snoopTraffic                          0                       # Total snoop traffic (bytes)
system.membus.snoop_fanout::samples              1076                       # Request fanout histogram
system.membus.snoop_fanout::mean                    0                       # Request fanout histogram
system.membus.snoop_fanout::stdev                   0                       # Request fanout histogram
system.membus.snoop_fanout::underflows              0      0.00%      0.00% # Request fanout histogram
system.membus.snoop_fanout::0                    1076    100.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::1                       0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::overflows               0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::min_value               0                       # Request fanout histogram
system.membus.snoop_fanout::max_value               0                       # Request fanout histogram
system.membus.snoop_fanout::total                1076                       # Request fanout histogram
system.membus.reqLayer2.occupancy             5879500                       # Layer occupancy (ticks)
system.membus.reqLayer2.utilization               0.0                       # Layer utilization (%)
system.membus.respLayer1.occupancy            5721000                       # Layer occupancy (ticks)
system.membus.respLayer1.utilization              0.0                       # Layer utilization (%)
system.membus.power_state.pwrStateResidencyTicks::UNDEFINED 2282151737500                       # Cumulative time (in ticks) in various power states
system.switch_cpus_1.dtb.walker.power_state.pwrStateResidencyTicks::UNDEFINED 2282151737500                       # Cumulative time (in ticks) in various power states
system.switch_cpus_1.itb.walker.power_state.pwrStateResidencyTicks::UNDEFINED 2282151737500                       # Cumulative time (in ticks) in various power states
system.switch_cpus_1.power_state.pwrStateResidencyTicks::OFF 2282151737500                       # Cumulative time (in ticks) in various power states
system.switch_cpus.dtb.walker.power_state.pwrStateResidencyTicks::UNDEFINED 2282151737500                       # Cumulative time (in ticks) in various power states
system.switch_cpus.itb.walker.power_state.pwrStateResidencyTicks::UNDEFINED 2282151737500                       # Cumulative time (in ticks) in various power states
system.switch_cpus.power_state.numTransitions            1                       # Number of power state transitions
system.switch_cpus.power_state.pwrStateResidencyTicks::OFF 2282151737500                       # Cumulative time (in ticks) in various power states
system.tol2bus.trans_dist::ReadResp          23866793                       # Transaction distribution
system.tol2bus.trans_dist::WritebackDirty     14892007                       # Transaction distribution
system.tol2bus.trans_dist::WritebackClean           54                       # Transaction distribution
system.tol2bus.trans_dist::CleanEvict        12068366                       # Transaction distribution
system.tol2bus.trans_dist::UpgradeReq         1459979                       # Transaction distribution
system.tol2bus.trans_dist::UpgradeResp        1459979                       # Transaction distribution
system.tol2bus.trans_dist::ReadExReq           257747                       # Transaction distribution
system.tol2bus.trans_dist::ReadExResp          257747                       # Transaction distribution
system.tol2bus.trans_dist::ReadCleanReq            54                       # Transaction distribution
system.tol2bus.trans_dist::ReadSharedReq     23866739                       # Transaction distribution
system.tol2bus.pkt_count_system.cpu.icache.mem_side::system.l2.cpu_side          162                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu.dcache.mem_side::system.l2.cpu_side     75293416                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count::total              75293578                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu.icache.mem_side::system.l2.cpu_side         6912                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu.dcache.mem_side::system.l2.cpu_side   2372684864                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size::total             2372691776                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.snoops                         2835887                       # Total snoops (count)
system.tol2bus.snoopTraffic                 124370688                       # Total snoop traffic (bytes)
system.tol2bus.snoop_fanout::samples         28420406                       # Request fanout histogram
system.tol2bus.snoop_fanout::mean            0.000011                       # Request fanout histogram
system.tol2bus.snoop_fanout::stdev           0.003319                       # Request fanout histogram
system.tol2bus.snoop_fanout::underflows             0      0.00%      0.00% # Request fanout histogram
system.tol2bus.snoop_fanout::0               28420093    100.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::1                    313      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::2                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::3                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::4                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::overflows              0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::min_value              0                       # Request fanout histogram
system.tol2bus.snoop_fanout::max_value              1                       # Request fanout histogram
system.tol2bus.snoop_fanout::total           28420406                       # Request fanout histogram
system.tol2bus.reqLayer0.occupancy        37803298500                       # Layer occupancy (ticks)
system.tol2bus.reqLayer0.utilization              3.4                       # Layer utilization (%)
system.tol2bus.respLayer1.occupancy       36916718500                       # Layer occupancy (ticks)
system.tol2bus.respLayer1.utilization             3.3                       # Layer utilization (%)
system.tol2bus.respLayer0.occupancy             81000                       # Layer occupancy (ticks)
system.tol2bus.respLayer0.utilization             0.0                       # Layer utilization (%)
system.tol2bus.power_state.pwrStateResidencyTicks::UNDEFINED 2282151737500                       # Cumulative time (in ticks) in various power states
system.voltage_domain.voltage                       1                       # Voltage in Volts
system.clk_domain.clock                          1000                       # Clock period in ticks
system.l2.demand_hits::.switch_cpus_1.inst            1                       # number of demand (read+write) hits
system.l2.demand_hits::.switch_cpus_1.data     21288955                       # number of demand (read+write) hits
system.l2.demand_hits::total                 21288956                       # number of demand (read+write) hits
system.l2.overall_hits::.switch_cpus_1.inst            1                       # number of overall hits
system.l2.overall_hits::.switch_cpus_1.data     21288955                       # number of overall hits
system.l2.overall_hits::total                21288956                       # number of overall hits
system.l2.demand_misses::.switch_cpus_1.inst           53                       # number of demand (read+write) misses
system.l2.demand_misses::.switch_cpus_1.data      2835531                       # number of demand (read+write) misses
system.l2.demand_misses::total                2835584                       # number of demand (read+write) misses
system.l2.overall_misses::.switch_cpus_1.inst           53                       # number of overall misses
system.l2.overall_misses::.switch_cpus_1.data      2835531                       # number of overall misses
system.l2.overall_misses::total               2835584                       # number of overall misses
system.l2.demand_miss_latency::.switch_cpus_1.inst      5302000                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::.switch_cpus_1.data  61198434500                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::total      61203736500                       # number of demand (read+write) miss cycles
system.l2.overall_miss_latency::.switch_cpus_1.inst      5302000                       # number of overall miss cycles
system.l2.overall_miss_latency::.switch_cpus_1.data  61198434500                       # number of overall miss cycles
system.l2.overall_miss_latency::total     61203736500                       # number of overall miss cycles
system.l2.demand_accesses::.switch_cpus_1.inst           54                       # number of demand (read+write) accesses
system.l2.demand_accesses::.switch_cpus_1.data     24124486                       # number of demand (read+write) accesses
system.l2.demand_accesses::total             24124540                       # number of demand (read+write) accesses
system.l2.overall_accesses::.switch_cpus_1.inst           54                       # number of overall (read+write) accesses
system.l2.overall_accesses::.switch_cpus_1.data     24124486                       # number of overall (read+write) accesses
system.l2.overall_accesses::total            24124540                       # number of overall (read+write) accesses
system.l2.demand_miss_rate::.switch_cpus_1.inst     0.981481                       # miss rate for demand accesses
system.l2.demand_miss_rate::.switch_cpus_1.data     0.117537                       # miss rate for demand accesses
system.l2.demand_miss_rate::total            0.117539                       # miss rate for demand accesses
system.l2.overall_miss_rate::.switch_cpus_1.inst     0.981481                       # miss rate for overall accesses
system.l2.overall_miss_rate::.switch_cpus_1.data     0.117537                       # miss rate for overall accesses
system.l2.overall_miss_rate::total           0.117539                       # miss rate for overall accesses
system.l2.demand_avg_miss_latency::.switch_cpus_1.inst 100037.735849                       # average overall miss latency
system.l2.demand_avg_miss_latency::.switch_cpus_1.data 21582.706907                       # average overall miss latency
system.l2.demand_avg_miss_latency::total 21584.173313                       # average overall miss latency
system.l2.overall_avg_miss_latency::.switch_cpus_1.inst 100037.735849                       # average overall miss latency
system.l2.overall_avg_miss_latency::.switch_cpus_1.data 21582.706907                       # average overall miss latency
system.l2.overall_avg_miss_latency::total 21584.173313                       # average overall miss latency
system.l2.blocked_cycles::no_mshrs                  0                       # number of cycles access was blocked
system.l2.blocked_cycles::no_targets                0                       # number of cycles access was blocked
system.l2.blocked::no_mshrs                         0                       # number of cycles access was blocked
system.l2.blocked::no_targets                       0                       # number of cycles access was blocked
system.l2.avg_blocked_cycles::no_mshrs            nan                       # average number of cycles each access was blocked
system.l2.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.l2.writebacks::.writebacks             1943292                       # number of writebacks
system.l2.writebacks::total                   1943292                       # number of writebacks
system.l2.demand_mshr_misses::.switch_cpus_1.inst           53                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::.switch_cpus_1.data      2835531                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::total           2835584                       # number of demand (read+write) MSHR misses
system.l2.overall_mshr_misses::.switch_cpus_1.inst           53                       # number of overall MSHR misses
system.l2.overall_mshr_misses::.switch_cpus_1.data      2835531                       # number of overall MSHR misses
system.l2.overall_mshr_misses::total          2835584                       # number of overall MSHR misses
system.l2.demand_mshr_miss_latency::.switch_cpus_1.inst      5037000                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::.switch_cpus_1.data  47020779500                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::total  47025816500                       # number of demand (read+write) MSHR miss cycles
system.l2.overall_mshr_miss_latency::.switch_cpus_1.inst      5037000                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::.switch_cpus_1.data  47020779500                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::total  47025816500                       # number of overall MSHR miss cycles
system.l2.demand_mshr_miss_rate::.switch_cpus_1.inst     0.981481                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::.switch_cpus_1.data     0.117537                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::total       0.117539                       # mshr miss rate for demand accesses
system.l2.overall_mshr_miss_rate::.switch_cpus_1.inst     0.981481                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::.switch_cpus_1.data     0.117537                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::total      0.117539                       # mshr miss rate for overall accesses
system.l2.demand_avg_mshr_miss_latency::.switch_cpus_1.inst 95037.735849                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::.switch_cpus_1.data 16582.706907                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::total 16584.173313                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.switch_cpus_1.inst 95037.735849                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.switch_cpus_1.data 16582.706907                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::total 16584.173313                       # average overall mshr miss latency
system.l2.replacements                        2835882                       # number of replacements
system.l2.WritebackDirty_hits::.writebacks     12948715                       # number of WritebackDirty hits
system.l2.WritebackDirty_hits::total         12948715                       # number of WritebackDirty hits
system.l2.WritebackDirty_accesses::.writebacks     12948715                       # number of WritebackDirty accesses(hits+misses)
system.l2.WritebackDirty_accesses::total     12948715                       # number of WritebackDirty accesses(hits+misses)
system.l2.WritebackClean_hits::.writebacks           54                       # number of WritebackClean hits
system.l2.WritebackClean_hits::total               54                       # number of WritebackClean hits
system.l2.WritebackClean_accesses::.writebacks           54                       # number of WritebackClean accesses(hits+misses)
system.l2.WritebackClean_accesses::total           54                       # number of WritebackClean accesses(hits+misses)
system.l2.CleanEvict_mshr_misses::.writebacks            8                       # number of CleanEvict MSHR misses
system.l2.CleanEvict_mshr_misses::total             8                       # number of CleanEvict MSHR misses
system.l2.CleanEvict_mshr_miss_rate::.writebacks          inf                       # mshr miss rate for CleanEvict accesses
system.l2.CleanEvict_mshr_miss_rate::total          inf                       # mshr miss rate for CleanEvict accesses
system.l2.UpgradeReq_hits::.switch_cpus_1.data      1459979                       # number of UpgradeReq hits
system.l2.UpgradeReq_hits::total              1459979                       # number of UpgradeReq hits
system.l2.UpgradeReq_accesses::.switch_cpus_1.data      1459979                       # number of UpgradeReq accesses(hits+misses)
system.l2.UpgradeReq_accesses::total          1459979                       # number of UpgradeReq accesses(hits+misses)
system.l2.ReadExReq_hits::.switch_cpus_1.data       246674                       # number of ReadExReq hits
system.l2.ReadExReq_hits::total                246674                       # number of ReadExReq hits
system.l2.ReadExReq_misses::.switch_cpus_1.data        11073                       # number of ReadExReq misses
system.l2.ReadExReq_misses::total               11073                       # number of ReadExReq misses
system.l2.ReadExReq_miss_latency::.switch_cpus_1.data    290550000                       # number of ReadExReq miss cycles
system.l2.ReadExReq_miss_latency::total     290550000                       # number of ReadExReq miss cycles
system.l2.ReadExReq_accesses::.switch_cpus_1.data       257747                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::total            257747                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_miss_rate::.switch_cpus_1.data     0.042961                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_miss_rate::total         0.042961                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_avg_miss_latency::.switch_cpus_1.data 26239.501490                       # average ReadExReq miss latency
system.l2.ReadExReq_avg_miss_latency::total 26239.501490                       # average ReadExReq miss latency
system.l2.ReadExReq_mshr_misses::.switch_cpus_1.data        11073                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_misses::total          11073                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_miss_latency::.switch_cpus_1.data    235185000                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_latency::total    235185000                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_rate::.switch_cpus_1.data     0.042961                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_mshr_miss_rate::total     0.042961                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_avg_mshr_miss_latency::.switch_cpus_1.data 21239.501490                       # average ReadExReq mshr miss latency
system.l2.ReadExReq_avg_mshr_miss_latency::total 21239.501490                       # average ReadExReq mshr miss latency
system.l2.ReadCleanReq_hits::.switch_cpus_1.inst            1                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_hits::total                  1                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_misses::.switch_cpus_1.inst           53                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_misses::total               53                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_miss_latency::.switch_cpus_1.inst      5302000                       # number of ReadCleanReq miss cycles
system.l2.ReadCleanReq_miss_latency::total      5302000                       # number of ReadCleanReq miss cycles
system.l2.ReadCleanReq_accesses::.switch_cpus_1.inst           54                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_accesses::total             54                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_miss_rate::.switch_cpus_1.inst     0.981481                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_miss_rate::total      0.981481                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_avg_miss_latency::.switch_cpus_1.inst 100037.735849                       # average ReadCleanReq miss latency
system.l2.ReadCleanReq_avg_miss_latency::total 100037.735849                       # average ReadCleanReq miss latency
system.l2.ReadCleanReq_mshr_misses::.switch_cpus_1.inst           53                       # number of ReadCleanReq MSHR misses
system.l2.ReadCleanReq_mshr_misses::total           53                       # number of ReadCleanReq MSHR misses
system.l2.ReadCleanReq_mshr_miss_latency::.switch_cpus_1.inst      5037000                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_latency::total      5037000                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_rate::.switch_cpus_1.inst     0.981481                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_mshr_miss_rate::total     0.981481                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_avg_mshr_miss_latency::.switch_cpus_1.inst 95037.735849                       # average ReadCleanReq mshr miss latency
system.l2.ReadCleanReq_avg_mshr_miss_latency::total 95037.735849                       # average ReadCleanReq mshr miss latency
system.l2.ReadSharedReq_hits::.switch_cpus_1.data     21042281                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_hits::total          21042281                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_misses::.switch_cpus_1.data      2824458                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_misses::total         2824458                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_miss_latency::.switch_cpus_1.data  60907884500                       # number of ReadSharedReq miss cycles
system.l2.ReadSharedReq_miss_latency::total  60907884500                       # number of ReadSharedReq miss cycles
system.l2.ReadSharedReq_accesses::.switch_cpus_1.data     23866739                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_accesses::total      23866739                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_miss_rate::.switch_cpus_1.data     0.118343                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_miss_rate::total     0.118343                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_avg_miss_latency::.switch_cpus_1.data 21564.450418                       # average ReadSharedReq miss latency
system.l2.ReadSharedReq_avg_miss_latency::total 21564.450418                       # average ReadSharedReq miss latency
system.l2.ReadSharedReq_mshr_misses::.switch_cpus_1.data      2824458                       # number of ReadSharedReq MSHR misses
system.l2.ReadSharedReq_mshr_misses::total      2824458                       # number of ReadSharedReq MSHR misses
system.l2.ReadSharedReq_mshr_miss_latency::.switch_cpus_1.data  46785594500                       # number of ReadSharedReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_latency::total  46785594500                       # number of ReadSharedReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_rate::.switch_cpus_1.data     0.118343                       # mshr miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_mshr_miss_rate::total     0.118343                       # mshr miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_avg_mshr_miss_latency::.switch_cpus_1.data 16564.450418                       # average ReadSharedReq mshr miss latency
system.l2.ReadSharedReq_avg_mshr_miss_latency::total 16564.450418                       # average ReadSharedReq mshr miss latency
system.l2.power_state.pwrStateResidencyTicks::UNDEFINED 2282151737500                       # Cumulative time (in ticks) in various power states
system.l2.tags.tagsinuse                         4096                       # Cycle average of tags in use
system.l2.tags.total_refs                    49786325                       # Total number of references to valid blocks.
system.l2.tags.sampled_refs                   2839978                       # Sample count of references to valid blocks.
system.l2.tags.avg_refs                     17.530532                       # Average number of references to valid blocks.
system.l2.tags.warmup_cycle                         0                       # Cycle when the warmup percentage was hit.
system.l2.tags.occ_blocks::.writebacks       4.329517                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.switch_cpus.data     6.335184                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.switch_cpus_1.inst     0.130496                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.switch_cpus_1.data  4085.204802                       # Average occupied blocks per requestor
system.l2.tags.occ_percent::.writebacks      0.001057                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.switch_cpus.data     0.001547                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.switch_cpus_1.inst     0.000032                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.switch_cpus_1.data     0.997364                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::total                   1                       # Average percentage of cache occupancy
system.l2.tags.occ_task_id_blocks::1024          4096                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::0           10                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::1          302                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::2         1545                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::3         2223                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::4           16                       # Occupied blocks per task id
system.l2.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.l2.tags.tag_accesses                 400508354                       # Number of tag accesses
system.l2.tags.data_accesses                400508354                       # Number of data accesses
system.l2.tags.cache_friendly                       0                       # Number of cache friendly accesses
system.l2.tags.cache_averse                  49709051                       # Number of cache averse accesses
system.l2.tags.cache_friendly_victims               0                       # Number of cache friendly victims
system.l2.tags.cache_averse_victims           2835882                       # Number of cache averse victims
system.l2.tags.OPT_hits                             0                       # Number of OPT hits
system.l2.tags.OPT_misses                           0                       # Number of OPT misses
system.l2.tags.OPT_nan                       49709059                       # Number of OPT nan
system.l2.tags.power_state.pwrStateResidencyTicks::UNDEFINED 2282151737500                       # Cumulative time (in ticks) in various power states
system.l3.demand_hits::.switch_cpus_1.data      2834508                       # number of demand (read+write) hits
system.l3.demand_hits::total                  2834508                       # number of demand (read+write) hits
system.l3.overall_hits::.switch_cpus_1.data      2834508                       # number of overall hits
system.l3.overall_hits::total                 2834508                       # number of overall hits
system.l3.demand_misses::.switch_cpus_1.inst           53                       # number of demand (read+write) misses
system.l3.demand_misses::.switch_cpus_1.data         1023                       # number of demand (read+write) misses
system.l3.demand_misses::total                   1076                       # number of demand (read+write) misses
system.l3.overall_misses::.switch_cpus_1.inst           53                       # number of overall misses
system.l3.overall_misses::.switch_cpus_1.data         1023                       # number of overall misses
system.l3.overall_misses::total                  1076                       # number of overall misses
system.l3.demand_miss_latency::.switch_cpus_1.inst      4714500                       # number of demand (read+write) miss cycles
system.l3.demand_miss_latency::.switch_cpus_1.data     83154500                       # number of demand (read+write) miss cycles
system.l3.demand_miss_latency::total         87869000                       # number of demand (read+write) miss cycles
system.l3.overall_miss_latency::.switch_cpus_1.inst      4714500                       # number of overall miss cycles
system.l3.overall_miss_latency::.switch_cpus_1.data     83154500                       # number of overall miss cycles
system.l3.overall_miss_latency::total        87869000                       # number of overall miss cycles
system.l3.demand_accesses::.switch_cpus_1.inst           53                       # number of demand (read+write) accesses
system.l3.demand_accesses::.switch_cpus_1.data      2835531                       # number of demand (read+write) accesses
system.l3.demand_accesses::total              2835584                       # number of demand (read+write) accesses
system.l3.overall_accesses::.switch_cpus_1.inst           53                       # number of overall (read+write) accesses
system.l3.overall_accesses::.switch_cpus_1.data      2835531                       # number of overall (read+write) accesses
system.l3.overall_accesses::total             2835584                       # number of overall (read+write) accesses
system.l3.demand_miss_rate::.switch_cpus_1.inst            1                       # miss rate for demand accesses
system.l3.demand_miss_rate::.switch_cpus_1.data     0.000361                       # miss rate for demand accesses
system.l3.demand_miss_rate::total            0.000379                       # miss rate for demand accesses
system.l3.overall_miss_rate::.switch_cpus_1.inst            1                       # miss rate for overall accesses
system.l3.overall_miss_rate::.switch_cpus_1.data     0.000361                       # miss rate for overall accesses
system.l3.overall_miss_rate::total           0.000379                       # miss rate for overall accesses
system.l3.demand_avg_miss_latency::.switch_cpus_1.inst 88952.830189                       # average overall miss latency
system.l3.demand_avg_miss_latency::.switch_cpus_1.data 81284.946237                       # average overall miss latency
system.l3.demand_avg_miss_latency::total 81662.639405                       # average overall miss latency
system.l3.overall_avg_miss_latency::.switch_cpus_1.inst 88952.830189                       # average overall miss latency
system.l3.overall_avg_miss_latency::.switch_cpus_1.data 81284.946237                       # average overall miss latency
system.l3.overall_avg_miss_latency::total 81662.639405                       # average overall miss latency
system.l3.blocked_cycles::no_mshrs                  0                       # number of cycles access was blocked
system.l3.blocked_cycles::no_targets                0                       # number of cycles access was blocked
system.l3.blocked::no_mshrs                         0                       # number of cycles access was blocked
system.l3.blocked::no_targets                       0                       # number of cycles access was blocked
system.l3.avg_blocked_cycles::no_mshrs            nan                       # average number of cycles each access was blocked
system.l3.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.l3.writebacks::.writebacks                 853                       # number of writebacks
system.l3.writebacks::total                       853                       # number of writebacks
system.l3.demand_mshr_misses::.switch_cpus_1.inst           53                       # number of demand (read+write) MSHR misses
system.l3.demand_mshr_misses::.switch_cpus_1.data         1023                       # number of demand (read+write) MSHR misses
system.l3.demand_mshr_misses::total              1076                       # number of demand (read+write) MSHR misses
system.l3.overall_mshr_misses::.switch_cpus_1.inst           53                       # number of overall MSHR misses
system.l3.overall_mshr_misses::.switch_cpus_1.data         1023                       # number of overall MSHR misses
system.l3.overall_mshr_misses::total             1076                       # number of overall MSHR misses
system.l3.demand_mshr_miss_latency::.switch_cpus_1.inst      4184500                       # number of demand (read+write) MSHR miss cycles
system.l3.demand_mshr_miss_latency::.switch_cpus_1.data     72924500                       # number of demand (read+write) MSHR miss cycles
system.l3.demand_mshr_miss_latency::total     77109000                       # number of demand (read+write) MSHR miss cycles
system.l3.overall_mshr_miss_latency::.switch_cpus_1.inst      4184500                       # number of overall MSHR miss cycles
system.l3.overall_mshr_miss_latency::.switch_cpus_1.data     72924500                       # number of overall MSHR miss cycles
system.l3.overall_mshr_miss_latency::total     77109000                       # number of overall MSHR miss cycles
system.l3.demand_mshr_miss_rate::.switch_cpus_1.inst            1                       # mshr miss rate for demand accesses
system.l3.demand_mshr_miss_rate::.switch_cpus_1.data     0.000361                       # mshr miss rate for demand accesses
system.l3.demand_mshr_miss_rate::total       0.000379                       # mshr miss rate for demand accesses
system.l3.overall_mshr_miss_rate::.switch_cpus_1.inst            1                       # mshr miss rate for overall accesses
system.l3.overall_mshr_miss_rate::.switch_cpus_1.data     0.000361                       # mshr miss rate for overall accesses
system.l3.overall_mshr_miss_rate::total      0.000379                       # mshr miss rate for overall accesses
system.l3.demand_avg_mshr_miss_latency::.switch_cpus_1.inst 78952.830189                       # average overall mshr miss latency
system.l3.demand_avg_mshr_miss_latency::.switch_cpus_1.data 71284.946237                       # average overall mshr miss latency
system.l3.demand_avg_mshr_miss_latency::total 71662.639405                       # average overall mshr miss latency
system.l3.overall_avg_mshr_miss_latency::.switch_cpus_1.inst 78952.830189                       # average overall mshr miss latency
system.l3.overall_avg_mshr_miss_latency::.switch_cpus_1.data 71284.946237                       # average overall mshr miss latency
system.l3.overall_avg_mshr_miss_latency::total 71662.639405                       # average overall mshr miss latency
system.l3.replacements                           1077                       # number of replacements
system.l3.WritebackDirty_hits::.writebacks      1943292                       # number of WritebackDirty hits
system.l3.WritebackDirty_hits::total          1943292                       # number of WritebackDirty hits
system.l3.WritebackDirty_accesses::.writebacks      1943292                       # number of WritebackDirty accesses(hits+misses)
system.l3.WritebackDirty_accesses::total      1943292                       # number of WritebackDirty accesses(hits+misses)
system.l3.CleanEvict_mshr_misses::.writebacks           53                       # number of CleanEvict MSHR misses
system.l3.CleanEvict_mshr_misses::total            53                       # number of CleanEvict MSHR misses
system.l3.CleanEvict_mshr_miss_rate::.writebacks          inf                       # mshr miss rate for CleanEvict accesses
system.l3.CleanEvict_mshr_miss_rate::total          inf                       # mshr miss rate for CleanEvict accesses
system.l3.ReadExReq_hits::.switch_cpus_1.data        10298                       # number of ReadExReq hits
system.l3.ReadExReq_hits::total                 10298                       # number of ReadExReq hits
system.l3.ReadExReq_misses::.switch_cpus_1.data          775                       # number of ReadExReq misses
system.l3.ReadExReq_misses::total                 775                       # number of ReadExReq misses
system.l3.ReadExReq_miss_latency::.switch_cpus_1.data     60223000                       # number of ReadExReq miss cycles
system.l3.ReadExReq_miss_latency::total      60223000                       # number of ReadExReq miss cycles
system.l3.ReadExReq_accesses::.switch_cpus_1.data        11073                       # number of ReadExReq accesses(hits+misses)
system.l3.ReadExReq_accesses::total             11073                       # number of ReadExReq accesses(hits+misses)
system.l3.ReadExReq_miss_rate::.switch_cpus_1.data     0.069990                       # miss rate for ReadExReq accesses
system.l3.ReadExReq_miss_rate::total         0.069990                       # miss rate for ReadExReq accesses
system.l3.ReadExReq_avg_miss_latency::.switch_cpus_1.data 77707.096774                       # average ReadExReq miss latency
system.l3.ReadExReq_avg_miss_latency::total 77707.096774                       # average ReadExReq miss latency
system.l3.ReadExReq_mshr_misses::.switch_cpus_1.data          775                       # number of ReadExReq MSHR misses
system.l3.ReadExReq_mshr_misses::total            775                       # number of ReadExReq MSHR misses
system.l3.ReadExReq_mshr_miss_latency::.switch_cpus_1.data     52473000                       # number of ReadExReq MSHR miss cycles
system.l3.ReadExReq_mshr_miss_latency::total     52473000                       # number of ReadExReq MSHR miss cycles
system.l3.ReadExReq_mshr_miss_rate::.switch_cpus_1.data     0.069990                       # mshr miss rate for ReadExReq accesses
system.l3.ReadExReq_mshr_miss_rate::total     0.069990                       # mshr miss rate for ReadExReq accesses
system.l3.ReadExReq_avg_mshr_miss_latency::.switch_cpus_1.data 67707.096774                       # average ReadExReq mshr miss latency
system.l3.ReadExReq_avg_mshr_miss_latency::total 67707.096774                       # average ReadExReq mshr miss latency
system.l3.ReadSharedReq_hits::.switch_cpus_1.data      2824210                       # number of ReadSharedReq hits
system.l3.ReadSharedReq_hits::total           2824210                       # number of ReadSharedReq hits
system.l3.ReadSharedReq_misses::.switch_cpus_1.inst           53                       # number of ReadSharedReq misses
system.l3.ReadSharedReq_misses::.switch_cpus_1.data          248                       # number of ReadSharedReq misses
system.l3.ReadSharedReq_misses::total             301                       # number of ReadSharedReq misses
system.l3.ReadSharedReq_miss_latency::.switch_cpus_1.inst      4714500                       # number of ReadSharedReq miss cycles
system.l3.ReadSharedReq_miss_latency::.switch_cpus_1.data     22931500                       # number of ReadSharedReq miss cycles
system.l3.ReadSharedReq_miss_latency::total     27646000                       # number of ReadSharedReq miss cycles
system.l3.ReadSharedReq_accesses::.switch_cpus_1.inst           53                       # number of ReadSharedReq accesses(hits+misses)
system.l3.ReadSharedReq_accesses::.switch_cpus_1.data      2824458                       # number of ReadSharedReq accesses(hits+misses)
system.l3.ReadSharedReq_accesses::total       2824511                       # number of ReadSharedReq accesses(hits+misses)
system.l3.ReadSharedReq_miss_rate::.switch_cpus_1.inst            1                       # miss rate for ReadSharedReq accesses
system.l3.ReadSharedReq_miss_rate::.switch_cpus_1.data     0.000088                       # miss rate for ReadSharedReq accesses
system.l3.ReadSharedReq_miss_rate::total     0.000107                       # miss rate for ReadSharedReq accesses
system.l3.ReadSharedReq_avg_miss_latency::.switch_cpus_1.inst 88952.830189                       # average ReadSharedReq miss latency
system.l3.ReadSharedReq_avg_miss_latency::.switch_cpus_1.data 92465.725806                       # average ReadSharedReq miss latency
system.l3.ReadSharedReq_avg_miss_latency::total 91847.176080                       # average ReadSharedReq miss latency
system.l3.ReadSharedReq_mshr_misses::.switch_cpus_1.inst           53                       # number of ReadSharedReq MSHR misses
system.l3.ReadSharedReq_mshr_misses::.switch_cpus_1.data          248                       # number of ReadSharedReq MSHR misses
system.l3.ReadSharedReq_mshr_misses::total          301                       # number of ReadSharedReq MSHR misses
system.l3.ReadSharedReq_mshr_miss_latency::.switch_cpus_1.inst      4184500                       # number of ReadSharedReq MSHR miss cycles
system.l3.ReadSharedReq_mshr_miss_latency::.switch_cpus_1.data     20451500                       # number of ReadSharedReq MSHR miss cycles
system.l3.ReadSharedReq_mshr_miss_latency::total     24636000                       # number of ReadSharedReq MSHR miss cycles
system.l3.ReadSharedReq_mshr_miss_rate::.switch_cpus_1.inst            1                       # mshr miss rate for ReadSharedReq accesses
system.l3.ReadSharedReq_mshr_miss_rate::.switch_cpus_1.data     0.000088                       # mshr miss rate for ReadSharedReq accesses
system.l3.ReadSharedReq_mshr_miss_rate::total     0.000107                       # mshr miss rate for ReadSharedReq accesses
system.l3.ReadSharedReq_avg_mshr_miss_latency::.switch_cpus_1.inst 78952.830189                       # average ReadSharedReq mshr miss latency
system.l3.ReadSharedReq_avg_mshr_miss_latency::.switch_cpus_1.data 82465.725806                       # average ReadSharedReq mshr miss latency
system.l3.ReadSharedReq_avg_mshr_miss_latency::total 81847.176080                       # average ReadSharedReq mshr miss latency
system.l3.power_state.pwrStateResidencyTicks::UNDEFINED 2282151737500                       # Cumulative time (in ticks) in various power states
system.l3.tags.tagsinuse                        32768                       # Cycle average of tags in use
system.l3.tags.total_refs                     9397542                       # Total number of references to valid blocks.
system.l3.tags.sampled_refs                     33845                       # Sample count of references to valid blocks.
system.l3.tags.avg_refs                    277.664116                       # Average number of references to valid blocks.
system.l3.tags.warmup_cycle                         0                       # Cycle when the warmup percentage was hit.
system.l3.tags.occ_blocks::.writebacks     380.636407                       # Average occupied blocks per requestor
system.l3.tags.occ_blocks::.cpu.inst        26.490766                       # Average occupied blocks per requestor
system.l3.tags.occ_blocks::.cpu.data     31558.255474                       # Average occupied blocks per requestor
system.l3.tags.occ_blocks::.switch_cpus.data           77                       # Average occupied blocks per requestor
system.l3.tags.occ_blocks::.switch_cpus_1.inst    50.922262                       # Average occupied blocks per requestor
system.l3.tags.occ_blocks::.switch_cpus_1.data   674.695091                       # Average occupied blocks per requestor
system.l3.tags.occ_percent::.writebacks      0.011616                       # Average percentage of cache occupancy
system.l3.tags.occ_percent::.cpu.inst        0.000808                       # Average percentage of cache occupancy
system.l3.tags.occ_percent::.cpu.data        0.963082                       # Average percentage of cache occupancy
system.l3.tags.occ_percent::.switch_cpus.data     0.002350                       # Average percentage of cache occupancy
system.l3.tags.occ_percent::.switch_cpus_1.inst     0.001554                       # Average percentage of cache occupancy
system.l3.tags.occ_percent::.switch_cpus_1.data     0.020590                       # Average percentage of cache occupancy
system.l3.tags.occ_percent::total                   1                       # Average percentage of cache occupancy
system.l3.tags.occ_task_id_blocks::1024         32768                       # Occupied blocks per task id
system.l3.tags.age_task_id_blocks_1024::4        32768                       # Occupied blocks per task id
system.l3.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.l3.tags.tag_accesses                  90739733                       # Number of tag accesses
system.l3.tags.data_accesses                 90739733                       # Number of data accesses
system.l3.tags.cache_friendly                 5671113                       # Number of cache friendly accesses
system.l3.tags.cache_averse                         0                       # Number of cache averse accesses
system.l3.tags.cache_friendly_victims            1077                       # Number of cache friendly victims
system.l3.tags.cache_averse_victims                 0                       # Number of cache averse victims
system.l3.tags.OPT_hits                       5637480                       # Number of OPT hits
system.l3.tags.OPT_misses                           0                       # Number of OPT misses
system.l3.tags.OPT_nan                          33686                       # Number of OPT nan
system.l3.tags.power_state.pwrStateResidencyTicks::UNDEFINED 2282151737500                       # Cumulative time (in ticks) in various power states
system.cpu_voltage_domain.voltage                   1                       # Voltage in Volts
system.tol3bus.trans_dist::ReadResp           2824511                       # Transaction distribution
system.tol3bus.trans_dist::WritebackDirty      1944145                       # Transaction distribution
system.tol3bus.trans_dist::CleanEvict          892514                       # Transaction distribution
system.tol3bus.trans_dist::ReadExReq            11073                       # Transaction distribution
system.tol3bus.trans_dist::ReadExResp           11073                       # Transaction distribution
system.tol3bus.trans_dist::ReadSharedReq      2824511                       # Transaction distribution
system.tol3bus.pkt_count_system.l2.mem_side::system.l3.cpu_side      8506750                       # Packet count per connected master and slave (bytes)
system.tol3bus.pkt_size_system.l2.mem_side::system.l3.cpu_side    305848064                       # Cumulative packet size per connected master and slave (bytes)
system.tol3bus.snoops                            1077                       # Total snoops (count)
system.tol3bus.snoopTraffic                     54592                       # Total snoop traffic (bytes)
system.tol3bus.snoop_fanout::samples          2836661                       # Request fanout histogram
system.tol3bus.snoop_fanout::mean            0.000002                       # Request fanout histogram
system.tol3bus.snoop_fanout::stdev           0.001328                       # Request fanout histogram
system.tol3bus.snoop_fanout::underflows             0      0.00%      0.00% # Request fanout histogram
system.tol3bus.snoop_fanout::0                2836656    100.00%    100.00% # Request fanout histogram
system.tol3bus.snoop_fanout::1                      5      0.00%    100.00% # Request fanout histogram
system.tol3bus.snoop_fanout::overflows              0      0.00%    100.00% # Request fanout histogram
system.tol3bus.snoop_fanout::min_value              0                       # Request fanout histogram
system.tol3bus.snoop_fanout::max_value              1                       # Request fanout histogram
system.tol3bus.snoop_fanout::total            2836661                       # Request fanout histogram
system.tol3bus.reqLayer0.occupancy         4778875000                       # Layer occupancy (ticks)
system.tol3bus.reqLayer0.utilization              0.4                       # Layer utilization (%)
system.tol3bus.respLayer0.occupancy        4253376000                       # Layer occupancy (ticks)
system.tol3bus.respLayer0.utilization             0.4                       # Layer utilization (%)
system.tol3bus.power_state.pwrStateResidencyTicks::UNDEFINED 2282151737500                       # Cumulative time (in ticks) in various power states
system.mem_ctrls.bytes_read::.switch_cpus_1.inst         3392                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.switch_cpus_1.data        65472                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::total              68864                       # Number of bytes read from this memory
system.mem_ctrls.bytes_inst_read::.switch_cpus_1.inst         3392                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_inst_read::total          3392                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_written::.writebacks        54592                       # Number of bytes written to this memory
system.mem_ctrls.bytes_written::total           54592                       # Number of bytes written to this memory
system.mem_ctrls.num_reads::.switch_cpus_1.inst           53                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.switch_cpus_1.data         1023                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::total                1076                       # Number of read requests responded to by this memory
system.mem_ctrls.num_writes::.writebacks          853                       # Number of write requests responded to by this memory
system.mem_ctrls.num_writes::total                853                       # Number of write requests responded to by this memory
system.mem_ctrls.bw_read::.switch_cpus_1.inst         3034                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.switch_cpus_1.data        58568                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::total                 61602                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::.switch_cpus_1.inst         3034                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::total             3034                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::.writebacks          48835                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::total                48835                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_total::.writebacks          48835                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.switch_cpus_1.inst         3034                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.switch_cpus_1.data        58568                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::total               110438                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.avgPriority_.writebacks::samples       853.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.switch_cpus_1.inst::samples        53.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.switch_cpus_1.data::samples      1019.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.priorityMinLatency      0.000000018750                       # per QoS priority minimum request to response latency (s)
system.mem_ctrls.priorityMaxLatency      0.742337868500                       # per QoS priority maximum request to response latency (s)
system.mem_ctrls.numReadWriteTurnArounds           47                       # Number of turnarounds from READ to WRITE
system.mem_ctrls.numWriteReadTurnArounds           47                       # Number of turnarounds from WRITE to READ
system.mem_ctrls.numStayReadState              290100                       # Number of times bus staying in READ state
system.mem_ctrls.numStayWriteState                787                       # Number of times bus staying in WRITE state
system.mem_ctrls.readReqs                        1076                       # Number of read requests accepted
system.mem_ctrls.writeReqs                        853                       # Number of write requests accepted
system.mem_ctrls.readBursts                      1076                       # Number of DRAM read bursts, including those serviced by the write queue
system.mem_ctrls.writeBursts                      853                       # Number of DRAM write bursts, including those merged in the write queue
system.mem_ctrls.servicedByWrQ                      4                       # Number of DRAM read bursts serviced by the write queue
system.mem_ctrls.mergedWrBursts                     0                       # Number of DRAM write bursts merged with an existing one
system.mem_ctrls.neitherReadNorWriteReqs            0                       # Number of requests that are neither read nor write
system.mem_ctrls.perBankRdBursts::0               115                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::1                14                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::2                21                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::3                19                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::4                87                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::5                88                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::6                68                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::7                90                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::8                78                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::9                86                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::10               58                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::11               75                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::12               32                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::13               76                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::14               60                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::15              105                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::0                92                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::1                10                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::2                10                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::3                12                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::4                76                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::5                61                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::6                57                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::7                68                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::8                65                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::9                68                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::10               29                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::11               63                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::12               25                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::13               62                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::14               46                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::15               87                       # Per bank write bursts
system.mem_ctrls.avgRdQLen                       1.07                       # Average read queue length when enqueuing
system.mem_ctrls.avgWrQLen                      26.16                       # Average write queue length when enqueuing
system.mem_ctrls.totQLat                     12812000                       # Total ticks spent queuing
system.mem_ctrls.totBusLat                    5360000                       # Total ticks spent in databus transfers
system.mem_ctrls.totMemAccLat                32912000                       # Total ticks spent from burst creation until serviced by the DRAM
system.mem_ctrls.avgQLat                     11951.49                       # Average queueing delay per DRAM burst
system.mem_ctrls.avgBusLat                    5000.00                       # Average bus latency per DRAM burst
system.mem_ctrls.avgMemAccLat                30701.49                       # Average memory access latency per DRAM burst
system.mem_ctrls.numRdRetry                         0                       # Number of times read queue was full causing retry
system.mem_ctrls.numWrRetry                         0                       # Number of times write queue was full causing retry
system.mem_ctrls.readRowHits                      713                       # Number of row buffer hits during reads
system.mem_ctrls.writeRowHits                      83                       # Number of row buffer hits during writes
system.mem_ctrls.readRowHitRate                 66.51                       # Row buffer hit rate for reads
system.mem_ctrls.writeRowHitRate                 9.73                       # Row buffer hit rate for writes
system.mem_ctrls.readPktSize::0                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::1                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::2                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::3                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::4                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::5                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::6                  1076                       # Read request sizes (log2)
system.mem_ctrls.writePktSize::0                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::1                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::2                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::3                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::4                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::5                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::6                  853                       # Write request sizes (log2)
system.mem_ctrls.rdQLenPdf::0                     965                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::1                      86                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::2                      18                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::3                       2                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::4                       1                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::5                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::6                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::7                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::8                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::9                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::10                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::11                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::12                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::13                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::14                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::15                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::16                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::17                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::18                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::19                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::20                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::21                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::22                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::23                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::24                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::25                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::26                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::27                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::28                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::29                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::30                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::31                      0                       # What read queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::0                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::1                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::2                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::3                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::4                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::5                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::6                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::7                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::8                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::9                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::10                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::11                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::12                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::13                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::14                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::15                     39                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::16                     39                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::17                     43                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::18                     47                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::19                     47                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::20                     48                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::21                     49                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::22                     48                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::23                     47                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::24                     47                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::25                     47                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::26                     48                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::27                     48                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::28                     49                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::29                     49                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::30                     49                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::31                     47                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::32                     47                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::33                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::34                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::35                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::36                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::37                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::38                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::39                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::40                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::41                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::42                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::43                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::44                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::45                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::46                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::47                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::48                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::49                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::50                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::51                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::52                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::53                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::54                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::55                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::56                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::57                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::58                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::59                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::60                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::61                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::62                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::63                      0                       # What write queue length does an incoming req see
system.mem_ctrls.bytesPerActivate::samples         1107                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::mean    110.019874                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::gmean    86.723135                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::stdev   105.152656                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::64-127          831     75.07%     75.07% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::128-191          112     10.12%     85.19% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::192-255           39      3.52%     88.71% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::256-319           34      3.07%     91.78% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::320-383           30      2.71%     94.49% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::384-447           18      1.63%     96.12% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::448-511           21      1.90%     98.01% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::512-575           12      1.08%     99.10% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::576-639            7      0.63%     99.73% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::640-703            2      0.18%     99.91% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::704-767            1      0.09%    100.00% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::total         1107                       # Bytes accessed per row activation
system.mem_ctrls.rdPerTurnAround::samples           47                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::mean      22.638298                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::gmean     22.264792                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::stdev      4.833873                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::16-17             2      4.26%      4.26% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::18-19             6     12.77%     17.02% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::20-21            12     25.53%     42.55% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::22-23            14     29.79%     72.34% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::24-25             7     14.89%     87.23% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::26-27             4      8.51%     95.74% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::30-31             1      2.13%     97.87% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::48-49             1      2.13%    100.00% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::total            47                       # Reads before turning the bus around for writes
system.mem_ctrls.wrPerTurnAround::samples           47                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::mean      17.680851                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::gmean     17.658366                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::stdev      0.887262                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::16                9     19.15%     19.15% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::18               36     76.60%     95.74% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::19                1      2.13%     97.87% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::20                1      2.13%    100.00% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::total            47                       # Writes before turning the bus around for reads
system.mem_ctrls.bytesReadDRAM                  68608                       # Total number of bytes read from DRAM
system.mem_ctrls.bytesReadWrQ                     256                       # Total number of bytes read from write queue
system.mem_ctrls.bytesWritten                   53184                       # Total number of bytes written to DRAM
system.mem_ctrls.bytesReadSys                   68864                       # Total read bytes from the system interface side
system.mem_ctrls.bytesWrittenSys                54592                       # Total written bytes from the system interface side
system.mem_ctrls.avgRdBW                         0.06                       # Average DRAM read bandwidth in MiByte/s
system.mem_ctrls.avgWrBW                         0.05                       # Average achieved write bandwidth in MiByte/s
system.mem_ctrls.avgRdBWSys                      0.06                       # Average system read bandwidth in MiByte/s
system.mem_ctrls.avgWrBWSys                      0.05                       # Average system write bandwidth in MiByte/s
system.mem_ctrls.peakBW                      12800.00                       # Theoretical peak bandwidth in MiByte/s
system.mem_ctrls.busUtil                         0.00                       # Data bus utilization in percentage
system.mem_ctrls.busUtilRead                     0.00                       # Data bus utilization in percentage for reads
system.mem_ctrls.busUtilWrite                    0.00                       # Data bus utilization in percentage for writes
system.mem_ctrls.totGap                  1112816268000                       # Total gap between requests
system.mem_ctrls.avgGap                  576887645.41                       # Average gap between requests
system.mem_ctrls.masterReadBytes::.switch_cpus_1.inst         3392                       # Per-master bytes read from memory
system.mem_ctrls.masterReadBytes::.switch_cpus_1.data        65216                       # Per-master bytes read from memory
system.mem_ctrls.masterWriteBytes::.writebacks        53184                       # Per-master bytes write to memory
system.mem_ctrls.masterReadRate::.switch_cpus_1.inst 3034.322089341229                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterReadRate::.switch_cpus_1.data 58339.136019598336                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterWriteRate::.writebacks 47575.880306463412                       # Per-master bytes write to memory rate (Bytes/sec)
system.mem_ctrls.masterReadAccesses::.switch_cpus_1.inst           53                       # Per-master read serviced memory accesses
system.mem_ctrls.masterReadAccesses::.switch_cpus_1.data         1023                       # Per-master read serviced memory accesses
system.mem_ctrls.masterWriteAccesses::.writebacks          853                       # Per-master write serviced memory accesses
system.mem_ctrls.masterReadTotalLat::.switch_cpus_1.inst      2004750                       # Per-master read total memory access latency
system.mem_ctrls.masterReadTotalLat::.switch_cpus_1.data     30907250                       # Per-master read total memory access latency
system.mem_ctrls.masterWriteTotalLat::.writebacks 25966233970750                       # Per-master write total memory access latency
system.mem_ctrls.masterReadAvgLat::.switch_cpus_1.inst     37825.47                       # Per-master read average memory access latency
system.mem_ctrls.masterReadAvgLat::.switch_cpus_1.data     30212.37                       # Per-master read average memory access latency
system.mem_ctrls.masterWriteAvgLat::.writebacks 30441071478.02                       # Per-master write average memory access latency
system.mem_ctrls.pageHitRate                    41.35                       # Row buffer hit rate, read and write combined
system.mem_ctrls.rank1.actEnergy              4284000                       # Energy for activate commands per rank (pJ)
system.mem_ctrls.rank1.preEnergy              2277000                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls.rank1.readEnergy             4069800                       # Energy for read commands per rank (pJ)
system.mem_ctrls.rank1.writeEnergy            2322900                       # Energy for write commands per rank (pJ)
system.mem_ctrls.rank1.refreshEnergy     88243864800.000015                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls.rank1.actBackEnergy      16442787720                       # Energy for active background per rank (pJ)
system.mem_ctrls.rank1.preBackEnergy     415418352000                       # Energy for precharge background per rank (pJ)
system.mem_ctrls.rank1.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ)
system.mem_ctrls.rank1.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls.rank1.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ)
system.mem_ctrls.rank1.totalEnergy       520117958220                       # Total energy per rank (pJ)
system.mem_ctrls.rank1.averagePower        465.272821                       # Core power per rank (mW)
system.mem_ctrls.rank1.totalIdleTime                0                       # Total Idle time Per DRAM Rank
system.mem_ctrls.rank1.memoryStateTime::IDLE 1079841934250                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::REF  37328200000                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::SREF            0                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::ACT    707236750                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::ACT_PDN            0                       # Time in different power states
system.mem_ctrls.rank0.actEnergy              3619980                       # Energy for activate commands per rank (pJ)
system.mem_ctrls.rank0.preEnergy              1924065                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls.rank0.readEnergy             3584280                       # Energy for read commands per rank (pJ)
system.mem_ctrls.rank0.writeEnergy            2014920                       # Energy for write commands per rank (pJ)
system.mem_ctrls.rank0.refreshEnergy     88243864800.000015                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls.rank0.actBackEnergy      16410041220                       # Energy for active background per rank (pJ)
system.mem_ctrls.rank0.preBackEnergy     415445928000                       # Energy for precharge background per rank (pJ)
system.mem_ctrls.rank0.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ)
system.mem_ctrls.rank0.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls.rank0.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ)
system.mem_ctrls.rank0.totalEnergy       520110977265                       # Total energy per rank (pJ)
system.mem_ctrls.rank0.averagePower        465.266576                       # Core power per rank (mW)
system.mem_ctrls.rank0.totalIdleTime                0                       # Total Idle time Per DRAM Rank
system.mem_ctrls.rank0.memoryStateTime::IDLE 1079913881250                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::REF  37328200000                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::SREF            0                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::ACT    635289750                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::ACT_PDN            0                       # Time in different power states
system.mem_ctrls.power_state.pwrStateResidencyTicks::UNDEFINED 2282151737500                       # Cumulative time (in ticks) in various power states
system.cpu_clk_domain.clock                       500                       # Clock period in ticks
system.cpu.icache.demand_hits::.cpu.inst   1344091711                       # number of demand (read+write) hits
system.cpu.icache.demand_hits::.switch_cpus.inst    140514467                       # number of demand (read+write) hits
system.cpu.icache.demand_hits::.switch_cpus_1.inst    687910525                       # number of demand (read+write) hits
system.cpu.icache.demand_hits::total       2172516703                       # number of demand (read+write) hits
system.cpu.icache.overall_hits::.cpu.inst   1344091711                       # number of overall hits
system.cpu.icache.overall_hits::.switch_cpus.inst    140514467                       # number of overall hits
system.cpu.icache.overall_hits::.switch_cpus_1.inst    687910525                       # number of overall hits
system.cpu.icache.overall_hits::total      2172516703                       # number of overall hits
system.cpu.icache.demand_misses::.cpu.inst         1677                       # number of demand (read+write) misses
system.cpu.icache.demand_misses::.switch_cpus_1.inst           66                       # number of demand (read+write) misses
system.cpu.icache.demand_misses::total           1743                       # number of demand (read+write) misses
system.cpu.icache.overall_misses::.cpu.inst         1677                       # number of overall misses
system.cpu.icache.overall_misses::.switch_cpus_1.inst           66                       # number of overall misses
system.cpu.icache.overall_misses::total          1743                       # number of overall misses
system.cpu.icache.demand_miss_latency::.switch_cpus_1.inst      5974000                       # number of demand (read+write) miss cycles
system.cpu.icache.demand_miss_latency::total      5974000                       # number of demand (read+write) miss cycles
system.cpu.icache.overall_miss_latency::.switch_cpus_1.inst      5974000                       # number of overall miss cycles
system.cpu.icache.overall_miss_latency::total      5974000                       # number of overall miss cycles
system.cpu.icache.demand_accesses::.cpu.inst   1344093388                       # number of demand (read+write) accesses
system.cpu.icache.demand_accesses::.switch_cpus.inst    140514467                       # number of demand (read+write) accesses
system.cpu.icache.demand_accesses::.switch_cpus_1.inst    687910591                       # number of demand (read+write) accesses
system.cpu.icache.demand_accesses::total   2172518446                       # number of demand (read+write) accesses
system.cpu.icache.overall_accesses::.cpu.inst   1344093388                       # number of overall (read+write) accesses
system.cpu.icache.overall_accesses::.switch_cpus.inst    140514467                       # number of overall (read+write) accesses
system.cpu.icache.overall_accesses::.switch_cpus_1.inst    687910591                       # number of overall (read+write) accesses
system.cpu.icache.overall_accesses::total   2172518446                       # number of overall (read+write) accesses
system.cpu.icache.demand_miss_rate::.cpu.inst     0.000001                       # miss rate for demand accesses
system.cpu.icache.demand_miss_rate::.switch_cpus_1.inst     0.000000                       # miss rate for demand accesses
system.cpu.icache.demand_miss_rate::total     0.000001                       # miss rate for demand accesses
system.cpu.icache.overall_miss_rate::.cpu.inst     0.000001                       # miss rate for overall accesses
system.cpu.icache.overall_miss_rate::.switch_cpus_1.inst     0.000000                       # miss rate for overall accesses
system.cpu.icache.overall_miss_rate::total     0.000001                       # miss rate for overall accesses
system.cpu.icache.demand_avg_miss_latency::.switch_cpus_1.inst 90515.151515                       # average overall miss latency
system.cpu.icache.demand_avg_miss_latency::total  3427.423982                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::.switch_cpus_1.inst 90515.151515                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::total  3427.423982                       # average overall miss latency
system.cpu.icache.blocked_cycles::no_mshrs           54                       # number of cycles access was blocked
system.cpu.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.icache.blocked::no_mshrs                 1                       # number of cycles access was blocked
system.cpu.icache.blocked::no_targets               0                       # number of cycles access was blocked
system.cpu.icache.avg_blocked_cycles::no_mshrs           54                       # average number of cycles each access was blocked
system.cpu.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.icache.writebacks::.writebacks         1219                       # number of writebacks
system.cpu.icache.writebacks::total              1219                       # number of writebacks
system.cpu.icache.demand_mshr_hits::.switch_cpus_1.inst           12                       # number of demand (read+write) MSHR hits
system.cpu.icache.demand_mshr_hits::total           12                       # number of demand (read+write) MSHR hits
system.cpu.icache.overall_mshr_hits::.switch_cpus_1.inst           12                       # number of overall MSHR hits
system.cpu.icache.overall_mshr_hits::total           12                       # number of overall MSHR hits
system.cpu.icache.demand_mshr_misses::.switch_cpus_1.inst           54                       # number of demand (read+write) MSHR misses
system.cpu.icache.demand_mshr_misses::total           54                       # number of demand (read+write) MSHR misses
system.cpu.icache.overall_mshr_misses::.switch_cpus_1.inst           54                       # number of overall MSHR misses
system.cpu.icache.overall_mshr_misses::total           54                       # number of overall MSHR misses
system.cpu.icache.demand_mshr_miss_latency::.switch_cpus_1.inst      5365500                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.demand_mshr_miss_latency::total      5365500                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::.switch_cpus_1.inst      5365500                       # number of overall MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::total      5365500                       # number of overall MSHR miss cycles
system.cpu.icache.demand_mshr_miss_rate::.switch_cpus_1.inst     0.000000                       # mshr miss rate for demand accesses
system.cpu.icache.demand_mshr_miss_rate::total     0.000000                       # mshr miss rate for demand accesses
system.cpu.icache.overall_mshr_miss_rate::.switch_cpus_1.inst     0.000000                       # mshr miss rate for overall accesses
system.cpu.icache.overall_mshr_miss_rate::total     0.000000                       # mshr miss rate for overall accesses
system.cpu.icache.demand_avg_mshr_miss_latency::.switch_cpus_1.inst 99361.111111                       # average overall mshr miss latency
system.cpu.icache.demand_avg_mshr_miss_latency::total 99361.111111                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::.switch_cpus_1.inst 99361.111111                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::total 99361.111111                       # average overall mshr miss latency
system.cpu.icache.replacements                   1219                       # number of replacements
system.cpu.icache.ReadReq_hits::.cpu.inst   1344091711                       # number of ReadReq hits
system.cpu.icache.ReadReq_hits::.switch_cpus.inst    140514467                       # number of ReadReq hits
system.cpu.icache.ReadReq_hits::.switch_cpus_1.inst    687910525                       # number of ReadReq hits
system.cpu.icache.ReadReq_hits::total      2172516703                       # number of ReadReq hits
system.cpu.icache.ReadReq_misses::.cpu.inst         1677                       # number of ReadReq misses
system.cpu.icache.ReadReq_misses::.switch_cpus_1.inst           66                       # number of ReadReq misses
system.cpu.icache.ReadReq_misses::total          1743                       # number of ReadReq misses
system.cpu.icache.ReadReq_miss_latency::.switch_cpus_1.inst      5974000                       # number of ReadReq miss cycles
system.cpu.icache.ReadReq_miss_latency::total      5974000                       # number of ReadReq miss cycles
system.cpu.icache.ReadReq_accesses::.cpu.inst   1344093388                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_accesses::.switch_cpus.inst    140514467                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_accesses::.switch_cpus_1.inst    687910591                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_accesses::total   2172518446                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_miss_rate::.cpu.inst     0.000001                       # miss rate for ReadReq accesses
system.cpu.icache.ReadReq_miss_rate::.switch_cpus_1.inst     0.000000                       # miss rate for ReadReq accesses
system.cpu.icache.ReadReq_miss_rate::total     0.000001                       # miss rate for ReadReq accesses
system.cpu.icache.ReadReq_avg_miss_latency::.switch_cpus_1.inst 90515.151515                       # average ReadReq miss latency
system.cpu.icache.ReadReq_avg_miss_latency::total  3427.423982                       # average ReadReq miss latency
system.cpu.icache.ReadReq_mshr_hits::.switch_cpus_1.inst           12                       # number of ReadReq MSHR hits
system.cpu.icache.ReadReq_mshr_hits::total           12                       # number of ReadReq MSHR hits
system.cpu.icache.ReadReq_mshr_misses::.switch_cpus_1.inst           54                       # number of ReadReq MSHR misses
system.cpu.icache.ReadReq_mshr_misses::total           54                       # number of ReadReq MSHR misses
system.cpu.icache.ReadReq_mshr_miss_latency::.switch_cpus_1.inst      5365500                       # number of ReadReq MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_latency::total      5365500                       # number of ReadReq MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_rate::.switch_cpus_1.inst     0.000000                       # mshr miss rate for ReadReq accesses
system.cpu.icache.ReadReq_mshr_miss_rate::total     0.000000                       # mshr miss rate for ReadReq accesses
system.cpu.icache.ReadReq_avg_mshr_miss_latency::.switch_cpus_1.inst 99361.111111                       # average ReadReq mshr miss latency
system.cpu.icache.ReadReq_avg_mshr_miss_latency::total 99361.111111                       # average ReadReq mshr miss latency
system.cpu.icache.power_state.pwrStateResidencyTicks::UNDEFINED 2282151737500                       # Cumulative time (in ticks) in various power states
system.cpu.icache.tags.tagsinuse           511.961391                       # Cycle average of tags in use
system.cpu.icache.tags.total_refs          2172518434                       # Total number of references to valid blocks.
system.cpu.icache.tags.sampled_refs              1731                       # Sample count of references to valid blocks.
system.cpu.icache.tags.avg_refs          1255065.530907                       # Average number of references to valid blocks.
system.cpu.icache.tags.warmup_cycle                 0                       # Cycle when the warmup percentage was hit.
system.cpu.icache.tags.occ_blocks::.cpu.inst   486.104579                       # Average occupied blocks per requestor
system.cpu.icache.tags.occ_blocks::.switch_cpus_1.inst    25.856812                       # Average occupied blocks per requestor
system.cpu.icache.tags.occ_percent::.cpu.inst     0.949423                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_percent::.switch_cpus_1.inst     0.050502                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_percent::total     0.999925                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_task_id_blocks::1024          512                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::4          512                       # Occupied blocks per task id
system.cpu.icache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu.icache.tags.tag_accesses        8690075515                       # Number of tag accesses
system.cpu.icache.tags.data_accesses       8690075515                       # Number of data accesses
system.cpu.icache.tags.cache_friendly               0                       # Number of cache friendly accesses
system.cpu.icache.tags.cache_averse        2172518434                       # Number of cache averse accesses
system.cpu.icache.tags.cache_friendly_victims            0                       # Number of cache friendly victims
system.cpu.icache.tags.cache_averse_victims         1731                       # Number of cache averse victims
system.cpu.icache.tags.OPT_hits                     0                       # Number of OPT hits
system.cpu.icache.tags.OPT_misses                   0                       # Number of OPT misses
system.cpu.icache.tags.OPT_nan             2172518446                       # Number of OPT nan
system.cpu.icache.tags.power_state.pwrStateResidencyTicks::UNDEFINED 2282151737500                       # Cumulative time (in ticks) in various power states
system.cpu.dtb.walker.power_state.pwrStateResidencyTicks::UNDEFINED 2282151737500                       # Cumulative time (in ticks) in various power states
system.cpu.interrupts.clk_domain.clock           8000                       # Clock period in ticks
system.cpu.itb_walker_cache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu.itb_walker_cache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.itb_walker_cache.blocked::no_mshrs            0                       # number of cycles access was blocked
system.cpu.itb_walker_cache.blocked::no_targets            0                       # number of cycles access was blocked
system.cpu.itb_walker_cache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu.itb_walker_cache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.itb_walker_cache.replacements            0                       # number of replacements
system.cpu.itb_walker_cache.power_state.pwrStateResidencyTicks::UNDEFINED 2282151737500                       # Cumulative time (in ticks) in various power states
system.cpu.itb_walker_cache.tags.tagsinuse            0                       # Cycle average of tags in use
system.cpu.itb_walker_cache.tags.total_refs            0                       # Total number of references to valid blocks.
system.cpu.itb_walker_cache.tags.sampled_refs            0                       # Sample count of references to valid blocks.
system.cpu.itb_walker_cache.tags.avg_refs          nan                       # Average number of references to valid blocks.
system.cpu.itb_walker_cache.tags.warmup_cycle            0                       # Cycle when the warmup percentage was hit.
system.cpu.itb_walker_cache.tags.tag_accesses            0                       # Number of tag accesses
system.cpu.itb_walker_cache.tags.data_accesses            0                       # Number of data accesses
system.cpu.itb_walker_cache.tags.cache_friendly            0                       # Number of cache friendly accesses
system.cpu.itb_walker_cache.tags.cache_averse            0                       # Number of cache averse accesses
system.cpu.itb_walker_cache.tags.cache_friendly_victims            0                       # Number of cache friendly victims
system.cpu.itb_walker_cache.tags.cache_averse_victims            0                       # Number of cache averse victims
system.cpu.itb_walker_cache.tags.OPT_hits            0                       # Number of OPT hits
system.cpu.itb_walker_cache.tags.OPT_misses            0                       # Number of OPT misses
system.cpu.itb_walker_cache.tags.OPT_nan            0                       # Number of OPT nan
system.cpu.itb_walker_cache.tags.power_state.pwrStateResidencyTicks::UNDEFINED 2282151737500                       # Cumulative time (in ticks) in various power states
system.cpu.itb.walker.power_state.pwrStateResidencyTicks::UNDEFINED 2282151737500                       # Cumulative time (in ticks) in various power states
system.cpu.dtb_walker_cache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu.dtb_walker_cache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.dtb_walker_cache.blocked::no_mshrs            0                       # number of cycles access was blocked
system.cpu.dtb_walker_cache.blocked::no_targets            0                       # number of cycles access was blocked
system.cpu.dtb_walker_cache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu.dtb_walker_cache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.dtb_walker_cache.replacements            0                       # number of replacements
system.cpu.dtb_walker_cache.power_state.pwrStateResidencyTicks::UNDEFINED 2282151737500                       # Cumulative time (in ticks) in various power states
system.cpu.dtb_walker_cache.tags.tagsinuse            0                       # Cycle average of tags in use
system.cpu.dtb_walker_cache.tags.total_refs            0                       # Total number of references to valid blocks.
system.cpu.dtb_walker_cache.tags.sampled_refs            0                       # Sample count of references to valid blocks.
system.cpu.dtb_walker_cache.tags.avg_refs          nan                       # Average number of references to valid blocks.
system.cpu.dtb_walker_cache.tags.warmup_cycle            0                       # Cycle when the warmup percentage was hit.
system.cpu.dtb_walker_cache.tags.tag_accesses            0                       # Number of tag accesses
system.cpu.dtb_walker_cache.tags.data_accesses            0                       # Number of data accesses
system.cpu.dtb_walker_cache.tags.cache_friendly            0                       # Number of cache friendly accesses
system.cpu.dtb_walker_cache.tags.cache_averse            0                       # Number of cache averse accesses
system.cpu.dtb_walker_cache.tags.cache_friendly_victims            0                       # Number of cache friendly victims
system.cpu.dtb_walker_cache.tags.cache_averse_victims            0                       # Number of cache averse victims
system.cpu.dtb_walker_cache.tags.OPT_hits            0                       # Number of OPT hits
system.cpu.dtb_walker_cache.tags.OPT_misses            0                       # Number of OPT misses
system.cpu.dtb_walker_cache.tags.OPT_nan            0                       # Number of OPT nan
system.cpu.dtb_walker_cache.tags.power_state.pwrStateResidencyTicks::UNDEFINED 2282151737500                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.demand_hits::.cpu.data    348439805                       # number of demand (read+write) hits
system.cpu.dcache.demand_hits::.switch_cpus.data     33078032                       # number of demand (read+write) hits
system.cpu.dcache.demand_hits::.switch_cpus_1.data   1027741795                       # number of demand (read+write) hits
system.cpu.dcache.demand_hits::total       1409259632                       # number of demand (read+write) hits
system.cpu.dcache.overall_hits::.cpu.data    348548739                       # number of overall hits
system.cpu.dcache.overall_hits::.switch_cpus.data     33078032                       # number of overall hits
system.cpu.dcache.overall_hits::.switch_cpus_1.data   1027741795                       # number of overall hits
system.cpu.dcache.overall_hits::total      1409368566                       # number of overall hits
system.cpu.dcache.demand_misses::.cpu.data     16949611                       # number of demand (read+write) misses
system.cpu.dcache.demand_misses::.switch_cpus.data      2360026                       # number of demand (read+write) misses
system.cpu.dcache.demand_misses::.switch_cpus_1.data     49201582                       # number of demand (read+write) misses
system.cpu.dcache.demand_misses::total       68511219                       # number of demand (read+write) misses
system.cpu.dcache.overall_misses::.cpu.data     17052879                       # number of overall misses
system.cpu.dcache.overall_misses::.switch_cpus.data      2360026                       # number of overall misses
system.cpu.dcache.overall_misses::.switch_cpus_1.data     49201582                       # number of overall misses
system.cpu.dcache.overall_misses::total      68614487                       # number of overall misses
system.cpu.dcache.demand_miss_latency::.switch_cpus.data  20825169000                       # number of demand (read+write) miss cycles
system.cpu.dcache.demand_miss_latency::.switch_cpus_1.data 393556828287                       # number of demand (read+write) miss cycles
system.cpu.dcache.demand_miss_latency::total 414381997287                       # number of demand (read+write) miss cycles
system.cpu.dcache.overall_miss_latency::.switch_cpus.data  20825169000                       # number of overall miss cycles
system.cpu.dcache.overall_miss_latency::.switch_cpus_1.data 393556828287                       # number of overall miss cycles
system.cpu.dcache.overall_miss_latency::total 414381997287                       # number of overall miss cycles
system.cpu.dcache.demand_accesses::.cpu.data    365389416                       # number of demand (read+write) accesses
system.cpu.dcache.demand_accesses::.switch_cpus.data     35438058                       # number of demand (read+write) accesses
system.cpu.dcache.demand_accesses::.switch_cpus_1.data   1076943377                       # number of demand (read+write) accesses
system.cpu.dcache.demand_accesses::total   1477770851                       # number of demand (read+write) accesses
system.cpu.dcache.overall_accesses::.cpu.data    365601618                       # number of overall (read+write) accesses
system.cpu.dcache.overall_accesses::.switch_cpus.data     35438058                       # number of overall (read+write) accesses
system.cpu.dcache.overall_accesses::.switch_cpus_1.data   1076943377                       # number of overall (read+write) accesses
system.cpu.dcache.overall_accesses::total   1477983053                       # number of overall (read+write) accesses
system.cpu.dcache.demand_miss_rate::.cpu.data     0.046388                       # miss rate for demand accesses
system.cpu.dcache.demand_miss_rate::.switch_cpus.data     0.066596                       # miss rate for demand accesses
system.cpu.dcache.demand_miss_rate::.switch_cpus_1.data     0.045686                       # miss rate for demand accesses
system.cpu.dcache.demand_miss_rate::total     0.046361                       # miss rate for demand accesses
system.cpu.dcache.overall_miss_rate::.cpu.data     0.046643                       # miss rate for overall accesses
system.cpu.dcache.overall_miss_rate::.switch_cpus.data     0.066596                       # miss rate for overall accesses
system.cpu.dcache.overall_miss_rate::.switch_cpus_1.data     0.045686                       # miss rate for overall accesses
system.cpu.dcache.overall_miss_rate::total     0.046424                       # miss rate for overall accesses
system.cpu.dcache.demand_avg_miss_latency::.switch_cpus.data  8824.126938                       # average overall miss latency
system.cpu.dcache.demand_avg_miss_latency::.switch_cpus_1.data  7998.865327                       # average overall miss latency
system.cpu.dcache.demand_avg_miss_latency::total  6048.381613                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::.switch_cpus.data  8824.126938                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::.switch_cpus_1.data  7998.865327                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::total  6039.278517                       # average overall miss latency
system.cpu.dcache.blocked_cycles::no_mshrs      8230246                       # number of cycles access was blocked
system.cpu.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_mshrs           1949415                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_targets               0                       # number of cycles access was blocked
system.cpu.dcache.avg_blocked_cycles::no_mshrs     4.221906                       # average number of cycles each access was blocked
system.cpu.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.dcache.writebacks::.writebacks     24193929                       # number of writebacks
system.cpu.dcache.writebacks::total          24193929                       # number of writebacks
system.cpu.dcache.demand_mshr_hits::.switch_cpus_1.data     23617310                       # number of demand (read+write) MSHR hits
system.cpu.dcache.demand_mshr_hits::total     23617310                       # number of demand (read+write) MSHR hits
system.cpu.dcache.overall_mshr_hits::.switch_cpus_1.data     23617310                       # number of overall MSHR hits
system.cpu.dcache.overall_mshr_hits::total     23617310                       # number of overall MSHR hits
system.cpu.dcache.demand_mshr_misses::.switch_cpus.data      2360026                       # number of demand (read+write) MSHR misses
system.cpu.dcache.demand_mshr_misses::.switch_cpus_1.data     25584272                       # number of demand (read+write) MSHR misses
system.cpu.dcache.demand_mshr_misses::total     27944298                       # number of demand (read+write) MSHR misses
system.cpu.dcache.overall_mshr_misses::.switch_cpus.data      2360026                       # number of overall MSHR misses
system.cpu.dcache.overall_mshr_misses::.switch_cpus_1.data     25584272                       # number of overall MSHR misses
system.cpu.dcache.overall_mshr_misses::total     27944298                       # number of overall MSHR misses
system.cpu.dcache.demand_mshr_miss_latency::.switch_cpus.data  19645156000                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.demand_mshr_miss_latency::.switch_cpus_1.data 217901568787                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.demand_mshr_miss_latency::total 237546724787                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::.switch_cpus.data  19645156000                       # number of overall MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::.switch_cpus_1.data 217901568787                       # number of overall MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::total 237546724787                       # number of overall MSHR miss cycles
system.cpu.dcache.demand_mshr_miss_rate::.switch_cpus.data     0.066596                       # mshr miss rate for demand accesses
system.cpu.dcache.demand_mshr_miss_rate::.switch_cpus_1.data     0.023756                       # mshr miss rate for demand accesses
system.cpu.dcache.demand_mshr_miss_rate::total     0.018910                       # mshr miss rate for demand accesses
system.cpu.dcache.overall_mshr_miss_rate::.switch_cpus.data     0.066596                       # mshr miss rate for overall accesses
system.cpu.dcache.overall_mshr_miss_rate::.switch_cpus_1.data     0.023756                       # mshr miss rate for overall accesses
system.cpu.dcache.overall_mshr_miss_rate::total     0.018907                       # mshr miss rate for overall accesses
system.cpu.dcache.demand_avg_mshr_miss_latency::.switch_cpus.data  8324.126938                       # average overall mshr miss latency
system.cpu.dcache.demand_avg_mshr_miss_latency::.switch_cpus_1.data  8517.012670                       # average overall mshr miss latency
system.cpu.dcache.demand_avg_mshr_miss_latency::total  8500.722573                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::.switch_cpus.data  8324.126938                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::.switch_cpus_1.data  8517.012670                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::total  8500.722573                       # average overall mshr miss latency
system.cpu.dcache.replacements               43396031                       # number of replacements
system.cpu.dcache.ReadReq_hits::.cpu.data    291912512                       # number of ReadReq hits
system.cpu.dcache.ReadReq_hits::.switch_cpus.data     29089871                       # number of ReadReq hits
system.cpu.dcache.ReadReq_hits::.switch_cpus_1.data    987989307                       # number of ReadReq hits
system.cpu.dcache.ReadReq_hits::total      1308991690                       # number of ReadReq hits
system.cpu.dcache.ReadReq_misses::.cpu.data     15956676                       # number of ReadReq misses
system.cpu.dcache.ReadReq_misses::.switch_cpus.data      2196900                       # number of ReadReq misses
system.cpu.dcache.ReadReq_misses::.switch_cpus_1.data     47483838                       # number of ReadReq misses
system.cpu.dcache.ReadReq_misses::total      65637414                       # number of ReadReq misses
system.cpu.dcache.ReadReq_miss_latency::.switch_cpus.data  19663515500                       # number of ReadReq miss cycles
system.cpu.dcache.ReadReq_miss_latency::.switch_cpus_1.data 381212766000                       # number of ReadReq miss cycles
system.cpu.dcache.ReadReq_miss_latency::total 400876281500                       # number of ReadReq miss cycles
system.cpu.dcache.ReadReq_accesses::.cpu.data    307869188                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_accesses::.switch_cpus.data     31286771                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_accesses::.switch_cpus_1.data   1035473145                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_accesses::total   1374629104                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_miss_rate::.cpu.data     0.051829                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_miss_rate::.switch_cpus.data     0.070218                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_miss_rate::.switch_cpus_1.data     0.045857                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_miss_rate::total     0.047749                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_avg_miss_latency::.switch_cpus.data  8950.573763                       # average ReadReq miss latency
system.cpu.dcache.ReadReq_avg_miss_latency::.switch_cpus_1.data  8028.263554                       # average ReadReq miss latency
system.cpu.dcache.ReadReq_avg_miss_latency::total  6107.435639                       # average ReadReq miss latency
system.cpu.dcache.ReadReq_mshr_hits::.switch_cpus_1.data     23617098                       # number of ReadReq MSHR hits
system.cpu.dcache.ReadReq_mshr_hits::total     23617098                       # number of ReadReq MSHR hits
system.cpu.dcache.ReadReq_mshr_misses::.switch_cpus.data      2196900                       # number of ReadReq MSHR misses
system.cpu.dcache.ReadReq_mshr_misses::.switch_cpus_1.data     23866740                       # number of ReadReq MSHR misses
system.cpu.dcache.ReadReq_mshr_misses::total     26063640                       # number of ReadReq MSHR misses
system.cpu.dcache.ReadReq_mshr_miss_latency::.switch_cpus.data  18565065500                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_miss_latency::.switch_cpus_1.data 206417420500                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_miss_latency::total 224982486000                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_miss_rate::.switch_cpus.data     0.070218                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_mshr_miss_rate::.switch_cpus_1.data     0.023049                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_mshr_miss_rate::total     0.018960                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::.switch_cpus.data  8450.573763                       # average ReadReq mshr miss latency
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::.switch_cpus_1.data  8648.748028                       # average ReadReq mshr miss latency
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::total  8632.043951                       # average ReadReq mshr miss latency
system.cpu.dcache.WriteReq_hits::.cpu.data     56527293                       # number of WriteReq hits
system.cpu.dcache.WriteReq_hits::.switch_cpus.data      3988161                       # number of WriteReq hits
system.cpu.dcache.WriteReq_hits::.switch_cpus_1.data     39752488                       # number of WriteReq hits
system.cpu.dcache.WriteReq_hits::total      100267942                       # number of WriteReq hits
system.cpu.dcache.WriteReq_misses::.cpu.data       992935                       # number of WriteReq misses
system.cpu.dcache.WriteReq_misses::.switch_cpus.data       163126                       # number of WriteReq misses
system.cpu.dcache.WriteReq_misses::.switch_cpus_1.data      1717744                       # number of WriteReq misses
system.cpu.dcache.WriteReq_misses::total      2873805                       # number of WriteReq misses
system.cpu.dcache.WriteReq_miss_latency::.switch_cpus.data   1161653500                       # number of WriteReq miss cycles
system.cpu.dcache.WriteReq_miss_latency::.switch_cpus_1.data  12344062287                       # number of WriteReq miss cycles
system.cpu.dcache.WriteReq_miss_latency::total  13505715787                       # number of WriteReq miss cycles
system.cpu.dcache.WriteReq_accesses::.cpu.data     57520228                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.WriteReq_accesses::.switch_cpus.data      4151287                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.WriteReq_accesses::.switch_cpus_1.data     41470232                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.WriteReq_accesses::total    103141747                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.WriteReq_miss_rate::.cpu.data     0.017262                       # miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_miss_rate::.switch_cpus.data     0.039295                       # miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_miss_rate::.switch_cpus_1.data     0.041421                       # miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_miss_rate::total     0.027863                       # miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_avg_miss_latency::.switch_cpus.data  7121.203855                       # average WriteReq miss latency
system.cpu.dcache.WriteReq_avg_miss_latency::.switch_cpus_1.data  7186.206028                       # average WriteReq miss latency
system.cpu.dcache.WriteReq_avg_miss_latency::total  4699.593670                       # average WriteReq miss latency
system.cpu.dcache.WriteReq_mshr_hits::.switch_cpus_1.data          212                       # number of WriteReq MSHR hits
system.cpu.dcache.WriteReq_mshr_hits::total          212                       # number of WriteReq MSHR hits
system.cpu.dcache.WriteReq_mshr_misses::.switch_cpus.data       163126                       # number of WriteReq MSHR misses
system.cpu.dcache.WriteReq_mshr_misses::.switch_cpus_1.data      1717532                       # number of WriteReq MSHR misses
system.cpu.dcache.WriteReq_mshr_misses::total      1880658                       # number of WriteReq MSHR misses
system.cpu.dcache.WriteReq_mshr_miss_latency::.switch_cpus.data   1080090500                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_latency::.switch_cpus_1.data  11484148287                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_latency::total  12564238787                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_rate::.switch_cpus.data     0.039295                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_mshr_miss_rate::.switch_cpus_1.data     0.041416                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_mshr_miss_rate::total     0.018234                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::.switch_cpus.data  6621.203855                       # average WriteReq mshr miss latency
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::.switch_cpus_1.data  6686.424641                       # average WriteReq mshr miss latency
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::total  6680.767469                       # average WriteReq mshr miss latency
system.cpu.dcache.SoftPFReq_hits::.cpu.data       108934                       # number of SoftPFReq hits
system.cpu.dcache.SoftPFReq_hits::total        108934                       # number of SoftPFReq hits
system.cpu.dcache.SoftPFReq_misses::.cpu.data       103268                       # number of SoftPFReq misses
system.cpu.dcache.SoftPFReq_misses::total       103268                       # number of SoftPFReq misses
system.cpu.dcache.SoftPFReq_accesses::.cpu.data       212202                       # number of SoftPFReq accesses(hits+misses)
system.cpu.dcache.SoftPFReq_accesses::total       212202                       # number of SoftPFReq accesses(hits+misses)
system.cpu.dcache.SoftPFReq_miss_rate::.cpu.data     0.486650                       # miss rate for SoftPFReq accesses
system.cpu.dcache.SoftPFReq_miss_rate::total     0.486650                       # miss rate for SoftPFReq accesses
system.cpu.dcache.power_state.pwrStateResidencyTicks::UNDEFINED 2282151737500                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.tags.tagsinuse           511.996287                       # Cycle average of tags in use
system.cpu.dcache.tags.total_refs          1454540538                       # Total number of references to valid blocks.
system.cpu.dcache.tags.sampled_refs          43396543                       # Sample count of references to valid blocks.
system.cpu.dcache.tags.avg_refs             33.517429                       # Average number of references to valid blocks.
system.cpu.dcache.tags.warmup_cycle              1500                       # Cycle when the warmup percentage was hit.
system.cpu.dcache.tags.occ_blocks::.cpu.data   239.027591                       # Average occupied blocks per requestor
system.cpu.dcache.tags.occ_blocks::.switch_cpus.data    23.891824                       # Average occupied blocks per requestor
system.cpu.dcache.tags.occ_blocks::.switch_cpus_1.data   249.076872                       # Average occupied blocks per requestor
system.cpu.dcache.tags.occ_percent::.cpu.data     0.466851                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_percent::.switch_cpus.data     0.046664                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_percent::.switch_cpus_1.data     0.486478                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_percent::total     0.999993                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_task_id_blocks::1024          512                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::0          184                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::1          118                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::2           32                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::3          175                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::4            3                       # Occupied blocks per task id
system.cpu.dcache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu.dcache.tags.tag_accesses        5955328755                       # Number of tag accesses
system.cpu.dcache.tags.data_accesses       5955328755                       # Number of data accesses
system.cpu.dcache.tags.cache_friendly               0                       # Number of cache friendly accesses
system.cpu.dcache.tags.cache_averse        1454540538                       # Number of cache averse accesses
system.cpu.dcache.tags.cache_friendly_victims            0                       # Number of cache friendly victims
system.cpu.dcache.tags.cache_averse_victims     43396543                       # Number of cache averse victims
system.cpu.dcache.tags.OPT_hits                     0                       # Number of OPT hits
system.cpu.dcache.tags.OPT_misses                   0                       # Number of OPT misses
system.cpu.dcache.tags.OPT_nan             1477983053                       # Number of OPT nan
system.cpu.dcache.tags.power_state.pwrStateResidencyTicks::UNDEFINED 2282151737500                       # Cumulative time (in ticks) in various power states
system.cpu.power_state.numTransitions               2                       # Number of power state transitions
system.cpu.power_state.pwrStateResidencyTicks::ON 1056644759000                       # Cumulative time (in ticks) in various power states
system.cpu.power_state.pwrStateResidencyTicks::OFF 1225506978500                       # Cumulative time (in ticks) in various power states

---------- End Simulation Statistics   ----------
