
---------- Begin Simulation Statistics ----------
sim_seconds                                  0.000356                       # Number of seconds simulated
sim_ticks                                   355978500                       # Number of ticks simulated
final_tick                               2263601649500                       # Number of ticks from beginning of simulation (restored from checkpoints and never reset)
sim_freq                                 1000000000000                       # Frequency of simulated ticks
host_inst_rate                              233088480                       # Simulator instruction rate (inst/s)
host_op_rate                                233079392                       # Simulator op (including micro ops) rate (op/s)
host_tick_rate                              596959302                       # Simulator tick rate (ticks/s)
host_mem_usage                                 757152                       # Number of bytes of host memory used
host_seconds                                     0.60                       # Real time elapsed on the host
sim_insts                                   138984663                       # Number of instructions simulated
sim_ops                                     138984663                       # Number of ops (including micro ops) simulated
system.voltage_domain.voltage                       1                       # Voltage in Volts
system.clk_domain.clock                          1000                       # Clock period in ticks
system.mem_ctrls.bytes_read::switch_cpus4.inst       122368                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::switch_cpus4.data       208832                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::switch_cpus5.inst        33472                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::switch_cpus5.data        83456                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::switch_cpus6.inst       109824                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::switch_cpus6.data       596992                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::total            1154944                       # Number of bytes read from this memory
system.mem_ctrls.bytes_inst_read::switch_cpus4.inst       122368                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_inst_read::switch_cpus5.inst        33472                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_inst_read::switch_cpus6.inst       109824                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_inst_read::total        265664                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_written::writebacks       594240                       # Number of bytes written to this memory
system.mem_ctrls.bytes_written::total          594240                       # Number of bytes written to this memory
system.mem_ctrls.num_reads::switch_cpus4.inst         1912                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::switch_cpus4.data         3263                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::switch_cpus5.inst          523                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::switch_cpus5.data         1304                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::switch_cpus6.inst         1716                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::switch_cpus6.data         9328                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::total               18046                       # Number of read requests responded to by this memory
system.mem_ctrls.num_writes::writebacks          9285                       # Number of write requests responded to by this memory
system.mem_ctrls.num_writes::total               9285                       # Number of write requests responded to by this memory
system.mem_ctrls.bw_read::switch_cpus4.inst    343751097                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::switch_cpus4.data    586642171                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::switch_cpus5.inst     94028151                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::switch_cpus5.data    234441125                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::switch_cpus6.inst    308513014                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::switch_cpus6.data   1677045102                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::total            3244420660                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::switch_cpus4.inst    343751097                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::switch_cpus5.inst     94028151                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::switch_cpus6.inst    308513014                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::total        746292262                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::writebacks      1669314298                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::total           1669314298                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_total::writebacks      1669314298                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::switch_cpus4.inst    343751097                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::switch_cpus4.data    586642171                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::switch_cpus5.inst     94028151                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::switch_cpus5.data    234441125                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::switch_cpus6.inst    308513014                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::switch_cpus6.data   1677045102                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::total           4913734959                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.readReqs                           0                       # Number of read requests accepted
system.mem_ctrls.writeReqs                          0                       # Number of write requests accepted
system.mem_ctrls.readBursts                         0                       # Number of DRAM read bursts, including those serviced by the write queue
system.mem_ctrls.writeBursts                        0                       # Number of DRAM write bursts, including those merged in the write queue
system.mem_ctrls.bytesReadDRAM                      0                       # Total number of bytes read from DRAM
system.mem_ctrls.bytesReadWrQ                       0                       # Total number of bytes read from write queue
system.mem_ctrls.bytesWritten                       0                       # Total number of bytes written to DRAM
system.mem_ctrls.bytesReadSys                       0                       # Total read bytes from the system interface side
system.mem_ctrls.bytesWrittenSys                    0                       # Total written bytes from the system interface side
system.mem_ctrls.servicedByWrQ                      0                       # Number of DRAM read bursts serviced by the write queue
system.mem_ctrls.mergedWrBursts                     0                       # Number of DRAM write bursts merged with an existing one
system.mem_ctrls.neitherReadNorWriteReqs            0                       # Number of requests that are neither read nor write
system.mem_ctrls.perBankRdBursts::0                 0                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::1                 0                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::2                 0                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::3                 0                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::4                 0                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::5                 0                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::6                 0                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::7                 0                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::8                 0                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::9                 0                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::10                0                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::11                0                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::12                0                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::13                0                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::14                0                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::15                0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::0                 0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::1                 0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::2                 0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::3                 0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::4                 0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::5                 0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::6                 0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::7                 0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::8                 0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::9                 0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::10                0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::11                0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::12                0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::13                0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::14                0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::15                0                       # Per bank write bursts
system.mem_ctrls.numRdRetry                         0                       # Number of times read queue was full causing retry
system.mem_ctrls.numWrRetry                         0                       # Number of times write queue was full causing retry
system.mem_ctrls.totGap                             0                       # Total gap between requests
system.mem_ctrls.readPktSize::0                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::1                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::2                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::3                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::4                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::5                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::6                     0                       # Read request sizes (log2)
system.mem_ctrls.writePktSize::0                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::1                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::2                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::3                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::4                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::5                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::6                    0                       # Write request sizes (log2)
system.mem_ctrls.rdQLenPdf::0                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::1                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::2                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::3                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::4                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::5                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::6                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::7                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::8                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::9                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::10                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::11                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::12                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::13                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::14                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::15                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::16                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::17                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::18                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::19                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::20                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::21                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::22                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::23                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::24                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::25                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::26                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::27                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::28                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::29                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::30                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::31                      0                       # What read queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::0                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::1                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::2                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::3                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::4                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::5                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::6                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::7                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::8                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::9                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::10                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::11                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::12                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::13                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::14                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::15                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::16                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::17                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::18                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::19                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::20                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::21                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::22                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::23                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::24                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::25                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::26                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::27                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::28                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::29                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::30                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::31                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::32                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::33                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::34                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::35                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::36                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::37                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::38                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::39                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::40                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::41                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::42                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::43                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::44                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::45                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::46                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::47                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::48                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::49                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::50                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::51                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::52                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::53                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::54                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::55                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::56                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::57                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::58                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::59                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::60                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::61                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::62                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::63                      0                       # What write queue length does an incoming req see
system.mem_ctrls.totQLat                            0                       # Total ticks spent queuing
system.mem_ctrls.totMemAccLat                       0                       # Total ticks spent from burst creation until serviced by the DRAM
system.mem_ctrls.totBusLat                          0                       # Total ticks spent in databus transfers
system.mem_ctrls.avgQLat                          nan                       # Average queueing delay per DRAM burst
system.mem_ctrls.avgBusLat                        nan                       # Average bus latency per DRAM burst
system.mem_ctrls.avgMemAccLat                     nan                       # Average memory access latency per DRAM burst
system.mem_ctrls.avgRdBW                         0.00                       # Average DRAM read bandwidth in MiByte/s
system.mem_ctrls.avgWrBW                         0.00                       # Average achieved write bandwidth in MiByte/s
system.mem_ctrls.avgRdBWSys                      0.00                       # Average system read bandwidth in MiByte/s
system.mem_ctrls.avgWrBWSys                      0.00                       # Average system write bandwidth in MiByte/s
system.mem_ctrls.peakBW                      12800.00                       # Theoretical peak bandwidth in MiByte/s
system.mem_ctrls.busUtil                         0.00                       # Data bus utilization in percentage
system.mem_ctrls.busUtilRead                     0.00                       # Data bus utilization in percentage for reads
system.mem_ctrls.busUtilWrite                    0.00                       # Data bus utilization in percentage for writes
system.mem_ctrls.avgRdQLen                       0.00                       # Average read queue length when enqueuing
system.mem_ctrls.avgWrQLen                       0.00                       # Average write queue length when enqueuing
system.mem_ctrls.readRowHits                        0                       # Number of row buffer hits during reads
system.mem_ctrls.writeRowHits                       0                       # Number of row buffer hits during writes
system.mem_ctrls.readRowHitRate                   nan                       # Row buffer hit rate for reads
system.mem_ctrls.writeRowHitRate                  nan                       # Row buffer hit rate for writes
system.mem_ctrls.avgGap                           nan                       # Average gap between requests
system.mem_ctrls.pageHitRate                      nan                       # Row buffer hit rate, read and write combined
system.mem_ctrls_0.actEnergy                        0                       # Energy for activate commands per rank (pJ)
system.mem_ctrls_0.preEnergy                        0                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls_0.readEnergy                       0                       # Energy for read commands per rank (pJ)
system.mem_ctrls_0.writeEnergy                      0                       # Energy for write commands per rank (pJ)
system.mem_ctrls_0.refreshEnergy                    0                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls_0.actBackEnergy                    0                       # Energy for active background per rank (pJ)
system.mem_ctrls_0.preBackEnergy                    0                       # Energy for precharge background per rank (pJ)
system.mem_ctrls_0.totalEnergy                      0                       # Total energy per rank (pJ)
system.mem_ctrls_0.averagePower                     0                       # Core power per rank (mW)
system.mem_ctrls_0.memoryStateTime::IDLE            0                       # Time in different power states
system.mem_ctrls_0.memoryStateTime::REF             0                       # Time in different power states
system.mem_ctrls_0.memoryStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls_0.memoryStateTime::ACT             0                       # Time in different power states
system.mem_ctrls_0.memoryStateTime::ACT_PDN            0                       # Time in different power states
system.mem_ctrls_1.actEnergy                        0                       # Energy for activate commands per rank (pJ)
system.mem_ctrls_1.preEnergy                        0                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls_1.readEnergy                       0                       # Energy for read commands per rank (pJ)
system.mem_ctrls_1.writeEnergy                      0                       # Energy for write commands per rank (pJ)
system.mem_ctrls_1.refreshEnergy                    0                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls_1.actBackEnergy                    0                       # Energy for active background per rank (pJ)
system.mem_ctrls_1.preBackEnergy                    0                       # Energy for precharge background per rank (pJ)
system.mem_ctrls_1.totalEnergy                      0                       # Total energy per rank (pJ)
system.mem_ctrls_1.averagePower                     0                       # Core power per rank (mW)
system.mem_ctrls_1.memoryStateTime::IDLE            0                       # Time in different power states
system.mem_ctrls_1.memoryStateTime::REF             0                       # Time in different power states
system.mem_ctrls_1.memoryStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls_1.memoryStateTime::ACT             0                       # Time in different power states
system.mem_ctrls_1.memoryStateTime::ACT_PDN            0                       # Time in different power states
system.cpu_voltage_domain.voltage                   1                       # Voltage in Volts
system.cpu_clk_domain.clock                       500                       # Clock period in ticks
system.cpu0.dtb.fetch_hits                          0                       # ITB hits
system.cpu0.dtb.fetch_misses                        0                       # ITB misses
system.cpu0.dtb.fetch_acv                           0                       # ITB acv
system.cpu0.dtb.fetch_accesses                      0                       # ITB accesses
system.cpu0.dtb.read_hits                           0                       # DTB read hits
system.cpu0.dtb.read_misses                         0                       # DTB read misses
system.cpu0.dtb.read_acv                            0                       # DTB read access violations
system.cpu0.dtb.read_accesses                       0                       # DTB read accesses
system.cpu0.dtb.write_hits                          0                       # DTB write hits
system.cpu0.dtb.write_misses                        0                       # DTB write misses
system.cpu0.dtb.write_acv                           0                       # DTB write access violations
system.cpu0.dtb.write_accesses                      0                       # DTB write accesses
system.cpu0.dtb.data_hits                           0                       # DTB hits
system.cpu0.dtb.data_misses                         0                       # DTB misses
system.cpu0.dtb.data_acv                            0                       # DTB access violations
system.cpu0.dtb.data_accesses                       0                       # DTB accesses
system.cpu0.itb.fetch_hits                          0                       # ITB hits
system.cpu0.itb.fetch_misses                        0                       # ITB misses
system.cpu0.itb.fetch_acv                           0                       # ITB acv
system.cpu0.itb.fetch_accesses                      0                       # ITB accesses
system.cpu0.itb.read_hits                           0                       # DTB read hits
system.cpu0.itb.read_misses                         0                       # DTB read misses
system.cpu0.itb.read_acv                            0                       # DTB read access violations
system.cpu0.itb.read_accesses                       0                       # DTB read accesses
system.cpu0.itb.write_hits                          0                       # DTB write hits
system.cpu0.itb.write_misses                        0                       # DTB write misses
system.cpu0.itb.write_acv                           0                       # DTB write access violations
system.cpu0.itb.write_accesses                      0                       # DTB write accesses
system.cpu0.itb.data_hits                           0                       # DTB hits
system.cpu0.itb.data_misses                         0                       # DTB misses
system.cpu0.itb.data_acv                            0                       # DTB access violations
system.cpu0.itb.data_accesses                       0                       # DTB accesses
system.cpu0.numCycles                               0                       # number of cpu cycles simulated
system.cpu0.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu0.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu0.kern.inst.arm                           0                       # number of arm instructions executed
system.cpu0.kern.inst.quiesce                       1                       # number of quiesce instructions executed
system.cpu0.kern.inst.hwrei                         2                       # number of hwrei instructions executed
system.cpu0.kern.ipl_count::0                       1     50.00%     50.00% # number of times we switched to this ipl
system.cpu0.kern.ipl_count::30                      1     50.00%    100.00% # number of times we switched to this ipl
system.cpu0.kern.ipl_count::total                   2                       # number of times we switched to this ipl
system.cpu0.kern.ipl_good::0                        1     50.00%     50.00% # number of times we switched to this ipl from a different ipl
system.cpu0.kern.ipl_good::30                       1     50.00%    100.00% # number of times we switched to this ipl from a different ipl
system.cpu0.kern.ipl_good::total                    2                       # number of times we switched to this ipl from a different ipl
system.cpu0.kern.ipl_ticks::0               357406500     99.95%     99.95% # number of cycles we spent at this ipl
system.cpu0.kern.ipl_ticks::30                 164500      0.05%    100.00% # number of cycles we spent at this ipl
system.cpu0.kern.ipl_ticks::total           357571000                       # number of cycles we spent at this ipl
system.cpu0.kern.ipl_used::0                        1                       # fraction of swpipl calls that actually changed the ipl
system.cpu0.kern.ipl_used::30                       1                       # fraction of swpipl calls that actually changed the ipl
system.cpu0.kern.ipl_used::total                    1                       # fraction of swpipl calls that actually changed the ipl
system.cpu0.kern.callpal::rti                       1    100.00%    100.00% # number of callpals executed
system.cpu0.kern.callpal::total                     1                       # number of callpals executed
system.cpu0.kern.mode_switch::kernel                1                       # number of protection mode switches
system.cpu0.kern.mode_switch::user                  0                       # number of protection mode switches
system.cpu0.kern.mode_switch::idle                  0                       # number of protection mode switches
system.cpu0.kern.mode_good::kernel                  0                      
system.cpu0.kern.mode_good::user                    0                      
system.cpu0.kern.mode_good::idle                    0                      
system.cpu0.kern.mode_switch_good::kernel            0                       # fraction of useful protection mode switches
system.cpu0.kern.mode_switch_good::user           nan                       # fraction of useful protection mode switches
system.cpu0.kern.mode_switch_good::idle           nan                       # fraction of useful protection mode switches
system.cpu0.kern.mode_switch_good::total            0                       # fraction of useful protection mode switches
system.cpu0.kern.mode_ticks::kernel                 0                       # number of ticks spent at the given mode
system.cpu0.kern.mode_ticks::user                   0                       # number of ticks spent at the given mode
system.cpu0.kern.mode_ticks::idle                   0                       # number of ticks spent at the given mode
system.cpu0.kern.swap_context                       0                       # number of times the context was actually changed
system.cpu0.committedInsts                          0                       # Number of instructions committed
system.cpu0.committedOps                            0                       # Number of ops (including micro ops) committed
system.cpu0.num_int_alu_accesses                    0                       # Number of integer alu accesses
system.cpu0.num_fp_alu_accesses                     0                       # Number of float alu accesses
system.cpu0.num_func_calls                          0                       # number of times a function call or return occured
system.cpu0.num_conditional_control_insts            0                       # number of instructions that are conditional controls
system.cpu0.num_int_insts                           0                       # number of integer instructions
system.cpu0.num_fp_insts                            0                       # number of float instructions
system.cpu0.num_int_register_reads                  0                       # number of times the integer registers were read
system.cpu0.num_int_register_writes                 0                       # number of times the integer registers were written
system.cpu0.num_fp_register_reads                   0                       # number of times the floating registers were read
system.cpu0.num_fp_register_writes                  0                       # number of times the floating registers were written
system.cpu0.num_mem_refs                            0                       # number of memory refs
system.cpu0.num_load_insts                          0                       # Number of load instructions
system.cpu0.num_store_insts                         0                       # Number of store instructions
system.cpu0.num_idle_cycles                         0                       # Number of idle cycles
system.cpu0.num_busy_cycles                         0                       # Number of busy cycles
system.cpu0.not_idle_fraction                       0                       # Percentage of non-idle cycles
system.cpu0.idle_fraction                           1                       # Percentage of idle cycles
system.cpu0.op_class::No_OpClass                    0                       # Class of executed instruction
system.cpu0.op_class::IntAlu                        0                       # Class of executed instruction
system.cpu0.op_class::IntMult                       0                       # Class of executed instruction
system.cpu0.op_class::IntDiv                        0                       # Class of executed instruction
system.cpu0.op_class::FloatAdd                      0                       # Class of executed instruction
system.cpu0.op_class::FloatCmp                      0                       # Class of executed instruction
system.cpu0.op_class::FloatCvt                      0                       # Class of executed instruction
system.cpu0.op_class::FloatMult                     0                       # Class of executed instruction
system.cpu0.op_class::FloatDiv                      0                       # Class of executed instruction
system.cpu0.op_class::FloatSqrt                     0                       # Class of executed instruction
system.cpu0.op_class::SimdAdd                       0                       # Class of executed instruction
system.cpu0.op_class::SimdAddAcc                    0                       # Class of executed instruction
system.cpu0.op_class::SimdAlu                       0                       # Class of executed instruction
system.cpu0.op_class::SimdCmp                       0                       # Class of executed instruction
system.cpu0.op_class::SimdCvt                       0                       # Class of executed instruction
system.cpu0.op_class::SimdMisc                      0                       # Class of executed instruction
system.cpu0.op_class::SimdMult                      0                       # Class of executed instruction
system.cpu0.op_class::SimdMultAcc                   0                       # Class of executed instruction
system.cpu0.op_class::SimdShift                     0                       # Class of executed instruction
system.cpu0.op_class::SimdShiftAcc                  0                       # Class of executed instruction
system.cpu0.op_class::SimdSqrt                      0                       # Class of executed instruction
system.cpu0.op_class::SimdFloatAdd                  0                       # Class of executed instruction
system.cpu0.op_class::SimdFloatAlu                  0                       # Class of executed instruction
system.cpu0.op_class::SimdFloatCmp                  0                       # Class of executed instruction
system.cpu0.op_class::SimdFloatCvt                  0                       # Class of executed instruction
system.cpu0.op_class::SimdFloatDiv                  0                       # Class of executed instruction
system.cpu0.op_class::SimdFloatMisc                 0                       # Class of executed instruction
system.cpu0.op_class::SimdFloatMult                 0                       # Class of executed instruction
system.cpu0.op_class::SimdFloatMultAcc              0                       # Class of executed instruction
system.cpu0.op_class::SimdFloatSqrt                 0                       # Class of executed instruction
system.cpu0.op_class::MemRead                       0                       # Class of executed instruction
system.cpu0.op_class::MemWrite                      0                       # Class of executed instruction
system.cpu0.op_class::IprAccess                     0                       # Class of executed instruction
system.cpu0.op_class::InstPrefetch                  0                       # Class of executed instruction
system.cpu0.op_class::total                         0                       # Class of executed instruction
system.cpu0.dcache.tags.replacements                1                       # number of replacements
system.cpu0.dcache.tags.tagsinuse          379.318213                       # Cycle average of tags in use
system.cpu0.dcache.tags.total_refs                  7                       # Total number of references to valid blocks.
system.cpu0.dcache.tags.sampled_refs                1                       # Sample count of references to valid blocks.
system.cpu0.dcache.tags.avg_refs                    7                       # Average number of references to valid blocks.
system.cpu0.dcache.tags.warmup_cycle                0                       # Cycle when the warmup percentage was hit.
system.cpu0.dcache.tags.occ_blocks::cpu0.data   378.740148                       # Average occupied blocks per requestor
system.cpu0.dcache.tags.occ_blocks::switch_cpus0.data     0.578064                       # Average occupied blocks per requestor
system.cpu0.dcache.tags.occ_percent::cpu0.data     0.739727                       # Average percentage of cache occupancy
system.cpu0.dcache.tags.occ_percent::switch_cpus0.data     0.001129                       # Average percentage of cache occupancy
system.cpu0.dcache.tags.occ_percent::total     0.740856                       # Average percentage of cache occupancy
system.cpu0.dcache.tags.occ_task_id_blocks::1024          284                       # Occupied blocks per task id
system.cpu0.dcache.tags.age_task_id_blocks_1024::2           71                       # Occupied blocks per task id
system.cpu0.dcache.tags.age_task_id_blocks_1024::3          213                       # Occupied blocks per task id
system.cpu0.dcache.tags.occ_task_id_percent::1024     0.554688                       # Percentage of cache occupancy per task id
system.cpu0.dcache.tags.tag_accesses              284                       # Number of tag accesses
system.cpu0.dcache.tags.data_accesses             284                       # Number of data accesses
system.cpu0.dcache.ReadReq_hits::switch_cpus0.data           75                       # number of ReadReq hits
system.cpu0.dcache.ReadReq_hits::total             75                       # number of ReadReq hits
system.cpu0.dcache.WriteReq_hits::switch_cpus0.data           54                       # number of WriteReq hits
system.cpu0.dcache.WriteReq_hits::total            54                       # number of WriteReq hits
system.cpu0.dcache.LoadLockedReq_hits::switch_cpus0.data            3                       # number of LoadLockedReq hits
system.cpu0.dcache.LoadLockedReq_hits::total            3                       # number of LoadLockedReq hits
system.cpu0.dcache.StoreCondReq_hits::switch_cpus0.data            2                       # number of StoreCondReq hits
system.cpu0.dcache.StoreCondReq_hits::total            2                       # number of StoreCondReq hits
system.cpu0.dcache.demand_hits::switch_cpus0.data          129                       # number of demand (read+write) hits
system.cpu0.dcache.demand_hits::total             129                       # number of demand (read+write) hits
system.cpu0.dcache.overall_hits::switch_cpus0.data          129                       # number of overall hits
system.cpu0.dcache.overall_hits::total            129                       # number of overall hits
system.cpu0.dcache.ReadReq_misses::switch_cpus0.data            3                       # number of ReadReq misses
system.cpu0.dcache.ReadReq_misses::total            3                       # number of ReadReq misses
system.cpu0.dcache.LoadLockedReq_misses::switch_cpus0.data            1                       # number of LoadLockedReq misses
system.cpu0.dcache.LoadLockedReq_misses::total            1                       # number of LoadLockedReq misses
system.cpu0.dcache.StoreCondReq_misses::switch_cpus0.data            2                       # number of StoreCondReq misses
system.cpu0.dcache.StoreCondReq_misses::total            2                       # number of StoreCondReq misses
system.cpu0.dcache.demand_misses::switch_cpus0.data            3                       # number of demand (read+write) misses
system.cpu0.dcache.demand_misses::total             3                       # number of demand (read+write) misses
system.cpu0.dcache.overall_misses::switch_cpus0.data            3                       # number of overall misses
system.cpu0.dcache.overall_misses::total            3                       # number of overall misses
system.cpu0.dcache.ReadReq_accesses::switch_cpus0.data           78                       # number of ReadReq accesses(hits+misses)
system.cpu0.dcache.ReadReq_accesses::total           78                       # number of ReadReq accesses(hits+misses)
system.cpu0.dcache.WriteReq_accesses::switch_cpus0.data           54                       # number of WriteReq accesses(hits+misses)
system.cpu0.dcache.WriteReq_accesses::total           54                       # number of WriteReq accesses(hits+misses)
system.cpu0.dcache.LoadLockedReq_accesses::switch_cpus0.data            4                       # number of LoadLockedReq accesses(hits+misses)
system.cpu0.dcache.LoadLockedReq_accesses::total            4                       # number of LoadLockedReq accesses(hits+misses)
system.cpu0.dcache.StoreCondReq_accesses::switch_cpus0.data            4                       # number of StoreCondReq accesses(hits+misses)
system.cpu0.dcache.StoreCondReq_accesses::total            4                       # number of StoreCondReq accesses(hits+misses)
system.cpu0.dcache.demand_accesses::switch_cpus0.data          132                       # number of demand (read+write) accesses
system.cpu0.dcache.demand_accesses::total          132                       # number of demand (read+write) accesses
system.cpu0.dcache.overall_accesses::switch_cpus0.data          132                       # number of overall (read+write) accesses
system.cpu0.dcache.overall_accesses::total          132                       # number of overall (read+write) accesses
system.cpu0.dcache.ReadReq_miss_rate::switch_cpus0.data     0.038462                       # miss rate for ReadReq accesses
system.cpu0.dcache.ReadReq_miss_rate::total     0.038462                       # miss rate for ReadReq accesses
system.cpu0.dcache.LoadLockedReq_miss_rate::switch_cpus0.data     0.250000                       # miss rate for LoadLockedReq accesses
system.cpu0.dcache.LoadLockedReq_miss_rate::total     0.250000                       # miss rate for LoadLockedReq accesses
system.cpu0.dcache.StoreCondReq_miss_rate::switch_cpus0.data     0.500000                       # miss rate for StoreCondReq accesses
system.cpu0.dcache.StoreCondReq_miss_rate::total     0.500000                       # miss rate for StoreCondReq accesses
system.cpu0.dcache.demand_miss_rate::switch_cpus0.data     0.022727                       # miss rate for demand accesses
system.cpu0.dcache.demand_miss_rate::total     0.022727                       # miss rate for demand accesses
system.cpu0.dcache.overall_miss_rate::switch_cpus0.data     0.022727                       # miss rate for overall accesses
system.cpu0.dcache.overall_miss_rate::total     0.022727                       # miss rate for overall accesses
system.cpu0.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu0.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu0.dcache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu0.dcache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu0.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu0.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu0.dcache.fast_writes                      0                       # number of fast writes performed
system.cpu0.dcache.cache_copies                     0                       # number of cache copies performed
system.cpu0.dcache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu0.icache.tags.replacements                0                       # number of replacements
system.cpu0.icache.tags.tagsinuse                 512                       # Cycle average of tags in use
system.cpu0.icache.tags.total_refs                  0                       # Total number of references to valid blocks.
system.cpu0.icache.tags.sampled_refs                0                       # Sample count of references to valid blocks.
system.cpu0.icache.tags.avg_refs                  nan                       # Average number of references to valid blocks.
system.cpu0.icache.tags.warmup_cycle                0                       # Cycle when the warmup percentage was hit.
system.cpu0.icache.tags.occ_blocks::cpu0.inst          512                       # Average occupied blocks per requestor
system.cpu0.icache.tags.occ_percent::cpu0.inst            1                       # Average percentage of cache occupancy
system.cpu0.icache.tags.occ_percent::total            1                       # Average percentage of cache occupancy
system.cpu0.icache.tags.occ_task_id_blocks::1024          512                       # Occupied blocks per task id
system.cpu0.icache.tags.age_task_id_blocks_1024::2          132                       # Occupied blocks per task id
system.cpu0.icache.tags.age_task_id_blocks_1024::3          380                       # Occupied blocks per task id
system.cpu0.icache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu0.icache.tags.tag_accesses              740                       # Number of tag accesses
system.cpu0.icache.tags.data_accesses             740                       # Number of data accesses
system.cpu0.icache.ReadReq_hits::switch_cpus0.inst          370                       # number of ReadReq hits
system.cpu0.icache.ReadReq_hits::total            370                       # number of ReadReq hits
system.cpu0.icache.demand_hits::switch_cpus0.inst          370                       # number of demand (read+write) hits
system.cpu0.icache.demand_hits::total             370                       # number of demand (read+write) hits
system.cpu0.icache.overall_hits::switch_cpus0.inst          370                       # number of overall hits
system.cpu0.icache.overall_hits::total            370                       # number of overall hits
system.cpu0.icache.ReadReq_accesses::switch_cpus0.inst          370                       # number of ReadReq accesses(hits+misses)
system.cpu0.icache.ReadReq_accesses::total          370                       # number of ReadReq accesses(hits+misses)
system.cpu0.icache.demand_accesses::switch_cpus0.inst          370                       # number of demand (read+write) accesses
system.cpu0.icache.demand_accesses::total          370                       # number of demand (read+write) accesses
system.cpu0.icache.overall_accesses::switch_cpus0.inst          370                       # number of overall (read+write) accesses
system.cpu0.icache.overall_accesses::total          370                       # number of overall (read+write) accesses
system.cpu0.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu0.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu0.icache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu0.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu0.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu0.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu0.icache.fast_writes                      0                       # number of fast writes performed
system.cpu0.icache.cache_copies                     0                       # number of cache copies performed
system.cpu0.icache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu1.dtb.fetch_hits                          0                       # ITB hits
system.cpu1.dtb.fetch_misses                        0                       # ITB misses
system.cpu1.dtb.fetch_acv                           0                       # ITB acv
system.cpu1.dtb.fetch_accesses                      0                       # ITB accesses
system.cpu1.dtb.read_hits                           0                       # DTB read hits
system.cpu1.dtb.read_misses                         0                       # DTB read misses
system.cpu1.dtb.read_acv                            0                       # DTB read access violations
system.cpu1.dtb.read_accesses                       0                       # DTB read accesses
system.cpu1.dtb.write_hits                          0                       # DTB write hits
system.cpu1.dtb.write_misses                        0                       # DTB write misses
system.cpu1.dtb.write_acv                           0                       # DTB write access violations
system.cpu1.dtb.write_accesses                      0                       # DTB write accesses
system.cpu1.dtb.data_hits                           0                       # DTB hits
system.cpu1.dtb.data_misses                         0                       # DTB misses
system.cpu1.dtb.data_acv                            0                       # DTB access violations
system.cpu1.dtb.data_accesses                       0                       # DTB accesses
system.cpu1.itb.fetch_hits                          0                       # ITB hits
system.cpu1.itb.fetch_misses                        0                       # ITB misses
system.cpu1.itb.fetch_acv                           0                       # ITB acv
system.cpu1.itb.fetch_accesses                      0                       # ITB accesses
system.cpu1.itb.read_hits                           0                       # DTB read hits
system.cpu1.itb.read_misses                         0                       # DTB read misses
system.cpu1.itb.read_acv                            0                       # DTB read access violations
system.cpu1.itb.read_accesses                       0                       # DTB read accesses
system.cpu1.itb.write_hits                          0                       # DTB write hits
system.cpu1.itb.write_misses                        0                       # DTB write misses
system.cpu1.itb.write_acv                           0                       # DTB write access violations
system.cpu1.itb.write_accesses                      0                       # DTB write accesses
system.cpu1.itb.data_hits                           0                       # DTB hits
system.cpu1.itb.data_misses                         0                       # DTB misses
system.cpu1.itb.data_acv                            0                       # DTB access violations
system.cpu1.itb.data_accesses                       0                       # DTB accesses
system.cpu1.numCycles                               0                       # number of cpu cycles simulated
system.cpu1.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu1.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu1.kern.inst.arm                           0                       # number of arm instructions executed
system.cpu1.kern.inst.quiesce                       1                       # number of quiesce instructions executed
system.cpu1.kern.inst.hwrei                         2                       # number of hwrei instructions executed
system.cpu1.kern.ipl_count::0                       1     50.00%     50.00% # number of times we switched to this ipl
system.cpu1.kern.ipl_count::30                      1     50.00%    100.00% # number of times we switched to this ipl
system.cpu1.kern.ipl_count::total                   2                       # number of times we switched to this ipl
system.cpu1.kern.ipl_good::0                        1     50.00%     50.00% # number of times we switched to this ipl from a different ipl
system.cpu1.kern.ipl_good::30                       1     50.00%    100.00% # number of times we switched to this ipl from a different ipl
system.cpu1.kern.ipl_good::total                    2                       # number of times we switched to this ipl from a different ipl
system.cpu1.kern.ipl_ticks::0               357406500     99.95%     99.95% # number of cycles we spent at this ipl
system.cpu1.kern.ipl_ticks::30                 164500      0.05%    100.00% # number of cycles we spent at this ipl
system.cpu1.kern.ipl_ticks::total           357571000                       # number of cycles we spent at this ipl
system.cpu1.kern.ipl_used::0                        1                       # fraction of swpipl calls that actually changed the ipl
system.cpu1.kern.ipl_used::30                       1                       # fraction of swpipl calls that actually changed the ipl
system.cpu1.kern.ipl_used::total                    1                       # fraction of swpipl calls that actually changed the ipl
system.cpu1.kern.callpal::rti                       1    100.00%    100.00% # number of callpals executed
system.cpu1.kern.callpal::total                     1                       # number of callpals executed
system.cpu1.kern.mode_switch::kernel                0                       # number of protection mode switches
system.cpu1.kern.mode_switch::user                  0                       # number of protection mode switches
system.cpu1.kern.mode_switch::idle                  1                       # number of protection mode switches
system.cpu1.kern.mode_good::kernel                  0                      
system.cpu1.kern.mode_good::user                    0                      
system.cpu1.kern.mode_good::idle                    0                      
system.cpu1.kern.mode_switch_good::kernel          nan                       # fraction of useful protection mode switches
system.cpu1.kern.mode_switch_good::user           nan                       # fraction of useful protection mode switches
system.cpu1.kern.mode_switch_good::idle             0                       # fraction of useful protection mode switches
system.cpu1.kern.mode_switch_good::total            0                       # fraction of useful protection mode switches
system.cpu1.kern.mode_ticks::kernel                 0                       # number of ticks spent at the given mode
system.cpu1.kern.mode_ticks::user                   0                       # number of ticks spent at the given mode
system.cpu1.kern.mode_ticks::idle                   0                       # number of ticks spent at the given mode
system.cpu1.kern.swap_context                       0                       # number of times the context was actually changed
system.cpu1.committedInsts                          0                       # Number of instructions committed
system.cpu1.committedOps                            0                       # Number of ops (including micro ops) committed
system.cpu1.num_int_alu_accesses                    0                       # Number of integer alu accesses
system.cpu1.num_fp_alu_accesses                     0                       # Number of float alu accesses
system.cpu1.num_func_calls                          0                       # number of times a function call or return occured
system.cpu1.num_conditional_control_insts            0                       # number of instructions that are conditional controls
system.cpu1.num_int_insts                           0                       # number of integer instructions
system.cpu1.num_fp_insts                            0                       # number of float instructions
system.cpu1.num_int_register_reads                  0                       # number of times the integer registers were read
system.cpu1.num_int_register_writes                 0                       # number of times the integer registers were written
system.cpu1.num_fp_register_reads                   0                       # number of times the floating registers were read
system.cpu1.num_fp_register_writes                  0                       # number of times the floating registers were written
system.cpu1.num_mem_refs                            0                       # number of memory refs
system.cpu1.num_load_insts                          0                       # Number of load instructions
system.cpu1.num_store_insts                         0                       # Number of store instructions
system.cpu1.num_idle_cycles                         0                       # Number of idle cycles
system.cpu1.num_busy_cycles                         0                       # Number of busy cycles
system.cpu1.not_idle_fraction                       0                       # Percentage of non-idle cycles
system.cpu1.idle_fraction                           1                       # Percentage of idle cycles
system.cpu1.op_class::No_OpClass                    0                       # Class of executed instruction
system.cpu1.op_class::IntAlu                        0                       # Class of executed instruction
system.cpu1.op_class::IntMult                       0                       # Class of executed instruction
system.cpu1.op_class::IntDiv                        0                       # Class of executed instruction
system.cpu1.op_class::FloatAdd                      0                       # Class of executed instruction
system.cpu1.op_class::FloatCmp                      0                       # Class of executed instruction
system.cpu1.op_class::FloatCvt                      0                       # Class of executed instruction
system.cpu1.op_class::FloatMult                     0                       # Class of executed instruction
system.cpu1.op_class::FloatDiv                      0                       # Class of executed instruction
system.cpu1.op_class::FloatSqrt                     0                       # Class of executed instruction
system.cpu1.op_class::SimdAdd                       0                       # Class of executed instruction
system.cpu1.op_class::SimdAddAcc                    0                       # Class of executed instruction
system.cpu1.op_class::SimdAlu                       0                       # Class of executed instruction
system.cpu1.op_class::SimdCmp                       0                       # Class of executed instruction
system.cpu1.op_class::SimdCvt                       0                       # Class of executed instruction
system.cpu1.op_class::SimdMisc                      0                       # Class of executed instruction
system.cpu1.op_class::SimdMult                      0                       # Class of executed instruction
system.cpu1.op_class::SimdMultAcc                   0                       # Class of executed instruction
system.cpu1.op_class::SimdShift                     0                       # Class of executed instruction
system.cpu1.op_class::SimdShiftAcc                  0                       # Class of executed instruction
system.cpu1.op_class::SimdSqrt                      0                       # Class of executed instruction
system.cpu1.op_class::SimdFloatAdd                  0                       # Class of executed instruction
system.cpu1.op_class::SimdFloatAlu                  0                       # Class of executed instruction
system.cpu1.op_class::SimdFloatCmp                  0                       # Class of executed instruction
system.cpu1.op_class::SimdFloatCvt                  0                       # Class of executed instruction
system.cpu1.op_class::SimdFloatDiv                  0                       # Class of executed instruction
system.cpu1.op_class::SimdFloatMisc                 0                       # Class of executed instruction
system.cpu1.op_class::SimdFloatMult                 0                       # Class of executed instruction
system.cpu1.op_class::SimdFloatMultAcc              0                       # Class of executed instruction
system.cpu1.op_class::SimdFloatSqrt                 0                       # Class of executed instruction
system.cpu1.op_class::MemRead                       0                       # Class of executed instruction
system.cpu1.op_class::MemWrite                      0                       # Class of executed instruction
system.cpu1.op_class::IprAccess                     0                       # Class of executed instruction
system.cpu1.op_class::InstPrefetch                  0                       # Class of executed instruction
system.cpu1.op_class::total                         0                       # Class of executed instruction
system.cpu1.dcache.tags.replacements                2                       # number of replacements
system.cpu1.dcache.tags.tagsinuse          410.107344                       # Cycle average of tags in use
system.cpu1.dcache.tags.total_refs                  1                       # Total number of references to valid blocks.
system.cpu1.dcache.tags.sampled_refs                2                       # Sample count of references to valid blocks.
system.cpu1.dcache.tags.avg_refs             0.500000                       # Average number of references to valid blocks.
system.cpu1.dcache.tags.warmup_cycle                0                       # Cycle when the warmup percentage was hit.
system.cpu1.dcache.tags.occ_blocks::cpu1.data   409.529637                       # Average occupied blocks per requestor
system.cpu1.dcache.tags.occ_blocks::switch_cpus1.data     0.577706                       # Average occupied blocks per requestor
system.cpu1.dcache.tags.occ_percent::cpu1.data     0.799863                       # Average percentage of cache occupancy
system.cpu1.dcache.tags.occ_percent::switch_cpus1.data     0.001128                       # Average percentage of cache occupancy
system.cpu1.dcache.tags.occ_percent::total     0.800991                       # Average percentage of cache occupancy
system.cpu1.dcache.tags.occ_task_id_blocks::1024          408                       # Occupied blocks per task id
system.cpu1.dcache.tags.age_task_id_blocks_1024::2          408                       # Occupied blocks per task id
system.cpu1.dcache.tags.occ_task_id_percent::1024     0.796875                       # Percentage of cache occupancy per task id
system.cpu1.dcache.tags.tag_accesses              284                       # Number of tag accesses
system.cpu1.dcache.tags.data_accesses             284                       # Number of data accesses
system.cpu1.dcache.ReadReq_hits::switch_cpus1.data           75                       # number of ReadReq hits
system.cpu1.dcache.ReadReq_hits::total             75                       # number of ReadReq hits
system.cpu1.dcache.WriteReq_hits::switch_cpus1.data           54                       # number of WriteReq hits
system.cpu1.dcache.WriteReq_hits::total            54                       # number of WriteReq hits
system.cpu1.dcache.LoadLockedReq_hits::switch_cpus1.data            3                       # number of LoadLockedReq hits
system.cpu1.dcache.LoadLockedReq_hits::total            3                       # number of LoadLockedReq hits
system.cpu1.dcache.StoreCondReq_hits::switch_cpus1.data            2                       # number of StoreCondReq hits
system.cpu1.dcache.StoreCondReq_hits::total            2                       # number of StoreCondReq hits
system.cpu1.dcache.demand_hits::switch_cpus1.data          129                       # number of demand (read+write) hits
system.cpu1.dcache.demand_hits::total             129                       # number of demand (read+write) hits
system.cpu1.dcache.overall_hits::switch_cpus1.data          129                       # number of overall hits
system.cpu1.dcache.overall_hits::total            129                       # number of overall hits
system.cpu1.dcache.ReadReq_misses::switch_cpus1.data            3                       # number of ReadReq misses
system.cpu1.dcache.ReadReq_misses::total            3                       # number of ReadReq misses
system.cpu1.dcache.LoadLockedReq_misses::switch_cpus1.data            1                       # number of LoadLockedReq misses
system.cpu1.dcache.LoadLockedReq_misses::total            1                       # number of LoadLockedReq misses
system.cpu1.dcache.StoreCondReq_misses::switch_cpus1.data            2                       # number of StoreCondReq misses
system.cpu1.dcache.StoreCondReq_misses::total            2                       # number of StoreCondReq misses
system.cpu1.dcache.demand_misses::switch_cpus1.data            3                       # number of demand (read+write) misses
system.cpu1.dcache.demand_misses::total             3                       # number of demand (read+write) misses
system.cpu1.dcache.overall_misses::switch_cpus1.data            3                       # number of overall misses
system.cpu1.dcache.overall_misses::total            3                       # number of overall misses
system.cpu1.dcache.ReadReq_accesses::switch_cpus1.data           78                       # number of ReadReq accesses(hits+misses)
system.cpu1.dcache.ReadReq_accesses::total           78                       # number of ReadReq accesses(hits+misses)
system.cpu1.dcache.WriteReq_accesses::switch_cpus1.data           54                       # number of WriteReq accesses(hits+misses)
system.cpu1.dcache.WriteReq_accesses::total           54                       # number of WriteReq accesses(hits+misses)
system.cpu1.dcache.LoadLockedReq_accesses::switch_cpus1.data            4                       # number of LoadLockedReq accesses(hits+misses)
system.cpu1.dcache.LoadLockedReq_accesses::total            4                       # number of LoadLockedReq accesses(hits+misses)
system.cpu1.dcache.StoreCondReq_accesses::switch_cpus1.data            4                       # number of StoreCondReq accesses(hits+misses)
system.cpu1.dcache.StoreCondReq_accesses::total            4                       # number of StoreCondReq accesses(hits+misses)
system.cpu1.dcache.demand_accesses::switch_cpus1.data          132                       # number of demand (read+write) accesses
system.cpu1.dcache.demand_accesses::total          132                       # number of demand (read+write) accesses
system.cpu1.dcache.overall_accesses::switch_cpus1.data          132                       # number of overall (read+write) accesses
system.cpu1.dcache.overall_accesses::total          132                       # number of overall (read+write) accesses
system.cpu1.dcache.ReadReq_miss_rate::switch_cpus1.data     0.038462                       # miss rate for ReadReq accesses
system.cpu1.dcache.ReadReq_miss_rate::total     0.038462                       # miss rate for ReadReq accesses
system.cpu1.dcache.LoadLockedReq_miss_rate::switch_cpus1.data     0.250000                       # miss rate for LoadLockedReq accesses
system.cpu1.dcache.LoadLockedReq_miss_rate::total     0.250000                       # miss rate for LoadLockedReq accesses
system.cpu1.dcache.StoreCondReq_miss_rate::switch_cpus1.data     0.500000                       # miss rate for StoreCondReq accesses
system.cpu1.dcache.StoreCondReq_miss_rate::total     0.500000                       # miss rate for StoreCondReq accesses
system.cpu1.dcache.demand_miss_rate::switch_cpus1.data     0.022727                       # miss rate for demand accesses
system.cpu1.dcache.demand_miss_rate::total     0.022727                       # miss rate for demand accesses
system.cpu1.dcache.overall_miss_rate::switch_cpus1.data     0.022727                       # miss rate for overall accesses
system.cpu1.dcache.overall_miss_rate::total     0.022727                       # miss rate for overall accesses
system.cpu1.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu1.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu1.dcache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu1.dcache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu1.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu1.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu1.dcache.fast_writes                      0                       # number of fast writes performed
system.cpu1.dcache.cache_copies                     0                       # number of cache copies performed
system.cpu1.dcache.writebacks::writebacks            2                       # number of writebacks
system.cpu1.dcache.writebacks::total                2                       # number of writebacks
system.cpu1.dcache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu1.icache.tags.replacements                0                       # number of replacements
system.cpu1.icache.tags.tagsinuse                 512                       # Cycle average of tags in use
system.cpu1.icache.tags.total_refs                  0                       # Total number of references to valid blocks.
system.cpu1.icache.tags.sampled_refs                0                       # Sample count of references to valid blocks.
system.cpu1.icache.tags.avg_refs                  nan                       # Average number of references to valid blocks.
system.cpu1.icache.tags.warmup_cycle                0                       # Cycle when the warmup percentage was hit.
system.cpu1.icache.tags.occ_blocks::cpu1.inst          512                       # Average occupied blocks per requestor
system.cpu1.icache.tags.occ_percent::cpu1.inst            1                       # Average percentage of cache occupancy
system.cpu1.icache.tags.occ_percent::total            1                       # Average percentage of cache occupancy
system.cpu1.icache.tags.occ_task_id_blocks::1024          512                       # Occupied blocks per task id
system.cpu1.icache.tags.age_task_id_blocks_1024::2          512                       # Occupied blocks per task id
system.cpu1.icache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu1.icache.tags.tag_accesses              740                       # Number of tag accesses
system.cpu1.icache.tags.data_accesses             740                       # Number of data accesses
system.cpu1.icache.ReadReq_hits::switch_cpus1.inst          370                       # number of ReadReq hits
system.cpu1.icache.ReadReq_hits::total            370                       # number of ReadReq hits
system.cpu1.icache.demand_hits::switch_cpus1.inst          370                       # number of demand (read+write) hits
system.cpu1.icache.demand_hits::total             370                       # number of demand (read+write) hits
system.cpu1.icache.overall_hits::switch_cpus1.inst          370                       # number of overall hits
system.cpu1.icache.overall_hits::total            370                       # number of overall hits
system.cpu1.icache.ReadReq_accesses::switch_cpus1.inst          370                       # number of ReadReq accesses(hits+misses)
system.cpu1.icache.ReadReq_accesses::total          370                       # number of ReadReq accesses(hits+misses)
system.cpu1.icache.demand_accesses::switch_cpus1.inst          370                       # number of demand (read+write) accesses
system.cpu1.icache.demand_accesses::total          370                       # number of demand (read+write) accesses
system.cpu1.icache.overall_accesses::switch_cpus1.inst          370                       # number of overall (read+write) accesses
system.cpu1.icache.overall_accesses::total          370                       # number of overall (read+write) accesses
system.cpu1.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu1.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu1.icache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu1.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu1.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu1.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu1.icache.fast_writes                      0                       # number of fast writes performed
system.cpu1.icache.cache_copies                     0                       # number of cache copies performed
system.cpu1.icache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu2.dtb.fetch_hits                          0                       # ITB hits
system.cpu2.dtb.fetch_misses                        0                       # ITB misses
system.cpu2.dtb.fetch_acv                           0                       # ITB acv
system.cpu2.dtb.fetch_accesses                      0                       # ITB accesses
system.cpu2.dtb.read_hits                           0                       # DTB read hits
system.cpu2.dtb.read_misses                         0                       # DTB read misses
system.cpu2.dtb.read_acv                            0                       # DTB read access violations
system.cpu2.dtb.read_accesses                       0                       # DTB read accesses
system.cpu2.dtb.write_hits                          0                       # DTB write hits
system.cpu2.dtb.write_misses                        0                       # DTB write misses
system.cpu2.dtb.write_acv                           0                       # DTB write access violations
system.cpu2.dtb.write_accesses                      0                       # DTB write accesses
system.cpu2.dtb.data_hits                           0                       # DTB hits
system.cpu2.dtb.data_misses                         0                       # DTB misses
system.cpu2.dtb.data_acv                            0                       # DTB access violations
system.cpu2.dtb.data_accesses                       0                       # DTB accesses
system.cpu2.itb.fetch_hits                          0                       # ITB hits
system.cpu2.itb.fetch_misses                        0                       # ITB misses
system.cpu2.itb.fetch_acv                           0                       # ITB acv
system.cpu2.itb.fetch_accesses                      0                       # ITB accesses
system.cpu2.itb.read_hits                           0                       # DTB read hits
system.cpu2.itb.read_misses                         0                       # DTB read misses
system.cpu2.itb.read_acv                            0                       # DTB read access violations
system.cpu2.itb.read_accesses                       0                       # DTB read accesses
system.cpu2.itb.write_hits                          0                       # DTB write hits
system.cpu2.itb.write_misses                        0                       # DTB write misses
system.cpu2.itb.write_acv                           0                       # DTB write access violations
system.cpu2.itb.write_accesses                      0                       # DTB write accesses
system.cpu2.itb.data_hits                           0                       # DTB hits
system.cpu2.itb.data_misses                         0                       # DTB misses
system.cpu2.itb.data_acv                            0                       # DTB access violations
system.cpu2.itb.data_accesses                       0                       # DTB accesses
system.cpu2.numCycles                               0                       # number of cpu cycles simulated
system.cpu2.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu2.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu2.kern.inst.arm                           0                       # number of arm instructions executed
system.cpu2.kern.inst.quiesce                       1                       # number of quiesce instructions executed
system.cpu2.kern.inst.hwrei                         2                       # number of hwrei instructions executed
system.cpu2.kern.ipl_count::0                       1     50.00%     50.00% # number of times we switched to this ipl
system.cpu2.kern.ipl_count::30                      1     50.00%    100.00% # number of times we switched to this ipl
system.cpu2.kern.ipl_count::total                   2                       # number of times we switched to this ipl
system.cpu2.kern.ipl_good::0                        1     50.00%     50.00% # number of times we switched to this ipl from a different ipl
system.cpu2.kern.ipl_good::30                       1     50.00%    100.00% # number of times we switched to this ipl from a different ipl
system.cpu2.kern.ipl_good::total                    2                       # number of times we switched to this ipl from a different ipl
system.cpu2.kern.ipl_ticks::0               357406500     99.95%     99.95% # number of cycles we spent at this ipl
system.cpu2.kern.ipl_ticks::30                 164500      0.05%    100.00% # number of cycles we spent at this ipl
system.cpu2.kern.ipl_ticks::total           357571000                       # number of cycles we spent at this ipl
system.cpu2.kern.ipl_used::0                        1                       # fraction of swpipl calls that actually changed the ipl
system.cpu2.kern.ipl_used::30                       1                       # fraction of swpipl calls that actually changed the ipl
system.cpu2.kern.ipl_used::total                    1                       # fraction of swpipl calls that actually changed the ipl
system.cpu2.kern.callpal::rti                       1    100.00%    100.00% # number of callpals executed
system.cpu2.kern.callpal::total                     1                       # number of callpals executed
system.cpu2.kern.mode_switch::kernel                1                       # number of protection mode switches
system.cpu2.kern.mode_switch::user                  0                       # number of protection mode switches
system.cpu2.kern.mode_switch::idle                  0                       # number of protection mode switches
system.cpu2.kern.mode_good::kernel                  0                      
system.cpu2.kern.mode_good::user                    0                      
system.cpu2.kern.mode_good::idle                    0                      
system.cpu2.kern.mode_switch_good::kernel            0                       # fraction of useful protection mode switches
system.cpu2.kern.mode_switch_good::user           nan                       # fraction of useful protection mode switches
system.cpu2.kern.mode_switch_good::idle           nan                       # fraction of useful protection mode switches
system.cpu2.kern.mode_switch_good::total            0                       # fraction of useful protection mode switches
system.cpu2.kern.mode_ticks::kernel                 0                       # number of ticks spent at the given mode
system.cpu2.kern.mode_ticks::user                   0                       # number of ticks spent at the given mode
system.cpu2.kern.mode_ticks::idle                   0                       # number of ticks spent at the given mode
system.cpu2.kern.swap_context                       0                       # number of times the context was actually changed
system.cpu2.committedInsts                          0                       # Number of instructions committed
system.cpu2.committedOps                            0                       # Number of ops (including micro ops) committed
system.cpu2.num_int_alu_accesses                    0                       # Number of integer alu accesses
system.cpu2.num_fp_alu_accesses                     0                       # Number of float alu accesses
system.cpu2.num_func_calls                          0                       # number of times a function call or return occured
system.cpu2.num_conditional_control_insts            0                       # number of instructions that are conditional controls
system.cpu2.num_int_insts                           0                       # number of integer instructions
system.cpu2.num_fp_insts                            0                       # number of float instructions
system.cpu2.num_int_register_reads                  0                       # number of times the integer registers were read
system.cpu2.num_int_register_writes                 0                       # number of times the integer registers were written
system.cpu2.num_fp_register_reads                   0                       # number of times the floating registers were read
system.cpu2.num_fp_register_writes                  0                       # number of times the floating registers were written
system.cpu2.num_mem_refs                            0                       # number of memory refs
system.cpu2.num_load_insts                          0                       # Number of load instructions
system.cpu2.num_store_insts                         0                       # Number of store instructions
system.cpu2.num_idle_cycles                         0                       # Number of idle cycles
system.cpu2.num_busy_cycles                         0                       # Number of busy cycles
system.cpu2.not_idle_fraction                       0                       # Percentage of non-idle cycles
system.cpu2.idle_fraction                           1                       # Percentage of idle cycles
system.cpu2.op_class::No_OpClass                    0                       # Class of executed instruction
system.cpu2.op_class::IntAlu                        0                       # Class of executed instruction
system.cpu2.op_class::IntMult                       0                       # Class of executed instruction
system.cpu2.op_class::IntDiv                        0                       # Class of executed instruction
system.cpu2.op_class::FloatAdd                      0                       # Class of executed instruction
system.cpu2.op_class::FloatCmp                      0                       # Class of executed instruction
system.cpu2.op_class::FloatCvt                      0                       # Class of executed instruction
system.cpu2.op_class::FloatMult                     0                       # Class of executed instruction
system.cpu2.op_class::FloatDiv                      0                       # Class of executed instruction
system.cpu2.op_class::FloatSqrt                     0                       # Class of executed instruction
system.cpu2.op_class::SimdAdd                       0                       # Class of executed instruction
system.cpu2.op_class::SimdAddAcc                    0                       # Class of executed instruction
system.cpu2.op_class::SimdAlu                       0                       # Class of executed instruction
system.cpu2.op_class::SimdCmp                       0                       # Class of executed instruction
system.cpu2.op_class::SimdCvt                       0                       # Class of executed instruction
system.cpu2.op_class::SimdMisc                      0                       # Class of executed instruction
system.cpu2.op_class::SimdMult                      0                       # Class of executed instruction
system.cpu2.op_class::SimdMultAcc                   0                       # Class of executed instruction
system.cpu2.op_class::SimdShift                     0                       # Class of executed instruction
system.cpu2.op_class::SimdShiftAcc                  0                       # Class of executed instruction
system.cpu2.op_class::SimdSqrt                      0                       # Class of executed instruction
system.cpu2.op_class::SimdFloatAdd                  0                       # Class of executed instruction
system.cpu2.op_class::SimdFloatAlu                  0                       # Class of executed instruction
system.cpu2.op_class::SimdFloatCmp                  0                       # Class of executed instruction
system.cpu2.op_class::SimdFloatCvt                  0                       # Class of executed instruction
system.cpu2.op_class::SimdFloatDiv                  0                       # Class of executed instruction
system.cpu2.op_class::SimdFloatMisc                 0                       # Class of executed instruction
system.cpu2.op_class::SimdFloatMult                 0                       # Class of executed instruction
system.cpu2.op_class::SimdFloatMultAcc              0                       # Class of executed instruction
system.cpu2.op_class::SimdFloatSqrt                 0                       # Class of executed instruction
system.cpu2.op_class::MemRead                       0                       # Class of executed instruction
system.cpu2.op_class::MemWrite                      0                       # Class of executed instruction
system.cpu2.op_class::IprAccess                     0                       # Class of executed instruction
system.cpu2.op_class::InstPrefetch                  0                       # Class of executed instruction
system.cpu2.op_class::total                         0                       # Class of executed instruction
system.cpu2.dcache.tags.replacements                0                       # number of replacements
system.cpu2.dcache.tags.tagsinuse          228.343098                       # Cycle average of tags in use
system.cpu2.dcache.tags.total_refs                  0                       # Total number of references to valid blocks.
system.cpu2.dcache.tags.sampled_refs                0                       # Sample count of references to valid blocks.
system.cpu2.dcache.tags.avg_refs                  nan                       # Average number of references to valid blocks.
system.cpu2.dcache.tags.warmup_cycle                0                       # Cycle when the warmup percentage was hit.
system.cpu2.dcache.tags.occ_blocks::cpu2.data   227.765750                       # Average occupied blocks per requestor
system.cpu2.dcache.tags.occ_blocks::switch_cpus2.data     0.577348                       # Average occupied blocks per requestor
system.cpu2.dcache.tags.occ_percent::cpu2.data     0.444855                       # Average percentage of cache occupancy
system.cpu2.dcache.tags.occ_percent::switch_cpus2.data     0.001128                       # Average percentage of cache occupancy
system.cpu2.dcache.tags.occ_percent::total     0.445983                       # Average percentage of cache occupancy
system.cpu2.dcache.tags.occ_task_id_blocks::1024          146                       # Occupied blocks per task id
system.cpu2.dcache.tags.age_task_id_blocks_1024::2          146                       # Occupied blocks per task id
system.cpu2.dcache.tags.occ_task_id_percent::1024     0.285156                       # Percentage of cache occupancy per task id
system.cpu2.dcache.tags.tag_accesses              284                       # Number of tag accesses
system.cpu2.dcache.tags.data_accesses             284                       # Number of data accesses
system.cpu2.dcache.ReadReq_hits::switch_cpus2.data           75                       # number of ReadReq hits
system.cpu2.dcache.ReadReq_hits::total             75                       # number of ReadReq hits
system.cpu2.dcache.WriteReq_hits::switch_cpus2.data           54                       # number of WriteReq hits
system.cpu2.dcache.WriteReq_hits::total            54                       # number of WriteReq hits
system.cpu2.dcache.LoadLockedReq_hits::switch_cpus2.data            3                       # number of LoadLockedReq hits
system.cpu2.dcache.LoadLockedReq_hits::total            3                       # number of LoadLockedReq hits
system.cpu2.dcache.StoreCondReq_hits::switch_cpus2.data            2                       # number of StoreCondReq hits
system.cpu2.dcache.StoreCondReq_hits::total            2                       # number of StoreCondReq hits
system.cpu2.dcache.demand_hits::switch_cpus2.data          129                       # number of demand (read+write) hits
system.cpu2.dcache.demand_hits::total             129                       # number of demand (read+write) hits
system.cpu2.dcache.overall_hits::switch_cpus2.data          129                       # number of overall hits
system.cpu2.dcache.overall_hits::total            129                       # number of overall hits
system.cpu2.dcache.ReadReq_misses::switch_cpus2.data            3                       # number of ReadReq misses
system.cpu2.dcache.ReadReq_misses::total            3                       # number of ReadReq misses
system.cpu2.dcache.LoadLockedReq_misses::switch_cpus2.data            1                       # number of LoadLockedReq misses
system.cpu2.dcache.LoadLockedReq_misses::total            1                       # number of LoadLockedReq misses
system.cpu2.dcache.StoreCondReq_misses::switch_cpus2.data            2                       # number of StoreCondReq misses
system.cpu2.dcache.StoreCondReq_misses::total            2                       # number of StoreCondReq misses
system.cpu2.dcache.demand_misses::switch_cpus2.data            3                       # number of demand (read+write) misses
system.cpu2.dcache.demand_misses::total             3                       # number of demand (read+write) misses
system.cpu2.dcache.overall_misses::switch_cpus2.data            3                       # number of overall misses
system.cpu2.dcache.overall_misses::total            3                       # number of overall misses
system.cpu2.dcache.ReadReq_accesses::switch_cpus2.data           78                       # number of ReadReq accesses(hits+misses)
system.cpu2.dcache.ReadReq_accesses::total           78                       # number of ReadReq accesses(hits+misses)
system.cpu2.dcache.WriteReq_accesses::switch_cpus2.data           54                       # number of WriteReq accesses(hits+misses)
system.cpu2.dcache.WriteReq_accesses::total           54                       # number of WriteReq accesses(hits+misses)
system.cpu2.dcache.LoadLockedReq_accesses::switch_cpus2.data            4                       # number of LoadLockedReq accesses(hits+misses)
system.cpu2.dcache.LoadLockedReq_accesses::total            4                       # number of LoadLockedReq accesses(hits+misses)
system.cpu2.dcache.StoreCondReq_accesses::switch_cpus2.data            4                       # number of StoreCondReq accesses(hits+misses)
system.cpu2.dcache.StoreCondReq_accesses::total            4                       # number of StoreCondReq accesses(hits+misses)
system.cpu2.dcache.demand_accesses::switch_cpus2.data          132                       # number of demand (read+write) accesses
system.cpu2.dcache.demand_accesses::total          132                       # number of demand (read+write) accesses
system.cpu2.dcache.overall_accesses::switch_cpus2.data          132                       # number of overall (read+write) accesses
system.cpu2.dcache.overall_accesses::total          132                       # number of overall (read+write) accesses
system.cpu2.dcache.ReadReq_miss_rate::switch_cpus2.data     0.038462                       # miss rate for ReadReq accesses
system.cpu2.dcache.ReadReq_miss_rate::total     0.038462                       # miss rate for ReadReq accesses
system.cpu2.dcache.LoadLockedReq_miss_rate::switch_cpus2.data     0.250000                       # miss rate for LoadLockedReq accesses
system.cpu2.dcache.LoadLockedReq_miss_rate::total     0.250000                       # miss rate for LoadLockedReq accesses
system.cpu2.dcache.StoreCondReq_miss_rate::switch_cpus2.data     0.500000                       # miss rate for StoreCondReq accesses
system.cpu2.dcache.StoreCondReq_miss_rate::total     0.500000                       # miss rate for StoreCondReq accesses
system.cpu2.dcache.demand_miss_rate::switch_cpus2.data     0.022727                       # miss rate for demand accesses
system.cpu2.dcache.demand_miss_rate::total     0.022727                       # miss rate for demand accesses
system.cpu2.dcache.overall_miss_rate::switch_cpus2.data     0.022727                       # miss rate for overall accesses
system.cpu2.dcache.overall_miss_rate::total     0.022727                       # miss rate for overall accesses
system.cpu2.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu2.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu2.dcache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu2.dcache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu2.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu2.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu2.dcache.fast_writes                      0                       # number of fast writes performed
system.cpu2.dcache.cache_copies                     0                       # number of cache copies performed
system.cpu2.dcache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu2.icache.tags.replacements                0                       # number of replacements
system.cpu2.icache.tags.tagsinuse                 512                       # Cycle average of tags in use
system.cpu2.icache.tags.total_refs                  0                       # Total number of references to valid blocks.
system.cpu2.icache.tags.sampled_refs                0                       # Sample count of references to valid blocks.
system.cpu2.icache.tags.avg_refs                  nan                       # Average number of references to valid blocks.
system.cpu2.icache.tags.warmup_cycle                0                       # Cycle when the warmup percentage was hit.
system.cpu2.icache.tags.occ_blocks::cpu2.inst          512                       # Average occupied blocks per requestor
system.cpu2.icache.tags.occ_percent::cpu2.inst            1                       # Average percentage of cache occupancy
system.cpu2.icache.tags.occ_percent::total            1                       # Average percentage of cache occupancy
system.cpu2.icache.tags.occ_task_id_blocks::1024          512                       # Occupied blocks per task id
system.cpu2.icache.tags.age_task_id_blocks_1024::2          512                       # Occupied blocks per task id
system.cpu2.icache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu2.icache.tags.tag_accesses              740                       # Number of tag accesses
system.cpu2.icache.tags.data_accesses             740                       # Number of data accesses
system.cpu2.icache.ReadReq_hits::switch_cpus2.inst          370                       # number of ReadReq hits
system.cpu2.icache.ReadReq_hits::total            370                       # number of ReadReq hits
system.cpu2.icache.demand_hits::switch_cpus2.inst          370                       # number of demand (read+write) hits
system.cpu2.icache.demand_hits::total             370                       # number of demand (read+write) hits
system.cpu2.icache.overall_hits::switch_cpus2.inst          370                       # number of overall hits
system.cpu2.icache.overall_hits::total            370                       # number of overall hits
system.cpu2.icache.ReadReq_accesses::switch_cpus2.inst          370                       # number of ReadReq accesses(hits+misses)
system.cpu2.icache.ReadReq_accesses::total          370                       # number of ReadReq accesses(hits+misses)
system.cpu2.icache.demand_accesses::switch_cpus2.inst          370                       # number of demand (read+write) accesses
system.cpu2.icache.demand_accesses::total          370                       # number of demand (read+write) accesses
system.cpu2.icache.overall_accesses::switch_cpus2.inst          370                       # number of overall (read+write) accesses
system.cpu2.icache.overall_accesses::total          370                       # number of overall (read+write) accesses
system.cpu2.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu2.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu2.icache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu2.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu2.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu2.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu2.icache.fast_writes                      0                       # number of fast writes performed
system.cpu2.icache.cache_copies                     0                       # number of cache copies performed
system.cpu2.icache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu3.dtb.fetch_hits                          0                       # ITB hits
system.cpu3.dtb.fetch_misses                        0                       # ITB misses
system.cpu3.dtb.fetch_acv                           0                       # ITB acv
system.cpu3.dtb.fetch_accesses                      0                       # ITB accesses
system.cpu3.dtb.read_hits                           0                       # DTB read hits
system.cpu3.dtb.read_misses                         0                       # DTB read misses
system.cpu3.dtb.read_acv                            0                       # DTB read access violations
system.cpu3.dtb.read_accesses                       0                       # DTB read accesses
system.cpu3.dtb.write_hits                          0                       # DTB write hits
system.cpu3.dtb.write_misses                        0                       # DTB write misses
system.cpu3.dtb.write_acv                           0                       # DTB write access violations
system.cpu3.dtb.write_accesses                      0                       # DTB write accesses
system.cpu3.dtb.data_hits                           0                       # DTB hits
system.cpu3.dtb.data_misses                         0                       # DTB misses
system.cpu3.dtb.data_acv                            0                       # DTB access violations
system.cpu3.dtb.data_accesses                       0                       # DTB accesses
system.cpu3.itb.fetch_hits                          0                       # ITB hits
system.cpu3.itb.fetch_misses                        0                       # ITB misses
system.cpu3.itb.fetch_acv                           0                       # ITB acv
system.cpu3.itb.fetch_accesses                      0                       # ITB accesses
system.cpu3.itb.read_hits                           0                       # DTB read hits
system.cpu3.itb.read_misses                         0                       # DTB read misses
system.cpu3.itb.read_acv                            0                       # DTB read access violations
system.cpu3.itb.read_accesses                       0                       # DTB read accesses
system.cpu3.itb.write_hits                          0                       # DTB write hits
system.cpu3.itb.write_misses                        0                       # DTB write misses
system.cpu3.itb.write_acv                           0                       # DTB write access violations
system.cpu3.itb.write_accesses                      0                       # DTB write accesses
system.cpu3.itb.data_hits                           0                       # DTB hits
system.cpu3.itb.data_misses                         0                       # DTB misses
system.cpu3.itb.data_acv                            0                       # DTB access violations
system.cpu3.itb.data_accesses                       0                       # DTB accesses
system.cpu3.numCycles                               0                       # number of cpu cycles simulated
system.cpu3.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu3.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu3.kern.inst.arm                           0                       # number of arm instructions executed
system.cpu3.kern.inst.quiesce                       1                       # number of quiesce instructions executed
system.cpu3.kern.inst.hwrei                         2                       # number of hwrei instructions executed
system.cpu3.kern.ipl_count::0                       1     50.00%     50.00% # number of times we switched to this ipl
system.cpu3.kern.ipl_count::30                      1     50.00%    100.00% # number of times we switched to this ipl
system.cpu3.kern.ipl_count::total                   2                       # number of times we switched to this ipl
system.cpu3.kern.ipl_good::0                        1     50.00%     50.00% # number of times we switched to this ipl from a different ipl
system.cpu3.kern.ipl_good::30                       1     50.00%    100.00% # number of times we switched to this ipl from a different ipl
system.cpu3.kern.ipl_good::total                    2                       # number of times we switched to this ipl from a different ipl
system.cpu3.kern.ipl_ticks::0               357352500     99.95%     99.95% # number of cycles we spent at this ipl
system.cpu3.kern.ipl_ticks::30                 164500      0.05%    100.00% # number of cycles we spent at this ipl
system.cpu3.kern.ipl_ticks::total           357517000                       # number of cycles we spent at this ipl
system.cpu3.kern.ipl_used::0                        1                       # fraction of swpipl calls that actually changed the ipl
system.cpu3.kern.ipl_used::30                       1                       # fraction of swpipl calls that actually changed the ipl
system.cpu3.kern.ipl_used::total                    1                       # fraction of swpipl calls that actually changed the ipl
system.cpu3.kern.callpal::rti                       1    100.00%    100.00% # number of callpals executed
system.cpu3.kern.callpal::total                     1                       # number of callpals executed
system.cpu3.kern.mode_switch::kernel                1                       # number of protection mode switches
system.cpu3.kern.mode_switch::user                  0                       # number of protection mode switches
system.cpu3.kern.mode_switch::idle                  0                       # number of protection mode switches
system.cpu3.kern.mode_good::kernel                  0                      
system.cpu3.kern.mode_good::user                    0                      
system.cpu3.kern.mode_good::idle                    0                      
system.cpu3.kern.mode_switch_good::kernel            0                       # fraction of useful protection mode switches
system.cpu3.kern.mode_switch_good::user           nan                       # fraction of useful protection mode switches
system.cpu3.kern.mode_switch_good::idle           nan                       # fraction of useful protection mode switches
system.cpu3.kern.mode_switch_good::total            0                       # fraction of useful protection mode switches
system.cpu3.kern.mode_ticks::kernel                 0                       # number of ticks spent at the given mode
system.cpu3.kern.mode_ticks::user                   0                       # number of ticks spent at the given mode
system.cpu3.kern.mode_ticks::idle                   0                       # number of ticks spent at the given mode
system.cpu3.kern.swap_context                       0                       # number of times the context was actually changed
system.cpu3.committedInsts                          0                       # Number of instructions committed
system.cpu3.committedOps                            0                       # Number of ops (including micro ops) committed
system.cpu3.num_int_alu_accesses                    0                       # Number of integer alu accesses
system.cpu3.num_fp_alu_accesses                     0                       # Number of float alu accesses
system.cpu3.num_func_calls                          0                       # number of times a function call or return occured
system.cpu3.num_conditional_control_insts            0                       # number of instructions that are conditional controls
system.cpu3.num_int_insts                           0                       # number of integer instructions
system.cpu3.num_fp_insts                            0                       # number of float instructions
system.cpu3.num_int_register_reads                  0                       # number of times the integer registers were read
system.cpu3.num_int_register_writes                 0                       # number of times the integer registers were written
system.cpu3.num_fp_register_reads                   0                       # number of times the floating registers were read
system.cpu3.num_fp_register_writes                  0                       # number of times the floating registers were written
system.cpu3.num_mem_refs                            0                       # number of memory refs
system.cpu3.num_load_insts                          0                       # Number of load instructions
system.cpu3.num_store_insts                         0                       # Number of store instructions
system.cpu3.num_idle_cycles                         0                       # Number of idle cycles
system.cpu3.num_busy_cycles                         0                       # Number of busy cycles
system.cpu3.not_idle_fraction                       0                       # Percentage of non-idle cycles
system.cpu3.idle_fraction                           1                       # Percentage of idle cycles
system.cpu3.op_class::No_OpClass                    0                       # Class of executed instruction
system.cpu3.op_class::IntAlu                        0                       # Class of executed instruction
system.cpu3.op_class::IntMult                       0                       # Class of executed instruction
system.cpu3.op_class::IntDiv                        0                       # Class of executed instruction
system.cpu3.op_class::FloatAdd                      0                       # Class of executed instruction
system.cpu3.op_class::FloatCmp                      0                       # Class of executed instruction
system.cpu3.op_class::FloatCvt                      0                       # Class of executed instruction
system.cpu3.op_class::FloatMult                     0                       # Class of executed instruction
system.cpu3.op_class::FloatDiv                      0                       # Class of executed instruction
system.cpu3.op_class::FloatSqrt                     0                       # Class of executed instruction
system.cpu3.op_class::SimdAdd                       0                       # Class of executed instruction
system.cpu3.op_class::SimdAddAcc                    0                       # Class of executed instruction
system.cpu3.op_class::SimdAlu                       0                       # Class of executed instruction
system.cpu3.op_class::SimdCmp                       0                       # Class of executed instruction
system.cpu3.op_class::SimdCvt                       0                       # Class of executed instruction
system.cpu3.op_class::SimdMisc                      0                       # Class of executed instruction
system.cpu3.op_class::SimdMult                      0                       # Class of executed instruction
system.cpu3.op_class::SimdMultAcc                   0                       # Class of executed instruction
system.cpu3.op_class::SimdShift                     0                       # Class of executed instruction
system.cpu3.op_class::SimdShiftAcc                  0                       # Class of executed instruction
system.cpu3.op_class::SimdSqrt                      0                       # Class of executed instruction
system.cpu3.op_class::SimdFloatAdd                  0                       # Class of executed instruction
system.cpu3.op_class::SimdFloatAlu                  0                       # Class of executed instruction
system.cpu3.op_class::SimdFloatCmp                  0                       # Class of executed instruction
system.cpu3.op_class::SimdFloatCvt                  0                       # Class of executed instruction
system.cpu3.op_class::SimdFloatDiv                  0                       # Class of executed instruction
system.cpu3.op_class::SimdFloatMisc                 0                       # Class of executed instruction
system.cpu3.op_class::SimdFloatMult                 0                       # Class of executed instruction
system.cpu3.op_class::SimdFloatMultAcc              0                       # Class of executed instruction
system.cpu3.op_class::SimdFloatSqrt                 0                       # Class of executed instruction
system.cpu3.op_class::MemRead                       0                       # Class of executed instruction
system.cpu3.op_class::MemWrite                      0                       # Class of executed instruction
system.cpu3.op_class::IprAccess                     0                       # Class of executed instruction
system.cpu3.op_class::InstPrefetch                  0                       # Class of executed instruction
system.cpu3.op_class::total                         0                       # Class of executed instruction
system.cpu3.dcache.tags.replacements                1                       # number of replacements
system.cpu3.dcache.tags.tagsinuse          452.480627                       # Cycle average of tags in use
system.cpu3.dcache.tags.total_refs                  7                       # Total number of references to valid blocks.
system.cpu3.dcache.tags.sampled_refs                1                       # Sample count of references to valid blocks.
system.cpu3.dcache.tags.avg_refs                    7                       # Average number of references to valid blocks.
system.cpu3.dcache.tags.warmup_cycle                0                       # Cycle when the warmup percentage was hit.
system.cpu3.dcache.tags.occ_blocks::cpu3.data   451.903637                       # Average occupied blocks per requestor
system.cpu3.dcache.tags.occ_blocks::switch_cpus3.data     0.576990                       # Average occupied blocks per requestor
system.cpu3.dcache.tags.occ_percent::cpu3.data     0.882624                       # Average percentage of cache occupancy
system.cpu3.dcache.tags.occ_percent::switch_cpus3.data     0.001127                       # Average percentage of cache occupancy
system.cpu3.dcache.tags.occ_percent::total     0.883751                       # Average percentage of cache occupancy
system.cpu3.dcache.tags.occ_task_id_blocks::1024          450                       # Occupied blocks per task id
system.cpu3.dcache.tags.age_task_id_blocks_1024::2          438                       # Occupied blocks per task id
system.cpu3.dcache.tags.age_task_id_blocks_1024::3           12                       # Occupied blocks per task id
system.cpu3.dcache.tags.occ_task_id_percent::1024     0.878906                       # Percentage of cache occupancy per task id
system.cpu3.dcache.tags.tag_accesses              284                       # Number of tag accesses
system.cpu3.dcache.tags.data_accesses             284                       # Number of data accesses
system.cpu3.dcache.ReadReq_hits::switch_cpus3.data           75                       # number of ReadReq hits
system.cpu3.dcache.ReadReq_hits::total             75                       # number of ReadReq hits
system.cpu3.dcache.WriteReq_hits::switch_cpus3.data           54                       # number of WriteReq hits
system.cpu3.dcache.WriteReq_hits::total            54                       # number of WriteReq hits
system.cpu3.dcache.LoadLockedReq_hits::switch_cpus3.data            3                       # number of LoadLockedReq hits
system.cpu3.dcache.LoadLockedReq_hits::total            3                       # number of LoadLockedReq hits
system.cpu3.dcache.StoreCondReq_hits::switch_cpus3.data            2                       # number of StoreCondReq hits
system.cpu3.dcache.StoreCondReq_hits::total            2                       # number of StoreCondReq hits
system.cpu3.dcache.demand_hits::switch_cpus3.data          129                       # number of demand (read+write) hits
system.cpu3.dcache.demand_hits::total             129                       # number of demand (read+write) hits
system.cpu3.dcache.overall_hits::switch_cpus3.data          129                       # number of overall hits
system.cpu3.dcache.overall_hits::total            129                       # number of overall hits
system.cpu3.dcache.ReadReq_misses::switch_cpus3.data            3                       # number of ReadReq misses
system.cpu3.dcache.ReadReq_misses::total            3                       # number of ReadReq misses
system.cpu3.dcache.LoadLockedReq_misses::switch_cpus3.data            1                       # number of LoadLockedReq misses
system.cpu3.dcache.LoadLockedReq_misses::total            1                       # number of LoadLockedReq misses
system.cpu3.dcache.StoreCondReq_misses::switch_cpus3.data            2                       # number of StoreCondReq misses
system.cpu3.dcache.StoreCondReq_misses::total            2                       # number of StoreCondReq misses
system.cpu3.dcache.demand_misses::switch_cpus3.data            3                       # number of demand (read+write) misses
system.cpu3.dcache.demand_misses::total             3                       # number of demand (read+write) misses
system.cpu3.dcache.overall_misses::switch_cpus3.data            3                       # number of overall misses
system.cpu3.dcache.overall_misses::total            3                       # number of overall misses
system.cpu3.dcache.ReadReq_accesses::switch_cpus3.data           78                       # number of ReadReq accesses(hits+misses)
system.cpu3.dcache.ReadReq_accesses::total           78                       # number of ReadReq accesses(hits+misses)
system.cpu3.dcache.WriteReq_accesses::switch_cpus3.data           54                       # number of WriteReq accesses(hits+misses)
system.cpu3.dcache.WriteReq_accesses::total           54                       # number of WriteReq accesses(hits+misses)
system.cpu3.dcache.LoadLockedReq_accesses::switch_cpus3.data            4                       # number of LoadLockedReq accesses(hits+misses)
system.cpu3.dcache.LoadLockedReq_accesses::total            4                       # number of LoadLockedReq accesses(hits+misses)
system.cpu3.dcache.StoreCondReq_accesses::switch_cpus3.data            4                       # number of StoreCondReq accesses(hits+misses)
system.cpu3.dcache.StoreCondReq_accesses::total            4                       # number of StoreCondReq accesses(hits+misses)
system.cpu3.dcache.demand_accesses::switch_cpus3.data          132                       # number of demand (read+write) accesses
system.cpu3.dcache.demand_accesses::total          132                       # number of demand (read+write) accesses
system.cpu3.dcache.overall_accesses::switch_cpus3.data          132                       # number of overall (read+write) accesses
system.cpu3.dcache.overall_accesses::total          132                       # number of overall (read+write) accesses
system.cpu3.dcache.ReadReq_miss_rate::switch_cpus3.data     0.038462                       # miss rate for ReadReq accesses
system.cpu3.dcache.ReadReq_miss_rate::total     0.038462                       # miss rate for ReadReq accesses
system.cpu3.dcache.LoadLockedReq_miss_rate::switch_cpus3.data     0.250000                       # miss rate for LoadLockedReq accesses
system.cpu3.dcache.LoadLockedReq_miss_rate::total     0.250000                       # miss rate for LoadLockedReq accesses
system.cpu3.dcache.StoreCondReq_miss_rate::switch_cpus3.data     0.500000                       # miss rate for StoreCondReq accesses
system.cpu3.dcache.StoreCondReq_miss_rate::total     0.500000                       # miss rate for StoreCondReq accesses
system.cpu3.dcache.demand_miss_rate::switch_cpus3.data     0.022727                       # miss rate for demand accesses
system.cpu3.dcache.demand_miss_rate::total     0.022727                       # miss rate for demand accesses
system.cpu3.dcache.overall_miss_rate::switch_cpus3.data     0.022727                       # miss rate for overall accesses
system.cpu3.dcache.overall_miss_rate::total     0.022727                       # miss rate for overall accesses
system.cpu3.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu3.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu3.dcache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu3.dcache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu3.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu3.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu3.dcache.fast_writes                      0                       # number of fast writes performed
system.cpu3.dcache.cache_copies                     0                       # number of cache copies performed
system.cpu3.dcache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu3.icache.tags.replacements                0                       # number of replacements
system.cpu3.icache.tags.tagsinuse                 512                       # Cycle average of tags in use
system.cpu3.icache.tags.total_refs                  0                       # Total number of references to valid blocks.
system.cpu3.icache.tags.sampled_refs                0                       # Sample count of references to valid blocks.
system.cpu3.icache.tags.avg_refs                  nan                       # Average number of references to valid blocks.
system.cpu3.icache.tags.warmup_cycle                0                       # Cycle when the warmup percentage was hit.
system.cpu3.icache.tags.occ_blocks::cpu3.inst          512                       # Average occupied blocks per requestor
system.cpu3.icache.tags.occ_percent::cpu3.inst            1                       # Average percentage of cache occupancy
system.cpu3.icache.tags.occ_percent::total            1                       # Average percentage of cache occupancy
system.cpu3.icache.tags.occ_task_id_blocks::1024          512                       # Occupied blocks per task id
system.cpu3.icache.tags.age_task_id_blocks_1024::2          414                       # Occupied blocks per task id
system.cpu3.icache.tags.age_task_id_blocks_1024::3           98                       # Occupied blocks per task id
system.cpu3.icache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu3.icache.tags.tag_accesses              740                       # Number of tag accesses
system.cpu3.icache.tags.data_accesses             740                       # Number of data accesses
system.cpu3.icache.ReadReq_hits::switch_cpus3.inst          370                       # number of ReadReq hits
system.cpu3.icache.ReadReq_hits::total            370                       # number of ReadReq hits
system.cpu3.icache.demand_hits::switch_cpus3.inst          370                       # number of demand (read+write) hits
system.cpu3.icache.demand_hits::total             370                       # number of demand (read+write) hits
system.cpu3.icache.overall_hits::switch_cpus3.inst          370                       # number of overall hits
system.cpu3.icache.overall_hits::total            370                       # number of overall hits
system.cpu3.icache.ReadReq_accesses::switch_cpus3.inst          370                       # number of ReadReq accesses(hits+misses)
system.cpu3.icache.ReadReq_accesses::total          370                       # number of ReadReq accesses(hits+misses)
system.cpu3.icache.demand_accesses::switch_cpus3.inst          370                       # number of demand (read+write) accesses
system.cpu3.icache.demand_accesses::total          370                       # number of demand (read+write) accesses
system.cpu3.icache.overall_accesses::switch_cpus3.inst          370                       # number of overall (read+write) accesses
system.cpu3.icache.overall_accesses::total          370                       # number of overall (read+write) accesses
system.cpu3.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu3.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu3.icache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu3.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu3.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu3.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu3.icache.fast_writes                      0                       # number of fast writes performed
system.cpu3.icache.cache_copies                     0                       # number of cache copies performed
system.cpu3.icache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu4.dtb.fetch_hits                          0                       # ITB hits
system.cpu4.dtb.fetch_misses                        0                       # ITB misses
system.cpu4.dtb.fetch_acv                           0                       # ITB acv
system.cpu4.dtb.fetch_accesses                      0                       # ITB accesses
system.cpu4.dtb.read_hits                           0                       # DTB read hits
system.cpu4.dtb.read_misses                         0                       # DTB read misses
system.cpu4.dtb.read_acv                            0                       # DTB read access violations
system.cpu4.dtb.read_accesses                       0                       # DTB read accesses
system.cpu4.dtb.write_hits                          0                       # DTB write hits
system.cpu4.dtb.write_misses                        0                       # DTB write misses
system.cpu4.dtb.write_acv                           0                       # DTB write access violations
system.cpu4.dtb.write_accesses                      0                       # DTB write accesses
system.cpu4.dtb.data_hits                           0                       # DTB hits
system.cpu4.dtb.data_misses                         0                       # DTB misses
system.cpu4.dtb.data_acv                            0                       # DTB access violations
system.cpu4.dtb.data_accesses                       0                       # DTB accesses
system.cpu4.itb.fetch_hits                          0                       # ITB hits
system.cpu4.itb.fetch_misses                        0                       # ITB misses
system.cpu4.itb.fetch_acv                           0                       # ITB acv
system.cpu4.itb.fetch_accesses                      0                       # ITB accesses
system.cpu4.itb.read_hits                           0                       # DTB read hits
system.cpu4.itb.read_misses                         0                       # DTB read misses
system.cpu4.itb.read_acv                            0                       # DTB read access violations
system.cpu4.itb.read_accesses                       0                       # DTB read accesses
system.cpu4.itb.write_hits                          0                       # DTB write hits
system.cpu4.itb.write_misses                        0                       # DTB write misses
system.cpu4.itb.write_acv                           0                       # DTB write access violations
system.cpu4.itb.write_accesses                      0                       # DTB write accesses
system.cpu4.itb.data_hits                           0                       # DTB hits
system.cpu4.itb.data_misses                         0                       # DTB misses
system.cpu4.itb.data_acv                            0                       # DTB access violations
system.cpu4.itb.data_accesses                       0                       # DTB accesses
system.cpu4.numCycles                               0                       # number of cpu cycles simulated
system.cpu4.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu4.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu4.kern.inst.arm                           0                       # number of arm instructions executed
system.cpu4.kern.inst.quiesce                       2                       # number of quiesce instructions executed
system.cpu4.kern.inst.hwrei                       570                       # number of hwrei instructions executed
system.cpu4.kern.ipl_count::0                     162     47.65%     47.65% # number of times we switched to this ipl
system.cpu4.kern.ipl_count::30                      1      0.29%     47.94% # number of times we switched to this ipl
system.cpu4.kern.ipl_count::31                    177     52.06%    100.00% # number of times we switched to this ipl
system.cpu4.kern.ipl_count::total                 340                       # number of times we switched to this ipl
system.cpu4.kern.ipl_good::0                      162     50.00%     50.00% # number of times we switched to this ipl from a different ipl
system.cpu4.kern.ipl_good::30                       1      0.31%     50.31% # number of times we switched to this ipl from a different ipl
system.cpu4.kern.ipl_good::31                     161     49.69%    100.00% # number of times we switched to this ipl from a different ipl
system.cpu4.kern.ipl_good::total                  324                       # number of times we switched to this ipl from a different ipl
system.cpu4.kern.ipl_ticks::0               139156500     91.89%     91.89% # number of cycles we spent at this ipl
system.cpu4.kern.ipl_ticks::30                 164500      0.11%     92.00% # number of cycles we spent at this ipl
system.cpu4.kern.ipl_ticks::31               12117500      8.00%    100.00% # number of cycles we spent at this ipl
system.cpu4.kern.ipl_ticks::total           151438500                       # number of cycles we spent at this ipl
system.cpu4.kern.ipl_used::0                        1                       # fraction of swpipl calls that actually changed the ipl
system.cpu4.kern.ipl_used::30                       1                       # fraction of swpipl calls that actually changed the ipl
system.cpu4.kern.ipl_used::31                0.909605                       # fraction of swpipl calls that actually changed the ipl
system.cpu4.kern.ipl_used::total             0.952941                       # fraction of swpipl calls that actually changed the ipl
system.cpu4.kern.syscall::2                         1     33.33%     33.33% # number of syscalls executed
system.cpu4.kern.syscall::3                         1     33.33%     66.67% # number of syscalls executed
system.cpu4.kern.syscall::19                        1     33.33%    100.00% # number of syscalls executed
system.cpu4.kern.syscall::total                     3                       # number of syscalls executed
system.cpu4.kern.callpal::wripir                    1      0.28%      0.28% # number of callpals executed
system.cpu4.kern.callpal::swpctx                   12      3.31%      3.58% # number of callpals executed
system.cpu4.kern.callpal::tbi                       1      0.28%      3.86% # number of callpals executed
system.cpu4.kern.callpal::swpipl                  321     88.43%     92.29% # number of callpals executed
system.cpu4.kern.callpal::rdusp                     1      0.28%     92.56% # number of callpals executed
system.cpu4.kern.callpal::rti                      18      4.96%     97.52% # number of callpals executed
system.cpu4.kern.callpal::callsys                   9      2.48%    100.00% # number of callpals executed
system.cpu4.kern.callpal::total                   363                       # number of callpals executed
system.cpu4.kern.mode_switch::kernel               31                       # number of protection mode switches
system.cpu4.kern.mode_switch::user                 17                       # number of protection mode switches
system.cpu4.kern.mode_switch::idle                  0                       # number of protection mode switches
system.cpu4.kern.mode_good::kernel                 18                      
system.cpu4.kern.mode_good::user                   17                      
system.cpu4.kern.mode_good::idle                    0                      
system.cpu4.kern.mode_switch_good::kernel     0.580645                       # fraction of useful protection mode switches
system.cpu4.kern.mode_switch_good::user             1                       # fraction of useful protection mode switches
system.cpu4.kern.mode_switch_good::idle           nan                       # fraction of useful protection mode switches
system.cpu4.kern.mode_switch_good::total     0.729167                       # fraction of useful protection mode switches
system.cpu4.kern.mode_ticks::kernel          61886000     75.48%     75.48% # number of ticks spent at the given mode
system.cpu4.kern.mode_ticks::user            20102000     24.52%    100.00% # number of ticks spent at the given mode
system.cpu4.kern.mode_ticks::idle                   0      0.00%    100.00% # number of ticks spent at the given mode
system.cpu4.kern.swap_context                      12                       # number of times the context was actually changed
system.cpu4.committedInsts                          0                       # Number of instructions committed
system.cpu4.committedOps                            0                       # Number of ops (including micro ops) committed
system.cpu4.num_int_alu_accesses                    0                       # Number of integer alu accesses
system.cpu4.num_fp_alu_accesses                     0                       # Number of float alu accesses
system.cpu4.num_func_calls                          0                       # number of times a function call or return occured
system.cpu4.num_conditional_control_insts            0                       # number of instructions that are conditional controls
system.cpu4.num_int_insts                           0                       # number of integer instructions
system.cpu4.num_fp_insts                            0                       # number of float instructions
system.cpu4.num_int_register_reads                  0                       # number of times the integer registers were read
system.cpu4.num_int_register_writes                 0                       # number of times the integer registers were written
system.cpu4.num_fp_register_reads                   0                       # number of times the floating registers were read
system.cpu4.num_fp_register_writes                  0                       # number of times the floating registers were written
system.cpu4.num_mem_refs                            0                       # number of memory refs
system.cpu4.num_load_insts                          0                       # Number of load instructions
system.cpu4.num_store_insts                         0                       # Number of store instructions
system.cpu4.num_idle_cycles                         0                       # Number of idle cycles
system.cpu4.num_busy_cycles                         0                       # Number of busy cycles
system.cpu4.not_idle_fraction                       1                       # Percentage of non-idle cycles
system.cpu4.idle_fraction                           0                       # Percentage of idle cycles
system.cpu4.op_class::No_OpClass                    0                       # Class of executed instruction
system.cpu4.op_class::IntAlu                        0                       # Class of executed instruction
system.cpu4.op_class::IntMult                       0                       # Class of executed instruction
system.cpu4.op_class::IntDiv                        0                       # Class of executed instruction
system.cpu4.op_class::FloatAdd                      0                       # Class of executed instruction
system.cpu4.op_class::FloatCmp                      0                       # Class of executed instruction
system.cpu4.op_class::FloatCvt                      0                       # Class of executed instruction
system.cpu4.op_class::FloatMult                     0                       # Class of executed instruction
system.cpu4.op_class::FloatDiv                      0                       # Class of executed instruction
system.cpu4.op_class::FloatSqrt                     0                       # Class of executed instruction
system.cpu4.op_class::SimdAdd                       0                       # Class of executed instruction
system.cpu4.op_class::SimdAddAcc                    0                       # Class of executed instruction
system.cpu4.op_class::SimdAlu                       0                       # Class of executed instruction
system.cpu4.op_class::SimdCmp                       0                       # Class of executed instruction
system.cpu4.op_class::SimdCvt                       0                       # Class of executed instruction
system.cpu4.op_class::SimdMisc                      0                       # Class of executed instruction
system.cpu4.op_class::SimdMult                      0                       # Class of executed instruction
system.cpu4.op_class::SimdMultAcc                   0                       # Class of executed instruction
system.cpu4.op_class::SimdShift                     0                       # Class of executed instruction
system.cpu4.op_class::SimdShiftAcc                  0                       # Class of executed instruction
system.cpu4.op_class::SimdSqrt                      0                       # Class of executed instruction
system.cpu4.op_class::SimdFloatAdd                  0                       # Class of executed instruction
system.cpu4.op_class::SimdFloatAlu                  0                       # Class of executed instruction
system.cpu4.op_class::SimdFloatCmp                  0                       # Class of executed instruction
system.cpu4.op_class::SimdFloatCvt                  0                       # Class of executed instruction
system.cpu4.op_class::SimdFloatDiv                  0                       # Class of executed instruction
system.cpu4.op_class::SimdFloatMisc                 0                       # Class of executed instruction
system.cpu4.op_class::SimdFloatMult                 0                       # Class of executed instruction
system.cpu4.op_class::SimdFloatMultAcc              0                       # Class of executed instruction
system.cpu4.op_class::SimdFloatSqrt                 0                       # Class of executed instruction
system.cpu4.op_class::MemRead                       0                       # Class of executed instruction
system.cpu4.op_class::MemWrite                      0                       # Class of executed instruction
system.cpu4.op_class::IprAccess                     0                       # Class of executed instruction
system.cpu4.op_class::InstPrefetch                  0                       # Class of executed instruction
system.cpu4.op_class::total                         0                       # Class of executed instruction
system.cpu4.dcache.tags.replacements             4883                       # number of replacements
system.cpu4.dcache.tags.tagsinuse          462.526501                       # Cycle average of tags in use
system.cpu4.dcache.tags.total_refs              69534                       # Total number of references to valid blocks.
system.cpu4.dcache.tags.sampled_refs             4883                       # Sample count of references to valid blocks.
system.cpu4.dcache.tags.avg_refs            14.240016                       # Average number of references to valid blocks.
system.cpu4.dcache.tags.warmup_cycle                0                       # Cycle when the warmup percentage was hit.
system.cpu4.dcache.tags.occ_blocks::cpu4.data    25.680568                       # Average occupied blocks per requestor
system.cpu4.dcache.tags.occ_blocks::switch_cpus4.data   436.845933                       # Average occupied blocks per requestor
system.cpu4.dcache.tags.occ_percent::cpu4.data     0.050157                       # Average percentage of cache occupancy
system.cpu4.dcache.tags.occ_percent::switch_cpus4.data     0.853215                       # Average percentage of cache occupancy
system.cpu4.dcache.tags.occ_percent::total     0.903372                       # Average percentage of cache occupancy
system.cpu4.dcache.tags.occ_task_id_blocks::1024          407                       # Occupied blocks per task id
system.cpu4.dcache.tags.age_task_id_blocks_1024::2          407                       # Occupied blocks per task id
system.cpu4.dcache.tags.occ_task_id_percent::1024     0.794922                       # Percentage of cache occupancy per task id
system.cpu4.dcache.tags.tag_accesses           129906                       # Number of tag accesses
system.cpu4.dcache.tags.data_accesses          129906                       # Number of data accesses
system.cpu4.dcache.ReadReq_hits::switch_cpus4.data        30677                       # number of ReadReq hits
system.cpu4.dcache.ReadReq_hits::total          30677                       # number of ReadReq hits
system.cpu4.dcache.WriteReq_hits::switch_cpus4.data        25650                       # number of WriteReq hits
system.cpu4.dcache.WriteReq_hits::total         25650                       # number of WriteReq hits
system.cpu4.dcache.LoadLockedReq_hits::switch_cpus4.data          513                       # number of LoadLockedReq hits
system.cpu4.dcache.LoadLockedReq_hits::total          513                       # number of LoadLockedReq hits
system.cpu4.dcache.StoreCondReq_hits::switch_cpus4.data          594                       # number of StoreCondReq hits
system.cpu4.dcache.StoreCondReq_hits::total          594                       # number of StoreCondReq hits
system.cpu4.dcache.demand_hits::switch_cpus4.data        56327                       # number of demand (read+write) hits
system.cpu4.dcache.demand_hits::total           56327                       # number of demand (read+write) hits
system.cpu4.dcache.overall_hits::switch_cpus4.data        56327                       # number of overall hits
system.cpu4.dcache.overall_hits::total          56327                       # number of overall hits
system.cpu4.dcache.ReadReq_misses::switch_cpus4.data         2816                       # number of ReadReq misses
system.cpu4.dcache.ReadReq_misses::total         2816                       # number of ReadReq misses
system.cpu4.dcache.WriteReq_misses::switch_cpus4.data         2137                       # number of WriteReq misses
system.cpu4.dcache.WriteReq_misses::total         2137                       # number of WriteReq misses
system.cpu4.dcache.LoadLockedReq_misses::switch_cpus4.data           96                       # number of LoadLockedReq misses
system.cpu4.dcache.LoadLockedReq_misses::total           96                       # number of LoadLockedReq misses
system.cpu4.dcache.StoreCondReq_misses::switch_cpus4.data           14                       # number of StoreCondReq misses
system.cpu4.dcache.StoreCondReq_misses::total           14                       # number of StoreCondReq misses
system.cpu4.dcache.demand_misses::switch_cpus4.data         4953                       # number of demand (read+write) misses
system.cpu4.dcache.demand_misses::total          4953                       # number of demand (read+write) misses
system.cpu4.dcache.overall_misses::switch_cpus4.data         4953                       # number of overall misses
system.cpu4.dcache.overall_misses::total         4953                       # number of overall misses
system.cpu4.dcache.ReadReq_accesses::switch_cpus4.data        33493                       # number of ReadReq accesses(hits+misses)
system.cpu4.dcache.ReadReq_accesses::total        33493                       # number of ReadReq accesses(hits+misses)
system.cpu4.dcache.WriteReq_accesses::switch_cpus4.data        27787                       # number of WriteReq accesses(hits+misses)
system.cpu4.dcache.WriteReq_accesses::total        27787                       # number of WriteReq accesses(hits+misses)
system.cpu4.dcache.LoadLockedReq_accesses::switch_cpus4.data          609                       # number of LoadLockedReq accesses(hits+misses)
system.cpu4.dcache.LoadLockedReq_accesses::total          609                       # number of LoadLockedReq accesses(hits+misses)
system.cpu4.dcache.StoreCondReq_accesses::switch_cpus4.data          608                       # number of StoreCondReq accesses(hits+misses)
system.cpu4.dcache.StoreCondReq_accesses::total          608                       # number of StoreCondReq accesses(hits+misses)
system.cpu4.dcache.demand_accesses::switch_cpus4.data        61280                       # number of demand (read+write) accesses
system.cpu4.dcache.demand_accesses::total        61280                       # number of demand (read+write) accesses
system.cpu4.dcache.overall_accesses::switch_cpus4.data        61280                       # number of overall (read+write) accesses
system.cpu4.dcache.overall_accesses::total        61280                       # number of overall (read+write) accesses
system.cpu4.dcache.ReadReq_miss_rate::switch_cpus4.data     0.084077                       # miss rate for ReadReq accesses
system.cpu4.dcache.ReadReq_miss_rate::total     0.084077                       # miss rate for ReadReq accesses
system.cpu4.dcache.WriteReq_miss_rate::switch_cpus4.data     0.076906                       # miss rate for WriteReq accesses
system.cpu4.dcache.WriteReq_miss_rate::total     0.076906                       # miss rate for WriteReq accesses
system.cpu4.dcache.LoadLockedReq_miss_rate::switch_cpus4.data     0.157635                       # miss rate for LoadLockedReq accesses
system.cpu4.dcache.LoadLockedReq_miss_rate::total     0.157635                       # miss rate for LoadLockedReq accesses
system.cpu4.dcache.StoreCondReq_miss_rate::switch_cpus4.data     0.023026                       # miss rate for StoreCondReq accesses
system.cpu4.dcache.StoreCondReq_miss_rate::total     0.023026                       # miss rate for StoreCondReq accesses
system.cpu4.dcache.demand_miss_rate::switch_cpus4.data     0.080826                       # miss rate for demand accesses
system.cpu4.dcache.demand_miss_rate::total     0.080826                       # miss rate for demand accesses
system.cpu4.dcache.overall_miss_rate::switch_cpus4.data     0.080826                       # miss rate for overall accesses
system.cpu4.dcache.overall_miss_rate::total     0.080826                       # miss rate for overall accesses
system.cpu4.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu4.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu4.dcache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu4.dcache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu4.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu4.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu4.dcache.fast_writes                      0                       # number of fast writes performed
system.cpu4.dcache.cache_copies                     0                       # number of cache copies performed
system.cpu4.dcache.writebacks::writebacks         2969                       # number of writebacks
system.cpu4.dcache.writebacks::total             2969                       # number of writebacks
system.cpu4.dcache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu4.icache.tags.replacements             2443                       # number of replacements
system.cpu4.icache.tags.tagsinuse                 512                       # Cycle average of tags in use
system.cpu4.icache.tags.total_refs             291026                       # Total number of references to valid blocks.
system.cpu4.icache.tags.sampled_refs             2443                       # Sample count of references to valid blocks.
system.cpu4.icache.tags.avg_refs           119.126484                       # Average number of references to valid blocks.
system.cpu4.icache.tags.warmup_cycle                0                       # Cycle when the warmup percentage was hit.
system.cpu4.icache.tags.occ_blocks::cpu4.inst    25.895773                       # Average occupied blocks per requestor
system.cpu4.icache.tags.occ_blocks::switch_cpus4.inst   486.104227                       # Average occupied blocks per requestor
system.cpu4.icache.tags.occ_percent::cpu4.inst     0.050578                       # Average percentage of cache occupancy
system.cpu4.icache.tags.occ_percent::switch_cpus4.inst     0.949422                       # Average percentage of cache occupancy
system.cpu4.icache.tags.occ_percent::total            1                       # Average percentage of cache occupancy
system.cpu4.icache.tags.occ_task_id_blocks::1024          512                       # Occupied blocks per task id
system.cpu4.icache.tags.age_task_id_blocks_1024::2          512                       # Occupied blocks per task id
system.cpu4.icache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu4.icache.tags.tag_accesses           336049                       # Number of tag accesses
system.cpu4.icache.tags.data_accesses          336049                       # Number of data accesses
system.cpu4.icache.ReadReq_hits::switch_cpus4.inst       164360                       # number of ReadReq hits
system.cpu4.icache.ReadReq_hits::total         164360                       # number of ReadReq hits
system.cpu4.icache.demand_hits::switch_cpus4.inst       164360                       # number of demand (read+write) hits
system.cpu4.icache.demand_hits::total          164360                       # number of demand (read+write) hits
system.cpu4.icache.overall_hits::switch_cpus4.inst       164360                       # number of overall hits
system.cpu4.icache.overall_hits::total         164360                       # number of overall hits
system.cpu4.icache.ReadReq_misses::switch_cpus4.inst         2443                       # number of ReadReq misses
system.cpu4.icache.ReadReq_misses::total         2443                       # number of ReadReq misses
system.cpu4.icache.demand_misses::switch_cpus4.inst         2443                       # number of demand (read+write) misses
system.cpu4.icache.demand_misses::total          2443                       # number of demand (read+write) misses
system.cpu4.icache.overall_misses::switch_cpus4.inst         2443                       # number of overall misses
system.cpu4.icache.overall_misses::total         2443                       # number of overall misses
system.cpu4.icache.ReadReq_accesses::switch_cpus4.inst       166803                       # number of ReadReq accesses(hits+misses)
system.cpu4.icache.ReadReq_accesses::total       166803                       # number of ReadReq accesses(hits+misses)
system.cpu4.icache.demand_accesses::switch_cpus4.inst       166803                       # number of demand (read+write) accesses
system.cpu4.icache.demand_accesses::total       166803                       # number of demand (read+write) accesses
system.cpu4.icache.overall_accesses::switch_cpus4.inst       166803                       # number of overall (read+write) accesses
system.cpu4.icache.overall_accesses::total       166803                       # number of overall (read+write) accesses
system.cpu4.icache.ReadReq_miss_rate::switch_cpus4.inst     0.014646                       # miss rate for ReadReq accesses
system.cpu4.icache.ReadReq_miss_rate::total     0.014646                       # miss rate for ReadReq accesses
system.cpu4.icache.demand_miss_rate::switch_cpus4.inst     0.014646                       # miss rate for demand accesses
system.cpu4.icache.demand_miss_rate::total     0.014646                       # miss rate for demand accesses
system.cpu4.icache.overall_miss_rate::switch_cpus4.inst     0.014646                       # miss rate for overall accesses
system.cpu4.icache.overall_miss_rate::total     0.014646                       # miss rate for overall accesses
system.cpu4.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu4.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu4.icache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu4.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu4.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu4.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu4.icache.fast_writes                      0                       # number of fast writes performed
system.cpu4.icache.cache_copies                     0                       # number of cache copies performed
system.cpu4.icache.writebacks::writebacks         2443                       # number of writebacks
system.cpu4.icache.writebacks::total             2443                       # number of writebacks
system.cpu4.icache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu5.dtb.fetch_hits                          0                       # ITB hits
system.cpu5.dtb.fetch_misses                        0                       # ITB misses
system.cpu5.dtb.fetch_acv                           0                       # ITB acv
system.cpu5.dtb.fetch_accesses                      0                       # ITB accesses
system.cpu5.dtb.read_hits                           0                       # DTB read hits
system.cpu5.dtb.read_misses                         0                       # DTB read misses
system.cpu5.dtb.read_acv                            0                       # DTB read access violations
system.cpu5.dtb.read_accesses                       0                       # DTB read accesses
system.cpu5.dtb.write_hits                          0                       # DTB write hits
system.cpu5.dtb.write_misses                        0                       # DTB write misses
system.cpu5.dtb.write_acv                           0                       # DTB write access violations
system.cpu5.dtb.write_accesses                      0                       # DTB write accesses
system.cpu5.dtb.data_hits                           0                       # DTB hits
system.cpu5.dtb.data_misses                         0                       # DTB misses
system.cpu5.dtb.data_acv                            0                       # DTB access violations
system.cpu5.dtb.data_accesses                       0                       # DTB accesses
system.cpu5.itb.fetch_hits                          0                       # ITB hits
system.cpu5.itb.fetch_misses                        0                       # ITB misses
system.cpu5.itb.fetch_acv                           0                       # ITB acv
system.cpu5.itb.fetch_accesses                      0                       # ITB accesses
system.cpu5.itb.read_hits                           0                       # DTB read hits
system.cpu5.itb.read_misses                         0                       # DTB read misses
system.cpu5.itb.read_acv                            0                       # DTB read access violations
system.cpu5.itb.read_accesses                       0                       # DTB read accesses
system.cpu5.itb.write_hits                          0                       # DTB write hits
system.cpu5.itb.write_misses                        0                       # DTB write misses
system.cpu5.itb.write_acv                           0                       # DTB write access violations
system.cpu5.itb.write_accesses                      0                       # DTB write accesses
system.cpu5.itb.data_hits                           0                       # DTB hits
system.cpu5.itb.data_misses                         0                       # DTB misses
system.cpu5.itb.data_acv                            0                       # DTB access violations
system.cpu5.itb.data_accesses                       0                       # DTB accesses
system.cpu5.numCycles                               0                       # number of cpu cycles simulated
system.cpu5.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu5.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu5.kern.inst.arm                           0                       # number of arm instructions executed
system.cpu5.kern.inst.quiesce                       2                       # number of quiesce instructions executed
system.cpu5.kern.inst.hwrei                       786                       # number of hwrei instructions executed
system.cpu5.kern.ipl_count::0                      94     47.00%     47.00% # number of times we switched to this ipl
system.cpu5.kern.ipl_count::30                      3      1.50%     48.50% # number of times we switched to this ipl
system.cpu5.kern.ipl_count::31                    103     51.50%    100.00% # number of times we switched to this ipl
system.cpu5.kern.ipl_count::total                 200                       # number of times we switched to this ipl
system.cpu5.kern.ipl_good::0                       94     49.47%     49.47% # number of times we switched to this ipl from a different ipl
system.cpu5.kern.ipl_good::30                       3      1.58%     51.05% # number of times we switched to this ipl from a different ipl
system.cpu5.kern.ipl_good::31                      93     48.95%    100.00% # number of times we switched to this ipl from a different ipl
system.cpu5.kern.ipl_good::total                  190                       # number of times we switched to this ipl from a different ipl
system.cpu5.kern.ipl_ticks::0               351275000     98.20%     98.20% # number of cycles we spent at this ipl
system.cpu5.kern.ipl_ticks::30                 361000      0.10%     98.30% # number of cycles we spent at this ipl
system.cpu5.kern.ipl_ticks::31                6076500      1.70%    100.00% # number of cycles we spent at this ipl
system.cpu5.kern.ipl_ticks::total           357712500                       # number of cycles we spent at this ipl
system.cpu5.kern.ipl_used::0                        1                       # fraction of swpipl calls that actually changed the ipl
system.cpu5.kern.ipl_used::30                       1                       # fraction of swpipl calls that actually changed the ipl
system.cpu5.kern.ipl_used::31                0.902913                       # fraction of swpipl calls that actually changed the ipl
system.cpu5.kern.ipl_used::total             0.950000                       # fraction of swpipl calls that actually changed the ipl
system.cpu5.kern.syscall::6                         1     33.33%     33.33% # number of syscalls executed
system.cpu5.kern.syscall::48                        1     33.33%     66.67% # number of syscalls executed
system.cpu5.kern.syscall::59                        1     33.33%    100.00% # number of syscalls executed
system.cpu5.kern.syscall::total                     3                       # number of syscalls executed
system.cpu5.kern.callpal::wripir                    1      0.36%      0.36% # number of callpals executed
system.cpu5.kern.callpal::swpctx                   58     21.17%     21.53% # number of callpals executed
system.cpu5.kern.callpal::tbi                       5      1.82%     23.36% # number of callpals executed
system.cpu5.kern.callpal::swpipl                  129     47.08%     70.44% # number of callpals executed
system.cpu5.kern.callpal::rdps                      1      0.36%     70.80% # number of callpals executed
system.cpu5.kern.callpal::rti                      69     25.18%     95.99% # number of callpals executed
system.cpu5.kern.callpal::callsys                   9      3.28%     99.27% # number of callpals executed
system.cpu5.kern.callpal::imb                       2      0.73%    100.00% # number of callpals executed
system.cpu5.kern.callpal::total                   274                       # number of callpals executed
system.cpu5.kern.mode_switch::kernel              127                       # number of protection mode switches
system.cpu5.kern.mode_switch::user                 67                       # number of protection mode switches
system.cpu5.kern.mode_switch::idle                  0                       # number of protection mode switches
system.cpu5.kern.mode_good::kernel                 67                      
system.cpu5.kern.mode_good::user                   67                      
system.cpu5.kern.mode_good::idle                    0                      
system.cpu5.kern.mode_switch_good::kernel     0.527559                       # fraction of useful protection mode switches
system.cpu5.kern.mode_switch_good::user             1                       # fraction of useful protection mode switches
system.cpu5.kern.mode_switch_good::idle           nan                       # fraction of useful protection mode switches
system.cpu5.kern.mode_switch_good::total     0.690722                       # fraction of useful protection mode switches
system.cpu5.kern.mode_ticks::kernel        1896866500     99.57%     99.57% # number of ticks spent at the given mode
system.cpu5.kern.mode_ticks::user             8186500      0.43%    100.00% # number of ticks spent at the given mode
system.cpu5.kern.mode_ticks::idle                   0      0.00%    100.00% # number of ticks spent at the given mode
system.cpu5.kern.swap_context                      58                       # number of times the context was actually changed
system.cpu5.committedInsts                          0                       # Number of instructions committed
system.cpu5.committedOps                            0                       # Number of ops (including micro ops) committed
system.cpu5.num_int_alu_accesses                    0                       # Number of integer alu accesses
system.cpu5.num_fp_alu_accesses                     0                       # Number of float alu accesses
system.cpu5.num_func_calls                          0                       # number of times a function call or return occured
system.cpu5.num_conditional_control_insts            0                       # number of instructions that are conditional controls
system.cpu5.num_int_insts                           0                       # number of integer instructions
system.cpu5.num_fp_insts                            0                       # number of float instructions
system.cpu5.num_int_register_reads                  0                       # number of times the integer registers were read
system.cpu5.num_int_register_writes                 0                       # number of times the integer registers were written
system.cpu5.num_fp_register_reads                   0                       # number of times the floating registers were read
system.cpu5.num_fp_register_writes                  0                       # number of times the floating registers were written
system.cpu5.num_mem_refs                            0                       # number of memory refs
system.cpu5.num_load_insts                          0                       # Number of load instructions
system.cpu5.num_store_insts                         0                       # Number of store instructions
system.cpu5.num_idle_cycles                         0                       # Number of idle cycles
system.cpu5.num_busy_cycles                         0                       # Number of busy cycles
system.cpu5.not_idle_fraction                       0                       # Percentage of non-idle cycles
system.cpu5.idle_fraction                           1                       # Percentage of idle cycles
system.cpu5.op_class::No_OpClass                    0                       # Class of executed instruction
system.cpu5.op_class::IntAlu                        0                       # Class of executed instruction
system.cpu5.op_class::IntMult                       0                       # Class of executed instruction
system.cpu5.op_class::IntDiv                        0                       # Class of executed instruction
system.cpu5.op_class::FloatAdd                      0                       # Class of executed instruction
system.cpu5.op_class::FloatCmp                      0                       # Class of executed instruction
system.cpu5.op_class::FloatCvt                      0                       # Class of executed instruction
system.cpu5.op_class::FloatMult                     0                       # Class of executed instruction
system.cpu5.op_class::FloatDiv                      0                       # Class of executed instruction
system.cpu5.op_class::FloatSqrt                     0                       # Class of executed instruction
system.cpu5.op_class::SimdAdd                       0                       # Class of executed instruction
system.cpu5.op_class::SimdAddAcc                    0                       # Class of executed instruction
system.cpu5.op_class::SimdAlu                       0                       # Class of executed instruction
system.cpu5.op_class::SimdCmp                       0                       # Class of executed instruction
system.cpu5.op_class::SimdCvt                       0                       # Class of executed instruction
system.cpu5.op_class::SimdMisc                      0                       # Class of executed instruction
system.cpu5.op_class::SimdMult                      0                       # Class of executed instruction
system.cpu5.op_class::SimdMultAcc                   0                       # Class of executed instruction
system.cpu5.op_class::SimdShift                     0                       # Class of executed instruction
system.cpu5.op_class::SimdShiftAcc                  0                       # Class of executed instruction
system.cpu5.op_class::SimdSqrt                      0                       # Class of executed instruction
system.cpu5.op_class::SimdFloatAdd                  0                       # Class of executed instruction
system.cpu5.op_class::SimdFloatAlu                  0                       # Class of executed instruction
system.cpu5.op_class::SimdFloatCmp                  0                       # Class of executed instruction
system.cpu5.op_class::SimdFloatCvt                  0                       # Class of executed instruction
system.cpu5.op_class::SimdFloatDiv                  0                       # Class of executed instruction
system.cpu5.op_class::SimdFloatMisc                 0                       # Class of executed instruction
system.cpu5.op_class::SimdFloatMult                 0                       # Class of executed instruction
system.cpu5.op_class::SimdFloatMultAcc              0                       # Class of executed instruction
system.cpu5.op_class::SimdFloatSqrt                 0                       # Class of executed instruction
system.cpu5.op_class::MemRead                       0                       # Class of executed instruction
system.cpu5.op_class::MemWrite                      0                       # Class of executed instruction
system.cpu5.op_class::IprAccess                     0                       # Class of executed instruction
system.cpu5.op_class::InstPrefetch                  0                       # Class of executed instruction
system.cpu5.op_class::total                         0                       # Class of executed instruction
system.cpu5.dcache.tags.replacements             2059                       # number of replacements
system.cpu5.dcache.tags.tagsinuse          455.051478                       # Cycle average of tags in use
system.cpu5.dcache.tags.total_refs              26450                       # Total number of references to valid blocks.
system.cpu5.dcache.tags.sampled_refs             2059                       # Sample count of references to valid blocks.
system.cpu5.dcache.tags.avg_refs            12.846042                       # Average number of references to valid blocks.
system.cpu5.dcache.tags.warmup_cycle                0                       # Cycle when the warmup percentage was hit.
system.cpu5.dcache.tags.occ_blocks::cpu5.data    96.847552                       # Average occupied blocks per requestor
system.cpu5.dcache.tags.occ_blocks::switch_cpus5.data   358.203925                       # Average occupied blocks per requestor
system.cpu5.dcache.tags.occ_percent::cpu5.data     0.189155                       # Average percentage of cache occupancy
system.cpu5.dcache.tags.occ_percent::switch_cpus5.data     0.699617                       # Average percentage of cache occupancy
system.cpu5.dcache.tags.occ_percent::total     0.888772                       # Average percentage of cache occupancy
system.cpu5.dcache.tags.occ_task_id_blocks::1024          457                       # Occupied blocks per task id
system.cpu5.dcache.tags.age_task_id_blocks_1024::2          451                       # Occupied blocks per task id
system.cpu5.dcache.tags.age_task_id_blocks_1024::3            6                       # Occupied blocks per task id
system.cpu5.dcache.tags.occ_task_id_percent::1024     0.892578                       # Percentage of cache occupancy per task id
system.cpu5.dcache.tags.tag_accesses            79544                       # Number of tag accesses
system.cpu5.dcache.tags.data_accesses           79544                       # Number of data accesses
system.cpu5.dcache.ReadReq_hits::switch_cpus5.data        22656                       # number of ReadReq hits
system.cpu5.dcache.ReadReq_hits::total          22656                       # number of ReadReq hits
system.cpu5.dcache.WriteReq_hits::switch_cpus5.data        12736                       # number of WriteReq hits
system.cpu5.dcache.WriteReq_hits::total         12736                       # number of WriteReq hits
system.cpu5.dcache.LoadLockedReq_hits::switch_cpus5.data          434                       # number of LoadLockedReq hits
system.cpu5.dcache.LoadLockedReq_hits::total          434                       # number of LoadLockedReq hits
system.cpu5.dcache.StoreCondReq_hits::switch_cpus5.data          454                       # number of StoreCondReq hits
system.cpu5.dcache.StoreCondReq_hits::total          454                       # number of StoreCondReq hits
system.cpu5.dcache.demand_hits::switch_cpus5.data        35392                       # number of demand (read+write) hits
system.cpu5.dcache.demand_hits::total           35392                       # number of demand (read+write) hits
system.cpu5.dcache.overall_hits::switch_cpus5.data        35392                       # number of overall hits
system.cpu5.dcache.overall_hits::total          35392                       # number of overall hits
system.cpu5.dcache.ReadReq_misses::switch_cpus5.data         1643                       # number of ReadReq misses
system.cpu5.dcache.ReadReq_misses::total         1643                       # number of ReadReq misses
system.cpu5.dcache.WriteReq_misses::switch_cpus5.data          646                       # number of WriteReq misses
system.cpu5.dcache.WriteReq_misses::total          646                       # number of WriteReq misses
system.cpu5.dcache.LoadLockedReq_misses::switch_cpus5.data           39                       # number of LoadLockedReq misses
system.cpu5.dcache.LoadLockedReq_misses::total           39                       # number of LoadLockedReq misses
system.cpu5.dcache.StoreCondReq_misses::switch_cpus5.data           18                       # number of StoreCondReq misses
system.cpu5.dcache.StoreCondReq_misses::total           18                       # number of StoreCondReq misses
system.cpu5.dcache.demand_misses::switch_cpus5.data         2289                       # number of demand (read+write) misses
system.cpu5.dcache.demand_misses::total          2289                       # number of demand (read+write) misses
system.cpu5.dcache.overall_misses::switch_cpus5.data         2289                       # number of overall misses
system.cpu5.dcache.overall_misses::total         2289                       # number of overall misses
system.cpu5.dcache.ReadReq_accesses::switch_cpus5.data        24299                       # number of ReadReq accesses(hits+misses)
system.cpu5.dcache.ReadReq_accesses::total        24299                       # number of ReadReq accesses(hits+misses)
system.cpu5.dcache.WriteReq_accesses::switch_cpus5.data        13382                       # number of WriteReq accesses(hits+misses)
system.cpu5.dcache.WriteReq_accesses::total        13382                       # number of WriteReq accesses(hits+misses)
system.cpu5.dcache.LoadLockedReq_accesses::switch_cpus5.data          473                       # number of LoadLockedReq accesses(hits+misses)
system.cpu5.dcache.LoadLockedReq_accesses::total          473                       # number of LoadLockedReq accesses(hits+misses)
system.cpu5.dcache.StoreCondReq_accesses::switch_cpus5.data          472                       # number of StoreCondReq accesses(hits+misses)
system.cpu5.dcache.StoreCondReq_accesses::total          472                       # number of StoreCondReq accesses(hits+misses)
system.cpu5.dcache.demand_accesses::switch_cpus5.data        37681                       # number of demand (read+write) accesses
system.cpu5.dcache.demand_accesses::total        37681                       # number of demand (read+write) accesses
system.cpu5.dcache.overall_accesses::switch_cpus5.data        37681                       # number of overall (read+write) accesses
system.cpu5.dcache.overall_accesses::total        37681                       # number of overall (read+write) accesses
system.cpu5.dcache.ReadReq_miss_rate::switch_cpus5.data     0.067616                       # miss rate for ReadReq accesses
system.cpu5.dcache.ReadReq_miss_rate::total     0.067616                       # miss rate for ReadReq accesses
system.cpu5.dcache.WriteReq_miss_rate::switch_cpus5.data     0.048274                       # miss rate for WriteReq accesses
system.cpu5.dcache.WriteReq_miss_rate::total     0.048274                       # miss rate for WriteReq accesses
system.cpu5.dcache.LoadLockedReq_miss_rate::switch_cpus5.data     0.082452                       # miss rate for LoadLockedReq accesses
system.cpu5.dcache.LoadLockedReq_miss_rate::total     0.082452                       # miss rate for LoadLockedReq accesses
system.cpu5.dcache.StoreCondReq_miss_rate::switch_cpus5.data     0.038136                       # miss rate for StoreCondReq accesses
system.cpu5.dcache.StoreCondReq_miss_rate::total     0.038136                       # miss rate for StoreCondReq accesses
system.cpu5.dcache.demand_miss_rate::switch_cpus5.data     0.060747                       # miss rate for demand accesses
system.cpu5.dcache.demand_miss_rate::total     0.060747                       # miss rate for demand accesses
system.cpu5.dcache.overall_miss_rate::switch_cpus5.data     0.060747                       # miss rate for overall accesses
system.cpu5.dcache.overall_miss_rate::total     0.060747                       # miss rate for overall accesses
system.cpu5.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu5.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu5.dcache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu5.dcache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu5.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu5.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu5.dcache.fast_writes                      0                       # number of fast writes performed
system.cpu5.dcache.cache_copies                     0                       # number of cache copies performed
system.cpu5.dcache.writebacks::writebacks         1053                       # number of writebacks
system.cpu5.dcache.writebacks::total             1053                       # number of writebacks
system.cpu5.dcache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu5.icache.tags.replacements             1247                       # number of replacements
system.cpu5.icache.tags.tagsinuse                 512                       # Cycle average of tags in use
system.cpu5.icache.tags.total_refs             104499                       # Total number of references to valid blocks.
system.cpu5.icache.tags.sampled_refs             1247                       # Sample count of references to valid blocks.
system.cpu5.icache.tags.avg_refs            83.800321                       # Average number of references to valid blocks.
system.cpu5.icache.tags.warmup_cycle                0                       # Cycle when the warmup percentage was hit.
system.cpu5.icache.tags.occ_blocks::cpu5.inst   196.967583                       # Average occupied blocks per requestor
system.cpu5.icache.tags.occ_blocks::switch_cpus5.inst   315.032417                       # Average occupied blocks per requestor
system.cpu5.icache.tags.occ_percent::cpu5.inst     0.384702                       # Average percentage of cache occupancy
system.cpu5.icache.tags.occ_percent::switch_cpus5.inst     0.615298                       # Average percentage of cache occupancy
system.cpu5.icache.tags.occ_percent::total            1                       # Average percentage of cache occupancy
system.cpu5.icache.tags.occ_task_id_blocks::1024          512                       # Occupied blocks per task id
system.cpu5.icache.tags.age_task_id_blocks_1024::2          419                       # Occupied blocks per task id
system.cpu5.icache.tags.age_task_id_blocks_1024::3           89                       # Occupied blocks per task id
system.cpu5.icache.tags.age_task_id_blocks_1024::4            4                       # Occupied blocks per task id
system.cpu5.icache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu5.icache.tags.tag_accesses           277363                       # Number of tag accesses
system.cpu5.icache.tags.data_accesses          277363                       # Number of data accesses
system.cpu5.icache.ReadReq_hits::switch_cpus5.inst       136811                       # number of ReadReq hits
system.cpu5.icache.ReadReq_hits::total         136811                       # number of ReadReq hits
system.cpu5.icache.demand_hits::switch_cpus5.inst       136811                       # number of demand (read+write) hits
system.cpu5.icache.demand_hits::total          136811                       # number of demand (read+write) hits
system.cpu5.icache.overall_hits::switch_cpus5.inst       136811                       # number of overall hits
system.cpu5.icache.overall_hits::total         136811                       # number of overall hits
system.cpu5.icache.ReadReq_misses::switch_cpus5.inst         1247                       # number of ReadReq misses
system.cpu5.icache.ReadReq_misses::total         1247                       # number of ReadReq misses
system.cpu5.icache.demand_misses::switch_cpus5.inst         1247                       # number of demand (read+write) misses
system.cpu5.icache.demand_misses::total          1247                       # number of demand (read+write) misses
system.cpu5.icache.overall_misses::switch_cpus5.inst         1247                       # number of overall misses
system.cpu5.icache.overall_misses::total         1247                       # number of overall misses
system.cpu5.icache.ReadReq_accesses::switch_cpus5.inst       138058                       # number of ReadReq accesses(hits+misses)
system.cpu5.icache.ReadReq_accesses::total       138058                       # number of ReadReq accesses(hits+misses)
system.cpu5.icache.demand_accesses::switch_cpus5.inst       138058                       # number of demand (read+write) accesses
system.cpu5.icache.demand_accesses::total       138058                       # number of demand (read+write) accesses
system.cpu5.icache.overall_accesses::switch_cpus5.inst       138058                       # number of overall (read+write) accesses
system.cpu5.icache.overall_accesses::total       138058                       # number of overall (read+write) accesses
system.cpu5.icache.ReadReq_miss_rate::switch_cpus5.inst     0.009032                       # miss rate for ReadReq accesses
system.cpu5.icache.ReadReq_miss_rate::total     0.009032                       # miss rate for ReadReq accesses
system.cpu5.icache.demand_miss_rate::switch_cpus5.inst     0.009032                       # miss rate for demand accesses
system.cpu5.icache.demand_miss_rate::total     0.009032                       # miss rate for demand accesses
system.cpu5.icache.overall_miss_rate::switch_cpus5.inst     0.009032                       # miss rate for overall accesses
system.cpu5.icache.overall_miss_rate::total     0.009032                       # miss rate for overall accesses
system.cpu5.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu5.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu5.icache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu5.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu5.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu5.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu5.icache.fast_writes                      0                       # number of fast writes performed
system.cpu5.icache.cache_copies                     0                       # number of cache copies performed
system.cpu5.icache.writebacks::writebacks         1247                       # number of writebacks
system.cpu5.icache.writebacks::total             1247                       # number of writebacks
system.cpu5.icache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu6.dtb.fetch_hits                          0                       # ITB hits
system.cpu6.dtb.fetch_misses                        0                       # ITB misses
system.cpu6.dtb.fetch_acv                           0                       # ITB acv
system.cpu6.dtb.fetch_accesses                      0                       # ITB accesses
system.cpu6.dtb.read_hits                           0                       # DTB read hits
system.cpu6.dtb.read_misses                         0                       # DTB read misses
system.cpu6.dtb.read_acv                            0                       # DTB read access violations
system.cpu6.dtb.read_accesses                       0                       # DTB read accesses
system.cpu6.dtb.write_hits                          0                       # DTB write hits
system.cpu6.dtb.write_misses                        0                       # DTB write misses
system.cpu6.dtb.write_acv                           0                       # DTB write access violations
system.cpu6.dtb.write_accesses                      0                       # DTB write accesses
system.cpu6.dtb.data_hits                           0                       # DTB hits
system.cpu6.dtb.data_misses                         0                       # DTB misses
system.cpu6.dtb.data_acv                            0                       # DTB access violations
system.cpu6.dtb.data_accesses                       0                       # DTB accesses
system.cpu6.itb.fetch_hits                          0                       # ITB hits
system.cpu6.itb.fetch_misses                        0                       # ITB misses
system.cpu6.itb.fetch_acv                           0                       # ITB acv
system.cpu6.itb.fetch_accesses                      0                       # ITB accesses
system.cpu6.itb.read_hits                           0                       # DTB read hits
system.cpu6.itb.read_misses                         0                       # DTB read misses
system.cpu6.itb.read_acv                            0                       # DTB read access violations
system.cpu6.itb.read_accesses                       0                       # DTB read accesses
system.cpu6.itb.write_hits                          0                       # DTB write hits
system.cpu6.itb.write_misses                        0                       # DTB write misses
system.cpu6.itb.write_acv                           0                       # DTB write access violations
system.cpu6.itb.write_accesses                      0                       # DTB write accesses
system.cpu6.itb.data_hits                           0                       # DTB hits
system.cpu6.itb.data_misses                         0                       # DTB misses
system.cpu6.itb.data_acv                            0                       # DTB access violations
system.cpu6.itb.data_accesses                       0                       # DTB accesses
system.cpu6.numCycles                               0                       # number of cpu cycles simulated
system.cpu6.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu6.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu6.kern.inst.arm                           0                       # number of arm instructions executed
system.cpu6.kern.inst.quiesce                       0                       # number of quiesce instructions executed
system.cpu6.kern.inst.hwrei                      1212                       # number of hwrei instructions executed
system.cpu6.kern.ipl_count::0                     250     50.20%     50.20% # number of times we switched to this ipl
system.cpu6.kern.ipl_count::30                      1      0.20%     50.40% # number of times we switched to this ipl
system.cpu6.kern.ipl_count::31                    247     49.60%    100.00% # number of times we switched to this ipl
system.cpu6.kern.ipl_count::total                 498                       # number of times we switched to this ipl
system.cpu6.kern.ipl_good::0                      248     50.00%     50.00% # number of times we switched to this ipl from a different ipl
system.cpu6.kern.ipl_good::30                       1      0.20%     50.20% # number of times we switched to this ipl from a different ipl
system.cpu6.kern.ipl_good::31                     247     49.80%    100.00% # number of times we switched to this ipl from a different ipl
system.cpu6.kern.ipl_good::total                  496                       # number of times we switched to this ipl from a different ipl
system.cpu6.kern.ipl_ticks::0               552435000     98.27%     98.27% # number of cycles we spent at this ipl
system.cpu6.kern.ipl_ticks::30                 112000      0.02%     98.29% # number of cycles we spent at this ipl
system.cpu6.kern.ipl_ticks::31                9622000      1.71%    100.00% # number of cycles we spent at this ipl
system.cpu6.kern.ipl_ticks::total           562169000                       # number of cycles we spent at this ipl
system.cpu6.kern.ipl_used::0                 0.992000                       # fraction of swpipl calls that actually changed the ipl
system.cpu6.kern.ipl_used::30                       1                       # fraction of swpipl calls that actually changed the ipl
system.cpu6.kern.ipl_used::31                       1                       # fraction of swpipl calls that actually changed the ipl
system.cpu6.kern.ipl_used::total             0.995984                       # fraction of swpipl calls that actually changed the ipl
system.cpu6.kern.syscall::3                         1      8.33%      8.33% # number of syscalls executed
system.cpu6.kern.syscall::6                         1      8.33%     16.67% # number of syscalls executed
system.cpu6.kern.syscall::17                        1      8.33%     25.00% # number of syscalls executed
system.cpu6.kern.syscall::33                        1      8.33%     33.33% # number of syscalls executed
system.cpu6.kern.syscall::45                        3     25.00%     58.33% # number of syscalls executed
system.cpu6.kern.syscall::71                        4     33.33%     91.67% # number of syscalls executed
system.cpu6.kern.syscall::74                        1      8.33%    100.00% # number of syscalls executed
system.cpu6.kern.syscall::total                    12                       # number of syscalls executed
system.cpu6.kern.callpal::wripir                    7      1.22%      1.22% # number of callpals executed
system.cpu6.kern.callpal::swpctx                   53      9.20%     10.42% # number of callpals executed
system.cpu6.kern.callpal::swpipl                  397     68.92%     79.34% # number of callpals executed
system.cpu6.kern.callpal::rdps                      1      0.17%     79.51% # number of callpals executed
system.cpu6.kern.callpal::wrusp                     1      0.17%     79.69% # number of callpals executed
system.cpu6.kern.callpal::rti                     100     17.36%     97.05% # number of callpals executed
system.cpu6.kern.callpal::callsys                  15      2.60%     99.65% # number of callpals executed
system.cpu6.kern.callpal::imb                       2      0.35%    100.00% # number of callpals executed
system.cpu6.kern.callpal::total                   576                       # number of callpals executed
system.cpu6.kern.mode_switch::kernel              152                       # number of protection mode switches
system.cpu6.kern.mode_switch::user                 97                       # number of protection mode switches
system.cpu6.kern.mode_switch::idle                  0                       # number of protection mode switches
system.cpu6.kern.mode_good::kernel                 96                      
system.cpu6.kern.mode_good::user                   97                      
system.cpu6.kern.mode_good::idle                    0                      
system.cpu6.kern.mode_switch_good::kernel     0.631579                       # fraction of useful protection mode switches
system.cpu6.kern.mode_switch_good::user             1                       # fraction of useful protection mode switches
system.cpu6.kern.mode_switch_good::idle           nan                       # fraction of useful protection mode switches
system.cpu6.kern.mode_switch_good::total     0.775100                       # fraction of useful protection mode switches
system.cpu6.kern.mode_ticks::kernel        1683409000     95.71%     95.71% # number of ticks spent at the given mode
system.cpu6.kern.mode_ticks::user            75503500      4.29%    100.00% # number of ticks spent at the given mode
system.cpu6.kern.mode_ticks::idle                   0      0.00%    100.00% # number of ticks spent at the given mode
system.cpu6.kern.swap_context                      53                       # number of times the context was actually changed
system.cpu6.committedInsts                          0                       # Number of instructions committed
system.cpu6.committedOps                            0                       # Number of ops (including micro ops) committed
system.cpu6.num_int_alu_accesses                    0                       # Number of integer alu accesses
system.cpu6.num_fp_alu_accesses                     0                       # Number of float alu accesses
system.cpu6.num_func_calls                          0                       # number of times a function call or return occured
system.cpu6.num_conditional_control_insts            0                       # number of instructions that are conditional controls
system.cpu6.num_int_insts                           0                       # number of integer instructions
system.cpu6.num_fp_insts                            0                       # number of float instructions
system.cpu6.num_int_register_reads                  0                       # number of times the integer registers were read
system.cpu6.num_int_register_writes                 0                       # number of times the integer registers were written
system.cpu6.num_fp_register_reads                   0                       # number of times the floating registers were read
system.cpu6.num_fp_register_writes                  0                       # number of times the floating registers were written
system.cpu6.num_mem_refs                            0                       # number of memory refs
system.cpu6.num_load_insts                          0                       # Number of load instructions
system.cpu6.num_store_insts                         0                       # Number of store instructions
system.cpu6.num_idle_cycles                         0                       # Number of idle cycles
system.cpu6.num_busy_cycles                         0                       # Number of busy cycles
system.cpu6.not_idle_fraction                       0                       # Percentage of non-idle cycles
system.cpu6.idle_fraction                           1                       # Percentage of idle cycles
system.cpu6.op_class::No_OpClass                    0                       # Class of executed instruction
system.cpu6.op_class::IntAlu                        0                       # Class of executed instruction
system.cpu6.op_class::IntMult                       0                       # Class of executed instruction
system.cpu6.op_class::IntDiv                        0                       # Class of executed instruction
system.cpu6.op_class::FloatAdd                      0                       # Class of executed instruction
system.cpu6.op_class::FloatCmp                      0                       # Class of executed instruction
system.cpu6.op_class::FloatCvt                      0                       # Class of executed instruction
system.cpu6.op_class::FloatMult                     0                       # Class of executed instruction
system.cpu6.op_class::FloatDiv                      0                       # Class of executed instruction
system.cpu6.op_class::FloatSqrt                     0                       # Class of executed instruction
system.cpu6.op_class::SimdAdd                       0                       # Class of executed instruction
system.cpu6.op_class::SimdAddAcc                    0                       # Class of executed instruction
system.cpu6.op_class::SimdAlu                       0                       # Class of executed instruction
system.cpu6.op_class::SimdCmp                       0                       # Class of executed instruction
system.cpu6.op_class::SimdCvt                       0                       # Class of executed instruction
system.cpu6.op_class::SimdMisc                      0                       # Class of executed instruction
system.cpu6.op_class::SimdMult                      0                       # Class of executed instruction
system.cpu6.op_class::SimdMultAcc                   0                       # Class of executed instruction
system.cpu6.op_class::SimdShift                     0                       # Class of executed instruction
system.cpu6.op_class::SimdShiftAcc                  0                       # Class of executed instruction
system.cpu6.op_class::SimdSqrt                      0                       # Class of executed instruction
system.cpu6.op_class::SimdFloatAdd                  0                       # Class of executed instruction
system.cpu6.op_class::SimdFloatAlu                  0                       # Class of executed instruction
system.cpu6.op_class::SimdFloatCmp                  0                       # Class of executed instruction
system.cpu6.op_class::SimdFloatCvt                  0                       # Class of executed instruction
system.cpu6.op_class::SimdFloatDiv                  0                       # Class of executed instruction
system.cpu6.op_class::SimdFloatMisc                 0                       # Class of executed instruction
system.cpu6.op_class::SimdFloatMult                 0                       # Class of executed instruction
system.cpu6.op_class::SimdFloatMultAcc              0                       # Class of executed instruction
system.cpu6.op_class::SimdFloatSqrt                 0                       # Class of executed instruction
system.cpu6.op_class::MemRead                       0                       # Class of executed instruction
system.cpu6.op_class::MemWrite                      0                       # Class of executed instruction
system.cpu6.op_class::IprAccess                     0                       # Class of executed instruction
system.cpu6.op_class::InstPrefetch                  0                       # Class of executed instruction
system.cpu6.op_class::total                         0                       # Class of executed instruction
system.cpu6.dcache.tags.replacements            12631                       # number of replacements
system.cpu6.dcache.tags.tagsinuse          424.657790                       # Cycle average of tags in use
system.cpu6.dcache.tags.total_refs             155087                       # Total number of references to valid blocks.
system.cpu6.dcache.tags.sampled_refs            12631                       # Sample count of references to valid blocks.
system.cpu6.dcache.tags.avg_refs            12.278284                       # Average number of references to valid blocks.
system.cpu6.dcache.tags.warmup_cycle                0                       # Cycle when the warmup percentage was hit.
system.cpu6.dcache.tags.occ_blocks::cpu6.data   103.454076                       # Average occupied blocks per requestor
system.cpu6.dcache.tags.occ_blocks::switch_cpus6.data   321.203714                       # Average occupied blocks per requestor
system.cpu6.dcache.tags.occ_percent::cpu6.data     0.202059                       # Average percentage of cache occupancy
system.cpu6.dcache.tags.occ_percent::switch_cpus6.data     0.627351                       # Average percentage of cache occupancy
system.cpu6.dcache.tags.occ_percent::total     0.829410                       # Average percentage of cache occupancy
system.cpu6.dcache.tags.occ_task_id_blocks::1024          512                       # Occupied blocks per task id
system.cpu6.dcache.tags.age_task_id_blocks_1024::0          462                       # Occupied blocks per task id
system.cpu6.dcache.tags.age_task_id_blocks_1024::1           48                       # Occupied blocks per task id
system.cpu6.dcache.tags.age_task_id_blocks_1024::2            2                       # Occupied blocks per task id
system.cpu6.dcache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu6.dcache.tags.tag_accesses           356313                       # Number of tag accesses
system.cpu6.dcache.tags.data_accesses          356313                       # Number of data accesses
system.cpu6.dcache.ReadReq_hits::switch_cpus6.data        76360                       # number of ReadReq hits
system.cpu6.dcache.ReadReq_hits::total          76360                       # number of ReadReq hits
system.cpu6.dcache.WriteReq_hits::switch_cpus6.data        79993                       # number of WriteReq hits
system.cpu6.dcache.WriteReq_hits::total         79993                       # number of WriteReq hits
system.cpu6.dcache.LoadLockedReq_hits::switch_cpus6.data         1141                       # number of LoadLockedReq hits
system.cpu6.dcache.LoadLockedReq_hits::total         1141                       # number of LoadLockedReq hits
system.cpu6.dcache.StoreCondReq_hits::switch_cpus6.data         1252                       # number of StoreCondReq hits
system.cpu6.dcache.StoreCondReq_hits::total         1252                       # number of StoreCondReq hits
system.cpu6.dcache.demand_hits::switch_cpus6.data       156353                       # number of demand (read+write) hits
system.cpu6.dcache.demand_hits::total          156353                       # number of demand (read+write) hits
system.cpu6.dcache.overall_hits::switch_cpus6.data       156353                       # number of overall hits
system.cpu6.dcache.overall_hits::total         156353                       # number of overall hits
system.cpu6.dcache.ReadReq_misses::switch_cpus6.data         5889                       # number of ReadReq misses
system.cpu6.dcache.ReadReq_misses::total         5889                       # number of ReadReq misses
system.cpu6.dcache.WriteReq_misses::switch_cpus6.data         6909                       # number of WriteReq misses
system.cpu6.dcache.WriteReq_misses::total         6909                       # number of WriteReq misses
system.cpu6.dcache.LoadLockedReq_misses::switch_cpus6.data          140                       # number of LoadLockedReq misses
system.cpu6.dcache.LoadLockedReq_misses::total          140                       # number of LoadLockedReq misses
system.cpu6.dcache.StoreCondReq_misses::switch_cpus6.data           23                       # number of StoreCondReq misses
system.cpu6.dcache.StoreCondReq_misses::total           23                       # number of StoreCondReq misses
system.cpu6.dcache.demand_misses::switch_cpus6.data        12798                       # number of demand (read+write) misses
system.cpu6.dcache.demand_misses::total         12798                       # number of demand (read+write) misses
system.cpu6.dcache.overall_misses::switch_cpus6.data        12798                       # number of overall misses
system.cpu6.dcache.overall_misses::total        12798                       # number of overall misses
system.cpu6.dcache.ReadReq_accesses::switch_cpus6.data        82249                       # number of ReadReq accesses(hits+misses)
system.cpu6.dcache.ReadReq_accesses::total        82249                       # number of ReadReq accesses(hits+misses)
system.cpu6.dcache.WriteReq_accesses::switch_cpus6.data        86902                       # number of WriteReq accesses(hits+misses)
system.cpu6.dcache.WriteReq_accesses::total        86902                       # number of WriteReq accesses(hits+misses)
system.cpu6.dcache.LoadLockedReq_accesses::switch_cpus6.data         1281                       # number of LoadLockedReq accesses(hits+misses)
system.cpu6.dcache.LoadLockedReq_accesses::total         1281                       # number of LoadLockedReq accesses(hits+misses)
system.cpu6.dcache.StoreCondReq_accesses::switch_cpus6.data         1275                       # number of StoreCondReq accesses(hits+misses)
system.cpu6.dcache.StoreCondReq_accesses::total         1275                       # number of StoreCondReq accesses(hits+misses)
system.cpu6.dcache.demand_accesses::switch_cpus6.data       169151                       # number of demand (read+write) accesses
system.cpu6.dcache.demand_accesses::total       169151                       # number of demand (read+write) accesses
system.cpu6.dcache.overall_accesses::switch_cpus6.data       169151                       # number of overall (read+write) accesses
system.cpu6.dcache.overall_accesses::total       169151                       # number of overall (read+write) accesses
system.cpu6.dcache.ReadReq_miss_rate::switch_cpus6.data     0.071600                       # miss rate for ReadReq accesses
system.cpu6.dcache.ReadReq_miss_rate::total     0.071600                       # miss rate for ReadReq accesses
system.cpu6.dcache.WriteReq_miss_rate::switch_cpus6.data     0.079503                       # miss rate for WriteReq accesses
system.cpu6.dcache.WriteReq_miss_rate::total     0.079503                       # miss rate for WriteReq accesses
system.cpu6.dcache.LoadLockedReq_miss_rate::switch_cpus6.data     0.109290                       # miss rate for LoadLockedReq accesses
system.cpu6.dcache.LoadLockedReq_miss_rate::total     0.109290                       # miss rate for LoadLockedReq accesses
system.cpu6.dcache.StoreCondReq_miss_rate::switch_cpus6.data     0.018039                       # miss rate for StoreCondReq accesses
system.cpu6.dcache.StoreCondReq_miss_rate::total     0.018039                       # miss rate for StoreCondReq accesses
system.cpu6.dcache.demand_miss_rate::switch_cpus6.data     0.075660                       # miss rate for demand accesses
system.cpu6.dcache.demand_miss_rate::total     0.075660                       # miss rate for demand accesses
system.cpu6.dcache.overall_miss_rate::switch_cpus6.data     0.075660                       # miss rate for overall accesses
system.cpu6.dcache.overall_miss_rate::total     0.075660                       # miss rate for overall accesses
system.cpu6.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu6.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu6.dcache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu6.dcache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu6.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu6.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu6.dcache.fast_writes                      0                       # number of fast writes performed
system.cpu6.dcache.cache_copies                     0                       # number of cache copies performed
system.cpu6.dcache.writebacks::writebacks         8363                       # number of writebacks
system.cpu6.dcache.writebacks::total             8363                       # number of writebacks
system.cpu6.dcache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu6.icache.tags.replacements             4452                       # number of replacements
system.cpu6.icache.tags.tagsinuse          511.871717                       # Cycle average of tags in use
system.cpu6.icache.tags.total_refs             317268                       # Total number of references to valid blocks.
system.cpu6.icache.tags.sampled_refs             4452                       # Sample count of references to valid blocks.
system.cpu6.icache.tags.avg_refs            71.264151                       # Average number of references to valid blocks.
system.cpu6.icache.tags.warmup_cycle                0                       # Cycle when the warmup percentage was hit.
system.cpu6.icache.tags.occ_blocks::cpu6.inst   204.668544                       # Average occupied blocks per requestor
system.cpu6.icache.tags.occ_blocks::switch_cpus6.inst   307.203173                       # Average occupied blocks per requestor
system.cpu6.icache.tags.occ_percent::cpu6.inst     0.399743                       # Average percentage of cache occupancy
system.cpu6.icache.tags.occ_percent::switch_cpus6.inst     0.600006                       # Average percentage of cache occupancy
system.cpu6.icache.tags.occ_percent::total     0.999749                       # Average percentage of cache occupancy
system.cpu6.icache.tags.occ_task_id_blocks::1024          511                       # Occupied blocks per task id
system.cpu6.icache.tags.age_task_id_blocks_1024::0           55                       # Occupied blocks per task id
system.cpu6.icache.tags.age_task_id_blocks_1024::1          132                       # Occupied blocks per task id
system.cpu6.icache.tags.age_task_id_blocks_1024::2          323                       # Occupied blocks per task id
system.cpu6.icache.tags.age_task_id_blocks_1024::3            1                       # Occupied blocks per task id
system.cpu6.icache.tags.occ_task_id_percent::1024     0.998047                       # Percentage of cache occupancy per task id
system.cpu6.icache.tags.tag_accesses           910967                       # Number of tag accesses
system.cpu6.icache.tags.data_accesses          910967                       # Number of data accesses
system.cpu6.icache.ReadReq_hits::switch_cpus6.inst       448804                       # number of ReadReq hits
system.cpu6.icache.ReadReq_hits::total         448804                       # number of ReadReq hits
system.cpu6.icache.demand_hits::switch_cpus6.inst       448804                       # number of demand (read+write) hits
system.cpu6.icache.demand_hits::total          448804                       # number of demand (read+write) hits
system.cpu6.icache.overall_hits::switch_cpus6.inst       448804                       # number of overall hits
system.cpu6.icache.overall_hits::total         448804                       # number of overall hits
system.cpu6.icache.ReadReq_misses::switch_cpus6.inst         4453                       # number of ReadReq misses
system.cpu6.icache.ReadReq_misses::total         4453                       # number of ReadReq misses
system.cpu6.icache.demand_misses::switch_cpus6.inst         4453                       # number of demand (read+write) misses
system.cpu6.icache.demand_misses::total          4453                       # number of demand (read+write) misses
system.cpu6.icache.overall_misses::switch_cpus6.inst         4453                       # number of overall misses
system.cpu6.icache.overall_misses::total         4453                       # number of overall misses
system.cpu6.icache.ReadReq_accesses::switch_cpus6.inst       453257                       # number of ReadReq accesses(hits+misses)
system.cpu6.icache.ReadReq_accesses::total       453257                       # number of ReadReq accesses(hits+misses)
system.cpu6.icache.demand_accesses::switch_cpus6.inst       453257                       # number of demand (read+write) accesses
system.cpu6.icache.demand_accesses::total       453257                       # number of demand (read+write) accesses
system.cpu6.icache.overall_accesses::switch_cpus6.inst       453257                       # number of overall (read+write) accesses
system.cpu6.icache.overall_accesses::total       453257                       # number of overall (read+write) accesses
system.cpu6.icache.ReadReq_miss_rate::switch_cpus6.inst     0.009824                       # miss rate for ReadReq accesses
system.cpu6.icache.ReadReq_miss_rate::total     0.009824                       # miss rate for ReadReq accesses
system.cpu6.icache.demand_miss_rate::switch_cpus6.inst     0.009824                       # miss rate for demand accesses
system.cpu6.icache.demand_miss_rate::total     0.009824                       # miss rate for demand accesses
system.cpu6.icache.overall_miss_rate::switch_cpus6.inst     0.009824                       # miss rate for overall accesses
system.cpu6.icache.overall_miss_rate::total     0.009824                       # miss rate for overall accesses
system.cpu6.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu6.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu6.icache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu6.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu6.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu6.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu6.icache.fast_writes                      0                       # number of fast writes performed
system.cpu6.icache.cache_copies                     0                       # number of cache copies performed
system.cpu6.icache.writebacks::writebacks         4452                       # number of writebacks
system.cpu6.icache.writebacks::total             4452                       # number of writebacks
system.cpu6.icache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu7.dtb.fetch_hits                          0                       # ITB hits
system.cpu7.dtb.fetch_misses                        0                       # ITB misses
system.cpu7.dtb.fetch_acv                           0                       # ITB acv
system.cpu7.dtb.fetch_accesses                      0                       # ITB accesses
system.cpu7.dtb.read_hits                           0                       # DTB read hits
system.cpu7.dtb.read_misses                         0                       # DTB read misses
system.cpu7.dtb.read_acv                            0                       # DTB read access violations
system.cpu7.dtb.read_accesses                       0                       # DTB read accesses
system.cpu7.dtb.write_hits                          0                       # DTB write hits
system.cpu7.dtb.write_misses                        0                       # DTB write misses
system.cpu7.dtb.write_acv                           0                       # DTB write access violations
system.cpu7.dtb.write_accesses                      0                       # DTB write accesses
system.cpu7.dtb.data_hits                           0                       # DTB hits
system.cpu7.dtb.data_misses                         0                       # DTB misses
system.cpu7.dtb.data_acv                            0                       # DTB access violations
system.cpu7.dtb.data_accesses                       0                       # DTB accesses
system.cpu7.itb.fetch_hits                          0                       # ITB hits
system.cpu7.itb.fetch_misses                        0                       # ITB misses
system.cpu7.itb.fetch_acv                           0                       # ITB acv
system.cpu7.itb.fetch_accesses                      0                       # ITB accesses
system.cpu7.itb.read_hits                           0                       # DTB read hits
system.cpu7.itb.read_misses                         0                       # DTB read misses
system.cpu7.itb.read_acv                            0                       # DTB read access violations
system.cpu7.itb.read_accesses                       0                       # DTB read accesses
system.cpu7.itb.write_hits                          0                       # DTB write hits
system.cpu7.itb.write_misses                        0                       # DTB write misses
system.cpu7.itb.write_acv                           0                       # DTB write access violations
system.cpu7.itb.write_accesses                      0                       # DTB write accesses
system.cpu7.itb.data_hits                           0                       # DTB hits
system.cpu7.itb.data_misses                         0                       # DTB misses
system.cpu7.itb.data_acv                            0                       # DTB access violations
system.cpu7.itb.data_accesses                       0                       # DTB accesses
system.cpu7.numCycles                               0                       # number of cpu cycles simulated
system.cpu7.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu7.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu7.kern.inst.arm                           0                       # number of arm instructions executed
system.cpu7.kern.inst.quiesce                       1                       # number of quiesce instructions executed
system.cpu7.kern.inst.hwrei                         2                       # number of hwrei instructions executed
system.cpu7.kern.ipl_count::0                       1     50.00%     50.00% # number of times we switched to this ipl
system.cpu7.kern.ipl_count::30                      1     50.00%    100.00% # number of times we switched to this ipl
system.cpu7.kern.ipl_count::total                   2                       # number of times we switched to this ipl
system.cpu7.kern.ipl_good::0                        1     50.00%     50.00% # number of times we switched to this ipl from a different ipl
system.cpu7.kern.ipl_good::30                       1     50.00%    100.00% # number of times we switched to this ipl from a different ipl
system.cpu7.kern.ipl_good::total                    2                       # number of times we switched to this ipl from a different ipl
system.cpu7.kern.ipl_ticks::0               357361500     99.95%     99.95% # number of cycles we spent at this ipl
system.cpu7.kern.ipl_ticks::30                 164500      0.05%    100.00% # number of cycles we spent at this ipl
system.cpu7.kern.ipl_ticks::total           357526000                       # number of cycles we spent at this ipl
system.cpu7.kern.ipl_used::0                        1                       # fraction of swpipl calls that actually changed the ipl
system.cpu7.kern.ipl_used::30                       1                       # fraction of swpipl calls that actually changed the ipl
system.cpu7.kern.ipl_used::total                    1                       # fraction of swpipl calls that actually changed the ipl
system.cpu7.kern.callpal::rti                       1    100.00%    100.00% # number of callpals executed
system.cpu7.kern.callpal::total                     1                       # number of callpals executed
system.cpu7.kern.mode_switch::kernel                1                       # number of protection mode switches
system.cpu7.kern.mode_switch::user                  0                       # number of protection mode switches
system.cpu7.kern.mode_switch::idle                  0                       # number of protection mode switches
system.cpu7.kern.mode_good::kernel                  0                      
system.cpu7.kern.mode_good::user                    0                      
system.cpu7.kern.mode_good::idle                    0                      
system.cpu7.kern.mode_switch_good::kernel            0                       # fraction of useful protection mode switches
system.cpu7.kern.mode_switch_good::user           nan                       # fraction of useful protection mode switches
system.cpu7.kern.mode_switch_good::idle           nan                       # fraction of useful protection mode switches
system.cpu7.kern.mode_switch_good::total            0                       # fraction of useful protection mode switches
system.cpu7.kern.mode_ticks::kernel                 0                       # number of ticks spent at the given mode
system.cpu7.kern.mode_ticks::user                   0                       # number of ticks spent at the given mode
system.cpu7.kern.mode_ticks::idle                   0                       # number of ticks spent at the given mode
system.cpu7.kern.swap_context                       0                       # number of times the context was actually changed
system.cpu7.committedInsts                          0                       # Number of instructions committed
system.cpu7.committedOps                            0                       # Number of ops (including micro ops) committed
system.cpu7.num_int_alu_accesses                    0                       # Number of integer alu accesses
system.cpu7.num_fp_alu_accesses                     0                       # Number of float alu accesses
system.cpu7.num_func_calls                          0                       # number of times a function call or return occured
system.cpu7.num_conditional_control_insts            0                       # number of instructions that are conditional controls
system.cpu7.num_int_insts                           0                       # number of integer instructions
system.cpu7.num_fp_insts                            0                       # number of float instructions
system.cpu7.num_int_register_reads                  0                       # number of times the integer registers were read
system.cpu7.num_int_register_writes                 0                       # number of times the integer registers were written
system.cpu7.num_fp_register_reads                   0                       # number of times the floating registers were read
system.cpu7.num_fp_register_writes                  0                       # number of times the floating registers were written
system.cpu7.num_mem_refs                            0                       # number of memory refs
system.cpu7.num_load_insts                          0                       # Number of load instructions
system.cpu7.num_store_insts                         0                       # Number of store instructions
system.cpu7.num_idle_cycles                         0                       # Number of idle cycles
system.cpu7.num_busy_cycles                         0                       # Number of busy cycles
system.cpu7.not_idle_fraction                       0                       # Percentage of non-idle cycles
system.cpu7.idle_fraction                           1                       # Percentage of idle cycles
system.cpu7.op_class::No_OpClass                    0                       # Class of executed instruction
system.cpu7.op_class::IntAlu                        0                       # Class of executed instruction
system.cpu7.op_class::IntMult                       0                       # Class of executed instruction
system.cpu7.op_class::IntDiv                        0                       # Class of executed instruction
system.cpu7.op_class::FloatAdd                      0                       # Class of executed instruction
system.cpu7.op_class::FloatCmp                      0                       # Class of executed instruction
system.cpu7.op_class::FloatCvt                      0                       # Class of executed instruction
system.cpu7.op_class::FloatMult                     0                       # Class of executed instruction
system.cpu7.op_class::FloatDiv                      0                       # Class of executed instruction
system.cpu7.op_class::FloatSqrt                     0                       # Class of executed instruction
system.cpu7.op_class::SimdAdd                       0                       # Class of executed instruction
system.cpu7.op_class::SimdAddAcc                    0                       # Class of executed instruction
system.cpu7.op_class::SimdAlu                       0                       # Class of executed instruction
system.cpu7.op_class::SimdCmp                       0                       # Class of executed instruction
system.cpu7.op_class::SimdCvt                       0                       # Class of executed instruction
system.cpu7.op_class::SimdMisc                      0                       # Class of executed instruction
system.cpu7.op_class::SimdMult                      0                       # Class of executed instruction
system.cpu7.op_class::SimdMultAcc                   0                       # Class of executed instruction
system.cpu7.op_class::SimdShift                     0                       # Class of executed instruction
system.cpu7.op_class::SimdShiftAcc                  0                       # Class of executed instruction
system.cpu7.op_class::SimdSqrt                      0                       # Class of executed instruction
system.cpu7.op_class::SimdFloatAdd                  0                       # Class of executed instruction
system.cpu7.op_class::SimdFloatAlu                  0                       # Class of executed instruction
system.cpu7.op_class::SimdFloatCmp                  0                       # Class of executed instruction
system.cpu7.op_class::SimdFloatCvt                  0                       # Class of executed instruction
system.cpu7.op_class::SimdFloatDiv                  0                       # Class of executed instruction
system.cpu7.op_class::SimdFloatMisc                 0                       # Class of executed instruction
system.cpu7.op_class::SimdFloatMult                 0                       # Class of executed instruction
system.cpu7.op_class::SimdFloatMultAcc              0                       # Class of executed instruction
system.cpu7.op_class::SimdFloatSqrt                 0                       # Class of executed instruction
system.cpu7.op_class::MemRead                       0                       # Class of executed instruction
system.cpu7.op_class::MemWrite                      0                       # Class of executed instruction
system.cpu7.op_class::IprAccess                     0                       # Class of executed instruction
system.cpu7.op_class::InstPrefetch                  0                       # Class of executed instruction
system.cpu7.op_class::total                         0                       # Class of executed instruction
system.cpu7.dcache.tags.replacements                2                       # number of replacements
system.cpu7.dcache.tags.tagsinuse          402.268445                       # Cycle average of tags in use
system.cpu7.dcache.tags.total_refs                 23                       # Total number of references to valid blocks.
system.cpu7.dcache.tags.sampled_refs                2                       # Sample count of references to valid blocks.
system.cpu7.dcache.tags.avg_refs            11.500000                       # Average number of references to valid blocks.
system.cpu7.dcache.tags.warmup_cycle                0                       # Cycle when the warmup percentage was hit.
system.cpu7.dcache.tags.occ_blocks::cpu7.data   401.117008                       # Average occupied blocks per requestor
system.cpu7.dcache.tags.occ_blocks::switch_cpus7.data     1.151436                       # Average occupied blocks per requestor
system.cpu7.dcache.tags.occ_percent::cpu7.data     0.783432                       # Average percentage of cache occupancy
system.cpu7.dcache.tags.occ_percent::switch_cpus7.data     0.002249                       # Average percentage of cache occupancy
system.cpu7.dcache.tags.occ_percent::total     0.785681                       # Average percentage of cache occupancy
system.cpu7.dcache.tags.occ_task_id_blocks::1024          401                       # Occupied blocks per task id
system.cpu7.dcache.tags.age_task_id_blocks_1024::2           60                       # Occupied blocks per task id
system.cpu7.dcache.tags.age_task_id_blocks_1024::3          341                       # Occupied blocks per task id
system.cpu7.dcache.tags.occ_task_id_percent::1024     0.783203                       # Percentage of cache occupancy per task id
system.cpu7.dcache.tags.tag_accesses              284                       # Number of tag accesses
system.cpu7.dcache.tags.data_accesses             284                       # Number of data accesses
system.cpu7.dcache.ReadReq_hits::switch_cpus7.data           75                       # number of ReadReq hits
system.cpu7.dcache.ReadReq_hits::total             75                       # number of ReadReq hits
system.cpu7.dcache.WriteReq_hits::switch_cpus7.data           52                       # number of WriteReq hits
system.cpu7.dcache.WriteReq_hits::total            52                       # number of WriteReq hits
system.cpu7.dcache.LoadLockedReq_hits::switch_cpus7.data            3                       # number of LoadLockedReq hits
system.cpu7.dcache.LoadLockedReq_hits::total            3                       # number of LoadLockedReq hits
system.cpu7.dcache.StoreCondReq_hits::switch_cpus7.data            1                       # number of StoreCondReq hits
system.cpu7.dcache.StoreCondReq_hits::total            1                       # number of StoreCondReq hits
system.cpu7.dcache.demand_hits::switch_cpus7.data          127                       # number of demand (read+write) hits
system.cpu7.dcache.demand_hits::total             127                       # number of demand (read+write) hits
system.cpu7.dcache.overall_hits::switch_cpus7.data          127                       # number of overall hits
system.cpu7.dcache.overall_hits::total            127                       # number of overall hits
system.cpu7.dcache.ReadReq_misses::switch_cpus7.data            3                       # number of ReadReq misses
system.cpu7.dcache.ReadReq_misses::total            3                       # number of ReadReq misses
system.cpu7.dcache.WriteReq_misses::switch_cpus7.data            2                       # number of WriteReq misses
system.cpu7.dcache.WriteReq_misses::total            2                       # number of WriteReq misses
system.cpu7.dcache.LoadLockedReq_misses::switch_cpus7.data            1                       # number of LoadLockedReq misses
system.cpu7.dcache.LoadLockedReq_misses::total            1                       # number of LoadLockedReq misses
system.cpu7.dcache.StoreCondReq_misses::switch_cpus7.data            3                       # number of StoreCondReq misses
system.cpu7.dcache.StoreCondReq_misses::total            3                       # number of StoreCondReq misses
system.cpu7.dcache.demand_misses::switch_cpus7.data            5                       # number of demand (read+write) misses
system.cpu7.dcache.demand_misses::total             5                       # number of demand (read+write) misses
system.cpu7.dcache.overall_misses::switch_cpus7.data            5                       # number of overall misses
system.cpu7.dcache.overall_misses::total            5                       # number of overall misses
system.cpu7.dcache.ReadReq_accesses::switch_cpus7.data           78                       # number of ReadReq accesses(hits+misses)
system.cpu7.dcache.ReadReq_accesses::total           78                       # number of ReadReq accesses(hits+misses)
system.cpu7.dcache.WriteReq_accesses::switch_cpus7.data           54                       # number of WriteReq accesses(hits+misses)
system.cpu7.dcache.WriteReq_accesses::total           54                       # number of WriteReq accesses(hits+misses)
system.cpu7.dcache.LoadLockedReq_accesses::switch_cpus7.data            4                       # number of LoadLockedReq accesses(hits+misses)
system.cpu7.dcache.LoadLockedReq_accesses::total            4                       # number of LoadLockedReq accesses(hits+misses)
system.cpu7.dcache.StoreCondReq_accesses::switch_cpus7.data            4                       # number of StoreCondReq accesses(hits+misses)
system.cpu7.dcache.StoreCondReq_accesses::total            4                       # number of StoreCondReq accesses(hits+misses)
system.cpu7.dcache.demand_accesses::switch_cpus7.data          132                       # number of demand (read+write) accesses
system.cpu7.dcache.demand_accesses::total          132                       # number of demand (read+write) accesses
system.cpu7.dcache.overall_accesses::switch_cpus7.data          132                       # number of overall (read+write) accesses
system.cpu7.dcache.overall_accesses::total          132                       # number of overall (read+write) accesses
system.cpu7.dcache.ReadReq_miss_rate::switch_cpus7.data     0.038462                       # miss rate for ReadReq accesses
system.cpu7.dcache.ReadReq_miss_rate::total     0.038462                       # miss rate for ReadReq accesses
system.cpu7.dcache.WriteReq_miss_rate::switch_cpus7.data     0.037037                       # miss rate for WriteReq accesses
system.cpu7.dcache.WriteReq_miss_rate::total     0.037037                       # miss rate for WriteReq accesses
system.cpu7.dcache.LoadLockedReq_miss_rate::switch_cpus7.data     0.250000                       # miss rate for LoadLockedReq accesses
system.cpu7.dcache.LoadLockedReq_miss_rate::total     0.250000                       # miss rate for LoadLockedReq accesses
system.cpu7.dcache.StoreCondReq_miss_rate::switch_cpus7.data     0.750000                       # miss rate for StoreCondReq accesses
system.cpu7.dcache.StoreCondReq_miss_rate::total     0.750000                       # miss rate for StoreCondReq accesses
system.cpu7.dcache.demand_miss_rate::switch_cpus7.data     0.037879                       # miss rate for demand accesses
system.cpu7.dcache.demand_miss_rate::total     0.037879                       # miss rate for demand accesses
system.cpu7.dcache.overall_miss_rate::switch_cpus7.data     0.037879                       # miss rate for overall accesses
system.cpu7.dcache.overall_miss_rate::total     0.037879                       # miss rate for overall accesses
system.cpu7.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu7.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu7.dcache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu7.dcache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu7.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu7.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu7.dcache.fast_writes                      0                       # number of fast writes performed
system.cpu7.dcache.cache_copies                     0                       # number of cache copies performed
system.cpu7.dcache.writebacks::writebacks            2                       # number of writebacks
system.cpu7.dcache.writebacks::total                2                       # number of writebacks
system.cpu7.dcache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu7.icache.tags.replacements                0                       # number of replacements
system.cpu7.icache.tags.tagsinuse                 507                       # Cycle average of tags in use
system.cpu7.icache.tags.total_refs                  0                       # Total number of references to valid blocks.
system.cpu7.icache.tags.sampled_refs                0                       # Sample count of references to valid blocks.
system.cpu7.icache.tags.avg_refs                  nan                       # Average number of references to valid blocks.
system.cpu7.icache.tags.warmup_cycle                0                       # Cycle when the warmup percentage was hit.
system.cpu7.icache.tags.occ_blocks::cpu7.inst          507                       # Average occupied blocks per requestor
system.cpu7.icache.tags.occ_percent::cpu7.inst     0.990234                       # Average percentage of cache occupancy
system.cpu7.icache.tags.occ_percent::total     0.990234                       # Average percentage of cache occupancy
system.cpu7.icache.tags.occ_task_id_blocks::1024          507                       # Occupied blocks per task id
system.cpu7.icache.tags.age_task_id_blocks_1024::2           99                       # Occupied blocks per task id
system.cpu7.icache.tags.age_task_id_blocks_1024::3          378                       # Occupied blocks per task id
system.cpu7.icache.tags.age_task_id_blocks_1024::4           30                       # Occupied blocks per task id
system.cpu7.icache.tags.occ_task_id_percent::1024     0.990234                       # Percentage of cache occupancy per task id
system.cpu7.icache.tags.tag_accesses              740                       # Number of tag accesses
system.cpu7.icache.tags.data_accesses             740                       # Number of data accesses
system.cpu7.icache.ReadReq_hits::switch_cpus7.inst          370                       # number of ReadReq hits
system.cpu7.icache.ReadReq_hits::total            370                       # number of ReadReq hits
system.cpu7.icache.demand_hits::switch_cpus7.inst          370                       # number of demand (read+write) hits
system.cpu7.icache.demand_hits::total             370                       # number of demand (read+write) hits
system.cpu7.icache.overall_hits::switch_cpus7.inst          370                       # number of overall hits
system.cpu7.icache.overall_hits::total            370                       # number of overall hits
system.cpu7.icache.ReadReq_accesses::switch_cpus7.inst          370                       # number of ReadReq accesses(hits+misses)
system.cpu7.icache.ReadReq_accesses::total          370                       # number of ReadReq accesses(hits+misses)
system.cpu7.icache.demand_accesses::switch_cpus7.inst          370                       # number of demand (read+write) accesses
system.cpu7.icache.demand_accesses::total          370                       # number of demand (read+write) accesses
system.cpu7.icache.overall_accesses::switch_cpus7.inst          370                       # number of overall (read+write) accesses
system.cpu7.icache.overall_accesses::total          370                       # number of overall (read+write) accesses
system.cpu7.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu7.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu7.icache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu7.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu7.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu7.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu7.icache.fast_writes                      0                       # number of fast writes performed
system.cpu7.icache.cache_copies                     0                       # number of cache copies performed
system.cpu7.icache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.disk0.dma_read_full_pages                    0                       # Number of full page size DMA reads (not PRD).
system.disk0.dma_read_bytes                         0                       # Number of bytes transfered via DMA reads (not PRD).
system.disk0.dma_read_txs                           0                       # Number of DMA read transactions (not PRD).
system.disk0.dma_write_full_pages                   0                       # Number of full page size DMA writes.
system.disk0.dma_write_bytes                        0                       # Number of bytes transfered via DMA writes.
system.disk0.dma_write_txs                          0                       # Number of DMA write transactions.
system.disk2.dma_read_full_pages                    0                       # Number of full page size DMA reads (not PRD).
system.disk2.dma_read_bytes                         0                       # Number of bytes transfered via DMA reads (not PRD).
system.disk2.dma_read_txs                           0                       # Number of DMA read transactions (not PRD).
system.disk2.dma_write_full_pages                   0                       # Number of full page size DMA writes.
system.disk2.dma_write_bytes                        0                       # Number of bytes transfered via DMA writes.
system.disk2.dma_write_txs                          0                       # Number of DMA write transactions.
system.iobus.trans_dist::WriteReq                  18                       # Transaction distribution
system.iobus.trans_dist::WriteResp                 18                       # Transaction distribution
system.iobus.pkt_count_system.bridge.master::system.tsunami.cchip.pio           36                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_count_system.bridge.master::total           36                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_count::total                      36                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_size_system.bridge.master::system.tsunami.cchip.pio          144                       # Cumulative packet size per connected master and slave (bytes)
system.iobus.pkt_size_system.bridge.master::total          144                       # Cumulative packet size per connected master and slave (bytes)
system.iobus.pkt_size::total                      144                       # Cumulative packet size per connected master and slave (bytes)
system.iocache.tags.replacements                    0                       # number of replacements
system.iocache.tags.tagsinuse                      16                       # Cycle average of tags in use
system.iocache.tags.total_refs                      0                       # Total number of references to valid blocks.
system.iocache.tags.sampled_refs                    0                       # Sample count of references to valid blocks.
system.iocache.tags.avg_refs                      nan                       # Average number of references to valid blocks.
system.iocache.tags.warmup_cycle                    0                       # Cycle when the warmup percentage was hit.
system.iocache.tags.occ_blocks::tsunami.ide           16                       # Average occupied blocks per requestor
system.iocache.tags.occ_percent::tsunami.ide            1                       # Average percentage of cache occupancy
system.iocache.tags.occ_percent::total              1                       # Average percentage of cache occupancy
system.iocache.tags.occ_task_id_blocks::1023           16                       # Occupied blocks per task id
system.iocache.tags.age_task_id_blocks_1023::2           16                       # Occupied blocks per task id
system.iocache.tags.occ_task_id_percent::1023            1                       # Percentage of cache occupancy per task id
system.iocache.tags.tag_accesses                    0                       # Number of tag accesses
system.iocache.tags.data_accesses                   0                       # Number of data accesses
system.iocache.blocked_cycles::no_mshrs             0                       # number of cycles access was blocked
system.iocache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.iocache.blocked::no_mshrs                    0                       # number of cycles access was blocked
system.iocache.blocked::no_targets                  0                       # number of cycles access was blocked
system.iocache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.iocache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.iocache.fast_writes                          0                       # number of fast writes performed
system.iocache.cache_copies                         0                       # number of cache copies performed
system.iocache.no_allocate_misses                   0                       # Number of misses that were no-allocate
system.l2.tags.replacements                     18988                       # number of replacements
system.l2.tags.tagsinuse                  4007.912062                       # Cycle average of tags in use
system.l2.tags.total_refs                       20877                       # Total number of references to valid blocks.
system.l2.tags.sampled_refs                     18988                       # Sample count of references to valid blocks.
system.l2.tags.avg_refs                      1.099484                       # Average number of references to valid blocks.
system.l2.tags.warmup_cycle                         0                       # Cycle when the warmup percentage was hit.
system.l2.tags.occ_blocks::writebacks     1768.825301                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::cpu1.inst                1                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::cpu1.data         1.158260                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::cpu2.inst         3.120884                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::cpu2.data         1.061529                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::cpu3.inst                2                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::cpu3.data         0.990685                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::cpu4.inst        22.266121                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::cpu4.data        37.172906                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::cpu6.data                1                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::switch_cpus4.inst   382.961532                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::switch_cpus4.data   339.764681                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::switch_cpus5.inst   118.049630                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::switch_cpus5.data   128.651039                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::switch_cpus6.inst   441.007647                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::switch_cpus6.data   758.881847                       # Average occupied blocks per requestor
system.l2.tags.occ_percent::writebacks       0.431842                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::cpu1.inst        0.000244                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::cpu1.data        0.000283                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::cpu2.inst        0.000762                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::cpu2.data        0.000259                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::cpu3.inst        0.000488                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::cpu3.data        0.000242                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::cpu4.inst        0.005436                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::cpu4.data        0.009075                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::cpu6.data        0.000244                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::switch_cpus4.inst     0.093496                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::switch_cpus4.data     0.082950                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::switch_cpus5.inst     0.028821                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::switch_cpus5.data     0.031409                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::switch_cpus6.inst     0.107668                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::switch_cpus6.data     0.185274                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::total            0.978494                       # Average percentage of cache occupancy
system.l2.tags.occ_task_id_blocks::1024          4043                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::0          981                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::1         2972                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::2           86                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::3            4                       # Occupied blocks per task id
system.l2.tags.occ_task_id_percent::1024     0.987061                       # Percentage of cache occupancy per task id
system.l2.tags.tag_accesses                    430714                       # Number of tag accesses
system.l2.tags.data_accesses                   430714                       # Number of data accesses
system.l2.WritebackDirty_hits::writebacks        12389                       # number of WritebackDirty hits
system.l2.WritebackDirty_hits::total            12389                       # number of WritebackDirty hits
system.l2.WritebackClean_hits::writebacks         5132                       # number of WritebackClean hits
system.l2.WritebackClean_hits::total             5132                       # number of WritebackClean hits
system.l2.UpgradeReq_hits::switch_cpus4.data           79                       # number of UpgradeReq hits
system.l2.UpgradeReq_hits::switch_cpus5.data            4                       # number of UpgradeReq hits
system.l2.UpgradeReq_hits::switch_cpus6.data            1                       # number of UpgradeReq hits
system.l2.UpgradeReq_hits::total                   84                       # number of UpgradeReq hits
system.l2.ReadExReq_hits::switch_cpus4.data          242                       # number of ReadExReq hits
system.l2.ReadExReq_hits::switch_cpus5.data           67                       # number of ReadExReq hits
system.l2.ReadExReq_hits::switch_cpus6.data          529                       # number of ReadExReq hits
system.l2.ReadExReq_hits::total                   838                       # number of ReadExReq hits
system.l2.ReadCleanReq_hits::switch_cpus4.inst          531                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_hits::switch_cpus5.inst          724                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_hits::switch_cpus6.inst         2737                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_hits::total               3992                       # number of ReadCleanReq hits
system.l2.ReadSharedReq_hits::switch_cpus0.data            1                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_hits::switch_cpus4.data         1035                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_hits::switch_cpus5.data          753                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_hits::switch_cpus6.data         2715                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_hits::total              4504                       # number of ReadSharedReq hits
system.l2.demand_hits::switch_cpus0.data            1                       # number of demand (read+write) hits
system.l2.demand_hits::switch_cpus4.inst          531                       # number of demand (read+write) hits
system.l2.demand_hits::switch_cpus4.data         1277                       # number of demand (read+write) hits
system.l2.demand_hits::switch_cpus5.inst          724                       # number of demand (read+write) hits
system.l2.demand_hits::switch_cpus5.data          820                       # number of demand (read+write) hits
system.l2.demand_hits::switch_cpus6.inst         2737                       # number of demand (read+write) hits
system.l2.demand_hits::switch_cpus6.data         3244                       # number of demand (read+write) hits
system.l2.demand_hits::total                     9334                       # number of demand (read+write) hits
system.l2.overall_hits::switch_cpus0.data            1                       # number of overall hits
system.l2.overall_hits::switch_cpus4.inst          531                       # number of overall hits
system.l2.overall_hits::switch_cpus4.data         1277                       # number of overall hits
system.l2.overall_hits::switch_cpus5.inst          724                       # number of overall hits
system.l2.overall_hits::switch_cpus5.data          820                       # number of overall hits
system.l2.overall_hits::switch_cpus6.inst         2737                       # number of overall hits
system.l2.overall_hits::switch_cpus6.data         3244                       # number of overall hits
system.l2.overall_hits::total                    9334                       # number of overall hits
system.l2.UpgradeReq_misses::switch_cpus4.data            2                       # number of UpgradeReq misses
system.l2.UpgradeReq_misses::switch_cpus5.data            8                       # number of UpgradeReq misses
system.l2.UpgradeReq_misses::switch_cpus6.data            5                       # number of UpgradeReq misses
system.l2.UpgradeReq_misses::switch_cpus7.data            2                       # number of UpgradeReq misses
system.l2.UpgradeReq_misses::total                 17                       # number of UpgradeReq misses
system.l2.SCUpgradeReq_misses::switch_cpus4.data            1                       # number of SCUpgradeReq misses
system.l2.SCUpgradeReq_misses::switch_cpus5.data            1                       # number of SCUpgradeReq misses
system.l2.SCUpgradeReq_misses::switch_cpus6.data            1                       # number of SCUpgradeReq misses
system.l2.SCUpgradeReq_misses::switch_cpus7.data            1                       # number of SCUpgradeReq misses
system.l2.SCUpgradeReq_misses::total                4                       # number of SCUpgradeReq misses
system.l2.ReadExReq_misses::switch_cpus4.data         1730                       # number of ReadExReq misses
system.l2.ReadExReq_misses::switch_cpus5.data          541                       # number of ReadExReq misses
system.l2.ReadExReq_misses::switch_cpus6.data         6139                       # number of ReadExReq misses
system.l2.ReadExReq_misses::total                8410                       # number of ReadExReq misses
system.l2.ReadCleanReq_misses::switch_cpus4.inst         1912                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_misses::switch_cpus5.inst          523                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_misses::switch_cpus6.inst         1716                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_misses::total             4151                       # number of ReadCleanReq misses
system.l2.ReadSharedReq_misses::switch_cpus4.data         1533                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_misses::switch_cpus5.data          763                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_misses::switch_cpus6.data         3193                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_misses::total            5489                       # number of ReadSharedReq misses
system.l2.demand_misses::switch_cpus4.inst         1912                       # number of demand (read+write) misses
system.l2.demand_misses::switch_cpus4.data         3263                       # number of demand (read+write) misses
system.l2.demand_misses::switch_cpus5.inst          523                       # number of demand (read+write) misses
system.l2.demand_misses::switch_cpus5.data         1304                       # number of demand (read+write) misses
system.l2.demand_misses::switch_cpus6.inst         1716                       # number of demand (read+write) misses
system.l2.demand_misses::switch_cpus6.data         9332                       # number of demand (read+write) misses
system.l2.demand_misses::total                  18050                       # number of demand (read+write) misses
system.l2.overall_misses::switch_cpus4.inst         1912                       # number of overall misses
system.l2.overall_misses::switch_cpus4.data         3263                       # number of overall misses
system.l2.overall_misses::switch_cpus5.inst          523                       # number of overall misses
system.l2.overall_misses::switch_cpus5.data         1304                       # number of overall misses
system.l2.overall_misses::switch_cpus6.inst         1716                       # number of overall misses
system.l2.overall_misses::switch_cpus6.data         9332                       # number of overall misses
system.l2.overall_misses::total                 18050                       # number of overall misses
system.l2.WritebackDirty_accesses::writebacks        12389                       # number of WritebackDirty accesses(hits+misses)
system.l2.WritebackDirty_accesses::total        12389                       # number of WritebackDirty accesses(hits+misses)
system.l2.WritebackClean_accesses::writebacks         5132                       # number of WritebackClean accesses(hits+misses)
system.l2.WritebackClean_accesses::total         5132                       # number of WritebackClean accesses(hits+misses)
system.l2.UpgradeReq_accesses::switch_cpus4.data           81                       # number of UpgradeReq accesses(hits+misses)
system.l2.UpgradeReq_accesses::switch_cpus5.data           12                       # number of UpgradeReq accesses(hits+misses)
system.l2.UpgradeReq_accesses::switch_cpus6.data            6                       # number of UpgradeReq accesses(hits+misses)
system.l2.UpgradeReq_accesses::switch_cpus7.data            2                       # number of UpgradeReq accesses(hits+misses)
system.l2.UpgradeReq_accesses::total              101                       # number of UpgradeReq accesses(hits+misses)
system.l2.SCUpgradeReq_accesses::switch_cpus4.data            1                       # number of SCUpgradeReq accesses(hits+misses)
system.l2.SCUpgradeReq_accesses::switch_cpus5.data            1                       # number of SCUpgradeReq accesses(hits+misses)
system.l2.SCUpgradeReq_accesses::switch_cpus6.data            1                       # number of SCUpgradeReq accesses(hits+misses)
system.l2.SCUpgradeReq_accesses::switch_cpus7.data            1                       # number of SCUpgradeReq accesses(hits+misses)
system.l2.SCUpgradeReq_accesses::total              4                       # number of SCUpgradeReq accesses(hits+misses)
system.l2.ReadExReq_accesses::switch_cpus4.data         1972                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::switch_cpus5.data          608                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::switch_cpus6.data         6668                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::total              9248                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadCleanReq_accesses::switch_cpus4.inst         2443                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_accesses::switch_cpus5.inst         1247                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_accesses::switch_cpus6.inst         4453                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_accesses::total           8143                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadSharedReq_accesses::switch_cpus0.data            1                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_accesses::switch_cpus4.data         2568                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_accesses::switch_cpus5.data         1516                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_accesses::switch_cpus6.data         5908                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_accesses::total          9993                       # number of ReadSharedReq accesses(hits+misses)
system.l2.demand_accesses::switch_cpus0.data            1                       # number of demand (read+write) accesses
system.l2.demand_accesses::switch_cpus4.inst         2443                       # number of demand (read+write) accesses
system.l2.demand_accesses::switch_cpus4.data         4540                       # number of demand (read+write) accesses
system.l2.demand_accesses::switch_cpus5.inst         1247                       # number of demand (read+write) accesses
system.l2.demand_accesses::switch_cpus5.data         2124                       # number of demand (read+write) accesses
system.l2.demand_accesses::switch_cpus6.inst         4453                       # number of demand (read+write) accesses
system.l2.demand_accesses::switch_cpus6.data        12576                       # number of demand (read+write) accesses
system.l2.demand_accesses::total                27384                       # number of demand (read+write) accesses
system.l2.overall_accesses::switch_cpus0.data            1                       # number of overall (read+write) accesses
system.l2.overall_accesses::switch_cpus4.inst         2443                       # number of overall (read+write) accesses
system.l2.overall_accesses::switch_cpus4.data         4540                       # number of overall (read+write) accesses
system.l2.overall_accesses::switch_cpus5.inst         1247                       # number of overall (read+write) accesses
system.l2.overall_accesses::switch_cpus5.data         2124                       # number of overall (read+write) accesses
system.l2.overall_accesses::switch_cpus6.inst         4453                       # number of overall (read+write) accesses
system.l2.overall_accesses::switch_cpus6.data        12576                       # number of overall (read+write) accesses
system.l2.overall_accesses::total               27384                       # number of overall (read+write) accesses
system.l2.UpgradeReq_miss_rate::switch_cpus4.data     0.024691                       # miss rate for UpgradeReq accesses
system.l2.UpgradeReq_miss_rate::switch_cpus5.data     0.666667                       # miss rate for UpgradeReq accesses
system.l2.UpgradeReq_miss_rate::switch_cpus6.data     0.833333                       # miss rate for UpgradeReq accesses
system.l2.UpgradeReq_miss_rate::switch_cpus7.data            1                       # miss rate for UpgradeReq accesses
system.l2.UpgradeReq_miss_rate::total        0.168317                       # miss rate for UpgradeReq accesses
system.l2.SCUpgradeReq_miss_rate::switch_cpus4.data            1                       # miss rate for SCUpgradeReq accesses
system.l2.SCUpgradeReq_miss_rate::switch_cpus5.data            1                       # miss rate for SCUpgradeReq accesses
system.l2.SCUpgradeReq_miss_rate::switch_cpus6.data            1                       # miss rate for SCUpgradeReq accesses
system.l2.SCUpgradeReq_miss_rate::switch_cpus7.data            1                       # miss rate for SCUpgradeReq accesses
system.l2.SCUpgradeReq_miss_rate::total             1                       # miss rate for SCUpgradeReq accesses
system.l2.ReadExReq_miss_rate::switch_cpus4.data     0.877282                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_miss_rate::switch_cpus5.data     0.889803                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_miss_rate::switch_cpus6.data     0.920666                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_miss_rate::total         0.909386                       # miss rate for ReadExReq accesses
system.l2.ReadCleanReq_miss_rate::switch_cpus4.inst     0.782644                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_miss_rate::switch_cpus5.inst     0.419407                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_miss_rate::switch_cpus6.inst     0.385358                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_miss_rate::total      0.509763                       # miss rate for ReadCleanReq accesses
system.l2.ReadSharedReq_miss_rate::switch_cpus4.data     0.596963                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_miss_rate::switch_cpus5.data     0.503298                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_miss_rate::switch_cpus6.data     0.540454                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_miss_rate::total     0.549284                       # miss rate for ReadSharedReq accesses
system.l2.demand_miss_rate::switch_cpus4.inst     0.782644                       # miss rate for demand accesses
system.l2.demand_miss_rate::switch_cpus4.data     0.718722                       # miss rate for demand accesses
system.l2.demand_miss_rate::switch_cpus5.inst     0.419407                       # miss rate for demand accesses
system.l2.demand_miss_rate::switch_cpus5.data     0.613936                       # miss rate for demand accesses
system.l2.demand_miss_rate::switch_cpus6.inst     0.385358                       # miss rate for demand accesses
system.l2.demand_miss_rate::switch_cpus6.data     0.742048                       # miss rate for demand accesses
system.l2.demand_miss_rate::total            0.659144                       # miss rate for demand accesses
system.l2.overall_miss_rate::switch_cpus4.inst     0.782644                       # miss rate for overall accesses
system.l2.overall_miss_rate::switch_cpus4.data     0.718722                       # miss rate for overall accesses
system.l2.overall_miss_rate::switch_cpus5.inst     0.419407                       # miss rate for overall accesses
system.l2.overall_miss_rate::switch_cpus5.data     0.613936                       # miss rate for overall accesses
system.l2.overall_miss_rate::switch_cpus6.inst     0.385358                       # miss rate for overall accesses
system.l2.overall_miss_rate::switch_cpus6.data     0.742048                       # miss rate for overall accesses
system.l2.overall_miss_rate::total           0.659144                       # miss rate for overall accesses
system.l2.blocked_cycles::no_mshrs                  0                       # number of cycles access was blocked
system.l2.blocked_cycles::no_targets                0                       # number of cycles access was blocked
system.l2.blocked::no_mshrs                         0                       # number of cycles access was blocked
system.l2.blocked::no_targets                       0                       # number of cycles access was blocked
system.l2.avg_blocked_cycles::no_mshrs            nan                       # average number of cycles each access was blocked
system.l2.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.l2.fast_writes                               0                       # number of fast writes performed
system.l2.cache_copies                              0                       # number of cache copies performed
system.l2.writebacks::writebacks                 9285                       # number of writebacks
system.l2.writebacks::total                      9285                       # number of writebacks
system.l2.no_allocate_misses                        0                       # Number of misses that were no-allocate
system.membus.trans_dist::ReadResp               9640                       # Transaction distribution
system.membus.trans_dist::WriteReq                 18                       # Transaction distribution
system.membus.trans_dist::WriteResp                18                       # Transaction distribution
system.membus.trans_dist::WritebackDirty         9285                       # Transaction distribution
system.membus.trans_dist::CleanEvict             7112                       # Transaction distribution
system.membus.trans_dist::UpgradeReq              134                       # Transaction distribution
system.membus.trans_dist::SCUpgradeReq             66                       # Transaction distribution
system.membus.trans_dist::UpgradeResp              25                       # Transaction distribution
system.membus.trans_dist::ReadExReq              8638                       # Transaction distribution
system.membus.trans_dist::ReadExResp             8406                       # Transaction distribution
system.membus.trans_dist::ReadSharedReq          9640                       # Transaction distribution
system.membus.pkt_count_system.l2.mem_side::system.bridge.slave           36                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.l2.mem_side::system.mem_ctrls.port        52946                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.l2.mem_side::total        52982                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count::total                  52982                       # Packet count per connected master and slave (bytes)
system.membus.pkt_size_system.l2.mem_side::system.bridge.slave          144                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.l2.mem_side::system.mem_ctrls.port      1749184                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.l2.mem_side::total      1749328                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size::total                 1749328                       # Cumulative packet size per connected master and slave (bytes)
system.membus.snoops                                0                       # Total snoops (count)
system.membus.snoop_fanout::samples             34893                       # Request fanout histogram
system.membus.snoop_fanout::mean                    1                       # Request fanout histogram
system.membus.snoop_fanout::stdev                   0                       # Request fanout histogram
system.membus.snoop_fanout::underflows              0      0.00%      0.00% # Request fanout histogram
system.membus.snoop_fanout::0                       0      0.00%      0.00% # Request fanout histogram
system.membus.snoop_fanout::1                   34893    100.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::2                       0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::overflows               0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::min_value               1                       # Request fanout histogram
system.membus.snoop_fanout::max_value               1                       # Request fanout histogram
system.membus.snoop_fanout::total               34893                       # Request fanout histogram
system.switch_cpus0.dtb.fetch_hits                  0                       # ITB hits
system.switch_cpus0.dtb.fetch_misses                0                       # ITB misses
system.switch_cpus0.dtb.fetch_acv                   0                       # ITB acv
system.switch_cpus0.dtb.fetch_accesses              0                       # ITB accesses
system.switch_cpus0.dtb.read_hits                  82                       # DTB read hits
system.switch_cpus0.dtb.read_misses                 0                       # DTB read misses
system.switch_cpus0.dtb.read_acv                    0                       # DTB read access violations
system.switch_cpus0.dtb.read_accesses               0                       # DTB read accesses
system.switch_cpus0.dtb.write_hits                 59                       # DTB write hits
system.switch_cpus0.dtb.write_misses                0                       # DTB write misses
system.switch_cpus0.dtb.write_acv                   0                       # DTB write access violations
system.switch_cpus0.dtb.write_accesses              0                       # DTB write accesses
system.switch_cpus0.dtb.data_hits                 141                       # DTB hits
system.switch_cpus0.dtb.data_misses                 0                       # DTB misses
system.switch_cpus0.dtb.data_acv                    0                       # DTB access violations
system.switch_cpus0.dtb.data_accesses               0                       # DTB accesses
system.switch_cpus0.itb.fetch_hits                 79                       # ITB hits
system.switch_cpus0.itb.fetch_misses                0                       # ITB misses
system.switch_cpus0.itb.fetch_acv                   0                       # ITB acv
system.switch_cpus0.itb.fetch_accesses             79                       # ITB accesses
system.switch_cpus0.itb.read_hits                   0                       # DTB read hits
system.switch_cpus0.itb.read_misses                 0                       # DTB read misses
system.switch_cpus0.itb.read_acv                    0                       # DTB read access violations
system.switch_cpus0.itb.read_accesses               0                       # DTB read accesses
system.switch_cpus0.itb.write_hits                  0                       # DTB write hits
system.switch_cpus0.itb.write_misses                0                       # DTB write misses
system.switch_cpus0.itb.write_acv                   0                       # DTB write access violations
system.switch_cpus0.itb.write_accesses              0                       # DTB write accesses
system.switch_cpus0.itb.data_hits                   0                       # DTB hits
system.switch_cpus0.itb.data_misses                 0                       # DTB misses
system.switch_cpus0.itb.data_acv                    0                       # DTB access violations
system.switch_cpus0.itb.data_accesses               0                       # DTB accesses
system.switch_cpus0.numCycles              4526793185                       # number of cpu cycles simulated
system.switch_cpus0.numWorkItemsStarted             0                       # number of work items this cpu started
system.switch_cpus0.numWorkItemsCompleted            0                       # number of work items this cpu completed
system.switch_cpus0.kern.inst.arm                   0                       # number of arm instructions executed
system.switch_cpus0.kern.inst.quiesce               0                       # number of quiesce instructions executed
system.switch_cpus0.kern.inst.hwrei                 0                       # number of hwrei instructions executed
system.switch_cpus0.kern.mode_switch::kernel            0                       # number of protection mode switches
system.switch_cpus0.kern.mode_switch::user            0                       # number of protection mode switches
system.switch_cpus0.kern.mode_switch::idle            0                       # number of protection mode switches
system.switch_cpus0.kern.mode_good::kernel            0                      
system.switch_cpus0.kern.mode_good::user            0                      
system.switch_cpus0.kern.mode_good::idle            0                      
system.switch_cpus0.kern.mode_switch_good::kernel          nan                       # fraction of useful protection mode switches
system.switch_cpus0.kern.mode_switch_good::user          nan                       # fraction of useful protection mode switches
system.switch_cpus0.kern.mode_switch_good::idle          nan                       # fraction of useful protection mode switches
system.switch_cpus0.kern.mode_switch_good::total          nan                       # fraction of useful protection mode switches
system.switch_cpus0.kern.mode_ticks::kernel            0                       # number of ticks spent at the given mode
system.switch_cpus0.kern.mode_ticks::user            0                       # number of ticks spent at the given mode
system.switch_cpus0.kern.mode_ticks::idle            0                       # number of ticks spent at the given mode
system.switch_cpus0.kern.swap_context               0                       # number of times the context was actually changed
system.switch_cpus0.committedInsts                370                       # Number of instructions committed
system.switch_cpus0.committedOps                  370                       # Number of ops (including micro ops) committed
system.switch_cpus0.num_int_alu_accesses          351                       # Number of integer alu accesses
system.switch_cpus0.num_fp_alu_accesses             0                       # Number of float alu accesses
system.switch_cpus0.num_func_calls                 12                       # number of times a function call or return occured
system.switch_cpus0.num_conditional_control_insts           31                       # number of instructions that are conditional controls
system.switch_cpus0.num_int_insts                 351                       # number of integer instructions
system.switch_cpus0.num_fp_insts                    0                       # number of float instructions
system.switch_cpus0.num_int_register_reads          469                       # number of times the integer registers were read
system.switch_cpus0.num_int_register_writes          258                       # number of times the integer registers were written
system.switch_cpus0.num_fp_register_reads            0                       # number of times the floating registers were read
system.switch_cpus0.num_fp_register_writes            0                       # number of times the floating registers were written
system.switch_cpus0.num_mem_refs                  142                       # number of memory refs
system.switch_cpus0.num_load_insts                 82                       # Number of load instructions
system.switch_cpus0.num_store_insts                60                       # Number of store instructions
system.switch_cpus0.num_idle_cycles      4524446994.597247                       # Number of idle cycles
system.switch_cpus0.num_busy_cycles      2346190.402753                       # Number of busy cycles
system.switch_cpus0.not_idle_fraction        0.000518                       # Percentage of non-idle cycles
system.switch_cpus0.idle_fraction            0.999482                       # Percentage of idle cycles
system.switch_cpus0.Branches                       48                       # Number of branches fetched
system.switch_cpus0.op_class::No_OpClass            2      0.54%      0.54% # Class of executed instruction
system.switch_cpus0.op_class::IntAlu              200     54.05%     54.59% # Class of executed instruction
system.switch_cpus0.op_class::IntMult               0      0.00%     54.59% # Class of executed instruction
system.switch_cpus0.op_class::IntDiv                0      0.00%     54.59% # Class of executed instruction
system.switch_cpus0.op_class::FloatAdd              0      0.00%     54.59% # Class of executed instruction
system.switch_cpus0.op_class::FloatCmp              0      0.00%     54.59% # Class of executed instruction
system.switch_cpus0.op_class::FloatCvt              0      0.00%     54.59% # Class of executed instruction
system.switch_cpus0.op_class::FloatMult             0      0.00%     54.59% # Class of executed instruction
system.switch_cpus0.op_class::FloatDiv              0      0.00%     54.59% # Class of executed instruction
system.switch_cpus0.op_class::FloatSqrt             0      0.00%     54.59% # Class of executed instruction
system.switch_cpus0.op_class::SimdAdd               0      0.00%     54.59% # Class of executed instruction
system.switch_cpus0.op_class::SimdAddAcc            0      0.00%     54.59% # Class of executed instruction
system.switch_cpus0.op_class::SimdAlu               0      0.00%     54.59% # Class of executed instruction
system.switch_cpus0.op_class::SimdCmp               0      0.00%     54.59% # Class of executed instruction
system.switch_cpus0.op_class::SimdCvt               0      0.00%     54.59% # Class of executed instruction
system.switch_cpus0.op_class::SimdMisc              0      0.00%     54.59% # Class of executed instruction
system.switch_cpus0.op_class::SimdMult              0      0.00%     54.59% # Class of executed instruction
system.switch_cpus0.op_class::SimdMultAcc            0      0.00%     54.59% # Class of executed instruction
system.switch_cpus0.op_class::SimdShift             0      0.00%     54.59% # Class of executed instruction
system.switch_cpus0.op_class::SimdShiftAcc            0      0.00%     54.59% # Class of executed instruction
system.switch_cpus0.op_class::SimdSqrt              0      0.00%     54.59% # Class of executed instruction
system.switch_cpus0.op_class::SimdFloatAdd            0      0.00%     54.59% # Class of executed instruction
system.switch_cpus0.op_class::SimdFloatAlu            0      0.00%     54.59% # Class of executed instruction
system.switch_cpus0.op_class::SimdFloatCmp            0      0.00%     54.59% # Class of executed instruction
system.switch_cpus0.op_class::SimdFloatCvt            0      0.00%     54.59% # Class of executed instruction
system.switch_cpus0.op_class::SimdFloatDiv            0      0.00%     54.59% # Class of executed instruction
system.switch_cpus0.op_class::SimdFloatMisc            0      0.00%     54.59% # Class of executed instruction
system.switch_cpus0.op_class::SimdFloatMult            0      0.00%     54.59% # Class of executed instruction
system.switch_cpus0.op_class::SimdFloatMultAcc            0      0.00%     54.59% # Class of executed instruction
system.switch_cpus0.op_class::SimdFloatSqrt            0      0.00%     54.59% # Class of executed instruction
system.switch_cpus0.op_class::MemRead              91     24.59%     79.19% # Class of executed instruction
system.switch_cpus0.op_class::MemWrite             60     16.22%     95.41% # Class of executed instruction
system.switch_cpus0.op_class::IprAccess            17      4.59%    100.00% # Class of executed instruction
system.switch_cpus0.op_class::InstPrefetch            0      0.00%    100.00% # Class of executed instruction
system.switch_cpus0.op_class::total               370                       # Class of executed instruction
system.switch_cpus1.dtb.fetch_hits                  0                       # ITB hits
system.switch_cpus1.dtb.fetch_misses                0                       # ITB misses
system.switch_cpus1.dtb.fetch_acv                   0                       # ITB acv
system.switch_cpus1.dtb.fetch_accesses              0                       # ITB accesses
system.switch_cpus1.dtb.read_hits                  82                       # DTB read hits
system.switch_cpus1.dtb.read_misses                 0                       # DTB read misses
system.switch_cpus1.dtb.read_acv                    0                       # DTB read access violations
system.switch_cpus1.dtb.read_accesses               0                       # DTB read accesses
system.switch_cpus1.dtb.write_hits                 59                       # DTB write hits
system.switch_cpus1.dtb.write_misses                0                       # DTB write misses
system.switch_cpus1.dtb.write_acv                   0                       # DTB write access violations
system.switch_cpus1.dtb.write_accesses              0                       # DTB write accesses
system.switch_cpus1.dtb.data_hits                 141                       # DTB hits
system.switch_cpus1.dtb.data_misses                 0                       # DTB misses
system.switch_cpus1.dtb.data_acv                    0                       # DTB access violations
system.switch_cpus1.dtb.data_accesses               0                       # DTB accesses
system.switch_cpus1.itb.fetch_hits                 79                       # ITB hits
system.switch_cpus1.itb.fetch_misses                0                       # ITB misses
system.switch_cpus1.itb.fetch_acv                   0                       # ITB acv
system.switch_cpus1.itb.fetch_accesses             79                       # ITB accesses
system.switch_cpus1.itb.read_hits                   0                       # DTB read hits
system.switch_cpus1.itb.read_misses                 0                       # DTB read misses
system.switch_cpus1.itb.read_acv                    0                       # DTB read access violations
system.switch_cpus1.itb.read_accesses               0                       # DTB read accesses
system.switch_cpus1.itb.write_hits                  0                       # DTB write hits
system.switch_cpus1.itb.write_misses                0                       # DTB write misses
system.switch_cpus1.itb.write_acv                   0                       # DTB write access violations
system.switch_cpus1.itb.write_accesses              0                       # DTB write accesses
system.switch_cpus1.itb.data_hits                   0                       # DTB hits
system.switch_cpus1.itb.data_misses                 0                       # DTB misses
system.switch_cpus1.itb.data_acv                    0                       # DTB access violations
system.switch_cpus1.itb.data_accesses               0                       # DTB accesses
system.switch_cpus1.numCycles              4526793270                       # number of cpu cycles simulated
system.switch_cpus1.numWorkItemsStarted             0                       # number of work items this cpu started
system.switch_cpus1.numWorkItemsCompleted            0                       # number of work items this cpu completed
system.switch_cpus1.kern.inst.arm                   0                       # number of arm instructions executed
system.switch_cpus1.kern.inst.quiesce               0                       # number of quiesce instructions executed
system.switch_cpus1.kern.inst.hwrei                 0                       # number of hwrei instructions executed
system.switch_cpus1.kern.mode_switch::kernel            0                       # number of protection mode switches
system.switch_cpus1.kern.mode_switch::user            0                       # number of protection mode switches
system.switch_cpus1.kern.mode_switch::idle            0                       # number of protection mode switches
system.switch_cpus1.kern.mode_good::kernel            0                      
system.switch_cpus1.kern.mode_good::user            0                      
system.switch_cpus1.kern.mode_good::idle            0                      
system.switch_cpus1.kern.mode_switch_good::kernel          nan                       # fraction of useful protection mode switches
system.switch_cpus1.kern.mode_switch_good::user          nan                       # fraction of useful protection mode switches
system.switch_cpus1.kern.mode_switch_good::idle          nan                       # fraction of useful protection mode switches
system.switch_cpus1.kern.mode_switch_good::total          nan                       # fraction of useful protection mode switches
system.switch_cpus1.kern.mode_ticks::kernel            0                       # number of ticks spent at the given mode
system.switch_cpus1.kern.mode_ticks::user            0                       # number of ticks spent at the given mode
system.switch_cpus1.kern.mode_ticks::idle            0                       # number of ticks spent at the given mode
system.switch_cpus1.kern.swap_context               0                       # number of times the context was actually changed
system.switch_cpus1.committedInsts                370                       # Number of instructions committed
system.switch_cpus1.committedOps                  370                       # Number of ops (including micro ops) committed
system.switch_cpus1.num_int_alu_accesses          351                       # Number of integer alu accesses
system.switch_cpus1.num_fp_alu_accesses             0                       # Number of float alu accesses
system.switch_cpus1.num_func_calls                 12                       # number of times a function call or return occured
system.switch_cpus1.num_conditional_control_insts           31                       # number of instructions that are conditional controls
system.switch_cpus1.num_int_insts                 351                       # number of integer instructions
system.switch_cpus1.num_fp_insts                    0                       # number of float instructions
system.switch_cpus1.num_int_register_reads          469                       # number of times the integer registers were read
system.switch_cpus1.num_int_register_writes          258                       # number of times the integer registers were written
system.switch_cpus1.num_fp_register_reads            0                       # number of times the floating registers were read
system.switch_cpus1.num_fp_register_writes            0                       # number of times the floating registers were written
system.switch_cpus1.num_mem_refs                  142                       # number of memory refs
system.switch_cpus1.num_load_insts                 82                       # Number of load instructions
system.switch_cpus1.num_store_insts                60                       # Number of store instructions
system.switch_cpus1.num_idle_cycles      4524447079.553192                       # Number of idle cycles
system.switch_cpus1.num_busy_cycles      2346190.446807                       # Number of busy cycles
system.switch_cpus1.not_idle_fraction        0.000518                       # Percentage of non-idle cycles
system.switch_cpus1.idle_fraction            0.999482                       # Percentage of idle cycles
system.switch_cpus1.Branches                       48                       # Number of branches fetched
system.switch_cpus1.op_class::No_OpClass            2      0.54%      0.54% # Class of executed instruction
system.switch_cpus1.op_class::IntAlu              200     54.05%     54.59% # Class of executed instruction
system.switch_cpus1.op_class::IntMult               0      0.00%     54.59% # Class of executed instruction
system.switch_cpus1.op_class::IntDiv                0      0.00%     54.59% # Class of executed instruction
system.switch_cpus1.op_class::FloatAdd              0      0.00%     54.59% # Class of executed instruction
system.switch_cpus1.op_class::FloatCmp              0      0.00%     54.59% # Class of executed instruction
system.switch_cpus1.op_class::FloatCvt              0      0.00%     54.59% # Class of executed instruction
system.switch_cpus1.op_class::FloatMult             0      0.00%     54.59% # Class of executed instruction
system.switch_cpus1.op_class::FloatDiv              0      0.00%     54.59% # Class of executed instruction
system.switch_cpus1.op_class::FloatSqrt             0      0.00%     54.59% # Class of executed instruction
system.switch_cpus1.op_class::SimdAdd               0      0.00%     54.59% # Class of executed instruction
system.switch_cpus1.op_class::SimdAddAcc            0      0.00%     54.59% # Class of executed instruction
system.switch_cpus1.op_class::SimdAlu               0      0.00%     54.59% # Class of executed instruction
system.switch_cpus1.op_class::SimdCmp               0      0.00%     54.59% # Class of executed instruction
system.switch_cpus1.op_class::SimdCvt               0      0.00%     54.59% # Class of executed instruction
system.switch_cpus1.op_class::SimdMisc              0      0.00%     54.59% # Class of executed instruction
system.switch_cpus1.op_class::SimdMult              0      0.00%     54.59% # Class of executed instruction
system.switch_cpus1.op_class::SimdMultAcc            0      0.00%     54.59% # Class of executed instruction
system.switch_cpus1.op_class::SimdShift             0      0.00%     54.59% # Class of executed instruction
system.switch_cpus1.op_class::SimdShiftAcc            0      0.00%     54.59% # Class of executed instruction
system.switch_cpus1.op_class::SimdSqrt              0      0.00%     54.59% # Class of executed instruction
system.switch_cpus1.op_class::SimdFloatAdd            0      0.00%     54.59% # Class of executed instruction
system.switch_cpus1.op_class::SimdFloatAlu            0      0.00%     54.59% # Class of executed instruction
system.switch_cpus1.op_class::SimdFloatCmp            0      0.00%     54.59% # Class of executed instruction
system.switch_cpus1.op_class::SimdFloatCvt            0      0.00%     54.59% # Class of executed instruction
system.switch_cpus1.op_class::SimdFloatDiv            0      0.00%     54.59% # Class of executed instruction
system.switch_cpus1.op_class::SimdFloatMisc            0      0.00%     54.59% # Class of executed instruction
system.switch_cpus1.op_class::SimdFloatMult            0      0.00%     54.59% # Class of executed instruction
system.switch_cpus1.op_class::SimdFloatMultAcc            0      0.00%     54.59% # Class of executed instruction
system.switch_cpus1.op_class::SimdFloatSqrt            0      0.00%     54.59% # Class of executed instruction
system.switch_cpus1.op_class::MemRead              91     24.59%     79.19% # Class of executed instruction
system.switch_cpus1.op_class::MemWrite             60     16.22%     95.41% # Class of executed instruction
system.switch_cpus1.op_class::IprAccess            17      4.59%    100.00% # Class of executed instruction
system.switch_cpus1.op_class::InstPrefetch            0      0.00%    100.00% # Class of executed instruction
system.switch_cpus1.op_class::total               370                       # Class of executed instruction
system.switch_cpus2.dtb.fetch_hits                  0                       # ITB hits
system.switch_cpus2.dtb.fetch_misses                0                       # ITB misses
system.switch_cpus2.dtb.fetch_acv                   0                       # ITB acv
system.switch_cpus2.dtb.fetch_accesses              0                       # ITB accesses
system.switch_cpus2.dtb.read_hits                  82                       # DTB read hits
system.switch_cpus2.dtb.read_misses                 0                       # DTB read misses
system.switch_cpus2.dtb.read_acv                    0                       # DTB read access violations
system.switch_cpus2.dtb.read_accesses               0                       # DTB read accesses
system.switch_cpus2.dtb.write_hits                 59                       # DTB write hits
system.switch_cpus2.dtb.write_misses                0                       # DTB write misses
system.switch_cpus2.dtb.write_acv                   0                       # DTB write access violations
system.switch_cpus2.dtb.write_accesses              0                       # DTB write accesses
system.switch_cpus2.dtb.data_hits                 141                       # DTB hits
system.switch_cpus2.dtb.data_misses                 0                       # DTB misses
system.switch_cpus2.dtb.data_acv                    0                       # DTB access violations
system.switch_cpus2.dtb.data_accesses               0                       # DTB accesses
system.switch_cpus2.itb.fetch_hits                 79                       # ITB hits
system.switch_cpus2.itb.fetch_misses                0                       # ITB misses
system.switch_cpus2.itb.fetch_acv                   0                       # ITB acv
system.switch_cpus2.itb.fetch_accesses             79                       # ITB accesses
system.switch_cpus2.itb.read_hits                   0                       # DTB read hits
system.switch_cpus2.itb.read_misses                 0                       # DTB read misses
system.switch_cpus2.itb.read_acv                    0                       # DTB read access violations
system.switch_cpus2.itb.read_accesses               0                       # DTB read accesses
system.switch_cpus2.itb.write_hits                  0                       # DTB write hits
system.switch_cpus2.itb.write_misses                0                       # DTB write misses
system.switch_cpus2.itb.write_acv                   0                       # DTB write access violations
system.switch_cpus2.itb.write_accesses              0                       # DTB write accesses
system.switch_cpus2.itb.data_hits                   0                       # DTB hits
system.switch_cpus2.itb.data_misses                 0                       # DTB misses
system.switch_cpus2.itb.data_acv                    0                       # DTB access violations
system.switch_cpus2.itb.data_accesses               0                       # DTB accesses
system.switch_cpus2.numCycles              4526793355                       # number of cpu cycles simulated
system.switch_cpus2.numWorkItemsStarted             0                       # number of work items this cpu started
system.switch_cpus2.numWorkItemsCompleted            0                       # number of work items this cpu completed
system.switch_cpus2.kern.inst.arm                   0                       # number of arm instructions executed
system.switch_cpus2.kern.inst.quiesce               0                       # number of quiesce instructions executed
system.switch_cpus2.kern.inst.hwrei                 0                       # number of hwrei instructions executed
system.switch_cpus2.kern.mode_switch::kernel            0                       # number of protection mode switches
system.switch_cpus2.kern.mode_switch::user            0                       # number of protection mode switches
system.switch_cpus2.kern.mode_switch::idle            0                       # number of protection mode switches
system.switch_cpus2.kern.mode_good::kernel            0                      
system.switch_cpus2.kern.mode_good::user            0                      
system.switch_cpus2.kern.mode_good::idle            0                      
system.switch_cpus2.kern.mode_switch_good::kernel          nan                       # fraction of useful protection mode switches
system.switch_cpus2.kern.mode_switch_good::user          nan                       # fraction of useful protection mode switches
system.switch_cpus2.kern.mode_switch_good::idle          nan                       # fraction of useful protection mode switches
system.switch_cpus2.kern.mode_switch_good::total          nan                       # fraction of useful protection mode switches
system.switch_cpus2.kern.mode_ticks::kernel            0                       # number of ticks spent at the given mode
system.switch_cpus2.kern.mode_ticks::user            0                       # number of ticks spent at the given mode
system.switch_cpus2.kern.mode_ticks::idle            0                       # number of ticks spent at the given mode
system.switch_cpus2.kern.swap_context               0                       # number of times the context was actually changed
system.switch_cpus2.committedInsts                370                       # Number of instructions committed
system.switch_cpus2.committedOps                  370                       # Number of ops (including micro ops) committed
system.switch_cpus2.num_int_alu_accesses          351                       # Number of integer alu accesses
system.switch_cpus2.num_fp_alu_accesses             0                       # Number of float alu accesses
system.switch_cpus2.num_func_calls                 12                       # number of times a function call or return occured
system.switch_cpus2.num_conditional_control_insts           31                       # number of instructions that are conditional controls
system.switch_cpus2.num_int_insts                 351                       # number of integer instructions
system.switch_cpus2.num_fp_insts                    0                       # number of float instructions
system.switch_cpus2.num_int_register_reads          469                       # number of times the integer registers were read
system.switch_cpus2.num_int_register_writes          258                       # number of times the integer registers were written
system.switch_cpus2.num_fp_register_reads            0                       # number of times the floating registers were read
system.switch_cpus2.num_fp_register_writes            0                       # number of times the floating registers were written
system.switch_cpus2.num_mem_refs                  142                       # number of memory refs
system.switch_cpus2.num_load_insts                 82                       # Number of load instructions
system.switch_cpus2.num_store_insts                60                       # Number of store instructions
system.switch_cpus2.num_idle_cycles      4524447164.509138                       # Number of idle cycles
system.switch_cpus2.num_busy_cycles      2346190.490862                       # Number of busy cycles
system.switch_cpus2.not_idle_fraction        0.000518                       # Percentage of non-idle cycles
system.switch_cpus2.idle_fraction            0.999482                       # Percentage of idle cycles
system.switch_cpus2.Branches                       48                       # Number of branches fetched
system.switch_cpus2.op_class::No_OpClass            2      0.54%      0.54% # Class of executed instruction
system.switch_cpus2.op_class::IntAlu              200     54.05%     54.59% # Class of executed instruction
system.switch_cpus2.op_class::IntMult               0      0.00%     54.59% # Class of executed instruction
system.switch_cpus2.op_class::IntDiv                0      0.00%     54.59% # Class of executed instruction
system.switch_cpus2.op_class::FloatAdd              0      0.00%     54.59% # Class of executed instruction
system.switch_cpus2.op_class::FloatCmp              0      0.00%     54.59% # Class of executed instruction
system.switch_cpus2.op_class::FloatCvt              0      0.00%     54.59% # Class of executed instruction
system.switch_cpus2.op_class::FloatMult             0      0.00%     54.59% # Class of executed instruction
system.switch_cpus2.op_class::FloatDiv              0      0.00%     54.59% # Class of executed instruction
system.switch_cpus2.op_class::FloatSqrt             0      0.00%     54.59% # Class of executed instruction
system.switch_cpus2.op_class::SimdAdd               0      0.00%     54.59% # Class of executed instruction
system.switch_cpus2.op_class::SimdAddAcc            0      0.00%     54.59% # Class of executed instruction
system.switch_cpus2.op_class::SimdAlu               0      0.00%     54.59% # Class of executed instruction
system.switch_cpus2.op_class::SimdCmp               0      0.00%     54.59% # Class of executed instruction
system.switch_cpus2.op_class::SimdCvt               0      0.00%     54.59% # Class of executed instruction
system.switch_cpus2.op_class::SimdMisc              0      0.00%     54.59% # Class of executed instruction
system.switch_cpus2.op_class::SimdMult              0      0.00%     54.59% # Class of executed instruction
system.switch_cpus2.op_class::SimdMultAcc            0      0.00%     54.59% # Class of executed instruction
system.switch_cpus2.op_class::SimdShift             0      0.00%     54.59% # Class of executed instruction
system.switch_cpus2.op_class::SimdShiftAcc            0      0.00%     54.59% # Class of executed instruction
system.switch_cpus2.op_class::SimdSqrt              0      0.00%     54.59% # Class of executed instruction
system.switch_cpus2.op_class::SimdFloatAdd            0      0.00%     54.59% # Class of executed instruction
system.switch_cpus2.op_class::SimdFloatAlu            0      0.00%     54.59% # Class of executed instruction
system.switch_cpus2.op_class::SimdFloatCmp            0      0.00%     54.59% # Class of executed instruction
system.switch_cpus2.op_class::SimdFloatCvt            0      0.00%     54.59% # Class of executed instruction
system.switch_cpus2.op_class::SimdFloatDiv            0      0.00%     54.59% # Class of executed instruction
system.switch_cpus2.op_class::SimdFloatMisc            0      0.00%     54.59% # Class of executed instruction
system.switch_cpus2.op_class::SimdFloatMult            0      0.00%     54.59% # Class of executed instruction
system.switch_cpus2.op_class::SimdFloatMultAcc            0      0.00%     54.59% # Class of executed instruction
system.switch_cpus2.op_class::SimdFloatSqrt            0      0.00%     54.59% # Class of executed instruction
system.switch_cpus2.op_class::MemRead              91     24.59%     79.19% # Class of executed instruction
system.switch_cpus2.op_class::MemWrite             60     16.22%     95.41% # Class of executed instruction
system.switch_cpus2.op_class::IprAccess            17      4.59%    100.00% # Class of executed instruction
system.switch_cpus2.op_class::InstPrefetch            0      0.00%    100.00% # Class of executed instruction
system.switch_cpus2.op_class::total               370                       # Class of executed instruction
system.switch_cpus3.dtb.fetch_hits                  0                       # ITB hits
system.switch_cpus3.dtb.fetch_misses                0                       # ITB misses
system.switch_cpus3.dtb.fetch_acv                   0                       # ITB acv
system.switch_cpus3.dtb.fetch_accesses              0                       # ITB accesses
system.switch_cpus3.dtb.read_hits                  82                       # DTB read hits
system.switch_cpus3.dtb.read_misses                 0                       # DTB read misses
system.switch_cpus3.dtb.read_acv                    0                       # DTB read access violations
system.switch_cpus3.dtb.read_accesses               0                       # DTB read accesses
system.switch_cpus3.dtb.write_hits                 59                       # DTB write hits
system.switch_cpus3.dtb.write_misses                0                       # DTB write misses
system.switch_cpus3.dtb.write_acv                   0                       # DTB write access violations
system.switch_cpus3.dtb.write_accesses              0                       # DTB write accesses
system.switch_cpus3.dtb.data_hits                 141                       # DTB hits
system.switch_cpus3.dtb.data_misses                 0                       # DTB misses
system.switch_cpus3.dtb.data_acv                    0                       # DTB access violations
system.switch_cpus3.dtb.data_accesses               0                       # DTB accesses
system.switch_cpus3.itb.fetch_hits                 79                       # ITB hits
system.switch_cpus3.itb.fetch_misses                0                       # ITB misses
system.switch_cpus3.itb.fetch_acv                   0                       # ITB acv
system.switch_cpus3.itb.fetch_accesses             79                       # ITB accesses
system.switch_cpus3.itb.read_hits                   0                       # DTB read hits
system.switch_cpus3.itb.read_misses                 0                       # DTB read misses
system.switch_cpus3.itb.read_acv                    0                       # DTB read access violations
system.switch_cpus3.itb.read_accesses               0                       # DTB read accesses
system.switch_cpus3.itb.write_hits                  0                       # DTB write hits
system.switch_cpus3.itb.write_misses                0                       # DTB write misses
system.switch_cpus3.itb.write_acv                   0                       # DTB write access violations
system.switch_cpus3.itb.write_accesses              0                       # DTB write accesses
system.switch_cpus3.itb.data_hits                   0                       # DTB hits
system.switch_cpus3.itb.data_misses                 0                       # DTB misses
system.switch_cpus3.itb.data_acv                    0                       # DTB access violations
system.switch_cpus3.itb.data_accesses               0                       # DTB accesses
system.switch_cpus3.numCycles              4526793440                       # number of cpu cycles simulated
system.switch_cpus3.numWorkItemsStarted             0                       # number of work items this cpu started
system.switch_cpus3.numWorkItemsCompleted            0                       # number of work items this cpu completed
system.switch_cpus3.kern.inst.arm                   0                       # number of arm instructions executed
system.switch_cpus3.kern.inst.quiesce               0                       # number of quiesce instructions executed
system.switch_cpus3.kern.inst.hwrei                 0                       # number of hwrei instructions executed
system.switch_cpus3.kern.mode_switch::kernel            0                       # number of protection mode switches
system.switch_cpus3.kern.mode_switch::user            0                       # number of protection mode switches
system.switch_cpus3.kern.mode_switch::idle            0                       # number of protection mode switches
system.switch_cpus3.kern.mode_good::kernel            0                      
system.switch_cpus3.kern.mode_good::user            0                      
system.switch_cpus3.kern.mode_good::idle            0                      
system.switch_cpus3.kern.mode_switch_good::kernel          nan                       # fraction of useful protection mode switches
system.switch_cpus3.kern.mode_switch_good::user          nan                       # fraction of useful protection mode switches
system.switch_cpus3.kern.mode_switch_good::idle          nan                       # fraction of useful protection mode switches
system.switch_cpus3.kern.mode_switch_good::total          nan                       # fraction of useful protection mode switches
system.switch_cpus3.kern.mode_ticks::kernel            0                       # number of ticks spent at the given mode
system.switch_cpus3.kern.mode_ticks::user            0                       # number of ticks spent at the given mode
system.switch_cpus3.kern.mode_ticks::idle            0                       # number of ticks spent at the given mode
system.switch_cpus3.kern.swap_context               0                       # number of times the context was actually changed
system.switch_cpus3.committedInsts                370                       # Number of instructions committed
system.switch_cpus3.committedOps                  370                       # Number of ops (including micro ops) committed
system.switch_cpus3.num_int_alu_accesses          351                       # Number of integer alu accesses
system.switch_cpus3.num_fp_alu_accesses             0                       # Number of float alu accesses
system.switch_cpus3.num_func_calls                 12                       # number of times a function call or return occured
system.switch_cpus3.num_conditional_control_insts           31                       # number of instructions that are conditional controls
system.switch_cpus3.num_int_insts                 351                       # number of integer instructions
system.switch_cpus3.num_fp_insts                    0                       # number of float instructions
system.switch_cpus3.num_int_register_reads          469                       # number of times the integer registers were read
system.switch_cpus3.num_int_register_writes          258                       # number of times the integer registers were written
system.switch_cpus3.num_fp_register_reads            0                       # number of times the floating registers were read
system.switch_cpus3.num_fp_register_writes            0                       # number of times the floating registers were written
system.switch_cpus3.num_mem_refs                  142                       # number of memory refs
system.switch_cpus3.num_load_insts                 82                       # Number of load instructions
system.switch_cpus3.num_store_insts                60                       # Number of store instructions
system.switch_cpus3.num_idle_cycles      4524447249.465083                       # Number of idle cycles
system.switch_cpus3.num_busy_cycles      2346190.534917                       # Number of busy cycles
system.switch_cpus3.not_idle_fraction        0.000518                       # Percentage of non-idle cycles
system.switch_cpus3.idle_fraction            0.999482                       # Percentage of idle cycles
system.switch_cpus3.Branches                       48                       # Number of branches fetched
system.switch_cpus3.op_class::No_OpClass            2      0.54%      0.54% # Class of executed instruction
system.switch_cpus3.op_class::IntAlu              200     54.05%     54.59% # Class of executed instruction
system.switch_cpus3.op_class::IntMult               0      0.00%     54.59% # Class of executed instruction
system.switch_cpus3.op_class::IntDiv                0      0.00%     54.59% # Class of executed instruction
system.switch_cpus3.op_class::FloatAdd              0      0.00%     54.59% # Class of executed instruction
system.switch_cpus3.op_class::FloatCmp              0      0.00%     54.59% # Class of executed instruction
system.switch_cpus3.op_class::FloatCvt              0      0.00%     54.59% # Class of executed instruction
system.switch_cpus3.op_class::FloatMult             0      0.00%     54.59% # Class of executed instruction
system.switch_cpus3.op_class::FloatDiv              0      0.00%     54.59% # Class of executed instruction
system.switch_cpus3.op_class::FloatSqrt             0      0.00%     54.59% # Class of executed instruction
system.switch_cpus3.op_class::SimdAdd               0      0.00%     54.59% # Class of executed instruction
system.switch_cpus3.op_class::SimdAddAcc            0      0.00%     54.59% # Class of executed instruction
system.switch_cpus3.op_class::SimdAlu               0      0.00%     54.59% # Class of executed instruction
system.switch_cpus3.op_class::SimdCmp               0      0.00%     54.59% # Class of executed instruction
system.switch_cpus3.op_class::SimdCvt               0      0.00%     54.59% # Class of executed instruction
system.switch_cpus3.op_class::SimdMisc              0      0.00%     54.59% # Class of executed instruction
system.switch_cpus3.op_class::SimdMult              0      0.00%     54.59% # Class of executed instruction
system.switch_cpus3.op_class::SimdMultAcc            0      0.00%     54.59% # Class of executed instruction
system.switch_cpus3.op_class::SimdShift             0      0.00%     54.59% # Class of executed instruction
system.switch_cpus3.op_class::SimdShiftAcc            0      0.00%     54.59% # Class of executed instruction
system.switch_cpus3.op_class::SimdSqrt              0      0.00%     54.59% # Class of executed instruction
system.switch_cpus3.op_class::SimdFloatAdd            0      0.00%     54.59% # Class of executed instruction
system.switch_cpus3.op_class::SimdFloatAlu            0      0.00%     54.59% # Class of executed instruction
system.switch_cpus3.op_class::SimdFloatCmp            0      0.00%     54.59% # Class of executed instruction
system.switch_cpus3.op_class::SimdFloatCvt            0      0.00%     54.59% # Class of executed instruction
system.switch_cpus3.op_class::SimdFloatDiv            0      0.00%     54.59% # Class of executed instruction
system.switch_cpus3.op_class::SimdFloatMisc            0      0.00%     54.59% # Class of executed instruction
system.switch_cpus3.op_class::SimdFloatMult            0      0.00%     54.59% # Class of executed instruction
system.switch_cpus3.op_class::SimdFloatMultAcc            0      0.00%     54.59% # Class of executed instruction
system.switch_cpus3.op_class::SimdFloatSqrt            0      0.00%     54.59% # Class of executed instruction
system.switch_cpus3.op_class::MemRead              91     24.59%     79.19% # Class of executed instruction
system.switch_cpus3.op_class::MemWrite             60     16.22%     95.41% # Class of executed instruction
system.switch_cpus3.op_class::IprAccess            17      4.59%    100.00% # Class of executed instruction
system.switch_cpus3.op_class::InstPrefetch            0      0.00%    100.00% # Class of executed instruction
system.switch_cpus3.op_class::total               370                       # Class of executed instruction
system.switch_cpus4.dtb.fetch_hits                  0                       # ITB hits
system.switch_cpus4.dtb.fetch_misses                0                       # ITB misses
system.switch_cpus4.dtb.fetch_acv                   0                       # ITB acv
system.switch_cpus4.dtb.fetch_accesses              0                       # ITB accesses
system.switch_cpus4.dtb.read_hits               33988                       # DTB read hits
system.switch_cpus4.dtb.read_misses                90                       # DTB read misses
system.switch_cpus4.dtb.read_acv                    0                       # DTB read access violations
system.switch_cpus4.dtb.read_accesses            8141                       # DTB read accesses
system.switch_cpus4.dtb.write_hits              28377                       # DTB write hits
system.switch_cpus4.dtb.write_misses               15                       # DTB write misses
system.switch_cpus4.dtb.write_acv                   7                       # DTB write access violations
system.switch_cpus4.dtb.write_accesses           4593                       # DTB write accesses
system.switch_cpus4.dtb.data_hits               62365                       # DTB hits
system.switch_cpus4.dtb.data_misses               105                       # DTB misses
system.switch_cpus4.dtb.data_acv                    7                       # DTB access violations
system.switch_cpus4.dtb.data_accesses           12734                       # DTB accesses
system.switch_cpus4.itb.fetch_hits              43548                       # ITB hits
system.switch_cpus4.itb.fetch_misses               94                       # ITB misses
system.switch_cpus4.itb.fetch_acv                   0                       # ITB acv
system.switch_cpus4.itb.fetch_accesses          43642                       # ITB accesses
system.switch_cpus4.itb.read_hits                   0                       # DTB read hits
system.switch_cpus4.itb.read_misses                 0                       # DTB read misses
system.switch_cpus4.itb.read_acv                    0                       # DTB read access violations
system.switch_cpus4.itb.read_accesses               0                       # DTB read accesses
system.switch_cpus4.itb.write_hits                  0                       # DTB write hits
system.switch_cpus4.itb.write_misses                0                       # DTB write misses
system.switch_cpus4.itb.write_acv                   0                       # DTB write access violations
system.switch_cpus4.itb.write_accesses              0                       # DTB write accesses
system.switch_cpus4.itb.data_hits                   0                       # DTB hits
system.switch_cpus4.itb.data_misses                 0                       # DTB misses
system.switch_cpus4.itb.data_acv                    0                       # DTB access violations
system.switch_cpus4.itb.data_accesses               0                       # DTB accesses
system.switch_cpus4.numCycles                  302183                       # number of cpu cycles simulated
system.switch_cpus4.numWorkItemsStarted             0                       # number of work items this cpu started
system.switch_cpus4.numWorkItemsCompleted            0                       # number of work items this cpu completed
system.switch_cpus4.kern.inst.arm                   0                       # number of arm instructions executed
system.switch_cpus4.kern.inst.quiesce               0                       # number of quiesce instructions executed
system.switch_cpus4.kern.inst.hwrei                 0                       # number of hwrei instructions executed
system.switch_cpus4.kern.mode_switch::kernel            0                       # number of protection mode switches
system.switch_cpus4.kern.mode_switch::user            0                       # number of protection mode switches
system.switch_cpus4.kern.mode_switch::idle            0                       # number of protection mode switches
system.switch_cpus4.kern.mode_good::kernel            0                      
system.switch_cpus4.kern.mode_good::user            0                      
system.switch_cpus4.kern.mode_good::idle            0                      
system.switch_cpus4.kern.mode_switch_good::kernel          nan                       # fraction of useful protection mode switches
system.switch_cpus4.kern.mode_switch_good::user          nan                       # fraction of useful protection mode switches
system.switch_cpus4.kern.mode_switch_good::idle          nan                       # fraction of useful protection mode switches
system.switch_cpus4.kern.mode_switch_good::total          nan                       # fraction of useful protection mode switches
system.switch_cpus4.kern.mode_ticks::kernel            0                       # number of ticks spent at the given mode
system.switch_cpus4.kern.mode_ticks::user            0                       # number of ticks spent at the given mode
system.switch_cpus4.kern.mode_ticks::idle            0                       # number of ticks spent at the given mode
system.switch_cpus4.kern.swap_context               0                       # number of times the context was actually changed
system.switch_cpus4.committedInsts             166691                       # Number of instructions committed
system.switch_cpus4.committedOps               166691                       # Number of ops (including micro ops) committed
system.switch_cpus4.num_int_alu_accesses       160937                       # Number of integer alu accesses
system.switch_cpus4.num_fp_alu_accesses           245                       # Number of float alu accesses
system.switch_cpus4.num_func_calls               4181                       # number of times a function call or return occured
system.switch_cpus4.num_conditional_control_insts        17263                       # number of instructions that are conditional controls
system.switch_cpus4.num_int_insts              160937                       # number of integer instructions
system.switch_cpus4.num_fp_insts                  245                       # number of float instructions
system.switch_cpus4.num_int_register_reads       222014                       # number of times the integer registers were read
system.switch_cpus4.num_int_register_writes       113661                       # number of times the integer registers were written
system.switch_cpus4.num_fp_register_reads          119                       # number of times the floating registers were read
system.switch_cpus4.num_fp_register_writes          102                       # number of times the floating registers were written
system.switch_cpus4.num_mem_refs                62629                       # number of memory refs
system.switch_cpus4.num_load_insts              34192                       # Number of load instructions
system.switch_cpus4.num_store_insts             28437                       # Number of store instructions
system.switch_cpus4.num_idle_cycles      231345.668776                       # Number of idle cycles
system.switch_cpus4.num_busy_cycles      70837.331224                       # Number of busy cycles
system.switch_cpus4.not_idle_fraction        0.234419                       # Percentage of non-idle cycles
system.switch_cpus4.idle_fraction            0.765581                       # Percentage of idle cycles
system.switch_cpus4.Branches                    22735                       # Number of branches fetched
system.switch_cpus4.op_class::No_OpClass         2812      1.69%      1.69% # Class of executed instruction
system.switch_cpus4.op_class::IntAlu            96730     57.99%     59.68% # Class of executed instruction
system.switch_cpus4.op_class::IntMult             153      0.09%     59.77% # Class of executed instruction
system.switch_cpus4.op_class::IntDiv                0      0.00%     59.77% # Class of executed instruction
system.switch_cpus4.op_class::FloatAdd             30      0.02%     59.79% # Class of executed instruction
system.switch_cpus4.op_class::FloatCmp              0      0.00%     59.79% # Class of executed instruction
system.switch_cpus4.op_class::FloatCvt              0      0.00%     59.79% # Class of executed instruction
system.switch_cpus4.op_class::FloatMult             0      0.00%     59.79% # Class of executed instruction
system.switch_cpus4.op_class::FloatDiv              0      0.00%     59.79% # Class of executed instruction
system.switch_cpus4.op_class::FloatSqrt             0      0.00%     59.79% # Class of executed instruction
system.switch_cpus4.op_class::SimdAdd               0      0.00%     59.79% # Class of executed instruction
system.switch_cpus4.op_class::SimdAddAcc            0      0.00%     59.79% # Class of executed instruction
system.switch_cpus4.op_class::SimdAlu               0      0.00%     59.79% # Class of executed instruction
system.switch_cpus4.op_class::SimdCmp               0      0.00%     59.79% # Class of executed instruction
system.switch_cpus4.op_class::SimdCvt               0      0.00%     59.79% # Class of executed instruction
system.switch_cpus4.op_class::SimdMisc              0      0.00%     59.79% # Class of executed instruction
system.switch_cpus4.op_class::SimdMult              0      0.00%     59.79% # Class of executed instruction
system.switch_cpus4.op_class::SimdMultAcc            0      0.00%     59.79% # Class of executed instruction
system.switch_cpus4.op_class::SimdShift             0      0.00%     59.79% # Class of executed instruction
system.switch_cpus4.op_class::SimdShiftAcc            0      0.00%     59.79% # Class of executed instruction
system.switch_cpus4.op_class::SimdSqrt              0      0.00%     59.79% # Class of executed instruction
system.switch_cpus4.op_class::SimdFloatAdd            0      0.00%     59.79% # Class of executed instruction
system.switch_cpus4.op_class::SimdFloatAlu            0      0.00%     59.79% # Class of executed instruction
system.switch_cpus4.op_class::SimdFloatCmp            0      0.00%     59.79% # Class of executed instruction
system.switch_cpus4.op_class::SimdFloatCvt            0      0.00%     59.79% # Class of executed instruction
system.switch_cpus4.op_class::SimdFloatDiv            0      0.00%     59.79% # Class of executed instruction
system.switch_cpus4.op_class::SimdFloatMisc            0      0.00%     59.79% # Class of executed instruction
system.switch_cpus4.op_class::SimdFloatMult            0      0.00%     59.79% # Class of executed instruction
system.switch_cpus4.op_class::SimdFloatMultAcc            0      0.00%     59.79% # Class of executed instruction
system.switch_cpus4.op_class::SimdFloatSqrt            0      0.00%     59.79% # Class of executed instruction
system.switch_cpus4.op_class::MemRead           35145     21.07%     80.86% # Class of executed instruction
system.switch_cpus4.op_class::MemWrite          28717     17.22%     98.07% # Class of executed instruction
system.switch_cpus4.op_class::IprAccess          3216      1.93%    100.00% # Class of executed instruction
system.switch_cpus4.op_class::InstPrefetch            0      0.00%    100.00% # Class of executed instruction
system.switch_cpus4.op_class::total            166803                       # Class of executed instruction
system.switch_cpus5.dtb.fetch_hits                  0                       # ITB hits
system.switch_cpus5.dtb.fetch_misses                0                       # ITB misses
system.switch_cpus5.dtb.fetch_acv                   0                       # ITB acv
system.switch_cpus5.dtb.fetch_accesses              0                       # ITB accesses
system.switch_cpus5.dtb.read_hits               24226                       # DTB read hits
system.switch_cpus5.dtb.read_misses               326                       # DTB read misses
system.switch_cpus5.dtb.read_acv                   12                       # DTB read access violations
system.switch_cpus5.dtb.read_accesses            1824                       # DTB read accesses
system.switch_cpus5.dtb.write_hits              13749                       # DTB write hits
system.switch_cpus5.dtb.write_misses               38                       # DTB write misses
system.switch_cpus5.dtb.write_acv                   9                       # DTB write access violations
system.switch_cpus5.dtb.write_accesses            875                       # DTB write accesses
system.switch_cpus5.dtb.data_hits               37975                       # DTB hits
system.switch_cpus5.dtb.data_misses               364                       # DTB misses
system.switch_cpus5.dtb.data_acv                   21                       # DTB access violations
system.switch_cpus5.dtb.data_accesses            2699                       # DTB accesses
system.switch_cpus5.itb.fetch_hits              23180                       # ITB hits
system.switch_cpus5.itb.fetch_misses              125                       # ITB misses
system.switch_cpus5.itb.fetch_acv                   0                       # ITB acv
system.switch_cpus5.itb.fetch_accesses          23305                       # ITB accesses
system.switch_cpus5.itb.read_hits                   0                       # DTB read hits
system.switch_cpus5.itb.read_misses                 0                       # DTB read misses
system.switch_cpus5.itb.read_acv                    0                       # DTB read access violations
system.switch_cpus5.itb.read_accesses               0                       # DTB read accesses
system.switch_cpus5.itb.write_hits                  0                       # DTB write hits
system.switch_cpus5.itb.write_misses                0                       # DTB write misses
system.switch_cpus5.itb.write_acv                   0                       # DTB write access violations
system.switch_cpus5.itb.write_accesses              0                       # DTB write accesses
system.switch_cpus5.itb.data_hits                   0                       # DTB hits
system.switch_cpus5.itb.data_misses                 0                       # DTB misses
system.switch_cpus5.itb.data_acv                    0                       # DTB access violations
system.switch_cpus5.itb.data_accesses               0                       # DTB accesses
system.switch_cpus5.numCycles              4526793809                       # number of cpu cycles simulated
system.switch_cpus5.numWorkItemsStarted             0                       # number of work items this cpu started
system.switch_cpus5.numWorkItemsCompleted            0                       # number of work items this cpu completed
system.switch_cpus5.kern.inst.arm                   0                       # number of arm instructions executed
system.switch_cpus5.kern.inst.quiesce               0                       # number of quiesce instructions executed
system.switch_cpus5.kern.inst.hwrei                 0                       # number of hwrei instructions executed
system.switch_cpus5.kern.mode_switch::kernel            0                       # number of protection mode switches
system.switch_cpus5.kern.mode_switch::user            0                       # number of protection mode switches
system.switch_cpus5.kern.mode_switch::idle            0                       # number of protection mode switches
system.switch_cpus5.kern.mode_good::kernel            0                      
system.switch_cpus5.kern.mode_good::user            0                      
system.switch_cpus5.kern.mode_good::idle            0                      
system.switch_cpus5.kern.mode_switch_good::kernel          nan                       # fraction of useful protection mode switches
system.switch_cpus5.kern.mode_switch_good::user          nan                       # fraction of useful protection mode switches
system.switch_cpus5.kern.mode_switch_good::idle          nan                       # fraction of useful protection mode switches
system.switch_cpus5.kern.mode_switch_good::total          nan                       # fraction of useful protection mode switches
system.switch_cpus5.kern.mode_ticks::kernel            0                       # number of ticks spent at the given mode
system.switch_cpus5.kern.mode_ticks::user            0                       # number of ticks spent at the given mode
system.switch_cpus5.kern.mode_ticks::idle            0                       # number of ticks spent at the given mode
system.switch_cpus5.kern.swap_context               0                       # number of times the context was actually changed
system.switch_cpus5.committedInsts             137673                       # Number of instructions committed
system.switch_cpus5.committedOps               137673                       # Number of ops (including micro ops) committed
system.switch_cpus5.num_int_alu_accesses       132365                       # Number of integer alu accesses
system.switch_cpus5.num_fp_alu_accesses           296                       # Number of float alu accesses
system.switch_cpus5.num_func_calls               2735                       # number of times a function call or return occured
system.switch_cpus5.num_conditional_control_insts        16762                       # number of instructions that are conditional controls
system.switch_cpus5.num_int_insts              132365                       # number of integer instructions
system.switch_cpus5.num_fp_insts                  296                       # number of float instructions
system.switch_cpus5.num_int_register_reads       175481                       # number of times the integer registers were read
system.switch_cpus5.num_int_register_writes       100538                       # number of times the integer registers were written
system.switch_cpus5.num_fp_register_reads          153                       # number of times the floating registers were read
system.switch_cpus5.num_fp_register_writes          155                       # number of times the floating registers were written
system.switch_cpus5.num_mem_refs                39083                       # number of memory refs
system.switch_cpus5.num_load_insts              25110                       # Number of load instructions
system.switch_cpus5.num_store_insts             13973                       # Number of store instructions
system.switch_cpus5.num_idle_cycles      3648205785.335294                       # Number of idle cycles
system.switch_cpus5.num_busy_cycles      878588023.664706                       # Number of busy cycles
system.switch_cpus5.not_idle_fraction        0.194086                       # Percentage of non-idle cycles
system.switch_cpus5.idle_fraction            0.805914                       # Percentage of idle cycles
system.switch_cpus5.Branches                    20539                       # Number of branches fetched
system.switch_cpus5.op_class::No_OpClass         2817      2.04%      2.04% # Class of executed instruction
system.switch_cpus5.op_class::IntAlu            88614     64.19%     66.23% # Class of executed instruction
system.switch_cpus5.op_class::IntMult              87      0.06%     66.29% # Class of executed instruction
system.switch_cpus5.op_class::IntDiv                0      0.00%     66.29% # Class of executed instruction
system.switch_cpus5.op_class::FloatAdd             24      0.02%     66.31% # Class of executed instruction
system.switch_cpus5.op_class::FloatCmp              0      0.00%     66.31% # Class of executed instruction
system.switch_cpus5.op_class::FloatCvt              0      0.00%     66.31% # Class of executed instruction
system.switch_cpus5.op_class::FloatMult             0      0.00%     66.31% # Class of executed instruction
system.switch_cpus5.op_class::FloatDiv              3      0.00%     66.31% # Class of executed instruction
system.switch_cpus5.op_class::FloatSqrt             0      0.00%     66.31% # Class of executed instruction
system.switch_cpus5.op_class::SimdAdd               0      0.00%     66.31% # Class of executed instruction
system.switch_cpus5.op_class::SimdAddAcc            0      0.00%     66.31% # Class of executed instruction
system.switch_cpus5.op_class::SimdAlu               0      0.00%     66.31% # Class of executed instruction
system.switch_cpus5.op_class::SimdCmp               0      0.00%     66.31% # Class of executed instruction
system.switch_cpus5.op_class::SimdCvt               0      0.00%     66.31% # Class of executed instruction
system.switch_cpus5.op_class::SimdMisc              0      0.00%     66.31% # Class of executed instruction
system.switch_cpus5.op_class::SimdMult              0      0.00%     66.31% # Class of executed instruction
system.switch_cpus5.op_class::SimdMultAcc            0      0.00%     66.31% # Class of executed instruction
system.switch_cpus5.op_class::SimdShift             0      0.00%     66.31% # Class of executed instruction
system.switch_cpus5.op_class::SimdShiftAcc            0      0.00%     66.31% # Class of executed instruction
system.switch_cpus5.op_class::SimdSqrt              0      0.00%     66.31% # Class of executed instruction
system.switch_cpus5.op_class::SimdFloatAdd            0      0.00%     66.31% # Class of executed instruction
system.switch_cpus5.op_class::SimdFloatAlu            0      0.00%     66.31% # Class of executed instruction
system.switch_cpus5.op_class::SimdFloatCmp            0      0.00%     66.31% # Class of executed instruction
system.switch_cpus5.op_class::SimdFloatCvt            0      0.00%     66.31% # Class of executed instruction
system.switch_cpus5.op_class::SimdFloatDiv            0      0.00%     66.31% # Class of executed instruction
system.switch_cpus5.op_class::SimdFloatMisc            0      0.00%     66.31% # Class of executed instruction
system.switch_cpus5.op_class::SimdFloatMult            0      0.00%     66.31% # Class of executed instruction
system.switch_cpus5.op_class::SimdFloatMultAcc            0      0.00%     66.31% # Class of executed instruction
system.switch_cpus5.op_class::SimdFloatSqrt            0      0.00%     66.31% # Class of executed instruction
system.switch_cpus5.op_class::MemRead           26152     18.94%     85.25% # Class of executed instruction
system.switch_cpus5.op_class::MemWrite          13983     10.13%     95.38% # Class of executed instruction
system.switch_cpus5.op_class::IprAccess          6378      4.62%    100.00% # Class of executed instruction
system.switch_cpus5.op_class::InstPrefetch            0      0.00%    100.00% # Class of executed instruction
system.switch_cpus5.op_class::total            138058                       # Class of executed instruction
system.switch_cpus6.dtb.fetch_hits                  0                       # ITB hits
system.switch_cpus6.dtb.fetch_misses                0                       # ITB misses
system.switch_cpus6.dtb.fetch_acv                   0                       # ITB acv
system.switch_cpus6.dtb.fetch_accesses              0                       # ITB accesses
system.switch_cpus6.dtb.read_hits               83062                       # DTB read hits
system.switch_cpus6.dtb.read_misses               372                       # DTB read misses
system.switch_cpus6.dtb.read_acv                    0                       # DTB read access violations
system.switch_cpus6.dtb.read_accesses           34074                       # DTB read accesses
system.switch_cpus6.dtb.write_hits              88118                       # DTB write hits
system.switch_cpus6.dtb.write_misses              106                       # DTB write misses
system.switch_cpus6.dtb.write_acv                   5                       # DTB write access violations
system.switch_cpus6.dtb.write_accesses          15516                       # DTB write accesses
system.switch_cpus6.dtb.data_hits              171180                       # DTB hits
system.switch_cpus6.dtb.data_misses               478                       # DTB misses
system.switch_cpus6.dtb.data_acv                    5                       # DTB access violations
system.switch_cpus6.dtb.data_accesses           49590                       # DTB accesses
system.switch_cpus6.itb.fetch_hits             161949                       # ITB hits
system.switch_cpus6.itb.fetch_misses              152                       # ITB misses
system.switch_cpus6.itb.fetch_acv                   0                       # ITB acv
system.switch_cpus6.itb.fetch_accesses         162101                       # ITB accesses
system.switch_cpus6.itb.read_hits                   0                       # DTB read hits
system.switch_cpus6.itb.read_misses                 0                       # DTB read misses
system.switch_cpus6.itb.read_acv                    0                       # DTB read access violations
system.switch_cpus6.itb.read_accesses               0                       # DTB read accesses
system.switch_cpus6.itb.write_hits                  0                       # DTB write hits
system.switch_cpus6.itb.write_misses                0                       # DTB write misses
system.switch_cpus6.itb.write_acv                   0                       # DTB write access violations
system.switch_cpus6.itb.write_accesses              0                       # DTB write accesses
system.switch_cpus6.itb.data_hits                   0                       # DTB hits
system.switch_cpus6.itb.data_misses                 0                       # DTB misses
system.switch_cpus6.itb.data_acv                    0                       # DTB access violations
system.switch_cpus6.itb.data_accesses               0                       # DTB accesses
system.switch_cpus6.numCycles              4527203300                       # number of cpu cycles simulated
system.switch_cpus6.numWorkItemsStarted             0                       # number of work items this cpu started
system.switch_cpus6.numWorkItemsCompleted            0                       # number of work items this cpu completed
system.switch_cpus6.kern.inst.arm                   0                       # number of arm instructions executed
system.switch_cpus6.kern.inst.quiesce               0                       # number of quiesce instructions executed
system.switch_cpus6.kern.inst.hwrei                 0                       # number of hwrei instructions executed
system.switch_cpus6.kern.mode_switch::kernel            0                       # number of protection mode switches
system.switch_cpus6.kern.mode_switch::user            0                       # number of protection mode switches
system.switch_cpus6.kern.mode_switch::idle            0                       # number of protection mode switches
system.switch_cpus6.kern.mode_good::kernel            0                      
system.switch_cpus6.kern.mode_good::user            0                      
system.switch_cpus6.kern.mode_good::idle            0                      
system.switch_cpus6.kern.mode_switch_good::kernel          nan                       # fraction of useful protection mode switches
system.switch_cpus6.kern.mode_switch_good::user          nan                       # fraction of useful protection mode switches
system.switch_cpus6.kern.mode_switch_good::idle          nan                       # fraction of useful protection mode switches
system.switch_cpus6.kern.mode_switch_good::total          nan                       # fraction of useful protection mode switches
system.switch_cpus6.kern.mode_ticks::kernel            0                       # number of ticks spent at the given mode
system.switch_cpus6.kern.mode_ticks::user            0                       # number of ticks spent at the given mode
system.switch_cpus6.kern.mode_ticks::idle            0                       # number of ticks spent at the given mode
system.switch_cpus6.kern.swap_context               0                       # number of times the context was actually changed
system.switch_cpus6.committedInsts             452774                       # Number of instructions committed
system.switch_cpus6.committedOps               452774                       # Number of ops (including micro ops) committed
system.switch_cpus6.num_int_alu_accesses       435806                       # Number of integer alu accesses
system.switch_cpus6.num_fp_alu_accesses          3618                       # Number of float alu accesses
system.switch_cpus6.num_func_calls               8571                       # number of times a function call or return occured
system.switch_cpus6.num_conditional_control_insts        47490                       # number of instructions that are conditional controls
system.switch_cpus6.num_int_insts              435806                       # number of integer instructions
system.switch_cpus6.num_fp_insts                 3618                       # number of float instructions
system.switch_cpus6.num_int_register_reads       626716                       # number of times the integer registers were read
system.switch_cpus6.num_int_register_writes       295963                       # number of times the integer registers were written
system.switch_cpus6.num_fp_register_reads         2367                       # number of times the floating registers were read
system.switch_cpus6.num_fp_register_writes         2352                       # number of times the floating registers were written
system.switch_cpus6.num_mem_refs               172298                       # number of memory refs
system.switch_cpus6.num_load_insts              83902                       # Number of load instructions
system.switch_cpus6.num_store_insts             88396                       # Number of store instructions
system.switch_cpus6.num_idle_cycles      1644065417.888397                       # Number of idle cycles
system.switch_cpus6.num_busy_cycles      2883137882.111604                       # Number of busy cycles
system.switch_cpus6.not_idle_fraction        0.636847                       # Percentage of non-idle cycles
system.switch_cpus6.idle_fraction            0.363153                       # Percentage of idle cycles
system.switch_cpus6.Branches                    58939                       # Number of branches fetched
system.switch_cpus6.op_class::No_OpClass         9717      2.14%      2.14% # Class of executed instruction
system.switch_cpus6.op_class::IntAlu           258002     56.92%     59.07% # Class of executed instruction
system.switch_cpus6.op_class::IntMult             513      0.11%     59.18% # Class of executed instruction
system.switch_cpus6.op_class::IntDiv                0      0.00%     59.18% # Class of executed instruction
system.switch_cpus6.op_class::FloatAdd           1172      0.26%     59.44% # Class of executed instruction
system.switch_cpus6.op_class::FloatCmp              0      0.00%     59.44% # Class of executed instruction
system.switch_cpus6.op_class::FloatCvt              0      0.00%     59.44% # Class of executed instruction
system.switch_cpus6.op_class::FloatMult             0      0.00%     59.44% # Class of executed instruction
system.switch_cpus6.op_class::FloatDiv            227      0.05%     59.49% # Class of executed instruction
system.switch_cpus6.op_class::FloatSqrt             0      0.00%     59.49% # Class of executed instruction
system.switch_cpus6.op_class::SimdAdd               0      0.00%     59.49% # Class of executed instruction
system.switch_cpus6.op_class::SimdAddAcc            0      0.00%     59.49% # Class of executed instruction
system.switch_cpus6.op_class::SimdAlu               0      0.00%     59.49% # Class of executed instruction
system.switch_cpus6.op_class::SimdCmp               0      0.00%     59.49% # Class of executed instruction
system.switch_cpus6.op_class::SimdCvt               0      0.00%     59.49% # Class of executed instruction
system.switch_cpus6.op_class::SimdMisc              0      0.00%     59.49% # Class of executed instruction
system.switch_cpus6.op_class::SimdMult              0      0.00%     59.49% # Class of executed instruction
system.switch_cpus6.op_class::SimdMultAcc            0      0.00%     59.49% # Class of executed instruction
system.switch_cpus6.op_class::SimdShift             0      0.00%     59.49% # Class of executed instruction
system.switch_cpus6.op_class::SimdShiftAcc            0      0.00%     59.49% # Class of executed instruction
system.switch_cpus6.op_class::SimdSqrt              0      0.00%     59.49% # Class of executed instruction
system.switch_cpus6.op_class::SimdFloatAdd            0      0.00%     59.49% # Class of executed instruction
system.switch_cpus6.op_class::SimdFloatAlu            0      0.00%     59.49% # Class of executed instruction
system.switch_cpus6.op_class::SimdFloatCmp            0      0.00%     59.49% # Class of executed instruction
system.switch_cpus6.op_class::SimdFloatCvt            0      0.00%     59.49% # Class of executed instruction
system.switch_cpus6.op_class::SimdFloatDiv            0      0.00%     59.49% # Class of executed instruction
system.switch_cpus6.op_class::SimdFloatMisc            0      0.00%     59.49% # Class of executed instruction
system.switch_cpus6.op_class::SimdFloatMult            0      0.00%     59.49% # Class of executed instruction
system.switch_cpus6.op_class::SimdFloatMultAcc            0      0.00%     59.49% # Class of executed instruction
system.switch_cpus6.op_class::SimdFloatSqrt            0      0.00%     59.49% # Class of executed instruction
system.switch_cpus6.op_class::MemRead           86156     19.01%     78.50% # Class of executed instruction
system.switch_cpus6.op_class::MemWrite          88467     19.52%     98.01% # Class of executed instruction
system.switch_cpus6.op_class::IprAccess          9003      1.99%    100.00% # Class of executed instruction
system.switch_cpus6.op_class::InstPrefetch            0      0.00%    100.00% # Class of executed instruction
system.switch_cpus6.op_class::total            453257                       # Class of executed instruction
system.switch_cpus7.dtb.fetch_hits                  0                       # ITB hits
system.switch_cpus7.dtb.fetch_misses                0                       # ITB misses
system.switch_cpus7.dtb.fetch_acv                   0                       # ITB acv
system.switch_cpus7.dtb.fetch_accesses              0                       # ITB accesses
system.switch_cpus7.dtb.read_hits                  82                       # DTB read hits
system.switch_cpus7.dtb.read_misses                 0                       # DTB read misses
system.switch_cpus7.dtb.read_acv                    0                       # DTB read access violations
system.switch_cpus7.dtb.read_accesses               0                       # DTB read accesses
system.switch_cpus7.dtb.write_hits                 59                       # DTB write hits
system.switch_cpus7.dtb.write_misses                0                       # DTB write misses
system.switch_cpus7.dtb.write_acv                   0                       # DTB write access violations
system.switch_cpus7.dtb.write_accesses              0                       # DTB write accesses
system.switch_cpus7.dtb.data_hits                 141                       # DTB hits
system.switch_cpus7.dtb.data_misses                 0                       # DTB misses
system.switch_cpus7.dtb.data_acv                    0                       # DTB access violations
system.switch_cpus7.dtb.data_accesses               0                       # DTB accesses
system.switch_cpus7.itb.fetch_hits                 79                       # ITB hits
system.switch_cpus7.itb.fetch_misses                0                       # ITB misses
system.switch_cpus7.itb.fetch_acv                   0                       # ITB acv
system.switch_cpus7.itb.fetch_accesses             79                       # ITB accesses
system.switch_cpus7.itb.read_hits                   0                       # DTB read hits
system.switch_cpus7.itb.read_misses                 0                       # DTB read misses
system.switch_cpus7.itb.read_acv                    0                       # DTB read access violations
system.switch_cpus7.itb.read_accesses               0                       # DTB read accesses
system.switch_cpus7.itb.write_hits                  0                       # DTB write hits
system.switch_cpus7.itb.write_misses                0                       # DTB write misses
system.switch_cpus7.itb.write_acv                   0                       # DTB write access violations
system.switch_cpus7.itb.write_accesses              0                       # DTB write accesses
system.switch_cpus7.itb.data_hits                   0                       # DTB hits
system.switch_cpus7.itb.data_misses                 0                       # DTB misses
system.switch_cpus7.itb.data_acv                    0                       # DTB access violations
system.switch_cpus7.itb.data_accesses               0                       # DTB accesses
system.switch_cpus7.numCycles              4526793695                       # number of cpu cycles simulated
system.switch_cpus7.numWorkItemsStarted             0                       # number of work items this cpu started
system.switch_cpus7.numWorkItemsCompleted            0                       # number of work items this cpu completed
system.switch_cpus7.kern.inst.arm                   0                       # number of arm instructions executed
system.switch_cpus7.kern.inst.quiesce               0                       # number of quiesce instructions executed
system.switch_cpus7.kern.inst.hwrei                 0                       # number of hwrei instructions executed
system.switch_cpus7.kern.mode_switch::kernel            0                       # number of protection mode switches
system.switch_cpus7.kern.mode_switch::user            0                       # number of protection mode switches
system.switch_cpus7.kern.mode_switch::idle            0                       # number of protection mode switches
system.switch_cpus7.kern.mode_good::kernel            0                      
system.switch_cpus7.kern.mode_good::user            0                      
system.switch_cpus7.kern.mode_good::idle            0                      
system.switch_cpus7.kern.mode_switch_good::kernel          nan                       # fraction of useful protection mode switches
system.switch_cpus7.kern.mode_switch_good::user          nan                       # fraction of useful protection mode switches
system.switch_cpus7.kern.mode_switch_good::idle          nan                       # fraction of useful protection mode switches
system.switch_cpus7.kern.mode_switch_good::total          nan                       # fraction of useful protection mode switches
system.switch_cpus7.kern.mode_ticks::kernel            0                       # number of ticks spent at the given mode
system.switch_cpus7.kern.mode_ticks::user            0                       # number of ticks spent at the given mode
system.switch_cpus7.kern.mode_ticks::idle            0                       # number of ticks spent at the given mode
system.switch_cpus7.kern.swap_context               0                       # number of times the context was actually changed
system.switch_cpus7.committedInsts                370                       # Number of instructions committed
system.switch_cpus7.committedOps                  370                       # Number of ops (including micro ops) committed
system.switch_cpus7.num_int_alu_accesses          351                       # Number of integer alu accesses
system.switch_cpus7.num_fp_alu_accesses             0                       # Number of float alu accesses
system.switch_cpus7.num_func_calls                 12                       # number of times a function call or return occured
system.switch_cpus7.num_conditional_control_insts           31                       # number of instructions that are conditional controls
system.switch_cpus7.num_int_insts                 351                       # number of integer instructions
system.switch_cpus7.num_fp_insts                    0                       # number of float instructions
system.switch_cpus7.num_int_register_reads          469                       # number of times the integer registers were read
system.switch_cpus7.num_int_register_writes          258                       # number of times the integer registers were written
system.switch_cpus7.num_fp_register_reads            0                       # number of times the floating registers were read
system.switch_cpus7.num_fp_register_writes            0                       # number of times the floating registers were written
system.switch_cpus7.num_mem_refs                  142                       # number of memory refs
system.switch_cpus7.num_load_insts                 82                       # Number of load instructions
system.switch_cpus7.num_store_insts                60                       # Number of store instructions
system.switch_cpus7.num_idle_cycles      4524447504.332919                       # Number of idle cycles
system.switch_cpus7.num_busy_cycles      2346190.667080                       # Number of busy cycles
system.switch_cpus7.not_idle_fraction        0.000518                       # Percentage of non-idle cycles
system.switch_cpus7.idle_fraction            0.999482                       # Percentage of idle cycles
system.switch_cpus7.Branches                       48                       # Number of branches fetched
system.switch_cpus7.op_class::No_OpClass            2      0.54%      0.54% # Class of executed instruction
system.switch_cpus7.op_class::IntAlu              200     54.05%     54.59% # Class of executed instruction
system.switch_cpus7.op_class::IntMult               0      0.00%     54.59% # Class of executed instruction
system.switch_cpus7.op_class::IntDiv                0      0.00%     54.59% # Class of executed instruction
system.switch_cpus7.op_class::FloatAdd              0      0.00%     54.59% # Class of executed instruction
system.switch_cpus7.op_class::FloatCmp              0      0.00%     54.59% # Class of executed instruction
system.switch_cpus7.op_class::FloatCvt              0      0.00%     54.59% # Class of executed instruction
system.switch_cpus7.op_class::FloatMult             0      0.00%     54.59% # Class of executed instruction
system.switch_cpus7.op_class::FloatDiv              0      0.00%     54.59% # Class of executed instruction
system.switch_cpus7.op_class::FloatSqrt             0      0.00%     54.59% # Class of executed instruction
system.switch_cpus7.op_class::SimdAdd               0      0.00%     54.59% # Class of executed instruction
system.switch_cpus7.op_class::SimdAddAcc            0      0.00%     54.59% # Class of executed instruction
system.switch_cpus7.op_class::SimdAlu               0      0.00%     54.59% # Class of executed instruction
system.switch_cpus7.op_class::SimdCmp               0      0.00%     54.59% # Class of executed instruction
system.switch_cpus7.op_class::SimdCvt               0      0.00%     54.59% # Class of executed instruction
system.switch_cpus7.op_class::SimdMisc              0      0.00%     54.59% # Class of executed instruction
system.switch_cpus7.op_class::SimdMult              0      0.00%     54.59% # Class of executed instruction
system.switch_cpus7.op_class::SimdMultAcc            0      0.00%     54.59% # Class of executed instruction
system.switch_cpus7.op_class::SimdShift             0      0.00%     54.59% # Class of executed instruction
system.switch_cpus7.op_class::SimdShiftAcc            0      0.00%     54.59% # Class of executed instruction
system.switch_cpus7.op_class::SimdSqrt              0      0.00%     54.59% # Class of executed instruction
system.switch_cpus7.op_class::SimdFloatAdd            0      0.00%     54.59% # Class of executed instruction
system.switch_cpus7.op_class::SimdFloatAlu            0      0.00%     54.59% # Class of executed instruction
system.switch_cpus7.op_class::SimdFloatCmp            0      0.00%     54.59% # Class of executed instruction
system.switch_cpus7.op_class::SimdFloatCvt            0      0.00%     54.59% # Class of executed instruction
system.switch_cpus7.op_class::SimdFloatDiv            0      0.00%     54.59% # Class of executed instruction
system.switch_cpus7.op_class::SimdFloatMisc            0      0.00%     54.59% # Class of executed instruction
system.switch_cpus7.op_class::SimdFloatMult            0      0.00%     54.59% # Class of executed instruction
system.switch_cpus7.op_class::SimdFloatMultAcc            0      0.00%     54.59% # Class of executed instruction
system.switch_cpus7.op_class::SimdFloatSqrt            0      0.00%     54.59% # Class of executed instruction
system.switch_cpus7.op_class::MemRead              91     24.59%     79.19% # Class of executed instruction
system.switch_cpus7.op_class::MemWrite             60     16.22%     95.41% # Class of executed instruction
system.switch_cpus7.op_class::IprAccess            17      4.59%    100.00% # Class of executed instruction
system.switch_cpus7.op_class::InstPrefetch            0      0.00%    100.00% # Class of executed instruction
system.switch_cpus7.op_class::total               370                       # Class of executed instruction
system.tol2bus.snoop_filter.tot_requests        56267                       # Total number of requests made to the snoop filter.
system.tol2bus.snoop_filter.hit_single_requests        24852                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.tol2bus.snoop_filter.hit_multi_requests         8927                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.tol2bus.snoop_filter.tot_snoops           2692                       # Total number of snoops made to the snoop filter.
system.tol2bus.snoop_filter.hit_single_snoops         1141                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.tol2bus.snoop_filter.hit_multi_snoops         1551                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.tol2bus.trans_dist::ReadResp             18786                       # Transaction distribution
system.tol2bus.trans_dist::WriteReq                18                       # Transaction distribution
system.tol2bus.trans_dist::WriteResp               18                       # Transaction distribution
system.tol2bus.trans_dist::WritebackDirty        12389                       # Transaction distribution
system.tol2bus.trans_dist::WritebackClean         5132                       # Transaction distribution
system.tol2bus.trans_dist::CleanEvict            5284                       # Transaction distribution
system.tol2bus.trans_dist::UpgradeReq             214                       # Transaction distribution
system.tol2bus.trans_dist::SCUpgradeReq            66                       # Transaction distribution
system.tol2bus.trans_dist::UpgradeResp            280                       # Transaction distribution
system.tol2bus.trans_dist::ReadExReq             9480                       # Transaction distribution
system.tol2bus.trans_dist::ReadExResp            9480                       # Transaction distribution
system.tol2bus.trans_dist::ReadCleanReq          8143                       # Transaction distribution
system.tol2bus.trans_dist::ReadSharedReq        10643                       # Transaction distribution
system.tol2bus.pkt_count_system.cpu0.dcache.mem_side::system.l2.cpu_side           15                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu1.dcache.mem_side::system.l2.cpu_side           16                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu2.dcache.mem_side::system.l2.cpu_side           14                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu3.dcache.mem_side::system.l2.cpu_side           15                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu4.icache.mem_side::system.l2.cpu_side         6568                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu4.dcache.mem_side::system.l2.cpu_side        14428                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu5.icache.mem_side::system.l2.cpu_side         3038                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu5.dcache.mem_side::system.l2.cpu_side         6291                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu6.icache.mem_side::system.l2.cpu_side        11812                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu6.dcache.mem_side::system.l2.cpu_side        37714                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu7.dcache.mem_side::system.l2.cpu_side           22                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count::total                 79933                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu0.dcache.mem_side::system.l2.cpu_side          264                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu1.dcache.mem_side::system.l2.cpu_side          392                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu2.dcache.mem_side::system.l2.cpu_side          264                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu3.dcache.mem_side::system.l2.cpu_side          264                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu4.icache.mem_side::system.l2.cpu_side       264000                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu4.dcache.mem_side::system.l2.cpu_side       504400                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu5.icache.mem_side::system.l2.cpu_side       114624                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu5.dcache.mem_side::system.l2.cpu_side       214104                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu6.icache.mem_side::system.l2.cpu_side       470976                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu6.dcache.mem_side::system.l2.cpu_side      1360832                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu7.dcache.mem_side::system.l2.cpu_side          392                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size::total                2930512                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.snoops                           18988                       # Total snoops (count)
system.tol2bus.snoop_fanout::samples            75273                       # Request fanout histogram
system.tol2bus.snoop_fanout::mean            0.536182                       # Request fanout histogram
system.tol2bus.snoop_fanout::stdev           1.443040                       # Request fanout histogram
system.tol2bus.snoop_fanout::underflows             0      0.00%      0.00% # Request fanout histogram
system.tol2bus.snoop_fanout::0                  61558     81.78%     81.78% # Request fanout histogram
system.tol2bus.snoop_fanout::1                   4818      6.40%     88.18% # Request fanout histogram
system.tol2bus.snoop_fanout::2                   2740      3.64%     91.82% # Request fanout histogram
system.tol2bus.snoop_fanout::3                   1727      2.29%     94.11% # Request fanout histogram
system.tol2bus.snoop_fanout::4                   1367      1.82%     95.93% # Request fanout histogram
system.tol2bus.snoop_fanout::5                    685      0.91%     96.84% # Request fanout histogram
system.tol2bus.snoop_fanout::6                    707      0.94%     97.78% # Request fanout histogram
system.tol2bus.snoop_fanout::7                   1622      2.15%     99.93% # Request fanout histogram
system.tol2bus.snoop_fanout::8                     49      0.07%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::9                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::10                     0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::11                     0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::12                     0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::13                     0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::14                     0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::15                     0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::16                     0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::overflows              0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::min_value              0                       # Request fanout histogram
system.tol2bus.snoop_fanout::max_value              8                       # Request fanout histogram
system.tol2bus.snoop_fanout::total              75273                       # Request fanout histogram
system.tsunami.ethernet.descDMAReads                0                       # Number of descriptors the device read w/ DMA
system.tsunami.ethernet.descDMAWrites               0                       # Number of descriptors the device wrote w/ DMA
system.tsunami.ethernet.descDmaReadBytes            0                       # number of descriptor bytes read w/ DMA
system.tsunami.ethernet.descDmaWriteBytes            0                       # number of descriptor bytes write w/ DMA
system.tsunami.ethernet.postedSwi                   0                       # number of software interrupts posted to CPU
system.tsunami.ethernet.coalescedSwi              nan                       # average number of Swi's coalesced into each post
system.tsunami.ethernet.totalSwi                    0                       # total number of Swi written to ISR
system.tsunami.ethernet.postedRxIdle                0                       # number of rxIdle interrupts posted to CPU
system.tsunami.ethernet.coalescedRxIdle           nan                       # average number of RxIdle's coalesced into each post
system.tsunami.ethernet.totalRxIdle                 0                       # total number of RxIdle written to ISR
system.tsunami.ethernet.postedRxOk                  0                       # number of RxOk interrupts posted to CPU
system.tsunami.ethernet.coalescedRxOk             nan                       # average number of RxOk's coalesced into each post
system.tsunami.ethernet.totalRxOk                   0                       # total number of RxOk written to ISR
system.tsunami.ethernet.postedRxDesc                0                       # number of RxDesc interrupts posted to CPU
system.tsunami.ethernet.coalescedRxDesc           nan                       # average number of RxDesc's coalesced into each post
system.tsunami.ethernet.totalRxDesc                 0                       # total number of RxDesc written to ISR
system.tsunami.ethernet.postedTxOk                  0                       # number of TxOk interrupts posted to CPU
system.tsunami.ethernet.coalescedTxOk             nan                       # average number of TxOk's coalesced into each post
system.tsunami.ethernet.totalTxOk                   0                       # total number of TxOk written to ISR
system.tsunami.ethernet.postedTxIdle                0                       # number of TxIdle interrupts posted to CPU
system.tsunami.ethernet.coalescedTxIdle           nan                       # average number of TxIdle's coalesced into each post
system.tsunami.ethernet.totalTxIdle                 0                       # total number of TxIdle written to ISR
system.tsunami.ethernet.postedTxDesc                0                       # number of TxDesc interrupts posted to CPU
system.tsunami.ethernet.coalescedTxDesc           nan                       # average number of TxDesc's coalesced into each post
system.tsunami.ethernet.totalTxDesc                 0                       # total number of TxDesc written to ISR
system.tsunami.ethernet.postedRxOrn                 0                       # number of RxOrn posted to CPU
system.tsunami.ethernet.coalescedRxOrn            nan                       # average number of RxOrn's coalesced into each post
system.tsunami.ethernet.totalRxOrn                  0                       # total number of RxOrn written to ISR
system.tsunami.ethernet.coalescedTotal            nan                       # average number of interrupts coalesced into each post
system.tsunami.ethernet.postedInterrupts            0                       # number of posts to CPU
system.tsunami.ethernet.droppedPackets              0                       # number of packets dropped

---------- End Simulation Statistics   ----------

---------- Begin Simulation Statistics ----------
sim_seconds                                  0.074820                       # Number of seconds simulated
sim_ticks                                 74820407500                       # Number of ticks simulated
final_tick                               2338778629500                       # Number of ticks from beginning of simulation (restored from checkpoints and never reset)
sim_freq                                 1000000000000                       # Frequency of simulated ticks
host_inst_rate                                3124403                       # Simulator instruction rate (inst/s)
host_op_rate                                  3124402                       # Simulator op (including micro ops) rate (op/s)
host_tick_rate                              805115219                       # Simulator tick rate (ticks/s)
host_mem_usage                                 767552                       # Number of bytes of host memory used
host_seconds                                    92.93                       # Real time elapsed on the host
sim_insts                                   290354679                       # Number of instructions simulated
sim_ops                                     290354679                       # Number of ops (including micro ops) simulated
system.voltage_domain.voltage                       1                       # Voltage in Volts
system.clk_domain.clock                          1000                       # Clock period in ticks
system.mem_ctrls.bytes_read::switch_cpus0.inst       151744                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::switch_cpus0.data       243264                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::switch_cpus1.inst        53568                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::switch_cpus1.data       114560                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::switch_cpus2.inst      1119616                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::switch_cpus2.data     18441280                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::switch_cpus3.inst        17088                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::switch_cpus3.data        21440                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::switch_cpus4.inst          896                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::switch_cpus4.data        12288                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::switch_cpus5.inst          320                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::switch_cpus5.data        12864                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::switch_cpus6.inst         1728                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::switch_cpus6.data         7552                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::switch_cpus7.inst         5504                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::switch_cpus7.data         7552                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::total           20211264                       # Number of bytes read from this memory
system.mem_ctrls.bytes_inst_read::switch_cpus0.inst       151744                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_inst_read::switch_cpus1.inst        53568                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_inst_read::switch_cpus2.inst      1119616                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_inst_read::switch_cpus3.inst        17088                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_inst_read::switch_cpus4.inst          896                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_inst_read::switch_cpus5.inst          320                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_inst_read::switch_cpus6.inst         1728                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_inst_read::switch_cpus7.inst         5504                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_inst_read::total       1350464                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_written::writebacks     19638656                       # Number of bytes written to this memory
system.mem_ctrls.bytes_written::total        19638656                       # Number of bytes written to this memory
system.mem_ctrls.num_reads::switch_cpus0.inst         2371                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::switch_cpus0.data         3801                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::switch_cpus1.inst          837                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::switch_cpus1.data         1790                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::switch_cpus2.inst        17494                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::switch_cpus2.data       288145                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::switch_cpus3.inst          267                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::switch_cpus3.data          335                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::switch_cpus4.inst           14                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::switch_cpus4.data          192                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::switch_cpus5.inst            5                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::switch_cpus5.data          201                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::switch_cpus6.inst           27                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::switch_cpus6.data          118                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::switch_cpus7.inst           86                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::switch_cpus7.data          118                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::total              315801                       # Number of read requests responded to by this memory
system.mem_ctrls.num_writes::writebacks        306854                       # Number of write requests responded to by this memory
system.mem_ctrls.num_writes::total             306854                       # Number of write requests responded to by this memory
system.mem_ctrls.bw_read::switch_cpus0.inst      2028110                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::switch_cpus0.data      3251305                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::switch_cpus1.inst       715954                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::switch_cpus1.data      1531133                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::switch_cpus2.inst     14964046                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::switch_cpus2.data    246473932                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::switch_cpus3.inst       228387                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::switch_cpus3.data       286553                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::switch_cpus4.inst        11975                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::switch_cpus4.data       164233                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::switch_cpus5.inst         4277                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::switch_cpus5.data       171932                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::switch_cpus6.inst        23095                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::switch_cpus6.data       100935                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::switch_cpus7.inst        73563                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::switch_cpus7.data       100935                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::total             270130365                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::switch_cpus0.inst      2028110                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::switch_cpus1.inst       715954                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::switch_cpus2.inst     14964046                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::switch_cpus3.inst       228387                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::switch_cpus4.inst        11975                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::switch_cpus5.inst         4277                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::switch_cpus6.inst        23095                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::switch_cpus7.inst        73563                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::total         18049407                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::writebacks       262477266                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::total            262477266                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_total::writebacks       262477266                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::switch_cpus0.inst      2028110                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::switch_cpus0.data      3251305                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::switch_cpus1.inst       715954                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::switch_cpus1.data      1531133                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::switch_cpus2.inst     14964046                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::switch_cpus2.data    246473932                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::switch_cpus3.inst       228387                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::switch_cpus3.data       286553                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::switch_cpus4.inst        11975                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::switch_cpus4.data       164233                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::switch_cpus5.inst         4277                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::switch_cpus5.data       171932                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::switch_cpus6.inst        23095                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::switch_cpus6.data       100935                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::switch_cpus7.inst        73563                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::switch_cpus7.data       100935                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::total            532607631                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.readReqs                           0                       # Number of read requests accepted
system.mem_ctrls.writeReqs                          0                       # Number of write requests accepted
system.mem_ctrls.readBursts                         0                       # Number of DRAM read bursts, including those serviced by the write queue
system.mem_ctrls.writeBursts                        0                       # Number of DRAM write bursts, including those merged in the write queue
system.mem_ctrls.bytesReadDRAM                      0                       # Total number of bytes read from DRAM
system.mem_ctrls.bytesReadWrQ                       0                       # Total number of bytes read from write queue
system.mem_ctrls.bytesWritten                       0                       # Total number of bytes written to DRAM
system.mem_ctrls.bytesReadSys                       0                       # Total read bytes from the system interface side
system.mem_ctrls.bytesWrittenSys                    0                       # Total written bytes from the system interface side
system.mem_ctrls.servicedByWrQ                      0                       # Number of DRAM read bursts serviced by the write queue
system.mem_ctrls.mergedWrBursts                     0                       # Number of DRAM write bursts merged with an existing one
system.mem_ctrls.neitherReadNorWriteReqs            0                       # Number of requests that are neither read nor write
system.mem_ctrls.perBankRdBursts::0                 0                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::1                 0                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::2                 0                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::3                 0                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::4                 0                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::5                 0                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::6                 0                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::7                 0                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::8                 0                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::9                 0                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::10                0                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::11                0                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::12                0                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::13                0                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::14                0                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::15                0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::0                 0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::1                 0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::2                 0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::3                 0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::4                 0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::5                 0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::6                 0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::7                 0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::8                 0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::9                 0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::10                0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::11                0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::12                0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::13                0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::14                0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::15                0                       # Per bank write bursts
system.mem_ctrls.numRdRetry                         0                       # Number of times read queue was full causing retry
system.mem_ctrls.numWrRetry                         0                       # Number of times write queue was full causing retry
system.mem_ctrls.totGap                             0                       # Total gap between requests
system.mem_ctrls.readPktSize::0                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::1                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::2                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::3                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::4                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::5                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::6                     0                       # Read request sizes (log2)
system.mem_ctrls.writePktSize::0                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::1                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::2                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::3                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::4                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::5                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::6                    0                       # Write request sizes (log2)
system.mem_ctrls.rdQLenPdf::0                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::1                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::2                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::3                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::4                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::5                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::6                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::7                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::8                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::9                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::10                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::11                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::12                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::13                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::14                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::15                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::16                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::17                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::18                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::19                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::20                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::21                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::22                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::23                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::24                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::25                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::26                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::27                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::28                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::29                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::30                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::31                      0                       # What read queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::0                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::1                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::2                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::3                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::4                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::5                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::6                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::7                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::8                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::9                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::10                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::11                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::12                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::13                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::14                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::15                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::16                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::17                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::18                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::19                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::20                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::21                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::22                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::23                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::24                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::25                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::26                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::27                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::28                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::29                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::30                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::31                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::32                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::33                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::34                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::35                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::36                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::37                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::38                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::39                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::40                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::41                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::42                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::43                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::44                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::45                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::46                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::47                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::48                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::49                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::50                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::51                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::52                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::53                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::54                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::55                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::56                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::57                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::58                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::59                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::60                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::61                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::62                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::63                      0                       # What write queue length does an incoming req see
system.mem_ctrls.totQLat                            0                       # Total ticks spent queuing
system.mem_ctrls.totMemAccLat                       0                       # Total ticks spent from burst creation until serviced by the DRAM
system.mem_ctrls.totBusLat                          0                       # Total ticks spent in databus transfers
system.mem_ctrls.avgQLat                          nan                       # Average queueing delay per DRAM burst
system.mem_ctrls.avgBusLat                        nan                       # Average bus latency per DRAM burst
system.mem_ctrls.avgMemAccLat                     nan                       # Average memory access latency per DRAM burst
system.mem_ctrls.avgRdBW                         0.00                       # Average DRAM read bandwidth in MiByte/s
system.mem_ctrls.avgWrBW                         0.00                       # Average achieved write bandwidth in MiByte/s
system.mem_ctrls.avgRdBWSys                      0.00                       # Average system read bandwidth in MiByte/s
system.mem_ctrls.avgWrBWSys                      0.00                       # Average system write bandwidth in MiByte/s
system.mem_ctrls.peakBW                      12800.00                       # Theoretical peak bandwidth in MiByte/s
system.mem_ctrls.busUtil                         0.00                       # Data bus utilization in percentage
system.mem_ctrls.busUtilRead                     0.00                       # Data bus utilization in percentage for reads
system.mem_ctrls.busUtilWrite                    0.00                       # Data bus utilization in percentage for writes
system.mem_ctrls.avgRdQLen                       0.00                       # Average read queue length when enqueuing
system.mem_ctrls.avgWrQLen                       0.00                       # Average write queue length when enqueuing
system.mem_ctrls.readRowHits                        0                       # Number of row buffer hits during reads
system.mem_ctrls.writeRowHits                       0                       # Number of row buffer hits during writes
system.mem_ctrls.readRowHitRate                   nan                       # Row buffer hit rate for reads
system.mem_ctrls.writeRowHitRate                  nan                       # Row buffer hit rate for writes
system.mem_ctrls.avgGap                           nan                       # Average gap between requests
system.mem_ctrls.pageHitRate                      nan                       # Row buffer hit rate, read and write combined
system.mem_ctrls_0.actEnergy                        0                       # Energy for activate commands per rank (pJ)
system.mem_ctrls_0.preEnergy                        0                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls_0.readEnergy                       0                       # Energy for read commands per rank (pJ)
system.mem_ctrls_0.writeEnergy                      0                       # Energy for write commands per rank (pJ)
system.mem_ctrls_0.refreshEnergy                    0                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls_0.actBackEnergy                    0                       # Energy for active background per rank (pJ)
system.mem_ctrls_0.preBackEnergy                    0                       # Energy for precharge background per rank (pJ)
system.mem_ctrls_0.totalEnergy                      0                       # Total energy per rank (pJ)
system.mem_ctrls_0.averagePower                     0                       # Core power per rank (mW)
system.mem_ctrls_0.memoryStateTime::IDLE            0                       # Time in different power states
system.mem_ctrls_0.memoryStateTime::REF             0                       # Time in different power states
system.mem_ctrls_0.memoryStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls_0.memoryStateTime::ACT             0                       # Time in different power states
system.mem_ctrls_0.memoryStateTime::ACT_PDN            0                       # Time in different power states
system.mem_ctrls_1.actEnergy                        0                       # Energy for activate commands per rank (pJ)
system.mem_ctrls_1.preEnergy                        0                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls_1.readEnergy                       0                       # Energy for read commands per rank (pJ)
system.mem_ctrls_1.writeEnergy                      0                       # Energy for write commands per rank (pJ)
system.mem_ctrls_1.refreshEnergy                    0                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls_1.actBackEnergy                    0                       # Energy for active background per rank (pJ)
system.mem_ctrls_1.preBackEnergy                    0                       # Energy for precharge background per rank (pJ)
system.mem_ctrls_1.totalEnergy                      0                       # Total energy per rank (pJ)
system.mem_ctrls_1.averagePower                     0                       # Core power per rank (mW)
system.mem_ctrls_1.memoryStateTime::IDLE            0                       # Time in different power states
system.mem_ctrls_1.memoryStateTime::REF             0                       # Time in different power states
system.mem_ctrls_1.memoryStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls_1.memoryStateTime::ACT             0                       # Time in different power states
system.mem_ctrls_1.memoryStateTime::ACT_PDN            0                       # Time in different power states
system.cpu_voltage_domain.voltage                   1                       # Voltage in Volts
system.cpu_clk_domain.clock                       500                       # Clock period in ticks
system.cpu0.dtb.fetch_hits                          0                       # ITB hits
system.cpu0.dtb.fetch_misses                        0                       # ITB misses
system.cpu0.dtb.fetch_acv                           0                       # ITB acv
system.cpu0.dtb.fetch_accesses                      0                       # ITB accesses
system.cpu0.dtb.read_hits                           0                       # DTB read hits
system.cpu0.dtb.read_misses                         0                       # DTB read misses
system.cpu0.dtb.read_acv                            0                       # DTB read access violations
system.cpu0.dtb.read_accesses                       0                       # DTB read accesses
system.cpu0.dtb.write_hits                          0                       # DTB write hits
system.cpu0.dtb.write_misses                        0                       # DTB write misses
system.cpu0.dtb.write_acv                           0                       # DTB write access violations
system.cpu0.dtb.write_accesses                      0                       # DTB write accesses
system.cpu0.dtb.data_hits                           0                       # DTB hits
system.cpu0.dtb.data_misses                         0                       # DTB misses
system.cpu0.dtb.data_acv                            0                       # DTB access violations
system.cpu0.dtb.data_accesses                       0                       # DTB accesses
system.cpu0.itb.fetch_hits                          0                       # ITB hits
system.cpu0.itb.fetch_misses                        0                       # ITB misses
system.cpu0.itb.fetch_acv                           0                       # ITB acv
system.cpu0.itb.fetch_accesses                      0                       # ITB accesses
system.cpu0.itb.read_hits                           0                       # DTB read hits
system.cpu0.itb.read_misses                         0                       # DTB read misses
system.cpu0.itb.read_acv                            0                       # DTB read access violations
system.cpu0.itb.read_accesses                       0                       # DTB read accesses
system.cpu0.itb.write_hits                          0                       # DTB write hits
system.cpu0.itb.write_misses                        0                       # DTB write misses
system.cpu0.itb.write_acv                           0                       # DTB write access violations
system.cpu0.itb.write_accesses                      0                       # DTB write accesses
system.cpu0.itb.data_hits                           0                       # DTB hits
system.cpu0.itb.data_misses                         0                       # DTB misses
system.cpu0.itb.data_acv                            0                       # DTB access violations
system.cpu0.itb.data_accesses                       0                       # DTB accesses
system.cpu0.numCycles                               0                       # number of cpu cycles simulated
system.cpu0.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu0.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu0.kern.inst.arm                           0                       # number of arm instructions executed
system.cpu0.kern.inst.quiesce                      79                       # number of quiesce instructions executed
system.cpu0.kern.inst.hwrei                      3396                       # number of hwrei instructions executed
system.cpu0.kern.ipl_count::0                    1007     34.30%     34.30% # number of times we switched to this ipl
system.cpu0.kern.ipl_count::21                    170      5.79%     40.09% # number of times we switched to this ipl
system.cpu0.kern.ipl_count::22                     76      2.59%     42.68% # number of times we switched to this ipl
system.cpu0.kern.ipl_count::30                      1      0.03%     42.71% # number of times we switched to this ipl
system.cpu0.kern.ipl_count::31                   1682     57.29%    100.00% # number of times we switched to this ipl
system.cpu0.kern.ipl_count::total                2936                       # number of times we switched to this ipl
system.cpu0.kern.ipl_good::0                     1007     44.54%     44.54% # number of times we switched to this ipl from a different ipl
system.cpu0.kern.ipl_good::21                     170      7.52%     52.06% # number of times we switched to this ipl from a different ipl
system.cpu0.kern.ipl_good::22                      76      3.36%     55.42% # number of times we switched to this ipl from a different ipl
system.cpu0.kern.ipl_good::30                       1      0.04%     55.46% # number of times we switched to this ipl from a different ipl
system.cpu0.kern.ipl_good::31                    1007     44.54%    100.00% # number of times we switched to this ipl from a different ipl
system.cpu0.kern.ipl_good::total                 2261                       # number of times we switched to this ipl from a different ipl
system.cpu0.kern.ipl_ticks::0             74656767000     99.78%     99.78% # number of cycles we spent at this ipl
system.cpu0.kern.ipl_ticks::21               12750000      0.02%     99.80% # number of cycles we spent at this ipl
system.cpu0.kern.ipl_ticks::22                3724000      0.00%     99.80% # number of cycles we spent at this ipl
system.cpu0.kern.ipl_ticks::30                 164500      0.00%     99.80% # number of cycles we spent at this ipl
system.cpu0.kern.ipl_ticks::31              147070500      0.20%    100.00% # number of cycles we spent at this ipl
system.cpu0.kern.ipl_ticks::total         74820476000                       # number of cycles we spent at this ipl
system.cpu0.kern.ipl_used::0                        1                       # fraction of swpipl calls that actually changed the ipl
system.cpu0.kern.ipl_used::21                       1                       # fraction of swpipl calls that actually changed the ipl
system.cpu0.kern.ipl_used::22                       1                       # fraction of swpipl calls that actually changed the ipl
system.cpu0.kern.ipl_used::30                       1                       # fraction of swpipl calls that actually changed the ipl
system.cpu0.kern.ipl_used::31                0.598692                       # fraction of swpipl calls that actually changed the ipl
system.cpu0.kern.ipl_used::total             0.770095                       # fraction of swpipl calls that actually changed the ipl
system.cpu0.kern.syscall::2                         1     33.33%     33.33% # number of syscalls executed
system.cpu0.kern.syscall::3                         1     33.33%     66.67% # number of syscalls executed
system.cpu0.kern.syscall::19                        1     33.33%    100.00% # number of syscalls executed
system.cpu0.kern.syscall::total                     3                       # number of syscalls executed
system.cpu0.kern.callpal::wripir                    1      0.03%      0.03% # number of callpals executed
system.cpu0.kern.callpal::swpctx                   14      0.49%      0.52% # number of callpals executed
system.cpu0.kern.callpal::tbi                       2      0.07%      0.59% # number of callpals executed
system.cpu0.kern.callpal::swpipl                 2424     84.46%     85.05% # number of callpals executed
system.cpu0.kern.callpal::rdps                    153      5.33%     90.38% # number of callpals executed
system.cpu0.kern.callpal::rdusp                     1      0.03%     90.42% # number of callpals executed
system.cpu0.kern.callpal::rti                     265      9.23%     99.65% # number of callpals executed
system.cpu0.kern.callpal::callsys                   9      0.31%     99.97% # number of callpals executed
system.cpu0.kern.callpal::imb                       1      0.03%    100.00% # number of callpals executed
system.cpu0.kern.callpal::total                  2870                       # number of callpals executed
system.cpu0.kern.mode_switch::kernel              282                       # number of protection mode switches
system.cpu0.kern.mode_switch::user                 20                       # number of protection mode switches
system.cpu0.kern.mode_switch::idle                  0                       # number of protection mode switches
system.cpu0.kern.mode_good::kernel                 21                      
system.cpu0.kern.mode_good::user                   20                      
system.cpu0.kern.mode_good::idle                    0                      
system.cpu0.kern.mode_switch_good::kernel     0.074468                       # fraction of useful protection mode switches
system.cpu0.kern.mode_switch_good::user             1                       # fraction of useful protection mode switches
system.cpu0.kern.mode_switch_good::idle           nan                       # fraction of useful protection mode switches
system.cpu0.kern.mode_switch_good::total     0.135762                       # fraction of useful protection mode switches
system.cpu0.kern.mode_ticks::kernel          65748000     49.34%     49.34% # number of ticks spent at the given mode
system.cpu0.kern.mode_ticks::user            67496000     50.66%    100.00% # number of ticks spent at the given mode
system.cpu0.kern.mode_ticks::idle                   0      0.00%    100.00% # number of ticks spent at the given mode
system.cpu0.kern.swap_context                      14                       # number of times the context was actually changed
system.cpu0.committedInsts                          0                       # Number of instructions committed
system.cpu0.committedOps                            0                       # Number of ops (including micro ops) committed
system.cpu0.num_int_alu_accesses                    0                       # Number of integer alu accesses
system.cpu0.num_fp_alu_accesses                     0                       # Number of float alu accesses
system.cpu0.num_func_calls                          0                       # number of times a function call or return occured
system.cpu0.num_conditional_control_insts            0                       # number of instructions that are conditional controls
system.cpu0.num_int_insts                           0                       # number of integer instructions
system.cpu0.num_fp_insts                            0                       # number of float instructions
system.cpu0.num_int_register_reads                  0                       # number of times the integer registers were read
system.cpu0.num_int_register_writes                 0                       # number of times the integer registers were written
system.cpu0.num_fp_register_reads                   0                       # number of times the floating registers were read
system.cpu0.num_fp_register_writes                  0                       # number of times the floating registers were written
system.cpu0.num_mem_refs                            0                       # number of memory refs
system.cpu0.num_load_insts                          0                       # Number of load instructions
system.cpu0.num_store_insts                         0                       # Number of store instructions
system.cpu0.num_idle_cycles                         0                       # Number of idle cycles
system.cpu0.num_busy_cycles                         0                       # Number of busy cycles
system.cpu0.not_idle_fraction                       0                       # Percentage of non-idle cycles
system.cpu0.idle_fraction                           1                       # Percentage of idle cycles
system.cpu0.op_class::No_OpClass                    0                       # Class of executed instruction
system.cpu0.op_class::IntAlu                        0                       # Class of executed instruction
system.cpu0.op_class::IntMult                       0                       # Class of executed instruction
system.cpu0.op_class::IntDiv                        0                       # Class of executed instruction
system.cpu0.op_class::FloatAdd                      0                       # Class of executed instruction
system.cpu0.op_class::FloatCmp                      0                       # Class of executed instruction
system.cpu0.op_class::FloatCvt                      0                       # Class of executed instruction
system.cpu0.op_class::FloatMult                     0                       # Class of executed instruction
system.cpu0.op_class::FloatDiv                      0                       # Class of executed instruction
system.cpu0.op_class::FloatSqrt                     0                       # Class of executed instruction
system.cpu0.op_class::SimdAdd                       0                       # Class of executed instruction
system.cpu0.op_class::SimdAddAcc                    0                       # Class of executed instruction
system.cpu0.op_class::SimdAlu                       0                       # Class of executed instruction
system.cpu0.op_class::SimdCmp                       0                       # Class of executed instruction
system.cpu0.op_class::SimdCvt                       0                       # Class of executed instruction
system.cpu0.op_class::SimdMisc                      0                       # Class of executed instruction
system.cpu0.op_class::SimdMult                      0                       # Class of executed instruction
system.cpu0.op_class::SimdMultAcc                   0                       # Class of executed instruction
system.cpu0.op_class::SimdShift                     0                       # Class of executed instruction
system.cpu0.op_class::SimdShiftAcc                  0                       # Class of executed instruction
system.cpu0.op_class::SimdSqrt                      0                       # Class of executed instruction
system.cpu0.op_class::SimdFloatAdd                  0                       # Class of executed instruction
system.cpu0.op_class::SimdFloatAlu                  0                       # Class of executed instruction
system.cpu0.op_class::SimdFloatCmp                  0                       # Class of executed instruction
system.cpu0.op_class::SimdFloatCvt                  0                       # Class of executed instruction
system.cpu0.op_class::SimdFloatDiv                  0                       # Class of executed instruction
system.cpu0.op_class::SimdFloatMisc                 0                       # Class of executed instruction
system.cpu0.op_class::SimdFloatMult                 0                       # Class of executed instruction
system.cpu0.op_class::SimdFloatMultAcc              0                       # Class of executed instruction
system.cpu0.op_class::SimdFloatSqrt                 0                       # Class of executed instruction
system.cpu0.op_class::MemRead                       0                       # Class of executed instruction
system.cpu0.op_class::MemWrite                      0                       # Class of executed instruction
system.cpu0.op_class::IprAccess                     0                       # Class of executed instruction
system.cpu0.op_class::InstPrefetch                  0                       # Class of executed instruction
system.cpu0.op_class::total                         0                       # Class of executed instruction
system.cpu0.dcache.tags.replacements             5920                       # number of replacements
system.cpu0.dcache.tags.tagsinuse          492.914658                       # Cycle average of tags in use
system.cpu0.dcache.tags.total_refs             126093                       # Total number of references to valid blocks.
system.cpu0.dcache.tags.sampled_refs             5920                       # Sample count of references to valid blocks.
system.cpu0.dcache.tags.avg_refs            21.299493                       # Average number of references to valid blocks.
system.cpu0.dcache.tags.warmup_cycle                0                       # Cycle when the warmup percentage was hit.
system.cpu0.dcache.tags.occ_blocks::switch_cpus0.data   492.914658                       # Average occupied blocks per requestor
system.cpu0.dcache.tags.occ_percent::switch_cpus0.data     0.962724                       # Average percentage of cache occupancy
system.cpu0.dcache.tags.occ_percent::total     0.962724                       # Average percentage of cache occupancy
system.cpu0.dcache.tags.occ_task_id_blocks::1024          491                       # Occupied blocks per task id
system.cpu0.dcache.tags.age_task_id_blocks_1024::0            7                       # Occupied blocks per task id
system.cpu0.dcache.tags.age_task_id_blocks_1024::3            9                       # Occupied blocks per task id
system.cpu0.dcache.tags.age_task_id_blocks_1024::4          475                       # Occupied blocks per task id
system.cpu0.dcache.tags.occ_task_id_percent::1024     0.958984                       # Percentage of cache occupancy per task id
system.cpu0.dcache.tags.tag_accesses           462574                       # Number of tag accesses
system.cpu0.dcache.tags.data_accesses          462574                       # Number of data accesses
system.cpu0.dcache.ReadReq_hits::switch_cpus0.data       134453                       # number of ReadReq hits
system.cpu0.dcache.ReadReq_hits::total         134453                       # number of ReadReq hits
system.cpu0.dcache.WriteReq_hits::switch_cpus0.data        82895                       # number of WriteReq hits
system.cpu0.dcache.WriteReq_hits::total         82895                       # number of WriteReq hits
system.cpu0.dcache.LoadLockedReq_hits::switch_cpus0.data         2178                       # number of LoadLockedReq hits
system.cpu0.dcache.LoadLockedReq_hits::total         2178                       # number of LoadLockedReq hits
system.cpu0.dcache.StoreCondReq_hits::switch_cpus0.data         1992                       # number of StoreCondReq hits
system.cpu0.dcache.StoreCondReq_hits::total         1992                       # number of StoreCondReq hits
system.cpu0.dcache.demand_hits::switch_cpus0.data       217348                       # number of demand (read+write) hits
system.cpu0.dcache.demand_hits::total          217348                       # number of demand (read+write) hits
system.cpu0.dcache.overall_hits::switch_cpus0.data       217348                       # number of overall hits
system.cpu0.dcache.overall_hits::total         217348                       # number of overall hits
system.cpu0.dcache.ReadReq_misses::switch_cpus0.data         3827                       # number of ReadReq misses
system.cpu0.dcache.ReadReq_misses::total         3827                       # number of ReadReq misses
system.cpu0.dcache.WriteReq_misses::switch_cpus0.data         2581                       # number of WriteReq misses
system.cpu0.dcache.WriteReq_misses::total         2581                       # number of WriteReq misses
system.cpu0.dcache.LoadLockedReq_misses::switch_cpus0.data          137                       # number of LoadLockedReq misses
system.cpu0.dcache.LoadLockedReq_misses::total          137                       # number of LoadLockedReq misses
system.cpu0.dcache.StoreCondReq_misses::switch_cpus0.data          129                       # number of StoreCondReq misses
system.cpu0.dcache.StoreCondReq_misses::total          129                       # number of StoreCondReq misses
system.cpu0.dcache.demand_misses::switch_cpus0.data         6408                       # number of demand (read+write) misses
system.cpu0.dcache.demand_misses::total          6408                       # number of demand (read+write) misses
system.cpu0.dcache.overall_misses::switch_cpus0.data         6408                       # number of overall misses
system.cpu0.dcache.overall_misses::total         6408                       # number of overall misses
system.cpu0.dcache.ReadReq_accesses::switch_cpus0.data       138280                       # number of ReadReq accesses(hits+misses)
system.cpu0.dcache.ReadReq_accesses::total       138280                       # number of ReadReq accesses(hits+misses)
system.cpu0.dcache.WriteReq_accesses::switch_cpus0.data        85476                       # number of WriteReq accesses(hits+misses)
system.cpu0.dcache.WriteReq_accesses::total        85476                       # number of WriteReq accesses(hits+misses)
system.cpu0.dcache.LoadLockedReq_accesses::switch_cpus0.data         2315                       # number of LoadLockedReq accesses(hits+misses)
system.cpu0.dcache.LoadLockedReq_accesses::total         2315                       # number of LoadLockedReq accesses(hits+misses)
system.cpu0.dcache.StoreCondReq_accesses::switch_cpus0.data         2121                       # number of StoreCondReq accesses(hits+misses)
system.cpu0.dcache.StoreCondReq_accesses::total         2121                       # number of StoreCondReq accesses(hits+misses)
system.cpu0.dcache.demand_accesses::switch_cpus0.data       223756                       # number of demand (read+write) accesses
system.cpu0.dcache.demand_accesses::total       223756                       # number of demand (read+write) accesses
system.cpu0.dcache.overall_accesses::switch_cpus0.data       223756                       # number of overall (read+write) accesses
system.cpu0.dcache.overall_accesses::total       223756                       # number of overall (read+write) accesses
system.cpu0.dcache.ReadReq_miss_rate::switch_cpus0.data     0.027676                       # miss rate for ReadReq accesses
system.cpu0.dcache.ReadReq_miss_rate::total     0.027676                       # miss rate for ReadReq accesses
system.cpu0.dcache.WriteReq_miss_rate::switch_cpus0.data     0.030196                       # miss rate for WriteReq accesses
system.cpu0.dcache.WriteReq_miss_rate::total     0.030196                       # miss rate for WriteReq accesses
system.cpu0.dcache.LoadLockedReq_miss_rate::switch_cpus0.data     0.059179                       # miss rate for LoadLockedReq accesses
system.cpu0.dcache.LoadLockedReq_miss_rate::total     0.059179                       # miss rate for LoadLockedReq accesses
system.cpu0.dcache.StoreCondReq_miss_rate::switch_cpus0.data     0.060820                       # miss rate for StoreCondReq accesses
system.cpu0.dcache.StoreCondReq_miss_rate::total     0.060820                       # miss rate for StoreCondReq accesses
system.cpu0.dcache.demand_miss_rate::switch_cpus0.data     0.028638                       # miss rate for demand accesses
system.cpu0.dcache.demand_miss_rate::total     0.028638                       # miss rate for demand accesses
system.cpu0.dcache.overall_miss_rate::switch_cpus0.data     0.028638                       # miss rate for overall accesses
system.cpu0.dcache.overall_miss_rate::total     0.028638                       # miss rate for overall accesses
system.cpu0.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu0.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu0.dcache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu0.dcache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu0.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu0.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu0.dcache.fast_writes                      0                       # number of fast writes performed
system.cpu0.dcache.cache_copies                     0                       # number of cache copies performed
system.cpu0.dcache.writebacks::writebacks         3337                       # number of writebacks
system.cpu0.dcache.writebacks::total             3337                       # number of writebacks
system.cpu0.dcache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu0.icache.tags.replacements             3704                       # number of replacements
system.cpu0.icache.tags.tagsinuse          511.999952                       # Cycle average of tags in use
system.cpu0.icache.tags.total_refs             541137                       # Total number of references to valid blocks.
system.cpu0.icache.tags.sampled_refs             3704                       # Sample count of references to valid blocks.
system.cpu0.icache.tags.avg_refs           146.095302                       # Average number of references to valid blocks.
system.cpu0.icache.tags.warmup_cycle                0                       # Cycle when the warmup percentage was hit.
system.cpu0.icache.tags.occ_blocks::cpu0.inst     0.001250                       # Average occupied blocks per requestor
system.cpu0.icache.tags.occ_blocks::switch_cpus0.inst   511.998703                       # Average occupied blocks per requestor
system.cpu0.icache.tags.occ_percent::cpu0.inst     0.000002                       # Average percentage of cache occupancy
system.cpu0.icache.tags.occ_percent::switch_cpus0.inst     0.999997                       # Average percentage of cache occupancy
system.cpu0.icache.tags.occ_percent::total     1.000000                       # Average percentage of cache occupancy
system.cpu0.icache.tags.occ_task_id_blocks::1024          512                       # Occupied blocks per task id
system.cpu0.icache.tags.age_task_id_blocks_1024::0           26                       # Occupied blocks per task id
system.cpu0.icache.tags.age_task_id_blocks_1024::2            1                       # Occupied blocks per task id
system.cpu0.icache.tags.age_task_id_blocks_1024::3           18                       # Occupied blocks per task id
system.cpu0.icache.tags.age_task_id_blocks_1024::4          467                       # Occupied blocks per task id
system.cpu0.icache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu0.icache.tags.tag_accesses          1349192                       # Number of tag accesses
system.cpu0.icache.tags.data_accesses         1349192                       # Number of data accesses
system.cpu0.icache.ReadReq_hits::switch_cpus0.inst       669037                       # number of ReadReq hits
system.cpu0.icache.ReadReq_hits::total         669037                       # number of ReadReq hits
system.cpu0.icache.demand_hits::switch_cpus0.inst       669037                       # number of demand (read+write) hits
system.cpu0.icache.demand_hits::total          669037                       # number of demand (read+write) hits
system.cpu0.icache.overall_hits::switch_cpus0.inst       669037                       # number of overall hits
system.cpu0.icache.overall_hits::total         669037                       # number of overall hits
system.cpu0.icache.ReadReq_misses::switch_cpus0.inst         3706                       # number of ReadReq misses
system.cpu0.icache.ReadReq_misses::total         3706                       # number of ReadReq misses
system.cpu0.icache.demand_misses::switch_cpus0.inst         3706                       # number of demand (read+write) misses
system.cpu0.icache.demand_misses::total          3706                       # number of demand (read+write) misses
system.cpu0.icache.overall_misses::switch_cpus0.inst         3706                       # number of overall misses
system.cpu0.icache.overall_misses::total         3706                       # number of overall misses
system.cpu0.icache.ReadReq_accesses::switch_cpus0.inst       672743                       # number of ReadReq accesses(hits+misses)
system.cpu0.icache.ReadReq_accesses::total       672743                       # number of ReadReq accesses(hits+misses)
system.cpu0.icache.demand_accesses::switch_cpus0.inst       672743                       # number of demand (read+write) accesses
system.cpu0.icache.demand_accesses::total       672743                       # number of demand (read+write) accesses
system.cpu0.icache.overall_accesses::switch_cpus0.inst       672743                       # number of overall (read+write) accesses
system.cpu0.icache.overall_accesses::total       672743                       # number of overall (read+write) accesses
system.cpu0.icache.ReadReq_miss_rate::switch_cpus0.inst     0.005509                       # miss rate for ReadReq accesses
system.cpu0.icache.ReadReq_miss_rate::total     0.005509                       # miss rate for ReadReq accesses
system.cpu0.icache.demand_miss_rate::switch_cpus0.inst     0.005509                       # miss rate for demand accesses
system.cpu0.icache.demand_miss_rate::total     0.005509                       # miss rate for demand accesses
system.cpu0.icache.overall_miss_rate::switch_cpus0.inst     0.005509                       # miss rate for overall accesses
system.cpu0.icache.overall_miss_rate::total     0.005509                       # miss rate for overall accesses
system.cpu0.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu0.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu0.icache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu0.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu0.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu0.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu0.icache.fast_writes                      0                       # number of fast writes performed
system.cpu0.icache.cache_copies                     0                       # number of cache copies performed
system.cpu0.icache.writebacks::writebacks         3704                       # number of writebacks
system.cpu0.icache.writebacks::total             3704                       # number of writebacks
system.cpu0.icache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu1.dtb.fetch_hits                          0                       # ITB hits
system.cpu1.dtb.fetch_misses                        0                       # ITB misses
system.cpu1.dtb.fetch_acv                           0                       # ITB acv
system.cpu1.dtb.fetch_accesses                      0                       # ITB accesses
system.cpu1.dtb.read_hits                           0                       # DTB read hits
system.cpu1.dtb.read_misses                         0                       # DTB read misses
system.cpu1.dtb.read_acv                            0                       # DTB read access violations
system.cpu1.dtb.read_accesses                       0                       # DTB read accesses
system.cpu1.dtb.write_hits                          0                       # DTB write hits
system.cpu1.dtb.write_misses                        0                       # DTB write misses
system.cpu1.dtb.write_acv                           0                       # DTB write access violations
system.cpu1.dtb.write_accesses                      0                       # DTB write accesses
system.cpu1.dtb.data_hits                           0                       # DTB hits
system.cpu1.dtb.data_misses                         0                       # DTB misses
system.cpu1.dtb.data_acv                            0                       # DTB access violations
system.cpu1.dtb.data_accesses                       0                       # DTB accesses
system.cpu1.itb.fetch_hits                          0                       # ITB hits
system.cpu1.itb.fetch_misses                        0                       # ITB misses
system.cpu1.itb.fetch_acv                           0                       # ITB acv
system.cpu1.itb.fetch_accesses                      0                       # ITB accesses
system.cpu1.itb.read_hits                           0                       # DTB read hits
system.cpu1.itb.read_misses                         0                       # DTB read misses
system.cpu1.itb.read_acv                            0                       # DTB read access violations
system.cpu1.itb.read_accesses                       0                       # DTB read accesses
system.cpu1.itb.write_hits                          0                       # DTB write hits
system.cpu1.itb.write_misses                        0                       # DTB write misses
system.cpu1.itb.write_acv                           0                       # DTB write access violations
system.cpu1.itb.write_accesses                      0                       # DTB write accesses
system.cpu1.itb.data_hits                           0                       # DTB hits
system.cpu1.itb.data_misses                         0                       # DTB misses
system.cpu1.itb.data_acv                            0                       # DTB access violations
system.cpu1.itb.data_accesses                       0                       # DTB accesses
system.cpu1.numCycles                               0                       # number of cpu cycles simulated
system.cpu1.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu1.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu1.kern.inst.arm                           0                       # number of arm instructions executed
system.cpu1.kern.inst.quiesce                      81                       # number of quiesce instructions executed
system.cpu1.kern.inst.hwrei                      2189                       # number of hwrei instructions executed
system.cpu1.kern.ipl_count::0                     434     29.89%     29.89% # number of times we switched to this ipl
system.cpu1.kern.ipl_count::22                     76      5.23%     35.12% # number of times we switched to this ipl
system.cpu1.kern.ipl_count::30                      2      0.14%     35.26% # number of times we switched to this ipl
system.cpu1.kern.ipl_count::31                    940     64.74%    100.00% # number of times we switched to this ipl
system.cpu1.kern.ipl_count::total                1452                       # number of times we switched to this ipl
system.cpu1.kern.ipl_good::0                      434     45.97%     45.97% # number of times we switched to this ipl from a different ipl
system.cpu1.kern.ipl_good::22                      76      8.05%     54.03% # number of times we switched to this ipl from a different ipl
system.cpu1.kern.ipl_good::30                       2      0.21%     54.24% # number of times we switched to this ipl from a different ipl
system.cpu1.kern.ipl_good::31                     432     45.76%    100.00% # number of times we switched to this ipl from a different ipl
system.cpu1.kern.ipl_good::total                  944                       # number of times we switched to this ipl from a different ipl
system.cpu1.kern.ipl_ticks::0             74087229500     99.93%     99.93% # number of cycles we spent at this ipl
system.cpu1.kern.ipl_ticks::22                3724000      0.01%     99.94% # number of cycles we spent at this ipl
system.cpu1.kern.ipl_ticks::30                 321000      0.00%     99.94% # number of cycles we spent at this ipl
system.cpu1.kern.ipl_ticks::31               47844000      0.06%    100.00% # number of cycles we spent at this ipl
system.cpu1.kern.ipl_ticks::total         74139118500                       # number of cycles we spent at this ipl
system.cpu1.kern.ipl_used::0                        1                       # fraction of swpipl calls that actually changed the ipl
system.cpu1.kern.ipl_used::22                       1                       # fraction of swpipl calls that actually changed the ipl
system.cpu1.kern.ipl_used::30                       1                       # fraction of swpipl calls that actually changed the ipl
system.cpu1.kern.ipl_used::31                0.459574                       # fraction of swpipl calls that actually changed the ipl
system.cpu1.kern.ipl_used::total             0.650138                       # fraction of swpipl calls that actually changed the ipl
system.cpu1.kern.syscall::6                         1     33.33%     33.33% # number of syscalls executed
system.cpu1.kern.syscall::48                        1     33.33%     66.67% # number of syscalls executed
system.cpu1.kern.syscall::59                        1     33.33%    100.00% # number of syscalls executed
system.cpu1.kern.syscall::total                     3                       # number of syscalls executed
system.cpu1.kern.callpal::swpctx                   57      3.56%      3.56% # number of callpals executed
system.cpu1.kern.callpal::tbi                       4      0.25%      3.81% # number of callpals executed
system.cpu1.kern.callpal::swpipl                 1229     76.81%     80.62% # number of callpals executed
system.cpu1.kern.callpal::rdps                    155      9.69%     90.31% # number of callpals executed
system.cpu1.kern.callpal::rti                     145      9.06%     99.37% # number of callpals executed
system.cpu1.kern.callpal::callsys                   9      0.56%     99.94% # number of callpals executed
system.cpu1.kern.callpal::imb                       1      0.06%    100.00% # number of callpals executed
system.cpu1.kern.callpal::total                  1600                       # number of callpals executed
system.cpu1.kern.mode_switch::kernel              122                       # number of protection mode switches
system.cpu1.kern.mode_switch::user                 67                       # number of protection mode switches
system.cpu1.kern.mode_switch::idle                 80                       # number of protection mode switches
system.cpu1.kern.mode_good::kernel                 68                      
system.cpu1.kern.mode_good::user                   67                      
system.cpu1.kern.mode_good::idle                    1                      
system.cpu1.kern.mode_switch_good::kernel     0.557377                       # fraction of useful protection mode switches
system.cpu1.kern.mode_switch_good::user             1                       # fraction of useful protection mode switches
system.cpu1.kern.mode_switch_good::idle      0.012500                       # fraction of useful protection mode switches
system.cpu1.kern.mode_switch_good::total     0.505576                       # fraction of useful protection mode switches
system.cpu1.kern.mode_ticks::kernel          67481000      5.28%      5.28% # number of ticks spent at the given mode
system.cpu1.kern.mode_ticks::user             8211000      0.64%      5.92% # number of ticks spent at the given mode
system.cpu1.kern.mode_ticks::idle          1202719000     94.08%    100.00% # number of ticks spent at the given mode
system.cpu1.kern.swap_context                      57                       # number of times the context was actually changed
system.cpu1.committedInsts                          0                       # Number of instructions committed
system.cpu1.committedOps                            0                       # Number of ops (including micro ops) committed
system.cpu1.num_int_alu_accesses                    0                       # Number of integer alu accesses
system.cpu1.num_fp_alu_accesses                     0                       # Number of float alu accesses
system.cpu1.num_func_calls                          0                       # number of times a function call or return occured
system.cpu1.num_conditional_control_insts            0                       # number of instructions that are conditional controls
system.cpu1.num_int_insts                           0                       # number of integer instructions
system.cpu1.num_fp_insts                            0                       # number of float instructions
system.cpu1.num_int_register_reads                  0                       # number of times the integer registers were read
system.cpu1.num_int_register_writes                 0                       # number of times the integer registers were written
system.cpu1.num_fp_register_reads                   0                       # number of times the floating registers were read
system.cpu1.num_fp_register_writes                  0                       # number of times the floating registers were written
system.cpu1.num_mem_refs                            0                       # number of memory refs
system.cpu1.num_load_insts                          0                       # Number of load instructions
system.cpu1.num_store_insts                         0                       # Number of store instructions
system.cpu1.num_idle_cycles                         0                       # Number of idle cycles
system.cpu1.num_busy_cycles                         0                       # Number of busy cycles
system.cpu1.not_idle_fraction                       0                       # Percentage of non-idle cycles
system.cpu1.idle_fraction                           1                       # Percentage of idle cycles
system.cpu1.op_class::No_OpClass                    0                       # Class of executed instruction
system.cpu1.op_class::IntAlu                        0                       # Class of executed instruction
system.cpu1.op_class::IntMult                       0                       # Class of executed instruction
system.cpu1.op_class::IntDiv                        0                       # Class of executed instruction
system.cpu1.op_class::FloatAdd                      0                       # Class of executed instruction
system.cpu1.op_class::FloatCmp                      0                       # Class of executed instruction
system.cpu1.op_class::FloatCvt                      0                       # Class of executed instruction
system.cpu1.op_class::FloatMult                     0                       # Class of executed instruction
system.cpu1.op_class::FloatDiv                      0                       # Class of executed instruction
system.cpu1.op_class::FloatSqrt                     0                       # Class of executed instruction
system.cpu1.op_class::SimdAdd                       0                       # Class of executed instruction
system.cpu1.op_class::SimdAddAcc                    0                       # Class of executed instruction
system.cpu1.op_class::SimdAlu                       0                       # Class of executed instruction
system.cpu1.op_class::SimdCmp                       0                       # Class of executed instruction
system.cpu1.op_class::SimdCvt                       0                       # Class of executed instruction
system.cpu1.op_class::SimdMisc                      0                       # Class of executed instruction
system.cpu1.op_class::SimdMult                      0                       # Class of executed instruction
system.cpu1.op_class::SimdMultAcc                   0                       # Class of executed instruction
system.cpu1.op_class::SimdShift                     0                       # Class of executed instruction
system.cpu1.op_class::SimdShiftAcc                  0                       # Class of executed instruction
system.cpu1.op_class::SimdSqrt                      0                       # Class of executed instruction
system.cpu1.op_class::SimdFloatAdd                  0                       # Class of executed instruction
system.cpu1.op_class::SimdFloatAlu                  0                       # Class of executed instruction
system.cpu1.op_class::SimdFloatCmp                  0                       # Class of executed instruction
system.cpu1.op_class::SimdFloatCvt                  0                       # Class of executed instruction
system.cpu1.op_class::SimdFloatDiv                  0                       # Class of executed instruction
system.cpu1.op_class::SimdFloatMisc                 0                       # Class of executed instruction
system.cpu1.op_class::SimdFloatMult                 0                       # Class of executed instruction
system.cpu1.op_class::SimdFloatMultAcc              0                       # Class of executed instruction
system.cpu1.op_class::SimdFloatSqrt                 0                       # Class of executed instruction
system.cpu1.op_class::MemRead                       0                       # Class of executed instruction
system.cpu1.op_class::MemWrite                      0                       # Class of executed instruction
system.cpu1.op_class::IprAccess                     0                       # Class of executed instruction
system.cpu1.op_class::InstPrefetch                  0                       # Class of executed instruction
system.cpu1.op_class::total                         0                       # Class of executed instruction
system.cpu1.dcache.tags.replacements             3016                       # number of replacements
system.cpu1.dcache.tags.tagsinuse          435.984901                       # Cycle average of tags in use
system.cpu1.dcache.tags.total_refs              41292                       # Total number of references to valid blocks.
system.cpu1.dcache.tags.sampled_refs             3016                       # Sample count of references to valid blocks.
system.cpu1.dcache.tags.avg_refs            13.690981                       # Average number of references to valid blocks.
system.cpu1.dcache.tags.warmup_cycle                0                       # Cycle when the warmup percentage was hit.
system.cpu1.dcache.tags.occ_blocks::cpu1.data     5.631506                       # Average occupied blocks per requestor
system.cpu1.dcache.tags.occ_blocks::switch_cpus1.data   430.353395                       # Average occupied blocks per requestor
system.cpu1.dcache.tags.occ_percent::cpu1.data     0.010999                       # Average percentage of cache occupancy
system.cpu1.dcache.tags.occ_percent::switch_cpus1.data     0.840534                       # Average percentage of cache occupancy
system.cpu1.dcache.tags.occ_percent::total     0.851533                       # Average percentage of cache occupancy
system.cpu1.dcache.tags.occ_task_id_blocks::1024          435                       # Occupied blocks per task id
system.cpu1.dcache.tags.age_task_id_blocks_1024::2            1                       # Occupied blocks per task id
system.cpu1.dcache.tags.age_task_id_blocks_1024::3           12                       # Occupied blocks per task id
system.cpu1.dcache.tags.age_task_id_blocks_1024::4          422                       # Occupied blocks per task id
system.cpu1.dcache.tags.occ_task_id_percent::1024     0.849609                       # Percentage of cache occupancy per task id
system.cpu1.dcache.tags.tag_accesses           177139                       # Number of tag accesses
system.cpu1.dcache.tags.data_accesses          177139                       # Number of data accesses
system.cpu1.dcache.ReadReq_hits::switch_cpus1.data        52710                       # number of ReadReq hits
system.cpu1.dcache.ReadReq_hits::total          52710                       # number of ReadReq hits
system.cpu1.dcache.WriteReq_hits::switch_cpus1.data        29285                       # number of WriteReq hits
system.cpu1.dcache.WriteReq_hits::total         29285                       # number of WriteReq hits
system.cpu1.dcache.LoadLockedReq_hits::switch_cpus1.data          649                       # number of LoadLockedReq hits
system.cpu1.dcache.LoadLockedReq_hits::total          649                       # number of LoadLockedReq hits
system.cpu1.dcache.StoreCondReq_hits::switch_cpus1.data          670                       # number of StoreCondReq hits
system.cpu1.dcache.StoreCondReq_hits::total          670                       # number of StoreCondReq hits
system.cpu1.dcache.demand_hits::switch_cpus1.data        81995                       # number of demand (read+write) hits
system.cpu1.dcache.demand_hits::total           81995                       # number of demand (read+write) hits
system.cpu1.dcache.overall_hits::switch_cpus1.data        81995                       # number of overall hits
system.cpu1.dcache.overall_hits::total          81995                       # number of overall hits
system.cpu1.dcache.ReadReq_misses::switch_cpus1.data         2568                       # number of ReadReq misses
system.cpu1.dcache.ReadReq_misses::total         2568                       # number of ReadReq misses
system.cpu1.dcache.WriteReq_misses::switch_cpus1.data          869                       # number of WriteReq misses
system.cpu1.dcache.WriteReq_misses::total          869                       # number of WriteReq misses
system.cpu1.dcache.LoadLockedReq_misses::switch_cpus1.data           65                       # number of LoadLockedReq misses
system.cpu1.dcache.LoadLockedReq_misses::total           65                       # number of LoadLockedReq misses
system.cpu1.dcache.StoreCondReq_misses::switch_cpus1.data           37                       # number of StoreCondReq misses
system.cpu1.dcache.StoreCondReq_misses::total           37                       # number of StoreCondReq misses
system.cpu1.dcache.demand_misses::switch_cpus1.data         3437                       # number of demand (read+write) misses
system.cpu1.dcache.demand_misses::total          3437                       # number of demand (read+write) misses
system.cpu1.dcache.overall_misses::switch_cpus1.data         3437                       # number of overall misses
system.cpu1.dcache.overall_misses::total         3437                       # number of overall misses
system.cpu1.dcache.ReadReq_accesses::switch_cpus1.data        55278                       # number of ReadReq accesses(hits+misses)
system.cpu1.dcache.ReadReq_accesses::total        55278                       # number of ReadReq accesses(hits+misses)
system.cpu1.dcache.WriteReq_accesses::switch_cpus1.data        30154                       # number of WriteReq accesses(hits+misses)
system.cpu1.dcache.WriteReq_accesses::total        30154                       # number of WriteReq accesses(hits+misses)
system.cpu1.dcache.LoadLockedReq_accesses::switch_cpus1.data          714                       # number of LoadLockedReq accesses(hits+misses)
system.cpu1.dcache.LoadLockedReq_accesses::total          714                       # number of LoadLockedReq accesses(hits+misses)
system.cpu1.dcache.StoreCondReq_accesses::switch_cpus1.data          707                       # number of StoreCondReq accesses(hits+misses)
system.cpu1.dcache.StoreCondReq_accesses::total          707                       # number of StoreCondReq accesses(hits+misses)
system.cpu1.dcache.demand_accesses::switch_cpus1.data        85432                       # number of demand (read+write) accesses
system.cpu1.dcache.demand_accesses::total        85432                       # number of demand (read+write) accesses
system.cpu1.dcache.overall_accesses::switch_cpus1.data        85432                       # number of overall (read+write) accesses
system.cpu1.dcache.overall_accesses::total        85432                       # number of overall (read+write) accesses
system.cpu1.dcache.ReadReq_miss_rate::switch_cpus1.data     0.046456                       # miss rate for ReadReq accesses
system.cpu1.dcache.ReadReq_miss_rate::total     0.046456                       # miss rate for ReadReq accesses
system.cpu1.dcache.WriteReq_miss_rate::switch_cpus1.data     0.028819                       # miss rate for WriteReq accesses
system.cpu1.dcache.WriteReq_miss_rate::total     0.028819                       # miss rate for WriteReq accesses
system.cpu1.dcache.LoadLockedReq_miss_rate::switch_cpus1.data     0.091036                       # miss rate for LoadLockedReq accesses
system.cpu1.dcache.LoadLockedReq_miss_rate::total     0.091036                       # miss rate for LoadLockedReq accesses
system.cpu1.dcache.StoreCondReq_miss_rate::switch_cpus1.data     0.052334                       # miss rate for StoreCondReq accesses
system.cpu1.dcache.StoreCondReq_miss_rate::total     0.052334                       # miss rate for StoreCondReq accesses
system.cpu1.dcache.demand_miss_rate::switch_cpus1.data     0.040231                       # miss rate for demand accesses
system.cpu1.dcache.demand_miss_rate::total     0.040231                       # miss rate for demand accesses
system.cpu1.dcache.overall_miss_rate::switch_cpus1.data     0.040231                       # miss rate for overall accesses
system.cpu1.dcache.overall_miss_rate::total     0.040231                       # miss rate for overall accesses
system.cpu1.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu1.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu1.dcache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu1.dcache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu1.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu1.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu1.dcache.fast_writes                      0                       # number of fast writes performed
system.cpu1.dcache.cache_copies                     0                       # number of cache copies performed
system.cpu1.dcache.writebacks::writebacks         1344                       # number of writebacks
system.cpu1.dcache.writebacks::total             1344                       # number of writebacks
system.cpu1.dcache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu1.icache.tags.replacements             2293                       # number of replacements
system.cpu1.icache.tags.tagsinuse                 512                       # Cycle average of tags in use
system.cpu1.icache.tags.total_refs             163608                       # Total number of references to valid blocks.
system.cpu1.icache.tags.sampled_refs             2293                       # Sample count of references to valid blocks.
system.cpu1.icache.tags.avg_refs            71.351068                       # Average number of references to valid blocks.
system.cpu1.icache.tags.warmup_cycle                0                       # Cycle when the warmup percentage was hit.
system.cpu1.icache.tags.occ_blocks::cpu1.inst    36.811144                       # Average occupied blocks per requestor
system.cpu1.icache.tags.occ_blocks::switch_cpus1.inst   475.188856                       # Average occupied blocks per requestor
system.cpu1.icache.tags.occ_percent::cpu1.inst     0.071897                       # Average percentage of cache occupancy
system.cpu1.icache.tags.occ_percent::switch_cpus1.inst     0.928103                       # Average percentage of cache occupancy
system.cpu1.icache.tags.occ_percent::total            1                       # Average percentage of cache occupancy
system.cpu1.icache.tags.occ_task_id_blocks::1024          512                       # Occupied blocks per task id
system.cpu1.icache.tags.age_task_id_blocks_1024::2            2                       # Occupied blocks per task id
system.cpu1.icache.tags.age_task_id_blocks_1024::3           12                       # Occupied blocks per task id
system.cpu1.icache.tags.age_task_id_blocks_1024::4          498                       # Occupied blocks per task id
system.cpu1.icache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu1.icache.tags.tag_accesses           572469                       # Number of tag accesses
system.cpu1.icache.tags.data_accesses          572469                       # Number of data accesses
system.cpu1.icache.ReadReq_hits::switch_cpus1.inst       282795                       # number of ReadReq hits
system.cpu1.icache.ReadReq_hits::total         282795                       # number of ReadReq hits
system.cpu1.icache.demand_hits::switch_cpus1.inst       282795                       # number of demand (read+write) hits
system.cpu1.icache.demand_hits::total          282795                       # number of demand (read+write) hits
system.cpu1.icache.overall_hits::switch_cpus1.inst       282795                       # number of overall hits
system.cpu1.icache.overall_hits::total         282795                       # number of overall hits
system.cpu1.icache.ReadReq_misses::switch_cpus1.inst         2293                       # number of ReadReq misses
system.cpu1.icache.ReadReq_misses::total         2293                       # number of ReadReq misses
system.cpu1.icache.demand_misses::switch_cpus1.inst         2293                       # number of demand (read+write) misses
system.cpu1.icache.demand_misses::total          2293                       # number of demand (read+write) misses
system.cpu1.icache.overall_misses::switch_cpus1.inst         2293                       # number of overall misses
system.cpu1.icache.overall_misses::total         2293                       # number of overall misses
system.cpu1.icache.ReadReq_accesses::switch_cpus1.inst       285088                       # number of ReadReq accesses(hits+misses)
system.cpu1.icache.ReadReq_accesses::total       285088                       # number of ReadReq accesses(hits+misses)
system.cpu1.icache.demand_accesses::switch_cpus1.inst       285088                       # number of demand (read+write) accesses
system.cpu1.icache.demand_accesses::total       285088                       # number of demand (read+write) accesses
system.cpu1.icache.overall_accesses::switch_cpus1.inst       285088                       # number of overall (read+write) accesses
system.cpu1.icache.overall_accesses::total       285088                       # number of overall (read+write) accesses
system.cpu1.icache.ReadReq_miss_rate::switch_cpus1.inst     0.008043                       # miss rate for ReadReq accesses
system.cpu1.icache.ReadReq_miss_rate::total     0.008043                       # miss rate for ReadReq accesses
system.cpu1.icache.demand_miss_rate::switch_cpus1.inst     0.008043                       # miss rate for demand accesses
system.cpu1.icache.demand_miss_rate::total     0.008043                       # miss rate for demand accesses
system.cpu1.icache.overall_miss_rate::switch_cpus1.inst     0.008043                       # miss rate for overall accesses
system.cpu1.icache.overall_miss_rate::total     0.008043                       # miss rate for overall accesses
system.cpu1.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu1.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu1.icache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu1.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu1.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu1.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu1.icache.fast_writes                      0                       # number of fast writes performed
system.cpu1.icache.cache_copies                     0                       # number of cache copies performed
system.cpu1.icache.writebacks::writebacks         2293                       # number of writebacks
system.cpu1.icache.writebacks::total             2293                       # number of writebacks
system.cpu1.icache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu2.dtb.fetch_hits                          0                       # ITB hits
system.cpu2.dtb.fetch_misses                        0                       # ITB misses
system.cpu2.dtb.fetch_acv                           0                       # ITB acv
system.cpu2.dtb.fetch_accesses                      0                       # ITB accesses
system.cpu2.dtb.read_hits                           0                       # DTB read hits
system.cpu2.dtb.read_misses                         0                       # DTB read misses
system.cpu2.dtb.read_acv                            0                       # DTB read access violations
system.cpu2.dtb.read_accesses                       0                       # DTB read accesses
system.cpu2.dtb.write_hits                          0                       # DTB write hits
system.cpu2.dtb.write_misses                        0                       # DTB write misses
system.cpu2.dtb.write_acv                           0                       # DTB write access violations
system.cpu2.dtb.write_accesses                      0                       # DTB write accesses
system.cpu2.dtb.data_hits                           0                       # DTB hits
system.cpu2.dtb.data_misses                         0                       # DTB misses
system.cpu2.dtb.data_acv                            0                       # DTB access violations
system.cpu2.dtb.data_accesses                       0                       # DTB accesses
system.cpu2.itb.fetch_hits                          0                       # ITB hits
system.cpu2.itb.fetch_misses                        0                       # ITB misses
system.cpu2.itb.fetch_acv                           0                       # ITB acv
system.cpu2.itb.fetch_accesses                      0                       # ITB accesses
system.cpu2.itb.read_hits                           0                       # DTB read hits
system.cpu2.itb.read_misses                         0                       # DTB read misses
system.cpu2.itb.read_acv                            0                       # DTB read access violations
system.cpu2.itb.read_accesses                       0                       # DTB read accesses
system.cpu2.itb.write_hits                          0                       # DTB write hits
system.cpu2.itb.write_misses                        0                       # DTB write misses
system.cpu2.itb.write_acv                           0                       # DTB write access violations
system.cpu2.itb.write_accesses                      0                       # DTB write accesses
system.cpu2.itb.data_hits                           0                       # DTB hits
system.cpu2.itb.data_misses                         0                       # DTB misses
system.cpu2.itb.data_acv                            0                       # DTB access violations
system.cpu2.itb.data_accesses                       0                       # DTB accesses
system.cpu2.numCycles                               0                       # number of cpu cycles simulated
system.cpu2.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu2.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu2.kern.inst.arm                           0                       # number of arm instructions executed
system.cpu2.kern.inst.quiesce                     126                       # number of quiesce instructions executed
system.cpu2.kern.inst.hwrei                     91507                       # number of hwrei instructions executed
system.cpu2.kern.ipl_count::0                    5269     42.95%     42.95% # number of times we switched to this ipl
system.cpu2.kern.ipl_count::21                     40      0.33%     43.27% # number of times we switched to this ipl
system.cpu2.kern.ipl_count::22                     76      0.62%     43.89% # number of times we switched to this ipl
system.cpu2.kern.ipl_count::31                   6884     56.11%    100.00% # number of times we switched to this ipl
system.cpu2.kern.ipl_count::total               12269                       # number of times we switched to this ipl
system.cpu2.kern.ipl_good::0                     5268     49.46%     49.46% # number of times we switched to this ipl from a different ipl
system.cpu2.kern.ipl_good::21                      40      0.38%     49.83% # number of times we switched to this ipl from a different ipl
system.cpu2.kern.ipl_good::22                      76      0.71%     50.54% # number of times we switched to this ipl from a different ipl
system.cpu2.kern.ipl_good::31                    5268     49.46%    100.00% # number of times we switched to this ipl from a different ipl
system.cpu2.kern.ipl_good::total                10652                       # number of times we switched to this ipl from a different ipl
system.cpu2.kern.ipl_ticks::0             74322327000     99.06%     99.06% # number of cycles we spent at this ipl
system.cpu2.kern.ipl_ticks::21                2860000      0.00%     99.07% # number of cycles we spent at this ipl
system.cpu2.kern.ipl_ticks::22                3724000      0.00%     99.07% # number of cycles we spent at this ipl
system.cpu2.kern.ipl_ticks::31              697494000      0.93%    100.00% # number of cycles we spent at this ipl
system.cpu2.kern.ipl_ticks::total         75026405000                       # number of cycles we spent at this ipl
system.cpu2.kern.ipl_used::0                 0.999810                       # fraction of swpipl calls that actually changed the ipl
system.cpu2.kern.ipl_used::21                       1                       # fraction of swpipl calls that actually changed the ipl
system.cpu2.kern.ipl_used::22                       1                       # fraction of swpipl calls that actually changed the ipl
system.cpu2.kern.ipl_used::31                0.765253                       # fraction of swpipl calls that actually changed the ipl
system.cpu2.kern.ipl_used::total             0.868204                       # fraction of swpipl calls that actually changed the ipl
system.cpu2.kern.syscall::3                       161     68.22%     68.22% # number of syscalls executed
system.cpu2.kern.syscall::4                         6      2.54%     70.76% # number of syscalls executed
system.cpu2.kern.syscall::6                         1      0.42%     71.19% # number of syscalls executed
system.cpu2.kern.syscall::17                       57     24.15%     95.34% # number of syscalls executed
system.cpu2.kern.syscall::45                        1      0.42%     95.76% # number of syscalls executed
system.cpu2.kern.syscall::54                        1      0.42%     96.19% # number of syscalls executed
system.cpu2.kern.syscall::71                        6      2.54%     98.73% # number of syscalls executed
system.cpu2.kern.syscall::144                       1      0.42%     99.15% # number of syscalls executed
system.cpu2.kern.syscall::256                       1      0.42%     99.58% # number of syscalls executed
system.cpu2.kern.syscall::257                       1      0.42%    100.00% # number of syscalls executed
system.cpu2.kern.syscall::total                   236                       # number of syscalls executed
system.cpu2.kern.callpal::wripir                    8      0.02%      0.02% # number of callpals executed
system.cpu2.kern.callpal::swpctx                  128      0.26%      0.27% # number of callpals executed
system.cpu2.kern.callpal::tbi                       1      0.00%      0.27% # number of callpals executed
system.cpu2.kern.callpal::swpipl                10193     20.39%     20.66% # number of callpals executed
system.cpu2.kern.callpal::rdps                    345      0.69%     21.35% # number of callpals executed
system.cpu2.kern.callpal::wrusp                     1      0.00%     21.35% # number of callpals executed
system.cpu2.kern.callpal::rti                    1960      3.92%     25.27% # number of callpals executed
system.cpu2.kern.callpal::callsys                 245      0.49%     25.76% # number of callpals executed
system.cpu2.kern.callpal::imb                       1      0.00%     25.76% # number of callpals executed
system.cpu2.kern.callpal::rdunique              37118     74.23%    100.00% # number of callpals executed
system.cpu2.kern.callpal::wrunique                  1      0.00%    100.00% # number of callpals executed
system.cpu2.kern.callpal::total                 50001                       # number of callpals executed
system.cpu2.kern.mode_switch::kernel             2087                       # number of protection mode switches
system.cpu2.kern.mode_switch::user               1915                       # number of protection mode switches
system.cpu2.kern.mode_switch::idle                  0                       # number of protection mode switches
system.cpu2.kern.mode_good::kernel               1914                      
system.cpu2.kern.mode_good::user                 1915                      
system.cpu2.kern.mode_good::idle                    0                      
system.cpu2.kern.mode_switch_good::kernel     0.917106                       # fraction of useful protection mode switches
system.cpu2.kern.mode_switch_good::user             1                       # fraction of useful protection mode switches
system.cpu2.kern.mode_switch_good::idle           nan                       # fraction of useful protection mode switches
system.cpu2.kern.mode_switch_good::total     0.956772                       # fraction of useful protection mode switches
system.cpu2.kern.mode_ticks::kernel        5193859000      6.85%      6.85% # number of ticks spent at the given mode
system.cpu2.kern.mode_ticks::user         70614970500     93.15%    100.00% # number of ticks spent at the given mode
system.cpu2.kern.mode_ticks::idle                   0      0.00%    100.00% # number of ticks spent at the given mode
system.cpu2.kern.swap_context                     128                       # number of times the context was actually changed
system.cpu2.committedInsts                          0                       # Number of instructions committed
system.cpu2.committedOps                            0                       # Number of ops (including micro ops) committed
system.cpu2.num_int_alu_accesses                    0                       # Number of integer alu accesses
system.cpu2.num_fp_alu_accesses                     0                       # Number of float alu accesses
system.cpu2.num_func_calls                          0                       # number of times a function call or return occured
system.cpu2.num_conditional_control_insts            0                       # number of instructions that are conditional controls
system.cpu2.num_int_insts                           0                       # number of integer instructions
system.cpu2.num_fp_insts                            0                       # number of float instructions
system.cpu2.num_int_register_reads                  0                       # number of times the integer registers were read
system.cpu2.num_int_register_writes                 0                       # number of times the integer registers were written
system.cpu2.num_fp_register_reads                   0                       # number of times the floating registers were read
system.cpu2.num_fp_register_writes                  0                       # number of times the floating registers were written
system.cpu2.num_mem_refs                            0                       # number of memory refs
system.cpu2.num_load_insts                          0                       # Number of load instructions
system.cpu2.num_store_insts                         0                       # Number of store instructions
system.cpu2.num_idle_cycles                         0                       # Number of idle cycles
system.cpu2.num_busy_cycles                         0                       # Number of busy cycles
system.cpu2.not_idle_fraction                       0                       # Percentage of non-idle cycles
system.cpu2.idle_fraction                           1                       # Percentage of idle cycles
system.cpu2.op_class::No_OpClass                    0                       # Class of executed instruction
system.cpu2.op_class::IntAlu                        0                       # Class of executed instruction
system.cpu2.op_class::IntMult                       0                       # Class of executed instruction
system.cpu2.op_class::IntDiv                        0                       # Class of executed instruction
system.cpu2.op_class::FloatAdd                      0                       # Class of executed instruction
system.cpu2.op_class::FloatCmp                      0                       # Class of executed instruction
system.cpu2.op_class::FloatCvt                      0                       # Class of executed instruction
system.cpu2.op_class::FloatMult                     0                       # Class of executed instruction
system.cpu2.op_class::FloatDiv                      0                       # Class of executed instruction
system.cpu2.op_class::FloatSqrt                     0                       # Class of executed instruction
system.cpu2.op_class::SimdAdd                       0                       # Class of executed instruction
system.cpu2.op_class::SimdAddAcc                    0                       # Class of executed instruction
system.cpu2.op_class::SimdAlu                       0                       # Class of executed instruction
system.cpu2.op_class::SimdCmp                       0                       # Class of executed instruction
system.cpu2.op_class::SimdCvt                       0                       # Class of executed instruction
system.cpu2.op_class::SimdMisc                      0                       # Class of executed instruction
system.cpu2.op_class::SimdMult                      0                       # Class of executed instruction
system.cpu2.op_class::SimdMultAcc                   0                       # Class of executed instruction
system.cpu2.op_class::SimdShift                     0                       # Class of executed instruction
system.cpu2.op_class::SimdShiftAcc                  0                       # Class of executed instruction
system.cpu2.op_class::SimdSqrt                      0                       # Class of executed instruction
system.cpu2.op_class::SimdFloatAdd                  0                       # Class of executed instruction
system.cpu2.op_class::SimdFloatAlu                  0                       # Class of executed instruction
system.cpu2.op_class::SimdFloatCmp                  0                       # Class of executed instruction
system.cpu2.op_class::SimdFloatCvt                  0                       # Class of executed instruction
system.cpu2.op_class::SimdFloatDiv                  0                       # Class of executed instruction
system.cpu2.op_class::SimdFloatMisc                 0                       # Class of executed instruction
system.cpu2.op_class::SimdFloatMult                 0                       # Class of executed instruction
system.cpu2.op_class::SimdFloatMultAcc              0                       # Class of executed instruction
system.cpu2.op_class::SimdFloatSqrt                 0                       # Class of executed instruction
system.cpu2.op_class::MemRead                       0                       # Class of executed instruction
system.cpu2.op_class::MemWrite                      0                       # Class of executed instruction
system.cpu2.op_class::IprAccess                     0                       # Class of executed instruction
system.cpu2.op_class::InstPrefetch                  0                       # Class of executed instruction
system.cpu2.op_class::total                         0                       # Class of executed instruction
system.cpu2.dcache.tags.replacements           455991                       # number of replacements
system.cpu2.dcache.tags.tagsinuse          509.865911                       # Cycle average of tags in use
system.cpu2.dcache.tags.total_refs           46473593                       # Total number of references to valid blocks.
system.cpu2.dcache.tags.sampled_refs           455991                       # Sample count of references to valid blocks.
system.cpu2.dcache.tags.avg_refs           101.917786                       # Average number of references to valid blocks.
system.cpu2.dcache.tags.warmup_cycle                0                       # Cycle when the warmup percentage was hit.
system.cpu2.dcache.tags.occ_blocks::cpu2.data     0.361576                       # Average occupied blocks per requestor
system.cpu2.dcache.tags.occ_blocks::switch_cpus2.data   509.504335                       # Average occupied blocks per requestor
system.cpu2.dcache.tags.occ_percent::cpu2.data     0.000706                       # Average percentage of cache occupancy
system.cpu2.dcache.tags.occ_percent::switch_cpus2.data     0.995126                       # Average percentage of cache occupancy
system.cpu2.dcache.tags.occ_percent::total     0.995832                       # Average percentage of cache occupancy
system.cpu2.dcache.tags.occ_task_id_blocks::1024          511                       # Occupied blocks per task id
system.cpu2.dcache.tags.age_task_id_blocks_1024::0          227                       # Occupied blocks per task id
system.cpu2.dcache.tags.age_task_id_blocks_1024::1          123                       # Occupied blocks per task id
system.cpu2.dcache.tags.age_task_id_blocks_1024::2          151                       # Occupied blocks per task id
system.cpu2.dcache.tags.age_task_id_blocks_1024::3            9                       # Occupied blocks per task id
system.cpu2.dcache.tags.age_task_id_blocks_1024::4            1                       # Occupied blocks per task id
system.cpu2.dcache.tags.occ_task_id_percent::1024     0.998047                       # Percentage of cache occupancy per task id
system.cpu2.dcache.tags.tag_accesses         98865769                       # Number of tag accesses
system.cpu2.dcache.tags.data_accesses        98865769                       # Number of data accesses
system.cpu2.dcache.ReadReq_hits::switch_cpus2.data     31731488                       # number of ReadReq hits
system.cpu2.dcache.ReadReq_hits::total       31731488                       # number of ReadReq hits
system.cpu2.dcache.WriteReq_hits::switch_cpus2.data     16829067                       # number of WriteReq hits
system.cpu2.dcache.WriteReq_hits::total      16829067                       # number of WriteReq hits
system.cpu2.dcache.LoadLockedReq_hits::switch_cpus2.data        92171                       # number of LoadLockedReq hits
system.cpu2.dcache.LoadLockedReq_hits::total        92171                       # number of LoadLockedReq hits
system.cpu2.dcache.StoreCondReq_hits::switch_cpus2.data        94722                       # number of StoreCondReq hits
system.cpu2.dcache.StoreCondReq_hits::total        94722                       # number of StoreCondReq hits
system.cpu2.dcache.demand_hits::switch_cpus2.data     48560555                       # number of demand (read+write) hits
system.cpu2.dcache.demand_hits::total        48560555                       # number of demand (read+write) hits
system.cpu2.dcache.overall_hits::switch_cpus2.data     48560555                       # number of overall hits
system.cpu2.dcache.overall_hits::total       48560555                       # number of overall hits
system.cpu2.dcache.ReadReq_misses::switch_cpus2.data       130677                       # number of ReadReq misses
system.cpu2.dcache.ReadReq_misses::total       130677                       # number of ReadReq misses
system.cpu2.dcache.WriteReq_misses::switch_cpus2.data       323587                       # number of WriteReq misses
system.cpu2.dcache.WriteReq_misses::total       323587                       # number of WriteReq misses
system.cpu2.dcache.LoadLockedReq_misses::switch_cpus2.data         2693                       # number of LoadLockedReq misses
system.cpu2.dcache.LoadLockedReq_misses::total         2693                       # number of LoadLockedReq misses
system.cpu2.dcache.StoreCondReq_misses::switch_cpus2.data           95                       # number of StoreCondReq misses
system.cpu2.dcache.StoreCondReq_misses::total           95                       # number of StoreCondReq misses
system.cpu2.dcache.demand_misses::switch_cpus2.data       454264                       # number of demand (read+write) misses
system.cpu2.dcache.demand_misses::total        454264                       # number of demand (read+write) misses
system.cpu2.dcache.overall_misses::switch_cpus2.data       454264                       # number of overall misses
system.cpu2.dcache.overall_misses::total       454264                       # number of overall misses
system.cpu2.dcache.ReadReq_accesses::switch_cpus2.data     31862165                       # number of ReadReq accesses(hits+misses)
system.cpu2.dcache.ReadReq_accesses::total     31862165                       # number of ReadReq accesses(hits+misses)
system.cpu2.dcache.WriteReq_accesses::switch_cpus2.data     17152654                       # number of WriteReq accesses(hits+misses)
system.cpu2.dcache.WriteReq_accesses::total     17152654                       # number of WriteReq accesses(hits+misses)
system.cpu2.dcache.LoadLockedReq_accesses::switch_cpus2.data        94864                       # number of LoadLockedReq accesses(hits+misses)
system.cpu2.dcache.LoadLockedReq_accesses::total        94864                       # number of LoadLockedReq accesses(hits+misses)
system.cpu2.dcache.StoreCondReq_accesses::switch_cpus2.data        94817                       # number of StoreCondReq accesses(hits+misses)
system.cpu2.dcache.StoreCondReq_accesses::total        94817                       # number of StoreCondReq accesses(hits+misses)
system.cpu2.dcache.demand_accesses::switch_cpus2.data     49014819                       # number of demand (read+write) accesses
system.cpu2.dcache.demand_accesses::total     49014819                       # number of demand (read+write) accesses
system.cpu2.dcache.overall_accesses::switch_cpus2.data     49014819                       # number of overall (read+write) accesses
system.cpu2.dcache.overall_accesses::total     49014819                       # number of overall (read+write) accesses
system.cpu2.dcache.ReadReq_miss_rate::switch_cpus2.data     0.004101                       # miss rate for ReadReq accesses
system.cpu2.dcache.ReadReq_miss_rate::total     0.004101                       # miss rate for ReadReq accesses
system.cpu2.dcache.WriteReq_miss_rate::switch_cpus2.data     0.018865                       # miss rate for WriteReq accesses
system.cpu2.dcache.WriteReq_miss_rate::total     0.018865                       # miss rate for WriteReq accesses
system.cpu2.dcache.LoadLockedReq_miss_rate::switch_cpus2.data     0.028388                       # miss rate for LoadLockedReq accesses
system.cpu2.dcache.LoadLockedReq_miss_rate::total     0.028388                       # miss rate for LoadLockedReq accesses
system.cpu2.dcache.StoreCondReq_miss_rate::switch_cpus2.data     0.001002                       # miss rate for StoreCondReq accesses
system.cpu2.dcache.StoreCondReq_miss_rate::total     0.001002                       # miss rate for StoreCondReq accesses
system.cpu2.dcache.demand_miss_rate::switch_cpus2.data     0.009268                       # miss rate for demand accesses
system.cpu2.dcache.demand_miss_rate::total     0.009268                       # miss rate for demand accesses
system.cpu2.dcache.overall_miss_rate::switch_cpus2.data     0.009268                       # miss rate for overall accesses
system.cpu2.dcache.overall_miss_rate::total     0.009268                       # miss rate for overall accesses
system.cpu2.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu2.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu2.dcache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu2.dcache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu2.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu2.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu2.dcache.fast_writes                      0                       # number of fast writes performed
system.cpu2.dcache.cache_copies                     0                       # number of cache copies performed
system.cpu2.dcache.writebacks::writebacks       390241                       # number of writebacks
system.cpu2.dcache.writebacks::total           390241                       # number of writebacks
system.cpu2.dcache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu2.icache.tags.replacements            80751                       # number of replacements
system.cpu2.icache.tags.tagsinuse                 512                       # Cycle average of tags in use
system.cpu2.icache.tags.total_refs          145690023                       # Total number of references to valid blocks.
system.cpu2.icache.tags.sampled_refs            80751                       # Sample count of references to valid blocks.
system.cpu2.icache.tags.avg_refs          1804.188468                       # Average number of references to valid blocks.
system.cpu2.icache.tags.warmup_cycle                0                       # Cycle when the warmup percentage was hit.
system.cpu2.icache.tags.occ_blocks::cpu2.inst     1.071131                       # Average occupied blocks per requestor
system.cpu2.icache.tags.occ_blocks::switch_cpus2.inst   510.928869                       # Average occupied blocks per requestor
system.cpu2.icache.tags.occ_percent::cpu2.inst     0.002092                       # Average percentage of cache occupancy
system.cpu2.icache.tags.occ_percent::switch_cpus2.inst     0.997908                       # Average percentage of cache occupancy
system.cpu2.icache.tags.occ_percent::total            1                       # Average percentage of cache occupancy
system.cpu2.icache.tags.occ_task_id_blocks::1024          512                       # Occupied blocks per task id
system.cpu2.icache.tags.age_task_id_blocks_1024::0          381                       # Occupied blocks per task id
system.cpu2.icache.tags.age_task_id_blocks_1024::2           25                       # Occupied blocks per task id
system.cpu2.icache.tags.age_task_id_blocks_1024::3           87                       # Occupied blocks per task id
system.cpu2.icache.tags.age_task_id_blocks_1024::4           19                       # Occupied blocks per task id
system.cpu2.icache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu2.icache.tags.tag_accesses        298085993                       # Number of tag accesses
system.cpu2.icache.tags.data_accesses       298085993                       # Number of data accesses
system.cpu2.icache.ReadReq_hits::switch_cpus2.inst    148921870                       # number of ReadReq hits
system.cpu2.icache.ReadReq_hits::total      148921870                       # number of ReadReq hits
system.cpu2.icache.demand_hits::switch_cpus2.inst    148921870                       # number of demand (read+write) hits
system.cpu2.icache.demand_hits::total       148921870                       # number of demand (read+write) hits
system.cpu2.icache.overall_hits::switch_cpus2.inst    148921870                       # number of overall hits
system.cpu2.icache.overall_hits::total      148921870                       # number of overall hits
system.cpu2.icache.ReadReq_misses::switch_cpus2.inst        80751                       # number of ReadReq misses
system.cpu2.icache.ReadReq_misses::total        80751                       # number of ReadReq misses
system.cpu2.icache.demand_misses::switch_cpus2.inst        80751                       # number of demand (read+write) misses
system.cpu2.icache.demand_misses::total         80751                       # number of demand (read+write) misses
system.cpu2.icache.overall_misses::switch_cpus2.inst        80751                       # number of overall misses
system.cpu2.icache.overall_misses::total        80751                       # number of overall misses
system.cpu2.icache.ReadReq_accesses::switch_cpus2.inst    149002621                       # number of ReadReq accesses(hits+misses)
system.cpu2.icache.ReadReq_accesses::total    149002621                       # number of ReadReq accesses(hits+misses)
system.cpu2.icache.demand_accesses::switch_cpus2.inst    149002621                       # number of demand (read+write) accesses
system.cpu2.icache.demand_accesses::total    149002621                       # number of demand (read+write) accesses
system.cpu2.icache.overall_accesses::switch_cpus2.inst    149002621                       # number of overall (read+write) accesses
system.cpu2.icache.overall_accesses::total    149002621                       # number of overall (read+write) accesses
system.cpu2.icache.ReadReq_miss_rate::switch_cpus2.inst     0.000542                       # miss rate for ReadReq accesses
system.cpu2.icache.ReadReq_miss_rate::total     0.000542                       # miss rate for ReadReq accesses
system.cpu2.icache.demand_miss_rate::switch_cpus2.inst     0.000542                       # miss rate for demand accesses
system.cpu2.icache.demand_miss_rate::total     0.000542                       # miss rate for demand accesses
system.cpu2.icache.overall_miss_rate::switch_cpus2.inst     0.000542                       # miss rate for overall accesses
system.cpu2.icache.overall_miss_rate::total     0.000542                       # miss rate for overall accesses
system.cpu2.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu2.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu2.icache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu2.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu2.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu2.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu2.icache.fast_writes                      0                       # number of fast writes performed
system.cpu2.icache.cache_copies                     0                       # number of cache copies performed
system.cpu2.icache.writebacks::writebacks        80751                       # number of writebacks
system.cpu2.icache.writebacks::total            80751                       # number of writebacks
system.cpu2.icache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu3.dtb.fetch_hits                          0                       # ITB hits
system.cpu3.dtb.fetch_misses                        0                       # ITB misses
system.cpu3.dtb.fetch_acv                           0                       # ITB acv
system.cpu3.dtb.fetch_accesses                      0                       # ITB accesses
system.cpu3.dtb.read_hits                           0                       # DTB read hits
system.cpu3.dtb.read_misses                         0                       # DTB read misses
system.cpu3.dtb.read_acv                            0                       # DTB read access violations
system.cpu3.dtb.read_accesses                       0                       # DTB read accesses
system.cpu3.dtb.write_hits                          0                       # DTB write hits
system.cpu3.dtb.write_misses                        0                       # DTB write misses
system.cpu3.dtb.write_acv                           0                       # DTB write access violations
system.cpu3.dtb.write_accesses                      0                       # DTB write accesses
system.cpu3.dtb.data_hits                           0                       # DTB hits
system.cpu3.dtb.data_misses                         0                       # DTB misses
system.cpu3.dtb.data_acv                            0                       # DTB access violations
system.cpu3.dtb.data_accesses                       0                       # DTB accesses
system.cpu3.itb.fetch_hits                          0                       # ITB hits
system.cpu3.itb.fetch_misses                        0                       # ITB misses
system.cpu3.itb.fetch_acv                           0                       # ITB acv
system.cpu3.itb.fetch_accesses                      0                       # ITB accesses
system.cpu3.itb.read_hits                           0                       # DTB read hits
system.cpu3.itb.read_misses                         0                       # DTB read misses
system.cpu3.itb.read_acv                            0                       # DTB read access violations
system.cpu3.itb.read_accesses                       0                       # DTB read accesses
system.cpu3.itb.write_hits                          0                       # DTB write hits
system.cpu3.itb.write_misses                        0                       # DTB write misses
system.cpu3.itb.write_acv                           0                       # DTB write access violations
system.cpu3.itb.write_accesses                      0                       # DTB write accesses
system.cpu3.itb.data_hits                           0                       # DTB hits
system.cpu3.itb.data_misses                         0                       # DTB misses
system.cpu3.itb.data_acv                            0                       # DTB access violations
system.cpu3.itb.data_accesses                       0                       # DTB accesses
system.cpu3.numCycles                               0                       # number of cpu cycles simulated
system.cpu3.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu3.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu3.kern.inst.arm                           0                       # number of arm instructions executed
system.cpu3.kern.inst.quiesce                      81                       # number of quiesce instructions executed
system.cpu3.kern.inst.hwrei                      1397                       # number of hwrei instructions executed
system.cpu3.kern.ipl_count::0                     328     26.54%     26.54% # number of times we switched to this ipl
system.cpu3.kern.ipl_count::22                     76      6.15%     32.69% # number of times we switched to this ipl
system.cpu3.kern.ipl_count::30                      2      0.16%     32.85% # number of times we switched to this ipl
system.cpu3.kern.ipl_count::31                    830     67.15%    100.00% # number of times we switched to this ipl
system.cpu3.kern.ipl_count::total                1236                       # number of times we switched to this ipl
system.cpu3.kern.ipl_good::0                      328     44.81%     44.81% # number of times we switched to this ipl from a different ipl
system.cpu3.kern.ipl_good::22                      76     10.38%     55.19% # number of times we switched to this ipl from a different ipl
system.cpu3.kern.ipl_good::30                       2      0.27%     55.46% # number of times we switched to this ipl from a different ipl
system.cpu3.kern.ipl_good::31                     326     44.54%    100.00% # number of times we switched to this ipl from a different ipl
system.cpu3.kern.ipl_good::total                  732                       # number of times we switched to this ipl from a different ipl
system.cpu3.kern.ipl_ticks::0             74091404500     99.94%     99.94% # number of cycles we spent at this ipl
system.cpu3.kern.ipl_ticks::22                3724000      0.01%     99.94% # number of cycles we spent at this ipl
system.cpu3.kern.ipl_ticks::30                 330500      0.00%     99.94% # number of cycles we spent at this ipl
system.cpu3.kern.ipl_ticks::31               43574500      0.06%    100.00% # number of cycles we spent at this ipl
system.cpu3.kern.ipl_ticks::total         74139033500                       # number of cycles we spent at this ipl
system.cpu3.kern.ipl_used::0                        1                       # fraction of swpipl calls that actually changed the ipl
system.cpu3.kern.ipl_used::22                       1                       # fraction of swpipl calls that actually changed the ipl
system.cpu3.kern.ipl_used::30                       1                       # fraction of swpipl calls that actually changed the ipl
system.cpu3.kern.ipl_used::31                0.392771                       # fraction of swpipl calls that actually changed the ipl
system.cpu3.kern.ipl_used::total             0.592233                       # fraction of swpipl calls that actually changed the ipl
system.cpu3.kern.callpal::swpctx                    3      0.23%      0.23% # number of callpals executed
system.cpu3.kern.callpal::swpipl                 1080     82.07%     82.29% # number of callpals executed
system.cpu3.kern.callpal::rdps                    155     11.78%     94.07% # number of callpals executed
system.cpu3.kern.callpal::rti                      78      5.93%    100.00% # number of callpals executed
system.cpu3.kern.callpal::total                  1316                       # number of callpals executed
system.cpu3.kern.mode_switch::kernel               81                       # number of protection mode switches
system.cpu3.kern.mode_switch::user                  0                       # number of protection mode switches
system.cpu3.kern.mode_switch::idle                  0                       # number of protection mode switches
system.cpu3.kern.mode_good::kernel                  0                      
system.cpu3.kern.mode_good::user                    0                      
system.cpu3.kern.mode_good::idle                    0                      
system.cpu3.kern.mode_switch_good::kernel            0                       # fraction of useful protection mode switches
system.cpu3.kern.mode_switch_good::user           nan                       # fraction of useful protection mode switches
system.cpu3.kern.mode_switch_good::idle           nan                       # fraction of useful protection mode switches
system.cpu3.kern.mode_switch_good::total            0                       # fraction of useful protection mode switches
system.cpu3.kern.mode_ticks::kernel                 0                       # number of ticks spent at the given mode
system.cpu3.kern.mode_ticks::user                   0                       # number of ticks spent at the given mode
system.cpu3.kern.mode_ticks::idle                   0                       # number of ticks spent at the given mode
system.cpu3.kern.swap_context                       3                       # number of times the context was actually changed
system.cpu3.committedInsts                          0                       # Number of instructions committed
system.cpu3.committedOps                            0                       # Number of ops (including micro ops) committed
system.cpu3.num_int_alu_accesses                    0                       # Number of integer alu accesses
system.cpu3.num_fp_alu_accesses                     0                       # Number of float alu accesses
system.cpu3.num_func_calls                          0                       # number of times a function call or return occured
system.cpu3.num_conditional_control_insts            0                       # number of instructions that are conditional controls
system.cpu3.num_int_insts                           0                       # number of integer instructions
system.cpu3.num_fp_insts                            0                       # number of float instructions
system.cpu3.num_int_register_reads                  0                       # number of times the integer registers were read
system.cpu3.num_int_register_writes                 0                       # number of times the integer registers were written
system.cpu3.num_fp_register_reads                   0                       # number of times the floating registers were read
system.cpu3.num_fp_register_writes                  0                       # number of times the floating registers were written
system.cpu3.num_mem_refs                            0                       # number of memory refs
system.cpu3.num_load_insts                          0                       # Number of load instructions
system.cpu3.num_store_insts                         0                       # Number of store instructions
system.cpu3.num_idle_cycles                         0                       # Number of idle cycles
system.cpu3.num_busy_cycles                         0                       # Number of busy cycles
system.cpu3.not_idle_fraction                       0                       # Percentage of non-idle cycles
system.cpu3.idle_fraction                           1                       # Percentage of idle cycles
system.cpu3.op_class::No_OpClass                    0                       # Class of executed instruction
system.cpu3.op_class::IntAlu                        0                       # Class of executed instruction
system.cpu3.op_class::IntMult                       0                       # Class of executed instruction
system.cpu3.op_class::IntDiv                        0                       # Class of executed instruction
system.cpu3.op_class::FloatAdd                      0                       # Class of executed instruction
system.cpu3.op_class::FloatCmp                      0                       # Class of executed instruction
system.cpu3.op_class::FloatCvt                      0                       # Class of executed instruction
system.cpu3.op_class::FloatMult                     0                       # Class of executed instruction
system.cpu3.op_class::FloatDiv                      0                       # Class of executed instruction
system.cpu3.op_class::FloatSqrt                     0                       # Class of executed instruction
system.cpu3.op_class::SimdAdd                       0                       # Class of executed instruction
system.cpu3.op_class::SimdAddAcc                    0                       # Class of executed instruction
system.cpu3.op_class::SimdAlu                       0                       # Class of executed instruction
system.cpu3.op_class::SimdCmp                       0                       # Class of executed instruction
system.cpu3.op_class::SimdCvt                       0                       # Class of executed instruction
system.cpu3.op_class::SimdMisc                      0                       # Class of executed instruction
system.cpu3.op_class::SimdMult                      0                       # Class of executed instruction
system.cpu3.op_class::SimdMultAcc                   0                       # Class of executed instruction
system.cpu3.op_class::SimdShift                     0                       # Class of executed instruction
system.cpu3.op_class::SimdShiftAcc                  0                       # Class of executed instruction
system.cpu3.op_class::SimdSqrt                      0                       # Class of executed instruction
system.cpu3.op_class::SimdFloatAdd                  0                       # Class of executed instruction
system.cpu3.op_class::SimdFloatAlu                  0                       # Class of executed instruction
system.cpu3.op_class::SimdFloatCmp                  0                       # Class of executed instruction
system.cpu3.op_class::SimdFloatCvt                  0                       # Class of executed instruction
system.cpu3.op_class::SimdFloatDiv                  0                       # Class of executed instruction
system.cpu3.op_class::SimdFloatMisc                 0                       # Class of executed instruction
system.cpu3.op_class::SimdFloatMult                 0                       # Class of executed instruction
system.cpu3.op_class::SimdFloatMultAcc              0                       # Class of executed instruction
system.cpu3.op_class::SimdFloatSqrt                 0                       # Class of executed instruction
system.cpu3.op_class::MemRead                       0                       # Class of executed instruction
system.cpu3.op_class::MemWrite                      0                       # Class of executed instruction
system.cpu3.op_class::IprAccess                     0                       # Class of executed instruction
system.cpu3.op_class::InstPrefetch                  0                       # Class of executed instruction
system.cpu3.op_class::total                         0                       # Class of executed instruction
system.cpu3.dcache.tags.replacements             1071                       # number of replacements
system.cpu3.dcache.tags.tagsinuse          410.446282                       # Cycle average of tags in use
system.cpu3.dcache.tags.total_refs              14016                       # Total number of references to valid blocks.
system.cpu3.dcache.tags.sampled_refs             1071                       # Sample count of references to valid blocks.
system.cpu3.dcache.tags.avg_refs            13.086835                       # Average number of references to valid blocks.
system.cpu3.dcache.tags.warmup_cycle                0                       # Cycle when the warmup percentage was hit.
system.cpu3.dcache.tags.occ_blocks::cpu3.data   104.468358                       # Average occupied blocks per requestor
system.cpu3.dcache.tags.occ_blocks::switch_cpus3.data   305.977924                       # Average occupied blocks per requestor
system.cpu3.dcache.tags.occ_percent::cpu3.data     0.204040                       # Average percentage of cache occupancy
system.cpu3.dcache.tags.occ_percent::switch_cpus3.data     0.597613                       # Average percentage of cache occupancy
system.cpu3.dcache.tags.occ_percent::total     0.801653                       # Average percentage of cache occupancy
system.cpu3.dcache.tags.occ_task_id_blocks::1024          410                       # Occupied blocks per task id
system.cpu3.dcache.tags.age_task_id_blocks_1024::2            1                       # Occupied blocks per task id
system.cpu3.dcache.tags.age_task_id_blocks_1024::3           12                       # Occupied blocks per task id
system.cpu3.dcache.tags.age_task_id_blocks_1024::4          397                       # Occupied blocks per task id
system.cpu3.dcache.tags.occ_task_id_percent::1024     0.800781                       # Percentage of cache occupancy per task id
system.cpu3.dcache.tags.tag_accesses           102540                       # Number of tag accesses
system.cpu3.dcache.tags.data_accesses          102540                       # Number of data accesses
system.cpu3.dcache.ReadReq_hits::switch_cpus3.data        30944                       # number of ReadReq hits
system.cpu3.dcache.ReadReq_hits::total          30944                       # number of ReadReq hits
system.cpu3.dcache.WriteReq_hits::switch_cpus3.data        17579                       # number of WriteReq hits
system.cpu3.dcache.WriteReq_hits::total         17579                       # number of WriteReq hits
system.cpu3.dcache.LoadLockedReq_hits::switch_cpus3.data          251                       # number of LoadLockedReq hits
system.cpu3.dcache.LoadLockedReq_hits::total          251                       # number of LoadLockedReq hits
system.cpu3.dcache.StoreCondReq_hits::switch_cpus3.data          251                       # number of StoreCondReq hits
system.cpu3.dcache.StoreCondReq_hits::total          251                       # number of StoreCondReq hits
system.cpu3.dcache.demand_hits::switch_cpus3.data        48523                       # number of demand (read+write) hits
system.cpu3.dcache.demand_hits::total           48523                       # number of demand (read+write) hits
system.cpu3.dcache.overall_hits::switch_cpus3.data        48523                       # number of overall hits
system.cpu3.dcache.overall_hits::total          48523                       # number of overall hits
system.cpu3.dcache.ReadReq_misses::switch_cpus3.data         1126                       # number of ReadReq misses
system.cpu3.dcache.ReadReq_misses::total         1126                       # number of ReadReq misses
system.cpu3.dcache.WriteReq_misses::switch_cpus3.data          336                       # number of WriteReq misses
system.cpu3.dcache.WriteReq_misses::total          336                       # number of WriteReq misses
system.cpu3.dcache.LoadLockedReq_misses::switch_cpus3.data           37                       # number of LoadLockedReq misses
system.cpu3.dcache.LoadLockedReq_misses::total           37                       # number of LoadLockedReq misses
system.cpu3.dcache.StoreCondReq_misses::switch_cpus3.data           33                       # number of StoreCondReq misses
system.cpu3.dcache.StoreCondReq_misses::total           33                       # number of StoreCondReq misses
system.cpu3.dcache.demand_misses::switch_cpus3.data         1462                       # number of demand (read+write) misses
system.cpu3.dcache.demand_misses::total          1462                       # number of demand (read+write) misses
system.cpu3.dcache.overall_misses::switch_cpus3.data         1462                       # number of overall misses
system.cpu3.dcache.overall_misses::total         1462                       # number of overall misses
system.cpu3.dcache.ReadReq_accesses::switch_cpus3.data        32070                       # number of ReadReq accesses(hits+misses)
system.cpu3.dcache.ReadReq_accesses::total        32070                       # number of ReadReq accesses(hits+misses)
system.cpu3.dcache.WriteReq_accesses::switch_cpus3.data        17915                       # number of WriteReq accesses(hits+misses)
system.cpu3.dcache.WriteReq_accesses::total        17915                       # number of WriteReq accesses(hits+misses)
system.cpu3.dcache.LoadLockedReq_accesses::switch_cpus3.data          288                       # number of LoadLockedReq accesses(hits+misses)
system.cpu3.dcache.LoadLockedReq_accesses::total          288                       # number of LoadLockedReq accesses(hits+misses)
system.cpu3.dcache.StoreCondReq_accesses::switch_cpus3.data          284                       # number of StoreCondReq accesses(hits+misses)
system.cpu3.dcache.StoreCondReq_accesses::total          284                       # number of StoreCondReq accesses(hits+misses)
system.cpu3.dcache.demand_accesses::switch_cpus3.data        49985                       # number of demand (read+write) accesses
system.cpu3.dcache.demand_accesses::total        49985                       # number of demand (read+write) accesses
system.cpu3.dcache.overall_accesses::switch_cpus3.data        49985                       # number of overall (read+write) accesses
system.cpu3.dcache.overall_accesses::total        49985                       # number of overall (read+write) accesses
system.cpu3.dcache.ReadReq_miss_rate::switch_cpus3.data     0.035111                       # miss rate for ReadReq accesses
system.cpu3.dcache.ReadReq_miss_rate::total     0.035111                       # miss rate for ReadReq accesses
system.cpu3.dcache.WriteReq_miss_rate::switch_cpus3.data     0.018755                       # miss rate for WriteReq accesses
system.cpu3.dcache.WriteReq_miss_rate::total     0.018755                       # miss rate for WriteReq accesses
system.cpu3.dcache.LoadLockedReq_miss_rate::switch_cpus3.data     0.128472                       # miss rate for LoadLockedReq accesses
system.cpu3.dcache.LoadLockedReq_miss_rate::total     0.128472                       # miss rate for LoadLockedReq accesses
system.cpu3.dcache.StoreCondReq_miss_rate::switch_cpus3.data     0.116197                       # miss rate for StoreCondReq accesses
system.cpu3.dcache.StoreCondReq_miss_rate::total     0.116197                       # miss rate for StoreCondReq accesses
system.cpu3.dcache.demand_miss_rate::switch_cpus3.data     0.029249                       # miss rate for demand accesses
system.cpu3.dcache.demand_miss_rate::total     0.029249                       # miss rate for demand accesses
system.cpu3.dcache.overall_miss_rate::switch_cpus3.data     0.029249                       # miss rate for overall accesses
system.cpu3.dcache.overall_miss_rate::total     0.029249                       # miss rate for overall accesses
system.cpu3.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu3.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu3.dcache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu3.dcache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu3.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu3.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu3.dcache.fast_writes                      0                       # number of fast writes performed
system.cpu3.dcache.cache_copies                     0                       # number of cache copies performed
system.cpu3.dcache.writebacks::writebacks          323                       # number of writebacks
system.cpu3.dcache.writebacks::total              323                       # number of writebacks
system.cpu3.dcache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu3.icache.tags.replacements             1532                       # number of replacements
system.cpu3.icache.tags.tagsinuse                 512                       # Cycle average of tags in use
system.cpu3.icache.tags.total_refs              75086                       # Total number of references to valid blocks.
system.cpu3.icache.tags.sampled_refs             1532                       # Sample count of references to valid blocks.
system.cpu3.icache.tags.avg_refs            49.011749                       # Average number of references to valid blocks.
system.cpu3.icache.tags.warmup_cycle                0                       # Cycle when the warmup percentage was hit.
system.cpu3.icache.tags.occ_blocks::cpu3.inst    37.044031                       # Average occupied blocks per requestor
system.cpu3.icache.tags.occ_blocks::switch_cpus3.inst   474.955969                       # Average occupied blocks per requestor
system.cpu3.icache.tags.occ_percent::cpu3.inst     0.072352                       # Average percentage of cache occupancy
system.cpu3.icache.tags.occ_percent::switch_cpus3.inst     0.927648                       # Average percentage of cache occupancy
system.cpu3.icache.tags.occ_percent::total            1                       # Average percentage of cache occupancy
system.cpu3.icache.tags.occ_task_id_blocks::1024          512                       # Occupied blocks per task id
system.cpu3.icache.tags.age_task_id_blocks_1024::2            2                       # Occupied blocks per task id
system.cpu3.icache.tags.age_task_id_blocks_1024::3           13                       # Occupied blocks per task id
system.cpu3.icache.tags.age_task_id_blocks_1024::4          497                       # Occupied blocks per task id
system.cpu3.icache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu3.icache.tags.tag_accesses           307588                       # Number of tag accesses
system.cpu3.icache.tags.data_accesses          307588                       # Number of data accesses
system.cpu3.icache.ReadReq_hits::switch_cpus3.inst       151496                       # number of ReadReq hits
system.cpu3.icache.ReadReq_hits::total         151496                       # number of ReadReq hits
system.cpu3.icache.demand_hits::switch_cpus3.inst       151496                       # number of demand (read+write) hits
system.cpu3.icache.demand_hits::total          151496                       # number of demand (read+write) hits
system.cpu3.icache.overall_hits::switch_cpus3.inst       151496                       # number of overall hits
system.cpu3.icache.overall_hits::total         151496                       # number of overall hits
system.cpu3.icache.ReadReq_misses::switch_cpus3.inst         1532                       # number of ReadReq misses
system.cpu3.icache.ReadReq_misses::total         1532                       # number of ReadReq misses
system.cpu3.icache.demand_misses::switch_cpus3.inst         1532                       # number of demand (read+write) misses
system.cpu3.icache.demand_misses::total          1532                       # number of demand (read+write) misses
system.cpu3.icache.overall_misses::switch_cpus3.inst         1532                       # number of overall misses
system.cpu3.icache.overall_misses::total         1532                       # number of overall misses
system.cpu3.icache.ReadReq_accesses::switch_cpus3.inst       153028                       # number of ReadReq accesses(hits+misses)
system.cpu3.icache.ReadReq_accesses::total       153028                       # number of ReadReq accesses(hits+misses)
system.cpu3.icache.demand_accesses::switch_cpus3.inst       153028                       # number of demand (read+write) accesses
system.cpu3.icache.demand_accesses::total       153028                       # number of demand (read+write) accesses
system.cpu3.icache.overall_accesses::switch_cpus3.inst       153028                       # number of overall (read+write) accesses
system.cpu3.icache.overall_accesses::total       153028                       # number of overall (read+write) accesses
system.cpu3.icache.ReadReq_miss_rate::switch_cpus3.inst     0.010011                       # miss rate for ReadReq accesses
system.cpu3.icache.ReadReq_miss_rate::total     0.010011                       # miss rate for ReadReq accesses
system.cpu3.icache.demand_miss_rate::switch_cpus3.inst     0.010011                       # miss rate for demand accesses
system.cpu3.icache.demand_miss_rate::total     0.010011                       # miss rate for demand accesses
system.cpu3.icache.overall_miss_rate::switch_cpus3.inst     0.010011                       # miss rate for overall accesses
system.cpu3.icache.overall_miss_rate::total     0.010011                       # miss rate for overall accesses
system.cpu3.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu3.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu3.icache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu3.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu3.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu3.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu3.icache.fast_writes                      0                       # number of fast writes performed
system.cpu3.icache.cache_copies                     0                       # number of cache copies performed
system.cpu3.icache.writebacks::writebacks         1532                       # number of writebacks
system.cpu3.icache.writebacks::total             1532                       # number of writebacks
system.cpu3.icache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu4.dtb.fetch_hits                          0                       # ITB hits
system.cpu4.dtb.fetch_misses                        0                       # ITB misses
system.cpu4.dtb.fetch_acv                           0                       # ITB acv
system.cpu4.dtb.fetch_accesses                      0                       # ITB accesses
system.cpu4.dtb.read_hits                           0                       # DTB read hits
system.cpu4.dtb.read_misses                         0                       # DTB read misses
system.cpu4.dtb.read_acv                            0                       # DTB read access violations
system.cpu4.dtb.read_accesses                       0                       # DTB read accesses
system.cpu4.dtb.write_hits                          0                       # DTB write hits
system.cpu4.dtb.write_misses                        0                       # DTB write misses
system.cpu4.dtb.write_acv                           0                       # DTB write access violations
system.cpu4.dtb.write_accesses                      0                       # DTB write accesses
system.cpu4.dtb.data_hits                           0                       # DTB hits
system.cpu4.dtb.data_misses                         0                       # DTB misses
system.cpu4.dtb.data_acv                            0                       # DTB access violations
system.cpu4.dtb.data_accesses                       0                       # DTB accesses
system.cpu4.itb.fetch_hits                          0                       # ITB hits
system.cpu4.itb.fetch_misses                        0                       # ITB misses
system.cpu4.itb.fetch_acv                           0                       # ITB acv
system.cpu4.itb.fetch_accesses                      0                       # ITB accesses
system.cpu4.itb.read_hits                           0                       # DTB read hits
system.cpu4.itb.read_misses                         0                       # DTB read misses
system.cpu4.itb.read_acv                            0                       # DTB read access violations
system.cpu4.itb.read_accesses                       0                       # DTB read accesses
system.cpu4.itb.write_hits                          0                       # DTB write hits
system.cpu4.itb.write_misses                        0                       # DTB write misses
system.cpu4.itb.write_acv                           0                       # DTB write access violations
system.cpu4.itb.write_accesses                      0                       # DTB write accesses
system.cpu4.itb.data_hits                           0                       # DTB hits
system.cpu4.itb.data_misses                         0                       # DTB misses
system.cpu4.itb.data_acv                            0                       # DTB access violations
system.cpu4.itb.data_accesses                       0                       # DTB accesses
system.cpu4.numCycles                               0                       # number of cpu cycles simulated
system.cpu4.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu4.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu4.kern.inst.arm                           0                       # number of arm instructions executed
system.cpu4.kern.inst.quiesce                      77                       # number of quiesce instructions executed
system.cpu4.kern.inst.hwrei                      1496                       # number of hwrei instructions executed
system.cpu4.kern.ipl_count::0                     384     28.57%     28.57% # number of times we switched to this ipl
system.cpu4.kern.ipl_count::22                     76      5.65%     34.23% # number of times we switched to this ipl
system.cpu4.kern.ipl_count::30                      1      0.07%     34.30% # number of times we switched to this ipl
system.cpu4.kern.ipl_count::31                    883     65.70%    100.00% # number of times we switched to this ipl
system.cpu4.kern.ipl_count::total                1344                       # number of times we switched to this ipl
system.cpu4.kern.ipl_good::0                      384     45.50%     45.50% # number of times we switched to this ipl from a different ipl
system.cpu4.kern.ipl_good::22                      76      9.00%     54.50% # number of times we switched to this ipl from a different ipl
system.cpu4.kern.ipl_good::30                       1      0.12%     54.62% # number of times we switched to this ipl from a different ipl
system.cpu4.kern.ipl_good::31                     383     45.38%    100.00% # number of times we switched to this ipl from a different ipl
system.cpu4.kern.ipl_good::total                  844                       # number of times we switched to this ipl from a different ipl
system.cpu4.kern.ipl_ticks::0             74094127500     99.94%     99.94% # number of cycles we spent at this ipl
system.cpu4.kern.ipl_ticks::22                3724000      0.01%     99.94% # number of cycles we spent at this ipl
system.cpu4.kern.ipl_ticks::30                 164500      0.00%     99.94% # number of cycles we spent at this ipl
system.cpu4.kern.ipl_ticks::31               40975000      0.06%    100.00% # number of cycles we spent at this ipl
system.cpu4.kern.ipl_ticks::total         74138991000                       # number of cycles we spent at this ipl
system.cpu4.kern.ipl_used::0                        1                       # fraction of swpipl calls that actually changed the ipl
system.cpu4.kern.ipl_used::22                       1                       # fraction of swpipl calls that actually changed the ipl
system.cpu4.kern.ipl_used::30                       1                       # fraction of swpipl calls that actually changed the ipl
system.cpu4.kern.ipl_used::31                0.433749                       # fraction of swpipl calls that actually changed the ipl
system.cpu4.kern.ipl_used::total             0.627976                       # fraction of swpipl calls that actually changed the ipl
system.cpu4.kern.callpal::swpipl                 1190     83.86%     83.86% # number of callpals executed
system.cpu4.kern.callpal::rdps                    152     10.71%     94.57% # number of callpals executed
system.cpu4.kern.callpal::rti                      77      5.43%    100.00% # number of callpals executed
system.cpu4.kern.callpal::total                  1419                       # number of callpals executed
system.cpu4.kern.mode_switch::kernel               77                       # number of protection mode switches
system.cpu4.kern.mode_switch::user                  0                       # number of protection mode switches
system.cpu4.kern.mode_switch::idle                  0                       # number of protection mode switches
system.cpu4.kern.mode_good::kernel                  0                      
system.cpu4.kern.mode_good::user                    0                      
system.cpu4.kern.mode_good::idle                    0                      
system.cpu4.kern.mode_switch_good::kernel            0                       # fraction of useful protection mode switches
system.cpu4.kern.mode_switch_good::user           nan                       # fraction of useful protection mode switches
system.cpu4.kern.mode_switch_good::idle           nan                       # fraction of useful protection mode switches
system.cpu4.kern.mode_switch_good::total            0                       # fraction of useful protection mode switches
system.cpu4.kern.mode_ticks::kernel                 0                       # number of ticks spent at the given mode
system.cpu4.kern.mode_ticks::user                   0                       # number of ticks spent at the given mode
system.cpu4.kern.mode_ticks::idle                   0                       # number of ticks spent at the given mode
system.cpu4.kern.swap_context                       0                       # number of times the context was actually changed
system.cpu4.committedInsts                          0                       # Number of instructions committed
system.cpu4.committedOps                            0                       # Number of ops (including micro ops) committed
system.cpu4.num_int_alu_accesses                    0                       # Number of integer alu accesses
system.cpu4.num_fp_alu_accesses                     0                       # Number of float alu accesses
system.cpu4.num_func_calls                          0                       # number of times a function call or return occured
system.cpu4.num_conditional_control_insts            0                       # number of instructions that are conditional controls
system.cpu4.num_int_insts                           0                       # number of integer instructions
system.cpu4.num_fp_insts                            0                       # number of float instructions
system.cpu4.num_int_register_reads                  0                       # number of times the integer registers were read
system.cpu4.num_int_register_writes                 0                       # number of times the integer registers were written
system.cpu4.num_fp_register_reads                   0                       # number of times the floating registers were read
system.cpu4.num_fp_register_writes                  0                       # number of times the floating registers were written
system.cpu4.num_mem_refs                            0                       # number of memory refs
system.cpu4.num_load_insts                          0                       # Number of load instructions
system.cpu4.num_store_insts                         0                       # Number of store instructions
system.cpu4.num_idle_cycles                         0                       # Number of idle cycles
system.cpu4.num_busy_cycles                         0                       # Number of busy cycles
system.cpu4.not_idle_fraction                       1                       # Percentage of non-idle cycles
system.cpu4.idle_fraction                           0                       # Percentage of idle cycles
system.cpu4.op_class::No_OpClass                    0                       # Class of executed instruction
system.cpu4.op_class::IntAlu                        0                       # Class of executed instruction
system.cpu4.op_class::IntMult                       0                       # Class of executed instruction
system.cpu4.op_class::IntDiv                        0                       # Class of executed instruction
system.cpu4.op_class::FloatAdd                      0                       # Class of executed instruction
system.cpu4.op_class::FloatCmp                      0                       # Class of executed instruction
system.cpu4.op_class::FloatCvt                      0                       # Class of executed instruction
system.cpu4.op_class::FloatMult                     0                       # Class of executed instruction
system.cpu4.op_class::FloatDiv                      0                       # Class of executed instruction
system.cpu4.op_class::FloatSqrt                     0                       # Class of executed instruction
system.cpu4.op_class::SimdAdd                       0                       # Class of executed instruction
system.cpu4.op_class::SimdAddAcc                    0                       # Class of executed instruction
system.cpu4.op_class::SimdAlu                       0                       # Class of executed instruction
system.cpu4.op_class::SimdCmp                       0                       # Class of executed instruction
system.cpu4.op_class::SimdCvt                       0                       # Class of executed instruction
system.cpu4.op_class::SimdMisc                      0                       # Class of executed instruction
system.cpu4.op_class::SimdMult                      0                       # Class of executed instruction
system.cpu4.op_class::SimdMultAcc                   0                       # Class of executed instruction
system.cpu4.op_class::SimdShift                     0                       # Class of executed instruction
system.cpu4.op_class::SimdShiftAcc                  0                       # Class of executed instruction
system.cpu4.op_class::SimdSqrt                      0                       # Class of executed instruction
system.cpu4.op_class::SimdFloatAdd                  0                       # Class of executed instruction
system.cpu4.op_class::SimdFloatAlu                  0                       # Class of executed instruction
system.cpu4.op_class::SimdFloatCmp                  0                       # Class of executed instruction
system.cpu4.op_class::SimdFloatCvt                  0                       # Class of executed instruction
system.cpu4.op_class::SimdFloatDiv                  0                       # Class of executed instruction
system.cpu4.op_class::SimdFloatMisc                 0                       # Class of executed instruction
system.cpu4.op_class::SimdFloatMult                 0                       # Class of executed instruction
system.cpu4.op_class::SimdFloatMultAcc              0                       # Class of executed instruction
system.cpu4.op_class::SimdFloatSqrt                 0                       # Class of executed instruction
system.cpu4.op_class::MemRead                       0                       # Class of executed instruction
system.cpu4.op_class::MemWrite                      0                       # Class of executed instruction
system.cpu4.op_class::IprAccess                     0                       # Class of executed instruction
system.cpu4.op_class::InstPrefetch                  0                       # Class of executed instruction
system.cpu4.op_class::total                         0                       # Class of executed instruction
system.cpu4.dcache.tags.replacements              702                       # number of replacements
system.cpu4.dcache.tags.tagsinuse          406.681215                       # Cycle average of tags in use
system.cpu4.dcache.tags.total_refs               5226                       # Total number of references to valid blocks.
system.cpu4.dcache.tags.sampled_refs              702                       # Sample count of references to valid blocks.
system.cpu4.dcache.tags.avg_refs             7.444444                       # Average number of references to valid blocks.
system.cpu4.dcache.tags.warmup_cycle                0                       # Cycle when the warmup percentage was hit.
system.cpu4.dcache.tags.occ_blocks::switch_cpus4.data   406.681215                       # Average occupied blocks per requestor
system.cpu4.dcache.tags.occ_percent::switch_cpus4.data     0.794299                       # Average percentage of cache occupancy
system.cpu4.dcache.tags.occ_percent::total     0.794299                       # Average percentage of cache occupancy
system.cpu4.dcache.tags.occ_task_id_blocks::1024          409                       # Occupied blocks per task id
system.cpu4.dcache.tags.age_task_id_blocks_1024::2            1                       # Occupied blocks per task id
system.cpu4.dcache.tags.age_task_id_blocks_1024::3            9                       # Occupied blocks per task id
system.cpu4.dcache.tags.age_task_id_blocks_1024::4          399                       # Occupied blocks per task id
system.cpu4.dcache.tags.occ_task_id_percent::1024     0.798828                       # Percentage of cache occupancy per task id
system.cpu4.dcache.tags.tag_accesses            95260                       # Number of tag accesses
system.cpu4.dcache.tags.data_accesses           95260                       # Number of data accesses
system.cpu4.dcache.ReadReq_hits::switch_cpus4.data        29859                       # number of ReadReq hits
system.cpu4.dcache.ReadReq_hits::total          29859                       # number of ReadReq hits
system.cpu4.dcache.WriteReq_hits::switch_cpus4.data        15676                       # number of WriteReq hits
system.cpu4.dcache.WriteReq_hits::total         15676                       # number of WriteReq hits
system.cpu4.dcache.LoadLockedReq_hits::switch_cpus4.data          225                       # number of LoadLockedReq hits
system.cpu4.dcache.LoadLockedReq_hits::total          225                       # number of LoadLockedReq hits
system.cpu4.dcache.StoreCondReq_hits::switch_cpus4.data          212                       # number of StoreCondReq hits
system.cpu4.dcache.StoreCondReq_hits::total          212                       # number of StoreCondReq hits
system.cpu4.dcache.demand_hits::switch_cpus4.data        45535                       # number of demand (read+write) hits
system.cpu4.dcache.demand_hits::total           45535                       # number of demand (read+write) hits
system.cpu4.dcache.overall_hits::switch_cpus4.data        45535                       # number of overall hits
system.cpu4.dcache.overall_hits::total          45535                       # number of overall hits
system.cpu4.dcache.ReadReq_misses::switch_cpus4.data          927                       # number of ReadReq misses
system.cpu4.dcache.ReadReq_misses::total          927                       # number of ReadReq misses
system.cpu4.dcache.WriteReq_misses::switch_cpus4.data          137                       # number of WriteReq misses
system.cpu4.dcache.WriteReq_misses::total          137                       # number of WriteReq misses
system.cpu4.dcache.LoadLockedReq_misses::switch_cpus4.data           33                       # number of LoadLockedReq misses
system.cpu4.dcache.LoadLockedReq_misses::total           33                       # number of LoadLockedReq misses
system.cpu4.dcache.StoreCondReq_misses::switch_cpus4.data           39                       # number of StoreCondReq misses
system.cpu4.dcache.StoreCondReq_misses::total           39                       # number of StoreCondReq misses
system.cpu4.dcache.demand_misses::switch_cpus4.data         1064                       # number of demand (read+write) misses
system.cpu4.dcache.demand_misses::total          1064                       # number of demand (read+write) misses
system.cpu4.dcache.overall_misses::switch_cpus4.data         1064                       # number of overall misses
system.cpu4.dcache.overall_misses::total         1064                       # number of overall misses
system.cpu4.dcache.ReadReq_accesses::switch_cpus4.data        30786                       # number of ReadReq accesses(hits+misses)
system.cpu4.dcache.ReadReq_accesses::total        30786                       # number of ReadReq accesses(hits+misses)
system.cpu4.dcache.WriteReq_accesses::switch_cpus4.data        15813                       # number of WriteReq accesses(hits+misses)
system.cpu4.dcache.WriteReq_accesses::total        15813                       # number of WriteReq accesses(hits+misses)
system.cpu4.dcache.LoadLockedReq_accesses::switch_cpus4.data          258                       # number of LoadLockedReq accesses(hits+misses)
system.cpu4.dcache.LoadLockedReq_accesses::total          258                       # number of LoadLockedReq accesses(hits+misses)
system.cpu4.dcache.StoreCondReq_accesses::switch_cpus4.data          251                       # number of StoreCondReq accesses(hits+misses)
system.cpu4.dcache.StoreCondReq_accesses::total          251                       # number of StoreCondReq accesses(hits+misses)
system.cpu4.dcache.demand_accesses::switch_cpus4.data        46599                       # number of demand (read+write) accesses
system.cpu4.dcache.demand_accesses::total        46599                       # number of demand (read+write) accesses
system.cpu4.dcache.overall_accesses::switch_cpus4.data        46599                       # number of overall (read+write) accesses
system.cpu4.dcache.overall_accesses::total        46599                       # number of overall (read+write) accesses
system.cpu4.dcache.ReadReq_miss_rate::switch_cpus4.data     0.030111                       # miss rate for ReadReq accesses
system.cpu4.dcache.ReadReq_miss_rate::total     0.030111                       # miss rate for ReadReq accesses
system.cpu4.dcache.WriteReq_miss_rate::switch_cpus4.data     0.008664                       # miss rate for WriteReq accesses
system.cpu4.dcache.WriteReq_miss_rate::total     0.008664                       # miss rate for WriteReq accesses
system.cpu4.dcache.LoadLockedReq_miss_rate::switch_cpus4.data     0.127907                       # miss rate for LoadLockedReq accesses
system.cpu4.dcache.LoadLockedReq_miss_rate::total     0.127907                       # miss rate for LoadLockedReq accesses
system.cpu4.dcache.StoreCondReq_miss_rate::switch_cpus4.data     0.155378                       # miss rate for StoreCondReq accesses
system.cpu4.dcache.StoreCondReq_miss_rate::total     0.155378                       # miss rate for StoreCondReq accesses
system.cpu4.dcache.demand_miss_rate::switch_cpus4.data     0.022833                       # miss rate for demand accesses
system.cpu4.dcache.demand_miss_rate::total     0.022833                       # miss rate for demand accesses
system.cpu4.dcache.overall_miss_rate::switch_cpus4.data     0.022833                       # miss rate for overall accesses
system.cpu4.dcache.overall_miss_rate::total     0.022833                       # miss rate for overall accesses
system.cpu4.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu4.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu4.dcache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu4.dcache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu4.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu4.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu4.dcache.fast_writes                      0                       # number of fast writes performed
system.cpu4.dcache.cache_copies                     0                       # number of cache copies performed
system.cpu4.dcache.writebacks::writebacks          159                       # number of writebacks
system.cpu4.dcache.writebacks::total              159                       # number of writebacks
system.cpu4.dcache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu4.icache.tags.replacements              599                       # number of replacements
system.cpu4.icache.tags.tagsinuse                 512                       # Cycle average of tags in use
system.cpu4.icache.tags.total_refs              36724                       # Total number of references to valid blocks.
system.cpu4.icache.tags.sampled_refs              599                       # Sample count of references to valid blocks.
system.cpu4.icache.tags.avg_refs            61.308848                       # Average number of references to valid blocks.
system.cpu4.icache.tags.warmup_cycle                0                       # Cycle when the warmup percentage was hit.
system.cpu4.icache.tags.occ_blocks::cpu4.inst     0.035393                       # Average occupied blocks per requestor
system.cpu4.icache.tags.occ_blocks::switch_cpus4.inst   511.964607                       # Average occupied blocks per requestor
system.cpu4.icache.tags.occ_percent::cpu4.inst     0.000069                       # Average percentage of cache occupancy
system.cpu4.icache.tags.occ_percent::switch_cpus4.inst     0.999931                       # Average percentage of cache occupancy
system.cpu4.icache.tags.occ_percent::total            1                       # Average percentage of cache occupancy
system.cpu4.icache.tags.occ_task_id_blocks::1024          512                       # Occupied blocks per task id
system.cpu4.icache.tags.age_task_id_blocks_1024::2            2                       # Occupied blocks per task id
system.cpu4.icache.tags.age_task_id_blocks_1024::3           12                       # Occupied blocks per task id
system.cpu4.icache.tags.age_task_id_blocks_1024::4          498                       # Occupied blocks per task id
system.cpu4.icache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu4.icache.tags.tag_accesses           289343                       # Number of tag accesses
system.cpu4.icache.tags.data_accesses          289343                       # Number of data accesses
system.cpu4.icache.ReadReq_hits::switch_cpus4.inst       143773                       # number of ReadReq hits
system.cpu4.icache.ReadReq_hits::total         143773                       # number of ReadReq hits
system.cpu4.icache.demand_hits::switch_cpus4.inst       143773                       # number of demand (read+write) hits
system.cpu4.icache.demand_hits::total          143773                       # number of demand (read+write) hits
system.cpu4.icache.overall_hits::switch_cpus4.inst       143773                       # number of overall hits
system.cpu4.icache.overall_hits::total         143773                       # number of overall hits
system.cpu4.icache.ReadReq_misses::switch_cpus4.inst          599                       # number of ReadReq misses
system.cpu4.icache.ReadReq_misses::total          599                       # number of ReadReq misses
system.cpu4.icache.demand_misses::switch_cpus4.inst          599                       # number of demand (read+write) misses
system.cpu4.icache.demand_misses::total           599                       # number of demand (read+write) misses
system.cpu4.icache.overall_misses::switch_cpus4.inst          599                       # number of overall misses
system.cpu4.icache.overall_misses::total          599                       # number of overall misses
system.cpu4.icache.ReadReq_accesses::switch_cpus4.inst       144372                       # number of ReadReq accesses(hits+misses)
system.cpu4.icache.ReadReq_accesses::total       144372                       # number of ReadReq accesses(hits+misses)
system.cpu4.icache.demand_accesses::switch_cpus4.inst       144372                       # number of demand (read+write) accesses
system.cpu4.icache.demand_accesses::total       144372                       # number of demand (read+write) accesses
system.cpu4.icache.overall_accesses::switch_cpus4.inst       144372                       # number of overall (read+write) accesses
system.cpu4.icache.overall_accesses::total       144372                       # number of overall (read+write) accesses
system.cpu4.icache.ReadReq_miss_rate::switch_cpus4.inst     0.004149                       # miss rate for ReadReq accesses
system.cpu4.icache.ReadReq_miss_rate::total     0.004149                       # miss rate for ReadReq accesses
system.cpu4.icache.demand_miss_rate::switch_cpus4.inst     0.004149                       # miss rate for demand accesses
system.cpu4.icache.demand_miss_rate::total     0.004149                       # miss rate for demand accesses
system.cpu4.icache.overall_miss_rate::switch_cpus4.inst     0.004149                       # miss rate for overall accesses
system.cpu4.icache.overall_miss_rate::total     0.004149                       # miss rate for overall accesses
system.cpu4.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu4.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu4.icache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu4.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu4.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu4.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu4.icache.fast_writes                      0                       # number of fast writes performed
system.cpu4.icache.cache_copies                     0                       # number of cache copies performed
system.cpu4.icache.writebacks::writebacks          599                       # number of writebacks
system.cpu4.icache.writebacks::total              599                       # number of writebacks
system.cpu4.icache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu5.dtb.fetch_hits                          0                       # ITB hits
system.cpu5.dtb.fetch_misses                        0                       # ITB misses
system.cpu5.dtb.fetch_acv                           0                       # ITB acv
system.cpu5.dtb.fetch_accesses                      0                       # ITB accesses
system.cpu5.dtb.read_hits                           0                       # DTB read hits
system.cpu5.dtb.read_misses                         0                       # DTB read misses
system.cpu5.dtb.read_acv                            0                       # DTB read access violations
system.cpu5.dtb.read_accesses                       0                       # DTB read accesses
system.cpu5.dtb.write_hits                          0                       # DTB write hits
system.cpu5.dtb.write_misses                        0                       # DTB write misses
system.cpu5.dtb.write_acv                           0                       # DTB write access violations
system.cpu5.dtb.write_accesses                      0                       # DTB write accesses
system.cpu5.dtb.data_hits                           0                       # DTB hits
system.cpu5.dtb.data_misses                         0                       # DTB misses
system.cpu5.dtb.data_acv                            0                       # DTB access violations
system.cpu5.dtb.data_accesses                       0                       # DTB accesses
system.cpu5.itb.fetch_hits                          0                       # ITB hits
system.cpu5.itb.fetch_misses                        0                       # ITB misses
system.cpu5.itb.fetch_acv                           0                       # ITB acv
system.cpu5.itb.fetch_accesses                      0                       # ITB accesses
system.cpu5.itb.read_hits                           0                       # DTB read hits
system.cpu5.itb.read_misses                         0                       # DTB read misses
system.cpu5.itb.read_acv                            0                       # DTB read access violations
system.cpu5.itb.read_accesses                       0                       # DTB read accesses
system.cpu5.itb.write_hits                          0                       # DTB write hits
system.cpu5.itb.write_misses                        0                       # DTB write misses
system.cpu5.itb.write_acv                           0                       # DTB write access violations
system.cpu5.itb.write_accesses                      0                       # DTB write accesses
system.cpu5.itb.data_hits                           0                       # DTB hits
system.cpu5.itb.data_misses                         0                       # DTB misses
system.cpu5.itb.data_acv                            0                       # DTB access violations
system.cpu5.itb.data_accesses                       0                       # DTB accesses
system.cpu5.numCycles                               0                       # number of cpu cycles simulated
system.cpu5.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu5.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu5.kern.inst.arm                           0                       # number of arm instructions executed
system.cpu5.kern.inst.quiesce                      77                       # number of quiesce instructions executed
system.cpu5.kern.inst.hwrei                      1346                       # number of hwrei instructions executed
system.cpu5.kern.ipl_count::0                     310     25.96%     25.96% # number of times we switched to this ipl
system.cpu5.kern.ipl_count::22                     76      6.37%     32.33% # number of times we switched to this ipl
system.cpu5.kern.ipl_count::30                      1      0.08%     32.41% # number of times we switched to this ipl
system.cpu5.kern.ipl_count::31                    807     67.59%    100.00% # number of times we switched to this ipl
system.cpu5.kern.ipl_count::total                1194                       # number of times we switched to this ipl
system.cpu5.kern.ipl_good::0                      310     44.54%     44.54% # number of times we switched to this ipl from a different ipl
system.cpu5.kern.ipl_good::22                      76     10.92%     55.46% # number of times we switched to this ipl from a different ipl
system.cpu5.kern.ipl_good::30                       1      0.14%     55.60% # number of times we switched to this ipl from a different ipl
system.cpu5.kern.ipl_good::31                     309     44.40%    100.00% # number of times we switched to this ipl from a different ipl
system.cpu5.kern.ipl_good::total                  696                       # number of times we switched to this ipl from a different ipl
system.cpu5.kern.ipl_ticks::0             74095448000     99.94%     99.94% # number of cycles we spent at this ipl
system.cpu5.kern.ipl_ticks::22                3724000      0.01%     99.95% # number of cycles we spent at this ipl
system.cpu5.kern.ipl_ticks::30                 164500      0.00%     99.95% # number of cycles we spent at this ipl
system.cpu5.kern.ipl_ticks::31               39612000      0.05%    100.00% # number of cycles we spent at this ipl
system.cpu5.kern.ipl_ticks::total         74138948500                       # number of cycles we spent at this ipl
system.cpu5.kern.ipl_used::0                        1                       # fraction of swpipl calls that actually changed the ipl
system.cpu5.kern.ipl_used::22                       1                       # fraction of swpipl calls that actually changed the ipl
system.cpu5.kern.ipl_used::30                       1                       # fraction of swpipl calls that actually changed the ipl
system.cpu5.kern.ipl_used::31                0.382900                       # fraction of swpipl calls that actually changed the ipl
system.cpu5.kern.ipl_used::total             0.582915                       # fraction of swpipl calls that actually changed the ipl
system.cpu5.kern.callpal::swpipl                 1040     81.95%     81.95% # number of callpals executed
system.cpu5.kern.callpal::rdps                    152     11.98%     93.93% # number of callpals executed
system.cpu5.kern.callpal::rti                      77      6.07%    100.00% # number of callpals executed
system.cpu5.kern.callpal::total                  1269                       # number of callpals executed
system.cpu5.kern.mode_switch::kernel               77                       # number of protection mode switches
system.cpu5.kern.mode_switch::user                  0                       # number of protection mode switches
system.cpu5.kern.mode_switch::idle                  0                       # number of protection mode switches
system.cpu5.kern.mode_good::kernel                  0                      
system.cpu5.kern.mode_good::user                    0                      
system.cpu5.kern.mode_good::idle                    0                      
system.cpu5.kern.mode_switch_good::kernel            0                       # fraction of useful protection mode switches
system.cpu5.kern.mode_switch_good::user           nan                       # fraction of useful protection mode switches
system.cpu5.kern.mode_switch_good::idle           nan                       # fraction of useful protection mode switches
system.cpu5.kern.mode_switch_good::total            0                       # fraction of useful protection mode switches
system.cpu5.kern.mode_ticks::kernel                 0                       # number of ticks spent at the given mode
system.cpu5.kern.mode_ticks::user                   0                       # number of ticks spent at the given mode
system.cpu5.kern.mode_ticks::idle                   0                       # number of ticks spent at the given mode
system.cpu5.kern.swap_context                       0                       # number of times the context was actually changed
system.cpu5.committedInsts                          0                       # Number of instructions committed
system.cpu5.committedOps                            0                       # Number of ops (including micro ops) committed
system.cpu5.num_int_alu_accesses                    0                       # Number of integer alu accesses
system.cpu5.num_fp_alu_accesses                     0                       # Number of float alu accesses
system.cpu5.num_func_calls                          0                       # number of times a function call or return occured
system.cpu5.num_conditional_control_insts            0                       # number of instructions that are conditional controls
system.cpu5.num_int_insts                           0                       # number of integer instructions
system.cpu5.num_fp_insts                            0                       # number of float instructions
system.cpu5.num_int_register_reads                  0                       # number of times the integer registers were read
system.cpu5.num_int_register_writes                 0                       # number of times the integer registers were written
system.cpu5.num_fp_register_reads                   0                       # number of times the floating registers were read
system.cpu5.num_fp_register_writes                  0                       # number of times the floating registers were written
system.cpu5.num_mem_refs                            0                       # number of memory refs
system.cpu5.num_load_insts                          0                       # Number of load instructions
system.cpu5.num_store_insts                         0                       # Number of store instructions
system.cpu5.num_idle_cycles                         0                       # Number of idle cycles
system.cpu5.num_busy_cycles                         0                       # Number of busy cycles
system.cpu5.not_idle_fraction                       0                       # Percentage of non-idle cycles
system.cpu5.idle_fraction                           1                       # Percentage of idle cycles
system.cpu5.op_class::No_OpClass                    0                       # Class of executed instruction
system.cpu5.op_class::IntAlu                        0                       # Class of executed instruction
system.cpu5.op_class::IntMult                       0                       # Class of executed instruction
system.cpu5.op_class::IntDiv                        0                       # Class of executed instruction
system.cpu5.op_class::FloatAdd                      0                       # Class of executed instruction
system.cpu5.op_class::FloatCmp                      0                       # Class of executed instruction
system.cpu5.op_class::FloatCvt                      0                       # Class of executed instruction
system.cpu5.op_class::FloatMult                     0                       # Class of executed instruction
system.cpu5.op_class::FloatDiv                      0                       # Class of executed instruction
system.cpu5.op_class::FloatSqrt                     0                       # Class of executed instruction
system.cpu5.op_class::SimdAdd                       0                       # Class of executed instruction
system.cpu5.op_class::SimdAddAcc                    0                       # Class of executed instruction
system.cpu5.op_class::SimdAlu                       0                       # Class of executed instruction
system.cpu5.op_class::SimdCmp                       0                       # Class of executed instruction
system.cpu5.op_class::SimdCvt                       0                       # Class of executed instruction
system.cpu5.op_class::SimdMisc                      0                       # Class of executed instruction
system.cpu5.op_class::SimdMult                      0                       # Class of executed instruction
system.cpu5.op_class::SimdMultAcc                   0                       # Class of executed instruction
system.cpu5.op_class::SimdShift                     0                       # Class of executed instruction
system.cpu5.op_class::SimdShiftAcc                  0                       # Class of executed instruction
system.cpu5.op_class::SimdSqrt                      0                       # Class of executed instruction
system.cpu5.op_class::SimdFloatAdd                  0                       # Class of executed instruction
system.cpu5.op_class::SimdFloatAlu                  0                       # Class of executed instruction
system.cpu5.op_class::SimdFloatCmp                  0                       # Class of executed instruction
system.cpu5.op_class::SimdFloatCvt                  0                       # Class of executed instruction
system.cpu5.op_class::SimdFloatDiv                  0                       # Class of executed instruction
system.cpu5.op_class::SimdFloatMisc                 0                       # Class of executed instruction
system.cpu5.op_class::SimdFloatMult                 0                       # Class of executed instruction
system.cpu5.op_class::SimdFloatMultAcc              0                       # Class of executed instruction
system.cpu5.op_class::SimdFloatSqrt                 0                       # Class of executed instruction
system.cpu5.op_class::MemRead                       0                       # Class of executed instruction
system.cpu5.op_class::MemWrite                      0                       # Class of executed instruction
system.cpu5.op_class::IprAccess                     0                       # Class of executed instruction
system.cpu5.op_class::InstPrefetch                  0                       # Class of executed instruction
system.cpu5.op_class::total                         0                       # Class of executed instruction
system.cpu5.dcache.tags.replacements              818                       # number of replacements
system.cpu5.dcache.tags.tagsinuse          445.848688                       # Cycle average of tags in use
system.cpu5.dcache.tags.total_refs               3726                       # Total number of references to valid blocks.
system.cpu5.dcache.tags.sampled_refs              818                       # Sample count of references to valid blocks.
system.cpu5.dcache.tags.avg_refs             4.555012                       # Average number of references to valid blocks.
system.cpu5.dcache.tags.warmup_cycle                0                       # Cycle when the warmup percentage was hit.
system.cpu5.dcache.tags.occ_blocks::cpu5.data            6                       # Average occupied blocks per requestor
system.cpu5.dcache.tags.occ_blocks::switch_cpus5.data   439.848688                       # Average occupied blocks per requestor
system.cpu5.dcache.tags.occ_percent::cpu5.data     0.011719                       # Average percentage of cache occupancy
system.cpu5.dcache.tags.occ_percent::switch_cpus5.data     0.859079                       # Average percentage of cache occupancy
system.cpu5.dcache.tags.occ_percent::total     0.870798                       # Average percentage of cache occupancy
system.cpu5.dcache.tags.occ_task_id_blocks::1024          445                       # Occupied blocks per task id
system.cpu5.dcache.tags.age_task_id_blocks_1024::2            3                       # Occupied blocks per task id
system.cpu5.dcache.tags.age_task_id_blocks_1024::3           11                       # Occupied blocks per task id
system.cpu5.dcache.tags.age_task_id_blocks_1024::4          431                       # Occupied blocks per task id
system.cpu5.dcache.tags.occ_task_id_percent::1024     0.869141                       # Percentage of cache occupancy per task id
system.cpu5.dcache.tags.tag_accesses            90293                       # Number of tag accesses
system.cpu5.dcache.tags.data_accesses           90293                       # Number of data accesses
system.cpu5.dcache.ReadReq_hits::switch_cpus5.data        28192                       # number of ReadReq hits
system.cpu5.dcache.ReadReq_hits::total          28192                       # number of ReadReq hits
system.cpu5.dcache.WriteReq_hits::switch_cpus5.data        14840                       # number of WriteReq hits
system.cpu5.dcache.WriteReq_hits::total         14840                       # number of WriteReq hits
system.cpu5.dcache.LoadLockedReq_hits::switch_cpus5.data          165                       # number of LoadLockedReq hits
system.cpu5.dcache.LoadLockedReq_hits::total          165                       # number of LoadLockedReq hits
system.cpu5.dcache.StoreCondReq_hits::switch_cpus5.data          213                       # number of StoreCondReq hits
system.cpu5.dcache.StoreCondReq_hits::total          213                       # number of StoreCondReq hits
system.cpu5.dcache.demand_hits::switch_cpus5.data        43032                       # number of demand (read+write) hits
system.cpu5.dcache.demand_hits::total           43032                       # number of demand (read+write) hits
system.cpu5.dcache.overall_hits::switch_cpus5.data        43032                       # number of overall hits
system.cpu5.dcache.overall_hits::total          43032                       # number of overall hits
system.cpu5.dcache.ReadReq_misses::switch_cpus5.data          972                       # number of ReadReq misses
system.cpu5.dcache.ReadReq_misses::total          972                       # number of ReadReq misses
system.cpu5.dcache.WriteReq_misses::switch_cpus5.data          103                       # number of WriteReq misses
system.cpu5.dcache.WriteReq_misses::total          103                       # number of WriteReq misses
system.cpu5.dcache.LoadLockedReq_misses::switch_cpus5.data           81                       # number of LoadLockedReq misses
system.cpu5.dcache.LoadLockedReq_misses::total           81                       # number of LoadLockedReq misses
system.cpu5.dcache.StoreCondReq_misses::switch_cpus5.data           26                       # number of StoreCondReq misses
system.cpu5.dcache.StoreCondReq_misses::total           26                       # number of StoreCondReq misses
system.cpu5.dcache.demand_misses::switch_cpus5.data         1075                       # number of demand (read+write) misses
system.cpu5.dcache.demand_misses::total          1075                       # number of demand (read+write) misses
system.cpu5.dcache.overall_misses::switch_cpus5.data         1075                       # number of overall misses
system.cpu5.dcache.overall_misses::total         1075                       # number of overall misses
system.cpu5.dcache.ReadReq_accesses::switch_cpus5.data        29164                       # number of ReadReq accesses(hits+misses)
system.cpu5.dcache.ReadReq_accesses::total        29164                       # number of ReadReq accesses(hits+misses)
system.cpu5.dcache.WriteReq_accesses::switch_cpus5.data        14943                       # number of WriteReq accesses(hits+misses)
system.cpu5.dcache.WriteReq_accesses::total        14943                       # number of WriteReq accesses(hits+misses)
system.cpu5.dcache.LoadLockedReq_accesses::switch_cpus5.data          246                       # number of LoadLockedReq accesses(hits+misses)
system.cpu5.dcache.LoadLockedReq_accesses::total          246                       # number of LoadLockedReq accesses(hits+misses)
system.cpu5.dcache.StoreCondReq_accesses::switch_cpus5.data          239                       # number of StoreCondReq accesses(hits+misses)
system.cpu5.dcache.StoreCondReq_accesses::total          239                       # number of StoreCondReq accesses(hits+misses)
system.cpu5.dcache.demand_accesses::switch_cpus5.data        44107                       # number of demand (read+write) accesses
system.cpu5.dcache.demand_accesses::total        44107                       # number of demand (read+write) accesses
system.cpu5.dcache.overall_accesses::switch_cpus5.data        44107                       # number of overall (read+write) accesses
system.cpu5.dcache.overall_accesses::total        44107                       # number of overall (read+write) accesses
system.cpu5.dcache.ReadReq_miss_rate::switch_cpus5.data     0.033329                       # miss rate for ReadReq accesses
system.cpu5.dcache.ReadReq_miss_rate::total     0.033329                       # miss rate for ReadReq accesses
system.cpu5.dcache.WriteReq_miss_rate::switch_cpus5.data     0.006893                       # miss rate for WriteReq accesses
system.cpu5.dcache.WriteReq_miss_rate::total     0.006893                       # miss rate for WriteReq accesses
system.cpu5.dcache.LoadLockedReq_miss_rate::switch_cpus5.data     0.329268                       # miss rate for LoadLockedReq accesses
system.cpu5.dcache.LoadLockedReq_miss_rate::total     0.329268                       # miss rate for LoadLockedReq accesses
system.cpu5.dcache.StoreCondReq_miss_rate::switch_cpus5.data     0.108787                       # miss rate for StoreCondReq accesses
system.cpu5.dcache.StoreCondReq_miss_rate::total     0.108787                       # miss rate for StoreCondReq accesses
system.cpu5.dcache.demand_miss_rate::switch_cpus5.data     0.024373                       # miss rate for demand accesses
system.cpu5.dcache.demand_miss_rate::total     0.024373                       # miss rate for demand accesses
system.cpu5.dcache.overall_miss_rate::switch_cpus5.data     0.024373                       # miss rate for overall accesses
system.cpu5.dcache.overall_miss_rate::total     0.024373                       # miss rate for overall accesses
system.cpu5.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu5.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu5.dcache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu5.dcache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu5.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu5.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu5.dcache.fast_writes                      0                       # number of fast writes performed
system.cpu5.dcache.cache_copies                     0                       # number of cache copies performed
system.cpu5.dcache.writebacks::writebacks          154                       # number of writebacks
system.cpu5.dcache.writebacks::total              154                       # number of writebacks
system.cpu5.dcache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu5.icache.tags.replacements              541                       # number of replacements
system.cpu5.icache.tags.tagsinuse                 512                       # Cycle average of tags in use
system.cpu5.icache.tags.total_refs              19567                       # Total number of references to valid blocks.
system.cpu5.icache.tags.sampled_refs              541                       # Sample count of references to valid blocks.
system.cpu5.icache.tags.avg_refs            36.168207                       # Average number of references to valid blocks.
system.cpu5.icache.tags.warmup_cycle                0                       # Cycle when the warmup percentage was hit.
system.cpu5.icache.tags.occ_blocks::cpu5.inst    91.018469                       # Average occupied blocks per requestor
system.cpu5.icache.tags.occ_blocks::switch_cpus5.inst   420.981531                       # Average occupied blocks per requestor
system.cpu5.icache.tags.occ_percent::cpu5.inst     0.177770                       # Average percentage of cache occupancy
system.cpu5.icache.tags.occ_percent::switch_cpus5.inst     0.822230                       # Average percentage of cache occupancy
system.cpu5.icache.tags.occ_percent::total            1                       # Average percentage of cache occupancy
system.cpu5.icache.tags.occ_task_id_blocks::1024          512                       # Occupied blocks per task id
system.cpu5.icache.tags.age_task_id_blocks_1024::2            2                       # Occupied blocks per task id
system.cpu5.icache.tags.age_task_id_blocks_1024::3           12                       # Occupied blocks per task id
system.cpu5.icache.tags.age_task_id_blocks_1024::4          498                       # Occupied blocks per task id
system.cpu5.icache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu5.icache.tags.tag_accesses           273631                       # Number of tag accesses
system.cpu5.icache.tags.data_accesses          273631                       # Number of data accesses
system.cpu5.icache.ReadReq_hits::switch_cpus5.inst       136004                       # number of ReadReq hits
system.cpu5.icache.ReadReq_hits::total         136004                       # number of ReadReq hits
system.cpu5.icache.demand_hits::switch_cpus5.inst       136004                       # number of demand (read+write) hits
system.cpu5.icache.demand_hits::total          136004                       # number of demand (read+write) hits
system.cpu5.icache.overall_hits::switch_cpus5.inst       136004                       # number of overall hits
system.cpu5.icache.overall_hits::total         136004                       # number of overall hits
system.cpu5.icache.ReadReq_misses::switch_cpus5.inst          541                       # number of ReadReq misses
system.cpu5.icache.ReadReq_misses::total          541                       # number of ReadReq misses
system.cpu5.icache.demand_misses::switch_cpus5.inst          541                       # number of demand (read+write) misses
system.cpu5.icache.demand_misses::total           541                       # number of demand (read+write) misses
system.cpu5.icache.overall_misses::switch_cpus5.inst          541                       # number of overall misses
system.cpu5.icache.overall_misses::total          541                       # number of overall misses
system.cpu5.icache.ReadReq_accesses::switch_cpus5.inst       136545                       # number of ReadReq accesses(hits+misses)
system.cpu5.icache.ReadReq_accesses::total       136545                       # number of ReadReq accesses(hits+misses)
system.cpu5.icache.demand_accesses::switch_cpus5.inst       136545                       # number of demand (read+write) accesses
system.cpu5.icache.demand_accesses::total       136545                       # number of demand (read+write) accesses
system.cpu5.icache.overall_accesses::switch_cpus5.inst       136545                       # number of overall (read+write) accesses
system.cpu5.icache.overall_accesses::total       136545                       # number of overall (read+write) accesses
system.cpu5.icache.ReadReq_miss_rate::switch_cpus5.inst     0.003962                       # miss rate for ReadReq accesses
system.cpu5.icache.ReadReq_miss_rate::total     0.003962                       # miss rate for ReadReq accesses
system.cpu5.icache.demand_miss_rate::switch_cpus5.inst     0.003962                       # miss rate for demand accesses
system.cpu5.icache.demand_miss_rate::total     0.003962                       # miss rate for demand accesses
system.cpu5.icache.overall_miss_rate::switch_cpus5.inst     0.003962                       # miss rate for overall accesses
system.cpu5.icache.overall_miss_rate::total     0.003962                       # miss rate for overall accesses
system.cpu5.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu5.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu5.icache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu5.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu5.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu5.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu5.icache.fast_writes                      0                       # number of fast writes performed
system.cpu5.icache.cache_copies                     0                       # number of cache copies performed
system.cpu5.icache.writebacks::writebacks          541                       # number of writebacks
system.cpu5.icache.writebacks::total              541                       # number of writebacks
system.cpu5.icache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu6.dtb.fetch_hits                          0                       # ITB hits
system.cpu6.dtb.fetch_misses                        0                       # ITB misses
system.cpu6.dtb.fetch_acv                           0                       # ITB acv
system.cpu6.dtb.fetch_accesses                      0                       # ITB accesses
system.cpu6.dtb.read_hits                           0                       # DTB read hits
system.cpu6.dtb.read_misses                         0                       # DTB read misses
system.cpu6.dtb.read_acv                            0                       # DTB read access violations
system.cpu6.dtb.read_accesses                       0                       # DTB read accesses
system.cpu6.dtb.write_hits                          0                       # DTB write hits
system.cpu6.dtb.write_misses                        0                       # DTB write misses
system.cpu6.dtb.write_acv                           0                       # DTB write access violations
system.cpu6.dtb.write_accesses                      0                       # DTB write accesses
system.cpu6.dtb.data_hits                           0                       # DTB hits
system.cpu6.dtb.data_misses                         0                       # DTB misses
system.cpu6.dtb.data_acv                            0                       # DTB access violations
system.cpu6.dtb.data_accesses                       0                       # DTB accesses
system.cpu6.itb.fetch_hits                          0                       # ITB hits
system.cpu6.itb.fetch_misses                        0                       # ITB misses
system.cpu6.itb.fetch_acv                           0                       # ITB acv
system.cpu6.itb.fetch_accesses                      0                       # ITB accesses
system.cpu6.itb.read_hits                           0                       # DTB read hits
system.cpu6.itb.read_misses                         0                       # DTB read misses
system.cpu6.itb.read_acv                            0                       # DTB read access violations
system.cpu6.itb.read_accesses                       0                       # DTB read accesses
system.cpu6.itb.write_hits                          0                       # DTB write hits
system.cpu6.itb.write_misses                        0                       # DTB write misses
system.cpu6.itb.write_acv                           0                       # DTB write access violations
system.cpu6.itb.write_accesses                      0                       # DTB write accesses
system.cpu6.itb.data_hits                           0                       # DTB hits
system.cpu6.itb.data_misses                         0                       # DTB misses
system.cpu6.itb.data_acv                            0                       # DTB access violations
system.cpu6.itb.data_accesses                       0                       # DTB accesses
system.cpu6.numCycles                               0                       # number of cpu cycles simulated
system.cpu6.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu6.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu6.kern.inst.arm                           0                       # number of arm instructions executed
system.cpu6.kern.inst.quiesce                      77                       # number of quiesce instructions executed
system.cpu6.kern.inst.hwrei                      1400                       # number of hwrei instructions executed
system.cpu6.kern.ipl_count::0                     352     28.21%     28.21% # number of times we switched to this ipl
system.cpu6.kern.ipl_count::22                     76      6.09%     34.29% # number of times we switched to this ipl
system.cpu6.kern.ipl_count::30                      1      0.08%     34.38% # number of times we switched to this ipl
system.cpu6.kern.ipl_count::31                    819     65.62%    100.00% # number of times we switched to this ipl
system.cpu6.kern.ipl_count::total                1248                       # number of times we switched to this ipl
system.cpu6.kern.ipl_good::0                      352     45.13%     45.13% # number of times we switched to this ipl from a different ipl
system.cpu6.kern.ipl_good::22                      76      9.74%     54.87% # number of times we switched to this ipl from a different ipl
system.cpu6.kern.ipl_good::30                       1      0.13%     55.00% # number of times we switched to this ipl from a different ipl
system.cpu6.kern.ipl_good::31                     351     45.00%    100.00% # number of times we switched to this ipl from a different ipl
system.cpu6.kern.ipl_good::total                  780                       # number of times we switched to this ipl from a different ipl
system.cpu6.kern.ipl_ticks::0             74095029500     99.94%     99.94% # number of cycles we spent at this ipl
system.cpu6.kern.ipl_ticks::22                3724000      0.01%     99.95% # number of cycles we spent at this ipl
system.cpu6.kern.ipl_ticks::30                 164500      0.00%     99.95% # number of cycles we spent at this ipl
system.cpu6.kern.ipl_ticks::31               39988000      0.05%    100.00% # number of cycles we spent at this ipl
system.cpu6.kern.ipl_ticks::total         74138906000                       # number of cycles we spent at this ipl
system.cpu6.kern.ipl_used::0                        1                       # fraction of swpipl calls that actually changed the ipl
system.cpu6.kern.ipl_used::22                       1                       # fraction of swpipl calls that actually changed the ipl
system.cpu6.kern.ipl_used::30                       1                       # fraction of swpipl calls that actually changed the ipl
system.cpu6.kern.ipl_used::31                0.428571                       # fraction of swpipl calls that actually changed the ipl
system.cpu6.kern.ipl_used::total             0.625000                       # fraction of swpipl calls that actually changed the ipl
system.cpu6.kern.callpal::swpipl                 1094     82.69%     82.69% # number of callpals executed
system.cpu6.kern.callpal::rdps                    152     11.49%     94.18% # number of callpals executed
system.cpu6.kern.callpal::rti                      77      5.82%    100.00% # number of callpals executed
system.cpu6.kern.callpal::total                  1323                       # number of callpals executed
system.cpu6.kern.mode_switch::kernel               77                       # number of protection mode switches
system.cpu6.kern.mode_switch::user                  0                       # number of protection mode switches
system.cpu6.kern.mode_switch::idle                  0                       # number of protection mode switches
system.cpu6.kern.mode_good::kernel                  0                      
system.cpu6.kern.mode_good::user                    0                      
system.cpu6.kern.mode_good::idle                    0                      
system.cpu6.kern.mode_switch_good::kernel            0                       # fraction of useful protection mode switches
system.cpu6.kern.mode_switch_good::user           nan                       # fraction of useful protection mode switches
system.cpu6.kern.mode_switch_good::idle           nan                       # fraction of useful protection mode switches
system.cpu6.kern.mode_switch_good::total            0                       # fraction of useful protection mode switches
system.cpu6.kern.mode_ticks::kernel                 0                       # number of ticks spent at the given mode
system.cpu6.kern.mode_ticks::user                   0                       # number of ticks spent at the given mode
system.cpu6.kern.mode_ticks::idle                   0                       # number of ticks spent at the given mode
system.cpu6.kern.swap_context                       0                       # number of times the context was actually changed
system.cpu6.committedInsts                          0                       # Number of instructions committed
system.cpu6.committedOps                            0                       # Number of ops (including micro ops) committed
system.cpu6.num_int_alu_accesses                    0                       # Number of integer alu accesses
system.cpu6.num_fp_alu_accesses                     0                       # Number of float alu accesses
system.cpu6.num_func_calls                          0                       # number of times a function call or return occured
system.cpu6.num_conditional_control_insts            0                       # number of instructions that are conditional controls
system.cpu6.num_int_insts                           0                       # number of integer instructions
system.cpu6.num_fp_insts                            0                       # number of float instructions
system.cpu6.num_int_register_reads                  0                       # number of times the integer registers were read
system.cpu6.num_int_register_writes                 0                       # number of times the integer registers were written
system.cpu6.num_fp_register_reads                   0                       # number of times the floating registers were read
system.cpu6.num_fp_register_writes                  0                       # number of times the floating registers were written
system.cpu6.num_mem_refs                            0                       # number of memory refs
system.cpu6.num_load_insts                          0                       # Number of load instructions
system.cpu6.num_store_insts                         0                       # Number of store instructions
system.cpu6.num_idle_cycles                         0                       # Number of idle cycles
system.cpu6.num_busy_cycles                         0                       # Number of busy cycles
system.cpu6.not_idle_fraction                       0                       # Percentage of non-idle cycles
system.cpu6.idle_fraction                           1                       # Percentage of idle cycles
system.cpu6.op_class::No_OpClass                    0                       # Class of executed instruction
system.cpu6.op_class::IntAlu                        0                       # Class of executed instruction
system.cpu6.op_class::IntMult                       0                       # Class of executed instruction
system.cpu6.op_class::IntDiv                        0                       # Class of executed instruction
system.cpu6.op_class::FloatAdd                      0                       # Class of executed instruction
system.cpu6.op_class::FloatCmp                      0                       # Class of executed instruction
system.cpu6.op_class::FloatCvt                      0                       # Class of executed instruction
system.cpu6.op_class::FloatMult                     0                       # Class of executed instruction
system.cpu6.op_class::FloatDiv                      0                       # Class of executed instruction
system.cpu6.op_class::FloatSqrt                     0                       # Class of executed instruction
system.cpu6.op_class::SimdAdd                       0                       # Class of executed instruction
system.cpu6.op_class::SimdAddAcc                    0                       # Class of executed instruction
system.cpu6.op_class::SimdAlu                       0                       # Class of executed instruction
system.cpu6.op_class::SimdCmp                       0                       # Class of executed instruction
system.cpu6.op_class::SimdCvt                       0                       # Class of executed instruction
system.cpu6.op_class::SimdMisc                      0                       # Class of executed instruction
system.cpu6.op_class::SimdMult                      0                       # Class of executed instruction
system.cpu6.op_class::SimdMultAcc                   0                       # Class of executed instruction
system.cpu6.op_class::SimdShift                     0                       # Class of executed instruction
system.cpu6.op_class::SimdShiftAcc                  0                       # Class of executed instruction
system.cpu6.op_class::SimdSqrt                      0                       # Class of executed instruction
system.cpu6.op_class::SimdFloatAdd                  0                       # Class of executed instruction
system.cpu6.op_class::SimdFloatAlu                  0                       # Class of executed instruction
system.cpu6.op_class::SimdFloatCmp                  0                       # Class of executed instruction
system.cpu6.op_class::SimdFloatCvt                  0                       # Class of executed instruction
system.cpu6.op_class::SimdFloatDiv                  0                       # Class of executed instruction
system.cpu6.op_class::SimdFloatMisc                 0                       # Class of executed instruction
system.cpu6.op_class::SimdFloatMult                 0                       # Class of executed instruction
system.cpu6.op_class::SimdFloatMultAcc              0                       # Class of executed instruction
system.cpu6.op_class::SimdFloatSqrt                 0                       # Class of executed instruction
system.cpu6.op_class::MemRead                       0                       # Class of executed instruction
system.cpu6.op_class::MemWrite                      0                       # Class of executed instruction
system.cpu6.op_class::IprAccess                     0                       # Class of executed instruction
system.cpu6.op_class::InstPrefetch                  0                       # Class of executed instruction
system.cpu6.op_class::total                         0                       # Class of executed instruction
system.cpu6.dcache.tags.replacements              295                       # number of replacements
system.cpu6.dcache.tags.tagsinuse          443.734706                       # Cycle average of tags in use
system.cpu6.dcache.tags.total_refs               1366                       # Total number of references to valid blocks.
system.cpu6.dcache.tags.sampled_refs              295                       # Sample count of references to valid blocks.
system.cpu6.dcache.tags.avg_refs             4.630508                       # Average number of references to valid blocks.
system.cpu6.dcache.tags.warmup_cycle                0                       # Cycle when the warmup percentage was hit.
system.cpu6.dcache.tags.occ_blocks::switch_cpus6.data   443.734706                       # Average occupied blocks per requestor
system.cpu6.dcache.tags.occ_percent::switch_cpus6.data     0.866669                       # Average percentage of cache occupancy
system.cpu6.dcache.tags.occ_percent::total     0.866669                       # Average percentage of cache occupancy
system.cpu6.dcache.tags.occ_task_id_blocks::1024          447                       # Occupied blocks per task id
system.cpu6.dcache.tags.age_task_id_blocks_1024::2            1                       # Occupied blocks per task id
system.cpu6.dcache.tags.age_task_id_blocks_1024::3            2                       # Occupied blocks per task id
system.cpu6.dcache.tags.age_task_id_blocks_1024::4          444                       # Occupied blocks per task id
system.cpu6.dcache.tags.occ_task_id_percent::1024     0.873047                       # Percentage of cache occupancy per task id
system.cpu6.dcache.tags.tag_accesses            73916                       # Number of tag accesses
system.cpu6.dcache.tags.data_accesses           73916                       # Number of data accesses
system.cpu6.dcache.ReadReq_hits::switch_cpus6.data        22982                       # number of ReadReq hits
system.cpu6.dcache.ReadReq_hits::total          22982                       # number of ReadReq hits
system.cpu6.dcache.WriteReq_hits::switch_cpus6.data        12734                       # number of WriteReq hits
system.cpu6.dcache.WriteReq_hits::total         12734                       # number of WriteReq hits
system.cpu6.dcache.LoadLockedReq_hits::switch_cpus6.data          248                       # number of LoadLockedReq hits
system.cpu6.dcache.LoadLockedReq_hits::total          248                       # number of LoadLockedReq hits
system.cpu6.dcache.StoreCondReq_hits::switch_cpus6.data          218                       # number of StoreCondReq hits
system.cpu6.dcache.StoreCondReq_hits::total          218                       # number of StoreCondReq hits
system.cpu6.dcache.demand_hits::switch_cpus6.data        35716                       # number of demand (read+write) hits
system.cpu6.dcache.demand_hits::total           35716                       # number of demand (read+write) hits
system.cpu6.dcache.overall_hits::switch_cpus6.data        35716                       # number of overall hits
system.cpu6.dcache.overall_hits::total          35716                       # number of overall hits
system.cpu6.dcache.ReadReq_misses::switch_cpus6.data          416                       # number of ReadReq misses
system.cpu6.dcache.ReadReq_misses::total          416                       # number of ReadReq misses
system.cpu6.dcache.WriteReq_misses::switch_cpus6.data           81                       # number of WriteReq misses
system.cpu6.dcache.WriteReq_misses::total           81                       # number of WriteReq misses
system.cpu6.dcache.LoadLockedReq_misses::switch_cpus6.data           14                       # number of LoadLockedReq misses
system.cpu6.dcache.LoadLockedReq_misses::total           14                       # number of LoadLockedReq misses
system.cpu6.dcache.StoreCondReq_misses::switch_cpus6.data           33                       # number of StoreCondReq misses
system.cpu6.dcache.StoreCondReq_misses::total           33                       # number of StoreCondReq misses
system.cpu6.dcache.demand_misses::switch_cpus6.data          497                       # number of demand (read+write) misses
system.cpu6.dcache.demand_misses::total           497                       # number of demand (read+write) misses
system.cpu6.dcache.overall_misses::switch_cpus6.data          497                       # number of overall misses
system.cpu6.dcache.overall_misses::total          497                       # number of overall misses
system.cpu6.dcache.ReadReq_accesses::switch_cpus6.data        23398                       # number of ReadReq accesses(hits+misses)
system.cpu6.dcache.ReadReq_accesses::total        23398                       # number of ReadReq accesses(hits+misses)
system.cpu6.dcache.WriteReq_accesses::switch_cpus6.data        12815                       # number of WriteReq accesses(hits+misses)
system.cpu6.dcache.WriteReq_accesses::total        12815                       # number of WriteReq accesses(hits+misses)
system.cpu6.dcache.LoadLockedReq_accesses::switch_cpus6.data          262                       # number of LoadLockedReq accesses(hits+misses)
system.cpu6.dcache.LoadLockedReq_accesses::total          262                       # number of LoadLockedReq accesses(hits+misses)
system.cpu6.dcache.StoreCondReq_accesses::switch_cpus6.data          251                       # number of StoreCondReq accesses(hits+misses)
system.cpu6.dcache.StoreCondReq_accesses::total          251                       # number of StoreCondReq accesses(hits+misses)
system.cpu6.dcache.demand_accesses::switch_cpus6.data        36213                       # number of demand (read+write) accesses
system.cpu6.dcache.demand_accesses::total        36213                       # number of demand (read+write) accesses
system.cpu6.dcache.overall_accesses::switch_cpus6.data        36213                       # number of overall (read+write) accesses
system.cpu6.dcache.overall_accesses::total        36213                       # number of overall (read+write) accesses
system.cpu6.dcache.ReadReq_miss_rate::switch_cpus6.data     0.017779                       # miss rate for ReadReq accesses
system.cpu6.dcache.ReadReq_miss_rate::total     0.017779                       # miss rate for ReadReq accesses
system.cpu6.dcache.WriteReq_miss_rate::switch_cpus6.data     0.006321                       # miss rate for WriteReq accesses
system.cpu6.dcache.WriteReq_miss_rate::total     0.006321                       # miss rate for WriteReq accesses
system.cpu6.dcache.LoadLockedReq_miss_rate::switch_cpus6.data     0.053435                       # miss rate for LoadLockedReq accesses
system.cpu6.dcache.LoadLockedReq_miss_rate::total     0.053435                       # miss rate for LoadLockedReq accesses
system.cpu6.dcache.StoreCondReq_miss_rate::switch_cpus6.data     0.131474                       # miss rate for StoreCondReq accesses
system.cpu6.dcache.StoreCondReq_miss_rate::total     0.131474                       # miss rate for StoreCondReq accesses
system.cpu6.dcache.demand_miss_rate::switch_cpus6.data     0.013724                       # miss rate for demand accesses
system.cpu6.dcache.demand_miss_rate::total     0.013724                       # miss rate for demand accesses
system.cpu6.dcache.overall_miss_rate::switch_cpus6.data     0.013724                       # miss rate for overall accesses
system.cpu6.dcache.overall_miss_rate::total     0.013724                       # miss rate for overall accesses
system.cpu6.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu6.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu6.dcache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu6.dcache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu6.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu6.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu6.dcache.fast_writes                      0                       # number of fast writes performed
system.cpu6.dcache.cache_copies                     0                       # number of cache copies performed
system.cpu6.dcache.writebacks::writebacks           57                       # number of writebacks
system.cpu6.dcache.writebacks::total               57                       # number of writebacks
system.cpu6.dcache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu6.icache.tags.replacements              346                       # number of replacements
system.cpu6.icache.tags.tagsinuse                 512                       # Cycle average of tags in use
system.cpu6.icache.tags.total_refs              26084                       # Total number of references to valid blocks.
system.cpu6.icache.tags.sampled_refs              346                       # Sample count of references to valid blocks.
system.cpu6.icache.tags.avg_refs            75.387283                       # Average number of references to valid blocks.
system.cpu6.icache.tags.warmup_cycle                0                       # Cycle when the warmup percentage was hit.
system.cpu6.icache.tags.occ_blocks::switch_cpus6.inst          512                       # Average occupied blocks per requestor
system.cpu6.icache.tags.occ_percent::switch_cpus6.inst            1                       # Average percentage of cache occupancy
system.cpu6.icache.tags.occ_percent::total            1                       # Average percentage of cache occupancy
system.cpu6.icache.tags.occ_task_id_blocks::1024          512                       # Occupied blocks per task id
system.cpu6.icache.tags.age_task_id_blocks_1024::2            2                       # Occupied blocks per task id
system.cpu6.icache.tags.age_task_id_blocks_1024::4          510                       # Occupied blocks per task id
system.cpu6.icache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu6.icache.tags.tag_accesses           210888                       # Number of tag accesses
system.cpu6.icache.tags.data_accesses          210888                       # Number of data accesses
system.cpu6.icache.ReadReq_hits::switch_cpus6.inst       104925                       # number of ReadReq hits
system.cpu6.icache.ReadReq_hits::total         104925                       # number of ReadReq hits
system.cpu6.icache.demand_hits::switch_cpus6.inst       104925                       # number of demand (read+write) hits
system.cpu6.icache.demand_hits::total          104925                       # number of demand (read+write) hits
system.cpu6.icache.overall_hits::switch_cpus6.inst       104925                       # number of overall hits
system.cpu6.icache.overall_hits::total         104925                       # number of overall hits
system.cpu6.icache.ReadReq_misses::switch_cpus6.inst          346                       # number of ReadReq misses
system.cpu6.icache.ReadReq_misses::total          346                       # number of ReadReq misses
system.cpu6.icache.demand_misses::switch_cpus6.inst          346                       # number of demand (read+write) misses
system.cpu6.icache.demand_misses::total           346                       # number of demand (read+write) misses
system.cpu6.icache.overall_misses::switch_cpus6.inst          346                       # number of overall misses
system.cpu6.icache.overall_misses::total          346                       # number of overall misses
system.cpu6.icache.ReadReq_accesses::switch_cpus6.inst       105271                       # number of ReadReq accesses(hits+misses)
system.cpu6.icache.ReadReq_accesses::total       105271                       # number of ReadReq accesses(hits+misses)
system.cpu6.icache.demand_accesses::switch_cpus6.inst       105271                       # number of demand (read+write) accesses
system.cpu6.icache.demand_accesses::total       105271                       # number of demand (read+write) accesses
system.cpu6.icache.overall_accesses::switch_cpus6.inst       105271                       # number of overall (read+write) accesses
system.cpu6.icache.overall_accesses::total       105271                       # number of overall (read+write) accesses
system.cpu6.icache.ReadReq_miss_rate::switch_cpus6.inst     0.003287                       # miss rate for ReadReq accesses
system.cpu6.icache.ReadReq_miss_rate::total     0.003287                       # miss rate for ReadReq accesses
system.cpu6.icache.demand_miss_rate::switch_cpus6.inst     0.003287                       # miss rate for demand accesses
system.cpu6.icache.demand_miss_rate::total     0.003287                       # miss rate for demand accesses
system.cpu6.icache.overall_miss_rate::switch_cpus6.inst     0.003287                       # miss rate for overall accesses
system.cpu6.icache.overall_miss_rate::total     0.003287                       # miss rate for overall accesses
system.cpu6.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu6.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu6.icache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu6.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu6.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu6.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu6.icache.fast_writes                      0                       # number of fast writes performed
system.cpu6.icache.cache_copies                     0                       # number of cache copies performed
system.cpu6.icache.writebacks::writebacks          346                       # number of writebacks
system.cpu6.icache.writebacks::total              346                       # number of writebacks
system.cpu6.icache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu7.dtb.fetch_hits                          0                       # ITB hits
system.cpu7.dtb.fetch_misses                        0                       # ITB misses
system.cpu7.dtb.fetch_acv                           0                       # ITB acv
system.cpu7.dtb.fetch_accesses                      0                       # ITB accesses
system.cpu7.dtb.read_hits                           0                       # DTB read hits
system.cpu7.dtb.read_misses                         0                       # DTB read misses
system.cpu7.dtb.read_acv                            0                       # DTB read access violations
system.cpu7.dtb.read_accesses                       0                       # DTB read accesses
system.cpu7.dtb.write_hits                          0                       # DTB write hits
system.cpu7.dtb.write_misses                        0                       # DTB write misses
system.cpu7.dtb.write_acv                           0                       # DTB write access violations
system.cpu7.dtb.write_accesses                      0                       # DTB write accesses
system.cpu7.dtb.data_hits                           0                       # DTB hits
system.cpu7.dtb.data_misses                         0                       # DTB misses
system.cpu7.dtb.data_acv                            0                       # DTB access violations
system.cpu7.dtb.data_accesses                       0                       # DTB accesses
system.cpu7.itb.fetch_hits                          0                       # ITB hits
system.cpu7.itb.fetch_misses                        0                       # ITB misses
system.cpu7.itb.fetch_acv                           0                       # ITB acv
system.cpu7.itb.fetch_accesses                      0                       # ITB accesses
system.cpu7.itb.read_hits                           0                       # DTB read hits
system.cpu7.itb.read_misses                         0                       # DTB read misses
system.cpu7.itb.read_acv                            0                       # DTB read access violations
system.cpu7.itb.read_accesses                       0                       # DTB read accesses
system.cpu7.itb.write_hits                          0                       # DTB write hits
system.cpu7.itb.write_misses                        0                       # DTB write misses
system.cpu7.itb.write_acv                           0                       # DTB write access violations
system.cpu7.itb.write_accesses                      0                       # DTB write accesses
system.cpu7.itb.data_hits                           0                       # DTB hits
system.cpu7.itb.data_misses                         0                       # DTB misses
system.cpu7.itb.data_acv                            0                       # DTB access violations
system.cpu7.itb.data_accesses                       0                       # DTB accesses
system.cpu7.numCycles                               0                       # number of cpu cycles simulated
system.cpu7.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu7.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu7.kern.inst.arm                           0                       # number of arm instructions executed
system.cpu7.kern.inst.quiesce                      77                       # number of quiesce instructions executed
system.cpu7.kern.inst.hwrei                      1356                       # number of hwrei instructions executed
system.cpu7.kern.ipl_count::0                     313     26.00%     26.00% # number of times we switched to this ipl
system.cpu7.kern.ipl_count::22                     76      6.31%     32.31% # number of times we switched to this ipl
system.cpu7.kern.ipl_count::30                      2      0.17%     32.48% # number of times we switched to this ipl
system.cpu7.kern.ipl_count::31                    813     67.52%    100.00% # number of times we switched to this ipl
system.cpu7.kern.ipl_count::total                1204                       # number of times we switched to this ipl
system.cpu7.kern.ipl_good::0                      313     44.46%     44.46% # number of times we switched to this ipl from a different ipl
system.cpu7.kern.ipl_good::22                      76     10.80%     55.26% # number of times we switched to this ipl from a different ipl
system.cpu7.kern.ipl_good::30                       2      0.28%     55.54% # number of times we switched to this ipl from a different ipl
system.cpu7.kern.ipl_good::31                     313     44.46%    100.00% # number of times we switched to this ipl from a different ipl
system.cpu7.kern.ipl_good::total                  704                       # number of times we switched to this ipl from a different ipl
system.cpu7.kern.ipl_ticks::0             74095113500     99.94%     99.94% # number of cycles we spent at this ipl
system.cpu7.kern.ipl_ticks::22                3724000      0.01%     99.95% # number of cycles we spent at this ipl
system.cpu7.kern.ipl_ticks::30                 195000      0.00%     99.95% # number of cycles we spent at this ipl
system.cpu7.kern.ipl_ticks::31               39741500      0.05%    100.00% # number of cycles we spent at this ipl
system.cpu7.kern.ipl_ticks::total         74138774000                       # number of cycles we spent at this ipl
system.cpu7.kern.ipl_used::0                        1                       # fraction of swpipl calls that actually changed the ipl
system.cpu7.kern.ipl_used::22                       1                       # fraction of swpipl calls that actually changed the ipl
system.cpu7.kern.ipl_used::30                       1                       # fraction of swpipl calls that actually changed the ipl
system.cpu7.kern.ipl_used::31                0.384994                       # fraction of swpipl calls that actually changed the ipl
system.cpu7.kern.ipl_used::total             0.584718                       # fraction of swpipl calls that actually changed the ipl
system.cpu7.kern.callpal::swpipl                 1050     82.10%     82.10% # number of callpals executed
system.cpu7.kern.callpal::rdps                    152     11.88%     93.98% # number of callpals executed
system.cpu7.kern.callpal::rti                      77      6.02%    100.00% # number of callpals executed
system.cpu7.kern.callpal::total                  1279                       # number of callpals executed
system.cpu7.kern.mode_switch::kernel               77                       # number of protection mode switches
system.cpu7.kern.mode_switch::user                  0                       # number of protection mode switches
system.cpu7.kern.mode_switch::idle                  0                       # number of protection mode switches
system.cpu7.kern.mode_good::kernel                  0                      
system.cpu7.kern.mode_good::user                    0                      
system.cpu7.kern.mode_good::idle                    0                      
system.cpu7.kern.mode_switch_good::kernel            0                       # fraction of useful protection mode switches
system.cpu7.kern.mode_switch_good::user           nan                       # fraction of useful protection mode switches
system.cpu7.kern.mode_switch_good::idle           nan                       # fraction of useful protection mode switches
system.cpu7.kern.mode_switch_good::total            0                       # fraction of useful protection mode switches
system.cpu7.kern.mode_ticks::kernel                 0                       # number of ticks spent at the given mode
system.cpu7.kern.mode_ticks::user                   0                       # number of ticks spent at the given mode
system.cpu7.kern.mode_ticks::idle                   0                       # number of ticks spent at the given mode
system.cpu7.kern.swap_context                       0                       # number of times the context was actually changed
system.cpu7.committedInsts                          0                       # Number of instructions committed
system.cpu7.committedOps                            0                       # Number of ops (including micro ops) committed
system.cpu7.num_int_alu_accesses                    0                       # Number of integer alu accesses
system.cpu7.num_fp_alu_accesses                     0                       # Number of float alu accesses
system.cpu7.num_func_calls                          0                       # number of times a function call or return occured
system.cpu7.num_conditional_control_insts            0                       # number of instructions that are conditional controls
system.cpu7.num_int_insts                           0                       # number of integer instructions
system.cpu7.num_fp_insts                            0                       # number of float instructions
system.cpu7.num_int_register_reads                  0                       # number of times the integer registers were read
system.cpu7.num_int_register_writes                 0                       # number of times the integer registers were written
system.cpu7.num_fp_register_reads                   0                       # number of times the floating registers were read
system.cpu7.num_fp_register_writes                  0                       # number of times the floating registers were written
system.cpu7.num_mem_refs                            0                       # number of memory refs
system.cpu7.num_load_insts                          0                       # Number of load instructions
system.cpu7.num_store_insts                         0                       # Number of store instructions
system.cpu7.num_idle_cycles                         0                       # Number of idle cycles
system.cpu7.num_busy_cycles                         0                       # Number of busy cycles
system.cpu7.not_idle_fraction                       0                       # Percentage of non-idle cycles
system.cpu7.idle_fraction                           1                       # Percentage of idle cycles
system.cpu7.op_class::No_OpClass                    0                       # Class of executed instruction
system.cpu7.op_class::IntAlu                        0                       # Class of executed instruction
system.cpu7.op_class::IntMult                       0                       # Class of executed instruction
system.cpu7.op_class::IntDiv                        0                       # Class of executed instruction
system.cpu7.op_class::FloatAdd                      0                       # Class of executed instruction
system.cpu7.op_class::FloatCmp                      0                       # Class of executed instruction
system.cpu7.op_class::FloatCvt                      0                       # Class of executed instruction
system.cpu7.op_class::FloatMult                     0                       # Class of executed instruction
system.cpu7.op_class::FloatDiv                      0                       # Class of executed instruction
system.cpu7.op_class::FloatSqrt                     0                       # Class of executed instruction
system.cpu7.op_class::SimdAdd                       0                       # Class of executed instruction
system.cpu7.op_class::SimdAddAcc                    0                       # Class of executed instruction
system.cpu7.op_class::SimdAlu                       0                       # Class of executed instruction
system.cpu7.op_class::SimdCmp                       0                       # Class of executed instruction
system.cpu7.op_class::SimdCvt                       0                       # Class of executed instruction
system.cpu7.op_class::SimdMisc                      0                       # Class of executed instruction
system.cpu7.op_class::SimdMult                      0                       # Class of executed instruction
system.cpu7.op_class::SimdMultAcc                   0                       # Class of executed instruction
system.cpu7.op_class::SimdShift                     0                       # Class of executed instruction
system.cpu7.op_class::SimdShiftAcc                  0                       # Class of executed instruction
system.cpu7.op_class::SimdSqrt                      0                       # Class of executed instruction
system.cpu7.op_class::SimdFloatAdd                  0                       # Class of executed instruction
system.cpu7.op_class::SimdFloatAlu                  0                       # Class of executed instruction
system.cpu7.op_class::SimdFloatCmp                  0                       # Class of executed instruction
system.cpu7.op_class::SimdFloatCvt                  0                       # Class of executed instruction
system.cpu7.op_class::SimdFloatDiv                  0                       # Class of executed instruction
system.cpu7.op_class::SimdFloatMisc                 0                       # Class of executed instruction
system.cpu7.op_class::SimdFloatMult                 0                       # Class of executed instruction
system.cpu7.op_class::SimdFloatMultAcc              0                       # Class of executed instruction
system.cpu7.op_class::SimdFloatSqrt                 0                       # Class of executed instruction
system.cpu7.op_class::MemRead                       0                       # Class of executed instruction
system.cpu7.op_class::MemWrite                      0                       # Class of executed instruction
system.cpu7.op_class::IprAccess                     0                       # Class of executed instruction
system.cpu7.op_class::InstPrefetch                  0                       # Class of executed instruction
system.cpu7.op_class::total                         0                       # Class of executed instruction
system.cpu7.dcache.tags.replacements              650                       # number of replacements
system.cpu7.dcache.tags.tagsinuse          447.712498                       # Cycle average of tags in use
system.cpu7.dcache.tags.total_refs               4010                       # Total number of references to valid blocks.
system.cpu7.dcache.tags.sampled_refs              650                       # Sample count of references to valid blocks.
system.cpu7.dcache.tags.avg_refs             6.169231                       # Average number of references to valid blocks.
system.cpu7.dcache.tags.warmup_cycle                0                       # Cycle when the warmup percentage was hit.
system.cpu7.dcache.tags.occ_blocks::cpu7.data            6                       # Average occupied blocks per requestor
system.cpu7.dcache.tags.occ_blocks::switch_cpus7.data   441.712498                       # Average occupied blocks per requestor
system.cpu7.dcache.tags.occ_percent::cpu7.data     0.011719                       # Average percentage of cache occupancy
system.cpu7.dcache.tags.occ_percent::switch_cpus7.data     0.862720                       # Average percentage of cache occupancy
system.cpu7.dcache.tags.occ_percent::total     0.874438                       # Average percentage of cache occupancy
system.cpu7.dcache.tags.occ_task_id_blocks::1024          446                       # Occupied blocks per task id
system.cpu7.dcache.tags.age_task_id_blocks_1024::2            1                       # Occupied blocks per task id
system.cpu7.dcache.tags.age_task_id_blocks_1024::3           12                       # Occupied blocks per task id
system.cpu7.dcache.tags.age_task_id_blocks_1024::4          433                       # Occupied blocks per task id
system.cpu7.dcache.tags.occ_task_id_percent::1024     0.871094                       # Percentage of cache occupancy per task id
system.cpu7.dcache.tags.tag_accesses            90712                       # Number of tag accesses
system.cpu7.dcache.tags.data_accesses           90712                       # Number of data accesses
system.cpu7.dcache.ReadReq_hits::switch_cpus7.data        28504                       # number of ReadReq hits
system.cpu7.dcache.ReadReq_hits::total          28504                       # number of ReadReq hits
system.cpu7.dcache.WriteReq_hits::switch_cpus7.data        14900                       # number of WriteReq hits
system.cpu7.dcache.WriteReq_hits::total         14900                       # number of WriteReq hits
system.cpu7.dcache.LoadLockedReq_hits::switch_cpus7.data          233                       # number of LoadLockedReq hits
system.cpu7.dcache.LoadLockedReq_hits::total          233                       # number of LoadLockedReq hits
system.cpu7.dcache.StoreCondReq_hits::switch_cpus7.data          209                       # number of StoreCondReq hits
system.cpu7.dcache.StoreCondReq_hits::total          209                       # number of StoreCondReq hits
system.cpu7.dcache.demand_hits::switch_cpus7.data        43404                       # number of demand (read+write) hits
system.cpu7.dcache.demand_hits::total           43404                       # number of demand (read+write) hits
system.cpu7.dcache.overall_hits::switch_cpus7.data        43404                       # number of overall hits
system.cpu7.dcache.overall_hits::total          43404                       # number of overall hits
system.cpu7.dcache.ReadReq_misses::switch_cpus7.data          871                       # number of ReadReq misses
system.cpu7.dcache.ReadReq_misses::total          871                       # number of ReadReq misses
system.cpu7.dcache.WriteReq_misses::switch_cpus7.data          111                       # number of WriteReq misses
system.cpu7.dcache.WriteReq_misses::total          111                       # number of WriteReq misses
system.cpu7.dcache.LoadLockedReq_misses::switch_cpus7.data           21                       # number of LoadLockedReq misses
system.cpu7.dcache.LoadLockedReq_misses::total           21                       # number of LoadLockedReq misses
system.cpu7.dcache.StoreCondReq_misses::switch_cpus7.data           31                       # number of StoreCondReq misses
system.cpu7.dcache.StoreCondReq_misses::total           31                       # number of StoreCondReq misses
system.cpu7.dcache.demand_misses::switch_cpus7.data          982                       # number of demand (read+write) misses
system.cpu7.dcache.demand_misses::total           982                       # number of demand (read+write) misses
system.cpu7.dcache.overall_misses::switch_cpus7.data          982                       # number of overall misses
system.cpu7.dcache.overall_misses::total          982                       # number of overall misses
system.cpu7.dcache.ReadReq_accesses::switch_cpus7.data        29375                       # number of ReadReq accesses(hits+misses)
system.cpu7.dcache.ReadReq_accesses::total        29375                       # number of ReadReq accesses(hits+misses)
system.cpu7.dcache.WriteReq_accesses::switch_cpus7.data        15011                       # number of WriteReq accesses(hits+misses)
system.cpu7.dcache.WriteReq_accesses::total        15011                       # number of WriteReq accesses(hits+misses)
system.cpu7.dcache.LoadLockedReq_accesses::switch_cpus7.data          254                       # number of LoadLockedReq accesses(hits+misses)
system.cpu7.dcache.LoadLockedReq_accesses::total          254                       # number of LoadLockedReq accesses(hits+misses)
system.cpu7.dcache.StoreCondReq_accesses::switch_cpus7.data          240                       # number of StoreCondReq accesses(hits+misses)
system.cpu7.dcache.StoreCondReq_accesses::total          240                       # number of StoreCondReq accesses(hits+misses)
system.cpu7.dcache.demand_accesses::switch_cpus7.data        44386                       # number of demand (read+write) accesses
system.cpu7.dcache.demand_accesses::total        44386                       # number of demand (read+write) accesses
system.cpu7.dcache.overall_accesses::switch_cpus7.data        44386                       # number of overall (read+write) accesses
system.cpu7.dcache.overall_accesses::total        44386                       # number of overall (read+write) accesses
system.cpu7.dcache.ReadReq_miss_rate::switch_cpus7.data     0.029651                       # miss rate for ReadReq accesses
system.cpu7.dcache.ReadReq_miss_rate::total     0.029651                       # miss rate for ReadReq accesses
system.cpu7.dcache.WriteReq_miss_rate::switch_cpus7.data     0.007395                       # miss rate for WriteReq accesses
system.cpu7.dcache.WriteReq_miss_rate::total     0.007395                       # miss rate for WriteReq accesses
system.cpu7.dcache.LoadLockedReq_miss_rate::switch_cpus7.data     0.082677                       # miss rate for LoadLockedReq accesses
system.cpu7.dcache.LoadLockedReq_miss_rate::total     0.082677                       # miss rate for LoadLockedReq accesses
system.cpu7.dcache.StoreCondReq_miss_rate::switch_cpus7.data     0.129167                       # miss rate for StoreCondReq accesses
system.cpu7.dcache.StoreCondReq_miss_rate::total     0.129167                       # miss rate for StoreCondReq accesses
system.cpu7.dcache.demand_miss_rate::switch_cpus7.data     0.022124                       # miss rate for demand accesses
system.cpu7.dcache.demand_miss_rate::total     0.022124                       # miss rate for demand accesses
system.cpu7.dcache.overall_miss_rate::switch_cpus7.data     0.022124                       # miss rate for overall accesses
system.cpu7.dcache.overall_miss_rate::total     0.022124                       # miss rate for overall accesses
system.cpu7.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu7.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu7.dcache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu7.dcache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu7.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu7.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu7.dcache.fast_writes                      0                       # number of fast writes performed
system.cpu7.dcache.cache_copies                     0                       # number of cache copies performed
system.cpu7.dcache.writebacks::writebacks          104                       # number of writebacks
system.cpu7.dcache.writebacks::total              104                       # number of writebacks
system.cpu7.dcache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu7.icache.tags.replacements              629                       # number of replacements
system.cpu7.icache.tags.tagsinuse                 507                       # Cycle average of tags in use
system.cpu7.icache.tags.total_refs              37727                       # Total number of references to valid blocks.
system.cpu7.icache.tags.sampled_refs              629                       # Sample count of references to valid blocks.
system.cpu7.icache.tags.avg_refs            59.979332                       # Average number of references to valid blocks.
system.cpu7.icache.tags.warmup_cycle                0                       # Cycle when the warmup percentage was hit.
system.cpu7.icache.tags.occ_blocks::cpu7.inst    99.128330                       # Average occupied blocks per requestor
system.cpu7.icache.tags.occ_blocks::switch_cpus7.inst   407.871670                       # Average occupied blocks per requestor
system.cpu7.icache.tags.occ_percent::cpu7.inst     0.193610                       # Average percentage of cache occupancy
system.cpu7.icache.tags.occ_percent::switch_cpus7.inst     0.796624                       # Average percentage of cache occupancy
system.cpu7.icache.tags.occ_percent::total     0.990234                       # Average percentage of cache occupancy
system.cpu7.icache.tags.occ_task_id_blocks::1024          507                       # Occupied blocks per task id
system.cpu7.icache.tags.age_task_id_blocks_1024::2            2                       # Occupied blocks per task id
system.cpu7.icache.tags.age_task_id_blocks_1024::3           12                       # Occupied blocks per task id
system.cpu7.icache.tags.age_task_id_blocks_1024::4          493                       # Occupied blocks per task id
system.cpu7.icache.tags.occ_task_id_percent::1024     0.990234                       # Percentage of cache occupancy per task id
system.cpu7.icache.tags.tag_accesses           275387                       # Number of tag accesses
system.cpu7.icache.tags.data_accesses          275387                       # Number of data accesses
system.cpu7.icache.ReadReq_hits::switch_cpus7.inst       136750                       # number of ReadReq hits
system.cpu7.icache.ReadReq_hits::total         136750                       # number of ReadReq hits
system.cpu7.icache.demand_hits::switch_cpus7.inst       136750                       # number of demand (read+write) hits
system.cpu7.icache.demand_hits::total          136750                       # number of demand (read+write) hits
system.cpu7.icache.overall_hits::switch_cpus7.inst       136750                       # number of overall hits
system.cpu7.icache.overall_hits::total         136750                       # number of overall hits
system.cpu7.icache.ReadReq_misses::switch_cpus7.inst          629                       # number of ReadReq misses
system.cpu7.icache.ReadReq_misses::total          629                       # number of ReadReq misses
system.cpu7.icache.demand_misses::switch_cpus7.inst          629                       # number of demand (read+write) misses
system.cpu7.icache.demand_misses::total           629                       # number of demand (read+write) misses
system.cpu7.icache.overall_misses::switch_cpus7.inst          629                       # number of overall misses
system.cpu7.icache.overall_misses::total          629                       # number of overall misses
system.cpu7.icache.ReadReq_accesses::switch_cpus7.inst       137379                       # number of ReadReq accesses(hits+misses)
system.cpu7.icache.ReadReq_accesses::total       137379                       # number of ReadReq accesses(hits+misses)
system.cpu7.icache.demand_accesses::switch_cpus7.inst       137379                       # number of demand (read+write) accesses
system.cpu7.icache.demand_accesses::total       137379                       # number of demand (read+write) accesses
system.cpu7.icache.overall_accesses::switch_cpus7.inst       137379                       # number of overall (read+write) accesses
system.cpu7.icache.overall_accesses::total       137379                       # number of overall (read+write) accesses
system.cpu7.icache.ReadReq_miss_rate::switch_cpus7.inst     0.004579                       # miss rate for ReadReq accesses
system.cpu7.icache.ReadReq_miss_rate::total     0.004579                       # miss rate for ReadReq accesses
system.cpu7.icache.demand_miss_rate::switch_cpus7.inst     0.004579                       # miss rate for demand accesses
system.cpu7.icache.demand_miss_rate::total     0.004579                       # miss rate for demand accesses
system.cpu7.icache.overall_miss_rate::switch_cpus7.inst     0.004579                       # miss rate for overall accesses
system.cpu7.icache.overall_miss_rate::total     0.004579                       # miss rate for overall accesses
system.cpu7.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu7.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu7.icache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu7.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu7.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu7.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu7.icache.fast_writes                      0                       # number of fast writes performed
system.cpu7.icache.cache_copies                     0                       # number of cache copies performed
system.cpu7.icache.writebacks::writebacks          629                       # number of writebacks
system.cpu7.icache.writebacks::total              629                       # number of writebacks
system.cpu7.icache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.disk0.dma_read_full_pages                    0                       # Number of full page size DMA reads (not PRD).
system.disk0.dma_read_bytes                         0                       # Number of bytes transfered via DMA reads (not PRD).
system.disk0.dma_read_txs                           0                       # Number of DMA read transactions (not PRD).
system.disk0.dma_write_full_pages                 322                       # Number of full page size DMA writes.
system.disk0.dma_write_bytes                  2666496                       # Number of bytes transfered via DMA writes.
system.disk0.dma_write_txs                        329                       # Number of DMA write transactions.
system.disk2.dma_read_full_pages                    0                       # Number of full page size DMA reads (not PRD).
system.disk2.dma_read_bytes                         0                       # Number of bytes transfered via DMA reads (not PRD).
system.disk2.dma_read_txs                           0                       # Number of DMA read transactions (not PRD).
system.disk2.dma_write_full_pages                   0                       # Number of full page size DMA writes.
system.disk2.dma_write_bytes                        0                       # Number of bytes transfered via DMA writes.
system.disk2.dma_write_txs                          0                       # Number of DMA write transactions.
system.iobus.trans_dist::ReadReq                 1528                       # Transaction distribution
system.iobus.trans_dist::ReadResp                1528                       # Transaction distribution
system.iobus.trans_dist::WriteReq               43666                       # Transaction distribution
system.iobus.trans_dist::WriteResp              43666                       # Transaction distribution
system.iobus.pkt_count_system.bridge.master::system.tsunami.cchip.pio         1832                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_count_system.bridge.master::system.tsunami.pchip.pio           56                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_count_system.bridge.master::system.tsunami.io.pio         1358                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_count_system.bridge.master::system.tsunami.uart.pio         1704                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_count_system.bridge.master::system.tsunami.ide.pio         1920                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_count_system.bridge.master::total         6870                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_count_system.tsunami.ide.dma::system.iocache.cpu_side        83518                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_count_system.tsunami.ide.dma::total        83518                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_count::total                   90388                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_size_system.bridge.master::system.tsunami.cchip.pio         7328                       # Cumulative packet size per connected master and slave (bytes)
system.iobus.pkt_size_system.bridge.master::system.tsunami.pchip.pio          224                       # Cumulative packet size per connected master and slave (bytes)
system.iobus.pkt_size_system.bridge.master::system.tsunami.io.pio         1869                       # Cumulative packet size per connected master and slave (bytes)
system.iobus.pkt_size_system.bridge.master::system.tsunami.uart.pio          852                       # Cumulative packet size per connected master and slave (bytes)
system.iobus.pkt_size_system.bridge.master::system.tsunami.ide.pio         1080                       # Cumulative packet size per connected master and slave (bytes)
system.iobus.pkt_size_system.bridge.master::total        11353                       # Cumulative packet size per connected master and slave (bytes)
system.iobus.pkt_size_system.tsunami.ide.dma::system.iocache.cpu_side      2667256                       # Cumulative packet size per connected master and slave (bytes)
system.iobus.pkt_size_system.tsunami.ide.dma::total      2667256                       # Cumulative packet size per connected master and slave (bytes)
system.iobus.pkt_size::total                  2678609                       # Cumulative packet size per connected master and slave (bytes)
system.iocache.tags.replacements                41759                       # number of replacements
system.iocache.tags.tagsinuse                      16                       # Cycle average of tags in use
system.iocache.tags.total_refs                      0                       # Total number of references to valid blocks.
system.iocache.tags.sampled_refs                41759                       # Sample count of references to valid blocks.
system.iocache.tags.avg_refs                        0                       # Average number of references to valid blocks.
system.iocache.tags.warmup_cycle                    0                       # Cycle when the warmup percentage was hit.
system.iocache.tags.occ_blocks::tsunami.ide           16                       # Average occupied blocks per requestor
system.iocache.tags.occ_percent::tsunami.ide            1                       # Average percentage of cache occupancy
system.iocache.tags.occ_percent::total              1                       # Average percentage of cache occupancy
system.iocache.tags.occ_task_id_blocks::1023           16                       # Occupied blocks per task id
system.iocache.tags.age_task_id_blocks_1023::3           16                       # Occupied blocks per task id
system.iocache.tags.occ_task_id_percent::1023            1                       # Percentage of cache occupancy per task id
system.iocache.tags.tag_accesses               375831                       # Number of tag accesses
system.iocache.tags.data_accesses              375831                       # Number of data accesses
system.iocache.ReadReq_misses::tsunami.ide           95                       # number of ReadReq misses
system.iocache.ReadReq_misses::total               95                       # number of ReadReq misses
system.iocache.WriteLineReq_misses::tsunami.ide        41664                       # number of WriteLineReq misses
system.iocache.WriteLineReq_misses::total        41664                       # number of WriteLineReq misses
system.iocache.demand_misses::tsunami.ide           95                       # number of demand (read+write) misses
system.iocache.demand_misses::total                95                       # number of demand (read+write) misses
system.iocache.overall_misses::tsunami.ide           95                       # number of overall misses
system.iocache.overall_misses::total               95                       # number of overall misses
system.iocache.ReadReq_accesses::tsunami.ide           95                       # number of ReadReq accesses(hits+misses)
system.iocache.ReadReq_accesses::total             95                       # number of ReadReq accesses(hits+misses)
system.iocache.WriteLineReq_accesses::tsunami.ide        41664                       # number of WriteLineReq accesses(hits+misses)
system.iocache.WriteLineReq_accesses::total        41664                       # number of WriteLineReq accesses(hits+misses)
system.iocache.demand_accesses::tsunami.ide           95                       # number of demand (read+write) accesses
system.iocache.demand_accesses::total              95                       # number of demand (read+write) accesses
system.iocache.overall_accesses::tsunami.ide           95                       # number of overall (read+write) accesses
system.iocache.overall_accesses::total             95                       # number of overall (read+write) accesses
system.iocache.ReadReq_miss_rate::tsunami.ide            1                       # miss rate for ReadReq accesses
system.iocache.ReadReq_miss_rate::total             1                       # miss rate for ReadReq accesses
system.iocache.WriteLineReq_miss_rate::tsunami.ide            1                       # miss rate for WriteLineReq accesses
system.iocache.WriteLineReq_miss_rate::total            1                       # miss rate for WriteLineReq accesses
system.iocache.demand_miss_rate::tsunami.ide            1                       # miss rate for demand accesses
system.iocache.demand_miss_rate::total              1                       # miss rate for demand accesses
system.iocache.overall_miss_rate::tsunami.ide            1                       # miss rate for overall accesses
system.iocache.overall_miss_rate::total             1                       # miss rate for overall accesses
system.iocache.blocked_cycles::no_mshrs             0                       # number of cycles access was blocked
system.iocache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.iocache.blocked::no_mshrs                    0                       # number of cycles access was blocked
system.iocache.blocked::no_targets                  0                       # number of cycles access was blocked
system.iocache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.iocache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.iocache.fast_writes                          0                       # number of fast writes performed
system.iocache.cache_copies                         0                       # number of cache copies performed
system.iocache.writebacks::writebacks           41664                       # number of writebacks
system.iocache.writebacks::total                41664                       # number of writebacks
system.iocache.no_allocate_misses                   0                       # Number of misses that were no-allocate
system.l2.tags.replacements                    322038                       # number of replacements
system.l2.tags.tagsinuse                  3938.080428                       # Cycle average of tags in use
system.l2.tags.total_refs                      368959                       # Total number of references to valid blocks.
system.l2.tags.sampled_refs                    322038                       # Sample count of references to valid blocks.
system.l2.tags.avg_refs                      1.145700                       # Average number of references to valid blocks.
system.l2.tags.warmup_cycle                         0                       # Cycle when the warmup percentage was hit.
system.l2.tags.occ_blocks::writebacks     2461.942402                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::cpu1.inst         0.607247                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::cpu2.inst         0.001513                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::cpu3.inst         0.594105                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::cpu6.data         0.009671                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::switch_cpus0.inst    39.466973                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::switch_cpus0.data    22.772746                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::switch_cpus1.inst    50.933890                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::switch_cpus1.data    20.444011                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::switch_cpus2.inst   531.553017                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::switch_cpus2.data   735.958942                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::switch_cpus3.inst    14.350640                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::switch_cpus3.data     1.738749                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::switch_cpus4.inst     3.235311                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::switch_cpus4.data    25.091642                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::switch_cpus5.inst     0.561678                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::switch_cpus5.data     2.252510                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::switch_cpus6.inst     2.549428                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::switch_cpus6.data    13.897196                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::switch_cpus7.inst     4.749349                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::switch_cpus7.data     5.369408                       # Average occupied blocks per requestor
system.l2.tags.occ_percent::writebacks       0.601060                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::cpu1.inst        0.000148                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::cpu2.inst        0.000000                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::cpu3.inst        0.000145                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::cpu6.data        0.000002                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::switch_cpus0.inst     0.009635                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::switch_cpus0.data     0.005560                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::switch_cpus1.inst     0.012435                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::switch_cpus1.data     0.004991                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::switch_cpus2.inst     0.129774                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::switch_cpus2.data     0.179677                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::switch_cpus3.inst     0.003504                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::switch_cpus3.data     0.000424                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::switch_cpus4.inst     0.000790                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::switch_cpus4.data     0.006126                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::switch_cpus5.inst     0.000137                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::switch_cpus5.data     0.000550                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::switch_cpus6.inst     0.000622                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::switch_cpus6.data     0.003393                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::switch_cpus7.inst     0.001160                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::switch_cpus7.data     0.001311                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::total            0.961445                       # Average percentage of cache occupancy
system.l2.tags.occ_task_id_blocks::1024          4057                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::0         1034                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::1          151                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::2         1816                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::3          913                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::4          143                       # Occupied blocks per task id
system.l2.tags.occ_task_id_percent::1024     0.990479                       # Percentage of cache occupancy per task id
system.l2.tags.tag_accesses                   9089196                       # Number of tag accesses
system.l2.tags.data_accesses                  9089196                       # Number of data accesses
system.l2.WritebackDirty_hits::writebacks       395719                       # number of WritebackDirty hits
system.l2.WritebackDirty_hits::total           395719                       # number of WritebackDirty hits
system.l2.WritebackClean_hits::writebacks        53308                       # number of WritebackClean hits
system.l2.WritebackClean_hits::total            53308                       # number of WritebackClean hits
system.l2.UpgradeReq_hits::switch_cpus0.data            2                       # number of UpgradeReq hits
system.l2.UpgradeReq_hits::switch_cpus1.data            5                       # number of UpgradeReq hits
system.l2.UpgradeReq_hits::switch_cpus2.data           15                       # number of UpgradeReq hits
system.l2.UpgradeReq_hits::switch_cpus3.data            4                       # number of UpgradeReq hits
system.l2.UpgradeReq_hits::total                   26                       # number of UpgradeReq hits
system.l2.SCUpgradeReq_hits::switch_cpus0.data            1                       # number of SCUpgradeReq hits
system.l2.SCUpgradeReq_hits::switch_cpus1.data            1                       # number of SCUpgradeReq hits
system.l2.SCUpgradeReq_hits::switch_cpus2.data           10                       # number of SCUpgradeReq hits
system.l2.SCUpgradeReq_hits::switch_cpus3.data            2                       # number of SCUpgradeReq hits
system.l2.SCUpgradeReq_hits::switch_cpus4.data            1                       # number of SCUpgradeReq hits
system.l2.SCUpgradeReq_hits::switch_cpus5.data            5                       # number of SCUpgradeReq hits
system.l2.SCUpgradeReq_hits::switch_cpus6.data            1                       # number of SCUpgradeReq hits
system.l2.SCUpgradeReq_hits::total                 21                       # number of SCUpgradeReq hits
system.l2.ReadExReq_hits::switch_cpus0.data          212                       # number of ReadExReq hits
system.l2.ReadExReq_hits::switch_cpus1.data           69                       # number of ReadExReq hits
system.l2.ReadExReq_hits::switch_cpus2.data        70540                       # number of ReadExReq hits
system.l2.ReadExReq_hits::switch_cpus3.data           13                       # number of ReadExReq hits
system.l2.ReadExReq_hits::switch_cpus4.data           20                       # number of ReadExReq hits
system.l2.ReadExReq_hits::switch_cpus6.data            1                       # number of ReadExReq hits
system.l2.ReadExReq_hits::total                 70855                       # number of ReadExReq hits
system.l2.ReadCleanReq_hits::switch_cpus0.inst         1335                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_hits::switch_cpus1.inst         1456                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_hits::switch_cpus2.inst        63257                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_hits::switch_cpus3.inst         1265                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_hits::switch_cpus4.inst          585                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_hits::switch_cpus5.inst          536                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_hits::switch_cpus6.inst          319                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_hits::switch_cpus7.inst          543                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_hits::total              69296                       # number of ReadCleanReq hits
system.l2.ReadSharedReq_hits::switch_cpus0.data         1493                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_hits::switch_cpus1.data         1186                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_hits::switch_cpus2.data        96394                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_hits::switch_cpus3.data          601                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_hits::switch_cpus4.data          469                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_hits::switch_cpus5.data          531                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_hits::switch_cpus6.data          220                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_hits::switch_cpus7.data          467                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_hits::total            101361                       # number of ReadSharedReq hits
system.l2.demand_hits::switch_cpus0.inst         1335                       # number of demand (read+write) hits
system.l2.demand_hits::switch_cpus0.data         1705                       # number of demand (read+write) hits
system.l2.demand_hits::switch_cpus1.inst         1456                       # number of demand (read+write) hits
system.l2.demand_hits::switch_cpus1.data         1255                       # number of demand (read+write) hits
system.l2.demand_hits::switch_cpus2.inst        63257                       # number of demand (read+write) hits
system.l2.demand_hits::switch_cpus2.data       166934                       # number of demand (read+write) hits
system.l2.demand_hits::switch_cpus3.inst         1265                       # number of demand (read+write) hits
system.l2.demand_hits::switch_cpus3.data          614                       # number of demand (read+write) hits
system.l2.demand_hits::switch_cpus4.inst          585                       # number of demand (read+write) hits
system.l2.demand_hits::switch_cpus4.data          489                       # number of demand (read+write) hits
system.l2.demand_hits::switch_cpus5.inst          536                       # number of demand (read+write) hits
system.l2.demand_hits::switch_cpus5.data          531                       # number of demand (read+write) hits
system.l2.demand_hits::switch_cpus6.inst          319                       # number of demand (read+write) hits
system.l2.demand_hits::switch_cpus6.data          221                       # number of demand (read+write) hits
system.l2.demand_hits::switch_cpus7.inst          543                       # number of demand (read+write) hits
system.l2.demand_hits::switch_cpus7.data          467                       # number of demand (read+write) hits
system.l2.demand_hits::total                   241512                       # number of demand (read+write) hits
system.l2.overall_hits::switch_cpus0.inst         1335                       # number of overall hits
system.l2.overall_hits::switch_cpus0.data         1705                       # number of overall hits
system.l2.overall_hits::switch_cpus1.inst         1456                       # number of overall hits
system.l2.overall_hits::switch_cpus1.data         1255                       # number of overall hits
system.l2.overall_hits::switch_cpus2.inst        63257                       # number of overall hits
system.l2.overall_hits::switch_cpus2.data       166934                       # number of overall hits
system.l2.overall_hits::switch_cpus3.inst         1265                       # number of overall hits
system.l2.overall_hits::switch_cpus3.data          614                       # number of overall hits
system.l2.overall_hits::switch_cpus4.inst          585                       # number of overall hits
system.l2.overall_hits::switch_cpus4.data          489                       # number of overall hits
system.l2.overall_hits::switch_cpus5.inst          536                       # number of overall hits
system.l2.overall_hits::switch_cpus5.data          531                       # number of overall hits
system.l2.overall_hits::switch_cpus6.inst          319                       # number of overall hits
system.l2.overall_hits::switch_cpus6.data          221                       # number of overall hits
system.l2.overall_hits::switch_cpus7.inst          543                       # number of overall hits
system.l2.overall_hits::switch_cpus7.data          467                       # number of overall hits
system.l2.overall_hits::total                  241512                       # number of overall hits
system.l2.UpgradeReq_misses::switch_cpus0.data          285                       # number of UpgradeReq misses
system.l2.UpgradeReq_misses::switch_cpus1.data           49                       # number of UpgradeReq misses
system.l2.UpgradeReq_misses::switch_cpus2.data           43                       # number of UpgradeReq misses
system.l2.UpgradeReq_misses::switch_cpus3.data           37                       # number of UpgradeReq misses
system.l2.UpgradeReq_misses::switch_cpus4.data           47                       # number of UpgradeReq misses
system.l2.UpgradeReq_misses::switch_cpus5.data           46                       # number of UpgradeReq misses
system.l2.UpgradeReq_misses::switch_cpus6.data           44                       # number of UpgradeReq misses
system.l2.UpgradeReq_misses::switch_cpus7.data           49                       # number of UpgradeReq misses
system.l2.UpgradeReq_misses::total                600                       # number of UpgradeReq misses
system.l2.SCUpgradeReq_misses::switch_cpus0.data           96                       # number of SCUpgradeReq misses
system.l2.SCUpgradeReq_misses::switch_cpus1.data           22                       # number of SCUpgradeReq misses
system.l2.SCUpgradeReq_misses::switch_cpus2.data           29                       # number of SCUpgradeReq misses
system.l2.SCUpgradeReq_misses::switch_cpus3.data           18                       # number of SCUpgradeReq misses
system.l2.SCUpgradeReq_misses::switch_cpus4.data           24                       # number of SCUpgradeReq misses
system.l2.SCUpgradeReq_misses::switch_cpus5.data           15                       # number of SCUpgradeReq misses
system.l2.SCUpgradeReq_misses::switch_cpus6.data           23                       # number of SCUpgradeReq misses
system.l2.SCUpgradeReq_misses::switch_cpus7.data           24                       # number of SCUpgradeReq misses
system.l2.SCUpgradeReq_misses::total              251                       # number of SCUpgradeReq misses
system.l2.ReadExReq_misses::switch_cpus0.data         1972                       # number of ReadExReq misses
system.l2.ReadExReq_misses::switch_cpus1.data          714                       # number of ReadExReq misses
system.l2.ReadExReq_misses::switch_cpus2.data       252803                       # number of ReadExReq misses
system.l2.ReadExReq_misses::switch_cpus3.data          208                       # number of ReadExReq misses
system.l2.ReadExReq_misses::switch_cpus4.data           44                       # number of ReadExReq misses
system.l2.ReadExReq_misses::switch_cpus5.data           41                       # number of ReadExReq misses
system.l2.ReadExReq_misses::switch_cpus6.data           32                       # number of ReadExReq misses
system.l2.ReadExReq_misses::switch_cpus7.data           45                       # number of ReadExReq misses
system.l2.ReadExReq_misses::total              255859                       # number of ReadExReq misses
system.l2.ReadCleanReq_misses::switch_cpus0.inst         2371                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_misses::switch_cpus1.inst          837                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_misses::switch_cpus2.inst        17494                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_misses::switch_cpus3.inst          267                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_misses::switch_cpus4.inst           14                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_misses::switch_cpus5.inst            5                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_misses::switch_cpus6.inst           27                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_misses::switch_cpus7.inst           86                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_misses::total            21101                       # number of ReadCleanReq misses
system.l2.ReadSharedReq_misses::switch_cpus0.data         1830                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_misses::switch_cpus1.data         1091                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_misses::switch_cpus2.data        35374                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_misses::switch_cpus3.data          141                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_misses::switch_cpus4.data          148                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_misses::switch_cpus5.data          175                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_misses::switch_cpus6.data           86                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_misses::switch_cpus7.data           88                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_misses::total           38933                       # number of ReadSharedReq misses
system.l2.demand_misses::switch_cpus0.inst         2371                       # number of demand (read+write) misses
system.l2.demand_misses::switch_cpus0.data         3802                       # number of demand (read+write) misses
system.l2.demand_misses::switch_cpus1.inst          837                       # number of demand (read+write) misses
system.l2.demand_misses::switch_cpus1.data         1805                       # number of demand (read+write) misses
system.l2.demand_misses::switch_cpus2.inst        17494                       # number of demand (read+write) misses
system.l2.demand_misses::switch_cpus2.data       288177                       # number of demand (read+write) misses
system.l2.demand_misses::switch_cpus3.inst          267                       # number of demand (read+write) misses
system.l2.demand_misses::switch_cpus3.data          349                       # number of demand (read+write) misses
system.l2.demand_misses::switch_cpus4.inst           14                       # number of demand (read+write) misses
system.l2.demand_misses::switch_cpus4.data          192                       # number of demand (read+write) misses
system.l2.demand_misses::switch_cpus5.inst            5                       # number of demand (read+write) misses
system.l2.demand_misses::switch_cpus5.data          216                       # number of demand (read+write) misses
system.l2.demand_misses::switch_cpus6.inst           27                       # number of demand (read+write) misses
system.l2.demand_misses::switch_cpus6.data          118                       # number of demand (read+write) misses
system.l2.demand_misses::switch_cpus7.inst           86                       # number of demand (read+write) misses
system.l2.demand_misses::switch_cpus7.data          133                       # number of demand (read+write) misses
system.l2.demand_misses::total                 315893                       # number of demand (read+write) misses
system.l2.overall_misses::switch_cpus0.inst         2371                       # number of overall misses
system.l2.overall_misses::switch_cpus0.data         3802                       # number of overall misses
system.l2.overall_misses::switch_cpus1.inst          837                       # number of overall misses
system.l2.overall_misses::switch_cpus1.data         1805                       # number of overall misses
system.l2.overall_misses::switch_cpus2.inst        17494                       # number of overall misses
system.l2.overall_misses::switch_cpus2.data       288177                       # number of overall misses
system.l2.overall_misses::switch_cpus3.inst          267                       # number of overall misses
system.l2.overall_misses::switch_cpus3.data          349                       # number of overall misses
system.l2.overall_misses::switch_cpus4.inst           14                       # number of overall misses
system.l2.overall_misses::switch_cpus4.data          192                       # number of overall misses
system.l2.overall_misses::switch_cpus5.inst            5                       # number of overall misses
system.l2.overall_misses::switch_cpus5.data          216                       # number of overall misses
system.l2.overall_misses::switch_cpus6.inst           27                       # number of overall misses
system.l2.overall_misses::switch_cpus6.data          118                       # number of overall misses
system.l2.overall_misses::switch_cpus7.inst           86                       # number of overall misses
system.l2.overall_misses::switch_cpus7.data          133                       # number of overall misses
system.l2.overall_misses::total                315893                       # number of overall misses
system.l2.WritebackDirty_accesses::writebacks       395719                       # number of WritebackDirty accesses(hits+misses)
system.l2.WritebackDirty_accesses::total       395719                       # number of WritebackDirty accesses(hits+misses)
system.l2.WritebackClean_accesses::writebacks        53308                       # number of WritebackClean accesses(hits+misses)
system.l2.WritebackClean_accesses::total        53308                       # number of WritebackClean accesses(hits+misses)
system.l2.UpgradeReq_accesses::switch_cpus0.data          287                       # number of UpgradeReq accesses(hits+misses)
system.l2.UpgradeReq_accesses::switch_cpus1.data           54                       # number of UpgradeReq accesses(hits+misses)
system.l2.UpgradeReq_accesses::switch_cpus2.data           58                       # number of UpgradeReq accesses(hits+misses)
system.l2.UpgradeReq_accesses::switch_cpus3.data           41                       # number of UpgradeReq accesses(hits+misses)
system.l2.UpgradeReq_accesses::switch_cpus4.data           47                       # number of UpgradeReq accesses(hits+misses)
system.l2.UpgradeReq_accesses::switch_cpus5.data           46                       # number of UpgradeReq accesses(hits+misses)
system.l2.UpgradeReq_accesses::switch_cpus6.data           44                       # number of UpgradeReq accesses(hits+misses)
system.l2.UpgradeReq_accesses::switch_cpus7.data           49                       # number of UpgradeReq accesses(hits+misses)
system.l2.UpgradeReq_accesses::total              626                       # number of UpgradeReq accesses(hits+misses)
system.l2.SCUpgradeReq_accesses::switch_cpus0.data           97                       # number of SCUpgradeReq accesses(hits+misses)
system.l2.SCUpgradeReq_accesses::switch_cpus1.data           23                       # number of SCUpgradeReq accesses(hits+misses)
system.l2.SCUpgradeReq_accesses::switch_cpus2.data           39                       # number of SCUpgradeReq accesses(hits+misses)
system.l2.SCUpgradeReq_accesses::switch_cpus3.data           20                       # number of SCUpgradeReq accesses(hits+misses)
system.l2.SCUpgradeReq_accesses::switch_cpus4.data           25                       # number of SCUpgradeReq accesses(hits+misses)
system.l2.SCUpgradeReq_accesses::switch_cpus5.data           20                       # number of SCUpgradeReq accesses(hits+misses)
system.l2.SCUpgradeReq_accesses::switch_cpus6.data           24                       # number of SCUpgradeReq accesses(hits+misses)
system.l2.SCUpgradeReq_accesses::switch_cpus7.data           24                       # number of SCUpgradeReq accesses(hits+misses)
system.l2.SCUpgradeReq_accesses::total            272                       # number of SCUpgradeReq accesses(hits+misses)
system.l2.ReadExReq_accesses::switch_cpus0.data         2184                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::switch_cpus1.data          783                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::switch_cpus2.data       323343                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::switch_cpus3.data          221                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::switch_cpus4.data           64                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::switch_cpus5.data           41                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::switch_cpus6.data           33                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::switch_cpus7.data           45                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::total            326714                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadCleanReq_accesses::switch_cpus0.inst         3706                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_accesses::switch_cpus1.inst         2293                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_accesses::switch_cpus2.inst        80751                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_accesses::switch_cpus3.inst         1532                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_accesses::switch_cpus4.inst          599                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_accesses::switch_cpus5.inst          541                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_accesses::switch_cpus6.inst          346                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_accesses::switch_cpus7.inst          629                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_accesses::total          90397                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadSharedReq_accesses::switch_cpus0.data         3323                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_accesses::switch_cpus1.data         2277                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_accesses::switch_cpus2.data       131768                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_accesses::switch_cpus3.data          742                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_accesses::switch_cpus4.data          617                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_accesses::switch_cpus5.data          706                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_accesses::switch_cpus6.data          306                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_accesses::switch_cpus7.data          555                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_accesses::total        140294                       # number of ReadSharedReq accesses(hits+misses)
system.l2.demand_accesses::switch_cpus0.inst         3706                       # number of demand (read+write) accesses
system.l2.demand_accesses::switch_cpus0.data         5507                       # number of demand (read+write) accesses
system.l2.demand_accesses::switch_cpus1.inst         2293                       # number of demand (read+write) accesses
system.l2.demand_accesses::switch_cpus1.data         3060                       # number of demand (read+write) accesses
system.l2.demand_accesses::switch_cpus2.inst        80751                       # number of demand (read+write) accesses
system.l2.demand_accesses::switch_cpus2.data       455111                       # number of demand (read+write) accesses
system.l2.demand_accesses::switch_cpus3.inst         1532                       # number of demand (read+write) accesses
system.l2.demand_accesses::switch_cpus3.data          963                       # number of demand (read+write) accesses
system.l2.demand_accesses::switch_cpus4.inst          599                       # number of demand (read+write) accesses
system.l2.demand_accesses::switch_cpus4.data          681                       # number of demand (read+write) accesses
system.l2.demand_accesses::switch_cpus5.inst          541                       # number of demand (read+write) accesses
system.l2.demand_accesses::switch_cpus5.data          747                       # number of demand (read+write) accesses
system.l2.demand_accesses::switch_cpus6.inst          346                       # number of demand (read+write) accesses
system.l2.demand_accesses::switch_cpus6.data          339                       # number of demand (read+write) accesses
system.l2.demand_accesses::switch_cpus7.inst          629                       # number of demand (read+write) accesses
system.l2.demand_accesses::switch_cpus7.data          600                       # number of demand (read+write) accesses
system.l2.demand_accesses::total               557405                       # number of demand (read+write) accesses
system.l2.overall_accesses::switch_cpus0.inst         3706                       # number of overall (read+write) accesses
system.l2.overall_accesses::switch_cpus0.data         5507                       # number of overall (read+write) accesses
system.l2.overall_accesses::switch_cpus1.inst         2293                       # number of overall (read+write) accesses
system.l2.overall_accesses::switch_cpus1.data         3060                       # number of overall (read+write) accesses
system.l2.overall_accesses::switch_cpus2.inst        80751                       # number of overall (read+write) accesses
system.l2.overall_accesses::switch_cpus2.data       455111                       # number of overall (read+write) accesses
system.l2.overall_accesses::switch_cpus3.inst         1532                       # number of overall (read+write) accesses
system.l2.overall_accesses::switch_cpus3.data          963                       # number of overall (read+write) accesses
system.l2.overall_accesses::switch_cpus4.inst          599                       # number of overall (read+write) accesses
system.l2.overall_accesses::switch_cpus4.data          681                       # number of overall (read+write) accesses
system.l2.overall_accesses::switch_cpus5.inst          541                       # number of overall (read+write) accesses
system.l2.overall_accesses::switch_cpus5.data          747                       # number of overall (read+write) accesses
system.l2.overall_accesses::switch_cpus6.inst          346                       # number of overall (read+write) accesses
system.l2.overall_accesses::switch_cpus6.data          339                       # number of overall (read+write) accesses
system.l2.overall_accesses::switch_cpus7.inst          629                       # number of overall (read+write) accesses
system.l2.overall_accesses::switch_cpus7.data          600                       # number of overall (read+write) accesses
system.l2.overall_accesses::total              557405                       # number of overall (read+write) accesses
system.l2.UpgradeReq_miss_rate::switch_cpus0.data     0.993031                       # miss rate for UpgradeReq accesses
system.l2.UpgradeReq_miss_rate::switch_cpus1.data     0.907407                       # miss rate for UpgradeReq accesses
system.l2.UpgradeReq_miss_rate::switch_cpus2.data     0.741379                       # miss rate for UpgradeReq accesses
system.l2.UpgradeReq_miss_rate::switch_cpus3.data     0.902439                       # miss rate for UpgradeReq accesses
system.l2.UpgradeReq_miss_rate::switch_cpus4.data            1                       # miss rate for UpgradeReq accesses
system.l2.UpgradeReq_miss_rate::switch_cpus5.data            1                       # miss rate for UpgradeReq accesses
system.l2.UpgradeReq_miss_rate::switch_cpus6.data            1                       # miss rate for UpgradeReq accesses
system.l2.UpgradeReq_miss_rate::switch_cpus7.data            1                       # miss rate for UpgradeReq accesses
system.l2.UpgradeReq_miss_rate::total        0.958466                       # miss rate for UpgradeReq accesses
system.l2.SCUpgradeReq_miss_rate::switch_cpus0.data     0.989691                       # miss rate for SCUpgradeReq accesses
system.l2.SCUpgradeReq_miss_rate::switch_cpus1.data     0.956522                       # miss rate for SCUpgradeReq accesses
system.l2.SCUpgradeReq_miss_rate::switch_cpus2.data     0.743590                       # miss rate for SCUpgradeReq accesses
system.l2.SCUpgradeReq_miss_rate::switch_cpus3.data     0.900000                       # miss rate for SCUpgradeReq accesses
system.l2.SCUpgradeReq_miss_rate::switch_cpus4.data     0.960000                       # miss rate for SCUpgradeReq accesses
system.l2.SCUpgradeReq_miss_rate::switch_cpus5.data     0.750000                       # miss rate for SCUpgradeReq accesses
system.l2.SCUpgradeReq_miss_rate::switch_cpus6.data     0.958333                       # miss rate for SCUpgradeReq accesses
system.l2.SCUpgradeReq_miss_rate::switch_cpus7.data            1                       # miss rate for SCUpgradeReq accesses
system.l2.SCUpgradeReq_miss_rate::total      0.922794                       # miss rate for SCUpgradeReq accesses
system.l2.ReadExReq_miss_rate::switch_cpus0.data     0.902930                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_miss_rate::switch_cpus1.data     0.911877                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_miss_rate::switch_cpus2.data     0.781842                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_miss_rate::switch_cpus3.data     0.941176                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_miss_rate::switch_cpus4.data     0.687500                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_miss_rate::switch_cpus5.data            1                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_miss_rate::switch_cpus6.data     0.969697                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_miss_rate::switch_cpus7.data            1                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_miss_rate::total         0.783128                       # miss rate for ReadExReq accesses
system.l2.ReadCleanReq_miss_rate::switch_cpus0.inst     0.639773                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_miss_rate::switch_cpus1.inst     0.365024                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_miss_rate::switch_cpus2.inst     0.216641                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_miss_rate::switch_cpus3.inst     0.174282                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_miss_rate::switch_cpus4.inst     0.023372                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_miss_rate::switch_cpus5.inst     0.009242                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_miss_rate::switch_cpus6.inst     0.078035                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_miss_rate::switch_cpus7.inst     0.136725                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_miss_rate::total      0.233426                       # miss rate for ReadCleanReq accesses
system.l2.ReadSharedReq_miss_rate::switch_cpus0.data     0.550707                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_miss_rate::switch_cpus1.data     0.479139                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_miss_rate::switch_cpus2.data     0.268457                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_miss_rate::switch_cpus3.data     0.190027                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_miss_rate::switch_cpus4.data     0.239870                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_miss_rate::switch_cpus5.data     0.247875                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_miss_rate::switch_cpus6.data     0.281046                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_miss_rate::switch_cpus7.data     0.158559                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_miss_rate::total     0.277510                       # miss rate for ReadSharedReq accesses
system.l2.demand_miss_rate::switch_cpus0.inst     0.639773                       # miss rate for demand accesses
system.l2.demand_miss_rate::switch_cpus0.data     0.690394                       # miss rate for demand accesses
system.l2.demand_miss_rate::switch_cpus1.inst     0.365024                       # miss rate for demand accesses
system.l2.demand_miss_rate::switch_cpus1.data     0.589869                       # miss rate for demand accesses
system.l2.demand_miss_rate::switch_cpus2.inst     0.216641                       # miss rate for demand accesses
system.l2.demand_miss_rate::switch_cpus2.data     0.633202                       # miss rate for demand accesses
system.l2.demand_miss_rate::switch_cpus3.inst     0.174282                       # miss rate for demand accesses
system.l2.demand_miss_rate::switch_cpus3.data     0.362409                       # miss rate for demand accesses
system.l2.demand_miss_rate::switch_cpus4.inst     0.023372                       # miss rate for demand accesses
system.l2.demand_miss_rate::switch_cpus4.data     0.281938                       # miss rate for demand accesses
system.l2.demand_miss_rate::switch_cpus5.inst     0.009242                       # miss rate for demand accesses
system.l2.demand_miss_rate::switch_cpus5.data     0.289157                       # miss rate for demand accesses
system.l2.demand_miss_rate::switch_cpus6.inst     0.078035                       # miss rate for demand accesses
system.l2.demand_miss_rate::switch_cpus6.data     0.348083                       # miss rate for demand accesses
system.l2.demand_miss_rate::switch_cpus7.inst     0.136725                       # miss rate for demand accesses
system.l2.demand_miss_rate::switch_cpus7.data     0.221667                       # miss rate for demand accesses
system.l2.demand_miss_rate::total            0.566721                       # miss rate for demand accesses
system.l2.overall_miss_rate::switch_cpus0.inst     0.639773                       # miss rate for overall accesses
system.l2.overall_miss_rate::switch_cpus0.data     0.690394                       # miss rate for overall accesses
system.l2.overall_miss_rate::switch_cpus1.inst     0.365024                       # miss rate for overall accesses
system.l2.overall_miss_rate::switch_cpus1.data     0.589869                       # miss rate for overall accesses
system.l2.overall_miss_rate::switch_cpus2.inst     0.216641                       # miss rate for overall accesses
system.l2.overall_miss_rate::switch_cpus2.data     0.633202                       # miss rate for overall accesses
system.l2.overall_miss_rate::switch_cpus3.inst     0.174282                       # miss rate for overall accesses
system.l2.overall_miss_rate::switch_cpus3.data     0.362409                       # miss rate for overall accesses
system.l2.overall_miss_rate::switch_cpus4.inst     0.023372                       # miss rate for overall accesses
system.l2.overall_miss_rate::switch_cpus4.data     0.281938                       # miss rate for overall accesses
system.l2.overall_miss_rate::switch_cpus5.inst     0.009242                       # miss rate for overall accesses
system.l2.overall_miss_rate::switch_cpus5.data     0.289157                       # miss rate for overall accesses
system.l2.overall_miss_rate::switch_cpus6.inst     0.078035                       # miss rate for overall accesses
system.l2.overall_miss_rate::switch_cpus6.data     0.348083                       # miss rate for overall accesses
system.l2.overall_miss_rate::switch_cpus7.inst     0.136725                       # miss rate for overall accesses
system.l2.overall_miss_rate::switch_cpus7.data     0.221667                       # miss rate for overall accesses
system.l2.overall_miss_rate::total           0.566721                       # miss rate for overall accesses
system.l2.blocked_cycles::no_mshrs                  0                       # number of cycles access was blocked
system.l2.blocked_cycles::no_targets                0                       # number of cycles access was blocked
system.l2.blocked::no_mshrs                         0                       # number of cycles access was blocked
system.l2.blocked::no_targets                       0                       # number of cycles access was blocked
system.l2.avg_blocked_cycles::no_mshrs            nan                       # average number of cycles each access was blocked
system.l2.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.l2.fast_writes                               0                       # number of fast writes performed
system.l2.cache_copies                              0                       # number of cache copies performed
system.l2.writebacks::writebacks               265190                       # number of writebacks
system.l2.writebacks::total                    265190                       # number of writebacks
system.l2.no_allocate_misses                        0                       # Number of misses that were no-allocate
system.membus.trans_dist::ReadReq                1433                       # Transaction distribution
system.membus.trans_dist::ReadResp              61562                       # Transaction distribution
system.membus.trans_dist::WriteReq               2002                       # Transaction distribution
system.membus.trans_dist::WriteResp              2002                       # Transaction distribution
system.membus.trans_dist::WritebackDirty       306854                       # Transaction distribution
system.membus.trans_dist::CleanEvict            38171                       # Transaction distribution
system.membus.trans_dist::UpgradeReq              943                       # Transaction distribution
system.membus.trans_dist::SCUpgradeReq            402                       # Transaction distribution
system.membus.trans_dist::UpgradeResp             937                       # Transaction distribution
system.membus.trans_dist::ReadExReq            255981                       # Transaction distribution
system.membus.trans_dist::ReadExResp           255773                       # Transaction distribution
system.membus.trans_dist::ReadSharedReq         60129                       # Transaction distribution
system.membus.trans_dist::InvalidateReq         41664                       # Transaction distribution
system.membus.trans_dist::InvalidateResp        41664                       # Transaction distribution
system.membus.pkt_count_system.iocache.mem_side::system.mem_ctrls.port       125182                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.iocache.mem_side::total       125182                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.l2.mem_side::system.bridge.slave         6870                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.l2.mem_side::system.mem_ctrls.port       937465                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.l2.mem_side::total       944335                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count::total                1069517                       # Packet count per connected master and slave (bytes)
system.membus.pkt_size_system.iocache.mem_side::system.mem_ctrls.port      2672576                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.iocache.mem_side::total      2672576                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.l2.mem_side::system.bridge.slave        11353                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.l2.mem_side::system.mem_ctrls.port     37183808                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.l2.mem_side::total     37195161                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size::total                39867737                       # Cumulative packet size per connected master and slave (bytes)
system.membus.snoops                                0                       # Total snoops (count)
system.membus.snoop_fanout::samples            707674                       # Request fanout histogram
system.membus.snoop_fanout::mean                    1                       # Request fanout histogram
system.membus.snoop_fanout::stdev                   0                       # Request fanout histogram
system.membus.snoop_fanout::underflows              0      0.00%      0.00% # Request fanout histogram
system.membus.snoop_fanout::0                       0      0.00%      0.00% # Request fanout histogram
system.membus.snoop_fanout::1                  707674    100.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::2                       0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::overflows               0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::min_value               1                       # Request fanout histogram
system.membus.snoop_fanout::max_value               1                       # Request fanout histogram
system.membus.snoop_fanout::total              707674                       # Request fanout histogram
system.switch_cpus0.dtb.fetch_hits                  0                       # ITB hits
system.switch_cpus0.dtb.fetch_misses                0                       # ITB misses
system.switch_cpus0.dtb.fetch_acv                   0                       # ITB acv
system.switch_cpus0.dtb.fetch_accesses              0                       # ITB accesses
system.switch_cpus0.dtb.read_hits              141144                       # DTB read hits
system.switch_cpus0.dtb.read_misses               130                       # DTB read misses
system.switch_cpus0.dtb.read_acv                    0                       # DTB read access violations
system.switch_cpus0.dtb.read_accesses           30239                       # DTB read accesses
system.switch_cpus0.dtb.write_hits              88516                       # DTB write hits
system.switch_cpus0.dtb.write_misses               18                       # DTB write misses
system.switch_cpus0.dtb.write_acv                  10                       # DTB write access violations
system.switch_cpus0.dtb.write_accesses          17485                       # DTB write accesses
system.switch_cpus0.dtb.data_hits              229660                       # DTB hits
system.switch_cpus0.dtb.data_misses               148                       # DTB misses
system.switch_cpus0.dtb.data_acv                   10                       # DTB access violations
system.switch_cpus0.dtb.data_accesses           47724                       # DTB accesses
system.switch_cpus0.itb.fetch_hits             181109                       # ITB hits
system.switch_cpus0.itb.fetch_misses              121                       # ITB misses
system.switch_cpus0.itb.fetch_acv                   0                       # ITB acv
system.switch_cpus0.itb.fetch_accesses         181230                       # ITB accesses
system.switch_cpus0.itb.read_hits                   0                       # DTB read hits
system.switch_cpus0.itb.read_misses                 0                       # DTB read misses
system.switch_cpus0.itb.read_acv                    0                       # DTB read access violations
system.switch_cpus0.itb.read_accesses               0                       # DTB read accesses
system.switch_cpus0.itb.write_hits                  0                       # DTB write hits
system.switch_cpus0.itb.write_misses                0                       # DTB write misses
system.switch_cpus0.itb.write_acv                   0                       # DTB write access violations
system.switch_cpus0.itb.write_accesses              0                       # DTB write accesses
system.switch_cpus0.itb.data_hits                   0                       # DTB hits
system.switch_cpus0.itb.data_misses                 0                       # DTB misses
system.switch_cpus0.itb.data_acv                    0                       # DTB access violations
system.switch_cpus0.itb.data_accesses               0                       # DTB accesses
system.switch_cpus0.numCycles               149640894                       # number of cpu cycles simulated
system.switch_cpus0.numWorkItemsStarted             0                       # number of work items this cpu started
system.switch_cpus0.numWorkItemsCompleted            0                       # number of work items this cpu completed
system.switch_cpus0.kern.inst.arm                   0                       # number of arm instructions executed
system.switch_cpus0.kern.inst.quiesce               0                       # number of quiesce instructions executed
system.switch_cpus0.kern.inst.hwrei                 0                       # number of hwrei instructions executed
system.switch_cpus0.kern.mode_switch::kernel            0                       # number of protection mode switches
system.switch_cpus0.kern.mode_switch::user            0                       # number of protection mode switches
system.switch_cpus0.kern.mode_switch::idle            0                       # number of protection mode switches
system.switch_cpus0.kern.mode_good::kernel            0                      
system.switch_cpus0.kern.mode_good::user            0                      
system.switch_cpus0.kern.mode_good::idle            0                      
system.switch_cpus0.kern.mode_switch_good::kernel          nan                       # fraction of useful protection mode switches
system.switch_cpus0.kern.mode_switch_good::user          nan                       # fraction of useful protection mode switches
system.switch_cpus0.kern.mode_switch_good::idle          nan                       # fraction of useful protection mode switches
system.switch_cpus0.kern.mode_switch_good::total          nan                       # fraction of useful protection mode switches
system.switch_cpus0.kern.mode_ticks::kernel            0                       # number of ticks spent at the given mode
system.switch_cpus0.kern.mode_ticks::user            0                       # number of ticks spent at the given mode
system.switch_cpus0.kern.mode_ticks::idle            0                       # number of ticks spent at the given mode
system.switch_cpus0.kern.swap_context               0                       # number of times the context was actually changed
system.switch_cpus0.committedInsts             672585                       # Number of instructions committed
system.switch_cpus0.committedOps               672585                       # Number of ops (including micro ops) committed
system.switch_cpus0.num_int_alu_accesses       648467                       # Number of integer alu accesses
system.switch_cpus0.num_fp_alu_accesses           354                       # Number of float alu accesses
system.switch_cpus0.num_func_calls              35727                       # number of times a function call or return occured
system.switch_cpus0.num_conditional_control_insts        57303                       # number of instructions that are conditional controls
system.switch_cpus0.num_int_insts              648467                       # number of integer instructions
system.switch_cpus0.num_fp_insts                  354                       # number of float instructions
system.switch_cpus0.num_int_register_reads       866410                       # number of times the integer registers were read
system.switch_cpus0.num_int_register_writes       489316                       # number of times the integer registers were written
system.switch_cpus0.num_fp_register_reads          190                       # number of times the floating registers were read
system.switch_cpus0.num_fp_register_writes          155                       # number of times the floating registers were written
system.switch_cpus0.num_mem_refs               230408                       # number of memory refs
system.switch_cpus0.num_load_insts             141744                       # Number of load instructions
system.switch_cpus0.num_store_insts             88664                       # Number of store instructions
system.switch_cpus0.num_idle_cycles      148968108.642825                       # Number of idle cycles
system.switch_cpus0.num_busy_cycles      672785.357175                       # Number of busy cycles
system.switch_cpus0.not_idle_fraction        0.004496                       # Percentage of non-idle cycles
system.switch_cpus0.idle_fraction            0.995504                       # Percentage of idle cycles
system.switch_cpus0.Branches                   101242                       # Number of branches fetched
system.switch_cpus0.op_class::No_OpClass         6516      0.97%      0.97% # Class of executed instruction
system.switch_cpus0.op_class::IntAlu           412158     61.27%     62.23% # Class of executed instruction
system.switch_cpus0.op_class::IntMult            1040      0.15%     62.39% # Class of executed instruction
system.switch_cpus0.op_class::IntDiv                0      0.00%     62.39% # Class of executed instruction
system.switch_cpus0.op_class::FloatAdd             45      0.01%     62.40% # Class of executed instruction
system.switch_cpus0.op_class::FloatCmp              0      0.00%     62.40% # Class of executed instruction
system.switch_cpus0.op_class::FloatCvt              0      0.00%     62.40% # Class of executed instruction
system.switch_cpus0.op_class::FloatMult             0      0.00%     62.40% # Class of executed instruction
system.switch_cpus0.op_class::FloatDiv              3      0.00%     62.40% # Class of executed instruction
system.switch_cpus0.op_class::FloatSqrt             0      0.00%     62.40% # Class of executed instruction
system.switch_cpus0.op_class::SimdAdd               0      0.00%     62.40% # Class of executed instruction
system.switch_cpus0.op_class::SimdAddAcc            0      0.00%     62.40% # Class of executed instruction
system.switch_cpus0.op_class::SimdAlu               0      0.00%     62.40% # Class of executed instruction
system.switch_cpus0.op_class::SimdCmp               0      0.00%     62.40% # Class of executed instruction
system.switch_cpus0.op_class::SimdCvt               0      0.00%     62.40% # Class of executed instruction
system.switch_cpus0.op_class::SimdMisc              0      0.00%     62.40% # Class of executed instruction
system.switch_cpus0.op_class::SimdMult              0      0.00%     62.40% # Class of executed instruction
system.switch_cpus0.op_class::SimdMultAcc            0      0.00%     62.40% # Class of executed instruction
system.switch_cpus0.op_class::SimdShift             0      0.00%     62.40% # Class of executed instruction
system.switch_cpus0.op_class::SimdShiftAcc            0      0.00%     62.40% # Class of executed instruction
system.switch_cpus0.op_class::SimdSqrt              0      0.00%     62.40% # Class of executed instruction
system.switch_cpus0.op_class::SimdFloatAdd            0      0.00%     62.40% # Class of executed instruction
system.switch_cpus0.op_class::SimdFloatAlu            0      0.00%     62.40% # Class of executed instruction
system.switch_cpus0.op_class::SimdFloatCmp            0      0.00%     62.40% # Class of executed instruction
system.switch_cpus0.op_class::SimdFloatCvt            0      0.00%     62.40% # Class of executed instruction
system.switch_cpus0.op_class::SimdFloatDiv            0      0.00%     62.40% # Class of executed instruction
system.switch_cpus0.op_class::SimdFloatMisc            0      0.00%     62.40% # Class of executed instruction
system.switch_cpus0.op_class::SimdFloatMult            0      0.00%     62.40% # Class of executed instruction
system.switch_cpus0.op_class::SimdFloatMultAcc            0      0.00%     62.40% # Class of executed instruction
system.switch_cpus0.op_class::SimdFloatSqrt            0      0.00%     62.40% # Class of executed instruction
system.switch_cpus0.op_class::MemRead          147443     21.92%     84.31% # Class of executed instruction
system.switch_cpus0.op_class::MemWrite          89099     13.24%     97.56% # Class of executed instruction
system.switch_cpus0.op_class::IprAccess         16439      2.44%    100.00% # Class of executed instruction
system.switch_cpus0.op_class::InstPrefetch            0      0.00%    100.00% # Class of executed instruction
system.switch_cpus0.op_class::total            672743                       # Class of executed instruction
system.switch_cpus1.dtb.fetch_hits                  0                       # ITB hits
system.switch_cpus1.dtb.fetch_misses                0                       # ITB misses
system.switch_cpus1.dtb.fetch_acv                   0                       # ITB acv
system.switch_cpus1.dtb.fetch_accesses              0                       # ITB accesses
system.switch_cpus1.dtb.read_hits               55455                       # DTB read hits
system.switch_cpus1.dtb.read_misses               327                       # DTB read misses
system.switch_cpus1.dtb.read_acv                   12                       # DTB read access violations
system.switch_cpus1.dtb.read_accesses            1838                       # DTB read accesses
system.switch_cpus1.dtb.write_hits              30852                       # DTB write hits
system.switch_cpus1.dtb.write_misses               38                       # DTB write misses
system.switch_cpus1.dtb.write_acv                   9                       # DTB write access violations
system.switch_cpus1.dtb.write_accesses            878                       # DTB write accesses
system.switch_cpus1.dtb.data_hits               86307                       # DTB hits
system.switch_cpus1.dtb.data_misses               365                       # DTB misses
system.switch_cpus1.dtb.data_acv                   21                       # DTB access violations
system.switch_cpus1.dtb.data_accesses            2716                       # DTB accesses
system.switch_cpus1.itb.fetch_hits              39628                       # ITB hits
system.switch_cpus1.itb.fetch_misses              125                       # ITB misses
system.switch_cpus1.itb.fetch_acv                   0                       # ITB acv
system.switch_cpus1.itb.fetch_accesses          39753                       # ITB accesses
system.switch_cpus1.itb.read_hits                   0                       # DTB read hits
system.switch_cpus1.itb.read_misses                 0                       # DTB read misses
system.switch_cpus1.itb.read_acv                    0                       # DTB read access violations
system.switch_cpus1.itb.read_accesses               0                       # DTB read accesses
system.switch_cpus1.itb.write_hits                  0                       # DTB write hits
system.switch_cpus1.itb.write_misses                0                       # DTB write misses
system.switch_cpus1.itb.write_acv                   0                       # DTB write access violations
system.switch_cpus1.itb.write_accesses              0                       # DTB write accesses
system.switch_cpus1.itb.data_hits                   0                       # DTB hits
system.switch_cpus1.itb.data_misses                 0                       # DTB misses
system.switch_cpus1.itb.data_acv                    0                       # DTB access violations
system.switch_cpus1.itb.data_accesses               0                       # DTB accesses
system.switch_cpus1.numCycles               148278318                       # number of cpu cycles simulated
system.switch_cpus1.numWorkItemsStarted             0                       # number of work items this cpu started
system.switch_cpus1.numWorkItemsCompleted            0                       # number of work items this cpu completed
system.switch_cpus1.kern.inst.arm                   0                       # number of arm instructions executed
system.switch_cpus1.kern.inst.quiesce               0                       # number of quiesce instructions executed
system.switch_cpus1.kern.inst.hwrei                 0                       # number of hwrei instructions executed
system.switch_cpus1.kern.mode_switch::kernel            0                       # number of protection mode switches
system.switch_cpus1.kern.mode_switch::user            0                       # number of protection mode switches
system.switch_cpus1.kern.mode_switch::idle            0                       # number of protection mode switches
system.switch_cpus1.kern.mode_good::kernel            0                      
system.switch_cpus1.kern.mode_good::user            0                      
system.switch_cpus1.kern.mode_good::idle            0                      
system.switch_cpus1.kern.mode_switch_good::kernel          nan                       # fraction of useful protection mode switches
system.switch_cpus1.kern.mode_switch_good::user          nan                       # fraction of useful protection mode switches
system.switch_cpus1.kern.mode_switch_good::idle          nan                       # fraction of useful protection mode switches
system.switch_cpus1.kern.mode_switch_good::total          nan                       # fraction of useful protection mode switches
system.switch_cpus1.kern.mode_ticks::kernel            0                       # number of ticks spent at the given mode
system.switch_cpus1.kern.mode_ticks::user            0                       # number of ticks spent at the given mode
system.switch_cpus1.kern.mode_ticks::idle            0                       # number of ticks spent at the given mode
system.switch_cpus1.kern.swap_context               0                       # number of times the context was actually changed
system.switch_cpus1.committedInsts             284702                       # Number of instructions committed
system.switch_cpus1.committedOps               284702                       # Number of ops (including micro ops) committed
system.switch_cpus1.num_int_alu_accesses       273836                       # Number of integer alu accesses
system.switch_cpus1.num_fp_alu_accesses           239                       # Number of float alu accesses
system.switch_cpus1.num_func_calls               8594                       # number of times a function call or return occured
system.switch_cpus1.num_conditional_control_insts        28410                       # number of instructions that are conditional controls
system.switch_cpus1.num_int_insts              273836                       # number of integer instructions
system.switch_cpus1.num_fp_insts                  239                       # number of float instructions
system.switch_cpus1.num_int_register_reads       369391                       # number of times the integer registers were read
system.switch_cpus1.num_int_register_writes       211941                       # number of times the integer registers were written
system.switch_cpus1.num_fp_register_reads          120                       # number of times the floating registers were read
system.switch_cpus1.num_fp_register_writes          121                       # number of times the floating registers were written
system.switch_cpus1.num_mem_refs                87483                       # number of memory refs
system.switch_cpus1.num_load_insts              56335                       # Number of load instructions
system.switch_cpus1.num_store_insts             31148                       # Number of store instructions
system.switch_cpus1.num_idle_cycles      147995782.159979                       # Number of idle cycles
system.switch_cpus1.num_busy_cycles      282535.840021                       # Number of busy cycles
system.switch_cpus1.not_idle_fraction        0.001905                       # Percentage of non-idle cycles
system.switch_cpus1.idle_fraction            0.998095                       # Percentage of idle cycles
system.switch_cpus1.Branches                    40875                       # Number of branches fetched
system.switch_cpus1.op_class::No_OpClass         3518      1.23%      1.23% # Class of executed instruction
system.switch_cpus1.op_class::IntAlu           179656     63.02%     64.25% # Class of executed instruction
system.switch_cpus1.op_class::IntMult             734      0.26%     64.51% # Class of executed instruction
system.switch_cpus1.op_class::IntDiv                0      0.00%     64.51% # Class of executed instruction
system.switch_cpus1.op_class::FloatAdd             32      0.01%     64.52% # Class of executed instruction
system.switch_cpus1.op_class::FloatCmp              0      0.00%     64.52% # Class of executed instruction
system.switch_cpus1.op_class::FloatCvt              0      0.00%     64.52% # Class of executed instruction
system.switch_cpus1.op_class::FloatMult             0      0.00%     64.52% # Class of executed instruction
system.switch_cpus1.op_class::FloatDiv              3      0.00%     64.52% # Class of executed instruction
system.switch_cpus1.op_class::FloatSqrt             0      0.00%     64.52% # Class of executed instruction
system.switch_cpus1.op_class::SimdAdd               0      0.00%     64.52% # Class of executed instruction
system.switch_cpus1.op_class::SimdAddAcc            0      0.00%     64.52% # Class of executed instruction
system.switch_cpus1.op_class::SimdAlu               0      0.00%     64.52% # Class of executed instruction
system.switch_cpus1.op_class::SimdCmp               0      0.00%     64.52% # Class of executed instruction
system.switch_cpus1.op_class::SimdCvt               0      0.00%     64.52% # Class of executed instruction
system.switch_cpus1.op_class::SimdMisc              0      0.00%     64.52% # Class of executed instruction
system.switch_cpus1.op_class::SimdMult              0      0.00%     64.52% # Class of executed instruction
system.switch_cpus1.op_class::SimdMultAcc            0      0.00%     64.52% # Class of executed instruction
system.switch_cpus1.op_class::SimdShift             0      0.00%     64.52% # Class of executed instruction
system.switch_cpus1.op_class::SimdShiftAcc            0      0.00%     64.52% # Class of executed instruction
system.switch_cpus1.op_class::SimdSqrt              0      0.00%     64.52% # Class of executed instruction
system.switch_cpus1.op_class::SimdFloatAdd            0      0.00%     64.52% # Class of executed instruction
system.switch_cpus1.op_class::SimdFloatAlu            0      0.00%     64.52% # Class of executed instruction
system.switch_cpus1.op_class::SimdFloatCmp            0      0.00%     64.52% # Class of executed instruction
system.switch_cpus1.op_class::SimdFloatCvt            0      0.00%     64.52% # Class of executed instruction
system.switch_cpus1.op_class::SimdFloatDiv            0      0.00%     64.52% # Class of executed instruction
system.switch_cpus1.op_class::SimdFloatMisc            0      0.00%     64.52% # Class of executed instruction
system.switch_cpus1.op_class::SimdFloatMult            0      0.00%     64.52% # Class of executed instruction
system.switch_cpus1.op_class::SimdFloatMultAcc            0      0.00%     64.52% # Class of executed instruction
system.switch_cpus1.op_class::SimdFloatSqrt            0      0.00%     64.52% # Class of executed instruction
system.switch_cpus1.op_class::MemRead           57909     20.31%     84.83% # Class of executed instruction
system.switch_cpus1.op_class::MemWrite          31170     10.93%     95.77% # Class of executed instruction
system.switch_cpus1.op_class::IprAccess         12066      4.23%    100.00% # Class of executed instruction
system.switch_cpus1.op_class::InstPrefetch            0      0.00%    100.00% # Class of executed instruction
system.switch_cpus1.op_class::total            285088                       # Class of executed instruction
system.switch_cpus2.dtb.fetch_hits                  0                       # ITB hits
system.switch_cpus2.dtb.fetch_misses                0                       # ITB misses
system.switch_cpus2.dtb.fetch_acv                   0                       # ITB acv
system.switch_cpus2.dtb.fetch_accesses              0                       # ITB accesses
system.switch_cpus2.dtb.read_hits            31912166                       # DTB read hits
system.switch_cpus2.dtb.read_misses             14375                       # DTB read misses
system.switch_cpus2.dtb.read_acv                    0                       # DTB read access violations
system.switch_cpus2.dtb.read_accesses        30982761                       # DTB read accesses
system.switch_cpus2.dtb.write_hits           17249716                       # DTB write hits
system.switch_cpus2.dtb.write_misses            26516                       # DTB write misses
system.switch_cpus2.dtb.write_acv                   0                       # DTB write access violations
system.switch_cpus2.dtb.write_accesses       15230369                       # DTB write accesses
system.switch_cpus2.dtb.data_hits            49161882                       # DTB hits
system.switch_cpus2.dtb.data_misses             40891                       # DTB misses
system.switch_cpus2.dtb.data_acv                    0                       # DTB access violations
system.switch_cpus2.dtb.data_accesses        46213130                       # DTB accesses
system.switch_cpus2.itb.fetch_hits          141412854                       # ITB hits
system.switch_cpus2.itb.fetch_misses              499                       # ITB misses
system.switch_cpus2.itb.fetch_acv                   0                       # ITB acv
system.switch_cpus2.itb.fetch_accesses      141413353                       # ITB accesses
system.switch_cpus2.itb.read_hits                   0                       # DTB read hits
system.switch_cpus2.itb.read_misses                 0                       # DTB read misses
system.switch_cpus2.itb.read_acv                    0                       # DTB read access violations
system.switch_cpus2.itb.read_accesses               0                       # DTB read accesses
system.switch_cpus2.itb.write_hits                  0                       # DTB write hits
system.switch_cpus2.itb.write_misses                0                       # DTB write misses
system.switch_cpus2.itb.write_acv                   0                       # DTB write access violations
system.switch_cpus2.itb.write_accesses              0                       # DTB write accesses
system.switch_cpus2.itb.data_hits                   0                       # DTB hits
system.switch_cpus2.itb.data_misses                 0                       # DTB misses
system.switch_cpus2.itb.data_acv                    0                       # DTB access violations
system.switch_cpus2.itb.data_accesses               0                       # DTB accesses
system.switch_cpus2.numCycles               150052995                       # number of cpu cycles simulated
system.switch_cpus2.numWorkItemsStarted             0                       # number of work items this cpu started
system.switch_cpus2.numWorkItemsCompleted            0                       # number of work items this cpu completed
system.switch_cpus2.kern.inst.arm                   0                       # number of arm instructions executed
system.switch_cpus2.kern.inst.quiesce               0                       # number of quiesce instructions executed
system.switch_cpus2.kern.inst.hwrei                 0                       # number of hwrei instructions executed
system.switch_cpus2.kern.mode_switch::kernel            0                       # number of protection mode switches
system.switch_cpus2.kern.mode_switch::user            0                       # number of protection mode switches
system.switch_cpus2.kern.mode_switch::idle            0                       # number of protection mode switches
system.switch_cpus2.kern.mode_good::kernel            0                      
system.switch_cpus2.kern.mode_good::user            0                      
system.switch_cpus2.kern.mode_good::idle            0                      
system.switch_cpus2.kern.mode_switch_good::kernel          nan                       # fraction of useful protection mode switches
system.switch_cpus2.kern.mode_switch_good::user          nan                       # fraction of useful protection mode switches
system.switch_cpus2.kern.mode_switch_good::idle          nan                       # fraction of useful protection mode switches
system.switch_cpus2.kern.mode_switch_good::total          nan                       # fraction of useful protection mode switches
system.switch_cpus2.kern.mode_ticks::kernel            0                       # number of ticks spent at the given mode
system.switch_cpus2.kern.mode_ticks::user            0                       # number of ticks spent at the given mode
system.switch_cpus2.kern.mode_ticks::idle            0                       # number of ticks spent at the given mode
system.switch_cpus2.kern.swap_context               0                       # number of times the context was actually changed
system.switch_cpus2.committedInsts          148961730                       # Number of instructions committed
system.switch_cpus2.committedOps            148961730                       # Number of ops (including micro ops) committed
system.switch_cpus2.num_int_alu_accesses    135611874                       # Number of integer alu accesses
system.switch_cpus2.num_fp_alu_accesses       1398754                       # Number of float alu accesses
system.switch_cpus2.num_func_calls            4732311                       # number of times a function call or return occured
system.switch_cpus2.num_conditional_control_insts     18233927                       # number of instructions that are conditional controls
system.switch_cpus2.num_int_insts           135611874                       # number of integer instructions
system.switch_cpus2.num_fp_insts              1398754                       # number of float instructions
system.switch_cpus2.num_int_register_reads    193181797                       # number of times the integer registers were read
system.switch_cpus2.num_int_register_writes     97246774                       # number of times the integer registers were written
system.switch_cpus2.num_fp_register_reads      1002810                       # number of times the floating registers were read
system.switch_cpus2.num_fp_register_writes       942666                       # number of times the floating registers were written
system.switch_cpus2.num_mem_refs             49248511                       # number of memory refs
system.switch_cpus2.num_load_insts           31971810                       # Number of load instructions
system.switch_cpus2.num_store_insts          17276701                       # Number of store instructions
system.switch_cpus2.num_idle_cycles      639570.644156                       # Number of idle cycles
system.switch_cpus2.num_busy_cycles      149413424.355844                       # Number of busy cycles
system.switch_cpus2.not_idle_fraction        0.995738                       # Percentage of non-idle cycles
system.switch_cpus2.idle_fraction            0.004262                       # Percentage of idle cycles
system.switch_cpus2.Branches                 24703422                       # Number of branches fetched
system.switch_cpus2.op_class::No_OpClass     11125898      7.47%      7.47% # Class of executed instruction
system.switch_cpus2.op_class::IntAlu         87516005     58.73%     66.20% # Class of executed instruction
system.switch_cpus2.op_class::IntMult          158021      0.11%     66.31% # Class of executed instruction
system.switch_cpus2.op_class::IntDiv                0      0.00%     66.31% # Class of executed instruction
system.switch_cpus2.op_class::FloatAdd         220384      0.15%     66.46% # Class of executed instruction
system.switch_cpus2.op_class::FloatCmp             36      0.00%     66.46% # Class of executed instruction
system.switch_cpus2.op_class::FloatCvt            128      0.00%     66.46% # Class of executed instruction
system.switch_cpus2.op_class::FloatMult           115      0.00%     66.46% # Class of executed instruction
system.switch_cpus2.op_class::FloatDiv         109566      0.07%     66.53% # Class of executed instruction
system.switch_cpus2.op_class::FloatSqrt             0      0.00%     66.53% # Class of executed instruction
system.switch_cpus2.op_class::SimdAdd               0      0.00%     66.53% # Class of executed instruction
system.switch_cpus2.op_class::SimdAddAcc            0      0.00%     66.53% # Class of executed instruction
system.switch_cpus2.op_class::SimdAlu               0      0.00%     66.53% # Class of executed instruction
system.switch_cpus2.op_class::SimdCmp               0      0.00%     66.53% # Class of executed instruction
system.switch_cpus2.op_class::SimdCvt               0      0.00%     66.53% # Class of executed instruction
system.switch_cpus2.op_class::SimdMisc              0      0.00%     66.53% # Class of executed instruction
system.switch_cpus2.op_class::SimdMult              0      0.00%     66.53% # Class of executed instruction
system.switch_cpus2.op_class::SimdMultAcc            0      0.00%     66.53% # Class of executed instruction
system.switch_cpus2.op_class::SimdShift             0      0.00%     66.53% # Class of executed instruction
system.switch_cpus2.op_class::SimdShiftAcc            0      0.00%     66.53% # Class of executed instruction
system.switch_cpus2.op_class::SimdSqrt              0      0.00%     66.53% # Class of executed instruction
system.switch_cpus2.op_class::SimdFloatAdd            0      0.00%     66.53% # Class of executed instruction
system.switch_cpus2.op_class::SimdFloatAlu            0      0.00%     66.53% # Class of executed instruction
system.switch_cpus2.op_class::SimdFloatCmp            0      0.00%     66.53% # Class of executed instruction
system.switch_cpus2.op_class::SimdFloatCvt            0      0.00%     66.53% # Class of executed instruction
system.switch_cpus2.op_class::SimdFloatDiv            0      0.00%     66.53% # Class of executed instruction
system.switch_cpus2.op_class::SimdFloatMisc            0      0.00%     66.53% # Class of executed instruction
system.switch_cpus2.op_class::SimdFloatMult            0      0.00%     66.53% # Class of executed instruction
system.switch_cpus2.op_class::SimdFloatMultAcc            0      0.00%     66.53% # Class of executed instruction
system.switch_cpus2.op_class::SimdFloatSqrt            0      0.00%     66.53% # Class of executed instruction
system.switch_cpus2.op_class::MemRead        32076168     21.53%     88.06% # Class of executed instruction
system.switch_cpus2.op_class::MemWrite       17279007     11.60%     99.65% # Class of executed instruction
system.switch_cpus2.op_class::IprAccess        517293      0.35%    100.00% # Class of executed instruction
system.switch_cpus2.op_class::InstPrefetch            0      0.00%    100.00% # Class of executed instruction
system.switch_cpus2.op_class::total         149002621                       # Class of executed instruction
system.switch_cpus3.dtb.fetch_hits                  0                       # ITB hits
system.switch_cpus3.dtb.fetch_misses                0                       # ITB misses
system.switch_cpus3.dtb.fetch_acv                   0                       # ITB acv
system.switch_cpus3.dtb.fetch_accesses              0                       # ITB accesses
system.switch_cpus3.dtb.read_hits               32345                       # DTB read hits
system.switch_cpus3.dtb.read_misses                 3                       # DTB read misses
system.switch_cpus3.dtb.read_acv                    0                       # DTB read access violations
system.switch_cpus3.dtb.read_accesses              21                       # DTB read accesses
system.switch_cpus3.dtb.write_hits              18282                       # DTB write hits
system.switch_cpus3.dtb.write_misses                0                       # DTB write misses
system.switch_cpus3.dtb.write_acv                   0                       # DTB write access violations
system.switch_cpus3.dtb.write_accesses              0                       # DTB write accesses
system.switch_cpus3.dtb.data_hits               50627                       # DTB hits
system.switch_cpus3.dtb.data_misses                 3                       # DTB misses
system.switch_cpus3.dtb.data_acv                    0                       # DTB access violations
system.switch_cpus3.dtb.data_accesses              21                       # DTB accesses
system.switch_cpus3.itb.fetch_hits              16681                       # ITB hits
system.switch_cpus3.itb.fetch_misses                0                       # ITB misses
system.switch_cpus3.itb.fetch_acv                   0                       # ITB acv
system.switch_cpus3.itb.fetch_accesses          16681                       # ITB accesses
system.switch_cpus3.itb.read_hits                   0                       # DTB read hits
system.switch_cpus3.itb.read_misses                 0                       # DTB read misses
system.switch_cpus3.itb.read_acv                    0                       # DTB read access violations
system.switch_cpus3.itb.read_accesses               0                       # DTB read accesses
system.switch_cpus3.itb.write_hits                  0                       # DTB write hits
system.switch_cpus3.itb.write_misses                0                       # DTB write misses
system.switch_cpus3.itb.write_acv                   0                       # DTB write access violations
system.switch_cpus3.itb.write_accesses              0                       # DTB write accesses
system.switch_cpus3.itb.data_hits                   0                       # DTB hits
system.switch_cpus3.itb.data_misses                 0                       # DTB misses
system.switch_cpus3.itb.data_acv                    0                       # DTB access violations
system.switch_cpus3.itb.data_accesses               0                       # DTB accesses
system.switch_cpus3.numCycles               148278148                       # number of cpu cycles simulated
system.switch_cpus3.numWorkItemsStarted             0                       # number of work items this cpu started
system.switch_cpus3.numWorkItemsCompleted            0                       # number of work items this cpu completed
system.switch_cpus3.kern.inst.arm                   0                       # number of arm instructions executed
system.switch_cpus3.kern.inst.quiesce               0                       # number of quiesce instructions executed
system.switch_cpus3.kern.inst.hwrei                 0                       # number of hwrei instructions executed
system.switch_cpus3.kern.mode_switch::kernel            0                       # number of protection mode switches
system.switch_cpus3.kern.mode_switch::user            0                       # number of protection mode switches
system.switch_cpus3.kern.mode_switch::idle            0                       # number of protection mode switches
system.switch_cpus3.kern.mode_good::kernel            0                      
system.switch_cpus3.kern.mode_good::user            0                      
system.switch_cpus3.kern.mode_good::idle            0                      
system.switch_cpus3.kern.mode_switch_good::kernel          nan                       # fraction of useful protection mode switches
system.switch_cpus3.kern.mode_switch_good::user          nan                       # fraction of useful protection mode switches
system.switch_cpus3.kern.mode_switch_good::idle          nan                       # fraction of useful protection mode switches
system.switch_cpus3.kern.mode_switch_good::total          nan                       # fraction of useful protection mode switches
system.switch_cpus3.kern.mode_ticks::kernel            0                       # number of ticks spent at the given mode
system.switch_cpus3.kern.mode_ticks::user            0                       # number of ticks spent at the given mode
system.switch_cpus3.kern.mode_ticks::idle            0                       # number of ticks spent at the given mode
system.switch_cpus3.kern.swap_context               0                       # number of times the context was actually changed
system.switch_cpus3.committedInsts             153025                       # Number of instructions committed
system.switch_cpus3.committedOps               153025                       # Number of ops (including micro ops) committed
system.switch_cpus3.num_int_alu_accesses       147159                       # Number of integer alu accesses
system.switch_cpus3.num_fp_alu_accesses           141                       # Number of float alu accesses
system.switch_cpus3.num_func_calls               6266                       # number of times a function call or return occured
system.switch_cpus3.num_conditional_control_insts        11953                       # number of instructions that are conditional controls
system.switch_cpus3.num_int_insts              147159                       # number of integer instructions
system.switch_cpus3.num_fp_insts                  141                       # number of float instructions
system.switch_cpus3.num_int_register_reads       202573                       # number of times the integer registers were read
system.switch_cpus3.num_int_register_writes       115273                       # number of times the integer registers were written
system.switch_cpus3.num_fp_register_reads           66                       # number of times the floating registers were read
system.switch_cpus3.num_fp_register_writes           68                       # number of times the floating registers were written
system.switch_cpus3.num_mem_refs                50734                       # number of memory refs
system.switch_cpus3.num_load_insts              32365                       # Number of load instructions
system.switch_cpus3.num_store_insts             18369                       # Number of store instructions
system.switch_cpus3.num_idle_cycles      148126593.773956                       # Number of idle cycles
system.switch_cpus3.num_busy_cycles      151554.226044                       # Number of busy cycles
system.switch_cpus3.not_idle_fraction        0.001022                       # Percentage of non-idle cycles
system.switch_cpus3.idle_fraction            0.998978                       # Percentage of idle cycles
system.switch_cpus3.Branches                    21081                       # Number of branches fetched
system.switch_cpus3.op_class::No_OpClass          935      0.61%      0.61% # Class of executed instruction
system.switch_cpus3.op_class::IntAlu            94492     61.75%     62.36% # Class of executed instruction
system.switch_cpus3.op_class::IntMult             563      0.37%     62.73% # Class of executed instruction
system.switch_cpus3.op_class::IntDiv                0      0.00%     62.73% # Class of executed instruction
system.switch_cpus3.op_class::FloatAdd             11      0.01%     62.73% # Class of executed instruction
system.switch_cpus3.op_class::FloatCmp              0      0.00%     62.73% # Class of executed instruction
system.switch_cpus3.op_class::FloatCvt              0      0.00%     62.73% # Class of executed instruction
system.switch_cpus3.op_class::FloatMult             0      0.00%     62.73% # Class of executed instruction
system.switch_cpus3.op_class::FloatDiv              0      0.00%     62.73% # Class of executed instruction
system.switch_cpus3.op_class::FloatSqrt             0      0.00%     62.73% # Class of executed instruction
system.switch_cpus3.op_class::SimdAdd               0      0.00%     62.73% # Class of executed instruction
system.switch_cpus3.op_class::SimdAddAcc            0      0.00%     62.73% # Class of executed instruction
system.switch_cpus3.op_class::SimdAlu               0      0.00%     62.73% # Class of executed instruction
system.switch_cpus3.op_class::SimdCmp               0      0.00%     62.73% # Class of executed instruction
system.switch_cpus3.op_class::SimdCvt               0      0.00%     62.73% # Class of executed instruction
system.switch_cpus3.op_class::SimdMisc              0      0.00%     62.73% # Class of executed instruction
system.switch_cpus3.op_class::SimdMult              0      0.00%     62.73% # Class of executed instruction
system.switch_cpus3.op_class::SimdMultAcc            0      0.00%     62.73% # Class of executed instruction
system.switch_cpus3.op_class::SimdShift             0      0.00%     62.73% # Class of executed instruction
system.switch_cpus3.op_class::SimdShiftAcc            0      0.00%     62.73% # Class of executed instruction
system.switch_cpus3.op_class::SimdSqrt              0      0.00%     62.73% # Class of executed instruction
system.switch_cpus3.op_class::SimdFloatAdd            0      0.00%     62.73% # Class of executed instruction
system.switch_cpus3.op_class::SimdFloatAlu            0      0.00%     62.73% # Class of executed instruction
system.switch_cpus3.op_class::SimdFloatCmp            0      0.00%     62.73% # Class of executed instruction
system.switch_cpus3.op_class::SimdFloatCvt            0      0.00%     62.73% # Class of executed instruction
system.switch_cpus3.op_class::SimdFloatDiv            0      0.00%     62.73% # Class of executed instruction
system.switch_cpus3.op_class::SimdFloatMisc            0      0.00%     62.73% # Class of executed instruction
system.switch_cpus3.op_class::SimdFloatMult            0      0.00%     62.73% # Class of executed instruction
system.switch_cpus3.op_class::SimdFloatMultAcc            0      0.00%     62.73% # Class of executed instruction
system.switch_cpus3.op_class::SimdFloatSqrt            0      0.00%     62.73% # Class of executed instruction
system.switch_cpus3.op_class::MemRead           32948     21.53%     84.26% # Class of executed instruction
system.switch_cpus3.op_class::MemWrite          18373     12.01%     96.27% # Class of executed instruction
system.switch_cpus3.op_class::IprAccess          5706      3.73%    100.00% # Class of executed instruction
system.switch_cpus3.op_class::InstPrefetch            0      0.00%    100.00% # Class of executed instruction
system.switch_cpus3.op_class::total            153028                       # Class of executed instruction
system.switch_cpus4.dtb.fetch_hits                  0                       # ITB hits
system.switch_cpus4.dtb.fetch_misses                0                       # ITB misses
system.switch_cpus4.dtb.fetch_acv                   0                       # ITB acv
system.switch_cpus4.dtb.fetch_accesses              0                       # ITB accesses
system.switch_cpus4.dtb.read_hits               31044                       # DTB read hits
system.switch_cpus4.dtb.read_misses                 0                       # DTB read misses
system.switch_cpus4.dtb.read_acv                    0                       # DTB read access violations
system.switch_cpus4.dtb.read_accesses               0                       # DTB read accesses
system.switch_cpus4.dtb.write_hits              16144                       # DTB write hits
system.switch_cpus4.dtb.write_misses                0                       # DTB write misses
system.switch_cpus4.dtb.write_acv                   0                       # DTB write access violations
system.switch_cpus4.dtb.write_accesses              0                       # DTB write accesses
system.switch_cpus4.dtb.data_hits               47188                       # DTB hits
system.switch_cpus4.dtb.data_misses                 0                       # DTB misses
system.switch_cpus4.dtb.data_acv                    0                       # DTB access violations
system.switch_cpus4.dtb.data_accesses               0                       # DTB accesses
system.switch_cpus4.itb.fetch_hits              17401                       # ITB hits
system.switch_cpus4.itb.fetch_misses                0                       # ITB misses
system.switch_cpus4.itb.fetch_acv                   0                       # ITB acv
system.switch_cpus4.itb.fetch_accesses          17401                       # ITB accesses
system.switch_cpus4.itb.read_hits                   0                       # DTB read hits
system.switch_cpus4.itb.read_misses                 0                       # DTB read misses
system.switch_cpus4.itb.read_acv                    0                       # DTB read access violations
system.switch_cpus4.itb.read_accesses               0                       # DTB read accesses
system.switch_cpus4.itb.write_hits                  0                       # DTB write hits
system.switch_cpus4.itb.write_misses                0                       # DTB write misses
system.switch_cpus4.itb.write_acv                   0                       # DTB write access violations
system.switch_cpus4.itb.write_accesses              0                       # DTB write accesses
system.switch_cpus4.itb.data_hits                   0                       # DTB hits
system.switch_cpus4.itb.data_misses                 0                       # DTB misses
system.switch_cpus4.itb.data_acv                    0                       # DTB access violations
system.switch_cpus4.itb.data_accesses               0                       # DTB accesses
system.switch_cpus4.numCycles               148278059                       # number of cpu cycles simulated
system.switch_cpus4.numWorkItemsStarted             0                       # number of work items this cpu started
system.switch_cpus4.numWorkItemsCompleted            0                       # number of work items this cpu completed
system.switch_cpus4.kern.inst.arm                   0                       # number of arm instructions executed
system.switch_cpus4.kern.inst.quiesce               0                       # number of quiesce instructions executed
system.switch_cpus4.kern.inst.hwrei                 0                       # number of hwrei instructions executed
system.switch_cpus4.kern.mode_switch::kernel            0                       # number of protection mode switches
system.switch_cpus4.kern.mode_switch::user            0                       # number of protection mode switches
system.switch_cpus4.kern.mode_switch::idle            0                       # number of protection mode switches
system.switch_cpus4.kern.mode_good::kernel            0                      
system.switch_cpus4.kern.mode_good::user            0                      
system.switch_cpus4.kern.mode_good::idle            0                      
system.switch_cpus4.kern.mode_switch_good::kernel          nan                       # fraction of useful protection mode switches
system.switch_cpus4.kern.mode_switch_good::user          nan                       # fraction of useful protection mode switches
system.switch_cpus4.kern.mode_switch_good::idle          nan                       # fraction of useful protection mode switches
system.switch_cpus4.kern.mode_switch_good::total          nan                       # fraction of useful protection mode switches
system.switch_cpus4.kern.mode_ticks::kernel            0                       # number of ticks spent at the given mode
system.switch_cpus4.kern.mode_ticks::user            0                       # number of ticks spent at the given mode
system.switch_cpus4.kern.mode_ticks::idle            0                       # number of ticks spent at the given mode
system.switch_cpus4.kern.swap_context               0                       # number of times the context was actually changed
system.switch_cpus4.committedInsts             144372                       # Number of instructions committed
system.switch_cpus4.committedOps               144372                       # Number of ops (including micro ops) committed
system.switch_cpus4.num_int_alu_accesses       138678                       # Number of integer alu accesses
system.switch_cpus4.num_fp_alu_accesses             0                       # Number of float alu accesses
system.switch_cpus4.num_func_calls               5804                       # number of times a function call or return occured
system.switch_cpus4.num_conditional_control_insts        10918                       # number of instructions that are conditional controls
system.switch_cpus4.num_int_insts              138678                       # number of integer instructions
system.switch_cpus4.num_fp_insts                    0                       # number of float instructions
system.switch_cpus4.num_int_register_reads       190715                       # number of times the integer registers were read
system.switch_cpus4.num_int_register_writes       110329                       # number of times the integer registers were written
system.switch_cpus4.num_fp_register_reads            0                       # number of times the floating registers were read
system.switch_cpus4.num_fp_register_writes            0                       # number of times the floating registers were written
system.switch_cpus4.num_mem_refs                47265                       # number of memory refs
system.switch_cpus4.num_load_insts              31044                       # Number of load instructions
system.switch_cpus4.num_store_insts             16221                       # Number of store instructions
system.switch_cpus4.num_idle_cycles      148135078.072483                       # Number of idle cycles
system.switch_cpus4.num_busy_cycles      142980.927517                       # Number of busy cycles
system.switch_cpus4.not_idle_fraction        0.000964                       # Percentage of non-idle cycles
system.switch_cpus4.idle_fraction            0.999036                       # Percentage of idle cycles
system.switch_cpus4.Branches                    19587                       # Number of branches fetched
system.switch_cpus4.op_class::No_OpClass          731      0.51%      0.51% # Class of executed instruction
system.switch_cpus4.op_class::IntAlu            89248     61.82%     62.32% # Class of executed instruction
system.switch_cpus4.op_class::IntMult             534      0.37%     62.69% # Class of executed instruction
system.switch_cpus4.op_class::IntDiv                0      0.00%     62.69% # Class of executed instruction
system.switch_cpus4.op_class::FloatAdd              0      0.00%     62.69% # Class of executed instruction
system.switch_cpus4.op_class::FloatCmp              0      0.00%     62.69% # Class of executed instruction
system.switch_cpus4.op_class::FloatCvt              0      0.00%     62.69% # Class of executed instruction
system.switch_cpus4.op_class::FloatMult             0      0.00%     62.69% # Class of executed instruction
system.switch_cpus4.op_class::FloatDiv              0      0.00%     62.69% # Class of executed instruction
system.switch_cpus4.op_class::FloatSqrt             0      0.00%     62.69% # Class of executed instruction
system.switch_cpus4.op_class::SimdAdd               0      0.00%     62.69% # Class of executed instruction
system.switch_cpus4.op_class::SimdAddAcc            0      0.00%     62.69% # Class of executed instruction
system.switch_cpus4.op_class::SimdAlu               0      0.00%     62.69% # Class of executed instruction
system.switch_cpus4.op_class::SimdCmp               0      0.00%     62.69% # Class of executed instruction
system.switch_cpus4.op_class::SimdCvt               0      0.00%     62.69% # Class of executed instruction
system.switch_cpus4.op_class::SimdMisc              0      0.00%     62.69% # Class of executed instruction
system.switch_cpus4.op_class::SimdMult              0      0.00%     62.69% # Class of executed instruction
system.switch_cpus4.op_class::SimdMultAcc            0      0.00%     62.69% # Class of executed instruction
system.switch_cpus4.op_class::SimdShift             0      0.00%     62.69% # Class of executed instruction
system.switch_cpus4.op_class::SimdShiftAcc            0      0.00%     62.69% # Class of executed instruction
system.switch_cpus4.op_class::SimdSqrt              0      0.00%     62.69% # Class of executed instruction
system.switch_cpus4.op_class::SimdFloatAdd            0      0.00%     62.69% # Class of executed instruction
system.switch_cpus4.op_class::SimdFloatAlu            0      0.00%     62.69% # Class of executed instruction
system.switch_cpus4.op_class::SimdFloatCmp            0      0.00%     62.69% # Class of executed instruction
system.switch_cpus4.op_class::SimdFloatCvt            0      0.00%     62.69% # Class of executed instruction
system.switch_cpus4.op_class::SimdFloatDiv            0      0.00%     62.69% # Class of executed instruction
system.switch_cpus4.op_class::SimdFloatMisc            0      0.00%     62.69% # Class of executed instruction
system.switch_cpus4.op_class::SimdFloatMult            0      0.00%     62.69% # Class of executed instruction
system.switch_cpus4.op_class::SimdFloatMultAcc            0      0.00%     62.69% # Class of executed instruction
system.switch_cpus4.op_class::SimdFloatSqrt            0      0.00%     62.69% # Class of executed instruction
system.switch_cpus4.op_class::MemRead           31569     21.87%     84.56% # Class of executed instruction
system.switch_cpus4.op_class::MemWrite          16221     11.24%     95.80% # Class of executed instruction
system.switch_cpus4.op_class::IprAccess          6069      4.20%    100.00% # Class of executed instruction
system.switch_cpus4.op_class::InstPrefetch            0      0.00%    100.00% # Class of executed instruction
system.switch_cpus4.op_class::total            144372                       # Class of executed instruction
system.switch_cpus5.dtb.fetch_hits                  0                       # ITB hits
system.switch_cpus5.dtb.fetch_misses                0                       # ITB misses
system.switch_cpus5.dtb.fetch_acv                   0                       # ITB acv
system.switch_cpus5.dtb.fetch_accesses              0                       # ITB accesses
system.switch_cpus5.dtb.read_hits               29410                       # DTB read hits
system.switch_cpus5.dtb.read_misses                 0                       # DTB read misses
system.switch_cpus5.dtb.read_acv                    0                       # DTB read access violations
system.switch_cpus5.dtb.read_accesses               0                       # DTB read accesses
system.switch_cpus5.dtb.write_hits              15264                       # DTB write hits
system.switch_cpus5.dtb.write_misses                0                       # DTB write misses
system.switch_cpus5.dtb.write_acv                   0                       # DTB write access violations
system.switch_cpus5.dtb.write_accesses              0                       # DTB write accesses
system.switch_cpus5.dtb.data_hits               44674                       # DTB hits
system.switch_cpus5.dtb.data_misses                 0                       # DTB misses
system.switch_cpus5.dtb.data_acv                    0                       # DTB access violations
system.switch_cpus5.dtb.data_accesses               0                       # DTB accesses
system.switch_cpus5.itb.fetch_hits              16051                       # ITB hits
system.switch_cpus5.itb.fetch_misses                0                       # ITB misses
system.switch_cpus5.itb.fetch_acv                   0                       # ITB acv
system.switch_cpus5.itb.fetch_accesses          16051                       # ITB accesses
system.switch_cpus5.itb.read_hits                   0                       # DTB read hits
system.switch_cpus5.itb.read_misses                 0                       # DTB read misses
system.switch_cpus5.itb.read_acv                    0                       # DTB read access violations
system.switch_cpus5.itb.read_accesses               0                       # DTB read accesses
system.switch_cpus5.itb.write_hits                  0                       # DTB write hits
system.switch_cpus5.itb.write_misses                0                       # DTB write misses
system.switch_cpus5.itb.write_acv                   0                       # DTB write access violations
system.switch_cpus5.itb.write_accesses              0                       # DTB write accesses
system.switch_cpus5.itb.data_hits                   0                       # DTB hits
system.switch_cpus5.itb.data_misses                 0                       # DTB misses
system.switch_cpus5.itb.data_acv                    0                       # DTB access violations
system.switch_cpus5.itb.data_accesses               0                       # DTB accesses
system.switch_cpus5.numCycles               148277974                       # number of cpu cycles simulated
system.switch_cpus5.numWorkItemsStarted             0                       # number of work items this cpu started
system.switch_cpus5.numWorkItemsCompleted            0                       # number of work items this cpu completed
system.switch_cpus5.kern.inst.arm                   0                       # number of arm instructions executed
system.switch_cpus5.kern.inst.quiesce               0                       # number of quiesce instructions executed
system.switch_cpus5.kern.inst.hwrei                 0                       # number of hwrei instructions executed
system.switch_cpus5.kern.mode_switch::kernel            0                       # number of protection mode switches
system.switch_cpus5.kern.mode_switch::user            0                       # number of protection mode switches
system.switch_cpus5.kern.mode_switch::idle            0                       # number of protection mode switches
system.switch_cpus5.kern.mode_good::kernel            0                      
system.switch_cpus5.kern.mode_good::user            0                      
system.switch_cpus5.kern.mode_good::idle            0                      
system.switch_cpus5.kern.mode_switch_good::kernel          nan                       # fraction of useful protection mode switches
system.switch_cpus5.kern.mode_switch_good::user          nan                       # fraction of useful protection mode switches
system.switch_cpus5.kern.mode_switch_good::idle          nan                       # fraction of useful protection mode switches
system.switch_cpus5.kern.mode_switch_good::total          nan                       # fraction of useful protection mode switches
system.switch_cpus5.kern.mode_ticks::kernel            0                       # number of ticks spent at the given mode
system.switch_cpus5.kern.mode_ticks::user            0                       # number of ticks spent at the given mode
system.switch_cpus5.kern.mode_ticks::idle            0                       # number of ticks spent at the given mode
system.switch_cpus5.kern.swap_context               0                       # number of times the context was actually changed
system.switch_cpus5.committedInsts             136545                       # Number of instructions committed
system.switch_cpus5.committedOps               136545                       # Number of ops (including micro ops) committed
system.switch_cpus5.num_int_alu_accesses       131209                       # Number of integer alu accesses
system.switch_cpus5.num_fp_alu_accesses             0                       # Number of float alu accesses
system.switch_cpus5.num_func_calls               5514                       # number of times a function call or return occured
system.switch_cpus5.num_conditional_control_insts        10404                       # number of instructions that are conditional controls
system.switch_cpus5.num_int_insts              131209                       # number of integer instructions
system.switch_cpus5.num_fp_insts                    0                       # number of float instructions
system.switch_cpus5.num_int_register_reads       180484                       # number of times the integer registers were read
system.switch_cpus5.num_int_register_writes       104293                       # number of times the integer registers were written
system.switch_cpus5.num_fp_register_reads            0                       # number of times the floating registers were read
system.switch_cpus5.num_fp_register_writes            0                       # number of times the floating registers were written
system.switch_cpus5.num_mem_refs                44751                       # number of memory refs
system.switch_cpus5.num_load_insts              29410                       # Number of load instructions
system.switch_cpus5.num_store_insts             15341                       # Number of store instructions
system.switch_cpus5.num_idle_cycles      148142748.870709                       # Number of idle cycles
system.switch_cpus5.num_busy_cycles      135225.129291                       # Number of busy cycles
system.switch_cpus5.not_idle_fraction        0.000912                       # Percentage of non-idle cycles
system.switch_cpus5.idle_fraction            0.999088                       # Percentage of idle cycles
system.switch_cpus5.Branches                    18609                       # Number of branches fetched
system.switch_cpus5.op_class::No_OpClass          721      0.53%      0.53% # Class of executed instruction
system.switch_cpus5.op_class::IntAlu            84573     61.94%     62.47% # Class of executed instruction
system.switch_cpus5.op_class::IntMult             530      0.39%     62.85% # Class of executed instruction
system.switch_cpus5.op_class::IntDiv                0      0.00%     62.85% # Class of executed instruction
system.switch_cpus5.op_class::FloatAdd              0      0.00%     62.85% # Class of executed instruction
system.switch_cpus5.op_class::FloatCmp              0      0.00%     62.85% # Class of executed instruction
system.switch_cpus5.op_class::FloatCvt              0      0.00%     62.85% # Class of executed instruction
system.switch_cpus5.op_class::FloatMult             0      0.00%     62.85% # Class of executed instruction
system.switch_cpus5.op_class::FloatDiv              0      0.00%     62.85% # Class of executed instruction
system.switch_cpus5.op_class::FloatSqrt             0      0.00%     62.85% # Class of executed instruction
system.switch_cpus5.op_class::SimdAdd               0      0.00%     62.85% # Class of executed instruction
system.switch_cpus5.op_class::SimdAddAcc            0      0.00%     62.85% # Class of executed instruction
system.switch_cpus5.op_class::SimdAlu               0      0.00%     62.85% # Class of executed instruction
system.switch_cpus5.op_class::SimdCmp               0      0.00%     62.85% # Class of executed instruction
system.switch_cpus5.op_class::SimdCvt               0      0.00%     62.85% # Class of executed instruction
system.switch_cpus5.op_class::SimdMisc              0      0.00%     62.85% # Class of executed instruction
system.switch_cpus5.op_class::SimdMult              0      0.00%     62.85% # Class of executed instruction
system.switch_cpus5.op_class::SimdMultAcc            0      0.00%     62.85% # Class of executed instruction
system.switch_cpus5.op_class::SimdShift             0      0.00%     62.85% # Class of executed instruction
system.switch_cpus5.op_class::SimdShiftAcc            0      0.00%     62.85% # Class of executed instruction
system.switch_cpus5.op_class::SimdSqrt              0      0.00%     62.85% # Class of executed instruction
system.switch_cpus5.op_class::SimdFloatAdd            0      0.00%     62.85% # Class of executed instruction
system.switch_cpus5.op_class::SimdFloatAlu            0      0.00%     62.85% # Class of executed instruction
system.switch_cpus5.op_class::SimdFloatCmp            0      0.00%     62.85% # Class of executed instruction
system.switch_cpus5.op_class::SimdFloatCvt            0      0.00%     62.85% # Class of executed instruction
system.switch_cpus5.op_class::SimdFloatDiv            0      0.00%     62.85% # Class of executed instruction
system.switch_cpus5.op_class::SimdFloatMisc            0      0.00%     62.85% # Class of executed instruction
system.switch_cpus5.op_class::SimdFloatMult            0      0.00%     62.85% # Class of executed instruction
system.switch_cpus5.op_class::SimdFloatMultAcc            0      0.00%     62.85% # Class of executed instruction
system.switch_cpus5.op_class::SimdFloatSqrt            0      0.00%     62.85% # Class of executed instruction
system.switch_cpus5.op_class::MemRead           29911     21.91%     84.76% # Class of executed instruction
system.switch_cpus5.op_class::MemWrite          15341     11.24%     95.99% # Class of executed instruction
system.switch_cpus5.op_class::IprAccess          5469      4.01%    100.00% # Class of executed instruction
system.switch_cpus5.op_class::InstPrefetch            0      0.00%    100.00% # Class of executed instruction
system.switch_cpus5.op_class::total            136545                       # Class of executed instruction
system.switch_cpus6.dtb.fetch_hits                  0                       # ITB hits
system.switch_cpus6.dtb.fetch_misses                0                       # ITB misses
system.switch_cpus6.dtb.fetch_acv                   0                       # ITB acv
system.switch_cpus6.dtb.fetch_accesses              0                       # ITB accesses
system.switch_cpus6.dtb.read_hits               23660                       # DTB read hits
system.switch_cpus6.dtb.read_misses                 0                       # DTB read misses
system.switch_cpus6.dtb.read_acv                    0                       # DTB read access violations
system.switch_cpus6.dtb.read_accesses               0                       # DTB read accesses
system.switch_cpus6.dtb.write_hits              13152                       # DTB write hits
system.switch_cpus6.dtb.write_misses                0                       # DTB write misses
system.switch_cpus6.dtb.write_acv                   0                       # DTB write access violations
system.switch_cpus6.dtb.write_accesses              0                       # DTB write accesses
system.switch_cpus6.dtb.data_hits               36812                       # DTB hits
system.switch_cpus6.dtb.data_misses                 0                       # DTB misses
system.switch_cpus6.dtb.data_acv                    0                       # DTB access violations
system.switch_cpus6.dtb.data_accesses               0                       # DTB accesses
system.switch_cpus6.itb.fetch_hits              16537                       # ITB hits
system.switch_cpus6.itb.fetch_misses                0                       # ITB misses
system.switch_cpus6.itb.fetch_acv                   0                       # ITB acv
system.switch_cpus6.itb.fetch_accesses          16537                       # ITB accesses
system.switch_cpus6.itb.read_hits                   0                       # DTB read hits
system.switch_cpus6.itb.read_misses                 0                       # DTB read misses
system.switch_cpus6.itb.read_acv                    0                       # DTB read access violations
system.switch_cpus6.itb.read_accesses               0                       # DTB read accesses
system.switch_cpus6.itb.write_hits                  0                       # DTB write hits
system.switch_cpus6.itb.write_misses                0                       # DTB write misses
system.switch_cpus6.itb.write_acv                   0                       # DTB write access violations
system.switch_cpus6.itb.write_accesses              0                       # DTB write accesses
system.switch_cpus6.itb.data_hits                   0                       # DTB hits
system.switch_cpus6.itb.data_misses                 0                       # DTB misses
system.switch_cpus6.itb.data_acv                    0                       # DTB access violations
system.switch_cpus6.itb.data_accesses               0                       # DTB accesses
system.switch_cpus6.numCycles               148277889                       # number of cpu cycles simulated
system.switch_cpus6.numWorkItemsStarted             0                       # number of work items this cpu started
system.switch_cpus6.numWorkItemsCompleted            0                       # number of work items this cpu completed
system.switch_cpus6.kern.inst.arm                   0                       # number of arm instructions executed
system.switch_cpus6.kern.inst.quiesce               0                       # number of quiesce instructions executed
system.switch_cpus6.kern.inst.hwrei                 0                       # number of hwrei instructions executed
system.switch_cpus6.kern.mode_switch::kernel            0                       # number of protection mode switches
system.switch_cpus6.kern.mode_switch::user            0                       # number of protection mode switches
system.switch_cpus6.kern.mode_switch::idle            0                       # number of protection mode switches
system.switch_cpus6.kern.mode_good::kernel            0                      
system.switch_cpus6.kern.mode_good::user            0                      
system.switch_cpus6.kern.mode_good::idle            0                      
system.switch_cpus6.kern.mode_switch_good::kernel          nan                       # fraction of useful protection mode switches
system.switch_cpus6.kern.mode_switch_good::user          nan                       # fraction of useful protection mode switches
system.switch_cpus6.kern.mode_switch_good::idle          nan                       # fraction of useful protection mode switches
system.switch_cpus6.kern.mode_switch_good::total          nan                       # fraction of useful protection mode switches
system.switch_cpus6.kern.mode_ticks::kernel            0                       # number of ticks spent at the given mode
system.switch_cpus6.kern.mode_ticks::user            0                       # number of ticks spent at the given mode
system.switch_cpus6.kern.mode_ticks::idle            0                       # number of ticks spent at the given mode
system.switch_cpus6.kern.swap_context               0                       # number of times the context was actually changed
system.switch_cpus6.committedInsts             105271                       # Number of instructions committed
system.switch_cpus6.committedOps               105271                       # Number of ops (including micro ops) committed
system.switch_cpus6.num_int_alu_accesses       100244                       # Number of integer alu accesses
system.switch_cpus6.num_fp_alu_accesses             0                       # Number of float alu accesses
system.switch_cpus6.num_func_calls               4508                       # number of times a function call or return occured
system.switch_cpus6.num_conditional_control_insts         6834                       # number of instructions that are conditional controls
system.switch_cpus6.num_int_insts              100244                       # number of integer instructions
system.switch_cpus6.num_fp_insts                    0                       # number of float instructions
system.switch_cpus6.num_int_register_reads       135872                       # number of times the integer registers were read
system.switch_cpus6.num_int_register_writes        79555                       # number of times the integer registers were written
system.switch_cpus6.num_fp_register_reads            0                       # number of times the floating registers were read
system.switch_cpus6.num_fp_register_writes            0                       # number of times the floating registers were written
system.switch_cpus6.num_mem_refs                36889                       # number of memory refs
system.switch_cpus6.num_load_insts              23660                       # Number of load instructions
system.switch_cpus6.num_store_insts             13229                       # Number of store instructions
system.switch_cpus6.num_idle_cycles      148173653.105166                       # Number of idle cycles
system.switch_cpus6.num_busy_cycles      104235.894834                       # Number of busy cycles
system.switch_cpus6.not_idle_fraction        0.000703                       # Percentage of non-idle cycles
system.switch_cpus6.idle_fraction            0.999297                       # Percentage of idle cycles
system.switch_cpus6.Branches                    13702                       # Number of branches fetched
system.switch_cpus6.op_class::No_OpClass          684      0.65%      0.65% # Class of executed instruction
system.switch_cpus6.op_class::IntAlu            61123     58.06%     58.71% # Class of executed instruction
system.switch_cpus6.op_class::IntMult             384      0.36%     59.08% # Class of executed instruction
system.switch_cpus6.op_class::IntDiv                0      0.00%     59.08% # Class of executed instruction
system.switch_cpus6.op_class::FloatAdd              0      0.00%     59.08% # Class of executed instruction
system.switch_cpus6.op_class::FloatCmp              0      0.00%     59.08% # Class of executed instruction
system.switch_cpus6.op_class::FloatCvt              0      0.00%     59.08% # Class of executed instruction
system.switch_cpus6.op_class::FloatMult             0      0.00%     59.08% # Class of executed instruction
system.switch_cpus6.op_class::FloatDiv              0      0.00%     59.08% # Class of executed instruction
system.switch_cpus6.op_class::FloatSqrt             0      0.00%     59.08% # Class of executed instruction
system.switch_cpus6.op_class::SimdAdd               0      0.00%     59.08% # Class of executed instruction
system.switch_cpus6.op_class::SimdAddAcc            0      0.00%     59.08% # Class of executed instruction
system.switch_cpus6.op_class::SimdAlu               0      0.00%     59.08% # Class of executed instruction
system.switch_cpus6.op_class::SimdCmp               0      0.00%     59.08% # Class of executed instruction
system.switch_cpus6.op_class::SimdCvt               0      0.00%     59.08% # Class of executed instruction
system.switch_cpus6.op_class::SimdMisc              0      0.00%     59.08% # Class of executed instruction
system.switch_cpus6.op_class::SimdMult              0      0.00%     59.08% # Class of executed instruction
system.switch_cpus6.op_class::SimdMultAcc            0      0.00%     59.08% # Class of executed instruction
system.switch_cpus6.op_class::SimdShift             0      0.00%     59.08% # Class of executed instruction
system.switch_cpus6.op_class::SimdShiftAcc            0      0.00%     59.08% # Class of executed instruction
system.switch_cpus6.op_class::SimdSqrt              0      0.00%     59.08% # Class of executed instruction
system.switch_cpus6.op_class::SimdFloatAdd            0      0.00%     59.08% # Class of executed instruction
system.switch_cpus6.op_class::SimdFloatAlu            0      0.00%     59.08% # Class of executed instruction
system.switch_cpus6.op_class::SimdFloatCmp            0      0.00%     59.08% # Class of executed instruction
system.switch_cpus6.op_class::SimdFloatCvt            0      0.00%     59.08% # Class of executed instruction
system.switch_cpus6.op_class::SimdFloatDiv            0      0.00%     59.08% # Class of executed instruction
system.switch_cpus6.op_class::SimdFloatMisc            0      0.00%     59.08% # Class of executed instruction
system.switch_cpus6.op_class::SimdFloatMult            0      0.00%     59.08% # Class of executed instruction
system.switch_cpus6.op_class::SimdFloatMultAcc            0      0.00%     59.08% # Class of executed instruction
system.switch_cpus6.op_class::SimdFloatSqrt            0      0.00%     59.08% # Class of executed instruction
system.switch_cpus6.op_class::MemRead           24166     22.96%     82.03% # Class of executed instruction
system.switch_cpus6.op_class::MemWrite          13229     12.57%     94.60% # Class of executed instruction
system.switch_cpus6.op_class::IprAccess          5685      5.40%    100.00% # Class of executed instruction
system.switch_cpus6.op_class::InstPrefetch            0      0.00%    100.00% # Class of executed instruction
system.switch_cpus6.op_class::total            105271                       # Class of executed instruction
system.switch_cpus7.dtb.fetch_hits                  0                       # ITB hits
system.switch_cpus7.dtb.fetch_misses                0                       # ITB misses
system.switch_cpus7.dtb.fetch_acv                   0                       # ITB acv
system.switch_cpus7.dtb.fetch_accesses              0                       # ITB accesses
system.switch_cpus7.dtb.read_hits               29629                       # DTB read hits
system.switch_cpus7.dtb.read_misses                 0                       # DTB read misses
system.switch_cpus7.dtb.read_acv                    0                       # DTB read access violations
system.switch_cpus7.dtb.read_accesses               0                       # DTB read accesses
system.switch_cpus7.dtb.write_hits              15339                       # DTB write hits
system.switch_cpus7.dtb.write_misses                0                       # DTB write misses
system.switch_cpus7.dtb.write_acv                   0                       # DTB write access violations
system.switch_cpus7.dtb.write_accesses              0                       # DTB write accesses
system.switch_cpus7.dtb.data_hits               44968                       # DTB hits
system.switch_cpus7.dtb.data_misses                 0                       # DTB misses
system.switch_cpus7.dtb.data_acv                    0                       # DTB access violations
system.switch_cpus7.dtb.data_accesses               0                       # DTB accesses
system.switch_cpus7.itb.fetch_hits              16141                       # ITB hits
system.switch_cpus7.itb.fetch_misses                0                       # ITB misses
system.switch_cpus7.itb.fetch_acv                   0                       # ITB acv
system.switch_cpus7.itb.fetch_accesses          16141                       # ITB accesses
system.switch_cpus7.itb.read_hits                   0                       # DTB read hits
system.switch_cpus7.itb.read_misses                 0                       # DTB read misses
system.switch_cpus7.itb.read_acv                    0                       # DTB read access violations
system.switch_cpus7.itb.read_accesses               0                       # DTB read accesses
system.switch_cpus7.itb.write_hits                  0                       # DTB write hits
system.switch_cpus7.itb.write_misses                0                       # DTB write misses
system.switch_cpus7.itb.write_acv                   0                       # DTB write access violations
system.switch_cpus7.itb.write_accesses              0                       # DTB write accesses
system.switch_cpus7.itb.data_hits                   0                       # DTB hits
system.switch_cpus7.itb.data_misses                 0                       # DTB misses
system.switch_cpus7.itb.data_acv                    0                       # DTB access violations
system.switch_cpus7.itb.data_accesses               0                       # DTB accesses
system.switch_cpus7.numCycles               148277625                       # number of cpu cycles simulated
system.switch_cpus7.numWorkItemsStarted             0                       # number of work items this cpu started
system.switch_cpus7.numWorkItemsCompleted            0                       # number of work items this cpu completed
system.switch_cpus7.kern.inst.arm                   0                       # number of arm instructions executed
system.switch_cpus7.kern.inst.quiesce               0                       # number of quiesce instructions executed
system.switch_cpus7.kern.inst.hwrei                 0                       # number of hwrei instructions executed
system.switch_cpus7.kern.mode_switch::kernel            0                       # number of protection mode switches
system.switch_cpus7.kern.mode_switch::user            0                       # number of protection mode switches
system.switch_cpus7.kern.mode_switch::idle            0                       # number of protection mode switches
system.switch_cpus7.kern.mode_good::kernel            0                      
system.switch_cpus7.kern.mode_good::user            0                      
system.switch_cpus7.kern.mode_good::idle            0                      
system.switch_cpus7.kern.mode_switch_good::kernel          nan                       # fraction of useful protection mode switches
system.switch_cpus7.kern.mode_switch_good::user          nan                       # fraction of useful protection mode switches
system.switch_cpus7.kern.mode_switch_good::idle          nan                       # fraction of useful protection mode switches
system.switch_cpus7.kern.mode_switch_good::total          nan                       # fraction of useful protection mode switches
system.switch_cpus7.kern.mode_ticks::kernel            0                       # number of ticks spent at the given mode
system.switch_cpus7.kern.mode_ticks::user            0                       # number of ticks spent at the given mode
system.switch_cpus7.kern.mode_ticks::idle            0                       # number of ticks spent at the given mode
system.switch_cpus7.kern.swap_context               0                       # number of times the context was actually changed
system.switch_cpus7.committedInsts             137379                       # Number of instructions committed
system.switch_cpus7.committedOps               137379                       # Number of ops (including micro ops) committed
system.switch_cpus7.num_int_alu_accesses       132012                       # Number of integer alu accesses
system.switch_cpus7.num_fp_alu_accesses             0                       # Number of float alu accesses
system.switch_cpus7.num_func_calls               5540                       # number of times a function call or return occured
system.switch_cpus7.num_conditional_control_insts        10547                       # number of instructions that are conditional controls
system.switch_cpus7.num_int_insts              132012                       # number of integer instructions
system.switch_cpus7.num_fp_insts                    0                       # number of float instructions
system.switch_cpus7.num_int_register_reads       181489                       # number of times the integer registers were read
system.switch_cpus7.num_int_register_writes       104879                       # number of times the integer registers were written
system.switch_cpus7.num_fp_register_reads            0                       # number of times the floating registers were read
system.switch_cpus7.num_fp_register_writes            0                       # number of times the floating registers were written
system.switch_cpus7.num_mem_refs                45045                       # number of memory refs
system.switch_cpus7.num_load_insts              29629                       # Number of load instructions
system.switch_cpus7.num_store_insts             15416                       # Number of store instructions
system.switch_cpus7.num_idle_cycles      148141573.786516                       # Number of idle cycles
system.switch_cpus7.num_busy_cycles      136051.213484                       # Number of busy cycles
system.switch_cpus7.not_idle_fraction        0.000918                       # Percentage of non-idle cycles
system.switch_cpus7.idle_fraction            0.999082                       # Percentage of idle cycles
system.switch_cpus7.Branches                    18798                       # Number of branches fetched
system.switch_cpus7.op_class::No_OpClass          717      0.52%      0.52% # Class of executed instruction
system.switch_cpus7.op_class::IntAlu            85072     61.93%     62.45% # Class of executed instruction
system.switch_cpus7.op_class::IntMult             530      0.39%     62.83% # Class of executed instruction
system.switch_cpus7.op_class::IntDiv                0      0.00%     62.83% # Class of executed instruction
system.switch_cpus7.op_class::FloatAdd              0      0.00%     62.83% # Class of executed instruction
system.switch_cpus7.op_class::FloatCmp              0      0.00%     62.83% # Class of executed instruction
system.switch_cpus7.op_class::FloatCvt              0      0.00%     62.83% # Class of executed instruction
system.switch_cpus7.op_class::FloatMult             0      0.00%     62.83% # Class of executed instruction
system.switch_cpus7.op_class::FloatDiv              0      0.00%     62.83% # Class of executed instruction
system.switch_cpus7.op_class::FloatSqrt             0      0.00%     62.83% # Class of executed instruction
system.switch_cpus7.op_class::SimdAdd               0      0.00%     62.83% # Class of executed instruction
system.switch_cpus7.op_class::SimdAddAcc            0      0.00%     62.83% # Class of executed instruction
system.switch_cpus7.op_class::SimdAlu               0      0.00%     62.83% # Class of executed instruction
system.switch_cpus7.op_class::SimdCmp               0      0.00%     62.83% # Class of executed instruction
system.switch_cpus7.op_class::SimdCvt               0      0.00%     62.83% # Class of executed instruction
system.switch_cpus7.op_class::SimdMisc              0      0.00%     62.83% # Class of executed instruction
system.switch_cpus7.op_class::SimdMult              0      0.00%     62.83% # Class of executed instruction
system.switch_cpus7.op_class::SimdMultAcc            0      0.00%     62.83% # Class of executed instruction
system.switch_cpus7.op_class::SimdShift             0      0.00%     62.83% # Class of executed instruction
system.switch_cpus7.op_class::SimdShiftAcc            0      0.00%     62.83% # Class of executed instruction
system.switch_cpus7.op_class::SimdSqrt              0      0.00%     62.83% # Class of executed instruction
system.switch_cpus7.op_class::SimdFloatAdd            0      0.00%     62.83% # Class of executed instruction
system.switch_cpus7.op_class::SimdFloatAlu            0      0.00%     62.83% # Class of executed instruction
system.switch_cpus7.op_class::SimdFloatCmp            0      0.00%     62.83% # Class of executed instruction
system.switch_cpus7.op_class::SimdFloatCvt            0      0.00%     62.83% # Class of executed instruction
system.switch_cpus7.op_class::SimdFloatDiv            0      0.00%     62.83% # Class of executed instruction
system.switch_cpus7.op_class::SimdFloatMisc            0      0.00%     62.83% # Class of executed instruction
system.switch_cpus7.op_class::SimdFloatMult            0      0.00%     62.83% # Class of executed instruction
system.switch_cpus7.op_class::SimdFloatMultAcc            0      0.00%     62.83% # Class of executed instruction
system.switch_cpus7.op_class::SimdFloatSqrt            0      0.00%     62.83% # Class of executed instruction
system.switch_cpus7.op_class::MemRead           30134     21.93%     84.77% # Class of executed instruction
system.switch_cpus7.op_class::MemWrite          15417     11.22%     95.99% # Class of executed instruction
system.switch_cpus7.op_class::IprAccess          5509      4.01%    100.00% # Class of executed instruction
system.switch_cpus7.op_class::InstPrefetch            0      0.00%    100.00% # Class of executed instruction
system.switch_cpus7.op_class::total            137379                       # Class of executed instruction
system.tol2bus.snoop_filter.tot_requests      1121948                       # Total number of requests made to the snoop filter.
system.tol2bus.snoop_filter.hit_single_requests       506870                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.tol2bus.snoop_filter.hit_multi_requests       118562                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.tol2bus.snoop_filter.tot_snoops          19599                       # Total number of snoops made to the snoop filter.
system.tol2bus.snoop_filter.hit_single_snoops         8333                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.tol2bus.snoop_filter.hit_multi_snoops        11266                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.tol2bus.trans_dist::ReadReq               1433                       # Transaction distribution
system.tol2bus.trans_dist::ReadResp            236295                       # Transaction distribution
system.tol2bus.trans_dist::WriteReq              2002                       # Transaction distribution
system.tol2bus.trans_dist::WriteResp             2002                       # Transaction distribution
system.tol2bus.trans_dist::WritebackDirty       395719                       # Transaction distribution
system.tol2bus.trans_dist::WritebackClean        53308                       # Transaction distribution
system.tol2bus.trans_dist::CleanEvict           47665                       # Transaction distribution
system.tol2bus.trans_dist::UpgradeReq             883                       # Transaction distribution
system.tol2bus.trans_dist::SCUpgradeReq           423                       # Transaction distribution
system.tol2bus.trans_dist::UpgradeResp           1306                       # Transaction distribution
system.tol2bus.trans_dist::ReadExReq           326922                       # Transaction distribution
system.tol2bus.trans_dist::ReadExResp          326922                       # Transaction distribution
system.tol2bus.trans_dist::ReadCleanReq         90397                       # Transaction distribution
system.tol2bus.trans_dist::ReadSharedReq       144465                       # Transaction distribution
system.tol2bus.pkt_count_system.cpu0.icache.mem_side::system.l2.cpu_side         9527                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu0.dcache.mem_side::system.l2.cpu_side        21741                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu1.icache.mem_side::system.l2.cpu_side         5657                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu1.dcache.mem_side::system.l2.cpu_side         9376                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu2.icache.mem_side::system.l2.cpu_side       211018                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu2.dcache.mem_side::system.l2.cpu_side      1351758                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu3.icache.mem_side::system.l2.cpu_side         3486                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu3.dcache.mem_side::system.l2.cpu_side         3685                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu4.icache.mem_side::system.l2.cpu_side         1209                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu4.dcache.mem_side::system.l2.cpu_side         2600                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu5.icache.mem_side::system.l2.cpu_side         1091                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu5.dcache.mem_side::system.l2.cpu_side         2785                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu6.icache.mem_side::system.l2.cpu_side          738                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu6.dcache.mem_side::system.l2.cpu_side         1328                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu7.icache.mem_side::system.l2.cpu_side         1376                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu7.dcache.mem_side::system.l2.cpu_side         2367                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count::total               1629742                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu0.icache.mem_side::system.l2.cpu_side       372544                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu0.dcache.mem_side::system.l2.cpu_side       614431                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu1.icache.mem_side::system.l2.cpu_side       215296                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu1.dcache.mem_side::system.l2.cpu_side       306372                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu2.icache.mem_side::system.l2.cpu_side      8337088                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu2.dcache.mem_side::system.l2.cpu_side     54211538                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu3.icache.mem_side::system.l2.cpu_side       125056                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu3.dcache.mem_side::system.l2.cpu_side       112580                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu4.icache.mem_side::system.l2.cpu_side        39040                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu4.dcache.mem_side::system.l2.cpu_side        77608                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu5.icache.mem_side::system.l2.cpu_side        35200                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu5.dcache.mem_side::system.l2.cpu_side        81448                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu6.icache.mem_side::system.l2.cpu_side        25088                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu6.dcache.mem_side::system.l2.cpu_side        33960                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu7.icache.mem_side::system.l2.cpu_side        47808                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu7.dcache.mem_side::system.l2.cpu_side        68200                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size::total               64703257                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.snoops                          405628                       # Total snoops (count)
system.tol2bus.snoop_fanout::samples          1530939                       # Request fanout histogram
system.tol2bus.snoop_fanout::mean            0.369040                       # Request fanout histogram
system.tol2bus.snoop_fanout::stdev           1.348244                       # Request fanout histogram
system.tol2bus.snoop_fanout::underflows             0      0.00%      0.00% # Request fanout histogram
system.tol2bus.snoop_fanout::0                1382255     90.29%     90.29% # Request fanout histogram
system.tol2bus.snoop_fanout::1                  28494      1.86%     92.15% # Request fanout histogram
system.tol2bus.snoop_fanout::2                  37718      2.46%     94.61% # Request fanout histogram
system.tol2bus.snoop_fanout::3                  17486      1.14%     95.76% # Request fanout histogram
system.tol2bus.snoop_fanout::4                   9085      0.59%     96.35% # Request fanout histogram
system.tol2bus.snoop_fanout::5                   7364      0.48%     96.83% # Request fanout histogram
system.tol2bus.snoop_fanout::6                   5909      0.39%     97.22% # Request fanout histogram
system.tol2bus.snoop_fanout::7                  41049      2.68%     99.90% # Request fanout histogram
system.tol2bus.snoop_fanout::8                   1579      0.10%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::9                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::10                     0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::11                     0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::12                     0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::13                     0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::14                     0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::15                     0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::16                     0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::overflows              0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::min_value              0                       # Request fanout histogram
system.tol2bus.snoop_fanout::max_value              8                       # Request fanout histogram
system.tol2bus.snoop_fanout::total            1530939                       # Request fanout histogram
system.tsunami.ethernet.descDMAReads                0                       # Number of descriptors the device read w/ DMA
system.tsunami.ethernet.descDMAWrites               0                       # Number of descriptors the device wrote w/ DMA
system.tsunami.ethernet.descDmaReadBytes            0                       # number of descriptor bytes read w/ DMA
system.tsunami.ethernet.descDmaWriteBytes            0                       # number of descriptor bytes write w/ DMA
system.tsunami.ethernet.postedSwi                   0                       # number of software interrupts posted to CPU
system.tsunami.ethernet.coalescedSwi              nan                       # average number of Swi's coalesced into each post
system.tsunami.ethernet.totalSwi                    0                       # total number of Swi written to ISR
system.tsunami.ethernet.postedRxIdle                0                       # number of rxIdle interrupts posted to CPU
system.tsunami.ethernet.coalescedRxIdle           nan                       # average number of RxIdle's coalesced into each post
system.tsunami.ethernet.totalRxIdle                 0                       # total number of RxIdle written to ISR
system.tsunami.ethernet.postedRxOk                  0                       # number of RxOk interrupts posted to CPU
system.tsunami.ethernet.coalescedRxOk             nan                       # average number of RxOk's coalesced into each post
system.tsunami.ethernet.totalRxOk                   0                       # total number of RxOk written to ISR
system.tsunami.ethernet.postedRxDesc                0                       # number of RxDesc interrupts posted to CPU
system.tsunami.ethernet.coalescedRxDesc           nan                       # average number of RxDesc's coalesced into each post
system.tsunami.ethernet.totalRxDesc                 0                       # total number of RxDesc written to ISR
system.tsunami.ethernet.postedTxOk                  0                       # number of TxOk interrupts posted to CPU
system.tsunami.ethernet.coalescedTxOk             nan                       # average number of TxOk's coalesced into each post
system.tsunami.ethernet.totalTxOk                   0                       # total number of TxOk written to ISR
system.tsunami.ethernet.postedTxIdle                0                       # number of TxIdle interrupts posted to CPU
system.tsunami.ethernet.coalescedTxIdle           nan                       # average number of TxIdle's coalesced into each post
system.tsunami.ethernet.totalTxIdle                 0                       # total number of TxIdle written to ISR
system.tsunami.ethernet.postedTxDesc                0                       # number of TxDesc interrupts posted to CPU
system.tsunami.ethernet.coalescedTxDesc           nan                       # average number of TxDesc's coalesced into each post
system.tsunami.ethernet.totalTxDesc                 0                       # total number of TxDesc written to ISR
system.tsunami.ethernet.postedRxOrn                 0                       # number of RxOrn posted to CPU
system.tsunami.ethernet.coalescedRxOrn            nan                       # average number of RxOrn's coalesced into each post
system.tsunami.ethernet.totalRxOrn                  0                       # total number of RxOrn written to ISR
system.tsunami.ethernet.coalescedTotal            nan                       # average number of interrupts coalesced into each post
system.tsunami.ethernet.postedInterrupts            0                       # number of posts to CPU
system.tsunami.ethernet.droppedPackets              0                       # number of packets dropped

---------- End Simulation Statistics   ----------

---------- Begin Simulation Statistics ----------
sim_seconds                                  0.151858                       # Number of seconds simulated
sim_ticks                                151858404500                       # Number of ticks simulated
final_tick                               2490637034000                       # Number of ticks from beginning of simulation (restored from checkpoints and never reset)
sim_freq                                 1000000000000                       # Frequency of simulated ticks
host_inst_rate                                1820166                       # Simulator instruction rate (inst/s)
host_op_rate                                  1820166                       # Simulator op (including micro ops) rate (op/s)
host_tick_rate                              110667348                       # Simulator tick rate (ticks/s)
host_mem_usage                                 767552                       # Number of bytes of host memory used
host_seconds                                  1372.21                       # Real time elapsed on the host
sim_insts                                  2497642986                       # Number of instructions simulated
sim_ops                                    2497642986                       # Number of ops (including micro ops) simulated
system.voltage_domain.voltage                       1                       # Voltage in Volts
system.clk_domain.clock                          1000                       # Clock period in ticks
system.mem_ctrls.bytes_read::switch_cpus0.inst       113280                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::switch_cpus0.data     11364160                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::switch_cpus1.inst        63872                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::switch_cpus1.data     11648384                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::switch_cpus2.inst       120960                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::switch_cpus2.data     11616320                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::switch_cpus3.inst        73600                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::switch_cpus3.data     11893120                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::switch_cpus4.inst        72768                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::switch_cpus4.data     12245248                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::switch_cpus5.inst       159488                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::switch_cpus5.data     12444160                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::switch_cpus6.inst        49472                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::switch_cpus6.data     12600000                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::switch_cpus7.inst        38016                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::switch_cpus7.data     10312320                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::total           94815168                       # Number of bytes read from this memory
system.mem_ctrls.bytes_inst_read::switch_cpus0.inst       113280                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_inst_read::switch_cpus1.inst        63872                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_inst_read::switch_cpus2.inst       120960                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_inst_read::switch_cpus3.inst        73600                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_inst_read::switch_cpus4.inst        72768                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_inst_read::switch_cpus5.inst       159488                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_inst_read::switch_cpus6.inst        49472                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_inst_read::switch_cpus7.inst        38016                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_inst_read::total        691456                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_written::writebacks     44974912                       # Number of bytes written to this memory
system.mem_ctrls.bytes_written::total        44974912                       # Number of bytes written to this memory
system.mem_ctrls.num_reads::switch_cpus0.inst         1770                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::switch_cpus0.data       177565                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::switch_cpus1.inst          998                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::switch_cpus1.data       182006                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::switch_cpus2.inst         1890                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::switch_cpus2.data       181505                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::switch_cpus3.inst         1150                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::switch_cpus3.data       185830                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::switch_cpus4.inst         1137                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::switch_cpus4.data       191332                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::switch_cpus5.inst         2492                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::switch_cpus5.data       194440                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::switch_cpus6.inst          773                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::switch_cpus6.data       196875                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::switch_cpus7.inst          594                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::switch_cpus7.data       161130                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::total             1481487                       # Number of read requests responded to by this memory
system.mem_ctrls.num_writes::writebacks        702733                       # Number of write requests responded to by this memory
system.mem_ctrls.num_writes::total             702733                       # Number of write requests responded to by this memory
system.mem_ctrls.bw_read::switch_cpus0.inst       745958                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::switch_cpus0.data     74833922                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::switch_cpus1.inst       420602                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::switch_cpus1.data     76705560                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::switch_cpus2.inst       796531                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::switch_cpus2.data     76494416                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::switch_cpus3.inst       484662                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::switch_cpus3.data     78317167                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::switch_cpus4.inst       479183                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::switch_cpus4.data     80635958                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::switch_cpus5.inst      1050242                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::switch_cpus5.data     81945810                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::switch_cpus6.inst       325777                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::switch_cpus6.data     82972029                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::switch_cpus7.inst       250338                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::switch_cpus7.data     67907470                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::total             624365627                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::switch_cpus0.inst       745958                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::switch_cpus1.inst       420602                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::switch_cpus2.inst       796531                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::switch_cpus3.inst       484662                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::switch_cpus4.inst       479183                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::switch_cpus5.inst      1050242                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::switch_cpus6.inst       325777                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::switch_cpus7.inst       250338                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::total          4553294                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::writebacks       296163470                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::total            296163470                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_total::writebacks       296163470                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::switch_cpus0.inst       745958                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::switch_cpus0.data     74833922                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::switch_cpus1.inst       420602                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::switch_cpus1.data     76705560                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::switch_cpus2.inst       796531                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::switch_cpus2.data     76494416                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::switch_cpus3.inst       484662                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::switch_cpus3.data     78317167                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::switch_cpus4.inst       479183                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::switch_cpus4.data     80635958                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::switch_cpus5.inst      1050242                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::switch_cpus5.data     81945810                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::switch_cpus6.inst       325777                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::switch_cpus6.data     82972029                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::switch_cpus7.inst       250338                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::switch_cpus7.data     67907470                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::total            920529097                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.readReqs                           0                       # Number of read requests accepted
system.mem_ctrls.writeReqs                          0                       # Number of write requests accepted
system.mem_ctrls.readBursts                         0                       # Number of DRAM read bursts, including those serviced by the write queue
system.mem_ctrls.writeBursts                        0                       # Number of DRAM write bursts, including those merged in the write queue
system.mem_ctrls.bytesReadDRAM                      0                       # Total number of bytes read from DRAM
system.mem_ctrls.bytesReadWrQ                       0                       # Total number of bytes read from write queue
system.mem_ctrls.bytesWritten                       0                       # Total number of bytes written to DRAM
system.mem_ctrls.bytesReadSys                       0                       # Total read bytes from the system interface side
system.mem_ctrls.bytesWrittenSys                    0                       # Total written bytes from the system interface side
system.mem_ctrls.servicedByWrQ                      0                       # Number of DRAM read bursts serviced by the write queue
system.mem_ctrls.mergedWrBursts                     0                       # Number of DRAM write bursts merged with an existing one
system.mem_ctrls.neitherReadNorWriteReqs            0                       # Number of requests that are neither read nor write
system.mem_ctrls.perBankRdBursts::0                 0                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::1                 0                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::2                 0                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::3                 0                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::4                 0                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::5                 0                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::6                 0                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::7                 0                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::8                 0                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::9                 0                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::10                0                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::11                0                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::12                0                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::13                0                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::14                0                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::15                0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::0                 0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::1                 0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::2                 0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::3                 0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::4                 0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::5                 0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::6                 0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::7                 0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::8                 0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::9                 0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::10                0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::11                0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::12                0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::13                0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::14                0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::15                0                       # Per bank write bursts
system.mem_ctrls.numRdRetry                         0                       # Number of times read queue was full causing retry
system.mem_ctrls.numWrRetry                         0                       # Number of times write queue was full causing retry
system.mem_ctrls.totGap                             0                       # Total gap between requests
system.mem_ctrls.readPktSize::0                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::1                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::2                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::3                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::4                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::5                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::6                     0                       # Read request sizes (log2)
system.mem_ctrls.writePktSize::0                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::1                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::2                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::3                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::4                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::5                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::6                    0                       # Write request sizes (log2)
system.mem_ctrls.rdQLenPdf::0                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::1                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::2                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::3                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::4                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::5                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::6                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::7                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::8                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::9                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::10                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::11                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::12                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::13                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::14                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::15                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::16                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::17                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::18                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::19                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::20                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::21                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::22                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::23                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::24                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::25                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::26                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::27                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::28                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::29                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::30                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::31                      0                       # What read queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::0                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::1                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::2                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::3                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::4                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::5                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::6                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::7                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::8                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::9                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::10                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::11                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::12                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::13                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::14                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::15                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::16                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::17                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::18                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::19                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::20                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::21                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::22                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::23                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::24                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::25                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::26                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::27                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::28                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::29                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::30                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::31                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::32                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::33                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::34                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::35                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::36                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::37                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::38                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::39                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::40                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::41                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::42                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::43                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::44                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::45                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::46                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::47                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::48                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::49                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::50                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::51                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::52                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::53                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::54                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::55                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::56                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::57                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::58                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::59                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::60                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::61                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::62                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::63                      0                       # What write queue length does an incoming req see
system.mem_ctrls.totQLat                            0                       # Total ticks spent queuing
system.mem_ctrls.totMemAccLat                       0                       # Total ticks spent from burst creation until serviced by the DRAM
system.mem_ctrls.totBusLat                          0                       # Total ticks spent in databus transfers
system.mem_ctrls.avgQLat                          nan                       # Average queueing delay per DRAM burst
system.mem_ctrls.avgBusLat                        nan                       # Average bus latency per DRAM burst
system.mem_ctrls.avgMemAccLat                     nan                       # Average memory access latency per DRAM burst
system.mem_ctrls.avgRdBW                         0.00                       # Average DRAM read bandwidth in MiByte/s
system.mem_ctrls.avgWrBW                         0.00                       # Average achieved write bandwidth in MiByte/s
system.mem_ctrls.avgRdBWSys                      0.00                       # Average system read bandwidth in MiByte/s
system.mem_ctrls.avgWrBWSys                      0.00                       # Average system write bandwidth in MiByte/s
system.mem_ctrls.peakBW                      12800.00                       # Theoretical peak bandwidth in MiByte/s
system.mem_ctrls.busUtil                         0.00                       # Data bus utilization in percentage
system.mem_ctrls.busUtilRead                     0.00                       # Data bus utilization in percentage for reads
system.mem_ctrls.busUtilWrite                    0.00                       # Data bus utilization in percentage for writes
system.mem_ctrls.avgRdQLen                       0.00                       # Average read queue length when enqueuing
system.mem_ctrls.avgWrQLen                       0.00                       # Average write queue length when enqueuing
system.mem_ctrls.readRowHits                        0                       # Number of row buffer hits during reads
system.mem_ctrls.writeRowHits                       0                       # Number of row buffer hits during writes
system.mem_ctrls.readRowHitRate                   nan                       # Row buffer hit rate for reads
system.mem_ctrls.writeRowHitRate                  nan                       # Row buffer hit rate for writes
system.mem_ctrls.avgGap                           nan                       # Average gap between requests
system.mem_ctrls.pageHitRate                      nan                       # Row buffer hit rate, read and write combined
system.mem_ctrls_0.actEnergy                        0                       # Energy for activate commands per rank (pJ)
system.mem_ctrls_0.preEnergy                        0                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls_0.readEnergy                       0                       # Energy for read commands per rank (pJ)
system.mem_ctrls_0.writeEnergy                      0                       # Energy for write commands per rank (pJ)
system.mem_ctrls_0.refreshEnergy                    0                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls_0.actBackEnergy                    0                       # Energy for active background per rank (pJ)
system.mem_ctrls_0.preBackEnergy                    0                       # Energy for precharge background per rank (pJ)
system.mem_ctrls_0.totalEnergy                      0                       # Total energy per rank (pJ)
system.mem_ctrls_0.averagePower                     0                       # Core power per rank (mW)
system.mem_ctrls_0.memoryStateTime::IDLE            0                       # Time in different power states
system.mem_ctrls_0.memoryStateTime::REF             0                       # Time in different power states
system.mem_ctrls_0.memoryStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls_0.memoryStateTime::ACT             0                       # Time in different power states
system.mem_ctrls_0.memoryStateTime::ACT_PDN            0                       # Time in different power states
system.mem_ctrls_1.actEnergy                        0                       # Energy for activate commands per rank (pJ)
system.mem_ctrls_1.preEnergy                        0                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls_1.readEnergy                       0                       # Energy for read commands per rank (pJ)
system.mem_ctrls_1.writeEnergy                      0                       # Energy for write commands per rank (pJ)
system.mem_ctrls_1.refreshEnergy                    0                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls_1.actBackEnergy                    0                       # Energy for active background per rank (pJ)
system.mem_ctrls_1.preBackEnergy                    0                       # Energy for precharge background per rank (pJ)
system.mem_ctrls_1.totalEnergy                      0                       # Total energy per rank (pJ)
system.mem_ctrls_1.averagePower                     0                       # Core power per rank (mW)
system.mem_ctrls_1.memoryStateTime::IDLE            0                       # Time in different power states
system.mem_ctrls_1.memoryStateTime::REF             0                       # Time in different power states
system.mem_ctrls_1.memoryStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls_1.memoryStateTime::ACT             0                       # Time in different power states
system.mem_ctrls_1.memoryStateTime::ACT_PDN            0                       # Time in different power states
system.cpu_voltage_domain.voltage                   1                       # Voltage in Volts
system.cpu_clk_domain.clock                       500                       # Clock period in ticks
system.cpu0.dtb.fetch_hits                          0                       # ITB hits
system.cpu0.dtb.fetch_misses                        0                       # ITB misses
system.cpu0.dtb.fetch_acv                           0                       # ITB acv
system.cpu0.dtb.fetch_accesses                      0                       # ITB accesses
system.cpu0.dtb.read_hits                           0                       # DTB read hits
system.cpu0.dtb.read_misses                         0                       # DTB read misses
system.cpu0.dtb.read_acv                            0                       # DTB read access violations
system.cpu0.dtb.read_accesses                       0                       # DTB read accesses
system.cpu0.dtb.write_hits                          0                       # DTB write hits
system.cpu0.dtb.write_misses                        0                       # DTB write misses
system.cpu0.dtb.write_acv                           0                       # DTB write access violations
system.cpu0.dtb.write_accesses                      0                       # DTB write accesses
system.cpu0.dtb.data_hits                           0                       # DTB hits
system.cpu0.dtb.data_misses                         0                       # DTB misses
system.cpu0.dtb.data_acv                            0                       # DTB access violations
system.cpu0.dtb.data_accesses                       0                       # DTB accesses
system.cpu0.itb.fetch_hits                          0                       # ITB hits
system.cpu0.itb.fetch_misses                        0                       # ITB misses
system.cpu0.itb.fetch_acv                           0                       # ITB acv
system.cpu0.itb.fetch_accesses                      0                       # ITB accesses
system.cpu0.itb.read_hits                           0                       # DTB read hits
system.cpu0.itb.read_misses                         0                       # DTB read misses
system.cpu0.itb.read_acv                            0                       # DTB read access violations
system.cpu0.itb.read_accesses                       0                       # DTB read accesses
system.cpu0.itb.write_hits                          0                       # DTB write hits
system.cpu0.itb.write_misses                        0                       # DTB write misses
system.cpu0.itb.write_acv                           0                       # DTB write access violations
system.cpu0.itb.write_accesses                      0                       # DTB write accesses
system.cpu0.itb.data_hits                           0                       # DTB hits
system.cpu0.itb.data_misses                         0                       # DTB misses
system.cpu0.itb.data_acv                            0                       # DTB access violations
system.cpu0.itb.data_accesses                       0                       # DTB accesses
system.cpu0.numCycles                               0                       # number of cpu cycles simulated
system.cpu0.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu0.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu0.kern.inst.arm                           0                       # number of arm instructions executed
system.cpu0.kern.inst.quiesce                      26                       # number of quiesce instructions executed
system.cpu0.kern.inst.hwrei                    303909                       # number of hwrei instructions executed
system.cpu0.kern.ipl_count::0                    1118     28.87%     28.87% # number of times we switched to this ipl
system.cpu0.kern.ipl_count::21                     56      1.45%     30.31% # number of times we switched to this ipl
system.cpu0.kern.ipl_count::22                    156      4.03%     34.34% # number of times we switched to this ipl
system.cpu0.kern.ipl_count::30                     34      0.88%     35.22% # number of times we switched to this ipl
system.cpu0.kern.ipl_count::31                   2509     64.78%    100.00% # number of times we switched to this ipl
system.cpu0.kern.ipl_count::total                3873                       # number of times we switched to this ipl
system.cpu0.kern.ipl_good::0                     1118     45.41%     45.41% # number of times we switched to this ipl from a different ipl
system.cpu0.kern.ipl_good::21                      56      2.27%     47.68% # number of times we switched to this ipl from a different ipl
system.cpu0.kern.ipl_good::22                     156      6.34%     54.02% # number of times we switched to this ipl from a different ipl
system.cpu0.kern.ipl_good::30                      34      1.38%     55.40% # number of times we switched to this ipl from a different ipl
system.cpu0.kern.ipl_good::31                    1098     44.60%    100.00% # number of times we switched to this ipl from a different ipl
system.cpu0.kern.ipl_good::total                 2462                       # number of times we switched to this ipl from a different ipl
system.cpu0.kern.ipl_ticks::0            151636688000     99.87%     99.87% # number of cycles we spent at this ipl
system.cpu0.kern.ipl_ticks::21                4200000      0.00%     99.87% # number of cycles we spent at this ipl
system.cpu0.kern.ipl_ticks::22                7644000      0.01%     99.88% # number of cycles we spent at this ipl
system.cpu0.kern.ipl_ticks::30                4793000      0.00%     99.88% # number of cycles we spent at this ipl
system.cpu0.kern.ipl_ticks::31              184577000      0.12%    100.00% # number of cycles we spent at this ipl
system.cpu0.kern.ipl_ticks::total        151837902000                       # number of cycles we spent at this ipl
system.cpu0.kern.ipl_used::0                        1                       # fraction of swpipl calls that actually changed the ipl
system.cpu0.kern.ipl_used::21                       1                       # fraction of swpipl calls that actually changed the ipl
system.cpu0.kern.ipl_used::22                       1                       # fraction of swpipl calls that actually changed the ipl
system.cpu0.kern.ipl_used::30                       1                       # fraction of swpipl calls that actually changed the ipl
system.cpu0.kern.ipl_used::31                0.437625                       # fraction of swpipl calls that actually changed the ipl
system.cpu0.kern.ipl_used::total             0.635683                       # fraction of swpipl calls that actually changed the ipl
system.cpu0.kern.syscall::1                         1    100.00%    100.00% # number of syscalls executed
system.cpu0.kern.syscall::total                     1                       # number of syscalls executed
system.cpu0.kern.callpal::wripir                    7      0.00%      0.00% # number of callpals executed
system.cpu0.kern.callpal::swpctx                   22      0.01%      0.01% # number of callpals executed
system.cpu0.kern.callpal::tbi                       1      0.00%      0.01% # number of callpals executed
system.cpu0.kern.callpal::swpipl                 3228      1.10%      1.11% # number of callpals executed
system.cpu0.kern.callpal::rdps                    314      0.11%      1.21% # number of callpals executed
system.cpu0.kern.callpal::rti                     399      0.14%      1.35% # number of callpals executed
system.cpu0.kern.callpal::callsys                  74      0.03%      1.37% # number of callpals executed
system.cpu0.kern.callpal::rdunique             290559     98.63%    100.00% # number of callpals executed
system.cpu0.kern.callpal::total                294604                       # number of callpals executed
system.cpu0.kern.mode_switch::kernel              419                       # number of protection mode switches
system.cpu0.kern.mode_switch::user                310                       # number of protection mode switches
system.cpu0.kern.mode_switch::idle                  0                       # number of protection mode switches
system.cpu0.kern.mode_good::kernel                310                      
system.cpu0.kern.mode_good::user                  310                      
system.cpu0.kern.mode_good::idle                    0                      
system.cpu0.kern.mode_switch_good::kernel     0.739857                       # fraction of useful protection mode switches
system.cpu0.kern.mode_switch_good::user             1                       # fraction of useful protection mode switches
system.cpu0.kern.mode_switch_good::idle           nan                       # fraction of useful protection mode switches
system.cpu0.kern.mode_switch_good::total     0.850480                       # fraction of useful protection mode switches
system.cpu0.kern.mode_ticks::kernel       86374951000     38.13%     38.13% # number of ticks spent at the given mode
system.cpu0.kern.mode_ticks::user        140146028500     61.87%    100.00% # number of ticks spent at the given mode
system.cpu0.kern.mode_ticks::idle                   0      0.00%    100.00% # number of ticks spent at the given mode
system.cpu0.kern.swap_context                      22                       # number of times the context was actually changed
system.cpu0.committedInsts                          0                       # Number of instructions committed
system.cpu0.committedOps                            0                       # Number of ops (including micro ops) committed
system.cpu0.num_int_alu_accesses                    0                       # Number of integer alu accesses
system.cpu0.num_fp_alu_accesses                     0                       # Number of float alu accesses
system.cpu0.num_func_calls                          0                       # number of times a function call or return occured
system.cpu0.num_conditional_control_insts            0                       # number of instructions that are conditional controls
system.cpu0.num_int_insts                           0                       # number of integer instructions
system.cpu0.num_fp_insts                            0                       # number of float instructions
system.cpu0.num_int_register_reads                  0                       # number of times the integer registers were read
system.cpu0.num_int_register_writes                 0                       # number of times the integer registers were written
system.cpu0.num_fp_register_reads                   0                       # number of times the floating registers were read
system.cpu0.num_fp_register_writes                  0                       # number of times the floating registers were written
system.cpu0.num_mem_refs                            0                       # number of memory refs
system.cpu0.num_load_insts                          0                       # Number of load instructions
system.cpu0.num_store_insts                         0                       # Number of store instructions
system.cpu0.num_idle_cycles                         0                       # Number of idle cycles
system.cpu0.num_busy_cycles                         0                       # Number of busy cycles
system.cpu0.not_idle_fraction                       0                       # Percentage of non-idle cycles
system.cpu0.idle_fraction                           1                       # Percentage of idle cycles
system.cpu0.op_class::No_OpClass                    0                       # Class of executed instruction
system.cpu0.op_class::IntAlu                        0                       # Class of executed instruction
system.cpu0.op_class::IntMult                       0                       # Class of executed instruction
system.cpu0.op_class::IntDiv                        0                       # Class of executed instruction
system.cpu0.op_class::FloatAdd                      0                       # Class of executed instruction
system.cpu0.op_class::FloatCmp                      0                       # Class of executed instruction
system.cpu0.op_class::FloatCvt                      0                       # Class of executed instruction
system.cpu0.op_class::FloatMult                     0                       # Class of executed instruction
system.cpu0.op_class::FloatDiv                      0                       # Class of executed instruction
system.cpu0.op_class::FloatSqrt                     0                       # Class of executed instruction
system.cpu0.op_class::SimdAdd                       0                       # Class of executed instruction
system.cpu0.op_class::SimdAddAcc                    0                       # Class of executed instruction
system.cpu0.op_class::SimdAlu                       0                       # Class of executed instruction
system.cpu0.op_class::SimdCmp                       0                       # Class of executed instruction
system.cpu0.op_class::SimdCvt                       0                       # Class of executed instruction
system.cpu0.op_class::SimdMisc                      0                       # Class of executed instruction
system.cpu0.op_class::SimdMult                      0                       # Class of executed instruction
system.cpu0.op_class::SimdMultAcc                   0                       # Class of executed instruction
system.cpu0.op_class::SimdShift                     0                       # Class of executed instruction
system.cpu0.op_class::SimdShiftAcc                  0                       # Class of executed instruction
system.cpu0.op_class::SimdSqrt                      0                       # Class of executed instruction
system.cpu0.op_class::SimdFloatAdd                  0                       # Class of executed instruction
system.cpu0.op_class::SimdFloatAlu                  0                       # Class of executed instruction
system.cpu0.op_class::SimdFloatCmp                  0                       # Class of executed instruction
system.cpu0.op_class::SimdFloatCvt                  0                       # Class of executed instruction
system.cpu0.op_class::SimdFloatDiv                  0                       # Class of executed instruction
system.cpu0.op_class::SimdFloatMisc                 0                       # Class of executed instruction
system.cpu0.op_class::SimdFloatMult                 0                       # Class of executed instruction
system.cpu0.op_class::SimdFloatMultAcc              0                       # Class of executed instruction
system.cpu0.op_class::SimdFloatSqrt                 0                       # Class of executed instruction
system.cpu0.op_class::MemRead                       0                       # Class of executed instruction
system.cpu0.op_class::MemWrite                      0                       # Class of executed instruction
system.cpu0.op_class::IprAccess                     0                       # Class of executed instruction
system.cpu0.op_class::InstPrefetch                  0                       # Class of executed instruction
system.cpu0.op_class::total                         0                       # Class of executed instruction
system.cpu0.dcache.tags.replacements           337342                       # number of replacements
system.cpu0.dcache.tags.tagsinuse          500.534154                       # Cycle average of tags in use
system.cpu0.dcache.tags.total_refs           76586210                       # Total number of references to valid blocks.
system.cpu0.dcache.tags.sampled_refs           337342                       # Sample count of references to valid blocks.
system.cpu0.dcache.tags.avg_refs           227.028387                       # Average number of references to valid blocks.
system.cpu0.dcache.tags.warmup_cycle                0                       # Cycle when the warmup percentage was hit.
system.cpu0.dcache.tags.occ_blocks::switch_cpus0.data   500.534154                       # Average occupied blocks per requestor
system.cpu0.dcache.tags.occ_percent::switch_cpus0.data     0.977606                       # Average percentage of cache occupancy
system.cpu0.dcache.tags.occ_percent::total     0.977606                       # Average percentage of cache occupancy
system.cpu0.dcache.tags.occ_task_id_blocks::1024          478                       # Occupied blocks per task id
system.cpu0.dcache.tags.age_task_id_blocks_1024::1          478                       # Occupied blocks per task id
system.cpu0.dcache.tags.occ_task_id_percent::1024     0.933594                       # Percentage of cache occupancy per task id
system.cpu0.dcache.tags.tag_accesses        154065938                       # Number of tag accesses
system.cpu0.dcache.tags.data_accesses       154065938                       # Number of data accesses
system.cpu0.dcache.ReadReq_hits::switch_cpus0.data     62278604                       # number of ReadReq hits
system.cpu0.dcache.ReadReq_hits::total       62278604                       # number of ReadReq hits
system.cpu0.dcache.WriteReq_hits::switch_cpus0.data     13039535                       # number of WriteReq hits
system.cpu0.dcache.WriteReq_hits::total      13039535                       # number of WriteReq hits
system.cpu0.dcache.LoadLockedReq_hits::switch_cpus0.data       575998                       # number of LoadLockedReq hits
system.cpu0.dcache.LoadLockedReq_hits::total       575998                       # number of LoadLockedReq hits
system.cpu0.dcache.StoreCondReq_hits::switch_cpus0.data       570474                       # number of StoreCondReq hits
system.cpu0.dcache.StoreCondReq_hits::total       570474                       # number of StoreCondReq hits
system.cpu0.dcache.demand_hits::switch_cpus0.data     75318139                       # number of demand (read+write) hits
system.cpu0.dcache.demand_hits::total        75318139                       # number of demand (read+write) hits
system.cpu0.dcache.overall_hits::switch_cpus0.data     75318139                       # number of overall hits
system.cpu0.dcache.overall_hits::total       75318139                       # number of overall hits
system.cpu0.dcache.ReadReq_misses::switch_cpus0.data       308526                       # number of ReadReq misses
system.cpu0.dcache.ReadReq_misses::total       308526                       # number of ReadReq misses
system.cpu0.dcache.WriteReq_misses::switch_cpus0.data        59968                       # number of WriteReq misses
system.cpu0.dcache.WriteReq_misses::total        59968                       # number of WriteReq misses
system.cpu0.dcache.LoadLockedReq_misses::switch_cpus0.data         7292                       # number of LoadLockedReq misses
system.cpu0.dcache.LoadLockedReq_misses::total         7292                       # number of LoadLockedReq misses
system.cpu0.dcache.StoreCondReq_misses::switch_cpus0.data        12404                       # number of StoreCondReq misses
system.cpu0.dcache.StoreCondReq_misses::total        12404                       # number of StoreCondReq misses
system.cpu0.dcache.demand_misses::switch_cpus0.data       368494                       # number of demand (read+write) misses
system.cpu0.dcache.demand_misses::total        368494                       # number of demand (read+write) misses
system.cpu0.dcache.overall_misses::switch_cpus0.data       368494                       # number of overall misses
system.cpu0.dcache.overall_misses::total       368494                       # number of overall misses
system.cpu0.dcache.ReadReq_accesses::switch_cpus0.data     62587130                       # number of ReadReq accesses(hits+misses)
system.cpu0.dcache.ReadReq_accesses::total     62587130                       # number of ReadReq accesses(hits+misses)
system.cpu0.dcache.WriteReq_accesses::switch_cpus0.data     13099503                       # number of WriteReq accesses(hits+misses)
system.cpu0.dcache.WriteReq_accesses::total     13099503                       # number of WriteReq accesses(hits+misses)
system.cpu0.dcache.LoadLockedReq_accesses::switch_cpus0.data       583290                       # number of LoadLockedReq accesses(hits+misses)
system.cpu0.dcache.LoadLockedReq_accesses::total       583290                       # number of LoadLockedReq accesses(hits+misses)
system.cpu0.dcache.StoreCondReq_accesses::switch_cpus0.data       582878                       # number of StoreCondReq accesses(hits+misses)
system.cpu0.dcache.StoreCondReq_accesses::total       582878                       # number of StoreCondReq accesses(hits+misses)
system.cpu0.dcache.demand_accesses::switch_cpus0.data     75686633                       # number of demand (read+write) accesses
system.cpu0.dcache.demand_accesses::total     75686633                       # number of demand (read+write) accesses
system.cpu0.dcache.overall_accesses::switch_cpus0.data     75686633                       # number of overall (read+write) accesses
system.cpu0.dcache.overall_accesses::total     75686633                       # number of overall (read+write) accesses
system.cpu0.dcache.ReadReq_miss_rate::switch_cpus0.data     0.004930                       # miss rate for ReadReq accesses
system.cpu0.dcache.ReadReq_miss_rate::total     0.004930                       # miss rate for ReadReq accesses
system.cpu0.dcache.WriteReq_miss_rate::switch_cpus0.data     0.004578                       # miss rate for WriteReq accesses
system.cpu0.dcache.WriteReq_miss_rate::total     0.004578                       # miss rate for WriteReq accesses
system.cpu0.dcache.LoadLockedReq_miss_rate::switch_cpus0.data     0.012502                       # miss rate for LoadLockedReq accesses
system.cpu0.dcache.LoadLockedReq_miss_rate::total     0.012502                       # miss rate for LoadLockedReq accesses
system.cpu0.dcache.StoreCondReq_miss_rate::switch_cpus0.data     0.021281                       # miss rate for StoreCondReq accesses
system.cpu0.dcache.StoreCondReq_miss_rate::total     0.021281                       # miss rate for StoreCondReq accesses
system.cpu0.dcache.demand_miss_rate::switch_cpus0.data     0.004869                       # miss rate for demand accesses
system.cpu0.dcache.demand_miss_rate::total     0.004869                       # miss rate for demand accesses
system.cpu0.dcache.overall_miss_rate::switch_cpus0.data     0.004869                       # miss rate for overall accesses
system.cpu0.dcache.overall_miss_rate::total     0.004869                       # miss rate for overall accesses
system.cpu0.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu0.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu0.dcache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu0.dcache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu0.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu0.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu0.dcache.fast_writes                      0                       # number of fast writes performed
system.cpu0.dcache.cache_copies                     0                       # number of cache copies performed
system.cpu0.dcache.writebacks::writebacks       137280                       # number of writebacks
system.cpu0.dcache.writebacks::total           137280                       # number of writebacks
system.cpu0.dcache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu0.icache.tags.replacements             9157                       # number of replacements
system.cpu0.icache.tags.tagsinuse                 512                       # Cycle average of tags in use
system.cpu0.icache.tags.total_refs          252504957                       # Total number of references to valid blocks.
system.cpu0.icache.tags.sampled_refs             9157                       # Sample count of references to valid blocks.
system.cpu0.icache.tags.avg_refs         27575.074479                       # Average number of references to valid blocks.
system.cpu0.icache.tags.warmup_cycle                0                       # Cycle when the warmup percentage was hit.
system.cpu0.icache.tags.occ_blocks::switch_cpus0.inst          512                       # Average occupied blocks per requestor
system.cpu0.icache.tags.occ_percent::switch_cpus0.inst            1                       # Average percentage of cache occupancy
system.cpu0.icache.tags.occ_percent::total            1                       # Average percentage of cache occupancy
system.cpu0.icache.tags.occ_task_id_blocks::1024          512                       # Occupied blocks per task id
system.cpu0.icache.tags.age_task_id_blocks_1024::1          219                       # Occupied blocks per task id
system.cpu0.icache.tags.age_task_id_blocks_1024::2           25                       # Occupied blocks per task id
system.cpu0.icache.tags.age_task_id_blocks_1024::3           25                       # Occupied blocks per task id
system.cpu0.icache.tags.age_task_id_blocks_1024::4          243                       # Occupied blocks per task id
system.cpu0.icache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu0.icache.tags.tag_accesses        561928341                       # Number of tag accesses
system.cpu0.icache.tags.data_accesses       561928341                       # Number of data accesses
system.cpu0.icache.ReadReq_hits::switch_cpus0.inst    280950435                       # number of ReadReq hits
system.cpu0.icache.ReadReq_hits::total      280950435                       # number of ReadReq hits
system.cpu0.icache.demand_hits::switch_cpus0.inst    280950435                       # number of demand (read+write) hits
system.cpu0.icache.demand_hits::total       280950435                       # number of demand (read+write) hits
system.cpu0.icache.overall_hits::switch_cpus0.inst    280950435                       # number of overall hits
system.cpu0.icache.overall_hits::total      280950435                       # number of overall hits
system.cpu0.icache.ReadReq_misses::switch_cpus0.inst         9157                       # number of ReadReq misses
system.cpu0.icache.ReadReq_misses::total         9157                       # number of ReadReq misses
system.cpu0.icache.demand_misses::switch_cpus0.inst         9157                       # number of demand (read+write) misses
system.cpu0.icache.demand_misses::total          9157                       # number of demand (read+write) misses
system.cpu0.icache.overall_misses::switch_cpus0.inst         9157                       # number of overall misses
system.cpu0.icache.overall_misses::total         9157                       # number of overall misses
system.cpu0.icache.ReadReq_accesses::switch_cpus0.inst    280959592                       # number of ReadReq accesses(hits+misses)
system.cpu0.icache.ReadReq_accesses::total    280959592                       # number of ReadReq accesses(hits+misses)
system.cpu0.icache.demand_accesses::switch_cpus0.inst    280959592                       # number of demand (read+write) accesses
system.cpu0.icache.demand_accesses::total    280959592                       # number of demand (read+write) accesses
system.cpu0.icache.overall_accesses::switch_cpus0.inst    280959592                       # number of overall (read+write) accesses
system.cpu0.icache.overall_accesses::total    280959592                       # number of overall (read+write) accesses
system.cpu0.icache.ReadReq_miss_rate::switch_cpus0.inst     0.000033                       # miss rate for ReadReq accesses
system.cpu0.icache.ReadReq_miss_rate::total     0.000033                       # miss rate for ReadReq accesses
system.cpu0.icache.demand_miss_rate::switch_cpus0.inst     0.000033                       # miss rate for demand accesses
system.cpu0.icache.demand_miss_rate::total     0.000033                       # miss rate for demand accesses
system.cpu0.icache.overall_miss_rate::switch_cpus0.inst     0.000033                       # miss rate for overall accesses
system.cpu0.icache.overall_miss_rate::total     0.000033                       # miss rate for overall accesses
system.cpu0.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu0.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu0.icache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu0.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu0.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu0.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu0.icache.fast_writes                      0                       # number of fast writes performed
system.cpu0.icache.cache_copies                     0                       # number of cache copies performed
system.cpu0.icache.writebacks::writebacks         9157                       # number of writebacks
system.cpu0.icache.writebacks::total             9157                       # number of writebacks
system.cpu0.icache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu1.dtb.fetch_hits                          0                       # ITB hits
system.cpu1.dtb.fetch_misses                        0                       # ITB misses
system.cpu1.dtb.fetch_acv                           0                       # ITB acv
system.cpu1.dtb.fetch_accesses                      0                       # ITB accesses
system.cpu1.dtb.read_hits                           0                       # DTB read hits
system.cpu1.dtb.read_misses                         0                       # DTB read misses
system.cpu1.dtb.read_acv                            0                       # DTB read access violations
system.cpu1.dtb.read_accesses                       0                       # DTB read accesses
system.cpu1.dtb.write_hits                          0                       # DTB write hits
system.cpu1.dtb.write_misses                        0                       # DTB write misses
system.cpu1.dtb.write_acv                           0                       # DTB write access violations
system.cpu1.dtb.write_accesses                      0                       # DTB write accesses
system.cpu1.dtb.data_hits                           0                       # DTB hits
system.cpu1.dtb.data_misses                         0                       # DTB misses
system.cpu1.dtb.data_acv                            0                       # DTB access violations
system.cpu1.dtb.data_accesses                       0                       # DTB accesses
system.cpu1.itb.fetch_hits                          0                       # ITB hits
system.cpu1.itb.fetch_misses                        0                       # ITB misses
system.cpu1.itb.fetch_acv                           0                       # ITB acv
system.cpu1.itb.fetch_accesses                      0                       # ITB accesses
system.cpu1.itb.read_hits                           0                       # DTB read hits
system.cpu1.itb.read_misses                         0                       # DTB read misses
system.cpu1.itb.read_acv                            0                       # DTB read access violations
system.cpu1.itb.read_accesses                       0                       # DTB read accesses
system.cpu1.itb.write_hits                          0                       # DTB write hits
system.cpu1.itb.write_misses                        0                       # DTB write misses
system.cpu1.itb.write_acv                           0                       # DTB write access violations
system.cpu1.itb.write_accesses                      0                       # DTB write accesses
system.cpu1.itb.data_hits                           0                       # DTB hits
system.cpu1.itb.data_misses                         0                       # DTB misses
system.cpu1.itb.data_acv                            0                       # DTB access violations
system.cpu1.itb.data_accesses                       0                       # DTB accesses
system.cpu1.numCycles                               0                       # number of cpu cycles simulated
system.cpu1.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu1.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu1.kern.inst.arm                           0                       # number of arm instructions executed
system.cpu1.kern.inst.quiesce                      33                       # number of quiesce instructions executed
system.cpu1.kern.inst.hwrei                    190257                       # number of hwrei instructions executed
system.cpu1.kern.ipl_count::0                     983     30.27%     30.27% # number of times we switched to this ipl
system.cpu1.kern.ipl_count::22                    156      4.80%     35.08% # number of times we switched to this ipl
system.cpu1.kern.ipl_count::30                     33      1.02%     36.09% # number of times we switched to this ipl
system.cpu1.kern.ipl_count::31                   2075     63.91%    100.00% # number of times we switched to this ipl
system.cpu1.kern.ipl_count::total                3247                       # number of times we switched to this ipl
system.cpu1.kern.ipl_good::0                      983     46.11%     46.11% # number of times we switched to this ipl from a different ipl
system.cpu1.kern.ipl_good::22                     156      7.32%     53.42% # number of times we switched to this ipl from a different ipl
system.cpu1.kern.ipl_good::30                      33      1.55%     54.97% # number of times we switched to this ipl from a different ipl
system.cpu1.kern.ipl_good::31                     960     45.03%    100.00% # number of times we switched to this ipl from a different ipl
system.cpu1.kern.ipl_good::total                 2132                       # number of times we switched to this ipl from a different ipl
system.cpu1.kern.ipl_ticks::0            152575700000     99.90%     99.90% # number of cycles we spent at this ipl
system.cpu1.kern.ipl_ticks::22                7644000      0.01%     99.91% # number of cycles we spent at this ipl
system.cpu1.kern.ipl_ticks::30                4713500      0.00%     99.91% # number of cycles we spent at this ipl
system.cpu1.kern.ipl_ticks::31              136199000      0.09%    100.00% # number of cycles we spent at this ipl
system.cpu1.kern.ipl_ticks::total        152724256500                       # number of cycles we spent at this ipl
system.cpu1.kern.ipl_used::0                        1                       # fraction of swpipl calls that actually changed the ipl
system.cpu1.kern.ipl_used::22                       1                       # fraction of swpipl calls that actually changed the ipl
system.cpu1.kern.ipl_used::30                       1                       # fraction of swpipl calls that actually changed the ipl
system.cpu1.kern.ipl_used::31                0.462651                       # fraction of swpipl calls that actually changed the ipl
system.cpu1.kern.ipl_used::total             0.656606                       # fraction of swpipl calls that actually changed the ipl
system.cpu1.kern.syscall::1                         1    100.00%    100.00% # number of syscalls executed
system.cpu1.kern.syscall::total                     1                       # number of syscalls executed
system.cpu1.kern.callpal::wripir                   24      0.01%      0.01% # number of callpals executed
system.cpu1.kern.callpal::swpctx                   22      0.01%      0.03% # number of callpals executed
system.cpu1.kern.callpal::tbi                       2      0.00%      0.03% # number of callpals executed
system.cpu1.kern.callpal::swpipl                 2738      1.51%      1.54% # number of callpals executed
system.cpu1.kern.callpal::rdps                    314      0.17%      1.71% # number of callpals executed
system.cpu1.kern.callpal::rti                     320      0.18%      1.89% # number of callpals executed
system.cpu1.kern.callpal::callsys                  26      0.01%      1.90% # number of callpals executed
system.cpu1.kern.callpal::rdunique             177902     98.10%    100.00% # number of callpals executed
system.cpu1.kern.callpal::total                181348                       # number of callpals executed
system.cpu1.kern.mode_switch::kernel              298                       # number of protection mode switches
system.cpu1.kern.mode_switch::user                282                       # number of protection mode switches
system.cpu1.kern.mode_switch::idle                 44                       # number of protection mode switches
system.cpu1.kern.mode_good::kernel                293                      
system.cpu1.kern.mode_good::user                  282                      
system.cpu1.kern.mode_good::idle                   11                      
system.cpu1.kern.mode_switch_good::kernel     0.983221                       # fraction of useful protection mode switches
system.cpu1.kern.mode_switch_good::user             1                       # fraction of useful protection mode switches
system.cpu1.kern.mode_switch_good::idle      0.250000                       # fraction of useful protection mode switches
system.cpu1.kern.mode_switch_good::total     0.939103                       # fraction of useful protection mode switches
system.cpu1.kern.mode_ticks::kernel         282664000      0.12%      0.12% # number of ticks spent at the given mode
system.cpu1.kern.mode_ticks::user        136184110000     60.13%     60.26% # number of ticks spent at the given mode
system.cpu1.kern.mode_ticks::idle         90001424000     39.74%    100.00% # number of ticks spent at the given mode
system.cpu1.kern.swap_context                      22                       # number of times the context was actually changed
system.cpu1.committedInsts                          0                       # Number of instructions committed
system.cpu1.committedOps                            0                       # Number of ops (including micro ops) committed
system.cpu1.num_int_alu_accesses                    0                       # Number of integer alu accesses
system.cpu1.num_fp_alu_accesses                     0                       # Number of float alu accesses
system.cpu1.num_func_calls                          0                       # number of times a function call or return occured
system.cpu1.num_conditional_control_insts            0                       # number of instructions that are conditional controls
system.cpu1.num_int_insts                           0                       # number of integer instructions
system.cpu1.num_fp_insts                            0                       # number of float instructions
system.cpu1.num_int_register_reads                  0                       # number of times the integer registers were read
system.cpu1.num_int_register_writes                 0                       # number of times the integer registers were written
system.cpu1.num_fp_register_reads                   0                       # number of times the floating registers were read
system.cpu1.num_fp_register_writes                  0                       # number of times the floating registers were written
system.cpu1.num_mem_refs                            0                       # number of memory refs
system.cpu1.num_load_insts                          0                       # Number of load instructions
system.cpu1.num_store_insts                         0                       # Number of store instructions
system.cpu1.num_idle_cycles                         0                       # Number of idle cycles
system.cpu1.num_busy_cycles                         0                       # Number of busy cycles
system.cpu1.not_idle_fraction                       0                       # Percentage of non-idle cycles
system.cpu1.idle_fraction                           1                       # Percentage of idle cycles
system.cpu1.op_class::No_OpClass                    0                       # Class of executed instruction
system.cpu1.op_class::IntAlu                        0                       # Class of executed instruction
system.cpu1.op_class::IntMult                       0                       # Class of executed instruction
system.cpu1.op_class::IntDiv                        0                       # Class of executed instruction
system.cpu1.op_class::FloatAdd                      0                       # Class of executed instruction
system.cpu1.op_class::FloatCmp                      0                       # Class of executed instruction
system.cpu1.op_class::FloatCvt                      0                       # Class of executed instruction
system.cpu1.op_class::FloatMult                     0                       # Class of executed instruction
system.cpu1.op_class::FloatDiv                      0                       # Class of executed instruction
system.cpu1.op_class::FloatSqrt                     0                       # Class of executed instruction
system.cpu1.op_class::SimdAdd                       0                       # Class of executed instruction
system.cpu1.op_class::SimdAddAcc                    0                       # Class of executed instruction
system.cpu1.op_class::SimdAlu                       0                       # Class of executed instruction
system.cpu1.op_class::SimdCmp                       0                       # Class of executed instruction
system.cpu1.op_class::SimdCvt                       0                       # Class of executed instruction
system.cpu1.op_class::SimdMisc                      0                       # Class of executed instruction
system.cpu1.op_class::SimdMult                      0                       # Class of executed instruction
system.cpu1.op_class::SimdMultAcc                   0                       # Class of executed instruction
system.cpu1.op_class::SimdShift                     0                       # Class of executed instruction
system.cpu1.op_class::SimdShiftAcc                  0                       # Class of executed instruction
system.cpu1.op_class::SimdSqrt                      0                       # Class of executed instruction
system.cpu1.op_class::SimdFloatAdd                  0                       # Class of executed instruction
system.cpu1.op_class::SimdFloatAlu                  0                       # Class of executed instruction
system.cpu1.op_class::SimdFloatCmp                  0                       # Class of executed instruction
system.cpu1.op_class::SimdFloatCvt                  0                       # Class of executed instruction
system.cpu1.op_class::SimdFloatDiv                  0                       # Class of executed instruction
system.cpu1.op_class::SimdFloatMisc                 0                       # Class of executed instruction
system.cpu1.op_class::SimdFloatMult                 0                       # Class of executed instruction
system.cpu1.op_class::SimdFloatMultAcc              0                       # Class of executed instruction
system.cpu1.op_class::SimdFloatSqrt                 0                       # Class of executed instruction
system.cpu1.op_class::MemRead                       0                       # Class of executed instruction
system.cpu1.op_class::MemWrite                      0                       # Class of executed instruction
system.cpu1.op_class::IprAccess                     0                       # Class of executed instruction
system.cpu1.op_class::InstPrefetch                  0                       # Class of executed instruction
system.cpu1.op_class::total                         0                       # Class of executed instruction
system.cpu1.dcache.tags.replacements           307890                       # number of replacements
system.cpu1.dcache.tags.tagsinuse          488.740755                       # Cycle average of tags in use
system.cpu1.dcache.tags.total_refs           72123142                       # Total number of references to valid blocks.
system.cpu1.dcache.tags.sampled_refs           307890                       # Sample count of references to valid blocks.
system.cpu1.dcache.tags.avg_refs           234.249706                       # Average number of references to valid blocks.
system.cpu1.dcache.tags.warmup_cycle                0                       # Cycle when the warmup percentage was hit.
system.cpu1.dcache.tags.occ_blocks::cpu1.data     0.002844                       # Average occupied blocks per requestor
system.cpu1.dcache.tags.occ_blocks::switch_cpus1.data   488.737911                       # Average occupied blocks per requestor
system.cpu1.dcache.tags.occ_percent::cpu1.data     0.000006                       # Average percentage of cache occupancy
system.cpu1.dcache.tags.occ_percent::switch_cpus1.data     0.954566                       # Average percentage of cache occupancy
system.cpu1.dcache.tags.occ_percent::total     0.954572                       # Average percentage of cache occupancy
system.cpu1.dcache.tags.occ_task_id_blocks::1024          477                       # Occupied blocks per task id
system.cpu1.dcache.tags.age_task_id_blocks_1024::1          477                       # Occupied blocks per task id
system.cpu1.dcache.tags.occ_task_id_percent::1024     0.931641                       # Percentage of cache occupancy per task id
system.cpu1.dcache.tags.tag_accesses        145157477                       # Number of tag accesses
system.cpu1.dcache.tags.data_accesses       145157477                       # Number of data accesses
system.cpu1.dcache.ReadReq_hits::switch_cpus1.data     60087148                       # number of ReadReq hits
system.cpu1.dcache.ReadReq_hits::total       60087148                       # number of ReadReq hits
system.cpu1.dcache.WriteReq_hits::switch_cpus1.data     11282742                       # number of WriteReq hits
system.cpu1.dcache.WriteReq_hits::total      11282742                       # number of WriteReq hits
system.cpu1.dcache.LoadLockedReq_hits::switch_cpus1.data       353826                       # number of LoadLockedReq hits
system.cpu1.dcache.LoadLockedReq_hits::total       353826                       # number of LoadLockedReq hits
system.cpu1.dcache.StoreCondReq_hits::switch_cpus1.data       355087                       # number of StoreCondReq hits
system.cpu1.dcache.StoreCondReq_hits::total       355087                       # number of StoreCondReq hits
system.cpu1.dcache.demand_hits::switch_cpus1.data     71369890                       # number of demand (read+write) hits
system.cpu1.dcache.demand_hits::total        71369890                       # number of demand (read+write) hits
system.cpu1.dcache.overall_hits::switch_cpus1.data     71369890                       # number of overall hits
system.cpu1.dcache.overall_hits::total       71369890                       # number of overall hits
system.cpu1.dcache.ReadReq_misses::switch_cpus1.data       279392                       # number of ReadReq misses
system.cpu1.dcache.ReadReq_misses::total       279392                       # number of ReadReq misses
system.cpu1.dcache.WriteReq_misses::switch_cpus1.data        51357                       # number of WriteReq misses
system.cpu1.dcache.WriteReq_misses::total        51357                       # number of WriteReq misses
system.cpu1.dcache.LoadLockedReq_misses::switch_cpus1.data         3335                       # number of LoadLockedReq misses
system.cpu1.dcache.LoadLockedReq_misses::total         3335                       # number of LoadLockedReq misses
system.cpu1.dcache.StoreCondReq_misses::switch_cpus1.data         1786                       # number of StoreCondReq misses
system.cpu1.dcache.StoreCondReq_misses::total         1786                       # number of StoreCondReq misses
system.cpu1.dcache.demand_misses::switch_cpus1.data       330749                       # number of demand (read+write) misses
system.cpu1.dcache.demand_misses::total        330749                       # number of demand (read+write) misses
system.cpu1.dcache.overall_misses::switch_cpus1.data       330749                       # number of overall misses
system.cpu1.dcache.overall_misses::total       330749                       # number of overall misses
system.cpu1.dcache.ReadReq_accesses::switch_cpus1.data     60366540                       # number of ReadReq accesses(hits+misses)
system.cpu1.dcache.ReadReq_accesses::total     60366540                       # number of ReadReq accesses(hits+misses)
system.cpu1.dcache.WriteReq_accesses::switch_cpus1.data     11334099                       # number of WriteReq accesses(hits+misses)
system.cpu1.dcache.WriteReq_accesses::total     11334099                       # number of WriteReq accesses(hits+misses)
system.cpu1.dcache.LoadLockedReq_accesses::switch_cpus1.data       357161                       # number of LoadLockedReq accesses(hits+misses)
system.cpu1.dcache.LoadLockedReq_accesses::total       357161                       # number of LoadLockedReq accesses(hits+misses)
system.cpu1.dcache.StoreCondReq_accesses::switch_cpus1.data       356873                       # number of StoreCondReq accesses(hits+misses)
system.cpu1.dcache.StoreCondReq_accesses::total       356873                       # number of StoreCondReq accesses(hits+misses)
system.cpu1.dcache.demand_accesses::switch_cpus1.data     71700639                       # number of demand (read+write) accesses
system.cpu1.dcache.demand_accesses::total     71700639                       # number of demand (read+write) accesses
system.cpu1.dcache.overall_accesses::switch_cpus1.data     71700639                       # number of overall (read+write) accesses
system.cpu1.dcache.overall_accesses::total     71700639                       # number of overall (read+write) accesses
system.cpu1.dcache.ReadReq_miss_rate::switch_cpus1.data     0.004628                       # miss rate for ReadReq accesses
system.cpu1.dcache.ReadReq_miss_rate::total     0.004628                       # miss rate for ReadReq accesses
system.cpu1.dcache.WriteReq_miss_rate::switch_cpus1.data     0.004531                       # miss rate for WriteReq accesses
system.cpu1.dcache.WriteReq_miss_rate::total     0.004531                       # miss rate for WriteReq accesses
system.cpu1.dcache.LoadLockedReq_miss_rate::switch_cpus1.data     0.009338                       # miss rate for LoadLockedReq accesses
system.cpu1.dcache.LoadLockedReq_miss_rate::total     0.009338                       # miss rate for LoadLockedReq accesses
system.cpu1.dcache.StoreCondReq_miss_rate::switch_cpus1.data     0.005005                       # miss rate for StoreCondReq accesses
system.cpu1.dcache.StoreCondReq_miss_rate::total     0.005005                       # miss rate for StoreCondReq accesses
system.cpu1.dcache.demand_miss_rate::switch_cpus1.data     0.004613                       # miss rate for demand accesses
system.cpu1.dcache.demand_miss_rate::total     0.004613                       # miss rate for demand accesses
system.cpu1.dcache.overall_miss_rate::switch_cpus1.data     0.004613                       # miss rate for overall accesses
system.cpu1.dcache.overall_miss_rate::total     0.004613                       # miss rate for overall accesses
system.cpu1.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu1.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu1.dcache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu1.dcache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu1.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu1.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu1.dcache.fast_writes                      0                       # number of fast writes performed
system.cpu1.dcache.cache_copies                     0                       # number of cache copies performed
system.cpu1.dcache.writebacks::writebacks       116940                       # number of writebacks
system.cpu1.dcache.writebacks::total           116940                       # number of writebacks
system.cpu1.dcache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu1.icache.tags.replacements             7960                       # number of replacements
system.cpu1.icache.tags.tagsinuse                 512                       # Cycle average of tags in use
system.cpu1.icache.tags.total_refs          259925611                       # Total number of references to valid blocks.
system.cpu1.icache.tags.sampled_refs             7960                       # Sample count of references to valid blocks.
system.cpu1.icache.tags.avg_refs         32653.971231                       # Average number of references to valid blocks.
system.cpu1.icache.tags.warmup_cycle                0                       # Cycle when the warmup percentage was hit.
system.cpu1.icache.tags.occ_blocks::cpu1.inst    13.746221                       # Average occupied blocks per requestor
system.cpu1.icache.tags.occ_blocks::switch_cpus1.inst   498.253779                       # Average occupied blocks per requestor
system.cpu1.icache.tags.occ_percent::cpu1.inst     0.026848                       # Average percentage of cache occupancy
system.cpu1.icache.tags.occ_percent::switch_cpus1.inst     0.973152                       # Average percentage of cache occupancy
system.cpu1.icache.tags.occ_percent::total            1                       # Average percentage of cache occupancy
system.cpu1.icache.tags.occ_task_id_blocks::1024          512                       # Occupied blocks per task id
system.cpu1.icache.tags.age_task_id_blocks_1024::1          227                       # Occupied blocks per task id
system.cpu1.icache.tags.age_task_id_blocks_1024::2           37                       # Occupied blocks per task id
system.cpu1.icache.tags.age_task_id_blocks_1024::3           16                       # Occupied blocks per task id
system.cpu1.icache.tags.age_task_id_blocks_1024::4          232                       # Occupied blocks per task id
system.cpu1.icache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu1.icache.tags.tag_accesses        545937182                       # Number of tag accesses
system.cpu1.icache.tags.data_accesses       545937182                       # Number of data accesses
system.cpu1.icache.ReadReq_hits::switch_cpus1.inst    272956651                       # number of ReadReq hits
system.cpu1.icache.ReadReq_hits::total      272956651                       # number of ReadReq hits
system.cpu1.icache.demand_hits::switch_cpus1.inst    272956651                       # number of demand (read+write) hits
system.cpu1.icache.demand_hits::total       272956651                       # number of demand (read+write) hits
system.cpu1.icache.overall_hits::switch_cpus1.inst    272956651                       # number of overall hits
system.cpu1.icache.overall_hits::total      272956651                       # number of overall hits
system.cpu1.icache.ReadReq_misses::switch_cpus1.inst         7960                       # number of ReadReq misses
system.cpu1.icache.ReadReq_misses::total         7960                       # number of ReadReq misses
system.cpu1.icache.demand_misses::switch_cpus1.inst         7960                       # number of demand (read+write) misses
system.cpu1.icache.demand_misses::total          7960                       # number of demand (read+write) misses
system.cpu1.icache.overall_misses::switch_cpus1.inst         7960                       # number of overall misses
system.cpu1.icache.overall_misses::total         7960                       # number of overall misses
system.cpu1.icache.ReadReq_accesses::switch_cpus1.inst    272964611                       # number of ReadReq accesses(hits+misses)
system.cpu1.icache.ReadReq_accesses::total    272964611                       # number of ReadReq accesses(hits+misses)
system.cpu1.icache.demand_accesses::switch_cpus1.inst    272964611                       # number of demand (read+write) accesses
system.cpu1.icache.demand_accesses::total    272964611                       # number of demand (read+write) accesses
system.cpu1.icache.overall_accesses::switch_cpus1.inst    272964611                       # number of overall (read+write) accesses
system.cpu1.icache.overall_accesses::total    272964611                       # number of overall (read+write) accesses
system.cpu1.icache.ReadReq_miss_rate::switch_cpus1.inst     0.000029                       # miss rate for ReadReq accesses
system.cpu1.icache.ReadReq_miss_rate::total     0.000029                       # miss rate for ReadReq accesses
system.cpu1.icache.demand_miss_rate::switch_cpus1.inst     0.000029                       # miss rate for demand accesses
system.cpu1.icache.demand_miss_rate::total     0.000029                       # miss rate for demand accesses
system.cpu1.icache.overall_miss_rate::switch_cpus1.inst     0.000029                       # miss rate for overall accesses
system.cpu1.icache.overall_miss_rate::total     0.000029                       # miss rate for overall accesses
system.cpu1.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu1.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu1.icache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu1.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu1.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu1.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu1.icache.fast_writes                      0                       # number of fast writes performed
system.cpu1.icache.cache_copies                     0                       # number of cache copies performed
system.cpu1.icache.writebacks::writebacks         7960                       # number of writebacks
system.cpu1.icache.writebacks::total             7960                       # number of writebacks
system.cpu1.icache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu2.dtb.fetch_hits                          0                       # ITB hits
system.cpu2.dtb.fetch_misses                        0                       # ITB misses
system.cpu2.dtb.fetch_acv                           0                       # ITB acv
system.cpu2.dtb.fetch_accesses                      0                       # ITB accesses
system.cpu2.dtb.read_hits                           0                       # DTB read hits
system.cpu2.dtb.read_misses                         0                       # DTB read misses
system.cpu2.dtb.read_acv                            0                       # DTB read access violations
system.cpu2.dtb.read_accesses                       0                       # DTB read accesses
system.cpu2.dtb.write_hits                          0                       # DTB write hits
system.cpu2.dtb.write_misses                        0                       # DTB write misses
system.cpu2.dtb.write_acv                           0                       # DTB write access violations
system.cpu2.dtb.write_accesses                      0                       # DTB write accesses
system.cpu2.dtb.data_hits                           0                       # DTB hits
system.cpu2.dtb.data_misses                         0                       # DTB misses
system.cpu2.dtb.data_acv                            0                       # DTB access violations
system.cpu2.dtb.data_accesses                       0                       # DTB accesses
system.cpu2.itb.fetch_hits                          0                       # ITB hits
system.cpu2.itb.fetch_misses                        0                       # ITB misses
system.cpu2.itb.fetch_acv                           0                       # ITB acv
system.cpu2.itb.fetch_accesses                      0                       # ITB accesses
system.cpu2.itb.read_hits                           0                       # DTB read hits
system.cpu2.itb.read_misses                         0                       # DTB read misses
system.cpu2.itb.read_acv                            0                       # DTB read access violations
system.cpu2.itb.read_accesses                       0                       # DTB read accesses
system.cpu2.itb.write_hits                          0                       # DTB write hits
system.cpu2.itb.write_misses                        0                       # DTB write misses
system.cpu2.itb.write_acv                           0                       # DTB write access violations
system.cpu2.itb.write_accesses                      0                       # DTB write accesses
system.cpu2.itb.data_hits                           0                       # DTB hits
system.cpu2.itb.data_misses                         0                       # DTB misses
system.cpu2.itb.data_acv                            0                       # DTB access violations
system.cpu2.itb.data_accesses                       0                       # DTB accesses
system.cpu2.numCycles                               0                       # number of cpu cycles simulated
system.cpu2.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu2.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu2.kern.inst.arm                           0                       # number of arm instructions executed
system.cpu2.kern.inst.quiesce                      25                       # number of quiesce instructions executed
system.cpu2.kern.inst.hwrei                    213835                       # number of hwrei instructions executed
system.cpu2.kern.ipl_count::0                    1191     32.42%     32.42% # number of times we switched to this ipl
system.cpu2.kern.ipl_count::22                    156      4.25%     36.66% # number of times we switched to this ipl
system.cpu2.kern.ipl_count::30                     28      0.76%     37.43% # number of times we switched to this ipl
system.cpu2.kern.ipl_count::31                   2299     62.57%    100.00% # number of times we switched to this ipl
system.cpu2.kern.ipl_count::total                3674                       # number of times we switched to this ipl
system.cpu2.kern.ipl_good::0                     1191     46.72%     46.72% # number of times we switched to this ipl from a different ipl
system.cpu2.kern.ipl_good::22                     156      6.12%     52.84% # number of times we switched to this ipl from a different ipl
system.cpu2.kern.ipl_good::30                      28      1.10%     53.94% # number of times we switched to this ipl from a different ipl
system.cpu2.kern.ipl_good::31                    1174     46.06%    100.00% # number of times we switched to this ipl from a different ipl
system.cpu2.kern.ipl_good::total                 2549                       # number of times we switched to this ipl from a different ipl
system.cpu2.kern.ipl_ticks::0            151682657500     99.88%     99.88% # number of cycles we spent at this ipl
system.cpu2.kern.ipl_ticks::22                7644000      0.01%     99.89% # number of cycles we spent at this ipl
system.cpu2.kern.ipl_ticks::30                3762000      0.00%     99.89% # number of cycles we spent at this ipl
system.cpu2.kern.ipl_ticks::31              164264000      0.11%    100.00% # number of cycles we spent at this ipl
system.cpu2.kern.ipl_ticks::total        151858327500                       # number of cycles we spent at this ipl
system.cpu2.kern.ipl_used::0                        1                       # fraction of swpipl calls that actually changed the ipl
system.cpu2.kern.ipl_used::22                       1                       # fraction of swpipl calls that actually changed the ipl
system.cpu2.kern.ipl_used::30                       1                       # fraction of swpipl calls that actually changed the ipl
system.cpu2.kern.ipl_used::31                0.510657                       # fraction of swpipl calls that actually changed the ipl
system.cpu2.kern.ipl_used::total             0.693794                       # fraction of swpipl calls that actually changed the ipl
system.cpu2.kern.syscall::1                         1      5.00%      5.00% # number of syscalls executed
system.cpu2.kern.syscall::71                        8     40.00%     45.00% # number of syscalls executed
system.cpu2.kern.syscall::73                        3     15.00%     60.00% # number of syscalls executed
system.cpu2.kern.syscall::74                        8     40.00%    100.00% # number of syscalls executed
system.cpu2.kern.syscall::total                    20                       # number of syscalls executed
system.cpu2.kern.callpal::wripir                   89      0.04%      0.04% # number of callpals executed
system.cpu2.kern.callpal::swpctx                   41      0.02%      0.06% # number of callpals executed
system.cpu2.kern.callpal::tbi                       3      0.00%      0.07% # number of callpals executed
system.cpu2.kern.callpal::swpipl                 3101      1.52%      1.58% # number of callpals executed
system.cpu2.kern.callpal::rdps                    322      0.16%      1.74% # number of callpals executed
system.cpu2.kern.callpal::rti                     389      0.19%      1.93% # number of callpals executed
system.cpu2.kern.callpal::callsys                  96      0.05%      1.98% # number of callpals executed
system.cpu2.kern.callpal::rdunique             200447     98.02%    100.00% # number of callpals executed
system.cpu2.kern.callpal::total                204488                       # number of callpals executed
system.cpu2.kern.mode_switch::kernel              430                       # number of protection mode switches
system.cpu2.kern.mode_switch::user                360                       # number of protection mode switches
system.cpu2.kern.mode_switch::idle                  0                       # number of protection mode switches
system.cpu2.kern.mode_good::kernel                360                      
system.cpu2.kern.mode_good::user                  360                      
system.cpu2.kern.mode_good::idle                    0                      
system.cpu2.kern.mode_switch_good::kernel     0.837209                       # fraction of useful protection mode switches
system.cpu2.kern.mode_switch_good::user             1                       # fraction of useful protection mode switches
system.cpu2.kern.mode_switch_good::idle           nan                       # fraction of useful protection mode switches
system.cpu2.kern.mode_switch_good::total     0.911392                       # fraction of useful protection mode switches
system.cpu2.kern.mode_ticks::kernel       12627144000      8.32%      8.32% # number of ticks spent at the given mode
system.cpu2.kern.mode_ticks::user        139231183500     91.68%    100.00% # number of ticks spent at the given mode
system.cpu2.kern.mode_ticks::idle                   0      0.00%    100.00% # number of ticks spent at the given mode
system.cpu2.kern.swap_context                      41                       # number of times the context was actually changed
system.cpu2.committedInsts                          0                       # Number of instructions committed
system.cpu2.committedOps                            0                       # Number of ops (including micro ops) committed
system.cpu2.num_int_alu_accesses                    0                       # Number of integer alu accesses
system.cpu2.num_fp_alu_accesses                     0                       # Number of float alu accesses
system.cpu2.num_func_calls                          0                       # number of times a function call or return occured
system.cpu2.num_conditional_control_insts            0                       # number of instructions that are conditional controls
system.cpu2.num_int_insts                           0                       # number of integer instructions
system.cpu2.num_fp_insts                            0                       # number of float instructions
system.cpu2.num_int_register_reads                  0                       # number of times the integer registers were read
system.cpu2.num_int_register_writes                 0                       # number of times the integer registers were written
system.cpu2.num_fp_register_reads                   0                       # number of times the floating registers were read
system.cpu2.num_fp_register_writes                  0                       # number of times the floating registers were written
system.cpu2.num_mem_refs                            0                       # number of memory refs
system.cpu2.num_load_insts                          0                       # Number of load instructions
system.cpu2.num_store_insts                         0                       # Number of store instructions
system.cpu2.num_idle_cycles                         0                       # Number of idle cycles
system.cpu2.num_busy_cycles                         0                       # Number of busy cycles
system.cpu2.not_idle_fraction                       0                       # Percentage of non-idle cycles
system.cpu2.idle_fraction                           1                       # Percentage of idle cycles
system.cpu2.op_class::No_OpClass                    0                       # Class of executed instruction
system.cpu2.op_class::IntAlu                        0                       # Class of executed instruction
system.cpu2.op_class::IntMult                       0                       # Class of executed instruction
system.cpu2.op_class::IntDiv                        0                       # Class of executed instruction
system.cpu2.op_class::FloatAdd                      0                       # Class of executed instruction
system.cpu2.op_class::FloatCmp                      0                       # Class of executed instruction
system.cpu2.op_class::FloatCvt                      0                       # Class of executed instruction
system.cpu2.op_class::FloatMult                     0                       # Class of executed instruction
system.cpu2.op_class::FloatDiv                      0                       # Class of executed instruction
system.cpu2.op_class::FloatSqrt                     0                       # Class of executed instruction
system.cpu2.op_class::SimdAdd                       0                       # Class of executed instruction
system.cpu2.op_class::SimdAddAcc                    0                       # Class of executed instruction
system.cpu2.op_class::SimdAlu                       0                       # Class of executed instruction
system.cpu2.op_class::SimdCmp                       0                       # Class of executed instruction
system.cpu2.op_class::SimdCvt                       0                       # Class of executed instruction
system.cpu2.op_class::SimdMisc                      0                       # Class of executed instruction
system.cpu2.op_class::SimdMult                      0                       # Class of executed instruction
system.cpu2.op_class::SimdMultAcc                   0                       # Class of executed instruction
system.cpu2.op_class::SimdShift                     0                       # Class of executed instruction
system.cpu2.op_class::SimdShiftAcc                  0                       # Class of executed instruction
system.cpu2.op_class::SimdSqrt                      0                       # Class of executed instruction
system.cpu2.op_class::SimdFloatAdd                  0                       # Class of executed instruction
system.cpu2.op_class::SimdFloatAlu                  0                       # Class of executed instruction
system.cpu2.op_class::SimdFloatCmp                  0                       # Class of executed instruction
system.cpu2.op_class::SimdFloatCvt                  0                       # Class of executed instruction
system.cpu2.op_class::SimdFloatDiv                  0                       # Class of executed instruction
system.cpu2.op_class::SimdFloatMisc                 0                       # Class of executed instruction
system.cpu2.op_class::SimdFloatMult                 0                       # Class of executed instruction
system.cpu2.op_class::SimdFloatMultAcc              0                       # Class of executed instruction
system.cpu2.op_class::SimdFloatSqrt                 0                       # Class of executed instruction
system.cpu2.op_class::MemRead                       0                       # Class of executed instruction
system.cpu2.op_class::MemWrite                      0                       # Class of executed instruction
system.cpu2.op_class::IprAccess                     0                       # Class of executed instruction
system.cpu2.op_class::InstPrefetch                  0                       # Class of executed instruction
system.cpu2.op_class::total                         0                       # Class of executed instruction
system.cpu2.dcache.tags.replacements           305545                       # number of replacements
system.cpu2.dcache.tags.tagsinuse          486.514610                       # Cycle average of tags in use
system.cpu2.dcache.tags.total_refs           76713909                       # Total number of references to valid blocks.
system.cpu2.dcache.tags.sampled_refs           305545                       # Sample count of references to valid blocks.
system.cpu2.dcache.tags.avg_refs           251.072376                       # Average number of references to valid blocks.
system.cpu2.dcache.tags.warmup_cycle                0                       # Cycle when the warmup percentage was hit.
system.cpu2.dcache.tags.occ_blocks::switch_cpus2.data   486.514610                       # Average occupied blocks per requestor
system.cpu2.dcache.tags.occ_percent::switch_cpus2.data     0.950224                       # Average percentage of cache occupancy
system.cpu2.dcache.tags.occ_percent::total     0.950224                       # Average percentage of cache occupancy
system.cpu2.dcache.tags.occ_task_id_blocks::1024          512                       # Occupied blocks per task id
system.cpu2.dcache.tags.age_task_id_blocks_1024::0          241                       # Occupied blocks per task id
system.cpu2.dcache.tags.age_task_id_blocks_1024::1          271                       # Occupied blocks per task id
system.cpu2.dcache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu2.dcache.tags.tag_accesses        149882659                       # Number of tag accesses
system.cpu2.dcache.tags.data_accesses       149882659                       # Number of data accesses
system.cpu2.dcache.ReadReq_hits::switch_cpus2.data     61914363                       # number of ReadReq hits
system.cpu2.dcache.ReadReq_hits::total       61914363                       # number of ReadReq hits
system.cpu2.dcache.WriteReq_hits::switch_cpus2.data     11719543                       # number of WriteReq hits
system.cpu2.dcache.WriteReq_hits::total      11719543                       # number of WriteReq hits
system.cpu2.dcache.LoadLockedReq_hits::switch_cpus2.data       398300                       # number of LoadLockedReq hits
system.cpu2.dcache.LoadLockedReq_hits::total       398300                       # number of LoadLockedReq hits
system.cpu2.dcache.StoreCondReq_hits::switch_cpus2.data       397589                       # number of StoreCondReq hits
system.cpu2.dcache.StoreCondReq_hits::total       397589                       # number of StoreCondReq hits
system.cpu2.dcache.demand_hits::switch_cpus2.data     73633906                       # number of demand (read+write) hits
system.cpu2.dcache.demand_hits::total        73633906                       # number of demand (read+write) hits
system.cpu2.dcache.overall_hits::switch_cpus2.data     73633906                       # number of overall hits
system.cpu2.dcache.overall_hits::total       73633906                       # number of overall hits
system.cpu2.dcache.ReadReq_misses::switch_cpus2.data       279984                       # number of ReadReq misses
system.cpu2.dcache.ReadReq_misses::total       279984                       # number of ReadReq misses
system.cpu2.dcache.WriteReq_misses::switch_cpus2.data        56228                       # number of WriteReq misses
system.cpu2.dcache.WriteReq_misses::total        56228                       # number of WriteReq misses
system.cpu2.dcache.LoadLockedReq_misses::switch_cpus2.data         4606                       # number of LoadLockedReq misses
system.cpu2.dcache.LoadLockedReq_misses::total         4606                       # number of LoadLockedReq misses
system.cpu2.dcache.StoreCondReq_misses::switch_cpus2.data         4923                       # number of StoreCondReq misses
system.cpu2.dcache.StoreCondReq_misses::total         4923                       # number of StoreCondReq misses
system.cpu2.dcache.demand_misses::switch_cpus2.data       336212                       # number of demand (read+write) misses
system.cpu2.dcache.demand_misses::total        336212                       # number of demand (read+write) misses
system.cpu2.dcache.overall_misses::switch_cpus2.data       336212                       # number of overall misses
system.cpu2.dcache.overall_misses::total       336212                       # number of overall misses
system.cpu2.dcache.ReadReq_accesses::switch_cpus2.data     62194347                       # number of ReadReq accesses(hits+misses)
system.cpu2.dcache.ReadReq_accesses::total     62194347                       # number of ReadReq accesses(hits+misses)
system.cpu2.dcache.WriteReq_accesses::switch_cpus2.data     11775771                       # number of WriteReq accesses(hits+misses)
system.cpu2.dcache.WriteReq_accesses::total     11775771                       # number of WriteReq accesses(hits+misses)
system.cpu2.dcache.LoadLockedReq_accesses::switch_cpus2.data       402906                       # number of LoadLockedReq accesses(hits+misses)
system.cpu2.dcache.LoadLockedReq_accesses::total       402906                       # number of LoadLockedReq accesses(hits+misses)
system.cpu2.dcache.StoreCondReq_accesses::switch_cpus2.data       402512                       # number of StoreCondReq accesses(hits+misses)
system.cpu2.dcache.StoreCondReq_accesses::total       402512                       # number of StoreCondReq accesses(hits+misses)
system.cpu2.dcache.demand_accesses::switch_cpus2.data     73970118                       # number of demand (read+write) accesses
system.cpu2.dcache.demand_accesses::total     73970118                       # number of demand (read+write) accesses
system.cpu2.dcache.overall_accesses::switch_cpus2.data     73970118                       # number of overall (read+write) accesses
system.cpu2.dcache.overall_accesses::total     73970118                       # number of overall (read+write) accesses
system.cpu2.dcache.ReadReq_miss_rate::switch_cpus2.data     0.004502                       # miss rate for ReadReq accesses
system.cpu2.dcache.ReadReq_miss_rate::total     0.004502                       # miss rate for ReadReq accesses
system.cpu2.dcache.WriteReq_miss_rate::switch_cpus2.data     0.004775                       # miss rate for WriteReq accesses
system.cpu2.dcache.WriteReq_miss_rate::total     0.004775                       # miss rate for WriteReq accesses
system.cpu2.dcache.LoadLockedReq_miss_rate::switch_cpus2.data     0.011432                       # miss rate for LoadLockedReq accesses
system.cpu2.dcache.LoadLockedReq_miss_rate::total     0.011432                       # miss rate for LoadLockedReq accesses
system.cpu2.dcache.StoreCondReq_miss_rate::switch_cpus2.data     0.012231                       # miss rate for StoreCondReq accesses
system.cpu2.dcache.StoreCondReq_miss_rate::total     0.012231                       # miss rate for StoreCondReq accesses
system.cpu2.dcache.demand_miss_rate::switch_cpus2.data     0.004545                       # miss rate for demand accesses
system.cpu2.dcache.demand_miss_rate::total     0.004545                       # miss rate for demand accesses
system.cpu2.dcache.overall_miss_rate::switch_cpus2.data     0.004545                       # miss rate for overall accesses
system.cpu2.dcache.overall_miss_rate::total     0.004545                       # miss rate for overall accesses
system.cpu2.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu2.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu2.dcache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu2.dcache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu2.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu2.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu2.dcache.fast_writes                      0                       # number of fast writes performed
system.cpu2.dcache.cache_copies                     0                       # number of cache copies performed
system.cpu2.dcache.writebacks::writebacks       122917                       # number of writebacks
system.cpu2.dcache.writebacks::total           122917                       # number of writebacks
system.cpu2.dcache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu2.icache.tags.replacements            13174                       # number of replacements
system.cpu2.icache.tags.tagsinuse                 512                       # Cycle average of tags in use
system.cpu2.icache.tags.total_refs          271685888                       # Total number of references to valid blocks.
system.cpu2.icache.tags.sampled_refs            13174                       # Sample count of references to valid blocks.
system.cpu2.icache.tags.avg_refs         20622.885077                       # Average number of references to valid blocks.
system.cpu2.icache.tags.warmup_cycle                0                       # Cycle when the warmup percentage was hit.
system.cpu2.icache.tags.occ_blocks::switch_cpus2.inst          512                       # Average occupied blocks per requestor
system.cpu2.icache.tags.occ_percent::switch_cpus2.inst            1                       # Average percentage of cache occupancy
system.cpu2.icache.tags.occ_percent::total            1                       # Average percentage of cache occupancy
system.cpu2.icache.tags.occ_task_id_blocks::1024          512                       # Occupied blocks per task id
system.cpu2.icache.tags.age_task_id_blocks_1024::0           32                       # Occupied blocks per task id
system.cpu2.icache.tags.age_task_id_blocks_1024::1          310                       # Occupied blocks per task id
system.cpu2.icache.tags.age_task_id_blocks_1024::2           26                       # Occupied blocks per task id
system.cpu2.icache.tags.age_task_id_blocks_1024::3           14                       # Occupied blocks per task id
system.cpu2.icache.tags.age_task_id_blocks_1024::4          130                       # Occupied blocks per task id
system.cpu2.icache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu2.icache.tags.tag_accesses        558541098                       # Number of tag accesses
system.cpu2.icache.tags.data_accesses       558541098                       # Number of data accesses
system.cpu2.icache.ReadReq_hits::switch_cpus2.inst    279250788                       # number of ReadReq hits
system.cpu2.icache.ReadReq_hits::total      279250788                       # number of ReadReq hits
system.cpu2.icache.demand_hits::switch_cpus2.inst    279250788                       # number of demand (read+write) hits
system.cpu2.icache.demand_hits::total       279250788                       # number of demand (read+write) hits
system.cpu2.icache.overall_hits::switch_cpus2.inst    279250788                       # number of overall hits
system.cpu2.icache.overall_hits::total      279250788                       # number of overall hits
system.cpu2.icache.ReadReq_misses::switch_cpus2.inst        13174                       # number of ReadReq misses
system.cpu2.icache.ReadReq_misses::total        13174                       # number of ReadReq misses
system.cpu2.icache.demand_misses::switch_cpus2.inst        13174                       # number of demand (read+write) misses
system.cpu2.icache.demand_misses::total         13174                       # number of demand (read+write) misses
system.cpu2.icache.overall_misses::switch_cpus2.inst        13174                       # number of overall misses
system.cpu2.icache.overall_misses::total        13174                       # number of overall misses
system.cpu2.icache.ReadReq_accesses::switch_cpus2.inst    279263962                       # number of ReadReq accesses(hits+misses)
system.cpu2.icache.ReadReq_accesses::total    279263962                       # number of ReadReq accesses(hits+misses)
system.cpu2.icache.demand_accesses::switch_cpus2.inst    279263962                       # number of demand (read+write) accesses
system.cpu2.icache.demand_accesses::total    279263962                       # number of demand (read+write) accesses
system.cpu2.icache.overall_accesses::switch_cpus2.inst    279263962                       # number of overall (read+write) accesses
system.cpu2.icache.overall_accesses::total    279263962                       # number of overall (read+write) accesses
system.cpu2.icache.ReadReq_miss_rate::switch_cpus2.inst     0.000047                       # miss rate for ReadReq accesses
system.cpu2.icache.ReadReq_miss_rate::total     0.000047                       # miss rate for ReadReq accesses
system.cpu2.icache.demand_miss_rate::switch_cpus2.inst     0.000047                       # miss rate for demand accesses
system.cpu2.icache.demand_miss_rate::total     0.000047                       # miss rate for demand accesses
system.cpu2.icache.overall_miss_rate::switch_cpus2.inst     0.000047                       # miss rate for overall accesses
system.cpu2.icache.overall_miss_rate::total     0.000047                       # miss rate for overall accesses
system.cpu2.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu2.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu2.icache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu2.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu2.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu2.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu2.icache.fast_writes                      0                       # number of fast writes performed
system.cpu2.icache.cache_copies                     0                       # number of cache copies performed
system.cpu2.icache.writebacks::writebacks        13174                       # number of writebacks
system.cpu2.icache.writebacks::total            13174                       # number of writebacks
system.cpu2.icache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu3.dtb.fetch_hits                          0                       # ITB hits
system.cpu3.dtb.fetch_misses                        0                       # ITB misses
system.cpu3.dtb.fetch_acv                           0                       # ITB acv
system.cpu3.dtb.fetch_accesses                      0                       # ITB accesses
system.cpu3.dtb.read_hits                           0                       # DTB read hits
system.cpu3.dtb.read_misses                         0                       # DTB read misses
system.cpu3.dtb.read_acv                            0                       # DTB read access violations
system.cpu3.dtb.read_accesses                       0                       # DTB read accesses
system.cpu3.dtb.write_hits                          0                       # DTB write hits
system.cpu3.dtb.write_misses                        0                       # DTB write misses
system.cpu3.dtb.write_acv                           0                       # DTB write access violations
system.cpu3.dtb.write_accesses                      0                       # DTB write accesses
system.cpu3.dtb.data_hits                           0                       # DTB hits
system.cpu3.dtb.data_misses                         0                       # DTB misses
system.cpu3.dtb.data_acv                            0                       # DTB access violations
system.cpu3.dtb.data_accesses                       0                       # DTB accesses
system.cpu3.itb.fetch_hits                          0                       # ITB hits
system.cpu3.itb.fetch_misses                        0                       # ITB misses
system.cpu3.itb.fetch_acv                           0                       # ITB acv
system.cpu3.itb.fetch_accesses                      0                       # ITB accesses
system.cpu3.itb.read_hits                           0                       # DTB read hits
system.cpu3.itb.read_misses                         0                       # DTB read misses
system.cpu3.itb.read_acv                            0                       # DTB read access violations
system.cpu3.itb.read_accesses                       0                       # DTB read accesses
system.cpu3.itb.write_hits                          0                       # DTB write hits
system.cpu3.itb.write_misses                        0                       # DTB write misses
system.cpu3.itb.write_acv                           0                       # DTB write access violations
system.cpu3.itb.write_accesses                      0                       # DTB write accesses
system.cpu3.itb.data_hits                           0                       # DTB hits
system.cpu3.itb.data_misses                         0                       # DTB misses
system.cpu3.itb.data_acv                            0                       # DTB access violations
system.cpu3.itb.data_accesses                       0                       # DTB accesses
system.cpu3.numCycles                               0                       # number of cpu cycles simulated
system.cpu3.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu3.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu3.kern.inst.arm                           0                       # number of arm instructions executed
system.cpu3.kern.inst.quiesce                       8                       # number of quiesce instructions executed
system.cpu3.kern.inst.hwrei                    175186                       # number of hwrei instructions executed
system.cpu3.kern.ipl_count::0                     889     28.98%     28.98% # number of times we switched to this ipl
system.cpu3.kern.ipl_count::22                    156      5.08%     34.06% # number of times we switched to this ipl
system.cpu3.kern.ipl_count::30                     29      0.95%     35.01% # number of times we switched to this ipl
system.cpu3.kern.ipl_count::31                   1994     64.99%    100.00% # number of times we switched to this ipl
system.cpu3.kern.ipl_count::total                3068                       # number of times we switched to this ipl
system.cpu3.kern.ipl_good::0                      889     45.47%     45.47% # number of times we switched to this ipl from a different ipl
system.cpu3.kern.ipl_good::22                     156      7.98%     53.45% # number of times we switched to this ipl from a different ipl
system.cpu3.kern.ipl_good::30                      29      1.48%     54.94% # number of times we switched to this ipl from a different ipl
system.cpu3.kern.ipl_good::31                     881     45.06%    100.00% # number of times we switched to this ipl from a different ipl
system.cpu3.kern.ipl_good::total                 1955                       # number of times we switched to this ipl from a different ipl
system.cpu3.kern.ipl_ticks::0            152596835500     99.91%     99.91% # number of cycles we spent at this ipl
system.cpu3.kern.ipl_ticks::22                7644000      0.01%     99.92% # number of cycles we spent at this ipl
system.cpu3.kern.ipl_ticks::30                4443500      0.00%     99.92% # number of cycles we spent at this ipl
system.cpu3.kern.ipl_ticks::31              118250500      0.08%    100.00% # number of cycles we spent at this ipl
system.cpu3.kern.ipl_ticks::total        152727173500                       # number of cycles we spent at this ipl
system.cpu3.kern.ipl_used::0                        1                       # fraction of swpipl calls that actually changed the ipl
system.cpu3.kern.ipl_used::22                       1                       # fraction of swpipl calls that actually changed the ipl
system.cpu3.kern.ipl_used::30                       1                       # fraction of swpipl calls that actually changed the ipl
system.cpu3.kern.ipl_used::31                0.441825                       # fraction of swpipl calls that actually changed the ipl
system.cpu3.kern.ipl_used::total             0.637223                       # fraction of swpipl calls that actually changed the ipl
system.cpu3.kern.syscall::1                         1    100.00%    100.00% # number of syscalls executed
system.cpu3.kern.syscall::total                     1                       # number of syscalls executed
system.cpu3.kern.callpal::wripir                   23      0.01%      0.01% # number of callpals executed
system.cpu3.kern.callpal::swpctx                   22      0.01%      0.03% # number of callpals executed
system.cpu3.kern.callpal::tbi                      16      0.01%      0.04% # number of callpals executed
system.cpu3.kern.callpal::swpipl                 2607      1.57%      1.60% # number of callpals executed
system.cpu3.kern.callpal::rdps                    315      0.19%      1.79% # number of callpals executed
system.cpu3.kern.callpal::rti                     277      0.17%      1.96% # number of callpals executed
system.cpu3.kern.callpal::callsys                  12      0.01%      1.97% # number of callpals executed
system.cpu3.kern.callpal::rdunique             163010     98.03%    100.00% # number of callpals executed
system.cpu3.kern.callpal::total                166282                       # number of callpals executed
system.cpu3.kern.mode_switch::kernel              299                       # number of protection mode switches
system.cpu3.kern.mode_switch::user                267                       # number of protection mode switches
system.cpu3.kern.mode_switch::idle                  0                       # number of protection mode switches
system.cpu3.kern.mode_good::kernel                267                      
system.cpu3.kern.mode_good::user                  267                      
system.cpu3.kern.mode_good::idle                    0                      
system.cpu3.kern.mode_switch_good::kernel     0.892977                       # fraction of useful protection mode switches
system.cpu3.kern.mode_switch_good::user             1                       # fraction of useful protection mode switches
system.cpu3.kern.mode_switch_good::idle           nan                       # fraction of useful protection mode switches
system.cpu3.kern.mode_switch_good::total     0.943463                       # fraction of useful protection mode switches
system.cpu3.kern.mode_ticks::kernel       76123580500     33.45%     33.45% # number of ticks spent at the given mode
system.cpu3.kern.mode_ticks::user        151474615500     66.55%    100.00% # number of ticks spent at the given mode
system.cpu3.kern.mode_ticks::idle                   0      0.00%    100.00% # number of ticks spent at the given mode
system.cpu3.kern.swap_context                      22                       # number of times the context was actually changed
system.cpu3.committedInsts                          0                       # Number of instructions committed
system.cpu3.committedOps                            0                       # Number of ops (including micro ops) committed
system.cpu3.num_int_alu_accesses                    0                       # Number of integer alu accesses
system.cpu3.num_fp_alu_accesses                     0                       # Number of float alu accesses
system.cpu3.num_func_calls                          0                       # number of times a function call or return occured
system.cpu3.num_conditional_control_insts            0                       # number of instructions that are conditional controls
system.cpu3.num_int_insts                           0                       # number of integer instructions
system.cpu3.num_fp_insts                            0                       # number of float instructions
system.cpu3.num_int_register_reads                  0                       # number of times the integer registers were read
system.cpu3.num_int_register_writes                 0                       # number of times the integer registers were written
system.cpu3.num_fp_register_reads                   0                       # number of times the floating registers were read
system.cpu3.num_fp_register_writes                  0                       # number of times the floating registers were written
system.cpu3.num_mem_refs                            0                       # number of memory refs
system.cpu3.num_load_insts                          0                       # Number of load instructions
system.cpu3.num_store_insts                         0                       # Number of store instructions
system.cpu3.num_idle_cycles                         0                       # Number of idle cycles
system.cpu3.num_busy_cycles                         0                       # Number of busy cycles
system.cpu3.not_idle_fraction                       0                       # Percentage of non-idle cycles
system.cpu3.idle_fraction                           1                       # Percentage of idle cycles
system.cpu3.op_class::No_OpClass                    0                       # Class of executed instruction
system.cpu3.op_class::IntAlu                        0                       # Class of executed instruction
system.cpu3.op_class::IntMult                       0                       # Class of executed instruction
system.cpu3.op_class::IntDiv                        0                       # Class of executed instruction
system.cpu3.op_class::FloatAdd                      0                       # Class of executed instruction
system.cpu3.op_class::FloatCmp                      0                       # Class of executed instruction
system.cpu3.op_class::FloatCvt                      0                       # Class of executed instruction
system.cpu3.op_class::FloatMult                     0                       # Class of executed instruction
system.cpu3.op_class::FloatDiv                      0                       # Class of executed instruction
system.cpu3.op_class::FloatSqrt                     0                       # Class of executed instruction
system.cpu3.op_class::SimdAdd                       0                       # Class of executed instruction
system.cpu3.op_class::SimdAddAcc                    0                       # Class of executed instruction
system.cpu3.op_class::SimdAlu                       0                       # Class of executed instruction
system.cpu3.op_class::SimdCmp                       0                       # Class of executed instruction
system.cpu3.op_class::SimdCvt                       0                       # Class of executed instruction
system.cpu3.op_class::SimdMisc                      0                       # Class of executed instruction
system.cpu3.op_class::SimdMult                      0                       # Class of executed instruction
system.cpu3.op_class::SimdMultAcc                   0                       # Class of executed instruction
system.cpu3.op_class::SimdShift                     0                       # Class of executed instruction
system.cpu3.op_class::SimdShiftAcc                  0                       # Class of executed instruction
system.cpu3.op_class::SimdSqrt                      0                       # Class of executed instruction
system.cpu3.op_class::SimdFloatAdd                  0                       # Class of executed instruction
system.cpu3.op_class::SimdFloatAlu                  0                       # Class of executed instruction
system.cpu3.op_class::SimdFloatCmp                  0                       # Class of executed instruction
system.cpu3.op_class::SimdFloatCvt                  0                       # Class of executed instruction
system.cpu3.op_class::SimdFloatDiv                  0                       # Class of executed instruction
system.cpu3.op_class::SimdFloatMisc                 0                       # Class of executed instruction
system.cpu3.op_class::SimdFloatMult                 0                       # Class of executed instruction
system.cpu3.op_class::SimdFloatMultAcc              0                       # Class of executed instruction
system.cpu3.op_class::SimdFloatSqrt                 0                       # Class of executed instruction
system.cpu3.op_class::MemRead                       0                       # Class of executed instruction
system.cpu3.op_class::MemWrite                      0                       # Class of executed instruction
system.cpu3.op_class::IprAccess                     0                       # Class of executed instruction
system.cpu3.op_class::InstPrefetch                  0                       # Class of executed instruction
system.cpu3.op_class::total                         0                       # Class of executed instruction
system.cpu3.dcache.tags.replacements           333528                       # number of replacements
system.cpu3.dcache.tags.tagsinuse          508.274325                       # Cycle average of tags in use
system.cpu3.dcache.tags.total_refs           79187474                       # Total number of references to valid blocks.
system.cpu3.dcache.tags.sampled_refs           333528                       # Sample count of references to valid blocks.
system.cpu3.dcache.tags.avg_refs           237.423767                       # Average number of references to valid blocks.
system.cpu3.dcache.tags.warmup_cycle                0                       # Cycle when the warmup percentage was hit.
system.cpu3.dcache.tags.occ_blocks::cpu3.data     0.021520                       # Average occupied blocks per requestor
system.cpu3.dcache.tags.occ_blocks::switch_cpus3.data   508.252806                       # Average occupied blocks per requestor
system.cpu3.dcache.tags.occ_percent::cpu3.data     0.000042                       # Average percentage of cache occupancy
system.cpu3.dcache.tags.occ_percent::switch_cpus3.data     0.992681                       # Average percentage of cache occupancy
system.cpu3.dcache.tags.occ_percent::total     0.992723                       # Average percentage of cache occupancy
system.cpu3.dcache.tags.occ_task_id_blocks::1024          491                       # Occupied blocks per task id
system.cpu3.dcache.tags.age_task_id_blocks_1024::1          491                       # Occupied blocks per task id
system.cpu3.dcache.tags.occ_task_id_percent::1024     0.958984                       # Percentage of cache occupancy per task id
system.cpu3.dcache.tags.tag_accesses        159313261                       # Number of tag accesses
system.cpu3.dcache.tags.data_accesses       159313261                       # Number of data accesses
system.cpu3.dcache.ReadReq_hits::switch_cpus3.data     66467516                       # number of ReadReq hits
system.cpu3.dcache.ReadReq_hits::total       66467516                       # number of ReadReq hits
system.cpu3.dcache.WriteReq_hits::switch_cpus3.data     12015157                       # number of WriteReq hits
system.cpu3.dcache.WriteReq_hits::total      12015157                       # number of WriteReq hits
system.cpu3.dcache.LoadLockedReq_hits::switch_cpus3.data       324380                       # number of LoadLockedReq hits
system.cpu3.dcache.LoadLockedReq_hits::total       324380                       # number of LoadLockedReq hits
system.cpu3.dcache.StoreCondReq_hits::switch_cpus3.data       324377                       # number of StoreCondReq hits
system.cpu3.dcache.StoreCondReq_hits::total       324377                       # number of StoreCondReq hits
system.cpu3.dcache.demand_hits::switch_cpus3.data     78482673                       # number of demand (read+write) hits
system.cpu3.dcache.demand_hits::total        78482673                       # number of demand (read+write) hits
system.cpu3.dcache.overall_hits::switch_cpus3.data     78482673                       # number of overall hits
system.cpu3.dcache.overall_hits::total       78482673                       # number of overall hits
system.cpu3.dcache.ReadReq_misses::switch_cpus3.data       295112                       # number of ReadReq misses
system.cpu3.dcache.ReadReq_misses::total       295112                       # number of ReadReq misses
system.cpu3.dcache.WriteReq_misses::switch_cpus3.data        52873                       # number of WriteReq misses
system.cpu3.dcache.WriteReq_misses::total        52873                       # number of WriteReq misses
system.cpu3.dcache.LoadLockedReq_misses::switch_cpus3.data         2578                       # number of LoadLockedReq misses
system.cpu3.dcache.LoadLockedReq_misses::total         2578                       # number of LoadLockedReq misses
system.cpu3.dcache.StoreCondReq_misses::switch_cpus3.data         2148                       # number of StoreCondReq misses
system.cpu3.dcache.StoreCondReq_misses::total         2148                       # number of StoreCondReq misses
system.cpu3.dcache.demand_misses::switch_cpus3.data       347985                       # number of demand (read+write) misses
system.cpu3.dcache.demand_misses::total        347985                       # number of demand (read+write) misses
system.cpu3.dcache.overall_misses::switch_cpus3.data       347985                       # number of overall misses
system.cpu3.dcache.overall_misses::total       347985                       # number of overall misses
system.cpu3.dcache.ReadReq_accesses::switch_cpus3.data     66762628                       # number of ReadReq accesses(hits+misses)
system.cpu3.dcache.ReadReq_accesses::total     66762628                       # number of ReadReq accesses(hits+misses)
system.cpu3.dcache.WriteReq_accesses::switch_cpus3.data     12068030                       # number of WriteReq accesses(hits+misses)
system.cpu3.dcache.WriteReq_accesses::total     12068030                       # number of WriteReq accesses(hits+misses)
system.cpu3.dcache.LoadLockedReq_accesses::switch_cpus3.data       326958                       # number of LoadLockedReq accesses(hits+misses)
system.cpu3.dcache.LoadLockedReq_accesses::total       326958                       # number of LoadLockedReq accesses(hits+misses)
system.cpu3.dcache.StoreCondReq_accesses::switch_cpus3.data       326525                       # number of StoreCondReq accesses(hits+misses)
system.cpu3.dcache.StoreCondReq_accesses::total       326525                       # number of StoreCondReq accesses(hits+misses)
system.cpu3.dcache.demand_accesses::switch_cpus3.data     78830658                       # number of demand (read+write) accesses
system.cpu3.dcache.demand_accesses::total     78830658                       # number of demand (read+write) accesses
system.cpu3.dcache.overall_accesses::switch_cpus3.data     78830658                       # number of overall (read+write) accesses
system.cpu3.dcache.overall_accesses::total     78830658                       # number of overall (read+write) accesses
system.cpu3.dcache.ReadReq_miss_rate::switch_cpus3.data     0.004420                       # miss rate for ReadReq accesses
system.cpu3.dcache.ReadReq_miss_rate::total     0.004420                       # miss rate for ReadReq accesses
system.cpu3.dcache.WriteReq_miss_rate::switch_cpus3.data     0.004381                       # miss rate for WriteReq accesses
system.cpu3.dcache.WriteReq_miss_rate::total     0.004381                       # miss rate for WriteReq accesses
system.cpu3.dcache.LoadLockedReq_miss_rate::switch_cpus3.data     0.007885                       # miss rate for LoadLockedReq accesses
system.cpu3.dcache.LoadLockedReq_miss_rate::total     0.007885                       # miss rate for LoadLockedReq accesses
system.cpu3.dcache.StoreCondReq_miss_rate::switch_cpus3.data     0.006578                       # miss rate for StoreCondReq accesses
system.cpu3.dcache.StoreCondReq_miss_rate::total     0.006578                       # miss rate for StoreCondReq accesses
system.cpu3.dcache.demand_miss_rate::switch_cpus3.data     0.004414                       # miss rate for demand accesses
system.cpu3.dcache.demand_miss_rate::total     0.004414                       # miss rate for demand accesses
system.cpu3.dcache.overall_miss_rate::switch_cpus3.data     0.004414                       # miss rate for overall accesses
system.cpu3.dcache.overall_miss_rate::total     0.004414                       # miss rate for overall accesses
system.cpu3.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu3.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu3.dcache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu3.dcache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu3.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu3.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu3.dcache.fast_writes                      0                       # number of fast writes performed
system.cpu3.dcache.cache_copies                     0                       # number of cache copies performed
system.cpu3.dcache.writebacks::writebacks       131328                       # number of writebacks
system.cpu3.dcache.writebacks::total           131328                       # number of writebacks
system.cpu3.dcache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu3.icache.tags.replacements             6509                       # number of replacements
system.cpu3.icache.tags.tagsinuse                 512                       # Cycle average of tags in use
system.cpu3.icache.tags.total_refs          283327541                       # Total number of references to valid blocks.
system.cpu3.icache.tags.sampled_refs             6509                       # Sample count of references to valid blocks.
system.cpu3.icache.tags.avg_refs         43528.582117                       # Average number of references to valid blocks.
system.cpu3.icache.tags.warmup_cycle                0                       # Cycle when the warmup percentage was hit.
system.cpu3.icache.tags.occ_blocks::cpu3.inst     8.626506                       # Average occupied blocks per requestor
system.cpu3.icache.tags.occ_blocks::switch_cpus3.inst   503.373494                       # Average occupied blocks per requestor
system.cpu3.icache.tags.occ_percent::cpu3.inst     0.016849                       # Average percentage of cache occupancy
system.cpu3.icache.tags.occ_percent::switch_cpus3.inst     0.983151                       # Average percentage of cache occupancy
system.cpu3.icache.tags.occ_percent::total            1                       # Average percentage of cache occupancy
system.cpu3.icache.tags.occ_task_id_blocks::1024          512                       # Occupied blocks per task id
system.cpu3.icache.tags.age_task_id_blocks_1024::1          259                       # Occupied blocks per task id
system.cpu3.icache.tags.age_task_id_blocks_1024::2           51                       # Occupied blocks per task id
system.cpu3.icache.tags.age_task_id_blocks_1024::4          202                       # Occupied blocks per task id
system.cpu3.icache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu3.icache.tags.tag_accesses        606881411                       # Number of tag accesses
system.cpu3.icache.tags.data_accesses       606881411                       # Number of data accesses
system.cpu3.icache.ReadReq_hits::switch_cpus3.inst    303430942                       # number of ReadReq hits
system.cpu3.icache.ReadReq_hits::total      303430942                       # number of ReadReq hits
system.cpu3.icache.demand_hits::switch_cpus3.inst    303430942                       # number of demand (read+write) hits
system.cpu3.icache.demand_hits::total       303430942                       # number of demand (read+write) hits
system.cpu3.icache.overall_hits::switch_cpus3.inst    303430942                       # number of overall hits
system.cpu3.icache.overall_hits::total      303430942                       # number of overall hits
system.cpu3.icache.ReadReq_misses::switch_cpus3.inst         6509                       # number of ReadReq misses
system.cpu3.icache.ReadReq_misses::total         6509                       # number of ReadReq misses
system.cpu3.icache.demand_misses::switch_cpus3.inst         6509                       # number of demand (read+write) misses
system.cpu3.icache.demand_misses::total          6509                       # number of demand (read+write) misses
system.cpu3.icache.overall_misses::switch_cpus3.inst         6509                       # number of overall misses
system.cpu3.icache.overall_misses::total         6509                       # number of overall misses
system.cpu3.icache.ReadReq_accesses::switch_cpus3.inst    303437451                       # number of ReadReq accesses(hits+misses)
system.cpu3.icache.ReadReq_accesses::total    303437451                       # number of ReadReq accesses(hits+misses)
system.cpu3.icache.demand_accesses::switch_cpus3.inst    303437451                       # number of demand (read+write) accesses
system.cpu3.icache.demand_accesses::total    303437451                       # number of demand (read+write) accesses
system.cpu3.icache.overall_accesses::switch_cpus3.inst    303437451                       # number of overall (read+write) accesses
system.cpu3.icache.overall_accesses::total    303437451                       # number of overall (read+write) accesses
system.cpu3.icache.ReadReq_miss_rate::switch_cpus3.inst     0.000021                       # miss rate for ReadReq accesses
system.cpu3.icache.ReadReq_miss_rate::total     0.000021                       # miss rate for ReadReq accesses
system.cpu3.icache.demand_miss_rate::switch_cpus3.inst     0.000021                       # miss rate for demand accesses
system.cpu3.icache.demand_miss_rate::total     0.000021                       # miss rate for demand accesses
system.cpu3.icache.overall_miss_rate::switch_cpus3.inst     0.000021                       # miss rate for overall accesses
system.cpu3.icache.overall_miss_rate::total     0.000021                       # miss rate for overall accesses
system.cpu3.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu3.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu3.icache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu3.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu3.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu3.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu3.icache.fast_writes                      0                       # number of fast writes performed
system.cpu3.icache.cache_copies                     0                       # number of cache copies performed
system.cpu3.icache.writebacks::writebacks         6509                       # number of writebacks
system.cpu3.icache.writebacks::total             6509                       # number of writebacks
system.cpu3.icache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu4.dtb.fetch_hits                          0                       # ITB hits
system.cpu4.dtb.fetch_misses                        0                       # ITB misses
system.cpu4.dtb.fetch_acv                           0                       # ITB acv
system.cpu4.dtb.fetch_accesses                      0                       # ITB accesses
system.cpu4.dtb.read_hits                           0                       # DTB read hits
system.cpu4.dtb.read_misses                         0                       # DTB read misses
system.cpu4.dtb.read_acv                            0                       # DTB read access violations
system.cpu4.dtb.read_accesses                       0                       # DTB read accesses
system.cpu4.dtb.write_hits                          0                       # DTB write hits
system.cpu4.dtb.write_misses                        0                       # DTB write misses
system.cpu4.dtb.write_acv                           0                       # DTB write access violations
system.cpu4.dtb.write_accesses                      0                       # DTB write accesses
system.cpu4.dtb.data_hits                           0                       # DTB hits
system.cpu4.dtb.data_misses                         0                       # DTB misses
system.cpu4.dtb.data_acv                            0                       # DTB access violations
system.cpu4.dtb.data_accesses                       0                       # DTB accesses
system.cpu4.itb.fetch_hits                          0                       # ITB hits
system.cpu4.itb.fetch_misses                        0                       # ITB misses
system.cpu4.itb.fetch_acv                           0                       # ITB acv
system.cpu4.itb.fetch_accesses                      0                       # ITB accesses
system.cpu4.itb.read_hits                           0                       # DTB read hits
system.cpu4.itb.read_misses                         0                       # DTB read misses
system.cpu4.itb.read_acv                            0                       # DTB read access violations
system.cpu4.itb.read_accesses                       0                       # DTB read accesses
system.cpu4.itb.write_hits                          0                       # DTB write hits
system.cpu4.itb.write_misses                        0                       # DTB write misses
system.cpu4.itb.write_acv                           0                       # DTB write access violations
system.cpu4.itb.write_accesses                      0                       # DTB write accesses
system.cpu4.itb.data_hits                           0                       # DTB hits
system.cpu4.itb.data_misses                         0                       # DTB misses
system.cpu4.itb.data_acv                            0                       # DTB access violations
system.cpu4.itb.data_accesses                       0                       # DTB accesses
system.cpu4.numCycles                               0                       # number of cpu cycles simulated
system.cpu4.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu4.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu4.kern.inst.arm                           0                       # number of arm instructions executed
system.cpu4.kern.inst.quiesce                       4                       # number of quiesce instructions executed
system.cpu4.kern.inst.hwrei                    193208                       # number of hwrei instructions executed
system.cpu4.kern.ipl_count::0                     900     28.87%     28.87% # number of times we switched to this ipl
system.cpu4.kern.ipl_count::22                    156      5.00%     33.88% # number of times we switched to this ipl
system.cpu4.kern.ipl_count::30                     24      0.77%     34.65% # number of times we switched to this ipl
system.cpu4.kern.ipl_count::31                   2037     65.35%    100.00% # number of times we switched to this ipl
system.cpu4.kern.ipl_count::total                3117                       # number of times we switched to this ipl
system.cpu4.kern.ipl_good::0                      900     45.62%     45.62% # number of times we switched to this ipl from a different ipl
system.cpu4.kern.ipl_good::22                     156      7.91%     53.52% # number of times we switched to this ipl from a different ipl
system.cpu4.kern.ipl_good::30                      24      1.22%     54.74% # number of times we switched to this ipl from a different ipl
system.cpu4.kern.ipl_good::31                     893     45.26%    100.00% # number of times we switched to this ipl from a different ipl
system.cpu4.kern.ipl_good::total                 1973                       # number of times we switched to this ipl from a different ipl
system.cpu4.kern.ipl_ticks::0            152597608000     99.92%     99.92% # number of cycles we spent at this ipl
system.cpu4.kern.ipl_ticks::22                7644000      0.01%     99.92% # number of cycles we spent at this ipl
system.cpu4.kern.ipl_ticks::30                3869000      0.00%     99.92% # number of cycles we spent at this ipl
system.cpu4.kern.ipl_ticks::31              116478500      0.08%    100.00% # number of cycles we spent at this ipl
system.cpu4.kern.ipl_ticks::total        152725599500                       # number of cycles we spent at this ipl
system.cpu4.kern.ipl_used::0                        1                       # fraction of swpipl calls that actually changed the ipl
system.cpu4.kern.ipl_used::22                       1                       # fraction of swpipl calls that actually changed the ipl
system.cpu4.kern.ipl_used::30                       1                       # fraction of swpipl calls that actually changed the ipl
system.cpu4.kern.ipl_used::31                0.438390                       # fraction of swpipl calls that actually changed the ipl
system.cpu4.kern.ipl_used::total             0.632980                       # fraction of swpipl calls that actually changed the ipl
system.cpu4.kern.syscall::1                         1    100.00%    100.00% # number of syscalls executed
system.cpu4.kern.syscall::total                     1                       # number of syscalls executed
system.cpu4.kern.callpal::wripir                   38      0.02%      0.02% # number of callpals executed
system.cpu4.kern.callpal::swpctx                    9      0.00%      0.03% # number of callpals executed
system.cpu4.kern.callpal::tbi                      16      0.01%      0.03% # number of callpals executed
system.cpu4.kern.callpal::swpipl                 2658      1.45%      1.48% # number of callpals executed
system.cpu4.kern.callpal::rdps                    315      0.17%      1.65% # number of callpals executed
system.cpu4.kern.callpal::rti                     280      0.15%      1.80% # number of callpals executed
system.cpu4.kern.callpal::callsys                  18      0.01%      1.81% # number of callpals executed
system.cpu4.kern.callpal::rdunique             180518     98.19%    100.00% # number of callpals executed
system.cpu4.kern.callpal::total                183852                       # number of callpals executed
system.cpu4.kern.mode_switch::kernel              289                       # number of protection mode switches
system.cpu4.kern.mode_switch::user                272                       # number of protection mode switches
system.cpu4.kern.mode_switch::idle                  0                       # number of protection mode switches
system.cpu4.kern.mode_good::kernel                272                      
system.cpu4.kern.mode_good::user                  272                      
system.cpu4.kern.mode_good::idle                    0                      
system.cpu4.kern.mode_switch_good::kernel     0.941176                       # fraction of useful protection mode switches
system.cpu4.kern.mode_switch_good::user             1                       # fraction of useful protection mode switches
system.cpu4.kern.mode_switch_good::idle           nan                       # fraction of useful protection mode switches
system.cpu4.kern.mode_switch_good::total     0.969697                       # fraction of useful protection mode switches
system.cpu4.kern.mode_ticks::kernel       75718725500     33.31%     33.31% # number of ticks spent at the given mode
system.cpu4.kern.mode_ticks::user        151566111500     66.69%    100.00% # number of ticks spent at the given mode
system.cpu4.kern.mode_ticks::idle                   0      0.00%    100.00% # number of ticks spent at the given mode
system.cpu4.kern.swap_context                       9                       # number of times the context was actually changed
system.cpu4.committedInsts                          0                       # Number of instructions committed
system.cpu4.committedOps                            0                       # Number of ops (including micro ops) committed
system.cpu4.num_int_alu_accesses                    0                       # Number of integer alu accesses
system.cpu4.num_fp_alu_accesses                     0                       # Number of float alu accesses
system.cpu4.num_func_calls                          0                       # number of times a function call or return occured
system.cpu4.num_conditional_control_insts            0                       # number of instructions that are conditional controls
system.cpu4.num_int_insts                           0                       # number of integer instructions
system.cpu4.num_fp_insts                            0                       # number of float instructions
system.cpu4.num_int_register_reads                  0                       # number of times the integer registers were read
system.cpu4.num_int_register_writes                 0                       # number of times the integer registers were written
system.cpu4.num_fp_register_reads                   0                       # number of times the floating registers were read
system.cpu4.num_fp_register_writes                  0                       # number of times the floating registers were written
system.cpu4.num_mem_refs                            0                       # number of memory refs
system.cpu4.num_load_insts                          0                       # Number of load instructions
system.cpu4.num_store_insts                         0                       # Number of store instructions
system.cpu4.num_idle_cycles                         0                       # Number of idle cycles
system.cpu4.num_busy_cycles                         0                       # Number of busy cycles
system.cpu4.not_idle_fraction                       1                       # Percentage of non-idle cycles
system.cpu4.idle_fraction                           0                       # Percentage of idle cycles
system.cpu4.op_class::No_OpClass                    0                       # Class of executed instruction
system.cpu4.op_class::IntAlu                        0                       # Class of executed instruction
system.cpu4.op_class::IntMult                       0                       # Class of executed instruction
system.cpu4.op_class::IntDiv                        0                       # Class of executed instruction
system.cpu4.op_class::FloatAdd                      0                       # Class of executed instruction
system.cpu4.op_class::FloatCmp                      0                       # Class of executed instruction
system.cpu4.op_class::FloatCvt                      0                       # Class of executed instruction
system.cpu4.op_class::FloatMult                     0                       # Class of executed instruction
system.cpu4.op_class::FloatDiv                      0                       # Class of executed instruction
system.cpu4.op_class::FloatSqrt                     0                       # Class of executed instruction
system.cpu4.op_class::SimdAdd                       0                       # Class of executed instruction
system.cpu4.op_class::SimdAddAcc                    0                       # Class of executed instruction
system.cpu4.op_class::SimdAlu                       0                       # Class of executed instruction
system.cpu4.op_class::SimdCmp                       0                       # Class of executed instruction
system.cpu4.op_class::SimdCvt                       0                       # Class of executed instruction
system.cpu4.op_class::SimdMisc                      0                       # Class of executed instruction
system.cpu4.op_class::SimdMult                      0                       # Class of executed instruction
system.cpu4.op_class::SimdMultAcc                   0                       # Class of executed instruction
system.cpu4.op_class::SimdShift                     0                       # Class of executed instruction
system.cpu4.op_class::SimdShiftAcc                  0                       # Class of executed instruction
system.cpu4.op_class::SimdSqrt                      0                       # Class of executed instruction
system.cpu4.op_class::SimdFloatAdd                  0                       # Class of executed instruction
system.cpu4.op_class::SimdFloatAlu                  0                       # Class of executed instruction
system.cpu4.op_class::SimdFloatCmp                  0                       # Class of executed instruction
system.cpu4.op_class::SimdFloatCvt                  0                       # Class of executed instruction
system.cpu4.op_class::SimdFloatDiv                  0                       # Class of executed instruction
system.cpu4.op_class::SimdFloatMisc                 0                       # Class of executed instruction
system.cpu4.op_class::SimdFloatMult                 0                       # Class of executed instruction
system.cpu4.op_class::SimdFloatMultAcc              0                       # Class of executed instruction
system.cpu4.op_class::SimdFloatSqrt                 0                       # Class of executed instruction
system.cpu4.op_class::MemRead                       0                       # Class of executed instruction
system.cpu4.op_class::MemWrite                      0                       # Class of executed instruction
system.cpu4.op_class::IprAccess                     0                       # Class of executed instruction
system.cpu4.op_class::InstPrefetch                  0                       # Class of executed instruction
system.cpu4.op_class::total                         0                       # Class of executed instruction
system.cpu4.dcache.tags.replacements           351367                       # number of replacements
system.cpu4.dcache.tags.tagsinuse          510.515317                       # Cycle average of tags in use
system.cpu4.dcache.tags.total_refs           79457380                       # Total number of references to valid blocks.
system.cpu4.dcache.tags.sampled_refs           351367                       # Sample count of references to valid blocks.
system.cpu4.dcache.tags.avg_refs           226.137856                       # Average number of references to valid blocks.
system.cpu4.dcache.tags.warmup_cycle                0                       # Cycle when the warmup percentage was hit.
system.cpu4.dcache.tags.occ_blocks::switch_cpus4.data   510.515317                       # Average occupied blocks per requestor
system.cpu4.dcache.tags.occ_percent::switch_cpus4.data     0.997100                       # Average percentage of cache occupancy
system.cpu4.dcache.tags.occ_percent::total     0.997100                       # Average percentage of cache occupancy
system.cpu4.dcache.tags.occ_task_id_blocks::1024          473                       # Occupied blocks per task id
system.cpu4.dcache.tags.age_task_id_blocks_1024::1          473                       # Occupied blocks per task id
system.cpu4.dcache.tags.occ_task_id_percent::1024     0.923828                       # Percentage of cache occupancy per task id
system.cpu4.dcache.tags.tag_accesses        159913585                       # Number of tag accesses
system.cpu4.dcache.tags.data_accesses       159913585                       # Number of data accesses
system.cpu4.dcache.ReadReq_hits::switch_cpus4.data     66759412                       # number of ReadReq hits
system.cpu4.dcache.ReadReq_hits::total       66759412                       # number of ReadReq hits
system.cpu4.dcache.WriteReq_hits::switch_cpus4.data     11934106                       # number of WriteReq hits
system.cpu4.dcache.WriteReq_hits::total      11934106                       # number of WriteReq hits
system.cpu4.dcache.LoadLockedReq_hits::switch_cpus4.data       358300                       # number of LoadLockedReq hits
system.cpu4.dcache.LoadLockedReq_hits::total       358300                       # number of LoadLockedReq hits
system.cpu4.dcache.StoreCondReq_hits::switch_cpus4.data       360277                       # number of StoreCondReq hits
system.cpu4.dcache.StoreCondReq_hits::total       360277                       # number of StoreCondReq hits
system.cpu4.dcache.demand_hits::switch_cpus4.data     78693518                       # number of demand (read+write) hits
system.cpu4.dcache.demand_hits::total        78693518                       # number of demand (read+write) hits
system.cpu4.dcache.overall_hits::switch_cpus4.data     78693518                       # number of overall hits
system.cpu4.dcache.overall_hits::total       78693518                       # number of overall hits
system.cpu4.dcache.ReadReq_misses::switch_cpus4.data       308676                       # number of ReadReq misses
system.cpu4.dcache.ReadReq_misses::total       308676                       # number of ReadReq misses
system.cpu4.dcache.WriteReq_misses::switch_cpus4.data        50789                       # number of WriteReq misses
system.cpu4.dcache.WriteReq_misses::total        50789                       # number of WriteReq misses
system.cpu4.dcache.LoadLockedReq_misses::switch_cpus4.data         3951                       # number of LoadLockedReq misses
system.cpu4.dcache.LoadLockedReq_misses::total         3951                       # number of LoadLockedReq misses
system.cpu4.dcache.StoreCondReq_misses::switch_cpus4.data         1693                       # number of StoreCondReq misses
system.cpu4.dcache.StoreCondReq_misses::total         1693                       # number of StoreCondReq misses
system.cpu4.dcache.demand_misses::switch_cpus4.data       359465                       # number of demand (read+write) misses
system.cpu4.dcache.demand_misses::total        359465                       # number of demand (read+write) misses
system.cpu4.dcache.overall_misses::switch_cpus4.data       359465                       # number of overall misses
system.cpu4.dcache.overall_misses::total       359465                       # number of overall misses
system.cpu4.dcache.ReadReq_accesses::switch_cpus4.data     67068088                       # number of ReadReq accesses(hits+misses)
system.cpu4.dcache.ReadReq_accesses::total     67068088                       # number of ReadReq accesses(hits+misses)
system.cpu4.dcache.WriteReq_accesses::switch_cpus4.data     11984895                       # number of WriteReq accesses(hits+misses)
system.cpu4.dcache.WriteReq_accesses::total     11984895                       # number of WriteReq accesses(hits+misses)
system.cpu4.dcache.LoadLockedReq_accesses::switch_cpus4.data       362251                       # number of LoadLockedReq accesses(hits+misses)
system.cpu4.dcache.LoadLockedReq_accesses::total       362251                       # number of LoadLockedReq accesses(hits+misses)
system.cpu4.dcache.StoreCondReq_accesses::switch_cpus4.data       361970                       # number of StoreCondReq accesses(hits+misses)
system.cpu4.dcache.StoreCondReq_accesses::total       361970                       # number of StoreCondReq accesses(hits+misses)
system.cpu4.dcache.demand_accesses::switch_cpus4.data     79052983                       # number of demand (read+write) accesses
system.cpu4.dcache.demand_accesses::total     79052983                       # number of demand (read+write) accesses
system.cpu4.dcache.overall_accesses::switch_cpus4.data     79052983                       # number of overall (read+write) accesses
system.cpu4.dcache.overall_accesses::total     79052983                       # number of overall (read+write) accesses
system.cpu4.dcache.ReadReq_miss_rate::switch_cpus4.data     0.004602                       # miss rate for ReadReq accesses
system.cpu4.dcache.ReadReq_miss_rate::total     0.004602                       # miss rate for ReadReq accesses
system.cpu4.dcache.WriteReq_miss_rate::switch_cpus4.data     0.004238                       # miss rate for WriteReq accesses
system.cpu4.dcache.WriteReq_miss_rate::total     0.004238                       # miss rate for WriteReq accesses
system.cpu4.dcache.LoadLockedReq_miss_rate::switch_cpus4.data     0.010907                       # miss rate for LoadLockedReq accesses
system.cpu4.dcache.LoadLockedReq_miss_rate::total     0.010907                       # miss rate for LoadLockedReq accesses
system.cpu4.dcache.StoreCondReq_miss_rate::switch_cpus4.data     0.004677                       # miss rate for StoreCondReq accesses
system.cpu4.dcache.StoreCondReq_miss_rate::total     0.004677                       # miss rate for StoreCondReq accesses
system.cpu4.dcache.demand_miss_rate::switch_cpus4.data     0.004547                       # miss rate for demand accesses
system.cpu4.dcache.demand_miss_rate::total     0.004547                       # miss rate for demand accesses
system.cpu4.dcache.overall_miss_rate::switch_cpus4.data     0.004547                       # miss rate for overall accesses
system.cpu4.dcache.overall_miss_rate::total     0.004547                       # miss rate for overall accesses
system.cpu4.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu4.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu4.dcache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu4.dcache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu4.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu4.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu4.dcache.fast_writes                      0                       # number of fast writes performed
system.cpu4.dcache.cache_copies                     0                       # number of cache copies performed
system.cpu4.dcache.writebacks::writebacks       140725                       # number of writebacks
system.cpu4.dcache.writebacks::total           140725                       # number of writebacks
system.cpu4.dcache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu4.icache.tags.replacements             6379                       # number of replacements
system.cpu4.icache.tags.tagsinuse                 512                       # Cycle average of tags in use
system.cpu4.icache.tags.total_refs          288395404                       # Total number of references to valid blocks.
system.cpu4.icache.tags.sampled_refs             6379                       # Sample count of references to valid blocks.
system.cpu4.icache.tags.avg_refs         45210.127606                       # Average number of references to valid blocks.
system.cpu4.icache.tags.warmup_cycle                0                       # Cycle when the warmup percentage was hit.
system.cpu4.icache.tags.occ_blocks::switch_cpus4.inst          512                       # Average occupied blocks per requestor
system.cpu4.icache.tags.occ_percent::switch_cpus4.inst            1                       # Average percentage of cache occupancy
system.cpu4.icache.tags.occ_percent::total            1                       # Average percentage of cache occupancy
system.cpu4.icache.tags.occ_task_id_blocks::1024          512                       # Occupied blocks per task id
system.cpu4.icache.tags.age_task_id_blocks_1024::1          233                       # Occupied blocks per task id
system.cpu4.icache.tags.age_task_id_blocks_1024::2           28                       # Occupied blocks per task id
system.cpu4.icache.tags.age_task_id_blocks_1024::4          251                       # Occupied blocks per task id
system.cpu4.icache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu4.icache.tags.tag_accesses        607275975                       # Number of tag accesses
system.cpu4.icache.tags.data_accesses       607275975                       # Number of data accesses
system.cpu4.icache.ReadReq_hits::switch_cpus4.inst    303628419                       # number of ReadReq hits
system.cpu4.icache.ReadReq_hits::total      303628419                       # number of ReadReq hits
system.cpu4.icache.demand_hits::switch_cpus4.inst    303628419                       # number of demand (read+write) hits
system.cpu4.icache.demand_hits::total       303628419                       # number of demand (read+write) hits
system.cpu4.icache.overall_hits::switch_cpus4.inst    303628419                       # number of overall hits
system.cpu4.icache.overall_hits::total      303628419                       # number of overall hits
system.cpu4.icache.ReadReq_misses::switch_cpus4.inst         6379                       # number of ReadReq misses
system.cpu4.icache.ReadReq_misses::total         6379                       # number of ReadReq misses
system.cpu4.icache.demand_misses::switch_cpus4.inst         6379                       # number of demand (read+write) misses
system.cpu4.icache.demand_misses::total          6379                       # number of demand (read+write) misses
system.cpu4.icache.overall_misses::switch_cpus4.inst         6379                       # number of overall misses
system.cpu4.icache.overall_misses::total         6379                       # number of overall misses
system.cpu4.icache.ReadReq_accesses::switch_cpus4.inst    303634798                       # number of ReadReq accesses(hits+misses)
system.cpu4.icache.ReadReq_accesses::total    303634798                       # number of ReadReq accesses(hits+misses)
system.cpu4.icache.demand_accesses::switch_cpus4.inst    303634798                       # number of demand (read+write) accesses
system.cpu4.icache.demand_accesses::total    303634798                       # number of demand (read+write) accesses
system.cpu4.icache.overall_accesses::switch_cpus4.inst    303634798                       # number of overall (read+write) accesses
system.cpu4.icache.overall_accesses::total    303634798                       # number of overall (read+write) accesses
system.cpu4.icache.ReadReq_miss_rate::switch_cpus4.inst     0.000021                       # miss rate for ReadReq accesses
system.cpu4.icache.ReadReq_miss_rate::total     0.000021                       # miss rate for ReadReq accesses
system.cpu4.icache.demand_miss_rate::switch_cpus4.inst     0.000021                       # miss rate for demand accesses
system.cpu4.icache.demand_miss_rate::total     0.000021                       # miss rate for demand accesses
system.cpu4.icache.overall_miss_rate::switch_cpus4.inst     0.000021                       # miss rate for overall accesses
system.cpu4.icache.overall_miss_rate::total     0.000021                       # miss rate for overall accesses
system.cpu4.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu4.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu4.icache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu4.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu4.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu4.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu4.icache.fast_writes                      0                       # number of fast writes performed
system.cpu4.icache.cache_copies                     0                       # number of cache copies performed
system.cpu4.icache.writebacks::writebacks         6379                       # number of writebacks
system.cpu4.icache.writebacks::total             6379                       # number of writebacks
system.cpu4.icache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu5.dtb.fetch_hits                          0                       # ITB hits
system.cpu5.dtb.fetch_misses                        0                       # ITB misses
system.cpu5.dtb.fetch_acv                           0                       # ITB acv
system.cpu5.dtb.fetch_accesses                      0                       # ITB accesses
system.cpu5.dtb.read_hits                           0                       # DTB read hits
system.cpu5.dtb.read_misses                         0                       # DTB read misses
system.cpu5.dtb.read_acv                            0                       # DTB read access violations
system.cpu5.dtb.read_accesses                       0                       # DTB read accesses
system.cpu5.dtb.write_hits                          0                       # DTB write hits
system.cpu5.dtb.write_misses                        0                       # DTB write misses
system.cpu5.dtb.write_acv                           0                       # DTB write access violations
system.cpu5.dtb.write_accesses                      0                       # DTB write accesses
system.cpu5.dtb.data_hits                           0                       # DTB hits
system.cpu5.dtb.data_misses                         0                       # DTB misses
system.cpu5.dtb.data_acv                            0                       # DTB access violations
system.cpu5.dtb.data_accesses                       0                       # DTB accesses
system.cpu5.itb.fetch_hits                          0                       # ITB hits
system.cpu5.itb.fetch_misses                        0                       # ITB misses
system.cpu5.itb.fetch_acv                           0                       # ITB acv
system.cpu5.itb.fetch_accesses                      0                       # ITB accesses
system.cpu5.itb.read_hits                           0                       # DTB read hits
system.cpu5.itb.read_misses                         0                       # DTB read misses
system.cpu5.itb.read_acv                            0                       # DTB read access violations
system.cpu5.itb.read_accesses                       0                       # DTB read accesses
system.cpu5.itb.write_hits                          0                       # DTB write hits
system.cpu5.itb.write_misses                        0                       # DTB write misses
system.cpu5.itb.write_acv                           0                       # DTB write access violations
system.cpu5.itb.write_accesses                      0                       # DTB write accesses
system.cpu5.itb.data_hits                           0                       # DTB hits
system.cpu5.itb.data_misses                         0                       # DTB misses
system.cpu5.itb.data_acv                            0                       # DTB access violations
system.cpu5.itb.data_accesses                       0                       # DTB accesses
system.cpu5.numCycles                               0                       # number of cpu cycles simulated
system.cpu5.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu5.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu5.kern.inst.arm                           0                       # number of arm instructions executed
system.cpu5.kern.inst.quiesce                      46                       # number of quiesce instructions executed
system.cpu5.kern.inst.hwrei                    274650                       # number of hwrei instructions executed
system.cpu5.kern.ipl_count::0                    1010     30.71%     30.71% # number of times we switched to this ipl
system.cpu5.kern.ipl_count::22                    156      4.74%     35.45% # number of times we switched to this ipl
system.cpu5.kern.ipl_count::30                     33      1.00%     36.45% # number of times we switched to this ipl
system.cpu5.kern.ipl_count::31                   2090     63.55%    100.00% # number of times we switched to this ipl
system.cpu5.kern.ipl_count::total                3289                       # number of times we switched to this ipl
system.cpu5.kern.ipl_good::0                     1010     46.10%     46.10% # number of times we switched to this ipl from a different ipl
system.cpu5.kern.ipl_good::22                     156      7.12%     53.22% # number of times we switched to this ipl from a different ipl
system.cpu5.kern.ipl_good::30                      33      1.51%     54.72% # number of times we switched to this ipl from a different ipl
system.cpu5.kern.ipl_good::31                     992     45.28%    100.00% # number of times we switched to this ipl from a different ipl
system.cpu5.kern.ipl_good::total                 2191                       # number of times we switched to this ipl from a different ipl
system.cpu5.kern.ipl_ticks::0            152571197500     99.90%     99.90% # number of cycles we spent at this ipl
system.cpu5.kern.ipl_ticks::22                7644000      0.01%     99.90% # number of cycles we spent at this ipl
system.cpu5.kern.ipl_ticks::30                4674500      0.00%     99.91% # number of cycles we spent at this ipl
system.cpu5.kern.ipl_ticks::31              142848500      0.09%    100.00% # number of cycles we spent at this ipl
system.cpu5.kern.ipl_ticks::total        152726364500                       # number of cycles we spent at this ipl
system.cpu5.kern.ipl_used::0                        1                       # fraction of swpipl calls that actually changed the ipl
system.cpu5.kern.ipl_used::22                       1                       # fraction of swpipl calls that actually changed the ipl
system.cpu5.kern.ipl_used::30                       1                       # fraction of swpipl calls that actually changed the ipl
system.cpu5.kern.ipl_used::31                0.474641                       # fraction of swpipl calls that actually changed the ipl
system.cpu5.kern.ipl_used::total             0.666160                       # fraction of swpipl calls that actually changed the ipl
system.cpu5.kern.syscall::1                         1    100.00%    100.00% # number of syscalls executed
system.cpu5.kern.syscall::total                     1                       # number of syscalls executed
system.cpu5.kern.callpal::wripir                   24      0.01%      0.01% # number of callpals executed
system.cpu5.kern.callpal::swpctx                   22      0.01%      0.02% # number of callpals executed
system.cpu5.kern.callpal::tbi                       2      0.00%      0.02% # number of callpals executed
system.cpu5.kern.callpal::swpipl                 2752      1.03%      1.05% # number of callpals executed
system.cpu5.kern.callpal::rdps                    315      0.12%      1.17% # number of callpals executed
system.cpu5.kern.callpal::rti                     348      0.13%      1.30% # number of callpals executed
system.cpu5.kern.callpal::callsys                  52      0.02%      1.32% # number of callpals executed
system.cpu5.kern.callpal::rdunique             262658     98.68%    100.00% # number of callpals executed
system.cpu5.kern.callpal::total                266173                       # number of callpals executed
system.cpu5.kern.mode_switch::kernel              370                       # number of protection mode switches
system.cpu5.kern.mode_switch::user                298                       # number of protection mode switches
system.cpu5.kern.mode_switch::idle                  0                       # number of protection mode switches
system.cpu5.kern.mode_good::kernel                298                      
system.cpu5.kern.mode_good::user                  298                      
system.cpu5.kern.mode_good::idle                    0                      
system.cpu5.kern.mode_switch_good::kernel     0.805405                       # fraction of useful protection mode switches
system.cpu5.kern.mode_switch_good::user             1                       # fraction of useful protection mode switches
system.cpu5.kern.mode_switch_good::idle           nan                       # fraction of useful protection mode switches
system.cpu5.kern.mode_switch_good::total     0.892216                       # fraction of useful protection mode switches
system.cpu5.kern.mode_ticks::kernel      105344112000     46.36%     46.36% # number of ticks spent at the given mode
system.cpu5.kern.mode_ticks::user        121896555500     53.64%    100.00% # number of ticks spent at the given mode
system.cpu5.kern.mode_ticks::idle                   0      0.00%    100.00% # number of ticks spent at the given mode
system.cpu5.kern.swap_context                      22                       # number of times the context was actually changed
system.cpu5.committedInsts                          0                       # Number of instructions committed
system.cpu5.committedOps                            0                       # Number of ops (including micro ops) committed
system.cpu5.num_int_alu_accesses                    0                       # Number of integer alu accesses
system.cpu5.num_fp_alu_accesses                     0                       # Number of float alu accesses
system.cpu5.num_func_calls                          0                       # number of times a function call or return occured
system.cpu5.num_conditional_control_insts            0                       # number of instructions that are conditional controls
system.cpu5.num_int_insts                           0                       # number of integer instructions
system.cpu5.num_fp_insts                            0                       # number of float instructions
system.cpu5.num_int_register_reads                  0                       # number of times the integer registers were read
system.cpu5.num_int_register_writes                 0                       # number of times the integer registers were written
system.cpu5.num_fp_register_reads                   0                       # number of times the floating registers were read
system.cpu5.num_fp_register_writes                  0                       # number of times the floating registers were written
system.cpu5.num_mem_refs                            0                       # number of memory refs
system.cpu5.num_load_insts                          0                       # Number of load instructions
system.cpu5.num_store_insts                         0                       # Number of store instructions
system.cpu5.num_idle_cycles                         0                       # Number of idle cycles
system.cpu5.num_busy_cycles                         0                       # Number of busy cycles
system.cpu5.not_idle_fraction                       0                       # Percentage of non-idle cycles
system.cpu5.idle_fraction                           1                       # Percentage of idle cycles
system.cpu5.op_class::No_OpClass                    0                       # Class of executed instruction
system.cpu5.op_class::IntAlu                        0                       # Class of executed instruction
system.cpu5.op_class::IntMult                       0                       # Class of executed instruction
system.cpu5.op_class::IntDiv                        0                       # Class of executed instruction
system.cpu5.op_class::FloatAdd                      0                       # Class of executed instruction
system.cpu5.op_class::FloatCmp                      0                       # Class of executed instruction
system.cpu5.op_class::FloatCvt                      0                       # Class of executed instruction
system.cpu5.op_class::FloatMult                     0                       # Class of executed instruction
system.cpu5.op_class::FloatDiv                      0                       # Class of executed instruction
system.cpu5.op_class::FloatSqrt                     0                       # Class of executed instruction
system.cpu5.op_class::SimdAdd                       0                       # Class of executed instruction
system.cpu5.op_class::SimdAddAcc                    0                       # Class of executed instruction
system.cpu5.op_class::SimdAlu                       0                       # Class of executed instruction
system.cpu5.op_class::SimdCmp                       0                       # Class of executed instruction
system.cpu5.op_class::SimdCvt                       0                       # Class of executed instruction
system.cpu5.op_class::SimdMisc                      0                       # Class of executed instruction
system.cpu5.op_class::SimdMult                      0                       # Class of executed instruction
system.cpu5.op_class::SimdMultAcc                   0                       # Class of executed instruction
system.cpu5.op_class::SimdShift                     0                       # Class of executed instruction
system.cpu5.op_class::SimdShiftAcc                  0                       # Class of executed instruction
system.cpu5.op_class::SimdSqrt                      0                       # Class of executed instruction
system.cpu5.op_class::SimdFloatAdd                  0                       # Class of executed instruction
system.cpu5.op_class::SimdFloatAlu                  0                       # Class of executed instruction
system.cpu5.op_class::SimdFloatCmp                  0                       # Class of executed instruction
system.cpu5.op_class::SimdFloatCvt                  0                       # Class of executed instruction
system.cpu5.op_class::SimdFloatDiv                  0                       # Class of executed instruction
system.cpu5.op_class::SimdFloatMisc                 0                       # Class of executed instruction
system.cpu5.op_class::SimdFloatMult                 0                       # Class of executed instruction
system.cpu5.op_class::SimdFloatMultAcc              0                       # Class of executed instruction
system.cpu5.op_class::SimdFloatSqrt                 0                       # Class of executed instruction
system.cpu5.op_class::MemRead                       0                       # Class of executed instruction
system.cpu5.op_class::MemWrite                      0                       # Class of executed instruction
system.cpu5.op_class::IprAccess                     0                       # Class of executed instruction
system.cpu5.op_class::InstPrefetch                  0                       # Class of executed instruction
system.cpu5.op_class::total                         0                       # Class of executed instruction
system.cpu5.dcache.tags.replacements           287647                       # number of replacements
system.cpu5.dcache.tags.tagsinuse          489.979135                       # Cycle average of tags in use
system.cpu5.dcache.tags.total_refs           66731146                       # Total number of references to valid blocks.
system.cpu5.dcache.tags.sampled_refs           287647                       # Sample count of references to valid blocks.
system.cpu5.dcache.tags.avg_refs           231.989717                       # Average number of references to valid blocks.
system.cpu5.dcache.tags.warmup_cycle                0                       # Cycle when the warmup percentage was hit.
system.cpu5.dcache.tags.occ_blocks::cpu5.data     0.001768                       # Average occupied blocks per requestor
system.cpu5.dcache.tags.occ_blocks::switch_cpus5.data   489.977367                       # Average occupied blocks per requestor
system.cpu5.dcache.tags.occ_percent::cpu5.data     0.000003                       # Average percentage of cache occupancy
system.cpu5.dcache.tags.occ_percent::switch_cpus5.data     0.956987                       # Average percentage of cache occupancy
system.cpu5.dcache.tags.occ_percent::total     0.956990                       # Average percentage of cache occupancy
system.cpu5.dcache.tags.occ_task_id_blocks::1024          476                       # Occupied blocks per task id
system.cpu5.dcache.tags.age_task_id_blocks_1024::1          476                       # Occupied blocks per task id
system.cpu5.dcache.tags.occ_task_id_percent::1024     0.929688                       # Percentage of cache occupancy per task id
system.cpu5.dcache.tags.tag_accesses        134343073                       # Number of tag accesses
system.cpu5.dcache.tags.data_accesses       134343073                       # Number of data accesses
system.cpu5.dcache.ReadReq_hits::switch_cpus5.data     54000086                       # number of ReadReq hits
system.cpu5.dcache.ReadReq_hits::total       54000086                       # number of ReadReq hits
system.cpu5.dcache.WriteReq_hits::switch_cpus5.data     11650447                       # number of WriteReq hits
system.cpu5.dcache.WriteReq_hits::total      11650447                       # number of WriteReq hits
system.cpu5.dcache.LoadLockedReq_hits::switch_cpus5.data       520797                       # number of LoadLockedReq hits
system.cpu5.dcache.LoadLockedReq_hits::total       520797                       # number of LoadLockedReq hits
system.cpu5.dcache.StoreCondReq_hits::switch_cpus5.data       522649                       # number of StoreCondReq hits
system.cpu5.dcache.StoreCondReq_hits::total       522649                       # number of StoreCondReq hits
system.cpu5.dcache.demand_hits::switch_cpus5.data     65650533                       # number of demand (read+write) hits
system.cpu5.dcache.demand_hits::total        65650533                       # number of demand (read+write) hits
system.cpu5.dcache.overall_hits::switch_cpus5.data     65650533                       # number of overall hits
system.cpu5.dcache.overall_hits::total       65650533                       # number of overall hits
system.cpu5.dcache.ReadReq_misses::switch_cpus5.data       261279                       # number of ReadReq misses
system.cpu5.dcache.ReadReq_misses::total       261279                       # number of ReadReq misses
system.cpu5.dcache.WriteReq_misses::switch_cpus5.data        51113                       # number of WriteReq misses
system.cpu5.dcache.WriteReq_misses::total        51113                       # number of WriteReq misses
system.cpu5.dcache.LoadLockedReq_misses::switch_cpus5.data         6006                       # number of LoadLockedReq misses
system.cpu5.dcache.LoadLockedReq_misses::total         6006                       # number of LoadLockedReq misses
system.cpu5.dcache.StoreCondReq_misses::switch_cpus5.data         3784                       # number of StoreCondReq misses
system.cpu5.dcache.StoreCondReq_misses::total         3784                       # number of StoreCondReq misses
system.cpu5.dcache.demand_misses::switch_cpus5.data       312392                       # number of demand (read+write) misses
system.cpu5.dcache.demand_misses::total        312392                       # number of demand (read+write) misses
system.cpu5.dcache.overall_misses::switch_cpus5.data       312392                       # number of overall misses
system.cpu5.dcache.overall_misses::total       312392                       # number of overall misses
system.cpu5.dcache.ReadReq_accesses::switch_cpus5.data     54261365                       # number of ReadReq accesses(hits+misses)
system.cpu5.dcache.ReadReq_accesses::total     54261365                       # number of ReadReq accesses(hits+misses)
system.cpu5.dcache.WriteReq_accesses::switch_cpus5.data     11701560                       # number of WriteReq accesses(hits+misses)
system.cpu5.dcache.WriteReq_accesses::total     11701560                       # number of WriteReq accesses(hits+misses)
system.cpu5.dcache.LoadLockedReq_accesses::switch_cpus5.data       526803                       # number of LoadLockedReq accesses(hits+misses)
system.cpu5.dcache.LoadLockedReq_accesses::total       526803                       # number of LoadLockedReq accesses(hits+misses)
system.cpu5.dcache.StoreCondReq_accesses::switch_cpus5.data       526433                       # number of StoreCondReq accesses(hits+misses)
system.cpu5.dcache.StoreCondReq_accesses::total       526433                       # number of StoreCondReq accesses(hits+misses)
system.cpu5.dcache.demand_accesses::switch_cpus5.data     65962925                       # number of demand (read+write) accesses
system.cpu5.dcache.demand_accesses::total     65962925                       # number of demand (read+write) accesses
system.cpu5.dcache.overall_accesses::switch_cpus5.data     65962925                       # number of overall (read+write) accesses
system.cpu5.dcache.overall_accesses::total     65962925                       # number of overall (read+write) accesses
system.cpu5.dcache.ReadReq_miss_rate::switch_cpus5.data     0.004815                       # miss rate for ReadReq accesses
system.cpu5.dcache.ReadReq_miss_rate::total     0.004815                       # miss rate for ReadReq accesses
system.cpu5.dcache.WriteReq_miss_rate::switch_cpus5.data     0.004368                       # miss rate for WriteReq accesses
system.cpu5.dcache.WriteReq_miss_rate::total     0.004368                       # miss rate for WriteReq accesses
system.cpu5.dcache.LoadLockedReq_miss_rate::switch_cpus5.data     0.011401                       # miss rate for LoadLockedReq accesses
system.cpu5.dcache.LoadLockedReq_miss_rate::total     0.011401                       # miss rate for LoadLockedReq accesses
system.cpu5.dcache.StoreCondReq_miss_rate::switch_cpus5.data     0.007188                       # miss rate for StoreCondReq accesses
system.cpu5.dcache.StoreCondReq_miss_rate::total     0.007188                       # miss rate for StoreCondReq accesses
system.cpu5.dcache.demand_miss_rate::switch_cpus5.data     0.004736                       # miss rate for demand accesses
system.cpu5.dcache.demand_miss_rate::total     0.004736                       # miss rate for demand accesses
system.cpu5.dcache.overall_miss_rate::switch_cpus5.data     0.004736                       # miss rate for overall accesses
system.cpu5.dcache.overall_miss_rate::total     0.004736                       # miss rate for overall accesses
system.cpu5.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu5.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu5.dcache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu5.dcache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu5.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu5.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu5.dcache.fast_writes                      0                       # number of fast writes performed
system.cpu5.dcache.cache_copies                     0                       # number of cache copies performed
system.cpu5.dcache.writebacks::writebacks       115960                       # number of writebacks
system.cpu5.dcache.writebacks::total           115960                       # number of writebacks
system.cpu5.dcache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu5.icache.tags.replacements             8168                       # number of replacements
system.cpu5.icache.tags.tagsinuse                 512                       # Cycle average of tags in use
system.cpu5.icache.tags.total_refs          228951242                       # Total number of references to valid blocks.
system.cpu5.icache.tags.sampled_refs             8168                       # Sample count of references to valid blocks.
system.cpu5.icache.tags.avg_refs         28030.269589                       # Average number of references to valid blocks.
system.cpu5.icache.tags.warmup_cycle                0                       # Cycle when the warmup percentage was hit.
system.cpu5.icache.tags.occ_blocks::cpu5.inst    27.995540                       # Average occupied blocks per requestor
system.cpu5.icache.tags.occ_blocks::switch_cpus5.inst   484.004460                       # Average occupied blocks per requestor
system.cpu5.icache.tags.occ_percent::cpu5.inst     0.054679                       # Average percentage of cache occupancy
system.cpu5.icache.tags.occ_percent::switch_cpus5.inst     0.945321                       # Average percentage of cache occupancy
system.cpu5.icache.tags.occ_percent::total            1                       # Average percentage of cache occupancy
system.cpu5.icache.tags.occ_task_id_blocks::1024          512                       # Occupied blocks per task id
system.cpu5.icache.tags.age_task_id_blocks_1024::1          221                       # Occupied blocks per task id
system.cpu5.icache.tags.age_task_id_blocks_1024::2           45                       # Occupied blocks per task id
system.cpu5.icache.tags.age_task_id_blocks_1024::3           15                       # Occupied blocks per task id
system.cpu5.icache.tags.age_task_id_blocks_1024::4          231                       # Occupied blocks per task id
system.cpu5.icache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu5.icache.tags.tag_accesses        488840398                       # Number of tag accesses
system.cpu5.icache.tags.data_accesses       488840398                       # Number of data accesses
system.cpu5.icache.ReadReq_hits::switch_cpus5.inst    244407947                       # number of ReadReq hits
system.cpu5.icache.ReadReq_hits::total      244407947                       # number of ReadReq hits
system.cpu5.icache.demand_hits::switch_cpus5.inst    244407947                       # number of demand (read+write) hits
system.cpu5.icache.demand_hits::total       244407947                       # number of demand (read+write) hits
system.cpu5.icache.overall_hits::switch_cpus5.inst    244407947                       # number of overall hits
system.cpu5.icache.overall_hits::total      244407947                       # number of overall hits
system.cpu5.icache.ReadReq_misses::switch_cpus5.inst         8168                       # number of ReadReq misses
system.cpu5.icache.ReadReq_misses::total         8168                       # number of ReadReq misses
system.cpu5.icache.demand_misses::switch_cpus5.inst         8168                       # number of demand (read+write) misses
system.cpu5.icache.demand_misses::total          8168                       # number of demand (read+write) misses
system.cpu5.icache.overall_misses::switch_cpus5.inst         8168                       # number of overall misses
system.cpu5.icache.overall_misses::total         8168                       # number of overall misses
system.cpu5.icache.ReadReq_accesses::switch_cpus5.inst    244416115                       # number of ReadReq accesses(hits+misses)
system.cpu5.icache.ReadReq_accesses::total    244416115                       # number of ReadReq accesses(hits+misses)
system.cpu5.icache.demand_accesses::switch_cpus5.inst    244416115                       # number of demand (read+write) accesses
system.cpu5.icache.demand_accesses::total    244416115                       # number of demand (read+write) accesses
system.cpu5.icache.overall_accesses::switch_cpus5.inst    244416115                       # number of overall (read+write) accesses
system.cpu5.icache.overall_accesses::total    244416115                       # number of overall (read+write) accesses
system.cpu5.icache.ReadReq_miss_rate::switch_cpus5.inst     0.000033                       # miss rate for ReadReq accesses
system.cpu5.icache.ReadReq_miss_rate::total     0.000033                       # miss rate for ReadReq accesses
system.cpu5.icache.demand_miss_rate::switch_cpus5.inst     0.000033                       # miss rate for demand accesses
system.cpu5.icache.demand_miss_rate::total     0.000033                       # miss rate for demand accesses
system.cpu5.icache.overall_miss_rate::switch_cpus5.inst     0.000033                       # miss rate for overall accesses
system.cpu5.icache.overall_miss_rate::total     0.000033                       # miss rate for overall accesses
system.cpu5.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu5.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu5.icache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu5.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu5.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu5.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu5.icache.fast_writes                      0                       # number of fast writes performed
system.cpu5.icache.cache_copies                     0                       # number of cache copies performed
system.cpu5.icache.writebacks::writebacks         8168                       # number of writebacks
system.cpu5.icache.writebacks::total             8168                       # number of writebacks
system.cpu5.icache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu6.dtb.fetch_hits                          0                       # ITB hits
system.cpu6.dtb.fetch_misses                        0                       # ITB misses
system.cpu6.dtb.fetch_acv                           0                       # ITB acv
system.cpu6.dtb.fetch_accesses                      0                       # ITB accesses
system.cpu6.dtb.read_hits                           0                       # DTB read hits
system.cpu6.dtb.read_misses                         0                       # DTB read misses
system.cpu6.dtb.read_acv                            0                       # DTB read access violations
system.cpu6.dtb.read_accesses                       0                       # DTB read accesses
system.cpu6.dtb.write_hits                          0                       # DTB write hits
system.cpu6.dtb.write_misses                        0                       # DTB write misses
system.cpu6.dtb.write_acv                           0                       # DTB write access violations
system.cpu6.dtb.write_accesses                      0                       # DTB write accesses
system.cpu6.dtb.data_hits                           0                       # DTB hits
system.cpu6.dtb.data_misses                         0                       # DTB misses
system.cpu6.dtb.data_acv                            0                       # DTB access violations
system.cpu6.dtb.data_accesses                       0                       # DTB accesses
system.cpu6.itb.fetch_hits                          0                       # ITB hits
system.cpu6.itb.fetch_misses                        0                       # ITB misses
system.cpu6.itb.fetch_acv                           0                       # ITB acv
system.cpu6.itb.fetch_accesses                      0                       # ITB accesses
system.cpu6.itb.read_hits                           0                       # DTB read hits
system.cpu6.itb.read_misses                         0                       # DTB read misses
system.cpu6.itb.read_acv                            0                       # DTB read access violations
system.cpu6.itb.read_accesses                       0                       # DTB read accesses
system.cpu6.itb.write_hits                          0                       # DTB write hits
system.cpu6.itb.write_misses                        0                       # DTB write misses
system.cpu6.itb.write_acv                           0                       # DTB write access violations
system.cpu6.itb.write_accesses                      0                       # DTB write accesses
system.cpu6.itb.data_hits                           0                       # DTB hits
system.cpu6.itb.data_misses                         0                       # DTB misses
system.cpu6.itb.data_acv                            0                       # DTB access violations
system.cpu6.itb.data_accesses                       0                       # DTB accesses
system.cpu6.numCycles                               0                       # number of cpu cycles simulated
system.cpu6.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu6.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu6.kern.inst.arm                           0                       # number of arm instructions executed
system.cpu6.kern.inst.quiesce                      46                       # number of quiesce instructions executed
system.cpu6.kern.inst.hwrei                    293314                       # number of hwrei instructions executed
system.cpu6.kern.ipl_count::0                     996     30.52%     30.52% # number of times we switched to this ipl
system.cpu6.kern.ipl_count::22                    156      4.78%     35.30% # number of times we switched to this ipl
system.cpu6.kern.ipl_count::30                     36      1.10%     36.41% # number of times we switched to this ipl
system.cpu6.kern.ipl_count::31                   2075     63.59%    100.00% # number of times we switched to this ipl
system.cpu6.kern.ipl_count::total                3263                       # number of times we switched to this ipl
system.cpu6.kern.ipl_good::0                      996     45.98%     45.98% # number of times we switched to this ipl from a different ipl
system.cpu6.kern.ipl_good::22                     156      7.20%     53.19% # number of times we switched to this ipl from a different ipl
system.cpu6.kern.ipl_good::30                      36      1.66%     54.85% # number of times we switched to this ipl from a different ipl
system.cpu6.kern.ipl_good::31                     978     45.15%    100.00% # number of times we switched to this ipl from a different ipl
system.cpu6.kern.ipl_good::total                 2166                       # number of times we switched to this ipl from a different ipl
system.cpu6.kern.ipl_ticks::0            152576889000     99.90%     99.90% # number of cycles we spent at this ipl
system.cpu6.kern.ipl_ticks::22                7644000      0.01%     99.91% # number of cycles we spent at this ipl
system.cpu6.kern.ipl_ticks::30                4875500      0.00%     99.91% # number of cycles we spent at this ipl
system.cpu6.kern.ipl_ticks::31              134750500      0.09%    100.00% # number of cycles we spent at this ipl
system.cpu6.kern.ipl_ticks::total        152724159000                       # number of cycles we spent at this ipl
system.cpu6.kern.ipl_used::0                        1                       # fraction of swpipl calls that actually changed the ipl
system.cpu6.kern.ipl_used::22                       1                       # fraction of swpipl calls that actually changed the ipl
system.cpu6.kern.ipl_used::30                       1                       # fraction of swpipl calls that actually changed the ipl
system.cpu6.kern.ipl_used::31                0.471325                       # fraction of swpipl calls that actually changed the ipl
system.cpu6.kern.ipl_used::total             0.663806                       # fraction of swpipl calls that actually changed the ipl
system.cpu6.kern.syscall::1                         1    100.00%    100.00% # number of syscalls executed
system.cpu6.kern.syscall::total                     1                       # number of syscalls executed
system.cpu6.kern.callpal::wripir                   17      0.01%      0.01% # number of callpals executed
system.cpu6.kern.callpal::swpctx                   22      0.01%      0.01% # number of callpals executed
system.cpu6.kern.callpal::tbi                       1      0.00%      0.01% # number of callpals executed
system.cpu6.kern.callpal::swpipl                 2749      0.97%      0.98% # number of callpals executed
system.cpu6.kern.callpal::rdps                    313      0.11%      1.09% # number of callpals executed
system.cpu6.kern.callpal::rti                     324      0.11%      1.20% # number of callpals executed
system.cpu6.kern.callpal::callsys                  26      0.01%      1.21% # number of callpals executed
system.cpu6.kern.callpal::rdunique             280991     98.79%    100.00% # number of callpals executed
system.cpu6.kern.callpal::total                284443                       # number of callpals executed
system.cpu6.kern.mode_switch::kernel              346                       # number of protection mode switches
system.cpu6.kern.mode_switch::user                273                       # number of protection mode switches
system.cpu6.kern.mode_switch::idle                  0                       # number of protection mode switches
system.cpu6.kern.mode_good::kernel                273                      
system.cpu6.kern.mode_good::user                  273                      
system.cpu6.kern.mode_good::idle                    0                      
system.cpu6.kern.mode_switch_good::kernel     0.789017                       # fraction of useful protection mode switches
system.cpu6.kern.mode_switch_good::user             1                       # fraction of useful protection mode switches
system.cpu6.kern.mode_switch_good::idle           nan                       # fraction of useful protection mode switches
system.cpu6.kern.mode_switch_good::total     0.882068                       # fraction of useful protection mode switches
system.cpu6.kern.mode_ticks::kernel      103042832500     45.41%     45.41% # number of ticks spent at the given mode
system.cpu6.kern.mode_ticks::user        123884324500     54.59%    100.00% # number of ticks spent at the given mode
system.cpu6.kern.mode_ticks::idle                   0      0.00%    100.00% # number of ticks spent at the given mode
system.cpu6.kern.swap_context                      22                       # number of times the context was actually changed
system.cpu6.committedInsts                          0                       # Number of instructions committed
system.cpu6.committedOps                            0                       # Number of ops (including micro ops) committed
system.cpu6.num_int_alu_accesses                    0                       # Number of integer alu accesses
system.cpu6.num_fp_alu_accesses                     0                       # Number of float alu accesses
system.cpu6.num_func_calls                          0                       # number of times a function call or return occured
system.cpu6.num_conditional_control_insts            0                       # number of instructions that are conditional controls
system.cpu6.num_int_insts                           0                       # number of integer instructions
system.cpu6.num_fp_insts                            0                       # number of float instructions
system.cpu6.num_int_register_reads                  0                       # number of times the integer registers were read
system.cpu6.num_int_register_writes                 0                       # number of times the integer registers were written
system.cpu6.num_fp_register_reads                   0                       # number of times the floating registers were read
system.cpu6.num_fp_register_writes                  0                       # number of times the floating registers were written
system.cpu6.num_mem_refs                            0                       # number of memory refs
system.cpu6.num_load_insts                          0                       # Number of load instructions
system.cpu6.num_store_insts                         0                       # Number of store instructions
system.cpu6.num_idle_cycles                         0                       # Number of idle cycles
system.cpu6.num_busy_cycles                         0                       # Number of busy cycles
system.cpu6.not_idle_fraction                       0                       # Percentage of non-idle cycles
system.cpu6.idle_fraction                           1                       # Percentage of idle cycles
system.cpu6.op_class::No_OpClass                    0                       # Class of executed instruction
system.cpu6.op_class::IntAlu                        0                       # Class of executed instruction
system.cpu6.op_class::IntMult                       0                       # Class of executed instruction
system.cpu6.op_class::IntDiv                        0                       # Class of executed instruction
system.cpu6.op_class::FloatAdd                      0                       # Class of executed instruction
system.cpu6.op_class::FloatCmp                      0                       # Class of executed instruction
system.cpu6.op_class::FloatCvt                      0                       # Class of executed instruction
system.cpu6.op_class::FloatMult                     0                       # Class of executed instruction
system.cpu6.op_class::FloatDiv                      0                       # Class of executed instruction
system.cpu6.op_class::FloatSqrt                     0                       # Class of executed instruction
system.cpu6.op_class::SimdAdd                       0                       # Class of executed instruction
system.cpu6.op_class::SimdAddAcc                    0                       # Class of executed instruction
system.cpu6.op_class::SimdAlu                       0                       # Class of executed instruction
system.cpu6.op_class::SimdCmp                       0                       # Class of executed instruction
system.cpu6.op_class::SimdCvt                       0                       # Class of executed instruction
system.cpu6.op_class::SimdMisc                      0                       # Class of executed instruction
system.cpu6.op_class::SimdMult                      0                       # Class of executed instruction
system.cpu6.op_class::SimdMultAcc                   0                       # Class of executed instruction
system.cpu6.op_class::SimdShift                     0                       # Class of executed instruction
system.cpu6.op_class::SimdShiftAcc                  0                       # Class of executed instruction
system.cpu6.op_class::SimdSqrt                      0                       # Class of executed instruction
system.cpu6.op_class::SimdFloatAdd                  0                       # Class of executed instruction
system.cpu6.op_class::SimdFloatAlu                  0                       # Class of executed instruction
system.cpu6.op_class::SimdFloatCmp                  0                       # Class of executed instruction
system.cpu6.op_class::SimdFloatCvt                  0                       # Class of executed instruction
system.cpu6.op_class::SimdFloatDiv                  0                       # Class of executed instruction
system.cpu6.op_class::SimdFloatMisc                 0                       # Class of executed instruction
system.cpu6.op_class::SimdFloatMult                 0                       # Class of executed instruction
system.cpu6.op_class::SimdFloatMultAcc              0                       # Class of executed instruction
system.cpu6.op_class::SimdFloatSqrt                 0                       # Class of executed instruction
system.cpu6.op_class::MemRead                       0                       # Class of executed instruction
system.cpu6.op_class::MemWrite                      0                       # Class of executed instruction
system.cpu6.op_class::IprAccess                     0                       # Class of executed instruction
system.cpu6.op_class::InstPrefetch                  0                       # Class of executed instruction
system.cpu6.op_class::total                         0                       # Class of executed instruction
system.cpu6.dcache.tags.replacements           304222                       # number of replacements
system.cpu6.dcache.tags.tagsinuse          487.993037                       # Cycle average of tags in use
system.cpu6.dcache.tags.total_refs           68286566                       # Total number of references to valid blocks.
system.cpu6.dcache.tags.sampled_refs           304222                       # Sample count of references to valid blocks.
system.cpu6.dcache.tags.avg_refs           224.462945                       # Average number of references to valid blocks.
system.cpu6.dcache.tags.warmup_cycle                0                       # Cycle when the warmup percentage was hit.
system.cpu6.dcache.tags.occ_blocks::switch_cpus6.data   487.993037                       # Average occupied blocks per requestor
system.cpu6.dcache.tags.occ_percent::switch_cpus6.data     0.953111                       # Average percentage of cache occupancy
system.cpu6.dcache.tags.occ_percent::total     0.953111                       # Average percentage of cache occupancy
system.cpu6.dcache.tags.occ_task_id_blocks::1024          465                       # Occupied blocks per task id
system.cpu6.dcache.tags.age_task_id_blocks_1024::1          463                       # Occupied blocks per task id
system.cpu6.dcache.tags.age_task_id_blocks_1024::2            2                       # Occupied blocks per task id
system.cpu6.dcache.tags.occ_task_id_percent::1024     0.908203                       # Percentage of cache occupancy per task id
system.cpu6.dcache.tags.tag_accesses        137534273                       # Number of tag accesses
system.cpu6.dcache.tags.data_accesses       137534273                       # Number of data accesses
system.cpu6.dcache.ReadReq_hits::switch_cpus6.data     55201735                       # number of ReadReq hits
system.cpu6.dcache.ReadReq_hits::total       55201735                       # number of ReadReq hits
system.cpu6.dcache.WriteReq_hits::switch_cpus6.data     11952622                       # number of WriteReq hits
system.cpu6.dcache.WriteReq_hits::total      11952622                       # number of WriteReq hits
system.cpu6.dcache.LoadLockedReq_hits::switch_cpus6.data       556330                       # number of LoadLockedReq hits
system.cpu6.dcache.LoadLockedReq_hits::total       556330                       # number of LoadLockedReq hits
system.cpu6.dcache.StoreCondReq_hits::switch_cpus6.data       559247                       # number of StoreCondReq hits
system.cpu6.dcache.StoreCondReq_hits::total       559247                       # number of StoreCondReq hits
system.cpu6.dcache.demand_hits::switch_cpus6.data     67154357                       # number of demand (read+write) hits
system.cpu6.dcache.demand_hits::total        67154357                       # number of demand (read+write) hits
system.cpu6.dcache.overall_hits::switch_cpus6.data     67154357                       # number of overall hits
system.cpu6.dcache.overall_hits::total       67154357                       # number of overall hits
system.cpu6.dcache.ReadReq_misses::switch_cpus6.data       275917                       # number of ReadReq misses
system.cpu6.dcache.ReadReq_misses::total       275917                       # number of ReadReq misses
system.cpu6.dcache.WriteReq_misses::switch_cpus6.data        48043                       # number of WriteReq misses
system.cpu6.dcache.WriteReq_misses::total        48043                       # number of WriteReq misses
system.cpu6.dcache.LoadLockedReq_misses::switch_cpus6.data         7034                       # number of LoadLockedReq misses
system.cpu6.dcache.LoadLockedReq_misses::total         7034                       # number of LoadLockedReq misses
system.cpu6.dcache.StoreCondReq_misses::switch_cpus6.data         3777                       # number of StoreCondReq misses
system.cpu6.dcache.StoreCondReq_misses::total         3777                       # number of StoreCondReq misses
system.cpu6.dcache.demand_misses::switch_cpus6.data       323960                       # number of demand (read+write) misses
system.cpu6.dcache.demand_misses::total        323960                       # number of demand (read+write) misses
system.cpu6.dcache.overall_misses::switch_cpus6.data       323960                       # number of overall misses
system.cpu6.dcache.overall_misses::total       323960                       # number of overall misses
system.cpu6.dcache.ReadReq_accesses::switch_cpus6.data     55477652                       # number of ReadReq accesses(hits+misses)
system.cpu6.dcache.ReadReq_accesses::total     55477652                       # number of ReadReq accesses(hits+misses)
system.cpu6.dcache.WriteReq_accesses::switch_cpus6.data     12000665                       # number of WriteReq accesses(hits+misses)
system.cpu6.dcache.WriteReq_accesses::total     12000665                       # number of WriteReq accesses(hits+misses)
system.cpu6.dcache.LoadLockedReq_accesses::switch_cpus6.data       563364                       # number of LoadLockedReq accesses(hits+misses)
system.cpu6.dcache.LoadLockedReq_accesses::total       563364                       # number of LoadLockedReq accesses(hits+misses)
system.cpu6.dcache.StoreCondReq_accesses::switch_cpus6.data       563024                       # number of StoreCondReq accesses(hits+misses)
system.cpu6.dcache.StoreCondReq_accesses::total       563024                       # number of StoreCondReq accesses(hits+misses)
system.cpu6.dcache.demand_accesses::switch_cpus6.data     67478317                       # number of demand (read+write) accesses
system.cpu6.dcache.demand_accesses::total     67478317                       # number of demand (read+write) accesses
system.cpu6.dcache.overall_accesses::switch_cpus6.data     67478317                       # number of overall (read+write) accesses
system.cpu6.dcache.overall_accesses::total     67478317                       # number of overall (read+write) accesses
system.cpu6.dcache.ReadReq_miss_rate::switch_cpus6.data     0.004973                       # miss rate for ReadReq accesses
system.cpu6.dcache.ReadReq_miss_rate::total     0.004973                       # miss rate for ReadReq accesses
system.cpu6.dcache.WriteReq_miss_rate::switch_cpus6.data     0.004003                       # miss rate for WriteReq accesses
system.cpu6.dcache.WriteReq_miss_rate::total     0.004003                       # miss rate for WriteReq accesses
system.cpu6.dcache.LoadLockedReq_miss_rate::switch_cpus6.data     0.012486                       # miss rate for LoadLockedReq accesses
system.cpu6.dcache.LoadLockedReq_miss_rate::total     0.012486                       # miss rate for LoadLockedReq accesses
system.cpu6.dcache.StoreCondReq_miss_rate::switch_cpus6.data     0.006708                       # miss rate for StoreCondReq accesses
system.cpu6.dcache.StoreCondReq_miss_rate::total     0.006708                       # miss rate for StoreCondReq accesses
system.cpu6.dcache.demand_miss_rate::switch_cpus6.data     0.004801                       # miss rate for demand accesses
system.cpu6.dcache.demand_miss_rate::total     0.004801                       # miss rate for demand accesses
system.cpu6.dcache.overall_miss_rate::switch_cpus6.data     0.004801                       # miss rate for overall accesses
system.cpu6.dcache.overall_miss_rate::total     0.004801                       # miss rate for overall accesses
system.cpu6.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu6.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu6.dcache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu6.dcache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu6.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu6.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu6.dcache.fast_writes                      0                       # number of fast writes performed
system.cpu6.dcache.cache_copies                     0                       # number of cache copies performed
system.cpu6.dcache.writebacks::writebacks       121517                       # number of writebacks
system.cpu6.dcache.writebacks::total           121517                       # number of writebacks
system.cpu6.dcache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu6.icache.tags.replacements             7885                       # number of replacements
system.cpu6.icache.tags.tagsinuse                 512                       # Cycle average of tags in use
system.cpu6.icache.tags.total_refs          232777860                       # Total number of references to valid blocks.
system.cpu6.icache.tags.sampled_refs             7885                       # Sample count of references to valid blocks.
system.cpu6.icache.tags.avg_refs         29521.605580                       # Average number of references to valid blocks.
system.cpu6.icache.tags.warmup_cycle                0                       # Cycle when the warmup percentage was hit.
system.cpu6.icache.tags.occ_blocks::switch_cpus6.inst          512                       # Average occupied blocks per requestor
system.cpu6.icache.tags.occ_percent::switch_cpus6.inst            1                       # Average percentage of cache occupancy
system.cpu6.icache.tags.occ_percent::total            1                       # Average percentage of cache occupancy
system.cpu6.icache.tags.occ_task_id_blocks::1024          512                       # Occupied blocks per task id
system.cpu6.icache.tags.age_task_id_blocks_1024::1          217                       # Occupied blocks per task id
system.cpu6.icache.tags.age_task_id_blocks_1024::2           41                       # Occupied blocks per task id
system.cpu6.icache.tags.age_task_id_blocks_1024::3           21                       # Occupied blocks per task id
system.cpu6.icache.tags.age_task_id_blocks_1024::4          233                       # Occupied blocks per task id
system.cpu6.icache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu6.icache.tags.tag_accesses        496747793                       # Number of tag accesses
system.cpu6.icache.tags.data_accesses       496747793                       # Number of data accesses
system.cpu6.icache.ReadReq_hits::switch_cpus6.inst    248362069                       # number of ReadReq hits
system.cpu6.icache.ReadReq_hits::total      248362069                       # number of ReadReq hits
system.cpu6.icache.demand_hits::switch_cpus6.inst    248362069                       # number of demand (read+write) hits
system.cpu6.icache.demand_hits::total       248362069                       # number of demand (read+write) hits
system.cpu6.icache.overall_hits::switch_cpus6.inst    248362069                       # number of overall hits
system.cpu6.icache.overall_hits::total      248362069                       # number of overall hits
system.cpu6.icache.ReadReq_misses::switch_cpus6.inst         7885                       # number of ReadReq misses
system.cpu6.icache.ReadReq_misses::total         7885                       # number of ReadReq misses
system.cpu6.icache.demand_misses::switch_cpus6.inst         7885                       # number of demand (read+write) misses
system.cpu6.icache.demand_misses::total          7885                       # number of demand (read+write) misses
system.cpu6.icache.overall_misses::switch_cpus6.inst         7885                       # number of overall misses
system.cpu6.icache.overall_misses::total         7885                       # number of overall misses
system.cpu6.icache.ReadReq_accesses::switch_cpus6.inst    248369954                       # number of ReadReq accesses(hits+misses)
system.cpu6.icache.ReadReq_accesses::total    248369954                       # number of ReadReq accesses(hits+misses)
system.cpu6.icache.demand_accesses::switch_cpus6.inst    248369954                       # number of demand (read+write) accesses
system.cpu6.icache.demand_accesses::total    248369954                       # number of demand (read+write) accesses
system.cpu6.icache.overall_accesses::switch_cpus6.inst    248369954                       # number of overall (read+write) accesses
system.cpu6.icache.overall_accesses::total    248369954                       # number of overall (read+write) accesses
system.cpu6.icache.ReadReq_miss_rate::switch_cpus6.inst     0.000032                       # miss rate for ReadReq accesses
system.cpu6.icache.ReadReq_miss_rate::total     0.000032                       # miss rate for ReadReq accesses
system.cpu6.icache.demand_miss_rate::switch_cpus6.inst     0.000032                       # miss rate for demand accesses
system.cpu6.icache.demand_miss_rate::total     0.000032                       # miss rate for demand accesses
system.cpu6.icache.overall_miss_rate::switch_cpus6.inst     0.000032                       # miss rate for overall accesses
system.cpu6.icache.overall_miss_rate::total     0.000032                       # miss rate for overall accesses
system.cpu6.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu6.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu6.icache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu6.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu6.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu6.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu6.icache.fast_writes                      0                       # number of fast writes performed
system.cpu6.icache.cache_copies                     0                       # number of cache copies performed
system.cpu6.icache.writebacks::writebacks         7885                       # number of writebacks
system.cpu6.icache.writebacks::total             7885                       # number of writebacks
system.cpu6.icache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu7.dtb.fetch_hits                          0                       # ITB hits
system.cpu7.dtb.fetch_misses                        0                       # ITB misses
system.cpu7.dtb.fetch_acv                           0                       # ITB acv
system.cpu7.dtb.fetch_accesses                      0                       # ITB accesses
system.cpu7.dtb.read_hits                           0                       # DTB read hits
system.cpu7.dtb.read_misses                         0                       # DTB read misses
system.cpu7.dtb.read_acv                            0                       # DTB read access violations
system.cpu7.dtb.read_accesses                       0                       # DTB read accesses
system.cpu7.dtb.write_hits                          0                       # DTB write hits
system.cpu7.dtb.write_misses                        0                       # DTB write misses
system.cpu7.dtb.write_acv                           0                       # DTB write access violations
system.cpu7.dtb.write_accesses                      0                       # DTB write accesses
system.cpu7.dtb.data_hits                           0                       # DTB hits
system.cpu7.dtb.data_misses                         0                       # DTB misses
system.cpu7.dtb.data_acv                            0                       # DTB access violations
system.cpu7.dtb.data_accesses                       0                       # DTB accesses
system.cpu7.itb.fetch_hits                          0                       # ITB hits
system.cpu7.itb.fetch_misses                        0                       # ITB misses
system.cpu7.itb.fetch_acv                           0                       # ITB acv
system.cpu7.itb.fetch_accesses                      0                       # ITB accesses
system.cpu7.itb.read_hits                           0                       # DTB read hits
system.cpu7.itb.read_misses                         0                       # DTB read misses
system.cpu7.itb.read_acv                            0                       # DTB read access violations
system.cpu7.itb.read_accesses                       0                       # DTB read accesses
system.cpu7.itb.write_hits                          0                       # DTB write hits
system.cpu7.itb.write_misses                        0                       # DTB write misses
system.cpu7.itb.write_acv                           0                       # DTB write access violations
system.cpu7.itb.write_accesses                      0                       # DTB write accesses
system.cpu7.itb.data_hits                           0                       # DTB hits
system.cpu7.itb.data_misses                         0                       # DTB misses
system.cpu7.itb.data_acv                            0                       # DTB access violations
system.cpu7.itb.data_accesses                       0                       # DTB accesses
system.cpu7.numCycles                               0                       # number of cpu cycles simulated
system.cpu7.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu7.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu7.kern.inst.arm                           0                       # number of arm instructions executed
system.cpu7.kern.inst.quiesce                      29                       # number of quiesce instructions executed
system.cpu7.kern.inst.hwrei                    281443                       # number of hwrei instructions executed
system.cpu7.kern.ipl_count::0                     974     29.74%     29.74% # number of times we switched to this ipl
system.cpu7.kern.ipl_count::22                    156      4.76%     34.50% # number of times we switched to this ipl
system.cpu7.kern.ipl_count::30                     53      1.62%     36.12% # number of times we switched to this ipl
system.cpu7.kern.ipl_count::31                   2092     63.88%    100.00% # number of times we switched to this ipl
system.cpu7.kern.ipl_count::total                3275                       # number of times we switched to this ipl
system.cpu7.kern.ipl_good::0                      974     45.18%     45.18% # number of times we switched to this ipl from a different ipl
system.cpu7.kern.ipl_good::22                     156      7.24%     52.41% # number of times we switched to this ipl from a different ipl
system.cpu7.kern.ipl_good::30                      53      2.46%     54.87% # number of times we switched to this ipl from a different ipl
system.cpu7.kern.ipl_good::31                     973     45.13%    100.00% # number of times we switched to this ipl from a different ipl
system.cpu7.kern.ipl_good::total                 2156                       # number of times we switched to this ipl from a different ipl
system.cpu7.kern.ipl_ticks::0            152579614500     99.90%     99.90% # number of cycles we spent at this ipl
system.cpu7.kern.ipl_ticks::22                7644000      0.01%     99.91% # number of cycles we spent at this ipl
system.cpu7.kern.ipl_ticks::30                5291500      0.00%     99.91% # number of cycles we spent at this ipl
system.cpu7.kern.ipl_ticks::31              132183000      0.09%    100.00% # number of cycles we spent at this ipl
system.cpu7.kern.ipl_ticks::total        152724733000                       # number of cycles we spent at this ipl
system.cpu7.kern.ipl_used::0                        1                       # fraction of swpipl calls that actually changed the ipl
system.cpu7.kern.ipl_used::22                       1                       # fraction of swpipl calls that actually changed the ipl
system.cpu7.kern.ipl_used::30                       1                       # fraction of swpipl calls that actually changed the ipl
system.cpu7.kern.ipl_used::31                0.465105                       # fraction of swpipl calls that actually changed the ipl
system.cpu7.kern.ipl_used::total             0.658321                       # fraction of swpipl calls that actually changed the ipl
system.cpu7.kern.syscall::1                         1    100.00%    100.00% # number of syscalls executed
system.cpu7.kern.syscall::total                     1                       # number of syscalls executed
system.cpu7.kern.callpal::wripir                   24      0.01%      0.01% # number of callpals executed
system.cpu7.kern.callpal::swpctx                   22      0.01%      0.02% # number of callpals executed
system.cpu7.kern.callpal::tbi                       2      0.00%      0.02% # number of callpals executed
system.cpu7.kern.callpal::swpipl                 2771      1.02%      1.03% # number of callpals executed
system.cpu7.kern.callpal::rdps                    314      0.12%      1.15% # number of callpals executed
system.cpu7.kern.callpal::rti                     315      0.12%      1.26% # number of callpals executed
system.cpu7.kern.callpal::callsys                  47      0.02%      1.28% # number of callpals executed
system.cpu7.kern.callpal::rdunique             269135     98.72%    100.00% # number of callpals executed
system.cpu7.kern.callpal::total                272630                       # number of callpals executed
system.cpu7.kern.mode_switch::kernel              337                       # number of protection mode switches
system.cpu7.kern.mode_switch::user                281                       # number of protection mode switches
system.cpu7.kern.mode_switch::idle                  0                       # number of protection mode switches
system.cpu7.kern.mode_good::kernel                281                      
system.cpu7.kern.mode_good::user                  281                      
system.cpu7.kern.mode_good::idle                    0                      
system.cpu7.kern.mode_switch_good::kernel     0.833828                       # fraction of useful protection mode switches
system.cpu7.kern.mode_switch_good::user             1                       # fraction of useful protection mode switches
system.cpu7.kern.mode_switch_good::idle           nan                       # fraction of useful protection mode switches
system.cpu7.kern.mode_switch_good::total     0.909385                       # fraction of useful protection mode switches
system.cpu7.kern.mode_ticks::kernel       89996044500     39.67%     39.67% # number of ticks spent at the given mode
system.cpu7.kern.mode_ticks::user        136887226500     60.33%    100.00% # number of ticks spent at the given mode
system.cpu7.kern.mode_ticks::idle                   0      0.00%    100.00% # number of ticks spent at the given mode
system.cpu7.kern.swap_context                      22                       # number of times the context was actually changed
system.cpu7.committedInsts                          0                       # Number of instructions committed
system.cpu7.committedOps                            0                       # Number of ops (including micro ops) committed
system.cpu7.num_int_alu_accesses                    0                       # Number of integer alu accesses
system.cpu7.num_fp_alu_accesses                     0                       # Number of float alu accesses
system.cpu7.num_func_calls                          0                       # number of times a function call or return occured
system.cpu7.num_conditional_control_insts            0                       # number of instructions that are conditional controls
system.cpu7.num_int_insts                           0                       # number of integer instructions
system.cpu7.num_fp_insts                            0                       # number of float instructions
system.cpu7.num_int_register_reads                  0                       # number of times the integer registers were read
system.cpu7.num_int_register_writes                 0                       # number of times the integer registers were written
system.cpu7.num_fp_register_reads                   0                       # number of times the floating registers were read
system.cpu7.num_fp_register_writes                  0                       # number of times the floating registers were written
system.cpu7.num_mem_refs                            0                       # number of memory refs
system.cpu7.num_load_insts                          0                       # Number of load instructions
system.cpu7.num_store_insts                         0                       # Number of store instructions
system.cpu7.num_idle_cycles                         0                       # Number of idle cycles
system.cpu7.num_busy_cycles                         0                       # Number of busy cycles
system.cpu7.not_idle_fraction                       0                       # Percentage of non-idle cycles
system.cpu7.idle_fraction                           1                       # Percentage of idle cycles
system.cpu7.op_class::No_OpClass                    0                       # Class of executed instruction
system.cpu7.op_class::IntAlu                        0                       # Class of executed instruction
system.cpu7.op_class::IntMult                       0                       # Class of executed instruction
system.cpu7.op_class::IntDiv                        0                       # Class of executed instruction
system.cpu7.op_class::FloatAdd                      0                       # Class of executed instruction
system.cpu7.op_class::FloatCmp                      0                       # Class of executed instruction
system.cpu7.op_class::FloatCvt                      0                       # Class of executed instruction
system.cpu7.op_class::FloatMult                     0                       # Class of executed instruction
system.cpu7.op_class::FloatDiv                      0                       # Class of executed instruction
system.cpu7.op_class::FloatSqrt                     0                       # Class of executed instruction
system.cpu7.op_class::SimdAdd                       0                       # Class of executed instruction
system.cpu7.op_class::SimdAddAcc                    0                       # Class of executed instruction
system.cpu7.op_class::SimdAlu                       0                       # Class of executed instruction
system.cpu7.op_class::SimdCmp                       0                       # Class of executed instruction
system.cpu7.op_class::SimdCvt                       0                       # Class of executed instruction
system.cpu7.op_class::SimdMisc                      0                       # Class of executed instruction
system.cpu7.op_class::SimdMult                      0                       # Class of executed instruction
system.cpu7.op_class::SimdMultAcc                   0                       # Class of executed instruction
system.cpu7.op_class::SimdShift                     0                       # Class of executed instruction
system.cpu7.op_class::SimdShiftAcc                  0                       # Class of executed instruction
system.cpu7.op_class::SimdSqrt                      0                       # Class of executed instruction
system.cpu7.op_class::SimdFloatAdd                  0                       # Class of executed instruction
system.cpu7.op_class::SimdFloatAlu                  0                       # Class of executed instruction
system.cpu7.op_class::SimdFloatCmp                  0                       # Class of executed instruction
system.cpu7.op_class::SimdFloatCvt                  0                       # Class of executed instruction
system.cpu7.op_class::SimdFloatDiv                  0                       # Class of executed instruction
system.cpu7.op_class::SimdFloatMisc                 0                       # Class of executed instruction
system.cpu7.op_class::SimdFloatMult                 0                       # Class of executed instruction
system.cpu7.op_class::SimdFloatMultAcc              0                       # Class of executed instruction
system.cpu7.op_class::SimdFloatSqrt                 0                       # Class of executed instruction
system.cpu7.op_class::MemRead                       0                       # Class of executed instruction
system.cpu7.op_class::MemWrite                      0                       # Class of executed instruction
system.cpu7.op_class::IprAccess                     0                       # Class of executed instruction
system.cpu7.op_class::InstPrefetch                  0                       # Class of executed instruction
system.cpu7.op_class::total                         0                       # Class of executed instruction
system.cpu7.dcache.tags.replacements           328328                       # number of replacements
system.cpu7.dcache.tags.tagsinuse          502.813246                       # Cycle average of tags in use
system.cpu7.dcache.tags.total_refs           74162331                       # Total number of references to valid blocks.
system.cpu7.dcache.tags.sampled_refs           328328                       # Sample count of references to valid blocks.
system.cpu7.dcache.tags.avg_refs           225.878789                       # Average number of references to valid blocks.
system.cpu7.dcache.tags.warmup_cycle                0                       # Cycle when the warmup percentage was hit.
system.cpu7.dcache.tags.occ_blocks::cpu7.data     0.002225                       # Average occupied blocks per requestor
system.cpu7.dcache.tags.occ_blocks::switch_cpus7.data   502.811021                       # Average occupied blocks per requestor
system.cpu7.dcache.tags.occ_percent::cpu7.data     0.000004                       # Average percentage of cache occupancy
system.cpu7.dcache.tags.occ_percent::switch_cpus7.data     0.982053                       # Average percentage of cache occupancy
system.cpu7.dcache.tags.occ_percent::total     0.982057                       # Average percentage of cache occupancy
system.cpu7.dcache.tags.occ_task_id_blocks::1024          475                       # Occupied blocks per task id
system.cpu7.dcache.tags.age_task_id_blocks_1024::1          475                       # Occupied blocks per task id
system.cpu7.dcache.tags.occ_task_id_percent::1024     0.927734                       # Percentage of cache occupancy per task id
system.cpu7.dcache.tags.tag_accesses        149271687                       # Number of tag accesses
system.cpu7.dcache.tags.data_accesses       149271687                       # Number of data accesses
system.cpu7.dcache.ReadReq_hits::switch_cpus7.data     60412531                       # number of ReadReq hits
system.cpu7.dcache.ReadReq_hits::total       60412531                       # number of ReadReq hits
system.cpu7.dcache.WriteReq_hits::switch_cpus7.data     12621059                       # number of WriteReq hits
system.cpu7.dcache.WriteReq_hits::total      12621059                       # number of WriteReq hits
system.cpu7.dcache.LoadLockedReq_hits::switch_cpus7.data       533679                       # number of LoadLockedReq hits
system.cpu7.dcache.LoadLockedReq_hits::total       533679                       # number of LoadLockedReq hits
system.cpu7.dcache.StoreCondReq_hits::switch_cpus7.data       530143                       # number of StoreCondReq hits
system.cpu7.dcache.StoreCondReq_hits::total       530143                       # number of StoreCondReq hits
system.cpu7.dcache.demand_hits::switch_cpus7.data     73033590                       # number of demand (read+write) hits
system.cpu7.dcache.demand_hits::total        73033590                       # number of demand (read+write) hits
system.cpu7.dcache.overall_hits::switch_cpus7.data     73033590                       # number of overall hits
system.cpu7.dcache.overall_hits::total       73033590                       # number of overall hits
system.cpu7.dcache.ReadReq_misses::switch_cpus7.data       295070                       # number of ReadReq misses
system.cpu7.dcache.ReadReq_misses::total       295070                       # number of ReadReq misses
system.cpu7.dcache.WriteReq_misses::switch_cpus7.data        56110                       # number of WriteReq misses
system.cpu7.dcache.WriteReq_misses::total        56110                       # number of WriteReq misses
system.cpu7.dcache.LoadLockedReq_misses::switch_cpus7.data         5843                       # number of LoadLockedReq misses
system.cpu7.dcache.LoadLockedReq_misses::total         5843                       # number of LoadLockedReq misses
system.cpu7.dcache.StoreCondReq_misses::switch_cpus7.data         9023                       # number of StoreCondReq misses
system.cpu7.dcache.StoreCondReq_misses::total         9023                       # number of StoreCondReq misses
system.cpu7.dcache.demand_misses::switch_cpus7.data       351180                       # number of demand (read+write) misses
system.cpu7.dcache.demand_misses::total        351180                       # number of demand (read+write) misses
system.cpu7.dcache.overall_misses::switch_cpus7.data       351180                       # number of overall misses
system.cpu7.dcache.overall_misses::total       351180                       # number of overall misses
system.cpu7.dcache.ReadReq_accesses::switch_cpus7.data     60707601                       # number of ReadReq accesses(hits+misses)
system.cpu7.dcache.ReadReq_accesses::total     60707601                       # number of ReadReq accesses(hits+misses)
system.cpu7.dcache.WriteReq_accesses::switch_cpus7.data     12677169                       # number of WriteReq accesses(hits+misses)
system.cpu7.dcache.WriteReq_accesses::total     12677169                       # number of WriteReq accesses(hits+misses)
system.cpu7.dcache.LoadLockedReq_accesses::switch_cpus7.data       539522                       # number of LoadLockedReq accesses(hits+misses)
system.cpu7.dcache.LoadLockedReq_accesses::total       539522                       # number of LoadLockedReq accesses(hits+misses)
system.cpu7.dcache.StoreCondReq_accesses::switch_cpus7.data       539166                       # number of StoreCondReq accesses(hits+misses)
system.cpu7.dcache.StoreCondReq_accesses::total       539166                       # number of StoreCondReq accesses(hits+misses)
system.cpu7.dcache.demand_accesses::switch_cpus7.data     73384770                       # number of demand (read+write) accesses
system.cpu7.dcache.demand_accesses::total     73384770                       # number of demand (read+write) accesses
system.cpu7.dcache.overall_accesses::switch_cpus7.data     73384770                       # number of overall (read+write) accesses
system.cpu7.dcache.overall_accesses::total     73384770                       # number of overall (read+write) accesses
system.cpu7.dcache.ReadReq_miss_rate::switch_cpus7.data     0.004861                       # miss rate for ReadReq accesses
system.cpu7.dcache.ReadReq_miss_rate::total     0.004861                       # miss rate for ReadReq accesses
system.cpu7.dcache.WriteReq_miss_rate::switch_cpus7.data     0.004426                       # miss rate for WriteReq accesses
system.cpu7.dcache.WriteReq_miss_rate::total     0.004426                       # miss rate for WriteReq accesses
system.cpu7.dcache.LoadLockedReq_miss_rate::switch_cpus7.data     0.010830                       # miss rate for LoadLockedReq accesses
system.cpu7.dcache.LoadLockedReq_miss_rate::total     0.010830                       # miss rate for LoadLockedReq accesses
system.cpu7.dcache.StoreCondReq_miss_rate::switch_cpus7.data     0.016735                       # miss rate for StoreCondReq accesses
system.cpu7.dcache.StoreCondReq_miss_rate::total     0.016735                       # miss rate for StoreCondReq accesses
system.cpu7.dcache.demand_miss_rate::switch_cpus7.data     0.004785                       # miss rate for demand accesses
system.cpu7.dcache.demand_miss_rate::total     0.004785                       # miss rate for demand accesses
system.cpu7.dcache.overall_miss_rate::switch_cpus7.data     0.004785                       # miss rate for overall accesses
system.cpu7.dcache.overall_miss_rate::total     0.004785                       # miss rate for overall accesses
system.cpu7.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu7.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu7.dcache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu7.dcache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu7.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu7.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu7.dcache.fast_writes                      0                       # number of fast writes performed
system.cpu7.dcache.cache_copies                     0                       # number of cache copies performed
system.cpu7.dcache.writebacks::writebacks       132597                       # number of writebacks
system.cpu7.dcache.writebacks::total           132597                       # number of writebacks
system.cpu7.dcache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu7.icache.tags.replacements             7776                       # number of replacements
system.cpu7.icache.tags.tagsinuse          510.182559                       # Cycle average of tags in use
system.cpu7.icache.tags.total_refs          257840274                       # Total number of references to valid blocks.
system.cpu7.icache.tags.sampled_refs             7776                       # Sample count of references to valid blocks.
system.cpu7.icache.tags.avg_refs         33158.471451                       # Average number of references to valid blocks.
system.cpu7.icache.tags.warmup_cycle     2490612475500                       # Cycle when the warmup percentage was hit.
system.cpu7.icache.tags.occ_blocks::cpu7.inst    36.073133                       # Average occupied blocks per requestor
system.cpu7.icache.tags.occ_blocks::switch_cpus7.inst   474.109426                       # Average occupied blocks per requestor
system.cpu7.icache.tags.occ_percent::cpu7.inst     0.070455                       # Average percentage of cache occupancy
system.cpu7.icache.tags.occ_percent::switch_cpus7.inst     0.925995                       # Average percentage of cache occupancy
system.cpu7.icache.tags.occ_percent::total     0.996450                       # Average percentage of cache occupancy
system.cpu7.icache.tags.occ_task_id_blocks::1024          512                       # Occupied blocks per task id
system.cpu7.icache.tags.age_task_id_blocks_1024::1          216                       # Occupied blocks per task id
system.cpu7.icache.tags.age_task_id_blocks_1024::2           41                       # Occupied blocks per task id
system.cpu7.icache.tags.age_task_id_blocks_1024::3           23                       # Occupied blocks per task id
system.cpu7.icache.tags.age_task_id_blocks_1024::4          232                       # Occupied blocks per task id
system.cpu7.icache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu7.icache.tags.tag_accesses        548631837                       # Number of tag accesses
system.cpu7.icache.tags.data_accesses       548631837                       # Number of data accesses
system.cpu7.icache.ReadReq_hits::switch_cpus7.inst    274304247                       # number of ReadReq hits
system.cpu7.icache.ReadReq_hits::total      274304247                       # number of ReadReq hits
system.cpu7.icache.demand_hits::switch_cpus7.inst    274304247                       # number of demand (read+write) hits
system.cpu7.icache.demand_hits::total       274304247                       # number of demand (read+write) hits
system.cpu7.icache.overall_hits::switch_cpus7.inst    274304247                       # number of overall hits
system.cpu7.icache.overall_hits::total      274304247                       # number of overall hits
system.cpu7.icache.ReadReq_misses::switch_cpus7.inst         7781                       # number of ReadReq misses
system.cpu7.icache.ReadReq_misses::total         7781                       # number of ReadReq misses
system.cpu7.icache.demand_misses::switch_cpus7.inst         7781                       # number of demand (read+write) misses
system.cpu7.icache.demand_misses::total          7781                       # number of demand (read+write) misses
system.cpu7.icache.overall_misses::switch_cpus7.inst         7781                       # number of overall misses
system.cpu7.icache.overall_misses::total         7781                       # number of overall misses
system.cpu7.icache.ReadReq_accesses::switch_cpus7.inst    274312028                       # number of ReadReq accesses(hits+misses)
system.cpu7.icache.ReadReq_accesses::total    274312028                       # number of ReadReq accesses(hits+misses)
system.cpu7.icache.demand_accesses::switch_cpus7.inst    274312028                       # number of demand (read+write) accesses
system.cpu7.icache.demand_accesses::total    274312028                       # number of demand (read+write) accesses
system.cpu7.icache.overall_accesses::switch_cpus7.inst    274312028                       # number of overall (read+write) accesses
system.cpu7.icache.overall_accesses::total    274312028                       # number of overall (read+write) accesses
system.cpu7.icache.ReadReq_miss_rate::switch_cpus7.inst     0.000028                       # miss rate for ReadReq accesses
system.cpu7.icache.ReadReq_miss_rate::total     0.000028                       # miss rate for ReadReq accesses
system.cpu7.icache.demand_miss_rate::switch_cpus7.inst     0.000028                       # miss rate for demand accesses
system.cpu7.icache.demand_miss_rate::total     0.000028                       # miss rate for demand accesses
system.cpu7.icache.overall_miss_rate::switch_cpus7.inst     0.000028                       # miss rate for overall accesses
system.cpu7.icache.overall_miss_rate::total     0.000028                       # miss rate for overall accesses
system.cpu7.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu7.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu7.icache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu7.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu7.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu7.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu7.icache.fast_writes                      0                       # number of fast writes performed
system.cpu7.icache.cache_copies                     0                       # number of cache copies performed
system.cpu7.icache.writebacks::writebacks         7776                       # number of writebacks
system.cpu7.icache.writebacks::total             7776                       # number of writebacks
system.cpu7.icache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.disk0.dma_read_full_pages                    0                       # Number of full page size DMA reads (not PRD).
system.disk0.dma_read_bytes                         0                       # Number of bytes transfered via DMA reads (not PRD).
system.disk0.dma_read_txs                           0                       # Number of DMA read transactions (not PRD).
system.disk0.dma_write_full_pages                   0                       # Number of full page size DMA writes.
system.disk0.dma_write_bytes                        0                       # Number of bytes transfered via DMA writes.
system.disk0.dma_write_txs                          0                       # Number of DMA write transactions.
system.disk2.dma_read_full_pages                    0                       # Number of full page size DMA reads (not PRD).
system.disk2.dma_read_bytes                         0                       # Number of bytes transfered via DMA reads (not PRD).
system.disk2.dma_read_txs                           0                       # Number of DMA read transactions (not PRD).
system.disk2.dma_write_full_pages                   0                       # Number of full page size DMA writes.
system.disk2.dma_write_bytes                        0                       # Number of bytes transfered via DMA writes.
system.disk2.dma_write_txs                          0                       # Number of DMA write transactions.
system.iobus.trans_dist::ReadReq                  340                       # Transaction distribution
system.iobus.trans_dist::ReadResp                 340                       # Transaction distribution
system.iobus.trans_dist::WriteReq                1967                       # Transaction distribution
system.iobus.trans_dist::WriteResp               1967                       # Transaction distribution
system.iobus.pkt_count_system.bridge.master::system.tsunami.cchip.pio         3592                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_count_system.bridge.master::system.tsunami.io.pio          450                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_count_system.bridge.master::system.tsunami.uart.pio          572                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_count_system.bridge.master::total         4614                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_count::total                    4614                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_size_system.bridge.master::system.tsunami.cchip.pio        14368                       # Cumulative packet size per connected master and slave (bytes)
system.iobus.pkt_size_system.bridge.master::system.tsunami.io.pio          617                       # Cumulative packet size per connected master and slave (bytes)
system.iobus.pkt_size_system.bridge.master::system.tsunami.uart.pio          286                       # Cumulative packet size per connected master and slave (bytes)
system.iobus.pkt_size_system.bridge.master::total        15271                       # Cumulative packet size per connected master and slave (bytes)
system.iobus.pkt_size::total                    15271                       # Cumulative packet size per connected master and slave (bytes)
system.iocache.tags.replacements                    0                       # number of replacements
system.iocache.tags.tagsinuse                      16                       # Cycle average of tags in use
system.iocache.tags.total_refs                      0                       # Total number of references to valid blocks.
system.iocache.tags.sampled_refs                    0                       # Sample count of references to valid blocks.
system.iocache.tags.avg_refs                      nan                       # Average number of references to valid blocks.
system.iocache.tags.warmup_cycle                    0                       # Cycle when the warmup percentage was hit.
system.iocache.tags.occ_blocks::tsunami.ide           16                       # Average occupied blocks per requestor
system.iocache.tags.occ_percent::tsunami.ide            1                       # Average percentage of cache occupancy
system.iocache.tags.occ_percent::total              1                       # Average percentage of cache occupancy
system.iocache.tags.occ_task_id_blocks::1023           16                       # Occupied blocks per task id
system.iocache.tags.age_task_id_blocks_1023::4           16                       # Occupied blocks per task id
system.iocache.tags.occ_task_id_percent::1023            1                       # Percentage of cache occupancy per task id
system.iocache.tags.tag_accesses                    0                       # Number of tag accesses
system.iocache.tags.data_accesses                   0                       # Number of data accesses
system.iocache.blocked_cycles::no_mshrs             0                       # number of cycles access was blocked
system.iocache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.iocache.blocked::no_mshrs                    0                       # number of cycles access was blocked
system.iocache.blocked::no_targets                  0                       # number of cycles access was blocked
system.iocache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.iocache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.iocache.fast_writes                          0                       # number of fast writes performed
system.iocache.cache_copies                         0                       # number of cache copies performed
system.iocache.no_allocate_misses                   0                       # Number of misses that were no-allocate
system.l2.tags.replacements                   1700380                       # number of replacements
system.l2.tags.tagsinuse                  4060.705553                       # Cycle average of tags in use
system.l2.tags.total_refs                     2398940                       # Total number of references to valid blocks.
system.l2.tags.sampled_refs                   1700380                       # Sample count of references to valid blocks.
system.l2.tags.avg_refs                      1.410826                       # Average number of references to valid blocks.
system.l2.tags.warmup_cycle                         0                       # Cycle when the warmup percentage was hit.
system.l2.tags.occ_blocks::writebacks      740.999996                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::switch_cpus0.inst     7.477397                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::switch_cpus0.data   384.629855                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::switch_cpus1.inst     7.386818                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::switch_cpus1.data   411.412907                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::switch_cpus2.inst     3.875174                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::switch_cpus2.data   386.154798                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::switch_cpus3.inst     2.077158                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::switch_cpus3.data   390.684654                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::switch_cpus4.inst     2.774520                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::switch_cpus4.data   425.992538                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::switch_cpus5.inst    13.442338                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::switch_cpus5.data   475.410786                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::switch_cpus6.inst     2.707589                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::switch_cpus6.data   480.271553                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::switch_cpus7.inst     2.156469                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::switch_cpus7.data   323.251005                       # Average occupied blocks per requestor
system.l2.tags.occ_percent::writebacks       0.180908                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::switch_cpus0.inst     0.001826                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::switch_cpus0.data     0.093904                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::switch_cpus1.inst     0.001803                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::switch_cpus1.data     0.100443                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::switch_cpus2.inst     0.000946                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::switch_cpus2.data     0.094276                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::switch_cpus3.inst     0.000507                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::switch_cpus3.data     0.095382                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::switch_cpus4.inst     0.000677                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::switch_cpus4.data     0.104002                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::switch_cpus5.inst     0.003282                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::switch_cpus5.data     0.116067                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::switch_cpus6.inst     0.000661                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::switch_cpus6.data     0.117254                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::switch_cpus7.inst     0.000526                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::switch_cpus7.data     0.078919                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::total            0.991383                       # Average percentage of cache occupancy
system.l2.tags.occ_task_id_blocks::1024          4067                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::0          286                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::1         3781                       # Occupied blocks per task id
system.l2.tags.occ_task_id_percent::1024     0.992920                       # Percentage of cache occupancy per task id
system.l2.tags.tag_accesses                  40667615                       # Number of tag accesses
system.l2.tags.data_accesses                 40667615                       # Number of data accesses
system.l2.WritebackDirty_hits::writebacks      1019264                       # number of WritebackDirty hits
system.l2.WritebackDirty_hits::total          1019264                       # number of WritebackDirty hits
system.l2.WritebackClean_hits::writebacks        11266                       # number of WritebackClean hits
system.l2.WritebackClean_hits::total            11266                       # number of WritebackClean hits
system.l2.UpgradeReq_hits::switch_cpus0.data          288                       # number of UpgradeReq hits
system.l2.UpgradeReq_hits::switch_cpus1.data          168                       # number of UpgradeReq hits
system.l2.UpgradeReq_hits::switch_cpus2.data          156                       # number of UpgradeReq hits
system.l2.UpgradeReq_hits::switch_cpus3.data           53                       # number of UpgradeReq hits
system.l2.UpgradeReq_hits::switch_cpus4.data           38                       # number of UpgradeReq hits
system.l2.UpgradeReq_hits::switch_cpus5.data           63                       # number of UpgradeReq hits
system.l2.UpgradeReq_hits::switch_cpus6.data           48                       # number of UpgradeReq hits
system.l2.UpgradeReq_hits::switch_cpus7.data          111                       # number of UpgradeReq hits
system.l2.UpgradeReq_hits::total                  925                       # number of UpgradeReq hits
system.l2.SCUpgradeReq_hits::switch_cpus0.data          361                       # number of SCUpgradeReq hits
system.l2.SCUpgradeReq_hits::switch_cpus1.data           36                       # number of SCUpgradeReq hits
system.l2.SCUpgradeReq_hits::switch_cpus2.data           70                       # number of SCUpgradeReq hits
system.l2.SCUpgradeReq_hits::switch_cpus3.data           40                       # number of SCUpgradeReq hits
system.l2.SCUpgradeReq_hits::switch_cpus4.data           27                       # number of SCUpgradeReq hits
system.l2.SCUpgradeReq_hits::switch_cpus5.data           77                       # number of SCUpgradeReq hits
system.l2.SCUpgradeReq_hits::switch_cpus6.data           40                       # number of SCUpgradeReq hits
system.l2.SCUpgradeReq_hits::switch_cpus7.data          200                       # number of SCUpgradeReq hits
system.l2.SCUpgradeReq_hits::total                851                       # number of SCUpgradeReq hits
system.l2.ReadExReq_hits::switch_cpus0.data         4032                       # number of ReadExReq hits
system.l2.ReadExReq_hits::switch_cpus1.data         5124                       # number of ReadExReq hits
system.l2.ReadExReq_hits::switch_cpus2.data         4331                       # number of ReadExReq hits
system.l2.ReadExReq_hits::switch_cpus3.data         3808                       # number of ReadExReq hits
system.l2.ReadExReq_hits::switch_cpus4.data         3964                       # number of ReadExReq hits
system.l2.ReadExReq_hits::switch_cpus5.data         4525                       # number of ReadExReq hits
system.l2.ReadExReq_hits::switch_cpus6.data         3805                       # number of ReadExReq hits
system.l2.ReadExReq_hits::switch_cpus7.data         3549                       # number of ReadExReq hits
system.l2.ReadExReq_hits::total                 33138                       # number of ReadExReq hits
system.l2.ReadCleanReq_hits::switch_cpus0.inst         7387                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_hits::switch_cpus1.inst         6962                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_hits::switch_cpus2.inst        11284                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_hits::switch_cpus3.inst         5359                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_hits::switch_cpus4.inst         5242                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_hits::switch_cpus5.inst         5676                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_hits::switch_cpus6.inst         7112                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_hits::switch_cpus7.inst         7187                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_hits::total              56209                       # number of ReadCleanReq hits
system.l2.ReadSharedReq_hits::switch_cpus0.data       144662                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_hits::switch_cpus1.data       130551                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_hits::switch_cpus2.data       126883                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_hits::switch_cpus3.data       140190                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_hits::switch_cpus4.data       150708                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_hits::switch_cpus5.data        95481                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_hits::switch_cpus6.data       110392                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_hits::switch_cpus7.data       151089                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_hits::total           1049956                       # number of ReadSharedReq hits
system.l2.demand_hits::switch_cpus0.inst         7387                       # number of demand (read+write) hits
system.l2.demand_hits::switch_cpus0.data       148694                       # number of demand (read+write) hits
system.l2.demand_hits::switch_cpus1.inst         6962                       # number of demand (read+write) hits
system.l2.demand_hits::switch_cpus1.data       135675                       # number of demand (read+write) hits
system.l2.demand_hits::switch_cpus2.inst        11284                       # number of demand (read+write) hits
system.l2.demand_hits::switch_cpus2.data       131214                       # number of demand (read+write) hits
system.l2.demand_hits::switch_cpus3.inst         5359                       # number of demand (read+write) hits
system.l2.demand_hits::switch_cpus3.data       143998                       # number of demand (read+write) hits
system.l2.demand_hits::switch_cpus4.inst         5242                       # number of demand (read+write) hits
system.l2.demand_hits::switch_cpus4.data       154672                       # number of demand (read+write) hits
system.l2.demand_hits::switch_cpus5.inst         5676                       # number of demand (read+write) hits
system.l2.demand_hits::switch_cpus5.data       100006                       # number of demand (read+write) hits
system.l2.demand_hits::switch_cpus6.inst         7112                       # number of demand (read+write) hits
system.l2.demand_hits::switch_cpus6.data       114197                       # number of demand (read+write) hits
system.l2.demand_hits::switch_cpus7.inst         7187                       # number of demand (read+write) hits
system.l2.demand_hits::switch_cpus7.data       154638                       # number of demand (read+write) hits
system.l2.demand_hits::total                  1139303                       # number of demand (read+write) hits
system.l2.overall_hits::switch_cpus0.inst         7387                       # number of overall hits
system.l2.overall_hits::switch_cpus0.data       148694                       # number of overall hits
system.l2.overall_hits::switch_cpus1.inst         6962                       # number of overall hits
system.l2.overall_hits::switch_cpus1.data       135675                       # number of overall hits
system.l2.overall_hits::switch_cpus2.inst        11284                       # number of overall hits
system.l2.overall_hits::switch_cpus2.data       131214                       # number of overall hits
system.l2.overall_hits::switch_cpus3.inst         5359                       # number of overall hits
system.l2.overall_hits::switch_cpus3.data       143998                       # number of overall hits
system.l2.overall_hits::switch_cpus4.inst         5242                       # number of overall hits
system.l2.overall_hits::switch_cpus4.data       154672                       # number of overall hits
system.l2.overall_hits::switch_cpus5.inst         5676                       # number of overall hits
system.l2.overall_hits::switch_cpus5.data       100006                       # number of overall hits
system.l2.overall_hits::switch_cpus6.inst         7112                       # number of overall hits
system.l2.overall_hits::switch_cpus6.data       114197                       # number of overall hits
system.l2.overall_hits::switch_cpus7.inst         7187                       # number of overall hits
system.l2.overall_hits::switch_cpus7.data       154638                       # number of overall hits
system.l2.overall_hits::total                 1139303                       # number of overall hits
system.l2.UpgradeReq_misses::switch_cpus0.data          343                       # number of UpgradeReq misses
system.l2.UpgradeReq_misses::switch_cpus1.data          422                       # number of UpgradeReq misses
system.l2.UpgradeReq_misses::switch_cpus2.data          409                       # number of UpgradeReq misses
system.l2.UpgradeReq_misses::switch_cpus3.data          312                       # number of UpgradeReq misses
system.l2.UpgradeReq_misses::switch_cpus4.data          149                       # number of UpgradeReq misses
system.l2.UpgradeReq_misses::switch_cpus5.data          439                       # number of UpgradeReq misses
system.l2.UpgradeReq_misses::switch_cpus6.data          362                       # number of UpgradeReq misses
system.l2.UpgradeReq_misses::switch_cpus7.data          421                       # number of UpgradeReq misses
system.l2.UpgradeReq_misses::total               2857                       # number of UpgradeReq misses
system.l2.SCUpgradeReq_misses::switch_cpus0.data          260                       # number of SCUpgradeReq misses
system.l2.SCUpgradeReq_misses::switch_cpus1.data           66                       # number of SCUpgradeReq misses
system.l2.SCUpgradeReq_misses::switch_cpus2.data           85                       # number of SCUpgradeReq misses
system.l2.SCUpgradeReq_misses::switch_cpus3.data           97                       # number of SCUpgradeReq misses
system.l2.SCUpgradeReq_misses::switch_cpus4.data           91                       # number of SCUpgradeReq misses
system.l2.SCUpgradeReq_misses::switch_cpus5.data          119                       # number of SCUpgradeReq misses
system.l2.SCUpgradeReq_misses::switch_cpus6.data          109                       # number of SCUpgradeReq misses
system.l2.SCUpgradeReq_misses::switch_cpus7.data          130                       # number of SCUpgradeReq misses
system.l2.SCUpgradeReq_misses::total              957                       # number of SCUpgradeReq misses
system.l2.ReadExReq_misses::switch_cpus0.data        35045                       # number of ReadExReq misses
system.l2.ReadExReq_misses::switch_cpus1.data        38381                       # number of ReadExReq misses
system.l2.ReadExReq_misses::switch_cpus2.data        39567                       # number of ReadExReq misses
system.l2.ReadExReq_misses::switch_cpus3.data        36760                       # number of ReadExReq misses
system.l2.ReadExReq_misses::switch_cpus4.data        36772                       # number of ReadExReq misses
system.l2.ReadExReq_misses::switch_cpus5.data        34993                       # number of ReadExReq misses
system.l2.ReadExReq_misses::switch_cpus6.data        35493                       # number of ReadExReq misses
system.l2.ReadExReq_misses::switch_cpus7.data        33507                       # number of ReadExReq misses
system.l2.ReadExReq_misses::total              290518                       # number of ReadExReq misses
system.l2.ReadCleanReq_misses::switch_cpus0.inst         1770                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_misses::switch_cpus1.inst          998                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_misses::switch_cpus2.inst         1890                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_misses::switch_cpus3.inst         1150                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_misses::switch_cpus4.inst         1137                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_misses::switch_cpus5.inst         2492                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_misses::switch_cpus6.inst          773                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_misses::switch_cpus7.inst          594                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_misses::total            10804                       # number of ReadCleanReq misses
system.l2.ReadSharedReq_misses::switch_cpus0.data       142523                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_misses::switch_cpus1.data       143724                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_misses::switch_cpus2.data       142008                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_misses::switch_cpus3.data       149072                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_misses::switch_cpus4.data       154561                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_misses::switch_cpus5.data       159523                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_misses::switch_cpus6.data       161444                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_misses::switch_cpus7.data       127626                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_misses::total         1180481                       # number of ReadSharedReq misses
system.l2.demand_misses::switch_cpus0.inst         1770                       # number of demand (read+write) misses
system.l2.demand_misses::switch_cpus0.data       177568                       # number of demand (read+write) misses
system.l2.demand_misses::switch_cpus1.inst          998                       # number of demand (read+write) misses
system.l2.demand_misses::switch_cpus1.data       182105                       # number of demand (read+write) misses
system.l2.demand_misses::switch_cpus2.inst         1890                       # number of demand (read+write) misses
system.l2.demand_misses::switch_cpus2.data       181575                       # number of demand (read+write) misses
system.l2.demand_misses::switch_cpus3.inst         1150                       # number of demand (read+write) misses
system.l2.demand_misses::switch_cpus3.data       185832                       # number of demand (read+write) misses
system.l2.demand_misses::switch_cpus4.inst         1137                       # number of demand (read+write) misses
system.l2.demand_misses::switch_cpus4.data       191333                       # number of demand (read+write) misses
system.l2.demand_misses::switch_cpus5.inst         2492                       # number of demand (read+write) misses
system.l2.demand_misses::switch_cpus5.data       194516                       # number of demand (read+write) misses
system.l2.demand_misses::switch_cpus6.inst          773                       # number of demand (read+write) misses
system.l2.demand_misses::switch_cpus6.data       196937                       # number of demand (read+write) misses
system.l2.demand_misses::switch_cpus7.inst          594                       # number of demand (read+write) misses
system.l2.demand_misses::switch_cpus7.data       161133                       # number of demand (read+write) misses
system.l2.demand_misses::total                1481803                       # number of demand (read+write) misses
system.l2.overall_misses::switch_cpus0.inst         1770                       # number of overall misses
system.l2.overall_misses::switch_cpus0.data       177568                       # number of overall misses
system.l2.overall_misses::switch_cpus1.inst          998                       # number of overall misses
system.l2.overall_misses::switch_cpus1.data       182105                       # number of overall misses
system.l2.overall_misses::switch_cpus2.inst         1890                       # number of overall misses
system.l2.overall_misses::switch_cpus2.data       181575                       # number of overall misses
system.l2.overall_misses::switch_cpus3.inst         1150                       # number of overall misses
system.l2.overall_misses::switch_cpus3.data       185832                       # number of overall misses
system.l2.overall_misses::switch_cpus4.inst         1137                       # number of overall misses
system.l2.overall_misses::switch_cpus4.data       191333                       # number of overall misses
system.l2.overall_misses::switch_cpus5.inst         2492                       # number of overall misses
system.l2.overall_misses::switch_cpus5.data       194516                       # number of overall misses
system.l2.overall_misses::switch_cpus6.inst          773                       # number of overall misses
system.l2.overall_misses::switch_cpus6.data       196937                       # number of overall misses
system.l2.overall_misses::switch_cpus7.inst          594                       # number of overall misses
system.l2.overall_misses::switch_cpus7.data       161133                       # number of overall misses
system.l2.overall_misses::total               1481803                       # number of overall misses
system.l2.WritebackDirty_accesses::writebacks      1019264                       # number of WritebackDirty accesses(hits+misses)
system.l2.WritebackDirty_accesses::total      1019264                       # number of WritebackDirty accesses(hits+misses)
system.l2.WritebackClean_accesses::writebacks        11266                       # number of WritebackClean accesses(hits+misses)
system.l2.WritebackClean_accesses::total        11266                       # number of WritebackClean accesses(hits+misses)
system.l2.UpgradeReq_accesses::switch_cpus0.data          631                       # number of UpgradeReq accesses(hits+misses)
system.l2.UpgradeReq_accesses::switch_cpus1.data          590                       # number of UpgradeReq accesses(hits+misses)
system.l2.UpgradeReq_accesses::switch_cpus2.data          565                       # number of UpgradeReq accesses(hits+misses)
system.l2.UpgradeReq_accesses::switch_cpus3.data          365                       # number of UpgradeReq accesses(hits+misses)
system.l2.UpgradeReq_accesses::switch_cpus4.data          187                       # number of UpgradeReq accesses(hits+misses)
system.l2.UpgradeReq_accesses::switch_cpus5.data          502                       # number of UpgradeReq accesses(hits+misses)
system.l2.UpgradeReq_accesses::switch_cpus6.data          410                       # number of UpgradeReq accesses(hits+misses)
system.l2.UpgradeReq_accesses::switch_cpus7.data          532                       # number of UpgradeReq accesses(hits+misses)
system.l2.UpgradeReq_accesses::total             3782                       # number of UpgradeReq accesses(hits+misses)
system.l2.SCUpgradeReq_accesses::switch_cpus0.data          621                       # number of SCUpgradeReq accesses(hits+misses)
system.l2.SCUpgradeReq_accesses::switch_cpus1.data          102                       # number of SCUpgradeReq accesses(hits+misses)
system.l2.SCUpgradeReq_accesses::switch_cpus2.data          155                       # number of SCUpgradeReq accesses(hits+misses)
system.l2.SCUpgradeReq_accesses::switch_cpus3.data          137                       # number of SCUpgradeReq accesses(hits+misses)
system.l2.SCUpgradeReq_accesses::switch_cpus4.data          118                       # number of SCUpgradeReq accesses(hits+misses)
system.l2.SCUpgradeReq_accesses::switch_cpus5.data          196                       # number of SCUpgradeReq accesses(hits+misses)
system.l2.SCUpgradeReq_accesses::switch_cpus6.data          149                       # number of SCUpgradeReq accesses(hits+misses)
system.l2.SCUpgradeReq_accesses::switch_cpus7.data          330                       # number of SCUpgradeReq accesses(hits+misses)
system.l2.SCUpgradeReq_accesses::total           1808                       # number of SCUpgradeReq accesses(hits+misses)
system.l2.ReadExReq_accesses::switch_cpus0.data        39077                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::switch_cpus1.data        43505                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::switch_cpus2.data        43898                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::switch_cpus3.data        40568                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::switch_cpus4.data        40736                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::switch_cpus5.data        39518                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::switch_cpus6.data        39298                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::switch_cpus7.data        37056                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::total            323656                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadCleanReq_accesses::switch_cpus0.inst         9157                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_accesses::switch_cpus1.inst         7960                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_accesses::switch_cpus2.inst        13174                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_accesses::switch_cpus3.inst         6509                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_accesses::switch_cpus4.inst         6379                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_accesses::switch_cpus5.inst         8168                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_accesses::switch_cpus6.inst         7885                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_accesses::switch_cpus7.inst         7781                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_accesses::total          67013                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadSharedReq_accesses::switch_cpus0.data       287185                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_accesses::switch_cpus1.data       274275                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_accesses::switch_cpus2.data       268891                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_accesses::switch_cpus3.data       289262                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_accesses::switch_cpus4.data       305269                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_accesses::switch_cpus5.data       255004                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_accesses::switch_cpus6.data       271836                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_accesses::switch_cpus7.data       278715                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_accesses::total       2230437                       # number of ReadSharedReq accesses(hits+misses)
system.l2.demand_accesses::switch_cpus0.inst         9157                       # number of demand (read+write) accesses
system.l2.demand_accesses::switch_cpus0.data       326262                       # number of demand (read+write) accesses
system.l2.demand_accesses::switch_cpus1.inst         7960                       # number of demand (read+write) accesses
system.l2.demand_accesses::switch_cpus1.data       317780                       # number of demand (read+write) accesses
system.l2.demand_accesses::switch_cpus2.inst        13174                       # number of demand (read+write) accesses
system.l2.demand_accesses::switch_cpus2.data       312789                       # number of demand (read+write) accesses
system.l2.demand_accesses::switch_cpus3.inst         6509                       # number of demand (read+write) accesses
system.l2.demand_accesses::switch_cpus3.data       329830                       # number of demand (read+write) accesses
system.l2.demand_accesses::switch_cpus4.inst         6379                       # number of demand (read+write) accesses
system.l2.demand_accesses::switch_cpus4.data       346005                       # number of demand (read+write) accesses
system.l2.demand_accesses::switch_cpus5.inst         8168                       # number of demand (read+write) accesses
system.l2.demand_accesses::switch_cpus5.data       294522                       # number of demand (read+write) accesses
system.l2.demand_accesses::switch_cpus6.inst         7885                       # number of demand (read+write) accesses
system.l2.demand_accesses::switch_cpus6.data       311134                       # number of demand (read+write) accesses
system.l2.demand_accesses::switch_cpus7.inst         7781                       # number of demand (read+write) accesses
system.l2.demand_accesses::switch_cpus7.data       315771                       # number of demand (read+write) accesses
system.l2.demand_accesses::total              2621106                       # number of demand (read+write) accesses
system.l2.overall_accesses::switch_cpus0.inst         9157                       # number of overall (read+write) accesses
system.l2.overall_accesses::switch_cpus0.data       326262                       # number of overall (read+write) accesses
system.l2.overall_accesses::switch_cpus1.inst         7960                       # number of overall (read+write) accesses
system.l2.overall_accesses::switch_cpus1.data       317780                       # number of overall (read+write) accesses
system.l2.overall_accesses::switch_cpus2.inst        13174                       # number of overall (read+write) accesses
system.l2.overall_accesses::switch_cpus2.data       312789                       # number of overall (read+write) accesses
system.l2.overall_accesses::switch_cpus3.inst         6509                       # number of overall (read+write) accesses
system.l2.overall_accesses::switch_cpus3.data       329830                       # number of overall (read+write) accesses
system.l2.overall_accesses::switch_cpus4.inst         6379                       # number of overall (read+write) accesses
system.l2.overall_accesses::switch_cpus4.data       346005                       # number of overall (read+write) accesses
system.l2.overall_accesses::switch_cpus5.inst         8168                       # number of overall (read+write) accesses
system.l2.overall_accesses::switch_cpus5.data       294522                       # number of overall (read+write) accesses
system.l2.overall_accesses::switch_cpus6.inst         7885                       # number of overall (read+write) accesses
system.l2.overall_accesses::switch_cpus6.data       311134                       # number of overall (read+write) accesses
system.l2.overall_accesses::switch_cpus7.inst         7781                       # number of overall (read+write) accesses
system.l2.overall_accesses::switch_cpus7.data       315771                       # number of overall (read+write) accesses
system.l2.overall_accesses::total             2621106                       # number of overall (read+write) accesses
system.l2.UpgradeReq_miss_rate::switch_cpus0.data     0.543582                       # miss rate for UpgradeReq accesses
system.l2.UpgradeReq_miss_rate::switch_cpus1.data     0.715254                       # miss rate for UpgradeReq accesses
system.l2.UpgradeReq_miss_rate::switch_cpus2.data     0.723894                       # miss rate for UpgradeReq accesses
system.l2.UpgradeReq_miss_rate::switch_cpus3.data     0.854795                       # miss rate for UpgradeReq accesses
system.l2.UpgradeReq_miss_rate::switch_cpus4.data     0.796791                       # miss rate for UpgradeReq accesses
system.l2.UpgradeReq_miss_rate::switch_cpus5.data     0.874502                       # miss rate for UpgradeReq accesses
system.l2.UpgradeReq_miss_rate::switch_cpus6.data     0.882927                       # miss rate for UpgradeReq accesses
system.l2.UpgradeReq_miss_rate::switch_cpus7.data     0.791353                       # miss rate for UpgradeReq accesses
system.l2.UpgradeReq_miss_rate::total        0.755420                       # miss rate for UpgradeReq accesses
system.l2.SCUpgradeReq_miss_rate::switch_cpus0.data     0.418680                       # miss rate for SCUpgradeReq accesses
system.l2.SCUpgradeReq_miss_rate::switch_cpus1.data     0.647059                       # miss rate for SCUpgradeReq accesses
system.l2.SCUpgradeReq_miss_rate::switch_cpus2.data     0.548387                       # miss rate for SCUpgradeReq accesses
system.l2.SCUpgradeReq_miss_rate::switch_cpus3.data     0.708029                       # miss rate for SCUpgradeReq accesses
system.l2.SCUpgradeReq_miss_rate::switch_cpus4.data     0.771186                       # miss rate for SCUpgradeReq accesses
system.l2.SCUpgradeReq_miss_rate::switch_cpus5.data     0.607143                       # miss rate for SCUpgradeReq accesses
system.l2.SCUpgradeReq_miss_rate::switch_cpus6.data     0.731544                       # miss rate for SCUpgradeReq accesses
system.l2.SCUpgradeReq_miss_rate::switch_cpus7.data     0.393939                       # miss rate for SCUpgradeReq accesses
system.l2.SCUpgradeReq_miss_rate::total      0.529314                       # miss rate for SCUpgradeReq accesses
system.l2.ReadExReq_miss_rate::switch_cpus0.data     0.896819                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_miss_rate::switch_cpus1.data     0.882220                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_miss_rate::switch_cpus2.data     0.901339                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_miss_rate::switch_cpus3.data     0.906133                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_miss_rate::switch_cpus4.data     0.902690                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_miss_rate::switch_cpus5.data     0.885495                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_miss_rate::switch_cpus6.data     0.903176                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_miss_rate::switch_cpus7.data     0.904226                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_miss_rate::total         0.897614                       # miss rate for ReadExReq accesses
system.l2.ReadCleanReq_miss_rate::switch_cpus0.inst     0.193295                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_miss_rate::switch_cpus1.inst     0.125377                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_miss_rate::switch_cpus2.inst     0.143464                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_miss_rate::switch_cpus3.inst     0.176678                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_miss_rate::switch_cpus4.inst     0.178241                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_miss_rate::switch_cpus5.inst     0.305093                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_miss_rate::switch_cpus6.inst     0.098034                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_miss_rate::switch_cpus7.inst     0.076340                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_miss_rate::total      0.161222                       # miss rate for ReadCleanReq accesses
system.l2.ReadSharedReq_miss_rate::switch_cpus0.data     0.496276                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_miss_rate::switch_cpus1.data     0.524014                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_miss_rate::switch_cpus2.data     0.528125                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_miss_rate::switch_cpus3.data     0.515353                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_miss_rate::switch_cpus4.data     0.506311                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_miss_rate::switch_cpus5.data     0.625571                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_miss_rate::switch_cpus6.data     0.593902                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_miss_rate::switch_cpus7.data     0.457909                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_miss_rate::total     0.529260                       # miss rate for ReadSharedReq accesses
system.l2.demand_miss_rate::switch_cpus0.inst     0.193295                       # miss rate for demand accesses
system.l2.demand_miss_rate::switch_cpus0.data     0.544250                       # miss rate for demand accesses
system.l2.demand_miss_rate::switch_cpus1.inst     0.125377                       # miss rate for demand accesses
system.l2.demand_miss_rate::switch_cpus1.data     0.573054                       # miss rate for demand accesses
system.l2.demand_miss_rate::switch_cpus2.inst     0.143464                       # miss rate for demand accesses
system.l2.demand_miss_rate::switch_cpus2.data     0.580503                       # miss rate for demand accesses
system.l2.demand_miss_rate::switch_cpus3.inst     0.176678                       # miss rate for demand accesses
system.l2.demand_miss_rate::switch_cpus3.data     0.563418                       # miss rate for demand accesses
system.l2.demand_miss_rate::switch_cpus4.inst     0.178241                       # miss rate for demand accesses
system.l2.demand_miss_rate::switch_cpus4.data     0.552978                       # miss rate for demand accesses
system.l2.demand_miss_rate::switch_cpus5.inst     0.305093                       # miss rate for demand accesses
system.l2.demand_miss_rate::switch_cpus5.data     0.660446                       # miss rate for demand accesses
system.l2.demand_miss_rate::switch_cpus6.inst     0.098034                       # miss rate for demand accesses
system.l2.demand_miss_rate::switch_cpus6.data     0.632965                       # miss rate for demand accesses
system.l2.demand_miss_rate::switch_cpus7.inst     0.076340                       # miss rate for demand accesses
system.l2.demand_miss_rate::switch_cpus7.data     0.510284                       # miss rate for demand accesses
system.l2.demand_miss_rate::total            0.565335                       # miss rate for demand accesses
system.l2.overall_miss_rate::switch_cpus0.inst     0.193295                       # miss rate for overall accesses
system.l2.overall_miss_rate::switch_cpus0.data     0.544250                       # miss rate for overall accesses
system.l2.overall_miss_rate::switch_cpus1.inst     0.125377                       # miss rate for overall accesses
system.l2.overall_miss_rate::switch_cpus1.data     0.573054                       # miss rate for overall accesses
system.l2.overall_miss_rate::switch_cpus2.inst     0.143464                       # miss rate for overall accesses
system.l2.overall_miss_rate::switch_cpus2.data     0.580503                       # miss rate for overall accesses
system.l2.overall_miss_rate::switch_cpus3.inst     0.176678                       # miss rate for overall accesses
system.l2.overall_miss_rate::switch_cpus3.data     0.563418                       # miss rate for overall accesses
system.l2.overall_miss_rate::switch_cpus4.inst     0.178241                       # miss rate for overall accesses
system.l2.overall_miss_rate::switch_cpus4.data     0.552978                       # miss rate for overall accesses
system.l2.overall_miss_rate::switch_cpus5.inst     0.305093                       # miss rate for overall accesses
system.l2.overall_miss_rate::switch_cpus5.data     0.660446                       # miss rate for overall accesses
system.l2.overall_miss_rate::switch_cpus6.inst     0.098034                       # miss rate for overall accesses
system.l2.overall_miss_rate::switch_cpus6.data     0.632965                       # miss rate for overall accesses
system.l2.overall_miss_rate::switch_cpus7.inst     0.076340                       # miss rate for overall accesses
system.l2.overall_miss_rate::switch_cpus7.data     0.510284                       # miss rate for overall accesses
system.l2.overall_miss_rate::total           0.565335                       # miss rate for overall accesses
system.l2.blocked_cycles::no_mshrs                  0                       # number of cycles access was blocked
system.l2.blocked_cycles::no_targets                0                       # number of cycles access was blocked
system.l2.blocked::no_mshrs                         0                       # number of cycles access was blocked
system.l2.blocked::no_targets                       0                       # number of cycles access was blocked
system.l2.avg_blocked_cycles::no_mshrs            nan                       # average number of cycles each access was blocked
system.l2.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.l2.fast_writes                               0                       # number of fast writes performed
system.l2.cache_copies                              0                       # number of cache copies performed
system.l2.writebacks::writebacks               702733                       # number of writebacks
system.l2.writebacks::total                    702733                       # number of writebacks
system.l2.no_allocate_misses                        0                       # Number of misses that were no-allocate
system.membus.trans_dist::ReadReq                 340                       # Transaction distribution
system.membus.trans_dist::ReadResp            1191625                       # Transaction distribution
system.membus.trans_dist::WriteReq               1967                       # Transaction distribution
system.membus.trans_dist::WriteResp              1967                       # Transaction distribution
system.membus.trans_dist::WritebackDirty       702733                       # Transaction distribution
system.membus.trans_dist::CleanEvict           735420                       # Transaction distribution
system.membus.trans_dist::UpgradeReq            65878                       # Transaction distribution
system.membus.trans_dist::SCUpgradeReq          38687                       # Transaction distribution
system.membus.trans_dist::UpgradeResp            4130                       # Transaction distribution
system.membus.trans_dist::ReadExReq            326540                       # Transaction distribution
system.membus.trans_dist::ReadExResp           290202                       # Transaction distribution
system.membus.trans_dist::ReadSharedReq       1191285                       # Transaction distribution
system.membus.pkt_count_system.l2.mem_side::system.bridge.slave         4614                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.l2.mem_side::system.mem_ctrls.port      4546160                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.l2.mem_side::total      4550774                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count::total                4550774                       # Packet count per connected master and slave (bytes)
system.membus.pkt_size_system.l2.mem_side::system.bridge.slave        15271                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.l2.mem_side::system.mem_ctrls.port    139790080                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.l2.mem_side::total    139805351                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size::total               139805351                       # Cumulative packet size per connected master and slave (bytes)
system.membus.snoops                                0                       # Total snoops (count)
system.membus.snoop_fanout::samples           3062856                       # Request fanout histogram
system.membus.snoop_fanout::mean                    1                       # Request fanout histogram
system.membus.snoop_fanout::stdev                   0                       # Request fanout histogram
system.membus.snoop_fanout::underflows              0      0.00%      0.00% # Request fanout histogram
system.membus.snoop_fanout::0                       0      0.00%      0.00% # Request fanout histogram
system.membus.snoop_fanout::1                 3062856    100.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::2                       0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::overflows               0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::min_value               1                       # Request fanout histogram
system.membus.snoop_fanout::max_value               1                       # Request fanout histogram
system.membus.snoop_fanout::total             3062856                       # Request fanout histogram
system.switch_cpus0.dtb.fetch_hits                  0                       # ITB hits
system.switch_cpus0.dtb.fetch_misses                0                       # ITB misses
system.switch_cpus0.dtb.fetch_acv                   0                       # ITB acv
system.switch_cpus0.dtb.fetch_accesses              0                       # ITB accesses
system.switch_cpus0.dtb.read_hits            62878567                       # DTB read hits
system.switch_cpus0.dtb.read_misses              7516                       # DTB read misses
system.switch_cpus0.dtb.read_acv                    0                       # DTB read access violations
system.switch_cpus0.dtb.read_accesses        62762234                       # DTB read accesses
system.switch_cpus0.dtb.write_hits           13683036                       # DTB write hits
system.switch_cpus0.dtb.write_misses             1526                       # DTB write misses
system.switch_cpus0.dtb.write_acv                   0                       # DTB write access violations
system.switch_cpus0.dtb.write_accesses       13533971                       # DTB write accesses
system.switch_cpus0.dtb.data_hits            76561603                       # DTB hits
system.switch_cpus0.dtb.data_misses              9042                       # DTB misses
system.switch_cpus0.dtb.data_acv                    0                       # DTB access violations
system.switch_cpus0.dtb.data_accesses        76296205                       # DTB accesses
system.switch_cpus0.itb.fetch_hits          280348045                       # ITB hits
system.switch_cpus0.itb.fetch_misses               17                       # ITB misses
system.switch_cpus0.itb.fetch_acv                   0                       # ITB acv
system.switch_cpus0.itb.fetch_accesses      280348062                       # ITB accesses
system.switch_cpus0.itb.read_hits                   0                       # DTB read hits
system.switch_cpus0.itb.read_misses                 0                       # DTB read misses
system.switch_cpus0.itb.read_acv                    0                       # DTB read access violations
system.switch_cpus0.itb.read_accesses               0                       # DTB read accesses
system.switch_cpus0.itb.write_hits                  0                       # DTB write hits
system.switch_cpus0.itb.write_misses                0                       # DTB write misses
system.switch_cpus0.itb.write_acv                   0                       # DTB write access violations
system.switch_cpus0.itb.write_accesses              0                       # DTB write accesses
system.switch_cpus0.itb.data_hits                   0                       # DTB hits
system.switch_cpus0.itb.data_misses                 0                       # DTB misses
system.switch_cpus0.itb.data_acv                    0                       # DTB access violations
system.switch_cpus0.itb.data_accesses               0                       # DTB accesses
system.switch_cpus0.numCycles               303675579                       # number of cpu cycles simulated
system.switch_cpus0.numWorkItemsStarted             0                       # number of work items this cpu started
system.switch_cpus0.numWorkItemsCompleted            0                       # number of work items this cpu completed
system.switch_cpus0.kern.inst.arm                   0                       # number of arm instructions executed
system.switch_cpus0.kern.inst.quiesce               0                       # number of quiesce instructions executed
system.switch_cpus0.kern.inst.hwrei                 0                       # number of hwrei instructions executed
system.switch_cpus0.kern.mode_switch::kernel            0                       # number of protection mode switches
system.switch_cpus0.kern.mode_switch::user            0                       # number of protection mode switches
system.switch_cpus0.kern.mode_switch::idle            0                       # number of protection mode switches
system.switch_cpus0.kern.mode_good::kernel            0                      
system.switch_cpus0.kern.mode_good::user            0                      
system.switch_cpus0.kern.mode_good::idle            0                      
system.switch_cpus0.kern.mode_switch_good::kernel          nan                       # fraction of useful protection mode switches
system.switch_cpus0.kern.mode_switch_good::user          nan                       # fraction of useful protection mode switches
system.switch_cpus0.kern.mode_switch_good::idle          nan                       # fraction of useful protection mode switches
system.switch_cpus0.kern.mode_switch_good::total          nan                       # fraction of useful protection mode switches
system.switch_cpus0.kern.mode_ticks::kernel            0                       # number of ticks spent at the given mode
system.switch_cpus0.kern.mode_ticks::user            0                       # number of ticks spent at the given mode
system.switch_cpus0.kern.mode_ticks::idle            0                       # number of ticks spent at the given mode
system.switch_cpus0.kern.swap_context               0                       # number of times the context was actually changed
system.switch_cpus0.committedInsts          280950550                       # Number of instructions committed
system.switch_cpus0.committedOps            280950550                       # Number of ops (including micro ops) committed
system.switch_cpus0.num_int_alu_accesses    206878981                       # Number of integer alu accesses
system.switch_cpus0.num_fp_alu_accesses      83868421                       # Number of float alu accesses
system.switch_cpus0.num_func_calls            2696999                       # number of times a function call or return occured
system.switch_cpus0.num_conditional_control_insts     25204336                       # number of instructions that are conditional controls
system.switch_cpus0.num_int_insts           206878981                       # number of integer instructions
system.switch_cpus0.num_fp_insts             83868421                       # number of float instructions
system.switch_cpus0.num_int_register_reads    352697755                       # number of times the integer registers were read
system.switch_cpus0.num_int_register_writes    139792728                       # number of times the integer registers were written
system.switch_cpus0.num_fp_register_reads    100103786                       # number of times the floating registers were read
system.switch_cpus0.num_fp_register_writes     77116123                       # number of times the floating registers were written
system.switch_cpus0.num_mem_refs             76863101                       # number of memory refs
system.switch_cpus0.num_load_insts           63178276                       # Number of load instructions
system.switch_cpus0.num_store_insts          13684825                       # Number of store instructions
system.switch_cpus0.num_idle_cycles      22754135.675349                       # Number of idle cycles
system.switch_cpus0.num_busy_cycles      280921443.324651                       # Number of busy cycles
system.switch_cpus0.not_idle_fraction        0.925071                       # Percentage of non-idle cycles
system.switch_cpus0.idle_fraction            0.074929                       # Percentage of idle cycles
system.switch_cpus0.Branches                 29975307                       # Number of branches fetched
system.switch_cpus0.op_class::No_OpClass     20719461      7.37%      7.37% # Class of executed instruction
system.switch_cpus0.op_class::IntAlu        131139041     46.68%     54.05% # Class of executed instruction
system.switch_cpus0.op_class::IntMult          272796      0.10%     54.15% # Class of executed instruction
system.switch_cpus0.op_class::IntDiv                0      0.00%     54.15% # Class of executed instruction
system.switch_cpus0.op_class::FloatAdd       29997625     10.68%     64.82% # Class of executed instruction
system.switch_cpus0.op_class::FloatCmp        4383450      1.56%     66.38% # Class of executed instruction
system.switch_cpus0.op_class::FloatCvt              0      0.00%     66.38% # Class of executed instruction
system.switch_cpus0.op_class::FloatMult      15371740      5.47%     71.86% # Class of executed instruction
system.switch_cpus0.op_class::FloatDiv         993340      0.35%     72.21% # Class of executed instruction
system.switch_cpus0.op_class::FloatSqrt        232000      0.08%     72.29% # Class of executed instruction
system.switch_cpus0.op_class::SimdAdd               0      0.00%     72.29% # Class of executed instruction
system.switch_cpus0.op_class::SimdAddAcc            0      0.00%     72.29% # Class of executed instruction
system.switch_cpus0.op_class::SimdAlu               0      0.00%     72.29% # Class of executed instruction
system.switch_cpus0.op_class::SimdCmp               0      0.00%     72.29% # Class of executed instruction
system.switch_cpus0.op_class::SimdCvt               0      0.00%     72.29% # Class of executed instruction
system.switch_cpus0.op_class::SimdMisc              0      0.00%     72.29% # Class of executed instruction
system.switch_cpus0.op_class::SimdMult              0      0.00%     72.29% # Class of executed instruction
system.switch_cpus0.op_class::SimdMultAcc            0      0.00%     72.29% # Class of executed instruction
system.switch_cpus0.op_class::SimdShift             0      0.00%     72.29% # Class of executed instruction
system.switch_cpus0.op_class::SimdShiftAcc            0      0.00%     72.29% # Class of executed instruction
system.switch_cpus0.op_class::SimdSqrt              0      0.00%     72.29% # Class of executed instruction
system.switch_cpus0.op_class::SimdFloatAdd            0      0.00%     72.29% # Class of executed instruction
system.switch_cpus0.op_class::SimdFloatAlu            0      0.00%     72.29% # Class of executed instruction
system.switch_cpus0.op_class::SimdFloatCmp            0      0.00%     72.29% # Class of executed instruction
system.switch_cpus0.op_class::SimdFloatCvt            0      0.00%     72.29% # Class of executed instruction
system.switch_cpus0.op_class::SimdFloatDiv            0      0.00%     72.29% # Class of executed instruction
system.switch_cpus0.op_class::SimdFloatMisc            0      0.00%     72.29% # Class of executed instruction
system.switch_cpus0.op_class::SimdFloatMult            0      0.00%     72.29% # Class of executed instruction
system.switch_cpus0.op_class::SimdFloatMultAcc            0      0.00%     72.29% # Class of executed instruction
system.switch_cpus0.op_class::SimdFloatSqrt            0      0.00%     72.29% # Class of executed instruction
system.switch_cpus0.op_class::MemRead        63763780     22.70%     94.99% # Class of executed instruction
system.switch_cpus0.op_class::MemWrite       13685223      4.87%     99.86% # Class of executed instruction
system.switch_cpus0.op_class::IprAccess        401136      0.14%    100.00% # Class of executed instruction
system.switch_cpus0.op_class::InstPrefetch            0      0.00%    100.00% # Class of executed instruction
system.switch_cpus0.op_class::total         280959592                       # Class of executed instruction
system.switch_cpus1.dtb.fetch_hits                  0                       # ITB hits
system.switch_cpus1.dtb.fetch_misses                0                       # ITB misses
system.switch_cpus1.dtb.fetch_acv                   0                       # ITB acv
system.switch_cpus1.dtb.fetch_accesses              0                       # ITB accesses
system.switch_cpus1.dtb.read_hits            60544479                       # DTB read hits
system.switch_cpus1.dtb.read_misses              7116                       # DTB read misses
system.switch_cpus1.dtb.read_acv                    0                       # DTB read access violations
system.switch_cpus1.dtb.read_accesses        60453623                       # DTB read accesses
system.switch_cpus1.dtb.write_hits           11691288                       # DTB write hits
system.switch_cpus1.dtb.write_misses             1587                       # DTB write misses
system.switch_cpus1.dtb.write_acv                   0                       # DTB write access violations
system.switch_cpus1.dtb.write_accesses       11531099                       # DTB write accesses
system.switch_cpus1.dtb.data_hits            72235767                       # DTB hits
system.switch_cpus1.dtb.data_misses              8703                       # DTB misses
system.switch_cpus1.dtb.data_acv                    0                       # DTB access violations
system.switch_cpus1.dtb.data_accesses        71984722                       # DTB accesses
system.switch_cpus1.itb.fetch_hits          272414305                       # ITB hits
system.switch_cpus1.itb.fetch_misses               17                       # ITB misses
system.switch_cpus1.itb.fetch_acv                   0                       # ITB acv
system.switch_cpus1.itb.fetch_accesses      272414322                       # ITB accesses
system.switch_cpus1.itb.read_hits                   0                       # DTB read hits
system.switch_cpus1.itb.read_misses                 0                       # DTB read misses
system.switch_cpus1.itb.read_acv                    0                       # DTB read access violations
system.switch_cpus1.itb.read_accesses               0                       # DTB read accesses
system.switch_cpus1.itb.write_hits                  0                       # DTB write hits
system.switch_cpus1.itb.write_misses                0                       # DTB write misses
system.switch_cpus1.itb.write_acv                   0                       # DTB write access violations
system.switch_cpus1.itb.write_accesses              0                       # DTB write accesses
system.switch_cpus1.itb.data_hits                   0                       # DTB hits
system.switch_cpus1.itb.data_misses                 0                       # DTB misses
system.switch_cpus1.itb.data_acv                    0                       # DTB access violations
system.switch_cpus1.itb.data_accesses               0                       # DTB accesses
system.switch_cpus1.numCycles               305448606                       # number of cpu cycles simulated
system.switch_cpus1.numWorkItemsStarted             0                       # number of work items this cpu started
system.switch_cpus1.numWorkItemsCompleted            0                       # number of work items this cpu completed
system.switch_cpus1.kern.inst.arm                   0                       # number of arm instructions executed
system.switch_cpus1.kern.inst.quiesce               0                       # number of quiesce instructions executed
system.switch_cpus1.kern.inst.hwrei                 0                       # number of hwrei instructions executed
system.switch_cpus1.kern.mode_switch::kernel            0                       # number of protection mode switches
system.switch_cpus1.kern.mode_switch::user            0                       # number of protection mode switches
system.switch_cpus1.kern.mode_switch::idle            0                       # number of protection mode switches
system.switch_cpus1.kern.mode_good::kernel            0                      
system.switch_cpus1.kern.mode_good::user            0                      
system.switch_cpus1.kern.mode_good::idle            0                      
system.switch_cpus1.kern.mode_switch_good::kernel          nan                       # fraction of useful protection mode switches
system.switch_cpus1.kern.mode_switch_good::user          nan                       # fraction of useful protection mode switches
system.switch_cpus1.kern.mode_switch_good::idle          nan                       # fraction of useful protection mode switches
system.switch_cpus1.kern.mode_switch_good::total          nan                       # fraction of useful protection mode switches
system.switch_cpus1.kern.mode_ticks::kernel            0                       # number of ticks spent at the given mode
system.switch_cpus1.kern.mode_ticks::user            0                       # number of ticks spent at the given mode
system.switch_cpus1.kern.mode_ticks::idle            0                       # number of ticks spent at the given mode
system.switch_cpus1.kern.swap_context               0                       # number of times the context was actually changed
system.switch_cpus1.committedInsts          272955908                       # Number of instructions committed
system.switch_cpus1.committedOps            272955908                       # Number of ops (including micro ops) committed
system.switch_cpus1.num_int_alu_accesses    199462717                       # Number of integer alu accesses
system.switch_cpus1.num_fp_alu_accesses      85556801                       # Number of float alu accesses
system.switch_cpus1.num_func_calls            2028407                       # number of times a function call or return occured
system.switch_cpus1.num_conditional_control_insts     24838977                       # number of instructions that are conditional controls
system.switch_cpus1.num_int_insts           199462717                       # number of integer instructions
system.switch_cpus1.num_fp_insts             85556801                       # number of float instructions
system.switch_cpus1.num_int_register_reads    345005567                       # number of times the integer registers were read
system.switch_cpus1.num_int_register_writes    134466289                       # number of times the integer registers were written
system.switch_cpus1.num_fp_register_reads    102124737                       # number of times the floating registers were read
system.switch_cpus1.num_fp_register_writes     78664238                       # number of times the floating registers were written
system.switch_cpus1.num_mem_refs             72423971                       # number of memory refs
system.switch_cpus1.num_load_insts           60730817                       # Number of load instructions
system.switch_cpus1.num_store_insts          11693154                       # Number of store instructions
system.switch_cpus1.num_idle_cycles      30927563.506249                       # Number of idle cycles
system.switch_cpus1.num_busy_cycles      274521042.493751                       # Number of busy cycles
system.switch_cpus1.not_idle_fraction        0.898747                       # Percentage of non-idle cycles
system.switch_cpus1.idle_fraction            0.101253                       # Percentage of idle cycles
system.switch_cpus1.Branches                 28312338                       # Number of branches fetched
system.switch_cpus1.op_class::No_OpClass     19858279      7.28%      7.28% # Class of executed instruction
system.switch_cpus1.op_class::IntAlu        127789127     46.82%     54.09% # Class of executed instruction
system.switch_cpus1.op_class::IntMult          247585      0.09%     54.18% # Class of executed instruction
system.switch_cpus1.op_class::IntDiv                0      0.00%     54.18% # Class of executed instruction
system.switch_cpus1.op_class::FloatAdd       30602696     11.21%     65.39% # Class of executed instruction
system.switch_cpus1.op_class::FloatCmp        4471985      1.64%     67.03% # Class of executed instruction
system.switch_cpus1.op_class::FloatCvt              0      0.00%     67.03% # Class of executed instruction
system.switch_cpus1.op_class::FloatMult      15681895      5.75%     72.78% # Class of executed instruction
system.switch_cpus1.op_class::FloatDiv        1012800      0.37%     73.15% # Class of executed instruction
system.switch_cpus1.op_class::FloatSqrt        236385      0.09%     73.23% # Class of executed instruction
system.switch_cpus1.op_class::SimdAdd               0      0.00%     73.23% # Class of executed instruction
system.switch_cpus1.op_class::SimdAddAcc            0      0.00%     73.23% # Class of executed instruction
system.switch_cpus1.op_class::SimdAlu               0      0.00%     73.23% # Class of executed instruction
system.switch_cpus1.op_class::SimdCmp               0      0.00%     73.23% # Class of executed instruction
system.switch_cpus1.op_class::SimdCvt               0      0.00%     73.23% # Class of executed instruction
system.switch_cpus1.op_class::SimdMisc              0      0.00%     73.23% # Class of executed instruction
system.switch_cpus1.op_class::SimdMult              0      0.00%     73.23% # Class of executed instruction
system.switch_cpus1.op_class::SimdMultAcc            0      0.00%     73.23% # Class of executed instruction
system.switch_cpus1.op_class::SimdShift             0      0.00%     73.23% # Class of executed instruction
system.switch_cpus1.op_class::SimdShiftAcc            0      0.00%     73.23% # Class of executed instruction
system.switch_cpus1.op_class::SimdSqrt              0      0.00%     73.23% # Class of executed instruction
system.switch_cpus1.op_class::SimdFloatAdd            0      0.00%     73.23% # Class of executed instruction
system.switch_cpus1.op_class::SimdFloatAlu            0      0.00%     73.23% # Class of executed instruction
system.switch_cpus1.op_class::SimdFloatCmp            0      0.00%     73.23% # Class of executed instruction
system.switch_cpus1.op_class::SimdFloatCvt            0      0.00%     73.23% # Class of executed instruction
system.switch_cpus1.op_class::SimdFloatDiv            0      0.00%     73.23% # Class of executed instruction
system.switch_cpus1.op_class::SimdFloatMisc            0      0.00%     73.23% # Class of executed instruction
system.switch_cpus1.op_class::SimdFloatMult            0      0.00%     73.23% # Class of executed instruction
system.switch_cpus1.op_class::SimdFloatMultAcc            0      0.00%     73.23% # Class of executed instruction
system.switch_cpus1.op_class::SimdFloatSqrt            0      0.00%     73.23% # Class of executed instruction
system.switch_cpus1.op_class::MemRead        61088792     22.38%     95.61% # Class of executed instruction
system.switch_cpus1.op_class::MemWrite       11693304      4.28%     99.90% # Class of executed instruction
system.switch_cpus1.op_class::IprAccess        281763      0.10%    100.00% # Class of executed instruction
system.switch_cpus1.op_class::InstPrefetch            0      0.00%    100.00% # Class of executed instruction
system.switch_cpus1.op_class::total         272964611                       # Class of executed instruction
system.switch_cpus2.dtb.fetch_hits                  0                       # ITB hits
system.switch_cpus2.dtb.fetch_misses                0                       # ITB misses
system.switch_cpus2.dtb.fetch_acv                   0                       # ITB acv
system.switch_cpus2.dtb.fetch_accesses              0                       # ITB accesses
system.switch_cpus2.dtb.read_hits            62395057                       # DTB read hits
system.switch_cpus2.dtb.read_misses              7490                       # DTB read misses
system.switch_cpus2.dtb.read_acv                    0                       # DTB read access violations
system.switch_cpus2.dtb.read_accesses        62269698                       # DTB read accesses
system.switch_cpus2.dtb.write_hits           12178648                       # DTB write hits
system.switch_cpus2.dtb.write_misses             1571                       # DTB write misses
system.switch_cpus2.dtb.write_acv                   0                       # DTB write access violations
system.switch_cpus2.dtb.write_accesses       11987032                       # DTB write accesses
system.switch_cpus2.dtb.data_hits            74573705                       # DTB hits
system.switch_cpus2.dtb.data_misses              9061                       # DTB misses
system.switch_cpus2.dtb.data_acv                    0                       # DTB access violations
system.switch_cpus2.dtb.data_accesses        74256730                       # DTB accesses
system.switch_cpus2.itb.fetch_hits          278515199                       # ITB hits
system.switch_cpus2.itb.fetch_misses              102                       # ITB misses
system.switch_cpus2.itb.fetch_acv                   0                       # ITB acv
system.switch_cpus2.itb.fetch_accesses      278515301                       # ITB accesses
system.switch_cpus2.itb.read_hits                   0                       # DTB read hits
system.switch_cpus2.itb.read_misses                 0                       # DTB read misses
system.switch_cpus2.itb.read_acv                    0                       # DTB read access violations
system.switch_cpus2.itb.read_accesses               0                       # DTB read accesses
system.switch_cpus2.itb.write_hits                  0                       # DTB write hits
system.switch_cpus2.itb.write_misses                0                       # DTB write misses
system.switch_cpus2.itb.write_acv                   0                       # DTB write access violations
system.switch_cpus2.itb.write_accesses              0                       # DTB write accesses
system.switch_cpus2.itb.data_hits                   0                       # DTB hits
system.switch_cpus2.itb.data_misses                 0                       # DTB misses
system.switch_cpus2.itb.data_acv                    0                       # DTB access violations
system.switch_cpus2.itb.data_accesses               0                       # DTB accesses
system.switch_cpus2.numCycles               303716834                       # number of cpu cycles simulated
system.switch_cpus2.numWorkItemsStarted             0                       # number of work items this cpu started
system.switch_cpus2.numWorkItemsCompleted            0                       # number of work items this cpu completed
system.switch_cpus2.kern.inst.arm                   0                       # number of arm instructions executed
system.switch_cpus2.kern.inst.quiesce               0                       # number of quiesce instructions executed
system.switch_cpus2.kern.inst.hwrei                 0                       # number of hwrei instructions executed
system.switch_cpus2.kern.mode_switch::kernel            0                       # number of protection mode switches
system.switch_cpus2.kern.mode_switch::user            0                       # number of protection mode switches
system.switch_cpus2.kern.mode_switch::idle            0                       # number of protection mode switches
system.switch_cpus2.kern.mode_good::kernel            0                      
system.switch_cpus2.kern.mode_good::user            0                      
system.switch_cpus2.kern.mode_good::idle            0                      
system.switch_cpus2.kern.mode_switch_good::kernel          nan                       # fraction of useful protection mode switches
system.switch_cpus2.kern.mode_switch_good::user          nan                       # fraction of useful protection mode switches
system.switch_cpus2.kern.mode_switch_good::idle          nan                       # fraction of useful protection mode switches
system.switch_cpus2.kern.mode_switch_good::total          nan                       # fraction of useful protection mode switches
system.switch_cpus2.kern.mode_ticks::kernel            0                       # number of ticks spent at the given mode
system.switch_cpus2.kern.mode_ticks::user            0                       # number of ticks spent at the given mode
system.switch_cpus2.kern.mode_ticks::idle            0                       # number of ticks spent at the given mode
system.switch_cpus2.kern.swap_context               0                       # number of times the context was actually changed
system.switch_cpus2.committedInsts          279254901                       # Number of instructions committed
system.switch_cpus2.committedOps            279254901                       # Number of ops (including micro ops) committed
system.switch_cpus2.num_int_alu_accesses    203490240                       # Number of integer alu accesses
system.switch_cpus2.num_fp_alu_accesses      88466735                       # Number of float alu accesses
system.switch_cpus2.num_func_calls            2188941                       # number of times a function call or return occured
system.switch_cpus2.num_conditional_control_insts     25251579                       # number of instructions that are conditional controls
system.switch_cpus2.num_int_insts           203490240                       # number of integer instructions
system.switch_cpus2.num_fp_insts             88466735                       # number of float instructions
system.switch_cpus2.num_int_register_reads    352729508                       # number of times the integer registers were read
system.switch_cpus2.num_int_register_writes    136585941                       # number of times the integer registers were written
system.switch_cpus2.num_fp_register_reads    105541577                       # number of times the floating registers were read
system.switch_cpus2.num_fp_register_writes     81375473                       # number of times the floating registers were written
system.switch_cpus2.num_mem_refs             74785358                       # number of memory refs
system.switch_cpus2.num_load_insts           62604743                       # Number of load instructions
system.switch_cpus2.num_store_insts          12180615                       # Number of store instructions
system.switch_cpus2.num_idle_cycles      24452772.012633                       # Number of idle cycles
system.switch_cpus2.num_busy_cycles      279264061.987367                       # Number of busy cycles
system.switch_cpus2.not_idle_fraction        0.919488                       # Percentage of non-idle cycles
system.switch_cpus2.idle_fraction            0.080512                       # Percentage of idle cycles
system.switch_cpus2.Branches                 29015804                       # Number of branches fetched
system.switch_cpus2.op_class::No_OpClass     20207977      7.24%      7.24% # Class of executed instruction
system.switch_cpus2.op_class::IntAlu        129534318     46.38%     53.62% # Class of executed instruction
system.switch_cpus2.op_class::IntMult          248281      0.09%     53.71% # Class of executed instruction
system.switch_cpus2.op_class::IntDiv                0      0.00%     53.71% # Class of executed instruction
system.switch_cpus2.op_class::FloatAdd       31660953     11.34%     65.05% # Class of executed instruction
system.switch_cpus2.op_class::FloatCmp        4629755      1.66%     66.70% # Class of executed instruction
system.switch_cpus2.op_class::FloatCvt              0      0.00%     66.70% # Class of executed instruction
system.switch_cpus2.op_class::FloatMult      16205125      5.80%     72.51% # Class of executed instruction
system.switch_cpus2.op_class::FloatDiv        1032940      0.37%     72.88% # Class of executed instruction
system.switch_cpus2.op_class::FloatSqrt        241405      0.09%     72.96% # Class of executed instruction
system.switch_cpus2.op_class::SimdAdd               0      0.00%     72.96% # Class of executed instruction
system.switch_cpus2.op_class::SimdAddAcc            0      0.00%     72.96% # Class of executed instruction
system.switch_cpus2.op_class::SimdAlu               0      0.00%     72.96% # Class of executed instruction
system.switch_cpus2.op_class::SimdCmp               0      0.00%     72.96% # Class of executed instruction
system.switch_cpus2.op_class::SimdCvt               0      0.00%     72.96% # Class of executed instruction
system.switch_cpus2.op_class::SimdMisc              0      0.00%     72.96% # Class of executed instruction
system.switch_cpus2.op_class::SimdMult              0      0.00%     72.96% # Class of executed instruction
system.switch_cpus2.op_class::SimdMultAcc            0      0.00%     72.96% # Class of executed instruction
system.switch_cpus2.op_class::SimdShift             0      0.00%     72.96% # Class of executed instruction
system.switch_cpus2.op_class::SimdShiftAcc            0      0.00%     72.96% # Class of executed instruction
system.switch_cpus2.op_class::SimdSqrt              0      0.00%     72.96% # Class of executed instruction
system.switch_cpus2.op_class::SimdFloatAdd            0      0.00%     72.96% # Class of executed instruction
system.switch_cpus2.op_class::SimdFloatAlu            0      0.00%     72.96% # Class of executed instruction
system.switch_cpus2.op_class::SimdFloatCmp            0      0.00%     72.96% # Class of executed instruction
system.switch_cpus2.op_class::SimdFloatCvt            0      0.00%     72.96% # Class of executed instruction
system.switch_cpus2.op_class::SimdFloatDiv            0      0.00%     72.96% # Class of executed instruction
system.switch_cpus2.op_class::SimdFloatMisc            0      0.00%     72.96% # Class of executed instruction
system.switch_cpus2.op_class::SimdFloatMult            0      0.00%     72.96% # Class of executed instruction
system.switch_cpus2.op_class::SimdFloatMultAcc            0      0.00%     72.96% # Class of executed instruction
system.switch_cpus2.op_class::SimdFloatSqrt            0      0.00%     72.96% # Class of executed instruction
system.switch_cpus2.op_class::MemRead        63011333     22.56%     95.53% # Class of executed instruction
system.switch_cpus2.op_class::MemWrite       12180886      4.36%     99.89% # Class of executed instruction
system.switch_cpus2.op_class::IprAccess        310989      0.11%    100.00% # Class of executed instruction
system.switch_cpus2.op_class::InstPrefetch            0      0.00%    100.00% # Class of executed instruction
system.switch_cpus2.op_class::total         279263962                       # Class of executed instruction
system.switch_cpus3.dtb.fetch_hits                  0                       # ITB hits
system.switch_cpus3.dtb.fetch_misses                0                       # ITB misses
system.switch_cpus3.dtb.fetch_acv                   0                       # ITB acv
system.switch_cpus3.dtb.fetch_accesses              0                       # ITB accesses
system.switch_cpus3.dtb.read_hits            66925230                       # DTB read hits
system.switch_cpus3.dtb.read_misses              7157                       # DTB read misses
system.switch_cpus3.dtb.read_acv                    0                       # DTB read access violations
system.switch_cpus3.dtb.read_accesses        66847844                       # DTB read accesses
system.switch_cpus3.dtb.write_hits           12394791                       # DTB write hits
system.switch_cpus3.dtb.write_misses             1541                       # DTB write misses
system.switch_cpus3.dtb.write_acv                   0                       # DTB write access violations
system.switch_cpus3.dtb.write_accesses       12269039                       # DTB write accesses
system.switch_cpus3.dtb.data_hits            79320021                       # DTB hits
system.switch_cpus3.dtb.data_misses              8698                       # DTB misses
system.switch_cpus3.dtb.data_acv                    0                       # DTB access violations
system.switch_cpus3.dtb.data_accesses        79116883                       # DTB accesses
system.switch_cpus3.itb.fetch_hits          302992283                       # ITB hits
system.switch_cpus3.itb.fetch_misses               22                       # ITB misses
system.switch_cpus3.itb.fetch_acv                   0                       # ITB acv
system.switch_cpus3.itb.fetch_accesses      302992305                       # ITB accesses
system.switch_cpus3.itb.read_hits                   0                       # DTB read hits
system.switch_cpus3.itb.read_misses                 0                       # DTB read misses
system.switch_cpus3.itb.read_acv                    0                       # DTB read access violations
system.switch_cpus3.itb.read_accesses               0                       # DTB read accesses
system.switch_cpus3.itb.write_hits                  0                       # DTB write hits
system.switch_cpus3.itb.write_misses                0                       # DTB write misses
system.switch_cpus3.itb.write_acv                   0                       # DTB write access violations
system.switch_cpus3.itb.write_accesses              0                       # DTB write accesses
system.switch_cpus3.itb.data_hits                   0                       # DTB hits
system.switch_cpus3.itb.data_misses                 0                       # DTB misses
system.switch_cpus3.itb.data_acv                    0                       # DTB access violations
system.switch_cpus3.itb.data_accesses               0                       # DTB accesses
system.switch_cpus3.numCycles               305454415                       # number of cpu cycles simulated
system.switch_cpus3.numWorkItemsStarted             0                       # number of work items this cpu started
system.switch_cpus3.numWorkItemsCompleted            0                       # number of work items this cpu completed
system.switch_cpus3.kern.inst.arm                   0                       # number of arm instructions executed
system.switch_cpus3.kern.inst.quiesce               0                       # number of quiesce instructions executed
system.switch_cpus3.kern.inst.hwrei                 0                       # number of hwrei instructions executed
system.switch_cpus3.kern.mode_switch::kernel            0                       # number of protection mode switches
system.switch_cpus3.kern.mode_switch::user            0                       # number of protection mode switches
system.switch_cpus3.kern.mode_switch::idle            0                       # number of protection mode switches
system.switch_cpus3.kern.mode_good::kernel            0                      
system.switch_cpus3.kern.mode_good::user            0                      
system.switch_cpus3.kern.mode_good::idle            0                      
system.switch_cpus3.kern.mode_switch_good::kernel          nan                       # fraction of useful protection mode switches
system.switch_cpus3.kern.mode_switch_good::user          nan                       # fraction of useful protection mode switches
system.switch_cpus3.kern.mode_switch_good::idle          nan                       # fraction of useful protection mode switches
system.switch_cpus3.kern.mode_switch_good::total          nan                       # fraction of useful protection mode switches
system.switch_cpus3.kern.mode_ticks::kernel            0                       # number of ticks spent at the given mode
system.switch_cpus3.kern.mode_ticks::user            0                       # number of ticks spent at the given mode
system.switch_cpus3.kern.mode_ticks::idle            0                       # number of ticks spent at the given mode
system.switch_cpus3.kern.swap_context               0                       # number of times the context was actually changed
system.switch_cpus3.committedInsts          303428753                       # Number of instructions committed
system.switch_cpus3.committedOps            303428753                       # Number of ops (including micro ops) committed
system.switch_cpus3.num_int_alu_accesses    221516586                       # Number of integer alu accesses
system.switch_cpus3.num_fp_alu_accesses      96072768                       # Number of float alu accesses
system.switch_cpus3.num_func_calls            2036009                       # number of times a function call or return occured
system.switch_cpus3.num_conditional_control_insts     27597398                       # number of instructions that are conditional controls
system.switch_cpus3.num_int_insts           221516586                       # number of integer instructions
system.switch_cpus3.num_fp_insts             96072768                       # number of float instructions
system.switch_cpus3.num_int_register_reads    384564526                       # number of times the integer registers were read
system.switch_cpus3.num_int_register_writes    149582665                       # number of times the integer registers were written
system.switch_cpus3.num_fp_register_reads    114605110                       # number of times the floating registers were read
system.switch_cpus3.num_fp_register_writes     88352316                       # number of times the floating registers were written
system.switch_cpus3.num_mem_refs             79493348                       # number of memory refs
system.switch_cpus3.num_load_insts           67096743                       # Number of load instructions
system.switch_cpus3.num_store_insts          12396605                       # Number of store instructions
system.switch_cpus3.num_idle_cycles      280942.167788                       # Number of idle cycles
system.switch_cpus3.num_busy_cycles      305173472.832212                       # Number of busy cycles
system.switch_cpus3.not_idle_fraction        0.999080                       # Percentage of non-idle cycles
system.switch_cpus3.idle_fraction            0.000920                       # Percentage of idle cycles
system.switch_cpus3.Branches                 31065776                       # Number of branches fetched
system.switch_cpus3.op_class::No_OpClass     21930601      7.23%      7.23% # Class of executed instruction
system.switch_cpus3.op_class::IntAlu        142756991     47.05%     54.27% # Class of executed instruction
system.switch_cpus3.op_class::IntMult          282379      0.09%     54.37% # Class of executed instruction
system.switch_cpus3.op_class::IntDiv                0      0.00%     54.37% # Class of executed instruction
system.switch_cpus3.op_class::FloatAdd       34381501     11.33%     65.70% # Class of executed instruction
system.switch_cpus3.op_class::FloatCmp        5028460      1.66%     67.35% # Class of executed instruction
system.switch_cpus3.op_class::FloatCvt              0      0.00%     67.35% # Class of executed instruction
system.switch_cpus3.op_class::FloatMult      17587380      5.80%     73.15% # Class of executed instruction
system.switch_cpus3.op_class::FloatDiv        1121930      0.37%     73.52% # Class of executed instruction
system.switch_cpus3.op_class::FloatSqrt        261350      0.09%     73.61% # Class of executed instruction
system.switch_cpus3.op_class::SimdAdd               0      0.00%     73.61% # Class of executed instruction
system.switch_cpus3.op_class::SimdAddAcc            0      0.00%     73.61% # Class of executed instruction
system.switch_cpus3.op_class::SimdAlu               0      0.00%     73.61% # Class of executed instruction
system.switch_cpus3.op_class::SimdCmp               0      0.00%     73.61% # Class of executed instruction
system.switch_cpus3.op_class::SimdCvt               0      0.00%     73.61% # Class of executed instruction
system.switch_cpus3.op_class::SimdMisc              0      0.00%     73.61% # Class of executed instruction
system.switch_cpus3.op_class::SimdMult              0      0.00%     73.61% # Class of executed instruction
system.switch_cpus3.op_class::SimdMultAcc            0      0.00%     73.61% # Class of executed instruction
system.switch_cpus3.op_class::SimdShift             0      0.00%     73.61% # Class of executed instruction
system.switch_cpus3.op_class::SimdShiftAcc            0      0.00%     73.61% # Class of executed instruction
system.switch_cpus3.op_class::SimdSqrt              0      0.00%     73.61% # Class of executed instruction
system.switch_cpus3.op_class::SimdFloatAdd            0      0.00%     73.61% # Class of executed instruction
system.switch_cpus3.op_class::SimdFloatAlu            0      0.00%     73.61% # Class of executed instruction
system.switch_cpus3.op_class::SimdFloatCmp            0      0.00%     73.61% # Class of executed instruction
system.switch_cpus3.op_class::SimdFloatCvt            0      0.00%     73.61% # Class of executed instruction
system.switch_cpus3.op_class::SimdFloatDiv            0      0.00%     73.61% # Class of executed instruction
system.switch_cpus3.op_class::SimdFloatMisc            0      0.00%     73.61% # Class of executed instruction
system.switch_cpus3.op_class::SimdFloatMult            0      0.00%     73.61% # Class of executed instruction
system.switch_cpus3.op_class::SimdFloatMultAcc            0      0.00%     73.61% # Class of executed instruction
system.switch_cpus3.op_class::SimdFloatSqrt            0      0.00%     73.61% # Class of executed instruction
system.switch_cpus3.op_class::MemRead        67424323     22.22%     95.83% # Class of executed instruction
system.switch_cpus3.op_class::MemWrite       12396715      4.09%     99.91% # Class of executed instruction
system.switch_cpus3.op_class::IprAccess        265821      0.09%    100.00% # Class of executed instruction
system.switch_cpus3.op_class::InstPrefetch            0      0.00%    100.00% # Class of executed instruction
system.switch_cpus3.op_class::total         303437451                       # Class of executed instruction
system.switch_cpus4.dtb.fetch_hits                  0                       # ITB hits
system.switch_cpus4.dtb.fetch_misses                0                       # ITB misses
system.switch_cpus4.dtb.fetch_acv                   0                       # ITB acv
system.switch_cpus4.dtb.fetch_accesses              0                       # ITB accesses
system.switch_cpus4.dtb.read_hits            67248390                       # DTB read hits
system.switch_cpus4.dtb.read_misses              7577                       # DTB read misses
system.switch_cpus4.dtb.read_acv                    0                       # DTB read access violations
system.switch_cpus4.dtb.read_accesses        67169740                       # DTB read accesses
system.switch_cpus4.dtb.write_hits           12347192                       # DTB write hits
system.switch_cpus4.dtb.write_misses             1581                       # DTB write misses
system.switch_cpus4.dtb.write_acv                   0                       # DTB write access violations
system.switch_cpus4.dtb.write_accesses       12217319                       # DTB write accesses
system.switch_cpus4.dtb.data_hits            79595582                       # DTB hits
system.switch_cpus4.dtb.data_misses              9158                       # DTB misses
system.switch_cpus4.dtb.data_acv                    0                       # DTB access violations
system.switch_cpus4.dtb.data_accesses        79387059                       # DTB accesses
system.switch_cpus4.itb.fetch_hits          303175313                       # ITB hits
system.switch_cpus4.itb.fetch_misses               19                       # ITB misses
system.switch_cpus4.itb.fetch_acv                   0                       # ITB acv
system.switch_cpus4.itb.fetch_accesses      303175332                       # ITB accesses
system.switch_cpus4.itb.read_hits                   0                       # DTB read hits
system.switch_cpus4.itb.read_misses                 0                       # DTB read misses
system.switch_cpus4.itb.read_acv                    0                       # DTB read access violations
system.switch_cpus4.itb.read_accesses               0                       # DTB read accesses
system.switch_cpus4.itb.write_hits                  0                       # DTB write hits
system.switch_cpus4.itb.write_misses                0                       # DTB write misses
system.switch_cpus4.itb.write_acv                   0                       # DTB write access violations
system.switch_cpus4.itb.write_accesses              0                       # DTB write accesses
system.switch_cpus4.itb.data_hits                   0                       # DTB hits
system.switch_cpus4.itb.data_misses                 0                       # DTB misses
system.switch_cpus4.itb.data_acv                    0                       # DTB access violations
system.switch_cpus4.itb.data_accesses               0                       # DTB accesses
system.switch_cpus4.numCycles               305451263                       # number of cpu cycles simulated
system.switch_cpus4.numWorkItemsStarted             0                       # number of work items this cpu started
system.switch_cpus4.numWorkItemsCompleted            0                       # number of work items this cpu completed
system.switch_cpus4.kern.inst.arm                   0                       # number of arm instructions executed
system.switch_cpus4.kern.inst.quiesce               0                       # number of quiesce instructions executed
system.switch_cpus4.kern.inst.hwrei                 0                       # number of hwrei instructions executed
system.switch_cpus4.kern.mode_switch::kernel            0                       # number of protection mode switches
system.switch_cpus4.kern.mode_switch::user            0                       # number of protection mode switches
system.switch_cpus4.kern.mode_switch::idle            0                       # number of protection mode switches
system.switch_cpus4.kern.mode_good::kernel            0                      
system.switch_cpus4.kern.mode_good::user            0                      
system.switch_cpus4.kern.mode_good::idle            0                      
system.switch_cpus4.kern.mode_switch_good::kernel          nan                       # fraction of useful protection mode switches
system.switch_cpus4.kern.mode_switch_good::user          nan                       # fraction of useful protection mode switches
system.switch_cpus4.kern.mode_switch_good::idle          nan                       # fraction of useful protection mode switches
system.switch_cpus4.kern.mode_switch_good::total          nan                       # fraction of useful protection mode switches
system.switch_cpus4.kern.mode_ticks::kernel            0                       # number of ticks spent at the given mode
system.switch_cpus4.kern.mode_ticks::user            0                       # number of ticks spent at the given mode
system.switch_cpus4.kern.mode_ticks::idle            0                       # number of ticks spent at the given mode
system.switch_cpus4.kern.swap_context               0                       # number of times the context was actually changed
system.switch_cpus4.committedInsts          303625640                       # Number of instructions committed
system.switch_cpus4.committedOps            303625640                       # Number of ops (including micro ops) committed
system.switch_cpus4.num_int_alu_accesses    220553329                       # Number of integer alu accesses
system.switch_cpus4.num_fp_alu_accesses      98679050                       # Number of float alu accesses
system.switch_cpus4.num_func_calls            2157085                       # number of times a function call or return occured
system.switch_cpus4.num_conditional_control_insts     27059027                       # number of instructions that are conditional controls
system.switch_cpus4.num_int_insts           220553329                       # number of integer instructions
system.switch_cpus4.num_fp_insts             98679050                       # number of float instructions
system.switch_cpus4.num_int_register_reads    385527432                       # number of times the integer registers were read
system.switch_cpus4.num_int_register_writes    148311945                       # number of times the integer registers were written
system.switch_cpus4.num_fp_register_reads    117650911                       # number of times the floating registers were read
system.switch_cpus4.num_fp_register_writes     90791886                       # number of times the floating registers were written
system.switch_cpus4.num_mem_refs             79786933                       # number of memory refs
system.switch_cpus4.num_load_insts           67437916                       # Number of load instructions
system.switch_cpus4.num_store_insts          12349017                       # Number of store instructions
system.switch_cpus4.num_idle_cycles      82464.261541                       # Number of idle cycles
system.switch_cpus4.num_busy_cycles      305368798.738459                       # Number of busy cycles
system.switch_cpus4.not_idle_fraction        0.999730                       # Percentage of non-idle cycles
system.switch_cpus4.idle_fraction            0.000270                       # Percentage of idle cycles
system.switch_cpus4.Branches                 30742371                       # Number of branches fetched
system.switch_cpus4.op_class::No_OpClass     21398557      7.05%      7.05% # Class of executed instruction
system.switch_cpus4.op_class::IntAlu        141555224     46.62%     53.67% # Class of executed instruction
system.switch_cpus4.op_class::IntMult          281768      0.09%     53.76% # Class of executed instruction
system.switch_cpus4.op_class::IntDiv                0      0.00%     53.76% # Class of executed instruction
system.switch_cpus4.op_class::FloatAdd       35334836     11.64%     65.40% # Class of executed instruction
system.switch_cpus4.op_class::FloatCmp        5171475      1.70%     67.10% # Class of executed instruction
system.switch_cpus4.op_class::FloatCvt              0      0.00%     67.10% # Class of executed instruction
system.switch_cpus4.op_class::FloatMult      18053835      5.95%     73.05% # Class of executed instruction
system.switch_cpus4.op_class::FloatDiv        1135900      0.37%     73.42% # Class of executed instruction
system.switch_cpus4.op_class::FloatSqrt        265015      0.09%     73.51% # Class of executed instruction
system.switch_cpus4.op_class::SimdAdd               0      0.00%     73.51% # Class of executed instruction
system.switch_cpus4.op_class::SimdAddAcc            0      0.00%     73.51% # Class of executed instruction
system.switch_cpus4.op_class::SimdAlu               0      0.00%     73.51% # Class of executed instruction
system.switch_cpus4.op_class::SimdCmp               0      0.00%     73.51% # Class of executed instruction
system.switch_cpus4.op_class::SimdCvt               0      0.00%     73.51% # Class of executed instruction
system.switch_cpus4.op_class::SimdMisc              0      0.00%     73.51% # Class of executed instruction
system.switch_cpus4.op_class::SimdMult              0      0.00%     73.51% # Class of executed instruction
system.switch_cpus4.op_class::SimdMultAcc            0      0.00%     73.51% # Class of executed instruction
system.switch_cpus4.op_class::SimdShift             0      0.00%     73.51% # Class of executed instruction
system.switch_cpus4.op_class::SimdShiftAcc            0      0.00%     73.51% # Class of executed instruction
system.switch_cpus4.op_class::SimdSqrt              0      0.00%     73.51% # Class of executed instruction
system.switch_cpus4.op_class::SimdFloatAdd            0      0.00%     73.51% # Class of executed instruction
system.switch_cpus4.op_class::SimdFloatAlu            0      0.00%     73.51% # Class of executed instruction
system.switch_cpus4.op_class::SimdFloatCmp            0      0.00%     73.51% # Class of executed instruction
system.switch_cpus4.op_class::SimdFloatCvt            0      0.00%     73.51% # Class of executed instruction
system.switch_cpus4.op_class::SimdFloatDiv            0      0.00%     73.51% # Class of executed instruction
system.switch_cpus4.op_class::SimdFloatMisc            0      0.00%     73.51% # Class of executed instruction
system.switch_cpus4.op_class::SimdFloatMult            0      0.00%     73.51% # Class of executed instruction
system.switch_cpus4.op_class::SimdFloatMultAcc            0      0.00%     73.51% # Class of executed instruction
system.switch_cpus4.op_class::SimdFloatSqrt            0      0.00%     73.51% # Class of executed instruction
system.switch_cpus4.op_class::MemRead        67801008     22.33%     95.84% # Class of executed instruction
system.switch_cpus4.op_class::MemWrite       12349173      4.07%     99.91% # Class of executed instruction
system.switch_cpus4.op_class::IprAccess        288007      0.09%    100.00% # Class of executed instruction
system.switch_cpus4.op_class::InstPrefetch            0      0.00%    100.00% # Class of executed instruction
system.switch_cpus4.op_class::total         303634798                       # Class of executed instruction
system.switch_cpus5.dtb.fetch_hits                  0                       # ITB hits
system.switch_cpus5.dtb.fetch_misses                0                       # ITB misses
system.switch_cpus5.dtb.fetch_acv                   0                       # ITB acv
system.switch_cpus5.dtb.fetch_accesses              0                       # ITB accesses
system.switch_cpus5.dtb.read_hits            54524300                       # DTB read hits
system.switch_cpus5.dtb.read_misses              6825                       # DTB read misses
system.switch_cpus5.dtb.read_acv                    0                       # DTB read access violations
system.switch_cpus5.dtb.read_accesses        54428144                       # DTB read accesses
system.switch_cpus5.dtb.write_hits           12228373                       # DTB write hits
system.switch_cpus5.dtb.write_misses             1446                       # DTB write misses
system.switch_cpus5.dtb.write_acv                   0                       # DTB write access violations
system.switch_cpus5.dtb.write_accesses       12063472                       # DTB write accesses
system.switch_cpus5.dtb.data_hits            66752673                       # DTB hits
system.switch_cpus5.dtb.data_misses              8271                       # DTB misses
system.switch_cpus5.dtb.data_acv                    0                       # DTB access violations
system.switch_cpus5.dtb.data_accesses        66491616                       # DTB accesses
system.switch_cpus5.itb.fetch_hits          243840235                       # ITB hits
system.switch_cpus5.itb.fetch_misses               17                       # ITB misses
system.switch_cpus5.itb.fetch_acv                   0                       # ITB acv
system.switch_cpus5.itb.fetch_accesses      243840252                       # ITB accesses
system.switch_cpus5.itb.read_hits                   0                       # DTB read hits
system.switch_cpus5.itb.read_misses                 0                       # DTB read misses
system.switch_cpus5.itb.read_acv                    0                       # DTB read access violations
system.switch_cpus5.itb.read_accesses               0                       # DTB read accesses
system.switch_cpus5.itb.write_hits                  0                       # DTB write hits
system.switch_cpus5.itb.write_misses                0                       # DTB write misses
system.switch_cpus5.itb.write_acv                   0                       # DTB write access violations
system.switch_cpus5.itb.write_accesses              0                       # DTB write accesses
system.switch_cpus5.itb.data_hits                   0                       # DTB hits
system.switch_cpus5.itb.data_misses                 0                       # DTB misses
system.switch_cpus5.itb.data_acv                    0                       # DTB access violations
system.switch_cpus5.itb.data_accesses               0                       # DTB accesses
system.switch_cpus5.numCycles               305452835                       # number of cpu cycles simulated
system.switch_cpus5.numWorkItemsStarted             0                       # number of work items this cpu started
system.switch_cpus5.numWorkItemsCompleted            0                       # number of work items this cpu completed
system.switch_cpus5.kern.inst.arm                   0                       # number of arm instructions executed
system.switch_cpus5.kern.inst.quiesce               0                       # number of quiesce instructions executed
system.switch_cpus5.kern.inst.hwrei                 0                       # number of hwrei instructions executed
system.switch_cpus5.kern.mode_switch::kernel            0                       # number of protection mode switches
system.switch_cpus5.kern.mode_switch::user            0                       # number of protection mode switches
system.switch_cpus5.kern.mode_switch::idle            0                       # number of protection mode switches
system.switch_cpus5.kern.mode_good::kernel            0                      
system.switch_cpus5.kern.mode_good::user            0                      
system.switch_cpus5.kern.mode_good::idle            0                      
system.switch_cpus5.kern.mode_switch_good::kernel          nan                       # fraction of useful protection mode switches
system.switch_cpus5.kern.mode_switch_good::user          nan                       # fraction of useful protection mode switches
system.switch_cpus5.kern.mode_switch_good::idle          nan                       # fraction of useful protection mode switches
system.switch_cpus5.kern.mode_switch_good::total          nan                       # fraction of useful protection mode switches
system.switch_cpus5.kern.mode_ticks::kernel            0                       # number of ticks spent at the given mode
system.switch_cpus5.kern.mode_ticks::user            0                       # number of ticks spent at the given mode
system.switch_cpus5.kern.mode_ticks::idle            0                       # number of ticks spent at the given mode
system.switch_cpus5.kern.swap_context               0                       # number of times the context was actually changed
system.switch_cpus5.committedInsts          244407844                       # Number of instructions committed
system.switch_cpus5.committedOps            244407844                       # Number of ops (including micro ops) committed
system.switch_cpus5.num_int_alu_accesses    181003158                       # Number of integer alu accesses
system.switch_cpus5.num_fp_alu_accesses      70657306                       # Number of float alu accesses
system.switch_cpus5.num_func_calls            2385307                       # number of times a function call or return occured
system.switch_cpus5.num_conditional_control_insts     22186300                       # number of instructions that are conditional controls
system.switch_cpus5.num_int_insts           181003158                       # number of integer instructions
system.switch_cpus5.num_fp_insts             70657306                       # number of float instructions
system.switch_cpus5.num_int_register_reads    306127776                       # number of times the integer registers were read
system.switch_cpus5.num_int_register_writes    122801650                       # number of times the integer registers were written
system.switch_cpus5.num_fp_register_reads     84386336                       # number of times the floating registers were read
system.switch_cpus5.num_fp_register_writes     64936343                       # number of times the floating registers were written
system.switch_cpus5.num_mem_refs             67025091                       # number of memory refs
system.switch_cpus5.num_load_insts           54794993                       # Number of load instructions
system.switch_cpus5.num_store_insts          12230098                       # Number of store instructions
system.switch_cpus5.num_idle_cycles      59639682.169818                       # Number of idle cycles
system.switch_cpus5.num_busy_cycles      245813152.830182                       # Number of busy cycles
system.switch_cpus5.not_idle_fraction        0.804750                       # Percentage of non-idle cycles
system.switch_cpus5.idle_fraction            0.195250                       # Percentage of idle cycles
system.switch_cpus5.Branches                 26427595                       # Number of branches fetched
system.switch_cpus5.op_class::No_OpClass     18328058      7.50%      7.50% # Class of executed instruction
system.switch_cpus5.op_class::IntAlu        114982772     47.04%     54.54% # Class of executed instruction
system.switch_cpus5.op_class::IntMult          238349      0.10%     54.64% # Class of executed instruction
system.switch_cpus5.op_class::IntDiv                0      0.00%     54.64% # Class of executed instruction
system.switch_cpus5.op_class::FloatAdd       25255521     10.33%     64.97% # Class of executed instruction
system.switch_cpus5.op_class::FloatCmp        3687480      1.51%     66.48% # Class of executed instruction
system.switch_cpus5.op_class::FloatCvt              0      0.00%     66.48% # Class of executed instruction
system.switch_cpus5.op_class::FloatMult      12959865      5.30%     71.78% # Class of executed instruction
system.switch_cpus5.op_class::FloatDiv         850305      0.35%     72.13% # Class of executed instruction
system.switch_cpus5.op_class::FloatSqrt        198360      0.08%     72.21% # Class of executed instruction
system.switch_cpus5.op_class::SimdAdd               0      0.00%     72.21% # Class of executed instruction
system.switch_cpus5.op_class::SimdAddAcc            0      0.00%     72.21% # Class of executed instruction
system.switch_cpus5.op_class::SimdAlu               0      0.00%     72.21% # Class of executed instruction
system.switch_cpus5.op_class::SimdCmp               0      0.00%     72.21% # Class of executed instruction
system.switch_cpus5.op_class::SimdCvt               0      0.00%     72.21% # Class of executed instruction
system.switch_cpus5.op_class::SimdMisc              0      0.00%     72.21% # Class of executed instruction
system.switch_cpus5.op_class::SimdMult              0      0.00%     72.21% # Class of executed instruction
system.switch_cpus5.op_class::SimdMultAcc            0      0.00%     72.21% # Class of executed instruction
system.switch_cpus5.op_class::SimdShift             0      0.00%     72.21% # Class of executed instruction
system.switch_cpus5.op_class::SimdShiftAcc            0      0.00%     72.21% # Class of executed instruction
system.switch_cpus5.op_class::SimdSqrt              0      0.00%     72.21% # Class of executed instruction
system.switch_cpus5.op_class::SimdFloatAdd            0      0.00%     72.21% # Class of executed instruction
system.switch_cpus5.op_class::SimdFloatAlu            0      0.00%     72.21% # Class of executed instruction
system.switch_cpus5.op_class::SimdFloatCmp            0      0.00%     72.21% # Class of executed instruction
system.switch_cpus5.op_class::SimdFloatCvt            0      0.00%     72.21% # Class of executed instruction
system.switch_cpus5.op_class::SimdFloatDiv            0      0.00%     72.21% # Class of executed instruction
system.switch_cpus5.op_class::SimdFloatMisc            0      0.00%     72.21% # Class of executed instruction
system.switch_cpus5.op_class::SimdFloatMult            0      0.00%     72.21% # Class of executed instruction
system.switch_cpus5.op_class::SimdFloatMultAcc            0      0.00%     72.21% # Class of executed instruction
system.switch_cpus5.op_class::SimdFloatSqrt            0      0.00%     72.21% # Class of executed instruction
system.switch_cpus5.op_class::MemRead        55322532     22.63%     94.85% # Class of executed instruction
system.switch_cpus5.op_class::MemWrite       12230250      5.00%     99.85% # Class of executed instruction
system.switch_cpus5.op_class::IprAccess        362623      0.15%    100.00% # Class of executed instruction
system.switch_cpus5.op_class::InstPrefetch            0      0.00%    100.00% # Class of executed instruction
system.switch_cpus5.op_class::total         244416115                       # Class of executed instruction
system.switch_cpus6.dtb.fetch_hits                  0                       # ITB hits
system.switch_cpus6.dtb.fetch_misses                0                       # ITB misses
system.switch_cpus6.dtb.fetch_acv                   0                       # ITB acv
system.switch_cpus6.dtb.fetch_accesses              0                       # ITB accesses
system.switch_cpus6.dtb.read_hits            55758567                       # DTB read hits
system.switch_cpus6.dtb.read_misses              7188                       # DTB read misses
system.switch_cpus6.dtb.read_acv                    0                       # DTB read access violations
system.switch_cpus6.dtb.read_accesses        55669192                       # DTB read accesses
system.switch_cpus6.dtb.write_hits           12564022                       # DTB write hits
system.switch_cpus6.dtb.write_misses             1476                       # DTB write misses
system.switch_cpus6.dtb.write_acv                   0                       # DTB write access violations
system.switch_cpus6.dtb.write_accesses       12399031                       # DTB write accesses
system.switch_cpus6.dtb.data_hits            68322589                       # DTB hits
system.switch_cpus6.dtb.data_misses              8664                       # DTB misses
system.switch_cpus6.dtb.data_acv                    0                       # DTB access violations
system.switch_cpus6.dtb.data_accesses        68068223                       # DTB accesses
system.switch_cpus6.itb.fetch_hits          247815024                       # ITB hits
system.switch_cpus6.itb.fetch_misses               17                       # ITB misses
system.switch_cpus6.itb.fetch_acv                   0                       # ITB acv
system.switch_cpus6.itb.fetch_accesses      247815041                       # ITB accesses
system.switch_cpus6.itb.read_hits                   0                       # DTB read hits
system.switch_cpus6.itb.read_misses                 0                       # DTB read misses
system.switch_cpus6.itb.read_acv                    0                       # DTB read access violations
system.switch_cpus6.itb.read_accesses               0                       # DTB read accesses
system.switch_cpus6.itb.write_hits                  0                       # DTB write hits
system.switch_cpus6.itb.write_misses                0                       # DTB write misses
system.switch_cpus6.itb.write_acv                   0                       # DTB write access violations
system.switch_cpus6.itb.write_accesses              0                       # DTB write accesses
system.switch_cpus6.itb.data_hits                   0                       # DTB hits
system.switch_cpus6.itb.data_misses                 0                       # DTB misses
system.switch_cpus6.itb.data_acv                    0                       # DTB access violations
system.switch_cpus6.itb.data_accesses               0                       # DTB accesses
system.switch_cpus6.numCycles               305448424                       # number of cpu cycles simulated
system.switch_cpus6.numWorkItemsStarted             0                       # number of work items this cpu started
system.switch_cpus6.numWorkItemsCompleted            0                       # number of work items this cpu completed
system.switch_cpus6.kern.inst.arm                   0                       # number of arm instructions executed
system.switch_cpus6.kern.inst.quiesce               0                       # number of quiesce instructions executed
system.switch_cpus6.kern.inst.hwrei                 0                       # number of hwrei instructions executed
system.switch_cpus6.kern.mode_switch::kernel            0                       # number of protection mode switches
system.switch_cpus6.kern.mode_switch::user            0                       # number of protection mode switches
system.switch_cpus6.kern.mode_switch::idle            0                       # number of protection mode switches
system.switch_cpus6.kern.mode_good::kernel            0                      
system.switch_cpus6.kern.mode_good::user            0                      
system.switch_cpus6.kern.mode_good::idle            0                      
system.switch_cpus6.kern.mode_switch_good::kernel          nan                       # fraction of useful protection mode switches
system.switch_cpus6.kern.mode_switch_good::user          nan                       # fraction of useful protection mode switches
system.switch_cpus6.kern.mode_switch_good::idle          nan                       # fraction of useful protection mode switches
system.switch_cpus6.kern.mode_switch_good::total          nan                       # fraction of useful protection mode switches
system.switch_cpus6.kern.mode_ticks::kernel            0                       # number of ticks spent at the given mode
system.switch_cpus6.kern.mode_ticks::user            0                       # number of ticks spent at the given mode
system.switch_cpus6.kern.mode_ticks::idle            0                       # number of ticks spent at the given mode
system.switch_cpus6.kern.swap_context               0                       # number of times the context was actually changed
system.switch_cpus6.committedInsts          248361290                       # Number of instructions committed
system.switch_cpus6.committedOps            248361290                       # Number of ops (including micro ops) committed
system.switch_cpus6.num_int_alu_accesses    183431105                       # Number of integer alu accesses
system.switch_cpus6.num_fp_alu_accesses      72622849                       # Number of float alu accesses
system.switch_cpus6.num_func_calls            2510053                       # number of times a function call or return occured
system.switch_cpus6.num_conditional_control_insts     22412587                       # number of instructions that are conditional controls
system.switch_cpus6.num_int_insts           183431105                       # number of integer instructions
system.switch_cpus6.num_fp_insts             72622849                       # number of float instructions
system.switch_cpus6.num_int_register_reads    310900463                       # number of times the integer registers were read
system.switch_cpus6.num_int_register_writes    123989967                       # number of times the integer registers were written
system.switch_cpus6.num_fp_register_reads     86703021                       # number of times the floating registers were read
system.switch_cpus6.num_fp_register_writes     66766373                       # number of times the floating registers were written
system.switch_cpus6.num_mem_refs             68613975                       # number of memory refs
system.switch_cpus6.num_load_insts           56048204                       # Number of load instructions
system.switch_cpus6.num_store_insts          12565771                       # Number of store instructions
system.switch_cpus6.num_idle_cycles      55662439.452307                       # Number of idle cycles
system.switch_cpus6.num_busy_cycles      249785984.547693                       # Number of busy cycles
system.switch_cpus6.not_idle_fraction        0.817768                       # Percentage of non-idle cycles
system.switch_cpus6.idle_fraction            0.182232                       # Percentage of idle cycles
system.switch_cpus6.Branches                 26878049                       # Number of branches fetched
system.switch_cpus6.op_class::No_OpClass     18541567      7.47%      7.47% # Class of executed instruction
system.switch_cpus6.op_class::IntAlu        115881548     46.66%     54.12% # Class of executed instruction
system.switch_cpus6.op_class::IntMult          238186      0.10%     54.22% # Class of executed instruction
system.switch_cpus6.op_class::IntDiv                0      0.00%     54.22% # Class of executed instruction
system.switch_cpus6.op_class::FloatAdd       25968540     10.46%     64.67% # Class of executed instruction
system.switch_cpus6.op_class::FloatCmp        3793285      1.53%     66.20% # Class of executed instruction
system.switch_cpus6.op_class::FloatCvt              0      0.00%     66.20% # Class of executed instruction
system.switch_cpus6.op_class::FloatMult      13316320      5.36%     71.56% # Class of executed instruction
system.switch_cpus6.op_class::FloatDiv         865585      0.35%     71.91% # Class of executed instruction
system.switch_cpus6.op_class::FloatSqrt        202225      0.08%     71.99% # Class of executed instruction
system.switch_cpus6.op_class::SimdAdd               0      0.00%     71.99% # Class of executed instruction
system.switch_cpus6.op_class::SimdAddAcc            0      0.00%     71.99% # Class of executed instruction
system.switch_cpus6.op_class::SimdAlu               0      0.00%     71.99% # Class of executed instruction
system.switch_cpus6.op_class::SimdCmp               0      0.00%     71.99% # Class of executed instruction
system.switch_cpus6.op_class::SimdCvt               0      0.00%     71.99% # Class of executed instruction
system.switch_cpus6.op_class::SimdMisc              0      0.00%     71.99% # Class of executed instruction
system.switch_cpus6.op_class::SimdMult              0      0.00%     71.99% # Class of executed instruction
system.switch_cpus6.op_class::SimdMultAcc            0      0.00%     71.99% # Class of executed instruction
system.switch_cpus6.op_class::SimdShift             0      0.00%     71.99% # Class of executed instruction
system.switch_cpus6.op_class::SimdShiftAcc            0      0.00%     71.99% # Class of executed instruction
system.switch_cpus6.op_class::SimdSqrt              0      0.00%     71.99% # Class of executed instruction
system.switch_cpus6.op_class::SimdFloatAdd            0      0.00%     71.99% # Class of executed instruction
system.switch_cpus6.op_class::SimdFloatAlu            0      0.00%     71.99% # Class of executed instruction
system.switch_cpus6.op_class::SimdFloatCmp            0      0.00%     71.99% # Class of executed instruction
system.switch_cpus6.op_class::SimdFloatCvt            0      0.00%     71.99% # Class of executed instruction
system.switch_cpus6.op_class::SimdFloatDiv            0      0.00%     71.99% # Class of executed instruction
system.switch_cpus6.op_class::SimdFloatMisc            0      0.00%     71.99% # Class of executed instruction
system.switch_cpus6.op_class::SimdFloatMult            0      0.00%     71.99% # Class of executed instruction
system.switch_cpus6.op_class::SimdFloatMultAcc            0      0.00%     71.99% # Class of executed instruction
system.switch_cpus6.op_class::SimdFloatSqrt            0      0.00%     71.99% # Class of executed instruction
system.switch_cpus6.op_class::MemRead        56612264     22.79%     94.79% # Class of executed instruction
system.switch_cpus6.op_class::MemWrite       12565921      5.06%     99.85% # Class of executed instruction
system.switch_cpus6.op_class::IprAccess        384513      0.15%    100.00% # Class of executed instruction
system.switch_cpus6.op_class::InstPrefetch            0      0.00%    100.00% # Class of executed instruction
system.switch_cpus6.op_class::total         248369954                       # Class of executed instruction
system.switch_cpus7.dtb.fetch_hits                  0                       # ITB hits
system.switch_cpus7.dtb.fetch_misses                0                       # ITB misses
system.switch_cpus7.dtb.fetch_acv                   0                       # ITB acv
system.switch_cpus7.dtb.fetch_accesses              0                       # ITB accesses
system.switch_cpus7.dtb.read_hits            60976658                       # DTB read hits
system.switch_cpus7.dtb.read_misses              7096                       # DTB read misses
system.switch_cpus7.dtb.read_acv                    0                       # DTB read access violations
system.switch_cpus7.dtb.read_accesses        60889600                       # DTB read accesses
system.switch_cpus7.dtb.write_hits           13216670                       # DTB write hits
system.switch_cpus7.dtb.write_misses             1511                       # DTB write misses
system.switch_cpus7.dtb.write_acv                   0                       # DTB write access violations
system.switch_cpus7.dtb.write_accesses       13085927                       # DTB write accesses
system.switch_cpus7.dtb.data_hits            74193328                       # DTB hits
system.switch_cpus7.dtb.data_misses              8607                       # DTB misses
system.switch_cpus7.dtb.data_acv                    0                       # DTB access violations
system.switch_cpus7.dtb.data_accesses        73975527                       # DTB accesses
system.switch_cpus7.itb.fetch_hits          273820273                       # ITB hits
system.switch_cpus7.itb.fetch_misses               17                       # ITB misses
system.switch_cpus7.itb.fetch_acv                   0                       # ITB acv
system.switch_cpus7.itb.fetch_accesses      273820290                       # ITB accesses
system.switch_cpus7.itb.read_hits                   0                       # DTB read hits
system.switch_cpus7.itb.read_misses                 0                       # DTB read misses
system.switch_cpus7.itb.read_acv                    0                       # DTB read access violations
system.switch_cpus7.itb.read_accesses               0                       # DTB read accesses
system.switch_cpus7.itb.write_hits                  0                       # DTB write hits
system.switch_cpus7.itb.write_misses                0                       # DTB write misses
system.switch_cpus7.itb.write_acv                   0                       # DTB write access violations
system.switch_cpus7.itb.write_accesses              0                       # DTB write accesses
system.switch_cpus7.itb.data_hits                   0                       # DTB hits
system.switch_cpus7.itb.data_misses                 0                       # DTB misses
system.switch_cpus7.itb.data_acv                    0                       # DTB access violations
system.switch_cpus7.itb.data_accesses               0                       # DTB accesses
system.switch_cpus7.numCycles               305449555                       # number of cpu cycles simulated
system.switch_cpus7.numWorkItemsStarted             0                       # number of work items this cpu started
system.switch_cpus7.numWorkItemsCompleted            0                       # number of work items this cpu completed
system.switch_cpus7.kern.inst.arm                   0                       # number of arm instructions executed
system.switch_cpus7.kern.inst.quiesce               0                       # number of quiesce instructions executed
system.switch_cpus7.kern.inst.hwrei                 0                       # number of hwrei instructions executed
system.switch_cpus7.kern.mode_switch::kernel            0                       # number of protection mode switches
system.switch_cpus7.kern.mode_switch::user            0                       # number of protection mode switches
system.switch_cpus7.kern.mode_switch::idle            0                       # number of protection mode switches
system.switch_cpus7.kern.mode_good::kernel            0                      
system.switch_cpus7.kern.mode_good::user            0                      
system.switch_cpus7.kern.mode_good::idle            0                      
system.switch_cpus7.kern.mode_switch_good::kernel          nan                       # fraction of useful protection mode switches
system.switch_cpus7.kern.mode_switch_good::user          nan                       # fraction of useful protection mode switches
system.switch_cpus7.kern.mode_switch_good::idle          nan                       # fraction of useful protection mode switches
system.switch_cpus7.kern.mode_switch_good::total          nan                       # fraction of useful protection mode switches
system.switch_cpus7.kern.mode_ticks::kernel            0                       # number of ticks spent at the given mode
system.switch_cpus7.kern.mode_ticks::user            0                       # number of ticks spent at the given mode
system.switch_cpus7.kern.mode_ticks::idle            0                       # number of ticks spent at the given mode
system.switch_cpus7.kern.swap_context               0                       # number of times the context was actually changed
system.switch_cpus7.committedInsts          274303421                       # Number of instructions committed
system.switch_cpus7.committedOps            274303421                       # Number of ops (including micro ops) committed
system.switch_cpus7.num_int_alu_accesses    202572392                       # Number of integer alu accesses
system.switch_cpus7.num_fp_alu_accesses      80882020                       # Number of float alu accesses
system.switch_cpus7.num_func_calls            2536119                       # number of times a function call or return occured
system.switch_cpus7.num_conditional_control_insts     24767076                       # number of instructions that are conditional controls
system.switch_cpus7.num_int_insts           202572392                       # number of integer instructions
system.switch_cpus7.num_fp_insts             80882020                       # number of float instructions
system.switch_cpus7.num_int_register_reads    344519460                       # number of times the integer registers were read
system.switch_cpus7.num_int_register_writes    137422849                       # number of times the integer registers were written
system.switch_cpus7.num_fp_register_reads     96592905                       # number of times the floating registers were read
system.switch_cpus7.num_fp_register_writes     74335533                       # number of times the floating registers were written
system.switch_cpus7.num_mem_refs             74472679                       # number of memory refs
system.switch_cpus7.num_load_insts           61254219                       # Number of load instructions
system.switch_cpus7.num_store_insts          13218460                       # Number of store instructions
system.switch_cpus7.num_idle_cycles      29572551.373898                       # Number of idle cycles
system.switch_cpus7.num_busy_cycles      275877003.626102                       # Number of busy cycles
system.switch_cpus7.not_idle_fraction        0.903184                       # Percentage of non-idle cycles
system.switch_cpus7.idle_fraction            0.096816                       # Percentage of idle cycles
system.switch_cpus7.Branches                 29254335                       # Number of branches fetched
system.switch_cpus7.op_class::No_OpClass     20337939      7.41%      7.41% # Class of executed instruction
system.switch_cpus7.op_class::IntAlu        129150118     47.08%     54.50% # Class of executed instruction
system.switch_cpus7.op_class::IntMult          272093      0.10%     54.59% # Class of executed instruction
system.switch_cpus7.op_class::IntDiv                0      0.00%     54.59% # Class of executed instruction
system.switch_cpus7.op_class::FloatAdd       28912636     10.54%     65.13% # Class of executed instruction
system.switch_cpus7.op_class::FloatCmp        4221935      1.54%     66.67% # Class of executed instruction
system.switch_cpus7.op_class::FloatCvt              0      0.00%     66.67% # Class of executed instruction
system.switch_cpus7.op_class::FloatMult      14833695      5.41%     72.08% # Class of executed instruction
system.switch_cpus7.op_class::FloatDiv         971730      0.35%     72.44% # Class of executed instruction
system.switch_cpus7.op_class::FloatSqrt        226635      0.08%     72.52% # Class of executed instruction
system.switch_cpus7.op_class::SimdAdd               0      0.00%     72.52% # Class of executed instruction
system.switch_cpus7.op_class::SimdAddAcc            0      0.00%     72.52% # Class of executed instruction
system.switch_cpus7.op_class::SimdAlu               0      0.00%     72.52% # Class of executed instruction
system.switch_cpus7.op_class::SimdCmp               0      0.00%     72.52% # Class of executed instruction
system.switch_cpus7.op_class::SimdCvt               0      0.00%     72.52% # Class of executed instruction
system.switch_cpus7.op_class::SimdMisc              0      0.00%     72.52% # Class of executed instruction
system.switch_cpus7.op_class::SimdMult              0      0.00%     72.52% # Class of executed instruction
system.switch_cpus7.op_class::SimdMultAcc            0      0.00%     72.52% # Class of executed instruction
system.switch_cpus7.op_class::SimdShift             0      0.00%     72.52% # Class of executed instruction
system.switch_cpus7.op_class::SimdShiftAcc            0      0.00%     72.52% # Class of executed instruction
system.switch_cpus7.op_class::SimdSqrt              0      0.00%     72.52% # Class of executed instruction
system.switch_cpus7.op_class::SimdFloatAdd            0      0.00%     72.52% # Class of executed instruction
system.switch_cpus7.op_class::SimdFloatAlu            0      0.00%     72.52% # Class of executed instruction
system.switch_cpus7.op_class::SimdFloatCmp            0      0.00%     72.52% # Class of executed instruction
system.switch_cpus7.op_class::SimdFloatCvt            0      0.00%     72.52% # Class of executed instruction
system.switch_cpus7.op_class::SimdFloatDiv            0      0.00%     72.52% # Class of executed instruction
system.switch_cpus7.op_class::SimdFloatMisc            0      0.00%     72.52% # Class of executed instruction
system.switch_cpus7.op_class::SimdFloatMult            0      0.00%     72.52% # Class of executed instruction
system.switch_cpus7.op_class::SimdFloatMultAcc            0      0.00%     72.52% # Class of executed instruction
system.switch_cpus7.op_class::SimdFloatSqrt            0      0.00%     72.52% # Class of executed instruction
system.switch_cpus7.op_class::MemRead        61794482     22.53%     95.05% # Class of executed instruction
system.switch_cpus7.op_class::MemWrite       13218604      4.82%     99.86% # Class of executed instruction
system.switch_cpus7.op_class::IprAccess        372161      0.14%    100.00% # Class of executed instruction
system.switch_cpus7.op_class::InstPrefetch            0      0.00%    100.00% # Class of executed instruction
system.switch_cpus7.op_class::total         274312028                       # Class of executed instruction
system.tol2bus.snoop_filter.tot_requests      5500510                       # Total number of requests made to the snoop filter.
system.tol2bus.snoop_filter.hit_single_requests      2553177                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.tol2bus.snoop_filter.hit_multi_requests       749891                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.tol2bus.snoop_filter.tot_snoops         663314                       # Total number of snoops made to the snoop filter.
system.tol2bus.snoop_filter.hit_single_snoops       600107                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.tol2bus.snoop_filter.hit_multi_snoops        63207                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.tol2bus.trans_dist::ReadReq                340                       # Transaction distribution
system.tol2bus.trans_dist::ReadResp           2411954                       # Transaction distribution
system.tol2bus.trans_dist::WriteReq              1967                       # Transaction distribution
system.tol2bus.trans_dist::WriteResp             1967                       # Transaction distribution
system.tol2bus.trans_dist::WritebackDirty      1019264                       # Transaction distribution
system.tol2bus.trans_dist::WritebackClean        11266                       # Transaction distribution
system.tol2bus.trans_dist::CleanEvict         1168775                       # Transaction distribution
system.tol2bus.trans_dist::UpgradeReq           66487                       # Transaction distribution
system.tol2bus.trans_dist::SCUpgradeReq         39538                       # Transaction distribution
system.tol2bus.trans_dist::UpgradeResp         106025                       # Transaction distribution
system.tol2bus.trans_dist::ReadExReq           359994                       # Transaction distribution
system.tol2bus.trans_dist::ReadExResp          359994                       # Transaction distribution
system.tol2bus.trans_dist::ReadCleanReq         67013                       # Transaction distribution
system.tol2bus.trans_dist::ReadSharedReq      2344601                       # Transaction distribution
system.tol2bus.pkt_count_system.cpu0.icache.mem_side::system.l2.cpu_side        20163                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu0.dcache.mem_side::system.l2.cpu_side      1053268                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu1.icache.mem_side::system.l2.cpu_side        16518                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu1.dcache.mem_side::system.l2.cpu_side       930939                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu2.icache.mem_side::system.l2.cpu_side        31066                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu2.dcache.mem_side::system.l2.cpu_side       951974                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu3.icache.mem_side::system.l2.cpu_side        14220                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu3.dcache.mem_side::system.l2.cpu_side      1005295                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu4.icache.mem_side::system.l2.cpu_side        13711                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu4.dcache.mem_side::system.l2.cpu_side      1046885                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu5.icache.mem_side::system.l2.cpu_side        17128                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu5.dcache.mem_side::system.l2.cpu_side       890754                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu6.icache.mem_side::system.l2.cpu_side        16340                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu6.dcache.mem_side::system.l2.cpu_side       932819                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu7.icache.mem_side::system.l2.cpu_side        16146                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu7.dcache.mem_side::system.l2.cpu_side      1001959                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count::total               7959185                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu0.icache.mem_side::system.l2.cpu_side       704384                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu0.dcache.mem_side::system.l2.cpu_side     31850351                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu1.icache.mem_side::system.l2.cpu_side       547712                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu1.dcache.mem_side::system.l2.cpu_side     28486248                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu2.icache.mem_side::system.l2.cpu_side      1145088                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu2.dcache.mem_side::system.l2.cpu_side     29090440                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu3.icache.mem_side::system.l2.cpu_side       493504                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu3.dcache.mem_side::system.l2.cpu_side     30485304                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu4.icache.mem_side::system.l2.cpu_side       469248                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu4.dcache.mem_side::system.l2.cpu_side     31995464                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu5.icache.mem_side::system.l2.cpu_side       573440                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu5.dcache.mem_side::system.l2.cpu_side     27311208                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu6.icache.mem_side::system.l2.cpu_side       541120                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu6.dcache.mem_side::system.l2.cpu_side     28569976                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu7.icache.mem_side::system.l2.cpu_side       535360                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu7.dcache.mem_side::system.l2.cpu_side     30553256                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size::total              243352103                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.snoops                         1700380                       # Total snoops (count)
system.tol2bus.snoop_fanout::samples          7203197                       # Request fanout histogram
system.tol2bus.snoop_fanout::mean            0.429147                       # Request fanout histogram
system.tol2bus.snoop_fanout::stdev           1.088701                       # Request fanout histogram
system.tol2bus.snoop_fanout::underflows             0      0.00%      0.00% # Request fanout histogram
system.tol2bus.snoop_fanout::0                5435171     75.45%     75.45% # Request fanout histogram
system.tol2bus.snoop_fanout::1                1271324     17.65%     93.10% # Request fanout histogram
system.tol2bus.snoop_fanout::2                 237827      3.30%     96.41% # Request fanout histogram
system.tol2bus.snoop_fanout::3                  61543      0.85%     97.26% # Request fanout histogram
system.tol2bus.snoop_fanout::4                  36141      0.50%     97.76% # Request fanout histogram
system.tol2bus.snoop_fanout::5                  37056      0.51%     98.28% # Request fanout histogram
system.tol2bus.snoop_fanout::6                  44017      0.61%     98.89% # Request fanout histogram
system.tol2bus.snoop_fanout::7                  75268      1.04%     99.93% # Request fanout histogram
system.tol2bus.snoop_fanout::8                   4850      0.07%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::9                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::10                     0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::11                     0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::12                     0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::13                     0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::14                     0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::15                     0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::16                     0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::overflows              0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::min_value              0                       # Request fanout histogram
system.tol2bus.snoop_fanout::max_value              8                       # Request fanout histogram
system.tol2bus.snoop_fanout::total            7203197                       # Request fanout histogram
system.tsunami.ethernet.descDMAReads                0                       # Number of descriptors the device read w/ DMA
system.tsunami.ethernet.descDMAWrites               0                       # Number of descriptors the device wrote w/ DMA
system.tsunami.ethernet.descDmaReadBytes            0                       # number of descriptor bytes read w/ DMA
system.tsunami.ethernet.descDmaWriteBytes            0                       # number of descriptor bytes write w/ DMA
system.tsunami.ethernet.postedSwi                   0                       # number of software interrupts posted to CPU
system.tsunami.ethernet.coalescedSwi              nan                       # average number of Swi's coalesced into each post
system.tsunami.ethernet.totalSwi                    0                       # total number of Swi written to ISR
system.tsunami.ethernet.postedRxIdle                0                       # number of rxIdle interrupts posted to CPU
system.tsunami.ethernet.coalescedRxIdle           nan                       # average number of RxIdle's coalesced into each post
system.tsunami.ethernet.totalRxIdle                 0                       # total number of RxIdle written to ISR
system.tsunami.ethernet.postedRxOk                  0                       # number of RxOk interrupts posted to CPU
system.tsunami.ethernet.coalescedRxOk             nan                       # average number of RxOk's coalesced into each post
system.tsunami.ethernet.totalRxOk                   0                       # total number of RxOk written to ISR
system.tsunami.ethernet.postedRxDesc                0                       # number of RxDesc interrupts posted to CPU
system.tsunami.ethernet.coalescedRxDesc           nan                       # average number of RxDesc's coalesced into each post
system.tsunami.ethernet.totalRxDesc                 0                       # total number of RxDesc written to ISR
system.tsunami.ethernet.postedTxOk                  0                       # number of TxOk interrupts posted to CPU
system.tsunami.ethernet.coalescedTxOk             nan                       # average number of TxOk's coalesced into each post
system.tsunami.ethernet.totalTxOk                   0                       # total number of TxOk written to ISR
system.tsunami.ethernet.postedTxIdle                0                       # number of TxIdle interrupts posted to CPU
system.tsunami.ethernet.coalescedTxIdle           nan                       # average number of TxIdle's coalesced into each post
system.tsunami.ethernet.totalTxIdle                 0                       # total number of TxIdle written to ISR
system.tsunami.ethernet.postedTxDesc                0                       # number of TxDesc interrupts posted to CPU
system.tsunami.ethernet.coalescedTxDesc           nan                       # average number of TxDesc's coalesced into each post
system.tsunami.ethernet.totalTxDesc                 0                       # total number of TxDesc written to ISR
system.tsunami.ethernet.postedRxOrn                 0                       # number of RxOrn posted to CPU
system.tsunami.ethernet.coalescedRxOrn            nan                       # average number of RxOrn's coalesced into each post
system.tsunami.ethernet.totalRxOrn                  0                       # total number of RxOrn written to ISR
system.tsunami.ethernet.coalescedTotal            nan                       # average number of interrupts coalesced into each post
system.tsunami.ethernet.postedInterrupts            0                       # number of posts to CPU
system.tsunami.ethernet.droppedPackets              0                       # number of packets dropped

---------- End Simulation Statistics   ----------

---------- Begin Simulation Statistics ----------
sim_seconds                                  0.053728                       # Number of seconds simulated
sim_ticks                                 53728104000                       # Number of ticks simulated
final_tick                               2544365138000                       # Number of ticks from beginning of simulation (restored from checkpoints and never reset)
sim_freq                                 1000000000000                       # Frequency of simulated ticks
host_inst_rate                               37816929                       # Simulator instruction rate (inst/s)
host_op_rate                                 37816916                       # Simulator op (including micro ops) rate (op/s)
host_tick_rate                              779707872                       # Simulator tick rate (ticks/s)
host_mem_usage                                 768576                       # Number of bytes of host memory used
host_seconds                                    68.91                       # Real time elapsed on the host
sim_insts                                  2605886928                       # Number of instructions simulated
sim_ops                                    2605886928                       # Number of ops (including micro ops) simulated
system.voltage_domain.voltage                       1                       # Voltage in Volts
system.clk_domain.clock                          1000                       # Clock period in ticks
system.mem_ctrls.bytes_read::switch_cpus0.inst         9344                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::switch_cpus0.data         8064                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::switch_cpus1.inst          256                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::switch_cpus1.data         4544                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::switch_cpus2.inst       503616                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::switch_cpus2.data     13474880                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::switch_cpus3.inst        34304                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::switch_cpus3.data        88000                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::switch_cpus4.inst       113856                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::switch_cpus4.data       611712                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::switch_cpus5.inst          512                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::switch_cpus5.data         3968                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::switch_cpus6.inst         4928                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::switch_cpus6.data         5056                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::switch_cpus7.inst         3712                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::switch_cpus7.data         3840                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::total           14870592                       # Number of bytes read from this memory
system.mem_ctrls.bytes_inst_read::switch_cpus0.inst         9344                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_inst_read::switch_cpus1.inst          256                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_inst_read::switch_cpus2.inst       503616                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_inst_read::switch_cpus3.inst        34304                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_inst_read::switch_cpus4.inst       113856                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_inst_read::switch_cpus5.inst          512                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_inst_read::switch_cpus6.inst         4928                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_inst_read::switch_cpus7.inst         3712                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_inst_read::total        670528                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_written::writebacks     11078528                       # Number of bytes written to this memory
system.mem_ctrls.bytes_written::total        11078528                       # Number of bytes written to this memory
system.mem_ctrls.num_reads::switch_cpus0.inst          146                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::switch_cpus0.data          126                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::switch_cpus1.inst            4                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::switch_cpus1.data           71                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::switch_cpus2.inst         7869                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::switch_cpus2.data       210545                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::switch_cpus3.inst          536                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::switch_cpus3.data         1375                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::switch_cpus4.inst         1779                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::switch_cpus4.data         9558                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::switch_cpus5.inst            8                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::switch_cpus5.data           62                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::switch_cpus6.inst           77                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::switch_cpus6.data           79                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::switch_cpus7.inst           58                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::switch_cpus7.data           60                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::total              232353                       # Number of read requests responded to by this memory
system.mem_ctrls.num_writes::writebacks        173102                       # Number of write requests responded to by this memory
system.mem_ctrls.num_writes::total             173102                       # Number of write requests responded to by this memory
system.mem_ctrls.bw_read::switch_cpus0.inst       173913                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::switch_cpus0.data       150089                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::switch_cpus1.inst         4765                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::switch_cpus1.data        84574                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::switch_cpus2.inst      9373418                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::switch_cpus2.data    250797609                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::switch_cpus3.inst       638474                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::switch_cpus3.data      1637877                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::switch_cpus4.inst      2119114                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::switch_cpus4.data     11385326                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::switch_cpus5.inst         9529                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::switch_cpus5.data        73853                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::switch_cpus6.inst        91721                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::switch_cpus6.data        94103                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::switch_cpus7.inst        69089                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::switch_cpus7.data        71471                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::total             276774926                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::switch_cpus0.inst       173913                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::switch_cpus1.inst         4765                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::switch_cpus2.inst      9373418                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::switch_cpus3.inst       638474                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::switch_cpus4.inst      2119114                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::switch_cpus5.inst         9529                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::switch_cpus6.inst        91721                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::switch_cpus7.inst        69089                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::total         12480023                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::writebacks       206196146                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::total            206196146                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_total::writebacks       206196146                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::switch_cpus0.inst       173913                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::switch_cpus0.data       150089                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::switch_cpus1.inst         4765                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::switch_cpus1.data        84574                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::switch_cpus2.inst      9373418                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::switch_cpus2.data    250797609                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::switch_cpus3.inst       638474                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::switch_cpus3.data      1637877                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::switch_cpus4.inst      2119114                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::switch_cpus4.data     11385326                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::switch_cpus5.inst         9529                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::switch_cpus5.data        73853                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::switch_cpus6.inst        91721                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::switch_cpus6.data        94103                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::switch_cpus7.inst        69089                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::switch_cpus7.data        71471                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::total            482971072                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.readReqs                           0                       # Number of read requests accepted
system.mem_ctrls.writeReqs                          0                       # Number of write requests accepted
system.mem_ctrls.readBursts                         0                       # Number of DRAM read bursts, including those serviced by the write queue
system.mem_ctrls.writeBursts                        0                       # Number of DRAM write bursts, including those merged in the write queue
system.mem_ctrls.bytesReadDRAM                      0                       # Total number of bytes read from DRAM
system.mem_ctrls.bytesReadWrQ                       0                       # Total number of bytes read from write queue
system.mem_ctrls.bytesWritten                       0                       # Total number of bytes written to DRAM
system.mem_ctrls.bytesReadSys                       0                       # Total read bytes from the system interface side
system.mem_ctrls.bytesWrittenSys                    0                       # Total written bytes from the system interface side
system.mem_ctrls.servicedByWrQ                      0                       # Number of DRAM read bursts serviced by the write queue
system.mem_ctrls.mergedWrBursts                     0                       # Number of DRAM write bursts merged with an existing one
system.mem_ctrls.neitherReadNorWriteReqs            0                       # Number of requests that are neither read nor write
system.mem_ctrls.perBankRdBursts::0                 0                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::1                 0                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::2                 0                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::3                 0                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::4                 0                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::5                 0                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::6                 0                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::7                 0                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::8                 0                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::9                 0                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::10                0                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::11                0                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::12                0                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::13                0                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::14                0                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::15                0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::0                 0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::1                 0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::2                 0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::3                 0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::4                 0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::5                 0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::6                 0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::7                 0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::8                 0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::9                 0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::10                0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::11                0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::12                0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::13                0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::14                0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::15                0                       # Per bank write bursts
system.mem_ctrls.numRdRetry                         0                       # Number of times read queue was full causing retry
system.mem_ctrls.numWrRetry                         0                       # Number of times write queue was full causing retry
system.mem_ctrls.totGap                             0                       # Total gap between requests
system.mem_ctrls.readPktSize::0                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::1                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::2                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::3                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::4                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::5                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::6                     0                       # Read request sizes (log2)
system.mem_ctrls.writePktSize::0                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::1                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::2                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::3                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::4                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::5                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::6                    0                       # Write request sizes (log2)
system.mem_ctrls.rdQLenPdf::0                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::1                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::2                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::3                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::4                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::5                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::6                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::7                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::8                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::9                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::10                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::11                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::12                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::13                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::14                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::15                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::16                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::17                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::18                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::19                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::20                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::21                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::22                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::23                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::24                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::25                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::26                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::27                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::28                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::29                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::30                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::31                      0                       # What read queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::0                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::1                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::2                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::3                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::4                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::5                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::6                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::7                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::8                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::9                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::10                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::11                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::12                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::13                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::14                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::15                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::16                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::17                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::18                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::19                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::20                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::21                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::22                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::23                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::24                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::25                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::26                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::27                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::28                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::29                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::30                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::31                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::32                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::33                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::34                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::35                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::36                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::37                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::38                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::39                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::40                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::41                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::42                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::43                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::44                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::45                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::46                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::47                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::48                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::49                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::50                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::51                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::52                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::53                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::54                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::55                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::56                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::57                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::58                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::59                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::60                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::61                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::62                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::63                      0                       # What write queue length does an incoming req see
system.mem_ctrls.totQLat                            0                       # Total ticks spent queuing
system.mem_ctrls.totMemAccLat                       0                       # Total ticks spent from burst creation until serviced by the DRAM
system.mem_ctrls.totBusLat                          0                       # Total ticks spent in databus transfers
system.mem_ctrls.avgQLat                          nan                       # Average queueing delay per DRAM burst
system.mem_ctrls.avgBusLat                        nan                       # Average bus latency per DRAM burst
system.mem_ctrls.avgMemAccLat                     nan                       # Average memory access latency per DRAM burst
system.mem_ctrls.avgRdBW                         0.00                       # Average DRAM read bandwidth in MiByte/s
system.mem_ctrls.avgWrBW                         0.00                       # Average achieved write bandwidth in MiByte/s
system.mem_ctrls.avgRdBWSys                      0.00                       # Average system read bandwidth in MiByte/s
system.mem_ctrls.avgWrBWSys                      0.00                       # Average system write bandwidth in MiByte/s
system.mem_ctrls.peakBW                      12800.00                       # Theoretical peak bandwidth in MiByte/s
system.mem_ctrls.busUtil                         0.00                       # Data bus utilization in percentage
system.mem_ctrls.busUtilRead                     0.00                       # Data bus utilization in percentage for reads
system.mem_ctrls.busUtilWrite                    0.00                       # Data bus utilization in percentage for writes
system.mem_ctrls.avgRdQLen                       0.00                       # Average read queue length when enqueuing
system.mem_ctrls.avgWrQLen                       0.00                       # Average write queue length when enqueuing
system.mem_ctrls.readRowHits                        0                       # Number of row buffer hits during reads
system.mem_ctrls.writeRowHits                       0                       # Number of row buffer hits during writes
system.mem_ctrls.readRowHitRate                   nan                       # Row buffer hit rate for reads
system.mem_ctrls.writeRowHitRate                  nan                       # Row buffer hit rate for writes
system.mem_ctrls.avgGap                           nan                       # Average gap between requests
system.mem_ctrls.pageHitRate                      nan                       # Row buffer hit rate, read and write combined
system.mem_ctrls_0.actEnergy                        0                       # Energy for activate commands per rank (pJ)
system.mem_ctrls_0.preEnergy                        0                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls_0.readEnergy                       0                       # Energy for read commands per rank (pJ)
system.mem_ctrls_0.writeEnergy                      0                       # Energy for write commands per rank (pJ)
system.mem_ctrls_0.refreshEnergy                    0                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls_0.actBackEnergy                    0                       # Energy for active background per rank (pJ)
system.mem_ctrls_0.preBackEnergy                    0                       # Energy for precharge background per rank (pJ)
system.mem_ctrls_0.totalEnergy                      0                       # Total energy per rank (pJ)
system.mem_ctrls_0.averagePower                     0                       # Core power per rank (mW)
system.mem_ctrls_0.memoryStateTime::IDLE            0                       # Time in different power states
system.mem_ctrls_0.memoryStateTime::REF             0                       # Time in different power states
system.mem_ctrls_0.memoryStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls_0.memoryStateTime::ACT             0                       # Time in different power states
system.mem_ctrls_0.memoryStateTime::ACT_PDN            0                       # Time in different power states
system.mem_ctrls_1.actEnergy                        0                       # Energy for activate commands per rank (pJ)
system.mem_ctrls_1.preEnergy                        0                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls_1.readEnergy                       0                       # Energy for read commands per rank (pJ)
system.mem_ctrls_1.writeEnergy                      0                       # Energy for write commands per rank (pJ)
system.mem_ctrls_1.refreshEnergy                    0                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls_1.actBackEnergy                    0                       # Energy for active background per rank (pJ)
system.mem_ctrls_1.preBackEnergy                    0                       # Energy for precharge background per rank (pJ)
system.mem_ctrls_1.totalEnergy                      0                       # Total energy per rank (pJ)
system.mem_ctrls_1.averagePower                     0                       # Core power per rank (mW)
system.mem_ctrls_1.memoryStateTime::IDLE            0                       # Time in different power states
system.mem_ctrls_1.memoryStateTime::REF             0                       # Time in different power states
system.mem_ctrls_1.memoryStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls_1.memoryStateTime::ACT             0                       # Time in different power states
system.mem_ctrls_1.memoryStateTime::ACT_PDN            0                       # Time in different power states
system.cpu_voltage_domain.voltage                   1                       # Voltage in Volts
system.cpu_clk_domain.clock                       500                       # Clock period in ticks
system.cpu0.dtb.fetch_hits                          0                       # ITB hits
system.cpu0.dtb.fetch_misses                        0                       # ITB misses
system.cpu0.dtb.fetch_acv                           0                       # ITB acv
system.cpu0.dtb.fetch_accesses                      0                       # ITB accesses
system.cpu0.dtb.read_hits                           0                       # DTB read hits
system.cpu0.dtb.read_misses                         0                       # DTB read misses
system.cpu0.dtb.read_acv                            0                       # DTB read access violations
system.cpu0.dtb.read_accesses                       0                       # DTB read accesses
system.cpu0.dtb.write_hits                          0                       # DTB write hits
system.cpu0.dtb.write_misses                        0                       # DTB write misses
system.cpu0.dtb.write_acv                           0                       # DTB write access violations
system.cpu0.dtb.write_accesses                      0                       # DTB write accesses
system.cpu0.dtb.data_hits                           0                       # DTB hits
system.cpu0.dtb.data_misses                         0                       # DTB misses
system.cpu0.dtb.data_acv                            0                       # DTB access violations
system.cpu0.dtb.data_accesses                       0                       # DTB accesses
system.cpu0.itb.fetch_hits                          0                       # ITB hits
system.cpu0.itb.fetch_misses                        0                       # ITB misses
system.cpu0.itb.fetch_acv                           0                       # ITB acv
system.cpu0.itb.fetch_accesses                      0                       # ITB accesses
system.cpu0.itb.read_hits                           0                       # DTB read hits
system.cpu0.itb.read_misses                         0                       # DTB read misses
system.cpu0.itb.read_acv                            0                       # DTB read access violations
system.cpu0.itb.read_accesses                       0                       # DTB read accesses
system.cpu0.itb.write_hits                          0                       # DTB write hits
system.cpu0.itb.write_misses                        0                       # DTB write misses
system.cpu0.itb.write_acv                           0                       # DTB write access violations
system.cpu0.itb.write_accesses                      0                       # DTB write accesses
system.cpu0.itb.data_hits                           0                       # DTB hits
system.cpu0.itb.data_misses                         0                       # DTB misses
system.cpu0.itb.data_acv                            0                       # DTB access violations
system.cpu0.itb.data_accesses                       0                       # DTB accesses
system.cpu0.numCycles                               0                       # number of cpu cycles simulated
system.cpu0.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu0.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu0.kern.inst.arm                           0                       # number of arm instructions executed
system.cpu0.kern.inst.quiesce                      58                       # number of quiesce instructions executed
system.cpu0.kern.inst.hwrei                      2193                       # number of hwrei instructions executed
system.cpu0.kern.ipl_count::0                     704     33.83%     33.83% # number of times we switched to this ipl
system.cpu0.kern.ipl_count::21                    156      7.50%     41.33% # number of times we switched to this ipl
system.cpu0.kern.ipl_count::22                     55      2.64%     43.97% # number of times we switched to this ipl
system.cpu0.kern.ipl_count::30                      1      0.05%     44.02% # number of times we switched to this ipl
system.cpu0.kern.ipl_count::31                   1165     55.98%    100.00% # number of times we switched to this ipl
system.cpu0.kern.ipl_count::total                2081                       # number of times we switched to this ipl
system.cpu0.kern.ipl_good::0                      704     43.48%     43.48% # number of times we switched to this ipl from a different ipl
system.cpu0.kern.ipl_good::21                     156      9.64%     53.12% # number of times we switched to this ipl from a different ipl
system.cpu0.kern.ipl_good::22                      55      3.40%     56.52% # number of times we switched to this ipl from a different ipl
system.cpu0.kern.ipl_good::30                       1      0.06%     56.58% # number of times we switched to this ipl from a different ipl
system.cpu0.kern.ipl_good::31                     703     43.42%    100.00% # number of times we switched to this ipl from a different ipl
system.cpu0.kern.ipl_good::total                 1619                       # number of times we switched to this ipl from a different ipl
system.cpu0.kern.ipl_ticks::0             53415128500     99.76%     99.76% # number of cycles we spent at this ipl
system.cpu0.kern.ipl_ticks::21               11700000      0.02%     99.79% # number of cycles we spent at this ipl
system.cpu0.kern.ipl_ticks::22                2695000      0.01%     99.79% # number of cycles we spent at this ipl
system.cpu0.kern.ipl_ticks::30                 164500      0.00%     99.79% # number of cycles we spent at this ipl
system.cpu0.kern.ipl_ticks::31              111592000      0.21%    100.00% # number of cycles we spent at this ipl
system.cpu0.kern.ipl_ticks::total         53541280000                       # number of cycles we spent at this ipl
system.cpu0.kern.ipl_used::0                        1                       # fraction of swpipl calls that actually changed the ipl
system.cpu0.kern.ipl_used::21                       1                       # fraction of swpipl calls that actually changed the ipl
system.cpu0.kern.ipl_used::22                       1                       # fraction of swpipl calls that actually changed the ipl
system.cpu0.kern.ipl_used::30                       1                       # fraction of swpipl calls that actually changed the ipl
system.cpu0.kern.ipl_used::31                0.603433                       # fraction of swpipl calls that actually changed the ipl
system.cpu0.kern.ipl_used::total             0.777991                       # fraction of swpipl calls that actually changed the ipl
system.cpu0.kern.callpal::swpipl                 1657     83.64%     83.64% # number of callpals executed
system.cpu0.kern.callpal::rdps                    112      5.65%     89.30% # number of callpals executed
system.cpu0.kern.callpal::rti                     212     10.70%    100.00% # number of callpals executed
system.cpu0.kern.callpal::total                  1981                       # number of callpals executed
system.cpu0.kern.mode_switch::kernel              212                       # number of protection mode switches
system.cpu0.kern.mode_switch::user                  0                       # number of protection mode switches
system.cpu0.kern.mode_switch::idle                  0                       # number of protection mode switches
system.cpu0.kern.mode_good::kernel                  0                      
system.cpu0.kern.mode_good::user                    0                      
system.cpu0.kern.mode_good::idle                    0                      
system.cpu0.kern.mode_switch_good::kernel            0                       # fraction of useful protection mode switches
system.cpu0.kern.mode_switch_good::user           nan                       # fraction of useful protection mode switches
system.cpu0.kern.mode_switch_good::idle           nan                       # fraction of useful protection mode switches
system.cpu0.kern.mode_switch_good::total            0                       # fraction of useful protection mode switches
system.cpu0.kern.mode_ticks::kernel                 0                       # number of ticks spent at the given mode
system.cpu0.kern.mode_ticks::user                   0                       # number of ticks spent at the given mode
system.cpu0.kern.mode_ticks::idle                   0                       # number of ticks spent at the given mode
system.cpu0.kern.swap_context                       0                       # number of times the context was actually changed
system.cpu0.committedInsts                          0                       # Number of instructions committed
system.cpu0.committedOps                            0                       # Number of ops (including micro ops) committed
system.cpu0.num_int_alu_accesses                    0                       # Number of integer alu accesses
system.cpu0.num_fp_alu_accesses                     0                       # Number of float alu accesses
system.cpu0.num_func_calls                          0                       # number of times a function call or return occured
system.cpu0.num_conditional_control_insts            0                       # number of instructions that are conditional controls
system.cpu0.num_int_insts                           0                       # number of integer instructions
system.cpu0.num_fp_insts                            0                       # number of float instructions
system.cpu0.num_int_register_reads                  0                       # number of times the integer registers were read
system.cpu0.num_int_register_writes                 0                       # number of times the integer registers were written
system.cpu0.num_fp_register_reads                   0                       # number of times the floating registers were read
system.cpu0.num_fp_register_writes                  0                       # number of times the floating registers were written
system.cpu0.num_mem_refs                            0                       # number of memory refs
system.cpu0.num_load_insts                          0                       # Number of load instructions
system.cpu0.num_store_insts                         0                       # Number of store instructions
system.cpu0.num_idle_cycles                         0                       # Number of idle cycles
system.cpu0.num_busy_cycles                         0                       # Number of busy cycles
system.cpu0.not_idle_fraction                       0                       # Percentage of non-idle cycles
system.cpu0.idle_fraction                           1                       # Percentage of idle cycles
system.cpu0.op_class::No_OpClass                    0                       # Class of executed instruction
system.cpu0.op_class::IntAlu                        0                       # Class of executed instruction
system.cpu0.op_class::IntMult                       0                       # Class of executed instruction
system.cpu0.op_class::IntDiv                        0                       # Class of executed instruction
system.cpu0.op_class::FloatAdd                      0                       # Class of executed instruction
system.cpu0.op_class::FloatCmp                      0                       # Class of executed instruction
system.cpu0.op_class::FloatCvt                      0                       # Class of executed instruction
system.cpu0.op_class::FloatMult                     0                       # Class of executed instruction
system.cpu0.op_class::FloatDiv                      0                       # Class of executed instruction
system.cpu0.op_class::FloatSqrt                     0                       # Class of executed instruction
system.cpu0.op_class::SimdAdd                       0                       # Class of executed instruction
system.cpu0.op_class::SimdAddAcc                    0                       # Class of executed instruction
system.cpu0.op_class::SimdAlu                       0                       # Class of executed instruction
system.cpu0.op_class::SimdCmp                       0                       # Class of executed instruction
system.cpu0.op_class::SimdCvt                       0                       # Class of executed instruction
system.cpu0.op_class::SimdMisc                      0                       # Class of executed instruction
system.cpu0.op_class::SimdMult                      0                       # Class of executed instruction
system.cpu0.op_class::SimdMultAcc                   0                       # Class of executed instruction
system.cpu0.op_class::SimdShift                     0                       # Class of executed instruction
system.cpu0.op_class::SimdShiftAcc                  0                       # Class of executed instruction
system.cpu0.op_class::SimdSqrt                      0                       # Class of executed instruction
system.cpu0.op_class::SimdFloatAdd                  0                       # Class of executed instruction
system.cpu0.op_class::SimdFloatAlu                  0                       # Class of executed instruction
system.cpu0.op_class::SimdFloatCmp                  0                       # Class of executed instruction
system.cpu0.op_class::SimdFloatCvt                  0                       # Class of executed instruction
system.cpu0.op_class::SimdFloatDiv                  0                       # Class of executed instruction
system.cpu0.op_class::SimdFloatMisc                 0                       # Class of executed instruction
system.cpu0.op_class::SimdFloatMult                 0                       # Class of executed instruction
system.cpu0.op_class::SimdFloatMultAcc              0                       # Class of executed instruction
system.cpu0.op_class::SimdFloatSqrt                 0                       # Class of executed instruction
system.cpu0.op_class::MemRead                       0                       # Class of executed instruction
system.cpu0.op_class::MemWrite                      0                       # Class of executed instruction
system.cpu0.op_class::IprAccess                     0                       # Class of executed instruction
system.cpu0.op_class::InstPrefetch                  0                       # Class of executed instruction
system.cpu0.op_class::total                         0                       # Class of executed instruction
system.cpu0.dcache.tags.replacements              210                       # number of replacements
system.cpu0.dcache.tags.tagsinuse          482.264320                       # Cycle average of tags in use
system.cpu0.dcache.tags.total_refs             115448                       # Total number of references to valid blocks.
system.cpu0.dcache.tags.sampled_refs              676                       # Sample count of references to valid blocks.
system.cpu0.dcache.tags.avg_refs           170.781065                       # Average number of references to valid blocks.
system.cpu0.dcache.tags.warmup_cycle                0                       # Cycle when the warmup percentage was hit.
system.cpu0.dcache.tags.occ_blocks::switch_cpus0.data   482.264320                       # Average occupied blocks per requestor
system.cpu0.dcache.tags.occ_percent::switch_cpus0.data     0.941923                       # Average percentage of cache occupancy
system.cpu0.dcache.tags.occ_percent::total     0.941923                       # Average percentage of cache occupancy
system.cpu0.dcache.tags.occ_task_id_blocks::1024          466                       # Occupied blocks per task id
system.cpu0.dcache.tags.age_task_id_blocks_1024::2           20                       # Occupied blocks per task id
system.cpu0.dcache.tags.age_task_id_blocks_1024::3            4                       # Occupied blocks per task id
system.cpu0.dcache.tags.age_task_id_blocks_1024::4          442                       # Occupied blocks per task id
system.cpu0.dcache.tags.occ_task_id_percent::1024     0.910156                       # Percentage of cache occupancy per task id
system.cpu0.dcache.tags.tag_accesses           201547                       # Number of tag accesses
system.cpu0.dcache.tags.data_accesses          201547                       # Number of data accesses
system.cpu0.dcache.ReadReq_hits::switch_cpus0.data        62774                       # number of ReadReq hits
system.cpu0.dcache.ReadReq_hits::total          62774                       # number of ReadReq hits
system.cpu0.dcache.WriteReq_hits::switch_cpus0.data        34588                       # number of WriteReq hits
system.cpu0.dcache.WriteReq_hits::total         34588                       # number of WriteReq hits
system.cpu0.dcache.LoadLockedReq_hits::switch_cpus0.data         1443                       # number of LoadLockedReq hits
system.cpu0.dcache.LoadLockedReq_hits::total         1443                       # number of LoadLockedReq hits
system.cpu0.dcache.StoreCondReq_hits::switch_cpus0.data         1215                       # number of StoreCondReq hits
system.cpu0.dcache.StoreCondReq_hits::total         1215                       # number of StoreCondReq hits
system.cpu0.dcache.demand_hits::switch_cpus0.data        97362                       # number of demand (read+write) hits
system.cpu0.dcache.demand_hits::total           97362                       # number of demand (read+write) hits
system.cpu0.dcache.overall_hits::switch_cpus0.data        97362                       # number of overall hits
system.cpu0.dcache.overall_hits::total          97362                       # number of overall hits
system.cpu0.dcache.ReadReq_misses::switch_cpus0.data          241                       # number of ReadReq misses
system.cpu0.dcache.ReadReq_misses::total          241                       # number of ReadReq misses
system.cpu0.dcache.WriteReq_misses::switch_cpus0.data          246                       # number of WriteReq misses
system.cpu0.dcache.WriteReq_misses::total          246                       # number of WriteReq misses
system.cpu0.dcache.LoadLockedReq_misses::switch_cpus0.data           30                       # number of LoadLockedReq misses
system.cpu0.dcache.LoadLockedReq_misses::total           30                       # number of LoadLockedReq misses
system.cpu0.dcache.StoreCondReq_misses::switch_cpus0.data           83                       # number of StoreCondReq misses
system.cpu0.dcache.StoreCondReq_misses::total           83                       # number of StoreCondReq misses
system.cpu0.dcache.demand_misses::switch_cpus0.data          487                       # number of demand (read+write) misses
system.cpu0.dcache.demand_misses::total           487                       # number of demand (read+write) misses
system.cpu0.dcache.overall_misses::switch_cpus0.data          487                       # number of overall misses
system.cpu0.dcache.overall_misses::total          487                       # number of overall misses
system.cpu0.dcache.ReadReq_accesses::switch_cpus0.data        63015                       # number of ReadReq accesses(hits+misses)
system.cpu0.dcache.ReadReq_accesses::total        63015                       # number of ReadReq accesses(hits+misses)
system.cpu0.dcache.WriteReq_accesses::switch_cpus0.data        34834                       # number of WriteReq accesses(hits+misses)
system.cpu0.dcache.WriteReq_accesses::total        34834                       # number of WriteReq accesses(hits+misses)
system.cpu0.dcache.LoadLockedReq_accesses::switch_cpus0.data         1473                       # number of LoadLockedReq accesses(hits+misses)
system.cpu0.dcache.LoadLockedReq_accesses::total         1473                       # number of LoadLockedReq accesses(hits+misses)
system.cpu0.dcache.StoreCondReq_accesses::switch_cpus0.data         1298                       # number of StoreCondReq accesses(hits+misses)
system.cpu0.dcache.StoreCondReq_accesses::total         1298                       # number of StoreCondReq accesses(hits+misses)
system.cpu0.dcache.demand_accesses::switch_cpus0.data        97849                       # number of demand (read+write) accesses
system.cpu0.dcache.demand_accesses::total        97849                       # number of demand (read+write) accesses
system.cpu0.dcache.overall_accesses::switch_cpus0.data        97849                       # number of overall (read+write) accesses
system.cpu0.dcache.overall_accesses::total        97849                       # number of overall (read+write) accesses
system.cpu0.dcache.ReadReq_miss_rate::switch_cpus0.data     0.003824                       # miss rate for ReadReq accesses
system.cpu0.dcache.ReadReq_miss_rate::total     0.003824                       # miss rate for ReadReq accesses
system.cpu0.dcache.WriteReq_miss_rate::switch_cpus0.data     0.007062                       # miss rate for WriteReq accesses
system.cpu0.dcache.WriteReq_miss_rate::total     0.007062                       # miss rate for WriteReq accesses
system.cpu0.dcache.LoadLockedReq_miss_rate::switch_cpus0.data     0.020367                       # miss rate for LoadLockedReq accesses
system.cpu0.dcache.LoadLockedReq_miss_rate::total     0.020367                       # miss rate for LoadLockedReq accesses
system.cpu0.dcache.StoreCondReq_miss_rate::switch_cpus0.data     0.063945                       # miss rate for StoreCondReq accesses
system.cpu0.dcache.StoreCondReq_miss_rate::total     0.063945                       # miss rate for StoreCondReq accesses
system.cpu0.dcache.demand_miss_rate::switch_cpus0.data     0.004977                       # miss rate for demand accesses
system.cpu0.dcache.demand_miss_rate::total     0.004977                       # miss rate for demand accesses
system.cpu0.dcache.overall_miss_rate::switch_cpus0.data     0.004977                       # miss rate for overall accesses
system.cpu0.dcache.overall_miss_rate::total     0.004977                       # miss rate for overall accesses
system.cpu0.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu0.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu0.dcache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu0.dcache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu0.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu0.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu0.dcache.fast_writes                      0                       # number of fast writes performed
system.cpu0.dcache.cache_copies                     0                       # number of cache copies performed
system.cpu0.dcache.writebacks::writebacks          103                       # number of writebacks
system.cpu0.dcache.writebacks::total              103                       # number of writebacks
system.cpu0.dcache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu0.icache.tags.replacements              511                       # number of replacements
system.cpu0.icache.tags.tagsinuse                 512                       # Cycle average of tags in use
system.cpu0.icache.tags.total_refs           29061659                       # Total number of references to valid blocks.
system.cpu0.icache.tags.sampled_refs             1023                       # Sample count of references to valid blocks.
system.cpu0.icache.tags.avg_refs         28408.268817                       # Average number of references to valid blocks.
system.cpu0.icache.tags.warmup_cycle                0                       # Cycle when the warmup percentage was hit.
system.cpu0.icache.tags.occ_blocks::switch_cpus0.inst          512                       # Average occupied blocks per requestor
system.cpu0.icache.tags.occ_percent::switch_cpus0.inst            1                       # Average percentage of cache occupancy
system.cpu0.icache.tags.occ_percent::total            1                       # Average percentage of cache occupancy
system.cpu0.icache.tags.occ_task_id_blocks::1024          512                       # Occupied blocks per task id
system.cpu0.icache.tags.age_task_id_blocks_1024::2           42                       # Occupied blocks per task id
system.cpu0.icache.tags.age_task_id_blocks_1024::3            7                       # Occupied blocks per task id
system.cpu0.icache.tags.age_task_id_blocks_1024::4          463                       # Occupied blocks per task id
system.cpu0.icache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu0.icache.tags.tag_accesses           623751                       # Number of tag accesses
system.cpu0.icache.tags.data_accesses          623751                       # Number of data accesses
system.cpu0.icache.ReadReq_hits::switch_cpus0.inst       311109                       # number of ReadReq hits
system.cpu0.icache.ReadReq_hits::total         311109                       # number of ReadReq hits
system.cpu0.icache.demand_hits::switch_cpus0.inst       311109                       # number of demand (read+write) hits
system.cpu0.icache.demand_hits::total          311109                       # number of demand (read+write) hits
system.cpu0.icache.overall_hits::switch_cpus0.inst       311109                       # number of overall hits
system.cpu0.icache.overall_hits::total         311109                       # number of overall hits
system.cpu0.icache.ReadReq_misses::switch_cpus0.inst          511                       # number of ReadReq misses
system.cpu0.icache.ReadReq_misses::total          511                       # number of ReadReq misses
system.cpu0.icache.demand_misses::switch_cpus0.inst          511                       # number of demand (read+write) misses
system.cpu0.icache.demand_misses::total           511                       # number of demand (read+write) misses
system.cpu0.icache.overall_misses::switch_cpus0.inst          511                       # number of overall misses
system.cpu0.icache.overall_misses::total          511                       # number of overall misses
system.cpu0.icache.ReadReq_accesses::switch_cpus0.inst       311620                       # number of ReadReq accesses(hits+misses)
system.cpu0.icache.ReadReq_accesses::total       311620                       # number of ReadReq accesses(hits+misses)
system.cpu0.icache.demand_accesses::switch_cpus0.inst       311620                       # number of demand (read+write) accesses
system.cpu0.icache.demand_accesses::total       311620                       # number of demand (read+write) accesses
system.cpu0.icache.overall_accesses::switch_cpus0.inst       311620                       # number of overall (read+write) accesses
system.cpu0.icache.overall_accesses::total       311620                       # number of overall (read+write) accesses
system.cpu0.icache.ReadReq_miss_rate::switch_cpus0.inst     0.001640                       # miss rate for ReadReq accesses
system.cpu0.icache.ReadReq_miss_rate::total     0.001640                       # miss rate for ReadReq accesses
system.cpu0.icache.demand_miss_rate::switch_cpus0.inst     0.001640                       # miss rate for demand accesses
system.cpu0.icache.demand_miss_rate::total     0.001640                       # miss rate for demand accesses
system.cpu0.icache.overall_miss_rate::switch_cpus0.inst     0.001640                       # miss rate for overall accesses
system.cpu0.icache.overall_miss_rate::total     0.001640                       # miss rate for overall accesses
system.cpu0.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu0.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu0.icache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu0.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu0.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu0.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu0.icache.fast_writes                      0                       # number of fast writes performed
system.cpu0.icache.cache_copies                     0                       # number of cache copies performed
system.cpu0.icache.writebacks::writebacks          511                       # number of writebacks
system.cpu0.icache.writebacks::total              511                       # number of writebacks
system.cpu0.icache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu1.dtb.fetch_hits                          0                       # ITB hits
system.cpu1.dtb.fetch_misses                        0                       # ITB misses
system.cpu1.dtb.fetch_acv                           0                       # ITB acv
system.cpu1.dtb.fetch_accesses                      0                       # ITB accesses
system.cpu1.dtb.read_hits                           0                       # DTB read hits
system.cpu1.dtb.read_misses                         0                       # DTB read misses
system.cpu1.dtb.read_acv                            0                       # DTB read access violations
system.cpu1.dtb.read_accesses                       0                       # DTB read accesses
system.cpu1.dtb.write_hits                          0                       # DTB write hits
system.cpu1.dtb.write_misses                        0                       # DTB write misses
system.cpu1.dtb.write_acv                           0                       # DTB write access violations
system.cpu1.dtb.write_accesses                      0                       # DTB write accesses
system.cpu1.dtb.data_hits                           0                       # DTB hits
system.cpu1.dtb.data_misses                         0                       # DTB misses
system.cpu1.dtb.data_acv                            0                       # DTB access violations
system.cpu1.dtb.data_accesses                       0                       # DTB accesses
system.cpu1.itb.fetch_hits                          0                       # ITB hits
system.cpu1.itb.fetch_misses                        0                       # ITB misses
system.cpu1.itb.fetch_acv                           0                       # ITB acv
system.cpu1.itb.fetch_accesses                      0                       # ITB accesses
system.cpu1.itb.read_hits                           0                       # DTB read hits
system.cpu1.itb.read_misses                         0                       # DTB read misses
system.cpu1.itb.read_acv                            0                       # DTB read access violations
system.cpu1.itb.read_accesses                       0                       # DTB read accesses
system.cpu1.itb.write_hits                          0                       # DTB write hits
system.cpu1.itb.write_misses                        0                       # DTB write misses
system.cpu1.itb.write_acv                           0                       # DTB write access violations
system.cpu1.itb.write_accesses                      0                       # DTB write accesses
system.cpu1.itb.data_hits                           0                       # DTB hits
system.cpu1.itb.data_misses                         0                       # DTB misses
system.cpu1.itb.data_acv                            0                       # DTB access violations
system.cpu1.itb.data_accesses                       0                       # DTB accesses
system.cpu1.numCycles                               0                       # number of cpu cycles simulated
system.cpu1.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu1.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu1.kern.inst.arm                           0                       # number of arm instructions executed
system.cpu1.kern.inst.quiesce                      56                       # number of quiesce instructions executed
system.cpu1.kern.inst.hwrei                       961                       # number of hwrei instructions executed
system.cpu1.kern.ipl_count::0                     227     26.67%     26.67% # number of times we switched to this ipl
system.cpu1.kern.ipl_count::22                     55      6.46%     33.14% # number of times we switched to this ipl
system.cpu1.kern.ipl_count::30                      1      0.12%     33.25% # number of times we switched to this ipl
system.cpu1.kern.ipl_count::31                    568     66.75%    100.00% # number of times we switched to this ipl
system.cpu1.kern.ipl_count::total                 851                       # number of times we switched to this ipl
system.cpu1.kern.ipl_good::0                      227     44.60%     44.60% # number of times we switched to this ipl from a different ipl
system.cpu1.kern.ipl_good::22                      55     10.81%     55.40% # number of times we switched to this ipl from a different ipl
system.cpu1.kern.ipl_good::30                       1      0.20%     55.60% # number of times we switched to this ipl from a different ipl
system.cpu1.kern.ipl_good::31                     226     44.40%    100.00% # number of times we switched to this ipl from a different ipl
system.cpu1.kern.ipl_good::total                  509                       # number of times we switched to this ipl from a different ipl
system.cpu1.kern.ipl_ticks::0             53510154000     99.94%     99.94% # number of cycles we spent at this ipl
system.cpu1.kern.ipl_ticks::22                2695000      0.01%     99.95% # number of cycles we spent at this ipl
system.cpu1.kern.ipl_ticks::30                 164500      0.00%     99.95% # number of cycles we spent at this ipl
system.cpu1.kern.ipl_ticks::31               29157500      0.05%    100.00% # number of cycles we spent at this ipl
system.cpu1.kern.ipl_ticks::total         53542171000                       # number of cycles we spent at this ipl
system.cpu1.kern.ipl_used::0                        1                       # fraction of swpipl calls that actually changed the ipl
system.cpu1.kern.ipl_used::22                       1                       # fraction of swpipl calls that actually changed the ipl
system.cpu1.kern.ipl_used::30                       1                       # fraction of swpipl calls that actually changed the ipl
system.cpu1.kern.ipl_used::31                0.397887                       # fraction of swpipl calls that actually changed the ipl
system.cpu1.kern.ipl_used::total             0.598120                       # fraction of swpipl calls that actually changed the ipl
system.cpu1.kern.callpal::swpipl                  739     81.66%     81.66% # number of callpals executed
system.cpu1.kern.callpal::rdps                    110     12.15%     93.81% # number of callpals executed
system.cpu1.kern.callpal::rti                      56      6.19%    100.00% # number of callpals executed
system.cpu1.kern.callpal::total                   905                       # number of callpals executed
system.cpu1.kern.mode_switch::kernel                0                       # number of protection mode switches
system.cpu1.kern.mode_switch::user                  0                       # number of protection mode switches
system.cpu1.kern.mode_switch::idle                 56                       # number of protection mode switches
system.cpu1.kern.mode_good::kernel                  0                      
system.cpu1.kern.mode_good::user                    0                      
system.cpu1.kern.mode_good::idle                    0                      
system.cpu1.kern.mode_switch_good::kernel          nan                       # fraction of useful protection mode switches
system.cpu1.kern.mode_switch_good::user           nan                       # fraction of useful protection mode switches
system.cpu1.kern.mode_switch_good::idle             0                       # fraction of useful protection mode switches
system.cpu1.kern.mode_switch_good::total            0                       # fraction of useful protection mode switches
system.cpu1.kern.mode_ticks::kernel                 0                       # number of ticks spent at the given mode
system.cpu1.kern.mode_ticks::user                   0                       # number of ticks spent at the given mode
system.cpu1.kern.mode_ticks::idle                   0                       # number of ticks spent at the given mode
system.cpu1.kern.swap_context                       0                       # number of times the context was actually changed
system.cpu1.committedInsts                          0                       # Number of instructions committed
system.cpu1.committedOps                            0                       # Number of ops (including micro ops) committed
system.cpu1.num_int_alu_accesses                    0                       # Number of integer alu accesses
system.cpu1.num_fp_alu_accesses                     0                       # Number of float alu accesses
system.cpu1.num_func_calls                          0                       # number of times a function call or return occured
system.cpu1.num_conditional_control_insts            0                       # number of instructions that are conditional controls
system.cpu1.num_int_insts                           0                       # number of integer instructions
system.cpu1.num_fp_insts                            0                       # number of float instructions
system.cpu1.num_int_register_reads                  0                       # number of times the integer registers were read
system.cpu1.num_int_register_writes                 0                       # number of times the integer registers were written
system.cpu1.num_fp_register_reads                   0                       # number of times the floating registers were read
system.cpu1.num_fp_register_writes                  0                       # number of times the floating registers were written
system.cpu1.num_mem_refs                            0                       # number of memory refs
system.cpu1.num_load_insts                          0                       # Number of load instructions
system.cpu1.num_store_insts                         0                       # Number of store instructions
system.cpu1.num_idle_cycles                         0                       # Number of idle cycles
system.cpu1.num_busy_cycles                         0                       # Number of busy cycles
system.cpu1.not_idle_fraction                       0                       # Percentage of non-idle cycles
system.cpu1.idle_fraction                           1                       # Percentage of idle cycles
system.cpu1.op_class::No_OpClass                    0                       # Class of executed instruction
system.cpu1.op_class::IntAlu                        0                       # Class of executed instruction
system.cpu1.op_class::IntMult                       0                       # Class of executed instruction
system.cpu1.op_class::IntDiv                        0                       # Class of executed instruction
system.cpu1.op_class::FloatAdd                      0                       # Class of executed instruction
system.cpu1.op_class::FloatCmp                      0                       # Class of executed instruction
system.cpu1.op_class::FloatCvt                      0                       # Class of executed instruction
system.cpu1.op_class::FloatMult                     0                       # Class of executed instruction
system.cpu1.op_class::FloatDiv                      0                       # Class of executed instruction
system.cpu1.op_class::FloatSqrt                     0                       # Class of executed instruction
system.cpu1.op_class::SimdAdd                       0                       # Class of executed instruction
system.cpu1.op_class::SimdAddAcc                    0                       # Class of executed instruction
system.cpu1.op_class::SimdAlu                       0                       # Class of executed instruction
system.cpu1.op_class::SimdCmp                       0                       # Class of executed instruction
system.cpu1.op_class::SimdCvt                       0                       # Class of executed instruction
system.cpu1.op_class::SimdMisc                      0                       # Class of executed instruction
system.cpu1.op_class::SimdMult                      0                       # Class of executed instruction
system.cpu1.op_class::SimdMultAcc                   0                       # Class of executed instruction
system.cpu1.op_class::SimdShift                     0                       # Class of executed instruction
system.cpu1.op_class::SimdShiftAcc                  0                       # Class of executed instruction
system.cpu1.op_class::SimdSqrt                      0                       # Class of executed instruction
system.cpu1.op_class::SimdFloatAdd                  0                       # Class of executed instruction
system.cpu1.op_class::SimdFloatAlu                  0                       # Class of executed instruction
system.cpu1.op_class::SimdFloatCmp                  0                       # Class of executed instruction
system.cpu1.op_class::SimdFloatCvt                  0                       # Class of executed instruction
system.cpu1.op_class::SimdFloatDiv                  0                       # Class of executed instruction
system.cpu1.op_class::SimdFloatMisc                 0                       # Class of executed instruction
system.cpu1.op_class::SimdFloatMult                 0                       # Class of executed instruction
system.cpu1.op_class::SimdFloatMultAcc              0                       # Class of executed instruction
system.cpu1.op_class::SimdFloatSqrt                 0                       # Class of executed instruction
system.cpu1.op_class::MemRead                       0                       # Class of executed instruction
system.cpu1.op_class::MemWrite                      0                       # Class of executed instruction
system.cpu1.op_class::IprAccess                     0                       # Class of executed instruction
system.cpu1.op_class::InstPrefetch                  0                       # Class of executed instruction
system.cpu1.op_class::total                         0                       # Class of executed instruction
system.cpu1.dcache.tags.replacements              207                       # number of replacements
system.cpu1.dcache.tags.tagsinuse          473.879747                       # Cycle average of tags in use
system.cpu1.dcache.tags.total_refs              30516                       # Total number of references to valid blocks.
system.cpu1.dcache.tags.sampled_refs              647                       # Sample count of references to valid blocks.
system.cpu1.dcache.tags.avg_refs            47.165379                       # Average number of references to valid blocks.
system.cpu1.dcache.tags.warmup_cycle                0                       # Cycle when the warmup percentage was hit.
system.cpu1.dcache.tags.occ_blocks::switch_cpus1.data   473.879747                       # Average occupied blocks per requestor
system.cpu1.dcache.tags.occ_percent::switch_cpus1.data     0.925546                       # Average percentage of cache occupancy
system.cpu1.dcache.tags.occ_percent::total     0.925546                       # Average percentage of cache occupancy
system.cpu1.dcache.tags.occ_task_id_blocks::1024          440                       # Occupied blocks per task id
system.cpu1.dcache.tags.age_task_id_blocks_1024::2            5                       # Occupied blocks per task id
system.cpu1.dcache.tags.age_task_id_blocks_1024::3            3                       # Occupied blocks per task id
system.cpu1.dcache.tags.age_task_id_blocks_1024::4          432                       # Occupied blocks per task id
system.cpu1.dcache.tags.occ_task_id_percent::1024     0.859375                       # Percentage of cache occupancy per task id
system.cpu1.dcache.tags.tag_accesses            53166                       # Number of tag accesses
system.cpu1.dcache.tags.data_accesses           53166                       # Number of data accesses
system.cpu1.dcache.ReadReq_hits::switch_cpus1.data        16742                       # number of ReadReq hits
system.cpu1.dcache.ReadReq_hits::total          16742                       # number of ReadReq hits
system.cpu1.dcache.WriteReq_hits::switch_cpus1.data         8963                       # number of WriteReq hits
system.cpu1.dcache.WriteReq_hits::total          8963                       # number of WriteReq hits
system.cpu1.dcache.LoadLockedReq_hits::switch_cpus1.data          186                       # number of LoadLockedReq hits
system.cpu1.dcache.LoadLockedReq_hits::total          186                       # number of LoadLockedReq hits
system.cpu1.dcache.StoreCondReq_hits::switch_cpus1.data          161                       # number of StoreCondReq hits
system.cpu1.dcache.StoreCondReq_hits::total          161                       # number of StoreCondReq hits
system.cpu1.dcache.demand_hits::switch_cpus1.data        25705                       # number of demand (read+write) hits
system.cpu1.dcache.demand_hits::total           25705                       # number of demand (read+write) hits
system.cpu1.dcache.overall_hits::switch_cpus1.data        25705                       # number of overall hits
system.cpu1.dcache.overall_hits::total          25705                       # number of overall hits
system.cpu1.dcache.ReadReq_misses::switch_cpus1.data          287                       # number of ReadReq misses
system.cpu1.dcache.ReadReq_misses::total          287                       # number of ReadReq misses
system.cpu1.dcache.WriteReq_misses::switch_cpus1.data           46                       # number of WriteReq misses
system.cpu1.dcache.WriteReq_misses::total           46                       # number of WriteReq misses
system.cpu1.dcache.LoadLockedReq_misses::switch_cpus1.data           15                       # number of LoadLockedReq misses
system.cpu1.dcache.LoadLockedReq_misses::total           15                       # number of LoadLockedReq misses
system.cpu1.dcache.StoreCondReq_misses::switch_cpus1.data           21                       # number of StoreCondReq misses
system.cpu1.dcache.StoreCondReq_misses::total           21                       # number of StoreCondReq misses
system.cpu1.dcache.demand_misses::switch_cpus1.data          333                       # number of demand (read+write) misses
system.cpu1.dcache.demand_misses::total           333                       # number of demand (read+write) misses
system.cpu1.dcache.overall_misses::switch_cpus1.data          333                       # number of overall misses
system.cpu1.dcache.overall_misses::total          333                       # number of overall misses
system.cpu1.dcache.ReadReq_accesses::switch_cpus1.data        17029                       # number of ReadReq accesses(hits+misses)
system.cpu1.dcache.ReadReq_accesses::total        17029                       # number of ReadReq accesses(hits+misses)
system.cpu1.dcache.WriteReq_accesses::switch_cpus1.data         9009                       # number of WriteReq accesses(hits+misses)
system.cpu1.dcache.WriteReq_accesses::total         9009                       # number of WriteReq accesses(hits+misses)
system.cpu1.dcache.LoadLockedReq_accesses::switch_cpus1.data          201                       # number of LoadLockedReq accesses(hits+misses)
system.cpu1.dcache.LoadLockedReq_accesses::total          201                       # number of LoadLockedReq accesses(hits+misses)
system.cpu1.dcache.StoreCondReq_accesses::switch_cpus1.data          182                       # number of StoreCondReq accesses(hits+misses)
system.cpu1.dcache.StoreCondReq_accesses::total          182                       # number of StoreCondReq accesses(hits+misses)
system.cpu1.dcache.demand_accesses::switch_cpus1.data        26038                       # number of demand (read+write) accesses
system.cpu1.dcache.demand_accesses::total        26038                       # number of demand (read+write) accesses
system.cpu1.dcache.overall_accesses::switch_cpus1.data        26038                       # number of overall (read+write) accesses
system.cpu1.dcache.overall_accesses::total        26038                       # number of overall (read+write) accesses
system.cpu1.dcache.ReadReq_miss_rate::switch_cpus1.data     0.016854                       # miss rate for ReadReq accesses
system.cpu1.dcache.ReadReq_miss_rate::total     0.016854                       # miss rate for ReadReq accesses
system.cpu1.dcache.WriteReq_miss_rate::switch_cpus1.data     0.005106                       # miss rate for WriteReq accesses
system.cpu1.dcache.WriteReq_miss_rate::total     0.005106                       # miss rate for WriteReq accesses
system.cpu1.dcache.LoadLockedReq_miss_rate::switch_cpus1.data     0.074627                       # miss rate for LoadLockedReq accesses
system.cpu1.dcache.LoadLockedReq_miss_rate::total     0.074627                       # miss rate for LoadLockedReq accesses
system.cpu1.dcache.StoreCondReq_miss_rate::switch_cpus1.data     0.115385                       # miss rate for StoreCondReq accesses
system.cpu1.dcache.StoreCondReq_miss_rate::total     0.115385                       # miss rate for StoreCondReq accesses
system.cpu1.dcache.demand_miss_rate::switch_cpus1.data     0.012789                       # miss rate for demand accesses
system.cpu1.dcache.demand_miss_rate::total     0.012789                       # miss rate for demand accesses
system.cpu1.dcache.overall_miss_rate::switch_cpus1.data     0.012789                       # miss rate for overall accesses
system.cpu1.dcache.overall_miss_rate::total     0.012789                       # miss rate for overall accesses
system.cpu1.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu1.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu1.dcache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu1.dcache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu1.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu1.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu1.dcache.fast_writes                      0                       # number of fast writes performed
system.cpu1.dcache.cache_copies                     0                       # number of cache copies performed
system.cpu1.dcache.writebacks::writebacks           48                       # number of writebacks
system.cpu1.dcache.writebacks::total               48                       # number of writebacks
system.cpu1.dcache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu1.icache.tags.replacements              283                       # number of replacements
system.cpu1.icache.tags.tagsinuse                 512                       # Cycle average of tags in use
system.cpu1.icache.tags.total_refs           13246524                       # Total number of references to valid blocks.
system.cpu1.icache.tags.sampled_refs              795                       # Sample count of references to valid blocks.
system.cpu1.icache.tags.avg_refs         16662.294340                       # Average number of references to valid blocks.
system.cpu1.icache.tags.warmup_cycle                0                       # Cycle when the warmup percentage was hit.
system.cpu1.icache.tags.occ_blocks::cpu1.inst     5.047047                       # Average occupied blocks per requestor
system.cpu1.icache.tags.occ_blocks::switch_cpus1.inst   506.952953                       # Average occupied blocks per requestor
system.cpu1.icache.tags.occ_percent::cpu1.inst     0.009858                       # Average percentage of cache occupancy
system.cpu1.icache.tags.occ_percent::switch_cpus1.inst     0.990142                       # Average percentage of cache occupancy
system.cpu1.icache.tags.occ_percent::total            1                       # Average percentage of cache occupancy
system.cpu1.icache.tags.occ_task_id_blocks::1024          512                       # Occupied blocks per task id
system.cpu1.icache.tags.age_task_id_blocks_1024::2           14                       # Occupied blocks per task id
system.cpu1.icache.tags.age_task_id_blocks_1024::3            1                       # Occupied blocks per task id
system.cpu1.icache.tags.age_task_id_blocks_1024::4          497                       # Occupied blocks per task id
system.cpu1.icache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu1.icache.tags.tag_accesses           150637                       # Number of tag accesses
system.cpu1.icache.tags.data_accesses          150637                       # Number of data accesses
system.cpu1.icache.ReadReq_hits::switch_cpus1.inst        74894                       # number of ReadReq hits
system.cpu1.icache.ReadReq_hits::total          74894                       # number of ReadReq hits
system.cpu1.icache.demand_hits::switch_cpus1.inst        74894                       # number of demand (read+write) hits
system.cpu1.icache.demand_hits::total           74894                       # number of demand (read+write) hits
system.cpu1.icache.overall_hits::switch_cpus1.inst        74894                       # number of overall hits
system.cpu1.icache.overall_hits::total          74894                       # number of overall hits
system.cpu1.icache.ReadReq_misses::switch_cpus1.inst          283                       # number of ReadReq misses
system.cpu1.icache.ReadReq_misses::total          283                       # number of ReadReq misses
system.cpu1.icache.demand_misses::switch_cpus1.inst          283                       # number of demand (read+write) misses
system.cpu1.icache.demand_misses::total           283                       # number of demand (read+write) misses
system.cpu1.icache.overall_misses::switch_cpus1.inst          283                       # number of overall misses
system.cpu1.icache.overall_misses::total          283                       # number of overall misses
system.cpu1.icache.ReadReq_accesses::switch_cpus1.inst        75177                       # number of ReadReq accesses(hits+misses)
system.cpu1.icache.ReadReq_accesses::total        75177                       # number of ReadReq accesses(hits+misses)
system.cpu1.icache.demand_accesses::switch_cpus1.inst        75177                       # number of demand (read+write) accesses
system.cpu1.icache.demand_accesses::total        75177                       # number of demand (read+write) accesses
system.cpu1.icache.overall_accesses::switch_cpus1.inst        75177                       # number of overall (read+write) accesses
system.cpu1.icache.overall_accesses::total        75177                       # number of overall (read+write) accesses
system.cpu1.icache.ReadReq_miss_rate::switch_cpus1.inst     0.003764                       # miss rate for ReadReq accesses
system.cpu1.icache.ReadReq_miss_rate::total     0.003764                       # miss rate for ReadReq accesses
system.cpu1.icache.demand_miss_rate::switch_cpus1.inst     0.003764                       # miss rate for demand accesses
system.cpu1.icache.demand_miss_rate::total     0.003764                       # miss rate for demand accesses
system.cpu1.icache.overall_miss_rate::switch_cpus1.inst     0.003764                       # miss rate for overall accesses
system.cpu1.icache.overall_miss_rate::total     0.003764                       # miss rate for overall accesses
system.cpu1.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu1.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu1.icache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu1.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu1.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu1.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu1.icache.fast_writes                      0                       # number of fast writes performed
system.cpu1.icache.cache_copies                     0                       # number of cache copies performed
system.cpu1.icache.writebacks::writebacks          283                       # number of writebacks
system.cpu1.icache.writebacks::total              283                       # number of writebacks
system.cpu1.icache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu2.dtb.fetch_hits                          0                       # ITB hits
system.cpu2.dtb.fetch_misses                        0                       # ITB misses
system.cpu2.dtb.fetch_acv                           0                       # ITB acv
system.cpu2.dtb.fetch_accesses                      0                       # ITB accesses
system.cpu2.dtb.read_hits                           0                       # DTB read hits
system.cpu2.dtb.read_misses                         0                       # DTB read misses
system.cpu2.dtb.read_acv                            0                       # DTB read access violations
system.cpu2.dtb.read_accesses                       0                       # DTB read accesses
system.cpu2.dtb.write_hits                          0                       # DTB write hits
system.cpu2.dtb.write_misses                        0                       # DTB write misses
system.cpu2.dtb.write_acv                           0                       # DTB write access violations
system.cpu2.dtb.write_accesses                      0                       # DTB write accesses
system.cpu2.dtb.data_hits                           0                       # DTB hits
system.cpu2.dtb.data_misses                         0                       # DTB misses
system.cpu2.dtb.data_acv                            0                       # DTB access violations
system.cpu2.dtb.data_accesses                       0                       # DTB accesses
system.cpu2.itb.fetch_hits                          0                       # ITB hits
system.cpu2.itb.fetch_misses                        0                       # ITB misses
system.cpu2.itb.fetch_acv                           0                       # ITB acv
system.cpu2.itb.fetch_accesses                      0                       # ITB accesses
system.cpu2.itb.read_hits                           0                       # DTB read hits
system.cpu2.itb.read_misses                         0                       # DTB read misses
system.cpu2.itb.read_acv                            0                       # DTB read access violations
system.cpu2.itb.read_accesses                       0                       # DTB read accesses
system.cpu2.itb.write_hits                          0                       # DTB write hits
system.cpu2.itb.write_misses                        0                       # DTB write misses
system.cpu2.itb.write_acv                           0                       # DTB write access violations
system.cpu2.itb.write_accesses                      0                       # DTB write accesses
system.cpu2.itb.data_hits                           0                       # DTB hits
system.cpu2.itb.data_misses                         0                       # DTB misses
system.cpu2.itb.data_acv                            0                       # DTB access violations
system.cpu2.itb.data_accesses                       0                       # DTB accesses
system.cpu2.numCycles                               0                       # number of cpu cycles simulated
system.cpu2.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu2.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu2.kern.inst.arm                           0                       # number of arm instructions executed
system.cpu2.kern.inst.quiesce                      18                       # number of quiesce instructions executed
system.cpu2.kern.inst.hwrei                     14135                       # number of hwrei instructions executed
system.cpu2.kern.ipl_count::0                    4432     46.56%     46.56% # number of times we switched to this ipl
system.cpu2.kern.ipl_count::21                      5      0.05%     46.61% # number of times we switched to this ipl
system.cpu2.kern.ipl_count::22                     55      0.58%     47.19% # number of times we switched to this ipl
system.cpu2.kern.ipl_count::30                      1      0.01%     47.20% # number of times we switched to this ipl
system.cpu2.kern.ipl_count::31                   5026     52.80%    100.00% # number of times we switched to this ipl
system.cpu2.kern.ipl_count::total                9519                       # number of times we switched to this ipl
system.cpu2.kern.ipl_good::0                     4432     49.66%     49.66% # number of times we switched to this ipl from a different ipl
system.cpu2.kern.ipl_good::21                       5      0.06%     49.72% # number of times we switched to this ipl from a different ipl
system.cpu2.kern.ipl_good::22                      55      0.62%     50.34% # number of times we switched to this ipl from a different ipl
system.cpu2.kern.ipl_good::30                       1      0.01%     50.35% # number of times we switched to this ipl from a different ipl
system.cpu2.kern.ipl_good::31                    4431     49.65%    100.00% # number of times we switched to this ipl from a different ipl
system.cpu2.kern.ipl_good::total                 8924                       # number of times we switched to this ipl from a different ipl
system.cpu2.kern.ipl_ticks::0             52869104500     98.78%     98.78% # number of cycles we spent at this ipl
system.cpu2.kern.ipl_ticks::21                 357500      0.00%     98.78% # number of cycles we spent at this ipl
system.cpu2.kern.ipl_ticks::22                2695000      0.01%     98.79% # number of cycles we spent at this ipl
system.cpu2.kern.ipl_ticks::30                 164500      0.00%     98.79% # number of cycles we spent at this ipl
system.cpu2.kern.ipl_ticks::31              648492000      1.21%    100.00% # number of cycles we spent at this ipl
system.cpu2.kern.ipl_ticks::total         53520813500                       # number of cycles we spent at this ipl
system.cpu2.kern.ipl_used::0                        1                       # fraction of swpipl calls that actually changed the ipl
system.cpu2.kern.ipl_used::21                       1                       # fraction of swpipl calls that actually changed the ipl
system.cpu2.kern.ipl_used::22                       1                       # fraction of swpipl calls that actually changed the ipl
system.cpu2.kern.ipl_used::30                       1                       # fraction of swpipl calls that actually changed the ipl
system.cpu2.kern.ipl_used::31                0.881616                       # fraction of swpipl calls that actually changed the ipl
system.cpu2.kern.ipl_used::total             0.937493                       # fraction of swpipl calls that actually changed the ipl
system.cpu2.kern.syscall::2                         1      0.56%      0.56% # number of syscalls executed
system.cpu2.kern.syscall::3                         1      0.56%      1.12% # number of syscalls executed
system.cpu2.kern.syscall::4                         6      3.35%      4.47% # number of syscalls executed
system.cpu2.kern.syscall::6                         1      0.56%      5.03% # number of syscalls executed
system.cpu2.kern.syscall::17                        1      0.56%      5.59% # number of syscalls executed
system.cpu2.kern.syscall::19                        1      0.56%      6.15% # number of syscalls executed
system.cpu2.kern.syscall::45                        1      0.56%      6.70% # number of syscalls executed
system.cpu2.kern.syscall::54                        1      0.56%      7.26% # number of syscalls executed
system.cpu2.kern.syscall::71                        1      0.56%      7.82% # number of syscalls executed
system.cpu2.kern.syscall::73                        5      2.79%     10.61% # number of syscalls executed
system.cpu2.kern.syscall::121                     160     89.39%    100.00% # number of syscalls executed
system.cpu2.kern.syscall::total                   179                       # number of syscalls executed
system.cpu2.kern.callpal::wripir                    1      0.01%      0.01% # number of callpals executed
system.cpu2.kern.callpal::swpctx                   40      0.37%      0.38% # number of callpals executed
system.cpu2.kern.callpal::tbi                       2      0.02%      0.40% # number of callpals executed
system.cpu2.kern.callpal::swpipl                 9187     84.71%     85.11% # number of callpals executed
system.cpu2.kern.callpal::rdps                    778      7.17%     92.28% # number of callpals executed
system.cpu2.kern.callpal::rdusp                     1      0.01%     92.29% # number of callpals executed
system.cpu2.kern.callpal::rti                     271      2.50%     94.79% # number of callpals executed
system.cpu2.kern.callpal::callsys                 188      1.73%     96.52% # number of callpals executed
system.cpu2.kern.callpal::imb                       5      0.05%     96.57% # number of callpals executed
system.cpu2.kern.callpal::rdunique                372      3.43%    100.00% # number of callpals executed
system.cpu2.kern.callpal::total                 10845                       # number of callpals executed
system.cpu2.kern.mode_switch::kernel              312                       # number of protection mode switches
system.cpu2.kern.mode_switch::user                262                       # number of protection mode switches
system.cpu2.kern.mode_switch::idle                  0                       # number of protection mode switches
system.cpu2.kern.mode_good::kernel                263                      
system.cpu2.kern.mode_good::user                  262                      
system.cpu2.kern.mode_good::idle                    0                      
system.cpu2.kern.mode_switch_good::kernel     0.842949                       # fraction of useful protection mode switches
system.cpu2.kern.mode_switch_good::user             1                       # fraction of useful protection mode switches
system.cpu2.kern.mode_switch_good::idle           nan                       # fraction of useful protection mode switches
system.cpu2.kern.mode_switch_good::total     0.914634                       # fraction of useful protection mode switches
system.cpu2.kern.mode_ticks::kernel        2194770500      4.11%      4.11% # number of ticks spent at the given mode
system.cpu2.kern.mode_ticks::user         51255259500     95.89%    100.00% # number of ticks spent at the given mode
system.cpu2.kern.mode_ticks::idle                   0      0.00%    100.00% # number of ticks spent at the given mode
system.cpu2.kern.swap_context                      40                       # number of times the context was actually changed
system.cpu2.committedInsts                          0                       # Number of instructions committed
system.cpu2.committedOps                            0                       # Number of ops (including micro ops) committed
system.cpu2.num_int_alu_accesses                    0                       # Number of integer alu accesses
system.cpu2.num_fp_alu_accesses                     0                       # Number of float alu accesses
system.cpu2.num_func_calls                          0                       # number of times a function call or return occured
system.cpu2.num_conditional_control_insts            0                       # number of instructions that are conditional controls
system.cpu2.num_int_insts                           0                       # number of integer instructions
system.cpu2.num_fp_insts                            0                       # number of float instructions
system.cpu2.num_int_register_reads                  0                       # number of times the integer registers were read
system.cpu2.num_int_register_writes                 0                       # number of times the integer registers were written
system.cpu2.num_fp_register_reads                   0                       # number of times the floating registers were read
system.cpu2.num_fp_register_writes                  0                       # number of times the floating registers were written
system.cpu2.num_mem_refs                            0                       # number of memory refs
system.cpu2.num_load_insts                          0                       # Number of load instructions
system.cpu2.num_store_insts                         0                       # Number of store instructions
system.cpu2.num_idle_cycles                         0                       # Number of idle cycles
system.cpu2.num_busy_cycles                         0                       # Number of busy cycles
system.cpu2.not_idle_fraction                       0                       # Percentage of non-idle cycles
system.cpu2.idle_fraction                           1                       # Percentage of idle cycles
system.cpu2.op_class::No_OpClass                    0                       # Class of executed instruction
system.cpu2.op_class::IntAlu                        0                       # Class of executed instruction
system.cpu2.op_class::IntMult                       0                       # Class of executed instruction
system.cpu2.op_class::IntDiv                        0                       # Class of executed instruction
system.cpu2.op_class::FloatAdd                      0                       # Class of executed instruction
system.cpu2.op_class::FloatCmp                      0                       # Class of executed instruction
system.cpu2.op_class::FloatCvt                      0                       # Class of executed instruction
system.cpu2.op_class::FloatMult                     0                       # Class of executed instruction
system.cpu2.op_class::FloatDiv                      0                       # Class of executed instruction
system.cpu2.op_class::FloatSqrt                     0                       # Class of executed instruction
system.cpu2.op_class::SimdAdd                       0                       # Class of executed instruction
system.cpu2.op_class::SimdAddAcc                    0                       # Class of executed instruction
system.cpu2.op_class::SimdAlu                       0                       # Class of executed instruction
system.cpu2.op_class::SimdCmp                       0                       # Class of executed instruction
system.cpu2.op_class::SimdCvt                       0                       # Class of executed instruction
system.cpu2.op_class::SimdMisc                      0                       # Class of executed instruction
system.cpu2.op_class::SimdMult                      0                       # Class of executed instruction
system.cpu2.op_class::SimdMultAcc                   0                       # Class of executed instruction
system.cpu2.op_class::SimdShift                     0                       # Class of executed instruction
system.cpu2.op_class::SimdShiftAcc                  0                       # Class of executed instruction
system.cpu2.op_class::SimdSqrt                      0                       # Class of executed instruction
system.cpu2.op_class::SimdFloatAdd                  0                       # Class of executed instruction
system.cpu2.op_class::SimdFloatAlu                  0                       # Class of executed instruction
system.cpu2.op_class::SimdFloatCmp                  0                       # Class of executed instruction
system.cpu2.op_class::SimdFloatCvt                  0                       # Class of executed instruction
system.cpu2.op_class::SimdFloatDiv                  0                       # Class of executed instruction
system.cpu2.op_class::SimdFloatMisc                 0                       # Class of executed instruction
system.cpu2.op_class::SimdFloatMult                 0                       # Class of executed instruction
system.cpu2.op_class::SimdFloatMultAcc              0                       # Class of executed instruction
system.cpu2.op_class::SimdFloatSqrt                 0                       # Class of executed instruction
system.cpu2.op_class::MemRead                       0                       # Class of executed instruction
system.cpu2.op_class::MemWrite                      0                       # Class of executed instruction
system.cpu2.op_class::IprAccess                     0                       # Class of executed instruction
system.cpu2.op_class::InstPrefetch                  0                       # Class of executed instruction
system.cpu2.op_class::total                         0                       # Class of executed instruction
system.cpu2.dcache.tags.replacements           271099                       # number of replacements
system.cpu2.dcache.tags.tagsinuse          511.435774                       # Cycle average of tags in use
system.cpu2.dcache.tags.total_refs           36067610                       # Total number of references to valid blocks.
system.cpu2.dcache.tags.sampled_refs           271545                       # Sample count of references to valid blocks.
system.cpu2.dcache.tags.avg_refs           132.823694                       # Average number of references to valid blocks.
system.cpu2.dcache.tags.warmup_cycle                0                       # Cycle when the warmup percentage was hit.
system.cpu2.dcache.tags.occ_blocks::switch_cpus2.data   511.435774                       # Average occupied blocks per requestor
system.cpu2.dcache.tags.occ_percent::switch_cpus2.data     0.998898                       # Average percentage of cache occupancy
system.cpu2.dcache.tags.occ_percent::total     0.998898                       # Average percentage of cache occupancy
system.cpu2.dcache.tags.occ_task_id_blocks::1024          446                       # Occupied blocks per task id
system.cpu2.dcache.tags.age_task_id_blocks_1024::2          446                       # Occupied blocks per task id
system.cpu2.dcache.tags.occ_task_id_percent::1024     0.871094                       # Percentage of cache occupancy per task id
system.cpu2.dcache.tags.tag_accesses         72927341                       # Number of tag accesses
system.cpu2.dcache.tags.data_accesses        72927341                       # Number of data accesses
system.cpu2.dcache.ReadReq_hits::switch_cpus2.data     21937359                       # number of ReadReq hits
system.cpu2.dcache.ReadReq_hits::total       21937359                       # number of ReadReq hits
system.cpu2.dcache.WriteReq_hits::switch_cpus2.data     13942067                       # number of WriteReq hits
system.cpu2.dcache.WriteReq_hits::total      13942067                       # number of WriteReq hits
system.cpu2.dcache.LoadLockedReq_hits::switch_cpus2.data        87696                       # number of LoadLockedReq hits
system.cpu2.dcache.LoadLockedReq_hits::total        87696                       # number of LoadLockedReq hits
system.cpu2.dcache.StoreCondReq_hits::switch_cpus2.data        89381                       # number of StoreCondReq hits
system.cpu2.dcache.StoreCondReq_hits::total        89381                       # number of StoreCondReq hits
system.cpu2.dcache.demand_hits::switch_cpus2.data     35879426                       # number of demand (read+write) hits
system.cpu2.dcache.demand_hits::total        35879426                       # number of demand (read+write) hits
system.cpu2.dcache.overall_hits::switch_cpus2.data     35879426                       # number of overall hits
system.cpu2.dcache.overall_hits::total       35879426                       # number of overall hits
system.cpu2.dcache.ReadReq_misses::switch_cpus2.data       232307                       # number of ReadReq misses
system.cpu2.dcache.ReadReq_misses::total       232307                       # number of ReadReq misses
system.cpu2.dcache.WriteReq_misses::switch_cpus2.data        37228                       # number of WriteReq misses
system.cpu2.dcache.WriteReq_misses::total        37228                       # number of WriteReq misses
system.cpu2.dcache.LoadLockedReq_misses::switch_cpus2.data         1899                       # number of LoadLockedReq misses
system.cpu2.dcache.LoadLockedReq_misses::total         1899                       # number of LoadLockedReq misses
system.cpu2.dcache.StoreCondReq_misses::switch_cpus2.data           44                       # number of StoreCondReq misses
system.cpu2.dcache.StoreCondReq_misses::total           44                       # number of StoreCondReq misses
system.cpu2.dcache.demand_misses::switch_cpus2.data       269535                       # number of demand (read+write) misses
system.cpu2.dcache.demand_misses::total        269535                       # number of demand (read+write) misses
system.cpu2.dcache.overall_misses::switch_cpus2.data       269535                       # number of overall misses
system.cpu2.dcache.overall_misses::total       269535                       # number of overall misses
system.cpu2.dcache.ReadReq_accesses::switch_cpus2.data     22169666                       # number of ReadReq accesses(hits+misses)
system.cpu2.dcache.ReadReq_accesses::total     22169666                       # number of ReadReq accesses(hits+misses)
system.cpu2.dcache.WriteReq_accesses::switch_cpus2.data     13979295                       # number of WriteReq accesses(hits+misses)
system.cpu2.dcache.WriteReq_accesses::total     13979295                       # number of WriteReq accesses(hits+misses)
system.cpu2.dcache.LoadLockedReq_accesses::switch_cpus2.data        89595                       # number of LoadLockedReq accesses(hits+misses)
system.cpu2.dcache.LoadLockedReq_accesses::total        89595                       # number of LoadLockedReq accesses(hits+misses)
system.cpu2.dcache.StoreCondReq_accesses::switch_cpus2.data        89425                       # number of StoreCondReq accesses(hits+misses)
system.cpu2.dcache.StoreCondReq_accesses::total        89425                       # number of StoreCondReq accesses(hits+misses)
system.cpu2.dcache.demand_accesses::switch_cpus2.data     36148961                       # number of demand (read+write) accesses
system.cpu2.dcache.demand_accesses::total     36148961                       # number of demand (read+write) accesses
system.cpu2.dcache.overall_accesses::switch_cpus2.data     36148961                       # number of overall (read+write) accesses
system.cpu2.dcache.overall_accesses::total     36148961                       # number of overall (read+write) accesses
system.cpu2.dcache.ReadReq_miss_rate::switch_cpus2.data     0.010479                       # miss rate for ReadReq accesses
system.cpu2.dcache.ReadReq_miss_rate::total     0.010479                       # miss rate for ReadReq accesses
system.cpu2.dcache.WriteReq_miss_rate::switch_cpus2.data     0.002663                       # miss rate for WriteReq accesses
system.cpu2.dcache.WriteReq_miss_rate::total     0.002663                       # miss rate for WriteReq accesses
system.cpu2.dcache.LoadLockedReq_miss_rate::switch_cpus2.data     0.021195                       # miss rate for LoadLockedReq accesses
system.cpu2.dcache.LoadLockedReq_miss_rate::total     0.021195                       # miss rate for LoadLockedReq accesses
system.cpu2.dcache.StoreCondReq_miss_rate::switch_cpus2.data     0.000492                       # miss rate for StoreCondReq accesses
system.cpu2.dcache.StoreCondReq_miss_rate::total     0.000492                       # miss rate for StoreCondReq accesses
system.cpu2.dcache.demand_miss_rate::switch_cpus2.data     0.007456                       # miss rate for demand accesses
system.cpu2.dcache.demand_miss_rate::total     0.007456                       # miss rate for demand accesses
system.cpu2.dcache.overall_miss_rate::switch_cpus2.data     0.007456                       # miss rate for overall accesses
system.cpu2.dcache.overall_miss_rate::total     0.007456                       # miss rate for overall accesses
system.cpu2.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu2.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu2.dcache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu2.dcache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu2.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu2.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu2.dcache.fast_writes                      0                       # number of fast writes performed
system.cpu2.dcache.cache_copies                     0                       # number of cache copies performed
system.cpu2.dcache.writebacks::writebacks       202768                       # number of writebacks
system.cpu2.dcache.writebacks::total           202768                       # number of writebacks
system.cpu2.dcache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu2.icache.tags.replacements            58860                       # number of replacements
system.cpu2.icache.tags.tagsinuse          511.999676                       # Cycle average of tags in use
system.cpu2.icache.tags.total_refs          117657398                       # Total number of references to valid blocks.
system.cpu2.icache.tags.sampled_refs            59372                       # Sample count of references to valid blocks.
system.cpu2.icache.tags.avg_refs          1981.698410                       # Average number of references to valid blocks.
system.cpu2.icache.tags.warmup_cycle                0                       # Cycle when the warmup percentage was hit.
system.cpu2.icache.tags.occ_blocks::switch_cpus2.inst   511.999676                       # Average occupied blocks per requestor
system.cpu2.icache.tags.occ_percent::switch_cpus2.inst     0.999999                       # Average percentage of cache occupancy
system.cpu2.icache.tags.occ_percent::total     0.999999                       # Average percentage of cache occupancy
system.cpu2.icache.tags.occ_task_id_blocks::1024          512                       # Occupied blocks per task id
system.cpu2.icache.tags.age_task_id_blocks_1024::2          512                       # Occupied blocks per task id
system.cpu2.icache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu2.icache.tags.tag_accesses        213809325                       # Number of tag accesses
system.cpu2.icache.tags.data_accesses       213809325                       # Number of data accesses
system.cpu2.icache.ReadReq_hits::switch_cpus2.inst    106816365                       # number of ReadReq hits
system.cpu2.icache.ReadReq_hits::total      106816365                       # number of ReadReq hits
system.cpu2.icache.demand_hits::switch_cpus2.inst    106816365                       # number of demand (read+write) hits
system.cpu2.icache.demand_hits::total       106816365                       # number of demand (read+write) hits
system.cpu2.icache.overall_hits::switch_cpus2.inst    106816365                       # number of overall hits
system.cpu2.icache.overall_hits::total      106816365                       # number of overall hits
system.cpu2.icache.ReadReq_misses::switch_cpus2.inst        58865                       # number of ReadReq misses
system.cpu2.icache.ReadReq_misses::total        58865                       # number of ReadReq misses
system.cpu2.icache.demand_misses::switch_cpus2.inst        58865                       # number of demand (read+write) misses
system.cpu2.icache.demand_misses::total         58865                       # number of demand (read+write) misses
system.cpu2.icache.overall_misses::switch_cpus2.inst        58865                       # number of overall misses
system.cpu2.icache.overall_misses::total        58865                       # number of overall misses
system.cpu2.icache.ReadReq_accesses::switch_cpus2.inst    106875230                       # number of ReadReq accesses(hits+misses)
system.cpu2.icache.ReadReq_accesses::total    106875230                       # number of ReadReq accesses(hits+misses)
system.cpu2.icache.demand_accesses::switch_cpus2.inst    106875230                       # number of demand (read+write) accesses
system.cpu2.icache.demand_accesses::total    106875230                       # number of demand (read+write) accesses
system.cpu2.icache.overall_accesses::switch_cpus2.inst    106875230                       # number of overall (read+write) accesses
system.cpu2.icache.overall_accesses::total    106875230                       # number of overall (read+write) accesses
system.cpu2.icache.ReadReq_miss_rate::switch_cpus2.inst     0.000551                       # miss rate for ReadReq accesses
system.cpu2.icache.ReadReq_miss_rate::total     0.000551                       # miss rate for ReadReq accesses
system.cpu2.icache.demand_miss_rate::switch_cpus2.inst     0.000551                       # miss rate for demand accesses
system.cpu2.icache.demand_miss_rate::total     0.000551                       # miss rate for demand accesses
system.cpu2.icache.overall_miss_rate::switch_cpus2.inst     0.000551                       # miss rate for overall accesses
system.cpu2.icache.overall_miss_rate::total     0.000551                       # miss rate for overall accesses
system.cpu2.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu2.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu2.icache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu2.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu2.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu2.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu2.icache.fast_writes                      0                       # number of fast writes performed
system.cpu2.icache.cache_copies                     0                       # number of cache copies performed
system.cpu2.icache.writebacks::writebacks        58860                       # number of writebacks
system.cpu2.icache.writebacks::total            58860                       # number of writebacks
system.cpu2.icache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu3.dtb.fetch_hits                          0                       # ITB hits
system.cpu3.dtb.fetch_misses                        0                       # ITB misses
system.cpu3.dtb.fetch_acv                           0                       # ITB acv
system.cpu3.dtb.fetch_accesses                      0                       # ITB accesses
system.cpu3.dtb.read_hits                           0                       # DTB read hits
system.cpu3.dtb.read_misses                         0                       # DTB read misses
system.cpu3.dtb.read_acv                            0                       # DTB read access violations
system.cpu3.dtb.read_accesses                       0                       # DTB read accesses
system.cpu3.dtb.write_hits                          0                       # DTB write hits
system.cpu3.dtb.write_misses                        0                       # DTB write misses
system.cpu3.dtb.write_acv                           0                       # DTB write access violations
system.cpu3.dtb.write_accesses                      0                       # DTB write accesses
system.cpu3.dtb.data_hits                           0                       # DTB hits
system.cpu3.dtb.data_misses                         0                       # DTB misses
system.cpu3.dtb.data_acv                            0                       # DTB access violations
system.cpu3.dtb.data_accesses                       0                       # DTB accesses
system.cpu3.itb.fetch_hits                          0                       # ITB hits
system.cpu3.itb.fetch_misses                        0                       # ITB misses
system.cpu3.itb.fetch_acv                           0                       # ITB acv
system.cpu3.itb.fetch_accesses                      0                       # ITB accesses
system.cpu3.itb.read_hits                           0                       # DTB read hits
system.cpu3.itb.read_misses                         0                       # DTB read misses
system.cpu3.itb.read_acv                            0                       # DTB read access violations
system.cpu3.itb.read_accesses                       0                       # DTB read accesses
system.cpu3.itb.write_hits                          0                       # DTB write hits
system.cpu3.itb.write_misses                        0                       # DTB write misses
system.cpu3.itb.write_acv                           0                       # DTB write access violations
system.cpu3.itb.write_accesses                      0                       # DTB write accesses
system.cpu3.itb.data_hits                           0                       # DTB hits
system.cpu3.itb.data_misses                         0                       # DTB misses
system.cpu3.itb.data_acv                            0                       # DTB access violations
system.cpu3.itb.data_accesses                       0                       # DTB accesses
system.cpu3.numCycles                               0                       # number of cpu cycles simulated
system.cpu3.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu3.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu3.kern.inst.arm                           0                       # number of arm instructions executed
system.cpu3.kern.inst.quiesce                      57                       # number of quiesce instructions executed
system.cpu3.kern.inst.hwrei                      1739                       # number of hwrei instructions executed
system.cpu3.kern.ipl_count::0                     318     30.49%     30.49% # number of times we switched to this ipl
system.cpu3.kern.ipl_count::22                     55      5.27%     35.76% # number of times we switched to this ipl
system.cpu3.kern.ipl_count::30                      2      0.19%     35.95% # number of times we switched to this ipl
system.cpu3.kern.ipl_count::31                    668     64.05%    100.00% # number of times we switched to this ipl
system.cpu3.kern.ipl_count::total                1043                       # number of times we switched to this ipl
system.cpu3.kern.ipl_good::0                      318     46.02%     46.02% # number of times we switched to this ipl from a different ipl
system.cpu3.kern.ipl_good::22                      55      7.96%     53.98% # number of times we switched to this ipl from a different ipl
system.cpu3.kern.ipl_good::30                       2      0.29%     54.27% # number of times we switched to this ipl from a different ipl
system.cpu3.kern.ipl_good::31                     316     45.73%    100.00% # number of times we switched to this ipl from a different ipl
system.cpu3.kern.ipl_good::total                  691                       # number of times we switched to this ipl from a different ipl
system.cpu3.kern.ipl_ticks::0             53500456000     99.93%     99.93% # number of cycles we spent at this ipl
system.cpu3.kern.ipl_ticks::22                2695000      0.01%     99.93% # number of cycles we spent at this ipl
system.cpu3.kern.ipl_ticks::30                 330500      0.00%     99.93% # number of cycles we spent at this ipl
system.cpu3.kern.ipl_ticks::31               35911500      0.07%    100.00% # number of cycles we spent at this ipl
system.cpu3.kern.ipl_ticks::total         53539393000                       # number of cycles we spent at this ipl
system.cpu3.kern.ipl_used::0                        1                       # fraction of swpipl calls that actually changed the ipl
system.cpu3.kern.ipl_used::22                       1                       # fraction of swpipl calls that actually changed the ipl
system.cpu3.kern.ipl_used::30                       1                       # fraction of swpipl calls that actually changed the ipl
system.cpu3.kern.ipl_used::31                0.473054                       # fraction of swpipl calls that actually changed the ipl
system.cpu3.kern.ipl_used::total             0.662512                       # fraction of swpipl calls that actually changed the ipl
system.cpu3.kern.syscall::6                         1     33.33%     33.33% # number of syscalls executed
system.cpu3.kern.syscall::48                        1     33.33%     66.67% # number of syscalls executed
system.cpu3.kern.syscall::59                        1     33.33%    100.00% # number of syscalls executed
system.cpu3.kern.syscall::total                     3                       # number of syscalls executed
system.cpu3.kern.callpal::wripir                    1      0.09%      0.09% # number of callpals executed
system.cpu3.kern.callpal::swpctx                   58      4.95%      5.03% # number of callpals executed
system.cpu3.kern.callpal::tbi                       5      0.43%      5.46% # number of callpals executed
system.cpu3.kern.callpal::swpipl                  862     73.55%     79.01% # number of callpals executed
system.cpu3.kern.callpal::rdps                    111      9.47%     88.48% # number of callpals executed
system.cpu3.kern.callpal::rti                     124     10.58%     99.06% # number of callpals executed
system.cpu3.kern.callpal::callsys                   9      0.77%     99.83% # number of callpals executed
system.cpu3.kern.callpal::imb                       2      0.17%    100.00% # number of callpals executed
system.cpu3.kern.callpal::total                  1172                       # number of callpals executed
system.cpu3.kern.mode_switch::kernel              182                       # number of protection mode switches
system.cpu3.kern.mode_switch::user                 67                       # number of protection mode switches
system.cpu3.kern.mode_switch::idle                  0                       # number of protection mode switches
system.cpu3.kern.mode_good::kernel                 67                      
system.cpu3.kern.mode_good::user                   67                      
system.cpu3.kern.mode_good::idle                    0                      
system.cpu3.kern.mode_switch_good::kernel     0.368132                       # fraction of useful protection mode switches
system.cpu3.kern.mode_switch_good::user             1                       # fraction of useful protection mode switches
system.cpu3.kern.mode_switch_good::idle           nan                       # fraction of useful protection mode switches
system.cpu3.kern.mode_switch_good::total     0.538153                       # fraction of useful protection mode switches
system.cpu3.kern.mode_ticks::kernel       53511698500     99.98%     99.98% # number of ticks spent at the given mode
system.cpu3.kern.mode_ticks::user             8186500      0.02%    100.00% # number of ticks spent at the given mode
system.cpu3.kern.mode_ticks::idle                   0      0.00%    100.00% # number of ticks spent at the given mode
system.cpu3.kern.swap_context                      58                       # number of times the context was actually changed
system.cpu3.committedInsts                          0                       # Number of instructions committed
system.cpu3.committedOps                            0                       # Number of ops (including micro ops) committed
system.cpu3.num_int_alu_accesses                    0                       # Number of integer alu accesses
system.cpu3.num_fp_alu_accesses                     0                       # Number of float alu accesses
system.cpu3.num_func_calls                          0                       # number of times a function call or return occured
system.cpu3.num_conditional_control_insts            0                       # number of instructions that are conditional controls
system.cpu3.num_int_insts                           0                       # number of integer instructions
system.cpu3.num_fp_insts                            0                       # number of float instructions
system.cpu3.num_int_register_reads                  0                       # number of times the integer registers were read
system.cpu3.num_int_register_writes                 0                       # number of times the integer registers were written
system.cpu3.num_fp_register_reads                   0                       # number of times the floating registers were read
system.cpu3.num_fp_register_writes                  0                       # number of times the floating registers were written
system.cpu3.num_mem_refs                            0                       # number of memory refs
system.cpu3.num_load_insts                          0                       # Number of load instructions
system.cpu3.num_store_insts                         0                       # Number of store instructions
system.cpu3.num_idle_cycles                         0                       # Number of idle cycles
system.cpu3.num_busy_cycles                         0                       # Number of busy cycles
system.cpu3.not_idle_fraction                       0                       # Percentage of non-idle cycles
system.cpu3.idle_fraction                           1                       # Percentage of idle cycles
system.cpu3.op_class::No_OpClass                    0                       # Class of executed instruction
system.cpu3.op_class::IntAlu                        0                       # Class of executed instruction
system.cpu3.op_class::IntMult                       0                       # Class of executed instruction
system.cpu3.op_class::IntDiv                        0                       # Class of executed instruction
system.cpu3.op_class::FloatAdd                      0                       # Class of executed instruction
system.cpu3.op_class::FloatCmp                      0                       # Class of executed instruction
system.cpu3.op_class::FloatCvt                      0                       # Class of executed instruction
system.cpu3.op_class::FloatMult                     0                       # Class of executed instruction
system.cpu3.op_class::FloatDiv                      0                       # Class of executed instruction
system.cpu3.op_class::FloatSqrt                     0                       # Class of executed instruction
system.cpu3.op_class::SimdAdd                       0                       # Class of executed instruction
system.cpu3.op_class::SimdAddAcc                    0                       # Class of executed instruction
system.cpu3.op_class::SimdAlu                       0                       # Class of executed instruction
system.cpu3.op_class::SimdCmp                       0                       # Class of executed instruction
system.cpu3.op_class::SimdCvt                       0                       # Class of executed instruction
system.cpu3.op_class::SimdMisc                      0                       # Class of executed instruction
system.cpu3.op_class::SimdMult                      0                       # Class of executed instruction
system.cpu3.op_class::SimdMultAcc                   0                       # Class of executed instruction
system.cpu3.op_class::SimdShift                     0                       # Class of executed instruction
system.cpu3.op_class::SimdShiftAcc                  0                       # Class of executed instruction
system.cpu3.op_class::SimdSqrt                      0                       # Class of executed instruction
system.cpu3.op_class::SimdFloatAdd                  0                       # Class of executed instruction
system.cpu3.op_class::SimdFloatAlu                  0                       # Class of executed instruction
system.cpu3.op_class::SimdFloatCmp                  0                       # Class of executed instruction
system.cpu3.op_class::SimdFloatCvt                  0                       # Class of executed instruction
system.cpu3.op_class::SimdFloatDiv                  0                       # Class of executed instruction
system.cpu3.op_class::SimdFloatMisc                 0                       # Class of executed instruction
system.cpu3.op_class::SimdFloatMult                 0                       # Class of executed instruction
system.cpu3.op_class::SimdFloatMultAcc              0                       # Class of executed instruction
system.cpu3.op_class::SimdFloatSqrt                 0                       # Class of executed instruction
system.cpu3.op_class::MemRead                       0                       # Class of executed instruction
system.cpu3.op_class::MemWrite                      0                       # Class of executed instruction
system.cpu3.op_class::IprAccess                     0                       # Class of executed instruction
system.cpu3.op_class::InstPrefetch                  0                       # Class of executed instruction
system.cpu3.op_class::total                         0                       # Class of executed instruction
system.cpu3.dcache.tags.replacements             2234                       # number of replacements
system.cpu3.dcache.tags.tagsinuse          468.874993                       # Cycle average of tags in use
system.cpu3.dcache.tags.total_refs              58886                       # Total number of references to valid blocks.
system.cpu3.dcache.tags.sampled_refs             2687                       # Sample count of references to valid blocks.
system.cpu3.dcache.tags.avg_refs            21.915147                       # Average number of references to valid blocks.
system.cpu3.dcache.tags.warmup_cycle                0                       # Cycle when the warmup percentage was hit.
system.cpu3.dcache.tags.occ_blocks::switch_cpus3.data   468.874993                       # Average occupied blocks per requestor
system.cpu3.dcache.tags.occ_percent::switch_cpus3.data     0.915771                       # Average percentage of cache occupancy
system.cpu3.dcache.tags.occ_percent::total     0.915771                       # Average percentage of cache occupancy
system.cpu3.dcache.tags.occ_task_id_blocks::1024          453                       # Occupied blocks per task id
system.cpu3.dcache.tags.age_task_id_blocks_1024::2          449                       # Occupied blocks per task id
system.cpu3.dcache.tags.age_task_id_blocks_1024::4            4                       # Occupied blocks per task id
system.cpu3.dcache.tags.occ_task_id_percent::1024     0.884766                       # Percentage of cache occupancy per task id
system.cpu3.dcache.tags.tag_accesses           133337                       # Number of tag accesses
system.cpu3.dcache.tags.data_accesses          133337                       # Number of data accesses
system.cpu3.dcache.ReadReq_hits::switch_cpus3.data        39512                       # number of ReadReq hits
system.cpu3.dcache.ReadReq_hits::total          39512                       # number of ReadReq hits
system.cpu3.dcache.WriteReq_hits::switch_cpus3.data        22041                       # number of WriteReq hits
system.cpu3.dcache.WriteReq_hits::total         22041                       # number of WriteReq hits
system.cpu3.dcache.LoadLockedReq_hits::switch_cpus3.data          615                       # number of LoadLockedReq hits
system.cpu3.dcache.LoadLockedReq_hits::total          615                       # number of LoadLockedReq hits
system.cpu3.dcache.StoreCondReq_hits::switch_cpus3.data          618                       # number of StoreCondReq hits
system.cpu3.dcache.StoreCondReq_hits::total          618                       # number of StoreCondReq hits
system.cpu3.dcache.demand_hits::switch_cpus3.data        61553                       # number of demand (read+write) hits
system.cpu3.dcache.demand_hits::total           61553                       # number of demand (read+write) hits
system.cpu3.dcache.overall_hits::switch_cpus3.data        61553                       # number of overall hits
system.cpu3.dcache.overall_hits::total          61553                       # number of overall hits
system.cpu3.dcache.ReadReq_misses::switch_cpus3.data         1826                       # number of ReadReq misses
system.cpu3.dcache.ReadReq_misses::total         1826                       # number of ReadReq misses
system.cpu3.dcache.WriteReq_misses::switch_cpus3.data          707                       # number of WriteReq misses
system.cpu3.dcache.WriteReq_misses::total          707                       # number of WriteReq misses
system.cpu3.dcache.LoadLockedReq_misses::switch_cpus3.data           53                       # number of LoadLockedReq misses
system.cpu3.dcache.LoadLockedReq_misses::total           53                       # number of LoadLockedReq misses
system.cpu3.dcache.StoreCondReq_misses::switch_cpus3.data           31                       # number of StoreCondReq misses
system.cpu3.dcache.StoreCondReq_misses::total           31                       # number of StoreCondReq misses
system.cpu3.dcache.demand_misses::switch_cpus3.data         2533                       # number of demand (read+write) misses
system.cpu3.dcache.demand_misses::total          2533                       # number of demand (read+write) misses
system.cpu3.dcache.overall_misses::switch_cpus3.data         2533                       # number of overall misses
system.cpu3.dcache.overall_misses::total         2533                       # number of overall misses
system.cpu3.dcache.ReadReq_accesses::switch_cpus3.data        41338                       # number of ReadReq accesses(hits+misses)
system.cpu3.dcache.ReadReq_accesses::total        41338                       # number of ReadReq accesses(hits+misses)
system.cpu3.dcache.WriteReq_accesses::switch_cpus3.data        22748                       # number of WriteReq accesses(hits+misses)
system.cpu3.dcache.WriteReq_accesses::total        22748                       # number of WriteReq accesses(hits+misses)
system.cpu3.dcache.LoadLockedReq_accesses::switch_cpus3.data          668                       # number of LoadLockedReq accesses(hits+misses)
system.cpu3.dcache.LoadLockedReq_accesses::total          668                       # number of LoadLockedReq accesses(hits+misses)
system.cpu3.dcache.StoreCondReq_accesses::switch_cpus3.data          649                       # number of StoreCondReq accesses(hits+misses)
system.cpu3.dcache.StoreCondReq_accesses::total          649                       # number of StoreCondReq accesses(hits+misses)
system.cpu3.dcache.demand_accesses::switch_cpus3.data        64086                       # number of demand (read+write) accesses
system.cpu3.dcache.demand_accesses::total        64086                       # number of demand (read+write) accesses
system.cpu3.dcache.overall_accesses::switch_cpus3.data        64086                       # number of overall (read+write) accesses
system.cpu3.dcache.overall_accesses::total        64086                       # number of overall (read+write) accesses
system.cpu3.dcache.ReadReq_miss_rate::switch_cpus3.data     0.044172                       # miss rate for ReadReq accesses
system.cpu3.dcache.ReadReq_miss_rate::total     0.044172                       # miss rate for ReadReq accesses
system.cpu3.dcache.WriteReq_miss_rate::switch_cpus3.data     0.031080                       # miss rate for WriteReq accesses
system.cpu3.dcache.WriteReq_miss_rate::total     0.031080                       # miss rate for WriteReq accesses
system.cpu3.dcache.LoadLockedReq_miss_rate::switch_cpus3.data     0.079341                       # miss rate for LoadLockedReq accesses
system.cpu3.dcache.LoadLockedReq_miss_rate::total     0.079341                       # miss rate for LoadLockedReq accesses
system.cpu3.dcache.StoreCondReq_miss_rate::switch_cpus3.data     0.047766                       # miss rate for StoreCondReq accesses
system.cpu3.dcache.StoreCondReq_miss_rate::total     0.047766                       # miss rate for StoreCondReq accesses
system.cpu3.dcache.demand_miss_rate::switch_cpus3.data     0.039525                       # miss rate for demand accesses
system.cpu3.dcache.demand_miss_rate::total     0.039525                       # miss rate for demand accesses
system.cpu3.dcache.overall_miss_rate::switch_cpus3.data     0.039525                       # miss rate for overall accesses
system.cpu3.dcache.overall_miss_rate::total     0.039525                       # miss rate for overall accesses
system.cpu3.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu3.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu3.dcache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu3.dcache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu3.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu3.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu3.dcache.fast_writes                      0                       # number of fast writes performed
system.cpu3.dcache.cache_copies                     0                       # number of cache copies performed
system.cpu3.dcache.writebacks::writebacks         1092                       # number of writebacks
system.cpu3.dcache.writebacks::total             1092                       # number of writebacks
system.cpu3.dcache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu3.icache.tags.replacements             1542                       # number of replacements
system.cpu3.icache.tags.tagsinuse                 512                       # Cycle average of tags in use
system.cpu3.icache.tags.total_refs           20443680                       # Total number of references to valid blocks.
system.cpu3.icache.tags.sampled_refs             2054                       # Sample count of references to valid blocks.
system.cpu3.icache.tags.avg_refs          9953.106134                       # Average number of references to valid blocks.
system.cpu3.icache.tags.warmup_cycle                0                       # Cycle when the warmup percentage was hit.
system.cpu3.icache.tags.occ_blocks::cpu3.inst     5.985403                       # Average occupied blocks per requestor
system.cpu3.icache.tags.occ_blocks::switch_cpus3.inst   506.014597                       # Average occupied blocks per requestor
system.cpu3.icache.tags.occ_percent::cpu3.inst     0.011690                       # Average percentage of cache occupancy
system.cpu3.icache.tags.occ_percent::switch_cpus3.inst     0.988310                       # Average percentage of cache occupancy
system.cpu3.icache.tags.occ_percent::total            1                       # Average percentage of cache occupancy
system.cpu3.icache.tags.occ_task_id_blocks::1024          512                       # Occupied blocks per task id
system.cpu3.icache.tags.age_task_id_blocks_1024::2          451                       # Occupied blocks per task id
system.cpu3.icache.tags.age_task_id_blocks_1024::4           61                       # Occupied blocks per task id
system.cpu3.icache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu3.icache.tags.tag_accesses           429444                       # Number of tag accesses
system.cpu3.icache.tags.data_accesses          429444                       # Number of data accesses
system.cpu3.icache.ReadReq_hits::switch_cpus3.inst       212409                       # number of ReadReq hits
system.cpu3.icache.ReadReq_hits::total         212409                       # number of ReadReq hits
system.cpu3.icache.demand_hits::switch_cpus3.inst       212409                       # number of demand (read+write) hits
system.cpu3.icache.demand_hits::total          212409                       # number of demand (read+write) hits
system.cpu3.icache.overall_hits::switch_cpus3.inst       212409                       # number of overall hits
system.cpu3.icache.overall_hits::total         212409                       # number of overall hits
system.cpu3.icache.ReadReq_misses::switch_cpus3.inst         1542                       # number of ReadReq misses
system.cpu3.icache.ReadReq_misses::total         1542                       # number of ReadReq misses
system.cpu3.icache.demand_misses::switch_cpus3.inst         1542                       # number of demand (read+write) misses
system.cpu3.icache.demand_misses::total          1542                       # number of demand (read+write) misses
system.cpu3.icache.overall_misses::switch_cpus3.inst         1542                       # number of overall misses
system.cpu3.icache.overall_misses::total         1542                       # number of overall misses
system.cpu3.icache.ReadReq_accesses::switch_cpus3.inst       213951                       # number of ReadReq accesses(hits+misses)
system.cpu3.icache.ReadReq_accesses::total       213951                       # number of ReadReq accesses(hits+misses)
system.cpu3.icache.demand_accesses::switch_cpus3.inst       213951                       # number of demand (read+write) accesses
system.cpu3.icache.demand_accesses::total       213951                       # number of demand (read+write) accesses
system.cpu3.icache.overall_accesses::switch_cpus3.inst       213951                       # number of overall (read+write) accesses
system.cpu3.icache.overall_accesses::total       213951                       # number of overall (read+write) accesses
system.cpu3.icache.ReadReq_miss_rate::switch_cpus3.inst     0.007207                       # miss rate for ReadReq accesses
system.cpu3.icache.ReadReq_miss_rate::total     0.007207                       # miss rate for ReadReq accesses
system.cpu3.icache.demand_miss_rate::switch_cpus3.inst     0.007207                       # miss rate for demand accesses
system.cpu3.icache.demand_miss_rate::total     0.007207                       # miss rate for demand accesses
system.cpu3.icache.overall_miss_rate::switch_cpus3.inst     0.007207                       # miss rate for overall accesses
system.cpu3.icache.overall_miss_rate::total     0.007207                       # miss rate for overall accesses
system.cpu3.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu3.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu3.icache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu3.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu3.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu3.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu3.icache.fast_writes                      0                       # number of fast writes performed
system.cpu3.icache.cache_copies                     0                       # number of cache copies performed
system.cpu3.icache.writebacks::writebacks         1542                       # number of writebacks
system.cpu3.icache.writebacks::total             1542                       # number of writebacks
system.cpu3.icache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu4.dtb.fetch_hits                          0                       # ITB hits
system.cpu4.dtb.fetch_misses                        0                       # ITB misses
system.cpu4.dtb.fetch_acv                           0                       # ITB acv
system.cpu4.dtb.fetch_accesses                      0                       # ITB accesses
system.cpu4.dtb.read_hits                           0                       # DTB read hits
system.cpu4.dtb.read_misses                         0                       # DTB read misses
system.cpu4.dtb.read_acv                            0                       # DTB read access violations
system.cpu4.dtb.read_accesses                       0                       # DTB read accesses
system.cpu4.dtb.write_hits                          0                       # DTB write hits
system.cpu4.dtb.write_misses                        0                       # DTB write misses
system.cpu4.dtb.write_acv                           0                       # DTB write access violations
system.cpu4.dtb.write_accesses                      0                       # DTB write accesses
system.cpu4.dtb.data_hits                           0                       # DTB hits
system.cpu4.dtb.data_misses                         0                       # DTB misses
system.cpu4.dtb.data_acv                            0                       # DTB access violations
system.cpu4.dtb.data_accesses                       0                       # DTB accesses
system.cpu4.itb.fetch_hits                          0                       # ITB hits
system.cpu4.itb.fetch_misses                        0                       # ITB misses
system.cpu4.itb.fetch_acv                           0                       # ITB acv
system.cpu4.itb.fetch_accesses                      0                       # ITB accesses
system.cpu4.itb.read_hits                           0                       # DTB read hits
system.cpu4.itb.read_misses                         0                       # DTB read misses
system.cpu4.itb.read_acv                            0                       # DTB read access violations
system.cpu4.itb.read_accesses                       0                       # DTB read accesses
system.cpu4.itb.write_hits                          0                       # DTB write hits
system.cpu4.itb.write_misses                        0                       # DTB write misses
system.cpu4.itb.write_acv                           0                       # DTB write access violations
system.cpu4.itb.write_accesses                      0                       # DTB write accesses
system.cpu4.itb.data_hits                           0                       # DTB hits
system.cpu4.itb.data_misses                         0                       # DTB misses
system.cpu4.itb.data_acv                            0                       # DTB access violations
system.cpu4.itb.data_accesses                       0                       # DTB accesses
system.cpu4.numCycles                               0                       # number of cpu cycles simulated
system.cpu4.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu4.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu4.kern.inst.arm                           0                       # number of arm instructions executed
system.cpu4.kern.inst.quiesce                      55                       # number of quiesce instructions executed
system.cpu4.kern.inst.hwrei                      2186                       # number of hwrei instructions executed
system.cpu4.kern.ipl_count::0                     483     35.49%     35.49% # number of times we switched to this ipl
system.cpu4.kern.ipl_count::22                     55      4.04%     39.53% # number of times we switched to this ipl
system.cpu4.kern.ipl_count::30                      1      0.07%     39.60% # number of times we switched to this ipl
system.cpu4.kern.ipl_count::31                    822     60.40%    100.00% # number of times we switched to this ipl
system.cpu4.kern.ipl_count::total                1361                       # number of times we switched to this ipl
system.cpu4.kern.ipl_good::0                      481     47.30%     47.30% # number of times we switched to this ipl from a different ipl
system.cpu4.kern.ipl_good::22                      55      5.41%     52.70% # number of times we switched to this ipl from a different ipl
system.cpu4.kern.ipl_good::30                       1      0.10%     52.80% # number of times we switched to this ipl from a different ipl
system.cpu4.kern.ipl_good::31                     480     47.20%    100.00% # number of times we switched to this ipl from a different ipl
system.cpu4.kern.ipl_good::total                 1017                       # number of times we switched to this ipl from a different ipl
system.cpu4.kern.ipl_ticks::0             53703903500     99.92%     99.92% # number of cycles we spent at this ipl
system.cpu4.kern.ipl_ticks::22                2695000      0.01%     99.92% # number of cycles we spent at this ipl
system.cpu4.kern.ipl_ticks::30                 112000      0.00%     99.92% # number of cycles we spent at this ipl
system.cpu4.kern.ipl_ticks::31               41360500      0.08%    100.00% # number of cycles we spent at this ipl
system.cpu4.kern.ipl_ticks::total         53748071000                       # number of cycles we spent at this ipl
system.cpu4.kern.ipl_used::0                 0.995859                       # fraction of swpipl calls that actually changed the ipl
system.cpu4.kern.ipl_used::22                       1                       # fraction of swpipl calls that actually changed the ipl
system.cpu4.kern.ipl_used::30                       1                       # fraction of swpipl calls that actually changed the ipl
system.cpu4.kern.ipl_used::31                0.583942                       # fraction of swpipl calls that actually changed the ipl
system.cpu4.kern.ipl_used::total             0.747245                       # fraction of swpipl calls that actually changed the ipl
system.cpu4.kern.syscall::3                         1      8.33%      8.33% # number of syscalls executed
system.cpu4.kern.syscall::6                         1      8.33%     16.67% # number of syscalls executed
system.cpu4.kern.syscall::17                        1      8.33%     25.00% # number of syscalls executed
system.cpu4.kern.syscall::33                        1      8.33%     33.33% # number of syscalls executed
system.cpu4.kern.syscall::45                        3     25.00%     58.33% # number of syscalls executed
system.cpu4.kern.syscall::71                        4     33.33%     91.67% # number of syscalls executed
system.cpu4.kern.syscall::74                        1      8.33%    100.00% # number of syscalls executed
system.cpu4.kern.syscall::total                    12                       # number of syscalls executed
system.cpu4.kern.callpal::wripir                    7      0.47%      0.47% # number of callpals executed
system.cpu4.kern.callpal::swpctx                   53      3.54%      4.01% # number of callpals executed
system.cpu4.kern.callpal::tbi                       1      0.07%      4.08% # number of callpals executed
system.cpu4.kern.callpal::swpipl                 1150     76.87%     80.95% # number of callpals executed
system.cpu4.kern.callpal::rdps                    111      7.42%     88.37% # number of callpals executed
system.cpu4.kern.callpal::wrusp                     1      0.07%     88.44% # number of callpals executed
system.cpu4.kern.callpal::rti                     155     10.36%     98.80% # number of callpals executed
system.cpu4.kern.callpal::callsys                  15      1.00%     99.80% # number of callpals executed
system.cpu4.kern.callpal::imb                       3      0.20%    100.00% # number of callpals executed
system.cpu4.kern.callpal::total                  1496                       # number of callpals executed
system.cpu4.kern.mode_switch::kernel              207                       # number of protection mode switches
system.cpu4.kern.mode_switch::user                 97                       # number of protection mode switches
system.cpu4.kern.mode_switch::idle                  0                       # number of protection mode switches
system.cpu4.kern.mode_good::kernel                 96                      
system.cpu4.kern.mode_good::user                   97                      
system.cpu4.kern.mode_good::idle                    0                      
system.cpu4.kern.mode_switch_good::kernel     0.463768                       # fraction of useful protection mode switches
system.cpu4.kern.mode_switch_good::user             1                       # fraction of useful protection mode switches
system.cpu4.kern.mode_switch_good::idle           nan                       # fraction of useful protection mode switches
system.cpu4.kern.mode_switch_good::total     0.634868                       # fraction of useful protection mode switches
system.cpu4.kern.mode_ticks::kernel       53677292000     99.86%     99.86% # number of ticks spent at the given mode
system.cpu4.kern.mode_ticks::user            75501500      0.14%    100.00% # number of ticks spent at the given mode
system.cpu4.kern.mode_ticks::idle                   0      0.00%    100.00% # number of ticks spent at the given mode
system.cpu4.kern.swap_context                      53                       # number of times the context was actually changed
system.cpu4.committedInsts                          0                       # Number of instructions committed
system.cpu4.committedOps                            0                       # Number of ops (including micro ops) committed
system.cpu4.num_int_alu_accesses                    0                       # Number of integer alu accesses
system.cpu4.num_fp_alu_accesses                     0                       # Number of float alu accesses
system.cpu4.num_func_calls                          0                       # number of times a function call or return occured
system.cpu4.num_conditional_control_insts            0                       # number of instructions that are conditional controls
system.cpu4.num_int_insts                           0                       # number of integer instructions
system.cpu4.num_fp_insts                            0                       # number of float instructions
system.cpu4.num_int_register_reads                  0                       # number of times the integer registers were read
system.cpu4.num_int_register_writes                 0                       # number of times the integer registers were written
system.cpu4.num_fp_register_reads                   0                       # number of times the floating registers were read
system.cpu4.num_fp_register_writes                  0                       # number of times the floating registers were written
system.cpu4.num_mem_refs                            0                       # number of memory refs
system.cpu4.num_load_insts                          0                       # Number of load instructions
system.cpu4.num_store_insts                         0                       # Number of store instructions
system.cpu4.num_idle_cycles                         0                       # Number of idle cycles
system.cpu4.num_busy_cycles                         0                       # Number of busy cycles
system.cpu4.not_idle_fraction                       1                       # Percentage of non-idle cycles
system.cpu4.idle_fraction                           0                       # Percentage of idle cycles
system.cpu4.op_class::No_OpClass                    0                       # Class of executed instruction
system.cpu4.op_class::IntAlu                        0                       # Class of executed instruction
system.cpu4.op_class::IntMult                       0                       # Class of executed instruction
system.cpu4.op_class::IntDiv                        0                       # Class of executed instruction
system.cpu4.op_class::FloatAdd                      0                       # Class of executed instruction
system.cpu4.op_class::FloatCmp                      0                       # Class of executed instruction
system.cpu4.op_class::FloatCvt                      0                       # Class of executed instruction
system.cpu4.op_class::FloatMult                     0                       # Class of executed instruction
system.cpu4.op_class::FloatDiv                      0                       # Class of executed instruction
system.cpu4.op_class::FloatSqrt                     0                       # Class of executed instruction
system.cpu4.op_class::SimdAdd                       0                       # Class of executed instruction
system.cpu4.op_class::SimdAddAcc                    0                       # Class of executed instruction
system.cpu4.op_class::SimdAlu                       0                       # Class of executed instruction
system.cpu4.op_class::SimdCmp                       0                       # Class of executed instruction
system.cpu4.op_class::SimdCvt                       0                       # Class of executed instruction
system.cpu4.op_class::SimdMisc                      0                       # Class of executed instruction
system.cpu4.op_class::SimdMult                      0                       # Class of executed instruction
system.cpu4.op_class::SimdMultAcc                   0                       # Class of executed instruction
system.cpu4.op_class::SimdShift                     0                       # Class of executed instruction
system.cpu4.op_class::SimdShiftAcc                  0                       # Class of executed instruction
system.cpu4.op_class::SimdSqrt                      0                       # Class of executed instruction
system.cpu4.op_class::SimdFloatAdd                  0                       # Class of executed instruction
system.cpu4.op_class::SimdFloatAlu                  0                       # Class of executed instruction
system.cpu4.op_class::SimdFloatCmp                  0                       # Class of executed instruction
system.cpu4.op_class::SimdFloatCvt                  0                       # Class of executed instruction
system.cpu4.op_class::SimdFloatDiv                  0                       # Class of executed instruction
system.cpu4.op_class::SimdFloatMisc                 0                       # Class of executed instruction
system.cpu4.op_class::SimdFloatMult                 0                       # Class of executed instruction
system.cpu4.op_class::SimdFloatMultAcc              0                       # Class of executed instruction
system.cpu4.op_class::SimdFloatSqrt                 0                       # Class of executed instruction
system.cpu4.op_class::MemRead                       0                       # Class of executed instruction
system.cpu4.op_class::MemWrite                      0                       # Class of executed instruction
system.cpu4.op_class::IprAccess                     0                       # Class of executed instruction
system.cpu4.op_class::InstPrefetch                  0                       # Class of executed instruction
system.cpu4.op_class::total                         0                       # Class of executed instruction
system.cpu4.dcache.tags.replacements            12822                       # number of replacements
system.cpu4.dcache.tags.tagsinuse          464.824149                       # Cycle average of tags in use
system.cpu4.dcache.tags.total_refs             192999                       # Total number of references to valid blocks.
system.cpu4.dcache.tags.sampled_refs            13334                       # Sample count of references to valid blocks.
system.cpu4.dcache.tags.avg_refs            14.474201                       # Average number of references to valid blocks.
system.cpu4.dcache.tags.warmup_cycle                0                       # Cycle when the warmup percentage was hit.
system.cpu4.dcache.tags.occ_blocks::switch_cpus4.data   464.824149                       # Average occupied blocks per requestor
system.cpu4.dcache.tags.occ_percent::switch_cpus4.data     0.907860                       # Average percentage of cache occupancy
system.cpu4.dcache.tags.occ_percent::total     0.907860                       # Average percentage of cache occupancy
system.cpu4.dcache.tags.occ_task_id_blocks::1024          512                       # Occupied blocks per task id
system.cpu4.dcache.tags.age_task_id_blocks_1024::0          448                       # Occupied blocks per task id
system.cpu4.dcache.tags.age_task_id_blocks_1024::1           64                       # Occupied blocks per task id
system.cpu4.dcache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu4.dcache.tags.tag_accesses           413160                       # Number of tag accesses
system.cpu4.dcache.tags.data_accesses          413160                       # Number of data accesses
system.cpu4.dcache.ReadReq_hits::switch_cpus4.data        94178                       # number of ReadReq hits
system.cpu4.dcache.ReadReq_hits::total          94178                       # number of ReadReq hits
system.cpu4.dcache.WriteReq_hits::switch_cpus4.data        89974                       # number of WriteReq hits
system.cpu4.dcache.WriteReq_hits::total         89974                       # number of WriteReq hits
system.cpu4.dcache.LoadLockedReq_hits::switch_cpus4.data         1343                       # number of LoadLockedReq hits
system.cpu4.dcache.LoadLockedReq_hits::total         1343                       # number of LoadLockedReq hits
system.cpu4.dcache.StoreCondReq_hits::switch_cpus4.data         1436                       # number of StoreCondReq hits
system.cpu4.dcache.StoreCondReq_hits::total         1436                       # number of StoreCondReq hits
system.cpu4.dcache.demand_hits::switch_cpus4.data       184152                       # number of demand (read+write) hits
system.cpu4.dcache.demand_hits::total          184152                       # number of demand (read+write) hits
system.cpu4.dcache.overall_hits::switch_cpus4.data       184152                       # number of overall hits
system.cpu4.dcache.overall_hits::total         184152                       # number of overall hits
system.cpu4.dcache.ReadReq_misses::switch_cpus4.data         5917                       # number of ReadReq misses
system.cpu4.dcache.ReadReq_misses::total         5917                       # number of ReadReq misses
system.cpu4.dcache.WriteReq_misses::switch_cpus4.data         7023                       # number of WriteReq misses
system.cpu4.dcache.WriteReq_misses::total         7023                       # number of WriteReq misses
system.cpu4.dcache.LoadLockedReq_misses::switch_cpus4.data          154                       # number of LoadLockedReq misses
system.cpu4.dcache.LoadLockedReq_misses::total          154                       # number of LoadLockedReq misses
system.cpu4.dcache.StoreCondReq_misses::switch_cpus4.data           37                       # number of StoreCondReq misses
system.cpu4.dcache.StoreCondReq_misses::total           37                       # number of StoreCondReq misses
system.cpu4.dcache.demand_misses::switch_cpus4.data        12940                       # number of demand (read+write) misses
system.cpu4.dcache.demand_misses::total         12940                       # number of demand (read+write) misses
system.cpu4.dcache.overall_misses::switch_cpus4.data        12940                       # number of overall misses
system.cpu4.dcache.overall_misses::total        12940                       # number of overall misses
system.cpu4.dcache.ReadReq_accesses::switch_cpus4.data       100095                       # number of ReadReq accesses(hits+misses)
system.cpu4.dcache.ReadReq_accesses::total       100095                       # number of ReadReq accesses(hits+misses)
system.cpu4.dcache.WriteReq_accesses::switch_cpus4.data        96997                       # number of WriteReq accesses(hits+misses)
system.cpu4.dcache.WriteReq_accesses::total        96997                       # number of WriteReq accesses(hits+misses)
system.cpu4.dcache.LoadLockedReq_accesses::switch_cpus4.data         1497                       # number of LoadLockedReq accesses(hits+misses)
system.cpu4.dcache.LoadLockedReq_accesses::total         1497                       # number of LoadLockedReq accesses(hits+misses)
system.cpu4.dcache.StoreCondReq_accesses::switch_cpus4.data         1473                       # number of StoreCondReq accesses(hits+misses)
system.cpu4.dcache.StoreCondReq_accesses::total         1473                       # number of StoreCondReq accesses(hits+misses)
system.cpu4.dcache.demand_accesses::switch_cpus4.data       197092                       # number of demand (read+write) accesses
system.cpu4.dcache.demand_accesses::total       197092                       # number of demand (read+write) accesses
system.cpu4.dcache.overall_accesses::switch_cpus4.data       197092                       # number of overall (read+write) accesses
system.cpu4.dcache.overall_accesses::total       197092                       # number of overall (read+write) accesses
system.cpu4.dcache.ReadReq_miss_rate::switch_cpus4.data     0.059114                       # miss rate for ReadReq accesses
system.cpu4.dcache.ReadReq_miss_rate::total     0.059114                       # miss rate for ReadReq accesses
system.cpu4.dcache.WriteReq_miss_rate::switch_cpus4.data     0.072404                       # miss rate for WriteReq accesses
system.cpu4.dcache.WriteReq_miss_rate::total     0.072404                       # miss rate for WriteReq accesses
system.cpu4.dcache.LoadLockedReq_miss_rate::switch_cpus4.data     0.102872                       # miss rate for LoadLockedReq accesses
system.cpu4.dcache.LoadLockedReq_miss_rate::total     0.102872                       # miss rate for LoadLockedReq accesses
system.cpu4.dcache.StoreCondReq_miss_rate::switch_cpus4.data     0.025119                       # miss rate for StoreCondReq accesses
system.cpu4.dcache.StoreCondReq_miss_rate::total     0.025119                       # miss rate for StoreCondReq accesses
system.cpu4.dcache.demand_miss_rate::switch_cpus4.data     0.065655                       # miss rate for demand accesses
system.cpu4.dcache.demand_miss_rate::total     0.065655                       # miss rate for demand accesses
system.cpu4.dcache.overall_miss_rate::switch_cpus4.data     0.065655                       # miss rate for overall accesses
system.cpu4.dcache.overall_miss_rate::total     0.065655                       # miss rate for overall accesses
system.cpu4.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu4.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu4.dcache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu4.dcache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu4.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu4.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu4.dcache.fast_writes                      0                       # number of fast writes performed
system.cpu4.dcache.cache_copies                     0                       # number of cache copies performed
system.cpu4.dcache.writebacks::writebacks         8304                       # number of writebacks
system.cpu4.dcache.writebacks::total             8304                       # number of writebacks
system.cpu4.dcache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu4.icache.tags.replacements             4814                       # number of replacements
system.cpu4.icache.tags.tagsinuse          511.999122                       # Cycle average of tags in use
system.cpu4.icache.tags.total_refs           15911714                       # Total number of references to valid blocks.
system.cpu4.icache.tags.sampled_refs             5326                       # Sample count of references to valid blocks.
system.cpu4.icache.tags.avg_refs          2987.554262                       # Average number of references to valid blocks.
system.cpu4.icache.tags.warmup_cycle                0                       # Cycle when the warmup percentage was hit.
system.cpu4.icache.tags.occ_blocks::switch_cpus4.inst   511.999122                       # Average occupied blocks per requestor
system.cpu4.icache.tags.occ_percent::switch_cpus4.inst     0.999998                       # Average percentage of cache occupancy
system.cpu4.icache.tags.occ_percent::total     0.999998                       # Average percentage of cache occupancy
system.cpu4.icache.tags.occ_task_id_blocks::1024          512                       # Occupied blocks per task id
system.cpu4.icache.tags.age_task_id_blocks_1024::0           59                       # Occupied blocks per task id
system.cpu4.icache.tags.age_task_id_blocks_1024::1          126                       # Occupied blocks per task id
system.cpu4.icache.tags.age_task_id_blocks_1024::2          327                       # Occupied blocks per task id
system.cpu4.icache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu4.icache.tags.tag_accesses          1072750                       # Number of tag accesses
system.cpu4.icache.tags.data_accesses         1072750                       # Number of data accesses
system.cpu4.icache.ReadReq_hits::switch_cpus4.inst       529151                       # number of ReadReq hits
system.cpu4.icache.ReadReq_hits::total         529151                       # number of ReadReq hits
system.cpu4.icache.demand_hits::switch_cpus4.inst       529151                       # number of demand (read+write) hits
system.cpu4.icache.demand_hits::total          529151                       # number of demand (read+write) hits
system.cpu4.icache.overall_hits::switch_cpus4.inst       529151                       # number of overall hits
system.cpu4.icache.overall_hits::total         529151                       # number of overall hits
system.cpu4.icache.ReadReq_misses::switch_cpus4.inst         4816                       # number of ReadReq misses
system.cpu4.icache.ReadReq_misses::total         4816                       # number of ReadReq misses
system.cpu4.icache.demand_misses::switch_cpus4.inst         4816                       # number of demand (read+write) misses
system.cpu4.icache.demand_misses::total          4816                       # number of demand (read+write) misses
system.cpu4.icache.overall_misses::switch_cpus4.inst         4816                       # number of overall misses
system.cpu4.icache.overall_misses::total         4816                       # number of overall misses
system.cpu4.icache.ReadReq_accesses::switch_cpus4.inst       533967                       # number of ReadReq accesses(hits+misses)
system.cpu4.icache.ReadReq_accesses::total       533967                       # number of ReadReq accesses(hits+misses)
system.cpu4.icache.demand_accesses::switch_cpus4.inst       533967                       # number of demand (read+write) accesses
system.cpu4.icache.demand_accesses::total       533967                       # number of demand (read+write) accesses
system.cpu4.icache.overall_accesses::switch_cpus4.inst       533967                       # number of overall (read+write) accesses
system.cpu4.icache.overall_accesses::total       533967                       # number of overall (read+write) accesses
system.cpu4.icache.ReadReq_miss_rate::switch_cpus4.inst     0.009019                       # miss rate for ReadReq accesses
system.cpu4.icache.ReadReq_miss_rate::total     0.009019                       # miss rate for ReadReq accesses
system.cpu4.icache.demand_miss_rate::switch_cpus4.inst     0.009019                       # miss rate for demand accesses
system.cpu4.icache.demand_miss_rate::total     0.009019                       # miss rate for demand accesses
system.cpu4.icache.overall_miss_rate::switch_cpus4.inst     0.009019                       # miss rate for overall accesses
system.cpu4.icache.overall_miss_rate::total     0.009019                       # miss rate for overall accesses
system.cpu4.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu4.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu4.icache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu4.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu4.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu4.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu4.icache.fast_writes                      0                       # number of fast writes performed
system.cpu4.icache.cache_copies                     0                       # number of cache copies performed
system.cpu4.icache.writebacks::writebacks         4814                       # number of writebacks
system.cpu4.icache.writebacks::total             4814                       # number of writebacks
system.cpu4.icache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu5.dtb.fetch_hits                          0                       # ITB hits
system.cpu5.dtb.fetch_misses                        0                       # ITB misses
system.cpu5.dtb.fetch_acv                           0                       # ITB acv
system.cpu5.dtb.fetch_accesses                      0                       # ITB accesses
system.cpu5.dtb.read_hits                           0                       # DTB read hits
system.cpu5.dtb.read_misses                         0                       # DTB read misses
system.cpu5.dtb.read_acv                            0                       # DTB read access violations
system.cpu5.dtb.read_accesses                       0                       # DTB read accesses
system.cpu5.dtb.write_hits                          0                       # DTB write hits
system.cpu5.dtb.write_misses                        0                       # DTB write misses
system.cpu5.dtb.write_acv                           0                       # DTB write access violations
system.cpu5.dtb.write_accesses                      0                       # DTB write accesses
system.cpu5.dtb.data_hits                           0                       # DTB hits
system.cpu5.dtb.data_misses                         0                       # DTB misses
system.cpu5.dtb.data_acv                            0                       # DTB access violations
system.cpu5.dtb.data_accesses                       0                       # DTB accesses
system.cpu5.itb.fetch_hits                          0                       # ITB hits
system.cpu5.itb.fetch_misses                        0                       # ITB misses
system.cpu5.itb.fetch_acv                           0                       # ITB acv
system.cpu5.itb.fetch_accesses                      0                       # ITB accesses
system.cpu5.itb.read_hits                           0                       # DTB read hits
system.cpu5.itb.read_misses                         0                       # DTB read misses
system.cpu5.itb.read_acv                            0                       # DTB read access violations
system.cpu5.itb.read_accesses                       0                       # DTB read accesses
system.cpu5.itb.write_hits                          0                       # DTB write hits
system.cpu5.itb.write_misses                        0                       # DTB write misses
system.cpu5.itb.write_acv                           0                       # DTB write access violations
system.cpu5.itb.write_accesses                      0                       # DTB write accesses
system.cpu5.itb.data_hits                           0                       # DTB hits
system.cpu5.itb.data_misses                         0                       # DTB misses
system.cpu5.itb.data_acv                            0                       # DTB access violations
system.cpu5.itb.data_accesses                       0                       # DTB accesses
system.cpu5.numCycles                               0                       # number of cpu cycles simulated
system.cpu5.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu5.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu5.kern.inst.arm                           0                       # number of arm instructions executed
system.cpu5.kern.inst.quiesce                      56                       # number of quiesce instructions executed
system.cpu5.kern.inst.hwrei                       961                       # number of hwrei instructions executed
system.cpu5.kern.ipl_count::0                     227     26.67%     26.67% # number of times we switched to this ipl
system.cpu5.kern.ipl_count::22                     55      6.46%     33.14% # number of times we switched to this ipl
system.cpu5.kern.ipl_count::30                      1      0.12%     33.25% # number of times we switched to this ipl
system.cpu5.kern.ipl_count::31                    568     66.75%    100.00% # number of times we switched to this ipl
system.cpu5.kern.ipl_count::total                 851                       # number of times we switched to this ipl
system.cpu5.kern.ipl_good::0                      227     44.60%     44.60% # number of times we switched to this ipl from a different ipl
system.cpu5.kern.ipl_good::22                      55     10.81%     55.40% # number of times we switched to this ipl from a different ipl
system.cpu5.kern.ipl_good::30                       1      0.20%     55.60% # number of times we switched to this ipl from a different ipl
system.cpu5.kern.ipl_good::31                     226     44.40%    100.00% # number of times we switched to this ipl from a different ipl
system.cpu5.kern.ipl_good::total                  509                       # number of times we switched to this ipl from a different ipl
system.cpu5.kern.ipl_ticks::0             53508502500     99.94%     99.94% # number of cycles we spent at this ipl
system.cpu5.kern.ipl_ticks::22                2695000      0.01%     99.95% # number of cycles we spent at this ipl
system.cpu5.kern.ipl_ticks::30                 164500      0.00%     99.95% # number of cycles we spent at this ipl
system.cpu5.kern.ipl_ticks::31               28828500      0.05%    100.00% # number of cycles we spent at this ipl
system.cpu5.kern.ipl_ticks::total         53540190500                       # number of cycles we spent at this ipl
system.cpu5.kern.ipl_used::0                        1                       # fraction of swpipl calls that actually changed the ipl
system.cpu5.kern.ipl_used::22                       1                       # fraction of swpipl calls that actually changed the ipl
system.cpu5.kern.ipl_used::30                       1                       # fraction of swpipl calls that actually changed the ipl
system.cpu5.kern.ipl_used::31                0.397887                       # fraction of swpipl calls that actually changed the ipl
system.cpu5.kern.ipl_used::total             0.598120                       # fraction of swpipl calls that actually changed the ipl
system.cpu5.kern.callpal::swpipl                  739     81.66%     81.66% # number of callpals executed
system.cpu5.kern.callpal::rdps                    110     12.15%     93.81% # number of callpals executed
system.cpu5.kern.callpal::rti                      56      6.19%    100.00% # number of callpals executed
system.cpu5.kern.callpal::total                   905                       # number of callpals executed
system.cpu5.kern.mode_switch::kernel               56                       # number of protection mode switches
system.cpu5.kern.mode_switch::user                  0                       # number of protection mode switches
system.cpu5.kern.mode_switch::idle                  0                       # number of protection mode switches
system.cpu5.kern.mode_good::kernel                  0                      
system.cpu5.kern.mode_good::user                    0                      
system.cpu5.kern.mode_good::idle                    0                      
system.cpu5.kern.mode_switch_good::kernel            0                       # fraction of useful protection mode switches
system.cpu5.kern.mode_switch_good::user           nan                       # fraction of useful protection mode switches
system.cpu5.kern.mode_switch_good::idle           nan                       # fraction of useful protection mode switches
system.cpu5.kern.mode_switch_good::total            0                       # fraction of useful protection mode switches
system.cpu5.kern.mode_ticks::kernel                 0                       # number of ticks spent at the given mode
system.cpu5.kern.mode_ticks::user                   0                       # number of ticks spent at the given mode
system.cpu5.kern.mode_ticks::idle                   0                       # number of ticks spent at the given mode
system.cpu5.kern.swap_context                       0                       # number of times the context was actually changed
system.cpu5.committedInsts                          0                       # Number of instructions committed
system.cpu5.committedOps                            0                       # Number of ops (including micro ops) committed
system.cpu5.num_int_alu_accesses                    0                       # Number of integer alu accesses
system.cpu5.num_fp_alu_accesses                     0                       # Number of float alu accesses
system.cpu5.num_func_calls                          0                       # number of times a function call or return occured
system.cpu5.num_conditional_control_insts            0                       # number of instructions that are conditional controls
system.cpu5.num_int_insts                           0                       # number of integer instructions
system.cpu5.num_fp_insts                            0                       # number of float instructions
system.cpu5.num_int_register_reads                  0                       # number of times the integer registers were read
system.cpu5.num_int_register_writes                 0                       # number of times the integer registers were written
system.cpu5.num_fp_register_reads                   0                       # number of times the floating registers were read
system.cpu5.num_fp_register_writes                  0                       # number of times the floating registers were written
system.cpu5.num_mem_refs                            0                       # number of memory refs
system.cpu5.num_load_insts                          0                       # Number of load instructions
system.cpu5.num_store_insts                         0                       # Number of store instructions
system.cpu5.num_idle_cycles                         0                       # Number of idle cycles
system.cpu5.num_busy_cycles                         0                       # Number of busy cycles
system.cpu5.not_idle_fraction                       0                       # Percentage of non-idle cycles
system.cpu5.idle_fraction                           1                       # Percentage of idle cycles
system.cpu5.op_class::No_OpClass                    0                       # Class of executed instruction
system.cpu5.op_class::IntAlu                        0                       # Class of executed instruction
system.cpu5.op_class::IntMult                       0                       # Class of executed instruction
system.cpu5.op_class::IntDiv                        0                       # Class of executed instruction
system.cpu5.op_class::FloatAdd                      0                       # Class of executed instruction
system.cpu5.op_class::FloatCmp                      0                       # Class of executed instruction
system.cpu5.op_class::FloatCvt                      0                       # Class of executed instruction
system.cpu5.op_class::FloatMult                     0                       # Class of executed instruction
system.cpu5.op_class::FloatDiv                      0                       # Class of executed instruction
system.cpu5.op_class::FloatSqrt                     0                       # Class of executed instruction
system.cpu5.op_class::SimdAdd                       0                       # Class of executed instruction
system.cpu5.op_class::SimdAddAcc                    0                       # Class of executed instruction
system.cpu5.op_class::SimdAlu                       0                       # Class of executed instruction
system.cpu5.op_class::SimdCmp                       0                       # Class of executed instruction
system.cpu5.op_class::SimdCvt                       0                       # Class of executed instruction
system.cpu5.op_class::SimdMisc                      0                       # Class of executed instruction
system.cpu5.op_class::SimdMult                      0                       # Class of executed instruction
system.cpu5.op_class::SimdMultAcc                   0                       # Class of executed instruction
system.cpu5.op_class::SimdShift                     0                       # Class of executed instruction
system.cpu5.op_class::SimdShiftAcc                  0                       # Class of executed instruction
system.cpu5.op_class::SimdSqrt                      0                       # Class of executed instruction
system.cpu5.op_class::SimdFloatAdd                  0                       # Class of executed instruction
system.cpu5.op_class::SimdFloatAlu                  0                       # Class of executed instruction
system.cpu5.op_class::SimdFloatCmp                  0                       # Class of executed instruction
system.cpu5.op_class::SimdFloatCvt                  0                       # Class of executed instruction
system.cpu5.op_class::SimdFloatDiv                  0                       # Class of executed instruction
system.cpu5.op_class::SimdFloatMisc                 0                       # Class of executed instruction
system.cpu5.op_class::SimdFloatMult                 0                       # Class of executed instruction
system.cpu5.op_class::SimdFloatMultAcc              0                       # Class of executed instruction
system.cpu5.op_class::SimdFloatSqrt                 0                       # Class of executed instruction
system.cpu5.op_class::MemRead                       0                       # Class of executed instruction
system.cpu5.op_class::MemWrite                      0                       # Class of executed instruction
system.cpu5.op_class::IprAccess                     0                       # Class of executed instruction
system.cpu5.op_class::InstPrefetch                  0                       # Class of executed instruction
system.cpu5.op_class::total                         0                       # Class of executed instruction
system.cpu5.dcache.tags.replacements              372                       # number of replacements
system.cpu5.dcache.tags.tagsinuse          461.688389                       # Cycle average of tags in use
system.cpu5.dcache.tags.total_refs              36140                       # Total number of references to valid blocks.
system.cpu5.dcache.tags.sampled_refs              814                       # Sample count of references to valid blocks.
system.cpu5.dcache.tags.avg_refs            44.398034                       # Average number of references to valid blocks.
system.cpu5.dcache.tags.warmup_cycle                0                       # Cycle when the warmup percentage was hit.
system.cpu5.dcache.tags.occ_blocks::switch_cpus5.data   461.688389                       # Average occupied blocks per requestor
system.cpu5.dcache.tags.occ_percent::switch_cpus5.data     0.901735                       # Average percentage of cache occupancy
system.cpu5.dcache.tags.occ_percent::total     0.901735                       # Average percentage of cache occupancy
system.cpu5.dcache.tags.occ_task_id_blocks::1024          442                       # Occupied blocks per task id
system.cpu5.dcache.tags.age_task_id_blocks_1024::2            7                       # Occupied blocks per task id
system.cpu5.dcache.tags.age_task_id_blocks_1024::3            3                       # Occupied blocks per task id
system.cpu5.dcache.tags.age_task_id_blocks_1024::4          432                       # Occupied blocks per task id
system.cpu5.dcache.tags.occ_task_id_percent::1024     0.863281                       # Percentage of cache occupancy per task id
system.cpu5.dcache.tags.tag_accesses            52779                       # Number of tag accesses
system.cpu5.dcache.tags.data_accesses           52779                       # Number of data accesses
system.cpu5.dcache.ReadReq_hits::switch_cpus5.data        16331                       # number of ReadReq hits
system.cpu5.dcache.ReadReq_hits::total          16331                       # number of ReadReq hits
system.cpu5.dcache.WriteReq_hits::switch_cpus5.data         8967                       # number of WriteReq hits
system.cpu5.dcache.WriteReq_hits::total          8967                       # number of WriteReq hits
system.cpu5.dcache.LoadLockedReq_hits::switch_cpus5.data          134                       # number of LoadLockedReq hits
system.cpu5.dcache.LoadLockedReq_hits::total          134                       # number of LoadLockedReq hits
system.cpu5.dcache.StoreCondReq_hits::switch_cpus5.data          161                       # number of StoreCondReq hits
system.cpu5.dcache.StoreCondReq_hits::total          161                       # number of StoreCondReq hits
system.cpu5.dcache.demand_hits::switch_cpus5.data        25298                       # number of demand (read+write) hits
system.cpu5.dcache.demand_hits::total           25298                       # number of demand (read+write) hits
system.cpu5.dcache.overall_hits::switch_cpus5.data        25298                       # number of overall hits
system.cpu5.dcache.overall_hits::total          25298                       # number of overall hits
system.cpu5.dcache.ReadReq_misses::switch_cpus5.data          410                       # number of ReadReq misses
system.cpu5.dcache.ReadReq_misses::total          410                       # number of ReadReq misses
system.cpu5.dcache.WriteReq_misses::switch_cpus5.data           50                       # number of WriteReq misses
system.cpu5.dcache.WriteReq_misses::total           50                       # number of WriteReq misses
system.cpu5.dcache.LoadLockedReq_misses::switch_cpus5.data           66                       # number of LoadLockedReq misses
system.cpu5.dcache.LoadLockedReq_misses::total           66                       # number of LoadLockedReq misses
system.cpu5.dcache.StoreCondReq_misses::switch_cpus5.data           21                       # number of StoreCondReq misses
system.cpu5.dcache.StoreCondReq_misses::total           21                       # number of StoreCondReq misses
system.cpu5.dcache.demand_misses::switch_cpus5.data          460                       # number of demand (read+write) misses
system.cpu5.dcache.demand_misses::total           460                       # number of demand (read+write) misses
system.cpu5.dcache.overall_misses::switch_cpus5.data          460                       # number of overall misses
system.cpu5.dcache.overall_misses::total          460                       # number of overall misses
system.cpu5.dcache.ReadReq_accesses::switch_cpus5.data        16741                       # number of ReadReq accesses(hits+misses)
system.cpu5.dcache.ReadReq_accesses::total        16741                       # number of ReadReq accesses(hits+misses)
system.cpu5.dcache.WriteReq_accesses::switch_cpus5.data         9017                       # number of WriteReq accesses(hits+misses)
system.cpu5.dcache.WriteReq_accesses::total         9017                       # number of WriteReq accesses(hits+misses)
system.cpu5.dcache.LoadLockedReq_accesses::switch_cpus5.data          200                       # number of LoadLockedReq accesses(hits+misses)
system.cpu5.dcache.LoadLockedReq_accesses::total          200                       # number of LoadLockedReq accesses(hits+misses)
system.cpu5.dcache.StoreCondReq_accesses::switch_cpus5.data          182                       # number of StoreCondReq accesses(hits+misses)
system.cpu5.dcache.StoreCondReq_accesses::total          182                       # number of StoreCondReq accesses(hits+misses)
system.cpu5.dcache.demand_accesses::switch_cpus5.data        25758                       # number of demand (read+write) accesses
system.cpu5.dcache.demand_accesses::total        25758                       # number of demand (read+write) accesses
system.cpu5.dcache.overall_accesses::switch_cpus5.data        25758                       # number of overall (read+write) accesses
system.cpu5.dcache.overall_accesses::total        25758                       # number of overall (read+write) accesses
system.cpu5.dcache.ReadReq_miss_rate::switch_cpus5.data     0.024491                       # miss rate for ReadReq accesses
system.cpu5.dcache.ReadReq_miss_rate::total     0.024491                       # miss rate for ReadReq accesses
system.cpu5.dcache.WriteReq_miss_rate::switch_cpus5.data     0.005545                       # miss rate for WriteReq accesses
system.cpu5.dcache.WriteReq_miss_rate::total     0.005545                       # miss rate for WriteReq accesses
system.cpu5.dcache.LoadLockedReq_miss_rate::switch_cpus5.data     0.330000                       # miss rate for LoadLockedReq accesses
system.cpu5.dcache.LoadLockedReq_miss_rate::total     0.330000                       # miss rate for LoadLockedReq accesses
system.cpu5.dcache.StoreCondReq_miss_rate::switch_cpus5.data     0.115385                       # miss rate for StoreCondReq accesses
system.cpu5.dcache.StoreCondReq_miss_rate::total     0.115385                       # miss rate for StoreCondReq accesses
system.cpu5.dcache.demand_miss_rate::switch_cpus5.data     0.017859                       # miss rate for demand accesses
system.cpu5.dcache.demand_miss_rate::total     0.017859                       # miss rate for demand accesses
system.cpu5.dcache.overall_miss_rate::switch_cpus5.data     0.017859                       # miss rate for overall accesses
system.cpu5.dcache.overall_miss_rate::total     0.017859                       # miss rate for overall accesses
system.cpu5.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu5.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu5.dcache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu5.dcache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu5.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu5.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu5.dcache.fast_writes                      0                       # number of fast writes performed
system.cpu5.dcache.cache_copies                     0                       # number of cache copies performed
system.cpu5.dcache.writebacks::writebacks           94                       # number of writebacks
system.cpu5.dcache.writebacks::total               94                       # number of writebacks
system.cpu5.dcache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu5.icache.tags.replacements              288                       # number of replacements
system.cpu5.icache.tags.tagsinuse                 512                       # Cycle average of tags in use
system.cpu5.icache.tags.total_refs           15687275                       # Total number of references to valid blocks.
system.cpu5.icache.tags.sampled_refs              800                       # Sample count of references to valid blocks.
system.cpu5.icache.tags.avg_refs         19609.093750                       # Average number of references to valid blocks.
system.cpu5.icache.tags.warmup_cycle                0                       # Cycle when the warmup percentage was hit.
system.cpu5.icache.tags.occ_blocks::cpu5.inst    17.047046                       # Average occupied blocks per requestor
system.cpu5.icache.tags.occ_blocks::switch_cpus5.inst   494.952954                       # Average occupied blocks per requestor
system.cpu5.icache.tags.occ_percent::cpu5.inst     0.033295                       # Average percentage of cache occupancy
system.cpu5.icache.tags.occ_percent::switch_cpus5.inst     0.966705                       # Average percentage of cache occupancy
system.cpu5.icache.tags.occ_percent::total            1                       # Average percentage of cache occupancy
system.cpu5.icache.tags.occ_task_id_blocks::1024          512                       # Occupied blocks per task id
system.cpu5.icache.tags.age_task_id_blocks_1024::2           14                       # Occupied blocks per task id
system.cpu5.icache.tags.age_task_id_blocks_1024::3            1                       # Occupied blocks per task id
system.cpu5.icache.tags.age_task_id_blocks_1024::4          497                       # Occupied blocks per task id
system.cpu5.icache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu5.icache.tags.tag_accesses           149566                       # Number of tag accesses
system.cpu5.icache.tags.data_accesses          149566                       # Number of data accesses
system.cpu5.icache.ReadReq_hits::switch_cpus5.inst        74351                       # number of ReadReq hits
system.cpu5.icache.ReadReq_hits::total          74351                       # number of ReadReq hits
system.cpu5.icache.demand_hits::switch_cpus5.inst        74351                       # number of demand (read+write) hits
system.cpu5.icache.demand_hits::total           74351                       # number of demand (read+write) hits
system.cpu5.icache.overall_hits::switch_cpus5.inst        74351                       # number of overall hits
system.cpu5.icache.overall_hits::total          74351                       # number of overall hits
system.cpu5.icache.ReadReq_misses::switch_cpus5.inst          288                       # number of ReadReq misses
system.cpu5.icache.ReadReq_misses::total          288                       # number of ReadReq misses
system.cpu5.icache.demand_misses::switch_cpus5.inst          288                       # number of demand (read+write) misses
system.cpu5.icache.demand_misses::total           288                       # number of demand (read+write) misses
system.cpu5.icache.overall_misses::switch_cpus5.inst          288                       # number of overall misses
system.cpu5.icache.overall_misses::total          288                       # number of overall misses
system.cpu5.icache.ReadReq_accesses::switch_cpus5.inst        74639                       # number of ReadReq accesses(hits+misses)
system.cpu5.icache.ReadReq_accesses::total        74639                       # number of ReadReq accesses(hits+misses)
system.cpu5.icache.demand_accesses::switch_cpus5.inst        74639                       # number of demand (read+write) accesses
system.cpu5.icache.demand_accesses::total        74639                       # number of demand (read+write) accesses
system.cpu5.icache.overall_accesses::switch_cpus5.inst        74639                       # number of overall (read+write) accesses
system.cpu5.icache.overall_accesses::total        74639                       # number of overall (read+write) accesses
system.cpu5.icache.ReadReq_miss_rate::switch_cpus5.inst     0.003859                       # miss rate for ReadReq accesses
system.cpu5.icache.ReadReq_miss_rate::total     0.003859                       # miss rate for ReadReq accesses
system.cpu5.icache.demand_miss_rate::switch_cpus5.inst     0.003859                       # miss rate for demand accesses
system.cpu5.icache.demand_miss_rate::total     0.003859                       # miss rate for demand accesses
system.cpu5.icache.overall_miss_rate::switch_cpus5.inst     0.003859                       # miss rate for overall accesses
system.cpu5.icache.overall_miss_rate::total     0.003859                       # miss rate for overall accesses
system.cpu5.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu5.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu5.icache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu5.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu5.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu5.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu5.icache.fast_writes                      0                       # number of fast writes performed
system.cpu5.icache.cache_copies                     0                       # number of cache copies performed
system.cpu5.icache.writebacks::writebacks          288                       # number of writebacks
system.cpu5.icache.writebacks::total              288                       # number of writebacks
system.cpu5.icache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu6.dtb.fetch_hits                          0                       # ITB hits
system.cpu6.dtb.fetch_misses                        0                       # ITB misses
system.cpu6.dtb.fetch_acv                           0                       # ITB acv
system.cpu6.dtb.fetch_accesses                      0                       # ITB accesses
system.cpu6.dtb.read_hits                           0                       # DTB read hits
system.cpu6.dtb.read_misses                         0                       # DTB read misses
system.cpu6.dtb.read_acv                            0                       # DTB read access violations
system.cpu6.dtb.read_accesses                       0                       # DTB read accesses
system.cpu6.dtb.write_hits                          0                       # DTB write hits
system.cpu6.dtb.write_misses                        0                       # DTB write misses
system.cpu6.dtb.write_acv                           0                       # DTB write access violations
system.cpu6.dtb.write_accesses                      0                       # DTB write accesses
system.cpu6.dtb.data_hits                           0                       # DTB hits
system.cpu6.dtb.data_misses                         0                       # DTB misses
system.cpu6.dtb.data_acv                            0                       # DTB access violations
system.cpu6.dtb.data_accesses                       0                       # DTB accesses
system.cpu6.itb.fetch_hits                          0                       # ITB hits
system.cpu6.itb.fetch_misses                        0                       # ITB misses
system.cpu6.itb.fetch_acv                           0                       # ITB acv
system.cpu6.itb.fetch_accesses                      0                       # ITB accesses
system.cpu6.itb.read_hits                           0                       # DTB read hits
system.cpu6.itb.read_misses                         0                       # DTB read misses
system.cpu6.itb.read_acv                            0                       # DTB read access violations
system.cpu6.itb.read_accesses                       0                       # DTB read accesses
system.cpu6.itb.write_hits                          0                       # DTB write hits
system.cpu6.itb.write_misses                        0                       # DTB write misses
system.cpu6.itb.write_acv                           0                       # DTB write access violations
system.cpu6.itb.write_accesses                      0                       # DTB write accesses
system.cpu6.itb.data_hits                           0                       # DTB hits
system.cpu6.itb.data_misses                         0                       # DTB misses
system.cpu6.itb.data_acv                            0                       # DTB access violations
system.cpu6.itb.data_accesses                       0                       # DTB accesses
system.cpu6.numCycles                               0                       # number of cpu cycles simulated
system.cpu6.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu6.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu6.kern.inst.arm                           0                       # number of arm instructions executed
system.cpu6.kern.inst.quiesce                      56                       # number of quiesce instructions executed
system.cpu6.kern.inst.hwrei                       973                       # number of hwrei instructions executed
system.cpu6.kern.ipl_count::0                     227     26.30%     26.30% # number of times we switched to this ipl
system.cpu6.kern.ipl_count::22                     55      6.37%     32.68% # number of times we switched to this ipl
system.cpu6.kern.ipl_count::30                      1      0.12%     32.79% # number of times we switched to this ipl
system.cpu6.kern.ipl_count::31                    580     67.21%    100.00% # number of times we switched to this ipl
system.cpu6.kern.ipl_count::total                 863                       # number of times we switched to this ipl
system.cpu6.kern.ipl_good::0                      227     44.60%     44.60% # number of times we switched to this ipl from a different ipl
system.cpu6.kern.ipl_good::22                      55     10.81%     55.40% # number of times we switched to this ipl from a different ipl
system.cpu6.kern.ipl_good::30                       1      0.20%     55.60% # number of times we switched to this ipl from a different ipl
system.cpu6.kern.ipl_good::31                     226     44.40%    100.00% # number of times we switched to this ipl from a different ipl
system.cpu6.kern.ipl_good::total                  509                       # number of times we switched to this ipl from a different ipl
system.cpu6.kern.ipl_ticks::0             53510721500     99.94%     99.94% # number of cycles we spent at this ipl
system.cpu6.kern.ipl_ticks::22                2695000      0.01%     99.95% # number of cycles we spent at this ipl
system.cpu6.kern.ipl_ticks::30                 164500      0.00%     99.95% # number of cycles we spent at this ipl
system.cpu6.kern.ipl_ticks::31               28857500      0.05%    100.00% # number of cycles we spent at this ipl
system.cpu6.kern.ipl_ticks::total         53542438500                       # number of cycles we spent at this ipl
system.cpu6.kern.ipl_used::0                        1                       # fraction of swpipl calls that actually changed the ipl
system.cpu6.kern.ipl_used::22                       1                       # fraction of swpipl calls that actually changed the ipl
system.cpu6.kern.ipl_used::30                       1                       # fraction of swpipl calls that actually changed the ipl
system.cpu6.kern.ipl_used::31                0.389655                       # fraction of swpipl calls that actually changed the ipl
system.cpu6.kern.ipl_used::total             0.589803                       # fraction of swpipl calls that actually changed the ipl
system.cpu6.kern.callpal::swpipl                  751     81.90%     81.90% # number of callpals executed
system.cpu6.kern.callpal::rdps                    110     12.00%     93.89% # number of callpals executed
system.cpu6.kern.callpal::rti                      56      6.11%    100.00% # number of callpals executed
system.cpu6.kern.callpal::total                   917                       # number of callpals executed
system.cpu6.kern.mode_switch::kernel               56                       # number of protection mode switches
system.cpu6.kern.mode_switch::user                  0                       # number of protection mode switches
system.cpu6.kern.mode_switch::idle                  0                       # number of protection mode switches
system.cpu6.kern.mode_good::kernel                  0                      
system.cpu6.kern.mode_good::user                    0                      
system.cpu6.kern.mode_good::idle                    0                      
system.cpu6.kern.mode_switch_good::kernel            0                       # fraction of useful protection mode switches
system.cpu6.kern.mode_switch_good::user           nan                       # fraction of useful protection mode switches
system.cpu6.kern.mode_switch_good::idle           nan                       # fraction of useful protection mode switches
system.cpu6.kern.mode_switch_good::total            0                       # fraction of useful protection mode switches
system.cpu6.kern.mode_ticks::kernel                 0                       # number of ticks spent at the given mode
system.cpu6.kern.mode_ticks::user                   0                       # number of ticks spent at the given mode
system.cpu6.kern.mode_ticks::idle                   0                       # number of ticks spent at the given mode
system.cpu6.kern.swap_context                       0                       # number of times the context was actually changed
system.cpu6.committedInsts                          0                       # Number of instructions committed
system.cpu6.committedOps                            0                       # Number of ops (including micro ops) committed
system.cpu6.num_int_alu_accesses                    0                       # Number of integer alu accesses
system.cpu6.num_fp_alu_accesses                     0                       # Number of float alu accesses
system.cpu6.num_func_calls                          0                       # number of times a function call or return occured
system.cpu6.num_conditional_control_insts            0                       # number of instructions that are conditional controls
system.cpu6.num_int_insts                           0                       # number of integer instructions
system.cpu6.num_fp_insts                            0                       # number of float instructions
system.cpu6.num_int_register_reads                  0                       # number of times the integer registers were read
system.cpu6.num_int_register_writes                 0                       # number of times the integer registers were written
system.cpu6.num_fp_register_reads                   0                       # number of times the floating registers were read
system.cpu6.num_fp_register_writes                  0                       # number of times the floating registers were written
system.cpu6.num_mem_refs                            0                       # number of memory refs
system.cpu6.num_load_insts                          0                       # Number of load instructions
system.cpu6.num_store_insts                         0                       # Number of store instructions
system.cpu6.num_idle_cycles                         0                       # Number of idle cycles
system.cpu6.num_busy_cycles                         0                       # Number of busy cycles
system.cpu6.not_idle_fraction                       0                       # Percentage of non-idle cycles
system.cpu6.idle_fraction                           1                       # Percentage of idle cycles
system.cpu6.op_class::No_OpClass                    0                       # Class of executed instruction
system.cpu6.op_class::IntAlu                        0                       # Class of executed instruction
system.cpu6.op_class::IntMult                       0                       # Class of executed instruction
system.cpu6.op_class::IntDiv                        0                       # Class of executed instruction
system.cpu6.op_class::FloatAdd                      0                       # Class of executed instruction
system.cpu6.op_class::FloatCmp                      0                       # Class of executed instruction
system.cpu6.op_class::FloatCvt                      0                       # Class of executed instruction
system.cpu6.op_class::FloatMult                     0                       # Class of executed instruction
system.cpu6.op_class::FloatDiv                      0                       # Class of executed instruction
system.cpu6.op_class::FloatSqrt                     0                       # Class of executed instruction
system.cpu6.op_class::SimdAdd                       0                       # Class of executed instruction
system.cpu6.op_class::SimdAddAcc                    0                       # Class of executed instruction
system.cpu6.op_class::SimdAlu                       0                       # Class of executed instruction
system.cpu6.op_class::SimdCmp                       0                       # Class of executed instruction
system.cpu6.op_class::SimdCvt                       0                       # Class of executed instruction
system.cpu6.op_class::SimdMisc                      0                       # Class of executed instruction
system.cpu6.op_class::SimdMult                      0                       # Class of executed instruction
system.cpu6.op_class::SimdMultAcc                   0                       # Class of executed instruction
system.cpu6.op_class::SimdShift                     0                       # Class of executed instruction
system.cpu6.op_class::SimdShiftAcc                  0                       # Class of executed instruction
system.cpu6.op_class::SimdSqrt                      0                       # Class of executed instruction
system.cpu6.op_class::SimdFloatAdd                  0                       # Class of executed instruction
system.cpu6.op_class::SimdFloatAlu                  0                       # Class of executed instruction
system.cpu6.op_class::SimdFloatCmp                  0                       # Class of executed instruction
system.cpu6.op_class::SimdFloatCvt                  0                       # Class of executed instruction
system.cpu6.op_class::SimdFloatDiv                  0                       # Class of executed instruction
system.cpu6.op_class::SimdFloatMisc                 0                       # Class of executed instruction
system.cpu6.op_class::SimdFloatMult                 0                       # Class of executed instruction
system.cpu6.op_class::SimdFloatMultAcc              0                       # Class of executed instruction
system.cpu6.op_class::SimdFloatSqrt                 0                       # Class of executed instruction
system.cpu6.op_class::MemRead                       0                       # Class of executed instruction
system.cpu6.op_class::MemWrite                      0                       # Class of executed instruction
system.cpu6.op_class::IprAccess                     0                       # Class of executed instruction
system.cpu6.op_class::InstPrefetch                  0                       # Class of executed instruction
system.cpu6.op_class::total                         0                       # Class of executed instruction
system.cpu6.dcache.tags.replacements              382                       # number of replacements
system.cpu6.dcache.tags.tagsinuse          467.424572                       # Cycle average of tags in use
system.cpu6.dcache.tags.total_refs              53634                       # Total number of references to valid blocks.
system.cpu6.dcache.tags.sampled_refs              794                       # Sample count of references to valid blocks.
system.cpu6.dcache.tags.avg_refs            67.549118                       # Average number of references to valid blocks.
system.cpu6.dcache.tags.warmup_cycle                0                       # Cycle when the warmup percentage was hit.
system.cpu6.dcache.tags.occ_blocks::switch_cpus6.data   467.424572                       # Average occupied blocks per requestor
system.cpu6.dcache.tags.occ_percent::switch_cpus6.data     0.912939                       # Average percentage of cache occupancy
system.cpu6.dcache.tags.occ_percent::total     0.912939                       # Average percentage of cache occupancy
system.cpu6.dcache.tags.occ_task_id_blocks::1024          412                       # Occupied blocks per task id
system.cpu6.dcache.tags.age_task_id_blocks_1024::2           11                       # Occupied blocks per task id
system.cpu6.dcache.tags.age_task_id_blocks_1024::3            5                       # Occupied blocks per task id
system.cpu6.dcache.tags.age_task_id_blocks_1024::4          396                       # Occupied blocks per task id
system.cpu6.dcache.tags.occ_task_id_percent::1024     0.804688                       # Percentage of cache occupancy per task id
system.cpu6.dcache.tags.tag_accesses            60105                       # Number of tag accesses
system.cpu6.dcache.tags.data_accesses           60105                       # Number of data accesses
system.cpu6.dcache.ReadReq_hits::switch_cpus6.data        18829                       # number of ReadReq hits
system.cpu6.dcache.ReadReq_hits::total          18829                       # number of ReadReq hits
system.cpu6.dcache.WriteReq_hits::switch_cpus6.data        10003                       # number of WriteReq hits
system.cpu6.dcache.WriteReq_hits::total         10003                       # number of WriteReq hits
system.cpu6.dcache.LoadLockedReq_hits::switch_cpus6.data          183                       # number of LoadLockedReq hits
system.cpu6.dcache.LoadLockedReq_hits::total          183                       # number of LoadLockedReq hits
system.cpu6.dcache.StoreCondReq_hits::switch_cpus6.data          166                       # number of StoreCondReq hits
system.cpu6.dcache.StoreCondReq_hits::total          166                       # number of StoreCondReq hits
system.cpu6.dcache.demand_hits::switch_cpus6.data        28832                       # number of demand (read+write) hits
system.cpu6.dcache.demand_hits::total           28832                       # number of demand (read+write) hits
system.cpu6.dcache.overall_hits::switch_cpus6.data        28832                       # number of overall hits
system.cpu6.dcache.overall_hits::total          28832                       # number of overall hits
system.cpu6.dcache.ReadReq_misses::switch_cpus6.data          502                       # number of ReadReq misses
system.cpu6.dcache.ReadReq_misses::total          502                       # number of ReadReq misses
system.cpu6.dcache.WriteReq_misses::switch_cpus6.data           56                       # number of WriteReq misses
system.cpu6.dcache.WriteReq_misses::total           56                       # number of WriteReq misses
system.cpu6.dcache.LoadLockedReq_misses::switch_cpus6.data           17                       # number of LoadLockedReq misses
system.cpu6.dcache.LoadLockedReq_misses::total           17                       # number of LoadLockedReq misses
system.cpu6.dcache.StoreCondReq_misses::switch_cpus6.data           16                       # number of StoreCondReq misses
system.cpu6.dcache.StoreCondReq_misses::total           16                       # number of StoreCondReq misses
system.cpu6.dcache.demand_misses::switch_cpus6.data          558                       # number of demand (read+write) misses
system.cpu6.dcache.demand_misses::total           558                       # number of demand (read+write) misses
system.cpu6.dcache.overall_misses::switch_cpus6.data          558                       # number of overall misses
system.cpu6.dcache.overall_misses::total          558                       # number of overall misses
system.cpu6.dcache.ReadReq_accesses::switch_cpus6.data        19331                       # number of ReadReq accesses(hits+misses)
system.cpu6.dcache.ReadReq_accesses::total        19331                       # number of ReadReq accesses(hits+misses)
system.cpu6.dcache.WriteReq_accesses::switch_cpus6.data        10059                       # number of WriteReq accesses(hits+misses)
system.cpu6.dcache.WriteReq_accesses::total        10059                       # number of WriteReq accesses(hits+misses)
system.cpu6.dcache.LoadLockedReq_accesses::switch_cpus6.data          200                       # number of LoadLockedReq accesses(hits+misses)
system.cpu6.dcache.LoadLockedReq_accesses::total          200                       # number of LoadLockedReq accesses(hits+misses)
system.cpu6.dcache.StoreCondReq_accesses::switch_cpus6.data          182                       # number of StoreCondReq accesses(hits+misses)
system.cpu6.dcache.StoreCondReq_accesses::total          182                       # number of StoreCondReq accesses(hits+misses)
system.cpu6.dcache.demand_accesses::switch_cpus6.data        29390                       # number of demand (read+write) accesses
system.cpu6.dcache.demand_accesses::total        29390                       # number of demand (read+write) accesses
system.cpu6.dcache.overall_accesses::switch_cpus6.data        29390                       # number of overall (read+write) accesses
system.cpu6.dcache.overall_accesses::total        29390                       # number of overall (read+write) accesses
system.cpu6.dcache.ReadReq_miss_rate::switch_cpus6.data     0.025969                       # miss rate for ReadReq accesses
system.cpu6.dcache.ReadReq_miss_rate::total     0.025969                       # miss rate for ReadReq accesses
system.cpu6.dcache.WriteReq_miss_rate::switch_cpus6.data     0.005567                       # miss rate for WriteReq accesses
system.cpu6.dcache.WriteReq_miss_rate::total     0.005567                       # miss rate for WriteReq accesses
system.cpu6.dcache.LoadLockedReq_miss_rate::switch_cpus6.data     0.085000                       # miss rate for LoadLockedReq accesses
system.cpu6.dcache.LoadLockedReq_miss_rate::total     0.085000                       # miss rate for LoadLockedReq accesses
system.cpu6.dcache.StoreCondReq_miss_rate::switch_cpus6.data     0.087912                       # miss rate for StoreCondReq accesses
system.cpu6.dcache.StoreCondReq_miss_rate::total     0.087912                       # miss rate for StoreCondReq accesses
system.cpu6.dcache.demand_miss_rate::switch_cpus6.data     0.018986                       # miss rate for demand accesses
system.cpu6.dcache.demand_miss_rate::total     0.018986                       # miss rate for demand accesses
system.cpu6.dcache.overall_miss_rate::switch_cpus6.data     0.018986                       # miss rate for overall accesses
system.cpu6.dcache.overall_miss_rate::total     0.018986                       # miss rate for overall accesses
system.cpu6.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu6.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu6.dcache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu6.dcache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu6.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu6.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu6.dcache.fast_writes                      0                       # number of fast writes performed
system.cpu6.dcache.cache_copies                     0                       # number of cache copies performed
system.cpu6.dcache.writebacks::writebacks           97                       # number of writebacks
system.cpu6.dcache.writebacks::total               97                       # number of writebacks
system.cpu6.dcache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu6.icache.tags.replacements              416                       # number of replacements
system.cpu6.icache.tags.tagsinuse                 512                       # Cycle average of tags in use
system.cpu6.icache.tags.total_refs           15798899                       # Total number of references to valid blocks.
system.cpu6.icache.tags.sampled_refs              928                       # Sample count of references to valid blocks.
system.cpu6.icache.tags.avg_refs         17024.675647                       # Average number of references to valid blocks.
system.cpu6.icache.tags.warmup_cycle                0                       # Cycle when the warmup percentage was hit.
system.cpu6.icache.tags.occ_blocks::switch_cpus6.inst          512                       # Average occupied blocks per requestor
system.cpu6.icache.tags.occ_percent::switch_cpus6.inst            1                       # Average percentage of cache occupancy
system.cpu6.icache.tags.occ_percent::total            1                       # Average percentage of cache occupancy
system.cpu6.icache.tags.occ_task_id_blocks::1024          512                       # Occupied blocks per task id
system.cpu6.icache.tags.age_task_id_blocks_1024::2           21                       # Occupied blocks per task id
system.cpu6.icache.tags.age_task_id_blocks_1024::3            6                       # Occupied blocks per task id
system.cpu6.icache.tags.age_task_id_blocks_1024::4          485                       # Occupied blocks per task id
system.cpu6.icache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu6.icache.tags.tag_accesses           177942                       # Number of tag accesses
system.cpu6.icache.tags.data_accesses          177942                       # Number of data accesses
system.cpu6.icache.ReadReq_hits::switch_cpus6.inst        88347                       # number of ReadReq hits
system.cpu6.icache.ReadReq_hits::total          88347                       # number of ReadReq hits
system.cpu6.icache.demand_hits::switch_cpus6.inst        88347                       # number of demand (read+write) hits
system.cpu6.icache.demand_hits::total           88347                       # number of demand (read+write) hits
system.cpu6.icache.overall_hits::switch_cpus6.inst        88347                       # number of overall hits
system.cpu6.icache.overall_hits::total          88347                       # number of overall hits
system.cpu6.icache.ReadReq_misses::switch_cpus6.inst          416                       # number of ReadReq misses
system.cpu6.icache.ReadReq_misses::total          416                       # number of ReadReq misses
system.cpu6.icache.demand_misses::switch_cpus6.inst          416                       # number of demand (read+write) misses
system.cpu6.icache.demand_misses::total           416                       # number of demand (read+write) misses
system.cpu6.icache.overall_misses::switch_cpus6.inst          416                       # number of overall misses
system.cpu6.icache.overall_misses::total          416                       # number of overall misses
system.cpu6.icache.ReadReq_accesses::switch_cpus6.inst        88763                       # number of ReadReq accesses(hits+misses)
system.cpu6.icache.ReadReq_accesses::total        88763                       # number of ReadReq accesses(hits+misses)
system.cpu6.icache.demand_accesses::switch_cpus6.inst        88763                       # number of demand (read+write) accesses
system.cpu6.icache.demand_accesses::total        88763                       # number of demand (read+write) accesses
system.cpu6.icache.overall_accesses::switch_cpus6.inst        88763                       # number of overall (read+write) accesses
system.cpu6.icache.overall_accesses::total        88763                       # number of overall (read+write) accesses
system.cpu6.icache.ReadReq_miss_rate::switch_cpus6.inst     0.004687                       # miss rate for ReadReq accesses
system.cpu6.icache.ReadReq_miss_rate::total     0.004687                       # miss rate for ReadReq accesses
system.cpu6.icache.demand_miss_rate::switch_cpus6.inst     0.004687                       # miss rate for demand accesses
system.cpu6.icache.demand_miss_rate::total     0.004687                       # miss rate for demand accesses
system.cpu6.icache.overall_miss_rate::switch_cpus6.inst     0.004687                       # miss rate for overall accesses
system.cpu6.icache.overall_miss_rate::total     0.004687                       # miss rate for overall accesses
system.cpu6.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu6.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu6.icache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu6.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu6.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu6.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu6.icache.fast_writes                      0                       # number of fast writes performed
system.cpu6.icache.cache_copies                     0                       # number of cache copies performed
system.cpu6.icache.writebacks::writebacks          416                       # number of writebacks
system.cpu6.icache.writebacks::total              416                       # number of writebacks
system.cpu6.icache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu7.dtb.fetch_hits                          0                       # ITB hits
system.cpu7.dtb.fetch_misses                        0                       # ITB misses
system.cpu7.dtb.fetch_acv                           0                       # ITB acv
system.cpu7.dtb.fetch_accesses                      0                       # ITB accesses
system.cpu7.dtb.read_hits                           0                       # DTB read hits
system.cpu7.dtb.read_misses                         0                       # DTB read misses
system.cpu7.dtb.read_acv                            0                       # DTB read access violations
system.cpu7.dtb.read_accesses                       0                       # DTB read accesses
system.cpu7.dtb.write_hits                          0                       # DTB write hits
system.cpu7.dtb.write_misses                        0                       # DTB write misses
system.cpu7.dtb.write_acv                           0                       # DTB write access violations
system.cpu7.dtb.write_accesses                      0                       # DTB write accesses
system.cpu7.dtb.data_hits                           0                       # DTB hits
system.cpu7.dtb.data_misses                         0                       # DTB misses
system.cpu7.dtb.data_acv                            0                       # DTB access violations
system.cpu7.dtb.data_accesses                       0                       # DTB accesses
system.cpu7.itb.fetch_hits                          0                       # ITB hits
system.cpu7.itb.fetch_misses                        0                       # ITB misses
system.cpu7.itb.fetch_acv                           0                       # ITB acv
system.cpu7.itb.fetch_accesses                      0                       # ITB accesses
system.cpu7.itb.read_hits                           0                       # DTB read hits
system.cpu7.itb.read_misses                         0                       # DTB read misses
system.cpu7.itb.read_acv                            0                       # DTB read access violations
system.cpu7.itb.read_accesses                       0                       # DTB read accesses
system.cpu7.itb.write_hits                          0                       # DTB write hits
system.cpu7.itb.write_misses                        0                       # DTB write misses
system.cpu7.itb.write_acv                           0                       # DTB write access violations
system.cpu7.itb.write_accesses                      0                       # DTB write accesses
system.cpu7.itb.data_hits                           0                       # DTB hits
system.cpu7.itb.data_misses                         0                       # DTB misses
system.cpu7.itb.data_acv                            0                       # DTB access violations
system.cpu7.itb.data_accesses                       0                       # DTB accesses
system.cpu7.numCycles                               0                       # number of cpu cycles simulated
system.cpu7.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu7.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu7.kern.inst.arm                           0                       # number of arm instructions executed
system.cpu7.kern.inst.quiesce                      56                       # number of quiesce instructions executed
system.cpu7.kern.inst.hwrei                       963                       # number of hwrei instructions executed
system.cpu7.kern.ipl_count::0                     227     26.61%     26.61% # number of times we switched to this ipl
system.cpu7.kern.ipl_count::22                     55      6.45%     33.06% # number of times we switched to this ipl
system.cpu7.kern.ipl_count::30                      2      0.23%     33.29% # number of times we switched to this ipl
system.cpu7.kern.ipl_count::31                    569     66.71%    100.00% # number of times we switched to this ipl
system.cpu7.kern.ipl_count::total                 853                       # number of times we switched to this ipl
system.cpu7.kern.ipl_good::0                      227     44.42%     44.42% # number of times we switched to this ipl from a different ipl
system.cpu7.kern.ipl_good::22                      55     10.76%     55.19% # number of times we switched to this ipl from a different ipl
system.cpu7.kern.ipl_good::30                       2      0.39%     55.58% # number of times we switched to this ipl from a different ipl
system.cpu7.kern.ipl_good::31                     227     44.42%    100.00% # number of times we switched to this ipl from a different ipl
system.cpu7.kern.ipl_good::total                  511                       # number of times we switched to this ipl from a different ipl
system.cpu7.kern.ipl_ticks::0             53510450500     99.94%     99.94% # number of cycles we spent at this ipl
system.cpu7.kern.ipl_ticks::22                2695000      0.01%     99.95% # number of cycles we spent at this ipl
system.cpu7.kern.ipl_ticks::30                 195000      0.00%     99.95% # number of cycles we spent at this ipl
system.cpu7.kern.ipl_ticks::31               28611500      0.05%    100.00% # number of cycles we spent at this ipl
system.cpu7.kern.ipl_ticks::total         53541952000                       # number of cycles we spent at this ipl
system.cpu7.kern.ipl_used::0                        1                       # fraction of swpipl calls that actually changed the ipl
system.cpu7.kern.ipl_used::22                       1                       # fraction of swpipl calls that actually changed the ipl
system.cpu7.kern.ipl_used::30                       1                       # fraction of swpipl calls that actually changed the ipl
system.cpu7.kern.ipl_used::31                0.398946                       # fraction of swpipl calls that actually changed the ipl
system.cpu7.kern.ipl_used::total             0.599062                       # fraction of swpipl calls that actually changed the ipl
system.cpu7.kern.callpal::swpipl                  741     81.70%     81.70% # number of callpals executed
system.cpu7.kern.callpal::rdps                    110     12.13%     93.83% # number of callpals executed
system.cpu7.kern.callpal::rti                      56      6.17%    100.00% # number of callpals executed
system.cpu7.kern.callpal::total                   907                       # number of callpals executed
system.cpu7.kern.mode_switch::kernel               56                       # number of protection mode switches
system.cpu7.kern.mode_switch::user                  0                       # number of protection mode switches
system.cpu7.kern.mode_switch::idle                  0                       # number of protection mode switches
system.cpu7.kern.mode_good::kernel                  0                      
system.cpu7.kern.mode_good::user                    0                      
system.cpu7.kern.mode_good::idle                    0                      
system.cpu7.kern.mode_switch_good::kernel            0                       # fraction of useful protection mode switches
system.cpu7.kern.mode_switch_good::user           nan                       # fraction of useful protection mode switches
system.cpu7.kern.mode_switch_good::idle           nan                       # fraction of useful protection mode switches
system.cpu7.kern.mode_switch_good::total            0                       # fraction of useful protection mode switches
system.cpu7.kern.mode_ticks::kernel                 0                       # number of ticks spent at the given mode
system.cpu7.kern.mode_ticks::user                   0                       # number of ticks spent at the given mode
system.cpu7.kern.mode_ticks::idle                   0                       # number of ticks spent at the given mode
system.cpu7.kern.swap_context                       0                       # number of times the context was actually changed
system.cpu7.committedInsts                          0                       # Number of instructions committed
system.cpu7.committedOps                            0                       # Number of ops (including micro ops) committed
system.cpu7.num_int_alu_accesses                    0                       # Number of integer alu accesses
system.cpu7.num_fp_alu_accesses                     0                       # Number of float alu accesses
system.cpu7.num_func_calls                          0                       # number of times a function call or return occured
system.cpu7.num_conditional_control_insts            0                       # number of instructions that are conditional controls
system.cpu7.num_int_insts                           0                       # number of integer instructions
system.cpu7.num_fp_insts                            0                       # number of float instructions
system.cpu7.num_int_register_reads                  0                       # number of times the integer registers were read
system.cpu7.num_int_register_writes                 0                       # number of times the integer registers were written
system.cpu7.num_fp_register_reads                   0                       # number of times the floating registers were read
system.cpu7.num_fp_register_writes                  0                       # number of times the floating registers were written
system.cpu7.num_mem_refs                            0                       # number of memory refs
system.cpu7.num_load_insts                          0                       # Number of load instructions
system.cpu7.num_store_insts                         0                       # Number of store instructions
system.cpu7.num_idle_cycles                         0                       # Number of idle cycles
system.cpu7.num_busy_cycles                         0                       # Number of busy cycles
system.cpu7.not_idle_fraction                       0                       # Percentage of non-idle cycles
system.cpu7.idle_fraction                           1                       # Percentage of idle cycles
system.cpu7.op_class::No_OpClass                    0                       # Class of executed instruction
system.cpu7.op_class::IntAlu                        0                       # Class of executed instruction
system.cpu7.op_class::IntMult                       0                       # Class of executed instruction
system.cpu7.op_class::IntDiv                        0                       # Class of executed instruction
system.cpu7.op_class::FloatAdd                      0                       # Class of executed instruction
system.cpu7.op_class::FloatCmp                      0                       # Class of executed instruction
system.cpu7.op_class::FloatCvt                      0                       # Class of executed instruction
system.cpu7.op_class::FloatMult                     0                       # Class of executed instruction
system.cpu7.op_class::FloatDiv                      0                       # Class of executed instruction
system.cpu7.op_class::FloatSqrt                     0                       # Class of executed instruction
system.cpu7.op_class::SimdAdd                       0                       # Class of executed instruction
system.cpu7.op_class::SimdAddAcc                    0                       # Class of executed instruction
system.cpu7.op_class::SimdAlu                       0                       # Class of executed instruction
system.cpu7.op_class::SimdCmp                       0                       # Class of executed instruction
system.cpu7.op_class::SimdCvt                       0                       # Class of executed instruction
system.cpu7.op_class::SimdMisc                      0                       # Class of executed instruction
system.cpu7.op_class::SimdMult                      0                       # Class of executed instruction
system.cpu7.op_class::SimdMultAcc                   0                       # Class of executed instruction
system.cpu7.op_class::SimdShift                     0                       # Class of executed instruction
system.cpu7.op_class::SimdShiftAcc                  0                       # Class of executed instruction
system.cpu7.op_class::SimdSqrt                      0                       # Class of executed instruction
system.cpu7.op_class::SimdFloatAdd                  0                       # Class of executed instruction
system.cpu7.op_class::SimdFloatAlu                  0                       # Class of executed instruction
system.cpu7.op_class::SimdFloatCmp                  0                       # Class of executed instruction
system.cpu7.op_class::SimdFloatCvt                  0                       # Class of executed instruction
system.cpu7.op_class::SimdFloatDiv                  0                       # Class of executed instruction
system.cpu7.op_class::SimdFloatMisc                 0                       # Class of executed instruction
system.cpu7.op_class::SimdFloatMult                 0                       # Class of executed instruction
system.cpu7.op_class::SimdFloatMultAcc              0                       # Class of executed instruction
system.cpu7.op_class::SimdFloatSqrt                 0                       # Class of executed instruction
system.cpu7.op_class::MemRead                       0                       # Class of executed instruction
system.cpu7.op_class::MemWrite                      0                       # Class of executed instruction
system.cpu7.op_class::IprAccess                     0                       # Class of executed instruction
system.cpu7.op_class::InstPrefetch                  0                       # Class of executed instruction
system.cpu7.op_class::total                         0                       # Class of executed instruction
system.cpu7.dcache.tags.replacements              212                       # number of replacements
system.cpu7.dcache.tags.tagsinuse          469.144530                       # Cycle average of tags in use
system.cpu7.dcache.tags.total_refs              40569                       # Total number of references to valid blocks.
system.cpu7.dcache.tags.sampled_refs              668                       # Sample count of references to valid blocks.
system.cpu7.dcache.tags.avg_refs            60.732036                       # Average number of references to valid blocks.
system.cpu7.dcache.tags.warmup_cycle                0                       # Cycle when the warmup percentage was hit.
system.cpu7.dcache.tags.occ_blocks::switch_cpus7.data   469.144530                       # Average occupied blocks per requestor
system.cpu7.dcache.tags.occ_percent::switch_cpus7.data     0.916298                       # Average percentage of cache occupancy
system.cpu7.dcache.tags.occ_percent::total     0.916298                       # Average percentage of cache occupancy
system.cpu7.dcache.tags.occ_task_id_blocks::1024          456                       # Occupied blocks per task id
system.cpu7.dcache.tags.age_task_id_blocks_1024::2           11                       # Occupied blocks per task id
system.cpu7.dcache.tags.age_task_id_blocks_1024::3            4                       # Occupied blocks per task id
system.cpu7.dcache.tags.age_task_id_blocks_1024::4          441                       # Occupied blocks per task id
system.cpu7.dcache.tags.occ_task_id_percent::1024     0.890625                       # Percentage of cache occupancy per task id
system.cpu7.dcache.tags.tag_accesses            52337                       # Number of tag accesses
system.cpu7.dcache.tags.data_accesses           52337                       # Number of data accesses
system.cpu7.dcache.ReadReq_hits::switch_cpus7.data        16294                       # number of ReadReq hits
system.cpu7.dcache.ReadReq_hits::total          16294                       # number of ReadReq hits
system.cpu7.dcache.WriteReq_hits::switch_cpus7.data         8974                       # number of WriteReq hits
system.cpu7.dcache.WriteReq_hits::total          8974                       # number of WriteReq hits
system.cpu7.dcache.LoadLockedReq_hits::switch_cpus7.data          191                       # number of LoadLockedReq hits
system.cpu7.dcache.LoadLockedReq_hits::total          191                       # number of LoadLockedReq hits
system.cpu7.dcache.StoreCondReq_hits::switch_cpus7.data          165                       # number of StoreCondReq hits
system.cpu7.dcache.StoreCondReq_hits::total          165                       # number of StoreCondReq hits
system.cpu7.dcache.demand_hits::switch_cpus7.data        25268                       # number of demand (read+write) hits
system.cpu7.dcache.demand_hits::total           25268                       # number of demand (read+write) hits
system.cpu7.dcache.overall_hits::switch_cpus7.data        25268                       # number of overall hits
system.cpu7.dcache.overall_hits::total          25268                       # number of overall hits
system.cpu7.dcache.ReadReq_misses::switch_cpus7.data          302                       # number of ReadReq misses
system.cpu7.dcache.ReadReq_misses::total          302                       # number of ReadReq misses
system.cpu7.dcache.WriteReq_misses::switch_cpus7.data           48                       # number of WriteReq misses
system.cpu7.dcache.WriteReq_misses::total           48                       # number of WriteReq misses
system.cpu7.dcache.LoadLockedReq_misses::switch_cpus7.data           10                       # number of LoadLockedReq misses
system.cpu7.dcache.LoadLockedReq_misses::total           10                       # number of LoadLockedReq misses
system.cpu7.dcache.StoreCondReq_misses::switch_cpus7.data           18                       # number of StoreCondReq misses
system.cpu7.dcache.StoreCondReq_misses::total           18                       # number of StoreCondReq misses
system.cpu7.dcache.demand_misses::switch_cpus7.data          350                       # number of demand (read+write) misses
system.cpu7.dcache.demand_misses::total           350                       # number of demand (read+write) misses
system.cpu7.dcache.overall_misses::switch_cpus7.data          350                       # number of overall misses
system.cpu7.dcache.overall_misses::total          350                       # number of overall misses
system.cpu7.dcache.ReadReq_accesses::switch_cpus7.data        16596                       # number of ReadReq accesses(hits+misses)
system.cpu7.dcache.ReadReq_accesses::total        16596                       # number of ReadReq accesses(hits+misses)
system.cpu7.dcache.WriteReq_accesses::switch_cpus7.data         9022                       # number of WriteReq accesses(hits+misses)
system.cpu7.dcache.WriteReq_accesses::total         9022                       # number of WriteReq accesses(hits+misses)
system.cpu7.dcache.LoadLockedReq_accesses::switch_cpus7.data          201                       # number of LoadLockedReq accesses(hits+misses)
system.cpu7.dcache.LoadLockedReq_accesses::total          201                       # number of LoadLockedReq accesses(hits+misses)
system.cpu7.dcache.StoreCondReq_accesses::switch_cpus7.data          183                       # number of StoreCondReq accesses(hits+misses)
system.cpu7.dcache.StoreCondReq_accesses::total          183                       # number of StoreCondReq accesses(hits+misses)
system.cpu7.dcache.demand_accesses::switch_cpus7.data        25618                       # number of demand (read+write) accesses
system.cpu7.dcache.demand_accesses::total        25618                       # number of demand (read+write) accesses
system.cpu7.dcache.overall_accesses::switch_cpus7.data        25618                       # number of overall (read+write) accesses
system.cpu7.dcache.overall_accesses::total        25618                       # number of overall (read+write) accesses
system.cpu7.dcache.ReadReq_miss_rate::switch_cpus7.data     0.018197                       # miss rate for ReadReq accesses
system.cpu7.dcache.ReadReq_miss_rate::total     0.018197                       # miss rate for ReadReq accesses
system.cpu7.dcache.WriteReq_miss_rate::switch_cpus7.data     0.005320                       # miss rate for WriteReq accesses
system.cpu7.dcache.WriteReq_miss_rate::total     0.005320                       # miss rate for WriteReq accesses
system.cpu7.dcache.LoadLockedReq_miss_rate::switch_cpus7.data     0.049751                       # miss rate for LoadLockedReq accesses
system.cpu7.dcache.LoadLockedReq_miss_rate::total     0.049751                       # miss rate for LoadLockedReq accesses
system.cpu7.dcache.StoreCondReq_miss_rate::switch_cpus7.data     0.098361                       # miss rate for StoreCondReq accesses
system.cpu7.dcache.StoreCondReq_miss_rate::total     0.098361                       # miss rate for StoreCondReq accesses
system.cpu7.dcache.demand_miss_rate::switch_cpus7.data     0.013662                       # miss rate for demand accesses
system.cpu7.dcache.demand_miss_rate::total     0.013662                       # miss rate for demand accesses
system.cpu7.dcache.overall_miss_rate::switch_cpus7.data     0.013662                       # miss rate for overall accesses
system.cpu7.dcache.overall_miss_rate::total     0.013662                       # miss rate for overall accesses
system.cpu7.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu7.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu7.dcache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu7.dcache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu7.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu7.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu7.dcache.fast_writes                      0                       # number of fast writes performed
system.cpu7.dcache.cache_copies                     0                       # number of cache copies performed
system.cpu7.dcache.writebacks::writebacks           55                       # number of writebacks
system.cpu7.dcache.writebacks::total               55                       # number of writebacks
system.cpu7.dcache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu7.icache.tags.replacements              280                       # number of replacements
system.cpu7.icache.tags.tagsinuse                 512                       # Cycle average of tags in use
system.cpu7.icache.tags.total_refs           16743688                       # Total number of references to valid blocks.
system.cpu7.icache.tags.sampled_refs              792                       # Sample count of references to valid blocks.
system.cpu7.icache.tags.avg_refs         21141.020202                       # Average number of references to valid blocks.
system.cpu7.icache.tags.warmup_cycle                0                       # Cycle when the warmup percentage was hit.
system.cpu7.icache.tags.occ_blocks::cpu7.inst    21.094092                       # Average occupied blocks per requestor
system.cpu7.icache.tags.occ_blocks::switch_cpus7.inst   490.905908                       # Average occupied blocks per requestor
system.cpu7.icache.tags.occ_percent::cpu7.inst     0.041199                       # Average percentage of cache occupancy
system.cpu7.icache.tags.occ_percent::switch_cpus7.inst     0.958801                       # Average percentage of cache occupancy
system.cpu7.icache.tags.occ_percent::total            1                       # Average percentage of cache occupancy
system.cpu7.icache.tags.occ_task_id_blocks::1024          512                       # Occupied blocks per task id
system.cpu7.icache.tags.age_task_id_blocks_1024::2           16                       # Occupied blocks per task id
system.cpu7.icache.tags.age_task_id_blocks_1024::3            1                       # Occupied blocks per task id
system.cpu7.icache.tags.age_task_id_blocks_1024::4          495                       # Occupied blocks per task id
system.cpu7.icache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu7.icache.tags.tag_accesses           149020                       # Number of tag accesses
system.cpu7.icache.tags.data_accesses          149020                       # Number of data accesses
system.cpu7.icache.ReadReq_hits::switch_cpus7.inst        74090                       # number of ReadReq hits
system.cpu7.icache.ReadReq_hits::total          74090                       # number of ReadReq hits
system.cpu7.icache.demand_hits::switch_cpus7.inst        74090                       # number of demand (read+write) hits
system.cpu7.icache.demand_hits::total           74090                       # number of demand (read+write) hits
system.cpu7.icache.overall_hits::switch_cpus7.inst        74090                       # number of overall hits
system.cpu7.icache.overall_hits::total          74090                       # number of overall hits
system.cpu7.icache.ReadReq_misses::switch_cpus7.inst          280                       # number of ReadReq misses
system.cpu7.icache.ReadReq_misses::total          280                       # number of ReadReq misses
system.cpu7.icache.demand_misses::switch_cpus7.inst          280                       # number of demand (read+write) misses
system.cpu7.icache.demand_misses::total           280                       # number of demand (read+write) misses
system.cpu7.icache.overall_misses::switch_cpus7.inst          280                       # number of overall misses
system.cpu7.icache.overall_misses::total          280                       # number of overall misses
system.cpu7.icache.ReadReq_accesses::switch_cpus7.inst        74370                       # number of ReadReq accesses(hits+misses)
system.cpu7.icache.ReadReq_accesses::total        74370                       # number of ReadReq accesses(hits+misses)
system.cpu7.icache.demand_accesses::switch_cpus7.inst        74370                       # number of demand (read+write) accesses
system.cpu7.icache.demand_accesses::total        74370                       # number of demand (read+write) accesses
system.cpu7.icache.overall_accesses::switch_cpus7.inst        74370                       # number of overall (read+write) accesses
system.cpu7.icache.overall_accesses::total        74370                       # number of overall (read+write) accesses
system.cpu7.icache.ReadReq_miss_rate::switch_cpus7.inst     0.003765                       # miss rate for ReadReq accesses
system.cpu7.icache.ReadReq_miss_rate::total     0.003765                       # miss rate for ReadReq accesses
system.cpu7.icache.demand_miss_rate::switch_cpus7.inst     0.003765                       # miss rate for demand accesses
system.cpu7.icache.demand_miss_rate::total     0.003765                       # miss rate for demand accesses
system.cpu7.icache.overall_miss_rate::switch_cpus7.inst     0.003765                       # miss rate for overall accesses
system.cpu7.icache.overall_miss_rate::total     0.003765                       # miss rate for overall accesses
system.cpu7.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu7.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu7.icache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu7.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu7.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu7.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu7.icache.fast_writes                      0                       # number of fast writes performed
system.cpu7.icache.cache_copies                     0                       # number of cache copies performed
system.cpu7.icache.writebacks::writebacks          280                       # number of writebacks
system.cpu7.icache.writebacks::total              280                       # number of writebacks
system.cpu7.icache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.disk0.dma_read_full_pages                    0                       # Number of full page size DMA reads (not PRD).
system.disk0.dma_read_bytes                         0                       # Number of bytes transfered via DMA reads (not PRD).
system.disk0.dma_read_txs                           0                       # Number of DMA read transactions (not PRD).
system.disk0.dma_write_full_pages                   9                       # Number of full page size DMA writes.
system.disk0.dma_write_bytes                    90112                       # Number of bytes transfered via DMA writes.
system.disk0.dma_write_txs                         13                       # Number of DMA write transactions.
system.disk2.dma_read_full_pages                    0                       # Number of full page size DMA reads (not PRD).
system.disk2.dma_read_bytes                         0                       # Number of bytes transfered via DMA reads (not PRD).
system.disk2.dma_read_txs                           0                       # Number of DMA read transactions (not PRD).
system.disk2.dma_write_full_pages                   0                       # Number of full page size DMA writes.
system.disk2.dma_write_bytes                        0                       # Number of bytes transfered via DMA writes.
system.disk2.dma_write_txs                          0                       # Number of DMA write transactions.
system.iobus.trans_dist::ReadReq                  997                       # Transaction distribution
system.iobus.trans_dist::ReadResp                 997                       # Transaction distribution
system.iobus.trans_dist::WriteReq                2585                       # Transaction distribution
system.iobus.trans_dist::WriteResp               2585                       # Transaction distribution
system.iobus.pkt_count_system.bridge.master::system.tsunami.cchip.pio         1258                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_count_system.bridge.master::system.tsunami.pchip.pio           16                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_count_system.bridge.master::system.tsunami.io.pio         1248                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_count_system.bridge.master::system.tsunami.uart.pio         1572                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_count_system.bridge.master::system.tsunami.ide.pio          240                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_count_system.bridge.master::total         4334                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_count_system.tsunami.ide.dma::system.iocache.cpu_side         2830                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_count_system.tsunami.ide.dma::total         2830                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_count::total                    7164                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_size_system.bridge.master::system.tsunami.cchip.pio         5032                       # Cumulative packet size per connected master and slave (bytes)
system.iobus.pkt_size_system.bridge.master::system.tsunami.pchip.pio           64                       # Cumulative packet size per connected master and slave (bytes)
system.iobus.pkt_size_system.bridge.master::system.tsunami.io.pio         1716                       # Cumulative packet size per connected master and slave (bytes)
system.iobus.pkt_size_system.bridge.master::system.tsunami.uart.pio          786                       # Cumulative packet size per connected master and slave (bytes)
system.iobus.pkt_size_system.bridge.master::system.tsunami.ide.pio          135                       # Cumulative packet size per connected master and slave (bytes)
system.iobus.pkt_size_system.bridge.master::total         7733                       # Cumulative packet size per connected master and slave (bytes)
system.iobus.pkt_size_system.tsunami.ide.dma::system.iocache.cpu_side        90168                       # Cumulative packet size per connected master and slave (bytes)
system.iobus.pkt_size_system.tsunami.ide.dma::total        90168                       # Cumulative packet size per connected master and slave (bytes)
system.iobus.pkt_size::total                    97901                       # Cumulative packet size per connected master and slave (bytes)
system.iocache.tags.replacements                 1415                       # number of replacements
system.iocache.tags.tagsinuse                      16                       # Cycle average of tags in use
system.iocache.tags.total_refs                      0                       # Total number of references to valid blocks.
system.iocache.tags.sampled_refs                 1431                       # Sample count of references to valid blocks.
system.iocache.tags.avg_refs                        0                       # Average number of references to valid blocks.
system.iocache.tags.warmup_cycle                    0                       # Cycle when the warmup percentage was hit.
system.iocache.tags.occ_blocks::tsunami.ide           16                       # Average occupied blocks per requestor
system.iocache.tags.occ_percent::tsunami.ide            1                       # Average percentage of cache occupancy
system.iocache.tags.occ_percent::total              1                       # Average percentage of cache occupancy
system.iocache.tags.occ_task_id_blocks::1023           16                       # Occupied blocks per task id
system.iocache.tags.age_task_id_blocks_1023::2           16                       # Occupied blocks per task id
system.iocache.tags.occ_task_id_percent::1023            1                       # Percentage of cache occupancy per task id
system.iocache.tags.tag_accesses                12735                       # Number of tag accesses
system.iocache.tags.data_accesses               12735                       # Number of data accesses
system.iocache.ReadReq_misses::tsunami.ide            7                       # number of ReadReq misses
system.iocache.ReadReq_misses::total                7                       # number of ReadReq misses
system.iocache.WriteLineReq_misses::tsunami.ide         1408                       # number of WriteLineReq misses
system.iocache.WriteLineReq_misses::total         1408                       # number of WriteLineReq misses
system.iocache.demand_misses::tsunami.ide            7                       # number of demand (read+write) misses
system.iocache.demand_misses::total                 7                       # number of demand (read+write) misses
system.iocache.overall_misses::tsunami.ide            7                       # number of overall misses
system.iocache.overall_misses::total                7                       # number of overall misses
system.iocache.ReadReq_accesses::tsunami.ide            7                       # number of ReadReq accesses(hits+misses)
system.iocache.ReadReq_accesses::total              7                       # number of ReadReq accesses(hits+misses)
system.iocache.WriteLineReq_accesses::tsunami.ide         1408                       # number of WriteLineReq accesses(hits+misses)
system.iocache.WriteLineReq_accesses::total         1408                       # number of WriteLineReq accesses(hits+misses)
system.iocache.demand_accesses::tsunami.ide            7                       # number of demand (read+write) accesses
system.iocache.demand_accesses::total               7                       # number of demand (read+write) accesses
system.iocache.overall_accesses::tsunami.ide            7                       # number of overall (read+write) accesses
system.iocache.overall_accesses::total              7                       # number of overall (read+write) accesses
system.iocache.ReadReq_miss_rate::tsunami.ide            1                       # miss rate for ReadReq accesses
system.iocache.ReadReq_miss_rate::total             1                       # miss rate for ReadReq accesses
system.iocache.WriteLineReq_miss_rate::tsunami.ide            1                       # miss rate for WriteLineReq accesses
system.iocache.WriteLineReq_miss_rate::total            1                       # miss rate for WriteLineReq accesses
system.iocache.demand_miss_rate::tsunami.ide            1                       # miss rate for demand accesses
system.iocache.demand_miss_rate::total              1                       # miss rate for demand accesses
system.iocache.overall_miss_rate::tsunami.ide            1                       # miss rate for overall accesses
system.iocache.overall_miss_rate::total             1                       # miss rate for overall accesses
system.iocache.blocked_cycles::no_mshrs             0                       # number of cycles access was blocked
system.iocache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.iocache.blocked::no_mshrs                    0                       # number of cycles access was blocked
system.iocache.blocked::no_targets                  0                       # number of cycles access was blocked
system.iocache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.iocache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.iocache.fast_writes                          0                       # number of fast writes performed
system.iocache.cache_copies                         0                       # number of cache copies performed
system.iocache.writebacks::writebacks            1408                       # number of writebacks
system.iocache.writebacks::total                 1408                       # number of writebacks
system.iocache.no_allocate_misses                   0                       # Number of misses that were no-allocate
system.l2.tags.replacements                    234473                       # number of replacements
system.l2.tags.tagsinuse                  3978.413787                       # Cycle average of tags in use
system.l2.tags.total_refs                      409692                       # Total number of references to valid blocks.
system.l2.tags.sampled_refs                    238462                       # Sample count of references to valid blocks.
system.l2.tags.avg_refs                      1.718060                       # Average number of references to valid blocks.
system.l2.tags.warmup_cycle                         0                       # Cycle when the warmup percentage was hit.
system.l2.tags.occ_blocks::writebacks     1260.438589                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::switch_cpus0.inst    10.042166                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::switch_cpus0.data     7.277935                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::switch_cpus1.inst     0.963607                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::switch_cpus1.data     5.913992                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::switch_cpus2.inst   371.020437                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::switch_cpus2.data  2280.561030                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::switch_cpus3.inst     3.859329                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::switch_cpus3.data    10.103372                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::switch_cpus4.inst     4.126121                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::switch_cpus4.data     6.597625                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::switch_cpus5.inst     0.633924                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::switch_cpus5.data     1.921478                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::switch_cpus6.inst     4.046303                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::switch_cpus6.data     1.695541                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::switch_cpus7.inst     5.778228                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::switch_cpus7.data     3.434108                       # Average occupied blocks per requestor
system.l2.tags.occ_percent::writebacks       0.307724                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::switch_cpus0.inst     0.002452                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::switch_cpus0.data     0.001777                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::switch_cpus1.inst     0.000235                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::switch_cpus1.data     0.001444                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::switch_cpus2.inst     0.090581                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::switch_cpus2.data     0.556778                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::switch_cpus3.inst     0.000942                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::switch_cpus3.data     0.002467                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::switch_cpus4.inst     0.001007                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::switch_cpus4.data     0.001611                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::switch_cpus5.inst     0.000155                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::switch_cpus5.data     0.000469                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::switch_cpus6.inst     0.000988                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::switch_cpus6.data     0.000414                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::switch_cpus7.inst     0.001411                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::switch_cpus7.data     0.000838                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::total            0.971292                       # Average percentage of cache occupancy
system.l2.tags.occ_task_id_blocks::1024          3989                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::0          962                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::1         2717                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::2          306                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::3            4                       # Occupied blocks per task id
system.l2.tags.occ_task_id_percent::1024     0.973877                       # Percentage of cache occupancy per task id
system.l2.tags.tag_accesses                   5765816                       # Number of tag accesses
system.l2.tags.data_accesses                  5765816                       # Number of data accesses
system.l2.WritebackDirty_hits::writebacks       212561                       # number of WritebackDirty hits
system.l2.WritebackDirty_hits::total           212561                       # number of WritebackDirty hits
system.l2.WritebackClean_hits::writebacks        55023                       # number of WritebackClean hits
system.l2.WritebackClean_hits::total            55023                       # number of WritebackClean hits
system.l2.UpgradeReq_hits::switch_cpus0.data            4                       # number of UpgradeReq hits
system.l2.UpgradeReq_hits::switch_cpus2.data            3                       # number of UpgradeReq hits
system.l2.UpgradeReq_hits::switch_cpus3.data            5                       # number of UpgradeReq hits
system.l2.UpgradeReq_hits::switch_cpus4.data            4                       # number of UpgradeReq hits
system.l2.UpgradeReq_hits::switch_cpus5.data            1                       # number of UpgradeReq hits
system.l2.UpgradeReq_hits::switch_cpus6.data            1                       # number of UpgradeReq hits
system.l2.UpgradeReq_hits::switch_cpus7.data            2                       # number of UpgradeReq hits
system.l2.UpgradeReq_hits::total                   20                       # number of UpgradeReq hits
system.l2.SCUpgradeReq_hits::switch_cpus0.data            3                       # number of SCUpgradeReq hits
system.l2.SCUpgradeReq_hits::switch_cpus2.data            3                       # number of SCUpgradeReq hits
system.l2.SCUpgradeReq_hits::total                  6                       # number of SCUpgradeReq hits
system.l2.ReadExReq_hits::switch_cpus0.data            1                       # number of ReadExReq hits
system.l2.ReadExReq_hits::switch_cpus2.data        12835                       # number of ReadExReq hits
system.l2.ReadExReq_hits::switch_cpus3.data           64                       # number of ReadExReq hits
system.l2.ReadExReq_hits::switch_cpus4.data          583                       # number of ReadExReq hits
system.l2.ReadExReq_hits::switch_cpus6.data            6                       # number of ReadExReq hits
system.l2.ReadExReq_hits::total                 13489                       # number of ReadExReq hits
system.l2.ReadCleanReq_hits::switch_cpus0.inst          365                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_hits::switch_cpus1.inst          279                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_hits::switch_cpus2.inst        50996                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_hits::switch_cpus3.inst         1006                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_hits::switch_cpus4.inst         3037                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_hits::switch_cpus5.inst          280                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_hits::switch_cpus6.inst          339                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_hits::switch_cpus7.inst          222                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_hits::total              56524                       # number of ReadCleanReq hits
system.l2.ReadSharedReq_hits::switch_cpus0.data           90                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_hits::switch_cpus1.data          138                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_hits::switch_cpus2.data        45554                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_hits::switch_cpus3.data          878                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_hits::switch_cpus4.data         2626                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_hits::switch_cpus5.data          309                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_hits::switch_cpus6.data          209                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_hits::switch_cpus7.data          160                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_hits::total             49964                       # number of ReadSharedReq hits
system.l2.demand_hits::switch_cpus0.inst          365                       # number of demand (read+write) hits
system.l2.demand_hits::switch_cpus0.data           91                       # number of demand (read+write) hits
system.l2.demand_hits::switch_cpus1.inst          279                       # number of demand (read+write) hits
system.l2.demand_hits::switch_cpus1.data          138                       # number of demand (read+write) hits
system.l2.demand_hits::switch_cpus2.inst        50996                       # number of demand (read+write) hits
system.l2.demand_hits::switch_cpus2.data        58389                       # number of demand (read+write) hits
system.l2.demand_hits::switch_cpus3.inst         1006                       # number of demand (read+write) hits
system.l2.demand_hits::switch_cpus3.data          942                       # number of demand (read+write) hits
system.l2.demand_hits::switch_cpus4.inst         3037                       # number of demand (read+write) hits
system.l2.demand_hits::switch_cpus4.data         3209                       # number of demand (read+write) hits
system.l2.demand_hits::switch_cpus5.inst          280                       # number of demand (read+write) hits
system.l2.demand_hits::switch_cpus5.data          309                       # number of demand (read+write) hits
system.l2.demand_hits::switch_cpus6.inst          339                       # number of demand (read+write) hits
system.l2.demand_hits::switch_cpus6.data          215                       # number of demand (read+write) hits
system.l2.demand_hits::switch_cpus7.inst          222                       # number of demand (read+write) hits
system.l2.demand_hits::switch_cpus7.data          160                       # number of demand (read+write) hits
system.l2.demand_hits::total                   119977                       # number of demand (read+write) hits
system.l2.overall_hits::switch_cpus0.inst          365                       # number of overall hits
system.l2.overall_hits::switch_cpus0.data           91                       # number of overall hits
system.l2.overall_hits::switch_cpus1.inst          279                       # number of overall hits
system.l2.overall_hits::switch_cpus1.data          138                       # number of overall hits
system.l2.overall_hits::switch_cpus2.inst        50996                       # number of overall hits
system.l2.overall_hits::switch_cpus2.data        58389                       # number of overall hits
system.l2.overall_hits::switch_cpus3.inst         1006                       # number of overall hits
system.l2.overall_hits::switch_cpus3.data          942                       # number of overall hits
system.l2.overall_hits::switch_cpus4.inst         3037                       # number of overall hits
system.l2.overall_hits::switch_cpus4.data         3209                       # number of overall hits
system.l2.overall_hits::switch_cpus5.inst          280                       # number of overall hits
system.l2.overall_hits::switch_cpus5.data          309                       # number of overall hits
system.l2.overall_hits::switch_cpus6.inst          339                       # number of overall hits
system.l2.overall_hits::switch_cpus6.data          215                       # number of overall hits
system.l2.overall_hits::switch_cpus7.inst          222                       # number of overall hits
system.l2.overall_hits::switch_cpus7.data          160                       # number of overall hits
system.l2.overall_hits::total                  119977                       # number of overall hits
system.l2.UpgradeReq_misses::switch_cpus0.data          191                       # number of UpgradeReq misses
system.l2.UpgradeReq_misses::switch_cpus1.data           21                       # number of UpgradeReq misses
system.l2.UpgradeReq_misses::switch_cpus2.data           29                       # number of UpgradeReq misses
system.l2.UpgradeReq_misses::switch_cpus3.data           28                       # number of UpgradeReq misses
system.l2.UpgradeReq_misses::switch_cpus4.data           25                       # number of UpgradeReq misses
system.l2.UpgradeReq_misses::switch_cpus5.data           22                       # number of UpgradeReq misses
system.l2.UpgradeReq_misses::switch_cpus6.data            9                       # number of UpgradeReq misses
system.l2.UpgradeReq_misses::switch_cpus7.data           23                       # number of UpgradeReq misses
system.l2.UpgradeReq_misses::total                348                       # number of UpgradeReq misses
system.l2.SCUpgradeReq_misses::switch_cpus0.data           65                       # number of SCUpgradeReq misses
system.l2.SCUpgradeReq_misses::switch_cpus1.data           11                       # number of SCUpgradeReq misses
system.l2.SCUpgradeReq_misses::switch_cpus2.data            7                       # number of SCUpgradeReq misses
system.l2.SCUpgradeReq_misses::switch_cpus3.data           12                       # number of SCUpgradeReq misses
system.l2.SCUpgradeReq_misses::switch_cpus4.data           12                       # number of SCUpgradeReq misses
system.l2.SCUpgradeReq_misses::switch_cpus5.data            5                       # number of SCUpgradeReq misses
system.l2.SCUpgradeReq_misses::switch_cpus6.data            6                       # number of SCUpgradeReq misses
system.l2.SCUpgradeReq_misses::switch_cpus7.data           11                       # number of SCUpgradeReq misses
system.l2.SCUpgradeReq_misses::total              129                       # number of SCUpgradeReq misses
system.l2.ReadExReq_misses::switch_cpus0.data           30                       # number of ReadExReq misses
system.l2.ReadExReq_misses::switch_cpus1.data           20                       # number of ReadExReq misses
system.l2.ReadExReq_misses::switch_cpus2.data        24281                       # number of ReadExReq misses
system.l2.ReadExReq_misses::switch_cpus3.data          582                       # number of ReadExReq misses
system.l2.ReadExReq_misses::switch_cpus4.data         6328                       # number of ReadExReq misses
system.l2.ReadExReq_misses::switch_cpus5.data           20                       # number of ReadExReq misses
system.l2.ReadExReq_misses::switch_cpus6.data           28                       # number of ReadExReq misses
system.l2.ReadExReq_misses::switch_cpus7.data           21                       # number of ReadExReq misses
system.l2.ReadExReq_misses::total               31310                       # number of ReadExReq misses
system.l2.ReadCleanReq_misses::switch_cpus0.inst          146                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_misses::switch_cpus1.inst            4                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_misses::switch_cpus2.inst         7869                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_misses::switch_cpus3.inst          536                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_misses::switch_cpus4.inst         1779                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_misses::switch_cpus5.inst            8                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_misses::switch_cpus6.inst           77                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_misses::switch_cpus7.inst           58                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_misses::total            10477                       # number of ReadCleanReq misses
system.l2.ReadSharedReq_misses::switch_cpus0.data           96                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_misses::switch_cpus1.data           51                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_misses::switch_cpus2.data       186274                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_misses::switch_cpus3.data          793                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_misses::switch_cpus4.data         3235                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_misses::switch_cpus5.data           42                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_misses::switch_cpus6.data           51                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_misses::switch_cpus7.data           39                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_misses::total          190581                       # number of ReadSharedReq misses
system.l2.demand_misses::switch_cpus0.inst          146                       # number of demand (read+write) misses
system.l2.demand_misses::switch_cpus0.data          126                       # number of demand (read+write) misses
system.l2.demand_misses::switch_cpus1.inst            4                       # number of demand (read+write) misses
system.l2.demand_misses::switch_cpus1.data           71                       # number of demand (read+write) misses
system.l2.demand_misses::switch_cpus2.inst         7869                       # number of demand (read+write) misses
system.l2.demand_misses::switch_cpus2.data       210555                       # number of demand (read+write) misses
system.l2.demand_misses::switch_cpus3.inst          536                       # number of demand (read+write) misses
system.l2.demand_misses::switch_cpus3.data         1375                       # number of demand (read+write) misses
system.l2.demand_misses::switch_cpus4.inst         1779                       # number of demand (read+write) misses
system.l2.demand_misses::switch_cpus4.data         9563                       # number of demand (read+write) misses
system.l2.demand_misses::switch_cpus5.inst            8                       # number of demand (read+write) misses
system.l2.demand_misses::switch_cpus5.data           62                       # number of demand (read+write) misses
system.l2.demand_misses::switch_cpus6.inst           77                       # number of demand (read+write) misses
system.l2.demand_misses::switch_cpus6.data           79                       # number of demand (read+write) misses
system.l2.demand_misses::switch_cpus7.inst           58                       # number of demand (read+write) misses
system.l2.demand_misses::switch_cpus7.data           60                       # number of demand (read+write) misses
system.l2.demand_misses::total                 232368                       # number of demand (read+write) misses
system.l2.overall_misses::switch_cpus0.inst          146                       # number of overall misses
system.l2.overall_misses::switch_cpus0.data          126                       # number of overall misses
system.l2.overall_misses::switch_cpus1.inst            4                       # number of overall misses
system.l2.overall_misses::switch_cpus1.data           71                       # number of overall misses
system.l2.overall_misses::switch_cpus2.inst         7869                       # number of overall misses
system.l2.overall_misses::switch_cpus2.data       210555                       # number of overall misses
system.l2.overall_misses::switch_cpus3.inst          536                       # number of overall misses
system.l2.overall_misses::switch_cpus3.data         1375                       # number of overall misses
system.l2.overall_misses::switch_cpus4.inst         1779                       # number of overall misses
system.l2.overall_misses::switch_cpus4.data         9563                       # number of overall misses
system.l2.overall_misses::switch_cpus5.inst            8                       # number of overall misses
system.l2.overall_misses::switch_cpus5.data           62                       # number of overall misses
system.l2.overall_misses::switch_cpus6.inst           77                       # number of overall misses
system.l2.overall_misses::switch_cpus6.data           79                       # number of overall misses
system.l2.overall_misses::switch_cpus7.inst           58                       # number of overall misses
system.l2.overall_misses::switch_cpus7.data           60                       # number of overall misses
system.l2.overall_misses::total                232368                       # number of overall misses
system.l2.WritebackDirty_accesses::writebacks       212561                       # number of WritebackDirty accesses(hits+misses)
system.l2.WritebackDirty_accesses::total       212561                       # number of WritebackDirty accesses(hits+misses)
system.l2.WritebackClean_accesses::writebacks        55023                       # number of WritebackClean accesses(hits+misses)
system.l2.WritebackClean_accesses::total        55023                       # number of WritebackClean accesses(hits+misses)
system.l2.UpgradeReq_accesses::switch_cpus0.data          195                       # number of UpgradeReq accesses(hits+misses)
system.l2.UpgradeReq_accesses::switch_cpus1.data           21                       # number of UpgradeReq accesses(hits+misses)
system.l2.UpgradeReq_accesses::switch_cpus2.data           32                       # number of UpgradeReq accesses(hits+misses)
system.l2.UpgradeReq_accesses::switch_cpus3.data           33                       # number of UpgradeReq accesses(hits+misses)
system.l2.UpgradeReq_accesses::switch_cpus4.data           29                       # number of UpgradeReq accesses(hits+misses)
system.l2.UpgradeReq_accesses::switch_cpus5.data           23                       # number of UpgradeReq accesses(hits+misses)
system.l2.UpgradeReq_accesses::switch_cpus6.data           10                       # number of UpgradeReq accesses(hits+misses)
system.l2.UpgradeReq_accesses::switch_cpus7.data           25                       # number of UpgradeReq accesses(hits+misses)
system.l2.UpgradeReq_accesses::total              368                       # number of UpgradeReq accesses(hits+misses)
system.l2.SCUpgradeReq_accesses::switch_cpus0.data           68                       # number of SCUpgradeReq accesses(hits+misses)
system.l2.SCUpgradeReq_accesses::switch_cpus1.data           11                       # number of SCUpgradeReq accesses(hits+misses)
system.l2.SCUpgradeReq_accesses::switch_cpus2.data           10                       # number of SCUpgradeReq accesses(hits+misses)
system.l2.SCUpgradeReq_accesses::switch_cpus3.data           12                       # number of SCUpgradeReq accesses(hits+misses)
system.l2.SCUpgradeReq_accesses::switch_cpus4.data           12                       # number of SCUpgradeReq accesses(hits+misses)
system.l2.SCUpgradeReq_accesses::switch_cpus5.data            5                       # number of SCUpgradeReq accesses(hits+misses)
system.l2.SCUpgradeReq_accesses::switch_cpus6.data            6                       # number of SCUpgradeReq accesses(hits+misses)
system.l2.SCUpgradeReq_accesses::switch_cpus7.data           11                       # number of SCUpgradeReq accesses(hits+misses)
system.l2.SCUpgradeReq_accesses::total            135                       # number of SCUpgradeReq accesses(hits+misses)
system.l2.ReadExReq_accesses::switch_cpus0.data           31                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::switch_cpus1.data           20                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::switch_cpus2.data        37116                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::switch_cpus3.data          646                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::switch_cpus4.data         6911                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::switch_cpus5.data           20                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::switch_cpus6.data           34                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::switch_cpus7.data           21                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::total             44799                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadCleanReq_accesses::switch_cpus0.inst          511                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_accesses::switch_cpus1.inst          283                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_accesses::switch_cpus2.inst        58865                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_accesses::switch_cpus3.inst         1542                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_accesses::switch_cpus4.inst         4816                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_accesses::switch_cpus5.inst          288                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_accesses::switch_cpus6.inst          416                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_accesses::switch_cpus7.inst          280                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_accesses::total          67001                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadSharedReq_accesses::switch_cpus0.data          186                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_accesses::switch_cpus1.data          189                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_accesses::switch_cpus2.data       231828                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_accesses::switch_cpus3.data         1671                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_accesses::switch_cpus4.data         5861                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_accesses::switch_cpus5.data          351                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_accesses::switch_cpus6.data          260                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_accesses::switch_cpus7.data          199                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_accesses::total        240545                       # number of ReadSharedReq accesses(hits+misses)
system.l2.demand_accesses::switch_cpus0.inst          511                       # number of demand (read+write) accesses
system.l2.demand_accesses::switch_cpus0.data          217                       # number of demand (read+write) accesses
system.l2.demand_accesses::switch_cpus1.inst          283                       # number of demand (read+write) accesses
system.l2.demand_accesses::switch_cpus1.data          209                       # number of demand (read+write) accesses
system.l2.demand_accesses::switch_cpus2.inst        58865                       # number of demand (read+write) accesses
system.l2.demand_accesses::switch_cpus2.data       268944                       # number of demand (read+write) accesses
system.l2.demand_accesses::switch_cpus3.inst         1542                       # number of demand (read+write) accesses
system.l2.demand_accesses::switch_cpus3.data         2317                       # number of demand (read+write) accesses
system.l2.demand_accesses::switch_cpus4.inst         4816                       # number of demand (read+write) accesses
system.l2.demand_accesses::switch_cpus4.data        12772                       # number of demand (read+write) accesses
system.l2.demand_accesses::switch_cpus5.inst          288                       # number of demand (read+write) accesses
system.l2.demand_accesses::switch_cpus5.data          371                       # number of demand (read+write) accesses
system.l2.demand_accesses::switch_cpus6.inst          416                       # number of demand (read+write) accesses
system.l2.demand_accesses::switch_cpus6.data          294                       # number of demand (read+write) accesses
system.l2.demand_accesses::switch_cpus7.inst          280                       # number of demand (read+write) accesses
system.l2.demand_accesses::switch_cpus7.data          220                       # number of demand (read+write) accesses
system.l2.demand_accesses::total               352345                       # number of demand (read+write) accesses
system.l2.overall_accesses::switch_cpus0.inst          511                       # number of overall (read+write) accesses
system.l2.overall_accesses::switch_cpus0.data          217                       # number of overall (read+write) accesses
system.l2.overall_accesses::switch_cpus1.inst          283                       # number of overall (read+write) accesses
system.l2.overall_accesses::switch_cpus1.data          209                       # number of overall (read+write) accesses
system.l2.overall_accesses::switch_cpus2.inst        58865                       # number of overall (read+write) accesses
system.l2.overall_accesses::switch_cpus2.data       268944                       # number of overall (read+write) accesses
system.l2.overall_accesses::switch_cpus3.inst         1542                       # number of overall (read+write) accesses
system.l2.overall_accesses::switch_cpus3.data         2317                       # number of overall (read+write) accesses
system.l2.overall_accesses::switch_cpus4.inst         4816                       # number of overall (read+write) accesses
system.l2.overall_accesses::switch_cpus4.data        12772                       # number of overall (read+write) accesses
system.l2.overall_accesses::switch_cpus5.inst          288                       # number of overall (read+write) accesses
system.l2.overall_accesses::switch_cpus5.data          371                       # number of overall (read+write) accesses
system.l2.overall_accesses::switch_cpus6.inst          416                       # number of overall (read+write) accesses
system.l2.overall_accesses::switch_cpus6.data          294                       # number of overall (read+write) accesses
system.l2.overall_accesses::switch_cpus7.inst          280                       # number of overall (read+write) accesses
system.l2.overall_accesses::switch_cpus7.data          220                       # number of overall (read+write) accesses
system.l2.overall_accesses::total              352345                       # number of overall (read+write) accesses
system.l2.UpgradeReq_miss_rate::switch_cpus0.data     0.979487                       # miss rate for UpgradeReq accesses
system.l2.UpgradeReq_miss_rate::switch_cpus1.data            1                       # miss rate for UpgradeReq accesses
system.l2.UpgradeReq_miss_rate::switch_cpus2.data     0.906250                       # miss rate for UpgradeReq accesses
system.l2.UpgradeReq_miss_rate::switch_cpus3.data     0.848485                       # miss rate for UpgradeReq accesses
system.l2.UpgradeReq_miss_rate::switch_cpus4.data     0.862069                       # miss rate for UpgradeReq accesses
system.l2.UpgradeReq_miss_rate::switch_cpus5.data     0.956522                       # miss rate for UpgradeReq accesses
system.l2.UpgradeReq_miss_rate::switch_cpus6.data     0.900000                       # miss rate for UpgradeReq accesses
system.l2.UpgradeReq_miss_rate::switch_cpus7.data     0.920000                       # miss rate for UpgradeReq accesses
system.l2.UpgradeReq_miss_rate::total        0.945652                       # miss rate for UpgradeReq accesses
system.l2.SCUpgradeReq_miss_rate::switch_cpus0.data     0.955882                       # miss rate for SCUpgradeReq accesses
system.l2.SCUpgradeReq_miss_rate::switch_cpus1.data            1                       # miss rate for SCUpgradeReq accesses
system.l2.SCUpgradeReq_miss_rate::switch_cpus2.data     0.700000                       # miss rate for SCUpgradeReq accesses
system.l2.SCUpgradeReq_miss_rate::switch_cpus3.data            1                       # miss rate for SCUpgradeReq accesses
system.l2.SCUpgradeReq_miss_rate::switch_cpus4.data            1                       # miss rate for SCUpgradeReq accesses
system.l2.SCUpgradeReq_miss_rate::switch_cpus5.data            1                       # miss rate for SCUpgradeReq accesses
system.l2.SCUpgradeReq_miss_rate::switch_cpus6.data            1                       # miss rate for SCUpgradeReq accesses
system.l2.SCUpgradeReq_miss_rate::switch_cpus7.data            1                       # miss rate for SCUpgradeReq accesses
system.l2.SCUpgradeReq_miss_rate::total      0.955556                       # miss rate for SCUpgradeReq accesses
system.l2.ReadExReq_miss_rate::switch_cpus0.data     0.967742                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_miss_rate::switch_cpus1.data            1                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_miss_rate::switch_cpus2.data     0.654192                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_miss_rate::switch_cpus3.data     0.900929                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_miss_rate::switch_cpus4.data     0.915642                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_miss_rate::switch_cpus5.data            1                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_miss_rate::switch_cpus6.data     0.823529                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_miss_rate::switch_cpus7.data            1                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_miss_rate::total         0.698900                       # miss rate for ReadExReq accesses
system.l2.ReadCleanReq_miss_rate::switch_cpus0.inst     0.285714                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_miss_rate::switch_cpus1.inst     0.014134                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_miss_rate::switch_cpus2.inst     0.133679                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_miss_rate::switch_cpus3.inst     0.347601                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_miss_rate::switch_cpus4.inst     0.369394                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_miss_rate::switch_cpus5.inst     0.027778                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_miss_rate::switch_cpus6.inst     0.185096                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_miss_rate::switch_cpus7.inst     0.207143                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_miss_rate::total      0.156371                       # miss rate for ReadCleanReq accesses
system.l2.ReadSharedReq_miss_rate::switch_cpus0.data     0.516129                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_miss_rate::switch_cpus1.data     0.269841                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_miss_rate::switch_cpus2.data     0.803501                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_miss_rate::switch_cpus3.data     0.474566                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_miss_rate::switch_cpus4.data     0.551954                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_miss_rate::switch_cpus5.data     0.119658                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_miss_rate::switch_cpus6.data     0.196154                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_miss_rate::switch_cpus7.data     0.195980                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_miss_rate::total     0.792288                       # miss rate for ReadSharedReq accesses
system.l2.demand_miss_rate::switch_cpus0.inst     0.285714                       # miss rate for demand accesses
system.l2.demand_miss_rate::switch_cpus0.data     0.580645                       # miss rate for demand accesses
system.l2.demand_miss_rate::switch_cpus1.inst     0.014134                       # miss rate for demand accesses
system.l2.demand_miss_rate::switch_cpus1.data     0.339713                       # miss rate for demand accesses
system.l2.demand_miss_rate::switch_cpus2.inst     0.133679                       # miss rate for demand accesses
system.l2.demand_miss_rate::switch_cpus2.data     0.782895                       # miss rate for demand accesses
system.l2.demand_miss_rate::switch_cpus3.inst     0.347601                       # miss rate for demand accesses
system.l2.demand_miss_rate::switch_cpus3.data     0.593440                       # miss rate for demand accesses
system.l2.demand_miss_rate::switch_cpus4.inst     0.369394                       # miss rate for demand accesses
system.l2.demand_miss_rate::switch_cpus4.data     0.748747                       # miss rate for demand accesses
system.l2.demand_miss_rate::switch_cpus5.inst     0.027778                       # miss rate for demand accesses
system.l2.demand_miss_rate::switch_cpus5.data     0.167116                       # miss rate for demand accesses
system.l2.demand_miss_rate::switch_cpus6.inst     0.185096                       # miss rate for demand accesses
system.l2.demand_miss_rate::switch_cpus6.data     0.268707                       # miss rate for demand accesses
system.l2.demand_miss_rate::switch_cpus7.inst     0.207143                       # miss rate for demand accesses
system.l2.demand_miss_rate::switch_cpus7.data     0.272727                       # miss rate for demand accesses
system.l2.demand_miss_rate::total            0.659490                       # miss rate for demand accesses
system.l2.overall_miss_rate::switch_cpus0.inst     0.285714                       # miss rate for overall accesses
system.l2.overall_miss_rate::switch_cpus0.data     0.580645                       # miss rate for overall accesses
system.l2.overall_miss_rate::switch_cpus1.inst     0.014134                       # miss rate for overall accesses
system.l2.overall_miss_rate::switch_cpus1.data     0.339713                       # miss rate for overall accesses
system.l2.overall_miss_rate::switch_cpus2.inst     0.133679                       # miss rate for overall accesses
system.l2.overall_miss_rate::switch_cpus2.data     0.782895                       # miss rate for overall accesses
system.l2.overall_miss_rate::switch_cpus3.inst     0.347601                       # miss rate for overall accesses
system.l2.overall_miss_rate::switch_cpus3.data     0.593440                       # miss rate for overall accesses
system.l2.overall_miss_rate::switch_cpus4.inst     0.369394                       # miss rate for overall accesses
system.l2.overall_miss_rate::switch_cpus4.data     0.748747                       # miss rate for overall accesses
system.l2.overall_miss_rate::switch_cpus5.inst     0.027778                       # miss rate for overall accesses
system.l2.overall_miss_rate::switch_cpus5.data     0.167116                       # miss rate for overall accesses
system.l2.overall_miss_rate::switch_cpus6.inst     0.185096                       # miss rate for overall accesses
system.l2.overall_miss_rate::switch_cpus6.data     0.268707                       # miss rate for overall accesses
system.l2.overall_miss_rate::switch_cpus7.inst     0.207143                       # miss rate for overall accesses
system.l2.overall_miss_rate::switch_cpus7.data     0.272727                       # miss rate for overall accesses
system.l2.overall_miss_rate::total           0.659490                       # miss rate for overall accesses
system.l2.blocked_cycles::no_mshrs                  0                       # number of cycles access was blocked
system.l2.blocked_cycles::no_targets                0                       # number of cycles access was blocked
system.l2.blocked::no_mshrs                         0                       # number of cycles access was blocked
system.l2.blocked::no_targets                       0                       # number of cycles access was blocked
system.l2.avg_blocked_cycles::no_mshrs            nan                       # average number of cycles each access was blocked
system.l2.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.l2.fast_writes                               0                       # number of fast writes performed
system.l2.cache_copies                              0                       # number of cache copies performed
system.l2.writebacks::writebacks               171694                       # number of writebacks
system.l2.writebacks::total                    171694                       # number of writebacks
system.l2.no_allocate_misses                        0                       # Number of misses that were no-allocate
system.membus.trans_dist::ReadReq                 990                       # Transaction distribution
system.membus.trans_dist::ReadResp             202055                       # Transaction distribution
system.membus.trans_dist::WriteReq               1177                       # Transaction distribution
system.membus.trans_dist::WriteResp              1177                       # Transaction distribution
system.membus.trans_dist::WritebackDirty       173102                       # Transaction distribution
system.membus.trans_dist::CleanEvict            55651                       # Transaction distribution
system.membus.trans_dist::UpgradeReq              461                       # Transaction distribution
system.membus.trans_dist::SCUpgradeReq            265                       # Transaction distribution
system.membus.trans_dist::UpgradeResp             488                       # Transaction distribution
system.membus.trans_dist::ReadExReq             31434                       # Transaction distribution
system.membus.trans_dist::ReadExResp            31299                       # Transaction distribution
system.membus.trans_dist::ReadSharedReq        201065                       # Transaction distribution
system.membus.trans_dist::InvalidateReq          1408                       # Transaction distribution
system.membus.trans_dist::InvalidateResp         1408                       # Transaction distribution
system.membus.pkt_count_system.iocache.mem_side::system.mem_ctrls.port         4238                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.iocache.mem_side::total         4238                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.l2.mem_side::system.bridge.slave         4334                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.l2.mem_side::system.mem_ctrls.port       693408                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.l2.mem_side::total       697742                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count::total                 701980                       # Packet count per connected master and slave (bytes)
system.membus.pkt_size_system.iocache.mem_side::system.mem_ctrls.port        90560                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.iocache.mem_side::total        90560                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.l2.mem_side::system.bridge.slave         7733                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.l2.mem_side::system.mem_ctrls.port     25859264                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.l2.mem_side::total     25866997                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size::total                25957557                       # Cumulative packet size per connected master and slave (bytes)
system.membus.snoops                                0                       # Total snoops (count)
system.membus.snoop_fanout::samples            465560                       # Request fanout histogram
system.membus.snoop_fanout::mean                    1                       # Request fanout histogram
system.membus.snoop_fanout::stdev                   0                       # Request fanout histogram
system.membus.snoop_fanout::underflows              0      0.00%      0.00% # Request fanout histogram
system.membus.snoop_fanout::0                       0      0.00%      0.00% # Request fanout histogram
system.membus.snoop_fanout::1                  465560    100.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::2                       0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::overflows               0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::min_value               1                       # Request fanout histogram
system.membus.snoop_fanout::max_value               1                       # Request fanout histogram
system.membus.snoop_fanout::total              465560                       # Request fanout histogram
system.switch_cpus0.dtb.fetch_hits                  0                       # ITB hits
system.switch_cpus0.dtb.fetch_misses                0                       # ITB misses
system.switch_cpus0.dtb.fetch_acv                   0                       # ITB acv
system.switch_cpus0.dtb.fetch_accesses              0                       # ITB accesses
system.switch_cpus0.dtb.read_hits               65112                       # DTB read hits
system.switch_cpus0.dtb.read_misses                 0                       # DTB read misses
system.switch_cpus0.dtb.read_acv                    0                       # DTB read access violations
system.switch_cpus0.dtb.read_accesses               0                       # DTB read accesses
system.switch_cpus0.dtb.write_hits              36989                       # DTB write hits
system.switch_cpus0.dtb.write_misses                0                       # DTB write misses
system.switch_cpus0.dtb.write_acv                   0                       # DTB write access violations
system.switch_cpus0.dtb.write_accesses              0                       # DTB write accesses
system.switch_cpus0.dtb.data_hits              102101                       # DTB hits
system.switch_cpus0.dtb.data_misses                 0                       # DTB misses
system.switch_cpus0.dtb.data_acv                    0                       # DTB access violations
system.switch_cpus0.dtb.data_accesses               0                       # DTB accesses
system.switch_cpus0.itb.fetch_hits              35227                       # ITB hits
system.switch_cpus0.itb.fetch_misses                0                       # ITB misses
system.switch_cpus0.itb.fetch_acv                   0                       # ITB acv
system.switch_cpus0.itb.fetch_accesses          35227                       # ITB accesses
system.switch_cpus0.itb.read_hits                   0                       # DTB read hits
system.switch_cpus0.itb.read_misses                 0                       # DTB read misses
system.switch_cpus0.itb.read_acv                    0                       # DTB read access violations
system.switch_cpus0.itb.read_accesses               0                       # DTB read accesses
system.switch_cpus0.itb.write_hits                  0                       # DTB write hits
system.switch_cpus0.itb.write_misses                0                       # DTB write misses
system.switch_cpus0.itb.write_acv                   0                       # DTB write access violations
system.switch_cpus0.itb.write_accesses              0                       # DTB write accesses
system.switch_cpus0.itb.data_hits                   0                       # DTB hits
system.switch_cpus0.itb.data_misses                 0                       # DTB misses
system.switch_cpus0.itb.data_acv                    0                       # DTB access violations
system.switch_cpus0.itb.data_accesses               0                       # DTB accesses
system.switch_cpus0.numCycles               107082558                       # number of cpu cycles simulated
system.switch_cpus0.numWorkItemsStarted             0                       # number of work items this cpu started
system.switch_cpus0.numWorkItemsCompleted            0                       # number of work items this cpu completed
system.switch_cpus0.kern.inst.arm                   0                       # number of arm instructions executed
system.switch_cpus0.kern.inst.quiesce               0                       # number of quiesce instructions executed
system.switch_cpus0.kern.inst.hwrei                 0                       # number of hwrei instructions executed
system.switch_cpus0.kern.mode_switch::kernel            0                       # number of protection mode switches
system.switch_cpus0.kern.mode_switch::user            0                       # number of protection mode switches
system.switch_cpus0.kern.mode_switch::idle            0                       # number of protection mode switches
system.switch_cpus0.kern.mode_good::kernel            0                      
system.switch_cpus0.kern.mode_good::user            0                      
system.switch_cpus0.kern.mode_good::idle            0                      
system.switch_cpus0.kern.mode_switch_good::kernel          nan                       # fraction of useful protection mode switches
system.switch_cpus0.kern.mode_switch_good::user          nan                       # fraction of useful protection mode switches
system.switch_cpus0.kern.mode_switch_good::idle          nan                       # fraction of useful protection mode switches
system.switch_cpus0.kern.mode_switch_good::total          nan                       # fraction of useful protection mode switches
system.switch_cpus0.kern.mode_ticks::kernel            0                       # number of ticks spent at the given mode
system.switch_cpus0.kern.mode_ticks::user            0                       # number of ticks spent at the given mode
system.switch_cpus0.kern.mode_ticks::idle            0                       # number of ticks spent at the given mode
system.switch_cpus0.kern.swap_context               0                       # number of times the context was actually changed
system.switch_cpus0.committedInsts             311620                       # Number of instructions committed
system.switch_cpus0.committedOps               311620                       # Number of ops (including micro ops) committed
system.switch_cpus0.num_int_alu_accesses       298900                       # Number of integer alu accesses
system.switch_cpus0.num_fp_alu_accesses             0                       # Number of float alu accesses
system.switch_cpus0.num_func_calls              24150                       # number of times a function call or return occured
system.switch_cpus0.num_conditional_control_insts        21091                       # number of instructions that are conditional controls
system.switch_cpus0.num_int_insts              298900                       # number of integer instructions
system.switch_cpus0.num_fp_insts                    0                       # number of float instructions
system.switch_cpus0.num_int_register_reads       387130                       # number of times the integer registers were read
system.switch_cpus0.num_int_register_writes       232194                       # number of times the integer registers were written
system.switch_cpus0.num_fp_register_reads            0                       # number of times the floating registers were read
system.switch_cpus0.num_fp_register_writes            0                       # number of times the floating registers were written
system.switch_cpus0.num_mem_refs               102469                       # number of memory refs
system.switch_cpus0.num_load_insts              65424                       # Number of load instructions
system.switch_cpus0.num_store_insts             37045                       # Number of store instructions
system.switch_cpus0.num_idle_cycles      106772079.372884                       # Number of idle cycles
system.switch_cpus0.num_busy_cycles      310478.627116                       # Number of busy cycles
system.switch_cpus0.not_idle_fraction        0.002899                       # Percentage of non-idle cycles
system.switch_cpus0.idle_fraction            0.997101                       # Percentage of idle cycles
system.switch_cpus0.Branches                    50000                       # Number of branches fetched
system.switch_cpus0.op_class::No_OpClass         1441      0.46%      0.46% # Class of executed instruction
system.switch_cpus0.op_class::IntAlu           192666     61.83%     62.29% # Class of executed instruction
system.switch_cpus0.op_class::IntMult             543      0.17%     62.46% # Class of executed instruction
system.switch_cpus0.op_class::IntDiv                0      0.00%     62.46% # Class of executed instruction
system.switch_cpus0.op_class::FloatAdd              0      0.00%     62.46% # Class of executed instruction
system.switch_cpus0.op_class::FloatCmp              0      0.00%     62.46% # Class of executed instruction
system.switch_cpus0.op_class::FloatCvt              0      0.00%     62.46% # Class of executed instruction
system.switch_cpus0.op_class::FloatMult             0      0.00%     62.46% # Class of executed instruction
system.switch_cpus0.op_class::FloatDiv              0      0.00%     62.46% # Class of executed instruction
system.switch_cpus0.op_class::FloatSqrt             0      0.00%     62.46% # Class of executed instruction
system.switch_cpus0.op_class::SimdAdd               0      0.00%     62.46% # Class of executed instruction
system.switch_cpus0.op_class::SimdAddAcc            0      0.00%     62.46% # Class of executed instruction
system.switch_cpus0.op_class::SimdAlu               0      0.00%     62.46% # Class of executed instruction
system.switch_cpus0.op_class::SimdCmp               0      0.00%     62.46% # Class of executed instruction
system.switch_cpus0.op_class::SimdCvt               0      0.00%     62.46% # Class of executed instruction
system.switch_cpus0.op_class::SimdMisc              0      0.00%     62.46% # Class of executed instruction
system.switch_cpus0.op_class::SimdMult              0      0.00%     62.46% # Class of executed instruction
system.switch_cpus0.op_class::SimdMultAcc            0      0.00%     62.46% # Class of executed instruction
system.switch_cpus0.op_class::SimdShift             0      0.00%     62.46% # Class of executed instruction
system.switch_cpus0.op_class::SimdShiftAcc            0      0.00%     62.46% # Class of executed instruction
system.switch_cpus0.op_class::SimdSqrt              0      0.00%     62.46% # Class of executed instruction
system.switch_cpus0.op_class::SimdFloatAdd            0      0.00%     62.46% # Class of executed instruction
system.switch_cpus0.op_class::SimdFloatAlu            0      0.00%     62.46% # Class of executed instruction
system.switch_cpus0.op_class::SimdFloatCmp            0      0.00%     62.46% # Class of executed instruction
system.switch_cpus0.op_class::SimdFloatCvt            0      0.00%     62.46% # Class of executed instruction
system.switch_cpus0.op_class::SimdFloatDiv            0      0.00%     62.46% # Class of executed instruction
system.switch_cpus0.op_class::SimdFloatMisc            0      0.00%     62.46% # Class of executed instruction
system.switch_cpus0.op_class::SimdFloatMult            0      0.00%     62.46% # Class of executed instruction
system.switch_cpus0.op_class::SimdFloatMultAcc            0      0.00%     62.46% # Class of executed instruction
system.switch_cpus0.op_class::SimdFloatSqrt            0      0.00%     62.46% # Class of executed instruction
system.switch_cpus0.op_class::MemRead           69581     22.33%     84.79% # Class of executed instruction
system.switch_cpus0.op_class::MemWrite          37157     11.92%     96.72% # Class of executed instruction
system.switch_cpus0.op_class::IprAccess         10232      3.28%    100.00% # Class of executed instruction
system.switch_cpus0.op_class::InstPrefetch            0      0.00%    100.00% # Class of executed instruction
system.switch_cpus0.op_class::total            311620                       # Class of executed instruction
system.switch_cpus1.dtb.fetch_hits                  0                       # ITB hits
system.switch_cpus1.dtb.fetch_misses                0                       # ITB misses
system.switch_cpus1.dtb.fetch_acv                   0                       # ITB acv
system.switch_cpus1.dtb.fetch_accesses              0                       # ITB accesses
system.switch_cpus1.dtb.read_hits               17230                       # DTB read hits
system.switch_cpus1.dtb.read_misses                 0                       # DTB read misses
system.switch_cpus1.dtb.read_acv                    0                       # DTB read access violations
system.switch_cpus1.dtb.read_accesses               0                       # DTB read accesses
system.switch_cpus1.dtb.write_hits               9265                       # DTB write hits
system.switch_cpus1.dtb.write_misses                0                       # DTB write misses
system.switch_cpus1.dtb.write_acv                   0                       # DTB write access violations
system.switch_cpus1.dtb.write_accesses              0                       # DTB write accesses
system.switch_cpus1.dtb.data_hits               26495                       # DTB hits
system.switch_cpus1.dtb.data_misses                 0                       # DTB misses
system.switch_cpus1.dtb.data_acv                    0                       # DTB access violations
system.switch_cpus1.dtb.data_accesses               0                       # DTB accesses
system.switch_cpus1.itb.fetch_hits              11515                       # ITB hits
system.switch_cpus1.itb.fetch_misses                0                       # ITB misses
system.switch_cpus1.itb.fetch_acv                   0                       # ITB acv
system.switch_cpus1.itb.fetch_accesses          11515                       # ITB accesses
system.switch_cpus1.itb.read_hits                   0                       # DTB read hits
system.switch_cpus1.itb.read_misses                 0                       # DTB read misses
system.switch_cpus1.itb.read_acv                    0                       # DTB read access violations
system.switch_cpus1.itb.read_accesses               0                       # DTB read accesses
system.switch_cpus1.itb.write_hits                  0                       # DTB write hits
system.switch_cpus1.itb.write_misses                0                       # DTB write misses
system.switch_cpus1.itb.write_acv                   0                       # DTB write access violations
system.switch_cpus1.itb.write_accesses              0                       # DTB write accesses
system.switch_cpus1.itb.data_hits                   0                       # DTB hits
system.switch_cpus1.itb.data_misses                 0                       # DTB misses
system.switch_cpus1.itb.data_acv                    0                       # DTB access violations
system.switch_cpus1.itb.data_accesses               0                       # DTB accesses
system.switch_cpus1.numCycles               107084338                       # number of cpu cycles simulated
system.switch_cpus1.numWorkItemsStarted             0                       # number of work items this cpu started
system.switch_cpus1.numWorkItemsCompleted            0                       # number of work items this cpu completed
system.switch_cpus1.kern.inst.arm                   0                       # number of arm instructions executed
system.switch_cpus1.kern.inst.quiesce               0                       # number of quiesce instructions executed
system.switch_cpus1.kern.inst.hwrei                 0                       # number of hwrei instructions executed
system.switch_cpus1.kern.mode_switch::kernel            0                       # number of protection mode switches
system.switch_cpus1.kern.mode_switch::user            0                       # number of protection mode switches
system.switch_cpus1.kern.mode_switch::idle            0                       # number of protection mode switches
system.switch_cpus1.kern.mode_good::kernel            0                      
system.switch_cpus1.kern.mode_good::user            0                      
system.switch_cpus1.kern.mode_good::idle            0                      
system.switch_cpus1.kern.mode_switch_good::kernel          nan                       # fraction of useful protection mode switches
system.switch_cpus1.kern.mode_switch_good::user          nan                       # fraction of useful protection mode switches
system.switch_cpus1.kern.mode_switch_good::idle          nan                       # fraction of useful protection mode switches
system.switch_cpus1.kern.mode_switch_good::total          nan                       # fraction of useful protection mode switches
system.switch_cpus1.kern.mode_ticks::kernel            0                       # number of ticks spent at the given mode
system.switch_cpus1.kern.mode_ticks::user            0                       # number of ticks spent at the given mode
system.switch_cpus1.kern.mode_ticks::idle            0                       # number of ticks spent at the given mode
system.switch_cpus1.kern.swap_context               0                       # number of times the context was actually changed
system.switch_cpus1.committedInsts              75177                       # Number of instructions committed
system.switch_cpus1.committedOps                75177                       # Number of ops (including micro ops) committed
system.switch_cpus1.num_int_alu_accesses        71632                       # Number of integer alu accesses
system.switch_cpus1.num_fp_alu_accesses             0                       # Number of float alu accesses
system.switch_cpus1.num_func_calls               3186                       # number of times a function call or return occured
system.switch_cpus1.num_conditional_control_insts         5424                       # number of instructions that are conditional controls
system.switch_cpus1.num_int_insts               71632                       # number of integer instructions
system.switch_cpus1.num_fp_insts                    0                       # number of float instructions
system.switch_cpus1.num_int_register_reads        96605                       # number of times the integer registers were read
system.switch_cpus1.num_int_register_writes        56451                       # number of times the integer registers were written
system.switch_cpus1.num_fp_register_reads            0                       # number of times the floating registers were read
system.switch_cpus1.num_fp_register_writes            0                       # number of times the floating registers were written
system.switch_cpus1.num_mem_refs                26551                       # number of memory refs
system.switch_cpus1.num_load_insts              17230                       # Number of load instructions
system.switch_cpus1.num_store_insts              9321                       # Number of store instructions
system.switch_cpus1.num_idle_cycles      107009476.968660                       # Number of idle cycles
system.switch_cpus1.num_busy_cycles      74861.031340                       # Number of busy cycles
system.switch_cpus1.not_idle_fraction        0.000699                       # Percentage of non-idle cycles
system.switch_cpus1.idle_fraction            0.999301                       # Percentage of idle cycles
system.switch_cpus1.Branches                    10276                       # Number of branches fetched
system.switch_cpus1.op_class::No_OpClass          493      0.66%      0.66% # Class of executed instruction
system.switch_cpus1.op_class::IntAlu            43579     57.97%     58.62% # Class of executed instruction
system.switch_cpus1.op_class::IntMult             277      0.37%     58.99% # Class of executed instruction
system.switch_cpus1.op_class::IntDiv                0      0.00%     58.99% # Class of executed instruction
system.switch_cpus1.op_class::FloatAdd              0      0.00%     58.99% # Class of executed instruction
system.switch_cpus1.op_class::FloatCmp              0      0.00%     58.99% # Class of executed instruction
system.switch_cpus1.op_class::FloatCvt              0      0.00%     58.99% # Class of executed instruction
system.switch_cpus1.op_class::FloatMult             0      0.00%     58.99% # Class of executed instruction
system.switch_cpus1.op_class::FloatDiv              0      0.00%     58.99% # Class of executed instruction
system.switch_cpus1.op_class::FloatSqrt             0      0.00%     58.99% # Class of executed instruction
system.switch_cpus1.op_class::SimdAdd               0      0.00%     58.99% # Class of executed instruction
system.switch_cpus1.op_class::SimdAddAcc            0      0.00%     58.99% # Class of executed instruction
system.switch_cpus1.op_class::SimdAlu               0      0.00%     58.99% # Class of executed instruction
system.switch_cpus1.op_class::SimdCmp               0      0.00%     58.99% # Class of executed instruction
system.switch_cpus1.op_class::SimdCvt               0      0.00%     58.99% # Class of executed instruction
system.switch_cpus1.op_class::SimdMisc              0      0.00%     58.99% # Class of executed instruction
system.switch_cpus1.op_class::SimdMult              0      0.00%     58.99% # Class of executed instruction
system.switch_cpus1.op_class::SimdMultAcc            0      0.00%     58.99% # Class of executed instruction
system.switch_cpus1.op_class::SimdShift             0      0.00%     58.99% # Class of executed instruction
system.switch_cpus1.op_class::SimdShiftAcc            0      0.00%     58.99% # Class of executed instruction
system.switch_cpus1.op_class::SimdSqrt              0      0.00%     58.99% # Class of executed instruction
system.switch_cpus1.op_class::SimdFloatAdd            0      0.00%     58.99% # Class of executed instruction
system.switch_cpus1.op_class::SimdFloatAlu            0      0.00%     58.99% # Class of executed instruction
system.switch_cpus1.op_class::SimdFloatCmp            0      0.00%     58.99% # Class of executed instruction
system.switch_cpus1.op_class::SimdFloatCvt            0      0.00%     58.99% # Class of executed instruction
system.switch_cpus1.op_class::SimdFloatDiv            0      0.00%     58.99% # Class of executed instruction
system.switch_cpus1.op_class::SimdFloatMisc            0      0.00%     58.99% # Class of executed instruction
system.switch_cpus1.op_class::SimdFloatMult            0      0.00%     58.99% # Class of executed instruction
system.switch_cpus1.op_class::SimdFloatMultAcc            0      0.00%     58.99% # Class of executed instruction
system.switch_cpus1.op_class::SimdFloatSqrt            0      0.00%     58.99% # Class of executed instruction
system.switch_cpus1.op_class::MemRead           17599     23.41%     82.40% # Class of executed instruction
system.switch_cpus1.op_class::MemWrite           9321     12.40%     94.80% # Class of executed instruction
system.switch_cpus1.op_class::IprAccess          3908      5.20%    100.00% # Class of executed instruction
system.switch_cpus1.op_class::InstPrefetch            0      0.00%    100.00% # Class of executed instruction
system.switch_cpus1.op_class::total             75177                       # Class of executed instruction
system.switch_cpus2.dtb.fetch_hits                  0                       # ITB hits
system.switch_cpus2.dtb.fetch_misses                0                       # ITB misses
system.switch_cpus2.dtb.fetch_acv                   0                       # ITB acv
system.switch_cpus2.dtb.fetch_accesses              0                       # ITB accesses
system.switch_cpus2.dtb.read_hits            22258332                       # DTB read hits
system.switch_cpus2.dtb.read_misses              2829                       # DTB read misses
system.switch_cpus2.dtb.read_acv                    0                       # DTB read access violations
system.switch_cpus2.dtb.read_accesses        21633945                       # DTB read accesses
system.switch_cpus2.dtb.write_hits           14068963                       # DTB write hits
system.switch_cpus2.dtb.write_misses               67                       # DTB write misses
system.switch_cpus2.dtb.write_acv                  12                       # DTB write access violations
system.switch_cpus2.dtb.write_accesses       13546786                       # DTB write accesses
system.switch_cpus2.dtb.data_hits            36327295                       # DTB hits
system.switch_cpus2.dtb.data_misses              2896                       # DTB misses
system.switch_cpus2.dtb.data_acv                   12                       # DTB access violations
system.switch_cpus2.dtb.data_accesses        35180731                       # DTB accesses
system.switch_cpus2.itb.fetch_hits          102607801                       # ITB hits
system.switch_cpus2.itb.fetch_misses              321                       # ITB misses
system.switch_cpus2.itb.fetch_acv                   0                       # ITB acv
system.switch_cpus2.itb.fetch_accesses      102608122                       # ITB accesses
system.switch_cpus2.itb.read_hits                   0                       # DTB read hits
system.switch_cpus2.itb.read_misses                 0                       # DTB read misses
system.switch_cpus2.itb.read_acv                    0                       # DTB read access violations
system.switch_cpus2.itb.read_accesses               0                       # DTB read accesses
system.switch_cpus2.itb.write_hits                  0                       # DTB write hits
system.switch_cpus2.itb.write_misses                0                       # DTB write misses
system.switch_cpus2.itb.write_acv                   0                       # DTB write access violations
system.switch_cpus2.itb.write_accesses              0                       # DTB write accesses
system.switch_cpus2.itb.data_hits                   0                       # DTB hits
system.switch_cpus2.itb.data_misses                 0                       # DTB misses
system.switch_cpus2.itb.data_acv                    0                       # DTB access violations
system.switch_cpus2.itb.data_accesses               0                       # DTB accesses
system.switch_cpus2.numCycles               107041432                       # number of cpu cycles simulated
system.switch_cpus2.numWorkItemsStarted             0                       # number of work items this cpu started
system.switch_cpus2.numWorkItemsCompleted            0                       # number of work items this cpu completed
system.switch_cpus2.kern.inst.arm                   0                       # number of arm instructions executed
system.switch_cpus2.kern.inst.quiesce               0                       # number of quiesce instructions executed
system.switch_cpus2.kern.inst.hwrei                 0                       # number of hwrei instructions executed
system.switch_cpus2.kern.mode_switch::kernel            0                       # number of protection mode switches
system.switch_cpus2.kern.mode_switch::user            0                       # number of protection mode switches
system.switch_cpus2.kern.mode_switch::idle            0                       # number of protection mode switches
system.switch_cpus2.kern.mode_good::kernel            0                      
system.switch_cpus2.kern.mode_good::user            0                      
system.switch_cpus2.kern.mode_good::idle            0                      
system.switch_cpus2.kern.mode_switch_good::kernel          nan                       # fraction of useful protection mode switches
system.switch_cpus2.kern.mode_switch_good::user          nan                       # fraction of useful protection mode switches
system.switch_cpus2.kern.mode_switch_good::idle          nan                       # fraction of useful protection mode switches
system.switch_cpus2.kern.mode_switch_good::total          nan                       # fraction of useful protection mode switches
system.switch_cpus2.kern.mode_ticks::kernel            0                       # number of ticks spent at the given mode
system.switch_cpus2.kern.mode_ticks::user            0                       # number of ticks spent at the given mode
system.switch_cpus2.kern.mode_ticks::idle            0                       # number of ticks spent at the given mode
system.switch_cpus2.kern.swap_context               0                       # number of times the context was actually changed
system.switch_cpus2.committedInsts          106872322                       # Number of instructions committed
system.switch_cpus2.committedOps            106872322                       # Number of ops (including micro ops) committed
system.switch_cpus2.num_int_alu_accesses     95079004                       # Number of integer alu accesses
system.switch_cpus2.num_fp_alu_accesses          1694                       # Number of float alu accesses
system.switch_cpus2.num_func_calls            7328944                       # number of times a function call or return occured
system.switch_cpus2.num_conditional_control_insts     10175195                       # number of instructions that are conditional controls
system.switch_cpus2.num_int_insts            95079004                       # number of integer instructions
system.switch_cpus2.num_fp_insts                 1694                       # number of float instructions
system.switch_cpus2.num_int_register_reads    126831870                       # number of times the integer registers were read
system.switch_cpus2.num_int_register_writes     67266426                       # number of times the integer registers were written
system.switch_cpus2.num_fp_register_reads          716                       # number of times the floating registers were read
system.switch_cpus2.num_fp_register_writes          665                       # number of times the floating registers were written
system.switch_cpus2.num_mem_refs             36331363                       # number of memory refs
system.switch_cpus2.num_load_insts           22262144                       # Number of load instructions
system.switch_cpus2.num_store_insts          14069219                       # Number of store instructions
system.switch_cpus2.num_idle_cycles      578431.919901                       # Number of idle cycles
system.switch_cpus2.num_busy_cycles      106463000.080099                       # Number of busy cycles
system.switch_cpus2.not_idle_fraction        0.994596                       # Percentage of non-idle cycles
system.switch_cpus2.idle_fraction            0.005404                       # Percentage of idle cycles
system.switch_cpus2.Branches                 18603104                       # Number of branches fetched
system.switch_cpus2.op_class::No_OpClass     10580427      9.90%      9.90% # Class of executed instruction
system.switch_cpus2.op_class::IntAlu         59777253     55.93%     65.83% # Class of executed instruction
system.switch_cpus2.op_class::IntMult           10470      0.01%     65.84% # Class of executed instruction
system.switch_cpus2.op_class::IntDiv                0      0.00%     65.84% # Class of executed instruction
system.switch_cpus2.op_class::FloatAdd            515      0.00%     65.84% # Class of executed instruction
system.switch_cpus2.op_class::FloatCmp              1      0.00%     65.84% # Class of executed instruction
system.switch_cpus2.op_class::FloatCvt              5      0.00%     65.84% # Class of executed instruction
system.switch_cpus2.op_class::FloatMult             1      0.00%     65.84% # Class of executed instruction
system.switch_cpus2.op_class::FloatDiv             16      0.00%     65.84% # Class of executed instruction
system.switch_cpus2.op_class::FloatSqrt             0      0.00%     65.84% # Class of executed instruction
system.switch_cpus2.op_class::SimdAdd               0      0.00%     65.84% # Class of executed instruction
system.switch_cpus2.op_class::SimdAddAcc            0      0.00%     65.84% # Class of executed instruction
system.switch_cpus2.op_class::SimdAlu               0      0.00%     65.84% # Class of executed instruction
system.switch_cpus2.op_class::SimdCmp               0      0.00%     65.84% # Class of executed instruction
system.switch_cpus2.op_class::SimdCvt               0      0.00%     65.84% # Class of executed instruction
system.switch_cpus2.op_class::SimdMisc              0      0.00%     65.84% # Class of executed instruction
system.switch_cpus2.op_class::SimdMult              0      0.00%     65.84% # Class of executed instruction
system.switch_cpus2.op_class::SimdMultAcc            0      0.00%     65.84% # Class of executed instruction
system.switch_cpus2.op_class::SimdShift             0      0.00%     65.84% # Class of executed instruction
system.switch_cpus2.op_class::SimdShiftAcc            0      0.00%     65.84% # Class of executed instruction
system.switch_cpus2.op_class::SimdSqrt              0      0.00%     65.84% # Class of executed instruction
system.switch_cpus2.op_class::SimdFloatAdd            0      0.00%     65.84% # Class of executed instruction
system.switch_cpus2.op_class::SimdFloatAlu            0      0.00%     65.84% # Class of executed instruction
system.switch_cpus2.op_class::SimdFloatCmp            0      0.00%     65.84% # Class of executed instruction
system.switch_cpus2.op_class::SimdFloatCvt            0      0.00%     65.84% # Class of executed instruction
system.switch_cpus2.op_class::SimdFloatDiv            0      0.00%     65.84% # Class of executed instruction
system.switch_cpus2.op_class::SimdFloatMisc            0      0.00%     65.84% # Class of executed instruction
system.switch_cpus2.op_class::SimdFloatMult            0      0.00%     65.84% # Class of executed instruction
system.switch_cpus2.op_class::SimdFloatMultAcc            0      0.00%     65.84% # Class of executed instruction
system.switch_cpus2.op_class::SimdFloatSqrt            0      0.00%     65.84% # Class of executed instruction
system.switch_cpus2.op_class::MemRead        22364165     20.93%     86.77% # Class of executed instruction
system.switch_cpus2.op_class::MemWrite       14069874     13.16%     99.93% # Class of executed instruction
system.switch_cpus2.op_class::IprAccess         72503      0.07%    100.00% # Class of executed instruction
system.switch_cpus2.op_class::InstPrefetch            0      0.00%    100.00% # Class of executed instruction
system.switch_cpus2.op_class::total         106875230                       # Class of executed instruction
system.switch_cpus3.dtb.fetch_hits                  0                       # ITB hits
system.switch_cpus3.dtb.fetch_misses                0                       # ITB misses
system.switch_cpus3.dtb.fetch_acv                   0                       # ITB acv
system.switch_cpus3.dtb.fetch_accesses              0                       # ITB accesses
system.switch_cpus3.dtb.read_hits               41460                       # DTB read hits
system.switch_cpus3.dtb.read_misses               326                       # DTB read misses
system.switch_cpus3.dtb.read_acv                   12                       # DTB read access violations
system.switch_cpus3.dtb.read_accesses            1824                       # DTB read accesses
system.switch_cpus3.dtb.write_hits              23364                       # DTB write hits
system.switch_cpus3.dtb.write_misses               38                       # DTB write misses
system.switch_cpus3.dtb.write_acv                   9                       # DTB write access violations
system.switch_cpus3.dtb.write_accesses            875                       # DTB write accesses
system.switch_cpus3.dtb.data_hits               64824                       # DTB hits
system.switch_cpus3.dtb.data_misses               364                       # DTB misses
system.switch_cpus3.dtb.data_acv                   21                       # DTB access violations
system.switch_cpus3.dtb.data_accesses            2699                       # DTB accesses
system.switch_cpus3.itb.fetch_hits              34562                       # ITB hits
system.switch_cpus3.itb.fetch_misses              125                       # ITB misses
system.switch_cpus3.itb.fetch_acv                   0                       # ITB acv
system.switch_cpus3.itb.fetch_accesses          34687                       # ITB accesses
system.switch_cpus3.itb.read_hits                   0                       # DTB read hits
system.switch_cpus3.itb.read_misses                 0                       # DTB read misses
system.switch_cpus3.itb.read_acv                    0                       # DTB read access violations
system.switch_cpus3.itb.read_accesses               0                       # DTB read accesses
system.switch_cpus3.itb.write_hits                  0                       # DTB write hits
system.switch_cpus3.itb.write_misses                0                       # DTB write misses
system.switch_cpus3.itb.write_acv                   0                       # DTB write access violations
system.switch_cpus3.itb.write_accesses              0                       # DTB write accesses
system.switch_cpus3.itb.data_hits                   0                       # DTB hits
system.switch_cpus3.itb.data_misses                 0                       # DTB misses
system.switch_cpus3.itb.data_acv                    0                       # DTB access violations
system.switch_cpus3.itb.data_accesses               0                       # DTB accesses
system.switch_cpus3.numCycles               107078783                       # number of cpu cycles simulated
system.switch_cpus3.numWorkItemsStarted             0                       # number of work items this cpu started
system.switch_cpus3.numWorkItemsCompleted            0                       # number of work items this cpu completed
system.switch_cpus3.kern.inst.arm                   0                       # number of arm instructions executed
system.switch_cpus3.kern.inst.quiesce               0                       # number of quiesce instructions executed
system.switch_cpus3.kern.inst.hwrei                 0                       # number of hwrei instructions executed
system.switch_cpus3.kern.mode_switch::kernel            0                       # number of protection mode switches
system.switch_cpus3.kern.mode_switch::user            0                       # number of protection mode switches
system.switch_cpus3.kern.mode_switch::idle            0                       # number of protection mode switches
system.switch_cpus3.kern.mode_good::kernel            0                      
system.switch_cpus3.kern.mode_good::user            0                      
system.switch_cpus3.kern.mode_good::idle            0                      
system.switch_cpus3.kern.mode_switch_good::kernel          nan                       # fraction of useful protection mode switches
system.switch_cpus3.kern.mode_switch_good::user          nan                       # fraction of useful protection mode switches
system.switch_cpus3.kern.mode_switch_good::idle          nan                       # fraction of useful protection mode switches
system.switch_cpus3.kern.mode_switch_good::total          nan                       # fraction of useful protection mode switches
system.switch_cpus3.kern.mode_ticks::kernel            0                       # number of ticks spent at the given mode
system.switch_cpus3.kern.mode_ticks::user            0                       # number of ticks spent at the given mode
system.switch_cpus3.kern.mode_ticks::idle            0                       # number of ticks spent at the given mode
system.switch_cpus3.kern.swap_context               0                       # number of times the context was actually changed
system.switch_cpus3.committedInsts             213566                       # Number of instructions committed
system.switch_cpus3.committedOps               213566                       # Number of ops (including micro ops) committed
system.switch_cpus3.num_int_alu_accesses       204734                       # Number of integer alu accesses
system.switch_cpus3.num_fp_alu_accesses           296                       # Number of float alu accesses
system.switch_cpus3.num_func_calls               5991                       # number of times a function call or return occured
system.switch_cpus3.num_conditional_control_insts        21962                       # number of instructions that are conditional controls
system.switch_cpus3.num_int_insts              204734                       # number of integer instructions
system.switch_cpus3.num_fp_insts                  296                       # number of float instructions
system.switch_cpus3.num_int_register_reads       273525                       # number of times the integer registers were read
system.switch_cpus3.num_int_register_writes       157643                       # number of times the integer registers were written
system.switch_cpus3.num_fp_register_reads          153                       # number of times the floating registers were read
system.switch_cpus3.num_fp_register_writes          155                       # number of times the floating registers were written
system.switch_cpus3.num_mem_refs                65987                       # number of memory refs
system.switch_cpus3.num_load_insts              42344                       # Number of load instructions
system.switch_cpus3.num_store_insts             23643                       # Number of store instructions
system.switch_cpus3.num_idle_cycles      106865515.712004                       # Number of idle cycles
system.switch_cpus3.num_busy_cycles      213267.287996                       # Number of busy cycles
system.switch_cpus3.not_idle_fraction        0.001992                       # Percentage of non-idle cycles
system.switch_cpus3.idle_fraction            0.998008                       # Percentage of idle cycles
system.switch_cpus3.Branches                    30658                       # Number of branches fetched
system.switch_cpus3.op_class::No_OpClass         3313      1.55%      1.55% # Class of executed instruction
system.switch_cpus3.op_class::IntAlu           132608     61.98%     63.53% # Class of executed instruction
system.switch_cpus3.op_class::IntMult             362      0.17%     63.70% # Class of executed instruction
system.switch_cpus3.op_class::IntDiv                0      0.00%     63.70% # Class of executed instruction
system.switch_cpus3.op_class::FloatAdd             24      0.01%     63.71% # Class of executed instruction
system.switch_cpus3.op_class::FloatCmp              0      0.00%     63.71% # Class of executed instruction
system.switch_cpus3.op_class::FloatCvt              0      0.00%     63.71% # Class of executed instruction
system.switch_cpus3.op_class::FloatMult             0      0.00%     63.71% # Class of executed instruction
system.switch_cpus3.op_class::FloatDiv              3      0.00%     63.71% # Class of executed instruction
system.switch_cpus3.op_class::FloatSqrt             0      0.00%     63.71% # Class of executed instruction
system.switch_cpus3.op_class::SimdAdd               0      0.00%     63.71% # Class of executed instruction
system.switch_cpus3.op_class::SimdAddAcc            0      0.00%     63.71% # Class of executed instruction
system.switch_cpus3.op_class::SimdAlu               0      0.00%     63.71% # Class of executed instruction
system.switch_cpus3.op_class::SimdCmp               0      0.00%     63.71% # Class of executed instruction
system.switch_cpus3.op_class::SimdCvt               0      0.00%     63.71% # Class of executed instruction
system.switch_cpus3.op_class::SimdMisc              0      0.00%     63.71% # Class of executed instruction
system.switch_cpus3.op_class::SimdMult              0      0.00%     63.71% # Class of executed instruction
system.switch_cpus3.op_class::SimdMultAcc            0      0.00%     63.71% # Class of executed instruction
system.switch_cpus3.op_class::SimdShift             0      0.00%     63.71% # Class of executed instruction
system.switch_cpus3.op_class::SimdShiftAcc            0      0.00%     63.71% # Class of executed instruction
system.switch_cpus3.op_class::SimdSqrt              0      0.00%     63.71% # Class of executed instruction
system.switch_cpus3.op_class::SimdFloatAdd            0      0.00%     63.71% # Class of executed instruction
system.switch_cpus3.op_class::SimdFloatAlu            0      0.00%     63.71% # Class of executed instruction
system.switch_cpus3.op_class::SimdFloatCmp            0      0.00%     63.71% # Class of executed instruction
system.switch_cpus3.op_class::SimdFloatCvt            0      0.00%     63.71% # Class of executed instruction
system.switch_cpus3.op_class::SimdFloatDiv            0      0.00%     63.71% # Class of executed instruction
system.switch_cpus3.op_class::SimdFloatMisc            0      0.00%     63.71% # Class of executed instruction
system.switch_cpus3.op_class::SimdFloatMult            0      0.00%     63.71% # Class of executed instruction
system.switch_cpus3.op_class::SimdFloatMultAcc            0      0.00%     63.71% # Class of executed instruction
system.switch_cpus3.op_class::SimdFloatSqrt            0      0.00%     63.71% # Class of executed instruction
system.switch_cpus3.op_class::MemRead           43744     20.45%     84.16% # Class of executed instruction
system.switch_cpus3.op_class::MemWrite          23652     11.05%     95.21% # Class of executed instruction
system.switch_cpus3.op_class::IprAccess         10245      4.79%    100.00% # Class of executed instruction
system.switch_cpus3.op_class::InstPrefetch            0      0.00%    100.00% # Class of executed instruction
system.switch_cpus3.op_class::total            213951                       # Class of executed instruction
system.switch_cpus4.dtb.fetch_hits                  0                       # ITB hits
system.switch_cpus4.dtb.fetch_misses                0                       # ITB misses
system.switch_cpus4.dtb.fetch_acv                   0                       # ITB acv
system.switch_cpus4.dtb.fetch_accesses              0                       # ITB accesses
system.switch_cpus4.dtb.read_hits              101124                       # DTB read hits
system.switch_cpus4.dtb.read_misses               371                       # DTB read misses
system.switch_cpus4.dtb.read_acv                    0                       # DTB read access violations
system.switch_cpus4.dtb.read_accesses           34049                       # DTB read accesses
system.switch_cpus4.dtb.write_hits              98483                       # DTB write hits
system.switch_cpus4.dtb.write_misses              106                       # DTB write misses
system.switch_cpus4.dtb.write_acv                   5                       # DTB write access violations
system.switch_cpus4.dtb.write_accesses          15516                       # DTB write accesses
system.switch_cpus4.dtb.data_hits              199607                       # DTB hits
system.switch_cpus4.dtb.data_misses               477                       # DTB misses
system.switch_cpus4.dtb.data_acv                    5                       # DTB access violations
system.switch_cpus4.dtb.data_accesses           49565                       # DTB accesses
system.switch_cpus4.itb.fetch_hits             173455                       # ITB hits
system.switch_cpus4.itb.fetch_misses              152                       # ITB misses
system.switch_cpus4.itb.fetch_acv                   0                       # ITB acv
system.switch_cpus4.itb.fetch_accesses         173607                       # ITB accesses
system.switch_cpus4.itb.read_hits                   0                       # DTB read hits
system.switch_cpus4.itb.read_misses                 0                       # DTB read misses
system.switch_cpus4.itb.read_acv                    0                       # DTB read access violations
system.switch_cpus4.itb.read_accesses               0                       # DTB read accesses
system.switch_cpus4.itb.write_hits                  0                       # DTB write hits
system.switch_cpus4.itb.write_misses                0                       # DTB write misses
system.switch_cpus4.itb.write_acv                   0                       # DTB write access violations
system.switch_cpus4.itb.write_accesses              0                       # DTB write accesses
system.switch_cpus4.itb.data_hits                   0                       # DTB hits
system.switch_cpus4.itb.data_misses                 0                       # DTB misses
system.switch_cpus4.itb.data_acv                    0                       # DTB access violations
system.switch_cpus4.itb.data_accesses               0                       # DTB accesses
system.switch_cpus4.numCycles               107496530                       # number of cpu cycles simulated
system.switch_cpus4.numWorkItemsStarted             0                       # number of work items this cpu started
system.switch_cpus4.numWorkItemsCompleted            0                       # number of work items this cpu completed
system.switch_cpus4.kern.inst.arm                   0                       # number of arm instructions executed
system.switch_cpus4.kern.inst.quiesce               0                       # number of quiesce instructions executed
system.switch_cpus4.kern.inst.hwrei                 0                       # number of hwrei instructions executed
system.switch_cpus4.kern.mode_switch::kernel            0                       # number of protection mode switches
system.switch_cpus4.kern.mode_switch::user            0                       # number of protection mode switches
system.switch_cpus4.kern.mode_switch::idle            0                       # number of protection mode switches
system.switch_cpus4.kern.mode_good::kernel            0                      
system.switch_cpus4.kern.mode_good::user            0                      
system.switch_cpus4.kern.mode_good::idle            0                      
system.switch_cpus4.kern.mode_switch_good::kernel          nan                       # fraction of useful protection mode switches
system.switch_cpus4.kern.mode_switch_good::user          nan                       # fraction of useful protection mode switches
system.switch_cpus4.kern.mode_switch_good::idle          nan                       # fraction of useful protection mode switches
system.switch_cpus4.kern.mode_switch_good::total          nan                       # fraction of useful protection mode switches
system.switch_cpus4.kern.mode_ticks::kernel            0                       # number of ticks spent at the given mode
system.switch_cpus4.kern.mode_ticks::user            0                       # number of ticks spent at the given mode
system.switch_cpus4.kern.mode_ticks::idle            0                       # number of ticks spent at the given mode
system.switch_cpus4.kern.swap_context               0                       # number of times the context was actually changed
system.switch_cpus4.committedInsts             533485                       # Number of instructions committed
system.switch_cpus4.committedOps               533485                       # Number of ops (including micro ops) committed
system.switch_cpus4.num_int_alu_accesses       512838                       # Number of integer alu accesses
system.switch_cpus4.num_fp_alu_accesses          3618                       # Number of float alu accesses
system.switch_cpus4.num_func_calls              11987                       # number of times a function call or return occured
system.switch_cpus4.num_conditional_control_insts        52870                       # number of instructions that are conditional controls
system.switch_cpus4.num_int_insts              512838                       # number of integer instructions
system.switch_cpus4.num_fp_insts                 3618                       # number of float instructions
system.switch_cpus4.num_int_register_reads       731575                       # number of times the integer registers were read
system.switch_cpus4.num_int_register_writes       356795                       # number of times the integer registers were written
system.switch_cpus4.num_fp_register_reads         2367                       # number of times the floating registers were read
system.switch_cpus4.num_fp_register_writes         2352                       # number of times the floating registers were written
system.switch_cpus4.num_mem_refs               200779                       # number of memory refs
system.switch_cpus4.num_load_insts             101963                       # Number of load instructions
system.switch_cpus4.num_store_insts             98816                       # Number of store instructions
system.switch_cpus4.num_idle_cycles      106962266.595550                       # Number of idle cycles
system.switch_cpus4.num_busy_cycles      534263.404450                       # Number of busy cycles
system.switch_cpus4.not_idle_fraction        0.004970                       # Percentage of non-idle cycles
system.switch_cpus4.idle_fraction            0.995030                       # Percentage of idle cycles
system.switch_cpus4.Branches                    69455                       # Number of branches fetched
system.switch_cpus4.op_class::No_OpClass        10271      1.92%      1.92% # Class of executed instruction
system.switch_cpus4.op_class::IntAlu           305061     57.13%     59.05% # Class of executed instruction
system.switch_cpus4.op_class::IntMult             810      0.15%     59.21% # Class of executed instruction
system.switch_cpus4.op_class::IntDiv                0      0.00%     59.21% # Class of executed instruction
system.switch_cpus4.op_class::FloatAdd           1172      0.22%     59.43% # Class of executed instruction
system.switch_cpus4.op_class::FloatCmp              0      0.00%     59.43% # Class of executed instruction
system.switch_cpus4.op_class::FloatCvt              0      0.00%     59.43% # Class of executed instruction
system.switch_cpus4.op_class::FloatMult             0      0.00%     59.43% # Class of executed instruction
system.switch_cpus4.op_class::FloatDiv            227      0.04%     59.47% # Class of executed instruction
system.switch_cpus4.op_class::FloatSqrt             0      0.00%     59.47% # Class of executed instruction
system.switch_cpus4.op_class::SimdAdd               0      0.00%     59.47% # Class of executed instruction
system.switch_cpus4.op_class::SimdAddAcc            0      0.00%     59.47% # Class of executed instruction
system.switch_cpus4.op_class::SimdAlu               0      0.00%     59.47% # Class of executed instruction
system.switch_cpus4.op_class::SimdCmp               0      0.00%     59.47% # Class of executed instruction
system.switch_cpus4.op_class::SimdCvt               0      0.00%     59.47% # Class of executed instruction
system.switch_cpus4.op_class::SimdMisc              0      0.00%     59.47% # Class of executed instruction
system.switch_cpus4.op_class::SimdMult              0      0.00%     59.47% # Class of executed instruction
system.switch_cpus4.op_class::SimdMultAcc            0      0.00%     59.47% # Class of executed instruction
system.switch_cpus4.op_class::SimdShift             0      0.00%     59.47% # Class of executed instruction
system.switch_cpus4.op_class::SimdShiftAcc            0      0.00%     59.47% # Class of executed instruction
system.switch_cpus4.op_class::SimdSqrt              0      0.00%     59.47% # Class of executed instruction
system.switch_cpus4.op_class::SimdFloatAdd            0      0.00%     59.47% # Class of executed instruction
system.switch_cpus4.op_class::SimdFloatAlu            0      0.00%     59.47% # Class of executed instruction
system.switch_cpus4.op_class::SimdFloatCmp            0      0.00%     59.47% # Class of executed instruction
system.switch_cpus4.op_class::SimdFloatCvt            0      0.00%     59.47% # Class of executed instruction
system.switch_cpus4.op_class::SimdFloatDiv            0      0.00%     59.47% # Class of executed instruction
system.switch_cpus4.op_class::SimdFloatMisc            0      0.00%     59.47% # Class of executed instruction
system.switch_cpus4.op_class::SimdFloatMult            0      0.00%     59.47% # Class of executed instruction
system.switch_cpus4.op_class::SimdFloatMultAcc            0      0.00%     59.47% # Class of executed instruction
system.switch_cpus4.op_class::SimdFloatSqrt            0      0.00%     59.47% # Class of executed instruction
system.switch_cpus4.op_class::MemRead          104595     19.59%     79.06% # Class of executed instruction
system.switch_cpus4.op_class::MemWrite          98887     18.52%     97.58% # Class of executed instruction
system.switch_cpus4.op_class::IprAccess         12944      2.42%    100.00% # Class of executed instruction
system.switch_cpus4.op_class::InstPrefetch            0      0.00%    100.00% # Class of executed instruction
system.switch_cpus4.op_class::total            533967                       # Class of executed instruction
system.switch_cpus5.dtb.fetch_hits                  0                       # ITB hits
system.switch_cpus5.dtb.fetch_misses                0                       # ITB misses
system.switch_cpus5.dtb.fetch_acv                   0                       # ITB acv
system.switch_cpus5.dtb.fetch_accesses              0                       # ITB accesses
system.switch_cpus5.dtb.read_hits               16941                       # DTB read hits
system.switch_cpus5.dtb.read_misses                 0                       # DTB read misses
system.switch_cpus5.dtb.read_acv                    0                       # DTB read access violations
system.switch_cpus5.dtb.read_accesses               0                       # DTB read accesses
system.switch_cpus5.dtb.write_hits               9272                       # DTB write hits
system.switch_cpus5.dtb.write_misses                0                       # DTB write misses
system.switch_cpus5.dtb.write_acv                   0                       # DTB write access violations
system.switch_cpus5.dtb.write_accesses              0                       # DTB write accesses
system.switch_cpus5.dtb.data_hits               26213                       # DTB hits
system.switch_cpus5.dtb.data_misses                 0                       # DTB misses
system.switch_cpus5.dtb.data_acv                    0                       # DTB access violations
system.switch_cpus5.dtb.data_accesses               0                       # DTB accesses
system.switch_cpus5.itb.fetch_hits              11515                       # ITB hits
system.switch_cpus5.itb.fetch_misses                0                       # ITB misses
system.switch_cpus5.itb.fetch_acv                   0                       # ITB acv
system.switch_cpus5.itb.fetch_accesses          11515                       # ITB accesses
system.switch_cpus5.itb.read_hits                   0                       # DTB read hits
system.switch_cpus5.itb.read_misses                 0                       # DTB read misses
system.switch_cpus5.itb.read_acv                    0                       # DTB read access violations
system.switch_cpus5.itb.read_accesses               0                       # DTB read accesses
system.switch_cpus5.itb.write_hits                  0                       # DTB write hits
system.switch_cpus5.itb.write_misses                0                       # DTB write misses
system.switch_cpus5.itb.write_acv                   0                       # DTB write access violations
system.switch_cpus5.itb.write_accesses              0                       # DTB write accesses
system.switch_cpus5.itb.data_hits                   0                       # DTB hits
system.switch_cpus5.itb.data_misses                 0                       # DTB misses
system.switch_cpus5.itb.data_acv                    0                       # DTB access violations
system.switch_cpus5.itb.data_accesses               0                       # DTB accesses
system.switch_cpus5.numCycles               107080377                       # number of cpu cycles simulated
system.switch_cpus5.numWorkItemsStarted             0                       # number of work items this cpu started
system.switch_cpus5.numWorkItemsCompleted            0                       # number of work items this cpu completed
system.switch_cpus5.kern.inst.arm                   0                       # number of arm instructions executed
system.switch_cpus5.kern.inst.quiesce               0                       # number of quiesce instructions executed
system.switch_cpus5.kern.inst.hwrei                 0                       # number of hwrei instructions executed
system.switch_cpus5.kern.mode_switch::kernel            0                       # number of protection mode switches
system.switch_cpus5.kern.mode_switch::user            0                       # number of protection mode switches
system.switch_cpus5.kern.mode_switch::idle            0                       # number of protection mode switches
system.switch_cpus5.kern.mode_good::kernel            0                      
system.switch_cpus5.kern.mode_good::user            0                      
system.switch_cpus5.kern.mode_good::idle            0                      
system.switch_cpus5.kern.mode_switch_good::kernel          nan                       # fraction of useful protection mode switches
system.switch_cpus5.kern.mode_switch_good::user          nan                       # fraction of useful protection mode switches
system.switch_cpus5.kern.mode_switch_good::idle          nan                       # fraction of useful protection mode switches
system.switch_cpus5.kern.mode_switch_good::total          nan                       # fraction of useful protection mode switches
system.switch_cpus5.kern.mode_ticks::kernel            0                       # number of ticks spent at the given mode
system.switch_cpus5.kern.mode_ticks::user            0                       # number of ticks spent at the given mode
system.switch_cpus5.kern.mode_ticks::idle            0                       # number of ticks spent at the given mode
system.switch_cpus5.kern.swap_context               0                       # number of times the context was actually changed
system.switch_cpus5.committedInsts              74639                       # Number of instructions committed
system.switch_cpus5.committedOps                74639                       # Number of ops (including micro ops) committed
system.switch_cpus5.num_int_alu_accesses        71093                       # Number of integer alu accesses
system.switch_cpus5.num_fp_alu_accesses             0                       # Number of float alu accesses
system.switch_cpus5.num_func_calls               3186                       # number of times a function call or return occured
system.switch_cpus5.num_conditional_control_insts         5129                       # number of instructions that are conditional controls
system.switch_cpus5.num_int_insts               71093                       # number of integer instructions
system.switch_cpus5.num_fp_insts                    0                       # number of float instructions
system.switch_cpus5.num_int_register_reads        96097                       # number of times the integer registers were read
system.switch_cpus5.num_int_register_writes        56199                       # number of times the integer registers were written
system.switch_cpus5.num_fp_register_reads            0                       # number of times the floating registers were read
system.switch_cpus5.num_fp_register_writes            0                       # number of times the floating registers were written
system.switch_cpus5.num_mem_refs                26269                       # number of memory refs
system.switch_cpus5.num_load_insts              16941                       # Number of load instructions
system.switch_cpus5.num_store_insts              9328                       # Number of store instructions
system.switch_cpus5.num_idle_cycles      107006054.856065                       # Number of idle cycles
system.switch_cpus5.num_busy_cycles      74322.143935                       # Number of busy cycles
system.switch_cpus5.not_idle_fraction        0.000694                       # Percentage of non-idle cycles
system.switch_cpus5.idle_fraction            0.999306                       # Percentage of idle cycles
system.switch_cpus5.Branches                     9980                       # Number of branches fetched
system.switch_cpus5.op_class::No_OpClass          495      0.66%      0.66% # Class of executed instruction
system.switch_cpus5.op_class::IntAlu            43321     58.04%     58.70% # Class of executed instruction
system.switch_cpus5.op_class::IntMult             277      0.37%     59.08% # Class of executed instruction
system.switch_cpus5.op_class::IntDiv                0      0.00%     59.08% # Class of executed instruction
system.switch_cpus5.op_class::FloatAdd              0      0.00%     59.08% # Class of executed instruction
system.switch_cpus5.op_class::FloatCmp              0      0.00%     59.08% # Class of executed instruction
system.switch_cpus5.op_class::FloatCvt              0      0.00%     59.08% # Class of executed instruction
system.switch_cpus5.op_class::FloatMult             0      0.00%     59.08% # Class of executed instruction
system.switch_cpus5.op_class::FloatDiv              0      0.00%     59.08% # Class of executed instruction
system.switch_cpus5.op_class::FloatSqrt             0      0.00%     59.08% # Class of executed instruction
system.switch_cpus5.op_class::SimdAdd               0      0.00%     59.08% # Class of executed instruction
system.switch_cpus5.op_class::SimdAddAcc            0      0.00%     59.08% # Class of executed instruction
system.switch_cpus5.op_class::SimdAlu               0      0.00%     59.08% # Class of executed instruction
system.switch_cpus5.op_class::SimdCmp               0      0.00%     59.08% # Class of executed instruction
system.switch_cpus5.op_class::SimdCvt               0      0.00%     59.08% # Class of executed instruction
system.switch_cpus5.op_class::SimdMisc              0      0.00%     59.08% # Class of executed instruction
system.switch_cpus5.op_class::SimdMult              0      0.00%     59.08% # Class of executed instruction
system.switch_cpus5.op_class::SimdMultAcc            0      0.00%     59.08% # Class of executed instruction
system.switch_cpus5.op_class::SimdShift             0      0.00%     59.08% # Class of executed instruction
system.switch_cpus5.op_class::SimdShiftAcc            0      0.00%     59.08% # Class of executed instruction
system.switch_cpus5.op_class::SimdSqrt              0      0.00%     59.08% # Class of executed instruction
system.switch_cpus5.op_class::SimdFloatAdd            0      0.00%     59.08% # Class of executed instruction
system.switch_cpus5.op_class::SimdFloatAlu            0      0.00%     59.08% # Class of executed instruction
system.switch_cpus5.op_class::SimdFloatCmp            0      0.00%     59.08% # Class of executed instruction
system.switch_cpus5.op_class::SimdFloatCvt            0      0.00%     59.08% # Class of executed instruction
system.switch_cpus5.op_class::SimdFloatDiv            0      0.00%     59.08% # Class of executed instruction
system.switch_cpus5.op_class::SimdFloatMisc            0      0.00%     59.08% # Class of executed instruction
system.switch_cpus5.op_class::SimdFloatMult            0      0.00%     59.08% # Class of executed instruction
system.switch_cpus5.op_class::SimdFloatMultAcc            0      0.00%     59.08% # Class of executed instruction
system.switch_cpus5.op_class::SimdFloatSqrt            0      0.00%     59.08% # Class of executed instruction
system.switch_cpus5.op_class::MemRead           17310     23.19%     82.27% # Class of executed instruction
system.switch_cpus5.op_class::MemWrite           9328     12.50%     94.76% # Class of executed instruction
system.switch_cpus5.op_class::IprAccess          3908      5.24%    100.00% # Class of executed instruction
system.switch_cpus5.op_class::InstPrefetch            0      0.00%    100.00% # Class of executed instruction
system.switch_cpus5.op_class::total             74639                       # Class of executed instruction
system.switch_cpus6.dtb.fetch_hits                  0                       # ITB hits
system.switch_cpus6.dtb.fetch_misses                0                       # ITB misses
system.switch_cpus6.dtb.fetch_acv                   0                       # ITB acv
system.switch_cpus6.dtb.fetch_accesses              0                       # ITB accesses
system.switch_cpus6.dtb.read_hits               19531                       # DTB read hits
system.switch_cpus6.dtb.read_misses                 0                       # DTB read misses
system.switch_cpus6.dtb.read_acv                    0                       # DTB read access violations
system.switch_cpus6.dtb.read_accesses               0                       # DTB read accesses
system.switch_cpus6.dtb.write_hits              10314                       # DTB write hits
system.switch_cpus6.dtb.write_misses                0                       # DTB write misses
system.switch_cpus6.dtb.write_acv                   0                       # DTB write access violations
system.switch_cpus6.dtb.write_accesses              0                       # DTB write accesses
system.switch_cpus6.dtb.data_hits               29845                       # DTB hits
system.switch_cpus6.dtb.data_misses                 0                       # DTB misses
system.switch_cpus6.dtb.data_acv                    0                       # DTB access violations
system.switch_cpus6.dtb.data_accesses               0                       # DTB accesses
system.switch_cpus6.itb.fetch_hits              11623                       # ITB hits
system.switch_cpus6.itb.fetch_misses                0                       # ITB misses
system.switch_cpus6.itb.fetch_acv                   0                       # ITB acv
system.switch_cpus6.itb.fetch_accesses          11623                       # ITB accesses
system.switch_cpus6.itb.read_hits                   0                       # DTB read hits
system.switch_cpus6.itb.read_misses                 0                       # DTB read misses
system.switch_cpus6.itb.read_acv                    0                       # DTB read access violations
system.switch_cpus6.itb.read_accesses               0                       # DTB read accesses
system.switch_cpus6.itb.write_hits                  0                       # DTB write hits
system.switch_cpus6.itb.write_misses                0                       # DTB write misses
system.switch_cpus6.itb.write_acv                   0                       # DTB write access violations
system.switch_cpus6.itb.write_accesses              0                       # DTB write accesses
system.switch_cpus6.itb.data_hits                   0                       # DTB hits
system.switch_cpus6.itb.data_misses                 0                       # DTB misses
system.switch_cpus6.itb.data_acv                    0                       # DTB access violations
system.switch_cpus6.itb.data_accesses               0                       # DTB accesses
system.switch_cpus6.numCycles               107084873                       # number of cpu cycles simulated
system.switch_cpus6.numWorkItemsStarted             0                       # number of work items this cpu started
system.switch_cpus6.numWorkItemsCompleted            0                       # number of work items this cpu completed
system.switch_cpus6.kern.inst.arm                   0                       # number of arm instructions executed
system.switch_cpus6.kern.inst.quiesce               0                       # number of quiesce instructions executed
system.switch_cpus6.kern.inst.hwrei                 0                       # number of hwrei instructions executed
system.switch_cpus6.kern.mode_switch::kernel            0                       # number of protection mode switches
system.switch_cpus6.kern.mode_switch::user            0                       # number of protection mode switches
system.switch_cpus6.kern.mode_switch::idle            0                       # number of protection mode switches
system.switch_cpus6.kern.mode_good::kernel            0                      
system.switch_cpus6.kern.mode_good::user            0                      
system.switch_cpus6.kern.mode_good::idle            0                      
system.switch_cpus6.kern.mode_switch_good::kernel          nan                       # fraction of useful protection mode switches
system.switch_cpus6.kern.mode_switch_good::user          nan                       # fraction of useful protection mode switches
system.switch_cpus6.kern.mode_switch_good::idle          nan                       # fraction of useful protection mode switches
system.switch_cpus6.kern.mode_switch_good::total          nan                       # fraction of useful protection mode switches
system.switch_cpus6.kern.mode_ticks::kernel            0                       # number of ticks spent at the given mode
system.switch_cpus6.kern.mode_ticks::user            0                       # number of ticks spent at the given mode
system.switch_cpus6.kern.mode_ticks::idle            0                       # number of ticks spent at the given mode
system.switch_cpus6.kern.swap_context               0                       # number of times the context was actually changed
system.switch_cpus6.committedInsts              88763                       # Number of instructions committed
system.switch_cpus6.committedOps                88763                       # Number of ops (including micro ops) committed
system.switch_cpus6.num_int_alu_accesses        85009                       # Number of integer alu accesses
system.switch_cpus6.num_fp_alu_accesses             0                       # Number of float alu accesses
system.switch_cpus6.num_func_calls               3654                       # number of times a function call or return occured
system.switch_cpus6.num_conditional_control_insts         6602                       # number of instructions that are conditional controls
system.switch_cpus6.num_int_insts               85009                       # number of integer instructions
system.switch_cpus6.num_fp_insts                    0                       # number of float instructions
system.switch_cpus6.num_int_register_reads       116089                       # number of times the integer registers were read
system.switch_cpus6.num_int_register_writes        67378                       # number of times the integer registers were written
system.switch_cpus6.num_fp_register_reads            0                       # number of times the floating registers were read
system.switch_cpus6.num_fp_register_writes            0                       # number of times the floating registers were written
system.switch_cpus6.num_mem_refs                29901                       # number of memory refs
system.switch_cpus6.num_load_insts              19531                       # Number of load instructions
system.switch_cpus6.num_store_insts             10370                       # Number of store instructions
system.switch_cpus6.num_idle_cycles      106996472.543611                       # Number of idle cycles
system.switch_cpus6.num_busy_cycles      88400.456389                       # Number of busy cycles
system.switch_cpus6.not_idle_fraction        0.000826                       # Percentage of non-idle cycles
system.switch_cpus6.idle_fraction            0.999174                       # Percentage of idle cycles
system.switch_cpus6.Branches                    12095                       # Number of branches fetched
system.switch_cpus6.op_class::No_OpClass          511      0.58%      0.58% # Class of executed instruction
system.switch_cpus6.op_class::IntAlu            53683     60.48%     61.05% # Class of executed instruction
system.switch_cpus6.op_class::IntMult             337      0.38%     61.43% # Class of executed instruction
system.switch_cpus6.op_class::IntDiv                0      0.00%     61.43% # Class of executed instruction
system.switch_cpus6.op_class::FloatAdd              0      0.00%     61.43% # Class of executed instruction
system.switch_cpus6.op_class::FloatCmp              0      0.00%     61.43% # Class of executed instruction
system.switch_cpus6.op_class::FloatCvt              0      0.00%     61.43% # Class of executed instruction
system.switch_cpus6.op_class::FloatMult             0      0.00%     61.43% # Class of executed instruction
system.switch_cpus6.op_class::FloatDiv              0      0.00%     61.43% # Class of executed instruction
system.switch_cpus6.op_class::FloatSqrt             0      0.00%     61.43% # Class of executed instruction
system.switch_cpus6.op_class::SimdAdd               0      0.00%     61.43% # Class of executed instruction
system.switch_cpus6.op_class::SimdAddAcc            0      0.00%     61.43% # Class of executed instruction
system.switch_cpus6.op_class::SimdAlu               0      0.00%     61.43% # Class of executed instruction
system.switch_cpus6.op_class::SimdCmp               0      0.00%     61.43% # Class of executed instruction
system.switch_cpus6.op_class::SimdCvt               0      0.00%     61.43% # Class of executed instruction
system.switch_cpus6.op_class::SimdMisc              0      0.00%     61.43% # Class of executed instruction
system.switch_cpus6.op_class::SimdMult              0      0.00%     61.43% # Class of executed instruction
system.switch_cpus6.op_class::SimdMultAcc            0      0.00%     61.43% # Class of executed instruction
system.switch_cpus6.op_class::SimdShift             0      0.00%     61.43% # Class of executed instruction
system.switch_cpus6.op_class::SimdShiftAcc            0      0.00%     61.43% # Class of executed instruction
system.switch_cpus6.op_class::SimdSqrt              0      0.00%     61.43% # Class of executed instruction
system.switch_cpus6.op_class::SimdFloatAdd            0      0.00%     61.43% # Class of executed instruction
system.switch_cpus6.op_class::SimdFloatAlu            0      0.00%     61.43% # Class of executed instruction
system.switch_cpus6.op_class::SimdFloatCmp            0      0.00%     61.43% # Class of executed instruction
system.switch_cpus6.op_class::SimdFloatCvt            0      0.00%     61.43% # Class of executed instruction
system.switch_cpus6.op_class::SimdFloatDiv            0      0.00%     61.43% # Class of executed instruction
system.switch_cpus6.op_class::SimdFloatMisc            0      0.00%     61.43% # Class of executed instruction
system.switch_cpus6.op_class::SimdFloatMult            0      0.00%     61.43% # Class of executed instruction
system.switch_cpus6.op_class::SimdFloatMultAcc            0      0.00%     61.43% # Class of executed instruction
system.switch_cpus6.op_class::SimdFloatSqrt            0      0.00%     61.43% # Class of executed instruction
system.switch_cpus6.op_class::MemRead           19906     22.43%     83.86% # Class of executed instruction
system.switch_cpus6.op_class::MemWrite          10370     11.68%     95.54% # Class of executed instruction
system.switch_cpus6.op_class::IprAccess          3956      4.46%    100.00% # Class of executed instruction
system.switch_cpus6.op_class::InstPrefetch            0      0.00%    100.00% # Class of executed instruction
system.switch_cpus6.op_class::total             88763                       # Class of executed instruction
system.switch_cpus7.dtb.fetch_hits                  0                       # ITB hits
system.switch_cpus7.dtb.fetch_misses                0                       # ITB misses
system.switch_cpus7.dtb.fetch_acv                   0                       # ITB acv
system.switch_cpus7.dtb.fetch_accesses              0                       # ITB accesses
system.switch_cpus7.dtb.read_hits               16797                       # DTB read hits
system.switch_cpus7.dtb.read_misses                 0                       # DTB read misses
system.switch_cpus7.dtb.read_acv                    0                       # DTB read access violations
system.switch_cpus7.dtb.read_accesses               0                       # DTB read accesses
system.switch_cpus7.dtb.write_hits               9279                       # DTB write hits
system.switch_cpus7.dtb.write_misses                0                       # DTB write misses
system.switch_cpus7.dtb.write_acv                   0                       # DTB write access violations
system.switch_cpus7.dtb.write_accesses              0                       # DTB write accesses
system.switch_cpus7.dtb.data_hits               26076                       # DTB hits
system.switch_cpus7.dtb.data_misses                 0                       # DTB misses
system.switch_cpus7.dtb.data_acv                    0                       # DTB access violations
system.switch_cpus7.dtb.data_accesses               0                       # DTB accesses
system.switch_cpus7.itb.fetch_hits              11533                       # ITB hits
system.switch_cpus7.itb.fetch_misses                0                       # ITB misses
system.switch_cpus7.itb.fetch_acv                   0                       # ITB acv
system.switch_cpus7.itb.fetch_accesses          11533                       # ITB accesses
system.switch_cpus7.itb.read_hits                   0                       # DTB read hits
system.switch_cpus7.itb.read_misses                 0                       # DTB read misses
system.switch_cpus7.itb.read_acv                    0                       # DTB read access violations
system.switch_cpus7.itb.read_accesses               0                       # DTB read accesses
system.switch_cpus7.itb.write_hits                  0                       # DTB write hits
system.switch_cpus7.itb.write_misses                0                       # DTB write misses
system.switch_cpus7.itb.write_acv                   0                       # DTB write access violations
system.switch_cpus7.itb.write_accesses              0                       # DTB write accesses
system.switch_cpus7.itb.data_hits                   0                       # DTB hits
system.switch_cpus7.itb.data_misses                 0                       # DTB misses
system.switch_cpus7.itb.data_acv                    0                       # DTB access violations
system.switch_cpus7.itb.data_accesses               0                       # DTB accesses
system.switch_cpus7.numCycles               107083900                       # number of cpu cycles simulated
system.switch_cpus7.numWorkItemsStarted             0                       # number of work items this cpu started
system.switch_cpus7.numWorkItemsCompleted            0                       # number of work items this cpu completed
system.switch_cpus7.kern.inst.arm                   0                       # number of arm instructions executed
system.switch_cpus7.kern.inst.quiesce               0                       # number of quiesce instructions executed
system.switch_cpus7.kern.inst.hwrei                 0                       # number of hwrei instructions executed
system.switch_cpus7.kern.mode_switch::kernel            0                       # number of protection mode switches
system.switch_cpus7.kern.mode_switch::user            0                       # number of protection mode switches
system.switch_cpus7.kern.mode_switch::idle            0                       # number of protection mode switches
system.switch_cpus7.kern.mode_good::kernel            0                      
system.switch_cpus7.kern.mode_good::user            0                      
system.switch_cpus7.kern.mode_good::idle            0                      
system.switch_cpus7.kern.mode_switch_good::kernel          nan                       # fraction of useful protection mode switches
system.switch_cpus7.kern.mode_switch_good::user          nan                       # fraction of useful protection mode switches
system.switch_cpus7.kern.mode_switch_good::idle          nan                       # fraction of useful protection mode switches
system.switch_cpus7.kern.mode_switch_good::total          nan                       # fraction of useful protection mode switches
system.switch_cpus7.kern.mode_ticks::kernel            0                       # number of ticks spent at the given mode
system.switch_cpus7.kern.mode_ticks::user            0                       # number of ticks spent at the given mode
system.switch_cpus7.kern.mode_ticks::idle            0                       # number of ticks spent at the given mode
system.switch_cpus7.kern.swap_context               0                       # number of times the context was actually changed
system.switch_cpus7.committedInsts              74370                       # Number of instructions committed
system.switch_cpus7.committedOps                74370                       # Number of ops (including micro ops) committed
system.switch_cpus7.num_int_alu_accesses        70818                       # Number of integer alu accesses
system.switch_cpus7.num_fp_alu_accesses             0                       # Number of float alu accesses
system.switch_cpus7.num_func_calls               3190                       # number of times a function call or return occured
system.switch_cpus7.num_conditional_control_insts         4980                       # number of instructions that are conditional controls
system.switch_cpus7.num_int_insts               70818                       # number of integer instructions
system.switch_cpus7.num_fp_insts                    0                       # number of float instructions
system.switch_cpus7.num_int_register_reads        95821                       # number of times the integer registers were read
system.switch_cpus7.num_int_register_writes        56068                       # number of times the integer registers were written
system.switch_cpus7.num_fp_register_reads            0                       # number of times the floating registers were read
system.switch_cpus7.num_fp_register_writes            0                       # number of times the floating registers were written
system.switch_cpus7.num_mem_refs                26132                       # number of memory refs
system.switch_cpus7.num_load_insts              16797                       # Number of load instructions
system.switch_cpus7.num_store_insts              9335                       # Number of store instructions
system.switch_cpus7.num_idle_cycles      107009843.478813                       # Number of idle cycles
system.switch_cpus7.num_busy_cycles      74056.521187                       # Number of busy cycles
system.switch_cpus7.not_idle_fraction        0.000692                       # Percentage of non-idle cycles
system.switch_cpus7.idle_fraction            0.999308                       # Percentage of idle cycles
system.switch_cpus7.Branches                     9838                       # Number of branches fetched
system.switch_cpus7.op_class::No_OpClass          493      0.66%      0.66% # Class of executed instruction
system.switch_cpus7.op_class::IntAlu            43180     58.06%     58.72% # Class of executed instruction
system.switch_cpus7.op_class::IntMult             277      0.37%     59.10% # Class of executed instruction
system.switch_cpus7.op_class::IntDiv                0      0.00%     59.10% # Class of executed instruction
system.switch_cpus7.op_class::FloatAdd              0      0.00%     59.10% # Class of executed instruction
system.switch_cpus7.op_class::FloatCmp              0      0.00%     59.10% # Class of executed instruction
system.switch_cpus7.op_class::FloatCvt              0      0.00%     59.10% # Class of executed instruction
system.switch_cpus7.op_class::FloatMult             0      0.00%     59.10% # Class of executed instruction
system.switch_cpus7.op_class::FloatDiv              0      0.00%     59.10% # Class of executed instruction
system.switch_cpus7.op_class::FloatSqrt             0      0.00%     59.10% # Class of executed instruction
system.switch_cpus7.op_class::SimdAdd               0      0.00%     59.10% # Class of executed instruction
system.switch_cpus7.op_class::SimdAddAcc            0      0.00%     59.10% # Class of executed instruction
system.switch_cpus7.op_class::SimdAlu               0      0.00%     59.10% # Class of executed instruction
system.switch_cpus7.op_class::SimdCmp               0      0.00%     59.10% # Class of executed instruction
system.switch_cpus7.op_class::SimdCvt               0      0.00%     59.10% # Class of executed instruction
system.switch_cpus7.op_class::SimdMisc              0      0.00%     59.10% # Class of executed instruction
system.switch_cpus7.op_class::SimdMult              0      0.00%     59.10% # Class of executed instruction
system.switch_cpus7.op_class::SimdMultAcc            0      0.00%     59.10% # Class of executed instruction
system.switch_cpus7.op_class::SimdShift             0      0.00%     59.10% # Class of executed instruction
system.switch_cpus7.op_class::SimdShiftAcc            0      0.00%     59.10% # Class of executed instruction
system.switch_cpus7.op_class::SimdSqrt              0      0.00%     59.10% # Class of executed instruction
system.switch_cpus7.op_class::SimdFloatAdd            0      0.00%     59.10% # Class of executed instruction
system.switch_cpus7.op_class::SimdFloatAlu            0      0.00%     59.10% # Class of executed instruction
system.switch_cpus7.op_class::SimdFloatCmp            0      0.00%     59.10% # Class of executed instruction
system.switch_cpus7.op_class::SimdFloatCvt            0      0.00%     59.10% # Class of executed instruction
system.switch_cpus7.op_class::SimdFloatDiv            0      0.00%     59.10% # Class of executed instruction
system.switch_cpus7.op_class::SimdFloatMisc            0      0.00%     59.10% # Class of executed instruction
system.switch_cpus7.op_class::SimdFloatMult            0      0.00%     59.10% # Class of executed instruction
system.switch_cpus7.op_class::SimdFloatMultAcc            0      0.00%     59.10% # Class of executed instruction
system.switch_cpus7.op_class::SimdFloatSqrt            0      0.00%     59.10% # Class of executed instruction
system.switch_cpus7.op_class::MemRead           17168     23.08%     82.18% # Class of executed instruction
system.switch_cpus7.op_class::MemWrite           9336     12.55%     94.73% # Class of executed instruction
system.switch_cpus7.op_class::IprAccess          3916      5.27%    100.00% # Class of executed instruction
system.switch_cpus7.op_class::InstPrefetch            0      0.00%    100.00% # Class of executed instruction
system.switch_cpus7.op_class::total             74370                       # Class of executed instruction
system.tol2bus.snoop_filter.tot_requests       711244                       # Total number of requests made to the snoop filter.
system.tol2bus.snoop_filter.hit_single_requests       339181                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.tol2bus.snoop_filter.hit_multi_requests        38561                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.tol2bus.snoop_filter.tot_snoops           7681                       # Total number of snoops made to the snoop filter.
system.tol2bus.snoop_filter.hit_single_snoops         4487                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.tol2bus.snoop_filter.hit_multi_snoops         3194                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.tol2bus.trans_dist::ReadReq                990                       # Transaction distribution
system.tol2bus.trans_dist::ReadResp            312027                       # Transaction distribution
system.tol2bus.trans_dist::WriteReq              1177                       # Transaction distribution
system.tol2bus.trans_dist::WriteResp             1177                       # Transaction distribution
system.tol2bus.trans_dist::WritebackDirty       212561                       # Transaction distribution
system.tol2bus.trans_dist::WritebackClean        55023                       # Transaction distribution
system.tol2bus.trans_dist::CleanEvict           65374                       # Transaction distribution
system.tol2bus.trans_dist::UpgradeReq             470                       # Transaction distribution
system.tol2bus.trans_dist::SCUpgradeReq           271                       # Transaction distribution
system.tol2bus.trans_dist::UpgradeResp            741                       # Transaction distribution
system.tol2bus.trans_dist::ReadExReq            44934                       # Transaction distribution
system.tol2bus.trans_dist::ReadExResp           44934                       # Transaction distribution
system.tol2bus.trans_dist::ReadCleanReq         67001                       # Transaction distribution
system.tol2bus.trans_dist::ReadSharedReq       244036                       # Transaction distribution
system.tol2bus.pkt_count_system.cpu0.icache.mem_side::system.l2.cpu_side         1160                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu0.dcache.mem_side::system.l2.cpu_side         4596                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu1.icache.mem_side::system.l2.cpu_side          592                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu1.dcache.mem_side::system.l2.cpu_side          924                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu2.icache.mem_side::system.l2.cpu_side       168861                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu2.dcache.mem_side::system.l2.cpu_side       806967                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu3.icache.mem_side::system.l2.cpu_side         3646                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu3.dcache.mem_side::system.l2.cpu_side         7121                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu4.icache.mem_side::system.l2.cpu_side        12702                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu4.dcache.mem_side::system.l2.cpu_side        38300                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu5.icache.mem_side::system.l2.cpu_side          580                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu5.dcache.mem_side::system.l2.cpu_side         1388                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu6.icache.mem_side::system.l2.cpu_side          873                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu6.dcache.mem_side::system.l2.cpu_side         1443                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu7.icache.mem_side::system.l2.cpu_side          611                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu7.dcache.mem_side::system.l2.cpu_side          952                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count::total               1050716                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu0.icache.mem_side::system.l2.cpu_side        41536                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu0.dcache.mem_side::system.l2.cpu_side        30435                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu1.icache.mem_side::system.l2.cpu_side        19776                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu1.dcache.mem_side::system.l2.cpu_side        24256                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu2.icache.mem_side::system.l2.cpu_side      7039744                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu2.dcache.mem_side::system.l2.cpu_side     30346186                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu3.icache.mem_side::system.l2.cpu_side       134656                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu3.dcache.mem_side::system.l2.cpu_side       232336                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu4.icache.mem_side::system.l2.cpu_side       504704                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu4.dcache.mem_side::system.l2.cpu_side      1366264                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu5.icache.mem_side::system.l2.cpu_side        18688                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu5.dcache.mem_side::system.l2.cpu_side        38400                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu6.icache.mem_side::system.l2.cpu_side        29248                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu6.dcache.mem_side::system.l2.cpu_side        42560                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu7.icache.mem_side::system.l2.cpu_side        21184                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu7.dcache.mem_side::system.l2.cpu_side        25280                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size::total               39915253                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.snoops                          237310                       # Total snoops (count)
system.tol2bus.snoop_fanout::samples           950714                       # Request fanout histogram
system.tol2bus.snoop_fanout::mean            0.244383                       # Request fanout histogram
system.tol2bus.snoop_fanout::stdev           1.193522                       # Request fanout histogram
system.tol2bus.snoop_fanout::underflows             0      0.00%      0.00% # Request fanout histogram
system.tol2bus.snoop_fanout::0                 898280     94.48%     94.48% # Request fanout histogram
system.tol2bus.snoop_fanout::1                  16293      1.71%     96.20% # Request fanout histogram
system.tol2bus.snoop_fanout::2                   3408      0.36%     96.56% # Request fanout histogram
system.tol2bus.snoop_fanout::3                   1893      0.20%     96.76% # Request fanout histogram
system.tol2bus.snoop_fanout::4                   1415      0.15%     96.90% # Request fanout histogram
system.tol2bus.snoop_fanout::5                   1946      0.20%     97.11% # Request fanout histogram
system.tol2bus.snoop_fanout::6                   4619      0.49%     97.60% # Request fanout histogram
system.tol2bus.snoop_fanout::7                  22434      2.36%     99.96% # Request fanout histogram
system.tol2bus.snoop_fanout::8                    426      0.04%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::9                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::10                     0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::11                     0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::12                     0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::13                     0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::14                     0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::15                     0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::16                     0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::overflows              0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::min_value              0                       # Request fanout histogram
system.tol2bus.snoop_fanout::max_value              8                       # Request fanout histogram
system.tol2bus.snoop_fanout::total             950714                       # Request fanout histogram
system.tsunami.ethernet.descDMAReads                0                       # Number of descriptors the device read w/ DMA
system.tsunami.ethernet.descDMAWrites               0                       # Number of descriptors the device wrote w/ DMA
system.tsunami.ethernet.descDmaReadBytes            0                       # number of descriptor bytes read w/ DMA
system.tsunami.ethernet.descDmaWriteBytes            0                       # number of descriptor bytes write w/ DMA
system.tsunami.ethernet.postedSwi                   0                       # number of software interrupts posted to CPU
system.tsunami.ethernet.coalescedSwi              nan                       # average number of Swi's coalesced into each post
system.tsunami.ethernet.totalSwi                    0                       # total number of Swi written to ISR
system.tsunami.ethernet.postedRxIdle                0                       # number of rxIdle interrupts posted to CPU
system.tsunami.ethernet.coalescedRxIdle           nan                       # average number of RxIdle's coalesced into each post
system.tsunami.ethernet.totalRxIdle                 0                       # total number of RxIdle written to ISR
system.tsunami.ethernet.postedRxOk                  0                       # number of RxOk interrupts posted to CPU
system.tsunami.ethernet.coalescedRxOk             nan                       # average number of RxOk's coalesced into each post
system.tsunami.ethernet.totalRxOk                   0                       # total number of RxOk written to ISR
system.tsunami.ethernet.postedRxDesc                0                       # number of RxDesc interrupts posted to CPU
system.tsunami.ethernet.coalescedRxDesc           nan                       # average number of RxDesc's coalesced into each post
system.tsunami.ethernet.totalRxDesc                 0                       # total number of RxDesc written to ISR
system.tsunami.ethernet.postedTxOk                  0                       # number of TxOk interrupts posted to CPU
system.tsunami.ethernet.coalescedTxOk             nan                       # average number of TxOk's coalesced into each post
system.tsunami.ethernet.totalTxOk                   0                       # total number of TxOk written to ISR
system.tsunami.ethernet.postedTxIdle                0                       # number of TxIdle interrupts posted to CPU
system.tsunami.ethernet.coalescedTxIdle           nan                       # average number of TxIdle's coalesced into each post
system.tsunami.ethernet.totalTxIdle                 0                       # total number of TxIdle written to ISR
system.tsunami.ethernet.postedTxDesc                0                       # number of TxDesc interrupts posted to CPU
system.tsunami.ethernet.coalescedTxDesc           nan                       # average number of TxDesc's coalesced into each post
system.tsunami.ethernet.totalTxDesc                 0                       # total number of TxDesc written to ISR
system.tsunami.ethernet.postedRxOrn                 0                       # number of RxOrn posted to CPU
system.tsunami.ethernet.coalescedRxOrn            nan                       # average number of RxOrn's coalesced into each post
system.tsunami.ethernet.totalRxOrn                  0                       # total number of RxOrn written to ISR
system.tsunami.ethernet.coalescedTotal            nan                       # average number of interrupts coalesced into each post
system.tsunami.ethernet.postedInterrupts            0                       # number of posts to CPU
system.tsunami.ethernet.droppedPackets              0                       # number of packets dropped

---------- End Simulation Statistics   ----------
