Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
--------------------------------------------------------------------------------------
| Tool Version : Vivado v.2019.1 (win64) Build 2552052 Fri May 24 14:49:42 MDT 2019
| Date         : Sun Jul 11 19:05:06 2021
| Host         : Nick running 64-bit major release  (build 9200)
| Command      : report_control_sets -verbose -file filter_px_control_sets_placed.rpt
| Design       : filter_px
| Device       : xc7vx485t
--------------------------------------------------------------------------------------

Control Set Information

Table of Contents
-----------------
1. Summary
2. Histogram
3. Flip-Flop Distribution
4. Detailed Control Set Information

1. Summary
----------

+----------------------------------------------------------+-------+
|                          Status                          | Count |
+----------------------------------------------------------+-------+
| Total control sets                                       |    13 |
|    Minimum number of control sets                        |    13 |
|    Addition due to synthesis replication                 |     0 |
|    Addition due to physical synthesis replication        |     0 |
| Unused register locations in slices containing registers |    35 |
+----------------------------------------------------------+-------+
* Control sets can be merged at opt_design using control_set_merge or merge_equivalent_drivers
** Run report_qor_suggestions for automated merging and remapping suggestions


2. Histogram
------------

+--------------------+-------+
|       Fanout       | Count |
+--------------------+-------+
| Total control sets |    13 |
| >= 0 to < 4        |     0 |
| >= 4 to < 6        |     2 |
| >= 6 to < 8        |     0 |
| >= 8 to < 10       |     5 |
| >= 10 to < 12      |     0 |
| >= 12 to < 14      |     0 |
| >= 14 to < 16      |     0 |
| >= 16              |     6 |
+--------------------+-------+
* Control sets can be remapped at either synth_design or opt_design


3. Flip-Flop Distribution
-------------------------

+--------------+-----------------------+------------------------+-----------------+--------------+
| Clock Enable | Synchronous Set/Reset | Asynchronous Set/Reset | Total Registers | Total Slices |
+--------------+-----------------------+------------------------+-----------------+--------------+
| No           | No                    | No                     |             161 |           44 |
| No           | No                    | Yes                    |               0 |            0 |
| No           | Yes                   | No                     |               8 |            4 |
| Yes          | No                    | No                     |             250 |           90 |
| Yes          | No                    | Yes                    |               0 |            0 |
| Yes          | Yes                   | No                     |              34 |            8 |
+--------------+-----------------------+------------------------+-----------------+--------------+


4. Detailed Control Set Information
-----------------------------------

+----------------+---------------------------------------------------------------------+--------------------------+------------------+----------------+
|  Clock Signal  |                            Enable Signal                            |     Set/Reset Signal     | Slice Load Count | Bel Load Count |
+----------------+---------------------------------------------------------------------+--------------------------+------------------+----------------+
|  clk_IBUF_BUFG | crc_encoder/i[3]_i_2_n_0                                            | crc_encoder/i[3]_i_1_n_0 |                1 |              4 |
|  clk_IBUF_BUFG | crc_encoder/k[3]_i_2_n_0                                            | crc_encoder/k[3]_i_1_n_0 |                1 |              4 |
|  clk_IBUF_BUFG |                                                                     | rst_IBUF                 |                4 |              8 |
|  clk_IBUF_BUFG | crc_encoder/x[7]_i_2_n_0                                            | crc_encoder/x[7]_i_1_n_0 |                1 |              8 |
|  clk_IBUF_BUFG | crc_encoder/crc_out0                                                |                          |                3 |              8 |
|  clk_IBUF_BUFG | square/U0/i_synth/i_synth/gen_sqrt.square_root/gen_rdy_int/CE26_out |                          |                4 |              8 |
|  clk_IBUF_BUFG | pixel[7]_i_1_n_0                                                    |                          |                2 |              9 |
|  clk_IBUF_BUFG | enables_reg_n_0_[6]                                                 | rst_IBUF                 |                5 |             18 |
|  clk_IBUF_BUFG | enables_reg_n_0_[4]                                                 |                          |                8 |             32 |
|  clk_IBUF_BUFG | enables_reg_n_0_[3]                                                 |                          |               14 |             34 |
|  clk_IBUF_BUFG | enable                                                              |                          |               22 |             64 |
|  clk_IBUF_BUFG | aclken                                                              |                          |               37 |            103 |
|  clk_IBUF_BUFG |                                                                     |                          |               44 |            161 |
+----------------+---------------------------------------------------------------------+--------------------------+------------------+----------------+


