From c82b158bada936f670000c6fb0b1f6cf72b58ce1 Mon Sep 17 00:00:00 2001
From: dapeyuan <dapeyuan@codeaurora.org>
Date: Mon, 15 Jul 2019 17:30:26 +0800
Subject: [PATCH] Add instruction set extension to compile with GCC8.2

Change-Id: I52ca38123dd580a92dbe7163eaeff5556175b8e7
---
 platform/msm_shared/scm.c | 5 ++++-
 1 file changed, 4 insertions(+), 1 deletion(-)

diff --git a/platform/msm_shared/scm.c b/platform/msm_shared/scm.c
index 4e600e3..89bad94 100644
--- a/platform/msm_shared/scm.c
+++ b/platform/msm_shared/scm.c
@@ -207,7 +207,7 @@ static uint32_t smc(uint32_t cmd_addr)
 	register uint32_t r0 __asm__("r0") = 1;
 	register uint32_t r1 __asm__("r1") = (uint32_t) & context_id;
 	register uint32_t r2 __asm__("r2") = cmd_addr;
- __asm__("1:smc	#0	@ switch to secure world\n" "cmp	r0, #1				\n" "beq	1b				\n": "=r"(r0): "r"(r0), "r"(r1), "r"(r2):"r3", "cc");
+ __asm__(".arch_extension sec\n" "1:smc	#0	@ switch to secure world\n" "cmp	r0, #1				\n" "beq	1b				\n": "=r"(r0): "r"(r0), "r"(r1), "r"(r2):"r3", "cc");
 	return r0;
 }
 
@@ -230,6 +230,7 @@ static int scm_call_atomic(uint32_t svc, uint32_t cmd, uint32_t arg1)
 		__asmeq("%1", "r0")
 		__asmeq("%2", "r1")
 		__asmeq("%3", "r2")
+		".arch_extension sec\n"
 		"smc    #0  @ switch to secure world\n"
 		: "=r" (r0)
 		: "r" (r0), "r" (r1), "r" (r2)
@@ -261,6 +262,7 @@ int scm_call_atomic2(uint32_t svc, uint32_t cmd, uint32_t arg1, uint32_t arg2)
 		__asmeq("%2", "r1")
 		__asmeq("%3", "r2")
 		__asmeq("%4", "r3")
+		".arch_extension sec\n"
 		"smc	#0	@ switch to secure world\n"
 		: "=r" (r0)
 		: "r" (r0), "r" (r1), "r" (r2), "r" (r3));
@@ -1208,6 +1210,7 @@ static uint32_t scm_call_a32(uint32_t x0, uint32_t x1, uint32_t x2, uint32_t x3,
 			__asmeq("%8", "r4")
 			__asmeq("%9", "r5")
 			__asmeq("%10", "r6")
+			".arch_extension sec\n"
 			"smc    #0  @ switch to secure world\n"
 			: "=r" (r0), "=r" (r1), "=r" (r2), "=r" (r3)
 			: "r" (r0), "r" (r1), "r" (r2), "r" (r3), "r" (r4), "r" (r5), "r" (r6));
-- 
1.9.1

