#include "sched/ai_sched.h"
#include "hal/hal.h"
#include "hal/hal_timer.h"
#include "hal/riscv_bsp.h"
#include "secure_boot.h"

#include "../../arch/riscv/boot/sbi.h"

// RISC-V Specific HAL Implementation (RV64 / Shakti)

static uint64_t g_boot_hart_id;
static uint64_t g_boot_fdt_ptr;

int hal_secure_boot_arch_check(const bharat_boot_policy_t *policy) {
  if (!policy) {
    return -1;
  }

  if (policy->security_level == BHARAT_BOOT_SECURITY_ENFORCED &&
      g_boot_fdt_ptr == 0U) {
    return -2;
  }

  return 0;
}

void hal_core_notify(uint32_t target_core, uint64_t payload_or_reason) {
  hal_send_ipi_payload(target_core, payload_or_reason);
}

void hal_core_wait_event(void) {
  __asm__ volatile("wfi" : : : "memory");
}

void hal_core_poll_event(void) {
  // Polling check logic can be added here
}

void hal_riscv_set_boot_info(uint64_t hart_id, uint64_t fdt_ptr) {
  g_boot_hart_id = hart_id;
  g_boot_fdt_ptr = fdt_ptr;
}

uint64_t hal_riscv_boot_hart_id(void) { return g_boot_hart_id; }

uint64_t hal_riscv_boot_fdt_ptr(void) { return g_boot_fdt_ptr; }

static void hal_riscv_send_ipi_payload(const unsigned long *hart_mask,
                                uint64_t payload) {
  sbi_send_ipi_payload(hart_mask, payload);
}

void hal_send_ipi_payload(uint32_t target_core, uint64_t payload) {
  // This is a real SBI-backed implementation, not a placeholder.
  // Ensure the target_core ID maps 1:1 with the hartid used by SBI.
  unsigned long hart_mask = (1UL << target_core);
  hal_riscv_send_ipi_payload(&hart_mask, payload);
}

void hal_cpu_halt(void) {
  // Wait for interrupt instruction
  __asm__ volatile("wfi");
}

void hal_cpu_reboot(void) {
  sbi_system_reset(0, 0);
  while (1) {
    __asm__ volatile("wfi");
  }
}

// TODO: Needs refactor: #include directive placed mid-file for dependency/order compatibility.
#include "trap.h"

bool hal_cpu_is_syscall(const void *trap_frame) {
    if (!trap_frame) return false;
    const trap_frame_t *tf = (const trap_frame_t *)trap_frame;
    return (tf->cause == 8); // Environment call from U-mode
}

bool hal_cpu_is_page_fault(const void *trap_frame) {
    if (!trap_frame) return false;
    const trap_frame_t *tf = (const trap_frame_t *)trap_frame;
    return (tf->cause == 12 || tf->cause == 13 || tf->cause == 15); // Instruction/Load/Store page fault
}

bool hal_cpu_is_access_fault(const void *trap_frame) {
    if (!trap_frame) return false;
    const trap_frame_t *tf = (const trap_frame_t *)trap_frame;
    return (tf->cause == 1 || tf->cause == 5 || tf->cause == 7); // Instruction/Load/Store access fault
}

bool hal_cpu_is_fp_simd_fault(const void *trap_frame) {
    // RISC-V usually triggers Illegal Instruction (cause 2) for disabled FP.
    // We let hal_cpu_is_illegal_instruction handle it or disambiguate via status.
    if (!trap_frame) return false;
    const trap_frame_t *tf = (const trap_frame_t *)trap_frame;
    if (tf->cause == 2) {
        uint64_t sstatus;
        __asm__ volatile("csrr %0, sstatus" : "=r"(sstatus));
        return ((sstatus & (3UL << 13)) == 0); // FS is off
    }
    return false;
}

bool hal_cpu_is_illegal_instruction(const void *trap_frame) {
    if (!trap_frame) return false;
    const trap_frame_t *tf = (const trap_frame_t *)trap_frame;
    return (tf->cause == 2); // Illegal instruction
}

uint32_t hal_interrupt_get_active_irq(uint64_t hw_cause) {
    // The top bit (63 on rv64, 31 on rv32) indicates an interrupt.
    // Strip it so the IRQ number fits cleanly in a 32-bit generic ID.
#if __riscv_xlen == 32
    return (uint32_t)(hw_cause & ~(1ULL << 31));
#else
    return (uint32_t)(hw_cause & ~(1ULL << 63));
#endif
}

uint64_t hal_irq_timer_vector(void) {
    return 5U; // S-Mode Timer Interrupt
}

uint64_t hal_cpu_get_fault_address(const void *trap_frame) {
    if (!trap_frame) return 0;
    const bh_riscv_raw_trap_frame_t *raw =
        (const bh_riscv_raw_trap_frame_t *)trap_frame;
    return (uint64_t)raw->fault_addr;
}

__attribute__((weak)) void hal_cpu_dump_trap_frame(const void *trap_frame) {
  if (!trap_frame) {
    return;
  }
  const trap_frame_t *tf = (const trap_frame_t *)trap_frame;
  hal_serial_write("\n--- RISC-V Trap Frame Dump ---\n");
  hal_serial_write("SCAUSE: ");
  hal_serial_write_hex(tf->cause);
  hal_serial_write("\n");
  hal_serial_write("SEPC:   ");
  hal_serial_write_hex(tf->pc);
  hal_serial_write("\n");
  hal_serial_write("SP:     ");
  hal_serial_write_hex(tf->sp);
  hal_serial_write("\n");
  hal_serial_write("A0:     "); hal_serial_write_hex(tf->gpr[0]); hal_serial_write("\n");
  hal_serial_write("A1:     "); hal_serial_write_hex(tf->gpr[1]); hal_serial_write("\n");
  hal_serial_write("A2:     "); hal_serial_write_hex(tf->gpr[2]); hal_serial_write("\n");
  hal_serial_write("A3:     "); hal_serial_write_hex(tf->gpr[3]); hal_serial_write("\n");
  hal_serial_write("A4:     "); hal_serial_write_hex(tf->gpr[4]); hal_serial_write("\n");
  hal_serial_write("A5:     "); hal_serial_write_hex(tf->gpr[5]); hal_serial_write("\n");
  hal_serial_write("A6:     "); hal_serial_write_hex(tf->gpr[6]); hal_serial_write("\n");
  hal_serial_write("A7:     "); hal_serial_write_hex(tf->gpr[7]); hal_serial_write("\n");
  hal_serial_write("------------------------------\n");
}

void hal_cpu_dump_state(void) {
  uint64_t sepc, scause, stval, sstatus, fp, sp;
  __asm__ volatile("csrr %0, sepc" : "=r"(sepc));
  __asm__ volatile("csrr %0, scause" : "=r"(scause));
  __asm__ volatile("csrr %0, stval" : "=r"(stval));
  __asm__ volatile("csrr %0, sstatus" : "=r"(sstatus));
  __asm__ volatile("mv %0, s0" : "=r"(fp));
  __asm__ volatile("mv %0, sp" : "=r"(sp));

  hal_serial_write("\n--- RISC-V CPU State Dump ---\n");
  hal_serial_write("SEPC: ");
  hal_serial_write_hex(sepc);
  hal_serial_write("\n");
  hal_serial_write("SCAUSE: ");
  hal_serial_write_hex(scause);
  hal_serial_write("\n");
  hal_serial_write("STVAL: ");
  hal_serial_write_hex(stval);
  hal_serial_write("\n");
  hal_serial_write("SSTATUS: ");
  hal_serial_write_hex(sstatus);
  hal_serial_write("\n");
  hal_serial_write("FP: ");
  hal_serial_write_hex(fp);
  hal_serial_write("\n");
  hal_serial_write("SP: ");
  hal_serial_write_hex(sp);
  hal_serial_write("\n");

  hal_serial_write("\nStack Trace (Frame Pointers):\n");
  uint64_t current_fp = fp;
  int depth = 0;
  while (current_fp != 0 && current_fp >= 0x1000 && depth < 10) {
    uint64_t *frame =
        (uint64_t *)(current_fp - 16); // Previous fp is at fp-16, ra at fp-8
    uint64_t next_fp = frame[0];
    uint64_t ret_addr = frame[1];

    hal_serial_write("  [");
    char depth_str[2] = {(char)('0' + depth), '\0'};
    hal_serial_write(depth_str);
    hal_serial_write("] pc=");
    hal_serial_write_hex(ret_addr);
    hal_serial_write(" fp=");
    hal_serial_write_hex(next_fp);
    hal_serial_write("\n");

    if (next_fp <= current_fp) {
      break; // Stop if frame pointer is not strictly increasing
    }
    current_fp = next_fp;
    depth++;
  }
  hal_serial_write("-----------------------------\n");
}

void hal_cpu_enable_interrupts(void) {
#ifdef CONFIG_RISCV_M_MODE
  // Set MIE (Machine Interrupt Enable) bit in mstatus CSR
  __asm__ volatile("csrsi mstatus, 8");
#else
  // Set SIE (Supervisor Interrupt Enable) bit in sstatus CSR
  __asm__ volatile("csrsi sstatus, 2");
#endif
}

void hal_cpu_disable_interrupts(void) {
#ifdef CONFIG_RISCV_M_MODE
  // Clear MIE (Machine Interrupt Enable) bit in mstatus CSR
  __asm__ volatile("csrci mstatus, 8");
#else
  // Clear SIE (Supervisor Interrupt Enable) bit in sstatus CSR
  __asm__ volatile("csrci sstatus, 2");
#endif
}

// --- Trap / Interrupt Handling ---

#include "hal/hal_internal.h"

extern void trap_entry(void);

void hal_init(void) {
  riscv_bsp_config_t cfg;
  arch_discover_hw_caps();

  // Setup trap vectors (stvec) for Supervisor mode.
#ifdef CONFIG_RISCV_M_MODE
  __asm__ volatile("csrw mtvec, %0" : : "r"((uint64_t)trap_entry));
#else
  __asm__ volatile("csrw stvec, %0" : : "r"((uint64_t)trap_entry));
  // Set sscratch to 0 to indicate we are initially in S-mode
  __asm__ volatile("csrw sscratch, 0");
#endif

  // Setup SBI console if running in Supervisor mode, or physical UART if
  // Machine mode.
  hal_serial_init();

#ifdef BHARAT_RISCV_SOC_PROFILE_STR
  const char *profile = BHARAT_RISCV_SOC_PROFILE_STR;
#else
  const char *profile = "qemu-virt";
#endif

  if (hal_riscv_bsp_detect(profile, g_boot_fdt_ptr, &cfg) == 0) {
    (void)hal_riscv_bsp_init(&cfg);
  }
}

void hal_tlb_flush(unsigned long long vaddr) {
  __asm__ volatile("sfence.vma %0, x0" ::"r"(vaddr) : "memory");
}

// --- PLIC Definitions (QEMU virt) ---
#define PLIC_BASE 0x0c000000ULL
#define PLIC_PRIORITY PLIC_BASE
#define PLIC_PENDING (PLIC_BASE + 0x1000)
#define PLIC_ENABLE (PLIC_BASE + 0x2000)
#define PLIC_THRESHOLD (PLIC_BASE + 0x200000)
#define PLIC_CLAIM (PLIC_BASE + 0x200004)

// Hart context calculation (assuming Hart 0 Supervisor context is context 1)
#define PLIC_ENABLE_CTX(ctx) (PLIC_ENABLE + (ctx) * 0x80)
#define PLIC_THRESHOLD_CTX(ctx) (PLIC_THRESHOLD + (ctx) * 0x1000)

int hal_interrupt_controller_init(void) {
  // For simplicity, we initialize PLIC for Hart 0, Supervisor Mode (Context 1)
  uint32_t ctx = 1; // Hart 0, Supervisor

  // Set context threshold to 0 (accept all interrupts)
  volatile uint32_t *threshold = (volatile uint32_t *)PLIC_THRESHOLD_CTX(ctx);
  *threshold = 0;

  return 0;
}

uint32_t hal_interrupt_acknowledge(void) {
  // RISC-V usually identifies interrupts via scause in trap_handle.
  // PLIC acknowledgement would go here if needed.
  return 0;
}

void hal_interrupt_end_of_interrupt(uint32_t irq) { (void)irq; }

int hal_interrupt_route(uint32_t irq, uint32_t target_core) {
  if (irq == 0 || irq > 53)
    return -1; // PLIC has 53 interrupts on QEMU virt

  // Set priority to 1 (lowest non-zero)
  volatile uint32_t *priority = (volatile uint32_t *)(PLIC_PRIORITY + irq * 4);
  *priority = 1;

  // Enable interrupt for the target core's supervisor context
  // Target core * 2 + 1 (assuming S-mode)
  uint32_t ctx = target_core * 2 + 1;
  volatile uint32_t *enable = (volatile uint32_t *)PLIC_ENABLE_CTX(ctx);

  // Enable bit for this irq
  *enable |= (1 << (irq % 32));

  return 0;
}

static uint64_t g_timer_interval;

int hal_timer_source_init(uint32_t tick_hz) {
  if (tick_hz == 0U) {
    return -1;
  }

  // Assuming a timebase frequency of 10MHz (e.g. QEMU Virt and Shakti default)
  uint64_t timebase_freq = 10000000ULL;
  g_timer_interval = timebase_freq / (uint64_t)tick_hz;

  uint64_t current_time;
  __asm__ volatile("csrr %0, time" : "=r"(current_time));
  sbi_set_timer(current_time + g_timer_interval);

  // Enable Supervisor Timer Interrupt (STIE) in sie CSR
#ifdef CONFIG_RISCV_M_MODE
  __asm__ volatile("csrs mie, %0" : : "r"(32)); // MTIE is bit 5
#else
  __asm__ volatile("csrs sie, %0" : : "r"(32)); // STIE is bit 5
#endif

  return 0;
}

void hal_timer_isr(void) {
  uint64_t current_time;
  __asm__ volatile("csrr %0, time" : "=r"(current_time));

  // Set next timer interrupt
  sbi_set_timer(current_time + g_timer_interval);

  hal_timer_tick();
}

uint32_t hal_cpu_get_id(void) {
  // Read mhartid (assuming machine mode or standard supervisor mode access via
  // OpenSBI/SBI) Here we'll just return the boot hart id for simplicity.
  // Ideally we read sscratch or use sbi.
  return (uint32_t)g_boot_hart_id;
}

#define SCHED_MAX_THREADS 64U

typedef struct {
  uint64_t last_cycles;
  uint64_t last_instr;
} pmc_state_t;

static pmc_state_t g_pmc_state[SCHED_MAX_THREADS] = {0};

int ai_sched_arch_sample_pmc(uint32_t thread_id, ai_pmc_sample_t *out_sample) {
  if (!out_sample) {
    return -1;
  }

  if (thread_id >= SCHED_MAX_THREADS) {
    return -1;
  }

  uint64_t cycles = 0;
  uint64_t instr = 0;

  __asm__ volatile("csrr %0, cycle" : "=r"(cycles));
  __asm__ volatile("csrr %0, instret" : "=r"(instr));

  out_sample->available = 1U;
  out_sample->cycles_delta = cycles - g_pmc_state[thread_id].last_cycles;
  out_sample->instructions_delta = instr - g_pmc_state[thread_id].last_instr;

  g_pmc_state[thread_id].last_cycles = cycles;
  g_pmc_state[thread_id].last_instr = instr;

  return 0;
}
