# Verilog Basics

This repository contains beginner-friendly Verilog examples for learning and practice.  
Each file demonstrates a core concept of the Verilog Hardware Description Language (HDL).

## üìÅ File List

### 1. [input_output_example.v](https://github.com/Kumar24Gaurav/Verilog_basics/blob/main/input_output_demo.v)
- Demonstrate how to declare input and output ports.
- Assign a constant value to the output port.

### 2. [wire_example.v](https://github.com/Kumar24Gaurav/Verilog_basics/blob/main/wire_example_demo.v)
- Demonstrates how to use the `wire` keyword in Verilog.
- Implements a simple AND gate where the result is first assigned to a wire, then passed to the output.
