Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2019.1 (lin64) Build 2552052 Fri May 24 14:47:09 MDT 2019
| Date         : Fri Aug  7 18:15:33 2020
| Host         : gorgonzola.cs.cornell.edu running 64-bit CentOS Linux release 7.6.1810 (Core)
| Command      : report_timing_summary -max_paths 10 -file main_timing_summary_routed.rpt -pb main_timing_summary_routed.pb -rpx main_timing_summary_routed.rpx -warn_on_violation
| Design       : main
| Device       : 7z020-clg484
| Speed File   : -1  PRODUCTION 1.11 2014-09-11
-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  No
  Borrow Time for Max Delay Exceptions       :  Yes

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        



check_timing report

Table of Contents
-----------------
1. checking no_clock
2. checking constant_clock
3. checking pulse_width_clock
4. checking unconstrained_internal_endpoints
5. checking no_input_delay
6. checking no_output_delay
7. checking multiple_clock
8. checking generated_clocks
9. checking loops
10. checking partial_input_delay
11. checking partial_output_delay
12. checking latch_loops

1. checking no_clock
--------------------
 There are 0 register/latch pins with no clock.


2. checking constant_clock
--------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock
-----------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints
--------------------------------------------
 There are 0 pins that are not constrained for maximum delay.

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay
--------------------------
 There are 34 input ports with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay
---------------------------
 There are 42 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock
--------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks
----------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops
-----------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay
--------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay
---------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops
------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
    -77.948    -1907.105                    807                 1611        0.132        0.000                      0                 1611        3.000        0.000                       0                   761  


Timing constraints are not met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock  Waveform(ns)         Period(ns)      Frequency(MHz)
-----  ------------         ----------      --------------
clk    {0.000 3.500}        7.000           142.857         


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
clk               -77.948    -1907.105                    807                 1611        0.132        0.000                      0                 1611        3.000        0.000                       0                   761  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  clk
  To Clock:  clk

Setup :          807  Failing Endpoints,  Worst Slack      -77.948ns,  Total Violation    -1907.105ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.132ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        3.000ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (VIOLATED) :        -77.948ns  (required time - arrival time)
  Source:                 div0/rtmp_reg[31]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@3.500ns period=7.000ns})
  Destination:            div0/out_tmp_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@3.500ns period=7.000ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            7.000ns  (clk rise@7.000ns - clk rise@0.000ns)
  Data Path Delay:        84.958ns  (logic 58.926ns (69.359%)  route 26.032ns (30.641%))
  Logic Levels:           313  (CARRY4=287 LUT2=1 LUT3=25)
  Clock Path Skew:        -0.049ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.924ns = ( 7.924 - 7.000 ) 
    Source Clock Delay      (SCD):    0.973ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=762, unset)          0.973     0.973    div0/clk
    SLICE_X37Y24         FDRE                                         r  div0/rtmp_reg[31]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y24         FDRE (Prop_fdre_C_Q)         0.419     1.392 r  div0/rtmp_reg[31]/Q
                         net (fo=2, routed)           0.407     1.799    div0/rtmp[31]
    SLICE_X39Y24         LUT2 (Prop_lut2_I1_O)        0.299     2.098 r  div0/out_tmp[31]_i_41/O
                         net (fo=1, routed)           0.000     2.098    div0/out_tmp[31]_i_41_n_0
    SLICE_X39Y24         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532     2.630 r  div0/out_tmp_reg[31]_i_33/CO[3]
                         net (fo=1, routed)           0.009     2.639    div0/out_tmp_reg[31]_i_33_n_0
    SLICE_X39Y25         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     2.753 r  div0/out_tmp_reg[31]_i_28/CO[3]
                         net (fo=1, routed)           0.000     2.753    div0/out_tmp_reg[31]_i_28_n_0
    SLICE_X39Y26         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     2.867 r  div0/out_tmp_reg[31]_i_23/CO[3]
                         net (fo=1, routed)           0.000     2.867    div0/out_tmp_reg[31]_i_23_n_0
    SLICE_X39Y27         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     2.981 r  div0/out_tmp_reg[31]_i_18/CO[3]
                         net (fo=1, routed)           0.000     2.981    div0/out_tmp_reg[31]_i_18_n_0
    SLICE_X39Y28         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     3.095 r  div0/out_tmp_reg[31]_i_13/CO[3]
                         net (fo=1, routed)           0.000     3.095    div0/out_tmp_reg[31]_i_13_n_0
    SLICE_X39Y29         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     3.209 r  div0/out_tmp_reg[31]_i_8/CO[3]
                         net (fo=1, routed)           0.000     3.209    div0/out_tmp_reg[31]_i_8_n_0
    SLICE_X39Y30         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     3.323 r  div0/out_tmp_reg[31]_i_3/CO[3]
                         net (fo=1, routed)           0.000     3.323    div0/out_tmp_reg[31]_i_3_n_0
    SLICE_X39Y31         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     3.437 r  div0/out_tmp_reg[31]_i_2/CO[3]
                         net (fo=1, routed)           0.000     3.437    div0/out_tmp_reg[31]_i_2_n_0
    SLICE_X39Y32         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.293     3.730 r  div0/out_tmp_reg[31]_i_1/CO[0]
                         net (fo=36, routed)          1.088     4.818    div0/p_1_in[31]
    SLICE_X40Y27         LUT3 (Prop_lut3_I0_O)        0.373     5.191 r  div0/out_tmp[30]_i_38/O
                         net (fo=1, routed)           0.000     5.191    div0/out_tmp[30]_i_38_n_0
    SLICE_X40Y27         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     5.741 r  div0/out_tmp_reg[30]_i_30/CO[3]
                         net (fo=1, routed)           0.000     5.741    div0/out_tmp_reg[30]_i_30_n_0
    SLICE_X40Y28         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     5.855 r  div0/out_tmp_reg[30]_i_25/CO[3]
                         net (fo=1, routed)           0.000     5.855    div0/out_tmp_reg[30]_i_25_n_0
    SLICE_X40Y29         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     5.969 r  div0/out_tmp_reg[30]_i_20/CO[3]
                         net (fo=1, routed)           0.000     5.969    div0/out_tmp_reg[30]_i_20_n_0
    SLICE_X40Y30         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     6.083 r  div0/out_tmp_reg[30]_i_15/CO[3]
                         net (fo=1, routed)           0.000     6.083    div0/out_tmp_reg[30]_i_15_n_0
    SLICE_X40Y31         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     6.197 r  div0/out_tmp_reg[30]_i_10/CO[3]
                         net (fo=1, routed)           0.000     6.197    div0/out_tmp_reg[30]_i_10_n_0
    SLICE_X40Y32         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     6.311 r  div0/out_tmp_reg[30]_i_5/CO[3]
                         net (fo=1, routed)           0.000     6.311    div0/out_tmp_reg[30]_i_5_n_0
    SLICE_X40Y33         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     6.425 r  div0/out_tmp_reg[30]_i_2/CO[3]
                         net (fo=1, routed)           0.000     6.425    div0/out_tmp_reg[30]_i_2_n_0
    SLICE_X40Y34         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.178     6.603 r  div0/out_tmp_reg[30]_i_1/CO[1]
                         net (fo=36, routed)          1.047     7.651    div0/p_1_in[30]
    SLICE_X38Y26         LUT3 (Prop_lut3_I0_O)        0.329     7.980 r  div0/out_tmp[29]_i_42/O
                         net (fo=1, routed)           0.000     7.980    div0/out_tmp[29]_i_42_n_0
    SLICE_X38Y26         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533     8.513 r  div0/out_tmp_reg[29]_i_35/CO[3]
                         net (fo=1, routed)           0.000     8.513    div0/out_tmp_reg[29]_i_35_n_0
    SLICE_X38Y27         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     8.630 r  div0/out_tmp_reg[29]_i_30/CO[3]
                         net (fo=1, routed)           0.000     8.630    div0/out_tmp_reg[29]_i_30_n_0
    SLICE_X38Y28         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     8.747 r  div0/out_tmp_reg[29]_i_25/CO[3]
                         net (fo=1, routed)           0.000     8.747    div0/out_tmp_reg[29]_i_25_n_0
    SLICE_X38Y29         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     8.864 r  div0/out_tmp_reg[29]_i_20/CO[3]
                         net (fo=1, routed)           0.000     8.864    div0/out_tmp_reg[29]_i_20_n_0
    SLICE_X38Y30         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     8.981 r  div0/out_tmp_reg[29]_i_15/CO[3]
                         net (fo=1, routed)           0.000     8.981    div0/out_tmp_reg[29]_i_15_n_0
    SLICE_X38Y31         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     9.098 r  div0/out_tmp_reg[29]_i_10/CO[3]
                         net (fo=1, routed)           0.000     9.098    div0/out_tmp_reg[29]_i_10_n_0
    SLICE_X38Y32         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     9.215 r  div0/out_tmp_reg[29]_i_5/CO[3]
                         net (fo=1, routed)           0.000     9.215    div0/out_tmp_reg[29]_i_5_n_0
    SLICE_X38Y33         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     9.332 r  div0/out_tmp_reg[29]_i_2/CO[3]
                         net (fo=1, routed)           0.000     9.332    div0/out_tmp_reg[29]_i_2_n_0
    SLICE_X38Y34         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.179     9.511 r  div0/out_tmp_reg[29]_i_1/CO[1]
                         net (fo=36, routed)          1.075    10.586    div0/p_1_in[29]
    SLICE_X33Y27         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.788    11.374 r  div0/out_tmp_reg[28]_i_35/CO[3]
                         net (fo=1, routed)           0.000    11.374    div0/out_tmp_reg[28]_i_35_n_0
    SLICE_X33Y28         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    11.488 r  div0/out_tmp_reg[28]_i_30/CO[3]
                         net (fo=1, routed)           0.000    11.488    div0/out_tmp_reg[28]_i_30_n_0
    SLICE_X33Y29         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    11.602 r  div0/out_tmp_reg[28]_i_25/CO[3]
                         net (fo=1, routed)           0.000    11.602    div0/out_tmp_reg[28]_i_25_n_0
    SLICE_X33Y30         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    11.716 r  div0/out_tmp_reg[28]_i_20/CO[3]
                         net (fo=1, routed)           0.000    11.716    div0/out_tmp_reg[28]_i_20_n_0
    SLICE_X33Y31         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    11.830 r  div0/out_tmp_reg[28]_i_15/CO[3]
                         net (fo=1, routed)           0.000    11.830    div0/out_tmp_reg[28]_i_15_n_0
    SLICE_X33Y32         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    11.944 r  div0/out_tmp_reg[28]_i_10/CO[3]
                         net (fo=1, routed)           0.000    11.944    div0/out_tmp_reg[28]_i_10_n_0
    SLICE_X33Y33         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    12.058 r  div0/out_tmp_reg[28]_i_5/CO[3]
                         net (fo=1, routed)           0.000    12.058    div0/out_tmp_reg[28]_i_5_n_0
    SLICE_X33Y34         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    12.172 r  div0/out_tmp_reg[28]_i_2/CO[3]
                         net (fo=1, routed)           0.000    12.172    div0/out_tmp_reg[28]_i_2_n_0
    SLICE_X33Y35         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.178    12.350 r  div0/out_tmp_reg[28]_i_1/CO[1]
                         net (fo=36, routed)          1.079    13.429    div0/p_1_in[28]
    SLICE_X37Y27         LUT3 (Prop_lut3_I0_O)        0.329    13.758 r  div0/out_tmp[27]_i_40/O
                         net (fo=1, routed)           0.000    13.758    div0/out_tmp[27]_i_40_n_0
    SLICE_X37Y27         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401    14.159 r  div0/out_tmp_reg[27]_i_35/CO[3]
                         net (fo=1, routed)           0.000    14.159    div0/out_tmp_reg[27]_i_35_n_0
    SLICE_X37Y28         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    14.273 r  div0/out_tmp_reg[27]_i_30/CO[3]
                         net (fo=1, routed)           0.000    14.273    div0/out_tmp_reg[27]_i_30_n_0
    SLICE_X37Y29         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    14.387 r  div0/out_tmp_reg[27]_i_25/CO[3]
                         net (fo=1, routed)           0.000    14.387    div0/out_tmp_reg[27]_i_25_n_0
    SLICE_X37Y30         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    14.501 r  div0/out_tmp_reg[27]_i_20/CO[3]
                         net (fo=1, routed)           0.000    14.501    div0/out_tmp_reg[27]_i_20_n_0
    SLICE_X37Y31         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    14.615 r  div0/out_tmp_reg[27]_i_15/CO[3]
                         net (fo=1, routed)           0.000    14.615    div0/out_tmp_reg[27]_i_15_n_0
    SLICE_X37Y32         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    14.729 r  div0/out_tmp_reg[27]_i_10/CO[3]
                         net (fo=1, routed)           0.000    14.729    div0/out_tmp_reg[27]_i_10_n_0
    SLICE_X37Y33         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    14.843 r  div0/out_tmp_reg[27]_i_5/CO[3]
                         net (fo=1, routed)           0.000    14.843    div0/out_tmp_reg[27]_i_5_n_0
    SLICE_X37Y34         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    14.957 r  div0/out_tmp_reg[27]_i_2/CO[3]
                         net (fo=1, routed)           0.000    14.957    div0/out_tmp_reg[27]_i_2_n_0
    SLICE_X37Y35         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.178    15.135 r  div0/out_tmp_reg[27]_i_1/CO[1]
                         net (fo=36, routed)          0.921    16.056    div0/p_1_in[27]
    SLICE_X42Y26         LUT3 (Prop_lut3_I0_O)        0.329    16.385 r  div0/out_tmp[26]_i_42/O
                         net (fo=1, routed)           0.000    16.385    div0/out_tmp[26]_i_42_n_0
    SLICE_X42Y26         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    16.918 r  div0/out_tmp_reg[26]_i_35/CO[3]
                         net (fo=1, routed)           0.000    16.918    div0/out_tmp_reg[26]_i_35_n_0
    SLICE_X42Y27         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    17.035 r  div0/out_tmp_reg[26]_i_30/CO[3]
                         net (fo=1, routed)           0.000    17.035    div0/out_tmp_reg[26]_i_30_n_0
    SLICE_X42Y28         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    17.152 r  div0/out_tmp_reg[26]_i_25/CO[3]
                         net (fo=1, routed)           0.000    17.152    div0/out_tmp_reg[26]_i_25_n_0
    SLICE_X42Y29         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    17.269 r  div0/out_tmp_reg[26]_i_20/CO[3]
                         net (fo=1, routed)           0.000    17.269    div0/out_tmp_reg[26]_i_20_n_0
    SLICE_X42Y30         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    17.386 r  div0/out_tmp_reg[26]_i_15/CO[3]
                         net (fo=1, routed)           0.000    17.386    div0/out_tmp_reg[26]_i_15_n_0
    SLICE_X42Y31         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    17.503 r  div0/out_tmp_reg[26]_i_10/CO[3]
                         net (fo=1, routed)           0.000    17.503    div0/out_tmp_reg[26]_i_10_n_0
    SLICE_X42Y32         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    17.620 r  div0/out_tmp_reg[26]_i_5/CO[3]
                         net (fo=1, routed)           0.000    17.620    div0/out_tmp_reg[26]_i_5_n_0
    SLICE_X42Y33         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    17.737 r  div0/out_tmp_reg[26]_i_2/CO[3]
                         net (fo=1, routed)           0.000    17.737    div0/out_tmp_reg[26]_i_2_n_0
    SLICE_X42Y34         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.179    17.916 r  div0/out_tmp_reg[26]_i_1/CO[1]
                         net (fo=36, routed)          0.898    18.814    div0/p_1_in[26]
    SLICE_X47Y26         LUT3 (Prop_lut3_I0_O)        0.332    19.146 r  div0/out_tmp[25]_i_42/O
                         net (fo=1, routed)           0.000    19.146    div0/out_tmp[25]_i_42_n_0
    SLICE_X47Y26         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    19.696 r  div0/out_tmp_reg[25]_i_35/CO[3]
                         net (fo=1, routed)           0.000    19.696    div0/out_tmp_reg[25]_i_35_n_0
    SLICE_X47Y27         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    19.810 r  div0/out_tmp_reg[25]_i_30/CO[3]
                         net (fo=1, routed)           0.000    19.810    div0/out_tmp_reg[25]_i_30_n_0
    SLICE_X47Y28         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    19.924 r  div0/out_tmp_reg[25]_i_25/CO[3]
                         net (fo=1, routed)           0.000    19.924    div0/out_tmp_reg[25]_i_25_n_0
    SLICE_X47Y29         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    20.038 r  div0/out_tmp_reg[25]_i_20/CO[3]
                         net (fo=1, routed)           0.000    20.038    div0/out_tmp_reg[25]_i_20_n_0
    SLICE_X47Y30         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    20.152 r  div0/out_tmp_reg[25]_i_15/CO[3]
                         net (fo=1, routed)           0.000    20.152    div0/out_tmp_reg[25]_i_15_n_0
    SLICE_X47Y31         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    20.266 r  div0/out_tmp_reg[25]_i_10/CO[3]
                         net (fo=1, routed)           0.000    20.266    div0/out_tmp_reg[25]_i_10_n_0
    SLICE_X47Y32         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    20.380 r  div0/out_tmp_reg[25]_i_5/CO[3]
                         net (fo=1, routed)           0.000    20.380    div0/out_tmp_reg[25]_i_5_n_0
    SLICE_X47Y33         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    20.494 r  div0/out_tmp_reg[25]_i_2/CO[3]
                         net (fo=1, routed)           0.000    20.494    div0/out_tmp_reg[25]_i_2_n_0
    SLICE_X47Y34         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    20.651 r  div0/out_tmp_reg[25]_i_1/CO[1]
                         net (fo=36, routed)          0.844    21.495    div0/p_1_in[25]
    SLICE_X44Y31         LUT3 (Prop_lut3_I0_O)        0.329    21.824 r  div0/out_tmp[24]_i_42/O
                         net (fo=1, routed)           0.000    21.824    div0/out_tmp[24]_i_42_n_0
    SLICE_X44Y31         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    22.374 r  div0/out_tmp_reg[24]_i_35/CO[3]
                         net (fo=1, routed)           0.000    22.374    div0/out_tmp_reg[24]_i_35_n_0
    SLICE_X44Y32         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    22.488 r  div0/out_tmp_reg[24]_i_30/CO[3]
                         net (fo=1, routed)           0.000    22.488    div0/out_tmp_reg[24]_i_30_n_0
    SLICE_X44Y33         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    22.602 r  div0/out_tmp_reg[24]_i_25/CO[3]
                         net (fo=1, routed)           0.000    22.602    div0/out_tmp_reg[24]_i_25_n_0
    SLICE_X44Y34         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    22.716 r  div0/out_tmp_reg[24]_i_20/CO[3]
                         net (fo=1, routed)           0.000    22.716    div0/out_tmp_reg[24]_i_20_n_0
    SLICE_X44Y35         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    22.830 r  div0/out_tmp_reg[24]_i_15/CO[3]
                         net (fo=1, routed)           0.000    22.830    div0/out_tmp_reg[24]_i_15_n_0
    SLICE_X44Y36         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    22.944 r  div0/out_tmp_reg[24]_i_10/CO[3]
                         net (fo=1, routed)           0.000    22.944    div0/out_tmp_reg[24]_i_10_n_0
    SLICE_X44Y37         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    23.058 r  div0/out_tmp_reg[24]_i_5/CO[3]
                         net (fo=1, routed)           0.000    23.058    div0/out_tmp_reg[24]_i_5_n_0
    SLICE_X44Y38         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    23.172 r  div0/out_tmp_reg[24]_i_2/CO[3]
                         net (fo=1, routed)           0.000    23.172    div0/out_tmp_reg[24]_i_2_n_0
    SLICE_X44Y39         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.178    23.350 r  div0/out_tmp_reg[24]_i_1/CO[1]
                         net (fo=36, routed)          0.984    24.334    div0/p_1_in[24]
    SLICE_X43Y32         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.785    25.119 r  div0/out_tmp_reg[23]_i_35/CO[3]
                         net (fo=1, routed)           0.000    25.119    div0/out_tmp_reg[23]_i_35_n_0
    SLICE_X43Y33         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    25.233 r  div0/out_tmp_reg[23]_i_30/CO[3]
                         net (fo=1, routed)           0.000    25.233    div0/out_tmp_reg[23]_i_30_n_0
    SLICE_X43Y34         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    25.347 r  div0/out_tmp_reg[23]_i_25/CO[3]
                         net (fo=1, routed)           0.000    25.347    div0/out_tmp_reg[23]_i_25_n_0
    SLICE_X43Y35         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    25.461 r  div0/out_tmp_reg[23]_i_20/CO[3]
                         net (fo=1, routed)           0.000    25.461    div0/out_tmp_reg[23]_i_20_n_0
    SLICE_X43Y36         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    25.575 r  div0/out_tmp_reg[23]_i_15/CO[3]
                         net (fo=1, routed)           0.000    25.575    div0/out_tmp_reg[23]_i_15_n_0
    SLICE_X43Y37         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    25.689 r  div0/out_tmp_reg[23]_i_10/CO[3]
                         net (fo=1, routed)           0.000    25.689    div0/out_tmp_reg[23]_i_10_n_0
    SLICE_X43Y38         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    25.803 r  div0/out_tmp_reg[23]_i_5/CO[3]
                         net (fo=1, routed)           0.000    25.803    div0/out_tmp_reg[23]_i_5_n_0
    SLICE_X43Y39         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    25.917 r  div0/out_tmp_reg[23]_i_2/CO[3]
                         net (fo=1, routed)           0.000    25.917    div0/out_tmp_reg[23]_i_2_n_0
    SLICE_X43Y40         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.178    26.095 r  div0/out_tmp_reg[23]_i_1/CO[1]
                         net (fo=36, routed)          1.046    27.141    div0/p_1_in[23]
    SLICE_X36Y31         LUT3 (Prop_lut3_I0_O)        0.329    27.470 r  div0/out_tmp[22]_i_42/O
                         net (fo=1, routed)           0.000    27.470    div0/out_tmp[22]_i_42_n_0
    SLICE_X36Y31         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    28.003 r  div0/out_tmp_reg[22]_i_35/CO[3]
                         net (fo=1, routed)           0.000    28.003    div0/out_tmp_reg[22]_i_35_n_0
    SLICE_X36Y32         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    28.120 r  div0/out_tmp_reg[22]_i_30/CO[3]
                         net (fo=1, routed)           0.000    28.120    div0/out_tmp_reg[22]_i_30_n_0
    SLICE_X36Y33         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    28.237 r  div0/out_tmp_reg[22]_i_25/CO[3]
                         net (fo=1, routed)           0.000    28.237    div0/out_tmp_reg[22]_i_25_n_0
    SLICE_X36Y34         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    28.354 r  div0/out_tmp_reg[22]_i_20/CO[3]
                         net (fo=1, routed)           0.000    28.354    div0/out_tmp_reg[22]_i_20_n_0
    SLICE_X36Y35         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    28.471 r  div0/out_tmp_reg[22]_i_15/CO[3]
                         net (fo=1, routed)           0.000    28.471    div0/out_tmp_reg[22]_i_15_n_0
    SLICE_X36Y36         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    28.588 r  div0/out_tmp_reg[22]_i_10/CO[3]
                         net (fo=1, routed)           0.000    28.588    div0/out_tmp_reg[22]_i_10_n_0
    SLICE_X36Y37         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    28.705 r  div0/out_tmp_reg[22]_i_5/CO[3]
                         net (fo=1, routed)           0.000    28.705    div0/out_tmp_reg[22]_i_5_n_0
    SLICE_X36Y38         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    28.822 r  div0/out_tmp_reg[22]_i_2/CO[3]
                         net (fo=1, routed)           0.000    28.822    div0/out_tmp_reg[22]_i_2_n_0
    SLICE_X36Y39         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.179    29.001 r  div0/out_tmp_reg[22]_i_1/CO[1]
                         net (fo=36, routed)          0.933    29.934    div0/p_1_in[22]
    SLICE_X34Y31         LUT3 (Prop_lut3_I0_O)        0.332    30.266 r  div0/out_tmp[21]_i_42/O
                         net (fo=1, routed)           0.000    30.266    div0/out_tmp[21]_i_42_n_0
    SLICE_X34Y31         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    30.799 r  div0/out_tmp_reg[21]_i_35/CO[3]
                         net (fo=1, routed)           0.000    30.799    div0/out_tmp_reg[21]_i_35_n_0
    SLICE_X34Y32         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    30.916 r  div0/out_tmp_reg[21]_i_30/CO[3]
                         net (fo=1, routed)           0.000    30.916    div0/out_tmp_reg[21]_i_30_n_0
    SLICE_X34Y33         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    31.033 r  div0/out_tmp_reg[21]_i_25/CO[3]
                         net (fo=1, routed)           0.000    31.033    div0/out_tmp_reg[21]_i_25_n_0
    SLICE_X34Y34         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    31.150 r  div0/out_tmp_reg[21]_i_20/CO[3]
                         net (fo=1, routed)           0.000    31.150    div0/out_tmp_reg[21]_i_20_n_0
    SLICE_X34Y35         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    31.267 r  div0/out_tmp_reg[21]_i_15/CO[3]
                         net (fo=1, routed)           0.000    31.267    div0/out_tmp_reg[21]_i_15_n_0
    SLICE_X34Y36         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    31.384 r  div0/out_tmp_reg[21]_i_10/CO[3]
                         net (fo=1, routed)           0.000    31.384    div0/out_tmp_reg[21]_i_10_n_0
    SLICE_X34Y37         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    31.501 r  div0/out_tmp_reg[21]_i_5/CO[3]
                         net (fo=1, routed)           0.000    31.501    div0/out_tmp_reg[21]_i_5_n_0
    SLICE_X34Y38         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    31.618 r  div0/out_tmp_reg[21]_i_2/CO[3]
                         net (fo=1, routed)           0.000    31.618    div0/out_tmp_reg[21]_i_2_n_0
    SLICE_X34Y39         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.179    31.797 r  div0/out_tmp_reg[21]_i_1/CO[1]
                         net (fo=36, routed)          0.901    32.698    div0/p_1_in[21]
    SLICE_X35Y34         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.788    33.486 r  div0/out_tmp_reg[20]_i_35/CO[3]
                         net (fo=1, routed)           0.000    33.486    div0/out_tmp_reg[20]_i_35_n_0
    SLICE_X35Y35         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    33.600 r  div0/out_tmp_reg[20]_i_30/CO[3]
                         net (fo=1, routed)           0.000    33.600    div0/out_tmp_reg[20]_i_30_n_0
    SLICE_X35Y36         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    33.714 r  div0/out_tmp_reg[20]_i_25/CO[3]
                         net (fo=1, routed)           0.000    33.714    div0/out_tmp_reg[20]_i_25_n_0
    SLICE_X35Y37         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    33.828 r  div0/out_tmp_reg[20]_i_20/CO[3]
                         net (fo=1, routed)           0.000    33.828    div0/out_tmp_reg[20]_i_20_n_0
    SLICE_X35Y38         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    33.942 r  div0/out_tmp_reg[20]_i_15/CO[3]
                         net (fo=1, routed)           0.000    33.942    div0/out_tmp_reg[20]_i_15_n_0
    SLICE_X35Y39         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    34.056 r  div0/out_tmp_reg[20]_i_10/CO[3]
                         net (fo=1, routed)           0.000    34.056    div0/out_tmp_reg[20]_i_10_n_0
    SLICE_X35Y40         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    34.170 r  div0/out_tmp_reg[20]_i_5/CO[3]
                         net (fo=1, routed)           0.000    34.170    div0/out_tmp_reg[20]_i_5_n_0
    SLICE_X35Y41         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    34.284 r  div0/out_tmp_reg[20]_i_2/CO[3]
                         net (fo=1, routed)           0.000    34.284    div0/out_tmp_reg[20]_i_2_n_0
    SLICE_X35Y42         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.178    34.462 r  div0/out_tmp_reg[20]_i_1/CO[1]
                         net (fo=36, routed)          0.944    35.407    div0/p_1_in[20]
    SLICE_X37Y37         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.785    36.192 r  div0/out_tmp_reg[19]_i_35/CO[3]
                         net (fo=1, routed)           0.000    36.192    div0/out_tmp_reg[19]_i_35_n_0
    SLICE_X37Y38         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    36.306 r  div0/out_tmp_reg[19]_i_30/CO[3]
                         net (fo=1, routed)           0.000    36.306    div0/out_tmp_reg[19]_i_30_n_0
    SLICE_X37Y39         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    36.420 r  div0/out_tmp_reg[19]_i_25/CO[3]
                         net (fo=1, routed)           0.000    36.420    div0/out_tmp_reg[19]_i_25_n_0
    SLICE_X37Y40         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    36.534 r  div0/out_tmp_reg[19]_i_20/CO[3]
                         net (fo=1, routed)           0.000    36.534    div0/out_tmp_reg[19]_i_20_n_0
    SLICE_X37Y41         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    36.648 r  div0/out_tmp_reg[19]_i_15/CO[3]
                         net (fo=1, routed)           0.000    36.648    div0/out_tmp_reg[19]_i_15_n_0
    SLICE_X37Y42         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    36.762 r  div0/out_tmp_reg[19]_i_10/CO[3]
                         net (fo=1, routed)           0.000    36.762    div0/out_tmp_reg[19]_i_10_n_0
    SLICE_X37Y43         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    36.876 r  div0/out_tmp_reg[19]_i_5/CO[3]
                         net (fo=1, routed)           0.000    36.876    div0/out_tmp_reg[19]_i_5_n_0
    SLICE_X37Y44         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    36.990 r  div0/out_tmp_reg[19]_i_2/CO[3]
                         net (fo=1, routed)           0.000    36.990    div0/out_tmp_reg[19]_i_2_n_0
    SLICE_X37Y45         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.178    37.168 r  div0/out_tmp_reg[19]_i_1/CO[1]
                         net (fo=36, routed)          0.887    38.055    div0/p_1_in[19]
    SLICE_X39Y41         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.785    38.840 r  div0/out_tmp_reg[18]_i_35/CO[3]
                         net (fo=1, routed)           0.000    38.840    div0/out_tmp_reg[18]_i_35_n_0
    SLICE_X39Y42         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    38.954 r  div0/out_tmp_reg[18]_i_30/CO[3]
                         net (fo=1, routed)           0.000    38.954    div0/out_tmp_reg[18]_i_30_n_0
    SLICE_X39Y43         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    39.068 r  div0/out_tmp_reg[18]_i_25/CO[3]
                         net (fo=1, routed)           0.000    39.068    div0/out_tmp_reg[18]_i_25_n_0
    SLICE_X39Y44         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    39.182 r  div0/out_tmp_reg[18]_i_20/CO[3]
                         net (fo=1, routed)           0.000    39.182    div0/out_tmp_reg[18]_i_20_n_0
    SLICE_X39Y45         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    39.296 r  div0/out_tmp_reg[18]_i_15/CO[3]
                         net (fo=1, routed)           0.000    39.296    div0/out_tmp_reg[18]_i_15_n_0
    SLICE_X39Y46         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    39.410 r  div0/out_tmp_reg[18]_i_10/CO[3]
                         net (fo=1, routed)           0.000    39.410    div0/out_tmp_reg[18]_i_10_n_0
    SLICE_X39Y47         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    39.524 r  div0/out_tmp_reg[18]_i_5/CO[3]
                         net (fo=1, routed)           0.000    39.524    div0/out_tmp_reg[18]_i_5_n_0
    SLICE_X39Y48         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    39.638 r  div0/out_tmp_reg[18]_i_2/CO[3]
                         net (fo=1, routed)           0.000    39.638    div0/out_tmp_reg[18]_i_2_n_0
    SLICE_X39Y49         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.178    39.816 r  div0/out_tmp_reg[18]_i_1/CO[1]
                         net (fo=36, routed)          0.650    40.466    div0/p_1_in[18]
    SLICE_X38Y48         LUT3 (Prop_lut3_I0_O)        0.329    40.795 r  div0/out_tmp[17]_i_42/O
                         net (fo=1, routed)           0.000    40.795    div0/out_tmp[17]_i_42_n_0
    SLICE_X38Y48         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    41.328 r  div0/out_tmp_reg[17]_i_35/CO[3]
                         net (fo=1, routed)           0.000    41.328    div0/out_tmp_reg[17]_i_35_n_0
    SLICE_X38Y49         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    41.445 r  div0/out_tmp_reg[17]_i_30/CO[3]
                         net (fo=1, routed)           0.001    41.446    div0/out_tmp_reg[17]_i_30_n_0
    SLICE_X38Y50         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    41.563 r  div0/out_tmp_reg[17]_i_25/CO[3]
                         net (fo=1, routed)           0.000    41.563    div0/out_tmp_reg[17]_i_25_n_0
    SLICE_X38Y51         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    41.680 r  div0/out_tmp_reg[17]_i_20/CO[3]
                         net (fo=1, routed)           0.000    41.680    div0/out_tmp_reg[17]_i_20_n_0
    SLICE_X38Y52         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    41.797 r  div0/out_tmp_reg[17]_i_15/CO[3]
                         net (fo=1, routed)           0.000    41.797    div0/out_tmp_reg[17]_i_15_n_0
    SLICE_X38Y53         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    41.914 r  div0/out_tmp_reg[17]_i_10/CO[3]
                         net (fo=1, routed)           0.000    41.914    div0/out_tmp_reg[17]_i_10_n_0
    SLICE_X38Y54         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    42.031 r  div0/out_tmp_reg[17]_i_5/CO[3]
                         net (fo=1, routed)           0.000    42.031    div0/out_tmp_reg[17]_i_5_n_0
    SLICE_X38Y55         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    42.148 r  div0/out_tmp_reg[17]_i_2/CO[3]
                         net (fo=1, routed)           0.000    42.148    div0/out_tmp_reg[17]_i_2_n_0
    SLICE_X38Y56         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.179    42.327 r  div0/out_tmp_reg[17]_i_1/CO[1]
                         net (fo=36, routed)          0.627    42.954    div0/p_1_in[17]
    SLICE_X37Y55         LUT3 (Prop_lut3_I0_O)        0.332    43.286 r  div0/out_tmp[16]_i_42/O
                         net (fo=1, routed)           0.000    43.286    div0/out_tmp[16]_i_42_n_0
    SLICE_X37Y55         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    43.836 r  div0/out_tmp_reg[16]_i_35/CO[3]
                         net (fo=1, routed)           0.000    43.836    div0/out_tmp_reg[16]_i_35_n_0
    SLICE_X37Y56         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    43.950 r  div0/out_tmp_reg[16]_i_30/CO[3]
                         net (fo=1, routed)           0.000    43.950    div0/out_tmp_reg[16]_i_30_n_0
    SLICE_X37Y57         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    44.064 r  div0/out_tmp_reg[16]_i_25/CO[3]
                         net (fo=1, routed)           0.000    44.064    div0/out_tmp_reg[16]_i_25_n_0
    SLICE_X37Y58         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    44.178 r  div0/out_tmp_reg[16]_i_20/CO[3]
                         net (fo=1, routed)           0.000    44.178    div0/out_tmp_reg[16]_i_20_n_0
    SLICE_X37Y59         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    44.292 r  div0/out_tmp_reg[16]_i_15/CO[3]
                         net (fo=1, routed)           0.000    44.292    div0/out_tmp_reg[16]_i_15_n_0
    SLICE_X37Y60         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    44.406 r  div0/out_tmp_reg[16]_i_10/CO[3]
                         net (fo=1, routed)           0.000    44.406    div0/out_tmp_reg[16]_i_10_n_0
    SLICE_X37Y61         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    44.520 r  div0/out_tmp_reg[16]_i_5/CO[3]
                         net (fo=1, routed)           0.000    44.520    div0/out_tmp_reg[16]_i_5_n_0
    SLICE_X37Y62         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    44.634 r  div0/out_tmp_reg[16]_i_2/CO[3]
                         net (fo=1, routed)           0.000    44.634    div0/out_tmp_reg[16]_i_2_n_0
    SLICE_X37Y63         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.178    44.812 r  div0/out_tmp_reg[16]_i_1/CO[1]
                         net (fo=36, routed)          0.675    45.487    div0/p_1_in[16]
    SLICE_X38Y62         LUT3 (Prop_lut3_I0_O)        0.329    45.816 r  div0/out_tmp[15]_i_42/O
                         net (fo=1, routed)           0.000    45.816    div0/out_tmp[15]_i_42_n_0
    SLICE_X38Y62         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    46.349 r  div0/out_tmp_reg[15]_i_35/CO[3]
                         net (fo=1, routed)           0.000    46.349    div0/out_tmp_reg[15]_i_35_n_0
    SLICE_X38Y63         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    46.466 r  div0/out_tmp_reg[15]_i_30/CO[3]
                         net (fo=1, routed)           0.000    46.466    div0/out_tmp_reg[15]_i_30_n_0
    SLICE_X38Y64         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    46.583 r  div0/out_tmp_reg[15]_i_25/CO[3]
                         net (fo=1, routed)           0.000    46.583    div0/out_tmp_reg[15]_i_25_n_0
    SLICE_X38Y65         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    46.700 r  div0/out_tmp_reg[15]_i_20/CO[3]
                         net (fo=1, routed)           0.000    46.700    div0/out_tmp_reg[15]_i_20_n_0
    SLICE_X38Y66         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    46.817 r  div0/out_tmp_reg[15]_i_15/CO[3]
                         net (fo=1, routed)           0.000    46.817    div0/out_tmp_reg[15]_i_15_n_0
    SLICE_X38Y67         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    46.934 r  div0/out_tmp_reg[15]_i_10/CO[3]
                         net (fo=1, routed)           0.000    46.934    div0/out_tmp_reg[15]_i_10_n_0
    SLICE_X38Y68         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    47.051 r  div0/out_tmp_reg[15]_i_5/CO[3]
                         net (fo=1, routed)           0.000    47.051    div0/out_tmp_reg[15]_i_5_n_0
    SLICE_X38Y69         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    47.168 r  div0/out_tmp_reg[15]_i_2/CO[3]
                         net (fo=1, routed)           0.000    47.168    div0/out_tmp_reg[15]_i_2_n_0
    SLICE_X38Y70         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.179    47.347 r  div0/out_tmp_reg[15]_i_1/CO[1]
                         net (fo=36, routed)          0.843    48.190    div0/p_1_in[15]
    SLICE_X37Y68         LUT3 (Prop_lut3_I0_O)        0.332    48.522 r  div0/out_tmp[14]_i_42/O
                         net (fo=1, routed)           0.000    48.522    div0/out_tmp[14]_i_42_n_0
    SLICE_X37Y68         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    49.072 r  div0/out_tmp_reg[14]_i_35/CO[3]
                         net (fo=1, routed)           0.000    49.072    div0/out_tmp_reg[14]_i_35_n_0
    SLICE_X37Y69         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    49.186 r  div0/out_tmp_reg[14]_i_30/CO[3]
                         net (fo=1, routed)           0.000    49.186    div0/out_tmp_reg[14]_i_30_n_0
    SLICE_X37Y70         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    49.300 r  div0/out_tmp_reg[14]_i_25/CO[3]
                         net (fo=1, routed)           0.000    49.300    div0/out_tmp_reg[14]_i_25_n_0
    SLICE_X37Y71         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    49.414 r  div0/out_tmp_reg[14]_i_20/CO[3]
                         net (fo=1, routed)           0.000    49.414    div0/out_tmp_reg[14]_i_20_n_0
    SLICE_X37Y72         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    49.528 r  div0/out_tmp_reg[14]_i_15/CO[3]
                         net (fo=1, routed)           0.000    49.528    div0/out_tmp_reg[14]_i_15_n_0
    SLICE_X37Y73         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    49.642 r  div0/out_tmp_reg[14]_i_10/CO[3]
                         net (fo=1, routed)           0.000    49.642    div0/out_tmp_reg[14]_i_10_n_0
    SLICE_X37Y74         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    49.756 r  div0/out_tmp_reg[14]_i_5/CO[3]
                         net (fo=1, routed)           0.009    49.765    div0/out_tmp_reg[14]_i_5_n_0
    SLICE_X37Y75         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    49.879 r  div0/out_tmp_reg[14]_i_2/CO[3]
                         net (fo=1, routed)           0.000    49.879    div0/out_tmp_reg[14]_i_2_n_0
    SLICE_X37Y76         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.178    50.057 r  div0/out_tmp_reg[14]_i_1/CO[1]
                         net (fo=36, routed)          0.587    50.644    div0/p_1_in[14]
    SLICE_X38Y75         LUT3 (Prop_lut3_I0_O)        0.329    50.973 r  div0/out_tmp[13]_i_42/O
                         net (fo=1, routed)           0.000    50.973    div0/out_tmp[13]_i_42_n_0
    SLICE_X38Y75         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    51.506 r  div0/out_tmp_reg[13]_i_35/CO[3]
                         net (fo=1, routed)           0.000    51.506    div0/out_tmp_reg[13]_i_35_n_0
    SLICE_X38Y76         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    51.623 r  div0/out_tmp_reg[13]_i_30/CO[3]
                         net (fo=1, routed)           0.000    51.623    div0/out_tmp_reg[13]_i_30_n_0
    SLICE_X38Y77         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    51.740 r  div0/out_tmp_reg[13]_i_25/CO[3]
                         net (fo=1, routed)           0.000    51.740    div0/out_tmp_reg[13]_i_25_n_0
    SLICE_X38Y78         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    51.857 r  div0/out_tmp_reg[13]_i_20/CO[3]
                         net (fo=1, routed)           0.000    51.857    div0/out_tmp_reg[13]_i_20_n_0
    SLICE_X38Y79         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    51.974 r  div0/out_tmp_reg[13]_i_15/CO[3]
                         net (fo=1, routed)           0.000    51.974    div0/out_tmp_reg[13]_i_15_n_0
    SLICE_X38Y80         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    52.091 r  div0/out_tmp_reg[13]_i_10/CO[3]
                         net (fo=1, routed)           0.000    52.091    div0/out_tmp_reg[13]_i_10_n_0
    SLICE_X38Y81         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    52.208 r  div0/out_tmp_reg[13]_i_5/CO[3]
                         net (fo=1, routed)           0.000    52.208    div0/out_tmp_reg[13]_i_5_n_0
    SLICE_X38Y82         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    52.325 r  div0/out_tmp_reg[13]_i_2/CO[3]
                         net (fo=1, routed)           0.000    52.325    div0/out_tmp_reg[13]_i_2_n_0
    SLICE_X38Y83         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    52.482 r  div0/out_tmp_reg[13]_i_1/CO[1]
                         net (fo=36, routed)          0.717    53.199    div0/p_1_in[13]
    SLICE_X37Y82         LUT3 (Prop_lut3_I0_O)        0.332    53.531 r  div0/out_tmp[12]_i_42/O
                         net (fo=1, routed)           0.000    53.531    div0/out_tmp[12]_i_42_n_0
    SLICE_X37Y82         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    54.081 r  div0/out_tmp_reg[12]_i_35/CO[3]
                         net (fo=1, routed)           0.000    54.081    div0/out_tmp_reg[12]_i_35_n_0
    SLICE_X37Y83         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    54.195 r  div0/out_tmp_reg[12]_i_30/CO[3]
                         net (fo=1, routed)           0.000    54.195    div0/out_tmp_reg[12]_i_30_n_0
    SLICE_X37Y84         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    54.309 r  div0/out_tmp_reg[12]_i_25/CO[3]
                         net (fo=1, routed)           0.000    54.309    div0/out_tmp_reg[12]_i_25_n_0
    SLICE_X37Y85         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    54.423 r  div0/out_tmp_reg[12]_i_20/CO[3]
                         net (fo=1, routed)           0.000    54.423    div0/out_tmp_reg[12]_i_20_n_0
    SLICE_X37Y86         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    54.537 r  div0/out_tmp_reg[12]_i_15/CO[3]
                         net (fo=1, routed)           0.000    54.537    div0/out_tmp_reg[12]_i_15_n_0
    SLICE_X37Y87         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    54.651 r  div0/out_tmp_reg[12]_i_10/CO[3]
                         net (fo=1, routed)           0.000    54.651    div0/out_tmp_reg[12]_i_10_n_0
    SLICE_X37Y88         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    54.765 r  div0/out_tmp_reg[12]_i_5/CO[3]
                         net (fo=1, routed)           0.000    54.765    div0/out_tmp_reg[12]_i_5_n_0
    SLICE_X37Y89         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    54.879 r  div0/out_tmp_reg[12]_i_2/CO[3]
                         net (fo=1, routed)           0.000    54.879    div0/out_tmp_reg[12]_i_2_n_0
    SLICE_X37Y90         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.178    55.057 r  div0/out_tmp_reg[12]_i_1/CO[1]
                         net (fo=36, routed)          0.577    55.634    div0/p_1_in[12]
    SLICE_X38Y89         LUT3 (Prop_lut3_I0_O)        0.329    55.963 r  div0/out_tmp[11]_i_42/O
                         net (fo=1, routed)           0.000    55.963    div0/out_tmp[11]_i_42_n_0
    SLICE_X38Y89         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    56.496 r  div0/out_tmp_reg[11]_i_35/CO[3]
                         net (fo=1, routed)           0.000    56.496    div0/out_tmp_reg[11]_i_35_n_0
    SLICE_X38Y90         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    56.613 r  div0/out_tmp_reg[11]_i_30/CO[3]
                         net (fo=1, routed)           0.000    56.613    div0/out_tmp_reg[11]_i_30_n_0
    SLICE_X38Y91         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    56.730 r  div0/out_tmp_reg[11]_i_25/CO[3]
                         net (fo=1, routed)           0.000    56.730    div0/out_tmp_reg[11]_i_25_n_0
    SLICE_X38Y92         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    56.847 r  div0/out_tmp_reg[11]_i_20/CO[3]
                         net (fo=1, routed)           0.000    56.847    div0/out_tmp_reg[11]_i_20_n_0
    SLICE_X38Y93         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    56.964 r  div0/out_tmp_reg[11]_i_15/CO[3]
                         net (fo=1, routed)           0.000    56.964    div0/out_tmp_reg[11]_i_15_n_0
    SLICE_X38Y94         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    57.081 r  div0/out_tmp_reg[11]_i_10/CO[3]
                         net (fo=1, routed)           0.000    57.081    div0/out_tmp_reg[11]_i_10_n_0
    SLICE_X38Y95         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    57.198 r  div0/out_tmp_reg[11]_i_5/CO[3]
                         net (fo=1, routed)           0.000    57.198    div0/out_tmp_reg[11]_i_5_n_0
    SLICE_X38Y96         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    57.315 r  div0/out_tmp_reg[11]_i_2/CO[3]
                         net (fo=1, routed)           0.000    57.315    div0/out_tmp_reg[11]_i_2_n_0
    SLICE_X38Y97         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    57.472 r  div0/out_tmp_reg[11]_i_1/CO[1]
                         net (fo=36, routed)          0.814    58.286    div0/p_1_in[11]
    SLICE_X37Y95         LUT3 (Prop_lut3_I0_O)        0.332    58.618 r  div0/out_tmp[10]_i_42/O
                         net (fo=1, routed)           0.000    58.618    div0/out_tmp[10]_i_42_n_0
    SLICE_X37Y95         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    59.168 r  div0/out_tmp_reg[10]_i_35/CO[3]
                         net (fo=1, routed)           0.000    59.168    div0/out_tmp_reg[10]_i_35_n_0
    SLICE_X37Y96         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    59.282 r  div0/out_tmp_reg[10]_i_30/CO[3]
                         net (fo=1, routed)           0.000    59.282    div0/out_tmp_reg[10]_i_30_n_0
    SLICE_X37Y97         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    59.396 r  div0/out_tmp_reg[10]_i_25/CO[3]
                         net (fo=1, routed)           0.000    59.396    div0/out_tmp_reg[10]_i_25_n_0
    SLICE_X37Y98         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    59.510 r  div0/out_tmp_reg[10]_i_20/CO[3]
                         net (fo=1, routed)           0.000    59.510    div0/out_tmp_reg[10]_i_20_n_0
    SLICE_X37Y99         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    59.624 r  div0/out_tmp_reg[10]_i_15/CO[3]
                         net (fo=1, routed)           0.001    59.624    div0/out_tmp_reg[10]_i_15_n_0
    SLICE_X37Y100        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    59.738 r  div0/out_tmp_reg[10]_i_10/CO[3]
                         net (fo=1, routed)           0.000    59.738    div0/out_tmp_reg[10]_i_10_n_0
    SLICE_X37Y101        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    59.852 r  div0/out_tmp_reg[10]_i_5/CO[3]
                         net (fo=1, routed)           0.000    59.852    div0/out_tmp_reg[10]_i_5_n_0
    SLICE_X37Y102        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    59.966 r  div0/out_tmp_reg[10]_i_2/CO[3]
                         net (fo=1, routed)           0.000    59.966    div0/out_tmp_reg[10]_i_2_n_0
    SLICE_X37Y103        CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.178    60.144 r  div0/out_tmp_reg[10]_i_1/CO[1]
                         net (fo=36, routed)          0.587    60.731    div0/p_1_in[10]
    SLICE_X38Y102        LUT3 (Prop_lut3_I0_O)        0.329    61.060 r  div0/out_tmp[9]_i_42/O
                         net (fo=1, routed)           0.000    61.060    div0/out_tmp[9]_i_42_n_0
    SLICE_X38Y102        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    61.593 r  div0/out_tmp_reg[9]_i_35/CO[3]
                         net (fo=1, routed)           0.000    61.593    div0/out_tmp_reg[9]_i_35_n_0
    SLICE_X38Y103        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    61.710 r  div0/out_tmp_reg[9]_i_30/CO[3]
                         net (fo=1, routed)           0.000    61.710    div0/out_tmp_reg[9]_i_30_n_0
    SLICE_X38Y104        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    61.827 r  div0/out_tmp_reg[9]_i_25/CO[3]
                         net (fo=1, routed)           0.000    61.827    div0/out_tmp_reg[9]_i_25_n_0
    SLICE_X38Y105        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    61.944 r  div0/out_tmp_reg[9]_i_20/CO[3]
                         net (fo=1, routed)           0.000    61.944    div0/out_tmp_reg[9]_i_20_n_0
    SLICE_X38Y106        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    62.061 r  div0/out_tmp_reg[9]_i_15/CO[3]
                         net (fo=1, routed)           0.000    62.061    div0/out_tmp_reg[9]_i_15_n_0
    SLICE_X38Y107        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    62.178 r  div0/out_tmp_reg[9]_i_10/CO[3]
                         net (fo=1, routed)           0.000    62.178    div0/out_tmp_reg[9]_i_10_n_0
    SLICE_X38Y108        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    62.295 r  div0/out_tmp_reg[9]_i_5/CO[3]
                         net (fo=1, routed)           0.000    62.295    div0/out_tmp_reg[9]_i_5_n_0
    SLICE_X38Y109        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    62.412 r  div0/out_tmp_reg[9]_i_2/CO[3]
                         net (fo=1, routed)           0.000    62.412    div0/out_tmp_reg[9]_i_2_n_0
    SLICE_X38Y110        CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    62.569 r  div0/out_tmp_reg[9]_i_1/CO[1]
                         net (fo=36, routed)          0.654    63.224    div0/p_1_in[9]
    SLICE_X39Y109        LUT3 (Prop_lut3_I0_O)        0.332    63.556 r  div0/out_tmp[8]_i_42/O
                         net (fo=1, routed)           0.000    63.556    div0/out_tmp[8]_i_42_n_0
    SLICE_X39Y109        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    64.106 r  div0/out_tmp_reg[8]_i_35/CO[3]
                         net (fo=1, routed)           0.000    64.106    div0/out_tmp_reg[8]_i_35_n_0
    SLICE_X39Y110        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    64.220 r  div0/out_tmp_reg[8]_i_30/CO[3]
                         net (fo=1, routed)           0.000    64.220    div0/out_tmp_reg[8]_i_30_n_0
    SLICE_X39Y111        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    64.334 r  div0/out_tmp_reg[8]_i_25/CO[3]
                         net (fo=1, routed)           0.000    64.334    div0/out_tmp_reg[8]_i_25_n_0
    SLICE_X39Y112        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    64.448 r  div0/out_tmp_reg[8]_i_20/CO[3]
                         net (fo=1, routed)           0.000    64.448    div0/out_tmp_reg[8]_i_20_n_0
    SLICE_X39Y113        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    64.562 r  div0/out_tmp_reg[8]_i_15/CO[3]
                         net (fo=1, routed)           0.000    64.562    div0/out_tmp_reg[8]_i_15_n_0
    SLICE_X39Y114        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    64.676 r  div0/out_tmp_reg[8]_i_10/CO[3]
                         net (fo=1, routed)           0.000    64.676    div0/out_tmp_reg[8]_i_10_n_0
    SLICE_X39Y115        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    64.790 r  div0/out_tmp_reg[8]_i_5/CO[3]
                         net (fo=1, routed)           0.000    64.790    div0/out_tmp_reg[8]_i_5_n_0
    SLICE_X39Y116        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    64.904 r  div0/out_tmp_reg[8]_i_2/CO[3]
                         net (fo=1, routed)           0.000    64.904    div0/out_tmp_reg[8]_i_2_n_0
    SLICE_X39Y117        CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.178    65.082 r  div0/out_tmp_reg[8]_i_1/CO[1]
                         net (fo=36, routed)          0.660    65.741    div0/p_1_in[8]
    SLICE_X37Y116        LUT3 (Prop_lut3_I0_O)        0.329    66.070 r  div0/out_tmp[7]_i_42/O
                         net (fo=1, routed)           0.000    66.070    div0/out_tmp[7]_i_42_n_0
    SLICE_X37Y116        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    66.620 r  div0/out_tmp_reg[7]_i_35/CO[3]
                         net (fo=1, routed)           0.000    66.620    div0/out_tmp_reg[7]_i_35_n_0
    SLICE_X37Y117        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    66.734 r  div0/out_tmp_reg[7]_i_30/CO[3]
                         net (fo=1, routed)           0.000    66.734    div0/out_tmp_reg[7]_i_30_n_0
    SLICE_X37Y118        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    66.848 r  div0/out_tmp_reg[7]_i_25/CO[3]
                         net (fo=1, routed)           0.000    66.848    div0/out_tmp_reg[7]_i_25_n_0
    SLICE_X37Y119        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    66.962 r  div0/out_tmp_reg[7]_i_20/CO[3]
                         net (fo=1, routed)           0.000    66.962    div0/out_tmp_reg[7]_i_20_n_0
    SLICE_X37Y120        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    67.076 r  div0/out_tmp_reg[7]_i_15/CO[3]
                         net (fo=1, routed)           0.000    67.076    div0/out_tmp_reg[7]_i_15_n_0
    SLICE_X37Y121        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    67.190 r  div0/out_tmp_reg[7]_i_10/CO[3]
                         net (fo=1, routed)           0.000    67.190    div0/out_tmp_reg[7]_i_10_n_0
    SLICE_X37Y122        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    67.304 r  div0/out_tmp_reg[7]_i_5/CO[3]
                         net (fo=1, routed)           0.000    67.304    div0/out_tmp_reg[7]_i_5_n_0
    SLICE_X37Y123        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    67.418 r  div0/out_tmp_reg[7]_i_2/CO[3]
                         net (fo=1, routed)           0.000    67.418    div0/out_tmp_reg[7]_i_2_n_0
    SLICE_X37Y124        CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.178    67.596 r  div0/out_tmp_reg[7]_i_1/CO[1]
                         net (fo=36, routed)          0.603    68.199    div0/p_1_in[7]
    SLICE_X38Y123        LUT3 (Prop_lut3_I0_O)        0.329    68.528 r  div0/out_tmp[6]_i_42/O
                         net (fo=1, routed)           0.000    68.528    div0/out_tmp[6]_i_42_n_0
    SLICE_X38Y123        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    69.061 r  div0/out_tmp_reg[6]_i_35/CO[3]
                         net (fo=1, routed)           0.000    69.061    div0/out_tmp_reg[6]_i_35_n_0
    SLICE_X38Y124        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    69.178 r  div0/out_tmp_reg[6]_i_30/CO[3]
                         net (fo=1, routed)           0.009    69.187    div0/out_tmp_reg[6]_i_30_n_0
    SLICE_X38Y125        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    69.304 r  div0/out_tmp_reg[6]_i_25/CO[3]
                         net (fo=1, routed)           0.000    69.304    div0/out_tmp_reg[6]_i_25_n_0
    SLICE_X38Y126        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    69.421 r  div0/out_tmp_reg[6]_i_20/CO[3]
                         net (fo=1, routed)           0.000    69.421    div0/out_tmp_reg[6]_i_20_n_0
    SLICE_X38Y127        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    69.538 r  div0/out_tmp_reg[6]_i_15/CO[3]
                         net (fo=1, routed)           0.000    69.538    div0/out_tmp_reg[6]_i_15_n_0
    SLICE_X38Y128        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    69.655 r  div0/out_tmp_reg[6]_i_10/CO[3]
                         net (fo=1, routed)           0.000    69.655    div0/out_tmp_reg[6]_i_10_n_0
    SLICE_X38Y129        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    69.772 r  div0/out_tmp_reg[6]_i_5/CO[3]
                         net (fo=1, routed)           0.000    69.772    div0/out_tmp_reg[6]_i_5_n_0
    SLICE_X38Y130        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    69.889 r  div0/out_tmp_reg[6]_i_2/CO[3]
                         net (fo=1, routed)           0.000    69.889    div0/out_tmp_reg[6]_i_2_n_0
    SLICE_X38Y131        CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.179    70.068 r  div0/out_tmp_reg[6]_i_1/CO[1]
                         net (fo=36, routed)          0.646    70.715    div0/p_1_in[6]
    SLICE_X37Y130        LUT3 (Prop_lut3_I0_O)        0.332    71.047 r  div0/out_tmp[5]_i_42/O
                         net (fo=1, routed)           0.000    71.047    div0/out_tmp[5]_i_42_n_0
    SLICE_X37Y130        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    71.597 r  div0/out_tmp_reg[5]_i_35/CO[3]
                         net (fo=1, routed)           0.000    71.597    div0/out_tmp_reg[5]_i_35_n_0
    SLICE_X37Y131        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    71.711 r  div0/out_tmp_reg[5]_i_30/CO[3]
                         net (fo=1, routed)           0.000    71.711    div0/out_tmp_reg[5]_i_30_n_0
    SLICE_X37Y132        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    71.825 r  div0/out_tmp_reg[5]_i_25/CO[3]
                         net (fo=1, routed)           0.000    71.825    div0/out_tmp_reg[5]_i_25_n_0
    SLICE_X37Y133        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    71.939 r  div0/out_tmp_reg[5]_i_20/CO[3]
                         net (fo=1, routed)           0.000    71.939    div0/out_tmp_reg[5]_i_20_n_0
    SLICE_X37Y134        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    72.053 r  div0/out_tmp_reg[5]_i_15/CO[3]
                         net (fo=1, routed)           0.000    72.053    div0/out_tmp_reg[5]_i_15_n_0
    SLICE_X37Y135        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    72.167 r  div0/out_tmp_reg[5]_i_10/CO[3]
                         net (fo=1, routed)           0.000    72.167    div0/out_tmp_reg[5]_i_10_n_0
    SLICE_X37Y136        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    72.281 r  div0/out_tmp_reg[5]_i_5/CO[3]
                         net (fo=1, routed)           0.000    72.281    div0/out_tmp_reg[5]_i_5_n_0
    SLICE_X37Y137        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    72.395 r  div0/out_tmp_reg[5]_i_2/CO[3]
                         net (fo=1, routed)           0.000    72.395    div0/out_tmp_reg[5]_i_2_n_0
    SLICE_X37Y138        CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.178    72.573 r  div0/out_tmp_reg[5]_i_1/CO[1]
                         net (fo=36, routed)          0.655    73.227    div0/p_1_in[5]
    SLICE_X36Y138        LUT3 (Prop_lut3_I0_O)        0.329    73.556 r  div0/out_tmp[4]_i_41/O
                         net (fo=1, routed)           0.000    73.556    div0/out_tmp[4]_i_41_n_0
    SLICE_X36Y138        CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.380    73.936 r  div0/out_tmp_reg[4]_i_35/CO[3]
                         net (fo=1, routed)           0.000    73.936    div0/out_tmp_reg[4]_i_35_n_0
    SLICE_X36Y139        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    74.053 r  div0/out_tmp_reg[4]_i_30/CO[3]
                         net (fo=1, routed)           0.000    74.053    div0/out_tmp_reg[4]_i_30_n_0
    SLICE_X36Y140        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    74.170 r  div0/out_tmp_reg[4]_i_25/CO[3]
                         net (fo=1, routed)           0.000    74.170    div0/out_tmp_reg[4]_i_25_n_0
    SLICE_X36Y141        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    74.287 r  div0/out_tmp_reg[4]_i_20/CO[3]
                         net (fo=1, routed)           0.000    74.287    div0/out_tmp_reg[4]_i_20_n_0
    SLICE_X36Y142        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    74.404 r  div0/out_tmp_reg[4]_i_15/CO[3]
                         net (fo=1, routed)           0.000    74.404    div0/out_tmp_reg[4]_i_15_n_0
    SLICE_X36Y143        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    74.521 r  div0/out_tmp_reg[4]_i_10/CO[3]
                         net (fo=1, routed)           0.000    74.521    div0/out_tmp_reg[4]_i_10_n_0
    SLICE_X36Y144        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    74.638 r  div0/out_tmp_reg[4]_i_5/CO[3]
                         net (fo=1, routed)           0.000    74.638    div0/out_tmp_reg[4]_i_5_n_0
    SLICE_X36Y145        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    74.755 r  div0/out_tmp_reg[4]_i_2/CO[3]
                         net (fo=1, routed)           0.000    74.755    div0/out_tmp_reg[4]_i_2_n_0
    SLICE_X36Y146        CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.179    74.934 r  div0/out_tmp_reg[4]_i_1/CO[1]
                         net (fo=36, routed)          0.838    75.772    div0/p_1_in[4]
    SLICE_X37Y141        LUT3 (Prop_lut3_I0_O)        0.332    76.104 r  div0/out_tmp[3]_i_42/O
                         net (fo=1, routed)           0.000    76.104    div0/out_tmp[3]_i_42_n_0
    SLICE_X37Y141        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    76.654 r  div0/out_tmp_reg[3]_i_35/CO[3]
                         net (fo=1, routed)           0.000    76.654    div0/out_tmp_reg[3]_i_35_n_0
    SLICE_X37Y142        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    76.768 r  div0/out_tmp_reg[3]_i_30/CO[3]
                         net (fo=1, routed)           0.000    76.768    div0/out_tmp_reg[3]_i_30_n_0
    SLICE_X37Y143        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    76.882 r  div0/out_tmp_reg[3]_i_25/CO[3]
                         net (fo=1, routed)           0.000    76.882    div0/out_tmp_reg[3]_i_25_n_0
    SLICE_X37Y144        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    76.996 r  div0/out_tmp_reg[3]_i_20/CO[3]
                         net (fo=1, routed)           0.000    76.996    div0/out_tmp_reg[3]_i_20_n_0
    SLICE_X37Y145        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    77.110 r  div0/out_tmp_reg[3]_i_15/CO[3]
                         net (fo=1, routed)           0.000    77.110    div0/out_tmp_reg[3]_i_15_n_0
    SLICE_X37Y146        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    77.224 r  div0/out_tmp_reg[3]_i_10/CO[3]
                         net (fo=1, routed)           0.000    77.224    div0/out_tmp_reg[3]_i_10_n_0
    SLICE_X37Y147        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    77.338 r  div0/out_tmp_reg[3]_i_5/CO[3]
                         net (fo=1, routed)           0.000    77.338    div0/out_tmp_reg[3]_i_5_n_0
    SLICE_X37Y148        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    77.452 r  div0/out_tmp_reg[3]_i_2/CO[3]
                         net (fo=1, routed)           0.000    77.452    div0/out_tmp_reg[3]_i_2_n_0
    SLICE_X37Y149        CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.178    77.630 r  div0/out_tmp_reg[3]_i_1/CO[1]
                         net (fo=36, routed)          1.005    78.635    div0/p_1_in[3]
    SLICE_X39Y141        LUT3 (Prop_lut3_I0_O)        0.329    78.964 r  div0/out_tmp[2]_i_42/O
                         net (fo=1, routed)           0.000    78.964    div0/out_tmp[2]_i_42_n_0
    SLICE_X39Y141        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    79.514 r  div0/out_tmp_reg[2]_i_35/CO[3]
                         net (fo=1, routed)           0.000    79.514    div0/out_tmp_reg[2]_i_35_n_0
    SLICE_X39Y142        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    79.628 r  div0/out_tmp_reg[2]_i_30/CO[3]
                         net (fo=1, routed)           0.000    79.628    div0/out_tmp_reg[2]_i_30_n_0
    SLICE_X39Y143        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    79.742 r  div0/out_tmp_reg[2]_i_25/CO[3]
                         net (fo=1, routed)           0.000    79.742    div0/out_tmp_reg[2]_i_25_n_0
    SLICE_X39Y144        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    79.856 r  div0/out_tmp_reg[2]_i_20/CO[3]
                         net (fo=1, routed)           0.000    79.856    div0/out_tmp_reg[2]_i_20_n_0
    SLICE_X39Y145        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    79.970 r  div0/out_tmp_reg[2]_i_15/CO[3]
                         net (fo=1, routed)           0.000    79.970    div0/out_tmp_reg[2]_i_15_n_0
    SLICE_X39Y146        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    80.084 r  div0/out_tmp_reg[2]_i_10/CO[3]
                         net (fo=1, routed)           0.000    80.084    div0/out_tmp_reg[2]_i_10_n_0
    SLICE_X39Y147        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    80.198 r  div0/out_tmp_reg[2]_i_5/CO[3]
                         net (fo=1, routed)           0.000    80.198    div0/out_tmp_reg[2]_i_5_n_0
    SLICE_X39Y148        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    80.312 r  div0/out_tmp_reg[2]_i_2/CO[3]
                         net (fo=1, routed)           0.000    80.312    div0/out_tmp_reg[2]_i_2_n_0
    SLICE_X39Y149        CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.178    80.490 r  div0/out_tmp_reg[2]_i_1/CO[1]
                         net (fo=36, routed)          0.884    81.374    div0/p_1_in[2]
    SLICE_X41Y141        LUT3 (Prop_lut3_I0_O)        0.329    81.703 r  div0/out_tmp[1]_i_42/O
                         net (fo=1, routed)           0.000    81.703    div0/out_tmp[1]_i_42_n_0
    SLICE_X41Y141        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    82.253 r  div0/out_tmp_reg[1]_i_35/CO[3]
                         net (fo=1, routed)           0.000    82.253    div0/out_tmp_reg[1]_i_35_n_0
    SLICE_X41Y142        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    82.367 r  div0/out_tmp_reg[1]_i_30/CO[3]
                         net (fo=1, routed)           0.000    82.367    div0/out_tmp_reg[1]_i_30_n_0
    SLICE_X41Y143        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    82.481 r  div0/out_tmp_reg[1]_i_25/CO[3]
                         net (fo=1, routed)           0.000    82.481    div0/out_tmp_reg[1]_i_25_n_0
    SLICE_X41Y144        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    82.595 r  div0/out_tmp_reg[1]_i_20/CO[3]
                         net (fo=1, routed)           0.000    82.595    div0/out_tmp_reg[1]_i_20_n_0
    SLICE_X41Y145        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    82.709 r  div0/out_tmp_reg[1]_i_15/CO[3]
                         net (fo=1, routed)           0.000    82.709    div0/out_tmp_reg[1]_i_15_n_0
    SLICE_X41Y146        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    82.823 r  div0/out_tmp_reg[1]_i_10/CO[3]
                         net (fo=1, routed)           0.000    82.823    div0/out_tmp_reg[1]_i_10_n_0
    SLICE_X41Y147        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    82.937 r  div0/out_tmp_reg[1]_i_5/CO[3]
                         net (fo=1, routed)           0.000    82.937    div0/out_tmp_reg[1]_i_5_n_0
    SLICE_X41Y148        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    83.051 r  div0/out_tmp_reg[1]_i_2/CO[3]
                         net (fo=1, routed)           0.000    83.051    div0/out_tmp_reg[1]_i_2_n_0
    SLICE_X41Y149        CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.178    83.229 r  div0/out_tmp_reg[1]_i_1/CO[1]
                         net (fo=36, routed)          0.926    84.155    div0/p_1_in[1]
    SLICE_X42Y141        CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.800    84.955 r  div0/out_tmp_reg[0]_i_35/CO[3]
                         net (fo=1, routed)           0.000    84.955    div0/out_tmp_reg[0]_i_35_n_0
    SLICE_X42Y142        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    85.072 r  div0/out_tmp_reg[0]_i_30/CO[3]
                         net (fo=1, routed)           0.000    85.072    div0/out_tmp_reg[0]_i_30_n_0
    SLICE_X42Y143        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    85.189 r  div0/out_tmp_reg[0]_i_25/CO[3]
                         net (fo=1, routed)           0.000    85.189    div0/out_tmp_reg[0]_i_25_n_0
    SLICE_X42Y144        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    85.306 r  div0/out_tmp_reg[0]_i_20/CO[3]
                         net (fo=1, routed)           0.000    85.306    div0/out_tmp_reg[0]_i_20_n_0
    SLICE_X42Y145        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    85.423 r  div0/out_tmp_reg[0]_i_15/CO[3]
                         net (fo=1, routed)           0.000    85.423    div0/out_tmp_reg[0]_i_15_n_0
    SLICE_X42Y146        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    85.540 r  div0/out_tmp_reg[0]_i_10/CO[3]
                         net (fo=1, routed)           0.000    85.540    div0/out_tmp_reg[0]_i_10_n_0
    SLICE_X42Y147        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    85.657 r  div0/out_tmp_reg[0]_i_5/CO[3]
                         net (fo=1, routed)           0.000    85.657    div0/out_tmp_reg[0]_i_5_n_0
    SLICE_X42Y148        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    85.774 r  div0/out_tmp_reg[0]_i_2/CO[3]
                         net (fo=1, routed)           0.000    85.774    div0/out_tmp_reg[0]_i_2_n_0
    SLICE_X42Y149        CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    85.931 r  div0/out_tmp_reg[0]_i_1/CO[1]
                         net (fo=1, routed)           0.000    85.931    div0/p_1_in[0]
    SLICE_X42Y149        FDRE                                         r  div0/out_tmp_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        7.000     7.000 r  
                                                      0.000     7.000 r  clk (IN)
                         net (fo=762, unset)          0.924     7.924    div0/clk
    SLICE_X42Y149        FDRE                                         r  div0/out_tmp_reg[0]/C
                         clock pessimism              0.000     7.924    
                         clock uncertainty           -0.035     7.889    
    SLICE_X42Y149        FDRE (Setup_fdre_C_D)        0.094     7.983    div0/out_tmp_reg[0]
  -------------------------------------------------------------------
                         required time                          7.983    
                         arrival time                         -85.931    
  -------------------------------------------------------------------
                         slack                                -77.948    

Slack (VIOLATED) :        -75.323ns  (required time - arrival time)
  Source:                 div0/rtmp_reg[31]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@3.500ns period=7.000ns})
  Destination:            div0/out_tmp_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@3.500ns period=7.000ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            7.000ns  (clk rise@7.000ns - clk rise@0.000ns)
  Data Path Delay:        82.256ns  (logic 57.150ns (69.478%)  route 25.106ns (30.522%))
  Logic Levels:           304  (CARRY4=278 LUT2=1 LUT3=25)
  Clock Path Skew:        -0.049ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.924ns = ( 7.924 - 7.000 ) 
    Source Clock Delay      (SCD):    0.973ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=762, unset)          0.973     0.973    div0/clk
    SLICE_X37Y24         FDRE                                         r  div0/rtmp_reg[31]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y24         FDRE (Prop_fdre_C_Q)         0.419     1.392 r  div0/rtmp_reg[31]/Q
                         net (fo=2, routed)           0.407     1.799    div0/rtmp[31]
    SLICE_X39Y24         LUT2 (Prop_lut2_I1_O)        0.299     2.098 r  div0/out_tmp[31]_i_41/O
                         net (fo=1, routed)           0.000     2.098    div0/out_tmp[31]_i_41_n_0
    SLICE_X39Y24         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532     2.630 r  div0/out_tmp_reg[31]_i_33/CO[3]
                         net (fo=1, routed)           0.009     2.639    div0/out_tmp_reg[31]_i_33_n_0
    SLICE_X39Y25         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     2.753 r  div0/out_tmp_reg[31]_i_28/CO[3]
                         net (fo=1, routed)           0.000     2.753    div0/out_tmp_reg[31]_i_28_n_0
    SLICE_X39Y26         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     2.867 r  div0/out_tmp_reg[31]_i_23/CO[3]
                         net (fo=1, routed)           0.000     2.867    div0/out_tmp_reg[31]_i_23_n_0
    SLICE_X39Y27         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     2.981 r  div0/out_tmp_reg[31]_i_18/CO[3]
                         net (fo=1, routed)           0.000     2.981    div0/out_tmp_reg[31]_i_18_n_0
    SLICE_X39Y28         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     3.095 r  div0/out_tmp_reg[31]_i_13/CO[3]
                         net (fo=1, routed)           0.000     3.095    div0/out_tmp_reg[31]_i_13_n_0
    SLICE_X39Y29         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     3.209 r  div0/out_tmp_reg[31]_i_8/CO[3]
                         net (fo=1, routed)           0.000     3.209    div0/out_tmp_reg[31]_i_8_n_0
    SLICE_X39Y30         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     3.323 r  div0/out_tmp_reg[31]_i_3/CO[3]
                         net (fo=1, routed)           0.000     3.323    div0/out_tmp_reg[31]_i_3_n_0
    SLICE_X39Y31         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     3.437 r  div0/out_tmp_reg[31]_i_2/CO[3]
                         net (fo=1, routed)           0.000     3.437    div0/out_tmp_reg[31]_i_2_n_0
    SLICE_X39Y32         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.293     3.730 r  div0/out_tmp_reg[31]_i_1/CO[0]
                         net (fo=36, routed)          1.088     4.818    div0/p_1_in[31]
    SLICE_X40Y27         LUT3 (Prop_lut3_I0_O)        0.373     5.191 r  div0/out_tmp[30]_i_38/O
                         net (fo=1, routed)           0.000     5.191    div0/out_tmp[30]_i_38_n_0
    SLICE_X40Y27         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     5.741 r  div0/out_tmp_reg[30]_i_30/CO[3]
                         net (fo=1, routed)           0.000     5.741    div0/out_tmp_reg[30]_i_30_n_0
    SLICE_X40Y28         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     5.855 r  div0/out_tmp_reg[30]_i_25/CO[3]
                         net (fo=1, routed)           0.000     5.855    div0/out_tmp_reg[30]_i_25_n_0
    SLICE_X40Y29         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     5.969 r  div0/out_tmp_reg[30]_i_20/CO[3]
                         net (fo=1, routed)           0.000     5.969    div0/out_tmp_reg[30]_i_20_n_0
    SLICE_X40Y30         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     6.083 r  div0/out_tmp_reg[30]_i_15/CO[3]
                         net (fo=1, routed)           0.000     6.083    div0/out_tmp_reg[30]_i_15_n_0
    SLICE_X40Y31         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     6.197 r  div0/out_tmp_reg[30]_i_10/CO[3]
                         net (fo=1, routed)           0.000     6.197    div0/out_tmp_reg[30]_i_10_n_0
    SLICE_X40Y32         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     6.311 r  div0/out_tmp_reg[30]_i_5/CO[3]
                         net (fo=1, routed)           0.000     6.311    div0/out_tmp_reg[30]_i_5_n_0
    SLICE_X40Y33         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     6.425 r  div0/out_tmp_reg[30]_i_2/CO[3]
                         net (fo=1, routed)           0.000     6.425    div0/out_tmp_reg[30]_i_2_n_0
    SLICE_X40Y34         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.178     6.603 r  div0/out_tmp_reg[30]_i_1/CO[1]
                         net (fo=36, routed)          1.047     7.651    div0/p_1_in[30]
    SLICE_X38Y26         LUT3 (Prop_lut3_I0_O)        0.329     7.980 r  div0/out_tmp[29]_i_42/O
                         net (fo=1, routed)           0.000     7.980    div0/out_tmp[29]_i_42_n_0
    SLICE_X38Y26         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533     8.513 r  div0/out_tmp_reg[29]_i_35/CO[3]
                         net (fo=1, routed)           0.000     8.513    div0/out_tmp_reg[29]_i_35_n_0
    SLICE_X38Y27         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     8.630 r  div0/out_tmp_reg[29]_i_30/CO[3]
                         net (fo=1, routed)           0.000     8.630    div0/out_tmp_reg[29]_i_30_n_0
    SLICE_X38Y28         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     8.747 r  div0/out_tmp_reg[29]_i_25/CO[3]
                         net (fo=1, routed)           0.000     8.747    div0/out_tmp_reg[29]_i_25_n_0
    SLICE_X38Y29         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     8.864 r  div0/out_tmp_reg[29]_i_20/CO[3]
                         net (fo=1, routed)           0.000     8.864    div0/out_tmp_reg[29]_i_20_n_0
    SLICE_X38Y30         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     8.981 r  div0/out_tmp_reg[29]_i_15/CO[3]
                         net (fo=1, routed)           0.000     8.981    div0/out_tmp_reg[29]_i_15_n_0
    SLICE_X38Y31         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     9.098 r  div0/out_tmp_reg[29]_i_10/CO[3]
                         net (fo=1, routed)           0.000     9.098    div0/out_tmp_reg[29]_i_10_n_0
    SLICE_X38Y32         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     9.215 r  div0/out_tmp_reg[29]_i_5/CO[3]
                         net (fo=1, routed)           0.000     9.215    div0/out_tmp_reg[29]_i_5_n_0
    SLICE_X38Y33         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     9.332 r  div0/out_tmp_reg[29]_i_2/CO[3]
                         net (fo=1, routed)           0.000     9.332    div0/out_tmp_reg[29]_i_2_n_0
    SLICE_X38Y34         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.179     9.511 r  div0/out_tmp_reg[29]_i_1/CO[1]
                         net (fo=36, routed)          1.075    10.586    div0/p_1_in[29]
    SLICE_X33Y27         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.788    11.374 r  div0/out_tmp_reg[28]_i_35/CO[3]
                         net (fo=1, routed)           0.000    11.374    div0/out_tmp_reg[28]_i_35_n_0
    SLICE_X33Y28         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    11.488 r  div0/out_tmp_reg[28]_i_30/CO[3]
                         net (fo=1, routed)           0.000    11.488    div0/out_tmp_reg[28]_i_30_n_0
    SLICE_X33Y29         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    11.602 r  div0/out_tmp_reg[28]_i_25/CO[3]
                         net (fo=1, routed)           0.000    11.602    div0/out_tmp_reg[28]_i_25_n_0
    SLICE_X33Y30         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    11.716 r  div0/out_tmp_reg[28]_i_20/CO[3]
                         net (fo=1, routed)           0.000    11.716    div0/out_tmp_reg[28]_i_20_n_0
    SLICE_X33Y31         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    11.830 r  div0/out_tmp_reg[28]_i_15/CO[3]
                         net (fo=1, routed)           0.000    11.830    div0/out_tmp_reg[28]_i_15_n_0
    SLICE_X33Y32         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    11.944 r  div0/out_tmp_reg[28]_i_10/CO[3]
                         net (fo=1, routed)           0.000    11.944    div0/out_tmp_reg[28]_i_10_n_0
    SLICE_X33Y33         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    12.058 r  div0/out_tmp_reg[28]_i_5/CO[3]
                         net (fo=1, routed)           0.000    12.058    div0/out_tmp_reg[28]_i_5_n_0
    SLICE_X33Y34         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    12.172 r  div0/out_tmp_reg[28]_i_2/CO[3]
                         net (fo=1, routed)           0.000    12.172    div0/out_tmp_reg[28]_i_2_n_0
    SLICE_X33Y35         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.178    12.350 r  div0/out_tmp_reg[28]_i_1/CO[1]
                         net (fo=36, routed)          1.079    13.429    div0/p_1_in[28]
    SLICE_X37Y27         LUT3 (Prop_lut3_I0_O)        0.329    13.758 r  div0/out_tmp[27]_i_40/O
                         net (fo=1, routed)           0.000    13.758    div0/out_tmp[27]_i_40_n_0
    SLICE_X37Y27         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401    14.159 r  div0/out_tmp_reg[27]_i_35/CO[3]
                         net (fo=1, routed)           0.000    14.159    div0/out_tmp_reg[27]_i_35_n_0
    SLICE_X37Y28         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    14.273 r  div0/out_tmp_reg[27]_i_30/CO[3]
                         net (fo=1, routed)           0.000    14.273    div0/out_tmp_reg[27]_i_30_n_0
    SLICE_X37Y29         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    14.387 r  div0/out_tmp_reg[27]_i_25/CO[3]
                         net (fo=1, routed)           0.000    14.387    div0/out_tmp_reg[27]_i_25_n_0
    SLICE_X37Y30         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    14.501 r  div0/out_tmp_reg[27]_i_20/CO[3]
                         net (fo=1, routed)           0.000    14.501    div0/out_tmp_reg[27]_i_20_n_0
    SLICE_X37Y31         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    14.615 r  div0/out_tmp_reg[27]_i_15/CO[3]
                         net (fo=1, routed)           0.000    14.615    div0/out_tmp_reg[27]_i_15_n_0
    SLICE_X37Y32         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    14.729 r  div0/out_tmp_reg[27]_i_10/CO[3]
                         net (fo=1, routed)           0.000    14.729    div0/out_tmp_reg[27]_i_10_n_0
    SLICE_X37Y33         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    14.843 r  div0/out_tmp_reg[27]_i_5/CO[3]
                         net (fo=1, routed)           0.000    14.843    div0/out_tmp_reg[27]_i_5_n_0
    SLICE_X37Y34         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    14.957 r  div0/out_tmp_reg[27]_i_2/CO[3]
                         net (fo=1, routed)           0.000    14.957    div0/out_tmp_reg[27]_i_2_n_0
    SLICE_X37Y35         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.178    15.135 r  div0/out_tmp_reg[27]_i_1/CO[1]
                         net (fo=36, routed)          0.921    16.056    div0/p_1_in[27]
    SLICE_X42Y26         LUT3 (Prop_lut3_I0_O)        0.329    16.385 r  div0/out_tmp[26]_i_42/O
                         net (fo=1, routed)           0.000    16.385    div0/out_tmp[26]_i_42_n_0
    SLICE_X42Y26         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    16.918 r  div0/out_tmp_reg[26]_i_35/CO[3]
                         net (fo=1, routed)           0.000    16.918    div0/out_tmp_reg[26]_i_35_n_0
    SLICE_X42Y27         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    17.035 r  div0/out_tmp_reg[26]_i_30/CO[3]
                         net (fo=1, routed)           0.000    17.035    div0/out_tmp_reg[26]_i_30_n_0
    SLICE_X42Y28         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    17.152 r  div0/out_tmp_reg[26]_i_25/CO[3]
                         net (fo=1, routed)           0.000    17.152    div0/out_tmp_reg[26]_i_25_n_0
    SLICE_X42Y29         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    17.269 r  div0/out_tmp_reg[26]_i_20/CO[3]
                         net (fo=1, routed)           0.000    17.269    div0/out_tmp_reg[26]_i_20_n_0
    SLICE_X42Y30         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    17.386 r  div0/out_tmp_reg[26]_i_15/CO[3]
                         net (fo=1, routed)           0.000    17.386    div0/out_tmp_reg[26]_i_15_n_0
    SLICE_X42Y31         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    17.503 r  div0/out_tmp_reg[26]_i_10/CO[3]
                         net (fo=1, routed)           0.000    17.503    div0/out_tmp_reg[26]_i_10_n_0
    SLICE_X42Y32         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    17.620 r  div0/out_tmp_reg[26]_i_5/CO[3]
                         net (fo=1, routed)           0.000    17.620    div0/out_tmp_reg[26]_i_5_n_0
    SLICE_X42Y33         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    17.737 r  div0/out_tmp_reg[26]_i_2/CO[3]
                         net (fo=1, routed)           0.000    17.737    div0/out_tmp_reg[26]_i_2_n_0
    SLICE_X42Y34         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.179    17.916 r  div0/out_tmp_reg[26]_i_1/CO[1]
                         net (fo=36, routed)          0.898    18.814    div0/p_1_in[26]
    SLICE_X47Y26         LUT3 (Prop_lut3_I0_O)        0.332    19.146 r  div0/out_tmp[25]_i_42/O
                         net (fo=1, routed)           0.000    19.146    div0/out_tmp[25]_i_42_n_0
    SLICE_X47Y26         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    19.696 r  div0/out_tmp_reg[25]_i_35/CO[3]
                         net (fo=1, routed)           0.000    19.696    div0/out_tmp_reg[25]_i_35_n_0
    SLICE_X47Y27         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    19.810 r  div0/out_tmp_reg[25]_i_30/CO[3]
                         net (fo=1, routed)           0.000    19.810    div0/out_tmp_reg[25]_i_30_n_0
    SLICE_X47Y28         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    19.924 r  div0/out_tmp_reg[25]_i_25/CO[3]
                         net (fo=1, routed)           0.000    19.924    div0/out_tmp_reg[25]_i_25_n_0
    SLICE_X47Y29         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    20.038 r  div0/out_tmp_reg[25]_i_20/CO[3]
                         net (fo=1, routed)           0.000    20.038    div0/out_tmp_reg[25]_i_20_n_0
    SLICE_X47Y30         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    20.152 r  div0/out_tmp_reg[25]_i_15/CO[3]
                         net (fo=1, routed)           0.000    20.152    div0/out_tmp_reg[25]_i_15_n_0
    SLICE_X47Y31         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    20.266 r  div0/out_tmp_reg[25]_i_10/CO[3]
                         net (fo=1, routed)           0.000    20.266    div0/out_tmp_reg[25]_i_10_n_0
    SLICE_X47Y32         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    20.380 r  div0/out_tmp_reg[25]_i_5/CO[3]
                         net (fo=1, routed)           0.000    20.380    div0/out_tmp_reg[25]_i_5_n_0
    SLICE_X47Y33         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    20.494 r  div0/out_tmp_reg[25]_i_2/CO[3]
                         net (fo=1, routed)           0.000    20.494    div0/out_tmp_reg[25]_i_2_n_0
    SLICE_X47Y34         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    20.651 r  div0/out_tmp_reg[25]_i_1/CO[1]
                         net (fo=36, routed)          0.844    21.495    div0/p_1_in[25]
    SLICE_X44Y31         LUT3 (Prop_lut3_I0_O)        0.329    21.824 r  div0/out_tmp[24]_i_42/O
                         net (fo=1, routed)           0.000    21.824    div0/out_tmp[24]_i_42_n_0
    SLICE_X44Y31         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    22.374 r  div0/out_tmp_reg[24]_i_35/CO[3]
                         net (fo=1, routed)           0.000    22.374    div0/out_tmp_reg[24]_i_35_n_0
    SLICE_X44Y32         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    22.488 r  div0/out_tmp_reg[24]_i_30/CO[3]
                         net (fo=1, routed)           0.000    22.488    div0/out_tmp_reg[24]_i_30_n_0
    SLICE_X44Y33         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    22.602 r  div0/out_tmp_reg[24]_i_25/CO[3]
                         net (fo=1, routed)           0.000    22.602    div0/out_tmp_reg[24]_i_25_n_0
    SLICE_X44Y34         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    22.716 r  div0/out_tmp_reg[24]_i_20/CO[3]
                         net (fo=1, routed)           0.000    22.716    div0/out_tmp_reg[24]_i_20_n_0
    SLICE_X44Y35         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    22.830 r  div0/out_tmp_reg[24]_i_15/CO[3]
                         net (fo=1, routed)           0.000    22.830    div0/out_tmp_reg[24]_i_15_n_0
    SLICE_X44Y36         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    22.944 r  div0/out_tmp_reg[24]_i_10/CO[3]
                         net (fo=1, routed)           0.000    22.944    div0/out_tmp_reg[24]_i_10_n_0
    SLICE_X44Y37         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    23.058 r  div0/out_tmp_reg[24]_i_5/CO[3]
                         net (fo=1, routed)           0.000    23.058    div0/out_tmp_reg[24]_i_5_n_0
    SLICE_X44Y38         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    23.172 r  div0/out_tmp_reg[24]_i_2/CO[3]
                         net (fo=1, routed)           0.000    23.172    div0/out_tmp_reg[24]_i_2_n_0
    SLICE_X44Y39         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.178    23.350 r  div0/out_tmp_reg[24]_i_1/CO[1]
                         net (fo=36, routed)          0.984    24.334    div0/p_1_in[24]
    SLICE_X43Y32         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.785    25.119 r  div0/out_tmp_reg[23]_i_35/CO[3]
                         net (fo=1, routed)           0.000    25.119    div0/out_tmp_reg[23]_i_35_n_0
    SLICE_X43Y33         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    25.233 r  div0/out_tmp_reg[23]_i_30/CO[3]
                         net (fo=1, routed)           0.000    25.233    div0/out_tmp_reg[23]_i_30_n_0
    SLICE_X43Y34         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    25.347 r  div0/out_tmp_reg[23]_i_25/CO[3]
                         net (fo=1, routed)           0.000    25.347    div0/out_tmp_reg[23]_i_25_n_0
    SLICE_X43Y35         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    25.461 r  div0/out_tmp_reg[23]_i_20/CO[3]
                         net (fo=1, routed)           0.000    25.461    div0/out_tmp_reg[23]_i_20_n_0
    SLICE_X43Y36         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    25.575 r  div0/out_tmp_reg[23]_i_15/CO[3]
                         net (fo=1, routed)           0.000    25.575    div0/out_tmp_reg[23]_i_15_n_0
    SLICE_X43Y37         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    25.689 r  div0/out_tmp_reg[23]_i_10/CO[3]
                         net (fo=1, routed)           0.000    25.689    div0/out_tmp_reg[23]_i_10_n_0
    SLICE_X43Y38         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    25.803 r  div0/out_tmp_reg[23]_i_5/CO[3]
                         net (fo=1, routed)           0.000    25.803    div0/out_tmp_reg[23]_i_5_n_0
    SLICE_X43Y39         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    25.917 r  div0/out_tmp_reg[23]_i_2/CO[3]
                         net (fo=1, routed)           0.000    25.917    div0/out_tmp_reg[23]_i_2_n_0
    SLICE_X43Y40         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.178    26.095 r  div0/out_tmp_reg[23]_i_1/CO[1]
                         net (fo=36, routed)          1.046    27.141    div0/p_1_in[23]
    SLICE_X36Y31         LUT3 (Prop_lut3_I0_O)        0.329    27.470 r  div0/out_tmp[22]_i_42/O
                         net (fo=1, routed)           0.000    27.470    div0/out_tmp[22]_i_42_n_0
    SLICE_X36Y31         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    28.003 r  div0/out_tmp_reg[22]_i_35/CO[3]
                         net (fo=1, routed)           0.000    28.003    div0/out_tmp_reg[22]_i_35_n_0
    SLICE_X36Y32         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    28.120 r  div0/out_tmp_reg[22]_i_30/CO[3]
                         net (fo=1, routed)           0.000    28.120    div0/out_tmp_reg[22]_i_30_n_0
    SLICE_X36Y33         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    28.237 r  div0/out_tmp_reg[22]_i_25/CO[3]
                         net (fo=1, routed)           0.000    28.237    div0/out_tmp_reg[22]_i_25_n_0
    SLICE_X36Y34         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    28.354 r  div0/out_tmp_reg[22]_i_20/CO[3]
                         net (fo=1, routed)           0.000    28.354    div0/out_tmp_reg[22]_i_20_n_0
    SLICE_X36Y35         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    28.471 r  div0/out_tmp_reg[22]_i_15/CO[3]
                         net (fo=1, routed)           0.000    28.471    div0/out_tmp_reg[22]_i_15_n_0
    SLICE_X36Y36         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    28.588 r  div0/out_tmp_reg[22]_i_10/CO[3]
                         net (fo=1, routed)           0.000    28.588    div0/out_tmp_reg[22]_i_10_n_0
    SLICE_X36Y37         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    28.705 r  div0/out_tmp_reg[22]_i_5/CO[3]
                         net (fo=1, routed)           0.000    28.705    div0/out_tmp_reg[22]_i_5_n_0
    SLICE_X36Y38         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    28.822 r  div0/out_tmp_reg[22]_i_2/CO[3]
                         net (fo=1, routed)           0.000    28.822    div0/out_tmp_reg[22]_i_2_n_0
    SLICE_X36Y39         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.179    29.001 r  div0/out_tmp_reg[22]_i_1/CO[1]
                         net (fo=36, routed)          0.933    29.934    div0/p_1_in[22]
    SLICE_X34Y31         LUT3 (Prop_lut3_I0_O)        0.332    30.266 r  div0/out_tmp[21]_i_42/O
                         net (fo=1, routed)           0.000    30.266    div0/out_tmp[21]_i_42_n_0
    SLICE_X34Y31         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    30.799 r  div0/out_tmp_reg[21]_i_35/CO[3]
                         net (fo=1, routed)           0.000    30.799    div0/out_tmp_reg[21]_i_35_n_0
    SLICE_X34Y32         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    30.916 r  div0/out_tmp_reg[21]_i_30/CO[3]
                         net (fo=1, routed)           0.000    30.916    div0/out_tmp_reg[21]_i_30_n_0
    SLICE_X34Y33         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    31.033 r  div0/out_tmp_reg[21]_i_25/CO[3]
                         net (fo=1, routed)           0.000    31.033    div0/out_tmp_reg[21]_i_25_n_0
    SLICE_X34Y34         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    31.150 r  div0/out_tmp_reg[21]_i_20/CO[3]
                         net (fo=1, routed)           0.000    31.150    div0/out_tmp_reg[21]_i_20_n_0
    SLICE_X34Y35         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    31.267 r  div0/out_tmp_reg[21]_i_15/CO[3]
                         net (fo=1, routed)           0.000    31.267    div0/out_tmp_reg[21]_i_15_n_0
    SLICE_X34Y36         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    31.384 r  div0/out_tmp_reg[21]_i_10/CO[3]
                         net (fo=1, routed)           0.000    31.384    div0/out_tmp_reg[21]_i_10_n_0
    SLICE_X34Y37         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    31.501 r  div0/out_tmp_reg[21]_i_5/CO[3]
                         net (fo=1, routed)           0.000    31.501    div0/out_tmp_reg[21]_i_5_n_0
    SLICE_X34Y38         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    31.618 r  div0/out_tmp_reg[21]_i_2/CO[3]
                         net (fo=1, routed)           0.000    31.618    div0/out_tmp_reg[21]_i_2_n_0
    SLICE_X34Y39         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.179    31.797 r  div0/out_tmp_reg[21]_i_1/CO[1]
                         net (fo=36, routed)          0.901    32.698    div0/p_1_in[21]
    SLICE_X35Y34         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.788    33.486 r  div0/out_tmp_reg[20]_i_35/CO[3]
                         net (fo=1, routed)           0.000    33.486    div0/out_tmp_reg[20]_i_35_n_0
    SLICE_X35Y35         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    33.600 r  div0/out_tmp_reg[20]_i_30/CO[3]
                         net (fo=1, routed)           0.000    33.600    div0/out_tmp_reg[20]_i_30_n_0
    SLICE_X35Y36         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    33.714 r  div0/out_tmp_reg[20]_i_25/CO[3]
                         net (fo=1, routed)           0.000    33.714    div0/out_tmp_reg[20]_i_25_n_0
    SLICE_X35Y37         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    33.828 r  div0/out_tmp_reg[20]_i_20/CO[3]
                         net (fo=1, routed)           0.000    33.828    div0/out_tmp_reg[20]_i_20_n_0
    SLICE_X35Y38         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    33.942 r  div0/out_tmp_reg[20]_i_15/CO[3]
                         net (fo=1, routed)           0.000    33.942    div0/out_tmp_reg[20]_i_15_n_0
    SLICE_X35Y39         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    34.056 r  div0/out_tmp_reg[20]_i_10/CO[3]
                         net (fo=1, routed)           0.000    34.056    div0/out_tmp_reg[20]_i_10_n_0
    SLICE_X35Y40         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    34.170 r  div0/out_tmp_reg[20]_i_5/CO[3]
                         net (fo=1, routed)           0.000    34.170    div0/out_tmp_reg[20]_i_5_n_0
    SLICE_X35Y41         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    34.284 r  div0/out_tmp_reg[20]_i_2/CO[3]
                         net (fo=1, routed)           0.000    34.284    div0/out_tmp_reg[20]_i_2_n_0
    SLICE_X35Y42         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.178    34.462 r  div0/out_tmp_reg[20]_i_1/CO[1]
                         net (fo=36, routed)          0.944    35.407    div0/p_1_in[20]
    SLICE_X37Y37         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.785    36.192 r  div0/out_tmp_reg[19]_i_35/CO[3]
                         net (fo=1, routed)           0.000    36.192    div0/out_tmp_reg[19]_i_35_n_0
    SLICE_X37Y38         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    36.306 r  div0/out_tmp_reg[19]_i_30/CO[3]
                         net (fo=1, routed)           0.000    36.306    div0/out_tmp_reg[19]_i_30_n_0
    SLICE_X37Y39         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    36.420 r  div0/out_tmp_reg[19]_i_25/CO[3]
                         net (fo=1, routed)           0.000    36.420    div0/out_tmp_reg[19]_i_25_n_0
    SLICE_X37Y40         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    36.534 r  div0/out_tmp_reg[19]_i_20/CO[3]
                         net (fo=1, routed)           0.000    36.534    div0/out_tmp_reg[19]_i_20_n_0
    SLICE_X37Y41         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    36.648 r  div0/out_tmp_reg[19]_i_15/CO[3]
                         net (fo=1, routed)           0.000    36.648    div0/out_tmp_reg[19]_i_15_n_0
    SLICE_X37Y42         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    36.762 r  div0/out_tmp_reg[19]_i_10/CO[3]
                         net (fo=1, routed)           0.000    36.762    div0/out_tmp_reg[19]_i_10_n_0
    SLICE_X37Y43         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    36.876 r  div0/out_tmp_reg[19]_i_5/CO[3]
                         net (fo=1, routed)           0.000    36.876    div0/out_tmp_reg[19]_i_5_n_0
    SLICE_X37Y44         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    36.990 r  div0/out_tmp_reg[19]_i_2/CO[3]
                         net (fo=1, routed)           0.000    36.990    div0/out_tmp_reg[19]_i_2_n_0
    SLICE_X37Y45         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.178    37.168 r  div0/out_tmp_reg[19]_i_1/CO[1]
                         net (fo=36, routed)          0.887    38.055    div0/p_1_in[19]
    SLICE_X39Y41         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.785    38.840 r  div0/out_tmp_reg[18]_i_35/CO[3]
                         net (fo=1, routed)           0.000    38.840    div0/out_tmp_reg[18]_i_35_n_0
    SLICE_X39Y42         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    38.954 r  div0/out_tmp_reg[18]_i_30/CO[3]
                         net (fo=1, routed)           0.000    38.954    div0/out_tmp_reg[18]_i_30_n_0
    SLICE_X39Y43         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    39.068 r  div0/out_tmp_reg[18]_i_25/CO[3]
                         net (fo=1, routed)           0.000    39.068    div0/out_tmp_reg[18]_i_25_n_0
    SLICE_X39Y44         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    39.182 r  div0/out_tmp_reg[18]_i_20/CO[3]
                         net (fo=1, routed)           0.000    39.182    div0/out_tmp_reg[18]_i_20_n_0
    SLICE_X39Y45         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    39.296 r  div0/out_tmp_reg[18]_i_15/CO[3]
                         net (fo=1, routed)           0.000    39.296    div0/out_tmp_reg[18]_i_15_n_0
    SLICE_X39Y46         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    39.410 r  div0/out_tmp_reg[18]_i_10/CO[3]
                         net (fo=1, routed)           0.000    39.410    div0/out_tmp_reg[18]_i_10_n_0
    SLICE_X39Y47         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    39.524 r  div0/out_tmp_reg[18]_i_5/CO[3]
                         net (fo=1, routed)           0.000    39.524    div0/out_tmp_reg[18]_i_5_n_0
    SLICE_X39Y48         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    39.638 r  div0/out_tmp_reg[18]_i_2/CO[3]
                         net (fo=1, routed)           0.000    39.638    div0/out_tmp_reg[18]_i_2_n_0
    SLICE_X39Y49         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.178    39.816 r  div0/out_tmp_reg[18]_i_1/CO[1]
                         net (fo=36, routed)          0.650    40.466    div0/p_1_in[18]
    SLICE_X38Y48         LUT3 (Prop_lut3_I0_O)        0.329    40.795 r  div0/out_tmp[17]_i_42/O
                         net (fo=1, routed)           0.000    40.795    div0/out_tmp[17]_i_42_n_0
    SLICE_X38Y48         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    41.328 r  div0/out_tmp_reg[17]_i_35/CO[3]
                         net (fo=1, routed)           0.000    41.328    div0/out_tmp_reg[17]_i_35_n_0
    SLICE_X38Y49         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    41.445 r  div0/out_tmp_reg[17]_i_30/CO[3]
                         net (fo=1, routed)           0.001    41.446    div0/out_tmp_reg[17]_i_30_n_0
    SLICE_X38Y50         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    41.563 r  div0/out_tmp_reg[17]_i_25/CO[3]
                         net (fo=1, routed)           0.000    41.563    div0/out_tmp_reg[17]_i_25_n_0
    SLICE_X38Y51         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    41.680 r  div0/out_tmp_reg[17]_i_20/CO[3]
                         net (fo=1, routed)           0.000    41.680    div0/out_tmp_reg[17]_i_20_n_0
    SLICE_X38Y52         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    41.797 r  div0/out_tmp_reg[17]_i_15/CO[3]
                         net (fo=1, routed)           0.000    41.797    div0/out_tmp_reg[17]_i_15_n_0
    SLICE_X38Y53         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    41.914 r  div0/out_tmp_reg[17]_i_10/CO[3]
                         net (fo=1, routed)           0.000    41.914    div0/out_tmp_reg[17]_i_10_n_0
    SLICE_X38Y54         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    42.031 r  div0/out_tmp_reg[17]_i_5/CO[3]
                         net (fo=1, routed)           0.000    42.031    div0/out_tmp_reg[17]_i_5_n_0
    SLICE_X38Y55         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    42.148 r  div0/out_tmp_reg[17]_i_2/CO[3]
                         net (fo=1, routed)           0.000    42.148    div0/out_tmp_reg[17]_i_2_n_0
    SLICE_X38Y56         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.179    42.327 r  div0/out_tmp_reg[17]_i_1/CO[1]
                         net (fo=36, routed)          0.627    42.954    div0/p_1_in[17]
    SLICE_X37Y55         LUT3 (Prop_lut3_I0_O)        0.332    43.286 r  div0/out_tmp[16]_i_42/O
                         net (fo=1, routed)           0.000    43.286    div0/out_tmp[16]_i_42_n_0
    SLICE_X37Y55         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    43.836 r  div0/out_tmp_reg[16]_i_35/CO[3]
                         net (fo=1, routed)           0.000    43.836    div0/out_tmp_reg[16]_i_35_n_0
    SLICE_X37Y56         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    43.950 r  div0/out_tmp_reg[16]_i_30/CO[3]
                         net (fo=1, routed)           0.000    43.950    div0/out_tmp_reg[16]_i_30_n_0
    SLICE_X37Y57         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    44.064 r  div0/out_tmp_reg[16]_i_25/CO[3]
                         net (fo=1, routed)           0.000    44.064    div0/out_tmp_reg[16]_i_25_n_0
    SLICE_X37Y58         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    44.178 r  div0/out_tmp_reg[16]_i_20/CO[3]
                         net (fo=1, routed)           0.000    44.178    div0/out_tmp_reg[16]_i_20_n_0
    SLICE_X37Y59         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    44.292 r  div0/out_tmp_reg[16]_i_15/CO[3]
                         net (fo=1, routed)           0.000    44.292    div0/out_tmp_reg[16]_i_15_n_0
    SLICE_X37Y60         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    44.406 r  div0/out_tmp_reg[16]_i_10/CO[3]
                         net (fo=1, routed)           0.000    44.406    div0/out_tmp_reg[16]_i_10_n_0
    SLICE_X37Y61         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    44.520 r  div0/out_tmp_reg[16]_i_5/CO[3]
                         net (fo=1, routed)           0.000    44.520    div0/out_tmp_reg[16]_i_5_n_0
    SLICE_X37Y62         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    44.634 r  div0/out_tmp_reg[16]_i_2/CO[3]
                         net (fo=1, routed)           0.000    44.634    div0/out_tmp_reg[16]_i_2_n_0
    SLICE_X37Y63         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.178    44.812 r  div0/out_tmp_reg[16]_i_1/CO[1]
                         net (fo=36, routed)          0.675    45.487    div0/p_1_in[16]
    SLICE_X38Y62         LUT3 (Prop_lut3_I0_O)        0.329    45.816 r  div0/out_tmp[15]_i_42/O
                         net (fo=1, routed)           0.000    45.816    div0/out_tmp[15]_i_42_n_0
    SLICE_X38Y62         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    46.349 r  div0/out_tmp_reg[15]_i_35/CO[3]
                         net (fo=1, routed)           0.000    46.349    div0/out_tmp_reg[15]_i_35_n_0
    SLICE_X38Y63         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    46.466 r  div0/out_tmp_reg[15]_i_30/CO[3]
                         net (fo=1, routed)           0.000    46.466    div0/out_tmp_reg[15]_i_30_n_0
    SLICE_X38Y64         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    46.583 r  div0/out_tmp_reg[15]_i_25/CO[3]
                         net (fo=1, routed)           0.000    46.583    div0/out_tmp_reg[15]_i_25_n_0
    SLICE_X38Y65         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    46.700 r  div0/out_tmp_reg[15]_i_20/CO[3]
                         net (fo=1, routed)           0.000    46.700    div0/out_tmp_reg[15]_i_20_n_0
    SLICE_X38Y66         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    46.817 r  div0/out_tmp_reg[15]_i_15/CO[3]
                         net (fo=1, routed)           0.000    46.817    div0/out_tmp_reg[15]_i_15_n_0
    SLICE_X38Y67         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    46.934 r  div0/out_tmp_reg[15]_i_10/CO[3]
                         net (fo=1, routed)           0.000    46.934    div0/out_tmp_reg[15]_i_10_n_0
    SLICE_X38Y68         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    47.051 r  div0/out_tmp_reg[15]_i_5/CO[3]
                         net (fo=1, routed)           0.000    47.051    div0/out_tmp_reg[15]_i_5_n_0
    SLICE_X38Y69         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    47.168 r  div0/out_tmp_reg[15]_i_2/CO[3]
                         net (fo=1, routed)           0.000    47.168    div0/out_tmp_reg[15]_i_2_n_0
    SLICE_X38Y70         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.179    47.347 r  div0/out_tmp_reg[15]_i_1/CO[1]
                         net (fo=36, routed)          0.843    48.190    div0/p_1_in[15]
    SLICE_X37Y68         LUT3 (Prop_lut3_I0_O)        0.332    48.522 r  div0/out_tmp[14]_i_42/O
                         net (fo=1, routed)           0.000    48.522    div0/out_tmp[14]_i_42_n_0
    SLICE_X37Y68         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    49.072 r  div0/out_tmp_reg[14]_i_35/CO[3]
                         net (fo=1, routed)           0.000    49.072    div0/out_tmp_reg[14]_i_35_n_0
    SLICE_X37Y69         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    49.186 r  div0/out_tmp_reg[14]_i_30/CO[3]
                         net (fo=1, routed)           0.000    49.186    div0/out_tmp_reg[14]_i_30_n_0
    SLICE_X37Y70         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    49.300 r  div0/out_tmp_reg[14]_i_25/CO[3]
                         net (fo=1, routed)           0.000    49.300    div0/out_tmp_reg[14]_i_25_n_0
    SLICE_X37Y71         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    49.414 r  div0/out_tmp_reg[14]_i_20/CO[3]
                         net (fo=1, routed)           0.000    49.414    div0/out_tmp_reg[14]_i_20_n_0
    SLICE_X37Y72         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    49.528 r  div0/out_tmp_reg[14]_i_15/CO[3]
                         net (fo=1, routed)           0.000    49.528    div0/out_tmp_reg[14]_i_15_n_0
    SLICE_X37Y73         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    49.642 r  div0/out_tmp_reg[14]_i_10/CO[3]
                         net (fo=1, routed)           0.000    49.642    div0/out_tmp_reg[14]_i_10_n_0
    SLICE_X37Y74         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    49.756 r  div0/out_tmp_reg[14]_i_5/CO[3]
                         net (fo=1, routed)           0.009    49.765    div0/out_tmp_reg[14]_i_5_n_0
    SLICE_X37Y75         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    49.879 r  div0/out_tmp_reg[14]_i_2/CO[3]
                         net (fo=1, routed)           0.000    49.879    div0/out_tmp_reg[14]_i_2_n_0
    SLICE_X37Y76         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.178    50.057 r  div0/out_tmp_reg[14]_i_1/CO[1]
                         net (fo=36, routed)          0.587    50.644    div0/p_1_in[14]
    SLICE_X38Y75         LUT3 (Prop_lut3_I0_O)        0.329    50.973 r  div0/out_tmp[13]_i_42/O
                         net (fo=1, routed)           0.000    50.973    div0/out_tmp[13]_i_42_n_0
    SLICE_X38Y75         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    51.506 r  div0/out_tmp_reg[13]_i_35/CO[3]
                         net (fo=1, routed)           0.000    51.506    div0/out_tmp_reg[13]_i_35_n_0
    SLICE_X38Y76         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    51.623 r  div0/out_tmp_reg[13]_i_30/CO[3]
                         net (fo=1, routed)           0.000    51.623    div0/out_tmp_reg[13]_i_30_n_0
    SLICE_X38Y77         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    51.740 r  div0/out_tmp_reg[13]_i_25/CO[3]
                         net (fo=1, routed)           0.000    51.740    div0/out_tmp_reg[13]_i_25_n_0
    SLICE_X38Y78         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    51.857 r  div0/out_tmp_reg[13]_i_20/CO[3]
                         net (fo=1, routed)           0.000    51.857    div0/out_tmp_reg[13]_i_20_n_0
    SLICE_X38Y79         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    51.974 r  div0/out_tmp_reg[13]_i_15/CO[3]
                         net (fo=1, routed)           0.000    51.974    div0/out_tmp_reg[13]_i_15_n_0
    SLICE_X38Y80         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    52.091 r  div0/out_tmp_reg[13]_i_10/CO[3]
                         net (fo=1, routed)           0.000    52.091    div0/out_tmp_reg[13]_i_10_n_0
    SLICE_X38Y81         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    52.208 r  div0/out_tmp_reg[13]_i_5/CO[3]
                         net (fo=1, routed)           0.000    52.208    div0/out_tmp_reg[13]_i_5_n_0
    SLICE_X38Y82         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    52.325 r  div0/out_tmp_reg[13]_i_2/CO[3]
                         net (fo=1, routed)           0.000    52.325    div0/out_tmp_reg[13]_i_2_n_0
    SLICE_X38Y83         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    52.482 r  div0/out_tmp_reg[13]_i_1/CO[1]
                         net (fo=36, routed)          0.717    53.199    div0/p_1_in[13]
    SLICE_X37Y82         LUT3 (Prop_lut3_I0_O)        0.332    53.531 r  div0/out_tmp[12]_i_42/O
                         net (fo=1, routed)           0.000    53.531    div0/out_tmp[12]_i_42_n_0
    SLICE_X37Y82         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    54.081 r  div0/out_tmp_reg[12]_i_35/CO[3]
                         net (fo=1, routed)           0.000    54.081    div0/out_tmp_reg[12]_i_35_n_0
    SLICE_X37Y83         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    54.195 r  div0/out_tmp_reg[12]_i_30/CO[3]
                         net (fo=1, routed)           0.000    54.195    div0/out_tmp_reg[12]_i_30_n_0
    SLICE_X37Y84         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    54.309 r  div0/out_tmp_reg[12]_i_25/CO[3]
                         net (fo=1, routed)           0.000    54.309    div0/out_tmp_reg[12]_i_25_n_0
    SLICE_X37Y85         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    54.423 r  div0/out_tmp_reg[12]_i_20/CO[3]
                         net (fo=1, routed)           0.000    54.423    div0/out_tmp_reg[12]_i_20_n_0
    SLICE_X37Y86         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    54.537 r  div0/out_tmp_reg[12]_i_15/CO[3]
                         net (fo=1, routed)           0.000    54.537    div0/out_tmp_reg[12]_i_15_n_0
    SLICE_X37Y87         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    54.651 r  div0/out_tmp_reg[12]_i_10/CO[3]
                         net (fo=1, routed)           0.000    54.651    div0/out_tmp_reg[12]_i_10_n_0
    SLICE_X37Y88         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    54.765 r  div0/out_tmp_reg[12]_i_5/CO[3]
                         net (fo=1, routed)           0.000    54.765    div0/out_tmp_reg[12]_i_5_n_0
    SLICE_X37Y89         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    54.879 r  div0/out_tmp_reg[12]_i_2/CO[3]
                         net (fo=1, routed)           0.000    54.879    div0/out_tmp_reg[12]_i_2_n_0
    SLICE_X37Y90         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.178    55.057 r  div0/out_tmp_reg[12]_i_1/CO[1]
                         net (fo=36, routed)          0.577    55.634    div0/p_1_in[12]
    SLICE_X38Y89         LUT3 (Prop_lut3_I0_O)        0.329    55.963 r  div0/out_tmp[11]_i_42/O
                         net (fo=1, routed)           0.000    55.963    div0/out_tmp[11]_i_42_n_0
    SLICE_X38Y89         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    56.496 r  div0/out_tmp_reg[11]_i_35/CO[3]
                         net (fo=1, routed)           0.000    56.496    div0/out_tmp_reg[11]_i_35_n_0
    SLICE_X38Y90         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    56.613 r  div0/out_tmp_reg[11]_i_30/CO[3]
                         net (fo=1, routed)           0.000    56.613    div0/out_tmp_reg[11]_i_30_n_0
    SLICE_X38Y91         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    56.730 r  div0/out_tmp_reg[11]_i_25/CO[3]
                         net (fo=1, routed)           0.000    56.730    div0/out_tmp_reg[11]_i_25_n_0
    SLICE_X38Y92         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    56.847 r  div0/out_tmp_reg[11]_i_20/CO[3]
                         net (fo=1, routed)           0.000    56.847    div0/out_tmp_reg[11]_i_20_n_0
    SLICE_X38Y93         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    56.964 r  div0/out_tmp_reg[11]_i_15/CO[3]
                         net (fo=1, routed)           0.000    56.964    div0/out_tmp_reg[11]_i_15_n_0
    SLICE_X38Y94         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    57.081 r  div0/out_tmp_reg[11]_i_10/CO[3]
                         net (fo=1, routed)           0.000    57.081    div0/out_tmp_reg[11]_i_10_n_0
    SLICE_X38Y95         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    57.198 r  div0/out_tmp_reg[11]_i_5/CO[3]
                         net (fo=1, routed)           0.000    57.198    div0/out_tmp_reg[11]_i_5_n_0
    SLICE_X38Y96         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    57.315 r  div0/out_tmp_reg[11]_i_2/CO[3]
                         net (fo=1, routed)           0.000    57.315    div0/out_tmp_reg[11]_i_2_n_0
    SLICE_X38Y97         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    57.472 r  div0/out_tmp_reg[11]_i_1/CO[1]
                         net (fo=36, routed)          0.814    58.286    div0/p_1_in[11]
    SLICE_X37Y95         LUT3 (Prop_lut3_I0_O)        0.332    58.618 r  div0/out_tmp[10]_i_42/O
                         net (fo=1, routed)           0.000    58.618    div0/out_tmp[10]_i_42_n_0
    SLICE_X37Y95         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    59.168 r  div0/out_tmp_reg[10]_i_35/CO[3]
                         net (fo=1, routed)           0.000    59.168    div0/out_tmp_reg[10]_i_35_n_0
    SLICE_X37Y96         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    59.282 r  div0/out_tmp_reg[10]_i_30/CO[3]
                         net (fo=1, routed)           0.000    59.282    div0/out_tmp_reg[10]_i_30_n_0
    SLICE_X37Y97         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    59.396 r  div0/out_tmp_reg[10]_i_25/CO[3]
                         net (fo=1, routed)           0.000    59.396    div0/out_tmp_reg[10]_i_25_n_0
    SLICE_X37Y98         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    59.510 r  div0/out_tmp_reg[10]_i_20/CO[3]
                         net (fo=1, routed)           0.000    59.510    div0/out_tmp_reg[10]_i_20_n_0
    SLICE_X37Y99         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    59.624 r  div0/out_tmp_reg[10]_i_15/CO[3]
                         net (fo=1, routed)           0.001    59.624    div0/out_tmp_reg[10]_i_15_n_0
    SLICE_X37Y100        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    59.738 r  div0/out_tmp_reg[10]_i_10/CO[3]
                         net (fo=1, routed)           0.000    59.738    div0/out_tmp_reg[10]_i_10_n_0
    SLICE_X37Y101        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    59.852 r  div0/out_tmp_reg[10]_i_5/CO[3]
                         net (fo=1, routed)           0.000    59.852    div0/out_tmp_reg[10]_i_5_n_0
    SLICE_X37Y102        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    59.966 r  div0/out_tmp_reg[10]_i_2/CO[3]
                         net (fo=1, routed)           0.000    59.966    div0/out_tmp_reg[10]_i_2_n_0
    SLICE_X37Y103        CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.178    60.144 r  div0/out_tmp_reg[10]_i_1/CO[1]
                         net (fo=36, routed)          0.587    60.731    div0/p_1_in[10]
    SLICE_X38Y102        LUT3 (Prop_lut3_I0_O)        0.329    61.060 r  div0/out_tmp[9]_i_42/O
                         net (fo=1, routed)           0.000    61.060    div0/out_tmp[9]_i_42_n_0
    SLICE_X38Y102        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    61.593 r  div0/out_tmp_reg[9]_i_35/CO[3]
                         net (fo=1, routed)           0.000    61.593    div0/out_tmp_reg[9]_i_35_n_0
    SLICE_X38Y103        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    61.710 r  div0/out_tmp_reg[9]_i_30/CO[3]
                         net (fo=1, routed)           0.000    61.710    div0/out_tmp_reg[9]_i_30_n_0
    SLICE_X38Y104        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    61.827 r  div0/out_tmp_reg[9]_i_25/CO[3]
                         net (fo=1, routed)           0.000    61.827    div0/out_tmp_reg[9]_i_25_n_0
    SLICE_X38Y105        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    61.944 r  div0/out_tmp_reg[9]_i_20/CO[3]
                         net (fo=1, routed)           0.000    61.944    div0/out_tmp_reg[9]_i_20_n_0
    SLICE_X38Y106        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    62.061 r  div0/out_tmp_reg[9]_i_15/CO[3]
                         net (fo=1, routed)           0.000    62.061    div0/out_tmp_reg[9]_i_15_n_0
    SLICE_X38Y107        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    62.178 r  div0/out_tmp_reg[9]_i_10/CO[3]
                         net (fo=1, routed)           0.000    62.178    div0/out_tmp_reg[9]_i_10_n_0
    SLICE_X38Y108        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    62.295 r  div0/out_tmp_reg[9]_i_5/CO[3]
                         net (fo=1, routed)           0.000    62.295    div0/out_tmp_reg[9]_i_5_n_0
    SLICE_X38Y109        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    62.412 r  div0/out_tmp_reg[9]_i_2/CO[3]
                         net (fo=1, routed)           0.000    62.412    div0/out_tmp_reg[9]_i_2_n_0
    SLICE_X38Y110        CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    62.569 r  div0/out_tmp_reg[9]_i_1/CO[1]
                         net (fo=36, routed)          0.654    63.224    div0/p_1_in[9]
    SLICE_X39Y109        LUT3 (Prop_lut3_I0_O)        0.332    63.556 r  div0/out_tmp[8]_i_42/O
                         net (fo=1, routed)           0.000    63.556    div0/out_tmp[8]_i_42_n_0
    SLICE_X39Y109        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    64.106 r  div0/out_tmp_reg[8]_i_35/CO[3]
                         net (fo=1, routed)           0.000    64.106    div0/out_tmp_reg[8]_i_35_n_0
    SLICE_X39Y110        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    64.220 r  div0/out_tmp_reg[8]_i_30/CO[3]
                         net (fo=1, routed)           0.000    64.220    div0/out_tmp_reg[8]_i_30_n_0
    SLICE_X39Y111        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    64.334 r  div0/out_tmp_reg[8]_i_25/CO[3]
                         net (fo=1, routed)           0.000    64.334    div0/out_tmp_reg[8]_i_25_n_0
    SLICE_X39Y112        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    64.448 r  div0/out_tmp_reg[8]_i_20/CO[3]
                         net (fo=1, routed)           0.000    64.448    div0/out_tmp_reg[8]_i_20_n_0
    SLICE_X39Y113        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    64.562 r  div0/out_tmp_reg[8]_i_15/CO[3]
                         net (fo=1, routed)           0.000    64.562    div0/out_tmp_reg[8]_i_15_n_0
    SLICE_X39Y114        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    64.676 r  div0/out_tmp_reg[8]_i_10/CO[3]
                         net (fo=1, routed)           0.000    64.676    div0/out_tmp_reg[8]_i_10_n_0
    SLICE_X39Y115        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    64.790 r  div0/out_tmp_reg[8]_i_5/CO[3]
                         net (fo=1, routed)           0.000    64.790    div0/out_tmp_reg[8]_i_5_n_0
    SLICE_X39Y116        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    64.904 r  div0/out_tmp_reg[8]_i_2/CO[3]
                         net (fo=1, routed)           0.000    64.904    div0/out_tmp_reg[8]_i_2_n_0
    SLICE_X39Y117        CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.178    65.082 r  div0/out_tmp_reg[8]_i_1/CO[1]
                         net (fo=36, routed)          0.660    65.741    div0/p_1_in[8]
    SLICE_X37Y116        LUT3 (Prop_lut3_I0_O)        0.329    66.070 r  div0/out_tmp[7]_i_42/O
                         net (fo=1, routed)           0.000    66.070    div0/out_tmp[7]_i_42_n_0
    SLICE_X37Y116        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    66.620 r  div0/out_tmp_reg[7]_i_35/CO[3]
                         net (fo=1, routed)           0.000    66.620    div0/out_tmp_reg[7]_i_35_n_0
    SLICE_X37Y117        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    66.734 r  div0/out_tmp_reg[7]_i_30/CO[3]
                         net (fo=1, routed)           0.000    66.734    div0/out_tmp_reg[7]_i_30_n_0
    SLICE_X37Y118        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    66.848 r  div0/out_tmp_reg[7]_i_25/CO[3]
                         net (fo=1, routed)           0.000    66.848    div0/out_tmp_reg[7]_i_25_n_0
    SLICE_X37Y119        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    66.962 r  div0/out_tmp_reg[7]_i_20/CO[3]
                         net (fo=1, routed)           0.000    66.962    div0/out_tmp_reg[7]_i_20_n_0
    SLICE_X37Y120        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    67.076 r  div0/out_tmp_reg[7]_i_15/CO[3]
                         net (fo=1, routed)           0.000    67.076    div0/out_tmp_reg[7]_i_15_n_0
    SLICE_X37Y121        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    67.190 r  div0/out_tmp_reg[7]_i_10/CO[3]
                         net (fo=1, routed)           0.000    67.190    div0/out_tmp_reg[7]_i_10_n_0
    SLICE_X37Y122        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    67.304 r  div0/out_tmp_reg[7]_i_5/CO[3]
                         net (fo=1, routed)           0.000    67.304    div0/out_tmp_reg[7]_i_5_n_0
    SLICE_X37Y123        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    67.418 r  div0/out_tmp_reg[7]_i_2/CO[3]
                         net (fo=1, routed)           0.000    67.418    div0/out_tmp_reg[7]_i_2_n_0
    SLICE_X37Y124        CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.178    67.596 r  div0/out_tmp_reg[7]_i_1/CO[1]
                         net (fo=36, routed)          0.603    68.199    div0/p_1_in[7]
    SLICE_X38Y123        LUT3 (Prop_lut3_I0_O)        0.329    68.528 r  div0/out_tmp[6]_i_42/O
                         net (fo=1, routed)           0.000    68.528    div0/out_tmp[6]_i_42_n_0
    SLICE_X38Y123        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    69.061 r  div0/out_tmp_reg[6]_i_35/CO[3]
                         net (fo=1, routed)           0.000    69.061    div0/out_tmp_reg[6]_i_35_n_0
    SLICE_X38Y124        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    69.178 r  div0/out_tmp_reg[6]_i_30/CO[3]
                         net (fo=1, routed)           0.009    69.187    div0/out_tmp_reg[6]_i_30_n_0
    SLICE_X38Y125        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    69.304 r  div0/out_tmp_reg[6]_i_25/CO[3]
                         net (fo=1, routed)           0.000    69.304    div0/out_tmp_reg[6]_i_25_n_0
    SLICE_X38Y126        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    69.421 r  div0/out_tmp_reg[6]_i_20/CO[3]
                         net (fo=1, routed)           0.000    69.421    div0/out_tmp_reg[6]_i_20_n_0
    SLICE_X38Y127        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    69.538 r  div0/out_tmp_reg[6]_i_15/CO[3]
                         net (fo=1, routed)           0.000    69.538    div0/out_tmp_reg[6]_i_15_n_0
    SLICE_X38Y128        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    69.655 r  div0/out_tmp_reg[6]_i_10/CO[3]
                         net (fo=1, routed)           0.000    69.655    div0/out_tmp_reg[6]_i_10_n_0
    SLICE_X38Y129        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    69.772 r  div0/out_tmp_reg[6]_i_5/CO[3]
                         net (fo=1, routed)           0.000    69.772    div0/out_tmp_reg[6]_i_5_n_0
    SLICE_X38Y130        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    69.889 r  div0/out_tmp_reg[6]_i_2/CO[3]
                         net (fo=1, routed)           0.000    69.889    div0/out_tmp_reg[6]_i_2_n_0
    SLICE_X38Y131        CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.179    70.068 r  div0/out_tmp_reg[6]_i_1/CO[1]
                         net (fo=36, routed)          0.646    70.715    div0/p_1_in[6]
    SLICE_X37Y130        LUT3 (Prop_lut3_I0_O)        0.332    71.047 r  div0/out_tmp[5]_i_42/O
                         net (fo=1, routed)           0.000    71.047    div0/out_tmp[5]_i_42_n_0
    SLICE_X37Y130        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    71.597 r  div0/out_tmp_reg[5]_i_35/CO[3]
                         net (fo=1, routed)           0.000    71.597    div0/out_tmp_reg[5]_i_35_n_0
    SLICE_X37Y131        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    71.711 r  div0/out_tmp_reg[5]_i_30/CO[3]
                         net (fo=1, routed)           0.000    71.711    div0/out_tmp_reg[5]_i_30_n_0
    SLICE_X37Y132        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    71.825 r  div0/out_tmp_reg[5]_i_25/CO[3]
                         net (fo=1, routed)           0.000    71.825    div0/out_tmp_reg[5]_i_25_n_0
    SLICE_X37Y133        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    71.939 r  div0/out_tmp_reg[5]_i_20/CO[3]
                         net (fo=1, routed)           0.000    71.939    div0/out_tmp_reg[5]_i_20_n_0
    SLICE_X37Y134        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    72.053 r  div0/out_tmp_reg[5]_i_15/CO[3]
                         net (fo=1, routed)           0.000    72.053    div0/out_tmp_reg[5]_i_15_n_0
    SLICE_X37Y135        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    72.167 r  div0/out_tmp_reg[5]_i_10/CO[3]
                         net (fo=1, routed)           0.000    72.167    div0/out_tmp_reg[5]_i_10_n_0
    SLICE_X37Y136        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    72.281 r  div0/out_tmp_reg[5]_i_5/CO[3]
                         net (fo=1, routed)           0.000    72.281    div0/out_tmp_reg[5]_i_5_n_0
    SLICE_X37Y137        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    72.395 r  div0/out_tmp_reg[5]_i_2/CO[3]
                         net (fo=1, routed)           0.000    72.395    div0/out_tmp_reg[5]_i_2_n_0
    SLICE_X37Y138        CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.178    72.573 r  div0/out_tmp_reg[5]_i_1/CO[1]
                         net (fo=36, routed)          0.655    73.227    div0/p_1_in[5]
    SLICE_X36Y138        LUT3 (Prop_lut3_I0_O)        0.329    73.556 r  div0/out_tmp[4]_i_41/O
                         net (fo=1, routed)           0.000    73.556    div0/out_tmp[4]_i_41_n_0
    SLICE_X36Y138        CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.380    73.936 r  div0/out_tmp_reg[4]_i_35/CO[3]
                         net (fo=1, routed)           0.000    73.936    div0/out_tmp_reg[4]_i_35_n_0
    SLICE_X36Y139        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    74.053 r  div0/out_tmp_reg[4]_i_30/CO[3]
                         net (fo=1, routed)           0.000    74.053    div0/out_tmp_reg[4]_i_30_n_0
    SLICE_X36Y140        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    74.170 r  div0/out_tmp_reg[4]_i_25/CO[3]
                         net (fo=1, routed)           0.000    74.170    div0/out_tmp_reg[4]_i_25_n_0
    SLICE_X36Y141        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    74.287 r  div0/out_tmp_reg[4]_i_20/CO[3]
                         net (fo=1, routed)           0.000    74.287    div0/out_tmp_reg[4]_i_20_n_0
    SLICE_X36Y142        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    74.404 r  div0/out_tmp_reg[4]_i_15/CO[3]
                         net (fo=1, routed)           0.000    74.404    div0/out_tmp_reg[4]_i_15_n_0
    SLICE_X36Y143        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    74.521 r  div0/out_tmp_reg[4]_i_10/CO[3]
                         net (fo=1, routed)           0.000    74.521    div0/out_tmp_reg[4]_i_10_n_0
    SLICE_X36Y144        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    74.638 r  div0/out_tmp_reg[4]_i_5/CO[3]
                         net (fo=1, routed)           0.000    74.638    div0/out_tmp_reg[4]_i_5_n_0
    SLICE_X36Y145        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    74.755 r  div0/out_tmp_reg[4]_i_2/CO[3]
                         net (fo=1, routed)           0.000    74.755    div0/out_tmp_reg[4]_i_2_n_0
    SLICE_X36Y146        CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.179    74.934 r  div0/out_tmp_reg[4]_i_1/CO[1]
                         net (fo=36, routed)          0.838    75.772    div0/p_1_in[4]
    SLICE_X37Y141        LUT3 (Prop_lut3_I0_O)        0.332    76.104 r  div0/out_tmp[3]_i_42/O
                         net (fo=1, routed)           0.000    76.104    div0/out_tmp[3]_i_42_n_0
    SLICE_X37Y141        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    76.654 r  div0/out_tmp_reg[3]_i_35/CO[3]
                         net (fo=1, routed)           0.000    76.654    div0/out_tmp_reg[3]_i_35_n_0
    SLICE_X37Y142        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    76.768 r  div0/out_tmp_reg[3]_i_30/CO[3]
                         net (fo=1, routed)           0.000    76.768    div0/out_tmp_reg[3]_i_30_n_0
    SLICE_X37Y143        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    76.882 r  div0/out_tmp_reg[3]_i_25/CO[3]
                         net (fo=1, routed)           0.000    76.882    div0/out_tmp_reg[3]_i_25_n_0
    SLICE_X37Y144        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    76.996 r  div0/out_tmp_reg[3]_i_20/CO[3]
                         net (fo=1, routed)           0.000    76.996    div0/out_tmp_reg[3]_i_20_n_0
    SLICE_X37Y145        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    77.110 r  div0/out_tmp_reg[3]_i_15/CO[3]
                         net (fo=1, routed)           0.000    77.110    div0/out_tmp_reg[3]_i_15_n_0
    SLICE_X37Y146        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    77.224 r  div0/out_tmp_reg[3]_i_10/CO[3]
                         net (fo=1, routed)           0.000    77.224    div0/out_tmp_reg[3]_i_10_n_0
    SLICE_X37Y147        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    77.338 r  div0/out_tmp_reg[3]_i_5/CO[3]
                         net (fo=1, routed)           0.000    77.338    div0/out_tmp_reg[3]_i_5_n_0
    SLICE_X37Y148        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    77.452 r  div0/out_tmp_reg[3]_i_2/CO[3]
                         net (fo=1, routed)           0.000    77.452    div0/out_tmp_reg[3]_i_2_n_0
    SLICE_X37Y149        CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.178    77.630 r  div0/out_tmp_reg[3]_i_1/CO[1]
                         net (fo=36, routed)          1.005    78.635    div0/p_1_in[3]
    SLICE_X39Y141        LUT3 (Prop_lut3_I0_O)        0.329    78.964 r  div0/out_tmp[2]_i_42/O
                         net (fo=1, routed)           0.000    78.964    div0/out_tmp[2]_i_42_n_0
    SLICE_X39Y141        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    79.514 r  div0/out_tmp_reg[2]_i_35/CO[3]
                         net (fo=1, routed)           0.000    79.514    div0/out_tmp_reg[2]_i_35_n_0
    SLICE_X39Y142        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    79.628 r  div0/out_tmp_reg[2]_i_30/CO[3]
                         net (fo=1, routed)           0.000    79.628    div0/out_tmp_reg[2]_i_30_n_0
    SLICE_X39Y143        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    79.742 r  div0/out_tmp_reg[2]_i_25/CO[3]
                         net (fo=1, routed)           0.000    79.742    div0/out_tmp_reg[2]_i_25_n_0
    SLICE_X39Y144        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    79.856 r  div0/out_tmp_reg[2]_i_20/CO[3]
                         net (fo=1, routed)           0.000    79.856    div0/out_tmp_reg[2]_i_20_n_0
    SLICE_X39Y145        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    79.970 r  div0/out_tmp_reg[2]_i_15/CO[3]
                         net (fo=1, routed)           0.000    79.970    div0/out_tmp_reg[2]_i_15_n_0
    SLICE_X39Y146        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    80.084 r  div0/out_tmp_reg[2]_i_10/CO[3]
                         net (fo=1, routed)           0.000    80.084    div0/out_tmp_reg[2]_i_10_n_0
    SLICE_X39Y147        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    80.198 r  div0/out_tmp_reg[2]_i_5/CO[3]
                         net (fo=1, routed)           0.000    80.198    div0/out_tmp_reg[2]_i_5_n_0
    SLICE_X39Y148        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    80.312 r  div0/out_tmp_reg[2]_i_2/CO[3]
                         net (fo=1, routed)           0.000    80.312    div0/out_tmp_reg[2]_i_2_n_0
    SLICE_X39Y149        CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.178    80.490 r  div0/out_tmp_reg[2]_i_1/CO[1]
                         net (fo=36, routed)          0.884    81.374    div0/p_1_in[2]
    SLICE_X41Y141        LUT3 (Prop_lut3_I0_O)        0.329    81.703 r  div0/out_tmp[1]_i_42/O
                         net (fo=1, routed)           0.000    81.703    div0/out_tmp[1]_i_42_n_0
    SLICE_X41Y141        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    82.253 r  div0/out_tmp_reg[1]_i_35/CO[3]
                         net (fo=1, routed)           0.000    82.253    div0/out_tmp_reg[1]_i_35_n_0
    SLICE_X41Y142        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    82.367 r  div0/out_tmp_reg[1]_i_30/CO[3]
                         net (fo=1, routed)           0.000    82.367    div0/out_tmp_reg[1]_i_30_n_0
    SLICE_X41Y143        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    82.481 r  div0/out_tmp_reg[1]_i_25/CO[3]
                         net (fo=1, routed)           0.000    82.481    div0/out_tmp_reg[1]_i_25_n_0
    SLICE_X41Y144        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    82.595 r  div0/out_tmp_reg[1]_i_20/CO[3]
                         net (fo=1, routed)           0.000    82.595    div0/out_tmp_reg[1]_i_20_n_0
    SLICE_X41Y145        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    82.709 r  div0/out_tmp_reg[1]_i_15/CO[3]
                         net (fo=1, routed)           0.000    82.709    div0/out_tmp_reg[1]_i_15_n_0
    SLICE_X41Y146        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    82.823 r  div0/out_tmp_reg[1]_i_10/CO[3]
                         net (fo=1, routed)           0.000    82.823    div0/out_tmp_reg[1]_i_10_n_0
    SLICE_X41Y147        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    82.937 r  div0/out_tmp_reg[1]_i_5/CO[3]
                         net (fo=1, routed)           0.000    82.937    div0/out_tmp_reg[1]_i_5_n_0
    SLICE_X41Y148        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    83.051 r  div0/out_tmp_reg[1]_i_2/CO[3]
                         net (fo=1, routed)           0.000    83.051    div0/out_tmp_reg[1]_i_2_n_0
    SLICE_X41Y149        CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.178    83.229 r  div0/out_tmp_reg[1]_i_1/CO[1]
                         net (fo=36, routed)          0.000    83.229    div0/p_1_in[1]
    SLICE_X41Y149        FDRE                                         r  div0/out_tmp_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        7.000     7.000 r  
                                                      0.000     7.000 r  clk (IN)
                         net (fo=762, unset)          0.924     7.924    div0/clk
    SLICE_X41Y149        FDRE                                         r  div0/out_tmp_reg[1]/C
                         clock pessimism              0.000     7.924    
                         clock uncertainty           -0.035     7.889    
    SLICE_X41Y149        FDRE (Setup_fdre_C_D)        0.017     7.906    div0/out_tmp_reg[1]
  -------------------------------------------------------------------
                         required time                          7.906    
                         arrival time                         -83.229    
  -------------------------------------------------------------------
                         slack                                -75.323    

Slack (VIOLATED) :        -72.584ns  (required time - arrival time)
  Source:                 div0/rtmp_reg[31]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@3.500ns period=7.000ns})
  Destination:            div0/out_tmp_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@3.500ns period=7.000ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            7.000ns  (clk rise@7.000ns - clk rise@0.000ns)
  Data Path Delay:        79.517ns  (logic 55.295ns (69.538%)  route 24.222ns (30.462%))
  Logic Levels:           294  (CARRY4=269 LUT2=1 LUT3=24)
  Clock Path Skew:        -0.049ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.924ns = ( 7.924 - 7.000 ) 
    Source Clock Delay      (SCD):    0.973ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=762, unset)          0.973     0.973    div0/clk
    SLICE_X37Y24         FDRE                                         r  div0/rtmp_reg[31]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y24         FDRE (Prop_fdre_C_Q)         0.419     1.392 r  div0/rtmp_reg[31]/Q
                         net (fo=2, routed)           0.407     1.799    div0/rtmp[31]
    SLICE_X39Y24         LUT2 (Prop_lut2_I1_O)        0.299     2.098 r  div0/out_tmp[31]_i_41/O
                         net (fo=1, routed)           0.000     2.098    div0/out_tmp[31]_i_41_n_0
    SLICE_X39Y24         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532     2.630 r  div0/out_tmp_reg[31]_i_33/CO[3]
                         net (fo=1, routed)           0.009     2.639    div0/out_tmp_reg[31]_i_33_n_0
    SLICE_X39Y25         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     2.753 r  div0/out_tmp_reg[31]_i_28/CO[3]
                         net (fo=1, routed)           0.000     2.753    div0/out_tmp_reg[31]_i_28_n_0
    SLICE_X39Y26         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     2.867 r  div0/out_tmp_reg[31]_i_23/CO[3]
                         net (fo=1, routed)           0.000     2.867    div0/out_tmp_reg[31]_i_23_n_0
    SLICE_X39Y27         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     2.981 r  div0/out_tmp_reg[31]_i_18/CO[3]
                         net (fo=1, routed)           0.000     2.981    div0/out_tmp_reg[31]_i_18_n_0
    SLICE_X39Y28         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     3.095 r  div0/out_tmp_reg[31]_i_13/CO[3]
                         net (fo=1, routed)           0.000     3.095    div0/out_tmp_reg[31]_i_13_n_0
    SLICE_X39Y29         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     3.209 r  div0/out_tmp_reg[31]_i_8/CO[3]
                         net (fo=1, routed)           0.000     3.209    div0/out_tmp_reg[31]_i_8_n_0
    SLICE_X39Y30         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     3.323 r  div0/out_tmp_reg[31]_i_3/CO[3]
                         net (fo=1, routed)           0.000     3.323    div0/out_tmp_reg[31]_i_3_n_0
    SLICE_X39Y31         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     3.437 r  div0/out_tmp_reg[31]_i_2/CO[3]
                         net (fo=1, routed)           0.000     3.437    div0/out_tmp_reg[31]_i_2_n_0
    SLICE_X39Y32         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.293     3.730 r  div0/out_tmp_reg[31]_i_1/CO[0]
                         net (fo=36, routed)          1.088     4.818    div0/p_1_in[31]
    SLICE_X40Y27         LUT3 (Prop_lut3_I0_O)        0.373     5.191 r  div0/out_tmp[30]_i_38/O
                         net (fo=1, routed)           0.000     5.191    div0/out_tmp[30]_i_38_n_0
    SLICE_X40Y27         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     5.741 r  div0/out_tmp_reg[30]_i_30/CO[3]
                         net (fo=1, routed)           0.000     5.741    div0/out_tmp_reg[30]_i_30_n_0
    SLICE_X40Y28         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     5.855 r  div0/out_tmp_reg[30]_i_25/CO[3]
                         net (fo=1, routed)           0.000     5.855    div0/out_tmp_reg[30]_i_25_n_0
    SLICE_X40Y29         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     5.969 r  div0/out_tmp_reg[30]_i_20/CO[3]
                         net (fo=1, routed)           0.000     5.969    div0/out_tmp_reg[30]_i_20_n_0
    SLICE_X40Y30         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     6.083 r  div0/out_tmp_reg[30]_i_15/CO[3]
                         net (fo=1, routed)           0.000     6.083    div0/out_tmp_reg[30]_i_15_n_0
    SLICE_X40Y31         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     6.197 r  div0/out_tmp_reg[30]_i_10/CO[3]
                         net (fo=1, routed)           0.000     6.197    div0/out_tmp_reg[30]_i_10_n_0
    SLICE_X40Y32         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     6.311 r  div0/out_tmp_reg[30]_i_5/CO[3]
                         net (fo=1, routed)           0.000     6.311    div0/out_tmp_reg[30]_i_5_n_0
    SLICE_X40Y33         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     6.425 r  div0/out_tmp_reg[30]_i_2/CO[3]
                         net (fo=1, routed)           0.000     6.425    div0/out_tmp_reg[30]_i_2_n_0
    SLICE_X40Y34         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.178     6.603 r  div0/out_tmp_reg[30]_i_1/CO[1]
                         net (fo=36, routed)          1.047     7.651    div0/p_1_in[30]
    SLICE_X38Y26         LUT3 (Prop_lut3_I0_O)        0.329     7.980 r  div0/out_tmp[29]_i_42/O
                         net (fo=1, routed)           0.000     7.980    div0/out_tmp[29]_i_42_n_0
    SLICE_X38Y26         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533     8.513 r  div0/out_tmp_reg[29]_i_35/CO[3]
                         net (fo=1, routed)           0.000     8.513    div0/out_tmp_reg[29]_i_35_n_0
    SLICE_X38Y27         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     8.630 r  div0/out_tmp_reg[29]_i_30/CO[3]
                         net (fo=1, routed)           0.000     8.630    div0/out_tmp_reg[29]_i_30_n_0
    SLICE_X38Y28         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     8.747 r  div0/out_tmp_reg[29]_i_25/CO[3]
                         net (fo=1, routed)           0.000     8.747    div0/out_tmp_reg[29]_i_25_n_0
    SLICE_X38Y29         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     8.864 r  div0/out_tmp_reg[29]_i_20/CO[3]
                         net (fo=1, routed)           0.000     8.864    div0/out_tmp_reg[29]_i_20_n_0
    SLICE_X38Y30         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     8.981 r  div0/out_tmp_reg[29]_i_15/CO[3]
                         net (fo=1, routed)           0.000     8.981    div0/out_tmp_reg[29]_i_15_n_0
    SLICE_X38Y31         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     9.098 r  div0/out_tmp_reg[29]_i_10/CO[3]
                         net (fo=1, routed)           0.000     9.098    div0/out_tmp_reg[29]_i_10_n_0
    SLICE_X38Y32         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     9.215 r  div0/out_tmp_reg[29]_i_5/CO[3]
                         net (fo=1, routed)           0.000     9.215    div0/out_tmp_reg[29]_i_5_n_0
    SLICE_X38Y33         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     9.332 r  div0/out_tmp_reg[29]_i_2/CO[3]
                         net (fo=1, routed)           0.000     9.332    div0/out_tmp_reg[29]_i_2_n_0
    SLICE_X38Y34         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.179     9.511 r  div0/out_tmp_reg[29]_i_1/CO[1]
                         net (fo=36, routed)          1.075    10.586    div0/p_1_in[29]
    SLICE_X33Y27         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.788    11.374 r  div0/out_tmp_reg[28]_i_35/CO[3]
                         net (fo=1, routed)           0.000    11.374    div0/out_tmp_reg[28]_i_35_n_0
    SLICE_X33Y28         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    11.488 r  div0/out_tmp_reg[28]_i_30/CO[3]
                         net (fo=1, routed)           0.000    11.488    div0/out_tmp_reg[28]_i_30_n_0
    SLICE_X33Y29         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    11.602 r  div0/out_tmp_reg[28]_i_25/CO[3]
                         net (fo=1, routed)           0.000    11.602    div0/out_tmp_reg[28]_i_25_n_0
    SLICE_X33Y30         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    11.716 r  div0/out_tmp_reg[28]_i_20/CO[3]
                         net (fo=1, routed)           0.000    11.716    div0/out_tmp_reg[28]_i_20_n_0
    SLICE_X33Y31         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    11.830 r  div0/out_tmp_reg[28]_i_15/CO[3]
                         net (fo=1, routed)           0.000    11.830    div0/out_tmp_reg[28]_i_15_n_0
    SLICE_X33Y32         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    11.944 r  div0/out_tmp_reg[28]_i_10/CO[3]
                         net (fo=1, routed)           0.000    11.944    div0/out_tmp_reg[28]_i_10_n_0
    SLICE_X33Y33         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    12.058 r  div0/out_tmp_reg[28]_i_5/CO[3]
                         net (fo=1, routed)           0.000    12.058    div0/out_tmp_reg[28]_i_5_n_0
    SLICE_X33Y34         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    12.172 r  div0/out_tmp_reg[28]_i_2/CO[3]
                         net (fo=1, routed)           0.000    12.172    div0/out_tmp_reg[28]_i_2_n_0
    SLICE_X33Y35         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.178    12.350 r  div0/out_tmp_reg[28]_i_1/CO[1]
                         net (fo=36, routed)          1.079    13.429    div0/p_1_in[28]
    SLICE_X37Y27         LUT3 (Prop_lut3_I0_O)        0.329    13.758 r  div0/out_tmp[27]_i_40/O
                         net (fo=1, routed)           0.000    13.758    div0/out_tmp[27]_i_40_n_0
    SLICE_X37Y27         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401    14.159 r  div0/out_tmp_reg[27]_i_35/CO[3]
                         net (fo=1, routed)           0.000    14.159    div0/out_tmp_reg[27]_i_35_n_0
    SLICE_X37Y28         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    14.273 r  div0/out_tmp_reg[27]_i_30/CO[3]
                         net (fo=1, routed)           0.000    14.273    div0/out_tmp_reg[27]_i_30_n_0
    SLICE_X37Y29         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    14.387 r  div0/out_tmp_reg[27]_i_25/CO[3]
                         net (fo=1, routed)           0.000    14.387    div0/out_tmp_reg[27]_i_25_n_0
    SLICE_X37Y30         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    14.501 r  div0/out_tmp_reg[27]_i_20/CO[3]
                         net (fo=1, routed)           0.000    14.501    div0/out_tmp_reg[27]_i_20_n_0
    SLICE_X37Y31         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    14.615 r  div0/out_tmp_reg[27]_i_15/CO[3]
                         net (fo=1, routed)           0.000    14.615    div0/out_tmp_reg[27]_i_15_n_0
    SLICE_X37Y32         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    14.729 r  div0/out_tmp_reg[27]_i_10/CO[3]
                         net (fo=1, routed)           0.000    14.729    div0/out_tmp_reg[27]_i_10_n_0
    SLICE_X37Y33         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    14.843 r  div0/out_tmp_reg[27]_i_5/CO[3]
                         net (fo=1, routed)           0.000    14.843    div0/out_tmp_reg[27]_i_5_n_0
    SLICE_X37Y34         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    14.957 r  div0/out_tmp_reg[27]_i_2/CO[3]
                         net (fo=1, routed)           0.000    14.957    div0/out_tmp_reg[27]_i_2_n_0
    SLICE_X37Y35         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.178    15.135 r  div0/out_tmp_reg[27]_i_1/CO[1]
                         net (fo=36, routed)          0.921    16.056    div0/p_1_in[27]
    SLICE_X42Y26         LUT3 (Prop_lut3_I0_O)        0.329    16.385 r  div0/out_tmp[26]_i_42/O
                         net (fo=1, routed)           0.000    16.385    div0/out_tmp[26]_i_42_n_0
    SLICE_X42Y26         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    16.918 r  div0/out_tmp_reg[26]_i_35/CO[3]
                         net (fo=1, routed)           0.000    16.918    div0/out_tmp_reg[26]_i_35_n_0
    SLICE_X42Y27         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    17.035 r  div0/out_tmp_reg[26]_i_30/CO[3]
                         net (fo=1, routed)           0.000    17.035    div0/out_tmp_reg[26]_i_30_n_0
    SLICE_X42Y28         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    17.152 r  div0/out_tmp_reg[26]_i_25/CO[3]
                         net (fo=1, routed)           0.000    17.152    div0/out_tmp_reg[26]_i_25_n_0
    SLICE_X42Y29         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    17.269 r  div0/out_tmp_reg[26]_i_20/CO[3]
                         net (fo=1, routed)           0.000    17.269    div0/out_tmp_reg[26]_i_20_n_0
    SLICE_X42Y30         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    17.386 r  div0/out_tmp_reg[26]_i_15/CO[3]
                         net (fo=1, routed)           0.000    17.386    div0/out_tmp_reg[26]_i_15_n_0
    SLICE_X42Y31         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    17.503 r  div0/out_tmp_reg[26]_i_10/CO[3]
                         net (fo=1, routed)           0.000    17.503    div0/out_tmp_reg[26]_i_10_n_0
    SLICE_X42Y32         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    17.620 r  div0/out_tmp_reg[26]_i_5/CO[3]
                         net (fo=1, routed)           0.000    17.620    div0/out_tmp_reg[26]_i_5_n_0
    SLICE_X42Y33         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    17.737 r  div0/out_tmp_reg[26]_i_2/CO[3]
                         net (fo=1, routed)           0.000    17.737    div0/out_tmp_reg[26]_i_2_n_0
    SLICE_X42Y34         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.179    17.916 r  div0/out_tmp_reg[26]_i_1/CO[1]
                         net (fo=36, routed)          0.898    18.814    div0/p_1_in[26]
    SLICE_X47Y26         LUT3 (Prop_lut3_I0_O)        0.332    19.146 r  div0/out_tmp[25]_i_42/O
                         net (fo=1, routed)           0.000    19.146    div0/out_tmp[25]_i_42_n_0
    SLICE_X47Y26         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    19.696 r  div0/out_tmp_reg[25]_i_35/CO[3]
                         net (fo=1, routed)           0.000    19.696    div0/out_tmp_reg[25]_i_35_n_0
    SLICE_X47Y27         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    19.810 r  div0/out_tmp_reg[25]_i_30/CO[3]
                         net (fo=1, routed)           0.000    19.810    div0/out_tmp_reg[25]_i_30_n_0
    SLICE_X47Y28         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    19.924 r  div0/out_tmp_reg[25]_i_25/CO[3]
                         net (fo=1, routed)           0.000    19.924    div0/out_tmp_reg[25]_i_25_n_0
    SLICE_X47Y29         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    20.038 r  div0/out_tmp_reg[25]_i_20/CO[3]
                         net (fo=1, routed)           0.000    20.038    div0/out_tmp_reg[25]_i_20_n_0
    SLICE_X47Y30         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    20.152 r  div0/out_tmp_reg[25]_i_15/CO[3]
                         net (fo=1, routed)           0.000    20.152    div0/out_tmp_reg[25]_i_15_n_0
    SLICE_X47Y31         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    20.266 r  div0/out_tmp_reg[25]_i_10/CO[3]
                         net (fo=1, routed)           0.000    20.266    div0/out_tmp_reg[25]_i_10_n_0
    SLICE_X47Y32         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    20.380 r  div0/out_tmp_reg[25]_i_5/CO[3]
                         net (fo=1, routed)           0.000    20.380    div0/out_tmp_reg[25]_i_5_n_0
    SLICE_X47Y33         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    20.494 r  div0/out_tmp_reg[25]_i_2/CO[3]
                         net (fo=1, routed)           0.000    20.494    div0/out_tmp_reg[25]_i_2_n_0
    SLICE_X47Y34         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    20.651 r  div0/out_tmp_reg[25]_i_1/CO[1]
                         net (fo=36, routed)          0.844    21.495    div0/p_1_in[25]
    SLICE_X44Y31         LUT3 (Prop_lut3_I0_O)        0.329    21.824 r  div0/out_tmp[24]_i_42/O
                         net (fo=1, routed)           0.000    21.824    div0/out_tmp[24]_i_42_n_0
    SLICE_X44Y31         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    22.374 r  div0/out_tmp_reg[24]_i_35/CO[3]
                         net (fo=1, routed)           0.000    22.374    div0/out_tmp_reg[24]_i_35_n_0
    SLICE_X44Y32         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    22.488 r  div0/out_tmp_reg[24]_i_30/CO[3]
                         net (fo=1, routed)           0.000    22.488    div0/out_tmp_reg[24]_i_30_n_0
    SLICE_X44Y33         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    22.602 r  div0/out_tmp_reg[24]_i_25/CO[3]
                         net (fo=1, routed)           0.000    22.602    div0/out_tmp_reg[24]_i_25_n_0
    SLICE_X44Y34         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    22.716 r  div0/out_tmp_reg[24]_i_20/CO[3]
                         net (fo=1, routed)           0.000    22.716    div0/out_tmp_reg[24]_i_20_n_0
    SLICE_X44Y35         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    22.830 r  div0/out_tmp_reg[24]_i_15/CO[3]
                         net (fo=1, routed)           0.000    22.830    div0/out_tmp_reg[24]_i_15_n_0
    SLICE_X44Y36         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    22.944 r  div0/out_tmp_reg[24]_i_10/CO[3]
                         net (fo=1, routed)           0.000    22.944    div0/out_tmp_reg[24]_i_10_n_0
    SLICE_X44Y37         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    23.058 r  div0/out_tmp_reg[24]_i_5/CO[3]
                         net (fo=1, routed)           0.000    23.058    div0/out_tmp_reg[24]_i_5_n_0
    SLICE_X44Y38         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    23.172 r  div0/out_tmp_reg[24]_i_2/CO[3]
                         net (fo=1, routed)           0.000    23.172    div0/out_tmp_reg[24]_i_2_n_0
    SLICE_X44Y39         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.178    23.350 r  div0/out_tmp_reg[24]_i_1/CO[1]
                         net (fo=36, routed)          0.984    24.334    div0/p_1_in[24]
    SLICE_X43Y32         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.785    25.119 r  div0/out_tmp_reg[23]_i_35/CO[3]
                         net (fo=1, routed)           0.000    25.119    div0/out_tmp_reg[23]_i_35_n_0
    SLICE_X43Y33         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    25.233 r  div0/out_tmp_reg[23]_i_30/CO[3]
                         net (fo=1, routed)           0.000    25.233    div0/out_tmp_reg[23]_i_30_n_0
    SLICE_X43Y34         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    25.347 r  div0/out_tmp_reg[23]_i_25/CO[3]
                         net (fo=1, routed)           0.000    25.347    div0/out_tmp_reg[23]_i_25_n_0
    SLICE_X43Y35         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    25.461 r  div0/out_tmp_reg[23]_i_20/CO[3]
                         net (fo=1, routed)           0.000    25.461    div0/out_tmp_reg[23]_i_20_n_0
    SLICE_X43Y36         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    25.575 r  div0/out_tmp_reg[23]_i_15/CO[3]
                         net (fo=1, routed)           0.000    25.575    div0/out_tmp_reg[23]_i_15_n_0
    SLICE_X43Y37         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    25.689 r  div0/out_tmp_reg[23]_i_10/CO[3]
                         net (fo=1, routed)           0.000    25.689    div0/out_tmp_reg[23]_i_10_n_0
    SLICE_X43Y38         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    25.803 r  div0/out_tmp_reg[23]_i_5/CO[3]
                         net (fo=1, routed)           0.000    25.803    div0/out_tmp_reg[23]_i_5_n_0
    SLICE_X43Y39         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    25.917 r  div0/out_tmp_reg[23]_i_2/CO[3]
                         net (fo=1, routed)           0.000    25.917    div0/out_tmp_reg[23]_i_2_n_0
    SLICE_X43Y40         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.178    26.095 r  div0/out_tmp_reg[23]_i_1/CO[1]
                         net (fo=36, routed)          1.046    27.141    div0/p_1_in[23]
    SLICE_X36Y31         LUT3 (Prop_lut3_I0_O)        0.329    27.470 r  div0/out_tmp[22]_i_42/O
                         net (fo=1, routed)           0.000    27.470    div0/out_tmp[22]_i_42_n_0
    SLICE_X36Y31         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    28.003 r  div0/out_tmp_reg[22]_i_35/CO[3]
                         net (fo=1, routed)           0.000    28.003    div0/out_tmp_reg[22]_i_35_n_0
    SLICE_X36Y32         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    28.120 r  div0/out_tmp_reg[22]_i_30/CO[3]
                         net (fo=1, routed)           0.000    28.120    div0/out_tmp_reg[22]_i_30_n_0
    SLICE_X36Y33         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    28.237 r  div0/out_tmp_reg[22]_i_25/CO[3]
                         net (fo=1, routed)           0.000    28.237    div0/out_tmp_reg[22]_i_25_n_0
    SLICE_X36Y34         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    28.354 r  div0/out_tmp_reg[22]_i_20/CO[3]
                         net (fo=1, routed)           0.000    28.354    div0/out_tmp_reg[22]_i_20_n_0
    SLICE_X36Y35         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    28.471 r  div0/out_tmp_reg[22]_i_15/CO[3]
                         net (fo=1, routed)           0.000    28.471    div0/out_tmp_reg[22]_i_15_n_0
    SLICE_X36Y36         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    28.588 r  div0/out_tmp_reg[22]_i_10/CO[3]
                         net (fo=1, routed)           0.000    28.588    div0/out_tmp_reg[22]_i_10_n_0
    SLICE_X36Y37         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    28.705 r  div0/out_tmp_reg[22]_i_5/CO[3]
                         net (fo=1, routed)           0.000    28.705    div0/out_tmp_reg[22]_i_5_n_0
    SLICE_X36Y38         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    28.822 r  div0/out_tmp_reg[22]_i_2/CO[3]
                         net (fo=1, routed)           0.000    28.822    div0/out_tmp_reg[22]_i_2_n_0
    SLICE_X36Y39         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.179    29.001 r  div0/out_tmp_reg[22]_i_1/CO[1]
                         net (fo=36, routed)          0.933    29.934    div0/p_1_in[22]
    SLICE_X34Y31         LUT3 (Prop_lut3_I0_O)        0.332    30.266 r  div0/out_tmp[21]_i_42/O
                         net (fo=1, routed)           0.000    30.266    div0/out_tmp[21]_i_42_n_0
    SLICE_X34Y31         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    30.799 r  div0/out_tmp_reg[21]_i_35/CO[3]
                         net (fo=1, routed)           0.000    30.799    div0/out_tmp_reg[21]_i_35_n_0
    SLICE_X34Y32         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    30.916 r  div0/out_tmp_reg[21]_i_30/CO[3]
                         net (fo=1, routed)           0.000    30.916    div0/out_tmp_reg[21]_i_30_n_0
    SLICE_X34Y33         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    31.033 r  div0/out_tmp_reg[21]_i_25/CO[3]
                         net (fo=1, routed)           0.000    31.033    div0/out_tmp_reg[21]_i_25_n_0
    SLICE_X34Y34         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    31.150 r  div0/out_tmp_reg[21]_i_20/CO[3]
                         net (fo=1, routed)           0.000    31.150    div0/out_tmp_reg[21]_i_20_n_0
    SLICE_X34Y35         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    31.267 r  div0/out_tmp_reg[21]_i_15/CO[3]
                         net (fo=1, routed)           0.000    31.267    div0/out_tmp_reg[21]_i_15_n_0
    SLICE_X34Y36         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    31.384 r  div0/out_tmp_reg[21]_i_10/CO[3]
                         net (fo=1, routed)           0.000    31.384    div0/out_tmp_reg[21]_i_10_n_0
    SLICE_X34Y37         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    31.501 r  div0/out_tmp_reg[21]_i_5/CO[3]
                         net (fo=1, routed)           0.000    31.501    div0/out_tmp_reg[21]_i_5_n_0
    SLICE_X34Y38         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    31.618 r  div0/out_tmp_reg[21]_i_2/CO[3]
                         net (fo=1, routed)           0.000    31.618    div0/out_tmp_reg[21]_i_2_n_0
    SLICE_X34Y39         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.179    31.797 r  div0/out_tmp_reg[21]_i_1/CO[1]
                         net (fo=36, routed)          0.901    32.698    div0/p_1_in[21]
    SLICE_X35Y34         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.788    33.486 r  div0/out_tmp_reg[20]_i_35/CO[3]
                         net (fo=1, routed)           0.000    33.486    div0/out_tmp_reg[20]_i_35_n_0
    SLICE_X35Y35         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    33.600 r  div0/out_tmp_reg[20]_i_30/CO[3]
                         net (fo=1, routed)           0.000    33.600    div0/out_tmp_reg[20]_i_30_n_0
    SLICE_X35Y36         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    33.714 r  div0/out_tmp_reg[20]_i_25/CO[3]
                         net (fo=1, routed)           0.000    33.714    div0/out_tmp_reg[20]_i_25_n_0
    SLICE_X35Y37         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    33.828 r  div0/out_tmp_reg[20]_i_20/CO[3]
                         net (fo=1, routed)           0.000    33.828    div0/out_tmp_reg[20]_i_20_n_0
    SLICE_X35Y38         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    33.942 r  div0/out_tmp_reg[20]_i_15/CO[3]
                         net (fo=1, routed)           0.000    33.942    div0/out_tmp_reg[20]_i_15_n_0
    SLICE_X35Y39         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    34.056 r  div0/out_tmp_reg[20]_i_10/CO[3]
                         net (fo=1, routed)           0.000    34.056    div0/out_tmp_reg[20]_i_10_n_0
    SLICE_X35Y40         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    34.170 r  div0/out_tmp_reg[20]_i_5/CO[3]
                         net (fo=1, routed)           0.000    34.170    div0/out_tmp_reg[20]_i_5_n_0
    SLICE_X35Y41         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    34.284 r  div0/out_tmp_reg[20]_i_2/CO[3]
                         net (fo=1, routed)           0.000    34.284    div0/out_tmp_reg[20]_i_2_n_0
    SLICE_X35Y42         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.178    34.462 r  div0/out_tmp_reg[20]_i_1/CO[1]
                         net (fo=36, routed)          0.944    35.407    div0/p_1_in[20]
    SLICE_X37Y37         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.785    36.192 r  div0/out_tmp_reg[19]_i_35/CO[3]
                         net (fo=1, routed)           0.000    36.192    div0/out_tmp_reg[19]_i_35_n_0
    SLICE_X37Y38         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    36.306 r  div0/out_tmp_reg[19]_i_30/CO[3]
                         net (fo=1, routed)           0.000    36.306    div0/out_tmp_reg[19]_i_30_n_0
    SLICE_X37Y39         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    36.420 r  div0/out_tmp_reg[19]_i_25/CO[3]
                         net (fo=1, routed)           0.000    36.420    div0/out_tmp_reg[19]_i_25_n_0
    SLICE_X37Y40         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    36.534 r  div0/out_tmp_reg[19]_i_20/CO[3]
                         net (fo=1, routed)           0.000    36.534    div0/out_tmp_reg[19]_i_20_n_0
    SLICE_X37Y41         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    36.648 r  div0/out_tmp_reg[19]_i_15/CO[3]
                         net (fo=1, routed)           0.000    36.648    div0/out_tmp_reg[19]_i_15_n_0
    SLICE_X37Y42         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    36.762 r  div0/out_tmp_reg[19]_i_10/CO[3]
                         net (fo=1, routed)           0.000    36.762    div0/out_tmp_reg[19]_i_10_n_0
    SLICE_X37Y43         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    36.876 r  div0/out_tmp_reg[19]_i_5/CO[3]
                         net (fo=1, routed)           0.000    36.876    div0/out_tmp_reg[19]_i_5_n_0
    SLICE_X37Y44         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    36.990 r  div0/out_tmp_reg[19]_i_2/CO[3]
                         net (fo=1, routed)           0.000    36.990    div0/out_tmp_reg[19]_i_2_n_0
    SLICE_X37Y45         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.178    37.168 r  div0/out_tmp_reg[19]_i_1/CO[1]
                         net (fo=36, routed)          0.887    38.055    div0/p_1_in[19]
    SLICE_X39Y41         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.785    38.840 r  div0/out_tmp_reg[18]_i_35/CO[3]
                         net (fo=1, routed)           0.000    38.840    div0/out_tmp_reg[18]_i_35_n_0
    SLICE_X39Y42         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    38.954 r  div0/out_tmp_reg[18]_i_30/CO[3]
                         net (fo=1, routed)           0.000    38.954    div0/out_tmp_reg[18]_i_30_n_0
    SLICE_X39Y43         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    39.068 r  div0/out_tmp_reg[18]_i_25/CO[3]
                         net (fo=1, routed)           0.000    39.068    div0/out_tmp_reg[18]_i_25_n_0
    SLICE_X39Y44         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    39.182 r  div0/out_tmp_reg[18]_i_20/CO[3]
                         net (fo=1, routed)           0.000    39.182    div0/out_tmp_reg[18]_i_20_n_0
    SLICE_X39Y45         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    39.296 r  div0/out_tmp_reg[18]_i_15/CO[3]
                         net (fo=1, routed)           0.000    39.296    div0/out_tmp_reg[18]_i_15_n_0
    SLICE_X39Y46         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    39.410 r  div0/out_tmp_reg[18]_i_10/CO[3]
                         net (fo=1, routed)           0.000    39.410    div0/out_tmp_reg[18]_i_10_n_0
    SLICE_X39Y47         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    39.524 r  div0/out_tmp_reg[18]_i_5/CO[3]
                         net (fo=1, routed)           0.000    39.524    div0/out_tmp_reg[18]_i_5_n_0
    SLICE_X39Y48         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    39.638 r  div0/out_tmp_reg[18]_i_2/CO[3]
                         net (fo=1, routed)           0.000    39.638    div0/out_tmp_reg[18]_i_2_n_0
    SLICE_X39Y49         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.178    39.816 r  div0/out_tmp_reg[18]_i_1/CO[1]
                         net (fo=36, routed)          0.650    40.466    div0/p_1_in[18]
    SLICE_X38Y48         LUT3 (Prop_lut3_I0_O)        0.329    40.795 r  div0/out_tmp[17]_i_42/O
                         net (fo=1, routed)           0.000    40.795    div0/out_tmp[17]_i_42_n_0
    SLICE_X38Y48         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    41.328 r  div0/out_tmp_reg[17]_i_35/CO[3]
                         net (fo=1, routed)           0.000    41.328    div0/out_tmp_reg[17]_i_35_n_0
    SLICE_X38Y49         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    41.445 r  div0/out_tmp_reg[17]_i_30/CO[3]
                         net (fo=1, routed)           0.001    41.446    div0/out_tmp_reg[17]_i_30_n_0
    SLICE_X38Y50         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    41.563 r  div0/out_tmp_reg[17]_i_25/CO[3]
                         net (fo=1, routed)           0.000    41.563    div0/out_tmp_reg[17]_i_25_n_0
    SLICE_X38Y51         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    41.680 r  div0/out_tmp_reg[17]_i_20/CO[3]
                         net (fo=1, routed)           0.000    41.680    div0/out_tmp_reg[17]_i_20_n_0
    SLICE_X38Y52         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    41.797 r  div0/out_tmp_reg[17]_i_15/CO[3]
                         net (fo=1, routed)           0.000    41.797    div0/out_tmp_reg[17]_i_15_n_0
    SLICE_X38Y53         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    41.914 r  div0/out_tmp_reg[17]_i_10/CO[3]
                         net (fo=1, routed)           0.000    41.914    div0/out_tmp_reg[17]_i_10_n_0
    SLICE_X38Y54         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    42.031 r  div0/out_tmp_reg[17]_i_5/CO[3]
                         net (fo=1, routed)           0.000    42.031    div0/out_tmp_reg[17]_i_5_n_0
    SLICE_X38Y55         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    42.148 r  div0/out_tmp_reg[17]_i_2/CO[3]
                         net (fo=1, routed)           0.000    42.148    div0/out_tmp_reg[17]_i_2_n_0
    SLICE_X38Y56         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.179    42.327 r  div0/out_tmp_reg[17]_i_1/CO[1]
                         net (fo=36, routed)          0.627    42.954    div0/p_1_in[17]
    SLICE_X37Y55         LUT3 (Prop_lut3_I0_O)        0.332    43.286 r  div0/out_tmp[16]_i_42/O
                         net (fo=1, routed)           0.000    43.286    div0/out_tmp[16]_i_42_n_0
    SLICE_X37Y55         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    43.836 r  div0/out_tmp_reg[16]_i_35/CO[3]
                         net (fo=1, routed)           0.000    43.836    div0/out_tmp_reg[16]_i_35_n_0
    SLICE_X37Y56         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    43.950 r  div0/out_tmp_reg[16]_i_30/CO[3]
                         net (fo=1, routed)           0.000    43.950    div0/out_tmp_reg[16]_i_30_n_0
    SLICE_X37Y57         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    44.064 r  div0/out_tmp_reg[16]_i_25/CO[3]
                         net (fo=1, routed)           0.000    44.064    div0/out_tmp_reg[16]_i_25_n_0
    SLICE_X37Y58         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    44.178 r  div0/out_tmp_reg[16]_i_20/CO[3]
                         net (fo=1, routed)           0.000    44.178    div0/out_tmp_reg[16]_i_20_n_0
    SLICE_X37Y59         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    44.292 r  div0/out_tmp_reg[16]_i_15/CO[3]
                         net (fo=1, routed)           0.000    44.292    div0/out_tmp_reg[16]_i_15_n_0
    SLICE_X37Y60         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    44.406 r  div0/out_tmp_reg[16]_i_10/CO[3]
                         net (fo=1, routed)           0.000    44.406    div0/out_tmp_reg[16]_i_10_n_0
    SLICE_X37Y61         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    44.520 r  div0/out_tmp_reg[16]_i_5/CO[3]
                         net (fo=1, routed)           0.000    44.520    div0/out_tmp_reg[16]_i_5_n_0
    SLICE_X37Y62         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    44.634 r  div0/out_tmp_reg[16]_i_2/CO[3]
                         net (fo=1, routed)           0.000    44.634    div0/out_tmp_reg[16]_i_2_n_0
    SLICE_X37Y63         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.178    44.812 r  div0/out_tmp_reg[16]_i_1/CO[1]
                         net (fo=36, routed)          0.675    45.487    div0/p_1_in[16]
    SLICE_X38Y62         LUT3 (Prop_lut3_I0_O)        0.329    45.816 r  div0/out_tmp[15]_i_42/O
                         net (fo=1, routed)           0.000    45.816    div0/out_tmp[15]_i_42_n_0
    SLICE_X38Y62         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    46.349 r  div0/out_tmp_reg[15]_i_35/CO[3]
                         net (fo=1, routed)           0.000    46.349    div0/out_tmp_reg[15]_i_35_n_0
    SLICE_X38Y63         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    46.466 r  div0/out_tmp_reg[15]_i_30/CO[3]
                         net (fo=1, routed)           0.000    46.466    div0/out_tmp_reg[15]_i_30_n_0
    SLICE_X38Y64         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    46.583 r  div0/out_tmp_reg[15]_i_25/CO[3]
                         net (fo=1, routed)           0.000    46.583    div0/out_tmp_reg[15]_i_25_n_0
    SLICE_X38Y65         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    46.700 r  div0/out_tmp_reg[15]_i_20/CO[3]
                         net (fo=1, routed)           0.000    46.700    div0/out_tmp_reg[15]_i_20_n_0
    SLICE_X38Y66         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    46.817 r  div0/out_tmp_reg[15]_i_15/CO[3]
                         net (fo=1, routed)           0.000    46.817    div0/out_tmp_reg[15]_i_15_n_0
    SLICE_X38Y67         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    46.934 r  div0/out_tmp_reg[15]_i_10/CO[3]
                         net (fo=1, routed)           0.000    46.934    div0/out_tmp_reg[15]_i_10_n_0
    SLICE_X38Y68         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    47.051 r  div0/out_tmp_reg[15]_i_5/CO[3]
                         net (fo=1, routed)           0.000    47.051    div0/out_tmp_reg[15]_i_5_n_0
    SLICE_X38Y69         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    47.168 r  div0/out_tmp_reg[15]_i_2/CO[3]
                         net (fo=1, routed)           0.000    47.168    div0/out_tmp_reg[15]_i_2_n_0
    SLICE_X38Y70         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.179    47.347 r  div0/out_tmp_reg[15]_i_1/CO[1]
                         net (fo=36, routed)          0.843    48.190    div0/p_1_in[15]
    SLICE_X37Y68         LUT3 (Prop_lut3_I0_O)        0.332    48.522 r  div0/out_tmp[14]_i_42/O
                         net (fo=1, routed)           0.000    48.522    div0/out_tmp[14]_i_42_n_0
    SLICE_X37Y68         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    49.072 r  div0/out_tmp_reg[14]_i_35/CO[3]
                         net (fo=1, routed)           0.000    49.072    div0/out_tmp_reg[14]_i_35_n_0
    SLICE_X37Y69         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    49.186 r  div0/out_tmp_reg[14]_i_30/CO[3]
                         net (fo=1, routed)           0.000    49.186    div0/out_tmp_reg[14]_i_30_n_0
    SLICE_X37Y70         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    49.300 r  div0/out_tmp_reg[14]_i_25/CO[3]
                         net (fo=1, routed)           0.000    49.300    div0/out_tmp_reg[14]_i_25_n_0
    SLICE_X37Y71         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    49.414 r  div0/out_tmp_reg[14]_i_20/CO[3]
                         net (fo=1, routed)           0.000    49.414    div0/out_tmp_reg[14]_i_20_n_0
    SLICE_X37Y72         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    49.528 r  div0/out_tmp_reg[14]_i_15/CO[3]
                         net (fo=1, routed)           0.000    49.528    div0/out_tmp_reg[14]_i_15_n_0
    SLICE_X37Y73         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    49.642 r  div0/out_tmp_reg[14]_i_10/CO[3]
                         net (fo=1, routed)           0.000    49.642    div0/out_tmp_reg[14]_i_10_n_0
    SLICE_X37Y74         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    49.756 r  div0/out_tmp_reg[14]_i_5/CO[3]
                         net (fo=1, routed)           0.009    49.765    div0/out_tmp_reg[14]_i_5_n_0
    SLICE_X37Y75         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    49.879 r  div0/out_tmp_reg[14]_i_2/CO[3]
                         net (fo=1, routed)           0.000    49.879    div0/out_tmp_reg[14]_i_2_n_0
    SLICE_X37Y76         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.178    50.057 r  div0/out_tmp_reg[14]_i_1/CO[1]
                         net (fo=36, routed)          0.587    50.644    div0/p_1_in[14]
    SLICE_X38Y75         LUT3 (Prop_lut3_I0_O)        0.329    50.973 r  div0/out_tmp[13]_i_42/O
                         net (fo=1, routed)           0.000    50.973    div0/out_tmp[13]_i_42_n_0
    SLICE_X38Y75         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    51.506 r  div0/out_tmp_reg[13]_i_35/CO[3]
                         net (fo=1, routed)           0.000    51.506    div0/out_tmp_reg[13]_i_35_n_0
    SLICE_X38Y76         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    51.623 r  div0/out_tmp_reg[13]_i_30/CO[3]
                         net (fo=1, routed)           0.000    51.623    div0/out_tmp_reg[13]_i_30_n_0
    SLICE_X38Y77         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    51.740 r  div0/out_tmp_reg[13]_i_25/CO[3]
                         net (fo=1, routed)           0.000    51.740    div0/out_tmp_reg[13]_i_25_n_0
    SLICE_X38Y78         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    51.857 r  div0/out_tmp_reg[13]_i_20/CO[3]
                         net (fo=1, routed)           0.000    51.857    div0/out_tmp_reg[13]_i_20_n_0
    SLICE_X38Y79         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    51.974 r  div0/out_tmp_reg[13]_i_15/CO[3]
                         net (fo=1, routed)           0.000    51.974    div0/out_tmp_reg[13]_i_15_n_0
    SLICE_X38Y80         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    52.091 r  div0/out_tmp_reg[13]_i_10/CO[3]
                         net (fo=1, routed)           0.000    52.091    div0/out_tmp_reg[13]_i_10_n_0
    SLICE_X38Y81         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    52.208 r  div0/out_tmp_reg[13]_i_5/CO[3]
                         net (fo=1, routed)           0.000    52.208    div0/out_tmp_reg[13]_i_5_n_0
    SLICE_X38Y82         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    52.325 r  div0/out_tmp_reg[13]_i_2/CO[3]
                         net (fo=1, routed)           0.000    52.325    div0/out_tmp_reg[13]_i_2_n_0
    SLICE_X38Y83         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    52.482 r  div0/out_tmp_reg[13]_i_1/CO[1]
                         net (fo=36, routed)          0.717    53.199    div0/p_1_in[13]
    SLICE_X37Y82         LUT3 (Prop_lut3_I0_O)        0.332    53.531 r  div0/out_tmp[12]_i_42/O
                         net (fo=1, routed)           0.000    53.531    div0/out_tmp[12]_i_42_n_0
    SLICE_X37Y82         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    54.081 r  div0/out_tmp_reg[12]_i_35/CO[3]
                         net (fo=1, routed)           0.000    54.081    div0/out_tmp_reg[12]_i_35_n_0
    SLICE_X37Y83         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    54.195 r  div0/out_tmp_reg[12]_i_30/CO[3]
                         net (fo=1, routed)           0.000    54.195    div0/out_tmp_reg[12]_i_30_n_0
    SLICE_X37Y84         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    54.309 r  div0/out_tmp_reg[12]_i_25/CO[3]
                         net (fo=1, routed)           0.000    54.309    div0/out_tmp_reg[12]_i_25_n_0
    SLICE_X37Y85         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    54.423 r  div0/out_tmp_reg[12]_i_20/CO[3]
                         net (fo=1, routed)           0.000    54.423    div0/out_tmp_reg[12]_i_20_n_0
    SLICE_X37Y86         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    54.537 r  div0/out_tmp_reg[12]_i_15/CO[3]
                         net (fo=1, routed)           0.000    54.537    div0/out_tmp_reg[12]_i_15_n_0
    SLICE_X37Y87         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    54.651 r  div0/out_tmp_reg[12]_i_10/CO[3]
                         net (fo=1, routed)           0.000    54.651    div0/out_tmp_reg[12]_i_10_n_0
    SLICE_X37Y88         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    54.765 r  div0/out_tmp_reg[12]_i_5/CO[3]
                         net (fo=1, routed)           0.000    54.765    div0/out_tmp_reg[12]_i_5_n_0
    SLICE_X37Y89         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    54.879 r  div0/out_tmp_reg[12]_i_2/CO[3]
                         net (fo=1, routed)           0.000    54.879    div0/out_tmp_reg[12]_i_2_n_0
    SLICE_X37Y90         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.178    55.057 r  div0/out_tmp_reg[12]_i_1/CO[1]
                         net (fo=36, routed)          0.577    55.634    div0/p_1_in[12]
    SLICE_X38Y89         LUT3 (Prop_lut3_I0_O)        0.329    55.963 r  div0/out_tmp[11]_i_42/O
                         net (fo=1, routed)           0.000    55.963    div0/out_tmp[11]_i_42_n_0
    SLICE_X38Y89         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    56.496 r  div0/out_tmp_reg[11]_i_35/CO[3]
                         net (fo=1, routed)           0.000    56.496    div0/out_tmp_reg[11]_i_35_n_0
    SLICE_X38Y90         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    56.613 r  div0/out_tmp_reg[11]_i_30/CO[3]
                         net (fo=1, routed)           0.000    56.613    div0/out_tmp_reg[11]_i_30_n_0
    SLICE_X38Y91         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    56.730 r  div0/out_tmp_reg[11]_i_25/CO[3]
                         net (fo=1, routed)           0.000    56.730    div0/out_tmp_reg[11]_i_25_n_0
    SLICE_X38Y92         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    56.847 r  div0/out_tmp_reg[11]_i_20/CO[3]
                         net (fo=1, routed)           0.000    56.847    div0/out_tmp_reg[11]_i_20_n_0
    SLICE_X38Y93         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    56.964 r  div0/out_tmp_reg[11]_i_15/CO[3]
                         net (fo=1, routed)           0.000    56.964    div0/out_tmp_reg[11]_i_15_n_0
    SLICE_X38Y94         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    57.081 r  div0/out_tmp_reg[11]_i_10/CO[3]
                         net (fo=1, routed)           0.000    57.081    div0/out_tmp_reg[11]_i_10_n_0
    SLICE_X38Y95         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    57.198 r  div0/out_tmp_reg[11]_i_5/CO[3]
                         net (fo=1, routed)           0.000    57.198    div0/out_tmp_reg[11]_i_5_n_0
    SLICE_X38Y96         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    57.315 r  div0/out_tmp_reg[11]_i_2/CO[3]
                         net (fo=1, routed)           0.000    57.315    div0/out_tmp_reg[11]_i_2_n_0
    SLICE_X38Y97         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    57.472 r  div0/out_tmp_reg[11]_i_1/CO[1]
                         net (fo=36, routed)          0.814    58.286    div0/p_1_in[11]
    SLICE_X37Y95         LUT3 (Prop_lut3_I0_O)        0.332    58.618 r  div0/out_tmp[10]_i_42/O
                         net (fo=1, routed)           0.000    58.618    div0/out_tmp[10]_i_42_n_0
    SLICE_X37Y95         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    59.168 r  div0/out_tmp_reg[10]_i_35/CO[3]
                         net (fo=1, routed)           0.000    59.168    div0/out_tmp_reg[10]_i_35_n_0
    SLICE_X37Y96         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    59.282 r  div0/out_tmp_reg[10]_i_30/CO[3]
                         net (fo=1, routed)           0.000    59.282    div0/out_tmp_reg[10]_i_30_n_0
    SLICE_X37Y97         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    59.396 r  div0/out_tmp_reg[10]_i_25/CO[3]
                         net (fo=1, routed)           0.000    59.396    div0/out_tmp_reg[10]_i_25_n_0
    SLICE_X37Y98         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    59.510 r  div0/out_tmp_reg[10]_i_20/CO[3]
                         net (fo=1, routed)           0.000    59.510    div0/out_tmp_reg[10]_i_20_n_0
    SLICE_X37Y99         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    59.624 r  div0/out_tmp_reg[10]_i_15/CO[3]
                         net (fo=1, routed)           0.001    59.624    div0/out_tmp_reg[10]_i_15_n_0
    SLICE_X37Y100        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    59.738 r  div0/out_tmp_reg[10]_i_10/CO[3]
                         net (fo=1, routed)           0.000    59.738    div0/out_tmp_reg[10]_i_10_n_0
    SLICE_X37Y101        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    59.852 r  div0/out_tmp_reg[10]_i_5/CO[3]
                         net (fo=1, routed)           0.000    59.852    div0/out_tmp_reg[10]_i_5_n_0
    SLICE_X37Y102        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    59.966 r  div0/out_tmp_reg[10]_i_2/CO[3]
                         net (fo=1, routed)           0.000    59.966    div0/out_tmp_reg[10]_i_2_n_0
    SLICE_X37Y103        CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.178    60.144 r  div0/out_tmp_reg[10]_i_1/CO[1]
                         net (fo=36, routed)          0.587    60.731    div0/p_1_in[10]
    SLICE_X38Y102        LUT3 (Prop_lut3_I0_O)        0.329    61.060 r  div0/out_tmp[9]_i_42/O
                         net (fo=1, routed)           0.000    61.060    div0/out_tmp[9]_i_42_n_0
    SLICE_X38Y102        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    61.593 r  div0/out_tmp_reg[9]_i_35/CO[3]
                         net (fo=1, routed)           0.000    61.593    div0/out_tmp_reg[9]_i_35_n_0
    SLICE_X38Y103        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    61.710 r  div0/out_tmp_reg[9]_i_30/CO[3]
                         net (fo=1, routed)           0.000    61.710    div0/out_tmp_reg[9]_i_30_n_0
    SLICE_X38Y104        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    61.827 r  div0/out_tmp_reg[9]_i_25/CO[3]
                         net (fo=1, routed)           0.000    61.827    div0/out_tmp_reg[9]_i_25_n_0
    SLICE_X38Y105        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    61.944 r  div0/out_tmp_reg[9]_i_20/CO[3]
                         net (fo=1, routed)           0.000    61.944    div0/out_tmp_reg[9]_i_20_n_0
    SLICE_X38Y106        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    62.061 r  div0/out_tmp_reg[9]_i_15/CO[3]
                         net (fo=1, routed)           0.000    62.061    div0/out_tmp_reg[9]_i_15_n_0
    SLICE_X38Y107        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    62.178 r  div0/out_tmp_reg[9]_i_10/CO[3]
                         net (fo=1, routed)           0.000    62.178    div0/out_tmp_reg[9]_i_10_n_0
    SLICE_X38Y108        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    62.295 r  div0/out_tmp_reg[9]_i_5/CO[3]
                         net (fo=1, routed)           0.000    62.295    div0/out_tmp_reg[9]_i_5_n_0
    SLICE_X38Y109        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    62.412 r  div0/out_tmp_reg[9]_i_2/CO[3]
                         net (fo=1, routed)           0.000    62.412    div0/out_tmp_reg[9]_i_2_n_0
    SLICE_X38Y110        CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    62.569 r  div0/out_tmp_reg[9]_i_1/CO[1]
                         net (fo=36, routed)          0.654    63.224    div0/p_1_in[9]
    SLICE_X39Y109        LUT3 (Prop_lut3_I0_O)        0.332    63.556 r  div0/out_tmp[8]_i_42/O
                         net (fo=1, routed)           0.000    63.556    div0/out_tmp[8]_i_42_n_0
    SLICE_X39Y109        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    64.106 r  div0/out_tmp_reg[8]_i_35/CO[3]
                         net (fo=1, routed)           0.000    64.106    div0/out_tmp_reg[8]_i_35_n_0
    SLICE_X39Y110        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    64.220 r  div0/out_tmp_reg[8]_i_30/CO[3]
                         net (fo=1, routed)           0.000    64.220    div0/out_tmp_reg[8]_i_30_n_0
    SLICE_X39Y111        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    64.334 r  div0/out_tmp_reg[8]_i_25/CO[3]
                         net (fo=1, routed)           0.000    64.334    div0/out_tmp_reg[8]_i_25_n_0
    SLICE_X39Y112        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    64.448 r  div0/out_tmp_reg[8]_i_20/CO[3]
                         net (fo=1, routed)           0.000    64.448    div0/out_tmp_reg[8]_i_20_n_0
    SLICE_X39Y113        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    64.562 r  div0/out_tmp_reg[8]_i_15/CO[3]
                         net (fo=1, routed)           0.000    64.562    div0/out_tmp_reg[8]_i_15_n_0
    SLICE_X39Y114        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    64.676 r  div0/out_tmp_reg[8]_i_10/CO[3]
                         net (fo=1, routed)           0.000    64.676    div0/out_tmp_reg[8]_i_10_n_0
    SLICE_X39Y115        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    64.790 r  div0/out_tmp_reg[8]_i_5/CO[3]
                         net (fo=1, routed)           0.000    64.790    div0/out_tmp_reg[8]_i_5_n_0
    SLICE_X39Y116        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    64.904 r  div0/out_tmp_reg[8]_i_2/CO[3]
                         net (fo=1, routed)           0.000    64.904    div0/out_tmp_reg[8]_i_2_n_0
    SLICE_X39Y117        CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.178    65.082 r  div0/out_tmp_reg[8]_i_1/CO[1]
                         net (fo=36, routed)          0.660    65.741    div0/p_1_in[8]
    SLICE_X37Y116        LUT3 (Prop_lut3_I0_O)        0.329    66.070 r  div0/out_tmp[7]_i_42/O
                         net (fo=1, routed)           0.000    66.070    div0/out_tmp[7]_i_42_n_0
    SLICE_X37Y116        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    66.620 r  div0/out_tmp_reg[7]_i_35/CO[3]
                         net (fo=1, routed)           0.000    66.620    div0/out_tmp_reg[7]_i_35_n_0
    SLICE_X37Y117        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    66.734 r  div0/out_tmp_reg[7]_i_30/CO[3]
                         net (fo=1, routed)           0.000    66.734    div0/out_tmp_reg[7]_i_30_n_0
    SLICE_X37Y118        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    66.848 r  div0/out_tmp_reg[7]_i_25/CO[3]
                         net (fo=1, routed)           0.000    66.848    div0/out_tmp_reg[7]_i_25_n_0
    SLICE_X37Y119        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    66.962 r  div0/out_tmp_reg[7]_i_20/CO[3]
                         net (fo=1, routed)           0.000    66.962    div0/out_tmp_reg[7]_i_20_n_0
    SLICE_X37Y120        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    67.076 r  div0/out_tmp_reg[7]_i_15/CO[3]
                         net (fo=1, routed)           0.000    67.076    div0/out_tmp_reg[7]_i_15_n_0
    SLICE_X37Y121        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    67.190 r  div0/out_tmp_reg[7]_i_10/CO[3]
                         net (fo=1, routed)           0.000    67.190    div0/out_tmp_reg[7]_i_10_n_0
    SLICE_X37Y122        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    67.304 r  div0/out_tmp_reg[7]_i_5/CO[3]
                         net (fo=1, routed)           0.000    67.304    div0/out_tmp_reg[7]_i_5_n_0
    SLICE_X37Y123        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    67.418 r  div0/out_tmp_reg[7]_i_2/CO[3]
                         net (fo=1, routed)           0.000    67.418    div0/out_tmp_reg[7]_i_2_n_0
    SLICE_X37Y124        CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.178    67.596 r  div0/out_tmp_reg[7]_i_1/CO[1]
                         net (fo=36, routed)          0.603    68.199    div0/p_1_in[7]
    SLICE_X38Y123        LUT3 (Prop_lut3_I0_O)        0.329    68.528 r  div0/out_tmp[6]_i_42/O
                         net (fo=1, routed)           0.000    68.528    div0/out_tmp[6]_i_42_n_0
    SLICE_X38Y123        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    69.061 r  div0/out_tmp_reg[6]_i_35/CO[3]
                         net (fo=1, routed)           0.000    69.061    div0/out_tmp_reg[6]_i_35_n_0
    SLICE_X38Y124        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    69.178 r  div0/out_tmp_reg[6]_i_30/CO[3]
                         net (fo=1, routed)           0.009    69.187    div0/out_tmp_reg[6]_i_30_n_0
    SLICE_X38Y125        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    69.304 r  div0/out_tmp_reg[6]_i_25/CO[3]
                         net (fo=1, routed)           0.000    69.304    div0/out_tmp_reg[6]_i_25_n_0
    SLICE_X38Y126        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    69.421 r  div0/out_tmp_reg[6]_i_20/CO[3]
                         net (fo=1, routed)           0.000    69.421    div0/out_tmp_reg[6]_i_20_n_0
    SLICE_X38Y127        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    69.538 r  div0/out_tmp_reg[6]_i_15/CO[3]
                         net (fo=1, routed)           0.000    69.538    div0/out_tmp_reg[6]_i_15_n_0
    SLICE_X38Y128        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    69.655 r  div0/out_tmp_reg[6]_i_10/CO[3]
                         net (fo=1, routed)           0.000    69.655    div0/out_tmp_reg[6]_i_10_n_0
    SLICE_X38Y129        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    69.772 r  div0/out_tmp_reg[6]_i_5/CO[3]
                         net (fo=1, routed)           0.000    69.772    div0/out_tmp_reg[6]_i_5_n_0
    SLICE_X38Y130        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    69.889 r  div0/out_tmp_reg[6]_i_2/CO[3]
                         net (fo=1, routed)           0.000    69.889    div0/out_tmp_reg[6]_i_2_n_0
    SLICE_X38Y131        CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.179    70.068 r  div0/out_tmp_reg[6]_i_1/CO[1]
                         net (fo=36, routed)          0.646    70.715    div0/p_1_in[6]
    SLICE_X37Y130        LUT3 (Prop_lut3_I0_O)        0.332    71.047 r  div0/out_tmp[5]_i_42/O
                         net (fo=1, routed)           0.000    71.047    div0/out_tmp[5]_i_42_n_0
    SLICE_X37Y130        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    71.597 r  div0/out_tmp_reg[5]_i_35/CO[3]
                         net (fo=1, routed)           0.000    71.597    div0/out_tmp_reg[5]_i_35_n_0
    SLICE_X37Y131        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    71.711 r  div0/out_tmp_reg[5]_i_30/CO[3]
                         net (fo=1, routed)           0.000    71.711    div0/out_tmp_reg[5]_i_30_n_0
    SLICE_X37Y132        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    71.825 r  div0/out_tmp_reg[5]_i_25/CO[3]
                         net (fo=1, routed)           0.000    71.825    div0/out_tmp_reg[5]_i_25_n_0
    SLICE_X37Y133        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    71.939 r  div0/out_tmp_reg[5]_i_20/CO[3]
                         net (fo=1, routed)           0.000    71.939    div0/out_tmp_reg[5]_i_20_n_0
    SLICE_X37Y134        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    72.053 r  div0/out_tmp_reg[5]_i_15/CO[3]
                         net (fo=1, routed)           0.000    72.053    div0/out_tmp_reg[5]_i_15_n_0
    SLICE_X37Y135        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    72.167 r  div0/out_tmp_reg[5]_i_10/CO[3]
                         net (fo=1, routed)           0.000    72.167    div0/out_tmp_reg[5]_i_10_n_0
    SLICE_X37Y136        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    72.281 r  div0/out_tmp_reg[5]_i_5/CO[3]
                         net (fo=1, routed)           0.000    72.281    div0/out_tmp_reg[5]_i_5_n_0
    SLICE_X37Y137        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    72.395 r  div0/out_tmp_reg[5]_i_2/CO[3]
                         net (fo=1, routed)           0.000    72.395    div0/out_tmp_reg[5]_i_2_n_0
    SLICE_X37Y138        CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.178    72.573 r  div0/out_tmp_reg[5]_i_1/CO[1]
                         net (fo=36, routed)          0.655    73.227    div0/p_1_in[5]
    SLICE_X36Y138        LUT3 (Prop_lut3_I0_O)        0.329    73.556 r  div0/out_tmp[4]_i_41/O
                         net (fo=1, routed)           0.000    73.556    div0/out_tmp[4]_i_41_n_0
    SLICE_X36Y138        CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.380    73.936 r  div0/out_tmp_reg[4]_i_35/CO[3]
                         net (fo=1, routed)           0.000    73.936    div0/out_tmp_reg[4]_i_35_n_0
    SLICE_X36Y139        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    74.053 r  div0/out_tmp_reg[4]_i_30/CO[3]
                         net (fo=1, routed)           0.000    74.053    div0/out_tmp_reg[4]_i_30_n_0
    SLICE_X36Y140        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    74.170 r  div0/out_tmp_reg[4]_i_25/CO[3]
                         net (fo=1, routed)           0.000    74.170    div0/out_tmp_reg[4]_i_25_n_0
    SLICE_X36Y141        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    74.287 r  div0/out_tmp_reg[4]_i_20/CO[3]
                         net (fo=1, routed)           0.000    74.287    div0/out_tmp_reg[4]_i_20_n_0
    SLICE_X36Y142        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    74.404 r  div0/out_tmp_reg[4]_i_15/CO[3]
                         net (fo=1, routed)           0.000    74.404    div0/out_tmp_reg[4]_i_15_n_0
    SLICE_X36Y143        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    74.521 r  div0/out_tmp_reg[4]_i_10/CO[3]
                         net (fo=1, routed)           0.000    74.521    div0/out_tmp_reg[4]_i_10_n_0
    SLICE_X36Y144        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    74.638 r  div0/out_tmp_reg[4]_i_5/CO[3]
                         net (fo=1, routed)           0.000    74.638    div0/out_tmp_reg[4]_i_5_n_0
    SLICE_X36Y145        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    74.755 r  div0/out_tmp_reg[4]_i_2/CO[3]
                         net (fo=1, routed)           0.000    74.755    div0/out_tmp_reg[4]_i_2_n_0
    SLICE_X36Y146        CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.179    74.934 r  div0/out_tmp_reg[4]_i_1/CO[1]
                         net (fo=36, routed)          0.838    75.772    div0/p_1_in[4]
    SLICE_X37Y141        LUT3 (Prop_lut3_I0_O)        0.332    76.104 r  div0/out_tmp[3]_i_42/O
                         net (fo=1, routed)           0.000    76.104    div0/out_tmp[3]_i_42_n_0
    SLICE_X37Y141        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    76.654 r  div0/out_tmp_reg[3]_i_35/CO[3]
                         net (fo=1, routed)           0.000    76.654    div0/out_tmp_reg[3]_i_35_n_0
    SLICE_X37Y142        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    76.768 r  div0/out_tmp_reg[3]_i_30/CO[3]
                         net (fo=1, routed)           0.000    76.768    div0/out_tmp_reg[3]_i_30_n_0
    SLICE_X37Y143        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    76.882 r  div0/out_tmp_reg[3]_i_25/CO[3]
                         net (fo=1, routed)           0.000    76.882    div0/out_tmp_reg[3]_i_25_n_0
    SLICE_X37Y144        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    76.996 r  div0/out_tmp_reg[3]_i_20/CO[3]
                         net (fo=1, routed)           0.000    76.996    div0/out_tmp_reg[3]_i_20_n_0
    SLICE_X37Y145        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    77.110 r  div0/out_tmp_reg[3]_i_15/CO[3]
                         net (fo=1, routed)           0.000    77.110    div0/out_tmp_reg[3]_i_15_n_0
    SLICE_X37Y146        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    77.224 r  div0/out_tmp_reg[3]_i_10/CO[3]
                         net (fo=1, routed)           0.000    77.224    div0/out_tmp_reg[3]_i_10_n_0
    SLICE_X37Y147        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    77.338 r  div0/out_tmp_reg[3]_i_5/CO[3]
                         net (fo=1, routed)           0.000    77.338    div0/out_tmp_reg[3]_i_5_n_0
    SLICE_X37Y148        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    77.452 r  div0/out_tmp_reg[3]_i_2/CO[3]
                         net (fo=1, routed)           0.000    77.452    div0/out_tmp_reg[3]_i_2_n_0
    SLICE_X37Y149        CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.178    77.630 r  div0/out_tmp_reg[3]_i_1/CO[1]
                         net (fo=36, routed)          1.005    78.635    div0/p_1_in[3]
    SLICE_X39Y141        LUT3 (Prop_lut3_I0_O)        0.329    78.964 r  div0/out_tmp[2]_i_42/O
                         net (fo=1, routed)           0.000    78.964    div0/out_tmp[2]_i_42_n_0
    SLICE_X39Y141        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    79.514 r  div0/out_tmp_reg[2]_i_35/CO[3]
                         net (fo=1, routed)           0.000    79.514    div0/out_tmp_reg[2]_i_35_n_0
    SLICE_X39Y142        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    79.628 r  div0/out_tmp_reg[2]_i_30/CO[3]
                         net (fo=1, routed)           0.000    79.628    div0/out_tmp_reg[2]_i_30_n_0
    SLICE_X39Y143        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    79.742 r  div0/out_tmp_reg[2]_i_25/CO[3]
                         net (fo=1, routed)           0.000    79.742    div0/out_tmp_reg[2]_i_25_n_0
    SLICE_X39Y144        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    79.856 r  div0/out_tmp_reg[2]_i_20/CO[3]
                         net (fo=1, routed)           0.000    79.856    div0/out_tmp_reg[2]_i_20_n_0
    SLICE_X39Y145        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    79.970 r  div0/out_tmp_reg[2]_i_15/CO[3]
                         net (fo=1, routed)           0.000    79.970    div0/out_tmp_reg[2]_i_15_n_0
    SLICE_X39Y146        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    80.084 r  div0/out_tmp_reg[2]_i_10/CO[3]
                         net (fo=1, routed)           0.000    80.084    div0/out_tmp_reg[2]_i_10_n_0
    SLICE_X39Y147        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    80.198 r  div0/out_tmp_reg[2]_i_5/CO[3]
                         net (fo=1, routed)           0.000    80.198    div0/out_tmp_reg[2]_i_5_n_0
    SLICE_X39Y148        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    80.312 r  div0/out_tmp_reg[2]_i_2/CO[3]
                         net (fo=1, routed)           0.000    80.312    div0/out_tmp_reg[2]_i_2_n_0
    SLICE_X39Y149        CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.178    80.490 r  div0/out_tmp_reg[2]_i_1/CO[1]
                         net (fo=36, routed)          0.000    80.490    div0/p_1_in[2]
    SLICE_X39Y149        FDRE                                         r  div0/out_tmp_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        7.000     7.000 r  
                                                      0.000     7.000 r  clk (IN)
                         net (fo=762, unset)          0.924     7.924    div0/clk
    SLICE_X39Y149        FDRE                                         r  div0/out_tmp_reg[2]/C
                         clock pessimism              0.000     7.924    
                         clock uncertainty           -0.035     7.889    
    SLICE_X39Y149        FDRE (Setup_fdre_C_D)        0.017     7.906    div0/out_tmp_reg[2]
  -------------------------------------------------------------------
                         required time                          7.906    
                         arrival time                         -80.490    
  -------------------------------------------------------------------
                         slack                                -72.584    

Slack (VIOLATED) :        -69.724ns  (required time - arrival time)
  Source:                 div0/rtmp_reg[31]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@3.500ns period=7.000ns})
  Destination:            div0/out_tmp_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@3.500ns period=7.000ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            7.000ns  (clk rise@7.000ns - clk rise@0.000ns)
  Data Path Delay:        76.657ns  (logic 53.440ns (69.713%)  route 23.218ns (30.287%))
  Logic Levels:           284  (CARRY4=260 LUT2=1 LUT3=23)
  Clock Path Skew:        -0.049ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.924ns = ( 7.924 - 7.000 ) 
    Source Clock Delay      (SCD):    0.973ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=762, unset)          0.973     0.973    div0/clk
    SLICE_X37Y24         FDRE                                         r  div0/rtmp_reg[31]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y24         FDRE (Prop_fdre_C_Q)         0.419     1.392 r  div0/rtmp_reg[31]/Q
                         net (fo=2, routed)           0.407     1.799    div0/rtmp[31]
    SLICE_X39Y24         LUT2 (Prop_lut2_I1_O)        0.299     2.098 r  div0/out_tmp[31]_i_41/O
                         net (fo=1, routed)           0.000     2.098    div0/out_tmp[31]_i_41_n_0
    SLICE_X39Y24         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532     2.630 r  div0/out_tmp_reg[31]_i_33/CO[3]
                         net (fo=1, routed)           0.009     2.639    div0/out_tmp_reg[31]_i_33_n_0
    SLICE_X39Y25         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     2.753 r  div0/out_tmp_reg[31]_i_28/CO[3]
                         net (fo=1, routed)           0.000     2.753    div0/out_tmp_reg[31]_i_28_n_0
    SLICE_X39Y26         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     2.867 r  div0/out_tmp_reg[31]_i_23/CO[3]
                         net (fo=1, routed)           0.000     2.867    div0/out_tmp_reg[31]_i_23_n_0
    SLICE_X39Y27         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     2.981 r  div0/out_tmp_reg[31]_i_18/CO[3]
                         net (fo=1, routed)           0.000     2.981    div0/out_tmp_reg[31]_i_18_n_0
    SLICE_X39Y28         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     3.095 r  div0/out_tmp_reg[31]_i_13/CO[3]
                         net (fo=1, routed)           0.000     3.095    div0/out_tmp_reg[31]_i_13_n_0
    SLICE_X39Y29         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     3.209 r  div0/out_tmp_reg[31]_i_8/CO[3]
                         net (fo=1, routed)           0.000     3.209    div0/out_tmp_reg[31]_i_8_n_0
    SLICE_X39Y30         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     3.323 r  div0/out_tmp_reg[31]_i_3/CO[3]
                         net (fo=1, routed)           0.000     3.323    div0/out_tmp_reg[31]_i_3_n_0
    SLICE_X39Y31         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     3.437 r  div0/out_tmp_reg[31]_i_2/CO[3]
                         net (fo=1, routed)           0.000     3.437    div0/out_tmp_reg[31]_i_2_n_0
    SLICE_X39Y32         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.293     3.730 r  div0/out_tmp_reg[31]_i_1/CO[0]
                         net (fo=36, routed)          1.088     4.818    div0/p_1_in[31]
    SLICE_X40Y27         LUT3 (Prop_lut3_I0_O)        0.373     5.191 r  div0/out_tmp[30]_i_38/O
                         net (fo=1, routed)           0.000     5.191    div0/out_tmp[30]_i_38_n_0
    SLICE_X40Y27         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     5.741 r  div0/out_tmp_reg[30]_i_30/CO[3]
                         net (fo=1, routed)           0.000     5.741    div0/out_tmp_reg[30]_i_30_n_0
    SLICE_X40Y28         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     5.855 r  div0/out_tmp_reg[30]_i_25/CO[3]
                         net (fo=1, routed)           0.000     5.855    div0/out_tmp_reg[30]_i_25_n_0
    SLICE_X40Y29         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     5.969 r  div0/out_tmp_reg[30]_i_20/CO[3]
                         net (fo=1, routed)           0.000     5.969    div0/out_tmp_reg[30]_i_20_n_0
    SLICE_X40Y30         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     6.083 r  div0/out_tmp_reg[30]_i_15/CO[3]
                         net (fo=1, routed)           0.000     6.083    div0/out_tmp_reg[30]_i_15_n_0
    SLICE_X40Y31         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     6.197 r  div0/out_tmp_reg[30]_i_10/CO[3]
                         net (fo=1, routed)           0.000     6.197    div0/out_tmp_reg[30]_i_10_n_0
    SLICE_X40Y32         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     6.311 r  div0/out_tmp_reg[30]_i_5/CO[3]
                         net (fo=1, routed)           0.000     6.311    div0/out_tmp_reg[30]_i_5_n_0
    SLICE_X40Y33         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     6.425 r  div0/out_tmp_reg[30]_i_2/CO[3]
                         net (fo=1, routed)           0.000     6.425    div0/out_tmp_reg[30]_i_2_n_0
    SLICE_X40Y34         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.178     6.603 r  div0/out_tmp_reg[30]_i_1/CO[1]
                         net (fo=36, routed)          1.047     7.651    div0/p_1_in[30]
    SLICE_X38Y26         LUT3 (Prop_lut3_I0_O)        0.329     7.980 r  div0/out_tmp[29]_i_42/O
                         net (fo=1, routed)           0.000     7.980    div0/out_tmp[29]_i_42_n_0
    SLICE_X38Y26         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533     8.513 r  div0/out_tmp_reg[29]_i_35/CO[3]
                         net (fo=1, routed)           0.000     8.513    div0/out_tmp_reg[29]_i_35_n_0
    SLICE_X38Y27         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     8.630 r  div0/out_tmp_reg[29]_i_30/CO[3]
                         net (fo=1, routed)           0.000     8.630    div0/out_tmp_reg[29]_i_30_n_0
    SLICE_X38Y28         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     8.747 r  div0/out_tmp_reg[29]_i_25/CO[3]
                         net (fo=1, routed)           0.000     8.747    div0/out_tmp_reg[29]_i_25_n_0
    SLICE_X38Y29         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     8.864 r  div0/out_tmp_reg[29]_i_20/CO[3]
                         net (fo=1, routed)           0.000     8.864    div0/out_tmp_reg[29]_i_20_n_0
    SLICE_X38Y30         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     8.981 r  div0/out_tmp_reg[29]_i_15/CO[3]
                         net (fo=1, routed)           0.000     8.981    div0/out_tmp_reg[29]_i_15_n_0
    SLICE_X38Y31         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     9.098 r  div0/out_tmp_reg[29]_i_10/CO[3]
                         net (fo=1, routed)           0.000     9.098    div0/out_tmp_reg[29]_i_10_n_0
    SLICE_X38Y32         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     9.215 r  div0/out_tmp_reg[29]_i_5/CO[3]
                         net (fo=1, routed)           0.000     9.215    div0/out_tmp_reg[29]_i_5_n_0
    SLICE_X38Y33         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     9.332 r  div0/out_tmp_reg[29]_i_2/CO[3]
                         net (fo=1, routed)           0.000     9.332    div0/out_tmp_reg[29]_i_2_n_0
    SLICE_X38Y34         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.179     9.511 r  div0/out_tmp_reg[29]_i_1/CO[1]
                         net (fo=36, routed)          1.075    10.586    div0/p_1_in[29]
    SLICE_X33Y27         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.788    11.374 r  div0/out_tmp_reg[28]_i_35/CO[3]
                         net (fo=1, routed)           0.000    11.374    div0/out_tmp_reg[28]_i_35_n_0
    SLICE_X33Y28         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    11.488 r  div0/out_tmp_reg[28]_i_30/CO[3]
                         net (fo=1, routed)           0.000    11.488    div0/out_tmp_reg[28]_i_30_n_0
    SLICE_X33Y29         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    11.602 r  div0/out_tmp_reg[28]_i_25/CO[3]
                         net (fo=1, routed)           0.000    11.602    div0/out_tmp_reg[28]_i_25_n_0
    SLICE_X33Y30         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    11.716 r  div0/out_tmp_reg[28]_i_20/CO[3]
                         net (fo=1, routed)           0.000    11.716    div0/out_tmp_reg[28]_i_20_n_0
    SLICE_X33Y31         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    11.830 r  div0/out_tmp_reg[28]_i_15/CO[3]
                         net (fo=1, routed)           0.000    11.830    div0/out_tmp_reg[28]_i_15_n_0
    SLICE_X33Y32         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    11.944 r  div0/out_tmp_reg[28]_i_10/CO[3]
                         net (fo=1, routed)           0.000    11.944    div0/out_tmp_reg[28]_i_10_n_0
    SLICE_X33Y33         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    12.058 r  div0/out_tmp_reg[28]_i_5/CO[3]
                         net (fo=1, routed)           0.000    12.058    div0/out_tmp_reg[28]_i_5_n_0
    SLICE_X33Y34         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    12.172 r  div0/out_tmp_reg[28]_i_2/CO[3]
                         net (fo=1, routed)           0.000    12.172    div0/out_tmp_reg[28]_i_2_n_0
    SLICE_X33Y35         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.178    12.350 r  div0/out_tmp_reg[28]_i_1/CO[1]
                         net (fo=36, routed)          1.079    13.429    div0/p_1_in[28]
    SLICE_X37Y27         LUT3 (Prop_lut3_I0_O)        0.329    13.758 r  div0/out_tmp[27]_i_40/O
                         net (fo=1, routed)           0.000    13.758    div0/out_tmp[27]_i_40_n_0
    SLICE_X37Y27         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401    14.159 r  div0/out_tmp_reg[27]_i_35/CO[3]
                         net (fo=1, routed)           0.000    14.159    div0/out_tmp_reg[27]_i_35_n_0
    SLICE_X37Y28         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    14.273 r  div0/out_tmp_reg[27]_i_30/CO[3]
                         net (fo=1, routed)           0.000    14.273    div0/out_tmp_reg[27]_i_30_n_0
    SLICE_X37Y29         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    14.387 r  div0/out_tmp_reg[27]_i_25/CO[3]
                         net (fo=1, routed)           0.000    14.387    div0/out_tmp_reg[27]_i_25_n_0
    SLICE_X37Y30         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    14.501 r  div0/out_tmp_reg[27]_i_20/CO[3]
                         net (fo=1, routed)           0.000    14.501    div0/out_tmp_reg[27]_i_20_n_0
    SLICE_X37Y31         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    14.615 r  div0/out_tmp_reg[27]_i_15/CO[3]
                         net (fo=1, routed)           0.000    14.615    div0/out_tmp_reg[27]_i_15_n_0
    SLICE_X37Y32         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    14.729 r  div0/out_tmp_reg[27]_i_10/CO[3]
                         net (fo=1, routed)           0.000    14.729    div0/out_tmp_reg[27]_i_10_n_0
    SLICE_X37Y33         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    14.843 r  div0/out_tmp_reg[27]_i_5/CO[3]
                         net (fo=1, routed)           0.000    14.843    div0/out_tmp_reg[27]_i_5_n_0
    SLICE_X37Y34         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    14.957 r  div0/out_tmp_reg[27]_i_2/CO[3]
                         net (fo=1, routed)           0.000    14.957    div0/out_tmp_reg[27]_i_2_n_0
    SLICE_X37Y35         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.178    15.135 r  div0/out_tmp_reg[27]_i_1/CO[1]
                         net (fo=36, routed)          0.921    16.056    div0/p_1_in[27]
    SLICE_X42Y26         LUT3 (Prop_lut3_I0_O)        0.329    16.385 r  div0/out_tmp[26]_i_42/O
                         net (fo=1, routed)           0.000    16.385    div0/out_tmp[26]_i_42_n_0
    SLICE_X42Y26         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    16.918 r  div0/out_tmp_reg[26]_i_35/CO[3]
                         net (fo=1, routed)           0.000    16.918    div0/out_tmp_reg[26]_i_35_n_0
    SLICE_X42Y27         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    17.035 r  div0/out_tmp_reg[26]_i_30/CO[3]
                         net (fo=1, routed)           0.000    17.035    div0/out_tmp_reg[26]_i_30_n_0
    SLICE_X42Y28         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    17.152 r  div0/out_tmp_reg[26]_i_25/CO[3]
                         net (fo=1, routed)           0.000    17.152    div0/out_tmp_reg[26]_i_25_n_0
    SLICE_X42Y29         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    17.269 r  div0/out_tmp_reg[26]_i_20/CO[3]
                         net (fo=1, routed)           0.000    17.269    div0/out_tmp_reg[26]_i_20_n_0
    SLICE_X42Y30         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    17.386 r  div0/out_tmp_reg[26]_i_15/CO[3]
                         net (fo=1, routed)           0.000    17.386    div0/out_tmp_reg[26]_i_15_n_0
    SLICE_X42Y31         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    17.503 r  div0/out_tmp_reg[26]_i_10/CO[3]
                         net (fo=1, routed)           0.000    17.503    div0/out_tmp_reg[26]_i_10_n_0
    SLICE_X42Y32         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    17.620 r  div0/out_tmp_reg[26]_i_5/CO[3]
                         net (fo=1, routed)           0.000    17.620    div0/out_tmp_reg[26]_i_5_n_0
    SLICE_X42Y33         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    17.737 r  div0/out_tmp_reg[26]_i_2/CO[3]
                         net (fo=1, routed)           0.000    17.737    div0/out_tmp_reg[26]_i_2_n_0
    SLICE_X42Y34         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.179    17.916 r  div0/out_tmp_reg[26]_i_1/CO[1]
                         net (fo=36, routed)          0.898    18.814    div0/p_1_in[26]
    SLICE_X47Y26         LUT3 (Prop_lut3_I0_O)        0.332    19.146 r  div0/out_tmp[25]_i_42/O
                         net (fo=1, routed)           0.000    19.146    div0/out_tmp[25]_i_42_n_0
    SLICE_X47Y26         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    19.696 r  div0/out_tmp_reg[25]_i_35/CO[3]
                         net (fo=1, routed)           0.000    19.696    div0/out_tmp_reg[25]_i_35_n_0
    SLICE_X47Y27         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    19.810 r  div0/out_tmp_reg[25]_i_30/CO[3]
                         net (fo=1, routed)           0.000    19.810    div0/out_tmp_reg[25]_i_30_n_0
    SLICE_X47Y28         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    19.924 r  div0/out_tmp_reg[25]_i_25/CO[3]
                         net (fo=1, routed)           0.000    19.924    div0/out_tmp_reg[25]_i_25_n_0
    SLICE_X47Y29         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    20.038 r  div0/out_tmp_reg[25]_i_20/CO[3]
                         net (fo=1, routed)           0.000    20.038    div0/out_tmp_reg[25]_i_20_n_0
    SLICE_X47Y30         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    20.152 r  div0/out_tmp_reg[25]_i_15/CO[3]
                         net (fo=1, routed)           0.000    20.152    div0/out_tmp_reg[25]_i_15_n_0
    SLICE_X47Y31         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    20.266 r  div0/out_tmp_reg[25]_i_10/CO[3]
                         net (fo=1, routed)           0.000    20.266    div0/out_tmp_reg[25]_i_10_n_0
    SLICE_X47Y32         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    20.380 r  div0/out_tmp_reg[25]_i_5/CO[3]
                         net (fo=1, routed)           0.000    20.380    div0/out_tmp_reg[25]_i_5_n_0
    SLICE_X47Y33         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    20.494 r  div0/out_tmp_reg[25]_i_2/CO[3]
                         net (fo=1, routed)           0.000    20.494    div0/out_tmp_reg[25]_i_2_n_0
    SLICE_X47Y34         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    20.651 r  div0/out_tmp_reg[25]_i_1/CO[1]
                         net (fo=36, routed)          0.844    21.495    div0/p_1_in[25]
    SLICE_X44Y31         LUT3 (Prop_lut3_I0_O)        0.329    21.824 r  div0/out_tmp[24]_i_42/O
                         net (fo=1, routed)           0.000    21.824    div0/out_tmp[24]_i_42_n_0
    SLICE_X44Y31         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    22.374 r  div0/out_tmp_reg[24]_i_35/CO[3]
                         net (fo=1, routed)           0.000    22.374    div0/out_tmp_reg[24]_i_35_n_0
    SLICE_X44Y32         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    22.488 r  div0/out_tmp_reg[24]_i_30/CO[3]
                         net (fo=1, routed)           0.000    22.488    div0/out_tmp_reg[24]_i_30_n_0
    SLICE_X44Y33         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    22.602 r  div0/out_tmp_reg[24]_i_25/CO[3]
                         net (fo=1, routed)           0.000    22.602    div0/out_tmp_reg[24]_i_25_n_0
    SLICE_X44Y34         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    22.716 r  div0/out_tmp_reg[24]_i_20/CO[3]
                         net (fo=1, routed)           0.000    22.716    div0/out_tmp_reg[24]_i_20_n_0
    SLICE_X44Y35         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    22.830 r  div0/out_tmp_reg[24]_i_15/CO[3]
                         net (fo=1, routed)           0.000    22.830    div0/out_tmp_reg[24]_i_15_n_0
    SLICE_X44Y36         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    22.944 r  div0/out_tmp_reg[24]_i_10/CO[3]
                         net (fo=1, routed)           0.000    22.944    div0/out_tmp_reg[24]_i_10_n_0
    SLICE_X44Y37         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    23.058 r  div0/out_tmp_reg[24]_i_5/CO[3]
                         net (fo=1, routed)           0.000    23.058    div0/out_tmp_reg[24]_i_5_n_0
    SLICE_X44Y38         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    23.172 r  div0/out_tmp_reg[24]_i_2/CO[3]
                         net (fo=1, routed)           0.000    23.172    div0/out_tmp_reg[24]_i_2_n_0
    SLICE_X44Y39         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.178    23.350 r  div0/out_tmp_reg[24]_i_1/CO[1]
                         net (fo=36, routed)          0.984    24.334    div0/p_1_in[24]
    SLICE_X43Y32         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.785    25.119 r  div0/out_tmp_reg[23]_i_35/CO[3]
                         net (fo=1, routed)           0.000    25.119    div0/out_tmp_reg[23]_i_35_n_0
    SLICE_X43Y33         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    25.233 r  div0/out_tmp_reg[23]_i_30/CO[3]
                         net (fo=1, routed)           0.000    25.233    div0/out_tmp_reg[23]_i_30_n_0
    SLICE_X43Y34         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    25.347 r  div0/out_tmp_reg[23]_i_25/CO[3]
                         net (fo=1, routed)           0.000    25.347    div0/out_tmp_reg[23]_i_25_n_0
    SLICE_X43Y35         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    25.461 r  div0/out_tmp_reg[23]_i_20/CO[3]
                         net (fo=1, routed)           0.000    25.461    div0/out_tmp_reg[23]_i_20_n_0
    SLICE_X43Y36         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    25.575 r  div0/out_tmp_reg[23]_i_15/CO[3]
                         net (fo=1, routed)           0.000    25.575    div0/out_tmp_reg[23]_i_15_n_0
    SLICE_X43Y37         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    25.689 r  div0/out_tmp_reg[23]_i_10/CO[3]
                         net (fo=1, routed)           0.000    25.689    div0/out_tmp_reg[23]_i_10_n_0
    SLICE_X43Y38         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    25.803 r  div0/out_tmp_reg[23]_i_5/CO[3]
                         net (fo=1, routed)           0.000    25.803    div0/out_tmp_reg[23]_i_5_n_0
    SLICE_X43Y39         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    25.917 r  div0/out_tmp_reg[23]_i_2/CO[3]
                         net (fo=1, routed)           0.000    25.917    div0/out_tmp_reg[23]_i_2_n_0
    SLICE_X43Y40         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.178    26.095 r  div0/out_tmp_reg[23]_i_1/CO[1]
                         net (fo=36, routed)          1.046    27.141    div0/p_1_in[23]
    SLICE_X36Y31         LUT3 (Prop_lut3_I0_O)        0.329    27.470 r  div0/out_tmp[22]_i_42/O
                         net (fo=1, routed)           0.000    27.470    div0/out_tmp[22]_i_42_n_0
    SLICE_X36Y31         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    28.003 r  div0/out_tmp_reg[22]_i_35/CO[3]
                         net (fo=1, routed)           0.000    28.003    div0/out_tmp_reg[22]_i_35_n_0
    SLICE_X36Y32         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    28.120 r  div0/out_tmp_reg[22]_i_30/CO[3]
                         net (fo=1, routed)           0.000    28.120    div0/out_tmp_reg[22]_i_30_n_0
    SLICE_X36Y33         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    28.237 r  div0/out_tmp_reg[22]_i_25/CO[3]
                         net (fo=1, routed)           0.000    28.237    div0/out_tmp_reg[22]_i_25_n_0
    SLICE_X36Y34         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    28.354 r  div0/out_tmp_reg[22]_i_20/CO[3]
                         net (fo=1, routed)           0.000    28.354    div0/out_tmp_reg[22]_i_20_n_0
    SLICE_X36Y35         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    28.471 r  div0/out_tmp_reg[22]_i_15/CO[3]
                         net (fo=1, routed)           0.000    28.471    div0/out_tmp_reg[22]_i_15_n_0
    SLICE_X36Y36         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    28.588 r  div0/out_tmp_reg[22]_i_10/CO[3]
                         net (fo=1, routed)           0.000    28.588    div0/out_tmp_reg[22]_i_10_n_0
    SLICE_X36Y37         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    28.705 r  div0/out_tmp_reg[22]_i_5/CO[3]
                         net (fo=1, routed)           0.000    28.705    div0/out_tmp_reg[22]_i_5_n_0
    SLICE_X36Y38         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    28.822 r  div0/out_tmp_reg[22]_i_2/CO[3]
                         net (fo=1, routed)           0.000    28.822    div0/out_tmp_reg[22]_i_2_n_0
    SLICE_X36Y39         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.179    29.001 r  div0/out_tmp_reg[22]_i_1/CO[1]
                         net (fo=36, routed)          0.933    29.934    div0/p_1_in[22]
    SLICE_X34Y31         LUT3 (Prop_lut3_I0_O)        0.332    30.266 r  div0/out_tmp[21]_i_42/O
                         net (fo=1, routed)           0.000    30.266    div0/out_tmp[21]_i_42_n_0
    SLICE_X34Y31         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    30.799 r  div0/out_tmp_reg[21]_i_35/CO[3]
                         net (fo=1, routed)           0.000    30.799    div0/out_tmp_reg[21]_i_35_n_0
    SLICE_X34Y32         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    30.916 r  div0/out_tmp_reg[21]_i_30/CO[3]
                         net (fo=1, routed)           0.000    30.916    div0/out_tmp_reg[21]_i_30_n_0
    SLICE_X34Y33         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    31.033 r  div0/out_tmp_reg[21]_i_25/CO[3]
                         net (fo=1, routed)           0.000    31.033    div0/out_tmp_reg[21]_i_25_n_0
    SLICE_X34Y34         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    31.150 r  div0/out_tmp_reg[21]_i_20/CO[3]
                         net (fo=1, routed)           0.000    31.150    div0/out_tmp_reg[21]_i_20_n_0
    SLICE_X34Y35         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    31.267 r  div0/out_tmp_reg[21]_i_15/CO[3]
                         net (fo=1, routed)           0.000    31.267    div0/out_tmp_reg[21]_i_15_n_0
    SLICE_X34Y36         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    31.384 r  div0/out_tmp_reg[21]_i_10/CO[3]
                         net (fo=1, routed)           0.000    31.384    div0/out_tmp_reg[21]_i_10_n_0
    SLICE_X34Y37         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    31.501 r  div0/out_tmp_reg[21]_i_5/CO[3]
                         net (fo=1, routed)           0.000    31.501    div0/out_tmp_reg[21]_i_5_n_0
    SLICE_X34Y38         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    31.618 r  div0/out_tmp_reg[21]_i_2/CO[3]
                         net (fo=1, routed)           0.000    31.618    div0/out_tmp_reg[21]_i_2_n_0
    SLICE_X34Y39         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.179    31.797 r  div0/out_tmp_reg[21]_i_1/CO[1]
                         net (fo=36, routed)          0.901    32.698    div0/p_1_in[21]
    SLICE_X35Y34         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.788    33.486 r  div0/out_tmp_reg[20]_i_35/CO[3]
                         net (fo=1, routed)           0.000    33.486    div0/out_tmp_reg[20]_i_35_n_0
    SLICE_X35Y35         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    33.600 r  div0/out_tmp_reg[20]_i_30/CO[3]
                         net (fo=1, routed)           0.000    33.600    div0/out_tmp_reg[20]_i_30_n_0
    SLICE_X35Y36         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    33.714 r  div0/out_tmp_reg[20]_i_25/CO[3]
                         net (fo=1, routed)           0.000    33.714    div0/out_tmp_reg[20]_i_25_n_0
    SLICE_X35Y37         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    33.828 r  div0/out_tmp_reg[20]_i_20/CO[3]
                         net (fo=1, routed)           0.000    33.828    div0/out_tmp_reg[20]_i_20_n_0
    SLICE_X35Y38         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    33.942 r  div0/out_tmp_reg[20]_i_15/CO[3]
                         net (fo=1, routed)           0.000    33.942    div0/out_tmp_reg[20]_i_15_n_0
    SLICE_X35Y39         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    34.056 r  div0/out_tmp_reg[20]_i_10/CO[3]
                         net (fo=1, routed)           0.000    34.056    div0/out_tmp_reg[20]_i_10_n_0
    SLICE_X35Y40         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    34.170 r  div0/out_tmp_reg[20]_i_5/CO[3]
                         net (fo=1, routed)           0.000    34.170    div0/out_tmp_reg[20]_i_5_n_0
    SLICE_X35Y41         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    34.284 r  div0/out_tmp_reg[20]_i_2/CO[3]
                         net (fo=1, routed)           0.000    34.284    div0/out_tmp_reg[20]_i_2_n_0
    SLICE_X35Y42         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.178    34.462 r  div0/out_tmp_reg[20]_i_1/CO[1]
                         net (fo=36, routed)          0.944    35.407    div0/p_1_in[20]
    SLICE_X37Y37         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.785    36.192 r  div0/out_tmp_reg[19]_i_35/CO[3]
                         net (fo=1, routed)           0.000    36.192    div0/out_tmp_reg[19]_i_35_n_0
    SLICE_X37Y38         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    36.306 r  div0/out_tmp_reg[19]_i_30/CO[3]
                         net (fo=1, routed)           0.000    36.306    div0/out_tmp_reg[19]_i_30_n_0
    SLICE_X37Y39         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    36.420 r  div0/out_tmp_reg[19]_i_25/CO[3]
                         net (fo=1, routed)           0.000    36.420    div0/out_tmp_reg[19]_i_25_n_0
    SLICE_X37Y40         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    36.534 r  div0/out_tmp_reg[19]_i_20/CO[3]
                         net (fo=1, routed)           0.000    36.534    div0/out_tmp_reg[19]_i_20_n_0
    SLICE_X37Y41         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    36.648 r  div0/out_tmp_reg[19]_i_15/CO[3]
                         net (fo=1, routed)           0.000    36.648    div0/out_tmp_reg[19]_i_15_n_0
    SLICE_X37Y42         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    36.762 r  div0/out_tmp_reg[19]_i_10/CO[3]
                         net (fo=1, routed)           0.000    36.762    div0/out_tmp_reg[19]_i_10_n_0
    SLICE_X37Y43         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    36.876 r  div0/out_tmp_reg[19]_i_5/CO[3]
                         net (fo=1, routed)           0.000    36.876    div0/out_tmp_reg[19]_i_5_n_0
    SLICE_X37Y44         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    36.990 r  div0/out_tmp_reg[19]_i_2/CO[3]
                         net (fo=1, routed)           0.000    36.990    div0/out_tmp_reg[19]_i_2_n_0
    SLICE_X37Y45         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.178    37.168 r  div0/out_tmp_reg[19]_i_1/CO[1]
                         net (fo=36, routed)          0.887    38.055    div0/p_1_in[19]
    SLICE_X39Y41         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.785    38.840 r  div0/out_tmp_reg[18]_i_35/CO[3]
                         net (fo=1, routed)           0.000    38.840    div0/out_tmp_reg[18]_i_35_n_0
    SLICE_X39Y42         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    38.954 r  div0/out_tmp_reg[18]_i_30/CO[3]
                         net (fo=1, routed)           0.000    38.954    div0/out_tmp_reg[18]_i_30_n_0
    SLICE_X39Y43         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    39.068 r  div0/out_tmp_reg[18]_i_25/CO[3]
                         net (fo=1, routed)           0.000    39.068    div0/out_tmp_reg[18]_i_25_n_0
    SLICE_X39Y44         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    39.182 r  div0/out_tmp_reg[18]_i_20/CO[3]
                         net (fo=1, routed)           0.000    39.182    div0/out_tmp_reg[18]_i_20_n_0
    SLICE_X39Y45         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    39.296 r  div0/out_tmp_reg[18]_i_15/CO[3]
                         net (fo=1, routed)           0.000    39.296    div0/out_tmp_reg[18]_i_15_n_0
    SLICE_X39Y46         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    39.410 r  div0/out_tmp_reg[18]_i_10/CO[3]
                         net (fo=1, routed)           0.000    39.410    div0/out_tmp_reg[18]_i_10_n_0
    SLICE_X39Y47         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    39.524 r  div0/out_tmp_reg[18]_i_5/CO[3]
                         net (fo=1, routed)           0.000    39.524    div0/out_tmp_reg[18]_i_5_n_0
    SLICE_X39Y48         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    39.638 r  div0/out_tmp_reg[18]_i_2/CO[3]
                         net (fo=1, routed)           0.000    39.638    div0/out_tmp_reg[18]_i_2_n_0
    SLICE_X39Y49         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.178    39.816 r  div0/out_tmp_reg[18]_i_1/CO[1]
                         net (fo=36, routed)          0.650    40.466    div0/p_1_in[18]
    SLICE_X38Y48         LUT3 (Prop_lut3_I0_O)        0.329    40.795 r  div0/out_tmp[17]_i_42/O
                         net (fo=1, routed)           0.000    40.795    div0/out_tmp[17]_i_42_n_0
    SLICE_X38Y48         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    41.328 r  div0/out_tmp_reg[17]_i_35/CO[3]
                         net (fo=1, routed)           0.000    41.328    div0/out_tmp_reg[17]_i_35_n_0
    SLICE_X38Y49         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    41.445 r  div0/out_tmp_reg[17]_i_30/CO[3]
                         net (fo=1, routed)           0.001    41.446    div0/out_tmp_reg[17]_i_30_n_0
    SLICE_X38Y50         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    41.563 r  div0/out_tmp_reg[17]_i_25/CO[3]
                         net (fo=1, routed)           0.000    41.563    div0/out_tmp_reg[17]_i_25_n_0
    SLICE_X38Y51         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    41.680 r  div0/out_tmp_reg[17]_i_20/CO[3]
                         net (fo=1, routed)           0.000    41.680    div0/out_tmp_reg[17]_i_20_n_0
    SLICE_X38Y52         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    41.797 r  div0/out_tmp_reg[17]_i_15/CO[3]
                         net (fo=1, routed)           0.000    41.797    div0/out_tmp_reg[17]_i_15_n_0
    SLICE_X38Y53         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    41.914 r  div0/out_tmp_reg[17]_i_10/CO[3]
                         net (fo=1, routed)           0.000    41.914    div0/out_tmp_reg[17]_i_10_n_0
    SLICE_X38Y54         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    42.031 r  div0/out_tmp_reg[17]_i_5/CO[3]
                         net (fo=1, routed)           0.000    42.031    div0/out_tmp_reg[17]_i_5_n_0
    SLICE_X38Y55         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    42.148 r  div0/out_tmp_reg[17]_i_2/CO[3]
                         net (fo=1, routed)           0.000    42.148    div0/out_tmp_reg[17]_i_2_n_0
    SLICE_X38Y56         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.179    42.327 r  div0/out_tmp_reg[17]_i_1/CO[1]
                         net (fo=36, routed)          0.627    42.954    div0/p_1_in[17]
    SLICE_X37Y55         LUT3 (Prop_lut3_I0_O)        0.332    43.286 r  div0/out_tmp[16]_i_42/O
                         net (fo=1, routed)           0.000    43.286    div0/out_tmp[16]_i_42_n_0
    SLICE_X37Y55         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    43.836 r  div0/out_tmp_reg[16]_i_35/CO[3]
                         net (fo=1, routed)           0.000    43.836    div0/out_tmp_reg[16]_i_35_n_0
    SLICE_X37Y56         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    43.950 r  div0/out_tmp_reg[16]_i_30/CO[3]
                         net (fo=1, routed)           0.000    43.950    div0/out_tmp_reg[16]_i_30_n_0
    SLICE_X37Y57         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    44.064 r  div0/out_tmp_reg[16]_i_25/CO[3]
                         net (fo=1, routed)           0.000    44.064    div0/out_tmp_reg[16]_i_25_n_0
    SLICE_X37Y58         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    44.178 r  div0/out_tmp_reg[16]_i_20/CO[3]
                         net (fo=1, routed)           0.000    44.178    div0/out_tmp_reg[16]_i_20_n_0
    SLICE_X37Y59         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    44.292 r  div0/out_tmp_reg[16]_i_15/CO[3]
                         net (fo=1, routed)           0.000    44.292    div0/out_tmp_reg[16]_i_15_n_0
    SLICE_X37Y60         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    44.406 r  div0/out_tmp_reg[16]_i_10/CO[3]
                         net (fo=1, routed)           0.000    44.406    div0/out_tmp_reg[16]_i_10_n_0
    SLICE_X37Y61         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    44.520 r  div0/out_tmp_reg[16]_i_5/CO[3]
                         net (fo=1, routed)           0.000    44.520    div0/out_tmp_reg[16]_i_5_n_0
    SLICE_X37Y62         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    44.634 r  div0/out_tmp_reg[16]_i_2/CO[3]
                         net (fo=1, routed)           0.000    44.634    div0/out_tmp_reg[16]_i_2_n_0
    SLICE_X37Y63         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.178    44.812 r  div0/out_tmp_reg[16]_i_1/CO[1]
                         net (fo=36, routed)          0.675    45.487    div0/p_1_in[16]
    SLICE_X38Y62         LUT3 (Prop_lut3_I0_O)        0.329    45.816 r  div0/out_tmp[15]_i_42/O
                         net (fo=1, routed)           0.000    45.816    div0/out_tmp[15]_i_42_n_0
    SLICE_X38Y62         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    46.349 r  div0/out_tmp_reg[15]_i_35/CO[3]
                         net (fo=1, routed)           0.000    46.349    div0/out_tmp_reg[15]_i_35_n_0
    SLICE_X38Y63         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    46.466 r  div0/out_tmp_reg[15]_i_30/CO[3]
                         net (fo=1, routed)           0.000    46.466    div0/out_tmp_reg[15]_i_30_n_0
    SLICE_X38Y64         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    46.583 r  div0/out_tmp_reg[15]_i_25/CO[3]
                         net (fo=1, routed)           0.000    46.583    div0/out_tmp_reg[15]_i_25_n_0
    SLICE_X38Y65         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    46.700 r  div0/out_tmp_reg[15]_i_20/CO[3]
                         net (fo=1, routed)           0.000    46.700    div0/out_tmp_reg[15]_i_20_n_0
    SLICE_X38Y66         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    46.817 r  div0/out_tmp_reg[15]_i_15/CO[3]
                         net (fo=1, routed)           0.000    46.817    div0/out_tmp_reg[15]_i_15_n_0
    SLICE_X38Y67         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    46.934 r  div0/out_tmp_reg[15]_i_10/CO[3]
                         net (fo=1, routed)           0.000    46.934    div0/out_tmp_reg[15]_i_10_n_0
    SLICE_X38Y68         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    47.051 r  div0/out_tmp_reg[15]_i_5/CO[3]
                         net (fo=1, routed)           0.000    47.051    div0/out_tmp_reg[15]_i_5_n_0
    SLICE_X38Y69         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    47.168 r  div0/out_tmp_reg[15]_i_2/CO[3]
                         net (fo=1, routed)           0.000    47.168    div0/out_tmp_reg[15]_i_2_n_0
    SLICE_X38Y70         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.179    47.347 r  div0/out_tmp_reg[15]_i_1/CO[1]
                         net (fo=36, routed)          0.843    48.190    div0/p_1_in[15]
    SLICE_X37Y68         LUT3 (Prop_lut3_I0_O)        0.332    48.522 r  div0/out_tmp[14]_i_42/O
                         net (fo=1, routed)           0.000    48.522    div0/out_tmp[14]_i_42_n_0
    SLICE_X37Y68         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    49.072 r  div0/out_tmp_reg[14]_i_35/CO[3]
                         net (fo=1, routed)           0.000    49.072    div0/out_tmp_reg[14]_i_35_n_0
    SLICE_X37Y69         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    49.186 r  div0/out_tmp_reg[14]_i_30/CO[3]
                         net (fo=1, routed)           0.000    49.186    div0/out_tmp_reg[14]_i_30_n_0
    SLICE_X37Y70         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    49.300 r  div0/out_tmp_reg[14]_i_25/CO[3]
                         net (fo=1, routed)           0.000    49.300    div0/out_tmp_reg[14]_i_25_n_0
    SLICE_X37Y71         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    49.414 r  div0/out_tmp_reg[14]_i_20/CO[3]
                         net (fo=1, routed)           0.000    49.414    div0/out_tmp_reg[14]_i_20_n_0
    SLICE_X37Y72         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    49.528 r  div0/out_tmp_reg[14]_i_15/CO[3]
                         net (fo=1, routed)           0.000    49.528    div0/out_tmp_reg[14]_i_15_n_0
    SLICE_X37Y73         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    49.642 r  div0/out_tmp_reg[14]_i_10/CO[3]
                         net (fo=1, routed)           0.000    49.642    div0/out_tmp_reg[14]_i_10_n_0
    SLICE_X37Y74         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    49.756 r  div0/out_tmp_reg[14]_i_5/CO[3]
                         net (fo=1, routed)           0.009    49.765    div0/out_tmp_reg[14]_i_5_n_0
    SLICE_X37Y75         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    49.879 r  div0/out_tmp_reg[14]_i_2/CO[3]
                         net (fo=1, routed)           0.000    49.879    div0/out_tmp_reg[14]_i_2_n_0
    SLICE_X37Y76         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.178    50.057 r  div0/out_tmp_reg[14]_i_1/CO[1]
                         net (fo=36, routed)          0.587    50.644    div0/p_1_in[14]
    SLICE_X38Y75         LUT3 (Prop_lut3_I0_O)        0.329    50.973 r  div0/out_tmp[13]_i_42/O
                         net (fo=1, routed)           0.000    50.973    div0/out_tmp[13]_i_42_n_0
    SLICE_X38Y75         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    51.506 r  div0/out_tmp_reg[13]_i_35/CO[3]
                         net (fo=1, routed)           0.000    51.506    div0/out_tmp_reg[13]_i_35_n_0
    SLICE_X38Y76         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    51.623 r  div0/out_tmp_reg[13]_i_30/CO[3]
                         net (fo=1, routed)           0.000    51.623    div0/out_tmp_reg[13]_i_30_n_0
    SLICE_X38Y77         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    51.740 r  div0/out_tmp_reg[13]_i_25/CO[3]
                         net (fo=1, routed)           0.000    51.740    div0/out_tmp_reg[13]_i_25_n_0
    SLICE_X38Y78         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    51.857 r  div0/out_tmp_reg[13]_i_20/CO[3]
                         net (fo=1, routed)           0.000    51.857    div0/out_tmp_reg[13]_i_20_n_0
    SLICE_X38Y79         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    51.974 r  div0/out_tmp_reg[13]_i_15/CO[3]
                         net (fo=1, routed)           0.000    51.974    div0/out_tmp_reg[13]_i_15_n_0
    SLICE_X38Y80         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    52.091 r  div0/out_tmp_reg[13]_i_10/CO[3]
                         net (fo=1, routed)           0.000    52.091    div0/out_tmp_reg[13]_i_10_n_0
    SLICE_X38Y81         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    52.208 r  div0/out_tmp_reg[13]_i_5/CO[3]
                         net (fo=1, routed)           0.000    52.208    div0/out_tmp_reg[13]_i_5_n_0
    SLICE_X38Y82         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    52.325 r  div0/out_tmp_reg[13]_i_2/CO[3]
                         net (fo=1, routed)           0.000    52.325    div0/out_tmp_reg[13]_i_2_n_0
    SLICE_X38Y83         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    52.482 r  div0/out_tmp_reg[13]_i_1/CO[1]
                         net (fo=36, routed)          0.717    53.199    div0/p_1_in[13]
    SLICE_X37Y82         LUT3 (Prop_lut3_I0_O)        0.332    53.531 r  div0/out_tmp[12]_i_42/O
                         net (fo=1, routed)           0.000    53.531    div0/out_tmp[12]_i_42_n_0
    SLICE_X37Y82         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    54.081 r  div0/out_tmp_reg[12]_i_35/CO[3]
                         net (fo=1, routed)           0.000    54.081    div0/out_tmp_reg[12]_i_35_n_0
    SLICE_X37Y83         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    54.195 r  div0/out_tmp_reg[12]_i_30/CO[3]
                         net (fo=1, routed)           0.000    54.195    div0/out_tmp_reg[12]_i_30_n_0
    SLICE_X37Y84         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    54.309 r  div0/out_tmp_reg[12]_i_25/CO[3]
                         net (fo=1, routed)           0.000    54.309    div0/out_tmp_reg[12]_i_25_n_0
    SLICE_X37Y85         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    54.423 r  div0/out_tmp_reg[12]_i_20/CO[3]
                         net (fo=1, routed)           0.000    54.423    div0/out_tmp_reg[12]_i_20_n_0
    SLICE_X37Y86         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    54.537 r  div0/out_tmp_reg[12]_i_15/CO[3]
                         net (fo=1, routed)           0.000    54.537    div0/out_tmp_reg[12]_i_15_n_0
    SLICE_X37Y87         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    54.651 r  div0/out_tmp_reg[12]_i_10/CO[3]
                         net (fo=1, routed)           0.000    54.651    div0/out_tmp_reg[12]_i_10_n_0
    SLICE_X37Y88         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    54.765 r  div0/out_tmp_reg[12]_i_5/CO[3]
                         net (fo=1, routed)           0.000    54.765    div0/out_tmp_reg[12]_i_5_n_0
    SLICE_X37Y89         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    54.879 r  div0/out_tmp_reg[12]_i_2/CO[3]
                         net (fo=1, routed)           0.000    54.879    div0/out_tmp_reg[12]_i_2_n_0
    SLICE_X37Y90         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.178    55.057 r  div0/out_tmp_reg[12]_i_1/CO[1]
                         net (fo=36, routed)          0.577    55.634    div0/p_1_in[12]
    SLICE_X38Y89         LUT3 (Prop_lut3_I0_O)        0.329    55.963 r  div0/out_tmp[11]_i_42/O
                         net (fo=1, routed)           0.000    55.963    div0/out_tmp[11]_i_42_n_0
    SLICE_X38Y89         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    56.496 r  div0/out_tmp_reg[11]_i_35/CO[3]
                         net (fo=1, routed)           0.000    56.496    div0/out_tmp_reg[11]_i_35_n_0
    SLICE_X38Y90         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    56.613 r  div0/out_tmp_reg[11]_i_30/CO[3]
                         net (fo=1, routed)           0.000    56.613    div0/out_tmp_reg[11]_i_30_n_0
    SLICE_X38Y91         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    56.730 r  div0/out_tmp_reg[11]_i_25/CO[3]
                         net (fo=1, routed)           0.000    56.730    div0/out_tmp_reg[11]_i_25_n_0
    SLICE_X38Y92         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    56.847 r  div0/out_tmp_reg[11]_i_20/CO[3]
                         net (fo=1, routed)           0.000    56.847    div0/out_tmp_reg[11]_i_20_n_0
    SLICE_X38Y93         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    56.964 r  div0/out_tmp_reg[11]_i_15/CO[3]
                         net (fo=1, routed)           0.000    56.964    div0/out_tmp_reg[11]_i_15_n_0
    SLICE_X38Y94         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    57.081 r  div0/out_tmp_reg[11]_i_10/CO[3]
                         net (fo=1, routed)           0.000    57.081    div0/out_tmp_reg[11]_i_10_n_0
    SLICE_X38Y95         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    57.198 r  div0/out_tmp_reg[11]_i_5/CO[3]
                         net (fo=1, routed)           0.000    57.198    div0/out_tmp_reg[11]_i_5_n_0
    SLICE_X38Y96         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    57.315 r  div0/out_tmp_reg[11]_i_2/CO[3]
                         net (fo=1, routed)           0.000    57.315    div0/out_tmp_reg[11]_i_2_n_0
    SLICE_X38Y97         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    57.472 r  div0/out_tmp_reg[11]_i_1/CO[1]
                         net (fo=36, routed)          0.814    58.286    div0/p_1_in[11]
    SLICE_X37Y95         LUT3 (Prop_lut3_I0_O)        0.332    58.618 r  div0/out_tmp[10]_i_42/O
                         net (fo=1, routed)           0.000    58.618    div0/out_tmp[10]_i_42_n_0
    SLICE_X37Y95         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    59.168 r  div0/out_tmp_reg[10]_i_35/CO[3]
                         net (fo=1, routed)           0.000    59.168    div0/out_tmp_reg[10]_i_35_n_0
    SLICE_X37Y96         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    59.282 r  div0/out_tmp_reg[10]_i_30/CO[3]
                         net (fo=1, routed)           0.000    59.282    div0/out_tmp_reg[10]_i_30_n_0
    SLICE_X37Y97         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    59.396 r  div0/out_tmp_reg[10]_i_25/CO[3]
                         net (fo=1, routed)           0.000    59.396    div0/out_tmp_reg[10]_i_25_n_0
    SLICE_X37Y98         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    59.510 r  div0/out_tmp_reg[10]_i_20/CO[3]
                         net (fo=1, routed)           0.000    59.510    div0/out_tmp_reg[10]_i_20_n_0
    SLICE_X37Y99         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    59.624 r  div0/out_tmp_reg[10]_i_15/CO[3]
                         net (fo=1, routed)           0.001    59.624    div0/out_tmp_reg[10]_i_15_n_0
    SLICE_X37Y100        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    59.738 r  div0/out_tmp_reg[10]_i_10/CO[3]
                         net (fo=1, routed)           0.000    59.738    div0/out_tmp_reg[10]_i_10_n_0
    SLICE_X37Y101        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    59.852 r  div0/out_tmp_reg[10]_i_5/CO[3]
                         net (fo=1, routed)           0.000    59.852    div0/out_tmp_reg[10]_i_5_n_0
    SLICE_X37Y102        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    59.966 r  div0/out_tmp_reg[10]_i_2/CO[3]
                         net (fo=1, routed)           0.000    59.966    div0/out_tmp_reg[10]_i_2_n_0
    SLICE_X37Y103        CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.178    60.144 r  div0/out_tmp_reg[10]_i_1/CO[1]
                         net (fo=36, routed)          0.587    60.731    div0/p_1_in[10]
    SLICE_X38Y102        LUT3 (Prop_lut3_I0_O)        0.329    61.060 r  div0/out_tmp[9]_i_42/O
                         net (fo=1, routed)           0.000    61.060    div0/out_tmp[9]_i_42_n_0
    SLICE_X38Y102        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    61.593 r  div0/out_tmp_reg[9]_i_35/CO[3]
                         net (fo=1, routed)           0.000    61.593    div0/out_tmp_reg[9]_i_35_n_0
    SLICE_X38Y103        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    61.710 r  div0/out_tmp_reg[9]_i_30/CO[3]
                         net (fo=1, routed)           0.000    61.710    div0/out_tmp_reg[9]_i_30_n_0
    SLICE_X38Y104        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    61.827 r  div0/out_tmp_reg[9]_i_25/CO[3]
                         net (fo=1, routed)           0.000    61.827    div0/out_tmp_reg[9]_i_25_n_0
    SLICE_X38Y105        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    61.944 r  div0/out_tmp_reg[9]_i_20/CO[3]
                         net (fo=1, routed)           0.000    61.944    div0/out_tmp_reg[9]_i_20_n_0
    SLICE_X38Y106        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    62.061 r  div0/out_tmp_reg[9]_i_15/CO[3]
                         net (fo=1, routed)           0.000    62.061    div0/out_tmp_reg[9]_i_15_n_0
    SLICE_X38Y107        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    62.178 r  div0/out_tmp_reg[9]_i_10/CO[3]
                         net (fo=1, routed)           0.000    62.178    div0/out_tmp_reg[9]_i_10_n_0
    SLICE_X38Y108        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    62.295 r  div0/out_tmp_reg[9]_i_5/CO[3]
                         net (fo=1, routed)           0.000    62.295    div0/out_tmp_reg[9]_i_5_n_0
    SLICE_X38Y109        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    62.412 r  div0/out_tmp_reg[9]_i_2/CO[3]
                         net (fo=1, routed)           0.000    62.412    div0/out_tmp_reg[9]_i_2_n_0
    SLICE_X38Y110        CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    62.569 r  div0/out_tmp_reg[9]_i_1/CO[1]
                         net (fo=36, routed)          0.654    63.224    div0/p_1_in[9]
    SLICE_X39Y109        LUT3 (Prop_lut3_I0_O)        0.332    63.556 r  div0/out_tmp[8]_i_42/O
                         net (fo=1, routed)           0.000    63.556    div0/out_tmp[8]_i_42_n_0
    SLICE_X39Y109        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    64.106 r  div0/out_tmp_reg[8]_i_35/CO[3]
                         net (fo=1, routed)           0.000    64.106    div0/out_tmp_reg[8]_i_35_n_0
    SLICE_X39Y110        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    64.220 r  div0/out_tmp_reg[8]_i_30/CO[3]
                         net (fo=1, routed)           0.000    64.220    div0/out_tmp_reg[8]_i_30_n_0
    SLICE_X39Y111        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    64.334 r  div0/out_tmp_reg[8]_i_25/CO[3]
                         net (fo=1, routed)           0.000    64.334    div0/out_tmp_reg[8]_i_25_n_0
    SLICE_X39Y112        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    64.448 r  div0/out_tmp_reg[8]_i_20/CO[3]
                         net (fo=1, routed)           0.000    64.448    div0/out_tmp_reg[8]_i_20_n_0
    SLICE_X39Y113        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    64.562 r  div0/out_tmp_reg[8]_i_15/CO[3]
                         net (fo=1, routed)           0.000    64.562    div0/out_tmp_reg[8]_i_15_n_0
    SLICE_X39Y114        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    64.676 r  div0/out_tmp_reg[8]_i_10/CO[3]
                         net (fo=1, routed)           0.000    64.676    div0/out_tmp_reg[8]_i_10_n_0
    SLICE_X39Y115        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    64.790 r  div0/out_tmp_reg[8]_i_5/CO[3]
                         net (fo=1, routed)           0.000    64.790    div0/out_tmp_reg[8]_i_5_n_0
    SLICE_X39Y116        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    64.904 r  div0/out_tmp_reg[8]_i_2/CO[3]
                         net (fo=1, routed)           0.000    64.904    div0/out_tmp_reg[8]_i_2_n_0
    SLICE_X39Y117        CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.178    65.082 r  div0/out_tmp_reg[8]_i_1/CO[1]
                         net (fo=36, routed)          0.660    65.741    div0/p_1_in[8]
    SLICE_X37Y116        LUT3 (Prop_lut3_I0_O)        0.329    66.070 r  div0/out_tmp[7]_i_42/O
                         net (fo=1, routed)           0.000    66.070    div0/out_tmp[7]_i_42_n_0
    SLICE_X37Y116        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    66.620 r  div0/out_tmp_reg[7]_i_35/CO[3]
                         net (fo=1, routed)           0.000    66.620    div0/out_tmp_reg[7]_i_35_n_0
    SLICE_X37Y117        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    66.734 r  div0/out_tmp_reg[7]_i_30/CO[3]
                         net (fo=1, routed)           0.000    66.734    div0/out_tmp_reg[7]_i_30_n_0
    SLICE_X37Y118        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    66.848 r  div0/out_tmp_reg[7]_i_25/CO[3]
                         net (fo=1, routed)           0.000    66.848    div0/out_tmp_reg[7]_i_25_n_0
    SLICE_X37Y119        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    66.962 r  div0/out_tmp_reg[7]_i_20/CO[3]
                         net (fo=1, routed)           0.000    66.962    div0/out_tmp_reg[7]_i_20_n_0
    SLICE_X37Y120        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    67.076 r  div0/out_tmp_reg[7]_i_15/CO[3]
                         net (fo=1, routed)           0.000    67.076    div0/out_tmp_reg[7]_i_15_n_0
    SLICE_X37Y121        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    67.190 r  div0/out_tmp_reg[7]_i_10/CO[3]
                         net (fo=1, routed)           0.000    67.190    div0/out_tmp_reg[7]_i_10_n_0
    SLICE_X37Y122        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    67.304 r  div0/out_tmp_reg[7]_i_5/CO[3]
                         net (fo=1, routed)           0.000    67.304    div0/out_tmp_reg[7]_i_5_n_0
    SLICE_X37Y123        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    67.418 r  div0/out_tmp_reg[7]_i_2/CO[3]
                         net (fo=1, routed)           0.000    67.418    div0/out_tmp_reg[7]_i_2_n_0
    SLICE_X37Y124        CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.178    67.596 r  div0/out_tmp_reg[7]_i_1/CO[1]
                         net (fo=36, routed)          0.603    68.199    div0/p_1_in[7]
    SLICE_X38Y123        LUT3 (Prop_lut3_I0_O)        0.329    68.528 r  div0/out_tmp[6]_i_42/O
                         net (fo=1, routed)           0.000    68.528    div0/out_tmp[6]_i_42_n_0
    SLICE_X38Y123        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    69.061 r  div0/out_tmp_reg[6]_i_35/CO[3]
                         net (fo=1, routed)           0.000    69.061    div0/out_tmp_reg[6]_i_35_n_0
    SLICE_X38Y124        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    69.178 r  div0/out_tmp_reg[6]_i_30/CO[3]
                         net (fo=1, routed)           0.009    69.187    div0/out_tmp_reg[6]_i_30_n_0
    SLICE_X38Y125        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    69.304 r  div0/out_tmp_reg[6]_i_25/CO[3]
                         net (fo=1, routed)           0.000    69.304    div0/out_tmp_reg[6]_i_25_n_0
    SLICE_X38Y126        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    69.421 r  div0/out_tmp_reg[6]_i_20/CO[3]
                         net (fo=1, routed)           0.000    69.421    div0/out_tmp_reg[6]_i_20_n_0
    SLICE_X38Y127        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    69.538 r  div0/out_tmp_reg[6]_i_15/CO[3]
                         net (fo=1, routed)           0.000    69.538    div0/out_tmp_reg[6]_i_15_n_0
    SLICE_X38Y128        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    69.655 r  div0/out_tmp_reg[6]_i_10/CO[3]
                         net (fo=1, routed)           0.000    69.655    div0/out_tmp_reg[6]_i_10_n_0
    SLICE_X38Y129        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    69.772 r  div0/out_tmp_reg[6]_i_5/CO[3]
                         net (fo=1, routed)           0.000    69.772    div0/out_tmp_reg[6]_i_5_n_0
    SLICE_X38Y130        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    69.889 r  div0/out_tmp_reg[6]_i_2/CO[3]
                         net (fo=1, routed)           0.000    69.889    div0/out_tmp_reg[6]_i_2_n_0
    SLICE_X38Y131        CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.179    70.068 r  div0/out_tmp_reg[6]_i_1/CO[1]
                         net (fo=36, routed)          0.646    70.715    div0/p_1_in[6]
    SLICE_X37Y130        LUT3 (Prop_lut3_I0_O)        0.332    71.047 r  div0/out_tmp[5]_i_42/O
                         net (fo=1, routed)           0.000    71.047    div0/out_tmp[5]_i_42_n_0
    SLICE_X37Y130        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    71.597 r  div0/out_tmp_reg[5]_i_35/CO[3]
                         net (fo=1, routed)           0.000    71.597    div0/out_tmp_reg[5]_i_35_n_0
    SLICE_X37Y131        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    71.711 r  div0/out_tmp_reg[5]_i_30/CO[3]
                         net (fo=1, routed)           0.000    71.711    div0/out_tmp_reg[5]_i_30_n_0
    SLICE_X37Y132        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    71.825 r  div0/out_tmp_reg[5]_i_25/CO[3]
                         net (fo=1, routed)           0.000    71.825    div0/out_tmp_reg[5]_i_25_n_0
    SLICE_X37Y133        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    71.939 r  div0/out_tmp_reg[5]_i_20/CO[3]
                         net (fo=1, routed)           0.000    71.939    div0/out_tmp_reg[5]_i_20_n_0
    SLICE_X37Y134        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    72.053 r  div0/out_tmp_reg[5]_i_15/CO[3]
                         net (fo=1, routed)           0.000    72.053    div0/out_tmp_reg[5]_i_15_n_0
    SLICE_X37Y135        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    72.167 r  div0/out_tmp_reg[5]_i_10/CO[3]
                         net (fo=1, routed)           0.000    72.167    div0/out_tmp_reg[5]_i_10_n_0
    SLICE_X37Y136        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    72.281 r  div0/out_tmp_reg[5]_i_5/CO[3]
                         net (fo=1, routed)           0.000    72.281    div0/out_tmp_reg[5]_i_5_n_0
    SLICE_X37Y137        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    72.395 r  div0/out_tmp_reg[5]_i_2/CO[3]
                         net (fo=1, routed)           0.000    72.395    div0/out_tmp_reg[5]_i_2_n_0
    SLICE_X37Y138        CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.178    72.573 r  div0/out_tmp_reg[5]_i_1/CO[1]
                         net (fo=36, routed)          0.655    73.227    div0/p_1_in[5]
    SLICE_X36Y138        LUT3 (Prop_lut3_I0_O)        0.329    73.556 r  div0/out_tmp[4]_i_41/O
                         net (fo=1, routed)           0.000    73.556    div0/out_tmp[4]_i_41_n_0
    SLICE_X36Y138        CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.380    73.936 r  div0/out_tmp_reg[4]_i_35/CO[3]
                         net (fo=1, routed)           0.000    73.936    div0/out_tmp_reg[4]_i_35_n_0
    SLICE_X36Y139        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    74.053 r  div0/out_tmp_reg[4]_i_30/CO[3]
                         net (fo=1, routed)           0.000    74.053    div0/out_tmp_reg[4]_i_30_n_0
    SLICE_X36Y140        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    74.170 r  div0/out_tmp_reg[4]_i_25/CO[3]
                         net (fo=1, routed)           0.000    74.170    div0/out_tmp_reg[4]_i_25_n_0
    SLICE_X36Y141        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    74.287 r  div0/out_tmp_reg[4]_i_20/CO[3]
                         net (fo=1, routed)           0.000    74.287    div0/out_tmp_reg[4]_i_20_n_0
    SLICE_X36Y142        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    74.404 r  div0/out_tmp_reg[4]_i_15/CO[3]
                         net (fo=1, routed)           0.000    74.404    div0/out_tmp_reg[4]_i_15_n_0
    SLICE_X36Y143        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    74.521 r  div0/out_tmp_reg[4]_i_10/CO[3]
                         net (fo=1, routed)           0.000    74.521    div0/out_tmp_reg[4]_i_10_n_0
    SLICE_X36Y144        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    74.638 r  div0/out_tmp_reg[4]_i_5/CO[3]
                         net (fo=1, routed)           0.000    74.638    div0/out_tmp_reg[4]_i_5_n_0
    SLICE_X36Y145        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    74.755 r  div0/out_tmp_reg[4]_i_2/CO[3]
                         net (fo=1, routed)           0.000    74.755    div0/out_tmp_reg[4]_i_2_n_0
    SLICE_X36Y146        CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.179    74.934 r  div0/out_tmp_reg[4]_i_1/CO[1]
                         net (fo=36, routed)          0.838    75.772    div0/p_1_in[4]
    SLICE_X37Y141        LUT3 (Prop_lut3_I0_O)        0.332    76.104 r  div0/out_tmp[3]_i_42/O
                         net (fo=1, routed)           0.000    76.104    div0/out_tmp[3]_i_42_n_0
    SLICE_X37Y141        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    76.654 r  div0/out_tmp_reg[3]_i_35/CO[3]
                         net (fo=1, routed)           0.000    76.654    div0/out_tmp_reg[3]_i_35_n_0
    SLICE_X37Y142        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    76.768 r  div0/out_tmp_reg[3]_i_30/CO[3]
                         net (fo=1, routed)           0.000    76.768    div0/out_tmp_reg[3]_i_30_n_0
    SLICE_X37Y143        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    76.882 r  div0/out_tmp_reg[3]_i_25/CO[3]
                         net (fo=1, routed)           0.000    76.882    div0/out_tmp_reg[3]_i_25_n_0
    SLICE_X37Y144        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    76.996 r  div0/out_tmp_reg[3]_i_20/CO[3]
                         net (fo=1, routed)           0.000    76.996    div0/out_tmp_reg[3]_i_20_n_0
    SLICE_X37Y145        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    77.110 r  div0/out_tmp_reg[3]_i_15/CO[3]
                         net (fo=1, routed)           0.000    77.110    div0/out_tmp_reg[3]_i_15_n_0
    SLICE_X37Y146        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    77.224 r  div0/out_tmp_reg[3]_i_10/CO[3]
                         net (fo=1, routed)           0.000    77.224    div0/out_tmp_reg[3]_i_10_n_0
    SLICE_X37Y147        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    77.338 r  div0/out_tmp_reg[3]_i_5/CO[3]
                         net (fo=1, routed)           0.000    77.338    div0/out_tmp_reg[3]_i_5_n_0
    SLICE_X37Y148        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    77.452 r  div0/out_tmp_reg[3]_i_2/CO[3]
                         net (fo=1, routed)           0.000    77.452    div0/out_tmp_reg[3]_i_2_n_0
    SLICE_X37Y149        CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.178    77.630 r  div0/out_tmp_reg[3]_i_1/CO[1]
                         net (fo=36, routed)          0.000    77.630    div0/p_1_in[3]
    SLICE_X37Y149        FDRE                                         r  div0/out_tmp_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        7.000     7.000 r  
                                                      0.000     7.000 r  clk (IN)
                         net (fo=762, unset)          0.924     7.924    div0/clk
    SLICE_X37Y149        FDRE                                         r  div0/out_tmp_reg[3]/C
                         clock pessimism              0.000     7.924    
                         clock uncertainty           -0.035     7.889    
    SLICE_X37Y149        FDRE (Setup_fdre_C_D)        0.017     7.906    div0/out_tmp_reg[3]
  -------------------------------------------------------------------
                         required time                          7.906    
                         arrival time                         -77.630    
  -------------------------------------------------------------------
                         slack                                -69.724    

Slack (VIOLATED) :        -66.979ns  (required time - arrival time)
  Source:                 div0/rtmp_reg[31]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@3.500ns period=7.000ns})
  Destination:            div0/out_tmp_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@3.500ns period=7.000ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            7.000ns  (clk rise@7.000ns - clk rise@0.000ns)
  Data Path Delay:        73.961ns  (logic 51.582ns (69.742%)  route 22.379ns (30.258%))
  Logic Levels:           274  (CARRY4=251 LUT2=1 LUT3=22)
  Clock Path Skew:        -0.049ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.924ns = ( 7.924 - 7.000 ) 
    Source Clock Delay      (SCD):    0.973ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=762, unset)          0.973     0.973    div0/clk
    SLICE_X37Y24         FDRE                                         r  div0/rtmp_reg[31]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y24         FDRE (Prop_fdre_C_Q)         0.419     1.392 r  div0/rtmp_reg[31]/Q
                         net (fo=2, routed)           0.407     1.799    div0/rtmp[31]
    SLICE_X39Y24         LUT2 (Prop_lut2_I1_O)        0.299     2.098 r  div0/out_tmp[31]_i_41/O
                         net (fo=1, routed)           0.000     2.098    div0/out_tmp[31]_i_41_n_0
    SLICE_X39Y24         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532     2.630 r  div0/out_tmp_reg[31]_i_33/CO[3]
                         net (fo=1, routed)           0.009     2.639    div0/out_tmp_reg[31]_i_33_n_0
    SLICE_X39Y25         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     2.753 r  div0/out_tmp_reg[31]_i_28/CO[3]
                         net (fo=1, routed)           0.000     2.753    div0/out_tmp_reg[31]_i_28_n_0
    SLICE_X39Y26         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     2.867 r  div0/out_tmp_reg[31]_i_23/CO[3]
                         net (fo=1, routed)           0.000     2.867    div0/out_tmp_reg[31]_i_23_n_0
    SLICE_X39Y27         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     2.981 r  div0/out_tmp_reg[31]_i_18/CO[3]
                         net (fo=1, routed)           0.000     2.981    div0/out_tmp_reg[31]_i_18_n_0
    SLICE_X39Y28         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     3.095 r  div0/out_tmp_reg[31]_i_13/CO[3]
                         net (fo=1, routed)           0.000     3.095    div0/out_tmp_reg[31]_i_13_n_0
    SLICE_X39Y29         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     3.209 r  div0/out_tmp_reg[31]_i_8/CO[3]
                         net (fo=1, routed)           0.000     3.209    div0/out_tmp_reg[31]_i_8_n_0
    SLICE_X39Y30         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     3.323 r  div0/out_tmp_reg[31]_i_3/CO[3]
                         net (fo=1, routed)           0.000     3.323    div0/out_tmp_reg[31]_i_3_n_0
    SLICE_X39Y31         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     3.437 r  div0/out_tmp_reg[31]_i_2/CO[3]
                         net (fo=1, routed)           0.000     3.437    div0/out_tmp_reg[31]_i_2_n_0
    SLICE_X39Y32         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.293     3.730 r  div0/out_tmp_reg[31]_i_1/CO[0]
                         net (fo=36, routed)          1.088     4.818    div0/p_1_in[31]
    SLICE_X40Y27         LUT3 (Prop_lut3_I0_O)        0.373     5.191 r  div0/out_tmp[30]_i_38/O
                         net (fo=1, routed)           0.000     5.191    div0/out_tmp[30]_i_38_n_0
    SLICE_X40Y27         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     5.741 r  div0/out_tmp_reg[30]_i_30/CO[3]
                         net (fo=1, routed)           0.000     5.741    div0/out_tmp_reg[30]_i_30_n_0
    SLICE_X40Y28         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     5.855 r  div0/out_tmp_reg[30]_i_25/CO[3]
                         net (fo=1, routed)           0.000     5.855    div0/out_tmp_reg[30]_i_25_n_0
    SLICE_X40Y29         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     5.969 r  div0/out_tmp_reg[30]_i_20/CO[3]
                         net (fo=1, routed)           0.000     5.969    div0/out_tmp_reg[30]_i_20_n_0
    SLICE_X40Y30         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     6.083 r  div0/out_tmp_reg[30]_i_15/CO[3]
                         net (fo=1, routed)           0.000     6.083    div0/out_tmp_reg[30]_i_15_n_0
    SLICE_X40Y31         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     6.197 r  div0/out_tmp_reg[30]_i_10/CO[3]
                         net (fo=1, routed)           0.000     6.197    div0/out_tmp_reg[30]_i_10_n_0
    SLICE_X40Y32         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     6.311 r  div0/out_tmp_reg[30]_i_5/CO[3]
                         net (fo=1, routed)           0.000     6.311    div0/out_tmp_reg[30]_i_5_n_0
    SLICE_X40Y33         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     6.425 r  div0/out_tmp_reg[30]_i_2/CO[3]
                         net (fo=1, routed)           0.000     6.425    div0/out_tmp_reg[30]_i_2_n_0
    SLICE_X40Y34         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.178     6.603 r  div0/out_tmp_reg[30]_i_1/CO[1]
                         net (fo=36, routed)          1.047     7.651    div0/p_1_in[30]
    SLICE_X38Y26         LUT3 (Prop_lut3_I0_O)        0.329     7.980 r  div0/out_tmp[29]_i_42/O
                         net (fo=1, routed)           0.000     7.980    div0/out_tmp[29]_i_42_n_0
    SLICE_X38Y26         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533     8.513 r  div0/out_tmp_reg[29]_i_35/CO[3]
                         net (fo=1, routed)           0.000     8.513    div0/out_tmp_reg[29]_i_35_n_0
    SLICE_X38Y27         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     8.630 r  div0/out_tmp_reg[29]_i_30/CO[3]
                         net (fo=1, routed)           0.000     8.630    div0/out_tmp_reg[29]_i_30_n_0
    SLICE_X38Y28         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     8.747 r  div0/out_tmp_reg[29]_i_25/CO[3]
                         net (fo=1, routed)           0.000     8.747    div0/out_tmp_reg[29]_i_25_n_0
    SLICE_X38Y29         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     8.864 r  div0/out_tmp_reg[29]_i_20/CO[3]
                         net (fo=1, routed)           0.000     8.864    div0/out_tmp_reg[29]_i_20_n_0
    SLICE_X38Y30         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     8.981 r  div0/out_tmp_reg[29]_i_15/CO[3]
                         net (fo=1, routed)           0.000     8.981    div0/out_tmp_reg[29]_i_15_n_0
    SLICE_X38Y31         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     9.098 r  div0/out_tmp_reg[29]_i_10/CO[3]
                         net (fo=1, routed)           0.000     9.098    div0/out_tmp_reg[29]_i_10_n_0
    SLICE_X38Y32         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     9.215 r  div0/out_tmp_reg[29]_i_5/CO[3]
                         net (fo=1, routed)           0.000     9.215    div0/out_tmp_reg[29]_i_5_n_0
    SLICE_X38Y33         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     9.332 r  div0/out_tmp_reg[29]_i_2/CO[3]
                         net (fo=1, routed)           0.000     9.332    div0/out_tmp_reg[29]_i_2_n_0
    SLICE_X38Y34         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.179     9.511 r  div0/out_tmp_reg[29]_i_1/CO[1]
                         net (fo=36, routed)          1.075    10.586    div0/p_1_in[29]
    SLICE_X33Y27         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.788    11.374 r  div0/out_tmp_reg[28]_i_35/CO[3]
                         net (fo=1, routed)           0.000    11.374    div0/out_tmp_reg[28]_i_35_n_0
    SLICE_X33Y28         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    11.488 r  div0/out_tmp_reg[28]_i_30/CO[3]
                         net (fo=1, routed)           0.000    11.488    div0/out_tmp_reg[28]_i_30_n_0
    SLICE_X33Y29         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    11.602 r  div0/out_tmp_reg[28]_i_25/CO[3]
                         net (fo=1, routed)           0.000    11.602    div0/out_tmp_reg[28]_i_25_n_0
    SLICE_X33Y30         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    11.716 r  div0/out_tmp_reg[28]_i_20/CO[3]
                         net (fo=1, routed)           0.000    11.716    div0/out_tmp_reg[28]_i_20_n_0
    SLICE_X33Y31         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    11.830 r  div0/out_tmp_reg[28]_i_15/CO[3]
                         net (fo=1, routed)           0.000    11.830    div0/out_tmp_reg[28]_i_15_n_0
    SLICE_X33Y32         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    11.944 r  div0/out_tmp_reg[28]_i_10/CO[3]
                         net (fo=1, routed)           0.000    11.944    div0/out_tmp_reg[28]_i_10_n_0
    SLICE_X33Y33         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    12.058 r  div0/out_tmp_reg[28]_i_5/CO[3]
                         net (fo=1, routed)           0.000    12.058    div0/out_tmp_reg[28]_i_5_n_0
    SLICE_X33Y34         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    12.172 r  div0/out_tmp_reg[28]_i_2/CO[3]
                         net (fo=1, routed)           0.000    12.172    div0/out_tmp_reg[28]_i_2_n_0
    SLICE_X33Y35         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.178    12.350 r  div0/out_tmp_reg[28]_i_1/CO[1]
                         net (fo=36, routed)          1.079    13.429    div0/p_1_in[28]
    SLICE_X37Y27         LUT3 (Prop_lut3_I0_O)        0.329    13.758 r  div0/out_tmp[27]_i_40/O
                         net (fo=1, routed)           0.000    13.758    div0/out_tmp[27]_i_40_n_0
    SLICE_X37Y27         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401    14.159 r  div0/out_tmp_reg[27]_i_35/CO[3]
                         net (fo=1, routed)           0.000    14.159    div0/out_tmp_reg[27]_i_35_n_0
    SLICE_X37Y28         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    14.273 r  div0/out_tmp_reg[27]_i_30/CO[3]
                         net (fo=1, routed)           0.000    14.273    div0/out_tmp_reg[27]_i_30_n_0
    SLICE_X37Y29         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    14.387 r  div0/out_tmp_reg[27]_i_25/CO[3]
                         net (fo=1, routed)           0.000    14.387    div0/out_tmp_reg[27]_i_25_n_0
    SLICE_X37Y30         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    14.501 r  div0/out_tmp_reg[27]_i_20/CO[3]
                         net (fo=1, routed)           0.000    14.501    div0/out_tmp_reg[27]_i_20_n_0
    SLICE_X37Y31         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    14.615 r  div0/out_tmp_reg[27]_i_15/CO[3]
                         net (fo=1, routed)           0.000    14.615    div0/out_tmp_reg[27]_i_15_n_0
    SLICE_X37Y32         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    14.729 r  div0/out_tmp_reg[27]_i_10/CO[3]
                         net (fo=1, routed)           0.000    14.729    div0/out_tmp_reg[27]_i_10_n_0
    SLICE_X37Y33         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    14.843 r  div0/out_tmp_reg[27]_i_5/CO[3]
                         net (fo=1, routed)           0.000    14.843    div0/out_tmp_reg[27]_i_5_n_0
    SLICE_X37Y34         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    14.957 r  div0/out_tmp_reg[27]_i_2/CO[3]
                         net (fo=1, routed)           0.000    14.957    div0/out_tmp_reg[27]_i_2_n_0
    SLICE_X37Y35         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.178    15.135 r  div0/out_tmp_reg[27]_i_1/CO[1]
                         net (fo=36, routed)          0.921    16.056    div0/p_1_in[27]
    SLICE_X42Y26         LUT3 (Prop_lut3_I0_O)        0.329    16.385 r  div0/out_tmp[26]_i_42/O
                         net (fo=1, routed)           0.000    16.385    div0/out_tmp[26]_i_42_n_0
    SLICE_X42Y26         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    16.918 r  div0/out_tmp_reg[26]_i_35/CO[3]
                         net (fo=1, routed)           0.000    16.918    div0/out_tmp_reg[26]_i_35_n_0
    SLICE_X42Y27         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    17.035 r  div0/out_tmp_reg[26]_i_30/CO[3]
                         net (fo=1, routed)           0.000    17.035    div0/out_tmp_reg[26]_i_30_n_0
    SLICE_X42Y28         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    17.152 r  div0/out_tmp_reg[26]_i_25/CO[3]
                         net (fo=1, routed)           0.000    17.152    div0/out_tmp_reg[26]_i_25_n_0
    SLICE_X42Y29         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    17.269 r  div0/out_tmp_reg[26]_i_20/CO[3]
                         net (fo=1, routed)           0.000    17.269    div0/out_tmp_reg[26]_i_20_n_0
    SLICE_X42Y30         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    17.386 r  div0/out_tmp_reg[26]_i_15/CO[3]
                         net (fo=1, routed)           0.000    17.386    div0/out_tmp_reg[26]_i_15_n_0
    SLICE_X42Y31         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    17.503 r  div0/out_tmp_reg[26]_i_10/CO[3]
                         net (fo=1, routed)           0.000    17.503    div0/out_tmp_reg[26]_i_10_n_0
    SLICE_X42Y32         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    17.620 r  div0/out_tmp_reg[26]_i_5/CO[3]
                         net (fo=1, routed)           0.000    17.620    div0/out_tmp_reg[26]_i_5_n_0
    SLICE_X42Y33         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    17.737 r  div0/out_tmp_reg[26]_i_2/CO[3]
                         net (fo=1, routed)           0.000    17.737    div0/out_tmp_reg[26]_i_2_n_0
    SLICE_X42Y34         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.179    17.916 r  div0/out_tmp_reg[26]_i_1/CO[1]
                         net (fo=36, routed)          0.898    18.814    div0/p_1_in[26]
    SLICE_X47Y26         LUT3 (Prop_lut3_I0_O)        0.332    19.146 r  div0/out_tmp[25]_i_42/O
                         net (fo=1, routed)           0.000    19.146    div0/out_tmp[25]_i_42_n_0
    SLICE_X47Y26         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    19.696 r  div0/out_tmp_reg[25]_i_35/CO[3]
                         net (fo=1, routed)           0.000    19.696    div0/out_tmp_reg[25]_i_35_n_0
    SLICE_X47Y27         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    19.810 r  div0/out_tmp_reg[25]_i_30/CO[3]
                         net (fo=1, routed)           0.000    19.810    div0/out_tmp_reg[25]_i_30_n_0
    SLICE_X47Y28         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    19.924 r  div0/out_tmp_reg[25]_i_25/CO[3]
                         net (fo=1, routed)           0.000    19.924    div0/out_tmp_reg[25]_i_25_n_0
    SLICE_X47Y29         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    20.038 r  div0/out_tmp_reg[25]_i_20/CO[3]
                         net (fo=1, routed)           0.000    20.038    div0/out_tmp_reg[25]_i_20_n_0
    SLICE_X47Y30         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    20.152 r  div0/out_tmp_reg[25]_i_15/CO[3]
                         net (fo=1, routed)           0.000    20.152    div0/out_tmp_reg[25]_i_15_n_0
    SLICE_X47Y31         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    20.266 r  div0/out_tmp_reg[25]_i_10/CO[3]
                         net (fo=1, routed)           0.000    20.266    div0/out_tmp_reg[25]_i_10_n_0
    SLICE_X47Y32         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    20.380 r  div0/out_tmp_reg[25]_i_5/CO[3]
                         net (fo=1, routed)           0.000    20.380    div0/out_tmp_reg[25]_i_5_n_0
    SLICE_X47Y33         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    20.494 r  div0/out_tmp_reg[25]_i_2/CO[3]
                         net (fo=1, routed)           0.000    20.494    div0/out_tmp_reg[25]_i_2_n_0
    SLICE_X47Y34         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    20.651 r  div0/out_tmp_reg[25]_i_1/CO[1]
                         net (fo=36, routed)          0.844    21.495    div0/p_1_in[25]
    SLICE_X44Y31         LUT3 (Prop_lut3_I0_O)        0.329    21.824 r  div0/out_tmp[24]_i_42/O
                         net (fo=1, routed)           0.000    21.824    div0/out_tmp[24]_i_42_n_0
    SLICE_X44Y31         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    22.374 r  div0/out_tmp_reg[24]_i_35/CO[3]
                         net (fo=1, routed)           0.000    22.374    div0/out_tmp_reg[24]_i_35_n_0
    SLICE_X44Y32         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    22.488 r  div0/out_tmp_reg[24]_i_30/CO[3]
                         net (fo=1, routed)           0.000    22.488    div0/out_tmp_reg[24]_i_30_n_0
    SLICE_X44Y33         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    22.602 r  div0/out_tmp_reg[24]_i_25/CO[3]
                         net (fo=1, routed)           0.000    22.602    div0/out_tmp_reg[24]_i_25_n_0
    SLICE_X44Y34         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    22.716 r  div0/out_tmp_reg[24]_i_20/CO[3]
                         net (fo=1, routed)           0.000    22.716    div0/out_tmp_reg[24]_i_20_n_0
    SLICE_X44Y35         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    22.830 r  div0/out_tmp_reg[24]_i_15/CO[3]
                         net (fo=1, routed)           0.000    22.830    div0/out_tmp_reg[24]_i_15_n_0
    SLICE_X44Y36         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    22.944 r  div0/out_tmp_reg[24]_i_10/CO[3]
                         net (fo=1, routed)           0.000    22.944    div0/out_tmp_reg[24]_i_10_n_0
    SLICE_X44Y37         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    23.058 r  div0/out_tmp_reg[24]_i_5/CO[3]
                         net (fo=1, routed)           0.000    23.058    div0/out_tmp_reg[24]_i_5_n_0
    SLICE_X44Y38         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    23.172 r  div0/out_tmp_reg[24]_i_2/CO[3]
                         net (fo=1, routed)           0.000    23.172    div0/out_tmp_reg[24]_i_2_n_0
    SLICE_X44Y39         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.178    23.350 r  div0/out_tmp_reg[24]_i_1/CO[1]
                         net (fo=36, routed)          0.984    24.334    div0/p_1_in[24]
    SLICE_X43Y32         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.785    25.119 r  div0/out_tmp_reg[23]_i_35/CO[3]
                         net (fo=1, routed)           0.000    25.119    div0/out_tmp_reg[23]_i_35_n_0
    SLICE_X43Y33         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    25.233 r  div0/out_tmp_reg[23]_i_30/CO[3]
                         net (fo=1, routed)           0.000    25.233    div0/out_tmp_reg[23]_i_30_n_0
    SLICE_X43Y34         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    25.347 r  div0/out_tmp_reg[23]_i_25/CO[3]
                         net (fo=1, routed)           0.000    25.347    div0/out_tmp_reg[23]_i_25_n_0
    SLICE_X43Y35         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    25.461 r  div0/out_tmp_reg[23]_i_20/CO[3]
                         net (fo=1, routed)           0.000    25.461    div0/out_tmp_reg[23]_i_20_n_0
    SLICE_X43Y36         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    25.575 r  div0/out_tmp_reg[23]_i_15/CO[3]
                         net (fo=1, routed)           0.000    25.575    div0/out_tmp_reg[23]_i_15_n_0
    SLICE_X43Y37         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    25.689 r  div0/out_tmp_reg[23]_i_10/CO[3]
                         net (fo=1, routed)           0.000    25.689    div0/out_tmp_reg[23]_i_10_n_0
    SLICE_X43Y38         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    25.803 r  div0/out_tmp_reg[23]_i_5/CO[3]
                         net (fo=1, routed)           0.000    25.803    div0/out_tmp_reg[23]_i_5_n_0
    SLICE_X43Y39         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    25.917 r  div0/out_tmp_reg[23]_i_2/CO[3]
                         net (fo=1, routed)           0.000    25.917    div0/out_tmp_reg[23]_i_2_n_0
    SLICE_X43Y40         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.178    26.095 r  div0/out_tmp_reg[23]_i_1/CO[1]
                         net (fo=36, routed)          1.046    27.141    div0/p_1_in[23]
    SLICE_X36Y31         LUT3 (Prop_lut3_I0_O)        0.329    27.470 r  div0/out_tmp[22]_i_42/O
                         net (fo=1, routed)           0.000    27.470    div0/out_tmp[22]_i_42_n_0
    SLICE_X36Y31         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    28.003 r  div0/out_tmp_reg[22]_i_35/CO[3]
                         net (fo=1, routed)           0.000    28.003    div0/out_tmp_reg[22]_i_35_n_0
    SLICE_X36Y32         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    28.120 r  div0/out_tmp_reg[22]_i_30/CO[3]
                         net (fo=1, routed)           0.000    28.120    div0/out_tmp_reg[22]_i_30_n_0
    SLICE_X36Y33         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    28.237 r  div0/out_tmp_reg[22]_i_25/CO[3]
                         net (fo=1, routed)           0.000    28.237    div0/out_tmp_reg[22]_i_25_n_0
    SLICE_X36Y34         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    28.354 r  div0/out_tmp_reg[22]_i_20/CO[3]
                         net (fo=1, routed)           0.000    28.354    div0/out_tmp_reg[22]_i_20_n_0
    SLICE_X36Y35         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    28.471 r  div0/out_tmp_reg[22]_i_15/CO[3]
                         net (fo=1, routed)           0.000    28.471    div0/out_tmp_reg[22]_i_15_n_0
    SLICE_X36Y36         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    28.588 r  div0/out_tmp_reg[22]_i_10/CO[3]
                         net (fo=1, routed)           0.000    28.588    div0/out_tmp_reg[22]_i_10_n_0
    SLICE_X36Y37         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    28.705 r  div0/out_tmp_reg[22]_i_5/CO[3]
                         net (fo=1, routed)           0.000    28.705    div0/out_tmp_reg[22]_i_5_n_0
    SLICE_X36Y38         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    28.822 r  div0/out_tmp_reg[22]_i_2/CO[3]
                         net (fo=1, routed)           0.000    28.822    div0/out_tmp_reg[22]_i_2_n_0
    SLICE_X36Y39         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.179    29.001 r  div0/out_tmp_reg[22]_i_1/CO[1]
                         net (fo=36, routed)          0.933    29.934    div0/p_1_in[22]
    SLICE_X34Y31         LUT3 (Prop_lut3_I0_O)        0.332    30.266 r  div0/out_tmp[21]_i_42/O
                         net (fo=1, routed)           0.000    30.266    div0/out_tmp[21]_i_42_n_0
    SLICE_X34Y31         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    30.799 r  div0/out_tmp_reg[21]_i_35/CO[3]
                         net (fo=1, routed)           0.000    30.799    div0/out_tmp_reg[21]_i_35_n_0
    SLICE_X34Y32         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    30.916 r  div0/out_tmp_reg[21]_i_30/CO[3]
                         net (fo=1, routed)           0.000    30.916    div0/out_tmp_reg[21]_i_30_n_0
    SLICE_X34Y33         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    31.033 r  div0/out_tmp_reg[21]_i_25/CO[3]
                         net (fo=1, routed)           0.000    31.033    div0/out_tmp_reg[21]_i_25_n_0
    SLICE_X34Y34         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    31.150 r  div0/out_tmp_reg[21]_i_20/CO[3]
                         net (fo=1, routed)           0.000    31.150    div0/out_tmp_reg[21]_i_20_n_0
    SLICE_X34Y35         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    31.267 r  div0/out_tmp_reg[21]_i_15/CO[3]
                         net (fo=1, routed)           0.000    31.267    div0/out_tmp_reg[21]_i_15_n_0
    SLICE_X34Y36         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    31.384 r  div0/out_tmp_reg[21]_i_10/CO[3]
                         net (fo=1, routed)           0.000    31.384    div0/out_tmp_reg[21]_i_10_n_0
    SLICE_X34Y37         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    31.501 r  div0/out_tmp_reg[21]_i_5/CO[3]
                         net (fo=1, routed)           0.000    31.501    div0/out_tmp_reg[21]_i_5_n_0
    SLICE_X34Y38         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    31.618 r  div0/out_tmp_reg[21]_i_2/CO[3]
                         net (fo=1, routed)           0.000    31.618    div0/out_tmp_reg[21]_i_2_n_0
    SLICE_X34Y39         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.179    31.797 r  div0/out_tmp_reg[21]_i_1/CO[1]
                         net (fo=36, routed)          0.901    32.698    div0/p_1_in[21]
    SLICE_X35Y34         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.788    33.486 r  div0/out_tmp_reg[20]_i_35/CO[3]
                         net (fo=1, routed)           0.000    33.486    div0/out_tmp_reg[20]_i_35_n_0
    SLICE_X35Y35         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    33.600 r  div0/out_tmp_reg[20]_i_30/CO[3]
                         net (fo=1, routed)           0.000    33.600    div0/out_tmp_reg[20]_i_30_n_0
    SLICE_X35Y36         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    33.714 r  div0/out_tmp_reg[20]_i_25/CO[3]
                         net (fo=1, routed)           0.000    33.714    div0/out_tmp_reg[20]_i_25_n_0
    SLICE_X35Y37         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    33.828 r  div0/out_tmp_reg[20]_i_20/CO[3]
                         net (fo=1, routed)           0.000    33.828    div0/out_tmp_reg[20]_i_20_n_0
    SLICE_X35Y38         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    33.942 r  div0/out_tmp_reg[20]_i_15/CO[3]
                         net (fo=1, routed)           0.000    33.942    div0/out_tmp_reg[20]_i_15_n_0
    SLICE_X35Y39         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    34.056 r  div0/out_tmp_reg[20]_i_10/CO[3]
                         net (fo=1, routed)           0.000    34.056    div0/out_tmp_reg[20]_i_10_n_0
    SLICE_X35Y40         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    34.170 r  div0/out_tmp_reg[20]_i_5/CO[3]
                         net (fo=1, routed)           0.000    34.170    div0/out_tmp_reg[20]_i_5_n_0
    SLICE_X35Y41         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    34.284 r  div0/out_tmp_reg[20]_i_2/CO[3]
                         net (fo=1, routed)           0.000    34.284    div0/out_tmp_reg[20]_i_2_n_0
    SLICE_X35Y42         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.178    34.462 r  div0/out_tmp_reg[20]_i_1/CO[1]
                         net (fo=36, routed)          0.944    35.407    div0/p_1_in[20]
    SLICE_X37Y37         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.785    36.192 r  div0/out_tmp_reg[19]_i_35/CO[3]
                         net (fo=1, routed)           0.000    36.192    div0/out_tmp_reg[19]_i_35_n_0
    SLICE_X37Y38         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    36.306 r  div0/out_tmp_reg[19]_i_30/CO[3]
                         net (fo=1, routed)           0.000    36.306    div0/out_tmp_reg[19]_i_30_n_0
    SLICE_X37Y39         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    36.420 r  div0/out_tmp_reg[19]_i_25/CO[3]
                         net (fo=1, routed)           0.000    36.420    div0/out_tmp_reg[19]_i_25_n_0
    SLICE_X37Y40         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    36.534 r  div0/out_tmp_reg[19]_i_20/CO[3]
                         net (fo=1, routed)           0.000    36.534    div0/out_tmp_reg[19]_i_20_n_0
    SLICE_X37Y41         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    36.648 r  div0/out_tmp_reg[19]_i_15/CO[3]
                         net (fo=1, routed)           0.000    36.648    div0/out_tmp_reg[19]_i_15_n_0
    SLICE_X37Y42         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    36.762 r  div0/out_tmp_reg[19]_i_10/CO[3]
                         net (fo=1, routed)           0.000    36.762    div0/out_tmp_reg[19]_i_10_n_0
    SLICE_X37Y43         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    36.876 r  div0/out_tmp_reg[19]_i_5/CO[3]
                         net (fo=1, routed)           0.000    36.876    div0/out_tmp_reg[19]_i_5_n_0
    SLICE_X37Y44         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    36.990 r  div0/out_tmp_reg[19]_i_2/CO[3]
                         net (fo=1, routed)           0.000    36.990    div0/out_tmp_reg[19]_i_2_n_0
    SLICE_X37Y45         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.178    37.168 r  div0/out_tmp_reg[19]_i_1/CO[1]
                         net (fo=36, routed)          0.887    38.055    div0/p_1_in[19]
    SLICE_X39Y41         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.785    38.840 r  div0/out_tmp_reg[18]_i_35/CO[3]
                         net (fo=1, routed)           0.000    38.840    div0/out_tmp_reg[18]_i_35_n_0
    SLICE_X39Y42         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    38.954 r  div0/out_tmp_reg[18]_i_30/CO[3]
                         net (fo=1, routed)           0.000    38.954    div0/out_tmp_reg[18]_i_30_n_0
    SLICE_X39Y43         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    39.068 r  div0/out_tmp_reg[18]_i_25/CO[3]
                         net (fo=1, routed)           0.000    39.068    div0/out_tmp_reg[18]_i_25_n_0
    SLICE_X39Y44         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    39.182 r  div0/out_tmp_reg[18]_i_20/CO[3]
                         net (fo=1, routed)           0.000    39.182    div0/out_tmp_reg[18]_i_20_n_0
    SLICE_X39Y45         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    39.296 r  div0/out_tmp_reg[18]_i_15/CO[3]
                         net (fo=1, routed)           0.000    39.296    div0/out_tmp_reg[18]_i_15_n_0
    SLICE_X39Y46         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    39.410 r  div0/out_tmp_reg[18]_i_10/CO[3]
                         net (fo=1, routed)           0.000    39.410    div0/out_tmp_reg[18]_i_10_n_0
    SLICE_X39Y47         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    39.524 r  div0/out_tmp_reg[18]_i_5/CO[3]
                         net (fo=1, routed)           0.000    39.524    div0/out_tmp_reg[18]_i_5_n_0
    SLICE_X39Y48         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    39.638 r  div0/out_tmp_reg[18]_i_2/CO[3]
                         net (fo=1, routed)           0.000    39.638    div0/out_tmp_reg[18]_i_2_n_0
    SLICE_X39Y49         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.178    39.816 r  div0/out_tmp_reg[18]_i_1/CO[1]
                         net (fo=36, routed)          0.650    40.466    div0/p_1_in[18]
    SLICE_X38Y48         LUT3 (Prop_lut3_I0_O)        0.329    40.795 r  div0/out_tmp[17]_i_42/O
                         net (fo=1, routed)           0.000    40.795    div0/out_tmp[17]_i_42_n_0
    SLICE_X38Y48         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    41.328 r  div0/out_tmp_reg[17]_i_35/CO[3]
                         net (fo=1, routed)           0.000    41.328    div0/out_tmp_reg[17]_i_35_n_0
    SLICE_X38Y49         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    41.445 r  div0/out_tmp_reg[17]_i_30/CO[3]
                         net (fo=1, routed)           0.001    41.446    div0/out_tmp_reg[17]_i_30_n_0
    SLICE_X38Y50         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    41.563 r  div0/out_tmp_reg[17]_i_25/CO[3]
                         net (fo=1, routed)           0.000    41.563    div0/out_tmp_reg[17]_i_25_n_0
    SLICE_X38Y51         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    41.680 r  div0/out_tmp_reg[17]_i_20/CO[3]
                         net (fo=1, routed)           0.000    41.680    div0/out_tmp_reg[17]_i_20_n_0
    SLICE_X38Y52         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    41.797 r  div0/out_tmp_reg[17]_i_15/CO[3]
                         net (fo=1, routed)           0.000    41.797    div0/out_tmp_reg[17]_i_15_n_0
    SLICE_X38Y53         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    41.914 r  div0/out_tmp_reg[17]_i_10/CO[3]
                         net (fo=1, routed)           0.000    41.914    div0/out_tmp_reg[17]_i_10_n_0
    SLICE_X38Y54         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    42.031 r  div0/out_tmp_reg[17]_i_5/CO[3]
                         net (fo=1, routed)           0.000    42.031    div0/out_tmp_reg[17]_i_5_n_0
    SLICE_X38Y55         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    42.148 r  div0/out_tmp_reg[17]_i_2/CO[3]
                         net (fo=1, routed)           0.000    42.148    div0/out_tmp_reg[17]_i_2_n_0
    SLICE_X38Y56         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.179    42.327 r  div0/out_tmp_reg[17]_i_1/CO[1]
                         net (fo=36, routed)          0.627    42.954    div0/p_1_in[17]
    SLICE_X37Y55         LUT3 (Prop_lut3_I0_O)        0.332    43.286 r  div0/out_tmp[16]_i_42/O
                         net (fo=1, routed)           0.000    43.286    div0/out_tmp[16]_i_42_n_0
    SLICE_X37Y55         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    43.836 r  div0/out_tmp_reg[16]_i_35/CO[3]
                         net (fo=1, routed)           0.000    43.836    div0/out_tmp_reg[16]_i_35_n_0
    SLICE_X37Y56         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    43.950 r  div0/out_tmp_reg[16]_i_30/CO[3]
                         net (fo=1, routed)           0.000    43.950    div0/out_tmp_reg[16]_i_30_n_0
    SLICE_X37Y57         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    44.064 r  div0/out_tmp_reg[16]_i_25/CO[3]
                         net (fo=1, routed)           0.000    44.064    div0/out_tmp_reg[16]_i_25_n_0
    SLICE_X37Y58         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    44.178 r  div0/out_tmp_reg[16]_i_20/CO[3]
                         net (fo=1, routed)           0.000    44.178    div0/out_tmp_reg[16]_i_20_n_0
    SLICE_X37Y59         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    44.292 r  div0/out_tmp_reg[16]_i_15/CO[3]
                         net (fo=1, routed)           0.000    44.292    div0/out_tmp_reg[16]_i_15_n_0
    SLICE_X37Y60         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    44.406 r  div0/out_tmp_reg[16]_i_10/CO[3]
                         net (fo=1, routed)           0.000    44.406    div0/out_tmp_reg[16]_i_10_n_0
    SLICE_X37Y61         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    44.520 r  div0/out_tmp_reg[16]_i_5/CO[3]
                         net (fo=1, routed)           0.000    44.520    div0/out_tmp_reg[16]_i_5_n_0
    SLICE_X37Y62         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    44.634 r  div0/out_tmp_reg[16]_i_2/CO[3]
                         net (fo=1, routed)           0.000    44.634    div0/out_tmp_reg[16]_i_2_n_0
    SLICE_X37Y63         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.178    44.812 r  div0/out_tmp_reg[16]_i_1/CO[1]
                         net (fo=36, routed)          0.675    45.487    div0/p_1_in[16]
    SLICE_X38Y62         LUT3 (Prop_lut3_I0_O)        0.329    45.816 r  div0/out_tmp[15]_i_42/O
                         net (fo=1, routed)           0.000    45.816    div0/out_tmp[15]_i_42_n_0
    SLICE_X38Y62         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    46.349 r  div0/out_tmp_reg[15]_i_35/CO[3]
                         net (fo=1, routed)           0.000    46.349    div0/out_tmp_reg[15]_i_35_n_0
    SLICE_X38Y63         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    46.466 r  div0/out_tmp_reg[15]_i_30/CO[3]
                         net (fo=1, routed)           0.000    46.466    div0/out_tmp_reg[15]_i_30_n_0
    SLICE_X38Y64         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    46.583 r  div0/out_tmp_reg[15]_i_25/CO[3]
                         net (fo=1, routed)           0.000    46.583    div0/out_tmp_reg[15]_i_25_n_0
    SLICE_X38Y65         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    46.700 r  div0/out_tmp_reg[15]_i_20/CO[3]
                         net (fo=1, routed)           0.000    46.700    div0/out_tmp_reg[15]_i_20_n_0
    SLICE_X38Y66         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    46.817 r  div0/out_tmp_reg[15]_i_15/CO[3]
                         net (fo=1, routed)           0.000    46.817    div0/out_tmp_reg[15]_i_15_n_0
    SLICE_X38Y67         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    46.934 r  div0/out_tmp_reg[15]_i_10/CO[3]
                         net (fo=1, routed)           0.000    46.934    div0/out_tmp_reg[15]_i_10_n_0
    SLICE_X38Y68         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    47.051 r  div0/out_tmp_reg[15]_i_5/CO[3]
                         net (fo=1, routed)           0.000    47.051    div0/out_tmp_reg[15]_i_5_n_0
    SLICE_X38Y69         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    47.168 r  div0/out_tmp_reg[15]_i_2/CO[3]
                         net (fo=1, routed)           0.000    47.168    div0/out_tmp_reg[15]_i_2_n_0
    SLICE_X38Y70         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.179    47.347 r  div0/out_tmp_reg[15]_i_1/CO[1]
                         net (fo=36, routed)          0.843    48.190    div0/p_1_in[15]
    SLICE_X37Y68         LUT3 (Prop_lut3_I0_O)        0.332    48.522 r  div0/out_tmp[14]_i_42/O
                         net (fo=1, routed)           0.000    48.522    div0/out_tmp[14]_i_42_n_0
    SLICE_X37Y68         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    49.072 r  div0/out_tmp_reg[14]_i_35/CO[3]
                         net (fo=1, routed)           0.000    49.072    div0/out_tmp_reg[14]_i_35_n_0
    SLICE_X37Y69         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    49.186 r  div0/out_tmp_reg[14]_i_30/CO[3]
                         net (fo=1, routed)           0.000    49.186    div0/out_tmp_reg[14]_i_30_n_0
    SLICE_X37Y70         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    49.300 r  div0/out_tmp_reg[14]_i_25/CO[3]
                         net (fo=1, routed)           0.000    49.300    div0/out_tmp_reg[14]_i_25_n_0
    SLICE_X37Y71         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    49.414 r  div0/out_tmp_reg[14]_i_20/CO[3]
                         net (fo=1, routed)           0.000    49.414    div0/out_tmp_reg[14]_i_20_n_0
    SLICE_X37Y72         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    49.528 r  div0/out_tmp_reg[14]_i_15/CO[3]
                         net (fo=1, routed)           0.000    49.528    div0/out_tmp_reg[14]_i_15_n_0
    SLICE_X37Y73         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    49.642 r  div0/out_tmp_reg[14]_i_10/CO[3]
                         net (fo=1, routed)           0.000    49.642    div0/out_tmp_reg[14]_i_10_n_0
    SLICE_X37Y74         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    49.756 r  div0/out_tmp_reg[14]_i_5/CO[3]
                         net (fo=1, routed)           0.009    49.765    div0/out_tmp_reg[14]_i_5_n_0
    SLICE_X37Y75         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    49.879 r  div0/out_tmp_reg[14]_i_2/CO[3]
                         net (fo=1, routed)           0.000    49.879    div0/out_tmp_reg[14]_i_2_n_0
    SLICE_X37Y76         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.178    50.057 r  div0/out_tmp_reg[14]_i_1/CO[1]
                         net (fo=36, routed)          0.587    50.644    div0/p_1_in[14]
    SLICE_X38Y75         LUT3 (Prop_lut3_I0_O)        0.329    50.973 r  div0/out_tmp[13]_i_42/O
                         net (fo=1, routed)           0.000    50.973    div0/out_tmp[13]_i_42_n_0
    SLICE_X38Y75         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    51.506 r  div0/out_tmp_reg[13]_i_35/CO[3]
                         net (fo=1, routed)           0.000    51.506    div0/out_tmp_reg[13]_i_35_n_0
    SLICE_X38Y76         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    51.623 r  div0/out_tmp_reg[13]_i_30/CO[3]
                         net (fo=1, routed)           0.000    51.623    div0/out_tmp_reg[13]_i_30_n_0
    SLICE_X38Y77         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    51.740 r  div0/out_tmp_reg[13]_i_25/CO[3]
                         net (fo=1, routed)           0.000    51.740    div0/out_tmp_reg[13]_i_25_n_0
    SLICE_X38Y78         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    51.857 r  div0/out_tmp_reg[13]_i_20/CO[3]
                         net (fo=1, routed)           0.000    51.857    div0/out_tmp_reg[13]_i_20_n_0
    SLICE_X38Y79         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    51.974 r  div0/out_tmp_reg[13]_i_15/CO[3]
                         net (fo=1, routed)           0.000    51.974    div0/out_tmp_reg[13]_i_15_n_0
    SLICE_X38Y80         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    52.091 r  div0/out_tmp_reg[13]_i_10/CO[3]
                         net (fo=1, routed)           0.000    52.091    div0/out_tmp_reg[13]_i_10_n_0
    SLICE_X38Y81         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    52.208 r  div0/out_tmp_reg[13]_i_5/CO[3]
                         net (fo=1, routed)           0.000    52.208    div0/out_tmp_reg[13]_i_5_n_0
    SLICE_X38Y82         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    52.325 r  div0/out_tmp_reg[13]_i_2/CO[3]
                         net (fo=1, routed)           0.000    52.325    div0/out_tmp_reg[13]_i_2_n_0
    SLICE_X38Y83         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    52.482 r  div0/out_tmp_reg[13]_i_1/CO[1]
                         net (fo=36, routed)          0.717    53.199    div0/p_1_in[13]
    SLICE_X37Y82         LUT3 (Prop_lut3_I0_O)        0.332    53.531 r  div0/out_tmp[12]_i_42/O
                         net (fo=1, routed)           0.000    53.531    div0/out_tmp[12]_i_42_n_0
    SLICE_X37Y82         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    54.081 r  div0/out_tmp_reg[12]_i_35/CO[3]
                         net (fo=1, routed)           0.000    54.081    div0/out_tmp_reg[12]_i_35_n_0
    SLICE_X37Y83         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    54.195 r  div0/out_tmp_reg[12]_i_30/CO[3]
                         net (fo=1, routed)           0.000    54.195    div0/out_tmp_reg[12]_i_30_n_0
    SLICE_X37Y84         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    54.309 r  div0/out_tmp_reg[12]_i_25/CO[3]
                         net (fo=1, routed)           0.000    54.309    div0/out_tmp_reg[12]_i_25_n_0
    SLICE_X37Y85         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    54.423 r  div0/out_tmp_reg[12]_i_20/CO[3]
                         net (fo=1, routed)           0.000    54.423    div0/out_tmp_reg[12]_i_20_n_0
    SLICE_X37Y86         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    54.537 r  div0/out_tmp_reg[12]_i_15/CO[3]
                         net (fo=1, routed)           0.000    54.537    div0/out_tmp_reg[12]_i_15_n_0
    SLICE_X37Y87         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    54.651 r  div0/out_tmp_reg[12]_i_10/CO[3]
                         net (fo=1, routed)           0.000    54.651    div0/out_tmp_reg[12]_i_10_n_0
    SLICE_X37Y88         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    54.765 r  div0/out_tmp_reg[12]_i_5/CO[3]
                         net (fo=1, routed)           0.000    54.765    div0/out_tmp_reg[12]_i_5_n_0
    SLICE_X37Y89         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    54.879 r  div0/out_tmp_reg[12]_i_2/CO[3]
                         net (fo=1, routed)           0.000    54.879    div0/out_tmp_reg[12]_i_2_n_0
    SLICE_X37Y90         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.178    55.057 r  div0/out_tmp_reg[12]_i_1/CO[1]
                         net (fo=36, routed)          0.577    55.634    div0/p_1_in[12]
    SLICE_X38Y89         LUT3 (Prop_lut3_I0_O)        0.329    55.963 r  div0/out_tmp[11]_i_42/O
                         net (fo=1, routed)           0.000    55.963    div0/out_tmp[11]_i_42_n_0
    SLICE_X38Y89         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    56.496 r  div0/out_tmp_reg[11]_i_35/CO[3]
                         net (fo=1, routed)           0.000    56.496    div0/out_tmp_reg[11]_i_35_n_0
    SLICE_X38Y90         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    56.613 r  div0/out_tmp_reg[11]_i_30/CO[3]
                         net (fo=1, routed)           0.000    56.613    div0/out_tmp_reg[11]_i_30_n_0
    SLICE_X38Y91         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    56.730 r  div0/out_tmp_reg[11]_i_25/CO[3]
                         net (fo=1, routed)           0.000    56.730    div0/out_tmp_reg[11]_i_25_n_0
    SLICE_X38Y92         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    56.847 r  div0/out_tmp_reg[11]_i_20/CO[3]
                         net (fo=1, routed)           0.000    56.847    div0/out_tmp_reg[11]_i_20_n_0
    SLICE_X38Y93         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    56.964 r  div0/out_tmp_reg[11]_i_15/CO[3]
                         net (fo=1, routed)           0.000    56.964    div0/out_tmp_reg[11]_i_15_n_0
    SLICE_X38Y94         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    57.081 r  div0/out_tmp_reg[11]_i_10/CO[3]
                         net (fo=1, routed)           0.000    57.081    div0/out_tmp_reg[11]_i_10_n_0
    SLICE_X38Y95         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    57.198 r  div0/out_tmp_reg[11]_i_5/CO[3]
                         net (fo=1, routed)           0.000    57.198    div0/out_tmp_reg[11]_i_5_n_0
    SLICE_X38Y96         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    57.315 r  div0/out_tmp_reg[11]_i_2/CO[3]
                         net (fo=1, routed)           0.000    57.315    div0/out_tmp_reg[11]_i_2_n_0
    SLICE_X38Y97         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    57.472 r  div0/out_tmp_reg[11]_i_1/CO[1]
                         net (fo=36, routed)          0.814    58.286    div0/p_1_in[11]
    SLICE_X37Y95         LUT3 (Prop_lut3_I0_O)        0.332    58.618 r  div0/out_tmp[10]_i_42/O
                         net (fo=1, routed)           0.000    58.618    div0/out_tmp[10]_i_42_n_0
    SLICE_X37Y95         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    59.168 r  div0/out_tmp_reg[10]_i_35/CO[3]
                         net (fo=1, routed)           0.000    59.168    div0/out_tmp_reg[10]_i_35_n_0
    SLICE_X37Y96         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    59.282 r  div0/out_tmp_reg[10]_i_30/CO[3]
                         net (fo=1, routed)           0.000    59.282    div0/out_tmp_reg[10]_i_30_n_0
    SLICE_X37Y97         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    59.396 r  div0/out_tmp_reg[10]_i_25/CO[3]
                         net (fo=1, routed)           0.000    59.396    div0/out_tmp_reg[10]_i_25_n_0
    SLICE_X37Y98         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    59.510 r  div0/out_tmp_reg[10]_i_20/CO[3]
                         net (fo=1, routed)           0.000    59.510    div0/out_tmp_reg[10]_i_20_n_0
    SLICE_X37Y99         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    59.624 r  div0/out_tmp_reg[10]_i_15/CO[3]
                         net (fo=1, routed)           0.001    59.624    div0/out_tmp_reg[10]_i_15_n_0
    SLICE_X37Y100        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    59.738 r  div0/out_tmp_reg[10]_i_10/CO[3]
                         net (fo=1, routed)           0.000    59.738    div0/out_tmp_reg[10]_i_10_n_0
    SLICE_X37Y101        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    59.852 r  div0/out_tmp_reg[10]_i_5/CO[3]
                         net (fo=1, routed)           0.000    59.852    div0/out_tmp_reg[10]_i_5_n_0
    SLICE_X37Y102        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    59.966 r  div0/out_tmp_reg[10]_i_2/CO[3]
                         net (fo=1, routed)           0.000    59.966    div0/out_tmp_reg[10]_i_2_n_0
    SLICE_X37Y103        CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.178    60.144 r  div0/out_tmp_reg[10]_i_1/CO[1]
                         net (fo=36, routed)          0.587    60.731    div0/p_1_in[10]
    SLICE_X38Y102        LUT3 (Prop_lut3_I0_O)        0.329    61.060 r  div0/out_tmp[9]_i_42/O
                         net (fo=1, routed)           0.000    61.060    div0/out_tmp[9]_i_42_n_0
    SLICE_X38Y102        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    61.593 r  div0/out_tmp_reg[9]_i_35/CO[3]
                         net (fo=1, routed)           0.000    61.593    div0/out_tmp_reg[9]_i_35_n_0
    SLICE_X38Y103        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    61.710 r  div0/out_tmp_reg[9]_i_30/CO[3]
                         net (fo=1, routed)           0.000    61.710    div0/out_tmp_reg[9]_i_30_n_0
    SLICE_X38Y104        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    61.827 r  div0/out_tmp_reg[9]_i_25/CO[3]
                         net (fo=1, routed)           0.000    61.827    div0/out_tmp_reg[9]_i_25_n_0
    SLICE_X38Y105        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    61.944 r  div0/out_tmp_reg[9]_i_20/CO[3]
                         net (fo=1, routed)           0.000    61.944    div0/out_tmp_reg[9]_i_20_n_0
    SLICE_X38Y106        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    62.061 r  div0/out_tmp_reg[9]_i_15/CO[3]
                         net (fo=1, routed)           0.000    62.061    div0/out_tmp_reg[9]_i_15_n_0
    SLICE_X38Y107        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    62.178 r  div0/out_tmp_reg[9]_i_10/CO[3]
                         net (fo=1, routed)           0.000    62.178    div0/out_tmp_reg[9]_i_10_n_0
    SLICE_X38Y108        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    62.295 r  div0/out_tmp_reg[9]_i_5/CO[3]
                         net (fo=1, routed)           0.000    62.295    div0/out_tmp_reg[9]_i_5_n_0
    SLICE_X38Y109        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    62.412 r  div0/out_tmp_reg[9]_i_2/CO[3]
                         net (fo=1, routed)           0.000    62.412    div0/out_tmp_reg[9]_i_2_n_0
    SLICE_X38Y110        CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    62.569 r  div0/out_tmp_reg[9]_i_1/CO[1]
                         net (fo=36, routed)          0.654    63.224    div0/p_1_in[9]
    SLICE_X39Y109        LUT3 (Prop_lut3_I0_O)        0.332    63.556 r  div0/out_tmp[8]_i_42/O
                         net (fo=1, routed)           0.000    63.556    div0/out_tmp[8]_i_42_n_0
    SLICE_X39Y109        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    64.106 r  div0/out_tmp_reg[8]_i_35/CO[3]
                         net (fo=1, routed)           0.000    64.106    div0/out_tmp_reg[8]_i_35_n_0
    SLICE_X39Y110        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    64.220 r  div0/out_tmp_reg[8]_i_30/CO[3]
                         net (fo=1, routed)           0.000    64.220    div0/out_tmp_reg[8]_i_30_n_0
    SLICE_X39Y111        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    64.334 r  div0/out_tmp_reg[8]_i_25/CO[3]
                         net (fo=1, routed)           0.000    64.334    div0/out_tmp_reg[8]_i_25_n_0
    SLICE_X39Y112        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    64.448 r  div0/out_tmp_reg[8]_i_20/CO[3]
                         net (fo=1, routed)           0.000    64.448    div0/out_tmp_reg[8]_i_20_n_0
    SLICE_X39Y113        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    64.562 r  div0/out_tmp_reg[8]_i_15/CO[3]
                         net (fo=1, routed)           0.000    64.562    div0/out_tmp_reg[8]_i_15_n_0
    SLICE_X39Y114        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    64.676 r  div0/out_tmp_reg[8]_i_10/CO[3]
                         net (fo=1, routed)           0.000    64.676    div0/out_tmp_reg[8]_i_10_n_0
    SLICE_X39Y115        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    64.790 r  div0/out_tmp_reg[8]_i_5/CO[3]
                         net (fo=1, routed)           0.000    64.790    div0/out_tmp_reg[8]_i_5_n_0
    SLICE_X39Y116        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    64.904 r  div0/out_tmp_reg[8]_i_2/CO[3]
                         net (fo=1, routed)           0.000    64.904    div0/out_tmp_reg[8]_i_2_n_0
    SLICE_X39Y117        CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.178    65.082 r  div0/out_tmp_reg[8]_i_1/CO[1]
                         net (fo=36, routed)          0.660    65.741    div0/p_1_in[8]
    SLICE_X37Y116        LUT3 (Prop_lut3_I0_O)        0.329    66.070 r  div0/out_tmp[7]_i_42/O
                         net (fo=1, routed)           0.000    66.070    div0/out_tmp[7]_i_42_n_0
    SLICE_X37Y116        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    66.620 r  div0/out_tmp_reg[7]_i_35/CO[3]
                         net (fo=1, routed)           0.000    66.620    div0/out_tmp_reg[7]_i_35_n_0
    SLICE_X37Y117        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    66.734 r  div0/out_tmp_reg[7]_i_30/CO[3]
                         net (fo=1, routed)           0.000    66.734    div0/out_tmp_reg[7]_i_30_n_0
    SLICE_X37Y118        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    66.848 r  div0/out_tmp_reg[7]_i_25/CO[3]
                         net (fo=1, routed)           0.000    66.848    div0/out_tmp_reg[7]_i_25_n_0
    SLICE_X37Y119        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    66.962 r  div0/out_tmp_reg[7]_i_20/CO[3]
                         net (fo=1, routed)           0.000    66.962    div0/out_tmp_reg[7]_i_20_n_0
    SLICE_X37Y120        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    67.076 r  div0/out_tmp_reg[7]_i_15/CO[3]
                         net (fo=1, routed)           0.000    67.076    div0/out_tmp_reg[7]_i_15_n_0
    SLICE_X37Y121        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    67.190 r  div0/out_tmp_reg[7]_i_10/CO[3]
                         net (fo=1, routed)           0.000    67.190    div0/out_tmp_reg[7]_i_10_n_0
    SLICE_X37Y122        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    67.304 r  div0/out_tmp_reg[7]_i_5/CO[3]
                         net (fo=1, routed)           0.000    67.304    div0/out_tmp_reg[7]_i_5_n_0
    SLICE_X37Y123        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    67.418 r  div0/out_tmp_reg[7]_i_2/CO[3]
                         net (fo=1, routed)           0.000    67.418    div0/out_tmp_reg[7]_i_2_n_0
    SLICE_X37Y124        CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.178    67.596 r  div0/out_tmp_reg[7]_i_1/CO[1]
                         net (fo=36, routed)          0.603    68.199    div0/p_1_in[7]
    SLICE_X38Y123        LUT3 (Prop_lut3_I0_O)        0.329    68.528 r  div0/out_tmp[6]_i_42/O
                         net (fo=1, routed)           0.000    68.528    div0/out_tmp[6]_i_42_n_0
    SLICE_X38Y123        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    69.061 r  div0/out_tmp_reg[6]_i_35/CO[3]
                         net (fo=1, routed)           0.000    69.061    div0/out_tmp_reg[6]_i_35_n_0
    SLICE_X38Y124        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    69.178 r  div0/out_tmp_reg[6]_i_30/CO[3]
                         net (fo=1, routed)           0.009    69.187    div0/out_tmp_reg[6]_i_30_n_0
    SLICE_X38Y125        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    69.304 r  div0/out_tmp_reg[6]_i_25/CO[3]
                         net (fo=1, routed)           0.000    69.304    div0/out_tmp_reg[6]_i_25_n_0
    SLICE_X38Y126        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    69.421 r  div0/out_tmp_reg[6]_i_20/CO[3]
                         net (fo=1, routed)           0.000    69.421    div0/out_tmp_reg[6]_i_20_n_0
    SLICE_X38Y127        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    69.538 r  div0/out_tmp_reg[6]_i_15/CO[3]
                         net (fo=1, routed)           0.000    69.538    div0/out_tmp_reg[6]_i_15_n_0
    SLICE_X38Y128        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    69.655 r  div0/out_tmp_reg[6]_i_10/CO[3]
                         net (fo=1, routed)           0.000    69.655    div0/out_tmp_reg[6]_i_10_n_0
    SLICE_X38Y129        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    69.772 r  div0/out_tmp_reg[6]_i_5/CO[3]
                         net (fo=1, routed)           0.000    69.772    div0/out_tmp_reg[6]_i_5_n_0
    SLICE_X38Y130        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    69.889 r  div0/out_tmp_reg[6]_i_2/CO[3]
                         net (fo=1, routed)           0.000    69.889    div0/out_tmp_reg[6]_i_2_n_0
    SLICE_X38Y131        CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.179    70.068 r  div0/out_tmp_reg[6]_i_1/CO[1]
                         net (fo=36, routed)          0.646    70.715    div0/p_1_in[6]
    SLICE_X37Y130        LUT3 (Prop_lut3_I0_O)        0.332    71.047 r  div0/out_tmp[5]_i_42/O
                         net (fo=1, routed)           0.000    71.047    div0/out_tmp[5]_i_42_n_0
    SLICE_X37Y130        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    71.597 r  div0/out_tmp_reg[5]_i_35/CO[3]
                         net (fo=1, routed)           0.000    71.597    div0/out_tmp_reg[5]_i_35_n_0
    SLICE_X37Y131        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    71.711 r  div0/out_tmp_reg[5]_i_30/CO[3]
                         net (fo=1, routed)           0.000    71.711    div0/out_tmp_reg[5]_i_30_n_0
    SLICE_X37Y132        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    71.825 r  div0/out_tmp_reg[5]_i_25/CO[3]
                         net (fo=1, routed)           0.000    71.825    div0/out_tmp_reg[5]_i_25_n_0
    SLICE_X37Y133        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    71.939 r  div0/out_tmp_reg[5]_i_20/CO[3]
                         net (fo=1, routed)           0.000    71.939    div0/out_tmp_reg[5]_i_20_n_0
    SLICE_X37Y134        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    72.053 r  div0/out_tmp_reg[5]_i_15/CO[3]
                         net (fo=1, routed)           0.000    72.053    div0/out_tmp_reg[5]_i_15_n_0
    SLICE_X37Y135        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    72.167 r  div0/out_tmp_reg[5]_i_10/CO[3]
                         net (fo=1, routed)           0.000    72.167    div0/out_tmp_reg[5]_i_10_n_0
    SLICE_X37Y136        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    72.281 r  div0/out_tmp_reg[5]_i_5/CO[3]
                         net (fo=1, routed)           0.000    72.281    div0/out_tmp_reg[5]_i_5_n_0
    SLICE_X37Y137        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    72.395 r  div0/out_tmp_reg[5]_i_2/CO[3]
                         net (fo=1, routed)           0.000    72.395    div0/out_tmp_reg[5]_i_2_n_0
    SLICE_X37Y138        CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.178    72.573 r  div0/out_tmp_reg[5]_i_1/CO[1]
                         net (fo=36, routed)          0.655    73.227    div0/p_1_in[5]
    SLICE_X36Y138        LUT3 (Prop_lut3_I0_O)        0.329    73.556 r  div0/out_tmp[4]_i_41/O
                         net (fo=1, routed)           0.000    73.556    div0/out_tmp[4]_i_41_n_0
    SLICE_X36Y138        CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.380    73.936 r  div0/out_tmp_reg[4]_i_35/CO[3]
                         net (fo=1, routed)           0.000    73.936    div0/out_tmp_reg[4]_i_35_n_0
    SLICE_X36Y139        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    74.053 r  div0/out_tmp_reg[4]_i_30/CO[3]
                         net (fo=1, routed)           0.000    74.053    div0/out_tmp_reg[4]_i_30_n_0
    SLICE_X36Y140        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    74.170 r  div0/out_tmp_reg[4]_i_25/CO[3]
                         net (fo=1, routed)           0.000    74.170    div0/out_tmp_reg[4]_i_25_n_0
    SLICE_X36Y141        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    74.287 r  div0/out_tmp_reg[4]_i_20/CO[3]
                         net (fo=1, routed)           0.000    74.287    div0/out_tmp_reg[4]_i_20_n_0
    SLICE_X36Y142        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    74.404 r  div0/out_tmp_reg[4]_i_15/CO[3]
                         net (fo=1, routed)           0.000    74.404    div0/out_tmp_reg[4]_i_15_n_0
    SLICE_X36Y143        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    74.521 r  div0/out_tmp_reg[4]_i_10/CO[3]
                         net (fo=1, routed)           0.000    74.521    div0/out_tmp_reg[4]_i_10_n_0
    SLICE_X36Y144        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    74.638 r  div0/out_tmp_reg[4]_i_5/CO[3]
                         net (fo=1, routed)           0.000    74.638    div0/out_tmp_reg[4]_i_5_n_0
    SLICE_X36Y145        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    74.755 r  div0/out_tmp_reg[4]_i_2/CO[3]
                         net (fo=1, routed)           0.000    74.755    div0/out_tmp_reg[4]_i_2_n_0
    SLICE_X36Y146        CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.179    74.934 r  div0/out_tmp_reg[4]_i_1/CO[1]
                         net (fo=36, routed)          0.000    74.934    div0/p_1_in[4]
    SLICE_X36Y146        FDRE                                         r  div0/out_tmp_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        7.000     7.000 r  
                                                      0.000     7.000 r  clk (IN)
                         net (fo=762, unset)          0.924     7.924    div0/clk
    SLICE_X36Y146        FDRE                                         r  div0/out_tmp_reg[4]/C
                         clock pessimism              0.000     7.924    
                         clock uncertainty           -0.035     7.889    
    SLICE_X36Y146        FDRE (Setup_fdre_C_D)        0.066     7.955    div0/out_tmp_reg[4]
  -------------------------------------------------------------------
                         required time                          7.955    
                         arrival time                         -74.934    
  -------------------------------------------------------------------
                         slack                                -66.979    

Slack (VIOLATED) :        -64.667ns  (required time - arrival time)
  Source:                 div0/rtmp_reg[31]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@3.500ns period=7.000ns})
  Destination:            div0/out_tmp_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@3.500ns period=7.000ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            7.000ns  (clk rise@7.000ns - clk rise@0.000ns)
  Data Path Delay:        71.600ns  (logic 49.875ns (69.658%)  route 21.725ns (30.342%))
  Logic Levels:           264  (CARRY4=242 LUT2=1 LUT3=21)
  Clock Path Skew:        -0.049ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.924ns = ( 7.924 - 7.000 ) 
    Source Clock Delay      (SCD):    0.973ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=762, unset)          0.973     0.973    div0/clk
    SLICE_X37Y24         FDRE                                         r  div0/rtmp_reg[31]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y24         FDRE (Prop_fdre_C_Q)         0.419     1.392 r  div0/rtmp_reg[31]/Q
                         net (fo=2, routed)           0.407     1.799    div0/rtmp[31]
    SLICE_X39Y24         LUT2 (Prop_lut2_I1_O)        0.299     2.098 r  div0/out_tmp[31]_i_41/O
                         net (fo=1, routed)           0.000     2.098    div0/out_tmp[31]_i_41_n_0
    SLICE_X39Y24         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532     2.630 r  div0/out_tmp_reg[31]_i_33/CO[3]
                         net (fo=1, routed)           0.009     2.639    div0/out_tmp_reg[31]_i_33_n_0
    SLICE_X39Y25         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     2.753 r  div0/out_tmp_reg[31]_i_28/CO[3]
                         net (fo=1, routed)           0.000     2.753    div0/out_tmp_reg[31]_i_28_n_0
    SLICE_X39Y26         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     2.867 r  div0/out_tmp_reg[31]_i_23/CO[3]
                         net (fo=1, routed)           0.000     2.867    div0/out_tmp_reg[31]_i_23_n_0
    SLICE_X39Y27         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     2.981 r  div0/out_tmp_reg[31]_i_18/CO[3]
                         net (fo=1, routed)           0.000     2.981    div0/out_tmp_reg[31]_i_18_n_0
    SLICE_X39Y28         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     3.095 r  div0/out_tmp_reg[31]_i_13/CO[3]
                         net (fo=1, routed)           0.000     3.095    div0/out_tmp_reg[31]_i_13_n_0
    SLICE_X39Y29         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     3.209 r  div0/out_tmp_reg[31]_i_8/CO[3]
                         net (fo=1, routed)           0.000     3.209    div0/out_tmp_reg[31]_i_8_n_0
    SLICE_X39Y30         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     3.323 r  div0/out_tmp_reg[31]_i_3/CO[3]
                         net (fo=1, routed)           0.000     3.323    div0/out_tmp_reg[31]_i_3_n_0
    SLICE_X39Y31         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     3.437 r  div0/out_tmp_reg[31]_i_2/CO[3]
                         net (fo=1, routed)           0.000     3.437    div0/out_tmp_reg[31]_i_2_n_0
    SLICE_X39Y32         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.293     3.730 r  div0/out_tmp_reg[31]_i_1/CO[0]
                         net (fo=36, routed)          1.088     4.818    div0/p_1_in[31]
    SLICE_X40Y27         LUT3 (Prop_lut3_I0_O)        0.373     5.191 r  div0/out_tmp[30]_i_38/O
                         net (fo=1, routed)           0.000     5.191    div0/out_tmp[30]_i_38_n_0
    SLICE_X40Y27         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     5.741 r  div0/out_tmp_reg[30]_i_30/CO[3]
                         net (fo=1, routed)           0.000     5.741    div0/out_tmp_reg[30]_i_30_n_0
    SLICE_X40Y28         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     5.855 r  div0/out_tmp_reg[30]_i_25/CO[3]
                         net (fo=1, routed)           0.000     5.855    div0/out_tmp_reg[30]_i_25_n_0
    SLICE_X40Y29         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     5.969 r  div0/out_tmp_reg[30]_i_20/CO[3]
                         net (fo=1, routed)           0.000     5.969    div0/out_tmp_reg[30]_i_20_n_0
    SLICE_X40Y30         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     6.083 r  div0/out_tmp_reg[30]_i_15/CO[3]
                         net (fo=1, routed)           0.000     6.083    div0/out_tmp_reg[30]_i_15_n_0
    SLICE_X40Y31         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     6.197 r  div0/out_tmp_reg[30]_i_10/CO[3]
                         net (fo=1, routed)           0.000     6.197    div0/out_tmp_reg[30]_i_10_n_0
    SLICE_X40Y32         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     6.311 r  div0/out_tmp_reg[30]_i_5/CO[3]
                         net (fo=1, routed)           0.000     6.311    div0/out_tmp_reg[30]_i_5_n_0
    SLICE_X40Y33         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     6.425 r  div0/out_tmp_reg[30]_i_2/CO[3]
                         net (fo=1, routed)           0.000     6.425    div0/out_tmp_reg[30]_i_2_n_0
    SLICE_X40Y34         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.178     6.603 r  div0/out_tmp_reg[30]_i_1/CO[1]
                         net (fo=36, routed)          1.047     7.651    div0/p_1_in[30]
    SLICE_X38Y26         LUT3 (Prop_lut3_I0_O)        0.329     7.980 r  div0/out_tmp[29]_i_42/O
                         net (fo=1, routed)           0.000     7.980    div0/out_tmp[29]_i_42_n_0
    SLICE_X38Y26         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533     8.513 r  div0/out_tmp_reg[29]_i_35/CO[3]
                         net (fo=1, routed)           0.000     8.513    div0/out_tmp_reg[29]_i_35_n_0
    SLICE_X38Y27         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     8.630 r  div0/out_tmp_reg[29]_i_30/CO[3]
                         net (fo=1, routed)           0.000     8.630    div0/out_tmp_reg[29]_i_30_n_0
    SLICE_X38Y28         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     8.747 r  div0/out_tmp_reg[29]_i_25/CO[3]
                         net (fo=1, routed)           0.000     8.747    div0/out_tmp_reg[29]_i_25_n_0
    SLICE_X38Y29         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     8.864 r  div0/out_tmp_reg[29]_i_20/CO[3]
                         net (fo=1, routed)           0.000     8.864    div0/out_tmp_reg[29]_i_20_n_0
    SLICE_X38Y30         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     8.981 r  div0/out_tmp_reg[29]_i_15/CO[3]
                         net (fo=1, routed)           0.000     8.981    div0/out_tmp_reg[29]_i_15_n_0
    SLICE_X38Y31         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     9.098 r  div0/out_tmp_reg[29]_i_10/CO[3]
                         net (fo=1, routed)           0.000     9.098    div0/out_tmp_reg[29]_i_10_n_0
    SLICE_X38Y32         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     9.215 r  div0/out_tmp_reg[29]_i_5/CO[3]
                         net (fo=1, routed)           0.000     9.215    div0/out_tmp_reg[29]_i_5_n_0
    SLICE_X38Y33         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     9.332 r  div0/out_tmp_reg[29]_i_2/CO[3]
                         net (fo=1, routed)           0.000     9.332    div0/out_tmp_reg[29]_i_2_n_0
    SLICE_X38Y34         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.179     9.511 r  div0/out_tmp_reg[29]_i_1/CO[1]
                         net (fo=36, routed)          1.075    10.586    div0/p_1_in[29]
    SLICE_X33Y27         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.788    11.374 r  div0/out_tmp_reg[28]_i_35/CO[3]
                         net (fo=1, routed)           0.000    11.374    div0/out_tmp_reg[28]_i_35_n_0
    SLICE_X33Y28         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    11.488 r  div0/out_tmp_reg[28]_i_30/CO[3]
                         net (fo=1, routed)           0.000    11.488    div0/out_tmp_reg[28]_i_30_n_0
    SLICE_X33Y29         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    11.602 r  div0/out_tmp_reg[28]_i_25/CO[3]
                         net (fo=1, routed)           0.000    11.602    div0/out_tmp_reg[28]_i_25_n_0
    SLICE_X33Y30         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    11.716 r  div0/out_tmp_reg[28]_i_20/CO[3]
                         net (fo=1, routed)           0.000    11.716    div0/out_tmp_reg[28]_i_20_n_0
    SLICE_X33Y31         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    11.830 r  div0/out_tmp_reg[28]_i_15/CO[3]
                         net (fo=1, routed)           0.000    11.830    div0/out_tmp_reg[28]_i_15_n_0
    SLICE_X33Y32         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    11.944 r  div0/out_tmp_reg[28]_i_10/CO[3]
                         net (fo=1, routed)           0.000    11.944    div0/out_tmp_reg[28]_i_10_n_0
    SLICE_X33Y33         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    12.058 r  div0/out_tmp_reg[28]_i_5/CO[3]
                         net (fo=1, routed)           0.000    12.058    div0/out_tmp_reg[28]_i_5_n_0
    SLICE_X33Y34         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    12.172 r  div0/out_tmp_reg[28]_i_2/CO[3]
                         net (fo=1, routed)           0.000    12.172    div0/out_tmp_reg[28]_i_2_n_0
    SLICE_X33Y35         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.178    12.350 r  div0/out_tmp_reg[28]_i_1/CO[1]
                         net (fo=36, routed)          1.079    13.429    div0/p_1_in[28]
    SLICE_X37Y27         LUT3 (Prop_lut3_I0_O)        0.329    13.758 r  div0/out_tmp[27]_i_40/O
                         net (fo=1, routed)           0.000    13.758    div0/out_tmp[27]_i_40_n_0
    SLICE_X37Y27         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401    14.159 r  div0/out_tmp_reg[27]_i_35/CO[3]
                         net (fo=1, routed)           0.000    14.159    div0/out_tmp_reg[27]_i_35_n_0
    SLICE_X37Y28         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    14.273 r  div0/out_tmp_reg[27]_i_30/CO[3]
                         net (fo=1, routed)           0.000    14.273    div0/out_tmp_reg[27]_i_30_n_0
    SLICE_X37Y29         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    14.387 r  div0/out_tmp_reg[27]_i_25/CO[3]
                         net (fo=1, routed)           0.000    14.387    div0/out_tmp_reg[27]_i_25_n_0
    SLICE_X37Y30         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    14.501 r  div0/out_tmp_reg[27]_i_20/CO[3]
                         net (fo=1, routed)           0.000    14.501    div0/out_tmp_reg[27]_i_20_n_0
    SLICE_X37Y31         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    14.615 r  div0/out_tmp_reg[27]_i_15/CO[3]
                         net (fo=1, routed)           0.000    14.615    div0/out_tmp_reg[27]_i_15_n_0
    SLICE_X37Y32         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    14.729 r  div0/out_tmp_reg[27]_i_10/CO[3]
                         net (fo=1, routed)           0.000    14.729    div0/out_tmp_reg[27]_i_10_n_0
    SLICE_X37Y33         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    14.843 r  div0/out_tmp_reg[27]_i_5/CO[3]
                         net (fo=1, routed)           0.000    14.843    div0/out_tmp_reg[27]_i_5_n_0
    SLICE_X37Y34         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    14.957 r  div0/out_tmp_reg[27]_i_2/CO[3]
                         net (fo=1, routed)           0.000    14.957    div0/out_tmp_reg[27]_i_2_n_0
    SLICE_X37Y35         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.178    15.135 r  div0/out_tmp_reg[27]_i_1/CO[1]
                         net (fo=36, routed)          0.921    16.056    div0/p_1_in[27]
    SLICE_X42Y26         LUT3 (Prop_lut3_I0_O)        0.329    16.385 r  div0/out_tmp[26]_i_42/O
                         net (fo=1, routed)           0.000    16.385    div0/out_tmp[26]_i_42_n_0
    SLICE_X42Y26         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    16.918 r  div0/out_tmp_reg[26]_i_35/CO[3]
                         net (fo=1, routed)           0.000    16.918    div0/out_tmp_reg[26]_i_35_n_0
    SLICE_X42Y27         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    17.035 r  div0/out_tmp_reg[26]_i_30/CO[3]
                         net (fo=1, routed)           0.000    17.035    div0/out_tmp_reg[26]_i_30_n_0
    SLICE_X42Y28         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    17.152 r  div0/out_tmp_reg[26]_i_25/CO[3]
                         net (fo=1, routed)           0.000    17.152    div0/out_tmp_reg[26]_i_25_n_0
    SLICE_X42Y29         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    17.269 r  div0/out_tmp_reg[26]_i_20/CO[3]
                         net (fo=1, routed)           0.000    17.269    div0/out_tmp_reg[26]_i_20_n_0
    SLICE_X42Y30         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    17.386 r  div0/out_tmp_reg[26]_i_15/CO[3]
                         net (fo=1, routed)           0.000    17.386    div0/out_tmp_reg[26]_i_15_n_0
    SLICE_X42Y31         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    17.503 r  div0/out_tmp_reg[26]_i_10/CO[3]
                         net (fo=1, routed)           0.000    17.503    div0/out_tmp_reg[26]_i_10_n_0
    SLICE_X42Y32         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    17.620 r  div0/out_tmp_reg[26]_i_5/CO[3]
                         net (fo=1, routed)           0.000    17.620    div0/out_tmp_reg[26]_i_5_n_0
    SLICE_X42Y33         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    17.737 r  div0/out_tmp_reg[26]_i_2/CO[3]
                         net (fo=1, routed)           0.000    17.737    div0/out_tmp_reg[26]_i_2_n_0
    SLICE_X42Y34         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.179    17.916 r  div0/out_tmp_reg[26]_i_1/CO[1]
                         net (fo=36, routed)          0.898    18.814    div0/p_1_in[26]
    SLICE_X47Y26         LUT3 (Prop_lut3_I0_O)        0.332    19.146 r  div0/out_tmp[25]_i_42/O
                         net (fo=1, routed)           0.000    19.146    div0/out_tmp[25]_i_42_n_0
    SLICE_X47Y26         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    19.696 r  div0/out_tmp_reg[25]_i_35/CO[3]
                         net (fo=1, routed)           0.000    19.696    div0/out_tmp_reg[25]_i_35_n_0
    SLICE_X47Y27         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    19.810 r  div0/out_tmp_reg[25]_i_30/CO[3]
                         net (fo=1, routed)           0.000    19.810    div0/out_tmp_reg[25]_i_30_n_0
    SLICE_X47Y28         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    19.924 r  div0/out_tmp_reg[25]_i_25/CO[3]
                         net (fo=1, routed)           0.000    19.924    div0/out_tmp_reg[25]_i_25_n_0
    SLICE_X47Y29         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    20.038 r  div0/out_tmp_reg[25]_i_20/CO[3]
                         net (fo=1, routed)           0.000    20.038    div0/out_tmp_reg[25]_i_20_n_0
    SLICE_X47Y30         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    20.152 r  div0/out_tmp_reg[25]_i_15/CO[3]
                         net (fo=1, routed)           0.000    20.152    div0/out_tmp_reg[25]_i_15_n_0
    SLICE_X47Y31         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    20.266 r  div0/out_tmp_reg[25]_i_10/CO[3]
                         net (fo=1, routed)           0.000    20.266    div0/out_tmp_reg[25]_i_10_n_0
    SLICE_X47Y32         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    20.380 r  div0/out_tmp_reg[25]_i_5/CO[3]
                         net (fo=1, routed)           0.000    20.380    div0/out_tmp_reg[25]_i_5_n_0
    SLICE_X47Y33         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    20.494 r  div0/out_tmp_reg[25]_i_2/CO[3]
                         net (fo=1, routed)           0.000    20.494    div0/out_tmp_reg[25]_i_2_n_0
    SLICE_X47Y34         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    20.651 r  div0/out_tmp_reg[25]_i_1/CO[1]
                         net (fo=36, routed)          0.844    21.495    div0/p_1_in[25]
    SLICE_X44Y31         LUT3 (Prop_lut3_I0_O)        0.329    21.824 r  div0/out_tmp[24]_i_42/O
                         net (fo=1, routed)           0.000    21.824    div0/out_tmp[24]_i_42_n_0
    SLICE_X44Y31         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    22.374 r  div0/out_tmp_reg[24]_i_35/CO[3]
                         net (fo=1, routed)           0.000    22.374    div0/out_tmp_reg[24]_i_35_n_0
    SLICE_X44Y32         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    22.488 r  div0/out_tmp_reg[24]_i_30/CO[3]
                         net (fo=1, routed)           0.000    22.488    div0/out_tmp_reg[24]_i_30_n_0
    SLICE_X44Y33         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    22.602 r  div0/out_tmp_reg[24]_i_25/CO[3]
                         net (fo=1, routed)           0.000    22.602    div0/out_tmp_reg[24]_i_25_n_0
    SLICE_X44Y34         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    22.716 r  div0/out_tmp_reg[24]_i_20/CO[3]
                         net (fo=1, routed)           0.000    22.716    div0/out_tmp_reg[24]_i_20_n_0
    SLICE_X44Y35         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    22.830 r  div0/out_tmp_reg[24]_i_15/CO[3]
                         net (fo=1, routed)           0.000    22.830    div0/out_tmp_reg[24]_i_15_n_0
    SLICE_X44Y36         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    22.944 r  div0/out_tmp_reg[24]_i_10/CO[3]
                         net (fo=1, routed)           0.000    22.944    div0/out_tmp_reg[24]_i_10_n_0
    SLICE_X44Y37         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    23.058 r  div0/out_tmp_reg[24]_i_5/CO[3]
                         net (fo=1, routed)           0.000    23.058    div0/out_tmp_reg[24]_i_5_n_0
    SLICE_X44Y38         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    23.172 r  div0/out_tmp_reg[24]_i_2/CO[3]
                         net (fo=1, routed)           0.000    23.172    div0/out_tmp_reg[24]_i_2_n_0
    SLICE_X44Y39         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.178    23.350 r  div0/out_tmp_reg[24]_i_1/CO[1]
                         net (fo=36, routed)          0.984    24.334    div0/p_1_in[24]
    SLICE_X43Y32         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.785    25.119 r  div0/out_tmp_reg[23]_i_35/CO[3]
                         net (fo=1, routed)           0.000    25.119    div0/out_tmp_reg[23]_i_35_n_0
    SLICE_X43Y33         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    25.233 r  div0/out_tmp_reg[23]_i_30/CO[3]
                         net (fo=1, routed)           0.000    25.233    div0/out_tmp_reg[23]_i_30_n_0
    SLICE_X43Y34         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    25.347 r  div0/out_tmp_reg[23]_i_25/CO[3]
                         net (fo=1, routed)           0.000    25.347    div0/out_tmp_reg[23]_i_25_n_0
    SLICE_X43Y35         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    25.461 r  div0/out_tmp_reg[23]_i_20/CO[3]
                         net (fo=1, routed)           0.000    25.461    div0/out_tmp_reg[23]_i_20_n_0
    SLICE_X43Y36         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    25.575 r  div0/out_tmp_reg[23]_i_15/CO[3]
                         net (fo=1, routed)           0.000    25.575    div0/out_tmp_reg[23]_i_15_n_0
    SLICE_X43Y37         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    25.689 r  div0/out_tmp_reg[23]_i_10/CO[3]
                         net (fo=1, routed)           0.000    25.689    div0/out_tmp_reg[23]_i_10_n_0
    SLICE_X43Y38         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    25.803 r  div0/out_tmp_reg[23]_i_5/CO[3]
                         net (fo=1, routed)           0.000    25.803    div0/out_tmp_reg[23]_i_5_n_0
    SLICE_X43Y39         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    25.917 r  div0/out_tmp_reg[23]_i_2/CO[3]
                         net (fo=1, routed)           0.000    25.917    div0/out_tmp_reg[23]_i_2_n_0
    SLICE_X43Y40         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.178    26.095 r  div0/out_tmp_reg[23]_i_1/CO[1]
                         net (fo=36, routed)          1.046    27.141    div0/p_1_in[23]
    SLICE_X36Y31         LUT3 (Prop_lut3_I0_O)        0.329    27.470 r  div0/out_tmp[22]_i_42/O
                         net (fo=1, routed)           0.000    27.470    div0/out_tmp[22]_i_42_n_0
    SLICE_X36Y31         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    28.003 r  div0/out_tmp_reg[22]_i_35/CO[3]
                         net (fo=1, routed)           0.000    28.003    div0/out_tmp_reg[22]_i_35_n_0
    SLICE_X36Y32         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    28.120 r  div0/out_tmp_reg[22]_i_30/CO[3]
                         net (fo=1, routed)           0.000    28.120    div0/out_tmp_reg[22]_i_30_n_0
    SLICE_X36Y33         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    28.237 r  div0/out_tmp_reg[22]_i_25/CO[3]
                         net (fo=1, routed)           0.000    28.237    div0/out_tmp_reg[22]_i_25_n_0
    SLICE_X36Y34         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    28.354 r  div0/out_tmp_reg[22]_i_20/CO[3]
                         net (fo=1, routed)           0.000    28.354    div0/out_tmp_reg[22]_i_20_n_0
    SLICE_X36Y35         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    28.471 r  div0/out_tmp_reg[22]_i_15/CO[3]
                         net (fo=1, routed)           0.000    28.471    div0/out_tmp_reg[22]_i_15_n_0
    SLICE_X36Y36         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    28.588 r  div0/out_tmp_reg[22]_i_10/CO[3]
                         net (fo=1, routed)           0.000    28.588    div0/out_tmp_reg[22]_i_10_n_0
    SLICE_X36Y37         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    28.705 r  div0/out_tmp_reg[22]_i_5/CO[3]
                         net (fo=1, routed)           0.000    28.705    div0/out_tmp_reg[22]_i_5_n_0
    SLICE_X36Y38         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    28.822 r  div0/out_tmp_reg[22]_i_2/CO[3]
                         net (fo=1, routed)           0.000    28.822    div0/out_tmp_reg[22]_i_2_n_0
    SLICE_X36Y39         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.179    29.001 r  div0/out_tmp_reg[22]_i_1/CO[1]
                         net (fo=36, routed)          0.933    29.934    div0/p_1_in[22]
    SLICE_X34Y31         LUT3 (Prop_lut3_I0_O)        0.332    30.266 r  div0/out_tmp[21]_i_42/O
                         net (fo=1, routed)           0.000    30.266    div0/out_tmp[21]_i_42_n_0
    SLICE_X34Y31         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    30.799 r  div0/out_tmp_reg[21]_i_35/CO[3]
                         net (fo=1, routed)           0.000    30.799    div0/out_tmp_reg[21]_i_35_n_0
    SLICE_X34Y32         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    30.916 r  div0/out_tmp_reg[21]_i_30/CO[3]
                         net (fo=1, routed)           0.000    30.916    div0/out_tmp_reg[21]_i_30_n_0
    SLICE_X34Y33         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    31.033 r  div0/out_tmp_reg[21]_i_25/CO[3]
                         net (fo=1, routed)           0.000    31.033    div0/out_tmp_reg[21]_i_25_n_0
    SLICE_X34Y34         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    31.150 r  div0/out_tmp_reg[21]_i_20/CO[3]
                         net (fo=1, routed)           0.000    31.150    div0/out_tmp_reg[21]_i_20_n_0
    SLICE_X34Y35         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    31.267 r  div0/out_tmp_reg[21]_i_15/CO[3]
                         net (fo=1, routed)           0.000    31.267    div0/out_tmp_reg[21]_i_15_n_0
    SLICE_X34Y36         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    31.384 r  div0/out_tmp_reg[21]_i_10/CO[3]
                         net (fo=1, routed)           0.000    31.384    div0/out_tmp_reg[21]_i_10_n_0
    SLICE_X34Y37         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    31.501 r  div0/out_tmp_reg[21]_i_5/CO[3]
                         net (fo=1, routed)           0.000    31.501    div0/out_tmp_reg[21]_i_5_n_0
    SLICE_X34Y38         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    31.618 r  div0/out_tmp_reg[21]_i_2/CO[3]
                         net (fo=1, routed)           0.000    31.618    div0/out_tmp_reg[21]_i_2_n_0
    SLICE_X34Y39         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.179    31.797 r  div0/out_tmp_reg[21]_i_1/CO[1]
                         net (fo=36, routed)          0.901    32.698    div0/p_1_in[21]
    SLICE_X35Y34         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.788    33.486 r  div0/out_tmp_reg[20]_i_35/CO[3]
                         net (fo=1, routed)           0.000    33.486    div0/out_tmp_reg[20]_i_35_n_0
    SLICE_X35Y35         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    33.600 r  div0/out_tmp_reg[20]_i_30/CO[3]
                         net (fo=1, routed)           0.000    33.600    div0/out_tmp_reg[20]_i_30_n_0
    SLICE_X35Y36         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    33.714 r  div0/out_tmp_reg[20]_i_25/CO[3]
                         net (fo=1, routed)           0.000    33.714    div0/out_tmp_reg[20]_i_25_n_0
    SLICE_X35Y37         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    33.828 r  div0/out_tmp_reg[20]_i_20/CO[3]
                         net (fo=1, routed)           0.000    33.828    div0/out_tmp_reg[20]_i_20_n_0
    SLICE_X35Y38         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    33.942 r  div0/out_tmp_reg[20]_i_15/CO[3]
                         net (fo=1, routed)           0.000    33.942    div0/out_tmp_reg[20]_i_15_n_0
    SLICE_X35Y39         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    34.056 r  div0/out_tmp_reg[20]_i_10/CO[3]
                         net (fo=1, routed)           0.000    34.056    div0/out_tmp_reg[20]_i_10_n_0
    SLICE_X35Y40         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    34.170 r  div0/out_tmp_reg[20]_i_5/CO[3]
                         net (fo=1, routed)           0.000    34.170    div0/out_tmp_reg[20]_i_5_n_0
    SLICE_X35Y41         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    34.284 r  div0/out_tmp_reg[20]_i_2/CO[3]
                         net (fo=1, routed)           0.000    34.284    div0/out_tmp_reg[20]_i_2_n_0
    SLICE_X35Y42         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.178    34.462 r  div0/out_tmp_reg[20]_i_1/CO[1]
                         net (fo=36, routed)          0.944    35.407    div0/p_1_in[20]
    SLICE_X37Y37         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.785    36.192 r  div0/out_tmp_reg[19]_i_35/CO[3]
                         net (fo=1, routed)           0.000    36.192    div0/out_tmp_reg[19]_i_35_n_0
    SLICE_X37Y38         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    36.306 r  div0/out_tmp_reg[19]_i_30/CO[3]
                         net (fo=1, routed)           0.000    36.306    div0/out_tmp_reg[19]_i_30_n_0
    SLICE_X37Y39         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    36.420 r  div0/out_tmp_reg[19]_i_25/CO[3]
                         net (fo=1, routed)           0.000    36.420    div0/out_tmp_reg[19]_i_25_n_0
    SLICE_X37Y40         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    36.534 r  div0/out_tmp_reg[19]_i_20/CO[3]
                         net (fo=1, routed)           0.000    36.534    div0/out_tmp_reg[19]_i_20_n_0
    SLICE_X37Y41         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    36.648 r  div0/out_tmp_reg[19]_i_15/CO[3]
                         net (fo=1, routed)           0.000    36.648    div0/out_tmp_reg[19]_i_15_n_0
    SLICE_X37Y42         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    36.762 r  div0/out_tmp_reg[19]_i_10/CO[3]
                         net (fo=1, routed)           0.000    36.762    div0/out_tmp_reg[19]_i_10_n_0
    SLICE_X37Y43         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    36.876 r  div0/out_tmp_reg[19]_i_5/CO[3]
                         net (fo=1, routed)           0.000    36.876    div0/out_tmp_reg[19]_i_5_n_0
    SLICE_X37Y44         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    36.990 r  div0/out_tmp_reg[19]_i_2/CO[3]
                         net (fo=1, routed)           0.000    36.990    div0/out_tmp_reg[19]_i_2_n_0
    SLICE_X37Y45         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.178    37.168 r  div0/out_tmp_reg[19]_i_1/CO[1]
                         net (fo=36, routed)          0.887    38.055    div0/p_1_in[19]
    SLICE_X39Y41         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.785    38.840 r  div0/out_tmp_reg[18]_i_35/CO[3]
                         net (fo=1, routed)           0.000    38.840    div0/out_tmp_reg[18]_i_35_n_0
    SLICE_X39Y42         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    38.954 r  div0/out_tmp_reg[18]_i_30/CO[3]
                         net (fo=1, routed)           0.000    38.954    div0/out_tmp_reg[18]_i_30_n_0
    SLICE_X39Y43         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    39.068 r  div0/out_tmp_reg[18]_i_25/CO[3]
                         net (fo=1, routed)           0.000    39.068    div0/out_tmp_reg[18]_i_25_n_0
    SLICE_X39Y44         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    39.182 r  div0/out_tmp_reg[18]_i_20/CO[3]
                         net (fo=1, routed)           0.000    39.182    div0/out_tmp_reg[18]_i_20_n_0
    SLICE_X39Y45         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    39.296 r  div0/out_tmp_reg[18]_i_15/CO[3]
                         net (fo=1, routed)           0.000    39.296    div0/out_tmp_reg[18]_i_15_n_0
    SLICE_X39Y46         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    39.410 r  div0/out_tmp_reg[18]_i_10/CO[3]
                         net (fo=1, routed)           0.000    39.410    div0/out_tmp_reg[18]_i_10_n_0
    SLICE_X39Y47         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    39.524 r  div0/out_tmp_reg[18]_i_5/CO[3]
                         net (fo=1, routed)           0.000    39.524    div0/out_tmp_reg[18]_i_5_n_0
    SLICE_X39Y48         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    39.638 r  div0/out_tmp_reg[18]_i_2/CO[3]
                         net (fo=1, routed)           0.000    39.638    div0/out_tmp_reg[18]_i_2_n_0
    SLICE_X39Y49         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.178    39.816 r  div0/out_tmp_reg[18]_i_1/CO[1]
                         net (fo=36, routed)          0.650    40.466    div0/p_1_in[18]
    SLICE_X38Y48         LUT3 (Prop_lut3_I0_O)        0.329    40.795 r  div0/out_tmp[17]_i_42/O
                         net (fo=1, routed)           0.000    40.795    div0/out_tmp[17]_i_42_n_0
    SLICE_X38Y48         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    41.328 r  div0/out_tmp_reg[17]_i_35/CO[3]
                         net (fo=1, routed)           0.000    41.328    div0/out_tmp_reg[17]_i_35_n_0
    SLICE_X38Y49         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    41.445 r  div0/out_tmp_reg[17]_i_30/CO[3]
                         net (fo=1, routed)           0.001    41.446    div0/out_tmp_reg[17]_i_30_n_0
    SLICE_X38Y50         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    41.563 r  div0/out_tmp_reg[17]_i_25/CO[3]
                         net (fo=1, routed)           0.000    41.563    div0/out_tmp_reg[17]_i_25_n_0
    SLICE_X38Y51         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    41.680 r  div0/out_tmp_reg[17]_i_20/CO[3]
                         net (fo=1, routed)           0.000    41.680    div0/out_tmp_reg[17]_i_20_n_0
    SLICE_X38Y52         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    41.797 r  div0/out_tmp_reg[17]_i_15/CO[3]
                         net (fo=1, routed)           0.000    41.797    div0/out_tmp_reg[17]_i_15_n_0
    SLICE_X38Y53         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    41.914 r  div0/out_tmp_reg[17]_i_10/CO[3]
                         net (fo=1, routed)           0.000    41.914    div0/out_tmp_reg[17]_i_10_n_0
    SLICE_X38Y54         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    42.031 r  div0/out_tmp_reg[17]_i_5/CO[3]
                         net (fo=1, routed)           0.000    42.031    div0/out_tmp_reg[17]_i_5_n_0
    SLICE_X38Y55         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    42.148 r  div0/out_tmp_reg[17]_i_2/CO[3]
                         net (fo=1, routed)           0.000    42.148    div0/out_tmp_reg[17]_i_2_n_0
    SLICE_X38Y56         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.179    42.327 r  div0/out_tmp_reg[17]_i_1/CO[1]
                         net (fo=36, routed)          0.627    42.954    div0/p_1_in[17]
    SLICE_X37Y55         LUT3 (Prop_lut3_I0_O)        0.332    43.286 r  div0/out_tmp[16]_i_42/O
                         net (fo=1, routed)           0.000    43.286    div0/out_tmp[16]_i_42_n_0
    SLICE_X37Y55         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    43.836 r  div0/out_tmp_reg[16]_i_35/CO[3]
                         net (fo=1, routed)           0.000    43.836    div0/out_tmp_reg[16]_i_35_n_0
    SLICE_X37Y56         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    43.950 r  div0/out_tmp_reg[16]_i_30/CO[3]
                         net (fo=1, routed)           0.000    43.950    div0/out_tmp_reg[16]_i_30_n_0
    SLICE_X37Y57         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    44.064 r  div0/out_tmp_reg[16]_i_25/CO[3]
                         net (fo=1, routed)           0.000    44.064    div0/out_tmp_reg[16]_i_25_n_0
    SLICE_X37Y58         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    44.178 r  div0/out_tmp_reg[16]_i_20/CO[3]
                         net (fo=1, routed)           0.000    44.178    div0/out_tmp_reg[16]_i_20_n_0
    SLICE_X37Y59         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    44.292 r  div0/out_tmp_reg[16]_i_15/CO[3]
                         net (fo=1, routed)           0.000    44.292    div0/out_tmp_reg[16]_i_15_n_0
    SLICE_X37Y60         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    44.406 r  div0/out_tmp_reg[16]_i_10/CO[3]
                         net (fo=1, routed)           0.000    44.406    div0/out_tmp_reg[16]_i_10_n_0
    SLICE_X37Y61         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    44.520 r  div0/out_tmp_reg[16]_i_5/CO[3]
                         net (fo=1, routed)           0.000    44.520    div0/out_tmp_reg[16]_i_5_n_0
    SLICE_X37Y62         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    44.634 r  div0/out_tmp_reg[16]_i_2/CO[3]
                         net (fo=1, routed)           0.000    44.634    div0/out_tmp_reg[16]_i_2_n_0
    SLICE_X37Y63         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.178    44.812 r  div0/out_tmp_reg[16]_i_1/CO[1]
                         net (fo=36, routed)          0.675    45.487    div0/p_1_in[16]
    SLICE_X38Y62         LUT3 (Prop_lut3_I0_O)        0.329    45.816 r  div0/out_tmp[15]_i_42/O
                         net (fo=1, routed)           0.000    45.816    div0/out_tmp[15]_i_42_n_0
    SLICE_X38Y62         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    46.349 r  div0/out_tmp_reg[15]_i_35/CO[3]
                         net (fo=1, routed)           0.000    46.349    div0/out_tmp_reg[15]_i_35_n_0
    SLICE_X38Y63         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    46.466 r  div0/out_tmp_reg[15]_i_30/CO[3]
                         net (fo=1, routed)           0.000    46.466    div0/out_tmp_reg[15]_i_30_n_0
    SLICE_X38Y64         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    46.583 r  div0/out_tmp_reg[15]_i_25/CO[3]
                         net (fo=1, routed)           0.000    46.583    div0/out_tmp_reg[15]_i_25_n_0
    SLICE_X38Y65         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    46.700 r  div0/out_tmp_reg[15]_i_20/CO[3]
                         net (fo=1, routed)           0.000    46.700    div0/out_tmp_reg[15]_i_20_n_0
    SLICE_X38Y66         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    46.817 r  div0/out_tmp_reg[15]_i_15/CO[3]
                         net (fo=1, routed)           0.000    46.817    div0/out_tmp_reg[15]_i_15_n_0
    SLICE_X38Y67         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    46.934 r  div0/out_tmp_reg[15]_i_10/CO[3]
                         net (fo=1, routed)           0.000    46.934    div0/out_tmp_reg[15]_i_10_n_0
    SLICE_X38Y68         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    47.051 r  div0/out_tmp_reg[15]_i_5/CO[3]
                         net (fo=1, routed)           0.000    47.051    div0/out_tmp_reg[15]_i_5_n_0
    SLICE_X38Y69         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    47.168 r  div0/out_tmp_reg[15]_i_2/CO[3]
                         net (fo=1, routed)           0.000    47.168    div0/out_tmp_reg[15]_i_2_n_0
    SLICE_X38Y70         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.179    47.347 r  div0/out_tmp_reg[15]_i_1/CO[1]
                         net (fo=36, routed)          0.843    48.190    div0/p_1_in[15]
    SLICE_X37Y68         LUT3 (Prop_lut3_I0_O)        0.332    48.522 r  div0/out_tmp[14]_i_42/O
                         net (fo=1, routed)           0.000    48.522    div0/out_tmp[14]_i_42_n_0
    SLICE_X37Y68         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    49.072 r  div0/out_tmp_reg[14]_i_35/CO[3]
                         net (fo=1, routed)           0.000    49.072    div0/out_tmp_reg[14]_i_35_n_0
    SLICE_X37Y69         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    49.186 r  div0/out_tmp_reg[14]_i_30/CO[3]
                         net (fo=1, routed)           0.000    49.186    div0/out_tmp_reg[14]_i_30_n_0
    SLICE_X37Y70         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    49.300 r  div0/out_tmp_reg[14]_i_25/CO[3]
                         net (fo=1, routed)           0.000    49.300    div0/out_tmp_reg[14]_i_25_n_0
    SLICE_X37Y71         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    49.414 r  div0/out_tmp_reg[14]_i_20/CO[3]
                         net (fo=1, routed)           0.000    49.414    div0/out_tmp_reg[14]_i_20_n_0
    SLICE_X37Y72         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    49.528 r  div0/out_tmp_reg[14]_i_15/CO[3]
                         net (fo=1, routed)           0.000    49.528    div0/out_tmp_reg[14]_i_15_n_0
    SLICE_X37Y73         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    49.642 r  div0/out_tmp_reg[14]_i_10/CO[3]
                         net (fo=1, routed)           0.000    49.642    div0/out_tmp_reg[14]_i_10_n_0
    SLICE_X37Y74         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    49.756 r  div0/out_tmp_reg[14]_i_5/CO[3]
                         net (fo=1, routed)           0.009    49.765    div0/out_tmp_reg[14]_i_5_n_0
    SLICE_X37Y75         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    49.879 r  div0/out_tmp_reg[14]_i_2/CO[3]
                         net (fo=1, routed)           0.000    49.879    div0/out_tmp_reg[14]_i_2_n_0
    SLICE_X37Y76         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.178    50.057 r  div0/out_tmp_reg[14]_i_1/CO[1]
                         net (fo=36, routed)          0.587    50.644    div0/p_1_in[14]
    SLICE_X38Y75         LUT3 (Prop_lut3_I0_O)        0.329    50.973 r  div0/out_tmp[13]_i_42/O
                         net (fo=1, routed)           0.000    50.973    div0/out_tmp[13]_i_42_n_0
    SLICE_X38Y75         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    51.506 r  div0/out_tmp_reg[13]_i_35/CO[3]
                         net (fo=1, routed)           0.000    51.506    div0/out_tmp_reg[13]_i_35_n_0
    SLICE_X38Y76         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    51.623 r  div0/out_tmp_reg[13]_i_30/CO[3]
                         net (fo=1, routed)           0.000    51.623    div0/out_tmp_reg[13]_i_30_n_0
    SLICE_X38Y77         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    51.740 r  div0/out_tmp_reg[13]_i_25/CO[3]
                         net (fo=1, routed)           0.000    51.740    div0/out_tmp_reg[13]_i_25_n_0
    SLICE_X38Y78         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    51.857 r  div0/out_tmp_reg[13]_i_20/CO[3]
                         net (fo=1, routed)           0.000    51.857    div0/out_tmp_reg[13]_i_20_n_0
    SLICE_X38Y79         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    51.974 r  div0/out_tmp_reg[13]_i_15/CO[3]
                         net (fo=1, routed)           0.000    51.974    div0/out_tmp_reg[13]_i_15_n_0
    SLICE_X38Y80         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    52.091 r  div0/out_tmp_reg[13]_i_10/CO[3]
                         net (fo=1, routed)           0.000    52.091    div0/out_tmp_reg[13]_i_10_n_0
    SLICE_X38Y81         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    52.208 r  div0/out_tmp_reg[13]_i_5/CO[3]
                         net (fo=1, routed)           0.000    52.208    div0/out_tmp_reg[13]_i_5_n_0
    SLICE_X38Y82         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    52.325 r  div0/out_tmp_reg[13]_i_2/CO[3]
                         net (fo=1, routed)           0.000    52.325    div0/out_tmp_reg[13]_i_2_n_0
    SLICE_X38Y83         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    52.482 r  div0/out_tmp_reg[13]_i_1/CO[1]
                         net (fo=36, routed)          0.717    53.199    div0/p_1_in[13]
    SLICE_X37Y82         LUT3 (Prop_lut3_I0_O)        0.332    53.531 r  div0/out_tmp[12]_i_42/O
                         net (fo=1, routed)           0.000    53.531    div0/out_tmp[12]_i_42_n_0
    SLICE_X37Y82         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    54.081 r  div0/out_tmp_reg[12]_i_35/CO[3]
                         net (fo=1, routed)           0.000    54.081    div0/out_tmp_reg[12]_i_35_n_0
    SLICE_X37Y83         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    54.195 r  div0/out_tmp_reg[12]_i_30/CO[3]
                         net (fo=1, routed)           0.000    54.195    div0/out_tmp_reg[12]_i_30_n_0
    SLICE_X37Y84         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    54.309 r  div0/out_tmp_reg[12]_i_25/CO[3]
                         net (fo=1, routed)           0.000    54.309    div0/out_tmp_reg[12]_i_25_n_0
    SLICE_X37Y85         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    54.423 r  div0/out_tmp_reg[12]_i_20/CO[3]
                         net (fo=1, routed)           0.000    54.423    div0/out_tmp_reg[12]_i_20_n_0
    SLICE_X37Y86         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    54.537 r  div0/out_tmp_reg[12]_i_15/CO[3]
                         net (fo=1, routed)           0.000    54.537    div0/out_tmp_reg[12]_i_15_n_0
    SLICE_X37Y87         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    54.651 r  div0/out_tmp_reg[12]_i_10/CO[3]
                         net (fo=1, routed)           0.000    54.651    div0/out_tmp_reg[12]_i_10_n_0
    SLICE_X37Y88         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    54.765 r  div0/out_tmp_reg[12]_i_5/CO[3]
                         net (fo=1, routed)           0.000    54.765    div0/out_tmp_reg[12]_i_5_n_0
    SLICE_X37Y89         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    54.879 r  div0/out_tmp_reg[12]_i_2/CO[3]
                         net (fo=1, routed)           0.000    54.879    div0/out_tmp_reg[12]_i_2_n_0
    SLICE_X37Y90         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.178    55.057 r  div0/out_tmp_reg[12]_i_1/CO[1]
                         net (fo=36, routed)          0.577    55.634    div0/p_1_in[12]
    SLICE_X38Y89         LUT3 (Prop_lut3_I0_O)        0.329    55.963 r  div0/out_tmp[11]_i_42/O
                         net (fo=1, routed)           0.000    55.963    div0/out_tmp[11]_i_42_n_0
    SLICE_X38Y89         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    56.496 r  div0/out_tmp_reg[11]_i_35/CO[3]
                         net (fo=1, routed)           0.000    56.496    div0/out_tmp_reg[11]_i_35_n_0
    SLICE_X38Y90         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    56.613 r  div0/out_tmp_reg[11]_i_30/CO[3]
                         net (fo=1, routed)           0.000    56.613    div0/out_tmp_reg[11]_i_30_n_0
    SLICE_X38Y91         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    56.730 r  div0/out_tmp_reg[11]_i_25/CO[3]
                         net (fo=1, routed)           0.000    56.730    div0/out_tmp_reg[11]_i_25_n_0
    SLICE_X38Y92         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    56.847 r  div0/out_tmp_reg[11]_i_20/CO[3]
                         net (fo=1, routed)           0.000    56.847    div0/out_tmp_reg[11]_i_20_n_0
    SLICE_X38Y93         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    56.964 r  div0/out_tmp_reg[11]_i_15/CO[3]
                         net (fo=1, routed)           0.000    56.964    div0/out_tmp_reg[11]_i_15_n_0
    SLICE_X38Y94         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    57.081 r  div0/out_tmp_reg[11]_i_10/CO[3]
                         net (fo=1, routed)           0.000    57.081    div0/out_tmp_reg[11]_i_10_n_0
    SLICE_X38Y95         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    57.198 r  div0/out_tmp_reg[11]_i_5/CO[3]
                         net (fo=1, routed)           0.000    57.198    div0/out_tmp_reg[11]_i_5_n_0
    SLICE_X38Y96         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    57.315 r  div0/out_tmp_reg[11]_i_2/CO[3]
                         net (fo=1, routed)           0.000    57.315    div0/out_tmp_reg[11]_i_2_n_0
    SLICE_X38Y97         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    57.472 r  div0/out_tmp_reg[11]_i_1/CO[1]
                         net (fo=36, routed)          0.814    58.286    div0/p_1_in[11]
    SLICE_X37Y95         LUT3 (Prop_lut3_I0_O)        0.332    58.618 r  div0/out_tmp[10]_i_42/O
                         net (fo=1, routed)           0.000    58.618    div0/out_tmp[10]_i_42_n_0
    SLICE_X37Y95         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    59.168 r  div0/out_tmp_reg[10]_i_35/CO[3]
                         net (fo=1, routed)           0.000    59.168    div0/out_tmp_reg[10]_i_35_n_0
    SLICE_X37Y96         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    59.282 r  div0/out_tmp_reg[10]_i_30/CO[3]
                         net (fo=1, routed)           0.000    59.282    div0/out_tmp_reg[10]_i_30_n_0
    SLICE_X37Y97         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    59.396 r  div0/out_tmp_reg[10]_i_25/CO[3]
                         net (fo=1, routed)           0.000    59.396    div0/out_tmp_reg[10]_i_25_n_0
    SLICE_X37Y98         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    59.510 r  div0/out_tmp_reg[10]_i_20/CO[3]
                         net (fo=1, routed)           0.000    59.510    div0/out_tmp_reg[10]_i_20_n_0
    SLICE_X37Y99         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    59.624 r  div0/out_tmp_reg[10]_i_15/CO[3]
                         net (fo=1, routed)           0.001    59.624    div0/out_tmp_reg[10]_i_15_n_0
    SLICE_X37Y100        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    59.738 r  div0/out_tmp_reg[10]_i_10/CO[3]
                         net (fo=1, routed)           0.000    59.738    div0/out_tmp_reg[10]_i_10_n_0
    SLICE_X37Y101        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    59.852 r  div0/out_tmp_reg[10]_i_5/CO[3]
                         net (fo=1, routed)           0.000    59.852    div0/out_tmp_reg[10]_i_5_n_0
    SLICE_X37Y102        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    59.966 r  div0/out_tmp_reg[10]_i_2/CO[3]
                         net (fo=1, routed)           0.000    59.966    div0/out_tmp_reg[10]_i_2_n_0
    SLICE_X37Y103        CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.178    60.144 r  div0/out_tmp_reg[10]_i_1/CO[1]
                         net (fo=36, routed)          0.587    60.731    div0/p_1_in[10]
    SLICE_X38Y102        LUT3 (Prop_lut3_I0_O)        0.329    61.060 r  div0/out_tmp[9]_i_42/O
                         net (fo=1, routed)           0.000    61.060    div0/out_tmp[9]_i_42_n_0
    SLICE_X38Y102        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    61.593 r  div0/out_tmp_reg[9]_i_35/CO[3]
                         net (fo=1, routed)           0.000    61.593    div0/out_tmp_reg[9]_i_35_n_0
    SLICE_X38Y103        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    61.710 r  div0/out_tmp_reg[9]_i_30/CO[3]
                         net (fo=1, routed)           0.000    61.710    div0/out_tmp_reg[9]_i_30_n_0
    SLICE_X38Y104        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    61.827 r  div0/out_tmp_reg[9]_i_25/CO[3]
                         net (fo=1, routed)           0.000    61.827    div0/out_tmp_reg[9]_i_25_n_0
    SLICE_X38Y105        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    61.944 r  div0/out_tmp_reg[9]_i_20/CO[3]
                         net (fo=1, routed)           0.000    61.944    div0/out_tmp_reg[9]_i_20_n_0
    SLICE_X38Y106        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    62.061 r  div0/out_tmp_reg[9]_i_15/CO[3]
                         net (fo=1, routed)           0.000    62.061    div0/out_tmp_reg[9]_i_15_n_0
    SLICE_X38Y107        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    62.178 r  div0/out_tmp_reg[9]_i_10/CO[3]
                         net (fo=1, routed)           0.000    62.178    div0/out_tmp_reg[9]_i_10_n_0
    SLICE_X38Y108        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    62.295 r  div0/out_tmp_reg[9]_i_5/CO[3]
                         net (fo=1, routed)           0.000    62.295    div0/out_tmp_reg[9]_i_5_n_0
    SLICE_X38Y109        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    62.412 r  div0/out_tmp_reg[9]_i_2/CO[3]
                         net (fo=1, routed)           0.000    62.412    div0/out_tmp_reg[9]_i_2_n_0
    SLICE_X38Y110        CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    62.569 r  div0/out_tmp_reg[9]_i_1/CO[1]
                         net (fo=36, routed)          0.654    63.224    div0/p_1_in[9]
    SLICE_X39Y109        LUT3 (Prop_lut3_I0_O)        0.332    63.556 r  div0/out_tmp[8]_i_42/O
                         net (fo=1, routed)           0.000    63.556    div0/out_tmp[8]_i_42_n_0
    SLICE_X39Y109        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    64.106 r  div0/out_tmp_reg[8]_i_35/CO[3]
                         net (fo=1, routed)           0.000    64.106    div0/out_tmp_reg[8]_i_35_n_0
    SLICE_X39Y110        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    64.220 r  div0/out_tmp_reg[8]_i_30/CO[3]
                         net (fo=1, routed)           0.000    64.220    div0/out_tmp_reg[8]_i_30_n_0
    SLICE_X39Y111        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    64.334 r  div0/out_tmp_reg[8]_i_25/CO[3]
                         net (fo=1, routed)           0.000    64.334    div0/out_tmp_reg[8]_i_25_n_0
    SLICE_X39Y112        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    64.448 r  div0/out_tmp_reg[8]_i_20/CO[3]
                         net (fo=1, routed)           0.000    64.448    div0/out_tmp_reg[8]_i_20_n_0
    SLICE_X39Y113        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    64.562 r  div0/out_tmp_reg[8]_i_15/CO[3]
                         net (fo=1, routed)           0.000    64.562    div0/out_tmp_reg[8]_i_15_n_0
    SLICE_X39Y114        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    64.676 r  div0/out_tmp_reg[8]_i_10/CO[3]
                         net (fo=1, routed)           0.000    64.676    div0/out_tmp_reg[8]_i_10_n_0
    SLICE_X39Y115        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    64.790 r  div0/out_tmp_reg[8]_i_5/CO[3]
                         net (fo=1, routed)           0.000    64.790    div0/out_tmp_reg[8]_i_5_n_0
    SLICE_X39Y116        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    64.904 r  div0/out_tmp_reg[8]_i_2/CO[3]
                         net (fo=1, routed)           0.000    64.904    div0/out_tmp_reg[8]_i_2_n_0
    SLICE_X39Y117        CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.178    65.082 r  div0/out_tmp_reg[8]_i_1/CO[1]
                         net (fo=36, routed)          0.660    65.741    div0/p_1_in[8]
    SLICE_X37Y116        LUT3 (Prop_lut3_I0_O)        0.329    66.070 r  div0/out_tmp[7]_i_42/O
                         net (fo=1, routed)           0.000    66.070    div0/out_tmp[7]_i_42_n_0
    SLICE_X37Y116        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    66.620 r  div0/out_tmp_reg[7]_i_35/CO[3]
                         net (fo=1, routed)           0.000    66.620    div0/out_tmp_reg[7]_i_35_n_0
    SLICE_X37Y117        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    66.734 r  div0/out_tmp_reg[7]_i_30/CO[3]
                         net (fo=1, routed)           0.000    66.734    div0/out_tmp_reg[7]_i_30_n_0
    SLICE_X37Y118        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    66.848 r  div0/out_tmp_reg[7]_i_25/CO[3]
                         net (fo=1, routed)           0.000    66.848    div0/out_tmp_reg[7]_i_25_n_0
    SLICE_X37Y119        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    66.962 r  div0/out_tmp_reg[7]_i_20/CO[3]
                         net (fo=1, routed)           0.000    66.962    div0/out_tmp_reg[7]_i_20_n_0
    SLICE_X37Y120        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    67.076 r  div0/out_tmp_reg[7]_i_15/CO[3]
                         net (fo=1, routed)           0.000    67.076    div0/out_tmp_reg[7]_i_15_n_0
    SLICE_X37Y121        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    67.190 r  div0/out_tmp_reg[7]_i_10/CO[3]
                         net (fo=1, routed)           0.000    67.190    div0/out_tmp_reg[7]_i_10_n_0
    SLICE_X37Y122        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    67.304 r  div0/out_tmp_reg[7]_i_5/CO[3]
                         net (fo=1, routed)           0.000    67.304    div0/out_tmp_reg[7]_i_5_n_0
    SLICE_X37Y123        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    67.418 r  div0/out_tmp_reg[7]_i_2/CO[3]
                         net (fo=1, routed)           0.000    67.418    div0/out_tmp_reg[7]_i_2_n_0
    SLICE_X37Y124        CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.178    67.596 r  div0/out_tmp_reg[7]_i_1/CO[1]
                         net (fo=36, routed)          0.603    68.199    div0/p_1_in[7]
    SLICE_X38Y123        LUT3 (Prop_lut3_I0_O)        0.329    68.528 r  div0/out_tmp[6]_i_42/O
                         net (fo=1, routed)           0.000    68.528    div0/out_tmp[6]_i_42_n_0
    SLICE_X38Y123        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    69.061 r  div0/out_tmp_reg[6]_i_35/CO[3]
                         net (fo=1, routed)           0.000    69.061    div0/out_tmp_reg[6]_i_35_n_0
    SLICE_X38Y124        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    69.178 r  div0/out_tmp_reg[6]_i_30/CO[3]
                         net (fo=1, routed)           0.009    69.187    div0/out_tmp_reg[6]_i_30_n_0
    SLICE_X38Y125        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    69.304 r  div0/out_tmp_reg[6]_i_25/CO[3]
                         net (fo=1, routed)           0.000    69.304    div0/out_tmp_reg[6]_i_25_n_0
    SLICE_X38Y126        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    69.421 r  div0/out_tmp_reg[6]_i_20/CO[3]
                         net (fo=1, routed)           0.000    69.421    div0/out_tmp_reg[6]_i_20_n_0
    SLICE_X38Y127        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    69.538 r  div0/out_tmp_reg[6]_i_15/CO[3]
                         net (fo=1, routed)           0.000    69.538    div0/out_tmp_reg[6]_i_15_n_0
    SLICE_X38Y128        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    69.655 r  div0/out_tmp_reg[6]_i_10/CO[3]
                         net (fo=1, routed)           0.000    69.655    div0/out_tmp_reg[6]_i_10_n_0
    SLICE_X38Y129        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    69.772 r  div0/out_tmp_reg[6]_i_5/CO[3]
                         net (fo=1, routed)           0.000    69.772    div0/out_tmp_reg[6]_i_5_n_0
    SLICE_X38Y130        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    69.889 r  div0/out_tmp_reg[6]_i_2/CO[3]
                         net (fo=1, routed)           0.000    69.889    div0/out_tmp_reg[6]_i_2_n_0
    SLICE_X38Y131        CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.179    70.068 r  div0/out_tmp_reg[6]_i_1/CO[1]
                         net (fo=36, routed)          0.646    70.715    div0/p_1_in[6]
    SLICE_X37Y130        LUT3 (Prop_lut3_I0_O)        0.332    71.047 r  div0/out_tmp[5]_i_42/O
                         net (fo=1, routed)           0.000    71.047    div0/out_tmp[5]_i_42_n_0
    SLICE_X37Y130        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    71.597 r  div0/out_tmp_reg[5]_i_35/CO[3]
                         net (fo=1, routed)           0.000    71.597    div0/out_tmp_reg[5]_i_35_n_0
    SLICE_X37Y131        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    71.711 r  div0/out_tmp_reg[5]_i_30/CO[3]
                         net (fo=1, routed)           0.000    71.711    div0/out_tmp_reg[5]_i_30_n_0
    SLICE_X37Y132        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    71.825 r  div0/out_tmp_reg[5]_i_25/CO[3]
                         net (fo=1, routed)           0.000    71.825    div0/out_tmp_reg[5]_i_25_n_0
    SLICE_X37Y133        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    71.939 r  div0/out_tmp_reg[5]_i_20/CO[3]
                         net (fo=1, routed)           0.000    71.939    div0/out_tmp_reg[5]_i_20_n_0
    SLICE_X37Y134        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    72.053 r  div0/out_tmp_reg[5]_i_15/CO[3]
                         net (fo=1, routed)           0.000    72.053    div0/out_tmp_reg[5]_i_15_n_0
    SLICE_X37Y135        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    72.167 r  div0/out_tmp_reg[5]_i_10/CO[3]
                         net (fo=1, routed)           0.000    72.167    div0/out_tmp_reg[5]_i_10_n_0
    SLICE_X37Y136        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    72.281 r  div0/out_tmp_reg[5]_i_5/CO[3]
                         net (fo=1, routed)           0.000    72.281    div0/out_tmp_reg[5]_i_5_n_0
    SLICE_X37Y137        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    72.395 r  div0/out_tmp_reg[5]_i_2/CO[3]
                         net (fo=1, routed)           0.000    72.395    div0/out_tmp_reg[5]_i_2_n_0
    SLICE_X37Y138        CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.178    72.573 r  div0/out_tmp_reg[5]_i_1/CO[1]
                         net (fo=36, routed)          0.000    72.573    div0/p_1_in[5]
    SLICE_X37Y138        FDRE                                         r  div0/out_tmp_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        7.000     7.000 r  
                                                      0.000     7.000 r  clk (IN)
                         net (fo=762, unset)          0.924     7.924    div0/clk
    SLICE_X37Y138        FDRE                                         r  div0/out_tmp_reg[5]/C
                         clock pessimism              0.000     7.924    
                         clock uncertainty           -0.035     7.889    
    SLICE_X37Y138        FDRE (Setup_fdre_C_D)        0.017     7.906    div0/out_tmp_reg[5]
  -------------------------------------------------------------------
                         required time                          7.906    
                         arrival time                         -72.573    
  -------------------------------------------------------------------
                         slack                                -64.667    

Slack (VIOLATED) :        -62.113ns  (required time - arrival time)
  Source:                 div0/rtmp_reg[31]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@3.500ns period=7.000ns})
  Destination:            div0/out_tmp_reg[6]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@3.500ns period=7.000ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            7.000ns  (clk rise@7.000ns - clk rise@0.000ns)
  Data Path Delay:        69.095ns  (logic 48.017ns (69.494%)  route 21.079ns (30.506%))
  Logic Levels:           254  (CARRY4=233 LUT2=1 LUT3=20)
  Clock Path Skew:        -0.049ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.924ns = ( 7.924 - 7.000 ) 
    Source Clock Delay      (SCD):    0.973ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=762, unset)          0.973     0.973    div0/clk
    SLICE_X37Y24         FDRE                                         r  div0/rtmp_reg[31]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y24         FDRE (Prop_fdre_C_Q)         0.419     1.392 r  div0/rtmp_reg[31]/Q
                         net (fo=2, routed)           0.407     1.799    div0/rtmp[31]
    SLICE_X39Y24         LUT2 (Prop_lut2_I1_O)        0.299     2.098 r  div0/out_tmp[31]_i_41/O
                         net (fo=1, routed)           0.000     2.098    div0/out_tmp[31]_i_41_n_0
    SLICE_X39Y24         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532     2.630 r  div0/out_tmp_reg[31]_i_33/CO[3]
                         net (fo=1, routed)           0.009     2.639    div0/out_tmp_reg[31]_i_33_n_0
    SLICE_X39Y25         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     2.753 r  div0/out_tmp_reg[31]_i_28/CO[3]
                         net (fo=1, routed)           0.000     2.753    div0/out_tmp_reg[31]_i_28_n_0
    SLICE_X39Y26         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     2.867 r  div0/out_tmp_reg[31]_i_23/CO[3]
                         net (fo=1, routed)           0.000     2.867    div0/out_tmp_reg[31]_i_23_n_0
    SLICE_X39Y27         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     2.981 r  div0/out_tmp_reg[31]_i_18/CO[3]
                         net (fo=1, routed)           0.000     2.981    div0/out_tmp_reg[31]_i_18_n_0
    SLICE_X39Y28         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     3.095 r  div0/out_tmp_reg[31]_i_13/CO[3]
                         net (fo=1, routed)           0.000     3.095    div0/out_tmp_reg[31]_i_13_n_0
    SLICE_X39Y29         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     3.209 r  div0/out_tmp_reg[31]_i_8/CO[3]
                         net (fo=1, routed)           0.000     3.209    div0/out_tmp_reg[31]_i_8_n_0
    SLICE_X39Y30         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     3.323 r  div0/out_tmp_reg[31]_i_3/CO[3]
                         net (fo=1, routed)           0.000     3.323    div0/out_tmp_reg[31]_i_3_n_0
    SLICE_X39Y31         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     3.437 r  div0/out_tmp_reg[31]_i_2/CO[3]
                         net (fo=1, routed)           0.000     3.437    div0/out_tmp_reg[31]_i_2_n_0
    SLICE_X39Y32         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.293     3.730 r  div0/out_tmp_reg[31]_i_1/CO[0]
                         net (fo=36, routed)          1.088     4.818    div0/p_1_in[31]
    SLICE_X40Y27         LUT3 (Prop_lut3_I0_O)        0.373     5.191 r  div0/out_tmp[30]_i_38/O
                         net (fo=1, routed)           0.000     5.191    div0/out_tmp[30]_i_38_n_0
    SLICE_X40Y27         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     5.741 r  div0/out_tmp_reg[30]_i_30/CO[3]
                         net (fo=1, routed)           0.000     5.741    div0/out_tmp_reg[30]_i_30_n_0
    SLICE_X40Y28         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     5.855 r  div0/out_tmp_reg[30]_i_25/CO[3]
                         net (fo=1, routed)           0.000     5.855    div0/out_tmp_reg[30]_i_25_n_0
    SLICE_X40Y29         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     5.969 r  div0/out_tmp_reg[30]_i_20/CO[3]
                         net (fo=1, routed)           0.000     5.969    div0/out_tmp_reg[30]_i_20_n_0
    SLICE_X40Y30         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     6.083 r  div0/out_tmp_reg[30]_i_15/CO[3]
                         net (fo=1, routed)           0.000     6.083    div0/out_tmp_reg[30]_i_15_n_0
    SLICE_X40Y31         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     6.197 r  div0/out_tmp_reg[30]_i_10/CO[3]
                         net (fo=1, routed)           0.000     6.197    div0/out_tmp_reg[30]_i_10_n_0
    SLICE_X40Y32         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     6.311 r  div0/out_tmp_reg[30]_i_5/CO[3]
                         net (fo=1, routed)           0.000     6.311    div0/out_tmp_reg[30]_i_5_n_0
    SLICE_X40Y33         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     6.425 r  div0/out_tmp_reg[30]_i_2/CO[3]
                         net (fo=1, routed)           0.000     6.425    div0/out_tmp_reg[30]_i_2_n_0
    SLICE_X40Y34         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.178     6.603 r  div0/out_tmp_reg[30]_i_1/CO[1]
                         net (fo=36, routed)          1.047     7.651    div0/p_1_in[30]
    SLICE_X38Y26         LUT3 (Prop_lut3_I0_O)        0.329     7.980 r  div0/out_tmp[29]_i_42/O
                         net (fo=1, routed)           0.000     7.980    div0/out_tmp[29]_i_42_n_0
    SLICE_X38Y26         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533     8.513 r  div0/out_tmp_reg[29]_i_35/CO[3]
                         net (fo=1, routed)           0.000     8.513    div0/out_tmp_reg[29]_i_35_n_0
    SLICE_X38Y27         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     8.630 r  div0/out_tmp_reg[29]_i_30/CO[3]
                         net (fo=1, routed)           0.000     8.630    div0/out_tmp_reg[29]_i_30_n_0
    SLICE_X38Y28         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     8.747 r  div0/out_tmp_reg[29]_i_25/CO[3]
                         net (fo=1, routed)           0.000     8.747    div0/out_tmp_reg[29]_i_25_n_0
    SLICE_X38Y29         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     8.864 r  div0/out_tmp_reg[29]_i_20/CO[3]
                         net (fo=1, routed)           0.000     8.864    div0/out_tmp_reg[29]_i_20_n_0
    SLICE_X38Y30         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     8.981 r  div0/out_tmp_reg[29]_i_15/CO[3]
                         net (fo=1, routed)           0.000     8.981    div0/out_tmp_reg[29]_i_15_n_0
    SLICE_X38Y31         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     9.098 r  div0/out_tmp_reg[29]_i_10/CO[3]
                         net (fo=1, routed)           0.000     9.098    div0/out_tmp_reg[29]_i_10_n_0
    SLICE_X38Y32         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     9.215 r  div0/out_tmp_reg[29]_i_5/CO[3]
                         net (fo=1, routed)           0.000     9.215    div0/out_tmp_reg[29]_i_5_n_0
    SLICE_X38Y33         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     9.332 r  div0/out_tmp_reg[29]_i_2/CO[3]
                         net (fo=1, routed)           0.000     9.332    div0/out_tmp_reg[29]_i_2_n_0
    SLICE_X38Y34         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.179     9.511 r  div0/out_tmp_reg[29]_i_1/CO[1]
                         net (fo=36, routed)          1.075    10.586    div0/p_1_in[29]
    SLICE_X33Y27         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.788    11.374 r  div0/out_tmp_reg[28]_i_35/CO[3]
                         net (fo=1, routed)           0.000    11.374    div0/out_tmp_reg[28]_i_35_n_0
    SLICE_X33Y28         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    11.488 r  div0/out_tmp_reg[28]_i_30/CO[3]
                         net (fo=1, routed)           0.000    11.488    div0/out_tmp_reg[28]_i_30_n_0
    SLICE_X33Y29         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    11.602 r  div0/out_tmp_reg[28]_i_25/CO[3]
                         net (fo=1, routed)           0.000    11.602    div0/out_tmp_reg[28]_i_25_n_0
    SLICE_X33Y30         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    11.716 r  div0/out_tmp_reg[28]_i_20/CO[3]
                         net (fo=1, routed)           0.000    11.716    div0/out_tmp_reg[28]_i_20_n_0
    SLICE_X33Y31         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    11.830 r  div0/out_tmp_reg[28]_i_15/CO[3]
                         net (fo=1, routed)           0.000    11.830    div0/out_tmp_reg[28]_i_15_n_0
    SLICE_X33Y32         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    11.944 r  div0/out_tmp_reg[28]_i_10/CO[3]
                         net (fo=1, routed)           0.000    11.944    div0/out_tmp_reg[28]_i_10_n_0
    SLICE_X33Y33         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    12.058 r  div0/out_tmp_reg[28]_i_5/CO[3]
                         net (fo=1, routed)           0.000    12.058    div0/out_tmp_reg[28]_i_5_n_0
    SLICE_X33Y34         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    12.172 r  div0/out_tmp_reg[28]_i_2/CO[3]
                         net (fo=1, routed)           0.000    12.172    div0/out_tmp_reg[28]_i_2_n_0
    SLICE_X33Y35         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.178    12.350 r  div0/out_tmp_reg[28]_i_1/CO[1]
                         net (fo=36, routed)          1.079    13.429    div0/p_1_in[28]
    SLICE_X37Y27         LUT3 (Prop_lut3_I0_O)        0.329    13.758 r  div0/out_tmp[27]_i_40/O
                         net (fo=1, routed)           0.000    13.758    div0/out_tmp[27]_i_40_n_0
    SLICE_X37Y27         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401    14.159 r  div0/out_tmp_reg[27]_i_35/CO[3]
                         net (fo=1, routed)           0.000    14.159    div0/out_tmp_reg[27]_i_35_n_0
    SLICE_X37Y28         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    14.273 r  div0/out_tmp_reg[27]_i_30/CO[3]
                         net (fo=1, routed)           0.000    14.273    div0/out_tmp_reg[27]_i_30_n_0
    SLICE_X37Y29         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    14.387 r  div0/out_tmp_reg[27]_i_25/CO[3]
                         net (fo=1, routed)           0.000    14.387    div0/out_tmp_reg[27]_i_25_n_0
    SLICE_X37Y30         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    14.501 r  div0/out_tmp_reg[27]_i_20/CO[3]
                         net (fo=1, routed)           0.000    14.501    div0/out_tmp_reg[27]_i_20_n_0
    SLICE_X37Y31         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    14.615 r  div0/out_tmp_reg[27]_i_15/CO[3]
                         net (fo=1, routed)           0.000    14.615    div0/out_tmp_reg[27]_i_15_n_0
    SLICE_X37Y32         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    14.729 r  div0/out_tmp_reg[27]_i_10/CO[3]
                         net (fo=1, routed)           0.000    14.729    div0/out_tmp_reg[27]_i_10_n_0
    SLICE_X37Y33         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    14.843 r  div0/out_tmp_reg[27]_i_5/CO[3]
                         net (fo=1, routed)           0.000    14.843    div0/out_tmp_reg[27]_i_5_n_0
    SLICE_X37Y34         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    14.957 r  div0/out_tmp_reg[27]_i_2/CO[3]
                         net (fo=1, routed)           0.000    14.957    div0/out_tmp_reg[27]_i_2_n_0
    SLICE_X37Y35         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.178    15.135 r  div0/out_tmp_reg[27]_i_1/CO[1]
                         net (fo=36, routed)          0.921    16.056    div0/p_1_in[27]
    SLICE_X42Y26         LUT3 (Prop_lut3_I0_O)        0.329    16.385 r  div0/out_tmp[26]_i_42/O
                         net (fo=1, routed)           0.000    16.385    div0/out_tmp[26]_i_42_n_0
    SLICE_X42Y26         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    16.918 r  div0/out_tmp_reg[26]_i_35/CO[3]
                         net (fo=1, routed)           0.000    16.918    div0/out_tmp_reg[26]_i_35_n_0
    SLICE_X42Y27         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    17.035 r  div0/out_tmp_reg[26]_i_30/CO[3]
                         net (fo=1, routed)           0.000    17.035    div0/out_tmp_reg[26]_i_30_n_0
    SLICE_X42Y28         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    17.152 r  div0/out_tmp_reg[26]_i_25/CO[3]
                         net (fo=1, routed)           0.000    17.152    div0/out_tmp_reg[26]_i_25_n_0
    SLICE_X42Y29         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    17.269 r  div0/out_tmp_reg[26]_i_20/CO[3]
                         net (fo=1, routed)           0.000    17.269    div0/out_tmp_reg[26]_i_20_n_0
    SLICE_X42Y30         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    17.386 r  div0/out_tmp_reg[26]_i_15/CO[3]
                         net (fo=1, routed)           0.000    17.386    div0/out_tmp_reg[26]_i_15_n_0
    SLICE_X42Y31         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    17.503 r  div0/out_tmp_reg[26]_i_10/CO[3]
                         net (fo=1, routed)           0.000    17.503    div0/out_tmp_reg[26]_i_10_n_0
    SLICE_X42Y32         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    17.620 r  div0/out_tmp_reg[26]_i_5/CO[3]
                         net (fo=1, routed)           0.000    17.620    div0/out_tmp_reg[26]_i_5_n_0
    SLICE_X42Y33         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    17.737 r  div0/out_tmp_reg[26]_i_2/CO[3]
                         net (fo=1, routed)           0.000    17.737    div0/out_tmp_reg[26]_i_2_n_0
    SLICE_X42Y34         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.179    17.916 r  div0/out_tmp_reg[26]_i_1/CO[1]
                         net (fo=36, routed)          0.898    18.814    div0/p_1_in[26]
    SLICE_X47Y26         LUT3 (Prop_lut3_I0_O)        0.332    19.146 r  div0/out_tmp[25]_i_42/O
                         net (fo=1, routed)           0.000    19.146    div0/out_tmp[25]_i_42_n_0
    SLICE_X47Y26         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    19.696 r  div0/out_tmp_reg[25]_i_35/CO[3]
                         net (fo=1, routed)           0.000    19.696    div0/out_tmp_reg[25]_i_35_n_0
    SLICE_X47Y27         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    19.810 r  div0/out_tmp_reg[25]_i_30/CO[3]
                         net (fo=1, routed)           0.000    19.810    div0/out_tmp_reg[25]_i_30_n_0
    SLICE_X47Y28         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    19.924 r  div0/out_tmp_reg[25]_i_25/CO[3]
                         net (fo=1, routed)           0.000    19.924    div0/out_tmp_reg[25]_i_25_n_0
    SLICE_X47Y29         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    20.038 r  div0/out_tmp_reg[25]_i_20/CO[3]
                         net (fo=1, routed)           0.000    20.038    div0/out_tmp_reg[25]_i_20_n_0
    SLICE_X47Y30         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    20.152 r  div0/out_tmp_reg[25]_i_15/CO[3]
                         net (fo=1, routed)           0.000    20.152    div0/out_tmp_reg[25]_i_15_n_0
    SLICE_X47Y31         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    20.266 r  div0/out_tmp_reg[25]_i_10/CO[3]
                         net (fo=1, routed)           0.000    20.266    div0/out_tmp_reg[25]_i_10_n_0
    SLICE_X47Y32         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    20.380 r  div0/out_tmp_reg[25]_i_5/CO[3]
                         net (fo=1, routed)           0.000    20.380    div0/out_tmp_reg[25]_i_5_n_0
    SLICE_X47Y33         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    20.494 r  div0/out_tmp_reg[25]_i_2/CO[3]
                         net (fo=1, routed)           0.000    20.494    div0/out_tmp_reg[25]_i_2_n_0
    SLICE_X47Y34         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    20.651 r  div0/out_tmp_reg[25]_i_1/CO[1]
                         net (fo=36, routed)          0.844    21.495    div0/p_1_in[25]
    SLICE_X44Y31         LUT3 (Prop_lut3_I0_O)        0.329    21.824 r  div0/out_tmp[24]_i_42/O
                         net (fo=1, routed)           0.000    21.824    div0/out_tmp[24]_i_42_n_0
    SLICE_X44Y31         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    22.374 r  div0/out_tmp_reg[24]_i_35/CO[3]
                         net (fo=1, routed)           0.000    22.374    div0/out_tmp_reg[24]_i_35_n_0
    SLICE_X44Y32         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    22.488 r  div0/out_tmp_reg[24]_i_30/CO[3]
                         net (fo=1, routed)           0.000    22.488    div0/out_tmp_reg[24]_i_30_n_0
    SLICE_X44Y33         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    22.602 r  div0/out_tmp_reg[24]_i_25/CO[3]
                         net (fo=1, routed)           0.000    22.602    div0/out_tmp_reg[24]_i_25_n_0
    SLICE_X44Y34         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    22.716 r  div0/out_tmp_reg[24]_i_20/CO[3]
                         net (fo=1, routed)           0.000    22.716    div0/out_tmp_reg[24]_i_20_n_0
    SLICE_X44Y35         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    22.830 r  div0/out_tmp_reg[24]_i_15/CO[3]
                         net (fo=1, routed)           0.000    22.830    div0/out_tmp_reg[24]_i_15_n_0
    SLICE_X44Y36         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    22.944 r  div0/out_tmp_reg[24]_i_10/CO[3]
                         net (fo=1, routed)           0.000    22.944    div0/out_tmp_reg[24]_i_10_n_0
    SLICE_X44Y37         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    23.058 r  div0/out_tmp_reg[24]_i_5/CO[3]
                         net (fo=1, routed)           0.000    23.058    div0/out_tmp_reg[24]_i_5_n_0
    SLICE_X44Y38         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    23.172 r  div0/out_tmp_reg[24]_i_2/CO[3]
                         net (fo=1, routed)           0.000    23.172    div0/out_tmp_reg[24]_i_2_n_0
    SLICE_X44Y39         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.178    23.350 r  div0/out_tmp_reg[24]_i_1/CO[1]
                         net (fo=36, routed)          0.984    24.334    div0/p_1_in[24]
    SLICE_X43Y32         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.785    25.119 r  div0/out_tmp_reg[23]_i_35/CO[3]
                         net (fo=1, routed)           0.000    25.119    div0/out_tmp_reg[23]_i_35_n_0
    SLICE_X43Y33         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    25.233 r  div0/out_tmp_reg[23]_i_30/CO[3]
                         net (fo=1, routed)           0.000    25.233    div0/out_tmp_reg[23]_i_30_n_0
    SLICE_X43Y34         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    25.347 r  div0/out_tmp_reg[23]_i_25/CO[3]
                         net (fo=1, routed)           0.000    25.347    div0/out_tmp_reg[23]_i_25_n_0
    SLICE_X43Y35         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    25.461 r  div0/out_tmp_reg[23]_i_20/CO[3]
                         net (fo=1, routed)           0.000    25.461    div0/out_tmp_reg[23]_i_20_n_0
    SLICE_X43Y36         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    25.575 r  div0/out_tmp_reg[23]_i_15/CO[3]
                         net (fo=1, routed)           0.000    25.575    div0/out_tmp_reg[23]_i_15_n_0
    SLICE_X43Y37         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    25.689 r  div0/out_tmp_reg[23]_i_10/CO[3]
                         net (fo=1, routed)           0.000    25.689    div0/out_tmp_reg[23]_i_10_n_0
    SLICE_X43Y38         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    25.803 r  div0/out_tmp_reg[23]_i_5/CO[3]
                         net (fo=1, routed)           0.000    25.803    div0/out_tmp_reg[23]_i_5_n_0
    SLICE_X43Y39         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    25.917 r  div0/out_tmp_reg[23]_i_2/CO[3]
                         net (fo=1, routed)           0.000    25.917    div0/out_tmp_reg[23]_i_2_n_0
    SLICE_X43Y40         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.178    26.095 r  div0/out_tmp_reg[23]_i_1/CO[1]
                         net (fo=36, routed)          1.046    27.141    div0/p_1_in[23]
    SLICE_X36Y31         LUT3 (Prop_lut3_I0_O)        0.329    27.470 r  div0/out_tmp[22]_i_42/O
                         net (fo=1, routed)           0.000    27.470    div0/out_tmp[22]_i_42_n_0
    SLICE_X36Y31         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    28.003 r  div0/out_tmp_reg[22]_i_35/CO[3]
                         net (fo=1, routed)           0.000    28.003    div0/out_tmp_reg[22]_i_35_n_0
    SLICE_X36Y32         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    28.120 r  div0/out_tmp_reg[22]_i_30/CO[3]
                         net (fo=1, routed)           0.000    28.120    div0/out_tmp_reg[22]_i_30_n_0
    SLICE_X36Y33         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    28.237 r  div0/out_tmp_reg[22]_i_25/CO[3]
                         net (fo=1, routed)           0.000    28.237    div0/out_tmp_reg[22]_i_25_n_0
    SLICE_X36Y34         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    28.354 r  div0/out_tmp_reg[22]_i_20/CO[3]
                         net (fo=1, routed)           0.000    28.354    div0/out_tmp_reg[22]_i_20_n_0
    SLICE_X36Y35         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    28.471 r  div0/out_tmp_reg[22]_i_15/CO[3]
                         net (fo=1, routed)           0.000    28.471    div0/out_tmp_reg[22]_i_15_n_0
    SLICE_X36Y36         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    28.588 r  div0/out_tmp_reg[22]_i_10/CO[3]
                         net (fo=1, routed)           0.000    28.588    div0/out_tmp_reg[22]_i_10_n_0
    SLICE_X36Y37         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    28.705 r  div0/out_tmp_reg[22]_i_5/CO[3]
                         net (fo=1, routed)           0.000    28.705    div0/out_tmp_reg[22]_i_5_n_0
    SLICE_X36Y38         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    28.822 r  div0/out_tmp_reg[22]_i_2/CO[3]
                         net (fo=1, routed)           0.000    28.822    div0/out_tmp_reg[22]_i_2_n_0
    SLICE_X36Y39         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.179    29.001 r  div0/out_tmp_reg[22]_i_1/CO[1]
                         net (fo=36, routed)          0.933    29.934    div0/p_1_in[22]
    SLICE_X34Y31         LUT3 (Prop_lut3_I0_O)        0.332    30.266 r  div0/out_tmp[21]_i_42/O
                         net (fo=1, routed)           0.000    30.266    div0/out_tmp[21]_i_42_n_0
    SLICE_X34Y31         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    30.799 r  div0/out_tmp_reg[21]_i_35/CO[3]
                         net (fo=1, routed)           0.000    30.799    div0/out_tmp_reg[21]_i_35_n_0
    SLICE_X34Y32         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    30.916 r  div0/out_tmp_reg[21]_i_30/CO[3]
                         net (fo=1, routed)           0.000    30.916    div0/out_tmp_reg[21]_i_30_n_0
    SLICE_X34Y33         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    31.033 r  div0/out_tmp_reg[21]_i_25/CO[3]
                         net (fo=1, routed)           0.000    31.033    div0/out_tmp_reg[21]_i_25_n_0
    SLICE_X34Y34         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    31.150 r  div0/out_tmp_reg[21]_i_20/CO[3]
                         net (fo=1, routed)           0.000    31.150    div0/out_tmp_reg[21]_i_20_n_0
    SLICE_X34Y35         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    31.267 r  div0/out_tmp_reg[21]_i_15/CO[3]
                         net (fo=1, routed)           0.000    31.267    div0/out_tmp_reg[21]_i_15_n_0
    SLICE_X34Y36         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    31.384 r  div0/out_tmp_reg[21]_i_10/CO[3]
                         net (fo=1, routed)           0.000    31.384    div0/out_tmp_reg[21]_i_10_n_0
    SLICE_X34Y37         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    31.501 r  div0/out_tmp_reg[21]_i_5/CO[3]
                         net (fo=1, routed)           0.000    31.501    div0/out_tmp_reg[21]_i_5_n_0
    SLICE_X34Y38         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    31.618 r  div0/out_tmp_reg[21]_i_2/CO[3]
                         net (fo=1, routed)           0.000    31.618    div0/out_tmp_reg[21]_i_2_n_0
    SLICE_X34Y39         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.179    31.797 r  div0/out_tmp_reg[21]_i_1/CO[1]
                         net (fo=36, routed)          0.901    32.698    div0/p_1_in[21]
    SLICE_X35Y34         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.788    33.486 r  div0/out_tmp_reg[20]_i_35/CO[3]
                         net (fo=1, routed)           0.000    33.486    div0/out_tmp_reg[20]_i_35_n_0
    SLICE_X35Y35         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    33.600 r  div0/out_tmp_reg[20]_i_30/CO[3]
                         net (fo=1, routed)           0.000    33.600    div0/out_tmp_reg[20]_i_30_n_0
    SLICE_X35Y36         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    33.714 r  div0/out_tmp_reg[20]_i_25/CO[3]
                         net (fo=1, routed)           0.000    33.714    div0/out_tmp_reg[20]_i_25_n_0
    SLICE_X35Y37         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    33.828 r  div0/out_tmp_reg[20]_i_20/CO[3]
                         net (fo=1, routed)           0.000    33.828    div0/out_tmp_reg[20]_i_20_n_0
    SLICE_X35Y38         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    33.942 r  div0/out_tmp_reg[20]_i_15/CO[3]
                         net (fo=1, routed)           0.000    33.942    div0/out_tmp_reg[20]_i_15_n_0
    SLICE_X35Y39         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    34.056 r  div0/out_tmp_reg[20]_i_10/CO[3]
                         net (fo=1, routed)           0.000    34.056    div0/out_tmp_reg[20]_i_10_n_0
    SLICE_X35Y40         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    34.170 r  div0/out_tmp_reg[20]_i_5/CO[3]
                         net (fo=1, routed)           0.000    34.170    div0/out_tmp_reg[20]_i_5_n_0
    SLICE_X35Y41         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    34.284 r  div0/out_tmp_reg[20]_i_2/CO[3]
                         net (fo=1, routed)           0.000    34.284    div0/out_tmp_reg[20]_i_2_n_0
    SLICE_X35Y42         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.178    34.462 r  div0/out_tmp_reg[20]_i_1/CO[1]
                         net (fo=36, routed)          0.944    35.407    div0/p_1_in[20]
    SLICE_X37Y37         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.785    36.192 r  div0/out_tmp_reg[19]_i_35/CO[3]
                         net (fo=1, routed)           0.000    36.192    div0/out_tmp_reg[19]_i_35_n_0
    SLICE_X37Y38         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    36.306 r  div0/out_tmp_reg[19]_i_30/CO[3]
                         net (fo=1, routed)           0.000    36.306    div0/out_tmp_reg[19]_i_30_n_0
    SLICE_X37Y39         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    36.420 r  div0/out_tmp_reg[19]_i_25/CO[3]
                         net (fo=1, routed)           0.000    36.420    div0/out_tmp_reg[19]_i_25_n_0
    SLICE_X37Y40         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    36.534 r  div0/out_tmp_reg[19]_i_20/CO[3]
                         net (fo=1, routed)           0.000    36.534    div0/out_tmp_reg[19]_i_20_n_0
    SLICE_X37Y41         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    36.648 r  div0/out_tmp_reg[19]_i_15/CO[3]
                         net (fo=1, routed)           0.000    36.648    div0/out_tmp_reg[19]_i_15_n_0
    SLICE_X37Y42         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    36.762 r  div0/out_tmp_reg[19]_i_10/CO[3]
                         net (fo=1, routed)           0.000    36.762    div0/out_tmp_reg[19]_i_10_n_0
    SLICE_X37Y43         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    36.876 r  div0/out_tmp_reg[19]_i_5/CO[3]
                         net (fo=1, routed)           0.000    36.876    div0/out_tmp_reg[19]_i_5_n_0
    SLICE_X37Y44         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    36.990 r  div0/out_tmp_reg[19]_i_2/CO[3]
                         net (fo=1, routed)           0.000    36.990    div0/out_tmp_reg[19]_i_2_n_0
    SLICE_X37Y45         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.178    37.168 r  div0/out_tmp_reg[19]_i_1/CO[1]
                         net (fo=36, routed)          0.887    38.055    div0/p_1_in[19]
    SLICE_X39Y41         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.785    38.840 r  div0/out_tmp_reg[18]_i_35/CO[3]
                         net (fo=1, routed)           0.000    38.840    div0/out_tmp_reg[18]_i_35_n_0
    SLICE_X39Y42         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    38.954 r  div0/out_tmp_reg[18]_i_30/CO[3]
                         net (fo=1, routed)           0.000    38.954    div0/out_tmp_reg[18]_i_30_n_0
    SLICE_X39Y43         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    39.068 r  div0/out_tmp_reg[18]_i_25/CO[3]
                         net (fo=1, routed)           0.000    39.068    div0/out_tmp_reg[18]_i_25_n_0
    SLICE_X39Y44         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    39.182 r  div0/out_tmp_reg[18]_i_20/CO[3]
                         net (fo=1, routed)           0.000    39.182    div0/out_tmp_reg[18]_i_20_n_0
    SLICE_X39Y45         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    39.296 r  div0/out_tmp_reg[18]_i_15/CO[3]
                         net (fo=1, routed)           0.000    39.296    div0/out_tmp_reg[18]_i_15_n_0
    SLICE_X39Y46         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    39.410 r  div0/out_tmp_reg[18]_i_10/CO[3]
                         net (fo=1, routed)           0.000    39.410    div0/out_tmp_reg[18]_i_10_n_0
    SLICE_X39Y47         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    39.524 r  div0/out_tmp_reg[18]_i_5/CO[3]
                         net (fo=1, routed)           0.000    39.524    div0/out_tmp_reg[18]_i_5_n_0
    SLICE_X39Y48         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    39.638 r  div0/out_tmp_reg[18]_i_2/CO[3]
                         net (fo=1, routed)           0.000    39.638    div0/out_tmp_reg[18]_i_2_n_0
    SLICE_X39Y49         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.178    39.816 r  div0/out_tmp_reg[18]_i_1/CO[1]
                         net (fo=36, routed)          0.650    40.466    div0/p_1_in[18]
    SLICE_X38Y48         LUT3 (Prop_lut3_I0_O)        0.329    40.795 r  div0/out_tmp[17]_i_42/O
                         net (fo=1, routed)           0.000    40.795    div0/out_tmp[17]_i_42_n_0
    SLICE_X38Y48         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    41.328 r  div0/out_tmp_reg[17]_i_35/CO[3]
                         net (fo=1, routed)           0.000    41.328    div0/out_tmp_reg[17]_i_35_n_0
    SLICE_X38Y49         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    41.445 r  div0/out_tmp_reg[17]_i_30/CO[3]
                         net (fo=1, routed)           0.001    41.446    div0/out_tmp_reg[17]_i_30_n_0
    SLICE_X38Y50         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    41.563 r  div0/out_tmp_reg[17]_i_25/CO[3]
                         net (fo=1, routed)           0.000    41.563    div0/out_tmp_reg[17]_i_25_n_0
    SLICE_X38Y51         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    41.680 r  div0/out_tmp_reg[17]_i_20/CO[3]
                         net (fo=1, routed)           0.000    41.680    div0/out_tmp_reg[17]_i_20_n_0
    SLICE_X38Y52         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    41.797 r  div0/out_tmp_reg[17]_i_15/CO[3]
                         net (fo=1, routed)           0.000    41.797    div0/out_tmp_reg[17]_i_15_n_0
    SLICE_X38Y53         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    41.914 r  div0/out_tmp_reg[17]_i_10/CO[3]
                         net (fo=1, routed)           0.000    41.914    div0/out_tmp_reg[17]_i_10_n_0
    SLICE_X38Y54         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    42.031 r  div0/out_tmp_reg[17]_i_5/CO[3]
                         net (fo=1, routed)           0.000    42.031    div0/out_tmp_reg[17]_i_5_n_0
    SLICE_X38Y55         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    42.148 r  div0/out_tmp_reg[17]_i_2/CO[3]
                         net (fo=1, routed)           0.000    42.148    div0/out_tmp_reg[17]_i_2_n_0
    SLICE_X38Y56         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.179    42.327 r  div0/out_tmp_reg[17]_i_1/CO[1]
                         net (fo=36, routed)          0.627    42.954    div0/p_1_in[17]
    SLICE_X37Y55         LUT3 (Prop_lut3_I0_O)        0.332    43.286 r  div0/out_tmp[16]_i_42/O
                         net (fo=1, routed)           0.000    43.286    div0/out_tmp[16]_i_42_n_0
    SLICE_X37Y55         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    43.836 r  div0/out_tmp_reg[16]_i_35/CO[3]
                         net (fo=1, routed)           0.000    43.836    div0/out_tmp_reg[16]_i_35_n_0
    SLICE_X37Y56         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    43.950 r  div0/out_tmp_reg[16]_i_30/CO[3]
                         net (fo=1, routed)           0.000    43.950    div0/out_tmp_reg[16]_i_30_n_0
    SLICE_X37Y57         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    44.064 r  div0/out_tmp_reg[16]_i_25/CO[3]
                         net (fo=1, routed)           0.000    44.064    div0/out_tmp_reg[16]_i_25_n_0
    SLICE_X37Y58         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    44.178 r  div0/out_tmp_reg[16]_i_20/CO[3]
                         net (fo=1, routed)           0.000    44.178    div0/out_tmp_reg[16]_i_20_n_0
    SLICE_X37Y59         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    44.292 r  div0/out_tmp_reg[16]_i_15/CO[3]
                         net (fo=1, routed)           0.000    44.292    div0/out_tmp_reg[16]_i_15_n_0
    SLICE_X37Y60         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    44.406 r  div0/out_tmp_reg[16]_i_10/CO[3]
                         net (fo=1, routed)           0.000    44.406    div0/out_tmp_reg[16]_i_10_n_0
    SLICE_X37Y61         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    44.520 r  div0/out_tmp_reg[16]_i_5/CO[3]
                         net (fo=1, routed)           0.000    44.520    div0/out_tmp_reg[16]_i_5_n_0
    SLICE_X37Y62         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    44.634 r  div0/out_tmp_reg[16]_i_2/CO[3]
                         net (fo=1, routed)           0.000    44.634    div0/out_tmp_reg[16]_i_2_n_0
    SLICE_X37Y63         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.178    44.812 r  div0/out_tmp_reg[16]_i_1/CO[1]
                         net (fo=36, routed)          0.675    45.487    div0/p_1_in[16]
    SLICE_X38Y62         LUT3 (Prop_lut3_I0_O)        0.329    45.816 r  div0/out_tmp[15]_i_42/O
                         net (fo=1, routed)           0.000    45.816    div0/out_tmp[15]_i_42_n_0
    SLICE_X38Y62         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    46.349 r  div0/out_tmp_reg[15]_i_35/CO[3]
                         net (fo=1, routed)           0.000    46.349    div0/out_tmp_reg[15]_i_35_n_0
    SLICE_X38Y63         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    46.466 r  div0/out_tmp_reg[15]_i_30/CO[3]
                         net (fo=1, routed)           0.000    46.466    div0/out_tmp_reg[15]_i_30_n_0
    SLICE_X38Y64         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    46.583 r  div0/out_tmp_reg[15]_i_25/CO[3]
                         net (fo=1, routed)           0.000    46.583    div0/out_tmp_reg[15]_i_25_n_0
    SLICE_X38Y65         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    46.700 r  div0/out_tmp_reg[15]_i_20/CO[3]
                         net (fo=1, routed)           0.000    46.700    div0/out_tmp_reg[15]_i_20_n_0
    SLICE_X38Y66         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    46.817 r  div0/out_tmp_reg[15]_i_15/CO[3]
                         net (fo=1, routed)           0.000    46.817    div0/out_tmp_reg[15]_i_15_n_0
    SLICE_X38Y67         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    46.934 r  div0/out_tmp_reg[15]_i_10/CO[3]
                         net (fo=1, routed)           0.000    46.934    div0/out_tmp_reg[15]_i_10_n_0
    SLICE_X38Y68         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    47.051 r  div0/out_tmp_reg[15]_i_5/CO[3]
                         net (fo=1, routed)           0.000    47.051    div0/out_tmp_reg[15]_i_5_n_0
    SLICE_X38Y69         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    47.168 r  div0/out_tmp_reg[15]_i_2/CO[3]
                         net (fo=1, routed)           0.000    47.168    div0/out_tmp_reg[15]_i_2_n_0
    SLICE_X38Y70         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.179    47.347 r  div0/out_tmp_reg[15]_i_1/CO[1]
                         net (fo=36, routed)          0.843    48.190    div0/p_1_in[15]
    SLICE_X37Y68         LUT3 (Prop_lut3_I0_O)        0.332    48.522 r  div0/out_tmp[14]_i_42/O
                         net (fo=1, routed)           0.000    48.522    div0/out_tmp[14]_i_42_n_0
    SLICE_X37Y68         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    49.072 r  div0/out_tmp_reg[14]_i_35/CO[3]
                         net (fo=1, routed)           0.000    49.072    div0/out_tmp_reg[14]_i_35_n_0
    SLICE_X37Y69         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    49.186 r  div0/out_tmp_reg[14]_i_30/CO[3]
                         net (fo=1, routed)           0.000    49.186    div0/out_tmp_reg[14]_i_30_n_0
    SLICE_X37Y70         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    49.300 r  div0/out_tmp_reg[14]_i_25/CO[3]
                         net (fo=1, routed)           0.000    49.300    div0/out_tmp_reg[14]_i_25_n_0
    SLICE_X37Y71         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    49.414 r  div0/out_tmp_reg[14]_i_20/CO[3]
                         net (fo=1, routed)           0.000    49.414    div0/out_tmp_reg[14]_i_20_n_0
    SLICE_X37Y72         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    49.528 r  div0/out_tmp_reg[14]_i_15/CO[3]
                         net (fo=1, routed)           0.000    49.528    div0/out_tmp_reg[14]_i_15_n_0
    SLICE_X37Y73         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    49.642 r  div0/out_tmp_reg[14]_i_10/CO[3]
                         net (fo=1, routed)           0.000    49.642    div0/out_tmp_reg[14]_i_10_n_0
    SLICE_X37Y74         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    49.756 r  div0/out_tmp_reg[14]_i_5/CO[3]
                         net (fo=1, routed)           0.009    49.765    div0/out_tmp_reg[14]_i_5_n_0
    SLICE_X37Y75         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    49.879 r  div0/out_tmp_reg[14]_i_2/CO[3]
                         net (fo=1, routed)           0.000    49.879    div0/out_tmp_reg[14]_i_2_n_0
    SLICE_X37Y76         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.178    50.057 r  div0/out_tmp_reg[14]_i_1/CO[1]
                         net (fo=36, routed)          0.587    50.644    div0/p_1_in[14]
    SLICE_X38Y75         LUT3 (Prop_lut3_I0_O)        0.329    50.973 r  div0/out_tmp[13]_i_42/O
                         net (fo=1, routed)           0.000    50.973    div0/out_tmp[13]_i_42_n_0
    SLICE_X38Y75         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    51.506 r  div0/out_tmp_reg[13]_i_35/CO[3]
                         net (fo=1, routed)           0.000    51.506    div0/out_tmp_reg[13]_i_35_n_0
    SLICE_X38Y76         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    51.623 r  div0/out_tmp_reg[13]_i_30/CO[3]
                         net (fo=1, routed)           0.000    51.623    div0/out_tmp_reg[13]_i_30_n_0
    SLICE_X38Y77         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    51.740 r  div0/out_tmp_reg[13]_i_25/CO[3]
                         net (fo=1, routed)           0.000    51.740    div0/out_tmp_reg[13]_i_25_n_0
    SLICE_X38Y78         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    51.857 r  div0/out_tmp_reg[13]_i_20/CO[3]
                         net (fo=1, routed)           0.000    51.857    div0/out_tmp_reg[13]_i_20_n_0
    SLICE_X38Y79         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    51.974 r  div0/out_tmp_reg[13]_i_15/CO[3]
                         net (fo=1, routed)           0.000    51.974    div0/out_tmp_reg[13]_i_15_n_0
    SLICE_X38Y80         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    52.091 r  div0/out_tmp_reg[13]_i_10/CO[3]
                         net (fo=1, routed)           0.000    52.091    div0/out_tmp_reg[13]_i_10_n_0
    SLICE_X38Y81         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    52.208 r  div0/out_tmp_reg[13]_i_5/CO[3]
                         net (fo=1, routed)           0.000    52.208    div0/out_tmp_reg[13]_i_5_n_0
    SLICE_X38Y82         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    52.325 r  div0/out_tmp_reg[13]_i_2/CO[3]
                         net (fo=1, routed)           0.000    52.325    div0/out_tmp_reg[13]_i_2_n_0
    SLICE_X38Y83         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    52.482 r  div0/out_tmp_reg[13]_i_1/CO[1]
                         net (fo=36, routed)          0.717    53.199    div0/p_1_in[13]
    SLICE_X37Y82         LUT3 (Prop_lut3_I0_O)        0.332    53.531 r  div0/out_tmp[12]_i_42/O
                         net (fo=1, routed)           0.000    53.531    div0/out_tmp[12]_i_42_n_0
    SLICE_X37Y82         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    54.081 r  div0/out_tmp_reg[12]_i_35/CO[3]
                         net (fo=1, routed)           0.000    54.081    div0/out_tmp_reg[12]_i_35_n_0
    SLICE_X37Y83         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    54.195 r  div0/out_tmp_reg[12]_i_30/CO[3]
                         net (fo=1, routed)           0.000    54.195    div0/out_tmp_reg[12]_i_30_n_0
    SLICE_X37Y84         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    54.309 r  div0/out_tmp_reg[12]_i_25/CO[3]
                         net (fo=1, routed)           0.000    54.309    div0/out_tmp_reg[12]_i_25_n_0
    SLICE_X37Y85         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    54.423 r  div0/out_tmp_reg[12]_i_20/CO[3]
                         net (fo=1, routed)           0.000    54.423    div0/out_tmp_reg[12]_i_20_n_0
    SLICE_X37Y86         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    54.537 r  div0/out_tmp_reg[12]_i_15/CO[3]
                         net (fo=1, routed)           0.000    54.537    div0/out_tmp_reg[12]_i_15_n_0
    SLICE_X37Y87         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    54.651 r  div0/out_tmp_reg[12]_i_10/CO[3]
                         net (fo=1, routed)           0.000    54.651    div0/out_tmp_reg[12]_i_10_n_0
    SLICE_X37Y88         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    54.765 r  div0/out_tmp_reg[12]_i_5/CO[3]
                         net (fo=1, routed)           0.000    54.765    div0/out_tmp_reg[12]_i_5_n_0
    SLICE_X37Y89         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    54.879 r  div0/out_tmp_reg[12]_i_2/CO[3]
                         net (fo=1, routed)           0.000    54.879    div0/out_tmp_reg[12]_i_2_n_0
    SLICE_X37Y90         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.178    55.057 r  div0/out_tmp_reg[12]_i_1/CO[1]
                         net (fo=36, routed)          0.577    55.634    div0/p_1_in[12]
    SLICE_X38Y89         LUT3 (Prop_lut3_I0_O)        0.329    55.963 r  div0/out_tmp[11]_i_42/O
                         net (fo=1, routed)           0.000    55.963    div0/out_tmp[11]_i_42_n_0
    SLICE_X38Y89         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    56.496 r  div0/out_tmp_reg[11]_i_35/CO[3]
                         net (fo=1, routed)           0.000    56.496    div0/out_tmp_reg[11]_i_35_n_0
    SLICE_X38Y90         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    56.613 r  div0/out_tmp_reg[11]_i_30/CO[3]
                         net (fo=1, routed)           0.000    56.613    div0/out_tmp_reg[11]_i_30_n_0
    SLICE_X38Y91         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    56.730 r  div0/out_tmp_reg[11]_i_25/CO[3]
                         net (fo=1, routed)           0.000    56.730    div0/out_tmp_reg[11]_i_25_n_0
    SLICE_X38Y92         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    56.847 r  div0/out_tmp_reg[11]_i_20/CO[3]
                         net (fo=1, routed)           0.000    56.847    div0/out_tmp_reg[11]_i_20_n_0
    SLICE_X38Y93         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    56.964 r  div0/out_tmp_reg[11]_i_15/CO[3]
                         net (fo=1, routed)           0.000    56.964    div0/out_tmp_reg[11]_i_15_n_0
    SLICE_X38Y94         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    57.081 r  div0/out_tmp_reg[11]_i_10/CO[3]
                         net (fo=1, routed)           0.000    57.081    div0/out_tmp_reg[11]_i_10_n_0
    SLICE_X38Y95         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    57.198 r  div0/out_tmp_reg[11]_i_5/CO[3]
                         net (fo=1, routed)           0.000    57.198    div0/out_tmp_reg[11]_i_5_n_0
    SLICE_X38Y96         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    57.315 r  div0/out_tmp_reg[11]_i_2/CO[3]
                         net (fo=1, routed)           0.000    57.315    div0/out_tmp_reg[11]_i_2_n_0
    SLICE_X38Y97         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    57.472 r  div0/out_tmp_reg[11]_i_1/CO[1]
                         net (fo=36, routed)          0.814    58.286    div0/p_1_in[11]
    SLICE_X37Y95         LUT3 (Prop_lut3_I0_O)        0.332    58.618 r  div0/out_tmp[10]_i_42/O
                         net (fo=1, routed)           0.000    58.618    div0/out_tmp[10]_i_42_n_0
    SLICE_X37Y95         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    59.168 r  div0/out_tmp_reg[10]_i_35/CO[3]
                         net (fo=1, routed)           0.000    59.168    div0/out_tmp_reg[10]_i_35_n_0
    SLICE_X37Y96         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    59.282 r  div0/out_tmp_reg[10]_i_30/CO[3]
                         net (fo=1, routed)           0.000    59.282    div0/out_tmp_reg[10]_i_30_n_0
    SLICE_X37Y97         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    59.396 r  div0/out_tmp_reg[10]_i_25/CO[3]
                         net (fo=1, routed)           0.000    59.396    div0/out_tmp_reg[10]_i_25_n_0
    SLICE_X37Y98         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    59.510 r  div0/out_tmp_reg[10]_i_20/CO[3]
                         net (fo=1, routed)           0.000    59.510    div0/out_tmp_reg[10]_i_20_n_0
    SLICE_X37Y99         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    59.624 r  div0/out_tmp_reg[10]_i_15/CO[3]
                         net (fo=1, routed)           0.001    59.624    div0/out_tmp_reg[10]_i_15_n_0
    SLICE_X37Y100        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    59.738 r  div0/out_tmp_reg[10]_i_10/CO[3]
                         net (fo=1, routed)           0.000    59.738    div0/out_tmp_reg[10]_i_10_n_0
    SLICE_X37Y101        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    59.852 r  div0/out_tmp_reg[10]_i_5/CO[3]
                         net (fo=1, routed)           0.000    59.852    div0/out_tmp_reg[10]_i_5_n_0
    SLICE_X37Y102        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    59.966 r  div0/out_tmp_reg[10]_i_2/CO[3]
                         net (fo=1, routed)           0.000    59.966    div0/out_tmp_reg[10]_i_2_n_0
    SLICE_X37Y103        CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.178    60.144 r  div0/out_tmp_reg[10]_i_1/CO[1]
                         net (fo=36, routed)          0.587    60.731    div0/p_1_in[10]
    SLICE_X38Y102        LUT3 (Prop_lut3_I0_O)        0.329    61.060 r  div0/out_tmp[9]_i_42/O
                         net (fo=1, routed)           0.000    61.060    div0/out_tmp[9]_i_42_n_0
    SLICE_X38Y102        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    61.593 r  div0/out_tmp_reg[9]_i_35/CO[3]
                         net (fo=1, routed)           0.000    61.593    div0/out_tmp_reg[9]_i_35_n_0
    SLICE_X38Y103        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    61.710 r  div0/out_tmp_reg[9]_i_30/CO[3]
                         net (fo=1, routed)           0.000    61.710    div0/out_tmp_reg[9]_i_30_n_0
    SLICE_X38Y104        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    61.827 r  div0/out_tmp_reg[9]_i_25/CO[3]
                         net (fo=1, routed)           0.000    61.827    div0/out_tmp_reg[9]_i_25_n_0
    SLICE_X38Y105        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    61.944 r  div0/out_tmp_reg[9]_i_20/CO[3]
                         net (fo=1, routed)           0.000    61.944    div0/out_tmp_reg[9]_i_20_n_0
    SLICE_X38Y106        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    62.061 r  div0/out_tmp_reg[9]_i_15/CO[3]
                         net (fo=1, routed)           0.000    62.061    div0/out_tmp_reg[9]_i_15_n_0
    SLICE_X38Y107        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    62.178 r  div0/out_tmp_reg[9]_i_10/CO[3]
                         net (fo=1, routed)           0.000    62.178    div0/out_tmp_reg[9]_i_10_n_0
    SLICE_X38Y108        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    62.295 r  div0/out_tmp_reg[9]_i_5/CO[3]
                         net (fo=1, routed)           0.000    62.295    div0/out_tmp_reg[9]_i_5_n_0
    SLICE_X38Y109        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    62.412 r  div0/out_tmp_reg[9]_i_2/CO[3]
                         net (fo=1, routed)           0.000    62.412    div0/out_tmp_reg[9]_i_2_n_0
    SLICE_X38Y110        CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    62.569 r  div0/out_tmp_reg[9]_i_1/CO[1]
                         net (fo=36, routed)          0.654    63.224    div0/p_1_in[9]
    SLICE_X39Y109        LUT3 (Prop_lut3_I0_O)        0.332    63.556 r  div0/out_tmp[8]_i_42/O
                         net (fo=1, routed)           0.000    63.556    div0/out_tmp[8]_i_42_n_0
    SLICE_X39Y109        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    64.106 r  div0/out_tmp_reg[8]_i_35/CO[3]
                         net (fo=1, routed)           0.000    64.106    div0/out_tmp_reg[8]_i_35_n_0
    SLICE_X39Y110        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    64.220 r  div0/out_tmp_reg[8]_i_30/CO[3]
                         net (fo=1, routed)           0.000    64.220    div0/out_tmp_reg[8]_i_30_n_0
    SLICE_X39Y111        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    64.334 r  div0/out_tmp_reg[8]_i_25/CO[3]
                         net (fo=1, routed)           0.000    64.334    div0/out_tmp_reg[8]_i_25_n_0
    SLICE_X39Y112        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    64.448 r  div0/out_tmp_reg[8]_i_20/CO[3]
                         net (fo=1, routed)           0.000    64.448    div0/out_tmp_reg[8]_i_20_n_0
    SLICE_X39Y113        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    64.562 r  div0/out_tmp_reg[8]_i_15/CO[3]
                         net (fo=1, routed)           0.000    64.562    div0/out_tmp_reg[8]_i_15_n_0
    SLICE_X39Y114        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    64.676 r  div0/out_tmp_reg[8]_i_10/CO[3]
                         net (fo=1, routed)           0.000    64.676    div0/out_tmp_reg[8]_i_10_n_0
    SLICE_X39Y115        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    64.790 r  div0/out_tmp_reg[8]_i_5/CO[3]
                         net (fo=1, routed)           0.000    64.790    div0/out_tmp_reg[8]_i_5_n_0
    SLICE_X39Y116        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    64.904 r  div0/out_tmp_reg[8]_i_2/CO[3]
                         net (fo=1, routed)           0.000    64.904    div0/out_tmp_reg[8]_i_2_n_0
    SLICE_X39Y117        CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.178    65.082 r  div0/out_tmp_reg[8]_i_1/CO[1]
                         net (fo=36, routed)          0.660    65.741    div0/p_1_in[8]
    SLICE_X37Y116        LUT3 (Prop_lut3_I0_O)        0.329    66.070 r  div0/out_tmp[7]_i_42/O
                         net (fo=1, routed)           0.000    66.070    div0/out_tmp[7]_i_42_n_0
    SLICE_X37Y116        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    66.620 r  div0/out_tmp_reg[7]_i_35/CO[3]
                         net (fo=1, routed)           0.000    66.620    div0/out_tmp_reg[7]_i_35_n_0
    SLICE_X37Y117        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    66.734 r  div0/out_tmp_reg[7]_i_30/CO[3]
                         net (fo=1, routed)           0.000    66.734    div0/out_tmp_reg[7]_i_30_n_0
    SLICE_X37Y118        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    66.848 r  div0/out_tmp_reg[7]_i_25/CO[3]
                         net (fo=1, routed)           0.000    66.848    div0/out_tmp_reg[7]_i_25_n_0
    SLICE_X37Y119        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    66.962 r  div0/out_tmp_reg[7]_i_20/CO[3]
                         net (fo=1, routed)           0.000    66.962    div0/out_tmp_reg[7]_i_20_n_0
    SLICE_X37Y120        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    67.076 r  div0/out_tmp_reg[7]_i_15/CO[3]
                         net (fo=1, routed)           0.000    67.076    div0/out_tmp_reg[7]_i_15_n_0
    SLICE_X37Y121        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    67.190 r  div0/out_tmp_reg[7]_i_10/CO[3]
                         net (fo=1, routed)           0.000    67.190    div0/out_tmp_reg[7]_i_10_n_0
    SLICE_X37Y122        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    67.304 r  div0/out_tmp_reg[7]_i_5/CO[3]
                         net (fo=1, routed)           0.000    67.304    div0/out_tmp_reg[7]_i_5_n_0
    SLICE_X37Y123        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    67.418 r  div0/out_tmp_reg[7]_i_2/CO[3]
                         net (fo=1, routed)           0.000    67.418    div0/out_tmp_reg[7]_i_2_n_0
    SLICE_X37Y124        CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.178    67.596 r  div0/out_tmp_reg[7]_i_1/CO[1]
                         net (fo=36, routed)          0.603    68.199    div0/p_1_in[7]
    SLICE_X38Y123        LUT3 (Prop_lut3_I0_O)        0.329    68.528 r  div0/out_tmp[6]_i_42/O
                         net (fo=1, routed)           0.000    68.528    div0/out_tmp[6]_i_42_n_0
    SLICE_X38Y123        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    69.061 r  div0/out_tmp_reg[6]_i_35/CO[3]
                         net (fo=1, routed)           0.000    69.061    div0/out_tmp_reg[6]_i_35_n_0
    SLICE_X38Y124        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    69.178 r  div0/out_tmp_reg[6]_i_30/CO[3]
                         net (fo=1, routed)           0.009    69.187    div0/out_tmp_reg[6]_i_30_n_0
    SLICE_X38Y125        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    69.304 r  div0/out_tmp_reg[6]_i_25/CO[3]
                         net (fo=1, routed)           0.000    69.304    div0/out_tmp_reg[6]_i_25_n_0
    SLICE_X38Y126        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    69.421 r  div0/out_tmp_reg[6]_i_20/CO[3]
                         net (fo=1, routed)           0.000    69.421    div0/out_tmp_reg[6]_i_20_n_0
    SLICE_X38Y127        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    69.538 r  div0/out_tmp_reg[6]_i_15/CO[3]
                         net (fo=1, routed)           0.000    69.538    div0/out_tmp_reg[6]_i_15_n_0
    SLICE_X38Y128        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    69.655 r  div0/out_tmp_reg[6]_i_10/CO[3]
                         net (fo=1, routed)           0.000    69.655    div0/out_tmp_reg[6]_i_10_n_0
    SLICE_X38Y129        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    69.772 r  div0/out_tmp_reg[6]_i_5/CO[3]
                         net (fo=1, routed)           0.000    69.772    div0/out_tmp_reg[6]_i_5_n_0
    SLICE_X38Y130        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    69.889 r  div0/out_tmp_reg[6]_i_2/CO[3]
                         net (fo=1, routed)           0.000    69.889    div0/out_tmp_reg[6]_i_2_n_0
    SLICE_X38Y131        CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.179    70.068 r  div0/out_tmp_reg[6]_i_1/CO[1]
                         net (fo=36, routed)          0.000    70.068    div0/p_1_in[6]
    SLICE_X38Y131        FDRE                                         r  div0/out_tmp_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        7.000     7.000 r  
                                                      0.000     7.000 r  clk (IN)
                         net (fo=762, unset)          0.924     7.924    div0/clk
    SLICE_X38Y131        FDRE                                         r  div0/out_tmp_reg[6]/C
                         clock pessimism              0.000     7.924    
                         clock uncertainty           -0.035     7.889    
    SLICE_X38Y131        FDRE (Setup_fdre_C_D)        0.066     7.955    div0/out_tmp_reg[6]
  -------------------------------------------------------------------
                         required time                          7.955    
                         arrival time                         -70.068    
  -------------------------------------------------------------------
                         slack                                -62.113    

Slack (VIOLATED) :        -59.690ns  (required time - arrival time)
  Source:                 div0/rtmp_reg[31]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@3.500ns period=7.000ns})
  Destination:            div0/out_tmp_reg[7]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@3.500ns period=7.000ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            7.000ns  (clk rise@7.000ns - clk rise@0.000ns)
  Data Path Delay:        66.623ns  (logic 46.157ns (69.281%)  route 20.466ns (30.720%))
  Logic Levels:           244  (CARRY4=224 LUT2=1 LUT3=19)
  Clock Path Skew:        -0.049ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.924ns = ( 7.924 - 7.000 ) 
    Source Clock Delay      (SCD):    0.973ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=762, unset)          0.973     0.973    div0/clk
    SLICE_X37Y24         FDRE                                         r  div0/rtmp_reg[31]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y24         FDRE (Prop_fdre_C_Q)         0.419     1.392 r  div0/rtmp_reg[31]/Q
                         net (fo=2, routed)           0.407     1.799    div0/rtmp[31]
    SLICE_X39Y24         LUT2 (Prop_lut2_I1_O)        0.299     2.098 r  div0/out_tmp[31]_i_41/O
                         net (fo=1, routed)           0.000     2.098    div0/out_tmp[31]_i_41_n_0
    SLICE_X39Y24         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532     2.630 r  div0/out_tmp_reg[31]_i_33/CO[3]
                         net (fo=1, routed)           0.009     2.639    div0/out_tmp_reg[31]_i_33_n_0
    SLICE_X39Y25         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     2.753 r  div0/out_tmp_reg[31]_i_28/CO[3]
                         net (fo=1, routed)           0.000     2.753    div0/out_tmp_reg[31]_i_28_n_0
    SLICE_X39Y26         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     2.867 r  div0/out_tmp_reg[31]_i_23/CO[3]
                         net (fo=1, routed)           0.000     2.867    div0/out_tmp_reg[31]_i_23_n_0
    SLICE_X39Y27         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     2.981 r  div0/out_tmp_reg[31]_i_18/CO[3]
                         net (fo=1, routed)           0.000     2.981    div0/out_tmp_reg[31]_i_18_n_0
    SLICE_X39Y28         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     3.095 r  div0/out_tmp_reg[31]_i_13/CO[3]
                         net (fo=1, routed)           0.000     3.095    div0/out_tmp_reg[31]_i_13_n_0
    SLICE_X39Y29         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     3.209 r  div0/out_tmp_reg[31]_i_8/CO[3]
                         net (fo=1, routed)           0.000     3.209    div0/out_tmp_reg[31]_i_8_n_0
    SLICE_X39Y30         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     3.323 r  div0/out_tmp_reg[31]_i_3/CO[3]
                         net (fo=1, routed)           0.000     3.323    div0/out_tmp_reg[31]_i_3_n_0
    SLICE_X39Y31         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     3.437 r  div0/out_tmp_reg[31]_i_2/CO[3]
                         net (fo=1, routed)           0.000     3.437    div0/out_tmp_reg[31]_i_2_n_0
    SLICE_X39Y32         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.293     3.730 r  div0/out_tmp_reg[31]_i_1/CO[0]
                         net (fo=36, routed)          1.088     4.818    div0/p_1_in[31]
    SLICE_X40Y27         LUT3 (Prop_lut3_I0_O)        0.373     5.191 r  div0/out_tmp[30]_i_38/O
                         net (fo=1, routed)           0.000     5.191    div0/out_tmp[30]_i_38_n_0
    SLICE_X40Y27         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     5.741 r  div0/out_tmp_reg[30]_i_30/CO[3]
                         net (fo=1, routed)           0.000     5.741    div0/out_tmp_reg[30]_i_30_n_0
    SLICE_X40Y28         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     5.855 r  div0/out_tmp_reg[30]_i_25/CO[3]
                         net (fo=1, routed)           0.000     5.855    div0/out_tmp_reg[30]_i_25_n_0
    SLICE_X40Y29         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     5.969 r  div0/out_tmp_reg[30]_i_20/CO[3]
                         net (fo=1, routed)           0.000     5.969    div0/out_tmp_reg[30]_i_20_n_0
    SLICE_X40Y30         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     6.083 r  div0/out_tmp_reg[30]_i_15/CO[3]
                         net (fo=1, routed)           0.000     6.083    div0/out_tmp_reg[30]_i_15_n_0
    SLICE_X40Y31         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     6.197 r  div0/out_tmp_reg[30]_i_10/CO[3]
                         net (fo=1, routed)           0.000     6.197    div0/out_tmp_reg[30]_i_10_n_0
    SLICE_X40Y32         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     6.311 r  div0/out_tmp_reg[30]_i_5/CO[3]
                         net (fo=1, routed)           0.000     6.311    div0/out_tmp_reg[30]_i_5_n_0
    SLICE_X40Y33         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     6.425 r  div0/out_tmp_reg[30]_i_2/CO[3]
                         net (fo=1, routed)           0.000     6.425    div0/out_tmp_reg[30]_i_2_n_0
    SLICE_X40Y34         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.178     6.603 r  div0/out_tmp_reg[30]_i_1/CO[1]
                         net (fo=36, routed)          1.047     7.651    div0/p_1_in[30]
    SLICE_X38Y26         LUT3 (Prop_lut3_I0_O)        0.329     7.980 r  div0/out_tmp[29]_i_42/O
                         net (fo=1, routed)           0.000     7.980    div0/out_tmp[29]_i_42_n_0
    SLICE_X38Y26         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533     8.513 r  div0/out_tmp_reg[29]_i_35/CO[3]
                         net (fo=1, routed)           0.000     8.513    div0/out_tmp_reg[29]_i_35_n_0
    SLICE_X38Y27         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     8.630 r  div0/out_tmp_reg[29]_i_30/CO[3]
                         net (fo=1, routed)           0.000     8.630    div0/out_tmp_reg[29]_i_30_n_0
    SLICE_X38Y28         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     8.747 r  div0/out_tmp_reg[29]_i_25/CO[3]
                         net (fo=1, routed)           0.000     8.747    div0/out_tmp_reg[29]_i_25_n_0
    SLICE_X38Y29         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     8.864 r  div0/out_tmp_reg[29]_i_20/CO[3]
                         net (fo=1, routed)           0.000     8.864    div0/out_tmp_reg[29]_i_20_n_0
    SLICE_X38Y30         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     8.981 r  div0/out_tmp_reg[29]_i_15/CO[3]
                         net (fo=1, routed)           0.000     8.981    div0/out_tmp_reg[29]_i_15_n_0
    SLICE_X38Y31         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     9.098 r  div0/out_tmp_reg[29]_i_10/CO[3]
                         net (fo=1, routed)           0.000     9.098    div0/out_tmp_reg[29]_i_10_n_0
    SLICE_X38Y32         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     9.215 r  div0/out_tmp_reg[29]_i_5/CO[3]
                         net (fo=1, routed)           0.000     9.215    div0/out_tmp_reg[29]_i_5_n_0
    SLICE_X38Y33         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     9.332 r  div0/out_tmp_reg[29]_i_2/CO[3]
                         net (fo=1, routed)           0.000     9.332    div0/out_tmp_reg[29]_i_2_n_0
    SLICE_X38Y34         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.179     9.511 r  div0/out_tmp_reg[29]_i_1/CO[1]
                         net (fo=36, routed)          1.075    10.586    div0/p_1_in[29]
    SLICE_X33Y27         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.788    11.374 r  div0/out_tmp_reg[28]_i_35/CO[3]
                         net (fo=1, routed)           0.000    11.374    div0/out_tmp_reg[28]_i_35_n_0
    SLICE_X33Y28         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    11.488 r  div0/out_tmp_reg[28]_i_30/CO[3]
                         net (fo=1, routed)           0.000    11.488    div0/out_tmp_reg[28]_i_30_n_0
    SLICE_X33Y29         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    11.602 r  div0/out_tmp_reg[28]_i_25/CO[3]
                         net (fo=1, routed)           0.000    11.602    div0/out_tmp_reg[28]_i_25_n_0
    SLICE_X33Y30         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    11.716 r  div0/out_tmp_reg[28]_i_20/CO[3]
                         net (fo=1, routed)           0.000    11.716    div0/out_tmp_reg[28]_i_20_n_0
    SLICE_X33Y31         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    11.830 r  div0/out_tmp_reg[28]_i_15/CO[3]
                         net (fo=1, routed)           0.000    11.830    div0/out_tmp_reg[28]_i_15_n_0
    SLICE_X33Y32         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    11.944 r  div0/out_tmp_reg[28]_i_10/CO[3]
                         net (fo=1, routed)           0.000    11.944    div0/out_tmp_reg[28]_i_10_n_0
    SLICE_X33Y33         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    12.058 r  div0/out_tmp_reg[28]_i_5/CO[3]
                         net (fo=1, routed)           0.000    12.058    div0/out_tmp_reg[28]_i_5_n_0
    SLICE_X33Y34         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    12.172 r  div0/out_tmp_reg[28]_i_2/CO[3]
                         net (fo=1, routed)           0.000    12.172    div0/out_tmp_reg[28]_i_2_n_0
    SLICE_X33Y35         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.178    12.350 r  div0/out_tmp_reg[28]_i_1/CO[1]
                         net (fo=36, routed)          1.079    13.429    div0/p_1_in[28]
    SLICE_X37Y27         LUT3 (Prop_lut3_I0_O)        0.329    13.758 r  div0/out_tmp[27]_i_40/O
                         net (fo=1, routed)           0.000    13.758    div0/out_tmp[27]_i_40_n_0
    SLICE_X37Y27         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401    14.159 r  div0/out_tmp_reg[27]_i_35/CO[3]
                         net (fo=1, routed)           0.000    14.159    div0/out_tmp_reg[27]_i_35_n_0
    SLICE_X37Y28         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    14.273 r  div0/out_tmp_reg[27]_i_30/CO[3]
                         net (fo=1, routed)           0.000    14.273    div0/out_tmp_reg[27]_i_30_n_0
    SLICE_X37Y29         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    14.387 r  div0/out_tmp_reg[27]_i_25/CO[3]
                         net (fo=1, routed)           0.000    14.387    div0/out_tmp_reg[27]_i_25_n_0
    SLICE_X37Y30         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    14.501 r  div0/out_tmp_reg[27]_i_20/CO[3]
                         net (fo=1, routed)           0.000    14.501    div0/out_tmp_reg[27]_i_20_n_0
    SLICE_X37Y31         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    14.615 r  div0/out_tmp_reg[27]_i_15/CO[3]
                         net (fo=1, routed)           0.000    14.615    div0/out_tmp_reg[27]_i_15_n_0
    SLICE_X37Y32         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    14.729 r  div0/out_tmp_reg[27]_i_10/CO[3]
                         net (fo=1, routed)           0.000    14.729    div0/out_tmp_reg[27]_i_10_n_0
    SLICE_X37Y33         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    14.843 r  div0/out_tmp_reg[27]_i_5/CO[3]
                         net (fo=1, routed)           0.000    14.843    div0/out_tmp_reg[27]_i_5_n_0
    SLICE_X37Y34         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    14.957 r  div0/out_tmp_reg[27]_i_2/CO[3]
                         net (fo=1, routed)           0.000    14.957    div0/out_tmp_reg[27]_i_2_n_0
    SLICE_X37Y35         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.178    15.135 r  div0/out_tmp_reg[27]_i_1/CO[1]
                         net (fo=36, routed)          0.921    16.056    div0/p_1_in[27]
    SLICE_X42Y26         LUT3 (Prop_lut3_I0_O)        0.329    16.385 r  div0/out_tmp[26]_i_42/O
                         net (fo=1, routed)           0.000    16.385    div0/out_tmp[26]_i_42_n_0
    SLICE_X42Y26         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    16.918 r  div0/out_tmp_reg[26]_i_35/CO[3]
                         net (fo=1, routed)           0.000    16.918    div0/out_tmp_reg[26]_i_35_n_0
    SLICE_X42Y27         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    17.035 r  div0/out_tmp_reg[26]_i_30/CO[3]
                         net (fo=1, routed)           0.000    17.035    div0/out_tmp_reg[26]_i_30_n_0
    SLICE_X42Y28         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    17.152 r  div0/out_tmp_reg[26]_i_25/CO[3]
                         net (fo=1, routed)           0.000    17.152    div0/out_tmp_reg[26]_i_25_n_0
    SLICE_X42Y29         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    17.269 r  div0/out_tmp_reg[26]_i_20/CO[3]
                         net (fo=1, routed)           0.000    17.269    div0/out_tmp_reg[26]_i_20_n_0
    SLICE_X42Y30         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    17.386 r  div0/out_tmp_reg[26]_i_15/CO[3]
                         net (fo=1, routed)           0.000    17.386    div0/out_tmp_reg[26]_i_15_n_0
    SLICE_X42Y31         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    17.503 r  div0/out_tmp_reg[26]_i_10/CO[3]
                         net (fo=1, routed)           0.000    17.503    div0/out_tmp_reg[26]_i_10_n_0
    SLICE_X42Y32         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    17.620 r  div0/out_tmp_reg[26]_i_5/CO[3]
                         net (fo=1, routed)           0.000    17.620    div0/out_tmp_reg[26]_i_5_n_0
    SLICE_X42Y33         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    17.737 r  div0/out_tmp_reg[26]_i_2/CO[3]
                         net (fo=1, routed)           0.000    17.737    div0/out_tmp_reg[26]_i_2_n_0
    SLICE_X42Y34         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.179    17.916 r  div0/out_tmp_reg[26]_i_1/CO[1]
                         net (fo=36, routed)          0.898    18.814    div0/p_1_in[26]
    SLICE_X47Y26         LUT3 (Prop_lut3_I0_O)        0.332    19.146 r  div0/out_tmp[25]_i_42/O
                         net (fo=1, routed)           0.000    19.146    div0/out_tmp[25]_i_42_n_0
    SLICE_X47Y26         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    19.696 r  div0/out_tmp_reg[25]_i_35/CO[3]
                         net (fo=1, routed)           0.000    19.696    div0/out_tmp_reg[25]_i_35_n_0
    SLICE_X47Y27         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    19.810 r  div0/out_tmp_reg[25]_i_30/CO[3]
                         net (fo=1, routed)           0.000    19.810    div0/out_tmp_reg[25]_i_30_n_0
    SLICE_X47Y28         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    19.924 r  div0/out_tmp_reg[25]_i_25/CO[3]
                         net (fo=1, routed)           0.000    19.924    div0/out_tmp_reg[25]_i_25_n_0
    SLICE_X47Y29         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    20.038 r  div0/out_tmp_reg[25]_i_20/CO[3]
                         net (fo=1, routed)           0.000    20.038    div0/out_tmp_reg[25]_i_20_n_0
    SLICE_X47Y30         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    20.152 r  div0/out_tmp_reg[25]_i_15/CO[3]
                         net (fo=1, routed)           0.000    20.152    div0/out_tmp_reg[25]_i_15_n_0
    SLICE_X47Y31         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    20.266 r  div0/out_tmp_reg[25]_i_10/CO[3]
                         net (fo=1, routed)           0.000    20.266    div0/out_tmp_reg[25]_i_10_n_0
    SLICE_X47Y32         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    20.380 r  div0/out_tmp_reg[25]_i_5/CO[3]
                         net (fo=1, routed)           0.000    20.380    div0/out_tmp_reg[25]_i_5_n_0
    SLICE_X47Y33         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    20.494 r  div0/out_tmp_reg[25]_i_2/CO[3]
                         net (fo=1, routed)           0.000    20.494    div0/out_tmp_reg[25]_i_2_n_0
    SLICE_X47Y34         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    20.651 r  div0/out_tmp_reg[25]_i_1/CO[1]
                         net (fo=36, routed)          0.844    21.495    div0/p_1_in[25]
    SLICE_X44Y31         LUT3 (Prop_lut3_I0_O)        0.329    21.824 r  div0/out_tmp[24]_i_42/O
                         net (fo=1, routed)           0.000    21.824    div0/out_tmp[24]_i_42_n_0
    SLICE_X44Y31         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    22.374 r  div0/out_tmp_reg[24]_i_35/CO[3]
                         net (fo=1, routed)           0.000    22.374    div0/out_tmp_reg[24]_i_35_n_0
    SLICE_X44Y32         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    22.488 r  div0/out_tmp_reg[24]_i_30/CO[3]
                         net (fo=1, routed)           0.000    22.488    div0/out_tmp_reg[24]_i_30_n_0
    SLICE_X44Y33         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    22.602 r  div0/out_tmp_reg[24]_i_25/CO[3]
                         net (fo=1, routed)           0.000    22.602    div0/out_tmp_reg[24]_i_25_n_0
    SLICE_X44Y34         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    22.716 r  div0/out_tmp_reg[24]_i_20/CO[3]
                         net (fo=1, routed)           0.000    22.716    div0/out_tmp_reg[24]_i_20_n_0
    SLICE_X44Y35         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    22.830 r  div0/out_tmp_reg[24]_i_15/CO[3]
                         net (fo=1, routed)           0.000    22.830    div0/out_tmp_reg[24]_i_15_n_0
    SLICE_X44Y36         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    22.944 r  div0/out_tmp_reg[24]_i_10/CO[3]
                         net (fo=1, routed)           0.000    22.944    div0/out_tmp_reg[24]_i_10_n_0
    SLICE_X44Y37         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    23.058 r  div0/out_tmp_reg[24]_i_5/CO[3]
                         net (fo=1, routed)           0.000    23.058    div0/out_tmp_reg[24]_i_5_n_0
    SLICE_X44Y38         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    23.172 r  div0/out_tmp_reg[24]_i_2/CO[3]
                         net (fo=1, routed)           0.000    23.172    div0/out_tmp_reg[24]_i_2_n_0
    SLICE_X44Y39         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.178    23.350 r  div0/out_tmp_reg[24]_i_1/CO[1]
                         net (fo=36, routed)          0.984    24.334    div0/p_1_in[24]
    SLICE_X43Y32         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.785    25.119 r  div0/out_tmp_reg[23]_i_35/CO[3]
                         net (fo=1, routed)           0.000    25.119    div0/out_tmp_reg[23]_i_35_n_0
    SLICE_X43Y33         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    25.233 r  div0/out_tmp_reg[23]_i_30/CO[3]
                         net (fo=1, routed)           0.000    25.233    div0/out_tmp_reg[23]_i_30_n_0
    SLICE_X43Y34         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    25.347 r  div0/out_tmp_reg[23]_i_25/CO[3]
                         net (fo=1, routed)           0.000    25.347    div0/out_tmp_reg[23]_i_25_n_0
    SLICE_X43Y35         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    25.461 r  div0/out_tmp_reg[23]_i_20/CO[3]
                         net (fo=1, routed)           0.000    25.461    div0/out_tmp_reg[23]_i_20_n_0
    SLICE_X43Y36         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    25.575 r  div0/out_tmp_reg[23]_i_15/CO[3]
                         net (fo=1, routed)           0.000    25.575    div0/out_tmp_reg[23]_i_15_n_0
    SLICE_X43Y37         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    25.689 r  div0/out_tmp_reg[23]_i_10/CO[3]
                         net (fo=1, routed)           0.000    25.689    div0/out_tmp_reg[23]_i_10_n_0
    SLICE_X43Y38         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    25.803 r  div0/out_tmp_reg[23]_i_5/CO[3]
                         net (fo=1, routed)           0.000    25.803    div0/out_tmp_reg[23]_i_5_n_0
    SLICE_X43Y39         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    25.917 r  div0/out_tmp_reg[23]_i_2/CO[3]
                         net (fo=1, routed)           0.000    25.917    div0/out_tmp_reg[23]_i_2_n_0
    SLICE_X43Y40         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.178    26.095 r  div0/out_tmp_reg[23]_i_1/CO[1]
                         net (fo=36, routed)          1.046    27.141    div0/p_1_in[23]
    SLICE_X36Y31         LUT3 (Prop_lut3_I0_O)        0.329    27.470 r  div0/out_tmp[22]_i_42/O
                         net (fo=1, routed)           0.000    27.470    div0/out_tmp[22]_i_42_n_0
    SLICE_X36Y31         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    28.003 r  div0/out_tmp_reg[22]_i_35/CO[3]
                         net (fo=1, routed)           0.000    28.003    div0/out_tmp_reg[22]_i_35_n_0
    SLICE_X36Y32         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    28.120 r  div0/out_tmp_reg[22]_i_30/CO[3]
                         net (fo=1, routed)           0.000    28.120    div0/out_tmp_reg[22]_i_30_n_0
    SLICE_X36Y33         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    28.237 r  div0/out_tmp_reg[22]_i_25/CO[3]
                         net (fo=1, routed)           0.000    28.237    div0/out_tmp_reg[22]_i_25_n_0
    SLICE_X36Y34         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    28.354 r  div0/out_tmp_reg[22]_i_20/CO[3]
                         net (fo=1, routed)           0.000    28.354    div0/out_tmp_reg[22]_i_20_n_0
    SLICE_X36Y35         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    28.471 r  div0/out_tmp_reg[22]_i_15/CO[3]
                         net (fo=1, routed)           0.000    28.471    div0/out_tmp_reg[22]_i_15_n_0
    SLICE_X36Y36         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    28.588 r  div0/out_tmp_reg[22]_i_10/CO[3]
                         net (fo=1, routed)           0.000    28.588    div0/out_tmp_reg[22]_i_10_n_0
    SLICE_X36Y37         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    28.705 r  div0/out_tmp_reg[22]_i_5/CO[3]
                         net (fo=1, routed)           0.000    28.705    div0/out_tmp_reg[22]_i_5_n_0
    SLICE_X36Y38         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    28.822 r  div0/out_tmp_reg[22]_i_2/CO[3]
                         net (fo=1, routed)           0.000    28.822    div0/out_tmp_reg[22]_i_2_n_0
    SLICE_X36Y39         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.179    29.001 r  div0/out_tmp_reg[22]_i_1/CO[1]
                         net (fo=36, routed)          0.933    29.934    div0/p_1_in[22]
    SLICE_X34Y31         LUT3 (Prop_lut3_I0_O)        0.332    30.266 r  div0/out_tmp[21]_i_42/O
                         net (fo=1, routed)           0.000    30.266    div0/out_tmp[21]_i_42_n_0
    SLICE_X34Y31         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    30.799 r  div0/out_tmp_reg[21]_i_35/CO[3]
                         net (fo=1, routed)           0.000    30.799    div0/out_tmp_reg[21]_i_35_n_0
    SLICE_X34Y32         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    30.916 r  div0/out_tmp_reg[21]_i_30/CO[3]
                         net (fo=1, routed)           0.000    30.916    div0/out_tmp_reg[21]_i_30_n_0
    SLICE_X34Y33         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    31.033 r  div0/out_tmp_reg[21]_i_25/CO[3]
                         net (fo=1, routed)           0.000    31.033    div0/out_tmp_reg[21]_i_25_n_0
    SLICE_X34Y34         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    31.150 r  div0/out_tmp_reg[21]_i_20/CO[3]
                         net (fo=1, routed)           0.000    31.150    div0/out_tmp_reg[21]_i_20_n_0
    SLICE_X34Y35         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    31.267 r  div0/out_tmp_reg[21]_i_15/CO[3]
                         net (fo=1, routed)           0.000    31.267    div0/out_tmp_reg[21]_i_15_n_0
    SLICE_X34Y36         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    31.384 r  div0/out_tmp_reg[21]_i_10/CO[3]
                         net (fo=1, routed)           0.000    31.384    div0/out_tmp_reg[21]_i_10_n_0
    SLICE_X34Y37         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    31.501 r  div0/out_tmp_reg[21]_i_5/CO[3]
                         net (fo=1, routed)           0.000    31.501    div0/out_tmp_reg[21]_i_5_n_0
    SLICE_X34Y38         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    31.618 r  div0/out_tmp_reg[21]_i_2/CO[3]
                         net (fo=1, routed)           0.000    31.618    div0/out_tmp_reg[21]_i_2_n_0
    SLICE_X34Y39         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.179    31.797 r  div0/out_tmp_reg[21]_i_1/CO[1]
                         net (fo=36, routed)          0.901    32.698    div0/p_1_in[21]
    SLICE_X35Y34         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.788    33.486 r  div0/out_tmp_reg[20]_i_35/CO[3]
                         net (fo=1, routed)           0.000    33.486    div0/out_tmp_reg[20]_i_35_n_0
    SLICE_X35Y35         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    33.600 r  div0/out_tmp_reg[20]_i_30/CO[3]
                         net (fo=1, routed)           0.000    33.600    div0/out_tmp_reg[20]_i_30_n_0
    SLICE_X35Y36         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    33.714 r  div0/out_tmp_reg[20]_i_25/CO[3]
                         net (fo=1, routed)           0.000    33.714    div0/out_tmp_reg[20]_i_25_n_0
    SLICE_X35Y37         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    33.828 r  div0/out_tmp_reg[20]_i_20/CO[3]
                         net (fo=1, routed)           0.000    33.828    div0/out_tmp_reg[20]_i_20_n_0
    SLICE_X35Y38         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    33.942 r  div0/out_tmp_reg[20]_i_15/CO[3]
                         net (fo=1, routed)           0.000    33.942    div0/out_tmp_reg[20]_i_15_n_0
    SLICE_X35Y39         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    34.056 r  div0/out_tmp_reg[20]_i_10/CO[3]
                         net (fo=1, routed)           0.000    34.056    div0/out_tmp_reg[20]_i_10_n_0
    SLICE_X35Y40         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    34.170 r  div0/out_tmp_reg[20]_i_5/CO[3]
                         net (fo=1, routed)           0.000    34.170    div0/out_tmp_reg[20]_i_5_n_0
    SLICE_X35Y41         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    34.284 r  div0/out_tmp_reg[20]_i_2/CO[3]
                         net (fo=1, routed)           0.000    34.284    div0/out_tmp_reg[20]_i_2_n_0
    SLICE_X35Y42         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.178    34.462 r  div0/out_tmp_reg[20]_i_1/CO[1]
                         net (fo=36, routed)          0.944    35.407    div0/p_1_in[20]
    SLICE_X37Y37         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.785    36.192 r  div0/out_tmp_reg[19]_i_35/CO[3]
                         net (fo=1, routed)           0.000    36.192    div0/out_tmp_reg[19]_i_35_n_0
    SLICE_X37Y38         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    36.306 r  div0/out_tmp_reg[19]_i_30/CO[3]
                         net (fo=1, routed)           0.000    36.306    div0/out_tmp_reg[19]_i_30_n_0
    SLICE_X37Y39         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    36.420 r  div0/out_tmp_reg[19]_i_25/CO[3]
                         net (fo=1, routed)           0.000    36.420    div0/out_tmp_reg[19]_i_25_n_0
    SLICE_X37Y40         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    36.534 r  div0/out_tmp_reg[19]_i_20/CO[3]
                         net (fo=1, routed)           0.000    36.534    div0/out_tmp_reg[19]_i_20_n_0
    SLICE_X37Y41         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    36.648 r  div0/out_tmp_reg[19]_i_15/CO[3]
                         net (fo=1, routed)           0.000    36.648    div0/out_tmp_reg[19]_i_15_n_0
    SLICE_X37Y42         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    36.762 r  div0/out_tmp_reg[19]_i_10/CO[3]
                         net (fo=1, routed)           0.000    36.762    div0/out_tmp_reg[19]_i_10_n_0
    SLICE_X37Y43         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    36.876 r  div0/out_tmp_reg[19]_i_5/CO[3]
                         net (fo=1, routed)           0.000    36.876    div0/out_tmp_reg[19]_i_5_n_0
    SLICE_X37Y44         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    36.990 r  div0/out_tmp_reg[19]_i_2/CO[3]
                         net (fo=1, routed)           0.000    36.990    div0/out_tmp_reg[19]_i_2_n_0
    SLICE_X37Y45         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.178    37.168 r  div0/out_tmp_reg[19]_i_1/CO[1]
                         net (fo=36, routed)          0.887    38.055    div0/p_1_in[19]
    SLICE_X39Y41         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.785    38.840 r  div0/out_tmp_reg[18]_i_35/CO[3]
                         net (fo=1, routed)           0.000    38.840    div0/out_tmp_reg[18]_i_35_n_0
    SLICE_X39Y42         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    38.954 r  div0/out_tmp_reg[18]_i_30/CO[3]
                         net (fo=1, routed)           0.000    38.954    div0/out_tmp_reg[18]_i_30_n_0
    SLICE_X39Y43         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    39.068 r  div0/out_tmp_reg[18]_i_25/CO[3]
                         net (fo=1, routed)           0.000    39.068    div0/out_tmp_reg[18]_i_25_n_0
    SLICE_X39Y44         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    39.182 r  div0/out_tmp_reg[18]_i_20/CO[3]
                         net (fo=1, routed)           0.000    39.182    div0/out_tmp_reg[18]_i_20_n_0
    SLICE_X39Y45         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    39.296 r  div0/out_tmp_reg[18]_i_15/CO[3]
                         net (fo=1, routed)           0.000    39.296    div0/out_tmp_reg[18]_i_15_n_0
    SLICE_X39Y46         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    39.410 r  div0/out_tmp_reg[18]_i_10/CO[3]
                         net (fo=1, routed)           0.000    39.410    div0/out_tmp_reg[18]_i_10_n_0
    SLICE_X39Y47         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    39.524 r  div0/out_tmp_reg[18]_i_5/CO[3]
                         net (fo=1, routed)           0.000    39.524    div0/out_tmp_reg[18]_i_5_n_0
    SLICE_X39Y48         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    39.638 r  div0/out_tmp_reg[18]_i_2/CO[3]
                         net (fo=1, routed)           0.000    39.638    div0/out_tmp_reg[18]_i_2_n_0
    SLICE_X39Y49         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.178    39.816 r  div0/out_tmp_reg[18]_i_1/CO[1]
                         net (fo=36, routed)          0.650    40.466    div0/p_1_in[18]
    SLICE_X38Y48         LUT3 (Prop_lut3_I0_O)        0.329    40.795 r  div0/out_tmp[17]_i_42/O
                         net (fo=1, routed)           0.000    40.795    div0/out_tmp[17]_i_42_n_0
    SLICE_X38Y48         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    41.328 r  div0/out_tmp_reg[17]_i_35/CO[3]
                         net (fo=1, routed)           0.000    41.328    div0/out_tmp_reg[17]_i_35_n_0
    SLICE_X38Y49         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    41.445 r  div0/out_tmp_reg[17]_i_30/CO[3]
                         net (fo=1, routed)           0.001    41.446    div0/out_tmp_reg[17]_i_30_n_0
    SLICE_X38Y50         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    41.563 r  div0/out_tmp_reg[17]_i_25/CO[3]
                         net (fo=1, routed)           0.000    41.563    div0/out_tmp_reg[17]_i_25_n_0
    SLICE_X38Y51         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    41.680 r  div0/out_tmp_reg[17]_i_20/CO[3]
                         net (fo=1, routed)           0.000    41.680    div0/out_tmp_reg[17]_i_20_n_0
    SLICE_X38Y52         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    41.797 r  div0/out_tmp_reg[17]_i_15/CO[3]
                         net (fo=1, routed)           0.000    41.797    div0/out_tmp_reg[17]_i_15_n_0
    SLICE_X38Y53         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    41.914 r  div0/out_tmp_reg[17]_i_10/CO[3]
                         net (fo=1, routed)           0.000    41.914    div0/out_tmp_reg[17]_i_10_n_0
    SLICE_X38Y54         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    42.031 r  div0/out_tmp_reg[17]_i_5/CO[3]
                         net (fo=1, routed)           0.000    42.031    div0/out_tmp_reg[17]_i_5_n_0
    SLICE_X38Y55         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    42.148 r  div0/out_tmp_reg[17]_i_2/CO[3]
                         net (fo=1, routed)           0.000    42.148    div0/out_tmp_reg[17]_i_2_n_0
    SLICE_X38Y56         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.179    42.327 r  div0/out_tmp_reg[17]_i_1/CO[1]
                         net (fo=36, routed)          0.627    42.954    div0/p_1_in[17]
    SLICE_X37Y55         LUT3 (Prop_lut3_I0_O)        0.332    43.286 r  div0/out_tmp[16]_i_42/O
                         net (fo=1, routed)           0.000    43.286    div0/out_tmp[16]_i_42_n_0
    SLICE_X37Y55         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    43.836 r  div0/out_tmp_reg[16]_i_35/CO[3]
                         net (fo=1, routed)           0.000    43.836    div0/out_tmp_reg[16]_i_35_n_0
    SLICE_X37Y56         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    43.950 r  div0/out_tmp_reg[16]_i_30/CO[3]
                         net (fo=1, routed)           0.000    43.950    div0/out_tmp_reg[16]_i_30_n_0
    SLICE_X37Y57         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    44.064 r  div0/out_tmp_reg[16]_i_25/CO[3]
                         net (fo=1, routed)           0.000    44.064    div0/out_tmp_reg[16]_i_25_n_0
    SLICE_X37Y58         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    44.178 r  div0/out_tmp_reg[16]_i_20/CO[3]
                         net (fo=1, routed)           0.000    44.178    div0/out_tmp_reg[16]_i_20_n_0
    SLICE_X37Y59         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    44.292 r  div0/out_tmp_reg[16]_i_15/CO[3]
                         net (fo=1, routed)           0.000    44.292    div0/out_tmp_reg[16]_i_15_n_0
    SLICE_X37Y60         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    44.406 r  div0/out_tmp_reg[16]_i_10/CO[3]
                         net (fo=1, routed)           0.000    44.406    div0/out_tmp_reg[16]_i_10_n_0
    SLICE_X37Y61         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    44.520 r  div0/out_tmp_reg[16]_i_5/CO[3]
                         net (fo=1, routed)           0.000    44.520    div0/out_tmp_reg[16]_i_5_n_0
    SLICE_X37Y62         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    44.634 r  div0/out_tmp_reg[16]_i_2/CO[3]
                         net (fo=1, routed)           0.000    44.634    div0/out_tmp_reg[16]_i_2_n_0
    SLICE_X37Y63         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.178    44.812 r  div0/out_tmp_reg[16]_i_1/CO[1]
                         net (fo=36, routed)          0.675    45.487    div0/p_1_in[16]
    SLICE_X38Y62         LUT3 (Prop_lut3_I0_O)        0.329    45.816 r  div0/out_tmp[15]_i_42/O
                         net (fo=1, routed)           0.000    45.816    div0/out_tmp[15]_i_42_n_0
    SLICE_X38Y62         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    46.349 r  div0/out_tmp_reg[15]_i_35/CO[3]
                         net (fo=1, routed)           0.000    46.349    div0/out_tmp_reg[15]_i_35_n_0
    SLICE_X38Y63         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    46.466 r  div0/out_tmp_reg[15]_i_30/CO[3]
                         net (fo=1, routed)           0.000    46.466    div0/out_tmp_reg[15]_i_30_n_0
    SLICE_X38Y64         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    46.583 r  div0/out_tmp_reg[15]_i_25/CO[3]
                         net (fo=1, routed)           0.000    46.583    div0/out_tmp_reg[15]_i_25_n_0
    SLICE_X38Y65         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    46.700 r  div0/out_tmp_reg[15]_i_20/CO[3]
                         net (fo=1, routed)           0.000    46.700    div0/out_tmp_reg[15]_i_20_n_0
    SLICE_X38Y66         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    46.817 r  div0/out_tmp_reg[15]_i_15/CO[3]
                         net (fo=1, routed)           0.000    46.817    div0/out_tmp_reg[15]_i_15_n_0
    SLICE_X38Y67         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    46.934 r  div0/out_tmp_reg[15]_i_10/CO[3]
                         net (fo=1, routed)           0.000    46.934    div0/out_tmp_reg[15]_i_10_n_0
    SLICE_X38Y68         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    47.051 r  div0/out_tmp_reg[15]_i_5/CO[3]
                         net (fo=1, routed)           0.000    47.051    div0/out_tmp_reg[15]_i_5_n_0
    SLICE_X38Y69         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    47.168 r  div0/out_tmp_reg[15]_i_2/CO[3]
                         net (fo=1, routed)           0.000    47.168    div0/out_tmp_reg[15]_i_2_n_0
    SLICE_X38Y70         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.179    47.347 r  div0/out_tmp_reg[15]_i_1/CO[1]
                         net (fo=36, routed)          0.843    48.190    div0/p_1_in[15]
    SLICE_X37Y68         LUT3 (Prop_lut3_I0_O)        0.332    48.522 r  div0/out_tmp[14]_i_42/O
                         net (fo=1, routed)           0.000    48.522    div0/out_tmp[14]_i_42_n_0
    SLICE_X37Y68         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    49.072 r  div0/out_tmp_reg[14]_i_35/CO[3]
                         net (fo=1, routed)           0.000    49.072    div0/out_tmp_reg[14]_i_35_n_0
    SLICE_X37Y69         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    49.186 r  div0/out_tmp_reg[14]_i_30/CO[3]
                         net (fo=1, routed)           0.000    49.186    div0/out_tmp_reg[14]_i_30_n_0
    SLICE_X37Y70         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    49.300 r  div0/out_tmp_reg[14]_i_25/CO[3]
                         net (fo=1, routed)           0.000    49.300    div0/out_tmp_reg[14]_i_25_n_0
    SLICE_X37Y71         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    49.414 r  div0/out_tmp_reg[14]_i_20/CO[3]
                         net (fo=1, routed)           0.000    49.414    div0/out_tmp_reg[14]_i_20_n_0
    SLICE_X37Y72         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    49.528 r  div0/out_tmp_reg[14]_i_15/CO[3]
                         net (fo=1, routed)           0.000    49.528    div0/out_tmp_reg[14]_i_15_n_0
    SLICE_X37Y73         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    49.642 r  div0/out_tmp_reg[14]_i_10/CO[3]
                         net (fo=1, routed)           0.000    49.642    div0/out_tmp_reg[14]_i_10_n_0
    SLICE_X37Y74         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    49.756 r  div0/out_tmp_reg[14]_i_5/CO[3]
                         net (fo=1, routed)           0.009    49.765    div0/out_tmp_reg[14]_i_5_n_0
    SLICE_X37Y75         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    49.879 r  div0/out_tmp_reg[14]_i_2/CO[3]
                         net (fo=1, routed)           0.000    49.879    div0/out_tmp_reg[14]_i_2_n_0
    SLICE_X37Y76         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.178    50.057 r  div0/out_tmp_reg[14]_i_1/CO[1]
                         net (fo=36, routed)          0.587    50.644    div0/p_1_in[14]
    SLICE_X38Y75         LUT3 (Prop_lut3_I0_O)        0.329    50.973 r  div0/out_tmp[13]_i_42/O
                         net (fo=1, routed)           0.000    50.973    div0/out_tmp[13]_i_42_n_0
    SLICE_X38Y75         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    51.506 r  div0/out_tmp_reg[13]_i_35/CO[3]
                         net (fo=1, routed)           0.000    51.506    div0/out_tmp_reg[13]_i_35_n_0
    SLICE_X38Y76         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    51.623 r  div0/out_tmp_reg[13]_i_30/CO[3]
                         net (fo=1, routed)           0.000    51.623    div0/out_tmp_reg[13]_i_30_n_0
    SLICE_X38Y77         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    51.740 r  div0/out_tmp_reg[13]_i_25/CO[3]
                         net (fo=1, routed)           0.000    51.740    div0/out_tmp_reg[13]_i_25_n_0
    SLICE_X38Y78         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    51.857 r  div0/out_tmp_reg[13]_i_20/CO[3]
                         net (fo=1, routed)           0.000    51.857    div0/out_tmp_reg[13]_i_20_n_0
    SLICE_X38Y79         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    51.974 r  div0/out_tmp_reg[13]_i_15/CO[3]
                         net (fo=1, routed)           0.000    51.974    div0/out_tmp_reg[13]_i_15_n_0
    SLICE_X38Y80         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    52.091 r  div0/out_tmp_reg[13]_i_10/CO[3]
                         net (fo=1, routed)           0.000    52.091    div0/out_tmp_reg[13]_i_10_n_0
    SLICE_X38Y81         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    52.208 r  div0/out_tmp_reg[13]_i_5/CO[3]
                         net (fo=1, routed)           0.000    52.208    div0/out_tmp_reg[13]_i_5_n_0
    SLICE_X38Y82         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    52.325 r  div0/out_tmp_reg[13]_i_2/CO[3]
                         net (fo=1, routed)           0.000    52.325    div0/out_tmp_reg[13]_i_2_n_0
    SLICE_X38Y83         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    52.482 r  div0/out_tmp_reg[13]_i_1/CO[1]
                         net (fo=36, routed)          0.717    53.199    div0/p_1_in[13]
    SLICE_X37Y82         LUT3 (Prop_lut3_I0_O)        0.332    53.531 r  div0/out_tmp[12]_i_42/O
                         net (fo=1, routed)           0.000    53.531    div0/out_tmp[12]_i_42_n_0
    SLICE_X37Y82         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    54.081 r  div0/out_tmp_reg[12]_i_35/CO[3]
                         net (fo=1, routed)           0.000    54.081    div0/out_tmp_reg[12]_i_35_n_0
    SLICE_X37Y83         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    54.195 r  div0/out_tmp_reg[12]_i_30/CO[3]
                         net (fo=1, routed)           0.000    54.195    div0/out_tmp_reg[12]_i_30_n_0
    SLICE_X37Y84         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    54.309 r  div0/out_tmp_reg[12]_i_25/CO[3]
                         net (fo=1, routed)           0.000    54.309    div0/out_tmp_reg[12]_i_25_n_0
    SLICE_X37Y85         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    54.423 r  div0/out_tmp_reg[12]_i_20/CO[3]
                         net (fo=1, routed)           0.000    54.423    div0/out_tmp_reg[12]_i_20_n_0
    SLICE_X37Y86         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    54.537 r  div0/out_tmp_reg[12]_i_15/CO[3]
                         net (fo=1, routed)           0.000    54.537    div0/out_tmp_reg[12]_i_15_n_0
    SLICE_X37Y87         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    54.651 r  div0/out_tmp_reg[12]_i_10/CO[3]
                         net (fo=1, routed)           0.000    54.651    div0/out_tmp_reg[12]_i_10_n_0
    SLICE_X37Y88         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    54.765 r  div0/out_tmp_reg[12]_i_5/CO[3]
                         net (fo=1, routed)           0.000    54.765    div0/out_tmp_reg[12]_i_5_n_0
    SLICE_X37Y89         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    54.879 r  div0/out_tmp_reg[12]_i_2/CO[3]
                         net (fo=1, routed)           0.000    54.879    div0/out_tmp_reg[12]_i_2_n_0
    SLICE_X37Y90         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.178    55.057 r  div0/out_tmp_reg[12]_i_1/CO[1]
                         net (fo=36, routed)          0.577    55.634    div0/p_1_in[12]
    SLICE_X38Y89         LUT3 (Prop_lut3_I0_O)        0.329    55.963 r  div0/out_tmp[11]_i_42/O
                         net (fo=1, routed)           0.000    55.963    div0/out_tmp[11]_i_42_n_0
    SLICE_X38Y89         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    56.496 r  div0/out_tmp_reg[11]_i_35/CO[3]
                         net (fo=1, routed)           0.000    56.496    div0/out_tmp_reg[11]_i_35_n_0
    SLICE_X38Y90         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    56.613 r  div0/out_tmp_reg[11]_i_30/CO[3]
                         net (fo=1, routed)           0.000    56.613    div0/out_tmp_reg[11]_i_30_n_0
    SLICE_X38Y91         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    56.730 r  div0/out_tmp_reg[11]_i_25/CO[3]
                         net (fo=1, routed)           0.000    56.730    div0/out_tmp_reg[11]_i_25_n_0
    SLICE_X38Y92         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    56.847 r  div0/out_tmp_reg[11]_i_20/CO[3]
                         net (fo=1, routed)           0.000    56.847    div0/out_tmp_reg[11]_i_20_n_0
    SLICE_X38Y93         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    56.964 r  div0/out_tmp_reg[11]_i_15/CO[3]
                         net (fo=1, routed)           0.000    56.964    div0/out_tmp_reg[11]_i_15_n_0
    SLICE_X38Y94         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    57.081 r  div0/out_tmp_reg[11]_i_10/CO[3]
                         net (fo=1, routed)           0.000    57.081    div0/out_tmp_reg[11]_i_10_n_0
    SLICE_X38Y95         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    57.198 r  div0/out_tmp_reg[11]_i_5/CO[3]
                         net (fo=1, routed)           0.000    57.198    div0/out_tmp_reg[11]_i_5_n_0
    SLICE_X38Y96         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    57.315 r  div0/out_tmp_reg[11]_i_2/CO[3]
                         net (fo=1, routed)           0.000    57.315    div0/out_tmp_reg[11]_i_2_n_0
    SLICE_X38Y97         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    57.472 r  div0/out_tmp_reg[11]_i_1/CO[1]
                         net (fo=36, routed)          0.814    58.286    div0/p_1_in[11]
    SLICE_X37Y95         LUT3 (Prop_lut3_I0_O)        0.332    58.618 r  div0/out_tmp[10]_i_42/O
                         net (fo=1, routed)           0.000    58.618    div0/out_tmp[10]_i_42_n_0
    SLICE_X37Y95         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    59.168 r  div0/out_tmp_reg[10]_i_35/CO[3]
                         net (fo=1, routed)           0.000    59.168    div0/out_tmp_reg[10]_i_35_n_0
    SLICE_X37Y96         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    59.282 r  div0/out_tmp_reg[10]_i_30/CO[3]
                         net (fo=1, routed)           0.000    59.282    div0/out_tmp_reg[10]_i_30_n_0
    SLICE_X37Y97         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    59.396 r  div0/out_tmp_reg[10]_i_25/CO[3]
                         net (fo=1, routed)           0.000    59.396    div0/out_tmp_reg[10]_i_25_n_0
    SLICE_X37Y98         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    59.510 r  div0/out_tmp_reg[10]_i_20/CO[3]
                         net (fo=1, routed)           0.000    59.510    div0/out_tmp_reg[10]_i_20_n_0
    SLICE_X37Y99         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    59.624 r  div0/out_tmp_reg[10]_i_15/CO[3]
                         net (fo=1, routed)           0.001    59.624    div0/out_tmp_reg[10]_i_15_n_0
    SLICE_X37Y100        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    59.738 r  div0/out_tmp_reg[10]_i_10/CO[3]
                         net (fo=1, routed)           0.000    59.738    div0/out_tmp_reg[10]_i_10_n_0
    SLICE_X37Y101        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    59.852 r  div0/out_tmp_reg[10]_i_5/CO[3]
                         net (fo=1, routed)           0.000    59.852    div0/out_tmp_reg[10]_i_5_n_0
    SLICE_X37Y102        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    59.966 r  div0/out_tmp_reg[10]_i_2/CO[3]
                         net (fo=1, routed)           0.000    59.966    div0/out_tmp_reg[10]_i_2_n_0
    SLICE_X37Y103        CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.178    60.144 r  div0/out_tmp_reg[10]_i_1/CO[1]
                         net (fo=36, routed)          0.587    60.731    div0/p_1_in[10]
    SLICE_X38Y102        LUT3 (Prop_lut3_I0_O)        0.329    61.060 r  div0/out_tmp[9]_i_42/O
                         net (fo=1, routed)           0.000    61.060    div0/out_tmp[9]_i_42_n_0
    SLICE_X38Y102        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    61.593 r  div0/out_tmp_reg[9]_i_35/CO[3]
                         net (fo=1, routed)           0.000    61.593    div0/out_tmp_reg[9]_i_35_n_0
    SLICE_X38Y103        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    61.710 r  div0/out_tmp_reg[9]_i_30/CO[3]
                         net (fo=1, routed)           0.000    61.710    div0/out_tmp_reg[9]_i_30_n_0
    SLICE_X38Y104        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    61.827 r  div0/out_tmp_reg[9]_i_25/CO[3]
                         net (fo=1, routed)           0.000    61.827    div0/out_tmp_reg[9]_i_25_n_0
    SLICE_X38Y105        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    61.944 r  div0/out_tmp_reg[9]_i_20/CO[3]
                         net (fo=1, routed)           0.000    61.944    div0/out_tmp_reg[9]_i_20_n_0
    SLICE_X38Y106        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    62.061 r  div0/out_tmp_reg[9]_i_15/CO[3]
                         net (fo=1, routed)           0.000    62.061    div0/out_tmp_reg[9]_i_15_n_0
    SLICE_X38Y107        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    62.178 r  div0/out_tmp_reg[9]_i_10/CO[3]
                         net (fo=1, routed)           0.000    62.178    div0/out_tmp_reg[9]_i_10_n_0
    SLICE_X38Y108        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    62.295 r  div0/out_tmp_reg[9]_i_5/CO[3]
                         net (fo=1, routed)           0.000    62.295    div0/out_tmp_reg[9]_i_5_n_0
    SLICE_X38Y109        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    62.412 r  div0/out_tmp_reg[9]_i_2/CO[3]
                         net (fo=1, routed)           0.000    62.412    div0/out_tmp_reg[9]_i_2_n_0
    SLICE_X38Y110        CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    62.569 r  div0/out_tmp_reg[9]_i_1/CO[1]
                         net (fo=36, routed)          0.654    63.224    div0/p_1_in[9]
    SLICE_X39Y109        LUT3 (Prop_lut3_I0_O)        0.332    63.556 r  div0/out_tmp[8]_i_42/O
                         net (fo=1, routed)           0.000    63.556    div0/out_tmp[8]_i_42_n_0
    SLICE_X39Y109        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    64.106 r  div0/out_tmp_reg[8]_i_35/CO[3]
                         net (fo=1, routed)           0.000    64.106    div0/out_tmp_reg[8]_i_35_n_0
    SLICE_X39Y110        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    64.220 r  div0/out_tmp_reg[8]_i_30/CO[3]
                         net (fo=1, routed)           0.000    64.220    div0/out_tmp_reg[8]_i_30_n_0
    SLICE_X39Y111        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    64.334 r  div0/out_tmp_reg[8]_i_25/CO[3]
                         net (fo=1, routed)           0.000    64.334    div0/out_tmp_reg[8]_i_25_n_0
    SLICE_X39Y112        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    64.448 r  div0/out_tmp_reg[8]_i_20/CO[3]
                         net (fo=1, routed)           0.000    64.448    div0/out_tmp_reg[8]_i_20_n_0
    SLICE_X39Y113        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    64.562 r  div0/out_tmp_reg[8]_i_15/CO[3]
                         net (fo=1, routed)           0.000    64.562    div0/out_tmp_reg[8]_i_15_n_0
    SLICE_X39Y114        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    64.676 r  div0/out_tmp_reg[8]_i_10/CO[3]
                         net (fo=1, routed)           0.000    64.676    div0/out_tmp_reg[8]_i_10_n_0
    SLICE_X39Y115        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    64.790 r  div0/out_tmp_reg[8]_i_5/CO[3]
                         net (fo=1, routed)           0.000    64.790    div0/out_tmp_reg[8]_i_5_n_0
    SLICE_X39Y116        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    64.904 r  div0/out_tmp_reg[8]_i_2/CO[3]
                         net (fo=1, routed)           0.000    64.904    div0/out_tmp_reg[8]_i_2_n_0
    SLICE_X39Y117        CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.178    65.082 r  div0/out_tmp_reg[8]_i_1/CO[1]
                         net (fo=36, routed)          0.660    65.741    div0/p_1_in[8]
    SLICE_X37Y116        LUT3 (Prop_lut3_I0_O)        0.329    66.070 r  div0/out_tmp[7]_i_42/O
                         net (fo=1, routed)           0.000    66.070    div0/out_tmp[7]_i_42_n_0
    SLICE_X37Y116        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    66.620 r  div0/out_tmp_reg[7]_i_35/CO[3]
                         net (fo=1, routed)           0.000    66.620    div0/out_tmp_reg[7]_i_35_n_0
    SLICE_X37Y117        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    66.734 r  div0/out_tmp_reg[7]_i_30/CO[3]
                         net (fo=1, routed)           0.000    66.734    div0/out_tmp_reg[7]_i_30_n_0
    SLICE_X37Y118        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    66.848 r  div0/out_tmp_reg[7]_i_25/CO[3]
                         net (fo=1, routed)           0.000    66.848    div0/out_tmp_reg[7]_i_25_n_0
    SLICE_X37Y119        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    66.962 r  div0/out_tmp_reg[7]_i_20/CO[3]
                         net (fo=1, routed)           0.000    66.962    div0/out_tmp_reg[7]_i_20_n_0
    SLICE_X37Y120        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    67.076 r  div0/out_tmp_reg[7]_i_15/CO[3]
                         net (fo=1, routed)           0.000    67.076    div0/out_tmp_reg[7]_i_15_n_0
    SLICE_X37Y121        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    67.190 r  div0/out_tmp_reg[7]_i_10/CO[3]
                         net (fo=1, routed)           0.000    67.190    div0/out_tmp_reg[7]_i_10_n_0
    SLICE_X37Y122        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    67.304 r  div0/out_tmp_reg[7]_i_5/CO[3]
                         net (fo=1, routed)           0.000    67.304    div0/out_tmp_reg[7]_i_5_n_0
    SLICE_X37Y123        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    67.418 r  div0/out_tmp_reg[7]_i_2/CO[3]
                         net (fo=1, routed)           0.000    67.418    div0/out_tmp_reg[7]_i_2_n_0
    SLICE_X37Y124        CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.178    67.596 r  div0/out_tmp_reg[7]_i_1/CO[1]
                         net (fo=36, routed)          0.000    67.596    div0/p_1_in[7]
    SLICE_X37Y124        FDRE                                         r  div0/out_tmp_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        7.000     7.000 r  
                                                      0.000     7.000 r  clk (IN)
                         net (fo=762, unset)          0.924     7.924    div0/clk
    SLICE_X37Y124        FDRE                                         r  div0/out_tmp_reg[7]/C
                         clock pessimism              0.000     7.924    
                         clock uncertainty           -0.035     7.889    
    SLICE_X37Y124        FDRE (Setup_fdre_C_D)        0.017     7.906    div0/out_tmp_reg[7]
  -------------------------------------------------------------------
                         required time                          7.906    
                         arrival time                         -67.596    
  -------------------------------------------------------------------
                         slack                                -59.690    

Slack (VIOLATED) :        -57.176ns  (required time - arrival time)
  Source:                 div0/rtmp_reg[31]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@3.500ns period=7.000ns})
  Destination:            div0/out_tmp_reg[8]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@3.500ns period=7.000ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            7.000ns  (clk rise@7.000ns - clk rise@0.000ns)
  Data Path Delay:        64.109ns  (logic 44.302ns (69.105%)  route 19.807ns (30.895%))
  Logic Levels:           234  (CARRY4=215 LUT2=1 LUT3=18)
  Clock Path Skew:        -0.049ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.924ns = ( 7.924 - 7.000 ) 
    Source Clock Delay      (SCD):    0.973ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=762, unset)          0.973     0.973    div0/clk
    SLICE_X37Y24         FDRE                                         r  div0/rtmp_reg[31]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y24         FDRE (Prop_fdre_C_Q)         0.419     1.392 r  div0/rtmp_reg[31]/Q
                         net (fo=2, routed)           0.407     1.799    div0/rtmp[31]
    SLICE_X39Y24         LUT2 (Prop_lut2_I1_O)        0.299     2.098 r  div0/out_tmp[31]_i_41/O
                         net (fo=1, routed)           0.000     2.098    div0/out_tmp[31]_i_41_n_0
    SLICE_X39Y24         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532     2.630 r  div0/out_tmp_reg[31]_i_33/CO[3]
                         net (fo=1, routed)           0.009     2.639    div0/out_tmp_reg[31]_i_33_n_0
    SLICE_X39Y25         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     2.753 r  div0/out_tmp_reg[31]_i_28/CO[3]
                         net (fo=1, routed)           0.000     2.753    div0/out_tmp_reg[31]_i_28_n_0
    SLICE_X39Y26         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     2.867 r  div0/out_tmp_reg[31]_i_23/CO[3]
                         net (fo=1, routed)           0.000     2.867    div0/out_tmp_reg[31]_i_23_n_0
    SLICE_X39Y27         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     2.981 r  div0/out_tmp_reg[31]_i_18/CO[3]
                         net (fo=1, routed)           0.000     2.981    div0/out_tmp_reg[31]_i_18_n_0
    SLICE_X39Y28         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     3.095 r  div0/out_tmp_reg[31]_i_13/CO[3]
                         net (fo=1, routed)           0.000     3.095    div0/out_tmp_reg[31]_i_13_n_0
    SLICE_X39Y29         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     3.209 r  div0/out_tmp_reg[31]_i_8/CO[3]
                         net (fo=1, routed)           0.000     3.209    div0/out_tmp_reg[31]_i_8_n_0
    SLICE_X39Y30         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     3.323 r  div0/out_tmp_reg[31]_i_3/CO[3]
                         net (fo=1, routed)           0.000     3.323    div0/out_tmp_reg[31]_i_3_n_0
    SLICE_X39Y31         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     3.437 r  div0/out_tmp_reg[31]_i_2/CO[3]
                         net (fo=1, routed)           0.000     3.437    div0/out_tmp_reg[31]_i_2_n_0
    SLICE_X39Y32         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.293     3.730 r  div0/out_tmp_reg[31]_i_1/CO[0]
                         net (fo=36, routed)          1.088     4.818    div0/p_1_in[31]
    SLICE_X40Y27         LUT3 (Prop_lut3_I0_O)        0.373     5.191 r  div0/out_tmp[30]_i_38/O
                         net (fo=1, routed)           0.000     5.191    div0/out_tmp[30]_i_38_n_0
    SLICE_X40Y27         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     5.741 r  div0/out_tmp_reg[30]_i_30/CO[3]
                         net (fo=1, routed)           0.000     5.741    div0/out_tmp_reg[30]_i_30_n_0
    SLICE_X40Y28         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     5.855 r  div0/out_tmp_reg[30]_i_25/CO[3]
                         net (fo=1, routed)           0.000     5.855    div0/out_tmp_reg[30]_i_25_n_0
    SLICE_X40Y29         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     5.969 r  div0/out_tmp_reg[30]_i_20/CO[3]
                         net (fo=1, routed)           0.000     5.969    div0/out_tmp_reg[30]_i_20_n_0
    SLICE_X40Y30         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     6.083 r  div0/out_tmp_reg[30]_i_15/CO[3]
                         net (fo=1, routed)           0.000     6.083    div0/out_tmp_reg[30]_i_15_n_0
    SLICE_X40Y31         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     6.197 r  div0/out_tmp_reg[30]_i_10/CO[3]
                         net (fo=1, routed)           0.000     6.197    div0/out_tmp_reg[30]_i_10_n_0
    SLICE_X40Y32         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     6.311 r  div0/out_tmp_reg[30]_i_5/CO[3]
                         net (fo=1, routed)           0.000     6.311    div0/out_tmp_reg[30]_i_5_n_0
    SLICE_X40Y33         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     6.425 r  div0/out_tmp_reg[30]_i_2/CO[3]
                         net (fo=1, routed)           0.000     6.425    div0/out_tmp_reg[30]_i_2_n_0
    SLICE_X40Y34         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.178     6.603 r  div0/out_tmp_reg[30]_i_1/CO[1]
                         net (fo=36, routed)          1.047     7.651    div0/p_1_in[30]
    SLICE_X38Y26         LUT3 (Prop_lut3_I0_O)        0.329     7.980 r  div0/out_tmp[29]_i_42/O
                         net (fo=1, routed)           0.000     7.980    div0/out_tmp[29]_i_42_n_0
    SLICE_X38Y26         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533     8.513 r  div0/out_tmp_reg[29]_i_35/CO[3]
                         net (fo=1, routed)           0.000     8.513    div0/out_tmp_reg[29]_i_35_n_0
    SLICE_X38Y27         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     8.630 r  div0/out_tmp_reg[29]_i_30/CO[3]
                         net (fo=1, routed)           0.000     8.630    div0/out_tmp_reg[29]_i_30_n_0
    SLICE_X38Y28         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     8.747 r  div0/out_tmp_reg[29]_i_25/CO[3]
                         net (fo=1, routed)           0.000     8.747    div0/out_tmp_reg[29]_i_25_n_0
    SLICE_X38Y29         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     8.864 r  div0/out_tmp_reg[29]_i_20/CO[3]
                         net (fo=1, routed)           0.000     8.864    div0/out_tmp_reg[29]_i_20_n_0
    SLICE_X38Y30         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     8.981 r  div0/out_tmp_reg[29]_i_15/CO[3]
                         net (fo=1, routed)           0.000     8.981    div0/out_tmp_reg[29]_i_15_n_0
    SLICE_X38Y31         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     9.098 r  div0/out_tmp_reg[29]_i_10/CO[3]
                         net (fo=1, routed)           0.000     9.098    div0/out_tmp_reg[29]_i_10_n_0
    SLICE_X38Y32         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     9.215 r  div0/out_tmp_reg[29]_i_5/CO[3]
                         net (fo=1, routed)           0.000     9.215    div0/out_tmp_reg[29]_i_5_n_0
    SLICE_X38Y33         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     9.332 r  div0/out_tmp_reg[29]_i_2/CO[3]
                         net (fo=1, routed)           0.000     9.332    div0/out_tmp_reg[29]_i_2_n_0
    SLICE_X38Y34         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.179     9.511 r  div0/out_tmp_reg[29]_i_1/CO[1]
                         net (fo=36, routed)          1.075    10.586    div0/p_1_in[29]
    SLICE_X33Y27         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.788    11.374 r  div0/out_tmp_reg[28]_i_35/CO[3]
                         net (fo=1, routed)           0.000    11.374    div0/out_tmp_reg[28]_i_35_n_0
    SLICE_X33Y28         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    11.488 r  div0/out_tmp_reg[28]_i_30/CO[3]
                         net (fo=1, routed)           0.000    11.488    div0/out_tmp_reg[28]_i_30_n_0
    SLICE_X33Y29         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    11.602 r  div0/out_tmp_reg[28]_i_25/CO[3]
                         net (fo=1, routed)           0.000    11.602    div0/out_tmp_reg[28]_i_25_n_0
    SLICE_X33Y30         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    11.716 r  div0/out_tmp_reg[28]_i_20/CO[3]
                         net (fo=1, routed)           0.000    11.716    div0/out_tmp_reg[28]_i_20_n_0
    SLICE_X33Y31         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    11.830 r  div0/out_tmp_reg[28]_i_15/CO[3]
                         net (fo=1, routed)           0.000    11.830    div0/out_tmp_reg[28]_i_15_n_0
    SLICE_X33Y32         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    11.944 r  div0/out_tmp_reg[28]_i_10/CO[3]
                         net (fo=1, routed)           0.000    11.944    div0/out_tmp_reg[28]_i_10_n_0
    SLICE_X33Y33         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    12.058 r  div0/out_tmp_reg[28]_i_5/CO[3]
                         net (fo=1, routed)           0.000    12.058    div0/out_tmp_reg[28]_i_5_n_0
    SLICE_X33Y34         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    12.172 r  div0/out_tmp_reg[28]_i_2/CO[3]
                         net (fo=1, routed)           0.000    12.172    div0/out_tmp_reg[28]_i_2_n_0
    SLICE_X33Y35         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.178    12.350 r  div0/out_tmp_reg[28]_i_1/CO[1]
                         net (fo=36, routed)          1.079    13.429    div0/p_1_in[28]
    SLICE_X37Y27         LUT3 (Prop_lut3_I0_O)        0.329    13.758 r  div0/out_tmp[27]_i_40/O
                         net (fo=1, routed)           0.000    13.758    div0/out_tmp[27]_i_40_n_0
    SLICE_X37Y27         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401    14.159 r  div0/out_tmp_reg[27]_i_35/CO[3]
                         net (fo=1, routed)           0.000    14.159    div0/out_tmp_reg[27]_i_35_n_0
    SLICE_X37Y28         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    14.273 r  div0/out_tmp_reg[27]_i_30/CO[3]
                         net (fo=1, routed)           0.000    14.273    div0/out_tmp_reg[27]_i_30_n_0
    SLICE_X37Y29         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    14.387 r  div0/out_tmp_reg[27]_i_25/CO[3]
                         net (fo=1, routed)           0.000    14.387    div0/out_tmp_reg[27]_i_25_n_0
    SLICE_X37Y30         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    14.501 r  div0/out_tmp_reg[27]_i_20/CO[3]
                         net (fo=1, routed)           0.000    14.501    div0/out_tmp_reg[27]_i_20_n_0
    SLICE_X37Y31         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    14.615 r  div0/out_tmp_reg[27]_i_15/CO[3]
                         net (fo=1, routed)           0.000    14.615    div0/out_tmp_reg[27]_i_15_n_0
    SLICE_X37Y32         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    14.729 r  div0/out_tmp_reg[27]_i_10/CO[3]
                         net (fo=1, routed)           0.000    14.729    div0/out_tmp_reg[27]_i_10_n_0
    SLICE_X37Y33         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    14.843 r  div0/out_tmp_reg[27]_i_5/CO[3]
                         net (fo=1, routed)           0.000    14.843    div0/out_tmp_reg[27]_i_5_n_0
    SLICE_X37Y34         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    14.957 r  div0/out_tmp_reg[27]_i_2/CO[3]
                         net (fo=1, routed)           0.000    14.957    div0/out_tmp_reg[27]_i_2_n_0
    SLICE_X37Y35         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.178    15.135 r  div0/out_tmp_reg[27]_i_1/CO[1]
                         net (fo=36, routed)          0.921    16.056    div0/p_1_in[27]
    SLICE_X42Y26         LUT3 (Prop_lut3_I0_O)        0.329    16.385 r  div0/out_tmp[26]_i_42/O
                         net (fo=1, routed)           0.000    16.385    div0/out_tmp[26]_i_42_n_0
    SLICE_X42Y26         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    16.918 r  div0/out_tmp_reg[26]_i_35/CO[3]
                         net (fo=1, routed)           0.000    16.918    div0/out_tmp_reg[26]_i_35_n_0
    SLICE_X42Y27         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    17.035 r  div0/out_tmp_reg[26]_i_30/CO[3]
                         net (fo=1, routed)           0.000    17.035    div0/out_tmp_reg[26]_i_30_n_0
    SLICE_X42Y28         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    17.152 r  div0/out_tmp_reg[26]_i_25/CO[3]
                         net (fo=1, routed)           0.000    17.152    div0/out_tmp_reg[26]_i_25_n_0
    SLICE_X42Y29         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    17.269 r  div0/out_tmp_reg[26]_i_20/CO[3]
                         net (fo=1, routed)           0.000    17.269    div0/out_tmp_reg[26]_i_20_n_0
    SLICE_X42Y30         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    17.386 r  div0/out_tmp_reg[26]_i_15/CO[3]
                         net (fo=1, routed)           0.000    17.386    div0/out_tmp_reg[26]_i_15_n_0
    SLICE_X42Y31         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    17.503 r  div0/out_tmp_reg[26]_i_10/CO[3]
                         net (fo=1, routed)           0.000    17.503    div0/out_tmp_reg[26]_i_10_n_0
    SLICE_X42Y32         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    17.620 r  div0/out_tmp_reg[26]_i_5/CO[3]
                         net (fo=1, routed)           0.000    17.620    div0/out_tmp_reg[26]_i_5_n_0
    SLICE_X42Y33         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    17.737 r  div0/out_tmp_reg[26]_i_2/CO[3]
                         net (fo=1, routed)           0.000    17.737    div0/out_tmp_reg[26]_i_2_n_0
    SLICE_X42Y34         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.179    17.916 r  div0/out_tmp_reg[26]_i_1/CO[1]
                         net (fo=36, routed)          0.898    18.814    div0/p_1_in[26]
    SLICE_X47Y26         LUT3 (Prop_lut3_I0_O)        0.332    19.146 r  div0/out_tmp[25]_i_42/O
                         net (fo=1, routed)           0.000    19.146    div0/out_tmp[25]_i_42_n_0
    SLICE_X47Y26         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    19.696 r  div0/out_tmp_reg[25]_i_35/CO[3]
                         net (fo=1, routed)           0.000    19.696    div0/out_tmp_reg[25]_i_35_n_0
    SLICE_X47Y27         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    19.810 r  div0/out_tmp_reg[25]_i_30/CO[3]
                         net (fo=1, routed)           0.000    19.810    div0/out_tmp_reg[25]_i_30_n_0
    SLICE_X47Y28         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    19.924 r  div0/out_tmp_reg[25]_i_25/CO[3]
                         net (fo=1, routed)           0.000    19.924    div0/out_tmp_reg[25]_i_25_n_0
    SLICE_X47Y29         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    20.038 r  div0/out_tmp_reg[25]_i_20/CO[3]
                         net (fo=1, routed)           0.000    20.038    div0/out_tmp_reg[25]_i_20_n_0
    SLICE_X47Y30         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    20.152 r  div0/out_tmp_reg[25]_i_15/CO[3]
                         net (fo=1, routed)           0.000    20.152    div0/out_tmp_reg[25]_i_15_n_0
    SLICE_X47Y31         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    20.266 r  div0/out_tmp_reg[25]_i_10/CO[3]
                         net (fo=1, routed)           0.000    20.266    div0/out_tmp_reg[25]_i_10_n_0
    SLICE_X47Y32         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    20.380 r  div0/out_tmp_reg[25]_i_5/CO[3]
                         net (fo=1, routed)           0.000    20.380    div0/out_tmp_reg[25]_i_5_n_0
    SLICE_X47Y33         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    20.494 r  div0/out_tmp_reg[25]_i_2/CO[3]
                         net (fo=1, routed)           0.000    20.494    div0/out_tmp_reg[25]_i_2_n_0
    SLICE_X47Y34         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    20.651 r  div0/out_tmp_reg[25]_i_1/CO[1]
                         net (fo=36, routed)          0.844    21.495    div0/p_1_in[25]
    SLICE_X44Y31         LUT3 (Prop_lut3_I0_O)        0.329    21.824 r  div0/out_tmp[24]_i_42/O
                         net (fo=1, routed)           0.000    21.824    div0/out_tmp[24]_i_42_n_0
    SLICE_X44Y31         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    22.374 r  div0/out_tmp_reg[24]_i_35/CO[3]
                         net (fo=1, routed)           0.000    22.374    div0/out_tmp_reg[24]_i_35_n_0
    SLICE_X44Y32         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    22.488 r  div0/out_tmp_reg[24]_i_30/CO[3]
                         net (fo=1, routed)           0.000    22.488    div0/out_tmp_reg[24]_i_30_n_0
    SLICE_X44Y33         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    22.602 r  div0/out_tmp_reg[24]_i_25/CO[3]
                         net (fo=1, routed)           0.000    22.602    div0/out_tmp_reg[24]_i_25_n_0
    SLICE_X44Y34         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    22.716 r  div0/out_tmp_reg[24]_i_20/CO[3]
                         net (fo=1, routed)           0.000    22.716    div0/out_tmp_reg[24]_i_20_n_0
    SLICE_X44Y35         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    22.830 r  div0/out_tmp_reg[24]_i_15/CO[3]
                         net (fo=1, routed)           0.000    22.830    div0/out_tmp_reg[24]_i_15_n_0
    SLICE_X44Y36         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    22.944 r  div0/out_tmp_reg[24]_i_10/CO[3]
                         net (fo=1, routed)           0.000    22.944    div0/out_tmp_reg[24]_i_10_n_0
    SLICE_X44Y37         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    23.058 r  div0/out_tmp_reg[24]_i_5/CO[3]
                         net (fo=1, routed)           0.000    23.058    div0/out_tmp_reg[24]_i_5_n_0
    SLICE_X44Y38         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    23.172 r  div0/out_tmp_reg[24]_i_2/CO[3]
                         net (fo=1, routed)           0.000    23.172    div0/out_tmp_reg[24]_i_2_n_0
    SLICE_X44Y39         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.178    23.350 r  div0/out_tmp_reg[24]_i_1/CO[1]
                         net (fo=36, routed)          0.984    24.334    div0/p_1_in[24]
    SLICE_X43Y32         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.785    25.119 r  div0/out_tmp_reg[23]_i_35/CO[3]
                         net (fo=1, routed)           0.000    25.119    div0/out_tmp_reg[23]_i_35_n_0
    SLICE_X43Y33         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    25.233 r  div0/out_tmp_reg[23]_i_30/CO[3]
                         net (fo=1, routed)           0.000    25.233    div0/out_tmp_reg[23]_i_30_n_0
    SLICE_X43Y34         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    25.347 r  div0/out_tmp_reg[23]_i_25/CO[3]
                         net (fo=1, routed)           0.000    25.347    div0/out_tmp_reg[23]_i_25_n_0
    SLICE_X43Y35         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    25.461 r  div0/out_tmp_reg[23]_i_20/CO[3]
                         net (fo=1, routed)           0.000    25.461    div0/out_tmp_reg[23]_i_20_n_0
    SLICE_X43Y36         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    25.575 r  div0/out_tmp_reg[23]_i_15/CO[3]
                         net (fo=1, routed)           0.000    25.575    div0/out_tmp_reg[23]_i_15_n_0
    SLICE_X43Y37         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    25.689 r  div0/out_tmp_reg[23]_i_10/CO[3]
                         net (fo=1, routed)           0.000    25.689    div0/out_tmp_reg[23]_i_10_n_0
    SLICE_X43Y38         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    25.803 r  div0/out_tmp_reg[23]_i_5/CO[3]
                         net (fo=1, routed)           0.000    25.803    div0/out_tmp_reg[23]_i_5_n_0
    SLICE_X43Y39         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    25.917 r  div0/out_tmp_reg[23]_i_2/CO[3]
                         net (fo=1, routed)           0.000    25.917    div0/out_tmp_reg[23]_i_2_n_0
    SLICE_X43Y40         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.178    26.095 r  div0/out_tmp_reg[23]_i_1/CO[1]
                         net (fo=36, routed)          1.046    27.141    div0/p_1_in[23]
    SLICE_X36Y31         LUT3 (Prop_lut3_I0_O)        0.329    27.470 r  div0/out_tmp[22]_i_42/O
                         net (fo=1, routed)           0.000    27.470    div0/out_tmp[22]_i_42_n_0
    SLICE_X36Y31         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    28.003 r  div0/out_tmp_reg[22]_i_35/CO[3]
                         net (fo=1, routed)           0.000    28.003    div0/out_tmp_reg[22]_i_35_n_0
    SLICE_X36Y32         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    28.120 r  div0/out_tmp_reg[22]_i_30/CO[3]
                         net (fo=1, routed)           0.000    28.120    div0/out_tmp_reg[22]_i_30_n_0
    SLICE_X36Y33         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    28.237 r  div0/out_tmp_reg[22]_i_25/CO[3]
                         net (fo=1, routed)           0.000    28.237    div0/out_tmp_reg[22]_i_25_n_0
    SLICE_X36Y34         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    28.354 r  div0/out_tmp_reg[22]_i_20/CO[3]
                         net (fo=1, routed)           0.000    28.354    div0/out_tmp_reg[22]_i_20_n_0
    SLICE_X36Y35         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    28.471 r  div0/out_tmp_reg[22]_i_15/CO[3]
                         net (fo=1, routed)           0.000    28.471    div0/out_tmp_reg[22]_i_15_n_0
    SLICE_X36Y36         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    28.588 r  div0/out_tmp_reg[22]_i_10/CO[3]
                         net (fo=1, routed)           0.000    28.588    div0/out_tmp_reg[22]_i_10_n_0
    SLICE_X36Y37         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    28.705 r  div0/out_tmp_reg[22]_i_5/CO[3]
                         net (fo=1, routed)           0.000    28.705    div0/out_tmp_reg[22]_i_5_n_0
    SLICE_X36Y38         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    28.822 r  div0/out_tmp_reg[22]_i_2/CO[3]
                         net (fo=1, routed)           0.000    28.822    div0/out_tmp_reg[22]_i_2_n_0
    SLICE_X36Y39         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.179    29.001 r  div0/out_tmp_reg[22]_i_1/CO[1]
                         net (fo=36, routed)          0.933    29.934    div0/p_1_in[22]
    SLICE_X34Y31         LUT3 (Prop_lut3_I0_O)        0.332    30.266 r  div0/out_tmp[21]_i_42/O
                         net (fo=1, routed)           0.000    30.266    div0/out_tmp[21]_i_42_n_0
    SLICE_X34Y31         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    30.799 r  div0/out_tmp_reg[21]_i_35/CO[3]
                         net (fo=1, routed)           0.000    30.799    div0/out_tmp_reg[21]_i_35_n_0
    SLICE_X34Y32         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    30.916 r  div0/out_tmp_reg[21]_i_30/CO[3]
                         net (fo=1, routed)           0.000    30.916    div0/out_tmp_reg[21]_i_30_n_0
    SLICE_X34Y33         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    31.033 r  div0/out_tmp_reg[21]_i_25/CO[3]
                         net (fo=1, routed)           0.000    31.033    div0/out_tmp_reg[21]_i_25_n_0
    SLICE_X34Y34         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    31.150 r  div0/out_tmp_reg[21]_i_20/CO[3]
                         net (fo=1, routed)           0.000    31.150    div0/out_tmp_reg[21]_i_20_n_0
    SLICE_X34Y35         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    31.267 r  div0/out_tmp_reg[21]_i_15/CO[3]
                         net (fo=1, routed)           0.000    31.267    div0/out_tmp_reg[21]_i_15_n_0
    SLICE_X34Y36         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    31.384 r  div0/out_tmp_reg[21]_i_10/CO[3]
                         net (fo=1, routed)           0.000    31.384    div0/out_tmp_reg[21]_i_10_n_0
    SLICE_X34Y37         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    31.501 r  div0/out_tmp_reg[21]_i_5/CO[3]
                         net (fo=1, routed)           0.000    31.501    div0/out_tmp_reg[21]_i_5_n_0
    SLICE_X34Y38         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    31.618 r  div0/out_tmp_reg[21]_i_2/CO[3]
                         net (fo=1, routed)           0.000    31.618    div0/out_tmp_reg[21]_i_2_n_0
    SLICE_X34Y39         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.179    31.797 r  div0/out_tmp_reg[21]_i_1/CO[1]
                         net (fo=36, routed)          0.901    32.698    div0/p_1_in[21]
    SLICE_X35Y34         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.788    33.486 r  div0/out_tmp_reg[20]_i_35/CO[3]
                         net (fo=1, routed)           0.000    33.486    div0/out_tmp_reg[20]_i_35_n_0
    SLICE_X35Y35         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    33.600 r  div0/out_tmp_reg[20]_i_30/CO[3]
                         net (fo=1, routed)           0.000    33.600    div0/out_tmp_reg[20]_i_30_n_0
    SLICE_X35Y36         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    33.714 r  div0/out_tmp_reg[20]_i_25/CO[3]
                         net (fo=1, routed)           0.000    33.714    div0/out_tmp_reg[20]_i_25_n_0
    SLICE_X35Y37         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    33.828 r  div0/out_tmp_reg[20]_i_20/CO[3]
                         net (fo=1, routed)           0.000    33.828    div0/out_tmp_reg[20]_i_20_n_0
    SLICE_X35Y38         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    33.942 r  div0/out_tmp_reg[20]_i_15/CO[3]
                         net (fo=1, routed)           0.000    33.942    div0/out_tmp_reg[20]_i_15_n_0
    SLICE_X35Y39         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    34.056 r  div0/out_tmp_reg[20]_i_10/CO[3]
                         net (fo=1, routed)           0.000    34.056    div0/out_tmp_reg[20]_i_10_n_0
    SLICE_X35Y40         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    34.170 r  div0/out_tmp_reg[20]_i_5/CO[3]
                         net (fo=1, routed)           0.000    34.170    div0/out_tmp_reg[20]_i_5_n_0
    SLICE_X35Y41         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    34.284 r  div0/out_tmp_reg[20]_i_2/CO[3]
                         net (fo=1, routed)           0.000    34.284    div0/out_tmp_reg[20]_i_2_n_0
    SLICE_X35Y42         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.178    34.462 r  div0/out_tmp_reg[20]_i_1/CO[1]
                         net (fo=36, routed)          0.944    35.407    div0/p_1_in[20]
    SLICE_X37Y37         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.785    36.192 r  div0/out_tmp_reg[19]_i_35/CO[3]
                         net (fo=1, routed)           0.000    36.192    div0/out_tmp_reg[19]_i_35_n_0
    SLICE_X37Y38         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    36.306 r  div0/out_tmp_reg[19]_i_30/CO[3]
                         net (fo=1, routed)           0.000    36.306    div0/out_tmp_reg[19]_i_30_n_0
    SLICE_X37Y39         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    36.420 r  div0/out_tmp_reg[19]_i_25/CO[3]
                         net (fo=1, routed)           0.000    36.420    div0/out_tmp_reg[19]_i_25_n_0
    SLICE_X37Y40         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    36.534 r  div0/out_tmp_reg[19]_i_20/CO[3]
                         net (fo=1, routed)           0.000    36.534    div0/out_tmp_reg[19]_i_20_n_0
    SLICE_X37Y41         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    36.648 r  div0/out_tmp_reg[19]_i_15/CO[3]
                         net (fo=1, routed)           0.000    36.648    div0/out_tmp_reg[19]_i_15_n_0
    SLICE_X37Y42         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    36.762 r  div0/out_tmp_reg[19]_i_10/CO[3]
                         net (fo=1, routed)           0.000    36.762    div0/out_tmp_reg[19]_i_10_n_0
    SLICE_X37Y43         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    36.876 r  div0/out_tmp_reg[19]_i_5/CO[3]
                         net (fo=1, routed)           0.000    36.876    div0/out_tmp_reg[19]_i_5_n_0
    SLICE_X37Y44         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    36.990 r  div0/out_tmp_reg[19]_i_2/CO[3]
                         net (fo=1, routed)           0.000    36.990    div0/out_tmp_reg[19]_i_2_n_0
    SLICE_X37Y45         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.178    37.168 r  div0/out_tmp_reg[19]_i_1/CO[1]
                         net (fo=36, routed)          0.887    38.055    div0/p_1_in[19]
    SLICE_X39Y41         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.785    38.840 r  div0/out_tmp_reg[18]_i_35/CO[3]
                         net (fo=1, routed)           0.000    38.840    div0/out_tmp_reg[18]_i_35_n_0
    SLICE_X39Y42         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    38.954 r  div0/out_tmp_reg[18]_i_30/CO[3]
                         net (fo=1, routed)           0.000    38.954    div0/out_tmp_reg[18]_i_30_n_0
    SLICE_X39Y43         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    39.068 r  div0/out_tmp_reg[18]_i_25/CO[3]
                         net (fo=1, routed)           0.000    39.068    div0/out_tmp_reg[18]_i_25_n_0
    SLICE_X39Y44         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    39.182 r  div0/out_tmp_reg[18]_i_20/CO[3]
                         net (fo=1, routed)           0.000    39.182    div0/out_tmp_reg[18]_i_20_n_0
    SLICE_X39Y45         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    39.296 r  div0/out_tmp_reg[18]_i_15/CO[3]
                         net (fo=1, routed)           0.000    39.296    div0/out_tmp_reg[18]_i_15_n_0
    SLICE_X39Y46         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    39.410 r  div0/out_tmp_reg[18]_i_10/CO[3]
                         net (fo=1, routed)           0.000    39.410    div0/out_tmp_reg[18]_i_10_n_0
    SLICE_X39Y47         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    39.524 r  div0/out_tmp_reg[18]_i_5/CO[3]
                         net (fo=1, routed)           0.000    39.524    div0/out_tmp_reg[18]_i_5_n_0
    SLICE_X39Y48         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    39.638 r  div0/out_tmp_reg[18]_i_2/CO[3]
                         net (fo=1, routed)           0.000    39.638    div0/out_tmp_reg[18]_i_2_n_0
    SLICE_X39Y49         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.178    39.816 r  div0/out_tmp_reg[18]_i_1/CO[1]
                         net (fo=36, routed)          0.650    40.466    div0/p_1_in[18]
    SLICE_X38Y48         LUT3 (Prop_lut3_I0_O)        0.329    40.795 r  div0/out_tmp[17]_i_42/O
                         net (fo=1, routed)           0.000    40.795    div0/out_tmp[17]_i_42_n_0
    SLICE_X38Y48         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    41.328 r  div0/out_tmp_reg[17]_i_35/CO[3]
                         net (fo=1, routed)           0.000    41.328    div0/out_tmp_reg[17]_i_35_n_0
    SLICE_X38Y49         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    41.445 r  div0/out_tmp_reg[17]_i_30/CO[3]
                         net (fo=1, routed)           0.001    41.446    div0/out_tmp_reg[17]_i_30_n_0
    SLICE_X38Y50         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    41.563 r  div0/out_tmp_reg[17]_i_25/CO[3]
                         net (fo=1, routed)           0.000    41.563    div0/out_tmp_reg[17]_i_25_n_0
    SLICE_X38Y51         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    41.680 r  div0/out_tmp_reg[17]_i_20/CO[3]
                         net (fo=1, routed)           0.000    41.680    div0/out_tmp_reg[17]_i_20_n_0
    SLICE_X38Y52         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    41.797 r  div0/out_tmp_reg[17]_i_15/CO[3]
                         net (fo=1, routed)           0.000    41.797    div0/out_tmp_reg[17]_i_15_n_0
    SLICE_X38Y53         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    41.914 r  div0/out_tmp_reg[17]_i_10/CO[3]
                         net (fo=1, routed)           0.000    41.914    div0/out_tmp_reg[17]_i_10_n_0
    SLICE_X38Y54         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    42.031 r  div0/out_tmp_reg[17]_i_5/CO[3]
                         net (fo=1, routed)           0.000    42.031    div0/out_tmp_reg[17]_i_5_n_0
    SLICE_X38Y55         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    42.148 r  div0/out_tmp_reg[17]_i_2/CO[3]
                         net (fo=1, routed)           0.000    42.148    div0/out_tmp_reg[17]_i_2_n_0
    SLICE_X38Y56         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.179    42.327 r  div0/out_tmp_reg[17]_i_1/CO[1]
                         net (fo=36, routed)          0.627    42.954    div0/p_1_in[17]
    SLICE_X37Y55         LUT3 (Prop_lut3_I0_O)        0.332    43.286 r  div0/out_tmp[16]_i_42/O
                         net (fo=1, routed)           0.000    43.286    div0/out_tmp[16]_i_42_n_0
    SLICE_X37Y55         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    43.836 r  div0/out_tmp_reg[16]_i_35/CO[3]
                         net (fo=1, routed)           0.000    43.836    div0/out_tmp_reg[16]_i_35_n_0
    SLICE_X37Y56         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    43.950 r  div0/out_tmp_reg[16]_i_30/CO[3]
                         net (fo=1, routed)           0.000    43.950    div0/out_tmp_reg[16]_i_30_n_0
    SLICE_X37Y57         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    44.064 r  div0/out_tmp_reg[16]_i_25/CO[3]
                         net (fo=1, routed)           0.000    44.064    div0/out_tmp_reg[16]_i_25_n_0
    SLICE_X37Y58         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    44.178 r  div0/out_tmp_reg[16]_i_20/CO[3]
                         net (fo=1, routed)           0.000    44.178    div0/out_tmp_reg[16]_i_20_n_0
    SLICE_X37Y59         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    44.292 r  div0/out_tmp_reg[16]_i_15/CO[3]
                         net (fo=1, routed)           0.000    44.292    div0/out_tmp_reg[16]_i_15_n_0
    SLICE_X37Y60         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    44.406 r  div0/out_tmp_reg[16]_i_10/CO[3]
                         net (fo=1, routed)           0.000    44.406    div0/out_tmp_reg[16]_i_10_n_0
    SLICE_X37Y61         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    44.520 r  div0/out_tmp_reg[16]_i_5/CO[3]
                         net (fo=1, routed)           0.000    44.520    div0/out_tmp_reg[16]_i_5_n_0
    SLICE_X37Y62         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    44.634 r  div0/out_tmp_reg[16]_i_2/CO[3]
                         net (fo=1, routed)           0.000    44.634    div0/out_tmp_reg[16]_i_2_n_0
    SLICE_X37Y63         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.178    44.812 r  div0/out_tmp_reg[16]_i_1/CO[1]
                         net (fo=36, routed)          0.675    45.487    div0/p_1_in[16]
    SLICE_X38Y62         LUT3 (Prop_lut3_I0_O)        0.329    45.816 r  div0/out_tmp[15]_i_42/O
                         net (fo=1, routed)           0.000    45.816    div0/out_tmp[15]_i_42_n_0
    SLICE_X38Y62         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    46.349 r  div0/out_tmp_reg[15]_i_35/CO[3]
                         net (fo=1, routed)           0.000    46.349    div0/out_tmp_reg[15]_i_35_n_0
    SLICE_X38Y63         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    46.466 r  div0/out_tmp_reg[15]_i_30/CO[3]
                         net (fo=1, routed)           0.000    46.466    div0/out_tmp_reg[15]_i_30_n_0
    SLICE_X38Y64         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    46.583 r  div0/out_tmp_reg[15]_i_25/CO[3]
                         net (fo=1, routed)           0.000    46.583    div0/out_tmp_reg[15]_i_25_n_0
    SLICE_X38Y65         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    46.700 r  div0/out_tmp_reg[15]_i_20/CO[3]
                         net (fo=1, routed)           0.000    46.700    div0/out_tmp_reg[15]_i_20_n_0
    SLICE_X38Y66         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    46.817 r  div0/out_tmp_reg[15]_i_15/CO[3]
                         net (fo=1, routed)           0.000    46.817    div0/out_tmp_reg[15]_i_15_n_0
    SLICE_X38Y67         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    46.934 r  div0/out_tmp_reg[15]_i_10/CO[3]
                         net (fo=1, routed)           0.000    46.934    div0/out_tmp_reg[15]_i_10_n_0
    SLICE_X38Y68         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    47.051 r  div0/out_tmp_reg[15]_i_5/CO[3]
                         net (fo=1, routed)           0.000    47.051    div0/out_tmp_reg[15]_i_5_n_0
    SLICE_X38Y69         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    47.168 r  div0/out_tmp_reg[15]_i_2/CO[3]
                         net (fo=1, routed)           0.000    47.168    div0/out_tmp_reg[15]_i_2_n_0
    SLICE_X38Y70         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.179    47.347 r  div0/out_tmp_reg[15]_i_1/CO[1]
                         net (fo=36, routed)          0.843    48.190    div0/p_1_in[15]
    SLICE_X37Y68         LUT3 (Prop_lut3_I0_O)        0.332    48.522 r  div0/out_tmp[14]_i_42/O
                         net (fo=1, routed)           0.000    48.522    div0/out_tmp[14]_i_42_n_0
    SLICE_X37Y68         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    49.072 r  div0/out_tmp_reg[14]_i_35/CO[3]
                         net (fo=1, routed)           0.000    49.072    div0/out_tmp_reg[14]_i_35_n_0
    SLICE_X37Y69         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    49.186 r  div0/out_tmp_reg[14]_i_30/CO[3]
                         net (fo=1, routed)           0.000    49.186    div0/out_tmp_reg[14]_i_30_n_0
    SLICE_X37Y70         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    49.300 r  div0/out_tmp_reg[14]_i_25/CO[3]
                         net (fo=1, routed)           0.000    49.300    div0/out_tmp_reg[14]_i_25_n_0
    SLICE_X37Y71         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    49.414 r  div0/out_tmp_reg[14]_i_20/CO[3]
                         net (fo=1, routed)           0.000    49.414    div0/out_tmp_reg[14]_i_20_n_0
    SLICE_X37Y72         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    49.528 r  div0/out_tmp_reg[14]_i_15/CO[3]
                         net (fo=1, routed)           0.000    49.528    div0/out_tmp_reg[14]_i_15_n_0
    SLICE_X37Y73         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    49.642 r  div0/out_tmp_reg[14]_i_10/CO[3]
                         net (fo=1, routed)           0.000    49.642    div0/out_tmp_reg[14]_i_10_n_0
    SLICE_X37Y74         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    49.756 r  div0/out_tmp_reg[14]_i_5/CO[3]
                         net (fo=1, routed)           0.009    49.765    div0/out_tmp_reg[14]_i_5_n_0
    SLICE_X37Y75         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    49.879 r  div0/out_tmp_reg[14]_i_2/CO[3]
                         net (fo=1, routed)           0.000    49.879    div0/out_tmp_reg[14]_i_2_n_0
    SLICE_X37Y76         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.178    50.057 r  div0/out_tmp_reg[14]_i_1/CO[1]
                         net (fo=36, routed)          0.587    50.644    div0/p_1_in[14]
    SLICE_X38Y75         LUT3 (Prop_lut3_I0_O)        0.329    50.973 r  div0/out_tmp[13]_i_42/O
                         net (fo=1, routed)           0.000    50.973    div0/out_tmp[13]_i_42_n_0
    SLICE_X38Y75         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    51.506 r  div0/out_tmp_reg[13]_i_35/CO[3]
                         net (fo=1, routed)           0.000    51.506    div0/out_tmp_reg[13]_i_35_n_0
    SLICE_X38Y76         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    51.623 r  div0/out_tmp_reg[13]_i_30/CO[3]
                         net (fo=1, routed)           0.000    51.623    div0/out_tmp_reg[13]_i_30_n_0
    SLICE_X38Y77         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    51.740 r  div0/out_tmp_reg[13]_i_25/CO[3]
                         net (fo=1, routed)           0.000    51.740    div0/out_tmp_reg[13]_i_25_n_0
    SLICE_X38Y78         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    51.857 r  div0/out_tmp_reg[13]_i_20/CO[3]
                         net (fo=1, routed)           0.000    51.857    div0/out_tmp_reg[13]_i_20_n_0
    SLICE_X38Y79         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    51.974 r  div0/out_tmp_reg[13]_i_15/CO[3]
                         net (fo=1, routed)           0.000    51.974    div0/out_tmp_reg[13]_i_15_n_0
    SLICE_X38Y80         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    52.091 r  div0/out_tmp_reg[13]_i_10/CO[3]
                         net (fo=1, routed)           0.000    52.091    div0/out_tmp_reg[13]_i_10_n_0
    SLICE_X38Y81         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    52.208 r  div0/out_tmp_reg[13]_i_5/CO[3]
                         net (fo=1, routed)           0.000    52.208    div0/out_tmp_reg[13]_i_5_n_0
    SLICE_X38Y82         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    52.325 r  div0/out_tmp_reg[13]_i_2/CO[3]
                         net (fo=1, routed)           0.000    52.325    div0/out_tmp_reg[13]_i_2_n_0
    SLICE_X38Y83         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    52.482 r  div0/out_tmp_reg[13]_i_1/CO[1]
                         net (fo=36, routed)          0.717    53.199    div0/p_1_in[13]
    SLICE_X37Y82         LUT3 (Prop_lut3_I0_O)        0.332    53.531 r  div0/out_tmp[12]_i_42/O
                         net (fo=1, routed)           0.000    53.531    div0/out_tmp[12]_i_42_n_0
    SLICE_X37Y82         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    54.081 r  div0/out_tmp_reg[12]_i_35/CO[3]
                         net (fo=1, routed)           0.000    54.081    div0/out_tmp_reg[12]_i_35_n_0
    SLICE_X37Y83         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    54.195 r  div0/out_tmp_reg[12]_i_30/CO[3]
                         net (fo=1, routed)           0.000    54.195    div0/out_tmp_reg[12]_i_30_n_0
    SLICE_X37Y84         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    54.309 r  div0/out_tmp_reg[12]_i_25/CO[3]
                         net (fo=1, routed)           0.000    54.309    div0/out_tmp_reg[12]_i_25_n_0
    SLICE_X37Y85         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    54.423 r  div0/out_tmp_reg[12]_i_20/CO[3]
                         net (fo=1, routed)           0.000    54.423    div0/out_tmp_reg[12]_i_20_n_0
    SLICE_X37Y86         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    54.537 r  div0/out_tmp_reg[12]_i_15/CO[3]
                         net (fo=1, routed)           0.000    54.537    div0/out_tmp_reg[12]_i_15_n_0
    SLICE_X37Y87         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    54.651 r  div0/out_tmp_reg[12]_i_10/CO[3]
                         net (fo=1, routed)           0.000    54.651    div0/out_tmp_reg[12]_i_10_n_0
    SLICE_X37Y88         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    54.765 r  div0/out_tmp_reg[12]_i_5/CO[3]
                         net (fo=1, routed)           0.000    54.765    div0/out_tmp_reg[12]_i_5_n_0
    SLICE_X37Y89         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    54.879 r  div0/out_tmp_reg[12]_i_2/CO[3]
                         net (fo=1, routed)           0.000    54.879    div0/out_tmp_reg[12]_i_2_n_0
    SLICE_X37Y90         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.178    55.057 r  div0/out_tmp_reg[12]_i_1/CO[1]
                         net (fo=36, routed)          0.577    55.634    div0/p_1_in[12]
    SLICE_X38Y89         LUT3 (Prop_lut3_I0_O)        0.329    55.963 r  div0/out_tmp[11]_i_42/O
                         net (fo=1, routed)           0.000    55.963    div0/out_tmp[11]_i_42_n_0
    SLICE_X38Y89         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    56.496 r  div0/out_tmp_reg[11]_i_35/CO[3]
                         net (fo=1, routed)           0.000    56.496    div0/out_tmp_reg[11]_i_35_n_0
    SLICE_X38Y90         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    56.613 r  div0/out_tmp_reg[11]_i_30/CO[3]
                         net (fo=1, routed)           0.000    56.613    div0/out_tmp_reg[11]_i_30_n_0
    SLICE_X38Y91         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    56.730 r  div0/out_tmp_reg[11]_i_25/CO[3]
                         net (fo=1, routed)           0.000    56.730    div0/out_tmp_reg[11]_i_25_n_0
    SLICE_X38Y92         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    56.847 r  div0/out_tmp_reg[11]_i_20/CO[3]
                         net (fo=1, routed)           0.000    56.847    div0/out_tmp_reg[11]_i_20_n_0
    SLICE_X38Y93         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    56.964 r  div0/out_tmp_reg[11]_i_15/CO[3]
                         net (fo=1, routed)           0.000    56.964    div0/out_tmp_reg[11]_i_15_n_0
    SLICE_X38Y94         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    57.081 r  div0/out_tmp_reg[11]_i_10/CO[3]
                         net (fo=1, routed)           0.000    57.081    div0/out_tmp_reg[11]_i_10_n_0
    SLICE_X38Y95         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    57.198 r  div0/out_tmp_reg[11]_i_5/CO[3]
                         net (fo=1, routed)           0.000    57.198    div0/out_tmp_reg[11]_i_5_n_0
    SLICE_X38Y96         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    57.315 r  div0/out_tmp_reg[11]_i_2/CO[3]
                         net (fo=1, routed)           0.000    57.315    div0/out_tmp_reg[11]_i_2_n_0
    SLICE_X38Y97         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    57.472 r  div0/out_tmp_reg[11]_i_1/CO[1]
                         net (fo=36, routed)          0.814    58.286    div0/p_1_in[11]
    SLICE_X37Y95         LUT3 (Prop_lut3_I0_O)        0.332    58.618 r  div0/out_tmp[10]_i_42/O
                         net (fo=1, routed)           0.000    58.618    div0/out_tmp[10]_i_42_n_0
    SLICE_X37Y95         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    59.168 r  div0/out_tmp_reg[10]_i_35/CO[3]
                         net (fo=1, routed)           0.000    59.168    div0/out_tmp_reg[10]_i_35_n_0
    SLICE_X37Y96         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    59.282 r  div0/out_tmp_reg[10]_i_30/CO[3]
                         net (fo=1, routed)           0.000    59.282    div0/out_tmp_reg[10]_i_30_n_0
    SLICE_X37Y97         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    59.396 r  div0/out_tmp_reg[10]_i_25/CO[3]
                         net (fo=1, routed)           0.000    59.396    div0/out_tmp_reg[10]_i_25_n_0
    SLICE_X37Y98         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    59.510 r  div0/out_tmp_reg[10]_i_20/CO[3]
                         net (fo=1, routed)           0.000    59.510    div0/out_tmp_reg[10]_i_20_n_0
    SLICE_X37Y99         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    59.624 r  div0/out_tmp_reg[10]_i_15/CO[3]
                         net (fo=1, routed)           0.001    59.624    div0/out_tmp_reg[10]_i_15_n_0
    SLICE_X37Y100        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    59.738 r  div0/out_tmp_reg[10]_i_10/CO[3]
                         net (fo=1, routed)           0.000    59.738    div0/out_tmp_reg[10]_i_10_n_0
    SLICE_X37Y101        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    59.852 r  div0/out_tmp_reg[10]_i_5/CO[3]
                         net (fo=1, routed)           0.000    59.852    div0/out_tmp_reg[10]_i_5_n_0
    SLICE_X37Y102        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    59.966 r  div0/out_tmp_reg[10]_i_2/CO[3]
                         net (fo=1, routed)           0.000    59.966    div0/out_tmp_reg[10]_i_2_n_0
    SLICE_X37Y103        CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.178    60.144 r  div0/out_tmp_reg[10]_i_1/CO[1]
                         net (fo=36, routed)          0.587    60.731    div0/p_1_in[10]
    SLICE_X38Y102        LUT3 (Prop_lut3_I0_O)        0.329    61.060 r  div0/out_tmp[9]_i_42/O
                         net (fo=1, routed)           0.000    61.060    div0/out_tmp[9]_i_42_n_0
    SLICE_X38Y102        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    61.593 r  div0/out_tmp_reg[9]_i_35/CO[3]
                         net (fo=1, routed)           0.000    61.593    div0/out_tmp_reg[9]_i_35_n_0
    SLICE_X38Y103        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    61.710 r  div0/out_tmp_reg[9]_i_30/CO[3]
                         net (fo=1, routed)           0.000    61.710    div0/out_tmp_reg[9]_i_30_n_0
    SLICE_X38Y104        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    61.827 r  div0/out_tmp_reg[9]_i_25/CO[3]
                         net (fo=1, routed)           0.000    61.827    div0/out_tmp_reg[9]_i_25_n_0
    SLICE_X38Y105        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    61.944 r  div0/out_tmp_reg[9]_i_20/CO[3]
                         net (fo=1, routed)           0.000    61.944    div0/out_tmp_reg[9]_i_20_n_0
    SLICE_X38Y106        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    62.061 r  div0/out_tmp_reg[9]_i_15/CO[3]
                         net (fo=1, routed)           0.000    62.061    div0/out_tmp_reg[9]_i_15_n_0
    SLICE_X38Y107        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    62.178 r  div0/out_tmp_reg[9]_i_10/CO[3]
                         net (fo=1, routed)           0.000    62.178    div0/out_tmp_reg[9]_i_10_n_0
    SLICE_X38Y108        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    62.295 r  div0/out_tmp_reg[9]_i_5/CO[3]
                         net (fo=1, routed)           0.000    62.295    div0/out_tmp_reg[9]_i_5_n_0
    SLICE_X38Y109        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    62.412 r  div0/out_tmp_reg[9]_i_2/CO[3]
                         net (fo=1, routed)           0.000    62.412    div0/out_tmp_reg[9]_i_2_n_0
    SLICE_X38Y110        CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    62.569 r  div0/out_tmp_reg[9]_i_1/CO[1]
                         net (fo=36, routed)          0.654    63.224    div0/p_1_in[9]
    SLICE_X39Y109        LUT3 (Prop_lut3_I0_O)        0.332    63.556 r  div0/out_tmp[8]_i_42/O
                         net (fo=1, routed)           0.000    63.556    div0/out_tmp[8]_i_42_n_0
    SLICE_X39Y109        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    64.106 r  div0/out_tmp_reg[8]_i_35/CO[3]
                         net (fo=1, routed)           0.000    64.106    div0/out_tmp_reg[8]_i_35_n_0
    SLICE_X39Y110        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    64.220 r  div0/out_tmp_reg[8]_i_30/CO[3]
                         net (fo=1, routed)           0.000    64.220    div0/out_tmp_reg[8]_i_30_n_0
    SLICE_X39Y111        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    64.334 r  div0/out_tmp_reg[8]_i_25/CO[3]
                         net (fo=1, routed)           0.000    64.334    div0/out_tmp_reg[8]_i_25_n_0
    SLICE_X39Y112        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    64.448 r  div0/out_tmp_reg[8]_i_20/CO[3]
                         net (fo=1, routed)           0.000    64.448    div0/out_tmp_reg[8]_i_20_n_0
    SLICE_X39Y113        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    64.562 r  div0/out_tmp_reg[8]_i_15/CO[3]
                         net (fo=1, routed)           0.000    64.562    div0/out_tmp_reg[8]_i_15_n_0
    SLICE_X39Y114        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    64.676 r  div0/out_tmp_reg[8]_i_10/CO[3]
                         net (fo=1, routed)           0.000    64.676    div0/out_tmp_reg[8]_i_10_n_0
    SLICE_X39Y115        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    64.790 r  div0/out_tmp_reg[8]_i_5/CO[3]
                         net (fo=1, routed)           0.000    64.790    div0/out_tmp_reg[8]_i_5_n_0
    SLICE_X39Y116        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    64.904 r  div0/out_tmp_reg[8]_i_2/CO[3]
                         net (fo=1, routed)           0.000    64.904    div0/out_tmp_reg[8]_i_2_n_0
    SLICE_X39Y117        CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.178    65.082 r  div0/out_tmp_reg[8]_i_1/CO[1]
                         net (fo=36, routed)          0.000    65.082    div0/p_1_in[8]
    SLICE_X39Y117        FDRE                                         r  div0/out_tmp_reg[8]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        7.000     7.000 r  
                                                      0.000     7.000 r  clk (IN)
                         net (fo=762, unset)          0.924     7.924    div0/clk
    SLICE_X39Y117        FDRE                                         r  div0/out_tmp_reg[8]/C
                         clock pessimism              0.000     7.924    
                         clock uncertainty           -0.035     7.889    
    SLICE_X39Y117        FDRE (Setup_fdre_C_D)        0.017     7.906    div0/out_tmp_reg[8]
  -------------------------------------------------------------------
                         required time                          7.906    
                         arrival time                         -65.082    
  -------------------------------------------------------------------
                         slack                                -57.176    

Slack (VIOLATED) :        -55.458ns  (required time - arrival time)
  Source:                 div0/rtmp_reg[31]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@3.500ns period=7.000ns})
  Destination:            div0/out_tmp_reg[9]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@3.500ns period=7.000ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            7.000ns  (clk rise@7.000ns - clk rise@0.000ns)
  Data Path Delay:        62.085ns  (logic 42.444ns (68.364%)  route 19.641ns (31.636%))
  Logic Levels:           224  (CARRY4=206 LUT2=1 LUT3=17)
  Clock Path Skew:        -0.049ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.924ns = ( 7.924 - 7.000 ) 
    Source Clock Delay      (SCD):    0.973ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=762, unset)          0.973     0.973    div0/clk
    SLICE_X37Y24         FDRE                                         r  div0/rtmp_reg[31]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y24         FDRE (Prop_fdre_C_Q)         0.419     1.392 r  div0/rtmp_reg[31]/Q
                         net (fo=2, routed)           0.407     1.799    div0/rtmp[31]
    SLICE_X39Y24         LUT2 (Prop_lut2_I1_O)        0.299     2.098 r  div0/out_tmp[31]_i_41/O
                         net (fo=1, routed)           0.000     2.098    div0/out_tmp[31]_i_41_n_0
    SLICE_X39Y24         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532     2.630 r  div0/out_tmp_reg[31]_i_33/CO[3]
                         net (fo=1, routed)           0.009     2.639    div0/out_tmp_reg[31]_i_33_n_0
    SLICE_X39Y25         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     2.753 r  div0/out_tmp_reg[31]_i_28/CO[3]
                         net (fo=1, routed)           0.000     2.753    div0/out_tmp_reg[31]_i_28_n_0
    SLICE_X39Y26         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     2.867 r  div0/out_tmp_reg[31]_i_23/CO[3]
                         net (fo=1, routed)           0.000     2.867    div0/out_tmp_reg[31]_i_23_n_0
    SLICE_X39Y27         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     2.981 r  div0/out_tmp_reg[31]_i_18/CO[3]
                         net (fo=1, routed)           0.000     2.981    div0/out_tmp_reg[31]_i_18_n_0
    SLICE_X39Y28         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     3.095 r  div0/out_tmp_reg[31]_i_13/CO[3]
                         net (fo=1, routed)           0.000     3.095    div0/out_tmp_reg[31]_i_13_n_0
    SLICE_X39Y29         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     3.209 r  div0/out_tmp_reg[31]_i_8/CO[3]
                         net (fo=1, routed)           0.000     3.209    div0/out_tmp_reg[31]_i_8_n_0
    SLICE_X39Y30         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     3.323 r  div0/out_tmp_reg[31]_i_3/CO[3]
                         net (fo=1, routed)           0.000     3.323    div0/out_tmp_reg[31]_i_3_n_0
    SLICE_X39Y31         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     3.437 r  div0/out_tmp_reg[31]_i_2/CO[3]
                         net (fo=1, routed)           0.000     3.437    div0/out_tmp_reg[31]_i_2_n_0
    SLICE_X39Y32         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.293     3.730 r  div0/out_tmp_reg[31]_i_1/CO[0]
                         net (fo=36, routed)          1.088     4.818    div0/p_1_in[31]
    SLICE_X40Y27         LUT3 (Prop_lut3_I0_O)        0.373     5.191 r  div0/out_tmp[30]_i_38/O
                         net (fo=1, routed)           0.000     5.191    div0/out_tmp[30]_i_38_n_0
    SLICE_X40Y27         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     5.741 r  div0/out_tmp_reg[30]_i_30/CO[3]
                         net (fo=1, routed)           0.000     5.741    div0/out_tmp_reg[30]_i_30_n_0
    SLICE_X40Y28         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     5.855 r  div0/out_tmp_reg[30]_i_25/CO[3]
                         net (fo=1, routed)           0.000     5.855    div0/out_tmp_reg[30]_i_25_n_0
    SLICE_X40Y29         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     5.969 r  div0/out_tmp_reg[30]_i_20/CO[3]
                         net (fo=1, routed)           0.000     5.969    div0/out_tmp_reg[30]_i_20_n_0
    SLICE_X40Y30         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     6.083 r  div0/out_tmp_reg[30]_i_15/CO[3]
                         net (fo=1, routed)           0.000     6.083    div0/out_tmp_reg[30]_i_15_n_0
    SLICE_X40Y31         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     6.197 r  div0/out_tmp_reg[30]_i_10/CO[3]
                         net (fo=1, routed)           0.000     6.197    div0/out_tmp_reg[30]_i_10_n_0
    SLICE_X40Y32         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     6.311 r  div0/out_tmp_reg[30]_i_5/CO[3]
                         net (fo=1, routed)           0.000     6.311    div0/out_tmp_reg[30]_i_5_n_0
    SLICE_X40Y33         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     6.425 r  div0/out_tmp_reg[30]_i_2/CO[3]
                         net (fo=1, routed)           0.000     6.425    div0/out_tmp_reg[30]_i_2_n_0
    SLICE_X40Y34         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.178     6.603 r  div0/out_tmp_reg[30]_i_1/CO[1]
                         net (fo=36, routed)          1.047     7.651    div0/p_1_in[30]
    SLICE_X38Y26         LUT3 (Prop_lut3_I0_O)        0.329     7.980 r  div0/out_tmp[29]_i_42/O
                         net (fo=1, routed)           0.000     7.980    div0/out_tmp[29]_i_42_n_0
    SLICE_X38Y26         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533     8.513 r  div0/out_tmp_reg[29]_i_35/CO[3]
                         net (fo=1, routed)           0.000     8.513    div0/out_tmp_reg[29]_i_35_n_0
    SLICE_X38Y27         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     8.630 r  div0/out_tmp_reg[29]_i_30/CO[3]
                         net (fo=1, routed)           0.000     8.630    div0/out_tmp_reg[29]_i_30_n_0
    SLICE_X38Y28         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     8.747 r  div0/out_tmp_reg[29]_i_25/CO[3]
                         net (fo=1, routed)           0.000     8.747    div0/out_tmp_reg[29]_i_25_n_0
    SLICE_X38Y29         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     8.864 r  div0/out_tmp_reg[29]_i_20/CO[3]
                         net (fo=1, routed)           0.000     8.864    div0/out_tmp_reg[29]_i_20_n_0
    SLICE_X38Y30         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     8.981 r  div0/out_tmp_reg[29]_i_15/CO[3]
                         net (fo=1, routed)           0.000     8.981    div0/out_tmp_reg[29]_i_15_n_0
    SLICE_X38Y31         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     9.098 r  div0/out_tmp_reg[29]_i_10/CO[3]
                         net (fo=1, routed)           0.000     9.098    div0/out_tmp_reg[29]_i_10_n_0
    SLICE_X38Y32         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     9.215 r  div0/out_tmp_reg[29]_i_5/CO[3]
                         net (fo=1, routed)           0.000     9.215    div0/out_tmp_reg[29]_i_5_n_0
    SLICE_X38Y33         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     9.332 r  div0/out_tmp_reg[29]_i_2/CO[3]
                         net (fo=1, routed)           0.000     9.332    div0/out_tmp_reg[29]_i_2_n_0
    SLICE_X38Y34         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.179     9.511 r  div0/out_tmp_reg[29]_i_1/CO[1]
                         net (fo=36, routed)          1.075    10.586    div0/p_1_in[29]
    SLICE_X33Y27         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.788    11.374 r  div0/out_tmp_reg[28]_i_35/CO[3]
                         net (fo=1, routed)           0.000    11.374    div0/out_tmp_reg[28]_i_35_n_0
    SLICE_X33Y28         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    11.488 r  div0/out_tmp_reg[28]_i_30/CO[3]
                         net (fo=1, routed)           0.000    11.488    div0/out_tmp_reg[28]_i_30_n_0
    SLICE_X33Y29         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    11.602 r  div0/out_tmp_reg[28]_i_25/CO[3]
                         net (fo=1, routed)           0.000    11.602    div0/out_tmp_reg[28]_i_25_n_0
    SLICE_X33Y30         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    11.716 r  div0/out_tmp_reg[28]_i_20/CO[3]
                         net (fo=1, routed)           0.000    11.716    div0/out_tmp_reg[28]_i_20_n_0
    SLICE_X33Y31         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    11.830 r  div0/out_tmp_reg[28]_i_15/CO[3]
                         net (fo=1, routed)           0.000    11.830    div0/out_tmp_reg[28]_i_15_n_0
    SLICE_X33Y32         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    11.944 r  div0/out_tmp_reg[28]_i_10/CO[3]
                         net (fo=1, routed)           0.000    11.944    div0/out_tmp_reg[28]_i_10_n_0
    SLICE_X33Y33         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    12.058 r  div0/out_tmp_reg[28]_i_5/CO[3]
                         net (fo=1, routed)           0.000    12.058    div0/out_tmp_reg[28]_i_5_n_0
    SLICE_X33Y34         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    12.172 r  div0/out_tmp_reg[28]_i_2/CO[3]
                         net (fo=1, routed)           0.000    12.172    div0/out_tmp_reg[28]_i_2_n_0
    SLICE_X33Y35         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.178    12.350 r  div0/out_tmp_reg[28]_i_1/CO[1]
                         net (fo=36, routed)          1.079    13.429    div0/p_1_in[28]
    SLICE_X37Y27         LUT3 (Prop_lut3_I0_O)        0.329    13.758 r  div0/out_tmp[27]_i_40/O
                         net (fo=1, routed)           0.000    13.758    div0/out_tmp[27]_i_40_n_0
    SLICE_X37Y27         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401    14.159 r  div0/out_tmp_reg[27]_i_35/CO[3]
                         net (fo=1, routed)           0.000    14.159    div0/out_tmp_reg[27]_i_35_n_0
    SLICE_X37Y28         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    14.273 r  div0/out_tmp_reg[27]_i_30/CO[3]
                         net (fo=1, routed)           0.000    14.273    div0/out_tmp_reg[27]_i_30_n_0
    SLICE_X37Y29         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    14.387 r  div0/out_tmp_reg[27]_i_25/CO[3]
                         net (fo=1, routed)           0.000    14.387    div0/out_tmp_reg[27]_i_25_n_0
    SLICE_X37Y30         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    14.501 r  div0/out_tmp_reg[27]_i_20/CO[3]
                         net (fo=1, routed)           0.000    14.501    div0/out_tmp_reg[27]_i_20_n_0
    SLICE_X37Y31         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    14.615 r  div0/out_tmp_reg[27]_i_15/CO[3]
                         net (fo=1, routed)           0.000    14.615    div0/out_tmp_reg[27]_i_15_n_0
    SLICE_X37Y32         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    14.729 r  div0/out_tmp_reg[27]_i_10/CO[3]
                         net (fo=1, routed)           0.000    14.729    div0/out_tmp_reg[27]_i_10_n_0
    SLICE_X37Y33         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    14.843 r  div0/out_tmp_reg[27]_i_5/CO[3]
                         net (fo=1, routed)           0.000    14.843    div0/out_tmp_reg[27]_i_5_n_0
    SLICE_X37Y34         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    14.957 r  div0/out_tmp_reg[27]_i_2/CO[3]
                         net (fo=1, routed)           0.000    14.957    div0/out_tmp_reg[27]_i_2_n_0
    SLICE_X37Y35         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.178    15.135 r  div0/out_tmp_reg[27]_i_1/CO[1]
                         net (fo=36, routed)          0.921    16.056    div0/p_1_in[27]
    SLICE_X42Y26         LUT3 (Prop_lut3_I0_O)        0.329    16.385 r  div0/out_tmp[26]_i_42/O
                         net (fo=1, routed)           0.000    16.385    div0/out_tmp[26]_i_42_n_0
    SLICE_X42Y26         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    16.918 r  div0/out_tmp_reg[26]_i_35/CO[3]
                         net (fo=1, routed)           0.000    16.918    div0/out_tmp_reg[26]_i_35_n_0
    SLICE_X42Y27         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    17.035 r  div0/out_tmp_reg[26]_i_30/CO[3]
                         net (fo=1, routed)           0.000    17.035    div0/out_tmp_reg[26]_i_30_n_0
    SLICE_X42Y28         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    17.152 r  div0/out_tmp_reg[26]_i_25/CO[3]
                         net (fo=1, routed)           0.000    17.152    div0/out_tmp_reg[26]_i_25_n_0
    SLICE_X42Y29         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    17.269 r  div0/out_tmp_reg[26]_i_20/CO[3]
                         net (fo=1, routed)           0.000    17.269    div0/out_tmp_reg[26]_i_20_n_0
    SLICE_X42Y30         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    17.386 r  div0/out_tmp_reg[26]_i_15/CO[3]
                         net (fo=1, routed)           0.000    17.386    div0/out_tmp_reg[26]_i_15_n_0
    SLICE_X42Y31         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    17.503 r  div0/out_tmp_reg[26]_i_10/CO[3]
                         net (fo=1, routed)           0.000    17.503    div0/out_tmp_reg[26]_i_10_n_0
    SLICE_X42Y32         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    17.620 r  div0/out_tmp_reg[26]_i_5/CO[3]
                         net (fo=1, routed)           0.000    17.620    div0/out_tmp_reg[26]_i_5_n_0
    SLICE_X42Y33         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    17.737 r  div0/out_tmp_reg[26]_i_2/CO[3]
                         net (fo=1, routed)           0.000    17.737    div0/out_tmp_reg[26]_i_2_n_0
    SLICE_X42Y34         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.179    17.916 r  div0/out_tmp_reg[26]_i_1/CO[1]
                         net (fo=36, routed)          0.898    18.814    div0/p_1_in[26]
    SLICE_X47Y26         LUT3 (Prop_lut3_I0_O)        0.332    19.146 r  div0/out_tmp[25]_i_42/O
                         net (fo=1, routed)           0.000    19.146    div0/out_tmp[25]_i_42_n_0
    SLICE_X47Y26         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    19.696 r  div0/out_tmp_reg[25]_i_35/CO[3]
                         net (fo=1, routed)           0.000    19.696    div0/out_tmp_reg[25]_i_35_n_0
    SLICE_X47Y27         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    19.810 r  div0/out_tmp_reg[25]_i_30/CO[3]
                         net (fo=1, routed)           0.000    19.810    div0/out_tmp_reg[25]_i_30_n_0
    SLICE_X47Y28         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    19.924 r  div0/out_tmp_reg[25]_i_25/CO[3]
                         net (fo=1, routed)           0.000    19.924    div0/out_tmp_reg[25]_i_25_n_0
    SLICE_X47Y29         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    20.038 r  div0/out_tmp_reg[25]_i_20/CO[3]
                         net (fo=1, routed)           0.000    20.038    div0/out_tmp_reg[25]_i_20_n_0
    SLICE_X47Y30         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    20.152 r  div0/out_tmp_reg[25]_i_15/CO[3]
                         net (fo=1, routed)           0.000    20.152    div0/out_tmp_reg[25]_i_15_n_0
    SLICE_X47Y31         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    20.266 r  div0/out_tmp_reg[25]_i_10/CO[3]
                         net (fo=1, routed)           0.000    20.266    div0/out_tmp_reg[25]_i_10_n_0
    SLICE_X47Y32         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    20.380 r  div0/out_tmp_reg[25]_i_5/CO[3]
                         net (fo=1, routed)           0.000    20.380    div0/out_tmp_reg[25]_i_5_n_0
    SLICE_X47Y33         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    20.494 r  div0/out_tmp_reg[25]_i_2/CO[3]
                         net (fo=1, routed)           0.000    20.494    div0/out_tmp_reg[25]_i_2_n_0
    SLICE_X47Y34         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    20.651 r  div0/out_tmp_reg[25]_i_1/CO[1]
                         net (fo=36, routed)          0.844    21.495    div0/p_1_in[25]
    SLICE_X44Y31         LUT3 (Prop_lut3_I0_O)        0.329    21.824 r  div0/out_tmp[24]_i_42/O
                         net (fo=1, routed)           0.000    21.824    div0/out_tmp[24]_i_42_n_0
    SLICE_X44Y31         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    22.374 r  div0/out_tmp_reg[24]_i_35/CO[3]
                         net (fo=1, routed)           0.000    22.374    div0/out_tmp_reg[24]_i_35_n_0
    SLICE_X44Y32         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    22.488 r  div0/out_tmp_reg[24]_i_30/CO[3]
                         net (fo=1, routed)           0.000    22.488    div0/out_tmp_reg[24]_i_30_n_0
    SLICE_X44Y33         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    22.602 r  div0/out_tmp_reg[24]_i_25/CO[3]
                         net (fo=1, routed)           0.000    22.602    div0/out_tmp_reg[24]_i_25_n_0
    SLICE_X44Y34         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    22.716 r  div0/out_tmp_reg[24]_i_20/CO[3]
                         net (fo=1, routed)           0.000    22.716    div0/out_tmp_reg[24]_i_20_n_0
    SLICE_X44Y35         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    22.830 r  div0/out_tmp_reg[24]_i_15/CO[3]
                         net (fo=1, routed)           0.000    22.830    div0/out_tmp_reg[24]_i_15_n_0
    SLICE_X44Y36         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    22.944 r  div0/out_tmp_reg[24]_i_10/CO[3]
                         net (fo=1, routed)           0.000    22.944    div0/out_tmp_reg[24]_i_10_n_0
    SLICE_X44Y37         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    23.058 r  div0/out_tmp_reg[24]_i_5/CO[3]
                         net (fo=1, routed)           0.000    23.058    div0/out_tmp_reg[24]_i_5_n_0
    SLICE_X44Y38         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    23.172 r  div0/out_tmp_reg[24]_i_2/CO[3]
                         net (fo=1, routed)           0.000    23.172    div0/out_tmp_reg[24]_i_2_n_0
    SLICE_X44Y39         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.178    23.350 r  div0/out_tmp_reg[24]_i_1/CO[1]
                         net (fo=36, routed)          0.984    24.334    div0/p_1_in[24]
    SLICE_X43Y32         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.785    25.119 r  div0/out_tmp_reg[23]_i_35/CO[3]
                         net (fo=1, routed)           0.000    25.119    div0/out_tmp_reg[23]_i_35_n_0
    SLICE_X43Y33         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    25.233 r  div0/out_tmp_reg[23]_i_30/CO[3]
                         net (fo=1, routed)           0.000    25.233    div0/out_tmp_reg[23]_i_30_n_0
    SLICE_X43Y34         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    25.347 r  div0/out_tmp_reg[23]_i_25/CO[3]
                         net (fo=1, routed)           0.000    25.347    div0/out_tmp_reg[23]_i_25_n_0
    SLICE_X43Y35         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    25.461 r  div0/out_tmp_reg[23]_i_20/CO[3]
                         net (fo=1, routed)           0.000    25.461    div0/out_tmp_reg[23]_i_20_n_0
    SLICE_X43Y36         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    25.575 r  div0/out_tmp_reg[23]_i_15/CO[3]
                         net (fo=1, routed)           0.000    25.575    div0/out_tmp_reg[23]_i_15_n_0
    SLICE_X43Y37         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    25.689 r  div0/out_tmp_reg[23]_i_10/CO[3]
                         net (fo=1, routed)           0.000    25.689    div0/out_tmp_reg[23]_i_10_n_0
    SLICE_X43Y38         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    25.803 r  div0/out_tmp_reg[23]_i_5/CO[3]
                         net (fo=1, routed)           0.000    25.803    div0/out_tmp_reg[23]_i_5_n_0
    SLICE_X43Y39         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    25.917 r  div0/out_tmp_reg[23]_i_2/CO[3]
                         net (fo=1, routed)           0.000    25.917    div0/out_tmp_reg[23]_i_2_n_0
    SLICE_X43Y40         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.178    26.095 r  div0/out_tmp_reg[23]_i_1/CO[1]
                         net (fo=36, routed)          1.046    27.141    div0/p_1_in[23]
    SLICE_X36Y31         LUT3 (Prop_lut3_I0_O)        0.329    27.470 r  div0/out_tmp[22]_i_42/O
                         net (fo=1, routed)           0.000    27.470    div0/out_tmp[22]_i_42_n_0
    SLICE_X36Y31         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    28.003 r  div0/out_tmp_reg[22]_i_35/CO[3]
                         net (fo=1, routed)           0.000    28.003    div0/out_tmp_reg[22]_i_35_n_0
    SLICE_X36Y32         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    28.120 r  div0/out_tmp_reg[22]_i_30/CO[3]
                         net (fo=1, routed)           0.000    28.120    div0/out_tmp_reg[22]_i_30_n_0
    SLICE_X36Y33         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    28.237 r  div0/out_tmp_reg[22]_i_25/CO[3]
                         net (fo=1, routed)           0.000    28.237    div0/out_tmp_reg[22]_i_25_n_0
    SLICE_X36Y34         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    28.354 r  div0/out_tmp_reg[22]_i_20/CO[3]
                         net (fo=1, routed)           0.000    28.354    div0/out_tmp_reg[22]_i_20_n_0
    SLICE_X36Y35         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    28.471 r  div0/out_tmp_reg[22]_i_15/CO[3]
                         net (fo=1, routed)           0.000    28.471    div0/out_tmp_reg[22]_i_15_n_0
    SLICE_X36Y36         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    28.588 r  div0/out_tmp_reg[22]_i_10/CO[3]
                         net (fo=1, routed)           0.000    28.588    div0/out_tmp_reg[22]_i_10_n_0
    SLICE_X36Y37         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    28.705 r  div0/out_tmp_reg[22]_i_5/CO[3]
                         net (fo=1, routed)           0.000    28.705    div0/out_tmp_reg[22]_i_5_n_0
    SLICE_X36Y38         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    28.822 r  div0/out_tmp_reg[22]_i_2/CO[3]
                         net (fo=1, routed)           0.000    28.822    div0/out_tmp_reg[22]_i_2_n_0
    SLICE_X36Y39         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.179    29.001 r  div0/out_tmp_reg[22]_i_1/CO[1]
                         net (fo=36, routed)          0.933    29.934    div0/p_1_in[22]
    SLICE_X34Y31         LUT3 (Prop_lut3_I0_O)        0.332    30.266 r  div0/out_tmp[21]_i_42/O
                         net (fo=1, routed)           0.000    30.266    div0/out_tmp[21]_i_42_n_0
    SLICE_X34Y31         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    30.799 r  div0/out_tmp_reg[21]_i_35/CO[3]
                         net (fo=1, routed)           0.000    30.799    div0/out_tmp_reg[21]_i_35_n_0
    SLICE_X34Y32         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    30.916 r  div0/out_tmp_reg[21]_i_30/CO[3]
                         net (fo=1, routed)           0.000    30.916    div0/out_tmp_reg[21]_i_30_n_0
    SLICE_X34Y33         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    31.033 r  div0/out_tmp_reg[21]_i_25/CO[3]
                         net (fo=1, routed)           0.000    31.033    div0/out_tmp_reg[21]_i_25_n_0
    SLICE_X34Y34         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    31.150 r  div0/out_tmp_reg[21]_i_20/CO[3]
                         net (fo=1, routed)           0.000    31.150    div0/out_tmp_reg[21]_i_20_n_0
    SLICE_X34Y35         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    31.267 r  div0/out_tmp_reg[21]_i_15/CO[3]
                         net (fo=1, routed)           0.000    31.267    div0/out_tmp_reg[21]_i_15_n_0
    SLICE_X34Y36         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    31.384 r  div0/out_tmp_reg[21]_i_10/CO[3]
                         net (fo=1, routed)           0.000    31.384    div0/out_tmp_reg[21]_i_10_n_0
    SLICE_X34Y37         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    31.501 r  div0/out_tmp_reg[21]_i_5/CO[3]
                         net (fo=1, routed)           0.000    31.501    div0/out_tmp_reg[21]_i_5_n_0
    SLICE_X34Y38         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    31.618 r  div0/out_tmp_reg[21]_i_2/CO[3]
                         net (fo=1, routed)           0.000    31.618    div0/out_tmp_reg[21]_i_2_n_0
    SLICE_X34Y39         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.179    31.797 r  div0/out_tmp_reg[21]_i_1/CO[1]
                         net (fo=36, routed)          0.901    32.698    div0/p_1_in[21]
    SLICE_X35Y34         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.788    33.486 r  div0/out_tmp_reg[20]_i_35/CO[3]
                         net (fo=1, routed)           0.000    33.486    div0/out_tmp_reg[20]_i_35_n_0
    SLICE_X35Y35         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    33.600 r  div0/out_tmp_reg[20]_i_30/CO[3]
                         net (fo=1, routed)           0.000    33.600    div0/out_tmp_reg[20]_i_30_n_0
    SLICE_X35Y36         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    33.714 r  div0/out_tmp_reg[20]_i_25/CO[3]
                         net (fo=1, routed)           0.000    33.714    div0/out_tmp_reg[20]_i_25_n_0
    SLICE_X35Y37         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    33.828 r  div0/out_tmp_reg[20]_i_20/CO[3]
                         net (fo=1, routed)           0.000    33.828    div0/out_tmp_reg[20]_i_20_n_0
    SLICE_X35Y38         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    33.942 r  div0/out_tmp_reg[20]_i_15/CO[3]
                         net (fo=1, routed)           0.000    33.942    div0/out_tmp_reg[20]_i_15_n_0
    SLICE_X35Y39         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    34.056 r  div0/out_tmp_reg[20]_i_10/CO[3]
                         net (fo=1, routed)           0.000    34.056    div0/out_tmp_reg[20]_i_10_n_0
    SLICE_X35Y40         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    34.170 r  div0/out_tmp_reg[20]_i_5/CO[3]
                         net (fo=1, routed)           0.000    34.170    div0/out_tmp_reg[20]_i_5_n_0
    SLICE_X35Y41         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    34.284 r  div0/out_tmp_reg[20]_i_2/CO[3]
                         net (fo=1, routed)           0.000    34.284    div0/out_tmp_reg[20]_i_2_n_0
    SLICE_X35Y42         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.178    34.462 r  div0/out_tmp_reg[20]_i_1/CO[1]
                         net (fo=36, routed)          0.944    35.407    div0/p_1_in[20]
    SLICE_X37Y37         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.785    36.192 r  div0/out_tmp_reg[19]_i_35/CO[3]
                         net (fo=1, routed)           0.000    36.192    div0/out_tmp_reg[19]_i_35_n_0
    SLICE_X37Y38         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    36.306 r  div0/out_tmp_reg[19]_i_30/CO[3]
                         net (fo=1, routed)           0.000    36.306    div0/out_tmp_reg[19]_i_30_n_0
    SLICE_X37Y39         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    36.420 r  div0/out_tmp_reg[19]_i_25/CO[3]
                         net (fo=1, routed)           0.000    36.420    div0/out_tmp_reg[19]_i_25_n_0
    SLICE_X37Y40         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    36.534 r  div0/out_tmp_reg[19]_i_20/CO[3]
                         net (fo=1, routed)           0.000    36.534    div0/out_tmp_reg[19]_i_20_n_0
    SLICE_X37Y41         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    36.648 r  div0/out_tmp_reg[19]_i_15/CO[3]
                         net (fo=1, routed)           0.000    36.648    div0/out_tmp_reg[19]_i_15_n_0
    SLICE_X37Y42         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    36.762 r  div0/out_tmp_reg[19]_i_10/CO[3]
                         net (fo=1, routed)           0.000    36.762    div0/out_tmp_reg[19]_i_10_n_0
    SLICE_X37Y43         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    36.876 r  div0/out_tmp_reg[19]_i_5/CO[3]
                         net (fo=1, routed)           0.000    36.876    div0/out_tmp_reg[19]_i_5_n_0
    SLICE_X37Y44         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    36.990 r  div0/out_tmp_reg[19]_i_2/CO[3]
                         net (fo=1, routed)           0.000    36.990    div0/out_tmp_reg[19]_i_2_n_0
    SLICE_X37Y45         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.178    37.168 r  div0/out_tmp_reg[19]_i_1/CO[1]
                         net (fo=36, routed)          0.887    38.055    div0/p_1_in[19]
    SLICE_X39Y41         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.785    38.840 r  div0/out_tmp_reg[18]_i_35/CO[3]
                         net (fo=1, routed)           0.000    38.840    div0/out_tmp_reg[18]_i_35_n_0
    SLICE_X39Y42         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    38.954 r  div0/out_tmp_reg[18]_i_30/CO[3]
                         net (fo=1, routed)           0.000    38.954    div0/out_tmp_reg[18]_i_30_n_0
    SLICE_X39Y43         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    39.068 r  div0/out_tmp_reg[18]_i_25/CO[3]
                         net (fo=1, routed)           0.000    39.068    div0/out_tmp_reg[18]_i_25_n_0
    SLICE_X39Y44         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    39.182 r  div0/out_tmp_reg[18]_i_20/CO[3]
                         net (fo=1, routed)           0.000    39.182    div0/out_tmp_reg[18]_i_20_n_0
    SLICE_X39Y45         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    39.296 r  div0/out_tmp_reg[18]_i_15/CO[3]
                         net (fo=1, routed)           0.000    39.296    div0/out_tmp_reg[18]_i_15_n_0
    SLICE_X39Y46         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    39.410 r  div0/out_tmp_reg[18]_i_10/CO[3]
                         net (fo=1, routed)           0.000    39.410    div0/out_tmp_reg[18]_i_10_n_0
    SLICE_X39Y47         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    39.524 r  div0/out_tmp_reg[18]_i_5/CO[3]
                         net (fo=1, routed)           0.000    39.524    div0/out_tmp_reg[18]_i_5_n_0
    SLICE_X39Y48         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    39.638 r  div0/out_tmp_reg[18]_i_2/CO[3]
                         net (fo=1, routed)           0.000    39.638    div0/out_tmp_reg[18]_i_2_n_0
    SLICE_X39Y49         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.178    39.816 r  div0/out_tmp_reg[18]_i_1/CO[1]
                         net (fo=36, routed)          0.650    40.466    div0/p_1_in[18]
    SLICE_X38Y48         LUT3 (Prop_lut3_I0_O)        0.329    40.795 r  div0/out_tmp[17]_i_42/O
                         net (fo=1, routed)           0.000    40.795    div0/out_tmp[17]_i_42_n_0
    SLICE_X38Y48         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    41.328 r  div0/out_tmp_reg[17]_i_35/CO[3]
                         net (fo=1, routed)           0.000    41.328    div0/out_tmp_reg[17]_i_35_n_0
    SLICE_X38Y49         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    41.445 r  div0/out_tmp_reg[17]_i_30/CO[3]
                         net (fo=1, routed)           0.001    41.446    div0/out_tmp_reg[17]_i_30_n_0
    SLICE_X38Y50         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    41.563 r  div0/out_tmp_reg[17]_i_25/CO[3]
                         net (fo=1, routed)           0.000    41.563    div0/out_tmp_reg[17]_i_25_n_0
    SLICE_X38Y51         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    41.680 r  div0/out_tmp_reg[17]_i_20/CO[3]
                         net (fo=1, routed)           0.000    41.680    div0/out_tmp_reg[17]_i_20_n_0
    SLICE_X38Y52         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    41.797 r  div0/out_tmp_reg[17]_i_15/CO[3]
                         net (fo=1, routed)           0.000    41.797    div0/out_tmp_reg[17]_i_15_n_0
    SLICE_X38Y53         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    41.914 r  div0/out_tmp_reg[17]_i_10/CO[3]
                         net (fo=1, routed)           0.000    41.914    div0/out_tmp_reg[17]_i_10_n_0
    SLICE_X38Y54         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    42.031 r  div0/out_tmp_reg[17]_i_5/CO[3]
                         net (fo=1, routed)           0.000    42.031    div0/out_tmp_reg[17]_i_5_n_0
    SLICE_X38Y55         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    42.148 r  div0/out_tmp_reg[17]_i_2/CO[3]
                         net (fo=1, routed)           0.000    42.148    div0/out_tmp_reg[17]_i_2_n_0
    SLICE_X38Y56         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.179    42.327 r  div0/out_tmp_reg[17]_i_1/CO[1]
                         net (fo=36, routed)          0.627    42.954    div0/p_1_in[17]
    SLICE_X37Y55         LUT3 (Prop_lut3_I0_O)        0.332    43.286 r  div0/out_tmp[16]_i_42/O
                         net (fo=1, routed)           0.000    43.286    div0/out_tmp[16]_i_42_n_0
    SLICE_X37Y55         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    43.836 r  div0/out_tmp_reg[16]_i_35/CO[3]
                         net (fo=1, routed)           0.000    43.836    div0/out_tmp_reg[16]_i_35_n_0
    SLICE_X37Y56         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    43.950 r  div0/out_tmp_reg[16]_i_30/CO[3]
                         net (fo=1, routed)           0.000    43.950    div0/out_tmp_reg[16]_i_30_n_0
    SLICE_X37Y57         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    44.064 r  div0/out_tmp_reg[16]_i_25/CO[3]
                         net (fo=1, routed)           0.000    44.064    div0/out_tmp_reg[16]_i_25_n_0
    SLICE_X37Y58         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    44.178 r  div0/out_tmp_reg[16]_i_20/CO[3]
                         net (fo=1, routed)           0.000    44.178    div0/out_tmp_reg[16]_i_20_n_0
    SLICE_X37Y59         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    44.292 r  div0/out_tmp_reg[16]_i_15/CO[3]
                         net (fo=1, routed)           0.000    44.292    div0/out_tmp_reg[16]_i_15_n_0
    SLICE_X37Y60         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    44.406 r  div0/out_tmp_reg[16]_i_10/CO[3]
                         net (fo=1, routed)           0.000    44.406    div0/out_tmp_reg[16]_i_10_n_0
    SLICE_X37Y61         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    44.520 r  div0/out_tmp_reg[16]_i_5/CO[3]
                         net (fo=1, routed)           0.000    44.520    div0/out_tmp_reg[16]_i_5_n_0
    SLICE_X37Y62         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    44.634 r  div0/out_tmp_reg[16]_i_2/CO[3]
                         net (fo=1, routed)           0.000    44.634    div0/out_tmp_reg[16]_i_2_n_0
    SLICE_X37Y63         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.178    44.812 r  div0/out_tmp_reg[16]_i_1/CO[1]
                         net (fo=36, routed)          0.675    45.487    div0/p_1_in[16]
    SLICE_X38Y62         LUT3 (Prop_lut3_I0_O)        0.329    45.816 r  div0/out_tmp[15]_i_42/O
                         net (fo=1, routed)           0.000    45.816    div0/out_tmp[15]_i_42_n_0
    SLICE_X38Y62         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    46.349 r  div0/out_tmp_reg[15]_i_35/CO[3]
                         net (fo=1, routed)           0.000    46.349    div0/out_tmp_reg[15]_i_35_n_0
    SLICE_X38Y63         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    46.466 r  div0/out_tmp_reg[15]_i_30/CO[3]
                         net (fo=1, routed)           0.000    46.466    div0/out_tmp_reg[15]_i_30_n_0
    SLICE_X38Y64         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    46.583 r  div0/out_tmp_reg[15]_i_25/CO[3]
                         net (fo=1, routed)           0.000    46.583    div0/out_tmp_reg[15]_i_25_n_0
    SLICE_X38Y65         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    46.700 r  div0/out_tmp_reg[15]_i_20/CO[3]
                         net (fo=1, routed)           0.000    46.700    div0/out_tmp_reg[15]_i_20_n_0
    SLICE_X38Y66         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    46.817 r  div0/out_tmp_reg[15]_i_15/CO[3]
                         net (fo=1, routed)           0.000    46.817    div0/out_tmp_reg[15]_i_15_n_0
    SLICE_X38Y67         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    46.934 r  div0/out_tmp_reg[15]_i_10/CO[3]
                         net (fo=1, routed)           0.000    46.934    div0/out_tmp_reg[15]_i_10_n_0
    SLICE_X38Y68         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    47.051 r  div0/out_tmp_reg[15]_i_5/CO[3]
                         net (fo=1, routed)           0.000    47.051    div0/out_tmp_reg[15]_i_5_n_0
    SLICE_X38Y69         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    47.168 r  div0/out_tmp_reg[15]_i_2/CO[3]
                         net (fo=1, routed)           0.000    47.168    div0/out_tmp_reg[15]_i_2_n_0
    SLICE_X38Y70         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.179    47.347 r  div0/out_tmp_reg[15]_i_1/CO[1]
                         net (fo=36, routed)          0.843    48.190    div0/p_1_in[15]
    SLICE_X37Y68         LUT3 (Prop_lut3_I0_O)        0.332    48.522 r  div0/out_tmp[14]_i_42/O
                         net (fo=1, routed)           0.000    48.522    div0/out_tmp[14]_i_42_n_0
    SLICE_X37Y68         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    49.072 r  div0/out_tmp_reg[14]_i_35/CO[3]
                         net (fo=1, routed)           0.000    49.072    div0/out_tmp_reg[14]_i_35_n_0
    SLICE_X37Y69         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    49.186 r  div0/out_tmp_reg[14]_i_30/CO[3]
                         net (fo=1, routed)           0.000    49.186    div0/out_tmp_reg[14]_i_30_n_0
    SLICE_X37Y70         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    49.300 r  div0/out_tmp_reg[14]_i_25/CO[3]
                         net (fo=1, routed)           0.000    49.300    div0/out_tmp_reg[14]_i_25_n_0
    SLICE_X37Y71         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    49.414 r  div0/out_tmp_reg[14]_i_20/CO[3]
                         net (fo=1, routed)           0.000    49.414    div0/out_tmp_reg[14]_i_20_n_0
    SLICE_X37Y72         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    49.528 r  div0/out_tmp_reg[14]_i_15/CO[3]
                         net (fo=1, routed)           0.000    49.528    div0/out_tmp_reg[14]_i_15_n_0
    SLICE_X37Y73         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    49.642 r  div0/out_tmp_reg[14]_i_10/CO[3]
                         net (fo=1, routed)           0.000    49.642    div0/out_tmp_reg[14]_i_10_n_0
    SLICE_X37Y74         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    49.756 r  div0/out_tmp_reg[14]_i_5/CO[3]
                         net (fo=1, routed)           0.009    49.765    div0/out_tmp_reg[14]_i_5_n_0
    SLICE_X37Y75         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    49.879 r  div0/out_tmp_reg[14]_i_2/CO[3]
                         net (fo=1, routed)           0.000    49.879    div0/out_tmp_reg[14]_i_2_n_0
    SLICE_X37Y76         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.178    50.057 r  div0/out_tmp_reg[14]_i_1/CO[1]
                         net (fo=36, routed)          0.587    50.644    div0/p_1_in[14]
    SLICE_X38Y75         LUT3 (Prop_lut3_I0_O)        0.329    50.973 r  div0/out_tmp[13]_i_42/O
                         net (fo=1, routed)           0.000    50.973    div0/out_tmp[13]_i_42_n_0
    SLICE_X38Y75         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    51.506 r  div0/out_tmp_reg[13]_i_35/CO[3]
                         net (fo=1, routed)           0.000    51.506    div0/out_tmp_reg[13]_i_35_n_0
    SLICE_X38Y76         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    51.623 r  div0/out_tmp_reg[13]_i_30/CO[3]
                         net (fo=1, routed)           0.000    51.623    div0/out_tmp_reg[13]_i_30_n_0
    SLICE_X38Y77         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    51.740 r  div0/out_tmp_reg[13]_i_25/CO[3]
                         net (fo=1, routed)           0.000    51.740    div0/out_tmp_reg[13]_i_25_n_0
    SLICE_X38Y78         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    51.857 r  div0/out_tmp_reg[13]_i_20/CO[3]
                         net (fo=1, routed)           0.000    51.857    div0/out_tmp_reg[13]_i_20_n_0
    SLICE_X38Y79         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    51.974 r  div0/out_tmp_reg[13]_i_15/CO[3]
                         net (fo=1, routed)           0.000    51.974    div0/out_tmp_reg[13]_i_15_n_0
    SLICE_X38Y80         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    52.091 r  div0/out_tmp_reg[13]_i_10/CO[3]
                         net (fo=1, routed)           0.000    52.091    div0/out_tmp_reg[13]_i_10_n_0
    SLICE_X38Y81         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    52.208 r  div0/out_tmp_reg[13]_i_5/CO[3]
                         net (fo=1, routed)           0.000    52.208    div0/out_tmp_reg[13]_i_5_n_0
    SLICE_X38Y82         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    52.325 r  div0/out_tmp_reg[13]_i_2/CO[3]
                         net (fo=1, routed)           0.000    52.325    div0/out_tmp_reg[13]_i_2_n_0
    SLICE_X38Y83         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    52.482 r  div0/out_tmp_reg[13]_i_1/CO[1]
                         net (fo=36, routed)          0.717    53.199    div0/p_1_in[13]
    SLICE_X37Y82         LUT3 (Prop_lut3_I0_O)        0.332    53.531 r  div0/out_tmp[12]_i_42/O
                         net (fo=1, routed)           0.000    53.531    div0/out_tmp[12]_i_42_n_0
    SLICE_X37Y82         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    54.081 r  div0/out_tmp_reg[12]_i_35/CO[3]
                         net (fo=1, routed)           0.000    54.081    div0/out_tmp_reg[12]_i_35_n_0
    SLICE_X37Y83         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    54.195 r  div0/out_tmp_reg[12]_i_30/CO[3]
                         net (fo=1, routed)           0.000    54.195    div0/out_tmp_reg[12]_i_30_n_0
    SLICE_X37Y84         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    54.309 r  div0/out_tmp_reg[12]_i_25/CO[3]
                         net (fo=1, routed)           0.000    54.309    div0/out_tmp_reg[12]_i_25_n_0
    SLICE_X37Y85         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    54.423 r  div0/out_tmp_reg[12]_i_20/CO[3]
                         net (fo=1, routed)           0.000    54.423    div0/out_tmp_reg[12]_i_20_n_0
    SLICE_X37Y86         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    54.537 r  div0/out_tmp_reg[12]_i_15/CO[3]
                         net (fo=1, routed)           0.000    54.537    div0/out_tmp_reg[12]_i_15_n_0
    SLICE_X37Y87         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    54.651 r  div0/out_tmp_reg[12]_i_10/CO[3]
                         net (fo=1, routed)           0.000    54.651    div0/out_tmp_reg[12]_i_10_n_0
    SLICE_X37Y88         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    54.765 r  div0/out_tmp_reg[12]_i_5/CO[3]
                         net (fo=1, routed)           0.000    54.765    div0/out_tmp_reg[12]_i_5_n_0
    SLICE_X37Y89         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    54.879 r  div0/out_tmp_reg[12]_i_2/CO[3]
                         net (fo=1, routed)           0.000    54.879    div0/out_tmp_reg[12]_i_2_n_0
    SLICE_X37Y90         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.178    55.057 r  div0/out_tmp_reg[12]_i_1/CO[1]
                         net (fo=36, routed)          0.577    55.634    div0/p_1_in[12]
    SLICE_X38Y89         LUT3 (Prop_lut3_I0_O)        0.329    55.963 r  div0/out_tmp[11]_i_42/O
                         net (fo=1, routed)           0.000    55.963    div0/out_tmp[11]_i_42_n_0
    SLICE_X38Y89         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    56.496 r  div0/out_tmp_reg[11]_i_35/CO[3]
                         net (fo=1, routed)           0.000    56.496    div0/out_tmp_reg[11]_i_35_n_0
    SLICE_X38Y90         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    56.613 r  div0/out_tmp_reg[11]_i_30/CO[3]
                         net (fo=1, routed)           0.000    56.613    div0/out_tmp_reg[11]_i_30_n_0
    SLICE_X38Y91         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    56.730 r  div0/out_tmp_reg[11]_i_25/CO[3]
                         net (fo=1, routed)           0.000    56.730    div0/out_tmp_reg[11]_i_25_n_0
    SLICE_X38Y92         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    56.847 r  div0/out_tmp_reg[11]_i_20/CO[3]
                         net (fo=1, routed)           0.000    56.847    div0/out_tmp_reg[11]_i_20_n_0
    SLICE_X38Y93         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    56.964 r  div0/out_tmp_reg[11]_i_15/CO[3]
                         net (fo=1, routed)           0.000    56.964    div0/out_tmp_reg[11]_i_15_n_0
    SLICE_X38Y94         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    57.081 r  div0/out_tmp_reg[11]_i_10/CO[3]
                         net (fo=1, routed)           0.000    57.081    div0/out_tmp_reg[11]_i_10_n_0
    SLICE_X38Y95         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    57.198 r  div0/out_tmp_reg[11]_i_5/CO[3]
                         net (fo=1, routed)           0.000    57.198    div0/out_tmp_reg[11]_i_5_n_0
    SLICE_X38Y96         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    57.315 r  div0/out_tmp_reg[11]_i_2/CO[3]
                         net (fo=1, routed)           0.000    57.315    div0/out_tmp_reg[11]_i_2_n_0
    SLICE_X38Y97         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    57.472 r  div0/out_tmp_reg[11]_i_1/CO[1]
                         net (fo=36, routed)          0.814    58.286    div0/p_1_in[11]
    SLICE_X37Y95         LUT3 (Prop_lut3_I0_O)        0.332    58.618 r  div0/out_tmp[10]_i_42/O
                         net (fo=1, routed)           0.000    58.618    div0/out_tmp[10]_i_42_n_0
    SLICE_X37Y95         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    59.168 r  div0/out_tmp_reg[10]_i_35/CO[3]
                         net (fo=1, routed)           0.000    59.168    div0/out_tmp_reg[10]_i_35_n_0
    SLICE_X37Y96         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    59.282 r  div0/out_tmp_reg[10]_i_30/CO[3]
                         net (fo=1, routed)           0.000    59.282    div0/out_tmp_reg[10]_i_30_n_0
    SLICE_X37Y97         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    59.396 r  div0/out_tmp_reg[10]_i_25/CO[3]
                         net (fo=1, routed)           0.000    59.396    div0/out_tmp_reg[10]_i_25_n_0
    SLICE_X37Y98         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    59.510 r  div0/out_tmp_reg[10]_i_20/CO[3]
                         net (fo=1, routed)           0.000    59.510    div0/out_tmp_reg[10]_i_20_n_0
    SLICE_X37Y99         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    59.624 r  div0/out_tmp_reg[10]_i_15/CO[3]
                         net (fo=1, routed)           0.001    59.624    div0/out_tmp_reg[10]_i_15_n_0
    SLICE_X37Y100        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    59.738 r  div0/out_tmp_reg[10]_i_10/CO[3]
                         net (fo=1, routed)           0.000    59.738    div0/out_tmp_reg[10]_i_10_n_0
    SLICE_X37Y101        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    59.852 r  div0/out_tmp_reg[10]_i_5/CO[3]
                         net (fo=1, routed)           0.000    59.852    div0/out_tmp_reg[10]_i_5_n_0
    SLICE_X37Y102        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    59.966 r  div0/out_tmp_reg[10]_i_2/CO[3]
                         net (fo=1, routed)           0.000    59.966    div0/out_tmp_reg[10]_i_2_n_0
    SLICE_X37Y103        CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.178    60.144 r  div0/out_tmp_reg[10]_i_1/CO[1]
                         net (fo=36, routed)          0.587    60.731    div0/p_1_in[10]
    SLICE_X38Y102        LUT3 (Prop_lut3_I0_O)        0.329    61.060 r  div0/out_tmp[9]_i_42/O
                         net (fo=1, routed)           0.000    61.060    div0/out_tmp[9]_i_42_n_0
    SLICE_X38Y102        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    61.593 r  div0/out_tmp_reg[9]_i_35/CO[3]
                         net (fo=1, routed)           0.000    61.593    div0/out_tmp_reg[9]_i_35_n_0
    SLICE_X38Y103        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    61.710 r  div0/out_tmp_reg[9]_i_30/CO[3]
                         net (fo=1, routed)           0.000    61.710    div0/out_tmp_reg[9]_i_30_n_0
    SLICE_X38Y104        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    61.827 r  div0/out_tmp_reg[9]_i_25/CO[3]
                         net (fo=1, routed)           0.000    61.827    div0/out_tmp_reg[9]_i_25_n_0
    SLICE_X38Y105        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    61.944 r  div0/out_tmp_reg[9]_i_20/CO[3]
                         net (fo=1, routed)           0.000    61.944    div0/out_tmp_reg[9]_i_20_n_0
    SLICE_X38Y106        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    62.061 r  div0/out_tmp_reg[9]_i_15/CO[3]
                         net (fo=1, routed)           0.000    62.061    div0/out_tmp_reg[9]_i_15_n_0
    SLICE_X38Y107        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    62.178 r  div0/out_tmp_reg[9]_i_10/CO[3]
                         net (fo=1, routed)           0.000    62.178    div0/out_tmp_reg[9]_i_10_n_0
    SLICE_X38Y108        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    62.295 r  div0/out_tmp_reg[9]_i_5/CO[3]
                         net (fo=1, routed)           0.000    62.295    div0/out_tmp_reg[9]_i_5_n_0
    SLICE_X38Y109        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    62.412 r  div0/out_tmp_reg[9]_i_2/CO[3]
                         net (fo=1, routed)           0.000    62.412    div0/out_tmp_reg[9]_i_2_n_0
    SLICE_X38Y110        CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    62.569 r  div0/out_tmp_reg[9]_i_1/CO[1]
                         net (fo=36, routed)          0.489    63.058    div0/p_1_in[9]
    SLICE_X41Y110        FDRE                                         r  div0/out_tmp_reg[9]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        7.000     7.000 r  
                                                      0.000     7.000 r  clk (IN)
                         net (fo=762, unset)          0.924     7.924    div0/clk
    SLICE_X41Y110        FDRE                                         r  div0/out_tmp_reg[9]/C
                         clock pessimism              0.000     7.924    
                         clock uncertainty           -0.035     7.889    
    SLICE_X41Y110        FDRE (Setup_fdre_C_D)       -0.289     7.600    div0/out_tmp_reg[9]
  -------------------------------------------------------------------
                         required time                          7.600    
                         arrival time                         -63.058    
  -------------------------------------------------------------------
                         slack                                -55.458    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.132ns  (arrival time - required time)
  Source:                 A_j_j0/out_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@3.500ns period=7.000ns})
  Destination:            div0/rtmp_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@3.500ns period=7.000ns})
  Path Group:             clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        0.273ns  (logic 0.186ns (68.106%)  route 0.087ns (31.894%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.022ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.432ns
    Source Clock Delay      (SCD):    0.410ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=762, unset)          0.410     0.410    A_j_j0/clk
    SLICE_X39Y140        FDRE                                         r  A_j_j0/out_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X39Y140        FDRE (Prop_fdre_C_Q)         0.141     0.551 r  A_j_j0/out_reg[2]/Q
                         net (fo=1, routed)           0.087     0.638    A_j_j0/out_reg_n_0_[2]
    SLICE_X38Y140        LUT2 (Prop_lut2_I0_O)        0.045     0.683 r  A_j_j0/rtmp[2]_i_1/O
                         net (fo=1, routed)           0.000     0.683    div0/div0_right[2]
    SLICE_X38Y140        FDRE                                         r  div0/rtmp_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=762, unset)          0.432     0.432    div0/clk
    SLICE_X38Y140        FDRE                                         r  div0/rtmp_reg[2]/C
                         clock pessimism              0.000     0.432    
    SLICE_X38Y140        FDRE (Hold_fdre_C_D)         0.120     0.552    div0/rtmp_reg[2]
  -------------------------------------------------------------------
                         required time                         -0.552    
                         arrival time                           0.683    
  -------------------------------------------------------------------
                         slack                                  0.132    

Slack (MET) :             0.132ns  (arrival time - required time)
  Source:                 A_j_j0/out_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@3.500ns period=7.000ns})
  Destination:            div0/rtmp_reg[6]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@3.500ns period=7.000ns})
  Path Group:             clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        0.273ns  (logic 0.186ns (68.106%)  route 0.087ns (31.894%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.022ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.432ns
    Source Clock Delay      (SCD):    0.410ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=762, unset)          0.410     0.410    A_j_j0/clk
    SLICE_X43Y117        FDRE                                         r  A_j_j0/out_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y117        FDRE (Prop_fdre_C_Q)         0.141     0.551 r  A_j_j0/out_reg[6]/Q
                         net (fo=1, routed)           0.087     0.638    A_j_j0/out_reg_n_0_[6]
    SLICE_X42Y117        LUT2 (Prop_lut2_I0_O)        0.045     0.683 r  A_j_j0/rtmp[6]_i_1/O
                         net (fo=1, routed)           0.000     0.683    div0/div0_right[6]
    SLICE_X42Y117        FDRE                                         r  div0/rtmp_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=762, unset)          0.432     0.432    div0/clk
    SLICE_X42Y117        FDRE                                         r  div0/rtmp_reg[6]/C
                         clock pessimism              0.000     0.432    
    SLICE_X42Y117        FDRE (Hold_fdre_C_D)         0.120     0.552    div0/rtmp_reg[6]
  -------------------------------------------------------------------
                         required time                         -0.552    
                         arrival time                           0.683    
  -------------------------------------------------------------------
                         slack                                  0.132    

Slack (MET) :             0.149ns  (arrival time - required time)
  Source:                 div0/out_tmp_reg[18]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@3.500ns period=7.000ns})
  Destination:            div0/out_reg[18]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@3.500ns period=7.000ns})
  Path Group:             clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        0.241ns  (logic 0.141ns (58.505%)  route 0.100ns (41.495%))
  Logic Levels:           0  
  Clock Path Skew:        0.022ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.432ns
    Source Clock Delay      (SCD):    0.410ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=762, unset)          0.410     0.410    div0/clk
    SLICE_X39Y49         FDRE                                         r  div0/out_tmp_reg[18]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X39Y49         FDRE (Prop_fdre_C_Q)         0.141     0.551 r  div0/out_tmp_reg[18]/Q
                         net (fo=1, routed)           0.100     0.651    div0/out_tmp[18]
    SLICE_X37Y49         FDRE                                         r  div0/out_reg[18]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=762, unset)          0.432     0.432    div0/clk
    SLICE_X37Y49         FDRE                                         r  div0/out_reg[18]/C
                         clock pessimism              0.000     0.432    
    SLICE_X37Y49         FDRE (Hold_fdre_C_D)         0.070     0.502    div0/out_reg[18]
  -------------------------------------------------------------------
                         required time                         -0.502    
                         arrival time                           0.651    
  -------------------------------------------------------------------
                         slack                                  0.149    

Slack (MET) :             0.151ns  (arrival time - required time)
  Source:                 cond_stored1/out_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@3.500ns period=7.000ns})
  Destination:            done_reg1/out_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@3.500ns period=7.000ns})
  Path Group:             clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        0.263ns  (logic 0.186ns (70.671%)  route 0.077ns (29.329%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.022ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.432ns
    Source Clock Delay      (SCD):    0.410ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=762, unset)          0.410     0.410    cond_stored1/clk
    SLICE_X48Y58         FDRE                                         r  cond_stored1/out_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X48Y58         FDRE (Prop_fdre_C_Q)         0.141     0.551 f  cond_stored1/out_reg[0]/Q
                         net (fo=10, routed)          0.077     0.628    cond_stored1/cond_stored1_out
    SLICE_X49Y58         LUT5 (Prop_lut5_I0_O)        0.045     0.673 r  cond_stored1/out[0]_i_1__9/O
                         net (fo=1, routed)           0.000     0.673    done_reg1/out_reg[0]_0
    SLICE_X49Y58         FDRE                                         r  done_reg1/out_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=762, unset)          0.432     0.432    done_reg1/clk
    SLICE_X49Y58         FDRE                                         r  done_reg1/out_reg[0]/C
                         clock pessimism              0.000     0.432    
    SLICE_X49Y58         FDRE (Hold_fdre_C_D)         0.091     0.523    done_reg1/out_reg[0]
  -------------------------------------------------------------------
                         required time                         -0.523    
                         arrival time                           0.673    
  -------------------------------------------------------------------
                         slack                                  0.151    

Slack (MET) :             0.159ns  (arrival time - required time)
  Source:                 A_j_j0/out_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@3.500ns period=7.000ns})
  Destination:            div0/rtmp_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@3.500ns period=7.000ns})
  Path Group:             clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        0.272ns  (logic 0.186ns (68.463%)  route 0.086ns (31.537%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.022ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.432ns
    Source Clock Delay      (SCD):    0.410ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=762, unset)          0.410     0.410    A_j_j0/clk
    SLICE_X40Y131        FDRE                                         r  A_j_j0/out_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X40Y131        FDRE (Prop_fdre_C_Q)         0.141     0.551 r  A_j_j0/out_reg[4]/Q
                         net (fo=1, routed)           0.086     0.637    A_j_j0/out_reg_n_0_[4]
    SLICE_X41Y131        LUT2 (Prop_lut2_I0_O)        0.045     0.682 r  A_j_j0/rtmp[4]_i_1/O
                         net (fo=1, routed)           0.000     0.682    div0/div0_right[4]
    SLICE_X41Y131        FDRE                                         r  div0/rtmp_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=762, unset)          0.432     0.432    div0/clk
    SLICE_X41Y131        FDRE                                         r  div0/rtmp_reg[4]/C
                         clock pessimism              0.000     0.432    
    SLICE_X41Y131        FDRE (Hold_fdre_C_D)         0.091     0.523    div0/rtmp_reg[4]
  -------------------------------------------------------------------
                         required time                         -0.523    
                         arrival time                           0.682    
  -------------------------------------------------------------------
                         slack                                  0.159    

Slack (MET) :             0.161ns  (arrival time - required time)
  Source:                 mult0/out_tmp_reg[9]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@3.500ns period=7.000ns})
  Destination:            mult0/out_reg[9]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@3.500ns period=7.000ns})
  Path Group:             clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        0.205ns  (logic 0.148ns (72.033%)  route 0.057ns (27.967%))
  Logic Levels:           0  
  Clock Path Skew:        0.022ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.432ns
    Source Clock Delay      (SCD):    0.410ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=762, unset)          0.410     0.410    mult0/clk
    SLICE_X36Y59         FDRE                                         r  mult0/out_tmp_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y59         FDRE (Prop_fdre_C_Q)         0.148     0.558 r  mult0/out_tmp_reg[9]/Q
                         net (fo=1, routed)           0.057     0.616    mult0/p_1_in[9]
    SLICE_X36Y59         FDRE                                         r  mult0/out_reg[9]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=762, unset)          0.432     0.432    mult0/clk
    SLICE_X36Y59         FDRE                                         r  mult0/out_reg[9]/C
                         clock pessimism              0.000     0.432    
    SLICE_X36Y59         FDRE (Hold_fdre_C_D)         0.023     0.455    mult0/out_reg[9]
  -------------------------------------------------------------------
                         required time                         -0.455    
                         arrival time                           0.616    
  -------------------------------------------------------------------
                         slack                                  0.161    

Slack (MET) :             0.166ns  (arrival time - required time)
  Source:                 div0/out_reg[15]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@3.500ns period=7.000ns})
  Destination:            AWrite10/out_reg[15]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@3.500ns period=7.000ns})
  Path Group:             clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        0.257ns  (logic 0.141ns (54.812%)  route 0.116ns (45.188%))
  Logic Levels:           0  
  Clock Path Skew:        0.022ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.432ns
    Source Clock Delay      (SCD):    0.410ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=762, unset)          0.410     0.410    div0/clk
    SLICE_X41Y69         FDRE                                         r  div0/out_reg[15]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X41Y69         FDRE (Prop_fdre_C_Q)         0.141     0.551 r  div0/out_reg[15]/Q
                         net (fo=1, routed)           0.116     0.667    AWrite10/out[15]
    SLICE_X41Y67         FDRE                                         r  AWrite10/out_reg[15]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=762, unset)          0.432     0.432    AWrite10/clk
    SLICE_X41Y67         FDRE                                         r  AWrite10/out_reg[15]/C
                         clock pessimism              0.000     0.432    
    SLICE_X41Y67         FDRE (Hold_fdre_C_D)         0.070     0.502    AWrite10/out_reg[15]
  -------------------------------------------------------------------
                         required time                         -0.502    
                         arrival time                           0.667    
  -------------------------------------------------------------------
                         slack                                  0.166    

Slack (MET) :             0.175ns  (arrival time - required time)
  Source:                 A_j_j0/out_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@3.500ns period=7.000ns})
  Destination:            div0/rtmp_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@3.500ns period=7.000ns})
  Path Group:             clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        0.327ns  (logic 0.187ns (57.168%)  route 0.140ns (42.832%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.022ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.432ns
    Source Clock Delay      (SCD):    0.410ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=762, unset)          0.410     0.410    A_j_j0/clk
    SLICE_X39Y140        FDRE                                         r  A_j_j0/out_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X39Y140        FDRE (Prop_fdre_C_Q)         0.141     0.551 r  A_j_j0/out_reg[3]/Q
                         net (fo=1, routed)           0.140     0.691    A_j_j0/out_reg_n_0_[3]
    SLICE_X38Y140        LUT2 (Prop_lut2_I0_O)        0.046     0.737 r  A_j_j0/rtmp[3]_i_1/O
                         net (fo=1, routed)           0.000     0.737    div0/div0_right[3]
    SLICE_X38Y140        FDRE                                         r  div0/rtmp_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=762, unset)          0.432     0.432    div0/clk
    SLICE_X38Y140        FDRE                                         r  div0/rtmp_reg[3]/C
                         clock pessimism              0.000     0.432    
    SLICE_X38Y140        FDRE (Hold_fdre_C_D)         0.131     0.563    div0/rtmp_reg[3]
  -------------------------------------------------------------------
                         required time                         -0.563    
                         arrival time                           0.737    
  -------------------------------------------------------------------
                         slack                                  0.175    

Slack (MET) :             0.175ns  (arrival time - required time)
  Source:                 A_j_j0/out_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@3.500ns period=7.000ns})
  Destination:            div0/rtmp_reg[7]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@3.500ns period=7.000ns})
  Path Group:             clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        0.327ns  (logic 0.187ns (57.168%)  route 0.140ns (42.832%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.022ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.432ns
    Source Clock Delay      (SCD):    0.410ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=762, unset)          0.410     0.410    A_j_j0/clk
    SLICE_X43Y117        FDRE                                         r  A_j_j0/out_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y117        FDRE (Prop_fdre_C_Q)         0.141     0.551 r  A_j_j0/out_reg[7]/Q
                         net (fo=1, routed)           0.140     0.691    A_j_j0/out_reg_n_0_[7]
    SLICE_X42Y117        LUT2 (Prop_lut2_I0_O)        0.046     0.737 r  A_j_j0/rtmp[7]_i_1/O
                         net (fo=1, routed)           0.000     0.737    div0/div0_right[7]
    SLICE_X42Y117        FDRE                                         r  div0/rtmp_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=762, unset)          0.432     0.432    div0/clk
    SLICE_X42Y117        FDRE                                         r  div0/rtmp_reg[7]/C
                         clock pessimism              0.000     0.432    
    SLICE_X42Y117        FDRE (Hold_fdre_C_D)         0.131     0.563    div0/rtmp_reg[7]
  -------------------------------------------------------------------
                         required time                         -0.563    
                         arrival time                           0.737    
  -------------------------------------------------------------------
                         slack                                  0.175    

Slack (MET) :             0.179ns  (arrival time - required time)
  Source:                 A_j_j0/out_reg[14]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@3.500ns period=7.000ns})
  Destination:            div0/rtmp_reg[14]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@3.500ns period=7.000ns})
  Path Group:             clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        0.292ns  (logic 0.209ns (71.550%)  route 0.083ns (28.450%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.022ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.432ns
    Source Clock Delay      (SCD):    0.410ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=762, unset)          0.410     0.410    A_j_j0/clk
    SLICE_X38Y61         FDRE                                         r  A_j_j0/out_reg[14]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X38Y61         FDRE (Prop_fdre_C_Q)         0.164     0.574 r  A_j_j0/out_reg[14]/Q
                         net (fo=1, routed)           0.083     0.657    A_j_j0/out_reg_n_0_[14]
    SLICE_X39Y61         LUT2 (Prop_lut2_I0_O)        0.045     0.702 r  A_j_j0/rtmp[14]_i_1/O
                         net (fo=1, routed)           0.000     0.702    div0/div0_right[14]
    SLICE_X39Y61         FDRE                                         r  div0/rtmp_reg[14]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=762, unset)          0.432     0.432    div0/clk
    SLICE_X39Y61         FDRE                                         r  div0/rtmp_reg[14]/C
                         clock pessimism              0.000     0.432    
    SLICE_X39Y61         FDRE (Hold_fdre_C_D)         0.092     0.524    div0/rtmp_reg[14]
  -------------------------------------------------------------------
                         required time                         -0.524    
                         arrival time                           0.702    
  -------------------------------------------------------------------
                         slack                                  0.179    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk
Waveform(ns):       { 0.000 3.500 }
Period(ns):         7.000
Sources:            { clk }

Check Type        Corner  Lib Pin      Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location      Pin
Min Period        n/a     DSP48E1/CLK  n/a            3.884         7.000       3.116      DSP48_X2Y22   mult0/out_tmp_reg/CLK
Min Period        n/a     DSP48E1/CLK  n/a            3.884         7.000       3.116      DSP48_X2Y26   mult1/out_tmp_reg/CLK
Min Period        n/a     DSP48E1/CLK  n/a            3.687         7.000       3.313      DSP48_X2Y24   mult0/out_tmp_reg__0/CLK
Min Period        n/a     DSP48E1/CLK  n/a            3.687         7.000       3.313      DSP48_X2Y28   mult1/out_tmp_reg__0/CLK
Min Period        n/a     FDRE/C       n/a            1.000         7.000       6.000      SLICE_X35Y57  AWrite00/out_reg[0]/C
Min Period        n/a     FDRE/C       n/a            1.000         7.000       6.000      SLICE_X35Y59  AWrite00/out_reg[10]/C
Min Period        n/a     FDRE/C       n/a            1.000         7.000       6.000      SLICE_X35Y59  AWrite00/out_reg[11]/C
Min Period        n/a     FDRE/C       n/a            1.000         7.000       6.000      SLICE_X35Y60  AWrite00/out_reg[12]/C
Min Period        n/a     FDRE/C       n/a            1.000         7.000       6.000      SLICE_X35Y60  AWrite00/out_reg[13]/C
Min Period        n/a     FDRE/C       n/a            1.000         7.000       6.000      SLICE_X35Y60  AWrite00/out_reg[14]/C
Low Pulse Width   Slow    FDRE/C       n/a            0.500         3.500       3.000      SLICE_X35Y57  AWrite00/out_reg[0]/C
Low Pulse Width   Slow    FDRE/C       n/a            0.500         3.500       3.000      SLICE_X35Y59  AWrite00/out_reg[10]/C
Low Pulse Width   Slow    FDRE/C       n/a            0.500         3.500       3.000      SLICE_X35Y59  AWrite00/out_reg[11]/C
Low Pulse Width   Slow    FDRE/C       n/a            0.500         3.500       3.000      SLICE_X35Y60  AWrite00/out_reg[12]/C
Low Pulse Width   Slow    FDRE/C       n/a            0.500         3.500       3.000      SLICE_X35Y60  AWrite00/out_reg[13]/C
Low Pulse Width   Slow    FDRE/C       n/a            0.500         3.500       3.000      SLICE_X35Y60  AWrite00/out_reg[14]/C
Low Pulse Width   Slow    FDRE/C       n/a            0.500         3.500       3.000      SLICE_X35Y60  AWrite00/out_reg[15]/C
Low Pulse Width   Slow    FDRE/C       n/a            0.500         3.500       3.000      SLICE_X35Y61  AWrite00/out_reg[16]/C
Low Pulse Width   Slow    FDRE/C       n/a            0.500         3.500       3.000      SLICE_X35Y61  AWrite00/out_reg[17]/C
Low Pulse Width   Slow    FDRE/C       n/a            0.500         3.500       3.000      SLICE_X35Y61  AWrite00/out_reg[18]/C
High Pulse Width  Fast    FDRE/C       n/a            0.500         3.500       3.000      SLICE_X35Y57  AWrite00/out_reg[0]/C
High Pulse Width  Fast    FDRE/C       n/a            0.500         3.500       3.000      SLICE_X35Y59  AWrite00/out_reg[10]/C
High Pulse Width  Fast    FDRE/C       n/a            0.500         3.500       3.000      SLICE_X35Y59  AWrite00/out_reg[11]/C
High Pulse Width  Fast    FDRE/C       n/a            0.500         3.500       3.000      SLICE_X35Y60  AWrite00/out_reg[12]/C
High Pulse Width  Fast    FDRE/C       n/a            0.500         3.500       3.000      SLICE_X35Y60  AWrite00/out_reg[13]/C
High Pulse Width  Fast    FDRE/C       n/a            0.500         3.500       3.000      SLICE_X35Y60  AWrite00/out_reg[14]/C
High Pulse Width  Fast    FDRE/C       n/a            0.500         3.500       3.000      SLICE_X35Y60  AWrite00/out_reg[15]/C
High Pulse Width  Fast    FDRE/C       n/a            0.500         3.500       3.000      SLICE_X35Y61  AWrite00/out_reg[16]/C
High Pulse Width  Fast    FDRE/C       n/a            0.500         3.500       3.000      SLICE_X35Y61  AWrite00/out_reg[17]/C
High Pulse Width  Fast    FDRE/C       n/a            0.500         3.500       3.000      SLICE_X35Y61  AWrite00/out_reg[18]/C



