// Seed: 2571111528
module module_0 (
    id_1
);
  inout wire id_1;
  static logic id_2;
  assign module_1.id_5 = 0;
  always @(*);
endmodule
module module_1 (
    output wor id_0,
    input tri id_1,
    output wire id_2,
    output logic id_3,
    input tri id_4,
    input tri1 id_5,
    input tri1 id_6,
    input supply0 id_7,
    input tri id_8,
    input tri1 id_9,
    input supply0 id_10,
    input tri0 id_11,
    output wire id_12,
    input uwire id_13
);
  logic id_15;
  ;
  assign id_2 = 1;
  initial begin : LABEL_0
    id_3 = -1;
  end
  module_0 modCall_1 (id_15);
endmodule
