{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1600698417256 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus Prime " "Running Quartus Prime Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 16.1.0 Build 196 10/24/2016 SJ Lite Edition " "Version 16.1.0 Build 196 10/24/2016 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1600698417266 ""} { "Info" "IQEXE_START_BANNER_TIME" "Mon Sep 21 10:26:57 2020 " "Processing started: Mon Sep 21 10:26:57 2020" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1600698417266 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1600698417266 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off mejia_8bit_comparator -c mejia_8bit_comparator " "Command: quartus_map --read_settings_files=on --write_settings_files=off mejia_8bit_comparator -c mejia_8bit_comparator" {  } {  } 0 0 "Command: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1600698417266 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Analysis & Synthesis" 0 -1 1600698417532 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "4 4 " "Parallel compilation is enabled and will use 4 of the 4 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Analysis & Synthesis" 0 -1 1600698417532 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "mejia_eight_bit_equal_port.vhd 2 1 " "Found 2 design units, including 1 entities, in source file mejia_eight_bit_equal_port.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 mejia_eight_bit_equal_port-arch " "Found design unit 1: mejia_eight_bit_equal_port-arch" {  } { { "mejia_eight_bit_equal_port.vhd" "" { Text "D:/Programs/intelFPGA_lite/16.1/Projects/Assignment2_8bit_comparator/mejia_eight_bit_equal_port.vhd" 9 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1600698425870 ""} { "Info" "ISGN_ENTITY_NAME" "1 mejia_eight_bit_equal_port " "Found entity 1: mejia_eight_bit_equal_port" {  } { { "mejia_eight_bit_equal_port.vhd" "" { Text "D:/Programs/intelFPGA_lite/16.1/Projects/Assignment2_8bit_comparator/mejia_eight_bit_equal_port.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1600698425870 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1600698425870 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "mejia_eight_bit_equal_port " "Elaborating entity \"mejia_eight_bit_equal_port\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Analysis & Synthesis" 0 -1 1600698425891 ""}
{ "Error" "ESGN_ENTITY_IS_MISSING" "H1 mejia_equal " "Node instance \"H1\" instantiates undefined entity \"mejia_equal\". Ensure that required library paths are specified correctly, define the specified entity, or change the instantiation. If this entity represents Intel FPGA or third-party IP, generate the synthesis files for the IP." {  } { { "mejia_eight_bit_equal_port.vhd" "H1" { Text "D:/Programs/intelFPGA_lite/16.1/Projects/Assignment2_8bit_comparator/mejia_eight_bit_equal_port.vhd" 19 0 0 } }  } 0 12006 "Node instance \"%1!s!\" instantiates undefined entity \"%2!s!\". Ensure that required library paths are specified correctly, define the specified entity, or change the instantiation. If this entity represents Intel FPGA or third-party IP, generate the synthesis files for the IP." 0 0 "Analysis & Synthesis" 0 -1 1600698426095 ""}
{ "Error" "ESGN_ENTITY_IS_MISSING" "H2 mejia_equal " "Node instance \"H2\" instantiates undefined entity \"mejia_equal\". Ensure that required library paths are specified correctly, define the specified entity, or change the instantiation. If this entity represents Intel FPGA or third-party IP, generate the synthesis files for the IP." {  } { { "mejia_eight_bit_equal_port.vhd" "H2" { Text "D:/Programs/intelFPGA_lite/16.1/Projects/Assignment2_8bit_comparator/mejia_eight_bit_equal_port.vhd" 20 0 0 } }  } 0 12006 "Node instance \"%1!s!\" instantiates undefined entity \"%2!s!\". Ensure that required library paths are specified correctly, define the specified entity, or change the instantiation. If this entity represents Intel FPGA or third-party IP, generate the synthesis files for the IP." 0 0 "Analysis & Synthesis" 0 -1 1600698426095 ""}
{ "Error" "ESGN_ENTITY_IS_MISSING" "H3 mejia_equal " "Node instance \"H3\" instantiates undefined entity \"mejia_equal\". Ensure that required library paths are specified correctly, define the specified entity, or change the instantiation. If this entity represents Intel FPGA or third-party IP, generate the synthesis files for the IP." {  } { { "mejia_eight_bit_equal_port.vhd" "H3" { Text "D:/Programs/intelFPGA_lite/16.1/Projects/Assignment2_8bit_comparator/mejia_eight_bit_equal_port.vhd" 21 0 0 } }  } 0 12006 "Node instance \"%1!s!\" instantiates undefined entity \"%2!s!\". Ensure that required library paths are specified correctly, define the specified entity, or change the instantiation. If this entity represents Intel FPGA or third-party IP, generate the synthesis files for the IP." 0 0 "Analysis & Synthesis" 0 -1 1600698426095 ""}
{ "Error" "ESGN_ENTITY_IS_MISSING" "H4 mejia_equal " "Node instance \"H4\" instantiates undefined entity \"mejia_equal\". Ensure that required library paths are specified correctly, define the specified entity, or change the instantiation. If this entity represents Intel FPGA or third-party IP, generate the synthesis files for the IP." {  } { { "mejia_eight_bit_equal_port.vhd" "H4" { Text "D:/Programs/intelFPGA_lite/16.1/Projects/Assignment2_8bit_comparator/mejia_eight_bit_equal_port.vhd" 22 0 0 } }  } 0 12006 "Node instance \"%1!s!\" instantiates undefined entity \"%2!s!\". Ensure that required library paths are specified correctly, define the specified entity, or change the instantiation. If this entity represents Intel FPGA or third-party IP, generate the synthesis files for the IP." 0 0 "Analysis & Synthesis" 0 -1 1600698426095 ""}
{ "Error" "ESGN_ENTITY_IS_MISSING" "H5 mejia_equal " "Node instance \"H5\" instantiates undefined entity \"mejia_equal\". Ensure that required library paths are specified correctly, define the specified entity, or change the instantiation. If this entity represents Intel FPGA or third-party IP, generate the synthesis files for the IP." {  } { { "mejia_eight_bit_equal_port.vhd" "H5" { Text "D:/Programs/intelFPGA_lite/16.1/Projects/Assignment2_8bit_comparator/mejia_eight_bit_equal_port.vhd" 23 0 0 } }  } 0 12006 "Node instance \"%1!s!\" instantiates undefined entity \"%2!s!\". Ensure that required library paths are specified correctly, define the specified entity, or change the instantiation. If this entity represents Intel FPGA or third-party IP, generate the synthesis files for the IP." 0 0 "Analysis & Synthesis" 0 -1 1600698426095 ""}
{ "Error" "ESGN_ENTITY_IS_MISSING" "H6 mejia_equal " "Node instance \"H6\" instantiates undefined entity \"mejia_equal\". Ensure that required library paths are specified correctly, define the specified entity, or change the instantiation. If this entity represents Intel FPGA or third-party IP, generate the synthesis files for the IP." {  } { { "mejia_eight_bit_equal_port.vhd" "H6" { Text "D:/Programs/intelFPGA_lite/16.1/Projects/Assignment2_8bit_comparator/mejia_eight_bit_equal_port.vhd" 24 0 0 } }  } 0 12006 "Node instance \"%1!s!\" instantiates undefined entity \"%2!s!\". Ensure that required library paths are specified correctly, define the specified entity, or change the instantiation. If this entity represents Intel FPGA or third-party IP, generate the synthesis files for the IP." 0 0 "Analysis & Synthesis" 0 -1 1600698426095 ""}
{ "Error" "ESGN_ENTITY_IS_MISSING" "H7 mejia_equal " "Node instance \"H7\" instantiates undefined entity \"mejia_equal\". Ensure that required library paths are specified correctly, define the specified entity, or change the instantiation. If this entity represents Intel FPGA or third-party IP, generate the synthesis files for the IP." {  } { { "mejia_eight_bit_equal_port.vhd" "H7" { Text "D:/Programs/intelFPGA_lite/16.1/Projects/Assignment2_8bit_comparator/mejia_eight_bit_equal_port.vhd" 25 0 0 } }  } 0 12006 "Node instance \"%1!s!\" instantiates undefined entity \"%2!s!\". Ensure that required library paths are specified correctly, define the specified entity, or change the instantiation. If this entity represents Intel FPGA or third-party IP, generate the synthesis files for the IP." 0 0 "Analysis & Synthesis" 0 -1 1600698426095 ""}
{ "Error" "ESGN_ENTITY_IS_MISSING" "H8 mejia_equal " "Node instance \"H8\" instantiates undefined entity \"mejia_equal\". Ensure that required library paths are specified correctly, define the specified entity, or change the instantiation. If this entity represents Intel FPGA or third-party IP, generate the synthesis files for the IP." {  } { { "mejia_eight_bit_equal_port.vhd" "H8" { Text "D:/Programs/intelFPGA_lite/16.1/Projects/Assignment2_8bit_comparator/mejia_eight_bit_equal_port.vhd" 26 0 0 } }  } 0 12006 "Node instance \"%1!s!\" instantiates undefined entity \"%2!s!\". Ensure that required library paths are specified correctly, define the specified entity, or change the instantiation. If this entity represents Intel FPGA or third-party IP, generate the synthesis files for the IP." 0 0 "Analysis & Synthesis" 0 -1 1600698426095 ""}
{ "Error" "EQEXE_ERROR_COUNT" "Analysis & Synthesis 8 s 1  Quartus Prime " "Quartus Prime Analysis & Synthesis was unsuccessful. 8 errors, 1 warning" { { "Error" "EQEXE_END_PEAK_VSIZE_MEMORY" "4842 " "Peak virtual memory: 4842 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1600698426385 ""} { "Error" "EQEXE_END_BANNER_TIME" "Mon Sep 21 10:27:06 2020 " "Processing ended: Mon Sep 21 10:27:06 2020" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1600698426385 ""} { "Error" "EQEXE_ELAPSED_TIME" "00:00:09 " "Elapsed time: 00:00:09" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1600698426385 ""} { "Error" "EQEXE_ELAPSED_CPU_TIME" "00:00:20 " "Total CPU time (on all processors): 00:00:20" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1600698426385 ""}  } {  } 0 0 "%6!s! %1!s! was unsuccessful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1600698426385 ""}
{ "Error" "EFLOW_ERROR_COUNT" "Full Compilation 10 s 1  " "Quartus Prime Full Compilation was unsuccessful. 10 errors, 1 warning" {  } {  } 0 293001 "Quartus Prime %1!s! was unsuccessful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1600698426992 ""}
