Copyright 1986-2022 Xilinx, Inc. All Rights Reserved. Copyright 2022-2025 Advanced Micro Devices, Inc. All Rights Reserved.
---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2025.1 (lin64) Build 6140274 Wed May 21 22:58:25 MDT 2025
| Date         : Wed Jun 18 10:45:17 2025
| Host         : temp-mati running 64-bit Linux Mint 22.1
| Command      : report_timing_summary -max_paths 10 -report_unconstrained -file main_timing_summary_routed.rpt -pb main_timing_summary_routed.pb -rpx main_timing_summary_routed.rpx -warn_on_violation
| Design       : main
| Device       : 7a35ti-csg324
| Speed File   : -1L  PRODUCTION 1.23 2018-06-13
| Design State : Routed
---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  No
  Borrow Time for Max Delay Exceptions       :  Yes
  Merge Timing Exceptions                    :  Yes
  Inter-SLR Compensation                     :  Conservative

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        


------------------------------------------------------------------------------------------------
| Report Methodology
| ------------------
------------------------------------------------------------------------------------------------

Rule       Severity          Description                    Violations  
---------  ----------------  -----------------------------  ----------  
TIMING-17  Critical Warning  Non-clocked sequential cell    67          
TIMING-18  Warning           Missing input or output delay  3           

Note: This report is based on the most recent report_methodology run and may not be up-to-date. Run report_methodology on the current design for the latest report.



check_timing report

Table of Contents
-----------------
1. checking no_clock (67)
2. checking constant_clock (0)
3. checking pulse_width_clock (0)
4. checking unconstrained_internal_endpoints (166)
5. checking no_input_delay (1)
6. checking no_output_delay (8)
7. checking multiple_clock (0)
8. checking generated_clocks (0)
9. checking loops (0)
10. checking partial_input_delay (0)
11. checking partial_output_delay (0)
12. checking latch_loops (0)

1. checking no_clock (67)
-------------------------
 There are 67 register/latch pins with no clock driven by root clock pin: U2/lcd_clk_reg/Q (HIGH)


2. checking constant_clock (0)
------------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock (0)
---------------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints (166)
--------------------------------------------------
 There are 166 pins that are not constrained for maximum delay. (HIGH)

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay (1)
------------------------------
 There is 1 input port with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay (8)
-------------------------------
 There are 8 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock (0)
------------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks (0)
--------------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops (0)
---------------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay (0)
------------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay (0)
-------------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops (0)
----------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
      4.754        0.000                      0                  172        0.157        0.000                      0                  172        4.500        0.000                       0                   111  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock        Waveform(ns)       Period(ns)      Frequency(MHz)
-----        ------------       ----------      --------------
sys_clk_pin  {0.000 5.000}      10.000          100.000         


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
sys_clk_pin         4.754        0.000                      0                  172        0.157        0.000                      0                  172        4.500        0.000                       0                   111  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| User Ignored Path Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock    
----------    ----------    --------    


------------------------------------------------------------------------------------------------
| Unconstrained Path Table
| ------------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock    
----------    ----------    --------    
(none)                                    
(none)        sys_clk_pin                 
(none)                      sys_clk_pin   


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  sys_clk_pin
  To Clock:  sys_clk_pin

Setup :            0  Failing Endpoints,  Worst Slack        4.754ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.157ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        4.500ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             4.754ns  (required time - arrival time)
  Source:                 spi_master_inst/bit_count_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            spi_master_inst/miso_buffer_reg[5]/CE
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.771ns  (logic 0.916ns (19.198%)  route 3.855ns (80.802%))
  Logic Levels:           3  (LUT3=1 LUT5=2)
  Clock Path Skew:        -0.030ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.808ns = ( 14.808 - 10.000 ) 
    Source Clock Delay      (SCD):    5.111ns
    Clock Pessimism Removal (CPR):    0.273ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  Clock100MHz (IN)
                         net (fo=0)                   0.000     0.000    Clock100MHz
    E3                   IBUF (Prop_ibuf_I_O)         1.489     1.489 r  Clock100MHz_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.455    Clock100MHz_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.551 r  Clock100MHz_IBUF_BUFG_inst/O
                         net (fo=110, routed)         1.559     5.111    spi_master_inst/Clock100MHz_IBUF_BUFG
    SLICE_X12Y19         FDRE                                         r  spi_master_inst/bit_count_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X12Y19         FDRE (Prop_fdre_C_Q)         0.518     5.629 f  spi_master_inst/bit_count_reg[2]/Q
                         net (fo=21, routed)          1.276     6.905    spi_master_inst/bit_count_reg[2]
    SLICE_X8Y19          LUT3 (Prop_lut3_I2_O)        0.124     7.029 r  spi_master_inst/FSM_onehot_next_state[0]_i_1/O
                         net (fo=2, routed)           0.683     7.712    spi_master_inst/FSM_onehot_next_state[0]_i_1_n_0
    SLICE_X8Y19          LUT5 (Prop_lut5_I4_O)        0.124     7.836 r  spi_master_inst/bit_count[3]_i_1/O
                         net (fo=16, routed)          1.421     9.257    spi_master_inst/bit_count
    SLICE_X12Y22         LUT5 (Prop_lut5_I2_O)        0.150     9.407 r  spi_master_inst/miso_buffer[5]_i_1/O
                         net (fo=1, routed)           0.475     9.882    spi_master_inst/miso_buffer[5]
    SLICE_X13Y24         FDRE                                         r  spi_master_inst/miso_buffer_reg[5]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  Clock100MHz (IN)
                         net (fo=0)                   0.000    10.000    Clock100MHz
    E3                   IBUF (Prop_ibuf_I_O)         1.418    11.418 r  Clock100MHz_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.280    Clock100MHz_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.371 r  Clock100MHz_IBUF_BUFG_inst/O
                         net (fo=110, routed)         1.436    14.808    spi_master_inst/Clock100MHz_IBUF_BUFG
    SLICE_X13Y24         FDRE                                         r  spi_master_inst/miso_buffer_reg[5]/C
                         clock pessimism              0.273    15.081    
                         clock uncertainty           -0.035    15.045    
    SLICE_X13Y24         FDRE (Setup_fdre_C_CE)      -0.409    14.636    spi_master_inst/miso_buffer_reg[5]
  -------------------------------------------------------------------
                         required time                         14.636    
                         arrival time                          -9.882    
  -------------------------------------------------------------------
                         slack                                  4.754    

Slack (MET) :             4.811ns  (required time - arrival time)
  Source:                 counter_reg[18]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            counter_reg[21]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        5.195ns  (logic 2.559ns (49.257%)  route 2.636ns (50.743%))
  Logic Levels:           9  (CARRY4=7 LUT2=2)
  Clock Path Skew:        -0.020ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.879ns = ( 14.879 - 10.000 ) 
    Source Clock Delay      (SCD):    5.172ns
    Clock Pessimism Removal (CPR):    0.273ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  Clock100MHz (IN)
                         net (fo=0)                   0.000     0.000    Clock100MHz
    E3                   IBUF (Prop_ibuf_I_O)         1.489     1.489 r  Clock100MHz_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.455    Clock100MHz_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.551 r  Clock100MHz_IBUF_BUFG_inst/O
                         net (fo=110, routed)         1.620     5.172    Clock100MHz_IBUF_BUFG
    SLICE_X1Y25          FDRE                                         r  counter_reg[18]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y25          FDRE (Prop_fdre_C_Q)         0.456     5.628 f  counter_reg[18]/Q
                         net (fo=3, routed)           0.967     6.594    spi_master_inst/counter_reg[18]
    SLICE_X2Y24          LUT2 (Prop_lut2_I1_O)        0.124     6.718 r  spi_master_inst/spi_start_pulse_i_9/O
                         net (fo=1, routed)           0.000     6.718    spi_master_inst/spi_start_pulse_i_9_n_0
    SLICE_X2Y24          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533     7.251 f  spi_master_inst/spi_start_pulse_reg_i_2/CO[3]
                         net (fo=28, routed)          1.661     8.912    spi_master_inst_n_3
    SLICE_X1Y21          LUT2 (Prop_lut2_I1_O)        0.124     9.036 r  counter[0]_i_7/O
                         net (fo=1, routed)           0.000     9.036    counter[0]_i_7_n_0
    SLICE_X1Y21          CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532     9.568 r  counter_reg[0]_i_2/CO[3]
                         net (fo=1, routed)           0.000     9.568    counter_reg[0]_i_2_n_0
    SLICE_X1Y22          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.682 r  counter_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000     9.682    counter_reg[4]_i_1_n_0
    SLICE_X1Y23          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.796 r  counter_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.000     9.796    counter_reg[8]_i_1_n_0
    SLICE_X1Y24          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.910 r  counter_reg[12]_i_1/CO[3]
                         net (fo=1, routed)           0.009     9.919    counter_reg[12]_i_1_n_0
    SLICE_X1Y25          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.033 r  counter_reg[16]_i_1/CO[3]
                         net (fo=1, routed)           0.000    10.033    counter_reg[16]_i_1_n_0
    SLICE_X1Y26          CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    10.367 r  counter_reg[20]_i_1/O[1]
                         net (fo=1, routed)           0.000    10.367    counter_reg[20]_i_1_n_6
    SLICE_X1Y26          FDRE                                         r  counter_reg[21]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  Clock100MHz (IN)
                         net (fo=0)                   0.000    10.000    Clock100MHz
    E3                   IBUF (Prop_ibuf_I_O)         1.418    11.418 r  Clock100MHz_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.280    Clock100MHz_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.371 r  Clock100MHz_IBUF_BUFG_inst/O
                         net (fo=110, routed)         1.507    14.879    Clock100MHz_IBUF_BUFG
    SLICE_X1Y26          FDRE                                         r  counter_reg[21]/C
                         clock pessimism              0.273    15.152    
                         clock uncertainty           -0.035    15.116    
    SLICE_X1Y26          FDRE (Setup_fdre_C_D)        0.062    15.178    counter_reg[21]
  -------------------------------------------------------------------
                         required time                         15.178    
                         arrival time                         -10.367    
  -------------------------------------------------------------------
                         slack                                  4.811    

Slack (MET) :             4.832ns  (required time - arrival time)
  Source:                 counter_reg[18]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            counter_reg[23]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        5.174ns  (logic 2.538ns (49.051%)  route 2.636ns (50.949%))
  Logic Levels:           9  (CARRY4=7 LUT2=2)
  Clock Path Skew:        -0.020ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.879ns = ( 14.879 - 10.000 ) 
    Source Clock Delay      (SCD):    5.172ns
    Clock Pessimism Removal (CPR):    0.273ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  Clock100MHz (IN)
                         net (fo=0)                   0.000     0.000    Clock100MHz
    E3                   IBUF (Prop_ibuf_I_O)         1.489     1.489 r  Clock100MHz_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.455    Clock100MHz_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.551 r  Clock100MHz_IBUF_BUFG_inst/O
                         net (fo=110, routed)         1.620     5.172    Clock100MHz_IBUF_BUFG
    SLICE_X1Y25          FDRE                                         r  counter_reg[18]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y25          FDRE (Prop_fdre_C_Q)         0.456     5.628 f  counter_reg[18]/Q
                         net (fo=3, routed)           0.967     6.594    spi_master_inst/counter_reg[18]
    SLICE_X2Y24          LUT2 (Prop_lut2_I1_O)        0.124     6.718 r  spi_master_inst/spi_start_pulse_i_9/O
                         net (fo=1, routed)           0.000     6.718    spi_master_inst/spi_start_pulse_i_9_n_0
    SLICE_X2Y24          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533     7.251 f  spi_master_inst/spi_start_pulse_reg_i_2/CO[3]
                         net (fo=28, routed)          1.661     8.912    spi_master_inst_n_3
    SLICE_X1Y21          LUT2 (Prop_lut2_I1_O)        0.124     9.036 r  counter[0]_i_7/O
                         net (fo=1, routed)           0.000     9.036    counter[0]_i_7_n_0
    SLICE_X1Y21          CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532     9.568 r  counter_reg[0]_i_2/CO[3]
                         net (fo=1, routed)           0.000     9.568    counter_reg[0]_i_2_n_0
    SLICE_X1Y22          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.682 r  counter_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000     9.682    counter_reg[4]_i_1_n_0
    SLICE_X1Y23          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.796 r  counter_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.000     9.796    counter_reg[8]_i_1_n_0
    SLICE_X1Y24          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.910 r  counter_reg[12]_i_1/CO[3]
                         net (fo=1, routed)           0.009     9.919    counter_reg[12]_i_1_n_0
    SLICE_X1Y25          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.033 r  counter_reg[16]_i_1/CO[3]
                         net (fo=1, routed)           0.000    10.033    counter_reg[16]_i_1_n_0
    SLICE_X1Y26          CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313    10.346 r  counter_reg[20]_i_1/O[3]
                         net (fo=1, routed)           0.000    10.346    counter_reg[20]_i_1_n_4
    SLICE_X1Y26          FDRE                                         r  counter_reg[23]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  Clock100MHz (IN)
                         net (fo=0)                   0.000    10.000    Clock100MHz
    E3                   IBUF (Prop_ibuf_I_O)         1.418    11.418 r  Clock100MHz_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.280    Clock100MHz_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.371 r  Clock100MHz_IBUF_BUFG_inst/O
                         net (fo=110, routed)         1.507    14.879    Clock100MHz_IBUF_BUFG
    SLICE_X1Y26          FDRE                                         r  counter_reg[23]/C
                         clock pessimism              0.273    15.152    
                         clock uncertainty           -0.035    15.116    
    SLICE_X1Y26          FDRE (Setup_fdre_C_D)        0.062    15.178    counter_reg[23]
  -------------------------------------------------------------------
                         required time                         15.178    
                         arrival time                         -10.346    
  -------------------------------------------------------------------
                         slack                                  4.832    

Slack (MET) :             4.867ns  (required time - arrival time)
  Source:                 spi_master_inst/bit_count_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            spi_master_inst/miso_buffer_reg[10]/CE
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.851ns  (logic 0.890ns (18.347%)  route 3.961ns (81.653%))
  Logic Levels:           3  (LUT3=1 LUT5=2)
  Clock Path Skew:        -0.042ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.810ns = ( 14.810 - 10.000 ) 
    Source Clock Delay      (SCD):    5.111ns
    Clock Pessimism Removal (CPR):    0.259ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  Clock100MHz (IN)
                         net (fo=0)                   0.000     0.000    Clock100MHz
    E3                   IBUF (Prop_ibuf_I_O)         1.489     1.489 r  Clock100MHz_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.455    Clock100MHz_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.551 r  Clock100MHz_IBUF_BUFG_inst/O
                         net (fo=110, routed)         1.559     5.111    spi_master_inst/Clock100MHz_IBUF_BUFG
    SLICE_X12Y19         FDRE                                         r  spi_master_inst/bit_count_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X12Y19         FDRE (Prop_fdre_C_Q)         0.518     5.629 f  spi_master_inst/bit_count_reg[2]/Q
                         net (fo=21, routed)          1.276     6.905    spi_master_inst/bit_count_reg[2]
    SLICE_X8Y19          LUT3 (Prop_lut3_I2_O)        0.124     7.029 r  spi_master_inst/FSM_onehot_next_state[0]_i_1/O
                         net (fo=2, routed)           0.683     7.712    spi_master_inst/FSM_onehot_next_state[0]_i_1_n_0
    SLICE_X8Y19          LUT5 (Prop_lut5_I4_O)        0.124     7.836 r  spi_master_inst/bit_count[3]_i_1/O
                         net (fo=16, routed)          1.421     9.257    spi_master_inst/bit_count
    SLICE_X12Y22         LUT5 (Prop_lut5_I2_O)        0.124     9.381 r  spi_master_inst/miso_buffer[10]_i_1/O
                         net (fo=1, routed)           0.581     9.962    spi_master_inst/miso_buffer[10]
    SLICE_X9Y26          FDRE                                         r  spi_master_inst/miso_buffer_reg[10]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  Clock100MHz (IN)
                         net (fo=0)                   0.000    10.000    Clock100MHz
    E3                   IBUF (Prop_ibuf_I_O)         1.418    11.418 r  Clock100MHz_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.280    Clock100MHz_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.371 r  Clock100MHz_IBUF_BUFG_inst/O
                         net (fo=110, routed)         1.438    14.810    spi_master_inst/Clock100MHz_IBUF_BUFG
    SLICE_X9Y26          FDRE                                         r  spi_master_inst/miso_buffer_reg[10]/C
                         clock pessimism              0.259    15.069    
                         clock uncertainty           -0.035    15.033    
    SLICE_X9Y26          FDRE (Setup_fdre_C_CE)      -0.205    14.828    spi_master_inst/miso_buffer_reg[10]
  -------------------------------------------------------------------
                         required time                         14.828    
                         arrival time                          -9.962    
  -------------------------------------------------------------------
                         slack                                  4.867    

Slack (MET) :             4.904ns  (required time - arrival time)
  Source:                 spi_master_inst/bit_count_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            spi_master_inst/miso_buffer_reg[8]/CE
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.591ns  (logic 0.916ns (19.954%)  route 3.675ns (80.046%))
  Logic Levels:           3  (LUT3=1 LUT5=2)
  Clock Path Skew:        -0.041ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.811ns = ( 14.811 - 10.000 ) 
    Source Clock Delay      (SCD):    5.111ns
    Clock Pessimism Removal (CPR):    0.259ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  Clock100MHz (IN)
                         net (fo=0)                   0.000     0.000    Clock100MHz
    E3                   IBUF (Prop_ibuf_I_O)         1.489     1.489 r  Clock100MHz_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.455    Clock100MHz_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.551 r  Clock100MHz_IBUF_BUFG_inst/O
                         net (fo=110, routed)         1.559     5.111    spi_master_inst/Clock100MHz_IBUF_BUFG
    SLICE_X12Y19         FDRE                                         r  spi_master_inst/bit_count_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X12Y19         FDRE (Prop_fdre_C_Q)         0.518     5.629 f  spi_master_inst/bit_count_reg[2]/Q
                         net (fo=21, routed)          1.276     6.905    spi_master_inst/bit_count_reg[2]
    SLICE_X8Y19          LUT3 (Prop_lut3_I2_O)        0.124     7.029 r  spi_master_inst/FSM_onehot_next_state[0]_i_1/O
                         net (fo=2, routed)           0.683     7.712    spi_master_inst/FSM_onehot_next_state[0]_i_1_n_0
    SLICE_X8Y19          LUT5 (Prop_lut5_I4_O)        0.124     7.836 r  spi_master_inst/bit_count[3]_i_1/O
                         net (fo=16, routed)          1.229     9.064    spi_master_inst/bit_count
    SLICE_X12Y22         LUT5 (Prop_lut5_I2_O)        0.150     9.214 r  spi_master_inst/miso_buffer[8]_i_1/O
                         net (fo=1, routed)           0.487     9.701    spi_master_inst/miso_buffer[8]
    SLICE_X11Y23         FDRE                                         r  spi_master_inst/miso_buffer_reg[8]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  Clock100MHz (IN)
                         net (fo=0)                   0.000    10.000    Clock100MHz
    E3                   IBUF (Prop_ibuf_I_O)         1.418    11.418 r  Clock100MHz_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.280    Clock100MHz_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.371 r  Clock100MHz_IBUF_BUFG_inst/O
                         net (fo=110, routed)         1.439    14.811    spi_master_inst/Clock100MHz_IBUF_BUFG
    SLICE_X11Y23         FDRE                                         r  spi_master_inst/miso_buffer_reg[8]/C
                         clock pessimism              0.259    15.070    
                         clock uncertainty           -0.035    15.034    
    SLICE_X11Y23         FDRE (Setup_fdre_C_CE)      -0.429    14.605    spi_master_inst/miso_buffer_reg[8]
  -------------------------------------------------------------------
                         required time                         14.605    
                         arrival time                          -9.701    
  -------------------------------------------------------------------
                         slack                                  4.904    

Slack (MET) :             4.906ns  (required time - arrival time)
  Source:                 counter_reg[18]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            counter_reg[22]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        5.100ns  (logic 2.464ns (48.312%)  route 2.636ns (51.688%))
  Logic Levels:           9  (CARRY4=7 LUT2=2)
  Clock Path Skew:        -0.020ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.879ns = ( 14.879 - 10.000 ) 
    Source Clock Delay      (SCD):    5.172ns
    Clock Pessimism Removal (CPR):    0.273ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  Clock100MHz (IN)
                         net (fo=0)                   0.000     0.000    Clock100MHz
    E3                   IBUF (Prop_ibuf_I_O)         1.489     1.489 r  Clock100MHz_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.455    Clock100MHz_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.551 r  Clock100MHz_IBUF_BUFG_inst/O
                         net (fo=110, routed)         1.620     5.172    Clock100MHz_IBUF_BUFG
    SLICE_X1Y25          FDRE                                         r  counter_reg[18]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y25          FDRE (Prop_fdre_C_Q)         0.456     5.628 f  counter_reg[18]/Q
                         net (fo=3, routed)           0.967     6.594    spi_master_inst/counter_reg[18]
    SLICE_X2Y24          LUT2 (Prop_lut2_I1_O)        0.124     6.718 r  spi_master_inst/spi_start_pulse_i_9/O
                         net (fo=1, routed)           0.000     6.718    spi_master_inst/spi_start_pulse_i_9_n_0
    SLICE_X2Y24          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533     7.251 f  spi_master_inst/spi_start_pulse_reg_i_2/CO[3]
                         net (fo=28, routed)          1.661     8.912    spi_master_inst_n_3
    SLICE_X1Y21          LUT2 (Prop_lut2_I1_O)        0.124     9.036 r  counter[0]_i_7/O
                         net (fo=1, routed)           0.000     9.036    counter[0]_i_7_n_0
    SLICE_X1Y21          CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532     9.568 r  counter_reg[0]_i_2/CO[3]
                         net (fo=1, routed)           0.000     9.568    counter_reg[0]_i_2_n_0
    SLICE_X1Y22          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.682 r  counter_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000     9.682    counter_reg[4]_i_1_n_0
    SLICE_X1Y23          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.796 r  counter_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.000     9.796    counter_reg[8]_i_1_n_0
    SLICE_X1Y24          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.910 r  counter_reg[12]_i_1/CO[3]
                         net (fo=1, routed)           0.009     9.919    counter_reg[12]_i_1_n_0
    SLICE_X1Y25          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.033 r  counter_reg[16]_i_1/CO[3]
                         net (fo=1, routed)           0.000    10.033    counter_reg[16]_i_1_n_0
    SLICE_X1Y26          CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239    10.272 r  counter_reg[20]_i_1/O[2]
                         net (fo=1, routed)           0.000    10.272    counter_reg[20]_i_1_n_5
    SLICE_X1Y26          FDRE                                         r  counter_reg[22]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  Clock100MHz (IN)
                         net (fo=0)                   0.000    10.000    Clock100MHz
    E3                   IBUF (Prop_ibuf_I_O)         1.418    11.418 r  Clock100MHz_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.280    Clock100MHz_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.371 r  Clock100MHz_IBUF_BUFG_inst/O
                         net (fo=110, routed)         1.507    14.879    Clock100MHz_IBUF_BUFG
    SLICE_X1Y26          FDRE                                         r  counter_reg[22]/C
                         clock pessimism              0.273    15.152    
                         clock uncertainty           -0.035    15.116    
    SLICE_X1Y26          FDRE (Setup_fdre_C_D)        0.062    15.178    counter_reg[22]
  -------------------------------------------------------------------
                         required time                         15.178    
                         arrival time                         -10.272    
  -------------------------------------------------------------------
                         slack                                  4.906    

Slack (MET) :             4.920ns  (required time - arrival time)
  Source:                 spi_master_inst/bit_count_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            spi_master_inst/miso_buffer_reg[6]/CE
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.593ns  (logic 0.919ns (20.010%)  route 3.674ns (79.990%))
  Logic Levels:           3  (LUT3=1 LUT5=2)
  Clock Path Skew:        -0.040ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.812ns = ( 14.812 - 10.000 ) 
    Source Clock Delay      (SCD):    5.111ns
    Clock Pessimism Removal (CPR):    0.259ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  Clock100MHz (IN)
                         net (fo=0)                   0.000     0.000    Clock100MHz
    E3                   IBUF (Prop_ibuf_I_O)         1.489     1.489 r  Clock100MHz_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.455    Clock100MHz_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.551 r  Clock100MHz_IBUF_BUFG_inst/O
                         net (fo=110, routed)         1.559     5.111    spi_master_inst/Clock100MHz_IBUF_BUFG
    SLICE_X12Y19         FDRE                                         r  spi_master_inst/bit_count_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X12Y19         FDRE (Prop_fdre_C_Q)         0.518     5.629 f  spi_master_inst/bit_count_reg[2]/Q
                         net (fo=21, routed)          1.276     6.905    spi_master_inst/bit_count_reg[2]
    SLICE_X8Y19          LUT3 (Prop_lut3_I2_O)        0.124     7.029 r  spi_master_inst/FSM_onehot_next_state[0]_i_1/O
                         net (fo=2, routed)           0.683     7.712    spi_master_inst/FSM_onehot_next_state[0]_i_1_n_0
    SLICE_X8Y19          LUT5 (Prop_lut5_I4_O)        0.124     7.836 r  spi_master_inst/bit_count[3]_i_1/O
                         net (fo=16, routed)          1.229     9.064    spi_master_inst/bit_count
    SLICE_X12Y22         LUT5 (Prop_lut5_I2_O)        0.153     9.217 r  spi_master_inst/miso_buffer[6]_i_1/O
                         net (fo=1, routed)           0.486     9.704    spi_master_inst/miso_buffer[6]
    SLICE_X11Y22         FDRE                                         r  spi_master_inst/miso_buffer_reg[6]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  Clock100MHz (IN)
                         net (fo=0)                   0.000    10.000    Clock100MHz
    E3                   IBUF (Prop_ibuf_I_O)         1.418    11.418 r  Clock100MHz_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.280    Clock100MHz_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.371 r  Clock100MHz_IBUF_BUFG_inst/O
                         net (fo=110, routed)         1.440    14.812    spi_master_inst/Clock100MHz_IBUF_BUFG
    SLICE_X11Y22         FDRE                                         r  spi_master_inst/miso_buffer_reg[6]/C
                         clock pessimism              0.259    15.071    
                         clock uncertainty           -0.035    15.035    
    SLICE_X11Y22         FDRE (Setup_fdre_C_CE)      -0.412    14.623    spi_master_inst/miso_buffer_reg[6]
  -------------------------------------------------------------------
                         required time                         14.623    
                         arrival time                          -9.704    
  -------------------------------------------------------------------
                         slack                                  4.920    

Slack (MET) :             4.922ns  (required time - arrival time)
  Source:                 counter_reg[18]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            counter_reg[20]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        5.084ns  (logic 2.448ns (48.149%)  route 2.636ns (51.850%))
  Logic Levels:           9  (CARRY4=7 LUT2=2)
  Clock Path Skew:        -0.020ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.879ns = ( 14.879 - 10.000 ) 
    Source Clock Delay      (SCD):    5.172ns
    Clock Pessimism Removal (CPR):    0.273ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  Clock100MHz (IN)
                         net (fo=0)                   0.000     0.000    Clock100MHz
    E3                   IBUF (Prop_ibuf_I_O)         1.489     1.489 r  Clock100MHz_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.455    Clock100MHz_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.551 r  Clock100MHz_IBUF_BUFG_inst/O
                         net (fo=110, routed)         1.620     5.172    Clock100MHz_IBUF_BUFG
    SLICE_X1Y25          FDRE                                         r  counter_reg[18]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y25          FDRE (Prop_fdre_C_Q)         0.456     5.628 f  counter_reg[18]/Q
                         net (fo=3, routed)           0.967     6.594    spi_master_inst/counter_reg[18]
    SLICE_X2Y24          LUT2 (Prop_lut2_I1_O)        0.124     6.718 r  spi_master_inst/spi_start_pulse_i_9/O
                         net (fo=1, routed)           0.000     6.718    spi_master_inst/spi_start_pulse_i_9_n_0
    SLICE_X2Y24          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533     7.251 f  spi_master_inst/spi_start_pulse_reg_i_2/CO[3]
                         net (fo=28, routed)          1.661     8.912    spi_master_inst_n_3
    SLICE_X1Y21          LUT2 (Prop_lut2_I1_O)        0.124     9.036 r  counter[0]_i_7/O
                         net (fo=1, routed)           0.000     9.036    counter[0]_i_7_n_0
    SLICE_X1Y21          CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532     9.568 r  counter_reg[0]_i_2/CO[3]
                         net (fo=1, routed)           0.000     9.568    counter_reg[0]_i_2_n_0
    SLICE_X1Y22          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.682 r  counter_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000     9.682    counter_reg[4]_i_1_n_0
    SLICE_X1Y23          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.796 r  counter_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.000     9.796    counter_reg[8]_i_1_n_0
    SLICE_X1Y24          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.910 r  counter_reg[12]_i_1/CO[3]
                         net (fo=1, routed)           0.009     9.919    counter_reg[12]_i_1_n_0
    SLICE_X1Y25          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.033 r  counter_reg[16]_i_1/CO[3]
                         net (fo=1, routed)           0.000    10.033    counter_reg[16]_i_1_n_0
    SLICE_X1Y26          CARRY4 (Prop_carry4_CI_O[0])
                                                      0.223    10.256 r  counter_reg[20]_i_1/O[0]
                         net (fo=1, routed)           0.000    10.256    counter_reg[20]_i_1_n_7
    SLICE_X1Y26          FDRE                                         r  counter_reg[20]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  Clock100MHz (IN)
                         net (fo=0)                   0.000    10.000    Clock100MHz
    E3                   IBUF (Prop_ibuf_I_O)         1.418    11.418 r  Clock100MHz_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.280    Clock100MHz_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.371 r  Clock100MHz_IBUF_BUFG_inst/O
                         net (fo=110, routed)         1.507    14.879    Clock100MHz_IBUF_BUFG
    SLICE_X1Y26          FDRE                                         r  counter_reg[20]/C
                         clock pessimism              0.273    15.152    
                         clock uncertainty           -0.035    15.116    
    SLICE_X1Y26          FDRE (Setup_fdre_C_D)        0.062    15.178    counter_reg[20]
  -------------------------------------------------------------------
                         required time                         15.178    
                         arrival time                         -10.256    
  -------------------------------------------------------------------
                         slack                                  4.922    

Slack (MET) :             4.923ns  (required time - arrival time)
  Source:                 spi_master_inst/bit_count_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            spi_master_inst/miso_buffer_reg[9]/CE
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.588ns  (logic 0.918ns (20.010%)  route 3.670ns (79.990%))
  Logic Levels:           3  (LUT3=1 LUT5=2)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.813ns = ( 14.813 - 10.000 ) 
    Source Clock Delay      (SCD):    5.111ns
    Clock Pessimism Removal (CPR):    0.273ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  Clock100MHz (IN)
                         net (fo=0)                   0.000     0.000    Clock100MHz
    E3                   IBUF (Prop_ibuf_I_O)         1.489     1.489 r  Clock100MHz_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.455    Clock100MHz_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.551 r  Clock100MHz_IBUF_BUFG_inst/O
                         net (fo=110, routed)         1.559     5.111    spi_master_inst/Clock100MHz_IBUF_BUFG
    SLICE_X12Y19         FDRE                                         r  spi_master_inst/bit_count_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X12Y19         FDRE (Prop_fdre_C_Q)         0.518     5.629 f  spi_master_inst/bit_count_reg[2]/Q
                         net (fo=21, routed)          1.276     6.905    spi_master_inst/bit_count_reg[2]
    SLICE_X8Y19          LUT3 (Prop_lut3_I2_O)        0.124     7.029 r  spi_master_inst/FSM_onehot_next_state[0]_i_1/O
                         net (fo=2, routed)           0.683     7.712    spi_master_inst/FSM_onehot_next_state[0]_i_1_n_0
    SLICE_X8Y19          LUT5 (Prop_lut5_I4_O)        0.124     7.836 r  spi_master_inst/bit_count[3]_i_1/O
                         net (fo=16, routed)          1.139     8.974    spi_master_inst/bit_count
    SLICE_X12Y21         LUT5 (Prop_lut5_I2_O)        0.152     9.126 r  spi_master_inst/miso_buffer[9]_i_1/O
                         net (fo=1, routed)           0.572     9.698    spi_master_inst/miso_buffer[9]
    SLICE_X13Y21         FDRE                                         r  spi_master_inst/miso_buffer_reg[9]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  Clock100MHz (IN)
                         net (fo=0)                   0.000    10.000    Clock100MHz
    E3                   IBUF (Prop_ibuf_I_O)         1.418    11.418 r  Clock100MHz_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.280    Clock100MHz_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.371 r  Clock100MHz_IBUF_BUFG_inst/O
                         net (fo=110, routed)         1.441    14.813    spi_master_inst/Clock100MHz_IBUF_BUFG
    SLICE_X13Y21         FDRE                                         r  spi_master_inst/miso_buffer_reg[9]/C
                         clock pessimism              0.273    15.086    
                         clock uncertainty           -0.035    15.050    
    SLICE_X13Y21         FDRE (Setup_fdre_C_CE)      -0.429    14.621    spi_master_inst/miso_buffer_reg[9]
  -------------------------------------------------------------------
                         required time                         14.621    
                         arrival time                          -9.698    
  -------------------------------------------------------------------
                         slack                                  4.923    

Slack (MET) :             4.945ns  (required time - arrival time)
  Source:                 counter_reg[18]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            counter_reg[17]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        5.081ns  (logic 2.445ns (48.119%)  route 2.636ns (51.881%))
  Logic Levels:           8  (CARRY4=6 LUT2=2)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.877ns = ( 14.877 - 10.000 ) 
    Source Clock Delay      (SCD):    5.172ns
    Clock Pessimism Removal (CPR):    0.295ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  Clock100MHz (IN)
                         net (fo=0)                   0.000     0.000    Clock100MHz
    E3                   IBUF (Prop_ibuf_I_O)         1.489     1.489 r  Clock100MHz_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.455    Clock100MHz_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.551 r  Clock100MHz_IBUF_BUFG_inst/O
                         net (fo=110, routed)         1.620     5.172    Clock100MHz_IBUF_BUFG
    SLICE_X1Y25          FDRE                                         r  counter_reg[18]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y25          FDRE (Prop_fdre_C_Q)         0.456     5.628 f  counter_reg[18]/Q
                         net (fo=3, routed)           0.967     6.594    spi_master_inst/counter_reg[18]
    SLICE_X2Y24          LUT2 (Prop_lut2_I1_O)        0.124     6.718 r  spi_master_inst/spi_start_pulse_i_9/O
                         net (fo=1, routed)           0.000     6.718    spi_master_inst/spi_start_pulse_i_9_n_0
    SLICE_X2Y24          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533     7.251 f  spi_master_inst/spi_start_pulse_reg_i_2/CO[3]
                         net (fo=28, routed)          1.661     8.912    spi_master_inst_n_3
    SLICE_X1Y21          LUT2 (Prop_lut2_I1_O)        0.124     9.036 r  counter[0]_i_7/O
                         net (fo=1, routed)           0.000     9.036    counter[0]_i_7_n_0
    SLICE_X1Y21          CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532     9.568 r  counter_reg[0]_i_2/CO[3]
                         net (fo=1, routed)           0.000     9.568    counter_reg[0]_i_2_n_0
    SLICE_X1Y22          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.682 r  counter_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000     9.682    counter_reg[4]_i_1_n_0
    SLICE_X1Y23          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.796 r  counter_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.000     9.796    counter_reg[8]_i_1_n_0
    SLICE_X1Y24          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.910 r  counter_reg[12]_i_1/CO[3]
                         net (fo=1, routed)           0.009     9.919    counter_reg[12]_i_1_n_0
    SLICE_X1Y25          CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    10.253 r  counter_reg[16]_i_1/O[1]
                         net (fo=1, routed)           0.000    10.253    counter_reg[16]_i_1_n_6
    SLICE_X1Y25          FDRE                                         r  counter_reg[17]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  Clock100MHz (IN)
                         net (fo=0)                   0.000    10.000    Clock100MHz
    E3                   IBUF (Prop_ibuf_I_O)         1.418    11.418 r  Clock100MHz_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.280    Clock100MHz_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.371 r  Clock100MHz_IBUF_BUFG_inst/O
                         net (fo=110, routed)         1.505    14.877    Clock100MHz_IBUF_BUFG
    SLICE_X1Y25          FDRE                                         r  counter_reg[17]/C
                         clock pessimism              0.295    15.172    
                         clock uncertainty           -0.035    15.136    
    SLICE_X1Y25          FDRE (Setup_fdre_C_D)        0.062    15.198    counter_reg[17]
  -------------------------------------------------------------------
                         required time                         15.198    
                         arrival time                         -10.253    
  -------------------------------------------------------------------
                         slack                                  4.945    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.157ns  (arrival time - required time)
  Source:                 lcd_clk_cnt_reg[26]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            lcd_reset_reg/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.262ns  (logic 0.186ns (70.996%)  route 0.076ns (29.004%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.992ns
    Source Clock Delay      (SCD):    1.478ns
    Clock Pessimism Removal (CPR):    0.501ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  Clock100MHz (IN)
                         net (fo=0)                   0.000     0.000    Clock100MHz
    E3                   IBUF (Prop_ibuf_I_O)         0.257     0.257 r  Clock100MHz_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.888    Clock100MHz_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.914 r  Clock100MHz_IBUF_BUFG_inst/O
                         net (fo=110, routed)         0.565     1.478    Clock100MHz_IBUF_BUFG
    SLICE_X32Y46         FDRE                                         r  lcd_clk_cnt_reg[26]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X32Y46         FDRE (Prop_fdre_C_Q)         0.141     1.619 r  lcd_clk_cnt_reg[26]/Q
                         net (fo=3, routed)           0.076     1.695    lcd_clk_cnt_reg[26]
    SLICE_X33Y46         LUT4 (Prop_lut4_I1_O)        0.045     1.740 r  lcd_reset_i_1/O
                         net (fo=1, routed)           0.000     1.740    lcd_reset_i_1_n_0
    SLICE_X33Y46         FDRE                                         r  lcd_reset_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  Clock100MHz (IN)
                         net (fo=0)                   0.000     0.000    Clock100MHz
    E3                   IBUF (Prop_ibuf_I_O)         0.445     0.445 r  Clock100MHz_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.129    Clock100MHz_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.158 r  Clock100MHz_IBUF_BUFG_inst/O
                         net (fo=110, routed)         0.834     1.992    Clock100MHz_IBUF_BUFG
    SLICE_X33Y46         FDRE                                         r  lcd_reset_reg/C
                         clock pessimism             -0.501     1.491    
    SLICE_X33Y46         FDRE (Hold_fdre_C_D)         0.092     1.583    lcd_reset_reg
  -------------------------------------------------------------------
                         required time                         -1.583    
                         arrival time                           1.740    
  -------------------------------------------------------------------
                         slack                                  0.157    

Slack (MET) :             0.160ns  (arrival time - required time)
  Source:                 spi_master_inst/clk_div_counter_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            spi_master_inst/clk_div_counter_reg[7]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.304ns  (logic 0.189ns (62.095%)  route 0.115ns (37.905%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.986ns
    Source Clock Delay      (SCD):    1.473ns
    Clock Pessimism Removal (CPR):    0.500ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  Clock100MHz (IN)
                         net (fo=0)                   0.000     0.000    Clock100MHz
    E3                   IBUF (Prop_ibuf_I_O)         0.257     0.257 r  Clock100MHz_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.888    Clock100MHz_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.914 r  Clock100MHz_IBUF_BUFG_inst/O
                         net (fo=110, routed)         0.560     1.473    spi_master_inst/Clock100MHz_IBUF_BUFG
    SLICE_X9Y19          FDRE                                         r  spi_master_inst/clk_div_counter_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y19          FDRE (Prop_fdre_C_Q)         0.141     1.614 r  spi_master_inst/clk_div_counter_reg[5]/Q
                         net (fo=6, routed)           0.115     1.730    spi_master_inst/clk_div_counter[5]
    SLICE_X8Y19          LUT4 (Prop_lut4_I2_O)        0.048     1.778 r  spi_master_inst/clk_div_counter[7]_i_2/O
                         net (fo=1, routed)           0.000     1.778    spi_master_inst/in9[7]
    SLICE_X8Y19          FDRE                                         r  spi_master_inst/clk_div_counter_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  Clock100MHz (IN)
                         net (fo=0)                   0.000     0.000    Clock100MHz
    E3                   IBUF (Prop_ibuf_I_O)         0.445     0.445 r  Clock100MHz_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.129    Clock100MHz_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.158 r  Clock100MHz_IBUF_BUFG_inst/O
                         net (fo=110, routed)         0.828     1.986    spi_master_inst/Clock100MHz_IBUF_BUFG
    SLICE_X8Y19          FDRE                                         r  spi_master_inst/clk_div_counter_reg[7]/C
                         clock pessimism             -0.500     1.486    
    SLICE_X8Y19          FDRE (Hold_fdre_C_D)         0.131     1.617    spi_master_inst/clk_div_counter_reg[7]
  -------------------------------------------------------------------
                         required time                         -1.617    
                         arrival time                           1.778    
  -------------------------------------------------------------------
                         slack                                  0.160    

Slack (MET) :             0.167ns  (arrival time - required time)
  Source:                 spi_master_inst/clk_div_counter_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            spi_master_inst/clk_div_counter_reg[6]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.301ns  (logic 0.186ns (61.717%)  route 0.115ns (38.283%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.986ns
    Source Clock Delay      (SCD):    1.473ns
    Clock Pessimism Removal (CPR):    0.500ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  Clock100MHz (IN)
                         net (fo=0)                   0.000     0.000    Clock100MHz
    E3                   IBUF (Prop_ibuf_I_O)         0.257     0.257 r  Clock100MHz_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.888    Clock100MHz_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.914 r  Clock100MHz_IBUF_BUFG_inst/O
                         net (fo=110, routed)         0.560     1.473    spi_master_inst/Clock100MHz_IBUF_BUFG
    SLICE_X9Y19          FDRE                                         r  spi_master_inst/clk_div_counter_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y19          FDRE (Prop_fdre_C_Q)         0.141     1.614 r  spi_master_inst/clk_div_counter_reg[5]/Q
                         net (fo=6, routed)           0.115     1.730    spi_master_inst/clk_div_counter[5]
    SLICE_X8Y19          LUT3 (Prop_lut3_I0_O)        0.045     1.775 r  spi_master_inst/clk_div_counter[6]_i_1/O
                         net (fo=1, routed)           0.000     1.775    spi_master_inst/in9[6]
    SLICE_X8Y19          FDRE                                         r  spi_master_inst/clk_div_counter_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  Clock100MHz (IN)
                         net (fo=0)                   0.000     0.000    Clock100MHz
    E3                   IBUF (Prop_ibuf_I_O)         0.445     0.445 r  Clock100MHz_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.129    Clock100MHz_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.158 r  Clock100MHz_IBUF_BUFG_inst/O
                         net (fo=110, routed)         0.828     1.986    spi_master_inst/Clock100MHz_IBUF_BUFG
    SLICE_X8Y19          FDRE                                         r  spi_master_inst/clk_div_counter_reg[6]/C
                         clock pessimism             -0.500     1.486    
    SLICE_X8Y19          FDRE (Hold_fdre_C_D)         0.121     1.607    spi_master_inst/clk_div_counter_reg[6]
  -------------------------------------------------------------------
                         required time                         -1.607    
                         arrival time                           1.775    
  -------------------------------------------------------------------
                         slack                                  0.167    

Slack (MET) :             0.198ns  (arrival time - required time)
  Source:                 spi_master_inst/FSM_onehot_next_state_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            spi_master_inst/FSM_onehot_current_state_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.247ns  (logic 0.128ns (51.811%)  route 0.119ns (48.189%))
  Logic Levels:           0  
  Clock Path Skew:        0.037ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.016ns
    Source Clock Delay      (SCD):    1.500ns
    Clock Pessimism Removal (CPR):    0.479ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  Clock100MHz (IN)
                         net (fo=0)                   0.000     0.000    Clock100MHz
    E3                   IBUF (Prop_ibuf_I_O)         0.257     0.257 r  Clock100MHz_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.888    Clock100MHz_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.914 r  Clock100MHz_IBUF_BUFG_inst/O
                         net (fo=110, routed)         0.587     1.500    spi_master_inst/Clock100MHz_IBUF_BUFG
    SLICE_X4Y19          FDRE                                         r  spi_master_inst/FSM_onehot_next_state_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y19          FDRE (Prop_fdre_C_Q)         0.128     1.628 r  spi_master_inst/FSM_onehot_next_state_reg[3]/Q
                         net (fo=1, routed)           0.119     1.747    spi_master_inst/FSM_onehot_next_state_reg_n_0_[3]
    SLICE_X3Y19          FDRE                                         r  spi_master_inst/FSM_onehot_current_state_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  Clock100MHz (IN)
                         net (fo=0)                   0.000     0.000    Clock100MHz
    E3                   IBUF (Prop_ibuf_I_O)         0.445     0.445 r  Clock100MHz_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.129    Clock100MHz_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.158 r  Clock100MHz_IBUF_BUFG_inst/O
                         net (fo=110, routed)         0.858     2.016    spi_master_inst/Clock100MHz_IBUF_BUFG
    SLICE_X3Y19          FDRE                                         r  spi_master_inst/FSM_onehot_current_state_reg[3]/C
                         clock pessimism             -0.479     1.537    
    SLICE_X3Y19          FDRE (Hold_fdre_C_D)         0.012     1.549    spi_master_inst/FSM_onehot_current_state_reg[3]
  -------------------------------------------------------------------
                         required time                         -1.549    
                         arrival time                           1.747    
  -------------------------------------------------------------------
                         slack                                  0.198    

Slack (MET) :             0.207ns  (arrival time - required time)
  Source:                 spi_master_inst/FSM_onehot_next_state_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            spi_master_inst/FSM_onehot_current_state_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.314ns  (logic 0.141ns (44.960%)  route 0.173ns (55.040%))
  Logic Levels:           0  
  Clock Path Skew:        0.037ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.016ns
    Source Clock Delay      (SCD):    1.500ns
    Clock Pessimism Removal (CPR):    0.479ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  Clock100MHz (IN)
                         net (fo=0)                   0.000     0.000    Clock100MHz
    E3                   IBUF (Prop_ibuf_I_O)         0.257     0.257 r  Clock100MHz_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.888    Clock100MHz_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.914 r  Clock100MHz_IBUF_BUFG_inst/O
                         net (fo=110, routed)         0.587     1.500    spi_master_inst/Clock100MHz_IBUF_BUFG
    SLICE_X4Y19          FDRE                                         r  spi_master_inst/FSM_onehot_next_state_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y19          FDRE (Prop_fdre_C_Q)         0.141     1.641 r  spi_master_inst/FSM_onehot_next_state_reg[2]/Q
                         net (fo=1, routed)           0.173     1.814    spi_master_inst/FSM_onehot_next_state_reg_n_0_[2]
    SLICE_X3Y19          FDRE                                         r  spi_master_inst/FSM_onehot_current_state_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  Clock100MHz (IN)
                         net (fo=0)                   0.000     0.000    Clock100MHz
    E3                   IBUF (Prop_ibuf_I_O)         0.445     0.445 r  Clock100MHz_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.129    Clock100MHz_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.158 r  Clock100MHz_IBUF_BUFG_inst/O
                         net (fo=110, routed)         0.858     2.016    spi_master_inst/Clock100MHz_IBUF_BUFG
    SLICE_X3Y19          FDRE                                         r  spi_master_inst/FSM_onehot_current_state_reg[2]/C
                         clock pessimism             -0.479     1.537    
    SLICE_X3Y19          FDRE (Hold_fdre_C_D)         0.070     1.607    spi_master_inst/FSM_onehot_current_state_reg[2]
  -------------------------------------------------------------------
                         required time                         -1.607    
                         arrival time                           1.814    
  -------------------------------------------------------------------
                         slack                                  0.207    

Slack (MET) :             0.220ns  (arrival time - required time)
  Source:                 current_state_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            next_state_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.324ns  (logic 0.209ns (64.423%)  route 0.115ns (35.576%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.011ns
    Source Clock Delay      (SCD):    1.498ns
    Clock Pessimism Removal (CPR):    0.500ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  Clock100MHz (IN)
                         net (fo=0)                   0.000     0.000    Clock100MHz
    E3                   IBUF (Prop_ibuf_I_O)         0.257     0.257 r  Clock100MHz_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.888    Clock100MHz_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.914 r  Clock100MHz_IBUF_BUFG_inst/O
                         net (fo=110, routed)         0.585     1.498    Clock100MHz_IBUF_BUFG
    SLICE_X2Y23          FDRE                                         r  current_state_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y23          FDRE (Prop_fdre_C_Q)         0.164     1.662 r  current_state_reg[0]/Q
                         net (fo=4, routed)           0.115     1.778    spi_master_inst/Q[0]
    SLICE_X3Y23          LUT5 (Prop_lut5_I2_O)        0.045     1.823 r  spi_master_inst/next_state[0]_i_1/O
                         net (fo=1, routed)           0.000     1.823    spi_master_inst_n_4
    SLICE_X3Y23          FDRE                                         r  next_state_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  Clock100MHz (IN)
                         net (fo=0)                   0.000     0.000    Clock100MHz
    E3                   IBUF (Prop_ibuf_I_O)         0.445     0.445 r  Clock100MHz_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.129    Clock100MHz_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.158 r  Clock100MHz_IBUF_BUFG_inst/O
                         net (fo=110, routed)         0.853     2.011    Clock100MHz_IBUF_BUFG
    SLICE_X3Y23          FDRE                                         r  next_state_reg[0]/C
                         clock pessimism             -0.500     1.511    
    SLICE_X3Y23          FDRE (Hold_fdre_C_D)         0.091     1.602    next_state_reg[0]
  -------------------------------------------------------------------
                         required time                         -1.602    
                         arrival time                           1.823    
  -------------------------------------------------------------------
                         slack                                  0.220    

Slack (MET) :             0.220ns  (arrival time - required time)
  Source:                 current_state_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            next_state_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.325ns  (logic 0.209ns (64.226%)  route 0.116ns (35.774%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.011ns
    Source Clock Delay      (SCD):    1.498ns
    Clock Pessimism Removal (CPR):    0.500ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  Clock100MHz (IN)
                         net (fo=0)                   0.000     0.000    Clock100MHz
    E3                   IBUF (Prop_ibuf_I_O)         0.257     0.257 r  Clock100MHz_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.888    Clock100MHz_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.914 r  Clock100MHz_IBUF_BUFG_inst/O
                         net (fo=110, routed)         0.585     1.498    Clock100MHz_IBUF_BUFG
    SLICE_X2Y23          FDRE                                         r  current_state_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y23          FDRE (Prop_fdre_C_Q)         0.164     1.662 f  current_state_reg[0]/Q
                         net (fo=4, routed)           0.116     1.779    spi_master_inst/Q[0]
    SLICE_X3Y23          LUT5 (Prop_lut5_I2_O)        0.045     1.824 r  spi_master_inst/next_state[1]_i_1/O
                         net (fo=1, routed)           0.000     1.824    spi_master_inst_n_2
    SLICE_X3Y23          FDRE                                         r  next_state_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  Clock100MHz (IN)
                         net (fo=0)                   0.000     0.000    Clock100MHz
    E3                   IBUF (Prop_ibuf_I_O)         0.445     0.445 r  Clock100MHz_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.129    Clock100MHz_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.158 r  Clock100MHz_IBUF_BUFG_inst/O
                         net (fo=110, routed)         0.853     2.011    Clock100MHz_IBUF_BUFG
    SLICE_X3Y23          FDRE                                         r  next_state_reg[1]/C
                         clock pessimism             -0.500     1.511    
    SLICE_X3Y23          FDRE (Hold_fdre_C_D)         0.092     1.603    next_state_reg[1]
  -------------------------------------------------------------------
                         required time                         -1.603    
                         arrival time                           1.824    
  -------------------------------------------------------------------
                         slack                                  0.220    

Slack (MET) :             0.244ns  (arrival time - required time)
  Source:                 spi_master_inst/clk_div_counter_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            spi_master_inst/clk_div_counter_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.378ns  (logic 0.186ns (49.144%)  route 0.192ns (50.856%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.984ns
    Source Clock Delay      (SCD):    1.472ns
    Clock Pessimism Removal (CPR):    0.499ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  Clock100MHz (IN)
                         net (fo=0)                   0.000     0.000    Clock100MHz
    E3                   IBUF (Prop_ibuf_I_O)         0.257     0.257 r  Clock100MHz_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.888    Clock100MHz_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.914 r  Clock100MHz_IBUF_BUFG_inst/O
                         net (fo=110, routed)         0.559     1.472    spi_master_inst/Clock100MHz_IBUF_BUFG
    SLICE_X9Y20          FDRE                                         r  spi_master_inst/clk_div_counter_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y20          FDRE (Prop_fdre_C_Q)         0.141     1.613 r  spi_master_inst/clk_div_counter_reg[0]/Q
                         net (fo=9, routed)           0.192     1.806    spi_master_inst/clk_div_counter[0]
    SLICE_X8Y21          LUT5 (Prop_lut5_I1_O)        0.045     1.851 r  spi_master_inst/clk_div_counter[3]_i_1/O
                         net (fo=1, routed)           0.000     1.851    spi_master_inst/clk_div_counter_0[3]
    SLICE_X8Y21          FDRE                                         r  spi_master_inst/clk_div_counter_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  Clock100MHz (IN)
                         net (fo=0)                   0.000     0.000    Clock100MHz
    E3                   IBUF (Prop_ibuf_I_O)         0.445     0.445 r  Clock100MHz_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.129    Clock100MHz_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.158 r  Clock100MHz_IBUF_BUFG_inst/O
                         net (fo=110, routed)         0.826     1.984    spi_master_inst/Clock100MHz_IBUF_BUFG
    SLICE_X8Y21          FDRE                                         r  spi_master_inst/clk_div_counter_reg[3]/C
                         clock pessimism             -0.499     1.485    
    SLICE_X8Y21          FDRE (Hold_fdre_C_D)         0.121     1.606    spi_master_inst/clk_div_counter_reg[3]
  -------------------------------------------------------------------
                         required time                         -1.606    
                         arrival time                           1.851    
  -------------------------------------------------------------------
                         slack                                  0.244    

Slack (MET) :             0.245ns  (arrival time - required time)
  Source:                 spi_master_inst/bit_count_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            spi_master_inst/bit_count_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.376ns  (logic 0.212ns (56.456%)  route 0.164ns (43.544%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.986ns
    Source Clock Delay      (SCD):    1.473ns
    Clock Pessimism Removal (CPR):    0.513ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  Clock100MHz (IN)
                         net (fo=0)                   0.000     0.000    Clock100MHz
    E3                   IBUF (Prop_ibuf_I_O)         0.257     0.257 r  Clock100MHz_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.888    Clock100MHz_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.914 r  Clock100MHz_IBUF_BUFG_inst/O
                         net (fo=110, routed)         0.560     1.473    spi_master_inst/Clock100MHz_IBUF_BUFG
    SLICE_X12Y19         FDRE                                         r  spi_master_inst/bit_count_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X12Y19         FDRE (Prop_fdre_C_Q)         0.164     1.637 r  spi_master_inst/bit_count_reg[2]/Q
                         net (fo=21, routed)          0.164     1.801    spi_master_inst/bit_count_reg[2]
    SLICE_X12Y19         LUT4 (Prop_lut4_I2_O)        0.048     1.849 r  spi_master_inst/bit_count[3]_i_2/O
                         net (fo=1, routed)           0.000     1.849    spi_master_inst/p_0_in[3]
    SLICE_X12Y19         FDRE                                         r  spi_master_inst/bit_count_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  Clock100MHz (IN)
                         net (fo=0)                   0.000     0.000    Clock100MHz
    E3                   IBUF (Prop_ibuf_I_O)         0.445     0.445 r  Clock100MHz_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.129    Clock100MHz_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.158 r  Clock100MHz_IBUF_BUFG_inst/O
                         net (fo=110, routed)         0.828     1.986    spi_master_inst/Clock100MHz_IBUF_BUFG
    SLICE_X12Y19         FDRE                                         r  spi_master_inst/bit_count_reg[3]/C
                         clock pessimism             -0.513     1.473    
    SLICE_X12Y19         FDRE (Hold_fdre_C_D)         0.131     1.604    spi_master_inst/bit_count_reg[3]
  -------------------------------------------------------------------
                         required time                         -1.604    
                         arrival time                           1.849    
  -------------------------------------------------------------------
                         slack                                  0.245    

Slack (MET) :             0.247ns  (arrival time - required time)
  Source:                 spi_master_inst/clk_div_counter_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            spi_master_inst/clk_div_counter_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.381ns  (logic 0.186ns (48.836%)  route 0.195ns (51.164%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.984ns
    Source Clock Delay      (SCD):    1.472ns
    Clock Pessimism Removal (CPR):    0.499ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  Clock100MHz (IN)
                         net (fo=0)                   0.000     0.000    Clock100MHz
    E3                   IBUF (Prop_ibuf_I_O)         0.257     0.257 r  Clock100MHz_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.888    Clock100MHz_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.914 r  Clock100MHz_IBUF_BUFG_inst/O
                         net (fo=110, routed)         0.559     1.472    spi_master_inst/Clock100MHz_IBUF_BUFG
    SLICE_X9Y20          FDRE                                         r  spi_master_inst/clk_div_counter_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y20          FDRE (Prop_fdre_C_Q)         0.141     1.613 r  spi_master_inst/clk_div_counter_reg[0]/Q
                         net (fo=9, routed)           0.195     1.808    spi_master_inst/clk_div_counter[0]
    SLICE_X8Y21          LUT6 (Prop_lut6_I4_O)        0.045     1.853 r  spi_master_inst/clk_div_counter[1]_i_1/O
                         net (fo=1, routed)           0.000     1.853    spi_master_inst/clk_div_counter_0[1]
    SLICE_X8Y21          FDRE                                         r  spi_master_inst/clk_div_counter_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  Clock100MHz (IN)
                         net (fo=0)                   0.000     0.000    Clock100MHz
    E3                   IBUF (Prop_ibuf_I_O)         0.445     0.445 r  Clock100MHz_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.129    Clock100MHz_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.158 r  Clock100MHz_IBUF_BUFG_inst/O
                         net (fo=110, routed)         0.826     1.984    spi_master_inst/Clock100MHz_IBUF_BUFG
    SLICE_X8Y21          FDRE                                         r  spi_master_inst/clk_div_counter_reg[1]/C
                         clock pessimism             -0.499     1.485    
    SLICE_X8Y21          FDRE (Hold_fdre_C_D)         0.121     1.606    spi_master_inst/clk_div_counter_reg[1]
  -------------------------------------------------------------------
                         required time                         -1.606    
                         arrival time                           1.853    
  -------------------------------------------------------------------
                         slack                                  0.247    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         sys_clk_pin
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { Clock100MHz }

Check Type        Corner  Lib Pin  Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location        Pin
Min Period        n/a     BUFG/I   n/a            2.155         10.000      7.845      BUFGCTRL_X0Y16  Clock100MHz_IBUF_BUFG_inst/I
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X1Y21     counter_reg[0]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X1Y23     counter_reg[10]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X1Y23     counter_reg[11]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X1Y24     counter_reg[12]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X1Y24     counter_reg[13]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X1Y24     counter_reg[14]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X1Y24     counter_reg[15]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X1Y25     counter_reg[16]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X1Y25     counter_reg[17]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X1Y21     counter_reg[0]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X1Y21     counter_reg[0]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X1Y23     counter_reg[10]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X1Y23     counter_reg[10]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X1Y23     counter_reg[11]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X1Y23     counter_reg[11]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X1Y24     counter_reg[12]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X1Y24     counter_reg[12]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X1Y24     counter_reg[13]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X1Y24     counter_reg[13]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X1Y21     counter_reg[0]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X1Y21     counter_reg[0]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X1Y23     counter_reg[10]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X1Y23     counter_reg[10]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X1Y23     counter_reg[11]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X1Y23     counter_reg[11]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X1Y24     counter_reg[12]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X1Y24     counter_reg[12]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X1Y24     counter_reg[13]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X1Y24     counter_reg[13]/C



--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  
  To Clock:  

Max Delay            91 Endpoints
Min Delay            91 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 U2/temperature_int_reg[14]/C
                            (rising edge-triggered cell FDRE)
  Destination:            U2/znak_reg[1]/D
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        40.306ns  (logic 13.934ns (34.571%)  route 26.372ns (65.429%))
  Logic Levels:           45  (CARRY4=24 FDRE=1 LUT2=2 LUT3=5 LUT4=3 LUT5=1 LUT6=9)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X10Y32         FDRE                         0.000     0.000 r  U2/temperature_int_reg[14]/C
    SLICE_X10Y32         FDRE (Prop_fdre_C_Q)         0.518     0.518 r  U2/temperature_int_reg[14]/Q
                         net (fo=105, routed)         3.304     3.822    U2/temperature_int_reg[14]
    SLICE_X4Y25          LUT3 (Prop_lut3_I1_O)        0.154     3.976 r  U2/znak[3]_i_438/O
                         net (fo=4, routed)           0.903     4.879    U2/znak[3]_i_438_n_0
    SLICE_X2Y29          CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.723     5.602 r  U2/znak_reg[1]_i_391/CO[3]
                         net (fo=1, routed)           0.000     5.602    U2/znak_reg[1]_i_391_n_0
    SLICE_X2Y30          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     5.719 r  U2/znak_reg[1]_i_218/CO[3]
                         net (fo=1, routed)           0.000     5.719    U2/znak_reg[1]_i_218_n_0
    SLICE_X2Y31          CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.254     5.973 r  U2/znak_reg[1]_i_339/CO[0]
                         net (fo=15, routed)          0.572     6.545    U2/znak_reg[1]_i_339_n_3
    SLICE_X0Y33          CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.823     7.368 r  U2/znak_reg[1]_i_340/CO[3]
                         net (fo=5, routed)           0.824     8.192    U2/znak_reg[1]_i_340_n_0
    SLICE_X1Y35          CARRY4 (Prop_carry4_CYINIT_CO[2])
                                                      0.592     8.784 f  U2/znak_reg[1]_i_341/CO[2]
                         net (fo=30, routed)          1.255    10.039    U2/znak_reg[1]_i_341_n_1
    SLICE_X2Y36          LUT3 (Prop_lut3_I2_O)        0.339    10.378 r  U2/znak[3]_i_831/O
                         net (fo=2, routed)           0.565    10.943    U2/znak[3]_i_831_n_0
    SLICE_X3Y34          LUT4 (Prop_lut4_I3_O)        0.348    11.291 r  U2/znak[3]_i_835/O
                         net (fo=1, routed)           0.000    11.291    U2/znak[3]_i_835_n_0
    SLICE_X3Y34          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    11.841 r  U2/znak_reg[3]_i_662/CO[3]
                         net (fo=1, routed)           0.000    11.841    U2/znak_reg[3]_i_662_n_0
    SLICE_X3Y35          CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222    12.063 r  U2/znak_reg[1]_i_625/O[0]
                         net (fo=4, routed)           0.904    12.967    U2/znak_reg[1]_i_625_n_7
    SLICE_X2Y35          LUT3 (Prop_lut3_I0_O)        0.325    13.292 r  U2/znak[1]_i_700/O
                         net (fo=1, routed)           0.887    14.179    U2/znak[1]_i_700_n_0
    SLICE_X4Y34          LUT6 (Prop_lut6_I5_O)        0.328    14.507 r  U2/znak[1]_i_610/O
                         net (fo=1, routed)           0.000    14.507    U2/znak[1]_i_610_n_0
    SLICE_X4Y34          CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.398    14.905 r  U2/znak_reg[1]_i_474/CO[3]
                         net (fo=1, routed)           0.000    14.905    U2/znak_reg[1]_i_474_n_0
    SLICE_X4Y35          CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313    15.218 r  U2/znak_reg[1]_i_347/O[3]
                         net (fo=12, routed)          1.483    16.701    U2/znak_reg[1]_i_347_n_4
    SLICE_X2Y44          LUT2 (Prop_lut2_I0_O)        0.306    17.007 r  U2/znak[1]_i_504/O
                         net (fo=1, routed)           0.000    17.007    U2/znak[1]_i_504_n_0
    SLICE_X2Y44          CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.376    17.383 r  U2/znak_reg[1]_i_342/CO[3]
                         net (fo=1, routed)           0.000    17.383    U2/znak_reg[1]_i_342_n_0
    SLICE_X2Y45          CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323    17.706 r  U2/znak_reg[1]_i_179/O[1]
                         net (fo=3, routed)           0.945    18.651    U2/znak_reg[1]_i_179_n_6
    SLICE_X6Y45          LUT4 (Prop_lut4_I2_O)        0.306    18.957 r  U2/znak[1]_i_380/O
                         net (fo=1, routed)           0.000    18.957    U2/znak[1]_i_380_n_0
    SLICE_X6Y45          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    19.490 r  U2/znak_reg[1]_i_200/CO[3]
                         net (fo=1, routed)           0.000    19.490    U2/znak_reg[1]_i_200_n_0
    SLICE_X6Y46          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    19.607 r  U2/znak_reg[1]_i_80/CO[3]
                         net (fo=1, routed)           0.000    19.607    U2/znak_reg[1]_i_80_n_0
    SLICE_X6Y47          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    19.724 r  U2/znak_reg[1]_i_33/CO[3]
                         net (fo=1, routed)           0.000    19.724    U2/znak_reg[1]_i_33_n_0
    SLICE_X6Y48          CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.254    19.978 f  U2/znak_reg[1]_i_18/CO[0]
                         net (fo=49, routed)          2.290    22.268    U2/znak_reg[1]_i_18_n_3
    SLICE_X6Y56          LUT3 (Prop_lut3_I0_O)        0.367    22.635 r  U2/znak[1]_i_471/O
                         net (fo=149, routed)         2.407    25.042    U2/znak[1]_i_471_n_0
    SLICE_X8Y51          LUT6 (Prop_lut6_I1_O)        0.124    25.166 r  U2/znak[1]_i_283/O
                         net (fo=4, routed)           1.191    26.358    U2/znak[1]_i_283_n_0
    SLICE_X4Y51          LUT6 (Prop_lut6_I0_O)        0.124    26.482 r  U2/znak[1]_i_683/O
                         net (fo=1, routed)           0.000    26.482    U2/znak[1]_i_683_n_0
    SLICE_X4Y51          CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401    26.883 r  U2/znak_reg[1]_i_577/CO[3]
                         net (fo=1, routed)           0.000    26.883    U2/znak_reg[1]_i_577_n_0
    SLICE_X4Y52          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    26.997 r  U2/znak_reg[1]_i_433/CO[3]
                         net (fo=1, routed)           0.000    26.997    U2/znak_reg[1]_i_433_n_0
    SLICE_X4Y53          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    27.111 r  U2/znak_reg[1]_i_265/CO[3]
                         net (fo=1, routed)           0.000    27.111    U2/znak_reg[1]_i_265_n_0
    SLICE_X4Y54          CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239    27.350 r  U2/znak_reg[1]_i_472/O[2]
                         net (fo=3, routed)           0.957    28.307    U2/znak_reg[1]_i_472_n_5
    SLICE_X7Y49          LUT6 (Prop_lut6_I5_O)        0.302    28.609 r  U2/znak[1]_i_276/O
                         net (fo=2, routed)           1.154    29.763    U2/znak[1]_i_276_n_0
    SLICE_X7Y50          LUT6 (Prop_lut6_I0_O)        0.124    29.887 r  U2/znak[1]_i_279/O
                         net (fo=1, routed)           0.000    29.887    U2/znak[1]_i_279_n_0
    SLICE_X7Y50          CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401    30.288 r  U2/znak_reg[1]_i_124/CO[3]
                         net (fo=1, routed)           0.000    30.288    U2/znak_reg[1]_i_124_n_0
    SLICE_X7Y51          CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    30.622 r  U2/znak_reg[1]_i_136/O[1]
                         net (fo=4, routed)           1.351    31.973    U2/znak_reg[1]_i_136_n_6
    SLICE_X0Y53          LUT3 (Prop_lut3_I2_O)        0.303    32.276 r  U2/znak[1]_i_251/O
                         net (fo=1, routed)           0.579    32.855    U2/znak[1]_i_251_n_0
    SLICE_X0Y52          LUT5 (Prop_lut5_I4_O)        0.124    32.979 r  U2/znak[1]_i_111/O
                         net (fo=2, routed)           0.715    33.694    U2/znak[1]_i_111_n_0
    SLICE_X1Y52          LUT6 (Prop_lut6_I0_O)        0.124    33.818 r  U2/znak[1]_i_114/O
                         net (fo=1, routed)           0.000    33.818    U2/znak[1]_i_114_n_0
    SLICE_X1Y52          CARRY4 (Prop_carry4_S[0]_O[1])
                                                      0.424    34.242 r  U2/znak_reg[1]_i_46/O[1]
                         net (fo=2, routed)           0.823    35.065    U2/znak_reg[1]_i_46_n_6
    SLICE_X0Y54          LUT2 (Prop_lut2_I0_O)        0.303    35.368 r  U2/znak[1]_i_48/O
                         net (fo=1, routed)           0.000    35.368    U2/znak[1]_i_48_n_0
    SLICE_X0Y54          CARRY4 (Prop_carry4_S[1]_O[2])
                                                      0.580    35.948 r  U2/znak_reg[1]_i_21/O[2]
                         net (fo=1, routed)           0.639    36.587    U2/znak_reg[1]_i_21_n_5
    SLICE_X1Y55          LUT6 (Prop_lut6_I0_O)        0.302    36.889 r  U2/znak[3]_i_34/O
                         net (fo=1, routed)           0.000    36.889    U2/znak[3]_i_34_n_0
    SLICE_X1Y55          CARRY4 (Prop_carry4_S[0]_O[0])
                                                      0.247    37.136 f  U2/znak_reg[3]_i_23/O[0]
                         net (fo=3, routed)           0.948    38.083    U2/znak_reg[3]_i_23_n_7
    SLICE_X2Y57          LUT4 (Prop_lut4_I3_O)        0.299    38.382 r  U2/znak[1]_i_7/O
                         net (fo=1, routed)           0.452    38.834    U2/znak[1]_i_7_n_0
    SLICE_X2Y57          LUT6 (Prop_lut6_I5_O)        0.124    38.958 f  U2/znak[1]_i_4/O
                         net (fo=1, routed)           1.223    40.182    U2/znak[1]_i_4_n_0
    SLICE_X9Y60          LUT6 (Prop_lut6_I5_O)        0.124    40.306 r  U2/znak[1]_i_1/O
                         net (fo=1, routed)           0.000    40.306    U2/znak[1]_i_1_n_0
    SLICE_X9Y60          FDCE                                         r  U2/znak_reg[1]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 U2/temperature_int_reg[14]/C
                            (rising edge-triggered cell FDRE)
  Destination:            U2/znak_reg[3]/D
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        39.576ns  (logic 14.162ns (35.784%)  route 25.414ns (64.216%))
  Logic Levels:           45  (CARRY4=24 FDRE=1 LUT2=2 LUT3=5 LUT4=3 LUT5=2 LUT6=8)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X10Y32         FDRE                         0.000     0.000 r  U2/temperature_int_reg[14]/C
    SLICE_X10Y32         FDRE (Prop_fdre_C_Q)         0.518     0.518 r  U2/temperature_int_reg[14]/Q
                         net (fo=105, routed)         3.304     3.822    U2/temperature_int_reg[14]
    SLICE_X4Y25          LUT3 (Prop_lut3_I1_O)        0.154     3.976 r  U2/znak[3]_i_438/O
                         net (fo=4, routed)           0.903     4.879    U2/znak[3]_i_438_n_0
    SLICE_X2Y29          CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.723     5.602 r  U2/znak_reg[1]_i_391/CO[3]
                         net (fo=1, routed)           0.000     5.602    U2/znak_reg[1]_i_391_n_0
    SLICE_X2Y30          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     5.719 r  U2/znak_reg[1]_i_218/CO[3]
                         net (fo=1, routed)           0.000     5.719    U2/znak_reg[1]_i_218_n_0
    SLICE_X2Y31          CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.254     5.973 r  U2/znak_reg[1]_i_339/CO[0]
                         net (fo=15, routed)          0.572     6.545    U2/znak_reg[1]_i_339_n_3
    SLICE_X0Y33          CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.823     7.368 r  U2/znak_reg[1]_i_340/CO[3]
                         net (fo=5, routed)           0.824     8.192    U2/znak_reg[1]_i_340_n_0
    SLICE_X1Y35          CARRY4 (Prop_carry4_CYINIT_CO[2])
                                                      0.592     8.784 f  U2/znak_reg[1]_i_341/CO[2]
                         net (fo=30, routed)          1.255    10.039    U2/znak_reg[1]_i_341_n_1
    SLICE_X2Y36          LUT3 (Prop_lut3_I2_O)        0.339    10.378 r  U2/znak[3]_i_831/O
                         net (fo=2, routed)           0.565    10.943    U2/znak[3]_i_831_n_0
    SLICE_X3Y34          LUT4 (Prop_lut4_I3_O)        0.348    11.291 r  U2/znak[3]_i_835/O
                         net (fo=1, routed)           0.000    11.291    U2/znak[3]_i_835_n_0
    SLICE_X3Y34          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    11.841 r  U2/znak_reg[3]_i_662/CO[3]
                         net (fo=1, routed)           0.000    11.841    U2/znak_reg[3]_i_662_n_0
    SLICE_X3Y35          CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222    12.063 r  U2/znak_reg[1]_i_625/O[0]
                         net (fo=4, routed)           0.904    12.967    U2/znak_reg[1]_i_625_n_7
    SLICE_X2Y35          LUT3 (Prop_lut3_I0_O)        0.325    13.292 r  U2/znak[1]_i_700/O
                         net (fo=1, routed)           0.887    14.179    U2/znak[1]_i_700_n_0
    SLICE_X4Y34          LUT6 (Prop_lut6_I5_O)        0.328    14.507 r  U2/znak[1]_i_610/O
                         net (fo=1, routed)           0.000    14.507    U2/znak[1]_i_610_n_0
    SLICE_X4Y34          CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.398    14.905 r  U2/znak_reg[1]_i_474/CO[3]
                         net (fo=1, routed)           0.000    14.905    U2/znak_reg[1]_i_474_n_0
    SLICE_X4Y35          CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313    15.218 r  U2/znak_reg[1]_i_347/O[3]
                         net (fo=12, routed)          1.483    16.701    U2/znak_reg[1]_i_347_n_4
    SLICE_X2Y44          LUT2 (Prop_lut2_I0_O)        0.306    17.007 r  U2/znak[1]_i_504/O
                         net (fo=1, routed)           0.000    17.007    U2/znak[1]_i_504_n_0
    SLICE_X2Y44          CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.376    17.383 r  U2/znak_reg[1]_i_342/CO[3]
                         net (fo=1, routed)           0.000    17.383    U2/znak_reg[1]_i_342_n_0
    SLICE_X2Y45          CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323    17.706 r  U2/znak_reg[1]_i_179/O[1]
                         net (fo=3, routed)           0.945    18.651    U2/znak_reg[1]_i_179_n_6
    SLICE_X6Y45          LUT4 (Prop_lut4_I2_O)        0.306    18.957 r  U2/znak[1]_i_380/O
                         net (fo=1, routed)           0.000    18.957    U2/znak[1]_i_380_n_0
    SLICE_X6Y45          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    19.490 r  U2/znak_reg[1]_i_200/CO[3]
                         net (fo=1, routed)           0.000    19.490    U2/znak_reg[1]_i_200_n_0
    SLICE_X6Y46          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    19.607 r  U2/znak_reg[1]_i_80/CO[3]
                         net (fo=1, routed)           0.000    19.607    U2/znak_reg[1]_i_80_n_0
    SLICE_X6Y47          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    19.724 r  U2/znak_reg[1]_i_33/CO[3]
                         net (fo=1, routed)           0.000    19.724    U2/znak_reg[1]_i_33_n_0
    SLICE_X6Y48          CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.254    19.978 f  U2/znak_reg[1]_i_18/CO[0]
                         net (fo=49, routed)          2.290    22.268    U2/znak_reg[1]_i_18_n_3
    SLICE_X6Y56          LUT3 (Prop_lut3_I0_O)        0.367    22.635 r  U2/znak[1]_i_471/O
                         net (fo=149, routed)         2.407    25.042    U2/znak[1]_i_471_n_0
    SLICE_X8Y51          LUT6 (Prop_lut6_I1_O)        0.124    25.166 r  U2/znak[1]_i_283/O
                         net (fo=4, routed)           1.191    26.358    U2/znak[1]_i_283_n_0
    SLICE_X4Y51          LUT6 (Prop_lut6_I0_O)        0.124    26.482 r  U2/znak[1]_i_683/O
                         net (fo=1, routed)           0.000    26.482    U2/znak[1]_i_683_n_0
    SLICE_X4Y51          CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401    26.883 r  U2/znak_reg[1]_i_577/CO[3]
                         net (fo=1, routed)           0.000    26.883    U2/znak_reg[1]_i_577_n_0
    SLICE_X4Y52          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    26.997 r  U2/znak_reg[1]_i_433/CO[3]
                         net (fo=1, routed)           0.000    26.997    U2/znak_reg[1]_i_433_n_0
    SLICE_X4Y53          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    27.111 r  U2/znak_reg[1]_i_265/CO[3]
                         net (fo=1, routed)           0.000    27.111    U2/znak_reg[1]_i_265_n_0
    SLICE_X4Y54          CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239    27.350 r  U2/znak_reg[1]_i_472/O[2]
                         net (fo=3, routed)           0.957    28.307    U2/znak_reg[1]_i_472_n_5
    SLICE_X7Y49          LUT6 (Prop_lut6_I5_O)        0.302    28.609 r  U2/znak[1]_i_276/O
                         net (fo=2, routed)           1.154    29.763    U2/znak[1]_i_276_n_0
    SLICE_X7Y50          LUT6 (Prop_lut6_I0_O)        0.124    29.887 r  U2/znak[1]_i_279/O
                         net (fo=1, routed)           0.000    29.887    U2/znak[1]_i_279_n_0
    SLICE_X7Y50          CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401    30.288 r  U2/znak_reg[1]_i_124/CO[3]
                         net (fo=1, routed)           0.000    30.288    U2/znak_reg[1]_i_124_n_0
    SLICE_X7Y51          CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    30.622 r  U2/znak_reg[1]_i_136/O[1]
                         net (fo=4, routed)           1.351    31.973    U2/znak_reg[1]_i_136_n_6
    SLICE_X0Y53          LUT3 (Prop_lut3_I2_O)        0.303    32.276 r  U2/znak[1]_i_251/O
                         net (fo=1, routed)           0.579    32.855    U2/znak[1]_i_251_n_0
    SLICE_X0Y52          LUT5 (Prop_lut5_I4_O)        0.124    32.979 r  U2/znak[1]_i_111/O
                         net (fo=2, routed)           0.715    33.694    U2/znak[1]_i_111_n_0
    SLICE_X1Y52          LUT6 (Prop_lut6_I0_O)        0.124    33.818 r  U2/znak[1]_i_114/O
                         net (fo=1, routed)           0.000    33.818    U2/znak[1]_i_114_n_0
    SLICE_X1Y52          CARRY4 (Prop_carry4_S[0]_O[1])
                                                      0.424    34.242 r  U2/znak_reg[1]_i_46/O[1]
                         net (fo=2, routed)           0.823    35.065    U2/znak_reg[1]_i_46_n_6
    SLICE_X0Y54          LUT2 (Prop_lut2_I0_O)        0.303    35.368 r  U2/znak[1]_i_48/O
                         net (fo=1, routed)           0.000    35.368    U2/znak[1]_i_48_n_0
    SLICE_X0Y54          CARRY4 (Prop_carry4_S[1]_O[2])
                                                      0.580    35.948 r  U2/znak_reg[1]_i_21/O[2]
                         net (fo=1, routed)           0.639    36.587    U2/znak_reg[1]_i_21_n_5
    SLICE_X1Y55          LUT6 (Prop_lut6_I0_O)        0.302    36.889 r  U2/znak[3]_i_34/O
                         net (fo=1, routed)           0.000    36.889    U2/znak[3]_i_34_n_0
    SLICE_X1Y55          CARRY4 (Prop_carry4_S[0]_O[0])
                                                      0.247    37.136 r  U2/znak_reg[3]_i_23/O[0]
                         net (fo=3, routed)           0.729    37.864    U2/znak_reg[3]_i_23_n_7
    SLICE_X1Y57          LUT4 (Prop_lut4_I3_O)        0.325    38.189 f  U2/znak[3]_i_8/O
                         net (fo=1, routed)           0.433    38.623    U2/znak[3]_i_8_n_0
    SLICE_X1Y57          LUT6 (Prop_lut6_I5_O)        0.326    38.949 f  U2/znak[3]_i_3/O
                         net (fo=1, routed)           0.503    39.452    U2/znak[3]_i_3_n_0
    SLICE_X6Y60          LUT5 (Prop_lut5_I2_O)        0.124    39.576 r  U2/znak[3]_i_1/O
                         net (fo=1, routed)           0.000    39.576    U2/znak[3]_i_1_n_0
    SLICE_X6Y60          FDPE                                         r  U2/znak_reg[3]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 U2/temperature_int_reg[14]/C
                            (rising edge-triggered cell FDRE)
  Destination:            U2/znak_reg[2]/D
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        39.467ns  (logic 13.934ns (35.305%)  route 25.533ns (64.695%))
  Logic Levels:           45  (CARRY4=24 FDRE=1 LUT2=2 LUT3=5 LUT4=3 LUT5=2 LUT6=8)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X10Y32         FDRE                         0.000     0.000 r  U2/temperature_int_reg[14]/C
    SLICE_X10Y32         FDRE (Prop_fdre_C_Q)         0.518     0.518 r  U2/temperature_int_reg[14]/Q
                         net (fo=105, routed)         3.304     3.822    U2/temperature_int_reg[14]
    SLICE_X4Y25          LUT3 (Prop_lut3_I1_O)        0.154     3.976 r  U2/znak[3]_i_438/O
                         net (fo=4, routed)           0.903     4.879    U2/znak[3]_i_438_n_0
    SLICE_X2Y29          CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.723     5.602 r  U2/znak_reg[1]_i_391/CO[3]
                         net (fo=1, routed)           0.000     5.602    U2/znak_reg[1]_i_391_n_0
    SLICE_X2Y30          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     5.719 r  U2/znak_reg[1]_i_218/CO[3]
                         net (fo=1, routed)           0.000     5.719    U2/znak_reg[1]_i_218_n_0
    SLICE_X2Y31          CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.254     5.973 r  U2/znak_reg[1]_i_339/CO[0]
                         net (fo=15, routed)          0.572     6.545    U2/znak_reg[1]_i_339_n_3
    SLICE_X0Y33          CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.823     7.368 r  U2/znak_reg[1]_i_340/CO[3]
                         net (fo=5, routed)           0.824     8.192    U2/znak_reg[1]_i_340_n_0
    SLICE_X1Y35          CARRY4 (Prop_carry4_CYINIT_CO[2])
                                                      0.592     8.784 f  U2/znak_reg[1]_i_341/CO[2]
                         net (fo=30, routed)          1.255    10.039    U2/znak_reg[1]_i_341_n_1
    SLICE_X2Y36          LUT3 (Prop_lut3_I2_O)        0.339    10.378 r  U2/znak[3]_i_831/O
                         net (fo=2, routed)           0.565    10.943    U2/znak[3]_i_831_n_0
    SLICE_X3Y34          LUT4 (Prop_lut4_I3_O)        0.348    11.291 r  U2/znak[3]_i_835/O
                         net (fo=1, routed)           0.000    11.291    U2/znak[3]_i_835_n_0
    SLICE_X3Y34          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    11.841 r  U2/znak_reg[3]_i_662/CO[3]
                         net (fo=1, routed)           0.000    11.841    U2/znak_reg[3]_i_662_n_0
    SLICE_X3Y35          CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222    12.063 r  U2/znak_reg[1]_i_625/O[0]
                         net (fo=4, routed)           0.904    12.967    U2/znak_reg[1]_i_625_n_7
    SLICE_X2Y35          LUT3 (Prop_lut3_I0_O)        0.325    13.292 r  U2/znak[1]_i_700/O
                         net (fo=1, routed)           0.887    14.179    U2/znak[1]_i_700_n_0
    SLICE_X4Y34          LUT6 (Prop_lut6_I5_O)        0.328    14.507 r  U2/znak[1]_i_610/O
                         net (fo=1, routed)           0.000    14.507    U2/znak[1]_i_610_n_0
    SLICE_X4Y34          CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.398    14.905 r  U2/znak_reg[1]_i_474/CO[3]
                         net (fo=1, routed)           0.000    14.905    U2/znak_reg[1]_i_474_n_0
    SLICE_X4Y35          CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313    15.218 r  U2/znak_reg[1]_i_347/O[3]
                         net (fo=12, routed)          1.483    16.701    U2/znak_reg[1]_i_347_n_4
    SLICE_X2Y44          LUT2 (Prop_lut2_I0_O)        0.306    17.007 r  U2/znak[1]_i_504/O
                         net (fo=1, routed)           0.000    17.007    U2/znak[1]_i_504_n_0
    SLICE_X2Y44          CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.376    17.383 r  U2/znak_reg[1]_i_342/CO[3]
                         net (fo=1, routed)           0.000    17.383    U2/znak_reg[1]_i_342_n_0
    SLICE_X2Y45          CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323    17.706 r  U2/znak_reg[1]_i_179/O[1]
                         net (fo=3, routed)           0.945    18.651    U2/znak_reg[1]_i_179_n_6
    SLICE_X6Y45          LUT4 (Prop_lut4_I2_O)        0.306    18.957 r  U2/znak[1]_i_380/O
                         net (fo=1, routed)           0.000    18.957    U2/znak[1]_i_380_n_0
    SLICE_X6Y45          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    19.490 r  U2/znak_reg[1]_i_200/CO[3]
                         net (fo=1, routed)           0.000    19.490    U2/znak_reg[1]_i_200_n_0
    SLICE_X6Y46          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    19.607 r  U2/znak_reg[1]_i_80/CO[3]
                         net (fo=1, routed)           0.000    19.607    U2/znak_reg[1]_i_80_n_0
    SLICE_X6Y47          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    19.724 r  U2/znak_reg[1]_i_33/CO[3]
                         net (fo=1, routed)           0.000    19.724    U2/znak_reg[1]_i_33_n_0
    SLICE_X6Y48          CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.254    19.978 f  U2/znak_reg[1]_i_18/CO[0]
                         net (fo=49, routed)          2.290    22.268    U2/znak_reg[1]_i_18_n_3
    SLICE_X6Y56          LUT3 (Prop_lut3_I0_O)        0.367    22.635 r  U2/znak[1]_i_471/O
                         net (fo=149, routed)         2.407    25.042    U2/znak[1]_i_471_n_0
    SLICE_X8Y51          LUT6 (Prop_lut6_I1_O)        0.124    25.166 r  U2/znak[1]_i_283/O
                         net (fo=4, routed)           1.191    26.358    U2/znak[1]_i_283_n_0
    SLICE_X4Y51          LUT6 (Prop_lut6_I0_O)        0.124    26.482 r  U2/znak[1]_i_683/O
                         net (fo=1, routed)           0.000    26.482    U2/znak[1]_i_683_n_0
    SLICE_X4Y51          CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401    26.883 r  U2/znak_reg[1]_i_577/CO[3]
                         net (fo=1, routed)           0.000    26.883    U2/znak_reg[1]_i_577_n_0
    SLICE_X4Y52          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    26.997 r  U2/znak_reg[1]_i_433/CO[3]
                         net (fo=1, routed)           0.000    26.997    U2/znak_reg[1]_i_433_n_0
    SLICE_X4Y53          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    27.111 r  U2/znak_reg[1]_i_265/CO[3]
                         net (fo=1, routed)           0.000    27.111    U2/znak_reg[1]_i_265_n_0
    SLICE_X4Y54          CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239    27.350 r  U2/znak_reg[1]_i_472/O[2]
                         net (fo=3, routed)           0.957    28.307    U2/znak_reg[1]_i_472_n_5
    SLICE_X7Y49          LUT6 (Prop_lut6_I5_O)        0.302    28.609 r  U2/znak[1]_i_276/O
                         net (fo=2, routed)           1.154    29.763    U2/znak[1]_i_276_n_0
    SLICE_X7Y50          LUT6 (Prop_lut6_I0_O)        0.124    29.887 r  U2/znak[1]_i_279/O
                         net (fo=1, routed)           0.000    29.887    U2/znak[1]_i_279_n_0
    SLICE_X7Y50          CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401    30.288 r  U2/znak_reg[1]_i_124/CO[3]
                         net (fo=1, routed)           0.000    30.288    U2/znak_reg[1]_i_124_n_0
    SLICE_X7Y51          CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    30.622 r  U2/znak_reg[1]_i_136/O[1]
                         net (fo=4, routed)           1.351    31.973    U2/znak_reg[1]_i_136_n_6
    SLICE_X0Y53          LUT3 (Prop_lut3_I2_O)        0.303    32.276 r  U2/znak[1]_i_251/O
                         net (fo=1, routed)           0.579    32.855    U2/znak[1]_i_251_n_0
    SLICE_X0Y52          LUT5 (Prop_lut5_I4_O)        0.124    32.979 r  U2/znak[1]_i_111/O
                         net (fo=2, routed)           0.715    33.694    U2/znak[1]_i_111_n_0
    SLICE_X1Y52          LUT6 (Prop_lut6_I0_O)        0.124    33.818 r  U2/znak[1]_i_114/O
                         net (fo=1, routed)           0.000    33.818    U2/znak[1]_i_114_n_0
    SLICE_X1Y52          CARRY4 (Prop_carry4_S[0]_O[1])
                                                      0.424    34.242 r  U2/znak_reg[1]_i_46/O[1]
                         net (fo=2, routed)           0.823    35.065    U2/znak_reg[1]_i_46_n_6
    SLICE_X0Y54          LUT2 (Prop_lut2_I0_O)        0.303    35.368 r  U2/znak[1]_i_48/O
                         net (fo=1, routed)           0.000    35.368    U2/znak[1]_i_48_n_0
    SLICE_X0Y54          CARRY4 (Prop_carry4_S[1]_O[2])
                                                      0.580    35.948 r  U2/znak_reg[1]_i_21/O[2]
                         net (fo=1, routed)           0.639    36.587    U2/znak_reg[1]_i_21_n_5
    SLICE_X1Y55          LUT6 (Prop_lut6_I0_O)        0.302    36.889 r  U2/znak[3]_i_34/O
                         net (fo=1, routed)           0.000    36.889    U2/znak[3]_i_34_n_0
    SLICE_X1Y55          CARRY4 (Prop_carry4_S[0]_O[0])
                                                      0.247    37.136 r  U2/znak_reg[3]_i_23/O[0]
                         net (fo=3, routed)           0.729    37.864    U2/znak_reg[3]_i_23_n_7
    SLICE_X1Y57          LUT4 (Prop_lut4_I3_O)        0.299    38.163 f  U2/znak[2]_i_4/O
                         net (fo=1, routed)           0.264    38.428    U2/znak[2]_i_4_n_0
    SLICE_X1Y57          LUT6 (Prop_lut6_I5_O)        0.124    38.552 f  U2/znak[2]_i_2/O
                         net (fo=1, routed)           0.792    39.343    U2/znak[2]_i_2_n_0
    SLICE_X6Y60          LUT5 (Prop_lut5_I1_O)        0.124    39.467 r  U2/znak[2]_i_1/O
                         net (fo=1, routed)           0.000    39.467    U2/znak[2]_i_1_n_0
    SLICE_X6Y60          FDCE                                         r  U2/znak_reg[2]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 U2/temperature_int_reg[14]/C
                            (rising edge-triggered cell FDRE)
  Destination:            U2/znak_reg[0]/D
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        24.764ns  (logic 9.373ns (37.849%)  route 15.391ns (62.151%))
  Logic Levels:           27  (CARRY4=16 FDRE=1 LUT2=1 LUT3=3 LUT4=2 LUT5=1 LUT6=3)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X10Y32         FDRE                         0.000     0.000 r  U2/temperature_int_reg[14]/C
    SLICE_X10Y32         FDRE (Prop_fdre_C_Q)         0.518     0.518 r  U2/temperature_int_reg[14]/Q
                         net (fo=105, routed)         3.304     3.822    U2/temperature_int_reg[14]
    SLICE_X4Y25          LUT3 (Prop_lut3_I1_O)        0.154     3.976 r  U2/znak[3]_i_438/O
                         net (fo=4, routed)           0.903     4.879    U2/znak[3]_i_438_n_0
    SLICE_X2Y29          CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.723     5.602 r  U2/znak_reg[1]_i_391/CO[3]
                         net (fo=1, routed)           0.000     5.602    U2/znak_reg[1]_i_391_n_0
    SLICE_X2Y30          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     5.719 r  U2/znak_reg[1]_i_218/CO[3]
                         net (fo=1, routed)           0.000     5.719    U2/znak_reg[1]_i_218_n_0
    SLICE_X2Y31          CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.254     5.973 r  U2/znak_reg[1]_i_339/CO[0]
                         net (fo=15, routed)          0.572     6.545    U2/znak_reg[1]_i_339_n_3
    SLICE_X0Y33          CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.823     7.368 r  U2/znak_reg[1]_i_340/CO[3]
                         net (fo=5, routed)           0.824     8.192    U2/znak_reg[1]_i_340_n_0
    SLICE_X1Y35          CARRY4 (Prop_carry4_CYINIT_CO[2])
                                                      0.592     8.784 f  U2/znak_reg[1]_i_341/CO[2]
                         net (fo=30, routed)          1.255    10.039    U2/znak_reg[1]_i_341_n_1
    SLICE_X2Y36          LUT3 (Prop_lut3_I2_O)        0.339    10.378 r  U2/znak[3]_i_831/O
                         net (fo=2, routed)           0.565    10.943    U2/znak[3]_i_831_n_0
    SLICE_X3Y34          LUT4 (Prop_lut4_I3_O)        0.348    11.291 r  U2/znak[3]_i_835/O
                         net (fo=1, routed)           0.000    11.291    U2/znak[3]_i_835_n_0
    SLICE_X3Y34          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    11.841 r  U2/znak_reg[3]_i_662/CO[3]
                         net (fo=1, routed)           0.000    11.841    U2/znak_reg[3]_i_662_n_0
    SLICE_X3Y35          CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222    12.063 r  U2/znak_reg[1]_i_625/O[0]
                         net (fo=4, routed)           0.904    12.967    U2/znak_reg[1]_i_625_n_7
    SLICE_X2Y35          LUT3 (Prop_lut3_I0_O)        0.325    13.292 r  U2/znak[1]_i_700/O
                         net (fo=1, routed)           0.887    14.179    U2/znak[1]_i_700_n_0
    SLICE_X4Y34          LUT6 (Prop_lut6_I5_O)        0.328    14.507 r  U2/znak[1]_i_610/O
                         net (fo=1, routed)           0.000    14.507    U2/znak[1]_i_610_n_0
    SLICE_X4Y34          CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.398    14.905 r  U2/znak_reg[1]_i_474/CO[3]
                         net (fo=1, routed)           0.000    14.905    U2/znak_reg[1]_i_474_n_0
    SLICE_X4Y35          CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313    15.218 r  U2/znak_reg[1]_i_347/O[3]
                         net (fo=12, routed)          1.483    16.701    U2/znak_reg[1]_i_347_n_4
    SLICE_X2Y44          LUT2 (Prop_lut2_I0_O)        0.306    17.007 r  U2/znak[1]_i_504/O
                         net (fo=1, routed)           0.000    17.007    U2/znak[1]_i_504_n_0
    SLICE_X2Y44          CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.376    17.383 r  U2/znak_reg[1]_i_342/CO[3]
                         net (fo=1, routed)           0.000    17.383    U2/znak_reg[1]_i_342_n_0
    SLICE_X2Y45          CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323    17.706 r  U2/znak_reg[1]_i_179/O[1]
                         net (fo=3, routed)           0.945    18.651    U2/znak_reg[1]_i_179_n_6
    SLICE_X6Y45          LUT4 (Prop_lut4_I2_O)        0.306    18.957 r  U2/znak[1]_i_380/O
                         net (fo=1, routed)           0.000    18.957    U2/znak[1]_i_380_n_0
    SLICE_X6Y45          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    19.490 r  U2/znak_reg[1]_i_200/CO[3]
                         net (fo=1, routed)           0.000    19.490    U2/znak_reg[1]_i_200_n_0
    SLICE_X6Y46          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    19.607 r  U2/znak_reg[1]_i_80/CO[3]
                         net (fo=1, routed)           0.000    19.607    U2/znak_reg[1]_i_80_n_0
    SLICE_X6Y47          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    19.724 r  U2/znak_reg[1]_i_33/CO[3]
                         net (fo=1, routed)           0.000    19.724    U2/znak_reg[1]_i_33_n_0
    SLICE_X6Y48          CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.254    19.978 r  U2/znak_reg[1]_i_18/CO[0]
                         net (fo=49, routed)          2.604    22.582    U2/znak_reg[1]_i_18_n_3
    SLICE_X1Y54          LUT5 (Prop_lut5_I3_O)        0.367    22.949 r  U2/znak[1]_i_15/O
                         net (fo=1, routed)           0.000    22.949    U2/znak[1]_i_15_n_0
    SLICE_X1Y54          CARRY4 (Prop_carry4_S[0]_O[0])
                                                      0.247    23.196 r  U2/znak_reg[1]_i_6/O[0]
                         net (fo=1, routed)           0.763    23.960    U2/znak_reg[1]_i_6_n_7
    SLICE_X6Y60          LUT6 (Prop_lut6_I2_O)        0.299    24.259 f  U2/znak[0]_i_3/O
                         net (fo=1, routed)           0.381    24.640    U2/znak[0]_i_3_n_0
    SLICE_X9Y60          LUT6 (Prop_lut6_I5_O)        0.124    24.764 r  U2/znak[0]_i_1/O
                         net (fo=1, routed)           0.000    24.764    U2/znak[0]_i_1_n_0
    SLICE_X9Y60          FDCE                                         r  U2/znak_reg[0]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 U2/temperature_int_reg[17]/C
                            (rising edge-triggered cell FDRE)
  Destination:            U2/znak_reg[4]/D
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        23.742ns  (logic 8.553ns (36.025%)  route 15.189ns (63.975%))
  Logic Levels:           21  (CARRY4=9 FDRE=1 LUT2=1 LUT3=5 LUT4=3 LUT5=1 LUT6=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X10Y32         FDRE                         0.000     0.000 r  U2/temperature_int_reg[17]/C
    SLICE_X10Y32         FDRE (Prop_fdre_C_Q)         0.518     0.518 f  U2/temperature_int_reg[17]/Q
                         net (fo=107, routed)         2.863     3.381    U2/temperature_int_reg[17]
    SLICE_X8Y39          LUT3 (Prop_lut3_I0_O)        0.149     3.530 r  U2/znak[4]_i_143/O
                         net (fo=4, routed)           1.197     4.726    U2/znak[4]_i_143_n_0
    SLICE_X6Y40          LUT4 (Prop_lut4_I0_O)        0.355     5.081 r  U2/znak[4]_i_146/O
                         net (fo=1, routed)           0.000     5.081    U2/znak[4]_i_146_n_0
    SLICE_X6Y40          CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513     5.594 r  U2/znak_reg[4]_i_65/CO[3]
                         net (fo=17, routed)          0.996     6.590    U2/znak_reg[4]_i_65_n_0
    SLICE_X3Y43          CARRY4 (Prop_carry4_CYINIT_CO[2])
                                                      0.592     7.182 r  U2/znak_reg[4]_i_63/CO[2]
                         net (fo=3, routed)           0.345     7.528    U2/znak_reg[4]_i_63_n_1
    SLICE_X3Y44          CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.769     8.297 f  U2/znak_reg[4]_i_186/CO[3]
                         net (fo=34, routed)          1.299     9.595    U2/znak_reg[4]_i_186_n_0
    SLICE_X5Y45          LUT2 (Prop_lut2_I1_O)        0.150     9.745 r  U2/znak[4]_i_190/O
                         net (fo=2, routed)           0.810    10.555    U2/znak[4]_i_190_n_0
    SLICE_X5Y46          LUT4 (Prop_lut4_I0_O)        0.332    10.887 r  U2/znak[4]_i_194/O
                         net (fo=1, routed)           0.000    10.887    U2/znak[4]_i_194_n_0
    SLICE_X5Y46          CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532    11.419 r  U2/znak_reg[4]_i_97/CO[3]
                         net (fo=1, routed)           0.000    11.419    U2/znak_reg[4]_i_97_n_0
    SLICE_X5Y47          CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313    11.732 r  U2/znak_reg[4]_i_50/O[3]
                         net (fo=12, routed)          1.429    13.162    U2/znak_reg[4]_i_50_n_4
    SLICE_X11Y49         LUT3 (Prop_lut3_I0_O)        0.331    13.493 r  U2/znak[4]_i_256/O
                         net (fo=2, routed)           0.954    14.447    U2/znak[4]_i_256_n_0
    SLICE_X11Y50         LUT4 (Prop_lut4_I3_O)        0.332    14.779 r  U2/znak[4]_i_260/O
                         net (fo=1, routed)           0.000    14.779    U2/znak[4]_i_260_n_0
    SLICE_X11Y50         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532    15.311 r  U2/znak_reg[4]_i_176/CO[3]
                         net (fo=1, routed)           0.000    15.311    U2/znak_reg[4]_i_176_n_0
    SLICE_X11Y51         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    15.645 r  U2/znak_reg[4]_i_86/O[1]
                         net (fo=2, routed)           0.833    16.478    U2/znak_reg[4]_i_86_n_6
    SLICE_X12Y49         LUT3 (Prop_lut3_I1_O)        0.329    16.807 r  U2/znak[4]_i_33/O
                         net (fo=2, routed)           0.945    17.753    U2/znak[4]_i_33_n_0
    SLICE_X12Y50         CARRY4 (Prop_carry4_DI[0]_O[2])
                                                      0.810    18.563 r  U2/znak_reg[4]_i_7/O[2]
                         net (fo=3, routed)           0.821    19.383    U2/znak_reg[4]_i_7_n_5
    SLICE_X13Y50         LUT3 (Prop_lut3_I1_O)        0.301    19.684 r  U2/znak[4]_i_28/O
                         net (fo=1, routed)           0.000    19.684    U2/znak[4]_i_28_n_0
    SLICE_X13Y50         CARRY4 (Prop_carry4_S[1]_CO[2])
                                                      0.570    20.254 r  U2/znak_reg[4]_i_6/CO[2]
                         net (fo=2, routed)           0.958    21.213    U2/znak_reg[4]_i_6_n_1
    SLICE_X14Y50         LUT3 (Prop_lut3_I0_O)        0.339    21.552 r  U2/znak[4]_i_12/O
                         net (fo=1, routed)           0.905    22.456    U2/znak[4]_i_12_n_0
    SLICE_X9Y49          LUT5 (Prop_lut5_I3_O)        0.328    22.784 f  U2/znak[4]_i_3/O
                         net (fo=3, routed)           0.834    23.618    U2/znak[4]_i_3_n_0
    SLICE_X9Y60          LUT6 (Prop_lut6_I3_O)        0.124    23.742 r  U2/znak[4]_i_1/O
                         net (fo=1, routed)           0.000    23.742    U2/znak[4]_i_1_n_0
    SLICE_X9Y60          FDCE                                         r  U2/znak_reg[4]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 U2/LCD_DATA_reg[3]/C
                            (rising edge-triggered cell FDRE)
  Destination:            LCD_DATA[3]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        8.022ns  (logic 4.191ns (52.250%)  route 3.831ns (47.750%))
  Logic Levels:           2  (FDRE=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X12Y61         FDRE                         0.000     0.000 r  U2/LCD_DATA_reg[3]/C
    SLICE_X12Y61         FDRE (Prop_fdre_C_Q)         0.478     0.478 r  U2/LCD_DATA_reg[3]/Q
                         net (fo=1, routed)           3.831     4.309    LCD_DATA_OBUF[3]
    T11                  OBUF (Prop_obuf_I_O)         3.713     8.022 r  LCD_DATA_OBUF[3]_inst/O
                         net (fo=0)                   0.000     8.022    LCD_DATA[3]
    T11                                                               r  LCD_DATA[3] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 U2/LCD_RS_reg/C
                            (rising edge-triggered cell FDCE)
  Destination:            LCD_RS
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        7.649ns  (logic 4.003ns (52.336%)  route 3.646ns (47.664%))
  Logic Levels:           2  (FDCE=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X13Y63         FDCE                         0.000     0.000 r  U2/LCD_RS_reg/C
    SLICE_X13Y63         FDCE (Prop_fdce_C_Q)         0.456     0.456 r  U2/LCD_RS_reg/Q
                         net (fo=1, routed)           3.646     4.102    LCD_RS_OBUF
    V15                  OBUF (Prop_obuf_I_O)         3.547     7.649 r  LCD_RS_OBUF_inst/O
                         net (fo=0)                   0.000     7.649    LCD_RS
    V15                                                               r  LCD_RS (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 U2/LCD_DATA_reg[1]/C
                            (rising edge-triggered cell FDRE)
  Destination:            LCD_DATA[1]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        7.171ns  (logic 4.184ns (58.342%)  route 2.987ns (41.658%))
  Logic Levels:           2  (FDRE=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X12Y61         FDRE                         0.000     0.000 r  U2/LCD_DATA_reg[1]/C
    SLICE_X12Y61         FDRE (Prop_fdre_C_Q)         0.478     0.478 r  U2/LCD_DATA_reg[1]/Q
                         net (fo=1, routed)           2.987     3.465    LCD_DATA_OBUF[1]
    P14                  OBUF (Prop_obuf_I_O)         3.706     7.171 r  LCD_DATA_OBUF[1]_inst/O
                         net (fo=0)                   0.000     7.171    LCD_DATA[1]
    P14                                                               r  LCD_DATA[1] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 U2/LCD_DATA_reg[0]/C
                            (rising edge-triggered cell FDRE)
  Destination:            LCD_DATA[0]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        7.157ns  (logic 4.064ns (56.787%)  route 3.093ns (43.213%))
  Logic Levels:           2  (FDRE=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X12Y61         FDRE                         0.000     0.000 r  U2/LCD_DATA_reg[0]/C
    SLICE_X12Y61         FDRE (Prop_fdre_C_Q)         0.518     0.518 r  U2/LCD_DATA_reg[0]/Q
                         net (fo=1, routed)           3.093     3.611    LCD_DATA_OBUF[0]
    V16                  OBUF (Prop_obuf_I_O)         3.546     7.157 r  LCD_DATA_OBUF[0]_inst/O
                         net (fo=0)                   0.000     7.157    LCD_DATA[0]
    V16                                                               r  LCD_DATA[0] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 U2/LCD_E_reg/C
                            (rising edge-triggered cell FDPE)
  Destination:            LCD_E
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        7.115ns  (logic 3.993ns (56.126%)  route 3.122ns (43.874%))
  Logic Levels:           2  (FDPE=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X13Y62         FDPE                         0.000     0.000 r  U2/LCD_E_reg/C
    SLICE_X13Y62         FDPE (Prop_fdpe_C_Q)         0.456     0.456 r  U2/LCD_E_reg/Q
                         net (fo=1, routed)           3.122     3.578    LCD_E_OBUF
    U16                  OBUF (Prop_obuf_I_O)         3.537     7.115 r  LCD_E_OBUF_inst/O
                         net (fo=0)                   0.000     7.115    LCD_E
    U16                                                               r  LCD_E (OUT)
  -------------------------------------------------------------------    -------------------





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 U2/LCD_DATA_VALUE_reg[1]/C
                            (rising edge-triggered cell FDCE)
  Destination:            U2/LCD_DATA_reg[1]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.276ns  (logic 0.189ns (68.452%)  route 0.087ns (31.548%))
  Logic Levels:           2  (FDCE=1 LUT3=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X13Y61         FDCE                         0.000     0.000 r  U2/LCD_DATA_VALUE_reg[1]/C
    SLICE_X13Y61         FDCE (Prop_fdce_C_Q)         0.141     0.141 r  U2/LCD_DATA_VALUE_reg[1]/Q
                         net (fo=1, routed)           0.087     0.228    U2/LCD_DATA_VALUE_reg_n_0_[1]
    SLICE_X12Y61         LUT3 (Prop_lut3_I0_O)        0.048     0.276 r  U2/LCD_DATA[1]_i_1/O
                         net (fo=1, routed)           0.000     0.276    U2/LCD_DATA[1]_i_1_n_0
    SLICE_X12Y61         FDRE                                         r  U2/LCD_DATA_reg[1]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 U2/char_no_reg[5]/C
                            (rising edge-triggered cell FDCE)
  Destination:            U2/znak_reg[6]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.303ns  (logic 0.209ns (68.884%)  route 0.094ns (31.116%))
  Logic Levels:           2  (FDCE=1 LUT6=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y62          FDCE                         0.000     0.000 r  U2/char_no_reg[5]/C
    SLICE_X6Y62          FDCE (Prop_fdce_C_Q)         0.164     0.164 f  U2/char_no_reg[5]/Q
                         net (fo=9, routed)           0.094     0.258    U2/char_no_reg_n_0_[5]
    SLICE_X7Y62          LUT6 (Prop_lut6_I1_O)        0.045     0.303 r  U2/znak[6]_i_1/O
                         net (fo=1, routed)           0.000     0.303    U2/znak[6]_i_1_n_0
    SLICE_X7Y62          FDPE                                         r  U2/znak_reg[6]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 U2/char_no_reg[3]/C
                            (rising edge-triggered cell FDCE)
  Destination:            U2/char_no_reg[5]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.311ns  (logic 0.186ns (59.721%)  route 0.125ns (40.279%))
  Logic Levels:           2  (FDCE=1 LUT6=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y62          FDCE                         0.000     0.000 r  U2/char_no_reg[3]/C
    SLICE_X7Y62          FDCE (Prop_fdce_C_Q)         0.141     0.141 r  U2/char_no_reg[3]/Q
                         net (fo=7, routed)           0.125     0.266    U2/char_no_reg_n_0_[3]
    SLICE_X6Y62          LUT6 (Prop_lut6_I4_O)        0.045     0.311 r  U2/char_no[5]_i_2/O
                         net (fo=1, routed)           0.000     0.311    U2/char_no[5]_i_2_n_0
    SLICE_X6Y62          FDCE                                         r  U2/char_no_reg[5]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 U2/LCD_DATA_VALUE_reg[2]/C
                            (rising edge-triggered cell FDCE)
  Destination:            U2/LCD_DATA_reg[2]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.325ns  (logic 0.186ns (57.212%)  route 0.139ns (42.788%))
  Logic Levels:           2  (FDCE=1 LUT3=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X13Y61         FDCE                         0.000     0.000 r  U2/LCD_DATA_VALUE_reg[2]/C
    SLICE_X13Y61         FDCE (Prop_fdce_C_Q)         0.141     0.141 r  U2/LCD_DATA_VALUE_reg[2]/Q
                         net (fo=1, routed)           0.139     0.280    U2/LCD_DATA_VALUE_reg_n_0_[2]
    SLICE_X12Y61         LUT3 (Prop_lut3_I0_O)        0.045     0.325 r  U2/LCD_DATA[2]_i_1/O
                         net (fo=1, routed)           0.000     0.325    U2/LCD_DATA[2]_i_1_n_0
    SLICE_X12Y61         FDRE                                         r  U2/LCD_DATA_reg[2]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 U2/char_no_reg[2]/C
                            (rising edge-triggered cell FDCE)
  Destination:            U2/znak_reg[2]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.332ns  (logic 0.186ns (56.061%)  route 0.146ns (43.939%))
  Logic Levels:           2  (FDCE=1 LUT5=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y60          FDCE                         0.000     0.000 r  U2/char_no_reg[2]/C
    SLICE_X7Y60          FDCE (Prop_fdce_C_Q)         0.141     0.141 f  U2/char_no_reg[2]/Q
                         net (fo=13, routed)          0.146     0.287    U2/char_no_reg_n_0_[2]
    SLICE_X6Y60          LUT5 (Prop_lut5_I2_O)        0.045     0.332 r  U2/znak[2]_i_1/O
                         net (fo=1, routed)           0.000     0.332    U2/znak[2]_i_1_n_0
    SLICE_X6Y60          FDCE                                         r  U2/znak_reg[2]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 U2/char_no_reg[2]/C
                            (rising edge-triggered cell FDCE)
  Destination:            U2/znak_reg[3]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.336ns  (logic 0.186ns (55.394%)  route 0.150ns (44.606%))
  Logic Levels:           2  (FDCE=1 LUT5=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y60          FDCE                         0.000     0.000 r  U2/char_no_reg[2]/C
    SLICE_X7Y60          FDCE (Prop_fdce_C_Q)         0.141     0.141 r  U2/char_no_reg[2]/Q
                         net (fo=13, routed)          0.150     0.291    U2/char_no_reg_n_0_[2]
    SLICE_X6Y60          LUT5 (Prop_lut5_I1_O)        0.045     0.336 r  U2/znak[3]_i_1/O
                         net (fo=1, routed)           0.000     0.336    U2/znak[3]_i_1_n_0
    SLICE_X6Y60          FDPE                                         r  U2/znak_reg[3]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 U2/char_no_reg[3]/C
                            (rising edge-triggered cell FDCE)
  Destination:            U2/znak_reg[5]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.342ns  (logic 0.186ns (54.456%)  route 0.156ns (45.544%))
  Logic Levels:           2  (FDCE=1 LUT6=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y62          FDCE                         0.000     0.000 r  U2/char_no_reg[3]/C
    SLICE_X7Y62          FDCE (Prop_fdce_C_Q)         0.141     0.141 r  U2/char_no_reg[3]/Q
                         net (fo=7, routed)           0.156     0.297    U2/char_no_reg_n_0_[3]
    SLICE_X7Y62          LUT6 (Prop_lut6_I3_O)        0.045     0.342 r  U2/znak[5]_i_1/O
                         net (fo=1, routed)           0.000     0.342    U2/znak[5]_i_1_n_0
    SLICE_X7Y62          FDCE                                         r  U2/znak_reg[5]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 U2/state_reg[1]/C
                            (rising edge-triggered cell FDCE)
  Destination:            U2/LCD_RS_reg/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.353ns  (logic 0.212ns (60.129%)  route 0.141ns (39.871%))
  Logic Levels:           2  (FDCE=1 LUT5=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X12Y63         FDCE                         0.000     0.000 r  U2/state_reg[1]/C
    SLICE_X12Y63         FDCE (Prop_fdce_C_Q)         0.164     0.164 r  U2/state_reg[1]/Q
                         net (fo=34, routed)          0.141     0.305    U2/state_reg_n_0_[1]
    SLICE_X13Y63         LUT5 (Prop_lut5_I1_O)        0.048     0.353 r  U2/LCD_RS_i_2/O
                         net (fo=1, routed)           0.000     0.353    U2/LCD_RS_i_2_n_0
    SLICE_X13Y63         FDCE                                         r  U2/LCD_RS_reg/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 U2/reset_cnt_reg[0]/C
                            (rising edge-triggered cell FDRE)
  Destination:            U2/reset_cnt_reg[1]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.361ns  (logic 0.183ns (50.678%)  route 0.178ns (49.322%))
  Logic Levels:           2  (FDRE=1 LUT2=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X13Y65         FDRE                         0.000     0.000 r  U2/reset_cnt_reg[0]/C
    SLICE_X13Y65         FDRE (Prop_fdre_C_Q)         0.141     0.141 r  U2/reset_cnt_reg[0]/Q
                         net (fo=5, routed)           0.178     0.319    U2/reset_cnt_reg[0]
    SLICE_X13Y65         LUT2 (Prop_lut2_I1_O)        0.042     0.361 r  U2/reset_cnt[1]_i_1/O
                         net (fo=1, routed)           0.000     0.361    U2/plusOp[1]
    SLICE_X13Y65         FDRE                                         r  U2/reset_cnt_reg[1]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 U2/reset_cnt_reg[0]/C
                            (rising edge-triggered cell FDRE)
  Destination:            U2/reset_cnt_reg[0]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.364ns  (logic 0.186ns (51.084%)  route 0.178ns (48.916%))
  Logic Levels:           2  (FDRE=1 LUT1=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X13Y65         FDRE                         0.000     0.000 r  U2/reset_cnt_reg[0]/C
    SLICE_X13Y65         FDRE (Prop_fdre_C_Q)         0.141     0.141 f  U2/reset_cnt_reg[0]/Q
                         net (fo=5, routed)           0.178     0.319    U2/reset_cnt_reg[0]
    SLICE_X13Y65         LUT1 (Prop_lut1_I0_O)        0.045     0.364 r  U2/reset_cnt[0]_i_1/O
                         net (fo=1, routed)           0.000     0.364    U2/reset_cnt[0]_i_1_n_0
    SLICE_X13Y65         FDRE                                         r  U2/reset_cnt_reg[0]/D
  -------------------------------------------------------------------    -------------------





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  sys_clk_pin
  To Clock:  

Max Delay            92 Endpoints
Min Delay            92 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 spi_master_inst/miso_buffer_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            U2/temperature_int_reg[19]_rep__1/D
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        21.098ns  (logic 10.122ns (47.975%)  route 10.976ns (52.025%))
  Logic Levels:           23  (CARRY4=16 DSP48E1=1 LUT2=1 LUT3=1 LUT4=1 LUT5=2 LUT6=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  Clock100MHz (IN)
                         net (fo=0)                   0.000     0.000    Clock100MHz
    E3                   IBUF (Prop_ibuf_I_O)         1.489     1.489 r  Clock100MHz_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.455    Clock100MHz_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.551 r  Clock100MHz_IBUF_BUFG_inst/O
                         net (fo=110, routed)         1.554     5.106    spi_master_inst/Clock100MHz_IBUF_BUFG
    SLICE_X13Y22         FDRE                                         r  spi_master_inst/miso_buffer_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X13Y22         FDRE (Prop_fdre_C_Q)         0.456     5.562 r  spi_master_inst/miso_buffer_reg[4]/Q
                         net (fo=1, routed)           0.900     6.462    U2/Q[4]
    DSP48_X0Y10          DSP48E1 (Prop_dsp48e1_B[4]_P[21])
                                                      3.656    10.118 r  U2/temperature_int2/P[21]
                         net (fo=6, routed)           1.857    11.975    U2/temperature_int2_n_84
    SLICE_X11Y27         CARRY4 (Prop_carry4_DI[2]_CO[3])
                                                      0.398    12.373 r  U2/temperature_int_reg[1]_i_6/CO[3]
                         net (fo=1, routed)           0.000    12.373    U2/temperature_int_reg[1]_i_6_n_0
    SLICE_X11Y28         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    12.487 r  U2/temperature_int_reg[1]_i_2/CO[3]
                         net (fo=1, routed)           0.000    12.487    U2/temperature_int_reg[1]_i_2_n_0
    SLICE_X11Y29         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313    12.800 r  U2/temperature_int_reg[9]_i_7/O[3]
                         net (fo=14, routed)          1.668    14.468    U2/temperature_int_reg[9]_i_7_n_4
    SLICE_X15Y33         LUT2 (Prop_lut2_I1_O)        0.306    14.774 r  U2/temperature_int[1]_i_245/O
                         net (fo=1, routed)           0.000    14.774    U2/temperature_int[1]_i_245_n_0
    SLICE_X15Y33         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.398    15.172 r  U2/temperature_int_reg[1]_i_200/CO[3]
                         net (fo=1, routed)           0.000    15.172    U2/temperature_int_reg[1]_i_200_n_0
    SLICE_X15Y34         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222    15.394 r  U2/temperature_int_reg[1]_i_158/O[0]
                         net (fo=3, routed)           1.152    16.546    U2/temperature_int_reg[1]_i_158_n_7
    SLICE_X15Y31         LUT3 (Prop_lut3_I2_O)        0.299    16.845 r  U2/temperature_int[1]_i_199/O
                         net (fo=2, routed)           1.306    18.151    U2/temperature_int[1]_i_199_n_0
    SLICE_X14Y24         LUT5 (Prop_lut5_I1_O)        0.150    18.301 r  U2/temperature_int[1]_i_149/O
                         net (fo=2, routed)           1.156    19.457    U2/temperature_int[1]_i_149_n_0
    SLICE_X14Y27         LUT6 (Prop_lut6_I0_O)        0.328    19.785 r  U2/temperature_int[1]_i_153/O
                         net (fo=1, routed)           0.000    19.785    U2/temperature_int[1]_i_153_n_0
    SLICE_X14Y27         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.376    20.161 r  U2/temperature_int_reg[1]_i_106/CO[3]
                         net (fo=1, routed)           0.000    20.161    U2/temperature_int_reg[1]_i_106_n_0
    SLICE_X14Y28         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    20.278 r  U2/temperature_int_reg[1]_i_65/CO[3]
                         net (fo=1, routed)           0.000    20.278    U2/temperature_int_reg[1]_i_65_n_0
    SLICE_X14Y29         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    20.395 r  U2/temperature_int_reg[1]_i_35/CO[3]
                         net (fo=1, routed)           0.000    20.395    U2/temperature_int_reg[1]_i_35_n_0
    SLICE_X14Y30         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323    20.718 r  U2/temperature_int_reg[1]_i_16/O[1]
                         net (fo=3, routed)           0.990    21.708    U2/temperature_int_reg[1]_i_16_n_6
    SLICE_X12Y30         LUT4 (Prop_lut4_I2_O)        0.306    22.014 r  U2/temperature_int[1]_i_33/O
                         net (fo=1, routed)           0.000    22.014    U2/temperature_int[1]_i_33_n_0
    SLICE_X12Y30         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    22.547 r  U2/temperature_int_reg[1]_i_11/CO[3]
                         net (fo=1, routed)           0.000    22.547    U2/temperature_int_reg[1]_i_11_n_0
    SLICE_X12Y31         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    22.704 r  U2/temperature_int_reg[1]_i_3/CO[1]
                         net (fo=19, routed)          1.218    23.922    U2/temperature_int_reg[1]_i_3_n_2
    SLICE_X10Y29         LUT5 (Prop_lut5_I3_O)        0.332    24.254 r  U2/temperature_int[5]_i_4/O
                         net (fo=1, routed)           0.000    24.254    U2/temperature_int[5]_i_4_n_0
    SLICE_X10Y29         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    24.787 r  U2/temperature_int_reg[5]_i_1/CO[3]
                         net (fo=1, routed)           0.000    24.787    U2/temperature_int_reg[5]_i_1_n_0
    SLICE_X10Y30         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    24.904 r  U2/temperature_int_reg[9]_i_1/CO[3]
                         net (fo=1, routed)           0.000    24.904    U2/temperature_int_reg[9]_i_1_n_0
    SLICE_X10Y31         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    25.021 r  U2/temperature_int_reg[13]_i_1/CO[3]
                         net (fo=1, routed)           0.000    25.021    U2/temperature_int_reg[13]_i_1_n_0
    SLICE_X10Y32         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    25.138 r  U2/temperature_int_reg[17]_i_1/CO[3]
                         net (fo=1, routed)           0.000    25.138    U2/temperature_int_reg[17]_i_1_n_0
    SLICE_X10Y33         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.337    25.475 r  U2/temperature_int_reg[19]_i_2/O[1]
                         net (fo=4, routed)           0.729    26.204    U2/temperature_int0[19]
    SLICE_X10Y36         FDRE                                         r  U2/temperature_int_reg[19]_rep__1/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 spi_master_inst/miso_buffer_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            U2/temperature_int_reg[19]_rep/D
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        21.087ns  (logic 10.122ns (48.000%)  route 10.965ns (52.000%))
  Logic Levels:           23  (CARRY4=16 DSP48E1=1 LUT2=1 LUT3=1 LUT4=1 LUT5=2 LUT6=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  Clock100MHz (IN)
                         net (fo=0)                   0.000     0.000    Clock100MHz
    E3                   IBUF (Prop_ibuf_I_O)         1.489     1.489 r  Clock100MHz_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.455    Clock100MHz_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.551 r  Clock100MHz_IBUF_BUFG_inst/O
                         net (fo=110, routed)         1.554     5.106    spi_master_inst/Clock100MHz_IBUF_BUFG
    SLICE_X13Y22         FDRE                                         r  spi_master_inst/miso_buffer_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X13Y22         FDRE (Prop_fdre_C_Q)         0.456     5.562 r  spi_master_inst/miso_buffer_reg[4]/Q
                         net (fo=1, routed)           0.900     6.462    U2/Q[4]
    DSP48_X0Y10          DSP48E1 (Prop_dsp48e1_B[4]_P[21])
                                                      3.656    10.118 r  U2/temperature_int2/P[21]
                         net (fo=6, routed)           1.857    11.975    U2/temperature_int2_n_84
    SLICE_X11Y27         CARRY4 (Prop_carry4_DI[2]_CO[3])
                                                      0.398    12.373 r  U2/temperature_int_reg[1]_i_6/CO[3]
                         net (fo=1, routed)           0.000    12.373    U2/temperature_int_reg[1]_i_6_n_0
    SLICE_X11Y28         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    12.487 r  U2/temperature_int_reg[1]_i_2/CO[3]
                         net (fo=1, routed)           0.000    12.487    U2/temperature_int_reg[1]_i_2_n_0
    SLICE_X11Y29         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313    12.800 r  U2/temperature_int_reg[9]_i_7/O[3]
                         net (fo=14, routed)          1.668    14.468    U2/temperature_int_reg[9]_i_7_n_4
    SLICE_X15Y33         LUT2 (Prop_lut2_I1_O)        0.306    14.774 r  U2/temperature_int[1]_i_245/O
                         net (fo=1, routed)           0.000    14.774    U2/temperature_int[1]_i_245_n_0
    SLICE_X15Y33         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.398    15.172 r  U2/temperature_int_reg[1]_i_200/CO[3]
                         net (fo=1, routed)           0.000    15.172    U2/temperature_int_reg[1]_i_200_n_0
    SLICE_X15Y34         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222    15.394 r  U2/temperature_int_reg[1]_i_158/O[0]
                         net (fo=3, routed)           1.152    16.546    U2/temperature_int_reg[1]_i_158_n_7
    SLICE_X15Y31         LUT3 (Prop_lut3_I2_O)        0.299    16.845 r  U2/temperature_int[1]_i_199/O
                         net (fo=2, routed)           1.306    18.151    U2/temperature_int[1]_i_199_n_0
    SLICE_X14Y24         LUT5 (Prop_lut5_I1_O)        0.150    18.301 r  U2/temperature_int[1]_i_149/O
                         net (fo=2, routed)           1.156    19.457    U2/temperature_int[1]_i_149_n_0
    SLICE_X14Y27         LUT6 (Prop_lut6_I0_O)        0.328    19.785 r  U2/temperature_int[1]_i_153/O
                         net (fo=1, routed)           0.000    19.785    U2/temperature_int[1]_i_153_n_0
    SLICE_X14Y27         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.376    20.161 r  U2/temperature_int_reg[1]_i_106/CO[3]
                         net (fo=1, routed)           0.000    20.161    U2/temperature_int_reg[1]_i_106_n_0
    SLICE_X14Y28         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    20.278 r  U2/temperature_int_reg[1]_i_65/CO[3]
                         net (fo=1, routed)           0.000    20.278    U2/temperature_int_reg[1]_i_65_n_0
    SLICE_X14Y29         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    20.395 r  U2/temperature_int_reg[1]_i_35/CO[3]
                         net (fo=1, routed)           0.000    20.395    U2/temperature_int_reg[1]_i_35_n_0
    SLICE_X14Y30         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323    20.718 r  U2/temperature_int_reg[1]_i_16/O[1]
                         net (fo=3, routed)           0.990    21.708    U2/temperature_int_reg[1]_i_16_n_6
    SLICE_X12Y30         LUT4 (Prop_lut4_I2_O)        0.306    22.014 r  U2/temperature_int[1]_i_33/O
                         net (fo=1, routed)           0.000    22.014    U2/temperature_int[1]_i_33_n_0
    SLICE_X12Y30         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    22.547 r  U2/temperature_int_reg[1]_i_11/CO[3]
                         net (fo=1, routed)           0.000    22.547    U2/temperature_int_reg[1]_i_11_n_0
    SLICE_X12Y31         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    22.704 r  U2/temperature_int_reg[1]_i_3/CO[1]
                         net (fo=19, routed)          1.218    23.922    U2/temperature_int_reg[1]_i_3_n_2
    SLICE_X10Y29         LUT5 (Prop_lut5_I3_O)        0.332    24.254 r  U2/temperature_int[5]_i_4/O
                         net (fo=1, routed)           0.000    24.254    U2/temperature_int[5]_i_4_n_0
    SLICE_X10Y29         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    24.787 r  U2/temperature_int_reg[5]_i_1/CO[3]
                         net (fo=1, routed)           0.000    24.787    U2/temperature_int_reg[5]_i_1_n_0
    SLICE_X10Y30         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    24.904 r  U2/temperature_int_reg[9]_i_1/CO[3]
                         net (fo=1, routed)           0.000    24.904    U2/temperature_int_reg[9]_i_1_n_0
    SLICE_X10Y31         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    25.021 r  U2/temperature_int_reg[13]_i_1/CO[3]
                         net (fo=1, routed)           0.000    25.021    U2/temperature_int_reg[13]_i_1_n_0
    SLICE_X10Y32         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    25.138 r  U2/temperature_int_reg[17]_i_1/CO[3]
                         net (fo=1, routed)           0.000    25.138    U2/temperature_int_reg[17]_i_1_n_0
    SLICE_X10Y33         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.337    25.475 r  U2/temperature_int_reg[19]_i_2/O[1]
                         net (fo=4, routed)           0.718    26.193    U2/temperature_int0[19]
    SLICE_X10Y36         FDRE                                         r  U2/temperature_int_reg[19]_rep/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 spi_master_inst/miso_buffer_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            U2/temperature_int_reg[19]_rep__0/D
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        20.854ns  (logic 10.122ns (48.537%)  route 10.732ns (51.463%))
  Logic Levels:           23  (CARRY4=16 DSP48E1=1 LUT2=1 LUT3=1 LUT4=1 LUT5=2 LUT6=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  Clock100MHz (IN)
                         net (fo=0)                   0.000     0.000    Clock100MHz
    E3                   IBUF (Prop_ibuf_I_O)         1.489     1.489 r  Clock100MHz_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.455    Clock100MHz_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.551 r  Clock100MHz_IBUF_BUFG_inst/O
                         net (fo=110, routed)         1.554     5.106    spi_master_inst/Clock100MHz_IBUF_BUFG
    SLICE_X13Y22         FDRE                                         r  spi_master_inst/miso_buffer_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X13Y22         FDRE (Prop_fdre_C_Q)         0.456     5.562 r  spi_master_inst/miso_buffer_reg[4]/Q
                         net (fo=1, routed)           0.900     6.462    U2/Q[4]
    DSP48_X0Y10          DSP48E1 (Prop_dsp48e1_B[4]_P[21])
                                                      3.656    10.118 r  U2/temperature_int2/P[21]
                         net (fo=6, routed)           1.857    11.975    U2/temperature_int2_n_84
    SLICE_X11Y27         CARRY4 (Prop_carry4_DI[2]_CO[3])
                                                      0.398    12.373 r  U2/temperature_int_reg[1]_i_6/CO[3]
                         net (fo=1, routed)           0.000    12.373    U2/temperature_int_reg[1]_i_6_n_0
    SLICE_X11Y28         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    12.487 r  U2/temperature_int_reg[1]_i_2/CO[3]
                         net (fo=1, routed)           0.000    12.487    U2/temperature_int_reg[1]_i_2_n_0
    SLICE_X11Y29         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313    12.800 r  U2/temperature_int_reg[9]_i_7/O[3]
                         net (fo=14, routed)          1.668    14.468    U2/temperature_int_reg[9]_i_7_n_4
    SLICE_X15Y33         LUT2 (Prop_lut2_I1_O)        0.306    14.774 r  U2/temperature_int[1]_i_245/O
                         net (fo=1, routed)           0.000    14.774    U2/temperature_int[1]_i_245_n_0
    SLICE_X15Y33         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.398    15.172 r  U2/temperature_int_reg[1]_i_200/CO[3]
                         net (fo=1, routed)           0.000    15.172    U2/temperature_int_reg[1]_i_200_n_0
    SLICE_X15Y34         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222    15.394 r  U2/temperature_int_reg[1]_i_158/O[0]
                         net (fo=3, routed)           1.152    16.546    U2/temperature_int_reg[1]_i_158_n_7
    SLICE_X15Y31         LUT3 (Prop_lut3_I2_O)        0.299    16.845 r  U2/temperature_int[1]_i_199/O
                         net (fo=2, routed)           1.306    18.151    U2/temperature_int[1]_i_199_n_0
    SLICE_X14Y24         LUT5 (Prop_lut5_I1_O)        0.150    18.301 r  U2/temperature_int[1]_i_149/O
                         net (fo=2, routed)           1.156    19.457    U2/temperature_int[1]_i_149_n_0
    SLICE_X14Y27         LUT6 (Prop_lut6_I0_O)        0.328    19.785 r  U2/temperature_int[1]_i_153/O
                         net (fo=1, routed)           0.000    19.785    U2/temperature_int[1]_i_153_n_0
    SLICE_X14Y27         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.376    20.161 r  U2/temperature_int_reg[1]_i_106/CO[3]
                         net (fo=1, routed)           0.000    20.161    U2/temperature_int_reg[1]_i_106_n_0
    SLICE_X14Y28         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    20.278 r  U2/temperature_int_reg[1]_i_65/CO[3]
                         net (fo=1, routed)           0.000    20.278    U2/temperature_int_reg[1]_i_65_n_0
    SLICE_X14Y29         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    20.395 r  U2/temperature_int_reg[1]_i_35/CO[3]
                         net (fo=1, routed)           0.000    20.395    U2/temperature_int_reg[1]_i_35_n_0
    SLICE_X14Y30         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323    20.718 r  U2/temperature_int_reg[1]_i_16/O[1]
                         net (fo=3, routed)           0.990    21.708    U2/temperature_int_reg[1]_i_16_n_6
    SLICE_X12Y30         LUT4 (Prop_lut4_I2_O)        0.306    22.014 r  U2/temperature_int[1]_i_33/O
                         net (fo=1, routed)           0.000    22.014    U2/temperature_int[1]_i_33_n_0
    SLICE_X12Y30         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    22.547 r  U2/temperature_int_reg[1]_i_11/CO[3]
                         net (fo=1, routed)           0.000    22.547    U2/temperature_int_reg[1]_i_11_n_0
    SLICE_X12Y31         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    22.704 r  U2/temperature_int_reg[1]_i_3/CO[1]
                         net (fo=19, routed)          1.218    23.922    U2/temperature_int_reg[1]_i_3_n_2
    SLICE_X10Y29         LUT5 (Prop_lut5_I3_O)        0.332    24.254 r  U2/temperature_int[5]_i_4/O
                         net (fo=1, routed)           0.000    24.254    U2/temperature_int[5]_i_4_n_0
    SLICE_X10Y29         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    24.787 r  U2/temperature_int_reg[5]_i_1/CO[3]
                         net (fo=1, routed)           0.000    24.787    U2/temperature_int_reg[5]_i_1_n_0
    SLICE_X10Y30         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    24.904 r  U2/temperature_int_reg[9]_i_1/CO[3]
                         net (fo=1, routed)           0.000    24.904    U2/temperature_int_reg[9]_i_1_n_0
    SLICE_X10Y31         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    25.021 r  U2/temperature_int_reg[13]_i_1/CO[3]
                         net (fo=1, routed)           0.000    25.021    U2/temperature_int_reg[13]_i_1_n_0
    SLICE_X10Y32         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    25.138 r  U2/temperature_int_reg[17]_i_1/CO[3]
                         net (fo=1, routed)           0.000    25.138    U2/temperature_int_reg[17]_i_1_n_0
    SLICE_X10Y33         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.337    25.475 r  U2/temperature_int_reg[19]_i_2/O[1]
                         net (fo=4, routed)           0.485    25.960    U2/temperature_int0[19]
    SLICE_X10Y35         FDRE                                         r  U2/temperature_int_reg[19]_rep__0/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 spi_master_inst/miso_buffer_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            U2/temperature_int_reg[19]/D
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        20.370ns  (logic 10.122ns (49.692%)  route 10.248ns (50.308%))
  Logic Levels:           23  (CARRY4=16 DSP48E1=1 LUT2=1 LUT3=1 LUT4=1 LUT5=2 LUT6=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  Clock100MHz (IN)
                         net (fo=0)                   0.000     0.000    Clock100MHz
    E3                   IBUF (Prop_ibuf_I_O)         1.489     1.489 r  Clock100MHz_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.455    Clock100MHz_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.551 r  Clock100MHz_IBUF_BUFG_inst/O
                         net (fo=110, routed)         1.554     5.106    spi_master_inst/Clock100MHz_IBUF_BUFG
    SLICE_X13Y22         FDRE                                         r  spi_master_inst/miso_buffer_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X13Y22         FDRE (Prop_fdre_C_Q)         0.456     5.562 r  spi_master_inst/miso_buffer_reg[4]/Q
                         net (fo=1, routed)           0.900     6.462    U2/Q[4]
    DSP48_X0Y10          DSP48E1 (Prop_dsp48e1_B[4]_P[21])
                                                      3.656    10.118 r  U2/temperature_int2/P[21]
                         net (fo=6, routed)           1.857    11.975    U2/temperature_int2_n_84
    SLICE_X11Y27         CARRY4 (Prop_carry4_DI[2]_CO[3])
                                                      0.398    12.373 r  U2/temperature_int_reg[1]_i_6/CO[3]
                         net (fo=1, routed)           0.000    12.373    U2/temperature_int_reg[1]_i_6_n_0
    SLICE_X11Y28         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    12.487 r  U2/temperature_int_reg[1]_i_2/CO[3]
                         net (fo=1, routed)           0.000    12.487    U2/temperature_int_reg[1]_i_2_n_0
    SLICE_X11Y29         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313    12.800 r  U2/temperature_int_reg[9]_i_7/O[3]
                         net (fo=14, routed)          1.668    14.468    U2/temperature_int_reg[9]_i_7_n_4
    SLICE_X15Y33         LUT2 (Prop_lut2_I1_O)        0.306    14.774 r  U2/temperature_int[1]_i_245/O
                         net (fo=1, routed)           0.000    14.774    U2/temperature_int[1]_i_245_n_0
    SLICE_X15Y33         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.398    15.172 r  U2/temperature_int_reg[1]_i_200/CO[3]
                         net (fo=1, routed)           0.000    15.172    U2/temperature_int_reg[1]_i_200_n_0
    SLICE_X15Y34         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222    15.394 r  U2/temperature_int_reg[1]_i_158/O[0]
                         net (fo=3, routed)           1.152    16.546    U2/temperature_int_reg[1]_i_158_n_7
    SLICE_X15Y31         LUT3 (Prop_lut3_I2_O)        0.299    16.845 r  U2/temperature_int[1]_i_199/O
                         net (fo=2, routed)           1.306    18.151    U2/temperature_int[1]_i_199_n_0
    SLICE_X14Y24         LUT5 (Prop_lut5_I1_O)        0.150    18.301 r  U2/temperature_int[1]_i_149/O
                         net (fo=2, routed)           1.156    19.457    U2/temperature_int[1]_i_149_n_0
    SLICE_X14Y27         LUT6 (Prop_lut6_I0_O)        0.328    19.785 r  U2/temperature_int[1]_i_153/O
                         net (fo=1, routed)           0.000    19.785    U2/temperature_int[1]_i_153_n_0
    SLICE_X14Y27         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.376    20.161 r  U2/temperature_int_reg[1]_i_106/CO[3]
                         net (fo=1, routed)           0.000    20.161    U2/temperature_int_reg[1]_i_106_n_0
    SLICE_X14Y28         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    20.278 r  U2/temperature_int_reg[1]_i_65/CO[3]
                         net (fo=1, routed)           0.000    20.278    U2/temperature_int_reg[1]_i_65_n_0
    SLICE_X14Y29         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    20.395 r  U2/temperature_int_reg[1]_i_35/CO[3]
                         net (fo=1, routed)           0.000    20.395    U2/temperature_int_reg[1]_i_35_n_0
    SLICE_X14Y30         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323    20.718 r  U2/temperature_int_reg[1]_i_16/O[1]
                         net (fo=3, routed)           0.990    21.708    U2/temperature_int_reg[1]_i_16_n_6
    SLICE_X12Y30         LUT4 (Prop_lut4_I2_O)        0.306    22.014 r  U2/temperature_int[1]_i_33/O
                         net (fo=1, routed)           0.000    22.014    U2/temperature_int[1]_i_33_n_0
    SLICE_X12Y30         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    22.547 r  U2/temperature_int_reg[1]_i_11/CO[3]
                         net (fo=1, routed)           0.000    22.547    U2/temperature_int_reg[1]_i_11_n_0
    SLICE_X12Y31         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    22.704 r  U2/temperature_int_reg[1]_i_3/CO[1]
                         net (fo=19, routed)          1.218    23.922    U2/temperature_int_reg[1]_i_3_n_2
    SLICE_X10Y29         LUT5 (Prop_lut5_I3_O)        0.332    24.254 r  U2/temperature_int[5]_i_4/O
                         net (fo=1, routed)           0.000    24.254    U2/temperature_int[5]_i_4_n_0
    SLICE_X10Y29         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    24.787 r  U2/temperature_int_reg[5]_i_1/CO[3]
                         net (fo=1, routed)           0.000    24.787    U2/temperature_int_reg[5]_i_1_n_0
    SLICE_X10Y30         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    24.904 r  U2/temperature_int_reg[9]_i_1/CO[3]
                         net (fo=1, routed)           0.000    24.904    U2/temperature_int_reg[9]_i_1_n_0
    SLICE_X10Y31         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    25.021 r  U2/temperature_int_reg[13]_i_1/CO[3]
                         net (fo=1, routed)           0.000    25.021    U2/temperature_int_reg[13]_i_1_n_0
    SLICE_X10Y32         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    25.138 r  U2/temperature_int_reg[17]_i_1/CO[3]
                         net (fo=1, routed)           0.000    25.138    U2/temperature_int_reg[17]_i_1_n_0
    SLICE_X10Y33         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.337    25.475 r  U2/temperature_int_reg[19]_i_2/O[1]
                         net (fo=4, routed)           0.000    25.475    U2/temperature_int0[19]
    SLICE_X10Y33         FDRE                                         r  U2/temperature_int_reg[19]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 spi_master_inst/miso_buffer_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            U2/temperature_int_reg[18]/D
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        20.252ns  (logic 10.004ns (49.399%)  route 10.248ns (50.601%))
  Logic Levels:           23  (CARRY4=16 DSP48E1=1 LUT2=1 LUT3=1 LUT4=1 LUT5=2 LUT6=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  Clock100MHz (IN)
                         net (fo=0)                   0.000     0.000    Clock100MHz
    E3                   IBUF (Prop_ibuf_I_O)         1.489     1.489 r  Clock100MHz_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.455    Clock100MHz_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.551 r  Clock100MHz_IBUF_BUFG_inst/O
                         net (fo=110, routed)         1.554     5.106    spi_master_inst/Clock100MHz_IBUF_BUFG
    SLICE_X13Y22         FDRE                                         r  spi_master_inst/miso_buffer_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X13Y22         FDRE (Prop_fdre_C_Q)         0.456     5.562 r  spi_master_inst/miso_buffer_reg[4]/Q
                         net (fo=1, routed)           0.900     6.462    U2/Q[4]
    DSP48_X0Y10          DSP48E1 (Prop_dsp48e1_B[4]_P[21])
                                                      3.656    10.118 r  U2/temperature_int2/P[21]
                         net (fo=6, routed)           1.857    11.975    U2/temperature_int2_n_84
    SLICE_X11Y27         CARRY4 (Prop_carry4_DI[2]_CO[3])
                                                      0.398    12.373 r  U2/temperature_int_reg[1]_i_6/CO[3]
                         net (fo=1, routed)           0.000    12.373    U2/temperature_int_reg[1]_i_6_n_0
    SLICE_X11Y28         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    12.487 r  U2/temperature_int_reg[1]_i_2/CO[3]
                         net (fo=1, routed)           0.000    12.487    U2/temperature_int_reg[1]_i_2_n_0
    SLICE_X11Y29         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313    12.800 r  U2/temperature_int_reg[9]_i_7/O[3]
                         net (fo=14, routed)          1.668    14.468    U2/temperature_int_reg[9]_i_7_n_4
    SLICE_X15Y33         LUT2 (Prop_lut2_I1_O)        0.306    14.774 r  U2/temperature_int[1]_i_245/O
                         net (fo=1, routed)           0.000    14.774    U2/temperature_int[1]_i_245_n_0
    SLICE_X15Y33         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.398    15.172 r  U2/temperature_int_reg[1]_i_200/CO[3]
                         net (fo=1, routed)           0.000    15.172    U2/temperature_int_reg[1]_i_200_n_0
    SLICE_X15Y34         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222    15.394 r  U2/temperature_int_reg[1]_i_158/O[0]
                         net (fo=3, routed)           1.152    16.546    U2/temperature_int_reg[1]_i_158_n_7
    SLICE_X15Y31         LUT3 (Prop_lut3_I2_O)        0.299    16.845 r  U2/temperature_int[1]_i_199/O
                         net (fo=2, routed)           1.306    18.151    U2/temperature_int[1]_i_199_n_0
    SLICE_X14Y24         LUT5 (Prop_lut5_I1_O)        0.150    18.301 r  U2/temperature_int[1]_i_149/O
                         net (fo=2, routed)           1.156    19.457    U2/temperature_int[1]_i_149_n_0
    SLICE_X14Y27         LUT6 (Prop_lut6_I0_O)        0.328    19.785 r  U2/temperature_int[1]_i_153/O
                         net (fo=1, routed)           0.000    19.785    U2/temperature_int[1]_i_153_n_0
    SLICE_X14Y27         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.376    20.161 r  U2/temperature_int_reg[1]_i_106/CO[3]
                         net (fo=1, routed)           0.000    20.161    U2/temperature_int_reg[1]_i_106_n_0
    SLICE_X14Y28         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    20.278 r  U2/temperature_int_reg[1]_i_65/CO[3]
                         net (fo=1, routed)           0.000    20.278    U2/temperature_int_reg[1]_i_65_n_0
    SLICE_X14Y29         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    20.395 r  U2/temperature_int_reg[1]_i_35/CO[3]
                         net (fo=1, routed)           0.000    20.395    U2/temperature_int_reg[1]_i_35_n_0
    SLICE_X14Y30         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323    20.718 r  U2/temperature_int_reg[1]_i_16/O[1]
                         net (fo=3, routed)           0.990    21.708    U2/temperature_int_reg[1]_i_16_n_6
    SLICE_X12Y30         LUT4 (Prop_lut4_I2_O)        0.306    22.014 r  U2/temperature_int[1]_i_33/O
                         net (fo=1, routed)           0.000    22.014    U2/temperature_int[1]_i_33_n_0
    SLICE_X12Y30         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    22.547 r  U2/temperature_int_reg[1]_i_11/CO[3]
                         net (fo=1, routed)           0.000    22.547    U2/temperature_int_reg[1]_i_11_n_0
    SLICE_X12Y31         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    22.704 r  U2/temperature_int_reg[1]_i_3/CO[1]
                         net (fo=19, routed)          1.218    23.922    U2/temperature_int_reg[1]_i_3_n_2
    SLICE_X10Y29         LUT5 (Prop_lut5_I3_O)        0.332    24.254 r  U2/temperature_int[5]_i_4/O
                         net (fo=1, routed)           0.000    24.254    U2/temperature_int[5]_i_4_n_0
    SLICE_X10Y29         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    24.787 r  U2/temperature_int_reg[5]_i_1/CO[3]
                         net (fo=1, routed)           0.000    24.787    U2/temperature_int_reg[5]_i_1_n_0
    SLICE_X10Y30         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    24.904 r  U2/temperature_int_reg[9]_i_1/CO[3]
                         net (fo=1, routed)           0.000    24.904    U2/temperature_int_reg[9]_i_1_n_0
    SLICE_X10Y31         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    25.021 r  U2/temperature_int_reg[13]_i_1/CO[3]
                         net (fo=1, routed)           0.000    25.021    U2/temperature_int_reg[13]_i_1_n_0
    SLICE_X10Y32         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    25.138 r  U2/temperature_int_reg[17]_i_1/CO[3]
                         net (fo=1, routed)           0.000    25.138    U2/temperature_int_reg[17]_i_1_n_0
    SLICE_X10Y33         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.219    25.357 r  U2/temperature_int_reg[19]_i_2/O[0]
                         net (fo=1, routed)           0.000    25.357    U2/temperature_int0[18]
    SLICE_X10Y33         FDRE                                         r  U2/temperature_int_reg[18]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 spi_master_inst/miso_buffer_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            U2/temperature_int_reg[15]/D
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        20.239ns  (logic 9.991ns (49.366%)  route 10.248ns (50.634%))
  Logic Levels:           22  (CARRY4=15 DSP48E1=1 LUT2=1 LUT3=1 LUT4=1 LUT5=2 LUT6=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  Clock100MHz (IN)
                         net (fo=0)                   0.000     0.000    Clock100MHz
    E3                   IBUF (Prop_ibuf_I_O)         1.489     1.489 r  Clock100MHz_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.455    Clock100MHz_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.551 r  Clock100MHz_IBUF_BUFG_inst/O
                         net (fo=110, routed)         1.554     5.106    spi_master_inst/Clock100MHz_IBUF_BUFG
    SLICE_X13Y22         FDRE                                         r  spi_master_inst/miso_buffer_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X13Y22         FDRE (Prop_fdre_C_Q)         0.456     5.562 r  spi_master_inst/miso_buffer_reg[4]/Q
                         net (fo=1, routed)           0.900     6.462    U2/Q[4]
    DSP48_X0Y10          DSP48E1 (Prop_dsp48e1_B[4]_P[21])
                                                      3.656    10.118 r  U2/temperature_int2/P[21]
                         net (fo=6, routed)           1.857    11.975    U2/temperature_int2_n_84
    SLICE_X11Y27         CARRY4 (Prop_carry4_DI[2]_CO[3])
                                                      0.398    12.373 r  U2/temperature_int_reg[1]_i_6/CO[3]
                         net (fo=1, routed)           0.000    12.373    U2/temperature_int_reg[1]_i_6_n_0
    SLICE_X11Y28         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    12.487 r  U2/temperature_int_reg[1]_i_2/CO[3]
                         net (fo=1, routed)           0.000    12.487    U2/temperature_int_reg[1]_i_2_n_0
    SLICE_X11Y29         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313    12.800 r  U2/temperature_int_reg[9]_i_7/O[3]
                         net (fo=14, routed)          1.668    14.468    U2/temperature_int_reg[9]_i_7_n_4
    SLICE_X15Y33         LUT2 (Prop_lut2_I1_O)        0.306    14.774 r  U2/temperature_int[1]_i_245/O
                         net (fo=1, routed)           0.000    14.774    U2/temperature_int[1]_i_245_n_0
    SLICE_X15Y33         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.398    15.172 r  U2/temperature_int_reg[1]_i_200/CO[3]
                         net (fo=1, routed)           0.000    15.172    U2/temperature_int_reg[1]_i_200_n_0
    SLICE_X15Y34         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222    15.394 r  U2/temperature_int_reg[1]_i_158/O[0]
                         net (fo=3, routed)           1.152    16.546    U2/temperature_int_reg[1]_i_158_n_7
    SLICE_X15Y31         LUT3 (Prop_lut3_I2_O)        0.299    16.845 r  U2/temperature_int[1]_i_199/O
                         net (fo=2, routed)           1.306    18.151    U2/temperature_int[1]_i_199_n_0
    SLICE_X14Y24         LUT5 (Prop_lut5_I1_O)        0.150    18.301 r  U2/temperature_int[1]_i_149/O
                         net (fo=2, routed)           1.156    19.457    U2/temperature_int[1]_i_149_n_0
    SLICE_X14Y27         LUT6 (Prop_lut6_I0_O)        0.328    19.785 r  U2/temperature_int[1]_i_153/O
                         net (fo=1, routed)           0.000    19.785    U2/temperature_int[1]_i_153_n_0
    SLICE_X14Y27         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.376    20.161 r  U2/temperature_int_reg[1]_i_106/CO[3]
                         net (fo=1, routed)           0.000    20.161    U2/temperature_int_reg[1]_i_106_n_0
    SLICE_X14Y28         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    20.278 r  U2/temperature_int_reg[1]_i_65/CO[3]
                         net (fo=1, routed)           0.000    20.278    U2/temperature_int_reg[1]_i_65_n_0
    SLICE_X14Y29         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    20.395 r  U2/temperature_int_reg[1]_i_35/CO[3]
                         net (fo=1, routed)           0.000    20.395    U2/temperature_int_reg[1]_i_35_n_0
    SLICE_X14Y30         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323    20.718 r  U2/temperature_int_reg[1]_i_16/O[1]
                         net (fo=3, routed)           0.990    21.708    U2/temperature_int_reg[1]_i_16_n_6
    SLICE_X12Y30         LUT4 (Prop_lut4_I2_O)        0.306    22.014 r  U2/temperature_int[1]_i_33/O
                         net (fo=1, routed)           0.000    22.014    U2/temperature_int[1]_i_33_n_0
    SLICE_X12Y30         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    22.547 r  U2/temperature_int_reg[1]_i_11/CO[3]
                         net (fo=1, routed)           0.000    22.547    U2/temperature_int_reg[1]_i_11_n_0
    SLICE_X12Y31         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    22.704 r  U2/temperature_int_reg[1]_i_3/CO[1]
                         net (fo=19, routed)          1.218    23.922    U2/temperature_int_reg[1]_i_3_n_2
    SLICE_X10Y29         LUT5 (Prop_lut5_I3_O)        0.332    24.254 r  U2/temperature_int[5]_i_4/O
                         net (fo=1, routed)           0.000    24.254    U2/temperature_int[5]_i_4_n_0
    SLICE_X10Y29         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    24.787 r  U2/temperature_int_reg[5]_i_1/CO[3]
                         net (fo=1, routed)           0.000    24.787    U2/temperature_int_reg[5]_i_1_n_0
    SLICE_X10Y30         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    24.904 r  U2/temperature_int_reg[9]_i_1/CO[3]
                         net (fo=1, routed)           0.000    24.904    U2/temperature_int_reg[9]_i_1_n_0
    SLICE_X10Y31         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    25.021 r  U2/temperature_int_reg[13]_i_1/CO[3]
                         net (fo=1, routed)           0.000    25.021    U2/temperature_int_reg[13]_i_1_n_0
    SLICE_X10Y32         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323    25.344 r  U2/temperature_int_reg[17]_i_1/O[1]
                         net (fo=1, routed)           0.000    25.344    U2/temperature_int0[15]
    SLICE_X10Y32         FDRE                                         r  U2/temperature_int_reg[15]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 spi_master_inst/miso_buffer_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            U2/temperature_int_reg[17]/D
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        20.231ns  (logic 9.983ns (49.346%)  route 10.248ns (50.654%))
  Logic Levels:           22  (CARRY4=15 DSP48E1=1 LUT2=1 LUT3=1 LUT4=1 LUT5=2 LUT6=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  Clock100MHz (IN)
                         net (fo=0)                   0.000     0.000    Clock100MHz
    E3                   IBUF (Prop_ibuf_I_O)         1.489     1.489 r  Clock100MHz_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.455    Clock100MHz_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.551 r  Clock100MHz_IBUF_BUFG_inst/O
                         net (fo=110, routed)         1.554     5.106    spi_master_inst/Clock100MHz_IBUF_BUFG
    SLICE_X13Y22         FDRE                                         r  spi_master_inst/miso_buffer_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X13Y22         FDRE (Prop_fdre_C_Q)         0.456     5.562 r  spi_master_inst/miso_buffer_reg[4]/Q
                         net (fo=1, routed)           0.900     6.462    U2/Q[4]
    DSP48_X0Y10          DSP48E1 (Prop_dsp48e1_B[4]_P[21])
                                                      3.656    10.118 r  U2/temperature_int2/P[21]
                         net (fo=6, routed)           1.857    11.975    U2/temperature_int2_n_84
    SLICE_X11Y27         CARRY4 (Prop_carry4_DI[2]_CO[3])
                                                      0.398    12.373 r  U2/temperature_int_reg[1]_i_6/CO[3]
                         net (fo=1, routed)           0.000    12.373    U2/temperature_int_reg[1]_i_6_n_0
    SLICE_X11Y28         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    12.487 r  U2/temperature_int_reg[1]_i_2/CO[3]
                         net (fo=1, routed)           0.000    12.487    U2/temperature_int_reg[1]_i_2_n_0
    SLICE_X11Y29         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313    12.800 r  U2/temperature_int_reg[9]_i_7/O[3]
                         net (fo=14, routed)          1.668    14.468    U2/temperature_int_reg[9]_i_7_n_4
    SLICE_X15Y33         LUT2 (Prop_lut2_I1_O)        0.306    14.774 r  U2/temperature_int[1]_i_245/O
                         net (fo=1, routed)           0.000    14.774    U2/temperature_int[1]_i_245_n_0
    SLICE_X15Y33         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.398    15.172 r  U2/temperature_int_reg[1]_i_200/CO[3]
                         net (fo=1, routed)           0.000    15.172    U2/temperature_int_reg[1]_i_200_n_0
    SLICE_X15Y34         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222    15.394 r  U2/temperature_int_reg[1]_i_158/O[0]
                         net (fo=3, routed)           1.152    16.546    U2/temperature_int_reg[1]_i_158_n_7
    SLICE_X15Y31         LUT3 (Prop_lut3_I2_O)        0.299    16.845 r  U2/temperature_int[1]_i_199/O
                         net (fo=2, routed)           1.306    18.151    U2/temperature_int[1]_i_199_n_0
    SLICE_X14Y24         LUT5 (Prop_lut5_I1_O)        0.150    18.301 r  U2/temperature_int[1]_i_149/O
                         net (fo=2, routed)           1.156    19.457    U2/temperature_int[1]_i_149_n_0
    SLICE_X14Y27         LUT6 (Prop_lut6_I0_O)        0.328    19.785 r  U2/temperature_int[1]_i_153/O
                         net (fo=1, routed)           0.000    19.785    U2/temperature_int[1]_i_153_n_0
    SLICE_X14Y27         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.376    20.161 r  U2/temperature_int_reg[1]_i_106/CO[3]
                         net (fo=1, routed)           0.000    20.161    U2/temperature_int_reg[1]_i_106_n_0
    SLICE_X14Y28         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    20.278 r  U2/temperature_int_reg[1]_i_65/CO[3]
                         net (fo=1, routed)           0.000    20.278    U2/temperature_int_reg[1]_i_65_n_0
    SLICE_X14Y29         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    20.395 r  U2/temperature_int_reg[1]_i_35/CO[3]
                         net (fo=1, routed)           0.000    20.395    U2/temperature_int_reg[1]_i_35_n_0
    SLICE_X14Y30         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323    20.718 r  U2/temperature_int_reg[1]_i_16/O[1]
                         net (fo=3, routed)           0.990    21.708    U2/temperature_int_reg[1]_i_16_n_6
    SLICE_X12Y30         LUT4 (Prop_lut4_I2_O)        0.306    22.014 r  U2/temperature_int[1]_i_33/O
                         net (fo=1, routed)           0.000    22.014    U2/temperature_int[1]_i_33_n_0
    SLICE_X12Y30         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    22.547 r  U2/temperature_int_reg[1]_i_11/CO[3]
                         net (fo=1, routed)           0.000    22.547    U2/temperature_int_reg[1]_i_11_n_0
    SLICE_X12Y31         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    22.704 r  U2/temperature_int_reg[1]_i_3/CO[1]
                         net (fo=19, routed)          1.218    23.922    U2/temperature_int_reg[1]_i_3_n_2
    SLICE_X10Y29         LUT5 (Prop_lut5_I3_O)        0.332    24.254 r  U2/temperature_int[5]_i_4/O
                         net (fo=1, routed)           0.000    24.254    U2/temperature_int[5]_i_4_n_0
    SLICE_X10Y29         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    24.787 r  U2/temperature_int_reg[5]_i_1/CO[3]
                         net (fo=1, routed)           0.000    24.787    U2/temperature_int_reg[5]_i_1_n_0
    SLICE_X10Y30         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    24.904 r  U2/temperature_int_reg[9]_i_1/CO[3]
                         net (fo=1, routed)           0.000    24.904    U2/temperature_int_reg[9]_i_1_n_0
    SLICE_X10Y31         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    25.021 r  U2/temperature_int_reg[13]_i_1/CO[3]
                         net (fo=1, routed)           0.000    25.021    U2/temperature_int_reg[13]_i_1_n_0
    SLICE_X10Y32         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.315    25.336 r  U2/temperature_int_reg[17]_i_1/O[3]
                         net (fo=1, routed)           0.000    25.336    U2/temperature_int0[17]
    SLICE_X10Y32         FDRE                                         r  U2/temperature_int_reg[17]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 spi_master_inst/miso_buffer_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            U2/temperature_int_reg[16]/D
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        20.155ns  (logic 9.907ns (49.155%)  route 10.248ns (50.845%))
  Logic Levels:           22  (CARRY4=15 DSP48E1=1 LUT2=1 LUT3=1 LUT4=1 LUT5=2 LUT6=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  Clock100MHz (IN)
                         net (fo=0)                   0.000     0.000    Clock100MHz
    E3                   IBUF (Prop_ibuf_I_O)         1.489     1.489 r  Clock100MHz_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.455    Clock100MHz_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.551 r  Clock100MHz_IBUF_BUFG_inst/O
                         net (fo=110, routed)         1.554     5.106    spi_master_inst/Clock100MHz_IBUF_BUFG
    SLICE_X13Y22         FDRE                                         r  spi_master_inst/miso_buffer_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X13Y22         FDRE (Prop_fdre_C_Q)         0.456     5.562 r  spi_master_inst/miso_buffer_reg[4]/Q
                         net (fo=1, routed)           0.900     6.462    U2/Q[4]
    DSP48_X0Y10          DSP48E1 (Prop_dsp48e1_B[4]_P[21])
                                                      3.656    10.118 r  U2/temperature_int2/P[21]
                         net (fo=6, routed)           1.857    11.975    U2/temperature_int2_n_84
    SLICE_X11Y27         CARRY4 (Prop_carry4_DI[2]_CO[3])
                                                      0.398    12.373 r  U2/temperature_int_reg[1]_i_6/CO[3]
                         net (fo=1, routed)           0.000    12.373    U2/temperature_int_reg[1]_i_6_n_0
    SLICE_X11Y28         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    12.487 r  U2/temperature_int_reg[1]_i_2/CO[3]
                         net (fo=1, routed)           0.000    12.487    U2/temperature_int_reg[1]_i_2_n_0
    SLICE_X11Y29         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313    12.800 r  U2/temperature_int_reg[9]_i_7/O[3]
                         net (fo=14, routed)          1.668    14.468    U2/temperature_int_reg[9]_i_7_n_4
    SLICE_X15Y33         LUT2 (Prop_lut2_I1_O)        0.306    14.774 r  U2/temperature_int[1]_i_245/O
                         net (fo=1, routed)           0.000    14.774    U2/temperature_int[1]_i_245_n_0
    SLICE_X15Y33         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.398    15.172 r  U2/temperature_int_reg[1]_i_200/CO[3]
                         net (fo=1, routed)           0.000    15.172    U2/temperature_int_reg[1]_i_200_n_0
    SLICE_X15Y34         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222    15.394 r  U2/temperature_int_reg[1]_i_158/O[0]
                         net (fo=3, routed)           1.152    16.546    U2/temperature_int_reg[1]_i_158_n_7
    SLICE_X15Y31         LUT3 (Prop_lut3_I2_O)        0.299    16.845 r  U2/temperature_int[1]_i_199/O
                         net (fo=2, routed)           1.306    18.151    U2/temperature_int[1]_i_199_n_0
    SLICE_X14Y24         LUT5 (Prop_lut5_I1_O)        0.150    18.301 r  U2/temperature_int[1]_i_149/O
                         net (fo=2, routed)           1.156    19.457    U2/temperature_int[1]_i_149_n_0
    SLICE_X14Y27         LUT6 (Prop_lut6_I0_O)        0.328    19.785 r  U2/temperature_int[1]_i_153/O
                         net (fo=1, routed)           0.000    19.785    U2/temperature_int[1]_i_153_n_0
    SLICE_X14Y27         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.376    20.161 r  U2/temperature_int_reg[1]_i_106/CO[3]
                         net (fo=1, routed)           0.000    20.161    U2/temperature_int_reg[1]_i_106_n_0
    SLICE_X14Y28         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    20.278 r  U2/temperature_int_reg[1]_i_65/CO[3]
                         net (fo=1, routed)           0.000    20.278    U2/temperature_int_reg[1]_i_65_n_0
    SLICE_X14Y29         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    20.395 r  U2/temperature_int_reg[1]_i_35/CO[3]
                         net (fo=1, routed)           0.000    20.395    U2/temperature_int_reg[1]_i_35_n_0
    SLICE_X14Y30         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323    20.718 r  U2/temperature_int_reg[1]_i_16/O[1]
                         net (fo=3, routed)           0.990    21.708    U2/temperature_int_reg[1]_i_16_n_6
    SLICE_X12Y30         LUT4 (Prop_lut4_I2_O)        0.306    22.014 r  U2/temperature_int[1]_i_33/O
                         net (fo=1, routed)           0.000    22.014    U2/temperature_int[1]_i_33_n_0
    SLICE_X12Y30         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    22.547 r  U2/temperature_int_reg[1]_i_11/CO[3]
                         net (fo=1, routed)           0.000    22.547    U2/temperature_int_reg[1]_i_11_n_0
    SLICE_X12Y31         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    22.704 r  U2/temperature_int_reg[1]_i_3/CO[1]
                         net (fo=19, routed)          1.218    23.922    U2/temperature_int_reg[1]_i_3_n_2
    SLICE_X10Y29         LUT5 (Prop_lut5_I3_O)        0.332    24.254 r  U2/temperature_int[5]_i_4/O
                         net (fo=1, routed)           0.000    24.254    U2/temperature_int[5]_i_4_n_0
    SLICE_X10Y29         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    24.787 r  U2/temperature_int_reg[5]_i_1/CO[3]
                         net (fo=1, routed)           0.000    24.787    U2/temperature_int_reg[5]_i_1_n_0
    SLICE_X10Y30         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    24.904 r  U2/temperature_int_reg[9]_i_1/CO[3]
                         net (fo=1, routed)           0.000    24.904    U2/temperature_int_reg[9]_i_1_n_0
    SLICE_X10Y31         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    25.021 r  U2/temperature_int_reg[13]_i_1/CO[3]
                         net (fo=1, routed)           0.000    25.021    U2/temperature_int_reg[13]_i_1_n_0
    SLICE_X10Y32         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239    25.260 r  U2/temperature_int_reg[17]_i_1/O[2]
                         net (fo=1, routed)           0.000    25.260    U2/temperature_int0[16]
    SLICE_X10Y32         FDRE                                         r  U2/temperature_int_reg[16]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 spi_master_inst/miso_buffer_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            U2/temperature_int_reg[14]/D
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        20.135ns  (logic 9.887ns (49.105%)  route 10.248ns (50.895%))
  Logic Levels:           22  (CARRY4=15 DSP48E1=1 LUT2=1 LUT3=1 LUT4=1 LUT5=2 LUT6=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  Clock100MHz (IN)
                         net (fo=0)                   0.000     0.000    Clock100MHz
    E3                   IBUF (Prop_ibuf_I_O)         1.489     1.489 r  Clock100MHz_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.455    Clock100MHz_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.551 r  Clock100MHz_IBUF_BUFG_inst/O
                         net (fo=110, routed)         1.554     5.106    spi_master_inst/Clock100MHz_IBUF_BUFG
    SLICE_X13Y22         FDRE                                         r  spi_master_inst/miso_buffer_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X13Y22         FDRE (Prop_fdre_C_Q)         0.456     5.562 r  spi_master_inst/miso_buffer_reg[4]/Q
                         net (fo=1, routed)           0.900     6.462    U2/Q[4]
    DSP48_X0Y10          DSP48E1 (Prop_dsp48e1_B[4]_P[21])
                                                      3.656    10.118 r  U2/temperature_int2/P[21]
                         net (fo=6, routed)           1.857    11.975    U2/temperature_int2_n_84
    SLICE_X11Y27         CARRY4 (Prop_carry4_DI[2]_CO[3])
                                                      0.398    12.373 r  U2/temperature_int_reg[1]_i_6/CO[3]
                         net (fo=1, routed)           0.000    12.373    U2/temperature_int_reg[1]_i_6_n_0
    SLICE_X11Y28         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    12.487 r  U2/temperature_int_reg[1]_i_2/CO[3]
                         net (fo=1, routed)           0.000    12.487    U2/temperature_int_reg[1]_i_2_n_0
    SLICE_X11Y29         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313    12.800 r  U2/temperature_int_reg[9]_i_7/O[3]
                         net (fo=14, routed)          1.668    14.468    U2/temperature_int_reg[9]_i_7_n_4
    SLICE_X15Y33         LUT2 (Prop_lut2_I1_O)        0.306    14.774 r  U2/temperature_int[1]_i_245/O
                         net (fo=1, routed)           0.000    14.774    U2/temperature_int[1]_i_245_n_0
    SLICE_X15Y33         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.398    15.172 r  U2/temperature_int_reg[1]_i_200/CO[3]
                         net (fo=1, routed)           0.000    15.172    U2/temperature_int_reg[1]_i_200_n_0
    SLICE_X15Y34         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222    15.394 r  U2/temperature_int_reg[1]_i_158/O[0]
                         net (fo=3, routed)           1.152    16.546    U2/temperature_int_reg[1]_i_158_n_7
    SLICE_X15Y31         LUT3 (Prop_lut3_I2_O)        0.299    16.845 r  U2/temperature_int[1]_i_199/O
                         net (fo=2, routed)           1.306    18.151    U2/temperature_int[1]_i_199_n_0
    SLICE_X14Y24         LUT5 (Prop_lut5_I1_O)        0.150    18.301 r  U2/temperature_int[1]_i_149/O
                         net (fo=2, routed)           1.156    19.457    U2/temperature_int[1]_i_149_n_0
    SLICE_X14Y27         LUT6 (Prop_lut6_I0_O)        0.328    19.785 r  U2/temperature_int[1]_i_153/O
                         net (fo=1, routed)           0.000    19.785    U2/temperature_int[1]_i_153_n_0
    SLICE_X14Y27         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.376    20.161 r  U2/temperature_int_reg[1]_i_106/CO[3]
                         net (fo=1, routed)           0.000    20.161    U2/temperature_int_reg[1]_i_106_n_0
    SLICE_X14Y28         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    20.278 r  U2/temperature_int_reg[1]_i_65/CO[3]
                         net (fo=1, routed)           0.000    20.278    U2/temperature_int_reg[1]_i_65_n_0
    SLICE_X14Y29         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    20.395 r  U2/temperature_int_reg[1]_i_35/CO[3]
                         net (fo=1, routed)           0.000    20.395    U2/temperature_int_reg[1]_i_35_n_0
    SLICE_X14Y30         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323    20.718 r  U2/temperature_int_reg[1]_i_16/O[1]
                         net (fo=3, routed)           0.990    21.708    U2/temperature_int_reg[1]_i_16_n_6
    SLICE_X12Y30         LUT4 (Prop_lut4_I2_O)        0.306    22.014 r  U2/temperature_int[1]_i_33/O
                         net (fo=1, routed)           0.000    22.014    U2/temperature_int[1]_i_33_n_0
    SLICE_X12Y30         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    22.547 r  U2/temperature_int_reg[1]_i_11/CO[3]
                         net (fo=1, routed)           0.000    22.547    U2/temperature_int_reg[1]_i_11_n_0
    SLICE_X12Y31         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    22.704 r  U2/temperature_int_reg[1]_i_3/CO[1]
                         net (fo=19, routed)          1.218    23.922    U2/temperature_int_reg[1]_i_3_n_2
    SLICE_X10Y29         LUT5 (Prop_lut5_I3_O)        0.332    24.254 r  U2/temperature_int[5]_i_4/O
                         net (fo=1, routed)           0.000    24.254    U2/temperature_int[5]_i_4_n_0
    SLICE_X10Y29         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    24.787 r  U2/temperature_int_reg[5]_i_1/CO[3]
                         net (fo=1, routed)           0.000    24.787    U2/temperature_int_reg[5]_i_1_n_0
    SLICE_X10Y30         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    24.904 r  U2/temperature_int_reg[9]_i_1/CO[3]
                         net (fo=1, routed)           0.000    24.904    U2/temperature_int_reg[9]_i_1_n_0
    SLICE_X10Y31         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    25.021 r  U2/temperature_int_reg[13]_i_1/CO[3]
                         net (fo=1, routed)           0.000    25.021    U2/temperature_int_reg[13]_i_1_n_0
    SLICE_X10Y32         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.219    25.240 r  U2/temperature_int_reg[17]_i_1/O[0]
                         net (fo=1, routed)           0.000    25.240    U2/temperature_int0[14]
    SLICE_X10Y32         FDRE                                         r  U2/temperature_int_reg[14]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 spi_master_inst/miso_buffer_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            U2/temperature_int_reg[11]/D
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        20.122ns  (logic 9.874ns (49.072%)  route 10.248ns (50.928%))
  Logic Levels:           21  (CARRY4=14 DSP48E1=1 LUT2=1 LUT3=1 LUT4=1 LUT5=2 LUT6=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  Clock100MHz (IN)
                         net (fo=0)                   0.000     0.000    Clock100MHz
    E3                   IBUF (Prop_ibuf_I_O)         1.489     1.489 r  Clock100MHz_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.455    Clock100MHz_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.551 r  Clock100MHz_IBUF_BUFG_inst/O
                         net (fo=110, routed)         1.554     5.106    spi_master_inst/Clock100MHz_IBUF_BUFG
    SLICE_X13Y22         FDRE                                         r  spi_master_inst/miso_buffer_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X13Y22         FDRE (Prop_fdre_C_Q)         0.456     5.562 r  spi_master_inst/miso_buffer_reg[4]/Q
                         net (fo=1, routed)           0.900     6.462    U2/Q[4]
    DSP48_X0Y10          DSP48E1 (Prop_dsp48e1_B[4]_P[21])
                                                      3.656    10.118 r  U2/temperature_int2/P[21]
                         net (fo=6, routed)           1.857    11.975    U2/temperature_int2_n_84
    SLICE_X11Y27         CARRY4 (Prop_carry4_DI[2]_CO[3])
                                                      0.398    12.373 r  U2/temperature_int_reg[1]_i_6/CO[3]
                         net (fo=1, routed)           0.000    12.373    U2/temperature_int_reg[1]_i_6_n_0
    SLICE_X11Y28         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    12.487 r  U2/temperature_int_reg[1]_i_2/CO[3]
                         net (fo=1, routed)           0.000    12.487    U2/temperature_int_reg[1]_i_2_n_0
    SLICE_X11Y29         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313    12.800 r  U2/temperature_int_reg[9]_i_7/O[3]
                         net (fo=14, routed)          1.668    14.468    U2/temperature_int_reg[9]_i_7_n_4
    SLICE_X15Y33         LUT2 (Prop_lut2_I1_O)        0.306    14.774 r  U2/temperature_int[1]_i_245/O
                         net (fo=1, routed)           0.000    14.774    U2/temperature_int[1]_i_245_n_0
    SLICE_X15Y33         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.398    15.172 r  U2/temperature_int_reg[1]_i_200/CO[3]
                         net (fo=1, routed)           0.000    15.172    U2/temperature_int_reg[1]_i_200_n_0
    SLICE_X15Y34         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222    15.394 r  U2/temperature_int_reg[1]_i_158/O[0]
                         net (fo=3, routed)           1.152    16.546    U2/temperature_int_reg[1]_i_158_n_7
    SLICE_X15Y31         LUT3 (Prop_lut3_I2_O)        0.299    16.845 r  U2/temperature_int[1]_i_199/O
                         net (fo=2, routed)           1.306    18.151    U2/temperature_int[1]_i_199_n_0
    SLICE_X14Y24         LUT5 (Prop_lut5_I1_O)        0.150    18.301 r  U2/temperature_int[1]_i_149/O
                         net (fo=2, routed)           1.156    19.457    U2/temperature_int[1]_i_149_n_0
    SLICE_X14Y27         LUT6 (Prop_lut6_I0_O)        0.328    19.785 r  U2/temperature_int[1]_i_153/O
                         net (fo=1, routed)           0.000    19.785    U2/temperature_int[1]_i_153_n_0
    SLICE_X14Y27         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.376    20.161 r  U2/temperature_int_reg[1]_i_106/CO[3]
                         net (fo=1, routed)           0.000    20.161    U2/temperature_int_reg[1]_i_106_n_0
    SLICE_X14Y28         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    20.278 r  U2/temperature_int_reg[1]_i_65/CO[3]
                         net (fo=1, routed)           0.000    20.278    U2/temperature_int_reg[1]_i_65_n_0
    SLICE_X14Y29         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    20.395 r  U2/temperature_int_reg[1]_i_35/CO[3]
                         net (fo=1, routed)           0.000    20.395    U2/temperature_int_reg[1]_i_35_n_0
    SLICE_X14Y30         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323    20.718 r  U2/temperature_int_reg[1]_i_16/O[1]
                         net (fo=3, routed)           0.990    21.708    U2/temperature_int_reg[1]_i_16_n_6
    SLICE_X12Y30         LUT4 (Prop_lut4_I2_O)        0.306    22.014 r  U2/temperature_int[1]_i_33/O
                         net (fo=1, routed)           0.000    22.014    U2/temperature_int[1]_i_33_n_0
    SLICE_X12Y30         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    22.547 r  U2/temperature_int_reg[1]_i_11/CO[3]
                         net (fo=1, routed)           0.000    22.547    U2/temperature_int_reg[1]_i_11_n_0
    SLICE_X12Y31         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    22.704 r  U2/temperature_int_reg[1]_i_3/CO[1]
                         net (fo=19, routed)          1.218    23.922    U2/temperature_int_reg[1]_i_3_n_2
    SLICE_X10Y29         LUT5 (Prop_lut5_I3_O)        0.332    24.254 r  U2/temperature_int[5]_i_4/O
                         net (fo=1, routed)           0.000    24.254    U2/temperature_int[5]_i_4_n_0
    SLICE_X10Y29         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    24.787 r  U2/temperature_int_reg[5]_i_1/CO[3]
                         net (fo=1, routed)           0.000    24.787    U2/temperature_int_reg[5]_i_1_n_0
    SLICE_X10Y30         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    24.904 r  U2/temperature_int_reg[9]_i_1/CO[3]
                         net (fo=1, routed)           0.000    24.904    U2/temperature_int_reg[9]_i_1_n_0
    SLICE_X10Y31         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323    25.227 r  U2/temperature_int_reg[13]_i_1/O[1]
                         net (fo=1, routed)           0.000    25.227    U2/temperature_int0[11]
    SLICE_X10Y31         FDRE                                         r  U2/temperature_int_reg[11]/D
  -------------------------------------------------------------------    -------------------





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 lcd_reset_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            U2/ready_reg/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.849ns  (logic 0.186ns (21.896%)  route 0.663ns (78.104%))
  Logic Levels:           1  (LUT6=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  Clock100MHz (IN)
                         net (fo=0)                   0.000     0.000    Clock100MHz
    E3                   IBUF (Prop_ibuf_I_O)         0.257     0.257 r  Clock100MHz_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.888    Clock100MHz_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.914 r  Clock100MHz_IBUF_BUFG_inst/O
                         net (fo=110, routed)         0.565     1.478    Clock100MHz_IBUF_BUFG
    SLICE_X33Y46         FDRE                                         r  lcd_reset_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X33Y46         FDRE (Prop_fdre_C_Q)         0.141     1.619 r  lcd_reset_reg/Q
                         net (fo=41, routed)          0.663     2.283    U2/reset
    SLICE_X14Y62         LUT6 (Prop_lut6_I1_O)        0.045     2.328 r  U2/ready_i_1/O
                         net (fo=1, routed)           0.000     2.328    U2/ready_i_1_n_0
    SLICE_X14Y62         FDRE                                         r  U2/ready_reg/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 lcd_reset_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            U2/LCD_RS_reg/CLR
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.879ns  (logic 0.141ns (16.040%)  route 0.738ns (83.960%))
  Logic Levels:           0  
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  Clock100MHz (IN)
                         net (fo=0)                   0.000     0.000    Clock100MHz
    E3                   IBUF (Prop_ibuf_I_O)         0.257     0.257 r  Clock100MHz_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.888    Clock100MHz_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.914 r  Clock100MHz_IBUF_BUFG_inst/O
                         net (fo=110, routed)         0.565     1.478    Clock100MHz_IBUF_BUFG
    SLICE_X33Y46         FDRE                                         r  lcd_reset_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X33Y46         FDRE (Prop_fdre_C_Q)         0.141     1.619 f  lcd_reset_reg/Q
                         net (fo=41, routed)          0.738     2.357    U2/reset
    SLICE_X13Y63         FDCE                                         f  U2/LCD_RS_reg/CLR
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 lcd_reset_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            U2/state_reg[0]/CLR
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.879ns  (logic 0.141ns (16.040%)  route 0.738ns (83.960%))
  Logic Levels:           0  
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  Clock100MHz (IN)
                         net (fo=0)                   0.000     0.000    Clock100MHz
    E3                   IBUF (Prop_ibuf_I_O)         0.257     0.257 r  Clock100MHz_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.888    Clock100MHz_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.914 r  Clock100MHz_IBUF_BUFG_inst/O
                         net (fo=110, routed)         0.565     1.478    Clock100MHz_IBUF_BUFG
    SLICE_X33Y46         FDRE                                         r  lcd_reset_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X33Y46         FDRE (Prop_fdre_C_Q)         0.141     1.619 f  lcd_reset_reg/Q
                         net (fo=41, routed)          0.738     2.357    U2/reset
    SLICE_X12Y63         FDCE                                         f  U2/state_reg[0]/CLR
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 lcd_reset_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            U2/state_reg[1]/CLR
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.879ns  (logic 0.141ns (16.040%)  route 0.738ns (83.960%))
  Logic Levels:           0  
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  Clock100MHz (IN)
                         net (fo=0)                   0.000     0.000    Clock100MHz
    E3                   IBUF (Prop_ibuf_I_O)         0.257     0.257 r  Clock100MHz_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.888    Clock100MHz_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.914 r  Clock100MHz_IBUF_BUFG_inst/O
                         net (fo=110, routed)         0.565     1.478    Clock100MHz_IBUF_BUFG
    SLICE_X33Y46         FDRE                                         r  lcd_reset_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X33Y46         FDRE (Prop_fdre_C_Q)         0.141     1.619 f  lcd_reset_reg/Q
                         net (fo=41, routed)          0.738     2.357    U2/reset
    SLICE_X12Y63         FDCE                                         f  U2/state_reg[1]/CLR
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 lcd_reset_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            U2/state_reg[4]/CLR
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.879ns  (logic 0.141ns (16.040%)  route 0.738ns (83.960%))
  Logic Levels:           0  
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  Clock100MHz (IN)
                         net (fo=0)                   0.000     0.000    Clock100MHz
    E3                   IBUF (Prop_ibuf_I_O)         0.257     0.257 r  Clock100MHz_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.888    Clock100MHz_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.914 r  Clock100MHz_IBUF_BUFG_inst/O
                         net (fo=110, routed)         0.565     1.478    Clock100MHz_IBUF_BUFG
    SLICE_X33Y46         FDRE                                         r  lcd_reset_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X33Y46         FDRE (Prop_fdre_C_Q)         0.141     1.619 f  lcd_reset_reg/Q
                         net (fo=41, routed)          0.738     2.357    U2/reset
    SLICE_X12Y63         FDCE                                         f  U2/state_reg[4]/CLR
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 lcd_reset_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            U2/next_command_reg[1]/CLR
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.883ns  (logic 0.141ns (15.970%)  route 0.742ns (84.030%))
  Logic Levels:           0  
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  Clock100MHz (IN)
                         net (fo=0)                   0.000     0.000    Clock100MHz
    E3                   IBUF (Prop_ibuf_I_O)         0.257     0.257 r  Clock100MHz_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.888    Clock100MHz_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.914 r  Clock100MHz_IBUF_BUFG_inst/O
                         net (fo=110, routed)         0.565     1.478    Clock100MHz_IBUF_BUFG
    SLICE_X33Y46         FDRE                                         r  lcd_reset_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X33Y46         FDRE (Prop_fdre_C_Q)         0.141     1.619 f  lcd_reset_reg/Q
                         net (fo=41, routed)          0.742     2.361    U2/reset
    SLICE_X12Y64         FDCE                                         f  U2/next_command_reg[1]/CLR
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 lcd_reset_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            U2/next_command_reg[2]/CLR
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.883ns  (logic 0.141ns (15.970%)  route 0.742ns (84.030%))
  Logic Levels:           0  
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  Clock100MHz (IN)
                         net (fo=0)                   0.000     0.000    Clock100MHz
    E3                   IBUF (Prop_ibuf_I_O)         0.257     0.257 r  Clock100MHz_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.888    Clock100MHz_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.914 r  Clock100MHz_IBUF_BUFG_inst/O
                         net (fo=110, routed)         0.565     1.478    Clock100MHz_IBUF_BUFG
    SLICE_X33Y46         FDRE                                         r  lcd_reset_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X33Y46         FDRE (Prop_fdre_C_Q)         0.141     1.619 f  lcd_reset_reg/Q
                         net (fo=41, routed)          0.742     2.361    U2/reset
    SLICE_X12Y64         FDCE                                         f  U2/next_command_reg[2]/CLR
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 lcd_reset_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            U2/next_command_reg[3]/CLR
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.883ns  (logic 0.141ns (15.970%)  route 0.742ns (84.030%))
  Logic Levels:           0  
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  Clock100MHz (IN)
                         net (fo=0)                   0.000     0.000    Clock100MHz
    E3                   IBUF (Prop_ibuf_I_O)         0.257     0.257 r  Clock100MHz_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.888    Clock100MHz_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.914 r  Clock100MHz_IBUF_BUFG_inst/O
                         net (fo=110, routed)         0.565     1.478    Clock100MHz_IBUF_BUFG
    SLICE_X33Y46         FDRE                                         r  lcd_reset_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X33Y46         FDRE (Prop_fdre_C_Q)         0.141     1.619 f  lcd_reset_reg/Q
                         net (fo=41, routed)          0.742     2.361    U2/reset
    SLICE_X12Y64         FDCE                                         f  U2/next_command_reg[3]/CLR
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 lcd_reset_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            U2/next_command_reg[4]/CLR
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.883ns  (logic 0.141ns (15.970%)  route 0.742ns (84.030%))
  Logic Levels:           0  
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  Clock100MHz (IN)
                         net (fo=0)                   0.000     0.000    Clock100MHz
    E3                   IBUF (Prop_ibuf_I_O)         0.257     0.257 r  Clock100MHz_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.888    Clock100MHz_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.914 r  Clock100MHz_IBUF_BUFG_inst/O
                         net (fo=110, routed)         0.565     1.478    Clock100MHz_IBUF_BUFG
    SLICE_X33Y46         FDRE                                         r  lcd_reset_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X33Y46         FDRE (Prop_fdre_C_Q)         0.141     1.619 f  lcd_reset_reg/Q
                         net (fo=41, routed)          0.742     2.361    U2/reset
    SLICE_X12Y64         FDCE                                         f  U2/next_command_reg[4]/CLR
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 lcd_reset_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            U2/state_reg[2]/CLR
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.883ns  (logic 0.141ns (15.970%)  route 0.742ns (84.030%))
  Logic Levels:           0  
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  Clock100MHz (IN)
                         net (fo=0)                   0.000     0.000    Clock100MHz
    E3                   IBUF (Prop_ibuf_I_O)         0.257     0.257 r  Clock100MHz_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.888    Clock100MHz_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.914 r  Clock100MHz_IBUF_BUFG_inst/O
                         net (fo=110, routed)         0.565     1.478    Clock100MHz_IBUF_BUFG
    SLICE_X33Y46         FDRE                                         r  lcd_reset_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X33Y46         FDRE (Prop_fdre_C_Q)         0.141     1.619 f  lcd_reset_reg/Q
                         net (fo=41, routed)          0.742     2.361    U2/reset
    SLICE_X13Y64         FDCE                                         f  U2/state_reg[2]/CLR
  -------------------------------------------------------------------    -------------------





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  
  To Clock:  sys_clk_pin

Max Delay            12 Endpoints
Min Delay            12 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 SPI_MISO
                            (input port)
  Destination:            spi_master_inst/miso_buffer_reg[11]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        3.661ns  (logic 1.491ns (40.731%)  route 2.170ns (59.269%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        4.808ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.808ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    T18                                               0.000     0.000 r  SPI_MISO (IN)
                         net (fo=0)                   0.000     0.000    SPI_MISO
    T18                  IBUF (Prop_ibuf_I_O)         1.491     1.491 r  SPI_MISO_IBUF_inst/O
                         net (fo=12, routed)          2.170     3.661    spi_master_inst/miso_buffer_reg[0]_0[0]
    SLICE_X12Y24         FDRE                                         r  spi_master_inst/miso_buffer_reg[11]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  Clock100MHz (IN)
                         net (fo=0)                   0.000     0.000    Clock100MHz
    E3                   IBUF (Prop_ibuf_I_O)         1.418     1.418 r  Clock100MHz_IBUF_inst/O
                         net (fo=1, routed)           1.862     3.280    Clock100MHz_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     3.371 r  Clock100MHz_IBUF_BUFG_inst/O
                         net (fo=110, routed)         1.436     4.808    spi_master_inst/Clock100MHz_IBUF_BUFG
    SLICE_X12Y24         FDRE                                         r  spi_master_inst/miso_buffer_reg[11]/C

Slack:                    inf
  Source:                 SPI_MISO
                            (input port)
  Destination:            spi_master_inst/miso_buffer_reg[8]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        3.656ns  (logic 1.491ns (40.785%)  route 2.165ns (59.215%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        4.811ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.811ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    T18                                               0.000     0.000 r  SPI_MISO (IN)
                         net (fo=0)                   0.000     0.000    SPI_MISO
    T18                  IBUF (Prop_ibuf_I_O)         1.491     1.491 r  SPI_MISO_IBUF_inst/O
                         net (fo=12, routed)          2.165     3.656    spi_master_inst/miso_buffer_reg[0]_0[0]
    SLICE_X11Y23         FDRE                                         r  spi_master_inst/miso_buffer_reg[8]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  Clock100MHz (IN)
                         net (fo=0)                   0.000     0.000    Clock100MHz
    E3                   IBUF (Prop_ibuf_I_O)         1.418     1.418 r  Clock100MHz_IBUF_inst/O
                         net (fo=1, routed)           1.862     3.280    Clock100MHz_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     3.371 r  Clock100MHz_IBUF_BUFG_inst/O
                         net (fo=110, routed)         1.439     4.811    spi_master_inst/Clock100MHz_IBUF_BUFG
    SLICE_X11Y23         FDRE                                         r  spi_master_inst/miso_buffer_reg[8]/C

Slack:                    inf
  Source:                 SPI_MISO
                            (input port)
  Destination:            spi_master_inst/miso_buffer_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        3.647ns  (logic 1.491ns (40.888%)  route 2.156ns (59.112%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        4.814ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.814ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    T18                                               0.000     0.000 r  SPI_MISO (IN)
                         net (fo=0)                   0.000     0.000    SPI_MISO
    T18                  IBUF (Prop_ibuf_I_O)         1.491     1.491 r  SPI_MISO_IBUF_inst/O
                         net (fo=12, routed)          2.156     3.647    spi_master_inst/miso_buffer_reg[0]_0[0]
    SLICE_X12Y20         FDRE                                         r  spi_master_inst/miso_buffer_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  Clock100MHz (IN)
                         net (fo=0)                   0.000     0.000    Clock100MHz
    E3                   IBUF (Prop_ibuf_I_O)         1.418     1.418 r  Clock100MHz_IBUF_inst/O
                         net (fo=1, routed)           1.862     3.280    Clock100MHz_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     3.371 r  Clock100MHz_IBUF_BUFG_inst/O
                         net (fo=110, routed)         1.442     4.814    spi_master_inst/Clock100MHz_IBUF_BUFG
    SLICE_X12Y20         FDRE                                         r  spi_master_inst/miso_buffer_reg[0]/C

Slack:                    inf
  Source:                 SPI_MISO
                            (input port)
  Destination:            spi_master_inst/miso_buffer_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        3.633ns  (logic 1.491ns (41.045%)  route 2.142ns (58.955%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        4.808ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.808ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    T18                                               0.000     0.000 r  SPI_MISO (IN)
                         net (fo=0)                   0.000     0.000    SPI_MISO
    T18                  IBUF (Prop_ibuf_I_O)         1.491     1.491 r  SPI_MISO_IBUF_inst/O
                         net (fo=12, routed)          2.142     3.633    spi_master_inst/miso_buffer_reg[0]_0[0]
    SLICE_X13Y24         FDRE                                         r  spi_master_inst/miso_buffer_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  Clock100MHz (IN)
                         net (fo=0)                   0.000     0.000    Clock100MHz
    E3                   IBUF (Prop_ibuf_I_O)         1.418     1.418 r  Clock100MHz_IBUF_inst/O
                         net (fo=1, routed)           1.862     3.280    Clock100MHz_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     3.371 r  Clock100MHz_IBUF_BUFG_inst/O
                         net (fo=110, routed)         1.436     4.808    spi_master_inst/Clock100MHz_IBUF_BUFG
    SLICE_X13Y24         FDRE                                         r  spi_master_inst/miso_buffer_reg[5]/C

Slack:                    inf
  Source:                 SPI_MISO
                            (input port)
  Destination:            spi_master_inst/miso_buffer_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        3.507ns  (logic 1.491ns (42.519%)  route 2.016ns (57.481%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        4.813ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.813ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    T18                                               0.000     0.000 r  SPI_MISO (IN)
                         net (fo=0)                   0.000     0.000    SPI_MISO
    T18                  IBUF (Prop_ibuf_I_O)         1.491     1.491 r  SPI_MISO_IBUF_inst/O
                         net (fo=12, routed)          2.016     3.507    spi_master_inst/miso_buffer_reg[0]_0[0]
    SLICE_X12Y21         FDRE                                         r  spi_master_inst/miso_buffer_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  Clock100MHz (IN)
                         net (fo=0)                   0.000     0.000    Clock100MHz
    E3                   IBUF (Prop_ibuf_I_O)         1.418     1.418 r  Clock100MHz_IBUF_inst/O
                         net (fo=1, routed)           1.862     3.280    Clock100MHz_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     3.371 r  Clock100MHz_IBUF_BUFG_inst/O
                         net (fo=110, routed)         1.441     4.813    spi_master_inst/Clock100MHz_IBUF_BUFG
    SLICE_X12Y21         FDRE                                         r  spi_master_inst/miso_buffer_reg[2]/C

Slack:                    inf
  Source:                 SPI_MISO
                            (input port)
  Destination:            spi_master_inst/miso_buffer_reg[9]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        3.507ns  (logic 1.491ns (42.519%)  route 2.016ns (57.481%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        4.813ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.813ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    T18                                               0.000     0.000 r  SPI_MISO (IN)
                         net (fo=0)                   0.000     0.000    SPI_MISO
    T18                  IBUF (Prop_ibuf_I_O)         1.491     1.491 r  SPI_MISO_IBUF_inst/O
                         net (fo=12, routed)          2.016     3.507    spi_master_inst/miso_buffer_reg[0]_0[0]
    SLICE_X13Y21         FDRE                                         r  spi_master_inst/miso_buffer_reg[9]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  Clock100MHz (IN)
                         net (fo=0)                   0.000     0.000    Clock100MHz
    E3                   IBUF (Prop_ibuf_I_O)         1.418     1.418 r  Clock100MHz_IBUF_inst/O
                         net (fo=1, routed)           1.862     3.280    Clock100MHz_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     3.371 r  Clock100MHz_IBUF_BUFG_inst/O
                         net (fo=110, routed)         1.441     4.813    spi_master_inst/Clock100MHz_IBUF_BUFG
    SLICE_X13Y21         FDRE                                         r  spi_master_inst/miso_buffer_reg[9]/C

Slack:                    inf
  Source:                 SPI_MISO
                            (input port)
  Destination:            spi_master_inst/miso_buffer_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        3.348ns  (logic 1.491ns (44.533%)  route 1.857ns (55.467%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        4.811ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.811ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    T18                                               0.000     0.000 r  SPI_MISO (IN)
                         net (fo=0)                   0.000     0.000    SPI_MISO
    T18                  IBUF (Prop_ibuf_I_O)         1.491     1.491 r  SPI_MISO_IBUF_inst/O
                         net (fo=12, routed)          1.857     3.348    spi_master_inst/miso_buffer_reg[0]_0[0]
    SLICE_X12Y22         FDRE                                         r  spi_master_inst/miso_buffer_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  Clock100MHz (IN)
                         net (fo=0)                   0.000     0.000    Clock100MHz
    E3                   IBUF (Prop_ibuf_I_O)         1.418     1.418 r  Clock100MHz_IBUF_inst/O
                         net (fo=1, routed)           1.862     3.280    Clock100MHz_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     3.371 r  Clock100MHz_IBUF_BUFG_inst/O
                         net (fo=110, routed)         1.439     4.811    spi_master_inst/Clock100MHz_IBUF_BUFG
    SLICE_X12Y22         FDRE                                         r  spi_master_inst/miso_buffer_reg[1]/C

Slack:                    inf
  Source:                 SPI_MISO
                            (input port)
  Destination:            spi_master_inst/miso_buffer_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        3.348ns  (logic 1.491ns (44.533%)  route 1.857ns (55.467%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        4.811ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.811ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    T18                                               0.000     0.000 r  SPI_MISO (IN)
                         net (fo=0)                   0.000     0.000    SPI_MISO
    T18                  IBUF (Prop_ibuf_I_O)         1.491     1.491 r  SPI_MISO_IBUF_inst/O
                         net (fo=12, routed)          1.857     3.348    spi_master_inst/miso_buffer_reg[0]_0[0]
    SLICE_X13Y22         FDRE                                         r  spi_master_inst/miso_buffer_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  Clock100MHz (IN)
                         net (fo=0)                   0.000     0.000    Clock100MHz
    E3                   IBUF (Prop_ibuf_I_O)         1.418     1.418 r  Clock100MHz_IBUF_inst/O
                         net (fo=1, routed)           1.862     3.280    Clock100MHz_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     3.371 r  Clock100MHz_IBUF_BUFG_inst/O
                         net (fo=110, routed)         1.439     4.811    spi_master_inst/Clock100MHz_IBUF_BUFG
    SLICE_X13Y22         FDRE                                         r  spi_master_inst/miso_buffer_reg[4]/C

Slack:                    inf
  Source:                 SPI_MISO
                            (input port)
  Destination:            spi_master_inst/miso_buffer_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        3.180ns  (logic 1.491ns (46.893%)  route 1.689ns (53.107%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        4.810ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.810ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    T18                                               0.000     0.000 r  SPI_MISO (IN)
                         net (fo=0)                   0.000     0.000    SPI_MISO
    T18                  IBUF (Prop_ibuf_I_O)         1.491     1.491 r  SPI_MISO_IBUF_inst/O
                         net (fo=12, routed)          1.689     3.180    spi_master_inst/miso_buffer_reg[0]_0[0]
    SLICE_X13Y23         FDRE                                         r  spi_master_inst/miso_buffer_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  Clock100MHz (IN)
                         net (fo=0)                   0.000     0.000    Clock100MHz
    E3                   IBUF (Prop_ibuf_I_O)         1.418     1.418 r  Clock100MHz_IBUF_inst/O
                         net (fo=1, routed)           1.862     3.280    Clock100MHz_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     3.371 r  Clock100MHz_IBUF_BUFG_inst/O
                         net (fo=110, routed)         1.438     4.810    spi_master_inst/Clock100MHz_IBUF_BUFG
    SLICE_X13Y23         FDRE                                         r  spi_master_inst/miso_buffer_reg[3]/C

Slack:                    inf
  Source:                 SPI_MISO
                            (input port)
  Destination:            spi_master_inst/miso_buffer_reg[7]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        3.180ns  (logic 1.491ns (46.893%)  route 1.689ns (53.107%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        4.810ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.810ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    T18                                               0.000     0.000 r  SPI_MISO (IN)
                         net (fo=0)                   0.000     0.000    SPI_MISO
    T18                  IBUF (Prop_ibuf_I_O)         1.491     1.491 r  SPI_MISO_IBUF_inst/O
                         net (fo=12, routed)          1.689     3.180    spi_master_inst/miso_buffer_reg[0]_0[0]
    SLICE_X12Y23         FDRE                                         r  spi_master_inst/miso_buffer_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  Clock100MHz (IN)
                         net (fo=0)                   0.000     0.000    Clock100MHz
    E3                   IBUF (Prop_ibuf_I_O)         1.418     1.418 r  Clock100MHz_IBUF_inst/O
                         net (fo=1, routed)           1.862     3.280    Clock100MHz_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     3.371 r  Clock100MHz_IBUF_BUFG_inst/O
                         net (fo=110, routed)         1.438     4.810    spi_master_inst/Clock100MHz_IBUF_BUFG
    SLICE_X12Y23         FDRE                                         r  spi_master_inst/miso_buffer_reg[7]/C





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 SPI_MISO
                            (input port)
  Destination:            spi_master_inst/miso_buffer_reg[10]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.931ns  (logic 0.259ns (27.808%)  route 0.672ns (72.192%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        1.981ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.981ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    T18                                               0.000     0.000 r  SPI_MISO (IN)
                         net (fo=0)                   0.000     0.000    SPI_MISO
    T18                  IBUF (Prop_ibuf_I_O)         0.259     0.259 r  SPI_MISO_IBUF_inst/O
                         net (fo=12, routed)          0.672     0.931    spi_master_inst/miso_buffer_reg[0]_0[0]
    SLICE_X9Y26          FDRE                                         r  spi_master_inst/miso_buffer_reg[10]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  Clock100MHz (IN)
                         net (fo=0)                   0.000     0.000    Clock100MHz
    E3                   IBUF (Prop_ibuf_I_O)         0.445     0.445 r  Clock100MHz_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.129    Clock100MHz_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.158 r  Clock100MHz_IBUF_BUFG_inst/O
                         net (fo=110, routed)         0.823     1.981    spi_master_inst/Clock100MHz_IBUF_BUFG
    SLICE_X9Y26          FDRE                                         r  spi_master_inst/miso_buffer_reg[10]/C

Slack:                    inf
  Source:                 SPI_MISO
                            (input port)
  Destination:            spi_master_inst/miso_buffer_reg[6]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.004ns  (logic 0.259ns (25.769%)  route 0.746ns (74.231%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        1.983ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.983ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    T18                                               0.000     0.000 r  SPI_MISO (IN)
                         net (fo=0)                   0.000     0.000    SPI_MISO
    T18                  IBUF (Prop_ibuf_I_O)         0.259     0.259 r  SPI_MISO_IBUF_inst/O
                         net (fo=12, routed)          0.746     1.004    spi_master_inst/miso_buffer_reg[0]_0[0]
    SLICE_X11Y22         FDRE                                         r  spi_master_inst/miso_buffer_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  Clock100MHz (IN)
                         net (fo=0)                   0.000     0.000    Clock100MHz
    E3                   IBUF (Prop_ibuf_I_O)         0.445     0.445 r  Clock100MHz_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.129    Clock100MHz_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.158 r  Clock100MHz_IBUF_BUFG_inst/O
                         net (fo=110, routed)         0.825     1.983    spi_master_inst/Clock100MHz_IBUF_BUFG
    SLICE_X11Y22         FDRE                                         r  spi_master_inst/miso_buffer_reg[6]/C

Slack:                    inf
  Source:                 SPI_MISO
                            (input port)
  Destination:            spi_master_inst/miso_buffer_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.057ns  (logic 0.259ns (24.499%)  route 0.798ns (75.501%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        1.981ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.981ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    T18                                               0.000     0.000 r  SPI_MISO (IN)
                         net (fo=0)                   0.000     0.000    SPI_MISO
    T18                  IBUF (Prop_ibuf_I_O)         0.259     0.259 r  SPI_MISO_IBUF_inst/O
                         net (fo=12, routed)          0.798     1.057    spi_master_inst/miso_buffer_reg[0]_0[0]
    SLICE_X13Y23         FDRE                                         r  spi_master_inst/miso_buffer_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  Clock100MHz (IN)
                         net (fo=0)                   0.000     0.000    Clock100MHz
    E3                   IBUF (Prop_ibuf_I_O)         0.445     0.445 r  Clock100MHz_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.129    Clock100MHz_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.158 r  Clock100MHz_IBUF_BUFG_inst/O
                         net (fo=110, routed)         0.823     1.981    spi_master_inst/Clock100MHz_IBUF_BUFG
    SLICE_X13Y23         FDRE                                         r  spi_master_inst/miso_buffer_reg[3]/C

Slack:                    inf
  Source:                 SPI_MISO
                            (input port)
  Destination:            spi_master_inst/miso_buffer_reg[7]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.057ns  (logic 0.259ns (24.499%)  route 0.798ns (75.501%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        1.981ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.981ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    T18                                               0.000     0.000 r  SPI_MISO (IN)
                         net (fo=0)                   0.000     0.000    SPI_MISO
    T18                  IBUF (Prop_ibuf_I_O)         0.259     0.259 r  SPI_MISO_IBUF_inst/O
                         net (fo=12, routed)          0.798     1.057    spi_master_inst/miso_buffer_reg[0]_0[0]
    SLICE_X12Y23         FDRE                                         r  spi_master_inst/miso_buffer_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  Clock100MHz (IN)
                         net (fo=0)                   0.000     0.000    Clock100MHz
    E3                   IBUF (Prop_ibuf_I_O)         0.445     0.445 r  Clock100MHz_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.129    Clock100MHz_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.158 r  Clock100MHz_IBUF_BUFG_inst/O
                         net (fo=110, routed)         0.823     1.981    spi_master_inst/Clock100MHz_IBUF_BUFG
    SLICE_X12Y23         FDRE                                         r  spi_master_inst/miso_buffer_reg[7]/C

Slack:                    inf
  Source:                 SPI_MISO
                            (input port)
  Destination:            spi_master_inst/miso_buffer_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.138ns  (logic 0.259ns (22.744%)  route 0.879ns (77.256%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        1.983ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.983ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    T18                                               0.000     0.000 r  SPI_MISO (IN)
                         net (fo=0)                   0.000     0.000    SPI_MISO
    T18                  IBUF (Prop_ibuf_I_O)         0.259     0.259 r  SPI_MISO_IBUF_inst/O
                         net (fo=12, routed)          0.879     1.138    spi_master_inst/miso_buffer_reg[0]_0[0]
    SLICE_X12Y22         FDRE                                         r  spi_master_inst/miso_buffer_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  Clock100MHz (IN)
                         net (fo=0)                   0.000     0.000    Clock100MHz
    E3                   IBUF (Prop_ibuf_I_O)         0.445     0.445 r  Clock100MHz_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.129    Clock100MHz_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.158 r  Clock100MHz_IBUF_BUFG_inst/O
                         net (fo=110, routed)         0.825     1.983    spi_master_inst/Clock100MHz_IBUF_BUFG
    SLICE_X12Y22         FDRE                                         r  spi_master_inst/miso_buffer_reg[1]/C

Slack:                    inf
  Source:                 SPI_MISO
                            (input port)
  Destination:            spi_master_inst/miso_buffer_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.138ns  (logic 0.259ns (22.744%)  route 0.879ns (77.256%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        1.983ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.983ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    T18                                               0.000     0.000 r  SPI_MISO (IN)
                         net (fo=0)                   0.000     0.000    SPI_MISO
    T18                  IBUF (Prop_ibuf_I_O)         0.259     0.259 r  SPI_MISO_IBUF_inst/O
                         net (fo=12, routed)          0.879     1.138    spi_master_inst/miso_buffer_reg[0]_0[0]
    SLICE_X13Y22         FDRE                                         r  spi_master_inst/miso_buffer_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  Clock100MHz (IN)
                         net (fo=0)                   0.000     0.000    Clock100MHz
    E3                   IBUF (Prop_ibuf_I_O)         0.445     0.445 r  Clock100MHz_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.129    Clock100MHz_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.158 r  Clock100MHz_IBUF_BUFG_inst/O
                         net (fo=110, routed)         0.825     1.983    spi_master_inst/Clock100MHz_IBUF_BUFG
    SLICE_X13Y22         FDRE                                         r  spi_master_inst/miso_buffer_reg[4]/C

Slack:                    inf
  Source:                 SPI_MISO
                            (input port)
  Destination:            spi_master_inst/miso_buffer_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.210ns  (logic 0.259ns (21.397%)  route 0.951ns (78.603%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        1.984ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.984ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    T18                                               0.000     0.000 r  SPI_MISO (IN)
                         net (fo=0)                   0.000     0.000    SPI_MISO
    T18                  IBUF (Prop_ibuf_I_O)         0.259     0.259 r  SPI_MISO_IBUF_inst/O
                         net (fo=12, routed)          0.951     1.210    spi_master_inst/miso_buffer_reg[0]_0[0]
    SLICE_X12Y21         FDRE                                         r  spi_master_inst/miso_buffer_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  Clock100MHz (IN)
                         net (fo=0)                   0.000     0.000    Clock100MHz
    E3                   IBUF (Prop_ibuf_I_O)         0.445     0.445 r  Clock100MHz_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.129    Clock100MHz_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.158 r  Clock100MHz_IBUF_BUFG_inst/O
                         net (fo=110, routed)         0.826     1.984    spi_master_inst/Clock100MHz_IBUF_BUFG
    SLICE_X12Y21         FDRE                                         r  spi_master_inst/miso_buffer_reg[2]/C

Slack:                    inf
  Source:                 SPI_MISO
                            (input port)
  Destination:            spi_master_inst/miso_buffer_reg[9]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.210ns  (logic 0.259ns (21.397%)  route 0.951ns (78.603%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        1.984ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.984ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    T18                                               0.000     0.000 r  SPI_MISO (IN)
                         net (fo=0)                   0.000     0.000    SPI_MISO
    T18                  IBUF (Prop_ibuf_I_O)         0.259     0.259 r  SPI_MISO_IBUF_inst/O
                         net (fo=12, routed)          0.951     1.210    spi_master_inst/miso_buffer_reg[0]_0[0]
    SLICE_X13Y21         FDRE                                         r  spi_master_inst/miso_buffer_reg[9]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  Clock100MHz (IN)
                         net (fo=0)                   0.000     0.000    Clock100MHz
    E3                   IBUF (Prop_ibuf_I_O)         0.445     0.445 r  Clock100MHz_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.129    Clock100MHz_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.158 r  Clock100MHz_IBUF_BUFG_inst/O
                         net (fo=110, routed)         0.826     1.984    spi_master_inst/Clock100MHz_IBUF_BUFG
    SLICE_X13Y21         FDRE                                         r  spi_master_inst/miso_buffer_reg[9]/C

Slack:                    inf
  Source:                 SPI_MISO
                            (input port)
  Destination:            spi_master_inst/miso_buffer_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.221ns  (logic 0.259ns (21.206%)  route 0.962ns (78.794%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        1.980ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.980ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    T18                                               0.000     0.000 r  SPI_MISO (IN)
                         net (fo=0)                   0.000     0.000    SPI_MISO
    T18                  IBUF (Prop_ibuf_I_O)         0.259     0.259 r  SPI_MISO_IBUF_inst/O
                         net (fo=12, routed)          0.962     1.221    spi_master_inst/miso_buffer_reg[0]_0[0]
    SLICE_X13Y24         FDRE                                         r  spi_master_inst/miso_buffer_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  Clock100MHz (IN)
                         net (fo=0)                   0.000     0.000    Clock100MHz
    E3                   IBUF (Prop_ibuf_I_O)         0.445     0.445 r  Clock100MHz_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.129    Clock100MHz_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.158 r  Clock100MHz_IBUF_BUFG_inst/O
                         net (fo=110, routed)         0.822     1.980    spi_master_inst/Clock100MHz_IBUF_BUFG
    SLICE_X13Y24         FDRE                                         r  spi_master_inst/miso_buffer_reg[5]/C

Slack:                    inf
  Source:                 SPI_MISO
                            (input port)
  Destination:            spi_master_inst/miso_buffer_reg[11]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.228ns  (logic 0.259ns (21.085%)  route 0.969ns (78.915%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        1.980ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.980ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    T18                                               0.000     0.000 r  SPI_MISO (IN)
                         net (fo=0)                   0.000     0.000    SPI_MISO
    T18                  IBUF (Prop_ibuf_I_O)         0.259     0.259 r  SPI_MISO_IBUF_inst/O
                         net (fo=12, routed)          0.969     1.228    spi_master_inst/miso_buffer_reg[0]_0[0]
    SLICE_X12Y24         FDRE                                         r  spi_master_inst/miso_buffer_reg[11]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  Clock100MHz (IN)
                         net (fo=0)                   0.000     0.000    Clock100MHz
    E3                   IBUF (Prop_ibuf_I_O)         0.445     0.445 r  Clock100MHz_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.129    Clock100MHz_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.158 r  Clock100MHz_IBUF_BUFG_inst/O
                         net (fo=110, routed)         0.822     1.980    spi_master_inst/Clock100MHz_IBUF_BUFG
    SLICE_X12Y24         FDRE                                         r  spi_master_inst/miso_buffer_reg[11]/C





