// Seed: 714351502
module module_0 (
    id_1
);
  input wire id_1;
  id_2(
      id_1
  );
  assign module_1.type_0 = 0;
endmodule
module module_1 (
    input  tri1  id_0,
    input  tri1  id_1,
    input  tri1  id_2,
    output logic id_3,
    id_8,
    output wire  id_4,
    input  uwire id_5,
    input  tri   id_6
);
  tri0 id_9;
  assign id_4 = id_6;
  supply0 id_10 = -1;
  module_0 modCall_1 (id_10);
  wire id_11;
  assign id_3 = (-1);
  assign id_9 = -1;
  always begin : LABEL_0
    id_3 <= 1;
  end
endmodule
