/**
 * \file IfxDre_reg.h
 * \brief
 * \copyright Copyright (c) 2021 Infineon Technologies AG. All rights reserved.
 *
 *
 * Version: MC_ACE_A3G_HSI_DRE/V0.1.1.1.11
 * Specification: latest @ 2021-08-22 instance sheet @ MC_A3G_TC49x : V9.1.6.1.0 
 * MAY BE CHANGED BY USER [yes/no]: No
 *
 *                                 IMPORTANT NOTICE
 *
 *
 * Use of this file is subject to the terms of use agreed between (i) you or 
 * the company in which ordinary course of business you are acting and (ii) 
 * Infineon Technologies AG or its licensees. If and as long as no such 
 * terms of use are agreed, use of this file is subject to following:


 * Boost Software License - Version 1.0 - August 17th, 2003

 * Permission is hereby granted, free of charge, to any person or 
 * organization obtaining a copy of the software and accompanying 
 * documentation covered by this license (the "Software") to use, reproduce,
 * display, distribute, execute, and transmit the Software, and to prepare
 * derivative works of the Software, and to permit third-parties to whom the 
 * Software is furnished to do so, all subject to the following:

 * The copyright notices in the Software and this entire statement, including
 * the above license grant, this restriction and the following disclaimer, must
 * be included in all copies of the Software, in whole or in part, and all
 * derivative works of the Software, unless such copies or derivative works are
 * solely in the form of machine-executable object code generated by a source
 * language processor.

 * THE SOFTWARE IS PROVIDED "AS IS", WITHOUT WARRANTY OF ANY KIND, EXPRESS OR 
 * IMPLIED, INCLUDING BUT NOT LIMITED TO THE WARRANTIES OF MERCHANTABILITY,
 * FITNESS FOR A PARTICULAR PURPOSE, TITLE AND NON-INFRINGEMENT. IN NO EVENT
 * SHALL THE COPYRIGHT HOLDERS OR ANYONE DISTRIBUTING THE SOFTWARE BE LIABLE 
 * FOR ANY DAMAGES OR OTHER LIABILITY, WHETHER IN CONTRACT, TORT OR OTHERWISE,
 * ARISING FROM, OUT OF OR IN CONNECTION WITH THE SOFTWARE OR THE USE OR OTHER
 * DEALINGS IN THE SOFTWARE.
 *
 * \defgroup IfxSfr_Dre_Registers_Cfg Dre address
 * \ingroup IfxSfr_Dre_Registers
 * 
 * \defgroup IfxSfr_Dre_Registers_Cfg_BaseAddress Base address
 * \ingroup IfxSfr_Dre_Registers_Cfg
 *
 * \defgroup IfxSfr_Dre_Registers_Cfg_Dre 2-DRE
 * \ingroup IfxSfr_Dre_Registers_Cfg
 *
 *
 */
#ifndef IFXDRE_REG_H
#define IFXDRE_REG_H 1
/******************************************************************************/
#include "IfxDre_regdef.h"
/******************************************************************************/

/******************************************************************************/

/******************************************************************************/

/** \addtogroup IfxSfr_Dre_Registers_Cfg_BaseAddress
 * \{  */

/** \brief DRE object */
#define MODULE_DRE /*lint --e(923, 9078)*/ ((*(Ifx_DRE*)0xF9030000u))
/** \}  */


/******************************************************************************/
/******************************************************************************/
/** \addtogroup IfxSfr_Dre_Registers_Cfg_Dre
 * \{  */
/** \brief 0, Embedded SRAM for DRE */
#define DRE_RAM ((void*)0xF9038000u)
#define DRE_RAM_SIZE (0x8000u)

/** \brief 0, Clock Control Register */
#define DRE_CLC /*lint --e(923, 9078)*/ (*(volatile Ifx_DRE_CLC*)0xF9030000u)

/** \brief 4, DRE Identification Register */
#define DRE_ID /*lint --e(923, 9078)*/ (*(volatile Ifx_DRE_ID*)0xF9030004u)

/** \brief 8, Reset Control Register A */
#define DRE_RST_CTRLA /*lint --e(923, 9078)*/ (*(volatile Ifx_DRE_RST_CTRLA*)0xF9030008u)

/** \brief C, Reset Control Register B */
#define DRE_RST_CTRLB /*lint --e(923, 9078)*/ (*(volatile Ifx_DRE_RST_CTRLB*)0xF903000Cu)

/** \brief 10, Reset Status Register */
#define DRE_RST_STAT /*lint --e(923, 9078)*/ (*(volatile Ifx_DRE_RST_STAT*)0xF9030010u)

/** \brief 14, PROT Register Endinit */
#define DRE_PROTE /*lint --e(923, 9078)*/ (*(volatile Ifx_DRE_PROT*)0xF9030014u)

/** \brief 18, PROT Register Safe Endinit */
#define DRE_PROTSE /*lint --e(923, 9078)*/ (*(volatile Ifx_DRE_PROT*)0xF9030018u)

/** \brief 1C, Write access enable register A */
#define DRE_ACCEN_WRA /*lint --e(923, 9078)*/ (*(volatile Ifx_DRE_ACCEN_WRA*)0xF903001Cu)

/** \brief 20, Write access enable register B */
#define DRE_ACCEN_WRB /*lint --e(923, 9078)*/ (*(volatile Ifx_DRE_ACCEN_WRB_SRI*)0xF9030020u)

/** \brief 24, Read access enable register A */
#define DRE_ACCEN_RDA /*lint --e(923, 9078)*/ (*(volatile Ifx_DRE_ACCEN_RDA*)0xF9030024u)

/** \brief 28, Read access enable register B */
#define DRE_ACCEN_RDB /*lint --e(923, 9078)*/ (*(volatile Ifx_DRE_ACCEN_RDB_SRI*)0xF9030028u)

/** \brief 2C, VM access enable register */
#define DRE_ACCEN_VM /*lint --e(923, 9078)*/ (*(volatile Ifx_DRE_ACCEN_VM*)0xF903002Cu)

/** \brief 30, PRS access enable register */
#define DRE_ACCEN_PRS /*lint --e(923, 9078)*/ (*(volatile Ifx_DRE_ACCEN_PRS*)0xF9030030u)

/** \brief 34, Region lower address register */
#define DRE_ACCEN_RGNLA /*lint --e(923, 9078)*/ (*(volatile Ifx_DRE_ACCEN_RGNLA*)0xF9030034u)

/** \brief 38, Region upper address register */
#define DRE_ACCEN_RGNUA /*lint --e(923, 9078)*/ (*(volatile Ifx_DRE_ACCEN_RGNUA*)0xF9030038u)

/** \brief 3C, RP 0 Mode Register */
#define DRE_RP0_MODE /*lint --e(923, 9078)*/ (*(volatile Ifx_DRE_RP_MODE*)0xF903003Cu)
/** Alias (User Manual Name) for DRE_RP0_MODE */
#define DRE_MODE0 (DRE_RP0_MODE)

/** \brief 40, RP 1 Mode Register */
#define DRE_RP1_MODE /*lint --e(923, 9078)*/ (*(volatile Ifx_DRE_RP_MODE*)0xF9030040u)
/** Alias (User Manual Name) for DRE_RP1_MODE */
#define DRE_MODE1 (DRE_RP1_MODE)

/** \brief 44, RP 2 Mode Register */
#define DRE_RP2_MODE /*lint --e(923, 9078)*/ (*(volatile Ifx_DRE_RP_MODE*)0xF9030044u)
/** Alias (User Manual Name) for DRE_RP2_MODE */
#define DRE_MODE2 (DRE_RP2_MODE)

/** \brief 48, RP 3 Mode Register */
#define DRE_RP3_MODE /*lint --e(923, 9078)*/ (*(volatile Ifx_DRE_RP_MODE*)0xF9030048u)
/** Alias (User Manual Name) for DRE_RP3_MODE */
#define DRE_MODE3 (DRE_RP3_MODE)

/** \brief 4C, RP 4 Mode Register */
#define DRE_RP4_MODE /*lint --e(923, 9078)*/ (*(volatile Ifx_DRE_RP_MODE*)0xF903004Cu)
/** Alias (User Manual Name) for DRE_RP4_MODE */
#define DRE_MODE4 (DRE_RP4_MODE)

/** \brief 50, RP 5 Mode Register */
#define DRE_RP5_MODE /*lint --e(923, 9078)*/ (*(volatile Ifx_DRE_RP_MODE*)0xF9030050u)
/** Alias (User Manual Name) for DRE_RP5_MODE */
#define DRE_MODE5 (DRE_RP5_MODE)

/** \brief 54, RP 6 Mode Register */
#define DRE_RP6_MODE /*lint --e(923, 9078)*/ (*(volatile Ifx_DRE_RP_MODE*)0xF9030054u)
/** Alias (User Manual Name) for DRE_RP6_MODE */
#define DRE_MODE6 (DRE_RP6_MODE)

/** \brief 58, RP 7 Mode Register */
#define DRE_RP7_MODE /*lint --e(923, 9078)*/ (*(volatile Ifx_DRE_RP_MODE*)0xF9030058u)
/** Alias (User Manual Name) for DRE_RP7_MODE */
#define DRE_MODE7 (DRE_RP7_MODE)

/** \brief 5C, CAN Resource Partition */
#define DRE_CAN0_RP /*lint --e(923, 9078)*/ (*(volatile Ifx_DRE_CAN_RP*)0xF903005Cu)

/** \brief 60, CAN Resource Partition */
#define DRE_CAN1_RP /*lint --e(923, 9078)*/ (*(volatile Ifx_DRE_CAN_RP*)0xF9030060u)

/** \brief 64, CAN Resource Partition */
#define DRE_CAN2_RP /*lint --e(923, 9078)*/ (*(volatile Ifx_DRE_CAN_RP*)0xF9030064u)

/** \brief 68, CAN Resource Partition */
#define DRE_CAN3_RP /*lint --e(923, 9078)*/ (*(volatile Ifx_DRE_CAN_RP*)0xF9030068u)

/** \brief 6C, CAN Resource Partition */
#define DRE_CAN4_RP /*lint --e(923, 9078)*/ (*(volatile Ifx_DRE_CAN_RP*)0xF903006Cu)

/** \brief 70, CAN Resource Partition */
#define DRE_CAN5_RP /*lint --e(923, 9078)*/ (*(volatile Ifx_DRE_CAN_RP*)0xF9030070u)

/** \brief 74, CAN Resource Partition */
#define DRE_CAN6_RP /*lint --e(923, 9078)*/ (*(volatile Ifx_DRE_CAN_RP*)0xF9030074u)

/** \brief 78, CAN Resource Partition */
#define DRE_CAN7_RP /*lint --e(923, 9078)*/ (*(volatile Ifx_DRE_CAN_RP*)0xF9030078u)

/** \brief 7C, CAN Resource Partition */
#define DRE_CAN8_RP /*lint --e(923, 9078)*/ (*(volatile Ifx_DRE_CAN_RP*)0xF903007Cu)

/** \brief 80, CAN Resource Partition */
#define DRE_CAN9_RP /*lint --e(923, 9078)*/ (*(volatile Ifx_DRE_CAN_RP*)0xF9030080u)

/** \brief 84, CAN Resource Partition */
#define DRE_CAN10_RP /*lint --e(923, 9078)*/ (*(volatile Ifx_DRE_CAN_RP*)0xF9030084u)

/** \brief 88, CAN Resource Partition */
#define DRE_CAN11_RP /*lint --e(923, 9078)*/ (*(volatile Ifx_DRE_CAN_RP*)0xF9030088u)

/** \brief 8C, CAN Resource Partition */
#define DRE_CAN12_RP /*lint --e(923, 9078)*/ (*(volatile Ifx_DRE_CAN_RP*)0xF903008Cu)

/** \brief 90, CAN Resource Partition */
#define DRE_CAN13_RP /*lint --e(923, 9078)*/ (*(volatile Ifx_DRE_CAN_RP*)0xF9030090u)

/** \brief 94, CAN Resource Partition */
#define DRE_CAN14_RP /*lint --e(923, 9078)*/ (*(volatile Ifx_DRE_CAN_RP*)0xF9030094u)

/** \brief 98, CAN Resource Partition */
#define DRE_CAN15_RP /*lint --e(923, 9078)*/ (*(volatile Ifx_DRE_CAN_RP*)0xF9030098u)

/** \brief 9C, CAN Resource Partition */
#define DRE_CAN16_RP /*lint --e(923, 9078)*/ (*(volatile Ifx_DRE_CAN_RP*)0xF903009Cu)

/** \brief A0, CAN Resource Partition */
#define DRE_CAN17_RP /*lint --e(923, 9078)*/ (*(volatile Ifx_DRE_CAN_RP*)0xF90300A0u)

/** \brief A4, CAN Resource Partition */
#define DRE_CAN18_RP /*lint --e(923, 9078)*/ (*(volatile Ifx_DRE_CAN_RP*)0xF90300A4u)

/** \brief A8, CAN Resource Partition */
#define DRE_CAN19_RP /*lint --e(923, 9078)*/ (*(volatile Ifx_DRE_CAN_RP*)0xF90300A8u)

/** \brief AC, CAN Input Buffer List Start Address */
#define DRE_CIBL_SA /*lint --e(923, 9078)*/ (*(volatile Ifx_DRE_CIBL_SA*)0xF90300ACu)

/** \brief B0, CAN Input Buffer List Configuration */
#define DRE_CIBL_CONFIG /*lint --e(923, 9078)*/ (*(volatile Ifx_DRE_CIBL_CONFIG*)0xF90300B0u)

/** \brief B4, CAN Input Buffer Pending Request */
#define DRE_CIBL_BPR /*lint --e(923, 9078)*/ (*(volatile Ifx_DRE_CIBL_BPR*)0xF90300B4u)

/** \brief B8, CAN Input Buffer List Status */
#define DRE_CIBL_STATUS /*lint --e(923, 9078)*/ (*(volatile Ifx_DRE_CIBL_STATUS*)0xF90300B8u)

/** \brief BC, CAN Output Buffer List Start Address */
#define DRE_COBL_SA /*lint --e(923, 9078)*/ (*(volatile Ifx_DRE_COBL_SA*)0xF90300BCu)

/** \brief C0, CAN Output Buffer List Configuration */
#define DRE_COBL_CONFIG /*lint --e(923, 9078)*/ (*(volatile Ifx_DRE_COBL_CONFIG*)0xF90300C0u)

/** \brief C4, CAN Output Buffer Pending Request 0 */
#define DRE_COBL_BPR0 /*lint --e(923, 9078)*/ (*(volatile Ifx_DRE_COBL_BPR0*)0xF90300C4u)

/** \brief C8, CAN Output Buffer Pending Request 1 */
#define DRE_COBL_BPR1 /*lint --e(923, 9078)*/ (*(volatile Ifx_DRE_COBL_BPR1*)0xF90300C8u)

/** \brief CC, CAN Output Buffer List Status */
#define DRE_COBL_STATUS /*lint --e(923, 9078)*/ (*(volatile Ifx_DRE_COBL_STATUS*)0xF90300CCu)

/** \brief D0, Ethernet Input Buffer Start Address */
#define DRE_EIBUF0_SA /*lint --e(923, 9078)*/ (*(volatile Ifx_DRE_EIBUF_SA*)0xF90300D0u)

/** \brief D4, Ethernet Input Buffer Configuration */
#define DRE_EIBUF0_CONFIG /*lint --e(923, 9078)*/ (*(volatile Ifx_DRE_EIBUF_CONFIG*)0xF90300D4u)

/** \brief D8, Ethernet Input Buffer Status */
#define DRE_EIBUF0_STATUS /*lint --e(923, 9078)*/ (*(volatile Ifx_DRE_EIBUF_STATUS*)0xF90300D8u)

/** \brief DC, Ethernet Input Buffer Start Address */
#define DRE_EIBUF1_SA /*lint --e(923, 9078)*/ (*(volatile Ifx_DRE_EIBUF_SA*)0xF90300DCu)

/** \brief E0, Ethernet Input Buffer Configuration */
#define DRE_EIBUF1_CONFIG /*lint --e(923, 9078)*/ (*(volatile Ifx_DRE_EIBUF_CONFIG*)0xF90300E0u)

/** \brief E4, Ethernet Input Buffer Status */
#define DRE_EIBUF1_STATUS /*lint --e(923, 9078)*/ (*(volatile Ifx_DRE_EIBUF_STATUS*)0xF90300E4u)

/** \brief E8, Ethernet Output Buffer Start Address */
#define DRE_EOBUF0_SA /*lint --e(923, 9078)*/ (*(volatile Ifx_DRE_EOBUF_SA*)0xF90300E8u)

/** \brief EC, Ethernet Output Buffer Configuration */
#define DRE_EOBUF0_CONFIG /*lint --e(923, 9078)*/ (*(volatile Ifx_DRE_EOBUF_CONFIG*)0xF90300ECu)

/** \brief F0, MAC Header 0 */
#define DRE_EOBUF0_MAC_H0 /*lint --e(923, 9078)*/ (*(volatile Ifx_DRE_EOBUF_MAC_H0*)0xF90300F0u)

/** \brief F4, MAC Header 1 */
#define DRE_EOBUF0_MAC_H1 /*lint --e(923, 9078)*/ (*(volatile Ifx_DRE_EOBUF_MAC_H1*)0xF90300F4u)

/** \brief F8, MAC Header 2 */
#define DRE_EOBUF0_MAC_H2 /*lint --e(923, 9078)*/ (*(volatile Ifx_DRE_EOBUF_MAC_H2*)0xF90300F8u)

/** \brief FC, MAC Header 3 */
#define DRE_EOBUF0_MAC_H3 /*lint --e(923, 9078)*/ (*(volatile Ifx_DRE_EOBUF_MAC_H3*)0xF90300FCu)

/** \brief 100, MAC Header 4 */
#define DRE_EOBUF0_MAC_H4 /*lint --e(923, 9078)*/ (*(volatile Ifx_DRE_EOBUF_MAC_H4*)0xF9030100u)

/** \brief 104, NTSCF Header */
#define DRE_EOBUF0_NTSCF_H0 /*lint --e(923, 9078)*/ (*(volatile Ifx_DRE_EOBUF_NTSCF_H0*)0xF9030104u)

/** \brief 108, Stream ID Configuration 0 */
#define DRE_EOBUF0_NTSCF_STREAM0_ID /*lint --e(923, 9078)*/ (*(volatile Ifx_DRE_EOBUF_NTSCF_STREAM0_ID*)0xF9030108u)

/** \brief 10C, Stream ID Configuration 1 */
#define DRE_EOBUF0_NTSCF_STREAM1_ID /*lint --e(923, 9078)*/ (*(volatile Ifx_DRE_EOBUF_NTSCF_STREAM1_ID*)0xF903010Cu)

/** \brief 110, Ethernet Output Buffer Status */
#define DRE_EOBUF0_STATUS /*lint --e(923, 9078)*/ (*(volatile Ifx_DRE_EOBUF_STATUS*)0xF9030110u)

/** \brief 114, Transmit Trigger Configuration */
#define DRE_EOBUF0_TTC /*lint --e(923, 9078)*/ (*(volatile Ifx_DRE_EOBUF_TTC*)0xF9030114u)

/** \brief 118, Timer Threshold and Status */
#define DRE_EOBUF0_TTS /*lint --e(923, 9078)*/ (*(volatile Ifx_DRE_EOBUF_TTS*)0xF9030118u)

/** \brief 11C, Ethernet Output Buffer Start Address */
#define DRE_EOBUF1_SA /*lint --e(923, 9078)*/ (*(volatile Ifx_DRE_EOBUF_SA*)0xF903011Cu)

/** \brief 120, Ethernet Output Buffer Configuration */
#define DRE_EOBUF1_CONFIG /*lint --e(923, 9078)*/ (*(volatile Ifx_DRE_EOBUF_CONFIG*)0xF9030120u)

/** \brief 124, MAC Header 0 */
#define DRE_EOBUF1_MAC_H0 /*lint --e(923, 9078)*/ (*(volatile Ifx_DRE_EOBUF_MAC_H0*)0xF9030124u)

/** \brief 128, MAC Header 1 */
#define DRE_EOBUF1_MAC_H1 /*lint --e(923, 9078)*/ (*(volatile Ifx_DRE_EOBUF_MAC_H1*)0xF9030128u)

/** \brief 12C, MAC Header 2 */
#define DRE_EOBUF1_MAC_H2 /*lint --e(923, 9078)*/ (*(volatile Ifx_DRE_EOBUF_MAC_H2*)0xF903012Cu)

/** \brief 130, MAC Header 3 */
#define DRE_EOBUF1_MAC_H3 /*lint --e(923, 9078)*/ (*(volatile Ifx_DRE_EOBUF_MAC_H3*)0xF9030130u)

/** \brief 134, MAC Header 4 */
#define DRE_EOBUF1_MAC_H4 /*lint --e(923, 9078)*/ (*(volatile Ifx_DRE_EOBUF_MAC_H4*)0xF9030134u)

/** \brief 138, NTSCF Header */
#define DRE_EOBUF1_NTSCF_H0 /*lint --e(923, 9078)*/ (*(volatile Ifx_DRE_EOBUF_NTSCF_H0*)0xF9030138u)

/** \brief 13C, Stream ID Configuration 0 */
#define DRE_EOBUF1_NTSCF_STREAM0_ID /*lint --e(923, 9078)*/ (*(volatile Ifx_DRE_EOBUF_NTSCF_STREAM0_ID*)0xF903013Cu)

/** \brief 140, Stream ID Configuration 1 */
#define DRE_EOBUF1_NTSCF_STREAM1_ID /*lint --e(923, 9078)*/ (*(volatile Ifx_DRE_EOBUF_NTSCF_STREAM1_ID*)0xF9030140u)

/** \brief 144, Ethernet Output Buffer Status */
#define DRE_EOBUF1_STATUS /*lint --e(923, 9078)*/ (*(volatile Ifx_DRE_EOBUF_STATUS*)0xF9030144u)

/** \brief 148, Transmit Trigger Configuration */
#define DRE_EOBUF1_TTC /*lint --e(923, 9078)*/ (*(volatile Ifx_DRE_EOBUF_TTC*)0xF9030148u)

/** \brief 14C, Timer Threshold and Status */
#define DRE_EOBUF1_TTS /*lint --e(923, 9078)*/ (*(volatile Ifx_DRE_EOBUF_TTS*)0xF903014Cu)

/** \brief 150, Stream ID Filter Configuration */
#define DRE_SIDF0_FC /*lint --e(923, 9078)*/ (*(volatile Ifx_DRE_SIDF_FC*)0xF9030150u)

/** \brief 154, Stream ID Filter 1 Lower */
#define DRE_SIDF0_FIL1_L /*lint --e(923, 9078)*/ (*(volatile Ifx_DRE_SIDF_FIL1_L*)0xF9030154u)

/** \brief 158, Stream ID Filter 1 Higher */
#define DRE_SIDF0_FIL1_H /*lint --e(923, 9078)*/ (*(volatile Ifx_DRE_SIDF_FIL1_H*)0xF9030158u)

/** \brief 15C, Stream ID Filter 2 Lower */
#define DRE_SIDF0_FIL2_L /*lint --e(923, 9078)*/ (*(volatile Ifx_DRE_SIDF_FIL2_L*)0xF903015Cu)

/** \brief 160, Stream ID Filter 2 Higher */
#define DRE_SIDF0_FIL2_H /*lint --e(923, 9078)*/ (*(volatile Ifx_DRE_SIDF_FIL2_H*)0xF9030160u)

/** \brief 164, Stream ID Filter Configuration */
#define DRE_SIDF1_FC /*lint --e(923, 9078)*/ (*(volatile Ifx_DRE_SIDF_FC*)0xF9030164u)

/** \brief 168, Stream ID Filter 1 Lower */
#define DRE_SIDF1_FIL1_L /*lint --e(923, 9078)*/ (*(volatile Ifx_DRE_SIDF_FIL1_L*)0xF9030168u)

/** \brief 16C, Stream ID Filter 1 Higher */
#define DRE_SIDF1_FIL1_H /*lint --e(923, 9078)*/ (*(volatile Ifx_DRE_SIDF_FIL1_H*)0xF903016Cu)

/** \brief 170, Stream ID Filter 2 Lower */
#define DRE_SIDF1_FIL2_L /*lint --e(923, 9078)*/ (*(volatile Ifx_DRE_SIDF_FIL2_L*)0xF9030170u)

/** \brief 174, Stream ID Filter 2 Higher */
#define DRE_SIDF1_FIL2_H /*lint --e(923, 9078)*/ (*(volatile Ifx_DRE_SIDF_FIL2_H*)0xF9030174u)

/** \brief 178, Stream ID Filter Configuration */
#define DRE_SIDF2_FC /*lint --e(923, 9078)*/ (*(volatile Ifx_DRE_SIDF_FC*)0xF9030178u)

/** \brief 17C, Stream ID Filter 1 Lower */
#define DRE_SIDF2_FIL1_L /*lint --e(923, 9078)*/ (*(volatile Ifx_DRE_SIDF_FIL1_L*)0xF903017Cu)

/** \brief 180, Stream ID Filter 1 Higher */
#define DRE_SIDF2_FIL1_H /*lint --e(923, 9078)*/ (*(volatile Ifx_DRE_SIDF_FIL1_H*)0xF9030180u)

/** \brief 184, Stream ID Filter 2 Lower */
#define DRE_SIDF2_FIL2_L /*lint --e(923, 9078)*/ (*(volatile Ifx_DRE_SIDF_FIL2_L*)0xF9030184u)

/** \brief 188, Stream ID Filter 2 Higher */
#define DRE_SIDF2_FIL2_H /*lint --e(923, 9078)*/ (*(volatile Ifx_DRE_SIDF_FIL2_H*)0xF9030188u)

/** \brief 18C, Stream ID Filter Configuration */
#define DRE_SIDF3_FC /*lint --e(923, 9078)*/ (*(volatile Ifx_DRE_SIDF_FC*)0xF903018Cu)

/** \brief 190, Stream ID Filter 1 Lower */
#define DRE_SIDF3_FIL1_L /*lint --e(923, 9078)*/ (*(volatile Ifx_DRE_SIDF_FIL1_L*)0xF9030190u)

/** \brief 194, Stream ID Filter 1 Higher */
#define DRE_SIDF3_FIL1_H /*lint --e(923, 9078)*/ (*(volatile Ifx_DRE_SIDF_FIL1_H*)0xF9030194u)

/** \brief 198, Stream ID Filter 2 Lower */
#define DRE_SIDF3_FIL2_L /*lint --e(923, 9078)*/ (*(volatile Ifx_DRE_SIDF_FIL2_L*)0xF9030198u)

/** \brief 19C, Stream ID Filter 2 Higher */
#define DRE_SIDF3_FIL2_H /*lint --e(923, 9078)*/ (*(volatile Ifx_DRE_SIDF_FIL2_H*)0xF903019Cu)

/** \brief 1A0, Stream ID Filter Configuration */
#define DRE_SIDF4_FC /*lint --e(923, 9078)*/ (*(volatile Ifx_DRE_SIDF_FC*)0xF90301A0u)

/** \brief 1A4, Stream ID Filter 1 Lower */
#define DRE_SIDF4_FIL1_L /*lint --e(923, 9078)*/ (*(volatile Ifx_DRE_SIDF_FIL1_L*)0xF90301A4u)

/** \brief 1A8, Stream ID Filter 1 Higher */
#define DRE_SIDF4_FIL1_H /*lint --e(923, 9078)*/ (*(volatile Ifx_DRE_SIDF_FIL1_H*)0xF90301A8u)

/** \brief 1AC, Stream ID Filter 2 Lower */
#define DRE_SIDF4_FIL2_L /*lint --e(923, 9078)*/ (*(volatile Ifx_DRE_SIDF_FIL2_L*)0xF90301ACu)

/** \brief 1B0, Stream ID Filter 2 Higher */
#define DRE_SIDF4_FIL2_H /*lint --e(923, 9078)*/ (*(volatile Ifx_DRE_SIDF_FIL2_H*)0xF90301B0u)

/** \brief 1B4, Stream ID Filter Configuration */
#define DRE_SIDF5_FC /*lint --e(923, 9078)*/ (*(volatile Ifx_DRE_SIDF_FC*)0xF90301B4u)

/** \brief 1B8, Stream ID Filter 1 Lower */
#define DRE_SIDF5_FIL1_L /*lint --e(923, 9078)*/ (*(volatile Ifx_DRE_SIDF_FIL1_L*)0xF90301B8u)

/** \brief 1BC, Stream ID Filter 1 Higher */
#define DRE_SIDF5_FIL1_H /*lint --e(923, 9078)*/ (*(volatile Ifx_DRE_SIDF_FIL1_H*)0xF90301BCu)

/** \brief 1C0, Stream ID Filter 2 Lower */
#define DRE_SIDF5_FIL2_L /*lint --e(923, 9078)*/ (*(volatile Ifx_DRE_SIDF_FIL2_L*)0xF90301C0u)

/** \brief 1C4, Stream ID Filter 2 Higher */
#define DRE_SIDF5_FIL2_H /*lint --e(923, 9078)*/ (*(volatile Ifx_DRE_SIDF_FIL2_H*)0xF90301C4u)

/** \brief 1C8, Stream ID Filter Configuration */
#define DRE_SIDF6_FC /*lint --e(923, 9078)*/ (*(volatile Ifx_DRE_SIDF_FC*)0xF90301C8u)

/** \brief 1CC, Stream ID Filter 1 Lower */
#define DRE_SIDF6_FIL1_L /*lint --e(923, 9078)*/ (*(volatile Ifx_DRE_SIDF_FIL1_L*)0xF90301CCu)

/** \brief 1D0, Stream ID Filter 1 Higher */
#define DRE_SIDF6_FIL1_H /*lint --e(923, 9078)*/ (*(volatile Ifx_DRE_SIDF_FIL1_H*)0xF90301D0u)

/** \brief 1D4, Stream ID Filter 2 Lower */
#define DRE_SIDF6_FIL2_L /*lint --e(923, 9078)*/ (*(volatile Ifx_DRE_SIDF_FIL2_L*)0xF90301D4u)

/** \brief 1D8, Stream ID Filter 2 Higher */
#define DRE_SIDF6_FIL2_H /*lint --e(923, 9078)*/ (*(volatile Ifx_DRE_SIDF_FIL2_H*)0xF90301D8u)

/** \brief 1DC, Stream ID Filter Configuration */
#define DRE_SIDF7_FC /*lint --e(923, 9078)*/ (*(volatile Ifx_DRE_SIDF_FC*)0xF90301DCu)

/** \brief 1E0, Stream ID Filter 1 Lower */
#define DRE_SIDF7_FIL1_L /*lint --e(923, 9078)*/ (*(volatile Ifx_DRE_SIDF_FIL1_L*)0xF90301E0u)

/** \brief 1E4, Stream ID Filter 1 Higher */
#define DRE_SIDF7_FIL1_H /*lint --e(923, 9078)*/ (*(volatile Ifx_DRE_SIDF_FIL1_H*)0xF90301E4u)

/** \brief 1E8, Stream ID Filter 2 Lower */
#define DRE_SIDF7_FIL2_L /*lint --e(923, 9078)*/ (*(volatile Ifx_DRE_SIDF_FIL2_L*)0xF90301E8u)

/** \brief 1EC, Stream ID Filter 2 Higher */
#define DRE_SIDF7_FIL2_H /*lint --e(923, 9078)*/ (*(volatile Ifx_DRE_SIDF_FIL2_H*)0xF90301ECu)

/** \brief 1F0, CAN Transmit Routing Table Start Address */
#define DRE_RT0_SA /*lint --e(923, 9078)*/ (*(volatile Ifx_DRE_RT_SA*)0xF90301F0u)

/** \brief 1F4, CAN Transmit Routing Table Configuration */
#define DRE_RT0_CONFIG /*lint --e(923, 9078)*/ (*(volatile Ifx_DRE_RT_CONFIG*)0xF90301F4u)

/** \brief 1F8, CAN Transmit Routing Table Start Address */
#define DRE_RT1_SA /*lint --e(923, 9078)*/ (*(volatile Ifx_DRE_RT_SA*)0xF90301F8u)

/** \brief 1FC, CAN Transmit Routing Table Configuration */
#define DRE_RT1_CONFIG /*lint --e(923, 9078)*/ (*(volatile Ifx_DRE_RT_CONFIG*)0xF90301FCu)

/** \brief 200, CAN Transmit Routing Table Start Address */
#define DRE_RT2_SA /*lint --e(923, 9078)*/ (*(volatile Ifx_DRE_RT_SA*)0xF9030200u)

/** \brief 204, CAN Transmit Routing Table Configuration */
#define DRE_RT2_CONFIG /*lint --e(923, 9078)*/ (*(volatile Ifx_DRE_RT_CONFIG*)0xF9030204u)

/** \brief 208, CAN Transmit Routing Table Start Address */
#define DRE_RT3_SA /*lint --e(923, 9078)*/ (*(volatile Ifx_DRE_RT_SA*)0xF9030208u)

/** \brief 20C, CAN Transmit Routing Table Configuration */
#define DRE_RT3_CONFIG /*lint --e(923, 9078)*/ (*(volatile Ifx_DRE_RT_CONFIG*)0xF903020Cu)

/** \brief 210, Routing Request Configuration */
#define DRE_RREQ_CONFIG /*lint --e(923, 9078)*/ (*(volatile Ifx_DRE_RREQ_CONFIG*)0xF9030210u)

/** \brief 214, CAN ID Request */
#define DRE_RREQ_CID /*lint --e(923, 9078)*/ (*(volatile Ifx_DRE_RREQ_CID*)0xF9030214u)

/** \brief 218, Uni-cast Routing Header  */
#define DRE_UCRH /*lint --e(923, 9078)*/ (*(volatile Ifx_DRE_UCRH*)0xF9030218u)

/** \brief 218, Multi-cast Routing Header */
#define DRE_MCRH /*lint --e(923, 9078)*/ (*(volatile Ifx_DRE_MCRH*)0xF9030218u)

/** \brief 21C, Routing Status */
#define DRE_RS /*lint --e(923, 9078)*/ (*(volatile Ifx_DRE_RS*)0xF903021Cu)

/** \brief 220, CAN Receive Request 0 */
#define DRE_CANRXR0 /*lint --e(923, 9078)*/ (*(volatile Ifx_DRE_CANRXR0*)0xF9030220u)

/** \brief 224, CAN Receive Request 1 */
#define DRE_CANRXR1 /*lint --e(923, 9078)*/ (*(volatile Ifx_DRE_CANRXR1*)0xF9030224u)

/** \brief 228, CAN Transmit Buffer Available Request  */
#define DRE_CANTXR /*lint --e(923, 9078)*/ (*(volatile Ifx_DRE_CANTXR*)0xF9030228u)

/** \brief 22C, Destination Memory Start address */
#define DRE_DMEM0_SA /*lint --e(923, 9078)*/ (*(volatile Ifx_DRE_DMEM_SA*)0xF903022Cu)

/** \brief 230, Destination Memory Configuration */
#define DRE_DMEM0_CONFIG /*lint --e(923, 9078)*/ (*(volatile Ifx_DRE_DMEM_CONFIG*)0xF9030230u)

/** \brief 234, Destination Memory Status */
#define DRE_DMEM0_STATUS /*lint --e(923, 9078)*/ (*(volatile Ifx_DRE_DMEM_STATUS*)0xF9030234u)

/** \brief 238, Destination Memory Resource Partition */
#define DRE_DMEM0_RP /*lint --e(923, 9078)*/ (*(volatile Ifx_DRE_DMEM_RP*)0xF9030238u)

/** \brief 23C, Destination Memory Start address */
#define DRE_DMEM1_SA /*lint --e(923, 9078)*/ (*(volatile Ifx_DRE_DMEM_SA*)0xF903023Cu)

/** \brief 240, Destination Memory Configuration */
#define DRE_DMEM1_CONFIG /*lint --e(923, 9078)*/ (*(volatile Ifx_DRE_DMEM_CONFIG*)0xF9030240u)

/** \brief 244, Destination Memory Status */
#define DRE_DMEM1_STATUS /*lint --e(923, 9078)*/ (*(volatile Ifx_DRE_DMEM_STATUS*)0xF9030244u)

/** \brief 248, Destination Memory Resource Partition */
#define DRE_DMEM1_RP /*lint --e(923, 9078)*/ (*(volatile Ifx_DRE_DMEM_RP*)0xF9030248u)

/** \brief 24C, Destination Memory Start address */
#define DRE_DMEM2_SA /*lint --e(923, 9078)*/ (*(volatile Ifx_DRE_DMEM_SA*)0xF903024Cu)

/** \brief 250, Destination Memory Configuration */
#define DRE_DMEM2_CONFIG /*lint --e(923, 9078)*/ (*(volatile Ifx_DRE_DMEM_CONFIG*)0xF9030250u)

/** \brief 254, Destination Memory Status */
#define DRE_DMEM2_STATUS /*lint --e(923, 9078)*/ (*(volatile Ifx_DRE_DMEM_STATUS*)0xF9030254u)

/** \brief 258, Destination Memory Resource Partition */
#define DRE_DMEM2_RP /*lint --e(923, 9078)*/ (*(volatile Ifx_DRE_DMEM_RP*)0xF9030258u)

/** \brief 25C, Destination Memory Start address */
#define DRE_DMEM3_SA /*lint --e(923, 9078)*/ (*(volatile Ifx_DRE_DMEM_SA*)0xF903025Cu)

/** \brief 260, Destination Memory Configuration */
#define DRE_DMEM3_CONFIG /*lint --e(923, 9078)*/ (*(volatile Ifx_DRE_DMEM_CONFIG*)0xF9030260u)

/** \brief 264, Destination Memory Status */
#define DRE_DMEM3_STATUS /*lint --e(923, 9078)*/ (*(volatile Ifx_DRE_DMEM_STATUS*)0xF9030264u)

/** \brief 268, Destination Memory Resource Partition */
#define DRE_DMEM3_RP /*lint --e(923, 9078)*/ (*(volatile Ifx_DRE_DMEM_RP*)0xF9030268u)

/** \brief 26C, Destination Memory Start address */
#define DRE_DMEM4_SA /*lint --e(923, 9078)*/ (*(volatile Ifx_DRE_DMEM_SA*)0xF903026Cu)

/** \brief 270, Destination Memory Configuration */
#define DRE_DMEM4_CONFIG /*lint --e(923, 9078)*/ (*(volatile Ifx_DRE_DMEM_CONFIG*)0xF9030270u)

/** \brief 274, Destination Memory Status */
#define DRE_DMEM4_STATUS /*lint --e(923, 9078)*/ (*(volatile Ifx_DRE_DMEM_STATUS*)0xF9030274u)

/** \brief 278, Destination Memory Resource Partition */
#define DRE_DMEM4_RP /*lint --e(923, 9078)*/ (*(volatile Ifx_DRE_DMEM_RP*)0xF9030278u)

/** \brief 27C, Destination Memory Start address */
#define DRE_DMEM5_SA /*lint --e(923, 9078)*/ (*(volatile Ifx_DRE_DMEM_SA*)0xF903027Cu)

/** \brief 280, Destination Memory Configuration */
#define DRE_DMEM5_CONFIG /*lint --e(923, 9078)*/ (*(volatile Ifx_DRE_DMEM_CONFIG*)0xF9030280u)

/** \brief 284, Destination Memory Status */
#define DRE_DMEM5_STATUS /*lint --e(923, 9078)*/ (*(volatile Ifx_DRE_DMEM_STATUS*)0xF9030284u)

/** \brief 288, Destination Memory Resource Partition */
#define DRE_DMEM5_RP /*lint --e(923, 9078)*/ (*(volatile Ifx_DRE_DMEM_RP*)0xF9030288u)

/** \brief 28C, Destination Memory Start address */
#define DRE_DMEM6_SA /*lint --e(923, 9078)*/ (*(volatile Ifx_DRE_DMEM_SA*)0xF903028Cu)

/** \brief 290, Destination Memory Configuration */
#define DRE_DMEM6_CONFIG /*lint --e(923, 9078)*/ (*(volatile Ifx_DRE_DMEM_CONFIG*)0xF9030290u)

/** \brief 294, Destination Memory Status */
#define DRE_DMEM6_STATUS /*lint --e(923, 9078)*/ (*(volatile Ifx_DRE_DMEM_STATUS*)0xF9030294u)

/** \brief 298, Destination Memory Resource Partition */
#define DRE_DMEM6_RP /*lint --e(923, 9078)*/ (*(volatile Ifx_DRE_DMEM_RP*)0xF9030298u)

/** \brief 29C, Destination Memory Start address */
#define DRE_DMEM7_SA /*lint --e(923, 9078)*/ (*(volatile Ifx_DRE_DMEM_SA*)0xF903029Cu)

/** \brief 2A0, Destination Memory Configuration */
#define DRE_DMEM7_CONFIG /*lint --e(923, 9078)*/ (*(volatile Ifx_DRE_DMEM_CONFIG*)0xF90302A0u)

/** \brief 2A4, Destination Memory Status */
#define DRE_DMEM7_STATUS /*lint --e(923, 9078)*/ (*(volatile Ifx_DRE_DMEM_STATUS*)0xF90302A4u)

/** \brief 2A8, Destination Memory Resource Partition */
#define DRE_DMEM7_RP /*lint --e(923, 9078)*/ (*(volatile Ifx_DRE_DMEM_RP*)0xF90302A8u)

/** \brief 2AC, Destination Memory Start address */
#define DRE_DMEM8_SA /*lint --e(923, 9078)*/ (*(volatile Ifx_DRE_DMEM_SA*)0xF90302ACu)

/** \brief 2B0, Destination Memory Configuration */
#define DRE_DMEM8_CONFIG /*lint --e(923, 9078)*/ (*(volatile Ifx_DRE_DMEM_CONFIG*)0xF90302B0u)

/** \brief 2B4, Destination Memory Status */
#define DRE_DMEM8_STATUS /*lint --e(923, 9078)*/ (*(volatile Ifx_DRE_DMEM_STATUS*)0xF90302B4u)

/** \brief 2B8, Destination Memory Resource Partition */
#define DRE_DMEM8_RP /*lint --e(923, 9078)*/ (*(volatile Ifx_DRE_DMEM_RP*)0xF90302B8u)

/** \brief 2BC, Destination Memory Start address */
#define DRE_DMEM9_SA /*lint --e(923, 9078)*/ (*(volatile Ifx_DRE_DMEM_SA*)0xF90302BCu)

/** \brief 2C0, Destination Memory Configuration */
#define DRE_DMEM9_CONFIG /*lint --e(923, 9078)*/ (*(volatile Ifx_DRE_DMEM_CONFIG*)0xF90302C0u)

/** \brief 2C4, Destination Memory Status */
#define DRE_DMEM9_STATUS /*lint --e(923, 9078)*/ (*(volatile Ifx_DRE_DMEM_STATUS*)0xF90302C4u)

/** \brief 2C8, Destination Memory Resource Partition */
#define DRE_DMEM9_RP /*lint --e(923, 9078)*/ (*(volatile Ifx_DRE_DMEM_RP*)0xF90302C8u)

/** \brief 2CC, Destination Memory Start address */
#define DRE_DMEM10_SA /*lint --e(923, 9078)*/ (*(volatile Ifx_DRE_DMEM_SA*)0xF90302CCu)

/** \brief 2D0, Destination Memory Configuration */
#define DRE_DMEM10_CONFIG /*lint --e(923, 9078)*/ (*(volatile Ifx_DRE_DMEM_CONFIG*)0xF90302D0u)

/** \brief 2D4, Destination Memory Status */
#define DRE_DMEM10_STATUS /*lint --e(923, 9078)*/ (*(volatile Ifx_DRE_DMEM_STATUS*)0xF90302D4u)

/** \brief 2D8, Destination Memory Resource Partition */
#define DRE_DMEM10_RP /*lint --e(923, 9078)*/ (*(volatile Ifx_DRE_DMEM_RP*)0xF90302D8u)

/** \brief 2DC, Destination Memory Start address */
#define DRE_DMEM11_SA /*lint --e(923, 9078)*/ (*(volatile Ifx_DRE_DMEM_SA*)0xF90302DCu)

/** \brief 2E0, Destination Memory Configuration */
#define DRE_DMEM11_CONFIG /*lint --e(923, 9078)*/ (*(volatile Ifx_DRE_DMEM_CONFIG*)0xF90302E0u)

/** \brief 2E4, Destination Memory Status */
#define DRE_DMEM11_STATUS /*lint --e(923, 9078)*/ (*(volatile Ifx_DRE_DMEM_STATUS*)0xF90302E4u)

/** \brief 2E8, Destination Memory Resource Partition */
#define DRE_DMEM11_RP /*lint --e(923, 9078)*/ (*(volatile Ifx_DRE_DMEM_RP*)0xF90302E8u)

/** \brief 2EC, Destination Memory Start address */
#define DRE_DMEM12_SA /*lint --e(923, 9078)*/ (*(volatile Ifx_DRE_DMEM_SA*)0xF90302ECu)

/** \brief 2F0, Destination Memory Configuration */
#define DRE_DMEM12_CONFIG /*lint --e(923, 9078)*/ (*(volatile Ifx_DRE_DMEM_CONFIG*)0xF90302F0u)

/** \brief 2F4, Destination Memory Status */
#define DRE_DMEM12_STATUS /*lint --e(923, 9078)*/ (*(volatile Ifx_DRE_DMEM_STATUS*)0xF90302F4u)

/** \brief 2F8, Destination Memory Resource Partition */
#define DRE_DMEM12_RP /*lint --e(923, 9078)*/ (*(volatile Ifx_DRE_DMEM_RP*)0xF90302F8u)

/** \brief 2FC, Destination Memory Start address */
#define DRE_DMEM13_SA /*lint --e(923, 9078)*/ (*(volatile Ifx_DRE_DMEM_SA*)0xF90302FCu)

/** \brief 300, Destination Memory Configuration */
#define DRE_DMEM13_CONFIG /*lint --e(923, 9078)*/ (*(volatile Ifx_DRE_DMEM_CONFIG*)0xF9030300u)

/** \brief 304, Destination Memory Status */
#define DRE_DMEM13_STATUS /*lint --e(923, 9078)*/ (*(volatile Ifx_DRE_DMEM_STATUS*)0xF9030304u)

/** \brief 308, Destination Memory Resource Partition */
#define DRE_DMEM13_RP /*lint --e(923, 9078)*/ (*(volatile Ifx_DRE_DMEM_RP*)0xF9030308u)

/** \brief 30C, Destination Memory Start address */
#define DRE_DMEM14_SA /*lint --e(923, 9078)*/ (*(volatile Ifx_DRE_DMEM_SA*)0xF903030Cu)

/** \brief 310, Destination Memory Configuration */
#define DRE_DMEM14_CONFIG /*lint --e(923, 9078)*/ (*(volatile Ifx_DRE_DMEM_CONFIG*)0xF9030310u)

/** \brief 314, Destination Memory Status */
#define DRE_DMEM14_STATUS /*lint --e(923, 9078)*/ (*(volatile Ifx_DRE_DMEM_STATUS*)0xF9030314u)

/** \brief 318, Destination Memory Resource Partition */
#define DRE_DMEM14_RP /*lint --e(923, 9078)*/ (*(volatile Ifx_DRE_DMEM_RP*)0xF9030318u)

/** \brief 31C, Destination Memory Start address */
#define DRE_DMEM15_SA /*lint --e(923, 9078)*/ (*(volatile Ifx_DRE_DMEM_SA*)0xF903031Cu)

/** \brief 320, Destination Memory Configuration */
#define DRE_DMEM15_CONFIG /*lint --e(923, 9078)*/ (*(volatile Ifx_DRE_DMEM_CONFIG*)0xF9030320u)

/** \brief 324, Destination Memory Status */
#define DRE_DMEM15_STATUS /*lint --e(923, 9078)*/ (*(volatile Ifx_DRE_DMEM_STATUS*)0xF9030324u)

/** \brief 328, Destination Memory Resource Partition */
#define DRE_DMEM15_RP /*lint --e(923, 9078)*/ (*(volatile Ifx_DRE_DMEM_RP*)0xF9030328u)

/** \brief 32C, Destination Memory Start address */
#define DRE_DMEM16_SA /*lint --e(923, 9078)*/ (*(volatile Ifx_DRE_DMEM_SA*)0xF903032Cu)

/** \brief 330, Destination Memory Configuration */
#define DRE_DMEM16_CONFIG /*lint --e(923, 9078)*/ (*(volatile Ifx_DRE_DMEM_CONFIG*)0xF9030330u)

/** \brief 334, Destination Memory Status */
#define DRE_DMEM16_STATUS /*lint --e(923, 9078)*/ (*(volatile Ifx_DRE_DMEM_STATUS*)0xF9030334u)

/** \brief 338, Destination Memory Resource Partition */
#define DRE_DMEM16_RP /*lint --e(923, 9078)*/ (*(volatile Ifx_DRE_DMEM_RP*)0xF9030338u)

/** \brief 33C, Destination Memory Start address */
#define DRE_DMEM17_SA /*lint --e(923, 9078)*/ (*(volatile Ifx_DRE_DMEM_SA*)0xF903033Cu)

/** \brief 340, Destination Memory Configuration */
#define DRE_DMEM17_CONFIG /*lint --e(923, 9078)*/ (*(volatile Ifx_DRE_DMEM_CONFIG*)0xF9030340u)

/** \brief 344, Destination Memory Status */
#define DRE_DMEM17_STATUS /*lint --e(923, 9078)*/ (*(volatile Ifx_DRE_DMEM_STATUS*)0xF9030344u)

/** \brief 348, Destination Memory Resource Partition */
#define DRE_DMEM17_RP /*lint --e(923, 9078)*/ (*(volatile Ifx_DRE_DMEM_RP*)0xF9030348u)

/** \brief 34C, Destination Memory Start address */
#define DRE_DMEM18_SA /*lint --e(923, 9078)*/ (*(volatile Ifx_DRE_DMEM_SA*)0xF903034Cu)

/** \brief 350, Destination Memory Configuration */
#define DRE_DMEM18_CONFIG /*lint --e(923, 9078)*/ (*(volatile Ifx_DRE_DMEM_CONFIG*)0xF9030350u)

/** \brief 354, Destination Memory Status */
#define DRE_DMEM18_STATUS /*lint --e(923, 9078)*/ (*(volatile Ifx_DRE_DMEM_STATUS*)0xF9030354u)

/** \brief 358, Destination Memory Resource Partition */
#define DRE_DMEM18_RP /*lint --e(923, 9078)*/ (*(volatile Ifx_DRE_DMEM_RP*)0xF9030358u)

/** \brief 35C, Destination Memory Start address */
#define DRE_DMEM19_SA /*lint --e(923, 9078)*/ (*(volatile Ifx_DRE_DMEM_SA*)0xF903035Cu)

/** \brief 360, Destination Memory Configuration */
#define DRE_DMEM19_CONFIG /*lint --e(923, 9078)*/ (*(volatile Ifx_DRE_DMEM_CONFIG*)0xF9030360u)

/** \brief 364, Destination Memory Status */
#define DRE_DMEM19_STATUS /*lint --e(923, 9078)*/ (*(volatile Ifx_DRE_DMEM_STATUS*)0xF9030364u)

/** \brief 368, Destination Memory Resource Partition */
#define DRE_DMEM19_RP /*lint --e(923, 9078)*/ (*(volatile Ifx_DRE_DMEM_RP*)0xF9030368u)

/** \brief 36C, Destination Memory Start address */
#define DRE_DMEM20_SA /*lint --e(923, 9078)*/ (*(volatile Ifx_DRE_DMEM_SA*)0xF903036Cu)

/** \brief 370, Destination Memory Configuration */
#define DRE_DMEM20_CONFIG /*lint --e(923, 9078)*/ (*(volatile Ifx_DRE_DMEM_CONFIG*)0xF9030370u)

/** \brief 374, Destination Memory Status */
#define DRE_DMEM20_STATUS /*lint --e(923, 9078)*/ (*(volatile Ifx_DRE_DMEM_STATUS*)0xF9030374u)

/** \brief 378, Destination Memory Resource Partition */
#define DRE_DMEM20_RP /*lint --e(923, 9078)*/ (*(volatile Ifx_DRE_DMEM_RP*)0xF9030378u)

/** \brief 37C, Destination Memory Start address */
#define DRE_DMEM21_SA /*lint --e(923, 9078)*/ (*(volatile Ifx_DRE_DMEM_SA*)0xF903037Cu)

/** \brief 380, Destination Memory Configuration */
#define DRE_DMEM21_CONFIG /*lint --e(923, 9078)*/ (*(volatile Ifx_DRE_DMEM_CONFIG*)0xF9030380u)

/** \brief 384, Destination Memory Status */
#define DRE_DMEM21_STATUS /*lint --e(923, 9078)*/ (*(volatile Ifx_DRE_DMEM_STATUS*)0xF9030384u)

/** \brief 388, Destination Memory Resource Partition */
#define DRE_DMEM21_RP /*lint --e(923, 9078)*/ (*(volatile Ifx_DRE_DMEM_RP*)0xF9030388u)

/** \brief 38C, Destination Memory Start address */
#define DRE_DMEM22_SA /*lint --e(923, 9078)*/ (*(volatile Ifx_DRE_DMEM_SA*)0xF903038Cu)

/** \brief 390, Destination Memory Configuration */
#define DRE_DMEM22_CONFIG /*lint --e(923, 9078)*/ (*(volatile Ifx_DRE_DMEM_CONFIG*)0xF9030390u)

/** \brief 394, Destination Memory Status */
#define DRE_DMEM22_STATUS /*lint --e(923, 9078)*/ (*(volatile Ifx_DRE_DMEM_STATUS*)0xF9030394u)

/** \brief 398, Destination Memory Resource Partition */
#define DRE_DMEM22_RP /*lint --e(923, 9078)*/ (*(volatile Ifx_DRE_DMEM_RP*)0xF9030398u)

/** \brief 39C, Destination Memory Start address */
#define DRE_DMEM23_SA /*lint --e(923, 9078)*/ (*(volatile Ifx_DRE_DMEM_SA*)0xF903039Cu)

/** \brief 3A0, Destination Memory Configuration */
#define DRE_DMEM23_CONFIG /*lint --e(923, 9078)*/ (*(volatile Ifx_DRE_DMEM_CONFIG*)0xF90303A0u)

/** \brief 3A4, Destination Memory Status */
#define DRE_DMEM23_STATUS /*lint --e(923, 9078)*/ (*(volatile Ifx_DRE_DMEM_STATUS*)0xF90303A4u)

/** \brief 3A8, Destination Memory Resource Partition */
#define DRE_DMEM23_RP /*lint --e(923, 9078)*/ (*(volatile Ifx_DRE_DMEM_RP*)0xF90303A8u)

/** \brief 3AC, Destination Memory Start address */
#define DRE_DMEM24_SA /*lint --e(923, 9078)*/ (*(volatile Ifx_DRE_DMEM_SA*)0xF90303ACu)

/** \brief 3B0, Destination Memory Configuration */
#define DRE_DMEM24_CONFIG /*lint --e(923, 9078)*/ (*(volatile Ifx_DRE_DMEM_CONFIG*)0xF90303B0u)

/** \brief 3B4, Destination Memory Status */
#define DRE_DMEM24_STATUS /*lint --e(923, 9078)*/ (*(volatile Ifx_DRE_DMEM_STATUS*)0xF90303B4u)

/** \brief 3B8, Destination Memory Resource Partition */
#define DRE_DMEM24_RP /*lint --e(923, 9078)*/ (*(volatile Ifx_DRE_DMEM_RP*)0xF90303B8u)

/** \brief 3BC, Destination Memory Start address */
#define DRE_DMEM25_SA /*lint --e(923, 9078)*/ (*(volatile Ifx_DRE_DMEM_SA*)0xF90303BCu)

/** \brief 3C0, Destination Memory Configuration */
#define DRE_DMEM25_CONFIG /*lint --e(923, 9078)*/ (*(volatile Ifx_DRE_DMEM_CONFIG*)0xF90303C0u)

/** \brief 3C4, Destination Memory Status */
#define DRE_DMEM25_STATUS /*lint --e(923, 9078)*/ (*(volatile Ifx_DRE_DMEM_STATUS*)0xF90303C4u)

/** \brief 3C8, Destination Memory Resource Partition */
#define DRE_DMEM25_RP /*lint --e(923, 9078)*/ (*(volatile Ifx_DRE_DMEM_RP*)0xF90303C8u)

/** \brief 3CC, Destination Memory Start address */
#define DRE_DMEM26_SA /*lint --e(923, 9078)*/ (*(volatile Ifx_DRE_DMEM_SA*)0xF90303CCu)

/** \brief 3D0, Destination Memory Configuration */
#define DRE_DMEM26_CONFIG /*lint --e(923, 9078)*/ (*(volatile Ifx_DRE_DMEM_CONFIG*)0xF90303D0u)

/** \brief 3D4, Destination Memory Status */
#define DRE_DMEM26_STATUS /*lint --e(923, 9078)*/ (*(volatile Ifx_DRE_DMEM_STATUS*)0xF90303D4u)

/** \brief 3D8, Destination Memory Resource Partition */
#define DRE_DMEM26_RP /*lint --e(923, 9078)*/ (*(volatile Ifx_DRE_DMEM_RP*)0xF90303D8u)

/** \brief 3DC, Destination Memory Start address */
#define DRE_DMEM27_SA /*lint --e(923, 9078)*/ (*(volatile Ifx_DRE_DMEM_SA*)0xF90303DCu)

/** \brief 3E0, Destination Memory Configuration */
#define DRE_DMEM27_CONFIG /*lint --e(923, 9078)*/ (*(volatile Ifx_DRE_DMEM_CONFIG*)0xF90303E0u)

/** \brief 3E4, Destination Memory Status */
#define DRE_DMEM27_STATUS /*lint --e(923, 9078)*/ (*(volatile Ifx_DRE_DMEM_STATUS*)0xF90303E4u)

/** \brief 3E8, Destination Memory Resource Partition */
#define DRE_DMEM27_RP /*lint --e(923, 9078)*/ (*(volatile Ifx_DRE_DMEM_RP*)0xF90303E8u)

/** \brief 3EC, Move Engine Source Address */
#define DRE_ME_SRCA /*lint --e(923, 9078)*/ (*(volatile Ifx_DRE_ME_SRCA*)0xF90303ECu)

/** \brief 3F0, Move Engine Destination Address */
#define DRE_ME_DESTA /*lint --e(923, 9078)*/ (*(volatile Ifx_DRE_ME_DESTA*)0xF90303F0u)

/** \brief 3F4, Move Engine State */
#define DRE_ME_STATE /*lint --e(923, 9078)*/ (*(volatile Ifx_DRE_ME_STATE*)0xF90303F4u)

/** \brief 3F8, Move Engine Last Error Source Address */
#define DRE_ME_LESRCA /*lint --e(923, 9078)*/ (*(volatile Ifx_DRE_ME_LESRCA*)0xF90303F8u)

/** \brief 3FC, Move Engine Last Error Destination Address */
#define DRE_ME_LEDESTA /*lint --e(923, 9078)*/ (*(volatile Ifx_DRE_ME_LEDESTA*)0xF90303FCu)

/** \brief 404, Interrupt Signal  */
#define DRE_INTSIG /*lint --e(923, 9078)*/ (*(volatile Ifx_DRE_INTSIG*)0xF9030404u)

/** \brief 408, Interrupt Line Enable */
#define DRE_IE /*lint --e(923, 9078)*/ (*(volatile Ifx_DRE_IE*)0xF9030408u)


/** \}  */

/******************************************************************************/

/******************************************************************************/

#endif /* IFXDRE_REG_H */
