[*]
[*] GTKWave Analyzer v3.4.0 (w)1999-2022 BSI
[*] Wed Nov  1 17:02:29 2023
[*]
[dumpfile] "/Users/damien/workspace/hdl/friscv/test/priv_sec_testsuite/friscv_testbench.vcd"
[dumpfile_mtime] "Wed Nov  1 17:00:10 2023"
[dumpfile_size] 224490635
[savefile] "/Users/damien/workspace/hdl/friscv/test/priv_sec_testsuite/debug_platform_verilator.gtkw"
[timestart] 6064
[size] 2560 1440
[pos] -1 -1
*-5.355745 6248 -1 -1 -1 -1 -1 -1 -1 -1 -1 -1 -1 -1 -1 -1 -1 -1 -1 -1 -1 -1 -1 -1 -1 -1 -1 -1
[treeopen] friscv_testbench.
[treeopen] friscv_testbench.friscv_testbench.
[treeopen] friscv_testbench.friscv_testbench.genblk2.
[treeopen] friscv_testbench.friscv_testbench.genblk2.axi4l_ram.
[treeopen] friscv_testbench.friscv_testbench.genblk2.dut.
[treeopen] friscv_testbench.friscv_testbench.genblk2.dut.cpu0.
[treeopen] friscv_testbench.friscv_testbench.genblk2.dut.cpu0.control.
[treeopen] friscv_testbench.friscv_testbench.genblk2.dut.cpu0.csrs.
[treeopen] friscv_testbench.friscv_testbench.genblk2.dut.cpu0.mpu.MPU_ON.PMP_REGION_CHECKERS[0].REGION_ACTIVE.
[treeopen] friscv_testbench.friscv_testbench.genblk2.dut.cpu0.mpu.MPU_ON.PMP_REGION_CHECKERS[1].REGION_ACTIVE.
[treeopen] friscv_testbench.friscv_testbench.genblk2.dut.cpu0.processing.
[treeopen] friscv_testbench.friscv_testbench.genblk2.dut.cpu0.USE_DCACHE.
[treeopen] friscv_testbench.friscv_testbench.genblk2.dut.cpu0.USE_DCACHE.dcache.
[treeopen] friscv_testbench.friscv_testbench.genblk2.dut.cpu0.USE_ICACHE.icache.cache_blocks.
[sst_width] 365
[signals_width] 334
[sst_expanded] 1
[sst_vpaned_height] 365
@c00200
-AXI4-lite RAM
@22
friscv_testbench.friscv_testbench.genblk2.axi4l_ram.ADDRW[31:0]
friscv_testbench.friscv_testbench.genblk2.axi4l_ram.ADDR_LSB_W[31:0]
friscv_testbench.friscv_testbench.genblk2.axi4l_ram.AXI1_DATA_W[31:0]
friscv_testbench.friscv_testbench.genblk2.axi4l_ram.AXI2_DATA_W[31:0]
friscv_testbench.friscv_testbench.genblk2.axi4l_ram.AXI_ADDR_W[31:0]
friscv_testbench.friscv_testbench.genblk2.axi4l_ram.AXI_DATA_W[31:0]
friscv_testbench.friscv_testbench.genblk2.axi4l_ram.AXI_ID_W[31:0]
friscv_testbench.friscv_testbench.genblk2.axi4l_ram.INIT[47:0]
friscv_testbench.friscv_testbench.genblk2.axi4l_ram.OSTDREQ_NUM[31:0]
@200
-
@28
friscv_testbench.friscv_testbench.genblk2.axi4l_ram.aclk
friscv_testbench.friscv_testbench.genblk2.axi4l_ram.aresetn
@200
-
@22
friscv_testbench.friscv_testbench.genblk2.axi4l_ram.p1_araddr[31:0]
friscv_testbench.friscv_testbench.genblk2.axi4l_ram.p1_arid[7:0]
@28
friscv_testbench.friscv_testbench.genblk2.axi4l_ram.p1_arready
friscv_testbench.friscv_testbench.genblk2.axi4l_ram.p1_arvalid
@200
-
@22
friscv_testbench.friscv_testbench.genblk2.axi4l_ram.p1_rid[7:0]
friscv_testbench.friscv_testbench.genblk2.axi4l_ram.p1_rdata[127:0]
@28
friscv_testbench.friscv_testbench.genblk2.axi4l_ram.p1_rready
friscv_testbench.friscv_testbench.genblk2.axi4l_ram.p1_rresp[1:0]
friscv_testbench.friscv_testbench.genblk2.axi4l_ram.p1_rvalid
@200
-
@22
friscv_testbench.friscv_testbench.genblk2.axi4l_ram.p1_awaddr[31:0]
friscv_testbench.friscv_testbench.genblk2.axi4l_ram.p1_awid[7:0]
@28
friscv_testbench.friscv_testbench.genblk2.axi4l_ram.p1_awprot[2:0]
friscv_testbench.friscv_testbench.genblk2.axi4l_ram.p1_awready
friscv_testbench.friscv_testbench.genblk2.axi4l_ram.p1_awvalid
@200
-
@22
friscv_testbench.friscv_testbench.genblk2.axi4l_ram.p1_wdata[127:0]
friscv_testbench.friscv_testbench.genblk2.axi4l_ram.p1_wstrb[15:0]
@28
friscv_testbench.friscv_testbench.genblk2.axi4l_ram.p1_wvalid
friscv_testbench.friscv_testbench.genblk2.axi4l_ram.p1_wready
@200
-
@28
friscv_testbench.friscv_testbench.genblk2.axi4l_ram.p1_bready
friscv_testbench.friscv_testbench.genblk2.axi4l_ram.p1_bvalid
@200
-
@1401200
-AXI4-lite RAM
@c00200
-Interconnect
@200
-
-
-
-
@1401200
-Interconnect
@800200
-CSRs
@200
-
@22
friscv_testbench.friscv_testbench.genblk2.dut.cpu0.csrs.pmpcfg0[31:0]
friscv_testbench.friscv_testbench.genblk2.dut.cpu0.csrs.pmpcfg1[31:0]
friscv_testbench.friscv_testbench.genblk2.dut.cpu0.csrs.pmpcfg2[31:0]
friscv_testbench.friscv_testbench.genblk2.dut.cpu0.csrs.pmpcfg3[31:0]
@200
-
@22
friscv_testbench.friscv_testbench.genblk2.dut.cpu0.csrs.pmpaddr0[31:0]
friscv_testbench.friscv_testbench.genblk2.dut.cpu0.csrs.pmpaddr1[31:0]
friscv_testbench.friscv_testbench.genblk2.dut.cpu0.csrs.pmpaddr2[31:0]
friscv_testbench.friscv_testbench.genblk2.dut.cpu0.csrs.pmpaddr3[31:0]
friscv_testbench.friscv_testbench.genblk2.dut.cpu0.csrs.pmpaddr4[31:0]
friscv_testbench.friscv_testbench.genblk2.dut.cpu0.csrs.pmpaddr5[31:0]
friscv_testbench.friscv_testbench.genblk2.dut.cpu0.csrs.pmpaddr6[31:0]
friscv_testbench.friscv_testbench.genblk2.dut.cpu0.csrs.pmpaddr7[31:0]
friscv_testbench.friscv_testbench.genblk2.dut.cpu0.csrs.pmpaddr8[31:0]
friscv_testbench.friscv_testbench.genblk2.dut.cpu0.csrs.pmpaddr9[31:0]
friscv_testbench.friscv_testbench.genblk2.dut.cpu0.csrs.pmpaddr10[31:0]
friscv_testbench.friscv_testbench.genblk2.dut.cpu0.csrs.pmpaddr11[31:0]
friscv_testbench.friscv_testbench.genblk2.dut.cpu0.csrs.pmpaddr12[31:0]
friscv_testbench.friscv_testbench.genblk2.dut.cpu0.csrs.pmpaddr13[31:0]
friscv_testbench.friscv_testbench.genblk2.dut.cpu0.csrs.pmpaddr14[31:0]
friscv_testbench.friscv_testbench.genblk2.dut.cpu0.csrs.pmpaddr15[31:0]
@200
-
@28
friscv_testbench.friscv_testbench.genblk2.dut.cpu0.csrs.ctrl_mstatus_wr
@22
friscv_testbench.friscv_testbench.genblk2.dut.cpu0.csrs.ctrl_mstatus[31:0]
@28
friscv_testbench.friscv_testbench.genblk2.dut.cpu0.csrs.ctrl_mepc_wr
@22
friscv_testbench.friscv_testbench.genblk2.dut.cpu0.csrs.ctrl_mepc[31:0]
@200
-
@22
friscv_testbench.friscv_testbench.genblk2.dut.cpu0.csrs.mstatus[31:0]
friscv_testbench.friscv_testbench.genblk2.dut.cpu0.csrs.mepc[31:0]
@200
-
@28
friscv_testbench.friscv_testbench.genblk2.dut.cpu0.csrs.csr_rden
friscv_testbench.friscv_testbench.genblk2.dut.cpu0.csrs.csr_wren
@22
friscv_testbench.friscv_testbench.genblk2.dut.cpu0.csrs.csr[11:0]
friscv_testbench.friscv_testbench.genblk2.dut.cpu0.csrs.newval[31:0]
friscv_testbench.friscv_testbench.genblk2.dut.cpu0.csrs.oldval[31:0]
@200
-
@22
friscv_testbench.friscv_testbench.genblk2.dut.cpu0.csrs.pmpcfg0[31:0]
@1000200
-CSRs
@800200
-ISA Regsiters
@200
-
@22
friscv_testbench.friscv_testbench.genblk2.dut.cpu0.isa_registers.x1_ra[31:0]
friscv_testbench.friscv_testbench.genblk2.dut.cpu0.isa_registers.x2_sp[31:0]
friscv_testbench.friscv_testbench.genblk2.dut.cpu0.isa_registers.x3_gp[31:0]
friscv_testbench.friscv_testbench.genblk2.dut.cpu0.isa_registers.x4_tp[31:0]
friscv_testbench.friscv_testbench.genblk2.dut.cpu0.isa_registers.x5_t0[31:0]
friscv_testbench.friscv_testbench.genblk2.dut.cpu0.isa_registers.x6_t1[31:0]
friscv_testbench.friscv_testbench.genblk2.dut.cpu0.isa_registers.x7_t2[31:0]
friscv_testbench.friscv_testbench.genblk2.dut.cpu0.isa_registers.x8_s0_fp[31:0]
friscv_testbench.friscv_testbench.genblk2.dut.cpu0.isa_registers.x9_s1[31:0]
friscv_testbench.friscv_testbench.genblk2.dut.cpu0.isa_registers.x10_a0[31:0]
friscv_testbench.friscv_testbench.genblk2.dut.cpu0.isa_registers.x11_a1[31:0]
friscv_testbench.friscv_testbench.genblk2.dut.cpu0.isa_registers.x12_a2[31:0]
friscv_testbench.friscv_testbench.genblk2.dut.cpu0.isa_registers.x13_a3[31:0]
friscv_testbench.friscv_testbench.genblk2.dut.cpu0.isa_registers.x14_a4[31:0]
friscv_testbench.friscv_testbench.genblk2.dut.cpu0.isa_registers.x15_a5[31:0]
friscv_testbench.friscv_testbench.genblk2.dut.cpu0.isa_registers.x16_a6[31:0]
friscv_testbench.friscv_testbench.genblk2.dut.cpu0.isa_registers.x17_a7[31:0]
friscv_testbench.friscv_testbench.genblk2.dut.cpu0.isa_registers.x18_s2[31:0]
friscv_testbench.friscv_testbench.genblk2.dut.cpu0.isa_registers.x19_s3[31:0]
friscv_testbench.friscv_testbench.genblk2.dut.cpu0.isa_registers.x20_s4[31:0]
friscv_testbench.friscv_testbench.genblk2.dut.cpu0.isa_registers.x21_s5[31:0]
friscv_testbench.friscv_testbench.genblk2.dut.cpu0.isa_registers.x22_s6[31:0]
friscv_testbench.friscv_testbench.genblk2.dut.cpu0.isa_registers.x23_s7[31:0]
friscv_testbench.friscv_testbench.genblk2.dut.cpu0.isa_registers.x24_s8[31:0]
friscv_testbench.friscv_testbench.genblk2.dut.cpu0.isa_registers.x25_s9[31:0]
friscv_testbench.friscv_testbench.genblk2.dut.cpu0.isa_registers.x26_s10[31:0]
friscv_testbench.friscv_testbench.genblk2.dut.cpu0.isa_registers.x27_s11[31:0]
friscv_testbench.friscv_testbench.genblk2.dut.cpu0.isa_registers.x28_t3[31:0]
friscv_testbench.friscv_testbench.genblk2.dut.cpu0.isa_registers.x29_t4[31:0]
friscv_testbench.friscv_testbench.genblk2.dut.cpu0.isa_registers.x30_t5[31:0]
friscv_testbench.friscv_testbench.genblk2.dut.cpu0.isa_registers.x31_t6[31:0]
@200
-
@1000200
-ISA Regsiters
@c00200
-iCache
-top
@200
-
-
-
-
@1401200
-top
@c00200
-iCache Fetcher
@200
-
-
-
-
-
-
-
-
@1401200
-iCache Fetcher
@c00200
-iCache Prefetch
@200
-
-
-
@1401200
-iCache Prefetch
@c00200
-iCache Blocks
@1401200
-iCache Blocks
-iCache
@800200
-control
@200
-
@28
friscv_testbench.friscv_testbench.genblk2.dut.cpu0.ext_irq
friscv_testbench.friscv_testbench.genblk2.dut.cpu0.control.aclk
@200
-
@c00200
-AXI4-lite
@28
friscv_testbench.friscv_testbench.genblk2.dut.cpu0.control.arvalid
friscv_testbench.friscv_testbench.genblk2.dut.cpu0.control.arready
@22
friscv_testbench.friscv_testbench.genblk2.dut.cpu0.control.araddr[31:0]
friscv_testbench.friscv_testbench.genblk2.dut.cpu0.control.arid[7:0]
@28
friscv_testbench.friscv_testbench.genblk2.dut.cpu0.control.rready
friscv_testbench.friscv_testbench.genblk2.dut.cpu0.control.rvalid
@22
friscv_testbench.friscv_testbench.genblk2.dut.cpu0.control.rid[7:0]
@1401200
-AXI4-lite
@200
-
@28
[color] 3
friscv_testbench.friscv_testbench.genblk2.dut.cpu0.control.priv_mode[1:0]
@22
friscv_testbench.friscv_testbench.genblk2.dut.cpu0.control.cfsm[3:0]
@200
-
@28
[color] 3
friscv_testbench.friscv_testbench.genblk2.dut.cpu0.control.flush_pipe
friscv_testbench.friscv_testbench.genblk2.dut.cpu0.control.pull_inst
[color] 2
friscv_testbench.friscv_testbench.genblk2.dut.cpu0.control.inst_ready
@22
friscv_testbench.friscv_testbench.genblk2.dut.cpu0.control.pc_reg[31:0]
friscv_testbench.friscv_testbench.genblk2.dut.cpu0.control.instruction[31:0]
@200
-
@28
friscv_testbench.friscv_testbench.genblk2.dut.cpu0.control.proc_busy
friscv_testbench.friscv_testbench.genblk2.dut.cpu0.control.proc_ready
friscv_testbench.friscv_testbench.genblk2.dut.cpu0.control.csr_ready
friscv_testbench.friscv_testbench.genblk2.dut.cpu0.control.cant_trap
@200
-
@28
friscv_testbench.friscv_testbench.genblk2.dut.cpu0.control.proc_valid
@200
-
@28
friscv_testbench.friscv_testbench.genblk2.dut.cpu0.control.trap_occuring
friscv_testbench.friscv_testbench.genblk2.dut.cpu0.control.async_trap_occuring
friscv_testbench.friscv_testbench.genblk2.dut.cpu0.control.sync_trap_occuring
@200
-
@28
friscv_testbench.friscv_testbench.genblk2.dut.cpu0.control.store_misaligned
friscv_testbench.friscv_testbench.genblk2.dut.cpu0.control.store_access_fault
friscv_testbench.friscv_testbench.genblk2.dut.cpu0.control.load_access_fault
friscv_testbench.friscv_testbench.genblk2.dut.cpu0.control.load_misaligned
friscv_testbench.friscv_testbench.genblk2.dut.cpu0.control.inst_access_fault
friscv_testbench.friscv_testbench.genblk2.dut.cpu0.control.illegal_csr
friscv_testbench.friscv_testbench.genblk2.dut.cpu0.control.illegal_instruction
friscv_testbench.friscv_testbench.genblk2.dut.cpu0.control.csr_ro_wr
friscv_testbench.friscv_testbench.genblk2.dut.cpu0.control.inst_addr_misaligned
@200
-
@c00200
-CSRs
@c00022
friscv_testbench.friscv_testbench.genblk2.dut.cpu0.control.sys[5:0]
@28
(0)friscv_testbench.friscv_testbench.genblk2.dut.cpu0.control.sys[5:0]
(1)friscv_testbench.friscv_testbench.genblk2.dut.cpu0.control.sys[5:0]
(2)friscv_testbench.friscv_testbench.genblk2.dut.cpu0.control.sys[5:0]
(3)friscv_testbench.friscv_testbench.genblk2.dut.cpu0.control.sys[5:0]
(4)friscv_testbench.friscv_testbench.genblk2.dut.cpu0.control.sys[5:0]
(5)friscv_testbench.friscv_testbench.genblk2.dut.cpu0.control.sys[5:0]
@1401200
-group_end
@200
-
@28
friscv_testbench.friscv_testbench.genblk2.dut.cpu0.control.csr_en
@c00022
friscv_testbench.friscv_testbench.genblk2.dut.cpu0.control.csr[11:0]
@28
(0)friscv_testbench.friscv_testbench.genblk2.dut.cpu0.control.csr[11:0]
(1)friscv_testbench.friscv_testbench.genblk2.dut.cpu0.control.csr[11:0]
(2)friscv_testbench.friscv_testbench.genblk2.dut.cpu0.control.csr[11:0]
(3)friscv_testbench.friscv_testbench.genblk2.dut.cpu0.control.csr[11:0]
(4)friscv_testbench.friscv_testbench.genblk2.dut.cpu0.control.csr[11:0]
(5)friscv_testbench.friscv_testbench.genblk2.dut.cpu0.control.csr[11:0]
(6)friscv_testbench.friscv_testbench.genblk2.dut.cpu0.control.csr[11:0]
(7)friscv_testbench.friscv_testbench.genblk2.dut.cpu0.control.csr[11:0]
(8)friscv_testbench.friscv_testbench.genblk2.dut.cpu0.control.csr[11:0]
(9)friscv_testbench.friscv_testbench.genblk2.dut.cpu0.control.csr[11:0]
(10)friscv_testbench.friscv_testbench.genblk2.dut.cpu0.control.csr[11:0]
(11)friscv_testbench.friscv_testbench.genblk2.dut.cpu0.control.csr[11:0]
@1401200
-group_end
@28
friscv_testbench.friscv_testbench.genblk2.dut.cpu0.control.csr_ro_wr
@22
friscv_testbench.friscv_testbench.genblk2.dut.cpu0.control.sb_mstatus[31:0]
@200
-
@28
friscv_testbench.friscv_testbench.genblk2.dut.cpu0.control.mstatus_wr
@22
friscv_testbench.friscv_testbench.genblk2.dut.cpu0.control.mstatus[31:0]
@200
-
@28
friscv_testbench.friscv_testbench.genblk2.dut.cpu0.control.clr_meip
@22
friscv_testbench.friscv_testbench.genblk2.dut.cpu0.csrs.mip[31:0]
friscv_testbench.friscv_testbench.genblk2.dut.cpu0.csrs.mie[31:0]
@200
-
@22
friscv_testbench.friscv_testbench.genblk2.dut.cpu0.csrs.mcause[31:0]
@28
[color] 2
friscv_testbench.friscv_testbench.genblk2.dut.cpu0.control.mepc_wr
@c00022
[color] 2
friscv_testbench.friscv_testbench.genblk2.dut.cpu0.csrs.mepc[31:0]
@28
(0)friscv_testbench.friscv_testbench.genblk2.dut.cpu0.csrs.mepc[31:0]
(1)friscv_testbench.friscv_testbench.genblk2.dut.cpu0.csrs.mepc[31:0]
(2)friscv_testbench.friscv_testbench.genblk2.dut.cpu0.csrs.mepc[31:0]
(3)friscv_testbench.friscv_testbench.genblk2.dut.cpu0.csrs.mepc[31:0]
(4)friscv_testbench.friscv_testbench.genblk2.dut.cpu0.csrs.mepc[31:0]
(5)friscv_testbench.friscv_testbench.genblk2.dut.cpu0.csrs.mepc[31:0]
(6)friscv_testbench.friscv_testbench.genblk2.dut.cpu0.csrs.mepc[31:0]
(7)friscv_testbench.friscv_testbench.genblk2.dut.cpu0.csrs.mepc[31:0]
(8)friscv_testbench.friscv_testbench.genblk2.dut.cpu0.csrs.mepc[31:0]
(9)friscv_testbench.friscv_testbench.genblk2.dut.cpu0.csrs.mepc[31:0]
(10)friscv_testbench.friscv_testbench.genblk2.dut.cpu0.csrs.mepc[31:0]
(11)friscv_testbench.friscv_testbench.genblk2.dut.cpu0.csrs.mepc[31:0]
(12)friscv_testbench.friscv_testbench.genblk2.dut.cpu0.csrs.mepc[31:0]
(13)friscv_testbench.friscv_testbench.genblk2.dut.cpu0.csrs.mepc[31:0]
(14)friscv_testbench.friscv_testbench.genblk2.dut.cpu0.csrs.mepc[31:0]
(15)friscv_testbench.friscv_testbench.genblk2.dut.cpu0.csrs.mepc[31:0]
(16)friscv_testbench.friscv_testbench.genblk2.dut.cpu0.csrs.mepc[31:0]
(17)friscv_testbench.friscv_testbench.genblk2.dut.cpu0.csrs.mepc[31:0]
(18)friscv_testbench.friscv_testbench.genblk2.dut.cpu0.csrs.mepc[31:0]
(19)friscv_testbench.friscv_testbench.genblk2.dut.cpu0.csrs.mepc[31:0]
(20)friscv_testbench.friscv_testbench.genblk2.dut.cpu0.csrs.mepc[31:0]
(21)friscv_testbench.friscv_testbench.genblk2.dut.cpu0.csrs.mepc[31:0]
(22)friscv_testbench.friscv_testbench.genblk2.dut.cpu0.csrs.mepc[31:0]
(23)friscv_testbench.friscv_testbench.genblk2.dut.cpu0.csrs.mepc[31:0]
(24)friscv_testbench.friscv_testbench.genblk2.dut.cpu0.csrs.mepc[31:0]
(25)friscv_testbench.friscv_testbench.genblk2.dut.cpu0.csrs.mepc[31:0]
(26)friscv_testbench.friscv_testbench.genblk2.dut.cpu0.csrs.mepc[31:0]
(27)friscv_testbench.friscv_testbench.genblk2.dut.cpu0.csrs.mepc[31:0]
(28)friscv_testbench.friscv_testbench.genblk2.dut.cpu0.csrs.mepc[31:0]
(29)friscv_testbench.friscv_testbench.genblk2.dut.cpu0.csrs.mepc[31:0]
(30)friscv_testbench.friscv_testbench.genblk2.dut.cpu0.csrs.mepc[31:0]
(31)friscv_testbench.friscv_testbench.genblk2.dut.cpu0.csrs.mepc[31:0]
@1401200
-group_end
@28
friscv_testbench.friscv_testbench.genblk2.dut.cpu0.control.mtval_wr
@22
friscv_testbench.friscv_testbench.genblk2.dut.cpu0.csrs.mtval[31:0]
friscv_testbench.friscv_testbench.genblk2.dut.cpu0.csrs.mtvec[31:0]
@200
-
@28
friscv_testbench.friscv_testbench.genblk2.dut.cpu0.control.aclk
@200
-
@22
friscv_testbench.friscv_testbench.genblk2.dut.cpu0.control.sb_mcounteren[31:0]
@28
friscv_testbench.friscv_testbench.genblk2.dut.cpu0.control.sb_meie
friscv_testbench.friscv_testbench.genblk2.dut.cpu0.control.sb_meip
@22
friscv_testbench.friscv_testbench.genblk2.dut.cpu0.control.sb_mepc[31:0]
@28
friscv_testbench.friscv_testbench.genblk2.dut.cpu0.control.sb_mie
friscv_testbench.friscv_testbench.genblk2.dut.cpu0.control.sb_msie
friscv_testbench.friscv_testbench.genblk2.dut.cpu0.control.sb_msip
@22
friscv_testbench.friscv_testbench.genblk2.dut.cpu0.control.sb_mstatus[31:0]
@28
friscv_testbench.friscv_testbench.genblk2.dut.cpu0.control.sb_mtie
friscv_testbench.friscv_testbench.genblk2.dut.cpu0.control.sb_mtip
@22
friscv_testbench.friscv_testbench.genblk2.dut.cpu0.control.sb_mtvec[31:0]
@1401200
-CSRs
@200
-
@1000200
-control
@800200
-Memfy
@28
friscv_testbench.friscv_testbench.genblk2.dut.cpu0.processing.memfy.memfy_valid
friscv_testbench.friscv_testbench.genblk2.dut.cpu0.processing.memfy.memfy_ready
@22
friscv_testbench.friscv_testbench.genblk2.dut.cpu0.processing.memfy.mpu_allow[3:0]
friscv_testbench.friscv_testbench.genblk2.dut.cpu0.processing.memfy.addr[31:0]
@28
friscv_testbench.friscv_testbench.genblk2.dut.cpu0.processing.memfy.memfy_ready_fsm
@200
-
@22
friscv_testbench.friscv_testbench.genblk2.dut.cpu0.processing.memfy.awaddr[31:0]
friscv_testbench.friscv_testbench.genblk2.dut.cpu0.processing.memfy.awid[7:0]
@28
friscv_testbench.friscv_testbench.genblk2.dut.cpu0.processing.memfy.awready
friscv_testbench.friscv_testbench.genblk2.dut.cpu0.processing.memfy.awvalid
@22
friscv_testbench.friscv_testbench.genblk2.dut.cpu0.processing.memfy.wdata[31:0]
@28
friscv_testbench.friscv_testbench.genblk2.dut.cpu0.processing.memfy.bvalid
friscv_testbench.friscv_testbench.genblk2.dut.cpu0.processing.memfy.bresp[1:0]
@200
-
@22
friscv_testbench.friscv_testbench.genblk2.dut.cpu0.processing.memfy.araddr[31:0]
friscv_testbench.friscv_testbench.genblk2.dut.cpu0.processing.memfy.arid[7:0]
@28
friscv_testbench.friscv_testbench.genblk2.dut.cpu0.processing.memfy.arready
friscv_testbench.friscv_testbench.genblk2.dut.cpu0.processing.memfy.arvalid
friscv_testbench.friscv_testbench.genblk2.dut.cpu0.processing.memfy.rvalid
@22
friscv_testbench.friscv_testbench.genblk2.dut.cpu0.processing.memfy.rdata[31:0]
@200
-
@28
[color] 3
friscv_testbench.friscv_testbench.genblk2.dut.cpu0.processing.memfy.waiting_rd_cpl
[color] 3
friscv_testbench.friscv_testbench.genblk2.dut.cpu0.processing.memfy.waiting_wr_cpl
@200
-
@28
friscv_testbench.friscv_testbench.genblk2.dut.cpu0.processing.memfy.check_access
friscv_testbench.friscv_testbench.genblk2.dut.cpu0.processing.memfy.load_access_fault
friscv_testbench.friscv_testbench.genblk2.dut.cpu0.processing.memfy.load_misaligned
friscv_testbench.friscv_testbench.genblk2.dut.cpu0.processing.memfy.store_access_fault
friscv_testbench.friscv_testbench.genblk2.dut.cpu0.processing.memfy.store_misaligned
@200
-
@1000200
-Memfy
@c00200
-Registers
@22
friscv_testbench.friscv_testbench.genblk2.dut.cpu0.isa_registers.x1_ra[31:0]
friscv_testbench.friscv_testbench.genblk2.dut.cpu0.isa_registers.x2_sp[31:0]
friscv_testbench.friscv_testbench.genblk2.dut.cpu0.isa_registers.x3_gp[31:0]
friscv_testbench.friscv_testbench.genblk2.dut.cpu0.isa_registers.x4_tp[31:0]
friscv_testbench.friscv_testbench.genblk2.dut.cpu0.isa_registers.x5_t0[31:0]
friscv_testbench.friscv_testbench.genblk2.dut.cpu0.isa_registers.x6_t1[31:0]
friscv_testbench.friscv_testbench.genblk2.dut.cpu0.isa_registers.x7_t2[31:0]
friscv_testbench.friscv_testbench.genblk2.dut.cpu0.isa_registers.x8_s0_fp[31:0]
friscv_testbench.friscv_testbench.genblk2.dut.cpu0.isa_registers.x9_s1[31:0]
friscv_testbench.friscv_testbench.genblk2.dut.cpu0.isa_registers.x10_a0[31:0]
friscv_testbench.friscv_testbench.genblk2.dut.cpu0.isa_registers.x11_a1[31:0]
friscv_testbench.friscv_testbench.genblk2.dut.cpu0.isa_registers.x12_a2[31:0]
friscv_testbench.friscv_testbench.genblk2.dut.cpu0.isa_registers.x13_a3[31:0]
friscv_testbench.friscv_testbench.genblk2.dut.cpu0.isa_registers.x14_a4[31:0]
friscv_testbench.friscv_testbench.genblk2.dut.cpu0.isa_registers.x15_a5[31:0]
friscv_testbench.friscv_testbench.genblk2.dut.cpu0.isa_registers.x16_a6[31:0]
friscv_testbench.friscv_testbench.genblk2.dut.cpu0.isa_registers.x17_a7[31:0]
friscv_testbench.friscv_testbench.genblk2.dut.cpu0.isa_registers.x18_s2[31:0]
friscv_testbench.friscv_testbench.genblk2.dut.cpu0.isa_registers.x19_s3[31:0]
friscv_testbench.friscv_testbench.genblk2.dut.cpu0.isa_registers.x20_s4[31:0]
friscv_testbench.friscv_testbench.genblk2.dut.cpu0.isa_registers.x21_s5[31:0]
friscv_testbench.friscv_testbench.genblk2.dut.cpu0.isa_registers.x22_s6[31:0]
friscv_testbench.friscv_testbench.genblk2.dut.cpu0.isa_registers.x23_s7[31:0]
friscv_testbench.friscv_testbench.genblk2.dut.cpu0.isa_registers.x24_s8[31:0]
friscv_testbench.friscv_testbench.genblk2.dut.cpu0.isa_registers.x25_s9[31:0]
friscv_testbench.friscv_testbench.genblk2.dut.cpu0.isa_registers.x26_s10[31:0]
friscv_testbench.friscv_testbench.genblk2.dut.cpu0.isa_registers.x27_s11[31:0]
friscv_testbench.friscv_testbench.genblk2.dut.cpu0.isa_registers.x28_t3[31:0]
friscv_testbench.friscv_testbench.genblk2.dut.cpu0.isa_registers.x29_t4[31:0]
friscv_testbench.friscv_testbench.genblk2.dut.cpu0.isa_registers.x30_t5[31:0]
friscv_testbench.friscv_testbench.genblk2.dut.cpu0.isa_registers.x31_t6[31:0]
@1401200
-Registers
@800200
-MPU
@22
friscv_testbench.friscv_testbench.genblk2.dut.cpu0.mpu.imem_addr[31:0]
friscv_testbench.friscv_testbench.genblk2.dut.cpu0.mpu.imem_allow[3:0]
friscv_testbench.friscv_testbench.genblk2.dut.cpu0.mpu.imem_match_i[31:0]
@28
friscv_testbench.friscv_testbench.genblk2.dut.cpu0.mpu.imem_match
@200
-
@22
friscv_testbench.friscv_testbench.genblk2.dut.cpu0.mpu.dmem_addr[31:0]
friscv_testbench.friscv_testbench.genblk2.dut.cpu0.mpu.dmem_allow[3:0]
friscv_testbench.friscv_testbench.genblk2.dut.cpu0.mpu.dmem_match_i[31:0]
@28
friscv_testbench.friscv_testbench.genblk2.dut.cpu0.mpu.dmem_match
@200
-
@22
friscv_testbench.friscv_testbench.genblk2.dut.cpu0.mpu.dmem_pmp_matchs[15:0]
friscv_testbench.friscv_testbench.genblk2.dut.cpu0.mpu.imem_pmp_matchs[15:0]
@200
-
@28
friscv_testbench.friscv_testbench.genblk2.dut.cpu0.mpu.mpu_off
@22
friscv_testbench.friscv_testbench.genblk2.dut.cpu0.mpu.pmp_active[15:0]
@c00200
-PMP Cfg
@1401200
-PMP Cfg
@c00200
-PMP Base
@22
friscv_testbench.friscv_testbench.genblk2.dut.cpu0.mpu.pmp_base0[31:0]
friscv_testbench.friscv_testbench.genblk2.dut.cpu0.mpu.pmp_base1[31:0]
friscv_testbench.friscv_testbench.genblk2.dut.cpu0.mpu.pmp_base2[31:0]
friscv_testbench.friscv_testbench.genblk2.dut.cpu0.mpu.pmp_base3[31:0]
friscv_testbench.friscv_testbench.genblk2.dut.cpu0.mpu.pmp_base4[31:0]
friscv_testbench.friscv_testbench.genblk2.dut.cpu0.mpu.pmp_base5[31:0]
friscv_testbench.friscv_testbench.genblk2.dut.cpu0.mpu.pmp_base6[31:0]
friscv_testbench.friscv_testbench.genblk2.dut.cpu0.mpu.pmp_base7[31:0]
friscv_testbench.friscv_testbench.genblk2.dut.cpu0.mpu.pmp_base8[31:0]
friscv_testbench.friscv_testbench.genblk2.dut.cpu0.mpu.pmp_base9[31:0]
friscv_testbench.friscv_testbench.genblk2.dut.cpu0.mpu.pmp_base10[31:0]
friscv_testbench.friscv_testbench.genblk2.dut.cpu0.mpu.pmp_base11[31:0]
friscv_testbench.friscv_testbench.genblk2.dut.cpu0.mpu.pmp_base12[31:0]
friscv_testbench.friscv_testbench.genblk2.dut.cpu0.mpu.pmp_base13[31:0]
friscv_testbench.friscv_testbench.genblk2.dut.cpu0.mpu.pmp_base14[31:0]
friscv_testbench.friscv_testbench.genblk2.dut.cpu0.mpu.pmp_base15[31:0]
@1401200
-PMP Base
@c00200
-PMP Mask
@22
friscv_testbench.friscv_testbench.genblk2.dut.cpu0.mpu.pmp_mask0[31:0]
friscv_testbench.friscv_testbench.genblk2.dut.cpu0.mpu.pmp_mask1[31:0]
friscv_testbench.friscv_testbench.genblk2.dut.cpu0.mpu.pmp_mask2[31:0]
friscv_testbench.friscv_testbench.genblk2.dut.cpu0.mpu.pmp_mask3[31:0]
friscv_testbench.friscv_testbench.genblk2.dut.cpu0.mpu.pmp_mask4[31:0]
friscv_testbench.friscv_testbench.genblk2.dut.cpu0.mpu.pmp_mask5[31:0]
friscv_testbench.friscv_testbench.genblk2.dut.cpu0.mpu.pmp_mask6[31:0]
friscv_testbench.friscv_testbench.genblk2.dut.cpu0.mpu.pmp_mask7[31:0]
friscv_testbench.friscv_testbench.genblk2.dut.cpu0.mpu.pmp_mask8[31:0]
friscv_testbench.friscv_testbench.genblk2.dut.cpu0.mpu.pmp_mask9[31:0]
friscv_testbench.friscv_testbench.genblk2.dut.cpu0.mpu.pmp_mask10[31:0]
friscv_testbench.friscv_testbench.genblk2.dut.cpu0.mpu.pmp_mask11[31:0]
friscv_testbench.friscv_testbench.genblk2.dut.cpu0.mpu.pmp_mask12[31:0]
friscv_testbench.friscv_testbench.genblk2.dut.cpu0.mpu.pmp_mask13[31:0]
friscv_testbench.friscv_testbench.genblk2.dut.cpu0.mpu.pmp_mask14[31:0]
friscv_testbench.friscv_testbench.genblk2.dut.cpu0.mpu.pmp_mask15[31:0]
@1401200
-PMP Mask
@c00200
-Region 0
@22
friscv_testbench.friscv_testbench.genblk2.dut.cpu0.mpu.MPU_ON.PMP_REGION_CHECKERS[0].REGION_ACTIVE.pmp_region.pmp_cfg[7:0]
friscv_testbench.friscv_testbench.genblk2.dut.cpu0.mpu.MPU_ON.PMP_REGION_CHECKERS[0].REGION_ACTIVE.pmp_region.pmp_addr[31:0]
friscv_testbench.friscv_testbench.genblk2.dut.cpu0.mpu.MPU_ON.PMP_REGION_CHECKERS[0].REGION_ACTIVE.pmp_region.pmp_base[31:0]
friscv_testbench.friscv_testbench.genblk2.dut.cpu0.mpu.MPU_ON.PMP_REGION_CHECKERS[0].REGION_ACTIVE.pmp_region.pmp_mask[31:0]
@1401200
-Region 0
@800200
-Region 1
@22
friscv_testbench.friscv_testbench.genblk2.dut.cpu0.mpu.MPU_ON.PMP_REGION_CHECKERS[1].REGION_ACTIVE.pmp_region.pmp_cfg[7:0]
@23
friscv_testbench.friscv_testbench.genblk2.dut.cpu0.mpu.MPU_ON.PMP_REGION_CHECKERS[1].REGION_ACTIVE.pmp_region.pmp_addr[31:0]
@22
friscv_testbench.friscv_testbench.genblk2.dut.cpu0.mpu.MPU_ON.PMP_REGION_CHECKERS[1].REGION_ACTIVE.pmp_region.pmp_base[31:0]
friscv_testbench.friscv_testbench.genblk2.dut.cpu0.mpu.MPU_ON.PMP_REGION_CHECKERS[1].REGION_ACTIVE.pmp_region.pmp_mask[31:0]
@1000200
-Region 1
-MPU
[pattern_trace] 1
[pattern_trace] 0
