{ "Info" "IQEXE_SEPARATOR" "" "Info: *******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "" 0 -1}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus II " "Info: Running Quartus II Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 9.0 Build 184 04/29/2009 Service Pack 1 SJ Web Edition " "Info: Version 9.0 Build 184 04/29/2009 Service Pack 1 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_START_BANNER_TIME" "Tue Dec 03 18:36:26 2019 " "Info: Processing started: Tue Dec 03 18:36:26 2019" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "" 0 -1}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "" 0 -1}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off ram -c ram " "Info: Command: quartus_map --read_settings_files=on --write_settings_files=off ram -c ram" {  } {  } 0 0 "Command: %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "ram.bdf 1 1 " "Info: Found 1 design units, including 1 entities, in source file ram.bdf" { { "Info" "ISGN_ENTITY_NAME" "1 ram " "Info: Found entity 1: ram" {  } { { "ram.bdf" "" { Schematic "c:/altera/90sp1/quartus/ex4/ram/ram.bdf" { } } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_TOP" "ram " "Info: Elaborating entity \"ram\" for the top level hierarchy" {  } {  } 0 0 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "LPM_RAM_IO LPM_RAM_IO:inst " "Info: Elaborating entity \"LPM_RAM_IO\" for hierarchy \"LPM_RAM_IO:inst\"" {  } { { "ram.bdf" "inst" { Schematic "c:/altera/90sp1/quartus/ex4/ram/ram.bdf" { { 0 248 376 128 "inst" "" } } } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_ELABORATION_HEADER" "LPM_RAM_IO:inst " "Info: Elaborated megafunction instantiation \"LPM_RAM_IO:inst\"" {  } { { "ram.bdf" "" { Schematic "c:/altera/90sp1/quartus/ex4/ram/ram.bdf" { { 0 248 376 128 "inst" "" } } } }  } 0 0 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "LPM_RAM_IO:inst " "Info: Instantiated megafunction \"LPM_RAM_IO:inst\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_ADDRESS_CONTROL REGISTERED " "Info: Parameter \"LPM_ADDRESS_CONTROL\" = \"REGISTERED\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_FILE ram.mif " "Info: Parameter \"LPM_FILE\" = \"ram.mif\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_INDATA REGISTERED " "Info: Parameter \"LPM_INDATA\" = \"REGISTERED\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_NUMWORDS 256 " "Info: Parameter \"LPM_NUMWORDS\" = \"256\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_OUTDATA UNREGISTERED " "Info: Parameter \"LPM_OUTDATA\" = \"UNREGISTERED\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTH 8 " "Info: Parameter \"LPM_WIDTH\" = \"8\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHAD 8 " "Info: Parameter \"LPM_WIDTHAD\" = \"8\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1}  } { { "ram.bdf" "" { Schematic "c:/altera/90sp1/quartus/ex4/ram/ram.bdf" { { 0 248 376 128 "inst" "" } } } }  } 0 0 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altram LPM_RAM_IO:inst\|altram:sram " "Info: Elaborating entity \"altram\" for hierarchy \"LPM_RAM_IO:inst\|altram:sram\"" {  } { { "LPM_RAM_IO.tdf" "sram" { Text "c:/altera/90sp1/quartus/libraries/megafunctions/LPM_RAM_IO.tdf" 89 5 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Warning" "WTDFX_ASSERTION" "altram does not support Cyclone device family -- attempting best-case memory conversions, but power-up states and read during write behavior will be different for Cyclone devices " "Warning: Assertion warning: altram does not support Cyclone device family -- attempting best-case memory conversions, but power-up states and read during write behavior will be different for Cyclone devices" {  } { { "altram.tdf" "" { Text "c:/altera/90sp1/quartus/libraries/megafunctions/altram.tdf" 228 2 0 } } { "LPM_RAM_IO.tdf" "" { Text "c:/altera/90sp1/quartus/libraries/megafunctions/LPM_RAM_IO.tdf" 89 5 0 } } { "ram.bdf" "" { Schematic "c:/altera/90sp1/quartus/ex4/ram/ram.bdf" { { 0 248 376 128 "inst" "" } } } }  } 0 0 "Assertion warning: %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_MEGAFN_DESCENDANT" "LPM_RAM_IO:inst\|altram:sram LPM_RAM_IO:inst " "Info: Elaborated megafunction instantiation \"LPM_RAM_IO:inst\|altram:sram\", which is child of megafunction instantiation \"LPM_RAM_IO:inst\"" {  } { { "LPM_RAM_IO.tdf" "" { Text "c:/altera/90sp1/quartus/libraries/megafunctions/LPM_RAM_IO.tdf" 89 5 0 } } { "ram.bdf" "" { Schematic "c:/altera/90sp1/quartus/ex4/ram/ram.bdf" { { 0 248 376 128 "inst" "" } } } }  } 0 0 "Elaborated megafunction instantiation \"%1!s!\", which is child of megafunction instantiation \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram LPM_RAM_IO:inst\|altram:sram\|altsyncram:ram_block " "Info: Elaborating entity \"altsyncram\" for hierarchy \"LPM_RAM_IO:inst\|altram:sram\|altsyncram:ram_block\"" {  } { { "altram.tdf" "ram_block" { Text "c:/altera/90sp1/quartus/libraries/megafunctions/altram.tdf" 104 5 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_MEGAFN_DESCENDANT" "LPM_RAM_IO:inst\|altram:sram\|altsyncram:ram_block LPM_RAM_IO:inst " "Info: Elaborated megafunction instantiation \"LPM_RAM_IO:inst\|altram:sram\|altsyncram:ram_block\", which is child of megafunction instantiation \"LPM_RAM_IO:inst\"" {  } { { "altram.tdf" "" { Text "c:/altera/90sp1/quartus/libraries/megafunctions/altram.tdf" 104 5 0 } } { "ram.bdf" "" { Schematic "c:/altera/90sp1/quartus/ex4/ram/ram.bdf" { { 0 248 376 128 "inst" "" } } } }  } 0 0 "Elaborated megafunction instantiation \"%1!s!\", which is child of megafunction instantiation \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_4591.tdf 1 1 " "Info: Found 1 design units, including 1 entities, in source file db/altsyncram_4591.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_4591 " "Info: Found entity 1: altsyncram_4591" {  } { { "db/altsyncram_4591.tdf" "" { Text "c:/altera/90sp1/quartus/ex4/ram/db/altsyncram_4591.tdf" 27 1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_4591 LPM_RAM_IO:inst\|altram:sram\|altsyncram:ram_block\|altsyncram_4591:auto_generated " "Info: Elaborating entity \"altsyncram_4591\" for hierarchy \"LPM_RAM_IO:inst\|altram:sram\|altsyncram:ram_block\|altsyncram_4591:auto_generated\"" {  } { { "altsyncram.tdf" "auto_generated" { Text "c:/altera/90sp1/quartus/libraries/megafunctions/altsyncram.tdf" 918 4 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Warning" "WOPT_MLS_CONVERT_TRI_TO_OR_HDR" "" "Warning: Tri-state node(s) do not directly drive top-level pin(s)" { { "Warning" "WOPT_MLS_CONVERT_TRI_TO_OR" "inst6\[7\] lpm_ram_io:inst\|altram:sram\|altsyncram:ram_block\|altsyncram_4591:auto_generated\|q_a\[7\] " "Warning: Converted the fan-out from the tri-state buffer \"inst6\[7\]\" to the node \"lpm_ram_io:inst\|altram:sram\|altsyncram:ram_block\|altsyncram_4591:auto_generated\|q_a\[7\]\" into an OR gate" {  } { { "ram.bdf" "" { Schematic "c:/altera/90sp1/quartus/ex4/ram/ram.bdf" { { 136 192 240 168 "inst6" "" } } } }  } 0 0 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "" 0 -1} { "Warning" "WOPT_MLS_CONVERT_TRI_TO_OR" "inst6\[6\] lpm_ram_io:inst\|altram:sram\|altsyncram:ram_block\|altsyncram_4591:auto_generated\|q_a\[6\] " "Warning: Converted the fan-out from the tri-state buffer \"inst6\[6\]\" to the node \"lpm_ram_io:inst\|altram:sram\|altsyncram:ram_block\|altsyncram_4591:auto_generated\|q_a\[6\]\" into an OR gate" {  } { { "ram.bdf" "" { Schematic "c:/altera/90sp1/quartus/ex4/ram/ram.bdf" { { 136 192 240 168 "inst6" "" } } } }  } 0 0 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "" 0 -1} { "Warning" "WOPT_MLS_CONVERT_TRI_TO_OR" "inst6\[5\] lpm_ram_io:inst\|altram:sram\|altsyncram:ram_block\|altsyncram_4591:auto_generated\|q_a\[5\] " "Warning: Converted the fan-out from the tri-state buffer \"inst6\[5\]\" to the node \"lpm_ram_io:inst\|altram:sram\|altsyncram:ram_block\|altsyncram_4591:auto_generated\|q_a\[5\]\" into an OR gate" {  } { { "ram.bdf" "" { Schematic "c:/altera/90sp1/quartus/ex4/ram/ram.bdf" { { 136 192 240 168 "inst6" "" } } } }  } 0 0 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "" 0 -1} { "Warning" "WOPT_MLS_CONVERT_TRI_TO_OR" "inst6\[4\] lpm_ram_io:inst\|altram:sram\|altsyncram:ram_block\|altsyncram_4591:auto_generated\|q_a\[4\] " "Warning: Converted the fan-out from the tri-state buffer \"inst6\[4\]\" to the node \"lpm_ram_io:inst\|altram:sram\|altsyncram:ram_block\|altsyncram_4591:auto_generated\|q_a\[4\]\" into an OR gate" {  } { { "ram.bdf" "" { Schematic "c:/altera/90sp1/quartus/ex4/ram/ram.bdf" { { 136 192 240 168 "inst6" "" } } } }  } 0 0 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "" 0 -1} { "Warning" "WOPT_MLS_CONVERT_TRI_TO_OR" "inst6\[3\] lpm_ram_io:inst\|altram:sram\|altsyncram:ram_block\|altsyncram_4591:auto_generated\|q_a\[3\] " "Warning: Converted the fan-out from the tri-state buffer \"inst6\[3\]\" to the node \"lpm_ram_io:inst\|altram:sram\|altsyncram:ram_block\|altsyncram_4591:auto_generated\|q_a\[3\]\" into an OR gate" {  } { { "ram.bdf" "" { Schematic "c:/altera/90sp1/quartus/ex4/ram/ram.bdf" { { 136 192 240 168 "inst6" "" } } } }  } 0 0 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "" 0 -1} { "Warning" "WOPT_MLS_CONVERT_TRI_TO_OR" "inst6\[2\] lpm_ram_io:inst\|altram:sram\|altsyncram:ram_block\|altsyncram_4591:auto_generated\|q_a\[2\] " "Warning: Converted the fan-out from the tri-state buffer \"inst6\[2\]\" to the node \"lpm_ram_io:inst\|altram:sram\|altsyncram:ram_block\|altsyncram_4591:auto_generated\|q_a\[2\]\" into an OR gate" {  } { { "ram.bdf" "" { Schematic "c:/altera/90sp1/quartus/ex4/ram/ram.bdf" { { 136 192 240 168 "inst6" "" } } } }  } 0 0 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "" 0 -1} { "Warning" "WOPT_MLS_CONVERT_TRI_TO_OR" "inst6\[1\] lpm_ram_io:inst\|altram:sram\|altsyncram:ram_block\|altsyncram_4591:auto_generated\|q_a\[1\] " "Warning: Converted the fan-out from the tri-state buffer \"inst6\[1\]\" to the node \"lpm_ram_io:inst\|altram:sram\|altsyncram:ram_block\|altsyncram_4591:auto_generated\|q_a\[1\]\" into an OR gate" {  } { { "ram.bdf" "" { Schematic "c:/altera/90sp1/quartus/ex4/ram/ram.bdf" { { 136 192 240 168 "inst6" "" } } } }  } 0 0 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "" 0 -1} { "Warning" "WOPT_MLS_CONVERT_TRI_TO_OR" "inst6\[0\] lpm_ram_io:inst\|altram:sram\|altsyncram:ram_block\|altsyncram_4591:auto_generated\|q_a\[0\] " "Warning: Converted the fan-out from the tri-state buffer \"inst6\[0\]\" to the node \"lpm_ram_io:inst\|altram:sram\|altsyncram:ram_block\|altsyncram_4591:auto_generated\|q_a\[0\]\" into an OR gate" {  } { { "ram.bdf" "" { Schematic "c:/altera/90sp1/quartus/ex4/ram/ram.bdf" { { 136 192 240 168 "inst6" "" } } } }  } 0 0 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "" 0 -1}  } {  } 0 0 "Tri-state node(s) do not directly drive top-level pin(s)" 0 0 "" 0 -1}
{ "Info" "ICUT_CUT_TM_SUMMARY" "45 " "Info: Implemented 45 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "19 " "Info: Implemented 19 input pins" {  } {  } 0 0 "Implemented %1!d! input pins" 0 0 "" 0 -1} { "Info" "ICUT_CUT_TM_OPINS" "8 " "Info: Implemented 8 output pins" {  } {  } 0 0 "Implemented %1!d! output pins" 0 0 "" 0 -1} { "Info" "ICUT_CUT_TM_LCELLS" "10 " "Info: Implemented 10 logic cells" {  } {  } 0 0 "Implemented %1!d! logic cells" 0 0 "" 0 -1} { "Info" "ICUT_CUT_TM_RAMS" "8 " "Info: Implemented 8 RAM segments" {  } {  } 0 0 "Implemented %1!d! RAM segments" 0 0 "" 0 -1}  } {  } 0 0 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "" 0 -1}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 10 s Quartus II " "Info: Quartus II Analysis & Synthesis was successful. 0 errors, 10 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "235 " "Info: Peak virtual memory: 235 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "" 0 -1} { "Info" "IQEXE_END_BANNER_TIME" "Tue Dec 03 18:36:28 2019 " "Info: Processing ended: Tue Dec 03 18:36:28 2019" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_ELAPSED_TIME" "00:00:02 " "Info: Elapsed time: 00:00:02" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:02 " "Info: Total CPU time (on all processors): 00:00:02" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "" 0 -1}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "" 0 -1}
