{
    "2684354560": {
        "name": "BCR1",
        "address": 2684354560,
        "size": 32,
        "access": "read-write",
        "desc": "SRAM/NOR-Flash chip-select control register\n          1",
        "fields": [
            {
                "name": "CBURSTRW",
                "bitOffset": 19,
                "bitWidth": 1,
                "desc": "CBURSTRW"
            },
            {
                "name": "ASYNCWAIT",
                "bitOffset": 15,
                "bitWidth": 1,
                "desc": "ASYNCWAIT"
            },
            {
                "name": "EXTMOD",
                "bitOffset": 14,
                "bitWidth": 1,
                "desc": "EXTMOD"
            },
            {
                "name": "WAITEN",
                "bitOffset": 13,
                "bitWidth": 1,
                "desc": "WAITEN"
            },
            {
                "name": "WREN",
                "bitOffset": 12,
                "bitWidth": 1,
                "desc": "WREN"
            },
            {
                "name": "WAITCFG",
                "bitOffset": 11,
                "bitWidth": 1,
                "desc": "WAITCFG"
            },
            {
                "name": "WAITPOL",
                "bitOffset": 9,
                "bitWidth": 1,
                "desc": "WAITPOL"
            },
            {
                "name": "BURSTEN",
                "bitOffset": 8,
                "bitWidth": 1,
                "desc": "BURSTEN"
            },
            {
                "name": "FACCEN",
                "bitOffset": 6,
                "bitWidth": 1,
                "desc": "FACCEN"
            },
            {
                "name": "MWID",
                "bitOffset": 4,
                "bitWidth": 2,
                "desc": "MWID"
            },
            {
                "name": "MTYP",
                "bitOffset": 2,
                "bitWidth": 2,
                "desc": "MTYP"
            },
            {
                "name": "MUXEN",
                "bitOffset": 1,
                "bitWidth": 1,
                "desc": "MUXEN"
            },
            {
                "name": "MBKEN",
                "bitOffset": 0,
                "bitWidth": 1,
                "desc": "MBKEN"
            }
        ]
    },
    "2684354564": {
        "name": "BTR1",
        "address": 2684354564,
        "size": 32,
        "access": "read-write",
        "desc": "SRAM/NOR-Flash chip-select timing register\n          1",
        "fields": [
            {
                "name": "ACCMOD",
                "bitOffset": 28,
                "bitWidth": 2,
                "desc": "ACCMOD"
            },
            {
                "name": "DATLAT",
                "bitOffset": 24,
                "bitWidth": 4,
                "desc": "DATLAT"
            },
            {
                "name": "CLKDIV",
                "bitOffset": 20,
                "bitWidth": 4,
                "desc": "CLKDIV"
            },
            {
                "name": "BUSTURN",
                "bitOffset": 16,
                "bitWidth": 4,
                "desc": "BUSTURN"
            },
            {
                "name": "DATAST",
                "bitOffset": 8,
                "bitWidth": 8,
                "desc": "DATAST"
            },
            {
                "name": "ADDHLD",
                "bitOffset": 4,
                "bitWidth": 4,
                "desc": "ADDHLD"
            },
            {
                "name": "ADDSET",
                "bitOffset": 0,
                "bitWidth": 4,
                "desc": "ADDSET"
            }
        ]
    },
    "2684354568": {
        "name": "BCR2",
        "address": 2684354568,
        "size": 32,
        "access": "read-write",
        "desc": "SRAM/NOR-Flash chip-select control register\n          2",
        "fields": [
            {
                "name": "CBURSTRW",
                "bitOffset": 19,
                "bitWidth": 1,
                "desc": "CBURSTRW"
            },
            {
                "name": "ASYNCWAIT",
                "bitOffset": 15,
                "bitWidth": 1,
                "desc": "ASYNCWAIT"
            },
            {
                "name": "EXTMOD",
                "bitOffset": 14,
                "bitWidth": 1,
                "desc": "EXTMOD"
            },
            {
                "name": "WAITEN",
                "bitOffset": 13,
                "bitWidth": 1,
                "desc": "WAITEN"
            },
            {
                "name": "WREN",
                "bitOffset": 12,
                "bitWidth": 1,
                "desc": "WREN"
            },
            {
                "name": "WAITCFG",
                "bitOffset": 11,
                "bitWidth": 1,
                "desc": "WAITCFG"
            },
            {
                "name": "WRAPMOD",
                "bitOffset": 10,
                "bitWidth": 1,
                "desc": "WRAPMOD"
            },
            {
                "name": "WAITPOL",
                "bitOffset": 9,
                "bitWidth": 1,
                "desc": "WAITPOL"
            },
            {
                "name": "BURSTEN",
                "bitOffset": 8,
                "bitWidth": 1,
                "desc": "BURSTEN"
            },
            {
                "name": "FACCEN",
                "bitOffset": 6,
                "bitWidth": 1,
                "desc": "FACCEN"
            },
            {
                "name": "MWID",
                "bitOffset": 4,
                "bitWidth": 2,
                "desc": "MWID"
            },
            {
                "name": "MTYP",
                "bitOffset": 2,
                "bitWidth": 2,
                "desc": "MTYP"
            },
            {
                "name": "MUXEN",
                "bitOffset": 1,
                "bitWidth": 1,
                "desc": "MUXEN"
            },
            {
                "name": "MBKEN",
                "bitOffset": 0,
                "bitWidth": 1,
                "desc": "MBKEN"
            }
        ]
    },
    "2684354572": {
        "name": "BTR2",
        "address": 2684354572,
        "size": 32,
        "access": "read-write",
        "desc": "SRAM/NOR-Flash chip-select timing register\n          2",
        "fields": [
            {
                "name": "ACCMOD",
                "bitOffset": 28,
                "bitWidth": 2,
                "desc": "ACCMOD"
            },
            {
                "name": "DATLAT",
                "bitOffset": 24,
                "bitWidth": 4,
                "desc": "DATLAT"
            },
            {
                "name": "CLKDIV",
                "bitOffset": 20,
                "bitWidth": 4,
                "desc": "CLKDIV"
            },
            {
                "name": "BUSTURN",
                "bitOffset": 16,
                "bitWidth": 4,
                "desc": "BUSTURN"
            },
            {
                "name": "DATAST",
                "bitOffset": 8,
                "bitWidth": 8,
                "desc": "DATAST"
            },
            {
                "name": "ADDHLD",
                "bitOffset": 4,
                "bitWidth": 4,
                "desc": "ADDHLD"
            },
            {
                "name": "ADDSET",
                "bitOffset": 0,
                "bitWidth": 4,
                "desc": "ADDSET"
            }
        ]
    },
    "2684354576": {
        "name": "BCR3",
        "address": 2684354576,
        "size": 32,
        "access": "read-write",
        "desc": "SRAM/NOR-Flash chip-select control register\n          3",
        "fields": [
            {
                "name": "CBURSTRW",
                "bitOffset": 19,
                "bitWidth": 1,
                "desc": "CBURSTRW"
            },
            {
                "name": "ASYNCWAIT",
                "bitOffset": 15,
                "bitWidth": 1,
                "desc": "ASYNCWAIT"
            },
            {
                "name": "EXTMOD",
                "bitOffset": 14,
                "bitWidth": 1,
                "desc": "EXTMOD"
            },
            {
                "name": "WAITEN",
                "bitOffset": 13,
                "bitWidth": 1,
                "desc": "WAITEN"
            },
            {
                "name": "WREN",
                "bitOffset": 12,
                "bitWidth": 1,
                "desc": "WREN"
            },
            {
                "name": "WAITCFG",
                "bitOffset": 11,
                "bitWidth": 1,
                "desc": "WAITCFG"
            },
            {
                "name": "WRAPMOD",
                "bitOffset": 10,
                "bitWidth": 1,
                "desc": "WRAPMOD"
            },
            {
                "name": "WAITPOL",
                "bitOffset": 9,
                "bitWidth": 1,
                "desc": "WAITPOL"
            },
            {
                "name": "BURSTEN",
                "bitOffset": 8,
                "bitWidth": 1,
                "desc": "BURSTEN"
            },
            {
                "name": "FACCEN",
                "bitOffset": 6,
                "bitWidth": 1,
                "desc": "FACCEN"
            },
            {
                "name": "MWID",
                "bitOffset": 4,
                "bitWidth": 2,
                "desc": "MWID"
            },
            {
                "name": "MTYP",
                "bitOffset": 2,
                "bitWidth": 2,
                "desc": "MTYP"
            },
            {
                "name": "MUXEN",
                "bitOffset": 1,
                "bitWidth": 1,
                "desc": "MUXEN"
            },
            {
                "name": "MBKEN",
                "bitOffset": 0,
                "bitWidth": 1,
                "desc": "MBKEN"
            }
        ]
    },
    "2684354580": {
        "name": "BTR3",
        "address": 2684354580,
        "size": 32,
        "access": "read-write",
        "desc": "SRAM/NOR-Flash chip-select timing register\n          3",
        "fields": [
            {
                "name": "ACCMOD",
                "bitOffset": 28,
                "bitWidth": 2,
                "desc": "ACCMOD"
            },
            {
                "name": "DATLAT",
                "bitOffset": 24,
                "bitWidth": 4,
                "desc": "DATLAT"
            },
            {
                "name": "CLKDIV",
                "bitOffset": 20,
                "bitWidth": 4,
                "desc": "CLKDIV"
            },
            {
                "name": "BUSTURN",
                "bitOffset": 16,
                "bitWidth": 4,
                "desc": "BUSTURN"
            },
            {
                "name": "DATAST",
                "bitOffset": 8,
                "bitWidth": 8,
                "desc": "DATAST"
            },
            {
                "name": "ADDHLD",
                "bitOffset": 4,
                "bitWidth": 4,
                "desc": "ADDHLD"
            },
            {
                "name": "ADDSET",
                "bitOffset": 0,
                "bitWidth": 4,
                "desc": "ADDSET"
            }
        ]
    },
    "2684354584": {
        "name": "BCR4",
        "address": 2684354584,
        "size": 32,
        "access": "read-write",
        "desc": "SRAM/NOR-Flash chip-select control register\n          4",
        "fields": [
            {
                "name": "CBURSTRW",
                "bitOffset": 19,
                "bitWidth": 1,
                "desc": "CBURSTRW"
            },
            {
                "name": "ASYNCWAIT",
                "bitOffset": 15,
                "bitWidth": 1,
                "desc": "ASYNCWAIT"
            },
            {
                "name": "EXTMOD",
                "bitOffset": 14,
                "bitWidth": 1,
                "desc": "EXTMOD"
            },
            {
                "name": "WAITEN",
                "bitOffset": 13,
                "bitWidth": 1,
                "desc": "WAITEN"
            },
            {
                "name": "WREN",
                "bitOffset": 12,
                "bitWidth": 1,
                "desc": "WREN"
            },
            {
                "name": "WAITCFG",
                "bitOffset": 11,
                "bitWidth": 1,
                "desc": "WAITCFG"
            },
            {
                "name": "WRAPMOD",
                "bitOffset": 10,
                "bitWidth": 1,
                "desc": "WRAPMOD"
            },
            {
                "name": "WAITPOL",
                "bitOffset": 9,
                "bitWidth": 1,
                "desc": "WAITPOL"
            },
            {
                "name": "BURSTEN",
                "bitOffset": 8,
                "bitWidth": 1,
                "desc": "BURSTEN"
            },
            {
                "name": "FACCEN",
                "bitOffset": 6,
                "bitWidth": 1,
                "desc": "FACCEN"
            },
            {
                "name": "MWID",
                "bitOffset": 4,
                "bitWidth": 2,
                "desc": "MWID"
            },
            {
                "name": "MTYP",
                "bitOffset": 2,
                "bitWidth": 2,
                "desc": "MTYP"
            },
            {
                "name": "MUXEN",
                "bitOffset": 1,
                "bitWidth": 1,
                "desc": "MUXEN"
            },
            {
                "name": "MBKEN",
                "bitOffset": 0,
                "bitWidth": 1,
                "desc": "MBKEN"
            }
        ]
    },
    "2684354588": {
        "name": "BTR4",
        "address": 2684354588,
        "size": 32,
        "access": "read-write",
        "desc": "SRAM/NOR-Flash chip-select timing register\n          4",
        "fields": [
            {
                "name": "ACCMOD",
                "bitOffset": 28,
                "bitWidth": 2,
                "desc": "ACCMOD"
            },
            {
                "name": "DATLAT",
                "bitOffset": 24,
                "bitWidth": 4,
                "desc": "DATLAT"
            },
            {
                "name": "CLKDIV",
                "bitOffset": 20,
                "bitWidth": 4,
                "desc": "CLKDIV"
            },
            {
                "name": "BUSTURN",
                "bitOffset": 16,
                "bitWidth": 4,
                "desc": "BUSTURN"
            },
            {
                "name": "DATAST",
                "bitOffset": 8,
                "bitWidth": 8,
                "desc": "DATAST"
            },
            {
                "name": "ADDHLD",
                "bitOffset": 4,
                "bitWidth": 4,
                "desc": "ADDHLD"
            },
            {
                "name": "ADDSET",
                "bitOffset": 0,
                "bitWidth": 4,
                "desc": "ADDSET"
            }
        ]
    },
    "2684354820": {
        "name": "BWTR1",
        "address": 2684354820,
        "size": 32,
        "access": "read-write",
        "desc": "SRAM/NOR-Flash write timing registers\n          1",
        "fields": [
            {
                "name": "ACCMOD",
                "bitOffset": 28,
                "bitWidth": 2,
                "desc": "ACCMOD"
            },
            {
                "name": "DATLAT",
                "bitOffset": 24,
                "bitWidth": 4,
                "desc": "DATLAT"
            },
            {
                "name": "CLKDIV",
                "bitOffset": 20,
                "bitWidth": 4,
                "desc": "CLKDIV"
            },
            {
                "name": "DATAST",
                "bitOffset": 8,
                "bitWidth": 8,
                "desc": "DATAST"
            },
            {
                "name": "ADDHLD",
                "bitOffset": 4,
                "bitWidth": 4,
                "desc": "ADDHLD"
            },
            {
                "name": "ADDSET",
                "bitOffset": 0,
                "bitWidth": 4,
                "desc": "ADDSET"
            }
        ]
    },
    "2684354828": {
        "name": "BWTR2",
        "address": 2684354828,
        "size": 32,
        "access": "read-write",
        "desc": "SRAM/NOR-Flash write timing registers\n          2",
        "fields": [
            {
                "name": "ACCMOD",
                "bitOffset": 28,
                "bitWidth": 2,
                "desc": "ACCMOD"
            },
            {
                "name": "DATLAT",
                "bitOffset": 24,
                "bitWidth": 4,
                "desc": "DATLAT"
            },
            {
                "name": "CLKDIV",
                "bitOffset": 20,
                "bitWidth": 4,
                "desc": "CLKDIV"
            },
            {
                "name": "DATAST",
                "bitOffset": 8,
                "bitWidth": 8,
                "desc": "DATAST"
            },
            {
                "name": "ADDHLD",
                "bitOffset": 4,
                "bitWidth": 4,
                "desc": "ADDHLD"
            },
            {
                "name": "ADDSET",
                "bitOffset": 0,
                "bitWidth": 4,
                "desc": "ADDSET"
            }
        ]
    },
    "2684354836": {
        "name": "BWTR3",
        "address": 2684354836,
        "size": 32,
        "access": "read-write",
        "desc": "SRAM/NOR-Flash write timing registers\n          3",
        "fields": [
            {
                "name": "ACCMOD",
                "bitOffset": 28,
                "bitWidth": 2,
                "desc": "ACCMOD"
            },
            {
                "name": "DATLAT",
                "bitOffset": 24,
                "bitWidth": 4,
                "desc": "DATLAT"
            },
            {
                "name": "CLKDIV",
                "bitOffset": 20,
                "bitWidth": 4,
                "desc": "CLKDIV"
            },
            {
                "name": "DATAST",
                "bitOffset": 8,
                "bitWidth": 8,
                "desc": "DATAST"
            },
            {
                "name": "ADDHLD",
                "bitOffset": 4,
                "bitWidth": 4,
                "desc": "ADDHLD"
            },
            {
                "name": "ADDSET",
                "bitOffset": 0,
                "bitWidth": 4,
                "desc": "ADDSET"
            }
        ]
    },
    "2684354844": {
        "name": "BWTR4",
        "address": 2684354844,
        "size": 32,
        "access": "read-write",
        "desc": "SRAM/NOR-Flash write timing registers\n          4",
        "fields": [
            {
                "name": "ACCMOD",
                "bitOffset": 28,
                "bitWidth": 2,
                "desc": "ACCMOD"
            },
            {
                "name": "DATLAT",
                "bitOffset": 24,
                "bitWidth": 4,
                "desc": "DATLAT"
            },
            {
                "name": "CLKDIV",
                "bitOffset": 20,
                "bitWidth": 4,
                "desc": "CLKDIV"
            },
            {
                "name": "DATAST",
                "bitOffset": 8,
                "bitWidth": 8,
                "desc": "DATAST"
            },
            {
                "name": "ADDHLD",
                "bitOffset": 4,
                "bitWidth": 4,
                "desc": "ADDHLD"
            },
            {
                "name": "ADDSET",
                "bitOffset": 0,
                "bitWidth": 4,
                "desc": "ADDSET"
            }
        ]
    },
    "1073770496": {
        "name": "CR",
        "address": 1073770496,
        "size": 32,
        "access": "read-write",
        "desc": "Power control register\n          (PWR_CR)",
        "fields": [
            {
                "name": "LPDS",
                "bitOffset": 0,
                "bitWidth": 1,
                "desc": "Low Power Deep Sleep"
            },
            {
                "name": "PDDS",
                "bitOffset": 1,
                "bitWidth": 1,
                "desc": "Power Down Deep Sleep"
            },
            {
                "name": "CWUF",
                "bitOffset": 2,
                "bitWidth": 1,
                "desc": "Clear Wake-up Flag"
            },
            {
                "name": "CSBF",
                "bitOffset": 3,
                "bitWidth": 1,
                "desc": "Clear STANDBY Flag"
            },
            {
                "name": "PVDE",
                "bitOffset": 4,
                "bitWidth": 1,
                "desc": "Power Voltage Detector\n              Enable"
            },
            {
                "name": "PLS",
                "bitOffset": 5,
                "bitWidth": 3,
                "desc": "PVD Level Selection"
            },
            {
                "name": "DBP",
                "bitOffset": 8,
                "bitWidth": 1,
                "desc": "Disable Backup Domain write\n              protection"
            }
        ]
    },
    "1073770500": {
        "name": "CSR",
        "address": 1073770500,
        "size": 32,
        "access": "",
        "desc": "Power control register\n          (PWR_CR)",
        "fields": [
            {
                "name": "WUF",
                "bitOffset": 0,
                "bitWidth": 1,
                "desc": "Wake-Up Flag"
            },
            {
                "name": "SBF",
                "bitOffset": 1,
                "bitWidth": 1,
                "desc": "STANDBY Flag"
            },
            {
                "name": "PVDO",
                "bitOffset": 2,
                "bitWidth": 1,
                "desc": "PVD Output"
            },
            {
                "name": "EWUP",
                "bitOffset": 8,
                "bitWidth": 1,
                "desc": "Enable WKUP pin"
            }
        ]
    },
    "1073876992": {
        "name": "CR",
        "address": 1073876992,
        "size": 32,
        "access": "",
        "desc": "Clock control register",
        "fields": [
            {
                "name": "HSION",
                "bitOffset": 0,
                "bitWidth": 1,
                "desc": "Internal High Speed clock\n              enable"
            },
            {
                "name": "HSIRDY",
                "bitOffset": 1,
                "bitWidth": 1,
                "desc": "Internal High Speed clock ready\n              flag"
            },
            {
                "name": "HSITRIM",
                "bitOffset": 3,
                "bitWidth": 5,
                "desc": "Internal High Speed clock\n              trimming"
            },
            {
                "name": "HSICAL",
                "bitOffset": 8,
                "bitWidth": 8,
                "desc": "Internal High Speed clock\n              Calibration"
            },
            {
                "name": "HSEON",
                "bitOffset": 16,
                "bitWidth": 1,
                "desc": "External High Speed clock\n              enable"
            },
            {
                "name": "HSERDY",
                "bitOffset": 17,
                "bitWidth": 1,
                "desc": "External High Speed clock ready\n              flag"
            },
            {
                "name": "HSEBYP",
                "bitOffset": 18,
                "bitWidth": 1,
                "desc": "External High Speed clock\n              Bypass"
            },
            {
                "name": "CSSON",
                "bitOffset": 19,
                "bitWidth": 1,
                "desc": "Clock Security System\n              enable"
            },
            {
                "name": "PLLON",
                "bitOffset": 24,
                "bitWidth": 1,
                "desc": "PLL enable"
            },
            {
                "name": "PLLRDY",
                "bitOffset": 25,
                "bitWidth": 1,
                "desc": "PLL clock ready flag"
            }
        ]
    },
    "1073876996": {
        "name": "CFGR",
        "address": 1073876996,
        "size": 32,
        "access": "",
        "desc": "Clock configuration register\n          (RCC_CFGR)",
        "fields": [
            {
                "name": "SW",
                "bitOffset": 0,
                "bitWidth": 2,
                "desc": "System clock Switch"
            },
            {
                "name": "SWS",
                "bitOffset": 2,
                "bitWidth": 2,
                "desc": "System Clock Switch Status"
            },
            {
                "name": "HPRE",
                "bitOffset": 4,
                "bitWidth": 4,
                "desc": "AHB prescaler"
            },
            {
                "name": "PPRE1",
                "bitOffset": 8,
                "bitWidth": 3,
                "desc": "APB Low speed prescaler\n              (APB1)"
            },
            {
                "name": "PPRE2",
                "bitOffset": 11,
                "bitWidth": 3,
                "desc": "APB High speed prescaler\n              (APB2)"
            },
            {
                "name": "ADCPRE",
                "bitOffset": 14,
                "bitWidth": 2,
                "desc": "ADC prescaler"
            },
            {
                "name": "PLLSRC",
                "bitOffset": 16,
                "bitWidth": 1,
                "desc": "PLL entry clock source"
            },
            {
                "name": "PLLXTPRE",
                "bitOffset": 17,
                "bitWidth": 1,
                "desc": "HSE divider for PLL entry"
            },
            {
                "name": "PLLMUL",
                "bitOffset": 18,
                "bitWidth": 4,
                "desc": "PLL Multiplication Factor"
            },
            {
                "name": "MCO",
                "bitOffset": 24,
                "bitWidth": 3,
                "desc": "Microcontroller clock\n              output"
            }
        ]
    },
    "1073877000": {
        "name": "CIR",
        "address": 1073877000,
        "size": 32,
        "access": "",
        "desc": "Clock interrupt register\n          (RCC_CIR)",
        "fields": [
            {
                "name": "LSIRDYF",
                "bitOffset": 0,
                "bitWidth": 1,
                "desc": "LSI Ready Interrupt flag"
            },
            {
                "name": "LSERDYF",
                "bitOffset": 1,
                "bitWidth": 1,
                "desc": "LSE Ready Interrupt flag"
            },
            {
                "name": "HSIRDYF",
                "bitOffset": 2,
                "bitWidth": 1,
                "desc": "HSI Ready Interrupt flag"
            },
            {
                "name": "HSERDYF",
                "bitOffset": 3,
                "bitWidth": 1,
                "desc": "HSE Ready Interrupt flag"
            },
            {
                "name": "PLLRDYF",
                "bitOffset": 4,
                "bitWidth": 1,
                "desc": "PLL Ready Interrupt flag"
            },
            {
                "name": "CSSF",
                "bitOffset": 7,
                "bitWidth": 1,
                "desc": "Clock Security System Interrupt\n              flag"
            },
            {
                "name": "LSIRDYIE",
                "bitOffset": 8,
                "bitWidth": 1,
                "desc": "LSI Ready Interrupt Enable"
            },
            {
                "name": "LSERDYIE",
                "bitOffset": 9,
                "bitWidth": 1,
                "desc": "LSE Ready Interrupt Enable"
            },
            {
                "name": "HSIRDYIE",
                "bitOffset": 10,
                "bitWidth": 1,
                "desc": "HSI Ready Interrupt Enable"
            },
            {
                "name": "HSERDYIE",
                "bitOffset": 11,
                "bitWidth": 1,
                "desc": "HSE Ready Interrupt Enable"
            },
            {
                "name": "PLLRDYIE",
                "bitOffset": 12,
                "bitWidth": 1,
                "desc": "PLL Ready Interrupt Enable"
            },
            {
                "name": "LSIRDYC",
                "bitOffset": 16,
                "bitWidth": 1,
                "desc": "LSI Ready Interrupt Clear"
            },
            {
                "name": "LSERDYC",
                "bitOffset": 17,
                "bitWidth": 1,
                "desc": "LSE Ready Interrupt Clear"
            },
            {
                "name": "HSIRDYC",
                "bitOffset": 18,
                "bitWidth": 1,
                "desc": "HSI Ready Interrupt Clear"
            },
            {
                "name": "HSERDYC",
                "bitOffset": 19,
                "bitWidth": 1,
                "desc": "HSE Ready Interrupt Clear"
            },
            {
                "name": "PLLRDYC",
                "bitOffset": 20,
                "bitWidth": 1,
                "desc": "PLL Ready Interrupt Clear"
            },
            {
                "name": "CSSC",
                "bitOffset": 23,
                "bitWidth": 1,
                "desc": "Clock security system interrupt\n              clear"
            }
        ]
    },
    "1073877004": {
        "name": "APB2RSTR",
        "address": 1073877004,
        "size": 32,
        "access": "read-write",
        "desc": "APB2 peripheral reset register\n          (RCC_APB2RSTR)",
        "fields": [
            {
                "name": "AFIORST",
                "bitOffset": 0,
                "bitWidth": 1,
                "desc": "Alternate function I/O\n              reset"
            },
            {
                "name": "IOPARST",
                "bitOffset": 2,
                "bitWidth": 1,
                "desc": "IO port A reset"
            },
            {
                "name": "IOPBRST",
                "bitOffset": 3,
                "bitWidth": 1,
                "desc": "IO port B reset"
            },
            {
                "name": "IOPCRST",
                "bitOffset": 4,
                "bitWidth": 1,
                "desc": "IO port C reset"
            },
            {
                "name": "IOPDRST",
                "bitOffset": 5,
                "bitWidth": 1,
                "desc": "IO port D reset"
            },
            {
                "name": "IOPERST",
                "bitOffset": 6,
                "bitWidth": 1,
                "desc": "IO port E reset"
            },
            {
                "name": "IOPFRST",
                "bitOffset": 7,
                "bitWidth": 1,
                "desc": "IO port F reset"
            },
            {
                "name": "IOPGRST",
                "bitOffset": 8,
                "bitWidth": 1,
                "desc": "IO port G reset"
            },
            {
                "name": "ADC1RST",
                "bitOffset": 9,
                "bitWidth": 1,
                "desc": "ADC 1 interface reset"
            },
            {
                "name": "TIM1RST",
                "bitOffset": 11,
                "bitWidth": 1,
                "desc": "TIM1 timer reset"
            },
            {
                "name": "SPI1RST",
                "bitOffset": 12,
                "bitWidth": 1,
                "desc": "SPI 1 reset"
            },
            {
                "name": "USART1RST",
                "bitOffset": 14,
                "bitWidth": 1,
                "desc": "USART1 reset"
            },
            {
                "name": "TIM15RST",
                "bitOffset": 16,
                "bitWidth": 1,
                "desc": "TIM15 timer reset"
            },
            {
                "name": "TIM16RST",
                "bitOffset": 17,
                "bitWidth": 1,
                "desc": "TIM16 timer reset"
            },
            {
                "name": "TIM17RST",
                "bitOffset": 18,
                "bitWidth": 1,
                "desc": "TIM17 timer reset"
            }
        ]
    },
    "1073877008": {
        "name": "APB1RSTR",
        "address": 1073877008,
        "size": 32,
        "access": "read-write",
        "desc": "APB1 peripheral reset register\n          (RCC_APB1RSTR)",
        "fields": [
            {
                "name": "TIM2RST",
                "bitOffset": 0,
                "bitWidth": 1,
                "desc": "Timer 2 reset"
            },
            {
                "name": "TIM3RST",
                "bitOffset": 1,
                "bitWidth": 1,
                "desc": "Timer 3 reset"
            },
            {
                "name": "TIM4RST",
                "bitOffset": 2,
                "bitWidth": 1,
                "desc": "Timer 4 reset"
            },
            {
                "name": "TIM5RST",
                "bitOffset": 3,
                "bitWidth": 1,
                "desc": "Timer 5 reset"
            },
            {
                "name": "TIM6RST",
                "bitOffset": 4,
                "bitWidth": 1,
                "desc": "Timer 6 reset"
            },
            {
                "name": "TIM7RST",
                "bitOffset": 5,
                "bitWidth": 1,
                "desc": "Timer 7 reset"
            },
            {
                "name": "TIM12RST",
                "bitOffset": 6,
                "bitWidth": 1,
                "desc": "Timer 12 reset"
            },
            {
                "name": "TIM13RST",
                "bitOffset": 7,
                "bitWidth": 1,
                "desc": "Timer 13 reset"
            },
            {
                "name": "TIM14RST",
                "bitOffset": 8,
                "bitWidth": 1,
                "desc": "Timer 14 reset"
            },
            {
                "name": "WWDGRST",
                "bitOffset": 11,
                "bitWidth": 1,
                "desc": "Window watchdog reset"
            },
            {
                "name": "SPI2RST",
                "bitOffset": 14,
                "bitWidth": 1,
                "desc": "SPI2 reset"
            },
            {
                "name": "SPI3RST",
                "bitOffset": 15,
                "bitWidth": 1,
                "desc": "SPI3 reset"
            },
            {
                "name": "USART2RST",
                "bitOffset": 17,
                "bitWidth": 1,
                "desc": "USART 2 reset"
            },
            {
                "name": "USART3RST",
                "bitOffset": 18,
                "bitWidth": 1,
                "desc": "USART 3 reset"
            },
            {
                "name": "USART4RST",
                "bitOffset": 19,
                "bitWidth": 1,
                "desc": "USART 4 reset"
            },
            {
                "name": "USART5RST",
                "bitOffset": 20,
                "bitWidth": 1,
                "desc": "USART 5 reset"
            },
            {
                "name": "I2C1RST",
                "bitOffset": 21,
                "bitWidth": 1,
                "desc": "I2C1 reset"
            },
            {
                "name": "I2C2RST",
                "bitOffset": 22,
                "bitWidth": 1,
                "desc": "I2C2 reset"
            },
            {
                "name": "BKPRST",
                "bitOffset": 27,
                "bitWidth": 1,
                "desc": "Backup interface reset"
            },
            {
                "name": "PWRRST",
                "bitOffset": 28,
                "bitWidth": 1,
                "desc": "Power interface reset"
            },
            {
                "name": "DACRST",
                "bitOffset": 29,
                "bitWidth": 1,
                "desc": "DAC interface reset"
            },
            {
                "name": "CECRST",
                "bitOffset": 30,
                "bitWidth": 1,
                "desc": "CEC reset"
            }
        ]
    },
    "1073877012": {
        "name": "AHBENR",
        "address": 1073877012,
        "size": 32,
        "access": "read-write",
        "desc": "AHB Peripheral Clock enable register\n          (RCC_AHBENR)",
        "fields": [
            {
                "name": "DMA1EN",
                "bitOffset": 0,
                "bitWidth": 1,
                "desc": "DMA1 clock enable"
            },
            {
                "name": "DMA2EN",
                "bitOffset": 1,
                "bitWidth": 1,
                "desc": "DMA2 clock enable"
            },
            {
                "name": "SRAMEN",
                "bitOffset": 2,
                "bitWidth": 1,
                "desc": "SRAM interface clock\n              enable"
            },
            {
                "name": "FLITFEN",
                "bitOffset": 4,
                "bitWidth": 1,
                "desc": "FLITF clock enable"
            },
            {
                "name": "CRCEN",
                "bitOffset": 6,
                "bitWidth": 1,
                "desc": "CRC clock enable"
            },
            {
                "name": "FSMCEN",
                "bitOffset": 8,
                "bitWidth": 1,
                "desc": "FSMC clock enable"
            }
        ]
    },
    "1073877016": {
        "name": "APB2ENR",
        "address": 1073877016,
        "size": 32,
        "access": "read-write",
        "desc": "APB2 peripheral clock enable register\n          (RCC_APB2ENR)",
        "fields": [
            {
                "name": "AFIOEN",
                "bitOffset": 0,
                "bitWidth": 1,
                "desc": "Alternate function I/O clock\n              enable"
            },
            {
                "name": "IOPAEN",
                "bitOffset": 2,
                "bitWidth": 1,
                "desc": "I/O port A clock enable"
            },
            {
                "name": "IOPBEN",
                "bitOffset": 3,
                "bitWidth": 1,
                "desc": "I/O port B clock enable"
            },
            {
                "name": "IOPCEN",
                "bitOffset": 4,
                "bitWidth": 1,
                "desc": "I/O port C clock enable"
            },
            {
                "name": "IOPDEN",
                "bitOffset": 5,
                "bitWidth": 1,
                "desc": "I/O port D clock enable"
            },
            {
                "name": "IOPEEN",
                "bitOffset": 6,
                "bitWidth": 1,
                "desc": "I/O port E clock enable"
            },
            {
                "name": "IOPFEN",
                "bitOffset": 7,
                "bitWidth": 1,
                "desc": "I/O port F clock enable"
            },
            {
                "name": "IOPGEN",
                "bitOffset": 8,
                "bitWidth": 1,
                "desc": "I/O port G clock enable"
            },
            {
                "name": "ADC1EN",
                "bitOffset": 9,
                "bitWidth": 1,
                "desc": "ADC 1 interface clock\n              enable"
            },
            {
                "name": "TIM1EN",
                "bitOffset": 11,
                "bitWidth": 1,
                "desc": "TIM1 Timer clock enable"
            },
            {
                "name": "SPI1EN",
                "bitOffset": 12,
                "bitWidth": 1,
                "desc": "SPI 1 clock enable"
            },
            {
                "name": "USART1EN",
                "bitOffset": 14,
                "bitWidth": 1,
                "desc": "USART1 clock enable"
            },
            {
                "name": "TIM15EN",
                "bitOffset": 16,
                "bitWidth": 1,
                "desc": "TIM15 Timer clock enable"
            },
            {
                "name": "TIM16EN",
                "bitOffset": 17,
                "bitWidth": 1,
                "desc": "TIM16 Timer clock enable"
            },
            {
                "name": "TIM17EN",
                "bitOffset": 18,
                "bitWidth": 1,
                "desc": "TIM17 Timer clock enable"
            }
        ]
    },
    "1073877020": {
        "name": "APB1ENR",
        "address": 1073877020,
        "size": 32,
        "access": "read-write",
        "desc": "APB1 peripheral clock enable register\n          (RCC_APB1ENR)",
        "fields": [
            {
                "name": "TIM2EN",
                "bitOffset": 0,
                "bitWidth": 1,
                "desc": "Timer 2 clock enable"
            },
            {
                "name": "TIM3EN",
                "bitOffset": 1,
                "bitWidth": 1,
                "desc": "Timer 3 clock enable"
            },
            {
                "name": "TIM4EN",
                "bitOffset": 2,
                "bitWidth": 1,
                "desc": "Timer 4 clock enable"
            },
            {
                "name": "TIM5EN",
                "bitOffset": 3,
                "bitWidth": 1,
                "desc": "Timer 5 clock enable"
            },
            {
                "name": "TIM6EN",
                "bitOffset": 4,
                "bitWidth": 1,
                "desc": "Timer 6 clock enable"
            },
            {
                "name": "TIM7EN",
                "bitOffset": 5,
                "bitWidth": 1,
                "desc": "Timer 7 clock enable"
            },
            {
                "name": "TIM12EN",
                "bitOffset": 6,
                "bitWidth": 1,
                "desc": "Timer 12 clock enable"
            },
            {
                "name": "TIM13EN",
                "bitOffset": 7,
                "bitWidth": 1,
                "desc": "Timer 13 clock enable"
            },
            {
                "name": "TIM14EN",
                "bitOffset": 8,
                "bitWidth": 1,
                "desc": "Timer 14 clock enable"
            },
            {
                "name": "WWDGEN",
                "bitOffset": 11,
                "bitWidth": 1,
                "desc": "Window watchdog clock\n              enable"
            },
            {
                "name": "SPI2EN",
                "bitOffset": 14,
                "bitWidth": 1,
                "desc": "SPI 2 clock enable"
            },
            {
                "name": "SPI3EN",
                "bitOffset": 15,
                "bitWidth": 1,
                "desc": "SPI 3 clock enable"
            },
            {
                "name": "USART2EN",
                "bitOffset": 17,
                "bitWidth": 1,
                "desc": "USART 2 clock enable"
            },
            {
                "name": "USART3EN",
                "bitOffset": 18,
                "bitWidth": 1,
                "desc": "USART 3 clock enable"
            },
            {
                "name": "UART4EN",
                "bitOffset": 19,
                "bitWidth": 1,
                "desc": "UART 4 clock enable"
            },
            {
                "name": "UART5EN",
                "bitOffset": 20,
                "bitWidth": 1,
                "desc": "UART 5 clock enable"
            },
            {
                "name": "I2C1EN",
                "bitOffset": 21,
                "bitWidth": 1,
                "desc": "I2C 1 clock enable"
            },
            {
                "name": "I2C2EN",
                "bitOffset": 22,
                "bitWidth": 1,
                "desc": "I2C 2 clock enable"
            },
            {
                "name": "BKPEN",
                "bitOffset": 27,
                "bitWidth": 1,
                "desc": "Backup interface clock\n              enable"
            },
            {
                "name": "PWREN",
                "bitOffset": 28,
                "bitWidth": 1,
                "desc": "Power interface clock\n              enable"
            },
            {
                "name": "DACEN",
                "bitOffset": 29,
                "bitWidth": 1,
                "desc": "DAC interface clock enable"
            },
            {
                "name": "CECEN",
                "bitOffset": 30,
                "bitWidth": 1,
                "desc": "CEC clock enable"
            }
        ]
    },
    "1073877024": {
        "name": "BDCR",
        "address": 1073877024,
        "size": 32,
        "access": "",
        "desc": "Backup domain control register\n          (RCC_BDCR)",
        "fields": [
            {
                "name": "LSEON",
                "bitOffset": 0,
                "bitWidth": 1,
                "desc": "External Low Speed oscillator\n              enable"
            },
            {
                "name": "LSERDY",
                "bitOffset": 1,
                "bitWidth": 1,
                "desc": "External Low Speed oscillator\n              ready"
            },
            {
                "name": "LSEBYP",
                "bitOffset": 2,
                "bitWidth": 1,
                "desc": "External Low Speed oscillator\n              bypass"
            },
            {
                "name": "RTCSEL",
                "bitOffset": 8,
                "bitWidth": 2,
                "desc": "RTC clock source selection"
            },
            {
                "name": "RTCEN",
                "bitOffset": 15,
                "bitWidth": 1,
                "desc": "RTC clock enable"
            },
            {
                "name": "BDRST",
                "bitOffset": 16,
                "bitWidth": 1,
                "desc": "Backup domain software\n              reset"
            }
        ]
    },
    "1073877028": {
        "name": "CSR",
        "address": 1073877028,
        "size": 32,
        "access": "",
        "desc": "Control/status register\n          (RCC_CSR)",
        "fields": [
            {
                "name": "LSION",
                "bitOffset": 0,
                "bitWidth": 1,
                "desc": "Internal low speed oscillator\n              enable"
            },
            {
                "name": "LSIRDY",
                "bitOffset": 1,
                "bitWidth": 1,
                "desc": "Internal low speed oscillator\n              ready"
            },
            {
                "name": "RMVF",
                "bitOffset": 24,
                "bitWidth": 1,
                "desc": "Remove reset flag"
            },
            {
                "name": "PINRSTF",
                "bitOffset": 26,
                "bitWidth": 1,
                "desc": "PIN reset flag"
            },
            {
                "name": "PORRSTF",
                "bitOffset": 27,
                "bitWidth": 1,
                "desc": "POR/PDR reset flag"
            },
            {
                "name": "SFTRSTF",
                "bitOffset": 28,
                "bitWidth": 1,
                "desc": "Software reset flag"
            },
            {
                "name": "IWDGRSTF",
                "bitOffset": 29,
                "bitWidth": 1,
                "desc": "Independent watchdog reset\n              flag"
            },
            {
                "name": "WWDGRSTF",
                "bitOffset": 30,
                "bitWidth": 1,
                "desc": "Window watchdog reset flag"
            },
            {
                "name": "LPWRRSTF",
                "bitOffset": 31,
                "bitWidth": 1,
                "desc": "Low-power reset flag"
            }
        ]
    },
    "1073877036": {
        "name": "CFGR2",
        "address": 1073877036,
        "size": 32,
        "access": "read-write",
        "desc": "Clock configuration register 2",
        "fields": [
            {
                "name": "PREDIV1",
                "bitOffset": 0,
                "bitWidth": 4,
                "desc": "PREDIV1 division factor"
            }
        ]
    },
    "1073809408": {
        "name": "CRL",
        "address": 1073809408,
        "size": 32,
        "access": "read-write",
        "desc": "Port configuration register low\n          (GPIOn_CRL)",
        "fields": [
            {
                "name": "MODE0",
                "bitOffset": 0,
                "bitWidth": 2,
                "desc": "Port n.0 mode bits"
            },
            {
                "name": "CNF0",
                "bitOffset": 2,
                "bitWidth": 2,
                "desc": "Port n.0 configuration\n              bits"
            },
            {
                "name": "MODE1",
                "bitOffset": 4,
                "bitWidth": 2,
                "desc": "Port n.1 mode bits"
            },
            {
                "name": "CNF1",
                "bitOffset": 6,
                "bitWidth": 2,
                "desc": "Port n.1 configuration\n              bits"
            },
            {
                "name": "MODE2",
                "bitOffset": 8,
                "bitWidth": 2,
                "desc": "Port n.2 mode bits"
            },
            {
                "name": "CNF2",
                "bitOffset": 10,
                "bitWidth": 2,
                "desc": "Port n.2 configuration\n              bits"
            },
            {
                "name": "MODE3",
                "bitOffset": 12,
                "bitWidth": 2,
                "desc": "Port n.3 mode bits"
            },
            {
                "name": "CNF3",
                "bitOffset": 14,
                "bitWidth": 2,
                "desc": "Port n.3 configuration\n              bits"
            },
            {
                "name": "MODE4",
                "bitOffset": 16,
                "bitWidth": 2,
                "desc": "Port n.4 mode bits"
            },
            {
                "name": "CNF4",
                "bitOffset": 18,
                "bitWidth": 2,
                "desc": "Port n.4 configuration\n              bits"
            },
            {
                "name": "MODE5",
                "bitOffset": 20,
                "bitWidth": 2,
                "desc": "Port n.5 mode bits"
            },
            {
                "name": "CNF5",
                "bitOffset": 22,
                "bitWidth": 2,
                "desc": "Port n.5 configuration\n              bits"
            },
            {
                "name": "MODE6",
                "bitOffset": 24,
                "bitWidth": 2,
                "desc": "Port n.6 mode bits"
            },
            {
                "name": "CNF6",
                "bitOffset": 26,
                "bitWidth": 2,
                "desc": "Port n.6 configuration\n              bits"
            },
            {
                "name": "MODE7",
                "bitOffset": 28,
                "bitWidth": 2,
                "desc": "Port n.7 mode bits"
            },
            {
                "name": "CNF7",
                "bitOffset": 30,
                "bitWidth": 2,
                "desc": "Port n.7 configuration\n              bits"
            }
        ]
    },
    "1073809412": {
        "name": "CRH",
        "address": 1073809412,
        "size": 32,
        "access": "read-write",
        "desc": "Port configuration register high\n          (GPIOn_CRL)",
        "fields": [
            {
                "name": "MODE8",
                "bitOffset": 0,
                "bitWidth": 2,
                "desc": "Port n.8 mode bits"
            },
            {
                "name": "CNF8",
                "bitOffset": 2,
                "bitWidth": 2,
                "desc": "Port n.8 configuration\n              bits"
            },
            {
                "name": "MODE9",
                "bitOffset": 4,
                "bitWidth": 2,
                "desc": "Port n.9 mode bits"
            },
            {
                "name": "CNF9",
                "bitOffset": 6,
                "bitWidth": 2,
                "desc": "Port n.9 configuration\n              bits"
            },
            {
                "name": "MODE10",
                "bitOffset": 8,
                "bitWidth": 2,
                "desc": "Port n.10 mode bits"
            },
            {
                "name": "CNF10",
                "bitOffset": 10,
                "bitWidth": 2,
                "desc": "Port n.10 configuration\n              bits"
            },
            {
                "name": "MODE11",
                "bitOffset": 12,
                "bitWidth": 2,
                "desc": "Port n.11 mode bits"
            },
            {
                "name": "CNF11",
                "bitOffset": 14,
                "bitWidth": 2,
                "desc": "Port n.11 configuration\n              bits"
            },
            {
                "name": "MODE12",
                "bitOffset": 16,
                "bitWidth": 2,
                "desc": "Port n.12 mode bits"
            },
            {
                "name": "CNF12",
                "bitOffset": 18,
                "bitWidth": 2,
                "desc": "Port n.12 configuration\n              bits"
            },
            {
                "name": "MODE13",
                "bitOffset": 20,
                "bitWidth": 2,
                "desc": "Port n.13 mode bits"
            },
            {
                "name": "CNF13",
                "bitOffset": 22,
                "bitWidth": 2,
                "desc": "Port n.13 configuration\n              bits"
            },
            {
                "name": "MODE14",
                "bitOffset": 24,
                "bitWidth": 2,
                "desc": "Port n.14 mode bits"
            },
            {
                "name": "CNF14",
                "bitOffset": 26,
                "bitWidth": 2,
                "desc": "Port n.14 configuration\n              bits"
            },
            {
                "name": "MODE15",
                "bitOffset": 28,
                "bitWidth": 2,
                "desc": "Port n.15 mode bits"
            },
            {
                "name": "CNF15",
                "bitOffset": 30,
                "bitWidth": 2,
                "desc": "Port n.15 configuration\n              bits"
            }
        ]
    },
    "1073809416": {
        "name": "IDR",
        "address": 1073809416,
        "size": 32,
        "access": "read-only",
        "desc": "Port input data register\n          (GPIOn_IDR)",
        "fields": [
            {
                "name": "IDR0",
                "bitOffset": 0,
                "bitWidth": 1,
                "desc": "Port input data"
            },
            {
                "name": "IDR1",
                "bitOffset": 1,
                "bitWidth": 1,
                "desc": "Port input data"
            },
            {
                "name": "IDR2",
                "bitOffset": 2,
                "bitWidth": 1,
                "desc": "Port input data"
            },
            {
                "name": "IDR3",
                "bitOffset": 3,
                "bitWidth": 1,
                "desc": "Port input data"
            },
            {
                "name": "IDR4",
                "bitOffset": 4,
                "bitWidth": 1,
                "desc": "Port input data"
            },
            {
                "name": "IDR5",
                "bitOffset": 5,
                "bitWidth": 1,
                "desc": "Port input data"
            },
            {
                "name": "IDR6",
                "bitOffset": 6,
                "bitWidth": 1,
                "desc": "Port input data"
            },
            {
                "name": "IDR7",
                "bitOffset": 7,
                "bitWidth": 1,
                "desc": "Port input data"
            },
            {
                "name": "IDR8",
                "bitOffset": 8,
                "bitWidth": 1,
                "desc": "Port input data"
            },
            {
                "name": "IDR9",
                "bitOffset": 9,
                "bitWidth": 1,
                "desc": "Port input data"
            },
            {
                "name": "IDR10",
                "bitOffset": 10,
                "bitWidth": 1,
                "desc": "Port input data"
            },
            {
                "name": "IDR11",
                "bitOffset": 11,
                "bitWidth": 1,
                "desc": "Port input data"
            },
            {
                "name": "IDR12",
                "bitOffset": 12,
                "bitWidth": 1,
                "desc": "Port input data"
            },
            {
                "name": "IDR13",
                "bitOffset": 13,
                "bitWidth": 1,
                "desc": "Port input data"
            },
            {
                "name": "IDR14",
                "bitOffset": 14,
                "bitWidth": 1,
                "desc": "Port input data"
            },
            {
                "name": "IDR15",
                "bitOffset": 15,
                "bitWidth": 1,
                "desc": "Port input data"
            }
        ]
    },
    "1073809420": {
        "name": "ODR",
        "address": 1073809420,
        "size": 32,
        "access": "read-write",
        "desc": "Port output data register\n          (GPIOn_ODR)",
        "fields": [
            {
                "name": "ODR0",
                "bitOffset": 0,
                "bitWidth": 1,
                "desc": "Port output data"
            },
            {
                "name": "ODR1",
                "bitOffset": 1,
                "bitWidth": 1,
                "desc": "Port output data"
            },
            {
                "name": "ODR2",
                "bitOffset": 2,
                "bitWidth": 1,
                "desc": "Port output data"
            },
            {
                "name": "ODR3",
                "bitOffset": 3,
                "bitWidth": 1,
                "desc": "Port output data"
            },
            {
                "name": "ODR4",
                "bitOffset": 4,
                "bitWidth": 1,
                "desc": "Port output data"
            },
            {
                "name": "ODR5",
                "bitOffset": 5,
                "bitWidth": 1,
                "desc": "Port output data"
            },
            {
                "name": "ODR6",
                "bitOffset": 6,
                "bitWidth": 1,
                "desc": "Port output data"
            },
            {
                "name": "ODR7",
                "bitOffset": 7,
                "bitWidth": 1,
                "desc": "Port output data"
            },
            {
                "name": "ODR8",
                "bitOffset": 8,
                "bitWidth": 1,
                "desc": "Port output data"
            },
            {
                "name": "ODR9",
                "bitOffset": 9,
                "bitWidth": 1,
                "desc": "Port output data"
            },
            {
                "name": "ODR10",
                "bitOffset": 10,
                "bitWidth": 1,
                "desc": "Port output data"
            },
            {
                "name": "ODR11",
                "bitOffset": 11,
                "bitWidth": 1,
                "desc": "Port output data"
            },
            {
                "name": "ODR12",
                "bitOffset": 12,
                "bitWidth": 1,
                "desc": "Port output data"
            },
            {
                "name": "ODR13",
                "bitOffset": 13,
                "bitWidth": 1,
                "desc": "Port output data"
            },
            {
                "name": "ODR14",
                "bitOffset": 14,
                "bitWidth": 1,
                "desc": "Port output data"
            },
            {
                "name": "ODR15",
                "bitOffset": 15,
                "bitWidth": 1,
                "desc": "Port output data"
            }
        ]
    },
    "1073809424": {
        "name": "BSRR",
        "address": 1073809424,
        "size": 32,
        "access": "write-only",
        "desc": "Port bit set/reset register\n          (GPIOn_BSRR)",
        "fields": [
            {
                "name": "BS0",
                "bitOffset": 0,
                "bitWidth": 1,
                "desc": "Set bit 0"
            },
            {
                "name": "BS1",
                "bitOffset": 1,
                "bitWidth": 1,
                "desc": "Set bit 1"
            },
            {
                "name": "BS2",
                "bitOffset": 2,
                "bitWidth": 1,
                "desc": "Set bit 1"
            },
            {
                "name": "BS3",
                "bitOffset": 3,
                "bitWidth": 1,
                "desc": "Set bit 3"
            },
            {
                "name": "BS4",
                "bitOffset": 4,
                "bitWidth": 1,
                "desc": "Set bit 4"
            },
            {
                "name": "BS5",
                "bitOffset": 5,
                "bitWidth": 1,
                "desc": "Set bit 5"
            },
            {
                "name": "BS6",
                "bitOffset": 6,
                "bitWidth": 1,
                "desc": "Set bit 6"
            },
            {
                "name": "BS7",
                "bitOffset": 7,
                "bitWidth": 1,
                "desc": "Set bit 7"
            },
            {
                "name": "BS8",
                "bitOffset": 8,
                "bitWidth": 1,
                "desc": "Set bit 8"
            },
            {
                "name": "BS9",
                "bitOffset": 9,
                "bitWidth": 1,
                "desc": "Set bit 9"
            },
            {
                "name": "BS10",
                "bitOffset": 10,
                "bitWidth": 1,
                "desc": "Set bit 10"
            },
            {
                "name": "BS11",
                "bitOffset": 11,
                "bitWidth": 1,
                "desc": "Set bit 11"
            },
            {
                "name": "BS12",
                "bitOffset": 12,
                "bitWidth": 1,
                "desc": "Set bit 12"
            },
            {
                "name": "BS13",
                "bitOffset": 13,
                "bitWidth": 1,
                "desc": "Set bit 13"
            },
            {
                "name": "BS14",
                "bitOffset": 14,
                "bitWidth": 1,
                "desc": "Set bit 14"
            },
            {
                "name": "BS15",
                "bitOffset": 15,
                "bitWidth": 1,
                "desc": "Set bit 15"
            },
            {
                "name": "BR0",
                "bitOffset": 16,
                "bitWidth": 1,
                "desc": "Reset bit 0"
            },
            {
                "name": "BR1",
                "bitOffset": 17,
                "bitWidth": 1,
                "desc": "Reset bit 1"
            },
            {
                "name": "BR2",
                "bitOffset": 18,
                "bitWidth": 1,
                "desc": "Reset bit 2"
            },
            {
                "name": "BR3",
                "bitOffset": 19,
                "bitWidth": 1,
                "desc": "Reset bit 3"
            },
            {
                "name": "BR4",
                "bitOffset": 20,
                "bitWidth": 1,
                "desc": "Reset bit 4"
            },
            {
                "name": "BR5",
                "bitOffset": 21,
                "bitWidth": 1,
                "desc": "Reset bit 5"
            },
            {
                "name": "BR6",
                "bitOffset": 22,
                "bitWidth": 1,
                "desc": "Reset bit 6"
            },
            {
                "name": "BR7",
                "bitOffset": 23,
                "bitWidth": 1,
                "desc": "Reset bit 7"
            },
            {
                "name": "BR8",
                "bitOffset": 24,
                "bitWidth": 1,
                "desc": "Reset bit 8"
            },
            {
                "name": "BR9",
                "bitOffset": 25,
                "bitWidth": 1,
                "desc": "Reset bit 9"
            },
            {
                "name": "BR10",
                "bitOffset": 26,
                "bitWidth": 1,
                "desc": "Reset bit 10"
            },
            {
                "name": "BR11",
                "bitOffset": 27,
                "bitWidth": 1,
                "desc": "Reset bit 11"
            },
            {
                "name": "BR12",
                "bitOffset": 28,
                "bitWidth": 1,
                "desc": "Reset bit 12"
            },
            {
                "name": "BR13",
                "bitOffset": 29,
                "bitWidth": 1,
                "desc": "Reset bit 13"
            },
            {
                "name": "BR14",
                "bitOffset": 30,
                "bitWidth": 1,
                "desc": "Reset bit 14"
            },
            {
                "name": "BR15",
                "bitOffset": 31,
                "bitWidth": 1,
                "desc": "Reset bit 15"
            }
        ]
    },
    "1073809428": {
        "name": "BRR",
        "address": 1073809428,
        "size": 32,
        "access": "write-only",
        "desc": "Port bit reset register\n          (GPIOn_BRR)",
        "fields": [
            {
                "name": "BR0",
                "bitOffset": 0,
                "bitWidth": 1,
                "desc": "Reset bit 0"
            },
            {
                "name": "BR1",
                "bitOffset": 1,
                "bitWidth": 1,
                "desc": "Reset bit 1"
            },
            {
                "name": "BR2",
                "bitOffset": 2,
                "bitWidth": 1,
                "desc": "Reset bit 1"
            },
            {
                "name": "BR3",
                "bitOffset": 3,
                "bitWidth": 1,
                "desc": "Reset bit 3"
            },
            {
                "name": "BR4",
                "bitOffset": 4,
                "bitWidth": 1,
                "desc": "Reset bit 4"
            },
            {
                "name": "BR5",
                "bitOffset": 5,
                "bitWidth": 1,
                "desc": "Reset bit 5"
            },
            {
                "name": "BR6",
                "bitOffset": 6,
                "bitWidth": 1,
                "desc": "Reset bit 6"
            },
            {
                "name": "BR7",
                "bitOffset": 7,
                "bitWidth": 1,
                "desc": "Reset bit 7"
            },
            {
                "name": "BR8",
                "bitOffset": 8,
                "bitWidth": 1,
                "desc": "Reset bit 8"
            },
            {
                "name": "BR9",
                "bitOffset": 9,
                "bitWidth": 1,
                "desc": "Reset bit 9"
            },
            {
                "name": "BR10",
                "bitOffset": 10,
                "bitWidth": 1,
                "desc": "Reset bit 10"
            },
            {
                "name": "BR11",
                "bitOffset": 11,
                "bitWidth": 1,
                "desc": "Reset bit 11"
            },
            {
                "name": "BR12",
                "bitOffset": 12,
                "bitWidth": 1,
                "desc": "Reset bit 12"
            },
            {
                "name": "BR13",
                "bitOffset": 13,
                "bitWidth": 1,
                "desc": "Reset bit 13"
            },
            {
                "name": "BR14",
                "bitOffset": 14,
                "bitWidth": 1,
                "desc": "Reset bit 14"
            },
            {
                "name": "BR15",
                "bitOffset": 15,
                "bitWidth": 1,
                "desc": "Reset bit 15"
            }
        ]
    },
    "1073809432": {
        "name": "LCKR",
        "address": 1073809432,
        "size": 32,
        "access": "read-write",
        "desc": "Port configuration lock\n          register",
        "fields": [
            {
                "name": "LCK0",
                "bitOffset": 0,
                "bitWidth": 1,
                "desc": "Port A Lock bit 0"
            },
            {
                "name": "LCK1",
                "bitOffset": 1,
                "bitWidth": 1,
                "desc": "Port A Lock bit 1"
            },
            {
                "name": "LCK2",
                "bitOffset": 2,
                "bitWidth": 1,
                "desc": "Port A Lock bit 2"
            },
            {
                "name": "LCK3",
                "bitOffset": 3,
                "bitWidth": 1,
                "desc": "Port A Lock bit 3"
            },
            {
                "name": "LCK4",
                "bitOffset": 4,
                "bitWidth": 1,
                "desc": "Port A Lock bit 4"
            },
            {
                "name": "LCK5",
                "bitOffset": 5,
                "bitWidth": 1,
                "desc": "Port A Lock bit 5"
            },
            {
                "name": "LCK6",
                "bitOffset": 6,
                "bitWidth": 1,
                "desc": "Port A Lock bit 6"
            },
            {
                "name": "LCK7",
                "bitOffset": 7,
                "bitWidth": 1,
                "desc": "Port A Lock bit 7"
            },
            {
                "name": "LCK8",
                "bitOffset": 8,
                "bitWidth": 1,
                "desc": "Port A Lock bit 8"
            },
            {
                "name": "LCK9",
                "bitOffset": 9,
                "bitWidth": 1,
                "desc": "Port A Lock bit 9"
            },
            {
                "name": "LCK10",
                "bitOffset": 10,
                "bitWidth": 1,
                "desc": "Port A Lock bit 10"
            },
            {
                "name": "LCK11",
                "bitOffset": 11,
                "bitWidth": 1,
                "desc": "Port A Lock bit 11"
            },
            {
                "name": "LCK12",
                "bitOffset": 12,
                "bitWidth": 1,
                "desc": "Port A Lock bit 12"
            },
            {
                "name": "LCK13",
                "bitOffset": 13,
                "bitWidth": 1,
                "desc": "Port A Lock bit 13"
            },
            {
                "name": "LCK14",
                "bitOffset": 14,
                "bitWidth": 1,
                "desc": "Port A Lock bit 14"
            },
            {
                "name": "LCK15",
                "bitOffset": 15,
                "bitWidth": 1,
                "desc": "Port A Lock bit 15"
            },
            {
                "name": "LCKK",
                "bitOffset": 16,
                "bitWidth": 1,
                "desc": "Lock key"
            }
        ]
    },
    "1073807360": {
        "name": "EVCR",
        "address": 1073807360,
        "size": 32,
        "access": "read-write",
        "desc": "Event Control Register\n          (AFIO_EVCR)",
        "fields": [
            {
                "name": "PIN",
                "bitOffset": 0,
                "bitWidth": 4,
                "desc": "Pin selection"
            },
            {
                "name": "PORT",
                "bitOffset": 4,
                "bitWidth": 3,
                "desc": "Port selection"
            },
            {
                "name": "EVOE",
                "bitOffset": 7,
                "bitWidth": 1,
                "desc": "Event Output Enable"
            }
        ]
    },
    "1073807364": {
        "name": "MAPR",
        "address": 1073807364,
        "size": 32,
        "access": "",
        "desc": "AF remap and debug I/O configuration\n          register (AFIO_MAPR)",
        "fields": [
            {
                "name": "SPI1_REMAP",
                "bitOffset": 0,
                "bitWidth": 1,
                "desc": "SPI1 remapping"
            },
            {
                "name": "I2C1_REMAP",
                "bitOffset": 1,
                "bitWidth": 1,
                "desc": "I2C1 remapping"
            },
            {
                "name": "USART1_REMAP",
                "bitOffset": 2,
                "bitWidth": 1,
                "desc": "USART1 remapping"
            },
            {
                "name": "USART2_REMAP",
                "bitOffset": 3,
                "bitWidth": 1,
                "desc": "USART2 remapping"
            },
            {
                "name": "USART3_REMAP",
                "bitOffset": 4,
                "bitWidth": 2,
                "desc": "USART3 remapping"
            },
            {
                "name": "TIM1_REMAP",
                "bitOffset": 6,
                "bitWidth": 2,
                "desc": "TIM1 remapping"
            },
            {
                "name": "TIM2_REMAP",
                "bitOffset": 8,
                "bitWidth": 2,
                "desc": "TIM2 remapping"
            },
            {
                "name": "TIM3_REMAP",
                "bitOffset": 10,
                "bitWidth": 2,
                "desc": "TIM3 remapping"
            },
            {
                "name": "TIM4_REMAP",
                "bitOffset": 12,
                "bitWidth": 1,
                "desc": "TIM4 remapping"
            },
            {
                "name": "PD01_REMAP",
                "bitOffset": 15,
                "bitWidth": 1,
                "desc": "Port D0/Port D1 mapping on\n              OSCIN/OSCOUT"
            },
            {
                "name": "TIM5CH4_IREMAP",
                "bitOffset": 16,
                "bitWidth": 1,
                "desc": "Set and cleared by\n              software"
            },
            {
                "name": "SWJ_CFG",
                "bitOffset": 24,
                "bitWidth": 3,
                "desc": "Serial wire JTAG\n              configuration"
            }
        ]
    },
    "1073807368": {
        "name": "EXTICR1",
        "address": 1073807368,
        "size": 32,
        "access": "read-write",
        "desc": "External interrupt configuration register 1\n          (AFIO_EXTICR1)",
        "fields": [
            {
                "name": "EXTI0",
                "bitOffset": 0,
                "bitWidth": 4,
                "desc": "EXTI0 configuration"
            },
            {
                "name": "EXTI1",
                "bitOffset": 4,
                "bitWidth": 4,
                "desc": "EXTI1 configuration"
            },
            {
                "name": "EXTI2",
                "bitOffset": 8,
                "bitWidth": 4,
                "desc": "EXTI2 configuration"
            },
            {
                "name": "EXTI3",
                "bitOffset": 12,
                "bitWidth": 4,
                "desc": "EXTI3 configuration"
            }
        ]
    },
    "1073807372": {
        "name": "EXTICR2",
        "address": 1073807372,
        "size": 32,
        "access": "read-write",
        "desc": "External interrupt configuration register 2\n          (AFIO_EXTICR2)",
        "fields": [
            {
                "name": "EXTI4",
                "bitOffset": 0,
                "bitWidth": 4,
                "desc": "EXTI4 configuration"
            },
            {
                "name": "EXTI5",
                "bitOffset": 4,
                "bitWidth": 4,
                "desc": "EXTI5 configuration"
            },
            {
                "name": "EXTI6",
                "bitOffset": 8,
                "bitWidth": 4,
                "desc": "EXTI6 configuration"
            },
            {
                "name": "EXTI7",
                "bitOffset": 12,
                "bitWidth": 4,
                "desc": "EXTI7 configuration"
            }
        ]
    },
    "1073807376": {
        "name": "EXTICR3",
        "address": 1073807376,
        "size": 32,
        "access": "read-write",
        "desc": "External interrupt configuration register 3\n          (AFIO_EXTICR3)",
        "fields": [
            {
                "name": "EXTI8",
                "bitOffset": 0,
                "bitWidth": 4,
                "desc": "EXTI8 configuration"
            },
            {
                "name": "EXTI9",
                "bitOffset": 4,
                "bitWidth": 4,
                "desc": "EXTI9 configuration"
            },
            {
                "name": "EXTI10",
                "bitOffset": 8,
                "bitWidth": 4,
                "desc": "EXTI10 configuration"
            },
            {
                "name": "EXTI11",
                "bitOffset": 12,
                "bitWidth": 4,
                "desc": "EXTI11 configuration"
            }
        ]
    },
    "1073807380": {
        "name": "EXTICR4",
        "address": 1073807380,
        "size": 32,
        "access": "read-write",
        "desc": "External interrupt configuration register 4\n          (AFIO_EXTICR4)",
        "fields": [
            {
                "name": "EXTI12",
                "bitOffset": 0,
                "bitWidth": 4,
                "desc": "EXTI12 configuration"
            },
            {
                "name": "EXTI13",
                "bitOffset": 4,
                "bitWidth": 4,
                "desc": "EXTI13 configuration"
            },
            {
                "name": "EXTI14",
                "bitOffset": 8,
                "bitWidth": 4,
                "desc": "EXTI14 configuration"
            },
            {
                "name": "EXTI15",
                "bitOffset": 12,
                "bitWidth": 4,
                "desc": "EXTI15 configuration"
            }
        ]
    },
    "1073807388": {
        "name": "MAPR2",
        "address": 1073807388,
        "size": 32,
        "access": "read-write",
        "desc": "AF remap and debug I/O configuration\n          register",
        "fields": [
            {
                "name": "TIM15_REMAP",
                "bitOffset": 0,
                "bitWidth": 1,
                "desc": "TIM15 remapping"
            },
            {
                "name": "TIM16_REMAP",
                "bitOffset": 1,
                "bitWidth": 1,
                "desc": "TIM16 remapping"
            },
            {
                "name": "TIM17_REMAP",
                "bitOffset": 2,
                "bitWidth": 1,
                "desc": "TIM17 remapping"
            },
            {
                "name": "TIM13_REMAP",
                "bitOffset": 8,
                "bitWidth": 1,
                "desc": "TIM13 remapping"
            },
            {
                "name": "TIM14_REMAP",
                "bitOffset": 9,
                "bitWidth": 1,
                "desc": "TIM14 remapping"
            },
            {
                "name": "FSMC_NADV",
                "bitOffset": 10,
                "bitWidth": 1,
                "desc": "NADV connect/disconnect"
            },
            {
                "name": "CEC_REMAP",
                "bitOffset": 3,
                "bitWidth": 1,
                "desc": "CEC remapping"
            },
            {
                "name": "TIM1_DMA_REMAP",
                "bitOffset": 4,
                "bitWidth": 1,
                "desc": "TIM1 DMA remapping"
            },
            {
                "name": "TIM67_DAC_DMA_REMAP",
                "bitOffset": 11,
                "bitWidth": 1,
                "desc": "TIM67_DAC DMA remapping"
            },
            {
                "name": "TIM12_REMAP",
                "bitOffset": 12,
                "bitWidth": 1,
                "desc": "TIM12 remapping"
            },
            {
                "name": "MISC_REMAP",
                "bitOffset": 13,
                "bitWidth": 1,
                "desc": "Miscellaneous features\n              remapping"
            }
        ]
    },
    "1073808384": {
        "name": "IMR",
        "address": 1073808384,
        "size": 32,
        "access": "read-write",
        "desc": "Interrupt mask register\n          (EXTI_IMR)",
        "fields": [
            {
                "name": "MR0",
                "bitOffset": 0,
                "bitWidth": 1,
                "desc": "Interrupt Mask on line 0"
            },
            {
                "name": "MR1",
                "bitOffset": 1,
                "bitWidth": 1,
                "desc": "Interrupt Mask on line 1"
            },
            {
                "name": "MR2",
                "bitOffset": 2,
                "bitWidth": 1,
                "desc": "Interrupt Mask on line 2"
            },
            {
                "name": "MR3",
                "bitOffset": 3,
                "bitWidth": 1,
                "desc": "Interrupt Mask on line 3"
            },
            {
                "name": "MR4",
                "bitOffset": 4,
                "bitWidth": 1,
                "desc": "Interrupt Mask on line 4"
            },
            {
                "name": "MR5",
                "bitOffset": 5,
                "bitWidth": 1,
                "desc": "Interrupt Mask on line 5"
            },
            {
                "name": "MR6",
                "bitOffset": 6,
                "bitWidth": 1,
                "desc": "Interrupt Mask on line 6"
            },
            {
                "name": "MR7",
                "bitOffset": 7,
                "bitWidth": 1,
                "desc": "Interrupt Mask on line 7"
            },
            {
                "name": "MR8",
                "bitOffset": 8,
                "bitWidth": 1,
                "desc": "Interrupt Mask on line 8"
            },
            {
                "name": "MR9",
                "bitOffset": 9,
                "bitWidth": 1,
                "desc": "Interrupt Mask on line 9"
            },
            {
                "name": "MR10",
                "bitOffset": 10,
                "bitWidth": 1,
                "desc": "Interrupt Mask on line 10"
            },
            {
                "name": "MR11",
                "bitOffset": 11,
                "bitWidth": 1,
                "desc": "Interrupt Mask on line 11"
            },
            {
                "name": "MR12",
                "bitOffset": 12,
                "bitWidth": 1,
                "desc": "Interrupt Mask on line 12"
            },
            {
                "name": "MR13",
                "bitOffset": 13,
                "bitWidth": 1,
                "desc": "Interrupt Mask on line 13"
            },
            {
                "name": "MR14",
                "bitOffset": 14,
                "bitWidth": 1,
                "desc": "Interrupt Mask on line 14"
            },
            {
                "name": "MR15",
                "bitOffset": 15,
                "bitWidth": 1,
                "desc": "Interrupt Mask on line 15"
            },
            {
                "name": "MR16",
                "bitOffset": 16,
                "bitWidth": 1,
                "desc": "Interrupt Mask on line 16"
            },
            {
                "name": "MR17",
                "bitOffset": 17,
                "bitWidth": 1,
                "desc": "Interrupt Mask on line 17"
            }
        ]
    },
    "1073808388": {
        "name": "EMR",
        "address": 1073808388,
        "size": 32,
        "access": "read-write",
        "desc": "Event mask register (EXTI_EMR)",
        "fields": [
            {
                "name": "MR0",
                "bitOffset": 0,
                "bitWidth": 1,
                "desc": "Event Mask on line 0"
            },
            {
                "name": "MR1",
                "bitOffset": 1,
                "bitWidth": 1,
                "desc": "Event Mask on line 1"
            },
            {
                "name": "MR2",
                "bitOffset": 2,
                "bitWidth": 1,
                "desc": "Event Mask on line 2"
            },
            {
                "name": "MR3",
                "bitOffset": 3,
                "bitWidth": 1,
                "desc": "Event Mask on line 3"
            },
            {
                "name": "MR4",
                "bitOffset": 4,
                "bitWidth": 1,
                "desc": "Event Mask on line 4"
            },
            {
                "name": "MR5",
                "bitOffset": 5,
                "bitWidth": 1,
                "desc": "Event Mask on line 5"
            },
            {
                "name": "MR6",
                "bitOffset": 6,
                "bitWidth": 1,
                "desc": "Event Mask on line 6"
            },
            {
                "name": "MR7",
                "bitOffset": 7,
                "bitWidth": 1,
                "desc": "Event Mask on line 7"
            },
            {
                "name": "MR8",
                "bitOffset": 8,
                "bitWidth": 1,
                "desc": "Event Mask on line 8"
            },
            {
                "name": "MR9",
                "bitOffset": 9,
                "bitWidth": 1,
                "desc": "Event Mask on line 9"
            },
            {
                "name": "MR10",
                "bitOffset": 10,
                "bitWidth": 1,
                "desc": "Event Mask on line 10"
            },
            {
                "name": "MR11",
                "bitOffset": 11,
                "bitWidth": 1,
                "desc": "Event Mask on line 11"
            },
            {
                "name": "MR12",
                "bitOffset": 12,
                "bitWidth": 1,
                "desc": "Event Mask on line 12"
            },
            {
                "name": "MR13",
                "bitOffset": 13,
                "bitWidth": 1,
                "desc": "Event Mask on line 13"
            },
            {
                "name": "MR14",
                "bitOffset": 14,
                "bitWidth": 1,
                "desc": "Event Mask on line 14"
            },
            {
                "name": "MR15",
                "bitOffset": 15,
                "bitWidth": 1,
                "desc": "Event Mask on line 15"
            },
            {
                "name": "MR16",
                "bitOffset": 16,
                "bitWidth": 1,
                "desc": "Event Mask on line 16"
            },
            {
                "name": "MR17",
                "bitOffset": 17,
                "bitWidth": 1,
                "desc": "Event Mask on line 17"
            }
        ]
    },
    "1073808392": {
        "name": "RTSR",
        "address": 1073808392,
        "size": 32,
        "access": "read-write",
        "desc": "Rising Trigger selection register\n          (EXTI_RTSR)",
        "fields": [
            {
                "name": "TR0",
                "bitOffset": 0,
                "bitWidth": 1,
                "desc": "Rising trigger event configuration of\n              line 0"
            },
            {
                "name": "TR1",
                "bitOffset": 1,
                "bitWidth": 1,
                "desc": "Rising trigger event configuration of\n              line 1"
            },
            {
                "name": "TR2",
                "bitOffset": 2,
                "bitWidth": 1,
                "desc": "Rising trigger event configuration of\n              line 2"
            },
            {
                "name": "TR3",
                "bitOffset": 3,
                "bitWidth": 1,
                "desc": "Rising trigger event configuration of\n              line 3"
            },
            {
                "name": "TR4",
                "bitOffset": 4,
                "bitWidth": 1,
                "desc": "Rising trigger event configuration of\n              line 4"
            },
            {
                "name": "TR5",
                "bitOffset": 5,
                "bitWidth": 1,
                "desc": "Rising trigger event configuration of\n              line 5"
            },
            {
                "name": "TR6",
                "bitOffset": 6,
                "bitWidth": 1,
                "desc": "Rising trigger event configuration of\n              line 6"
            },
            {
                "name": "TR7",
                "bitOffset": 7,
                "bitWidth": 1,
                "desc": "Rising trigger event configuration of\n              line 7"
            },
            {
                "name": "TR8",
                "bitOffset": 8,
                "bitWidth": 1,
                "desc": "Rising trigger event configuration of\n              line 8"
            },
            {
                "name": "TR9",
                "bitOffset": 9,
                "bitWidth": 1,
                "desc": "Rising trigger event configuration of\n              line 9"
            },
            {
                "name": "TR10",
                "bitOffset": 10,
                "bitWidth": 1,
                "desc": "Rising trigger event configuration of\n              line 10"
            },
            {
                "name": "TR11",
                "bitOffset": 11,
                "bitWidth": 1,
                "desc": "Rising trigger event configuration of\n              line 11"
            },
            {
                "name": "TR12",
                "bitOffset": 12,
                "bitWidth": 1,
                "desc": "Rising trigger event configuration of\n              line 12"
            },
            {
                "name": "TR13",
                "bitOffset": 13,
                "bitWidth": 1,
                "desc": "Rising trigger event configuration of\n              line 13"
            },
            {
                "name": "TR14",
                "bitOffset": 14,
                "bitWidth": 1,
                "desc": "Rising trigger event configuration of\n              line 14"
            },
            {
                "name": "TR15",
                "bitOffset": 15,
                "bitWidth": 1,
                "desc": "Rising trigger event configuration of\n              line 15"
            },
            {
                "name": "TR16",
                "bitOffset": 16,
                "bitWidth": 1,
                "desc": "Rising trigger event configuration of\n              line 16"
            },
            {
                "name": "TR17",
                "bitOffset": 17,
                "bitWidth": 1,
                "desc": "Rising trigger event configuration of\n              line 17"
            }
        ]
    },
    "1073808396": {
        "name": "FTSR",
        "address": 1073808396,
        "size": 32,
        "access": "read-write",
        "desc": "Falling Trigger selection register\n          (EXTI_FTSR)",
        "fields": [
            {
                "name": "TR0",
                "bitOffset": 0,
                "bitWidth": 1,
                "desc": "Falling trigger event configuration of\n              line 0"
            },
            {
                "name": "TR1",
                "bitOffset": 1,
                "bitWidth": 1,
                "desc": "Falling trigger event configuration of\n              line 1"
            },
            {
                "name": "TR2",
                "bitOffset": 2,
                "bitWidth": 1,
                "desc": "Falling trigger event configuration of\n              line 2"
            },
            {
                "name": "TR3",
                "bitOffset": 3,
                "bitWidth": 1,
                "desc": "Falling trigger event configuration of\n              line 3"
            },
            {
                "name": "TR4",
                "bitOffset": 4,
                "bitWidth": 1,
                "desc": "Falling trigger event configuration of\n              line 4"
            },
            {
                "name": "TR5",
                "bitOffset": 5,
                "bitWidth": 1,
                "desc": "Falling trigger event configuration of\n              line 5"
            },
            {
                "name": "TR6",
                "bitOffset": 6,
                "bitWidth": 1,
                "desc": "Falling trigger event configuration of\n              line 6"
            },
            {
                "name": "TR7",
                "bitOffset": 7,
                "bitWidth": 1,
                "desc": "Falling trigger event configuration of\n              line 7"
            },
            {
                "name": "TR8",
                "bitOffset": 8,
                "bitWidth": 1,
                "desc": "Falling trigger event configuration of\n              line 8"
            },
            {
                "name": "TR9",
                "bitOffset": 9,
                "bitWidth": 1,
                "desc": "Falling trigger event configuration of\n              line 9"
            },
            {
                "name": "TR10",
                "bitOffset": 10,
                "bitWidth": 1,
                "desc": "Falling trigger event configuration of\n              line 10"
            },
            {
                "name": "TR11",
                "bitOffset": 11,
                "bitWidth": 1,
                "desc": "Falling trigger event configuration of\n              line 11"
            },
            {
                "name": "TR12",
                "bitOffset": 12,
                "bitWidth": 1,
                "desc": "Falling trigger event configuration of\n              line 12"
            },
            {
                "name": "TR13",
                "bitOffset": 13,
                "bitWidth": 1,
                "desc": "Falling trigger event configuration of\n              line 13"
            },
            {
                "name": "TR14",
                "bitOffset": 14,
                "bitWidth": 1,
                "desc": "Falling trigger event configuration of\n              line 14"
            },
            {
                "name": "TR15",
                "bitOffset": 15,
                "bitWidth": 1,
                "desc": "Falling trigger event configuration of\n              line 15"
            },
            {
                "name": "TR16",
                "bitOffset": 16,
                "bitWidth": 1,
                "desc": "Falling trigger event configuration of\n              line 16"
            },
            {
                "name": "TR17",
                "bitOffset": 17,
                "bitWidth": 1,
                "desc": "Falling trigger event configuration of\n              line 17"
            }
        ]
    },
    "1073808400": {
        "name": "SWIER",
        "address": 1073808400,
        "size": 32,
        "access": "read-write",
        "desc": "Software interrupt event register\n          (EXTI_SWIER)",
        "fields": [
            {
                "name": "SWIER0",
                "bitOffset": 0,
                "bitWidth": 1,
                "desc": "Software Interrupt on line\n              0"
            },
            {
                "name": "SWIER1",
                "bitOffset": 1,
                "bitWidth": 1,
                "desc": "Software Interrupt on line\n              1"
            },
            {
                "name": "SWIER2",
                "bitOffset": 2,
                "bitWidth": 1,
                "desc": "Software Interrupt on line\n              2"
            },
            {
                "name": "SWIER3",
                "bitOffset": 3,
                "bitWidth": 1,
                "desc": "Software Interrupt on line\n              3"
            },
            {
                "name": "SWIER4",
                "bitOffset": 4,
                "bitWidth": 1,
                "desc": "Software Interrupt on line\n              4"
            },
            {
                "name": "SWIER5",
                "bitOffset": 5,
                "bitWidth": 1,
                "desc": "Software Interrupt on line\n              5"
            },
            {
                "name": "SWIER6",
                "bitOffset": 6,
                "bitWidth": 1,
                "desc": "Software Interrupt on line\n              6"
            },
            {
                "name": "SWIER7",
                "bitOffset": 7,
                "bitWidth": 1,
                "desc": "Software Interrupt on line\n              7"
            },
            {
                "name": "SWIER8",
                "bitOffset": 8,
                "bitWidth": 1,
                "desc": "Software Interrupt on line\n              8"
            },
            {
                "name": "SWIER9",
                "bitOffset": 9,
                "bitWidth": 1,
                "desc": "Software Interrupt on line\n              9"
            },
            {
                "name": "SWIER10",
                "bitOffset": 10,
                "bitWidth": 1,
                "desc": "Software Interrupt on line\n              10"
            },
            {
                "name": "SWIER11",
                "bitOffset": 11,
                "bitWidth": 1,
                "desc": "Software Interrupt on line\n              11"
            },
            {
                "name": "SWIER12",
                "bitOffset": 12,
                "bitWidth": 1,
                "desc": "Software Interrupt on line\n              12"
            },
            {
                "name": "SWIER13",
                "bitOffset": 13,
                "bitWidth": 1,
                "desc": "Software Interrupt on line\n              13"
            },
            {
                "name": "SWIER14",
                "bitOffset": 14,
                "bitWidth": 1,
                "desc": "Software Interrupt on line\n              14"
            },
            {
                "name": "SWIER15",
                "bitOffset": 15,
                "bitWidth": 1,
                "desc": "Software Interrupt on line\n              15"
            },
            {
                "name": "SWIER16",
                "bitOffset": 16,
                "bitWidth": 1,
                "desc": "Software Interrupt on line\n              16"
            },
            {
                "name": "SWIER17",
                "bitOffset": 17,
                "bitWidth": 1,
                "desc": "Software Interrupt on line\n              17"
            }
        ]
    },
    "1073808404": {
        "name": "PR",
        "address": 1073808404,
        "size": 32,
        "access": "read-write",
        "desc": "Pending register (EXTI_PR)",
        "fields": [
            {
                "name": "PR0",
                "bitOffset": 0,
                "bitWidth": 1,
                "desc": "Pending bit 0"
            },
            {
                "name": "PR1",
                "bitOffset": 1,
                "bitWidth": 1,
                "desc": "Pending bit 1"
            },
            {
                "name": "PR2",
                "bitOffset": 2,
                "bitWidth": 1,
                "desc": "Pending bit 2"
            },
            {
                "name": "PR3",
                "bitOffset": 3,
                "bitWidth": 1,
                "desc": "Pending bit 3"
            },
            {
                "name": "PR4",
                "bitOffset": 4,
                "bitWidth": 1,
                "desc": "Pending bit 4"
            },
            {
                "name": "PR5",
                "bitOffset": 5,
                "bitWidth": 1,
                "desc": "Pending bit 5"
            },
            {
                "name": "PR6",
                "bitOffset": 6,
                "bitWidth": 1,
                "desc": "Pending bit 6"
            },
            {
                "name": "PR7",
                "bitOffset": 7,
                "bitWidth": 1,
                "desc": "Pending bit 7"
            },
            {
                "name": "PR8",
                "bitOffset": 8,
                "bitWidth": 1,
                "desc": "Pending bit 8"
            },
            {
                "name": "PR9",
                "bitOffset": 9,
                "bitWidth": 1,
                "desc": "Pending bit 9"
            },
            {
                "name": "PR10",
                "bitOffset": 10,
                "bitWidth": 1,
                "desc": "Pending bit 10"
            },
            {
                "name": "PR11",
                "bitOffset": 11,
                "bitWidth": 1,
                "desc": "Pending bit 11"
            },
            {
                "name": "PR12",
                "bitOffset": 12,
                "bitWidth": 1,
                "desc": "Pending bit 12"
            },
            {
                "name": "PR13",
                "bitOffset": 13,
                "bitWidth": 1,
                "desc": "Pending bit 13"
            },
            {
                "name": "PR14",
                "bitOffset": 14,
                "bitWidth": 1,
                "desc": "Pending bit 14"
            },
            {
                "name": "PR15",
                "bitOffset": 15,
                "bitWidth": 1,
                "desc": "Pending bit 15"
            },
            {
                "name": "PR16",
                "bitOffset": 16,
                "bitWidth": 1,
                "desc": "Pending bit 16"
            },
            {
                "name": "PR17",
                "bitOffset": 17,
                "bitWidth": 1,
                "desc": "Pending bit 17"
            }
        ]
    },
    "1073872896": {
        "name": "ISR",
        "address": 1073872896,
        "size": 32,
        "access": "read-only",
        "desc": "DMA interrupt status register\n          (DMA_ISR)",
        "fields": [
            {
                "name": "GIF1",
                "bitOffset": 0,
                "bitWidth": 1,
                "desc": "Channel 1 Global interrupt\n              flag"
            },
            {
                "name": "TCIF1",
                "bitOffset": 1,
                "bitWidth": 1,
                "desc": "Channel 1 Transfer Complete\n              flag"
            },
            {
                "name": "HTIF1",
                "bitOffset": 2,
                "bitWidth": 1,
                "desc": "Channel 1 Half Transfer Complete\n              flag"
            },
            {
                "name": "TEIF1",
                "bitOffset": 3,
                "bitWidth": 1,
                "desc": "Channel 1 Transfer Error\n              flag"
            },
            {
                "name": "GIF2",
                "bitOffset": 4,
                "bitWidth": 1,
                "desc": "Channel 2 Global interrupt\n              flag"
            },
            {
                "name": "TCIF2",
                "bitOffset": 5,
                "bitWidth": 1,
                "desc": "Channel 2 Transfer Complete\n              flag"
            },
            {
                "name": "HTIF2",
                "bitOffset": 6,
                "bitWidth": 1,
                "desc": "Channel 2 Half Transfer Complete\n              flag"
            },
            {
                "name": "TEIF2",
                "bitOffset": 7,
                "bitWidth": 1,
                "desc": "Channel 2 Transfer Error\n              flag"
            },
            {
                "name": "GIF3",
                "bitOffset": 8,
                "bitWidth": 1,
                "desc": "Channel 3 Global interrupt\n              flag"
            },
            {
                "name": "TCIF3",
                "bitOffset": 9,
                "bitWidth": 1,
                "desc": "Channel 3 Transfer Complete\n              flag"
            },
            {
                "name": "HTIF3",
                "bitOffset": 10,
                "bitWidth": 1,
                "desc": "Channel 3 Half Transfer Complete\n              flag"
            },
            {
                "name": "TEIF3",
                "bitOffset": 11,
                "bitWidth": 1,
                "desc": "Channel 3 Transfer Error\n              flag"
            },
            {
                "name": "GIF4",
                "bitOffset": 12,
                "bitWidth": 1,
                "desc": "Channel 4 Global interrupt\n              flag"
            },
            {
                "name": "TCIF4",
                "bitOffset": 13,
                "bitWidth": 1,
                "desc": "Channel 4 Transfer Complete\n              flag"
            },
            {
                "name": "HTIF4",
                "bitOffset": 14,
                "bitWidth": 1,
                "desc": "Channel 4 Half Transfer Complete\n              flag"
            },
            {
                "name": "TEIF4",
                "bitOffset": 15,
                "bitWidth": 1,
                "desc": "Channel 4 Transfer Error\n              flag"
            },
            {
                "name": "GIF5",
                "bitOffset": 16,
                "bitWidth": 1,
                "desc": "Channel 5 Global interrupt\n              flag"
            },
            {
                "name": "TCIF5",
                "bitOffset": 17,
                "bitWidth": 1,
                "desc": "Channel 5 Transfer Complete\n              flag"
            },
            {
                "name": "HTIF5",
                "bitOffset": 18,
                "bitWidth": 1,
                "desc": "Channel 5 Half Transfer Complete\n              flag"
            },
            {
                "name": "TEIF5",
                "bitOffset": 19,
                "bitWidth": 1,
                "desc": "Channel 5 Transfer Error\n              flag"
            },
            {
                "name": "GIF6",
                "bitOffset": 20,
                "bitWidth": 1,
                "desc": "Channel 6 Global interrupt\n              flag"
            },
            {
                "name": "TCIF6",
                "bitOffset": 21,
                "bitWidth": 1,
                "desc": "Channel 6 Transfer Complete\n              flag"
            },
            {
                "name": "HTIF6",
                "bitOffset": 22,
                "bitWidth": 1,
                "desc": "Channel 6 Half Transfer Complete\n              flag"
            },
            {
                "name": "TEIF6",
                "bitOffset": 23,
                "bitWidth": 1,
                "desc": "Channel 6 Transfer Error\n              flag"
            },
            {
                "name": "GIF7",
                "bitOffset": 24,
                "bitWidth": 1,
                "desc": "Channel 7 Global interrupt\n              flag"
            },
            {
                "name": "TCIF7",
                "bitOffset": 25,
                "bitWidth": 1,
                "desc": "Channel 7 Transfer Complete\n              flag"
            },
            {
                "name": "HTIF7",
                "bitOffset": 26,
                "bitWidth": 1,
                "desc": "Channel 7 Half Transfer Complete\n              flag"
            },
            {
                "name": "TEIF7",
                "bitOffset": 27,
                "bitWidth": 1,
                "desc": "Channel 7 Transfer Error\n              flag"
            }
        ]
    },
    "1073872900": {
        "name": "IFCR",
        "address": 1073872900,
        "size": 32,
        "access": "write-only",
        "desc": "DMA interrupt flag clear register\n          (DMA_IFCR)",
        "fields": [
            {
                "name": "CGIF1",
                "bitOffset": 0,
                "bitWidth": 1,
                "desc": "Channel 1 Global interrupt\n              clear"
            },
            {
                "name": "CGIF2",
                "bitOffset": 4,
                "bitWidth": 1,
                "desc": "Channel 2 Global interrupt\n              clear"
            },
            {
                "name": "CGIF3",
                "bitOffset": 8,
                "bitWidth": 1,
                "desc": "Channel 3 Global interrupt\n              clear"
            },
            {
                "name": "CGIF4",
                "bitOffset": 12,
                "bitWidth": 1,
                "desc": "Channel 4 Global interrupt\n              clear"
            },
            {
                "name": "CGIF5",
                "bitOffset": 16,
                "bitWidth": 1,
                "desc": "Channel 5 Global interrupt\n              clear"
            },
            {
                "name": "CGIF6",
                "bitOffset": 20,
                "bitWidth": 1,
                "desc": "Channel 6 Global interrupt\n              clear"
            },
            {
                "name": "CGIF7",
                "bitOffset": 24,
                "bitWidth": 1,
                "desc": "Channel 7 Global interrupt\n              clear"
            },
            {
                "name": "CTCIF1",
                "bitOffset": 1,
                "bitWidth": 1,
                "desc": "Channel 1 Transfer Complete\n              clear"
            },
            {
                "name": "CTCIF2",
                "bitOffset": 5,
                "bitWidth": 1,
                "desc": "Channel 2 Transfer Complete\n              clear"
            },
            {
                "name": "CTCIF3",
                "bitOffset": 9,
                "bitWidth": 1,
                "desc": "Channel 3 Transfer Complete\n              clear"
            },
            {
                "name": "CTCIF4",
                "bitOffset": 13,
                "bitWidth": 1,
                "desc": "Channel 4 Transfer Complete\n              clear"
            },
            {
                "name": "CTCIF5",
                "bitOffset": 17,
                "bitWidth": 1,
                "desc": "Channel 5 Transfer Complete\n              clear"
            },
            {
                "name": "CTCIF6",
                "bitOffset": 21,
                "bitWidth": 1,
                "desc": "Channel 6 Transfer Complete\n              clear"
            },
            {
                "name": "CTCIF7",
                "bitOffset": 25,
                "bitWidth": 1,
                "desc": "Channel 7 Transfer Complete\n              clear"
            },
            {
                "name": "CHTIF1",
                "bitOffset": 2,
                "bitWidth": 1,
                "desc": "Channel 1 Half Transfer\n              clear"
            },
            {
                "name": "CHTIF2",
                "bitOffset": 6,
                "bitWidth": 1,
                "desc": "Channel 2 Half Transfer\n              clear"
            },
            {
                "name": "CHTIF3",
                "bitOffset": 10,
                "bitWidth": 1,
                "desc": "Channel 3 Half Transfer\n              clear"
            },
            {
                "name": "CHTIF4",
                "bitOffset": 14,
                "bitWidth": 1,
                "desc": "Channel 4 Half Transfer\n              clear"
            },
            {
                "name": "CHTIF5",
                "bitOffset": 18,
                "bitWidth": 1,
                "desc": "Channel 5 Half Transfer\n              clear"
            },
            {
                "name": "CHTIF6",
                "bitOffset": 22,
                "bitWidth": 1,
                "desc": "Channel 6 Half Transfer\n              clear"
            },
            {
                "name": "CHTIF7",
                "bitOffset": 26,
                "bitWidth": 1,
                "desc": "Channel 7 Half Transfer\n              clear"
            },
            {
                "name": "CTEIF1",
                "bitOffset": 3,
                "bitWidth": 1,
                "desc": "Channel 1 Transfer Error\n              clear"
            },
            {
                "name": "CTEIF2",
                "bitOffset": 7,
                "bitWidth": 1,
                "desc": "Channel 2 Transfer Error\n              clear"
            },
            {
                "name": "CTEIF3",
                "bitOffset": 11,
                "bitWidth": 1,
                "desc": "Channel 3 Transfer Error\n              clear"
            },
            {
                "name": "CTEIF4",
                "bitOffset": 15,
                "bitWidth": 1,
                "desc": "Channel 4 Transfer Error\n              clear"
            },
            {
                "name": "CTEIF5",
                "bitOffset": 19,
                "bitWidth": 1,
                "desc": "Channel 5 Transfer Error\n              clear"
            },
            {
                "name": "CTEIF6",
                "bitOffset": 23,
                "bitWidth": 1,
                "desc": "Channel 6 Transfer Error\n              clear"
            },
            {
                "name": "CTEIF7",
                "bitOffset": 27,
                "bitWidth": 1,
                "desc": "Channel 7 Transfer Error\n              clear"
            }
        ]
    },
    "1073872904": {
        "name": "CCR1",
        "address": 1073872904,
        "size": 32,
        "access": "read-write",
        "desc": "DMA channel configuration register\n          (DMA_CCR)",
        "fields": [
            {
                "name": "EN",
                "bitOffset": 0,
                "bitWidth": 1,
                "desc": "Channel enable"
            },
            {
                "name": "TCIE",
                "bitOffset": 1,
                "bitWidth": 1,
                "desc": "Transfer complete interrupt\n              enable"
            },
            {
                "name": "HTIE",
                "bitOffset": 2,
                "bitWidth": 1,
                "desc": "Half Transfer interrupt\n              enable"
            },
            {
                "name": "TEIE",
                "bitOffset": 3,
                "bitWidth": 1,
                "desc": "Transfer error interrupt\n              enable"
            },
            {
                "name": "DIR",
                "bitOffset": 4,
                "bitWidth": 1,
                "desc": "Data transfer direction"
            },
            {
                "name": "CIRC",
                "bitOffset": 5,
                "bitWidth": 1,
                "desc": "Circular mode"
            },
            {
                "name": "PINC",
                "bitOffset": 6,
                "bitWidth": 1,
                "desc": "Peripheral increment mode"
            },
            {
                "name": "MINC",
                "bitOffset": 7,
                "bitWidth": 1,
                "desc": "Memory increment mode"
            },
            {
                "name": "PSIZE",
                "bitOffset": 8,
                "bitWidth": 2,
                "desc": "Peripheral size"
            },
            {
                "name": "MSIZE",
                "bitOffset": 10,
                "bitWidth": 2,
                "desc": "Memory size"
            },
            {
                "name": "PL",
                "bitOffset": 12,
                "bitWidth": 2,
                "desc": "Channel Priority level"
            },
            {
                "name": "MEM2MEM",
                "bitOffset": 14,
                "bitWidth": 1,
                "desc": "Memory to memory mode"
            }
        ]
    },
    "1073872908": {
        "name": "CNDTR1",
        "address": 1073872908,
        "size": 32,
        "access": "read-write",
        "desc": "DMA channel 1 number of data\n          register",
        "fields": [
            {
                "name": "NDT",
                "bitOffset": 0,
                "bitWidth": 16,
                "desc": "Number of data to transfer"
            }
        ]
    },
    "1073872912": {
        "name": "CPAR1",
        "address": 1073872912,
        "size": 32,
        "access": "read-write",
        "desc": "DMA channel 1 peripheral address\n          register",
        "fields": [
            {
                "name": "PA",
                "bitOffset": 0,
                "bitWidth": 32,
                "desc": "Peripheral address"
            }
        ]
    },
    "1073872916": {
        "name": "CMAR1",
        "address": 1073872916,
        "size": 32,
        "access": "read-write",
        "desc": "DMA channel 1 memory address\n          register",
        "fields": [
            {
                "name": "MA",
                "bitOffset": 0,
                "bitWidth": 32,
                "desc": "Memory address"
            }
        ]
    },
    "1073872924": {
        "name": "CCR2",
        "address": 1073872924,
        "size": 32,
        "access": "read-write",
        "desc": "DMA channel configuration register\n          (DMA_CCR)",
        "fields": [
            {
                "name": "EN",
                "bitOffset": 0,
                "bitWidth": 1,
                "desc": "Channel enable"
            },
            {
                "name": "TCIE",
                "bitOffset": 1,
                "bitWidth": 1,
                "desc": "Transfer complete interrupt\n              enable"
            },
            {
                "name": "HTIE",
                "bitOffset": 2,
                "bitWidth": 1,
                "desc": "Half Transfer interrupt\n              enable"
            },
            {
                "name": "TEIE",
                "bitOffset": 3,
                "bitWidth": 1,
                "desc": "Transfer error interrupt\n              enable"
            },
            {
                "name": "DIR",
                "bitOffset": 4,
                "bitWidth": 1,
                "desc": "Data transfer direction"
            },
            {
                "name": "CIRC",
                "bitOffset": 5,
                "bitWidth": 1,
                "desc": "Circular mode"
            },
            {
                "name": "PINC",
                "bitOffset": 6,
                "bitWidth": 1,
                "desc": "Peripheral increment mode"
            },
            {
                "name": "MINC",
                "bitOffset": 7,
                "bitWidth": 1,
                "desc": "Memory increment mode"
            },
            {
                "name": "PSIZE",
                "bitOffset": 8,
                "bitWidth": 2,
                "desc": "Peripheral size"
            },
            {
                "name": "MSIZE",
                "bitOffset": 10,
                "bitWidth": 2,
                "desc": "Memory size"
            },
            {
                "name": "PL",
                "bitOffset": 12,
                "bitWidth": 2,
                "desc": "Channel Priority level"
            },
            {
                "name": "MEM2MEM",
                "bitOffset": 14,
                "bitWidth": 1,
                "desc": "Memory to memory mode"
            }
        ]
    },
    "1073872928": {
        "name": "CNDTR2",
        "address": 1073872928,
        "size": 32,
        "access": "read-write",
        "desc": "DMA channel 2 number of data\n          register",
        "fields": [
            {
                "name": "NDT",
                "bitOffset": 0,
                "bitWidth": 16,
                "desc": "Number of data to transfer"
            }
        ]
    },
    "1073872932": {
        "name": "CPAR2",
        "address": 1073872932,
        "size": 32,
        "access": "read-write",
        "desc": "DMA channel 2 peripheral address\n          register",
        "fields": [
            {
                "name": "PA",
                "bitOffset": 0,
                "bitWidth": 32,
                "desc": "Peripheral address"
            }
        ]
    },
    "1073872936": {
        "name": "CMAR2",
        "address": 1073872936,
        "size": 32,
        "access": "read-write",
        "desc": "DMA channel 2 memory address\n          register",
        "fields": [
            {
                "name": "MA",
                "bitOffset": 0,
                "bitWidth": 32,
                "desc": "Memory address"
            }
        ]
    },
    "1073872944": {
        "name": "CCR3",
        "address": 1073872944,
        "size": 32,
        "access": "read-write",
        "desc": "DMA channel configuration register\n          (DMA_CCR)",
        "fields": [
            {
                "name": "EN",
                "bitOffset": 0,
                "bitWidth": 1,
                "desc": "Channel enable"
            },
            {
                "name": "TCIE",
                "bitOffset": 1,
                "bitWidth": 1,
                "desc": "Transfer complete interrupt\n              enable"
            },
            {
                "name": "HTIE",
                "bitOffset": 2,
                "bitWidth": 1,
                "desc": "Half Transfer interrupt\n              enable"
            },
            {
                "name": "TEIE",
                "bitOffset": 3,
                "bitWidth": 1,
                "desc": "Transfer error interrupt\n              enable"
            },
            {
                "name": "DIR",
                "bitOffset": 4,
                "bitWidth": 1,
                "desc": "Data transfer direction"
            },
            {
                "name": "CIRC",
                "bitOffset": 5,
                "bitWidth": 1,
                "desc": "Circular mode"
            },
            {
                "name": "PINC",
                "bitOffset": 6,
                "bitWidth": 1,
                "desc": "Peripheral increment mode"
            },
            {
                "name": "MINC",
                "bitOffset": 7,
                "bitWidth": 1,
                "desc": "Memory increment mode"
            },
            {
                "name": "PSIZE",
                "bitOffset": 8,
                "bitWidth": 2,
                "desc": "Peripheral size"
            },
            {
                "name": "MSIZE",
                "bitOffset": 10,
                "bitWidth": 2,
                "desc": "Memory size"
            },
            {
                "name": "PL",
                "bitOffset": 12,
                "bitWidth": 2,
                "desc": "Channel Priority level"
            },
            {
                "name": "MEM2MEM",
                "bitOffset": 14,
                "bitWidth": 1,
                "desc": "Memory to memory mode"
            }
        ]
    },
    "1073872948": {
        "name": "CNDTR3",
        "address": 1073872948,
        "size": 32,
        "access": "read-write",
        "desc": "DMA channel 3 number of data\n          register",
        "fields": [
            {
                "name": "NDT",
                "bitOffset": 0,
                "bitWidth": 16,
                "desc": "Number of data to transfer"
            }
        ]
    },
    "1073872952": {
        "name": "CPAR3",
        "address": 1073872952,
        "size": 32,
        "access": "read-write",
        "desc": "DMA channel 3 peripheral address\n          register",
        "fields": [
            {
                "name": "PA",
                "bitOffset": 0,
                "bitWidth": 32,
                "desc": "Peripheral address"
            }
        ]
    },
    "1073872956": {
        "name": "CMAR3",
        "address": 1073872956,
        "size": 32,
        "access": "read-write",
        "desc": "DMA channel 3 memory address\n          register",
        "fields": [
            {
                "name": "MA",
                "bitOffset": 0,
                "bitWidth": 32,
                "desc": "Memory address"
            }
        ]
    },
    "1073872964": {
        "name": "CCR4",
        "address": 1073872964,
        "size": 32,
        "access": "read-write",
        "desc": "DMA channel configuration register\n          (DMA_CCR)",
        "fields": [
            {
                "name": "EN",
                "bitOffset": 0,
                "bitWidth": 1,
                "desc": "Channel enable"
            },
            {
                "name": "TCIE",
                "bitOffset": 1,
                "bitWidth": 1,
                "desc": "Transfer complete interrupt\n              enable"
            },
            {
                "name": "HTIE",
                "bitOffset": 2,
                "bitWidth": 1,
                "desc": "Half Transfer interrupt\n              enable"
            },
            {
                "name": "TEIE",
                "bitOffset": 3,
                "bitWidth": 1,
                "desc": "Transfer error interrupt\n              enable"
            },
            {
                "name": "DIR",
                "bitOffset": 4,
                "bitWidth": 1,
                "desc": "Data transfer direction"
            },
            {
                "name": "CIRC",
                "bitOffset": 5,
                "bitWidth": 1,
                "desc": "Circular mode"
            },
            {
                "name": "PINC",
                "bitOffset": 6,
                "bitWidth": 1,
                "desc": "Peripheral increment mode"
            },
            {
                "name": "MINC",
                "bitOffset": 7,
                "bitWidth": 1,
                "desc": "Memory increment mode"
            },
            {
                "name": "PSIZE",
                "bitOffset": 8,
                "bitWidth": 2,
                "desc": "Peripheral size"
            },
            {
                "name": "MSIZE",
                "bitOffset": 10,
                "bitWidth": 2,
                "desc": "Memory size"
            },
            {
                "name": "PL",
                "bitOffset": 12,
                "bitWidth": 2,
                "desc": "Channel Priority level"
            },
            {
                "name": "MEM2MEM",
                "bitOffset": 14,
                "bitWidth": 1,
                "desc": "Memory to memory mode"
            }
        ]
    },
    "1073872968": {
        "name": "CNDTR4",
        "address": 1073872968,
        "size": 32,
        "access": "read-write",
        "desc": "DMA channel 4 number of data\n          register",
        "fields": [
            {
                "name": "NDT",
                "bitOffset": 0,
                "bitWidth": 16,
                "desc": "Number of data to transfer"
            }
        ]
    },
    "1073872972": {
        "name": "CPAR4",
        "address": 1073872972,
        "size": 32,
        "access": "read-write",
        "desc": "DMA channel 4 peripheral address\n          register",
        "fields": [
            {
                "name": "PA",
                "bitOffset": 0,
                "bitWidth": 32,
                "desc": "Peripheral address"
            }
        ]
    },
    "1073872976": {
        "name": "CMAR4",
        "address": 1073872976,
        "size": 32,
        "access": "read-write",
        "desc": "DMA channel 4 memory address\n          register",
        "fields": [
            {
                "name": "MA",
                "bitOffset": 0,
                "bitWidth": 32,
                "desc": "Memory address"
            }
        ]
    },
    "1073872984": {
        "name": "CCR5",
        "address": 1073872984,
        "size": 32,
        "access": "read-write",
        "desc": "DMA channel configuration register\n          (DMA_CCR)",
        "fields": [
            {
                "name": "EN",
                "bitOffset": 0,
                "bitWidth": 1,
                "desc": "Channel enable"
            },
            {
                "name": "TCIE",
                "bitOffset": 1,
                "bitWidth": 1,
                "desc": "Transfer complete interrupt\n              enable"
            },
            {
                "name": "HTIE",
                "bitOffset": 2,
                "bitWidth": 1,
                "desc": "Half Transfer interrupt\n              enable"
            },
            {
                "name": "TEIE",
                "bitOffset": 3,
                "bitWidth": 1,
                "desc": "Transfer error interrupt\n              enable"
            },
            {
                "name": "DIR",
                "bitOffset": 4,
                "bitWidth": 1,
                "desc": "Data transfer direction"
            },
            {
                "name": "CIRC",
                "bitOffset": 5,
                "bitWidth": 1,
                "desc": "Circular mode"
            },
            {
                "name": "PINC",
                "bitOffset": 6,
                "bitWidth": 1,
                "desc": "Peripheral increment mode"
            },
            {
                "name": "MINC",
                "bitOffset": 7,
                "bitWidth": 1,
                "desc": "Memory increment mode"
            },
            {
                "name": "PSIZE",
                "bitOffset": 8,
                "bitWidth": 2,
                "desc": "Peripheral size"
            },
            {
                "name": "MSIZE",
                "bitOffset": 10,
                "bitWidth": 2,
                "desc": "Memory size"
            },
            {
                "name": "PL",
                "bitOffset": 12,
                "bitWidth": 2,
                "desc": "Channel Priority level"
            },
            {
                "name": "MEM2MEM",
                "bitOffset": 14,
                "bitWidth": 1,
                "desc": "Memory to memory mode"
            }
        ]
    },
    "1073872988": {
        "name": "CNDTR5",
        "address": 1073872988,
        "size": 32,
        "access": "read-write",
        "desc": "DMA channel 5 number of data\n          register",
        "fields": [
            {
                "name": "NDT",
                "bitOffset": 0,
                "bitWidth": 16,
                "desc": "Number of data to transfer"
            }
        ]
    },
    "1073872992": {
        "name": "CPAR5",
        "address": 1073872992,
        "size": 32,
        "access": "read-write",
        "desc": "DMA channel 5 peripheral address\n          register",
        "fields": [
            {
                "name": "PA",
                "bitOffset": 0,
                "bitWidth": 32,
                "desc": "Peripheral address"
            }
        ]
    },
    "1073872996": {
        "name": "CMAR5",
        "address": 1073872996,
        "size": 32,
        "access": "read-write",
        "desc": "DMA channel 5 memory address\n          register",
        "fields": [
            {
                "name": "MA",
                "bitOffset": 0,
                "bitWidth": 32,
                "desc": "Memory address"
            }
        ]
    },
    "1073873004": {
        "name": "CCR6",
        "address": 1073873004,
        "size": 32,
        "access": "read-write",
        "desc": "DMA channel configuration register\n          (DMA_CCR)",
        "fields": [
            {
                "name": "EN",
                "bitOffset": 0,
                "bitWidth": 1,
                "desc": "Channel enable"
            },
            {
                "name": "TCIE",
                "bitOffset": 1,
                "bitWidth": 1,
                "desc": "Transfer complete interrupt\n              enable"
            },
            {
                "name": "HTIE",
                "bitOffset": 2,
                "bitWidth": 1,
                "desc": "Half Transfer interrupt\n              enable"
            },
            {
                "name": "TEIE",
                "bitOffset": 3,
                "bitWidth": 1,
                "desc": "Transfer error interrupt\n              enable"
            },
            {
                "name": "DIR",
                "bitOffset": 4,
                "bitWidth": 1,
                "desc": "Data transfer direction"
            },
            {
                "name": "CIRC",
                "bitOffset": 5,
                "bitWidth": 1,
                "desc": "Circular mode"
            },
            {
                "name": "PINC",
                "bitOffset": 6,
                "bitWidth": 1,
                "desc": "Peripheral increment mode"
            },
            {
                "name": "MINC",
                "bitOffset": 7,
                "bitWidth": 1,
                "desc": "Memory increment mode"
            },
            {
                "name": "PSIZE",
                "bitOffset": 8,
                "bitWidth": 2,
                "desc": "Peripheral size"
            },
            {
                "name": "MSIZE",
                "bitOffset": 10,
                "bitWidth": 2,
                "desc": "Memory size"
            },
            {
                "name": "PL",
                "bitOffset": 12,
                "bitWidth": 2,
                "desc": "Channel Priority level"
            },
            {
                "name": "MEM2MEM",
                "bitOffset": 14,
                "bitWidth": 1,
                "desc": "Memory to memory mode"
            }
        ]
    },
    "1073873008": {
        "name": "CNDTR6",
        "address": 1073873008,
        "size": 32,
        "access": "read-write",
        "desc": "DMA channel 6 number of data\n          register",
        "fields": [
            {
                "name": "NDT",
                "bitOffset": 0,
                "bitWidth": 16,
                "desc": "Number of data to transfer"
            }
        ]
    },
    "1073873012": {
        "name": "CPAR6",
        "address": 1073873012,
        "size": 32,
        "access": "read-write",
        "desc": "DMA channel 6 peripheral address\n          register",
        "fields": [
            {
                "name": "PA",
                "bitOffset": 0,
                "bitWidth": 32,
                "desc": "Peripheral address"
            }
        ]
    },
    "1073873016": {
        "name": "CMAR6",
        "address": 1073873016,
        "size": 32,
        "access": "read-write",
        "desc": "DMA channel 6 memory address\n          register",
        "fields": [
            {
                "name": "MA",
                "bitOffset": 0,
                "bitWidth": 32,
                "desc": "Memory address"
            }
        ]
    },
    "1073873024": {
        "name": "CCR7",
        "address": 1073873024,
        "size": 32,
        "access": "read-write",
        "desc": "DMA channel configuration register\n          (DMA_CCR)",
        "fields": [
            {
                "name": "EN",
                "bitOffset": 0,
                "bitWidth": 1,
                "desc": "Channel enable"
            },
            {
                "name": "TCIE",
                "bitOffset": 1,
                "bitWidth": 1,
                "desc": "Transfer complete interrupt\n              enable"
            },
            {
                "name": "HTIE",
                "bitOffset": 2,
                "bitWidth": 1,
                "desc": "Half Transfer interrupt\n              enable"
            },
            {
                "name": "TEIE",
                "bitOffset": 3,
                "bitWidth": 1,
                "desc": "Transfer error interrupt\n              enable"
            },
            {
                "name": "DIR",
                "bitOffset": 4,
                "bitWidth": 1,
                "desc": "Data transfer direction"
            },
            {
                "name": "CIRC",
                "bitOffset": 5,
                "bitWidth": 1,
                "desc": "Circular mode"
            },
            {
                "name": "PINC",
                "bitOffset": 6,
                "bitWidth": 1,
                "desc": "Peripheral increment mode"
            },
            {
                "name": "MINC",
                "bitOffset": 7,
                "bitWidth": 1,
                "desc": "Memory increment mode"
            },
            {
                "name": "PSIZE",
                "bitOffset": 8,
                "bitWidth": 2,
                "desc": "Peripheral size"
            },
            {
                "name": "MSIZE",
                "bitOffset": 10,
                "bitWidth": 2,
                "desc": "Memory size"
            },
            {
                "name": "PL",
                "bitOffset": 12,
                "bitWidth": 2,
                "desc": "Channel Priority level"
            },
            {
                "name": "MEM2MEM",
                "bitOffset": 14,
                "bitWidth": 1,
                "desc": "Memory to memory mode"
            }
        ]
    },
    "1073873028": {
        "name": "CNDTR7",
        "address": 1073873028,
        "size": 32,
        "access": "read-write",
        "desc": "DMA channel 7 number of data\n          register",
        "fields": [
            {
                "name": "NDT",
                "bitOffset": 0,
                "bitWidth": 16,
                "desc": "Number of data to transfer"
            }
        ]
    },
    "1073873032": {
        "name": "CPAR7",
        "address": 1073873032,
        "size": 32,
        "access": "read-write",
        "desc": "DMA channel 7 peripheral address\n          register",
        "fields": [
            {
                "name": "PA",
                "bitOffset": 0,
                "bitWidth": 32,
                "desc": "Peripheral address"
            }
        ]
    },
    "1073873036": {
        "name": "CMAR7",
        "address": 1073873036,
        "size": 32,
        "access": "read-write",
        "desc": "DMA channel 7 memory address\n          register",
        "fields": [
            {
                "name": "MA",
                "bitOffset": 0,
                "bitWidth": 32,
                "desc": "Memory address"
            }
        ]
    },
    "1073752064": {
        "name": "CRH",
        "address": 1073752064,
        "size": 32,
        "access": "read-write",
        "desc": "RTC Control Register High",
        "fields": [
            {
                "name": "SECIE",
                "bitOffset": 0,
                "bitWidth": 1,
                "desc": "Second interrupt Enable"
            },
            {
                "name": "ALRIE",
                "bitOffset": 1,
                "bitWidth": 1,
                "desc": "Alarm interrupt Enable"
            },
            {
                "name": "OWIE",
                "bitOffset": 2,
                "bitWidth": 1,
                "desc": "Overflow interrupt Enable"
            }
        ]
    },
    "1073752068": {
        "name": "CRL",
        "address": 1073752068,
        "size": 32,
        "access": "",
        "desc": "RTC Control Register Low",
        "fields": [
            {
                "name": "SECF",
                "bitOffset": 0,
                "bitWidth": 1,
                "desc": "Second Flag"
            },
            {
                "name": "ALRF",
                "bitOffset": 1,
                "bitWidth": 1,
                "desc": "Alarm Flag"
            },
            {
                "name": "OWF",
                "bitOffset": 2,
                "bitWidth": 1,
                "desc": "Overflow Flag"
            },
            {
                "name": "RSF",
                "bitOffset": 3,
                "bitWidth": 1,
                "desc": "Registers Synchronized\n              Flag"
            },
            {
                "name": "CNF",
                "bitOffset": 4,
                "bitWidth": 1,
                "desc": "Configuration Flag"
            },
            {
                "name": "RTOFF",
                "bitOffset": 5,
                "bitWidth": 1,
                "desc": "RTC operation OFF"
            }
        ]
    },
    "1073752072": {
        "name": "PRLH",
        "address": 1073752072,
        "size": 32,
        "access": "write-only",
        "desc": "RTC Prescaler Load Register\n          High",
        "fields": [
            {
                "name": "PRLH",
                "bitOffset": 0,
                "bitWidth": 4,
                "desc": "RTC Prescaler Load Register\n              High"
            }
        ]
    },
    "1073752076": {
        "name": "PRLL",
        "address": 1073752076,
        "size": 32,
        "access": "write-only",
        "desc": "RTC Prescaler Load Register\n          Low",
        "fields": [
            {
                "name": "PRLL",
                "bitOffset": 0,
                "bitWidth": 16,
                "desc": "RTC Prescaler Divider Register\n              Low"
            }
        ]
    },
    "1073752080": {
        "name": "DIVH",
        "address": 1073752080,
        "size": 32,
        "access": "read-only",
        "desc": "RTC Prescaler Divider Register\n          High",
        "fields": [
            {
                "name": "DIVH",
                "bitOffset": 0,
                "bitWidth": 4,
                "desc": "RTC prescaler divider register\n              high"
            }
        ]
    },
    "1073752084": {
        "name": "DIVL",
        "address": 1073752084,
        "size": 32,
        "access": "read-only",
        "desc": "RTC Prescaler Divider Register\n          Low",
        "fields": [
            {
                "name": "DIVL",
                "bitOffset": 0,
                "bitWidth": 16,
                "desc": "RTC prescaler divider register\n              Low"
            }
        ]
    },
    "1073752088": {
        "name": "CNTH",
        "address": 1073752088,
        "size": 32,
        "access": "read-write",
        "desc": "RTC Counter Register High",
        "fields": [
            {
                "name": "CNTH",
                "bitOffset": 0,
                "bitWidth": 16,
                "desc": "RTC counter register high"
            }
        ]
    },
    "1073752092": {
        "name": "CNTL",
        "address": 1073752092,
        "size": 32,
        "access": "read-write",
        "desc": "RTC Counter Register Low",
        "fields": [
            {
                "name": "CNTL",
                "bitOffset": 0,
                "bitWidth": 16,
                "desc": "RTC counter register Low"
            }
        ]
    },
    "1073752096": {
        "name": "ALRH",
        "address": 1073752096,
        "size": 32,
        "access": "write-only",
        "desc": "RTC Alarm Register High",
        "fields": [
            {
                "name": "ALRH",
                "bitOffset": 0,
                "bitWidth": 16,
                "desc": "RTC alarm register high"
            }
        ]
    },
    "1073752100": {
        "name": "ALRL",
        "address": 1073752100,
        "size": 32,
        "access": "write-only",
        "desc": "RTC Alarm Register Low",
        "fields": [
            {
                "name": "ALRL",
                "bitOffset": 0,
                "bitWidth": 16,
                "desc": "RTC alarm register low"
            }
        ]
    },
    "1073769476": {
        "name": "DR1",
        "address": 1073769476,
        "size": 32,
        "access": "read-write",
        "desc": "Backup data register (BKP_DR)",
        "fields": [
            {
                "name": "D1",
                "bitOffset": 0,
                "bitWidth": 16,
                "desc": "Backup data"
            }
        ]
    },
    "1073769480": {
        "name": "DR2",
        "address": 1073769480,
        "size": 32,
        "access": "read-write",
        "desc": "Backup data register (BKP_DR)",
        "fields": [
            {
                "name": "D2",
                "bitOffset": 0,
                "bitWidth": 16,
                "desc": "Backup data"
            }
        ]
    },
    "1073769484": {
        "name": "DR3",
        "address": 1073769484,
        "size": 32,
        "access": "read-write",
        "desc": "Backup data register (BKP_DR)",
        "fields": [
            {
                "name": "D3",
                "bitOffset": 0,
                "bitWidth": 16,
                "desc": "Backup data"
            }
        ]
    },
    "1073769488": {
        "name": "DR4",
        "address": 1073769488,
        "size": 32,
        "access": "read-write",
        "desc": "Backup data register (BKP_DR)",
        "fields": [
            {
                "name": "D4",
                "bitOffset": 0,
                "bitWidth": 16,
                "desc": "Backup data"
            }
        ]
    },
    "1073769492": {
        "name": "DR5",
        "address": 1073769492,
        "size": 32,
        "access": "read-write",
        "desc": "Backup data register (BKP_DR)",
        "fields": [
            {
                "name": "D5",
                "bitOffset": 0,
                "bitWidth": 16,
                "desc": "Backup data"
            }
        ]
    },
    "1073769496": {
        "name": "DR6",
        "address": 1073769496,
        "size": 32,
        "access": "read-write",
        "desc": "Backup data register (BKP_DR)",
        "fields": [
            {
                "name": "D6",
                "bitOffset": 0,
                "bitWidth": 16,
                "desc": "Backup data"
            }
        ]
    },
    "1073769500": {
        "name": "DR7",
        "address": 1073769500,
        "size": 32,
        "access": "read-write",
        "desc": "Backup data register (BKP_DR)",
        "fields": [
            {
                "name": "D7",
                "bitOffset": 0,
                "bitWidth": 16,
                "desc": "Backup data"
            }
        ]
    },
    "1073769504": {
        "name": "DR8",
        "address": 1073769504,
        "size": 32,
        "access": "read-write",
        "desc": "Backup data register (BKP_DR)",
        "fields": [
            {
                "name": "D8",
                "bitOffset": 0,
                "bitWidth": 16,
                "desc": "Backup data"
            }
        ]
    },
    "1073769508": {
        "name": "DR9",
        "address": 1073769508,
        "size": 32,
        "access": "read-write",
        "desc": "Backup data register (BKP_DR)",
        "fields": [
            {
                "name": "D9",
                "bitOffset": 0,
                "bitWidth": 16,
                "desc": "Backup data"
            }
        ]
    },
    "1073769512": {
        "name": "DR10",
        "address": 1073769512,
        "size": 32,
        "access": "read-write",
        "desc": "Backup data register (BKP_DR)",
        "fields": [
            {
                "name": "D10",
                "bitOffset": 0,
                "bitWidth": 16,
                "desc": "Backup data"
            }
        ]
    },
    "1073769536": {
        "name": "DR11",
        "address": 1073769536,
        "size": 32,
        "access": "read-write",
        "desc": "Backup data register (BKP_DR)",
        "fields": [
            {
                "name": "DR11",
                "bitOffset": 0,
                "bitWidth": 16,
                "desc": "Backup data"
            }
        ]
    },
    "1073769540": {
        "name": "DR12",
        "address": 1073769540,
        "size": 32,
        "access": "read-write",
        "desc": "Backup data register (BKP_DR)",
        "fields": [
            {
                "name": "DR12",
                "bitOffset": 0,
                "bitWidth": 16,
                "desc": "Backup data"
            }
        ]
    },
    "1073769544": {
        "name": "DR13",
        "address": 1073769544,
        "size": 32,
        "access": "read-write",
        "desc": "Backup data register (BKP_DR)",
        "fields": [
            {
                "name": "DR13",
                "bitOffset": 0,
                "bitWidth": 16,
                "desc": "Backup data"
            }
        ]
    },
    "1073769548": {
        "name": "DR14",
        "address": 1073769548,
        "size": 32,
        "access": "read-write",
        "desc": "Backup data register (BKP_DR)",
        "fields": [
            {
                "name": "D14",
                "bitOffset": 0,
                "bitWidth": 16,
                "desc": "Backup data"
            }
        ]
    },
    "1073769552": {
        "name": "DR15",
        "address": 1073769552,
        "size": 32,
        "access": "read-write",
        "desc": "Backup data register (BKP_DR)",
        "fields": [
            {
                "name": "D15",
                "bitOffset": 0,
                "bitWidth": 16,
                "desc": "Backup data"
            }
        ]
    },
    "1073769556": {
        "name": "DR16",
        "address": 1073769556,
        "size": 32,
        "access": "read-write",
        "desc": "Backup data register (BKP_DR)",
        "fields": [
            {
                "name": "D16",
                "bitOffset": 0,
                "bitWidth": 16,
                "desc": "Backup data"
            }
        ]
    },
    "1073769560": {
        "name": "DR17",
        "address": 1073769560,
        "size": 32,
        "access": "read-write",
        "desc": "Backup data register (BKP_DR)",
        "fields": [
            {
                "name": "D17",
                "bitOffset": 0,
                "bitWidth": 16,
                "desc": "Backup data"
            }
        ]
    },
    "1073769564": {
        "name": "DR18",
        "address": 1073769564,
        "size": 32,
        "access": "read-write",
        "desc": "Backup data register (BKP_DR)",
        "fields": [
            {
                "name": "D18",
                "bitOffset": 0,
                "bitWidth": 16,
                "desc": "Backup data"
            }
        ]
    },
    "1073769568": {
        "name": "DR19",
        "address": 1073769568,
        "size": 32,
        "access": "read-write",
        "desc": "Backup data register (BKP_DR)",
        "fields": [
            {
                "name": "D19",
                "bitOffset": 0,
                "bitWidth": 16,
                "desc": "Backup data"
            }
        ]
    },
    "1073769572": {
        "name": "DR20",
        "address": 1073769572,
        "size": 32,
        "access": "read-write",
        "desc": "Backup data register (BKP_DR)",
        "fields": [
            {
                "name": "D20",
                "bitOffset": 0,
                "bitWidth": 16,
                "desc": "Backup data"
            }
        ]
    },
    "1073769576": {
        "name": "DR21",
        "address": 1073769576,
        "size": 32,
        "access": "read-write",
        "desc": "Backup data register (BKP_DR)",
        "fields": [
            {
                "name": "D21",
                "bitOffset": 0,
                "bitWidth": 16,
                "desc": "Backup data"
            }
        ]
    },
    "1073769580": {
        "name": "DR22",
        "address": 1073769580,
        "size": 32,
        "access": "read-write",
        "desc": "Backup data register (BKP_DR)",
        "fields": [
            {
                "name": "D22",
                "bitOffset": 0,
                "bitWidth": 16,
                "desc": "Backup data"
            }
        ]
    },
    "1073769584": {
        "name": "DR23",
        "address": 1073769584,
        "size": 32,
        "access": "read-write",
        "desc": "Backup data register (BKP_DR)",
        "fields": [
            {
                "name": "D23",
                "bitOffset": 0,
                "bitWidth": 16,
                "desc": "Backup data"
            }
        ]
    },
    "1073769588": {
        "name": "DR24",
        "address": 1073769588,
        "size": 32,
        "access": "read-write",
        "desc": "Backup data register (BKP_DR)",
        "fields": [
            {
                "name": "D24",
                "bitOffset": 0,
                "bitWidth": 16,
                "desc": "Backup data"
            }
        ]
    },
    "1073769592": {
        "name": "DR25",
        "address": 1073769592,
        "size": 32,
        "access": "read-write",
        "desc": "Backup data register (BKP_DR)",
        "fields": [
            {
                "name": "D25",
                "bitOffset": 0,
                "bitWidth": 16,
                "desc": "Backup data"
            }
        ]
    },
    "1073769596": {
        "name": "DR26",
        "address": 1073769596,
        "size": 32,
        "access": "read-write",
        "desc": "Backup data register (BKP_DR)",
        "fields": [
            {
                "name": "D26",
                "bitOffset": 0,
                "bitWidth": 16,
                "desc": "Backup data"
            }
        ]
    },
    "1073769600": {
        "name": "DR27",
        "address": 1073769600,
        "size": 32,
        "access": "read-write",
        "desc": "Backup data register (BKP_DR)",
        "fields": [
            {
                "name": "D27",
                "bitOffset": 0,
                "bitWidth": 16,
                "desc": "Backup data"
            }
        ]
    },
    "1073769604": {
        "name": "DR28",
        "address": 1073769604,
        "size": 32,
        "access": "read-write",
        "desc": "Backup data register (BKP_DR)",
        "fields": [
            {
                "name": "D28",
                "bitOffset": 0,
                "bitWidth": 16,
                "desc": "Backup data"
            }
        ]
    },
    "1073769608": {
        "name": "DR29",
        "address": 1073769608,
        "size": 32,
        "access": "read-write",
        "desc": "Backup data register (BKP_DR)",
        "fields": [
            {
                "name": "D29",
                "bitOffset": 0,
                "bitWidth": 16,
                "desc": "Backup data"
            }
        ]
    },
    "1073769612": {
        "name": "DR30",
        "address": 1073769612,
        "size": 32,
        "access": "read-write",
        "desc": "Backup data register (BKP_DR)",
        "fields": [
            {
                "name": "D30",
                "bitOffset": 0,
                "bitWidth": 16,
                "desc": "Backup data"
            }
        ]
    },
    "1073769616": {
        "name": "DR31",
        "address": 1073769616,
        "size": 32,
        "access": "read-write",
        "desc": "Backup data register (BKP_DR)",
        "fields": [
            {
                "name": "D31",
                "bitOffset": 0,
                "bitWidth": 16,
                "desc": "Backup data"
            }
        ]
    },
    "1073769620": {
        "name": "DR32",
        "address": 1073769620,
        "size": 32,
        "access": "read-write",
        "desc": "Backup data register (BKP_DR)",
        "fields": [
            {
                "name": "D32",
                "bitOffset": 0,
                "bitWidth": 16,
                "desc": "Backup data"
            }
        ]
    },
    "1073769624": {
        "name": "DR33",
        "address": 1073769624,
        "size": 32,
        "access": "read-write",
        "desc": "Backup data register (BKP_DR)",
        "fields": [
            {
                "name": "D33",
                "bitOffset": 0,
                "bitWidth": 16,
                "desc": "Backup data"
            }
        ]
    },
    "1073769628": {
        "name": "DR34",
        "address": 1073769628,
        "size": 32,
        "access": "read-write",
        "desc": "Backup data register (BKP_DR)",
        "fields": [
            {
                "name": "D34",
                "bitOffset": 0,
                "bitWidth": 16,
                "desc": "Backup data"
            }
        ]
    },
    "1073769632": {
        "name": "DR35",
        "address": 1073769632,
        "size": 32,
        "access": "read-write",
        "desc": "Backup data register (BKP_DR)",
        "fields": [
            {
                "name": "D35",
                "bitOffset": 0,
                "bitWidth": 16,
                "desc": "Backup data"
            }
        ]
    },
    "1073769636": {
        "name": "DR36",
        "address": 1073769636,
        "size": 32,
        "access": "read-write",
        "desc": "Backup data register (BKP_DR)",
        "fields": [
            {
                "name": "D36",
                "bitOffset": 0,
                "bitWidth": 16,
                "desc": "Backup data"
            }
        ]
    },
    "1073769640": {
        "name": "DR37",
        "address": 1073769640,
        "size": 32,
        "access": "read-write",
        "desc": "Backup data register (BKP_DR)",
        "fields": [
            {
                "name": "D37",
                "bitOffset": 0,
                "bitWidth": 16,
                "desc": "Backup data"
            }
        ]
    },
    "1073769644": {
        "name": "DR38",
        "address": 1073769644,
        "size": 32,
        "access": "read-write",
        "desc": "Backup data register (BKP_DR)",
        "fields": [
            {
                "name": "D38",
                "bitOffset": 0,
                "bitWidth": 16,
                "desc": "Backup data"
            }
        ]
    },
    "1073769648": {
        "name": "DR39",
        "address": 1073769648,
        "size": 32,
        "access": "read-write",
        "desc": "Backup data register (BKP_DR)",
        "fields": [
            {
                "name": "D39",
                "bitOffset": 0,
                "bitWidth": 16,
                "desc": "Backup data"
            }
        ]
    },
    "1073769652": {
        "name": "DR40",
        "address": 1073769652,
        "size": 32,
        "access": "read-write",
        "desc": "Backup data register (BKP_DR)",
        "fields": [
            {
                "name": "D40",
                "bitOffset": 0,
                "bitWidth": 16,
                "desc": "Backup data"
            }
        ]
    },
    "1073769656": {
        "name": "DR41",
        "address": 1073769656,
        "size": 32,
        "access": "read-write",
        "desc": "Backup data register (BKP_DR)",
        "fields": [
            {
                "name": "D41",
                "bitOffset": 0,
                "bitWidth": 16,
                "desc": "Backup data"
            }
        ]
    },
    "1073769660": {
        "name": "DR42",
        "address": 1073769660,
        "size": 32,
        "access": "read-write",
        "desc": "Backup data register (BKP_DR)",
        "fields": [
            {
                "name": "D42",
                "bitOffset": 0,
                "bitWidth": 16,
                "desc": "Backup data"
            }
        ]
    },
    "1073769516": {
        "name": "RTCCR",
        "address": 1073769516,
        "size": 32,
        "access": "read-write",
        "desc": "RTC clock calibration register\n          (BKP_RTCCR)",
        "fields": [
            {
                "name": "CAL",
                "bitOffset": 0,
                "bitWidth": 7,
                "desc": "Calibration value"
            },
            {
                "name": "CCO",
                "bitOffset": 7,
                "bitWidth": 1,
                "desc": "Calibration Clock Output"
            },
            {
                "name": "ASOE",
                "bitOffset": 8,
                "bitWidth": 1,
                "desc": "Alarm or second output\n              enable"
            },
            {
                "name": "ASOS",
                "bitOffset": 9,
                "bitWidth": 1,
                "desc": "Alarm or second output\n              selection"
            }
        ]
    },
    "1073769520": {
        "name": "CR",
        "address": 1073769520,
        "size": 32,
        "access": "read-write",
        "desc": "Backup control register\n          (BKP_CR)",
        "fields": [
            {
                "name": "TPE",
                "bitOffset": 0,
                "bitWidth": 1,
                "desc": "Tamper pin enable"
            },
            {
                "name": "TPAL",
                "bitOffset": 1,
                "bitWidth": 1,
                "desc": "Tamper pin active level"
            }
        ]
    },
    "1073769524": {
        "name": "CSR",
        "address": 1073769524,
        "size": 32,
        "access": "",
        "desc": "BKP_CSR control/status register\n          (BKP_CSR)",
        "fields": [
            {
                "name": "CTE",
                "bitOffset": 0,
                "bitWidth": 1,
                "desc": "Clear Tamper event"
            },
            {
                "name": "CTI",
                "bitOffset": 1,
                "bitWidth": 1,
                "desc": "Clear Tamper Interrupt"
            },
            {
                "name": "TPIE",
                "bitOffset": 2,
                "bitWidth": 1,
                "desc": "Tamper Pin interrupt\n              enable"
            },
            {
                "name": "TEF",
                "bitOffset": 8,
                "bitWidth": 1,
                "desc": "Tamper Event Flag"
            },
            {
                "name": "TIF",
                "bitOffset": 9,
                "bitWidth": 1,
                "desc": "Tamper Interrupt Flag"
            }
        ]
    },
    "1073754112": {
        "name": "KR",
        "address": 1073754112,
        "size": 32,
        "access": "write-only",
        "desc": "Key register (IWDG_KR)",
        "fields": [
            {
                "name": "KEY",
                "bitOffset": 0,
                "bitWidth": 16,
                "desc": "Key value"
            }
        ]
    },
    "1073754116": {
        "name": "PR",
        "address": 1073754116,
        "size": 32,
        "access": "read-write",
        "desc": "Prescaler register (IWDG_PR)",
        "fields": [
            {
                "name": "PR",
                "bitOffset": 0,
                "bitWidth": 3,
                "desc": "Prescaler divider"
            }
        ]
    },
    "1073754120": {
        "name": "RLR",
        "address": 1073754120,
        "size": 32,
        "access": "read-write",
        "desc": "Reload register (IWDG_RLR)",
        "fields": [
            {
                "name": "RL",
                "bitOffset": 0,
                "bitWidth": 12,
                "desc": "Watchdog counter reload\n              value"
            }
        ]
    },
    "1073754124": {
        "name": "SR",
        "address": 1073754124,
        "size": 32,
        "access": "read-only",
        "desc": "Status register (IWDG_SR)",
        "fields": [
            {
                "name": "PVU",
                "bitOffset": 0,
                "bitWidth": 1,
                "desc": "Watchdog prescaler value\n              update"
            },
            {
                "name": "RVU",
                "bitOffset": 1,
                "bitWidth": 1,
                "desc": "Watchdog counter reload value\n              update"
            }
        ]
    },
    "1073753088": {
        "name": "CR",
        "address": 1073753088,
        "size": 32,
        "access": "read-write",
        "desc": "Control register (WWDG_CR)",
        "fields": [
            {
                "name": "T",
                "bitOffset": 0,
                "bitWidth": 7,
                "desc": "7-bit counter (MSB to LSB)"
            },
            {
                "name": "WDGA",
                "bitOffset": 7,
                "bitWidth": 1,
                "desc": "Activation bit"
            }
        ]
    },
    "1073753092": {
        "name": "CFR",
        "address": 1073753092,
        "size": 32,
        "access": "read-write",
        "desc": "Configuration register\n          (WWDG_CFR)",
        "fields": [
            {
                "name": "W",
                "bitOffset": 0,
                "bitWidth": 7,
                "desc": "7-bit window value"
            },
            {
                "name": "WDGTB",
                "bitOffset": 7,
                "bitWidth": 2,
                "desc": "Timer Base"
            },
            {
                "name": "EWI",
                "bitOffset": 9,
                "bitWidth": 1,
                "desc": "Early Wakeup Interrupt"
            }
        ]
    },
    "1073753096": {
        "name": "SR",
        "address": 1073753096,
        "size": 32,
        "access": "read-write",
        "desc": "Status register (WWDG_SR)",
        "fields": [
            {
                "name": "EWI",
                "bitOffset": 0,
                "bitWidth": 1,
                "desc": "Early Wakeup Interrupt"
            }
        ]
    },
    "1073818624": {
        "name": "CR1",
        "address": 1073818624,
        "size": 32,
        "access": "read-write",
        "desc": "control register 1",
        "fields": [
            {
                "name": "CKD",
                "bitOffset": 8,
                "bitWidth": 2,
                "desc": "Clock division"
            },
            {
                "name": "ARPE",
                "bitOffset": 7,
                "bitWidth": 1,
                "desc": "Auto-reload preload enable"
            },
            {
                "name": "CMS",
                "bitOffset": 5,
                "bitWidth": 2,
                "desc": "Center-aligned mode\n              selection"
            },
            {
                "name": "DIR",
                "bitOffset": 4,
                "bitWidth": 1,
                "desc": "Direction"
            },
            {
                "name": "OPM",
                "bitOffset": 3,
                "bitWidth": 1,
                "desc": "One-pulse mode"
            },
            {
                "name": "URS",
                "bitOffset": 2,
                "bitWidth": 1,
                "desc": "Update request source"
            },
            {
                "name": "UDIS",
                "bitOffset": 1,
                "bitWidth": 1,
                "desc": "Update disable"
            },
            {
                "name": "CEN",
                "bitOffset": 0,
                "bitWidth": 1,
                "desc": "Counter enable"
            }
        ]
    },
    "1073818628": {
        "name": "CR2",
        "address": 1073818628,
        "size": 32,
        "access": "read-write",
        "desc": "control register 2",
        "fields": [
            {
                "name": "OIS4",
                "bitOffset": 14,
                "bitWidth": 1,
                "desc": "Output Idle state 4"
            },
            {
                "name": "OIS3N",
                "bitOffset": 13,
                "bitWidth": 1,
                "desc": "Output Idle state 3"
            },
            {
                "name": "OIS3",
                "bitOffset": 12,
                "bitWidth": 1,
                "desc": "Output Idle state 3"
            },
            {
                "name": "OIS2N",
                "bitOffset": 11,
                "bitWidth": 1,
                "desc": "Output Idle state 2"
            },
            {
                "name": "OIS2",
                "bitOffset": 10,
                "bitWidth": 1,
                "desc": "Output Idle state 2"
            },
            {
                "name": "OIS1N",
                "bitOffset": 9,
                "bitWidth": 1,
                "desc": "Output Idle state 1"
            },
            {
                "name": "OIS1",
                "bitOffset": 8,
                "bitWidth": 1,
                "desc": "Output Idle state 1"
            },
            {
                "name": "TI1S",
                "bitOffset": 7,
                "bitWidth": 1,
                "desc": "TI1 selection"
            },
            {
                "name": "MMS",
                "bitOffset": 4,
                "bitWidth": 3,
                "desc": "Master mode selection"
            },
            {
                "name": "CCDS",
                "bitOffset": 3,
                "bitWidth": 1,
                "desc": "Capture/compare DMA\n              selection"
            },
            {
                "name": "CCUS",
                "bitOffset": 2,
                "bitWidth": 1,
                "desc": "Capture/compare control update\n              selection"
            },
            {
                "name": "CCPC",
                "bitOffset": 0,
                "bitWidth": 1,
                "desc": "Capture/compare preloaded\n              control"
            }
        ]
    },
    "1073818632": {
        "name": "SMCR",
        "address": 1073818632,
        "size": 32,
        "access": "read-write",
        "desc": "slave mode control register",
        "fields": [
            {
                "name": "ETP",
                "bitOffset": 15,
                "bitWidth": 1,
                "desc": "External trigger polarity"
            },
            {
                "name": "ECE",
                "bitOffset": 14,
                "bitWidth": 1,
                "desc": "External clock enable"
            },
            {
                "name": "ETPS",
                "bitOffset": 12,
                "bitWidth": 2,
                "desc": "External trigger prescaler"
            },
            {
                "name": "ETF",
                "bitOffset": 8,
                "bitWidth": 4,
                "desc": "External trigger filter"
            },
            {
                "name": "MSM",
                "bitOffset": 7,
                "bitWidth": 1,
                "desc": "Master/Slave mode"
            },
            {
                "name": "TS",
                "bitOffset": 4,
                "bitWidth": 3,
                "desc": "Trigger selection"
            },
            {
                "name": "SMS",
                "bitOffset": 0,
                "bitWidth": 3,
                "desc": "Slave mode selection"
            }
        ]
    },
    "1073818636": {
        "name": "DIER",
        "address": 1073818636,
        "size": 32,
        "access": "read-write",
        "desc": "DMA/Interrupt enable register",
        "fields": [
            {
                "name": "UIE",
                "bitOffset": 0,
                "bitWidth": 1,
                "desc": "Update interrupt enable"
            },
            {
                "name": "CC1IE",
                "bitOffset": 1,
                "bitWidth": 1,
                "desc": "Capture/Compare 1 interrupt\n              enable"
            },
            {
                "name": "CC2IE",
                "bitOffset": 2,
                "bitWidth": 1,
                "desc": "Capture/Compare 2 interrupt\n              enable"
            },
            {
                "name": "CC3IE",
                "bitOffset": 3,
                "bitWidth": 1,
                "desc": "Capture/Compare 3 interrupt\n              enable"
            },
            {
                "name": "CC4IE",
                "bitOffset": 4,
                "bitWidth": 1,
                "desc": "Capture/Compare 4 interrupt\n              enable"
            },
            {
                "name": "COMIE",
                "bitOffset": 5,
                "bitWidth": 1,
                "desc": "COM interrupt enable"
            },
            {
                "name": "TIE",
                "bitOffset": 6,
                "bitWidth": 1,
                "desc": "Trigger interrupt enable"
            },
            {
                "name": "BIE",
                "bitOffset": 7,
                "bitWidth": 1,
                "desc": "Break interrupt enable"
            },
            {
                "name": "UDE",
                "bitOffset": 8,
                "bitWidth": 1,
                "desc": "Update DMA request enable"
            },
            {
                "name": "CC1DE",
                "bitOffset": 9,
                "bitWidth": 1,
                "desc": "Capture/Compare 1 DMA request\n              enable"
            },
            {
                "name": "CC2DE",
                "bitOffset": 10,
                "bitWidth": 1,
                "desc": "Capture/Compare 2 DMA request\n              enable"
            },
            {
                "name": "CC3DE",
                "bitOffset": 11,
                "bitWidth": 1,
                "desc": "Capture/Compare 3 DMA request\n              enable"
            },
            {
                "name": "CC4DE",
                "bitOffset": 12,
                "bitWidth": 1,
                "desc": "Capture/Compare 4 DMA request\n              enable"
            },
            {
                "name": "COMDE",
                "bitOffset": 13,
                "bitWidth": 1,
                "desc": "COM DMA request enable"
            },
            {
                "name": "TDE",
                "bitOffset": 14,
                "bitWidth": 1,
                "desc": "Trigger DMA request enable"
            }
        ]
    },
    "1073818640": {
        "name": "SR",
        "address": 1073818640,
        "size": 32,
        "access": "read-write",
        "desc": "status register",
        "fields": [
            {
                "name": "CC4OF",
                "bitOffset": 12,
                "bitWidth": 1,
                "desc": "Capture/Compare 4 overcapture\n              flag"
            },
            {
                "name": "CC3OF",
                "bitOffset": 11,
                "bitWidth": 1,
                "desc": "Capture/Compare 3 overcapture\n              flag"
            },
            {
                "name": "CC2OF",
                "bitOffset": 10,
                "bitWidth": 1,
                "desc": "Capture/compare 2 overcapture\n              flag"
            },
            {
                "name": "CC1OF",
                "bitOffset": 9,
                "bitWidth": 1,
                "desc": "Capture/Compare 1 overcapture\n              flag"
            },
            {
                "name": "BIF",
                "bitOffset": 7,
                "bitWidth": 1,
                "desc": "Break interrupt flag"
            },
            {
                "name": "TIF",
                "bitOffset": 6,
                "bitWidth": 1,
                "desc": "Trigger interrupt flag"
            },
            {
                "name": "COMIF",
                "bitOffset": 5,
                "bitWidth": 1,
                "desc": "COM interrupt flag"
            },
            {
                "name": "CC4IF",
                "bitOffset": 4,
                "bitWidth": 1,
                "desc": "Capture/Compare 4 interrupt\n              flag"
            },
            {
                "name": "CC3IF",
                "bitOffset": 3,
                "bitWidth": 1,
                "desc": "Capture/Compare 3 interrupt\n              flag"
            },
            {
                "name": "CC2IF",
                "bitOffset": 2,
                "bitWidth": 1,
                "desc": "Capture/Compare 2 interrupt\n              flag"
            },
            {
                "name": "CC1IF",
                "bitOffset": 1,
                "bitWidth": 1,
                "desc": "Capture/compare 1 interrupt\n              flag"
            },
            {
                "name": "UIF",
                "bitOffset": 0,
                "bitWidth": 1,
                "desc": "Update interrupt flag"
            }
        ]
    },
    "1073818644": {
        "name": "EGR",
        "address": 1073818644,
        "size": 32,
        "access": "write-only",
        "desc": "event generation register",
        "fields": [
            {
                "name": "BG",
                "bitOffset": 7,
                "bitWidth": 1,
                "desc": "Break generation"
            },
            {
                "name": "TG",
                "bitOffset": 6,
                "bitWidth": 1,
                "desc": "Trigger generation"
            },
            {
                "name": "COMG",
                "bitOffset": 5,
                "bitWidth": 1,
                "desc": "Capture/Compare control update\n              generation"
            },
            {
                "name": "CC4G",
                "bitOffset": 4,
                "bitWidth": 1,
                "desc": "Capture/compare 4\n              generation"
            },
            {
                "name": "CC3G",
                "bitOffset": 3,
                "bitWidth": 1,
                "desc": "Capture/compare 3\n              generation"
            },
            {
                "name": "CC2G",
                "bitOffset": 2,
                "bitWidth": 1,
                "desc": "Capture/compare 2\n              generation"
            },
            {
                "name": "CC1G",
                "bitOffset": 1,
                "bitWidth": 1,
                "desc": "Capture/compare 1\n              generation"
            },
            {
                "name": "UG",
                "bitOffset": 0,
                "bitWidth": 1,
                "desc": "Update generation"
            }
        ]
    },
    "1073818648": {
        "name": "CCMR1_Output",
        "address": 1073818648,
        "size": 32,
        "access": "read-write",
        "desc": "capture/compare mode register (output\n          mode)",
        "fields": [
            {
                "name": "OC2CE",
                "bitOffset": 15,
                "bitWidth": 1,
                "desc": "Output Compare 2 clear\n              enable"
            },
            {
                "name": "OC2M",
                "bitOffset": 12,
                "bitWidth": 3,
                "desc": "Output Compare 2 mode"
            },
            {
                "name": "OC2PE",
                "bitOffset": 11,
                "bitWidth": 1,
                "desc": "Output Compare 2 preload\n              enable"
            },
            {
                "name": "OC2FE",
                "bitOffset": 10,
                "bitWidth": 1,
                "desc": "Output Compare 2 fast\n              enable"
            },
            {
                "name": "CC2S",
                "bitOffset": 8,
                "bitWidth": 2,
                "desc": "Capture/Compare 2\n              selection"
            },
            {
                "name": "OC1CE",
                "bitOffset": 7,
                "bitWidth": 1,
                "desc": "Output Compare 1 clear\n              enable"
            },
            {
                "name": "OC1M",
                "bitOffset": 4,
                "bitWidth": 3,
                "desc": "Output Compare 1 mode"
            },
            {
                "name": "OC1PE",
                "bitOffset": 3,
                "bitWidth": 1,
                "desc": "Output Compare 1 preload\n              enable"
            },
            {
                "name": "OC1FE",
                "bitOffset": 2,
                "bitWidth": 1,
                "desc": "Output Compare 1 fast\n              enable"
            },
            {
                "name": "CC1S",
                "bitOffset": 0,
                "bitWidth": 2,
                "desc": "Capture/Compare 1\n              selection"
            }
        ]
    },
    "1073818652": {
        "name": "CCMR2_Output",
        "address": 1073818652,
        "size": 32,
        "access": "read-write",
        "desc": "capture/compare mode register (output\n          mode)",
        "fields": [
            {
                "name": "OC4CE",
                "bitOffset": 15,
                "bitWidth": 1,
                "desc": "Output compare 4 clear\n              enable"
            },
            {
                "name": "OC4M",
                "bitOffset": 12,
                "bitWidth": 3,
                "desc": "Output compare 4 mode"
            },
            {
                "name": "OC4PE",
                "bitOffset": 11,
                "bitWidth": 1,
                "desc": "Output compare 4 preload\n              enable"
            },
            {
                "name": "OC4FE",
                "bitOffset": 10,
                "bitWidth": 1,
                "desc": "Output compare 4 fast\n              enable"
            },
            {
                "name": "CC4S",
                "bitOffset": 8,
                "bitWidth": 2,
                "desc": "Capture/Compare 4\n              selection"
            },
            {
                "name": "OC3CE",
                "bitOffset": 7,
                "bitWidth": 1,
                "desc": "Output compare 3 clear\n              enable"
            },
            {
                "name": "OC3M",
                "bitOffset": 4,
                "bitWidth": 3,
                "desc": "Output compare 3 mode"
            },
            {
                "name": "OC3PE",
                "bitOffset": 3,
                "bitWidth": 1,
                "desc": "Output compare 3 preload\n              enable"
            },
            {
                "name": "OC3FE",
                "bitOffset": 2,
                "bitWidth": 1,
                "desc": "Output compare 3 fast\n              enable"
            },
            {
                "name": "CC3S",
                "bitOffset": 0,
                "bitWidth": 2,
                "desc": "Capture/Compare 3\n              selection"
            }
        ]
    },
    "1073818656": {
        "name": "CCER",
        "address": 1073818656,
        "size": 32,
        "access": "read-write",
        "desc": "capture/compare enable\n          register",
        "fields": [
            {
                "name": "CC4P",
                "bitOffset": 13,
                "bitWidth": 1,
                "desc": "Capture/Compare 3 output\n              Polarity"
            },
            {
                "name": "CC4E",
                "bitOffset": 12,
                "bitWidth": 1,
                "desc": "Capture/Compare 4 output\n              enable"
            },
            {
                "name": "CC3NP",
                "bitOffset": 11,
                "bitWidth": 1,
                "desc": "Capture/Compare 3 output\n              Polarity"
            },
            {
                "name": "CC3NE",
                "bitOffset": 10,
                "bitWidth": 1,
                "desc": "Capture/Compare 3 complementary output\n              enable"
            },
            {
                "name": "CC3P",
                "bitOffset": 9,
                "bitWidth": 1,
                "desc": "Capture/Compare 3 output\n              Polarity"
            },
            {
                "name": "CC3E",
                "bitOffset": 8,
                "bitWidth": 1,
                "desc": "Capture/Compare 3 output\n              enable"
            },
            {
                "name": "CC2NP",
                "bitOffset": 7,
                "bitWidth": 1,
                "desc": "Capture/Compare 2 output\n              Polarity"
            },
            {
                "name": "CC2NE",
                "bitOffset": 6,
                "bitWidth": 1,
                "desc": "Capture/Compare 2 complementary output\n              enable"
            },
            {
                "name": "CC2P",
                "bitOffset": 5,
                "bitWidth": 1,
                "desc": "Capture/Compare 2 output\n              Polarity"
            },
            {
                "name": "CC2E",
                "bitOffset": 4,
                "bitWidth": 1,
                "desc": "Capture/Compare 2 output\n              enable"
            },
            {
                "name": "CC1NP",
                "bitOffset": 3,
                "bitWidth": 1,
                "desc": "Capture/Compare 1 output\n              Polarity"
            },
            {
                "name": "CC1NE",
                "bitOffset": 2,
                "bitWidth": 1,
                "desc": "Capture/Compare 1 complementary output\n              enable"
            },
            {
                "name": "CC1P",
                "bitOffset": 1,
                "bitWidth": 1,
                "desc": "Capture/Compare 1 output\n              Polarity"
            },
            {
                "name": "CC1E",
                "bitOffset": 0,
                "bitWidth": 1,
                "desc": "Capture/Compare 1 output\n              enable"
            }
        ]
    },
    "1073818660": {
        "name": "CNT",
        "address": 1073818660,
        "size": 32,
        "access": "read-write",
        "desc": "counter",
        "fields": [
            {
                "name": "CNT",
                "bitOffset": 0,
                "bitWidth": 16,
                "desc": "counter value"
            }
        ]
    },
    "1073818664": {
        "name": "PSC",
        "address": 1073818664,
        "size": 32,
        "access": "read-write",
        "desc": "prescaler",
        "fields": [
            {
                "name": "PSC",
                "bitOffset": 0,
                "bitWidth": 16,
                "desc": "Prescaler value"
            }
        ]
    },
    "1073818668": {
        "name": "ARR",
        "address": 1073818668,
        "size": 32,
        "access": "read-write",
        "desc": "auto-reload register",
        "fields": [
            {
                "name": "ARR",
                "bitOffset": 0,
                "bitWidth": 16,
                "desc": "Auto-reload value"
            }
        ]
    },
    "1073818676": {
        "name": "CCR1",
        "address": 1073818676,
        "size": 32,
        "access": "read-write",
        "desc": "capture/compare register 1",
        "fields": [
            {
                "name": "CCR1",
                "bitOffset": 0,
                "bitWidth": 16,
                "desc": "Capture/Compare 1 value"
            }
        ]
    },
    "1073818680": {
        "name": "CCR2",
        "address": 1073818680,
        "size": 32,
        "access": "read-write",
        "desc": "capture/compare register 2",
        "fields": [
            {
                "name": "CCR2",
                "bitOffset": 0,
                "bitWidth": 16,
                "desc": "Capture/Compare 2 value"
            }
        ]
    },
    "1073818684": {
        "name": "CCR3",
        "address": 1073818684,
        "size": 32,
        "access": "read-write",
        "desc": "capture/compare register 3",
        "fields": [
            {
                "name": "CCR3",
                "bitOffset": 0,
                "bitWidth": 16,
                "desc": "Capture/Compare value"
            }
        ]
    },
    "1073818688": {
        "name": "CCR4",
        "address": 1073818688,
        "size": 32,
        "access": "read-write",
        "desc": "capture/compare register 4",
        "fields": [
            {
                "name": "CCR4",
                "bitOffset": 0,
                "bitWidth": 16,
                "desc": "Capture/Compare value"
            }
        ]
    },
    "1073818696": {
        "name": "DCR",
        "address": 1073818696,
        "size": 32,
        "access": "read-write",
        "desc": "DMA control register",
        "fields": [
            {
                "name": "DBL",
                "bitOffset": 8,
                "bitWidth": 5,
                "desc": "DMA burst length"
            },
            {
                "name": "DBA",
                "bitOffset": 0,
                "bitWidth": 5,
                "desc": "DMA base address"
            }
        ]
    },
    "1073818700": {
        "name": "DMAR",
        "address": 1073818700,
        "size": 32,
        "access": "read-write",
        "desc": "DMA address for full transfer",
        "fields": [
            {
                "name": "DMAB",
                "bitOffset": 0,
                "bitWidth": 16,
                "desc": "DMA register for burst\n              accesses"
            }
        ]
    },
    "1073818672": {
        "name": "RCR",
        "address": 1073818672,
        "size": 32,
        "access": "read-write",
        "desc": "repetition counter register",
        "fields": [
            {
                "name": "REP",
                "bitOffset": 0,
                "bitWidth": 8,
                "desc": "Repetition counter value"
            }
        ]
    },
    "1073818692": {
        "name": "BDTR",
        "address": 1073818692,
        "size": 32,
        "access": "read-write",
        "desc": "break and dead-time register",
        "fields": [
            {
                "name": "MOE",
                "bitOffset": 15,
                "bitWidth": 1,
                "desc": "Main output enable"
            },
            {
                "name": "AOE",
                "bitOffset": 14,
                "bitWidth": 1,
                "desc": "Automatic output enable"
            },
            {
                "name": "BKP",
                "bitOffset": 13,
                "bitWidth": 1,
                "desc": "Break polarity"
            },
            {
                "name": "BKE",
                "bitOffset": 12,
                "bitWidth": 1,
                "desc": "Break enable"
            },
            {
                "name": "OSSR",
                "bitOffset": 11,
                "bitWidth": 1,
                "desc": "Off-state selection for Run\n              mode"
            },
            {
                "name": "OSSI",
                "bitOffset": 10,
                "bitWidth": 1,
                "desc": "Off-state selection for Idle\n              mode"
            },
            {
                "name": "LOCK",
                "bitOffset": 8,
                "bitWidth": 2,
                "desc": "Lock configuration"
            },
            {
                "name": "DTG",
                "bitOffset": 0,
                "bitWidth": 8,
                "desc": "Dead-time generator setup"
            }
        ]
    },
    "1073741824": {
        "name": "CR1",
        "address": 1073741824,
        "size": 32,
        "access": "read-write",
        "desc": "control register 1",
        "fields": [
            {
                "name": "CKD",
                "bitOffset": 8,
                "bitWidth": 2,
                "desc": "Clock division"
            },
            {
                "name": "ARPE",
                "bitOffset": 7,
                "bitWidth": 1,
                "desc": "Auto-reload preload enable"
            },
            {
                "name": "CMS",
                "bitOffset": 5,
                "bitWidth": 2,
                "desc": "Center-aligned mode\n              selection"
            },
            {
                "name": "DIR",
                "bitOffset": 4,
                "bitWidth": 1,
                "desc": "Direction"
            },
            {
                "name": "OPM",
                "bitOffset": 3,
                "bitWidth": 1,
                "desc": "One-pulse mode"
            },
            {
                "name": "URS",
                "bitOffset": 2,
                "bitWidth": 1,
                "desc": "Update request source"
            },
            {
                "name": "UDIS",
                "bitOffset": 1,
                "bitWidth": 1,
                "desc": "Update disable"
            },
            {
                "name": "CEN",
                "bitOffset": 0,
                "bitWidth": 1,
                "desc": "Counter enable"
            }
        ]
    },
    "1073741828": {
        "name": "CR2",
        "address": 1073741828,
        "size": 32,
        "access": "read-write",
        "desc": "control register 2",
        "fields": [
            {
                "name": "TI1S",
                "bitOffset": 7,
                "bitWidth": 1,
                "desc": "TI1 selection"
            },
            {
                "name": "MMS",
                "bitOffset": 4,
                "bitWidth": 3,
                "desc": "Master mode selection"
            },
            {
                "name": "CCDS",
                "bitOffset": 3,
                "bitWidth": 1,
                "desc": "Capture/compare DMA\n              selection"
            }
        ]
    },
    "1073741832": {
        "name": "SMCR",
        "address": 1073741832,
        "size": 32,
        "access": "read-write",
        "desc": "slave mode control register",
        "fields": [
            {
                "name": "ETP",
                "bitOffset": 15,
                "bitWidth": 1,
                "desc": "External trigger polarity"
            },
            {
                "name": "ECE",
                "bitOffset": 14,
                "bitWidth": 1,
                "desc": "External clock enable"
            },
            {
                "name": "ETPS",
                "bitOffset": 12,
                "bitWidth": 2,
                "desc": "External trigger prescaler"
            },
            {
                "name": "ETF",
                "bitOffset": 8,
                "bitWidth": 4,
                "desc": "External trigger filter"
            },
            {
                "name": "MSM",
                "bitOffset": 7,
                "bitWidth": 1,
                "desc": "Master/Slave mode"
            },
            {
                "name": "TS",
                "bitOffset": 4,
                "bitWidth": 3,
                "desc": "Trigger selection"
            },
            {
                "name": "SMS",
                "bitOffset": 0,
                "bitWidth": 3,
                "desc": "Slave mode selection"
            },
            {
                "name": "OCCS",
                "bitOffset": 3,
                "bitWidth": 1,
                "desc": "OCREF clear selection"
            }
        ]
    },
    "1073741836": {
        "name": "DIER",
        "address": 1073741836,
        "size": 32,
        "access": "read-write",
        "desc": "DMA/Interrupt enable register",
        "fields": [
            {
                "name": "TDE",
                "bitOffset": 14,
                "bitWidth": 1,
                "desc": "Trigger DMA request enable"
            },
            {
                "name": "CC4DE",
                "bitOffset": 12,
                "bitWidth": 1,
                "desc": "Capture/Compare 4 DMA request\n              enable"
            },
            {
                "name": "CC3DE",
                "bitOffset": 11,
                "bitWidth": 1,
                "desc": "Capture/Compare 3 DMA request\n              enable"
            },
            {
                "name": "CC2DE",
                "bitOffset": 10,
                "bitWidth": 1,
                "desc": "Capture/Compare 2 DMA request\n              enable"
            },
            {
                "name": "CC1DE",
                "bitOffset": 9,
                "bitWidth": 1,
                "desc": "Capture/Compare 1 DMA request\n              enable"
            },
            {
                "name": "UDE",
                "bitOffset": 8,
                "bitWidth": 1,
                "desc": "Update DMA request enable"
            },
            {
                "name": "TIE",
                "bitOffset": 6,
                "bitWidth": 1,
                "desc": "Trigger interrupt enable"
            },
            {
                "name": "CC4IE",
                "bitOffset": 4,
                "bitWidth": 1,
                "desc": "Capture/Compare 4 interrupt\n              enable"
            },
            {
                "name": "CC3IE",
                "bitOffset": 3,
                "bitWidth": 1,
                "desc": "Capture/Compare 3 interrupt\n              enable"
            },
            {
                "name": "CC2IE",
                "bitOffset": 2,
                "bitWidth": 1,
                "desc": "Capture/Compare 2 interrupt\n              enable"
            },
            {
                "name": "CC1IE",
                "bitOffset": 1,
                "bitWidth": 1,
                "desc": "Capture/Compare 1 interrupt\n              enable"
            },
            {
                "name": "UIE",
                "bitOffset": 0,
                "bitWidth": 1,
                "desc": "Update interrupt enable"
            }
        ]
    },
    "1073741840": {
        "name": "SR",
        "address": 1073741840,
        "size": 32,
        "access": "read-write",
        "desc": "status register",
        "fields": [
            {
                "name": "CC4OF",
                "bitOffset": 12,
                "bitWidth": 1,
                "desc": "Capture/Compare 4 overcapture\n              flag"
            },
            {
                "name": "CC3OF",
                "bitOffset": 11,
                "bitWidth": 1,
                "desc": "Capture/Compare 3 overcapture\n              flag"
            },
            {
                "name": "CC2OF",
                "bitOffset": 10,
                "bitWidth": 1,
                "desc": "Capture/compare 2 overcapture\n              flag"
            },
            {
                "name": "CC1OF",
                "bitOffset": 9,
                "bitWidth": 1,
                "desc": "Capture/Compare 1 overcapture\n              flag"
            },
            {
                "name": "TIF",
                "bitOffset": 6,
                "bitWidth": 1,
                "desc": "Trigger interrupt flag"
            },
            {
                "name": "CC4IF",
                "bitOffset": 4,
                "bitWidth": 1,
                "desc": "Capture/Compare 4 interrupt\n              flag"
            },
            {
                "name": "CC3IF",
                "bitOffset": 3,
                "bitWidth": 1,
                "desc": "Capture/Compare 3 interrupt\n              flag"
            },
            {
                "name": "CC2IF",
                "bitOffset": 2,
                "bitWidth": 1,
                "desc": "Capture/Compare 2 interrupt\n              flag"
            },
            {
                "name": "CC1IF",
                "bitOffset": 1,
                "bitWidth": 1,
                "desc": "Capture/compare 1 interrupt\n              flag"
            },
            {
                "name": "UIF",
                "bitOffset": 0,
                "bitWidth": 1,
                "desc": "Update interrupt flag"
            }
        ]
    },
    "1073741844": {
        "name": "EGR",
        "address": 1073741844,
        "size": 32,
        "access": "write-only",
        "desc": "event generation register",
        "fields": [
            {
                "name": "TG",
                "bitOffset": 6,
                "bitWidth": 1,
                "desc": "Trigger generation"
            },
            {
                "name": "CC4G",
                "bitOffset": 4,
                "bitWidth": 1,
                "desc": "Capture/compare 4\n              generation"
            },
            {
                "name": "CC3G",
                "bitOffset": 3,
                "bitWidth": 1,
                "desc": "Capture/compare 3\n              generation"
            },
            {
                "name": "CC2G",
                "bitOffset": 2,
                "bitWidth": 1,
                "desc": "Capture/compare 2\n              generation"
            },
            {
                "name": "CC1G",
                "bitOffset": 1,
                "bitWidth": 1,
                "desc": "Capture/compare 1\n              generation"
            },
            {
                "name": "UG",
                "bitOffset": 0,
                "bitWidth": 1,
                "desc": "Update generation"
            }
        ]
    },
    "1073741848": {
        "name": "CCMR1_Output",
        "address": 1073741848,
        "size": 32,
        "access": "read-write",
        "desc": "capture/compare mode register 1 (output\n          mode)",
        "fields": [
            {
                "name": "OC2CE",
                "bitOffset": 15,
                "bitWidth": 1,
                "desc": "Output compare 2 clear\n              enable"
            },
            {
                "name": "OC2M",
                "bitOffset": 12,
                "bitWidth": 3,
                "desc": "Output compare 2 mode"
            },
            {
                "name": "OC2PE",
                "bitOffset": 11,
                "bitWidth": 1,
                "desc": "Output compare 2 preload\n              enable"
            },
            {
                "name": "OC2FE",
                "bitOffset": 10,
                "bitWidth": 1,
                "desc": "Output compare 2 fast\n              enable"
            },
            {
                "name": "CC2S",
                "bitOffset": 8,
                "bitWidth": 2,
                "desc": "Capture/Compare 2\n              selection"
            },
            {
                "name": "OC1CE",
                "bitOffset": 7,
                "bitWidth": 1,
                "desc": "Output compare 1 clear\n              enable"
            },
            {
                "name": "OC1M",
                "bitOffset": 4,
                "bitWidth": 3,
                "desc": "Output compare 1 mode"
            },
            {
                "name": "OC1PE",
                "bitOffset": 3,
                "bitWidth": 1,
                "desc": "Output compare 1 preload\n              enable"
            },
            {
                "name": "OC1FE",
                "bitOffset": 2,
                "bitWidth": 1,
                "desc": "Output compare 1 fast\n              enable"
            },
            {
                "name": "CC1S",
                "bitOffset": 0,
                "bitWidth": 2,
                "desc": "Capture/Compare 1\n              selection"
            }
        ]
    },
    "1073741852": {
        "name": "CCMR2_Output",
        "address": 1073741852,
        "size": 32,
        "access": "read-write",
        "desc": "capture/compare mode register 2 (output\n          mode)",
        "fields": [
            {
                "name": "OC4CE",
                "bitOffset": 15,
                "bitWidth": 1,
                "desc": "Output compare 4 clear\n              enable"
            },
            {
                "name": "OC4M",
                "bitOffset": 12,
                "bitWidth": 3,
                "desc": "Output compare 4 mode"
            },
            {
                "name": "OC4PE",
                "bitOffset": 11,
                "bitWidth": 1,
                "desc": "Output compare 4 preload\n              enable"
            },
            {
                "name": "OC4FE",
                "bitOffset": 10,
                "bitWidth": 1,
                "desc": "Output compare 4 fast\n              enable"
            },
            {
                "name": "CC4S",
                "bitOffset": 8,
                "bitWidth": 2,
                "desc": "Capture/Compare 4\n              selection"
            },
            {
                "name": "OC3CE",
                "bitOffset": 7,
                "bitWidth": 1,
                "desc": "Output compare 3 clear\n              enable"
            },
            {
                "name": "OC3M",
                "bitOffset": 4,
                "bitWidth": 3,
                "desc": "Output compare 3 mode"
            },
            {
                "name": "OC3PE",
                "bitOffset": 3,
                "bitWidth": 1,
                "desc": "Output compare 3 preload\n              enable"
            },
            {
                "name": "OC3FE",
                "bitOffset": 2,
                "bitWidth": 1,
                "desc": "Output compare 3 fast\n              enable"
            },
            {
                "name": "CC3S",
                "bitOffset": 0,
                "bitWidth": 2,
                "desc": "Capture/Compare 3\n              selection"
            }
        ]
    },
    "1073741856": {
        "name": "CCER",
        "address": 1073741856,
        "size": 32,
        "access": "read-write",
        "desc": "capture/compare enable\n          register",
        "fields": [
            {
                "name": "CC4P",
                "bitOffset": 13,
                "bitWidth": 1,
                "desc": "Capture/Compare 3 output\n              Polarity"
            },
            {
                "name": "CC4E",
                "bitOffset": 12,
                "bitWidth": 1,
                "desc": "Capture/Compare 4 output\n              enable"
            },
            {
                "name": "CC3P",
                "bitOffset": 9,
                "bitWidth": 1,
                "desc": "Capture/Compare 3 output\n              Polarity"
            },
            {
                "name": "CC3E",
                "bitOffset": 8,
                "bitWidth": 1,
                "desc": "Capture/Compare 3 output\n              enable"
            },
            {
                "name": "CC2P",
                "bitOffset": 5,
                "bitWidth": 1,
                "desc": "Capture/Compare 2 output\n              Polarity"
            },
            {
                "name": "CC2E",
                "bitOffset": 4,
                "bitWidth": 1,
                "desc": "Capture/Compare 2 output\n              enable"
            },
            {
                "name": "CC1P",
                "bitOffset": 1,
                "bitWidth": 1,
                "desc": "Capture/Compare 1 output\n              Polarity"
            },
            {
                "name": "CC1E",
                "bitOffset": 0,
                "bitWidth": 1,
                "desc": "Capture/Compare 1 output\n              enable"
            }
        ]
    },
    "1073741860": {
        "name": "CNT",
        "address": 1073741860,
        "size": 32,
        "access": "read-write",
        "desc": "counter",
        "fields": [
            {
                "name": "CNT",
                "bitOffset": 0,
                "bitWidth": 16,
                "desc": "counter value"
            }
        ]
    },
    "1073741864": {
        "name": "PSC",
        "address": 1073741864,
        "size": 32,
        "access": "read-write",
        "desc": "prescaler",
        "fields": [
            {
                "name": "PSC",
                "bitOffset": 0,
                "bitWidth": 16,
                "desc": "Prescaler value"
            }
        ]
    },
    "1073741868": {
        "name": "ARR",
        "address": 1073741868,
        "size": 32,
        "access": "read-write",
        "desc": "auto-reload register",
        "fields": [
            {
                "name": "ARR",
                "bitOffset": 0,
                "bitWidth": 16,
                "desc": "Auto-reload value"
            }
        ]
    },
    "1073741876": {
        "name": "CCR1",
        "address": 1073741876,
        "size": 32,
        "access": "read-write",
        "desc": "capture/compare register 1",
        "fields": [
            {
                "name": "CCR1",
                "bitOffset": 0,
                "bitWidth": 16,
                "desc": "Capture/Compare 1 value"
            }
        ]
    },
    "1073741880": {
        "name": "CCR2",
        "address": 1073741880,
        "size": 32,
        "access": "read-write",
        "desc": "capture/compare register 2",
        "fields": [
            {
                "name": "CCR2",
                "bitOffset": 0,
                "bitWidth": 16,
                "desc": "Capture/Compare 2 value"
            }
        ]
    },
    "1073741884": {
        "name": "CCR3",
        "address": 1073741884,
        "size": 32,
        "access": "read-write",
        "desc": "capture/compare register 3",
        "fields": [
            {
                "name": "CCR3",
                "bitOffset": 0,
                "bitWidth": 16,
                "desc": "Capture/Compare value"
            }
        ]
    },
    "1073741888": {
        "name": "CCR4",
        "address": 1073741888,
        "size": 32,
        "access": "read-write",
        "desc": "capture/compare register 4",
        "fields": [
            {
                "name": "CCR4",
                "bitOffset": 0,
                "bitWidth": 16,
                "desc": "Capture/Compare value"
            }
        ]
    },
    "1073741896": {
        "name": "DCR",
        "address": 1073741896,
        "size": 32,
        "access": "read-write",
        "desc": "DMA control register",
        "fields": [
            {
                "name": "DBL",
                "bitOffset": 8,
                "bitWidth": 5,
                "desc": "DMA burst length"
            },
            {
                "name": "DBA",
                "bitOffset": 0,
                "bitWidth": 5,
                "desc": "DMA base address"
            }
        ]
    },
    "1073741900": {
        "name": "DMAR",
        "address": 1073741900,
        "size": 32,
        "access": "read-write",
        "desc": "DMA address for full transfer",
        "fields": [
            {
                "name": "DMAB",
                "bitOffset": 0,
                "bitWidth": 16,
                "desc": "DMA register for burst\n              accesses"
            }
        ]
    },
    "1073747968": {
        "name": "CR1",
        "address": 1073747968,
        "size": 32,
        "access": "read-write",
        "desc": "control register 1",
        "fields": [
            {
                "name": "CKD",
                "bitOffset": 8,
                "bitWidth": 2,
                "desc": "Clock division"
            },
            {
                "name": "ARPE",
                "bitOffset": 7,
                "bitWidth": 1,
                "desc": "Auto-reload preload enable"
            },
            {
                "name": "OPM",
                "bitOffset": 3,
                "bitWidth": 1,
                "desc": "One-pulse mode"
            },
            {
                "name": "URS",
                "bitOffset": 2,
                "bitWidth": 1,
                "desc": "Update request source"
            },
            {
                "name": "UDIS",
                "bitOffset": 1,
                "bitWidth": 1,
                "desc": "Update disable"
            },
            {
                "name": "CEN",
                "bitOffset": 0,
                "bitWidth": 1,
                "desc": "Counter enable"
            }
        ]
    },
    "1073747972": {
        "name": "CR2",
        "address": 1073747972,
        "size": 32,
        "access": "read-write",
        "desc": "control register 2",
        "fields": [
            {
                "name": "MMS",
                "bitOffset": 4,
                "bitWidth": 3,
                "desc": "Master mode selection"
            }
        ]
    },
    "1073747976": {
        "name": "SMCR",
        "address": 1073747976,
        "size": 32,
        "access": "read-write",
        "desc": "slave mode control register",
        "fields": [
            {
                "name": "MSM",
                "bitOffset": 7,
                "bitWidth": 1,
                "desc": "Master/Slave mode"
            },
            {
                "name": "TS",
                "bitOffset": 4,
                "bitWidth": 3,
                "desc": "Trigger selection"
            },
            {
                "name": "SMS",
                "bitOffset": 0,
                "bitWidth": 3,
                "desc": "Slave mode selection"
            }
        ]
    },
    "1073747980": {
        "name": "DIER",
        "address": 1073747980,
        "size": 32,
        "access": "read-write",
        "desc": "DMA/Interrupt enable register",
        "fields": [
            {
                "name": "TIE",
                "bitOffset": 6,
                "bitWidth": 1,
                "desc": "Trigger interrupt enable"
            },
            {
                "name": "CC2IE",
                "bitOffset": 2,
                "bitWidth": 1,
                "desc": "Capture/Compare 2 interrupt\n              enable"
            },
            {
                "name": "CC1IE",
                "bitOffset": 1,
                "bitWidth": 1,
                "desc": "Capture/Compare 1 interrupt\n              enable"
            },
            {
                "name": "UIE",
                "bitOffset": 0,
                "bitWidth": 1,
                "desc": "Update interrupt enable"
            }
        ]
    },
    "1073747984": {
        "name": "SR",
        "address": 1073747984,
        "size": 32,
        "access": "read-write",
        "desc": "status register",
        "fields": [
            {
                "name": "CC2OF",
                "bitOffset": 10,
                "bitWidth": 1,
                "desc": "Capture/compare 2 overcapture\n              flag"
            },
            {
                "name": "CC1OF",
                "bitOffset": 9,
                "bitWidth": 1,
                "desc": "Capture/Compare 1 overcapture\n              flag"
            },
            {
                "name": "TIF",
                "bitOffset": 6,
                "bitWidth": 1,
                "desc": "Trigger interrupt flag"
            },
            {
                "name": "CC2IF",
                "bitOffset": 2,
                "bitWidth": 1,
                "desc": "Capture/Compare 2 interrupt\n              flag"
            },
            {
                "name": "CC1IF",
                "bitOffset": 1,
                "bitWidth": 1,
                "desc": "Capture/compare 1 interrupt\n              flag"
            },
            {
                "name": "UIF",
                "bitOffset": 0,
                "bitWidth": 1,
                "desc": "Update interrupt flag"
            }
        ]
    },
    "1073747988": {
        "name": "EGR",
        "address": 1073747988,
        "size": 32,
        "access": "write-only",
        "desc": "event generation register",
        "fields": [
            {
                "name": "TG",
                "bitOffset": 6,
                "bitWidth": 1,
                "desc": "Trigger generation"
            },
            {
                "name": "CC2G",
                "bitOffset": 2,
                "bitWidth": 1,
                "desc": "Capture/compare 2\n              generation"
            },
            {
                "name": "CC1G",
                "bitOffset": 1,
                "bitWidth": 1,
                "desc": "Capture/compare 1\n              generation"
            },
            {
                "name": "UG",
                "bitOffset": 0,
                "bitWidth": 1,
                "desc": "Update generation"
            }
        ]
    },
    "1073747992": {
        "name": "CCMR1_Output",
        "address": 1073747992,
        "size": 32,
        "access": "read-write",
        "desc": "capture/compare mode register 1 (output\n          mode)",
        "fields": [
            {
                "name": "OC2M",
                "bitOffset": 12,
                "bitWidth": 3,
                "desc": "Output Compare 2 mode"
            },
            {
                "name": "OC2PE",
                "bitOffset": 11,
                "bitWidth": 1,
                "desc": "Output Compare 2 preload\n              enable"
            },
            {
                "name": "OC2FE",
                "bitOffset": 10,
                "bitWidth": 1,
                "desc": "Output Compare 2 fast\n              enable"
            },
            {
                "name": "CC2S",
                "bitOffset": 8,
                "bitWidth": 2,
                "desc": "Capture/Compare 2\n              selection"
            },
            {
                "name": "OC1M",
                "bitOffset": 4,
                "bitWidth": 3,
                "desc": "Output Compare 1 mode"
            },
            {
                "name": "OC1PE",
                "bitOffset": 3,
                "bitWidth": 1,
                "desc": "Output Compare 1 preload\n              enable"
            },
            {
                "name": "OC1FE",
                "bitOffset": 2,
                "bitWidth": 1,
                "desc": "Output Compare 1 fast\n              enable"
            },
            {
                "name": "CC1S",
                "bitOffset": 0,
                "bitWidth": 2,
                "desc": "Capture/Compare 1\n              selection"
            }
        ]
    },
    "1073748000": {
        "name": "CCER",
        "address": 1073748000,
        "size": 32,
        "access": "read-write",
        "desc": "capture/compare enable\n          register",
        "fields": [
            {
                "name": "CC2NP",
                "bitOffset": 7,
                "bitWidth": 1,
                "desc": "Capture/Compare 2 output\n              Polarity"
            },
            {
                "name": "CC2P",
                "bitOffset": 5,
                "bitWidth": 1,
                "desc": "Capture/Compare 2 output\n              Polarity"
            },
            {
                "name": "CC2E",
                "bitOffset": 4,
                "bitWidth": 1,
                "desc": "Capture/Compare 2 output\n              enable"
            },
            {
                "name": "CC1NP",
                "bitOffset": 3,
                "bitWidth": 1,
                "desc": "Capture/Compare 1 output\n              Polarity"
            },
            {
                "name": "CC1P",
                "bitOffset": 1,
                "bitWidth": 1,
                "desc": "Capture/Compare 1 output\n              Polarity"
            },
            {
                "name": "CC1E",
                "bitOffset": 0,
                "bitWidth": 1,
                "desc": "Capture/Compare 1 output\n              enable"
            }
        ]
    },
    "1073748004": {
        "name": "CNT",
        "address": 1073748004,
        "size": 32,
        "access": "read-write",
        "desc": "counter",
        "fields": [
            {
                "name": "CNT",
                "bitOffset": 0,
                "bitWidth": 16,
                "desc": "counter value"
            }
        ]
    },
    "1073748008": {
        "name": "PSC",
        "address": 1073748008,
        "size": 32,
        "access": "read-write",
        "desc": "prescaler",
        "fields": [
            {
                "name": "PSC",
                "bitOffset": 0,
                "bitWidth": 16,
                "desc": "Prescaler value"
            }
        ]
    },
    "1073748012": {
        "name": "ARR",
        "address": 1073748012,
        "size": 32,
        "access": "read-write",
        "desc": "auto-reload register",
        "fields": [
            {
                "name": "ARR",
                "bitOffset": 0,
                "bitWidth": 16,
                "desc": "Auto-reload value"
            }
        ]
    },
    "1073748020": {
        "name": "CCR1",
        "address": 1073748020,
        "size": 32,
        "access": "read-write",
        "desc": "capture/compare register 1",
        "fields": [
            {
                "name": "CCR1",
                "bitOffset": 0,
                "bitWidth": 16,
                "desc": "Capture/Compare 1 value"
            }
        ]
    },
    "1073748024": {
        "name": "CCR2",
        "address": 1073748024,
        "size": 32,
        "access": "read-write",
        "desc": "capture/compare register 2",
        "fields": [
            {
                "name": "CCR2",
                "bitOffset": 0,
                "bitWidth": 16,
                "desc": "Capture/Compare 2 value"
            }
        ]
    },
    "1073748992": {
        "name": "CR1",
        "address": 1073748992,
        "size": 32,
        "access": "read-write",
        "desc": "control register 1",
        "fields": [
            {
                "name": "CKD",
                "bitOffset": 8,
                "bitWidth": 2,
                "desc": "Clock division"
            },
            {
                "name": "ARPE",
                "bitOffset": 7,
                "bitWidth": 1,
                "desc": "Auto-reload preload enable"
            },
            {
                "name": "URS",
                "bitOffset": 2,
                "bitWidth": 1,
                "desc": "Update request source"
            },
            {
                "name": "UDIS",
                "bitOffset": 1,
                "bitWidth": 1,
                "desc": "Update disable"
            },
            {
                "name": "CEN",
                "bitOffset": 0,
                "bitWidth": 1,
                "desc": "Counter enable"
            }
        ]
    },
    "1073749004": {
        "name": "DIER",
        "address": 1073749004,
        "size": 32,
        "access": "read-write",
        "desc": "DMA/Interrupt enable register",
        "fields": [
            {
                "name": "CC1IE",
                "bitOffset": 1,
                "bitWidth": 1,
                "desc": "Capture/Compare 1 interrupt\n              enable"
            },
            {
                "name": "UIE",
                "bitOffset": 0,
                "bitWidth": 1,
                "desc": "Update interrupt enable"
            }
        ]
    },
    "1073749008": {
        "name": "SR",
        "address": 1073749008,
        "size": 32,
        "access": "read-write",
        "desc": "status register",
        "fields": [
            {
                "name": "CC1OF",
                "bitOffset": 9,
                "bitWidth": 1,
                "desc": "Capture/Compare 1 overcapture\n              flag"
            },
            {
                "name": "CC1IF",
                "bitOffset": 1,
                "bitWidth": 1,
                "desc": "Capture/compare 1 interrupt\n              flag"
            },
            {
                "name": "UIF",
                "bitOffset": 0,
                "bitWidth": 1,
                "desc": "Update interrupt flag"
            }
        ]
    },
    "1073749012": {
        "name": "EGR",
        "address": 1073749012,
        "size": 32,
        "access": "write-only",
        "desc": "event generation register",
        "fields": [
            {
                "name": "CC1G",
                "bitOffset": 1,
                "bitWidth": 1,
                "desc": "Capture/compare 1\n              generation"
            },
            {
                "name": "UG",
                "bitOffset": 0,
                "bitWidth": 1,
                "desc": "Update generation"
            }
        ]
    },
    "1073749016": {
        "name": "CCMR1_Output",
        "address": 1073749016,
        "size": 32,
        "access": "read-write",
        "desc": "capture/compare mode register (output\n          mode)",
        "fields": [
            {
                "name": "CC1S",
                "bitOffset": 0,
                "bitWidth": 2,
                "desc": "Capture/Compare 1\n              selection"
            },
            {
                "name": "OC1FE",
                "bitOffset": 2,
                "bitWidth": 1,
                "desc": "Output compare 1 fast\n              enable"
            },
            {
                "name": "OC1PE",
                "bitOffset": 3,
                "bitWidth": 1,
                "desc": "Output Compare 1 preload\n              enable"
            },
            {
                "name": "OC1M",
                "bitOffset": 4,
                "bitWidth": 3,
                "desc": "Output Compare 1 mode"
            }
        ]
    },
    "1073749024": {
        "name": "CCER",
        "address": 1073749024,
        "size": 32,
        "access": "read-write",
        "desc": "capture/compare enable\n          register",
        "fields": [
            {
                "name": "CC1NP",
                "bitOffset": 3,
                "bitWidth": 1,
                "desc": "Capture/Compare 1 output\n              Polarity"
            },
            {
                "name": "CC1P",
                "bitOffset": 1,
                "bitWidth": 1,
                "desc": "Capture/Compare 1 output\n              Polarity"
            },
            {
                "name": "CC1E",
                "bitOffset": 0,
                "bitWidth": 1,
                "desc": "Capture/Compare 1 output\n              enable"
            }
        ]
    },
    "1073749028": {
        "name": "CNT",
        "address": 1073749028,
        "size": 32,
        "access": "read-write",
        "desc": "counter",
        "fields": [
            {
                "name": "CNT",
                "bitOffset": 0,
                "bitWidth": 16,
                "desc": "counter value"
            }
        ]
    },
    "1073749032": {
        "name": "PSC",
        "address": 1073749032,
        "size": 32,
        "access": "read-write",
        "desc": "prescaler",
        "fields": [
            {
                "name": "PSC",
                "bitOffset": 0,
                "bitWidth": 16,
                "desc": "Prescaler value"
            }
        ]
    },
    "1073749036": {
        "name": "ARR",
        "address": 1073749036,
        "size": 32,
        "access": "read-write",
        "desc": "auto-reload register",
        "fields": [
            {
                "name": "ARR",
                "bitOffset": 0,
                "bitWidth": 16,
                "desc": "Auto-reload value"
            }
        ]
    },
    "1073749044": {
        "name": "CCR1",
        "address": 1073749044,
        "size": 32,
        "access": "read-write",
        "desc": "capture/compare register 1",
        "fields": [
            {
                "name": "CCR1",
                "bitOffset": 0,
                "bitWidth": 16,
                "desc": "Capture/Compare 1 value"
            }
        ]
    },
    "1073745920": {
        "name": "CR1",
        "address": 1073745920,
        "size": 32,
        "access": "read-write",
        "desc": "control register 1",
        "fields": [
            {
                "name": "ARPE",
                "bitOffset": 7,
                "bitWidth": 1,
                "desc": "Auto-reload preload enable"
            },
            {
                "name": "OPM",
                "bitOffset": 3,
                "bitWidth": 1,
                "desc": "One-pulse mode"
            },
            {
                "name": "URS",
                "bitOffset": 2,
                "bitWidth": 1,
                "desc": "Update request source"
            },
            {
                "name": "UDIS",
                "bitOffset": 1,
                "bitWidth": 1,
                "desc": "Update disable"
            },
            {
                "name": "CEN",
                "bitOffset": 0,
                "bitWidth": 1,
                "desc": "Counter enable"
            }
        ]
    },
    "1073745924": {
        "name": "CR2",
        "address": 1073745924,
        "size": 32,
        "access": "read-write",
        "desc": "control register 2",
        "fields": [
            {
                "name": "MMS",
                "bitOffset": 4,
                "bitWidth": 3,
                "desc": "Master mode selection"
            }
        ]
    },
    "1073745932": {
        "name": "DIER",
        "address": 1073745932,
        "size": 32,
        "access": "read-write",
        "desc": "DMA/Interrupt enable register",
        "fields": [
            {
                "name": "UDE",
                "bitOffset": 8,
                "bitWidth": 1,
                "desc": "Update DMA request enable"
            },
            {
                "name": "UIE",
                "bitOffset": 0,
                "bitWidth": 1,
                "desc": "Update interrupt enable"
            }
        ]
    },
    "1073745936": {
        "name": "SR",
        "address": 1073745936,
        "size": 32,
        "access": "read-write",
        "desc": "status register",
        "fields": [
            {
                "name": "UIF",
                "bitOffset": 0,
                "bitWidth": 1,
                "desc": "Update interrupt flag"
            }
        ]
    },
    "1073745940": {
        "name": "EGR",
        "address": 1073745940,
        "size": 32,
        "access": "write-only",
        "desc": "event generation register",
        "fields": [
            {
                "name": "UG",
                "bitOffset": 0,
                "bitWidth": 1,
                "desc": "Update generation"
            }
        ]
    },
    "1073745956": {
        "name": "CNT",
        "address": 1073745956,
        "size": 32,
        "access": "read-write",
        "desc": "counter",
        "fields": [
            {
                "name": "CNT",
                "bitOffset": 0,
                "bitWidth": 16,
                "desc": "Low counter value"
            }
        ]
    },
    "1073745960": {
        "name": "PSC",
        "address": 1073745960,
        "size": 32,
        "access": "read-write",
        "desc": "prescaler",
        "fields": [
            {
                "name": "PSC",
                "bitOffset": 0,
                "bitWidth": 16,
                "desc": "Prescaler value"
            }
        ]
    },
    "1073745964": {
        "name": "ARR",
        "address": 1073745964,
        "size": 32,
        "access": "read-write",
        "desc": "auto-reload register",
        "fields": [
            {
                "name": "ARR",
                "bitOffset": 0,
                "bitWidth": 16,
                "desc": "Low Auto-reload value"
            }
        ]
    },
    "1073763328": {
        "name": "CR1",
        "address": 1073763328,
        "size": 32,
        "access": "read-write",
        "desc": "Control register 1",
        "fields": [
            {
                "name": "SWRST",
                "bitOffset": 15,
                "bitWidth": 1,
                "desc": "Software reset"
            },
            {
                "name": "ALERT",
                "bitOffset": 13,
                "bitWidth": 1,
                "desc": "SMBus alert"
            },
            {
                "name": "PEC",
                "bitOffset": 12,
                "bitWidth": 1,
                "desc": "Packet error checking"
            },
            {
                "name": "POS",
                "bitOffset": 11,
                "bitWidth": 1,
                "desc": "Acknowledge/PEC Position (for data\n              reception)"
            },
            {
                "name": "ACK",
                "bitOffset": 10,
                "bitWidth": 1,
                "desc": "Acknowledge enable"
            },
            {
                "name": "STOP",
                "bitOffset": 9,
                "bitWidth": 1,
                "desc": "Stop generation"
            },
            {
                "name": "START",
                "bitOffset": 8,
                "bitWidth": 1,
                "desc": "Start generation"
            },
            {
                "name": "NOSTRETCH",
                "bitOffset": 7,
                "bitWidth": 1,
                "desc": "Clock stretching disable (Slave\n              mode)"
            },
            {
                "name": "ENGC",
                "bitOffset": 6,
                "bitWidth": 1,
                "desc": "General call enable"
            },
            {
                "name": "ENPEC",
                "bitOffset": 5,
                "bitWidth": 1,
                "desc": "PEC enable"
            },
            {
                "name": "ENARP",
                "bitOffset": 4,
                "bitWidth": 1,
                "desc": "ARP enable"
            },
            {
                "name": "SMBTYPE",
                "bitOffset": 3,
                "bitWidth": 1,
                "desc": "SMBus type"
            },
            {
                "name": "SMBUS",
                "bitOffset": 1,
                "bitWidth": 1,
                "desc": "SMBus mode"
            },
            {
                "name": "PE",
                "bitOffset": 0,
                "bitWidth": 1,
                "desc": "Peripheral enable"
            }
        ]
    },
    "1073763332": {
        "name": "CR2",
        "address": 1073763332,
        "size": 32,
        "access": "read-write",
        "desc": "Control register 2",
        "fields": [
            {
                "name": "LAST",
                "bitOffset": 12,
                "bitWidth": 1,
                "desc": "DMA last transfer"
            },
            {
                "name": "DMAEN",
                "bitOffset": 11,
                "bitWidth": 1,
                "desc": "DMA requests enable"
            },
            {
                "name": "ITBUFEN",
                "bitOffset": 10,
                "bitWidth": 1,
                "desc": "Buffer interrupt enable"
            },
            {
                "name": "ITEVTEN",
                "bitOffset": 9,
                "bitWidth": 1,
                "desc": "Event interrupt enable"
            },
            {
                "name": "ITERREN",
                "bitOffset": 8,
                "bitWidth": 1,
                "desc": "Error interrupt enable"
            },
            {
                "name": "FREQ",
                "bitOffset": 0,
                "bitWidth": 6,
                "desc": "Peripheral clock frequency"
            }
        ]
    },
    "1073763336": {
        "name": "OAR1",
        "address": 1073763336,
        "size": 32,
        "access": "read-write",
        "desc": "Own address register 1",
        "fields": [
            {
                "name": "ADDMODE",
                "bitOffset": 15,
                "bitWidth": 1,
                "desc": "Addressing mode (slave\n              mode)"
            },
            {
                "name": "ADD10",
                "bitOffset": 8,
                "bitWidth": 2,
                "desc": "Interface address"
            },
            {
                "name": "ADD7",
                "bitOffset": 1,
                "bitWidth": 7,
                "desc": "Interface address"
            },
            {
                "name": "ADD0",
                "bitOffset": 0,
                "bitWidth": 1,
                "desc": "Interface address"
            }
        ]
    },
    "1073763340": {
        "name": "OAR2",
        "address": 1073763340,
        "size": 32,
        "access": "read-write",
        "desc": "Own address register 2",
        "fields": [
            {
                "name": "ADD2",
                "bitOffset": 1,
                "bitWidth": 7,
                "desc": "Interface address"
            },
            {
                "name": "ENDUAL",
                "bitOffset": 0,
                "bitWidth": 1,
                "desc": "Dual addressing mode\n              enable"
            }
        ]
    },
    "1073763344": {
        "name": "DR",
        "address": 1073763344,
        "size": 32,
        "access": "read-write",
        "desc": "Data register",
        "fields": [
            {
                "name": "DR",
                "bitOffset": 0,
                "bitWidth": 8,
                "desc": "8-bit data register"
            }
        ]
    },
    "1073763348": {
        "name": "SR1",
        "address": 1073763348,
        "size": 32,
        "access": "",
        "desc": "Status register 1",
        "fields": [
            {
                "name": "SMBALERT",
                "bitOffset": 15,
                "bitWidth": 1,
                "desc": "SMBus alert"
            },
            {
                "name": "TIMEOUT",
                "bitOffset": 14,
                "bitWidth": 1,
                "desc": "Timeout or Tlow error"
            },
            {
                "name": "PECERR",
                "bitOffset": 12,
                "bitWidth": 1,
                "desc": "PEC Error in reception"
            },
            {
                "name": "OVR",
                "bitOffset": 11,
                "bitWidth": 1,
                "desc": "Overrun/Underrun"
            },
            {
                "name": "AF",
                "bitOffset": 10,
                "bitWidth": 1,
                "desc": "Acknowledge failure"
            },
            {
                "name": "ARLO",
                "bitOffset": 9,
                "bitWidth": 1,
                "desc": "Arbitration lost (master\n              mode)"
            },
            {
                "name": "BERR",
                "bitOffset": 8,
                "bitWidth": 1,
                "desc": "Bus error"
            },
            {
                "name": "TxE",
                "bitOffset": 7,
                "bitWidth": 1,
                "desc": "Data register empty\n              (transmitters)"
            },
            {
                "name": "RxNE",
                "bitOffset": 6,
                "bitWidth": 1,
                "desc": "Data register not empty\n              (receivers)"
            },
            {
                "name": "STOPF",
                "bitOffset": 4,
                "bitWidth": 1,
                "desc": "Stop detection (slave\n              mode)"
            },
            {
                "name": "ADD10",
                "bitOffset": 3,
                "bitWidth": 1,
                "desc": "10-bit header sent (Master\n              mode)"
            },
            {
                "name": "BTF",
                "bitOffset": 2,
                "bitWidth": 1,
                "desc": "Byte transfer finished"
            },
            {
                "name": "ADDR",
                "bitOffset": 1,
                "bitWidth": 1,
                "desc": "Address sent (master mode)/matched\n              (slave mode)"
            },
            {
                "name": "SB",
                "bitOffset": 0,
                "bitWidth": 1,
                "desc": "Start bit (Master mode)"
            }
        ]
    },
    "1073763352": {
        "name": "SR2",
        "address": 1073763352,
        "size": 32,
        "access": "read-only",
        "desc": "Status register 2",
        "fields": [
            {
                "name": "PEC",
                "bitOffset": 8,
                "bitWidth": 8,
                "desc": "acket error checking\n              register"
            },
            {
                "name": "DUALF",
                "bitOffset": 7,
                "bitWidth": 1,
                "desc": "Dual flag (Slave mode)"
            },
            {
                "name": "SMBHOST",
                "bitOffset": 6,
                "bitWidth": 1,
                "desc": "SMBus host header (Slave\n              mode)"
            },
            {
                "name": "SMBDEFAULT",
                "bitOffset": 5,
                "bitWidth": 1,
                "desc": "SMBus device default address (Slave\n              mode)"
            },
            {
                "name": "GENCALL",
                "bitOffset": 4,
                "bitWidth": 1,
                "desc": "General call address (Slave\n              mode)"
            },
            {
                "name": "TRA",
                "bitOffset": 2,
                "bitWidth": 1,
                "desc": "Transmitter/receiver"
            },
            {
                "name": "BUSY",
                "bitOffset": 1,
                "bitWidth": 1,
                "desc": "Bus busy"
            },
            {
                "name": "MSL",
                "bitOffset": 0,
                "bitWidth": 1,
                "desc": "Master/slave"
            }
        ]
    },
    "1073763356": {
        "name": "CCR",
        "address": 1073763356,
        "size": 32,
        "access": "read-write",
        "desc": "Clock control register",
        "fields": [
            {
                "name": "F_S",
                "bitOffset": 15,
                "bitWidth": 1,
                "desc": "I2C master mode selection"
            },
            {
                "name": "DUTY",
                "bitOffset": 14,
                "bitWidth": 1,
                "desc": "Fast mode duty cycle"
            },
            {
                "name": "CCR",
                "bitOffset": 0,
                "bitWidth": 12,
                "desc": "Clock control register in Fast/Standard\n              mode (Master mode)"
            }
        ]
    },
    "1073763360": {
        "name": "TRISE",
        "address": 1073763360,
        "size": 32,
        "access": "read-write",
        "desc": "TRISE register",
        "fields": [
            {
                "name": "TRISE",
                "bitOffset": 0,
                "bitWidth": 6,
                "desc": "Maximum rise time in Fast/Standard mode\n              (Master mode)"
            }
        ]
    },
    "1073819648": {
        "name": "CR1",
        "address": 1073819648,
        "size": 32,
        "access": "read-write",
        "desc": "control register 1",
        "fields": [
            {
                "name": "BIDIMODE",
                "bitOffset": 15,
                "bitWidth": 1,
                "desc": "Bidirectional data mode\n              enable"
            },
            {
                "name": "BIDIOE",
                "bitOffset": 14,
                "bitWidth": 1,
                "desc": "Output enable in bidirectional\n              mode"
            },
            {
                "name": "CRCEN",
                "bitOffset": 13,
                "bitWidth": 1,
                "desc": "Hardware CRC calculation\n              enable"
            },
            {
                "name": "CRCNEXT",
                "bitOffset": 12,
                "bitWidth": 1,
                "desc": "CRC transfer next"
            },
            {
                "name": "DFF",
                "bitOffset": 11,
                "bitWidth": 1,
                "desc": "Data frame format"
            },
            {
                "name": "RXONLY",
                "bitOffset": 10,
                "bitWidth": 1,
                "desc": "Receive only"
            },
            {
                "name": "SSM",
                "bitOffset": 9,
                "bitWidth": 1,
                "desc": "Software slave management"
            },
            {
                "name": "SSI",
                "bitOffset": 8,
                "bitWidth": 1,
                "desc": "Internal slave select"
            },
            {
                "name": "LSBFIRST",
                "bitOffset": 7,
                "bitWidth": 1,
                "desc": "Frame format"
            },
            {
                "name": "SPE",
                "bitOffset": 6,
                "bitWidth": 1,
                "desc": "SPI enable"
            },
            {
                "name": "BR",
                "bitOffset": 3,
                "bitWidth": 3,
                "desc": "Baud rate control"
            },
            {
                "name": "MSTR",
                "bitOffset": 2,
                "bitWidth": 1,
                "desc": "Master selection"
            },
            {
                "name": "CPOL",
                "bitOffset": 1,
                "bitWidth": 1,
                "desc": "Clock polarity"
            },
            {
                "name": "CPHA",
                "bitOffset": 0,
                "bitWidth": 1,
                "desc": "Clock phase"
            }
        ]
    },
    "1073819652": {
        "name": "CR2",
        "address": 1073819652,
        "size": 32,
        "access": "read-write",
        "desc": "control register 2",
        "fields": [
            {
                "name": "TXEIE",
                "bitOffset": 7,
                "bitWidth": 1,
                "desc": "Tx buffer empty interrupt\n              enable"
            },
            {
                "name": "RXNEIE",
                "bitOffset": 6,
                "bitWidth": 1,
                "desc": "RX buffer not empty interrupt\n              enable"
            },
            {
                "name": "ERRIE",
                "bitOffset": 5,
                "bitWidth": 1,
                "desc": "Error interrupt enable"
            },
            {
                "name": "SSOE",
                "bitOffset": 2,
                "bitWidth": 1,
                "desc": "SS output enable"
            },
            {
                "name": "TXDMAEN",
                "bitOffset": 1,
                "bitWidth": 1,
                "desc": "Tx buffer DMA enable"
            },
            {
                "name": "RXDMAEN",
                "bitOffset": 0,
                "bitWidth": 1,
                "desc": "Rx buffer DMA enable"
            }
        ]
    },
    "1073819656": {
        "name": "SR",
        "address": 1073819656,
        "size": 32,
        "access": "",
        "desc": "status register",
        "fields": [
            {
                "name": "BSY",
                "bitOffset": 7,
                "bitWidth": 1,
                "desc": "Busy flag"
            },
            {
                "name": "OVR",
                "bitOffset": 6,
                "bitWidth": 1,
                "desc": "Overrun flag"
            },
            {
                "name": "MODF",
                "bitOffset": 5,
                "bitWidth": 1,
                "desc": "Mode fault"
            },
            {
                "name": "CRCERR",
                "bitOffset": 4,
                "bitWidth": 1,
                "desc": "CRC error flag"
            },
            {
                "name": "TXE",
                "bitOffset": 1,
                "bitWidth": 1,
                "desc": "Transmit buffer empty"
            },
            {
                "name": "RXNE",
                "bitOffset": 0,
                "bitWidth": 1,
                "desc": "Receive buffer not empty"
            }
        ]
    },
    "1073819660": {
        "name": "DR",
        "address": 1073819660,
        "size": 32,
        "access": "read-write",
        "desc": "data register",
        "fields": [
            {
                "name": "DR",
                "bitOffset": 0,
                "bitWidth": 16,
                "desc": "Data register"
            }
        ]
    },
    "1073819664": {
        "name": "CRCPR",
        "address": 1073819664,
        "size": 32,
        "access": "read-write",
        "desc": "CRC polynomial register",
        "fields": [
            {
                "name": "CRCPOLY",
                "bitOffset": 0,
                "bitWidth": 16,
                "desc": "CRC polynomial register"
            }
        ]
    },
    "1073819668": {
        "name": "RXCRCR",
        "address": 1073819668,
        "size": 32,
        "access": "read-only",
        "desc": "RX CRC register",
        "fields": [
            {
                "name": "RxCRC",
                "bitOffset": 0,
                "bitWidth": 16,
                "desc": "Rx CRC register"
            }
        ]
    },
    "1073819672": {
        "name": "TXCRCR",
        "address": 1073819672,
        "size": 32,
        "access": "read-only",
        "desc": "TX CRC register",
        "fields": [
            {
                "name": "TxCRC",
                "bitOffset": 0,
                "bitWidth": 16,
                "desc": "Tx CRC register"
            }
        ]
    },
    "1073821696": {
        "name": "SR",
        "address": 1073821696,
        "size": 32,
        "access": "",
        "desc": "Status register",
        "fields": [
            {
                "name": "CTS",
                "bitOffset": 9,
                "bitWidth": 1,
                "desc": "CTS flag"
            },
            {
                "name": "LBD",
                "bitOffset": 8,
                "bitWidth": 1,
                "desc": "LIN break detection flag"
            },
            {
                "name": "TXE",
                "bitOffset": 7,
                "bitWidth": 1,
                "desc": "Transmit data register\n              empty"
            },
            {
                "name": "TC",
                "bitOffset": 6,
                "bitWidth": 1,
                "desc": "Transmission complete"
            },
            {
                "name": "RXNE",
                "bitOffset": 5,
                "bitWidth": 1,
                "desc": "Read data register not\n              empty"
            },
            {
                "name": "IDLE",
                "bitOffset": 4,
                "bitWidth": 1,
                "desc": "IDLE line detected"
            },
            {
                "name": "ORE",
                "bitOffset": 3,
                "bitWidth": 1,
                "desc": "Overrun error"
            },
            {
                "name": "NE",
                "bitOffset": 2,
                "bitWidth": 1,
                "desc": "Noise error flag"
            },
            {
                "name": "FE",
                "bitOffset": 1,
                "bitWidth": 1,
                "desc": "Framing error"
            },
            {
                "name": "PE",
                "bitOffset": 0,
                "bitWidth": 1,
                "desc": "Parity error"
            }
        ]
    },
    "1073821700": {
        "name": "DR",
        "address": 1073821700,
        "size": 32,
        "access": "read-write",
        "desc": "Data register",
        "fields": [
            {
                "name": "DR",
                "bitOffset": 0,
                "bitWidth": 9,
                "desc": "Data value"
            }
        ]
    },
    "1073821704": {
        "name": "BRR",
        "address": 1073821704,
        "size": 32,
        "access": "read-write",
        "desc": "Baud rate register",
        "fields": [
            {
                "name": "DIV_Mantissa",
                "bitOffset": 4,
                "bitWidth": 12,
                "desc": "mantissa of USARTDIV"
            },
            {
                "name": "DIV_Fraction",
                "bitOffset": 0,
                "bitWidth": 4,
                "desc": "fraction of USARTDIV"
            }
        ]
    },
    "1073821708": {
        "name": "CR1",
        "address": 1073821708,
        "size": 32,
        "access": "read-write",
        "desc": "Control register 1",
        "fields": [
            {
                "name": "UE",
                "bitOffset": 13,
                "bitWidth": 1,
                "desc": "USART enable"
            },
            {
                "name": "M",
                "bitOffset": 12,
                "bitWidth": 1,
                "desc": "Word length"
            },
            {
                "name": "WAKE",
                "bitOffset": 11,
                "bitWidth": 1,
                "desc": "Wakeup method"
            },
            {
                "name": "PCE",
                "bitOffset": 10,
                "bitWidth": 1,
                "desc": "Parity control enable"
            },
            {
                "name": "PS",
                "bitOffset": 9,
                "bitWidth": 1,
                "desc": "Parity selection"
            },
            {
                "name": "PEIE",
                "bitOffset": 8,
                "bitWidth": 1,
                "desc": "PE interrupt enable"
            },
            {
                "name": "TXEIE",
                "bitOffset": 7,
                "bitWidth": 1,
                "desc": "TXE interrupt enable"
            },
            {
                "name": "TCIE",
                "bitOffset": 6,
                "bitWidth": 1,
                "desc": "Transmission complete interrupt\n              enable"
            },
            {
                "name": "RXNEIE",
                "bitOffset": 5,
                "bitWidth": 1,
                "desc": "RXNE interrupt enable"
            },
            {
                "name": "IDLEIE",
                "bitOffset": 4,
                "bitWidth": 1,
                "desc": "IDLE interrupt enable"
            },
            {
                "name": "TE",
                "bitOffset": 3,
                "bitWidth": 1,
                "desc": "Transmitter enable"
            },
            {
                "name": "RE",
                "bitOffset": 2,
                "bitWidth": 1,
                "desc": "Receiver enable"
            },
            {
                "name": "RWU",
                "bitOffset": 1,
                "bitWidth": 1,
                "desc": "Receiver wakeup"
            },
            {
                "name": "SBK",
                "bitOffset": 0,
                "bitWidth": 1,
                "desc": "Send break"
            }
        ]
    },
    "1073821712": {
        "name": "CR2",
        "address": 1073821712,
        "size": 32,
        "access": "read-write",
        "desc": "Control register 2",
        "fields": [
            {
                "name": "LINEN",
                "bitOffset": 14,
                "bitWidth": 1,
                "desc": "LIN mode enable"
            },
            {
                "name": "STOP",
                "bitOffset": 12,
                "bitWidth": 2,
                "desc": "STOP bits"
            },
            {
                "name": "CLKEN",
                "bitOffset": 11,
                "bitWidth": 1,
                "desc": "Clock enable"
            },
            {
                "name": "CPOL",
                "bitOffset": 10,
                "bitWidth": 1,
                "desc": "Clock polarity"
            },
            {
                "name": "CPHA",
                "bitOffset": 9,
                "bitWidth": 1,
                "desc": "Clock phase"
            },
            {
                "name": "LBCL",
                "bitOffset": 8,
                "bitWidth": 1,
                "desc": "Last bit clock pulse"
            },
            {
                "name": "LBDIE",
                "bitOffset": 6,
                "bitWidth": 1,
                "desc": "LIN break detection interrupt\n              enable"
            },
            {
                "name": "LBDL",
                "bitOffset": 5,
                "bitWidth": 1,
                "desc": "lin break detection length"
            },
            {
                "name": "ADD",
                "bitOffset": 0,
                "bitWidth": 4,
                "desc": "Address of the USART node"
            }
        ]
    },
    "1073821716": {
        "name": "CR3",
        "address": 1073821716,
        "size": 32,
        "access": "read-write",
        "desc": "Control register 3",
        "fields": [
            {
                "name": "CTSIE",
                "bitOffset": 10,
                "bitWidth": 1,
                "desc": "CTS interrupt enable"
            },
            {
                "name": "CTSE",
                "bitOffset": 9,
                "bitWidth": 1,
                "desc": "CTS enable"
            },
            {
                "name": "RTSE",
                "bitOffset": 8,
                "bitWidth": 1,
                "desc": "RTS enable"
            },
            {
                "name": "DMAT",
                "bitOffset": 7,
                "bitWidth": 1,
                "desc": "DMA enable transmitter"
            },
            {
                "name": "DMAR",
                "bitOffset": 6,
                "bitWidth": 1,
                "desc": "DMA enable receiver"
            },
            {
                "name": "SCEN",
                "bitOffset": 5,
                "bitWidth": 1,
                "desc": "Smartcard mode enable"
            },
            {
                "name": "NACK",
                "bitOffset": 4,
                "bitWidth": 1,
                "desc": "Smartcard NACK enable"
            },
            {
                "name": "HDSEL",
                "bitOffset": 3,
                "bitWidth": 1,
                "desc": "Half-duplex selection"
            },
            {
                "name": "IRLP",
                "bitOffset": 2,
                "bitWidth": 1,
                "desc": "IrDA low-power"
            },
            {
                "name": "IREN",
                "bitOffset": 1,
                "bitWidth": 1,
                "desc": "IrDA mode enable"
            },
            {
                "name": "EIE",
                "bitOffset": 0,
                "bitWidth": 1,
                "desc": "Error interrupt enable"
            }
        ]
    },
    "1073821720": {
        "name": "GTPR",
        "address": 1073821720,
        "size": 32,
        "access": "read-write",
        "desc": "Guard time and prescaler\n          register",
        "fields": [
            {
                "name": "GT",
                "bitOffset": 8,
                "bitWidth": 8,
                "desc": "Guard time value"
            },
            {
                "name": "PSC",
                "bitOffset": 0,
                "bitWidth": 8,
                "desc": "Prescaler value"
            }
        ]
    },
    "1073816576": {
        "name": "SR",
        "address": 1073816576,
        "size": 32,
        "access": "read-write",
        "desc": "status register",
        "fields": [
            {
                "name": "STRT",
                "bitOffset": 4,
                "bitWidth": 1,
                "desc": "Regular channel start flag"
            },
            {
                "name": "JSTRT",
                "bitOffset": 3,
                "bitWidth": 1,
                "desc": "Injected channel start\n              flag"
            },
            {
                "name": "JEOC",
                "bitOffset": 2,
                "bitWidth": 1,
                "desc": "Injected channel end of\n              conversion"
            },
            {
                "name": "EOC",
                "bitOffset": 1,
                "bitWidth": 1,
                "desc": "Regular channel end of\n              conversion"
            },
            {
                "name": "AWD",
                "bitOffset": 0,
                "bitWidth": 1,
                "desc": "Analog watchdog flag"
            }
        ]
    },
    "1073816580": {
        "name": "CR1",
        "address": 1073816580,
        "size": 32,
        "access": "read-write",
        "desc": "control register 1",
        "fields": [
            {
                "name": "AWDEN",
                "bitOffset": 23,
                "bitWidth": 1,
                "desc": "Analog watchdog enable on regular\n              channels"
            },
            {
                "name": "JAWDEN",
                "bitOffset": 22,
                "bitWidth": 1,
                "desc": "Analog watchdog enable on injected\n              channels"
            },
            {
                "name": "DISCNUM",
                "bitOffset": 13,
                "bitWidth": 3,
                "desc": "Discontinuous mode channel\n              count"
            },
            {
                "name": "JDISCEN",
                "bitOffset": 12,
                "bitWidth": 1,
                "desc": "Discontinuous mode on injected\n              channels"
            },
            {
                "name": "DISCEN",
                "bitOffset": 11,
                "bitWidth": 1,
                "desc": "Discontinuous mode on regular\n              channels"
            },
            {
                "name": "JAUTO",
                "bitOffset": 10,
                "bitWidth": 1,
                "desc": "Automatic injected group\n              conversion"
            },
            {
                "name": "AWDSGL",
                "bitOffset": 9,
                "bitWidth": 1,
                "desc": "Enable the watchdog on a single channel\n              in scan mode"
            },
            {
                "name": "SCAN",
                "bitOffset": 8,
                "bitWidth": 1,
                "desc": "Scan mode"
            },
            {
                "name": "JEOCIE",
                "bitOffset": 7,
                "bitWidth": 1,
                "desc": "Interrupt enable for injected\n              channels"
            },
            {
                "name": "AWDIE",
                "bitOffset": 6,
                "bitWidth": 1,
                "desc": "Analog watchdog interrupt\n              enable"
            },
            {
                "name": "EOCIE",
                "bitOffset": 5,
                "bitWidth": 1,
                "desc": "Interrupt enable for EOC"
            },
            {
                "name": "AWDCH",
                "bitOffset": 0,
                "bitWidth": 5,
                "desc": "Analog watchdog channel select\n              bits"
            }
        ]
    },
    "1073816584": {
        "name": "CR2",
        "address": 1073816584,
        "size": 32,
        "access": "read-write",
        "desc": "control register 2",
        "fields": [
            {
                "name": "TSVREFE",
                "bitOffset": 23,
                "bitWidth": 1,
                "desc": "Temperature sensor and VREFINT\n              enable"
            },
            {
                "name": "SWSTART",
                "bitOffset": 22,
                "bitWidth": 1,
                "desc": "Start conversion of regular\n              channels"
            },
            {
                "name": "JSWSTART",
                "bitOffset": 21,
                "bitWidth": 1,
                "desc": "Start conversion of injected\n              channels"
            },
            {
                "name": "EXTTRIG",
                "bitOffset": 20,
                "bitWidth": 1,
                "desc": "External trigger conversion mode for\n              regular channels"
            },
            {
                "name": "EXTSEL",
                "bitOffset": 17,
                "bitWidth": 3,
                "desc": "External event select for regular\n              group"
            },
            {
                "name": "JEXTTRIG",
                "bitOffset": 15,
                "bitWidth": 1,
                "desc": "External trigger conversion mode for\n              injected channels"
            },
            {
                "name": "JEXTSEL",
                "bitOffset": 12,
                "bitWidth": 3,
                "desc": "External event select for injected\n              group"
            },
            {
                "name": "ALIGN",
                "bitOffset": 11,
                "bitWidth": 1,
                "desc": "Data alignment"
            },
            {
                "name": "DMA",
                "bitOffset": 8,
                "bitWidth": 1,
                "desc": "Direct memory access mode"
            },
            {
                "name": "RSTCAL",
                "bitOffset": 3,
                "bitWidth": 1,
                "desc": "Reset calibration"
            },
            {
                "name": "CAL",
                "bitOffset": 2,
                "bitWidth": 1,
                "desc": "A/D calibration"
            },
            {
                "name": "CONT",
                "bitOffset": 1,
                "bitWidth": 1,
                "desc": "Continuous conversion"
            },
            {
                "name": "ADON",
                "bitOffset": 0,
                "bitWidth": 1,
                "desc": "A/D converter ON / OFF"
            }
        ]
    },
    "1073816588": {
        "name": "SMPR1",
        "address": 1073816588,
        "size": 32,
        "access": "read-write",
        "desc": "sample time register 1",
        "fields": [
            {
                "name": "SMP10",
                "bitOffset": 0,
                "bitWidth": 3,
                "desc": "Channel 10 sample time\n              selection"
            },
            {
                "name": "SMP11",
                "bitOffset": 3,
                "bitWidth": 3,
                "desc": "Channel 11 sample time\n              selection"
            },
            {
                "name": "SMP12",
                "bitOffset": 6,
                "bitWidth": 3,
                "desc": "Channel 12 sample time\n              selection"
            },
            {
                "name": "SMP13",
                "bitOffset": 9,
                "bitWidth": 3,
                "desc": "Channel 13 sample time\n              selection"
            },
            {
                "name": "SMP14",
                "bitOffset": 12,
                "bitWidth": 3,
                "desc": "Channel 14 sample time\n              selection"
            },
            {
                "name": "SMP15",
                "bitOffset": 15,
                "bitWidth": 3,
                "desc": "Channel 15 sample time\n              selection"
            },
            {
                "name": "SMP16",
                "bitOffset": 18,
                "bitWidth": 3,
                "desc": "Channel 16 sample time\n              selection"
            },
            {
                "name": "SMP17",
                "bitOffset": 21,
                "bitWidth": 3,
                "desc": "Channel 17 sample time\n              selection"
            }
        ]
    },
    "1073816592": {
        "name": "SMPR2",
        "address": 1073816592,
        "size": 32,
        "access": "read-write",
        "desc": "sample time register 2",
        "fields": [
            {
                "name": "SMP0",
                "bitOffset": 0,
                "bitWidth": 3,
                "desc": "Channel 0 sample time\n              selection"
            },
            {
                "name": "SMP1",
                "bitOffset": 3,
                "bitWidth": 3,
                "desc": "Channel 1 sample time\n              selection"
            },
            {
                "name": "SMP2",
                "bitOffset": 6,
                "bitWidth": 3,
                "desc": "Channel 2 sample time\n              selection"
            },
            {
                "name": "SMP3",
                "bitOffset": 9,
                "bitWidth": 3,
                "desc": "Channel 3 sample time\n              selection"
            },
            {
                "name": "SMP4",
                "bitOffset": 12,
                "bitWidth": 3,
                "desc": "Channel 4 sample time\n              selection"
            },
            {
                "name": "SMP5",
                "bitOffset": 15,
                "bitWidth": 3,
                "desc": "Channel 5 sample time\n              selection"
            },
            {
                "name": "SMP6",
                "bitOffset": 18,
                "bitWidth": 3,
                "desc": "Channel 6 sample time\n              selection"
            },
            {
                "name": "SMP7",
                "bitOffset": 21,
                "bitWidth": 3,
                "desc": "Channel 7 sample time\n              selection"
            },
            {
                "name": "SMP8",
                "bitOffset": 24,
                "bitWidth": 3,
                "desc": "Channel 8 sample time\n              selection"
            },
            {
                "name": "SMP9",
                "bitOffset": 27,
                "bitWidth": 3,
                "desc": "Channel 9 sample time\n              selection"
            }
        ]
    },
    "1073816596": {
        "name": "JOFR1",
        "address": 1073816596,
        "size": 32,
        "access": "read-write",
        "desc": "injected channel data offset register\n          x",
        "fields": [
            {
                "name": "JOFFSET1",
                "bitOffset": 0,
                "bitWidth": 12,
                "desc": "Data offset for injected channel\n              1"
            }
        ]
    },
    "1073816600": {
        "name": "JOFR2",
        "address": 1073816600,
        "size": 32,
        "access": "read-write",
        "desc": "injected channel data offset register\n          x",
        "fields": [
            {
                "name": "JOFFSET2",
                "bitOffset": 0,
                "bitWidth": 12,
                "desc": "Data offset for injected channel\n              2"
            }
        ]
    },
    "1073816604": {
        "name": "JOFR3",
        "address": 1073816604,
        "size": 32,
        "access": "read-write",
        "desc": "injected channel data offset register\n          x",
        "fields": [
            {
                "name": "JOFFSET3",
                "bitOffset": 0,
                "bitWidth": 12,
                "desc": "Data offset for injected channel\n              3"
            }
        ]
    },
    "1073816608": {
        "name": "JOFR4",
        "address": 1073816608,
        "size": 32,
        "access": "read-write",
        "desc": "injected channel data offset register\n          x",
        "fields": [
            {
                "name": "JOFFSET4",
                "bitOffset": 0,
                "bitWidth": 12,
                "desc": "Data offset for injected channel\n              4"
            }
        ]
    },
    "1073816612": {
        "name": "HTR",
        "address": 1073816612,
        "size": 32,
        "access": "read-write",
        "desc": "watchdog higher threshold\n          register",
        "fields": [
            {
                "name": "HT",
                "bitOffset": 0,
                "bitWidth": 12,
                "desc": "Analog watchdog higher\n              threshold"
            }
        ]
    },
    "1073816616": {
        "name": "LTR",
        "address": 1073816616,
        "size": 32,
        "access": "read-write",
        "desc": "watchdog lower threshold\n          register",
        "fields": [
            {
                "name": "LT",
                "bitOffset": 0,
                "bitWidth": 12,
                "desc": "Analog watchdog lower\n              threshold"
            }
        ]
    },
    "1073816620": {
        "name": "SQR1",
        "address": 1073816620,
        "size": 32,
        "access": "read-write",
        "desc": "regular sequence register 1",
        "fields": [
            {
                "name": "L",
                "bitOffset": 20,
                "bitWidth": 4,
                "desc": "Regular channel sequence\n              length"
            },
            {
                "name": "SQ16",
                "bitOffset": 15,
                "bitWidth": 5,
                "desc": "16th conversion in regular\n              sequence"
            },
            {
                "name": "SQ15",
                "bitOffset": 10,
                "bitWidth": 5,
                "desc": "15th conversion in regular\n              sequence"
            },
            {
                "name": "SQ14",
                "bitOffset": 5,
                "bitWidth": 5,
                "desc": "14th conversion in regular\n              sequence"
            },
            {
                "name": "SQ13",
                "bitOffset": 0,
                "bitWidth": 5,
                "desc": "13th conversion in regular\n              sequence"
            }
        ]
    },
    "1073816624": {
        "name": "SQR2",
        "address": 1073816624,
        "size": 32,
        "access": "read-write",
        "desc": "regular sequence register 2",
        "fields": [
            {
                "name": "SQ12",
                "bitOffset": 25,
                "bitWidth": 5,
                "desc": "12th conversion in regular\n              sequence"
            },
            {
                "name": "SQ11",
                "bitOffset": 20,
                "bitWidth": 5,
                "desc": "11th conversion in regular\n              sequence"
            },
            {
                "name": "SQ10",
                "bitOffset": 15,
                "bitWidth": 5,
                "desc": "10th conversion in regular\n              sequence"
            },
            {
                "name": "SQ9",
                "bitOffset": 10,
                "bitWidth": 5,
                "desc": "9th conversion in regular\n              sequence"
            },
            {
                "name": "SQ8",
                "bitOffset": 5,
                "bitWidth": 5,
                "desc": "8th conversion in regular\n              sequence"
            },
            {
                "name": "SQ7",
                "bitOffset": 0,
                "bitWidth": 5,
                "desc": "7th conversion in regular\n              sequence"
            }
        ]
    },
    "1073816628": {
        "name": "SQR3",
        "address": 1073816628,
        "size": 32,
        "access": "read-write",
        "desc": "regular sequence register 3",
        "fields": [
            {
                "name": "SQ6",
                "bitOffset": 25,
                "bitWidth": 5,
                "desc": "6th conversion in regular\n              sequence"
            },
            {
                "name": "SQ5",
                "bitOffset": 20,
                "bitWidth": 5,
                "desc": "5th conversion in regular\n              sequence"
            },
            {
                "name": "SQ4",
                "bitOffset": 15,
                "bitWidth": 5,
                "desc": "4th conversion in regular\n              sequence"
            },
            {
                "name": "SQ3",
                "bitOffset": 10,
                "bitWidth": 5,
                "desc": "3rd conversion in regular\n              sequence"
            },
            {
                "name": "SQ2",
                "bitOffset": 5,
                "bitWidth": 5,
                "desc": "2nd conversion in regular\n              sequence"
            },
            {
                "name": "SQ1",
                "bitOffset": 0,
                "bitWidth": 5,
                "desc": "1st conversion in regular\n              sequence"
            }
        ]
    },
    "1073816632": {
        "name": "JSQR",
        "address": 1073816632,
        "size": 32,
        "access": "read-write",
        "desc": "injected sequence register",
        "fields": [
            {
                "name": "JL",
                "bitOffset": 20,
                "bitWidth": 2,
                "desc": "Injected sequence length"
            },
            {
                "name": "JSQ4",
                "bitOffset": 15,
                "bitWidth": 5,
                "desc": "4th conversion in injected\n              sequence"
            },
            {
                "name": "JSQ3",
                "bitOffset": 10,
                "bitWidth": 5,
                "desc": "3rd conversion in injected\n              sequence"
            },
            {
                "name": "JSQ2",
                "bitOffset": 5,
                "bitWidth": 5,
                "desc": "2nd conversion in injected\n              sequence"
            },
            {
                "name": "JSQ1",
                "bitOffset": 0,
                "bitWidth": 5,
                "desc": "1st conversion in injected\n              sequence"
            }
        ]
    },
    "1073816636": {
        "name": "JDR1",
        "address": 1073816636,
        "size": 32,
        "access": "read-only",
        "desc": "injected data register x",
        "fields": [
            {
                "name": "JDATA",
                "bitOffset": 0,
                "bitWidth": 16,
                "desc": "Injected data"
            }
        ]
    },
    "1073816640": {
        "name": "JDR2",
        "address": 1073816640,
        "size": 32,
        "access": "read-only",
        "desc": "injected data register x",
        "fields": [
            {
                "name": "JDATA",
                "bitOffset": 0,
                "bitWidth": 16,
                "desc": "Injected data"
            }
        ]
    },
    "1073816644": {
        "name": "JDR3",
        "address": 1073816644,
        "size": 32,
        "access": "read-only",
        "desc": "injected data register x",
        "fields": [
            {
                "name": "JDATA",
                "bitOffset": 0,
                "bitWidth": 16,
                "desc": "Injected data"
            }
        ]
    },
    "1073816648": {
        "name": "JDR4",
        "address": 1073816648,
        "size": 32,
        "access": "read-only",
        "desc": "injected data register x",
        "fields": [
            {
                "name": "JDATA",
                "bitOffset": 0,
                "bitWidth": 16,
                "desc": "Injected data"
            }
        ]
    },
    "1073816652": {
        "name": "DR",
        "address": 1073816652,
        "size": 32,
        "access": "read-only",
        "desc": "regular data register",
        "fields": [
            {
                "name": "DATA",
                "bitOffset": 0,
                "bitWidth": 16,
                "desc": "Regular data"
            }
        ]
    },
    "1073771520": {
        "name": "CR",
        "address": 1073771520,
        "size": 32,
        "access": "read-write",
        "desc": "Control register (DAC_CR)",
        "fields": [
            {
                "name": "EN1",
                "bitOffset": 0,
                "bitWidth": 1,
                "desc": "DAC channel1 enable"
            },
            {
                "name": "BOFF1",
                "bitOffset": 1,
                "bitWidth": 1,
                "desc": "DAC channel1 output buffer\n              disable"
            },
            {
                "name": "TEN1",
                "bitOffset": 2,
                "bitWidth": 1,
                "desc": "DAC channel1 trigger\n              enable"
            },
            {
                "name": "TSEL1",
                "bitOffset": 3,
                "bitWidth": 3,
                "desc": "DAC channel1 trigger\n              selection"
            },
            {
                "name": "WAVE1",
                "bitOffset": 6,
                "bitWidth": 2,
                "desc": "DAC channel1 noise/triangle wave\n              generation enable"
            },
            {
                "name": "MAMP1",
                "bitOffset": 8,
                "bitWidth": 4,
                "desc": "DAC channel1 mask/amplitude\n              selector"
            },
            {
                "name": "DMAEN1",
                "bitOffset": 12,
                "bitWidth": 1,
                "desc": "DAC channel1 DMA enable"
            },
            {
                "name": "EN2",
                "bitOffset": 16,
                "bitWidth": 1,
                "desc": "DAC channel2 enable"
            },
            {
                "name": "BOFF2",
                "bitOffset": 17,
                "bitWidth": 1,
                "desc": "DAC channel2 output buffer\n              disable"
            },
            {
                "name": "TEN2",
                "bitOffset": 18,
                "bitWidth": 1,
                "desc": "DAC channel2 trigger\n              enable"
            },
            {
                "name": "TSEL2",
                "bitOffset": 19,
                "bitWidth": 3,
                "desc": "DAC channel2 trigger\n              selection"
            },
            {
                "name": "WAVE2",
                "bitOffset": 22,
                "bitWidth": 2,
                "desc": "DAC channel2 noise/triangle wave\n              generation enable"
            },
            {
                "name": "MAMP2",
                "bitOffset": 24,
                "bitWidth": 4,
                "desc": "DAC channel2 mask/amplitude\n              selector"
            },
            {
                "name": "DMAEN2",
                "bitOffset": 28,
                "bitWidth": 1,
                "desc": "DAC channel2 DMA enable"
            },
            {
                "name": "DMAUDRIE1",
                "bitOffset": 13,
                "bitWidth": 1,
                "desc": "DAC channel1 DMA underrun interrupt\n              enable"
            },
            {
                "name": "DMAUDRIE2",
                "bitOffset": 29,
                "bitWidth": 1,
                "desc": "DAC channel2 DMA underrun interrupt\n              enable"
            }
        ]
    },
    "1073771524": {
        "name": "SWTRIGR",
        "address": 1073771524,
        "size": 32,
        "access": "write-only",
        "desc": "DAC software trigger register\n          (DAC_SWTRIGR)",
        "fields": [
            {
                "name": "SWTRIG1",
                "bitOffset": 0,
                "bitWidth": 1,
                "desc": "DAC channel1 software\n              trigger"
            },
            {
                "name": "SWTRIG2",
                "bitOffset": 1,
                "bitWidth": 1,
                "desc": "DAC channel2 software\n              trigger"
            }
        ]
    },
    "1073771528": {
        "name": "DHR12R1",
        "address": 1073771528,
        "size": 32,
        "access": "read-write",
        "desc": "DAC channel1 12-bit right-aligned data\n          holding register(DAC_DHR12R1)",
        "fields": [
            {
                "name": "DACC1DHR",
                "bitOffset": 0,
                "bitWidth": 12,
                "desc": "DAC channel1 12-bit right-aligned\n              data"
            }
        ]
    },
    "1073771532": {
        "name": "DHR12L1",
        "address": 1073771532,
        "size": 32,
        "access": "read-write",
        "desc": "DAC channel1 12-bit left aligned data\n          holding register (DAC_DHR12L1)",
        "fields": [
            {
                "name": "DACC1DHR",
                "bitOffset": 4,
                "bitWidth": 12,
                "desc": "DAC channel1 12-bit left-aligned\n              data"
            }
        ]
    },
    "1073771536": {
        "name": "DHR8R1",
        "address": 1073771536,
        "size": 32,
        "access": "read-write",
        "desc": "DAC channel1 8-bit right aligned data\n          holding register (DAC_DHR8R1)",
        "fields": [
            {
                "name": "DACC1DHR",
                "bitOffset": 0,
                "bitWidth": 8,
                "desc": "DAC channel1 8-bit right-aligned\n              data"
            }
        ]
    },
    "1073771540": {
        "name": "DHR12R2",
        "address": 1073771540,
        "size": 32,
        "access": "read-write",
        "desc": "DAC channel2 12-bit right aligned data\n          holding register (DAC_DHR12R2)",
        "fields": [
            {
                "name": "DACC2DHR",
                "bitOffset": 0,
                "bitWidth": 12,
                "desc": "DAC channel2 12-bit right-aligned\n              data"
            }
        ]
    },
    "1073771544": {
        "name": "DHR12L2",
        "address": 1073771544,
        "size": 32,
        "access": "read-write",
        "desc": "DAC channel2 12-bit left aligned data\n          holding register (DAC_DHR12L2)",
        "fields": [
            {
                "name": "DACC2DHR",
                "bitOffset": 4,
                "bitWidth": 12,
                "desc": "DAC channel2 12-bit left-aligned\n              data"
            }
        ]
    },
    "1073771548": {
        "name": "DHR8R2",
        "address": 1073771548,
        "size": 32,
        "access": "read-write",
        "desc": "DAC channel2 8-bit right-aligned data\n          holding register (DAC_DHR8R2)",
        "fields": [
            {
                "name": "DACC2DHR",
                "bitOffset": 0,
                "bitWidth": 8,
                "desc": "DAC channel2 8-bit right-aligned\n              data"
            }
        ]
    },
    "1073771552": {
        "name": "DHR12RD",
        "address": 1073771552,
        "size": 32,
        "access": "read-write",
        "desc": "Dual DAC 12-bit right-aligned data holding\n          register (DAC_DHR12RD), Bits 31:28 Reserved, Bits 15:12\n          Reserved",
        "fields": [
            {
                "name": "DACC1DHR",
                "bitOffset": 0,
                "bitWidth": 12,
                "desc": "DAC channel1 12-bit right-aligned\n              data"
            },
            {
                "name": "DACC2DHR",
                "bitOffset": 16,
                "bitWidth": 12,
                "desc": "DAC channel2 12-bit right-aligned\n              data"
            }
        ]
    },
    "1073771556": {
        "name": "DHR12LD",
        "address": 1073771556,
        "size": 32,
        "access": "read-write",
        "desc": "DUAL DAC 12-bit left aligned data holding\n          register (DAC_DHR12LD), Bits 19:16 Reserved, Bits 3:0\n          Reserved",
        "fields": [
            {
                "name": "DACC1DHR",
                "bitOffset": 4,
                "bitWidth": 12,
                "desc": "DAC channel1 12-bit left-aligned\n              data"
            },
            {
                "name": "DACC2DHR",
                "bitOffset": 20,
                "bitWidth": 12,
                "desc": "DAC channel2 12-bit right-aligned\n              data"
            }
        ]
    },
    "1073771560": {
        "name": "DHR8RD",
        "address": 1073771560,
        "size": 32,
        "access": "read-write",
        "desc": "DUAL DAC 8-bit right aligned data holding\n          register (DAC_DHR8RD), Bits 31:16 Reserved",
        "fields": [
            {
                "name": "DACC1DHR",
                "bitOffset": 0,
                "bitWidth": 8,
                "desc": "DAC channel1 8-bit right-aligned\n              data"
            },
            {
                "name": "DACC2DHR",
                "bitOffset": 8,
                "bitWidth": 8,
                "desc": "DAC channel2 8-bit right-aligned\n              data"
            }
        ]
    },
    "1073771564": {
        "name": "DOR1",
        "address": 1073771564,
        "size": 32,
        "access": "read-only",
        "desc": "DAC channel1 data output register\n          (DAC_DOR1)",
        "fields": [
            {
                "name": "DACC1DOR",
                "bitOffset": 0,
                "bitWidth": 12,
                "desc": "DAC channel1 data output"
            }
        ]
    },
    "1073771568": {
        "name": "DOR2",
        "address": 1073771568,
        "size": 32,
        "access": "read-only",
        "desc": "DAC channel2 data output register\n          (DAC_DOR2)",
        "fields": [
            {
                "name": "DACC2DOR",
                "bitOffset": 0,
                "bitWidth": 12,
                "desc": "DAC channel2 data output"
            }
        ]
    },
    "1073771572": {
        "name": "SR",
        "address": 1073771572,
        "size": 32,
        "access": "read-write",
        "desc": "DAC status register",
        "fields": [
            {
                "name": "DMAUDR1",
                "bitOffset": 13,
                "bitWidth": 1,
                "desc": "DAC channel1 DMA underrun\n              flag"
            },
            {
                "name": "DMAUDR2",
                "bitOffset": 29,
                "bitWidth": 1,
                "desc": "DAC channel2 DMA underrun\n              flag"
            }
        ]
    },
    "3758366720": {
        "name": "IDCODE",
        "address": 3758366720,
        "size": 32,
        "access": "read-only",
        "desc": "DBGMCU_IDCODE",
        "fields": [
            {
                "name": "DEV_ID",
                "bitOffset": 0,
                "bitWidth": 12,
                "desc": "DEV_ID"
            },
            {
                "name": "REV_ID",
                "bitOffset": 16,
                "bitWidth": 16,
                "desc": "REV_ID"
            }
        ]
    },
    "3758366724": {
        "name": "CR",
        "address": 3758366724,
        "size": 32,
        "access": "read-write",
        "desc": "DBGMCU_CR",
        "fields": [
            {
                "name": "DBG_SLEEP",
                "bitOffset": 0,
                "bitWidth": 1,
                "desc": "DBG_SLEEP"
            },
            {
                "name": "DBG_STOP",
                "bitOffset": 1,
                "bitWidth": 1,
                "desc": "DBG_STOP"
            },
            {
                "name": "DBG_STANDBY",
                "bitOffset": 2,
                "bitWidth": 1,
                "desc": "DBG_STANDBY"
            },
            {
                "name": "TRACE_IOEN",
                "bitOffset": 5,
                "bitWidth": 1,
                "desc": "TRACE_IOEN"
            },
            {
                "name": "TRACE_MODE",
                "bitOffset": 6,
                "bitWidth": 2,
                "desc": "TRACE_MODE"
            },
            {
                "name": "DBG_IWDG_STOP",
                "bitOffset": 8,
                "bitWidth": 1,
                "desc": "DBG_IWDG_STOP"
            },
            {
                "name": "DBG_WWDG_STOP",
                "bitOffset": 9,
                "bitWidth": 1,
                "desc": "DBG_WWDG_STOP"
            },
            {
                "name": "DBG_TIM1_STOP",
                "bitOffset": 10,
                "bitWidth": 1,
                "desc": "DBG_TIM1_STOP"
            },
            {
                "name": "DBG_TIM2_STOP",
                "bitOffset": 11,
                "bitWidth": 1,
                "desc": "DBG_TIM2_STOP"
            },
            {
                "name": "DBG_TIM3_STOP",
                "bitOffset": 12,
                "bitWidth": 1,
                "desc": "DBG_TIM3_STOP"
            },
            {
                "name": "DBG_TIM4_STOP",
                "bitOffset": 13,
                "bitWidth": 1,
                "desc": "DBG_TIM4_STOP"
            },
            {
                "name": "DBG_I2C1_SMBUS_TIMEOUT",
                "bitOffset": 15,
                "bitWidth": 1,
                "desc": "DBG_I2C1_SMBUS_TIMEOUT"
            },
            {
                "name": "DBG_I2C2_SMBUS_TIMEOUT",
                "bitOffset": 16,
                "bitWidth": 1,
                "desc": "DBG_I2C2_SMBUS_TIMEOUT"
            },
            {
                "name": "DBG_TIM5_STOP",
                "bitOffset": 18,
                "bitWidth": 1,
                "desc": "DBG_TIM5_STOP"
            },
            {
                "name": "DBG_TIM6_STOP",
                "bitOffset": 19,
                "bitWidth": 1,
                "desc": "DBG_TIM6_STOP"
            },
            {
                "name": "DBG_TIM7_STOP",
                "bitOffset": 20,
                "bitWidth": 1,
                "desc": "DBG_TIM7_STOP"
            },
            {
                "name": "DBG_TIM15_STOP",
                "bitOffset": 22,
                "bitWidth": 1,
                "desc": "DBG_TIM15_STOP"
            },
            {
                "name": "DBG_TIM16_STOP",
                "bitOffset": 23,
                "bitWidth": 1,
                "desc": "DBG_TIM16_STOP"
            },
            {
                "name": "DBG_TIM17_STOP",
                "bitOffset": 24,
                "bitWidth": 1,
                "desc": "DBG_TIM17_STOP"
            },
            {
                "name": "DBG_TIM12_STOP",
                "bitOffset": 25,
                "bitWidth": 1,
                "desc": "DBG_TIM12_STOP"
            },
            {
                "name": "DBG_TIM13_STOP",
                "bitOffset": 26,
                "bitWidth": 1,
                "desc": "DBG_TIM13_STOP"
            },
            {
                "name": "DBG_TIM14_STOP",
                "bitOffset": 27,
                "bitWidth": 1,
                "desc": "DBG_TIM14_STOP"
            }
        ]
    },
    "1073761280": {
        "name": "SR",
        "address": 1073761280,
        "size": 32,
        "access": "",
        "desc": "Status register",
        "fields": [
            {
                "name": "PE",
                "bitOffset": 0,
                "bitWidth": 1,
                "desc": "Parity error"
            },
            {
                "name": "FE",
                "bitOffset": 1,
                "bitWidth": 1,
                "desc": "Framing error"
            },
            {
                "name": "NE",
                "bitOffset": 2,
                "bitWidth": 1,
                "desc": "Noise error flag"
            },
            {
                "name": "ORE",
                "bitOffset": 3,
                "bitWidth": 1,
                "desc": "Overrun error"
            },
            {
                "name": "IDLE",
                "bitOffset": 4,
                "bitWidth": 1,
                "desc": "IDLE line detected"
            },
            {
                "name": "RXNE",
                "bitOffset": 5,
                "bitWidth": 1,
                "desc": "Read data register not\n              empty"
            },
            {
                "name": "TC",
                "bitOffset": 6,
                "bitWidth": 1,
                "desc": "Transmission complete"
            },
            {
                "name": "TXE",
                "bitOffset": 7,
                "bitWidth": 1,
                "desc": "Transmit data register\n              empty"
            },
            {
                "name": "LBD",
                "bitOffset": 8,
                "bitWidth": 1,
                "desc": "LIN break detection flag"
            }
        ]
    },
    "1073761284": {
        "name": "DR",
        "address": 1073761284,
        "size": 32,
        "access": "read-write",
        "desc": "Data register",
        "fields": [
            {
                "name": "DR",
                "bitOffset": 0,
                "bitWidth": 9,
                "desc": "DR"
            }
        ]
    },
    "1073761288": {
        "name": "BRR",
        "address": 1073761288,
        "size": 32,
        "access": "read-write",
        "desc": "Baud rate register",
        "fields": [
            {
                "name": "DIV_Fraction",
                "bitOffset": 0,
                "bitWidth": 4,
                "desc": "DIV_Fraction"
            },
            {
                "name": "DIV_Mantissa",
                "bitOffset": 4,
                "bitWidth": 12,
                "desc": "DIV_Mantissa"
            }
        ]
    },
    "1073761292": {
        "name": "CR1",
        "address": 1073761292,
        "size": 32,
        "access": "read-write",
        "desc": "Control register 1",
        "fields": [
            {
                "name": "SBK",
                "bitOffset": 0,
                "bitWidth": 1,
                "desc": "Send break"
            },
            {
                "name": "RWU",
                "bitOffset": 1,
                "bitWidth": 1,
                "desc": "Receiver wakeup"
            },
            {
                "name": "RE",
                "bitOffset": 2,
                "bitWidth": 1,
                "desc": "Receiver enable"
            },
            {
                "name": "TE",
                "bitOffset": 3,
                "bitWidth": 1,
                "desc": "Transmitter enable"
            },
            {
                "name": "IDLEIE",
                "bitOffset": 4,
                "bitWidth": 1,
                "desc": "IDLE interrupt enable"
            },
            {
                "name": "RXNEIE",
                "bitOffset": 5,
                "bitWidth": 1,
                "desc": "RXNE interrupt enable"
            },
            {
                "name": "TCIE",
                "bitOffset": 6,
                "bitWidth": 1,
                "desc": "Transmission complete interrupt\n              enable"
            },
            {
                "name": "TXEIE",
                "bitOffset": 7,
                "bitWidth": 1,
                "desc": "TXE interrupt enable"
            },
            {
                "name": "PEIE",
                "bitOffset": 8,
                "bitWidth": 1,
                "desc": "PE interrupt enable"
            },
            {
                "name": "PS",
                "bitOffset": 9,
                "bitWidth": 1,
                "desc": "Parity selection"
            },
            {
                "name": "PCE",
                "bitOffset": 10,
                "bitWidth": 1,
                "desc": "Parity control enable"
            },
            {
                "name": "WAKE",
                "bitOffset": 11,
                "bitWidth": 1,
                "desc": "Wakeup method"
            },
            {
                "name": "M",
                "bitOffset": 12,
                "bitWidth": 1,
                "desc": "Word length"
            },
            {
                "name": "UE",
                "bitOffset": 13,
                "bitWidth": 1,
                "desc": "USART enable"
            }
        ]
    },
    "1073761296": {
        "name": "CR2",
        "address": 1073761296,
        "size": 32,
        "access": "read-write",
        "desc": "Control register 2",
        "fields": [
            {
                "name": "ADD",
                "bitOffset": 0,
                "bitWidth": 4,
                "desc": "Address of the USART node"
            },
            {
                "name": "LBDL",
                "bitOffset": 5,
                "bitWidth": 1,
                "desc": "lin break detection length"
            },
            {
                "name": "LBDIE",
                "bitOffset": 6,
                "bitWidth": 1,
                "desc": "LIN break detection interrupt\n              enable"
            },
            {
                "name": "STOP",
                "bitOffset": 12,
                "bitWidth": 2,
                "desc": "STOP bits"
            },
            {
                "name": "LINEN",
                "bitOffset": 14,
                "bitWidth": 1,
                "desc": "LIN mode enable"
            }
        ]
    },
    "1073761300": {
        "name": "CR3",
        "address": 1073761300,
        "size": 32,
        "access": "read-write",
        "desc": "Control register 3",
        "fields": [
            {
                "name": "EIE",
                "bitOffset": 0,
                "bitWidth": 1,
                "desc": "Error interrupt enable"
            },
            {
                "name": "IREN",
                "bitOffset": 1,
                "bitWidth": 1,
                "desc": "IrDA mode enable"
            },
            {
                "name": "IRLP",
                "bitOffset": 2,
                "bitWidth": 1,
                "desc": "IrDA low-power"
            },
            {
                "name": "HDSEL",
                "bitOffset": 3,
                "bitWidth": 1,
                "desc": "Half-duplex selection"
            },
            {
                "name": "DMAR",
                "bitOffset": 6,
                "bitWidth": 1,
                "desc": "DMA enable receiver"
            },
            {
                "name": "DMAT",
                "bitOffset": 7,
                "bitWidth": 1,
                "desc": "DMA enable transmitter"
            }
        ]
    },
    "1073762304": {
        "name": "SR",
        "address": 1073762304,
        "size": 32,
        "access": "",
        "desc": "Status register",
        "fields": [
            {
                "name": "PE",
                "bitOffset": 0,
                "bitWidth": 1,
                "desc": "PE"
            },
            {
                "name": "FE",
                "bitOffset": 1,
                "bitWidth": 1,
                "desc": "FE"
            },
            {
                "name": "NE",
                "bitOffset": 2,
                "bitWidth": 1,
                "desc": "NE"
            },
            {
                "name": "ORE",
                "bitOffset": 3,
                "bitWidth": 1,
                "desc": "ORE"
            },
            {
                "name": "IDLE",
                "bitOffset": 4,
                "bitWidth": 1,
                "desc": "IDLE"
            },
            {
                "name": "RXNE",
                "bitOffset": 5,
                "bitWidth": 1,
                "desc": "RXNE"
            },
            {
                "name": "TC",
                "bitOffset": 6,
                "bitWidth": 1,
                "desc": "TC"
            },
            {
                "name": "TXE",
                "bitOffset": 7,
                "bitWidth": 1,
                "desc": "TXE"
            },
            {
                "name": "LBD",
                "bitOffset": 8,
                "bitWidth": 1,
                "desc": "LBD"
            }
        ]
    },
    "1073762308": {
        "name": "DR",
        "address": 1073762308,
        "size": 32,
        "access": "read-write",
        "desc": "Data register",
        "fields": [
            {
                "name": "DR",
                "bitOffset": 0,
                "bitWidth": 9,
                "desc": "DR"
            }
        ]
    },
    "1073762312": {
        "name": "BRR",
        "address": 1073762312,
        "size": 32,
        "access": "read-write",
        "desc": "Baud rate register",
        "fields": [
            {
                "name": "DIV_Fraction",
                "bitOffset": 0,
                "bitWidth": 4,
                "desc": "DIV_Fraction"
            },
            {
                "name": "DIV_Mantissa",
                "bitOffset": 4,
                "bitWidth": 12,
                "desc": "DIV_Mantissa"
            }
        ]
    },
    "1073762316": {
        "name": "CR1",
        "address": 1073762316,
        "size": 32,
        "access": "read-write",
        "desc": "Control register 1",
        "fields": [
            {
                "name": "SBK",
                "bitOffset": 0,
                "bitWidth": 1,
                "desc": "SBK"
            },
            {
                "name": "RWU",
                "bitOffset": 1,
                "bitWidth": 1,
                "desc": "RWU"
            },
            {
                "name": "RE",
                "bitOffset": 2,
                "bitWidth": 1,
                "desc": "RE"
            },
            {
                "name": "TE",
                "bitOffset": 3,
                "bitWidth": 1,
                "desc": "TE"
            },
            {
                "name": "IDLEIE",
                "bitOffset": 4,
                "bitWidth": 1,
                "desc": "IDLEIE"
            },
            {
                "name": "RXNEIE",
                "bitOffset": 5,
                "bitWidth": 1,
                "desc": "RXNEIE"
            },
            {
                "name": "TCIE",
                "bitOffset": 6,
                "bitWidth": 1,
                "desc": "TCIE"
            },
            {
                "name": "TXEIE",
                "bitOffset": 7,
                "bitWidth": 1,
                "desc": "TXEIE"
            },
            {
                "name": "PEIE",
                "bitOffset": 8,
                "bitWidth": 1,
                "desc": "PEIE"
            },
            {
                "name": "PS",
                "bitOffset": 9,
                "bitWidth": 1,
                "desc": "PS"
            },
            {
                "name": "PCE",
                "bitOffset": 10,
                "bitWidth": 1,
                "desc": "PCE"
            },
            {
                "name": "WAKE",
                "bitOffset": 11,
                "bitWidth": 1,
                "desc": "WAKE"
            },
            {
                "name": "M",
                "bitOffset": 12,
                "bitWidth": 1,
                "desc": "M"
            },
            {
                "name": "UE",
                "bitOffset": 13,
                "bitWidth": 1,
                "desc": "UE"
            }
        ]
    },
    "1073762320": {
        "name": "CR2",
        "address": 1073762320,
        "size": 32,
        "access": "read-write",
        "desc": "Control register 2",
        "fields": [
            {
                "name": "ADD",
                "bitOffset": 0,
                "bitWidth": 4,
                "desc": "ADD"
            },
            {
                "name": "LBDL",
                "bitOffset": 5,
                "bitWidth": 1,
                "desc": "LBDL"
            },
            {
                "name": "LBDIE",
                "bitOffset": 6,
                "bitWidth": 1,
                "desc": "LBDIE"
            },
            {
                "name": "STOP",
                "bitOffset": 12,
                "bitWidth": 2,
                "desc": "STOP"
            },
            {
                "name": "LINEN",
                "bitOffset": 14,
                "bitWidth": 1,
                "desc": "LINEN"
            }
        ]
    },
    "1073762324": {
        "name": "CR3",
        "address": 1073762324,
        "size": 32,
        "access": "read-write",
        "desc": "Control register 3",
        "fields": [
            {
                "name": "EIE",
                "bitOffset": 0,
                "bitWidth": 1,
                "desc": "Error interrupt enable"
            },
            {
                "name": "IREN",
                "bitOffset": 1,
                "bitWidth": 1,
                "desc": "IrDA mode enable"
            },
            {
                "name": "IRLP",
                "bitOffset": 2,
                "bitWidth": 1,
                "desc": "IrDA low-power"
            },
            {
                "name": "HDSEL",
                "bitOffset": 3,
                "bitWidth": 1,
                "desc": "Half-duplex selection"
            },
            {
                "name": "DMAT",
                "bitOffset": 7,
                "bitWidth": 1,
                "desc": "DMA enable transmitter"
            }
        ]
    },
    "1073885184": {
        "name": "DR",
        "address": 1073885184,
        "size": 32,
        "access": "read-write",
        "desc": "Data register",
        "fields": [
            {
                "name": "DR",
                "bitOffset": 0,
                "bitWidth": 32,
                "desc": "Data Register"
            }
        ]
    },
    "1073885188": {
        "name": "IDR",
        "address": 1073885188,
        "size": 32,
        "access": "read-write",
        "desc": "Independent Data register",
        "fields": [
            {
                "name": "IDR",
                "bitOffset": 0,
                "bitWidth": 8,
                "desc": "Independent Data register"
            }
        ]
    },
    "1073885192": {
        "name": "CR",
        "address": 1073885192,
        "size": 32,
        "access": "write-only",
        "desc": "Control register",
        "fields": [
            {
                "name": "RESET",
                "bitOffset": 0,
                "bitWidth": 1,
                "desc": "Reset bit"
            }
        ]
    },
    "1073881088": {
        "name": "ACR",
        "address": 1073881088,
        "size": 32,
        "access": "read-write",
        "desc": "Flash access control register",
        "fields": [
            {
                "name": "HLFCYA",
                "bitOffset": 3,
                "bitWidth": 1,
                "desc": "Flash half cycle access\n              enable"
            }
        ]
    },
    "1073881092": {
        "name": "KEYR",
        "address": 1073881092,
        "size": 32,
        "access": "write-only",
        "desc": "Flash key register",
        "fields": [
            {
                "name": "KEY",
                "bitOffset": 0,
                "bitWidth": 32,
                "desc": "FPEC key"
            }
        ]
    },
    "1073881096": {
        "name": "OPTKEYR",
        "address": 1073881096,
        "size": 32,
        "access": "write-only",
        "desc": "Flash option key register",
        "fields": [
            {
                "name": "OPTKEY",
                "bitOffset": 0,
                "bitWidth": 32,
                "desc": "Option byte key"
            }
        ]
    },
    "1073881100": {
        "name": "SR",
        "address": 1073881100,
        "size": 32,
        "access": "",
        "desc": "Status register",
        "fields": [
            {
                "name": "EOP",
                "bitOffset": 5,
                "bitWidth": 1,
                "desc": "End of operation"
            },
            {
                "name": "WRPRTERR",
                "bitOffset": 4,
                "bitWidth": 1,
                "desc": "Write protection error"
            },
            {
                "name": "PGERR",
                "bitOffset": 2,
                "bitWidth": 1,
                "desc": "Programming error"
            },
            {
                "name": "BSY",
                "bitOffset": 0,
                "bitWidth": 1,
                "desc": "Busy"
            }
        ]
    },
    "1073881104": {
        "name": "CR",
        "address": 1073881104,
        "size": 32,
        "access": "read-write",
        "desc": "Control register",
        "fields": [
            {
                "name": "PG",
                "bitOffset": 0,
                "bitWidth": 1,
                "desc": "Programming"
            },
            {
                "name": "PER",
                "bitOffset": 1,
                "bitWidth": 1,
                "desc": "Page Erase"
            },
            {
                "name": "MER",
                "bitOffset": 2,
                "bitWidth": 1,
                "desc": "Mass Erase"
            },
            {
                "name": "OPTPG",
                "bitOffset": 4,
                "bitWidth": 1,
                "desc": "Option byte programming"
            },
            {
                "name": "OPTER",
                "bitOffset": 5,
                "bitWidth": 1,
                "desc": "Option byte erase"
            },
            {
                "name": "STRT",
                "bitOffset": 6,
                "bitWidth": 1,
                "desc": "Start"
            },
            {
                "name": "LOCK",
                "bitOffset": 7,
                "bitWidth": 1,
                "desc": "Lock"
            },
            {
                "name": "OPTWRE",
                "bitOffset": 9,
                "bitWidth": 1,
                "desc": "Option bytes write enable"
            },
            {
                "name": "ERRIE",
                "bitOffset": 10,
                "bitWidth": 1,
                "desc": "Error interrupt enable"
            },
            {
                "name": "EOPIE",
                "bitOffset": 12,
                "bitWidth": 1,
                "desc": "End of operation interrupt\n              enable"
            }
        ]
    },
    "1073881108": {
        "name": "AR",
        "address": 1073881108,
        "size": 32,
        "access": "write-only",
        "desc": "Flash address register",
        "fields": [
            {
                "name": "FAR",
                "bitOffset": 0,
                "bitWidth": 32,
                "desc": "Flash Address"
            }
        ]
    },
    "1073881116": {
        "name": "OBR",
        "address": 1073881116,
        "size": 32,
        "access": "read-only",
        "desc": "Option byte register",
        "fields": [
            {
                "name": "OPTERR",
                "bitOffset": 0,
                "bitWidth": 1,
                "desc": "Option byte error"
            },
            {
                "name": "RDPRT",
                "bitOffset": 1,
                "bitWidth": 1,
                "desc": "Read protection"
            },
            {
                "name": "WDG_SW",
                "bitOffset": 2,
                "bitWidth": 1,
                "desc": "WDG_SW"
            },
            {
                "name": "nRST_STOP",
                "bitOffset": 3,
                "bitWidth": 1,
                "desc": "nRST_STOP"
            },
            {
                "name": "nRST_STDBY",
                "bitOffset": 4,
                "bitWidth": 1,
                "desc": "nRST_STDBY"
            },
            {
                "name": "Data0",
                "bitOffset": 10,
                "bitWidth": 8,
                "desc": "Data0"
            },
            {
                "name": "Data1",
                "bitOffset": 18,
                "bitWidth": 8,
                "desc": "Data1"
            }
        ]
    },
    "1073881120": {
        "name": "WRPR",
        "address": 1073881120,
        "size": 32,
        "access": "read-only",
        "desc": "Write protection register",
        "fields": [
            {
                "name": "WRP",
                "bitOffset": 0,
                "bitWidth": 32,
                "desc": "Write protect"
            }
        ]
    },
    "1073823744": {
        "name": "CR1",
        "address": 1073823744,
        "size": 32,
        "access": "read-write",
        "desc": "control register 1",
        "fields": [
            {
                "name": "CKD",
                "bitOffset": 8,
                "bitWidth": 2,
                "desc": "Clock division"
            },
            {
                "name": "ARPE",
                "bitOffset": 7,
                "bitWidth": 1,
                "desc": "Auto-reload preload enable"
            },
            {
                "name": "OPM",
                "bitOffset": 3,
                "bitWidth": 1,
                "desc": "One-pulse mode"
            },
            {
                "name": "URS",
                "bitOffset": 2,
                "bitWidth": 1,
                "desc": "Update request source"
            },
            {
                "name": "UDIS",
                "bitOffset": 1,
                "bitWidth": 1,
                "desc": "Update disable"
            },
            {
                "name": "CEN",
                "bitOffset": 0,
                "bitWidth": 1,
                "desc": "Counter enable"
            }
        ]
    },
    "1073823748": {
        "name": "CR2",
        "address": 1073823748,
        "size": 32,
        "access": "read-write",
        "desc": "control register 2",
        "fields": [
            {
                "name": "OIS2",
                "bitOffset": 10,
                "bitWidth": 1,
                "desc": "Output Idle state 2"
            },
            {
                "name": "OIS1N",
                "bitOffset": 9,
                "bitWidth": 1,
                "desc": "Output Idle state 1"
            },
            {
                "name": "OIS1",
                "bitOffset": 8,
                "bitWidth": 1,
                "desc": "Output Idle state 1"
            },
            {
                "name": "MMS",
                "bitOffset": 4,
                "bitWidth": 3,
                "desc": "Master mode selection"
            },
            {
                "name": "CCDS",
                "bitOffset": 3,
                "bitWidth": 1,
                "desc": "Capture/compare DMA\n              selection"
            },
            {
                "name": "CCUS",
                "bitOffset": 2,
                "bitWidth": 1,
                "desc": "Capture/compare control update\n              selection"
            },
            {
                "name": "CCPC",
                "bitOffset": 0,
                "bitWidth": 1,
                "desc": "Capture/compare preloaded\n              control"
            }
        ]
    },
    "1073823752": {
        "name": "SMCR",
        "address": 1073823752,
        "size": 32,
        "access": "read-write",
        "desc": "slave mode control register",
        "fields": [
            {
                "name": "MSM",
                "bitOffset": 7,
                "bitWidth": 1,
                "desc": "Master/Slave mode"
            },
            {
                "name": "TS",
                "bitOffset": 4,
                "bitWidth": 3,
                "desc": "Trigger selection"
            },
            {
                "name": "SMS",
                "bitOffset": 0,
                "bitWidth": 3,
                "desc": "Slave mode selection"
            }
        ]
    },
    "1073823756": {
        "name": "DIER",
        "address": 1073823756,
        "size": 32,
        "access": "read-write",
        "desc": "DMA/Interrupt enable register",
        "fields": [
            {
                "name": "TDE",
                "bitOffset": 14,
                "bitWidth": 1,
                "desc": "Trigger DMA request enable"
            },
            {
                "name": "CC2DE",
                "bitOffset": 10,
                "bitWidth": 1,
                "desc": "Capture/Compare 2 DMA request\n              enable"
            },
            {
                "name": "CC1DE",
                "bitOffset": 9,
                "bitWidth": 1,
                "desc": "Capture/Compare 1 DMA request\n              enable"
            },
            {
                "name": "UDE",
                "bitOffset": 8,
                "bitWidth": 1,
                "desc": "Update DMA request enable"
            },
            {
                "name": "BIE",
                "bitOffset": 7,
                "bitWidth": 1,
                "desc": "Break interrupt enable"
            },
            {
                "name": "TIE",
                "bitOffset": 6,
                "bitWidth": 1,
                "desc": "Trigger interrupt enable"
            },
            {
                "name": "COMIE",
                "bitOffset": 5,
                "bitWidth": 1,
                "desc": "COM interrupt enable"
            },
            {
                "name": "CC2IE",
                "bitOffset": 2,
                "bitWidth": 1,
                "desc": "Capture/Compare 2 interrupt\n              enable"
            },
            {
                "name": "CC1IE",
                "bitOffset": 1,
                "bitWidth": 1,
                "desc": "Capture/Compare 1 interrupt\n              enable"
            },
            {
                "name": "UIE",
                "bitOffset": 0,
                "bitWidth": 1,
                "desc": "Update interrupt enable"
            }
        ]
    },
    "1073823760": {
        "name": "SR",
        "address": 1073823760,
        "size": 32,
        "access": "read-write",
        "desc": "status register",
        "fields": [
            {
                "name": "CC2OF",
                "bitOffset": 10,
                "bitWidth": 1,
                "desc": "Capture/compare 2 overcapture\n              flag"
            },
            {
                "name": "CC1OF",
                "bitOffset": 9,
                "bitWidth": 1,
                "desc": "Capture/Compare 1 overcapture\n              flag"
            },
            {
                "name": "BIF",
                "bitOffset": 7,
                "bitWidth": 1,
                "desc": "Break interrupt flag"
            },
            {
                "name": "TIF",
                "bitOffset": 6,
                "bitWidth": 1,
                "desc": "Trigger interrupt flag"
            },
            {
                "name": "COMIF",
                "bitOffset": 5,
                "bitWidth": 1,
                "desc": "COM interrupt flag"
            },
            {
                "name": "CC2IF",
                "bitOffset": 2,
                "bitWidth": 1,
                "desc": "Capture/Compare 2 interrupt\n              flag"
            },
            {
                "name": "CC1IF",
                "bitOffset": 1,
                "bitWidth": 1,
                "desc": "Capture/compare 1 interrupt\n              flag"
            },
            {
                "name": "UIF",
                "bitOffset": 0,
                "bitWidth": 1,
                "desc": "Update interrupt flag"
            }
        ]
    },
    "1073823764": {
        "name": "EGR",
        "address": 1073823764,
        "size": 32,
        "access": "write-only",
        "desc": "event generation register",
        "fields": [
            {
                "name": "BG",
                "bitOffset": 7,
                "bitWidth": 1,
                "desc": "Break generation"
            },
            {
                "name": "TG",
                "bitOffset": 6,
                "bitWidth": 1,
                "desc": "Trigger generation"
            },
            {
                "name": "COMG",
                "bitOffset": 5,
                "bitWidth": 1,
                "desc": "Capture/Compare control update\n              generation"
            },
            {
                "name": "CC2G",
                "bitOffset": 2,
                "bitWidth": 1,
                "desc": "Capture/compare 2\n              generation"
            },
            {
                "name": "CC1G",
                "bitOffset": 1,
                "bitWidth": 1,
                "desc": "Capture/compare 1\n              generation"
            },
            {
                "name": "UG",
                "bitOffset": 0,
                "bitWidth": 1,
                "desc": "Update generation"
            }
        ]
    },
    "1073823768": {
        "name": "CCMR1_Output",
        "address": 1073823768,
        "size": 32,
        "access": "read-write",
        "desc": "capture/compare mode register (output\n          mode)",
        "fields": [
            {
                "name": "OC2M",
                "bitOffset": 12,
                "bitWidth": 3,
                "desc": "Output Compare 2 mode"
            },
            {
                "name": "OC2PE",
                "bitOffset": 11,
                "bitWidth": 1,
                "desc": "Output Compare 2 preload\n              enable"
            },
            {
                "name": "OC2FE",
                "bitOffset": 10,
                "bitWidth": 1,
                "desc": "Output Compare 2 fast\n              enable"
            },
            {
                "name": "CC2S",
                "bitOffset": 8,
                "bitWidth": 2,
                "desc": "Capture/Compare 2\n              selection"
            },
            {
                "name": "OC1M",
                "bitOffset": 4,
                "bitWidth": 3,
                "desc": "Output Compare 1 mode"
            },
            {
                "name": "OC1PE",
                "bitOffset": 3,
                "bitWidth": 1,
                "desc": "Output Compare 1 preload\n              enable"
            },
            {
                "name": "OC1FE",
                "bitOffset": 2,
                "bitWidth": 1,
                "desc": "Output Compare 1 fast\n              enable"
            },
            {
                "name": "CC1S",
                "bitOffset": 0,
                "bitWidth": 2,
                "desc": "Capture/Compare 1\n              selection"
            }
        ]
    },
    "1073823776": {
        "name": "CCER",
        "address": 1073823776,
        "size": 32,
        "access": "read-write",
        "desc": "capture/compare enable\n          register",
        "fields": [
            {
                "name": "CC2NP",
                "bitOffset": 7,
                "bitWidth": 1,
                "desc": "Capture/Compare 2 output\n              Polarity"
            },
            {
                "name": "CC2P",
                "bitOffset": 5,
                "bitWidth": 1,
                "desc": "Capture/Compare 2 output\n              Polarity"
            },
            {
                "name": "CC2E",
                "bitOffset": 4,
                "bitWidth": 1,
                "desc": "Capture/Compare 2 output\n              enable"
            },
            {
                "name": "CC1NP",
                "bitOffset": 3,
                "bitWidth": 1,
                "desc": "Capture/Compare 1 output\n              Polarity"
            },
            {
                "name": "CC1NE",
                "bitOffset": 2,
                "bitWidth": 1,
                "desc": "Capture/Compare 1 complementary output\n              enable"
            },
            {
                "name": "CC1P",
                "bitOffset": 1,
                "bitWidth": 1,
                "desc": "Capture/Compare 1 output\n              Polarity"
            },
            {
                "name": "CC1E",
                "bitOffset": 0,
                "bitWidth": 1,
                "desc": "Capture/Compare 1 output\n              enable"
            }
        ]
    },
    "1073823780": {
        "name": "CNT",
        "address": 1073823780,
        "size": 32,
        "access": "read-write",
        "desc": "counter",
        "fields": [
            {
                "name": "CNT",
                "bitOffset": 0,
                "bitWidth": 16,
                "desc": "counter value"
            }
        ]
    },
    "1073823784": {
        "name": "PSC",
        "address": 1073823784,
        "size": 32,
        "access": "read-write",
        "desc": "prescaler",
        "fields": [
            {
                "name": "PSC",
                "bitOffset": 0,
                "bitWidth": 16,
                "desc": "Prescaler value"
            }
        ]
    },
    "1073823788": {
        "name": "ARR",
        "address": 1073823788,
        "size": 32,
        "access": "read-write",
        "desc": "auto-reload register",
        "fields": [
            {
                "name": "ARR",
                "bitOffset": 0,
                "bitWidth": 16,
                "desc": "Auto-reload value"
            }
        ]
    },
    "1073823792": {
        "name": "RCR",
        "address": 1073823792,
        "size": 32,
        "access": "read-write",
        "desc": "repetition counter register",
        "fields": [
            {
                "name": "REP",
                "bitOffset": 0,
                "bitWidth": 8,
                "desc": "Repetition counter value"
            }
        ]
    },
    "1073823796": {
        "name": "CCR1",
        "address": 1073823796,
        "size": 32,
        "access": "read-write",
        "desc": "capture/compare register 1",
        "fields": [
            {
                "name": "CCR1",
                "bitOffset": 0,
                "bitWidth": 16,
                "desc": "Capture/Compare 1 value"
            }
        ]
    },
    "1073823800": {
        "name": "CCR2",
        "address": 1073823800,
        "size": 32,
        "access": "read-write",
        "desc": "capture/compare register 2",
        "fields": [
            {
                "name": "CCR2",
                "bitOffset": 0,
                "bitWidth": 16,
                "desc": "Capture/Compare 2 value"
            }
        ]
    },
    "1073823812": {
        "name": "BDTR",
        "address": 1073823812,
        "size": 32,
        "access": "read-write",
        "desc": "break and dead-time register",
        "fields": [
            {
                "name": "MOE",
                "bitOffset": 15,
                "bitWidth": 1,
                "desc": "Main output enable"
            },
            {
                "name": "AOE",
                "bitOffset": 14,
                "bitWidth": 1,
                "desc": "Automatic output enable"
            },
            {
                "name": "BKP",
                "bitOffset": 13,
                "bitWidth": 1,
                "desc": "Break polarity"
            },
            {
                "name": "BKE",
                "bitOffset": 12,
                "bitWidth": 1,
                "desc": "Break enable"
            },
            {
                "name": "OSSR",
                "bitOffset": 11,
                "bitWidth": 1,
                "desc": "Off-state selection for Run\n              mode"
            },
            {
                "name": "OSSI",
                "bitOffset": 10,
                "bitWidth": 1,
                "desc": "Off-state selection for Idle\n              mode"
            },
            {
                "name": "LOCK",
                "bitOffset": 8,
                "bitWidth": 2,
                "desc": "Lock configuration"
            },
            {
                "name": "DTG",
                "bitOffset": 0,
                "bitWidth": 8,
                "desc": "Dead-time generator setup"
            }
        ]
    },
    "1073823816": {
        "name": "DCR",
        "address": 1073823816,
        "size": 32,
        "access": "read-write",
        "desc": "DMA control register",
        "fields": [
            {
                "name": "DBL",
                "bitOffset": 8,
                "bitWidth": 5,
                "desc": "DMA burst length"
            },
            {
                "name": "DBA",
                "bitOffset": 0,
                "bitWidth": 5,
                "desc": "DMA base address"
            }
        ]
    },
    "1073823820": {
        "name": "DMAR",
        "address": 1073823820,
        "size": 32,
        "access": "read-write",
        "desc": "DMA address for full transfer",
        "fields": [
            {
                "name": "DMAB",
                "bitOffset": 0,
                "bitWidth": 16,
                "desc": "DMA register for burst\n              accesses"
            }
        ]
    },
    "1073824768": {
        "name": "CR1",
        "address": 1073824768,
        "size": 32,
        "access": "read-write",
        "desc": "control register 1",
        "fields": [
            {
                "name": "CKD",
                "bitOffset": 8,
                "bitWidth": 2,
                "desc": "Clock division"
            },
            {
                "name": "ARPE",
                "bitOffset": 7,
                "bitWidth": 1,
                "desc": "Auto-reload preload enable"
            },
            {
                "name": "OPM",
                "bitOffset": 3,
                "bitWidth": 1,
                "desc": "One-pulse mode"
            },
            {
                "name": "URS",
                "bitOffset": 2,
                "bitWidth": 1,
                "desc": "Update request source"
            },
            {
                "name": "UDIS",
                "bitOffset": 1,
                "bitWidth": 1,
                "desc": "Update disable"
            },
            {
                "name": "CEN",
                "bitOffset": 0,
                "bitWidth": 1,
                "desc": "Counter enable"
            }
        ]
    },
    "1073824772": {
        "name": "CR2",
        "address": 1073824772,
        "size": 32,
        "access": "read-write",
        "desc": "control register 2",
        "fields": [
            {
                "name": "OIS1N",
                "bitOffset": 9,
                "bitWidth": 1,
                "desc": "Output Idle state 1"
            },
            {
                "name": "OIS1",
                "bitOffset": 8,
                "bitWidth": 1,
                "desc": "Output Idle state 1"
            },
            {
                "name": "CCDS",
                "bitOffset": 3,
                "bitWidth": 1,
                "desc": "Capture/compare DMA\n              selection"
            },
            {
                "name": "CCUS",
                "bitOffset": 2,
                "bitWidth": 1,
                "desc": "Capture/compare control update\n              selection"
            },
            {
                "name": "CCPC",
                "bitOffset": 0,
                "bitWidth": 1,
                "desc": "Capture/compare preloaded\n              control"
            }
        ]
    },
    "1073824780": {
        "name": "DIER",
        "address": 1073824780,
        "size": 32,
        "access": "read-write",
        "desc": "DMA/Interrupt enable register",
        "fields": [
            {
                "name": "TDE",
                "bitOffset": 14,
                "bitWidth": 1,
                "desc": "Trigger DMA request enable"
            },
            {
                "name": "CC1DE",
                "bitOffset": 9,
                "bitWidth": 1,
                "desc": "Capture/Compare 1 DMA request\n              enable"
            },
            {
                "name": "UDE",
                "bitOffset": 8,
                "bitWidth": 1,
                "desc": "Update DMA request enable"
            },
            {
                "name": "BIE",
                "bitOffset": 7,
                "bitWidth": 1,
                "desc": "Break interrupt enable"
            },
            {
                "name": "TIE",
                "bitOffset": 6,
                "bitWidth": 1,
                "desc": "Trigger interrupt enable"
            },
            {
                "name": "COMIE",
                "bitOffset": 5,
                "bitWidth": 1,
                "desc": "COM interrupt enable"
            },
            {
                "name": "CC1IE",
                "bitOffset": 1,
                "bitWidth": 1,
                "desc": "Capture/Compare 1 interrupt\n              enable"
            },
            {
                "name": "UIE",
                "bitOffset": 0,
                "bitWidth": 1,
                "desc": "Update interrupt enable"
            }
        ]
    },
    "1073824784": {
        "name": "SR",
        "address": 1073824784,
        "size": 32,
        "access": "read-write",
        "desc": "status register",
        "fields": [
            {
                "name": "CC1OF",
                "bitOffset": 9,
                "bitWidth": 1,
                "desc": "Capture/Compare 1 overcapture\n              flag"
            },
            {
                "name": "BIF",
                "bitOffset": 7,
                "bitWidth": 1,
                "desc": "Break interrupt flag"
            },
            {
                "name": "TIF",
                "bitOffset": 6,
                "bitWidth": 1,
                "desc": "Trigger interrupt flag"
            },
            {
                "name": "COMIF",
                "bitOffset": 5,
                "bitWidth": 1,
                "desc": "COM interrupt flag"
            },
            {
                "name": "CC1IF",
                "bitOffset": 1,
                "bitWidth": 1,
                "desc": "Capture/compare 1 interrupt\n              flag"
            },
            {
                "name": "UIF",
                "bitOffset": 0,
                "bitWidth": 1,
                "desc": "Update interrupt flag"
            }
        ]
    },
    "1073824788": {
        "name": "EGR",
        "address": 1073824788,
        "size": 32,
        "access": "write-only",
        "desc": "event generation register",
        "fields": [
            {
                "name": "BG",
                "bitOffset": 7,
                "bitWidth": 1,
                "desc": "Break generation"
            },
            {
                "name": "TG",
                "bitOffset": 6,
                "bitWidth": 1,
                "desc": "Trigger generation"
            },
            {
                "name": "COMG",
                "bitOffset": 5,
                "bitWidth": 1,
                "desc": "Capture/Compare control update\n              generation"
            },
            {
                "name": "CC1G",
                "bitOffset": 1,
                "bitWidth": 1,
                "desc": "Capture/compare 1\n              generation"
            },
            {
                "name": "UG",
                "bitOffset": 0,
                "bitWidth": 1,
                "desc": "Update generation"
            }
        ]
    },
    "1073824792": {
        "name": "CCMR1_Output",
        "address": 1073824792,
        "size": 32,
        "access": "read-write",
        "desc": "capture/compare mode register (output\n          mode)",
        "fields": [
            {
                "name": "OC1M",
                "bitOffset": 4,
                "bitWidth": 3,
                "desc": "Output Compare 1 mode"
            },
            {
                "name": "OC1PE",
                "bitOffset": 3,
                "bitWidth": 1,
                "desc": "Output Compare 1 preload\n              enable"
            },
            {
                "name": "OC1FE",
                "bitOffset": 2,
                "bitWidth": 1,
                "desc": "Output Compare 1 fast\n              enable"
            },
            {
                "name": "CC1S",
                "bitOffset": 0,
                "bitWidth": 2,
                "desc": "Capture/Compare 1\n              selection"
            }
        ]
    },
    "1073824800": {
        "name": "CCER",
        "address": 1073824800,
        "size": 32,
        "access": "read-write",
        "desc": "capture/compare enable\n          register",
        "fields": [
            {
                "name": "CC1NP",
                "bitOffset": 3,
                "bitWidth": 1,
                "desc": "Capture/Compare 1 output\n              Polarity"
            },
            {
                "name": "CC1NE",
                "bitOffset": 2,
                "bitWidth": 1,
                "desc": "Capture/Compare 1 complementary output\n              enable"
            },
            {
                "name": "CC1P",
                "bitOffset": 1,
                "bitWidth": 1,
                "desc": "Capture/Compare 1 output\n              Polarity"
            },
            {
                "name": "CC1E",
                "bitOffset": 0,
                "bitWidth": 1,
                "desc": "Capture/Compare 1 output\n              enable"
            }
        ]
    },
    "1073824804": {
        "name": "CNT",
        "address": 1073824804,
        "size": 32,
        "access": "read-write",
        "desc": "counter",
        "fields": [
            {
                "name": "CNT",
                "bitOffset": 0,
                "bitWidth": 16,
                "desc": "counter value"
            }
        ]
    },
    "1073824808": {
        "name": "PSC",
        "address": 1073824808,
        "size": 32,
        "access": "read-write",
        "desc": "prescaler",
        "fields": [
            {
                "name": "PSC",
                "bitOffset": 0,
                "bitWidth": 16,
                "desc": "Prescaler value"
            }
        ]
    },
    "1073824812": {
        "name": "ARR",
        "address": 1073824812,
        "size": 32,
        "access": "read-write",
        "desc": "auto-reload register",
        "fields": [
            {
                "name": "ARR",
                "bitOffset": 0,
                "bitWidth": 16,
                "desc": "Auto-reload value"
            }
        ]
    },
    "1073824816": {
        "name": "RCR",
        "address": 1073824816,
        "size": 32,
        "access": "read-write",
        "desc": "repetition counter register",
        "fields": [
            {
                "name": "REP",
                "bitOffset": 0,
                "bitWidth": 8,
                "desc": "Repetition counter value"
            }
        ]
    },
    "1073824820": {
        "name": "CCR1",
        "address": 1073824820,
        "size": 32,
        "access": "read-write",
        "desc": "capture/compare register 1",
        "fields": [
            {
                "name": "CCR1",
                "bitOffset": 0,
                "bitWidth": 16,
                "desc": "Capture/Compare 1 value"
            }
        ]
    },
    "1073824836": {
        "name": "BDTR",
        "address": 1073824836,
        "size": 32,
        "access": "read-write",
        "desc": "break and dead-time register",
        "fields": [
            {
                "name": "MOE",
                "bitOffset": 15,
                "bitWidth": 1,
                "desc": "Main output enable"
            },
            {
                "name": "AOE",
                "bitOffset": 14,
                "bitWidth": 1,
                "desc": "Automatic output enable"
            },
            {
                "name": "BKP",
                "bitOffset": 13,
                "bitWidth": 1,
                "desc": "Break polarity"
            },
            {
                "name": "BKE",
                "bitOffset": 12,
                "bitWidth": 1,
                "desc": "Break enable"
            },
            {
                "name": "OSSR",
                "bitOffset": 11,
                "bitWidth": 1,
                "desc": "Off-state selection for Run\n              mode"
            },
            {
                "name": "OSSI",
                "bitOffset": 10,
                "bitWidth": 1,
                "desc": "Off-state selection for Idle\n              mode"
            },
            {
                "name": "LOCK",
                "bitOffset": 8,
                "bitWidth": 2,
                "desc": "Lock configuration"
            },
            {
                "name": "DTG",
                "bitOffset": 0,
                "bitWidth": 8,
                "desc": "Dead-time generator setup"
            }
        ]
    },
    "1073824840": {
        "name": "DCR",
        "address": 1073824840,
        "size": 32,
        "access": "read-write",
        "desc": "DMA control register",
        "fields": [
            {
                "name": "DBL",
                "bitOffset": 8,
                "bitWidth": 5,
                "desc": "DMA burst length"
            },
            {
                "name": "DBA",
                "bitOffset": 0,
                "bitWidth": 5,
                "desc": "DMA base address"
            }
        ]
    },
    "1073824844": {
        "name": "DMAR",
        "address": 1073824844,
        "size": 32,
        "access": "read-write",
        "desc": "DMA address for full transfer",
        "fields": [
            {
                "name": "DMAB",
                "bitOffset": 0,
                "bitWidth": 16,
                "desc": "DMA register for burst\n              accesses"
            }
        ]
    },
    "1073772544": {
        "name": "CFGR",
        "address": 1073772544,
        "size": 32,
        "access": "read-write",
        "desc": "configuration register",
        "fields": [
            {
                "name": "PE",
                "bitOffset": 0,
                "bitWidth": 1,
                "desc": "Peripheral enable"
            },
            {
                "name": "IE",
                "bitOffset": 1,
                "bitWidth": 1,
                "desc": "Interrupt enable"
            },
            {
                "name": "BTEM",
                "bitOffset": 2,
                "bitWidth": 1,
                "desc": "Bit timing error mode"
            },
            {
                "name": "BPEM",
                "bitOffset": 3,
                "bitWidth": 1,
                "desc": "Bit period error mode"
            }
        ]
    },
    "1073772548": {
        "name": "OAR",
        "address": 1073772548,
        "size": 32,
        "access": "read-write",
        "desc": "CEC own address register",
        "fields": [
            {
                "name": "OA",
                "bitOffset": 0,
                "bitWidth": 4,
                "desc": "Own address"
            }
        ]
    },
    "1073772552": {
        "name": "PRES",
        "address": 1073772552,
        "size": 32,
        "access": "read-write",
        "desc": "Rx Data Register",
        "fields": [
            {
                "name": "PRESC",
                "bitOffset": 0,
                "bitWidth": 14,
                "desc": "CEC Rx Data Register"
            }
        ]
    },
    "1073772556": {
        "name": "ESR",
        "address": 1073772556,
        "size": 32,
        "access": "read-only",
        "desc": "CEC error status register",
        "fields": [
            {
                "name": "BTE",
                "bitOffset": 0,
                "bitWidth": 1,
                "desc": "Bit timing error"
            },
            {
                "name": "BPE",
                "bitOffset": 1,
                "bitWidth": 1,
                "desc": "Bit period error"
            },
            {
                "name": "RBTFE",
                "bitOffset": 2,
                "bitWidth": 1,
                "desc": "Rx block transfer finished\n              error"
            },
            {
                "name": "SBE",
                "bitOffset": 3,
                "bitWidth": 1,
                "desc": "Start bit error"
            },
            {
                "name": "ACKE",
                "bitOffset": 4,
                "bitWidth": 1,
                "desc": "Block acknowledge error"
            },
            {
                "name": "LINE",
                "bitOffset": 5,
                "bitWidth": 1,
                "desc": "Line error"
            },
            {
                "name": "TBTFE",
                "bitOffset": 6,
                "bitWidth": 1,
                "desc": "Tx block transfer finished\n              error"
            }
        ]
    },
    "1073772560": {
        "name": "CSR",
        "address": 1073772560,
        "size": 32,
        "access": "read-write",
        "desc": "CEC control and status\n          register",
        "fields": [
            {
                "name": "TSOM",
                "bitOffset": 0,
                "bitWidth": 1,
                "desc": "Tx start of message"
            },
            {
                "name": "TEOM",
                "bitOffset": 1,
                "bitWidth": 1,
                "desc": "Tx end of message"
            },
            {
                "name": "TERR",
                "bitOffset": 2,
                "bitWidth": 1,
                "desc": "Tx error"
            },
            {
                "name": "TBTRF",
                "bitOffset": 3,
                "bitWidth": 1,
                "desc": "Tx byte transfer request or block\n              transfer finished"
            },
            {
                "name": "RSOM",
                "bitOffset": 4,
                "bitWidth": 1,
                "desc": "Rx start of message"
            },
            {
                "name": "REOM",
                "bitOffset": 5,
                "bitWidth": 1,
                "desc": "Rx end of message"
            },
            {
                "name": "RERR",
                "bitOffset": 6,
                "bitWidth": 1,
                "desc": "Rx error"
            },
            {
                "name": "RBTF",
                "bitOffset": 7,
                "bitWidth": 1,
                "desc": "Rx byte/block transfer\n              finished"
            }
        ]
    },
    "1073772564": {
        "name": "TXD",
        "address": 1073772564,
        "size": 32,
        "access": "read-write",
        "desc": "CEC Tx data register",
        "fields": [
            {
                "name": "TXD",
                "bitOffset": 0,
                "bitWidth": 8,
                "desc": "Tx Data register"
            }
        ]
    },
    "1073772568": {
        "name": "RXD",
        "address": 1073772568,
        "size": 32,
        "access": "read-only",
        "desc": "CEC Rx data register",
        "fields": [
            {
                "name": "RXD",
                "bitOffset": 0,
                "bitWidth": 8,
                "desc": "Rx data"
            }
        ]
    },
    "3758153984": {
        "name": "ISER0",
        "address": 3758153984,
        "size": 32,
        "access": "read-write",
        "desc": "Interrupt Set-Enable Register",
        "fields": [
            {
                "name": "SETENA",
                "bitOffset": 0,
                "bitWidth": 32,
                "desc": "SETENA"
            }
        ]
    },
    "3758153988": {
        "name": "ISER1",
        "address": 3758153988,
        "size": 32,
        "access": "read-write",
        "desc": "Interrupt Set-Enable Register",
        "fields": [
            {
                "name": "SETENA",
                "bitOffset": 0,
                "bitWidth": 32,
                "desc": "SETENA"
            }
        ]
    },
    "3758154112": {
        "name": "ICER0",
        "address": 3758154112,
        "size": 32,
        "access": "read-write",
        "desc": "Interrupt Clear-Enable\n          Register",
        "fields": [
            {
                "name": "CLRENA",
                "bitOffset": 0,
                "bitWidth": 32,
                "desc": "CLRENA"
            }
        ]
    },
    "3758154116": {
        "name": "ICER1",
        "address": 3758154116,
        "size": 32,
        "access": "read-write",
        "desc": "Interrupt Clear-Enable\n          Register",
        "fields": [
            {
                "name": "CLRENA",
                "bitOffset": 0,
                "bitWidth": 32,
                "desc": "CLRENA"
            }
        ]
    },
    "3758154240": {
        "name": "ISPR0",
        "address": 3758154240,
        "size": 32,
        "access": "read-write",
        "desc": "Interrupt Set-Pending Register",
        "fields": [
            {
                "name": "SETPEND",
                "bitOffset": 0,
                "bitWidth": 32,
                "desc": "SETPEND"
            }
        ]
    },
    "3758154244": {
        "name": "ISPR1",
        "address": 3758154244,
        "size": 32,
        "access": "read-write",
        "desc": "Interrupt Set-Pending Register",
        "fields": [
            {
                "name": "SETPEND",
                "bitOffset": 0,
                "bitWidth": 32,
                "desc": "SETPEND"
            }
        ]
    },
    "3758154368": {
        "name": "ICPR0",
        "address": 3758154368,
        "size": 32,
        "access": "read-write",
        "desc": "Interrupt Clear-Pending\n          Register",
        "fields": [
            {
                "name": "CLRPEND",
                "bitOffset": 0,
                "bitWidth": 32,
                "desc": "CLRPEND"
            }
        ]
    },
    "3758154372": {
        "name": "ICPR1",
        "address": 3758154372,
        "size": 32,
        "access": "read-write",
        "desc": "Interrupt Clear-Pending\n          Register",
        "fields": [
            {
                "name": "CLRPEND",
                "bitOffset": 0,
                "bitWidth": 32,
                "desc": "CLRPEND"
            }
        ]
    },
    "3758154496": {
        "name": "IABR0",
        "address": 3758154496,
        "size": 32,
        "access": "read-only",
        "desc": "Interrupt Active Bit Register",
        "fields": [
            {
                "name": "ACTIVE",
                "bitOffset": 0,
                "bitWidth": 32,
                "desc": "ACTIVE"
            }
        ]
    },
    "3758154500": {
        "name": "IABR1",
        "address": 3758154500,
        "size": 32,
        "access": "read-only",
        "desc": "Interrupt Active Bit Register",
        "fields": [
            {
                "name": "ACTIVE",
                "bitOffset": 0,
                "bitWidth": 32,
                "desc": "ACTIVE"
            }
        ]
    },
    "3758154752": {
        "name": "IPR0",
        "address": 3758154752,
        "size": 32,
        "access": "read-write",
        "desc": "Interrupt Priority Register",
        "fields": [
            {
                "name": "IPR_N0",
                "bitOffset": 0,
                "bitWidth": 8,
                "desc": "IPR_N0"
            },
            {
                "name": "IPR_N1",
                "bitOffset": 8,
                "bitWidth": 8,
                "desc": "IPR_N1"
            },
            {
                "name": "IPR_N2",
                "bitOffset": 16,
                "bitWidth": 8,
                "desc": "IPR_N2"
            },
            {
                "name": "IPR_N3",
                "bitOffset": 24,
                "bitWidth": 8,
                "desc": "IPR_N3"
            }
        ]
    },
    "3758154756": {
        "name": "IPR1",
        "address": 3758154756,
        "size": 32,
        "access": "read-write",
        "desc": "Interrupt Priority Register",
        "fields": [
            {
                "name": "IPR_N0",
                "bitOffset": 0,
                "bitWidth": 8,
                "desc": "IPR_N0"
            },
            {
                "name": "IPR_N1",
                "bitOffset": 8,
                "bitWidth": 8,
                "desc": "IPR_N1"
            },
            {
                "name": "IPR_N2",
                "bitOffset": 16,
                "bitWidth": 8,
                "desc": "IPR_N2"
            },
            {
                "name": "IPR_N3",
                "bitOffset": 24,
                "bitWidth": 8,
                "desc": "IPR_N3"
            }
        ]
    },
    "3758154760": {
        "name": "IPR2",
        "address": 3758154760,
        "size": 32,
        "access": "read-write",
        "desc": "Interrupt Priority Register",
        "fields": [
            {
                "name": "IPR_N0",
                "bitOffset": 0,
                "bitWidth": 8,
                "desc": "IPR_N0"
            },
            {
                "name": "IPR_N1",
                "bitOffset": 8,
                "bitWidth": 8,
                "desc": "IPR_N1"
            },
            {
                "name": "IPR_N2",
                "bitOffset": 16,
                "bitWidth": 8,
                "desc": "IPR_N2"
            },
            {
                "name": "IPR_N3",
                "bitOffset": 24,
                "bitWidth": 8,
                "desc": "IPR_N3"
            }
        ]
    },
    "3758154764": {
        "name": "IPR3",
        "address": 3758154764,
        "size": 32,
        "access": "read-write",
        "desc": "Interrupt Priority Register",
        "fields": [
            {
                "name": "IPR_N0",
                "bitOffset": 0,
                "bitWidth": 8,
                "desc": "IPR_N0"
            },
            {
                "name": "IPR_N1",
                "bitOffset": 8,
                "bitWidth": 8,
                "desc": "IPR_N1"
            },
            {
                "name": "IPR_N2",
                "bitOffset": 16,
                "bitWidth": 8,
                "desc": "IPR_N2"
            },
            {
                "name": "IPR_N3",
                "bitOffset": 24,
                "bitWidth": 8,
                "desc": "IPR_N3"
            }
        ]
    },
    "3758154768": {
        "name": "IPR4",
        "address": 3758154768,
        "size": 32,
        "access": "read-write",
        "desc": "Interrupt Priority Register",
        "fields": [
            {
                "name": "IPR_N0",
                "bitOffset": 0,
                "bitWidth": 8,
                "desc": "IPR_N0"
            },
            {
                "name": "IPR_N1",
                "bitOffset": 8,
                "bitWidth": 8,
                "desc": "IPR_N1"
            },
            {
                "name": "IPR_N2",
                "bitOffset": 16,
                "bitWidth": 8,
                "desc": "IPR_N2"
            },
            {
                "name": "IPR_N3",
                "bitOffset": 24,
                "bitWidth": 8,
                "desc": "IPR_N3"
            }
        ]
    },
    "3758154772": {
        "name": "IPR5",
        "address": 3758154772,
        "size": 32,
        "access": "read-write",
        "desc": "Interrupt Priority Register",
        "fields": [
            {
                "name": "IPR_N0",
                "bitOffset": 0,
                "bitWidth": 8,
                "desc": "IPR_N0"
            },
            {
                "name": "IPR_N1",
                "bitOffset": 8,
                "bitWidth": 8,
                "desc": "IPR_N1"
            },
            {
                "name": "IPR_N2",
                "bitOffset": 16,
                "bitWidth": 8,
                "desc": "IPR_N2"
            },
            {
                "name": "IPR_N3",
                "bitOffset": 24,
                "bitWidth": 8,
                "desc": "IPR_N3"
            }
        ]
    },
    "3758154776": {
        "name": "IPR6",
        "address": 3758154776,
        "size": 32,
        "access": "read-write",
        "desc": "Interrupt Priority Register",
        "fields": [
            {
                "name": "IPR_N0",
                "bitOffset": 0,
                "bitWidth": 8,
                "desc": "IPR_N0"
            },
            {
                "name": "IPR_N1",
                "bitOffset": 8,
                "bitWidth": 8,
                "desc": "IPR_N1"
            },
            {
                "name": "IPR_N2",
                "bitOffset": 16,
                "bitWidth": 8,
                "desc": "IPR_N2"
            },
            {
                "name": "IPR_N3",
                "bitOffset": 24,
                "bitWidth": 8,
                "desc": "IPR_N3"
            }
        ]
    },
    "3758154780": {
        "name": "IPR7",
        "address": 3758154780,
        "size": 32,
        "access": "read-write",
        "desc": "Interrupt Priority Register",
        "fields": [
            {
                "name": "IPR_N0",
                "bitOffset": 0,
                "bitWidth": 8,
                "desc": "IPR_N0"
            },
            {
                "name": "IPR_N1",
                "bitOffset": 8,
                "bitWidth": 8,
                "desc": "IPR_N1"
            },
            {
                "name": "IPR_N2",
                "bitOffset": 16,
                "bitWidth": 8,
                "desc": "IPR_N2"
            },
            {
                "name": "IPR_N3",
                "bitOffset": 24,
                "bitWidth": 8,
                "desc": "IPR_N3"
            }
        ]
    },
    "3758154784": {
        "name": "IPR8",
        "address": 3758154784,
        "size": 32,
        "access": "read-write",
        "desc": "Interrupt Priority Register",
        "fields": [
            {
                "name": "IPR_N0",
                "bitOffset": 0,
                "bitWidth": 8,
                "desc": "IPR_N0"
            },
            {
                "name": "IPR_N1",
                "bitOffset": 8,
                "bitWidth": 8,
                "desc": "IPR_N1"
            },
            {
                "name": "IPR_N2",
                "bitOffset": 16,
                "bitWidth": 8,
                "desc": "IPR_N2"
            },
            {
                "name": "IPR_N3",
                "bitOffset": 24,
                "bitWidth": 8,
                "desc": "IPR_N3"
            }
        ]
    },
    "3758154788": {
        "name": "IPR9",
        "address": 3758154788,
        "size": 32,
        "access": "read-write",
        "desc": "Interrupt Priority Register",
        "fields": [
            {
                "name": "IPR_N0",
                "bitOffset": 0,
                "bitWidth": 8,
                "desc": "IPR_N0"
            },
            {
                "name": "IPR_N1",
                "bitOffset": 8,
                "bitWidth": 8,
                "desc": "IPR_N1"
            },
            {
                "name": "IPR_N2",
                "bitOffset": 16,
                "bitWidth": 8,
                "desc": "IPR_N2"
            },
            {
                "name": "IPR_N3",
                "bitOffset": 24,
                "bitWidth": 8,
                "desc": "IPR_N3"
            }
        ]
    },
    "3758154792": {
        "name": "IPR10",
        "address": 3758154792,
        "size": 32,
        "access": "read-write",
        "desc": "Interrupt Priority Register",
        "fields": [
            {
                "name": "IPR_N0",
                "bitOffset": 0,
                "bitWidth": 8,
                "desc": "IPR_N0"
            },
            {
                "name": "IPR_N1",
                "bitOffset": 8,
                "bitWidth": 8,
                "desc": "IPR_N1"
            },
            {
                "name": "IPR_N2",
                "bitOffset": 16,
                "bitWidth": 8,
                "desc": "IPR_N2"
            },
            {
                "name": "IPR_N3",
                "bitOffset": 24,
                "bitWidth": 8,
                "desc": "IPR_N3"
            }
        ]
    },
    "3758154796": {
        "name": "IPR11",
        "address": 3758154796,
        "size": 32,
        "access": "read-write",
        "desc": "Interrupt Priority Register",
        "fields": [
            {
                "name": "IPR_N0",
                "bitOffset": 0,
                "bitWidth": 8,
                "desc": "IPR_N0"
            },
            {
                "name": "IPR_N1",
                "bitOffset": 8,
                "bitWidth": 8,
                "desc": "IPR_N1"
            },
            {
                "name": "IPR_N2",
                "bitOffset": 16,
                "bitWidth": 8,
                "desc": "IPR_N2"
            },
            {
                "name": "IPR_N3",
                "bitOffset": 24,
                "bitWidth": 8,
                "desc": "IPR_N3"
            }
        ]
    },
    "3758154800": {
        "name": "IPR12",
        "address": 3758154800,
        "size": 32,
        "access": "read-write",
        "desc": "Interrupt Priority Register",
        "fields": [
            {
                "name": "IPR_N0",
                "bitOffset": 0,
                "bitWidth": 8,
                "desc": "IPR_N0"
            },
            {
                "name": "IPR_N1",
                "bitOffset": 8,
                "bitWidth": 8,
                "desc": "IPR_N1"
            },
            {
                "name": "IPR_N2",
                "bitOffset": 16,
                "bitWidth": 8,
                "desc": "IPR_N2"
            },
            {
                "name": "IPR_N3",
                "bitOffset": 24,
                "bitWidth": 8,
                "desc": "IPR_N3"
            }
        ]
    },
    "3758154804": {
        "name": "IPR13",
        "address": 3758154804,
        "size": 32,
        "access": "read-write",
        "desc": "Interrupt Priority Register",
        "fields": [
            {
                "name": "IPR_N0",
                "bitOffset": 0,
                "bitWidth": 8,
                "desc": "IPR_N0"
            },
            {
                "name": "IPR_N1",
                "bitOffset": 8,
                "bitWidth": 8,
                "desc": "IPR_N1"
            },
            {
                "name": "IPR_N2",
                "bitOffset": 16,
                "bitWidth": 8,
                "desc": "IPR_N2"
            },
            {
                "name": "IPR_N3",
                "bitOffset": 24,
                "bitWidth": 8,
                "desc": "IPR_N3"
            }
        ]
    },
    "3758154808": {
        "name": "IPR14",
        "address": 3758154808,
        "size": 32,
        "access": "read-write",
        "desc": "Interrupt Priority Register",
        "fields": [
            {
                "name": "IPR_N0",
                "bitOffset": 0,
                "bitWidth": 8,
                "desc": "IPR_N0"
            },
            {
                "name": "IPR_N1",
                "bitOffset": 8,
                "bitWidth": 8,
                "desc": "IPR_N1"
            },
            {
                "name": "IPR_N2",
                "bitOffset": 16,
                "bitWidth": 8,
                "desc": "IPR_N2"
            },
            {
                "name": "IPR_N3",
                "bitOffset": 24,
                "bitWidth": 8,
                "desc": "IPR_N3"
            }
        ]
    },
    "3758157200": {
        "name": "MPU_TYPER",
        "address": 3758157200,
        "size": 32,
        "access": "read-only",
        "desc": "MPU type register",
        "fields": [
            {
                "name": "SEPARATE",
                "bitOffset": 0,
                "bitWidth": 1,
                "desc": "Separate flag"
            },
            {
                "name": "DREGION",
                "bitOffset": 8,
                "bitWidth": 8,
                "desc": "Number of MPU data regions"
            },
            {
                "name": "IREGION",
                "bitOffset": 16,
                "bitWidth": 8,
                "desc": "Number of MPU instruction\n              regions"
            }
        ]
    },
    "3758157204": {
        "name": "MPU_CTRL",
        "address": 3758157204,
        "size": 32,
        "access": "read-only",
        "desc": "MPU control register",
        "fields": [
            {
                "name": "ENABLE",
                "bitOffset": 0,
                "bitWidth": 1,
                "desc": "Enables the MPU"
            },
            {
                "name": "HFNMIENA",
                "bitOffset": 1,
                "bitWidth": 1,
                "desc": "Enables the operation of MPU during hard\n              fault"
            },
            {
                "name": "PRIVDEFENA",
                "bitOffset": 2,
                "bitWidth": 1,
                "desc": "Enable priviliged software access to\n              default memory map"
            }
        ]
    },
    "3758157208": {
        "name": "MPU_RNR",
        "address": 3758157208,
        "size": 32,
        "access": "read-write",
        "desc": "MPU region number register",
        "fields": [
            {
                "name": "REGION",
                "bitOffset": 0,
                "bitWidth": 8,
                "desc": "MPU region"
            }
        ]
    },
    "3758157212": {
        "name": "MPU_RBAR",
        "address": 3758157212,
        "size": 32,
        "access": "read-write",
        "desc": "MPU region base address\n          register",
        "fields": [
            {
                "name": "REGION",
                "bitOffset": 0,
                "bitWidth": 4,
                "desc": "MPU region field"
            },
            {
                "name": "VALID",
                "bitOffset": 4,
                "bitWidth": 1,
                "desc": "MPU region number valid"
            },
            {
                "name": "ADDR",
                "bitOffset": 5,
                "bitWidth": 27,
                "desc": "Region base address field"
            }
        ]
    },
    "3758157216": {
        "name": "MPU_RASR",
        "address": 3758157216,
        "size": 32,
        "access": "read-write",
        "desc": "MPU region attribute and size\n          register",
        "fields": [
            {
                "name": "ENABLE",
                "bitOffset": 0,
                "bitWidth": 1,
                "desc": "Region enable bit."
            },
            {
                "name": "SIZE",
                "bitOffset": 1,
                "bitWidth": 5,
                "desc": "Size of the MPU protection\n              region"
            },
            {
                "name": "SRD",
                "bitOffset": 8,
                "bitWidth": 8,
                "desc": "Subregion disable bits"
            },
            {
                "name": "B",
                "bitOffset": 16,
                "bitWidth": 1,
                "desc": "memory attribute"
            },
            {
                "name": "C",
                "bitOffset": 17,
                "bitWidth": 1,
                "desc": "memory attribute"
            },
            {
                "name": "S",
                "bitOffset": 18,
                "bitWidth": 1,
                "desc": "Shareable memory attribute"
            },
            {
                "name": "TEX",
                "bitOffset": 19,
                "bitWidth": 3,
                "desc": "memory attribute"
            },
            {
                "name": "AP",
                "bitOffset": 24,
                "bitWidth": 3,
                "desc": "Access permission"
            },
            {
                "name": "XN",
                "bitOffset": 28,
                "bitWidth": 1,
                "desc": "Instruction access disable\n              bit"
            }
        ]
    },
    "3758153736": {
        "name": "ACTRL",
        "address": 3758153736,
        "size": 32,
        "access": "read-write",
        "desc": "Auxiliary control register",
        "fields": [
            {
                "name": "DISFOLD",
                "bitOffset": 2,
                "bitWidth": 1,
                "desc": "DISFOLD"
            },
            {
                "name": "FPEXCODIS",
                "bitOffset": 10,
                "bitWidth": 1,
                "desc": "FPEXCODIS"
            },
            {
                "name": "DISRAMODE",
                "bitOffset": 11,
                "bitWidth": 1,
                "desc": "DISRAMODE"
            },
            {
                "name": "DISITMATBFLUSH",
                "bitOffset": 12,
                "bitWidth": 1,
                "desc": "DISITMATBFLUSH"
            }
        ]
    },
    "3758157568": {
        "name": "STIR",
        "address": 3758157568,
        "size": 32,
        "access": "read-write",
        "desc": "Software trigger interrupt\n          register",
        "fields": [
            {
                "name": "INTID",
                "bitOffset": 0,
                "bitWidth": 9,
                "desc": "Software generated interrupt\n              ID"
            }
        ]
    },
    "3758157056": {
        "name": "CPUID",
        "address": 3758157056,
        "size": 32,
        "access": "read-only",
        "desc": "CPUID base register",
        "fields": [
            {
                "name": "Revision",
                "bitOffset": 0,
                "bitWidth": 4,
                "desc": "Revision number"
            },
            {
                "name": "PartNo",
                "bitOffset": 4,
                "bitWidth": 12,
                "desc": "Part number of the\n              processor"
            },
            {
                "name": "Constant",
                "bitOffset": 16,
                "bitWidth": 4,
                "desc": "Reads as 0xF"
            },
            {
                "name": "Variant",
                "bitOffset": 20,
                "bitWidth": 4,
                "desc": "Variant number"
            },
            {
                "name": "Implementer",
                "bitOffset": 24,
                "bitWidth": 8,
                "desc": "Implementer code"
            }
        ]
    },
    "3758157060": {
        "name": "ICSR",
        "address": 3758157060,
        "size": 32,
        "access": "read-write",
        "desc": "Interrupt control and state\n          register",
        "fields": [
            {
                "name": "VECTACTIVE",
                "bitOffset": 0,
                "bitWidth": 9,
                "desc": "Active vector"
            },
            {
                "name": "RETTOBASE",
                "bitOffset": 11,
                "bitWidth": 1,
                "desc": "Return to base level"
            },
            {
                "name": "VECTPENDING",
                "bitOffset": 12,
                "bitWidth": 7,
                "desc": "Pending vector"
            },
            {
                "name": "ISRPENDING",
                "bitOffset": 22,
                "bitWidth": 1,
                "desc": "Interrupt pending flag"
            },
            {
                "name": "PENDSTCLR",
                "bitOffset": 25,
                "bitWidth": 1,
                "desc": "SysTick exception clear-pending\n              bit"
            },
            {
                "name": "PENDSTSET",
                "bitOffset": 26,
                "bitWidth": 1,
                "desc": "SysTick exception set-pending\n              bit"
            },
            {
                "name": "PENDSVCLR",
                "bitOffset": 27,
                "bitWidth": 1,
                "desc": "PendSV clear-pending bit"
            },
            {
                "name": "PENDSVSET",
                "bitOffset": 28,
                "bitWidth": 1,
                "desc": "PendSV set-pending bit"
            },
            {
                "name": "NMIPENDSET",
                "bitOffset": 31,
                "bitWidth": 1,
                "desc": "NMI set-pending bit."
            }
        ]
    },
    "3758157064": {
        "name": "VTOR",
        "address": 3758157064,
        "size": 32,
        "access": "read-write",
        "desc": "Vector table offset register",
        "fields": [
            {
                "name": "TBLOFF",
                "bitOffset": 9,
                "bitWidth": 21,
                "desc": "Vector table base offset\n              field"
            }
        ]
    },
    "3758157068": {
        "name": "AIRCR",
        "address": 3758157068,
        "size": 32,
        "access": "read-write",
        "desc": "Application interrupt and reset control\n          register",
        "fields": [
            {
                "name": "VECTRESET",
                "bitOffset": 0,
                "bitWidth": 1,
                "desc": "VECTRESET"
            },
            {
                "name": "VECTCLRACTIVE",
                "bitOffset": 1,
                "bitWidth": 1,
                "desc": "VECTCLRACTIVE"
            },
            {
                "name": "SYSRESETREQ",
                "bitOffset": 2,
                "bitWidth": 1,
                "desc": "SYSRESETREQ"
            },
            {
                "name": "PRIGROUP",
                "bitOffset": 8,
                "bitWidth": 3,
                "desc": "PRIGROUP"
            },
            {
                "name": "ENDIANESS",
                "bitOffset": 15,
                "bitWidth": 1,
                "desc": "ENDIANESS"
            },
            {
                "name": "VECTKEYSTAT",
                "bitOffset": 16,
                "bitWidth": 16,
                "desc": "Register key"
            }
        ]
    },
    "3758157072": {
        "name": "SCR",
        "address": 3758157072,
        "size": 32,
        "access": "read-write",
        "desc": "System control register",
        "fields": [
            {
                "name": "SLEEPONEXIT",
                "bitOffset": 1,
                "bitWidth": 1,
                "desc": "SLEEPONEXIT"
            },
            {
                "name": "SLEEPDEEP",
                "bitOffset": 2,
                "bitWidth": 1,
                "desc": "SLEEPDEEP"
            },
            {
                "name": "SEVEONPEND",
                "bitOffset": 4,
                "bitWidth": 1,
                "desc": "Send Event on Pending bit"
            }
        ]
    },
    "3758157076": {
        "name": "CCR",
        "address": 3758157076,
        "size": 32,
        "access": "read-write",
        "desc": "Configuration and control\n          register",
        "fields": [
            {
                "name": "NONBASETHRDENA",
                "bitOffset": 0,
                "bitWidth": 1,
                "desc": "Configures how the processor enters\n              Thread mode"
            },
            {
                "name": "USERSETMPEND",
                "bitOffset": 1,
                "bitWidth": 1,
                "desc": "USERSETMPEND"
            },
            {
                "name": "UNALIGN__TRP",
                "bitOffset": 3,
                "bitWidth": 1,
                "desc": "UNALIGN_ TRP"
            },
            {
                "name": "DIV_0_TRP",
                "bitOffset": 4,
                "bitWidth": 1,
                "desc": "DIV_0_TRP"
            },
            {
                "name": "BFHFNMIGN",
                "bitOffset": 8,
                "bitWidth": 1,
                "desc": "BFHFNMIGN"
            },
            {
                "name": "STKALIGN",
                "bitOffset": 9,
                "bitWidth": 1,
                "desc": "STKALIGN"
            }
        ]
    },
    "3758157080": {
        "name": "SHPR1",
        "address": 3758157080,
        "size": 32,
        "access": "read-write",
        "desc": "System handler priority\n          registers",
        "fields": [
            {
                "name": "PRI_4",
                "bitOffset": 0,
                "bitWidth": 8,
                "desc": "Priority of system handler\n              4"
            },
            {
                "name": "PRI_5",
                "bitOffset": 8,
                "bitWidth": 8,
                "desc": "Priority of system handler\n              5"
            },
            {
                "name": "PRI_6",
                "bitOffset": 16,
                "bitWidth": 8,
                "desc": "Priority of system handler\n              6"
            }
        ]
    },
    "3758157084": {
        "name": "SHPR2",
        "address": 3758157084,
        "size": 32,
        "access": "read-write",
        "desc": "System handler priority\n          registers",
        "fields": [
            {
                "name": "PRI_11",
                "bitOffset": 24,
                "bitWidth": 8,
                "desc": "Priority of system handler\n              11"
            }
        ]
    },
    "3758157088": {
        "name": "SHPR3",
        "address": 3758157088,
        "size": 32,
        "access": "read-write",
        "desc": "System handler priority\n          registers",
        "fields": [
            {
                "name": "PRI_14",
                "bitOffset": 16,
                "bitWidth": 8,
                "desc": "Priority of system handler\n              14"
            },
            {
                "name": "PRI_15",
                "bitOffset": 24,
                "bitWidth": 8,
                "desc": "Priority of system handler\n              15"
            }
        ]
    },
    "3758157092": {
        "name": "SHCRS",
        "address": 3758157092,
        "size": 32,
        "access": "read-write",
        "desc": "System handler control and state\n          register",
        "fields": [
            {
                "name": "MEMFAULTACT",
                "bitOffset": 0,
                "bitWidth": 1,
                "desc": "Memory management fault exception active\n              bit"
            },
            {
                "name": "BUSFAULTACT",
                "bitOffset": 1,
                "bitWidth": 1,
                "desc": "Bus fault exception active\n              bit"
            },
            {
                "name": "USGFAULTACT",
                "bitOffset": 3,
                "bitWidth": 1,
                "desc": "Usage fault exception active\n              bit"
            },
            {
                "name": "SVCALLACT",
                "bitOffset": 7,
                "bitWidth": 1,
                "desc": "SVC call active bit"
            },
            {
                "name": "MONITORACT",
                "bitOffset": 8,
                "bitWidth": 1,
                "desc": "Debug monitor active bit"
            },
            {
                "name": "PENDSVACT",
                "bitOffset": 10,
                "bitWidth": 1,
                "desc": "PendSV exception active\n              bit"
            },
            {
                "name": "SYSTICKACT",
                "bitOffset": 11,
                "bitWidth": 1,
                "desc": "SysTick exception active\n              bit"
            },
            {
                "name": "USGFAULTPENDED",
                "bitOffset": 12,
                "bitWidth": 1,
                "desc": "Usage fault exception pending\n              bit"
            },
            {
                "name": "MEMFAULTPENDED",
                "bitOffset": 13,
                "bitWidth": 1,
                "desc": "Memory management fault exception\n              pending bit"
            },
            {
                "name": "BUSFAULTPENDED",
                "bitOffset": 14,
                "bitWidth": 1,
                "desc": "Bus fault exception pending\n              bit"
            },
            {
                "name": "SVCALLPENDED",
                "bitOffset": 15,
                "bitWidth": 1,
                "desc": "SVC call pending bit"
            },
            {
                "name": "MEMFAULTENA",
                "bitOffset": 16,
                "bitWidth": 1,
                "desc": "Memory management fault enable\n              bit"
            },
            {
                "name": "BUSFAULTENA",
                "bitOffset": 17,
                "bitWidth": 1,
                "desc": "Bus fault enable bit"
            },
            {
                "name": "USGFAULTENA",
                "bitOffset": 18,
                "bitWidth": 1,
                "desc": "Usage fault enable bit"
            }
        ]
    },
    "3758157096": {
        "name": "CFSR_UFSR_BFSR_MMFSR",
        "address": 3758157096,
        "size": 32,
        "access": "read-write",
        "desc": "Configurable fault status\n          register",
        "fields": [
            {
                "name": "IACCVIOL",
                "bitOffset": 0,
                "bitWidth": 1,
                "desc": "IACCVIOL"
            },
            {
                "name": "DACCVIOL",
                "bitOffset": 1,
                "bitWidth": 1,
                "desc": "DACCVIOL"
            },
            {
                "name": "MUNSTKERR",
                "bitOffset": 3,
                "bitWidth": 1,
                "desc": "MUNSTKERR"
            },
            {
                "name": "MSTKERR",
                "bitOffset": 4,
                "bitWidth": 1,
                "desc": "MSTKERR"
            },
            {
                "name": "MLSPERR",
                "bitOffset": 5,
                "bitWidth": 1,
                "desc": "MLSPERR"
            },
            {
                "name": "MMARVALID",
                "bitOffset": 7,
                "bitWidth": 1,
                "desc": "MMARVALID"
            },
            {
                "name": "IBUSERR",
                "bitOffset": 8,
                "bitWidth": 1,
                "desc": "Instruction bus error"
            },
            {
                "name": "PRECISERR",
                "bitOffset": 9,
                "bitWidth": 1,
                "desc": "Precise data bus error"
            },
            {
                "name": "IMPRECISERR",
                "bitOffset": 10,
                "bitWidth": 1,
                "desc": "Imprecise data bus error"
            },
            {
                "name": "UNSTKERR",
                "bitOffset": 11,
                "bitWidth": 1,
                "desc": "Bus fault on unstacking for a return\n              from exception"
            },
            {
                "name": "STKERR",
                "bitOffset": 12,
                "bitWidth": 1,
                "desc": "Bus fault on stacking for exception\n              entry"
            },
            {
                "name": "LSPERR",
                "bitOffset": 13,
                "bitWidth": 1,
                "desc": "Bus fault on floating-point lazy state\n              preservation"
            },
            {
                "name": "BFARVALID",
                "bitOffset": 15,
                "bitWidth": 1,
                "desc": "Bus Fault Address Register (BFAR) valid\n              flag"
            },
            {
                "name": "UNDEFINSTR",
                "bitOffset": 16,
                "bitWidth": 1,
                "desc": "Undefined instruction usage\n              fault"
            },
            {
                "name": "INVSTATE",
                "bitOffset": 17,
                "bitWidth": 1,
                "desc": "Invalid state usage fault"
            },
            {
                "name": "INVPC",
                "bitOffset": 18,
                "bitWidth": 1,
                "desc": "Invalid PC load usage\n              fault"
            },
            {
                "name": "NOCP",
                "bitOffset": 19,
                "bitWidth": 1,
                "desc": "No coprocessor usage\n              fault."
            },
            {
                "name": "UNALIGNED",
                "bitOffset": 24,
                "bitWidth": 1,
                "desc": "Unaligned access usage\n              fault"
            },
            {
                "name": "DIVBYZERO",
                "bitOffset": 25,
                "bitWidth": 1,
                "desc": "Divide by zero usage fault"
            }
        ]
    },
    "3758157100": {
        "name": "HFSR",
        "address": 3758157100,
        "size": 32,
        "access": "read-write",
        "desc": "Hard fault status register",
        "fields": [
            {
                "name": "VECTTBL",
                "bitOffset": 1,
                "bitWidth": 1,
                "desc": "Vector table hard fault"
            },
            {
                "name": "FORCED",
                "bitOffset": 30,
                "bitWidth": 1,
                "desc": "Forced hard fault"
            },
            {
                "name": "DEBUG_VT",
                "bitOffset": 31,
                "bitWidth": 1,
                "desc": "Reserved for Debug use"
            }
        ]
    },
    "3758157108": {
        "name": "MMFAR",
        "address": 3758157108,
        "size": 32,
        "access": "read-write",
        "desc": "Memory management fault address\n          register",
        "fields": [
            {
                "name": "MMFAR",
                "bitOffset": 0,
                "bitWidth": 32,
                "desc": "Memory management fault\n              address"
            }
        ]
    },
    "3758157112": {
        "name": "BFAR",
        "address": 3758157112,
        "size": 32,
        "access": "read-write",
        "desc": "Bus fault address register",
        "fields": [
            {
                "name": "BFAR",
                "bitOffset": 0,
                "bitWidth": 32,
                "desc": "Bus fault address"
            }
        ]
    },
    "3758153744": {
        "name": "CTRL",
        "address": 3758153744,
        "size": 32,
        "access": "read-write",
        "desc": "SysTick control and status\n          register",
        "fields": [
            {
                "name": "ENABLE",
                "bitOffset": 0,
                "bitWidth": 1,
                "desc": "Counter enable"
            },
            {
                "name": "TICKINT",
                "bitOffset": 1,
                "bitWidth": 1,
                "desc": "SysTick exception request\n              enable"
            },
            {
                "name": "CLKSOURCE",
                "bitOffset": 2,
                "bitWidth": 1,
                "desc": "Clock source selection"
            },
            {
                "name": "COUNTFLAG",
                "bitOffset": 16,
                "bitWidth": 1,
                "desc": "COUNTFLAG"
            }
        ]
    },
    "3758153748": {
        "name": "LOAD_",
        "address": 3758153748,
        "size": 32,
        "access": "read-write",
        "desc": "SysTick reload value register",
        "fields": [
            {
                "name": "RELOAD",
                "bitOffset": 0,
                "bitWidth": 24,
                "desc": "RELOAD value"
            }
        ]
    },
    "3758153752": {
        "name": "VAL",
        "address": 3758153752,
        "size": 32,
        "access": "read-write",
        "desc": "SysTick current value register",
        "fields": [
            {
                "name": "CURRENT",
                "bitOffset": 0,
                "bitWidth": 24,
                "desc": "Current counter value"
            }
        ]
    },
    "3758153756": {
        "name": "CALIB",
        "address": 3758153756,
        "size": 32,
        "access": "read-write",
        "desc": "SysTick calibration value\n          register",
        "fields": [
            {
                "name": "TENMS",
                "bitOffset": 0,
                "bitWidth": 24,
                "desc": "Calibration value"
            }
        ]
    }
}