TimeQuest Timing Analyzer report for semaphore
Wed Jan 30 21:58:23 2013
Quartus II 32-bit Version 12.0 Build 263 08/02/2012 Service Pack 2 SJ Web Edition


---------------------
; Table of Contents ;
---------------------
  1. Legal Notice
  2. TimeQuest Timing Analyzer Summary
  3. Clocks
  4. Slow 1200mV 85C Model Fmax Summary
  5. Slow 1200mV 85C Model Setup Summary
  6. Slow 1200mV 85C Model Hold Summary
  7. Slow 1200mV 85C Model Recovery Summary
  8. Slow 1200mV 85C Model Removal Summary
  9. Slow 1200mV 85C Model Minimum Pulse Width Summary
 10. Slow 1200mV 85C Model Setup: 'clk'
 11. Slow 1200mV 85C Model Setup: 'timer_ctl:timer_ctl_ports|clk_converter_60hz:clk_converter_ports|clock_tmp'
 12. Slow 1200mV 85C Model Hold: 'clk'
 13. Slow 1200mV 85C Model Hold: 'timer_ctl:timer_ctl_ports|clk_converter_60hz:clk_converter_ports|clock_tmp'
 14. Slow 1200mV 85C Model Minimum Pulse Width: 'clk'
 15. Slow 1200mV 85C Model Minimum Pulse Width: 'timer_ctl:timer_ctl_ports|clk_converter_60hz:clk_converter_ports|clock_tmp'
 16. Setup Times
 17. Hold Times
 18. Clock to Output Times
 19. Minimum Clock to Output Times
 20. Slow 1200mV 85C Model Metastability Report
 21. Slow 1200mV 0C Model Fmax Summary
 22. Slow 1200mV 0C Model Setup Summary
 23. Slow 1200mV 0C Model Hold Summary
 24. Slow 1200mV 0C Model Recovery Summary
 25. Slow 1200mV 0C Model Removal Summary
 26. Slow 1200mV 0C Model Minimum Pulse Width Summary
 27. Slow 1200mV 0C Model Setup: 'clk'
 28. Slow 1200mV 0C Model Setup: 'timer_ctl:timer_ctl_ports|clk_converter_60hz:clk_converter_ports|clock_tmp'
 29. Slow 1200mV 0C Model Hold: 'clk'
 30. Slow 1200mV 0C Model Hold: 'timer_ctl:timer_ctl_ports|clk_converter_60hz:clk_converter_ports|clock_tmp'
 31. Slow 1200mV 0C Model Minimum Pulse Width: 'clk'
 32. Slow 1200mV 0C Model Minimum Pulse Width: 'timer_ctl:timer_ctl_ports|clk_converter_60hz:clk_converter_ports|clock_tmp'
 33. Setup Times
 34. Hold Times
 35. Clock to Output Times
 36. Minimum Clock to Output Times
 37. Slow 1200mV 0C Model Metastability Report
 38. Fast 1200mV 0C Model Setup Summary
 39. Fast 1200mV 0C Model Hold Summary
 40. Fast 1200mV 0C Model Recovery Summary
 41. Fast 1200mV 0C Model Removal Summary
 42. Fast 1200mV 0C Model Minimum Pulse Width Summary
 43. Fast 1200mV 0C Model Setup: 'clk'
 44. Fast 1200mV 0C Model Setup: 'timer_ctl:timer_ctl_ports|clk_converter_60hz:clk_converter_ports|clock_tmp'
 45. Fast 1200mV 0C Model Hold: 'clk'
 46. Fast 1200mV 0C Model Hold: 'timer_ctl:timer_ctl_ports|clk_converter_60hz:clk_converter_ports|clock_tmp'
 47. Fast 1200mV 0C Model Minimum Pulse Width: 'clk'
 48. Fast 1200mV 0C Model Minimum Pulse Width: 'timer_ctl:timer_ctl_ports|clk_converter_60hz:clk_converter_ports|clock_tmp'
 49. Setup Times
 50. Hold Times
 51. Clock to Output Times
 52. Minimum Clock to Output Times
 53. Fast 1200mV 0C Model Metastability Report
 54. Multicorner Timing Analysis Summary
 55. Setup Times
 56. Hold Times
 57. Clock to Output Times
 58. Minimum Clock to Output Times
 59. Board Trace Model Assignments
 60. Input Transition Times
 61. Signal Integrity Metrics (Slow 1200mv 0c Model)
 62. Signal Integrity Metrics (Slow 1200mv 85c Model)
 63. Signal Integrity Metrics (Fast 1200mv 0c Model)
 64. Setup Transfers
 65. Hold Transfers
 66. Report TCCS
 67. Report RSKM
 68. Unconstrained Paths
 69. TimeQuest Timing Analyzer Messages



----------------
; Legal Notice ;
----------------
Copyright (C) 1991-2012 Altera Corporation
Your use of Altera Corporation's design tools, logic functions 
and other software and tools, and its AMPP partner logic 
functions, and any output files from any of the foregoing 
(including device programming or simulation files), and any 
associated documentation or information are expressly subject 
to the terms and conditions of the Altera Program License 
Subscription Agreement, Altera MegaCore Function License 
Agreement, or other applicable license agreement, including, 
without limitation, that your use is for the sole purpose of 
programming logic devices manufactured by Altera and sold by 
Altera or its authorized distributors.  Please refer to the 
applicable agreement for further details.



+--------------------------------------------------------------------------------------+
; TimeQuest Timing Analyzer Summary                                                    ;
+--------------------+-----------------------------------------------------------------+
; Quartus II Version ; Version 12.0 Build 263 08/02/2012 Service Pack 2 SJ Web Edition ;
; Revision Name      ; semaphore                                                       ;
; Device Family      ; Cyclone IV E                                                    ;
; Device Name        ; EP4CE22F17C6                                                    ;
; Timing Models      ; Final                                                           ;
; Delay Model        ; Combined                                                        ;
; Rise/Fall Delays   ; Enabled                                                         ;
+--------------------+-----------------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Clocks                                                                                                                                                                                                                                                                                                                 ;
+----------------------------------------------------------------------------+------+--------+------------+-------+-------+------------+-----------+-------------+-------+--------+-----------+------------+----------+--------+--------+--------------------------------------------------------------------------------+
; Clock Name                                                                 ; Type ; Period ; Frequency  ; Rise  ; Fall  ; Duty Cycle ; Divide by ; Multiply by ; Phase ; Offset ; Edge List ; Edge Shift ; Inverted ; Master ; Source ; Targets                                                                        ;
+----------------------------------------------------------------------------+------+--------+------------+-------+-------+------------+-----------+-------------+-------+--------+-----------+------------+----------+--------+--------+--------------------------------------------------------------------------------+
; clk                                                                        ; Base ; 1.000  ; 1000.0 MHz ; 0.000 ; 0.500 ;            ;           ;             ;       ;        ;           ;            ;          ;        ;        ; { clk }                                                                        ;
; timer_ctl:timer_ctl_ports|clk_converter_60hz:clk_converter_ports|clock_tmp ; Base ; 1.000  ; 1000.0 MHz ; 0.000 ; 0.500 ;            ;           ;             ;       ;        ;           ;            ;          ;        ;        ; { timer_ctl:timer_ctl_ports|clk_converter_60hz:clk_converter_ports|clock_tmp } ;
+----------------------------------------------------------------------------+------+--------+------------+-------+-------+------------+-----------+-------------+-------+--------+-----------+------------+----------+--------+--------+--------------------------------------------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Fmax Summary                                                                                                                                        ;
+------------+-----------------+----------------------------------------------------------------------------+---------------------------------------------------------------+
; Fmax       ; Restricted Fmax ; Clock Name                                                                 ; Note                                                          ;
+------------+-----------------+----------------------------------------------------------------------------+---------------------------------------------------------------+
; 286.12 MHz ; 250.0 MHz       ; clk                                                                        ; limit due to minimum period restriction (max I/O toggle rate) ;
; 361.4 MHz  ; 361.4 MHz       ; timer_ctl:timer_ctl_ports|clk_converter_60hz:clk_converter_ports|clock_tmp ;                                                               ;
+------------+-----------------+----------------------------------------------------------------------------+---------------------------------------------------------------+
This panel reports FMAX for every clock in the design, regardless of the user-specified clock periods.  FMAX is only computed for paths where the source and destination registers or ports are driven by the same clock.  Paths of different clocks, including generated clocks, are ignored.  For paths between a clock and its inversion, FMAX is computed as if the rising and falling edges are scaled along with FMAX, such that the duty cycle (in terms of a percentage) is maintained. Altera recommends that you always use clock constraints and other slack reports for sign-off analysis.


+-----------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Setup Summary                                                                 ;
+----------------------------------------------------------------------------+--------+---------------+
; Clock                                                                      ; Slack  ; End Point TNS ;
+----------------------------------------------------------------------------+--------+---------------+
; clk                                                                        ; -2.495 ; -46.088       ;
; timer_ctl:timer_ctl_ports|clk_converter_60hz:clk_converter_ports|clock_tmp ; -1.767 ; -19.340       ;
+----------------------------------------------------------------------------+--------+---------------+


+-----------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Hold Summary                                                                  ;
+----------------------------------------------------------------------------+--------+---------------+
; Clock                                                                      ; Slack  ; End Point TNS ;
+----------------------------------------------------------------------------+--------+---------------+
; clk                                                                        ; -0.005 ; -0.005        ;
; timer_ctl:timer_ctl_ports|clk_converter_60hz:clk_converter_ports|clock_tmp ; 0.357  ; 0.000         ;
+----------------------------------------------------------------------------+--------+---------------+


------------------------------------------
; Slow 1200mV 85C Model Recovery Summary ;
------------------------------------------
No paths to report.


-----------------------------------------
; Slow 1200mV 85C Model Removal Summary ;
-----------------------------------------
No paths to report.


+-----------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Minimum Pulse Width Summary                                                   ;
+----------------------------------------------------------------------------+--------+---------------+
; Clock                                                                      ; Slack  ; End Point TNS ;
+----------------------------------------------------------------------------+--------+---------------+
; clk                                                                        ; -3.000 ; -36.000       ;
; timer_ctl:timer_ctl_ports|clk_converter_60hz:clk_converter_ports|clock_tmp ; -1.000 ; -18.000       ;
+----------------------------------------------------------------------------+--------+---------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Setup: 'clk'                                                                                                                                                                                                                                   ;
+--------+-------------------------------------------------------------------------------------------+-------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; Slack  ; From Node                                                                                 ; To Node                                                                                   ; Launch Clock ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+--------+-------------------------------------------------------------------------------------------+-------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; -2.495 ; timer_ctl:timer_ctl_ports|clk_converter_60hz:clk_converter_ports|\counter_clk:counter[31] ; timer_ctl:timer_ctl_ports|clk_converter_60hz:clk_converter_ports|clock_tmp                ; clk          ; clk         ; 1.000        ; -0.028     ; 3.482      ;
; -2.476 ; timer_ctl:timer_ctl_ports|clk_converter_60hz:clk_converter_ports|\counter_clk:counter[28] ; timer_ctl:timer_ctl_ports|clk_converter_60hz:clk_converter_ports|clock_tmp                ; clk          ; clk         ; 1.000        ; -0.028     ; 3.463      ;
; -2.455 ; timer_ctl:timer_ctl_ports|clk_converter_60hz:clk_converter_ports|\counter_clk:counter[30] ; timer_ctl:timer_ctl_ports|clk_converter_60hz:clk_converter_ports|clock_tmp                ; clk          ; clk         ; 1.000        ; -0.028     ; 3.442      ;
; -2.399 ; timer_ctl:timer_ctl_ports|clk_converter_60hz:clk_converter_ports|\counter_clk:counter[23] ; timer_ctl:timer_ctl_ports|clk_converter_60hz:clk_converter_ports|clock_tmp                ; clk          ; clk         ; 1.000        ; -0.028     ; 3.386      ;
; -2.384 ; timer_ctl:timer_ctl_ports|clk_converter_60hz:clk_converter_ports|\counter_clk:counter[3]  ; timer_ctl:timer_ctl_ports|clk_converter_60hz:clk_converter_ports|clock_tmp                ; clk          ; clk         ; 1.000        ; -0.059     ; 3.340      ;
; -2.325 ; timer_ctl:timer_ctl_ports|clk_converter_60hz:clk_converter_ports|\counter_clk:counter[24] ; timer_ctl:timer_ctl_ports|clk_converter_60hz:clk_converter_ports|clock_tmp                ; clk          ; clk         ; 1.000        ; -0.028     ; 3.312      ;
; -2.319 ; timer_ctl:timer_ctl_ports|clk_converter_60hz:clk_converter_ports|\counter_clk:counter[16] ; timer_ctl:timer_ctl_ports|clk_converter_60hz:clk_converter_ports|clock_tmp                ; clk          ; clk         ; 1.000        ; -0.028     ; 3.306      ;
; -2.300 ; timer_ctl:timer_ctl_ports|clk_converter_60hz:clk_converter_ports|\counter_clk:counter[19] ; timer_ctl:timer_ctl_ports|clk_converter_60hz:clk_converter_ports|clock_tmp                ; clk          ; clk         ; 1.000        ; -0.028     ; 3.287      ;
; -2.285 ; timer_ctl:timer_ctl_ports|clk_converter_60hz:clk_converter_ports|\counter_clk:counter[17] ; timer_ctl:timer_ctl_ports|clk_converter_60hz:clk_converter_ports|clock_tmp                ; clk          ; clk         ; 1.000        ; -0.028     ; 3.272      ;
; -2.254 ; timer_ctl:timer_ctl_ports|clk_converter_60hz:clk_converter_ports|\counter_clk:counter[15] ; timer_ctl:timer_ctl_ports|clk_converter_60hz:clk_converter_ports|clock_tmp                ; clk          ; clk         ; 1.000        ; -0.059     ; 3.210      ;
; -2.251 ; timer_ctl:timer_ctl_ports|clk_converter_60hz:clk_converter_ports|\counter_clk:counter[13] ; timer_ctl:timer_ctl_ports|clk_converter_60hz:clk_converter_ports|clock_tmp                ; clk          ; clk         ; 1.000        ; -0.059     ; 3.207      ;
; -2.215 ; timer_ctl:timer_ctl_ports|clk_converter_60hz:clk_converter_ports|\counter_clk:counter[1]  ; timer_ctl:timer_ctl_ports|clk_converter_60hz:clk_converter_ports|\counter_clk:counter[30] ; clk          ; clk         ; 1.000        ; -0.090     ; 3.140      ;
; -2.214 ; timer_ctl:timer_ctl_ports|clk_converter_60hz:clk_converter_ports|\counter_clk:counter[14] ; timer_ctl:timer_ctl_ports|clk_converter_60hz:clk_converter_ports|clock_tmp                ; clk          ; clk         ; 1.000        ; -0.059     ; 3.170      ;
; -2.213 ; timer_ctl:timer_ctl_ports|clk_converter_60hz:clk_converter_ports|\counter_clk:counter[0]  ; timer_ctl:timer_ctl_ports|clk_converter_60hz:clk_converter_ports|\counter_clk:counter[31] ; clk          ; clk         ; 1.000        ; -0.090     ; 3.138      ;
; -2.209 ; timer_ctl:timer_ctl_ports|clk_converter_60hz:clk_converter_ports|\counter_clk:counter[1]  ; timer_ctl:timer_ctl_ports|clk_converter_60hz:clk_converter_ports|\counter_clk:counter[31] ; clk          ; clk         ; 1.000        ; -0.090     ; 3.134      ;
; -2.202 ; timer_ctl:timer_ctl_ports|clk_converter_60hz:clk_converter_ports|\counter_clk:counter[29] ; timer_ctl:timer_ctl_ports|clk_converter_60hz:clk_converter_ports|clock_tmp                ; clk          ; clk         ; 1.000        ; -0.028     ; 3.189      ;
; -2.192 ; timer_ctl:timer_ctl_ports|clk_converter_60hz:clk_converter_ports|\counter_clk:counter[22] ; timer_ctl:timer_ctl_ports|clk_converter_60hz:clk_converter_ports|clock_tmp                ; clk          ; clk         ; 1.000        ; -0.028     ; 3.179      ;
; -2.191 ; timer_ctl:timer_ctl_ports|clk_converter_60hz:clk_converter_ports|\counter_clk:counter[1]  ; timer_ctl:timer_ctl_ports|clk_converter_60hz:clk_converter_ports|clock_tmp                ; clk          ; clk         ; 1.000        ; -0.059     ; 3.147      ;
; -2.181 ; timer_ctl:timer_ctl_ports|clk_converter_60hz:clk_converter_ports|\counter_clk:counter[31] ; timer_ctl:timer_ctl_ports|clk_converter_60hz:clk_converter_ports|\counter_clk:counter[1]  ; clk          ; clk         ; 1.000        ; -0.029     ; 3.167      ;
; -2.164 ; timer_ctl:timer_ctl_ports|clk_converter_60hz:clk_converter_ports|\counter_clk:counter[7]  ; timer_ctl:timer_ctl_ports|clk_converter_60hz:clk_converter_ports|clock_tmp                ; clk          ; clk         ; 1.000        ; -0.059     ; 3.120      ;
; -2.162 ; timer_ctl:timer_ctl_ports|clk_converter_60hz:clk_converter_ports|\counter_clk:counter[28] ; timer_ctl:timer_ctl_ports|clk_converter_60hz:clk_converter_ports|\counter_clk:counter[1]  ; clk          ; clk         ; 1.000        ; -0.029     ; 3.148      ;
; -2.159 ; timer_ctl:timer_ctl_ports|clk_converter_60hz:clk_converter_ports|\counter_clk:counter[11] ; timer_ctl:timer_ctl_ports|clk_converter_60hz:clk_converter_ports|clock_tmp                ; clk          ; clk         ; 1.000        ; -0.059     ; 3.115      ;
; -2.158 ; timer_ctl:timer_ctl_ports|clk_converter_60hz:clk_converter_ports|\counter_clk:counter[0]  ; timer_ctl:timer_ctl_ports|clk_converter_60hz:clk_converter_ports|clock_tmp                ; clk          ; clk         ; 1.000        ; -0.059     ; 3.114      ;
; -2.146 ; timer_ctl:timer_ctl_ports|clk_converter_60hz:clk_converter_ports|\counter_clk:counter[9]  ; timer_ctl:timer_ctl_ports|clk_converter_60hz:clk_converter_ports|clock_tmp                ; clk          ; clk         ; 1.000        ; -0.059     ; 3.102      ;
; -2.141 ; timer_ctl:timer_ctl_ports|clk_converter_60hz:clk_converter_ports|\counter_clk:counter[30] ; timer_ctl:timer_ctl_ports|clk_converter_60hz:clk_converter_ports|\counter_clk:counter[1]  ; clk          ; clk         ; 1.000        ; -0.029     ; 3.127      ;
; -2.137 ; timer_ctl:timer_ctl_ports|clk_converter_60hz:clk_converter_ports|\counter_clk:counter[12] ; timer_ctl:timer_ctl_ports|clk_converter_60hz:clk_converter_ports|clock_tmp                ; clk          ; clk         ; 1.000        ; -0.059     ; 3.093      ;
; -2.132 ; timer_ctl:timer_ctl_ports|clk_converter_60hz:clk_converter_ports|\counter_clk:counter[0]  ; timer_ctl:timer_ctl_ports|clk_converter_60hz:clk_converter_ports|\counter_clk:counter[30] ; clk          ; clk         ; 1.000        ; -0.090     ; 3.057      ;
; -2.112 ; timer_ctl:timer_ctl_ports|clk_converter_60hz:clk_converter_ports|\counter_clk:counter[10] ; timer_ctl:timer_ctl_ports|clk_converter_60hz:clk_converter_ports|clock_tmp                ; clk          ; clk         ; 1.000        ; -0.059     ; 3.068      ;
; -2.099 ; timer_ctl:timer_ctl_ports|clk_converter_60hz:clk_converter_ports|\counter_clk:counter[1]  ; timer_ctl:timer_ctl_ports|clk_converter_60hz:clk_converter_ports|\counter_clk:counter[28] ; clk          ; clk         ; 1.000        ; -0.090     ; 3.024      ;
; -2.098 ; timer_ctl:timer_ctl_ports|clk_converter_60hz:clk_converter_ports|\counter_clk:counter[2]  ; timer_ctl:timer_ctl_ports|clk_converter_60hz:clk_converter_ports|\counter_clk:counter[31] ; clk          ; clk         ; 1.000        ; -0.090     ; 3.023      ;
; -2.097 ; timer_ctl:timer_ctl_ports|clk_converter_60hz:clk_converter_ports|\counter_clk:counter[0]  ; timer_ctl:timer_ctl_ports|clk_converter_60hz:clk_converter_ports|\counter_clk:counter[29] ; clk          ; clk         ; 1.000        ; -0.090     ; 3.022      ;
; -2.097 ; timer_ctl:timer_ctl_ports|clk_converter_60hz:clk_converter_ports|\counter_clk:counter[3]  ; timer_ctl:timer_ctl_ports|clk_converter_60hz:clk_converter_ports|\counter_clk:counter[30] ; clk          ; clk         ; 1.000        ; -0.090     ; 3.022      ;
; -2.093 ; timer_ctl:timer_ctl_ports|clk_converter_60hz:clk_converter_ports|\counter_clk:counter[1]  ; timer_ctl:timer_ctl_ports|clk_converter_60hz:clk_converter_ports|\counter_clk:counter[29] ; clk          ; clk         ; 1.000        ; -0.090     ; 3.018      ;
; -2.091 ; timer_ctl:timer_ctl_ports|clk_converter_60hz:clk_converter_ports|\counter_clk:counter[3]  ; timer_ctl:timer_ctl_ports|clk_converter_60hz:clk_converter_ports|\counter_clk:counter[31] ; clk          ; clk         ; 1.000        ; -0.090     ; 3.016      ;
; -2.089 ; timer_ctl:timer_ctl_ports|clk_converter_60hz:clk_converter_ports|\counter_clk:counter[20] ; timer_ctl:timer_ctl_ports|clk_converter_60hz:clk_converter_ports|clock_tmp                ; clk          ; clk         ; 1.000        ; -0.028     ; 3.076      ;
; -2.089 ; timer_ctl:timer_ctl_ports|clk_converter_60hz:clk_converter_ports|\counter_clk:counter[23] ; timer_ctl:timer_ctl_ports|clk_converter_60hz:clk_converter_ports|\counter_clk:counter[1]  ; clk          ; clk         ; 1.000        ; -0.029     ; 3.075      ;
; -2.064 ; timer_ctl:timer_ctl_ports|clk_converter_60hz:clk_converter_ports|\counter_clk:counter[25] ; timer_ctl:timer_ctl_ports|clk_converter_60hz:clk_converter_ports|clock_tmp                ; clk          ; clk         ; 1.000        ; -0.028     ; 3.051      ;
; -2.052 ; timer_ctl:timer_ctl_ports|clk_converter_60hz:clk_converter_ports|\counter_clk:counter[3]  ; timer_ctl:timer_ctl_ports|clk_converter_60hz:clk_converter_ports|\counter_clk:counter[1]  ; clk          ; clk         ; 1.000        ; -0.042     ; 3.025      ;
; -2.032 ; timer_ctl:timer_ctl_ports|clk_converter_60hz:clk_converter_ports|\counter_clk:counter[18] ; timer_ctl:timer_ctl_ports|clk_converter_60hz:clk_converter_ports|clock_tmp                ; clk          ; clk         ; 1.000        ; -0.028     ; 3.019      ;
; -2.017 ; timer_ctl:timer_ctl_ports|clk_converter_60hz:clk_converter_ports|\counter_clk:counter[2]  ; timer_ctl:timer_ctl_ports|clk_converter_60hz:clk_converter_ports|\counter_clk:counter[30] ; clk          ; clk         ; 1.000        ; -0.090     ; 2.942      ;
; -2.016 ; timer_ctl:timer_ctl_ports|clk_converter_60hz:clk_converter_ports|\counter_clk:counter[0]  ; timer_ctl:timer_ctl_ports|clk_converter_60hz:clk_converter_ports|\counter_clk:counter[28] ; clk          ; clk         ; 1.000        ; -0.090     ; 2.941      ;
; -2.015 ; timer_ctl:timer_ctl_ports|clk_converter_60hz:clk_converter_ports|\counter_clk:counter[24] ; timer_ctl:timer_ctl_ports|clk_converter_60hz:clk_converter_ports|\counter_clk:counter[1]  ; clk          ; clk         ; 1.000        ; -0.029     ; 3.001      ;
; -2.005 ; timer_ctl:timer_ctl_ports|clk_converter_60hz:clk_converter_ports|\counter_clk:counter[16] ; timer_ctl:timer_ctl_ports|clk_converter_60hz:clk_converter_ports|\counter_clk:counter[1]  ; clk          ; clk         ; 1.000        ; -0.029     ; 2.991      ;
; -1.990 ; timer_ctl:timer_ctl_ports|clk_converter_60hz:clk_converter_ports|\counter_clk:counter[21] ; timer_ctl:timer_ctl_ports|clk_converter_60hz:clk_converter_ports|clock_tmp                ; clk          ; clk         ; 1.000        ; -0.028     ; 2.977      ;
; -1.986 ; timer_ctl:timer_ctl_ports|clk_converter_60hz:clk_converter_ports|\counter_clk:counter[19] ; timer_ctl:timer_ctl_ports|clk_converter_60hz:clk_converter_ports|\counter_clk:counter[1]  ; clk          ; clk         ; 1.000        ; -0.029     ; 2.972      ;
; -1.983 ; timer_ctl:timer_ctl_ports|clk_converter_60hz:clk_converter_ports|\counter_clk:counter[27] ; timer_ctl:timer_ctl_ports|clk_converter_60hz:clk_converter_ports|clock_tmp                ; clk          ; clk         ; 1.000        ; -0.028     ; 2.970      ;
; -1.983 ; timer_ctl:timer_ctl_ports|clk_converter_60hz:clk_converter_ports|\counter_clk:counter[1]  ; timer_ctl:timer_ctl_ports|clk_converter_60hz:clk_converter_ports|\counter_clk:counter[26] ; clk          ; clk         ; 1.000        ; -0.090     ; 2.908      ;
; -1.983 ; timer_ctl:timer_ctl_ports|clk_converter_60hz:clk_converter_ports|\counter_clk:counter[5]  ; timer_ctl:timer_ctl_ports|clk_converter_60hz:clk_converter_ports|\counter_clk:counter[30] ; clk          ; clk         ; 1.000        ; -0.090     ; 2.908      ;
; -1.983 ; timer_ctl:timer_ctl_ports|clk_converter_60hz:clk_converter_ports|\counter_clk:counter[4]  ; timer_ctl:timer_ctl_ports|clk_converter_60hz:clk_converter_ports|\counter_clk:counter[31] ; clk          ; clk         ; 1.000        ; -0.090     ; 2.908      ;
; -1.982 ; timer_ctl:timer_ctl_ports|clk_converter_60hz:clk_converter_ports|\counter_clk:counter[2]  ; timer_ctl:timer_ctl_ports|clk_converter_60hz:clk_converter_ports|\counter_clk:counter[29] ; clk          ; clk         ; 1.000        ; -0.090     ; 2.907      ;
; -1.981 ; timer_ctl:timer_ctl_ports|clk_converter_60hz:clk_converter_ports|\counter_clk:counter[0]  ; timer_ctl:timer_ctl_ports|clk_converter_60hz:clk_converter_ports|\counter_clk:counter[27] ; clk          ; clk         ; 1.000        ; -0.090     ; 2.906      ;
; -1.981 ; timer_ctl:timer_ctl_ports|clk_converter_60hz:clk_converter_ports|\counter_clk:counter[3]  ; timer_ctl:timer_ctl_ports|clk_converter_60hz:clk_converter_ports|\counter_clk:counter[28] ; clk          ; clk         ; 1.000        ; -0.090     ; 2.906      ;
; -1.977 ; timer_ctl:timer_ctl_ports|clk_converter_60hz:clk_converter_ports|\counter_clk:counter[5]  ; timer_ctl:timer_ctl_ports|clk_converter_60hz:clk_converter_ports|\counter_clk:counter[31] ; clk          ; clk         ; 1.000        ; -0.090     ; 2.902      ;
; -1.977 ; timer_ctl:timer_ctl_ports|clk_converter_60hz:clk_converter_ports|\counter_clk:counter[1]  ; timer_ctl:timer_ctl_ports|clk_converter_60hz:clk_converter_ports|\counter_clk:counter[27] ; clk          ; clk         ; 1.000        ; -0.090     ; 2.902      ;
; -1.975 ; timer_ctl:timer_ctl_ports|clk_converter_60hz:clk_converter_ports|\counter_clk:counter[5]  ; timer_ctl:timer_ctl_ports|clk_converter_60hz:clk_converter_ports|clock_tmp                ; clk          ; clk         ; 1.000        ; -0.059     ; 2.931      ;
; -1.975 ; timer_ctl:timer_ctl_ports|clk_converter_60hz:clk_converter_ports|\counter_clk:counter[3]  ; timer_ctl:timer_ctl_ports|clk_converter_60hz:clk_converter_ports|\counter_clk:counter[29] ; clk          ; clk         ; 1.000        ; -0.090     ; 2.900      ;
; -1.974 ; timer_ctl:timer_ctl_ports|clk_converter_60hz:clk_converter_ports|\counter_clk:counter[17] ; timer_ctl:timer_ctl_ports|clk_converter_60hz:clk_converter_ports|\counter_clk:counter[1]  ; clk          ; clk         ; 1.000        ; -0.029     ; 2.960      ;
; -1.967 ; timer_ctl:timer_ctl_ports|clk_converter_60hz:clk_converter_ports|\counter_clk:counter[2]  ; timer_ctl:timer_ctl_ports|clk_converter_60hz:clk_converter_ports|clock_tmp                ; clk          ; clk         ; 1.000        ; -0.059     ; 2.923      ;
; -1.940 ; timer_ctl:timer_ctl_ports|clk_converter_60hz:clk_converter_ports|\counter_clk:counter[26] ; timer_ctl:timer_ctl_ports|clk_converter_60hz:clk_converter_ports|clock_tmp                ; clk          ; clk         ; 1.000        ; -0.028     ; 2.927      ;
; -1.926 ; timer_ctl:timer_ctl_ports|clk_converter_60hz:clk_converter_ports|\counter_clk:counter[6]  ; timer_ctl:timer_ctl_ports|clk_converter_60hz:clk_converter_ports|clock_tmp                ; clk          ; clk         ; 1.000        ; -0.059     ; 2.882      ;
; -1.922 ; timer_ctl:timer_ctl_ports|clk_converter_60hz:clk_converter_ports|\counter_clk:counter[15] ; timer_ctl:timer_ctl_ports|clk_converter_60hz:clk_converter_ports|\counter_clk:counter[1]  ; clk          ; clk         ; 1.000        ; -0.042     ; 2.895      ;
; -1.919 ; timer_ctl:timer_ctl_ports|clk_converter_60hz:clk_converter_ports|\counter_clk:counter[13] ; timer_ctl:timer_ctl_ports|clk_converter_60hz:clk_converter_ports|\counter_clk:counter[1]  ; clk          ; clk         ; 1.000        ; -0.042     ; 2.892      ;
; -1.902 ; timer_ctl:timer_ctl_ports|clk_converter_60hz:clk_converter_ports|\counter_clk:counter[4]  ; timer_ctl:timer_ctl_ports|clk_converter_60hz:clk_converter_ports|\counter_clk:counter[30] ; clk          ; clk         ; 1.000        ; -0.090     ; 2.827      ;
; -1.901 ; timer_ctl:timer_ctl_ports|clk_converter_60hz:clk_converter_ports|\counter_clk:counter[2]  ; timer_ctl:timer_ctl_ports|clk_converter_60hz:clk_converter_ports|\counter_clk:counter[28] ; clk          ; clk         ; 1.000        ; -0.090     ; 2.826      ;
; -1.900 ; timer_ctl:timer_ctl_ports|clk_converter_60hz:clk_converter_ports|\counter_clk:counter[0]  ; timer_ctl:timer_ctl_ports|clk_converter_60hz:clk_converter_ports|\counter_clk:counter[26] ; clk          ; clk         ; 1.000        ; -0.090     ; 2.825      ;
; -1.888 ; timer_ctl:timer_ctl_ports|clk_converter_60hz:clk_converter_ports|\counter_clk:counter[29] ; timer_ctl:timer_ctl_ports|clk_converter_60hz:clk_converter_ports|\counter_clk:counter[1]  ; clk          ; clk         ; 1.000        ; -0.029     ; 2.874      ;
; -1.888 ; timer_ctl:timer_ctl_ports|clk_converter_60hz:clk_converter_ports|\counter_clk:counter[22] ; timer_ctl:timer_ctl_ports|clk_converter_60hz:clk_converter_ports|\counter_clk:counter[1]  ; clk          ; clk         ; 1.000        ; -0.029     ; 2.874      ;
; -1.882 ; timer_ctl:timer_ctl_ports|clk_converter_60hz:clk_converter_ports|\counter_clk:counter[14] ; timer_ctl:timer_ctl_ports|clk_converter_60hz:clk_converter_ports|\counter_clk:counter[1]  ; clk          ; clk         ; 1.000        ; -0.042     ; 2.855      ;
; -1.870 ; timer_ctl:timer_ctl_ports|clk_converter_60hz:clk_converter_ports|\counter_clk:counter[7]  ; timer_ctl:timer_ctl_ports|clk_converter_60hz:clk_converter_ports|\counter_clk:counter[30] ; clk          ; clk         ; 1.000        ; -0.090     ; 2.795      ;
; -1.867 ; timer_ctl:timer_ctl_ports|clk_converter_60hz:clk_converter_ports|\counter_clk:counter[1]  ; timer_ctl:timer_ctl_ports|clk_converter_60hz:clk_converter_ports|\counter_clk:counter[24] ; clk          ; clk         ; 1.000        ; -0.090     ; 2.792      ;
; -1.867 ; timer_ctl:timer_ctl_ports|clk_converter_60hz:clk_converter_ports|\counter_clk:counter[5]  ; timer_ctl:timer_ctl_ports|clk_converter_60hz:clk_converter_ports|\counter_clk:counter[28] ; clk          ; clk         ; 1.000        ; -0.090     ; 2.792      ;
; -1.867 ; timer_ctl:timer_ctl_ports|clk_converter_60hz:clk_converter_ports|\counter_clk:counter[4]  ; timer_ctl:timer_ctl_ports|clk_converter_60hz:clk_converter_ports|\counter_clk:counter[29] ; clk          ; clk         ; 1.000        ; -0.090     ; 2.792      ;
; -1.866 ; timer_ctl:timer_ctl_ports|clk_converter_60hz:clk_converter_ports|\counter_clk:counter[2]  ; timer_ctl:timer_ctl_ports|clk_converter_60hz:clk_converter_ports|\counter_clk:counter[27] ; clk          ; clk         ; 1.000        ; -0.090     ; 2.791      ;
; -1.865 ; timer_ctl:timer_ctl_ports|clk_converter_60hz:clk_converter_ports|\counter_clk:counter[0]  ; timer_ctl:timer_ctl_ports|clk_converter_60hz:clk_converter_ports|\counter_clk:counter[25] ; clk          ; clk         ; 1.000        ; -0.090     ; 2.790      ;
; -1.865 ; timer_ctl:timer_ctl_ports|clk_converter_60hz:clk_converter_ports|\counter_clk:counter[6]  ; timer_ctl:timer_ctl_ports|clk_converter_60hz:clk_converter_ports|\counter_clk:counter[31] ; clk          ; clk         ; 1.000        ; -0.090     ; 2.790      ;
; -1.865 ; timer_ctl:timer_ctl_ports|clk_converter_60hz:clk_converter_ports|\counter_clk:counter[3]  ; timer_ctl:timer_ctl_ports|clk_converter_60hz:clk_converter_ports|\counter_clk:counter[26] ; clk          ; clk         ; 1.000        ; -0.090     ; 2.790      ;
; -1.864 ; timer_ctl:timer_ctl_ports|clk_converter_60hz:clk_converter_ports|\counter_clk:counter[7]  ; timer_ctl:timer_ctl_ports|clk_converter_60hz:clk_converter_ports|\counter_clk:counter[31] ; clk          ; clk         ; 1.000        ; -0.090     ; 2.789      ;
; -1.861 ; timer_ctl:timer_ctl_ports|clk_converter_60hz:clk_converter_ports|\counter_clk:counter[5]  ; timer_ctl:timer_ctl_ports|clk_converter_60hz:clk_converter_ports|\counter_clk:counter[29] ; clk          ; clk         ; 1.000        ; -0.090     ; 2.786      ;
; -1.861 ; timer_ctl:timer_ctl_ports|clk_converter_60hz:clk_converter_ports|\counter_clk:counter[1]  ; timer_ctl:timer_ctl_ports|clk_converter_60hz:clk_converter_ports|\counter_clk:counter[25] ; clk          ; clk         ; 1.000        ; -0.090     ; 2.786      ;
; -1.859 ; timer_ctl:timer_ctl_ports|clk_converter_60hz:clk_converter_ports|\counter_clk:counter[1]  ; timer_ctl:timer_ctl_ports|clk_converter_60hz:clk_converter_ports|\counter_clk:counter[1]  ; clk          ; clk         ; 1.000        ; -0.042     ; 2.832      ;
; -1.859 ; timer_ctl:timer_ctl_ports|clk_converter_60hz:clk_converter_ports|\counter_clk:counter[3]  ; timer_ctl:timer_ctl_ports|clk_converter_60hz:clk_converter_ports|\counter_clk:counter[27] ; clk          ; clk         ; 1.000        ; -0.090     ; 2.784      ;
; -1.846 ; timer_ctl:timer_ctl_ports|clk_converter_60hz:clk_converter_ports|\counter_clk:counter[7]  ; timer_ctl:timer_ctl_ports|clk_converter_60hz:clk_converter_ports|\counter_clk:counter[1]  ; clk          ; clk         ; 1.000        ; -0.042     ; 2.819      ;
; -1.837 ; timer_ctl:timer_ctl_ports|clk_converter_60hz:clk_converter_ports|\counter_clk:counter[4]  ; timer_ctl:timer_ctl_ports|clk_converter_60hz:clk_converter_ports|clock_tmp                ; clk          ; clk         ; 1.000        ; -0.059     ; 2.793      ;
; -1.837 ; timer_ctl:timer_ctl_ports|clk_converter_60hz:clk_converter_ports|\counter_clk:counter[8]  ; timer_ctl:timer_ctl_ports|clk_converter_60hz:clk_converter_ports|clock_tmp                ; clk          ; clk         ; 1.000        ; -0.059     ; 2.793      ;
; -1.827 ; timer_ctl:timer_ctl_ports|clk_converter_60hz:clk_converter_ports|\counter_clk:counter[11] ; timer_ctl:timer_ctl_ports|clk_converter_60hz:clk_converter_ports|\counter_clk:counter[1]  ; clk          ; clk         ; 1.000        ; -0.042     ; 2.800      ;
; -1.826 ; timer_ctl:timer_ctl_ports|clk_converter_60hz:clk_converter_ports|\counter_clk:counter[0]  ; timer_ctl:timer_ctl_ports|clk_converter_60hz:clk_converter_ports|\counter_clk:counter[1]  ; clk          ; clk         ; 1.000        ; -0.042     ; 2.799      ;
; -1.814 ; timer_ctl:timer_ctl_ports|clk_converter_60hz:clk_converter_ports|\counter_clk:counter[9]  ; timer_ctl:timer_ctl_ports|clk_converter_60hz:clk_converter_ports|\counter_clk:counter[1]  ; clk          ; clk         ; 1.000        ; -0.042     ; 2.787      ;
; -1.805 ; timer_ctl:timer_ctl_ports|clk_converter_60hz:clk_converter_ports|\counter_clk:counter[12] ; timer_ctl:timer_ctl_ports|clk_converter_60hz:clk_converter_ports|\counter_clk:counter[1]  ; clk          ; clk         ; 1.000        ; -0.042     ; 2.778      ;
; -1.790 ; timer_ctl:timer_ctl_ports|clk_converter_60hz:clk_converter_ports|\counter_clk:counter[20] ; timer_ctl:timer_ctl_ports|clk_converter_60hz:clk_converter_ports|\counter_clk:counter[1]  ; clk          ; clk         ; 1.000        ; -0.029     ; 2.776      ;
; -1.790 ; timer_ctl:timer_ctl_ports|clk_converter_60hz:clk_converter_ports|\counter_clk:counter[6]  ; timer_ctl:timer_ctl_ports|clk_converter_60hz:clk_converter_ports|\counter_clk:counter[30] ; clk          ; clk         ; 1.000        ; -0.090     ; 2.715      ;
; -1.786 ; timer_ctl:timer_ctl_ports|clk_converter_60hz:clk_converter_ports|\counter_clk:counter[4]  ; timer_ctl:timer_ctl_ports|clk_converter_60hz:clk_converter_ports|\counter_clk:counter[28] ; clk          ; clk         ; 1.000        ; -0.090     ; 2.711      ;
; -1.785 ; timer_ctl:timer_ctl_ports|clk_converter_60hz:clk_converter_ports|\counter_clk:counter[2]  ; timer_ctl:timer_ctl_ports|clk_converter_60hz:clk_converter_ports|\counter_clk:counter[26] ; clk          ; clk         ; 1.000        ; -0.090     ; 2.710      ;
; -1.784 ; timer_ctl:timer_ctl_ports|clk_converter_60hz:clk_converter_ports|\counter_clk:counter[0]  ; timer_ctl:timer_ctl_ports|clk_converter_60hz:clk_converter_ports|\counter_clk:counter[24] ; clk          ; clk         ; 1.000        ; -0.090     ; 2.709      ;
; -1.782 ; timer_ctl:timer_ctl_ports|clk_converter_60hz:clk_converter_ports|\counter_clk:counter[10] ; timer_ctl:timer_ctl_ports|clk_converter_60hz:clk_converter_ports|\counter_clk:counter[1]  ; clk          ; clk         ; 1.000        ; -0.042     ; 2.755      ;
; -1.754 ; timer_ctl:timer_ctl_ports|clk_converter_60hz:clk_converter_ports|\counter_clk:counter[9]  ; timer_ctl:timer_ctl_ports|clk_converter_60hz:clk_converter_ports|\counter_clk:counter[30] ; clk          ; clk         ; 1.000        ; -0.090     ; 2.679      ;
; -1.754 ; timer_ctl:timer_ctl_ports|clk_converter_60hz:clk_converter_ports|\counter_clk:counter[7]  ; timer_ctl:timer_ctl_ports|clk_converter_60hz:clk_converter_ports|\counter_clk:counter[28] ; clk          ; clk         ; 1.000        ; -0.090     ; 2.679      ;
; -1.752 ; timer_ctl:timer_ctl_ports|clk_converter_60hz:clk_converter_ports|\counter_clk:counter[8]  ; timer_ctl:timer_ctl_ports|clk_converter_60hz:clk_converter_ports|\counter_clk:counter[31] ; clk          ; clk         ; 1.000        ; -0.090     ; 2.677      ;
; -1.751 ; timer_ctl:timer_ctl_ports|clk_converter_60hz:clk_converter_ports|\counter_clk:counter[1]  ; timer_ctl:timer_ctl_ports|clk_converter_60hz:clk_converter_ports|\counter_clk:counter[22] ; clk          ; clk         ; 1.000        ; -0.090     ; 2.676      ;
; -1.751 ; timer_ctl:timer_ctl_ports|clk_converter_60hz:clk_converter_ports|\counter_clk:counter[5]  ; timer_ctl:timer_ctl_ports|clk_converter_60hz:clk_converter_ports|\counter_clk:counter[26] ; clk          ; clk         ; 1.000        ; -0.090     ; 2.676      ;
; -1.751 ; timer_ctl:timer_ctl_ports|clk_converter_60hz:clk_converter_ports|\counter_clk:counter[4]  ; timer_ctl:timer_ctl_ports|clk_converter_60hz:clk_converter_ports|\counter_clk:counter[27] ; clk          ; clk         ; 1.000        ; -0.090     ; 2.676      ;
+--------+-------------------------------------------------------------------------------------------+-------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Setup: 'timer_ctl:timer_ctl_ports|clk_converter_60hz:clk_converter_ports|clock_tmp'                                                                                                                                                                                                                 ;
+--------+-------------------------------------------------------+-------------------------------------------------------+----------------------------------------------------------------------------+----------------------------------------------------------------------------+--------------+------------+------------+
; Slack  ; From Node                                             ; To Node                                               ; Launch Clock                                                               ; Latch Clock                                                                ; Relationship ; Clock Skew ; Data Delay ;
+--------+-------------------------------------------------------+-------------------------------------------------------+----------------------------------------------------------------------------+----------------------------------------------------------------------------+--------------+------------+------------+
; -1.767 ; state[3]                                              ; state[1]                                              ; timer_ctl:timer_ctl_ports|clk_converter_60hz:clk_converter_ports|clock_tmp ; timer_ctl:timer_ctl_ports|clk_converter_60hz:clk_converter_ports|clock_tmp ; 1.000        ; -0.063     ; 2.699      ;
; -1.691 ; state[3]                                              ; state[0]                                              ; timer_ctl:timer_ctl_ports|clk_converter_60hz:clk_converter_ports|clock_tmp ; timer_ctl:timer_ctl_ports|clk_converter_60hz:clk_converter_ports|clock_tmp ; 1.000        ; -0.063     ; 2.623      ;
; -1.673 ; timer_ctl:timer_ctl_ports|\always:internal_counter[0] ; timer_ctl:timer_ctl_ports|long_interval               ; timer_ctl:timer_ctl_ports|clk_converter_60hz:clk_converter_ports|clock_tmp ; timer_ctl:timer_ctl_ports|clk_converter_60hz:clk_converter_ports|clock_tmp ; 1.000        ; -0.063     ; 2.605      ;
; -1.656 ; timer_ctl:timer_ctl_ports|\always:internal_counter[1] ; timer_ctl:timer_ctl_ports|long_interval               ; timer_ctl:timer_ctl_ports|clk_converter_60hz:clk_converter_ports|clock_tmp ; timer_ctl:timer_ctl_ports|clk_converter_60hz:clk_converter_ports|clock_tmp ; 1.000        ; -0.063     ; 2.588      ;
; -1.654 ; state[5]                                              ; state[1]                                              ; timer_ctl:timer_ctl_ports|clk_converter_60hz:clk_converter_ports|clock_tmp ; timer_ctl:timer_ctl_ports|clk_converter_60hz:clk_converter_ports|clock_tmp ; 1.000        ; -0.063     ; 2.586      ;
; -1.620 ; timer_ctl:timer_ctl_ports|\always:internal_counter[0] ; timer_ctl:timer_ctl_ports|short_interval              ; timer_ctl:timer_ctl_ports|clk_converter_60hz:clk_converter_ports|clock_tmp ; timer_ctl:timer_ctl_ports|clk_converter_60hz:clk_converter_ports|clock_tmp ; 1.000        ; -0.063     ; 2.552      ;
; -1.619 ; timer_ctl:timer_ctl_ports|\always:internal_counter[1] ; timer_ctl:timer_ctl_ports|short_interval              ; timer_ctl:timer_ctl_ports|clk_converter_60hz:clk_converter_ports|clock_tmp ; timer_ctl:timer_ctl_ports|clk_converter_60hz:clk_converter_ports|clock_tmp ; 1.000        ; -0.063     ; 2.551      ;
; -1.618 ; state[2]                                              ; state[1]                                              ; timer_ctl:timer_ctl_ports|clk_converter_60hz:clk_converter_ports|clock_tmp ; timer_ctl:timer_ctl_ports|clk_converter_60hz:clk_converter_ports|clock_tmp ; 1.000        ; -0.063     ; 2.550      ;
; -1.580 ; state[3]                                              ; state[2]                                              ; timer_ctl:timer_ctl_ports|clk_converter_60hz:clk_converter_ports|clock_tmp ; timer_ctl:timer_ctl_ports|clk_converter_60hz:clk_converter_ports|clock_tmp ; 1.000        ; -0.063     ; 2.512      ;
; -1.578 ; state[3]                                              ; state[5]                                              ; timer_ctl:timer_ctl_ports|clk_converter_60hz:clk_converter_ports|clock_tmp ; timer_ctl:timer_ctl_ports|clk_converter_60hz:clk_converter_ports|clock_tmp ; 1.000        ; -0.063     ; 2.510      ;
; -1.578 ; state[3]                                              ; state[3]                                              ; timer_ctl:timer_ctl_ports|clk_converter_60hz:clk_converter_ports|clock_tmp ; timer_ctl:timer_ctl_ports|clk_converter_60hz:clk_converter_ports|clock_tmp ; 1.000        ; -0.063     ; 2.510      ;
; -1.578 ; state[5]                                              ; state[0]                                              ; timer_ctl:timer_ctl_ports|clk_converter_60hz:clk_converter_ports|clock_tmp ; timer_ctl:timer_ctl_ports|clk_converter_60hz:clk_converter_ports|clock_tmp ; 1.000        ; -0.063     ; 2.510      ;
; -1.575 ; state[3]                                              ; state[4]                                              ; timer_ctl:timer_ctl_ports|clk_converter_60hz:clk_converter_ports|clock_tmp ; timer_ctl:timer_ctl_ports|clk_converter_60hz:clk_converter_ports|clock_tmp ; 1.000        ; -0.063     ; 2.507      ;
; -1.567 ; state[4]                                              ; state[1]                                              ; timer_ctl:timer_ctl_ports|clk_converter_60hz:clk_converter_ports|clock_tmp ; timer_ctl:timer_ctl_ports|clk_converter_60hz:clk_converter_ports|clock_tmp ; 1.000        ; -0.063     ; 2.499      ;
; -1.567 ; timer_ctl:timer_ctl_ports|long_interval               ; state[1]                                              ; timer_ctl:timer_ctl_ports|clk_converter_60hz:clk_converter_ports|clock_tmp ; timer_ctl:timer_ctl_ports|clk_converter_60hz:clk_converter_ports|clock_tmp ; 1.000        ; -0.063     ; 2.499      ;
; -1.557 ; timer_ctl:timer_ctl_ports|\always:internal_counter[2] ; timer_ctl:timer_ctl_ports|long_interval               ; timer_ctl:timer_ctl_ports|clk_converter_60hz:clk_converter_ports|clock_tmp ; timer_ctl:timer_ctl_ports|clk_converter_60hz:clk_converter_ports|clock_tmp ; 1.000        ; -0.063     ; 2.489      ;
; -1.542 ; state[2]                                              ; state[0]                                              ; timer_ctl:timer_ctl_ports|clk_converter_60hz:clk_converter_ports|clock_tmp ; timer_ctl:timer_ctl_ports|clk_converter_60hz:clk_converter_ports|clock_tmp ; 1.000        ; -0.063     ; 2.474      ;
; -1.491 ; timer_ctl:timer_ctl_ports|long_interval               ; state[0]                                              ; timer_ctl:timer_ctl_ports|clk_converter_60hz:clk_converter_ports|clock_tmp ; timer_ctl:timer_ctl_ports|clk_converter_60hz:clk_converter_ports|clock_tmp ; 1.000        ; -0.063     ; 2.423      ;
; -1.473 ; state[4]                                              ; state[3]                                              ; timer_ctl:timer_ctl_ports|clk_converter_60hz:clk_converter_ports|clock_tmp ; timer_ctl:timer_ctl_ports|clk_converter_60hz:clk_converter_ports|clock_tmp ; 1.000        ; -0.063     ; 2.405      ;
; -1.471 ; timer_ctl:timer_ctl_ports|\always:internal_counter[1] ; timer_ctl:timer_ctl_ports|\always:internal_counter[2] ; timer_ctl:timer_ctl_ports|clk_converter_60hz:clk_converter_ports|clock_tmp ; timer_ctl:timer_ctl_ports|clk_converter_60hz:clk_converter_ports|clock_tmp ; 1.000        ; -0.063     ; 2.403      ;
; -1.471 ; timer_ctl:timer_ctl_ports|\always:internal_counter[1] ; timer_ctl:timer_ctl_ports|\always:internal_counter[0] ; timer_ctl:timer_ctl_ports|clk_converter_60hz:clk_converter_ports|clock_tmp ; timer_ctl:timer_ctl_ports|clk_converter_60hz:clk_converter_ports|clock_tmp ; 1.000        ; -0.063     ; 2.403      ;
; -1.470 ; timer_ctl:timer_ctl_ports|\always:internal_counter[1] ; timer_ctl:timer_ctl_ports|\always:internal_counter[1] ; timer_ctl:timer_ctl_ports|clk_converter_60hz:clk_converter_ports|clock_tmp ; timer_ctl:timer_ctl_ports|clk_converter_60hz:clk_converter_ports|clock_tmp ; 1.000        ; -0.063     ; 2.402      ;
; -1.467 ; state[4]                                              ; state[0]                                              ; timer_ctl:timer_ctl_ports|clk_converter_60hz:clk_converter_ports|clock_tmp ; timer_ctl:timer_ctl_ports|clk_converter_60hz:clk_converter_ports|clock_tmp ; 1.000        ; -0.063     ; 2.399      ;
; -1.467 ; state[5]                                              ; state[2]                                              ; timer_ctl:timer_ctl_ports|clk_converter_60hz:clk_converter_ports|clock_tmp ; timer_ctl:timer_ctl_ports|clk_converter_60hz:clk_converter_ports|clock_tmp ; 1.000        ; -0.063     ; 2.399      ;
; -1.465 ; state[5]                                              ; state[5]                                              ; timer_ctl:timer_ctl_ports|clk_converter_60hz:clk_converter_ports|clock_tmp ; timer_ctl:timer_ctl_ports|clk_converter_60hz:clk_converter_ports|clock_tmp ; 1.000        ; -0.063     ; 2.397      ;
; -1.465 ; state[5]                                              ; state[3]                                              ; timer_ctl:timer_ctl_ports|clk_converter_60hz:clk_converter_ports|clock_tmp ; timer_ctl:timer_ctl_ports|clk_converter_60hz:clk_converter_ports|clock_tmp ; 1.000        ; -0.063     ; 2.397      ;
; -1.462 ; state[5]                                              ; state[4]                                              ; timer_ctl:timer_ctl_ports|clk_converter_60hz:clk_converter_ports|clock_tmp ; timer_ctl:timer_ctl_ports|clk_converter_60hz:clk_converter_ports|clock_tmp ; 1.000        ; -0.063     ; 2.394      ;
; -1.460 ; state[5]                                              ; timer_reset                                           ; timer_ctl:timer_ctl_ports|clk_converter_60hz:clk_converter_ports|clock_tmp ; timer_ctl:timer_ctl_ports|clk_converter_60hz:clk_converter_ports|clock_tmp ; 1.000        ; -0.063     ; 2.392      ;
; -1.454 ; timer_ctl:timer_ctl_ports|short_interval              ; state[1]                                              ; timer_ctl:timer_ctl_ports|clk_converter_60hz:clk_converter_ports|clock_tmp ; timer_ctl:timer_ctl_ports|clk_converter_60hz:clk_converter_ports|clock_tmp ; 1.000        ; -0.063     ; 2.386      ;
; -1.445 ; state[1]                                              ; state[1]                                              ; timer_ctl:timer_ctl_ports|clk_converter_60hz:clk_converter_ports|clock_tmp ; timer_ctl:timer_ctl_ports|clk_converter_60hz:clk_converter_ports|clock_tmp ; 1.000        ; -0.063     ; 2.377      ;
; -1.438 ; state[0]                                              ; state[3]                                              ; timer_ctl:timer_ctl_ports|clk_converter_60hz:clk_converter_ports|clock_tmp ; timer_ctl:timer_ctl_ports|clk_converter_60hz:clk_converter_ports|clock_tmp ; 1.000        ; -0.063     ; 2.370      ;
; -1.431 ; state[2]                                              ; state[2]                                              ; timer_ctl:timer_ctl_ports|clk_converter_60hz:clk_converter_ports|clock_tmp ; timer_ctl:timer_ctl_ports|clk_converter_60hz:clk_converter_ports|clock_tmp ; 1.000        ; -0.063     ; 2.363      ;
; -1.429 ; state[0]                                              ; state[1]                                              ; timer_ctl:timer_ctl_ports|clk_converter_60hz:clk_converter_ports|clock_tmp ; timer_ctl:timer_ctl_ports|clk_converter_60hz:clk_converter_ports|clock_tmp ; 1.000        ; -0.063     ; 2.361      ;
; -1.429 ; state[2]                                              ; state[5]                                              ; timer_ctl:timer_ctl_ports|clk_converter_60hz:clk_converter_ports|clock_tmp ; timer_ctl:timer_ctl_ports|clk_converter_60hz:clk_converter_ports|clock_tmp ; 1.000        ; -0.063     ; 2.361      ;
; -1.429 ; state[2]                                              ; state[3]                                              ; timer_ctl:timer_ctl_ports|clk_converter_60hz:clk_converter_ports|clock_tmp ; timer_ctl:timer_ctl_ports|clk_converter_60hz:clk_converter_ports|clock_tmp ; 1.000        ; -0.063     ; 2.361      ;
; -1.426 ; state[2]                                              ; state[4]                                              ; timer_ctl:timer_ctl_ports|clk_converter_60hz:clk_converter_ports|clock_tmp ; timer_ctl:timer_ctl_ports|clk_converter_60hz:clk_converter_ports|clock_tmp ; 1.000        ; -0.063     ; 2.358      ;
; -1.415 ; state[4]                                              ; timer_reset                                           ; timer_ctl:timer_ctl_ports|clk_converter_60hz:clk_converter_ports|clock_tmp ; timer_ctl:timer_ctl_ports|clk_converter_60hz:clk_converter_ports|clock_tmp ; 1.000        ; -0.063     ; 2.347      ;
; -1.394 ; timer_ctl:timer_ctl_ports|\always:internal_counter[0] ; timer_ctl:timer_ctl_ports|\always:internal_counter[2] ; timer_ctl:timer_ctl_ports|clk_converter_60hz:clk_converter_ports|clock_tmp ; timer_ctl:timer_ctl_ports|clk_converter_60hz:clk_converter_ports|clock_tmp ; 1.000        ; -0.063     ; 2.326      ;
; -1.394 ; timer_ctl:timer_ctl_ports|\always:internal_counter[0] ; timer_ctl:timer_ctl_ports|\always:internal_counter[0] ; timer_ctl:timer_ctl_ports|clk_converter_60hz:clk_converter_ports|clock_tmp ; timer_ctl:timer_ctl_ports|clk_converter_60hz:clk_converter_ports|clock_tmp ; 1.000        ; -0.063     ; 2.326      ;
; -1.392 ; timer_ctl:timer_ctl_ports|\always:internal_counter[0] ; timer_ctl:timer_ctl_ports|\always:internal_counter[1] ; timer_ctl:timer_ctl_ports|clk_converter_60hz:clk_converter_ports|clock_tmp ; timer_ctl:timer_ctl_ports|clk_converter_60hz:clk_converter_ports|clock_tmp ; 1.000        ; -0.063     ; 2.324      ;
; -1.380 ; timer_ctl:timer_ctl_ports|long_interval               ; state[2]                                              ; timer_ctl:timer_ctl_ports|clk_converter_60hz:clk_converter_ports|clock_tmp ; timer_ctl:timer_ctl_ports|clk_converter_60hz:clk_converter_ports|clock_tmp ; 1.000        ; -0.063     ; 2.312      ;
; -1.378 ; timer_ctl:timer_ctl_ports|long_interval               ; state[5]                                              ; timer_ctl:timer_ctl_ports|clk_converter_60hz:clk_converter_ports|clock_tmp ; timer_ctl:timer_ctl_ports|clk_converter_60hz:clk_converter_ports|clock_tmp ; 1.000        ; -0.063     ; 2.310      ;
; -1.378 ; timer_ctl:timer_ctl_ports|long_interval               ; state[3]                                              ; timer_ctl:timer_ctl_ports|clk_converter_60hz:clk_converter_ports|clock_tmp ; timer_ctl:timer_ctl_ports|clk_converter_60hz:clk_converter_ports|clock_tmp ; 1.000        ; -0.063     ; 2.310      ;
; -1.378 ; timer_ctl:timer_ctl_ports|short_interval              ; state[0]                                              ; timer_ctl:timer_ctl_ports|clk_converter_60hz:clk_converter_ports|clock_tmp ; timer_ctl:timer_ctl_ports|clk_converter_60hz:clk_converter_ports|clock_tmp ; 1.000        ; -0.063     ; 2.310      ;
; -1.375 ; timer_ctl:timer_ctl_ports|long_interval               ; state[4]                                              ; timer_ctl:timer_ctl_ports|clk_converter_60hz:clk_converter_ports|clock_tmp ; timer_ctl:timer_ctl_ports|clk_converter_60hz:clk_converter_ports|clock_tmp ; 1.000        ; -0.063     ; 2.307      ;
; -1.369 ; state[1]                                              ; state[0]                                              ; timer_ctl:timer_ctl_ports|clk_converter_60hz:clk_converter_ports|clock_tmp ; timer_ctl:timer_ctl_ports|clk_converter_60hz:clk_converter_ports|clock_tmp ; 1.000        ; -0.063     ; 2.301      ;
; -1.353 ; state[0]                                              ; state[0]                                              ; timer_ctl:timer_ctl_ports|clk_converter_60hz:clk_converter_ports|clock_tmp ; timer_ctl:timer_ctl_ports|clk_converter_60hz:clk_converter_ports|clock_tmp ; 1.000        ; -0.063     ; 2.285      ;
; -1.343 ; state[0]                                              ; timer_reset                                           ; timer_ctl:timer_ctl_ports|clk_converter_60hz:clk_converter_ports|clock_tmp ; timer_ctl:timer_ctl_ports|clk_converter_60hz:clk_converter_ports|clock_tmp ; 1.000        ; -0.063     ; 2.275      ;
; -1.341 ; state[4]                                              ; state[2]                                              ; timer_ctl:timer_ctl_ports|clk_converter_60hz:clk_converter_ports|clock_tmp ; timer_ctl:timer_ctl_ports|clk_converter_60hz:clk_converter_ports|clock_tmp ; 1.000        ; -0.063     ; 2.273      ;
; -1.339 ; state[4]                                              ; state[5]                                              ; timer_ctl:timer_ctl_ports|clk_converter_60hz:clk_converter_ports|clock_tmp ; timer_ctl:timer_ctl_ports|clk_converter_60hz:clk_converter_ports|clock_tmp ; 1.000        ; -0.063     ; 2.271      ;
; -1.336 ; state[4]                                              ; state[4]                                              ; timer_ctl:timer_ctl_ports|clk_converter_60hz:clk_converter_ports|clock_tmp ; timer_ctl:timer_ctl_ports|clk_converter_60hz:clk_converter_ports|clock_tmp ; 1.000        ; -0.063     ; 2.268      ;
; -1.299 ; state[2]                                              ; timer_reset                                           ; timer_ctl:timer_ctl_ports|clk_converter_60hz:clk_converter_ports|clock_tmp ; timer_ctl:timer_ctl_ports|clk_converter_60hz:clk_converter_ports|clock_tmp ; 1.000        ; -0.063     ; 2.231      ;
; -1.296 ; state[3]                                              ; timer_reset                                           ; timer_ctl:timer_ctl_ports|clk_converter_60hz:clk_converter_ports|clock_tmp ; timer_ctl:timer_ctl_ports|clk_converter_60hz:clk_converter_ports|clock_tmp ; 1.000        ; -0.063     ; 2.228      ;
; -1.278 ; timer_ctl:timer_ctl_ports|\always:internal_counter[2] ; timer_ctl:timer_ctl_ports|\always:internal_counter[2] ; timer_ctl:timer_ctl_ports|clk_converter_60hz:clk_converter_ports|clock_tmp ; timer_ctl:timer_ctl_ports|clk_converter_60hz:clk_converter_ports|clock_tmp ; 1.000        ; -0.063     ; 2.210      ;
; -1.278 ; timer_ctl:timer_ctl_ports|\always:internal_counter[2] ; timer_ctl:timer_ctl_ports|\always:internal_counter[0] ; timer_ctl:timer_ctl_ports|clk_converter_60hz:clk_converter_ports|clock_tmp ; timer_ctl:timer_ctl_ports|clk_converter_60hz:clk_converter_ports|clock_tmp ; 1.000        ; -0.063     ; 2.210      ;
; -1.276 ; timer_ctl:timer_ctl_ports|\always:internal_counter[2] ; timer_ctl:timer_ctl_ports|\always:internal_counter[1] ; timer_ctl:timer_ctl_ports|clk_converter_60hz:clk_converter_ports|clock_tmp ; timer_ctl:timer_ctl_ports|clk_converter_60hz:clk_converter_ports|clock_tmp ; 1.000        ; -0.063     ; 2.208      ;
; -1.267 ; timer_ctl:timer_ctl_ports|short_interval              ; state[2]                                              ; timer_ctl:timer_ctl_ports|clk_converter_60hz:clk_converter_ports|clock_tmp ; timer_ctl:timer_ctl_ports|clk_converter_60hz:clk_converter_ports|clock_tmp ; 1.000        ; -0.063     ; 2.199      ;
; -1.265 ; timer_ctl:timer_ctl_ports|short_interval              ; state[5]                                              ; timer_ctl:timer_ctl_ports|clk_converter_60hz:clk_converter_ports|clock_tmp ; timer_ctl:timer_ctl_ports|clk_converter_60hz:clk_converter_ports|clock_tmp ; 1.000        ; -0.063     ; 2.197      ;
; -1.265 ; timer_ctl:timer_ctl_ports|short_interval              ; state[3]                                              ; timer_ctl:timer_ctl_ports|clk_converter_60hz:clk_converter_ports|clock_tmp ; timer_ctl:timer_ctl_ports|clk_converter_60hz:clk_converter_ports|clock_tmp ; 1.000        ; -0.063     ; 2.197      ;
; -1.262 ; timer_ctl:timer_ctl_ports|short_interval              ; state[4]                                              ; timer_ctl:timer_ctl_ports|clk_converter_60hz:clk_converter_ports|clock_tmp ; timer_ctl:timer_ctl_ports|clk_converter_60hz:clk_converter_ports|clock_tmp ; 1.000        ; -0.063     ; 2.194      ;
; -1.261 ; state[1]                                              ; timer_reset                                           ; timer_ctl:timer_ctl_ports|clk_converter_60hz:clk_converter_ports|clock_tmp ; timer_ctl:timer_ctl_ports|clk_converter_60hz:clk_converter_ports|clock_tmp ; 1.000        ; -0.063     ; 2.193      ;
; -1.258 ; state[1]                                              ; state[2]                                              ; timer_ctl:timer_ctl_ports|clk_converter_60hz:clk_converter_ports|clock_tmp ; timer_ctl:timer_ctl_ports|clk_converter_60hz:clk_converter_ports|clock_tmp ; 1.000        ; -0.063     ; 2.190      ;
; -1.256 ; state[1]                                              ; state[5]                                              ; timer_ctl:timer_ctl_ports|clk_converter_60hz:clk_converter_ports|clock_tmp ; timer_ctl:timer_ctl_ports|clk_converter_60hz:clk_converter_ports|clock_tmp ; 1.000        ; -0.063     ; 2.188      ;
; -1.256 ; state[1]                                              ; state[3]                                              ; timer_ctl:timer_ctl_ports|clk_converter_60hz:clk_converter_ports|clock_tmp ; timer_ctl:timer_ctl_ports|clk_converter_60hz:clk_converter_ports|clock_tmp ; 1.000        ; -0.063     ; 2.188      ;
; -1.253 ; state[1]                                              ; state[4]                                              ; timer_ctl:timer_ctl_ports|clk_converter_60hz:clk_converter_ports|clock_tmp ; timer_ctl:timer_ctl_ports|clk_converter_60hz:clk_converter_ports|clock_tmp ; 1.000        ; -0.063     ; 2.185      ;
; -1.242 ; state[0]                                              ; state[2]                                              ; timer_ctl:timer_ctl_ports|clk_converter_60hz:clk_converter_ports|clock_tmp ; timer_ctl:timer_ctl_ports|clk_converter_60hz:clk_converter_ports|clock_tmp ; 1.000        ; -0.063     ; 2.174      ;
; -1.240 ; state[0]                                              ; state[5]                                              ; timer_ctl:timer_ctl_ports|clk_converter_60hz:clk_converter_ports|clock_tmp ; timer_ctl:timer_ctl_ports|clk_converter_60hz:clk_converter_ports|clock_tmp ; 1.000        ; -0.063     ; 2.172      ;
; -1.237 ; state[0]                                              ; state[4]                                              ; timer_ctl:timer_ctl_ports|clk_converter_60hz:clk_converter_ports|clock_tmp ; timer_ctl:timer_ctl_ports|clk_converter_60hz:clk_converter_ports|clock_tmp ; 1.000        ; -0.063     ; 2.169      ;
; -1.180 ; timer_ctl:timer_ctl_ports|\always:internal_counter[2] ; timer_ctl:timer_ctl_ports|short_interval              ; timer_ctl:timer_ctl_ports|clk_converter_60hz:clk_converter_ports|clock_tmp ; timer_ctl:timer_ctl_ports|clk_converter_60hz:clk_converter_ports|clock_tmp ; 1.000        ; -0.063     ; 2.112      ;
; -0.847 ; timer_reset                                           ; timer_ctl:timer_ctl_ports|long_interval               ; timer_ctl:timer_ctl_ports|clk_converter_60hz:clk_converter_ports|clock_tmp ; timer_ctl:timer_ctl_ports|clk_converter_60hz:clk_converter_ports|clock_tmp ; 1.000        ; -0.063     ; 1.779      ;
; -0.846 ; timer_reset                                           ; timer_ctl:timer_ctl_ports|short_interval              ; timer_ctl:timer_ctl_ports|clk_converter_60hz:clk_converter_ports|clock_tmp ; timer_ctl:timer_ctl_ports|clk_converter_60hz:clk_converter_ports|clock_tmp ; 1.000        ; -0.063     ; 1.778      ;
; -0.819 ; timer_ctl:timer_ctl_ports|short_interval              ; timer_ctl:timer_ctl_ports|short_interval              ; timer_ctl:timer_ctl_ports|clk_converter_60hz:clk_converter_ports|clock_tmp ; timer_ctl:timer_ctl_ports|clk_converter_60hz:clk_converter_ports|clock_tmp ; 1.000        ; -0.063     ; 1.751      ;
; -0.698 ; timer_reset                                           ; timer_ctl:timer_ctl_ports|\always:internal_counter[2] ; timer_ctl:timer_ctl_ports|clk_converter_60hz:clk_converter_ports|clock_tmp ; timer_ctl:timer_ctl_ports|clk_converter_60hz:clk_converter_ports|clock_tmp ; 1.000        ; -0.063     ; 1.630      ;
; -0.698 ; timer_reset                                           ; timer_ctl:timer_ctl_ports|\always:internal_counter[0] ; timer_ctl:timer_ctl_ports|clk_converter_60hz:clk_converter_ports|clock_tmp ; timer_ctl:timer_ctl_ports|clk_converter_60hz:clk_converter_ports|clock_tmp ; 1.000        ; -0.063     ; 1.630      ;
; -0.697 ; timer_reset                                           ; timer_ctl:timer_ctl_ports|\always:internal_counter[1] ; timer_ctl:timer_ctl_ports|clk_converter_60hz:clk_converter_ports|clock_tmp ; timer_ctl:timer_ctl_ports|clk_converter_60hz:clk_converter_ports|clock_tmp ; 1.000        ; -0.063     ; 1.629      ;
; -0.519 ; timer_ctl:timer_ctl_ports|long_interval               ; timer_reset                                           ; timer_ctl:timer_ctl_ports|clk_converter_60hz:clk_converter_ports|clock_tmp ; timer_ctl:timer_ctl_ports|clk_converter_60hz:clk_converter_ports|clock_tmp ; 1.000        ; -0.063     ; 1.451      ;
; -0.501 ; timer_reset                                           ; timer_reset                                           ; timer_ctl:timer_ctl_ports|clk_converter_60hz:clk_converter_ports|clock_tmp ; timer_ctl:timer_ctl_ports|clk_converter_60hz:clk_converter_ports|clock_tmp ; 1.000        ; -0.063     ; 1.433      ;
; -0.358 ; timer_ctl:timer_ctl_ports|short_interval              ; timer_reset                                           ; timer_ctl:timer_ctl_ports|clk_converter_60hz:clk_converter_ports|clock_tmp ; timer_ctl:timer_ctl_ports|clk_converter_60hz:clk_converter_ports|clock_tmp ; 1.000        ; -0.063     ; 1.290      ;
; -0.314 ; state[3]                                              ; trafic_light_ctl[3]~reg0                              ; timer_ctl:timer_ctl_ports|clk_converter_60hz:clk_converter_ports|clock_tmp ; timer_ctl:timer_ctl_ports|clk_converter_60hz:clk_converter_ports|clock_tmp ; 1.000        ; -0.063     ; 1.246      ;
; -0.092 ; state[5]                                              ; trafic_light_ctl[5]~reg0                              ; timer_ctl:timer_ctl_ports|clk_converter_60hz:clk_converter_ports|clock_tmp ; timer_ctl:timer_ctl_ports|clk_converter_60hz:clk_converter_ports|clock_tmp ; 1.000        ; -0.063     ; 1.024      ;
; 0.036  ; state[0]                                              ; trafic_light_ctl[0]~reg0                              ; timer_ctl:timer_ctl_ports|clk_converter_60hz:clk_converter_ports|clock_tmp ; timer_ctl:timer_ctl_ports|clk_converter_60hz:clk_converter_ports|clock_tmp ; 1.000        ; -0.063     ; 0.896      ;
; 0.045  ; state[2]                                              ; trafic_light_ctl[2]~reg0                              ; timer_ctl:timer_ctl_ports|clk_converter_60hz:clk_converter_ports|clock_tmp ; timer_ctl:timer_ctl_ports|clk_converter_60hz:clk_converter_ports|clock_tmp ; 1.000        ; -0.063     ; 0.887      ;
; 0.059  ; state[4]                                              ; trafic_light_ctl[4]~reg0                              ; timer_ctl:timer_ctl_ports|clk_converter_60hz:clk_converter_ports|clock_tmp ; timer_ctl:timer_ctl_ports|clk_converter_60hz:clk_converter_ports|clock_tmp ; 1.000        ; -0.063     ; 0.873      ;
; 0.190  ; state[1]                                              ; trafic_light_ctl[1]~reg0                              ; timer_ctl:timer_ctl_ports|clk_converter_60hz:clk_converter_ports|clock_tmp ; timer_ctl:timer_ctl_ports|clk_converter_60hz:clk_converter_ports|clock_tmp ; 1.000        ; -0.063     ; 0.742      ;
; 0.295  ; timer_ctl:timer_ctl_ports|long_interval               ; timer_ctl:timer_ctl_ports|long_interval               ; timer_ctl:timer_ctl_ports|clk_converter_60hz:clk_converter_ports|clock_tmp ; timer_ctl:timer_ctl_ports|clk_converter_60hz:clk_converter_ports|clock_tmp ; 1.000        ; -0.063     ; 0.637      ;
+--------+-------------------------------------------------------+-------------------------------------------------------+----------------------------------------------------------------------------+----------------------------------------------------------------------------+--------------+------------+------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Hold: 'clk'                                                                                                                                                                                                                                                                                                  ;
+--------+-------------------------------------------------------------------------------------------+-------------------------------------------------------------------------------------------+----------------------------------------------------------------------------+-------------+--------------+------------+------------+
; Slack  ; From Node                                                                                 ; To Node                                                                                   ; Launch Clock                                                               ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+--------+-------------------------------------------------------------------------------------------+-------------------------------------------------------------------------------------------+----------------------------------------------------------------------------+-------------+--------------+------------+------------+
; -0.005 ; timer_ctl:timer_ctl_ports|clk_converter_60hz:clk_converter_ports|clock_tmp                ; timer_ctl:timer_ctl_ports|clk_converter_60hz:clk_converter_ports|clock_tmp                ; timer_ctl:timer_ctl_ports|clk_converter_60hz:clk_converter_ports|clock_tmp ; clk         ; 0.000        ; 1.897      ; 2.278      ;
; 0.507  ; timer_ctl:timer_ctl_ports|clk_converter_60hz:clk_converter_ports|clock_tmp                ; timer_ctl:timer_ctl_ports|clk_converter_60hz:clk_converter_ports|clock_tmp                ; timer_ctl:timer_ctl_ports|clk_converter_60hz:clk_converter_ports|clock_tmp ; clk         ; -0.500       ; 1.897      ; 2.290      ;
; 0.592  ; timer_ctl:timer_ctl_ports|clk_converter_60hz:clk_converter_ports|\counter_clk:counter[3]  ; timer_ctl:timer_ctl_ports|clk_converter_60hz:clk_converter_ports|\counter_clk:counter[3]  ; clk                                                                        ; clk         ; 0.000        ; 0.038      ; 0.787      ;
; 0.592  ; timer_ctl:timer_ctl_ports|clk_converter_60hz:clk_converter_ports|\counter_clk:counter[13] ; timer_ctl:timer_ctl_ports|clk_converter_60hz:clk_converter_ports|\counter_clk:counter[13] ; clk                                                                        ; clk         ; 0.000        ; 0.038      ; 0.787      ;
; 0.592  ; timer_ctl:timer_ctl_ports|clk_converter_60hz:clk_converter_ports|\counter_clk:counter[15] ; timer_ctl:timer_ctl_ports|clk_converter_60hz:clk_converter_ports|\counter_clk:counter[15] ; clk                                                                        ; clk         ; 0.000        ; 0.038      ; 0.787      ;
; 0.593  ; timer_ctl:timer_ctl_ports|clk_converter_60hz:clk_converter_ports|\counter_clk:counter[5]  ; timer_ctl:timer_ctl_ports|clk_converter_60hz:clk_converter_ports|\counter_clk:counter[5]  ; clk                                                                        ; clk         ; 0.000        ; 0.038      ; 0.788      ;
; 0.593  ; timer_ctl:timer_ctl_ports|clk_converter_60hz:clk_converter_ports|\counter_clk:counter[11] ; timer_ctl:timer_ctl_ports|clk_converter_60hz:clk_converter_ports|\counter_clk:counter[11] ; clk                                                                        ; clk         ; 0.000        ; 0.038      ; 0.788      ;
; 0.593  ; timer_ctl:timer_ctl_ports|clk_converter_60hz:clk_converter_ports|\counter_clk:counter[19] ; timer_ctl:timer_ctl_ports|clk_converter_60hz:clk_converter_ports|\counter_clk:counter[19] ; clk                                                                        ; clk         ; 0.000        ; 0.038      ; 0.788      ;
; 0.593  ; timer_ctl:timer_ctl_ports|clk_converter_60hz:clk_converter_ports|\counter_clk:counter[29] ; timer_ctl:timer_ctl_ports|clk_converter_60hz:clk_converter_ports|\counter_clk:counter[29] ; clk                                                                        ; clk         ; 0.000        ; 0.038      ; 0.788      ;
; 0.594  ; timer_ctl:timer_ctl_ports|clk_converter_60hz:clk_converter_ports|\counter_clk:counter[6]  ; timer_ctl:timer_ctl_ports|clk_converter_60hz:clk_converter_ports|\counter_clk:counter[6]  ; clk                                                                        ; clk         ; 0.000        ; 0.038      ; 0.789      ;
; 0.594  ; timer_ctl:timer_ctl_ports|clk_converter_60hz:clk_converter_ports|\counter_clk:counter[17] ; timer_ctl:timer_ctl_ports|clk_converter_60hz:clk_converter_ports|\counter_clk:counter[17] ; clk                                                                        ; clk         ; 0.000        ; 0.038      ; 0.789      ;
; 0.594  ; timer_ctl:timer_ctl_ports|clk_converter_60hz:clk_converter_ports|\counter_clk:counter[21] ; timer_ctl:timer_ctl_ports|clk_converter_60hz:clk_converter_ports|\counter_clk:counter[21] ; clk                                                                        ; clk         ; 0.000        ; 0.038      ; 0.789      ;
; 0.594  ; timer_ctl:timer_ctl_ports|clk_converter_60hz:clk_converter_ports|\counter_clk:counter[27] ; timer_ctl:timer_ctl_ports|clk_converter_60hz:clk_converter_ports|\counter_clk:counter[27] ; clk                                                                        ; clk         ; 0.000        ; 0.038      ; 0.789      ;
; 0.594  ; timer_ctl:timer_ctl_ports|clk_converter_60hz:clk_converter_ports|\counter_clk:counter[31] ; timer_ctl:timer_ctl_ports|clk_converter_60hz:clk_converter_ports|\counter_clk:counter[31] ; clk                                                                        ; clk         ; 0.000        ; 0.038      ; 0.789      ;
; 0.595  ; timer_ctl:timer_ctl_ports|clk_converter_60hz:clk_converter_ports|\counter_clk:counter[7]  ; timer_ctl:timer_ctl_ports|clk_converter_60hz:clk_converter_ports|\counter_clk:counter[7]  ; clk                                                                        ; clk         ; 0.000        ; 0.038      ; 0.790      ;
; 0.595  ; timer_ctl:timer_ctl_ports|clk_converter_60hz:clk_converter_ports|\counter_clk:counter[9]  ; timer_ctl:timer_ctl_ports|clk_converter_60hz:clk_converter_ports|\counter_clk:counter[9]  ; clk                                                                        ; clk         ; 0.000        ; 0.038      ; 0.790      ;
; 0.595  ; timer_ctl:timer_ctl_ports|clk_converter_60hz:clk_converter_ports|\counter_clk:counter[16] ; timer_ctl:timer_ctl_ports|clk_converter_60hz:clk_converter_ports|\counter_clk:counter[16] ; clk                                                                        ; clk         ; 0.000        ; 0.038      ; 0.790      ;
; 0.595  ; timer_ctl:timer_ctl_ports|clk_converter_60hz:clk_converter_ports|\counter_clk:counter[22] ; timer_ctl:timer_ctl_ports|clk_converter_60hz:clk_converter_ports|\counter_clk:counter[22] ; clk                                                                        ; clk         ; 0.000        ; 0.038      ; 0.790      ;
; 0.596  ; timer_ctl:timer_ctl_ports|clk_converter_60hz:clk_converter_ports|\counter_clk:counter[2]  ; timer_ctl:timer_ctl_ports|clk_converter_60hz:clk_converter_ports|\counter_clk:counter[2]  ; clk                                                                        ; clk         ; 0.000        ; 0.038      ; 0.791      ;
; 0.596  ; timer_ctl:timer_ctl_ports|clk_converter_60hz:clk_converter_ports|\counter_clk:counter[14] ; timer_ctl:timer_ctl_ports|clk_converter_60hz:clk_converter_ports|\counter_clk:counter[14] ; clk                                                                        ; clk         ; 0.000        ; 0.038      ; 0.791      ;
; 0.596  ; timer_ctl:timer_ctl_ports|clk_converter_60hz:clk_converter_ports|\counter_clk:counter[18] ; timer_ctl:timer_ctl_ports|clk_converter_60hz:clk_converter_ports|\counter_clk:counter[18] ; clk                                                                        ; clk         ; 0.000        ; 0.038      ; 0.791      ;
; 0.596  ; timer_ctl:timer_ctl_ports|clk_converter_60hz:clk_converter_ports|\counter_clk:counter[23] ; timer_ctl:timer_ctl_ports|clk_converter_60hz:clk_converter_ports|\counter_clk:counter[23] ; clk                                                                        ; clk         ; 0.000        ; 0.038      ; 0.791      ;
; 0.596  ; timer_ctl:timer_ctl_ports|clk_converter_60hz:clk_converter_ports|\counter_clk:counter[25] ; timer_ctl:timer_ctl_ports|clk_converter_60hz:clk_converter_ports|\counter_clk:counter[25] ; clk                                                                        ; clk         ; 0.000        ; 0.038      ; 0.791      ;
; 0.597  ; timer_ctl:timer_ctl_ports|clk_converter_60hz:clk_converter_ports|\counter_clk:counter[4]  ; timer_ctl:timer_ctl_ports|clk_converter_60hz:clk_converter_ports|\counter_clk:counter[4]  ; clk                                                                        ; clk         ; 0.000        ; 0.038      ; 0.792      ;
; 0.597  ; timer_ctl:timer_ctl_ports|clk_converter_60hz:clk_converter_ports|\counter_clk:counter[8]  ; timer_ctl:timer_ctl_ports|clk_converter_60hz:clk_converter_ports|\counter_clk:counter[8]  ; clk                                                                        ; clk         ; 0.000        ; 0.038      ; 0.792      ;
; 0.597  ; timer_ctl:timer_ctl_ports|clk_converter_60hz:clk_converter_ports|\counter_clk:counter[10] ; timer_ctl:timer_ctl_ports|clk_converter_60hz:clk_converter_ports|\counter_clk:counter[10] ; clk                                                                        ; clk         ; 0.000        ; 0.038      ; 0.792      ;
; 0.597  ; timer_ctl:timer_ctl_ports|clk_converter_60hz:clk_converter_ports|\counter_clk:counter[12] ; timer_ctl:timer_ctl_ports|clk_converter_60hz:clk_converter_ports|\counter_clk:counter[12] ; clk                                                                        ; clk         ; 0.000        ; 0.038      ; 0.792      ;
; 0.597  ; timer_ctl:timer_ctl_ports|clk_converter_60hz:clk_converter_ports|\counter_clk:counter[30] ; timer_ctl:timer_ctl_ports|clk_converter_60hz:clk_converter_ports|\counter_clk:counter[30] ; clk                                                                        ; clk         ; 0.000        ; 0.038      ; 0.792      ;
; 0.598  ; timer_ctl:timer_ctl_ports|clk_converter_60hz:clk_converter_ports|\counter_clk:counter[20] ; timer_ctl:timer_ctl_ports|clk_converter_60hz:clk_converter_ports|\counter_clk:counter[20] ; clk                                                                        ; clk         ; 0.000        ; 0.038      ; 0.793      ;
; 0.598  ; timer_ctl:timer_ctl_ports|clk_converter_60hz:clk_converter_ports|\counter_clk:counter[24] ; timer_ctl:timer_ctl_ports|clk_converter_60hz:clk_converter_ports|\counter_clk:counter[24] ; clk                                                                        ; clk         ; 0.000        ; 0.038      ; 0.793      ;
; 0.598  ; timer_ctl:timer_ctl_ports|clk_converter_60hz:clk_converter_ports|\counter_clk:counter[26] ; timer_ctl:timer_ctl_ports|clk_converter_60hz:clk_converter_ports|\counter_clk:counter[26] ; clk                                                                        ; clk         ; 0.000        ; 0.038      ; 0.793      ;
; 0.598  ; timer_ctl:timer_ctl_ports|clk_converter_60hz:clk_converter_ports|\counter_clk:counter[28] ; timer_ctl:timer_ctl_ports|clk_converter_60hz:clk_converter_ports|\counter_clk:counter[28] ; clk                                                                        ; clk         ; 0.000        ; 0.038      ; 0.793      ;
; 0.615  ; timer_ctl:timer_ctl_ports|clk_converter_60hz:clk_converter_ports|\counter_clk:counter[0]  ; timer_ctl:timer_ctl_ports|clk_converter_60hz:clk_converter_ports|\counter_clk:counter[0]  ; clk                                                                        ; clk         ; 0.000        ; 0.038      ; 0.810      ;
; 0.863  ; timer_ctl:timer_ctl_ports|clk_converter_60hz:clk_converter_ports|\counter_clk:counter[3]  ; timer_ctl:timer_ctl_ports|clk_converter_60hz:clk_converter_ports|\counter_clk:counter[4]  ; clk                                                                        ; clk         ; 0.000        ; 0.042      ; 1.062      ;
; 0.863  ; timer_ctl:timer_ctl_ports|clk_converter_60hz:clk_converter_ports|\counter_clk:counter[13] ; timer_ctl:timer_ctl_ports|clk_converter_60hz:clk_converter_ports|\counter_clk:counter[14] ; clk                                                                        ; clk         ; 0.000        ; 0.042      ; 1.062      ;
; 0.863  ; timer_ctl:timer_ctl_ports|clk_converter_60hz:clk_converter_ports|\counter_clk:counter[1]  ; timer_ctl:timer_ctl_ports|clk_converter_60hz:clk_converter_ports|\counter_clk:counter[2]  ; clk                                                                        ; clk         ; 0.000        ; 0.042      ; 1.062      ;
; 0.864  ; timer_ctl:timer_ctl_ports|clk_converter_60hz:clk_converter_ports|\counter_clk:counter[5]  ; timer_ctl:timer_ctl_ports|clk_converter_60hz:clk_converter_ports|\counter_clk:counter[6]  ; clk                                                                        ; clk         ; 0.000        ; 0.042      ; 1.063      ;
; 0.864  ; timer_ctl:timer_ctl_ports|clk_converter_60hz:clk_converter_ports|\counter_clk:counter[11] ; timer_ctl:timer_ctl_ports|clk_converter_60hz:clk_converter_ports|\counter_clk:counter[12] ; clk                                                                        ; clk         ; 0.000        ; 0.042      ; 1.063      ;
; 0.864  ; timer_ctl:timer_ctl_ports|clk_converter_60hz:clk_converter_ports|\counter_clk:counter[17] ; timer_ctl:timer_ctl_ports|clk_converter_60hz:clk_converter_ports|\counter_clk:counter[18] ; clk                                                                        ; clk         ; 0.000        ; 0.042      ; 1.063      ;
; 0.864  ; timer_ctl:timer_ctl_ports|clk_converter_60hz:clk_converter_ports|\counter_clk:counter[19] ; timer_ctl:timer_ctl_ports|clk_converter_60hz:clk_converter_ports|\counter_clk:counter[20] ; clk                                                                        ; clk         ; 0.000        ; 0.042      ; 1.063      ;
; 0.864  ; timer_ctl:timer_ctl_ports|clk_converter_60hz:clk_converter_ports|\counter_clk:counter[29] ; timer_ctl:timer_ctl_ports|clk_converter_60hz:clk_converter_ports|\counter_clk:counter[30] ; clk                                                                        ; clk         ; 0.000        ; 0.042      ; 1.063      ;
; 0.865  ; timer_ctl:timer_ctl_ports|clk_converter_60hz:clk_converter_ports|\counter_clk:counter[7]  ; timer_ctl:timer_ctl_ports|clk_converter_60hz:clk_converter_ports|\counter_clk:counter[8]  ; clk                                                                        ; clk         ; 0.000        ; 0.042      ; 1.064      ;
; 0.865  ; timer_ctl:timer_ctl_ports|clk_converter_60hz:clk_converter_ports|\counter_clk:counter[9]  ; timer_ctl:timer_ctl_ports|clk_converter_60hz:clk_converter_ports|\counter_clk:counter[10] ; clk                                                                        ; clk         ; 0.000        ; 0.042      ; 1.064      ;
; 0.865  ; timer_ctl:timer_ctl_ports|clk_converter_60hz:clk_converter_ports|\counter_clk:counter[21] ; timer_ctl:timer_ctl_ports|clk_converter_60hz:clk_converter_ports|\counter_clk:counter[22] ; clk                                                                        ; clk         ; 0.000        ; 0.042      ; 1.064      ;
; 0.865  ; timer_ctl:timer_ctl_ports|clk_converter_60hz:clk_converter_ports|\counter_clk:counter[27] ; timer_ctl:timer_ctl_ports|clk_converter_60hz:clk_converter_ports|\counter_clk:counter[28] ; clk                                                                        ; clk         ; 0.000        ; 0.042      ; 1.064      ;
; 0.866  ; timer_ctl:timer_ctl_ports|clk_converter_60hz:clk_converter_ports|\counter_clk:counter[23] ; timer_ctl:timer_ctl_ports|clk_converter_60hz:clk_converter_ports|\counter_clk:counter[24] ; clk                                                                        ; clk         ; 0.000        ; 0.042      ; 1.065      ;
; 0.866  ; timer_ctl:timer_ctl_ports|clk_converter_60hz:clk_converter_ports|\counter_clk:counter[25] ; timer_ctl:timer_ctl_ports|clk_converter_60hz:clk_converter_ports|\counter_clk:counter[26] ; clk                                                                        ; clk         ; 0.000        ; 0.042      ; 1.065      ;
; 0.876  ; timer_ctl:timer_ctl_ports|clk_converter_60hz:clk_converter_ports|\counter_clk:counter[15] ; timer_ctl:timer_ctl_ports|clk_converter_60hz:clk_converter_ports|\counter_clk:counter[16] ; clk                                                                        ; clk         ; 0.000        ; 0.029      ; 1.062      ;
; 0.878  ; timer_ctl:timer_ctl_ports|clk_converter_60hz:clk_converter_ports|\counter_clk:counter[6]  ; timer_ctl:timer_ctl_ports|clk_converter_60hz:clk_converter_ports|\counter_clk:counter[7]  ; clk                                                                        ; clk         ; 0.000        ; 0.042      ; 1.077      ;
; 0.878  ; timer_ctl:timer_ctl_ports|clk_converter_60hz:clk_converter_ports|\counter_clk:counter[16] ; timer_ctl:timer_ctl_ports|clk_converter_60hz:clk_converter_ports|\counter_clk:counter[17] ; clk                                                                        ; clk         ; 0.000        ; 0.042      ; 1.077      ;
; 0.879  ; timer_ctl:timer_ctl_ports|clk_converter_60hz:clk_converter_ports|\counter_clk:counter[2]  ; timer_ctl:timer_ctl_ports|clk_converter_60hz:clk_converter_ports|\counter_clk:counter[3]  ; clk                                                                        ; clk         ; 0.000        ; 0.042      ; 1.078      ;
; 0.879  ; timer_ctl:timer_ctl_ports|clk_converter_60hz:clk_converter_ports|\counter_clk:counter[14] ; timer_ctl:timer_ctl_ports|clk_converter_60hz:clk_converter_ports|\counter_clk:counter[15] ; clk                                                                        ; clk         ; 0.000        ; 0.042      ; 1.078      ;
; 0.879  ; timer_ctl:timer_ctl_ports|clk_converter_60hz:clk_converter_ports|\counter_clk:counter[18] ; timer_ctl:timer_ctl_ports|clk_converter_60hz:clk_converter_ports|\counter_clk:counter[19] ; clk                                                                        ; clk         ; 0.000        ; 0.042      ; 1.078      ;
; 0.879  ; timer_ctl:timer_ctl_ports|clk_converter_60hz:clk_converter_ports|\counter_clk:counter[22] ; timer_ctl:timer_ctl_ports|clk_converter_60hz:clk_converter_ports|\counter_clk:counter[23] ; clk                                                                        ; clk         ; 0.000        ; 0.042      ; 1.078      ;
; 0.880  ; timer_ctl:timer_ctl_ports|clk_converter_60hz:clk_converter_ports|\counter_clk:counter[0]  ; timer_ctl:timer_ctl_ports|clk_converter_60hz:clk_converter_ports|\counter_clk:counter[2]  ; clk                                                                        ; clk         ; 0.000        ; 0.042      ; 1.079      ;
; 0.880  ; timer_ctl:timer_ctl_ports|clk_converter_60hz:clk_converter_ports|\counter_clk:counter[4]  ; timer_ctl:timer_ctl_ports|clk_converter_60hz:clk_converter_ports|\counter_clk:counter[5]  ; clk                                                                        ; clk         ; 0.000        ; 0.042      ; 1.079      ;
; 0.880  ; timer_ctl:timer_ctl_ports|clk_converter_60hz:clk_converter_ports|\counter_clk:counter[6]  ; timer_ctl:timer_ctl_ports|clk_converter_60hz:clk_converter_ports|\counter_clk:counter[8]  ; clk                                                                        ; clk         ; 0.000        ; 0.042      ; 1.079      ;
; 0.880  ; timer_ctl:timer_ctl_ports|clk_converter_60hz:clk_converter_ports|\counter_clk:counter[8]  ; timer_ctl:timer_ctl_ports|clk_converter_60hz:clk_converter_ports|\counter_clk:counter[9]  ; clk                                                                        ; clk         ; 0.000        ; 0.042      ; 1.079      ;
; 0.880  ; timer_ctl:timer_ctl_ports|clk_converter_60hz:clk_converter_ports|\counter_clk:counter[10] ; timer_ctl:timer_ctl_ports|clk_converter_60hz:clk_converter_ports|\counter_clk:counter[11] ; clk                                                                        ; clk         ; 0.000        ; 0.042      ; 1.079      ;
; 0.880  ; timer_ctl:timer_ctl_ports|clk_converter_60hz:clk_converter_ports|\counter_clk:counter[12] ; timer_ctl:timer_ctl_ports|clk_converter_60hz:clk_converter_ports|\counter_clk:counter[13] ; clk                                                                        ; clk         ; 0.000        ; 0.042      ; 1.079      ;
; 0.880  ; timer_ctl:timer_ctl_ports|clk_converter_60hz:clk_converter_ports|\counter_clk:counter[16] ; timer_ctl:timer_ctl_ports|clk_converter_60hz:clk_converter_ports|\counter_clk:counter[18] ; clk                                                                        ; clk         ; 0.000        ; 0.042      ; 1.079      ;
; 0.880  ; timer_ctl:timer_ctl_ports|clk_converter_60hz:clk_converter_ports|\counter_clk:counter[30] ; timer_ctl:timer_ctl_ports|clk_converter_60hz:clk_converter_ports|\counter_clk:counter[31] ; clk                                                                        ; clk         ; 0.000        ; 0.042      ; 1.079      ;
; 0.881  ; timer_ctl:timer_ctl_ports|clk_converter_60hz:clk_converter_ports|\counter_clk:counter[2]  ; timer_ctl:timer_ctl_ports|clk_converter_60hz:clk_converter_ports|\counter_clk:counter[4]  ; clk                                                                        ; clk         ; 0.000        ; 0.042      ; 1.080      ;
; 0.881  ; timer_ctl:timer_ctl_ports|clk_converter_60hz:clk_converter_ports|\counter_clk:counter[18] ; timer_ctl:timer_ctl_ports|clk_converter_60hz:clk_converter_ports|\counter_clk:counter[20] ; clk                                                                        ; clk         ; 0.000        ; 0.042      ; 1.080      ;
; 0.881  ; timer_ctl:timer_ctl_ports|clk_converter_60hz:clk_converter_ports|\counter_clk:counter[20] ; timer_ctl:timer_ctl_ports|clk_converter_60hz:clk_converter_ports|\counter_clk:counter[21] ; clk                                                                        ; clk         ; 0.000        ; 0.042      ; 1.080      ;
; 0.881  ; timer_ctl:timer_ctl_ports|clk_converter_60hz:clk_converter_ports|\counter_clk:counter[22] ; timer_ctl:timer_ctl_ports|clk_converter_60hz:clk_converter_ports|\counter_clk:counter[24] ; clk                                                                        ; clk         ; 0.000        ; 0.042      ; 1.080      ;
; 0.881  ; timer_ctl:timer_ctl_ports|clk_converter_60hz:clk_converter_ports|\counter_clk:counter[24] ; timer_ctl:timer_ctl_ports|clk_converter_60hz:clk_converter_ports|\counter_clk:counter[25] ; clk                                                                        ; clk         ; 0.000        ; 0.042      ; 1.080      ;
; 0.881  ; timer_ctl:timer_ctl_ports|clk_converter_60hz:clk_converter_ports|\counter_clk:counter[26] ; timer_ctl:timer_ctl_ports|clk_converter_60hz:clk_converter_ports|\counter_clk:counter[27] ; clk                                                                        ; clk         ; 0.000        ; 0.042      ; 1.080      ;
; 0.881  ; timer_ctl:timer_ctl_ports|clk_converter_60hz:clk_converter_ports|\counter_clk:counter[28] ; timer_ctl:timer_ctl_ports|clk_converter_60hz:clk_converter_ports|\counter_clk:counter[29] ; clk                                                                        ; clk         ; 0.000        ; 0.042      ; 1.080      ;
; 0.882  ; timer_ctl:timer_ctl_ports|clk_converter_60hz:clk_converter_ports|\counter_clk:counter[4]  ; timer_ctl:timer_ctl_ports|clk_converter_60hz:clk_converter_ports|\counter_clk:counter[6]  ; clk                                                                        ; clk         ; 0.000        ; 0.042      ; 1.081      ;
; 0.882  ; timer_ctl:timer_ctl_ports|clk_converter_60hz:clk_converter_ports|\counter_clk:counter[8]  ; timer_ctl:timer_ctl_ports|clk_converter_60hz:clk_converter_ports|\counter_clk:counter[10] ; clk                                                                        ; clk         ; 0.000        ; 0.042      ; 1.081      ;
; 0.882  ; timer_ctl:timer_ctl_ports|clk_converter_60hz:clk_converter_ports|\counter_clk:counter[10] ; timer_ctl:timer_ctl_ports|clk_converter_60hz:clk_converter_ports|\counter_clk:counter[12] ; clk                                                                        ; clk         ; 0.000        ; 0.042      ; 1.081      ;
; 0.882  ; timer_ctl:timer_ctl_ports|clk_converter_60hz:clk_converter_ports|\counter_clk:counter[12] ; timer_ctl:timer_ctl_ports|clk_converter_60hz:clk_converter_ports|\counter_clk:counter[14] ; clk                                                                        ; clk         ; 0.000        ; 0.042      ; 1.081      ;
; 0.883  ; timer_ctl:timer_ctl_ports|clk_converter_60hz:clk_converter_ports|\counter_clk:counter[20] ; timer_ctl:timer_ctl_ports|clk_converter_60hz:clk_converter_ports|\counter_clk:counter[22] ; clk                                                                        ; clk         ; 0.000        ; 0.042      ; 1.082      ;
; 0.883  ; timer_ctl:timer_ctl_ports|clk_converter_60hz:clk_converter_ports|\counter_clk:counter[24] ; timer_ctl:timer_ctl_ports|clk_converter_60hz:clk_converter_ports|\counter_clk:counter[26] ; clk                                                                        ; clk         ; 0.000        ; 0.042      ; 1.082      ;
; 0.883  ; timer_ctl:timer_ctl_ports|clk_converter_60hz:clk_converter_ports|\counter_clk:counter[26] ; timer_ctl:timer_ctl_ports|clk_converter_60hz:clk_converter_ports|\counter_clk:counter[28] ; clk                                                                        ; clk         ; 0.000        ; 0.042      ; 1.082      ;
; 0.883  ; timer_ctl:timer_ctl_ports|clk_converter_60hz:clk_converter_ports|\counter_clk:counter[28] ; timer_ctl:timer_ctl_ports|clk_converter_60hz:clk_converter_ports|\counter_clk:counter[30] ; clk                                                                        ; clk         ; 0.000        ; 0.042      ; 1.082      ;
; 0.894  ; timer_ctl:timer_ctl_ports|clk_converter_60hz:clk_converter_ports|\counter_clk:counter[14] ; timer_ctl:timer_ctl_ports|clk_converter_60hz:clk_converter_ports|\counter_clk:counter[16] ; clk                                                                        ; clk         ; 0.000        ; 0.029      ; 1.080      ;
; 0.973  ; timer_ctl:timer_ctl_ports|clk_converter_60hz:clk_converter_ports|\counter_clk:counter[3]  ; timer_ctl:timer_ctl_ports|clk_converter_60hz:clk_converter_ports|\counter_clk:counter[5]  ; clk                                                                        ; clk         ; 0.000        ; 0.042      ; 1.172      ;
; 0.973  ; timer_ctl:timer_ctl_ports|clk_converter_60hz:clk_converter_ports|\counter_clk:counter[13] ; timer_ctl:timer_ctl_ports|clk_converter_60hz:clk_converter_ports|\counter_clk:counter[15] ; clk                                                                        ; clk         ; 0.000        ; 0.042      ; 1.172      ;
; 0.973  ; timer_ctl:timer_ctl_ports|clk_converter_60hz:clk_converter_ports|\counter_clk:counter[1]  ; timer_ctl:timer_ctl_ports|clk_converter_60hz:clk_converter_ports|\counter_clk:counter[3]  ; clk                                                                        ; clk         ; 0.000        ; 0.042      ; 1.172      ;
; 0.974  ; timer_ctl:timer_ctl_ports|clk_converter_60hz:clk_converter_ports|\counter_clk:counter[5]  ; timer_ctl:timer_ctl_ports|clk_converter_60hz:clk_converter_ports|\counter_clk:counter[7]  ; clk                                                                        ; clk         ; 0.000        ; 0.042      ; 1.173      ;
; 0.974  ; timer_ctl:timer_ctl_ports|clk_converter_60hz:clk_converter_ports|\counter_clk:counter[11] ; timer_ctl:timer_ctl_ports|clk_converter_60hz:clk_converter_ports|\counter_clk:counter[13] ; clk                                                                        ; clk         ; 0.000        ; 0.042      ; 1.173      ;
; 0.974  ; timer_ctl:timer_ctl_ports|clk_converter_60hz:clk_converter_ports|\counter_clk:counter[17] ; timer_ctl:timer_ctl_ports|clk_converter_60hz:clk_converter_ports|\counter_clk:counter[19] ; clk                                                                        ; clk         ; 0.000        ; 0.042      ; 1.173      ;
; 0.974  ; timer_ctl:timer_ctl_ports|clk_converter_60hz:clk_converter_ports|\counter_clk:counter[19] ; timer_ctl:timer_ctl_ports|clk_converter_60hz:clk_converter_ports|\counter_clk:counter[21] ; clk                                                                        ; clk         ; 0.000        ; 0.042      ; 1.173      ;
; 0.974  ; timer_ctl:timer_ctl_ports|clk_converter_60hz:clk_converter_ports|\counter_clk:counter[29] ; timer_ctl:timer_ctl_ports|clk_converter_60hz:clk_converter_ports|\counter_clk:counter[31] ; clk                                                                        ; clk         ; 0.000        ; 0.042      ; 1.173      ;
; 0.975  ; timer_ctl:timer_ctl_ports|clk_converter_60hz:clk_converter_ports|\counter_clk:counter[3]  ; timer_ctl:timer_ctl_ports|clk_converter_60hz:clk_converter_ports|\counter_clk:counter[6]  ; clk                                                                        ; clk         ; 0.000        ; 0.042      ; 1.174      ;
; 0.975  ; timer_ctl:timer_ctl_ports|clk_converter_60hz:clk_converter_ports|\counter_clk:counter[7]  ; timer_ctl:timer_ctl_ports|clk_converter_60hz:clk_converter_ports|\counter_clk:counter[9]  ; clk                                                                        ; clk         ; 0.000        ; 0.042      ; 1.174      ;
; 0.975  ; timer_ctl:timer_ctl_ports|clk_converter_60hz:clk_converter_ports|\counter_clk:counter[9]  ; timer_ctl:timer_ctl_ports|clk_converter_60hz:clk_converter_ports|\counter_clk:counter[11] ; clk                                                                        ; clk         ; 0.000        ; 0.042      ; 1.174      ;
; 0.975  ; timer_ctl:timer_ctl_ports|clk_converter_60hz:clk_converter_ports|\counter_clk:counter[21] ; timer_ctl:timer_ctl_ports|clk_converter_60hz:clk_converter_ports|\counter_clk:counter[23] ; clk                                                                        ; clk         ; 0.000        ; 0.042      ; 1.174      ;
; 0.975  ; timer_ctl:timer_ctl_ports|clk_converter_60hz:clk_converter_ports|\counter_clk:counter[27] ; timer_ctl:timer_ctl_ports|clk_converter_60hz:clk_converter_ports|\counter_clk:counter[29] ; clk                                                                        ; clk         ; 0.000        ; 0.042      ; 1.174      ;
; 0.975  ; timer_ctl:timer_ctl_ports|clk_converter_60hz:clk_converter_ports|\counter_clk:counter[1]  ; timer_ctl:timer_ctl_ports|clk_converter_60hz:clk_converter_ports|\counter_clk:counter[4]  ; clk                                                                        ; clk         ; 0.000        ; 0.042      ; 1.174      ;
; 0.976  ; timer_ctl:timer_ctl_ports|clk_converter_60hz:clk_converter_ports|\counter_clk:counter[5]  ; timer_ctl:timer_ctl_ports|clk_converter_60hz:clk_converter_ports|\counter_clk:counter[8]  ; clk                                                                        ; clk         ; 0.000        ; 0.042      ; 1.175      ;
; 0.976  ; timer_ctl:timer_ctl_ports|clk_converter_60hz:clk_converter_ports|\counter_clk:counter[11] ; timer_ctl:timer_ctl_ports|clk_converter_60hz:clk_converter_ports|\counter_clk:counter[14] ; clk                                                                        ; clk         ; 0.000        ; 0.042      ; 1.175      ;
; 0.976  ; timer_ctl:timer_ctl_ports|clk_converter_60hz:clk_converter_ports|\counter_clk:counter[17] ; timer_ctl:timer_ctl_ports|clk_converter_60hz:clk_converter_ports|\counter_clk:counter[20] ; clk                                                                        ; clk         ; 0.000        ; 0.042      ; 1.175      ;
; 0.976  ; timer_ctl:timer_ctl_ports|clk_converter_60hz:clk_converter_ports|\counter_clk:counter[19] ; timer_ctl:timer_ctl_ports|clk_converter_60hz:clk_converter_ports|\counter_clk:counter[22] ; clk                                                                        ; clk         ; 0.000        ; 0.042      ; 1.175      ;
; 0.976  ; timer_ctl:timer_ctl_ports|clk_converter_60hz:clk_converter_ports|\counter_clk:counter[23] ; timer_ctl:timer_ctl_ports|clk_converter_60hz:clk_converter_ports|\counter_clk:counter[25] ; clk                                                                        ; clk         ; 0.000        ; 0.042      ; 1.175      ;
; 0.976  ; timer_ctl:timer_ctl_ports|clk_converter_60hz:clk_converter_ports|\counter_clk:counter[25] ; timer_ctl:timer_ctl_ports|clk_converter_60hz:clk_converter_ports|\counter_clk:counter[27] ; clk                                                                        ; clk         ; 0.000        ; 0.042      ; 1.175      ;
; 0.977  ; timer_ctl:timer_ctl_ports|clk_converter_60hz:clk_converter_ports|\counter_clk:counter[7]  ; timer_ctl:timer_ctl_ports|clk_converter_60hz:clk_converter_ports|\counter_clk:counter[10] ; clk                                                                        ; clk         ; 0.000        ; 0.042      ; 1.176      ;
; 0.977  ; timer_ctl:timer_ctl_ports|clk_converter_60hz:clk_converter_ports|\counter_clk:counter[9]  ; timer_ctl:timer_ctl_ports|clk_converter_60hz:clk_converter_ports|\counter_clk:counter[12] ; clk                                                                        ; clk         ; 0.000        ; 0.042      ; 1.176      ;
+--------+-------------------------------------------------------------------------------------------+-------------------------------------------------------------------------------------------+----------------------------------------------------------------------------+-------------+--------------+------------+------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Hold: 'timer_ctl:timer_ctl_ports|clk_converter_60hz:clk_converter_ports|clock_tmp'                                                                                                                                                                                                                 ;
+-------+-------------------------------------------------------+-------------------------------------------------------+----------------------------------------------------------------------------+----------------------------------------------------------------------------+--------------+------------+------------+
; Slack ; From Node                                             ; To Node                                               ; Launch Clock                                                               ; Latch Clock                                                                ; Relationship ; Clock Skew ; Data Delay ;
+-------+-------------------------------------------------------+-------------------------------------------------------+----------------------------------------------------------------------------+----------------------------------------------------------------------------+--------------+------------+------------+
; 0.357 ; state[5]                                              ; state[5]                                              ; timer_ctl:timer_ctl_ports|clk_converter_60hz:clk_converter_ports|clock_tmp ; timer_ctl:timer_ctl_ports|clk_converter_60hz:clk_converter_ports|clock_tmp ; 0.000        ; 0.063      ; 0.577      ;
; 0.357 ; state[2]                                              ; state[2]                                              ; timer_ctl:timer_ctl_ports|clk_converter_60hz:clk_converter_ports|clock_tmp ; timer_ctl:timer_ctl_ports|clk_converter_60hz:clk_converter_ports|clock_tmp ; 0.000        ; 0.063      ; 0.577      ;
; 0.357 ; state[4]                                              ; state[4]                                              ; timer_ctl:timer_ctl_ports|clk_converter_60hz:clk_converter_ports|clock_tmp ; timer_ctl:timer_ctl_ports|clk_converter_60hz:clk_converter_ports|clock_tmp ; 0.000        ; 0.063      ; 0.577      ;
; 0.357 ; state[3]                                              ; state[3]                                              ; timer_ctl:timer_ctl_ports|clk_converter_60hz:clk_converter_ports|clock_tmp ; timer_ctl:timer_ctl_ports|clk_converter_60hz:clk_converter_ports|clock_tmp ; 0.000        ; 0.063      ; 0.577      ;
; 0.357 ; timer_ctl:timer_ctl_ports|long_interval               ; timer_ctl:timer_ctl_ports|long_interval               ; timer_ctl:timer_ctl_ports|clk_converter_60hz:clk_converter_ports|clock_tmp ; timer_ctl:timer_ctl_ports|clk_converter_60hz:clk_converter_ports|clock_tmp ; 0.000        ; 0.063      ; 0.577      ;
; 0.360 ; state[1]                                              ; state[1]                                              ; timer_ctl:timer_ctl_ports|clk_converter_60hz:clk_converter_ports|clock_tmp ; timer_ctl:timer_ctl_ports|clk_converter_60hz:clk_converter_ports|clock_tmp ; 0.000        ; 0.063      ; 0.580      ;
; 0.360 ; state[0]                                              ; state[0]                                              ; timer_ctl:timer_ctl_ports|clk_converter_60hz:clk_converter_ports|clock_tmp ; timer_ctl:timer_ctl_ports|clk_converter_60hz:clk_converter_ports|clock_tmp ; 0.000        ; 0.063      ; 0.580      ;
; 0.415 ; state[1]                                              ; trafic_light_ctl[1]~reg0                              ; timer_ctl:timer_ctl_ports|clk_converter_60hz:clk_converter_ports|clock_tmp ; timer_ctl:timer_ctl_ports|clk_converter_60hz:clk_converter_ports|clock_tmp ; 0.000        ; 0.063      ; 0.635      ;
; 0.559 ; state[4]                                              ; trafic_light_ctl[4]~reg0                              ; timer_ctl:timer_ctl_ports|clk_converter_60hz:clk_converter_ports|clock_tmp ; timer_ctl:timer_ctl_ports|clk_converter_60hz:clk_converter_ports|clock_tmp ; 0.000        ; 0.063      ; 0.779      ;
; 0.568 ; state[1]                                              ; state[0]                                              ; timer_ctl:timer_ctl_ports|clk_converter_60hz:clk_converter_ports|clock_tmp ; timer_ctl:timer_ctl_ports|clk_converter_60hz:clk_converter_ports|clock_tmp ; 0.000        ; 0.063      ; 0.788      ;
; 0.570 ; state[2]                                              ; trafic_light_ctl[2]~reg0                              ; timer_ctl:timer_ctl_ports|clk_converter_60hz:clk_converter_ports|clock_tmp ; timer_ctl:timer_ctl_ports|clk_converter_60hz:clk_converter_ports|clock_tmp ; 0.000        ; 0.063      ; 0.790      ;
; 0.579 ; state[0]                                              ; trafic_light_ctl[0]~reg0                              ; timer_ctl:timer_ctl_ports|clk_converter_60hz:clk_converter_ports|clock_tmp ; timer_ctl:timer_ctl_ports|clk_converter_60hz:clk_converter_ports|clock_tmp ; 0.000        ; 0.063      ; 0.799      ;
; 0.649 ; state[3]                                              ; state[0]                                              ; timer_ctl:timer_ctl_ports|clk_converter_60hz:clk_converter_ports|clock_tmp ; timer_ctl:timer_ctl_ports|clk_converter_60hz:clk_converter_ports|clock_tmp ; 0.000        ; 0.063      ; 0.869      ;
; 0.682 ; state[4]                                              ; state[0]                                              ; timer_ctl:timer_ctl_ports|clk_converter_60hz:clk_converter_ports|clock_tmp ; timer_ctl:timer_ctl_ports|clk_converter_60hz:clk_converter_ports|clock_tmp ; 0.000        ; 0.063      ; 0.902      ;
; 0.684 ; state[5]                                              ; trafic_light_ctl[5]~reg0                              ; timer_ctl:timer_ctl_ports|clk_converter_60hz:clk_converter_ports|clock_tmp ; timer_ctl:timer_ctl_ports|clk_converter_60hz:clk_converter_ports|clock_tmp ; 0.000        ; 0.063      ; 0.904      ;
; 0.741 ; state[4]                                              ; state[1]                                              ; timer_ctl:timer_ctl_ports|clk_converter_60hz:clk_converter_ports|clock_tmp ; timer_ctl:timer_ctl_ports|clk_converter_60hz:clk_converter_ports|clock_tmp ; 0.000        ; 0.063      ; 0.961      ;
; 0.803 ; state[2]                                              ; state[1]                                              ; timer_ctl:timer_ctl_ports|clk_converter_60hz:clk_converter_ports|clock_tmp ; timer_ctl:timer_ctl_ports|clk_converter_60hz:clk_converter_ports|clock_tmp ; 0.000        ; 0.063      ; 1.023      ;
; 0.817 ; state[2]                                              ; state[0]                                              ; timer_ctl:timer_ctl_ports|clk_converter_60hz:clk_converter_ports|clock_tmp ; timer_ctl:timer_ctl_ports|clk_converter_60hz:clk_converter_ports|clock_tmp ; 0.000        ; 0.063      ; 1.037      ;
; 0.848 ; state[1]                                              ; state[5]                                              ; timer_ctl:timer_ctl_ports|clk_converter_60hz:clk_converter_ports|clock_tmp ; timer_ctl:timer_ctl_ports|clk_converter_60hz:clk_converter_ports|clock_tmp ; 0.000        ; 0.063      ; 1.068      ;
; 0.848 ; state[1]                                              ; state[2]                                              ; timer_ctl:timer_ctl_ports|clk_converter_60hz:clk_converter_ports|clock_tmp ; timer_ctl:timer_ctl_ports|clk_converter_60hz:clk_converter_ports|clock_tmp ; 0.000        ; 0.063      ; 1.068      ;
; 0.853 ; state[5]                                              ; state[1]                                              ; timer_ctl:timer_ctl_ports|clk_converter_60hz:clk_converter_ports|clock_tmp ; timer_ctl:timer_ctl_ports|clk_converter_60hz:clk_converter_ports|clock_tmp ; 0.000        ; 0.063      ; 1.073      ;
; 0.893 ; state[3]                                              ; trafic_light_ctl[3]~reg0                              ; timer_ctl:timer_ctl_ports|clk_converter_60hz:clk_converter_ports|clock_tmp ; timer_ctl:timer_ctl_ports|clk_converter_60hz:clk_converter_ports|clock_tmp ; 0.000        ; 0.063      ; 1.113      ;
; 0.920 ; state[5]                                              ; state[0]                                              ; timer_ctl:timer_ctl_ports|clk_converter_60hz:clk_converter_ports|clock_tmp ; timer_ctl:timer_ctl_ports|clk_converter_60hz:clk_converter_ports|clock_tmp ; 0.000        ; 0.063      ; 1.140      ;
; 0.924 ; timer_ctl:timer_ctl_ports|short_interval              ; timer_reset                                           ; timer_ctl:timer_ctl_ports|clk_converter_60hz:clk_converter_ports|clock_tmp ; timer_ctl:timer_ctl_ports|clk_converter_60hz:clk_converter_ports|clock_tmp ; 0.000        ; 0.063      ; 1.144      ;
; 0.954 ; state[3]                                              ; state[1]                                              ; timer_ctl:timer_ctl_ports|clk_converter_60hz:clk_converter_ports|clock_tmp ; timer_ctl:timer_ctl_ports|clk_converter_60hz:clk_converter_ports|clock_tmp ; 0.000        ; 0.063      ; 1.174      ;
; 0.967 ; timer_reset                                           ; timer_reset                                           ; timer_ctl:timer_ctl_ports|clk_converter_60hz:clk_converter_ports|clock_tmp ; timer_ctl:timer_ctl_ports|clk_converter_60hz:clk_converter_ports|clock_tmp ; 0.000        ; 0.063      ; 1.187      ;
; 0.972 ; state[0]                                              ; state[1]                                              ; timer_ctl:timer_ctl_ports|clk_converter_60hz:clk_converter_ports|clock_tmp ; timer_ctl:timer_ctl_ports|clk_converter_60hz:clk_converter_ports|clock_tmp ; 0.000        ; 0.063      ; 1.192      ;
; 1.030 ; timer_ctl:timer_ctl_ports|long_interval               ; timer_reset                                           ; timer_ctl:timer_ctl_ports|clk_converter_60hz:clk_converter_ports|clock_tmp ; timer_ctl:timer_ctl_ports|clk_converter_60hz:clk_converter_ports|clock_tmp ; 0.000        ; 0.063      ; 1.250      ;
; 1.041 ; timer_ctl:timer_ctl_ports|\always:internal_counter[1] ; timer_ctl:timer_ctl_ports|\always:internal_counter[1] ; timer_ctl:timer_ctl_ports|clk_converter_60hz:clk_converter_ports|clock_tmp ; timer_ctl:timer_ctl_ports|clk_converter_60hz:clk_converter_ports|clock_tmp ; 0.000        ; 0.063      ; 1.261      ;
; 1.042 ; timer_ctl:timer_ctl_ports|\always:internal_counter[2] ; timer_ctl:timer_ctl_ports|\always:internal_counter[2] ; timer_ctl:timer_ctl_ports|clk_converter_60hz:clk_converter_ports|clock_tmp ; timer_ctl:timer_ctl_ports|clk_converter_60hz:clk_converter_ports|clock_tmp ; 0.000        ; 0.063      ; 1.262      ;
; 1.086 ; timer_ctl:timer_ctl_ports|\always:internal_counter[0] ; timer_ctl:timer_ctl_ports|\always:internal_counter[0] ; timer_ctl:timer_ctl_ports|clk_converter_60hz:clk_converter_ports|clock_tmp ; timer_ctl:timer_ctl_ports|clk_converter_60hz:clk_converter_ports|clock_tmp ; 0.000        ; 0.063      ; 1.306      ;
; 1.101 ; state[5]                                              ; state[2]                                              ; timer_ctl:timer_ctl_ports|clk_converter_60hz:clk_converter_ports|clock_tmp ; timer_ctl:timer_ctl_ports|clk_converter_60hz:clk_converter_ports|clock_tmp ; 0.000        ; 0.063      ; 1.321      ;
; 1.108 ; state[1]                                              ; state[4]                                              ; timer_ctl:timer_ctl_ports|clk_converter_60hz:clk_converter_ports|clock_tmp ; timer_ctl:timer_ctl_ports|clk_converter_60hz:clk_converter_ports|clock_tmp ; 0.000        ; 0.063      ; 1.328      ;
; 1.191 ; state[3]                                              ; state[4]                                              ; timer_ctl:timer_ctl_ports|clk_converter_60hz:clk_converter_ports|clock_tmp ; timer_ctl:timer_ctl_ports|clk_converter_60hz:clk_converter_ports|clock_tmp ; 0.000        ; 0.063      ; 1.411      ;
; 1.191 ; state[4]                                              ; state[3]                                              ; timer_ctl:timer_ctl_ports|clk_converter_60hz:clk_converter_ports|clock_tmp ; timer_ctl:timer_ctl_ports|clk_converter_60hz:clk_converter_ports|clock_tmp ; 0.000        ; 0.063      ; 1.411      ;
; 1.198 ; state[1]                                              ; timer_reset                                           ; timer_ctl:timer_ctl_ports|clk_converter_60hz:clk_converter_ports|clock_tmp ; timer_ctl:timer_ctl_ports|clk_converter_60hz:clk_converter_ports|clock_tmp ; 0.000        ; 0.063      ; 1.418      ;
; 1.198 ; timer_ctl:timer_ctl_ports|\always:internal_counter[1] ; timer_ctl:timer_ctl_ports|\always:internal_counter[0] ; timer_ctl:timer_ctl_ports|clk_converter_60hz:clk_converter_ports|clock_tmp ; timer_ctl:timer_ctl_ports|clk_converter_60hz:clk_converter_ports|clock_tmp ; 0.000        ; 0.063      ; 1.418      ;
; 1.199 ; timer_ctl:timer_ctl_ports|\always:internal_counter[1] ; timer_ctl:timer_ctl_ports|\always:internal_counter[2] ; timer_ctl:timer_ctl_ports|clk_converter_60hz:clk_converter_ports|clock_tmp ; timer_ctl:timer_ctl_ports|clk_converter_60hz:clk_converter_ports|clock_tmp ; 0.000        ; 0.063      ; 1.419      ;
; 1.203 ; state[3]                                              ; state[5]                                              ; timer_ctl:timer_ctl_ports|clk_converter_60hz:clk_converter_ports|clock_tmp ; timer_ctl:timer_ctl_ports|clk_converter_60hz:clk_converter_ports|clock_tmp ; 0.000        ; 0.063      ; 1.423      ;
; 1.204 ; state[3]                                              ; state[2]                                              ; timer_ctl:timer_ctl_ports|clk_converter_60hz:clk_converter_ports|clock_tmp ; timer_ctl:timer_ctl_ports|clk_converter_60hz:clk_converter_ports|clock_tmp ; 0.000        ; 0.063      ; 1.424      ;
; 1.218 ; state[1]                                              ; state[3]                                              ; timer_ctl:timer_ctl_ports|clk_converter_60hz:clk_converter_ports|clock_tmp ; timer_ctl:timer_ctl_ports|clk_converter_60hz:clk_converter_ports|clock_tmp ; 0.000        ; 0.063      ; 1.438      ;
; 1.236 ; timer_reset                                           ; timer_ctl:timer_ctl_ports|\always:internal_counter[0] ; timer_ctl:timer_ctl_ports|clk_converter_60hz:clk_converter_ports|clock_tmp ; timer_ctl:timer_ctl_ports|clk_converter_60hz:clk_converter_ports|clock_tmp ; 0.000        ; 0.063      ; 1.456      ;
; 1.237 ; timer_reset                                           ; timer_ctl:timer_ctl_ports|\always:internal_counter[1] ; timer_ctl:timer_ctl_ports|clk_converter_60hz:clk_converter_ports|clock_tmp ; timer_ctl:timer_ctl_ports|clk_converter_60hz:clk_converter_ports|clock_tmp ; 0.000        ; 0.063      ; 1.457      ;
; 1.237 ; timer_reset                                           ; timer_ctl:timer_ctl_ports|\always:internal_counter[2] ; timer_ctl:timer_ctl_ports|clk_converter_60hz:clk_converter_ports|clock_tmp ; timer_ctl:timer_ctl_ports|clk_converter_60hz:clk_converter_ports|clock_tmp ; 0.000        ; 0.063      ; 1.457      ;
; 1.261 ; state[2]                                              ; timer_reset                                           ; timer_ctl:timer_ctl_ports|clk_converter_60hz:clk_converter_ports|clock_tmp ; timer_ctl:timer_ctl_ports|clk_converter_60hz:clk_converter_ports|clock_tmp ; 0.000        ; 0.063      ; 1.481      ;
; 1.271 ; state[2]                                              ; state[3]                                              ; timer_ctl:timer_ctl_ports|clk_converter_60hz:clk_converter_ports|clock_tmp ; timer_ctl:timer_ctl_ports|clk_converter_60hz:clk_converter_ports|clock_tmp ; 0.000        ; 0.063      ; 1.491      ;
; 1.276 ; state[4]                                              ; timer_reset                                           ; timer_ctl:timer_ctl_ports|clk_converter_60hz:clk_converter_ports|clock_tmp ; timer_ctl:timer_ctl_ports|clk_converter_60hz:clk_converter_ports|clock_tmp ; 0.000        ; 0.063      ; 1.496      ;
; 1.282 ; timer_ctl:timer_ctl_ports|short_interval              ; timer_ctl:timer_ctl_ports|short_interval              ; timer_ctl:timer_ctl_ports|clk_converter_60hz:clk_converter_ports|clock_tmp ; timer_ctl:timer_ctl_ports|clk_converter_60hz:clk_converter_ports|clock_tmp ; 0.000        ; 0.063      ; 1.502      ;
; 1.288 ; state[0]                                              ; state[5]                                              ; timer_ctl:timer_ctl_ports|clk_converter_60hz:clk_converter_ports|clock_tmp ; timer_ctl:timer_ctl_ports|clk_converter_60hz:clk_converter_ports|clock_tmp ; 0.000        ; 0.063      ; 1.508      ;
; 1.289 ; state[0]                                              ; state[2]                                              ; timer_ctl:timer_ctl_ports|clk_converter_60hz:clk_converter_ports|clock_tmp ; timer_ctl:timer_ctl_ports|clk_converter_60hz:clk_converter_ports|clock_tmp ; 0.000        ; 0.063      ; 1.509      ;
; 1.319 ; state[0]                                              ; state[3]                                              ; timer_ctl:timer_ctl_ports|clk_converter_60hz:clk_converter_ports|clock_tmp ; timer_ctl:timer_ctl_ports|clk_converter_60hz:clk_converter_ports|clock_tmp ; 0.000        ; 0.063      ; 1.539      ;
; 1.327 ; state[2]                                              ; state[5]                                              ; timer_ctl:timer_ctl_ports|clk_converter_60hz:clk_converter_ports|clock_tmp ; timer_ctl:timer_ctl_ports|clk_converter_60hz:clk_converter_ports|clock_tmp ; 0.000        ; 0.063      ; 1.547      ;
; 1.329 ; timer_ctl:timer_ctl_ports|\always:internal_counter[1] ; timer_ctl:timer_ctl_ports|short_interval              ; timer_ctl:timer_ctl_ports|clk_converter_60hz:clk_converter_ports|clock_tmp ; timer_ctl:timer_ctl_ports|clk_converter_60hz:clk_converter_ports|clock_tmp ; 0.000        ; 0.063      ; 1.549      ;
; 1.329 ; timer_ctl:timer_ctl_ports|\always:internal_counter[1] ; timer_ctl:timer_ctl_ports|long_interval               ; timer_ctl:timer_ctl_ports|clk_converter_60hz:clk_converter_ports|clock_tmp ; timer_ctl:timer_ctl_ports|clk_converter_60hz:clk_converter_ports|clock_tmp ; 0.000        ; 0.063      ; 1.549      ;
; 1.330 ; timer_ctl:timer_ctl_ports|\always:internal_counter[0] ; timer_ctl:timer_ctl_ports|\always:internal_counter[1] ; timer_ctl:timer_ctl_ports|clk_converter_60hz:clk_converter_ports|clock_tmp ; timer_ctl:timer_ctl_ports|clk_converter_60hz:clk_converter_ports|clock_tmp ; 0.000        ; 0.063      ; 1.550      ;
; 1.332 ; timer_ctl:timer_ctl_ports|\always:internal_counter[0] ; timer_ctl:timer_ctl_ports|\always:internal_counter[2] ; timer_ctl:timer_ctl_ports|clk_converter_60hz:clk_converter_ports|clock_tmp ; timer_ctl:timer_ctl_ports|clk_converter_60hz:clk_converter_ports|clock_tmp ; 0.000        ; 0.063      ; 1.552      ;
; 1.333 ; timer_ctl:timer_ctl_ports|short_interval              ; state[4]                                              ; timer_ctl:timer_ctl_ports|clk_converter_60hz:clk_converter_ports|clock_tmp ; timer_ctl:timer_ctl_ports|clk_converter_60hz:clk_converter_ports|clock_tmp ; 0.000        ; 0.063      ; 1.553      ;
; 1.336 ; timer_ctl:timer_ctl_ports|short_interval              ; state[5]                                              ; timer_ctl:timer_ctl_ports|clk_converter_60hz:clk_converter_ports|clock_tmp ; timer_ctl:timer_ctl_ports|clk_converter_60hz:clk_converter_ports|clock_tmp ; 0.000        ; 0.063      ; 1.556      ;
; 1.337 ; timer_ctl:timer_ctl_ports|short_interval              ; state[2]                                              ; timer_ctl:timer_ctl_ports|clk_converter_60hz:clk_converter_ports|clock_tmp ; timer_ctl:timer_ctl_ports|clk_converter_60hz:clk_converter_ports|clock_tmp ; 0.000        ; 0.063      ; 1.557      ;
; 1.341 ; state[5]                                              ; state[3]                                              ; timer_ctl:timer_ctl_ports|clk_converter_60hz:clk_converter_ports|clock_tmp ; timer_ctl:timer_ctl_ports|clk_converter_60hz:clk_converter_ports|clock_tmp ; 0.000        ; 0.063      ; 1.561      ;
; 1.347 ; timer_ctl:timer_ctl_ports|short_interval              ; state[3]                                              ; timer_ctl:timer_ctl_ports|clk_converter_60hz:clk_converter_ports|clock_tmp ; timer_ctl:timer_ctl_ports|clk_converter_60hz:clk_converter_ports|clock_tmp ; 0.000        ; 0.063      ; 1.567      ;
; 1.356 ; state[4]                                              ; state[5]                                              ; timer_ctl:timer_ctl_ports|clk_converter_60hz:clk_converter_ports|clock_tmp ; timer_ctl:timer_ctl_ports|clk_converter_60hz:clk_converter_ports|clock_tmp ; 0.000        ; 0.063      ; 1.576      ;
; 1.357 ; state[4]                                              ; state[2]                                              ; timer_ctl:timer_ctl_ports|clk_converter_60hz:clk_converter_ports|clock_tmp ; timer_ctl:timer_ctl_ports|clk_converter_60hz:clk_converter_ports|clock_tmp ; 0.000        ; 0.063      ; 1.577      ;
; 1.367 ; timer_reset                                           ; timer_ctl:timer_ctl_ports|short_interval              ; timer_ctl:timer_ctl_ports|clk_converter_60hz:clk_converter_ports|clock_tmp ; timer_ctl:timer_ctl_ports|clk_converter_60hz:clk_converter_ports|clock_tmp ; 0.000        ; 0.063      ; 1.587      ;
; 1.367 ; timer_reset                                           ; timer_ctl:timer_ctl_ports|long_interval               ; timer_ctl:timer_ctl_ports|clk_converter_60hz:clk_converter_ports|clock_tmp ; timer_ctl:timer_ctl_ports|clk_converter_60hz:clk_converter_ports|clock_tmp ; 0.000        ; 0.063      ; 1.587      ;
; 1.397 ; timer_ctl:timer_ctl_ports|\always:internal_counter[2] ; timer_ctl:timer_ctl_ports|\always:internal_counter[0] ; timer_ctl:timer_ctl_ports|clk_converter_60hz:clk_converter_ports|clock_tmp ; timer_ctl:timer_ctl_ports|clk_converter_60hz:clk_converter_ports|clock_tmp ; 0.000        ; 0.063      ; 1.617      ;
; 1.398 ; timer_ctl:timer_ctl_ports|\always:internal_counter[2] ; timer_ctl:timer_ctl_ports|\always:internal_counter[1] ; timer_ctl:timer_ctl_ports|clk_converter_60hz:clk_converter_ports|clock_tmp ; timer_ctl:timer_ctl_ports|clk_converter_60hz:clk_converter_ports|clock_tmp ; 0.000        ; 0.063      ; 1.618      ;
; 1.413 ; timer_ctl:timer_ctl_ports|\always:internal_counter[2] ; timer_ctl:timer_ctl_ports|short_interval              ; timer_ctl:timer_ctl_ports|clk_converter_60hz:clk_converter_ports|clock_tmp ; timer_ctl:timer_ctl_ports|clk_converter_60hz:clk_converter_ports|clock_tmp ; 0.000        ; 0.063      ; 1.633      ;
; 1.454 ; state[0]                                              ; state[4]                                              ; timer_ctl:timer_ctl_ports|clk_converter_60hz:clk_converter_ports|clock_tmp ; timer_ctl:timer_ctl_ports|clk_converter_60hz:clk_converter_ports|clock_tmp ; 0.000        ; 0.063      ; 1.674      ;
; 1.472 ; timer_ctl:timer_ctl_ports|\always:internal_counter[0] ; timer_ctl:timer_ctl_ports|short_interval              ; timer_ctl:timer_ctl_ports|clk_converter_60hz:clk_converter_ports|clock_tmp ; timer_ctl:timer_ctl_ports|clk_converter_60hz:clk_converter_ports|clock_tmp ; 0.000        ; 0.063      ; 1.692      ;
; 1.472 ; timer_ctl:timer_ctl_ports|\always:internal_counter[0] ; timer_ctl:timer_ctl_ports|long_interval               ; timer_ctl:timer_ctl_ports|clk_converter_60hz:clk_converter_ports|clock_tmp ; timer_ctl:timer_ctl_ports|clk_converter_60hz:clk_converter_ports|clock_tmp ; 0.000        ; 0.063      ; 1.692      ;
; 1.480 ; timer_ctl:timer_ctl_ports|\always:internal_counter[2] ; timer_ctl:timer_ctl_ports|long_interval               ; timer_ctl:timer_ctl_ports|clk_converter_60hz:clk_converter_ports|clock_tmp ; timer_ctl:timer_ctl_ports|clk_converter_60hz:clk_converter_ports|clock_tmp ; 0.000        ; 0.063      ; 1.700      ;
; 1.484 ; state[3]                                              ; timer_reset                                           ; timer_ctl:timer_ctl_ports|clk_converter_60hz:clk_converter_ports|clock_tmp ; timer_ctl:timer_ctl_ports|clk_converter_60hz:clk_converter_ports|clock_tmp ; 0.000        ; 0.063      ; 1.704      ;
; 1.495 ; timer_ctl:timer_ctl_ports|long_interval               ; state[4]                                              ; timer_ctl:timer_ctl_ports|clk_converter_60hz:clk_converter_ports|clock_tmp ; timer_ctl:timer_ctl_ports|clk_converter_60hz:clk_converter_ports|clock_tmp ; 0.000        ; 0.063      ; 1.715      ;
; 1.498 ; timer_ctl:timer_ctl_ports|long_interval               ; state[5]                                              ; timer_ctl:timer_ctl_ports|clk_converter_60hz:clk_converter_ports|clock_tmp ; timer_ctl:timer_ctl_ports|clk_converter_60hz:clk_converter_ports|clock_tmp ; 0.000        ; 0.063      ; 1.718      ;
; 1.499 ; timer_ctl:timer_ctl_ports|long_interval               ; state[2]                                              ; timer_ctl:timer_ctl_ports|clk_converter_60hz:clk_converter_ports|clock_tmp ; timer_ctl:timer_ctl_ports|clk_converter_60hz:clk_converter_ports|clock_tmp ; 0.000        ; 0.063      ; 1.719      ;
; 1.507 ; state[5]                                              ; state[4]                                              ; timer_ctl:timer_ctl_ports|clk_converter_60hz:clk_converter_ports|clock_tmp ; timer_ctl:timer_ctl_ports|clk_converter_60hz:clk_converter_ports|clock_tmp ; 0.000        ; 0.063      ; 1.727      ;
; 1.509 ; timer_ctl:timer_ctl_ports|long_interval               ; state[3]                                              ; timer_ctl:timer_ctl_ports|clk_converter_60hz:clk_converter_ports|clock_tmp ; timer_ctl:timer_ctl_ports|clk_converter_60hz:clk_converter_ports|clock_tmp ; 0.000        ; 0.063      ; 1.729      ;
; 1.563 ; state[0]                                              ; timer_reset                                           ; timer_ctl:timer_ctl_ports|clk_converter_60hz:clk_converter_ports|clock_tmp ; timer_ctl:timer_ctl_ports|clk_converter_60hz:clk_converter_ports|clock_tmp ; 0.000        ; 0.063      ; 1.783      ;
; 1.599 ; state[5]                                              ; timer_reset                                           ; timer_ctl:timer_ctl_ports|clk_converter_60hz:clk_converter_ports|clock_tmp ; timer_ctl:timer_ctl_ports|clk_converter_60hz:clk_converter_ports|clock_tmp ; 0.000        ; 0.063      ; 1.819      ;
; 1.672 ; state[2]                                              ; state[4]                                              ; timer_ctl:timer_ctl_ports|clk_converter_60hz:clk_converter_ports|clock_tmp ; timer_ctl:timer_ctl_ports|clk_converter_60hz:clk_converter_ports|clock_tmp ; 0.000        ; 0.063      ; 1.892      ;
; 1.674 ; timer_ctl:timer_ctl_ports|short_interval              ; state[0]                                              ; timer_ctl:timer_ctl_ports|clk_converter_60hz:clk_converter_ports|clock_tmp ; timer_ctl:timer_ctl_ports|clk_converter_60hz:clk_converter_ports|clock_tmp ; 0.000        ; 0.063      ; 1.894      ;
; 1.771 ; timer_ctl:timer_ctl_ports|short_interval              ; state[1]                                              ; timer_ctl:timer_ctl_ports|clk_converter_60hz:clk_converter_ports|clock_tmp ; timer_ctl:timer_ctl_ports|clk_converter_60hz:clk_converter_ports|clock_tmp ; 0.000        ; 0.063      ; 1.991      ;
; 1.836 ; timer_ctl:timer_ctl_ports|long_interval               ; state[0]                                              ; timer_ctl:timer_ctl_ports|clk_converter_60hz:clk_converter_ports|clock_tmp ; timer_ctl:timer_ctl_ports|clk_converter_60hz:clk_converter_ports|clock_tmp ; 0.000        ; 0.063      ; 2.056      ;
; 1.933 ; timer_ctl:timer_ctl_ports|long_interval               ; state[1]                                              ; timer_ctl:timer_ctl_ports|clk_converter_60hz:clk_converter_ports|clock_tmp ; timer_ctl:timer_ctl_ports|clk_converter_60hz:clk_converter_ports|clock_tmp ; 0.000        ; 0.063      ; 2.153      ;
+-------+-------------------------------------------------------+-------------------------------------------------------+----------------------------------------------------------------------------+----------------------------------------------------------------------------+--------------+------------+------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Minimum Pulse Width: 'clk'                                                                                                                          ;
+--------+--------------+----------------+-----------------+-------+------------+-------------------------------------------------------------------------------------------+
; Slack  ; Actual Width ; Required Width ; Type            ; Clock ; Clock Edge ; Target                                                                                    ;
+--------+--------------+----------------+-----------------+-------+------------+-------------------------------------------------------------------------------------------+
; -3.000 ; 1.000        ; 4.000          ; Port Rate       ; clk   ; Rise       ; clk                                                                                       ;
; -1.000 ; 1.000        ; 2.000          ; Min Period      ; clk   ; Rise       ; timer_ctl:timer_ctl_ports|clk_converter_60hz:clk_converter_ports|\counter_clk:counter[0]  ;
; -1.000 ; 1.000        ; 2.000          ; Min Period      ; clk   ; Rise       ; timer_ctl:timer_ctl_ports|clk_converter_60hz:clk_converter_ports|\counter_clk:counter[10] ;
; -1.000 ; 1.000        ; 2.000          ; Min Period      ; clk   ; Rise       ; timer_ctl:timer_ctl_ports|clk_converter_60hz:clk_converter_ports|\counter_clk:counter[11] ;
; -1.000 ; 1.000        ; 2.000          ; Min Period      ; clk   ; Rise       ; timer_ctl:timer_ctl_ports|clk_converter_60hz:clk_converter_ports|\counter_clk:counter[12] ;
; -1.000 ; 1.000        ; 2.000          ; Min Period      ; clk   ; Rise       ; timer_ctl:timer_ctl_ports|clk_converter_60hz:clk_converter_ports|\counter_clk:counter[13] ;
; -1.000 ; 1.000        ; 2.000          ; Min Period      ; clk   ; Rise       ; timer_ctl:timer_ctl_ports|clk_converter_60hz:clk_converter_ports|\counter_clk:counter[14] ;
; -1.000 ; 1.000        ; 2.000          ; Min Period      ; clk   ; Rise       ; timer_ctl:timer_ctl_ports|clk_converter_60hz:clk_converter_ports|\counter_clk:counter[15] ;
; -1.000 ; 1.000        ; 2.000          ; Min Period      ; clk   ; Rise       ; timer_ctl:timer_ctl_ports|clk_converter_60hz:clk_converter_ports|\counter_clk:counter[16] ;
; -1.000 ; 1.000        ; 2.000          ; Min Period      ; clk   ; Rise       ; timer_ctl:timer_ctl_ports|clk_converter_60hz:clk_converter_ports|\counter_clk:counter[17] ;
; -1.000 ; 1.000        ; 2.000          ; Min Period      ; clk   ; Rise       ; timer_ctl:timer_ctl_ports|clk_converter_60hz:clk_converter_ports|\counter_clk:counter[18] ;
; -1.000 ; 1.000        ; 2.000          ; Min Period      ; clk   ; Rise       ; timer_ctl:timer_ctl_ports|clk_converter_60hz:clk_converter_ports|\counter_clk:counter[19] ;
; -1.000 ; 1.000        ; 2.000          ; Min Period      ; clk   ; Rise       ; timer_ctl:timer_ctl_ports|clk_converter_60hz:clk_converter_ports|\counter_clk:counter[1]  ;
; -1.000 ; 1.000        ; 2.000          ; Min Period      ; clk   ; Rise       ; timer_ctl:timer_ctl_ports|clk_converter_60hz:clk_converter_ports|\counter_clk:counter[20] ;
; -1.000 ; 1.000        ; 2.000          ; Min Period      ; clk   ; Rise       ; timer_ctl:timer_ctl_ports|clk_converter_60hz:clk_converter_ports|\counter_clk:counter[21] ;
; -1.000 ; 1.000        ; 2.000          ; Min Period      ; clk   ; Rise       ; timer_ctl:timer_ctl_ports|clk_converter_60hz:clk_converter_ports|\counter_clk:counter[22] ;
; -1.000 ; 1.000        ; 2.000          ; Min Period      ; clk   ; Rise       ; timer_ctl:timer_ctl_ports|clk_converter_60hz:clk_converter_ports|\counter_clk:counter[23] ;
; -1.000 ; 1.000        ; 2.000          ; Min Period      ; clk   ; Rise       ; timer_ctl:timer_ctl_ports|clk_converter_60hz:clk_converter_ports|\counter_clk:counter[24] ;
; -1.000 ; 1.000        ; 2.000          ; Min Period      ; clk   ; Rise       ; timer_ctl:timer_ctl_ports|clk_converter_60hz:clk_converter_ports|\counter_clk:counter[25] ;
; -1.000 ; 1.000        ; 2.000          ; Min Period      ; clk   ; Rise       ; timer_ctl:timer_ctl_ports|clk_converter_60hz:clk_converter_ports|\counter_clk:counter[26] ;
; -1.000 ; 1.000        ; 2.000          ; Min Period      ; clk   ; Rise       ; timer_ctl:timer_ctl_ports|clk_converter_60hz:clk_converter_ports|\counter_clk:counter[27] ;
; -1.000 ; 1.000        ; 2.000          ; Min Period      ; clk   ; Rise       ; timer_ctl:timer_ctl_ports|clk_converter_60hz:clk_converter_ports|\counter_clk:counter[28] ;
; -1.000 ; 1.000        ; 2.000          ; Min Period      ; clk   ; Rise       ; timer_ctl:timer_ctl_ports|clk_converter_60hz:clk_converter_ports|\counter_clk:counter[29] ;
; -1.000 ; 1.000        ; 2.000          ; Min Period      ; clk   ; Rise       ; timer_ctl:timer_ctl_ports|clk_converter_60hz:clk_converter_ports|\counter_clk:counter[2]  ;
; -1.000 ; 1.000        ; 2.000          ; Min Period      ; clk   ; Rise       ; timer_ctl:timer_ctl_ports|clk_converter_60hz:clk_converter_ports|\counter_clk:counter[30] ;
; -1.000 ; 1.000        ; 2.000          ; Min Period      ; clk   ; Rise       ; timer_ctl:timer_ctl_ports|clk_converter_60hz:clk_converter_ports|\counter_clk:counter[31] ;
; -1.000 ; 1.000        ; 2.000          ; Min Period      ; clk   ; Rise       ; timer_ctl:timer_ctl_ports|clk_converter_60hz:clk_converter_ports|\counter_clk:counter[3]  ;
; -1.000 ; 1.000        ; 2.000          ; Min Period      ; clk   ; Rise       ; timer_ctl:timer_ctl_ports|clk_converter_60hz:clk_converter_ports|\counter_clk:counter[4]  ;
; -1.000 ; 1.000        ; 2.000          ; Min Period      ; clk   ; Rise       ; timer_ctl:timer_ctl_ports|clk_converter_60hz:clk_converter_ports|\counter_clk:counter[5]  ;
; -1.000 ; 1.000        ; 2.000          ; Min Period      ; clk   ; Rise       ; timer_ctl:timer_ctl_ports|clk_converter_60hz:clk_converter_ports|\counter_clk:counter[6]  ;
; -1.000 ; 1.000        ; 2.000          ; Min Period      ; clk   ; Rise       ; timer_ctl:timer_ctl_ports|clk_converter_60hz:clk_converter_ports|\counter_clk:counter[7]  ;
; -1.000 ; 1.000        ; 2.000          ; Min Period      ; clk   ; Rise       ; timer_ctl:timer_ctl_ports|clk_converter_60hz:clk_converter_ports|\counter_clk:counter[8]  ;
; -1.000 ; 1.000        ; 2.000          ; Min Period      ; clk   ; Rise       ; timer_ctl:timer_ctl_ports|clk_converter_60hz:clk_converter_ports|\counter_clk:counter[9]  ;
; -1.000 ; 1.000        ; 2.000          ; Min Period      ; clk   ; Rise       ; timer_ctl:timer_ctl_ports|clk_converter_60hz:clk_converter_ports|clock_tmp                ;
; 0.174  ; 0.358        ; 0.184          ; Low Pulse Width ; clk   ; Rise       ; timer_ctl:timer_ctl_ports|clk_converter_60hz:clk_converter_ports|\counter_clk:counter[0]  ;
; 0.174  ; 0.358        ; 0.184          ; Low Pulse Width ; clk   ; Rise       ; timer_ctl:timer_ctl_ports|clk_converter_60hz:clk_converter_ports|\counter_clk:counter[10] ;
; 0.174  ; 0.358        ; 0.184          ; Low Pulse Width ; clk   ; Rise       ; timer_ctl:timer_ctl_ports|clk_converter_60hz:clk_converter_ports|\counter_clk:counter[11] ;
; 0.174  ; 0.358        ; 0.184          ; Low Pulse Width ; clk   ; Rise       ; timer_ctl:timer_ctl_ports|clk_converter_60hz:clk_converter_ports|\counter_clk:counter[12] ;
; 0.174  ; 0.358        ; 0.184          ; Low Pulse Width ; clk   ; Rise       ; timer_ctl:timer_ctl_ports|clk_converter_60hz:clk_converter_ports|\counter_clk:counter[13] ;
; 0.174  ; 0.358        ; 0.184          ; Low Pulse Width ; clk   ; Rise       ; timer_ctl:timer_ctl_ports|clk_converter_60hz:clk_converter_ports|\counter_clk:counter[14] ;
; 0.174  ; 0.358        ; 0.184          ; Low Pulse Width ; clk   ; Rise       ; timer_ctl:timer_ctl_ports|clk_converter_60hz:clk_converter_ports|\counter_clk:counter[15] ;
; 0.174  ; 0.358        ; 0.184          ; Low Pulse Width ; clk   ; Rise       ; timer_ctl:timer_ctl_ports|clk_converter_60hz:clk_converter_ports|\counter_clk:counter[1]  ;
; 0.174  ; 0.358        ; 0.184          ; Low Pulse Width ; clk   ; Rise       ; timer_ctl:timer_ctl_ports|clk_converter_60hz:clk_converter_ports|\counter_clk:counter[2]  ;
; 0.174  ; 0.358        ; 0.184          ; Low Pulse Width ; clk   ; Rise       ; timer_ctl:timer_ctl_ports|clk_converter_60hz:clk_converter_ports|\counter_clk:counter[3]  ;
; 0.174  ; 0.358        ; 0.184          ; Low Pulse Width ; clk   ; Rise       ; timer_ctl:timer_ctl_ports|clk_converter_60hz:clk_converter_ports|\counter_clk:counter[4]  ;
; 0.174  ; 0.358        ; 0.184          ; Low Pulse Width ; clk   ; Rise       ; timer_ctl:timer_ctl_ports|clk_converter_60hz:clk_converter_ports|\counter_clk:counter[5]  ;
; 0.174  ; 0.358        ; 0.184          ; Low Pulse Width ; clk   ; Rise       ; timer_ctl:timer_ctl_ports|clk_converter_60hz:clk_converter_ports|\counter_clk:counter[6]  ;
; 0.174  ; 0.358        ; 0.184          ; Low Pulse Width ; clk   ; Rise       ; timer_ctl:timer_ctl_ports|clk_converter_60hz:clk_converter_ports|\counter_clk:counter[7]  ;
; 0.174  ; 0.358        ; 0.184          ; Low Pulse Width ; clk   ; Rise       ; timer_ctl:timer_ctl_ports|clk_converter_60hz:clk_converter_ports|\counter_clk:counter[8]  ;
; 0.174  ; 0.358        ; 0.184          ; Low Pulse Width ; clk   ; Rise       ; timer_ctl:timer_ctl_ports|clk_converter_60hz:clk_converter_ports|\counter_clk:counter[9]  ;
; 0.178  ; 0.362        ; 0.184          ; Low Pulse Width ; clk   ; Rise       ; timer_ctl:timer_ctl_ports|clk_converter_60hz:clk_converter_ports|\counter_clk:counter[16] ;
; 0.178  ; 0.362        ; 0.184          ; Low Pulse Width ; clk   ; Rise       ; timer_ctl:timer_ctl_ports|clk_converter_60hz:clk_converter_ports|\counter_clk:counter[17] ;
; 0.178  ; 0.362        ; 0.184          ; Low Pulse Width ; clk   ; Rise       ; timer_ctl:timer_ctl_ports|clk_converter_60hz:clk_converter_ports|\counter_clk:counter[18] ;
; 0.178  ; 0.362        ; 0.184          ; Low Pulse Width ; clk   ; Rise       ; timer_ctl:timer_ctl_ports|clk_converter_60hz:clk_converter_ports|\counter_clk:counter[19] ;
; 0.178  ; 0.362        ; 0.184          ; Low Pulse Width ; clk   ; Rise       ; timer_ctl:timer_ctl_ports|clk_converter_60hz:clk_converter_ports|\counter_clk:counter[20] ;
; 0.178  ; 0.362        ; 0.184          ; Low Pulse Width ; clk   ; Rise       ; timer_ctl:timer_ctl_ports|clk_converter_60hz:clk_converter_ports|\counter_clk:counter[21] ;
; 0.178  ; 0.362        ; 0.184          ; Low Pulse Width ; clk   ; Rise       ; timer_ctl:timer_ctl_ports|clk_converter_60hz:clk_converter_ports|\counter_clk:counter[22] ;
; 0.178  ; 0.362        ; 0.184          ; Low Pulse Width ; clk   ; Rise       ; timer_ctl:timer_ctl_ports|clk_converter_60hz:clk_converter_ports|\counter_clk:counter[23] ;
; 0.178  ; 0.362        ; 0.184          ; Low Pulse Width ; clk   ; Rise       ; timer_ctl:timer_ctl_ports|clk_converter_60hz:clk_converter_ports|\counter_clk:counter[24] ;
; 0.178  ; 0.362        ; 0.184          ; Low Pulse Width ; clk   ; Rise       ; timer_ctl:timer_ctl_ports|clk_converter_60hz:clk_converter_ports|\counter_clk:counter[25] ;
; 0.178  ; 0.362        ; 0.184          ; Low Pulse Width ; clk   ; Rise       ; timer_ctl:timer_ctl_ports|clk_converter_60hz:clk_converter_ports|\counter_clk:counter[26] ;
; 0.178  ; 0.362        ; 0.184          ; Low Pulse Width ; clk   ; Rise       ; timer_ctl:timer_ctl_ports|clk_converter_60hz:clk_converter_ports|\counter_clk:counter[27] ;
; 0.178  ; 0.362        ; 0.184          ; Low Pulse Width ; clk   ; Rise       ; timer_ctl:timer_ctl_ports|clk_converter_60hz:clk_converter_ports|\counter_clk:counter[28] ;
; 0.178  ; 0.362        ; 0.184          ; Low Pulse Width ; clk   ; Rise       ; timer_ctl:timer_ctl_ports|clk_converter_60hz:clk_converter_ports|\counter_clk:counter[29] ;
; 0.178  ; 0.362        ; 0.184          ; Low Pulse Width ; clk   ; Rise       ; timer_ctl:timer_ctl_ports|clk_converter_60hz:clk_converter_ports|\counter_clk:counter[30] ;
; 0.178  ; 0.362        ; 0.184          ; Low Pulse Width ; clk   ; Rise       ; timer_ctl:timer_ctl_ports|clk_converter_60hz:clk_converter_ports|\counter_clk:counter[31] ;
; 0.178  ; 0.362        ; 0.184          ; Low Pulse Width ; clk   ; Rise       ; timer_ctl:timer_ctl_ports|clk_converter_60hz:clk_converter_ports|clock_tmp                ;
; 0.335  ; 0.335        ; 0.000          ; Low Pulse Width ; clk   ; Rise       ; clk~input|o                                                                               ;
; 0.336  ; 0.336        ; 0.000          ; Low Pulse Width ; clk   ; Rise       ; timer_ctl_ports|clk_converter_ports|\counter_clk:counter[0]|clk                           ;
; 0.336  ; 0.336        ; 0.000          ; Low Pulse Width ; clk   ; Rise       ; timer_ctl_ports|clk_converter_ports|\counter_clk:counter[10]|clk                          ;
; 0.336  ; 0.336        ; 0.000          ; Low Pulse Width ; clk   ; Rise       ; timer_ctl_ports|clk_converter_ports|\counter_clk:counter[11]|clk                          ;
; 0.336  ; 0.336        ; 0.000          ; Low Pulse Width ; clk   ; Rise       ; timer_ctl_ports|clk_converter_ports|\counter_clk:counter[12]|clk                          ;
; 0.336  ; 0.336        ; 0.000          ; Low Pulse Width ; clk   ; Rise       ; timer_ctl_ports|clk_converter_ports|\counter_clk:counter[13]|clk                          ;
; 0.336  ; 0.336        ; 0.000          ; Low Pulse Width ; clk   ; Rise       ; timer_ctl_ports|clk_converter_ports|\counter_clk:counter[14]|clk                          ;
; 0.336  ; 0.336        ; 0.000          ; Low Pulse Width ; clk   ; Rise       ; timer_ctl_ports|clk_converter_ports|\counter_clk:counter[15]|clk                          ;
; 0.336  ; 0.336        ; 0.000          ; Low Pulse Width ; clk   ; Rise       ; timer_ctl_ports|clk_converter_ports|\counter_clk:counter[1]|clk                           ;
; 0.336  ; 0.336        ; 0.000          ; Low Pulse Width ; clk   ; Rise       ; timer_ctl_ports|clk_converter_ports|\counter_clk:counter[2]|clk                           ;
; 0.336  ; 0.336        ; 0.000          ; Low Pulse Width ; clk   ; Rise       ; timer_ctl_ports|clk_converter_ports|\counter_clk:counter[3]|clk                           ;
; 0.336  ; 0.336        ; 0.000          ; Low Pulse Width ; clk   ; Rise       ; timer_ctl_ports|clk_converter_ports|\counter_clk:counter[4]|clk                           ;
; 0.336  ; 0.336        ; 0.000          ; Low Pulse Width ; clk   ; Rise       ; timer_ctl_ports|clk_converter_ports|\counter_clk:counter[5]|clk                           ;
; 0.336  ; 0.336        ; 0.000          ; Low Pulse Width ; clk   ; Rise       ; timer_ctl_ports|clk_converter_ports|\counter_clk:counter[6]|clk                           ;
; 0.336  ; 0.336        ; 0.000          ; Low Pulse Width ; clk   ; Rise       ; timer_ctl_ports|clk_converter_ports|\counter_clk:counter[7]|clk                           ;
; 0.336  ; 0.336        ; 0.000          ; Low Pulse Width ; clk   ; Rise       ; timer_ctl_ports|clk_converter_ports|\counter_clk:counter[8]|clk                           ;
; 0.336  ; 0.336        ; 0.000          ; Low Pulse Width ; clk   ; Rise       ; timer_ctl_ports|clk_converter_ports|\counter_clk:counter[9]|clk                           ;
; 0.339  ; 0.339        ; 0.000          ; Low Pulse Width ; clk   ; Rise       ; timer_ctl_ports|clk_converter_ports|clock_tmp|clk                                         ;
; 0.340  ; 0.340        ; 0.000          ; Low Pulse Width ; clk   ; Rise       ; timer_ctl_ports|clk_converter_ports|\counter_clk:counter[16]|clk                          ;
; 0.340  ; 0.340        ; 0.000          ; Low Pulse Width ; clk   ; Rise       ; timer_ctl_ports|clk_converter_ports|\counter_clk:counter[17]|clk                          ;
; 0.340  ; 0.340        ; 0.000          ; Low Pulse Width ; clk   ; Rise       ; timer_ctl_ports|clk_converter_ports|\counter_clk:counter[18]|clk                          ;
; 0.340  ; 0.340        ; 0.000          ; Low Pulse Width ; clk   ; Rise       ; timer_ctl_ports|clk_converter_ports|\counter_clk:counter[19]|clk                          ;
; 0.340  ; 0.340        ; 0.000          ; Low Pulse Width ; clk   ; Rise       ; timer_ctl_ports|clk_converter_ports|\counter_clk:counter[20]|clk                          ;
; 0.340  ; 0.340        ; 0.000          ; Low Pulse Width ; clk   ; Rise       ; timer_ctl_ports|clk_converter_ports|\counter_clk:counter[21]|clk                          ;
; 0.340  ; 0.340        ; 0.000          ; Low Pulse Width ; clk   ; Rise       ; timer_ctl_ports|clk_converter_ports|\counter_clk:counter[22]|clk                          ;
; 0.340  ; 0.340        ; 0.000          ; Low Pulse Width ; clk   ; Rise       ; timer_ctl_ports|clk_converter_ports|\counter_clk:counter[23]|clk                          ;
; 0.340  ; 0.340        ; 0.000          ; Low Pulse Width ; clk   ; Rise       ; timer_ctl_ports|clk_converter_ports|\counter_clk:counter[24]|clk                          ;
; 0.340  ; 0.340        ; 0.000          ; Low Pulse Width ; clk   ; Rise       ; timer_ctl_ports|clk_converter_ports|\counter_clk:counter[25]|clk                          ;
; 0.340  ; 0.340        ; 0.000          ; Low Pulse Width ; clk   ; Rise       ; timer_ctl_ports|clk_converter_ports|\counter_clk:counter[26]|clk                          ;
; 0.340  ; 0.340        ; 0.000          ; Low Pulse Width ; clk   ; Rise       ; timer_ctl_ports|clk_converter_ports|\counter_clk:counter[27]|clk                          ;
; 0.340  ; 0.340        ; 0.000          ; Low Pulse Width ; clk   ; Rise       ; timer_ctl_ports|clk_converter_ports|\counter_clk:counter[28]|clk                          ;
; 0.340  ; 0.340        ; 0.000          ; Low Pulse Width ; clk   ; Rise       ; timer_ctl_ports|clk_converter_ports|\counter_clk:counter[29]|clk                          ;
; 0.340  ; 0.340        ; 0.000          ; Low Pulse Width ; clk   ; Rise       ; timer_ctl_ports|clk_converter_ports|\counter_clk:counter[30]|clk                          ;
+--------+--------------+----------------+-----------------+-------+------------+-------------------------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Minimum Pulse Width: 'timer_ctl:timer_ctl_ports|clk_converter_60hz:clk_converter_ports|clock_tmp'                                                                                              ;
+--------+--------------+----------------+------------------+----------------------------------------------------------------------------+------------+----------------------------------------------------------------+
; Slack  ; Actual Width ; Required Width ; Type             ; Clock                                                                      ; Clock Edge ; Target                                                         ;
+--------+--------------+----------------+------------------+----------------------------------------------------------------------------+------------+----------------------------------------------------------------+
; -1.000 ; 1.000        ; 2.000          ; Min Period       ; timer_ctl:timer_ctl_ports|clk_converter_60hz:clk_converter_ports|clock_tmp ; Rise       ; state[0]                                                       ;
; -1.000 ; 1.000        ; 2.000          ; Min Period       ; timer_ctl:timer_ctl_ports|clk_converter_60hz:clk_converter_ports|clock_tmp ; Rise       ; state[1]                                                       ;
; -1.000 ; 1.000        ; 2.000          ; Min Period       ; timer_ctl:timer_ctl_ports|clk_converter_60hz:clk_converter_ports|clock_tmp ; Rise       ; state[2]                                                       ;
; -1.000 ; 1.000        ; 2.000          ; Min Period       ; timer_ctl:timer_ctl_ports|clk_converter_60hz:clk_converter_ports|clock_tmp ; Rise       ; state[3]                                                       ;
; -1.000 ; 1.000        ; 2.000          ; Min Period       ; timer_ctl:timer_ctl_ports|clk_converter_60hz:clk_converter_ports|clock_tmp ; Rise       ; state[4]                                                       ;
; -1.000 ; 1.000        ; 2.000          ; Min Period       ; timer_ctl:timer_ctl_ports|clk_converter_60hz:clk_converter_ports|clock_tmp ; Rise       ; state[5]                                                       ;
; -1.000 ; 1.000        ; 2.000          ; Min Period       ; timer_ctl:timer_ctl_ports|clk_converter_60hz:clk_converter_ports|clock_tmp ; Rise       ; timer_ctl:timer_ctl_ports|\always:internal_counter[0]          ;
; -1.000 ; 1.000        ; 2.000          ; Min Period       ; timer_ctl:timer_ctl_ports|clk_converter_60hz:clk_converter_ports|clock_tmp ; Rise       ; timer_ctl:timer_ctl_ports|\always:internal_counter[1]          ;
; -1.000 ; 1.000        ; 2.000          ; Min Period       ; timer_ctl:timer_ctl_ports|clk_converter_60hz:clk_converter_ports|clock_tmp ; Rise       ; timer_ctl:timer_ctl_ports|\always:internal_counter[2]          ;
; -1.000 ; 1.000        ; 2.000          ; Min Period       ; timer_ctl:timer_ctl_ports|clk_converter_60hz:clk_converter_ports|clock_tmp ; Rise       ; timer_ctl:timer_ctl_ports|long_interval                        ;
; -1.000 ; 1.000        ; 2.000          ; Min Period       ; timer_ctl:timer_ctl_ports|clk_converter_60hz:clk_converter_ports|clock_tmp ; Rise       ; timer_ctl:timer_ctl_ports|short_interval                       ;
; -1.000 ; 1.000        ; 2.000          ; Min Period       ; timer_ctl:timer_ctl_ports|clk_converter_60hz:clk_converter_ports|clock_tmp ; Rise       ; timer_reset                                                    ;
; -1.000 ; 1.000        ; 2.000          ; Min Period       ; timer_ctl:timer_ctl_ports|clk_converter_60hz:clk_converter_ports|clock_tmp ; Rise       ; trafic_light_ctl[0]~reg0                                       ;
; -1.000 ; 1.000        ; 2.000          ; Min Period       ; timer_ctl:timer_ctl_ports|clk_converter_60hz:clk_converter_ports|clock_tmp ; Rise       ; trafic_light_ctl[1]~reg0                                       ;
; -1.000 ; 1.000        ; 2.000          ; Min Period       ; timer_ctl:timer_ctl_ports|clk_converter_60hz:clk_converter_ports|clock_tmp ; Rise       ; trafic_light_ctl[2]~reg0                                       ;
; -1.000 ; 1.000        ; 2.000          ; Min Period       ; timer_ctl:timer_ctl_ports|clk_converter_60hz:clk_converter_ports|clock_tmp ; Rise       ; trafic_light_ctl[3]~reg0                                       ;
; -1.000 ; 1.000        ; 2.000          ; Min Period       ; timer_ctl:timer_ctl_ports|clk_converter_60hz:clk_converter_ports|clock_tmp ; Rise       ; trafic_light_ctl[4]~reg0                                       ;
; -1.000 ; 1.000        ; 2.000          ; Min Period       ; timer_ctl:timer_ctl_ports|clk_converter_60hz:clk_converter_ports|clock_tmp ; Rise       ; trafic_light_ctl[5]~reg0                                       ;
; 0.276  ; 0.460        ; 0.184          ; Low Pulse Width  ; timer_ctl:timer_ctl_ports|clk_converter_60hz:clk_converter_ports|clock_tmp ; Rise       ; state[0]                                                       ;
; 0.276  ; 0.460        ; 0.184          ; Low Pulse Width  ; timer_ctl:timer_ctl_ports|clk_converter_60hz:clk_converter_ports|clock_tmp ; Rise       ; state[1]                                                       ;
; 0.276  ; 0.460        ; 0.184          ; Low Pulse Width  ; timer_ctl:timer_ctl_ports|clk_converter_60hz:clk_converter_ports|clock_tmp ; Rise       ; state[2]                                                       ;
; 0.276  ; 0.460        ; 0.184          ; Low Pulse Width  ; timer_ctl:timer_ctl_ports|clk_converter_60hz:clk_converter_ports|clock_tmp ; Rise       ; state[3]                                                       ;
; 0.276  ; 0.460        ; 0.184          ; Low Pulse Width  ; timer_ctl:timer_ctl_ports|clk_converter_60hz:clk_converter_ports|clock_tmp ; Rise       ; state[4]                                                       ;
; 0.276  ; 0.460        ; 0.184          ; Low Pulse Width  ; timer_ctl:timer_ctl_ports|clk_converter_60hz:clk_converter_ports|clock_tmp ; Rise       ; state[5]                                                       ;
; 0.276  ; 0.460        ; 0.184          ; Low Pulse Width  ; timer_ctl:timer_ctl_ports|clk_converter_60hz:clk_converter_ports|clock_tmp ; Rise       ; timer_ctl:timer_ctl_ports|long_interval                        ;
; 0.276  ; 0.460        ; 0.184          ; Low Pulse Width  ; timer_ctl:timer_ctl_ports|clk_converter_60hz:clk_converter_ports|clock_tmp ; Rise       ; timer_ctl:timer_ctl_ports|short_interval                       ;
; 0.276  ; 0.460        ; 0.184          ; Low Pulse Width  ; timer_ctl:timer_ctl_ports|clk_converter_60hz:clk_converter_ports|clock_tmp ; Rise       ; timer_reset                                                    ;
; 0.276  ; 0.460        ; 0.184          ; Low Pulse Width  ; timer_ctl:timer_ctl_ports|clk_converter_60hz:clk_converter_ports|clock_tmp ; Rise       ; trafic_light_ctl[1]~reg0                                       ;
; 0.276  ; 0.460        ; 0.184          ; Low Pulse Width  ; timer_ctl:timer_ctl_ports|clk_converter_60hz:clk_converter_ports|clock_tmp ; Rise       ; trafic_light_ctl[2]~reg0                                       ;
; 0.276  ; 0.460        ; 0.184          ; Low Pulse Width  ; timer_ctl:timer_ctl_ports|clk_converter_60hz:clk_converter_ports|clock_tmp ; Rise       ; trafic_light_ctl[3]~reg0                                       ;
; 0.277  ; 0.461        ; 0.184          ; Low Pulse Width  ; timer_ctl:timer_ctl_ports|clk_converter_60hz:clk_converter_ports|clock_tmp ; Rise       ; timer_ctl:timer_ctl_ports|\always:internal_counter[0]          ;
; 0.277  ; 0.461        ; 0.184          ; Low Pulse Width  ; timer_ctl:timer_ctl_ports|clk_converter_60hz:clk_converter_ports|clock_tmp ; Rise       ; timer_ctl:timer_ctl_ports|\always:internal_counter[1]          ;
; 0.277  ; 0.461        ; 0.184          ; Low Pulse Width  ; timer_ctl:timer_ctl_ports|clk_converter_60hz:clk_converter_ports|clock_tmp ; Rise       ; timer_ctl:timer_ctl_ports|\always:internal_counter[2]          ;
; 0.277  ; 0.461        ; 0.184          ; Low Pulse Width  ; timer_ctl:timer_ctl_ports|clk_converter_60hz:clk_converter_ports|clock_tmp ; Rise       ; trafic_light_ctl[0]~reg0                                       ;
; 0.277  ; 0.461        ; 0.184          ; Low Pulse Width  ; timer_ctl:timer_ctl_ports|clk_converter_60hz:clk_converter_ports|clock_tmp ; Rise       ; trafic_light_ctl[4]~reg0                                       ;
; 0.277  ; 0.461        ; 0.184          ; Low Pulse Width  ; timer_ctl:timer_ctl_ports|clk_converter_60hz:clk_converter_ports|clock_tmp ; Rise       ; trafic_light_ctl[5]~reg0                                       ;
; 0.319  ; 0.535        ; 0.216          ; High Pulse Width ; timer_ctl:timer_ctl_ports|clk_converter_60hz:clk_converter_ports|clock_tmp ; Rise       ; state[0]                                                       ;
; 0.319  ; 0.535        ; 0.216          ; High Pulse Width ; timer_ctl:timer_ctl_ports|clk_converter_60hz:clk_converter_ports|clock_tmp ; Rise       ; state[2]                                                       ;
; 0.319  ; 0.535        ; 0.216          ; High Pulse Width ; timer_ctl:timer_ctl_ports|clk_converter_60hz:clk_converter_ports|clock_tmp ; Rise       ; state[3]                                                       ;
; 0.319  ; 0.535        ; 0.216          ; High Pulse Width ; timer_ctl:timer_ctl_ports|clk_converter_60hz:clk_converter_ports|clock_tmp ; Rise       ; state[4]                                                       ;
; 0.319  ; 0.535        ; 0.216          ; High Pulse Width ; timer_ctl:timer_ctl_ports|clk_converter_60hz:clk_converter_ports|clock_tmp ; Rise       ; state[5]                                                       ;
; 0.319  ; 0.535        ; 0.216          ; High Pulse Width ; timer_ctl:timer_ctl_ports|clk_converter_60hz:clk_converter_ports|clock_tmp ; Rise       ; timer_ctl:timer_ctl_ports|\always:internal_counter[0]          ;
; 0.319  ; 0.535        ; 0.216          ; High Pulse Width ; timer_ctl:timer_ctl_ports|clk_converter_60hz:clk_converter_ports|clock_tmp ; Rise       ; timer_ctl:timer_ctl_ports|\always:internal_counter[1]          ;
; 0.319  ; 0.535        ; 0.216          ; High Pulse Width ; timer_ctl:timer_ctl_ports|clk_converter_60hz:clk_converter_ports|clock_tmp ; Rise       ; timer_ctl:timer_ctl_ports|\always:internal_counter[2]          ;
; 0.319  ; 0.535        ; 0.216          ; High Pulse Width ; timer_ctl:timer_ctl_ports|clk_converter_60hz:clk_converter_ports|clock_tmp ; Rise       ; timer_ctl:timer_ctl_ports|long_interval                        ;
; 0.319  ; 0.535        ; 0.216          ; High Pulse Width ; timer_ctl:timer_ctl_ports|clk_converter_60hz:clk_converter_ports|clock_tmp ; Rise       ; timer_ctl:timer_ctl_ports|short_interval                       ;
; 0.319  ; 0.535        ; 0.216          ; High Pulse Width ; timer_ctl:timer_ctl_ports|clk_converter_60hz:clk_converter_ports|clock_tmp ; Rise       ; trafic_light_ctl[0]~reg0                                       ;
; 0.319  ; 0.535        ; 0.216          ; High Pulse Width ; timer_ctl:timer_ctl_ports|clk_converter_60hz:clk_converter_ports|clock_tmp ; Rise       ; trafic_light_ctl[4]~reg0                                       ;
; 0.319  ; 0.535        ; 0.216          ; High Pulse Width ; timer_ctl:timer_ctl_ports|clk_converter_60hz:clk_converter_ports|clock_tmp ; Rise       ; trafic_light_ctl[5]~reg0                                       ;
; 0.320  ; 0.536        ; 0.216          ; High Pulse Width ; timer_ctl:timer_ctl_ports|clk_converter_60hz:clk_converter_ports|clock_tmp ; Rise       ; state[1]                                                       ;
; 0.320  ; 0.536        ; 0.216          ; High Pulse Width ; timer_ctl:timer_ctl_ports|clk_converter_60hz:clk_converter_ports|clock_tmp ; Rise       ; timer_reset                                                    ;
; 0.320  ; 0.536        ; 0.216          ; High Pulse Width ; timer_ctl:timer_ctl_ports|clk_converter_60hz:clk_converter_ports|clock_tmp ; Rise       ; trafic_light_ctl[1]~reg0                                       ;
; 0.320  ; 0.536        ; 0.216          ; High Pulse Width ; timer_ctl:timer_ctl_ports|clk_converter_60hz:clk_converter_ports|clock_tmp ; Rise       ; trafic_light_ctl[2]~reg0                                       ;
; 0.320  ; 0.536        ; 0.216          ; High Pulse Width ; timer_ctl:timer_ctl_ports|clk_converter_60hz:clk_converter_ports|clock_tmp ; Rise       ; trafic_light_ctl[3]~reg0                                       ;
; 0.438  ; 0.438        ; 0.000          ; Low Pulse Width  ; timer_ctl:timer_ctl_ports|clk_converter_60hz:clk_converter_ports|clock_tmp ; Rise       ; state[0]|clk                                                   ;
; 0.438  ; 0.438        ; 0.000          ; Low Pulse Width  ; timer_ctl:timer_ctl_ports|clk_converter_60hz:clk_converter_ports|clock_tmp ; Rise       ; state[1]|clk                                                   ;
; 0.438  ; 0.438        ; 0.000          ; Low Pulse Width  ; timer_ctl:timer_ctl_ports|clk_converter_60hz:clk_converter_ports|clock_tmp ; Rise       ; state[2]|clk                                                   ;
; 0.438  ; 0.438        ; 0.000          ; Low Pulse Width  ; timer_ctl:timer_ctl_ports|clk_converter_60hz:clk_converter_ports|clock_tmp ; Rise       ; state[3]|clk                                                   ;
; 0.438  ; 0.438        ; 0.000          ; Low Pulse Width  ; timer_ctl:timer_ctl_ports|clk_converter_60hz:clk_converter_ports|clock_tmp ; Rise       ; state[4]|clk                                                   ;
; 0.438  ; 0.438        ; 0.000          ; Low Pulse Width  ; timer_ctl:timer_ctl_ports|clk_converter_60hz:clk_converter_ports|clock_tmp ; Rise       ; state[5]|clk                                                   ;
; 0.438  ; 0.438        ; 0.000          ; Low Pulse Width  ; timer_ctl:timer_ctl_ports|clk_converter_60hz:clk_converter_ports|clock_tmp ; Rise       ; timer_ctl_ports|long_interval|clk                              ;
; 0.438  ; 0.438        ; 0.000          ; Low Pulse Width  ; timer_ctl:timer_ctl_ports|clk_converter_60hz:clk_converter_ports|clock_tmp ; Rise       ; timer_ctl_ports|short_interval|clk                             ;
; 0.438  ; 0.438        ; 0.000          ; Low Pulse Width  ; timer_ctl:timer_ctl_ports|clk_converter_60hz:clk_converter_ports|clock_tmp ; Rise       ; timer_reset|clk                                                ;
; 0.438  ; 0.438        ; 0.000          ; Low Pulse Width  ; timer_ctl:timer_ctl_ports|clk_converter_60hz:clk_converter_ports|clock_tmp ; Rise       ; trafic_light_ctl[1]~reg0|clk                                   ;
; 0.438  ; 0.438        ; 0.000          ; Low Pulse Width  ; timer_ctl:timer_ctl_ports|clk_converter_60hz:clk_converter_ports|clock_tmp ; Rise       ; trafic_light_ctl[2]~reg0|clk                                   ;
; 0.438  ; 0.438        ; 0.000          ; Low Pulse Width  ; timer_ctl:timer_ctl_ports|clk_converter_60hz:clk_converter_ports|clock_tmp ; Rise       ; trafic_light_ctl[3]~reg0|clk                                   ;
; 0.439  ; 0.439        ; 0.000          ; Low Pulse Width  ; timer_ctl:timer_ctl_ports|clk_converter_60hz:clk_converter_ports|clock_tmp ; Rise       ; timer_ctl_ports|\always:internal_counter[0]|clk                ;
; 0.439  ; 0.439        ; 0.000          ; Low Pulse Width  ; timer_ctl:timer_ctl_ports|clk_converter_60hz:clk_converter_ports|clock_tmp ; Rise       ; timer_ctl_ports|\always:internal_counter[1]|clk                ;
; 0.439  ; 0.439        ; 0.000          ; Low Pulse Width  ; timer_ctl:timer_ctl_ports|clk_converter_60hz:clk_converter_ports|clock_tmp ; Rise       ; timer_ctl_ports|\always:internal_counter[2]|clk                ;
; 0.439  ; 0.439        ; 0.000          ; Low Pulse Width  ; timer_ctl:timer_ctl_ports|clk_converter_60hz:clk_converter_ports|clock_tmp ; Rise       ; trafic_light_ctl[0]~reg0|clk                                   ;
; 0.439  ; 0.439        ; 0.000          ; Low Pulse Width  ; timer_ctl:timer_ctl_ports|clk_converter_60hz:clk_converter_ports|clock_tmp ; Rise       ; trafic_light_ctl[4]~reg0|clk                                   ;
; 0.439  ; 0.439        ; 0.000          ; Low Pulse Width  ; timer_ctl:timer_ctl_ports|clk_converter_60hz:clk_converter_ports|clock_tmp ; Rise       ; trafic_light_ctl[5]~reg0|clk                                   ;
; 0.445  ; 0.445        ; 0.000          ; Low Pulse Width  ; timer_ctl:timer_ctl_ports|clk_converter_60hz:clk_converter_ports|clock_tmp ; Rise       ; timer_ctl_ports|clk_converter_ports|clock_tmp~clkctrl|inclk[0] ;
; 0.445  ; 0.445        ; 0.000          ; Low Pulse Width  ; timer_ctl:timer_ctl_ports|clk_converter_60hz:clk_converter_ports|clock_tmp ; Rise       ; timer_ctl_ports|clk_converter_ports|clock_tmp~clkctrl|outclk   ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; timer_ctl:timer_ctl_ports|clk_converter_60hz:clk_converter_ports|clock_tmp ; Rise       ; timer_ctl_ports|clk_converter_ports|clock_tmp|q                ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; timer_ctl:timer_ctl_ports|clk_converter_60hz:clk_converter_ports|clock_tmp ; Rise       ; timer_ctl_ports|clk_converter_ports|clock_tmp|q                ;
; 0.553  ; 0.553        ; 0.000          ; High Pulse Width ; timer_ctl:timer_ctl_ports|clk_converter_60hz:clk_converter_ports|clock_tmp ; Rise       ; timer_ctl_ports|clk_converter_ports|clock_tmp~clkctrl|inclk[0] ;
; 0.553  ; 0.553        ; 0.000          ; High Pulse Width ; timer_ctl:timer_ctl_ports|clk_converter_60hz:clk_converter_ports|clock_tmp ; Rise       ; timer_ctl_ports|clk_converter_ports|clock_tmp~clkctrl|outclk   ;
; 0.559  ; 0.559        ; 0.000          ; High Pulse Width ; timer_ctl:timer_ctl_ports|clk_converter_60hz:clk_converter_ports|clock_tmp ; Rise       ; state[0]|clk                                                   ;
; 0.559  ; 0.559        ; 0.000          ; High Pulse Width ; timer_ctl:timer_ctl_ports|clk_converter_60hz:clk_converter_ports|clock_tmp ; Rise       ; state[2]|clk                                                   ;
; 0.559  ; 0.559        ; 0.000          ; High Pulse Width ; timer_ctl:timer_ctl_ports|clk_converter_60hz:clk_converter_ports|clock_tmp ; Rise       ; state[3]|clk                                                   ;
; 0.559  ; 0.559        ; 0.000          ; High Pulse Width ; timer_ctl:timer_ctl_ports|clk_converter_60hz:clk_converter_ports|clock_tmp ; Rise       ; state[4]|clk                                                   ;
; 0.559  ; 0.559        ; 0.000          ; High Pulse Width ; timer_ctl:timer_ctl_ports|clk_converter_60hz:clk_converter_ports|clock_tmp ; Rise       ; state[5]|clk                                                   ;
; 0.559  ; 0.559        ; 0.000          ; High Pulse Width ; timer_ctl:timer_ctl_ports|clk_converter_60hz:clk_converter_ports|clock_tmp ; Rise       ; timer_ctl_ports|\always:internal_counter[0]|clk                ;
; 0.559  ; 0.559        ; 0.000          ; High Pulse Width ; timer_ctl:timer_ctl_ports|clk_converter_60hz:clk_converter_ports|clock_tmp ; Rise       ; timer_ctl_ports|\always:internal_counter[1]|clk                ;
; 0.559  ; 0.559        ; 0.000          ; High Pulse Width ; timer_ctl:timer_ctl_ports|clk_converter_60hz:clk_converter_ports|clock_tmp ; Rise       ; timer_ctl_ports|\always:internal_counter[2]|clk                ;
; 0.559  ; 0.559        ; 0.000          ; High Pulse Width ; timer_ctl:timer_ctl_ports|clk_converter_60hz:clk_converter_ports|clock_tmp ; Rise       ; timer_ctl_ports|long_interval|clk                              ;
; 0.559  ; 0.559        ; 0.000          ; High Pulse Width ; timer_ctl:timer_ctl_ports|clk_converter_60hz:clk_converter_ports|clock_tmp ; Rise       ; timer_ctl_ports|short_interval|clk                             ;
; 0.559  ; 0.559        ; 0.000          ; High Pulse Width ; timer_ctl:timer_ctl_ports|clk_converter_60hz:clk_converter_ports|clock_tmp ; Rise       ; trafic_light_ctl[0]~reg0|clk                                   ;
; 0.559  ; 0.559        ; 0.000          ; High Pulse Width ; timer_ctl:timer_ctl_ports|clk_converter_60hz:clk_converter_ports|clock_tmp ; Rise       ; trafic_light_ctl[4]~reg0|clk                                   ;
; 0.559  ; 0.559        ; 0.000          ; High Pulse Width ; timer_ctl:timer_ctl_ports|clk_converter_60hz:clk_converter_ports|clock_tmp ; Rise       ; trafic_light_ctl[5]~reg0|clk                                   ;
; 0.560  ; 0.560        ; 0.000          ; High Pulse Width ; timer_ctl:timer_ctl_ports|clk_converter_60hz:clk_converter_ports|clock_tmp ; Rise       ; state[1]|clk                                                   ;
; 0.560  ; 0.560        ; 0.000          ; High Pulse Width ; timer_ctl:timer_ctl_ports|clk_converter_60hz:clk_converter_ports|clock_tmp ; Rise       ; timer_reset|clk                                                ;
; 0.560  ; 0.560        ; 0.000          ; High Pulse Width ; timer_ctl:timer_ctl_ports|clk_converter_60hz:clk_converter_ports|clock_tmp ; Rise       ; trafic_light_ctl[1]~reg0|clk                                   ;
; 0.560  ; 0.560        ; 0.000          ; High Pulse Width ; timer_ctl:timer_ctl_ports|clk_converter_60hz:clk_converter_ports|clock_tmp ; Rise       ; trafic_light_ctl[2]~reg0|clk                                   ;
; 0.560  ; 0.560        ; 0.000          ; High Pulse Width ; timer_ctl:timer_ctl_ports|clk_converter_60hz:clk_converter_ports|clock_tmp ; Rise       ; trafic_light_ctl[3]~reg0|clk                                   ;
+--------+--------------+----------------+------------------+----------------------------------------------------------------------------+------------+----------------------------------------------------------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Setup Times                                                                                                                                                                                           ;
+----------------+----------------------------------------------------------------------------+-------+-------+------------+----------------------------------------------------------------------------+
; Data Port      ; Clock Port                                                                 ; Rise  ; Fall  ; Clock Edge ; Clock Reference                                                            ;
+----------------+----------------------------------------------------------------------------+-------+-------+------------+----------------------------------------------------------------------------+
; traffic_sensor ; timer_ctl:timer_ctl_ports|clk_converter_60hz:clk_converter_ports|clock_tmp ; 3.449 ; 3.943 ; Rise       ; timer_ctl:timer_ctl_ports|clk_converter_60hz:clk_converter_ports|clock_tmp ;
+----------------+----------------------------------------------------------------------------+-------+-------+------------+----------------------------------------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Hold Times                                                                                                                                                                                              ;
+----------------+----------------------------------------------------------------------------+--------+--------+------------+----------------------------------------------------------------------------+
; Data Port      ; Clock Port                                                                 ; Rise   ; Fall   ; Clock Edge ; Clock Reference                                                            ;
+----------------+----------------------------------------------------------------------------+--------+--------+------------+----------------------------------------------------------------------------+
; traffic_sensor ; timer_ctl:timer_ctl_ports|clk_converter_60hz:clk_converter_ports|clock_tmp ; -2.672 ; -3.092 ; Rise       ; timer_ctl:timer_ctl_ports|clk_converter_60hz:clk_converter_ports|clock_tmp ;
+----------------+----------------------------------------------------------------------------+--------+--------+------------+----------------------------------------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Clock to Output Times                                                                                                                                                                                         ;
+----------------------+----------------------------------------------------------------------------+--------+--------+------------+----------------------------------------------------------------------------+
; Data Port            ; Clock Port                                                                 ; Rise   ; Fall   ; Clock Edge ; Clock Reference                                                            ;
+----------------------+----------------------------------------------------------------------------+--------+--------+------------+----------------------------------------------------------------------------+
; trafic_light_ctl[*]  ; timer_ctl:timer_ctl_ports|clk_converter_60hz:clk_converter_ports|clock_tmp ; 11.153 ; 11.364 ; Rise       ; timer_ctl:timer_ctl_ports|clk_converter_60hz:clk_converter_ports|clock_tmp ;
;  trafic_light_ctl[0] ; timer_ctl:timer_ctl_ports|clk_converter_60hz:clk_converter_ports|clock_tmp ; 6.546  ; 6.525  ; Rise       ; timer_ctl:timer_ctl_ports|clk_converter_60hz:clk_converter_ports|clock_tmp ;
;  trafic_light_ctl[1] ; timer_ctl:timer_ctl_ports|clk_converter_60hz:clk_converter_ports|clock_tmp ; 6.336  ; 6.319  ; Rise       ; timer_ctl:timer_ctl_ports|clk_converter_60hz:clk_converter_ports|clock_tmp ;
;  trafic_light_ctl[2] ; timer_ctl:timer_ctl_ports|clk_converter_60hz:clk_converter_ports|clock_tmp ; 6.338  ; 6.360  ; Rise       ; timer_ctl:timer_ctl_ports|clk_converter_60hz:clk_converter_ports|clock_tmp ;
;  trafic_light_ctl[3] ; timer_ctl:timer_ctl_ports|clk_converter_60hz:clk_converter_ports|clock_tmp ; 9.626  ; 9.402  ; Rise       ; timer_ctl:timer_ctl_ports|clk_converter_60hz:clk_converter_ports|clock_tmp ;
;  trafic_light_ctl[4] ; timer_ctl:timer_ctl_ports|clk_converter_60hz:clk_converter_ports|clock_tmp ; 8.304  ; 8.441  ; Rise       ; timer_ctl:timer_ctl_ports|clk_converter_60hz:clk_converter_ports|clock_tmp ;
;  trafic_light_ctl[5] ; timer_ctl:timer_ctl_ports|clk_converter_60hz:clk_converter_ports|clock_tmp ; 11.153 ; 11.364 ; Rise       ; timer_ctl:timer_ctl_ports|clk_converter_60hz:clk_converter_ports|clock_tmp ;
+----------------------+----------------------------------------------------------------------------+--------+--------+------------+----------------------------------------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Minimum Clock to Output Times                                                                                                                                                                                 ;
+----------------------+----------------------------------------------------------------------------+--------+--------+------------+----------------------------------------------------------------------------+
; Data Port            ; Clock Port                                                                 ; Rise   ; Fall   ; Clock Edge ; Clock Reference                                                            ;
+----------------------+----------------------------------------------------------------------------+--------+--------+------------+----------------------------------------------------------------------------+
; trafic_light_ctl[*]  ; timer_ctl:timer_ctl_ports|clk_converter_60hz:clk_converter_ports|clock_tmp ; 6.104  ; 6.087  ; Rise       ; timer_ctl:timer_ctl_ports|clk_converter_60hz:clk_converter_ports|clock_tmp ;
;  trafic_light_ctl[0] ; timer_ctl:timer_ctl_ports|clk_converter_60hz:clk_converter_ports|clock_tmp ; 6.305  ; 6.284  ; Rise       ; timer_ctl:timer_ctl_ports|clk_converter_60hz:clk_converter_ports|clock_tmp ;
;  trafic_light_ctl[1] ; timer_ctl:timer_ctl_ports|clk_converter_60hz:clk_converter_ports|clock_tmp ; 6.104  ; 6.087  ; Rise       ; timer_ctl:timer_ctl_ports|clk_converter_60hz:clk_converter_ports|clock_tmp ;
;  trafic_light_ctl[2] ; timer_ctl:timer_ctl_ports|clk_converter_60hz:clk_converter_ports|clock_tmp ; 6.104  ; 6.127  ; Rise       ; timer_ctl:timer_ctl_ports|clk_converter_60hz:clk_converter_ports|clock_tmp ;
;  trafic_light_ctl[3] ; timer_ctl:timer_ctl_ports|clk_converter_60hz:clk_converter_ports|clock_tmp ; 9.314  ; 9.096  ; Rise       ; timer_ctl:timer_ctl_ports|clk_converter_60hz:clk_converter_ports|clock_tmp ;
;  trafic_light_ctl[4] ; timer_ctl:timer_ctl_ports|clk_converter_60hz:clk_converter_ports|clock_tmp ; 7.991  ; 8.122  ; Rise       ; timer_ctl:timer_ctl_ports|clk_converter_60hz:clk_converter_ports|clock_tmp ;
;  trafic_light_ctl[5] ; timer_ctl:timer_ctl_ports|clk_converter_60hz:clk_converter_ports|clock_tmp ; 10.777 ; 10.982 ; Rise       ; timer_ctl:timer_ctl_ports|clk_converter_60hz:clk_converter_ports|clock_tmp ;
+----------------------+----------------------------------------------------------------------------+--------+--------+------------+----------------------------------------------------------------------------+


----------------------------------------------
; Slow 1200mV 85C Model Metastability Report ;
----------------------------------------------
No synchronizer chains to report.


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Fmax Summary                                                                                                                                         ;
+------------+-----------------+----------------------------------------------------------------------------+---------------------------------------------------------------+
; Fmax       ; Restricted Fmax ; Clock Name                                                                 ; Note                                                          ;
+------------+-----------------+----------------------------------------------------------------------------+---------------------------------------------------------------+
; 320.0 MHz  ; 250.0 MHz       ; clk                                                                        ; limit due to minimum period restriction (max I/O toggle rate) ;
; 400.64 MHz ; 400.64 MHz      ; timer_ctl:timer_ctl_ports|clk_converter_60hz:clk_converter_ports|clock_tmp ;                                                               ;
+------------+-----------------+----------------------------------------------------------------------------+---------------------------------------------------------------+
This panel reports FMAX for every clock in the design, regardless of the user-specified clock periods.  FMAX is only computed for paths where the source and destination registers or ports are driven by the same clock.  Paths of different clocks, including generated clocks, are ignored.  For paths between a clock and its inversion, FMAX is computed as if the rising and falling edges are scaled along with FMAX, such that the duty cycle (in terms of a percentage) is maintained. Altera recommends that you always use clock constraints and other slack reports for sign-off analysis.


+-----------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Setup Summary                                                                  ;
+----------------------------------------------------------------------------+--------+---------------+
; Clock                                                                      ; Slack  ; End Point TNS ;
+----------------------------------------------------------------------------+--------+---------------+
; clk                                                                        ; -2.125 ; -36.809       ;
; timer_ctl:timer_ctl_ports|clk_converter_60hz:clk_converter_ports|clock_tmp ; -1.496 ; -15.825       ;
+----------------------------------------------------------------------------+--------+---------------+


+-----------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Hold Summary                                                                   ;
+----------------------------------------------------------------------------+--------+---------------+
; Clock                                                                      ; Slack  ; End Point TNS ;
+----------------------------------------------------------------------------+--------+---------------+
; clk                                                                        ; -0.060 ; -0.060        ;
; timer_ctl:timer_ctl_ports|clk_converter_60hz:clk_converter_ports|clock_tmp ; 0.312  ; 0.000         ;
+----------------------------------------------------------------------------+--------+---------------+


-----------------------------------------
; Slow 1200mV 0C Model Recovery Summary ;
-----------------------------------------
No paths to report.


----------------------------------------
; Slow 1200mV 0C Model Removal Summary ;
----------------------------------------
No paths to report.


+-----------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Minimum Pulse Width Summary                                                    ;
+----------------------------------------------------------------------------+--------+---------------+
; Clock                                                                      ; Slack  ; End Point TNS ;
+----------------------------------------------------------------------------+--------+---------------+
; clk                                                                        ; -3.000 ; -36.000       ;
; timer_ctl:timer_ctl_ports|clk_converter_60hz:clk_converter_ports|clock_tmp ; -1.000 ; -18.000       ;
+----------------------------------------------------------------------------+--------+---------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Setup: 'clk'                                                                                                                                                                                                                                    ;
+--------+-------------------------------------------------------------------------------------------+-------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; Slack  ; From Node                                                                                 ; To Node                                                                                   ; Launch Clock ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+--------+-------------------------------------------------------------------------------------------+-------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; -2.125 ; timer_ctl:timer_ctl_ports|clk_converter_60hz:clk_converter_ports|\counter_clk:counter[31] ; timer_ctl:timer_ctl_ports|clk_converter_60hz:clk_converter_ports|clock_tmp                ; clk          ; clk         ; 1.000        ; -0.021     ; 3.119      ;
; -2.112 ; timer_ctl:timer_ctl_ports|clk_converter_60hz:clk_converter_ports|\counter_clk:counter[28] ; timer_ctl:timer_ctl_ports|clk_converter_60hz:clk_converter_ports|clock_tmp                ; clk          ; clk         ; 1.000        ; -0.021     ; 3.106      ;
; -2.086 ; timer_ctl:timer_ctl_ports|clk_converter_60hz:clk_converter_ports|\counter_clk:counter[30] ; timer_ctl:timer_ctl_ports|clk_converter_60hz:clk_converter_ports|clock_tmp                ; clk          ; clk         ; 1.000        ; -0.021     ; 3.080      ;
; -2.043 ; timer_ctl:timer_ctl_ports|clk_converter_60hz:clk_converter_ports|\counter_clk:counter[23] ; timer_ctl:timer_ctl_ports|clk_converter_60hz:clk_converter_ports|clock_tmp                ; clk          ; clk         ; 1.000        ; -0.021     ; 3.037      ;
; -2.036 ; timer_ctl:timer_ctl_ports|clk_converter_60hz:clk_converter_ports|\counter_clk:counter[3]  ; timer_ctl:timer_ctl_ports|clk_converter_60hz:clk_converter_ports|clock_tmp                ; clk          ; clk         ; 1.000        ; -0.051     ; 3.000      ;
; -1.974 ; timer_ctl:timer_ctl_ports|clk_converter_60hz:clk_converter_ports|\counter_clk:counter[24] ; timer_ctl:timer_ctl_ports|clk_converter_60hz:clk_converter_ports|clock_tmp                ; clk          ; clk         ; 1.000        ; -0.021     ; 2.968      ;
; -1.960 ; timer_ctl:timer_ctl_ports|clk_converter_60hz:clk_converter_ports|\counter_clk:counter[16] ; timer_ctl:timer_ctl_ports|clk_converter_60hz:clk_converter_ports|clock_tmp                ; clk          ; clk         ; 1.000        ; -0.021     ; 2.954      ;
; -1.950 ; timer_ctl:timer_ctl_ports|clk_converter_60hz:clk_converter_ports|\counter_clk:counter[19] ; timer_ctl:timer_ctl_ports|clk_converter_60hz:clk_converter_ports|clock_tmp                ; clk          ; clk         ; 1.000        ; -0.021     ; 2.944      ;
; -1.935 ; timer_ctl:timer_ctl_ports|clk_converter_60hz:clk_converter_ports|\counter_clk:counter[17] ; timer_ctl:timer_ctl_ports|clk_converter_60hz:clk_converter_ports|clock_tmp                ; clk          ; clk         ; 1.000        ; -0.021     ; 2.929      ;
; -1.914 ; timer_ctl:timer_ctl_ports|clk_converter_60hz:clk_converter_ports|\counter_clk:counter[13] ; timer_ctl:timer_ctl_ports|clk_converter_60hz:clk_converter_ports|clock_tmp                ; clk          ; clk         ; 1.000        ; -0.051     ; 2.878      ;
; -1.909 ; timer_ctl:timer_ctl_ports|clk_converter_60hz:clk_converter_ports|\counter_clk:counter[15] ; timer_ctl:timer_ctl_ports|clk_converter_60hz:clk_converter_ports|clock_tmp                ; clk          ; clk         ; 1.000        ; -0.051     ; 2.873      ;
; -1.878 ; timer_ctl:timer_ctl_ports|clk_converter_60hz:clk_converter_ports|\counter_clk:counter[31] ; timer_ctl:timer_ctl_ports|clk_converter_60hz:clk_converter_ports|\counter_clk:counter[1]  ; clk          ; clk         ; 1.000        ; -0.025     ; 2.868      ;
; -1.870 ; timer_ctl:timer_ctl_ports|clk_converter_60hz:clk_converter_ports|\counter_clk:counter[14] ; timer_ctl:timer_ctl_ports|clk_converter_60hz:clk_converter_ports|clock_tmp                ; clk          ; clk         ; 1.000        ; -0.051     ; 2.834      ;
; -1.865 ; timer_ctl:timer_ctl_ports|clk_converter_60hz:clk_converter_ports|\counter_clk:counter[28] ; timer_ctl:timer_ctl_ports|clk_converter_60hz:clk_converter_ports|\counter_clk:counter[1]  ; clk          ; clk         ; 1.000        ; -0.025     ; 2.855      ;
; -1.863 ; timer_ctl:timer_ctl_ports|clk_converter_60hz:clk_converter_ports|\counter_clk:counter[22] ; timer_ctl:timer_ctl_ports|clk_converter_60hz:clk_converter_ports|clock_tmp                ; clk          ; clk         ; 1.000        ; -0.021     ; 2.857      ;
; -1.858 ; timer_ctl:timer_ctl_ports|clk_converter_60hz:clk_converter_ports|\counter_clk:counter[29] ; timer_ctl:timer_ctl_ports|clk_converter_60hz:clk_converter_ports|clock_tmp                ; clk          ; clk         ; 1.000        ; -0.021     ; 2.852      ;
; -1.854 ; timer_ctl:timer_ctl_ports|clk_converter_60hz:clk_converter_ports|\counter_clk:counter[1]  ; timer_ctl:timer_ctl_ports|clk_converter_60hz:clk_converter_ports|clock_tmp                ; clk          ; clk         ; 1.000        ; -0.051     ; 2.818      ;
; -1.845 ; timer_ctl:timer_ctl_ports|clk_converter_60hz:clk_converter_ports|\counter_clk:counter[7]  ; timer_ctl:timer_ctl_ports|clk_converter_60hz:clk_converter_ports|clock_tmp                ; clk          ; clk         ; 1.000        ; -0.051     ; 2.809      ;
; -1.839 ; timer_ctl:timer_ctl_ports|clk_converter_60hz:clk_converter_ports|\counter_clk:counter[30] ; timer_ctl:timer_ctl_ports|clk_converter_60hz:clk_converter_ports|\counter_clk:counter[1]  ; clk          ; clk         ; 1.000        ; -0.025     ; 2.829      ;
; -1.831 ; timer_ctl:timer_ctl_ports|clk_converter_60hz:clk_converter_ports|\counter_clk:counter[11] ; timer_ctl:timer_ctl_ports|clk_converter_60hz:clk_converter_ports|clock_tmp                ; clk          ; clk         ; 1.000        ; -0.051     ; 2.795      ;
; -1.818 ; timer_ctl:timer_ctl_ports|clk_converter_60hz:clk_converter_ports|\counter_clk:counter[9]  ; timer_ctl:timer_ctl_ports|clk_converter_60hz:clk_converter_ports|clock_tmp                ; clk          ; clk         ; 1.000        ; -0.051     ; 2.782      ;
; -1.815 ; timer_ctl:timer_ctl_ports|clk_converter_60hz:clk_converter_ports|\counter_clk:counter[1]  ; timer_ctl:timer_ctl_ports|clk_converter_60hz:clk_converter_ports|\counter_clk:counter[30] ; clk          ; clk         ; 1.000        ; -0.084     ; 2.746      ;
; -1.815 ; timer_ctl:timer_ctl_ports|clk_converter_60hz:clk_converter_ports|\counter_clk:counter[0]  ; timer_ctl:timer_ctl_ports|clk_converter_60hz:clk_converter_ports|\counter_clk:counter[31] ; clk          ; clk         ; 1.000        ; -0.084     ; 2.746      ;
; -1.810 ; timer_ctl:timer_ctl_ports|clk_converter_60hz:clk_converter_ports|\counter_clk:counter[12] ; timer_ctl:timer_ctl_ports|clk_converter_60hz:clk_converter_ports|clock_tmp                ; clk          ; clk         ; 1.000        ; -0.051     ; 2.774      ;
; -1.798 ; timer_ctl:timer_ctl_ports|clk_converter_60hz:clk_converter_ports|\counter_clk:counter[0]  ; timer_ctl:timer_ctl_ports|clk_converter_60hz:clk_converter_ports|clock_tmp                ; clk          ; clk         ; 1.000        ; -0.051     ; 2.762      ;
; -1.797 ; timer_ctl:timer_ctl_ports|clk_converter_60hz:clk_converter_ports|\counter_clk:counter[1]  ; timer_ctl:timer_ctl_ports|clk_converter_60hz:clk_converter_ports|\counter_clk:counter[31] ; clk          ; clk         ; 1.000        ; -0.084     ; 2.728      ;
; -1.796 ; timer_ctl:timer_ctl_ports|clk_converter_60hz:clk_converter_ports|\counter_clk:counter[23] ; timer_ctl:timer_ctl_ports|clk_converter_60hz:clk_converter_ports|\counter_clk:counter[1]  ; clk          ; clk         ; 1.000        ; -0.025     ; 2.786      ;
; -1.785 ; timer_ctl:timer_ctl_ports|clk_converter_60hz:clk_converter_ports|\counter_clk:counter[20] ; timer_ctl:timer_ctl_ports|clk_converter_60hz:clk_converter_ports|clock_tmp                ; clk          ; clk         ; 1.000        ; -0.021     ; 2.779      ;
; -1.785 ; timer_ctl:timer_ctl_ports|clk_converter_60hz:clk_converter_ports|\counter_clk:counter[10] ; timer_ctl:timer_ctl_ports|clk_converter_60hz:clk_converter_ports|clock_tmp                ; clk          ; clk         ; 1.000        ; -0.051     ; 2.749      ;
; -1.772 ; timer_ctl:timer_ctl_ports|clk_converter_60hz:clk_converter_ports|\counter_clk:counter[3]  ; timer_ctl:timer_ctl_ports|clk_converter_60hz:clk_converter_ports|\counter_clk:counter[1]  ; clk          ; clk         ; 1.000        ; -0.038     ; 2.749      ;
; -1.744 ; timer_ctl:timer_ctl_ports|clk_converter_60hz:clk_converter_ports|\counter_clk:counter[0]  ; timer_ctl:timer_ctl_ports|clk_converter_60hz:clk_converter_ports|\counter_clk:counter[30] ; clk          ; clk         ; 1.000        ; -0.084     ; 2.675      ;
; -1.741 ; timer_ctl:timer_ctl_ports|clk_converter_60hz:clk_converter_ports|\counter_clk:counter[25] ; timer_ctl:timer_ctl_ports|clk_converter_60hz:clk_converter_ports|clock_tmp                ; clk          ; clk         ; 1.000        ; -0.021     ; 2.735      ;
; -1.719 ; timer_ctl:timer_ctl_ports|clk_converter_60hz:clk_converter_ports|\counter_clk:counter[18] ; timer_ctl:timer_ctl_ports|clk_converter_60hz:clk_converter_ports|clock_tmp                ; clk          ; clk         ; 1.000        ; -0.021     ; 2.713      ;
; -1.716 ; timer_ctl:timer_ctl_ports|clk_converter_60hz:clk_converter_ports|\counter_clk:counter[24] ; timer_ctl:timer_ctl_ports|clk_converter_60hz:clk_converter_ports|\counter_clk:counter[1]  ; clk          ; clk         ; 1.000        ; -0.025     ; 2.706      ;
; -1.716 ; timer_ctl:timer_ctl_ports|clk_converter_60hz:clk_converter_ports|\counter_clk:counter[2]  ; timer_ctl:timer_ctl_ports|clk_converter_60hz:clk_converter_ports|\counter_clk:counter[31] ; clk          ; clk         ; 1.000        ; -0.084     ; 2.647      ;
; -1.715 ; timer_ctl:timer_ctl_ports|clk_converter_60hz:clk_converter_ports|\counter_clk:counter[1]  ; timer_ctl:timer_ctl_ports|clk_converter_60hz:clk_converter_ports|\counter_clk:counter[28] ; clk          ; clk         ; 1.000        ; -0.084     ; 2.646      ;
; -1.715 ; timer_ctl:timer_ctl_ports|clk_converter_60hz:clk_converter_ports|\counter_clk:counter[0]  ; timer_ctl:timer_ctl_ports|clk_converter_60hz:clk_converter_ports|\counter_clk:counter[29] ; clk          ; clk         ; 1.000        ; -0.084     ; 2.646      ;
; -1.713 ; timer_ctl:timer_ctl_ports|clk_converter_60hz:clk_converter_ports|\counter_clk:counter[16] ; timer_ctl:timer_ctl_ports|clk_converter_60hz:clk_converter_ports|\counter_clk:counter[1]  ; clk          ; clk         ; 1.000        ; -0.025     ; 2.703      ;
; -1.712 ; timer_ctl:timer_ctl_ports|clk_converter_60hz:clk_converter_ports|\counter_clk:counter[3]  ; timer_ctl:timer_ctl_ports|clk_converter_60hz:clk_converter_ports|\counter_clk:counter[30] ; clk          ; clk         ; 1.000        ; -0.084     ; 2.643      ;
; -1.707 ; timer_ctl:timer_ctl_ports|clk_converter_60hz:clk_converter_ports|\counter_clk:counter[21] ; timer_ctl:timer_ctl_ports|clk_converter_60hz:clk_converter_ports|clock_tmp                ; clk          ; clk         ; 1.000        ; -0.021     ; 2.701      ;
; -1.703 ; timer_ctl:timer_ctl_ports|clk_converter_60hz:clk_converter_ports|\counter_clk:counter[19] ; timer_ctl:timer_ctl_ports|clk_converter_60hz:clk_converter_ports|\counter_clk:counter[1]  ; clk          ; clk         ; 1.000        ; -0.025     ; 2.693      ;
; -1.697 ; timer_ctl:timer_ctl_ports|clk_converter_60hz:clk_converter_ports|\counter_clk:counter[1]  ; timer_ctl:timer_ctl_ports|clk_converter_60hz:clk_converter_ports|\counter_clk:counter[29] ; clk          ; clk         ; 1.000        ; -0.084     ; 2.628      ;
; -1.694 ; timer_ctl:timer_ctl_ports|clk_converter_60hz:clk_converter_ports|\counter_clk:counter[3]  ; timer_ctl:timer_ctl_ports|clk_converter_60hz:clk_converter_ports|\counter_clk:counter[31] ; clk          ; clk         ; 1.000        ; -0.084     ; 2.625      ;
; -1.680 ; timer_ctl:timer_ctl_ports|clk_converter_60hz:clk_converter_ports|\counter_clk:counter[5]  ; timer_ctl:timer_ctl_ports|clk_converter_60hz:clk_converter_ports|clock_tmp                ; clk          ; clk         ; 1.000        ; -0.051     ; 2.644      ;
; -1.680 ; timer_ctl:timer_ctl_ports|clk_converter_60hz:clk_converter_ports|\counter_clk:counter[17] ; timer_ctl:timer_ctl_ports|clk_converter_60hz:clk_converter_ports|\counter_clk:counter[1]  ; clk          ; clk         ; 1.000        ; -0.025     ; 2.670      ;
; -1.663 ; timer_ctl:timer_ctl_ports|clk_converter_60hz:clk_converter_ports|\counter_clk:counter[27] ; timer_ctl:timer_ctl_ports|clk_converter_60hz:clk_converter_ports|clock_tmp                ; clk          ; clk         ; 1.000        ; -0.021     ; 2.657      ;
; -1.650 ; timer_ctl:timer_ctl_ports|clk_converter_60hz:clk_converter_ports|\counter_clk:counter[13] ; timer_ctl:timer_ctl_ports|clk_converter_60hz:clk_converter_ports|\counter_clk:counter[1]  ; clk          ; clk         ; 1.000        ; -0.038     ; 2.627      ;
; -1.648 ; timer_ctl:timer_ctl_ports|clk_converter_60hz:clk_converter_ports|\counter_clk:counter[2]  ; timer_ctl:timer_ctl_ports|clk_converter_60hz:clk_converter_ports|clock_tmp                ; clk          ; clk         ; 1.000        ; -0.051     ; 2.612      ;
; -1.645 ; timer_ctl:timer_ctl_ports|clk_converter_60hz:clk_converter_ports|\counter_clk:counter[15] ; timer_ctl:timer_ctl_ports|clk_converter_60hz:clk_converter_ports|\counter_clk:counter[1]  ; clk          ; clk         ; 1.000        ; -0.038     ; 2.622      ;
; -1.645 ; timer_ctl:timer_ctl_ports|clk_converter_60hz:clk_converter_ports|\counter_clk:counter[2]  ; timer_ctl:timer_ctl_ports|clk_converter_60hz:clk_converter_ports|\counter_clk:counter[30] ; clk          ; clk         ; 1.000        ; -0.084     ; 2.576      ;
; -1.644 ; timer_ctl:timer_ctl_ports|clk_converter_60hz:clk_converter_ports|\counter_clk:counter[0]  ; timer_ctl:timer_ctl_ports|clk_converter_60hz:clk_converter_ports|\counter_clk:counter[28] ; clk          ; clk         ; 1.000        ; -0.084     ; 2.575      ;
; -1.642 ; timer_ctl:timer_ctl_ports|clk_converter_60hz:clk_converter_ports|\counter_clk:counter[6]  ; timer_ctl:timer_ctl_ports|clk_converter_60hz:clk_converter_ports|clock_tmp                ; clk          ; clk         ; 1.000        ; -0.051     ; 2.606      ;
; -1.636 ; timer_ctl:timer_ctl_ports|clk_converter_60hz:clk_converter_ports|\counter_clk:counter[26] ; timer_ctl:timer_ctl_ports|clk_converter_60hz:clk_converter_ports|clock_tmp                ; clk          ; clk         ; 1.000        ; -0.021     ; 2.630      ;
; -1.617 ; timer_ctl:timer_ctl_ports|clk_converter_60hz:clk_converter_ports|\counter_clk:counter[4]  ; timer_ctl:timer_ctl_ports|clk_converter_60hz:clk_converter_ports|\counter_clk:counter[31] ; clk          ; clk         ; 1.000        ; -0.084     ; 2.548      ;
; -1.616 ; timer_ctl:timer_ctl_ports|clk_converter_60hz:clk_converter_ports|\counter_clk:counter[2]  ; timer_ctl:timer_ctl_ports|clk_converter_60hz:clk_converter_ports|\counter_clk:counter[29] ; clk          ; clk         ; 1.000        ; -0.084     ; 2.547      ;
; -1.615 ; timer_ctl:timer_ctl_ports|clk_converter_60hz:clk_converter_ports|\counter_clk:counter[1]  ; timer_ctl:timer_ctl_ports|clk_converter_60hz:clk_converter_ports|\counter_clk:counter[26] ; clk          ; clk         ; 1.000        ; -0.084     ; 2.546      ;
; -1.615 ; timer_ctl:timer_ctl_ports|clk_converter_60hz:clk_converter_ports|\counter_clk:counter[0]  ; timer_ctl:timer_ctl_ports|clk_converter_60hz:clk_converter_ports|\counter_clk:counter[27] ; clk          ; clk         ; 1.000        ; -0.084     ; 2.546      ;
; -1.614 ; timer_ctl:timer_ctl_ports|clk_converter_60hz:clk_converter_ports|\counter_clk:counter[5]  ; timer_ctl:timer_ctl_ports|clk_converter_60hz:clk_converter_ports|\counter_clk:counter[30] ; clk          ; clk         ; 1.000        ; -0.084     ; 2.545      ;
; -1.612 ; timer_ctl:timer_ctl_ports|clk_converter_60hz:clk_converter_ports|\counter_clk:counter[3]  ; timer_ctl:timer_ctl_ports|clk_converter_60hz:clk_converter_ports|\counter_clk:counter[28] ; clk          ; clk         ; 1.000        ; -0.084     ; 2.543      ;
; -1.611 ; timer_ctl:timer_ctl_ports|clk_converter_60hz:clk_converter_ports|\counter_clk:counter[29] ; timer_ctl:timer_ctl_ports|clk_converter_60hz:clk_converter_ports|\counter_clk:counter[1]  ; clk          ; clk         ; 1.000        ; -0.025     ; 2.601      ;
; -1.607 ; timer_ctl:timer_ctl_ports|clk_converter_60hz:clk_converter_ports|\counter_clk:counter[22] ; timer_ctl:timer_ctl_ports|clk_converter_60hz:clk_converter_ports|\counter_clk:counter[1]  ; clk          ; clk         ; 1.000        ; -0.025     ; 2.597      ;
; -1.606 ; timer_ctl:timer_ctl_ports|clk_converter_60hz:clk_converter_ports|\counter_clk:counter[14] ; timer_ctl:timer_ctl_ports|clk_converter_60hz:clk_converter_ports|\counter_clk:counter[1]  ; clk          ; clk         ; 1.000        ; -0.038     ; 2.583      ;
; -1.597 ; timer_ctl:timer_ctl_ports|clk_converter_60hz:clk_converter_ports|\counter_clk:counter[1]  ; timer_ctl:timer_ctl_ports|clk_converter_60hz:clk_converter_ports|\counter_clk:counter[27] ; clk          ; clk         ; 1.000        ; -0.084     ; 2.528      ;
; -1.596 ; timer_ctl:timer_ctl_ports|clk_converter_60hz:clk_converter_ports|\counter_clk:counter[5]  ; timer_ctl:timer_ctl_ports|clk_converter_60hz:clk_converter_ports|\counter_clk:counter[31] ; clk          ; clk         ; 1.000        ; -0.084     ; 2.527      ;
; -1.594 ; timer_ctl:timer_ctl_ports|clk_converter_60hz:clk_converter_ports|\counter_clk:counter[3]  ; timer_ctl:timer_ctl_ports|clk_converter_60hz:clk_converter_ports|\counter_clk:counter[29] ; clk          ; clk         ; 1.000        ; -0.084     ; 2.525      ;
; -1.590 ; timer_ctl:timer_ctl_ports|clk_converter_60hz:clk_converter_ports|\counter_clk:counter[1]  ; timer_ctl:timer_ctl_ports|clk_converter_60hz:clk_converter_ports|\counter_clk:counter[1]  ; clk          ; clk         ; 1.000        ; -0.038     ; 2.567      ;
; -1.577 ; timer_ctl:timer_ctl_ports|clk_converter_60hz:clk_converter_ports|\counter_clk:counter[7]  ; timer_ctl:timer_ctl_ports|clk_converter_60hz:clk_converter_ports|\counter_clk:counter[1]  ; clk          ; clk         ; 1.000        ; -0.038     ; 2.554      ;
; -1.567 ; timer_ctl:timer_ctl_ports|clk_converter_60hz:clk_converter_ports|\counter_clk:counter[11] ; timer_ctl:timer_ctl_ports|clk_converter_60hz:clk_converter_ports|\counter_clk:counter[1]  ; clk          ; clk         ; 1.000        ; -0.038     ; 2.544      ;
; -1.566 ; timer_ctl:timer_ctl_ports|clk_converter_60hz:clk_converter_ports|\counter_clk:counter[4]  ; timer_ctl:timer_ctl_ports|clk_converter_60hz:clk_converter_ports|clock_tmp                ; clk          ; clk         ; 1.000        ; -0.051     ; 2.530      ;
; -1.554 ; timer_ctl:timer_ctl_ports|clk_converter_60hz:clk_converter_ports|\counter_clk:counter[9]  ; timer_ctl:timer_ctl_ports|clk_converter_60hz:clk_converter_ports|\counter_clk:counter[1]  ; clk          ; clk         ; 1.000        ; -0.038     ; 2.531      ;
; -1.546 ; timer_ctl:timer_ctl_ports|clk_converter_60hz:clk_converter_ports|\counter_clk:counter[12] ; timer_ctl:timer_ctl_ports|clk_converter_60hz:clk_converter_ports|\counter_clk:counter[1]  ; clk          ; clk         ; 1.000        ; -0.038     ; 2.523      ;
; -1.546 ; timer_ctl:timer_ctl_ports|clk_converter_60hz:clk_converter_ports|\counter_clk:counter[8]  ; timer_ctl:timer_ctl_ports|clk_converter_60hz:clk_converter_ports|clock_tmp                ; clk          ; clk         ; 1.000        ; -0.051     ; 2.510      ;
; -1.546 ; timer_ctl:timer_ctl_ports|clk_converter_60hz:clk_converter_ports|\counter_clk:counter[4]  ; timer_ctl:timer_ctl_ports|clk_converter_60hz:clk_converter_ports|\counter_clk:counter[30] ; clk          ; clk         ; 1.000        ; -0.084     ; 2.477      ;
; -1.545 ; timer_ctl:timer_ctl_ports|clk_converter_60hz:clk_converter_ports|\counter_clk:counter[2]  ; timer_ctl:timer_ctl_ports|clk_converter_60hz:clk_converter_ports|\counter_clk:counter[28] ; clk          ; clk         ; 1.000        ; -0.084     ; 2.476      ;
; -1.544 ; timer_ctl:timer_ctl_ports|clk_converter_60hz:clk_converter_ports|\counter_clk:counter[0]  ; timer_ctl:timer_ctl_ports|clk_converter_60hz:clk_converter_ports|\counter_clk:counter[26] ; clk          ; clk         ; 1.000        ; -0.084     ; 2.475      ;
; -1.536 ; timer_ctl:timer_ctl_ports|clk_converter_60hz:clk_converter_ports|\counter_clk:counter[0]  ; timer_ctl:timer_ctl_ports|clk_converter_60hz:clk_converter_ports|\counter_clk:counter[1]  ; clk          ; clk         ; 1.000        ; -0.038     ; 2.513      ;
; -1.521 ; timer_ctl:timer_ctl_ports|clk_converter_60hz:clk_converter_ports|\counter_clk:counter[10] ; timer_ctl:timer_ctl_ports|clk_converter_60hz:clk_converter_ports|\counter_clk:counter[1]  ; clk          ; clk         ; 1.000        ; -0.038     ; 2.498      ;
; -1.519 ; timer_ctl:timer_ctl_ports|clk_converter_60hz:clk_converter_ports|\counter_clk:counter[20] ; timer_ctl:timer_ctl_ports|clk_converter_60hz:clk_converter_ports|\counter_clk:counter[1]  ; clk          ; clk         ; 1.000        ; -0.025     ; 2.509      ;
; -1.518 ; timer_ctl:timer_ctl_ports|clk_converter_60hz:clk_converter_ports|\counter_clk:counter[7]  ; timer_ctl:timer_ctl_ports|clk_converter_60hz:clk_converter_ports|\counter_clk:counter[30] ; clk          ; clk         ; 1.000        ; -0.084     ; 2.449      ;
; -1.517 ; timer_ctl:timer_ctl_ports|clk_converter_60hz:clk_converter_ports|\counter_clk:counter[4]  ; timer_ctl:timer_ctl_ports|clk_converter_60hz:clk_converter_ports|\counter_clk:counter[29] ; clk          ; clk         ; 1.000        ; -0.084     ; 2.448      ;
; -1.516 ; timer_ctl:timer_ctl_ports|clk_converter_60hz:clk_converter_ports|\counter_clk:counter[2]  ; timer_ctl:timer_ctl_ports|clk_converter_60hz:clk_converter_ports|\counter_clk:counter[27] ; clk          ; clk         ; 1.000        ; -0.084     ; 2.447      ;
; -1.515 ; timer_ctl:timer_ctl_ports|clk_converter_60hz:clk_converter_ports|\counter_clk:counter[1]  ; timer_ctl:timer_ctl_ports|clk_converter_60hz:clk_converter_ports|\counter_clk:counter[24] ; clk          ; clk         ; 1.000        ; -0.084     ; 2.446      ;
; -1.515 ; timer_ctl:timer_ctl_ports|clk_converter_60hz:clk_converter_ports|\counter_clk:counter[0]  ; timer_ctl:timer_ctl_ports|clk_converter_60hz:clk_converter_ports|\counter_clk:counter[25] ; clk          ; clk         ; 1.000        ; -0.084     ; 2.446      ;
; -1.514 ; timer_ctl:timer_ctl_ports|clk_converter_60hz:clk_converter_ports|\counter_clk:counter[6]  ; timer_ctl:timer_ctl_ports|clk_converter_60hz:clk_converter_ports|\counter_clk:counter[31] ; clk          ; clk         ; 1.000        ; -0.084     ; 2.445      ;
; -1.514 ; timer_ctl:timer_ctl_ports|clk_converter_60hz:clk_converter_ports|\counter_clk:counter[5]  ; timer_ctl:timer_ctl_ports|clk_converter_60hz:clk_converter_ports|\counter_clk:counter[28] ; clk          ; clk         ; 1.000        ; -0.084     ; 2.445      ;
; -1.512 ; timer_ctl:timer_ctl_ports|clk_converter_60hz:clk_converter_ports|\counter_clk:counter[3]  ; timer_ctl:timer_ctl_ports|clk_converter_60hz:clk_converter_ports|\counter_clk:counter[26] ; clk          ; clk         ; 1.000        ; -0.084     ; 2.443      ;
; -1.500 ; timer_ctl:timer_ctl_ports|clk_converter_60hz:clk_converter_ports|\counter_clk:counter[7]  ; timer_ctl:timer_ctl_ports|clk_converter_60hz:clk_converter_ports|\counter_clk:counter[31] ; clk          ; clk         ; 1.000        ; -0.084     ; 2.431      ;
; -1.497 ; timer_ctl:timer_ctl_ports|clk_converter_60hz:clk_converter_ports|\counter_clk:counter[1]  ; timer_ctl:timer_ctl_ports|clk_converter_60hz:clk_converter_ports|\counter_clk:counter[25] ; clk          ; clk         ; 1.000        ; -0.084     ; 2.428      ;
; -1.496 ; timer_ctl:timer_ctl_ports|clk_converter_60hz:clk_converter_ports|\counter_clk:counter[5]  ; timer_ctl:timer_ctl_ports|clk_converter_60hz:clk_converter_ports|\counter_clk:counter[29] ; clk          ; clk         ; 1.000        ; -0.084     ; 2.427      ;
; -1.494 ; timer_ctl:timer_ctl_ports|clk_converter_60hz:clk_converter_ports|\counter_clk:counter[3]  ; timer_ctl:timer_ctl_ports|clk_converter_60hz:clk_converter_ports|\counter_clk:counter[27] ; clk          ; clk         ; 1.000        ; -0.084     ; 2.425      ;
; -1.483 ; timer_ctl:timer_ctl_ports|clk_converter_60hz:clk_converter_ports|\counter_clk:counter[25] ; timer_ctl:timer_ctl_ports|clk_converter_60hz:clk_converter_ports|\counter_clk:counter[1]  ; clk          ; clk         ; 1.000        ; -0.025     ; 2.473      ;
; -1.453 ; timer_ctl:timer_ctl_ports|clk_converter_60hz:clk_converter_ports|\counter_clk:counter[18] ; timer_ctl:timer_ctl_ports|clk_converter_60hz:clk_converter_ports|\counter_clk:counter[1]  ; clk          ; clk         ; 1.000        ; -0.025     ; 2.443      ;
; -1.452 ; timer_ctl:timer_ctl_ports|clk_converter_60hz:clk_converter_ports|\counter_clk:counter[6]  ; timer_ctl:timer_ctl_ports|clk_converter_60hz:clk_converter_ports|\counter_clk:counter[30] ; clk          ; clk         ; 1.000        ; -0.084     ; 2.383      ;
; -1.446 ; timer_ctl:timer_ctl_ports|clk_converter_60hz:clk_converter_ports|\counter_clk:counter[4]  ; timer_ctl:timer_ctl_ports|clk_converter_60hz:clk_converter_ports|\counter_clk:counter[28] ; clk          ; clk         ; 1.000        ; -0.084     ; 2.377      ;
; -1.445 ; timer_ctl:timer_ctl_ports|clk_converter_60hz:clk_converter_ports|\counter_clk:counter[2]  ; timer_ctl:timer_ctl_ports|clk_converter_60hz:clk_converter_ports|\counter_clk:counter[26] ; clk          ; clk         ; 1.000        ; -0.084     ; 2.376      ;
; -1.444 ; timer_ctl:timer_ctl_ports|clk_converter_60hz:clk_converter_ports|\counter_clk:counter[0]  ; timer_ctl:timer_ctl_ports|clk_converter_60hz:clk_converter_ports|\counter_clk:counter[24] ; clk          ; clk         ; 1.000        ; -0.084     ; 2.375      ;
; -1.441 ; timer_ctl:timer_ctl_ports|clk_converter_60hz:clk_converter_ports|\counter_clk:counter[21] ; timer_ctl:timer_ctl_ports|clk_converter_60hz:clk_converter_ports|\counter_clk:counter[1]  ; clk          ; clk         ; 1.000        ; -0.025     ; 2.431      ;
; -1.418 ; timer_ctl:timer_ctl_ports|clk_converter_60hz:clk_converter_ports|\counter_clk:counter[9]  ; timer_ctl:timer_ctl_ports|clk_converter_60hz:clk_converter_ports|\counter_clk:counter[30] ; clk          ; clk         ; 1.000        ; -0.084     ; 2.349      ;
; -1.418 ; timer_ctl:timer_ctl_ports|clk_converter_60hz:clk_converter_ports|\counter_clk:counter[8]  ; timer_ctl:timer_ctl_ports|clk_converter_60hz:clk_converter_ports|\counter_clk:counter[31] ; clk          ; clk         ; 1.000        ; -0.084     ; 2.349      ;
; -1.418 ; timer_ctl:timer_ctl_ports|clk_converter_60hz:clk_converter_ports|\counter_clk:counter[7]  ; timer_ctl:timer_ctl_ports|clk_converter_60hz:clk_converter_ports|\counter_clk:counter[28] ; clk          ; clk         ; 1.000        ; -0.084     ; 2.349      ;
+--------+-------------------------------------------------------------------------------------------+-------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Setup: 'timer_ctl:timer_ctl_ports|clk_converter_60hz:clk_converter_ports|clock_tmp'                                                                                                                                                                                                                  ;
+--------+-------------------------------------------------------+-------------------------------------------------------+----------------------------------------------------------------------------+----------------------------------------------------------------------------+--------------+------------+------------+
; Slack  ; From Node                                             ; To Node                                               ; Launch Clock                                                               ; Latch Clock                                                                ; Relationship ; Clock Skew ; Data Delay ;
+--------+-------------------------------------------------------+-------------------------------------------------------+----------------------------------------------------------------------------+----------------------------------------------------------------------------+--------------+------------+------------+
; -1.496 ; state[3]                                              ; state[1]                                              ; timer_ctl:timer_ctl_ports|clk_converter_60hz:clk_converter_ports|clock_tmp ; timer_ctl:timer_ctl_ports|clk_converter_60hz:clk_converter_ports|clock_tmp ; 1.000        ; -0.054     ; 2.437      ;
; -1.423 ; state[3]                                              ; state[0]                                              ; timer_ctl:timer_ctl_ports|clk_converter_60hz:clk_converter_ports|clock_tmp ; timer_ctl:timer_ctl_ports|clk_converter_60hz:clk_converter_ports|clock_tmp ; 1.000        ; -0.055     ; 2.363      ;
; -1.391 ; state[5]                                              ; state[1]                                              ; timer_ctl:timer_ctl_ports|clk_converter_60hz:clk_converter_ports|clock_tmp ; timer_ctl:timer_ctl_ports|clk_converter_60hz:clk_converter_ports|clock_tmp ; 1.000        ; -0.054     ; 2.332      ;
; -1.379 ; timer_ctl:timer_ctl_ports|\always:internal_counter[1] ; timer_ctl:timer_ctl_ports|long_interval               ; timer_ctl:timer_ctl_ports|clk_converter_60hz:clk_converter_ports|clock_tmp ; timer_ctl:timer_ctl_ports|clk_converter_60hz:clk_converter_ports|clock_tmp ; 1.000        ; -0.055     ; 2.319      ;
; -1.374 ; timer_ctl:timer_ctl_ports|\always:internal_counter[0] ; timer_ctl:timer_ctl_ports|long_interval               ; timer_ctl:timer_ctl_ports|clk_converter_60hz:clk_converter_ports|clock_tmp ; timer_ctl:timer_ctl_ports|clk_converter_60hz:clk_converter_ports|clock_tmp ; 1.000        ; -0.055     ; 2.314      ;
; -1.360 ; state[2]                                              ; state[1]                                              ; timer_ctl:timer_ctl_ports|clk_converter_60hz:clk_converter_ports|clock_tmp ; timer_ctl:timer_ctl_ports|clk_converter_60hz:clk_converter_ports|clock_tmp ; 1.000        ; -0.054     ; 2.301      ;
; -1.342 ; timer_ctl:timer_ctl_ports|\always:internal_counter[1] ; timer_ctl:timer_ctl_ports|short_interval              ; timer_ctl:timer_ctl_ports|clk_converter_60hz:clk_converter_ports|clock_tmp ; timer_ctl:timer_ctl_ports|clk_converter_60hz:clk_converter_ports|clock_tmp ; 1.000        ; -0.055     ; 2.282      ;
; -1.329 ; timer_ctl:timer_ctl_ports|\always:internal_counter[0] ; timer_ctl:timer_ctl_ports|short_interval              ; timer_ctl:timer_ctl_ports|clk_converter_60hz:clk_converter_ports|clock_tmp ; timer_ctl:timer_ctl_ports|clk_converter_60hz:clk_converter_ports|clock_tmp ; 1.000        ; -0.055     ; 2.269      ;
; -1.324 ; state[5]                                              ; state[0]                                              ; timer_ctl:timer_ctl_ports|clk_converter_60hz:clk_converter_ports|clock_tmp ; timer_ctl:timer_ctl_ports|clk_converter_60hz:clk_converter_ports|clock_tmp ; 1.000        ; -0.055     ; 2.264      ;
; -1.322 ; timer_ctl:timer_ctl_ports|long_interval               ; state[1]                                              ; timer_ctl:timer_ctl_ports|clk_converter_60hz:clk_converter_ports|clock_tmp ; timer_ctl:timer_ctl_ports|clk_converter_60hz:clk_converter_ports|clock_tmp ; 1.000        ; -0.054     ; 2.263      ;
; -1.322 ; state[4]                                              ; state[1]                                              ; timer_ctl:timer_ctl_ports|clk_converter_60hz:clk_converter_ports|clock_tmp ; timer_ctl:timer_ctl_ports|clk_converter_60hz:clk_converter_ports|clock_tmp ; 1.000        ; -0.054     ; 2.263      ;
; -1.310 ; state[3]                                              ; state[5]                                              ; timer_ctl:timer_ctl_ports|clk_converter_60hz:clk_converter_ports|clock_tmp ; timer_ctl:timer_ctl_ports|clk_converter_60hz:clk_converter_ports|clock_tmp ; 1.000        ; -0.055     ; 2.250      ;
; -1.310 ; state[3]                                              ; state[2]                                              ; timer_ctl:timer_ctl_ports|clk_converter_60hz:clk_converter_ports|clock_tmp ; timer_ctl:timer_ctl_ports|clk_converter_60hz:clk_converter_ports|clock_tmp ; 1.000        ; -0.055     ; 2.250      ;
; -1.309 ; state[3]                                              ; state[3]                                              ; timer_ctl:timer_ctl_ports|clk_converter_60hz:clk_converter_ports|clock_tmp ; timer_ctl:timer_ctl_ports|clk_converter_60hz:clk_converter_ports|clock_tmp ; 1.000        ; -0.055     ; 2.249      ;
; -1.306 ; state[3]                                              ; state[4]                                              ; timer_ctl:timer_ctl_ports|clk_converter_60hz:clk_converter_ports|clock_tmp ; timer_ctl:timer_ctl_ports|clk_converter_60hz:clk_converter_ports|clock_tmp ; 1.000        ; -0.055     ; 2.246      ;
; -1.293 ; state[2]                                              ; state[0]                                              ; timer_ctl:timer_ctl_ports|clk_converter_60hz:clk_converter_ports|clock_tmp ; timer_ctl:timer_ctl_ports|clk_converter_60hz:clk_converter_ports|clock_tmp ; 1.000        ; -0.055     ; 2.233      ;
; -1.274 ; timer_ctl:timer_ctl_ports|\always:internal_counter[2] ; timer_ctl:timer_ctl_ports|long_interval               ; timer_ctl:timer_ctl_ports|clk_converter_60hz:clk_converter_ports|clock_tmp ; timer_ctl:timer_ctl_ports|clk_converter_60hz:clk_converter_ports|clock_tmp ; 1.000        ; -0.055     ; 2.214      ;
; -1.254 ; timer_ctl:timer_ctl_ports|long_interval               ; state[0]                                              ; timer_ctl:timer_ctl_ports|clk_converter_60hz:clk_converter_ports|clock_tmp ; timer_ctl:timer_ctl_ports|clk_converter_60hz:clk_converter_ports|clock_tmp ; 1.000        ; -0.055     ; 2.194      ;
; -1.220 ; timer_ctl:timer_ctl_ports|short_interval              ; state[1]                                              ; timer_ctl:timer_ctl_ports|clk_converter_60hz:clk_converter_ports|clock_tmp ; timer_ctl:timer_ctl_ports|clk_converter_60hz:clk_converter_ports|clock_tmp ; 1.000        ; -0.054     ; 2.161      ;
; -1.218 ; state[4]                                              ; state[0]                                              ; timer_ctl:timer_ctl_ports|clk_converter_60hz:clk_converter_ports|clock_tmp ; timer_ctl:timer_ctl_ports|clk_converter_60hz:clk_converter_ports|clock_tmp ; 1.000        ; -0.055     ; 2.158      ;
; -1.216 ; state[4]                                              ; state[3]                                              ; timer_ctl:timer_ctl_ports|clk_converter_60hz:clk_converter_ports|clock_tmp ; timer_ctl:timer_ctl_ports|clk_converter_60hz:clk_converter_ports|clock_tmp ; 1.000        ; -0.055     ; 2.156      ;
; -1.211 ; state[5]                                              ; state[5]                                              ; timer_ctl:timer_ctl_ports|clk_converter_60hz:clk_converter_ports|clock_tmp ; timer_ctl:timer_ctl_ports|clk_converter_60hz:clk_converter_ports|clock_tmp ; 1.000        ; -0.055     ; 2.151      ;
; -1.211 ; state[5]                                              ; state[2]                                              ; timer_ctl:timer_ctl_ports|clk_converter_60hz:clk_converter_ports|clock_tmp ; timer_ctl:timer_ctl_ports|clk_converter_60hz:clk_converter_ports|clock_tmp ; 1.000        ; -0.055     ; 2.151      ;
; -1.210 ; state[5]                                              ; state[3]                                              ; timer_ctl:timer_ctl_ports|clk_converter_60hz:clk_converter_ports|clock_tmp ; timer_ctl:timer_ctl_ports|clk_converter_60hz:clk_converter_ports|clock_tmp ; 1.000        ; -0.055     ; 2.150      ;
; -1.207 ; state[5]                                              ; state[4]                                              ; timer_ctl:timer_ctl_ports|clk_converter_60hz:clk_converter_ports|clock_tmp ; timer_ctl:timer_ctl_ports|clk_converter_60hz:clk_converter_ports|clock_tmp ; 1.000        ; -0.055     ; 2.147      ;
; -1.201 ; timer_ctl:timer_ctl_ports|\always:internal_counter[1] ; timer_ctl:timer_ctl_ports|\always:internal_counter[0] ; timer_ctl:timer_ctl_ports|clk_converter_60hz:clk_converter_ports|clock_tmp ; timer_ctl:timer_ctl_ports|clk_converter_60hz:clk_converter_ports|clock_tmp ; 1.000        ; -0.055     ; 2.141      ;
; -1.200 ; timer_ctl:timer_ctl_ports|\always:internal_counter[1] ; timer_ctl:timer_ctl_ports|\always:internal_counter[1] ; timer_ctl:timer_ctl_ports|clk_converter_60hz:clk_converter_ports|clock_tmp ; timer_ctl:timer_ctl_ports|clk_converter_60hz:clk_converter_ports|clock_tmp ; 1.000        ; -0.055     ; 2.140      ;
; -1.200 ; timer_ctl:timer_ctl_ports|\always:internal_counter[1] ; timer_ctl:timer_ctl_ports|\always:internal_counter[2] ; timer_ctl:timer_ctl_ports|clk_converter_60hz:clk_converter_ports|clock_tmp ; timer_ctl:timer_ctl_ports|clk_converter_60hz:clk_converter_ports|clock_tmp ; 1.000        ; -0.055     ; 2.140      ;
; -1.195 ; state[1]                                              ; state[1]                                              ; timer_ctl:timer_ctl_ports|clk_converter_60hz:clk_converter_ports|clock_tmp ; timer_ctl:timer_ctl_ports|clk_converter_60hz:clk_converter_ports|clock_tmp ; 1.000        ; -0.055     ; 2.135      ;
; -1.182 ; state[0]                                              ; state[1]                                              ; timer_ctl:timer_ctl_ports|clk_converter_60hz:clk_converter_ports|clock_tmp ; timer_ctl:timer_ctl_ports|clk_converter_60hz:clk_converter_ports|clock_tmp ; 1.000        ; -0.054     ; 2.123      ;
; -1.180 ; state[5]                                              ; timer_reset                                           ; timer_ctl:timer_ctl_ports|clk_converter_60hz:clk_converter_ports|clock_tmp ; timer_ctl:timer_ctl_ports|clk_converter_60hz:clk_converter_ports|clock_tmp ; 1.000        ; -0.054     ; 2.121      ;
; -1.180 ; state[2]                                              ; state[3]                                              ; timer_ctl:timer_ctl_ports|clk_converter_60hz:clk_converter_ports|clock_tmp ; timer_ctl:timer_ctl_ports|clk_converter_60hz:clk_converter_ports|clock_tmp ; 1.000        ; -0.055     ; 2.120      ;
; -1.180 ; state[2]                                              ; state[5]                                              ; timer_ctl:timer_ctl_ports|clk_converter_60hz:clk_converter_ports|clock_tmp ; timer_ctl:timer_ctl_ports|clk_converter_60hz:clk_converter_ports|clock_tmp ; 1.000        ; -0.055     ; 2.120      ;
; -1.180 ; state[2]                                              ; state[2]                                              ; timer_ctl:timer_ctl_ports|clk_converter_60hz:clk_converter_ports|clock_tmp ; timer_ctl:timer_ctl_ports|clk_converter_60hz:clk_converter_ports|clock_tmp ; 1.000        ; -0.055     ; 2.120      ;
; -1.177 ; state[0]                                              ; state[3]                                              ; timer_ctl:timer_ctl_ports|clk_converter_60hz:clk_converter_ports|clock_tmp ; timer_ctl:timer_ctl_ports|clk_converter_60hz:clk_converter_ports|clock_tmp ; 1.000        ; -0.055     ; 2.117      ;
; -1.176 ; state[2]                                              ; state[4]                                              ; timer_ctl:timer_ctl_ports|clk_converter_60hz:clk_converter_ports|clock_tmp ; timer_ctl:timer_ctl_ports|clk_converter_60hz:clk_converter_ports|clock_tmp ; 1.000        ; -0.055     ; 2.116      ;
; -1.157 ; state[4]                                              ; timer_reset                                           ; timer_ctl:timer_ctl_ports|clk_converter_60hz:clk_converter_ports|clock_tmp ; timer_ctl:timer_ctl_ports|clk_converter_60hz:clk_converter_ports|clock_tmp ; 1.000        ; -0.054     ; 2.098      ;
; -1.153 ; timer_ctl:timer_ctl_ports|short_interval              ; state[0]                                              ; timer_ctl:timer_ctl_ports|clk_converter_60hz:clk_converter_ports|clock_tmp ; timer_ctl:timer_ctl_ports|clk_converter_60hz:clk_converter_ports|clock_tmp ; 1.000        ; -0.055     ; 2.093      ;
; -1.141 ; timer_ctl:timer_ctl_ports|long_interval               ; state[5]                                              ; timer_ctl:timer_ctl_ports|clk_converter_60hz:clk_converter_ports|clock_tmp ; timer_ctl:timer_ctl_ports|clk_converter_60hz:clk_converter_ports|clock_tmp ; 1.000        ; -0.055     ; 2.081      ;
; -1.141 ; timer_ctl:timer_ctl_ports|long_interval               ; state[2]                                              ; timer_ctl:timer_ctl_ports|clk_converter_60hz:clk_converter_ports|clock_tmp ; timer_ctl:timer_ctl_ports|clk_converter_60hz:clk_converter_ports|clock_tmp ; 1.000        ; -0.055     ; 2.081      ;
; -1.140 ; timer_ctl:timer_ctl_ports|long_interval               ; state[3]                                              ; timer_ctl:timer_ctl_ports|clk_converter_60hz:clk_converter_ports|clock_tmp ; timer_ctl:timer_ctl_ports|clk_converter_60hz:clk_converter_ports|clock_tmp ; 1.000        ; -0.055     ; 2.080      ;
; -1.138 ; timer_ctl:timer_ctl_ports|\always:internal_counter[0] ; timer_ctl:timer_ctl_ports|\always:internal_counter[0] ; timer_ctl:timer_ctl_ports|clk_converter_60hz:clk_converter_ports|clock_tmp ; timer_ctl:timer_ctl_ports|clk_converter_60hz:clk_converter_ports|clock_tmp ; 1.000        ; -0.055     ; 2.078      ;
; -1.137 ; timer_ctl:timer_ctl_ports|long_interval               ; state[4]                                              ; timer_ctl:timer_ctl_ports|clk_converter_60hz:clk_converter_ports|clock_tmp ; timer_ctl:timer_ctl_ports|clk_converter_60hz:clk_converter_ports|clock_tmp ; 1.000        ; -0.055     ; 2.077      ;
; -1.137 ; timer_ctl:timer_ctl_ports|\always:internal_counter[0] ; timer_ctl:timer_ctl_ports|\always:internal_counter[2] ; timer_ctl:timer_ctl_ports|clk_converter_60hz:clk_converter_ports|clock_tmp ; timer_ctl:timer_ctl_ports|clk_converter_60hz:clk_converter_ports|clock_tmp ; 1.000        ; -0.055     ; 2.077      ;
; -1.136 ; timer_ctl:timer_ctl_ports|\always:internal_counter[0] ; timer_ctl:timer_ctl_ports|\always:internal_counter[1] ; timer_ctl:timer_ctl_ports|clk_converter_60hz:clk_converter_ports|clock_tmp ; timer_ctl:timer_ctl_ports|clk_converter_60hz:clk_converter_ports|clock_tmp ; 1.000        ; -0.055     ; 2.076      ;
; -1.128 ; state[1]                                              ; state[0]                                              ; timer_ctl:timer_ctl_ports|clk_converter_60hz:clk_converter_ports|clock_tmp ; timer_ctl:timer_ctl_ports|clk_converter_60hz:clk_converter_ports|clock_tmp ; 1.000        ; -0.056     ; 2.067      ;
; -1.115 ; state[0]                                              ; state[0]                                              ; timer_ctl:timer_ctl_ports|clk_converter_60hz:clk_converter_ports|clock_tmp ; timer_ctl:timer_ctl_ports|clk_converter_60hz:clk_converter_ports|clock_tmp ; 1.000        ; -0.055     ; 2.055      ;
; -1.096 ; state[4]                                              ; state[2]                                              ; timer_ctl:timer_ctl_ports|clk_converter_60hz:clk_converter_ports|clock_tmp ; timer_ctl:timer_ctl_ports|clk_converter_60hz:clk_converter_ports|clock_tmp ; 1.000        ; -0.055     ; 2.036      ;
; -1.094 ; state[4]                                              ; state[5]                                              ; timer_ctl:timer_ctl_ports|clk_converter_60hz:clk_converter_ports|clock_tmp ; timer_ctl:timer_ctl_ports|clk_converter_60hz:clk_converter_ports|clock_tmp ; 1.000        ; -0.055     ; 2.034      ;
; -1.092 ; state[4]                                              ; state[4]                                              ; timer_ctl:timer_ctl_ports|clk_converter_60hz:clk_converter_ports|clock_tmp ; timer_ctl:timer_ctl_ports|clk_converter_60hz:clk_converter_ports|clock_tmp ; 1.000        ; -0.055     ; 2.032      ;
; -1.091 ; state[0]                                              ; timer_reset                                           ; timer_ctl:timer_ctl_ports|clk_converter_60hz:clk_converter_ports|clock_tmp ; timer_ctl:timer_ctl_ports|clk_converter_60hz:clk_converter_ports|clock_tmp ; 1.000        ; -0.054     ; 2.032      ;
; -1.079 ; state[2]                                              ; timer_reset                                           ; timer_ctl:timer_ctl_ports|clk_converter_60hz:clk_converter_ports|clock_tmp ; timer_ctl:timer_ctl_ports|clk_converter_60hz:clk_converter_ports|clock_tmp ; 1.000        ; -0.054     ; 2.020      ;
; -1.040 ; timer_ctl:timer_ctl_ports|short_interval              ; state[5]                                              ; timer_ctl:timer_ctl_ports|clk_converter_60hz:clk_converter_ports|clock_tmp ; timer_ctl:timer_ctl_ports|clk_converter_60hz:clk_converter_ports|clock_tmp ; 1.000        ; -0.055     ; 1.980      ;
; -1.040 ; timer_ctl:timer_ctl_ports|short_interval              ; state[2]                                              ; timer_ctl:timer_ctl_ports|clk_converter_60hz:clk_converter_ports|clock_tmp ; timer_ctl:timer_ctl_ports|clk_converter_60hz:clk_converter_ports|clock_tmp ; 1.000        ; -0.055     ; 1.980      ;
; -1.039 ; timer_ctl:timer_ctl_ports|short_interval              ; state[3]                                              ; timer_ctl:timer_ctl_ports|clk_converter_60hz:clk_converter_ports|clock_tmp ; timer_ctl:timer_ctl_ports|clk_converter_60hz:clk_converter_ports|clock_tmp ; 1.000        ; -0.055     ; 1.979      ;
; -1.038 ; timer_ctl:timer_ctl_ports|\always:internal_counter[2] ; timer_ctl:timer_ctl_ports|\always:internal_counter[0] ; timer_ctl:timer_ctl_ports|clk_converter_60hz:clk_converter_ports|clock_tmp ; timer_ctl:timer_ctl_ports|clk_converter_60hz:clk_converter_ports|clock_tmp ; 1.000        ; -0.055     ; 1.978      ;
; -1.037 ; timer_ctl:timer_ctl_ports|\always:internal_counter[2] ; timer_ctl:timer_ctl_ports|\always:internal_counter[2] ; timer_ctl:timer_ctl_ports|clk_converter_60hz:clk_converter_ports|clock_tmp ; timer_ctl:timer_ctl_ports|clk_converter_60hz:clk_converter_ports|clock_tmp ; 1.000        ; -0.055     ; 1.977      ;
; -1.036 ; timer_ctl:timer_ctl_ports|short_interval              ; state[4]                                              ; timer_ctl:timer_ctl_ports|clk_converter_60hz:clk_converter_ports|clock_tmp ; timer_ctl:timer_ctl_ports|clk_converter_60hz:clk_converter_ports|clock_tmp ; 1.000        ; -0.055     ; 1.976      ;
; -1.036 ; timer_ctl:timer_ctl_ports|\always:internal_counter[2] ; timer_ctl:timer_ctl_ports|\always:internal_counter[1] ; timer_ctl:timer_ctl_ports|clk_converter_60hz:clk_converter_ports|clock_tmp ; timer_ctl:timer_ctl_ports|clk_converter_60hz:clk_converter_ports|clock_tmp ; 1.000        ; -0.055     ; 1.976      ;
; -1.034 ; state[3]                                              ; timer_reset                                           ; timer_ctl:timer_ctl_ports|clk_converter_60hz:clk_converter_ports|clock_tmp ; timer_ctl:timer_ctl_ports|clk_converter_60hz:clk_converter_ports|clock_tmp ; 1.000        ; -0.054     ; 1.975      ;
; -1.015 ; state[1]                                              ; state[5]                                              ; timer_ctl:timer_ctl_ports|clk_converter_60hz:clk_converter_ports|clock_tmp ; timer_ctl:timer_ctl_ports|clk_converter_60hz:clk_converter_ports|clock_tmp ; 1.000        ; -0.056     ; 1.954      ;
; -1.015 ; state[1]                                              ; state[2]                                              ; timer_ctl:timer_ctl_ports|clk_converter_60hz:clk_converter_ports|clock_tmp ; timer_ctl:timer_ctl_ports|clk_converter_60hz:clk_converter_ports|clock_tmp ; 1.000        ; -0.056     ; 1.954      ;
; -1.014 ; state[1]                                              ; state[3]                                              ; timer_ctl:timer_ctl_ports|clk_converter_60hz:clk_converter_ports|clock_tmp ; timer_ctl:timer_ctl_ports|clk_converter_60hz:clk_converter_ports|clock_tmp ; 1.000        ; -0.056     ; 1.953      ;
; -1.011 ; state[1]                                              ; state[4]                                              ; timer_ctl:timer_ctl_ports|clk_converter_60hz:clk_converter_ports|clock_tmp ; timer_ctl:timer_ctl_ports|clk_converter_60hz:clk_converter_ports|clock_tmp ; 1.000        ; -0.056     ; 1.950      ;
; -1.009 ; state[1]                                              ; timer_reset                                           ; timer_ctl:timer_ctl_ports|clk_converter_60hz:clk_converter_ports|clock_tmp ; timer_ctl:timer_ctl_ports|clk_converter_60hz:clk_converter_ports|clock_tmp ; 1.000        ; -0.055     ; 1.949      ;
; -1.002 ; state[0]                                              ; state[5]                                              ; timer_ctl:timer_ctl_ports|clk_converter_60hz:clk_converter_ports|clock_tmp ; timer_ctl:timer_ctl_ports|clk_converter_60hz:clk_converter_ports|clock_tmp ; 1.000        ; -0.055     ; 1.942      ;
; -1.002 ; state[0]                                              ; state[2]                                              ; timer_ctl:timer_ctl_ports|clk_converter_60hz:clk_converter_ports|clock_tmp ; timer_ctl:timer_ctl_ports|clk_converter_60hz:clk_converter_ports|clock_tmp ; 1.000        ; -0.055     ; 1.942      ;
; -0.998 ; state[0]                                              ; state[4]                                              ; timer_ctl:timer_ctl_ports|clk_converter_60hz:clk_converter_ports|clock_tmp ; timer_ctl:timer_ctl_ports|clk_converter_60hz:clk_converter_ports|clock_tmp ; 1.000        ; -0.055     ; 1.938      ;
; -0.948 ; timer_ctl:timer_ctl_ports|\always:internal_counter[2] ; timer_ctl:timer_ctl_ports|short_interval              ; timer_ctl:timer_ctl_ports|clk_converter_60hz:clk_converter_ports|clock_tmp ; timer_ctl:timer_ctl_ports|clk_converter_60hz:clk_converter_ports|clock_tmp ; 1.000        ; -0.055     ; 1.888      ;
; -0.664 ; timer_reset                                           ; timer_ctl:timer_ctl_ports|long_interval               ; timer_ctl:timer_ctl_ports|clk_converter_60hz:clk_converter_ports|clock_tmp ; timer_ctl:timer_ctl_ports|clk_converter_60hz:clk_converter_ports|clock_tmp ; 1.000        ; -0.056     ; 1.603      ;
; -0.663 ; timer_reset                                           ; timer_ctl:timer_ctl_ports|short_interval              ; timer_ctl:timer_ctl_ports|clk_converter_60hz:clk_converter_ports|clock_tmp ; timer_ctl:timer_ctl_ports|clk_converter_60hz:clk_converter_ports|clock_tmp ; 1.000        ; -0.056     ; 1.602      ;
; -0.613 ; timer_ctl:timer_ctl_ports|short_interval              ; timer_ctl:timer_ctl_ports|short_interval              ; timer_ctl:timer_ctl_ports|clk_converter_60hz:clk_converter_ports|clock_tmp ; timer_ctl:timer_ctl_ports|clk_converter_60hz:clk_converter_ports|clock_tmp ; 1.000        ; -0.055     ; 1.553      ;
; -0.522 ; timer_reset                                           ; timer_ctl:timer_ctl_ports|\always:internal_counter[0] ; timer_ctl:timer_ctl_ports|clk_converter_60hz:clk_converter_ports|clock_tmp ; timer_ctl:timer_ctl_ports|clk_converter_60hz:clk_converter_ports|clock_tmp ; 1.000        ; -0.056     ; 1.461      ;
; -0.521 ; timer_reset                                           ; timer_ctl:timer_ctl_ports|\always:internal_counter[1] ; timer_ctl:timer_ctl_ports|clk_converter_60hz:clk_converter_ports|clock_tmp ; timer_ctl:timer_ctl_ports|clk_converter_60hz:clk_converter_ports|clock_tmp ; 1.000        ; -0.056     ; 1.460      ;
; -0.521 ; timer_reset                                           ; timer_ctl:timer_ctl_ports|\always:internal_counter[2] ; timer_ctl:timer_ctl_ports|clk_converter_60hz:clk_converter_ports|clock_tmp ; timer_ctl:timer_ctl_ports|clk_converter_60hz:clk_converter_ports|clock_tmp ; 1.000        ; -0.056     ; 1.460      ;
; -0.364 ; timer_ctl:timer_ctl_ports|long_interval               ; timer_reset                                           ; timer_ctl:timer_ctl_ports|clk_converter_60hz:clk_converter_ports|clock_tmp ; timer_ctl:timer_ctl_ports|clk_converter_60hz:clk_converter_ports|clock_tmp ; 1.000        ; -0.054     ; 1.305      ;
; -0.338 ; timer_reset                                           ; timer_reset                                           ; timer_ctl:timer_ctl_ports|clk_converter_60hz:clk_converter_ports|clock_tmp ; timer_ctl:timer_ctl_ports|clk_converter_60hz:clk_converter_ports|clock_tmp ; 1.000        ; -0.055     ; 1.278      ;
; -0.198 ; timer_ctl:timer_ctl_ports|short_interval              ; timer_reset                                           ; timer_ctl:timer_ctl_ports|clk_converter_60hz:clk_converter_ports|clock_tmp ; timer_ctl:timer_ctl_ports|clk_converter_60hz:clk_converter_ports|clock_tmp ; 1.000        ; -0.054     ; 1.139      ;
; -0.169 ; state[3]                                              ; trafic_light_ctl[3]~reg0                              ; timer_ctl:timer_ctl_ports|clk_converter_60hz:clk_converter_ports|clock_tmp ; timer_ctl:timer_ctl_ports|clk_converter_60hz:clk_converter_ports|clock_tmp ; 1.000        ; -0.054     ; 1.110      ;
; 0.031  ; state[5]                                              ; trafic_light_ctl[5]~reg0                              ; timer_ctl:timer_ctl_ports|clk_converter_60hz:clk_converter_ports|clock_tmp ; timer_ctl:timer_ctl_ports|clk_converter_60hz:clk_converter_ports|clock_tmp ; 1.000        ; -0.055     ; 0.909      ;
; 0.148  ; state[0]                                              ; trafic_light_ctl[0]~reg0                              ; timer_ctl:timer_ctl_ports|clk_converter_60hz:clk_converter_ports|clock_tmp ; timer_ctl:timer_ctl_ports|clk_converter_60hz:clk_converter_ports|clock_tmp ; 1.000        ; -0.055     ; 0.792      ;
; 0.153  ; state[2]                                              ; trafic_light_ctl[2]~reg0                              ; timer_ctl:timer_ctl_ports|clk_converter_60hz:clk_converter_ports|clock_tmp ; timer_ctl:timer_ctl_ports|clk_converter_60hz:clk_converter_ports|clock_tmp ; 1.000        ; -0.054     ; 0.788      ;
; 0.170  ; state[4]                                              ; trafic_light_ctl[4]~reg0                              ; timer_ctl:timer_ctl_ports|clk_converter_60hz:clk_converter_ports|clock_tmp ; timer_ctl:timer_ctl_ports|clk_converter_60hz:clk_converter_ports|clock_tmp ; 1.000        ; -0.055     ; 0.770      ;
; 0.282  ; state[1]                                              ; trafic_light_ctl[1]~reg0                              ; timer_ctl:timer_ctl_ports|clk_converter_60hz:clk_converter_ports|clock_tmp ; timer_ctl:timer_ctl_ports|clk_converter_60hz:clk_converter_ports|clock_tmp ; 1.000        ; -0.055     ; 0.658      ;
; 0.378  ; timer_ctl:timer_ctl_ports|long_interval               ; timer_ctl:timer_ctl_ports|long_interval               ; timer_ctl:timer_ctl_ports|clk_converter_60hz:clk_converter_ports|clock_tmp ; timer_ctl:timer_ctl_ports|clk_converter_60hz:clk_converter_ports|clock_tmp ; 1.000        ; -0.055     ; 0.562      ;
+--------+-------------------------------------------------------+-------------------------------------------------------+----------------------------------------------------------------------------+----------------------------------------------------------------------------+--------------+------------+------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Hold: 'clk'                                                                                                                                                                                                                                                                                                   ;
+--------+-------------------------------------------------------------------------------------------+-------------------------------------------------------------------------------------------+----------------------------------------------------------------------------+-------------+--------------+------------+------------+
; Slack  ; From Node                                                                                 ; To Node                                                                                   ; Launch Clock                                                               ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+--------+-------------------------------------------------------------------------------------------+-------------------------------------------------------------------------------------------+----------------------------------------------------------------------------+-------------+--------------+------------+------------+
; -0.060 ; timer_ctl:timer_ctl_ports|clk_converter_60hz:clk_converter_ports|clock_tmp                ; timer_ctl:timer_ctl_ports|clk_converter_60hz:clk_converter_ports|clock_tmp                ; timer_ctl:timer_ctl_ports|clk_converter_60hz:clk_converter_ports|clock_tmp ; clk         ; 0.000        ; 1.760      ; 2.054      ;
; 0.452  ; timer_ctl:timer_ctl_ports|clk_converter_60hz:clk_converter_ports|clock_tmp                ; timer_ctl:timer_ctl_ports|clk_converter_60hz:clk_converter_ports|clock_tmp                ; timer_ctl:timer_ctl_ports|clk_converter_60hz:clk_converter_ports|clock_tmp ; clk         ; -0.500       ; 1.760      ; 2.066      ;
; 0.531  ; timer_ctl:timer_ctl_ports|clk_converter_60hz:clk_converter_ports|\counter_clk:counter[3]  ; timer_ctl:timer_ctl_ports|clk_converter_60hz:clk_converter_ports|\counter_clk:counter[3]  ; clk                                                                        ; clk         ; 0.000        ; 0.034      ; 0.709      ;
; 0.531  ; timer_ctl:timer_ctl_ports|clk_converter_60hz:clk_converter_ports|\counter_clk:counter[13] ; timer_ctl:timer_ctl_ports|clk_converter_60hz:clk_converter_ports|\counter_clk:counter[13] ; clk                                                                        ; clk         ; 0.000        ; 0.034      ; 0.709      ;
; 0.531  ; timer_ctl:timer_ctl_ports|clk_converter_60hz:clk_converter_ports|\counter_clk:counter[15] ; timer_ctl:timer_ctl_ports|clk_converter_60hz:clk_converter_ports|\counter_clk:counter[15] ; clk                                                                        ; clk         ; 0.000        ; 0.034      ; 0.709      ;
; 0.532  ; timer_ctl:timer_ctl_ports|clk_converter_60hz:clk_converter_ports|\counter_clk:counter[5]  ; timer_ctl:timer_ctl_ports|clk_converter_60hz:clk_converter_ports|\counter_clk:counter[5]  ; clk                                                                        ; clk         ; 0.000        ; 0.034      ; 0.710      ;
; 0.532  ; timer_ctl:timer_ctl_ports|clk_converter_60hz:clk_converter_ports|\counter_clk:counter[11] ; timer_ctl:timer_ctl_ports|clk_converter_60hz:clk_converter_ports|\counter_clk:counter[11] ; clk                                                                        ; clk         ; 0.000        ; 0.034      ; 0.710      ;
; 0.532  ; timer_ctl:timer_ctl_ports|clk_converter_60hz:clk_converter_ports|\counter_clk:counter[19] ; timer_ctl:timer_ctl_ports|clk_converter_60hz:clk_converter_ports|\counter_clk:counter[19] ; clk                                                                        ; clk         ; 0.000        ; 0.034      ; 0.710      ;
; 0.532  ; timer_ctl:timer_ctl_ports|clk_converter_60hz:clk_converter_ports|\counter_clk:counter[29] ; timer_ctl:timer_ctl_ports|clk_converter_60hz:clk_converter_ports|\counter_clk:counter[29] ; clk                                                                        ; clk         ; 0.000        ; 0.034      ; 0.710      ;
; 0.533  ; timer_ctl:timer_ctl_ports|clk_converter_60hz:clk_converter_ports|\counter_clk:counter[6]  ; timer_ctl:timer_ctl_ports|clk_converter_60hz:clk_converter_ports|\counter_clk:counter[6]  ; clk                                                                        ; clk         ; 0.000        ; 0.034      ; 0.711      ;
; 0.533  ; timer_ctl:timer_ctl_ports|clk_converter_60hz:clk_converter_ports|\counter_clk:counter[17] ; timer_ctl:timer_ctl_ports|clk_converter_60hz:clk_converter_ports|\counter_clk:counter[17] ; clk                                                                        ; clk         ; 0.000        ; 0.034      ; 0.711      ;
; 0.533  ; timer_ctl:timer_ctl_ports|clk_converter_60hz:clk_converter_ports|\counter_clk:counter[21] ; timer_ctl:timer_ctl_ports|clk_converter_60hz:clk_converter_ports|\counter_clk:counter[21] ; clk                                                                        ; clk         ; 0.000        ; 0.034      ; 0.711      ;
; 0.533  ; timer_ctl:timer_ctl_ports|clk_converter_60hz:clk_converter_ports|\counter_clk:counter[27] ; timer_ctl:timer_ctl_ports|clk_converter_60hz:clk_converter_ports|\counter_clk:counter[27] ; clk                                                                        ; clk         ; 0.000        ; 0.034      ; 0.711      ;
; 0.533  ; timer_ctl:timer_ctl_ports|clk_converter_60hz:clk_converter_ports|\counter_clk:counter[31] ; timer_ctl:timer_ctl_ports|clk_converter_60hz:clk_converter_ports|\counter_clk:counter[31] ; clk                                                                        ; clk         ; 0.000        ; 0.034      ; 0.711      ;
; 0.534  ; timer_ctl:timer_ctl_ports|clk_converter_60hz:clk_converter_ports|\counter_clk:counter[22] ; timer_ctl:timer_ctl_ports|clk_converter_60hz:clk_converter_ports|\counter_clk:counter[22] ; clk                                                                        ; clk         ; 0.000        ; 0.034      ; 0.712      ;
; 0.535  ; timer_ctl:timer_ctl_ports|clk_converter_60hz:clk_converter_ports|\counter_clk:counter[2]  ; timer_ctl:timer_ctl_ports|clk_converter_60hz:clk_converter_ports|\counter_clk:counter[2]  ; clk                                                                        ; clk         ; 0.000        ; 0.034      ; 0.713      ;
; 0.535  ; timer_ctl:timer_ctl_ports|clk_converter_60hz:clk_converter_ports|\counter_clk:counter[7]  ; timer_ctl:timer_ctl_ports|clk_converter_60hz:clk_converter_ports|\counter_clk:counter[7]  ; clk                                                                        ; clk         ; 0.000        ; 0.034      ; 0.713      ;
; 0.535  ; timer_ctl:timer_ctl_ports|clk_converter_60hz:clk_converter_ports|\counter_clk:counter[9]  ; timer_ctl:timer_ctl_ports|clk_converter_60hz:clk_converter_ports|\counter_clk:counter[9]  ; clk                                                                        ; clk         ; 0.000        ; 0.034      ; 0.713      ;
; 0.535  ; timer_ctl:timer_ctl_ports|clk_converter_60hz:clk_converter_ports|\counter_clk:counter[14] ; timer_ctl:timer_ctl_ports|clk_converter_60hz:clk_converter_ports|\counter_clk:counter[14] ; clk                                                                        ; clk         ; 0.000        ; 0.034      ; 0.713      ;
; 0.535  ; timer_ctl:timer_ctl_ports|clk_converter_60hz:clk_converter_ports|\counter_clk:counter[16] ; timer_ctl:timer_ctl_ports|clk_converter_60hz:clk_converter_ports|\counter_clk:counter[16] ; clk                                                                        ; clk         ; 0.000        ; 0.034      ; 0.713      ;
; 0.536  ; timer_ctl:timer_ctl_ports|clk_converter_60hz:clk_converter_ports|\counter_clk:counter[4]  ; timer_ctl:timer_ctl_ports|clk_converter_60hz:clk_converter_ports|\counter_clk:counter[4]  ; clk                                                                        ; clk         ; 0.000        ; 0.034      ; 0.714      ;
; 0.536  ; timer_ctl:timer_ctl_ports|clk_converter_60hz:clk_converter_ports|\counter_clk:counter[12] ; timer_ctl:timer_ctl_ports|clk_converter_60hz:clk_converter_ports|\counter_clk:counter[12] ; clk                                                                        ; clk         ; 0.000        ; 0.034      ; 0.714      ;
; 0.536  ; timer_ctl:timer_ctl_ports|clk_converter_60hz:clk_converter_ports|\counter_clk:counter[18] ; timer_ctl:timer_ctl_ports|clk_converter_60hz:clk_converter_ports|\counter_clk:counter[18] ; clk                                                                        ; clk         ; 0.000        ; 0.034      ; 0.714      ;
; 0.536  ; timer_ctl:timer_ctl_ports|clk_converter_60hz:clk_converter_ports|\counter_clk:counter[23] ; timer_ctl:timer_ctl_ports|clk_converter_60hz:clk_converter_ports|\counter_clk:counter[23] ; clk                                                                        ; clk         ; 0.000        ; 0.034      ; 0.714      ;
; 0.536  ; timer_ctl:timer_ctl_ports|clk_converter_60hz:clk_converter_ports|\counter_clk:counter[25] ; timer_ctl:timer_ctl_ports|clk_converter_60hz:clk_converter_ports|\counter_clk:counter[25] ; clk                                                                        ; clk         ; 0.000        ; 0.034      ; 0.714      ;
; 0.537  ; timer_ctl:timer_ctl_ports|clk_converter_60hz:clk_converter_ports|\counter_clk:counter[8]  ; timer_ctl:timer_ctl_ports|clk_converter_60hz:clk_converter_ports|\counter_clk:counter[8]  ; clk                                                                        ; clk         ; 0.000        ; 0.034      ; 0.715      ;
; 0.537  ; timer_ctl:timer_ctl_ports|clk_converter_60hz:clk_converter_ports|\counter_clk:counter[10] ; timer_ctl:timer_ctl_ports|clk_converter_60hz:clk_converter_ports|\counter_clk:counter[10] ; clk                                                                        ; clk         ; 0.000        ; 0.034      ; 0.715      ;
; 0.537  ; timer_ctl:timer_ctl_ports|clk_converter_60hz:clk_converter_ports|\counter_clk:counter[20] ; timer_ctl:timer_ctl_ports|clk_converter_60hz:clk_converter_ports|\counter_clk:counter[20] ; clk                                                                        ; clk         ; 0.000        ; 0.034      ; 0.715      ;
; 0.537  ; timer_ctl:timer_ctl_ports|clk_converter_60hz:clk_converter_ports|\counter_clk:counter[28] ; timer_ctl:timer_ctl_ports|clk_converter_60hz:clk_converter_ports|\counter_clk:counter[28] ; clk                                                                        ; clk         ; 0.000        ; 0.034      ; 0.715      ;
; 0.537  ; timer_ctl:timer_ctl_ports|clk_converter_60hz:clk_converter_ports|\counter_clk:counter[30] ; timer_ctl:timer_ctl_ports|clk_converter_60hz:clk_converter_ports|\counter_clk:counter[30] ; clk                                                                        ; clk         ; 0.000        ; 0.034      ; 0.715      ;
; 0.538  ; timer_ctl:timer_ctl_ports|clk_converter_60hz:clk_converter_ports|\counter_clk:counter[24] ; timer_ctl:timer_ctl_ports|clk_converter_60hz:clk_converter_ports|\counter_clk:counter[24] ; clk                                                                        ; clk         ; 0.000        ; 0.034      ; 0.716      ;
; 0.538  ; timer_ctl:timer_ctl_ports|clk_converter_60hz:clk_converter_ports|\counter_clk:counter[26] ; timer_ctl:timer_ctl_ports|clk_converter_60hz:clk_converter_ports|\counter_clk:counter[26] ; clk                                                                        ; clk         ; 0.000        ; 0.034      ; 0.716      ;
; 0.550  ; timer_ctl:timer_ctl_ports|clk_converter_60hz:clk_converter_ports|\counter_clk:counter[0]  ; timer_ctl:timer_ctl_ports|clk_converter_60hz:clk_converter_ports|\counter_clk:counter[0]  ; clk                                                                        ; clk         ; 0.000        ; 0.034      ; 0.728      ;
; 0.771  ; timer_ctl:timer_ctl_ports|clk_converter_60hz:clk_converter_ports|\counter_clk:counter[3]  ; timer_ctl:timer_ctl_ports|clk_converter_60hz:clk_converter_ports|\counter_clk:counter[4]  ; clk                                                                        ; clk         ; 0.000        ; 0.038      ; 0.953      ;
; 0.771  ; timer_ctl:timer_ctl_ports|clk_converter_60hz:clk_converter_ports|\counter_clk:counter[13] ; timer_ctl:timer_ctl_ports|clk_converter_60hz:clk_converter_ports|\counter_clk:counter[14] ; clk                                                                        ; clk         ; 0.000        ; 0.038      ; 0.953      ;
; 0.771  ; timer_ctl:timer_ctl_ports|clk_converter_60hz:clk_converter_ports|\counter_clk:counter[19] ; timer_ctl:timer_ctl_ports|clk_converter_60hz:clk_converter_ports|\counter_clk:counter[20] ; clk                                                                        ; clk         ; 0.000        ; 0.039      ; 0.954      ;
; 0.771  ; timer_ctl:timer_ctl_ports|clk_converter_60hz:clk_converter_ports|\counter_clk:counter[29] ; timer_ctl:timer_ctl_ports|clk_converter_60hz:clk_converter_ports|\counter_clk:counter[30] ; clk                                                                        ; clk         ; 0.000        ; 0.039      ; 0.954      ;
; 0.772  ; timer_ctl:timer_ctl_ports|clk_converter_60hz:clk_converter_ports|\counter_clk:counter[5]  ; timer_ctl:timer_ctl_ports|clk_converter_60hz:clk_converter_ports|\counter_clk:counter[6]  ; clk                                                                        ; clk         ; 0.000        ; 0.038      ; 0.954      ;
; 0.772  ; timer_ctl:timer_ctl_ports|clk_converter_60hz:clk_converter_ports|\counter_clk:counter[11] ; timer_ctl:timer_ctl_ports|clk_converter_60hz:clk_converter_ports|\counter_clk:counter[12] ; clk                                                                        ; clk         ; 0.000        ; 0.038      ; 0.954      ;
; 0.772  ; timer_ctl:timer_ctl_ports|clk_converter_60hz:clk_converter_ports|\counter_clk:counter[21] ; timer_ctl:timer_ctl_ports|clk_converter_60hz:clk_converter_ports|\counter_clk:counter[22] ; clk                                                                        ; clk         ; 0.000        ; 0.039      ; 0.955      ;
; 0.772  ; timer_ctl:timer_ctl_ports|clk_converter_60hz:clk_converter_ports|\counter_clk:counter[27] ; timer_ctl:timer_ctl_ports|clk_converter_60hz:clk_converter_ports|\counter_clk:counter[28] ; clk                                                                        ; clk         ; 0.000        ; 0.039      ; 0.955      ;
; 0.773  ; timer_ctl:timer_ctl_ports|clk_converter_60hz:clk_converter_ports|\counter_clk:counter[17] ; timer_ctl:timer_ctl_ports|clk_converter_60hz:clk_converter_ports|\counter_clk:counter[18] ; clk                                                                        ; clk         ; 0.000        ; 0.039      ; 0.956      ;
; 0.774  ; timer_ctl:timer_ctl_ports|clk_converter_60hz:clk_converter_ports|\counter_clk:counter[1]  ; timer_ctl:timer_ctl_ports|clk_converter_60hz:clk_converter_ports|\counter_clk:counter[2]  ; clk                                                                        ; clk         ; 0.000        ; 0.038      ; 0.956      ;
; 0.776  ; timer_ctl:timer_ctl_ports|clk_converter_60hz:clk_converter_ports|\counter_clk:counter[7]  ; timer_ctl:timer_ctl_ports|clk_converter_60hz:clk_converter_ports|\counter_clk:counter[8]  ; clk                                                                        ; clk         ; 0.000        ; 0.038      ; 0.958      ;
; 0.776  ; timer_ctl:timer_ctl_ports|clk_converter_60hz:clk_converter_ports|\counter_clk:counter[9]  ; timer_ctl:timer_ctl_ports|clk_converter_60hz:clk_converter_ports|\counter_clk:counter[10] ; clk                                                                        ; clk         ; 0.000        ; 0.038      ; 0.958      ;
; 0.776  ; timer_ctl:timer_ctl_ports|clk_converter_60hz:clk_converter_ports|\counter_clk:counter[23] ; timer_ctl:timer_ctl_ports|clk_converter_60hz:clk_converter_ports|\counter_clk:counter[24] ; clk                                                                        ; clk         ; 0.000        ; 0.039      ; 0.959      ;
; 0.776  ; timer_ctl:timer_ctl_ports|clk_converter_60hz:clk_converter_ports|\counter_clk:counter[25] ; timer_ctl:timer_ctl_ports|clk_converter_60hz:clk_converter_ports|\counter_clk:counter[26] ; clk                                                                        ; clk         ; 0.000        ; 0.039      ; 0.959      ;
; 0.778  ; timer_ctl:timer_ctl_ports|clk_converter_60hz:clk_converter_ports|\counter_clk:counter[6]  ; timer_ctl:timer_ctl_ports|clk_converter_60hz:clk_converter_ports|\counter_clk:counter[7]  ; clk                                                                        ; clk         ; 0.000        ; 0.038      ; 0.960      ;
; 0.778  ; timer_ctl:timer_ctl_ports|clk_converter_60hz:clk_converter_ports|\counter_clk:counter[22] ; timer_ctl:timer_ctl_ports|clk_converter_60hz:clk_converter_ports|\counter_clk:counter[23] ; clk                                                                        ; clk         ; 0.000        ; 0.039      ; 0.961      ;
; 0.779  ; timer_ctl:timer_ctl_ports|clk_converter_60hz:clk_converter_ports|\counter_clk:counter[16] ; timer_ctl:timer_ctl_ports|clk_converter_60hz:clk_converter_ports|\counter_clk:counter[17] ; clk                                                                        ; clk         ; 0.000        ; 0.039      ; 0.962      ;
; 0.780  ; timer_ctl:timer_ctl_ports|clk_converter_60hz:clk_converter_ports|\counter_clk:counter[2]  ; timer_ctl:timer_ctl_ports|clk_converter_60hz:clk_converter_ports|\counter_clk:counter[3]  ; clk                                                                        ; clk         ; 0.000        ; 0.038      ; 0.962      ;
; 0.780  ; timer_ctl:timer_ctl_ports|clk_converter_60hz:clk_converter_ports|\counter_clk:counter[14] ; timer_ctl:timer_ctl_ports|clk_converter_60hz:clk_converter_ports|\counter_clk:counter[15] ; clk                                                                        ; clk         ; 0.000        ; 0.038      ; 0.962      ;
; 0.780  ; timer_ctl:timer_ctl_ports|clk_converter_60hz:clk_converter_ports|\counter_clk:counter[18] ; timer_ctl:timer_ctl_ports|clk_converter_60hz:clk_converter_ports|\counter_clk:counter[19] ; clk                                                                        ; clk         ; 0.000        ; 0.039      ; 0.963      ;
; 0.781  ; timer_ctl:timer_ctl_ports|clk_converter_60hz:clk_converter_ports|\counter_clk:counter[4]  ; timer_ctl:timer_ctl_ports|clk_converter_60hz:clk_converter_ports|\counter_clk:counter[5]  ; clk                                                                        ; clk         ; 0.000        ; 0.038      ; 0.963      ;
; 0.781  ; timer_ctl:timer_ctl_ports|clk_converter_60hz:clk_converter_ports|\counter_clk:counter[12] ; timer_ctl:timer_ctl_ports|clk_converter_60hz:clk_converter_ports|\counter_clk:counter[13] ; clk                                                                        ; clk         ; 0.000        ; 0.038      ; 0.963      ;
; 0.781  ; timer_ctl:timer_ctl_ports|clk_converter_60hz:clk_converter_ports|\counter_clk:counter[20] ; timer_ctl:timer_ctl_ports|clk_converter_60hz:clk_converter_ports|\counter_clk:counter[21] ; clk                                                                        ; clk         ; 0.000        ; 0.039      ; 0.964      ;
; 0.781  ; timer_ctl:timer_ctl_ports|clk_converter_60hz:clk_converter_ports|\counter_clk:counter[28] ; timer_ctl:timer_ctl_ports|clk_converter_60hz:clk_converter_ports|\counter_clk:counter[29] ; clk                                                                        ; clk         ; 0.000        ; 0.039      ; 0.964      ;
; 0.781  ; timer_ctl:timer_ctl_ports|clk_converter_60hz:clk_converter_ports|\counter_clk:counter[30] ; timer_ctl:timer_ctl_ports|clk_converter_60hz:clk_converter_ports|\counter_clk:counter[31] ; clk                                                                        ; clk         ; 0.000        ; 0.039      ; 0.964      ;
; 0.782  ; timer_ctl:timer_ctl_ports|clk_converter_60hz:clk_converter_ports|\counter_clk:counter[8]  ; timer_ctl:timer_ctl_ports|clk_converter_60hz:clk_converter_ports|\counter_clk:counter[9]  ; clk                                                                        ; clk         ; 0.000        ; 0.038      ; 0.964      ;
; 0.782  ; timer_ctl:timer_ctl_ports|clk_converter_60hz:clk_converter_ports|\counter_clk:counter[10] ; timer_ctl:timer_ctl_ports|clk_converter_60hz:clk_converter_ports|\counter_clk:counter[11] ; clk                                                                        ; clk         ; 0.000        ; 0.038      ; 0.964      ;
; 0.782  ; timer_ctl:timer_ctl_ports|clk_converter_60hz:clk_converter_ports|\counter_clk:counter[24] ; timer_ctl:timer_ctl_ports|clk_converter_60hz:clk_converter_ports|\counter_clk:counter[25] ; clk                                                                        ; clk         ; 0.000        ; 0.039      ; 0.965      ;
; 0.782  ; timer_ctl:timer_ctl_ports|clk_converter_60hz:clk_converter_ports|\counter_clk:counter[26] ; timer_ctl:timer_ctl_ports|clk_converter_60hz:clk_converter_ports|\counter_clk:counter[27] ; clk                                                                        ; clk         ; 0.000        ; 0.039      ; 0.965      ;
; 0.784  ; timer_ctl:timer_ctl_ports|clk_converter_60hz:clk_converter_ports|\counter_clk:counter[15] ; timer_ctl:timer_ctl_ports|clk_converter_60hz:clk_converter_ports|\counter_clk:counter[16] ; clk                                                                        ; clk         ; 0.000        ; 0.025      ; 0.953      ;
; 0.785  ; timer_ctl:timer_ctl_ports|clk_converter_60hz:clk_converter_ports|\counter_clk:counter[6]  ; timer_ctl:timer_ctl_ports|clk_converter_60hz:clk_converter_ports|\counter_clk:counter[8]  ; clk                                                                        ; clk         ; 0.000        ; 0.038      ; 0.967      ;
; 0.785  ; timer_ctl:timer_ctl_ports|clk_converter_60hz:clk_converter_ports|\counter_clk:counter[22] ; timer_ctl:timer_ctl_ports|clk_converter_60hz:clk_converter_ports|\counter_clk:counter[24] ; clk                                                                        ; clk         ; 0.000        ; 0.039      ; 0.968      ;
; 0.786  ; timer_ctl:timer_ctl_ports|clk_converter_60hz:clk_converter_ports|\counter_clk:counter[0]  ; timer_ctl:timer_ctl_ports|clk_converter_60hz:clk_converter_ports|\counter_clk:counter[2]  ; clk                                                                        ; clk         ; 0.000        ; 0.038      ; 0.968      ;
; 0.786  ; timer_ctl:timer_ctl_ports|clk_converter_60hz:clk_converter_ports|\counter_clk:counter[16] ; timer_ctl:timer_ctl_ports|clk_converter_60hz:clk_converter_ports|\counter_clk:counter[18] ; clk                                                                        ; clk         ; 0.000        ; 0.039      ; 0.969      ;
; 0.787  ; timer_ctl:timer_ctl_ports|clk_converter_60hz:clk_converter_ports|\counter_clk:counter[2]  ; timer_ctl:timer_ctl_ports|clk_converter_60hz:clk_converter_ports|\counter_clk:counter[4]  ; clk                                                                        ; clk         ; 0.000        ; 0.038      ; 0.969      ;
; 0.787  ; timer_ctl:timer_ctl_ports|clk_converter_60hz:clk_converter_ports|\counter_clk:counter[18] ; timer_ctl:timer_ctl_ports|clk_converter_60hz:clk_converter_ports|\counter_clk:counter[20] ; clk                                                                        ; clk         ; 0.000        ; 0.039      ; 0.970      ;
; 0.788  ; timer_ctl:timer_ctl_ports|clk_converter_60hz:clk_converter_ports|\counter_clk:counter[4]  ; timer_ctl:timer_ctl_ports|clk_converter_60hz:clk_converter_ports|\counter_clk:counter[6]  ; clk                                                                        ; clk         ; 0.000        ; 0.038      ; 0.970      ;
; 0.788  ; timer_ctl:timer_ctl_ports|clk_converter_60hz:clk_converter_ports|\counter_clk:counter[12] ; timer_ctl:timer_ctl_ports|clk_converter_60hz:clk_converter_ports|\counter_clk:counter[14] ; clk                                                                        ; clk         ; 0.000        ; 0.038      ; 0.970      ;
; 0.788  ; timer_ctl:timer_ctl_ports|clk_converter_60hz:clk_converter_ports|\counter_clk:counter[20] ; timer_ctl:timer_ctl_ports|clk_converter_60hz:clk_converter_ports|\counter_clk:counter[22] ; clk                                                                        ; clk         ; 0.000        ; 0.039      ; 0.971      ;
; 0.788  ; timer_ctl:timer_ctl_ports|clk_converter_60hz:clk_converter_ports|\counter_clk:counter[28] ; timer_ctl:timer_ctl_ports|clk_converter_60hz:clk_converter_ports|\counter_clk:counter[30] ; clk                                                                        ; clk         ; 0.000        ; 0.039      ; 0.971      ;
; 0.789  ; timer_ctl:timer_ctl_ports|clk_converter_60hz:clk_converter_ports|\counter_clk:counter[8]  ; timer_ctl:timer_ctl_ports|clk_converter_60hz:clk_converter_ports|\counter_clk:counter[10] ; clk                                                                        ; clk         ; 0.000        ; 0.038      ; 0.971      ;
; 0.789  ; timer_ctl:timer_ctl_ports|clk_converter_60hz:clk_converter_ports|\counter_clk:counter[10] ; timer_ctl:timer_ctl_ports|clk_converter_60hz:clk_converter_ports|\counter_clk:counter[12] ; clk                                                                        ; clk         ; 0.000        ; 0.038      ; 0.971      ;
; 0.789  ; timer_ctl:timer_ctl_ports|clk_converter_60hz:clk_converter_ports|\counter_clk:counter[24] ; timer_ctl:timer_ctl_ports|clk_converter_60hz:clk_converter_ports|\counter_clk:counter[26] ; clk                                                                        ; clk         ; 0.000        ; 0.039      ; 0.972      ;
; 0.789  ; timer_ctl:timer_ctl_ports|clk_converter_60hz:clk_converter_ports|\counter_clk:counter[26] ; timer_ctl:timer_ctl_ports|clk_converter_60hz:clk_converter_ports|\counter_clk:counter[28] ; clk                                                                        ; clk         ; 0.000        ; 0.039      ; 0.972      ;
; 0.800  ; timer_ctl:timer_ctl_ports|clk_converter_60hz:clk_converter_ports|\counter_clk:counter[14] ; timer_ctl:timer_ctl_ports|clk_converter_60hz:clk_converter_ports|\counter_clk:counter[16] ; clk                                                                        ; clk         ; 0.000        ; 0.025      ; 0.969      ;
; 0.860  ; timer_ctl:timer_ctl_ports|clk_converter_60hz:clk_converter_ports|\counter_clk:counter[3]  ; timer_ctl:timer_ctl_ports|clk_converter_60hz:clk_converter_ports|\counter_clk:counter[5]  ; clk                                                                        ; clk         ; 0.000        ; 0.038      ; 1.042      ;
; 0.860  ; timer_ctl:timer_ctl_ports|clk_converter_60hz:clk_converter_ports|\counter_clk:counter[13] ; timer_ctl:timer_ctl_ports|clk_converter_60hz:clk_converter_ports|\counter_clk:counter[15] ; clk                                                                        ; clk         ; 0.000        ; 0.038      ; 1.042      ;
; 0.860  ; timer_ctl:timer_ctl_ports|clk_converter_60hz:clk_converter_ports|\counter_clk:counter[19] ; timer_ctl:timer_ctl_ports|clk_converter_60hz:clk_converter_ports|\counter_clk:counter[21] ; clk                                                                        ; clk         ; 0.000        ; 0.039      ; 1.043      ;
; 0.860  ; timer_ctl:timer_ctl_ports|clk_converter_60hz:clk_converter_ports|\counter_clk:counter[29] ; timer_ctl:timer_ctl_ports|clk_converter_60hz:clk_converter_ports|\counter_clk:counter[31] ; clk                                                                        ; clk         ; 0.000        ; 0.039      ; 1.043      ;
; 0.861  ; timer_ctl:timer_ctl_ports|clk_converter_60hz:clk_converter_ports|\counter_clk:counter[5]  ; timer_ctl:timer_ctl_ports|clk_converter_60hz:clk_converter_ports|\counter_clk:counter[7]  ; clk                                                                        ; clk         ; 0.000        ; 0.038      ; 1.043      ;
; 0.861  ; timer_ctl:timer_ctl_ports|clk_converter_60hz:clk_converter_ports|\counter_clk:counter[11] ; timer_ctl:timer_ctl_ports|clk_converter_60hz:clk_converter_ports|\counter_clk:counter[13] ; clk                                                                        ; clk         ; 0.000        ; 0.038      ; 1.043      ;
; 0.861  ; timer_ctl:timer_ctl_ports|clk_converter_60hz:clk_converter_ports|\counter_clk:counter[21] ; timer_ctl:timer_ctl_ports|clk_converter_60hz:clk_converter_ports|\counter_clk:counter[23] ; clk                                                                        ; clk         ; 0.000        ; 0.039      ; 1.044      ;
; 0.861  ; timer_ctl:timer_ctl_ports|clk_converter_60hz:clk_converter_ports|\counter_clk:counter[27] ; timer_ctl:timer_ctl_ports|clk_converter_60hz:clk_converter_ports|\counter_clk:counter[29] ; clk                                                                        ; clk         ; 0.000        ; 0.039      ; 1.044      ;
; 0.862  ; timer_ctl:timer_ctl_ports|clk_converter_60hz:clk_converter_ports|\counter_clk:counter[17] ; timer_ctl:timer_ctl_ports|clk_converter_60hz:clk_converter_ports|\counter_clk:counter[19] ; clk                                                                        ; clk         ; 0.000        ; 0.039      ; 1.045      ;
; 0.863  ; timer_ctl:timer_ctl_ports|clk_converter_60hz:clk_converter_ports|\counter_clk:counter[1]  ; timer_ctl:timer_ctl_ports|clk_converter_60hz:clk_converter_ports|\counter_clk:counter[3]  ; clk                                                                        ; clk         ; 0.000        ; 0.038      ; 1.045      ;
; 0.865  ; timer_ctl:timer_ctl_ports|clk_converter_60hz:clk_converter_ports|\counter_clk:counter[7]  ; timer_ctl:timer_ctl_ports|clk_converter_60hz:clk_converter_ports|\counter_clk:counter[9]  ; clk                                                                        ; clk         ; 0.000        ; 0.038      ; 1.047      ;
; 0.865  ; timer_ctl:timer_ctl_ports|clk_converter_60hz:clk_converter_ports|\counter_clk:counter[9]  ; timer_ctl:timer_ctl_ports|clk_converter_60hz:clk_converter_ports|\counter_clk:counter[11] ; clk                                                                        ; clk         ; 0.000        ; 0.038      ; 1.047      ;
; 0.865  ; timer_ctl:timer_ctl_ports|clk_converter_60hz:clk_converter_ports|\counter_clk:counter[23] ; timer_ctl:timer_ctl_ports|clk_converter_60hz:clk_converter_ports|\counter_clk:counter[25] ; clk                                                                        ; clk         ; 0.000        ; 0.039      ; 1.048      ;
; 0.865  ; timer_ctl:timer_ctl_ports|clk_converter_60hz:clk_converter_ports|\counter_clk:counter[25] ; timer_ctl:timer_ctl_ports|clk_converter_60hz:clk_converter_ports|\counter_clk:counter[27] ; clk                                                                        ; clk         ; 0.000        ; 0.039      ; 1.048      ;
; 0.867  ; timer_ctl:timer_ctl_ports|clk_converter_60hz:clk_converter_ports|\counter_clk:counter[3]  ; timer_ctl:timer_ctl_ports|clk_converter_60hz:clk_converter_ports|\counter_clk:counter[6]  ; clk                                                                        ; clk         ; 0.000        ; 0.038      ; 1.049      ;
; 0.867  ; timer_ctl:timer_ctl_ports|clk_converter_60hz:clk_converter_ports|\counter_clk:counter[19] ; timer_ctl:timer_ctl_ports|clk_converter_60hz:clk_converter_ports|\counter_clk:counter[22] ; clk                                                                        ; clk         ; 0.000        ; 0.039      ; 1.050      ;
; 0.868  ; timer_ctl:timer_ctl_ports|clk_converter_60hz:clk_converter_ports|\counter_clk:counter[5]  ; timer_ctl:timer_ctl_ports|clk_converter_60hz:clk_converter_ports|\counter_clk:counter[8]  ; clk                                                                        ; clk         ; 0.000        ; 0.038      ; 1.050      ;
; 0.868  ; timer_ctl:timer_ctl_ports|clk_converter_60hz:clk_converter_ports|\counter_clk:counter[11] ; timer_ctl:timer_ctl_ports|clk_converter_60hz:clk_converter_ports|\counter_clk:counter[14] ; clk                                                                        ; clk         ; 0.000        ; 0.038      ; 1.050      ;
; 0.868  ; timer_ctl:timer_ctl_ports|clk_converter_60hz:clk_converter_ports|\counter_clk:counter[21] ; timer_ctl:timer_ctl_ports|clk_converter_60hz:clk_converter_ports|\counter_clk:counter[24] ; clk                                                                        ; clk         ; 0.000        ; 0.039      ; 1.051      ;
; 0.868  ; timer_ctl:timer_ctl_ports|clk_converter_60hz:clk_converter_ports|\counter_clk:counter[27] ; timer_ctl:timer_ctl_ports|clk_converter_60hz:clk_converter_ports|\counter_clk:counter[30] ; clk                                                                        ; clk         ; 0.000        ; 0.039      ; 1.051      ;
; 0.869  ; timer_ctl:timer_ctl_ports|clk_converter_60hz:clk_converter_ports|\counter_clk:counter[17] ; timer_ctl:timer_ctl_ports|clk_converter_60hz:clk_converter_ports|\counter_clk:counter[20] ; clk                                                                        ; clk         ; 0.000        ; 0.039      ; 1.052      ;
; 0.870  ; timer_ctl:timer_ctl_ports|clk_converter_60hz:clk_converter_ports|\counter_clk:counter[1]  ; timer_ctl:timer_ctl_ports|clk_converter_60hz:clk_converter_ports|\counter_clk:counter[4]  ; clk                                                                        ; clk         ; 0.000        ; 0.038      ; 1.052      ;
+--------+-------------------------------------------------------------------------------------------+-------------------------------------------------------------------------------------------+----------------------------------------------------------------------------+-------------+--------------+------------+------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Hold: 'timer_ctl:timer_ctl_ports|clk_converter_60hz:clk_converter_ports|clock_tmp'                                                                                                                                                                                                                  ;
+-------+-------------------------------------------------------+-------------------------------------------------------+----------------------------------------------------------------------------+----------------------------------------------------------------------------+--------------+------------+------------+
; Slack ; From Node                                             ; To Node                                               ; Launch Clock                                                               ; Latch Clock                                                                ; Relationship ; Clock Skew ; Data Delay ;
+-------+-------------------------------------------------------+-------------------------------------------------------+----------------------------------------------------------------------------+----------------------------------------------------------------------------+--------------+------------+------------+
; 0.312 ; state[5]                                              ; state[5]                                              ; timer_ctl:timer_ctl_ports|clk_converter_60hz:clk_converter_ports|clock_tmp ; timer_ctl:timer_ctl_ports|clk_converter_60hz:clk_converter_ports|clock_tmp ; 0.000        ; 0.055      ; 0.511      ;
; 0.312 ; state[2]                                              ; state[2]                                              ; timer_ctl:timer_ctl_ports|clk_converter_60hz:clk_converter_ports|clock_tmp ; timer_ctl:timer_ctl_ports|clk_converter_60hz:clk_converter_ports|clock_tmp ; 0.000        ; 0.055      ; 0.511      ;
; 0.312 ; state[4]                                              ; state[4]                                              ; timer_ctl:timer_ctl_ports|clk_converter_60hz:clk_converter_ports|clock_tmp ; timer_ctl:timer_ctl_ports|clk_converter_60hz:clk_converter_ports|clock_tmp ; 0.000        ; 0.055      ; 0.511      ;
; 0.312 ; state[3]                                              ; state[3]                                              ; timer_ctl:timer_ctl_ports|clk_converter_60hz:clk_converter_ports|clock_tmp ; timer_ctl:timer_ctl_ports|clk_converter_60hz:clk_converter_ports|clock_tmp ; 0.000        ; 0.055      ; 0.511      ;
; 0.312 ; timer_ctl:timer_ctl_ports|long_interval               ; timer_ctl:timer_ctl_ports|long_interval               ; timer_ctl:timer_ctl_ports|clk_converter_60hz:clk_converter_ports|clock_tmp ; timer_ctl:timer_ctl_ports|clk_converter_60hz:clk_converter_ports|clock_tmp ; 0.000        ; 0.055      ; 0.511      ;
; 0.320 ; state[1]                                              ; state[1]                                              ; timer_ctl:timer_ctl_ports|clk_converter_60hz:clk_converter_ports|clock_tmp ; timer_ctl:timer_ctl_ports|clk_converter_60hz:clk_converter_ports|clock_tmp ; 0.000        ; 0.055      ; 0.519      ;
; 0.320 ; state[0]                                              ; state[0]                                              ; timer_ctl:timer_ctl_ports|clk_converter_60hz:clk_converter_ports|clock_tmp ; timer_ctl:timer_ctl_ports|clk_converter_60hz:clk_converter_ports|clock_tmp ; 0.000        ; 0.055      ; 0.519      ;
; 0.375 ; state[1]                                              ; trafic_light_ctl[1]~reg0                              ; timer_ctl:timer_ctl_ports|clk_converter_60hz:clk_converter_ports|clock_tmp ; timer_ctl:timer_ctl_ports|clk_converter_60hz:clk_converter_ports|clock_tmp ; 0.000        ; 0.055      ; 0.574      ;
; 0.516 ; state[1]                                              ; state[0]                                              ; timer_ctl:timer_ctl_ports|clk_converter_60hz:clk_converter_ports|clock_tmp ; timer_ctl:timer_ctl_ports|clk_converter_60hz:clk_converter_ports|clock_tmp ; 0.000        ; 0.054      ; 0.714      ;
; 0.518 ; state[4]                                              ; trafic_light_ctl[4]~reg0                              ; timer_ctl:timer_ctl_ports|clk_converter_60hz:clk_converter_ports|clock_tmp ; timer_ctl:timer_ctl_ports|clk_converter_60hz:clk_converter_ports|clock_tmp ; 0.000        ; 0.055      ; 0.717      ;
; 0.519 ; state[2]                                              ; trafic_light_ctl[2]~reg0                              ; timer_ctl:timer_ctl_ports|clk_converter_60hz:clk_converter_ports|clock_tmp ; timer_ctl:timer_ctl_ports|clk_converter_60hz:clk_converter_ports|clock_tmp ; 0.000        ; 0.056      ; 0.719      ;
; 0.535 ; state[0]                                              ; trafic_light_ctl[0]~reg0                              ; timer_ctl:timer_ctl_ports|clk_converter_60hz:clk_converter_ports|clock_tmp ; timer_ctl:timer_ctl_ports|clk_converter_60hz:clk_converter_ports|clock_tmp ; 0.000        ; 0.055      ; 0.734      ;
; 0.582 ; state[3]                                              ; state[0]                                              ; timer_ctl:timer_ctl_ports|clk_converter_60hz:clk_converter_ports|clock_tmp ; timer_ctl:timer_ctl_ports|clk_converter_60hz:clk_converter_ports|clock_tmp ; 0.000        ; 0.055      ; 0.781      ;
; 0.624 ; state[4]                                              ; state[0]                                              ; timer_ctl:timer_ctl_ports|clk_converter_60hz:clk_converter_ports|clock_tmp ; timer_ctl:timer_ctl_ports|clk_converter_60hz:clk_converter_ports|clock_tmp ; 0.000        ; 0.055      ; 0.823      ;
; 0.631 ; state[5]                                              ; trafic_light_ctl[5]~reg0                              ; timer_ctl:timer_ctl_ports|clk_converter_60hz:clk_converter_ports|clock_tmp ; timer_ctl:timer_ctl_ports|clk_converter_60hz:clk_converter_ports|clock_tmp ; 0.000        ; 0.055      ; 0.830      ;
; 0.676 ; state[4]                                              ; state[1]                                              ; timer_ctl:timer_ctl_ports|clk_converter_60hz:clk_converter_ports|clock_tmp ; timer_ctl:timer_ctl_ports|clk_converter_60hz:clk_converter_ports|clock_tmp ; 0.000        ; 0.056      ; 0.876      ;
; 0.725 ; state[2]                                              ; state[1]                                              ; timer_ctl:timer_ctl_ports|clk_converter_60hz:clk_converter_ports|clock_tmp ; timer_ctl:timer_ctl_ports|clk_converter_60hz:clk_converter_ports|clock_tmp ; 0.000        ; 0.056      ; 0.925      ;
; 0.741 ; state[2]                                              ; state[0]                                              ; timer_ctl:timer_ctl_ports|clk_converter_60hz:clk_converter_ports|clock_tmp ; timer_ctl:timer_ctl_ports|clk_converter_60hz:clk_converter_ports|clock_tmp ; 0.000        ; 0.055      ; 0.940      ;
; 0.751 ; state[1]                                              ; state[5]                                              ; timer_ctl:timer_ctl_ports|clk_converter_60hz:clk_converter_ports|clock_tmp ; timer_ctl:timer_ctl_ports|clk_converter_60hz:clk_converter_ports|clock_tmp ; 0.000        ; 0.054      ; 0.949      ;
; 0.751 ; state[1]                                              ; state[2]                                              ; timer_ctl:timer_ctl_ports|clk_converter_60hz:clk_converter_ports|clock_tmp ; timer_ctl:timer_ctl_ports|clk_converter_60hz:clk_converter_ports|clock_tmp ; 0.000        ; 0.054      ; 0.949      ;
; 0.764 ; state[5]                                              ; state[1]                                              ; timer_ctl:timer_ctl_ports|clk_converter_60hz:clk_converter_ports|clock_tmp ; timer_ctl:timer_ctl_ports|clk_converter_60hz:clk_converter_ports|clock_tmp ; 0.000        ; 0.056      ; 0.964      ;
; 0.813 ; state[3]                                              ; trafic_light_ctl[3]~reg0                              ; timer_ctl:timer_ctl_ports|clk_converter_60hz:clk_converter_ports|clock_tmp ; timer_ctl:timer_ctl_ports|clk_converter_60hz:clk_converter_ports|clock_tmp ; 0.000        ; 0.056      ; 1.013      ;
; 0.842 ; timer_ctl:timer_ctl_ports|short_interval              ; timer_reset                                           ; timer_ctl:timer_ctl_ports|clk_converter_60hz:clk_converter_ports|clock_tmp ; timer_ctl:timer_ctl_ports|clk_converter_60hz:clk_converter_ports|clock_tmp ; 0.000        ; 0.056      ; 1.042      ;
; 0.843 ; state[5]                                              ; state[0]                                              ; timer_ctl:timer_ctl_ports|clk_converter_60hz:clk_converter_ports|clock_tmp ; timer_ctl:timer_ctl_ports|clk_converter_60hz:clk_converter_ports|clock_tmp ; 0.000        ; 0.055      ; 1.042      ;
; 0.874 ; timer_reset                                           ; timer_reset                                           ; timer_ctl:timer_ctl_ports|clk_converter_60hz:clk_converter_ports|clock_tmp ; timer_ctl:timer_ctl_ports|clk_converter_60hz:clk_converter_ports|clock_tmp ; 0.000        ; 0.055      ; 1.073      ;
; 0.884 ; state[3]                                              ; state[1]                                              ; timer_ctl:timer_ctl_ports|clk_converter_60hz:clk_converter_ports|clock_tmp ; timer_ctl:timer_ctl_ports|clk_converter_60hz:clk_converter_ports|clock_tmp ; 0.000        ; 0.056      ; 1.084      ;
; 0.884 ; state[0]                                              ; state[1]                                              ; timer_ctl:timer_ctl_ports|clk_converter_60hz:clk_converter_ports|clock_tmp ; timer_ctl:timer_ctl_ports|clk_converter_60hz:clk_converter_ports|clock_tmp ; 0.000        ; 0.056      ; 1.084      ;
; 0.938 ; timer_ctl:timer_ctl_ports|\always:internal_counter[1] ; timer_ctl:timer_ctl_ports|\always:internal_counter[1] ; timer_ctl:timer_ctl_ports|clk_converter_60hz:clk_converter_ports|clock_tmp ; timer_ctl:timer_ctl_ports|clk_converter_60hz:clk_converter_ports|clock_tmp ; 0.000        ; 0.055      ; 1.137      ;
; 0.938 ; timer_ctl:timer_ctl_ports|\always:internal_counter[2] ; timer_ctl:timer_ctl_ports|\always:internal_counter[2] ; timer_ctl:timer_ctl_ports|clk_converter_60hz:clk_converter_ports|clock_tmp ; timer_ctl:timer_ctl_ports|clk_converter_60hz:clk_converter_ports|clock_tmp ; 0.000        ; 0.055      ; 1.137      ;
; 0.942 ; timer_ctl:timer_ctl_ports|long_interval               ; timer_reset                                           ; timer_ctl:timer_ctl_ports|clk_converter_60hz:clk_converter_ports|clock_tmp ; timer_ctl:timer_ctl_ports|clk_converter_60hz:clk_converter_ports|clock_tmp ; 0.000        ; 0.056      ; 1.142      ;
; 0.975 ; timer_ctl:timer_ctl_ports|\always:internal_counter[0] ; timer_ctl:timer_ctl_ports|\always:internal_counter[0] ; timer_ctl:timer_ctl_ports|clk_converter_60hz:clk_converter_ports|clock_tmp ; timer_ctl:timer_ctl_ports|clk_converter_60hz:clk_converter_ports|clock_tmp ; 0.000        ; 0.055      ; 1.174      ;
; 0.989 ; state[1]                                              ; state[4]                                              ; timer_ctl:timer_ctl_ports|clk_converter_60hz:clk_converter_ports|clock_tmp ; timer_ctl:timer_ctl_ports|clk_converter_60hz:clk_converter_ports|clock_tmp ; 0.000        ; 0.054      ; 1.187      ;
; 0.999 ; state[5]                                              ; state[2]                                              ; timer_ctl:timer_ctl_ports|clk_converter_60hz:clk_converter_ports|clock_tmp ; timer_ctl:timer_ctl_ports|clk_converter_60hz:clk_converter_ports|clock_tmp ; 0.000        ; 0.055      ; 1.198      ;
; 1.057 ; state[3]                                              ; state[4]                                              ; timer_ctl:timer_ctl_ports|clk_converter_60hz:clk_converter_ports|clock_tmp ; timer_ctl:timer_ctl_ports|clk_converter_60hz:clk_converter_ports|clock_tmp ; 0.000        ; 0.055      ; 1.256      ;
; 1.073 ; state[4]                                              ; state[3]                                              ; timer_ctl:timer_ctl_ports|clk_converter_60hz:clk_converter_ports|clock_tmp ; timer_ctl:timer_ctl_ports|clk_converter_60hz:clk_converter_ports|clock_tmp ; 0.000        ; 0.055      ; 1.272      ;
; 1.073 ; state[3]                                              ; state[5]                                              ; timer_ctl:timer_ctl_ports|clk_converter_60hz:clk_converter_ports|clock_tmp ; timer_ctl:timer_ctl_ports|clk_converter_60hz:clk_converter_ports|clock_tmp ; 0.000        ; 0.055      ; 1.272      ;
; 1.074 ; state[3]                                              ; state[2]                                              ; timer_ctl:timer_ctl_ports|clk_converter_60hz:clk_converter_ports|clock_tmp ; timer_ctl:timer_ctl_ports|clk_converter_60hz:clk_converter_ports|clock_tmp ; 0.000        ; 0.055      ; 1.273      ;
; 1.076 ; state[1]                                              ; timer_reset                                           ; timer_ctl:timer_ctl_ports|clk_converter_60hz:clk_converter_ports|clock_tmp ; timer_ctl:timer_ctl_ports|clk_converter_60hz:clk_converter_ports|clock_tmp ; 0.000        ; 0.055      ; 1.275      ;
; 1.076 ; timer_ctl:timer_ctl_ports|\always:internal_counter[1] ; timer_ctl:timer_ctl_ports|\always:internal_counter[0] ; timer_ctl:timer_ctl_ports|clk_converter_60hz:clk_converter_ports|clock_tmp ; timer_ctl:timer_ctl_ports|clk_converter_60hz:clk_converter_ports|clock_tmp ; 0.000        ; 0.055      ; 1.275      ;
; 1.076 ; timer_ctl:timer_ctl_ports|\always:internal_counter[1] ; timer_ctl:timer_ctl_ports|\always:internal_counter[2] ; timer_ctl:timer_ctl_ports|clk_converter_60hz:clk_converter_ports|clock_tmp ; timer_ctl:timer_ctl_ports|clk_converter_60hz:clk_converter_ports|clock_tmp ; 0.000        ; 0.055      ; 1.275      ;
; 1.108 ; state[1]                                              ; state[3]                                              ; timer_ctl:timer_ctl_ports|clk_converter_60hz:clk_converter_ports|clock_tmp ; timer_ctl:timer_ctl_ports|clk_converter_60hz:clk_converter_ports|clock_tmp ; 0.000        ; 0.054      ; 1.306      ;
; 1.132 ; timer_reset                                           ; timer_ctl:timer_ctl_ports|\always:internal_counter[0] ; timer_ctl:timer_ctl_ports|clk_converter_60hz:clk_converter_ports|clock_tmp ; timer_ctl:timer_ctl_ports|clk_converter_60hz:clk_converter_ports|clock_tmp ; 0.000        ; 0.054      ; 1.330      ;
; 1.132 ; timer_reset                                           ; timer_ctl:timer_ctl_ports|\always:internal_counter[2] ; timer_ctl:timer_ctl_ports|clk_converter_60hz:clk_converter_ports|clock_tmp ; timer_ctl:timer_ctl_ports|clk_converter_60hz:clk_converter_ports|clock_tmp ; 0.000        ; 0.054      ; 1.330      ;
; 1.132 ; timer_reset                                           ; timer_ctl:timer_ctl_ports|\always:internal_counter[1] ; timer_ctl:timer_ctl_ports|clk_converter_60hz:clk_converter_ports|clock_tmp ; timer_ctl:timer_ctl_ports|clk_converter_60hz:clk_converter_ports|clock_tmp ; 0.000        ; 0.054      ; 1.330      ;
; 1.148 ; state[2]                                              ; state[3]                                              ; timer_ctl:timer_ctl_ports|clk_converter_60hz:clk_converter_ports|clock_tmp ; timer_ctl:timer_ctl_ports|clk_converter_60hz:clk_converter_ports|clock_tmp ; 0.000        ; 0.055      ; 1.347      ;
; 1.149 ; state[2]                                              ; timer_reset                                           ; timer_ctl:timer_ctl_ports|clk_converter_60hz:clk_converter_ports|clock_tmp ; timer_ctl:timer_ctl_ports|clk_converter_60hz:clk_converter_ports|clock_tmp ; 0.000        ; 0.056      ; 1.349      ;
; 1.158 ; state[4]                                              ; timer_reset                                           ; timer_ctl:timer_ctl_ports|clk_converter_60hz:clk_converter_ports|clock_tmp ; timer_ctl:timer_ctl_ports|clk_converter_60hz:clk_converter_ports|clock_tmp ; 0.000        ; 0.056      ; 1.358      ;
; 1.165 ; state[0]                                              ; state[5]                                              ; timer_ctl:timer_ctl_ports|clk_converter_60hz:clk_converter_ports|clock_tmp ; timer_ctl:timer_ctl_ports|clk_converter_60hz:clk_converter_ports|clock_tmp ; 0.000        ; 0.055      ; 1.364      ;
; 1.166 ; state[0]                                              ; state[2]                                              ; timer_ctl:timer_ctl_ports|clk_converter_60hz:clk_converter_ports|clock_tmp ; timer_ctl:timer_ctl_ports|clk_converter_60hz:clk_converter_ports|clock_tmp ; 0.000        ; 0.055      ; 1.365      ;
; 1.181 ; timer_ctl:timer_ctl_ports|short_interval              ; timer_ctl:timer_ctl_ports|short_interval              ; timer_ctl:timer_ctl_ports|clk_converter_60hz:clk_converter_ports|clock_tmp ; timer_ctl:timer_ctl_ports|clk_converter_60hz:clk_converter_ports|clock_tmp ; 0.000        ; 0.055      ; 1.380      ;
; 1.185 ; state[0]                                              ; state[3]                                              ; timer_ctl:timer_ctl_ports|clk_converter_60hz:clk_converter_ports|clock_tmp ; timer_ctl:timer_ctl_ports|clk_converter_60hz:clk_converter_ports|clock_tmp ; 0.000        ; 0.055      ; 1.384      ;
; 1.191 ; state[5]                                              ; state[3]                                              ; timer_ctl:timer_ctl_ports|clk_converter_60hz:clk_converter_ports|clock_tmp ; timer_ctl:timer_ctl_ports|clk_converter_60hz:clk_converter_ports|clock_tmp ; 0.000        ; 0.055      ; 1.390      ;
; 1.193 ; timer_ctl:timer_ctl_ports|\always:internal_counter[0] ; timer_ctl:timer_ctl_ports|\always:internal_counter[1] ; timer_ctl:timer_ctl_ports|clk_converter_60hz:clk_converter_ports|clock_tmp ; timer_ctl:timer_ctl_ports|clk_converter_60hz:clk_converter_ports|clock_tmp ; 0.000        ; 0.055      ; 1.392      ;
; 1.193 ; timer_ctl:timer_ctl_ports|short_interval              ; state[4]                                              ; timer_ctl:timer_ctl_ports|clk_converter_60hz:clk_converter_ports|clock_tmp ; timer_ctl:timer_ctl_ports|clk_converter_60hz:clk_converter_ports|clock_tmp ; 0.000        ; 0.055      ; 1.392      ;
; 1.195 ; timer_ctl:timer_ctl_ports|short_interval              ; state[5]                                              ; timer_ctl:timer_ctl_ports|clk_converter_60hz:clk_converter_ports|clock_tmp ; timer_ctl:timer_ctl_ports|clk_converter_60hz:clk_converter_ports|clock_tmp ; 0.000        ; 0.055      ; 1.394      ;
; 1.195 ; timer_ctl:timer_ctl_ports|\always:internal_counter[0] ; timer_ctl:timer_ctl_ports|\always:internal_counter[2] ; timer_ctl:timer_ctl_ports|clk_converter_60hz:clk_converter_ports|clock_tmp ; timer_ctl:timer_ctl_ports|clk_converter_60hz:clk_converter_ports|clock_tmp ; 0.000        ; 0.055      ; 1.394      ;
; 1.196 ; timer_ctl:timer_ctl_ports|\always:internal_counter[1] ; timer_ctl:timer_ctl_ports|short_interval              ; timer_ctl:timer_ctl_ports|clk_converter_60hz:clk_converter_ports|clock_tmp ; timer_ctl:timer_ctl_ports|clk_converter_60hz:clk_converter_ports|clock_tmp ; 0.000        ; 0.055      ; 1.395      ;
; 1.196 ; timer_ctl:timer_ctl_ports|\always:internal_counter[1] ; timer_ctl:timer_ctl_ports|long_interval               ; timer_ctl:timer_ctl_ports|clk_converter_60hz:clk_converter_ports|clock_tmp ; timer_ctl:timer_ctl_ports|clk_converter_60hz:clk_converter_ports|clock_tmp ; 0.000        ; 0.055      ; 1.395      ;
; 1.196 ; timer_ctl:timer_ctl_ports|short_interval              ; state[2]                                              ; timer_ctl:timer_ctl_ports|clk_converter_60hz:clk_converter_ports|clock_tmp ; timer_ctl:timer_ctl_ports|clk_converter_60hz:clk_converter_ports|clock_tmp ; 0.000        ; 0.055      ; 1.395      ;
; 1.207 ; timer_ctl:timer_ctl_ports|short_interval              ; state[3]                                              ; timer_ctl:timer_ctl_ports|clk_converter_60hz:clk_converter_ports|clock_tmp ; timer_ctl:timer_ctl_ports|clk_converter_60hz:clk_converter_ports|clock_tmp ; 0.000        ; 0.055      ; 1.406      ;
; 1.214 ; state[2]                                              ; state[5]                                              ; timer_ctl:timer_ctl_ports|clk_converter_60hz:clk_converter_ports|clock_tmp ; timer_ctl:timer_ctl_ports|clk_converter_60hz:clk_converter_ports|clock_tmp ; 0.000        ; 0.055      ; 1.413      ;
; 1.226 ; state[4]                                              ; state[5]                                              ; timer_ctl:timer_ctl_ports|clk_converter_60hz:clk_converter_ports|clock_tmp ; timer_ctl:timer_ctl_ports|clk_converter_60hz:clk_converter_ports|clock_tmp ; 0.000        ; 0.055      ; 1.425      ;
; 1.227 ; state[4]                                              ; state[2]                                              ; timer_ctl:timer_ctl_ports|clk_converter_60hz:clk_converter_ports|clock_tmp ; timer_ctl:timer_ctl_ports|clk_converter_60hz:clk_converter_ports|clock_tmp ; 0.000        ; 0.055      ; 1.426      ;
; 1.252 ; timer_reset                                           ; timer_ctl:timer_ctl_ports|short_interval              ; timer_ctl:timer_ctl_ports|clk_converter_60hz:clk_converter_ports|clock_tmp ; timer_ctl:timer_ctl_ports|clk_converter_60hz:clk_converter_ports|clock_tmp ; 0.000        ; 0.054      ; 1.450      ;
; 1.252 ; timer_reset                                           ; timer_ctl:timer_ctl_ports|long_interval               ; timer_ctl:timer_ctl_ports|clk_converter_60hz:clk_converter_ports|clock_tmp ; timer_ctl:timer_ctl_ports|clk_converter_60hz:clk_converter_ports|clock_tmp ; 0.000        ; 0.054      ; 1.450      ;
; 1.256 ; timer_ctl:timer_ctl_ports|\always:internal_counter[2] ; timer_ctl:timer_ctl_ports|\always:internal_counter[0] ; timer_ctl:timer_ctl_ports|clk_converter_60hz:clk_converter_ports|clock_tmp ; timer_ctl:timer_ctl_ports|clk_converter_60hz:clk_converter_ports|clock_tmp ; 0.000        ; 0.055      ; 1.455      ;
; 1.257 ; timer_ctl:timer_ctl_ports|\always:internal_counter[2] ; timer_ctl:timer_ctl_ports|\always:internal_counter[1] ; timer_ctl:timer_ctl_ports|clk_converter_60hz:clk_converter_ports|clock_tmp ; timer_ctl:timer_ctl_ports|clk_converter_60hz:clk_converter_ports|clock_tmp ; 0.000        ; 0.055      ; 1.456      ;
; 1.270 ; timer_ctl:timer_ctl_ports|\always:internal_counter[2] ; timer_ctl:timer_ctl_ports|short_interval              ; timer_ctl:timer_ctl_ports|clk_converter_60hz:clk_converter_ports|clock_tmp ; timer_ctl:timer_ctl_ports|clk_converter_60hz:clk_converter_ports|clock_tmp ; 0.000        ; 0.055      ; 1.469      ;
; 1.304 ; state[0]                                              ; state[4]                                              ; timer_ctl:timer_ctl_ports|clk_converter_60hz:clk_converter_ports|clock_tmp ; timer_ctl:timer_ctl_ports|clk_converter_60hz:clk_converter_ports|clock_tmp ; 0.000        ; 0.055      ; 1.503      ;
; 1.317 ; timer_ctl:timer_ctl_ports|\always:internal_counter[0] ; timer_ctl:timer_ctl_ports|short_interval              ; timer_ctl:timer_ctl_ports|clk_converter_60hz:clk_converter_ports|clock_tmp ; timer_ctl:timer_ctl_ports|clk_converter_60hz:clk_converter_ports|clock_tmp ; 0.000        ; 0.055      ; 1.516      ;
; 1.317 ; timer_ctl:timer_ctl_ports|\always:internal_counter[0] ; timer_ctl:timer_ctl_ports|long_interval               ; timer_ctl:timer_ctl_ports|clk_converter_60hz:clk_converter_ports|clock_tmp ; timer_ctl:timer_ctl_ports|clk_converter_60hz:clk_converter_ports|clock_tmp ; 0.000        ; 0.055      ; 1.516      ;
; 1.334 ; state[3]                                              ; timer_reset                                           ; timer_ctl:timer_ctl_ports|clk_converter_60hz:clk_converter_ports|clock_tmp ; timer_ctl:timer_ctl_ports|clk_converter_60hz:clk_converter_ports|clock_tmp ; 0.000        ; 0.056      ; 1.534      ;
; 1.338 ; timer_ctl:timer_ctl_ports|long_interval               ; state[4]                                              ; timer_ctl:timer_ctl_ports|clk_converter_60hz:clk_converter_ports|clock_tmp ; timer_ctl:timer_ctl_ports|clk_converter_60hz:clk_converter_ports|clock_tmp ; 0.000        ; 0.055      ; 1.537      ;
; 1.340 ; timer_ctl:timer_ctl_ports|long_interval               ; state[5]                                              ; timer_ctl:timer_ctl_ports|clk_converter_60hz:clk_converter_ports|clock_tmp ; timer_ctl:timer_ctl_ports|clk_converter_60hz:clk_converter_ports|clock_tmp ; 0.000        ; 0.055      ; 1.539      ;
; 1.341 ; timer_ctl:timer_ctl_ports|long_interval               ; state[2]                                              ; timer_ctl:timer_ctl_ports|clk_converter_60hz:clk_converter_ports|clock_tmp ; timer_ctl:timer_ctl_ports|clk_converter_60hz:clk_converter_ports|clock_tmp ; 0.000        ; 0.055      ; 1.540      ;
; 1.348 ; state[5]                                              ; state[4]                                              ; timer_ctl:timer_ctl_ports|clk_converter_60hz:clk_converter_ports|clock_tmp ; timer_ctl:timer_ctl_ports|clk_converter_60hz:clk_converter_ports|clock_tmp ; 0.000        ; 0.055      ; 1.547      ;
; 1.351 ; timer_ctl:timer_ctl_ports|\always:internal_counter[2] ; timer_ctl:timer_ctl_ports|long_interval               ; timer_ctl:timer_ctl_ports|clk_converter_60hz:clk_converter_ports|clock_tmp ; timer_ctl:timer_ctl_ports|clk_converter_60hz:clk_converter_ports|clock_tmp ; 0.000        ; 0.055      ; 1.550      ;
; 1.352 ; timer_ctl:timer_ctl_ports|long_interval               ; state[3]                                              ; timer_ctl:timer_ctl_ports|clk_converter_60hz:clk_converter_ports|clock_tmp ; timer_ctl:timer_ctl_ports|clk_converter_60hz:clk_converter_ports|clock_tmp ; 0.000        ; 0.055      ; 1.551      ;
; 1.411 ; state[0]                                              ; timer_reset                                           ; timer_ctl:timer_ctl_ports|clk_converter_60hz:clk_converter_ports|clock_tmp ; timer_ctl:timer_ctl_ports|clk_converter_60hz:clk_converter_ports|clock_tmp ; 0.000        ; 0.056      ; 1.611      ;
; 1.441 ; state[5]                                              ; timer_reset                                           ; timer_ctl:timer_ctl_ports|clk_converter_60hz:clk_converter_ports|clock_tmp ; timer_ctl:timer_ctl_ports|clk_converter_60hz:clk_converter_ports|clock_tmp ; 0.000        ; 0.056      ; 1.641      ;
; 1.492 ; state[2]                                              ; state[4]                                              ; timer_ctl:timer_ctl_ports|clk_converter_60hz:clk_converter_ports|clock_tmp ; timer_ctl:timer_ctl_ports|clk_converter_60hz:clk_converter_ports|clock_tmp ; 0.000        ; 0.055      ; 1.691      ;
; 1.501 ; timer_ctl:timer_ctl_ports|short_interval              ; state[0]                                              ; timer_ctl:timer_ctl_ports|clk_converter_60hz:clk_converter_ports|clock_tmp ; timer_ctl:timer_ctl_ports|clk_converter_60hz:clk_converter_ports|clock_tmp ; 0.000        ; 0.055      ; 1.700      ;
; 1.601 ; timer_ctl:timer_ctl_ports|short_interval              ; state[1]                                              ; timer_ctl:timer_ctl_ports|clk_converter_60hz:clk_converter_ports|clock_tmp ; timer_ctl:timer_ctl_ports|clk_converter_60hz:clk_converter_ports|clock_tmp ; 0.000        ; 0.056      ; 1.801      ;
; 1.646 ; timer_ctl:timer_ctl_ports|long_interval               ; state[0]                                              ; timer_ctl:timer_ctl_ports|clk_converter_60hz:clk_converter_ports|clock_tmp ; timer_ctl:timer_ctl_ports|clk_converter_60hz:clk_converter_ports|clock_tmp ; 0.000        ; 0.055      ; 1.845      ;
; 1.746 ; timer_ctl:timer_ctl_ports|long_interval               ; state[1]                                              ; timer_ctl:timer_ctl_ports|clk_converter_60hz:clk_converter_ports|clock_tmp ; timer_ctl:timer_ctl_ports|clk_converter_60hz:clk_converter_ports|clock_tmp ; 0.000        ; 0.056      ; 1.946      ;
+-------+-------------------------------------------------------+-------------------------------------------------------+----------------------------------------------------------------------------+----------------------------------------------------------------------------+--------------+------------+------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Minimum Pulse Width: 'clk'                                                                                                                           ;
+--------+--------------+----------------+-----------------+-------+------------+-------------------------------------------------------------------------------------------+
; Slack  ; Actual Width ; Required Width ; Type            ; Clock ; Clock Edge ; Target                                                                                    ;
+--------+--------------+----------------+-----------------+-------+------------+-------------------------------------------------------------------------------------------+
; -3.000 ; 1.000        ; 4.000          ; Port Rate       ; clk   ; Rise       ; clk                                                                                       ;
; -1.000 ; 1.000        ; 2.000          ; Min Period      ; clk   ; Rise       ; timer_ctl:timer_ctl_ports|clk_converter_60hz:clk_converter_ports|\counter_clk:counter[0]  ;
; -1.000 ; 1.000        ; 2.000          ; Min Period      ; clk   ; Rise       ; timer_ctl:timer_ctl_ports|clk_converter_60hz:clk_converter_ports|\counter_clk:counter[10] ;
; -1.000 ; 1.000        ; 2.000          ; Min Period      ; clk   ; Rise       ; timer_ctl:timer_ctl_ports|clk_converter_60hz:clk_converter_ports|\counter_clk:counter[11] ;
; -1.000 ; 1.000        ; 2.000          ; Min Period      ; clk   ; Rise       ; timer_ctl:timer_ctl_ports|clk_converter_60hz:clk_converter_ports|\counter_clk:counter[12] ;
; -1.000 ; 1.000        ; 2.000          ; Min Period      ; clk   ; Rise       ; timer_ctl:timer_ctl_ports|clk_converter_60hz:clk_converter_ports|\counter_clk:counter[13] ;
; -1.000 ; 1.000        ; 2.000          ; Min Period      ; clk   ; Rise       ; timer_ctl:timer_ctl_ports|clk_converter_60hz:clk_converter_ports|\counter_clk:counter[14] ;
; -1.000 ; 1.000        ; 2.000          ; Min Period      ; clk   ; Rise       ; timer_ctl:timer_ctl_ports|clk_converter_60hz:clk_converter_ports|\counter_clk:counter[15] ;
; -1.000 ; 1.000        ; 2.000          ; Min Period      ; clk   ; Rise       ; timer_ctl:timer_ctl_ports|clk_converter_60hz:clk_converter_ports|\counter_clk:counter[16] ;
; -1.000 ; 1.000        ; 2.000          ; Min Period      ; clk   ; Rise       ; timer_ctl:timer_ctl_ports|clk_converter_60hz:clk_converter_ports|\counter_clk:counter[17] ;
; -1.000 ; 1.000        ; 2.000          ; Min Period      ; clk   ; Rise       ; timer_ctl:timer_ctl_ports|clk_converter_60hz:clk_converter_ports|\counter_clk:counter[18] ;
; -1.000 ; 1.000        ; 2.000          ; Min Period      ; clk   ; Rise       ; timer_ctl:timer_ctl_ports|clk_converter_60hz:clk_converter_ports|\counter_clk:counter[19] ;
; -1.000 ; 1.000        ; 2.000          ; Min Period      ; clk   ; Rise       ; timer_ctl:timer_ctl_ports|clk_converter_60hz:clk_converter_ports|\counter_clk:counter[1]  ;
; -1.000 ; 1.000        ; 2.000          ; Min Period      ; clk   ; Rise       ; timer_ctl:timer_ctl_ports|clk_converter_60hz:clk_converter_ports|\counter_clk:counter[20] ;
; -1.000 ; 1.000        ; 2.000          ; Min Period      ; clk   ; Rise       ; timer_ctl:timer_ctl_ports|clk_converter_60hz:clk_converter_ports|\counter_clk:counter[21] ;
; -1.000 ; 1.000        ; 2.000          ; Min Period      ; clk   ; Rise       ; timer_ctl:timer_ctl_ports|clk_converter_60hz:clk_converter_ports|\counter_clk:counter[22] ;
; -1.000 ; 1.000        ; 2.000          ; Min Period      ; clk   ; Rise       ; timer_ctl:timer_ctl_ports|clk_converter_60hz:clk_converter_ports|\counter_clk:counter[23] ;
; -1.000 ; 1.000        ; 2.000          ; Min Period      ; clk   ; Rise       ; timer_ctl:timer_ctl_ports|clk_converter_60hz:clk_converter_ports|\counter_clk:counter[24] ;
; -1.000 ; 1.000        ; 2.000          ; Min Period      ; clk   ; Rise       ; timer_ctl:timer_ctl_ports|clk_converter_60hz:clk_converter_ports|\counter_clk:counter[25] ;
; -1.000 ; 1.000        ; 2.000          ; Min Period      ; clk   ; Rise       ; timer_ctl:timer_ctl_ports|clk_converter_60hz:clk_converter_ports|\counter_clk:counter[26] ;
; -1.000 ; 1.000        ; 2.000          ; Min Period      ; clk   ; Rise       ; timer_ctl:timer_ctl_ports|clk_converter_60hz:clk_converter_ports|\counter_clk:counter[27] ;
; -1.000 ; 1.000        ; 2.000          ; Min Period      ; clk   ; Rise       ; timer_ctl:timer_ctl_ports|clk_converter_60hz:clk_converter_ports|\counter_clk:counter[28] ;
; -1.000 ; 1.000        ; 2.000          ; Min Period      ; clk   ; Rise       ; timer_ctl:timer_ctl_ports|clk_converter_60hz:clk_converter_ports|\counter_clk:counter[29] ;
; -1.000 ; 1.000        ; 2.000          ; Min Period      ; clk   ; Rise       ; timer_ctl:timer_ctl_ports|clk_converter_60hz:clk_converter_ports|\counter_clk:counter[2]  ;
; -1.000 ; 1.000        ; 2.000          ; Min Period      ; clk   ; Rise       ; timer_ctl:timer_ctl_ports|clk_converter_60hz:clk_converter_ports|\counter_clk:counter[30] ;
; -1.000 ; 1.000        ; 2.000          ; Min Period      ; clk   ; Rise       ; timer_ctl:timer_ctl_ports|clk_converter_60hz:clk_converter_ports|\counter_clk:counter[31] ;
; -1.000 ; 1.000        ; 2.000          ; Min Period      ; clk   ; Rise       ; timer_ctl:timer_ctl_ports|clk_converter_60hz:clk_converter_ports|\counter_clk:counter[3]  ;
; -1.000 ; 1.000        ; 2.000          ; Min Period      ; clk   ; Rise       ; timer_ctl:timer_ctl_ports|clk_converter_60hz:clk_converter_ports|\counter_clk:counter[4]  ;
; -1.000 ; 1.000        ; 2.000          ; Min Period      ; clk   ; Rise       ; timer_ctl:timer_ctl_ports|clk_converter_60hz:clk_converter_ports|\counter_clk:counter[5]  ;
; -1.000 ; 1.000        ; 2.000          ; Min Period      ; clk   ; Rise       ; timer_ctl:timer_ctl_ports|clk_converter_60hz:clk_converter_ports|\counter_clk:counter[6]  ;
; -1.000 ; 1.000        ; 2.000          ; Min Period      ; clk   ; Rise       ; timer_ctl:timer_ctl_ports|clk_converter_60hz:clk_converter_ports|\counter_clk:counter[7]  ;
; -1.000 ; 1.000        ; 2.000          ; Min Period      ; clk   ; Rise       ; timer_ctl:timer_ctl_ports|clk_converter_60hz:clk_converter_ports|\counter_clk:counter[8]  ;
; -1.000 ; 1.000        ; 2.000          ; Min Period      ; clk   ; Rise       ; timer_ctl:timer_ctl_ports|clk_converter_60hz:clk_converter_ports|\counter_clk:counter[9]  ;
; -1.000 ; 1.000        ; 2.000          ; Min Period      ; clk   ; Rise       ; timer_ctl:timer_ctl_ports|clk_converter_60hz:clk_converter_ports|clock_tmp                ;
; 0.214  ; 0.398        ; 0.184          ; Low Pulse Width ; clk   ; Rise       ; timer_ctl:timer_ctl_ports|clk_converter_60hz:clk_converter_ports|\counter_clk:counter[0]  ;
; 0.214  ; 0.398        ; 0.184          ; Low Pulse Width ; clk   ; Rise       ; timer_ctl:timer_ctl_ports|clk_converter_60hz:clk_converter_ports|\counter_clk:counter[10] ;
; 0.214  ; 0.398        ; 0.184          ; Low Pulse Width ; clk   ; Rise       ; timer_ctl:timer_ctl_ports|clk_converter_60hz:clk_converter_ports|\counter_clk:counter[11] ;
; 0.214  ; 0.398        ; 0.184          ; Low Pulse Width ; clk   ; Rise       ; timer_ctl:timer_ctl_ports|clk_converter_60hz:clk_converter_ports|\counter_clk:counter[12] ;
; 0.214  ; 0.398        ; 0.184          ; Low Pulse Width ; clk   ; Rise       ; timer_ctl:timer_ctl_ports|clk_converter_60hz:clk_converter_ports|\counter_clk:counter[13] ;
; 0.214  ; 0.398        ; 0.184          ; Low Pulse Width ; clk   ; Rise       ; timer_ctl:timer_ctl_ports|clk_converter_60hz:clk_converter_ports|\counter_clk:counter[14] ;
; 0.214  ; 0.398        ; 0.184          ; Low Pulse Width ; clk   ; Rise       ; timer_ctl:timer_ctl_ports|clk_converter_60hz:clk_converter_ports|\counter_clk:counter[15] ;
; 0.214  ; 0.398        ; 0.184          ; Low Pulse Width ; clk   ; Rise       ; timer_ctl:timer_ctl_ports|clk_converter_60hz:clk_converter_ports|\counter_clk:counter[1]  ;
; 0.214  ; 0.398        ; 0.184          ; Low Pulse Width ; clk   ; Rise       ; timer_ctl:timer_ctl_ports|clk_converter_60hz:clk_converter_ports|\counter_clk:counter[2]  ;
; 0.214  ; 0.398        ; 0.184          ; Low Pulse Width ; clk   ; Rise       ; timer_ctl:timer_ctl_ports|clk_converter_60hz:clk_converter_ports|\counter_clk:counter[3]  ;
; 0.214  ; 0.398        ; 0.184          ; Low Pulse Width ; clk   ; Rise       ; timer_ctl:timer_ctl_ports|clk_converter_60hz:clk_converter_ports|\counter_clk:counter[4]  ;
; 0.214  ; 0.398        ; 0.184          ; Low Pulse Width ; clk   ; Rise       ; timer_ctl:timer_ctl_ports|clk_converter_60hz:clk_converter_ports|\counter_clk:counter[5]  ;
; 0.214  ; 0.398        ; 0.184          ; Low Pulse Width ; clk   ; Rise       ; timer_ctl:timer_ctl_ports|clk_converter_60hz:clk_converter_ports|\counter_clk:counter[6]  ;
; 0.214  ; 0.398        ; 0.184          ; Low Pulse Width ; clk   ; Rise       ; timer_ctl:timer_ctl_ports|clk_converter_60hz:clk_converter_ports|\counter_clk:counter[7]  ;
; 0.214  ; 0.398        ; 0.184          ; Low Pulse Width ; clk   ; Rise       ; timer_ctl:timer_ctl_ports|clk_converter_60hz:clk_converter_ports|\counter_clk:counter[8]  ;
; 0.214  ; 0.398        ; 0.184          ; Low Pulse Width ; clk   ; Rise       ; timer_ctl:timer_ctl_ports|clk_converter_60hz:clk_converter_ports|\counter_clk:counter[9]  ;
; 0.215  ; 0.399        ; 0.184          ; Low Pulse Width ; clk   ; Rise       ; timer_ctl:timer_ctl_ports|clk_converter_60hz:clk_converter_ports|\counter_clk:counter[16] ;
; 0.215  ; 0.399        ; 0.184          ; Low Pulse Width ; clk   ; Rise       ; timer_ctl:timer_ctl_ports|clk_converter_60hz:clk_converter_ports|\counter_clk:counter[17] ;
; 0.215  ; 0.399        ; 0.184          ; Low Pulse Width ; clk   ; Rise       ; timer_ctl:timer_ctl_ports|clk_converter_60hz:clk_converter_ports|\counter_clk:counter[18] ;
; 0.215  ; 0.399        ; 0.184          ; Low Pulse Width ; clk   ; Rise       ; timer_ctl:timer_ctl_ports|clk_converter_60hz:clk_converter_ports|\counter_clk:counter[19] ;
; 0.215  ; 0.399        ; 0.184          ; Low Pulse Width ; clk   ; Rise       ; timer_ctl:timer_ctl_ports|clk_converter_60hz:clk_converter_ports|\counter_clk:counter[20] ;
; 0.215  ; 0.399        ; 0.184          ; Low Pulse Width ; clk   ; Rise       ; timer_ctl:timer_ctl_ports|clk_converter_60hz:clk_converter_ports|\counter_clk:counter[21] ;
; 0.215  ; 0.399        ; 0.184          ; Low Pulse Width ; clk   ; Rise       ; timer_ctl:timer_ctl_ports|clk_converter_60hz:clk_converter_ports|\counter_clk:counter[22] ;
; 0.215  ; 0.399        ; 0.184          ; Low Pulse Width ; clk   ; Rise       ; timer_ctl:timer_ctl_ports|clk_converter_60hz:clk_converter_ports|\counter_clk:counter[23] ;
; 0.215  ; 0.399        ; 0.184          ; Low Pulse Width ; clk   ; Rise       ; timer_ctl:timer_ctl_ports|clk_converter_60hz:clk_converter_ports|\counter_clk:counter[24] ;
; 0.215  ; 0.399        ; 0.184          ; Low Pulse Width ; clk   ; Rise       ; timer_ctl:timer_ctl_ports|clk_converter_60hz:clk_converter_ports|\counter_clk:counter[25] ;
; 0.215  ; 0.399        ; 0.184          ; Low Pulse Width ; clk   ; Rise       ; timer_ctl:timer_ctl_ports|clk_converter_60hz:clk_converter_ports|\counter_clk:counter[26] ;
; 0.215  ; 0.399        ; 0.184          ; Low Pulse Width ; clk   ; Rise       ; timer_ctl:timer_ctl_ports|clk_converter_60hz:clk_converter_ports|\counter_clk:counter[27] ;
; 0.215  ; 0.399        ; 0.184          ; Low Pulse Width ; clk   ; Rise       ; timer_ctl:timer_ctl_ports|clk_converter_60hz:clk_converter_ports|\counter_clk:counter[28] ;
; 0.215  ; 0.399        ; 0.184          ; Low Pulse Width ; clk   ; Rise       ; timer_ctl:timer_ctl_ports|clk_converter_60hz:clk_converter_ports|\counter_clk:counter[29] ;
; 0.215  ; 0.399        ; 0.184          ; Low Pulse Width ; clk   ; Rise       ; timer_ctl:timer_ctl_ports|clk_converter_60hz:clk_converter_ports|\counter_clk:counter[30] ;
; 0.215  ; 0.399        ; 0.184          ; Low Pulse Width ; clk   ; Rise       ; timer_ctl:timer_ctl_ports|clk_converter_60hz:clk_converter_ports|\counter_clk:counter[31] ;
; 0.217  ; 0.401        ; 0.184          ; Low Pulse Width ; clk   ; Rise       ; timer_ctl:timer_ctl_ports|clk_converter_60hz:clk_converter_ports|clock_tmp                ;
; 0.356  ; 0.356        ; 0.000          ; Low Pulse Width ; clk   ; Rise       ; clk~input|o                                                                               ;
; 0.374  ; 0.374        ; 0.000          ; Low Pulse Width ; clk   ; Rise       ; timer_ctl_ports|clk_converter_ports|\counter_clk:counter[0]|clk                           ;
; 0.374  ; 0.374        ; 0.000          ; Low Pulse Width ; clk   ; Rise       ; timer_ctl_ports|clk_converter_ports|\counter_clk:counter[10]|clk                          ;
; 0.374  ; 0.374        ; 0.000          ; Low Pulse Width ; clk   ; Rise       ; timer_ctl_ports|clk_converter_ports|\counter_clk:counter[11]|clk                          ;
; 0.374  ; 0.374        ; 0.000          ; Low Pulse Width ; clk   ; Rise       ; timer_ctl_ports|clk_converter_ports|\counter_clk:counter[12]|clk                          ;
; 0.374  ; 0.374        ; 0.000          ; Low Pulse Width ; clk   ; Rise       ; timer_ctl_ports|clk_converter_ports|\counter_clk:counter[13]|clk                          ;
; 0.374  ; 0.374        ; 0.000          ; Low Pulse Width ; clk   ; Rise       ; timer_ctl_ports|clk_converter_ports|\counter_clk:counter[14]|clk                          ;
; 0.374  ; 0.374        ; 0.000          ; Low Pulse Width ; clk   ; Rise       ; timer_ctl_ports|clk_converter_ports|\counter_clk:counter[15]|clk                          ;
; 0.374  ; 0.374        ; 0.000          ; Low Pulse Width ; clk   ; Rise       ; timer_ctl_ports|clk_converter_ports|\counter_clk:counter[1]|clk                           ;
; 0.374  ; 0.374        ; 0.000          ; Low Pulse Width ; clk   ; Rise       ; timer_ctl_ports|clk_converter_ports|\counter_clk:counter[2]|clk                           ;
; 0.374  ; 0.374        ; 0.000          ; Low Pulse Width ; clk   ; Rise       ; timer_ctl_ports|clk_converter_ports|\counter_clk:counter[3]|clk                           ;
; 0.374  ; 0.374        ; 0.000          ; Low Pulse Width ; clk   ; Rise       ; timer_ctl_ports|clk_converter_ports|\counter_clk:counter[4]|clk                           ;
; 0.374  ; 0.374        ; 0.000          ; Low Pulse Width ; clk   ; Rise       ; timer_ctl_ports|clk_converter_ports|\counter_clk:counter[5]|clk                           ;
; 0.374  ; 0.374        ; 0.000          ; Low Pulse Width ; clk   ; Rise       ; timer_ctl_ports|clk_converter_ports|\counter_clk:counter[6]|clk                           ;
; 0.374  ; 0.374        ; 0.000          ; Low Pulse Width ; clk   ; Rise       ; timer_ctl_ports|clk_converter_ports|\counter_clk:counter[7]|clk                           ;
; 0.374  ; 0.374        ; 0.000          ; Low Pulse Width ; clk   ; Rise       ; timer_ctl_ports|clk_converter_ports|\counter_clk:counter[8]|clk                           ;
; 0.374  ; 0.374        ; 0.000          ; Low Pulse Width ; clk   ; Rise       ; timer_ctl_ports|clk_converter_ports|\counter_clk:counter[9]|clk                           ;
; 0.375  ; 0.375        ; 0.000          ; Low Pulse Width ; clk   ; Rise       ; timer_ctl_ports|clk_converter_ports|\counter_clk:counter[16]|clk                          ;
; 0.375  ; 0.375        ; 0.000          ; Low Pulse Width ; clk   ; Rise       ; timer_ctl_ports|clk_converter_ports|\counter_clk:counter[17]|clk                          ;
; 0.375  ; 0.375        ; 0.000          ; Low Pulse Width ; clk   ; Rise       ; timer_ctl_ports|clk_converter_ports|\counter_clk:counter[18]|clk                          ;
; 0.375  ; 0.375        ; 0.000          ; Low Pulse Width ; clk   ; Rise       ; timer_ctl_ports|clk_converter_ports|\counter_clk:counter[19]|clk                          ;
; 0.375  ; 0.375        ; 0.000          ; Low Pulse Width ; clk   ; Rise       ; timer_ctl_ports|clk_converter_ports|\counter_clk:counter[20]|clk                          ;
; 0.375  ; 0.375        ; 0.000          ; Low Pulse Width ; clk   ; Rise       ; timer_ctl_ports|clk_converter_ports|\counter_clk:counter[21]|clk                          ;
; 0.375  ; 0.375        ; 0.000          ; Low Pulse Width ; clk   ; Rise       ; timer_ctl_ports|clk_converter_ports|\counter_clk:counter[22]|clk                          ;
; 0.375  ; 0.375        ; 0.000          ; Low Pulse Width ; clk   ; Rise       ; timer_ctl_ports|clk_converter_ports|\counter_clk:counter[23]|clk                          ;
; 0.375  ; 0.375        ; 0.000          ; Low Pulse Width ; clk   ; Rise       ; timer_ctl_ports|clk_converter_ports|\counter_clk:counter[24]|clk                          ;
; 0.375  ; 0.375        ; 0.000          ; Low Pulse Width ; clk   ; Rise       ; timer_ctl_ports|clk_converter_ports|\counter_clk:counter[25]|clk                          ;
; 0.375  ; 0.375        ; 0.000          ; Low Pulse Width ; clk   ; Rise       ; timer_ctl_ports|clk_converter_ports|\counter_clk:counter[26]|clk                          ;
; 0.375  ; 0.375        ; 0.000          ; Low Pulse Width ; clk   ; Rise       ; timer_ctl_ports|clk_converter_ports|\counter_clk:counter[27]|clk                          ;
; 0.375  ; 0.375        ; 0.000          ; Low Pulse Width ; clk   ; Rise       ; timer_ctl_ports|clk_converter_ports|\counter_clk:counter[28]|clk                          ;
; 0.375  ; 0.375        ; 0.000          ; Low Pulse Width ; clk   ; Rise       ; timer_ctl_ports|clk_converter_ports|\counter_clk:counter[29]|clk                          ;
; 0.375  ; 0.375        ; 0.000          ; Low Pulse Width ; clk   ; Rise       ; timer_ctl_ports|clk_converter_ports|\counter_clk:counter[30]|clk                          ;
; 0.375  ; 0.375        ; 0.000          ; Low Pulse Width ; clk   ; Rise       ; timer_ctl_ports|clk_converter_ports|\counter_clk:counter[31]|clk                          ;
+--------+--------------+----------------+-----------------+-------+------------+-------------------------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Minimum Pulse Width: 'timer_ctl:timer_ctl_ports|clk_converter_60hz:clk_converter_ports|clock_tmp'                                                                                               ;
+--------+--------------+----------------+------------------+----------------------------------------------------------------------------+------------+----------------------------------------------------------------+
; Slack  ; Actual Width ; Required Width ; Type             ; Clock                                                                      ; Clock Edge ; Target                                                         ;
+--------+--------------+----------------+------------------+----------------------------------------------------------------------------+------------+----------------------------------------------------------------+
; -1.000 ; 1.000        ; 2.000          ; Min Period       ; timer_ctl:timer_ctl_ports|clk_converter_60hz:clk_converter_ports|clock_tmp ; Rise       ; state[0]                                                       ;
; -1.000 ; 1.000        ; 2.000          ; Min Period       ; timer_ctl:timer_ctl_ports|clk_converter_60hz:clk_converter_ports|clock_tmp ; Rise       ; state[1]                                                       ;
; -1.000 ; 1.000        ; 2.000          ; Min Period       ; timer_ctl:timer_ctl_ports|clk_converter_60hz:clk_converter_ports|clock_tmp ; Rise       ; state[2]                                                       ;
; -1.000 ; 1.000        ; 2.000          ; Min Period       ; timer_ctl:timer_ctl_ports|clk_converter_60hz:clk_converter_ports|clock_tmp ; Rise       ; state[3]                                                       ;
; -1.000 ; 1.000        ; 2.000          ; Min Period       ; timer_ctl:timer_ctl_ports|clk_converter_60hz:clk_converter_ports|clock_tmp ; Rise       ; state[4]                                                       ;
; -1.000 ; 1.000        ; 2.000          ; Min Period       ; timer_ctl:timer_ctl_ports|clk_converter_60hz:clk_converter_ports|clock_tmp ; Rise       ; state[5]                                                       ;
; -1.000 ; 1.000        ; 2.000          ; Min Period       ; timer_ctl:timer_ctl_ports|clk_converter_60hz:clk_converter_ports|clock_tmp ; Rise       ; timer_ctl:timer_ctl_ports|\always:internal_counter[0]          ;
; -1.000 ; 1.000        ; 2.000          ; Min Period       ; timer_ctl:timer_ctl_ports|clk_converter_60hz:clk_converter_ports|clock_tmp ; Rise       ; timer_ctl:timer_ctl_ports|\always:internal_counter[1]          ;
; -1.000 ; 1.000        ; 2.000          ; Min Period       ; timer_ctl:timer_ctl_ports|clk_converter_60hz:clk_converter_ports|clock_tmp ; Rise       ; timer_ctl:timer_ctl_ports|\always:internal_counter[2]          ;
; -1.000 ; 1.000        ; 2.000          ; Min Period       ; timer_ctl:timer_ctl_ports|clk_converter_60hz:clk_converter_ports|clock_tmp ; Rise       ; timer_ctl:timer_ctl_ports|long_interval                        ;
; -1.000 ; 1.000        ; 2.000          ; Min Period       ; timer_ctl:timer_ctl_ports|clk_converter_60hz:clk_converter_ports|clock_tmp ; Rise       ; timer_ctl:timer_ctl_ports|short_interval                       ;
; -1.000 ; 1.000        ; 2.000          ; Min Period       ; timer_ctl:timer_ctl_ports|clk_converter_60hz:clk_converter_ports|clock_tmp ; Rise       ; timer_reset                                                    ;
; -1.000 ; 1.000        ; 2.000          ; Min Period       ; timer_ctl:timer_ctl_ports|clk_converter_60hz:clk_converter_ports|clock_tmp ; Rise       ; trafic_light_ctl[0]~reg0                                       ;
; -1.000 ; 1.000        ; 2.000          ; Min Period       ; timer_ctl:timer_ctl_ports|clk_converter_60hz:clk_converter_ports|clock_tmp ; Rise       ; trafic_light_ctl[1]~reg0                                       ;
; -1.000 ; 1.000        ; 2.000          ; Min Period       ; timer_ctl:timer_ctl_ports|clk_converter_60hz:clk_converter_ports|clock_tmp ; Rise       ; trafic_light_ctl[2]~reg0                                       ;
; -1.000 ; 1.000        ; 2.000          ; Min Period       ; timer_ctl:timer_ctl_ports|clk_converter_60hz:clk_converter_ports|clock_tmp ; Rise       ; trafic_light_ctl[3]~reg0                                       ;
; -1.000 ; 1.000        ; 2.000          ; Min Period       ; timer_ctl:timer_ctl_ports|clk_converter_60hz:clk_converter_ports|clock_tmp ; Rise       ; trafic_light_ctl[4]~reg0                                       ;
; -1.000 ; 1.000        ; 2.000          ; Min Period       ; timer_ctl:timer_ctl_ports|clk_converter_60hz:clk_converter_ports|clock_tmp ; Rise       ; trafic_light_ctl[5]~reg0                                       ;
; 0.269  ; 0.485        ; 0.216          ; High Pulse Width ; timer_ctl:timer_ctl_ports|clk_converter_60hz:clk_converter_ports|clock_tmp ; Rise       ; state[1]                                                       ;
; 0.269  ; 0.485        ; 0.216          ; High Pulse Width ; timer_ctl:timer_ctl_ports|clk_converter_60hz:clk_converter_ports|clock_tmp ; Rise       ; timer_reset                                                    ;
; 0.269  ; 0.485        ; 0.216          ; High Pulse Width ; timer_ctl:timer_ctl_ports|clk_converter_60hz:clk_converter_ports|clock_tmp ; Rise       ; trafic_light_ctl[1]~reg0                                       ;
; 0.269  ; 0.485        ; 0.216          ; High Pulse Width ; timer_ctl:timer_ctl_ports|clk_converter_60hz:clk_converter_ports|clock_tmp ; Rise       ; trafic_light_ctl[2]~reg0                                       ;
; 0.269  ; 0.485        ; 0.216          ; High Pulse Width ; timer_ctl:timer_ctl_ports|clk_converter_60hz:clk_converter_ports|clock_tmp ; Rise       ; trafic_light_ctl[3]~reg0                                       ;
; 0.270  ; 0.486        ; 0.216          ; High Pulse Width ; timer_ctl:timer_ctl_ports|clk_converter_60hz:clk_converter_ports|clock_tmp ; Rise       ; state[0]                                                       ;
; 0.270  ; 0.486        ; 0.216          ; High Pulse Width ; timer_ctl:timer_ctl_ports|clk_converter_60hz:clk_converter_ports|clock_tmp ; Rise       ; state[2]                                                       ;
; 0.270  ; 0.486        ; 0.216          ; High Pulse Width ; timer_ctl:timer_ctl_ports|clk_converter_60hz:clk_converter_ports|clock_tmp ; Rise       ; state[3]                                                       ;
; 0.270  ; 0.486        ; 0.216          ; High Pulse Width ; timer_ctl:timer_ctl_ports|clk_converter_60hz:clk_converter_ports|clock_tmp ; Rise       ; state[4]                                                       ;
; 0.270  ; 0.486        ; 0.216          ; High Pulse Width ; timer_ctl:timer_ctl_ports|clk_converter_60hz:clk_converter_ports|clock_tmp ; Rise       ; state[5]                                                       ;
; 0.270  ; 0.486        ; 0.216          ; High Pulse Width ; timer_ctl:timer_ctl_ports|clk_converter_60hz:clk_converter_ports|clock_tmp ; Rise       ; timer_ctl:timer_ctl_ports|\always:internal_counter[0]          ;
; 0.270  ; 0.486        ; 0.216          ; High Pulse Width ; timer_ctl:timer_ctl_ports|clk_converter_60hz:clk_converter_ports|clock_tmp ; Rise       ; timer_ctl:timer_ctl_ports|\always:internal_counter[1]          ;
; 0.270  ; 0.486        ; 0.216          ; High Pulse Width ; timer_ctl:timer_ctl_ports|clk_converter_60hz:clk_converter_ports|clock_tmp ; Rise       ; timer_ctl:timer_ctl_ports|\always:internal_counter[2]          ;
; 0.270  ; 0.486        ; 0.216          ; High Pulse Width ; timer_ctl:timer_ctl_ports|clk_converter_60hz:clk_converter_ports|clock_tmp ; Rise       ; timer_ctl:timer_ctl_ports|long_interval                        ;
; 0.270  ; 0.486        ; 0.216          ; High Pulse Width ; timer_ctl:timer_ctl_ports|clk_converter_60hz:clk_converter_ports|clock_tmp ; Rise       ; timer_ctl:timer_ctl_ports|short_interval                       ;
; 0.270  ; 0.486        ; 0.216          ; High Pulse Width ; timer_ctl:timer_ctl_ports|clk_converter_60hz:clk_converter_ports|clock_tmp ; Rise       ; trafic_light_ctl[0]~reg0                                       ;
; 0.270  ; 0.486        ; 0.216          ; High Pulse Width ; timer_ctl:timer_ctl_ports|clk_converter_60hz:clk_converter_ports|clock_tmp ; Rise       ; trafic_light_ctl[4]~reg0                                       ;
; 0.270  ; 0.486        ; 0.216          ; High Pulse Width ; timer_ctl:timer_ctl_ports|clk_converter_60hz:clk_converter_ports|clock_tmp ; Rise       ; trafic_light_ctl[5]~reg0                                       ;
; 0.330  ; 0.514        ; 0.184          ; Low Pulse Width  ; timer_ctl:timer_ctl_ports|clk_converter_60hz:clk_converter_ports|clock_tmp ; Rise       ; state[0]                                                       ;
; 0.330  ; 0.514        ; 0.184          ; Low Pulse Width  ; timer_ctl:timer_ctl_ports|clk_converter_60hz:clk_converter_ports|clock_tmp ; Rise       ; state[2]                                                       ;
; 0.330  ; 0.514        ; 0.184          ; Low Pulse Width  ; timer_ctl:timer_ctl_ports|clk_converter_60hz:clk_converter_ports|clock_tmp ; Rise       ; state[3]                                                       ;
; 0.330  ; 0.514        ; 0.184          ; Low Pulse Width  ; timer_ctl:timer_ctl_ports|clk_converter_60hz:clk_converter_ports|clock_tmp ; Rise       ; state[4]                                                       ;
; 0.330  ; 0.514        ; 0.184          ; Low Pulse Width  ; timer_ctl:timer_ctl_ports|clk_converter_60hz:clk_converter_ports|clock_tmp ; Rise       ; state[5]                                                       ;
; 0.330  ; 0.514        ; 0.184          ; Low Pulse Width  ; timer_ctl:timer_ctl_ports|clk_converter_60hz:clk_converter_ports|clock_tmp ; Rise       ; timer_ctl:timer_ctl_ports|\always:internal_counter[0]          ;
; 0.330  ; 0.514        ; 0.184          ; Low Pulse Width  ; timer_ctl:timer_ctl_ports|clk_converter_60hz:clk_converter_ports|clock_tmp ; Rise       ; timer_ctl:timer_ctl_ports|\always:internal_counter[1]          ;
; 0.330  ; 0.514        ; 0.184          ; Low Pulse Width  ; timer_ctl:timer_ctl_ports|clk_converter_60hz:clk_converter_ports|clock_tmp ; Rise       ; timer_ctl:timer_ctl_ports|\always:internal_counter[2]          ;
; 0.330  ; 0.514        ; 0.184          ; Low Pulse Width  ; timer_ctl:timer_ctl_ports|clk_converter_60hz:clk_converter_ports|clock_tmp ; Rise       ; timer_ctl:timer_ctl_ports|long_interval                        ;
; 0.330  ; 0.514        ; 0.184          ; Low Pulse Width  ; timer_ctl:timer_ctl_ports|clk_converter_60hz:clk_converter_ports|clock_tmp ; Rise       ; timer_ctl:timer_ctl_ports|short_interval                       ;
; 0.330  ; 0.514        ; 0.184          ; Low Pulse Width  ; timer_ctl:timer_ctl_ports|clk_converter_60hz:clk_converter_ports|clock_tmp ; Rise       ; trafic_light_ctl[0]~reg0                                       ;
; 0.330  ; 0.514        ; 0.184          ; Low Pulse Width  ; timer_ctl:timer_ctl_ports|clk_converter_60hz:clk_converter_ports|clock_tmp ; Rise       ; trafic_light_ctl[4]~reg0                                       ;
; 0.330  ; 0.514        ; 0.184          ; Low Pulse Width  ; timer_ctl:timer_ctl_ports|clk_converter_60hz:clk_converter_ports|clock_tmp ; Rise       ; trafic_light_ctl[5]~reg0                                       ;
; 0.331  ; 0.515        ; 0.184          ; Low Pulse Width  ; timer_ctl:timer_ctl_ports|clk_converter_60hz:clk_converter_ports|clock_tmp ; Rise       ; state[1]                                                       ;
; 0.331  ; 0.515        ; 0.184          ; Low Pulse Width  ; timer_ctl:timer_ctl_ports|clk_converter_60hz:clk_converter_ports|clock_tmp ; Rise       ; timer_reset                                                    ;
; 0.331  ; 0.515        ; 0.184          ; Low Pulse Width  ; timer_ctl:timer_ctl_ports|clk_converter_60hz:clk_converter_ports|clock_tmp ; Rise       ; trafic_light_ctl[1]~reg0                                       ;
; 0.331  ; 0.515        ; 0.184          ; Low Pulse Width  ; timer_ctl:timer_ctl_ports|clk_converter_60hz:clk_converter_ports|clock_tmp ; Rise       ; trafic_light_ctl[2]~reg0                                       ;
; 0.331  ; 0.515        ; 0.184          ; Low Pulse Width  ; timer_ctl:timer_ctl_ports|clk_converter_60hz:clk_converter_ports|clock_tmp ; Rise       ; trafic_light_ctl[3]~reg0                                       ;
; 0.490  ; 0.490        ; 0.000          ; Low Pulse Width  ; timer_ctl:timer_ctl_ports|clk_converter_60hz:clk_converter_ports|clock_tmp ; Rise       ; state[0]|clk                                                   ;
; 0.490  ; 0.490        ; 0.000          ; Low Pulse Width  ; timer_ctl:timer_ctl_ports|clk_converter_60hz:clk_converter_ports|clock_tmp ; Rise       ; state[2]|clk                                                   ;
; 0.490  ; 0.490        ; 0.000          ; Low Pulse Width  ; timer_ctl:timer_ctl_ports|clk_converter_60hz:clk_converter_ports|clock_tmp ; Rise       ; state[3]|clk                                                   ;
; 0.490  ; 0.490        ; 0.000          ; Low Pulse Width  ; timer_ctl:timer_ctl_ports|clk_converter_60hz:clk_converter_ports|clock_tmp ; Rise       ; state[4]|clk                                                   ;
; 0.490  ; 0.490        ; 0.000          ; Low Pulse Width  ; timer_ctl:timer_ctl_ports|clk_converter_60hz:clk_converter_ports|clock_tmp ; Rise       ; state[5]|clk                                                   ;
; 0.490  ; 0.490        ; 0.000          ; Low Pulse Width  ; timer_ctl:timer_ctl_ports|clk_converter_60hz:clk_converter_ports|clock_tmp ; Rise       ; timer_ctl_ports|\always:internal_counter[0]|clk                ;
; 0.490  ; 0.490        ; 0.000          ; Low Pulse Width  ; timer_ctl:timer_ctl_ports|clk_converter_60hz:clk_converter_ports|clock_tmp ; Rise       ; timer_ctl_ports|\always:internal_counter[1]|clk                ;
; 0.490  ; 0.490        ; 0.000          ; Low Pulse Width  ; timer_ctl:timer_ctl_ports|clk_converter_60hz:clk_converter_ports|clock_tmp ; Rise       ; timer_ctl_ports|\always:internal_counter[2]|clk                ;
; 0.490  ; 0.490        ; 0.000          ; Low Pulse Width  ; timer_ctl:timer_ctl_ports|clk_converter_60hz:clk_converter_ports|clock_tmp ; Rise       ; timer_ctl_ports|long_interval|clk                              ;
; 0.490  ; 0.490        ; 0.000          ; Low Pulse Width  ; timer_ctl:timer_ctl_ports|clk_converter_60hz:clk_converter_ports|clock_tmp ; Rise       ; timer_ctl_ports|short_interval|clk                             ;
; 0.490  ; 0.490        ; 0.000          ; Low Pulse Width  ; timer_ctl:timer_ctl_ports|clk_converter_60hz:clk_converter_ports|clock_tmp ; Rise       ; trafic_light_ctl[0]~reg0|clk                                   ;
; 0.490  ; 0.490        ; 0.000          ; Low Pulse Width  ; timer_ctl:timer_ctl_ports|clk_converter_60hz:clk_converter_ports|clock_tmp ; Rise       ; trafic_light_ctl[4]~reg0|clk                                   ;
; 0.490  ; 0.490        ; 0.000          ; Low Pulse Width  ; timer_ctl:timer_ctl_ports|clk_converter_60hz:clk_converter_ports|clock_tmp ; Rise       ; trafic_light_ctl[5]~reg0|clk                                   ;
; 0.491  ; 0.491        ; 0.000          ; Low Pulse Width  ; timer_ctl:timer_ctl_ports|clk_converter_60hz:clk_converter_ports|clock_tmp ; Rise       ; state[1]|clk                                                   ;
; 0.491  ; 0.491        ; 0.000          ; Low Pulse Width  ; timer_ctl:timer_ctl_ports|clk_converter_60hz:clk_converter_ports|clock_tmp ; Rise       ; timer_reset|clk                                                ;
; 0.491  ; 0.491        ; 0.000          ; Low Pulse Width  ; timer_ctl:timer_ctl_ports|clk_converter_60hz:clk_converter_ports|clock_tmp ; Rise       ; trafic_light_ctl[1]~reg0|clk                                   ;
; 0.491  ; 0.491        ; 0.000          ; Low Pulse Width  ; timer_ctl:timer_ctl_ports|clk_converter_60hz:clk_converter_ports|clock_tmp ; Rise       ; trafic_light_ctl[2]~reg0|clk                                   ;
; 0.491  ; 0.491        ; 0.000          ; Low Pulse Width  ; timer_ctl:timer_ctl_ports|clk_converter_60hz:clk_converter_ports|clock_tmp ; Rise       ; trafic_light_ctl[3]~reg0|clk                                   ;
; 0.494  ; 0.494        ; 0.000          ; Low Pulse Width  ; timer_ctl:timer_ctl_ports|clk_converter_60hz:clk_converter_ports|clock_tmp ; Rise       ; timer_ctl_ports|clk_converter_ports|clock_tmp~clkctrl|inclk[0] ;
; 0.494  ; 0.494        ; 0.000          ; Low Pulse Width  ; timer_ctl:timer_ctl_ports|clk_converter_60hz:clk_converter_ports|clock_tmp ; Rise       ; timer_ctl_ports|clk_converter_ports|clock_tmp~clkctrl|outclk   ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; timer_ctl:timer_ctl_ports|clk_converter_60hz:clk_converter_ports|clock_tmp ; Rise       ; timer_ctl_ports|clk_converter_ports|clock_tmp|q                ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; timer_ctl:timer_ctl_ports|clk_converter_60hz:clk_converter_ports|clock_tmp ; Rise       ; timer_ctl_ports|clk_converter_ports|clock_tmp|q                ;
; 0.506  ; 0.506        ; 0.000          ; High Pulse Width ; timer_ctl:timer_ctl_ports|clk_converter_60hz:clk_converter_ports|clock_tmp ; Rise       ; timer_ctl_ports|clk_converter_ports|clock_tmp~clkctrl|inclk[0] ;
; 0.506  ; 0.506        ; 0.000          ; High Pulse Width ; timer_ctl:timer_ctl_ports|clk_converter_60hz:clk_converter_ports|clock_tmp ; Rise       ; timer_ctl_ports|clk_converter_ports|clock_tmp~clkctrl|outclk   ;
; 0.509  ; 0.509        ; 0.000          ; High Pulse Width ; timer_ctl:timer_ctl_ports|clk_converter_60hz:clk_converter_ports|clock_tmp ; Rise       ; state[1]|clk                                                   ;
; 0.509  ; 0.509        ; 0.000          ; High Pulse Width ; timer_ctl:timer_ctl_ports|clk_converter_60hz:clk_converter_ports|clock_tmp ; Rise       ; timer_reset|clk                                                ;
; 0.509  ; 0.509        ; 0.000          ; High Pulse Width ; timer_ctl:timer_ctl_ports|clk_converter_60hz:clk_converter_ports|clock_tmp ; Rise       ; trafic_light_ctl[1]~reg0|clk                                   ;
; 0.509  ; 0.509        ; 0.000          ; High Pulse Width ; timer_ctl:timer_ctl_ports|clk_converter_60hz:clk_converter_ports|clock_tmp ; Rise       ; trafic_light_ctl[2]~reg0|clk                                   ;
; 0.509  ; 0.509        ; 0.000          ; High Pulse Width ; timer_ctl:timer_ctl_ports|clk_converter_60hz:clk_converter_ports|clock_tmp ; Rise       ; trafic_light_ctl[3]~reg0|clk                                   ;
; 0.510  ; 0.510        ; 0.000          ; High Pulse Width ; timer_ctl:timer_ctl_ports|clk_converter_60hz:clk_converter_ports|clock_tmp ; Rise       ; state[0]|clk                                                   ;
; 0.510  ; 0.510        ; 0.000          ; High Pulse Width ; timer_ctl:timer_ctl_ports|clk_converter_60hz:clk_converter_ports|clock_tmp ; Rise       ; state[2]|clk                                                   ;
; 0.510  ; 0.510        ; 0.000          ; High Pulse Width ; timer_ctl:timer_ctl_ports|clk_converter_60hz:clk_converter_ports|clock_tmp ; Rise       ; state[3]|clk                                                   ;
; 0.510  ; 0.510        ; 0.000          ; High Pulse Width ; timer_ctl:timer_ctl_ports|clk_converter_60hz:clk_converter_ports|clock_tmp ; Rise       ; state[4]|clk                                                   ;
; 0.510  ; 0.510        ; 0.000          ; High Pulse Width ; timer_ctl:timer_ctl_ports|clk_converter_60hz:clk_converter_ports|clock_tmp ; Rise       ; state[5]|clk                                                   ;
; 0.510  ; 0.510        ; 0.000          ; High Pulse Width ; timer_ctl:timer_ctl_ports|clk_converter_60hz:clk_converter_ports|clock_tmp ; Rise       ; timer_ctl_ports|\always:internal_counter[0]|clk                ;
; 0.510  ; 0.510        ; 0.000          ; High Pulse Width ; timer_ctl:timer_ctl_ports|clk_converter_60hz:clk_converter_ports|clock_tmp ; Rise       ; timer_ctl_ports|\always:internal_counter[1]|clk                ;
; 0.510  ; 0.510        ; 0.000          ; High Pulse Width ; timer_ctl:timer_ctl_ports|clk_converter_60hz:clk_converter_ports|clock_tmp ; Rise       ; timer_ctl_ports|\always:internal_counter[2]|clk                ;
; 0.510  ; 0.510        ; 0.000          ; High Pulse Width ; timer_ctl:timer_ctl_ports|clk_converter_60hz:clk_converter_ports|clock_tmp ; Rise       ; timer_ctl_ports|long_interval|clk                              ;
; 0.510  ; 0.510        ; 0.000          ; High Pulse Width ; timer_ctl:timer_ctl_ports|clk_converter_60hz:clk_converter_ports|clock_tmp ; Rise       ; timer_ctl_ports|short_interval|clk                             ;
; 0.510  ; 0.510        ; 0.000          ; High Pulse Width ; timer_ctl:timer_ctl_ports|clk_converter_60hz:clk_converter_ports|clock_tmp ; Rise       ; trafic_light_ctl[0]~reg0|clk                                   ;
; 0.510  ; 0.510        ; 0.000          ; High Pulse Width ; timer_ctl:timer_ctl_ports|clk_converter_60hz:clk_converter_ports|clock_tmp ; Rise       ; trafic_light_ctl[4]~reg0|clk                                   ;
; 0.510  ; 0.510        ; 0.000          ; High Pulse Width ; timer_ctl:timer_ctl_ports|clk_converter_60hz:clk_converter_ports|clock_tmp ; Rise       ; trafic_light_ctl[5]~reg0|clk                                   ;
+--------+--------------+----------------+------------------+----------------------------------------------------------------------------+------------+----------------------------------------------------------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Setup Times                                                                                                                                                                                           ;
+----------------+----------------------------------------------------------------------------+-------+-------+------------+----------------------------------------------------------------------------+
; Data Port      ; Clock Port                                                                 ; Rise  ; Fall  ; Clock Edge ; Clock Reference                                                            ;
+----------------+----------------------------------------------------------------------------+-------+-------+------------+----------------------------------------------------------------------------+
; traffic_sensor ; timer_ctl:timer_ctl_ports|clk_converter_60hz:clk_converter_ports|clock_tmp ; 3.051 ; 3.442 ; Rise       ; timer_ctl:timer_ctl_ports|clk_converter_60hz:clk_converter_ports|clock_tmp ;
+----------------+----------------------------------------------------------------------------+-------+-------+------------+----------------------------------------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Hold Times                                                                                                                                                                                              ;
+----------------+----------------------------------------------------------------------------+--------+--------+------------+----------------------------------------------------------------------------+
; Data Port      ; Clock Port                                                                 ; Rise   ; Fall   ; Clock Edge ; Clock Reference                                                            ;
+----------------+----------------------------------------------------------------------------+--------+--------+------------+----------------------------------------------------------------------------+
; traffic_sensor ; timer_ctl:timer_ctl_ports|clk_converter_60hz:clk_converter_ports|clock_tmp ; -2.340 ; -2.667 ; Rise       ; timer_ctl:timer_ctl_ports|clk_converter_60hz:clk_converter_ports|clock_tmp ;
+----------------+----------------------------------------------------------------------------+--------+--------+------------+----------------------------------------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Clock to Output Times                                                                                                                                                                                         ;
+----------------------+----------------------------------------------------------------------------+--------+--------+------------+----------------------------------------------------------------------------+
; Data Port            ; Clock Port                                                                 ; Rise   ; Fall   ; Clock Edge ; Clock Reference                                                            ;
+----------------------+----------------------------------------------------------------------------+--------+--------+------------+----------------------------------------------------------------------------+
; trafic_light_ctl[*]  ; timer_ctl:timer_ctl_ports|clk_converter_60hz:clk_converter_ports|clock_tmp ; 10.126 ; 10.089 ; Rise       ; timer_ctl:timer_ctl_ports|clk_converter_60hz:clk_converter_ports|clock_tmp ;
;  trafic_light_ctl[0] ; timer_ctl:timer_ctl_ports|clk_converter_60hz:clk_converter_ports|clock_tmp ; 5.878  ; 5.824  ; Rise       ; timer_ctl:timer_ctl_ports|clk_converter_60hz:clk_converter_ports|clock_tmp ;
;  trafic_light_ctl[1] ; timer_ctl:timer_ctl_ports|clk_converter_60hz:clk_converter_ports|clock_tmp ; 5.671  ; 5.645  ; Rise       ; timer_ctl:timer_ctl_ports|clk_converter_60hz:clk_converter_ports|clock_tmp ;
;  trafic_light_ctl[2] ; timer_ctl:timer_ctl_ports|clk_converter_60hz:clk_converter_ports|clock_tmp ; 5.664  ; 5.697  ; Rise       ; timer_ctl:timer_ctl_ports|clk_converter_60hz:clk_converter_ports|clock_tmp ;
;  trafic_light_ctl[3] ; timer_ctl:timer_ctl_ports|clk_converter_60hz:clk_converter_ports|clock_tmp ; 8.559  ; 8.486  ; Rise       ; timer_ctl:timer_ctl_ports|clk_converter_60hz:clk_converter_ports|clock_tmp ;
;  trafic_light_ctl[4] ; timer_ctl:timer_ctl_ports|clk_converter_60hz:clk_converter_ports|clock_tmp ; 7.521  ; 7.525  ; Rise       ; timer_ctl:timer_ctl_ports|clk_converter_60hz:clk_converter_ports|clock_tmp ;
;  trafic_light_ctl[5] ; timer_ctl:timer_ctl_ports|clk_converter_60hz:clk_converter_ports|clock_tmp ; 10.126 ; 10.089 ; Rise       ; timer_ctl:timer_ctl_ports|clk_converter_60hz:clk_converter_ports|clock_tmp ;
+----------------------+----------------------------------------------------------------------------+--------+--------+------------+----------------------------------------------------------------------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Minimum Clock to Output Times                                                                                                                                                                               ;
+----------------------+----------------------------------------------------------------------------+-------+-------+------------+----------------------------------------------------------------------------+
; Data Port            ; Clock Port                                                                 ; Rise  ; Fall  ; Clock Edge ; Clock Reference                                                            ;
+----------------------+----------------------------------------------------------------------------+-------+-------+------------+----------------------------------------------------------------------------+
; trafic_light_ctl[*]  ; timer_ctl:timer_ctl_ports|clk_converter_60hz:clk_converter_ports|clock_tmp ; 5.443 ; 5.424 ; Rise       ; timer_ctl:timer_ctl_ports|clk_converter_60hz:clk_converter_ports|clock_tmp ;
;  trafic_light_ctl[0] ; timer_ctl:timer_ctl_ports|clk_converter_60hz:clk_converter_ports|clock_tmp ; 5.648 ; 5.596 ; Rise       ; timer_ctl:timer_ctl_ports|clk_converter_60hz:clk_converter_ports|clock_tmp ;
;  trafic_light_ctl[1] ; timer_ctl:timer_ctl_ports|clk_converter_60hz:clk_converter_ports|clock_tmp ; 5.450 ; 5.424 ; Rise       ; timer_ctl:timer_ctl_ports|clk_converter_60hz:clk_converter_ports|clock_tmp ;
;  trafic_light_ctl[2] ; timer_ctl:timer_ctl_ports|clk_converter_60hz:clk_converter_ports|clock_tmp ; 5.443 ; 5.475 ; Rise       ; timer_ctl:timer_ctl_ports|clk_converter_60hz:clk_converter_ports|clock_tmp ;
;  trafic_light_ctl[3] ; timer_ctl:timer_ctl_ports|clk_converter_60hz:clk_converter_ports|clock_tmp ; 8.267 ; 8.197 ; Rise       ; timer_ctl:timer_ctl_ports|clk_converter_60hz:clk_converter_ports|clock_tmp ;
;  trafic_light_ctl[4] ; timer_ctl:timer_ctl_ports|clk_converter_60hz:clk_converter_ports|clock_tmp ; 7.224 ; 7.228 ; Rise       ; timer_ctl:timer_ctl_ports|clk_converter_60hz:clk_converter_ports|clock_tmp ;
;  trafic_light_ctl[5] ; timer_ctl:timer_ctl_ports|clk_converter_60hz:clk_converter_ports|clock_tmp ; 9.771 ; 9.736 ; Rise       ; timer_ctl:timer_ctl_ports|clk_converter_60hz:clk_converter_ports|clock_tmp ;
+----------------------+----------------------------------------------------------------------------+-------+-------+------------+----------------------------------------------------------------------------+


---------------------------------------------
; Slow 1200mV 0C Model Metastability Report ;
---------------------------------------------
No synchronizer chains to report.


+-----------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Setup Summary                                                                  ;
+----------------------------------------------------------------------------+--------+---------------+
; Clock                                                                      ; Slack  ; End Point TNS ;
+----------------------------------------------------------------------------+--------+---------------+
; clk                                                                        ; -0.939 ; -12.406       ;
; timer_ctl:timer_ctl_ports|clk_converter_60hz:clk_converter_ports|clock_tmp ; -0.534 ; -5.167        ;
+----------------------------------------------------------------------------+--------+---------------+


+----------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Hold Summary                                                                  ;
+----------------------------------------------------------------------------+-------+---------------+
; Clock                                                                      ; Slack ; End Point TNS ;
+----------------------------------------------------------------------------+-------+---------------+
; clk                                                                        ; 0.018 ; 0.000         ;
; timer_ctl:timer_ctl_ports|clk_converter_60hz:clk_converter_ports|clock_tmp ; 0.187 ; 0.000         ;
+----------------------------------------------------------------------------+-------+---------------+


-----------------------------------------
; Fast 1200mV 0C Model Recovery Summary ;
-----------------------------------------
No paths to report.


----------------------------------------
; Fast 1200mV 0C Model Removal Summary ;
----------------------------------------
No paths to report.


+-----------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Minimum Pulse Width Summary                                                    ;
+----------------------------------------------------------------------------+--------+---------------+
; Clock                                                                      ; Slack  ; End Point TNS ;
+----------------------------------------------------------------------------+--------+---------------+
; clk                                                                        ; -3.000 ; -39.387       ;
; timer_ctl:timer_ctl_ports|clk_converter_60hz:clk_converter_ports|clock_tmp ; -1.000 ; -18.000       ;
+----------------------------------------------------------------------------+--------+---------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Setup: 'clk'                                                                                                                                                                                                                                    ;
+--------+-------------------------------------------------------------------------------------------+-------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; Slack  ; From Node                                                                                 ; To Node                                                                                   ; Launch Clock ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+--------+-------------------------------------------------------------------------------------------+-------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; -0.939 ; timer_ctl:timer_ctl_ports|clk_converter_60hz:clk_converter_ports|\counter_clk:counter[31] ; timer_ctl:timer_ctl_ports|clk_converter_60hz:clk_converter_ports|clock_tmp                ; clk          ; clk         ; 1.000        ; -0.018     ; 1.928      ;
; -0.933 ; timer_ctl:timer_ctl_ports|clk_converter_60hz:clk_converter_ports|\counter_clk:counter[28] ; timer_ctl:timer_ctl_ports|clk_converter_60hz:clk_converter_ports|clock_tmp                ; clk          ; clk         ; 1.000        ; -0.018     ; 1.922      ;
; -0.921 ; timer_ctl:timer_ctl_ports|clk_converter_60hz:clk_converter_ports|\counter_clk:counter[30] ; timer_ctl:timer_ctl_ports|clk_converter_60hz:clk_converter_ports|clock_tmp                ; clk          ; clk         ; 1.000        ; -0.018     ; 1.910      ;
; -0.898 ; timer_ctl:timer_ctl_ports|clk_converter_60hz:clk_converter_ports|\counter_clk:counter[23] ; timer_ctl:timer_ctl_ports|clk_converter_60hz:clk_converter_ports|clock_tmp                ; clk          ; clk         ; 1.000        ; -0.018     ; 1.887      ;
; -0.871 ; timer_ctl:timer_ctl_ports|clk_converter_60hz:clk_converter_ports|\counter_clk:counter[3]  ; timer_ctl:timer_ctl_ports|clk_converter_60hz:clk_converter_ports|clock_tmp                ; clk          ; clk         ; 1.000        ; -0.035     ; 1.843      ;
; -0.867 ; timer_ctl:timer_ctl_ports|clk_converter_60hz:clk_converter_ports|\counter_clk:counter[16] ; timer_ctl:timer_ctl_ports|clk_converter_60hz:clk_converter_ports|clock_tmp                ; clk          ; clk         ; 1.000        ; -0.018     ; 1.856      ;
; -0.860 ; timer_ctl:timer_ctl_ports|clk_converter_60hz:clk_converter_ports|\counter_clk:counter[19] ; timer_ctl:timer_ctl_ports|clk_converter_60hz:clk_converter_ports|clock_tmp                ; clk          ; clk         ; 1.000        ; -0.018     ; 1.849      ;
; -0.857 ; timer_ctl:timer_ctl_ports|clk_converter_60hz:clk_converter_ports|\counter_clk:counter[24] ; timer_ctl:timer_ctl_ports|clk_converter_60hz:clk_converter_ports|clock_tmp                ; clk          ; clk         ; 1.000        ; -0.018     ; 1.846      ;
; -0.852 ; timer_ctl:timer_ctl_ports|clk_converter_60hz:clk_converter_ports|\counter_clk:counter[17] ; timer_ctl:timer_ctl_ports|clk_converter_60hz:clk_converter_ports|clock_tmp                ; clk          ; clk         ; 1.000        ; -0.018     ; 1.841      ;
; -0.833 ; timer_ctl:timer_ctl_ports|clk_converter_60hz:clk_converter_ports|\counter_clk:counter[1]  ; timer_ctl:timer_ctl_ports|clk_converter_60hz:clk_converter_ports|\counter_clk:counter[31] ; clk          ; clk         ; 1.000        ; -0.050     ; 1.790      ;
; -0.829 ; timer_ctl:timer_ctl_ports|clk_converter_60hz:clk_converter_ports|\counter_clk:counter[1]  ; timer_ctl:timer_ctl_ports|clk_converter_60hz:clk_converter_ports|\counter_clk:counter[30] ; clk          ; clk         ; 1.000        ; -0.050     ; 1.786      ;
; -0.819 ; timer_ctl:timer_ctl_ports|clk_converter_60hz:clk_converter_ports|\counter_clk:counter[0]  ; timer_ctl:timer_ctl_ports|clk_converter_60hz:clk_converter_ports|\counter_clk:counter[31] ; clk          ; clk         ; 1.000        ; -0.050     ; 1.776      ;
; -0.808 ; timer_ctl:timer_ctl_ports|clk_converter_60hz:clk_converter_ports|\counter_clk:counter[13] ; timer_ctl:timer_ctl_ports|clk_converter_60hz:clk_converter_ports|clock_tmp                ; clk          ; clk         ; 1.000        ; -0.035     ; 1.780      ;
; -0.805 ; timer_ctl:timer_ctl_ports|clk_converter_60hz:clk_converter_ports|\counter_clk:counter[15] ; timer_ctl:timer_ctl_ports|clk_converter_60hz:clk_converter_ports|clock_tmp                ; clk          ; clk         ; 1.000        ; -0.035     ; 1.777      ;
; -0.790 ; timer_ctl:timer_ctl_ports|clk_converter_60hz:clk_converter_ports|\counter_clk:counter[22] ; timer_ctl:timer_ctl_ports|clk_converter_60hz:clk_converter_ports|clock_tmp                ; clk          ; clk         ; 1.000        ; -0.018     ; 1.779      ;
; -0.787 ; timer_ctl:timer_ctl_ports|clk_converter_60hz:clk_converter_ports|\counter_clk:counter[14] ; timer_ctl:timer_ctl_ports|clk_converter_60hz:clk_converter_ports|clock_tmp                ; clk          ; clk         ; 1.000        ; -0.035     ; 1.759      ;
; -0.786 ; timer_ctl:timer_ctl_ports|clk_converter_60hz:clk_converter_ports|\counter_clk:counter[29] ; timer_ctl:timer_ctl_ports|clk_converter_60hz:clk_converter_ports|clock_tmp                ; clk          ; clk         ; 1.000        ; -0.018     ; 1.775      ;
; -0.781 ; timer_ctl:timer_ctl_ports|clk_converter_60hz:clk_converter_ports|\counter_clk:counter[0]  ; timer_ctl:timer_ctl_ports|clk_converter_60hz:clk_converter_ports|\counter_clk:counter[30] ; clk          ; clk         ; 1.000        ; -0.050     ; 1.738      ;
; -0.772 ; timer_ctl:timer_ctl_ports|clk_converter_60hz:clk_converter_ports|\counter_clk:counter[1]  ; timer_ctl:timer_ctl_ports|clk_converter_60hz:clk_converter_ports|clock_tmp                ; clk          ; clk         ; 1.000        ; -0.035     ; 1.744      ;
; -0.772 ; timer_ctl:timer_ctl_ports|clk_converter_60hz:clk_converter_ports|\counter_clk:counter[0]  ; timer_ctl:timer_ctl_ports|clk_converter_60hz:clk_converter_ports|clock_tmp                ; clk          ; clk         ; 1.000        ; -0.035     ; 1.744      ;
; -0.765 ; timer_ctl:timer_ctl_ports|clk_converter_60hz:clk_converter_ports|\counter_clk:counter[1]  ; timer_ctl:timer_ctl_ports|clk_converter_60hz:clk_converter_ports|\counter_clk:counter[29] ; clk          ; clk         ; 1.000        ; -0.050     ; 1.722      ;
; -0.762 ; timer_ctl:timer_ctl_ports|clk_converter_60hz:clk_converter_ports|\counter_clk:counter[3]  ; timer_ctl:timer_ctl_ports|clk_converter_60hz:clk_converter_ports|\counter_clk:counter[31] ; clk          ; clk         ; 1.000        ; -0.050     ; 1.719      ;
; -0.761 ; timer_ctl:timer_ctl_ports|clk_converter_60hz:clk_converter_ports|\counter_clk:counter[1]  ; timer_ctl:timer_ctl_ports|clk_converter_60hz:clk_converter_ports|\counter_clk:counter[28] ; clk          ; clk         ; 1.000        ; -0.050     ; 1.718      ;
; -0.758 ; timer_ctl:timer_ctl_ports|clk_converter_60hz:clk_converter_ports|\counter_clk:counter[3]  ; timer_ctl:timer_ctl_ports|clk_converter_60hz:clk_converter_ports|\counter_clk:counter[30] ; clk          ; clk         ; 1.000        ; -0.050     ; 1.715      ;
; -0.752 ; timer_ctl:timer_ctl_ports|clk_converter_60hz:clk_converter_ports|\counter_clk:counter[2]  ; timer_ctl:timer_ctl_ports|clk_converter_60hz:clk_converter_ports|\counter_clk:counter[31] ; clk          ; clk         ; 1.000        ; -0.050     ; 1.709      ;
; -0.751 ; timer_ctl:timer_ctl_ports|clk_converter_60hz:clk_converter_ports|\counter_clk:counter[0]  ; timer_ctl:timer_ctl_ports|clk_converter_60hz:clk_converter_ports|\counter_clk:counter[29] ; clk          ; clk         ; 1.000        ; -0.050     ; 1.708      ;
; -0.747 ; timer_ctl:timer_ctl_ports|clk_converter_60hz:clk_converter_ports|\counter_clk:counter[7]  ; timer_ctl:timer_ctl_ports|clk_converter_60hz:clk_converter_ports|clock_tmp                ; clk          ; clk         ; 1.000        ; -0.035     ; 1.719      ;
; -0.747 ; timer_ctl:timer_ctl_ports|clk_converter_60hz:clk_converter_ports|\counter_clk:counter[12] ; timer_ctl:timer_ctl_ports|clk_converter_60hz:clk_converter_ports|clock_tmp                ; clk          ; clk         ; 1.000        ; -0.035     ; 1.719      ;
; -0.741 ; timer_ctl:timer_ctl_ports|clk_converter_60hz:clk_converter_ports|\counter_clk:counter[11] ; timer_ctl:timer_ctl_ports|clk_converter_60hz:clk_converter_ports|clock_tmp                ; clk          ; clk         ; 1.000        ; -0.035     ; 1.713      ;
; -0.735 ; timer_ctl:timer_ctl_ports|clk_converter_60hz:clk_converter_ports|\counter_clk:counter[20] ; timer_ctl:timer_ctl_ports|clk_converter_60hz:clk_converter_ports|clock_tmp                ; clk          ; clk         ; 1.000        ; -0.018     ; 1.724      ;
; -0.733 ; timer_ctl:timer_ctl_ports|clk_converter_60hz:clk_converter_ports|\counter_clk:counter[9]  ; timer_ctl:timer_ctl_ports|clk_converter_60hz:clk_converter_ports|clock_tmp                ; clk          ; clk         ; 1.000        ; -0.035     ; 1.705      ;
; -0.718 ; timer_ctl:timer_ctl_ports|clk_converter_60hz:clk_converter_ports|\counter_clk:counter[10] ; timer_ctl:timer_ctl_ports|clk_converter_60hz:clk_converter_ports|clock_tmp                ; clk          ; clk         ; 1.000        ; -0.035     ; 1.690      ;
; -0.717 ; timer_ctl:timer_ctl_ports|clk_converter_60hz:clk_converter_ports|\counter_clk:counter[18] ; timer_ctl:timer_ctl_ports|clk_converter_60hz:clk_converter_ports|clock_tmp                ; clk          ; clk         ; 1.000        ; -0.018     ; 1.706      ;
; -0.715 ; timer_ctl:timer_ctl_ports|clk_converter_60hz:clk_converter_ports|\counter_clk:counter[31] ; timer_ctl:timer_ctl_ports|clk_converter_60hz:clk_converter_ports|\counter_clk:counter[1]  ; clk          ; clk         ; 1.000        ; -0.017     ; 1.705      ;
; -0.714 ; timer_ctl:timer_ctl_ports|clk_converter_60hz:clk_converter_ports|\counter_clk:counter[2]  ; timer_ctl:timer_ctl_ports|clk_converter_60hz:clk_converter_ports|\counter_clk:counter[30] ; clk          ; clk         ; 1.000        ; -0.050     ; 1.671      ;
; -0.713 ; timer_ctl:timer_ctl_ports|clk_converter_60hz:clk_converter_ports|\counter_clk:counter[0]  ; timer_ctl:timer_ctl_ports|clk_converter_60hz:clk_converter_ports|\counter_clk:counter[28] ; clk          ; clk         ; 1.000        ; -0.050     ; 1.670      ;
; -0.712 ; timer_ctl:timer_ctl_ports|clk_converter_60hz:clk_converter_ports|\counter_clk:counter[25] ; timer_ctl:timer_ctl_ports|clk_converter_60hz:clk_converter_ports|clock_tmp                ; clk          ; clk         ; 1.000        ; -0.018     ; 1.701      ;
; -0.709 ; timer_ctl:timer_ctl_ports|clk_converter_60hz:clk_converter_ports|\counter_clk:counter[28] ; timer_ctl:timer_ctl_ports|clk_converter_60hz:clk_converter_ports|\counter_clk:counter[1]  ; clk          ; clk         ; 1.000        ; -0.017     ; 1.699      ;
; -0.698 ; timer_ctl:timer_ctl_ports|clk_converter_60hz:clk_converter_ports|\counter_clk:counter[23] ; timer_ctl:timer_ctl_ports|clk_converter_60hz:clk_converter_ports|\counter_clk:counter[1]  ; clk          ; clk         ; 1.000        ; -0.017     ; 1.688      ;
; -0.697 ; timer_ctl:timer_ctl_ports|clk_converter_60hz:clk_converter_ports|\counter_clk:counter[30] ; timer_ctl:timer_ctl_ports|clk_converter_60hz:clk_converter_ports|\counter_clk:counter[1]  ; clk          ; clk         ; 1.000        ; -0.017     ; 1.687      ;
; -0.697 ; timer_ctl:timer_ctl_ports|clk_converter_60hz:clk_converter_ports|\counter_clk:counter[1]  ; timer_ctl:timer_ctl_ports|clk_converter_60hz:clk_converter_ports|\counter_clk:counter[27] ; clk          ; clk         ; 1.000        ; -0.050     ; 1.654      ;
; -0.694 ; timer_ctl:timer_ctl_ports|clk_converter_60hz:clk_converter_ports|\counter_clk:counter[5]  ; timer_ctl:timer_ctl_ports|clk_converter_60hz:clk_converter_ports|\counter_clk:counter[31] ; clk          ; clk         ; 1.000        ; -0.050     ; 1.651      ;
; -0.694 ; timer_ctl:timer_ctl_ports|clk_converter_60hz:clk_converter_ports|\counter_clk:counter[3]  ; timer_ctl:timer_ctl_ports|clk_converter_60hz:clk_converter_ports|\counter_clk:counter[29] ; clk          ; clk         ; 1.000        ; -0.050     ; 1.651      ;
; -0.693 ; timer_ctl:timer_ctl_ports|clk_converter_60hz:clk_converter_ports|\counter_clk:counter[1]  ; timer_ctl:timer_ctl_ports|clk_converter_60hz:clk_converter_ports|\counter_clk:counter[26] ; clk          ; clk         ; 1.000        ; -0.050     ; 1.650      ;
; -0.690 ; timer_ctl:timer_ctl_ports|clk_converter_60hz:clk_converter_ports|\counter_clk:counter[5]  ; timer_ctl:timer_ctl_ports|clk_converter_60hz:clk_converter_ports|\counter_clk:counter[30] ; clk          ; clk         ; 1.000        ; -0.050     ; 1.647      ;
; -0.690 ; timer_ctl:timer_ctl_ports|clk_converter_60hz:clk_converter_ports|\counter_clk:counter[3]  ; timer_ctl:timer_ctl_ports|clk_converter_60hz:clk_converter_ports|\counter_clk:counter[28] ; clk          ; clk         ; 1.000        ; -0.050     ; 1.647      ;
; -0.688 ; timer_ctl:timer_ctl_ports|clk_converter_60hz:clk_converter_ports|\counter_clk:counter[21] ; timer_ctl:timer_ctl_ports|clk_converter_60hz:clk_converter_ports|clock_tmp                ; clk          ; clk         ; 1.000        ; -0.018     ; 1.677      ;
; -0.684 ; timer_ctl:timer_ctl_ports|clk_converter_60hz:clk_converter_ports|\counter_clk:counter[4]  ; timer_ctl:timer_ctl_ports|clk_converter_60hz:clk_converter_ports|\counter_clk:counter[31] ; clk          ; clk         ; 1.000        ; -0.050     ; 1.641      ;
; -0.684 ; timer_ctl:timer_ctl_ports|clk_converter_60hz:clk_converter_ports|\counter_clk:counter[2]  ; timer_ctl:timer_ctl_ports|clk_converter_60hz:clk_converter_ports|\counter_clk:counter[29] ; clk          ; clk         ; 1.000        ; -0.050     ; 1.641      ;
; -0.683 ; timer_ctl:timer_ctl_ports|clk_converter_60hz:clk_converter_ports|\counter_clk:counter[0]  ; timer_ctl:timer_ctl_ports|clk_converter_60hz:clk_converter_ports|\counter_clk:counter[27] ; clk          ; clk         ; 1.000        ; -0.050     ; 1.640      ;
; -0.663 ; timer_ctl:timer_ctl_ports|clk_converter_60hz:clk_converter_ports|\counter_clk:counter[27] ; timer_ctl:timer_ctl_ports|clk_converter_60hz:clk_converter_ports|clock_tmp                ; clk          ; clk         ; 1.000        ; -0.018     ; 1.652      ;
; -0.650 ; timer_ctl:timer_ctl_ports|clk_converter_60hz:clk_converter_ports|\counter_clk:counter[2]  ; timer_ctl:timer_ctl_ports|clk_converter_60hz:clk_converter_ports|clock_tmp                ; clk          ; clk         ; 1.000        ; -0.035     ; 1.622      ;
; -0.646 ; timer_ctl:timer_ctl_ports|clk_converter_60hz:clk_converter_ports|\counter_clk:counter[3]  ; timer_ctl:timer_ctl_ports|clk_converter_60hz:clk_converter_ports|\counter_clk:counter[1]  ; clk          ; clk         ; 1.000        ; -0.023     ; 1.630      ;
; -0.646 ; timer_ctl:timer_ctl_ports|clk_converter_60hz:clk_converter_ports|\counter_clk:counter[5]  ; timer_ctl:timer_ctl_ports|clk_converter_60hz:clk_converter_ports|clock_tmp                ; clk          ; clk         ; 1.000        ; -0.035     ; 1.618      ;
; -0.646 ; timer_ctl:timer_ctl_ports|clk_converter_60hz:clk_converter_ports|\counter_clk:counter[4]  ; timer_ctl:timer_ctl_ports|clk_converter_60hz:clk_converter_ports|\counter_clk:counter[30] ; clk          ; clk         ; 1.000        ; -0.050     ; 1.603      ;
; -0.646 ; timer_ctl:timer_ctl_ports|clk_converter_60hz:clk_converter_ports|\counter_clk:counter[2]  ; timer_ctl:timer_ctl_ports|clk_converter_60hz:clk_converter_ports|\counter_clk:counter[28] ; clk          ; clk         ; 1.000        ; -0.050     ; 1.603      ;
; -0.645 ; timer_ctl:timer_ctl_ports|clk_converter_60hz:clk_converter_ports|\counter_clk:counter[0]  ; timer_ctl:timer_ctl_ports|clk_converter_60hz:clk_converter_ports|\counter_clk:counter[26] ; clk          ; clk         ; 1.000        ; -0.050     ; 1.602      ;
; -0.644 ; timer_ctl:timer_ctl_ports|clk_converter_60hz:clk_converter_ports|\counter_clk:counter[26] ; timer_ctl:timer_ctl_ports|clk_converter_60hz:clk_converter_ports|clock_tmp                ; clk          ; clk         ; 1.000        ; -0.018     ; 1.633      ;
; -0.643 ; timer_ctl:timer_ctl_ports|clk_converter_60hz:clk_converter_ports|\counter_clk:counter[16] ; timer_ctl:timer_ctl_ports|clk_converter_60hz:clk_converter_ports|\counter_clk:counter[1]  ; clk          ; clk         ; 1.000        ; -0.017     ; 1.633      ;
; -0.643 ; timer_ctl:timer_ctl_ports|clk_converter_60hz:clk_converter_ports|\counter_clk:counter[24] ; timer_ctl:timer_ctl_ports|clk_converter_60hz:clk_converter_ports|\counter_clk:counter[1]  ; clk          ; clk         ; 1.000        ; -0.017     ; 1.633      ;
; -0.636 ; timer_ctl:timer_ctl_ports|clk_converter_60hz:clk_converter_ports|\counter_clk:counter[19] ; timer_ctl:timer_ctl_ports|clk_converter_60hz:clk_converter_ports|\counter_clk:counter[1]  ; clk          ; clk         ; 1.000        ; -0.017     ; 1.626      ;
; -0.630 ; timer_ctl:timer_ctl_ports|clk_converter_60hz:clk_converter_ports|\counter_clk:counter[7]  ; timer_ctl:timer_ctl_ports|clk_converter_60hz:clk_converter_ports|\counter_clk:counter[31] ; clk          ; clk         ; 1.000        ; -0.050     ; 1.587      ;
; -0.629 ; timer_ctl:timer_ctl_ports|clk_converter_60hz:clk_converter_ports|\counter_clk:counter[1]  ; timer_ctl:timer_ctl_ports|clk_converter_60hz:clk_converter_ports|\counter_clk:counter[25] ; clk          ; clk         ; 1.000        ; -0.050     ; 1.586      ;
; -0.628 ; timer_ctl:timer_ctl_ports|clk_converter_60hz:clk_converter_ports|\counter_clk:counter[17] ; timer_ctl:timer_ctl_ports|clk_converter_60hz:clk_converter_ports|\counter_clk:counter[1]  ; clk          ; clk         ; 1.000        ; -0.017     ; 1.618      ;
; -0.626 ; timer_ctl:timer_ctl_ports|clk_converter_60hz:clk_converter_ports|\counter_clk:counter[7]  ; timer_ctl:timer_ctl_ports|clk_converter_60hz:clk_converter_ports|\counter_clk:counter[30] ; clk          ; clk         ; 1.000        ; -0.050     ; 1.583      ;
; -0.626 ; timer_ctl:timer_ctl_ports|clk_converter_60hz:clk_converter_ports|\counter_clk:counter[5]  ; timer_ctl:timer_ctl_ports|clk_converter_60hz:clk_converter_ports|\counter_clk:counter[29] ; clk          ; clk         ; 1.000        ; -0.050     ; 1.583      ;
; -0.626 ; timer_ctl:timer_ctl_ports|clk_converter_60hz:clk_converter_ports|\counter_clk:counter[3]  ; timer_ctl:timer_ctl_ports|clk_converter_60hz:clk_converter_ports|\counter_clk:counter[27] ; clk          ; clk         ; 1.000        ; -0.050     ; 1.583      ;
; -0.625 ; timer_ctl:timer_ctl_ports|clk_converter_60hz:clk_converter_ports|\counter_clk:counter[1]  ; timer_ctl:timer_ctl_ports|clk_converter_60hz:clk_converter_ports|\counter_clk:counter[24] ; clk          ; clk         ; 1.000        ; -0.050     ; 1.582      ;
; -0.622 ; timer_ctl:timer_ctl_ports|clk_converter_60hz:clk_converter_ports|\counter_clk:counter[5]  ; timer_ctl:timer_ctl_ports|clk_converter_60hz:clk_converter_ports|\counter_clk:counter[28] ; clk          ; clk         ; 1.000        ; -0.050     ; 1.579      ;
; -0.622 ; timer_ctl:timer_ctl_ports|clk_converter_60hz:clk_converter_ports|\counter_clk:counter[3]  ; timer_ctl:timer_ctl_ports|clk_converter_60hz:clk_converter_ports|\counter_clk:counter[26] ; clk          ; clk         ; 1.000        ; -0.050     ; 1.579      ;
; -0.617 ; timer_ctl:timer_ctl_ports|clk_converter_60hz:clk_converter_ports|\counter_clk:counter[6]  ; timer_ctl:timer_ctl_ports|clk_converter_60hz:clk_converter_ports|clock_tmp                ; clk          ; clk         ; 1.000        ; -0.035     ; 1.589      ;
; -0.616 ; timer_ctl:timer_ctl_ports|clk_converter_60hz:clk_converter_ports|\counter_clk:counter[6]  ; timer_ctl:timer_ctl_ports|clk_converter_60hz:clk_converter_ports|\counter_clk:counter[31] ; clk          ; clk         ; 1.000        ; -0.050     ; 1.573      ;
; -0.616 ; timer_ctl:timer_ctl_ports|clk_converter_60hz:clk_converter_ports|\counter_clk:counter[4]  ; timer_ctl:timer_ctl_ports|clk_converter_60hz:clk_converter_ports|\counter_clk:counter[29] ; clk          ; clk         ; 1.000        ; -0.050     ; 1.573      ;
; -0.616 ; timer_ctl:timer_ctl_ports|clk_converter_60hz:clk_converter_ports|\counter_clk:counter[2]  ; timer_ctl:timer_ctl_ports|clk_converter_60hz:clk_converter_ports|\counter_clk:counter[27] ; clk          ; clk         ; 1.000        ; -0.050     ; 1.573      ;
; -0.615 ; timer_ctl:timer_ctl_ports|clk_converter_60hz:clk_converter_ports|\counter_clk:counter[0]  ; timer_ctl:timer_ctl_ports|clk_converter_60hz:clk_converter_ports|\counter_clk:counter[25] ; clk          ; clk         ; 1.000        ; -0.050     ; 1.572      ;
; -0.582 ; timer_ctl:timer_ctl_ports|clk_converter_60hz:clk_converter_ports|\counter_clk:counter[15] ; timer_ctl:timer_ctl_ports|clk_converter_60hz:clk_converter_ports|\counter_clk:counter[1]  ; clk          ; clk         ; 1.000        ; -0.023     ; 1.566      ;
; -0.578 ; timer_ctl:timer_ctl_ports|clk_converter_60hz:clk_converter_ports|\counter_clk:counter[13] ; timer_ctl:timer_ctl_ports|clk_converter_60hz:clk_converter_ports|\counter_clk:counter[1]  ; clk          ; clk         ; 1.000        ; -0.023     ; 1.562      ;
; -0.578 ; timer_ctl:timer_ctl_ports|clk_converter_60hz:clk_converter_ports|\counter_clk:counter[22] ; timer_ctl:timer_ctl_ports|clk_converter_60hz:clk_converter_ports|\counter_clk:counter[1]  ; clk          ; clk         ; 1.000        ; -0.017     ; 1.568      ;
; -0.578 ; timer_ctl:timer_ctl_ports|clk_converter_60hz:clk_converter_ports|\counter_clk:counter[4]  ; timer_ctl:timer_ctl_ports|clk_converter_60hz:clk_converter_ports|\counter_clk:counter[28] ; clk          ; clk         ; 1.000        ; -0.050     ; 1.535      ;
; -0.578 ; timer_ctl:timer_ctl_ports|clk_converter_60hz:clk_converter_ports|\counter_clk:counter[2]  ; timer_ctl:timer_ctl_ports|clk_converter_60hz:clk_converter_ports|\counter_clk:counter[26] ; clk          ; clk         ; 1.000        ; -0.050     ; 1.535      ;
; -0.577 ; timer_ctl:timer_ctl_ports|clk_converter_60hz:clk_converter_ports|\counter_clk:counter[6]  ; timer_ctl:timer_ctl_ports|clk_converter_60hz:clk_converter_ports|\counter_clk:counter[30] ; clk          ; clk         ; 1.000        ; -0.050     ; 1.534      ;
; -0.577 ; timer_ctl:timer_ctl_ports|clk_converter_60hz:clk_converter_ports|\counter_clk:counter[0]  ; timer_ctl:timer_ctl_ports|clk_converter_60hz:clk_converter_ports|\counter_clk:counter[24] ; clk          ; clk         ; 1.000        ; -0.050     ; 1.534      ;
; -0.573 ; timer_ctl:timer_ctl_ports|clk_converter_60hz:clk_converter_ports|\counter_clk:counter[8]  ; timer_ctl:timer_ctl_ports|clk_converter_60hz:clk_converter_ports|clock_tmp                ; clk          ; clk         ; 1.000        ; -0.035     ; 1.545      ;
; -0.572 ; timer_ctl:timer_ctl_ports|clk_converter_60hz:clk_converter_ports|\counter_clk:counter[4]  ; timer_ctl:timer_ctl_ports|clk_converter_60hz:clk_converter_ports|clock_tmp                ; clk          ; clk         ; 1.000        ; -0.035     ; 1.544      ;
; -0.562 ; timer_ctl:timer_ctl_ports|clk_converter_60hz:clk_converter_ports|\counter_clk:counter[29] ; timer_ctl:timer_ctl_ports|clk_converter_60hz:clk_converter_ports|\counter_clk:counter[1]  ; clk          ; clk         ; 1.000        ; -0.017     ; 1.552      ;
; -0.562 ; timer_ctl:timer_ctl_ports|clk_converter_60hz:clk_converter_ports|\counter_clk:counter[9]  ; timer_ctl:timer_ctl_ports|clk_converter_60hz:clk_converter_ports|\counter_clk:counter[31] ; clk          ; clk         ; 1.000        ; -0.050     ; 1.519      ;
; -0.562 ; timer_ctl:timer_ctl_ports|clk_converter_60hz:clk_converter_ports|\counter_clk:counter[7]  ; timer_ctl:timer_ctl_ports|clk_converter_60hz:clk_converter_ports|\counter_clk:counter[29] ; clk          ; clk         ; 1.000        ; -0.050     ; 1.519      ;
; -0.561 ; timer_ctl:timer_ctl_ports|clk_converter_60hz:clk_converter_ports|\counter_clk:counter[1]  ; timer_ctl:timer_ctl_ports|clk_converter_60hz:clk_converter_ports|\counter_clk:counter[23] ; clk          ; clk         ; 1.000        ; -0.050     ; 1.518      ;
; -0.560 ; timer_ctl:timer_ctl_ports|clk_converter_60hz:clk_converter_ports|\counter_clk:counter[14] ; timer_ctl:timer_ctl_ports|clk_converter_60hz:clk_converter_ports|\counter_clk:counter[1]  ; clk          ; clk         ; 1.000        ; -0.023     ; 1.544      ;
; -0.558 ; timer_ctl:timer_ctl_ports|clk_converter_60hz:clk_converter_ports|\counter_clk:counter[9]  ; timer_ctl:timer_ctl_ports|clk_converter_60hz:clk_converter_ports|\counter_clk:counter[30] ; clk          ; clk         ; 1.000        ; -0.050     ; 1.515      ;
; -0.558 ; timer_ctl:timer_ctl_ports|clk_converter_60hz:clk_converter_ports|\counter_clk:counter[7]  ; timer_ctl:timer_ctl_ports|clk_converter_60hz:clk_converter_ports|\counter_clk:counter[28] ; clk          ; clk         ; 1.000        ; -0.050     ; 1.515      ;
; -0.558 ; timer_ctl:timer_ctl_ports|clk_converter_60hz:clk_converter_ports|\counter_clk:counter[5]  ; timer_ctl:timer_ctl_ports|clk_converter_60hz:clk_converter_ports|\counter_clk:counter[27] ; clk          ; clk         ; 1.000        ; -0.050     ; 1.515      ;
; -0.558 ; timer_ctl:timer_ctl_ports|clk_converter_60hz:clk_converter_ports|\counter_clk:counter[3]  ; timer_ctl:timer_ctl_ports|clk_converter_60hz:clk_converter_ports|\counter_clk:counter[25] ; clk          ; clk         ; 1.000        ; -0.050     ; 1.515      ;
; -0.557 ; timer_ctl:timer_ctl_ports|clk_converter_60hz:clk_converter_ports|\counter_clk:counter[7]  ; timer_ctl:timer_ctl_ports|clk_converter_60hz:clk_converter_ports|\counter_clk:counter[1]  ; clk          ; clk         ; 1.000        ; -0.023     ; 1.541      ;
; -0.557 ; timer_ctl:timer_ctl_ports|clk_converter_60hz:clk_converter_ports|\counter_clk:counter[1]  ; timer_ctl:timer_ctl_ports|clk_converter_60hz:clk_converter_ports|\counter_clk:counter[22] ; clk          ; clk         ; 1.000        ; -0.050     ; 1.514      ;
; -0.554 ; timer_ctl:timer_ctl_ports|clk_converter_60hz:clk_converter_ports|\counter_clk:counter[5]  ; timer_ctl:timer_ctl_ports|clk_converter_60hz:clk_converter_ports|\counter_clk:counter[26] ; clk          ; clk         ; 1.000        ; -0.050     ; 1.511      ;
; -0.554 ; timer_ctl:timer_ctl_ports|clk_converter_60hz:clk_converter_ports|\counter_clk:counter[3]  ; timer_ctl:timer_ctl_ports|clk_converter_60hz:clk_converter_ports|\counter_clk:counter[24] ; clk          ; clk         ; 1.000        ; -0.050     ; 1.511      ;
; -0.553 ; timer_ctl:timer_ctl_ports|clk_converter_60hz:clk_converter_ports|\counter_clk:counter[1]  ; timer_ctl:timer_ctl_ports|clk_converter_60hz:clk_converter_ports|\counter_clk:counter[1]  ; clk          ; clk         ; 1.000        ; -0.023     ; 1.537      ;
; -0.548 ; timer_ctl:timer_ctl_ports|clk_converter_60hz:clk_converter_ports|\counter_clk:counter[0]  ; timer_ctl:timer_ctl_ports|clk_converter_60hz:clk_converter_ports|\counter_clk:counter[1]  ; clk          ; clk         ; 1.000        ; -0.023     ; 1.532      ;
; -0.548 ; timer_ctl:timer_ctl_ports|clk_converter_60hz:clk_converter_ports|\counter_clk:counter[8]  ; timer_ctl:timer_ctl_ports|clk_converter_60hz:clk_converter_ports|\counter_clk:counter[31] ; clk          ; clk         ; 1.000        ; -0.050     ; 1.505      ;
+--------+-------------------------------------------------------------------------------------------+-------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Setup: 'timer_ctl:timer_ctl_ports|clk_converter_60hz:clk_converter_ports|clock_tmp'                                                                                                                                                                                                                  ;
+--------+-------------------------------------------------------+-------------------------------------------------------+----------------------------------------------------------------------------+----------------------------------------------------------------------------+--------------+------------+------------+
; Slack  ; From Node                                             ; To Node                                               ; Launch Clock                                                               ; Latch Clock                                                                ; Relationship ; Clock Skew ; Data Delay ;
+--------+-------------------------------------------------------+-------------------------------------------------------+----------------------------------------------------------------------------+----------------------------------------------------------------------------+--------------+------------+------------+
; -0.534 ; state[3]                                              ; state[1]                                              ; timer_ctl:timer_ctl_ports|clk_converter_60hz:clk_converter_ports|clock_tmp ; timer_ctl:timer_ctl_ports|clk_converter_60hz:clk_converter_ports|clock_tmp ; 1.000        ; -0.036     ; 1.485      ;
; -0.489 ; state[3]                                              ; state[0]                                              ; timer_ctl:timer_ctl_ports|clk_converter_60hz:clk_converter_ports|clock_tmp ; timer_ctl:timer_ctl_ports|clk_converter_60hz:clk_converter_ports|clock_tmp ; 1.000        ; -0.036     ; 1.440      ;
; -0.478 ; timer_ctl:timer_ctl_ports|\always:internal_counter[0] ; timer_ctl:timer_ctl_ports|long_interval               ; timer_ctl:timer_ctl_ports|clk_converter_60hz:clk_converter_ports|clock_tmp ; timer_ctl:timer_ctl_ports|clk_converter_60hz:clk_converter_ports|clock_tmp ; 1.000        ; -0.035     ; 1.430      ;
; -0.465 ; state[5]                                              ; state[1]                                              ; timer_ctl:timer_ctl_ports|clk_converter_60hz:clk_converter_ports|clock_tmp ; timer_ctl:timer_ctl_ports|clk_converter_60hz:clk_converter_ports|clock_tmp ; 1.000        ; -0.036     ; 1.416      ;
; -0.458 ; timer_ctl:timer_ctl_ports|\always:internal_counter[1] ; timer_ctl:timer_ctl_ports|long_interval               ; timer_ctl:timer_ctl_ports|clk_converter_60hz:clk_converter_ports|clock_tmp ; timer_ctl:timer_ctl_ports|clk_converter_60hz:clk_converter_ports|clock_tmp ; 1.000        ; -0.035     ; 1.410      ;
; -0.453 ; timer_ctl:timer_ctl_ports|\always:internal_counter[0] ; timer_ctl:timer_ctl_ports|short_interval              ; timer_ctl:timer_ctl_ports|clk_converter_60hz:clk_converter_ports|clock_tmp ; timer_ctl:timer_ctl_ports|clk_converter_60hz:clk_converter_ports|clock_tmp ; 1.000        ; -0.035     ; 1.405      ;
; -0.442 ; state[2]                                              ; state[1]                                              ; timer_ctl:timer_ctl_ports|clk_converter_60hz:clk_converter_ports|clock_tmp ; timer_ctl:timer_ctl_ports|clk_converter_60hz:clk_converter_ports|clock_tmp ; 1.000        ; -0.036     ; 1.393      ;
; -0.441 ; timer_ctl:timer_ctl_ports|\always:internal_counter[1] ; timer_ctl:timer_ctl_ports|short_interval              ; timer_ctl:timer_ctl_ports|clk_converter_60hz:clk_converter_ports|clock_tmp ; timer_ctl:timer_ctl_ports|clk_converter_60hz:clk_converter_ports|clock_tmp ; 1.000        ; -0.035     ; 1.393      ;
; -0.435 ; state[3]                                              ; state[2]                                              ; timer_ctl:timer_ctl_ports|clk_converter_60hz:clk_converter_ports|clock_tmp ; timer_ctl:timer_ctl_ports|clk_converter_60hz:clk_converter_ports|clock_tmp ; 1.000        ; -0.036     ; 1.386      ;
; -0.435 ; state[3]                                              ; state[3]                                              ; timer_ctl:timer_ctl_ports|clk_converter_60hz:clk_converter_ports|clock_tmp ; timer_ctl:timer_ctl_ports|clk_converter_60hz:clk_converter_ports|clock_tmp ; 1.000        ; -0.036     ; 1.386      ;
; -0.433 ; state[3]                                              ; state[5]                                              ; timer_ctl:timer_ctl_ports|clk_converter_60hz:clk_converter_ports|clock_tmp ; timer_ctl:timer_ctl_ports|clk_converter_60hz:clk_converter_ports|clock_tmp ; 1.000        ; -0.036     ; 1.384      ;
; -0.431 ; state[3]                                              ; state[4]                                              ; timer_ctl:timer_ctl_ports|clk_converter_60hz:clk_converter_ports|clock_tmp ; timer_ctl:timer_ctl_ports|clk_converter_60hz:clk_converter_ports|clock_tmp ; 1.000        ; -0.036     ; 1.382      ;
; -0.420 ; state[5]                                              ; state[0]                                              ; timer_ctl:timer_ctl_ports|clk_converter_60hz:clk_converter_ports|clock_tmp ; timer_ctl:timer_ctl_ports|clk_converter_60hz:clk_converter_ports|clock_tmp ; 1.000        ; -0.036     ; 1.371      ;
; -0.411 ; timer_ctl:timer_ctl_ports|long_interval               ; state[1]                                              ; timer_ctl:timer_ctl_ports|clk_converter_60hz:clk_converter_ports|clock_tmp ; timer_ctl:timer_ctl_ports|clk_converter_60hz:clk_converter_ports|clock_tmp ; 1.000        ; -0.036     ; 1.362      ;
; -0.409 ; timer_ctl:timer_ctl_ports|\always:internal_counter[2] ; timer_ctl:timer_ctl_ports|long_interval               ; timer_ctl:timer_ctl_ports|clk_converter_60hz:clk_converter_ports|clock_tmp ; timer_ctl:timer_ctl_ports|clk_converter_60hz:clk_converter_ports|clock_tmp ; 1.000        ; -0.035     ; 1.361      ;
; -0.404 ; state[4]                                              ; state[1]                                              ; timer_ctl:timer_ctl_ports|clk_converter_60hz:clk_converter_ports|clock_tmp ; timer_ctl:timer_ctl_ports|clk_converter_60hz:clk_converter_ports|clock_tmp ; 1.000        ; -0.036     ; 1.355      ;
; -0.397 ; state[2]                                              ; state[0]                                              ; timer_ctl:timer_ctl_ports|clk_converter_60hz:clk_converter_ports|clock_tmp ; timer_ctl:timer_ctl_ports|clk_converter_60hz:clk_converter_ports|clock_tmp ; 1.000        ; -0.036     ; 1.348      ;
; -0.377 ; state[5]                                              ; timer_reset                                           ; timer_ctl:timer_ctl_ports|clk_converter_60hz:clk_converter_ports|clock_tmp ; timer_ctl:timer_ctl_ports|clk_converter_60hz:clk_converter_ports|clock_tmp ; 1.000        ; -0.036     ; 1.328      ;
; -0.371 ; state[0]                                              ; state[3]                                              ; timer_ctl:timer_ctl_ports|clk_converter_60hz:clk_converter_ports|clock_tmp ; timer_ctl:timer_ctl_ports|clk_converter_60hz:clk_converter_ports|clock_tmp ; 1.000        ; -0.036     ; 1.322      ;
; -0.370 ; state[4]                                              ; state[3]                                              ; timer_ctl:timer_ctl_ports|clk_converter_60hz:clk_converter_ports|clock_tmp ; timer_ctl:timer_ctl_ports|clk_converter_60hz:clk_converter_ports|clock_tmp ; 1.000        ; -0.036     ; 1.321      ;
; -0.368 ; timer_ctl:timer_ctl_ports|\always:internal_counter[1] ; timer_ctl:timer_ctl_ports|\always:internal_counter[1] ; timer_ctl:timer_ctl_ports|clk_converter_60hz:clk_converter_ports|clock_tmp ; timer_ctl:timer_ctl_ports|clk_converter_60hz:clk_converter_ports|clock_tmp ; 1.000        ; -0.036     ; 1.319      ;
; -0.367 ; timer_ctl:timer_ctl_ports|\always:internal_counter[1] ; timer_ctl:timer_ctl_ports|\always:internal_counter[2] ; timer_ctl:timer_ctl_ports|clk_converter_60hz:clk_converter_ports|clock_tmp ; timer_ctl:timer_ctl_ports|clk_converter_60hz:clk_converter_ports|clock_tmp ; 1.000        ; -0.036     ; 1.318      ;
; -0.367 ; timer_ctl:timer_ctl_ports|\always:internal_counter[1] ; timer_ctl:timer_ctl_ports|\always:internal_counter[0] ; timer_ctl:timer_ctl_ports|clk_converter_60hz:clk_converter_ports|clock_tmp ; timer_ctl:timer_ctl_ports|clk_converter_60hz:clk_converter_ports|clock_tmp ; 1.000        ; -0.036     ; 1.318      ;
; -0.366 ; timer_ctl:timer_ctl_ports|long_interval               ; state[0]                                              ; timer_ctl:timer_ctl_ports|clk_converter_60hz:clk_converter_ports|clock_tmp ; timer_ctl:timer_ctl_ports|clk_converter_60hz:clk_converter_ports|clock_tmp ; 1.000        ; -0.036     ; 1.317      ;
; -0.366 ; state[5]                                              ; state[2]                                              ; timer_ctl:timer_ctl_ports|clk_converter_60hz:clk_converter_ports|clock_tmp ; timer_ctl:timer_ctl_ports|clk_converter_60hz:clk_converter_ports|clock_tmp ; 1.000        ; -0.036     ; 1.317      ;
; -0.366 ; state[5]                                              ; state[3]                                              ; timer_ctl:timer_ctl_ports|clk_converter_60hz:clk_converter_ports|clock_tmp ; timer_ctl:timer_ctl_ports|clk_converter_60hz:clk_converter_ports|clock_tmp ; 1.000        ; -0.036     ; 1.317      ;
; -0.365 ; state[1]                                              ; state[1]                                              ; timer_ctl:timer_ctl_ports|clk_converter_60hz:clk_converter_ports|clock_tmp ; timer_ctl:timer_ctl_ports|clk_converter_60hz:clk_converter_ports|clock_tmp ; 1.000        ; -0.036     ; 1.316      ;
; -0.364 ; state[5]                                              ; state[5]                                              ; timer_ctl:timer_ctl_ports|clk_converter_60hz:clk_converter_ports|clock_tmp ; timer_ctl:timer_ctl_ports|clk_converter_60hz:clk_converter_ports|clock_tmp ; 1.000        ; -0.036     ; 1.315      ;
; -0.362 ; state[5]                                              ; state[4]                                              ; timer_ctl:timer_ctl_ports|clk_converter_60hz:clk_converter_ports|clock_tmp ; timer_ctl:timer_ctl_ports|clk_converter_60hz:clk_converter_ports|clock_tmp ; 1.000        ; -0.036     ; 1.313      ;
; -0.357 ; state[0]                                              ; state[1]                                              ; timer_ctl:timer_ctl_ports|clk_converter_60hz:clk_converter_ports|clock_tmp ; timer_ctl:timer_ctl_ports|clk_converter_60hz:clk_converter_ports|clock_tmp ; 1.000        ; -0.036     ; 1.308      ;
; -0.356 ; state[4]                                              ; state[0]                                              ; timer_ctl:timer_ctl_ports|clk_converter_60hz:clk_converter_ports|clock_tmp ; timer_ctl:timer_ctl_ports|clk_converter_60hz:clk_converter_ports|clock_tmp ; 1.000        ; -0.036     ; 1.307      ;
; -0.351 ; state[4]                                              ; timer_reset                                           ; timer_ctl:timer_ctl_ports|clk_converter_60hz:clk_converter_ports|clock_tmp ; timer_ctl:timer_ctl_ports|clk_converter_60hz:clk_converter_ports|clock_tmp ; 1.000        ; -0.036     ; 1.302      ;
; -0.349 ; state[2]                                              ; state[3]                                              ; timer_ctl:timer_ctl_ports|clk_converter_60hz:clk_converter_ports|clock_tmp ; timer_ctl:timer_ctl_ports|clk_converter_60hz:clk_converter_ports|clock_tmp ; 1.000        ; -0.036     ; 1.300      ;
; -0.343 ; timer_ctl:timer_ctl_ports|short_interval              ; state[1]                                              ; timer_ctl:timer_ctl_ports|clk_converter_60hz:clk_converter_ports|clock_tmp ; timer_ctl:timer_ctl_ports|clk_converter_60hz:clk_converter_ports|clock_tmp ; 1.000        ; -0.036     ; 1.294      ;
; -0.343 ; state[2]                                              ; state[2]                                              ; timer_ctl:timer_ctl_ports|clk_converter_60hz:clk_converter_ports|clock_tmp ; timer_ctl:timer_ctl_ports|clk_converter_60hz:clk_converter_ports|clock_tmp ; 1.000        ; -0.036     ; 1.294      ;
; -0.341 ; state[2]                                              ; state[5]                                              ; timer_ctl:timer_ctl_ports|clk_converter_60hz:clk_converter_ports|clock_tmp ; timer_ctl:timer_ctl_ports|clk_converter_60hz:clk_converter_ports|clock_tmp ; 1.000        ; -0.036     ; 1.292      ;
; -0.339 ; state[2]                                              ; state[4]                                              ; timer_ctl:timer_ctl_ports|clk_converter_60hz:clk_converter_ports|clock_tmp ; timer_ctl:timer_ctl_ports|clk_converter_60hz:clk_converter_ports|clock_tmp ; 1.000        ; -0.036     ; 1.290      ;
; -0.322 ; timer_ctl:timer_ctl_ports|\always:internal_counter[0] ; timer_ctl:timer_ctl_ports|\always:internal_counter[1] ; timer_ctl:timer_ctl_ports|clk_converter_60hz:clk_converter_ports|clock_tmp ; timer_ctl:timer_ctl_ports|clk_converter_60hz:clk_converter_ports|clock_tmp ; 1.000        ; -0.036     ; 1.273      ;
; -0.321 ; timer_ctl:timer_ctl_ports|\always:internal_counter[0] ; timer_ctl:timer_ctl_ports|\always:internal_counter[2] ; timer_ctl:timer_ctl_ports|clk_converter_60hz:clk_converter_ports|clock_tmp ; timer_ctl:timer_ctl_ports|clk_converter_60hz:clk_converter_ports|clock_tmp ; 1.000        ; -0.036     ; 1.272      ;
; -0.321 ; timer_ctl:timer_ctl_ports|\always:internal_counter[0] ; timer_ctl:timer_ctl_ports|\always:internal_counter[0] ; timer_ctl:timer_ctl_ports|clk_converter_60hz:clk_converter_ports|clock_tmp ; timer_ctl:timer_ctl_ports|clk_converter_60hz:clk_converter_ports|clock_tmp ; 1.000        ; -0.036     ; 1.272      ;
; -0.320 ; state[1]                                              ; state[0]                                              ; timer_ctl:timer_ctl_ports|clk_converter_60hz:clk_converter_ports|clock_tmp ; timer_ctl:timer_ctl_ports|clk_converter_60hz:clk_converter_ports|clock_tmp ; 1.000        ; -0.036     ; 1.271      ;
; -0.313 ; state[0]                                              ; timer_reset                                           ; timer_ctl:timer_ctl_ports|clk_converter_60hz:clk_converter_ports|clock_tmp ; timer_ctl:timer_ctl_ports|clk_converter_60hz:clk_converter_ports|clock_tmp ; 1.000        ; -0.036     ; 1.264      ;
; -0.312 ; state[0]                                              ; state[0]                                              ; timer_ctl:timer_ctl_ports|clk_converter_60hz:clk_converter_ports|clock_tmp ; timer_ctl:timer_ctl_ports|clk_converter_60hz:clk_converter_ports|clock_tmp ; 1.000        ; -0.036     ; 1.263      ;
; -0.312 ; timer_ctl:timer_ctl_ports|long_interval               ; state[2]                                              ; timer_ctl:timer_ctl_ports|clk_converter_60hz:clk_converter_ports|clock_tmp ; timer_ctl:timer_ctl_ports|clk_converter_60hz:clk_converter_ports|clock_tmp ; 1.000        ; -0.036     ; 1.263      ;
; -0.312 ; timer_ctl:timer_ctl_ports|long_interval               ; state[3]                                              ; timer_ctl:timer_ctl_ports|clk_converter_60hz:clk_converter_ports|clock_tmp ; timer_ctl:timer_ctl_ports|clk_converter_60hz:clk_converter_ports|clock_tmp ; 1.000        ; -0.036     ; 1.263      ;
; -0.310 ; timer_ctl:timer_ctl_ports|long_interval               ; state[5]                                              ; timer_ctl:timer_ctl_ports|clk_converter_60hz:clk_converter_ports|clock_tmp ; timer_ctl:timer_ctl_ports|clk_converter_60hz:clk_converter_ports|clock_tmp ; 1.000        ; -0.036     ; 1.261      ;
; -0.308 ; timer_ctl:timer_ctl_ports|long_interval               ; state[4]                                              ; timer_ctl:timer_ctl_ports|clk_converter_60hz:clk_converter_ports|clock_tmp ; timer_ctl:timer_ctl_ports|clk_converter_60hz:clk_converter_ports|clock_tmp ; 1.000        ; -0.036     ; 1.259      ;
; -0.298 ; timer_ctl:timer_ctl_ports|short_interval              ; state[0]                                              ; timer_ctl:timer_ctl_ports|clk_converter_60hz:clk_converter_ports|clock_tmp ; timer_ctl:timer_ctl_ports|clk_converter_60hz:clk_converter_ports|clock_tmp ; 1.000        ; -0.036     ; 1.249      ;
; -0.293 ; state[3]                                              ; timer_reset                                           ; timer_ctl:timer_ctl_ports|clk_converter_60hz:clk_converter_ports|clock_tmp ; timer_ctl:timer_ctl_ports|clk_converter_60hz:clk_converter_ports|clock_tmp ; 1.000        ; -0.036     ; 1.244      ;
; -0.289 ; state[4]                                              ; state[2]                                              ; timer_ctl:timer_ctl_ports|clk_converter_60hz:clk_converter_ports|clock_tmp ; timer_ctl:timer_ctl_ports|clk_converter_60hz:clk_converter_ports|clock_tmp ; 1.000        ; -0.036     ; 1.240      ;
; -0.287 ; state[4]                                              ; state[5]                                              ; timer_ctl:timer_ctl_ports|clk_converter_60hz:clk_converter_ports|clock_tmp ; timer_ctl:timer_ctl_ports|clk_converter_60hz:clk_converter_ports|clock_tmp ; 1.000        ; -0.036     ; 1.238      ;
; -0.285 ; state[4]                                              ; state[4]                                              ; timer_ctl:timer_ctl_ports|clk_converter_60hz:clk_converter_ports|clock_tmp ; timer_ctl:timer_ctl_ports|clk_converter_60hz:clk_converter_ports|clock_tmp ; 1.000        ; -0.036     ; 1.236      ;
; -0.269 ; state[2]                                              ; timer_reset                                           ; timer_ctl:timer_ctl_ports|clk_converter_60hz:clk_converter_ports|clock_tmp ; timer_ctl:timer_ctl_ports|clk_converter_60hz:clk_converter_ports|clock_tmp ; 1.000        ; -0.036     ; 1.220      ;
; -0.266 ; state[1]                                              ; state[2]                                              ; timer_ctl:timer_ctl_ports|clk_converter_60hz:clk_converter_ports|clock_tmp ; timer_ctl:timer_ctl_ports|clk_converter_60hz:clk_converter_ports|clock_tmp ; 1.000        ; -0.036     ; 1.217      ;
; -0.266 ; state[1]                                              ; state[3]                                              ; timer_ctl:timer_ctl_ports|clk_converter_60hz:clk_converter_ports|clock_tmp ; timer_ctl:timer_ctl_ports|clk_converter_60hz:clk_converter_ports|clock_tmp ; 1.000        ; -0.036     ; 1.217      ;
; -0.264 ; state[1]                                              ; state[5]                                              ; timer_ctl:timer_ctl_ports|clk_converter_60hz:clk_converter_ports|clock_tmp ; timer_ctl:timer_ctl_ports|clk_converter_60hz:clk_converter_ports|clock_tmp ; 1.000        ; -0.036     ; 1.215      ;
; -0.263 ; state[1]                                              ; timer_reset                                           ; timer_ctl:timer_ctl_ports|clk_converter_60hz:clk_converter_ports|clock_tmp ; timer_ctl:timer_ctl_ports|clk_converter_60hz:clk_converter_ports|clock_tmp ; 1.000        ; -0.036     ; 1.214      ;
; -0.262 ; state[1]                                              ; state[4]                                              ; timer_ctl:timer_ctl_ports|clk_converter_60hz:clk_converter_ports|clock_tmp ; timer_ctl:timer_ctl_ports|clk_converter_60hz:clk_converter_ports|clock_tmp ; 1.000        ; -0.036     ; 1.213      ;
; -0.258 ; state[0]                                              ; state[2]                                              ; timer_ctl:timer_ctl_ports|clk_converter_60hz:clk_converter_ports|clock_tmp ; timer_ctl:timer_ctl_ports|clk_converter_60hz:clk_converter_ports|clock_tmp ; 1.000        ; -0.036     ; 1.209      ;
; -0.256 ; state[0]                                              ; state[5]                                              ; timer_ctl:timer_ctl_ports|clk_converter_60hz:clk_converter_ports|clock_tmp ; timer_ctl:timer_ctl_ports|clk_converter_60hz:clk_converter_ports|clock_tmp ; 1.000        ; -0.036     ; 1.207      ;
; -0.254 ; state[0]                                              ; state[4]                                              ; timer_ctl:timer_ctl_ports|clk_converter_60hz:clk_converter_ports|clock_tmp ; timer_ctl:timer_ctl_ports|clk_converter_60hz:clk_converter_ports|clock_tmp ; 1.000        ; -0.036     ; 1.205      ;
; -0.244 ; timer_ctl:timer_ctl_ports|short_interval              ; state[2]                                              ; timer_ctl:timer_ctl_ports|clk_converter_60hz:clk_converter_ports|clock_tmp ; timer_ctl:timer_ctl_ports|clk_converter_60hz:clk_converter_ports|clock_tmp ; 1.000        ; -0.036     ; 1.195      ;
; -0.244 ; timer_ctl:timer_ctl_ports|short_interval              ; state[3]                                              ; timer_ctl:timer_ctl_ports|clk_converter_60hz:clk_converter_ports|clock_tmp ; timer_ctl:timer_ctl_ports|clk_converter_60hz:clk_converter_ports|clock_tmp ; 1.000        ; -0.036     ; 1.195      ;
; -0.242 ; timer_ctl:timer_ctl_ports|short_interval              ; state[5]                                              ; timer_ctl:timer_ctl_ports|clk_converter_60hz:clk_converter_ports|clock_tmp ; timer_ctl:timer_ctl_ports|clk_converter_60hz:clk_converter_ports|clock_tmp ; 1.000        ; -0.036     ; 1.193      ;
; -0.240 ; timer_ctl:timer_ctl_ports|short_interval              ; state[4]                                              ; timer_ctl:timer_ctl_ports|clk_converter_60hz:clk_converter_ports|clock_tmp ; timer_ctl:timer_ctl_ports|clk_converter_60hz:clk_converter_ports|clock_tmp ; 1.000        ; -0.036     ; 1.191      ;
; -0.230 ; timer_ctl:timer_ctl_ports|\always:internal_counter[2] ; timer_ctl:timer_ctl_ports|\always:internal_counter[0] ; timer_ctl:timer_ctl_ports|clk_converter_60hz:clk_converter_ports|clock_tmp ; timer_ctl:timer_ctl_ports|clk_converter_60hz:clk_converter_ports|clock_tmp ; 1.000        ; -0.036     ; 1.181      ;
; -0.230 ; timer_ctl:timer_ctl_ports|\always:internal_counter[2] ; timer_ctl:timer_ctl_ports|\always:internal_counter[2] ; timer_ctl:timer_ctl_ports|clk_converter_60hz:clk_converter_ports|clock_tmp ; timer_ctl:timer_ctl_ports|clk_converter_60hz:clk_converter_ports|clock_tmp ; 1.000        ; -0.036     ; 1.181      ;
; -0.228 ; timer_ctl:timer_ctl_ports|\always:internal_counter[2] ; timer_ctl:timer_ctl_ports|\always:internal_counter[1] ; timer_ctl:timer_ctl_ports|clk_converter_60hz:clk_converter_ports|clock_tmp ; timer_ctl:timer_ctl_ports|clk_converter_60hz:clk_converter_ports|clock_tmp ; 1.000        ; -0.036     ; 1.179      ;
; -0.187 ; timer_ctl:timer_ctl_ports|\always:internal_counter[2] ; timer_ctl:timer_ctl_ports|short_interval              ; timer_ctl:timer_ctl_ports|clk_converter_60hz:clk_converter_ports|clock_tmp ; timer_ctl:timer_ctl_ports|clk_converter_60hz:clk_converter_ports|clock_tmp ; 1.000        ; -0.035     ; 1.139      ;
; -0.035 ; timer_reset                                           ; timer_ctl:timer_ctl_ports|short_interval              ; timer_ctl:timer_ctl_ports|clk_converter_60hz:clk_converter_ports|clock_tmp ; timer_ctl:timer_ctl_ports|clk_converter_60hz:clk_converter_ports|clock_tmp ; 1.000        ; -0.036     ; 0.986      ;
; -0.035 ; timer_reset                                           ; timer_ctl:timer_ctl_ports|long_interval               ; timer_ctl:timer_ctl_ports|clk_converter_60hz:clk_converter_ports|clock_tmp ; timer_ctl:timer_ctl_ports|clk_converter_60hz:clk_converter_ports|clock_tmp ; 1.000        ; -0.036     ; 0.986      ;
; -0.025 ; timer_ctl:timer_ctl_ports|short_interval              ; timer_ctl:timer_ctl_ports|short_interval              ; timer_ctl:timer_ctl_ports|clk_converter_60hz:clk_converter_ports|clock_tmp ; timer_ctl:timer_ctl_ports|clk_converter_60hz:clk_converter_ports|clock_tmp ; 1.000        ; -0.036     ; 0.976      ;
; 0.038  ; timer_reset                                           ; timer_ctl:timer_ctl_ports|\always:internal_counter[1] ; timer_ctl:timer_ctl_ports|clk_converter_60hz:clk_converter_ports|clock_tmp ; timer_ctl:timer_ctl_ports|clk_converter_60hz:clk_converter_ports|clock_tmp ; 1.000        ; -0.037     ; 0.912      ;
; 0.039  ; timer_reset                                           ; timer_ctl:timer_ctl_ports|\always:internal_counter[2] ; timer_ctl:timer_ctl_ports|clk_converter_60hz:clk_converter_ports|clock_tmp ; timer_ctl:timer_ctl_ports|clk_converter_60hz:clk_converter_ports|clock_tmp ; 1.000        ; -0.037     ; 0.911      ;
; 0.039  ; timer_reset                                           ; timer_ctl:timer_ctl_ports|\always:internal_counter[0] ; timer_ctl:timer_ctl_ports|clk_converter_60hz:clk_converter_ports|clock_tmp ; timer_ctl:timer_ctl_ports|clk_converter_60hz:clk_converter_ports|clock_tmp ; 1.000        ; -0.037     ; 0.911      ;
; 0.153  ; timer_ctl:timer_ctl_ports|long_interval               ; timer_reset                                           ; timer_ctl:timer_ctl_ports|clk_converter_60hz:clk_converter_ports|clock_tmp ; timer_ctl:timer_ctl_ports|clk_converter_60hz:clk_converter_ports|clock_tmp ; 1.000        ; -0.036     ; 0.798      ;
; 0.169  ; timer_reset                                           ; timer_reset                                           ; timer_ctl:timer_ctl_ports|clk_converter_60hz:clk_converter_ports|clock_tmp ; timer_ctl:timer_ctl_ports|clk_converter_60hz:clk_converter_ports|clock_tmp ; 1.000        ; -0.036     ; 0.782      ;
; 0.225  ; timer_ctl:timer_ctl_ports|short_interval              ; timer_reset                                           ; timer_ctl:timer_ctl_ports|clk_converter_60hz:clk_converter_ports|clock_tmp ; timer_ctl:timer_ctl_ports|clk_converter_60hz:clk_converter_ports|clock_tmp ; 1.000        ; -0.036     ; 0.726      ;
; 0.252  ; state[3]                                              ; trafic_light_ctl[3]~reg0                              ; timer_ctl:timer_ctl_ports|clk_converter_60hz:clk_converter_ports|clock_tmp ; timer_ctl:timer_ctl_ports|clk_converter_60hz:clk_converter_ports|clock_tmp ; 1.000        ; -0.036     ; 0.699      ;
; 0.384  ; state[5]                                              ; trafic_light_ctl[5]~reg0                              ; timer_ctl:timer_ctl_ports|clk_converter_60hz:clk_converter_ports|clock_tmp ; timer_ctl:timer_ctl_ports|clk_converter_60hz:clk_converter_ports|clock_tmp ; 1.000        ; -0.037     ; 0.566      ;
; 0.452  ; state[0]                                              ; trafic_light_ctl[0]~reg0                              ; timer_ctl:timer_ctl_ports|clk_converter_60hz:clk_converter_ports|clock_tmp ; timer_ctl:timer_ctl_ports|clk_converter_60hz:clk_converter_ports|clock_tmp ; 1.000        ; -0.037     ; 0.498      ;
; 0.457  ; state[2]                                              ; trafic_light_ctl[2]~reg0                              ; timer_ctl:timer_ctl_ports|clk_converter_60hz:clk_converter_ports|clock_tmp ; timer_ctl:timer_ctl_ports|clk_converter_60hz:clk_converter_ports|clock_tmp ; 1.000        ; -0.036     ; 0.494      ;
; 0.465  ; state[4]                                              ; trafic_light_ctl[4]~reg0                              ; timer_ctl:timer_ctl_ports|clk_converter_60hz:clk_converter_ports|clock_tmp ; timer_ctl:timer_ctl_ports|clk_converter_60hz:clk_converter_ports|clock_tmp ; 1.000        ; -0.037     ; 0.485      ;
; 0.542  ; state[1]                                              ; trafic_light_ctl[1]~reg0                              ; timer_ctl:timer_ctl_ports|clk_converter_60hz:clk_converter_ports|clock_tmp ; timer_ctl:timer_ctl_ports|clk_converter_60hz:clk_converter_ports|clock_tmp ; 1.000        ; -0.036     ; 0.409      ;
; 0.601  ; timer_ctl:timer_ctl_ports|long_interval               ; timer_ctl:timer_ctl_ports|long_interval               ; timer_ctl:timer_ctl_ports|clk_converter_60hz:clk_converter_ports|clock_tmp ; timer_ctl:timer_ctl_ports|clk_converter_60hz:clk_converter_ports|clock_tmp ; 1.000        ; -0.036     ; 0.350      ;
+--------+-------------------------------------------------------+-------------------------------------------------------+----------------------------------------------------------------------------+----------------------------------------------------------------------------+--------------+------------+------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Hold: 'clk'                                                                                                                                                                                                                                                                                                  ;
+-------+-------------------------------------------------------------------------------------------+-------------------------------------------------------------------------------------------+----------------------------------------------------------------------------+-------------+--------------+------------+------------+
; Slack ; From Node                                                                                 ; To Node                                                                                   ; Launch Clock                                                               ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+-------+-------------------------------------------------------------------------------------------+-------------------------------------------------------------------------------------------+----------------------------------------------------------------------------+-------------+--------------+------------+------------+
; 0.018 ; timer_ctl:timer_ctl_ports|clk_converter_60hz:clk_converter_ports|clock_tmp                ; timer_ctl:timer_ctl_ports|clk_converter_60hz:clk_converter_ports|clock_tmp                ; timer_ctl:timer_ctl_ports|clk_converter_60hz:clk_converter_ports|clock_tmp ; clk         ; 0.000        ; 1.012      ; 1.249      ;
; 0.317 ; timer_ctl:timer_ctl_ports|clk_converter_60hz:clk_converter_ports|\counter_clk:counter[15] ; timer_ctl:timer_ctl_ports|clk_converter_60hz:clk_converter_ports|\counter_clk:counter[15] ; clk                                                                        ; clk         ; 0.000        ; 0.022      ; 0.423      ;
; 0.318 ; timer_ctl:timer_ctl_ports|clk_converter_60hz:clk_converter_ports|\counter_clk:counter[3]  ; timer_ctl:timer_ctl_ports|clk_converter_60hz:clk_converter_ports|\counter_clk:counter[3]  ; clk                                                                        ; clk         ; 0.000        ; 0.022      ; 0.424      ;
; 0.318 ; timer_ctl:timer_ctl_ports|clk_converter_60hz:clk_converter_ports|\counter_clk:counter[5]  ; timer_ctl:timer_ctl_ports|clk_converter_60hz:clk_converter_ports|\counter_clk:counter[5]  ; clk                                                                        ; clk         ; 0.000        ; 0.022      ; 0.424      ;
; 0.318 ; timer_ctl:timer_ctl_ports|clk_converter_60hz:clk_converter_ports|\counter_clk:counter[13] ; timer_ctl:timer_ctl_ports|clk_converter_60hz:clk_converter_ports|\counter_clk:counter[13] ; clk                                                                        ; clk         ; 0.000        ; 0.022      ; 0.424      ;
; 0.318 ; timer_ctl:timer_ctl_ports|clk_converter_60hz:clk_converter_ports|\counter_clk:counter[31] ; timer_ctl:timer_ctl_ports|clk_converter_60hz:clk_converter_ports|\counter_clk:counter[31] ; clk                                                                        ; clk         ; 0.000        ; 0.022      ; 0.424      ;
; 0.319 ; timer_ctl:timer_ctl_ports|clk_converter_60hz:clk_converter_ports|\counter_clk:counter[6]  ; timer_ctl:timer_ctl_ports|clk_converter_60hz:clk_converter_ports|\counter_clk:counter[6]  ; clk                                                                        ; clk         ; 0.000        ; 0.022      ; 0.425      ;
; 0.319 ; timer_ctl:timer_ctl_ports|clk_converter_60hz:clk_converter_ports|\counter_clk:counter[7]  ; timer_ctl:timer_ctl_ports|clk_converter_60hz:clk_converter_ports|\counter_clk:counter[7]  ; clk                                                                        ; clk         ; 0.000        ; 0.022      ; 0.425      ;
; 0.319 ; timer_ctl:timer_ctl_ports|clk_converter_60hz:clk_converter_ports|\counter_clk:counter[11] ; timer_ctl:timer_ctl_ports|clk_converter_60hz:clk_converter_ports|\counter_clk:counter[11] ; clk                                                                        ; clk         ; 0.000        ; 0.022      ; 0.425      ;
; 0.319 ; timer_ctl:timer_ctl_ports|clk_converter_60hz:clk_converter_ports|\counter_clk:counter[17] ; timer_ctl:timer_ctl_ports|clk_converter_60hz:clk_converter_ports|\counter_clk:counter[17] ; clk                                                                        ; clk         ; 0.000        ; 0.022      ; 0.425      ;
; 0.319 ; timer_ctl:timer_ctl_ports|clk_converter_60hz:clk_converter_ports|\counter_clk:counter[19] ; timer_ctl:timer_ctl_ports|clk_converter_60hz:clk_converter_ports|\counter_clk:counter[19] ; clk                                                                        ; clk         ; 0.000        ; 0.022      ; 0.425      ;
; 0.319 ; timer_ctl:timer_ctl_ports|clk_converter_60hz:clk_converter_ports|\counter_clk:counter[21] ; timer_ctl:timer_ctl_ports|clk_converter_60hz:clk_converter_ports|\counter_clk:counter[21] ; clk                                                                        ; clk         ; 0.000        ; 0.022      ; 0.425      ;
; 0.319 ; timer_ctl:timer_ctl_ports|clk_converter_60hz:clk_converter_ports|\counter_clk:counter[27] ; timer_ctl:timer_ctl_ports|clk_converter_60hz:clk_converter_ports|\counter_clk:counter[27] ; clk                                                                        ; clk         ; 0.000        ; 0.022      ; 0.425      ;
; 0.319 ; timer_ctl:timer_ctl_ports|clk_converter_60hz:clk_converter_ports|\counter_clk:counter[29] ; timer_ctl:timer_ctl_ports|clk_converter_60hz:clk_converter_ports|\counter_clk:counter[29] ; clk                                                                        ; clk         ; 0.000        ; 0.022      ; 0.425      ;
; 0.320 ; timer_ctl:timer_ctl_ports|clk_converter_60hz:clk_converter_ports|\counter_clk:counter[2]  ; timer_ctl:timer_ctl_ports|clk_converter_60hz:clk_converter_ports|\counter_clk:counter[2]  ; clk                                                                        ; clk         ; 0.000        ; 0.022      ; 0.426      ;
; 0.320 ; timer_ctl:timer_ctl_ports|clk_converter_60hz:clk_converter_ports|\counter_clk:counter[8]  ; timer_ctl:timer_ctl_ports|clk_converter_60hz:clk_converter_ports|\counter_clk:counter[8]  ; clk                                                                        ; clk         ; 0.000        ; 0.022      ; 0.426      ;
; 0.320 ; timer_ctl:timer_ctl_ports|clk_converter_60hz:clk_converter_ports|\counter_clk:counter[9]  ; timer_ctl:timer_ctl_ports|clk_converter_60hz:clk_converter_ports|\counter_clk:counter[9]  ; clk                                                                        ; clk         ; 0.000        ; 0.022      ; 0.426      ;
; 0.320 ; timer_ctl:timer_ctl_ports|clk_converter_60hz:clk_converter_ports|\counter_clk:counter[14] ; timer_ctl:timer_ctl_ports|clk_converter_60hz:clk_converter_ports|\counter_clk:counter[14] ; clk                                                                        ; clk         ; 0.000        ; 0.022      ; 0.426      ;
; 0.320 ; timer_ctl:timer_ctl_ports|clk_converter_60hz:clk_converter_ports|\counter_clk:counter[16] ; timer_ctl:timer_ctl_ports|clk_converter_60hz:clk_converter_ports|\counter_clk:counter[16] ; clk                                                                        ; clk         ; 0.000        ; 0.022      ; 0.426      ;
; 0.320 ; timer_ctl:timer_ctl_ports|clk_converter_60hz:clk_converter_ports|\counter_clk:counter[22] ; timer_ctl:timer_ctl_ports|clk_converter_60hz:clk_converter_ports|\counter_clk:counter[22] ; clk                                                                        ; clk         ; 0.000        ; 0.022      ; 0.426      ;
; 0.320 ; timer_ctl:timer_ctl_ports|clk_converter_60hz:clk_converter_ports|\counter_clk:counter[23] ; timer_ctl:timer_ctl_ports|clk_converter_60hz:clk_converter_ports|\counter_clk:counter[23] ; clk                                                                        ; clk         ; 0.000        ; 0.022      ; 0.426      ;
; 0.320 ; timer_ctl:timer_ctl_ports|clk_converter_60hz:clk_converter_ports|\counter_clk:counter[25] ; timer_ctl:timer_ctl_ports|clk_converter_60hz:clk_converter_ports|\counter_clk:counter[25] ; clk                                                                        ; clk         ; 0.000        ; 0.022      ; 0.426      ;
; 0.321 ; timer_ctl:timer_ctl_ports|clk_converter_60hz:clk_converter_ports|\counter_clk:counter[4]  ; timer_ctl:timer_ctl_ports|clk_converter_60hz:clk_converter_ports|\counter_clk:counter[4]  ; clk                                                                        ; clk         ; 0.000        ; 0.022      ; 0.427      ;
; 0.321 ; timer_ctl:timer_ctl_ports|clk_converter_60hz:clk_converter_ports|\counter_clk:counter[10] ; timer_ctl:timer_ctl_ports|clk_converter_60hz:clk_converter_ports|\counter_clk:counter[10] ; clk                                                                        ; clk         ; 0.000        ; 0.022      ; 0.427      ;
; 0.321 ; timer_ctl:timer_ctl_ports|clk_converter_60hz:clk_converter_ports|\counter_clk:counter[12] ; timer_ctl:timer_ctl_ports|clk_converter_60hz:clk_converter_ports|\counter_clk:counter[12] ; clk                                                                        ; clk         ; 0.000        ; 0.022      ; 0.427      ;
; 0.321 ; timer_ctl:timer_ctl_ports|clk_converter_60hz:clk_converter_ports|\counter_clk:counter[18] ; timer_ctl:timer_ctl_ports|clk_converter_60hz:clk_converter_ports|\counter_clk:counter[18] ; clk                                                                        ; clk         ; 0.000        ; 0.022      ; 0.427      ;
; 0.321 ; timer_ctl:timer_ctl_ports|clk_converter_60hz:clk_converter_ports|\counter_clk:counter[20] ; timer_ctl:timer_ctl_ports|clk_converter_60hz:clk_converter_ports|\counter_clk:counter[20] ; clk                                                                        ; clk         ; 0.000        ; 0.022      ; 0.427      ;
; 0.321 ; timer_ctl:timer_ctl_ports|clk_converter_60hz:clk_converter_ports|\counter_clk:counter[24] ; timer_ctl:timer_ctl_ports|clk_converter_60hz:clk_converter_ports|\counter_clk:counter[24] ; clk                                                                        ; clk         ; 0.000        ; 0.022      ; 0.427      ;
; 0.321 ; timer_ctl:timer_ctl_ports|clk_converter_60hz:clk_converter_ports|\counter_clk:counter[30] ; timer_ctl:timer_ctl_ports|clk_converter_60hz:clk_converter_ports|\counter_clk:counter[30] ; clk                                                                        ; clk         ; 0.000        ; 0.022      ; 0.427      ;
; 0.322 ; timer_ctl:timer_ctl_ports|clk_converter_60hz:clk_converter_ports|\counter_clk:counter[26] ; timer_ctl:timer_ctl_ports|clk_converter_60hz:clk_converter_ports|\counter_clk:counter[26] ; clk                                                                        ; clk         ; 0.000        ; 0.022      ; 0.428      ;
; 0.322 ; timer_ctl:timer_ctl_ports|clk_converter_60hz:clk_converter_ports|\counter_clk:counter[28] ; timer_ctl:timer_ctl_ports|clk_converter_60hz:clk_converter_ports|\counter_clk:counter[28] ; clk                                                                        ; clk         ; 0.000        ; 0.022      ; 0.428      ;
; 0.330 ; timer_ctl:timer_ctl_ports|clk_converter_60hz:clk_converter_ports|\counter_clk:counter[0]  ; timer_ctl:timer_ctl_ports|clk_converter_60hz:clk_converter_ports|\counter_clk:counter[0]  ; clk                                                                        ; clk         ; 0.000        ; 0.022      ; 0.436      ;
; 0.466 ; timer_ctl:timer_ctl_ports|clk_converter_60hz:clk_converter_ports|\counter_clk:counter[3]  ; timer_ctl:timer_ctl_ports|clk_converter_60hz:clk_converter_ports|\counter_clk:counter[4]  ; clk                                                                        ; clk         ; 0.000        ; 0.023      ; 0.573      ;
; 0.466 ; timer_ctl:timer_ctl_ports|clk_converter_60hz:clk_converter_ports|\counter_clk:counter[5]  ; timer_ctl:timer_ctl_ports|clk_converter_60hz:clk_converter_ports|\counter_clk:counter[6]  ; clk                                                                        ; clk         ; 0.000        ; 0.023      ; 0.573      ;
; 0.466 ; timer_ctl:timer_ctl_ports|clk_converter_60hz:clk_converter_ports|\counter_clk:counter[13] ; timer_ctl:timer_ctl_ports|clk_converter_60hz:clk_converter_ports|\counter_clk:counter[14] ; clk                                                                        ; clk         ; 0.000        ; 0.023      ; 0.573      ;
; 0.467 ; timer_ctl:timer_ctl_ports|clk_converter_60hz:clk_converter_ports|\counter_clk:counter[7]  ; timer_ctl:timer_ctl_ports|clk_converter_60hz:clk_converter_ports|\counter_clk:counter[8]  ; clk                                                                        ; clk         ; 0.000        ; 0.023      ; 0.574      ;
; 0.467 ; timer_ctl:timer_ctl_ports|clk_converter_60hz:clk_converter_ports|\counter_clk:counter[11] ; timer_ctl:timer_ctl_ports|clk_converter_60hz:clk_converter_ports|\counter_clk:counter[12] ; clk                                                                        ; clk         ; 0.000        ; 0.023      ; 0.574      ;
; 0.467 ; timer_ctl:timer_ctl_ports|clk_converter_60hz:clk_converter_ports|\counter_clk:counter[17] ; timer_ctl:timer_ctl_ports|clk_converter_60hz:clk_converter_ports|\counter_clk:counter[18] ; clk                                                                        ; clk         ; 0.000        ; 0.023      ; 0.574      ;
; 0.467 ; timer_ctl:timer_ctl_ports|clk_converter_60hz:clk_converter_ports|\counter_clk:counter[19] ; timer_ctl:timer_ctl_ports|clk_converter_60hz:clk_converter_ports|\counter_clk:counter[20] ; clk                                                                        ; clk         ; 0.000        ; 0.023      ; 0.574      ;
; 0.467 ; timer_ctl:timer_ctl_ports|clk_converter_60hz:clk_converter_ports|\counter_clk:counter[21] ; timer_ctl:timer_ctl_ports|clk_converter_60hz:clk_converter_ports|\counter_clk:counter[22] ; clk                                                                        ; clk         ; 0.000        ; 0.023      ; 0.574      ;
; 0.467 ; timer_ctl:timer_ctl_ports|clk_converter_60hz:clk_converter_ports|\counter_clk:counter[27] ; timer_ctl:timer_ctl_ports|clk_converter_60hz:clk_converter_ports|\counter_clk:counter[28] ; clk                                                                        ; clk         ; 0.000        ; 0.023      ; 0.574      ;
; 0.467 ; timer_ctl:timer_ctl_ports|clk_converter_60hz:clk_converter_ports|\counter_clk:counter[29] ; timer_ctl:timer_ctl_ports|clk_converter_60hz:clk_converter_ports|\counter_clk:counter[30] ; clk                                                                        ; clk         ; 0.000        ; 0.023      ; 0.574      ;
; 0.467 ; timer_ctl:timer_ctl_ports|clk_converter_60hz:clk_converter_ports|\counter_clk:counter[1]  ; timer_ctl:timer_ctl_ports|clk_converter_60hz:clk_converter_ports|\counter_clk:counter[2]  ; clk                                                                        ; clk         ; 0.000        ; 0.023      ; 0.574      ;
; 0.468 ; timer_ctl:timer_ctl_ports|clk_converter_60hz:clk_converter_ports|\counter_clk:counter[9]  ; timer_ctl:timer_ctl_ports|clk_converter_60hz:clk_converter_ports|\counter_clk:counter[10] ; clk                                                                        ; clk         ; 0.000        ; 0.023      ; 0.575      ;
; 0.468 ; timer_ctl:timer_ctl_ports|clk_converter_60hz:clk_converter_ports|\counter_clk:counter[23] ; timer_ctl:timer_ctl_ports|clk_converter_60hz:clk_converter_ports|\counter_clk:counter[24] ; clk                                                                        ; clk         ; 0.000        ; 0.023      ; 0.575      ;
; 0.468 ; timer_ctl:timer_ctl_ports|clk_converter_60hz:clk_converter_ports|\counter_clk:counter[25] ; timer_ctl:timer_ctl_ports|clk_converter_60hz:clk_converter_ports|\counter_clk:counter[26] ; clk                                                                        ; clk         ; 0.000        ; 0.023      ; 0.575      ;
; 0.471 ; timer_ctl:timer_ctl_ports|clk_converter_60hz:clk_converter_ports|\counter_clk:counter[15] ; timer_ctl:timer_ctl_ports|clk_converter_60hz:clk_converter_ports|\counter_clk:counter[16] ; clk                                                                        ; clk         ; 0.000        ; 0.017      ; 0.572      ;
; 0.476 ; timer_ctl:timer_ctl_ports|clk_converter_60hz:clk_converter_ports|\counter_clk:counter[6]  ; timer_ctl:timer_ctl_ports|clk_converter_60hz:clk_converter_ports|\counter_clk:counter[7]  ; clk                                                                        ; clk         ; 0.000        ; 0.023      ; 0.583      ;
; 0.477 ; timer_ctl:timer_ctl_ports|clk_converter_60hz:clk_converter_ports|\counter_clk:counter[2]  ; timer_ctl:timer_ctl_ports|clk_converter_60hz:clk_converter_ports|\counter_clk:counter[3]  ; clk                                                                        ; clk         ; 0.000        ; 0.023      ; 0.584      ;
; 0.477 ; timer_ctl:timer_ctl_ports|clk_converter_60hz:clk_converter_ports|\counter_clk:counter[8]  ; timer_ctl:timer_ctl_ports|clk_converter_60hz:clk_converter_ports|\counter_clk:counter[9]  ; clk                                                                        ; clk         ; 0.000        ; 0.023      ; 0.584      ;
; 0.477 ; timer_ctl:timer_ctl_ports|clk_converter_60hz:clk_converter_ports|\counter_clk:counter[14] ; timer_ctl:timer_ctl_ports|clk_converter_60hz:clk_converter_ports|\counter_clk:counter[15] ; clk                                                                        ; clk         ; 0.000        ; 0.023      ; 0.584      ;
; 0.477 ; timer_ctl:timer_ctl_ports|clk_converter_60hz:clk_converter_ports|\counter_clk:counter[16] ; timer_ctl:timer_ctl_ports|clk_converter_60hz:clk_converter_ports|\counter_clk:counter[17] ; clk                                                                        ; clk         ; 0.000        ; 0.023      ; 0.584      ;
; 0.477 ; timer_ctl:timer_ctl_ports|clk_converter_60hz:clk_converter_ports|\counter_clk:counter[22] ; timer_ctl:timer_ctl_ports|clk_converter_60hz:clk_converter_ports|\counter_clk:counter[23] ; clk                                                                        ; clk         ; 0.000        ; 0.023      ; 0.584      ;
; 0.478 ; timer_ctl:timer_ctl_ports|clk_converter_60hz:clk_converter_ports|\counter_clk:counter[4]  ; timer_ctl:timer_ctl_ports|clk_converter_60hz:clk_converter_ports|\counter_clk:counter[5]  ; clk                                                                        ; clk         ; 0.000        ; 0.023      ; 0.585      ;
; 0.478 ; timer_ctl:timer_ctl_ports|clk_converter_60hz:clk_converter_ports|\counter_clk:counter[10] ; timer_ctl:timer_ctl_ports|clk_converter_60hz:clk_converter_ports|\counter_clk:counter[11] ; clk                                                                        ; clk         ; 0.000        ; 0.023      ; 0.585      ;
; 0.478 ; timer_ctl:timer_ctl_ports|clk_converter_60hz:clk_converter_ports|\counter_clk:counter[12] ; timer_ctl:timer_ctl_ports|clk_converter_60hz:clk_converter_ports|\counter_clk:counter[13] ; clk                                                                        ; clk         ; 0.000        ; 0.023      ; 0.585      ;
; 0.478 ; timer_ctl:timer_ctl_ports|clk_converter_60hz:clk_converter_ports|\counter_clk:counter[18] ; timer_ctl:timer_ctl_ports|clk_converter_60hz:clk_converter_ports|\counter_clk:counter[19] ; clk                                                                        ; clk         ; 0.000        ; 0.023      ; 0.585      ;
; 0.478 ; timer_ctl:timer_ctl_ports|clk_converter_60hz:clk_converter_ports|\counter_clk:counter[20] ; timer_ctl:timer_ctl_ports|clk_converter_60hz:clk_converter_ports|\counter_clk:counter[21] ; clk                                                                        ; clk         ; 0.000        ; 0.023      ; 0.585      ;
; 0.478 ; timer_ctl:timer_ctl_ports|clk_converter_60hz:clk_converter_ports|\counter_clk:counter[24] ; timer_ctl:timer_ctl_ports|clk_converter_60hz:clk_converter_ports|\counter_clk:counter[25] ; clk                                                                        ; clk         ; 0.000        ; 0.023      ; 0.585      ;
; 0.478 ; timer_ctl:timer_ctl_ports|clk_converter_60hz:clk_converter_ports|\counter_clk:counter[30] ; timer_ctl:timer_ctl_ports|clk_converter_60hz:clk_converter_ports|\counter_clk:counter[31] ; clk                                                                        ; clk         ; 0.000        ; 0.023      ; 0.585      ;
; 0.479 ; timer_ctl:timer_ctl_ports|clk_converter_60hz:clk_converter_ports|\counter_clk:counter[0]  ; timer_ctl:timer_ctl_ports|clk_converter_60hz:clk_converter_ports|\counter_clk:counter[2]  ; clk                                                                        ; clk         ; 0.000        ; 0.023      ; 0.586      ;
; 0.479 ; timer_ctl:timer_ctl_ports|clk_converter_60hz:clk_converter_ports|\counter_clk:counter[6]  ; timer_ctl:timer_ctl_ports|clk_converter_60hz:clk_converter_ports|\counter_clk:counter[8]  ; clk                                                                        ; clk         ; 0.000        ; 0.023      ; 0.586      ;
; 0.479 ; timer_ctl:timer_ctl_ports|clk_converter_60hz:clk_converter_ports|\counter_clk:counter[26] ; timer_ctl:timer_ctl_ports|clk_converter_60hz:clk_converter_ports|\counter_clk:counter[27] ; clk                                                                        ; clk         ; 0.000        ; 0.023      ; 0.586      ;
; 0.479 ; timer_ctl:timer_ctl_ports|clk_converter_60hz:clk_converter_ports|\counter_clk:counter[28] ; timer_ctl:timer_ctl_ports|clk_converter_60hz:clk_converter_ports|\counter_clk:counter[29] ; clk                                                                        ; clk         ; 0.000        ; 0.023      ; 0.586      ;
; 0.480 ; timer_ctl:timer_ctl_ports|clk_converter_60hz:clk_converter_ports|\counter_clk:counter[2]  ; timer_ctl:timer_ctl_ports|clk_converter_60hz:clk_converter_ports|\counter_clk:counter[4]  ; clk                                                                        ; clk         ; 0.000        ; 0.023      ; 0.587      ;
; 0.480 ; timer_ctl:timer_ctl_ports|clk_converter_60hz:clk_converter_ports|\counter_clk:counter[8]  ; timer_ctl:timer_ctl_ports|clk_converter_60hz:clk_converter_ports|\counter_clk:counter[10] ; clk                                                                        ; clk         ; 0.000        ; 0.023      ; 0.587      ;
; 0.480 ; timer_ctl:timer_ctl_ports|clk_converter_60hz:clk_converter_ports|\counter_clk:counter[16] ; timer_ctl:timer_ctl_ports|clk_converter_60hz:clk_converter_ports|\counter_clk:counter[18] ; clk                                                                        ; clk         ; 0.000        ; 0.023      ; 0.587      ;
; 0.480 ; timer_ctl:timer_ctl_ports|clk_converter_60hz:clk_converter_ports|\counter_clk:counter[22] ; timer_ctl:timer_ctl_ports|clk_converter_60hz:clk_converter_ports|\counter_clk:counter[24] ; clk                                                                        ; clk         ; 0.000        ; 0.023      ; 0.587      ;
; 0.481 ; timer_ctl:timer_ctl_ports|clk_converter_60hz:clk_converter_ports|\counter_clk:counter[4]  ; timer_ctl:timer_ctl_ports|clk_converter_60hz:clk_converter_ports|\counter_clk:counter[6]  ; clk                                                                        ; clk         ; 0.000        ; 0.023      ; 0.588      ;
; 0.481 ; timer_ctl:timer_ctl_ports|clk_converter_60hz:clk_converter_ports|\counter_clk:counter[10] ; timer_ctl:timer_ctl_ports|clk_converter_60hz:clk_converter_ports|\counter_clk:counter[12] ; clk                                                                        ; clk         ; 0.000        ; 0.023      ; 0.588      ;
; 0.481 ; timer_ctl:timer_ctl_ports|clk_converter_60hz:clk_converter_ports|\counter_clk:counter[12] ; timer_ctl:timer_ctl_ports|clk_converter_60hz:clk_converter_ports|\counter_clk:counter[14] ; clk                                                                        ; clk         ; 0.000        ; 0.023      ; 0.588      ;
; 0.481 ; timer_ctl:timer_ctl_ports|clk_converter_60hz:clk_converter_ports|\counter_clk:counter[18] ; timer_ctl:timer_ctl_ports|clk_converter_60hz:clk_converter_ports|\counter_clk:counter[20] ; clk                                                                        ; clk         ; 0.000        ; 0.023      ; 0.588      ;
; 0.481 ; timer_ctl:timer_ctl_ports|clk_converter_60hz:clk_converter_ports|\counter_clk:counter[20] ; timer_ctl:timer_ctl_ports|clk_converter_60hz:clk_converter_ports|\counter_clk:counter[22] ; clk                                                                        ; clk         ; 0.000        ; 0.023      ; 0.588      ;
; 0.481 ; timer_ctl:timer_ctl_ports|clk_converter_60hz:clk_converter_ports|\counter_clk:counter[24] ; timer_ctl:timer_ctl_ports|clk_converter_60hz:clk_converter_ports|\counter_clk:counter[26] ; clk                                                                        ; clk         ; 0.000        ; 0.023      ; 0.588      ;
; 0.482 ; timer_ctl:timer_ctl_ports|clk_converter_60hz:clk_converter_ports|\counter_clk:counter[26] ; timer_ctl:timer_ctl_ports|clk_converter_60hz:clk_converter_ports|\counter_clk:counter[28] ; clk                                                                        ; clk         ; 0.000        ; 0.023      ; 0.589      ;
; 0.482 ; timer_ctl:timer_ctl_ports|clk_converter_60hz:clk_converter_ports|\counter_clk:counter[28] ; timer_ctl:timer_ctl_ports|clk_converter_60hz:clk_converter_ports|\counter_clk:counter[30] ; clk                                                                        ; clk         ; 0.000        ; 0.023      ; 0.589      ;
; 0.486 ; timer_ctl:timer_ctl_ports|clk_converter_60hz:clk_converter_ports|\counter_clk:counter[14] ; timer_ctl:timer_ctl_ports|clk_converter_60hz:clk_converter_ports|\counter_clk:counter[16] ; clk                                                                        ; clk         ; 0.000        ; 0.017      ; 0.587      ;
; 0.529 ; timer_ctl:timer_ctl_ports|clk_converter_60hz:clk_converter_ports|\counter_clk:counter[3]  ; timer_ctl:timer_ctl_ports|clk_converter_60hz:clk_converter_ports|\counter_clk:counter[5]  ; clk                                                                        ; clk         ; 0.000        ; 0.023      ; 0.636      ;
; 0.529 ; timer_ctl:timer_ctl_ports|clk_converter_60hz:clk_converter_ports|\counter_clk:counter[5]  ; timer_ctl:timer_ctl_ports|clk_converter_60hz:clk_converter_ports|\counter_clk:counter[7]  ; clk                                                                        ; clk         ; 0.000        ; 0.023      ; 0.636      ;
; 0.529 ; timer_ctl:timer_ctl_ports|clk_converter_60hz:clk_converter_ports|\counter_clk:counter[13] ; timer_ctl:timer_ctl_ports|clk_converter_60hz:clk_converter_ports|\counter_clk:counter[15] ; clk                                                                        ; clk         ; 0.000        ; 0.023      ; 0.636      ;
; 0.530 ; timer_ctl:timer_ctl_ports|clk_converter_60hz:clk_converter_ports|\counter_clk:counter[7]  ; timer_ctl:timer_ctl_ports|clk_converter_60hz:clk_converter_ports|\counter_clk:counter[9]  ; clk                                                                        ; clk         ; 0.000        ; 0.023      ; 0.637      ;
; 0.530 ; timer_ctl:timer_ctl_ports|clk_converter_60hz:clk_converter_ports|\counter_clk:counter[11] ; timer_ctl:timer_ctl_ports|clk_converter_60hz:clk_converter_ports|\counter_clk:counter[13] ; clk                                                                        ; clk         ; 0.000        ; 0.023      ; 0.637      ;
; 0.530 ; timer_ctl:timer_ctl_ports|clk_converter_60hz:clk_converter_ports|\counter_clk:counter[17] ; timer_ctl:timer_ctl_ports|clk_converter_60hz:clk_converter_ports|\counter_clk:counter[19] ; clk                                                                        ; clk         ; 0.000        ; 0.023      ; 0.637      ;
; 0.530 ; timer_ctl:timer_ctl_ports|clk_converter_60hz:clk_converter_ports|\counter_clk:counter[19] ; timer_ctl:timer_ctl_ports|clk_converter_60hz:clk_converter_ports|\counter_clk:counter[21] ; clk                                                                        ; clk         ; 0.000        ; 0.023      ; 0.637      ;
; 0.530 ; timer_ctl:timer_ctl_ports|clk_converter_60hz:clk_converter_ports|\counter_clk:counter[21] ; timer_ctl:timer_ctl_ports|clk_converter_60hz:clk_converter_ports|\counter_clk:counter[23] ; clk                                                                        ; clk         ; 0.000        ; 0.023      ; 0.637      ;
; 0.530 ; timer_ctl:timer_ctl_ports|clk_converter_60hz:clk_converter_ports|\counter_clk:counter[27] ; timer_ctl:timer_ctl_ports|clk_converter_60hz:clk_converter_ports|\counter_clk:counter[29] ; clk                                                                        ; clk         ; 0.000        ; 0.023      ; 0.637      ;
; 0.530 ; timer_ctl:timer_ctl_ports|clk_converter_60hz:clk_converter_ports|\counter_clk:counter[29] ; timer_ctl:timer_ctl_ports|clk_converter_60hz:clk_converter_ports|\counter_clk:counter[31] ; clk                                                                        ; clk         ; 0.000        ; 0.023      ; 0.637      ;
; 0.530 ; timer_ctl:timer_ctl_ports|clk_converter_60hz:clk_converter_ports|\counter_clk:counter[1]  ; timer_ctl:timer_ctl_ports|clk_converter_60hz:clk_converter_ports|\counter_clk:counter[3]  ; clk                                                                        ; clk         ; 0.000        ; 0.023      ; 0.637      ;
; 0.531 ; timer_ctl:timer_ctl_ports|clk_converter_60hz:clk_converter_ports|\counter_clk:counter[9]  ; timer_ctl:timer_ctl_ports|clk_converter_60hz:clk_converter_ports|\counter_clk:counter[11] ; clk                                                                        ; clk         ; 0.000        ; 0.023      ; 0.638      ;
; 0.531 ; timer_ctl:timer_ctl_ports|clk_converter_60hz:clk_converter_ports|\counter_clk:counter[23] ; timer_ctl:timer_ctl_ports|clk_converter_60hz:clk_converter_ports|\counter_clk:counter[25] ; clk                                                                        ; clk         ; 0.000        ; 0.023      ; 0.638      ;
; 0.531 ; timer_ctl:timer_ctl_ports|clk_converter_60hz:clk_converter_ports|\counter_clk:counter[25] ; timer_ctl:timer_ctl_ports|clk_converter_60hz:clk_converter_ports|\counter_clk:counter[27] ; clk                                                                        ; clk         ; 0.000        ; 0.023      ; 0.638      ;
; 0.532 ; timer_ctl:timer_ctl_ports|clk_converter_60hz:clk_converter_ports|\counter_clk:counter[3]  ; timer_ctl:timer_ctl_ports|clk_converter_60hz:clk_converter_ports|\counter_clk:counter[6]  ; clk                                                                        ; clk         ; 0.000        ; 0.023      ; 0.639      ;
; 0.532 ; timer_ctl:timer_ctl_ports|clk_converter_60hz:clk_converter_ports|\counter_clk:counter[5]  ; timer_ctl:timer_ctl_ports|clk_converter_60hz:clk_converter_ports|\counter_clk:counter[8]  ; clk                                                                        ; clk         ; 0.000        ; 0.023      ; 0.639      ;
; 0.533 ; timer_ctl:timer_ctl_ports|clk_converter_60hz:clk_converter_ports|\counter_clk:counter[7]  ; timer_ctl:timer_ctl_ports|clk_converter_60hz:clk_converter_ports|\counter_clk:counter[10] ; clk                                                                        ; clk         ; 0.000        ; 0.023      ; 0.640      ;
; 0.533 ; timer_ctl:timer_ctl_ports|clk_converter_60hz:clk_converter_ports|\counter_clk:counter[11] ; timer_ctl:timer_ctl_ports|clk_converter_60hz:clk_converter_ports|\counter_clk:counter[14] ; clk                                                                        ; clk         ; 0.000        ; 0.023      ; 0.640      ;
; 0.533 ; timer_ctl:timer_ctl_ports|clk_converter_60hz:clk_converter_ports|\counter_clk:counter[17] ; timer_ctl:timer_ctl_ports|clk_converter_60hz:clk_converter_ports|\counter_clk:counter[20] ; clk                                                                        ; clk         ; 0.000        ; 0.023      ; 0.640      ;
; 0.533 ; timer_ctl:timer_ctl_ports|clk_converter_60hz:clk_converter_ports|\counter_clk:counter[19] ; timer_ctl:timer_ctl_ports|clk_converter_60hz:clk_converter_ports|\counter_clk:counter[22] ; clk                                                                        ; clk         ; 0.000        ; 0.023      ; 0.640      ;
; 0.533 ; timer_ctl:timer_ctl_ports|clk_converter_60hz:clk_converter_ports|\counter_clk:counter[21] ; timer_ctl:timer_ctl_ports|clk_converter_60hz:clk_converter_ports|\counter_clk:counter[24] ; clk                                                                        ; clk         ; 0.000        ; 0.023      ; 0.640      ;
; 0.533 ; timer_ctl:timer_ctl_ports|clk_converter_60hz:clk_converter_ports|\counter_clk:counter[27] ; timer_ctl:timer_ctl_ports|clk_converter_60hz:clk_converter_ports|\counter_clk:counter[30] ; clk                                                                        ; clk         ; 0.000        ; 0.023      ; 0.640      ;
; 0.533 ; timer_ctl:timer_ctl_ports|clk_converter_60hz:clk_converter_ports|\counter_clk:counter[1]  ; timer_ctl:timer_ctl_ports|clk_converter_60hz:clk_converter_ports|\counter_clk:counter[4]  ; clk                                                                        ; clk         ; 0.000        ; 0.023      ; 0.640      ;
+-------+-------------------------------------------------------------------------------------------+-------------------------------------------------------------------------------------------+----------------------------------------------------------------------------+-------------+--------------+------------+------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Hold: 'timer_ctl:timer_ctl_ports|clk_converter_60hz:clk_converter_ports|clock_tmp'                                                                                                                                                                                                                  ;
+-------+-------------------------------------------------------+-------------------------------------------------------+----------------------------------------------------------------------------+----------------------------------------------------------------------------+--------------+------------+------------+
; Slack ; From Node                                             ; To Node                                               ; Launch Clock                                                               ; Latch Clock                                                                ; Relationship ; Clock Skew ; Data Delay ;
+-------+-------------------------------------------------------+-------------------------------------------------------+----------------------------------------------------------------------------+----------------------------------------------------------------------------+--------------+------------+------------+
; 0.187 ; state[5]                                              ; state[5]                                              ; timer_ctl:timer_ctl_ports|clk_converter_60hz:clk_converter_ports|clock_tmp ; timer_ctl:timer_ctl_ports|clk_converter_60hz:clk_converter_ports|clock_tmp ; 0.000        ; 0.036      ; 0.307      ;
; 0.187 ; state[2]                                              ; state[2]                                              ; timer_ctl:timer_ctl_ports|clk_converter_60hz:clk_converter_ports|clock_tmp ; timer_ctl:timer_ctl_ports|clk_converter_60hz:clk_converter_ports|clock_tmp ; 0.000        ; 0.036      ; 0.307      ;
; 0.187 ; state[4]                                              ; state[4]                                              ; timer_ctl:timer_ctl_ports|clk_converter_60hz:clk_converter_ports|clock_tmp ; timer_ctl:timer_ctl_ports|clk_converter_60hz:clk_converter_ports|clock_tmp ; 0.000        ; 0.036      ; 0.307      ;
; 0.187 ; state[3]                                              ; state[3]                                              ; timer_ctl:timer_ctl_ports|clk_converter_60hz:clk_converter_ports|clock_tmp ; timer_ctl:timer_ctl_ports|clk_converter_60hz:clk_converter_ports|clock_tmp ; 0.000        ; 0.036      ; 0.307      ;
; 0.187 ; timer_ctl:timer_ctl_ports|long_interval               ; timer_ctl:timer_ctl_ports|long_interval               ; timer_ctl:timer_ctl_ports|clk_converter_60hz:clk_converter_ports|clock_tmp ; timer_ctl:timer_ctl_ports|clk_converter_60hz:clk_converter_ports|clock_tmp ; 0.000        ; 0.036      ; 0.307      ;
; 0.194 ; state[1]                                              ; state[1]                                              ; timer_ctl:timer_ctl_ports|clk_converter_60hz:clk_converter_ports|clock_tmp ; timer_ctl:timer_ctl_ports|clk_converter_60hz:clk_converter_ports|clock_tmp ; 0.000        ; 0.036      ; 0.314      ;
; 0.194 ; state[0]                                              ; state[0]                                              ; timer_ctl:timer_ctl_ports|clk_converter_60hz:clk_converter_ports|clock_tmp ; timer_ctl:timer_ctl_ports|clk_converter_60hz:clk_converter_ports|clock_tmp ; 0.000        ; 0.036      ; 0.314      ;
; 0.221 ; state[1]                                              ; trafic_light_ctl[1]~reg0                              ; timer_ctl:timer_ctl_ports|clk_converter_60hz:clk_converter_ports|clock_tmp ; timer_ctl:timer_ctl_ports|clk_converter_60hz:clk_converter_ports|clock_tmp ; 0.000        ; 0.036      ; 0.341      ;
; 0.292 ; state[4]                                              ; trafic_light_ctl[4]~reg0                              ; timer_ctl:timer_ctl_ports|clk_converter_60hz:clk_converter_ports|clock_tmp ; timer_ctl:timer_ctl_ports|clk_converter_60hz:clk_converter_ports|clock_tmp ; 0.000        ; 0.035      ; 0.411      ;
; 0.297 ; state[2]                                              ; trafic_light_ctl[2]~reg0                              ; timer_ctl:timer_ctl_ports|clk_converter_60hz:clk_converter_ports|clock_tmp ; timer_ctl:timer_ctl_ports|clk_converter_60hz:clk_converter_ports|clock_tmp ; 0.000        ; 0.036      ; 0.417      ;
; 0.300 ; state[1]                                              ; state[0]                                              ; timer_ctl:timer_ctl_ports|clk_converter_60hz:clk_converter_ports|clock_tmp ; timer_ctl:timer_ctl_ports|clk_converter_60hz:clk_converter_ports|clock_tmp ; 0.000        ; 0.036      ; 0.420      ;
; 0.302 ; state[0]                                              ; trafic_light_ctl[0]~reg0                              ; timer_ctl:timer_ctl_ports|clk_converter_60hz:clk_converter_ports|clock_tmp ; timer_ctl:timer_ctl_ports|clk_converter_60hz:clk_converter_ports|clock_tmp ; 0.000        ; 0.035      ; 0.421      ;
; 0.351 ; state[3]                                              ; state[0]                                              ; timer_ctl:timer_ctl_ports|clk_converter_60hz:clk_converter_ports|clock_tmp ; timer_ctl:timer_ctl_ports|clk_converter_60hz:clk_converter_ports|clock_tmp ; 0.000        ; 0.036      ; 0.471      ;
; 0.357 ; state[4]                                              ; state[0]                                              ; timer_ctl:timer_ctl_ports|clk_converter_60hz:clk_converter_ports|clock_tmp ; timer_ctl:timer_ctl_ports|clk_converter_60hz:clk_converter_ports|clock_tmp ; 0.000        ; 0.036      ; 0.477      ;
; 0.359 ; state[5]                                              ; trafic_light_ctl[5]~reg0                              ; timer_ctl:timer_ctl_ports|clk_converter_60hz:clk_converter_ports|clock_tmp ; timer_ctl:timer_ctl_ports|clk_converter_60hz:clk_converter_ports|clock_tmp ; 0.000        ; 0.035      ; 0.478      ;
; 0.394 ; state[4]                                              ; state[1]                                              ; timer_ctl:timer_ctl_ports|clk_converter_60hz:clk_converter_ports|clock_tmp ; timer_ctl:timer_ctl_ports|clk_converter_60hz:clk_converter_ports|clock_tmp ; 0.000        ; 0.036      ; 0.514      ;
; 0.429 ; state[2]                                              ; state[1]                                              ; timer_ctl:timer_ctl_ports|clk_converter_60hz:clk_converter_ports|clock_tmp ; timer_ctl:timer_ctl_ports|clk_converter_60hz:clk_converter_ports|clock_tmp ; 0.000        ; 0.036      ; 0.549      ;
; 0.435 ; state[2]                                              ; state[0]                                              ; timer_ctl:timer_ctl_ports|clk_converter_60hz:clk_converter_ports|clock_tmp ; timer_ctl:timer_ctl_ports|clk_converter_60hz:clk_converter_ports|clock_tmp ; 0.000        ; 0.036      ; 0.555      ;
; 0.450 ; state[5]                                              ; state[1]                                              ; timer_ctl:timer_ctl_ports|clk_converter_60hz:clk_converter_ports|clock_tmp ; timer_ctl:timer_ctl_ports|clk_converter_60hz:clk_converter_ports|clock_tmp ; 0.000        ; 0.036      ; 0.570      ;
; 0.470 ; state[3]                                              ; trafic_light_ctl[3]~reg0                              ; timer_ctl:timer_ctl_ports|clk_converter_60hz:clk_converter_ports|clock_tmp ; timer_ctl:timer_ctl_ports|clk_converter_60hz:clk_converter_ports|clock_tmp ; 0.000        ; 0.036      ; 0.590      ;
; 0.471 ; state[1]                                              ; state[5]                                              ; timer_ctl:timer_ctl_ports|clk_converter_60hz:clk_converter_ports|clock_tmp ; timer_ctl:timer_ctl_ports|clk_converter_60hz:clk_converter_ports|clock_tmp ; 0.000        ; 0.036      ; 0.591      ;
; 0.471 ; state[1]                                              ; state[2]                                              ; timer_ctl:timer_ctl_ports|clk_converter_60hz:clk_converter_ports|clock_tmp ; timer_ctl:timer_ctl_ports|clk_converter_60hz:clk_converter_ports|clock_tmp ; 0.000        ; 0.036      ; 0.591      ;
; 0.487 ; timer_ctl:timer_ctl_ports|short_interval              ; timer_reset                                           ; timer_ctl:timer_ctl_ports|clk_converter_60hz:clk_converter_ports|clock_tmp ; timer_ctl:timer_ctl_ports|clk_converter_60hz:clk_converter_ports|clock_tmp ; 0.000        ; 0.036      ; 0.607      ;
; 0.491 ; state[3]                                              ; state[1]                                              ; timer_ctl:timer_ctl_ports|clk_converter_60hz:clk_converter_ports|clock_tmp ; timer_ctl:timer_ctl_ports|clk_converter_60hz:clk_converter_ports|clock_tmp ; 0.000        ; 0.036      ; 0.611      ;
; 0.491 ; state[5]                                              ; state[0]                                              ; timer_ctl:timer_ctl_ports|clk_converter_60hz:clk_converter_ports|clock_tmp ; timer_ctl:timer_ctl_ports|clk_converter_60hz:clk_converter_ports|clock_tmp ; 0.000        ; 0.036      ; 0.611      ;
; 0.518 ; timer_reset                                           ; timer_reset                                           ; timer_ctl:timer_ctl_ports|clk_converter_60hz:clk_converter_ports|clock_tmp ; timer_ctl:timer_ctl_ports|clk_converter_60hz:clk_converter_ports|clock_tmp ; 0.000        ; 0.036      ; 0.638      ;
; 0.519 ; state[0]                                              ; state[1]                                              ; timer_ctl:timer_ctl_ports|clk_converter_60hz:clk_converter_ports|clock_tmp ; timer_ctl:timer_ctl_ports|clk_converter_60hz:clk_converter_ports|clock_tmp ; 0.000        ; 0.036      ; 0.639      ;
; 0.541 ; timer_ctl:timer_ctl_ports|long_interval               ; timer_reset                                           ; timer_ctl:timer_ctl_ports|clk_converter_60hz:clk_converter_ports|clock_tmp ; timer_ctl:timer_ctl_ports|clk_converter_60hz:clk_converter_ports|clock_tmp ; 0.000        ; 0.036      ; 0.661      ;
; 0.561 ; timer_ctl:timer_ctl_ports|\always:internal_counter[1] ; timer_ctl:timer_ctl_ports|\always:internal_counter[1] ; timer_ctl:timer_ctl_ports|clk_converter_60hz:clk_converter_ports|clock_tmp ; timer_ctl:timer_ctl_ports|clk_converter_60hz:clk_converter_ports|clock_tmp ; 0.000        ; 0.036      ; 0.681      ;
; 0.562 ; timer_ctl:timer_ctl_ports|\always:internal_counter[2] ; timer_ctl:timer_ctl_ports|\always:internal_counter[2] ; timer_ctl:timer_ctl_ports|clk_converter_60hz:clk_converter_ports|clock_tmp ; timer_ctl:timer_ctl_ports|clk_converter_60hz:clk_converter_ports|clock_tmp ; 0.000        ; 0.036      ; 0.682      ;
; 0.581 ; state[5]                                              ; state[2]                                              ; timer_ctl:timer_ctl_ports|clk_converter_60hz:clk_converter_ports|clock_tmp ; timer_ctl:timer_ctl_ports|clk_converter_60hz:clk_converter_ports|clock_tmp ; 0.000        ; 0.036      ; 0.701      ;
; 0.588 ; timer_ctl:timer_ctl_ports|\always:internal_counter[0] ; timer_ctl:timer_ctl_ports|\always:internal_counter[0] ; timer_ctl:timer_ctl_ports|clk_converter_60hz:clk_converter_ports|clock_tmp ; timer_ctl:timer_ctl_ports|clk_converter_60hz:clk_converter_ports|clock_tmp ; 0.000        ; 0.036      ; 0.708      ;
; 0.612 ; state[1]                                              ; state[4]                                              ; timer_ctl:timer_ctl_ports|clk_converter_60hz:clk_converter_ports|clock_tmp ; timer_ctl:timer_ctl_ports|clk_converter_60hz:clk_converter_ports|clock_tmp ; 0.000        ; 0.036      ; 0.732      ;
; 0.637 ; state[1]                                              ; state[3]                                              ; timer_ctl:timer_ctl_ports|clk_converter_60hz:clk_converter_ports|clock_tmp ; timer_ctl:timer_ctl_ports|clk_converter_60hz:clk_converter_ports|clock_tmp ; 0.000        ; 0.036      ; 0.757      ;
; 0.650 ; state[4]                                              ; state[3]                                              ; timer_ctl:timer_ctl_ports|clk_converter_60hz:clk_converter_ports|clock_tmp ; timer_ctl:timer_ctl_ports|clk_converter_60hz:clk_converter_ports|clock_tmp ; 0.000        ; 0.036      ; 0.770      ;
; 0.652 ; timer_ctl:timer_ctl_ports|\always:internal_counter[1] ; timer_ctl:timer_ctl_ports|\always:internal_counter[0] ; timer_ctl:timer_ctl_ports|clk_converter_60hz:clk_converter_ports|clock_tmp ; timer_ctl:timer_ctl_ports|clk_converter_60hz:clk_converter_ports|clock_tmp ; 0.000        ; 0.036      ; 0.772      ;
; 0.652 ; timer_ctl:timer_ctl_ports|\always:internal_counter[1] ; timer_ctl:timer_ctl_ports|\always:internal_counter[2] ; timer_ctl:timer_ctl_ports|clk_converter_60hz:clk_converter_ports|clock_tmp ; timer_ctl:timer_ctl_ports|clk_converter_60hz:clk_converter_ports|clock_tmp ; 0.000        ; 0.036      ; 0.772      ;
; 0.653 ; state[3]                                              ; state[4]                                              ; timer_ctl:timer_ctl_ports|clk_converter_60hz:clk_converter_ports|clock_tmp ; timer_ctl:timer_ctl_ports|clk_converter_60hz:clk_converter_ports|clock_tmp ; 0.000        ; 0.036      ; 0.773      ;
; 0.656 ; state[1]                                              ; timer_reset                                           ; timer_ctl:timer_ctl_ports|clk_converter_60hz:clk_converter_ports|clock_tmp ; timer_ctl:timer_ctl_ports|clk_converter_60hz:clk_converter_ports|clock_tmp ; 0.000        ; 0.036      ; 0.776      ;
; 0.660 ; state[3]                                              ; state[5]                                              ; timer_ctl:timer_ctl_ports|clk_converter_60hz:clk_converter_ports|clock_tmp ; timer_ctl:timer_ctl_ports|clk_converter_60hz:clk_converter_ports|clock_tmp ; 0.000        ; 0.036      ; 0.780      ;
; 0.662 ; state[3]                                              ; state[2]                                              ; timer_ctl:timer_ctl_ports|clk_converter_60hz:clk_converter_ports|clock_tmp ; timer_ctl:timer_ctl_ports|clk_converter_60hz:clk_converter_ports|clock_tmp ; 0.000        ; 0.036      ; 0.782      ;
; 0.662 ; state[2]                                              ; timer_reset                                           ; timer_ctl:timer_ctl_ports|clk_converter_60hz:clk_converter_ports|clock_tmp ; timer_ctl:timer_ctl_ports|clk_converter_60hz:clk_converter_ports|clock_tmp ; 0.000        ; 0.036      ; 0.782      ;
; 0.667 ; timer_reset                                           ; timer_ctl:timer_ctl_ports|\always:internal_counter[0] ; timer_ctl:timer_ctl_ports|clk_converter_60hz:clk_converter_ports|clock_tmp ; timer_ctl:timer_ctl_ports|clk_converter_60hz:clk_converter_ports|clock_tmp ; 0.000        ; 0.035      ; 0.786      ;
; 0.667 ; timer_reset                                           ; timer_ctl:timer_ctl_ports|\always:internal_counter[2] ; timer_ctl:timer_ctl_ports|clk_converter_60hz:clk_converter_ports|clock_tmp ; timer_ctl:timer_ctl_ports|clk_converter_60hz:clk_converter_ports|clock_tmp ; 0.000        ; 0.035      ; 0.786      ;
; 0.670 ; timer_reset                                           ; timer_ctl:timer_ctl_ports|\always:internal_counter[1] ; timer_ctl:timer_ctl_ports|clk_converter_60hz:clk_converter_ports|clock_tmp ; timer_ctl:timer_ctl_ports|clk_converter_60hz:clk_converter_ports|clock_tmp ; 0.000        ; 0.035      ; 0.789      ;
; 0.674 ; timer_ctl:timer_ctl_ports|short_interval              ; timer_ctl:timer_ctl_ports|short_interval              ; timer_ctl:timer_ctl_ports|clk_converter_60hz:clk_converter_ports|clock_tmp ; timer_ctl:timer_ctl_ports|clk_converter_60hz:clk_converter_ports|clock_tmp ; 0.000        ; 0.036      ; 0.794      ;
; 0.687 ; state[0]                                              ; state[5]                                              ; timer_ctl:timer_ctl_ports|clk_converter_60hz:clk_converter_ports|clock_tmp ; timer_ctl:timer_ctl_ports|clk_converter_60hz:clk_converter_ports|clock_tmp ; 0.000        ; 0.036      ; 0.807      ;
; 0.689 ; state[0]                                              ; state[2]                                              ; timer_ctl:timer_ctl_ports|clk_converter_60hz:clk_converter_ports|clock_tmp ; timer_ctl:timer_ctl_ports|clk_converter_60hz:clk_converter_ports|clock_tmp ; 0.000        ; 0.036      ; 0.809      ;
; 0.690 ; state[2]                                              ; state[3]                                              ; timer_ctl:timer_ctl_ports|clk_converter_60hz:clk_converter_ports|clock_tmp ; timer_ctl:timer_ctl_ports|clk_converter_60hz:clk_converter_ports|clock_tmp ; 0.000        ; 0.036      ; 0.810      ;
; 0.690 ; state[4]                                              ; timer_reset                                           ; timer_ctl:timer_ctl_ports|clk_converter_60hz:clk_converter_ports|clock_tmp ; timer_ctl:timer_ctl_ports|clk_converter_60hz:clk_converter_ports|clock_tmp ; 0.000        ; 0.036      ; 0.810      ;
; 0.698 ; state[2]                                              ; state[5]                                              ; timer_ctl:timer_ctl_ports|clk_converter_60hz:clk_converter_ports|clock_tmp ; timer_ctl:timer_ctl_ports|clk_converter_60hz:clk_converter_ports|clock_tmp ; 0.000        ; 0.036      ; 0.818      ;
; 0.714 ; timer_ctl:timer_ctl_ports|\always:internal_counter[0] ; timer_ctl:timer_ctl_ports|\always:internal_counter[2] ; timer_ctl:timer_ctl_ports|clk_converter_60hz:clk_converter_ports|clock_tmp ; timer_ctl:timer_ctl_ports|clk_converter_60hz:clk_converter_ports|clock_tmp ; 0.000        ; 0.036      ; 0.834      ;
; 0.716 ; timer_ctl:timer_ctl_ports|\always:internal_counter[0] ; timer_ctl:timer_ctl_ports|\always:internal_counter[1] ; timer_ctl:timer_ctl_ports|clk_converter_60hz:clk_converter_ports|clock_tmp ; timer_ctl:timer_ctl_ports|clk_converter_60hz:clk_converter_ports|clock_tmp ; 0.000        ; 0.036      ; 0.836      ;
; 0.717 ; state[0]                                              ; state[3]                                              ; timer_ctl:timer_ctl_ports|clk_converter_60hz:clk_converter_ports|clock_tmp ; timer_ctl:timer_ctl_ports|clk_converter_60hz:clk_converter_ports|clock_tmp ; 0.000        ; 0.036      ; 0.837      ;
; 0.720 ; state[5]                                              ; state[3]                                              ; timer_ctl:timer_ctl_ports|clk_converter_60hz:clk_converter_ports|clock_tmp ; timer_ctl:timer_ctl_ports|clk_converter_60hz:clk_converter_ports|clock_tmp ; 0.000        ; 0.036      ; 0.840      ;
; 0.722 ; timer_ctl:timer_ctl_ports|short_interval              ; state[4]                                              ; timer_ctl:timer_ctl_ports|clk_converter_60hz:clk_converter_ports|clock_tmp ; timer_ctl:timer_ctl_ports|clk_converter_60hz:clk_converter_ports|clock_tmp ; 0.000        ; 0.036      ; 0.842      ;
; 0.723 ; state[4]                                              ; state[5]                                              ; timer_ctl:timer_ctl_ports|clk_converter_60hz:clk_converter_ports|clock_tmp ; timer_ctl:timer_ctl_ports|clk_converter_60hz:clk_converter_ports|clock_tmp ; 0.000        ; 0.036      ; 0.843      ;
; 0.723 ; timer_ctl:timer_ctl_ports|short_interval              ; state[5]                                              ; timer_ctl:timer_ctl_ports|clk_converter_60hz:clk_converter_ports|clock_tmp ; timer_ctl:timer_ctl_ports|clk_converter_60hz:clk_converter_ports|clock_tmp ; 0.000        ; 0.036      ; 0.843      ;
; 0.725 ; state[4]                                              ; state[2]                                              ; timer_ctl:timer_ctl_ports|clk_converter_60hz:clk_converter_ports|clock_tmp ; timer_ctl:timer_ctl_ports|clk_converter_60hz:clk_converter_ports|clock_tmp ; 0.000        ; 0.036      ; 0.845      ;
; 0.725 ; timer_ctl:timer_ctl_ports|short_interval              ; state[2]                                              ; timer_ctl:timer_ctl_ports|clk_converter_60hz:clk_converter_ports|clock_tmp ; timer_ctl:timer_ctl_ports|clk_converter_60hz:clk_converter_ports|clock_tmp ; 0.000        ; 0.036      ; 0.845      ;
; 0.731 ; timer_ctl:timer_ctl_ports|short_interval              ; state[3]                                              ; timer_ctl:timer_ctl_ports|clk_converter_60hz:clk_converter_ports|clock_tmp ; timer_ctl:timer_ctl_ports|clk_converter_60hz:clk_converter_ports|clock_tmp ; 0.000        ; 0.036      ; 0.851      ;
; 0.733 ; timer_ctl:timer_ctl_ports|\always:internal_counter[1] ; timer_ctl:timer_ctl_ports|short_interval              ; timer_ctl:timer_ctl_ports|clk_converter_60hz:clk_converter_ports|clock_tmp ; timer_ctl:timer_ctl_ports|clk_converter_60hz:clk_converter_ports|clock_tmp ; 0.000        ; 0.037      ; 0.854      ;
; 0.733 ; timer_ctl:timer_ctl_ports|\always:internal_counter[1] ; timer_ctl:timer_ctl_ports|long_interval               ; timer_ctl:timer_ctl_ports|clk_converter_60hz:clk_converter_ports|clock_tmp ; timer_ctl:timer_ctl_ports|clk_converter_60hz:clk_converter_ports|clock_tmp ; 0.000        ; 0.037      ; 0.854      ;
; 0.748 ; timer_reset                                           ; timer_ctl:timer_ctl_ports|short_interval              ; timer_ctl:timer_ctl_ports|clk_converter_60hz:clk_converter_ports|clock_tmp ; timer_ctl:timer_ctl_ports|clk_converter_60hz:clk_converter_ports|clock_tmp ; 0.000        ; 0.036      ; 0.868      ;
; 0.748 ; timer_reset                                           ; timer_ctl:timer_ctl_ports|long_interval               ; timer_ctl:timer_ctl_ports|clk_converter_60hz:clk_converter_ports|clock_tmp ; timer_ctl:timer_ctl_ports|clk_converter_60hz:clk_converter_ports|clock_tmp ; 0.000        ; 0.036      ; 0.868      ;
; 0.757 ; timer_ctl:timer_ctl_ports|\always:internal_counter[2] ; timer_ctl:timer_ctl_ports|\always:internal_counter[0] ; timer_ctl:timer_ctl_ports|clk_converter_60hz:clk_converter_ports|clock_tmp ; timer_ctl:timer_ctl_ports|clk_converter_60hz:clk_converter_ports|clock_tmp ; 0.000        ; 0.036      ; 0.877      ;
; 0.760 ; timer_ctl:timer_ctl_ports|\always:internal_counter[2] ; timer_ctl:timer_ctl_ports|\always:internal_counter[1] ; timer_ctl:timer_ctl_ports|clk_converter_60hz:clk_converter_ports|clock_tmp ; timer_ctl:timer_ctl_ports|clk_converter_60hz:clk_converter_ports|clock_tmp ; 0.000        ; 0.036      ; 0.880      ;
; 0.772 ; timer_ctl:timer_ctl_ports|\always:internal_counter[2] ; timer_ctl:timer_ctl_ports|short_interval              ; timer_ctl:timer_ctl_ports|clk_converter_60hz:clk_converter_ports|clock_tmp ; timer_ctl:timer_ctl_ports|clk_converter_60hz:clk_converter_ports|clock_tmp ; 0.000        ; 0.037      ; 0.893      ;
; 0.785 ; timer_ctl:timer_ctl_ports|\always:internal_counter[0] ; timer_ctl:timer_ctl_ports|long_interval               ; timer_ctl:timer_ctl_ports|clk_converter_60hz:clk_converter_ports|clock_tmp ; timer_ctl:timer_ctl_ports|clk_converter_60hz:clk_converter_ports|clock_tmp ; 0.000        ; 0.037      ; 0.906      ;
; 0.785 ; timer_ctl:timer_ctl_ports|\always:internal_counter[0] ; timer_ctl:timer_ctl_ports|short_interval              ; timer_ctl:timer_ctl_ports|clk_converter_60hz:clk_converter_ports|clock_tmp ; timer_ctl:timer_ctl_ports|clk_converter_60hz:clk_converter_ports|clock_tmp ; 0.000        ; 0.037      ; 0.906      ;
; 0.787 ; timer_ctl:timer_ctl_ports|\always:internal_counter[2] ; timer_ctl:timer_ctl_ports|long_interval               ; timer_ctl:timer_ctl_ports|clk_converter_60hz:clk_converter_ports|clock_tmp ; timer_ctl:timer_ctl_ports|clk_converter_60hz:clk_converter_ports|clock_tmp ; 0.000        ; 0.037      ; 0.908      ;
; 0.789 ; state[0]                                              ; state[4]                                              ; timer_ctl:timer_ctl_ports|clk_converter_60hz:clk_converter_ports|clock_tmp ; timer_ctl:timer_ctl_ports|clk_converter_60hz:clk_converter_ports|clock_tmp ; 0.000        ; 0.036      ; 0.909      ;
; 0.795 ; state[3]                                              ; timer_reset                                           ; timer_ctl:timer_ctl_ports|clk_converter_60hz:clk_converter_ports|clock_tmp ; timer_ctl:timer_ctl_ports|clk_converter_60hz:clk_converter_ports|clock_tmp ; 0.000        ; 0.036      ; 0.915      ;
; 0.812 ; timer_ctl:timer_ctl_ports|long_interval               ; state[4]                                              ; timer_ctl:timer_ctl_ports|clk_converter_60hz:clk_converter_ports|clock_tmp ; timer_ctl:timer_ctl_ports|clk_converter_60hz:clk_converter_ports|clock_tmp ; 0.000        ; 0.036      ; 0.932      ;
; 0.813 ; timer_ctl:timer_ctl_ports|long_interval               ; state[5]                                              ; timer_ctl:timer_ctl_ports|clk_converter_60hz:clk_converter_ports|clock_tmp ; timer_ctl:timer_ctl_ports|clk_converter_60hz:clk_converter_ports|clock_tmp ; 0.000        ; 0.036      ; 0.933      ;
; 0.815 ; timer_ctl:timer_ctl_ports|long_interval               ; state[2]                                              ; timer_ctl:timer_ctl_ports|clk_converter_60hz:clk_converter_ports|clock_tmp ; timer_ctl:timer_ctl_ports|clk_converter_60hz:clk_converter_ports|clock_tmp ; 0.000        ; 0.036      ; 0.935      ;
; 0.821 ; timer_ctl:timer_ctl_ports|long_interval               ; state[3]                                              ; timer_ctl:timer_ctl_ports|clk_converter_60hz:clk_converter_ports|clock_tmp ; timer_ctl:timer_ctl_ports|clk_converter_60hz:clk_converter_ports|clock_tmp ; 0.000        ; 0.036      ; 0.941      ;
; 0.823 ; state[5]                                              ; state[4]                                              ; timer_ctl:timer_ctl_ports|clk_converter_60hz:clk_converter_ports|clock_tmp ; timer_ctl:timer_ctl_ports|clk_converter_60hz:clk_converter_ports|clock_tmp ; 0.000        ; 0.036      ; 0.943      ;
; 0.833 ; state[0]                                              ; timer_reset                                           ; timer_ctl:timer_ctl_ports|clk_converter_60hz:clk_converter_ports|clock_tmp ; timer_ctl:timer_ctl_ports|clk_converter_60hz:clk_converter_ports|clock_tmp ; 0.000        ; 0.036      ; 0.953      ;
; 0.852 ; state[5]                                              ; timer_reset                                           ; timer_ctl:timer_ctl_ports|clk_converter_60hz:clk_converter_ports|clock_tmp ; timer_ctl:timer_ctl_ports|clk_converter_60hz:clk_converter_ports|clock_tmp ; 0.000        ; 0.036      ; 0.972      ;
; 0.909 ; timer_ctl:timer_ctl_ports|short_interval              ; state[0]                                              ; timer_ctl:timer_ctl_ports|clk_converter_60hz:clk_converter_ports|clock_tmp ; timer_ctl:timer_ctl_ports|clk_converter_60hz:clk_converter_ports|clock_tmp ; 0.000        ; 0.036      ; 1.029      ;
; 0.914 ; state[2]                                              ; state[4]                                              ; timer_ctl:timer_ctl_ports|clk_converter_60hz:clk_converter_ports|clock_tmp ; timer_ctl:timer_ctl_ports|clk_converter_60hz:clk_converter_ports|clock_tmp ; 0.000        ; 0.036      ; 1.034      ;
; 0.955 ; timer_ctl:timer_ctl_ports|short_interval              ; state[1]                                              ; timer_ctl:timer_ctl_ports|clk_converter_60hz:clk_converter_ports|clock_tmp ; timer_ctl:timer_ctl_ports|clk_converter_60hz:clk_converter_ports|clock_tmp ; 0.000        ; 0.036      ; 1.075      ;
; 0.999 ; timer_ctl:timer_ctl_ports|long_interval               ; state[0]                                              ; timer_ctl:timer_ctl_ports|clk_converter_60hz:clk_converter_ports|clock_tmp ; timer_ctl:timer_ctl_ports|clk_converter_60hz:clk_converter_ports|clock_tmp ; 0.000        ; 0.036      ; 1.119      ;
; 1.045 ; timer_ctl:timer_ctl_ports|long_interval               ; state[1]                                              ; timer_ctl:timer_ctl_ports|clk_converter_60hz:clk_converter_ports|clock_tmp ; timer_ctl:timer_ctl_ports|clk_converter_60hz:clk_converter_ports|clock_tmp ; 0.000        ; 0.036      ; 1.165      ;
+-------+-------------------------------------------------------+-------------------------------------------------------+----------------------------------------------------------------------------+----------------------------------------------------------------------------+--------------+------------+------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Minimum Pulse Width: 'clk'                                                                                                                           ;
+--------+--------------+----------------+-----------------+-------+------------+-------------------------------------------------------------------------------------------+
; Slack  ; Actual Width ; Required Width ; Type            ; Clock ; Clock Edge ; Target                                                                                    ;
+--------+--------------+----------------+-----------------+-------+------------+-------------------------------------------------------------------------------------------+
; -3.000 ; 1.000        ; 4.000          ; Port Rate       ; clk   ; Rise       ; clk                                                                                       ;
; -1.000 ; 1.000        ; 2.000          ; Min Period      ; clk   ; Rise       ; timer_ctl:timer_ctl_ports|clk_converter_60hz:clk_converter_ports|\counter_clk:counter[0]  ;
; -1.000 ; 1.000        ; 2.000          ; Min Period      ; clk   ; Rise       ; timer_ctl:timer_ctl_ports|clk_converter_60hz:clk_converter_ports|\counter_clk:counter[10] ;
; -1.000 ; 1.000        ; 2.000          ; Min Period      ; clk   ; Rise       ; timer_ctl:timer_ctl_ports|clk_converter_60hz:clk_converter_ports|\counter_clk:counter[11] ;
; -1.000 ; 1.000        ; 2.000          ; Min Period      ; clk   ; Rise       ; timer_ctl:timer_ctl_ports|clk_converter_60hz:clk_converter_ports|\counter_clk:counter[12] ;
; -1.000 ; 1.000        ; 2.000          ; Min Period      ; clk   ; Rise       ; timer_ctl:timer_ctl_ports|clk_converter_60hz:clk_converter_ports|\counter_clk:counter[13] ;
; -1.000 ; 1.000        ; 2.000          ; Min Period      ; clk   ; Rise       ; timer_ctl:timer_ctl_ports|clk_converter_60hz:clk_converter_ports|\counter_clk:counter[14] ;
; -1.000 ; 1.000        ; 2.000          ; Min Period      ; clk   ; Rise       ; timer_ctl:timer_ctl_ports|clk_converter_60hz:clk_converter_ports|\counter_clk:counter[15] ;
; -1.000 ; 1.000        ; 2.000          ; Min Period      ; clk   ; Rise       ; timer_ctl:timer_ctl_ports|clk_converter_60hz:clk_converter_ports|\counter_clk:counter[16] ;
; -1.000 ; 1.000        ; 2.000          ; Min Period      ; clk   ; Rise       ; timer_ctl:timer_ctl_ports|clk_converter_60hz:clk_converter_ports|\counter_clk:counter[17] ;
; -1.000 ; 1.000        ; 2.000          ; Min Period      ; clk   ; Rise       ; timer_ctl:timer_ctl_ports|clk_converter_60hz:clk_converter_ports|\counter_clk:counter[18] ;
; -1.000 ; 1.000        ; 2.000          ; Min Period      ; clk   ; Rise       ; timer_ctl:timer_ctl_ports|clk_converter_60hz:clk_converter_ports|\counter_clk:counter[19] ;
; -1.000 ; 1.000        ; 2.000          ; Min Period      ; clk   ; Rise       ; timer_ctl:timer_ctl_ports|clk_converter_60hz:clk_converter_ports|\counter_clk:counter[1]  ;
; -1.000 ; 1.000        ; 2.000          ; Min Period      ; clk   ; Rise       ; timer_ctl:timer_ctl_ports|clk_converter_60hz:clk_converter_ports|\counter_clk:counter[20] ;
; -1.000 ; 1.000        ; 2.000          ; Min Period      ; clk   ; Rise       ; timer_ctl:timer_ctl_ports|clk_converter_60hz:clk_converter_ports|\counter_clk:counter[21] ;
; -1.000 ; 1.000        ; 2.000          ; Min Period      ; clk   ; Rise       ; timer_ctl:timer_ctl_ports|clk_converter_60hz:clk_converter_ports|\counter_clk:counter[22] ;
; -1.000 ; 1.000        ; 2.000          ; Min Period      ; clk   ; Rise       ; timer_ctl:timer_ctl_ports|clk_converter_60hz:clk_converter_ports|\counter_clk:counter[23] ;
; -1.000 ; 1.000        ; 2.000          ; Min Period      ; clk   ; Rise       ; timer_ctl:timer_ctl_ports|clk_converter_60hz:clk_converter_ports|\counter_clk:counter[24] ;
; -1.000 ; 1.000        ; 2.000          ; Min Period      ; clk   ; Rise       ; timer_ctl:timer_ctl_ports|clk_converter_60hz:clk_converter_ports|\counter_clk:counter[25] ;
; -1.000 ; 1.000        ; 2.000          ; Min Period      ; clk   ; Rise       ; timer_ctl:timer_ctl_ports|clk_converter_60hz:clk_converter_ports|\counter_clk:counter[26] ;
; -1.000 ; 1.000        ; 2.000          ; Min Period      ; clk   ; Rise       ; timer_ctl:timer_ctl_ports|clk_converter_60hz:clk_converter_ports|\counter_clk:counter[27] ;
; -1.000 ; 1.000        ; 2.000          ; Min Period      ; clk   ; Rise       ; timer_ctl:timer_ctl_ports|clk_converter_60hz:clk_converter_ports|\counter_clk:counter[28] ;
; -1.000 ; 1.000        ; 2.000          ; Min Period      ; clk   ; Rise       ; timer_ctl:timer_ctl_ports|clk_converter_60hz:clk_converter_ports|\counter_clk:counter[29] ;
; -1.000 ; 1.000        ; 2.000          ; Min Period      ; clk   ; Rise       ; timer_ctl:timer_ctl_ports|clk_converter_60hz:clk_converter_ports|\counter_clk:counter[2]  ;
; -1.000 ; 1.000        ; 2.000          ; Min Period      ; clk   ; Rise       ; timer_ctl:timer_ctl_ports|clk_converter_60hz:clk_converter_ports|\counter_clk:counter[30] ;
; -1.000 ; 1.000        ; 2.000          ; Min Period      ; clk   ; Rise       ; timer_ctl:timer_ctl_ports|clk_converter_60hz:clk_converter_ports|\counter_clk:counter[31] ;
; -1.000 ; 1.000        ; 2.000          ; Min Period      ; clk   ; Rise       ; timer_ctl:timer_ctl_ports|clk_converter_60hz:clk_converter_ports|\counter_clk:counter[3]  ;
; -1.000 ; 1.000        ; 2.000          ; Min Period      ; clk   ; Rise       ; timer_ctl:timer_ctl_ports|clk_converter_60hz:clk_converter_ports|\counter_clk:counter[4]  ;
; -1.000 ; 1.000        ; 2.000          ; Min Period      ; clk   ; Rise       ; timer_ctl:timer_ctl_ports|clk_converter_60hz:clk_converter_ports|\counter_clk:counter[5]  ;
; -1.000 ; 1.000        ; 2.000          ; Min Period      ; clk   ; Rise       ; timer_ctl:timer_ctl_ports|clk_converter_60hz:clk_converter_ports|\counter_clk:counter[6]  ;
; -1.000 ; 1.000        ; 2.000          ; Min Period      ; clk   ; Rise       ; timer_ctl:timer_ctl_ports|clk_converter_60hz:clk_converter_ports|\counter_clk:counter[7]  ;
; -1.000 ; 1.000        ; 2.000          ; Min Period      ; clk   ; Rise       ; timer_ctl:timer_ctl_ports|clk_converter_60hz:clk_converter_ports|\counter_clk:counter[8]  ;
; -1.000 ; 1.000        ; 2.000          ; Min Period      ; clk   ; Rise       ; timer_ctl:timer_ctl_ports|clk_converter_60hz:clk_converter_ports|\counter_clk:counter[9]  ;
; -1.000 ; 1.000        ; 2.000          ; Min Period      ; clk   ; Rise       ; timer_ctl:timer_ctl_ports|clk_converter_60hz:clk_converter_ports|clock_tmp                ;
; -0.107 ; 0.077        ; 0.184          ; Low Pulse Width ; clk   ; Rise       ; timer_ctl:timer_ctl_ports|clk_converter_60hz:clk_converter_ports|clock_tmp                ;
; -0.104 ; 0.080        ; 0.184          ; Low Pulse Width ; clk   ; Rise       ; timer_ctl:timer_ctl_ports|clk_converter_60hz:clk_converter_ports|\counter_clk:counter[0]  ;
; -0.104 ; 0.080        ; 0.184          ; Low Pulse Width ; clk   ; Rise       ; timer_ctl:timer_ctl_ports|clk_converter_60hz:clk_converter_ports|\counter_clk:counter[10] ;
; -0.104 ; 0.080        ; 0.184          ; Low Pulse Width ; clk   ; Rise       ; timer_ctl:timer_ctl_ports|clk_converter_60hz:clk_converter_ports|\counter_clk:counter[11] ;
; -0.104 ; 0.080        ; 0.184          ; Low Pulse Width ; clk   ; Rise       ; timer_ctl:timer_ctl_ports|clk_converter_60hz:clk_converter_ports|\counter_clk:counter[12] ;
; -0.104 ; 0.080        ; 0.184          ; Low Pulse Width ; clk   ; Rise       ; timer_ctl:timer_ctl_ports|clk_converter_60hz:clk_converter_ports|\counter_clk:counter[13] ;
; -0.104 ; 0.080        ; 0.184          ; Low Pulse Width ; clk   ; Rise       ; timer_ctl:timer_ctl_ports|clk_converter_60hz:clk_converter_ports|\counter_clk:counter[14] ;
; -0.104 ; 0.080        ; 0.184          ; Low Pulse Width ; clk   ; Rise       ; timer_ctl:timer_ctl_ports|clk_converter_60hz:clk_converter_ports|\counter_clk:counter[15] ;
; -0.104 ; 0.080        ; 0.184          ; Low Pulse Width ; clk   ; Rise       ; timer_ctl:timer_ctl_ports|clk_converter_60hz:clk_converter_ports|\counter_clk:counter[1]  ;
; -0.104 ; 0.080        ; 0.184          ; Low Pulse Width ; clk   ; Rise       ; timer_ctl:timer_ctl_ports|clk_converter_60hz:clk_converter_ports|\counter_clk:counter[2]  ;
; -0.104 ; 0.080        ; 0.184          ; Low Pulse Width ; clk   ; Rise       ; timer_ctl:timer_ctl_ports|clk_converter_60hz:clk_converter_ports|\counter_clk:counter[3]  ;
; -0.104 ; 0.080        ; 0.184          ; Low Pulse Width ; clk   ; Rise       ; timer_ctl:timer_ctl_ports|clk_converter_60hz:clk_converter_ports|\counter_clk:counter[4]  ;
; -0.104 ; 0.080        ; 0.184          ; Low Pulse Width ; clk   ; Rise       ; timer_ctl:timer_ctl_ports|clk_converter_60hz:clk_converter_ports|\counter_clk:counter[5]  ;
; -0.104 ; 0.080        ; 0.184          ; Low Pulse Width ; clk   ; Rise       ; timer_ctl:timer_ctl_ports|clk_converter_60hz:clk_converter_ports|\counter_clk:counter[6]  ;
; -0.104 ; 0.080        ; 0.184          ; Low Pulse Width ; clk   ; Rise       ; timer_ctl:timer_ctl_ports|clk_converter_60hz:clk_converter_ports|\counter_clk:counter[7]  ;
; -0.104 ; 0.080        ; 0.184          ; Low Pulse Width ; clk   ; Rise       ; timer_ctl:timer_ctl_ports|clk_converter_60hz:clk_converter_ports|\counter_clk:counter[8]  ;
; -0.104 ; 0.080        ; 0.184          ; Low Pulse Width ; clk   ; Rise       ; timer_ctl:timer_ctl_ports|clk_converter_60hz:clk_converter_ports|\counter_clk:counter[9]  ;
; -0.101 ; 0.083        ; 0.184          ; Low Pulse Width ; clk   ; Rise       ; timer_ctl:timer_ctl_ports|clk_converter_60hz:clk_converter_ports|\counter_clk:counter[16] ;
; -0.101 ; 0.083        ; 0.184          ; Low Pulse Width ; clk   ; Rise       ; timer_ctl:timer_ctl_ports|clk_converter_60hz:clk_converter_ports|\counter_clk:counter[17] ;
; -0.101 ; 0.083        ; 0.184          ; Low Pulse Width ; clk   ; Rise       ; timer_ctl:timer_ctl_ports|clk_converter_60hz:clk_converter_ports|\counter_clk:counter[18] ;
; -0.101 ; 0.083        ; 0.184          ; Low Pulse Width ; clk   ; Rise       ; timer_ctl:timer_ctl_ports|clk_converter_60hz:clk_converter_ports|\counter_clk:counter[19] ;
; -0.101 ; 0.083        ; 0.184          ; Low Pulse Width ; clk   ; Rise       ; timer_ctl:timer_ctl_ports|clk_converter_60hz:clk_converter_ports|\counter_clk:counter[20] ;
; -0.101 ; 0.083        ; 0.184          ; Low Pulse Width ; clk   ; Rise       ; timer_ctl:timer_ctl_ports|clk_converter_60hz:clk_converter_ports|\counter_clk:counter[21] ;
; -0.101 ; 0.083        ; 0.184          ; Low Pulse Width ; clk   ; Rise       ; timer_ctl:timer_ctl_ports|clk_converter_60hz:clk_converter_ports|\counter_clk:counter[22] ;
; -0.101 ; 0.083        ; 0.184          ; Low Pulse Width ; clk   ; Rise       ; timer_ctl:timer_ctl_ports|clk_converter_60hz:clk_converter_ports|\counter_clk:counter[23] ;
; -0.101 ; 0.083        ; 0.184          ; Low Pulse Width ; clk   ; Rise       ; timer_ctl:timer_ctl_ports|clk_converter_60hz:clk_converter_ports|\counter_clk:counter[24] ;
; -0.101 ; 0.083        ; 0.184          ; Low Pulse Width ; clk   ; Rise       ; timer_ctl:timer_ctl_ports|clk_converter_60hz:clk_converter_ports|\counter_clk:counter[25] ;
; -0.101 ; 0.083        ; 0.184          ; Low Pulse Width ; clk   ; Rise       ; timer_ctl:timer_ctl_ports|clk_converter_60hz:clk_converter_ports|\counter_clk:counter[26] ;
; -0.101 ; 0.083        ; 0.184          ; Low Pulse Width ; clk   ; Rise       ; timer_ctl:timer_ctl_ports|clk_converter_60hz:clk_converter_ports|\counter_clk:counter[27] ;
; -0.101 ; 0.083        ; 0.184          ; Low Pulse Width ; clk   ; Rise       ; timer_ctl:timer_ctl_ports|clk_converter_60hz:clk_converter_ports|\counter_clk:counter[28] ;
; -0.101 ; 0.083        ; 0.184          ; Low Pulse Width ; clk   ; Rise       ; timer_ctl:timer_ctl_ports|clk_converter_60hz:clk_converter_ports|\counter_clk:counter[29] ;
; -0.101 ; 0.083        ; 0.184          ; Low Pulse Width ; clk   ; Rise       ; timer_ctl:timer_ctl_ports|clk_converter_60hz:clk_converter_ports|\counter_clk:counter[30] ;
; -0.101 ; 0.083        ; 0.184          ; Low Pulse Width ; clk   ; Rise       ; timer_ctl:timer_ctl_ports|clk_converter_60hz:clk_converter_ports|\counter_clk:counter[31] ;
; 0.073  ; 0.073        ; 0.000          ; Low Pulse Width ; clk   ; Rise       ; timer_ctl_ports|clk_converter_ports|clock_tmp|clk                                         ;
; 0.076  ; 0.076        ; 0.000          ; Low Pulse Width ; clk   ; Rise       ; timer_ctl_ports|clk_converter_ports|\counter_clk:counter[0]|clk                           ;
; 0.076  ; 0.076        ; 0.000          ; Low Pulse Width ; clk   ; Rise       ; timer_ctl_ports|clk_converter_ports|\counter_clk:counter[10]|clk                          ;
; 0.076  ; 0.076        ; 0.000          ; Low Pulse Width ; clk   ; Rise       ; timer_ctl_ports|clk_converter_ports|\counter_clk:counter[11]|clk                          ;
; 0.076  ; 0.076        ; 0.000          ; Low Pulse Width ; clk   ; Rise       ; timer_ctl_ports|clk_converter_ports|\counter_clk:counter[12]|clk                          ;
; 0.076  ; 0.076        ; 0.000          ; Low Pulse Width ; clk   ; Rise       ; timer_ctl_ports|clk_converter_ports|\counter_clk:counter[13]|clk                          ;
; 0.076  ; 0.076        ; 0.000          ; Low Pulse Width ; clk   ; Rise       ; timer_ctl_ports|clk_converter_ports|\counter_clk:counter[14]|clk                          ;
; 0.076  ; 0.076        ; 0.000          ; Low Pulse Width ; clk   ; Rise       ; timer_ctl_ports|clk_converter_ports|\counter_clk:counter[15]|clk                          ;
; 0.076  ; 0.076        ; 0.000          ; Low Pulse Width ; clk   ; Rise       ; timer_ctl_ports|clk_converter_ports|\counter_clk:counter[1]|clk                           ;
; 0.076  ; 0.076        ; 0.000          ; Low Pulse Width ; clk   ; Rise       ; timer_ctl_ports|clk_converter_ports|\counter_clk:counter[2]|clk                           ;
; 0.076  ; 0.076        ; 0.000          ; Low Pulse Width ; clk   ; Rise       ; timer_ctl_ports|clk_converter_ports|\counter_clk:counter[3]|clk                           ;
; 0.076  ; 0.076        ; 0.000          ; Low Pulse Width ; clk   ; Rise       ; timer_ctl_ports|clk_converter_ports|\counter_clk:counter[4]|clk                           ;
; 0.076  ; 0.076        ; 0.000          ; Low Pulse Width ; clk   ; Rise       ; timer_ctl_ports|clk_converter_ports|\counter_clk:counter[5]|clk                           ;
; 0.076  ; 0.076        ; 0.000          ; Low Pulse Width ; clk   ; Rise       ; timer_ctl_ports|clk_converter_ports|\counter_clk:counter[6]|clk                           ;
; 0.076  ; 0.076        ; 0.000          ; Low Pulse Width ; clk   ; Rise       ; timer_ctl_ports|clk_converter_ports|\counter_clk:counter[7]|clk                           ;
; 0.076  ; 0.076        ; 0.000          ; Low Pulse Width ; clk   ; Rise       ; timer_ctl_ports|clk_converter_ports|\counter_clk:counter[8]|clk                           ;
; 0.076  ; 0.076        ; 0.000          ; Low Pulse Width ; clk   ; Rise       ; timer_ctl_ports|clk_converter_ports|\counter_clk:counter[9]|clk                           ;
; 0.079  ; 0.079        ; 0.000          ; Low Pulse Width ; clk   ; Rise       ; timer_ctl_ports|clk_converter_ports|\counter_clk:counter[16]|clk                          ;
; 0.079  ; 0.079        ; 0.000          ; Low Pulse Width ; clk   ; Rise       ; timer_ctl_ports|clk_converter_ports|\counter_clk:counter[17]|clk                          ;
; 0.079  ; 0.079        ; 0.000          ; Low Pulse Width ; clk   ; Rise       ; timer_ctl_ports|clk_converter_ports|\counter_clk:counter[18]|clk                          ;
; 0.079  ; 0.079        ; 0.000          ; Low Pulse Width ; clk   ; Rise       ; timer_ctl_ports|clk_converter_ports|\counter_clk:counter[19]|clk                          ;
; 0.079  ; 0.079        ; 0.000          ; Low Pulse Width ; clk   ; Rise       ; timer_ctl_ports|clk_converter_ports|\counter_clk:counter[20]|clk                          ;
; 0.079  ; 0.079        ; 0.000          ; Low Pulse Width ; clk   ; Rise       ; timer_ctl_ports|clk_converter_ports|\counter_clk:counter[21]|clk                          ;
; 0.079  ; 0.079        ; 0.000          ; Low Pulse Width ; clk   ; Rise       ; timer_ctl_ports|clk_converter_ports|\counter_clk:counter[22]|clk                          ;
; 0.079  ; 0.079        ; 0.000          ; Low Pulse Width ; clk   ; Rise       ; timer_ctl_ports|clk_converter_ports|\counter_clk:counter[23]|clk                          ;
; 0.079  ; 0.079        ; 0.000          ; Low Pulse Width ; clk   ; Rise       ; timer_ctl_ports|clk_converter_ports|\counter_clk:counter[24]|clk                          ;
; 0.079  ; 0.079        ; 0.000          ; Low Pulse Width ; clk   ; Rise       ; timer_ctl_ports|clk_converter_ports|\counter_clk:counter[25]|clk                          ;
; 0.079  ; 0.079        ; 0.000          ; Low Pulse Width ; clk   ; Rise       ; timer_ctl_ports|clk_converter_ports|\counter_clk:counter[26]|clk                          ;
; 0.079  ; 0.079        ; 0.000          ; Low Pulse Width ; clk   ; Rise       ; timer_ctl_ports|clk_converter_ports|\counter_clk:counter[27]|clk                          ;
; 0.079  ; 0.079        ; 0.000          ; Low Pulse Width ; clk   ; Rise       ; timer_ctl_ports|clk_converter_ports|\counter_clk:counter[28]|clk                          ;
; 0.079  ; 0.079        ; 0.000          ; Low Pulse Width ; clk   ; Rise       ; timer_ctl_ports|clk_converter_ports|\counter_clk:counter[29]|clk                          ;
; 0.079  ; 0.079        ; 0.000          ; Low Pulse Width ; clk   ; Rise       ; timer_ctl_ports|clk_converter_ports|\counter_clk:counter[30]|clk                          ;
; 0.079  ; 0.079        ; 0.000          ; Low Pulse Width ; clk   ; Rise       ; timer_ctl_ports|clk_converter_ports|\counter_clk:counter[31]|clk                          ;
+--------+--------------+----------------+-----------------+-------+------------+-------------------------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Minimum Pulse Width: 'timer_ctl:timer_ctl_ports|clk_converter_60hz:clk_converter_ports|clock_tmp'                                                                                               ;
+--------+--------------+----------------+------------------+----------------------------------------------------------------------------+------------+----------------------------------------------------------------+
; Slack  ; Actual Width ; Required Width ; Type             ; Clock                                                                      ; Clock Edge ; Target                                                         ;
+--------+--------------+----------------+------------------+----------------------------------------------------------------------------+------------+----------------------------------------------------------------+
; -1.000 ; 1.000        ; 2.000          ; Min Period       ; timer_ctl:timer_ctl_ports|clk_converter_60hz:clk_converter_ports|clock_tmp ; Rise       ; state[0]                                                       ;
; -1.000 ; 1.000        ; 2.000          ; Min Period       ; timer_ctl:timer_ctl_ports|clk_converter_60hz:clk_converter_ports|clock_tmp ; Rise       ; state[1]                                                       ;
; -1.000 ; 1.000        ; 2.000          ; Min Period       ; timer_ctl:timer_ctl_ports|clk_converter_60hz:clk_converter_ports|clock_tmp ; Rise       ; state[2]                                                       ;
; -1.000 ; 1.000        ; 2.000          ; Min Period       ; timer_ctl:timer_ctl_ports|clk_converter_60hz:clk_converter_ports|clock_tmp ; Rise       ; state[3]                                                       ;
; -1.000 ; 1.000        ; 2.000          ; Min Period       ; timer_ctl:timer_ctl_ports|clk_converter_60hz:clk_converter_ports|clock_tmp ; Rise       ; state[4]                                                       ;
; -1.000 ; 1.000        ; 2.000          ; Min Period       ; timer_ctl:timer_ctl_ports|clk_converter_60hz:clk_converter_ports|clock_tmp ; Rise       ; state[5]                                                       ;
; -1.000 ; 1.000        ; 2.000          ; Min Period       ; timer_ctl:timer_ctl_ports|clk_converter_60hz:clk_converter_ports|clock_tmp ; Rise       ; timer_ctl:timer_ctl_ports|\always:internal_counter[0]          ;
; -1.000 ; 1.000        ; 2.000          ; Min Period       ; timer_ctl:timer_ctl_ports|clk_converter_60hz:clk_converter_ports|clock_tmp ; Rise       ; timer_ctl:timer_ctl_ports|\always:internal_counter[1]          ;
; -1.000 ; 1.000        ; 2.000          ; Min Period       ; timer_ctl:timer_ctl_ports|clk_converter_60hz:clk_converter_ports|clock_tmp ; Rise       ; timer_ctl:timer_ctl_ports|\always:internal_counter[2]          ;
; -1.000 ; 1.000        ; 2.000          ; Min Period       ; timer_ctl:timer_ctl_ports|clk_converter_60hz:clk_converter_ports|clock_tmp ; Rise       ; timer_ctl:timer_ctl_ports|long_interval                        ;
; -1.000 ; 1.000        ; 2.000          ; Min Period       ; timer_ctl:timer_ctl_ports|clk_converter_60hz:clk_converter_ports|clock_tmp ; Rise       ; timer_ctl:timer_ctl_ports|short_interval                       ;
; -1.000 ; 1.000        ; 2.000          ; Min Period       ; timer_ctl:timer_ctl_ports|clk_converter_60hz:clk_converter_ports|clock_tmp ; Rise       ; timer_reset                                                    ;
; -1.000 ; 1.000        ; 2.000          ; Min Period       ; timer_ctl:timer_ctl_ports|clk_converter_60hz:clk_converter_ports|clock_tmp ; Rise       ; trafic_light_ctl[0]~reg0                                       ;
; -1.000 ; 1.000        ; 2.000          ; Min Period       ; timer_ctl:timer_ctl_ports|clk_converter_60hz:clk_converter_ports|clock_tmp ; Rise       ; trafic_light_ctl[1]~reg0                                       ;
; -1.000 ; 1.000        ; 2.000          ; Min Period       ; timer_ctl:timer_ctl_ports|clk_converter_60hz:clk_converter_ports|clock_tmp ; Rise       ; trafic_light_ctl[2]~reg0                                       ;
; -1.000 ; 1.000        ; 2.000          ; Min Period       ; timer_ctl:timer_ctl_ports|clk_converter_60hz:clk_converter_ports|clock_tmp ; Rise       ; trafic_light_ctl[3]~reg0                                       ;
; -1.000 ; 1.000        ; 2.000          ; Min Period       ; timer_ctl:timer_ctl_ports|clk_converter_60hz:clk_converter_ports|clock_tmp ; Rise       ; trafic_light_ctl[4]~reg0                                       ;
; -1.000 ; 1.000        ; 2.000          ; Min Period       ; timer_ctl:timer_ctl_ports|clk_converter_60hz:clk_converter_ports|clock_tmp ; Rise       ; trafic_light_ctl[5]~reg0                                       ;
; 0.225  ; 0.409        ; 0.184          ; Low Pulse Width  ; timer_ctl:timer_ctl_ports|clk_converter_60hz:clk_converter_ports|clock_tmp ; Rise       ; timer_ctl:timer_ctl_ports|\always:internal_counter[0]          ;
; 0.225  ; 0.409        ; 0.184          ; Low Pulse Width  ; timer_ctl:timer_ctl_ports|clk_converter_60hz:clk_converter_ports|clock_tmp ; Rise       ; timer_ctl:timer_ctl_ports|\always:internal_counter[1]          ;
; 0.225  ; 0.409        ; 0.184          ; Low Pulse Width  ; timer_ctl:timer_ctl_ports|clk_converter_60hz:clk_converter_ports|clock_tmp ; Rise       ; timer_ctl:timer_ctl_ports|\always:internal_counter[2]          ;
; 0.225  ; 0.409        ; 0.184          ; Low Pulse Width  ; timer_ctl:timer_ctl_ports|clk_converter_60hz:clk_converter_ports|clock_tmp ; Rise       ; trafic_light_ctl[0]~reg0                                       ;
; 0.225  ; 0.409        ; 0.184          ; Low Pulse Width  ; timer_ctl:timer_ctl_ports|clk_converter_60hz:clk_converter_ports|clock_tmp ; Rise       ; trafic_light_ctl[4]~reg0                                       ;
; 0.225  ; 0.409        ; 0.184          ; Low Pulse Width  ; timer_ctl:timer_ctl_ports|clk_converter_60hz:clk_converter_ports|clock_tmp ; Rise       ; trafic_light_ctl[5]~reg0                                       ;
; 0.226  ; 0.410        ; 0.184          ; Low Pulse Width  ; timer_ctl:timer_ctl_ports|clk_converter_60hz:clk_converter_ports|clock_tmp ; Rise       ; state[0]                                                       ;
; 0.226  ; 0.410        ; 0.184          ; Low Pulse Width  ; timer_ctl:timer_ctl_ports|clk_converter_60hz:clk_converter_ports|clock_tmp ; Rise       ; state[1]                                                       ;
; 0.226  ; 0.410        ; 0.184          ; Low Pulse Width  ; timer_ctl:timer_ctl_ports|clk_converter_60hz:clk_converter_ports|clock_tmp ; Rise       ; state[2]                                                       ;
; 0.226  ; 0.410        ; 0.184          ; Low Pulse Width  ; timer_ctl:timer_ctl_ports|clk_converter_60hz:clk_converter_ports|clock_tmp ; Rise       ; state[3]                                                       ;
; 0.226  ; 0.410        ; 0.184          ; Low Pulse Width  ; timer_ctl:timer_ctl_ports|clk_converter_60hz:clk_converter_ports|clock_tmp ; Rise       ; state[4]                                                       ;
; 0.226  ; 0.410        ; 0.184          ; Low Pulse Width  ; timer_ctl:timer_ctl_ports|clk_converter_60hz:clk_converter_ports|clock_tmp ; Rise       ; state[5]                                                       ;
; 0.226  ; 0.410        ; 0.184          ; Low Pulse Width  ; timer_ctl:timer_ctl_ports|clk_converter_60hz:clk_converter_ports|clock_tmp ; Rise       ; timer_ctl:timer_ctl_ports|long_interval                        ;
; 0.226  ; 0.410        ; 0.184          ; Low Pulse Width  ; timer_ctl:timer_ctl_ports|clk_converter_60hz:clk_converter_ports|clock_tmp ; Rise       ; timer_ctl:timer_ctl_ports|short_interval                       ;
; 0.226  ; 0.410        ; 0.184          ; Low Pulse Width  ; timer_ctl:timer_ctl_ports|clk_converter_60hz:clk_converter_ports|clock_tmp ; Rise       ; timer_reset                                                    ;
; 0.226  ; 0.410        ; 0.184          ; Low Pulse Width  ; timer_ctl:timer_ctl_ports|clk_converter_60hz:clk_converter_ports|clock_tmp ; Rise       ; trafic_light_ctl[1]~reg0                                       ;
; 0.226  ; 0.410        ; 0.184          ; Low Pulse Width  ; timer_ctl:timer_ctl_ports|clk_converter_60hz:clk_converter_ports|clock_tmp ; Rise       ; trafic_light_ctl[2]~reg0                                       ;
; 0.226  ; 0.410        ; 0.184          ; Low Pulse Width  ; timer_ctl:timer_ctl_ports|clk_converter_60hz:clk_converter_ports|clock_tmp ; Rise       ; trafic_light_ctl[3]~reg0                                       ;
; 0.367  ; 0.583        ; 0.216          ; High Pulse Width ; timer_ctl:timer_ctl_ports|clk_converter_60hz:clk_converter_ports|clock_tmp ; Rise       ; state[0]                                                       ;
; 0.367  ; 0.583        ; 0.216          ; High Pulse Width ; timer_ctl:timer_ctl_ports|clk_converter_60hz:clk_converter_ports|clock_tmp ; Rise       ; state[2]                                                       ;
; 0.367  ; 0.583        ; 0.216          ; High Pulse Width ; timer_ctl:timer_ctl_ports|clk_converter_60hz:clk_converter_ports|clock_tmp ; Rise       ; state[3]                                                       ;
; 0.367  ; 0.583        ; 0.216          ; High Pulse Width ; timer_ctl:timer_ctl_ports|clk_converter_60hz:clk_converter_ports|clock_tmp ; Rise       ; state[4]                                                       ;
; 0.367  ; 0.583        ; 0.216          ; High Pulse Width ; timer_ctl:timer_ctl_ports|clk_converter_60hz:clk_converter_ports|clock_tmp ; Rise       ; state[5]                                                       ;
; 0.367  ; 0.583        ; 0.216          ; High Pulse Width ; timer_ctl:timer_ctl_ports|clk_converter_60hz:clk_converter_ports|clock_tmp ; Rise       ; timer_ctl:timer_ctl_ports|long_interval                        ;
; 0.367  ; 0.583        ; 0.216          ; High Pulse Width ; timer_ctl:timer_ctl_ports|clk_converter_60hz:clk_converter_ports|clock_tmp ; Rise       ; timer_ctl:timer_ctl_ports|short_interval                       ;
; 0.368  ; 0.584        ; 0.216          ; High Pulse Width ; timer_ctl:timer_ctl_ports|clk_converter_60hz:clk_converter_ports|clock_tmp ; Rise       ; state[1]                                                       ;
; 0.368  ; 0.584        ; 0.216          ; High Pulse Width ; timer_ctl:timer_ctl_ports|clk_converter_60hz:clk_converter_ports|clock_tmp ; Rise       ; timer_ctl:timer_ctl_ports|\always:internal_counter[0]          ;
; 0.368  ; 0.584        ; 0.216          ; High Pulse Width ; timer_ctl:timer_ctl_ports|clk_converter_60hz:clk_converter_ports|clock_tmp ; Rise       ; timer_ctl:timer_ctl_ports|\always:internal_counter[1]          ;
; 0.368  ; 0.584        ; 0.216          ; High Pulse Width ; timer_ctl:timer_ctl_ports|clk_converter_60hz:clk_converter_ports|clock_tmp ; Rise       ; timer_ctl:timer_ctl_ports|\always:internal_counter[2]          ;
; 0.368  ; 0.584        ; 0.216          ; High Pulse Width ; timer_ctl:timer_ctl_ports|clk_converter_60hz:clk_converter_ports|clock_tmp ; Rise       ; timer_reset                                                    ;
; 0.368  ; 0.584        ; 0.216          ; High Pulse Width ; timer_ctl:timer_ctl_ports|clk_converter_60hz:clk_converter_ports|clock_tmp ; Rise       ; trafic_light_ctl[0]~reg0                                       ;
; 0.368  ; 0.584        ; 0.216          ; High Pulse Width ; timer_ctl:timer_ctl_ports|clk_converter_60hz:clk_converter_ports|clock_tmp ; Rise       ; trafic_light_ctl[1]~reg0                                       ;
; 0.368  ; 0.584        ; 0.216          ; High Pulse Width ; timer_ctl:timer_ctl_ports|clk_converter_60hz:clk_converter_ports|clock_tmp ; Rise       ; trafic_light_ctl[2]~reg0                                       ;
; 0.368  ; 0.584        ; 0.216          ; High Pulse Width ; timer_ctl:timer_ctl_ports|clk_converter_60hz:clk_converter_ports|clock_tmp ; Rise       ; trafic_light_ctl[3]~reg0                                       ;
; 0.368  ; 0.584        ; 0.216          ; High Pulse Width ; timer_ctl:timer_ctl_ports|clk_converter_60hz:clk_converter_ports|clock_tmp ; Rise       ; trafic_light_ctl[4]~reg0                                       ;
; 0.368  ; 0.584        ; 0.216          ; High Pulse Width ; timer_ctl:timer_ctl_ports|clk_converter_60hz:clk_converter_ports|clock_tmp ; Rise       ; trafic_light_ctl[5]~reg0                                       ;
; 0.405  ; 0.405        ; 0.000          ; Low Pulse Width  ; timer_ctl:timer_ctl_ports|clk_converter_60hz:clk_converter_ports|clock_tmp ; Rise       ; timer_ctl_ports|\always:internal_counter[0]|clk                ;
; 0.405  ; 0.405        ; 0.000          ; Low Pulse Width  ; timer_ctl:timer_ctl_ports|clk_converter_60hz:clk_converter_ports|clock_tmp ; Rise       ; timer_ctl_ports|\always:internal_counter[1]|clk                ;
; 0.405  ; 0.405        ; 0.000          ; Low Pulse Width  ; timer_ctl:timer_ctl_ports|clk_converter_60hz:clk_converter_ports|clock_tmp ; Rise       ; timer_ctl_ports|\always:internal_counter[2]|clk                ;
; 0.405  ; 0.405        ; 0.000          ; Low Pulse Width  ; timer_ctl:timer_ctl_ports|clk_converter_60hz:clk_converter_ports|clock_tmp ; Rise       ; trafic_light_ctl[0]~reg0|clk                                   ;
; 0.405  ; 0.405        ; 0.000          ; Low Pulse Width  ; timer_ctl:timer_ctl_ports|clk_converter_60hz:clk_converter_ports|clock_tmp ; Rise       ; trafic_light_ctl[4]~reg0|clk                                   ;
; 0.405  ; 0.405        ; 0.000          ; Low Pulse Width  ; timer_ctl:timer_ctl_ports|clk_converter_60hz:clk_converter_ports|clock_tmp ; Rise       ; trafic_light_ctl[5]~reg0|clk                                   ;
; 0.406  ; 0.406        ; 0.000          ; Low Pulse Width  ; timer_ctl:timer_ctl_ports|clk_converter_60hz:clk_converter_ports|clock_tmp ; Rise       ; state[0]|clk                                                   ;
; 0.406  ; 0.406        ; 0.000          ; Low Pulse Width  ; timer_ctl:timer_ctl_ports|clk_converter_60hz:clk_converter_ports|clock_tmp ; Rise       ; state[1]|clk                                                   ;
; 0.406  ; 0.406        ; 0.000          ; Low Pulse Width  ; timer_ctl:timer_ctl_ports|clk_converter_60hz:clk_converter_ports|clock_tmp ; Rise       ; state[2]|clk                                                   ;
; 0.406  ; 0.406        ; 0.000          ; Low Pulse Width  ; timer_ctl:timer_ctl_ports|clk_converter_60hz:clk_converter_ports|clock_tmp ; Rise       ; state[3]|clk                                                   ;
; 0.406  ; 0.406        ; 0.000          ; Low Pulse Width  ; timer_ctl:timer_ctl_ports|clk_converter_60hz:clk_converter_ports|clock_tmp ; Rise       ; state[4]|clk                                                   ;
; 0.406  ; 0.406        ; 0.000          ; Low Pulse Width  ; timer_ctl:timer_ctl_ports|clk_converter_60hz:clk_converter_ports|clock_tmp ; Rise       ; state[5]|clk                                                   ;
; 0.406  ; 0.406        ; 0.000          ; Low Pulse Width  ; timer_ctl:timer_ctl_ports|clk_converter_60hz:clk_converter_ports|clock_tmp ; Rise       ; timer_ctl_ports|long_interval|clk                              ;
; 0.406  ; 0.406        ; 0.000          ; Low Pulse Width  ; timer_ctl:timer_ctl_ports|clk_converter_60hz:clk_converter_ports|clock_tmp ; Rise       ; timer_ctl_ports|short_interval|clk                             ;
; 0.406  ; 0.406        ; 0.000          ; Low Pulse Width  ; timer_ctl:timer_ctl_ports|clk_converter_60hz:clk_converter_ports|clock_tmp ; Rise       ; timer_reset|clk                                                ;
; 0.406  ; 0.406        ; 0.000          ; Low Pulse Width  ; timer_ctl:timer_ctl_ports|clk_converter_60hz:clk_converter_ports|clock_tmp ; Rise       ; trafic_light_ctl[1]~reg0|clk                                   ;
; 0.406  ; 0.406        ; 0.000          ; Low Pulse Width  ; timer_ctl:timer_ctl_ports|clk_converter_60hz:clk_converter_ports|clock_tmp ; Rise       ; trafic_light_ctl[2]~reg0|clk                                   ;
; 0.406  ; 0.406        ; 0.000          ; Low Pulse Width  ; timer_ctl:timer_ctl_ports|clk_converter_60hz:clk_converter_ports|clock_tmp ; Rise       ; trafic_light_ctl[3]~reg0|clk                                   ;
; 0.415  ; 0.415        ; 0.000          ; Low Pulse Width  ; timer_ctl:timer_ctl_ports|clk_converter_60hz:clk_converter_ports|clock_tmp ; Rise       ; timer_ctl_ports|clk_converter_ports|clock_tmp~clkctrl|inclk[0] ;
; 0.415  ; 0.415        ; 0.000          ; Low Pulse Width  ; timer_ctl:timer_ctl_ports|clk_converter_60hz:clk_converter_ports|clock_tmp ; Rise       ; timer_ctl_ports|clk_converter_ports|clock_tmp~clkctrl|outclk   ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; timer_ctl:timer_ctl_ports|clk_converter_60hz:clk_converter_ports|clock_tmp ; Rise       ; timer_ctl_ports|clk_converter_ports|clock_tmp|q                ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; timer_ctl:timer_ctl_ports|clk_converter_60hz:clk_converter_ports|clock_tmp ; Rise       ; timer_ctl_ports|clk_converter_ports|clock_tmp|q                ;
; 0.581  ; 0.581        ; 0.000          ; High Pulse Width ; timer_ctl:timer_ctl_ports|clk_converter_60hz:clk_converter_ports|clock_tmp ; Rise       ; timer_ctl_ports|clk_converter_ports|clock_tmp~clkctrl|inclk[0] ;
; 0.581  ; 0.581        ; 0.000          ; High Pulse Width ; timer_ctl:timer_ctl_ports|clk_converter_60hz:clk_converter_ports|clock_tmp ; Rise       ; timer_ctl_ports|clk_converter_ports|clock_tmp~clkctrl|outclk   ;
; 0.589  ; 0.589        ; 0.000          ; High Pulse Width ; timer_ctl:timer_ctl_ports|clk_converter_60hz:clk_converter_ports|clock_tmp ; Rise       ; state[0]|clk                                                   ;
; 0.589  ; 0.589        ; 0.000          ; High Pulse Width ; timer_ctl:timer_ctl_ports|clk_converter_60hz:clk_converter_ports|clock_tmp ; Rise       ; state[2]|clk                                                   ;
; 0.589  ; 0.589        ; 0.000          ; High Pulse Width ; timer_ctl:timer_ctl_ports|clk_converter_60hz:clk_converter_ports|clock_tmp ; Rise       ; state[3]|clk                                                   ;
; 0.589  ; 0.589        ; 0.000          ; High Pulse Width ; timer_ctl:timer_ctl_ports|clk_converter_60hz:clk_converter_ports|clock_tmp ; Rise       ; state[4]|clk                                                   ;
; 0.589  ; 0.589        ; 0.000          ; High Pulse Width ; timer_ctl:timer_ctl_ports|clk_converter_60hz:clk_converter_ports|clock_tmp ; Rise       ; state[5]|clk                                                   ;
; 0.589  ; 0.589        ; 0.000          ; High Pulse Width ; timer_ctl:timer_ctl_ports|clk_converter_60hz:clk_converter_ports|clock_tmp ; Rise       ; timer_ctl_ports|long_interval|clk                              ;
; 0.589  ; 0.589        ; 0.000          ; High Pulse Width ; timer_ctl:timer_ctl_ports|clk_converter_60hz:clk_converter_ports|clock_tmp ; Rise       ; timer_ctl_ports|short_interval|clk                             ;
; 0.590  ; 0.590        ; 0.000          ; High Pulse Width ; timer_ctl:timer_ctl_ports|clk_converter_60hz:clk_converter_ports|clock_tmp ; Rise       ; state[1]|clk                                                   ;
; 0.590  ; 0.590        ; 0.000          ; High Pulse Width ; timer_ctl:timer_ctl_ports|clk_converter_60hz:clk_converter_ports|clock_tmp ; Rise       ; timer_ctl_ports|\always:internal_counter[0]|clk                ;
; 0.590  ; 0.590        ; 0.000          ; High Pulse Width ; timer_ctl:timer_ctl_ports|clk_converter_60hz:clk_converter_ports|clock_tmp ; Rise       ; timer_ctl_ports|\always:internal_counter[1]|clk                ;
; 0.590  ; 0.590        ; 0.000          ; High Pulse Width ; timer_ctl:timer_ctl_ports|clk_converter_60hz:clk_converter_ports|clock_tmp ; Rise       ; timer_ctl_ports|\always:internal_counter[2]|clk                ;
; 0.590  ; 0.590        ; 0.000          ; High Pulse Width ; timer_ctl:timer_ctl_ports|clk_converter_60hz:clk_converter_ports|clock_tmp ; Rise       ; timer_reset|clk                                                ;
; 0.590  ; 0.590        ; 0.000          ; High Pulse Width ; timer_ctl:timer_ctl_ports|clk_converter_60hz:clk_converter_ports|clock_tmp ; Rise       ; trafic_light_ctl[0]~reg0|clk                                   ;
; 0.590  ; 0.590        ; 0.000          ; High Pulse Width ; timer_ctl:timer_ctl_ports|clk_converter_60hz:clk_converter_ports|clock_tmp ; Rise       ; trafic_light_ctl[1]~reg0|clk                                   ;
; 0.590  ; 0.590        ; 0.000          ; High Pulse Width ; timer_ctl:timer_ctl_ports|clk_converter_60hz:clk_converter_ports|clock_tmp ; Rise       ; trafic_light_ctl[2]~reg0|clk                                   ;
; 0.590  ; 0.590        ; 0.000          ; High Pulse Width ; timer_ctl:timer_ctl_ports|clk_converter_60hz:clk_converter_ports|clock_tmp ; Rise       ; trafic_light_ctl[3]~reg0|clk                                   ;
; 0.590  ; 0.590        ; 0.000          ; High Pulse Width ; timer_ctl:timer_ctl_ports|clk_converter_60hz:clk_converter_ports|clock_tmp ; Rise       ; trafic_light_ctl[4]~reg0|clk                                   ;
; 0.590  ; 0.590        ; 0.000          ; High Pulse Width ; timer_ctl:timer_ctl_ports|clk_converter_60hz:clk_converter_ports|clock_tmp ; Rise       ; trafic_light_ctl[5]~reg0|clk                                   ;
+--------+--------------+----------------+------------------+----------------------------------------------------------------------------+------------+----------------------------------------------------------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Setup Times                                                                                                                                                                                           ;
+----------------+----------------------------------------------------------------------------+-------+-------+------------+----------------------------------------------------------------------------+
; Data Port      ; Clock Port                                                                 ; Rise  ; Fall  ; Clock Edge ; Clock Reference                                                            ;
+----------------+----------------------------------------------------------------------------+-------+-------+------------+----------------------------------------------------------------------------+
; traffic_sensor ; timer_ctl:timer_ctl_ports|clk_converter_60hz:clk_converter_ports|clock_tmp ; 1.874 ; 2.529 ; Rise       ; timer_ctl:timer_ctl_ports|clk_converter_60hz:clk_converter_ports|clock_tmp ;
+----------------+----------------------------------------------------------------------------+-------+-------+------------+----------------------------------------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Hold Times                                                                                                                                                                                              ;
+----------------+----------------------------------------------------------------------------+--------+--------+------------+----------------------------------------------------------------------------+
; Data Port      ; Clock Port                                                                 ; Rise   ; Fall   ; Clock Edge ; Clock Reference                                                            ;
+----------------+----------------------------------------------------------------------------+--------+--------+------------+----------------------------------------------------------------------------+
; traffic_sensor ; timer_ctl:timer_ctl_ports|clk_converter_60hz:clk_converter_ports|clock_tmp ; -1.437 ; -2.058 ; Rise       ; timer_ctl:timer_ctl_ports|clk_converter_60hz:clk_converter_ports|clock_tmp ;
+----------------+----------------------------------------------------------------------------+--------+--------+------------+----------------------------------------------------------------------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Clock to Output Times                                                                                                                                                                                       ;
+----------------------+----------------------------------------------------------------------------+-------+-------+------------+----------------------------------------------------------------------------+
; Data Port            ; Clock Port                                                                 ; Rise  ; Fall  ; Clock Edge ; Clock Reference                                                            ;
+----------------------+----------------------------------------------------------------------------+-------+-------+------------+----------------------------------------------------------------------------+
; trafic_light_ctl[*]  ; timer_ctl:timer_ctl_ports|clk_converter_60hz:clk_converter_ports|clock_tmp ; 6.675 ; 7.049 ; Rise       ; timer_ctl:timer_ctl_ports|clk_converter_60hz:clk_converter_ports|clock_tmp ;
;  trafic_light_ctl[0] ; timer_ctl:timer_ctl_ports|clk_converter_60hz:clk_converter_ports|clock_tmp ; 3.815 ; 3.878 ; Rise       ; timer_ctl:timer_ctl_ports|clk_converter_60hz:clk_converter_ports|clock_tmp ;
;  trafic_light_ctl[1] ; timer_ctl:timer_ctl_ports|clk_converter_60hz:clk_converter_ports|clock_tmp ; 3.702 ; 3.749 ; Rise       ; timer_ctl:timer_ctl_ports|clk_converter_60hz:clk_converter_ports|clock_tmp ;
;  trafic_light_ctl[2] ; timer_ctl:timer_ctl_ports|clk_converter_60hz:clk_converter_ports|clock_tmp ; 3.757 ; 3.707 ; Rise       ; timer_ctl:timer_ctl_ports|clk_converter_60hz:clk_converter_ports|clock_tmp ;
;  trafic_light_ctl[3] ; timer_ctl:timer_ctl_ports|clk_converter_60hz:clk_converter_ports|clock_tmp ; 5.960 ; 5.671 ; Rise       ; timer_ctl:timer_ctl_ports|clk_converter_60hz:clk_converter_ports|clock_tmp ;
;  trafic_light_ctl[4] ; timer_ctl:timer_ctl_ports|clk_converter_60hz:clk_converter_ports|clock_tmp ; 4.833 ; 5.069 ; Rise       ; timer_ctl:timer_ctl_ports|clk_converter_60hz:clk_converter_ports|clock_tmp ;
;  trafic_light_ctl[5] ; timer_ctl:timer_ctl_ports|clk_converter_60hz:clk_converter_ports|clock_tmp ; 6.675 ; 7.049 ; Rise       ; timer_ctl:timer_ctl_ports|clk_converter_60hz:clk_converter_ports|clock_tmp ;
+----------------------+----------------------------------------------------------------------------+-------+-------+------------+----------------------------------------------------------------------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Minimum Clock to Output Times                                                                                                                                                                               ;
+----------------------+----------------------------------------------------------------------------+-------+-------+------------+----------------------------------------------------------------------------+
; Data Port            ; Clock Port                                                                 ; Rise  ; Fall  ; Clock Edge ; Clock Reference                                                            ;
+----------------------+----------------------------------------------------------------------------+-------+-------+------------+----------------------------------------------------------------------------+
; trafic_light_ctl[*]  ; timer_ctl:timer_ctl_ports|clk_converter_60hz:clk_converter_ports|clock_tmp ; 3.567 ; 3.571 ; Rise       ; timer_ctl:timer_ctl_ports|clk_converter_60hz:clk_converter_ports|clock_tmp ;
;  trafic_light_ctl[0] ; timer_ctl:timer_ctl_ports|clk_converter_60hz:clk_converter_ports|clock_tmp ; 3.675 ; 3.736 ; Rise       ; timer_ctl:timer_ctl_ports|clk_converter_60hz:clk_converter_ports|clock_tmp ;
;  trafic_light_ctl[1] ; timer_ctl:timer_ctl_ports|clk_converter_60hz:clk_converter_ports|clock_tmp ; 3.567 ; 3.612 ; Rise       ; timer_ctl:timer_ctl_ports|clk_converter_60hz:clk_converter_ports|clock_tmp ;
;  trafic_light_ctl[2] ; timer_ctl:timer_ctl_ports|clk_converter_60hz:clk_converter_ports|clock_tmp ; 3.619 ; 3.571 ; Rise       ; timer_ctl:timer_ctl_ports|clk_converter_60hz:clk_converter_ports|clock_tmp ;
;  trafic_light_ctl[3] ; timer_ctl:timer_ctl_ports|clk_converter_60hz:clk_converter_ports|clock_tmp ; 5.775 ; 5.495 ; Rise       ; timer_ctl:timer_ctl_ports|clk_converter_60hz:clk_converter_ports|clock_tmp ;
;  trafic_light_ctl[4] ; timer_ctl:timer_ctl_ports|clk_converter_60hz:clk_converter_ports|clock_tmp ; 4.654 ; 4.881 ; Rise       ; timer_ctl:timer_ctl_ports|clk_converter_60hz:clk_converter_ports|clock_tmp ;
;  trafic_light_ctl[5] ; timer_ctl:timer_ctl_ports|clk_converter_60hz:clk_converter_ports|clock_tmp ; 6.459 ; 6.820 ; Rise       ; timer_ctl:timer_ctl_ports|clk_converter_60hz:clk_converter_ports|clock_tmp ;
+----------------------+----------------------------------------------------------------------------+-------+-------+------------+----------------------------------------------------------------------------+


---------------------------------------------
; Fast 1200mV 0C Model Metastability Report ;
---------------------------------------------
No synchronizer chains to report.


+-------------------------------------------------------------------------------------------------------------------------------------------+
; Multicorner Timing Analysis Summary                                                                                                       ;
+-----------------------------------------------------------------------------+---------+--------+----------+---------+---------------------+
; Clock                                                                       ; Setup   ; Hold   ; Recovery ; Removal ; Minimum Pulse Width ;
+-----------------------------------------------------------------------------+---------+--------+----------+---------+---------------------+
; Worst-case Slack                                                            ; -2.495  ; -0.060 ; N/A      ; N/A     ; -3.000              ;
;  clk                                                                        ; -2.495  ; -0.060 ; N/A      ; N/A     ; -3.000              ;
;  timer_ctl:timer_ctl_ports|clk_converter_60hz:clk_converter_ports|clock_tmp ; -1.767  ; 0.187  ; N/A      ; N/A     ; -1.000              ;
; Design-wide TNS                                                             ; -65.428 ; -0.06  ; 0.0      ; 0.0     ; -57.387             ;
;  clk                                                                        ; -46.088 ; -0.060 ; N/A      ; N/A     ; -39.387             ;
;  timer_ctl:timer_ctl_ports|clk_converter_60hz:clk_converter_ports|clock_tmp ; -19.340 ; 0.000  ; N/A      ; N/A     ; -18.000             ;
+-----------------------------------------------------------------------------+---------+--------+----------+---------+---------------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Setup Times                                                                                                                                                                                           ;
+----------------+----------------------------------------------------------------------------+-------+-------+------------+----------------------------------------------------------------------------+
; Data Port      ; Clock Port                                                                 ; Rise  ; Fall  ; Clock Edge ; Clock Reference                                                            ;
+----------------+----------------------------------------------------------------------------+-------+-------+------------+----------------------------------------------------------------------------+
; traffic_sensor ; timer_ctl:timer_ctl_ports|clk_converter_60hz:clk_converter_ports|clock_tmp ; 3.449 ; 3.943 ; Rise       ; timer_ctl:timer_ctl_ports|clk_converter_60hz:clk_converter_ports|clock_tmp ;
+----------------+----------------------------------------------------------------------------+-------+-------+------------+----------------------------------------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Hold Times                                                                                                                                                                                              ;
+----------------+----------------------------------------------------------------------------+--------+--------+------------+----------------------------------------------------------------------------+
; Data Port      ; Clock Port                                                                 ; Rise   ; Fall   ; Clock Edge ; Clock Reference                                                            ;
+----------------+----------------------------------------------------------------------------+--------+--------+------------+----------------------------------------------------------------------------+
; traffic_sensor ; timer_ctl:timer_ctl_ports|clk_converter_60hz:clk_converter_ports|clock_tmp ; -1.437 ; -2.058 ; Rise       ; timer_ctl:timer_ctl_ports|clk_converter_60hz:clk_converter_ports|clock_tmp ;
+----------------+----------------------------------------------------------------------------+--------+--------+------------+----------------------------------------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Clock to Output Times                                                                                                                                                                                         ;
+----------------------+----------------------------------------------------------------------------+--------+--------+------------+----------------------------------------------------------------------------+
; Data Port            ; Clock Port                                                                 ; Rise   ; Fall   ; Clock Edge ; Clock Reference                                                            ;
+----------------------+----------------------------------------------------------------------------+--------+--------+------------+----------------------------------------------------------------------------+
; trafic_light_ctl[*]  ; timer_ctl:timer_ctl_ports|clk_converter_60hz:clk_converter_ports|clock_tmp ; 11.153 ; 11.364 ; Rise       ; timer_ctl:timer_ctl_ports|clk_converter_60hz:clk_converter_ports|clock_tmp ;
;  trafic_light_ctl[0] ; timer_ctl:timer_ctl_ports|clk_converter_60hz:clk_converter_ports|clock_tmp ; 6.546  ; 6.525  ; Rise       ; timer_ctl:timer_ctl_ports|clk_converter_60hz:clk_converter_ports|clock_tmp ;
;  trafic_light_ctl[1] ; timer_ctl:timer_ctl_ports|clk_converter_60hz:clk_converter_ports|clock_tmp ; 6.336  ; 6.319  ; Rise       ; timer_ctl:timer_ctl_ports|clk_converter_60hz:clk_converter_ports|clock_tmp ;
;  trafic_light_ctl[2] ; timer_ctl:timer_ctl_ports|clk_converter_60hz:clk_converter_ports|clock_tmp ; 6.338  ; 6.360  ; Rise       ; timer_ctl:timer_ctl_ports|clk_converter_60hz:clk_converter_ports|clock_tmp ;
;  trafic_light_ctl[3] ; timer_ctl:timer_ctl_ports|clk_converter_60hz:clk_converter_ports|clock_tmp ; 9.626  ; 9.402  ; Rise       ; timer_ctl:timer_ctl_ports|clk_converter_60hz:clk_converter_ports|clock_tmp ;
;  trafic_light_ctl[4] ; timer_ctl:timer_ctl_ports|clk_converter_60hz:clk_converter_ports|clock_tmp ; 8.304  ; 8.441  ; Rise       ; timer_ctl:timer_ctl_ports|clk_converter_60hz:clk_converter_ports|clock_tmp ;
;  trafic_light_ctl[5] ; timer_ctl:timer_ctl_ports|clk_converter_60hz:clk_converter_ports|clock_tmp ; 11.153 ; 11.364 ; Rise       ; timer_ctl:timer_ctl_ports|clk_converter_60hz:clk_converter_ports|clock_tmp ;
+----------------------+----------------------------------------------------------------------------+--------+--------+------------+----------------------------------------------------------------------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Minimum Clock to Output Times                                                                                                                                                                               ;
+----------------------+----------------------------------------------------------------------------+-------+-------+------------+----------------------------------------------------------------------------+
; Data Port            ; Clock Port                                                                 ; Rise  ; Fall  ; Clock Edge ; Clock Reference                                                            ;
+----------------------+----------------------------------------------------------------------------+-------+-------+------------+----------------------------------------------------------------------------+
; trafic_light_ctl[*]  ; timer_ctl:timer_ctl_ports|clk_converter_60hz:clk_converter_ports|clock_tmp ; 3.567 ; 3.571 ; Rise       ; timer_ctl:timer_ctl_ports|clk_converter_60hz:clk_converter_ports|clock_tmp ;
;  trafic_light_ctl[0] ; timer_ctl:timer_ctl_ports|clk_converter_60hz:clk_converter_ports|clock_tmp ; 3.675 ; 3.736 ; Rise       ; timer_ctl:timer_ctl_ports|clk_converter_60hz:clk_converter_ports|clock_tmp ;
;  trafic_light_ctl[1] ; timer_ctl:timer_ctl_ports|clk_converter_60hz:clk_converter_ports|clock_tmp ; 3.567 ; 3.612 ; Rise       ; timer_ctl:timer_ctl_ports|clk_converter_60hz:clk_converter_ports|clock_tmp ;
;  trafic_light_ctl[2] ; timer_ctl:timer_ctl_ports|clk_converter_60hz:clk_converter_ports|clock_tmp ; 3.619 ; 3.571 ; Rise       ; timer_ctl:timer_ctl_ports|clk_converter_60hz:clk_converter_ports|clock_tmp ;
;  trafic_light_ctl[3] ; timer_ctl:timer_ctl_ports|clk_converter_60hz:clk_converter_ports|clock_tmp ; 5.775 ; 5.495 ; Rise       ; timer_ctl:timer_ctl_ports|clk_converter_60hz:clk_converter_ports|clock_tmp ;
;  trafic_light_ctl[4] ; timer_ctl:timer_ctl_ports|clk_converter_60hz:clk_converter_ports|clock_tmp ; 4.654 ; 4.881 ; Rise       ; timer_ctl:timer_ctl_ports|clk_converter_60hz:clk_converter_ports|clock_tmp ;
;  trafic_light_ctl[5] ; timer_ctl:timer_ctl_ports|clk_converter_60hz:clk_converter_ports|clock_tmp ; 6.459 ; 6.820 ; Rise       ; timer_ctl:timer_ctl_ports|clk_converter_60hz:clk_converter_ports|clock_tmp ;
+----------------------+----------------------------------------------------------------------------+-------+-------+------------+----------------------------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Board Trace Model Assignments                                                                                                                                                                                                                                                                                                                                                                                          ;
+---------------------+--------------+-------------------+-------------------------+-------------------------+---------------+---------------------+----------------+------------------+--------+------------------+------------------------+------------------------+--------------+---------------+-----------------+-------+---------------------+--------------------+---------------+-----------------+-------------+
; Pin                 ; I/O Standard ; Near Tline Length ; Near Tline L per Length ; Near Tline C per Length ; Near Series R ; Near Differential R ; Near Pull-up R ; Near Pull-down R ; Near C ; Far Tline Length ; Far Tline L per Length ; Far Tline C per Length ; Far Series R ; Far Pull-up R ; Far Pull-down R ; Far C ; Termination Voltage ; Far Differential R ; EBD File Name ; EBD Signal Name ; EBD Far-end ;
+---------------------+--------------+-------------------+-------------------------+-------------------------+---------------+---------------------+----------------+------------------+--------+------------------+------------------------+------------------------+--------------+---------------+-----------------+-------+---------------------+--------------------+---------------+-----------------+-------------+
; trafic_light_ctl[0] ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; trafic_light_ctl[1] ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; trafic_light_ctl[2] ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; trafic_light_ctl[3] ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; trafic_light_ctl[4] ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; trafic_light_ctl[5] ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
+---------------------+--------------+-------------------+-------------------------+-------------------------+---------------+---------------------+----------------+------------------+--------+------------------+------------------------+------------------------+--------------+---------------+-----------------+-------+---------------------+--------------------+---------------+-----------------+-------------+


+----------------------------------------------------------------------------+
; Input Transition Times                                                     ;
+-------------------------+--------------+-----------------+-----------------+
; Pin                     ; I/O Standard ; 10-90 Rise Time ; 90-10 Fall Time ;
+-------------------------+--------------+-----------------+-----------------+
; reset                   ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; traffic_sensor          ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; clk                     ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; ~ALTERA_ASDO_DATA1~     ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; ~ALTERA_FLASH_nCE_nCSO~ ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; ~ALTERA_DATA0~          ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
+-------------------------+--------------+-----------------+-----------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Signal Integrity Metrics (Slow 1200mv 0c Model)                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                  ;
+---------------------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+
; Pin                 ; I/O Standard ; Board Delay on Rise ; Board Delay on Fall ; Steady State Voh at FPGA Pin ; Steady State Vol at FPGA Pin ; Voh Max at FPGA Pin ; Vol Min at FPGA Pin ; Ringback Voltage on Rise at FPGA Pin ; Ringback Voltage on Fall at FPGA Pin ; 10-90 Rise Time at FPGA Pin ; 90-10 Fall Time at FPGA Pin ; Monotonic Rise at FPGA Pin ; Monotonic Fall at FPGA Pin ; Steady State Voh at Far-end ; Steady State Vol at Far-end ; Voh Max at Far-end ; Vol Min at Far-end ; Ringback Voltage on Rise at Far-end ; Ringback Voltage on Fall at Far-end ; 10-90 Rise Time at Far-end ; 90-10 Fall Time at Far-end ; Monotonic Rise at Far-end ; Monotonic Fall at Far-end ;
+---------------------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+
; trafic_light_ctl[0] ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 5.95e-09 V                   ; 2.38 V              ; -0.016 V            ; 0.22 V                               ; 0.025 V                              ; 3.06e-10 s                  ; 3.3e-10 s                   ; Yes                        ; Yes                        ; 2.32 V                      ; 5.95e-09 V                  ; 2.38 V             ; -0.016 V           ; 0.22 V                              ; 0.025 V                             ; 3.06e-10 s                 ; 3.3e-10 s                  ; Yes                       ; Yes                       ;
; trafic_light_ctl[1] ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 5.95e-09 V                   ; 2.38 V              ; -0.016 V            ; 0.22 V                               ; 0.025 V                              ; 3.06e-10 s                  ; 3.3e-10 s                   ; Yes                        ; Yes                        ; 2.32 V                      ; 5.95e-09 V                  ; 2.38 V             ; -0.016 V           ; 0.22 V                              ; 0.025 V                             ; 3.06e-10 s                 ; 3.3e-10 s                  ; Yes                       ; Yes                       ;
; trafic_light_ctl[2] ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 5.95e-09 V                   ; 2.38 V              ; -0.016 V            ; 0.22 V                               ; 0.025 V                              ; 3.06e-10 s                  ; 3.3e-10 s                   ; Yes                        ; Yes                        ; 2.32 V                      ; 5.95e-09 V                  ; 2.38 V             ; -0.016 V           ; 0.22 V                              ; 0.025 V                             ; 3.06e-10 s                 ; 3.3e-10 s                  ; Yes                       ; Yes                       ;
; trafic_light_ctl[3] ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.44e-09 V                   ; 2.33 V              ; -0.00624 V          ; 0.185 V                              ; 0.097 V                              ; 2.82e-09 s                  ; 2.56e-09 s                  ; No                         ; Yes                        ; 2.32 V                      ; 4.44e-09 V                  ; 2.33 V             ; -0.00624 V         ; 0.185 V                             ; 0.097 V                             ; 2.82e-09 s                 ; 2.56e-09 s                 ; No                        ; Yes                       ;
; trafic_light_ctl[4] ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.44e-09 V                   ; 2.39 V              ; -0.0265 V           ; 0.2 V                                ; 0.033 V                              ; 2.94e-10 s                  ; 3.12e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 4.44e-09 V                  ; 2.39 V             ; -0.0265 V          ; 0.2 V                               ; 0.033 V                             ; 2.94e-10 s                 ; 3.12e-10 s                 ; Yes                       ; Yes                       ;
; trafic_light_ctl[5] ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.44e-09 V                   ; 2.33 V              ; -0.00624 V          ; 0.185 V                              ; 0.097 V                              ; 2.82e-09 s                  ; 2.56e-09 s                  ; No                         ; Yes                        ; 2.32 V                      ; 4.44e-09 V                  ; 2.33 V             ; -0.00624 V         ; 0.185 V                             ; 0.097 V                             ; 2.82e-09 s                 ; 2.56e-09 s                 ; No                        ; Yes                       ;
+---------------------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Signal Integrity Metrics (Slow 1200mv 85c Model)                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                 ;
+---------------------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+
; Pin                 ; I/O Standard ; Board Delay on Rise ; Board Delay on Fall ; Steady State Voh at FPGA Pin ; Steady State Vol at FPGA Pin ; Voh Max at FPGA Pin ; Vol Min at FPGA Pin ; Ringback Voltage on Rise at FPGA Pin ; Ringback Voltage on Fall at FPGA Pin ; 10-90 Rise Time at FPGA Pin ; 90-10 Fall Time at FPGA Pin ; Monotonic Rise at FPGA Pin ; Monotonic Fall at FPGA Pin ; Steady State Voh at Far-end ; Steady State Vol at Far-end ; Voh Max at Far-end ; Vol Min at Far-end ; Ringback Voltage on Rise at Far-end ; Ringback Voltage on Fall at Far-end ; 10-90 Rise Time at Far-end ; 90-10 Fall Time at Far-end ; Monotonic Rise at Far-end ; Monotonic Fall at Far-end ;
+---------------------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+
; trafic_light_ctl[0] ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 1.06e-06 V                   ; 2.36 V              ; -0.00724 V          ; 0.107 V                              ; 0.02 V                               ; 4.5e-10 s                   ; 4.25e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 1.06e-06 V                  ; 2.36 V             ; -0.00724 V         ; 0.107 V                             ; 0.02 V                              ; 4.5e-10 s                  ; 4.25e-10 s                 ; Yes                       ; Yes                       ;
; trafic_light_ctl[1] ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 1.06e-06 V                   ; 2.36 V              ; -0.00724 V          ; 0.107 V                              ; 0.02 V                               ; 4.5e-10 s                   ; 4.25e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 1.06e-06 V                  ; 2.36 V             ; -0.00724 V         ; 0.107 V                             ; 0.02 V                              ; 4.5e-10 s                  ; 4.25e-10 s                 ; Yes                       ; Yes                       ;
; trafic_light_ctl[2] ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 1.06e-06 V                   ; 2.36 V              ; -0.00724 V          ; 0.107 V                              ; 0.02 V                               ; 4.5e-10 s                   ; 4.25e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 1.06e-06 V                  ; 2.36 V             ; -0.00724 V         ; 0.107 V                             ; 0.02 V                              ; 4.5e-10 s                  ; 4.25e-10 s                 ; Yes                       ; Yes                       ;
; trafic_light_ctl[3] ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 7.16e-07 V                   ; 2.33 V              ; -0.00349 V          ; 0.163 V                              ; 0.074 V                              ; 3.33e-09 s                  ; 3.14e-09 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 7.16e-07 V                  ; 2.33 V             ; -0.00349 V         ; 0.163 V                             ; 0.074 V                             ; 3.33e-09 s                 ; 3.14e-09 s                 ; Yes                       ; Yes                       ;
; trafic_light_ctl[4] ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 7.16e-07 V                   ; 2.36 V              ; -0.00476 V          ; 0.096 V                              ; 0.013 V                              ; 4.39e-10 s                  ; 4.15e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 7.16e-07 V                  ; 2.36 V             ; -0.00476 V         ; 0.096 V                             ; 0.013 V                             ; 4.39e-10 s                 ; 4.15e-10 s                 ; Yes                       ; Yes                       ;
; trafic_light_ctl[5] ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 7.16e-07 V                   ; 2.33 V              ; -0.00349 V          ; 0.163 V                              ; 0.074 V                              ; 3.33e-09 s                  ; 3.14e-09 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 7.16e-07 V                  ; 2.33 V             ; -0.00349 V         ; 0.163 V                             ; 0.074 V                             ; 3.33e-09 s                 ; 3.14e-09 s                 ; Yes                       ; Yes                       ;
+---------------------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Signal Integrity Metrics (Fast 1200mv 0c Model)                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                  ;
+---------------------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+
; Pin                 ; I/O Standard ; Board Delay on Rise ; Board Delay on Fall ; Steady State Voh at FPGA Pin ; Steady State Vol at FPGA Pin ; Voh Max at FPGA Pin ; Vol Min at FPGA Pin ; Ringback Voltage on Rise at FPGA Pin ; Ringback Voltage on Fall at FPGA Pin ; 10-90 Rise Time at FPGA Pin ; 90-10 Fall Time at FPGA Pin ; Monotonic Rise at FPGA Pin ; Monotonic Fall at FPGA Pin ; Steady State Voh at Far-end ; Steady State Vol at Far-end ; Voh Max at Far-end ; Vol Min at Far-end ; Ringback Voltage on Rise at Far-end ; Ringback Voltage on Fall at Far-end ; 10-90 Rise Time at Far-end ; 90-10 Fall Time at Far-end ; Monotonic Rise at Far-end ; Monotonic Fall at Far-end ;
+---------------------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+
; trafic_light_ctl[0] ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; trafic_light_ctl[1] ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; trafic_light_ctl[2] ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; trafic_light_ctl[3] ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 2.74e-08 V                   ; 2.64 V              ; -0.0117 V           ; 0.202 V                              ; 0.176 V                              ; 2.38e-09 s                  ; 2.22e-09 s                  ; No                         ; Yes                        ; 2.62 V                      ; 2.74e-08 V                  ; 2.64 V             ; -0.0117 V          ; 0.202 V                             ; 0.176 V                             ; 2.38e-09 s                 ; 2.22e-09 s                 ; No                        ; Yes                       ;
; trafic_light_ctl[4] ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 2.74e-08 V                   ; 2.73 V              ; -0.0384 V           ; 0.169 V                              ; 0.089 V                              ; 2.7e-10 s                   ; 2.62e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 2.74e-08 V                  ; 2.73 V             ; -0.0384 V          ; 0.169 V                             ; 0.089 V                             ; 2.7e-10 s                  ; 2.62e-10 s                 ; Yes                       ; Yes                       ;
; trafic_light_ctl[5] ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 2.74e-08 V                   ; 2.64 V              ; -0.0117 V           ; 0.202 V                              ; 0.176 V                              ; 2.38e-09 s                  ; 2.22e-09 s                  ; No                         ; Yes                        ; 2.62 V                      ; 2.74e-08 V                  ; 2.64 V             ; -0.0117 V          ; 0.202 V                             ; 0.176 V                             ; 2.38e-09 s                 ; 2.22e-09 s                 ; No                        ; Yes                       ;
+---------------------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Setup Transfers                                                                                                                                                                                     ;
+----------------------------------------------------------------------------+----------------------------------------------------------------------------+----------+----------+----------+----------+
; From Clock                                                                 ; To Clock                                                                   ; RR Paths ; FR Paths ; RF Paths ; FF Paths ;
+----------------------------------------------------------------------------+----------------------------------------------------------------------------+----------+----------+----------+----------+
; clk                                                                        ; clk                                                                        ; 592      ; 0        ; 0        ; 0        ;
; timer_ctl:timer_ctl_ports|clk_converter_60hz:clk_converter_ports|clock_tmp ; clk                                                                        ; 1        ; 1        ; 0        ; 0        ;
; timer_ctl:timer_ctl_ports|clk_converter_60hz:clk_converter_ports|clock_tmp ; timer_ctl:timer_ctl_ports|clk_converter_60hz:clk_converter_ports|clock_tmp ; 262      ; 0        ; 0        ; 0        ;
+----------------------------------------------------------------------------+----------------------------------------------------------------------------+----------+----------+----------+----------+
Entries labeled "false path" only account for clock-to-clock false paths and not path-based false paths. As a result, actual path counts may be lower than reported.


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Hold Transfers                                                                                                                                                                                      ;
+----------------------------------------------------------------------------+----------------------------------------------------------------------------+----------+----------+----------+----------+
; From Clock                                                                 ; To Clock                                                                   ; RR Paths ; FR Paths ; RF Paths ; FF Paths ;
+----------------------------------------------------------------------------+----------------------------------------------------------------------------+----------+----------+----------+----------+
; clk                                                                        ; clk                                                                        ; 592      ; 0        ; 0        ; 0        ;
; timer_ctl:timer_ctl_ports|clk_converter_60hz:clk_converter_ports|clock_tmp ; clk                                                                        ; 1        ; 1        ; 0        ; 0        ;
; timer_ctl:timer_ctl_ports|clk_converter_60hz:clk_converter_ports|clock_tmp ; timer_ctl:timer_ctl_ports|clk_converter_60hz:clk_converter_ports|clock_tmp ; 262      ; 0        ; 0        ; 0        ;
+----------------------------------------------------------------------------+----------------------------------------------------------------------------+----------+----------+----------+----------+
Entries labeled "false path" only account for clock-to-clock false paths and not path-based false paths. As a result, actual path counts may be lower than reported.


---------------
; Report TCCS ;
---------------
No dedicated SERDES Transmitter circuitry present in device or used in design


---------------
; Report RSKM ;
---------------
No dedicated SERDES Receiver circuitry present in device or used in design


+------------------------------------------------+
; Unconstrained Paths                            ;
+---------------------------------+-------+------+
; Property                        ; Setup ; Hold ;
+---------------------------------+-------+------+
; Illegal Clocks                  ; 0     ; 0    ;
; Unconstrained Clocks            ; 0     ; 0    ;
; Unconstrained Input Ports       ; 1     ; 1    ;
; Unconstrained Input Port Paths  ; 6     ; 6    ;
; Unconstrained Output Ports      ; 6     ; 6    ;
; Unconstrained Output Port Paths ; 6     ; 6    ;
+---------------------------------+-------+------+


+------------------------------------+
; TimeQuest Timing Analyzer Messages ;
+------------------------------------+
Info: *******************************************************************
Info: Running Quartus II 32-bit TimeQuest Timing Analyzer
    Info: Version 12.0 Build 263 08/02/2012 Service Pack 2 SJ Web Edition
    Info: Processing started: Wed Jan 30 21:58:10 2013
Info: Command: quartus_sta semaphore -c semaphore
Info: qsta_default_script.tcl version: #2
Warning (20028): Parallel compilation is not licensed and has been disabled
Info (21077): Low junction temperature is 0 degrees C
Info (21077): High junction temperature is 85 degrees C
Critical Warning (332012): Synopsys Design Constraints File file not found: 'semaphore.sdc'. A Synopsys Design Constraints File is required by the TimeQuest Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design.
Info (332142): No user constrained base clocks found in the design. Calling "derive_clocks -period 1.0"
Info (332105): Deriving Clocks
    Info (332105): create_clock -period 1.000 -name timer_ctl:timer_ctl_ports|clk_converter_60hz:clk_converter_ports|clock_tmp timer_ctl:timer_ctl_ports|clk_converter_60hz:clk_converter_ports|clock_tmp
    Info (332105): create_clock -period 1.000 -name clk clk
Info (332143): No user constrained clock uncertainty found in the design. Calling "derive_clock_uncertainty"
Info (332123): Deriving Clock Uncertainty. Please refer to report_sdc in TimeQuest to see clock uncertainties.
Info: Found TIMEQUEST_REPORT_SCRIPT_INCLUDE_DEFAULT_ANALYSIS = ON
Info: Analyzing Slow 1200mV 85C Model
Critical Warning (332148): Timing requirements not met
Info (332146): Worst-case setup slack is -2.495
    Info (332119):     Slack End Point TNS Clock 
    Info (332119): ========= ============= =====================
    Info (332119):    -2.495       -46.088 clk 
    Info (332119):    -1.767       -19.340 timer_ctl:timer_ctl_ports|clk_converter_60hz:clk_converter_ports|clock_tmp 
Info (332146): Worst-case hold slack is -0.005
    Info (332119):     Slack End Point TNS Clock 
    Info (332119): ========= ============= =====================
    Info (332119):    -0.005        -0.005 clk 
    Info (332119):     0.357         0.000 timer_ctl:timer_ctl_ports|clk_converter_60hz:clk_converter_ports|clock_tmp 
Info (332140): No Recovery paths to report
Info (332140): No Removal paths to report
Info (332146): Worst-case minimum pulse width slack is -3.000
    Info (332119):     Slack End Point TNS Clock 
    Info (332119): ========= ============= =====================
    Info (332119):    -3.000       -36.000 clk 
    Info (332119):    -1.000       -18.000 timer_ctl:timer_ctl_ports|clk_converter_60hz:clk_converter_ports|clock_tmp 
Info: Analyzing Slow 1200mV 0C Model
Info (334003): Started post-fitting delay annotation
Info (334004): Delay annotation completed successfully
Info (332123): Deriving Clock Uncertainty. Please refer to report_sdc in TimeQuest to see clock uncertainties.
Critical Warning (332148): Timing requirements not met
Info (332146): Worst-case setup slack is -2.125
    Info (332119):     Slack End Point TNS Clock 
    Info (332119): ========= ============= =====================
    Info (332119):    -2.125       -36.809 clk 
    Info (332119):    -1.496       -15.825 timer_ctl:timer_ctl_ports|clk_converter_60hz:clk_converter_ports|clock_tmp 
Info (332146): Worst-case hold slack is -0.060
    Info (332119):     Slack End Point TNS Clock 
    Info (332119): ========= ============= =====================
    Info (332119):    -0.060        -0.060 clk 
    Info (332119):     0.312         0.000 timer_ctl:timer_ctl_ports|clk_converter_60hz:clk_converter_ports|clock_tmp 
Info (332140): No Recovery paths to report
Info (332140): No Removal paths to report
Info (332146): Worst-case minimum pulse width slack is -3.000
    Info (332119):     Slack End Point TNS Clock 
    Info (332119): ========= ============= =====================
    Info (332119):    -3.000       -36.000 clk 
    Info (332119):    -1.000       -18.000 timer_ctl:timer_ctl_ports|clk_converter_60hz:clk_converter_ports|clock_tmp 
Info: Analyzing Fast 1200mV 0C Model
Info (332123): Deriving Clock Uncertainty. Please refer to report_sdc in TimeQuest to see clock uncertainties.
Critical Warning (332148): Timing requirements not met
Info (332146): Worst-case setup slack is -0.939
    Info (332119):     Slack End Point TNS Clock 
    Info (332119): ========= ============= =====================
    Info (332119):    -0.939       -12.406 clk 
    Info (332119):    -0.534        -5.167 timer_ctl:timer_ctl_ports|clk_converter_60hz:clk_converter_ports|clock_tmp 
Info (332146): Worst-case hold slack is 0.018
    Info (332119):     Slack End Point TNS Clock 
    Info (332119): ========= ============= =====================
    Info (332119):     0.018         0.000 clk 
    Info (332119):     0.187         0.000 timer_ctl:timer_ctl_ports|clk_converter_60hz:clk_converter_ports|clock_tmp 
Info (332140): No Recovery paths to report
Info (332140): No Removal paths to report
Info (332146): Worst-case minimum pulse width slack is -3.000
    Info (332119):     Slack End Point TNS Clock 
    Info (332119): ========= ============= =====================
    Info (332119):    -3.000       -39.387 clk 
    Info (332119):    -1.000       -18.000 timer_ctl:timer_ctl_ports|clk_converter_60hz:clk_converter_ports|clock_tmp 
Info (332102): Design is not fully constrained for setup requirements
Info (332102): Design is not fully constrained for hold requirements
Info: Quartus II 32-bit TimeQuest Timing Analyzer was successful. 0 errors, 5 warnings
    Info: Peak virtual memory: 326 megabytes
    Info: Processing ended: Wed Jan 30 21:58:23 2013
    Info: Elapsed time: 00:00:13
    Info: Total CPU time (on all processors): 00:00:07


