INFO: [VRFC 10-163] Analyzing VHDL file "C:/RaulEsteban/DIgitalDesigns/Xilinx/Load_Sim/Load_Sim.ip_user_files/bd/design_1/ip/design_1_c_addsub_0_0/sim/design_1_c_addsub_0_0.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity design_1_c_addsub_0_0
