{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1533243756841 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus Prime " "Running Quartus Prime Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 17.1.1 Internal Build 593 12/11/2017 SJ Lite Edition " "Version 17.1.1 Internal Build 593 12/11/2017 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1533243756849 ""} { "Info" "IQEXE_START_BANNER_TIME" "Thu Aug 02 16:02:36 2018 " "Processing started: Thu Aug 02 16:02:36 2018" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1533243756849 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1533243756849 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off Data_Transmit -c Data_Transmit " "Command: quartus_map --read_settings_files=on --write_settings_files=off Data_Transmit -c Data_Transmit" {  } {  } 0 0 "Command: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1533243756849 ""}
{ "Info" "IQCU_AUTO_DEVICE_REPLACED" "Cyclone V 5CGXFC7C7F23C8 " "Auto device selection is not supported for Cyclone V device family. The default device, 5CGXFC7C7F23C8, is set." {  } {  } 0 20034 "Auto device selection is not supported for %1!s! device family. The default device, %2!s!, is set." 0 0 "Analysis & Synthesis" 0 -1 1533243757258 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Analysis & Synthesis" 0 -1 1533243757685 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "2 2 " "Parallel compilation is enabled and will use 2 of the 2 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Analysis & Synthesis" 0 -1 1533243757685 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "data_demultiplexer.vhd 2 1 " "Found 2 design units, including 1 entities, in source file data_demultiplexer.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 Data_Demultiplexer-Behavioral " "Found design unit 1: Data_Demultiplexer-Behavioral" {  } { { "Data_Demultiplexer.vhd" "" { Text "C:/Users/lefr/Downloads/UART/Data_Demultiplexer.vhd" 15 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1533243775585 ""} { "Info" "ISGN_ENTITY_NAME" "1 Data_Demultiplexer " "Found entity 1: Data_Demultiplexer" {  } { { "Data_Demultiplexer.vhd" "" { Text "C:/Users/lefr/Downloads/UART/Data_Demultiplexer.vhd" 8 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1533243775585 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1533243775585 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "data_latch.vhd 2 1 " "Found 2 design units, including 1 entities, in source file data_latch.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 Data_Latch-Behavioral " "Found design unit 1: Data_Latch-Behavioral" {  } { { "Data_Latch.vhd" "" { Text "C:/Users/lefr/Downloads/UART/Data_Latch.vhd" 16 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1533243775589 ""} { "Info" "ISGN_ENTITY_NAME" "1 Data_Latch " "Found entity 1: Data_Latch" {  } { { "Data_Latch.vhd" "" { Text "C:/Users/lefr/Downloads/UART/Data_Latch.vhd" 8 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1533243775589 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1533243775589 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "data_transmit.vhd 2 1 " "Found 2 design units, including 1 entities, in source file data_transmit.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 Data_Transmit-Behavioral " "Found design unit 1: Data_Transmit-Behavioral" {  } { { "Data_Transmit.vhd" "" { Text "C:/Users/lefr/Downloads/UART/Data_Transmit.vhd" 17 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1533243775593 ""} { "Info" "ISGN_ENTITY_NAME" "1 Data_Transmit " "Found entity 1: Data_Transmit" {  } { { "Data_Transmit.vhd" "" { Text "C:/Users/lefr/Downloads/UART/Data_Transmit.vhd" 8 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1533243775593 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1533243775593 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "parity_check.vhd 2 1 " "Found 2 design units, including 1 entities, in source file parity_check.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 Parity_Check-Behavioral " "Found design unit 1: Parity_Check-Behavioral" {  } { { "Parity_Check.vhd" "" { Text "C:/Users/lefr/Downloads/UART/Parity_Check.vhd" 13 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1533243775597 ""} { "Info" "ISGN_ENTITY_NAME" "1 Parity_Check " "Found entity 1: Parity_Check" {  } { { "Parity_Check.vhd" "" { Text "C:/Users/lefr/Downloads/UART/Parity_Check.vhd" 8 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1533243775597 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1533243775597 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "time_base.vhd 2 1 " "Found 2 design units, including 1 entities, in source file time_base.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 Time_Base_Generic-Behavioral " "Found design unit 1: Time_Base_Generic-Behavioral" {  } { { "Time_Base.vhd" "" { Text "C:/Users/lefr/Downloads/UART/Time_Base.vhd" 18 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1533243775600 ""} { "Info" "ISGN_ENTITY_NAME" "1 Time_Base_Generic " "Found entity 1: Time_Base_Generic" {  } { { "Time_Base.vhd" "" { Text "C:/Users/lefr/Downloads/UART/Time_Base.vhd" 9 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1533243775600 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1533243775600 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "transmition_fsm.vhd 2 1 " "Found 2 design units, including 1 entities, in source file transmition_fsm.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 Transmition_FSM-Behavioral " "Found design unit 1: Transmition_FSM-Behavioral" {  } { { "Transmition_FSM.vhd" "" { Text "C:/Users/lefr/Downloads/UART/Transmition_FSM.vhd" 19 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1533243775604 ""} { "Info" "ISGN_ENTITY_NAME" "1 Transmition_FSM " "Found entity 1: Transmition_FSM" {  } { { "Transmition_FSM.vhd" "" { Text "C:/Users/lefr/Downloads/UART/Transmition_FSM.vhd" 8 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1533243775604 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1533243775604 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "Data_Transmit " "Elaborating entity \"Data_Transmit\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Analysis & Synthesis" 0 -1 1533243775650 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Transmition_FSM Transmition_FSM:U0 " "Elaborating entity \"Transmition_FSM\" for hierarchy \"Transmition_FSM:U0\"" {  } { { "Data_Transmit.vhd" "U0" { Text "C:/Users/lefr/Downloads/UART/Data_Transmit.vhd" 64 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1533243775671 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Time_Base_Generic Time_Base_Generic:U1 " "Elaborating entity \"Time_Base_Generic\" for hierarchy \"Time_Base_Generic:U1\"" {  } { { "Data_Transmit.vhd" "U1" { Text "C:/Users/lefr/Downloads/UART/Data_Transmit.vhd" 65 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1533243775694 ""}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "CONT Time_Base.vhd(25) " "VHDL Process Statement warning at Time_Base.vhd(25): signal \"CONT\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "Time_Base.vhd" "" { Text "C:/Users/lefr/Downloads/UART/Time_Base.vhd" 25 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1533243775696 "|Data_Transmit|Time_Base_Generic:U1"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Time_Base_Generic Time_Base_Generic:U2 " "Elaborating entity \"Time_Base_Generic\" for hierarchy \"Time_Base_Generic:U2\"" {  } { { "Data_Transmit.vhd" "U2" { Text "C:/Users/lefr/Downloads/UART/Data_Transmit.vhd" 67 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1533243775721 ""}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "CONT Time_Base.vhd(25) " "VHDL Process Statement warning at Time_Base.vhd(25): signal \"CONT\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "Time_Base.vhd" "" { Text "C:/Users/lefr/Downloads/UART/Time_Base.vhd" 25 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1533243775722 "|Data_Transmit|Time_Base_Generic:U2"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Parity_Check Parity_Check:U3 " "Elaborating entity \"Parity_Check\" for hierarchy \"Parity_Check:U3\"" {  } { { "Data_Transmit.vhd" "U3" { Text "C:/Users/lefr/Downloads/UART/Data_Transmit.vhd" 69 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1533243775745 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Data_Demultiplexer Data_Demultiplexer:U4 " "Elaborating entity \"Data_Demultiplexer\" for hierarchy \"Data_Demultiplexer:U4\"" {  } { { "Data_Transmit.vhd" "U4" { Text "C:/Users/lefr/Downloads/UART/Data_Transmit.vhd" 70 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1533243775767 ""}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "DATA Data_Demultiplexer.vhd(26) " "VHDL Process Statement warning at Data_Demultiplexer.vhd(26): signal \"DATA\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "Data_Demultiplexer.vhd" "" { Text "C:/Users/lefr/Downloads/UART/Data_Demultiplexer.vhd" 26 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1533243775767 "|Data_Transmit|Data_Demultiplexer:U4"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "DATA Data_Demultiplexer.vhd(28) " "VHDL Process Statement warning at Data_Demultiplexer.vhd(28): signal \"DATA\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "Data_Demultiplexer.vhd" "" { Text "C:/Users/lefr/Downloads/UART/Data_Demultiplexer.vhd" 28 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1533243775767 "|Data_Transmit|Data_Demultiplexer:U4"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "DATA Data_Demultiplexer.vhd(30) " "VHDL Process Statement warning at Data_Demultiplexer.vhd(30): signal \"DATA\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "Data_Demultiplexer.vhd" "" { Text "C:/Users/lefr/Downloads/UART/Data_Demultiplexer.vhd" 30 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1533243775767 "|Data_Transmit|Data_Demultiplexer:U4"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "DATA Data_Demultiplexer.vhd(32) " "VHDL Process Statement warning at Data_Demultiplexer.vhd(32): signal \"DATA\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "Data_Demultiplexer.vhd" "" { Text "C:/Users/lefr/Downloads/UART/Data_Demultiplexer.vhd" 32 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1533243775768 "|Data_Transmit|Data_Demultiplexer:U4"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "DATA Data_Demultiplexer.vhd(34) " "VHDL Process Statement warning at Data_Demultiplexer.vhd(34): signal \"DATA\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "Data_Demultiplexer.vhd" "" { Text "C:/Users/lefr/Downloads/UART/Data_Demultiplexer.vhd" 34 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1533243775768 "|Data_Transmit|Data_Demultiplexer:U4"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "DATA Data_Demultiplexer.vhd(36) " "VHDL Process Statement warning at Data_Demultiplexer.vhd(36): signal \"DATA\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "Data_Demultiplexer.vhd" "" { Text "C:/Users/lefr/Downloads/UART/Data_Demultiplexer.vhd" 36 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1533243775768 "|Data_Transmit|Data_Demultiplexer:U4"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "DATA Data_Demultiplexer.vhd(38) " "VHDL Process Statement warning at Data_Demultiplexer.vhd(38): signal \"DATA\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "Data_Demultiplexer.vhd" "" { Text "C:/Users/lefr/Downloads/UART/Data_Demultiplexer.vhd" 38 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1533243775768 "|Data_Transmit|Data_Demultiplexer:U4"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "DATA Data_Demultiplexer.vhd(40) " "VHDL Process Statement warning at Data_Demultiplexer.vhd(40): signal \"DATA\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "Data_Demultiplexer.vhd" "" { Text "C:/Users/lefr/Downloads/UART/Data_Demultiplexer.vhd" 40 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1533243775768 "|Data_Transmit|Data_Demultiplexer:U4"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "PAR Data_Demultiplexer.vhd(42) " "VHDL Process Statement warning at Data_Demultiplexer.vhd(42): signal \"PAR\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "Data_Demultiplexer.vhd" "" { Text "C:/Users/lefr/Downloads/UART/Data_Demultiplexer.vhd" 42 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1533243775768 "|Data_Transmit|Data_Demultiplexer:U4"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Data_Latch Data_Latch:U5 " "Elaborating entity \"Data_Latch\" for hierarchy \"Data_Latch:U5\"" {  } { { "Data_Transmit.vhd" "U5" { Text "C:/Users/lefr/Downloads/UART/Data_Transmit.vhd" 71 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1533243775789 ""}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "DIN Data_Latch.vhd(23) " "VHDL Process Statement warning at Data_Latch.vhd(23): signal \"DIN\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "Data_Latch.vhd" "" { Text "C:/Users/lefr/Downloads/UART/Data_Latch.vhd" 23 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1533243775789 "|Data_Transmit|Data_Latch:U5"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "Qp Data_Latch.vhd(25) " "VHDL Process Statement warning at Data_Latch.vhd(25): signal \"Qp\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "Data_Latch.vhd" "" { Text "C:/Users/lefr/Downloads/UART/Data_Latch.vhd" 25 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1533243775789 "|Data_Transmit|Data_Latch:U5"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "Qp Data_Latch.vhd(27) " "VHDL Process Statement warning at Data_Latch.vhd(27): signal \"Qp\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "Data_Latch.vhd" "" { Text "C:/Users/lefr/Downloads/UART/Data_Latch.vhd" 27 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1533243775790 "|Data_Transmit|Data_Latch:U5"}
{ "Warning" "WSGN_INVALID_MEMBER_ASSIGNMENT" "EOT 8 " "Ignored assignment(s) for \"EOT\[8\]\" because \"EOT\" is not a bus or array" {  } { { "Data_Transmit.vhd" "EOT" { Text "C:/Users/lefr/Downloads/UART/Data_Transmit.vhd" 13 -1 0 } }  } 0 12069 "Ignored assignment(s) for \"%1!s!\[%2!d!\]\" because \"%1!s!\" is not a bus or array" 0 0 "Analysis & Synthesis" 0 -1 1533243776416 ""}
{ "Info" "ISUTIL_TIMING_DRIVEN_SYNTHESIS_RUNNING" "" "Timing-Driven Synthesis is running" {  } {  } 0 286030 "Timing-Driven Synthesis is running" 0 0 "Analysis & Synthesis" 0 -1 1533243776708 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "0 0 0 0 0 " "Adding 0 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "Design Software" 0 -1 1533243777375 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1533243777375 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "88 " "Implemented 88 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "11 " "Implemented 11 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Design Software" 0 -1 1533243777496 ""} { "Info" "ICUT_CUT_TM_OPINS" "2 " "Implemented 2 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Design Software" 0 -1 1533243777496 ""} { "Info" "ICUT_CUT_TM_LCELLS" "75 " "Implemented 75 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "Design Software" 0 -1 1533243777496 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Analysis & Synthesis" 0 -1 1533243777496 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 16 s Quartus Prime " "Quartus Prime Analysis & Synthesis was successful. 0 errors, 16 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4874 " "Peak virtual memory: 4874 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1533243777553 ""} { "Info" "IQEXE_END_BANNER_TIME" "Thu Aug 02 16:02:57 2018 " "Processing ended: Thu Aug 02 16:02:57 2018" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1533243777553 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:21 " "Elapsed time: 00:00:21" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1533243777553 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:44 " "Total CPU time (on all processors): 00:00:44" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1533243777553 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1533243777553 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Analysis & Synthesis" 0 -1 1533243779127 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Fitter Quartus Prime " "Running Quartus Prime Fitter" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 17.1.1 Internal Build 593 12/11/2017 SJ Lite Edition " "Version 17.1.1 Internal Build 593 12/11/2017 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1533243779135 ""} { "Info" "IQEXE_START_BANNER_TIME" "Thu Aug 02 16:02:58 2018 " "Processing started: Thu Aug 02 16:02:58 2018" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1533243779135 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Fitter" 0 -1 1533243779135 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_fit --read_settings_files=off --write_settings_files=off Data_Transmit -c Data_Transmit " "Command: quartus_fit --read_settings_files=off --write_settings_files=off Data_Transmit -c Data_Transmit" {  } {  } 0 0 "Command: %1!s!" 0 0 "Fitter" 0 -1 1533243779135 ""}
{ "Info" "0" "" "qfit2_default_script.tcl version: #3" {  } {  } 0 0 "qfit2_default_script.tcl version: #3" 0 0 "Fitter" 0 0 1533243779328 ""}
{ "Info" "0" "" "Project  = Data_Transmit" {  } {  } 0 0 "Project  = Data_Transmit" 0 0 "Fitter" 0 0 1533243779329 ""}
{ "Info" "0" "" "Revision = Data_Transmit" {  } {  } 0 0 "Revision = Data_Transmit" 0 0 "Fitter" 0 0 1533243779329 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Fitter" 0 -1 1533243779519 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "2 2 " "Parallel compilation is enabled and will use 2 of the 2 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Fitter" 0 -1 1533243779520 ""}
{ "Info" "IMPP_MPP_USER_DEVICE" "Data_Transmit 5CGXFC7C7F23C8 " "Selected device 5CGXFC7C7F23C8 for design \"Data_Transmit\"" {  } {  } 0 119006 "Selected device %2!s! for design \"%1!s!\"" 0 0 "Fitter" 0 -1 1533243779530 ""}
{ "Info" "ICUT_CUT_DEFAULT_OPERATING_CONDITION" "High junction temperature 85 " "High junction temperature operating condition is not set. Assuming a default value of '85'." {  } {  } 0 21076 "%1!s! operating condition is not set. Assuming a default value of '%2!s!'." 0 0 "Fitter" 0 -1 1533243779600 ""}
{ "Info" "ICUT_CUT_DEFAULT_OPERATING_CONDITION" "Low junction temperature 0 " "Low junction temperature operating condition is not set. Assuming a default value of '0'." {  } {  } 0 21076 "%1!s! operating condition is not set. Assuming a default value of '%2!s!'." 0 0 "Fitter" 0 -1 1533243779601 ""}
{ "Info" "IFITCC_FITCC_INFO_AUTO_FIT_COMPILATION_ON" "" "Fitter is performing an Auto Fit compilation, which may decrease Fitter effort to reduce compilation time" {  } {  } 0 171003 "Fitter is performing an Auto Fit compilation, which may decrease Fitter effort to reduce compilation time" 0 0 "Fitter" 0 -1 1533243780263 ""}
{ "Warning" "WCPT_FEATURE_DISABLED_POST" "LogicLock " "Feature LogicLock is only available with a valid subscription license. You can purchase a software subscription to gain full access to this feature." {  } {  } 0 292013 "Feature %1!s! is only available with a valid subscription license. You can purchase a software subscription to gain full access to this feature." 0 0 "Fitter" 0 -1 1533243780302 ""}
{ "Error" "EFITCC_FITCC_ILLEGAL_LOCATION_ASSIGNMENT" "TxD PIN_AC18 " "Can't place node \"TxD\" -- illegal location assignment PIN_AC18" {  } { { "c:/intelfpga_lite/17.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/17.1/quartus/bin64/pin_planner.ppl" { TxD } } } { "c:/intelfpga_lite/17.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/17.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "TxD" } } } } { "Data_Transmit.vhd" "" { Text "C:/Users/lefr/Downloads/UART/Data_Transmit.vhd" 14 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/lefr/Downloads/UART/" { { 0 { 0 ""} 0 22 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 171016 "Can't place node \"%1!s!\" -- illegal location assignment %2!s!" 0 0 "Fitter" 0 -1 1533243780623 ""}
{ "Error" "EFITCC_FITCC_ILLEGAL_LOCATION_ASSIGNMENT" "START PIN_AE12 " "Can't place node \"START\" -- illegal location assignment PIN_AE12" {  } { { "c:/intelfpga_lite/17.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/17.1/quartus/bin64/pin_planner.ppl" { START } } } { "c:/intelfpga_lite/17.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/17.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "START" } } } } { "Data_Transmit.vhd" "" { Text "C:/Users/lefr/Downloads/UART/Data_Transmit.vhd" 9 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/lefr/Downloads/UART/" { { 0 { 0 ""} 0 18 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 171016 "Can't place node \"%1!s!\" -- illegal location assignment %2!s!" 0 0 "Fitter" 0 -1 1533243780624 ""}
{ "Error" "EFITCC_FITCC_ILLEGAL_LOCATION_ASSIGNMENT" "CLK PIN_AF14 " "Can't place node \"CLK\" -- illegal location assignment PIN_AF14" {  } { { "c:/intelfpga_lite/17.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/17.1/quartus/bin64/pin_planner.ppl" { CLK } } } { "c:/intelfpga_lite/17.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/17.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "CLK" } } } } { "Data_Transmit.vhd" "" { Text "C:/Users/lefr/Downloads/UART/Data_Transmit.vhd" 10 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/lefr/Downloads/UART/" { { 0 { 0 ""} 0 19 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 171016 "Can't place node \"%1!s!\" -- illegal location assignment %2!s!" 0 0 "Fitter" 0 -1 1533243780624 ""}
{ "Error" "EFITCC_FITCC_ILLEGAL_LOCATION_ASSIGNMENT" "RST PIN_AD10 " "Can't place node \"RST\" -- illegal location assignment PIN_AD10" {  } { { "c:/intelfpga_lite/17.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/17.1/quartus/bin64/pin_planner.ppl" { RST } } } { "c:/intelfpga_lite/17.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/17.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "RST" } } } } { "Data_Transmit.vhd" "" { Text "C:/Users/lefr/Downloads/UART/Data_Transmit.vhd" 11 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/lefr/Downloads/UART/" { { 0 { 0 ""} 0 20 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 171016 "Can't place node \"%1!s!\" -- illegal location assignment %2!s!" 0 0 "Fitter" 0 -1 1533243780624 ""}
{ "Error" "EFITCC_FITCC_ILLEGAL_LOCATION_ASSIGNMENT" "DIN\[3\] PIN_AC23 " "Can't place node \"DIN\[3\]\" -- illegal location assignment PIN_AC23" {  } { { "c:/intelfpga_lite/17.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/17.1/quartus/bin64/pin_planner.ppl" { DIN[3] } } } { "c:/intelfpga_lite/17.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/17.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "DIN\[3\]" } } } } { "Data_Transmit.vhd" "" { Text "C:/Users/lefr/Downloads/UART/Data_Transmit.vhd" 12 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/lefr/Downloads/UART/" { { 0 { 0 ""} 0 13 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 171016 "Can't place node \"%1!s!\" -- illegal location assignment %2!s!" 0 0 "Fitter" 0 -1 1533243780624 ""}
{ "Error" "EFITCC_FITCC_ILLEGAL_LOCATION_ASSIGNMENT" "DIN\[4\] PIN_AD24 " "Can't place node \"DIN\[4\]\" -- illegal location assignment PIN_AD24" {  } { { "c:/intelfpga_lite/17.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/17.1/quartus/bin64/pin_planner.ppl" { DIN[4] } } } { "c:/intelfpga_lite/17.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/17.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "DIN\[4\]" } } } } { "Data_Transmit.vhd" "" { Text "C:/Users/lefr/Downloads/UART/Data_Transmit.vhd" 12 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/lefr/Downloads/UART/" { { 0 { 0 ""} 0 14 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 171016 "Can't place node \"%1!s!\" -- illegal location assignment %2!s!" 0 0 "Fitter" 0 -1 1533243780625 ""}
{ "Error" "EFITCC_FITCC_ILLEGAL_LOCATION_ASSIGNMENT" "DIN\[5\] PIN_AE23 " "Can't place node \"DIN\[5\]\" -- illegal location assignment PIN_AE23" {  } { { "c:/intelfpga_lite/17.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/17.1/quartus/bin64/pin_planner.ppl" { DIN[5] } } } { "c:/intelfpga_lite/17.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/17.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "DIN\[5\]" } } } } { "Data_Transmit.vhd" "" { Text "C:/Users/lefr/Downloads/UART/Data_Transmit.vhd" 12 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/lefr/Downloads/UART/" { { 0 { 0 ""} 0 15 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 171016 "Can't place node \"%1!s!\" -- illegal location assignment %2!s!" 0 0 "Fitter" 0 -1 1533243780625 ""}
{ "Error" "EFITCC_FITCC_ILLEGAL_LOCATION_ASSIGNMENT" "DIN\[7\] PIN_AF25 " "Can't place node \"DIN\[7\]\" -- illegal location assignment PIN_AF25" {  } { { "c:/intelfpga_lite/17.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/17.1/quartus/bin64/pin_planner.ppl" { DIN[7] } } } { "c:/intelfpga_lite/17.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/17.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "DIN\[7\]" } } } } { "Data_Transmit.vhd" "" { Text "C:/Users/lefr/Downloads/UART/Data_Transmit.vhd" 12 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/lefr/Downloads/UART/" { { 0 { 0 ""} 0 17 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 171016 "Can't place node \"%1!s!\" -- illegal location assignment %2!s!" 0 0 "Fitter" 0 -1 1533243780625 ""}
{ "Error" "EFITCC_FITCC_ILLEGAL_LOCATION_ASSIGNMENT" "DIN\[6\] PIN_AE24 " "Can't place node \"DIN\[6\]\" -- illegal location assignment PIN_AE24" {  } { { "c:/intelfpga_lite/17.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/17.1/quartus/bin64/pin_planner.ppl" { DIN[6] } } } { "c:/intelfpga_lite/17.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/17.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "DIN\[6\]" } } } } { "Data_Transmit.vhd" "" { Text "C:/Users/lefr/Downloads/UART/Data_Transmit.vhd" 12 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/lefr/Downloads/UART/" { { 0 { 0 ""} 0 16 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 171016 "Can't place node \"%1!s!\" -- illegal location assignment %2!s!" 0 0 "Fitter" 0 -1 1533243780625 ""}
{ "Error" "EFITCC_FITCC_ILLEGAL_LOCATION_ASSIGNMENT" "DIN\[1\] PIN_AA21 " "Can't place node \"DIN\[1\]\" -- illegal location assignment PIN_AA21" {  } { { "c:/intelfpga_lite/17.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/17.1/quartus/bin64/pin_planner.ppl" { DIN[1] } } } { "c:/intelfpga_lite/17.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/17.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "DIN\[1\]" } } } } { "Data_Transmit.vhd" "" { Text "C:/Users/lefr/Downloads/UART/Data_Transmit.vhd" 12 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/lefr/Downloads/UART/" { { 0 { 0 ""} 0 11 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 171016 "Can't place node \"%1!s!\" -- illegal location assignment %2!s!" 0 0 "Fitter" 0 -1 1533243780626 ""}
{ "Info" "IFSV_FITTER_PREPARATION_END" "00:00:00 " "Fitter preparation operations ending: elapsed time is 00:00:00" {  } {  } 0 11798 "Fitter preparation operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1533243780626 ""}
{ "Warning" "WFITCC_FITCC_IGNORED_ASSIGNMENT" "" "Found invalid Fitter assignments. See the Ignored Assignments panel in the Fitter Compilation Report for more information." {  } {  } 0 171167 "Found invalid Fitter assignments. See the Ignored Assignments panel in the Fitter Compilation Report for more information." 0 0 "Fitter" 0 -1 1533243780730 ""}
{ "Error" "EFSV_FITCC_FAIL" "" "Can't fit design in device. Modify your design to reduce resources, or choose a larger device. The Intel FPGA Knowledge Database contains many articles with specific details on how to resolve this error. Visit the Knowledge Database at https://www.altera.com/support/support-resources/knowledge-base/search.html and search for this specific error message number." {  } {  } 0 11802 "Can't fit design in device. Modify your design to reduce resources, or choose a larger device. The Intel FPGA Knowledge Database contains many articles with specific details on how to resolve this error. Visit the Knowledge Database at https://www.altera.com/support/support-resources/knowledge-base/search.html and search for this specific error message number." 0 0 "Fitter" 0 -1 1533243780730 ""}
{ "Error" "EQEXE_ERROR_COUNT" "Fitter 11 s 3 s Quartus Prime " "Quartus Prime Fitter was unsuccessful. 11 errors, 3 warnings" { { "Error" "EQEXE_END_PEAK_VSIZE_MEMORY" "5146 " "Peak virtual memory: 5146 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1533243780948 ""} { "Error" "EQEXE_END_BANNER_TIME" "Thu Aug 02 16:03:00 2018 " "Processing ended: Thu Aug 02 16:03:00 2018" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1533243780948 ""} { "Error" "EQEXE_ELAPSED_TIME" "00:00:02 " "Elapsed time: 00:00:02" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1533243780948 ""} { "Error" "EQEXE_ELAPSED_CPU_TIME" "00:00:02 " "Total CPU time (on all processors): 00:00:02" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1533243780948 ""}  } {  } 0 0 "%6!s! %1!s! was unsuccessful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Fitter" 0 -1 1533243780948 ""}
{ "Error" "EFLOW_ERROR_COUNT" "Full Compilation 13 s 19 s " "Quartus Prime Full Compilation was unsuccessful. 13 errors, 19 warnings" {  } {  } 0 293001 "Quartus Prime %1!s! was unsuccessful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Fitter" 0 -1 1533243781735 ""}
