#! /usr/local/bin/vvp
:ivl_version "13.0 (devel)" "(s20221226-331-g77d7f0b8f)";
:ivl_delay_selection "TYPICAL";
:vpi_time_precision - 12;
:vpi_module "/usr/local/lib/ivl/system.vpi";
:vpi_module "/usr/local/lib/ivl/vhdl_sys.vpi";
:vpi_module "/usr/local/lib/ivl/vhdl_textio.vpi";
:vpi_module "/usr/local/lib/ivl/v2005_math.vpi";
:vpi_module "/usr/local/lib/ivl/va_math.vpi";
:vpi_module "/usr/local/lib/ivl/v2009.vpi";
S_0xbda830 .scope package, "$unit" "$unit" 2 1;
 .timescale 0 0;
S_0xba8320 .scope module, "tb" "tb" 3 84;
 .timescale -12 -12;
L_0xbafa30 .functor NOT 1, L_0xc066e0, C4<0>, C4<0>, C4<0>;
L_0xc06470 .functor XOR 2, L_0xc06310, L_0xc063d0, C4<00>, C4<00>;
L_0xc065d0 .functor XOR 2, L_0xc06470, L_0xc06530, C4<00>, C4<00>;
v0xc02eb0_0 .net *"_ivl_10", 1 0, L_0xc06530;  1 drivers
v0xc02fb0_0 .net *"_ivl_12", 1 0, L_0xc065d0;  1 drivers
v0xc03090_0 .net *"_ivl_2", 1 0, L_0xc06270;  1 drivers
v0xc03150_0 .net *"_ivl_4", 1 0, L_0xc06310;  1 drivers
v0xc03230_0 .net *"_ivl_6", 1 0, L_0xc063d0;  1 drivers
v0xc03360_0 .net *"_ivl_8", 1 0, L_0xc06470;  1 drivers
v0xc03440_0 .net "a", 0 0, v0xc00d90_0;  1 drivers
v0xc034e0_0 .net "b", 0 0, v0xc00e30_0;  1 drivers
v0xc03580_0 .net "c", 0 0, v0xc00ed0_0;  1 drivers
v0xc03620_0 .var "clk", 0 0;
v0xc036c0_0 .net "d", 0 0, v0xc01010_0;  1 drivers
v0xc03760_0 .net "out_pos_dut", 0 0, v0xc02640_0;  1 drivers
v0xc03800_0 .net "out_pos_ref", 0 0, L_0xc04e40;  1 drivers
v0xc038a0_0 .net "out_sop_dut", 0 0, L_0xc056b0;  1 drivers
v0xc03940_0 .net "out_sop_ref", 0 0, L_0xbdbd40;  1 drivers
v0xc039e0_0 .var/2u "stats1", 223 0;
v0xc03a80_0 .var/2u "strobe", 0 0;
v0xc03c30_0 .net "tb_match", 0 0, L_0xc066e0;  1 drivers
v0xc03d00_0 .net "tb_mismatch", 0 0, L_0xbafa30;  1 drivers
v0xc03da0_0 .net "wavedrom_enable", 0 0, v0xc012e0_0;  1 drivers
v0xc03e70_0 .net "wavedrom_title", 511 0, v0xc01380_0;  1 drivers
L_0xc06270 .concat [ 1 1 0 0], L_0xc04e40, L_0xbdbd40;
L_0xc06310 .concat [ 1 1 0 0], L_0xc04e40, L_0xbdbd40;
L_0xc063d0 .concat [ 1 1 0 0], v0xc02640_0, L_0xc056b0;
L_0xc06530 .concat [ 1 1 0 0], L_0xc04e40, L_0xbdbd40;
L_0xc066e0 .cmp/eeq 2, L_0xc06270, L_0xc065d0;
S_0xbac760 .scope module, "good1" "reference_module" 3 133, 3 4 0, S_0xba8320;
 .timescale -12 -12;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /INPUT 1 "c";
    .port_info 3 /INPUT 1 "d";
    .port_info 4 /OUTPUT 1 "out_sop";
    .port_info 5 /OUTPUT 1 "out_pos";
L_0xbafe10 .functor AND 1, v0xc00ed0_0, v0xc01010_0, C4<1>, C4<1>;
L_0xbb01f0 .functor NOT 1, v0xc00d90_0, C4<0>, C4<0>, C4<0>;
L_0xbb05d0 .functor NOT 1, v0xc00e30_0, C4<0>, C4<0>, C4<0>;
L_0xbb0850 .functor AND 1, L_0xbb01f0, L_0xbb05d0, C4<1>, C4<1>;
L_0xbc8110 .functor AND 1, L_0xbb0850, v0xc00ed0_0, C4<1>, C4<1>;
L_0xbdbd40 .functor OR 1, L_0xbafe10, L_0xbc8110, C4<0>, C4<0>;
L_0xc042c0 .functor NOT 1, v0xc00e30_0, C4<0>, C4<0>, C4<0>;
L_0xc04330 .functor OR 1, L_0xc042c0, v0xc01010_0, C4<0>, C4<0>;
L_0xc04440 .functor AND 1, v0xc00ed0_0, L_0xc04330, C4<1>, C4<1>;
L_0xc04500 .functor NOT 1, v0xc00d90_0, C4<0>, C4<0>, C4<0>;
L_0xc045d0 .functor OR 1, L_0xc04500, v0xc00e30_0, C4<0>, C4<0>;
L_0xc04640 .functor AND 1, L_0xc04440, L_0xc045d0, C4<1>, C4<1>;
L_0xc047c0 .functor NOT 1, v0xc00e30_0, C4<0>, C4<0>, C4<0>;
L_0xc04830 .functor OR 1, L_0xc047c0, v0xc01010_0, C4<0>, C4<0>;
L_0xc04750 .functor AND 1, v0xc00ed0_0, L_0xc04830, C4<1>, C4<1>;
L_0xc049c0 .functor NOT 1, v0xc00d90_0, C4<0>, C4<0>, C4<0>;
L_0xc04ac0 .functor OR 1, L_0xc049c0, v0xc01010_0, C4<0>, C4<0>;
L_0xc04b80 .functor AND 1, L_0xc04750, L_0xc04ac0, C4<1>, C4<1>;
L_0xc04d30 .functor XNOR 1, L_0xc04640, L_0xc04b80, C4<0>, C4<0>;
v0xbaf360_0 .net *"_ivl_0", 0 0, L_0xbafe10;  1 drivers
v0xbaf760_0 .net *"_ivl_12", 0 0, L_0xc042c0;  1 drivers
v0xbafb40_0 .net *"_ivl_14", 0 0, L_0xc04330;  1 drivers
v0xbaff20_0 .net *"_ivl_16", 0 0, L_0xc04440;  1 drivers
v0xbb0300_0 .net *"_ivl_18", 0 0, L_0xc04500;  1 drivers
v0xbb06e0_0 .net *"_ivl_2", 0 0, L_0xbb01f0;  1 drivers
v0xbb0960_0 .net *"_ivl_20", 0 0, L_0xc045d0;  1 drivers
v0xbff300_0 .net *"_ivl_24", 0 0, L_0xc047c0;  1 drivers
v0xbff3e0_0 .net *"_ivl_26", 0 0, L_0xc04830;  1 drivers
v0xbff4c0_0 .net *"_ivl_28", 0 0, L_0xc04750;  1 drivers
v0xbff5a0_0 .net *"_ivl_30", 0 0, L_0xc049c0;  1 drivers
v0xbff680_0 .net *"_ivl_32", 0 0, L_0xc04ac0;  1 drivers
v0xbff760_0 .net *"_ivl_36", 0 0, L_0xc04d30;  1 drivers
L_0x7f3f2a734018 .functor BUFT 1, C4<x>, C4<0>, C4<0>, C4<0>;
v0xbff820_0 .net *"_ivl_38", 0 0, L_0x7f3f2a734018;  1 drivers
v0xbff900_0 .net *"_ivl_4", 0 0, L_0xbb05d0;  1 drivers
v0xbff9e0_0 .net *"_ivl_6", 0 0, L_0xbb0850;  1 drivers
v0xbffac0_0 .net *"_ivl_8", 0 0, L_0xbc8110;  1 drivers
v0xbffba0_0 .net "a", 0 0, v0xc00d90_0;  alias, 1 drivers
v0xbffc60_0 .net "b", 0 0, v0xc00e30_0;  alias, 1 drivers
v0xbffd20_0 .net "c", 0 0, v0xc00ed0_0;  alias, 1 drivers
v0xbffde0_0 .net "d", 0 0, v0xc01010_0;  alias, 1 drivers
v0xbffea0_0 .net "out_pos", 0 0, L_0xc04e40;  alias, 1 drivers
v0xbfff60_0 .net "out_sop", 0 0, L_0xbdbd40;  alias, 1 drivers
v0xc00020_0 .net "pos0", 0 0, L_0xc04640;  1 drivers
v0xc000e0_0 .net "pos1", 0 0, L_0xc04b80;  1 drivers
L_0xc04e40 .functor MUXZ 1, L_0x7f3f2a734018, L_0xc04640, L_0xc04d30, C4<>;
S_0xc00260 .scope module, "stim1" "stimulus_gen" 3 126, 3 22 0, S_0xba8320;
 .timescale -12 -12;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /OUTPUT 1 "a";
    .port_info 2 /OUTPUT 1 "b";
    .port_info 3 /OUTPUT 1 "c";
    .port_info 4 /OUTPUT 1 "d";
    .port_info 5 /OUTPUT 512 "wavedrom_title";
    .port_info 6 /OUTPUT 1 "wavedrom_enable";
    .port_info 7 /INPUT 1 "tb_match";
v0xc00d90_0 .var "a", 0 0;
v0xc00e30_0 .var "b", 0 0;
v0xc00ed0_0 .var "c", 0 0;
v0xc00f70_0 .net "clk", 0 0, v0xc03620_0;  1 drivers
v0xc01010_0 .var "d", 0 0;
v0xc01100_0 .var/2u "fail", 0 0;
v0xc011a0_0 .var/2u "fail1", 0 0;
v0xc01240_0 .net "tb_match", 0 0, L_0xc066e0;  alias, 1 drivers
v0xc012e0_0 .var "wavedrom_enable", 0 0;
v0xc01380_0 .var "wavedrom_title", 511 0;
E_0xbbba80/0 .event negedge, v0xc00f70_0;
E_0xbbba80/1 .event posedge, v0xc00f70_0;
E_0xbbba80 .event/or E_0xbbba80/0, E_0xbbba80/1;
S_0xc00590 .scope begin, "$ivl_for_loop0" "$ivl_for_loop0" 3 68, 3 68 0, S_0xc00260;
 .timescale -12 -12;
v0xc007d0_0 .var/2s "i", 31 0;
E_0xbbb920 .event posedge, v0xc00f70_0;
S_0xc008d0 .scope task, "wavedrom_start" "wavedrom_start" 3 34, 3 34 0, S_0xc00260;
 .timescale -12 -12;
v0xc00ad0_0 .var "title", 511 0;
TD_tb.stim1.wavedrom_start ;
    %end;
S_0xc00bb0 .scope task, "wavedrom_stop" "wavedrom_stop" 3 37, 3 37 0, S_0xc00260;
 .timescale -12 -12;
TD_tb.stim1.wavedrom_stop ;
    %delay 1, 0;
    %end;
S_0xc01560 .scope module, "top_module1" "top_module" 3 141, 4 1 0, S_0xba8320;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /INPUT 1 "c";
    .port_info 3 /INPUT 1 "d";
    .port_info 4 /OUTPUT 1 "out_sop";
    .port_info 5 /OUTPUT 1 "out_pos";
L_0xc04ff0 .functor AND 1, v0xc00ed0_0, v0xc01010_0, C4<1>, C4<1>;
L_0xc052a0 .functor NOT 1, v0xc00d90_0, C4<0>, C4<0>, C4<0>;
L_0xc05330 .functor NOT 1, v0xc00e30_0, C4<0>, C4<0>, C4<0>;
L_0xc054b0 .functor AND 1, L_0xc052a0, L_0xc05330, C4<1>, C4<1>;
L_0xc055f0 .functor AND 1, L_0xc054b0, v0xc00ed0_0, C4<1>, C4<1>;
L_0xc056b0 .functor OR 1, L_0xc04ff0, L_0xc055f0, C4<0>, C4<0>;
L_0xc05850 .functor NOT 1, v0xc00e30_0, C4<0>, C4<0>, C4<0>;
L_0xc058c0 .functor OR 1, L_0xc05850, v0xc01010_0, C4<0>, C4<0>;
L_0xc059d0 .functor AND 1, v0xc00ed0_0, L_0xc058c0, C4<1>, C4<1>;
L_0xc05a90 .functor NOT 1, v0xc00d90_0, C4<0>, C4<0>, C4<0>;
L_0xc05c70 .functor OR 1, L_0xc05a90, v0xc00e30_0, C4<0>, C4<0>;
L_0xc05ce0 .functor AND 1, L_0xc059d0, L_0xc05c70, C4<1>, C4<1>;
L_0xc05e60 .functor NOT 1, v0xc00e30_0, C4<0>, C4<0>, C4<0>;
L_0xc05ed0 .functor NOT 1, v0xc00d90_0, C4<0>, C4<0>, C4<0>;
L_0xc05df0 .functor OR 1, L_0xc05ed0, v0xc01010_0, C4<0>, C4<0>;
L_0xc06010 .functor OR 1, L_0xc05e60, L_0xc05df0, C4<0>, C4<0>;
L_0xc061b0 .functor AND 1, v0xc00ed0_0, L_0xc06010, C4<1>, C4<1>;
v0xc01740_0 .net *"_ivl_12", 0 0, L_0xc05850;  1 drivers
v0xc01840_0 .net *"_ivl_14", 0 0, L_0xc058c0;  1 drivers
v0xc01920_0 .net *"_ivl_16", 0 0, L_0xc059d0;  1 drivers
v0xc01a10_0 .net *"_ivl_18", 0 0, L_0xc05a90;  1 drivers
v0xc01af0_0 .net *"_ivl_2", 0 0, L_0xc052a0;  1 drivers
v0xc01c20_0 .net *"_ivl_20", 0 0, L_0xc05c70;  1 drivers
v0xc01d00_0 .net *"_ivl_24", 0 0, L_0xc05e60;  1 drivers
v0xc01de0_0 .net *"_ivl_26", 0 0, L_0xc05ed0;  1 drivers
v0xc01ec0_0 .net *"_ivl_28", 0 0, L_0xc05df0;  1 drivers
v0xc02030_0 .net *"_ivl_30", 0 0, L_0xc06010;  1 drivers
v0xc02110_0 .net *"_ivl_4", 0 0, L_0xc05330;  1 drivers
v0xc021f0_0 .net *"_ivl_6", 0 0, L_0xc054b0;  1 drivers
v0xc022d0_0 .net "a", 0 0, v0xc00d90_0;  alias, 1 drivers
v0xc02370_0 .net "b", 0 0, v0xc00e30_0;  alias, 1 drivers
v0xc02460_0 .net "c", 0 0, v0xc00ed0_0;  alias, 1 drivers
v0xc02550_0 .net "d", 0 0, v0xc01010_0;  alias, 1 drivers
v0xc02640_0 .var "out_pos", 0 0;
v0xc02810_0 .net "out_sop", 0 0, L_0xc056b0;  alias, 1 drivers
v0xc028d0_0 .net "pos0", 0 0, L_0xc05ce0;  1 drivers
v0xc02990_0 .net "pos1", 0 0, L_0xc061b0;  1 drivers
v0xc02a50_0 .net "sop0", 0 0, L_0xc04ff0;  1 drivers
v0xc02b10_0 .net "sop1", 0 0, L_0xc055f0;  1 drivers
E_0xbe21f0 .event anyedge, v0xc028d0_0, v0xc02990_0;
S_0xc02c90 .scope task, "wait_for_end_of_timestep" "wait_for_end_of_timestep" 3 151, 3 151 0, S_0xba8320;
 .timescale -12 -12;
E_0xba49f0 .event anyedge, v0xc03a80_0;
TD_tb.wait_for_end_of_timestep ;
    %pushi/vec4 5, 0, 32;
T_2.0 %dup/vec4;
    %pushi/vec4 0, 0, 32;
    %cmp/s;
    %jmp/1xz T_2.1, 5;
    %jmp/1 T_2.1, 4;
    %pushi/vec4 1, 0, 32;
    %sub;
    %load/vec4 v0xc03a80_0;
    %nor/r;
    %assign/vec4 v0xc03a80_0, 0;
    %wait E_0xba49f0;
    %jmp T_2.0;
T_2.1 ;
    %pop/vec4 1;
    %end;
    .scope S_0xc00260;
T_3 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0xc01100_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0xc011a0_0, 0, 1;
    %end;
    .thread T_3, $init;
    .scope S_0xc00260;
T_4 ;
    %wait E_0xbbba80;
    %load/vec4 v0xc01240_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_4.0, 8;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0xc01100_0, 0, 1;
T_4.0 ;
    %jmp T_4;
    .thread T_4;
    .scope S_0xc00260;
T_5 ;
    %wait E_0xbbb920;
    %pushi/vec4 0, 0, 4;
    %split/vec4 1;
    %assign/vec4 v0xc01010_0, 0;
    %split/vec4 1;
    %assign/vec4 v0xc00ed0_0, 0;
    %split/vec4 1;
    %assign/vec4 v0xc00e30_0, 0;
    %assign/vec4 v0xc00d90_0, 0;
    %wait E_0xbbb920;
    %pushi/vec4 1, 0, 4;
    %split/vec4 1;
    %assign/vec4 v0xc01010_0, 0;
    %split/vec4 1;
    %assign/vec4 v0xc00ed0_0, 0;
    %split/vec4 1;
    %assign/vec4 v0xc00e30_0, 0;
    %assign/vec4 v0xc00d90_0, 0;
    %wait E_0xbbb920;
    %pushi/vec4 2, 0, 4;
    %split/vec4 1;
    %assign/vec4 v0xc01010_0, 0;
    %split/vec4 1;
    %assign/vec4 v0xc00ed0_0, 0;
    %split/vec4 1;
    %assign/vec4 v0xc00e30_0, 0;
    %assign/vec4 v0xc00d90_0, 0;
    %wait E_0xbbb920;
    %pushi/vec4 4, 0, 4;
    %split/vec4 1;
    %assign/vec4 v0xc01010_0, 0;
    %split/vec4 1;
    %assign/vec4 v0xc00ed0_0, 0;
    %split/vec4 1;
    %assign/vec4 v0xc00e30_0, 0;
    %assign/vec4 v0xc00d90_0, 0;
    %wait E_0xbbb920;
    %pushi/vec4 5, 0, 4;
    %split/vec4 1;
    %assign/vec4 v0xc01010_0, 0;
    %split/vec4 1;
    %assign/vec4 v0xc00ed0_0, 0;
    %split/vec4 1;
    %assign/vec4 v0xc00e30_0, 0;
    %assign/vec4 v0xc00d90_0, 0;
    %wait E_0xbbb920;
    %pushi/vec4 6, 0, 4;
    %split/vec4 1;
    %assign/vec4 v0xc01010_0, 0;
    %split/vec4 1;
    %assign/vec4 v0xc00ed0_0, 0;
    %split/vec4 1;
    %assign/vec4 v0xc00e30_0, 0;
    %assign/vec4 v0xc00d90_0, 0;
    %wait E_0xbbb920;
    %pushi/vec4 7, 0, 4;
    %split/vec4 1;
    %assign/vec4 v0xc01010_0, 0;
    %split/vec4 1;
    %assign/vec4 v0xc00ed0_0, 0;
    %split/vec4 1;
    %assign/vec4 v0xc00e30_0, 0;
    %assign/vec4 v0xc00d90_0, 0;
    %wait E_0xbbb920;
    %pushi/vec4 9, 0, 4;
    %split/vec4 1;
    %assign/vec4 v0xc01010_0, 0;
    %split/vec4 1;
    %assign/vec4 v0xc00ed0_0, 0;
    %split/vec4 1;
    %assign/vec4 v0xc00e30_0, 0;
    %assign/vec4 v0xc00d90_0, 0;
    %wait E_0xbbb920;
    %pushi/vec4 10, 0, 4;
    %split/vec4 1;
    %assign/vec4 v0xc01010_0, 0;
    %split/vec4 1;
    %assign/vec4 v0xc00ed0_0, 0;
    %split/vec4 1;
    %assign/vec4 v0xc00e30_0, 0;
    %assign/vec4 v0xc00d90_0, 0;
    %wait E_0xbbb920;
    %pushi/vec4 13, 0, 4;
    %split/vec4 1;
    %assign/vec4 v0xc01010_0, 0;
    %split/vec4 1;
    %assign/vec4 v0xc00ed0_0, 0;
    %split/vec4 1;
    %assign/vec4 v0xc00e30_0, 0;
    %assign/vec4 v0xc00d90_0, 0;
    %wait E_0xbbb920;
    %pushi/vec4 14, 0, 4;
    %split/vec4 1;
    %assign/vec4 v0xc01010_0, 0;
    %split/vec4 1;
    %assign/vec4 v0xc00ed0_0, 0;
    %split/vec4 1;
    %assign/vec4 v0xc00e30_0, 0;
    %assign/vec4 v0xc00d90_0, 0;
    %wait E_0xbbb920;
    %pushi/vec4 15, 0, 4;
    %split/vec4 1;
    %assign/vec4 v0xc01010_0, 0;
    %split/vec4 1;
    %assign/vec4 v0xc00ed0_0, 0;
    %split/vec4 1;
    %assign/vec4 v0xc00e30_0, 0;
    %assign/vec4 v0xc00d90_0, 0;
    %wait E_0xbbb920;
    %load/vec4 v0xc01100_0;
    %store/vec4 v0xc011a0_0, 0, 1;
    %fork t_1, S_0xc00590;
    %jmp t_0;
    .scope S_0xc00590;
t_1 ;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0xc007d0_0, 0, 32;
T_5.0 ; Top of for-loop 
    %load/vec4 v0xc007d0_0;
    %cmpi/s 16, 0, 32;
    %jmp/0xz T_5.1, 5;
    %wait E_0xbbb920;
    %load/vec4 v0xc007d0_0;
    %pad/s 4;
    %split/vec4 1;
    %assign/vec4 v0xc01010_0, 0;
    %split/vec4 1;
    %assign/vec4 v0xc00ed0_0, 0;
    %split/vec4 1;
    %assign/vec4 v0xc00e30_0, 0;
    %assign/vec4 v0xc00d90_0, 0;
T_5.2 ; for-loop step statement
    ; show_stmt_assign_vector: Get l-value for compressed += operand
    %load/vec4 v0xc007d0_0;
    %pushi/vec4 1, 0, 32;
    %add;
    %cast2;
    %store/vec4 v0xc007d0_0, 0, 32;
    %jmp T_5.0;
T_5.1 ; for-loop exit label
    %end;
    .scope S_0xc00260;
t_0 %join;
    %pushi/vec4 50, 0, 32;
T_5.3 %dup/vec4;
    %pushi/vec4 0, 0, 32;
    %cmp/s;
    %jmp/1xz T_5.4, 5;
    %jmp/1 T_5.4, 4;
    %pushi/vec4 1, 0, 32;
    %sub;
    %wait E_0xbbba80;
    %vpi_func 3 74 "$random" 32 {0 0 0};
    %pad/s 4;
    %split/vec4 1;
    %assign/vec4 v0xc01010_0, 0;
    %split/vec4 1;
    %assign/vec4 v0xc00ed0_0, 0;
    %split/vec4 1;
    %assign/vec4 v0xc00e30_0, 0;
    %assign/vec4 v0xc00d90_0, 0;
    %jmp T_5.3;
T_5.4 ;
    %pop/vec4 1;
    %load/vec4 v0xc01100_0;
    %flag_set/vec4 9;
    %flag_get/vec4 9;
    %jmp/0 T_5.7, 9;
    %load/vec4 v0xc011a0_0;
    %inv;
    %and;
T_5.7;
    %flag_set/vec4 8;
    %jmp/0xz  T_5.5, 8;
    %vpi_call/w 3 77 "$display", "Hint: Your circuit passes on the 12 required input combinations, but doesn't match the don't-care cases. Are you using minimal SOP and POS?" {0 0 0};
T_5.5 ;
    %vpi_call/w 3 79 "$finish" {0 0 0};
    %end;
    .thread T_5;
    .scope S_0xc01560;
T_6 ;
    %wait E_0xbe21f0;
    %load/vec4 v0xc028d0_0;
    %load/vec4 v0xc02990_0;
    %cmp/e;
    %jmp/0xz  T_6.0, 4;
    %load/vec4 v0xc028d0_0;
    %store/vec4 v0xc02640_0, 0, 1;
    %jmp T_6.1;
T_6.0 ;
    %pushi/vec4 1, 1, 1;
    %store/vec4 v0xc02640_0, 0, 1;
T_6.1 ;
    %jmp T_6;
    .thread T_6, $push;
    .scope S_0xba8320;
T_7 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0xc03620_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0xc03a80_0, 0, 1;
    %end;
    .thread T_7, $init;
    .scope S_0xba8320;
T_8 ;
T_8.0 ;
    %delay 5, 0;
    %load/vec4 v0xc03620_0;
    %inv;
    %store/vec4 v0xc03620_0, 0, 1;
    %jmp T_8.0;
T_8.1 ;
    %end;
    .thread T_8;
    .scope S_0xba8320;
T_9 ;
    %vpi_call/w 3 118 "$dumpfile", "wave.vcd" {0 0 0};
    %vpi_call/w 3 119 "$dumpvars", 32'sb00000000000000000000000000000001, v0xc00f70_0, v0xc03d00_0, v0xc03440_0, v0xc034e0_0, v0xc03580_0, v0xc036c0_0, v0xc03940_0, v0xc038a0_0, v0xc03800_0, v0xc03760_0 {0 0 0};
    %end;
    .thread T_9;
    .scope S_0xba8320;
T_10 ;
    %load/vec4 v0xc039e0_0;
    %parti/u 32, 128, 32;
    %cmpi/ne 0, 0, 32;
    %jmp/0xz  T_10.0, 4;
    %load/vec4 v0xc039e0_0;
    %parti/u 32, 128, 32;
    %load/vec4 v0xc039e0_0;
    %parti/u 32, 96, 32;
    %vpi_call/w 3 160 "$display", "Hint: Output '%s' has %0d mismatches. First mismatch occurred at time %0d.", "out_sop", S<1,vec4,s32>, S<0,vec4,s32> {2 0 0};
    %jmp T_10.1;
T_10.0 ;
    %vpi_call/w 3 161 "$display", "Hint: Output '%s' has no mismatches.", "out_sop" {0 0 0};
T_10.1 ;
    %load/vec4 v0xc039e0_0;
    %parti/u 32, 64, 32;
    %cmpi/ne 0, 0, 32;
    %jmp/0xz  T_10.2, 4;
    %load/vec4 v0xc039e0_0;
    %parti/u 32, 64, 32;
    %load/vec4 v0xc039e0_0;
    %parti/u 32, 32, 32;
    %vpi_call/w 3 162 "$display", "Hint: Output '%s' has %0d mismatches. First mismatch occurred at time %0d.", "out_pos", S<1,vec4,s32>, S<0,vec4,s32> {2 0 0};
    %jmp T_10.3;
T_10.2 ;
    %vpi_call/w 3 163 "$display", "Hint: Output '%s' has no mismatches.", "out_pos" {0 0 0};
T_10.3 ;
    %load/vec4 v0xc039e0_0;
    %parti/u 32, 192, 32;
    %load/vec4 v0xc039e0_0;
    %parti/u 32, 0, 32;
    %vpi_call/w 3 165 "$display", "Hint: Total mismatched samples is %1d out of %1d samples\012", S<1,vec4,s32>, S<0,vec4,s32> {2 0 0};
    %vpi_call/w 3 166 "$display", "Simulation finished at %0d ps", $time {0 0 0};
    %load/vec4 v0xc039e0_0;
    %parti/u 32, 192, 32;
    %load/vec4 v0xc039e0_0;
    %parti/u 32, 0, 32;
    %vpi_call/w 3 167 "$display", "Mismatches: %1d in %1d samples", S<1,vec4,s32>, S<0,vec4,s32> {2 0 0};
    %end;
    .thread T_10, $final;
    .scope S_0xba8320;
T_11 ;
    %wait E_0xbbba80;
    ; show_stmt_assign_vector: Get l-value for compressed += operand
    %load/vec4 v0xc039e0_0;
    %pushi/vec4 0, 0, 32;
    %part/u 32;
    %pushi/vec4 1, 0, 32;
    %add;
    %cast2;
    %ix/load 4, 0, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0xc039e0_0, 4, 32;
    %load/vec4 v0xc03c30_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_11.0, 8;
    %load/vec4 v0xc039e0_0;
    %parti/u 32, 192, 32;
    %cmpi/e 0, 0, 32;
    %jmp/0xz  T_11.2, 4;
    %vpi_func 3 178 "$time" 64 {0 0 0};
    %cast2;
    %pad/u 32;
    %ix/load 4, 160, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0xc039e0_0, 4, 32;
T_11.2 ;
    ; show_stmt_assign_vector: Get l-value for compressed += operand
    %load/vec4 v0xc039e0_0;
    %pushi/vec4 192, 0, 32;
    %part/u 32;
    %pushi/vec4 1, 0, 32;
    %add;
    %cast2;
    %ix/load 4, 192, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0xc039e0_0, 4, 32;
T_11.0 ;
    %load/vec4 v0xc03940_0;
    %load/vec4 v0xc03940_0;
    %load/vec4 v0xc038a0_0;
    %xor;
    %load/vec4 v0xc03940_0;
    %xor;
    %cmp/ne;
    %jmp/0xz  T_11.4, 6;
    %load/vec4 v0xc039e0_0;
    %parti/u 32, 128, 32;
    %cmpi/e 0, 0, 32;
    %jmp/0xz  T_11.6, 4;
    %vpi_func 3 182 "$time" 64 {0 0 0};
    %cast2;
    %pad/u 32;
    %ix/load 4, 96, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0xc039e0_0, 4, 32;
T_11.6 ;
    %load/vec4 v0xc039e0_0;
    %parti/u 32, 128, 32;
    %addi 1, 0, 32;
    %ix/load 4, 128, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0xc039e0_0, 4, 32;
T_11.4 ;
    %load/vec4 v0xc03800_0;
    %load/vec4 v0xc03800_0;
    %load/vec4 v0xc03760_0;
    %xor;
    %load/vec4 v0xc03800_0;
    %xor;
    %cmp/ne;
    %jmp/0xz  T_11.8, 6;
    %load/vec4 v0xc039e0_0;
    %parti/u 32, 64, 32;
    %cmpi/e 0, 0, 32;
    %jmp/0xz  T_11.10, 4;
    %vpi_func 3 185 "$time" 64 {0 0 0};
    %cast2;
    %pad/u 32;
    %ix/load 4, 32, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0xc039e0_0, 4, 32;
T_11.10 ;
    %load/vec4 v0xc039e0_0;
    %parti/u 32, 64, 32;
    %addi 1, 0, 32;
    %ix/load 4, 64, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0xc039e0_0, 4, 32;
T_11.8 ;
    %jmp T_11;
    .thread T_11;
# The file index is used to find the file name in the following table.
:file_names 5;
    "N/A";
    "<interactive>";
    "-";
    "/home/jmb9986/AutoChip/autochip_scripts/../verilogeval_prompts_tbs/ve_testbenches_machine/ece241_2013_q2/ece241_2013_q2_tb.sv";
    "/home/jmb9986/AutoChip/autochip_scripts/outputs/gpt-4o/can55_depth0/machine/ece241_2013_q2/iter0/response1/top_module.sv";
