$date
	Sun Mar  6 02:44:02 2022
$end
$version
	Icarus Verilog
$end
$timescale
	1ms
$end
$scope module encoder_1hot_8to3_tb $end
$var wire 3 ! F [2:0] $end
$var reg 8 " A [7:0] $end
$scope module dut $end
$var wire 8 # A [7:0] $end
$var wire 3 $ F [2:0] $end
$upscope $end
$scope module uut $end
$var wire 8 % A [7:0] $end
$var wire 3 & F [2:0] $end
$upscope $end
$upscope $end
$enddefinitions $end
#0
$dumpvars
b0 &
b1 %
b0 $
b1 #
b1 "
b0 !
$end
#50
b1 !
b1 $
b1 &
b10 "
b10 #
b10 %
#100
b10 !
b10 $
b10 &
b100 "
b100 #
b100 %
#150
b11 !
b11 $
b11 &
b1000 "
b1000 #
b1000 %
#200
b100 !
b100 $
b100 &
b10000 "
b10000 #
b10000 %
#250
b101 !
b101 $
b101 &
b100000 "
b100000 #
b100000 %
#300
b110 !
b110 $
b110 &
b1000000 "
b1000000 #
b1000000 %
#350
b111 !
b111 $
b111 &
b10000000 "
b10000000 #
b10000000 %
#400
