// Seed: 1194474982
module module_0;
  wire id_1;
  wire id_2;
endmodule
module module_1 #(
    parameter id_6 = 32'd83
) (
    id_1
);
  output wand id_1;
  logic id_2;
  ;
  logic id_3;
  ;
  assign id_1 = 1;
  assign id_3 = -1;
  module_0 modCall_1 ();
  assign id_2 = 1 / id_2.id_3;
  logic id_4;
  logic id_5;
  wire  _id_6;
  wire [1 : id_6] id_7, id_8, id_9;
  wire id_10;
  wire id_11, id_12;
endmodule
module module_2 (
    input uwire id_0,
    input wire id_1,
    output uwire id_2,
    input uwire id_3,
    input supply0 id_4,
    input wand id_5,
    output tri id_6,
    input wand id_7,
    input uwire id_8,
    output uwire id_9,
    input tri id_10,
    input wire id_11,
    input wand id_12
);
  assign id_9 = 1;
  module_0 modCall_1 ();
  logic id_14;
  assign id_9 = -1;
endmodule
