#-----------------------------------------------------------
# Vivado v2018.3 (64-bit)
# SW Build 2405991 on Thu Dec  6 23:38:27 MST 2018
# IP Build 2404404 on Fri Dec  7 01:43:56 MST 2018
# Start of session at: Thu Mar 14 15:16:53 2024
# Process ID: 22424
# Current directory: D:/NEW/TYUT/FPGA/Project/3_GoldDivision/DDS/dds
# Command line: vivado.exe -gui_launcher_event rodinguilauncherevent19484 D:\NEW\TYUT\FPGA\Project\3_GoldDivision\DDS\dds\dds.xpr
# Log file: D:/NEW/TYUT/FPGA/Project/3_GoldDivision/DDS/dds/vivado.log
# Journal file: D:/NEW/TYUT/FPGA/Project/3_GoldDivision/DDS/dds\vivado.jou
#-----------------------------------------------------------
start_gui
open_project D:/NEW/TYUT/FPGA/Project/3_GoldDivision/DDS/dds/dds.xpr
INFO: [Project 1-313] Project file moved from 'D:/NEW/TYUT/FPGA/Project/dds' since last save.
Scanning sources...
Finished scanning sources
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1704] No user IP repositories specified
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository 'D:/NEW/TYUT/Vivado/Xilinx/Vivado/2018.3/data/ip'.
open_project: Time (s): cpu = 00:00:16 ; elapsed = 00:00:08 . Memory (MB): peak = 790.266 ; gain = 176.031
update_compile_order -fileset sources_1
INFO: [Device 21-403] Loading part xc7z010clg400-1
WARNING: [IP_Flow 19-4067] Ignoring invalid widget type specified checkbox.Providing a default widget
WARNING: [IP_Flow 19-4067] Ignoring invalid widget type specified checkbox.Providing a default widget
INFO: [IP_Flow 19-3484] Absolute path of file 'd:/NEW/TYUT/FPGA/Project/3_GoldDivision/DDS/dds/sine_wave.coe' provided. It will be converted relative to IP Instance files '../../../../sine_wave.coe'
create_ip -name blk_mem_gen -vendor xilinx.com -library ip -version 8.4 -module_name rom -dir d:/NEW/TYUT/FPGA/Project/3_GoldDivision/DDS/dds/dds.srcs/sources_1/ip
set_property -dict [list CONFIG.Component_Name {rom} CONFIG.Memory_Type {Single_Port_ROM} CONFIG.Write_Width_A {14} CONFIG.Write_Depth_A {4096} CONFIG.Read_Width_A {14} CONFIG.Enable_A {Always_Enabled} CONFIG.Write_Width_B {14} CONFIG.Read_Width_B {14} CONFIG.Load_Init_File {true} CONFIG.Coe_File {D:/NEW/TYUT/FPGA/Project/3_GoldDivision/DDS/dds/sine_wave.coe} CONFIG.Port_A_Write_Rate {0}] [get_ips rom]
WARNING: [Vivado 12-3523] Attempt to change 'Component_Name' from 'rom' to 'rom' is not allowed and is ignored.
INFO: [IP_Flow 19-3484] Absolute path of file 'd:/NEW/TYUT/FPGA/Project/3_GoldDivision/DDS/dds/sine_wave.coe' provided. It will be converted relative to IP Instance files '../../../../sine_wave.coe'
generate_target {instantiation_template} [get_files d:/NEW/TYUT/FPGA/Project/3_GoldDivision/DDS/dds/dds.srcs/sources_1/ip/rom_1/rom.xci]
INFO: [IP_Flow 19-1686] Generating 'Instantiation Template' target for IP 'rom'...
update_compile_order -fileset sources_1
generate_target all [get_files  d:/NEW/TYUT/FPGA/Project/3_GoldDivision/DDS/dds/dds.srcs/sources_1/ip/rom_1/rom.xci]
INFO: [IP_Flow 19-1686] Generating 'Synthesis' target for IP 'rom'...
INFO: [IP_Flow 19-1686] Generating 'Simulation' target for IP 'rom'...
INFO: [IP_Flow 19-1686] Generating 'Miscellaneous' target for IP 'rom'...
INFO: [IP_Flow 19-1686] Generating 'Change Log' target for IP 'rom'...
catch { config_ip_cache -export [get_ips -all rom] }
export_ip_user_files -of_objects [get_files d:/NEW/TYUT/FPGA/Project/3_GoldDivision/DDS/dds/dds.srcs/sources_1/ip/rom_1/rom.xci] -no_script -sync -force -quiet
create_ip_run [get_files -of_objects [get_fileset sources_1] d:/NEW/TYUT/FPGA/Project/3_GoldDivision/DDS/dds/dds.srcs/sources_1/ip/rom_1/rom.xci]
launch_runs -jobs 4 rom_synth_1
[Thu Mar 14 15:18:59 2024] Launched rom_synth_1...
Run output will be captured here: D:/NEW/TYUT/FPGA/Project/3_GoldDivision/DDS/dds/dds.runs/rom_synth_1/runme.log
export_simulation -of_objects [get_files d:/NEW/TYUT/FPGA/Project/3_GoldDivision/DDS/dds/dds.srcs/sources_1/ip/rom_1/rom.xci] -directory D:/NEW/TYUT/FPGA/Project/3_GoldDivision/DDS/dds/dds.ip_user_files/sim_scripts -ip_user_files_dir D:/NEW/TYUT/FPGA/Project/3_GoldDivision/DDS/dds/dds.ip_user_files -ipstatic_source_dir D:/NEW/TYUT/FPGA/Project/3_GoldDivision/DDS/dds/dds.ip_user_files/ipstatic -lib_map_path [list {modelsim=D:/NEW/TYUT/FPGA/Project/3_GoldDivision/DDS/dds/dds.cache/compile_simlib/modelsim} {questa=D:/NEW/TYUT/FPGA/Project/3_GoldDivision/DDS/dds/dds.cache/compile_simlib/questa} {riviera=D:/NEW/TYUT/FPGA/Project/3_GoldDivision/DDS/dds/dds.cache/compile_simlib/riviera} {activehdl=D:/NEW/TYUT/FPGA/Project/3_GoldDivision/DDS/dds/dds.cache/compile_simlib/activehdl}] -use_ip_compiled_libs -force -quiet
file mkdir D:/NEW/TYUT/FPGA/Project/3_GoldDivision/DDS/dds/dds.srcs/sim_1/new
set_property SOURCE_SET sources_1 [get_filesets sim_1]
close [ open D:/NEW/TYUT/FPGA/Project/3_GoldDivision/DDS/dds/dds.srcs/sim_1/new/dds_tb.v w ]
add_files -fileset sim_1 D:/NEW/TYUT/FPGA/Project/3_GoldDivision/DDS/dds/dds.srcs/sim_1/new/dds_tb.v
update_compile_order -fileset sim_1
update_compile_order -fileset sim_1
launch_simulation
INFO: [Vivado 12-5698] Checking validity of IPs in the design for the 'XSim' simulator...
INFO: [Vivado 12-5682] Launching behavioral simulation in 'D:/NEW/TYUT/FPGA/Project/3_GoldDivision/DDS/dds/dds.sim/sim_1/behav/xsim'
INFO: [Vivado 12-4795] Using compiled simulation libraries for IPs
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-7] Finding pre-compiled libraries...
INFO: [USF-XSim-11] File 'D:/NEW/TYUT/Vivado/Xilinx/Vivado/2018.3/data/xsim/xsim.ini' copied to run dir:'D:/NEW/TYUT/FPGA/Project/3_GoldDivision/DDS/dds/dds.sim/sim_1/behav/xsim'
INFO: [SIM-utils-54] Inspecting design source files for 'dds_tb' in fileset 'sim_1'...
INFO: [SIM-utils-43] Exported 'D:/NEW/TYUT/FPGA/Project/3_GoldDivision/DDS/dds/dds.sim/sim_1/behav/xsim/sine_wave.coe'
INFO: [SIM-utils-43] Exported 'D:/NEW/TYUT/FPGA/Project/3_GoldDivision/DDS/dds/dds.sim/sim_1/behav/xsim/rom.mif'
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'D:/NEW/TYUT/FPGA/Project/3_GoldDivision/DDS/dds/dds.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj dds_tb_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/NEW/TYUT/FPGA/Project/3_GoldDivision/DDS/dds/dds.srcs/sources_1/ip/rom_1/sim/rom.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module rom
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/NEW/TYUT/FPGA/Project/3_GoldDivision/DDS/dds/dds.srcs/sources_1/new/dds.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module dds
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/NEW/TYUT/FPGA/Project/3_GoldDivision/DDS/dds/dds.srcs/sim_1/new/dds_tb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module dds_tb
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/NEW/TYUT/FPGA/Project/3_GoldDivision/DDS/dds/dds.sim/sim_1/behav/xsim/glbl.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module glbl
INFO: [USF-XSim-69] 'compile' step finished in '2' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'D:/NEW/TYUT/FPGA/Project/3_GoldDivision/DDS/dds/dds.sim/sim_1/behav/xsim'
Vivado Simulator 2018.3
Copyright 1986-1999, 2001-2018 Xilinx, Inc. All Rights Reserved.
Running: D:/NEW/TYUT/Vivado/Xilinx/Vivado/2018.3/bin/unwrapped/win64.o/xelab.exe -wto e89314228ec04a2cb9fec93f90a79aaf --incr --debug typical --relax --mt 2 -L blk_mem_gen_v8_4_2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot dds_tb_behav xil_defaultlib.dds_tb xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module blk_mem_gen_v8_4_2.blk_mem_gen_v8_4_2_output_stage(...
Compiling module blk_mem_gen_v8_4_2.blk_mem_gen_v8_4_2_output_stage(...
Compiling module blk_mem_gen_v8_4_2.blk_mem_gen_v8_4_2_softecc_outpu...
Compiling module blk_mem_gen_v8_4_2.blk_mem_gen_v8_4_2_mem_module(C_...
Compiling module blk_mem_gen_v8_4_2.blk_mem_gen_v8_4_2(C_FAMILY="zyn...
Compiling module xil_defaultlib.rom
Compiling module xil_defaultlib.dds
Compiling module xil_defaultlib.dds_tb
Compiling module xil_defaultlib.glbl
Built simulation snapshot dds_tb_behav

****** Webtalk v2018.3 (64-bit)
  **** SW Build 2405991 on Thu Dec  6 23:38:27 MST 2018
  **** IP Build 2404404 on Fri Dec  7 01:43:56 MST 2018
    ** Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.

source D:/NEW/TYUT/FPGA/Project/3_GoldDivision/DDS/dds/dds.sim/sim_1/behav/xsim/xsim.dir/dds_tb_behav/webtalk/xsim_webtalk.tcl -notrace
INFO: [Common 17-206] Exiting Webtalk at Thu Mar 14 15:26:46 2024...
run_program: Time (s): cpu = 00:00:01 ; elapsed = 00:00:05 . Memory (MB): peak = 1053.707 ; gain = 0.000
INFO: [USF-XSim-69] 'elaborate' step finished in '5' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'D:/NEW/TYUT/FPGA/Project/3_GoldDivision/DDS/dds/dds.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "dds_tb_behav -key {Behavioral:sim_1:Functional:dds_tb} -tclbatch {dds_tb.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2018.3
Time resolution is 1 ps
source dds_tb.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
 Block Memory Generator module loading initial data...
 Block Memory Generator data initialization complete.
Block Memory Generator module dds_tb.U_dds_0.your_instance_name.inst.native_mem_module.blk_mem_gen_v8_4_2_inst is using a behavioral model for simulation which will not precisely model memory collision behavior.
INFO: [USF-XSim-96] XSim completed. Design snapshot 'dds_tb_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:05 ; elapsed = 00:00:11 . Memory (MB): peak = 1070.043 ; gain = 16.336
run all
relaunch_sim
INFO: [Vivado 12-5698] Checking validity of IPs in the design for the 'XSim' simulator...
INFO: [Vivado 12-5682] Launching behavioral simulation in 'D:/NEW/TYUT/FPGA/Project/3_GoldDivision/DDS/dds/dds.sim/sim_1/behav/xsim'
INFO: [Vivado 12-4795] Using compiled simulation libraries for IPs
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-7] Finding pre-compiled libraries...
INFO: [USF-XSim-11] File 'D:/NEW/TYUT/Vivado/Xilinx/Vivado/2018.3/data/xsim/xsim.ini' copied to run dir:'D:/NEW/TYUT/FPGA/Project/3_GoldDivision/DDS/dds/dds.sim/sim_1/behav/xsim'
INFO: [SIM-utils-54] Inspecting design source files for 'dds_tb' in fileset 'sim_1'...
INFO: [SIM-utils-43] Exported 'D:/NEW/TYUT/FPGA/Project/3_GoldDivision/DDS/dds/dds.sim/sim_1/behav/xsim/sine_wave.coe'
INFO: [SIM-utils-43] Exported 'D:/NEW/TYUT/FPGA/Project/3_GoldDivision/DDS/dds/dds.sim/sim_1/behav/xsim/rom.mif'
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'D:/NEW/TYUT/FPGA/Project/3_GoldDivision/DDS/dds/dds.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj dds_tb_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/NEW/TYUT/FPGA/Project/3_GoldDivision/DDS/dds/dds.srcs/sources_1/ip/rom_1/sim/rom.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module rom
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/NEW/TYUT/FPGA/Project/3_GoldDivision/DDS/dds/dds.srcs/sources_1/new/dds.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module dds
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/NEW/TYUT/FPGA/Project/3_GoldDivision/DDS/dds/dds.srcs/sim_1/new/dds_tb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module dds_tb
INFO: [USF-XSim-69] 'compile' step finished in '2' seconds
INFO: [Vivado 12-5698] Checking validity of IPs in the design for the 'XSim' simulator...
INFO: [Vivado 12-5682] Launching behavioral simulation in 'D:/NEW/TYUT/FPGA/Project/3_GoldDivision/DDS/dds/dds.sim/sim_1/behav/xsim'
INFO: [Vivado 12-4795] Using compiled simulation libraries for IPs
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'D:/NEW/TYUT/FPGA/Project/3_GoldDivision/DDS/dds/dds.sim/sim_1/behav/xsim'
Vivado Simulator 2018.3
Copyright 1986-1999, 2001-2018 Xilinx, Inc. All Rights Reserved.
Running: D:/NEW/TYUT/Vivado/Xilinx/Vivado/2018.3/bin/unwrapped/win64.o/xelab.exe -wto e89314228ec04a2cb9fec93f90a79aaf --incr --debug typical --relax --mt 2 -L blk_mem_gen_v8_4_2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot dds_tb_behav xil_defaultlib.dds_tb xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module blk_mem_gen_v8_4_2.blk_mem_gen_v8_4_2_output_stage(...
Compiling module blk_mem_gen_v8_4_2.blk_mem_gen_v8_4_2_output_stage(...
Compiling module blk_mem_gen_v8_4_2.blk_mem_gen_v8_4_2_softecc_outpu...
Compiling module blk_mem_gen_v8_4_2.blk_mem_gen_v8_4_2_mem_module(C_...
Compiling module blk_mem_gen_v8_4_2.blk_mem_gen_v8_4_2(C_FAMILY="zyn...
Compiling module xil_defaultlib.rom
Compiling module xil_defaultlib.dds
Compiling module xil_defaultlib.dds_tb
Compiling module xil_defaultlib.glbl
Built simulation snapshot dds_tb_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '2' seconds
Vivado Simulator 2018.3
Time resolution is 1 ps
 Block Memory Generator module loading initial data...
 Block Memory Generator data initialization complete.
Block Memory Generator module dds_tb.U_dds_0.your_instance_name.inst.native_mem_module.blk_mem_gen_v8_4_2_inst is using a behavioral model for simulation which will not precisely model memory collision behavior.
relaunch_sim: Time (s): cpu = 00:00:01 ; elapsed = 00:00:09 . Memory (MB): peak = 1071.797 ; gain = 0.000
run all
relaunch_sim
INFO: [Vivado 12-5698] Checking validity of IPs in the design for the 'XSim' simulator...
INFO: [Vivado 12-5682] Launching behavioral simulation in 'D:/NEW/TYUT/FPGA/Project/3_GoldDivision/DDS/dds/dds.sim/sim_1/behav/xsim'
INFO: [Vivado 12-4795] Using compiled simulation libraries for IPs
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-7] Finding pre-compiled libraries...
INFO: [USF-XSim-11] File 'D:/NEW/TYUT/Vivado/Xilinx/Vivado/2018.3/data/xsim/xsim.ini' copied to run dir:'D:/NEW/TYUT/FPGA/Project/3_GoldDivision/DDS/dds/dds.sim/sim_1/behav/xsim'
INFO: [SIM-utils-54] Inspecting design source files for 'dds_tb' in fileset 'sim_1'...
INFO: [SIM-utils-43] Exported 'D:/NEW/TYUT/FPGA/Project/3_GoldDivision/DDS/dds/dds.sim/sim_1/behav/xsim/sine_wave.coe'
INFO: [SIM-utils-43] Exported 'D:/NEW/TYUT/FPGA/Project/3_GoldDivision/DDS/dds/dds.sim/sim_1/behav/xsim/rom.mif'
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'D:/NEW/TYUT/FPGA/Project/3_GoldDivision/DDS/dds/dds.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj dds_tb_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/NEW/TYUT/FPGA/Project/3_GoldDivision/DDS/dds/dds.srcs/sources_1/ip/rom_1/sim/rom.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module rom
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/NEW/TYUT/FPGA/Project/3_GoldDivision/DDS/dds/dds.srcs/sources_1/new/dds.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module dds
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/NEW/TYUT/FPGA/Project/3_GoldDivision/DDS/dds/dds.srcs/sim_1/new/dds_tb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module dds_tb
INFO: [USF-XSim-69] 'compile' step finished in '2' seconds
INFO: [Vivado 12-5698] Checking validity of IPs in the design for the 'XSim' simulator...
INFO: [Vivado 12-5682] Launching behavioral simulation in 'D:/NEW/TYUT/FPGA/Project/3_GoldDivision/DDS/dds/dds.sim/sim_1/behav/xsim'
INFO: [Vivado 12-4795] Using compiled simulation libraries for IPs
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'D:/NEW/TYUT/FPGA/Project/3_GoldDivision/DDS/dds/dds.sim/sim_1/behav/xsim'
Vivado Simulator 2018.3
Copyright 1986-1999, 2001-2018 Xilinx, Inc. All Rights Reserved.
Running: D:/NEW/TYUT/Vivado/Xilinx/Vivado/2018.3/bin/unwrapped/win64.o/xelab.exe -wto e89314228ec04a2cb9fec93f90a79aaf --incr --debug typical --relax --mt 2 -L blk_mem_gen_v8_4_2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot dds_tb_behav xil_defaultlib.dds_tb xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module blk_mem_gen_v8_4_2.blk_mem_gen_v8_4_2_output_stage(...
Compiling module blk_mem_gen_v8_4_2.blk_mem_gen_v8_4_2_output_stage(...
Compiling module blk_mem_gen_v8_4_2.blk_mem_gen_v8_4_2_softecc_outpu...
Compiling module blk_mem_gen_v8_4_2.blk_mem_gen_v8_4_2_mem_module(C_...
Compiling module blk_mem_gen_v8_4_2.blk_mem_gen_v8_4_2(C_FAMILY="zyn...
Compiling module xil_defaultlib.rom
Compiling module xil_defaultlib.dds
Compiling module xil_defaultlib.dds_tb
Compiling module xil_defaultlib.glbl
Built simulation snapshot dds_tb_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '2' seconds
Vivado Simulator 2018.3
Time resolution is 1 ps
 Block Memory Generator module loading initial data...
 Block Memory Generator data initialization complete.
Block Memory Generator module dds_tb.U_dds_0.your_instance_name.inst.native_mem_module.blk_mem_gen_v8_4_2_inst is using a behavioral model for simulation which will not precisely model memory collision behavior.
relaunch_sim: Time (s): cpu = 00:00:01 ; elapsed = 00:00:06 . Memory (MB): peak = 1071.797 ; gain = 0.000
run all
WARNING: [Simulator 45-29] Cannot open source file /wrk/2018.3/nightly/2018_12_06_2405991/packages/customer/vivado/data/ip/xilinx/blk_mem_gen_v8_4/simulation/blk_mem_gen_v8_4.v: file does not exist.
run: Time (s): cpu = 00:00:15 ; elapsed = 00:00:31 . Memory (MB): peak = 1071.797 ; gain = 0.000
current_wave_config {Untitled 1}
Untitled 1
add_wave {{/dds_tb/U_dds_0/phase_accumulator}} {{/dds_tb/U_dds_0/rom_addr}} 
relaunch_sim
INFO: [Vivado 12-5698] Checking validity of IPs in the design for the 'XSim' simulator...
INFO: [Vivado 12-5682] Launching behavioral simulation in 'D:/NEW/TYUT/FPGA/Project/3_GoldDivision/DDS/dds/dds.sim/sim_1/behav/xsim'
INFO: [Vivado 12-4795] Using compiled simulation libraries for IPs
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-7] Finding pre-compiled libraries...
INFO: [USF-XSim-11] File 'D:/NEW/TYUT/Vivado/Xilinx/Vivado/2018.3/data/xsim/xsim.ini' copied to run dir:'D:/NEW/TYUT/FPGA/Project/3_GoldDivision/DDS/dds/dds.sim/sim_1/behav/xsim'
INFO: [SIM-utils-54] Inspecting design source files for 'dds_tb' in fileset 'sim_1'...
INFO: [SIM-utils-43] Exported 'D:/NEW/TYUT/FPGA/Project/3_GoldDivision/DDS/dds/dds.sim/sim_1/behav/xsim/sine_wave.coe'
INFO: [SIM-utils-43] Exported 'D:/NEW/TYUT/FPGA/Project/3_GoldDivision/DDS/dds/dds.sim/sim_1/behav/xsim/rom.mif'
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'D:/NEW/TYUT/FPGA/Project/3_GoldDivision/DDS/dds/dds.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj dds_tb_vlog.prj"
INFO: [USF-XSim-69] 'compile' step finished in '2' seconds
INFO: [Vivado 12-5698] Checking validity of IPs in the design for the 'XSim' simulator...
INFO: [Vivado 12-5682] Launching behavioral simulation in 'D:/NEW/TYUT/FPGA/Project/3_GoldDivision/DDS/dds/dds.sim/sim_1/behav/xsim'
INFO: [Vivado 12-4795] Using compiled simulation libraries for IPs
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'D:/NEW/TYUT/FPGA/Project/3_GoldDivision/DDS/dds/dds.sim/sim_1/behav/xsim'
Vivado Simulator 2018.3
Copyright 1986-1999, 2001-2018 Xilinx, Inc. All Rights Reserved.
Running: D:/NEW/TYUT/Vivado/Xilinx/Vivado/2018.3/bin/unwrapped/win64.o/xelab.exe -wto e89314228ec04a2cb9fec93f90a79aaf --incr --debug typical --relax --mt 2 -L blk_mem_gen_v8_4_2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot dds_tb_behav xil_defaultlib.dds_tb xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
INFO: [XSIM 43-4323] No Change in HDL. Linking previously generated obj files to create kernel
INFO: [USF-XSim-69] 'elaborate' step finished in '2' seconds
Vivado Simulator 2018.3
Time resolution is 1 ps
 Block Memory Generator module loading initial data...
 Block Memory Generator data initialization complete.
Block Memory Generator module dds_tb.U_dds_0.your_instance_name.inst.native_mem_module.blk_mem_gen_v8_4_2_inst is using a behavioral model for simulation which will not precisely model memory collision behavior.
relaunch_sim: Time (s): cpu = 00:00:01 ; elapsed = 00:00:06 . Memory (MB): peak = 1077.820 ; gain = 0.000
run all
run: Time (s): cpu = 00:02:38 ; elapsed = 00:02:53 . Memory (MB): peak = 1086.281 ; gain = 8.461
relaunch_sim
INFO: [Vivado 12-5698] Checking validity of IPs in the design for the 'XSim' simulator...
INFO: [Vivado 12-5682] Launching behavioral simulation in 'D:/NEW/TYUT/FPGA/Project/3_GoldDivision/DDS/dds/dds.sim/sim_1/behav/xsim'
INFO: [Vivado 12-4795] Using compiled simulation libraries for IPs
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-7] Finding pre-compiled libraries...
INFO: [USF-XSim-11] File 'D:/NEW/TYUT/Vivado/Xilinx/Vivado/2018.3/data/xsim/xsim.ini' copied to run dir:'D:/NEW/TYUT/FPGA/Project/3_GoldDivision/DDS/dds/dds.sim/sim_1/behav/xsim'
INFO: [SIM-utils-54] Inspecting design source files for 'dds_tb' in fileset 'sim_1'...
INFO: [SIM-utils-43] Exported 'D:/NEW/TYUT/FPGA/Project/3_GoldDivision/DDS/dds/dds.sim/sim_1/behav/xsim/sine_wave.coe'
INFO: [SIM-utils-43] Exported 'D:/NEW/TYUT/FPGA/Project/3_GoldDivision/DDS/dds/dds.sim/sim_1/behav/xsim/rom.mif'
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'D:/NEW/TYUT/FPGA/Project/3_GoldDivision/DDS/dds/dds.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj dds_tb_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/NEW/TYUT/FPGA/Project/3_GoldDivision/DDS/dds/dds.srcs/sources_1/ip/rom_1/sim/rom.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module rom
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/NEW/TYUT/FPGA/Project/3_GoldDivision/DDS/dds/dds.srcs/sources_1/new/dds.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module dds
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/NEW/TYUT/FPGA/Project/3_GoldDivision/DDS/dds/dds.srcs/sim_1/new/dds_tb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module dds_tb
INFO: [USF-XSim-69] 'compile' step finished in '2' seconds
INFO: [Vivado 12-5698] Checking validity of IPs in the design for the 'XSim' simulator...
INFO: [Vivado 12-5682] Launching behavioral simulation in 'D:/NEW/TYUT/FPGA/Project/3_GoldDivision/DDS/dds/dds.sim/sim_1/behav/xsim'
INFO: [Vivado 12-4795] Using compiled simulation libraries for IPs
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'D:/NEW/TYUT/FPGA/Project/3_GoldDivision/DDS/dds/dds.sim/sim_1/behav/xsim'
Vivado Simulator 2018.3
Copyright 1986-1999, 2001-2018 Xilinx, Inc. All Rights Reserved.
Running: D:/NEW/TYUT/Vivado/Xilinx/Vivado/2018.3/bin/unwrapped/win64.o/xelab.exe -wto e89314228ec04a2cb9fec93f90a79aaf --incr --debug typical --relax --mt 2 -L blk_mem_gen_v8_4_2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot dds_tb_behav xil_defaultlib.dds_tb xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module blk_mem_gen_v8_4_2.blk_mem_gen_v8_4_2_output_stage(...
Compiling module blk_mem_gen_v8_4_2.blk_mem_gen_v8_4_2_output_stage(...
Compiling module blk_mem_gen_v8_4_2.blk_mem_gen_v8_4_2_softecc_outpu...
Compiling module blk_mem_gen_v8_4_2.blk_mem_gen_v8_4_2_mem_module(C_...
Compiling module blk_mem_gen_v8_4_2.blk_mem_gen_v8_4_2(C_FAMILY="zyn...
Compiling module xil_defaultlib.rom
Compiling module xil_defaultlib.dds
Compiling module xil_defaultlib.dds_tb
Compiling module xil_defaultlib.glbl
Built simulation snapshot dds_tb_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '2' seconds
Vivado Simulator 2018.3
Time resolution is 1 ps
 Block Memory Generator module loading initial data...
 Block Memory Generator data initialization complete.
Block Memory Generator module dds_tb.U_dds_0.your_instance_name.inst.native_mem_module.blk_mem_gen_v8_4_2_inst is using a behavioral model for simulation which will not precisely model memory collision behavior.
relaunch_sim: Time (s): cpu = 00:00:00 ; elapsed = 00:00:07 . Memory (MB): peak = 1086.281 ; gain = 0.000
run all
run: Time (s): cpu = 00:00:34 ; elapsed = 00:00:44 . Memory (MB): peak = 1178.332 ; gain = 92.051
relaunch_sim
INFO: [Vivado 12-5698] Checking validity of IPs in the design for the 'XSim' simulator...
INFO: [Vivado 12-5682] Launching behavioral simulation in 'D:/NEW/TYUT/FPGA/Project/3_GoldDivision/DDS/dds/dds.sim/sim_1/behav/xsim'
INFO: [Vivado 12-4795] Using compiled simulation libraries for IPs
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-7] Finding pre-compiled libraries...
INFO: [USF-XSim-11] File 'D:/NEW/TYUT/Vivado/Xilinx/Vivado/2018.3/data/xsim/xsim.ini' copied to run dir:'D:/NEW/TYUT/FPGA/Project/3_GoldDivision/DDS/dds/dds.sim/sim_1/behav/xsim'
INFO: [SIM-utils-54] Inspecting design source files for 'dds_tb' in fileset 'sim_1'...
INFO: [SIM-utils-43] Exported 'D:/NEW/TYUT/FPGA/Project/3_GoldDivision/DDS/dds/dds.sim/sim_1/behav/xsim/sine_wave.coe'
INFO: [SIM-utils-43] Exported 'D:/NEW/TYUT/FPGA/Project/3_GoldDivision/DDS/dds/dds.sim/sim_1/behav/xsim/rom.mif'
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'D:/NEW/TYUT/FPGA/Project/3_GoldDivision/DDS/dds/dds.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj dds_tb_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/NEW/TYUT/FPGA/Project/3_GoldDivision/DDS/dds/dds.srcs/sources_1/ip/rom_1/sim/rom.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module rom
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/NEW/TYUT/FPGA/Project/3_GoldDivision/DDS/dds/dds.srcs/sources_1/new/dds.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module dds
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/NEW/TYUT/FPGA/Project/3_GoldDivision/DDS/dds/dds.srcs/sim_1/new/dds_tb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module dds_tb
INFO: [USF-XSim-69] 'compile' step finished in '2' seconds
INFO: [Vivado 12-5698] Checking validity of IPs in the design for the 'XSim' simulator...
INFO: [Vivado 12-5682] Launching behavioral simulation in 'D:/NEW/TYUT/FPGA/Project/3_GoldDivision/DDS/dds/dds.sim/sim_1/behav/xsim'
INFO: [Vivado 12-4795] Using compiled simulation libraries for IPs
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'D:/NEW/TYUT/FPGA/Project/3_GoldDivision/DDS/dds/dds.sim/sim_1/behav/xsim'
Vivado Simulator 2018.3
Copyright 1986-1999, 2001-2018 Xilinx, Inc. All Rights Reserved.
Running: D:/NEW/TYUT/Vivado/Xilinx/Vivado/2018.3/bin/unwrapped/win64.o/xelab.exe -wto e89314228ec04a2cb9fec93f90a79aaf --incr --debug typical --relax --mt 2 -L blk_mem_gen_v8_4_2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot dds_tb_behav xil_defaultlib.dds_tb xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module blk_mem_gen_v8_4_2.blk_mem_gen_v8_4_2_output_stage(...
Compiling module blk_mem_gen_v8_4_2.blk_mem_gen_v8_4_2_output_stage(...
Compiling module blk_mem_gen_v8_4_2.blk_mem_gen_v8_4_2_softecc_outpu...
Compiling module blk_mem_gen_v8_4_2.blk_mem_gen_v8_4_2_mem_module(C_...
Compiling module blk_mem_gen_v8_4_2.blk_mem_gen_v8_4_2(C_FAMILY="zyn...
Compiling module xil_defaultlib.rom
Compiling module xil_defaultlib.dds
Compiling module xil_defaultlib.dds_tb
Compiling module xil_defaultlib.glbl
Built simulation snapshot dds_tb_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '2' seconds
Vivado Simulator 2018.3
Time resolution is 1 ps
 Block Memory Generator module loading initial data...
 Block Memory Generator data initialization complete.
Block Memory Generator module dds_tb.U_dds_0.your_instance_name.inst.native_mem_module.blk_mem_gen_v8_4_2_inst is using a behavioral model for simulation which will not precisely model memory collision behavior.
relaunch_sim: Time (s): cpu = 00:00:01 ; elapsed = 00:00:06 . Memory (MB): peak = 1178.332 ; gain = 0.000
run all
run: Time (s): cpu = 00:00:07 ; elapsed = 00:00:06 . Memory (MB): peak = 1178.332 ; gain = 0.000
relaunch_sim
INFO: [Vivado 12-5698] Checking validity of IPs in the design for the 'XSim' simulator...
INFO: [Vivado 12-5682] Launching behavioral simulation in 'D:/NEW/TYUT/FPGA/Project/3_GoldDivision/DDS/dds/dds.sim/sim_1/behav/xsim'
INFO: [Vivado 12-4795] Using compiled simulation libraries for IPs
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-7] Finding pre-compiled libraries...
INFO: [USF-XSim-11] File 'D:/NEW/TYUT/Vivado/Xilinx/Vivado/2018.3/data/xsim/xsim.ini' copied to run dir:'D:/NEW/TYUT/FPGA/Project/3_GoldDivision/DDS/dds/dds.sim/sim_1/behav/xsim'
INFO: [SIM-utils-54] Inspecting design source files for 'dds_tb' in fileset 'sim_1'...
INFO: [SIM-utils-43] Exported 'D:/NEW/TYUT/FPGA/Project/3_GoldDivision/DDS/dds/dds.sim/sim_1/behav/xsim/sine_wave.coe'
INFO: [SIM-utils-43] Exported 'D:/NEW/TYUT/FPGA/Project/3_GoldDivision/DDS/dds/dds.sim/sim_1/behav/xsim/rom.mif'
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'D:/NEW/TYUT/FPGA/Project/3_GoldDivision/DDS/dds/dds.sim/sim_1/behav/xsim'
INFO: [Common 17-41] Interrupt caught. Command should exit soon.
"xvlog --incr --relax -prj dds_tb_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/NEW/TYUT/FPGA/Project/3_GoldDivision/DDS/dds/dds.srcs/sources_1/ip/rom_1/sim/rom.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module rom
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/NEW/TYUT/FPGA/Project/3_GoldDivision/DDS/dds/dds.srcs/sources_1/new/dds.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module dds
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/NEW/TYUT/FPGA/Project/3_GoldDivision/DDS/dds/dds.srcs/sim_1/new/dds_tb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module dds_tb
INFO: [Common 17-344] 'run_program' was cancelled
INFO: [Vivado 12-5357] 'compile' step aborted
INFO: [Common 17-344] 'launch_simulation' was cancelled
INFO: [Common 17-344] 'relaunch_sim' was cancelled
relaunch_sim
INFO: [Vivado 12-5698] Checking validity of IPs in the design for the 'XSim' simulator...
INFO: [Vivado 12-5682] Launching behavioral simulation in 'D:/NEW/TYUT/FPGA/Project/3_GoldDivision/DDS/dds/dds.sim/sim_1/behav/xsim'
INFO: [Vivado 12-4795] Using compiled simulation libraries for IPs
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-7] Finding pre-compiled libraries...
INFO: [USF-XSim-11] File 'D:/NEW/TYUT/Vivado/Xilinx/Vivado/2018.3/data/xsim/xsim.ini' copied to run dir:'D:/NEW/TYUT/FPGA/Project/3_GoldDivision/DDS/dds/dds.sim/sim_1/behav/xsim'
INFO: [SIM-utils-54] Inspecting design source files for 'dds_tb' in fileset 'sim_1'...
INFO: [SIM-utils-43] Exported 'D:/NEW/TYUT/FPGA/Project/3_GoldDivision/DDS/dds/dds.sim/sim_1/behav/xsim/sine_wave.coe'
INFO: [SIM-utils-43] Exported 'D:/NEW/TYUT/FPGA/Project/3_GoldDivision/DDS/dds/dds.sim/sim_1/behav/xsim/rom.mif'
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'D:/NEW/TYUT/FPGA/Project/3_GoldDivision/DDS/dds/dds.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj dds_tb_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/NEW/TYUT/FPGA/Project/3_GoldDivision/DDS/dds/dds.srcs/sources_1/ip/rom_1/sim/rom.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module rom
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/NEW/TYUT/FPGA/Project/3_GoldDivision/DDS/dds/dds.srcs/sources_1/new/dds.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module dds
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/NEW/TYUT/FPGA/Project/3_GoldDivision/DDS/dds/dds.srcs/sim_1/new/dds_tb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module dds_tb
INFO: [USF-XSim-69] 'compile' step finished in '2' seconds
INFO: [Vivado 12-5698] Checking validity of IPs in the design for the 'XSim' simulator...
INFO: [Vivado 12-5682] Launching behavioral simulation in 'D:/NEW/TYUT/FPGA/Project/3_GoldDivision/DDS/dds/dds.sim/sim_1/behav/xsim'
INFO: [Vivado 12-4795] Using compiled simulation libraries for IPs
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'D:/NEW/TYUT/FPGA/Project/3_GoldDivision/DDS/dds/dds.sim/sim_1/behav/xsim'
Vivado Simulator 2018.3
Copyright 1986-1999, 2001-2018 Xilinx, Inc. All Rights Reserved.
Running: D:/NEW/TYUT/Vivado/Xilinx/Vivado/2018.3/bin/unwrapped/win64.o/xelab.exe -wto e89314228ec04a2cb9fec93f90a79aaf --incr --debug typical --relax --mt 2 -L blk_mem_gen_v8_4_2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot dds_tb_behav xil_defaultlib.dds_tb xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module blk_mem_gen_v8_4_2.blk_mem_gen_v8_4_2_output_stage(...
Compiling module blk_mem_gen_v8_4_2.blk_mem_gen_v8_4_2_output_stage(...
Compiling module blk_mem_gen_v8_4_2.blk_mem_gen_v8_4_2_softecc_outpu...
Compiling module blk_mem_gen_v8_4_2.blk_mem_gen_v8_4_2_mem_module(C_...
Compiling module blk_mem_gen_v8_4_2.blk_mem_gen_v8_4_2(C_FAMILY="zyn...
Compiling module xil_defaultlib.rom
Compiling module xil_defaultlib.dds
Compiling module xil_defaultlib.dds_tb
Compiling module xil_defaultlib.glbl
Built simulation snapshot dds_tb_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '2' seconds
Vivado Simulator 2018.3
Time resolution is 1 ps
 Block Memory Generator module loading initial data...
 Block Memory Generator data initialization complete.
Block Memory Generator module dds_tb.U_dds_0.your_instance_name.inst.native_mem_module.blk_mem_gen_v8_4_2_inst is using a behavioral model for simulation which will not precisely model memory collision behavior.
relaunch_sim: Time (s): cpu = 00:00:01 ; elapsed = 00:00:07 . Memory (MB): peak = 1178.332 ; gain = 0.000
run all
relaunch_sim
INFO: [Vivado 12-5698] Checking validity of IPs in the design for the 'XSim' simulator...
INFO: [Vivado 12-5682] Launching behavioral simulation in 'D:/NEW/TYUT/FPGA/Project/3_GoldDivision/DDS/dds/dds.sim/sim_1/behav/xsim'
INFO: [Vivado 12-4795] Using compiled simulation libraries for IPs
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-7] Finding pre-compiled libraries...
INFO: [USF-XSim-11] File 'D:/NEW/TYUT/Vivado/Xilinx/Vivado/2018.3/data/xsim/xsim.ini' copied to run dir:'D:/NEW/TYUT/FPGA/Project/3_GoldDivision/DDS/dds/dds.sim/sim_1/behav/xsim'
INFO: [SIM-utils-54] Inspecting design source files for 'dds_tb' in fileset 'sim_1'...
INFO: [SIM-utils-43] Exported 'D:/NEW/TYUT/FPGA/Project/3_GoldDivision/DDS/dds/dds.sim/sim_1/behav/xsim/sine_wave.coe'
INFO: [SIM-utils-43] Exported 'D:/NEW/TYUT/FPGA/Project/3_GoldDivision/DDS/dds/dds.sim/sim_1/behav/xsim/rom.mif'
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'D:/NEW/TYUT/FPGA/Project/3_GoldDivision/DDS/dds/dds.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj dds_tb_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/NEW/TYUT/FPGA/Project/3_GoldDivision/DDS/dds/dds.srcs/sources_1/ip/rom_1/sim/rom.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module rom
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/NEW/TYUT/FPGA/Project/3_GoldDivision/DDS/dds/dds.srcs/sources_1/new/dds.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module dds
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/NEW/TYUT/FPGA/Project/3_GoldDivision/DDS/dds/dds.srcs/sim_1/new/dds_tb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module dds_tb
INFO: [USF-XSim-69] 'compile' step finished in '2' seconds
INFO: [Vivado 12-5698] Checking validity of IPs in the design for the 'XSim' simulator...
INFO: [Vivado 12-5682] Launching behavioral simulation in 'D:/NEW/TYUT/FPGA/Project/3_GoldDivision/DDS/dds/dds.sim/sim_1/behav/xsim'
INFO: [Vivado 12-4795] Using compiled simulation libraries for IPs
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'D:/NEW/TYUT/FPGA/Project/3_GoldDivision/DDS/dds/dds.sim/sim_1/behav/xsim'
Vivado Simulator 2018.3
Copyright 1986-1999, 2001-2018 Xilinx, Inc. All Rights Reserved.
Running: D:/NEW/TYUT/Vivado/Xilinx/Vivado/2018.3/bin/unwrapped/win64.o/xelab.exe -wto e89314228ec04a2cb9fec93f90a79aaf --incr --debug typical --relax --mt 2 -L blk_mem_gen_v8_4_2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot dds_tb_behav xil_defaultlib.dds_tb xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module blk_mem_gen_v8_4_2.blk_mem_gen_v8_4_2_output_stage(...
Compiling module blk_mem_gen_v8_4_2.blk_mem_gen_v8_4_2_output_stage(...
Compiling module blk_mem_gen_v8_4_2.blk_mem_gen_v8_4_2_softecc_outpu...
Compiling module blk_mem_gen_v8_4_2.blk_mem_gen_v8_4_2_mem_module(C_...
Compiling module blk_mem_gen_v8_4_2.blk_mem_gen_v8_4_2(C_FAMILY="zyn...
Compiling module xil_defaultlib.rom
Compiling module xil_defaultlib.dds
Compiling module xil_defaultlib.dds_tb
Compiling module xil_defaultlib.glbl
Built simulation snapshot dds_tb_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '2' seconds
Vivado Simulator 2018.3
Time resolution is 1 ps
 Block Memory Generator module loading initial data...
 Block Memory Generator data initialization complete.
Block Memory Generator module dds_tb.U_dds_0.your_instance_name.inst.native_mem_module.blk_mem_gen_v8_4_2_inst is using a behavioral model for simulation which will not precisely model memory collision behavior.
relaunch_sim: Time (s): cpu = 00:00:01 ; elapsed = 00:00:07 . Memory (MB): peak = 1178.332 ; gain = 0.000
run all
relaunch_sim
INFO: [Vivado 12-5698] Checking validity of IPs in the design for the 'XSim' simulator...
INFO: [Vivado 12-5682] Launching behavioral simulation in 'D:/NEW/TYUT/FPGA/Project/3_GoldDivision/DDS/dds/dds.sim/sim_1/behav/xsim'
INFO: [Vivado 12-4795] Using compiled simulation libraries for IPs
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-7] Finding pre-compiled libraries...
INFO: [USF-XSim-11] File 'D:/NEW/TYUT/Vivado/Xilinx/Vivado/2018.3/data/xsim/xsim.ini' copied to run dir:'D:/NEW/TYUT/FPGA/Project/3_GoldDivision/DDS/dds/dds.sim/sim_1/behav/xsim'
INFO: [SIM-utils-54] Inspecting design source files for 'dds_tb' in fileset 'sim_1'...
INFO: [SIM-utils-43] Exported 'D:/NEW/TYUT/FPGA/Project/3_GoldDivision/DDS/dds/dds.sim/sim_1/behav/xsim/sine_wave.coe'
INFO: [SIM-utils-43] Exported 'D:/NEW/TYUT/FPGA/Project/3_GoldDivision/DDS/dds/dds.sim/sim_1/behav/xsim/rom.mif'
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'D:/NEW/TYUT/FPGA/Project/3_GoldDivision/DDS/dds/dds.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj dds_tb_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/NEW/TYUT/FPGA/Project/3_GoldDivision/DDS/dds/dds.srcs/sources_1/ip/rom_1/sim/rom.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module rom
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/NEW/TYUT/FPGA/Project/3_GoldDivision/DDS/dds/dds.srcs/sources_1/new/dds.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module dds
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/NEW/TYUT/FPGA/Project/3_GoldDivision/DDS/dds/dds.srcs/sim_1/new/dds_tb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module dds_tb
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [Vivado 12-5698] Checking validity of IPs in the design for the 'XSim' simulator...
INFO: [Vivado 12-5682] Launching behavioral simulation in 'D:/NEW/TYUT/FPGA/Project/3_GoldDivision/DDS/dds/dds.sim/sim_1/behav/xsim'
INFO: [Vivado 12-4795] Using compiled simulation libraries for IPs
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'D:/NEW/TYUT/FPGA/Project/3_GoldDivision/DDS/dds/dds.sim/sim_1/behav/xsim'
Vivado Simulator 2018.3
Copyright 1986-1999, 2001-2018 Xilinx, Inc. All Rights Reserved.
Running: D:/NEW/TYUT/Vivado/Xilinx/Vivado/2018.3/bin/unwrapped/win64.o/xelab.exe -wto e89314228ec04a2cb9fec93f90a79aaf --incr --debug typical --relax --mt 2 -L blk_mem_gen_v8_4_2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot dds_tb_behav xil_defaultlib.dds_tb xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module blk_mem_gen_v8_4_2.blk_mem_gen_v8_4_2_output_stage(...
Compiling module blk_mem_gen_v8_4_2.blk_mem_gen_v8_4_2_output_stage(...
Compiling module blk_mem_gen_v8_4_2.blk_mem_gen_v8_4_2_softecc_outpu...
Compiling module blk_mem_gen_v8_4_2.blk_mem_gen_v8_4_2_mem_module(C_...
Compiling module blk_mem_gen_v8_4_2.blk_mem_gen_v8_4_2(C_FAMILY="zyn...
Compiling module xil_defaultlib.rom
Compiling module xil_defaultlib.dds
Compiling module xil_defaultlib.dds_tb
Compiling module xil_defaultlib.glbl
Built simulation snapshot dds_tb_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '3' seconds
Vivado Simulator 2018.3
Time resolution is 1 ps
 Block Memory Generator module loading initial data...
 Block Memory Generator data initialization complete.
Block Memory Generator module dds_tb.U_dds_0.your_instance_name.inst.native_mem_module.blk_mem_gen_v8_4_2_inst is using a behavioral model for simulation which will not precisely model memory collision behavior.
relaunch_sim: Time (s): cpu = 00:00:00 ; elapsed = 00:00:06 . Memory (MB): peak = 1184.066 ; gain = 0.000
run all
relaunch_sim
INFO: [Vivado 12-5698] Checking validity of IPs in the design for the 'XSim' simulator...
INFO: [Vivado 12-5682] Launching behavioral simulation in 'D:/NEW/TYUT/FPGA/Project/3_GoldDivision/DDS/dds/dds.sim/sim_1/behav/xsim'
INFO: [Vivado 12-4795] Using compiled simulation libraries for IPs
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-7] Finding pre-compiled libraries...
INFO: [USF-XSim-11] File 'D:/NEW/TYUT/Vivado/Xilinx/Vivado/2018.3/data/xsim/xsim.ini' copied to run dir:'D:/NEW/TYUT/FPGA/Project/3_GoldDivision/DDS/dds/dds.sim/sim_1/behav/xsim'
INFO: [SIM-utils-54] Inspecting design source files for 'dds_tb' in fileset 'sim_1'...
INFO: [SIM-utils-43] Exported 'D:/NEW/TYUT/FPGA/Project/3_GoldDivision/DDS/dds/dds.sim/sim_1/behav/xsim/sine_wave.coe'
INFO: [SIM-utils-43] Exported 'D:/NEW/TYUT/FPGA/Project/3_GoldDivision/DDS/dds/dds.sim/sim_1/behav/xsim/rom.mif'
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'D:/NEW/TYUT/FPGA/Project/3_GoldDivision/DDS/dds/dds.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj dds_tb_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/NEW/TYUT/FPGA/Project/3_GoldDivision/DDS/dds/dds.srcs/sources_1/ip/rom_1/sim/rom.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module rom
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/NEW/TYUT/FPGA/Project/3_GoldDivision/DDS/dds/dds.srcs/sources_1/new/dds.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module dds
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/NEW/TYUT/FPGA/Project/3_GoldDivision/DDS/dds/dds.srcs/sim_1/new/dds_tb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module dds_tb
INFO: [USF-XSim-69] 'compile' step finished in '2' seconds
INFO: [Vivado 12-5698] Checking validity of IPs in the design for the 'XSim' simulator...
INFO: [Vivado 12-5682] Launching behavioral simulation in 'D:/NEW/TYUT/FPGA/Project/3_GoldDivision/DDS/dds/dds.sim/sim_1/behav/xsim'
INFO: [Vivado 12-4795] Using compiled simulation libraries for IPs
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'D:/NEW/TYUT/FPGA/Project/3_GoldDivision/DDS/dds/dds.sim/sim_1/behav/xsim'
Vivado Simulator 2018.3
Copyright 1986-1999, 2001-2018 Xilinx, Inc. All Rights Reserved.
Running: D:/NEW/TYUT/Vivado/Xilinx/Vivado/2018.3/bin/unwrapped/win64.o/xelab.exe -wto e89314228ec04a2cb9fec93f90a79aaf --incr --debug typical --relax --mt 2 -L blk_mem_gen_v8_4_2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot dds_tb_behav xil_defaultlib.dds_tb xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module blk_mem_gen_v8_4_2.blk_mem_gen_v8_4_2_output_stage(...
Compiling module blk_mem_gen_v8_4_2.blk_mem_gen_v8_4_2_output_stage(...
Compiling module blk_mem_gen_v8_4_2.blk_mem_gen_v8_4_2_softecc_outpu...
Compiling module blk_mem_gen_v8_4_2.blk_mem_gen_v8_4_2_mem_module(C_...
Compiling module blk_mem_gen_v8_4_2.blk_mem_gen_v8_4_2(C_FAMILY="zyn...
Compiling module xil_defaultlib.rom
Compiling module xil_defaultlib.dds
Compiling module xil_defaultlib.dds_tb
Compiling module xil_defaultlib.glbl
Built simulation snapshot dds_tb_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '2' seconds
Vivado Simulator 2018.3
Time resolution is 1 ps
 Block Memory Generator module loading initial data...
 Block Memory Generator data initialization complete.
Block Memory Generator module dds_tb.U_dds_0.your_instance_name.inst.native_mem_module.blk_mem_gen_v8_4_2_inst is using a behavioral model for simulation which will not precisely model memory collision behavior.
relaunch_sim: Time (s): cpu = 00:00:01 ; elapsed = 00:00:06 . Memory (MB): peak = 1184.066 ; gain = 0.000
run all
relaunch_sim
INFO: [Vivado 12-5698] Checking validity of IPs in the design for the 'XSim' simulator...
INFO: [Vivado 12-5682] Launching behavioral simulation in 'D:/NEW/TYUT/FPGA/Project/3_GoldDivision/DDS/dds/dds.sim/sim_1/behav/xsim'
INFO: [Vivado 12-4795] Using compiled simulation libraries for IPs
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-7] Finding pre-compiled libraries...
INFO: [USF-XSim-11] File 'D:/NEW/TYUT/Vivado/Xilinx/Vivado/2018.3/data/xsim/xsim.ini' copied to run dir:'D:/NEW/TYUT/FPGA/Project/3_GoldDivision/DDS/dds/dds.sim/sim_1/behav/xsim'
INFO: [SIM-utils-54] Inspecting design source files for 'dds_tb' in fileset 'sim_1'...
INFO: [SIM-utils-43] Exported 'D:/NEW/TYUT/FPGA/Project/3_GoldDivision/DDS/dds/dds.sim/sim_1/behav/xsim/sine_wave.coe'
INFO: [SIM-utils-43] Exported 'D:/NEW/TYUT/FPGA/Project/3_GoldDivision/DDS/dds/dds.sim/sim_1/behav/xsim/rom.mif'
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'D:/NEW/TYUT/FPGA/Project/3_GoldDivision/DDS/dds/dds.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj dds_tb_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/NEW/TYUT/FPGA/Project/3_GoldDivision/DDS/dds/dds.srcs/sources_1/ip/rom_1/sim/rom.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module rom
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/NEW/TYUT/FPGA/Project/3_GoldDivision/DDS/dds/dds.srcs/sources_1/new/dds.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module dds
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/NEW/TYUT/FPGA/Project/3_GoldDivision/DDS/dds/dds.srcs/sim_1/new/dds_tb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module dds_tb
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [Vivado 12-5698] Checking validity of IPs in the design for the 'XSim' simulator...
INFO: [Vivado 12-5682] Launching behavioral simulation in 'D:/NEW/TYUT/FPGA/Project/3_GoldDivision/DDS/dds/dds.sim/sim_1/behav/xsim'
INFO: [Vivado 12-4795] Using compiled simulation libraries for IPs
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'D:/NEW/TYUT/FPGA/Project/3_GoldDivision/DDS/dds/dds.sim/sim_1/behav/xsim'
Vivado Simulator 2018.3
Copyright 1986-1999, 2001-2018 Xilinx, Inc. All Rights Reserved.
Running: D:/NEW/TYUT/Vivado/Xilinx/Vivado/2018.3/bin/unwrapped/win64.o/xelab.exe -wto e89314228ec04a2cb9fec93f90a79aaf --incr --debug typical --relax --mt 2 -L blk_mem_gen_v8_4_2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot dds_tb_behav xil_defaultlib.dds_tb xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module blk_mem_gen_v8_4_2.blk_mem_gen_v8_4_2_output_stage(...
Compiling module blk_mem_gen_v8_4_2.blk_mem_gen_v8_4_2_output_stage(...
Compiling module blk_mem_gen_v8_4_2.blk_mem_gen_v8_4_2_softecc_outpu...
Compiling module blk_mem_gen_v8_4_2.blk_mem_gen_v8_4_2_mem_module(C_...
Compiling module blk_mem_gen_v8_4_2.blk_mem_gen_v8_4_2(C_FAMILY="zyn...
Compiling module xil_defaultlib.rom
Compiling module xil_defaultlib.dds
Compiling module xil_defaultlib.dds_tb
Compiling module xil_defaultlib.glbl
Built simulation snapshot dds_tb_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '3' seconds
Vivado Simulator 2018.3
Time resolution is 1 ps
 Block Memory Generator module loading initial data...
 Block Memory Generator data initialization complete.
Block Memory Generator module dds_tb.U_dds_0.your_instance_name.inst.native_mem_module.blk_mem_gen_v8_4_2_inst is using a behavioral model for simulation which will not precisely model memory collision behavior.
relaunch_sim: Time (s): cpu = 00:00:00 ; elapsed = 00:00:07 . Memory (MB): peak = 1184.066 ; gain = 0.000
run all
run all
relaunch_sim
INFO: [Vivado 12-5698] Checking validity of IPs in the design for the 'XSim' simulator...
INFO: [Vivado 12-5682] Launching behavioral simulation in 'D:/NEW/TYUT/FPGA/Project/3_GoldDivision/DDS/dds/dds.sim/sim_1/behav/xsim'
INFO: [Vivado 12-4795] Using compiled simulation libraries for IPs
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-7] Finding pre-compiled libraries...
INFO: [USF-XSim-11] File 'D:/NEW/TYUT/Vivado/Xilinx/Vivado/2018.3/data/xsim/xsim.ini' copied to run dir:'D:/NEW/TYUT/FPGA/Project/3_GoldDivision/DDS/dds/dds.sim/sim_1/behav/xsim'
INFO: [SIM-utils-54] Inspecting design source files for 'dds_tb' in fileset 'sim_1'...
INFO: [SIM-utils-43] Exported 'D:/NEW/TYUT/FPGA/Project/3_GoldDivision/DDS/dds/dds.sim/sim_1/behav/xsim/sine_wave.coe'
INFO: [SIM-utils-43] Exported 'D:/NEW/TYUT/FPGA/Project/3_GoldDivision/DDS/dds/dds.sim/sim_1/behav/xsim/rom.mif'
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'D:/NEW/TYUT/FPGA/Project/3_GoldDivision/DDS/dds/dds.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj dds_tb_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/NEW/TYUT/FPGA/Project/3_GoldDivision/DDS/dds/dds.srcs/sources_1/ip/rom_1/sim/rom.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module rom
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/NEW/TYUT/FPGA/Project/3_GoldDivision/DDS/dds/dds.srcs/sources_1/new/dds.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module dds
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/NEW/TYUT/FPGA/Project/3_GoldDivision/DDS/dds/dds.srcs/sim_1/new/dds_tb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module dds_tb
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [Vivado 12-5698] Checking validity of IPs in the design for the 'XSim' simulator...
INFO: [Vivado 12-5682] Launching behavioral simulation in 'D:/NEW/TYUT/FPGA/Project/3_GoldDivision/DDS/dds/dds.sim/sim_1/behav/xsim'
INFO: [Vivado 12-4795] Using compiled simulation libraries for IPs
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'D:/NEW/TYUT/FPGA/Project/3_GoldDivision/DDS/dds/dds.sim/sim_1/behav/xsim'
Vivado Simulator 2018.3
Copyright 1986-1999, 2001-2018 Xilinx, Inc. All Rights Reserved.
Running: D:/NEW/TYUT/Vivado/Xilinx/Vivado/2018.3/bin/unwrapped/win64.o/xelab.exe -wto e89314228ec04a2cb9fec93f90a79aaf --incr --debug typical --relax --mt 2 -L blk_mem_gen_v8_4_2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot dds_tb_behav xil_defaultlib.dds_tb xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module blk_mem_gen_v8_4_2.blk_mem_gen_v8_4_2_output_stage(...
Compiling module blk_mem_gen_v8_4_2.blk_mem_gen_v8_4_2_output_stage(...
Compiling module blk_mem_gen_v8_4_2.blk_mem_gen_v8_4_2_softecc_outpu...
Compiling module blk_mem_gen_v8_4_2.blk_mem_gen_v8_4_2_mem_module(C_...
Compiling module blk_mem_gen_v8_4_2.blk_mem_gen_v8_4_2(C_FAMILY="zyn...
Compiling module xil_defaultlib.rom
Compiling module xil_defaultlib.dds
Compiling module xil_defaultlib.dds_tb
Compiling module xil_defaultlib.glbl
Built simulation snapshot dds_tb_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '3' seconds
Vivado Simulator 2018.3
Time resolution is 1 ps
 Block Memory Generator module loading initial data...
 Block Memory Generator data initialization complete.
Block Memory Generator module dds_tb.U_dds_0.your_instance_name.inst.native_mem_module.blk_mem_gen_v8_4_2_inst is using a behavioral model for simulation which will not precisely model memory collision behavior.
relaunch_sim: Time (s): cpu = 00:00:00 ; elapsed = 00:00:07 . Memory (MB): peak = 1295.324 ; gain = 0.000
run all
relaunch_sim
INFO: [Vivado 12-5698] Checking validity of IPs in the design for the 'XSim' simulator...
INFO: [Vivado 12-5682] Launching behavioral simulation in 'D:/NEW/TYUT/FPGA/Project/3_GoldDivision/DDS/dds/dds.sim/sim_1/behav/xsim'
INFO: [Vivado 12-4795] Using compiled simulation libraries for IPs
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-7] Finding pre-compiled libraries...
INFO: [USF-XSim-11] File 'D:/NEW/TYUT/Vivado/Xilinx/Vivado/2018.3/data/xsim/xsim.ini' copied to run dir:'D:/NEW/TYUT/FPGA/Project/3_GoldDivision/DDS/dds/dds.sim/sim_1/behav/xsim'
INFO: [SIM-utils-54] Inspecting design source files for 'dds_tb' in fileset 'sim_1'...
INFO: [SIM-utils-43] Exported 'D:/NEW/TYUT/FPGA/Project/3_GoldDivision/DDS/dds/dds.sim/sim_1/behav/xsim/sine_wave.coe'
INFO: [SIM-utils-43] Exported 'D:/NEW/TYUT/FPGA/Project/3_GoldDivision/DDS/dds/dds.sim/sim_1/behav/xsim/rom.mif'
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'D:/NEW/TYUT/FPGA/Project/3_GoldDivision/DDS/dds/dds.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj dds_tb_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/NEW/TYUT/FPGA/Project/3_GoldDivision/DDS/dds/dds.srcs/sources_1/ip/rom_1/sim/rom.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module rom
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/NEW/TYUT/FPGA/Project/3_GoldDivision/DDS/dds/dds.srcs/sources_1/new/dds.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module dds
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/NEW/TYUT/FPGA/Project/3_GoldDivision/DDS/dds/dds.srcs/sim_1/new/dds_tb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module dds_tb
INFO: [USF-XSim-69] 'compile' step finished in '2' seconds
INFO: [Vivado 12-5698] Checking validity of IPs in the design for the 'XSim' simulator...
INFO: [Vivado 12-5682] Launching behavioral simulation in 'D:/NEW/TYUT/FPGA/Project/3_GoldDivision/DDS/dds/dds.sim/sim_1/behav/xsim'
INFO: [Vivado 12-4795] Using compiled simulation libraries for IPs
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'D:/NEW/TYUT/FPGA/Project/3_GoldDivision/DDS/dds/dds.sim/sim_1/behav/xsim'
Vivado Simulator 2018.3
Copyright 1986-1999, 2001-2018 Xilinx, Inc. All Rights Reserved.
Running: D:/NEW/TYUT/Vivado/Xilinx/Vivado/2018.3/bin/unwrapped/win64.o/xelab.exe -wto e89314228ec04a2cb9fec93f90a79aaf --incr --debug typical --relax --mt 2 -L blk_mem_gen_v8_4_2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot dds_tb_behav xil_defaultlib.dds_tb xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module blk_mem_gen_v8_4_2.blk_mem_gen_v8_4_2_output_stage(...
Compiling module blk_mem_gen_v8_4_2.blk_mem_gen_v8_4_2_output_stage(...
Compiling module blk_mem_gen_v8_4_2.blk_mem_gen_v8_4_2_softecc_outpu...
Compiling module blk_mem_gen_v8_4_2.blk_mem_gen_v8_4_2_mem_module(C_...
Compiling module blk_mem_gen_v8_4_2.blk_mem_gen_v8_4_2(C_FAMILY="zyn...
Compiling module xil_defaultlib.rom
Compiling module xil_defaultlib.dds
Compiling module xil_defaultlib.dds_tb
Compiling module xil_defaultlib.glbl
Built simulation snapshot dds_tb_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '3' seconds
Vivado Simulator 2018.3
Time resolution is 1 ps
 Block Memory Generator module loading initial data...
 Block Memory Generator data initialization complete.
Block Memory Generator module dds_tb.U_dds_0.your_instance_name.inst.native_mem_module.blk_mem_gen_v8_4_2_inst is using a behavioral model for simulation which will not precisely model memory collision behavior.
relaunch_sim: Time (s): cpu = 00:00:00 ; elapsed = 00:00:07 . Memory (MB): peak = 1295.324 ; gain = 0.000
run all
relaunch_sim
INFO: [Vivado 12-5698] Checking validity of IPs in the design for the 'XSim' simulator...
INFO: [Vivado 12-5682] Launching behavioral simulation in 'D:/NEW/TYUT/FPGA/Project/3_GoldDivision/DDS/dds/dds.sim/sim_1/behav/xsim'
INFO: [Vivado 12-4795] Using compiled simulation libraries for IPs
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-7] Finding pre-compiled libraries...
INFO: [USF-XSim-11] File 'D:/NEW/TYUT/Vivado/Xilinx/Vivado/2018.3/data/xsim/xsim.ini' copied to run dir:'D:/NEW/TYUT/FPGA/Project/3_GoldDivision/DDS/dds/dds.sim/sim_1/behav/xsim'
INFO: [SIM-utils-54] Inspecting design source files for 'dds_tb' in fileset 'sim_1'...
INFO: [SIM-utils-43] Exported 'D:/NEW/TYUT/FPGA/Project/3_GoldDivision/DDS/dds/dds.sim/sim_1/behav/xsim/sine_wave.coe'
INFO: [SIM-utils-43] Exported 'D:/NEW/TYUT/FPGA/Project/3_GoldDivision/DDS/dds/dds.sim/sim_1/behav/xsim/rom.mif'
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'D:/NEW/TYUT/FPGA/Project/3_GoldDivision/DDS/dds/dds.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj dds_tb_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/NEW/TYUT/FPGA/Project/3_GoldDivision/DDS/dds/dds.srcs/sources_1/ip/rom_1/sim/rom.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module rom
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/NEW/TYUT/FPGA/Project/3_GoldDivision/DDS/dds/dds.srcs/sources_1/new/dds.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module dds
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/NEW/TYUT/FPGA/Project/3_GoldDivision/DDS/dds/dds.srcs/sim_1/new/dds_tb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module dds_tb
INFO: [USF-XSim-69] 'compile' step finished in '2' seconds
INFO: [Vivado 12-5698] Checking validity of IPs in the design for the 'XSim' simulator...
INFO: [Vivado 12-5682] Launching behavioral simulation in 'D:/NEW/TYUT/FPGA/Project/3_GoldDivision/DDS/dds/dds.sim/sim_1/behav/xsim'
INFO: [Vivado 12-4795] Using compiled simulation libraries for IPs
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'D:/NEW/TYUT/FPGA/Project/3_GoldDivision/DDS/dds/dds.sim/sim_1/behav/xsim'
Vivado Simulator 2018.3
Copyright 1986-1999, 2001-2018 Xilinx, Inc. All Rights Reserved.
Running: D:/NEW/TYUT/Vivado/Xilinx/Vivado/2018.3/bin/unwrapped/win64.o/xelab.exe -wto e89314228ec04a2cb9fec93f90a79aaf --incr --debug typical --relax --mt 2 -L blk_mem_gen_v8_4_2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot dds_tb_behav xil_defaultlib.dds_tb xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module blk_mem_gen_v8_4_2.blk_mem_gen_v8_4_2_output_stage(...
Compiling module blk_mem_gen_v8_4_2.blk_mem_gen_v8_4_2_output_stage(...
Compiling module blk_mem_gen_v8_4_2.blk_mem_gen_v8_4_2_softecc_outpu...
Compiling module blk_mem_gen_v8_4_2.blk_mem_gen_v8_4_2_mem_module(C_...
Compiling module blk_mem_gen_v8_4_2.blk_mem_gen_v8_4_2(C_FAMILY="zyn...
Compiling module xil_defaultlib.rom
Compiling module xil_defaultlib.dds
Compiling module xil_defaultlib.dds_tb
Compiling module xil_defaultlib.glbl
Built simulation snapshot dds_tb_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '2' seconds
Vivado Simulator 2018.3
Time resolution is 1 ps
 Block Memory Generator module loading initial data...
 Block Memory Generator data initialization complete.
Block Memory Generator module dds_tb.U_dds_0.your_instance_name.inst.native_mem_module.blk_mem_gen_v8_4_2_inst is using a behavioral model for simulation which will not precisely model memory collision behavior.
relaunch_sim: Time (s): cpu = 00:00:00 ; elapsed = 00:00:06 . Memory (MB): peak = 1295.324 ; gain = 0.000
run all
close_sim
INFO: [Simtcl 6-16] Simulation closed
close_project
create_project dds_ad9767 D:/NEW/TYUT/FPGA/Project/3_GoldDivision/DDS/dds_ad9767 -part xc7z010clg400-1
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1704] No user IP repositories specified
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository 'D:/NEW/TYUT/Vivado/Xilinx/Vivado/2018.3/data/ip'.
create_project: Time (s): cpu = 00:00:05 ; elapsed = 00:00:06 . Memory (MB): peak = 1295.324 ; gain = 0.000
file mkdir D:/NEW/TYUT/FPGA/Project/3_GoldDivision/DDS/dds_ad9767/dds_ad9767.srcs/sources_1/new
close [ open D:/NEW/TYUT/FPGA/Project/3_GoldDivision/DDS/dds_ad9767/dds_ad9767.srcs/sources_1/new/dds_ad9767.v w ]
add_files D:/NEW/TYUT/FPGA/Project/3_GoldDivision/DDS/dds_ad9767/dds_ad9767.srcs/sources_1/new/dds_ad9767.v
update_compile_order -fileset sources_1
WARNING: [IP_Flow 19-4067] Ignoring invalid widget type specified checkbox.Providing a default widget
WARNING: [IP_Flow 19-4067] Ignoring invalid widget type specified checkbox.Providing a default widget
INFO: [IP_Flow 19-3484] Absolute path of file 'd:/NEW/TYUT/FPGA/Project/3_GoldDivision/DDS/dds_ad9767/sine_wave.coe' provided. It will be converted relative to IP Instance files '../../../../../dds_ad9767/sine_wave.coe'
create_ip -name blk_mem_gen -vendor xilinx.com -library ip -version 8.4 -module_name sine_rom -dir d:/NEW/TYUT/FPGA/Project/3_GoldDivision/DDS/dds_ad9767/dds_ad9767.srcs/sources_1/ip
set_property -dict [list CONFIG.Component_Name {sine_rom} CONFIG.Memory_Type {Single_Port_ROM} CONFIG.Write_Width_A {14} CONFIG.Write_Depth_A {4096} CONFIG.Read_Width_A {14} CONFIG.Enable_A {Always_Enabled} CONFIG.Write_Width_B {14} CONFIG.Read_Width_B {14} CONFIG.Load_Init_File {true} CONFIG.Coe_File {D:/NEW/TYUT/FPGA/Project/3_GoldDivision/DDS/dds_ad9767/sine_wave.coe} CONFIG.Port_A_Write_Rate {0}] [get_ips sine_rom]
WARNING: [Vivado 12-3523] Attempt to change 'Component_Name' from 'sine_rom' to 'sine_rom' is not allowed and is ignored.
INFO: [IP_Flow 19-3484] Absolute path of file 'd:/NEW/TYUT/FPGA/Project/3_GoldDivision/DDS/dds_ad9767/sine_wave.coe' provided. It will be converted relative to IP Instance files '../../../../sine_wave.coe'
generate_target {instantiation_template} [get_files d:/NEW/TYUT/FPGA/Project/3_GoldDivision/DDS/dds_ad9767/dds_ad9767.srcs/sources_1/ip/sine_rom/sine_rom.xci]
INFO: [IP_Flow 19-1686] Generating 'Instantiation Template' target for IP 'sine_rom'...
update_compile_order -fileset sources_1
generate_target all [get_files  d:/NEW/TYUT/FPGA/Project/3_GoldDivision/DDS/dds_ad9767/dds_ad9767.srcs/sources_1/ip/sine_rom/sine_rom.xci]
INFO: [IP_Flow 19-1686] Generating 'Synthesis' target for IP 'sine_rom'...
INFO: [IP_Flow 19-1686] Generating 'Simulation' target for IP 'sine_rom'...
INFO: [IP_Flow 19-1686] Generating 'Miscellaneous' target for IP 'sine_rom'...
INFO: [IP_Flow 19-1686] Generating 'Change Log' target for IP 'sine_rom'...
catch { config_ip_cache -export [get_ips -all sine_rom] }
export_ip_user_files -of_objects [get_files d:/NEW/TYUT/FPGA/Project/3_GoldDivision/DDS/dds_ad9767/dds_ad9767.srcs/sources_1/ip/sine_rom/sine_rom.xci] -no_script -sync -force -quiet
create_ip_run [get_files -of_objects [get_fileset sources_1] d:/NEW/TYUT/FPGA/Project/3_GoldDivision/DDS/dds_ad9767/dds_ad9767.srcs/sources_1/ip/sine_rom/sine_rom.xci]
launch_runs -jobs 4 sine_rom_synth_1
[Thu Mar 14 16:27:56 2024] Launched sine_rom_synth_1...
Run output will be captured here: D:/NEW/TYUT/FPGA/Project/3_GoldDivision/DDS/dds_ad9767/dds_ad9767.runs/sine_rom_synth_1/runme.log
export_simulation -of_objects [get_files d:/NEW/TYUT/FPGA/Project/3_GoldDivision/DDS/dds_ad9767/dds_ad9767.srcs/sources_1/ip/sine_rom/sine_rom.xci] -directory D:/NEW/TYUT/FPGA/Project/3_GoldDivision/DDS/dds_ad9767/dds_ad9767.ip_user_files/sim_scripts -ip_user_files_dir D:/NEW/TYUT/FPGA/Project/3_GoldDivision/DDS/dds_ad9767/dds_ad9767.ip_user_files -ipstatic_source_dir D:/NEW/TYUT/FPGA/Project/3_GoldDivision/DDS/dds_ad9767/dds_ad9767.ip_user_files/ipstatic -lib_map_path [list {modelsim=D:/NEW/TYUT/FPGA/Project/3_GoldDivision/DDS/dds_ad9767/dds_ad9767.cache/compile_simlib/modelsim} {questa=D:/NEW/TYUT/FPGA/Project/3_GoldDivision/DDS/dds_ad9767/dds_ad9767.cache/compile_simlib/questa} {riviera=D:/NEW/TYUT/FPGA/Project/3_GoldDivision/DDS/dds_ad9767/dds_ad9767.cache/compile_simlib/riviera} {activehdl=D:/NEW/TYUT/FPGA/Project/3_GoldDivision/DDS/dds_ad9767/dds_ad9767.cache/compile_simlib/activehdl}] -use_ip_compiled_libs -force -quiet
WARNING: [IP_Flow 19-4067] Ignoring invalid widget type specified checkbox.Providing a default widget
WARNING: [IP_Flow 19-4067] Ignoring invalid widget type specified checkbox.Providing a default widget
INFO: [IP_Flow 19-3484] Absolute path of file 'd:/NEW/TYUT/FPGA/Project/3_GoldDivision/DDS/dds_ad9767/square_wave.coe' provided. It will be converted relative to IP Instance files '../../../../../dds_ad9767/square_wave.coe'
create_ip -name blk_mem_gen -vendor xilinx.com -library ip -version 8.4 -module_name square_rom -dir d:/NEW/TYUT/FPGA/Project/3_GoldDivision/DDS/dds_ad9767/dds_ad9767.srcs/sources_1/ip
set_property -dict [list CONFIG.Component_Name {square_rom} CONFIG.Memory_Type {Single_Port_ROM} CONFIG.Write_Width_A {14} CONFIG.Write_Depth_A {4096} CONFIG.Read_Width_A {14} CONFIG.Enable_A {Always_Enabled} CONFIG.Write_Width_B {14} CONFIG.Read_Width_B {14} CONFIG.Load_Init_File {true} CONFIG.Coe_File {D:/NEW/TYUT/FPGA/Project/3_GoldDivision/DDS/dds_ad9767/square_wave.coe} CONFIG.Port_A_Write_Rate {0}] [get_ips square_rom]
WARNING: [Vivado 12-3523] Attempt to change 'Component_Name' from 'square_rom' to 'square_rom' is not allowed and is ignored.
INFO: [IP_Flow 19-3484] Absolute path of file 'd:/NEW/TYUT/FPGA/Project/3_GoldDivision/DDS/dds_ad9767/square_wave.coe' provided. It will be converted relative to IP Instance files '../../../../square_wave.coe'
generate_target {instantiation_template} [get_files d:/NEW/TYUT/FPGA/Project/3_GoldDivision/DDS/dds_ad9767/dds_ad9767.srcs/sources_1/ip/square_rom/square_rom.xci]
INFO: [IP_Flow 19-1686] Generating 'Instantiation Template' target for IP 'square_rom'...
generate_target all [get_files  d:/NEW/TYUT/FPGA/Project/3_GoldDivision/DDS/dds_ad9767/dds_ad9767.srcs/sources_1/ip/square_rom/square_rom.xci]
INFO: [IP_Flow 19-1686] Generating 'Synthesis' target for IP 'square_rom'...
INFO: [IP_Flow 19-1686] Generating 'Simulation' target for IP 'square_rom'...
INFO: [IP_Flow 19-1686] Generating 'Miscellaneous' target for IP 'square_rom'...
INFO: [IP_Flow 19-1686] Generating 'Change Log' target for IP 'square_rom'...
catch { config_ip_cache -export [get_ips -all square_rom] }
export_ip_user_files -of_objects [get_files d:/NEW/TYUT/FPGA/Project/3_GoldDivision/DDS/dds_ad9767/dds_ad9767.srcs/sources_1/ip/square_rom/square_rom.xci] -no_script -sync -force -quiet
create_ip_run [get_files -of_objects [get_fileset sources_1] d:/NEW/TYUT/FPGA/Project/3_GoldDivision/DDS/dds_ad9767/dds_ad9767.srcs/sources_1/ip/square_rom/square_rom.xci]
launch_runs -jobs 4 square_rom_synth_1
[Thu Mar 14 16:29:08 2024] Launched square_rom_synth_1...
Run output will be captured here: D:/NEW/TYUT/FPGA/Project/3_GoldDivision/DDS/dds_ad9767/dds_ad9767.runs/square_rom_synth_1/runme.log
export_simulation -of_objects [get_files d:/NEW/TYUT/FPGA/Project/3_GoldDivision/DDS/dds_ad9767/dds_ad9767.srcs/sources_1/ip/square_rom/square_rom.xci] -directory D:/NEW/TYUT/FPGA/Project/3_GoldDivision/DDS/dds_ad9767/dds_ad9767.ip_user_files/sim_scripts -ip_user_files_dir D:/NEW/TYUT/FPGA/Project/3_GoldDivision/DDS/dds_ad9767/dds_ad9767.ip_user_files -ipstatic_source_dir D:/NEW/TYUT/FPGA/Project/3_GoldDivision/DDS/dds_ad9767/dds_ad9767.ip_user_files/ipstatic -lib_map_path [list {modelsim=D:/NEW/TYUT/FPGA/Project/3_GoldDivision/DDS/dds_ad9767/dds_ad9767.cache/compile_simlib/modelsim} {questa=D:/NEW/TYUT/FPGA/Project/3_GoldDivision/DDS/dds_ad9767/dds_ad9767.cache/compile_simlib/questa} {riviera=D:/NEW/TYUT/FPGA/Project/3_GoldDivision/DDS/dds_ad9767/dds_ad9767.cache/compile_simlib/riviera} {activehdl=D:/NEW/TYUT/FPGA/Project/3_GoldDivision/DDS/dds_ad9767/dds_ad9767.cache/compile_simlib/activehdl}] -use_ip_compiled_libs -force -quiet
WARNING: [IP_Flow 19-4067] Ignoring invalid widget type specified checkbox.Providing a default widget
WARNING: [IP_Flow 19-4067] Ignoring invalid widget type specified checkbox.Providing a default widget
INFO: [IP_Flow 19-3484] Absolute path of file 'd:/NEW/TYUT/FPGA/Project/3_GoldDivision/DDS/dds_ad9767/triangular_wave.coe' provided. It will be converted relative to IP Instance files '../../../../../dds_ad9767/triangular_wave.coe'
create_ip -name blk_mem_gen -vendor xilinx.com -library ip -version 8.4 -module_name triangular_rom -dir d:/NEW/TYUT/FPGA/Project/3_GoldDivision/DDS/dds_ad9767/dds_ad9767.srcs/sources_1/ip
set_property -dict [list CONFIG.Component_Name {triangular_rom} CONFIG.Memory_Type {Single_Port_ROM} CONFIG.Write_Width_A {14} CONFIG.Write_Depth_A {4096} CONFIG.Read_Width_A {14} CONFIG.Enable_A {Always_Enabled} CONFIG.Write_Width_B {14} CONFIG.Read_Width_B {14} CONFIG.Load_Init_File {true} CONFIG.Coe_File {D:/NEW/TYUT/FPGA/Project/3_GoldDivision/DDS/dds_ad9767/triangular_wave.coe} CONFIG.Port_A_Write_Rate {0}] [get_ips triangular_rom]
WARNING: [Vivado 12-3523] Attempt to change 'Component_Name' from 'triangular_rom' to 'triangular_rom' is not allowed and is ignored.
INFO: [IP_Flow 19-3484] Absolute path of file 'd:/NEW/TYUT/FPGA/Project/3_GoldDivision/DDS/dds_ad9767/triangular_wave.coe' provided. It will be converted relative to IP Instance files '../../../../triangular_wave.coe'
generate_target {instantiation_template} [get_files d:/NEW/TYUT/FPGA/Project/3_GoldDivision/DDS/dds_ad9767/dds_ad9767.srcs/sources_1/ip/triangular_rom/triangular_rom.xci]
INFO: [IP_Flow 19-1686] Generating 'Instantiation Template' target for IP 'triangular_rom'...
generate_target all [get_files  d:/NEW/TYUT/FPGA/Project/3_GoldDivision/DDS/dds_ad9767/dds_ad9767.srcs/sources_1/ip/triangular_rom/triangular_rom.xci]
INFO: [IP_Flow 19-1686] Generating 'Synthesis' target for IP 'triangular_rom'...
INFO: [IP_Flow 19-1686] Generating 'Simulation' target for IP 'triangular_rom'...
INFO: [IP_Flow 19-1686] Generating 'Miscellaneous' target for IP 'triangular_rom'...
INFO: [IP_Flow 19-1686] Generating 'Change Log' target for IP 'triangular_rom'...
catch { config_ip_cache -export [get_ips -all triangular_rom] }
export_ip_user_files -of_objects [get_files d:/NEW/TYUT/FPGA/Project/3_GoldDivision/DDS/dds_ad9767/dds_ad9767.srcs/sources_1/ip/triangular_rom/triangular_rom.xci] -no_script -sync -force -quiet
create_ip_run [get_files -of_objects [get_fileset sources_1] d:/NEW/TYUT/FPGA/Project/3_GoldDivision/DDS/dds_ad9767/dds_ad9767.srcs/sources_1/ip/triangular_rom/triangular_rom.xci]
launch_runs -jobs 4 triangular_rom_synth_1
[Thu Mar 14 16:30:05 2024] Launched triangular_rom_synth_1...
Run output will be captured here: D:/NEW/TYUT/FPGA/Project/3_GoldDivision/DDS/dds_ad9767/dds_ad9767.runs/triangular_rom_synth_1/runme.log
export_simulation -of_objects [get_files d:/NEW/TYUT/FPGA/Project/3_GoldDivision/DDS/dds_ad9767/dds_ad9767.srcs/sources_1/ip/triangular_rom/triangular_rom.xci] -directory D:/NEW/TYUT/FPGA/Project/3_GoldDivision/DDS/dds_ad9767/dds_ad9767.ip_user_files/sim_scripts -ip_user_files_dir D:/NEW/TYUT/FPGA/Project/3_GoldDivision/DDS/dds_ad9767/dds_ad9767.ip_user_files -ipstatic_source_dir D:/NEW/TYUT/FPGA/Project/3_GoldDivision/DDS/dds_ad9767/dds_ad9767.ip_user_files/ipstatic -lib_map_path [list {modelsim=D:/NEW/TYUT/FPGA/Project/3_GoldDivision/DDS/dds_ad9767/dds_ad9767.cache/compile_simlib/modelsim} {questa=D:/NEW/TYUT/FPGA/Project/3_GoldDivision/DDS/dds_ad9767/dds_ad9767.cache/compile_simlib/questa} {riviera=D:/NEW/TYUT/FPGA/Project/3_GoldDivision/DDS/dds_ad9767/dds_ad9767.cache/compile_simlib/riviera} {activehdl=D:/NEW/TYUT/FPGA/Project/3_GoldDivision/DDS/dds_ad9767/dds_ad9767.cache/compile_simlib/activehdl}] -use_ip_compiled_libs -force -quiet
import_files -norecurse D:/NEW/TYUT/FPGA/Project/3_GoldDivision/DDS/dds/dds.srcs/sources_1/new/dds.v
update_compile_order -fileset sources_1
update_compile_order -fileset sources_1
WARNING: [IP_Flow 19-4067] Ignoring invalid widget type specified checkbox.Providing a default widget
WARNING: [IP_Flow 19-4067] Ignoring invalid widget type specified checkbox.Providing a default widget
update_compile_order -fileset sources_1
import_files -norecurse D:/NEW/TYUT/FPGA/Project/2_SilverDivision//key_filter/key_filter.srcs/sources_1/new/key_filter.v
update_compile_order -fileset sources_1
update_compile_order -fileset sources_1
file mkdir D:/NEW/TYUT/FPGA/Project/3_GoldDivision/DDS/dds_ad9767/dds_ad9767.srcs/sim_1/new
set_property SOURCE_SET sources_1 [get_filesets sim_1]
close [ open D:/NEW/TYUT/FPGA/Project/3_GoldDivision/DDS/dds_ad9767/dds_ad9767.srcs/sim_1/new/dds_ad9767_tb.v w ]
add_files -fileset sim_1 D:/NEW/TYUT/FPGA/Project/3_GoldDivision/DDS/dds_ad9767/dds_ad9767.srcs/sim_1/new/dds_ad9767_tb.v
update_compile_order -fileset sim_1
update_compile_order -fileset sim_1
launch_simulation
INFO: [Vivado 12-5698] Checking validity of IPs in the design for the 'XSim' simulator...
INFO: [Vivado 12-5682] Launching behavioral simulation in 'D:/NEW/TYUT/FPGA/Project/3_GoldDivision/DDS/dds_ad9767/dds_ad9767.sim/sim_1/behav/xsim'
INFO: [Vivado 12-4795] Using compiled simulation libraries for IPs
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-7] Finding pre-compiled libraries...
INFO: [USF-XSim-11] File 'D:/NEW/TYUT/Vivado/Xilinx/Vivado/2018.3/data/xsim/xsim.ini' copied to run dir:'D:/NEW/TYUT/FPGA/Project/3_GoldDivision/DDS/dds_ad9767/dds_ad9767.sim/sim_1/behav/xsim'
INFO: [SIM-utils-54] Inspecting design source files for 'dds_ad9767_tb' in fileset 'sim_1'...
INFO: [SIM-utils-43] Exported 'D:/NEW/TYUT/FPGA/Project/3_GoldDivision/DDS/dds_ad9767/dds_ad9767.sim/sim_1/behav/xsim/sine_wave.coe'
INFO: [SIM-utils-43] Exported 'D:/NEW/TYUT/FPGA/Project/3_GoldDivision/DDS/dds_ad9767/dds_ad9767.sim/sim_1/behav/xsim/sine_rom.mif'
INFO: [SIM-utils-43] Exported 'D:/NEW/TYUT/FPGA/Project/3_GoldDivision/DDS/dds_ad9767/dds_ad9767.sim/sim_1/behav/xsim/square_wave.coe'
INFO: [SIM-utils-43] Exported 'D:/NEW/TYUT/FPGA/Project/3_GoldDivision/DDS/dds_ad9767/dds_ad9767.sim/sim_1/behav/xsim/square_rom.mif'
INFO: [SIM-utils-43] Exported 'D:/NEW/TYUT/FPGA/Project/3_GoldDivision/DDS/dds_ad9767/dds_ad9767.sim/sim_1/behav/xsim/triangular_wave.coe'
INFO: [SIM-utils-43] Exported 'D:/NEW/TYUT/FPGA/Project/3_GoldDivision/DDS/dds_ad9767/dds_ad9767.sim/sim_1/behav/xsim/triangular_rom.mif'
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'D:/NEW/TYUT/FPGA/Project/3_GoldDivision/DDS/dds_ad9767/dds_ad9767.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj dds_ad9767_tb_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/NEW/TYUT/FPGA/Project/3_GoldDivision/DDS/dds_ad9767/dds_ad9767.srcs/sources_1/ip/triangular_rom/sim/triangular_rom.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module triangular_rom
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/NEW/TYUT/FPGA/Project/3_GoldDivision/DDS/dds_ad9767/dds_ad9767.srcs/sources_1/ip/square_rom/sim/square_rom.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module square_rom
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/NEW/TYUT/FPGA/Project/3_GoldDivision/DDS/dds_ad9767/dds_ad9767.srcs/sources_1/ip/sine_rom/sim/sine_rom.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module sine_rom
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/NEW/TYUT/FPGA/Project/3_GoldDivision/DDS/dds_ad9767/dds_ad9767.srcs/sources_1/imports/new/dds.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module dds
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/NEW/TYUT/FPGA/Project/3_GoldDivision/DDS/dds_ad9767/dds_ad9767.srcs/sources_1/new/dds_ad9767.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module dds_ad9767
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/NEW/TYUT/FPGA/Project/3_GoldDivision/DDS/dds_ad9767/dds_ad9767.srcs/sources_1/imports/new/key_filter.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module key_filter
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/NEW/TYUT/FPGA/Project/3_GoldDivision/DDS/dds_ad9767/dds_ad9767.srcs/sim_1/new/dds_ad9767_tb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module dds_ad9767_tb
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/NEW/TYUT/FPGA/Project/3_GoldDivision/DDS/dds_ad9767/dds_ad9767.sim/sim_1/behav/xsim/glbl.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module glbl
INFO: [USF-XSim-69] 'compile' step finished in '2' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'D:/NEW/TYUT/FPGA/Project/3_GoldDivision/DDS/dds_ad9767/dds_ad9767.sim/sim_1/behav/xsim'
Vivado Simulator 2018.3
Copyright 1986-1999, 2001-2018 Xilinx, Inc. All Rights Reserved.
Running: D:/NEW/TYUT/Vivado/Xilinx/Vivado/2018.3/bin/unwrapped/win64.o/xelab.exe -wto b810f27407b445a49d1f72e0ddcc8136 --incr --debug typical --relax --mt 2 -L blk_mem_gen_v8_4_2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot dds_ad9767_tb_behav xil_defaultlib.dds_ad9767_tb xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 14 for port 'douta' [D:/NEW/TYUT/FPGA/Project/3_GoldDivision/DDS/dds_ad9767/dds_ad9767.srcs/sources_1/imports/new/dds.v:47]
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 14 for port 'douta' [D:/NEW/TYUT/FPGA/Project/3_GoldDivision/DDS/dds_ad9767/dds_ad9767.srcs/sources_1/imports/new/dds.v:54]
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 14 for port 'douta' [D:/NEW/TYUT/FPGA/Project/3_GoldDivision/DDS/dds_ad9767/dds_ad9767.srcs/sources_1/imports/new/dds.v:61]
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module blk_mem_gen_v8_4_2.blk_mem_gen_v8_4_2_output_stage(...
Compiling module blk_mem_gen_v8_4_2.blk_mem_gen_v8_4_2_output_stage(...
Compiling module blk_mem_gen_v8_4_2.blk_mem_gen_v8_4_2_softecc_outpu...
Compiling module blk_mem_gen_v8_4_2.blk_mem_gen_v8_4_2_mem_module(C_...
Compiling module blk_mem_gen_v8_4_2.blk_mem_gen_v8_4_2(C_FAMILY="zyn...
Compiling module xil_defaultlib.sine_rom
Compiling module blk_mem_gen_v8_4_2.blk_mem_gen_v8_4_2_mem_module(C_...
Compiling module blk_mem_gen_v8_4_2.blk_mem_gen_v8_4_2(C_FAMILY="zyn...
Compiling module xil_defaultlib.square_rom
Compiling module blk_mem_gen_v8_4_2.blk_mem_gen_v8_4_2_mem_module(C_...
Compiling module blk_mem_gen_v8_4_2.blk_mem_gen_v8_4_2(C_FAMILY="zyn...
Compiling module xil_defaultlib.triangular_rom
Compiling module xil_defaultlib.dds
Compiling module xil_defaultlib.key_filter
Compiling module xil_defaultlib.dds_ad9767
Compiling module xil_defaultlib.dds_ad9767_tb
Compiling module xil_defaultlib.glbl
Built simulation snapshot dds_ad9767_tb_behav

****** Webtalk v2018.3 (64-bit)
  **** SW Build 2405991 on Thu Dec  6 23:38:27 MST 2018
  **** IP Build 2404404 on Fri Dec  7 01:43:56 MST 2018
    ** Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.

source D:/NEW/TYUT/FPGA/Project/3_GoldDivision/DDS/dds_ad9767/dds_ad9767.sim/sim_1/behav/xsim/xsim.dir/dds_ad9767_tb_behav/webtalk/xsim_webtalk.tcl -notrace
INFO: [Common 17-206] Exiting Webtalk at Thu Mar 14 17:30:55 2024...
run_program: Time (s): cpu = 00:00:00 ; elapsed = 00:00:06 . Memory (MB): peak = 1295.324 ; gain = 0.000
INFO: [USF-XSim-69] 'elaborate' step finished in '6' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'D:/NEW/TYUT/FPGA/Project/3_GoldDivision/DDS/dds_ad9767/dds_ad9767.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "dds_ad9767_tb_behav -key {Behavioral:sim_1:Functional:dds_ad9767_tb} -tclbatch {dds_ad9767_tb.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2018.3
Time resolution is 1 ps
source dds_ad9767_tb.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
 Block Memory Generator module loading initial data...
 Block Memory Generator data initialization complete.
Block Memory Generator module dds_ad9767_tb.U_dds_ad9767.U_dds_a.U_sine_rom.inst.native_mem_module.blk_mem_gen_v8_4_2_inst is using a behavioral model for simulation which will not precisely model memory collision behavior.
 Block Memory Generator module loading initial data...
 Block Memory Generator data initialization complete.
Block Memory Generator module dds_ad9767_tb.U_dds_ad9767.U_dds_a.U_square_rom.inst.native_mem_module.blk_mem_gen_v8_4_2_inst is using a behavioral model for simulation which will not precisely model memory collision behavior.
 Block Memory Generator module loading initial data...
 Block Memory Generator data initialization complete.
Block Memory Generator module dds_ad9767_tb.U_dds_ad9767.U_dds_a.U_triangular_rom.inst.native_mem_module.blk_mem_gen_v8_4_2_inst is using a behavioral model for simulation which will not precisely model memory collision behavior.
 Block Memory Generator module loading initial data...
 Block Memory Generator data initialization complete.
Block Memory Generator module dds_ad9767_tb.U_dds_ad9767.U_dds_b.U_sine_rom.inst.native_mem_module.blk_mem_gen_v8_4_2_inst is using a behavioral model for simulation which will not precisely model memory collision behavior.
 Block Memory Generator module loading initial data...
 Block Memory Generator data initialization complete.
Block Memory Generator module dds_ad9767_tb.U_dds_ad9767.U_dds_b.U_square_rom.inst.native_mem_module.blk_mem_gen_v8_4_2_inst is using a behavioral model for simulation which will not precisely model memory collision behavior.
 Block Memory Generator module loading initial data...
 Block Memory Generator data initialization complete.
Block Memory Generator module dds_ad9767_tb.U_dds_ad9767.U_dds_b.U_triangular_rom.inst.native_mem_module.blk_mem_gen_v8_4_2_inst is using a behavioral model for simulation which will not precisely model memory collision behavior.
INFO: [USF-XSim-96] XSim completed. Design snapshot 'dds_ad9767_tb_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:02 ; elapsed = 00:00:11 . Memory (MB): peak = 1295.324 ; gain = 0.000
run all
run: Time (s): cpu = 00:00:03 ; elapsed = 00:00:18 . Memory (MB): peak = 1295.324 ; gain = 0.000
relaunch_sim
INFO: [Vivado 12-5698] Checking validity of IPs in the design for the 'XSim' simulator...
INFO: [Vivado 12-5682] Launching behavioral simulation in 'D:/NEW/TYUT/FPGA/Project/3_GoldDivision/DDS/dds_ad9767/dds_ad9767.sim/sim_1/behav/xsim'
INFO: [Vivado 12-4795] Using compiled simulation libraries for IPs
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-7] Finding pre-compiled libraries...
INFO: [USF-XSim-11] File 'D:/NEW/TYUT/Vivado/Xilinx/Vivado/2018.3/data/xsim/xsim.ini' copied to run dir:'D:/NEW/TYUT/FPGA/Project/3_GoldDivision/DDS/dds_ad9767/dds_ad9767.sim/sim_1/behav/xsim'
INFO: [SIM-utils-54] Inspecting design source files for 'dds_ad9767_tb' in fileset 'sim_1'...
INFO: [SIM-utils-43] Exported 'D:/NEW/TYUT/FPGA/Project/3_GoldDivision/DDS/dds_ad9767/dds_ad9767.sim/sim_1/behav/xsim/sine_wave.coe'
INFO: [SIM-utils-43] Exported 'D:/NEW/TYUT/FPGA/Project/3_GoldDivision/DDS/dds_ad9767/dds_ad9767.sim/sim_1/behav/xsim/sine_rom.mif'
INFO: [SIM-utils-43] Exported 'D:/NEW/TYUT/FPGA/Project/3_GoldDivision/DDS/dds_ad9767/dds_ad9767.sim/sim_1/behav/xsim/square_wave.coe'
INFO: [SIM-utils-43] Exported 'D:/NEW/TYUT/FPGA/Project/3_GoldDivision/DDS/dds_ad9767/dds_ad9767.sim/sim_1/behav/xsim/square_rom.mif'
INFO: [SIM-utils-43] Exported 'D:/NEW/TYUT/FPGA/Project/3_GoldDivision/DDS/dds_ad9767/dds_ad9767.sim/sim_1/behav/xsim/triangular_wave.coe'
INFO: [SIM-utils-43] Exported 'D:/NEW/TYUT/FPGA/Project/3_GoldDivision/DDS/dds_ad9767/dds_ad9767.sim/sim_1/behav/xsim/triangular_rom.mif'
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'D:/NEW/TYUT/FPGA/Project/3_GoldDivision/DDS/dds_ad9767/dds_ad9767.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj dds_ad9767_tb_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/NEW/TYUT/FPGA/Project/3_GoldDivision/DDS/dds_ad9767/dds_ad9767.srcs/sources_1/ip/triangular_rom/sim/triangular_rom.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module triangular_rom
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/NEW/TYUT/FPGA/Project/3_GoldDivision/DDS/dds_ad9767/dds_ad9767.srcs/sources_1/ip/square_rom/sim/square_rom.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module square_rom
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/NEW/TYUT/FPGA/Project/3_GoldDivision/DDS/dds_ad9767/dds_ad9767.srcs/sources_1/ip/sine_rom/sim/sine_rom.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module sine_rom
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/NEW/TYUT/FPGA/Project/3_GoldDivision/DDS/dds_ad9767/dds_ad9767.srcs/sources_1/imports/new/dds.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module dds
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/NEW/TYUT/FPGA/Project/3_GoldDivision/DDS/dds_ad9767/dds_ad9767.srcs/sources_1/new/dds_ad9767.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module dds_ad9767
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/NEW/TYUT/FPGA/Project/3_GoldDivision/DDS/dds_ad9767/dds_ad9767.srcs/sources_1/imports/new/key_filter.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module key_filter
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/NEW/TYUT/FPGA/Project/3_GoldDivision/DDS/dds_ad9767/dds_ad9767.srcs/sim_1/new/dds_ad9767_tb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module dds_ad9767_tb
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [Vivado 12-5698] Checking validity of IPs in the design for the 'XSim' simulator...
INFO: [Vivado 12-5682] Launching behavioral simulation in 'D:/NEW/TYUT/FPGA/Project/3_GoldDivision/DDS/dds_ad9767/dds_ad9767.sim/sim_1/behav/xsim'
INFO: [Vivado 12-4795] Using compiled simulation libraries for IPs
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'D:/NEW/TYUT/FPGA/Project/3_GoldDivision/DDS/dds_ad9767/dds_ad9767.sim/sim_1/behav/xsim'
Vivado Simulator 2018.3
Copyright 1986-1999, 2001-2018 Xilinx, Inc. All Rights Reserved.
Running: D:/NEW/TYUT/Vivado/Xilinx/Vivado/2018.3/bin/unwrapped/win64.o/xelab.exe -wto b810f27407b445a49d1f72e0ddcc8136 --incr --debug typical --relax --mt 2 -L blk_mem_gen_v8_4_2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot dds_ad9767_tb_behav xil_defaultlib.dds_ad9767_tb xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 14 for port 'douta' [D:/NEW/TYUT/FPGA/Project/3_GoldDivision/DDS/dds_ad9767/dds_ad9767.srcs/sources_1/imports/new/dds.v:47]
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 14 for port 'douta' [D:/NEW/TYUT/FPGA/Project/3_GoldDivision/DDS/dds_ad9767/dds_ad9767.srcs/sources_1/imports/new/dds.v:54]
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 14 for port 'douta' [D:/NEW/TYUT/FPGA/Project/3_GoldDivision/DDS/dds_ad9767/dds_ad9767.srcs/sources_1/imports/new/dds.v:61]
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module blk_mem_gen_v8_4_2.blk_mem_gen_v8_4_2_output_stage(...
Compiling module blk_mem_gen_v8_4_2.blk_mem_gen_v8_4_2_output_stage(...
Compiling module blk_mem_gen_v8_4_2.blk_mem_gen_v8_4_2_softecc_outpu...
Compiling module blk_mem_gen_v8_4_2.blk_mem_gen_v8_4_2_mem_module(C_...
Compiling module blk_mem_gen_v8_4_2.blk_mem_gen_v8_4_2(C_FAMILY="zyn...
Compiling module xil_defaultlib.sine_rom
Compiling module blk_mem_gen_v8_4_2.blk_mem_gen_v8_4_2_mem_module(C_...
Compiling module blk_mem_gen_v8_4_2.blk_mem_gen_v8_4_2(C_FAMILY="zyn...
Compiling module xil_defaultlib.square_rom
Compiling module blk_mem_gen_v8_4_2.blk_mem_gen_v8_4_2_mem_module(C_...
Compiling module blk_mem_gen_v8_4_2.blk_mem_gen_v8_4_2(C_FAMILY="zyn...
Compiling module xil_defaultlib.triangular_rom
Compiling module xil_defaultlib.dds
Compiling module xil_defaultlib.key_filter
Compiling module xil_defaultlib.dds_ad9767
Compiling module xil_defaultlib.dds_ad9767_tb
Compiling module xil_defaultlib.glbl
Built simulation snapshot dds_ad9767_tb_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '2' seconds
Vivado Simulator 2018.3
Time resolution is 1 ps
 Block Memory Generator module loading initial data...
 Block Memory Generator data initialization complete.
Block Memory Generator module dds_ad9767_tb.U_dds_ad9767.U_dds_a.U_sine_rom.inst.native_mem_module.blk_mem_gen_v8_4_2_inst is using a behavioral model for simulation which will not precisely model memory collision behavior.
 Block Memory Generator module loading initial data...
 Block Memory Generator data initialization complete.
Block Memory Generator module dds_ad9767_tb.U_dds_ad9767.U_dds_a.U_square_rom.inst.native_mem_module.blk_mem_gen_v8_4_2_inst is using a behavioral model for simulation which will not precisely model memory collision behavior.
 Block Memory Generator module loading initial data...
 Block Memory Generator data initialization complete.
Block Memory Generator module dds_ad9767_tb.U_dds_ad9767.U_dds_a.U_triangular_rom.inst.native_mem_module.blk_mem_gen_v8_4_2_inst is using a behavioral model for simulation which will not precisely model memory collision behavior.
 Block Memory Generator module loading initial data...
 Block Memory Generator data initialization complete.
Block Memory Generator module dds_ad9767_tb.U_dds_ad9767.U_dds_b.U_sine_rom.inst.native_mem_module.blk_mem_gen_v8_4_2_inst is using a behavioral model for simulation which will not precisely model memory collision behavior.
 Block Memory Generator module loading initial data...
 Block Memory Generator data initialization complete.
Block Memory Generator module dds_ad9767_tb.U_dds_ad9767.U_dds_b.U_square_rom.inst.native_mem_module.blk_mem_gen_v8_4_2_inst is using a behavioral model for simulation which will not precisely model memory collision behavior.
 Block Memory Generator module loading initial data...
 Block Memory Generator data initialization complete.
Block Memory Generator module dds_ad9767_tb.U_dds_ad9767.U_dds_b.U_triangular_rom.inst.native_mem_module.blk_mem_gen_v8_4_2_inst is using a behavioral model for simulation which will not precisely model memory collision behavior.
relaunch_sim: Time (s): cpu = 00:00:01 ; elapsed = 00:00:11 . Memory (MB): peak = 1295.324 ; gain = 0.000
run all
run: Time (s): cpu = 00:00:04 ; elapsed = 00:00:15 . Memory (MB): peak = 1295.324 ; gain = 0.000
relaunch_sim
INFO: [Vivado 12-5698] Checking validity of IPs in the design for the 'XSim' simulator...
INFO: [Vivado 12-5682] Launching behavioral simulation in 'D:/NEW/TYUT/FPGA/Project/3_GoldDivision/DDS/dds_ad9767/dds_ad9767.sim/sim_1/behav/xsim'
INFO: [Vivado 12-4795] Using compiled simulation libraries for IPs
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-7] Finding pre-compiled libraries...
INFO: [USF-XSim-11] File 'D:/NEW/TYUT/Vivado/Xilinx/Vivado/2018.3/data/xsim/xsim.ini' copied to run dir:'D:/NEW/TYUT/FPGA/Project/3_GoldDivision/DDS/dds_ad9767/dds_ad9767.sim/sim_1/behav/xsim'
INFO: [SIM-utils-54] Inspecting design source files for 'dds_ad9767_tb' in fileset 'sim_1'...
INFO: [SIM-utils-43] Exported 'D:/NEW/TYUT/FPGA/Project/3_GoldDivision/DDS/dds_ad9767/dds_ad9767.sim/sim_1/behav/xsim/sine_wave.coe'
INFO: [SIM-utils-43] Exported 'D:/NEW/TYUT/FPGA/Project/3_GoldDivision/DDS/dds_ad9767/dds_ad9767.sim/sim_1/behav/xsim/sine_rom.mif'
INFO: [SIM-utils-43] Exported 'D:/NEW/TYUT/FPGA/Project/3_GoldDivision/DDS/dds_ad9767/dds_ad9767.sim/sim_1/behav/xsim/square_wave.coe'
INFO: [SIM-utils-43] Exported 'D:/NEW/TYUT/FPGA/Project/3_GoldDivision/DDS/dds_ad9767/dds_ad9767.sim/sim_1/behav/xsim/square_rom.mif'
INFO: [SIM-utils-43] Exported 'D:/NEW/TYUT/FPGA/Project/3_GoldDivision/DDS/dds_ad9767/dds_ad9767.sim/sim_1/behav/xsim/triangular_wave.coe'
INFO: [SIM-utils-43] Exported 'D:/NEW/TYUT/FPGA/Project/3_GoldDivision/DDS/dds_ad9767/dds_ad9767.sim/sim_1/behav/xsim/triangular_rom.mif'
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'D:/NEW/TYUT/FPGA/Project/3_GoldDivision/DDS/dds_ad9767/dds_ad9767.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj dds_ad9767_tb_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/NEW/TYUT/FPGA/Project/3_GoldDivision/DDS/dds_ad9767/dds_ad9767.srcs/sources_1/ip/triangular_rom/sim/triangular_rom.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module triangular_rom
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/NEW/TYUT/FPGA/Project/3_GoldDivision/DDS/dds_ad9767/dds_ad9767.srcs/sources_1/ip/square_rom/sim/square_rom.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module square_rom
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/NEW/TYUT/FPGA/Project/3_GoldDivision/DDS/dds_ad9767/dds_ad9767.srcs/sources_1/ip/sine_rom/sim/sine_rom.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module sine_rom
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/NEW/TYUT/FPGA/Project/3_GoldDivision/DDS/dds_ad9767/dds_ad9767.srcs/sources_1/imports/new/dds.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module dds
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/NEW/TYUT/FPGA/Project/3_GoldDivision/DDS/dds_ad9767/dds_ad9767.srcs/sources_1/new/dds_ad9767.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module dds_ad9767
ERROR: [VRFC 10-1280] procedural assignment to a non-register u_p_word_b is not permitted, left-hand side should be reg/integer/time/genvar [D:/NEW/TYUT/FPGA/Project/3_GoldDivision/DDS/dds_ad9767/dds_ad9767.srcs/sources_1/new/dds_ad9767.v:125]
ERROR: [VRFC 10-1280] procedural assignment to a non-register u_p_word_b is not permitted, left-hand side should be reg/integer/time/genvar [D:/NEW/TYUT/FPGA/Project/3_GoldDivision/DDS/dds_ad9767/dds_ad9767.srcs/sources_1/new/dds_ad9767.v:126]
ERROR: [VRFC 10-2865] module 'dds_ad9767' ignored due to previous errors [D:/NEW/TYUT/FPGA/Project/3_GoldDivision/DDS/dds_ad9767/dds_ad9767.srcs/sources_1/new/dds_ad9767.v:1]
INFO: [USF-XSim-69] 'compile' step finished in '2' seconds
INFO: [USF-XSim-99] Step results log file:'D:/NEW/TYUT/FPGA/Project/3_GoldDivision/DDS/dds_ad9767/dds_ad9767.sim/sim_1/behav/xsim/xvlog.log'
ERROR: [USF-XSim-62] 'compile' step failed with error(s). Please check the Tcl console output or 'D:/NEW/TYUT/FPGA/Project/3_GoldDivision/DDS/dds_ad9767/dds_ad9767.sim/sim_1/behav/xsim/xvlog.log' file for more information.
ERROR: [Vivado 12-4473] Detected error while running simulation. Please correct the issue and retry this operation.
ERROR: [Common 17-39] 'launch_simulation' failed due to earlier errors.
ERROR: [Common 17-69] Command failed: ERROR: [Common 17-39] 'launch_simulation' failed due to earlier errors.

close_sim
INFO: [Simtcl 6-16] Simulation closed
launch_simulation
INFO: [Vivado 12-5698] Checking validity of IPs in the design for the 'XSim' simulator...
INFO: [Vivado 12-5682] Launching behavioral simulation in 'D:/NEW/TYUT/FPGA/Project/3_GoldDivision/DDS/dds_ad9767/dds_ad9767.sim/sim_1/behav/xsim'
INFO: [Vivado 12-4795] Using compiled simulation libraries for IPs
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-7] Finding pre-compiled libraries...
INFO: [USF-XSim-11] File 'D:/NEW/TYUT/Vivado/Xilinx/Vivado/2018.3/data/xsim/xsim.ini' copied to run dir:'D:/NEW/TYUT/FPGA/Project/3_GoldDivision/DDS/dds_ad9767/dds_ad9767.sim/sim_1/behav/xsim'
INFO: [SIM-utils-54] Inspecting design source files for 'dds_ad9767_tb' in fileset 'sim_1'...
INFO: [SIM-utils-43] Exported 'D:/NEW/TYUT/FPGA/Project/3_GoldDivision/DDS/dds_ad9767/dds_ad9767.sim/sim_1/behav/xsim/sine_wave.coe'
INFO: [SIM-utils-43] Exported 'D:/NEW/TYUT/FPGA/Project/3_GoldDivision/DDS/dds_ad9767/dds_ad9767.sim/sim_1/behav/xsim/sine_rom.mif'
INFO: [SIM-utils-43] Exported 'D:/NEW/TYUT/FPGA/Project/3_GoldDivision/DDS/dds_ad9767/dds_ad9767.sim/sim_1/behav/xsim/square_wave.coe'
INFO: [SIM-utils-43] Exported 'D:/NEW/TYUT/FPGA/Project/3_GoldDivision/DDS/dds_ad9767/dds_ad9767.sim/sim_1/behav/xsim/square_rom.mif'
INFO: [SIM-utils-43] Exported 'D:/NEW/TYUT/FPGA/Project/3_GoldDivision/DDS/dds_ad9767/dds_ad9767.sim/sim_1/behav/xsim/triangular_wave.coe'
INFO: [SIM-utils-43] Exported 'D:/NEW/TYUT/FPGA/Project/3_GoldDivision/DDS/dds_ad9767/dds_ad9767.sim/sim_1/behav/xsim/triangular_rom.mif'
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'D:/NEW/TYUT/FPGA/Project/3_GoldDivision/DDS/dds_ad9767/dds_ad9767.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj dds_ad9767_tb_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/NEW/TYUT/FPGA/Project/3_GoldDivision/DDS/dds_ad9767/dds_ad9767.srcs/sources_1/ip/triangular_rom/sim/triangular_rom.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module triangular_rom
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/NEW/TYUT/FPGA/Project/3_GoldDivision/DDS/dds_ad9767/dds_ad9767.srcs/sources_1/ip/square_rom/sim/square_rom.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module square_rom
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/NEW/TYUT/FPGA/Project/3_GoldDivision/DDS/dds_ad9767/dds_ad9767.srcs/sources_1/ip/sine_rom/sim/sine_rom.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module sine_rom
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/NEW/TYUT/FPGA/Project/3_GoldDivision/DDS/dds_ad9767/dds_ad9767.srcs/sources_1/imports/new/dds.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module dds
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/NEW/TYUT/FPGA/Project/3_GoldDivision/DDS/dds_ad9767/dds_ad9767.srcs/sources_1/new/dds_ad9767.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module dds_ad9767
ERROR: [VRFC 10-3236] concurrent assignment to a non-net 'u_p_word_b' is not permitted [D:/NEW/TYUT/FPGA/Project/3_GoldDivision/DDS/dds_ad9767/dds_ad9767.srcs/sources_1/new/dds_ad9767.v:79]
ERROR: [VRFC 10-2865] module 'dds_ad9767' ignored due to previous errors [D:/NEW/TYUT/FPGA/Project/3_GoldDivision/DDS/dds_ad9767/dds_ad9767.srcs/sources_1/new/dds_ad9767.v:1]
INFO: [USF-XSim-69] 'compile' step finished in '2' seconds
INFO: [USF-XSim-99] Step results log file:'D:/NEW/TYUT/FPGA/Project/3_GoldDivision/DDS/dds_ad9767/dds_ad9767.sim/sim_1/behav/xsim/xvlog.log'
ERROR: [USF-XSim-62] 'compile' step failed with error(s). Please check the Tcl console output or 'D:/NEW/TYUT/FPGA/Project/3_GoldDivision/DDS/dds_ad9767/dds_ad9767.sim/sim_1/behav/xsim/xvlog.log' file for more information.
ERROR: [Vivado 12-4473] Detected error while running simulation. Please correct the issue and retry this operation.
launch_simulation: Time (s): cpu = 00:00:01 ; elapsed = 00:00:07 . Memory (MB): peak = 1306.637 ; gain = 0.859
ERROR: [Common 17-39] 'launch_simulation' failed due to earlier errors.
launch_simulation
INFO: [Vivado 12-5698] Checking validity of IPs in the design for the 'XSim' simulator...
INFO: [Vivado 12-5682] Launching behavioral simulation in 'D:/NEW/TYUT/FPGA/Project/3_GoldDivision/DDS/dds_ad9767/dds_ad9767.sim/sim_1/behav/xsim'
INFO: [Vivado 12-4795] Using compiled simulation libraries for IPs
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-7] Finding pre-compiled libraries...
INFO: [USF-XSim-11] File 'D:/NEW/TYUT/Vivado/Xilinx/Vivado/2018.3/data/xsim/xsim.ini' copied to run dir:'D:/NEW/TYUT/FPGA/Project/3_GoldDivision/DDS/dds_ad9767/dds_ad9767.sim/sim_1/behav/xsim'
INFO: [SIM-utils-54] Inspecting design source files for 'dds_ad9767_tb' in fileset 'sim_1'...
INFO: [SIM-utils-43] Exported 'D:/NEW/TYUT/FPGA/Project/3_GoldDivision/DDS/dds_ad9767/dds_ad9767.sim/sim_1/behav/xsim/sine_wave.coe'
INFO: [SIM-utils-43] Exported 'D:/NEW/TYUT/FPGA/Project/3_GoldDivision/DDS/dds_ad9767/dds_ad9767.sim/sim_1/behav/xsim/sine_rom.mif'
INFO: [SIM-utils-43] Exported 'D:/NEW/TYUT/FPGA/Project/3_GoldDivision/DDS/dds_ad9767/dds_ad9767.sim/sim_1/behav/xsim/square_wave.coe'
INFO: [SIM-utils-43] Exported 'D:/NEW/TYUT/FPGA/Project/3_GoldDivision/DDS/dds_ad9767/dds_ad9767.sim/sim_1/behav/xsim/square_rom.mif'
INFO: [SIM-utils-43] Exported 'D:/NEW/TYUT/FPGA/Project/3_GoldDivision/DDS/dds_ad9767/dds_ad9767.sim/sim_1/behav/xsim/triangular_wave.coe'
INFO: [SIM-utils-43] Exported 'D:/NEW/TYUT/FPGA/Project/3_GoldDivision/DDS/dds_ad9767/dds_ad9767.sim/sim_1/behav/xsim/triangular_rom.mif'
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'D:/NEW/TYUT/FPGA/Project/3_GoldDivision/DDS/dds_ad9767/dds_ad9767.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj dds_ad9767_tb_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/NEW/TYUT/FPGA/Project/3_GoldDivision/DDS/dds_ad9767/dds_ad9767.srcs/sources_1/ip/triangular_rom/sim/triangular_rom.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module triangular_rom
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/NEW/TYUT/FPGA/Project/3_GoldDivision/DDS/dds_ad9767/dds_ad9767.srcs/sources_1/ip/square_rom/sim/square_rom.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module square_rom
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/NEW/TYUT/FPGA/Project/3_GoldDivision/DDS/dds_ad9767/dds_ad9767.srcs/sources_1/ip/sine_rom/sim/sine_rom.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module sine_rom
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/NEW/TYUT/FPGA/Project/3_GoldDivision/DDS/dds_ad9767/dds_ad9767.srcs/sources_1/imports/new/dds.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module dds
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/NEW/TYUT/FPGA/Project/3_GoldDivision/DDS/dds_ad9767/dds_ad9767.srcs/sources_1/new/dds_ad9767.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module dds_ad9767
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/NEW/TYUT/FPGA/Project/3_GoldDivision/DDS/dds_ad9767/dds_ad9767.srcs/sources_1/imports/new/key_filter.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module key_filter
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/NEW/TYUT/FPGA/Project/3_GoldDivision/DDS/dds_ad9767/dds_ad9767.srcs/sim_1/new/dds_ad9767_tb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module dds_ad9767_tb
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'D:/NEW/TYUT/FPGA/Project/3_GoldDivision/DDS/dds_ad9767/dds_ad9767.sim/sim_1/behav/xsim'
Vivado Simulator 2018.3
Copyright 1986-1999, 2001-2018 Xilinx, Inc. All Rights Reserved.
Running: D:/NEW/TYUT/Vivado/Xilinx/Vivado/2018.3/bin/unwrapped/win64.o/xelab.exe -wto b810f27407b445a49d1f72e0ddcc8136 --incr --debug typical --relax --mt 2 -L blk_mem_gen_v8_4_2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot dds_ad9767_tb_behav xil_defaultlib.dds_ad9767_tb xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 14 for port 'douta' [D:/NEW/TYUT/FPGA/Project/3_GoldDivision/DDS/dds_ad9767/dds_ad9767.srcs/sources_1/imports/new/dds.v:47]
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 14 for port 'douta' [D:/NEW/TYUT/FPGA/Project/3_GoldDivision/DDS/dds_ad9767/dds_ad9767.srcs/sources_1/imports/new/dds.v:54]
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 14 for port 'douta' [D:/NEW/TYUT/FPGA/Project/3_GoldDivision/DDS/dds_ad9767/dds_ad9767.srcs/sources_1/imports/new/dds.v:61]
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module blk_mem_gen_v8_4_2.blk_mem_gen_v8_4_2_output_stage(...
Compiling module blk_mem_gen_v8_4_2.blk_mem_gen_v8_4_2_output_stage(...
Compiling module blk_mem_gen_v8_4_2.blk_mem_gen_v8_4_2_softecc_outpu...
Compiling module blk_mem_gen_v8_4_2.blk_mem_gen_v8_4_2_mem_module(C_...
Compiling module blk_mem_gen_v8_4_2.blk_mem_gen_v8_4_2(C_FAMILY="zyn...
Compiling module xil_defaultlib.sine_rom
Compiling module blk_mem_gen_v8_4_2.blk_mem_gen_v8_4_2_mem_module(C_...
Compiling module blk_mem_gen_v8_4_2.blk_mem_gen_v8_4_2(C_FAMILY="zyn...
Compiling module xil_defaultlib.square_rom
Compiling module blk_mem_gen_v8_4_2.blk_mem_gen_v8_4_2_mem_module(C_...
Compiling module blk_mem_gen_v8_4_2.blk_mem_gen_v8_4_2(C_FAMILY="zyn...
Compiling module xil_defaultlib.triangular_rom
Compiling module xil_defaultlib.dds
Compiling module xil_defaultlib.key_filter
Compiling module xil_defaultlib.dds_ad9767
Compiling module xil_defaultlib.dds_ad9767_tb
Compiling module xil_defaultlib.glbl
Built simulation snapshot dds_ad9767_tb_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '3' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'D:/NEW/TYUT/FPGA/Project/3_GoldDivision/DDS/dds_ad9767/dds_ad9767.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "dds_ad9767_tb_behav -key {Behavioral:sim_1:Functional:dds_ad9767_tb} -tclbatch {dds_ad9767_tb.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2018.3
Time resolution is 1 ps
source dds_ad9767_tb.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
 Block Memory Generator module loading initial data...
 Block Memory Generator data initialization complete.
Block Memory Generator module dds_ad9767_tb.U_dds_ad9767.U_dds_a.U_sine_rom.inst.native_mem_module.blk_mem_gen_v8_4_2_inst is using a behavioral model for simulation which will not precisely model memory collision behavior.
 Block Memory Generator module loading initial data...
 Block Memory Generator data initialization complete.
Block Memory Generator module dds_ad9767_tb.U_dds_ad9767.U_dds_a.U_square_rom.inst.native_mem_module.blk_mem_gen_v8_4_2_inst is using a behavioral model for simulation which will not precisely model memory collision behavior.
 Block Memory Generator module loading initial data...
 Block Memory Generator data initialization complete.
Block Memory Generator module dds_ad9767_tb.U_dds_ad9767.U_dds_a.U_triangular_rom.inst.native_mem_module.blk_mem_gen_v8_4_2_inst is using a behavioral model for simulation which will not precisely model memory collision behavior.
 Block Memory Generator module loading initial data...
 Block Memory Generator data initialization complete.
Block Memory Generator module dds_ad9767_tb.U_dds_ad9767.U_dds_b.U_sine_rom.inst.native_mem_module.blk_mem_gen_v8_4_2_inst is using a behavioral model for simulation which will not precisely model memory collision behavior.
 Block Memory Generator module loading initial data...
 Block Memory Generator data initialization complete.
Block Memory Generator module dds_ad9767_tb.U_dds_ad9767.U_dds_b.U_square_rom.inst.native_mem_module.blk_mem_gen_v8_4_2_inst is using a behavioral model for simulation which will not precisely model memory collision behavior.
 Block Memory Generator module loading initial data...
 Block Memory Generator data initialization complete.
Block Memory Generator module dds_ad9767_tb.U_dds_ad9767.U_dds_b.U_triangular_rom.inst.native_mem_module.blk_mem_gen_v8_4_2_inst is using a behavioral model for simulation which will not precisely model memory collision behavior.
INFO: [USF-XSim-96] XSim completed. Design snapshot 'dds_ad9767_tb_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:02 ; elapsed = 00:00:10 . Memory (MB): peak = 1314.781 ; gain = 3.582
run all
run: Time (s): cpu = 00:00:07 ; elapsed = 00:00:26 . Memory (MB): peak = 1317.008 ; gain = 0.000
relaunch_sim
INFO: [Vivado 12-5698] Checking validity of IPs in the design for the 'XSim' simulator...
INFO: [Vivado 12-5682] Launching behavioral simulation in 'D:/NEW/TYUT/FPGA/Project/3_GoldDivision/DDS/dds_ad9767/dds_ad9767.sim/sim_1/behav/xsim'
INFO: [Vivado 12-4795] Using compiled simulation libraries for IPs
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-7] Finding pre-compiled libraries...
INFO: [USF-XSim-11] File 'D:/NEW/TYUT/Vivado/Xilinx/Vivado/2018.3/data/xsim/xsim.ini' copied to run dir:'D:/NEW/TYUT/FPGA/Project/3_GoldDivision/DDS/dds_ad9767/dds_ad9767.sim/sim_1/behav/xsim'
INFO: [SIM-utils-54] Inspecting design source files for 'dds_ad9767_tb' in fileset 'sim_1'...
INFO: [SIM-utils-43] Exported 'D:/NEW/TYUT/FPGA/Project/3_GoldDivision/DDS/dds_ad9767/dds_ad9767.sim/sim_1/behav/xsim/sine_wave.coe'
INFO: [SIM-utils-43] Exported 'D:/NEW/TYUT/FPGA/Project/3_GoldDivision/DDS/dds_ad9767/dds_ad9767.sim/sim_1/behav/xsim/sine_rom.mif'
INFO: [SIM-utils-43] Exported 'D:/NEW/TYUT/FPGA/Project/3_GoldDivision/DDS/dds_ad9767/dds_ad9767.sim/sim_1/behav/xsim/square_wave.coe'
INFO: [SIM-utils-43] Exported 'D:/NEW/TYUT/FPGA/Project/3_GoldDivision/DDS/dds_ad9767/dds_ad9767.sim/sim_1/behav/xsim/square_rom.mif'
INFO: [SIM-utils-43] Exported 'D:/NEW/TYUT/FPGA/Project/3_GoldDivision/DDS/dds_ad9767/dds_ad9767.sim/sim_1/behav/xsim/triangular_wave.coe'
INFO: [SIM-utils-43] Exported 'D:/NEW/TYUT/FPGA/Project/3_GoldDivision/DDS/dds_ad9767/dds_ad9767.sim/sim_1/behav/xsim/triangular_rom.mif'
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'D:/NEW/TYUT/FPGA/Project/3_GoldDivision/DDS/dds_ad9767/dds_ad9767.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj dds_ad9767_tb_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/NEW/TYUT/FPGA/Project/3_GoldDivision/DDS/dds_ad9767/dds_ad9767.srcs/sources_1/ip/triangular_rom/sim/triangular_rom.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module triangular_rom
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/NEW/TYUT/FPGA/Project/3_GoldDivision/DDS/dds_ad9767/dds_ad9767.srcs/sources_1/ip/square_rom/sim/square_rom.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module square_rom
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/NEW/TYUT/FPGA/Project/3_GoldDivision/DDS/dds_ad9767/dds_ad9767.srcs/sources_1/ip/sine_rom/sim/sine_rom.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module sine_rom
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/NEW/TYUT/FPGA/Project/3_GoldDivision/DDS/dds_ad9767/dds_ad9767.srcs/sources_1/imports/new/dds.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module dds
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/NEW/TYUT/FPGA/Project/3_GoldDivision/DDS/dds_ad9767/dds_ad9767.srcs/sources_1/new/dds_ad9767.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module dds_ad9767
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/NEW/TYUT/FPGA/Project/3_GoldDivision/DDS/dds_ad9767/dds_ad9767.srcs/sources_1/imports/new/key_filter.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module key_filter
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/NEW/TYUT/FPGA/Project/3_GoldDivision/DDS/dds_ad9767/dds_ad9767.srcs/sim_1/new/dds_ad9767_tb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module dds_ad9767_tb
INFO: [USF-XSim-69] 'compile' step finished in '2' seconds
INFO: [Vivado 12-5698] Checking validity of IPs in the design for the 'XSim' simulator...
INFO: [Vivado 12-5682] Launching behavioral simulation in 'D:/NEW/TYUT/FPGA/Project/3_GoldDivision/DDS/dds_ad9767/dds_ad9767.sim/sim_1/behav/xsim'
INFO: [Vivado 12-4795] Using compiled simulation libraries for IPs
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'D:/NEW/TYUT/FPGA/Project/3_GoldDivision/DDS/dds_ad9767/dds_ad9767.sim/sim_1/behav/xsim'
Vivado Simulator 2018.3
Copyright 1986-1999, 2001-2018 Xilinx, Inc. All Rights Reserved.
Running: D:/NEW/TYUT/Vivado/Xilinx/Vivado/2018.3/bin/unwrapped/win64.o/xelab.exe -wto b810f27407b445a49d1f72e0ddcc8136 --incr --debug typical --relax --mt 2 -L blk_mem_gen_v8_4_2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot dds_ad9767_tb_behav xil_defaultlib.dds_ad9767_tb xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 14 for port 'douta' [D:/NEW/TYUT/FPGA/Project/3_GoldDivision/DDS/dds_ad9767/dds_ad9767.srcs/sources_1/imports/new/dds.v:47]
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 14 for port 'douta' [D:/NEW/TYUT/FPGA/Project/3_GoldDivision/DDS/dds_ad9767/dds_ad9767.srcs/sources_1/imports/new/dds.v:54]
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 14 for port 'douta' [D:/NEW/TYUT/FPGA/Project/3_GoldDivision/DDS/dds_ad9767/dds_ad9767.srcs/sources_1/imports/new/dds.v:61]
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module blk_mem_gen_v8_4_2.blk_mem_gen_v8_4_2_output_stage(...
Compiling module blk_mem_gen_v8_4_2.blk_mem_gen_v8_4_2_output_stage(...
Compiling module blk_mem_gen_v8_4_2.blk_mem_gen_v8_4_2_softecc_outpu...
Compiling module blk_mem_gen_v8_4_2.blk_mem_gen_v8_4_2_mem_module(C_...
Compiling module blk_mem_gen_v8_4_2.blk_mem_gen_v8_4_2(C_FAMILY="zyn...
Compiling module xil_defaultlib.sine_rom
Compiling module blk_mem_gen_v8_4_2.blk_mem_gen_v8_4_2_mem_module(C_...
Compiling module blk_mem_gen_v8_4_2.blk_mem_gen_v8_4_2(C_FAMILY="zyn...
Compiling module xil_defaultlib.square_rom
Compiling module blk_mem_gen_v8_4_2.blk_mem_gen_v8_4_2_mem_module(C_...
Compiling module blk_mem_gen_v8_4_2.blk_mem_gen_v8_4_2(C_FAMILY="zyn...
Compiling module xil_defaultlib.triangular_rom
Compiling module xil_defaultlib.dds
Compiling module xil_defaultlib.key_filter
Compiling module xil_defaultlib.dds_ad9767
Compiling module xil_defaultlib.dds_ad9767_tb
Compiling module xil_defaultlib.glbl
Built simulation snapshot dds_ad9767_tb_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '3' seconds
Vivado Simulator 2018.3
Time resolution is 1 ps
 Block Memory Generator module loading initial data...
 Block Memory Generator data initialization complete.
Block Memory Generator module dds_ad9767_tb.U_dds_ad9767.U_dds_a.U_sine_rom.inst.native_mem_module.blk_mem_gen_v8_4_2_inst is using a behavioral model for simulation which will not precisely model memory collision behavior.
 Block Memory Generator module loading initial data...
 Block Memory Generator data initialization complete.
Block Memory Generator module dds_ad9767_tb.U_dds_ad9767.U_dds_a.U_square_rom.inst.native_mem_module.blk_mem_gen_v8_4_2_inst is using a behavioral model for simulation which will not precisely model memory collision behavior.
 Block Memory Generator module loading initial data...
 Block Memory Generator data initialization complete.
Block Memory Generator module dds_ad9767_tb.U_dds_ad9767.U_dds_a.U_triangular_rom.inst.native_mem_module.blk_mem_gen_v8_4_2_inst is using a behavioral model for simulation which will not precisely model memory collision behavior.
 Block Memory Generator module loading initial data...
 Block Memory Generator data initialization complete.
Block Memory Generator module dds_ad9767_tb.U_dds_ad9767.U_dds_b.U_sine_rom.inst.native_mem_module.blk_mem_gen_v8_4_2_inst is using a behavioral model for simulation which will not precisely model memory collision behavior.
 Block Memory Generator module loading initial data...
 Block Memory Generator data initialization complete.
Block Memory Generator module dds_ad9767_tb.U_dds_ad9767.U_dds_b.U_square_rom.inst.native_mem_module.blk_mem_gen_v8_4_2_inst is using a behavioral model for simulation which will not precisely model memory collision behavior.
 Block Memory Generator module loading initial data...
 Block Memory Generator data initialization complete.
Block Memory Generator module dds_ad9767_tb.U_dds_ad9767.U_dds_b.U_triangular_rom.inst.native_mem_module.blk_mem_gen_v8_4_2_inst is using a behavioral model for simulation which will not precisely model memory collision behavior.
relaunch_sim: Time (s): cpu = 00:00:01 ; elapsed = 00:00:07 . Memory (MB): peak = 1317.008 ; gain = 0.000
run all
run: Time (s): cpu = 00:00:02 ; elapsed = 00:00:09 . Memory (MB): peak = 1317.008 ; gain = 0.000
relaunch_sim
INFO: [Vivado 12-5698] Checking validity of IPs in the design for the 'XSim' simulator...
INFO: [Vivado 12-5682] Launching behavioral simulation in 'D:/NEW/TYUT/FPGA/Project/3_GoldDivision/DDS/dds_ad9767/dds_ad9767.sim/sim_1/behav/xsim'
INFO: [Vivado 12-4795] Using compiled simulation libraries for IPs
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-7] Finding pre-compiled libraries...
INFO: [USF-XSim-11] File 'D:/NEW/TYUT/Vivado/Xilinx/Vivado/2018.3/data/xsim/xsim.ini' copied to run dir:'D:/NEW/TYUT/FPGA/Project/3_GoldDivision/DDS/dds_ad9767/dds_ad9767.sim/sim_1/behav/xsim'
INFO: [SIM-utils-54] Inspecting design source files for 'dds_ad9767_tb' in fileset 'sim_1'...
INFO: [SIM-utils-43] Exported 'D:/NEW/TYUT/FPGA/Project/3_GoldDivision/DDS/dds_ad9767/dds_ad9767.sim/sim_1/behav/xsim/sine_wave.coe'
INFO: [SIM-utils-43] Exported 'D:/NEW/TYUT/FPGA/Project/3_GoldDivision/DDS/dds_ad9767/dds_ad9767.sim/sim_1/behav/xsim/sine_rom.mif'
INFO: [SIM-utils-43] Exported 'D:/NEW/TYUT/FPGA/Project/3_GoldDivision/DDS/dds_ad9767/dds_ad9767.sim/sim_1/behav/xsim/square_wave.coe'
INFO: [SIM-utils-43] Exported 'D:/NEW/TYUT/FPGA/Project/3_GoldDivision/DDS/dds_ad9767/dds_ad9767.sim/sim_1/behav/xsim/square_rom.mif'
INFO: [SIM-utils-43] Exported 'D:/NEW/TYUT/FPGA/Project/3_GoldDivision/DDS/dds_ad9767/dds_ad9767.sim/sim_1/behav/xsim/triangular_wave.coe'
INFO: [SIM-utils-43] Exported 'D:/NEW/TYUT/FPGA/Project/3_GoldDivision/DDS/dds_ad9767/dds_ad9767.sim/sim_1/behav/xsim/triangular_rom.mif'
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'D:/NEW/TYUT/FPGA/Project/3_GoldDivision/DDS/dds_ad9767/dds_ad9767.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj dds_ad9767_tb_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/NEW/TYUT/FPGA/Project/3_GoldDivision/DDS/dds_ad9767/dds_ad9767.srcs/sources_1/ip/triangular_rom/sim/triangular_rom.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module triangular_rom
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/NEW/TYUT/FPGA/Project/3_GoldDivision/DDS/dds_ad9767/dds_ad9767.srcs/sources_1/ip/square_rom/sim/square_rom.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module square_rom
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/NEW/TYUT/FPGA/Project/3_GoldDivision/DDS/dds_ad9767/dds_ad9767.srcs/sources_1/ip/sine_rom/sim/sine_rom.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module sine_rom
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/NEW/TYUT/FPGA/Project/3_GoldDivision/DDS/dds_ad9767/dds_ad9767.srcs/sources_1/imports/new/dds.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module dds
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/NEW/TYUT/FPGA/Project/3_GoldDivision/DDS/dds_ad9767/dds_ad9767.srcs/sources_1/new/dds_ad9767.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module dds_ad9767
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/NEW/TYUT/FPGA/Project/3_GoldDivision/DDS/dds_ad9767/dds_ad9767.srcs/sources_1/imports/new/key_filter.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module key_filter
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/NEW/TYUT/FPGA/Project/3_GoldDivision/DDS/dds_ad9767/dds_ad9767.srcs/sim_1/new/dds_ad9767_tb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module dds_ad9767_tb
INFO: [USF-XSim-69] 'compile' step finished in '2' seconds
launch_simulation: Time (s): cpu = 00:00:01 ; elapsed = 00:00:07 . Memory (MB): peak = 1317.422 ; gain = 0.000
INFO: [Vivado 12-5698] Checking validity of IPs in the design for the 'XSim' simulator...
INFO: [Vivado 12-5682] Launching behavioral simulation in 'D:/NEW/TYUT/FPGA/Project/3_GoldDivision/DDS/dds_ad9767/dds_ad9767.sim/sim_1/behav/xsim'
INFO: [Vivado 12-4795] Using compiled simulation libraries for IPs
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'D:/NEW/TYUT/FPGA/Project/3_GoldDivision/DDS/dds_ad9767/dds_ad9767.sim/sim_1/behav/xsim'
Vivado Simulator 2018.3
Copyright 1986-1999, 2001-2018 Xilinx, Inc. All Rights Reserved.
Running: D:/NEW/TYUT/Vivado/Xilinx/Vivado/2018.3/bin/unwrapped/win64.o/xelab.exe -wto b810f27407b445a49d1f72e0ddcc8136 --incr --debug typical --relax --mt 2 -L blk_mem_gen_v8_4_2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot dds_ad9767_tb_behav xil_defaultlib.dds_ad9767_tb xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 14 for port 'douta' [D:/NEW/TYUT/FPGA/Project/3_GoldDivision/DDS/dds_ad9767/dds_ad9767.srcs/sources_1/imports/new/dds.v:47]
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 14 for port 'douta' [D:/NEW/TYUT/FPGA/Project/3_GoldDivision/DDS/dds_ad9767/dds_ad9767.srcs/sources_1/imports/new/dds.v:54]
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 14 for port 'douta' [D:/NEW/TYUT/FPGA/Project/3_GoldDivision/DDS/dds_ad9767/dds_ad9767.srcs/sources_1/imports/new/dds.v:61]
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module blk_mem_gen_v8_4_2.blk_mem_gen_v8_4_2_output_stage(...
Compiling module blk_mem_gen_v8_4_2.blk_mem_gen_v8_4_2_output_stage(...
Compiling module blk_mem_gen_v8_4_2.blk_mem_gen_v8_4_2_softecc_outpu...
Compiling module blk_mem_gen_v8_4_2.blk_mem_gen_v8_4_2_mem_module(C_...
Compiling module blk_mem_gen_v8_4_2.blk_mem_gen_v8_4_2(C_FAMILY="zyn...
Compiling module xil_defaultlib.sine_rom
Compiling module blk_mem_gen_v8_4_2.blk_mem_gen_v8_4_2_mem_module(C_...
Compiling module blk_mem_gen_v8_4_2.blk_mem_gen_v8_4_2(C_FAMILY="zyn...
Compiling module xil_defaultlib.square_rom
Compiling module blk_mem_gen_v8_4_2.blk_mem_gen_v8_4_2_mem_module(C_...
Compiling module blk_mem_gen_v8_4_2.blk_mem_gen_v8_4_2(C_FAMILY="zyn...
Compiling module xil_defaultlib.triangular_rom
Compiling module xil_defaultlib.dds
Compiling module xil_defaultlib.key_filter
Compiling module xil_defaultlib.dds_ad9767
Compiling module xil_defaultlib.dds_ad9767_tb
Compiling module xil_defaultlib.glbl
Built simulation snapshot dds_ad9767_tb_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '3' seconds
Vivado Simulator 2018.3
Time resolution is 1 ps
 Block Memory Generator module loading initial data...
 Block Memory Generator data initialization complete.
Block Memory Generator module dds_ad9767_tb.U_dds_ad9767.U_dds_a.U_sine_rom.inst.native_mem_module.blk_mem_gen_v8_4_2_inst is using a behavioral model for simulation which will not precisely model memory collision behavior.
 Block Memory Generator module loading initial data...
 Block Memory Generator data initialization complete.
Block Memory Generator module dds_ad9767_tb.U_dds_ad9767.U_dds_a.U_square_rom.inst.native_mem_module.blk_mem_gen_v8_4_2_inst is using a behavioral model for simulation which will not precisely model memory collision behavior.
 Block Memory Generator module loading initial data...
 Block Memory Generator data initialization complete.
Block Memory Generator module dds_ad9767_tb.U_dds_ad9767.U_dds_a.U_triangular_rom.inst.native_mem_module.blk_mem_gen_v8_4_2_inst is using a behavioral model for simulation which will not precisely model memory collision behavior.
 Block Memory Generator module loading initial data...
 Block Memory Generator data initialization complete.
Block Memory Generator module dds_ad9767_tb.U_dds_ad9767.U_dds_b.U_sine_rom.inst.native_mem_module.blk_mem_gen_v8_4_2_inst is using a behavioral model for simulation which will not precisely model memory collision behavior.
 Block Memory Generator module loading initial data...
 Block Memory Generator data initialization complete.
Block Memory Generator module dds_ad9767_tb.U_dds_ad9767.U_dds_b.U_square_rom.inst.native_mem_module.blk_mem_gen_v8_4_2_inst is using a behavioral model for simulation which will not precisely model memory collision behavior.
 Block Memory Generator module loading initial data...
 Block Memory Generator data initialization complete.
Block Memory Generator module dds_ad9767_tb.U_dds_ad9767.U_dds_b.U_triangular_rom.inst.native_mem_module.blk_mem_gen_v8_4_2_inst is using a behavioral model for simulation which will not precisely model memory collision behavior.
relaunch_sim: Time (s): cpu = 00:00:01 ; elapsed = 00:00:12 . Memory (MB): peak = 1317.422 ; gain = 0.000
run all
WARNING: [Simulator 45-29] Cannot open source file /wrk/2018.3/nightly/2018_12_06_2405991/packages/customer/vivado/data/ip/xilinx/blk_mem_gen_v8_4/simulation/blk_mem_gen_v8_4.v: file does not exist.
run: Time (s): cpu = 00:00:04 ; elapsed = 00:00:24 . Memory (MB): peak = 1317.422 ; gain = 0.000
current_wave_config {Untitled 3}
Untitled 3
add_wave {{/dds_ad9767_tb/U_dds_ad9767}} 
current_wave_config {Untitled 3}
Untitled 3
add_wave {{/glbl}} 
relaunch_sim
INFO: [Vivado 12-5698] Checking validity of IPs in the design for the 'XSim' simulator...
INFO: [Vivado 12-5682] Launching behavioral simulation in 'D:/NEW/TYUT/FPGA/Project/3_GoldDivision/DDS/dds_ad9767/dds_ad9767.sim/sim_1/behav/xsim'
INFO: [Vivado 12-4795] Using compiled simulation libraries for IPs
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-7] Finding pre-compiled libraries...
INFO: [USF-XSim-11] File 'D:/NEW/TYUT/Vivado/Xilinx/Vivado/2018.3/data/xsim/xsim.ini' copied to run dir:'D:/NEW/TYUT/FPGA/Project/3_GoldDivision/DDS/dds_ad9767/dds_ad9767.sim/sim_1/behav/xsim'
INFO: [SIM-utils-54] Inspecting design source files for 'dds_ad9767_tb' in fileset 'sim_1'...
INFO: [SIM-utils-43] Exported 'D:/NEW/TYUT/FPGA/Project/3_GoldDivision/DDS/dds_ad9767/dds_ad9767.sim/sim_1/behav/xsim/sine_wave.coe'
INFO: [SIM-utils-43] Exported 'D:/NEW/TYUT/FPGA/Project/3_GoldDivision/DDS/dds_ad9767/dds_ad9767.sim/sim_1/behav/xsim/sine_rom.mif'
INFO: [SIM-utils-43] Exported 'D:/NEW/TYUT/FPGA/Project/3_GoldDivision/DDS/dds_ad9767/dds_ad9767.sim/sim_1/behav/xsim/square_wave.coe'
INFO: [SIM-utils-43] Exported 'D:/NEW/TYUT/FPGA/Project/3_GoldDivision/DDS/dds_ad9767/dds_ad9767.sim/sim_1/behav/xsim/square_rom.mif'
INFO: [SIM-utils-43] Exported 'D:/NEW/TYUT/FPGA/Project/3_GoldDivision/DDS/dds_ad9767/dds_ad9767.sim/sim_1/behav/xsim/triangular_wave.coe'
INFO: [SIM-utils-43] Exported 'D:/NEW/TYUT/FPGA/Project/3_GoldDivision/DDS/dds_ad9767/dds_ad9767.sim/sim_1/behav/xsim/triangular_rom.mif'
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'D:/NEW/TYUT/FPGA/Project/3_GoldDivision/DDS/dds_ad9767/dds_ad9767.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj dds_ad9767_tb_vlog.prj"
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [Vivado 12-5698] Checking validity of IPs in the design for the 'XSim' simulator...
INFO: [Vivado 12-5682] Launching behavioral simulation in 'D:/NEW/TYUT/FPGA/Project/3_GoldDivision/DDS/dds_ad9767/dds_ad9767.sim/sim_1/behav/xsim'
INFO: [Vivado 12-4795] Using compiled simulation libraries for IPs
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'D:/NEW/TYUT/FPGA/Project/3_GoldDivision/DDS/dds_ad9767/dds_ad9767.sim/sim_1/behav/xsim'
Vivado Simulator 2018.3
Copyright 1986-1999, 2001-2018 Xilinx, Inc. All Rights Reserved.
Running: D:/NEW/TYUT/Vivado/Xilinx/Vivado/2018.3/bin/unwrapped/win64.o/xelab.exe -wto b810f27407b445a49d1f72e0ddcc8136 --incr --debug typical --relax --mt 2 -L blk_mem_gen_v8_4_2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot dds_ad9767_tb_behav xil_defaultlib.dds_ad9767_tb xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 14 for port 'douta' [D:/NEW/TYUT/FPGA/Project/3_GoldDivision/DDS/dds_ad9767/dds_ad9767.srcs/sources_1/imports/new/dds.v:47]
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 14 for port 'douta' [D:/NEW/TYUT/FPGA/Project/3_GoldDivision/DDS/dds_ad9767/dds_ad9767.srcs/sources_1/imports/new/dds.v:54]
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 14 for port 'douta' [D:/NEW/TYUT/FPGA/Project/3_GoldDivision/DDS/dds_ad9767/dds_ad9767.srcs/sources_1/imports/new/dds.v:61]
Completed static elaboration
INFO: [XSIM 43-4323] No Change in HDL. Linking previously generated obj files to create kernel
INFO: [USF-XSim-69] 'elaborate' step finished in '2' seconds
Vivado Simulator 2018.3
Time resolution is 1 ps
 Block Memory Generator module loading initial data...
 Block Memory Generator data initialization complete.
Block Memory Generator module dds_ad9767_tb.U_dds_ad9767.U_dds_a.U_sine_rom.inst.native_mem_module.blk_mem_gen_v8_4_2_inst is using a behavioral model for simulation which will not precisely model memory collision behavior.
 Block Memory Generator module loading initial data...
 Block Memory Generator data initialization complete.
Block Memory Generator module dds_ad9767_tb.U_dds_ad9767.U_dds_a.U_square_rom.inst.native_mem_module.blk_mem_gen_v8_4_2_inst is using a behavioral model for simulation which will not precisely model memory collision behavior.
 Block Memory Generator module loading initial data...
 Block Memory Generator data initialization complete.
Block Memory Generator module dds_ad9767_tb.U_dds_ad9767.U_dds_a.U_triangular_rom.inst.native_mem_module.blk_mem_gen_v8_4_2_inst is using a behavioral model for simulation which will not precisely model memory collision behavior.
 Block Memory Generator module loading initial data...
 Block Memory Generator data initialization complete.
Block Memory Generator module dds_ad9767_tb.U_dds_ad9767.U_dds_b.U_sine_rom.inst.native_mem_module.blk_mem_gen_v8_4_2_inst is using a behavioral model for simulation which will not precisely model memory collision behavior.
 Block Memory Generator module loading initial data...
 Block Memory Generator data initialization complete.
Block Memory Generator module dds_ad9767_tb.U_dds_ad9767.U_dds_b.U_square_rom.inst.native_mem_module.blk_mem_gen_v8_4_2_inst is using a behavioral model for simulation which will not precisely model memory collision behavior.
 Block Memory Generator module loading initial data...
 Block Memory Generator data initialization complete.
Block Memory Generator module dds_ad9767_tb.U_dds_ad9767.U_dds_b.U_triangular_rom.inst.native_mem_module.blk_mem_gen_v8_4_2_inst is using a behavioral model for simulation which will not precisely model memory collision behavior.
relaunch_sim: Time (s): cpu = 00:00:01 ; elapsed = 00:00:06 . Memory (MB): peak = 1333.895 ; gain = 0.000
run all
run: Time (s): cpu = 00:00:20 ; elapsed = 00:00:31 . Memory (MB): peak = 1333.895 ; gain = 0.000
current_wave_config {Untitled 3}
Untitled 3
add_wave {{/dds_ad9767_tb/U_dds_ad9767/f_switch_button_a_press_key_flag}} {{/dds_ad9767_tb/U_dds_ad9767/p_switch_button_a_press_key_flag}} {{/dds_ad9767_tb/U_dds_ad9767/f_switch_button_b_press_key_flag}} {{/dds_ad9767_tb/U_dds_ad9767/p_switch_button_b_press_key_flag}} 
relaunch_sim
INFO: [Vivado 12-5698] Checking validity of IPs in the design for the 'XSim' simulator...
INFO: [Vivado 12-5682] Launching behavioral simulation in 'D:/NEW/TYUT/FPGA/Project/3_GoldDivision/DDS/dds_ad9767/dds_ad9767.sim/sim_1/behav/xsim'
INFO: [Vivado 12-4795] Using compiled simulation libraries for IPs
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-7] Finding pre-compiled libraries...
INFO: [USF-XSim-11] File 'D:/NEW/TYUT/Vivado/Xilinx/Vivado/2018.3/data/xsim/xsim.ini' copied to run dir:'D:/NEW/TYUT/FPGA/Project/3_GoldDivision/DDS/dds_ad9767/dds_ad9767.sim/sim_1/behav/xsim'
INFO: [SIM-utils-54] Inspecting design source files for 'dds_ad9767_tb' in fileset 'sim_1'...
INFO: [SIM-utils-43] Exported 'D:/NEW/TYUT/FPGA/Project/3_GoldDivision/DDS/dds_ad9767/dds_ad9767.sim/sim_1/behav/xsim/sine_wave.coe'
INFO: [SIM-utils-43] Exported 'D:/NEW/TYUT/FPGA/Project/3_GoldDivision/DDS/dds_ad9767/dds_ad9767.sim/sim_1/behav/xsim/sine_rom.mif'
INFO: [SIM-utils-43] Exported 'D:/NEW/TYUT/FPGA/Project/3_GoldDivision/DDS/dds_ad9767/dds_ad9767.sim/sim_1/behav/xsim/square_wave.coe'
INFO: [SIM-utils-43] Exported 'D:/NEW/TYUT/FPGA/Project/3_GoldDivision/DDS/dds_ad9767/dds_ad9767.sim/sim_1/behav/xsim/square_rom.mif'
INFO: [SIM-utils-43] Exported 'D:/NEW/TYUT/FPGA/Project/3_GoldDivision/DDS/dds_ad9767/dds_ad9767.sim/sim_1/behav/xsim/triangular_wave.coe'
INFO: [SIM-utils-43] Exported 'D:/NEW/TYUT/FPGA/Project/3_GoldDivision/DDS/dds_ad9767/dds_ad9767.sim/sim_1/behav/xsim/triangular_rom.mif'
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'D:/NEW/TYUT/FPGA/Project/3_GoldDivision/DDS/dds_ad9767/dds_ad9767.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj dds_ad9767_tb_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/NEW/TYUT/FPGA/Project/3_GoldDivision/DDS/dds_ad9767/dds_ad9767.srcs/sources_1/ip/triangular_rom/sim/triangular_rom.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module triangular_rom
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/NEW/TYUT/FPGA/Project/3_GoldDivision/DDS/dds_ad9767/dds_ad9767.srcs/sources_1/ip/square_rom/sim/square_rom.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module square_rom
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/NEW/TYUT/FPGA/Project/3_GoldDivision/DDS/dds_ad9767/dds_ad9767.srcs/sources_1/ip/sine_rom/sim/sine_rom.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module sine_rom
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/NEW/TYUT/FPGA/Project/3_GoldDivision/DDS/dds_ad9767/dds_ad9767.srcs/sources_1/imports/new/dds.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module dds
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/NEW/TYUT/FPGA/Project/3_GoldDivision/DDS/dds_ad9767/dds_ad9767.srcs/sources_1/new/dds_ad9767.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module dds_ad9767
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/NEW/TYUT/FPGA/Project/3_GoldDivision/DDS/dds_ad9767/dds_ad9767.srcs/sources_1/imports/new/key_filter.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module key_filter
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/NEW/TYUT/FPGA/Project/3_GoldDivision/DDS/dds_ad9767/dds_ad9767.srcs/sim_1/new/dds_ad9767_tb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module dds_ad9767_tb
INFO: [USF-XSim-69] 'compile' step finished in '2' seconds
INFO: [Vivado 12-5698] Checking validity of IPs in the design for the 'XSim' simulator...
INFO: [Vivado 12-5682] Launching behavioral simulation in 'D:/NEW/TYUT/FPGA/Project/3_GoldDivision/DDS/dds_ad9767/dds_ad9767.sim/sim_1/behav/xsim'
INFO: [Vivado 12-4795] Using compiled simulation libraries for IPs
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'D:/NEW/TYUT/FPGA/Project/3_GoldDivision/DDS/dds_ad9767/dds_ad9767.sim/sim_1/behav/xsim'
Vivado Simulator 2018.3
Copyright 1986-1999, 2001-2018 Xilinx, Inc. All Rights Reserved.
Running: D:/NEW/TYUT/Vivado/Xilinx/Vivado/2018.3/bin/unwrapped/win64.o/xelab.exe -wto b810f27407b445a49d1f72e0ddcc8136 --incr --debug typical --relax --mt 2 -L blk_mem_gen_v8_4_2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot dds_ad9767_tb_behav xil_defaultlib.dds_ad9767_tb xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 14 for port 'douta' [D:/NEW/TYUT/FPGA/Project/3_GoldDivision/DDS/dds_ad9767/dds_ad9767.srcs/sources_1/imports/new/dds.v:47]
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 14 for port 'douta' [D:/NEW/TYUT/FPGA/Project/3_GoldDivision/DDS/dds_ad9767/dds_ad9767.srcs/sources_1/imports/new/dds.v:54]
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 14 for port 'douta' [D:/NEW/TYUT/FPGA/Project/3_GoldDivision/DDS/dds_ad9767/dds_ad9767.srcs/sources_1/imports/new/dds.v:61]
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module blk_mem_gen_v8_4_2.blk_mem_gen_v8_4_2_output_stage(...
Compiling module blk_mem_gen_v8_4_2.blk_mem_gen_v8_4_2_output_stage(...
Compiling module blk_mem_gen_v8_4_2.blk_mem_gen_v8_4_2_softecc_outpu...
Compiling module blk_mem_gen_v8_4_2.blk_mem_gen_v8_4_2_mem_module(C_...
Compiling module blk_mem_gen_v8_4_2.blk_mem_gen_v8_4_2(C_FAMILY="zyn...
Compiling module xil_defaultlib.sine_rom
Compiling module blk_mem_gen_v8_4_2.blk_mem_gen_v8_4_2_mem_module(C_...
Compiling module blk_mem_gen_v8_4_2.blk_mem_gen_v8_4_2(C_FAMILY="zyn...
Compiling module xil_defaultlib.square_rom
Compiling module blk_mem_gen_v8_4_2.blk_mem_gen_v8_4_2_mem_module(C_...
Compiling module blk_mem_gen_v8_4_2.blk_mem_gen_v8_4_2(C_FAMILY="zyn...
Compiling module xil_defaultlib.triangular_rom
Compiling module xil_defaultlib.dds
Compiling module xil_defaultlib.key_filter
Compiling module xil_defaultlib.dds_ad9767
Compiling module xil_defaultlib.dds_ad9767_tb
Compiling module xil_defaultlib.glbl
Built simulation snapshot dds_ad9767_tb_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '3' seconds
Vivado Simulator 2018.3
Time resolution is 1 ps
 Block Memory Generator module loading initial data...
 Block Memory Generator data initialization complete.
Block Memory Generator module dds_ad9767_tb.U_dds_ad9767.U_dds_a.U_sine_rom.inst.native_mem_module.blk_mem_gen_v8_4_2_inst is using a behavioral model for simulation which will not precisely model memory collision behavior.
 Block Memory Generator module loading initial data...
 Block Memory Generator data initialization complete.
Block Memory Generator module dds_ad9767_tb.U_dds_ad9767.U_dds_a.U_square_rom.inst.native_mem_module.blk_mem_gen_v8_4_2_inst is using a behavioral model for simulation which will not precisely model memory collision behavior.
 Block Memory Generator module loading initial data...
 Block Memory Generator data initialization complete.
Block Memory Generator module dds_ad9767_tb.U_dds_ad9767.U_dds_a.U_triangular_rom.inst.native_mem_module.blk_mem_gen_v8_4_2_inst is using a behavioral model for simulation which will not precisely model memory collision behavior.
 Block Memory Generator module loading initial data...
 Block Memory Generator data initialization complete.
Block Memory Generator module dds_ad9767_tb.U_dds_ad9767.U_dds_b.U_sine_rom.inst.native_mem_module.blk_mem_gen_v8_4_2_inst is using a behavioral model for simulation which will not precisely model memory collision behavior.
 Block Memory Generator module loading initial data...
 Block Memory Generator data initialization complete.
Block Memory Generator module dds_ad9767_tb.U_dds_ad9767.U_dds_b.U_square_rom.inst.native_mem_module.blk_mem_gen_v8_4_2_inst is using a behavioral model for simulation which will not precisely model memory collision behavior.
 Block Memory Generator module loading initial data...
 Block Memory Generator data initialization complete.
Block Memory Generator module dds_ad9767_tb.U_dds_ad9767.U_dds_b.U_triangular_rom.inst.native_mem_module.blk_mem_gen_v8_4_2_inst is using a behavioral model for simulation which will not precisely model memory collision behavior.
relaunch_sim: Time (s): cpu = 00:00:01 ; elapsed = 00:00:07 . Memory (MB): peak = 1333.895 ; gain = 0.000
run all
run: Time (s): cpu = 00:00:13 ; elapsed = 00:01:04 . Memory (MB): peak = 1333.895 ; gain = 0.000
relaunch_sim
INFO: [Vivado 12-5698] Checking validity of IPs in the design for the 'XSim' simulator...
INFO: [Vivado 12-5682] Launching behavioral simulation in 'D:/NEW/TYUT/FPGA/Project/3_GoldDivision/DDS/dds_ad9767/dds_ad9767.sim/sim_1/behav/xsim'
INFO: [Vivado 12-4795] Using compiled simulation libraries for IPs
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-7] Finding pre-compiled libraries...
INFO: [USF-XSim-11] File 'D:/NEW/TYUT/Vivado/Xilinx/Vivado/2018.3/data/xsim/xsim.ini' copied to run dir:'D:/NEW/TYUT/FPGA/Project/3_GoldDivision/DDS/dds_ad9767/dds_ad9767.sim/sim_1/behav/xsim'
INFO: [SIM-utils-54] Inspecting design source files for 'dds_ad9767_tb' in fileset 'sim_1'...
INFO: [SIM-utils-43] Exported 'D:/NEW/TYUT/FPGA/Project/3_GoldDivision/DDS/dds_ad9767/dds_ad9767.sim/sim_1/behav/xsim/sine_wave.coe'
INFO: [SIM-utils-43] Exported 'D:/NEW/TYUT/FPGA/Project/3_GoldDivision/DDS/dds_ad9767/dds_ad9767.sim/sim_1/behav/xsim/sine_rom.mif'
INFO: [SIM-utils-43] Exported 'D:/NEW/TYUT/FPGA/Project/3_GoldDivision/DDS/dds_ad9767/dds_ad9767.sim/sim_1/behav/xsim/square_wave.coe'
INFO: [SIM-utils-43] Exported 'D:/NEW/TYUT/FPGA/Project/3_GoldDivision/DDS/dds_ad9767/dds_ad9767.sim/sim_1/behav/xsim/square_rom.mif'
INFO: [SIM-utils-43] Exported 'D:/NEW/TYUT/FPGA/Project/3_GoldDivision/DDS/dds_ad9767/dds_ad9767.sim/sim_1/behav/xsim/triangular_wave.coe'
INFO: [SIM-utils-43] Exported 'D:/NEW/TYUT/FPGA/Project/3_GoldDivision/DDS/dds_ad9767/dds_ad9767.sim/sim_1/behav/xsim/triangular_rom.mif'
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'D:/NEW/TYUT/FPGA/Project/3_GoldDivision/DDS/dds_ad9767/dds_ad9767.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj dds_ad9767_tb_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/NEW/TYUT/FPGA/Project/3_GoldDivision/DDS/dds_ad9767/dds_ad9767.srcs/sources_1/ip/triangular_rom/sim/triangular_rom.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module triangular_rom
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/NEW/TYUT/FPGA/Project/3_GoldDivision/DDS/dds_ad9767/dds_ad9767.srcs/sources_1/ip/square_rom/sim/square_rom.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module square_rom
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/NEW/TYUT/FPGA/Project/3_GoldDivision/DDS/dds_ad9767/dds_ad9767.srcs/sources_1/ip/sine_rom/sim/sine_rom.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module sine_rom
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/NEW/TYUT/FPGA/Project/3_GoldDivision/DDS/dds_ad9767/dds_ad9767.srcs/sources_1/imports/new/dds.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module dds
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/NEW/TYUT/FPGA/Project/3_GoldDivision/DDS/dds_ad9767/dds_ad9767.srcs/sources_1/new/dds_ad9767.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module dds_ad9767
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/NEW/TYUT/FPGA/Project/3_GoldDivision/DDS/dds_ad9767/dds_ad9767.srcs/sources_1/imports/new/key_filter.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module key_filter
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/NEW/TYUT/FPGA/Project/3_GoldDivision/DDS/dds_ad9767/dds_ad9767.srcs/sim_1/new/dds_ad9767_tb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module dds_ad9767_tb
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [Vivado 12-5698] Checking validity of IPs in the design for the 'XSim' simulator...
INFO: [Vivado 12-5682] Launching behavioral simulation in 'D:/NEW/TYUT/FPGA/Project/3_GoldDivision/DDS/dds_ad9767/dds_ad9767.sim/sim_1/behav/xsim'
INFO: [Vivado 12-4795] Using compiled simulation libraries for IPs
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'D:/NEW/TYUT/FPGA/Project/3_GoldDivision/DDS/dds_ad9767/dds_ad9767.sim/sim_1/behav/xsim'
Vivado Simulator 2018.3
Copyright 1986-1999, 2001-2018 Xilinx, Inc. All Rights Reserved.
Running: D:/NEW/TYUT/Vivado/Xilinx/Vivado/2018.3/bin/unwrapped/win64.o/xelab.exe -wto b810f27407b445a49d1f72e0ddcc8136 --incr --debug typical --relax --mt 2 -L blk_mem_gen_v8_4_2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot dds_ad9767_tb_behav xil_defaultlib.dds_ad9767_tb xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 14 for port 'douta' [D:/NEW/TYUT/FPGA/Project/3_GoldDivision/DDS/dds_ad9767/dds_ad9767.srcs/sources_1/imports/new/dds.v:47]
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 14 for port 'douta' [D:/NEW/TYUT/FPGA/Project/3_GoldDivision/DDS/dds_ad9767/dds_ad9767.srcs/sources_1/imports/new/dds.v:54]
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 14 for port 'douta' [D:/NEW/TYUT/FPGA/Project/3_GoldDivision/DDS/dds_ad9767/dds_ad9767.srcs/sources_1/imports/new/dds.v:61]
ERROR: [VRFC 10-3236] concurrent assignment to a non-net 'u_data_a_o' is not permitted [D:/NEW/TYUT/FPGA/Project/3_GoldDivision/DDS/dds_ad9767/dds_ad9767.srcs/sim_1/new/dds_ad9767_tb.v:19]
ERROR: [VRFC 10-3236] concurrent assignment to a non-net 'u_data_b_o' is not permitted [D:/NEW/TYUT/FPGA/Project/3_GoldDivision/DDS/dds_ad9767/dds_ad9767.srcs/sim_1/new/dds_ad9767_tb.v:20]
ERROR: [XSIM 43-3322] Static elaboration of top level Verilog design unit(s) in library work failed.
INFO: [USF-XSim-69] 'elaborate' step finished in '2' seconds
INFO: [USF-XSim-99] Step results log file:'D:/NEW/TYUT/FPGA/Project/3_GoldDivision/DDS/dds_ad9767/dds_ad9767.sim/sim_1/behav/xsim/elaborate.log'
ERROR: [USF-XSim-62] 'elaborate' step failed with error(s). Please check the Tcl console output or 'D:/NEW/TYUT/FPGA/Project/3_GoldDivision/DDS/dds_ad9767/dds_ad9767.sim/sim_1/behav/xsim/elaborate.log' file for more information.
ERROR: [Vivado 12-4473] Detected error while running simulation. Please correct the issue and retry this operation.
ERROR: [Common 17-39] 'launch_simulation' failed due to earlier errors.
ERROR: [Common 17-69] Command failed: ERROR: [Common 17-39] 'launch_simulation' failed due to earlier errors.

relaunch_sim
INFO: [Vivado 12-5698] Checking validity of IPs in the design for the 'XSim' simulator...
INFO: [Vivado 12-5682] Launching behavioral simulation in 'D:/NEW/TYUT/FPGA/Project/3_GoldDivision/DDS/dds_ad9767/dds_ad9767.sim/sim_1/behav/xsim'
INFO: [Vivado 12-4795] Using compiled simulation libraries for IPs
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-7] Finding pre-compiled libraries...
INFO: [USF-XSim-11] File 'D:/NEW/TYUT/Vivado/Xilinx/Vivado/2018.3/data/xsim/xsim.ini' copied to run dir:'D:/NEW/TYUT/FPGA/Project/3_GoldDivision/DDS/dds_ad9767/dds_ad9767.sim/sim_1/behav/xsim'
INFO: [SIM-utils-54] Inspecting design source files for 'dds_ad9767_tb' in fileset 'sim_1'...
INFO: [SIM-utils-43] Exported 'D:/NEW/TYUT/FPGA/Project/3_GoldDivision/DDS/dds_ad9767/dds_ad9767.sim/sim_1/behav/xsim/sine_wave.coe'
INFO: [SIM-utils-43] Exported 'D:/NEW/TYUT/FPGA/Project/3_GoldDivision/DDS/dds_ad9767/dds_ad9767.sim/sim_1/behav/xsim/sine_rom.mif'
INFO: [SIM-utils-43] Exported 'D:/NEW/TYUT/FPGA/Project/3_GoldDivision/DDS/dds_ad9767/dds_ad9767.sim/sim_1/behav/xsim/square_wave.coe'
INFO: [SIM-utils-43] Exported 'D:/NEW/TYUT/FPGA/Project/3_GoldDivision/DDS/dds_ad9767/dds_ad9767.sim/sim_1/behav/xsim/square_rom.mif'
INFO: [SIM-utils-43] Exported 'D:/NEW/TYUT/FPGA/Project/3_GoldDivision/DDS/dds_ad9767/dds_ad9767.sim/sim_1/behav/xsim/triangular_wave.coe'
INFO: [SIM-utils-43] Exported 'D:/NEW/TYUT/FPGA/Project/3_GoldDivision/DDS/dds_ad9767/dds_ad9767.sim/sim_1/behav/xsim/triangular_rom.mif'
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'D:/NEW/TYUT/FPGA/Project/3_GoldDivision/DDS/dds_ad9767/dds_ad9767.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj dds_ad9767_tb_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/NEW/TYUT/FPGA/Project/3_GoldDivision/DDS/dds_ad9767/dds_ad9767.srcs/sources_1/ip/triangular_rom/sim/triangular_rom.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module triangular_rom
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/NEW/TYUT/FPGA/Project/3_GoldDivision/DDS/dds_ad9767/dds_ad9767.srcs/sources_1/ip/square_rom/sim/square_rom.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module square_rom
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/NEW/TYUT/FPGA/Project/3_GoldDivision/DDS/dds_ad9767/dds_ad9767.srcs/sources_1/ip/sine_rom/sim/sine_rom.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module sine_rom
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/NEW/TYUT/FPGA/Project/3_GoldDivision/DDS/dds_ad9767/dds_ad9767.srcs/sources_1/imports/new/dds.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module dds
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/NEW/TYUT/FPGA/Project/3_GoldDivision/DDS/dds_ad9767/dds_ad9767.srcs/sources_1/new/dds_ad9767.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module dds_ad9767
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/NEW/TYUT/FPGA/Project/3_GoldDivision/DDS/dds_ad9767/dds_ad9767.srcs/sources_1/imports/new/key_filter.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module key_filter
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/NEW/TYUT/FPGA/Project/3_GoldDivision/DDS/dds_ad9767/dds_ad9767.srcs/sim_1/new/dds_ad9767_tb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module dds_ad9767_tb
INFO: [USF-XSim-69] 'compile' step finished in '2' seconds
INFO: [Vivado 12-5698] Checking validity of IPs in the design for the 'XSim' simulator...
INFO: [Vivado 12-5682] Launching behavioral simulation in 'D:/NEW/TYUT/FPGA/Project/3_GoldDivision/DDS/dds_ad9767/dds_ad9767.sim/sim_1/behav/xsim'
INFO: [Vivado 12-4795] Using compiled simulation libraries for IPs
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'D:/NEW/TYUT/FPGA/Project/3_GoldDivision/DDS/dds_ad9767/dds_ad9767.sim/sim_1/behav/xsim'
Vivado Simulator 2018.3
Copyright 1986-1999, 2001-2018 Xilinx, Inc. All Rights Reserved.
Running: D:/NEW/TYUT/Vivado/Xilinx/Vivado/2018.3/bin/unwrapped/win64.o/xelab.exe -wto b810f27407b445a49d1f72e0ddcc8136 --incr --debug typical --relax --mt 2 -L blk_mem_gen_v8_4_2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot dds_ad9767_tb_behav xil_defaultlib.dds_ad9767_tb xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 14 for port 'douta' [D:/NEW/TYUT/FPGA/Project/3_GoldDivision/DDS/dds_ad9767/dds_ad9767.srcs/sources_1/imports/new/dds.v:47]
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 14 for port 'douta' [D:/NEW/TYUT/FPGA/Project/3_GoldDivision/DDS/dds_ad9767/dds_ad9767.srcs/sources_1/imports/new/dds.v:54]
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 14 for port 'douta' [D:/NEW/TYUT/FPGA/Project/3_GoldDivision/DDS/dds_ad9767/dds_ad9767.srcs/sources_1/imports/new/dds.v:61]
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module blk_mem_gen_v8_4_2.blk_mem_gen_v8_4_2_output_stage(...
Compiling module blk_mem_gen_v8_4_2.blk_mem_gen_v8_4_2_output_stage(...
Compiling module blk_mem_gen_v8_4_2.blk_mem_gen_v8_4_2_softecc_outpu...
Compiling module blk_mem_gen_v8_4_2.blk_mem_gen_v8_4_2_mem_module(C_...
Compiling module blk_mem_gen_v8_4_2.blk_mem_gen_v8_4_2(C_FAMILY="zyn...
Compiling module xil_defaultlib.sine_rom
Compiling module blk_mem_gen_v8_4_2.blk_mem_gen_v8_4_2_mem_module(C_...
Compiling module blk_mem_gen_v8_4_2.blk_mem_gen_v8_4_2(C_FAMILY="zyn...
Compiling module xil_defaultlib.square_rom
Compiling module blk_mem_gen_v8_4_2.blk_mem_gen_v8_4_2_mem_module(C_...
Compiling module blk_mem_gen_v8_4_2.blk_mem_gen_v8_4_2(C_FAMILY="zyn...
Compiling module xil_defaultlib.triangular_rom
Compiling module xil_defaultlib.dds
Compiling module xil_defaultlib.key_filter
Compiling module xil_defaultlib.dds_ad9767
Compiling module xil_defaultlib.dds_ad9767_tb
Compiling module xil_defaultlib.glbl
Built simulation snapshot dds_ad9767_tb_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '3' seconds
Vivado Simulator 2018.3
Time resolution is 1 ps
 Block Memory Generator module loading initial data...
 Block Memory Generator data initialization complete.
Block Memory Generator module dds_ad9767_tb.U_dds_ad9767.U_dds_a.U_sine_rom.inst.native_mem_module.blk_mem_gen_v8_4_2_inst is using a behavioral model for simulation which will not precisely model memory collision behavior.
 Block Memory Generator module loading initial data...
 Block Memory Generator data initialization complete.
Block Memory Generator module dds_ad9767_tb.U_dds_ad9767.U_dds_a.U_square_rom.inst.native_mem_module.blk_mem_gen_v8_4_2_inst is using a behavioral model for simulation which will not precisely model memory collision behavior.
 Block Memory Generator module loading initial data...
 Block Memory Generator data initialization complete.
Block Memory Generator module dds_ad9767_tb.U_dds_ad9767.U_dds_a.U_triangular_rom.inst.native_mem_module.blk_mem_gen_v8_4_2_inst is using a behavioral model for simulation which will not precisely model memory collision behavior.
 Block Memory Generator module loading initial data...
 Block Memory Generator data initialization complete.
Block Memory Generator module dds_ad9767_tb.U_dds_ad9767.U_dds_b.U_sine_rom.inst.native_mem_module.blk_mem_gen_v8_4_2_inst is using a behavioral model for simulation which will not precisely model memory collision behavior.
 Block Memory Generator module loading initial data...
 Block Memory Generator data initialization complete.
Block Memory Generator module dds_ad9767_tb.U_dds_ad9767.U_dds_b.U_square_rom.inst.native_mem_module.blk_mem_gen_v8_4_2_inst is using a behavioral model for simulation which will not precisely model memory collision behavior.
 Block Memory Generator module loading initial data...
 Block Memory Generator data initialization complete.
Block Memory Generator module dds_ad9767_tb.U_dds_ad9767.U_dds_b.U_triangular_rom.inst.native_mem_module.blk_mem_gen_v8_4_2_inst is using a behavioral model for simulation which will not precisely model memory collision behavior.
relaunch_sim: Time (s): cpu = 00:00:01 ; elapsed = 00:00:08 . Memory (MB): peak = 1333.895 ; gain = 0.000
run all
run: Time (s): cpu = 00:00:10 ; elapsed = 00:01:20 . Memory (MB): peak = 1333.895 ; gain = 0.000
close_sim
INFO: [Simtcl 6-16] Simulation closed
launch_simulation
INFO: [Vivado 12-5698] Checking validity of IPs in the design for the 'XSim' simulator...
INFO: [Vivado 12-5682] Launching behavioral simulation in 'D:/NEW/TYUT/FPGA/Project/3_GoldDivision/DDS/dds_ad9767/dds_ad9767.sim/sim_1/behav/xsim'
INFO: [Vivado 12-4795] Using compiled simulation libraries for IPs
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-7] Finding pre-compiled libraries...
INFO: [USF-XSim-11] File 'D:/NEW/TYUT/Vivado/Xilinx/Vivado/2018.3/data/xsim/xsim.ini' copied to run dir:'D:/NEW/TYUT/FPGA/Project/3_GoldDivision/DDS/dds_ad9767/dds_ad9767.sim/sim_1/behav/xsim'
INFO: [SIM-utils-54] Inspecting design source files for 'dds_ad9767_tb' in fileset 'sim_1'...
INFO: [SIM-utils-43] Exported 'D:/NEW/TYUT/FPGA/Project/3_GoldDivision/DDS/dds_ad9767/dds_ad9767.sim/sim_1/behav/xsim/sine_wave.coe'
INFO: [SIM-utils-43] Exported 'D:/NEW/TYUT/FPGA/Project/3_GoldDivision/DDS/dds_ad9767/dds_ad9767.sim/sim_1/behav/xsim/sine_rom.mif'
INFO: [SIM-utils-43] Exported 'D:/NEW/TYUT/FPGA/Project/3_GoldDivision/DDS/dds_ad9767/dds_ad9767.sim/sim_1/behav/xsim/square_wave.coe'
INFO: [SIM-utils-43] Exported 'D:/NEW/TYUT/FPGA/Project/3_GoldDivision/DDS/dds_ad9767/dds_ad9767.sim/sim_1/behav/xsim/square_rom.mif'
INFO: [SIM-utils-43] Exported 'D:/NEW/TYUT/FPGA/Project/3_GoldDivision/DDS/dds_ad9767/dds_ad9767.sim/sim_1/behav/xsim/triangular_wave.coe'
INFO: [SIM-utils-43] Exported 'D:/NEW/TYUT/FPGA/Project/3_GoldDivision/DDS/dds_ad9767/dds_ad9767.sim/sim_1/behav/xsim/triangular_rom.mif'
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'D:/NEW/TYUT/FPGA/Project/3_GoldDivision/DDS/dds_ad9767/dds_ad9767.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj dds_ad9767_tb_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/NEW/TYUT/FPGA/Project/3_GoldDivision/DDS/dds_ad9767/dds_ad9767.srcs/sources_1/ip/triangular_rom/sim/triangular_rom.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module triangular_rom
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/NEW/TYUT/FPGA/Project/3_GoldDivision/DDS/dds_ad9767/dds_ad9767.srcs/sources_1/ip/square_rom/sim/square_rom.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module square_rom
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/NEW/TYUT/FPGA/Project/3_GoldDivision/DDS/dds_ad9767/dds_ad9767.srcs/sources_1/ip/sine_rom/sim/sine_rom.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module sine_rom
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/NEW/TYUT/FPGA/Project/3_GoldDivision/DDS/dds_ad9767/dds_ad9767.srcs/sources_1/imports/new/dds.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module dds
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/NEW/TYUT/FPGA/Project/3_GoldDivision/DDS/dds_ad9767/dds_ad9767.srcs/sources_1/new/dds_ad9767.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module dds_ad9767
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/NEW/TYUT/FPGA/Project/3_GoldDivision/DDS/dds_ad9767/dds_ad9767.srcs/sources_1/imports/new/key_filter.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module key_filter
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/NEW/TYUT/FPGA/Project/3_GoldDivision/DDS/dds_ad9767/dds_ad9767.srcs/sim_1/new/dds_ad9767_tb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module dds_ad9767_tb
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'D:/NEW/TYUT/FPGA/Project/3_GoldDivision/DDS/dds_ad9767/dds_ad9767.sim/sim_1/behav/xsim'
Vivado Simulator 2018.3
Copyright 1986-1999, 2001-2018 Xilinx, Inc. All Rights Reserved.
Running: D:/NEW/TYUT/Vivado/Xilinx/Vivado/2018.3/bin/unwrapped/win64.o/xelab.exe -wto b810f27407b445a49d1f72e0ddcc8136 --incr --debug typical --relax --mt 2 -L blk_mem_gen_v8_4_2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot dds_ad9767_tb_behav xil_defaultlib.dds_ad9767_tb xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module blk_mem_gen_v8_4_2.blk_mem_gen_v8_4_2_output_stage(...
Compiling module blk_mem_gen_v8_4_2.blk_mem_gen_v8_4_2_output_stage(...
Compiling module blk_mem_gen_v8_4_2.blk_mem_gen_v8_4_2_softecc_outpu...
Compiling module blk_mem_gen_v8_4_2.blk_mem_gen_v8_4_2_mem_module(C_...
Compiling module blk_mem_gen_v8_4_2.blk_mem_gen_v8_4_2(C_FAMILY="zyn...
Compiling module xil_defaultlib.sine_rom
Compiling module blk_mem_gen_v8_4_2.blk_mem_gen_v8_4_2_mem_module(C_...
Compiling module blk_mem_gen_v8_4_2.blk_mem_gen_v8_4_2(C_FAMILY="zyn...
Compiling module xil_defaultlib.square_rom
Compiling module blk_mem_gen_v8_4_2.blk_mem_gen_v8_4_2_mem_module(C_...
Compiling module blk_mem_gen_v8_4_2.blk_mem_gen_v8_4_2(C_FAMILY="zyn...
Compiling module xil_defaultlib.triangular_rom
Compiling module xil_defaultlib.dds
Compiling module xil_defaultlib.key_filter
Compiling module xil_defaultlib.dds_ad9767
Compiling module xil_defaultlib.dds_ad9767_tb
Compiling module xil_defaultlib.glbl
Built simulation snapshot dds_ad9767_tb_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '3' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'D:/NEW/TYUT/FPGA/Project/3_GoldDivision/DDS/dds_ad9767/dds_ad9767.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "dds_ad9767_tb_behav -key {Behavioral:sim_1:Functional:dds_ad9767_tb} -tclbatch {dds_ad9767_tb.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2018.3
Time resolution is 1 ps
source dds_ad9767_tb.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
 Block Memory Generator module loading initial data...
 Block Memory Generator data initialization complete.
Block Memory Generator module dds_ad9767_tb.U_dds_ad9767.U_dds_a.U_sine_rom.inst.native_mem_module.blk_mem_gen_v8_4_2_inst is using a behavioral model for simulation which will not precisely model memory collision behavior.
 Block Memory Generator module loading initial data...
 Block Memory Generator data initialization complete.
Block Memory Generator module dds_ad9767_tb.U_dds_ad9767.U_dds_a.U_square_rom.inst.native_mem_module.blk_mem_gen_v8_4_2_inst is using a behavioral model for simulation which will not precisely model memory collision behavior.
 Block Memory Generator module loading initial data...
 Block Memory Generator data initialization complete.
Block Memory Generator module dds_ad9767_tb.U_dds_ad9767.U_dds_a.U_triangular_rom.inst.native_mem_module.blk_mem_gen_v8_4_2_inst is using a behavioral model for simulation which will not precisely model memory collision behavior.
 Block Memory Generator module loading initial data...
 Block Memory Generator data initialization complete.
Block Memory Generator module dds_ad9767_tb.U_dds_ad9767.U_dds_b.U_sine_rom.inst.native_mem_module.blk_mem_gen_v8_4_2_inst is using a behavioral model for simulation which will not precisely model memory collision behavior.
 Block Memory Generator module loading initial data...
 Block Memory Generator data initialization complete.
Block Memory Generator module dds_ad9767_tb.U_dds_ad9767.U_dds_b.U_square_rom.inst.native_mem_module.blk_mem_gen_v8_4_2_inst is using a behavioral model for simulation which will not precisely model memory collision behavior.
 Block Memory Generator module loading initial data...
 Block Memory Generator data initialization complete.
Block Memory Generator module dds_ad9767_tb.U_dds_ad9767.U_dds_b.U_triangular_rom.inst.native_mem_module.blk_mem_gen_v8_4_2_inst is using a behavioral model for simulation which will not precisely model memory collision behavior.
INFO: [USF-XSim-96] XSim completed. Design snapshot 'dds_ad9767_tb_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:01 ; elapsed = 00:00:09 . Memory (MB): peak = 1333.895 ; gain = 0.000
run all
WARNING: [Simulator 45-29] Cannot open source file /wrk/2018.3/nightly/2018_12_06_2405991/packages/customer/vivado/data/ip/xilinx/blk_mem_gen_v8_4/simulation/blk_mem_gen_v8_4.v: file does not exist.
run: Time (s): cpu = 00:00:03 ; elapsed = 00:00:15 . Memory (MB): peak = 1333.895 ; gain = 0.000
relaunch_sim
INFO: [Vivado 12-5698] Checking validity of IPs in the design for the 'XSim' simulator...
INFO: [Vivado 12-5682] Launching behavioral simulation in 'D:/NEW/TYUT/FPGA/Project/3_GoldDivision/DDS/dds_ad9767/dds_ad9767.sim/sim_1/behav/xsim'
INFO: [Vivado 12-4795] Using compiled simulation libraries for IPs
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-7] Finding pre-compiled libraries...
INFO: [USF-XSim-11] File 'D:/NEW/TYUT/Vivado/Xilinx/Vivado/2018.3/data/xsim/xsim.ini' copied to run dir:'D:/NEW/TYUT/FPGA/Project/3_GoldDivision/DDS/dds_ad9767/dds_ad9767.sim/sim_1/behav/xsim'
INFO: [SIM-utils-54] Inspecting design source files for 'dds_ad9767_tb' in fileset 'sim_1'...
INFO: [SIM-utils-43] Exported 'D:/NEW/TYUT/FPGA/Project/3_GoldDivision/DDS/dds_ad9767/dds_ad9767.sim/sim_1/behav/xsim/sine_wave.coe'
INFO: [SIM-utils-43] Exported 'D:/NEW/TYUT/FPGA/Project/3_GoldDivision/DDS/dds_ad9767/dds_ad9767.sim/sim_1/behav/xsim/sine_rom.mif'
INFO: [SIM-utils-43] Exported 'D:/NEW/TYUT/FPGA/Project/3_GoldDivision/DDS/dds_ad9767/dds_ad9767.sim/sim_1/behav/xsim/square_wave.coe'
INFO: [SIM-utils-43] Exported 'D:/NEW/TYUT/FPGA/Project/3_GoldDivision/DDS/dds_ad9767/dds_ad9767.sim/sim_1/behav/xsim/square_rom.mif'
INFO: [SIM-utils-43] Exported 'D:/NEW/TYUT/FPGA/Project/3_GoldDivision/DDS/dds_ad9767/dds_ad9767.sim/sim_1/behav/xsim/triangular_wave.coe'
INFO: [SIM-utils-43] Exported 'D:/NEW/TYUT/FPGA/Project/3_GoldDivision/DDS/dds_ad9767/dds_ad9767.sim/sim_1/behav/xsim/triangular_rom.mif'
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'D:/NEW/TYUT/FPGA/Project/3_GoldDivision/DDS/dds_ad9767/dds_ad9767.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj dds_ad9767_tb_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/NEW/TYUT/FPGA/Project/3_GoldDivision/DDS/dds_ad9767/dds_ad9767.srcs/sources_1/ip/triangular_rom/sim/triangular_rom.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module triangular_rom
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/NEW/TYUT/FPGA/Project/3_GoldDivision/DDS/dds_ad9767/dds_ad9767.srcs/sources_1/ip/square_rom/sim/square_rom.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module square_rom
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/NEW/TYUT/FPGA/Project/3_GoldDivision/DDS/dds_ad9767/dds_ad9767.srcs/sources_1/ip/sine_rom/sim/sine_rom.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module sine_rom
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/NEW/TYUT/FPGA/Project/3_GoldDivision/DDS/dds_ad9767/dds_ad9767.srcs/sources_1/imports/new/dds.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module dds
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/NEW/TYUT/FPGA/Project/3_GoldDivision/DDS/dds_ad9767/dds_ad9767.srcs/sources_1/new/dds_ad9767.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module dds_ad9767
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/NEW/TYUT/FPGA/Project/3_GoldDivision/DDS/dds_ad9767/dds_ad9767.srcs/sources_1/imports/new/key_filter.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module key_filter
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/NEW/TYUT/FPGA/Project/3_GoldDivision/DDS/dds_ad9767/dds_ad9767.srcs/sim_1/new/dds_ad9767_tb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module dds_ad9767_tb
INFO: [USF-XSim-69] 'compile' step finished in '2' seconds
INFO: [Vivado 12-5698] Checking validity of IPs in the design for the 'XSim' simulator...
INFO: [Vivado 12-5682] Launching behavioral simulation in 'D:/NEW/TYUT/FPGA/Project/3_GoldDivision/DDS/dds_ad9767/dds_ad9767.sim/sim_1/behav/xsim'
INFO: [Vivado 12-4795] Using compiled simulation libraries for IPs
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'D:/NEW/TYUT/FPGA/Project/3_GoldDivision/DDS/dds_ad9767/dds_ad9767.sim/sim_1/behav/xsim'
Vivado Simulator 2018.3
Copyright 1986-1999, 2001-2018 Xilinx, Inc. All Rights Reserved.
Running: D:/NEW/TYUT/Vivado/Xilinx/Vivado/2018.3/bin/unwrapped/win64.o/xelab.exe -wto b810f27407b445a49d1f72e0ddcc8136 --incr --debug typical --relax --mt 2 -L blk_mem_gen_v8_4_2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot dds_ad9767_tb_behav xil_defaultlib.dds_ad9767_tb xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module blk_mem_gen_v8_4_2.blk_mem_gen_v8_4_2_output_stage(...
Compiling module blk_mem_gen_v8_4_2.blk_mem_gen_v8_4_2_output_stage(...
Compiling module blk_mem_gen_v8_4_2.blk_mem_gen_v8_4_2_softecc_outpu...
Compiling module blk_mem_gen_v8_4_2.blk_mem_gen_v8_4_2_mem_module(C_...
Compiling module blk_mem_gen_v8_4_2.blk_mem_gen_v8_4_2(C_FAMILY="zyn...
Compiling module xil_defaultlib.sine_rom
Compiling module blk_mem_gen_v8_4_2.blk_mem_gen_v8_4_2_mem_module(C_...
Compiling module blk_mem_gen_v8_4_2.blk_mem_gen_v8_4_2(C_FAMILY="zyn...
Compiling module xil_defaultlib.square_rom
Compiling module blk_mem_gen_v8_4_2.blk_mem_gen_v8_4_2_mem_module(C_...
Compiling module blk_mem_gen_v8_4_2.blk_mem_gen_v8_4_2(C_FAMILY="zyn...
Compiling module xil_defaultlib.triangular_rom
Compiling module xil_defaultlib.dds
Compiling module xil_defaultlib.key_filter
Compiling module xil_defaultlib.dds_ad9767
Compiling module xil_defaultlib.dds_ad9767_tb
Compiling module xil_defaultlib.glbl
Built simulation snapshot dds_ad9767_tb_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '3' seconds
Vivado Simulator 2018.3
Time resolution is 1 ps
 Block Memory Generator module loading initial data...
 Block Memory Generator data initialization complete.
Block Memory Generator module dds_ad9767_tb.U_dds_ad9767.U_dds_a.U_sine_rom.inst.native_mem_module.blk_mem_gen_v8_4_2_inst is using a behavioral model for simulation which will not precisely model memory collision behavior.
 Block Memory Generator module loading initial data...
 Block Memory Generator data initialization complete.
Block Memory Generator module dds_ad9767_tb.U_dds_ad9767.U_dds_a.U_square_rom.inst.native_mem_module.blk_mem_gen_v8_4_2_inst is using a behavioral model for simulation which will not precisely model memory collision behavior.
 Block Memory Generator module loading initial data...
 Block Memory Generator data initialization complete.
Block Memory Generator module dds_ad9767_tb.U_dds_ad9767.U_dds_a.U_triangular_rom.inst.native_mem_module.blk_mem_gen_v8_4_2_inst is using a behavioral model for simulation which will not precisely model memory collision behavior.
 Block Memory Generator module loading initial data...
 Block Memory Generator data initialization complete.
Block Memory Generator module dds_ad9767_tb.U_dds_ad9767.U_dds_b.U_sine_rom.inst.native_mem_module.blk_mem_gen_v8_4_2_inst is using a behavioral model for simulation which will not precisely model memory collision behavior.
 Block Memory Generator module loading initial data...
 Block Memory Generator data initialization complete.
Block Memory Generator module dds_ad9767_tb.U_dds_ad9767.U_dds_b.U_square_rom.inst.native_mem_module.blk_mem_gen_v8_4_2_inst is using a behavioral model for simulation which will not precisely model memory collision behavior.
 Block Memory Generator module loading initial data...
 Block Memory Generator data initialization complete.
Block Memory Generator module dds_ad9767_tb.U_dds_ad9767.U_dds_b.U_triangular_rom.inst.native_mem_module.blk_mem_gen_v8_4_2_inst is using a behavioral model for simulation which will not precisely model memory collision behavior.
relaunch_sim: Time (s): cpu = 00:00:01 ; elapsed = 00:00:08 . Memory (MB): peak = 1333.895 ; gain = 0.000
run all
run: Time (s): cpu = 00:00:02 ; elapsed = 00:00:13 . Memory (MB): peak = 1333.895 ; gain = 0.000
current_wave_config {Untitled 4}
Untitled 4
add_wave {{/dds_ad9767_tb}} 
current_wave_config {Untitled 4}
Untitled 4
add_wave {{/dds_ad9767_tb/U_dds_ad9767}} 
current_wave_config {Untitled 4}
Untitled 4
add_wave {{/glbl}} 
relaunch_sim
INFO: [Vivado 12-5698] Checking validity of IPs in the design for the 'XSim' simulator...
INFO: [Vivado 12-5682] Launching behavioral simulation in 'D:/NEW/TYUT/FPGA/Project/3_GoldDivision/DDS/dds_ad9767/dds_ad9767.sim/sim_1/behav/xsim'
INFO: [Vivado 12-4795] Using compiled simulation libraries for IPs
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-7] Finding pre-compiled libraries...
INFO: [USF-XSim-11] File 'D:/NEW/TYUT/Vivado/Xilinx/Vivado/2018.3/data/xsim/xsim.ini' copied to run dir:'D:/NEW/TYUT/FPGA/Project/3_GoldDivision/DDS/dds_ad9767/dds_ad9767.sim/sim_1/behav/xsim'
INFO: [SIM-utils-54] Inspecting design source files for 'dds_ad9767_tb' in fileset 'sim_1'...
INFO: [SIM-utils-43] Exported 'D:/NEW/TYUT/FPGA/Project/3_GoldDivision/DDS/dds_ad9767/dds_ad9767.sim/sim_1/behav/xsim/sine_wave.coe'
INFO: [SIM-utils-43] Exported 'D:/NEW/TYUT/FPGA/Project/3_GoldDivision/DDS/dds_ad9767/dds_ad9767.sim/sim_1/behav/xsim/sine_rom.mif'
INFO: [SIM-utils-43] Exported 'D:/NEW/TYUT/FPGA/Project/3_GoldDivision/DDS/dds_ad9767/dds_ad9767.sim/sim_1/behav/xsim/square_wave.coe'
INFO: [SIM-utils-43] Exported 'D:/NEW/TYUT/FPGA/Project/3_GoldDivision/DDS/dds_ad9767/dds_ad9767.sim/sim_1/behav/xsim/square_rom.mif'
INFO: [SIM-utils-43] Exported 'D:/NEW/TYUT/FPGA/Project/3_GoldDivision/DDS/dds_ad9767/dds_ad9767.sim/sim_1/behav/xsim/triangular_wave.coe'
INFO: [SIM-utils-43] Exported 'D:/NEW/TYUT/FPGA/Project/3_GoldDivision/DDS/dds_ad9767/dds_ad9767.sim/sim_1/behav/xsim/triangular_rom.mif'
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'D:/NEW/TYUT/FPGA/Project/3_GoldDivision/DDS/dds_ad9767/dds_ad9767.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj dds_ad9767_tb_vlog.prj"
INFO: [USF-XSim-69] 'compile' step finished in '2' seconds
INFO: [Vivado 12-5698] Checking validity of IPs in the design for the 'XSim' simulator...
INFO: [Vivado 12-5682] Launching behavioral simulation in 'D:/NEW/TYUT/FPGA/Project/3_GoldDivision/DDS/dds_ad9767/dds_ad9767.sim/sim_1/behav/xsim'
INFO: [Vivado 12-4795] Using compiled simulation libraries for IPs
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'D:/NEW/TYUT/FPGA/Project/3_GoldDivision/DDS/dds_ad9767/dds_ad9767.sim/sim_1/behav/xsim'
Vivado Simulator 2018.3
Copyright 1986-1999, 2001-2018 Xilinx, Inc. All Rights Reserved.
Running: D:/NEW/TYUT/Vivado/Xilinx/Vivado/2018.3/bin/unwrapped/win64.o/xelab.exe -wto b810f27407b445a49d1f72e0ddcc8136 --incr --debug typical --relax --mt 2 -L blk_mem_gen_v8_4_2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot dds_ad9767_tb_behav xil_defaultlib.dds_ad9767_tb xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
INFO: [XSIM 43-4323] No Change in HDL. Linking previously generated obj files to create kernel
INFO: [USF-XSim-69] 'elaborate' step finished in '2' seconds
Vivado Simulator 2018.3
Time resolution is 1 ps
 Block Memory Generator module loading initial data...
 Block Memory Generator data initialization complete.
Block Memory Generator module dds_ad9767_tb.U_dds_ad9767.U_dds_a.U_sine_rom.inst.native_mem_module.blk_mem_gen_v8_4_2_inst is using a behavioral model for simulation which will not precisely model memory collision behavior.
 Block Memory Generator module loading initial data...
 Block Memory Generator data initialization complete.
Block Memory Generator module dds_ad9767_tb.U_dds_ad9767.U_dds_a.U_square_rom.inst.native_mem_module.blk_mem_gen_v8_4_2_inst is using a behavioral model for simulation which will not precisely model memory collision behavior.
 Block Memory Generator module loading initial data...
 Block Memory Generator data initialization complete.
Block Memory Generator module dds_ad9767_tb.U_dds_ad9767.U_dds_a.U_triangular_rom.inst.native_mem_module.blk_mem_gen_v8_4_2_inst is using a behavioral model for simulation which will not precisely model memory collision behavior.
 Block Memory Generator module loading initial data...
 Block Memory Generator data initialization complete.
Block Memory Generator module dds_ad9767_tb.U_dds_ad9767.U_dds_b.U_sine_rom.inst.native_mem_module.blk_mem_gen_v8_4_2_inst is using a behavioral model for simulation which will not precisely model memory collision behavior.
 Block Memory Generator module loading initial data...
 Block Memory Generator data initialization complete.
Block Memory Generator module dds_ad9767_tb.U_dds_ad9767.U_dds_b.U_square_rom.inst.native_mem_module.blk_mem_gen_v8_4_2_inst is using a behavioral model for simulation which will not precisely model memory collision behavior.
 Block Memory Generator module loading initial data...
 Block Memory Generator data initialization complete.
Block Memory Generator module dds_ad9767_tb.U_dds_ad9767.U_dds_b.U_triangular_rom.inst.native_mem_module.blk_mem_gen_v8_4_2_inst is using a behavioral model for simulation which will not precisely model memory collision behavior.
relaunch_sim: Time (s): cpu = 00:00:01 ; elapsed = 00:00:06 . Memory (MB): peak = 1333.895 ; gain = 0.000
current_wave_config {Untitled 4}
Untitled 4
add_wave {{/dds_ad9767_tb/U_dds_ad9767/U_dds_a}} 
current_wave_config {Untitled 4}
Untitled 4
add_wave {{/dds_ad9767_tb/U_dds_ad9767/U_f_switch_button_a_i}} 
current_wave_config {Untitled 4}
Untitled 4
add_wave {{/dds_ad9767_tb/U_dds_ad9767/U_p_switch_button_a_i}} 
current_wave_config {Untitled 4}
Untitled 4
add_wave {{/dds_ad9767_tb/U_dds_ad9767/U_dds_b}} 
current_wave_config {Untitled 4}
Untitled 4
add_wave {{/dds_ad9767_tb/U_dds_ad9767/U_f_switch_button_b_i}} 
current_wave_config {Untitled 4}
Untitled 4
add_wave {{/dds_ad9767_tb/U_dds_ad9767/U_p_switch_button_b_i}} 
relaunch_sim
INFO: [Vivado 12-5698] Checking validity of IPs in the design for the 'XSim' simulator...
INFO: [Vivado 12-5682] Launching behavioral simulation in 'D:/NEW/TYUT/FPGA/Project/3_GoldDivision/DDS/dds_ad9767/dds_ad9767.sim/sim_1/behav/xsim'
INFO: [Vivado 12-4795] Using compiled simulation libraries for IPs
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-7] Finding pre-compiled libraries...
INFO: [USF-XSim-11] File 'D:/NEW/TYUT/Vivado/Xilinx/Vivado/2018.3/data/xsim/xsim.ini' copied to run dir:'D:/NEW/TYUT/FPGA/Project/3_GoldDivision/DDS/dds_ad9767/dds_ad9767.sim/sim_1/behav/xsim'
INFO: [SIM-utils-54] Inspecting design source files for 'dds_ad9767_tb' in fileset 'sim_1'...
INFO: [SIM-utils-43] Exported 'D:/NEW/TYUT/FPGA/Project/3_GoldDivision/DDS/dds_ad9767/dds_ad9767.sim/sim_1/behav/xsim/sine_wave.coe'
INFO: [SIM-utils-43] Exported 'D:/NEW/TYUT/FPGA/Project/3_GoldDivision/DDS/dds_ad9767/dds_ad9767.sim/sim_1/behav/xsim/sine_rom.mif'
INFO: [SIM-utils-43] Exported 'D:/NEW/TYUT/FPGA/Project/3_GoldDivision/DDS/dds_ad9767/dds_ad9767.sim/sim_1/behav/xsim/square_wave.coe'
INFO: [SIM-utils-43] Exported 'D:/NEW/TYUT/FPGA/Project/3_GoldDivision/DDS/dds_ad9767/dds_ad9767.sim/sim_1/behav/xsim/square_rom.mif'
INFO: [SIM-utils-43] Exported 'D:/NEW/TYUT/FPGA/Project/3_GoldDivision/DDS/dds_ad9767/dds_ad9767.sim/sim_1/behav/xsim/triangular_wave.coe'
INFO: [SIM-utils-43] Exported 'D:/NEW/TYUT/FPGA/Project/3_GoldDivision/DDS/dds_ad9767/dds_ad9767.sim/sim_1/behav/xsim/triangular_rom.mif'
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'D:/NEW/TYUT/FPGA/Project/3_GoldDivision/DDS/dds_ad9767/dds_ad9767.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj dds_ad9767_tb_vlog.prj"
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [Vivado 12-5698] Checking validity of IPs in the design for the 'XSim' simulator...
INFO: [Vivado 12-5682] Launching behavioral simulation in 'D:/NEW/TYUT/FPGA/Project/3_GoldDivision/DDS/dds_ad9767/dds_ad9767.sim/sim_1/behav/xsim'
INFO: [Vivado 12-4795] Using compiled simulation libraries for IPs
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'D:/NEW/TYUT/FPGA/Project/3_GoldDivision/DDS/dds_ad9767/dds_ad9767.sim/sim_1/behav/xsim'
Vivado Simulator 2018.3
Copyright 1986-1999, 2001-2018 Xilinx, Inc. All Rights Reserved.
Running: D:/NEW/TYUT/Vivado/Xilinx/Vivado/2018.3/bin/unwrapped/win64.o/xelab.exe -wto b810f27407b445a49d1f72e0ddcc8136 --incr --debug typical --relax --mt 2 -L blk_mem_gen_v8_4_2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot dds_ad9767_tb_behav xil_defaultlib.dds_ad9767_tb xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
INFO: [XSIM 43-4323] No Change in HDL. Linking previously generated obj files to create kernel
INFO: [USF-XSim-69] 'elaborate' step finished in '2' seconds
Vivado Simulator 2018.3
Time resolution is 1 ps
 Block Memory Generator module loading initial data...
 Block Memory Generator data initialization complete.
Block Memory Generator module dds_ad9767_tb.U_dds_ad9767.U_dds_a.U_sine_rom.inst.native_mem_module.blk_mem_gen_v8_4_2_inst is using a behavioral model for simulation which will not precisely model memory collision behavior.
 Block Memory Generator module loading initial data...
 Block Memory Generator data initialization complete.
Block Memory Generator module dds_ad9767_tb.U_dds_ad9767.U_dds_a.U_square_rom.inst.native_mem_module.blk_mem_gen_v8_4_2_inst is using a behavioral model for simulation which will not precisely model memory collision behavior.
 Block Memory Generator module loading initial data...
 Block Memory Generator data initialization complete.
Block Memory Generator module dds_ad9767_tb.U_dds_ad9767.U_dds_a.U_triangular_rom.inst.native_mem_module.blk_mem_gen_v8_4_2_inst is using a behavioral model for simulation which will not precisely model memory collision behavior.
 Block Memory Generator module loading initial data...
 Block Memory Generator data initialization complete.
Block Memory Generator module dds_ad9767_tb.U_dds_ad9767.U_dds_b.U_sine_rom.inst.native_mem_module.blk_mem_gen_v8_4_2_inst is using a behavioral model for simulation which will not precisely model memory collision behavior.
 Block Memory Generator module loading initial data...
 Block Memory Generator data initialization complete.
Block Memory Generator module dds_ad9767_tb.U_dds_ad9767.U_dds_b.U_square_rom.inst.native_mem_module.blk_mem_gen_v8_4_2_inst is using a behavioral model for simulation which will not precisely model memory collision behavior.
 Block Memory Generator module loading initial data...
 Block Memory Generator data initialization complete.
Block Memory Generator module dds_ad9767_tb.U_dds_ad9767.U_dds_b.U_triangular_rom.inst.native_mem_module.blk_mem_gen_v8_4_2_inst is using a behavioral model for simulation which will not precisely model memory collision behavior.
relaunch_sim: Time (s): cpu = 00:00:01 ; elapsed = 00:00:07 . Memory (MB): peak = 1333.895 ; gain = 0.000
relaunch_sim
INFO: [Vivado 12-5698] Checking validity of IPs in the design for the 'XSim' simulator...
INFO: [Vivado 12-5682] Launching behavioral simulation in 'D:/NEW/TYUT/FPGA/Project/3_GoldDivision/DDS/dds_ad9767/dds_ad9767.sim/sim_1/behav/xsim'
INFO: [Vivado 12-4795] Using compiled simulation libraries for IPs
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-7] Finding pre-compiled libraries...
INFO: [USF-XSim-11] File 'D:/NEW/TYUT/Vivado/Xilinx/Vivado/2018.3/data/xsim/xsim.ini' copied to run dir:'D:/NEW/TYUT/FPGA/Project/3_GoldDivision/DDS/dds_ad9767/dds_ad9767.sim/sim_1/behav/xsim'
INFO: [SIM-utils-54] Inspecting design source files for 'dds_ad9767_tb' in fileset 'sim_1'...
INFO: [SIM-utils-43] Exported 'D:/NEW/TYUT/FPGA/Project/3_GoldDivision/DDS/dds_ad9767/dds_ad9767.sim/sim_1/behav/xsim/sine_wave.coe'
INFO: [SIM-utils-43] Exported 'D:/NEW/TYUT/FPGA/Project/3_GoldDivision/DDS/dds_ad9767/dds_ad9767.sim/sim_1/behav/xsim/sine_rom.mif'
INFO: [SIM-utils-43] Exported 'D:/NEW/TYUT/FPGA/Project/3_GoldDivision/DDS/dds_ad9767/dds_ad9767.sim/sim_1/behav/xsim/square_wave.coe'
INFO: [SIM-utils-43] Exported 'D:/NEW/TYUT/FPGA/Project/3_GoldDivision/DDS/dds_ad9767/dds_ad9767.sim/sim_1/behav/xsim/square_rom.mif'
INFO: [SIM-utils-43] Exported 'D:/NEW/TYUT/FPGA/Project/3_GoldDivision/DDS/dds_ad9767/dds_ad9767.sim/sim_1/behav/xsim/triangular_wave.coe'
INFO: [SIM-utils-43] Exported 'D:/NEW/TYUT/FPGA/Project/3_GoldDivision/DDS/dds_ad9767/dds_ad9767.sim/sim_1/behav/xsim/triangular_rom.mif'
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'D:/NEW/TYUT/FPGA/Project/3_GoldDivision/DDS/dds_ad9767/dds_ad9767.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj dds_ad9767_tb_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/NEW/TYUT/FPGA/Project/3_GoldDivision/DDS/dds_ad9767/dds_ad9767.srcs/sources_1/ip/triangular_rom/sim/triangular_rom.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module triangular_rom
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/NEW/TYUT/FPGA/Project/3_GoldDivision/DDS/dds_ad9767/dds_ad9767.srcs/sources_1/ip/square_rom/sim/square_rom.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module square_rom
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/NEW/TYUT/FPGA/Project/3_GoldDivision/DDS/dds_ad9767/dds_ad9767.srcs/sources_1/ip/sine_rom/sim/sine_rom.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module sine_rom
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/NEW/TYUT/FPGA/Project/3_GoldDivision/DDS/dds_ad9767/dds_ad9767.srcs/sources_1/imports/new/dds.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module dds
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/NEW/TYUT/FPGA/Project/3_GoldDivision/DDS/dds_ad9767/dds_ad9767.srcs/sources_1/new/dds_ad9767.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module dds_ad9767
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/NEW/TYUT/FPGA/Project/3_GoldDivision/DDS/dds_ad9767/dds_ad9767.srcs/sources_1/imports/new/key_filter.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module key_filter
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/NEW/TYUT/FPGA/Project/3_GoldDivision/DDS/dds_ad9767/dds_ad9767.srcs/sim_1/new/dds_ad9767_tb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module dds_ad9767_tb
INFO: [USF-XSim-69] 'compile' step finished in '2' seconds
launch_simulation: Time (s): cpu = 00:00:01 ; elapsed = 00:00:10 . Memory (MB): peak = 1349.344 ; gain = 0.000
INFO: [Vivado 12-5698] Checking validity of IPs in the design for the 'XSim' simulator...
INFO: [Vivado 12-5682] Launching behavioral simulation in 'D:/NEW/TYUT/FPGA/Project/3_GoldDivision/DDS/dds_ad9767/dds_ad9767.sim/sim_1/behav/xsim'
INFO: [Vivado 12-4795] Using compiled simulation libraries for IPs
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'D:/NEW/TYUT/FPGA/Project/3_GoldDivision/DDS/dds_ad9767/dds_ad9767.sim/sim_1/behav/xsim'
Vivado Simulator 2018.3
Copyright 1986-1999, 2001-2018 Xilinx, Inc. All Rights Reserved.
Running: D:/NEW/TYUT/Vivado/Xilinx/Vivado/2018.3/bin/unwrapped/win64.o/xelab.exe -wto b810f27407b445a49d1f72e0ddcc8136 --incr --debug typical --relax --mt 2 -L blk_mem_gen_v8_4_2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot dds_ad9767_tb_behav xil_defaultlib.dds_ad9767_tb xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module blk_mem_gen_v8_4_2.blk_mem_gen_v8_4_2_output_stage(...
Compiling module blk_mem_gen_v8_4_2.blk_mem_gen_v8_4_2_output_stage(...
Compiling module blk_mem_gen_v8_4_2.blk_mem_gen_v8_4_2_softecc_outpu...
Compiling module blk_mem_gen_v8_4_2.blk_mem_gen_v8_4_2_mem_module(C_...
Compiling module blk_mem_gen_v8_4_2.blk_mem_gen_v8_4_2(C_FAMILY="zyn...
Compiling module xil_defaultlib.sine_rom
Compiling module blk_mem_gen_v8_4_2.blk_mem_gen_v8_4_2_mem_module(C_...
Compiling module blk_mem_gen_v8_4_2.blk_mem_gen_v8_4_2(C_FAMILY="zyn...
Compiling module xil_defaultlib.square_rom
Compiling module blk_mem_gen_v8_4_2.blk_mem_gen_v8_4_2_mem_module(C_...
Compiling module blk_mem_gen_v8_4_2.blk_mem_gen_v8_4_2(C_FAMILY="zyn...
Compiling module xil_defaultlib.triangular_rom
Compiling module xil_defaultlib.dds
Compiling module xil_defaultlib.key_filter
Compiling module xil_defaultlib.dds_ad9767
Compiling module xil_defaultlib.dds_ad9767_tb
Compiling module xil_defaultlib.glbl
Built simulation snapshot dds_ad9767_tb_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '3' seconds
Vivado Simulator 2018.3
Time resolution is 1 ps
 Block Memory Generator module loading initial data...
 Block Memory Generator data initialization complete.
Block Memory Generator module dds_ad9767_tb.U_dds_ad9767.U_dds_a.U_sine_rom.inst.native_mem_module.blk_mem_gen_v8_4_2_inst is using a behavioral model for simulation which will not precisely model memory collision behavior.
 Block Memory Generator module loading initial data...
 Block Memory Generator data initialization complete.
Block Memory Generator module dds_ad9767_tb.U_dds_ad9767.U_dds_a.U_square_rom.inst.native_mem_module.blk_mem_gen_v8_4_2_inst is using a behavioral model for simulation which will not precisely model memory collision behavior.
 Block Memory Generator module loading initial data...
 Block Memory Generator data initialization complete.
Block Memory Generator module dds_ad9767_tb.U_dds_ad9767.U_dds_a.U_triangular_rom.inst.native_mem_module.blk_mem_gen_v8_4_2_inst is using a behavioral model for simulation which will not precisely model memory collision behavior.
 Block Memory Generator module loading initial data...
 Block Memory Generator data initialization complete.
Block Memory Generator module dds_ad9767_tb.U_dds_ad9767.U_dds_b.U_sine_rom.inst.native_mem_module.blk_mem_gen_v8_4_2_inst is using a behavioral model for simulation which will not precisely model memory collision behavior.
 Block Memory Generator module loading initial data...
 Block Memory Generator data initialization complete.
Block Memory Generator module dds_ad9767_tb.U_dds_ad9767.U_dds_b.U_square_rom.inst.native_mem_module.blk_mem_gen_v8_4_2_inst is using a behavioral model for simulation which will not precisely model memory collision behavior.
 Block Memory Generator module loading initial data...
 Block Memory Generator data initialization complete.
Block Memory Generator module dds_ad9767_tb.U_dds_ad9767.U_dds_b.U_triangular_rom.inst.native_mem_module.blk_mem_gen_v8_4_2_inst is using a behavioral model for simulation which will not precisely model memory collision behavior.
relaunch_sim: Time (s): cpu = 00:00:01 ; elapsed = 00:00:16 . Memory (MB): peak = 1349.344 ; gain = 0.000
run all
run: Time (s): cpu = 00:01:32 ; elapsed = 00:02:16 . Memory (MB): peak = 1393.785 ; gain = 44.441
relaunch_sim
INFO: [Vivado 12-5698] Checking validity of IPs in the design for the 'XSim' simulator...
INFO: [Vivado 12-5682] Launching behavioral simulation in 'D:/NEW/TYUT/FPGA/Project/3_GoldDivision/DDS/dds_ad9767/dds_ad9767.sim/sim_1/behav/xsim'
INFO: [Vivado 12-4795] Using compiled simulation libraries for IPs
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-7] Finding pre-compiled libraries...
INFO: [USF-XSim-11] File 'D:/NEW/TYUT/Vivado/Xilinx/Vivado/2018.3/data/xsim/xsim.ini' copied to run dir:'D:/NEW/TYUT/FPGA/Project/3_GoldDivision/DDS/dds_ad9767/dds_ad9767.sim/sim_1/behav/xsim'
INFO: [SIM-utils-54] Inspecting design source files for 'dds_ad9767_tb' in fileset 'sim_1'...
INFO: [SIM-utils-43] Exported 'D:/NEW/TYUT/FPGA/Project/3_GoldDivision/DDS/dds_ad9767/dds_ad9767.sim/sim_1/behav/xsim/sine_wave.coe'
INFO: [SIM-utils-43] Exported 'D:/NEW/TYUT/FPGA/Project/3_GoldDivision/DDS/dds_ad9767/dds_ad9767.sim/sim_1/behav/xsim/sine_rom.mif'
INFO: [SIM-utils-43] Exported 'D:/NEW/TYUT/FPGA/Project/3_GoldDivision/DDS/dds_ad9767/dds_ad9767.sim/sim_1/behav/xsim/square_wave.coe'
INFO: [SIM-utils-43] Exported 'D:/NEW/TYUT/FPGA/Project/3_GoldDivision/DDS/dds_ad9767/dds_ad9767.sim/sim_1/behav/xsim/square_rom.mif'
INFO: [SIM-utils-43] Exported 'D:/NEW/TYUT/FPGA/Project/3_GoldDivision/DDS/dds_ad9767/dds_ad9767.sim/sim_1/behav/xsim/triangular_wave.coe'
INFO: [SIM-utils-43] Exported 'D:/NEW/TYUT/FPGA/Project/3_GoldDivision/DDS/dds_ad9767/dds_ad9767.sim/sim_1/behav/xsim/triangular_rom.mif'
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'D:/NEW/TYUT/FPGA/Project/3_GoldDivision/DDS/dds_ad9767/dds_ad9767.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj dds_ad9767_tb_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/NEW/TYUT/FPGA/Project/3_GoldDivision/DDS/dds_ad9767/dds_ad9767.srcs/sources_1/ip/triangular_rom/sim/triangular_rom.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module triangular_rom
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/NEW/TYUT/FPGA/Project/3_GoldDivision/DDS/dds_ad9767/dds_ad9767.srcs/sources_1/ip/square_rom/sim/square_rom.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module square_rom
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/NEW/TYUT/FPGA/Project/3_GoldDivision/DDS/dds_ad9767/dds_ad9767.srcs/sources_1/ip/sine_rom/sim/sine_rom.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module sine_rom
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/NEW/TYUT/FPGA/Project/3_GoldDivision/DDS/dds_ad9767/dds_ad9767.srcs/sources_1/imports/new/dds.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module dds
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/NEW/TYUT/FPGA/Project/3_GoldDivision/DDS/dds_ad9767/dds_ad9767.srcs/sources_1/new/dds_ad9767.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module dds_ad9767
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/NEW/TYUT/FPGA/Project/3_GoldDivision/DDS/dds_ad9767/dds_ad9767.srcs/sources_1/imports/new/key_filter.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module key_filter
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/NEW/TYUT/FPGA/Project/3_GoldDivision/DDS/dds_ad9767/dds_ad9767.srcs/sim_1/new/dds_ad9767_tb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module dds_ad9767_tb
INFO: [USF-XSim-69] 'compile' step finished in '2' seconds
INFO: [Vivado 12-5698] Checking validity of IPs in the design for the 'XSim' simulator...
INFO: [Vivado 12-5682] Launching behavioral simulation in 'D:/NEW/TYUT/FPGA/Project/3_GoldDivision/DDS/dds_ad9767/dds_ad9767.sim/sim_1/behav/xsim'
INFO: [Vivado 12-4795] Using compiled simulation libraries for IPs
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'D:/NEW/TYUT/FPGA/Project/3_GoldDivision/DDS/dds_ad9767/dds_ad9767.sim/sim_1/behav/xsim'
Vivado Simulator 2018.3
Copyright 1986-1999, 2001-2018 Xilinx, Inc. All Rights Reserved.
Running: D:/NEW/TYUT/Vivado/Xilinx/Vivado/2018.3/bin/unwrapped/win64.o/xelab.exe -wto b810f27407b445a49d1f72e0ddcc8136 --incr --debug typical --relax --mt 2 -L blk_mem_gen_v8_4_2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot dds_ad9767_tb_behav xil_defaultlib.dds_ad9767_tb xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module blk_mem_gen_v8_4_2.blk_mem_gen_v8_4_2_output_stage(...
Compiling module blk_mem_gen_v8_4_2.blk_mem_gen_v8_4_2_output_stage(...
Compiling module blk_mem_gen_v8_4_2.blk_mem_gen_v8_4_2_softecc_outpu...
Compiling module blk_mem_gen_v8_4_2.blk_mem_gen_v8_4_2_mem_module(C_...
Compiling module blk_mem_gen_v8_4_2.blk_mem_gen_v8_4_2(C_FAMILY="zyn...
Compiling module xil_defaultlib.sine_rom
Compiling module blk_mem_gen_v8_4_2.blk_mem_gen_v8_4_2_mem_module(C_...
Compiling module blk_mem_gen_v8_4_2.blk_mem_gen_v8_4_2(C_FAMILY="zyn...
Compiling module xil_defaultlib.square_rom
Compiling module blk_mem_gen_v8_4_2.blk_mem_gen_v8_4_2_mem_module(C_...
Compiling module blk_mem_gen_v8_4_2.blk_mem_gen_v8_4_2(C_FAMILY="zyn...
Compiling module xil_defaultlib.triangular_rom
Compiling module xil_defaultlib.dds
Compiling module xil_defaultlib.key_filter
Compiling module xil_defaultlib.dds_ad9767
Compiling module xil_defaultlib.dds_ad9767_tb
Compiling module xil_defaultlib.glbl
Built simulation snapshot dds_ad9767_tb_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '4' seconds
Vivado Simulator 2018.3
Time resolution is 1 ps
 Block Memory Generator module loading initial data...
 Block Memory Generator data initialization complete.
Block Memory Generator module dds_ad9767_tb.U_dds_ad9767.U_dds_a.U_sine_rom.inst.native_mem_module.blk_mem_gen_v8_4_2_inst is using a behavioral model for simulation which will not precisely model memory collision behavior.
 Block Memory Generator module loading initial data...
 Block Memory Generator data initialization complete.
Block Memory Generator module dds_ad9767_tb.U_dds_ad9767.U_dds_a.U_square_rom.inst.native_mem_module.blk_mem_gen_v8_4_2_inst is using a behavioral model for simulation which will not precisely model memory collision behavior.
 Block Memory Generator module loading initial data...
 Block Memory Generator data initialization complete.
Block Memory Generator module dds_ad9767_tb.U_dds_ad9767.U_dds_a.U_triangular_rom.inst.native_mem_module.blk_mem_gen_v8_4_2_inst is using a behavioral model for simulation which will not precisely model memory collision behavior.
 Block Memory Generator module loading initial data...
 Block Memory Generator data initialization complete.
Block Memory Generator module dds_ad9767_tb.U_dds_ad9767.U_dds_b.U_sine_rom.inst.native_mem_module.blk_mem_gen_v8_4_2_inst is using a behavioral model for simulation which will not precisely model memory collision behavior.
 Block Memory Generator module loading initial data...
 Block Memory Generator data initialization complete.
Block Memory Generator module dds_ad9767_tb.U_dds_ad9767.U_dds_b.U_square_rom.inst.native_mem_module.blk_mem_gen_v8_4_2_inst is using a behavioral model for simulation which will not precisely model memory collision behavior.
 Block Memory Generator module loading initial data...
 Block Memory Generator data initialization complete.
Block Memory Generator module dds_ad9767_tb.U_dds_ad9767.U_dds_b.U_triangular_rom.inst.native_mem_module.blk_mem_gen_v8_4_2_inst is using a behavioral model for simulation which will not precisely model memory collision behavior.
relaunch_sim: Time (s): cpu = 00:00:01 ; elapsed = 00:00:09 . Memory (MB): peak = 1393.816 ; gain = 0.000
run all
run: Time (s): cpu = 00:01:08 ; elapsed = 00:01:42 . Memory (MB): peak = 1403.180 ; gain = 9.363
relaunch_sim
INFO: [Vivado 12-5698] Checking validity of IPs in the design for the 'XSim' simulator...
INFO: [Vivado 12-5682] Launching behavioral simulation in 'D:/NEW/TYUT/FPGA/Project/3_GoldDivision/DDS/dds_ad9767/dds_ad9767.sim/sim_1/behav/xsim'
INFO: [Vivado 12-4795] Using compiled simulation libraries for IPs
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-7] Finding pre-compiled libraries...
INFO: [USF-XSim-11] File 'D:/NEW/TYUT/Vivado/Xilinx/Vivado/2018.3/data/xsim/xsim.ini' copied to run dir:'D:/NEW/TYUT/FPGA/Project/3_GoldDivision/DDS/dds_ad9767/dds_ad9767.sim/sim_1/behav/xsim'
INFO: [SIM-utils-54] Inspecting design source files for 'dds_ad9767_tb' in fileset 'sim_1'...
INFO: [SIM-utils-43] Exported 'D:/NEW/TYUT/FPGA/Project/3_GoldDivision/DDS/dds_ad9767/dds_ad9767.sim/sim_1/behav/xsim/sine_wave.coe'
INFO: [SIM-utils-43] Exported 'D:/NEW/TYUT/FPGA/Project/3_GoldDivision/DDS/dds_ad9767/dds_ad9767.sim/sim_1/behav/xsim/sine_rom.mif'
INFO: [SIM-utils-43] Exported 'D:/NEW/TYUT/FPGA/Project/3_GoldDivision/DDS/dds_ad9767/dds_ad9767.sim/sim_1/behav/xsim/square_wave.coe'
INFO: [SIM-utils-43] Exported 'D:/NEW/TYUT/FPGA/Project/3_GoldDivision/DDS/dds_ad9767/dds_ad9767.sim/sim_1/behav/xsim/square_rom.mif'
INFO: [SIM-utils-43] Exported 'D:/NEW/TYUT/FPGA/Project/3_GoldDivision/DDS/dds_ad9767/dds_ad9767.sim/sim_1/behav/xsim/triangular_wave.coe'
INFO: [SIM-utils-43] Exported 'D:/NEW/TYUT/FPGA/Project/3_GoldDivision/DDS/dds_ad9767/dds_ad9767.sim/sim_1/behav/xsim/triangular_rom.mif'
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'D:/NEW/TYUT/FPGA/Project/3_GoldDivision/DDS/dds_ad9767/dds_ad9767.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj dds_ad9767_tb_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/NEW/TYUT/FPGA/Project/3_GoldDivision/DDS/dds_ad9767/dds_ad9767.srcs/sources_1/ip/triangular_rom/sim/triangular_rom.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module triangular_rom
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/NEW/TYUT/FPGA/Project/3_GoldDivision/DDS/dds_ad9767/dds_ad9767.srcs/sources_1/ip/square_rom/sim/square_rom.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module square_rom
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/NEW/TYUT/FPGA/Project/3_GoldDivision/DDS/dds_ad9767/dds_ad9767.srcs/sources_1/ip/sine_rom/sim/sine_rom.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module sine_rom
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/NEW/TYUT/FPGA/Project/3_GoldDivision/DDS/dds_ad9767/dds_ad9767.srcs/sources_1/imports/new/dds.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module dds
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/NEW/TYUT/FPGA/Project/3_GoldDivision/DDS/dds_ad9767/dds_ad9767.srcs/sources_1/new/dds_ad9767.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module dds_ad9767
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/NEW/TYUT/FPGA/Project/3_GoldDivision/DDS/dds_ad9767/dds_ad9767.srcs/sources_1/imports/new/key_filter.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module key_filter
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/NEW/TYUT/FPGA/Project/3_GoldDivision/DDS/dds_ad9767/dds_ad9767.srcs/sim_1/new/dds_ad9767_tb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module dds_ad9767_tb
INFO: [USF-XSim-69] 'compile' step finished in '2' seconds
INFO: [Vivado 12-5698] Checking validity of IPs in the design for the 'XSim' simulator...
INFO: [Vivado 12-5682] Launching behavioral simulation in 'D:/NEW/TYUT/FPGA/Project/3_GoldDivision/DDS/dds_ad9767/dds_ad9767.sim/sim_1/behav/xsim'
INFO: [Vivado 12-4795] Using compiled simulation libraries for IPs
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'D:/NEW/TYUT/FPGA/Project/3_GoldDivision/DDS/dds_ad9767/dds_ad9767.sim/sim_1/behav/xsim'
Vivado Simulator 2018.3
Copyright 1986-1999, 2001-2018 Xilinx, Inc. All Rights Reserved.
Running: D:/NEW/TYUT/Vivado/Xilinx/Vivado/2018.3/bin/unwrapped/win64.o/xelab.exe -wto b810f27407b445a49d1f72e0ddcc8136 --incr --debug typical --relax --mt 2 -L blk_mem_gen_v8_4_2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot dds_ad9767_tb_behav xil_defaultlib.dds_ad9767_tb xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module blk_mem_gen_v8_4_2.blk_mem_gen_v8_4_2_output_stage(...
Compiling module blk_mem_gen_v8_4_2.blk_mem_gen_v8_4_2_output_stage(...
Compiling module blk_mem_gen_v8_4_2.blk_mem_gen_v8_4_2_softecc_outpu...
Compiling module blk_mem_gen_v8_4_2.blk_mem_gen_v8_4_2_mem_module(C_...
Compiling module blk_mem_gen_v8_4_2.blk_mem_gen_v8_4_2(C_FAMILY="zyn...
Compiling module xil_defaultlib.sine_rom
Compiling module blk_mem_gen_v8_4_2.blk_mem_gen_v8_4_2_mem_module(C_...
Compiling module blk_mem_gen_v8_4_2.blk_mem_gen_v8_4_2(C_FAMILY="zyn...
Compiling module xil_defaultlib.square_rom
Compiling module blk_mem_gen_v8_4_2.blk_mem_gen_v8_4_2_mem_module(C_...
Compiling module blk_mem_gen_v8_4_2.blk_mem_gen_v8_4_2(C_FAMILY="zyn...
Compiling module xil_defaultlib.triangular_rom
Compiling module xil_defaultlib.dds
Compiling module xil_defaultlib.key_filter
Compiling module xil_defaultlib.dds_ad9767
Compiling module xil_defaultlib.dds_ad9767_tb
Compiling module xil_defaultlib.glbl
Built simulation snapshot dds_ad9767_tb_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '4' seconds
Vivado Simulator 2018.3
Time resolution is 1 ps
 Block Memory Generator module loading initial data...
 Block Memory Generator data initialization complete.
Block Memory Generator module dds_ad9767_tb.U_dds_ad9767.U_dds_a.U_sine_rom.inst.native_mem_module.blk_mem_gen_v8_4_2_inst is using a behavioral model for simulation which will not precisely model memory collision behavior.
 Block Memory Generator module loading initial data...
 Block Memory Generator data initialization complete.
Block Memory Generator module dds_ad9767_tb.U_dds_ad9767.U_dds_a.U_square_rom.inst.native_mem_module.blk_mem_gen_v8_4_2_inst is using a behavioral model for simulation which will not precisely model memory collision behavior.
 Block Memory Generator module loading initial data...
 Block Memory Generator data initialization complete.
Block Memory Generator module dds_ad9767_tb.U_dds_ad9767.U_dds_a.U_triangular_rom.inst.native_mem_module.blk_mem_gen_v8_4_2_inst is using a behavioral model for simulation which will not precisely model memory collision behavior.
 Block Memory Generator module loading initial data...
 Block Memory Generator data initialization complete.
Block Memory Generator module dds_ad9767_tb.U_dds_ad9767.U_dds_b.U_sine_rom.inst.native_mem_module.blk_mem_gen_v8_4_2_inst is using a behavioral model for simulation which will not precisely model memory collision behavior.
 Block Memory Generator module loading initial data...
 Block Memory Generator data initialization complete.
Block Memory Generator module dds_ad9767_tb.U_dds_ad9767.U_dds_b.U_square_rom.inst.native_mem_module.blk_mem_gen_v8_4_2_inst is using a behavioral model for simulation which will not precisely model memory collision behavior.
 Block Memory Generator module loading initial data...
 Block Memory Generator data initialization complete.
Block Memory Generator module dds_ad9767_tb.U_dds_ad9767.U_dds_b.U_triangular_rom.inst.native_mem_module.blk_mem_gen_v8_4_2_inst is using a behavioral model for simulation which will not precisely model memory collision behavior.
relaunch_sim: Time (s): cpu = 00:00:01 ; elapsed = 00:00:09 . Memory (MB): peak = 1422.738 ; gain = 0.000
run all
run: Time (s): cpu = 00:01:14 ; elapsed = 00:02:31 . Memory (MB): peak = 1668.668 ; gain = 0.000
WARNING: [IP_Flow 19-4067] Ignoring invalid widget type specified checkbox.Providing a default widget
WARNING: [IP_Flow 19-4067] Ignoring invalid widget type specified checkbox.Providing a default widget
WARNING: [IP_Flow 19-4067] Ignoring invalid widget type specified checkbox.Providing a default widget
WARNING: [IP_Flow 19-4067] Ignoring invalid widget type specified checkbox.Providing a default widget
INFO: [IP_Flow 19-3484] Absolute path of file 'd:/NEW/TYUT/FPGA/Project/3_GoldDivision/DDS/dds_ad9767/square_wave.coe' provided. It will be converted relative to IP Instance files '../../../../../dds_ad9767/square_wave.coe'
set_property -dict [list CONFIG.Coe_File {D:/NEW/TYUT/FPGA/Project/3_GoldDivision/DDS/dds_ad9767/square_wave.coe}] [get_ips square_rom]
INFO: [IP_Flow 19-3484] Absolute path of file 'd:/NEW/TYUT/FPGA/Project/3_GoldDivision/DDS/dds_ad9767/square_wave.coe' provided. It will be converted relative to IP Instance files '../../../../square_wave.coe'
relaunch_sim
INFO: [Vivado 12-5698] Checking validity of IPs in the design for the 'XSim' simulator...
INFO: [Vivado 12-5682] Launching behavioral simulation in 'D:/NEW/TYUT/FPGA/Project/3_GoldDivision/DDS/dds_ad9767/dds_ad9767.sim/sim_1/behav/xsim'
INFO: [Vivado 12-4795] Using compiled simulation libraries for IPs
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-7] Finding pre-compiled libraries...
INFO: [USF-XSim-11] File 'D:/NEW/TYUT/Vivado/Xilinx/Vivado/2018.3/data/xsim/xsim.ini' copied to run dir:'D:/NEW/TYUT/FPGA/Project/3_GoldDivision/DDS/dds_ad9767/dds_ad9767.sim/sim_1/behav/xsim'
INFO: [SIM-utils-54] Inspecting design source files for 'dds_ad9767_tb' in fileset 'sim_1'...
INFO: [SIM-utils-43] Exported 'D:/NEW/TYUT/FPGA/Project/3_GoldDivision/DDS/dds_ad9767/dds_ad9767.sim/sim_1/behav/xsim/sine_wave.coe'
INFO: [SIM-utils-43] Exported 'D:/NEW/TYUT/FPGA/Project/3_GoldDivision/DDS/dds_ad9767/dds_ad9767.sim/sim_1/behav/xsim/sine_rom.mif'
INFO: [SIM-utils-43] Exported 'D:/NEW/TYUT/FPGA/Project/3_GoldDivision/DDS/dds_ad9767/dds_ad9767.sim/sim_1/behav/xsim/square_wave.coe'
INFO: [SIM-utils-43] Exported 'D:/NEW/TYUT/FPGA/Project/3_GoldDivision/DDS/dds_ad9767/dds_ad9767.sim/sim_1/behav/xsim/square_rom.mif'
INFO: [SIM-utils-43] Exported 'D:/NEW/TYUT/FPGA/Project/3_GoldDivision/DDS/dds_ad9767/dds_ad9767.sim/sim_1/behav/xsim/triangular_wave.coe'
INFO: [SIM-utils-43] Exported 'D:/NEW/TYUT/FPGA/Project/3_GoldDivision/DDS/dds_ad9767/dds_ad9767.sim/sim_1/behav/xsim/triangular_rom.mif'
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'D:/NEW/TYUT/FPGA/Project/3_GoldDivision/DDS/dds_ad9767/dds_ad9767.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj dds_ad9767_tb_vlog.prj"
INFO: [USF-XSim-69] 'compile' step finished in '2' seconds
INFO: [Vivado 12-5698] Checking validity of IPs in the design for the 'XSim' simulator...
INFO: [Vivado 12-5682] Launching behavioral simulation in 'D:/NEW/TYUT/FPGA/Project/3_GoldDivision/DDS/dds_ad9767/dds_ad9767.sim/sim_1/behav/xsim'
INFO: [Vivado 12-4795] Using compiled simulation libraries for IPs
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'D:/NEW/TYUT/FPGA/Project/3_GoldDivision/DDS/dds_ad9767/dds_ad9767.sim/sim_1/behav/xsim'
Vivado Simulator 2018.3
Copyright 1986-1999, 2001-2018 Xilinx, Inc. All Rights Reserved.
Running: D:/NEW/TYUT/Vivado/Xilinx/Vivado/2018.3/bin/unwrapped/win64.o/xelab.exe -wto b810f27407b445a49d1f72e0ddcc8136 --incr --debug typical --relax --mt 2 -L blk_mem_gen_v8_4_2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot dds_ad9767_tb_behav xil_defaultlib.dds_ad9767_tb xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
INFO: [XSIM 43-4323] No Change in HDL. Linking previously generated obj files to create kernel
INFO: [USF-XSim-69] 'elaborate' step finished in '2' seconds
Vivado Simulator 2018.3
Time resolution is 1 ps
 Block Memory Generator module loading initial data...
 Block Memory Generator data initialization complete.
Block Memory Generator module dds_ad9767_tb.U_dds_ad9767.U_dds_a.U_sine_rom.inst.native_mem_module.blk_mem_gen_v8_4_2_inst is using a behavioral model for simulation which will not precisely model memory collision behavior.
 Block Memory Generator module loading initial data...
 Block Memory Generator data initialization complete.
Block Memory Generator module dds_ad9767_tb.U_dds_ad9767.U_dds_a.U_square_rom.inst.native_mem_module.blk_mem_gen_v8_4_2_inst is using a behavioral model for simulation which will not precisely model memory collision behavior.
 Block Memory Generator module loading initial data...
 Block Memory Generator data initialization complete.
Block Memory Generator module dds_ad9767_tb.U_dds_ad9767.U_dds_a.U_triangular_rom.inst.native_mem_module.blk_mem_gen_v8_4_2_inst is using a behavioral model for simulation which will not precisely model memory collision behavior.
 Block Memory Generator module loading initial data...
 Block Memory Generator data initialization complete.
Block Memory Generator module dds_ad9767_tb.U_dds_ad9767.U_dds_b.U_sine_rom.inst.native_mem_module.blk_mem_gen_v8_4_2_inst is using a behavioral model for simulation which will not precisely model memory collision behavior.
 Block Memory Generator module loading initial data...
 Block Memory Generator data initialization complete.
Block Memory Generator module dds_ad9767_tb.U_dds_ad9767.U_dds_b.U_square_rom.inst.native_mem_module.blk_mem_gen_v8_4_2_inst is using a behavioral model for simulation which will not precisely model memory collision behavior.
 Block Memory Generator module loading initial data...
 Block Memory Generator data initialization complete.
Block Memory Generator module dds_ad9767_tb.U_dds_ad9767.U_dds_b.U_triangular_rom.inst.native_mem_module.blk_mem_gen_v8_4_2_inst is using a behavioral model for simulation which will not precisely model memory collision behavior.
relaunch_sim: Time (s): cpu = 00:00:01 ; elapsed = 00:00:08 . Memory (MB): peak = 1668.668 ; gain = 0.000
run all
run: Time (s): cpu = 00:00:03 ; elapsed = 00:00:18 . Memory (MB): peak = 1668.668 ; gain = 0.000
WARNING: [IP_Flow 19-4067] Ignoring invalid widget type specified checkbox.Providing a default widget
WARNING: [IP_Flow 19-4067] Ignoring invalid widget type specified checkbox.Providing a default widget
INFO: [IP_Flow 19-3484] Absolute path of file 'd:/NEW/TYUT/FPGA/Project/3_GoldDivision/DDS/dds_ad9767/sawtooth_wave.coe' provided. It will be converted relative to IP Instance files '../../../../../dds_ad9767/sawtooth_wave.coe'
INFO: [IP_Flow 19-3484] Absolute path of file 'd:/NEW/TYUT/FPGA/Project/3_GoldDivision/DDS/dds_ad9767/square_wave.coe' provided. It will be converted relative to IP Instance files '../../../../../dds_ad9767/square_wave.coe'
WARNING: [IP_Flow 19-4067] Ignoring invalid widget type specified checkbox.Providing a default widget
WARNING: [IP_Flow 19-4067] Ignoring invalid widget type specified checkbox.Providing a default widget
INFO: [IP_Flow 19-3484] Absolute path of file 'd:/NEW/TYUT/FPGA/Project/3_GoldDivision/DDS/dds_ad9767/square_wave.coe' provided. It will be converted relative to IP Instance files '../../../../../dds_ad9767/square_wave.coe'
WARNING: [IP_Flow 19-4067] Ignoring invalid widget type specified checkbox.Providing a default widget
WARNING: [IP_Flow 19-4067] Ignoring invalid widget type specified checkbox.Providing a default widget
INFO: [IP_Flow 19-3484] Absolute path of file 'd:/NEW/TYUT/FPGA/Project/3_GoldDivision/DDS/dds_ad9767/sine_wave.coe' provided. It will be converted relative to IP Instance files '../../../../../dds_ad9767/sine_wave.coe'
set_property -dict [list CONFIG.Coe_File {D:/NEW/TYUT/FPGA/Project/3_GoldDivision/DDS/dds_ad9767/sine_wave.coe}] [get_ips square_rom]
INFO: [IP_Flow 19-3484] Absolute path of file 'd:/NEW/TYUT/FPGA/Project/3_GoldDivision/DDS/dds_ad9767/sine_wave.coe' provided. It will be converted relative to IP Instance files '../../../../sine_wave.coe'
generate_target all [get_files  d:/NEW/TYUT/FPGA/Project/3_GoldDivision/DDS/dds_ad9767/dds_ad9767.srcs/sources_1/ip/square_rom/square_rom.xci]
INFO: [IP_Flow 19-1686] Generating 'Instantiation Template' target for IP 'square_rom'...
INFO: [IP_Flow 19-1686] Generating 'Synthesis' target for IP 'square_rom'...
INFO: [IP_Flow 19-1686] Generating 'Simulation' target for IP 'square_rom'...
INFO: [IP_Flow 19-1686] Generating 'Miscellaneous' target for IP 'square_rom'...
INFO: [IP_Flow 19-1686] Generating 'Change Log' target for IP 'square_rom'...
generate_target: Time (s): cpu = 00:00:05 ; elapsed = 00:00:05 . Memory (MB): peak = 1668.668 ; gain = 0.000
catch { config_ip_cache -export [get_ips -all square_rom] }
INFO: [IP_Flow 19-4993] Using cached IP synthesis design for IP square_rom, cache-ID = 67870c0b818fc553; cache size = 0.499 MB.
catch { [ delete_ip_run [get_ips -all square_rom] ] }
WARNING: [Vivado 12-1017] Problems encountered:
1. Failed to delete one or more files in run directory D:/NEW/TYUT/FPGA/Project/3_GoldDivision/DDS/dds_ad9767/dds_ad9767.runs/square_rom_synth_1

INFO: [Project 1-386] Moving file 'd:/NEW/TYUT/FPGA/Project/3_GoldDivision/DDS/dds_ad9767/dds_ad9767.srcs/sources_1/ip/square_rom/square_rom.xci' from fileset 'square_rom' to fileset 'sources_1'.
export_ip_user_files -of_objects [get_files d:/NEW/TYUT/FPGA/Project/3_GoldDivision/DDS/dds_ad9767/dds_ad9767.srcs/sources_1/ip/square_rom/square_rom.xci] -no_script -sync -force -quiet
create_ip_run [get_files -of_objects [get_fileset sources_1] d:/NEW/TYUT/FPGA/Project/3_GoldDivision/DDS/dds_ad9767/dds_ad9767.srcs/sources_1/ip/square_rom/square_rom.xci]
INFO: [Vivado 12-3453] The given sub-design is up-to-date, no action was taken.  If a run is still desired, use the '-force' option for the file:'d:/NEW/TYUT/FPGA/Project/3_GoldDivision/DDS/dds_ad9767/dds_ad9767.srcs/sources_1/ip/square_rom/square_rom.xci'
export_simulation -of_objects [get_files d:/NEW/TYUT/FPGA/Project/3_GoldDivision/DDS/dds_ad9767/dds_ad9767.srcs/sources_1/ip/square_rom/square_rom.xci] -directory D:/NEW/TYUT/FPGA/Project/3_GoldDivision/DDS/dds_ad9767/dds_ad9767.ip_user_files/sim_scripts -ip_user_files_dir D:/NEW/TYUT/FPGA/Project/3_GoldDivision/DDS/dds_ad9767/dds_ad9767.ip_user_files -ipstatic_source_dir D:/NEW/TYUT/FPGA/Project/3_GoldDivision/DDS/dds_ad9767/dds_ad9767.ip_user_files/ipstatic -lib_map_path [list {modelsim=D:/NEW/TYUT/FPGA/Project/3_GoldDivision/DDS/dds_ad9767/dds_ad9767.cache/compile_simlib/modelsim} {questa=D:/NEW/TYUT/FPGA/Project/3_GoldDivision/DDS/dds_ad9767/dds_ad9767.cache/compile_simlib/questa} {riviera=D:/NEW/TYUT/FPGA/Project/3_GoldDivision/DDS/dds_ad9767/dds_ad9767.cache/compile_simlib/riviera} {activehdl=D:/NEW/TYUT/FPGA/Project/3_GoldDivision/DDS/dds_ad9767/dds_ad9767.cache/compile_simlib/activehdl}] -use_ip_compiled_libs -force -quiet
update_compile_order -fileset sources_1
relaunch_sim
INFO: [Vivado 12-5698] Checking validity of IPs in the design for the 'XSim' simulator...
INFO: [Vivado 12-5682] Launching behavioral simulation in 'D:/NEW/TYUT/FPGA/Project/3_GoldDivision/DDS/dds_ad9767/dds_ad9767.sim/sim_1/behav/xsim'
INFO: [Vivado 12-4795] Using compiled simulation libraries for IPs
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-7] Finding pre-compiled libraries...
INFO: [USF-XSim-11] File 'D:/NEW/TYUT/Vivado/Xilinx/Vivado/2018.3/data/xsim/xsim.ini' copied to run dir:'D:/NEW/TYUT/FPGA/Project/3_GoldDivision/DDS/dds_ad9767/dds_ad9767.sim/sim_1/behav/xsim'
INFO: [SIM-utils-54] Inspecting design source files for 'dds_ad9767_tb' in fileset 'sim_1'...
INFO: [SIM-utils-43] Exported 'D:/NEW/TYUT/FPGA/Project/3_GoldDivision/DDS/dds_ad9767/dds_ad9767.sim/sim_1/behav/xsim/sine_wave.coe'
INFO: [SIM-utils-43] Exported 'D:/NEW/TYUT/FPGA/Project/3_GoldDivision/DDS/dds_ad9767/dds_ad9767.sim/sim_1/behav/xsim/sine_rom.mif'
INFO: [SIM-utils-43] Exported 'D:/NEW/TYUT/FPGA/Project/3_GoldDivision/DDS/dds_ad9767/dds_ad9767.sim/sim_1/behav/xsim/square_rom.mif'
INFO: [SIM-utils-43] Exported 'D:/NEW/TYUT/FPGA/Project/3_GoldDivision/DDS/dds_ad9767/dds_ad9767.sim/sim_1/behav/xsim/triangular_wave.coe'
INFO: [SIM-utils-43] Exported 'D:/NEW/TYUT/FPGA/Project/3_GoldDivision/DDS/dds_ad9767/dds_ad9767.sim/sim_1/behav/xsim/triangular_rom.mif'
INFO: [SIM-utils-43] Exported 'D:/NEW/TYUT/FPGA/Project/3_GoldDivision/DDS/dds_ad9767/dds_ad9767.sim/sim_1/behav/xsim/square_wave.coe'
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'D:/NEW/TYUT/FPGA/Project/3_GoldDivision/DDS/dds_ad9767/dds_ad9767.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj dds_ad9767_tb_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/NEW/TYUT/FPGA/Project/3_GoldDivision/DDS/dds_ad9767/dds_ad9767.srcs/sources_1/ip/triangular_rom/sim/triangular_rom.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module triangular_rom
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/NEW/TYUT/FPGA/Project/3_GoldDivision/DDS/dds_ad9767/dds_ad9767.srcs/sources_1/ip/square_rom/sim/square_rom.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module square_rom
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/NEW/TYUT/FPGA/Project/3_GoldDivision/DDS/dds_ad9767/dds_ad9767.srcs/sources_1/ip/sine_rom/sim/sine_rom.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module sine_rom
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/NEW/TYUT/FPGA/Project/3_GoldDivision/DDS/dds_ad9767/dds_ad9767.srcs/sources_1/imports/new/dds.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module dds
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/NEW/TYUT/FPGA/Project/3_GoldDivision/DDS/dds_ad9767/dds_ad9767.srcs/sources_1/new/dds_ad9767.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module dds_ad9767
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/NEW/TYUT/FPGA/Project/3_GoldDivision/DDS/dds_ad9767/dds_ad9767.srcs/sources_1/imports/new/key_filter.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module key_filter
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/NEW/TYUT/FPGA/Project/3_GoldDivision/DDS/dds_ad9767/dds_ad9767.srcs/sim_1/new/dds_ad9767_tb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module dds_ad9767_tb
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [Vivado 12-5698] Checking validity of IPs in the design for the 'XSim' simulator...
INFO: [Vivado 12-5682] Launching behavioral simulation in 'D:/NEW/TYUT/FPGA/Project/3_GoldDivision/DDS/dds_ad9767/dds_ad9767.sim/sim_1/behav/xsim'
INFO: [Vivado 12-4795] Using compiled simulation libraries for IPs
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'D:/NEW/TYUT/FPGA/Project/3_GoldDivision/DDS/dds_ad9767/dds_ad9767.sim/sim_1/behav/xsim'
Vivado Simulator 2018.3
Copyright 1986-1999, 2001-2018 Xilinx, Inc. All Rights Reserved.
Running: D:/NEW/TYUT/Vivado/Xilinx/Vivado/2018.3/bin/unwrapped/win64.o/xelab.exe -wto b810f27407b445a49d1f72e0ddcc8136 --incr --debug typical --relax --mt 2 -L blk_mem_gen_v8_4_2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot dds_ad9767_tb_behav xil_defaultlib.dds_ad9767_tb xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module blk_mem_gen_v8_4_2.blk_mem_gen_v8_4_2_output_stage(...
Compiling module blk_mem_gen_v8_4_2.blk_mem_gen_v8_4_2_output_stage(...
Compiling module blk_mem_gen_v8_4_2.blk_mem_gen_v8_4_2_softecc_outpu...
Compiling module blk_mem_gen_v8_4_2.blk_mem_gen_v8_4_2_mem_module(C_...
Compiling module blk_mem_gen_v8_4_2.blk_mem_gen_v8_4_2(C_FAMILY="zyn...
Compiling module xil_defaultlib.sine_rom
Compiling module blk_mem_gen_v8_4_2.blk_mem_gen_v8_4_2_mem_module(C_...
Compiling module blk_mem_gen_v8_4_2.blk_mem_gen_v8_4_2(C_FAMILY="zyn...
Compiling module xil_defaultlib.square_rom
Compiling module blk_mem_gen_v8_4_2.blk_mem_gen_v8_4_2_mem_module(C_...
Compiling module blk_mem_gen_v8_4_2.blk_mem_gen_v8_4_2(C_FAMILY="zyn...
Compiling module xil_defaultlib.triangular_rom
Compiling module xil_defaultlib.dds
Compiling module xil_defaultlib.key_filter
Compiling module xil_defaultlib.dds_ad9767
Compiling module xil_defaultlib.dds_ad9767_tb
Compiling module xil_defaultlib.glbl
Built simulation snapshot dds_ad9767_tb_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '3' seconds
Vivado Simulator 2018.3
Time resolution is 1 ps
 Block Memory Generator module loading initial data...
 Block Memory Generator data initialization complete.
Block Memory Generator module dds_ad9767_tb.U_dds_ad9767.U_dds_a.U_sine_rom.inst.native_mem_module.blk_mem_gen_v8_4_2_inst is using a behavioral model for simulation which will not precisely model memory collision behavior.
 Block Memory Generator module loading initial data...
 Block Memory Generator data initialization complete.
Block Memory Generator module dds_ad9767_tb.U_dds_ad9767.U_dds_a.U_square_rom.inst.native_mem_module.blk_mem_gen_v8_4_2_inst is using a behavioral model for simulation which will not precisely model memory collision behavior.
 Block Memory Generator module loading initial data...
 Block Memory Generator data initialization complete.
Block Memory Generator module dds_ad9767_tb.U_dds_ad9767.U_dds_a.U_triangular_rom.inst.native_mem_module.blk_mem_gen_v8_4_2_inst is using a behavioral model for simulation which will not precisely model memory collision behavior.
 Block Memory Generator module loading initial data...
 Block Memory Generator data initialization complete.
Block Memory Generator module dds_ad9767_tb.U_dds_ad9767.U_dds_b.U_sine_rom.inst.native_mem_module.blk_mem_gen_v8_4_2_inst is using a behavioral model for simulation which will not precisely model memory collision behavior.
 Block Memory Generator module loading initial data...
 Block Memory Generator data initialization complete.
Block Memory Generator module dds_ad9767_tb.U_dds_ad9767.U_dds_b.U_square_rom.inst.native_mem_module.blk_mem_gen_v8_4_2_inst is using a behavioral model for simulation which will not precisely model memory collision behavior.
 Block Memory Generator module loading initial data...
 Block Memory Generator data initialization complete.
Block Memory Generator module dds_ad9767_tb.U_dds_ad9767.U_dds_b.U_triangular_rom.inst.native_mem_module.blk_mem_gen_v8_4_2_inst is using a behavioral model for simulation which will not precisely model memory collision behavior.
relaunch_sim: Time (s): cpu = 00:00:01 ; elapsed = 00:00:08 . Memory (MB): peak = 1668.668 ; gain = 0.000
run all
run: Time (s): cpu = 00:00:03 ; elapsed = 00:02:59 . Memory (MB): peak = 1668.668 ; gain = 0.000
WARNING: [IP_Flow 19-4067] Ignoring invalid widget type specified checkbox.Providing a default widget
WARNING: [IP_Flow 19-4067] Ignoring invalid widget type specified checkbox.Providing a default widget
INFO: [IP_Flow 19-3484] Absolute path of file 'd:/NEW/TYUT/FPGA/Project/3_GoldDivision/DDS/dds_ad9767/square_wave.coe' provided. It will be converted relative to IP Instance files '../../../../../dds_ad9767/square_wave.coe'
set_property -dict [list CONFIG.Coe_File {D:/NEW/TYUT/FPGA/Project/3_GoldDivision/DDS/dds_ad9767/square_wave.coe}] [get_ips square_rom]
INFO: [IP_Flow 19-3484] Absolute path of file 'd:/NEW/TYUT/FPGA/Project/3_GoldDivision/DDS/dds_ad9767/square_wave.coe' provided. It will be converted relative to IP Instance files '../../../../square_wave.coe'
generate_target all [get_files  d:/NEW/TYUT/FPGA/Project/3_GoldDivision/DDS/dds_ad9767/dds_ad9767.srcs/sources_1/ip/square_rom/square_rom.xci]
INFO: [IP_Flow 19-1686] Generating 'Instantiation Template' target for IP 'square_rom'...
INFO: [IP_Flow 19-1686] Generating 'Synthesis' target for IP 'square_rom'...
INFO: [IP_Flow 19-1686] Generating 'Simulation' target for IP 'square_rom'...
INFO: [IP_Flow 19-1686] Generating 'Miscellaneous' target for IP 'square_rom'...
INFO: [IP_Flow 19-1686] Generating 'Change Log' target for IP 'square_rom'...
catch { config_ip_cache -export [get_ips -all square_rom] }
INFO: [IP_Flow 19-4993] Using cached IP synthesis design for IP square_rom, cache-ID = 946c433f9be4cb15; cache size = 0.499 MB.
export_ip_user_files -of_objects [get_files d:/NEW/TYUT/FPGA/Project/3_GoldDivision/DDS/dds_ad9767/dds_ad9767.srcs/sources_1/ip/square_rom/square_rom.xci] -no_script -sync -force -quiet
create_ip_run [get_files -of_objects [get_fileset sources_1] d:/NEW/TYUT/FPGA/Project/3_GoldDivision/DDS/dds_ad9767/dds_ad9767.srcs/sources_1/ip/square_rom/square_rom.xci]
INFO: [Vivado 12-3453] The given sub-design is up-to-date, no action was taken.  If a run is still desired, use the '-force' option for the file:'d:/NEW/TYUT/FPGA/Project/3_GoldDivision/DDS/dds_ad9767/dds_ad9767.srcs/sources_1/ip/square_rom/square_rom.xci'
export_simulation -of_objects [get_files d:/NEW/TYUT/FPGA/Project/3_GoldDivision/DDS/dds_ad9767/dds_ad9767.srcs/sources_1/ip/square_rom/square_rom.xci] -directory D:/NEW/TYUT/FPGA/Project/3_GoldDivision/DDS/dds_ad9767/dds_ad9767.ip_user_files/sim_scripts -ip_user_files_dir D:/NEW/TYUT/FPGA/Project/3_GoldDivision/DDS/dds_ad9767/dds_ad9767.ip_user_files -ipstatic_source_dir D:/NEW/TYUT/FPGA/Project/3_GoldDivision/DDS/dds_ad9767/dds_ad9767.ip_user_files/ipstatic -lib_map_path [list {modelsim=D:/NEW/TYUT/FPGA/Project/3_GoldDivision/DDS/dds_ad9767/dds_ad9767.cache/compile_simlib/modelsim} {questa=D:/NEW/TYUT/FPGA/Project/3_GoldDivision/DDS/dds_ad9767/dds_ad9767.cache/compile_simlib/questa} {riviera=D:/NEW/TYUT/FPGA/Project/3_GoldDivision/DDS/dds_ad9767/dds_ad9767.cache/compile_simlib/riviera} {activehdl=D:/NEW/TYUT/FPGA/Project/3_GoldDivision/DDS/dds_ad9767/dds_ad9767.cache/compile_simlib/activehdl}] -use_ip_compiled_libs -force -quiet
relaunch_sim
INFO: [Vivado 12-5698] Checking validity of IPs in the design for the 'XSim' simulator...
INFO: [Vivado 12-5682] Launching behavioral simulation in 'D:/NEW/TYUT/FPGA/Project/3_GoldDivision/DDS/dds_ad9767/dds_ad9767.sim/sim_1/behav/xsim'
INFO: [Vivado 12-4795] Using compiled simulation libraries for IPs
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-7] Finding pre-compiled libraries...
INFO: [USF-XSim-11] File 'D:/NEW/TYUT/Vivado/Xilinx/Vivado/2018.3/data/xsim/xsim.ini' copied to run dir:'D:/NEW/TYUT/FPGA/Project/3_GoldDivision/DDS/dds_ad9767/dds_ad9767.sim/sim_1/behav/xsim'
INFO: [SIM-utils-54] Inspecting design source files for 'dds_ad9767_tb' in fileset 'sim_1'...
INFO: [SIM-utils-43] Exported 'D:/NEW/TYUT/FPGA/Project/3_GoldDivision/DDS/dds_ad9767/dds_ad9767.sim/sim_1/behav/xsim/sine_wave.coe'
INFO: [SIM-utils-43] Exported 'D:/NEW/TYUT/FPGA/Project/3_GoldDivision/DDS/dds_ad9767/dds_ad9767.sim/sim_1/behav/xsim/sine_rom.mif'
INFO: [SIM-utils-43] Exported 'D:/NEW/TYUT/FPGA/Project/3_GoldDivision/DDS/dds_ad9767/dds_ad9767.sim/sim_1/behav/xsim/square_rom.mif'
INFO: [SIM-utils-43] Exported 'D:/NEW/TYUT/FPGA/Project/3_GoldDivision/DDS/dds_ad9767/dds_ad9767.sim/sim_1/behav/xsim/square_wave.coe'
INFO: [SIM-utils-43] Exported 'D:/NEW/TYUT/FPGA/Project/3_GoldDivision/DDS/dds_ad9767/dds_ad9767.sim/sim_1/behav/xsim/triangular_wave.coe'
INFO: [SIM-utils-43] Exported 'D:/NEW/TYUT/FPGA/Project/3_GoldDivision/DDS/dds_ad9767/dds_ad9767.sim/sim_1/behav/xsim/triangular_rom.mif'
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'D:/NEW/TYUT/FPGA/Project/3_GoldDivision/DDS/dds_ad9767/dds_ad9767.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj dds_ad9767_tb_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/NEW/TYUT/FPGA/Project/3_GoldDivision/DDS/dds_ad9767/dds_ad9767.srcs/sources_1/ip/triangular_rom/sim/triangular_rom.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module triangular_rom
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/NEW/TYUT/FPGA/Project/3_GoldDivision/DDS/dds_ad9767/dds_ad9767.srcs/sources_1/ip/square_rom/sim/square_rom.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module square_rom
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/NEW/TYUT/FPGA/Project/3_GoldDivision/DDS/dds_ad9767/dds_ad9767.srcs/sources_1/ip/sine_rom/sim/sine_rom.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module sine_rom
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/NEW/TYUT/FPGA/Project/3_GoldDivision/DDS/dds_ad9767/dds_ad9767.srcs/sources_1/imports/new/dds.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module dds
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/NEW/TYUT/FPGA/Project/3_GoldDivision/DDS/dds_ad9767/dds_ad9767.srcs/sources_1/new/dds_ad9767.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module dds_ad9767
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/NEW/TYUT/FPGA/Project/3_GoldDivision/DDS/dds_ad9767/dds_ad9767.srcs/sources_1/imports/new/key_filter.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module key_filter
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/NEW/TYUT/FPGA/Project/3_GoldDivision/DDS/dds_ad9767/dds_ad9767.srcs/sim_1/new/dds_ad9767_tb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module dds_ad9767_tb
INFO: [USF-XSim-69] 'compile' step finished in '2' seconds
INFO: [Vivado 12-5698] Checking validity of IPs in the design for the 'XSim' simulator...
INFO: [Vivado 12-5682] Launching behavioral simulation in 'D:/NEW/TYUT/FPGA/Project/3_GoldDivision/DDS/dds_ad9767/dds_ad9767.sim/sim_1/behav/xsim'
INFO: [Vivado 12-4795] Using compiled simulation libraries for IPs
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'D:/NEW/TYUT/FPGA/Project/3_GoldDivision/DDS/dds_ad9767/dds_ad9767.sim/sim_1/behav/xsim'
Vivado Simulator 2018.3
Copyright 1986-1999, 2001-2018 Xilinx, Inc. All Rights Reserved.
Running: D:/NEW/TYUT/Vivado/Xilinx/Vivado/2018.3/bin/unwrapped/win64.o/xelab.exe -wto b810f27407b445a49d1f72e0ddcc8136 --incr --debug typical --relax --mt 2 -L blk_mem_gen_v8_4_2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot dds_ad9767_tb_behav xil_defaultlib.dds_ad9767_tb xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module blk_mem_gen_v8_4_2.blk_mem_gen_v8_4_2_output_stage(...
Compiling module blk_mem_gen_v8_4_2.blk_mem_gen_v8_4_2_output_stage(...
Compiling module blk_mem_gen_v8_4_2.blk_mem_gen_v8_4_2_softecc_outpu...
Compiling module blk_mem_gen_v8_4_2.blk_mem_gen_v8_4_2_mem_module(C_...
Compiling module blk_mem_gen_v8_4_2.blk_mem_gen_v8_4_2(C_FAMILY="zyn...
Compiling module xil_defaultlib.sine_rom
Compiling module blk_mem_gen_v8_4_2.blk_mem_gen_v8_4_2_mem_module(C_...
Compiling module blk_mem_gen_v8_4_2.blk_mem_gen_v8_4_2(C_FAMILY="zyn...
Compiling module xil_defaultlib.square_rom
Compiling module blk_mem_gen_v8_4_2.blk_mem_gen_v8_4_2_mem_module(C_...
Compiling module blk_mem_gen_v8_4_2.blk_mem_gen_v8_4_2(C_FAMILY="zyn...
Compiling module xil_defaultlib.triangular_rom
Compiling module xil_defaultlib.dds
Compiling module xil_defaultlib.key_filter
Compiling module xil_defaultlib.dds_ad9767
Compiling module xil_defaultlib.dds_ad9767_tb
Compiling module xil_defaultlib.glbl
Built simulation snapshot dds_ad9767_tb_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '3' seconds
Vivado Simulator 2018.3
Time resolution is 1 ps
 Block Memory Generator module loading initial data...
 Block Memory Generator data initialization complete.
Block Memory Generator module dds_ad9767_tb.U_dds_ad9767.U_dds_a.U_sine_rom.inst.native_mem_module.blk_mem_gen_v8_4_2_inst is using a behavioral model for simulation which will not precisely model memory collision behavior.
 Block Memory Generator module loading initial data...
 Block Memory Generator data initialization complete.
Block Memory Generator module dds_ad9767_tb.U_dds_ad9767.U_dds_a.U_square_rom.inst.native_mem_module.blk_mem_gen_v8_4_2_inst is using a behavioral model for simulation which will not precisely model memory collision behavior.
 Block Memory Generator module loading initial data...
 Block Memory Generator data initialization complete.
Block Memory Generator module dds_ad9767_tb.U_dds_ad9767.U_dds_a.U_triangular_rom.inst.native_mem_module.blk_mem_gen_v8_4_2_inst is using a behavioral model for simulation which will not precisely model memory collision behavior.
 Block Memory Generator module loading initial data...
 Block Memory Generator data initialization complete.
Block Memory Generator module dds_ad9767_tb.U_dds_ad9767.U_dds_b.U_sine_rom.inst.native_mem_module.blk_mem_gen_v8_4_2_inst is using a behavioral model for simulation which will not precisely model memory collision behavior.
 Block Memory Generator module loading initial data...
 Block Memory Generator data initialization complete.
Block Memory Generator module dds_ad9767_tb.U_dds_ad9767.U_dds_b.U_square_rom.inst.native_mem_module.blk_mem_gen_v8_4_2_inst is using a behavioral model for simulation which will not precisely model memory collision behavior.
 Block Memory Generator module loading initial data...
 Block Memory Generator data initialization complete.
Block Memory Generator module dds_ad9767_tb.U_dds_ad9767.U_dds_b.U_triangular_rom.inst.native_mem_module.blk_mem_gen_v8_4_2_inst is using a behavioral model for simulation which will not precisely model memory collision behavior.
relaunch_sim: Time (s): cpu = 00:00:00 ; elapsed = 00:00:08 . Memory (MB): peak = 1668.668 ; gain = 0.000
run all
run: Time (s): cpu = 00:00:06 ; elapsed = 00:00:34 . Memory (MB): peak = 1668.668 ; gain = 0.000
WARNING: [IP_Flow 19-4067] Ignoring invalid widget type specified checkbox.Providing a default widget
WARNING: [IP_Flow 19-4067] Ignoring invalid widget type specified checkbox.Providing a default widget
INFO: [IP_Flow 19-3484] Absolute path of file 'd:/NEW/TYUT/FPGA/Project/3_GoldDivision/DDS/dds_ad9767/sawtooth_wave.coe' provided. It will be converted relative to IP Instance files '../../../../../dds_ad9767/sawtooth_wave.coe'
set_property -dict [list CONFIG.Coe_File {D:/NEW/TYUT/FPGA/Project/3_GoldDivision/DDS/dds_ad9767/sawtooth_wave.coe}] [get_ips square_rom]
INFO: [IP_Flow 19-3484] Absolute path of file 'd:/NEW/TYUT/FPGA/Project/3_GoldDivision/DDS/dds_ad9767/sawtooth_wave.coe' provided. It will be converted relative to IP Instance files '../../../../sawtooth_wave.coe'
generate_target all [get_files  d:/NEW/TYUT/FPGA/Project/3_GoldDivision/DDS/dds_ad9767/dds_ad9767.srcs/sources_1/ip/square_rom/square_rom.xci]
INFO: [IP_Flow 19-1686] Generating 'Instantiation Template' target for IP 'square_rom'...
INFO: [IP_Flow 19-1686] Generating 'Synthesis' target for IP 'square_rom'...
INFO: [IP_Flow 19-1686] Generating 'Simulation' target for IP 'square_rom'...
INFO: [IP_Flow 19-1686] Generating 'Miscellaneous' target for IP 'square_rom'...
INFO: [IP_Flow 19-1686] Generating 'Change Log' target for IP 'square_rom'...
catch { config_ip_cache -export [get_ips -all square_rom] }
export_ip_user_files -of_objects [get_files d:/NEW/TYUT/FPGA/Project/3_GoldDivision/DDS/dds_ad9767/dds_ad9767.srcs/sources_1/ip/square_rom/square_rom.xci] -no_script -sync -force -quiet
create_ip_run [get_files -of_objects [get_fileset sources_1] d:/NEW/TYUT/FPGA/Project/3_GoldDivision/DDS/dds_ad9767/dds_ad9767.srcs/sources_1/ip/square_rom/square_rom.xci]
launch_runs -jobs 4 square_rom_synth_1
[Thu Mar 14 19:03:30 2024] Launched square_rom_synth_1...
Run output will be captured here: D:/NEW/TYUT/FPGA/Project/3_GoldDivision/DDS/dds_ad9767/dds_ad9767.runs/square_rom_synth_1/runme.log
export_simulation -of_objects [get_files d:/NEW/TYUT/FPGA/Project/3_GoldDivision/DDS/dds_ad9767/dds_ad9767.srcs/sources_1/ip/square_rom/square_rom.xci] -directory D:/NEW/TYUT/FPGA/Project/3_GoldDivision/DDS/dds_ad9767/dds_ad9767.ip_user_files/sim_scripts -ip_user_files_dir D:/NEW/TYUT/FPGA/Project/3_GoldDivision/DDS/dds_ad9767/dds_ad9767.ip_user_files -ipstatic_source_dir D:/NEW/TYUT/FPGA/Project/3_GoldDivision/DDS/dds_ad9767/dds_ad9767.ip_user_files/ipstatic -lib_map_path [list {modelsim=D:/NEW/TYUT/FPGA/Project/3_GoldDivision/DDS/dds_ad9767/dds_ad9767.cache/compile_simlib/modelsim} {questa=D:/NEW/TYUT/FPGA/Project/3_GoldDivision/DDS/dds_ad9767/dds_ad9767.cache/compile_simlib/questa} {riviera=D:/NEW/TYUT/FPGA/Project/3_GoldDivision/DDS/dds_ad9767/dds_ad9767.cache/compile_simlib/riviera} {activehdl=D:/NEW/TYUT/FPGA/Project/3_GoldDivision/DDS/dds_ad9767/dds_ad9767.cache/compile_simlib/activehdl}] -use_ip_compiled_libs -force -quiet
relaunch_sim
INFO: [Vivado 12-5698] Checking validity of IPs in the design for the 'XSim' simulator...
INFO: [Vivado 12-5682] Launching behavioral simulation in 'D:/NEW/TYUT/FPGA/Project/3_GoldDivision/DDS/dds_ad9767/dds_ad9767.sim/sim_1/behav/xsim'
INFO: [Vivado 12-4795] Using compiled simulation libraries for IPs
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-7] Finding pre-compiled libraries...
INFO: [USF-XSim-11] File 'D:/NEW/TYUT/Vivado/Xilinx/Vivado/2018.3/data/xsim/xsim.ini' copied to run dir:'D:/NEW/TYUT/FPGA/Project/3_GoldDivision/DDS/dds_ad9767/dds_ad9767.sim/sim_1/behav/xsim'
INFO: [SIM-utils-54] Inspecting design source files for 'dds_ad9767_tb' in fileset 'sim_1'...
INFO: [SIM-utils-43] Exported 'D:/NEW/TYUT/FPGA/Project/3_GoldDivision/DDS/dds_ad9767/dds_ad9767.sim/sim_1/behav/xsim/sine_wave.coe'
INFO: [SIM-utils-43] Exported 'D:/NEW/TYUT/FPGA/Project/3_GoldDivision/DDS/dds_ad9767/dds_ad9767.sim/sim_1/behav/xsim/sine_rom.mif'
INFO: [SIM-utils-43] Exported 'D:/NEW/TYUT/FPGA/Project/3_GoldDivision/DDS/dds_ad9767/dds_ad9767.sim/sim_1/behav/xsim/square_rom.mif'
INFO: [SIM-utils-43] Exported 'D:/NEW/TYUT/FPGA/Project/3_GoldDivision/DDS/dds_ad9767/dds_ad9767.sim/sim_1/behav/xsim/sawtooth_wave.coe'
INFO: [SIM-utils-43] Exported 'D:/NEW/TYUT/FPGA/Project/3_GoldDivision/DDS/dds_ad9767/dds_ad9767.sim/sim_1/behav/xsim/triangular_wave.coe'
INFO: [SIM-utils-43] Exported 'D:/NEW/TYUT/FPGA/Project/3_GoldDivision/DDS/dds_ad9767/dds_ad9767.sim/sim_1/behav/xsim/triangular_rom.mif'
INFO: [SIM-utils-43] Exported 'D:/NEW/TYUT/FPGA/Project/3_GoldDivision/DDS/dds_ad9767/dds_ad9767.sim/sim_1/behav/xsim/square_wave.coe'
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'D:/NEW/TYUT/FPGA/Project/3_GoldDivision/DDS/dds_ad9767/dds_ad9767.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj dds_ad9767_tb_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/NEW/TYUT/FPGA/Project/3_GoldDivision/DDS/dds_ad9767/dds_ad9767.srcs/sources_1/ip/triangular_rom/sim/triangular_rom.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module triangular_rom
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/NEW/TYUT/FPGA/Project/3_GoldDivision/DDS/dds_ad9767/dds_ad9767.srcs/sources_1/ip/square_rom/sim/square_rom.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module square_rom
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/NEW/TYUT/FPGA/Project/3_GoldDivision/DDS/dds_ad9767/dds_ad9767.srcs/sources_1/ip/sine_rom/sim/sine_rom.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module sine_rom
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/NEW/TYUT/FPGA/Project/3_GoldDivision/DDS/dds_ad9767/dds_ad9767.srcs/sources_1/imports/new/dds.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module dds
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/NEW/TYUT/FPGA/Project/3_GoldDivision/DDS/dds_ad9767/dds_ad9767.srcs/sources_1/new/dds_ad9767.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module dds_ad9767
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/NEW/TYUT/FPGA/Project/3_GoldDivision/DDS/dds_ad9767/dds_ad9767.srcs/sources_1/imports/new/key_filter.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module key_filter
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/NEW/TYUT/FPGA/Project/3_GoldDivision/DDS/dds_ad9767/dds_ad9767.srcs/sim_1/new/dds_ad9767_tb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module dds_ad9767_tb
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [Vivado 12-5698] Checking validity of IPs in the design for the 'XSim' simulator...
INFO: [Vivado 12-5682] Launching behavioral simulation in 'D:/NEW/TYUT/FPGA/Project/3_GoldDivision/DDS/dds_ad9767/dds_ad9767.sim/sim_1/behav/xsim'
INFO: [Vivado 12-4795] Using compiled simulation libraries for IPs
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'D:/NEW/TYUT/FPGA/Project/3_GoldDivision/DDS/dds_ad9767/dds_ad9767.sim/sim_1/behav/xsim'
Vivado Simulator 2018.3
Copyright 1986-1999, 2001-2018 Xilinx, Inc. All Rights Reserved.
Running: D:/NEW/TYUT/Vivado/Xilinx/Vivado/2018.3/bin/unwrapped/win64.o/xelab.exe -wto b810f27407b445a49d1f72e0ddcc8136 --incr --debug typical --relax --mt 2 -L blk_mem_gen_v8_4_2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot dds_ad9767_tb_behav xil_defaultlib.dds_ad9767_tb xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module blk_mem_gen_v8_4_2.blk_mem_gen_v8_4_2_output_stage(...
Compiling module blk_mem_gen_v8_4_2.blk_mem_gen_v8_4_2_output_stage(...
Compiling module blk_mem_gen_v8_4_2.blk_mem_gen_v8_4_2_softecc_outpu...
Compiling module blk_mem_gen_v8_4_2.blk_mem_gen_v8_4_2_mem_module(C_...
Compiling module blk_mem_gen_v8_4_2.blk_mem_gen_v8_4_2(C_FAMILY="zyn...
Compiling module xil_defaultlib.sine_rom
Compiling module blk_mem_gen_v8_4_2.blk_mem_gen_v8_4_2_mem_module(C_...
Compiling module blk_mem_gen_v8_4_2.blk_mem_gen_v8_4_2(C_FAMILY="zyn...
Compiling module xil_defaultlib.square_rom
Compiling module blk_mem_gen_v8_4_2.blk_mem_gen_v8_4_2_mem_module(C_...
Compiling module blk_mem_gen_v8_4_2.blk_mem_gen_v8_4_2(C_FAMILY="zyn...
Compiling module xil_defaultlib.triangular_rom
Compiling module xil_defaultlib.dds
Compiling module xil_defaultlib.key_filter
Compiling module xil_defaultlib.dds_ad9767
Compiling module xil_defaultlib.dds_ad9767_tb
Compiling module xil_defaultlib.glbl
Built simulation snapshot dds_ad9767_tb_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '2' seconds
Vivado Simulator 2018.3
Time resolution is 1 ps
 Block Memory Generator module loading initial data...
 Block Memory Generator data initialization complete.
Block Memory Generator module dds_ad9767_tb.U_dds_ad9767.U_dds_a.U_sine_rom.inst.native_mem_module.blk_mem_gen_v8_4_2_inst is using a behavioral model for simulation which will not precisely model memory collision behavior.
 Block Memory Generator module loading initial data...
 Block Memory Generator data initialization complete.
Block Memory Generator module dds_ad9767_tb.U_dds_ad9767.U_dds_a.U_square_rom.inst.native_mem_module.blk_mem_gen_v8_4_2_inst is using a behavioral model for simulation which will not precisely model memory collision behavior.
 Block Memory Generator module loading initial data...
 Block Memory Generator data initialization complete.
Block Memory Generator module dds_ad9767_tb.U_dds_ad9767.U_dds_a.U_triangular_rom.inst.native_mem_module.blk_mem_gen_v8_4_2_inst is using a behavioral model for simulation which will not precisely model memory collision behavior.
 Block Memory Generator module loading initial data...
 Block Memory Generator data initialization complete.
Block Memory Generator module dds_ad9767_tb.U_dds_ad9767.U_dds_b.U_sine_rom.inst.native_mem_module.blk_mem_gen_v8_4_2_inst is using a behavioral model for simulation which will not precisely model memory collision behavior.
 Block Memory Generator module loading initial data...
 Block Memory Generator data initialization complete.
Block Memory Generator module dds_ad9767_tb.U_dds_ad9767.U_dds_b.U_square_rom.inst.native_mem_module.blk_mem_gen_v8_4_2_inst is using a behavioral model for simulation which will not precisely model memory collision behavior.
 Block Memory Generator module loading initial data...
 Block Memory Generator data initialization complete.
Block Memory Generator module dds_ad9767_tb.U_dds_ad9767.U_dds_b.U_triangular_rom.inst.native_mem_module.blk_mem_gen_v8_4_2_inst is using a behavioral model for simulation which will not precisely model memory collision behavior.
relaunch_sim: Time (s): cpu = 00:00:00 ; elapsed = 00:00:06 . Memory (MB): peak = 1668.668 ; gain = 0.000
run all
run: Time (s): cpu = 00:00:35 ; elapsed = 00:02:15 . Memory (MB): peak = 1668.668 ; gain = 0.000
close_sim
INFO: [Simtcl 6-16] Simulation closed
exit
INFO: [Common 17-206] Exiting Vivado at Thu Mar 14 20:05:58 2024...
