
# Efinity Interface Configuration
# Version: 2021.2.323
# Date: 2022-05-14 09:39

# Copyright (C) 2017 - 2021 Efinix Inc. All rights reserved.

# [required | optional] (input|output|clkout), x, y, z, __bypass__|[~|!]<clock>, [[~|!]<pin_name>] | __vcc__ | __gnd__
clkout, 192, 643, -1, rx_fastclk
clkout, 193, 643, -1, rx_slowclk
clkout, 236, 643, -1, rx_slowclk
clkout, 9, 0, -1, tx_fastclk
clkout, 15, 0, -1, tx_fastclk
clkout, 286, 643, -1, tx_fastclk
clkout, 10, 0, -1, tx_slowclk
clkout, 16, 0, -1, tx_slowclk
output, 16, 0, 0, __bypass__, __gnd__
output, 16, 0, 2, __bypass__, __gnd__
output, 17, 0, 0, __bypass__, __gnd__
output, 18, 0, 0, __bypass__, __gnd__
output, 13, 0, 0, __bypass__, __vcc__
output, 14, 0, 0, __bypass__, __vcc__
output, 14, 0, 2, __bypass__, __vcc__
output, 15, 0, 0, __bypass__, __vcc__
output, 307, 643, 0, __bypass__, led[0]
output, 308, 643, 0, __bypass__, led[1]
output, 322, 643, 0, __bypass__, led[2]
output, 323, 643, 0, __bypass__, led[3]
optional input, 232, 643, 1, __bypass__, lvds_refclk_DATA
output, 7, 0, 0, __bypass__, prbs_data[0]
output, 8, 0, 0, __bypass__, prbs_data[1]
output, 8, 0, 2, __bypass__, prbs_data[2]
output, 9, 0, 0, __bypass__, prbs_data[3]
output, 10, 0, 0, __bypass__, prbs_data[4]
output, 10, 0, 2, __bypass__, prbs_data[5]
output, 11, 0, 0, __bypass__, prbs_data[6]
output, 12, 0, 0, __bypass__, prbs_data[7]
input, 332, 643, 3, __bypass__, rstn
input, 192, 643, 1, __bypass__, rx_data0[0]
input, 192, 643, 3, __bypass__, rx_data0[1]
input, 193, 643, 1, __bypass__, rx_data0[2]
input, 194, 643, 3, __bypass__, rx_data0[3]
input, 195, 643, 1, __bypass__, rx_data0[4]
input, 196, 643, 1, __bypass__, rx_data0[5]
input, 194, 643, 1, __bypass__, rx_data0[6]
input, 196, 643, 3, __bypass__, rx_data0[7]
input, 338, 319, 1, __bypass__, rx_fastclk
input, 338, 318, 1, __bypass__, rx_slowclk
input, 330, 643, 3, __bypass__, rxpll_locked
required output, 324, 643, 2, __bypass__, rxpll_rstn
input, 338, 321, 1, __bypass__, tx_fastclk
optional input, 338, 639, 1, __bypass__, tx_refclk
input, 338, 322, 1, __bypass__, tx_slowclk
input, 333, 643, 3, __bypass__, txpll_locked
required output, 329, 643, 2, __bypass__, txpll_rstn
