<!DOCTYPE html>
<html>
<head>
<meta charset="UTF-8">
<meta name="viewport" content="width=device-width, initial-scale=1">
<link rel="stylesheet" type="text/css" href="style.css">
<script src="script.js"></script>
<title>VCVTPH2UDQ - Convert Packed FP16 Values to Unsigned Doubleword Integers </title></head>
<body>
<div id="head">
<a href="index.html">x86doc</a> › VCVTPH2UDQ - Convert Packed FP16 Values to Unsigned Doubleword Integers </div>
<div id="body">
<h1>VCVTPH2UDQ—Convert Packed FP16 Values to Unsigned Doubleword Integers</h1>
<table>
<tr>
<th>Opcode/Instruction</th>
<th>Op/En</th>
<th>64/32 bit Mode Support</th>
<th>CPUID Feature Flag</th>
<th>Description</th></tr>
<tr>
<td>EVEX.128.NP.MAP5.W0 79 /r VCVTPH2UDQ xmm1{k1}{z}, xmm2/m64/m16bcst</td>
<td>A</td>
<td>V/V</td>
<td>AVX512-FP16 AVX512VL</td>
<td>Convert four packed FP16 values in xmm2/m64/m16bcst to four unsigned doubleword integers, and store the result in xmm1 subject to writemask k1.</td></tr>
<tr>
<td>EVEX.256.NP.MAP5.W0 79 /r VCVTPH2UDQ ymm1{k1}{z}, xmm2/m128/m16bcst</td>
<td>A</td>
<td>V/V</td>
<td>AVX512-FP16 AVX512VL</td>
<td>Convert eight packed FP16 values in xmm2/m128/m16bcst to eight unsigned doubleword integers, and store the result in ymm1 subject to writemask k1.</td></tr>
<tr>
<td>EVEX.512.NP.MAP5.W0 79 /r VCVTPH2UDQ zmm1{k1}{z}, ymm2/m256/m16bcst {er}</td>
<td>A</td>
<td>V/V</td>
<td>AVX512-FP16</td>
<td>Convert sixteen packed FP16 values in ymm2/m256/m16bcst to sixteen unsigned doubleword integers, and store the result in zmm1 subject to writemask k1.</td></tr></table>
<h3>Instruction Operand Encoding</h3>
<table>
<tr>
<th>Op/En</th>
<th>Tuple</th>
<th>Operand 1</th>
<th>Operand 2</th>
<th>Operand 3</th>
<th>Operand 4</th></tr>
<tr>
<td>A</td>
<td>Half</td>
<td>ModRM:reg (w)</td>
<td>ModRM:r/m (r)</td>
<td>N/A</td>
<td>N/A</td></tr></table>
<p><strong>Description</strong></p>
<p>This instruction converts packed FP16 values in the source operand to unsigned doubleword integers in destination operand.</p>
<p>When a conversion is inexact, the value returned is rounded according to the rounding control bits in the MXCSR register or the embedded rounding control bits. If a converted result cannot be represented in the destination format, the floating-point invalid exception is raised, and if this exception is masked, the indefinite integer value is returned.</p>
<p>The destination elements are updated according to the writemask.</p>
<p><strong>Operation</strong></p>
<p><strong>VCVTPH2UDQ DEST, SRC</strong></p>
<p>VL = 128, 256 or 512</p>
<p>KL := VL / 32</p>
<p>IF *SRC is a register* and (VL = 512) and (EVEX.b = 1):</p>
<p>SET_RM(EVEX.RC)</p>
<p>ELSE:</p>
<p>SET_RM(MXCSR.RC)</p>
<p>FOR j := 0 TO KL-1:</p>
<p>IF k1[j] OR *no writemask*:</p>
<p>IF *SRC is memory* and EVEX.b = 1:</p>
<p>tsrc := SRC.fp16[0]</p>
<p>ELSE</p>
<p>tsrc := SRC.fp16[j]</p>
<p>DEST.dword[j] := Convert_fp16_to_unsigned_integer32(tsrc)</p>
<p>ELSE IF *zeroing*:</p>
<p>DEST.dword[j] := 0</p>
<p>// else dest.dword[j] remains unchanged</p>
<p>DEST[MAXVL-1:VL] := 0</p>
<p><strong>Intel C/C++ Compiler Intrinsic Equivalent</strong></p>
<p>VCVTPH2UDQ __m512i _mm512_cvt_roundph_epu32 (__m256h a, int rounding);</p>
<p>VCVTPH2UDQ __m512i _mm512_mask_cvt_roundph_epu32 (__m512i src, __mmask16 k, __m256h a, int rounding);</p>
<p>VCVTPH2UDQ __m512i _mm512_maskz_cvt_roundph_epu32 (__mmask16 k, __m256h a, int rounding);</p>
<p>VCVTPH2UDQ __m128i _mm_cvtph_epu32 (__m128h a);</p>
<p>VCVTPH2UDQ __m128i _mm_mask_cvtph_epu32 (__m128i src, __mmask8 k, __m128h a);</p>
<p>VCVTPH2UDQ __m128i _mm_maskz_cvtph_epu32 (__mmask8 k, __m128h a);</p>
<p>VCVTPH2UDQ __m256i _mm256_cvtph_epu32 (__m128h a);</p>
<p>VCVTPH2UDQ __m256i _mm256_mask_cvtph_epu32 (__m256i src, __mmask8 k, __m128h a);</p>
<p>VCVTPH2UDQ __m256i _mm256_maskz_cvtph_epu32 (__mmask8 k, __m128h a);</p>
<p>VCVTPH2UDQ __m512i _mm512_cvtph_epu32 (__m256h a);</p>
<p>VCVTPH2UDQ __m512i _mm512_mask_cvtph_epu32 (__m512i src, __mmask16 k, __m256h a);</p>
<p>VCVTPH2UDQ __m512i _mm512_maskz_cvtph_epu32 (__mmask16 k, __m256h a);</p>
<p><strong>SIMD Floating-Point Exceptions</strong></p>
<p>Invalid, Precision.</p>
<p><strong>Other Exceptions</strong></p>
<p>EVEX-encoded instructions, see Table 2-46, “Type E2 Class Exception Conditions.”</p></div></body></html>