# Verilog-SPI-Controller
 This project aims to implement SPI master and slave modules and data transmission between them using Verilog. SPI master module is designed as a Finite state machine (FSM). The slave module is a simple shift register.
