// ==============================================================
// RTL generated by Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC
// Version: 2017.1
// Copyright (C) 1986-2017 Xilinx, Inc. All Rights Reserved.
// 
// ===========================================================

#ifndef _fsum_HH_
#define _fsum_HH_

#include "systemc.h"
#include "AESL_pkg.h"


namespace ap_rtl {

struct fsum : public sc_module {
    // Port declarations 22
    sc_in_clk ap_clk;
    sc_in< sc_logic > ap_rst;
    sc_in< sc_logic > ap_start;
    sc_out< sc_logic > ap_done;
    sc_out< sc_logic > ap_idle;
    sc_out< sc_logic > ap_ready;
    sc_out< sc_lv<5> > output_r_address0;
    sc_out< sc_logic > output_r_ce0;
    sc_out< sc_logic > output_r_we0;
    sc_out< sc_lv<64> > output_r_d0;
    sc_in< sc_lv<64> > output_r_q0;
    sc_out< sc_lv<5> > output_r_address1;
    sc_out< sc_logic > output_r_ce1;
    sc_out< sc_logic > output_r_we1;
    sc_out< sc_lv<64> > output_r_d1;
    sc_in< sc_lv<64> > output_r_q1;
    sc_out< sc_lv<5> > in_r_address0;
    sc_out< sc_logic > in_r_ce0;
    sc_in< sc_lv<64> > in_r_q0;
    sc_out< sc_lv<5> > in_r_address1;
    sc_out< sc_logic > in_r_ce1;
    sc_in< sc_lv<64> > in_r_q1;


    // Module declarations
    fsum(sc_module_name name);
    SC_HAS_PROCESS(fsum);

    ~fsum();

    sc_trace_file* mVcdFile;

    sc_signal< sc_lv<3> > ap_CS_fsm;
    sc_signal< sc_logic > ap_CS_fsm_state1;
    sc_signal< sc_lv<5> > output_addr_reg_122;
    sc_signal< sc_logic > ap_CS_fsm_state2;
    sc_signal< sc_lv<1> > tmp_fu_75_p2;
    sc_signal< sc_lv<5> > output_addr_1_reg_132;
    sc_signal< sc_lv<4> > i_2_fu_99_p2;
    sc_signal< sc_lv<4> > i_2_reg_142;
    sc_signal< sc_lv<4> > i_reg_64;
    sc_signal< sc_logic > ap_CS_fsm_state3;
    sc_signal< sc_lv<64> > tmp_s_fu_81_p1;
    sc_signal< sc_lv<64> > tmp_8_fu_93_p1;
    sc_signal< sc_lv<4> > tmp_7_fu_87_p2;
    sc_signal< sc_lv<3> > ap_NS_fsm;
    static const sc_logic ap_const_logic_1;
    static const sc_logic ap_const_logic_0;
    static const sc_lv<3> ap_ST_fsm_state1;
    static const sc_lv<3> ap_ST_fsm_state2;
    static const sc_lv<3> ap_ST_fsm_state3;
    static const sc_lv<32> ap_const_lv32_0;
    static const sc_lv<32> ap_const_lv32_1;
    static const sc_lv<1> ap_const_lv1_1;
    static const sc_lv<4> ap_const_lv4_0;
    static const sc_lv<32> ap_const_lv32_2;
    static const sc_lv<4> ap_const_lv4_A;
    static const sc_lv<4> ap_const_lv4_1;
    static const sc_lv<4> ap_const_lv4_2;
    static const sc_lv<1> ap_const_lv1_0;
    static const bool ap_const_boolean_1;
    // Thread declarations
    void thread_ap_clk_no_reset_();
    void thread_ap_CS_fsm_state1();
    void thread_ap_CS_fsm_state2();
    void thread_ap_CS_fsm_state3();
    void thread_ap_done();
    void thread_ap_idle();
    void thread_ap_ready();
    void thread_i_2_fu_99_p2();
    void thread_in_r_address0();
    void thread_in_r_address1();
    void thread_in_r_ce0();
    void thread_in_r_ce1();
    void thread_output_r_address0();
    void thread_output_r_address1();
    void thread_output_r_ce0();
    void thread_output_r_ce1();
    void thread_output_r_d0();
    void thread_output_r_d1();
    void thread_output_r_we0();
    void thread_output_r_we1();
    void thread_tmp_7_fu_87_p2();
    void thread_tmp_8_fu_93_p1();
    void thread_tmp_fu_75_p2();
    void thread_tmp_s_fu_81_p1();
    void thread_ap_NS_fsm();
};

}

using namespace ap_rtl;

#endif
