C:\ECAD\lscc\diamond\3.14\synpbase\bin64\m_gen_lattice.exe  -prodtype  synplify_pro  -encrypt  -pro  -rundir  C:\ECAD\FPGA_Designs\lattice_propel_workspace\bhasa_fw\bhasa_zero\impl1   -part LCMXO2_7000HE  -package TG144C  -grade -4    -maxfan 1000 -pipe -infer_seqShift -forcenogsr -fixgatedclocks 1 -fixgeneratedclocks 1 -RWCheckOnRam 1 -gcc_allow_lat_combloops 0 -gcc_disable_clock_latches 0 -gcc_convert_lats_to_regs 0 -lattice -use_rename_in_edif 1 -Write_declared_clocks_only 1 -enable_gcc_in_premap -gcc_reconverge_depth 8 -gcc_report_in_premap -seqshift_no_replicate 0 -run_design_rule_checker 0 -design_rule_fanout_limit 0 -acp_debug_info 0 -summaryfile C:\ECAD\FPGA_Designs\lattice_propel_workspace\bhasa_fw\bhasa_zero\impl1\synlog\report\bhasa_zero_impl1_fpga_mapper.xml -merge_inferred_clocks 0  -top_level_module  HelloWorld_Top  -implementation  impl1  -flow mapping  -multisrs  -oedif  C:\ECAD\FPGA_Designs\lattice_propel_workspace\bhasa_fw\bhasa_zero\impl1\bhasa_zero_impl1.edi   -freq 100.000   C:\ECAD\FPGA_Designs\lattice_propel_workspace\bhasa_fw\bhasa_zero\impl1\synwork\bhasa_zero_impl1_prem.srd  -devicelib  C:\ECAD\lscc\diamond\3.14\synpbase\lib\lucent\machxo2.v  -devicelib  C:\ECAD\lscc\diamond\3.14\synpbase\lib\lucent\pmi_def.v  -ologparam  C:\ECAD\FPGA_Designs\lattice_propel_workspace\bhasa_fw\bhasa_zero\impl1\syntmp\bhasa_zero_impl1.plg  -osyn  C:\ECAD\FPGA_Designs\lattice_propel_workspace\bhasa_fw\bhasa_zero\impl1\bhasa_zero_impl1.srm  -prjdir  C:\ECAD\FPGA_Designs\lattice_propel_workspace\bhasa_fw\bhasa_zero\impl1\  -prjname  proj_1  -log  C:\ECAD\FPGA_Designs\lattice_propel_workspace\bhasa_fw\bhasa_zero\impl1\synlog\bhasa_zero_impl1_fpga_mapper.srr  -sn  2023.09  -jobname  "fpga_mapper" 
relcom:..\..\..\..\..\..\lscc\diamond\3.14\synpbase\bin64\m_gen_lattice.exe -prodtype synplify_pro -encrypt -pro -rundir ..\..\impl1 -part LCMXO2_7000HE -package TG144C -grade -4 -maxfan 1000 -pipe -infer_seqShift -forcenogsr -fixgatedclocks 1 -fixgeneratedclocks 1 -RWCheckOnRam 1 -gcc_allow_lat_combloops 0 -gcc_disable_clock_latches 0 -gcc_convert_lats_to_regs 0 -lattice -use_rename_in_edif 1 -Write_declared_clocks_only 1 -enable_gcc_in_premap -gcc_reconverge_depth 8 -gcc_report_in_premap -seqshift_no_replicate 0 -run_design_rule_checker 0 -design_rule_fanout_limit 0 -acp_debug_info 0 -summaryfile ..\synlog\report\bhasa_zero_impl1_fpga_mapper.xml -merge_inferred_clocks 0 -top_level_module HelloWorld_Top -implementation impl1 -flow mapping -multisrs -oedif ..\bhasa_zero_impl1.edi -freq 100.000 ..\synwork\bhasa_zero_impl1_prem.srd -devicelib ..\..\..\..\..\..\lscc\diamond\3.14\synpbase\lib\lucent\machxo2.v -devicelib ..\..\..\..\..\..\lscc\diamond\3.14\synpbase\lib\lucent\pmi_def.v -ologparam bhasa_zero_impl1.plg -osyn ..\bhasa_zero_impl1.srm -prjdir ..\ -prjname proj_1 -log ..\synlog\bhasa_zero_impl1_fpga_mapper.srr -sn 2023.09 -jobname "fpga_mapper"
rc:1 success:1 runtime:104
file:..\bhasa_zero_impl1.edi|io:o|time:1737838051|size:5416136|exec:0|csum:
file:..\synwork\bhasa_zero_impl1_prem.srd|io:i|time:1737837947|size:877538|exec:0|csum:5922ECAFD8EB0BAF22569BFF63E7F0FD
file:..\..\..\..\..\..\lscc\diamond\3.14\synpbase\lib\lucent\machxo2.v|io:i|time:1726552933|size:49748|exec:0|csum:B71CE3E7881D74CEF4BD77A23168B26C
file:..\..\..\..\..\..\lscc\diamond\3.14\synpbase\lib\lucent\pmi_def.v|io:i|time:1727134390|size:40584|exec:0|csum:62845CEC2BB6FEBE1BA059B1E18015F4
file:bhasa_zero_impl1.plg|io:o|time:1737838054|size:2643|exec:0|csum:
file:..\bhasa_zero_impl1.srm|io:o|time:1737838048|size:9025|exec:0|csum:
file:..\synlog\bhasa_zero_impl1_fpga_mapper.srr|io:o|time:1737838054|size:133261|exec:0|csum:
file:..\..\..\..\..\..\lscc\diamond\3.14\synpbase\bin64\m_gen_lattice.exe|io:i|time:1727134361|size:47087104|exec:1|csum:434DCC32F4BB204D3EE80093B14279C2
