<!DOCTYPE html>
<html><head><title>joekychen/linux » arch › arm › mach-msm › irq-vic.c

</title>
<meta http-equiv="content-type" content="text/html; charset=UTF-8">
<meta name="generator" content="Docco">
<link rel="stylesheet" media="all" href="../../../stylesheets/docco.min.css" />


</head>
<body>
<div id="container">
<div id="background"></div>
<table cellpadding="0" cellspacing="0">
<thead><tr><th class="docs"><a id="home" href="../../../index.html"></a><h1>irq-vic.c</h1></th><th class="code"></th></tr></thead>
<tbody>


<tr id="section-1"><td class="docs"><div class="pilwrap"><a class="pilcrow" href="#section-1">&#182;</a></div></td><td class="code"><div class="highlight"><pre><span class="cm">/*</span>
<span class="cm"> * Copyright (C) 2007 Google, Inc.</span>
<span class="cm"> * Copyright (c) 2009, Code Aurora Forum. All rights reserved.</span>
<span class="cm"> *</span>
<span class="cm"> * This software is licensed under the terms of the GNU General Public</span>
<span class="cm"> * License version 2, as published by the Free Software Foundation, and</span>
<span class="cm"> * may be copied, distributed, and modified under those terms.</span>
<span class="cm"> *</span>
<span class="cm"> * This program is distributed in the hope that it will be useful,</span>
<span class="cm"> * but WITHOUT ANY WARRANTY; without even the implied warranty of</span>
<span class="cm"> * MERCHANTABILITY or FITNESS FOR A PARTICULAR PURPOSE.  See the</span>
<span class="cm"> * GNU General Public License for more details.</span>
<span class="cm"> *</span>
<span class="cm"> */</span>

<span class="cp">#include &lt;linux/init.h&gt;</span>
<span class="cp">#include &lt;linux/module.h&gt;</span>
<span class="cp">#include &lt;linux/sched.h&gt;</span>
<span class="cp">#include &lt;linux/interrupt.h&gt;</span>
<span class="cp">#include &lt;linux/ptrace.h&gt;</span>
<span class="cp">#include &lt;linux/timer.h&gt;</span>
<span class="cp">#include &lt;linux/irq.h&gt;</span>
<span class="cp">#include &lt;linux/io.h&gt;</span>

<span class="cp">#include &lt;asm/cacheflush.h&gt;</span>

<span class="cp">#include &lt;mach/hardware.h&gt;</span>

<span class="cp">#include &lt;mach/msm_iomap.h&gt;</span>

<span class="cp">#include &quot;smd_private.h&quot;</span>

<span class="k">enum</span> <span class="p">{</span>
	<span class="n">IRQ_DEBUG_SLEEP_INT_TRIGGER</span> <span class="o">=</span> <span class="mi">1U</span> <span class="o">&lt;&lt;</span> <span class="mi">0</span><span class="p">,</span>
	<span class="n">IRQ_DEBUG_SLEEP_INT</span> <span class="o">=</span> <span class="mi">1U</span> <span class="o">&lt;&lt;</span> <span class="mi">1</span><span class="p">,</span>
	<span class="n">IRQ_DEBUG_SLEEP_ABORT</span> <span class="o">=</span> <span class="mi">1U</span> <span class="o">&lt;&lt;</span> <span class="mi">2</span><span class="p">,</span>
	<span class="n">IRQ_DEBUG_SLEEP</span> <span class="o">=</span> <span class="mi">1U</span> <span class="o">&lt;&lt;</span> <span class="mi">3</span><span class="p">,</span>
	<span class="n">IRQ_DEBUG_SLEEP_REQUEST</span> <span class="o">=</span> <span class="mi">1U</span> <span class="o">&lt;&lt;</span> <span class="mi">4</span><span class="p">,</span>
<span class="p">};</span>
<span class="k">static</span> <span class="kt">int</span> <span class="n">msm_irq_debug_mask</span><span class="p">;</span>
<span class="n">module_param_named</span><span class="p">(</span><span class="n">debug_mask</span><span class="p">,</span> <span class="n">msm_irq_debug_mask</span><span class="p">,</span> <span class="kt">int</span><span class="p">,</span>
		   <span class="n">S_IRUGO</span> <span class="o">|</span> <span class="n">S_IWUSR</span> <span class="o">|</span> <span class="n">S_IWGRP</span><span class="p">);</span>

<span class="cp">#define VIC_REG(off) (MSM_VIC_BASE + (off))</span>
<span class="cp">#define VIC_INT_TO_REG_ADDR(base, irq) (base + (irq / 32) * 4)</span>
<span class="cp">#define VIC_INT_TO_REG_INDEX(irq) ((irq &gt;&gt; 5) &amp; 3)</span>

<span class="cp">#define VIC_INT_SELECT0     VIC_REG(0x0000)  </span><span class="cm">/* 1: FIQ, 0: IRQ */</span><span class="cp"></span>
<span class="cp">#define VIC_INT_SELECT1     VIC_REG(0x0004)  </span><span class="cm">/* 1: FIQ, 0: IRQ */</span><span class="cp"></span>
<span class="cp">#define VIC_INT_SELECT2     VIC_REG(0x0008)  </span><span class="cm">/* 1: FIQ, 0: IRQ */</span><span class="cp"></span>
<span class="cp">#define VIC_INT_SELECT3     VIC_REG(0x000C)  </span><span class="cm">/* 1: FIQ, 0: IRQ */</span><span class="cp"></span>
<span class="cp">#define VIC_INT_EN0         VIC_REG(0x0010)</span>
<span class="cp">#define VIC_INT_EN1         VIC_REG(0x0014)</span>
<span class="cp">#define VIC_INT_EN2         VIC_REG(0x0018)</span>
<span class="cp">#define VIC_INT_EN3         VIC_REG(0x001C)</span>
<span class="cp">#define VIC_INT_ENCLEAR0    VIC_REG(0x0020)</span>
<span class="cp">#define VIC_INT_ENCLEAR1    VIC_REG(0x0024)</span>
<span class="cp">#define VIC_INT_ENCLEAR2    VIC_REG(0x0028)</span>
<span class="cp">#define VIC_INT_ENCLEAR3    VIC_REG(0x002C)</span>
<span class="cp">#define VIC_INT_ENSET0      VIC_REG(0x0030)</span>
<span class="cp">#define VIC_INT_ENSET1      VIC_REG(0x0034)</span>
<span class="cp">#define VIC_INT_ENSET2      VIC_REG(0x0038)</span>
<span class="cp">#define VIC_INT_ENSET3      VIC_REG(0x003C)</span>
<span class="cp">#define VIC_INT_TYPE0       VIC_REG(0x0040)  </span><span class="cm">/* 1: EDGE, 0: LEVEL  */</span><span class="cp"></span>
<span class="cp">#define VIC_INT_TYPE1       VIC_REG(0x0044)  </span><span class="cm">/* 1: EDGE, 0: LEVEL  */</span><span class="cp"></span>
<span class="cp">#define VIC_INT_TYPE2       VIC_REG(0x0048)  </span><span class="cm">/* 1: EDGE, 0: LEVEL  */</span><span class="cp"></span>
<span class="cp">#define VIC_INT_TYPE3       VIC_REG(0x004C)  </span><span class="cm">/* 1: EDGE, 0: LEVEL  */</span><span class="cp"></span>
<span class="cp">#define VIC_INT_POLARITY0   VIC_REG(0x0050)  </span><span class="cm">/* 1: NEG, 0: POS */</span><span class="cp"></span>
<span class="cp">#define VIC_INT_POLARITY1   VIC_REG(0x0054)  </span><span class="cm">/* 1: NEG, 0: POS */</span><span class="cp"></span>
<span class="cp">#define VIC_INT_POLARITY2   VIC_REG(0x0058)  </span><span class="cm">/* 1: NEG, 0: POS */</span><span class="cp"></span>
<span class="cp">#define VIC_INT_POLARITY3   VIC_REG(0x005C)  </span><span class="cm">/* 1: NEG, 0: POS */</span><span class="cp"></span>
<span class="cp">#define VIC_NO_PEND_VAL     VIC_REG(0x0060)</span>

<span class="cp">#if defined(CONFIG_ARCH_MSM_SCORPION)</span>
<span class="cp">#define VIC_NO_PEND_VAL_FIQ VIC_REG(0x0064)</span>
<span class="cp">#define VIC_INT_MASTEREN    VIC_REG(0x0068)  </span><span class="cm">/* 1: IRQ, 2: FIQ     */</span><span class="cp"></span>
<span class="cp">#define VIC_CONFIG          VIC_REG(0x006C)  </span><span class="cm">/* 1: USE SC VIC */</span><span class="cp"></span>
<span class="cp">#else</span>
<span class="cp">#define VIC_INT_MASTEREN    VIC_REG(0x0064)  </span><span class="cm">/* 1: IRQ, 2: FIQ     */</span><span class="cp"></span>
<span class="cp">#define VIC_PROTECTION      VIC_REG(0x006C)  </span><span class="cm">/* 1: ENABLE          */</span><span class="cp"></span>
<span class="cp">#define VIC_CONFIG          VIC_REG(0x0068)  </span><span class="cm">/* 1: USE ARM1136 VIC */</span><span class="cp"></span>
<span class="cp">#endif</span>

<span class="cp">#define VIC_IRQ_STATUS0     VIC_REG(0x0080)</span>
<span class="cp">#define VIC_IRQ_STATUS1     VIC_REG(0x0084)</span>
<span class="cp">#define VIC_IRQ_STATUS2     VIC_REG(0x0088)</span>
<span class="cp">#define VIC_IRQ_STATUS3     VIC_REG(0x008C)</span>
<span class="cp">#define VIC_FIQ_STATUS0     VIC_REG(0x0090)</span>
<span class="cp">#define VIC_FIQ_STATUS1     VIC_REG(0x0094)</span>
<span class="cp">#define VIC_FIQ_STATUS2     VIC_REG(0x0098)</span>
<span class="cp">#define VIC_FIQ_STATUS3     VIC_REG(0x009C)</span>
<span class="cp">#define VIC_RAW_STATUS0     VIC_REG(0x00A0)</span>
<span class="cp">#define VIC_RAW_STATUS1     VIC_REG(0x00A4)</span>
<span class="cp">#define VIC_RAW_STATUS2     VIC_REG(0x00A8)</span>
<span class="cp">#define VIC_RAW_STATUS3     VIC_REG(0x00AC)</span>
<span class="cp">#define VIC_INT_CLEAR0      VIC_REG(0x00B0)</span>
<span class="cp">#define VIC_INT_CLEAR1      VIC_REG(0x00B4)</span>
<span class="cp">#define VIC_INT_CLEAR2      VIC_REG(0x00B8)</span>
<span class="cp">#define VIC_INT_CLEAR3      VIC_REG(0x00BC)</span>
<span class="cp">#define VIC_SOFTINT0        VIC_REG(0x00C0)</span>
<span class="cp">#define VIC_SOFTINT1        VIC_REG(0x00C4)</span>
<span class="cp">#define VIC_SOFTINT2        VIC_REG(0x00C8)</span>
<span class="cp">#define VIC_SOFTINT3        VIC_REG(0x00CC)</span>
<span class="cp">#define VIC_IRQ_VEC_RD      VIC_REG(0x00D0)  </span><span class="cm">/* pending int # */</span><span class="cp"></span>
<span class="cp">#define VIC_IRQ_VEC_PEND_RD VIC_REG(0x00D4)  </span><span class="cm">/* pending vector addr */</span><span class="cp"></span>
<span class="cp">#define VIC_IRQ_VEC_WR      VIC_REG(0x00D8)</span>

<span class="cp">#if defined(CONFIG_ARCH_MSM_SCORPION)</span>
<span class="cp">#define VIC_FIQ_VEC_RD      VIC_REG(0x00DC)</span>
<span class="cp">#define VIC_FIQ_VEC_PEND_RD VIC_REG(0x00E0)</span>
<span class="cp">#define VIC_FIQ_VEC_WR      VIC_REG(0x00E4)</span>
<span class="cp">#define VIC_IRQ_IN_SERVICE  VIC_REG(0x00E8)</span>
<span class="cp">#define VIC_IRQ_IN_STACK    VIC_REG(0x00EC)</span>
<span class="cp">#define VIC_FIQ_IN_SERVICE  VIC_REG(0x00F0)</span>
<span class="cp">#define VIC_FIQ_IN_STACK    VIC_REG(0x00F4)</span>
<span class="cp">#define VIC_TEST_BUS_SEL    VIC_REG(0x00F8)</span>
<span class="cp">#define VIC_IRQ_CTRL_CONFIG VIC_REG(0x00FC)</span>
<span class="cp">#else</span>
<span class="cp">#define VIC_IRQ_IN_SERVICE  VIC_REG(0x00E0)</span>
<span class="cp">#define VIC_IRQ_IN_STACK    VIC_REG(0x00E4)</span>
<span class="cp">#define VIC_TEST_BUS_SEL    VIC_REG(0x00E8)</span>
<span class="cp">#endif</span>

<span class="cp">#define VIC_VECTPRIORITY(n) VIC_REG(0x0200+((n) * 4))</span>
<span class="cp">#define VIC_VECTADDR(n)     VIC_REG(0x0400+((n) * 4))</span>

<span class="cp">#if defined(CONFIG_ARCH_MSM7X30)</span>
<span class="cp">#define VIC_NUM_REGS	    4</span>
<span class="cp">#else</span>
<span class="cp">#define VIC_NUM_REGS	    2</span>
<span class="cp">#endif</span>

<span class="cp">#if VIC_NUM_REGS == 2</span>
<span class="cp">#define DPRINT_REGS(base_reg, format, ...)	      			\</span>
<span class="cp">	printk(KERN_INFO format &quot; %x %x\n&quot;, ##__VA_ARGS__,		\</span>
<span class="cp">			readl(base_reg ## 0), readl(base_reg ## 1))</span>
<span class="cp">#define DPRINT_ARRAY(array, format, ...)				\</span>
<span class="cp">	printk(KERN_INFO format &quot; %x %x\n&quot;, ##__VA_ARGS__,		\</span>
<span class="cp">			array[0], array[1])</span>
<span class="cp">#elif VIC_NUM_REGS == 4</span>
<span class="cp">#define DPRINT_REGS(base_reg, format, ...) \</span>
<span class="cp">	printk(KERN_INFO format &quot; %x %x %x %x\n&quot;, ##__VA_ARGS__,	\</span>
<span class="cp">			readl(base_reg ## 0), readl(base_reg ## 1),	\</span>
<span class="cp">			readl(base_reg ## 2), readl(base_reg ## 3))</span>
<span class="cp">#define DPRINT_ARRAY(array, format, ...)				\</span>
<span class="cp">	printk(KERN_INFO format &quot; %x %x %x %x\n&quot;, ##__VA_ARGS__,	\</span>
<span class="cp">			array[0], array[1],				\</span>
<span class="cp">			array[2], array[3])</span>
<span class="cp">#else</span>
<span class="cp">#error &quot;VIC_NUM_REGS set to illegal value&quot;</span>
<span class="cp">#endif</span>

<span class="k">static</span> <span class="kt">uint32_t</span> <span class="n">msm_irq_smsm_wake_enable</span><span class="p">[</span><span class="mi">2</span><span class="p">];</span>
<span class="k">static</span> <span class="k">struct</span> <span class="p">{</span>
	<span class="kt">uint32_t</span> <span class="n">int_en</span><span class="p">[</span><span class="mi">2</span><span class="p">];</span>
	<span class="kt">uint32_t</span> <span class="n">int_type</span><span class="p">;</span>
	<span class="kt">uint32_t</span> <span class="n">int_polarity</span><span class="p">;</span>
	<span class="kt">uint32_t</span> <span class="n">int_select</span><span class="p">;</span>
<span class="p">}</span> <span class="n">msm_irq_shadow_reg</span><span class="p">[</span><span class="n">VIC_NUM_REGS</span><span class="p">];</span>
<span class="k">static</span> <span class="kt">uint32_t</span> <span class="n">msm_irq_idle_disable</span><span class="p">[</span><span class="n">VIC_NUM_REGS</span><span class="p">];</span>

<span class="cp">#define SMSM_FAKE_IRQ (0xff)</span>
<span class="k">static</span> <span class="kt">uint8_t</span> <span class="n">msm_irq_to_smsm</span><span class="p">[</span><span class="n">NR_IRQS</span><span class="p">]</span> <span class="o">=</span> <span class="p">{</span>
	<span class="p">[</span><span class="n">INT_MDDI_EXT</span><span class="p">]</span> <span class="o">=</span> <span class="mi">1</span><span class="p">,</span>
	<span class="p">[</span><span class="n">INT_MDDI_PRI</span><span class="p">]</span> <span class="o">=</span> <span class="mi">2</span><span class="p">,</span>
	<span class="p">[</span><span class="n">INT_MDDI_CLIENT</span><span class="p">]</span> <span class="o">=</span> <span class="mi">3</span><span class="p">,</span>
	<span class="p">[</span><span class="n">INT_USB_OTG</span><span class="p">]</span> <span class="o">=</span> <span class="mi">4</span><span class="p">,</span>

	<span class="p">[</span><span class="n">INT_PWB_I2C</span><span class="p">]</span> <span class="o">=</span> <span class="mi">5</span><span class="p">,</span>
	<span class="p">[</span><span class="n">INT_SDC1_0</span><span class="p">]</span> <span class="o">=</span> <span class="mi">6</span><span class="p">,</span>
	<span class="p">[</span><span class="n">INT_SDC1_1</span><span class="p">]</span> <span class="o">=</span> <span class="mi">7</span><span class="p">,</span>
	<span class="p">[</span><span class="n">INT_SDC2_0</span><span class="p">]</span> <span class="o">=</span> <span class="mi">8</span><span class="p">,</span>

	<span class="p">[</span><span class="n">INT_SDC2_1</span><span class="p">]</span> <span class="o">=</span> <span class="mi">9</span><span class="p">,</span>
	<span class="p">[</span><span class="n">INT_ADSP_A9_A11</span><span class="p">]</span> <span class="o">=</span> <span class="mi">10</span><span class="p">,</span>
	<span class="p">[</span><span class="n">INT_UART1</span><span class="p">]</span> <span class="o">=</span> <span class="mi">11</span><span class="p">,</span>
	<span class="p">[</span><span class="n">INT_UART2</span><span class="p">]</span> <span class="o">=</span> <span class="mi">12</span><span class="p">,</span>

	<span class="p">[</span><span class="n">INT_UART3</span><span class="p">]</span> <span class="o">=</span> <span class="mi">13</span><span class="p">,</span>
	<span class="p">[</span><span class="n">INT_UART1_RX</span><span class="p">]</span> <span class="o">=</span> <span class="mi">14</span><span class="p">,</span>
	<span class="p">[</span><span class="n">INT_UART2_RX</span><span class="p">]</span> <span class="o">=</span> <span class="mi">15</span><span class="p">,</span>
	<span class="p">[</span><span class="n">INT_UART3_RX</span><span class="p">]</span> <span class="o">=</span> <span class="mi">16</span><span class="p">,</span>

	<span class="p">[</span><span class="n">INT_UART1DM_IRQ</span><span class="p">]</span> <span class="o">=</span> <span class="mi">17</span><span class="p">,</span>
	<span class="p">[</span><span class="n">INT_UART1DM_RX</span><span class="p">]</span> <span class="o">=</span> <span class="mi">18</span><span class="p">,</span>
	<span class="p">[</span><span class="n">INT_KEYSENSE</span><span class="p">]</span> <span class="o">=</span> <span class="mi">19</span><span class="p">,</span>
<span class="cp">#if !defined(CONFIG_ARCH_MSM7X30)</span>
	<span class="p">[</span><span class="n">INT_AD_HSSD</span><span class="p">]</span> <span class="o">=</span> <span class="mi">20</span><span class="p">,</span>
<span class="cp">#endif</span>

	<span class="p">[</span><span class="n">INT_NAND_WR_ER_DONE</span><span class="p">]</span> <span class="o">=</span> <span class="mi">21</span><span class="p">,</span>
	<span class="p">[</span><span class="n">INT_NAND_OP_DONE</span><span class="p">]</span> <span class="o">=</span> <span class="mi">22</span><span class="p">,</span>
	<span class="p">[</span><span class="n">INT_TCHSCRN1</span><span class="p">]</span> <span class="o">=</span> <span class="mi">23</span><span class="p">,</span>
	<span class="p">[</span><span class="n">INT_TCHSCRN2</span><span class="p">]</span> <span class="o">=</span> <span class="mi">24</span><span class="p">,</span>

	<span class="p">[</span><span class="n">INT_TCHSCRN_SSBI</span><span class="p">]</span> <span class="o">=</span> <span class="mi">25</span><span class="p">,</span>
	<span class="p">[</span><span class="n">INT_USB_HS</span><span class="p">]</span> <span class="o">=</span> <span class="mi">26</span><span class="p">,</span>
	<span class="p">[</span><span class="n">INT_UART2DM_RX</span><span class="p">]</span> <span class="o">=</span> <span class="mi">27</span><span class="p">,</span>
	<span class="p">[</span><span class="n">INT_UART2DM_IRQ</span><span class="p">]</span> <span class="o">=</span> <span class="mi">28</span><span class="p">,</span>

	<span class="p">[</span><span class="n">INT_SDC4_1</span><span class="p">]</span> <span class="o">=</span> <span class="mi">29</span><span class="p">,</span>
	<span class="p">[</span><span class="n">INT_SDC4_0</span><span class="p">]</span> <span class="o">=</span> <span class="mi">30</span><span class="p">,</span>
	<span class="p">[</span><span class="n">INT_SDC3_1</span><span class="p">]</span> <span class="o">=</span> <span class="mi">31</span><span class="p">,</span>
	<span class="p">[</span><span class="n">INT_SDC3_0</span><span class="p">]</span> <span class="o">=</span> <span class="mi">32</span><span class="p">,</span>

	<span class="cm">/* fake wakeup interrupts */</span>
	<span class="p">[</span><span class="n">INT_GPIO_GROUP1</span><span class="p">]</span> <span class="o">=</span> <span class="n">SMSM_FAKE_IRQ</span><span class="p">,</span>
	<span class="p">[</span><span class="n">INT_GPIO_GROUP2</span><span class="p">]</span> <span class="o">=</span> <span class="n">SMSM_FAKE_IRQ</span><span class="p">,</span>
	<span class="p">[</span><span class="n">INT_A9_M2A_0</span><span class="p">]</span> <span class="o">=</span> <span class="n">SMSM_FAKE_IRQ</span><span class="p">,</span>
	<span class="p">[</span><span class="n">INT_A9_M2A_1</span><span class="p">]</span> <span class="o">=</span> <span class="n">SMSM_FAKE_IRQ</span><span class="p">,</span>
	<span class="p">[</span><span class="n">INT_A9_M2A_5</span><span class="p">]</span> <span class="o">=</span> <span class="n">SMSM_FAKE_IRQ</span><span class="p">,</span>
	<span class="p">[</span><span class="n">INT_GP_TIMER_EXP</span><span class="p">]</span> <span class="o">=</span> <span class="n">SMSM_FAKE_IRQ</span><span class="p">,</span>
	<span class="p">[</span><span class="n">INT_DEBUG_TIMER_EXP</span><span class="p">]</span> <span class="o">=</span> <span class="n">SMSM_FAKE_IRQ</span><span class="p">,</span>
	<span class="p">[</span><span class="n">INT_ADSP_A11</span><span class="p">]</span> <span class="o">=</span> <span class="n">SMSM_FAKE_IRQ</span><span class="p">,</span>
<span class="cp">#ifdef CONFIG_ARCH_QSD8X50</span>
	<span class="p">[</span><span class="n">INT_SIRC_0</span><span class="p">]</span> <span class="o">=</span> <span class="n">SMSM_FAKE_IRQ</span><span class="p">,</span>
	<span class="p">[</span><span class="n">INT_SIRC_1</span><span class="p">]</span> <span class="o">=</span> <span class="n">SMSM_FAKE_IRQ</span><span class="p">,</span>
<span class="cp">#endif</span>
<span class="p">};</span>

<span class="k">static</span> <span class="kr">inline</span> <span class="kt">void</span> <span class="nf">msm_irq_write_all_regs</span><span class="p">(</span><span class="kt">void</span> <span class="n">__iomem</span> <span class="o">*</span><span class="n">base</span><span class="p">,</span> <span class="kt">unsigned</span> <span class="kt">int</span> <span class="n">val</span><span class="p">)</span>
<span class="p">{</span>
	<span class="kt">int</span> <span class="n">i</span><span class="p">;</span>

	<span class="k">for</span> <span class="p">(</span><span class="n">i</span> <span class="o">=</span> <span class="mi">0</span><span class="p">;</span> <span class="n">i</span> <span class="o">&lt;</span> <span class="n">VIC_NUM_REGS</span><span class="p">;</span> <span class="n">i</span><span class="o">++</span><span class="p">)</span>
		<span class="n">writel</span><span class="p">(</span><span class="n">val</span><span class="p">,</span> <span class="n">base</span> <span class="o">+</span> <span class="p">(</span><span class="n">i</span> <span class="o">*</span> <span class="mi">4</span><span class="p">));</span>
<span class="p">}</span>

<span class="k">static</span> <span class="kt">void</span> <span class="nf">msm_irq_ack</span><span class="p">(</span><span class="k">struct</span> <span class="n">irq_data</span> <span class="o">*</span><span class="n">d</span><span class="p">)</span>
<span class="p">{</span>
	<span class="kt">void</span> <span class="n">__iomem</span> <span class="o">*</span><span class="n">reg</span> <span class="o">=</span> <span class="n">VIC_INT_TO_REG_ADDR</span><span class="p">(</span><span class="n">VIC_INT_CLEAR0</span><span class="p">,</span> <span class="n">d</span><span class="o">-&gt;</span><span class="n">irq</span><span class="p">);</span>
	<span class="n">writel</span><span class="p">(</span><span class="mi">1</span> <span class="o">&lt;&lt;</span> <span class="p">(</span><span class="n">d</span><span class="o">-&gt;</span><span class="n">irq</span> <span class="o">&amp;</span> <span class="mi">31</span><span class="p">),</span> <span class="n">reg</span><span class="p">);</span>
<span class="p">}</span>

<span class="k">static</span> <span class="kt">void</span> <span class="nf">msm_irq_mask</span><span class="p">(</span><span class="k">struct</span> <span class="n">irq_data</span> <span class="o">*</span><span class="n">d</span><span class="p">)</span>
<span class="p">{</span>
	<span class="kt">void</span> <span class="n">__iomem</span> <span class="o">*</span><span class="n">reg</span> <span class="o">=</span> <span class="n">VIC_INT_TO_REG_ADDR</span><span class="p">(</span><span class="n">VIC_INT_ENCLEAR0</span><span class="p">,</span> <span class="n">d</span><span class="o">-&gt;</span><span class="n">irq</span><span class="p">);</span>
	<span class="kt">unsigned</span> <span class="n">index</span> <span class="o">=</span> <span class="n">VIC_INT_TO_REG_INDEX</span><span class="p">(</span><span class="n">d</span><span class="o">-&gt;</span><span class="n">irq</span><span class="p">);</span>
	<span class="kt">uint32_t</span> <span class="n">mask</span> <span class="o">=</span> <span class="mi">1UL</span> <span class="o">&lt;&lt;</span> <span class="p">(</span><span class="n">d</span><span class="o">-&gt;</span><span class="n">irq</span> <span class="o">&amp;</span> <span class="mi">31</span><span class="p">);</span>
	<span class="kt">int</span> <span class="n">smsm_irq</span> <span class="o">=</span> <span class="n">msm_irq_to_smsm</span><span class="p">[</span><span class="n">d</span><span class="o">-&gt;</span><span class="n">irq</span><span class="p">];</span>

	<span class="n">msm_irq_shadow_reg</span><span class="p">[</span><span class="n">index</span><span class="p">].</span><span class="n">int_en</span><span class="p">[</span><span class="mi">0</span><span class="p">]</span> <span class="o">&amp;=</span> <span class="o">~</span><span class="n">mask</span><span class="p">;</span>
	<span class="n">writel</span><span class="p">(</span><span class="n">mask</span><span class="p">,</span> <span class="n">reg</span><span class="p">);</span>
	<span class="k">if</span> <span class="p">(</span><span class="n">smsm_irq</span> <span class="o">==</span> <span class="mi">0</span><span class="p">)</span>
		<span class="n">msm_irq_idle_disable</span><span class="p">[</span><span class="n">index</span><span class="p">]</span> <span class="o">&amp;=</span> <span class="o">~</span><span class="n">mask</span><span class="p">;</span>
	<span class="k">else</span> <span class="p">{</span>
		<span class="n">mask</span> <span class="o">=</span> <span class="mi">1UL</span> <span class="o">&lt;&lt;</span> <span class="p">(</span><span class="n">smsm_irq</span> <span class="o">-</span> <span class="mi">1</span><span class="p">);</span>
		<span class="n">msm_irq_smsm_wake_enable</span><span class="p">[</span><span class="mi">0</span><span class="p">]</span> <span class="o">&amp;=</span> <span class="o">~</span><span class="n">mask</span><span class="p">;</span>
	<span class="p">}</span>
<span class="p">}</span>

<span class="k">static</span> <span class="kt">void</span> <span class="nf">msm_irq_unmask</span><span class="p">(</span><span class="k">struct</span> <span class="n">irq_data</span> <span class="o">*</span><span class="n">d</span><span class="p">)</span>
<span class="p">{</span>
	<span class="kt">void</span> <span class="n">__iomem</span> <span class="o">*</span><span class="n">reg</span> <span class="o">=</span> <span class="n">VIC_INT_TO_REG_ADDR</span><span class="p">(</span><span class="n">VIC_INT_ENSET0</span><span class="p">,</span> <span class="n">d</span><span class="o">-&gt;</span><span class="n">irq</span><span class="p">);</span>
	<span class="kt">unsigned</span> <span class="n">index</span> <span class="o">=</span> <span class="n">VIC_INT_TO_REG_INDEX</span><span class="p">(</span><span class="n">d</span><span class="o">-&gt;</span><span class="n">irq</span><span class="p">);</span>
	<span class="kt">uint32_t</span> <span class="n">mask</span> <span class="o">=</span> <span class="mi">1UL</span> <span class="o">&lt;&lt;</span> <span class="p">(</span><span class="n">d</span><span class="o">-&gt;</span><span class="n">irq</span> <span class="o">&amp;</span> <span class="mi">31</span><span class="p">);</span>
	<span class="kt">int</span> <span class="n">smsm_irq</span> <span class="o">=</span> <span class="n">msm_irq_to_smsm</span><span class="p">[</span><span class="n">d</span><span class="o">-&gt;</span><span class="n">irq</span><span class="p">];</span>

	<span class="n">msm_irq_shadow_reg</span><span class="p">[</span><span class="n">index</span><span class="p">].</span><span class="n">int_en</span><span class="p">[</span><span class="mi">0</span><span class="p">]</span> <span class="o">|=</span> <span class="n">mask</span><span class="p">;</span>
	<span class="n">writel</span><span class="p">(</span><span class="n">mask</span><span class="p">,</span> <span class="n">reg</span><span class="p">);</span>

	<span class="k">if</span> <span class="p">(</span><span class="n">smsm_irq</span> <span class="o">==</span> <span class="mi">0</span><span class="p">)</span>
		<span class="n">msm_irq_idle_disable</span><span class="p">[</span><span class="n">index</span><span class="p">]</span> <span class="o">|=</span> <span class="n">mask</span><span class="p">;</span>
	<span class="k">else</span> <span class="p">{</span>
		<span class="n">mask</span> <span class="o">=</span> <span class="mi">1UL</span> <span class="o">&lt;&lt;</span> <span class="p">(</span><span class="n">smsm_irq</span> <span class="o">-</span> <span class="mi">1</span><span class="p">);</span>
		<span class="n">msm_irq_smsm_wake_enable</span><span class="p">[</span><span class="mi">0</span><span class="p">]</span> <span class="o">|=</span> <span class="n">mask</span><span class="p">;</span>
	<span class="p">}</span>
<span class="p">}</span>

<span class="k">static</span> <span class="kt">int</span> <span class="nf">msm_irq_set_wake</span><span class="p">(</span><span class="k">struct</span> <span class="n">irq_data</span> <span class="o">*</span><span class="n">d</span><span class="p">,</span> <span class="kt">unsigned</span> <span class="kt">int</span> <span class="n">on</span><span class="p">)</span>
<span class="p">{</span>
	<span class="kt">unsigned</span> <span class="n">index</span> <span class="o">=</span> <span class="n">VIC_INT_TO_REG_INDEX</span><span class="p">(</span><span class="n">d</span><span class="o">-&gt;</span><span class="n">irq</span><span class="p">);</span>
	<span class="kt">uint32_t</span> <span class="n">mask</span> <span class="o">=</span> <span class="mi">1UL</span> <span class="o">&lt;&lt;</span> <span class="p">(</span><span class="n">d</span><span class="o">-&gt;</span><span class="n">irq</span> <span class="o">&amp;</span> <span class="mi">31</span><span class="p">);</span>
	<span class="kt">int</span> <span class="n">smsm_irq</span> <span class="o">=</span> <span class="n">msm_irq_to_smsm</span><span class="p">[</span><span class="n">d</span><span class="o">-&gt;</span><span class="n">irq</span><span class="p">];</span>

	<span class="k">if</span> <span class="p">(</span><span class="n">smsm_irq</span> <span class="o">==</span> <span class="mi">0</span><span class="p">)</span> <span class="p">{</span>
		<span class="n">printk</span><span class="p">(</span><span class="n">KERN_ERR</span> <span class="s">&quot;msm_irq_set_wake: bad wakeup irq %d</span><span class="se">\n</span><span class="s">&quot;</span><span class="p">,</span> <span class="n">d</span><span class="o">-&gt;</span><span class="n">irq</span><span class="p">);</span>
		<span class="k">return</span> <span class="o">-</span><span class="n">EINVAL</span><span class="p">;</span>
	<span class="p">}</span>
	<span class="k">if</span> <span class="p">(</span><span class="n">on</span><span class="p">)</span>
		<span class="n">msm_irq_shadow_reg</span><span class="p">[</span><span class="n">index</span><span class="p">].</span><span class="n">int_en</span><span class="p">[</span><span class="mi">1</span><span class="p">]</span> <span class="o">|=</span> <span class="n">mask</span><span class="p">;</span>
	<span class="k">else</span>
		<span class="n">msm_irq_shadow_reg</span><span class="p">[</span><span class="n">index</span><span class="p">].</span><span class="n">int_en</span><span class="p">[</span><span class="mi">1</span><span class="p">]</span> <span class="o">&amp;=</span> <span class="o">~</span><span class="n">mask</span><span class="p">;</span>

	<span class="k">if</span> <span class="p">(</span><span class="n">smsm_irq</span> <span class="o">==</span> <span class="n">SMSM_FAKE_IRQ</span><span class="p">)</span>
		<span class="k">return</span> <span class="mi">0</span><span class="p">;</span>

	<span class="n">mask</span> <span class="o">=</span> <span class="mi">1UL</span> <span class="o">&lt;&lt;</span> <span class="p">(</span><span class="n">smsm_irq</span> <span class="o">-</span> <span class="mi">1</span><span class="p">);</span>
	<span class="k">if</span> <span class="p">(</span><span class="n">on</span><span class="p">)</span>
		<span class="n">msm_irq_smsm_wake_enable</span><span class="p">[</span><span class="mi">1</span><span class="p">]</span> <span class="o">|=</span> <span class="n">mask</span><span class="p">;</span>
	<span class="k">else</span>
		<span class="n">msm_irq_smsm_wake_enable</span><span class="p">[</span><span class="mi">1</span><span class="p">]</span> <span class="o">&amp;=</span> <span class="o">~</span><span class="n">mask</span><span class="p">;</span>
	<span class="k">return</span> <span class="mi">0</span><span class="p">;</span>
<span class="p">}</span>

<span class="k">static</span> <span class="kt">int</span> <span class="nf">msm_irq_set_type</span><span class="p">(</span><span class="k">struct</span> <span class="n">irq_data</span> <span class="o">*</span><span class="n">d</span><span class="p">,</span> <span class="kt">unsigned</span> <span class="kt">int</span> <span class="n">flow_type</span><span class="p">)</span>
<span class="p">{</span>
	<span class="kt">void</span> <span class="n">__iomem</span> <span class="o">*</span><span class="n">treg</span> <span class="o">=</span> <span class="n">VIC_INT_TO_REG_ADDR</span><span class="p">(</span><span class="n">VIC_INT_TYPE0</span><span class="p">,</span> <span class="n">d</span><span class="o">-&gt;</span><span class="n">irq</span><span class="p">);</span>
	<span class="kt">void</span> <span class="n">__iomem</span> <span class="o">*</span><span class="n">preg</span> <span class="o">=</span> <span class="n">VIC_INT_TO_REG_ADDR</span><span class="p">(</span><span class="n">VIC_INT_POLARITY0</span><span class="p">,</span> <span class="n">d</span><span class="o">-&gt;</span><span class="n">irq</span><span class="p">);</span>
	<span class="kt">unsigned</span> <span class="n">index</span> <span class="o">=</span> <span class="n">VIC_INT_TO_REG_INDEX</span><span class="p">(</span><span class="n">d</span><span class="o">-&gt;</span><span class="n">irq</span><span class="p">);</span>
	<span class="kt">int</span> <span class="n">b</span> <span class="o">=</span> <span class="mi">1</span> <span class="o">&lt;&lt;</span> <span class="p">(</span><span class="n">d</span><span class="o">-&gt;</span><span class="n">irq</span> <span class="o">&amp;</span> <span class="mi">31</span><span class="p">);</span>
	<span class="kt">uint32_t</span> <span class="n">polarity</span><span class="p">;</span>
	<span class="kt">uint32_t</span> <span class="n">type</span><span class="p">;</span>

	<span class="n">polarity</span> <span class="o">=</span> <span class="n">msm_irq_shadow_reg</span><span class="p">[</span><span class="n">index</span><span class="p">].</span><span class="n">int_polarity</span><span class="p">;</span>
	<span class="k">if</span> <span class="p">(</span><span class="n">flow_type</span> <span class="o">&amp;</span> <span class="p">(</span><span class="n">IRQF_TRIGGER_FALLING</span> <span class="o">|</span> <span class="n">IRQF_TRIGGER_LOW</span><span class="p">))</span>
		<span class="n">polarity</span> <span class="o">|=</span> <span class="n">b</span><span class="p">;</span>
	<span class="k">if</span> <span class="p">(</span><span class="n">flow_type</span> <span class="o">&amp;</span> <span class="p">(</span><span class="n">IRQF_TRIGGER_RISING</span> <span class="o">|</span> <span class="n">IRQF_TRIGGER_HIGH</span><span class="p">))</span>
		<span class="n">polarity</span> <span class="o">&amp;=</span> <span class="o">~</span><span class="n">b</span><span class="p">;</span>
	<span class="n">writel</span><span class="p">(</span><span class="n">polarity</span><span class="p">,</span> <span class="n">preg</span><span class="p">);</span>
	<span class="n">msm_irq_shadow_reg</span><span class="p">[</span><span class="n">index</span><span class="p">].</span><span class="n">int_polarity</span> <span class="o">=</span> <span class="n">polarity</span><span class="p">;</span>

	<span class="n">type</span> <span class="o">=</span> <span class="n">msm_irq_shadow_reg</span><span class="p">[</span><span class="n">index</span><span class="p">].</span><span class="n">int_type</span><span class="p">;</span>
	<span class="k">if</span> <span class="p">(</span><span class="n">flow_type</span> <span class="o">&amp;</span> <span class="p">(</span><span class="n">IRQF_TRIGGER_RISING</span> <span class="o">|</span> <span class="n">IRQF_TRIGGER_FALLING</span><span class="p">))</span> <span class="p">{</span>
		<span class="n">type</span> <span class="o">|=</span> <span class="n">b</span><span class="p">;</span>
		<span class="n">__irq_set_handler_locked</span><span class="p">(</span><span class="n">d</span><span class="o">-&gt;</span><span class="n">irq</span><span class="p">,</span> <span class="n">handle_edge_irq</span><span class="p">);</span>
	<span class="p">}</span>
	<span class="k">if</span> <span class="p">(</span><span class="n">flow_type</span> <span class="o">&amp;</span> <span class="p">(</span><span class="n">IRQF_TRIGGER_HIGH</span> <span class="o">|</span> <span class="n">IRQF_TRIGGER_LOW</span><span class="p">))</span> <span class="p">{</span>
		<span class="n">type</span> <span class="o">&amp;=</span> <span class="o">~</span><span class="n">b</span><span class="p">;</span>
		<span class="n">__irq_set_handler_locked</span><span class="p">(</span><span class="n">d</span><span class="o">-&gt;</span><span class="n">irq</span><span class="p">,</span> <span class="n">handle_level_irq</span><span class="p">);</span>
	<span class="p">}</span>
	<span class="n">writel</span><span class="p">(</span><span class="n">type</span><span class="p">,</span> <span class="n">treg</span><span class="p">);</span>
	<span class="n">msm_irq_shadow_reg</span><span class="p">[</span><span class="n">index</span><span class="p">].</span><span class="n">int_type</span> <span class="o">=</span> <span class="n">type</span><span class="p">;</span>
	<span class="k">return</span> <span class="mi">0</span><span class="p">;</span>
<span class="p">}</span>

<span class="k">static</span> <span class="k">struct</span> <span class="n">irq_chip</span> <span class="n">msm_irq_chip</span> <span class="o">=</span> <span class="p">{</span>
	<span class="p">.</span><span class="n">name</span>          <span class="o">=</span> <span class="s">&quot;msm&quot;</span><span class="p">,</span>
	<span class="p">.</span><span class="n">irq_disable</span>   <span class="o">=</span> <span class="n">msm_irq_mask</span><span class="p">,</span>
	<span class="p">.</span><span class="n">irq_ack</span>       <span class="o">=</span> <span class="n">msm_irq_ack</span><span class="p">,</span>
	<span class="p">.</span><span class="n">irq_mask</span>      <span class="o">=</span> <span class="n">msm_irq_mask</span><span class="p">,</span>
	<span class="p">.</span><span class="n">irq_unmask</span>    <span class="o">=</span> <span class="n">msm_irq_unmask</span><span class="p">,</span>
	<span class="p">.</span><span class="n">irq_set_wake</span>  <span class="o">=</span> <span class="n">msm_irq_set_wake</span><span class="p">,</span>
	<span class="p">.</span><span class="n">irq_set_type</span>  <span class="o">=</span> <span class="n">msm_irq_set_type</span><span class="p">,</span>
<span class="p">};</span>

<span class="kt">void</span> <span class="n">__init</span> <span class="nf">msm_init_irq</span><span class="p">(</span><span class="kt">void</span><span class="p">)</span>
<span class="p">{</span>
	<span class="kt">unsigned</span> <span class="n">n</span><span class="p">;</span>

	<span class="cm">/* select level interrupts */</span>
	<span class="n">msm_irq_write_all_regs</span><span class="p">(</span><span class="n">VIC_INT_TYPE0</span><span class="p">,</span> <span class="mi">0</span><span class="p">);</span>

	<span class="cm">/* select highlevel interrupts */</span>
	<span class="n">msm_irq_write_all_regs</span><span class="p">(</span><span class="n">VIC_INT_POLARITY0</span><span class="p">,</span> <span class="mi">0</span><span class="p">);</span>

	<span class="cm">/* select IRQ for all INTs */</span>
	<span class="n">msm_irq_write_all_regs</span><span class="p">(</span><span class="n">VIC_INT_SELECT0</span><span class="p">,</span> <span class="mi">0</span><span class="p">);</span>

	<span class="cm">/* disable all INTs */</span>
	<span class="n">msm_irq_write_all_regs</span><span class="p">(</span><span class="n">VIC_INT_EN0</span><span class="p">,</span> <span class="mi">0</span><span class="p">);</span>

	<span class="cm">/* don&#39;t use vic */</span>
	<span class="n">writel</span><span class="p">(</span><span class="mi">0</span><span class="p">,</span> <span class="n">VIC_CONFIG</span><span class="p">);</span>

	<span class="cm">/* enable interrupt controller */</span>
	<span class="n">writel</span><span class="p">(</span><span class="mi">3</span><span class="p">,</span> <span class="n">VIC_INT_MASTEREN</span><span class="p">);</span>

	<span class="k">for</span> <span class="p">(</span><span class="n">n</span> <span class="o">=</span> <span class="mi">0</span><span class="p">;</span> <span class="n">n</span> <span class="o">&lt;</span> <span class="n">NR_MSM_IRQS</span><span class="p">;</span> <span class="n">n</span><span class="o">++</span><span class="p">)</span> <span class="p">{</span>
		<span class="n">irq_set_chip_and_handler</span><span class="p">(</span><span class="n">n</span><span class="p">,</span> <span class="o">&amp;</span><span class="n">msm_irq_chip</span><span class="p">,</span> <span class="n">handle_level_irq</span><span class="p">);</span>
		<span class="n">set_irq_flags</span><span class="p">(</span><span class="n">n</span><span class="p">,</span> <span class="n">IRQF_VALID</span><span class="p">);</span>
	<span class="p">}</span>
<span class="p">}</span>

</pre></div></td></tr>

</tbody>
</table>
</div>

</body>
<script>docas={repo:"joekychen/linux",depth:3}</script>
<script>document.write('<script src=' + ('__proto__' in {} ? 'http://cdnjs.cloudflare.com/ajax/libs/zepto/1.0rc1/zepto.min.js' : 'https://ajax.googleapis.com/ajax/libs/jquery/1.7.2/jquery.min.js')+'><\\/script>')</script>
<script src="http://baoshan.github.com/moment/min/moment.min.js"></script>
<script src="../../../javascript/docco.min.js"></script>
</html>
