set ::env(PROJECT_NAME) aes3rx
set ::env(DESIGN_TOP) aes3rx
set ::env(DESIGN_DIR) RTL_Benchmark/VHDL/Cores/Communication_Controller/aes3rx/trunk/rtl/vhdl
set ::env(TOP_VERILOG) RTL_Benchmark/VHDL/Cores/Communication_Controller/aes3rx/trunk/rtl/vhdl/aes3rx.vhd
set ::env(CLOCK_COUNT) 2
set ::env(DOMAIN) controller

