{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Quartus II" 0 -1 1683069406789 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus II 64-Bit " "Running Quartus II 64-Bit Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Web Edition " "Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "Quartus II" 0 -1 1683069406790 ""} { "Info" "IQEXE_START_BANNER_TIME" "Tue May  2 20:16:46 2023 " "Processing started: Tue May  2 20:16:46 2023" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Quartus II" 0 -1 1683069406790 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Quartus II" 0 -1 1683069406790 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off mru -c mru " "Command: quartus_map --read_settings_files=on --write_settings_files=off mru -c mru" {  } {  } 0 0 "Command: %1!s!" 0 0 "Quartus II" 0 -1 1683069406791 ""}
{ "Warning" "WQCU_PARALLEL_NO_LICENSE" "" "Parallel compilation is not licensed and has been disabled" {  } {  } 0 20028 "Parallel compilation is not licensed and has been disabled" 0 0 "Quartus II" 0 -1 1683069406923 ""}
{ "Warning" "WVRFX_L3_VERI_MIXED_BLOCKING_NONBLOCKING_ASSIGNMENT" "mru.sv(14) " "Verilog HDL information at mru.sv(14): always construct contains both blocking and non-blocking assignments" {  } { { "mru.sv" "" { Text "/home/noname/Documentos/mru/mru.sv" 14 0 0 } }  } 0 10268 "Verilog HDL information at %1!s!: always construct contains both blocking and non-blocking assignments" 1 0 "Quartus II" 0 -1 1683069406980 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "mru.sv 1 1 " "Found 1 design units, including 1 entities, in source file mru.sv" { { "Info" "ISGN_ENTITY_NAME" "1 mru " "Found entity 1: mru" {  } { { "mru.sv" "" { Text "/home/noname/Documentos/mru/mru.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1683069406982 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1683069406982 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "mru " "Elaborating entity \"mru\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Quartus II" 0 -1 1683069407031 ""}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "l1 mru.sv(5) " "Output port \"l1\" at mru.sv(5) has no driver" {  } { { "mru.sv" "" { Text "/home/noname/Documentos/mru/mru.sv" 5 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Quartus II" 0 -1 1683069407034 "|mru"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "l2 mru.sv(5) " "Output port \"l2\" at mru.sv(5) has no driver" {  } { { "mru.sv" "" { Text "/home/noname/Documentos/mru/mru.sv" 5 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Quartus II" 0 -1 1683069407034 "|mru"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "l3 mru.sv(5) " "Output port \"l3\" at mru.sv(5) has no driver" {  } { { "mru.sv" "" { Text "/home/noname/Documentos/mru/mru.sv" 5 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Quartus II" 0 -1 1683069407034 "|mru"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "l4 mru.sv(5) " "Output port \"l4\" at mru.sv(5) has no driver" {  } { { "mru.sv" "" { Text "/home/noname/Documentos/mru/mru.sv" 5 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Quartus II" 0 -1 1683069407034 "|mru"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "l5 mru.sv(5) " "Output port \"l5\" at mru.sv(5) has no driver" {  } { { "mru.sv" "" { Text "/home/noname/Documentos/mru/mru.sv" 5 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Quartus II" 0 -1 1683069407034 "|mru"}
{ "Warning" "WSGN_EMPTY_SHELL" "mru " "Entity \"mru\" contains only dangling pins" {  } {  } 0 12158 "Entity \"%1!s!\" contains only dangling pins" 0 0 "Quartus II" 0 -1 1683069407036 ""}
{ "Warning" "WMLS_MLS_STUCK_PIN_HDR" "" "Output pins are stuck at VCC or GND" { { "Warning" "WMLS_MLS_STUCK_PIN" "l1 GND " "Pin \"l1\" is stuck at GND" {  } { { "mru.sv" "" { Text "/home/noname/Documentos/mru/mru.sv" 5 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1683069407167 "|mru|l1"} { "Warning" "WMLS_MLS_STUCK_PIN" "l2 GND " "Pin \"l2\" is stuck at GND" {  } { { "mru.sv" "" { Text "/home/noname/Documentos/mru/mru.sv" 5 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1683069407167 "|mru|l2"} { "Warning" "WMLS_MLS_STUCK_PIN" "l3 GND " "Pin \"l3\" is stuck at GND" {  } { { "mru.sv" "" { Text "/home/noname/Documentos/mru/mru.sv" 5 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1683069407167 "|mru|l3"} { "Warning" "WMLS_MLS_STUCK_PIN" "l4 GND " "Pin \"l4\" is stuck at GND" {  } { { "mru.sv" "" { Text "/home/noname/Documentos/mru/mru.sv" 5 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1683069407167 "|mru|l4"} { "Warning" "WMLS_MLS_STUCK_PIN" "l5 GND " "Pin \"l5\" is stuck at GND" {  } { { "mru.sv" "" { Text "/home/noname/Documentos/mru/mru.sv" 5 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1683069407167 "|mru|l5"}  } {  } 0 13024 "Output pins are stuck at VCC or GND" 0 0 "Quartus II" 0 -1 1683069407167 ""}
{ "Info" "IRDB_WROTE_SUPPRESSED_MSGS" "/home/noname/Documentos/mru/output_files/mru.map.smsg " "Generated suppressed messages file /home/noname/Documentos/mru/output_files/mru.map.smsg" {  } {  } 0 144001 "Generated suppressed messages file %1!s!" 0 0 "Quartus II" 0 -1 1683069407189 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "0 0 0 0 0 " "Adding 0 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "Quartus II" 0 -1 1683069407244 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "Quartus II" 0 -1 1683069407244 ""}
{ "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN_HDR" "7 " "Design contains 7 input pin(s) that do not drive logic" { { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "clk " "No output dependent on input pin \"clk\"" {  } { { "mru.sv" "" { Text "/home/noname/Documentos/mru/mru.sv" 2 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1683069407284 "|mru|clk"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "rst " "No output dependent on input pin \"rst\"" {  } { { "mru.sv" "" { Text "/home/noname/Documentos/mru/mru.sv" 3 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1683069407284 "|mru|rst"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "b1 " "No output dependent on input pin \"b1\"" {  } { { "mru.sv" "" { Text "/home/noname/Documentos/mru/mru.sv" 4 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1683069407284 "|mru|b1"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "b2 " "No output dependent on input pin \"b2\"" {  } { { "mru.sv" "" { Text "/home/noname/Documentos/mru/mru.sv" 4 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1683069407284 "|mru|b2"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "b3 " "No output dependent on input pin \"b3\"" {  } { { "mru.sv" "" { Text "/home/noname/Documentos/mru/mru.sv" 4 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1683069407284 "|mru|b3"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "b4 " "No output dependent on input pin \"b4\"" {  } { { "mru.sv" "" { Text "/home/noname/Documentos/mru/mru.sv" 4 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1683069407284 "|mru|b4"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "b5 " "No output dependent on input pin \"b5\"" {  } { { "mru.sv" "" { Text "/home/noname/Documentos/mru/mru.sv" 4 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1683069407284 "|mru|b5"}  } {  } 0 21074 "Design contains %1!d! input pin(s) that do not drive logic" 0 0 "Quartus II" 0 -1 1683069407284 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "12 " "Implemented 12 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "7 " "Implemented 7 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Quartus II" 0 -1 1683069407284 ""} { "Info" "ICUT_CUT_TM_OPINS" "5 " "Implemented 5 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Quartus II" 0 -1 1683069407284 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Quartus II" 0 -1 1683069407284 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 21 s Quartus II 64-Bit " "Quartus II 64-Bit Analysis & Synthesis was successful. 0 errors, 21 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "584 " "Peak virtual memory: 584 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Quartus II" 0 -1 1683069407291 ""} { "Info" "IQEXE_END_BANNER_TIME" "Tue May  2 20:16:47 2023 " "Processing ended: Tue May  2 20:16:47 2023" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Quartus II" 0 -1 1683069407291 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:01 " "Elapsed time: 00:00:01" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Quartus II" 0 -1 1683069407291 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:01 " "Total CPU time (on all processors): 00:00:01" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Quartus II" 0 -1 1683069407291 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Quartus II" 0 -1 1683069407291 ""}
