<!DOCTYPE HTML>
<html lang="en">

<head>
    <meta http-equiv="Content-Type" content="text/html; charset=UTF-8">
    <title>
        Full
        coverage report
    </title>
    <link rel="stylesheet" type="text/css" href="cov.css">
    <style>
        .container {
            background-color: rgb(169, 169, 169);
            width: 100%;
            min-height: 80%;
            border-radius: 15px;
        }
    </style>
</head>

<body>
    <table class="title-header-shadow">
        <td class="title-container">
            <table class="title-header">
                <td class="title-logo">
                    <a href=index.html>
                        <img src=_static/white.svg></img>
                    </a>
                </td>
                <td class="title">
                    Project
                    Full
                    coverage report
                </td>
            </table>
        </td>
    </table>
    <center>
        <table class="info-table">
            <tr class="info-table-view">
                <td width="10%" class="headerInfo">Current view:</td>
                <td width="40%" class="headerInfoValue">
                    <a href=index.html>Cores-VeeR-EL2</a>—Cores-VeeR-EL2—design—el2_veer_wrapper.sv
                </td>
                <td width=auto></td>
                <td width="10%"></td>
                <td width="10%" class="headerCovSummary colTop">Coverage</td>
                <td width="10%" class="headerCovSummary colTop" title="Covered + Uncovered code">Hit</td>
                <td width="10%" class="headerCovSummary colTop" title="Exercised code only">Total</td>
            </tr>
            <tr>
                <td class="headerInfo">Test Date:</td>
                <td class="headerInfoValue">
                    24-09-2024
                </td>
                <td></td>
                
    <td class="headerCovSummary rowLeft">
        Toggle
    </td>
    <td class="headerCovSummaryEntry" style="color: #0E1116; background-color: #ff7400;">
        22.9%
    </td>
    <td class="headerCovSummaryEntry">
        70
    </td>
    <td class="headerCovSummaryEntry">
        306
    </td>

            </tr>
            <tr>
                <td class="headerInfo">Test:</td>
                <td class="headerInfoValue">
                    riscv-dv__riscv_loop_test
                </td>
                <td></td>
                
    <td class="headerCovSummary rowLeft">
        Branch
    </td>
    <td class="headerCovSummaryEntry" style="color: #0E1116; background-color: #a9a9a9;">
        0.0%
    </td>
    <td class="headerCovSummaryEntry">
        0
    </td>
    <td class="headerCovSummaryEntry">
        0
    </td>

            </tr>
            
        </table>
    </center>

    <table border="0" cellpadding="0" cellspacing="0">
<tr>
<td><br/></td>
</tr>
<tr>
<td>
<pre class="sourceHeading">            Line data    Source code</pre>
<pre class="source">
<span id="L1"><span class="lineNum">       1</span>              : // SPDX-License-Identifier: Apache-2.0</span>
<span id="L2"><span class="lineNum">       2</span>              : // Copyright 2020 Western Digital Corporation or its affiliates.</span>
<span id="L3"><span class="lineNum">       3</span>              : // Copyright (c) 2023 Antmicro &lt;www.antmicro.com&gt;</span>
<span id="L4"><span class="lineNum">       4</span>              : //</span>
<span id="L5"><span class="lineNum">       5</span>              : // Licensed under the Apache License, Version 2.0 (the "License");</span>
<span id="L6"><span class="lineNum">       6</span>              : // you may not use this file except in compliance with the License.</span>
<span id="L7"><span class="lineNum">       7</span>              : // You may obtain a copy of the License at</span>
<span id="L8"><span class="lineNum">       8</span>              : //</span>
<span id="L9"><span class="lineNum">       9</span>              : // http://www.apache.org/licenses/LICENSE-2.0</span>
<span id="L10"><span class="lineNum">      10</span>              : //</span>
<span id="L11"><span class="lineNum">      11</span>              : // Unless required by applicable law or agreed to in writing, software</span>
<span id="L12"><span class="lineNum">      12</span>              : // distributed under the License is distributed on an "AS IS" BASIS,</span>
<span id="L13"><span class="lineNum">      13</span>              : // WITHOUT WARRANTIES OR CONDITIONS OF ANY KIND, either express or implied.</span>
<span id="L14"><span class="lineNum">      14</span>              : // See the License for the specific language governing permissions and</span>
<span id="L15"><span class="lineNum">      15</span>              : // limitations under the License.</span>
<span id="L16"><span class="lineNum">      16</span>              : </span>
<span id="L17"><span class="lineNum">      17</span>              : //********************************************************************************</span>
<span id="L18"><span class="lineNum">      18</span>              : // $Id$</span>
<span id="L19"><span class="lineNum">      19</span>              : //</span>
<span id="L20"><span class="lineNum">      20</span>              : // Function: Top wrapper file with el2_veer/mem instantiated inside</span>
<span id="L21"><span class="lineNum">      21</span>              : // Comments:</span>
<span id="L22"><span class="lineNum">      22</span>              : //</span>
<span id="L23"><span class="lineNum">      23</span>              : //********************************************************************************</span>
<span id="L24"><span class="lineNum">      24</span>              : module el2_veer_wrapper</span>
<span id="L25"><span class="lineNum">      25</span>              : import el2_pkg::*;</span>
<span id="L26"><span class="lineNum">      26</span>              :  #(</span>
<span id="L27"><span class="lineNum">      27</span>              : `include "el2_param.vh"</span>
<span id="L28"><span class="lineNum">      28</span>              : )</span>
<span id="L29"><span class="lineNum">      29</span>              : (</span>
<span id="L30"><span class="lineNum">      30</span> <span class="tlaGNC tlaBgGNC">      394432 :    input logic                             clk,</span></span>
<span id="L31"><span class="lineNum">      31</span> <span class="tlaGNC">           6 :    input logic                             rst_l,</span></span>
<span id="L32"><span class="lineNum">      32</span> <span class="tlaGNC">           6 :    input logic                             dbg_rst_l,</span></span>
<span id="L33"><span class="lineNum">      33</span> <span class="tlaUNC tlaBgUNC">           0 :    input logic [31:1]                      rst_vec,</span></span>
<span id="L34"><span class="lineNum">      34</span> <span class="tlaUNC">           0 :    input logic                             nmi_int,</span></span>
<span id="L35"><span class="lineNum">      35</span> <span class="tlaUNC">           0 :    input logic [31:1]                      nmi_vec,</span></span>
<span id="L36"><span class="lineNum">      36</span> <span class="tlaUNC">           0 :    input logic [31:1]                      jtag_id,</span></span>
<span id="L37"><span class="lineNum">      37</span>              : </span>
<span id="L38"><span class="lineNum">      38</span>              : </span>
<span id="L39"><span class="lineNum">      39</span> <span class="tlaGNC tlaBgGNC">        4302 :    output logic [31:0]                     trace_rv_i_insn_ip,</span></span>
<span id="L40"><span class="lineNum">      40</span> <span class="tlaGNC">           6 :    output logic [31:0]                     trace_rv_i_address_ip,</span></span>
<span id="L41"><span class="lineNum">      41</span> <span class="tlaGNC">       60280 :    output logic                            trace_rv_i_valid_ip,</span></span>
<span id="L42"><span class="lineNum">      42</span> <span class="tlaGNC">          12 :    output logic                            trace_rv_i_exception_ip,</span></span>
<span id="L43"><span class="lineNum">      43</span> <span class="tlaUNC tlaBgUNC">           0 :    output logic [4:0]                      trace_rv_i_ecause_ip,</span></span>
<span id="L44"><span class="lineNum">      44</span> <span class="tlaUNC">           0 :    output logic                            trace_rv_i_interrupt_ip,</span></span>
<span id="L45"><span class="lineNum">      45</span> <span class="tlaUNC">           0 :    output logic [31:0]                     trace_rv_i_tval_ip,</span></span>
<span id="L46"><span class="lineNum">      46</span>              : </span>
<span id="L47"><span class="lineNum">      47</span>              :    // Bus signals</span>
<span id="L48"><span class="lineNum">      48</span>              : `ifdef RV_BUILD_AXI4</span>
<span id="L49"><span class="lineNum">      49</span>              :    //-------------------------- LSU AXI signals--------------------------</span>
<span id="L50"><span class="lineNum">      50</span>              :    // AXI Write Channels</span>
<span id="L51"><span class="lineNum">      51</span> <span class="tlaGNC tlaBgGNC">         786 :    output logic                            lsu_axi_awvalid,</span></span>
<span id="L52"><span class="lineNum">      52</span> <span class="tlaGNC">         786 :    input  logic                            lsu_axi_awready,</span></span>
<span id="L53"><span class="lineNum">      53</span> <span class="tlaUNC tlaBgUNC">           0 :    output logic [pt.LSU_BUS_TAG-1:0]       lsu_axi_awid,</span></span>
<span id="L54"><span class="lineNum">      54</span> <span class="tlaGNC tlaBgGNC">           4 :    output logic [31:0]                     lsu_axi_awaddr,</span></span>
<span id="L55"><span class="lineNum">      55</span> <span class="tlaGNC">           6 :    output logic [3:0]                      lsu_axi_awregion,</span></span>
<span id="L56"><span class="lineNum">      56</span> <span class="tlaUNC tlaBgUNC">           0 :    output logic [7:0]                      lsu_axi_awlen,</span></span>
<span id="L57"><span class="lineNum">      57</span> <span class="tlaUNC">           0 :    output logic [2:0]                      lsu_axi_awsize,</span></span>
<span id="L58"><span class="lineNum">      58</span> <span class="tlaUNC">           0 :    output logic [1:0]                      lsu_axi_awburst,</span></span>
<span id="L59"><span class="lineNum">      59</span> <span class="tlaUNC">           0 :    output logic                            lsu_axi_awlock,</span></span>
<span id="L60"><span class="lineNum">      60</span> <span class="tlaGNC tlaBgGNC">           6 :    output logic [3:0]                      lsu_axi_awcache,</span></span>
<span id="L61"><span class="lineNum">      61</span> <span class="tlaUNC tlaBgUNC">           0 :    output logic [2:0]                      lsu_axi_awprot,</span></span>
<span id="L62"><span class="lineNum">      62</span> <span class="tlaUNC">           0 :    output logic [3:0]                      lsu_axi_awqos,</span></span>
<span id="L63"><span class="lineNum">      63</span>              : </span>
<span id="L64"><span class="lineNum">      64</span> <span class="tlaGNC tlaBgGNC">         786 :    output logic                            lsu_axi_wvalid,</span></span>
<span id="L65"><span class="lineNum">      65</span> <span class="tlaGNC">         786 :    input  logic                            lsu_axi_wready,</span></span>
<span id="L66"><span class="lineNum">      66</span> <span class="tlaGNC">          36 :    output logic [63:0]                     lsu_axi_wdata,</span></span>
<span id="L67"><span class="lineNum">      67</span> <span class="tlaGNC">         392 :    output logic [7:0]                      lsu_axi_wstrb,</span></span>
<span id="L68"><span class="lineNum">      68</span> <span class="tlaGNC">           6 :    output logic                            lsu_axi_wlast,</span></span>
<span id="L69"><span class="lineNum">      69</span>              : </span>
<span id="L70"><span class="lineNum">      70</span> <span class="tlaGNC">         780 :    input  logic                            lsu_axi_bvalid,</span></span>
<span id="L71"><span class="lineNum">      71</span> <span class="tlaGNC">           6 :    output logic                            lsu_axi_bready,</span></span>
<span id="L72"><span class="lineNum">      72</span> <span class="tlaUNC tlaBgUNC">           0 :    input  logic [1:0]                      lsu_axi_bresp,</span></span>
<span id="L73"><span class="lineNum">      73</span> <span class="tlaUNC">           0 :    input  logic [pt.LSU_BUS_TAG-1:0]       lsu_axi_bid,</span></span>
<span id="L74"><span class="lineNum">      74</span>              : </span>
<span id="L75"><span class="lineNum">      75</span>              :    // AXI Read Channels</span>
<span id="L76"><span class="lineNum">      76</span> <span class="tlaGNC tlaBgGNC">          12 :    output logic                            lsu_axi_arvalid,</span></span>
<span id="L77"><span class="lineNum">      77</span> <span class="tlaGNC">          18 :    input  logic                            lsu_axi_arready,</span></span>
<span id="L78"><span class="lineNum">      78</span> <span class="tlaUNC tlaBgUNC">           0 :    output logic [pt.LSU_BUS_TAG-1:0]       lsu_axi_arid,</span></span>
<span id="L79"><span class="lineNum">      79</span> <span class="tlaGNC tlaBgGNC">           4 :    output logic [31:0]                     lsu_axi_araddr,</span></span>
<span id="L80"><span class="lineNum">      80</span> <span class="tlaGNC">           6 :    output logic [3:0]                      lsu_axi_arregion,</span></span>
<span id="L81"><span class="lineNum">      81</span> <span class="tlaUNC tlaBgUNC">           0 :    output logic [7:0]                      lsu_axi_arlen,</span></span>
<span id="L82"><span class="lineNum">      82</span> <span class="tlaUNC">           0 :    output logic [2:0]                      lsu_axi_arsize,</span></span>
<span id="L83"><span class="lineNum">      83</span> <span class="tlaUNC">           0 :    output logic [1:0]                      lsu_axi_arburst,</span></span>
<span id="L84"><span class="lineNum">      84</span> <span class="tlaUNC">           0 :    output logic                            lsu_axi_arlock,</span></span>
<span id="L85"><span class="lineNum">      85</span> <span class="tlaGNC tlaBgGNC">           6 :    output logic [3:0]                      lsu_axi_arcache,</span></span>
<span id="L86"><span class="lineNum">      86</span> <span class="tlaUNC tlaBgUNC">           0 :    output logic [2:0]                      lsu_axi_arprot,</span></span>
<span id="L87"><span class="lineNum">      87</span> <span class="tlaUNC">           0 :    output logic [3:0]                      lsu_axi_arqos,</span></span>
<span id="L88"><span class="lineNum">      88</span>              : </span>
<span id="L89"><span class="lineNum">      89</span> <span class="tlaGNC tlaBgGNC">          12 :    input  logic                            lsu_axi_rvalid,</span></span>
<span id="L90"><span class="lineNum">      90</span> <span class="tlaGNC">           6 :    output logic                            lsu_axi_rready,</span></span>
<span id="L91"><span class="lineNum">      91</span> <span class="tlaUNC tlaBgUNC">           0 :    input  logic [pt.LSU_BUS_TAG-1:0]       lsu_axi_rid,</span></span>
<span id="L92"><span class="lineNum">      92</span> <span class="tlaUNC">           0 :    input  logic [63:0]                     lsu_axi_rdata,</span></span>
<span id="L93"><span class="lineNum">      93</span> <span class="tlaUNC">           0 :    input  logic [1:0]                      lsu_axi_rresp,</span></span>
<span id="L94"><span class="lineNum">      94</span> <span class="tlaGNC tlaBgGNC">          12 :    input  logic                            lsu_axi_rlast,</span></span>
<span id="L95"><span class="lineNum">      95</span>              : </span>
<span id="L96"><span class="lineNum">      96</span>              :    //-------------------------- IFU AXI signals--------------------------</span>
<span id="L97"><span class="lineNum">      97</span>              :    // AXI Write Channels</span>
<span id="L98"><span class="lineNum">      98</span> <span class="tlaUNC tlaBgUNC">           0 :    output logic                            ifu_axi_awvalid,</span></span>
<span id="L99"><span class="lineNum">      99</span> <span class="tlaUNC">           0 :    input  logic                            ifu_axi_awready,</span></span>
<span id="L100"><span class="lineNum">     100</span> <span class="tlaUNC">           0 :    output logic [pt.IFU_BUS_TAG-1:0]       ifu_axi_awid,</span></span>
<span id="L101"><span class="lineNum">     101</span> <span class="tlaUNC">           0 :    output logic [31:0]                     ifu_axi_awaddr,</span></span>
<span id="L102"><span class="lineNum">     102</span> <span class="tlaUNC">           0 :    output logic [3:0]                      ifu_axi_awregion,</span></span>
<span id="L103"><span class="lineNum">     103</span> <span class="tlaUNC">           0 :    output logic [7:0]                      ifu_axi_awlen,</span></span>
<span id="L104"><span class="lineNum">     104</span> <span class="tlaUNC">           0 :    output logic [2:0]                      ifu_axi_awsize,</span></span>
<span id="L105"><span class="lineNum">     105</span> <span class="tlaUNC">           0 :    output logic [1:0]                      ifu_axi_awburst,</span></span>
<span id="L106"><span class="lineNum">     106</span> <span class="tlaUNC">           0 :    output logic                            ifu_axi_awlock,</span></span>
<span id="L107"><span class="lineNum">     107</span> <span class="tlaUNC">           0 :    output logic [3:0]                      ifu_axi_awcache,</span></span>
<span id="L108"><span class="lineNum">     108</span> <span class="tlaUNC">           0 :    output logic [2:0]                      ifu_axi_awprot,</span></span>
<span id="L109"><span class="lineNum">     109</span> <span class="tlaUNC">           0 :    output logic [3:0]                      ifu_axi_awqos,</span></span>
<span id="L110"><span class="lineNum">     110</span>              : </span>
<span id="L111"><span class="lineNum">     111</span> <span class="tlaUNC">           0 :    output logic                            ifu_axi_wvalid,</span></span>
<span id="L112"><span class="lineNum">     112</span> <span class="tlaUNC">           0 :    input  logic                            ifu_axi_wready,</span></span>
<span id="L113"><span class="lineNum">     113</span> <span class="tlaUNC">           0 :    output logic [63:0]                     ifu_axi_wdata,</span></span>
<span id="L114"><span class="lineNum">     114</span> <span class="tlaUNC">           0 :    output logic [7:0]                      ifu_axi_wstrb,</span></span>
<span id="L115"><span class="lineNum">     115</span> <span class="tlaUNC">           0 :    output logic                            ifu_axi_wlast,</span></span>
<span id="L116"><span class="lineNum">     116</span>              : </span>
<span id="L117"><span class="lineNum">     117</span> <span class="tlaUNC">           0 :    input  logic                            ifu_axi_bvalid,</span></span>
<span id="L118"><span class="lineNum">     118</span> <span class="tlaUNC">           0 :    output logic                            ifu_axi_bready,</span></span>
<span id="L119"><span class="lineNum">     119</span> <span class="tlaUNC">           0 :    input  logic [1:0]                      ifu_axi_bresp,</span></span>
<span id="L120"><span class="lineNum">     120</span> <span class="tlaUNC">           0 :    input  logic [pt.IFU_BUS_TAG-1:0]       ifu_axi_bid,</span></span>
<span id="L121"><span class="lineNum">     121</span>              : </span>
<span id="L122"><span class="lineNum">     122</span>              :    // AXI Read Channels</span>
<span id="L123"><span class="lineNum">     123</span> <span class="tlaGNC tlaBgGNC">       61080 :    output logic                            ifu_axi_arvalid,</span></span>
<span id="L124"><span class="lineNum">     124</span> <span class="tlaGNC">      122166 :    input  logic                            ifu_axi_arready,</span></span>
<span id="L125"><span class="lineNum">     125</span> <span class="tlaGNC">       38630 :    output logic [pt.IFU_BUS_TAG-1:0]       ifu_axi_arid,</span></span>
<span id="L126"><span class="lineNum">     126</span> <span class="tlaGNC">       29104 :    output logic [31:0]                     ifu_axi_araddr,</span></span>
<span id="L127"><span class="lineNum">     127</span> <span class="tlaGNC">           6 :    output logic [3:0]                      ifu_axi_arregion,</span></span>
<span id="L128"><span class="lineNum">     128</span> <span class="tlaUNC tlaBgUNC">           0 :    output logic [7:0]                      ifu_axi_arlen,</span></span>
<span id="L129"><span class="lineNum">     129</span> <span class="tlaUNC">           0 :    output logic [2:0]                      ifu_axi_arsize,</span></span>
<span id="L130"><span class="lineNum">     130</span> <span class="tlaUNC">           0 :    output logic [1:0]                      ifu_axi_arburst,</span></span>
<span id="L131"><span class="lineNum">     131</span> <span class="tlaUNC">           0 :    output logic                            ifu_axi_arlock,</span></span>
<span id="L132"><span class="lineNum">     132</span> <span class="tlaGNC tlaBgGNC">           6 :    output logic [3:0]                      ifu_axi_arcache,</span></span>
<span id="L133"><span class="lineNum">     133</span> <span class="tlaGNC">           6 :    output logic [2:0]                      ifu_axi_arprot,</span></span>
<span id="L134"><span class="lineNum">     134</span> <span class="tlaUNC tlaBgUNC">           0 :    output logic [3:0]                      ifu_axi_arqos,</span></span>
<span id="L135"><span class="lineNum">     135</span>              : </span>
<span id="L136"><span class="lineNum">     136</span> <span class="tlaGNC tlaBgGNC">      122160 :    input  logic                            ifu_axi_rvalid,</span></span>
<span id="L137"><span class="lineNum">     137</span> <span class="tlaGNC">           6 :    output logic                            ifu_axi_rready,</span></span>
<span id="L138"><span class="lineNum">     138</span> <span class="tlaGNC">       12372 :    input  logic [pt.IFU_BUS_TAG-1:0]       ifu_axi_rid,</span></span>
<span id="L139"><span class="lineNum">     139</span> <span class="tlaGNC">       15874 :    input  logic [63:0]                     ifu_axi_rdata,</span></span>
<span id="L140"><span class="lineNum">     140</span> <span class="tlaUNC tlaBgUNC">           0 :    input  logic [1:0]                      ifu_axi_rresp,</span></span>
<span id="L141"><span class="lineNum">     141</span> <span class="tlaGNC tlaBgGNC">      122160 :    input  logic                            ifu_axi_rlast,</span></span>
<span id="L142"><span class="lineNum">     142</span>              : </span>
<span id="L143"><span class="lineNum">     143</span>              :    //-------------------------- SB AXI signals--------------------------</span>
<span id="L144"><span class="lineNum">     144</span>              :    // AXI Write Channels</span>
<span id="L145"><span class="lineNum">     145</span> <span class="tlaUNC tlaBgUNC">           0 :    output logic                            sb_axi_awvalid,</span></span>
<span id="L146"><span class="lineNum">     146</span> <span class="tlaUNC">           0 :    input  logic                            sb_axi_awready,</span></span>
<span id="L147"><span class="lineNum">     147</span> <span class="tlaUNC">           0 :    output logic [pt.SB_BUS_TAG-1:0]        sb_axi_awid,</span></span>
<span id="L148"><span class="lineNum">     148</span> <span class="tlaUNC">           0 :    output logic [31:0]                     sb_axi_awaddr,</span></span>
<span id="L149"><span class="lineNum">     149</span> <span class="tlaUNC">           0 :    output logic [3:0]                      sb_axi_awregion,</span></span>
<span id="L150"><span class="lineNum">     150</span> <span class="tlaUNC">           0 :    output logic [7:0]                      sb_axi_awlen,</span></span>
<span id="L151"><span class="lineNum">     151</span> <span class="tlaUNC">           0 :    output logic [2:0]                      sb_axi_awsize,</span></span>
<span id="L152"><span class="lineNum">     152</span> <span class="tlaUNC">           0 :    output logic [1:0]                      sb_axi_awburst,</span></span>
<span id="L153"><span class="lineNum">     153</span> <span class="tlaUNC">           0 :    output logic                            sb_axi_awlock,</span></span>
<span id="L154"><span class="lineNum">     154</span> <span class="tlaGNC tlaBgGNC">           6 :    output logic [3:0]                      sb_axi_awcache,</span></span>
<span id="L155"><span class="lineNum">     155</span> <span class="tlaUNC tlaBgUNC">           0 :    output logic [2:0]                      sb_axi_awprot,</span></span>
<span id="L156"><span class="lineNum">     156</span> <span class="tlaUNC">           0 :    output logic [3:0]                      sb_axi_awqos,</span></span>
<span id="L157"><span class="lineNum">     157</span>              : </span>
<span id="L158"><span class="lineNum">     158</span> <span class="tlaUNC">           0 :    output logic                            sb_axi_wvalid,</span></span>
<span id="L159"><span class="lineNum">     159</span> <span class="tlaUNC">           0 :    input  logic                            sb_axi_wready,</span></span>
<span id="L160"><span class="lineNum">     160</span> <span class="tlaUNC">           0 :    output logic [63:0]                     sb_axi_wdata,</span></span>
<span id="L161"><span class="lineNum">     161</span> <span class="tlaUNC">           0 :    output logic [7:0]                      sb_axi_wstrb,</span></span>
<span id="L162"><span class="lineNum">     162</span> <span class="tlaGNC tlaBgGNC">           6 :    output logic                            sb_axi_wlast,</span></span>
<span id="L163"><span class="lineNum">     163</span>              : </span>
<span id="L164"><span class="lineNum">     164</span> <span class="tlaUNC tlaBgUNC">           0 :    input  logic                            sb_axi_bvalid,</span></span>
<span id="L165"><span class="lineNum">     165</span> <span class="tlaGNC tlaBgGNC">           6 :    output logic                            sb_axi_bready,</span></span>
<span id="L166"><span class="lineNum">     166</span> <span class="tlaUNC tlaBgUNC">           0 :    input  logic [1:0]                      sb_axi_bresp,</span></span>
<span id="L167"><span class="lineNum">     167</span> <span class="tlaUNC">           0 :    input  logic [pt.SB_BUS_TAG-1:0]        sb_axi_bid,</span></span>
<span id="L168"><span class="lineNum">     168</span>              : </span>
<span id="L169"><span class="lineNum">     169</span>              :    // AXI Read Channels</span>
<span id="L170"><span class="lineNum">     170</span> <span class="tlaUNC">           0 :    output logic                            sb_axi_arvalid,</span></span>
<span id="L171"><span class="lineNum">     171</span> <span class="tlaUNC">           0 :    input  logic                            sb_axi_arready,</span></span>
<span id="L172"><span class="lineNum">     172</span> <span class="tlaUNC">           0 :    output logic [pt.SB_BUS_TAG-1:0]        sb_axi_arid,</span></span>
<span id="L173"><span class="lineNum">     173</span> <span class="tlaUNC">           0 :    output logic [31:0]                     sb_axi_araddr,</span></span>
<span id="L174"><span class="lineNum">     174</span> <span class="tlaUNC">           0 :    output logic [3:0]                      sb_axi_arregion,</span></span>
<span id="L175"><span class="lineNum">     175</span> <span class="tlaUNC">           0 :    output logic [7:0]                      sb_axi_arlen,</span></span>
<span id="L176"><span class="lineNum">     176</span> <span class="tlaUNC">           0 :    output logic [2:0]                      sb_axi_arsize,</span></span>
<span id="L177"><span class="lineNum">     177</span> <span class="tlaUNC">           0 :    output logic [1:0]                      sb_axi_arburst,</span></span>
<span id="L178"><span class="lineNum">     178</span> <span class="tlaUNC">           0 :    output logic                            sb_axi_arlock,</span></span>
<span id="L179"><span class="lineNum">     179</span> <span class="tlaUNC">           0 :    output logic [3:0]                      sb_axi_arcache,</span></span>
<span id="L180"><span class="lineNum">     180</span> <span class="tlaUNC">           0 :    output logic [2:0]                      sb_axi_arprot,</span></span>
<span id="L181"><span class="lineNum">     181</span> <span class="tlaUNC">           0 :    output logic [3:0]                      sb_axi_arqos,</span></span>
<span id="L182"><span class="lineNum">     182</span>              : </span>
<span id="L183"><span class="lineNum">     183</span> <span class="tlaUNC">           0 :    input  logic                            sb_axi_rvalid,</span></span>
<span id="L184"><span class="lineNum">     184</span> <span class="tlaGNC tlaBgGNC">           6 :    output logic                            sb_axi_rready,</span></span>
<span id="L185"><span class="lineNum">     185</span> <span class="tlaUNC tlaBgUNC">           0 :    input  logic [pt.SB_BUS_TAG-1:0]        sb_axi_rid,</span></span>
<span id="L186"><span class="lineNum">     186</span> <span class="tlaUNC">           0 :    input  logic [63:0]                     sb_axi_rdata,</span></span>
<span id="L187"><span class="lineNum">     187</span> <span class="tlaUNC">           0 :    input  logic [1:0]                      sb_axi_rresp,</span></span>
<span id="L188"><span class="lineNum">     188</span> <span class="tlaUNC">           0 :    input  logic                            sb_axi_rlast,</span></span>
<span id="L189"><span class="lineNum">     189</span>              : </span>
<span id="L190"><span class="lineNum">     190</span>              :    //-------------------------- DMA AXI signals--------------------------</span>
<span id="L191"><span class="lineNum">     191</span>              :    // AXI Write Channels</span>
<span id="L192"><span class="lineNum">     192</span> <span class="tlaUNC">           0 :    input  logic                            dma_axi_awvalid,</span></span>
<span id="L193"><span class="lineNum">     193</span> <span class="tlaGNC tlaBgGNC">           6 :    output logic                            dma_axi_awready,</span></span>
<span id="L194"><span class="lineNum">     194</span> <span class="tlaUNC tlaBgUNC">           0 :    input  logic [pt.DMA_BUS_TAG-1:0]       dma_axi_awid,</span></span>
<span id="L195"><span class="lineNum">     195</span> <span class="tlaGNC tlaBgGNC">           4 :    input  logic [31:0]                     dma_axi_awaddr,</span></span>
<span id="L196"><span class="lineNum">     196</span> <span class="tlaUNC tlaBgUNC">           0 :    input  logic [2:0]                      dma_axi_awsize,</span></span>
<span id="L197"><span class="lineNum">     197</span> <span class="tlaUNC">           0 :    input  logic [2:0]                      dma_axi_awprot,</span></span>
<span id="L198"><span class="lineNum">     198</span> <span class="tlaUNC">           0 :    input  logic [7:0]                      dma_axi_awlen,</span></span>
<span id="L199"><span class="lineNum">     199</span> <span class="tlaUNC">           0 :    input  logic [1:0]                      dma_axi_awburst,</span></span>
<span id="L200"><span class="lineNum">     200</span>              : </span>
<span id="L201"><span class="lineNum">     201</span>              : </span>
<span id="L202"><span class="lineNum">     202</span> <span class="tlaUNC">           0 :    input  logic                            dma_axi_wvalid,</span></span>
<span id="L203"><span class="lineNum">     203</span> <span class="tlaGNC tlaBgGNC">           6 :    output logic                            dma_axi_wready,</span></span>
<span id="L204"><span class="lineNum">     204</span> <span class="tlaGNC">          36 :    input  logic [63:0]                     dma_axi_wdata,</span></span>
<span id="L205"><span class="lineNum">     205</span> <span class="tlaGNC">         392 :    input  logic [7:0]                      dma_axi_wstrb,</span></span>
<span id="L206"><span class="lineNum">     206</span> <span class="tlaGNC">           6 :    input  logic                            dma_axi_wlast,</span></span>
<span id="L207"><span class="lineNum">     207</span>              : </span>
<span id="L208"><span class="lineNum">     208</span> <span class="tlaUNC tlaBgUNC">           0 :    output logic                            dma_axi_bvalid,</span></span>
<span id="L209"><span class="lineNum">     209</span> <span class="tlaUNC">           0 :    input  logic                            dma_axi_bready,</span></span>
<span id="L210"><span class="lineNum">     210</span> <span class="tlaUNC">           0 :    output logic [1:0]                      dma_axi_bresp,</span></span>
<span id="L211"><span class="lineNum">     211</span> <span class="tlaUNC">           0 :    output logic [pt.DMA_BUS_TAG-1:0]       dma_axi_bid,</span></span>
<span id="L212"><span class="lineNum">     212</span>              : </span>
<span id="L213"><span class="lineNum">     213</span>              :    // AXI Read Channels</span>
<span id="L214"><span class="lineNum">     214</span> <span class="tlaUNC">           0 :    input  logic                            dma_axi_arvalid,</span></span>
<span id="L215"><span class="lineNum">     215</span> <span class="tlaGNC tlaBgGNC">           6 :    output logic                            dma_axi_arready,</span></span>
<span id="L216"><span class="lineNum">     216</span> <span class="tlaUNC tlaBgUNC">           0 :    input  logic [pt.DMA_BUS_TAG-1:0]       dma_axi_arid,</span></span>
<span id="L217"><span class="lineNum">     217</span> <span class="tlaGNC tlaBgGNC">           4 :    input  logic [31:0]                     dma_axi_araddr,</span></span>
<span id="L218"><span class="lineNum">     218</span> <span class="tlaUNC tlaBgUNC">           0 :    input  logic [2:0]                      dma_axi_arsize,</span></span>
<span id="L219"><span class="lineNum">     219</span> <span class="tlaUNC">           0 :    input  logic [2:0]                      dma_axi_arprot,</span></span>
<span id="L220"><span class="lineNum">     220</span> <span class="tlaUNC">           0 :    input  logic [7:0]                      dma_axi_arlen,</span></span>
<span id="L221"><span class="lineNum">     221</span> <span class="tlaUNC">           0 :    input  logic [1:0]                      dma_axi_arburst,</span></span>
<span id="L222"><span class="lineNum">     222</span>              : </span>
<span id="L223"><span class="lineNum">     223</span> <span class="tlaUNC">           0 :    output logic                            dma_axi_rvalid,</span></span>
<span id="L224"><span class="lineNum">     224</span> <span class="tlaUNC">           0 :    input  logic                            dma_axi_rready,</span></span>
<span id="L225"><span class="lineNum">     225</span> <span class="tlaUNC">           0 :    output logic [pt.DMA_BUS_TAG-1:0]       dma_axi_rid,</span></span>
<span id="L226"><span class="lineNum">     226</span> <span class="tlaUNC">           0 :    output logic [63:0]                     dma_axi_rdata,</span></span>
<span id="L227"><span class="lineNum">     227</span> <span class="tlaUNC">           0 :    output logic [1:0]                      dma_axi_rresp,</span></span>
<span id="L228"><span class="lineNum">     228</span> <span class="tlaGNC tlaBgGNC">           6 :    output logic                            dma_axi_rlast,</span></span>
<span id="L229"><span class="lineNum">     229</span>              : `endif</span>
<span id="L230"><span class="lineNum">     230</span>              : </span>
<span id="L231"><span class="lineNum">     231</span>              : `ifdef RV_BUILD_AHB_LITE</span>
<span id="L232"><span class="lineNum">     232</span>              :  //// AHB LITE BUS</span>
<span id="L233"><span class="lineNum">     233</span>              :    output logic [31:0]                     haddr,</span>
<span id="L234"><span class="lineNum">     234</span>              :    output logic [2:0]                      hburst,</span>
<span id="L235"><span class="lineNum">     235</span>              :    output logic                            hmastlock,</span>
<span id="L236"><span class="lineNum">     236</span>              :    output logic [3:0]                      hprot,</span>
<span id="L237"><span class="lineNum">     237</span>              :    output logic [2:0]                      hsize,</span>
<span id="L238"><span class="lineNum">     238</span>              :    output logic [1:0]                      htrans,</span>
<span id="L239"><span class="lineNum">     239</span>              :    output logic                            hwrite,</span>
<span id="L240"><span class="lineNum">     240</span>              : </span>
<span id="L241"><span class="lineNum">     241</span>              :    input logic [63:0]                      hrdata,</span>
<span id="L242"><span class="lineNum">     242</span>              :    input logic                             hready,</span>
<span id="L243"><span class="lineNum">     243</span>              :    input logic                             hresp,</span>
<span id="L244"><span class="lineNum">     244</span>              : </span>
<span id="L245"><span class="lineNum">     245</span>              :    // LSU AHB Master</span>
<span id="L246"><span class="lineNum">     246</span>              :    output logic [31:0]                     lsu_haddr,</span>
<span id="L247"><span class="lineNum">     247</span>              :    output logic [2:0]                      lsu_hburst,</span>
<span id="L248"><span class="lineNum">     248</span>              :    output logic                            lsu_hmastlock,</span>
<span id="L249"><span class="lineNum">     249</span>              :    output logic [3:0]                      lsu_hprot,</span>
<span id="L250"><span class="lineNum">     250</span>              :    output logic [2:0]                      lsu_hsize,</span>
<span id="L251"><span class="lineNum">     251</span>              :    output logic [1:0]                      lsu_htrans,</span>
<span id="L252"><span class="lineNum">     252</span>              :    output logic                            lsu_hwrite,</span>
<span id="L253"><span class="lineNum">     253</span>              :    output logic [63:0]                     lsu_hwdata,</span>
<span id="L254"><span class="lineNum">     254</span>              : </span>
<span id="L255"><span class="lineNum">     255</span>              :    input logic [63:0]                      lsu_hrdata,</span>
<span id="L256"><span class="lineNum">     256</span>              :    input logic                             lsu_hready,</span>
<span id="L257"><span class="lineNum">     257</span>              :    input logic                             lsu_hresp,</span>
<span id="L258"><span class="lineNum">     258</span>              :    // Debug Syster Bus AHB</span>
<span id="L259"><span class="lineNum">     259</span>              :    output logic [31:0]                     sb_haddr,</span>
<span id="L260"><span class="lineNum">     260</span>              :    output logic [2:0]                      sb_hburst,</span>
<span id="L261"><span class="lineNum">     261</span>              :    output logic                            sb_hmastlock,</span>
<span id="L262"><span class="lineNum">     262</span>              :    output logic [3:0]                      sb_hprot,</span>
<span id="L263"><span class="lineNum">     263</span>              :    output logic [2:0]                      sb_hsize,</span>
<span id="L264"><span class="lineNum">     264</span>              :    output logic [1:0]                      sb_htrans,</span>
<span id="L265"><span class="lineNum">     265</span>              :    output logic                            sb_hwrite,</span>
<span id="L266"><span class="lineNum">     266</span>              :    output logic [63:0]                     sb_hwdata,</span>
<span id="L267"><span class="lineNum">     267</span>              : </span>
<span id="L268"><span class="lineNum">     268</span>              :    input  logic [63:0]                     sb_hrdata,</span>
<span id="L269"><span class="lineNum">     269</span>              :    input  logic                            sb_hready,</span>
<span id="L270"><span class="lineNum">     270</span>              :    input  logic                            sb_hresp,</span>
<span id="L271"><span class="lineNum">     271</span>              : </span>
<span id="L272"><span class="lineNum">     272</span>              :    // DMA Slave</span>
<span id="L273"><span class="lineNum">     273</span>              :    input logic                             dma_hsel,</span>
<span id="L274"><span class="lineNum">     274</span>              :    input logic [31:0]                      dma_haddr,</span>
<span id="L275"><span class="lineNum">     275</span>              :    input logic [2:0]                       dma_hburst,</span>
<span id="L276"><span class="lineNum">     276</span>              :    input logic                             dma_hmastlock,</span>
<span id="L277"><span class="lineNum">     277</span>              :    input logic [3:0]                       dma_hprot,</span>
<span id="L278"><span class="lineNum">     278</span>              :    input logic [2:0]                       dma_hsize,</span>
<span id="L279"><span class="lineNum">     279</span>              :    input logic [1:0]                       dma_htrans,</span>
<span id="L280"><span class="lineNum">     280</span>              :    input logic                             dma_hwrite,</span>
<span id="L281"><span class="lineNum">     281</span>              :    input logic [63:0]                      dma_hwdata,</span>
<span id="L282"><span class="lineNum">     282</span>              :    input logic                             dma_hreadyin,</span>
<span id="L283"><span class="lineNum">     283</span>              : </span>
<span id="L284"><span class="lineNum">     284</span>              :    output logic [63:0]                     dma_hrdata,</span>
<span id="L285"><span class="lineNum">     285</span>              :    output logic                            dma_hreadyout,</span>
<span id="L286"><span class="lineNum">     286</span>              :    output logic                            dma_hresp,</span>
<span id="L287"><span class="lineNum">     287</span>              : `endif</span>
<span id="L288"><span class="lineNum">     288</span>              :    // clk ratio signals</span>
<span id="L289"><span class="lineNum">     289</span> <span class="tlaGNC">           6 :    input logic                             lsu_bus_clk_en, // Clock ratio b/w cpu core clk &amp; AHB master interface</span></span>
<span id="L290"><span class="lineNum">     290</span> <span class="tlaGNC">           6 :    input logic                             ifu_bus_clk_en, // Clock ratio b/w cpu core clk &amp; AHB master interface</span></span>
<span id="L291"><span class="lineNum">     291</span> <span class="tlaGNC">           6 :    input logic                             dbg_bus_clk_en, // Clock ratio b/w cpu core clk &amp; AHB master interface</span></span>
<span id="L292"><span class="lineNum">     292</span> <span class="tlaGNC">           6 :    input logic                             dma_bus_clk_en, // Clock ratio b/w cpu core clk &amp; AHB slave interface</span></span>
<span id="L293"><span class="lineNum">     293</span>              : </span>
<span id="L294"><span class="lineNum">     294</span>              :    // ICCM/DCCM ECC status</span>
<span id="L295"><span class="lineNum">     295</span> <span class="tlaUNC tlaBgUNC">           0 :    output logic                            iccm_ecc_single_error,</span></span>
<span id="L296"><span class="lineNum">     296</span> <span class="tlaUNC">           0 :    output logic                            iccm_ecc_double_error,</span></span>
<span id="L297"><span class="lineNum">     297</span> <span class="tlaUNC">           0 :    output logic                            dccm_ecc_single_error,</span></span>
<span id="L298"><span class="lineNum">     298</span> <span class="tlaUNC">           0 :    output logic                            dccm_ecc_double_error,</span></span>
<span id="L299"><span class="lineNum">     299</span>              : </span>
<span id="L300"><span class="lineNum">     300</span>              :  // all of these test inputs are brought to top-level; must be tied off based on usage by physical design (ie. icache or not, iccm or not, dccm or not)</span>
<span id="L301"><span class="lineNum">     301</span>              : </span>
<span id="L302"><span class="lineNum">     302</span> <span class="tlaUNC">           0 :    input                                   el2_ic_data_ext_in_pkt_t  [pt.ICACHE_NUM_WAYS-1:0][pt.ICACHE_BANKS_WAY-1:0] ic_data_ext_in_pkt,</span></span>
<span id="L303"><span class="lineNum">     303</span> <span class="tlaUNC">           0 :    input                                   el2_ic_tag_ext_in_pkt_t  [pt.ICACHE_NUM_WAYS-1:0] ic_tag_ext_in_pkt,</span></span>
<span id="L304"><span class="lineNum">     304</span>              : </span>
<span id="L305"><span class="lineNum">     305</span> <span class="tlaUNC">           0 :    input logic                             timer_int,</span></span>
<span id="L306"><span class="lineNum">     306</span> <span class="tlaUNC">           0 :    input logic                             soft_int,</span></span>
<span id="L307"><span class="lineNum">     307</span> <span class="tlaUNC">           0 :    input logic [pt.PIC_TOTAL_INT:1]        extintsrc_req,</span></span>
<span id="L308"><span class="lineNum">     308</span>              : </span>
<span id="L309"><span class="lineNum">     309</span> <span class="tlaUNC">           0 :    output logic                            dec_tlu_perfcnt0, // toggles when slot0 perf counter 0 has an event inc</span></span>
<span id="L310"><span class="lineNum">     310</span> <span class="tlaUNC">           0 :    output logic                            dec_tlu_perfcnt1,</span></span>
<span id="L311"><span class="lineNum">     311</span> <span class="tlaUNC">           0 :    output logic                            dec_tlu_perfcnt2,</span></span>
<span id="L312"><span class="lineNum">     312</span> <span class="tlaUNC">           0 :    output logic                            dec_tlu_perfcnt3,</span></span>
<span id="L313"><span class="lineNum">     313</span>              : </span>
<span id="L314"><span class="lineNum">     314</span>              :    // ports added by the soc team</span>
<span id="L315"><span class="lineNum">     315</span> <span class="tlaUNC">           0 :    input logic                             jtag_tck,    // JTAG clk</span></span>
<span id="L316"><span class="lineNum">     316</span> <span class="tlaUNC">           0 :    input logic                             jtag_tms,    // JTAG TMS</span></span>
<span id="L317"><span class="lineNum">     317</span> <span class="tlaUNC">           0 :    input logic                             jtag_tdi,    // JTAG tdi</span></span>
<span id="L318"><span class="lineNum">     318</span> <span class="tlaUNC">           0 :    input logic                             jtag_trst_n, // JTAG Reset</span></span>
<span id="L319"><span class="lineNum">     319</span> <span class="tlaUNC">           0 :    output logic                            jtag_tdo,    // JTAG TDO</span></span>
<span id="L320"><span class="lineNum">     320</span> <span class="tlaUNC">           0 :    output logic                            jtag_tdoEn,  // JTAG Test Data Output enable</span></span>
<span id="L321"><span class="lineNum">     321</span>              : </span>
<span id="L322"><span class="lineNum">     322</span> <span class="tlaUNC">           0 :    input logic [31:4] core_id,</span></span>
<span id="L323"><span class="lineNum">     323</span>              : </span>
<span id="L324"><span class="lineNum">     324</span>              :    // Memory Export Interface</span>
<span id="L325"><span class="lineNum">     325</span>              :    el2_mem_if.veer_sram_src                el2_mem_export,</span>
<span id="L326"><span class="lineNum">     326</span>              : </span>
<span id="L327"><span class="lineNum">     327</span>              :    // external MPC halt/run interface</span>
<span id="L328"><span class="lineNum">     328</span> <span class="tlaUNC">           0 :    input logic                             mpc_debug_halt_req, // Async halt request</span></span>
<span id="L329"><span class="lineNum">     329</span> <span class="tlaGNC tlaBgGNC">           6 :    input logic                             mpc_debug_run_req,  // Async run request</span></span>
<span id="L330"><span class="lineNum">     330</span> <span class="tlaGNC">           6 :    input logic                             mpc_reset_run_req,  // Run/halt after reset</span></span>
<span id="L331"><span class="lineNum">     331</span> <span class="tlaUNC tlaBgUNC">           0 :    output logic                            mpc_debug_halt_ack, // Halt ack</span></span>
<span id="L332"><span class="lineNum">     332</span> <span class="tlaGNC tlaBgGNC">           6 :    output logic                            mpc_debug_run_ack,  // Run ack</span></span>
<span id="L333"><span class="lineNum">     333</span> <span class="tlaUNC tlaBgUNC">           0 :    output logic                            debug_brkpt_status, // debug breakpoint</span></span>
<span id="L334"><span class="lineNum">     334</span>              : </span>
<span id="L335"><span class="lineNum">     335</span> <span class="tlaUNC">           0 :    input logic                             i_cpu_halt_req,      // Async halt req to CPU</span></span>
<span id="L336"><span class="lineNum">     336</span> <span class="tlaUNC">           0 :    output logic                            o_cpu_halt_ack,      // core response to halt</span></span>
<span id="L337"><span class="lineNum">     337</span> <span class="tlaUNC">           0 :    output logic                            o_cpu_halt_status,   // 1'b1 indicates core is halted</span></span>
<span id="L338"><span class="lineNum">     338</span> <span class="tlaUNC">           0 :    output logic                            o_debug_mode_status, // Core to the PMU that core is in debug mode. When core is in debug mode, the PMU should refrain from sendng a halt or run request</span></span>
<span id="L339"><span class="lineNum">     339</span> <span class="tlaUNC">           0 :    input logic                             i_cpu_run_req, // Async restart req to CPU</span></span>
<span id="L340"><span class="lineNum">     340</span> <span class="tlaUNC">           0 :    output logic                            o_cpu_run_ack, // Core response to run req</span></span>
<span id="L341"><span class="lineNum">     341</span> <span class="tlaUNC">           0 :    input logic                             scan_mode,     // To enable scan mode</span></span>
<span id="L342"><span class="lineNum">     342</span> <span class="tlaUNC">           0 :    input logic                             mbist_mode,    // to enable mbist</span></span>
<span id="L343"><span class="lineNum">     343</span>              : </span>
<span id="L344"><span class="lineNum">     344</span>              :    // DMI port for uncore</span>
<span id="L345"><span class="lineNum">     345</span> <span class="tlaUNC">           0 :    input logic                             dmi_uncore_enable,</span></span>
<span id="L346"><span class="lineNum">     346</span> <span class="tlaUNC">           0 :    output logic                            dmi_uncore_en,</span></span>
<span id="L347"><span class="lineNum">     347</span> <span class="tlaUNC">           0 :    output logic                            dmi_uncore_wr_en,</span></span>
<span id="L348"><span class="lineNum">     348</span> <span class="tlaUNC">           0 :    output logic                     [ 6:0] dmi_uncore_addr,</span></span>
<span id="L349"><span class="lineNum">     349</span> <span class="tlaUNC">           0 :    output logic                     [31:0] dmi_uncore_wdata,</span></span>
<span id="L350"><span class="lineNum">     350</span> <span class="tlaUNC">           0 :    input logic                      [31:0] dmi_uncore_rdata</span></span>
<span id="L351"><span class="lineNum">     351</span>              : );</span>
<span id="L352"><span class="lineNum">     352</span>              : </span>
<span id="L353"><span class="lineNum">     353</span> <span class="tlaGNC tlaBgGNC">      394432 :    logic                             active_l2clk;</span></span>
<span id="L354"><span class="lineNum">     354</span> <span class="tlaGNC">      394432 :    logic                             free_l2clk;</span></span>
<span id="L355"><span class="lineNum">     355</span>              : </span>
<span id="L356"><span class="lineNum">     356</span>              :    // DCCM ports</span>
<span id="L357"><span class="lineNum">     357</span> <span class="tlaUNC tlaBgUNC">           0 :    logic         dccm_wren;</span></span>
<span id="L358"><span class="lineNum">     358</span> <span class="tlaUNC">           0 :    logic         dccm_rden;</span></span>
<span id="L359"><span class="lineNum">     359</span> <span class="tlaUNC">           0 :    logic [pt.DCCM_BITS-1:0]         dccm_wr_addr_lo;</span></span>
<span id="L360"><span class="lineNum">     360</span> <span class="tlaUNC">           0 :    logic [pt.DCCM_BITS-1:0]         dccm_wr_addr_hi;</span></span>
<span id="L361"><span class="lineNum">     361</span> <span class="tlaGNC tlaBgGNC">          24 :    logic [pt.DCCM_BITS-1:0]         dccm_rd_addr_lo;</span></span>
<span id="L362"><span class="lineNum">     362</span> <span class="tlaGNC">          24 :    logic [pt.DCCM_BITS-1:0]         dccm_rd_addr_hi;</span></span>
<span id="L363"><span class="lineNum">     363</span> <span class="tlaUNC tlaBgUNC">           0 :    logic [pt.DCCM_FDATA_WIDTH-1:0]  dccm_wr_data_lo;</span></span>
<span id="L364"><span class="lineNum">     364</span> <span class="tlaUNC">           0 :    logic [pt.DCCM_FDATA_WIDTH-1:0]  dccm_wr_data_hi;</span></span>
<span id="L365"><span class="lineNum">     365</span>              : </span>
<span id="L366"><span class="lineNum">     366</span> <span class="tlaUNC">           0 :    logic [pt.DCCM_FDATA_WIDTH-1:0]  dccm_rd_data_lo;</span></span>
<span id="L367"><span class="lineNum">     367</span> <span class="tlaUNC">           0 :    logic [pt.DCCM_FDATA_WIDTH-1:0]  dccm_rd_data_hi;</span></span>
<span id="L368"><span class="lineNum">     368</span>              : </span>
<span id="L369"><span class="lineNum">     369</span>              :    // PIC ports</span>
<span id="L370"><span class="lineNum">     370</span>              : </span>
<span id="L371"><span class="lineNum">     371</span>              :    // Icache &amp; Itag ports</span>
<span id="L372"><span class="lineNum">     372</span> <span class="tlaGNC tlaBgGNC">           6 :    logic [31:1]  ic_rw_addr;</span></span>
<span id="L373"><span class="lineNum">     373</span> <span class="tlaUNC tlaBgUNC">           0 :    logic [pt.ICACHE_NUM_WAYS-1:0]   ic_wr_en  ;     // Which way to write</span></span>
<span id="L374"><span class="lineNum">     374</span> <span class="tlaUNC">           0 :    logic         ic_rd_en ;</span></span>
<span id="L375"><span class="lineNum">     375</span>              : </span>
<span id="L376"><span class="lineNum">     376</span>              : </span>
<span id="L377"><span class="lineNum">     377</span> <span class="tlaUNC">           0 :    logic [pt.ICACHE_NUM_WAYS-1:0]   ic_tag_valid;   // Valid from the I$ tag valid outside (in flops).</span></span>
<span id="L378"><span class="lineNum">     378</span>              : </span>
<span id="L379"><span class="lineNum">     379</span> <span class="tlaUNC">           0 :    logic [pt.ICACHE_NUM_WAYS-1:0]   ic_rd_hit;      // ic_rd_hit[3:0]</span></span>
<span id="L380"><span class="lineNum">     380</span> <span class="tlaUNC">           0 :    logic         ic_tag_perr;                       // Ic tag parity error</span></span>
<span id="L381"><span class="lineNum">     381</span>              : </span>
<span id="L382"><span class="lineNum">     382</span> <span class="tlaUNC">           0 :    logic [pt.ICACHE_INDEX_HI:3]  ic_debug_addr;     // Read/Write addresss to the Icache.</span></span>
<span id="L383"><span class="lineNum">     383</span> <span class="tlaUNC">           0 :    logic         ic_debug_rd_en;                    // Icache debug rd</span></span>
<span id="L384"><span class="lineNum">     384</span> <span class="tlaUNC">           0 :    logic         ic_debug_wr_en;                    // Icache debug wr</span></span>
<span id="L385"><span class="lineNum">     385</span> <span class="tlaUNC">           0 :    logic         ic_debug_tag_array;                // Debug tag array</span></span>
<span id="L386"><span class="lineNum">     386</span> <span class="tlaUNC">           0 :    logic [pt.ICACHE_NUM_WAYS-1:0]   ic_debug_way;   // Debug way. Rd or Wr.</span></span>
<span id="L387"><span class="lineNum">     387</span>              : </span>
<span id="L388"><span class="lineNum">     388</span> <span class="tlaUNC">           0 :    logic [25:0]  ictag_debug_rd_data;               // Debug icache tag.</span></span>
<span id="L389"><span class="lineNum">     389</span> <span class="tlaGNC tlaBgGNC">        8686 :    logic [pt.ICACHE_BANKS_WAY-1:0][70:0]  ic_wr_data;</span></span>
<span id="L390"><span class="lineNum">     390</span> <span class="tlaGNC">       25874 :    logic [63:0]  ic_rd_data;</span></span>
<span id="L391"><span class="lineNum">     391</span> <span class="tlaUNC tlaBgUNC">           0 :    logic [70:0]  ic_debug_rd_data;                  // Data read from Icache. 2x64bits + parity bits. F2 stage. With ECC</span></span>
<span id="L392"><span class="lineNum">     392</span> <span class="tlaUNC">           0 :    logic [70:0]  ic_debug_wr_data;                  // Debug wr cache.</span></span>
<span id="L393"><span class="lineNum">     393</span>              : </span>
<span id="L394"><span class="lineNum">     394</span> <span class="tlaUNC">           0 :    logic [pt.ICACHE_BANKS_WAY-1:0] ic_eccerr;       // ecc error per bank</span></span>
<span id="L395"><span class="lineNum">     395</span> <span class="tlaUNC">           0 :    logic [pt.ICACHE_BANKS_WAY-1:0] ic_parerr;       // parity error per bank</span></span>
<span id="L396"><span class="lineNum">     396</span>              : </span>
<span id="L397"><span class="lineNum">     397</span> <span class="tlaGNC tlaBgGNC">       25874 :    logic [63:0]  ic_premux_data;</span></span>
<span id="L398"><span class="lineNum">     398</span> <span class="tlaGNC">       54838 :    logic         ic_sel_premux_data;</span></span>
<span id="L399"><span class="lineNum">     399</span>              : </span>
<span id="L400"><span class="lineNum">     400</span>              :    // ICCM ports</span>
<span id="L401"><span class="lineNum">     401</span> <span class="tlaGNC">          18 :    logic [pt.ICCM_BITS-1:1]    iccm_rw_addr;</span></span>
<span id="L402"><span class="lineNum">     402</span> <span class="tlaUNC tlaBgUNC">           0 :    logic           iccm_wren;</span></span>
<span id="L403"><span class="lineNum">     403</span> <span class="tlaUNC">           0 :    logic           iccm_rden;</span></span>
<span id="L404"><span class="lineNum">     404</span> <span class="tlaUNC">           0 :    logic [2:0]     iccm_wr_size;</span></span>
<span id="L405"><span class="lineNum">     405</span> <span class="tlaUNC">           0 :    logic [77:0]    iccm_wr_data;</span></span>
<span id="L406"><span class="lineNum">     406</span> <span class="tlaUNC">           0 :    logic           iccm_buf_correct_ecc;</span></span>
<span id="L407"><span class="lineNum">     407</span> <span class="tlaUNC">           0 :    logic           iccm_correction_state;</span></span>
<span id="L408"><span class="lineNum">     408</span>              : </span>
<span id="L409"><span class="lineNum">     409</span> <span class="tlaUNC">           0 :    logic [63:0]    iccm_rd_data;</span></span>
<span id="L410"><span class="lineNum">     410</span> <span class="tlaUNC">           0 :    logic [77:0]    iccm_rd_data_ecc;</span></span>
<span id="L411"><span class="lineNum">     411</span>              : </span>
<span id="L412"><span class="lineNum">     412</span> <span class="tlaGNC tlaBgGNC">           6 :    logic        core_rst_l;                         // Core reset including rst_l and dbg_rst_l</span></span>
<span id="L413"><span class="lineNum">     413</span>              : </span>
<span id="L414"><span class="lineNum">     414</span> <span class="tlaUNC tlaBgUNC">           0 :    logic        dccm_clk_override;</span></span>
<span id="L415"><span class="lineNum">     415</span> <span class="tlaUNC">           0 :    logic        icm_clk_override;</span></span>
<span id="L416"><span class="lineNum">     416</span> <span class="tlaUNC">           0 :    logic        dec_tlu_core_ecc_disable;</span></span>
<span id="L417"><span class="lineNum">     417</span>              : </span>
<span id="L418"><span class="lineNum">     418</span>              : </span>
<span id="L419"><span class="lineNum">     419</span>              :    // zero out the signals not presented at the wrapper instantiation level</span>
<span id="L420"><span class="lineNum">     420</span>              : `ifdef RV_BUILD_AXI4</span>
<span id="L421"><span class="lineNum">     421</span>              : </span>
<span id="L422"><span class="lineNum">     422</span>              :  //// AHB LITE BUS</span>
<span id="L423"><span class="lineNum">     423</span> <span class="tlaUNC">           0 :    logic [31:0]              haddr;</span></span>
<span id="L424"><span class="lineNum">     424</span> <span class="tlaUNC">           0 :    logic [2:0]               hburst;</span></span>
<span id="L425"><span class="lineNum">     425</span> <span class="tlaUNC">           0 :    logic                     hmastlock;</span></span>
<span id="L426"><span class="lineNum">     426</span> <span class="tlaUNC">           0 :    logic [3:0]               hprot;</span></span>
<span id="L427"><span class="lineNum">     427</span> <span class="tlaUNC">           0 :    logic [2:0]               hsize;</span></span>
<span id="L428"><span class="lineNum">     428</span> <span class="tlaUNC">           0 :    logic [1:0]               htrans;</span></span>
<span id="L429"><span class="lineNum">     429</span> <span class="tlaUNC">           0 :    logic                     hwrite;</span></span>
<span id="L430"><span class="lineNum">     430</span>              : </span>
<span id="L431"><span class="lineNum">     431</span> <span class="tlaUNC">           0 :    logic [63:0]              hrdata;</span></span>
<span id="L432"><span class="lineNum">     432</span> <span class="tlaUNC">           0 :    logic                     hready;</span></span>
<span id="L433"><span class="lineNum">     433</span> <span class="tlaUNC">           0 :    logic                     hresp;</span></span>
<span id="L434"><span class="lineNum">     434</span>              : </span>
<span id="L435"><span class="lineNum">     435</span>              :    // LSU AHB Master</span>
<span id="L436"><span class="lineNum">     436</span> <span class="tlaUNC">           0 :    logic [31:0]              lsu_haddr;</span></span>
<span id="L437"><span class="lineNum">     437</span> <span class="tlaUNC">           0 :    logic [2:0]               lsu_hburst;</span></span>
<span id="L438"><span class="lineNum">     438</span> <span class="tlaUNC">           0 :    logic                     lsu_hmastlock;</span></span>
<span id="L439"><span class="lineNum">     439</span> <span class="tlaUNC">           0 :    logic [3:0]               lsu_hprot;</span></span>
<span id="L440"><span class="lineNum">     440</span> <span class="tlaUNC">           0 :    logic [2:0]               lsu_hsize;</span></span>
<span id="L441"><span class="lineNum">     441</span> <span class="tlaUNC">           0 :    logic [1:0]               lsu_htrans;</span></span>
<span id="L442"><span class="lineNum">     442</span> <span class="tlaUNC">           0 :    logic                     lsu_hwrite;</span></span>
<span id="L443"><span class="lineNum">     443</span> <span class="tlaUNC">           0 :    logic [63:0]              lsu_hwdata;</span></span>
<span id="L444"><span class="lineNum">     444</span>              : </span>
<span id="L445"><span class="lineNum">     445</span> <span class="tlaUNC">           0 :    logic [63:0]              lsu_hrdata;</span></span>
<span id="L446"><span class="lineNum">     446</span> <span class="tlaUNC">           0 :    logic                     lsu_hready;</span></span>
<span id="L447"><span class="lineNum">     447</span> <span class="tlaUNC">           0 :    logic                     lsu_hresp;</span></span>
<span id="L448"><span class="lineNum">     448</span>              :    // Debug Syster Bus AHB</span>
<span id="L449"><span class="lineNum">     449</span> <span class="tlaUNC">           0 :    logic [31:0]              sb_haddr;</span></span>
<span id="L450"><span class="lineNum">     450</span> <span class="tlaUNC">           0 :    logic [2:0]               sb_hburst;</span></span>
<span id="L451"><span class="lineNum">     451</span> <span class="tlaUNC">           0 :    logic                     sb_hmastlock;</span></span>
<span id="L452"><span class="lineNum">     452</span> <span class="tlaUNC">           0 :    logic [3:0]               sb_hprot;</span></span>
<span id="L453"><span class="lineNum">     453</span> <span class="tlaUNC">           0 :    logic [2:0]               sb_hsize;</span></span>
<span id="L454"><span class="lineNum">     454</span> <span class="tlaUNC">           0 :    logic [1:0]               sb_htrans;</span></span>
<span id="L455"><span class="lineNum">     455</span> <span class="tlaUNC">           0 :    logic                     sb_hwrite;</span></span>
<span id="L456"><span class="lineNum">     456</span> <span class="tlaUNC">           0 :    logic [63:0]              sb_hwdata;</span></span>
<span id="L457"><span class="lineNum">     457</span>              : </span>
<span id="L458"><span class="lineNum">     458</span> <span class="tlaUNC">           0 :     logic [63:0]             sb_hrdata;</span></span>
<span id="L459"><span class="lineNum">     459</span> <span class="tlaUNC">           0 :     logic                    sb_hready;</span></span>
<span id="L460"><span class="lineNum">     460</span> <span class="tlaUNC">           0 :     logic                    sb_hresp;</span></span>
<span id="L461"><span class="lineNum">     461</span>              : </span>
<span id="L462"><span class="lineNum">     462</span>              :    // DMA Slave</span>
<span id="L463"><span class="lineNum">     463</span> <span class="tlaUNC">           0 :    logic                     dma_hsel;</span></span>
<span id="L464"><span class="lineNum">     464</span> <span class="tlaUNC">           0 :    logic [31:0]              dma_haddr;</span></span>
<span id="L465"><span class="lineNum">     465</span> <span class="tlaUNC">           0 :    logic [2:0]               dma_hburst;</span></span>
<span id="L466"><span class="lineNum">     466</span> <span class="tlaUNC">           0 :    logic                     dma_hmastlock;</span></span>
<span id="L467"><span class="lineNum">     467</span> <span class="tlaUNC">           0 :    logic [3:0]               dma_hprot;</span></span>
<span id="L468"><span class="lineNum">     468</span> <span class="tlaUNC">           0 :    logic [2:0]               dma_hsize;</span></span>
<span id="L469"><span class="lineNum">     469</span> <span class="tlaUNC">           0 :    logic [1:0]               dma_htrans;</span></span>
<span id="L470"><span class="lineNum">     470</span> <span class="tlaUNC">           0 :    logic                     dma_hwrite;</span></span>
<span id="L471"><span class="lineNum">     471</span> <span class="tlaUNC">           0 :    logic [63:0]              dma_hwdata;</span></span>
<span id="L472"><span class="lineNum">     472</span> <span class="tlaUNC">           0 :    logic                     dma_hreadyin;</span></span>
<span id="L473"><span class="lineNum">     473</span>              : </span>
<span id="L474"><span class="lineNum">     474</span> <span class="tlaUNC">           0 :    logic [63:0]              dma_hrdata;</span></span>
<span id="L475"><span class="lineNum">     475</span> <span class="tlaUNC">           0 :    logic                     dma_hreadyout;</span></span>
<span id="L476"><span class="lineNum">     476</span> <span class="tlaUNC">           0 :    logic                     dma_hresp;</span></span>
<span id="L477"><span class="lineNum">     477</span>              : </span>
<span id="L478"><span class="lineNum">     478</span>              : </span>
<span id="L479"><span class="lineNum">     479</span>              : </span>
<span id="L480"><span class="lineNum">     480</span>              :    // AHB</span>
<span id="L481"><span class="lineNum">     481</span>              :    assign  hrdata[63:0]                           = '0;</span>
<span id="L482"><span class="lineNum">     482</span>              :    assign  hready                                 = '0;</span>
<span id="L483"><span class="lineNum">     483</span>              :    assign  hresp                                  = '0;</span>
<span id="L484"><span class="lineNum">     484</span>              :    // LSU</span>
<span id="L485"><span class="lineNum">     485</span>              :    assign  lsu_hrdata[63:0]                       = '0;</span>
<span id="L486"><span class="lineNum">     486</span>              :    assign  lsu_hready                             = '0;</span>
<span id="L487"><span class="lineNum">     487</span>              :    assign  lsu_hresp                              = '0;</span>
<span id="L488"><span class="lineNum">     488</span>              :    // Debu</span>
<span id="L489"><span class="lineNum">     489</span>              :    assign  sb_hrdata[63:0]                        = '0;</span>
<span id="L490"><span class="lineNum">     490</span>              :    assign  sb_hready                              = '0;</span>
<span id="L491"><span class="lineNum">     491</span>              :    assign  sb_hresp                               = '0;</span>
<span id="L492"><span class="lineNum">     492</span>              : </span>
<span id="L493"><span class="lineNum">     493</span>              :    // DMA</span>
<span id="L494"><span class="lineNum">     494</span>              :    assign  dma_hsel                               = '0;</span>
<span id="L495"><span class="lineNum">     495</span>              :    assign  dma_haddr[31:0]                        = '0;</span>
<span id="L496"><span class="lineNum">     496</span>              :    assign  dma_hburst[2:0]                        = '0;</span>
<span id="L497"><span class="lineNum">     497</span>              :    assign  dma_hmastlock                          = '0;</span>
<span id="L498"><span class="lineNum">     498</span>              :    assign  dma_hprot[3:0]                         = '0;</span>
<span id="L499"><span class="lineNum">     499</span>              :    assign  dma_hsize[2:0]                         = '0;</span>
<span id="L500"><span class="lineNum">     500</span>              :    assign  dma_htrans[1:0]                        = '0;</span>
<span id="L501"><span class="lineNum">     501</span>              :    assign  dma_hwrite                             = '0;</span>
<span id="L502"><span class="lineNum">     502</span>              :    assign  dma_hwdata[63:0]                       = '0;</span>
<span id="L503"><span class="lineNum">     503</span>              :    assign  dma_hreadyin                           = '0;</span>
<span id="L504"><span class="lineNum">     504</span>              : </span>
<span id="L505"><span class="lineNum">     505</span>              : `endif //  `ifdef RV_BUILD_AXI4</span>
<span id="L506"><span class="lineNum">     506</span>              : </span>
<span id="L507"><span class="lineNum">     507</span>              : </span>
<span id="L508"><span class="lineNum">     508</span>              : `ifdef RV_BUILD_AHB_LITE</span>
<span id="L509"><span class="lineNum">     509</span>              :    wire                            lsu_axi_awvalid;</span>
<span id="L510"><span class="lineNum">     510</span>              :    wire                            lsu_axi_awready;</span>
<span id="L511"><span class="lineNum">     511</span>              :    wire [pt.LSU_BUS_TAG-1:0]       lsu_axi_awid;</span>
<span id="L512"><span class="lineNum">     512</span>              :    wire [31:0]                     lsu_axi_awaddr;</span>
<span id="L513"><span class="lineNum">     513</span>              :    wire [3:0]                      lsu_axi_awregion;</span>
<span id="L514"><span class="lineNum">     514</span>              :    wire [7:0]                      lsu_axi_awlen;</span>
<span id="L515"><span class="lineNum">     515</span>              :    wire [2:0]                      lsu_axi_awsize;</span>
<span id="L516"><span class="lineNum">     516</span>              :    wire [1:0]                      lsu_axi_awburst;</span>
<span id="L517"><span class="lineNum">     517</span>              :    wire                            lsu_axi_awlock;</span>
<span id="L518"><span class="lineNum">     518</span>              :    wire [3:0]                      lsu_axi_awcache;</span>
<span id="L519"><span class="lineNum">     519</span>              :    wire [2:0]                      lsu_axi_awprot;</span>
<span id="L520"><span class="lineNum">     520</span>              :    wire [3:0]                      lsu_axi_awqos;</span>
<span id="L521"><span class="lineNum">     521</span>              : </span>
<span id="L522"><span class="lineNum">     522</span>              : </span>
<span id="L523"><span class="lineNum">     523</span>              :    wire                            lsu_axi_wvalid;</span>
<span id="L524"><span class="lineNum">     524</span>              :    wire                            lsu_axi_wready;</span>
<span id="L525"><span class="lineNum">     525</span>              :    wire [63:0]                     lsu_axi_wdata;</span>
<span id="L526"><span class="lineNum">     526</span>              :    wire [7:0]                      lsu_axi_wstrb;</span>
<span id="L527"><span class="lineNum">     527</span>              :    wire                            lsu_axi_wlast;</span>
<span id="L528"><span class="lineNum">     528</span>              : </span>
<span id="L529"><span class="lineNum">     529</span>              :    wire                            lsu_axi_bvalid;</span>
<span id="L530"><span class="lineNum">     530</span>              :    wire                            lsu_axi_bready;</span>
<span id="L531"><span class="lineNum">     531</span>              :    wire [1:0]                      lsu_axi_bresp;</span>
<span id="L532"><span class="lineNum">     532</span>              :    wire [pt.LSU_BUS_TAG-1:0]       lsu_axi_bid;</span>
<span id="L533"><span class="lineNum">     533</span>              : </span>
<span id="L534"><span class="lineNum">     534</span>              :    // AXI Read Channels</span>
<span id="L535"><span class="lineNum">     535</span>              :    wire                            lsu_axi_arvalid;</span>
<span id="L536"><span class="lineNum">     536</span>              :    wire                            lsu_axi_arready;</span>
<span id="L537"><span class="lineNum">     537</span>              :    wire [pt.LSU_BUS_TAG-1:0]       lsu_axi_arid;</span>
<span id="L538"><span class="lineNum">     538</span>              :    wire [31:0]                     lsu_axi_araddr;</span>
<span id="L539"><span class="lineNum">     539</span>              :    wire [3:0]                      lsu_axi_arregion;</span>
<span id="L540"><span class="lineNum">     540</span>              :    wire [7:0]                      lsu_axi_arlen;</span>
<span id="L541"><span class="lineNum">     541</span>              :    wire [2:0]                      lsu_axi_arsize;</span>
<span id="L542"><span class="lineNum">     542</span>              :    wire [1:0]                      lsu_axi_arburst;</span>
<span id="L543"><span class="lineNum">     543</span>              :    wire                            lsu_axi_arlock;</span>
<span id="L544"><span class="lineNum">     544</span>              :    wire [3:0]                      lsu_axi_arcache;</span>
<span id="L545"><span class="lineNum">     545</span>              :    wire [2:0]                      lsu_axi_arprot;</span>
<span id="L546"><span class="lineNum">     546</span>              :    wire [3:0]                      lsu_axi_arqos;</span>
<span id="L547"><span class="lineNum">     547</span>              : </span>
<span id="L548"><span class="lineNum">     548</span>              :    wire                            lsu_axi_rvalid;</span>
<span id="L549"><span class="lineNum">     549</span>              :    wire                            lsu_axi_rready;</span>
<span id="L550"><span class="lineNum">     550</span>              :    wire [pt.LSU_BUS_TAG-1:0]       lsu_axi_rid;</span>
<span id="L551"><span class="lineNum">     551</span>              :    wire [63:0]                     lsu_axi_rdata;</span>
<span id="L552"><span class="lineNum">     552</span>              :    wire [1:0]                      lsu_axi_rresp;</span>
<span id="L553"><span class="lineNum">     553</span>              :    wire                            lsu_axi_rlast;</span>
<span id="L554"><span class="lineNum">     554</span>              : </span>
<span id="L555"><span class="lineNum">     555</span>              :    assign                          lsu_axi_awready = '0;</span>
<span id="L556"><span class="lineNum">     556</span>              :    assign                          lsu_axi_wready = '0;</span>
<span id="L557"><span class="lineNum">     557</span>              :    assign                          lsu_axi_bvalid = '0;</span>
<span id="L558"><span class="lineNum">     558</span>              :    assign                          lsu_axi_bresp = '0;</span>
<span id="L559"><span class="lineNum">     559</span>              :    assign                          lsu_axi_bid = {pt.LSU_BUS_TAG{1'b0}};</span>
<span id="L560"><span class="lineNum">     560</span>              :    assign                          lsu_axi_arready = '0;</span>
<span id="L561"><span class="lineNum">     561</span>              :    assign                          lsu_axi_rvalid = '0;</span>
<span id="L562"><span class="lineNum">     562</span>              :    assign                          lsu_axi_rid = {pt.LSU_BUS_TAG{1'b0}};</span>
<span id="L563"><span class="lineNum">     563</span>              :    assign                          lsu_axi_rdata = '0;</span>
<span id="L564"><span class="lineNum">     564</span>              :    assign                          lsu_axi_rresp = '0;</span>
<span id="L565"><span class="lineNum">     565</span>              :    assign                          lsu_axi_rlast = '0;</span>
<span id="L566"><span class="lineNum">     566</span>              :    //-------------------------- IFU AXI signals--------------------------</span>
<span id="L567"><span class="lineNum">     567</span>              :    // AXI Write Channels</span>
<span id="L568"><span class="lineNum">     568</span>              :    wire                            ifu_axi_awvalid;</span>
<span id="L569"><span class="lineNum">     569</span>              :    wire                            ifu_axi_awready;</span>
<span id="L570"><span class="lineNum">     570</span>              :    wire [pt.IFU_BUS_TAG-1:0]       ifu_axi_awid;</span>
<span id="L571"><span class="lineNum">     571</span>              :    wire [31:0]                     ifu_axi_awaddr;</span>
<span id="L572"><span class="lineNum">     572</span>              :    wire [3:0]                      ifu_axi_awregion;</span>
<span id="L573"><span class="lineNum">     573</span>              :    wire [7:0]                      ifu_axi_awlen;</span>
<span id="L574"><span class="lineNum">     574</span>              :    wire [2:0]                      ifu_axi_awsize;</span>
<span id="L575"><span class="lineNum">     575</span>              :    wire [1:0]                      ifu_axi_awburst;</span>
<span id="L576"><span class="lineNum">     576</span>              :    wire                            ifu_axi_awlock;</span>
<span id="L577"><span class="lineNum">     577</span>              :    wire [3:0]                      ifu_axi_awcache;</span>
<span id="L578"><span class="lineNum">     578</span>              :    wire [2:0]                      ifu_axi_awprot;</span>
<span id="L579"><span class="lineNum">     579</span>              :    wire [3:0]                      ifu_axi_awqos;</span>
<span id="L580"><span class="lineNum">     580</span>              : </span>
<span id="L581"><span class="lineNum">     581</span>              :    wire                            ifu_axi_wvalid;</span>
<span id="L582"><span class="lineNum">     582</span>              :    wire                            ifu_axi_wready;</span>
<span id="L583"><span class="lineNum">     583</span>              :    wire [63:0]                     ifu_axi_wdata;</span>
<span id="L584"><span class="lineNum">     584</span>              :    wire [7:0]                      ifu_axi_wstrb;</span>
<span id="L585"><span class="lineNum">     585</span>              :    wire                            ifu_axi_wlast;</span>
<span id="L586"><span class="lineNum">     586</span>              : </span>
<span id="L587"><span class="lineNum">     587</span>              :    wire                            ifu_axi_bvalid;</span>
<span id="L588"><span class="lineNum">     588</span>              :    wire                            ifu_axi_bready;</span>
<span id="L589"><span class="lineNum">     589</span>              :    wire [1:0]                      ifu_axi_bresp;</span>
<span id="L590"><span class="lineNum">     590</span>              :    wire [pt.IFU_BUS_TAG-1:0]      ifu_axi_bid;</span>
<span id="L591"><span class="lineNum">     591</span>              : </span>
<span id="L592"><span class="lineNum">     592</span>              :    // AXI Read Channels</span>
<span id="L593"><span class="lineNum">     593</span>              :    wire                            ifu_axi_arvalid;</span>
<span id="L594"><span class="lineNum">     594</span>              :    wire                            ifu_axi_arready;</span>
<span id="L595"><span class="lineNum">     595</span>              :    wire [pt.IFU_BUS_TAG-1:0]       ifu_axi_arid;</span>
<span id="L596"><span class="lineNum">     596</span>              :    wire [31:0]                     ifu_axi_araddr;</span>
<span id="L597"><span class="lineNum">     597</span>              :    wire [3:0]                      ifu_axi_arregion;</span>
<span id="L598"><span class="lineNum">     598</span>              :    wire [7:0]                      ifu_axi_arlen;</span>
<span id="L599"><span class="lineNum">     599</span>              :    wire [2:0]                      ifu_axi_arsize;</span>
<span id="L600"><span class="lineNum">     600</span>              :    wire [1:0]                      ifu_axi_arburst;</span>
<span id="L601"><span class="lineNum">     601</span>              :    wire                            ifu_axi_arlock;</span>
<span id="L602"><span class="lineNum">     602</span>              :    wire [3:0]                      ifu_axi_arcache;</span>
<span id="L603"><span class="lineNum">     603</span>              :    wire [2:0]                      ifu_axi_arprot;</span>
<span id="L604"><span class="lineNum">     604</span>              :    wire [3:0]                      ifu_axi_arqos;</span>
<span id="L605"><span class="lineNum">     605</span>              : </span>
<span id="L606"><span class="lineNum">     606</span>              :    wire                            ifu_axi_rvalid;</span>
<span id="L607"><span class="lineNum">     607</span>              :    wire                            ifu_axi_rready;</span>
<span id="L608"><span class="lineNum">     608</span>              :    wire [pt.IFU_BUS_TAG-1:0]       ifu_axi_rid;</span>
<span id="L609"><span class="lineNum">     609</span>              :    wire [63:0]                     ifu_axi_rdata;</span>
<span id="L610"><span class="lineNum">     610</span>              :    wire [1:0]                      ifu_axi_rresp;</span>
<span id="L611"><span class="lineNum">     611</span>              :    wire                            ifu_axi_rlast;</span>
<span id="L612"><span class="lineNum">     612</span>              : </span>
<span id="L613"><span class="lineNum">     613</span>              :    assign                          ifu_axi_bvalid = '0;</span>
<span id="L614"><span class="lineNum">     614</span>              :    assign                          ifu_axi_bresp = '0;</span>
<span id="L615"><span class="lineNum">     615</span>              :    assign                          ifu_axi_bid = {pt.IFU_BUS_TAG{1'b0}};</span>
<span id="L616"><span class="lineNum">     616</span>              :    assign                          ifu_axi_arready = '0;</span>
<span id="L617"><span class="lineNum">     617</span>              :    assign                          ifu_axi_rvalid = '0;</span>
<span id="L618"><span class="lineNum">     618</span>              :    assign                          ifu_axi_rid = {pt.IFU_BUS_TAG{1'b0}};</span>
<span id="L619"><span class="lineNum">     619</span>              :    assign                          ifu_axi_rdata = 0;</span>
<span id="L620"><span class="lineNum">     620</span>              :    assign                          ifu_axi_rresp = '0;</span>
<span id="L621"><span class="lineNum">     621</span>              :    assign                          ifu_axi_rlast = '0;</span>
<span id="L622"><span class="lineNum">     622</span>              :    //-------------------------- SB AXI signals--------------------------</span>
<span id="L623"><span class="lineNum">     623</span>              :    // AXI Write Channels</span>
<span id="L624"><span class="lineNum">     624</span>              :    wire                            sb_axi_awvalid;</span>
<span id="L625"><span class="lineNum">     625</span>              :    wire                            sb_axi_awready;</span>
<span id="L626"><span class="lineNum">     626</span>              :    wire [pt.SB_BUS_TAG-1:0]        sb_axi_awid;</span>
<span id="L627"><span class="lineNum">     627</span>              :    wire [31:0]                     sb_axi_awaddr;</span>
<span id="L628"><span class="lineNum">     628</span>              :    wire [3:0]                      sb_axi_awregion;</span>
<span id="L629"><span class="lineNum">     629</span>              :    wire [7:0]                      sb_axi_awlen;</span>
<span id="L630"><span class="lineNum">     630</span>              :    wire [2:0]                      sb_axi_awsize;</span>
<span id="L631"><span class="lineNum">     631</span>              :    wire [1:0]                      sb_axi_awburst;</span>
<span id="L632"><span class="lineNum">     632</span>              :    wire                            sb_axi_awlock;</span>
<span id="L633"><span class="lineNum">     633</span>              :    wire [3:0]                      sb_axi_awcache;</span>
<span id="L634"><span class="lineNum">     634</span>              :    wire [2:0]                      sb_axi_awprot;</span>
<span id="L635"><span class="lineNum">     635</span>              :    wire [3:0]                      sb_axi_awqos;</span>
<span id="L636"><span class="lineNum">     636</span>              : </span>
<span id="L637"><span class="lineNum">     637</span>              :    wire                            sb_axi_wvalid;</span>
<span id="L638"><span class="lineNum">     638</span>              :    wire                            sb_axi_wready;</span>
<span id="L639"><span class="lineNum">     639</span>              :    wire [63:0]                     sb_axi_wdata;</span>
<span id="L640"><span class="lineNum">     640</span>              :    wire [7:0]                      sb_axi_wstrb;</span>
<span id="L641"><span class="lineNum">     641</span>              :    wire                            sb_axi_wlast;</span>
<span id="L642"><span class="lineNum">     642</span>              : </span>
<span id="L643"><span class="lineNum">     643</span>              :    wire                            sb_axi_bvalid;</span>
<span id="L644"><span class="lineNum">     644</span>              :    wire                            sb_axi_bready;</span>
<span id="L645"><span class="lineNum">     645</span>              :    wire [1:0]                      sb_axi_bresp;</span>
<span id="L646"><span class="lineNum">     646</span>              :    wire [pt.SB_BUS_TAG-1:0]        sb_axi_bid;</span>
<span id="L647"><span class="lineNum">     647</span>              : </span>
<span id="L648"><span class="lineNum">     648</span>              :    // AXI Read Channels</span>
<span id="L649"><span class="lineNum">     649</span>              :    wire                            sb_axi_arvalid;</span>
<span id="L650"><span class="lineNum">     650</span>              :    wire                            sb_axi_arready;</span>
<span id="L651"><span class="lineNum">     651</span>              :    wire [pt.SB_BUS_TAG-1:0]        sb_axi_arid;</span>
<span id="L652"><span class="lineNum">     652</span>              :    wire [31:0]                     sb_axi_araddr;</span>
<span id="L653"><span class="lineNum">     653</span>              :    wire [3:0]                      sb_axi_arregion;</span>
<span id="L654"><span class="lineNum">     654</span>              :    wire [7:0]                      sb_axi_arlen;</span>
<span id="L655"><span class="lineNum">     655</span>              :    wire [2:0]                      sb_axi_arsize;</span>
<span id="L656"><span class="lineNum">     656</span>              :    wire [1:0]                      sb_axi_arburst;</span>
<span id="L657"><span class="lineNum">     657</span>              :    wire                            sb_axi_arlock;</span>
<span id="L658"><span class="lineNum">     658</span>              :    wire [3:0]                      sb_axi_arcache;</span>
<span id="L659"><span class="lineNum">     659</span>              :    wire [2:0]                      sb_axi_arprot;</span>
<span id="L660"><span class="lineNum">     660</span>              :    wire [3:0]                      sb_axi_arqos;</span>
<span id="L661"><span class="lineNum">     661</span>              : </span>
<span id="L662"><span class="lineNum">     662</span>              :    wire                            sb_axi_rvalid;</span>
<span id="L663"><span class="lineNum">     663</span>              :    wire                            sb_axi_rready;</span>
<span id="L664"><span class="lineNum">     664</span>              :    wire [pt.SB_BUS_TAG-1:0]        sb_axi_rid;</span>
<span id="L665"><span class="lineNum">     665</span>              :    wire [63:0]                     sb_axi_rdata;</span>
<span id="L666"><span class="lineNum">     666</span>              :    wire [1:0]                      sb_axi_rresp;</span>
<span id="L667"><span class="lineNum">     667</span>              :    wire                            sb_axi_rlast;</span>
<span id="L668"><span class="lineNum">     668</span>              : </span>
<span id="L669"><span class="lineNum">     669</span>              :    assign                          sb_axi_awready = '0;</span>
<span id="L670"><span class="lineNum">     670</span>              :    assign                          sb_axi_wready = '0;</span>
<span id="L671"><span class="lineNum">     671</span>              :    assign                          sb_axi_bvalid = '0;</span>
<span id="L672"><span class="lineNum">     672</span>              :    assign                          sb_axi_bresp = '0;</span>
<span id="L673"><span class="lineNum">     673</span>              :    assign                          sb_axi_bid = {pt.SB_BUS_TAG{1'b0}};</span>
<span id="L674"><span class="lineNum">     674</span>              :    assign                          sb_axi_arready = '0;</span>
<span id="L675"><span class="lineNum">     675</span>              :    assign                          sb_axi_rvalid = '0;</span>
<span id="L676"><span class="lineNum">     676</span>              :    assign                          sb_axi_rid = {pt.SB_BUS_TAG{1'b0}};</span>
<span id="L677"><span class="lineNum">     677</span>              :    assign                          sb_axi_rdata = '0;</span>
<span id="L678"><span class="lineNum">     678</span>              :    assign                          sb_axi_rresp = '0;</span>
<span id="L679"><span class="lineNum">     679</span>              :    assign                          sb_axi_rlast = '0;</span>
<span id="L680"><span class="lineNum">     680</span>              :    //-------------------------- DMA AXI signals--------------------------</span>
<span id="L681"><span class="lineNum">     681</span>              :    // AXI Write Channels</span>
<span id="L682"><span class="lineNum">     682</span>              :    wire                         dma_axi_awvalid;</span>
<span id="L683"><span class="lineNum">     683</span>              :    wire                         dma_axi_awready;</span>
<span id="L684"><span class="lineNum">     684</span>              :    wire [pt.DMA_BUS_TAG-1:0]    dma_axi_awid;</span>
<span id="L685"><span class="lineNum">     685</span>              :    wire [31:0]                  dma_axi_awaddr;</span>
<span id="L686"><span class="lineNum">     686</span>              :    wire [2:0]                   dma_axi_awsize;</span>
<span id="L687"><span class="lineNum">     687</span>              :    wire [2:0]                   dma_axi_awprot;</span>
<span id="L688"><span class="lineNum">     688</span>              :    wire [7:0]                   dma_axi_awlen;</span>
<span id="L689"><span class="lineNum">     689</span>              :    wire [1:0]                   dma_axi_awburst;</span>
<span id="L690"><span class="lineNum">     690</span>              : </span>
<span id="L691"><span class="lineNum">     691</span>              : </span>
<span id="L692"><span class="lineNum">     692</span>              :    wire                         dma_axi_wvalid;</span>
<span id="L693"><span class="lineNum">     693</span>              :    wire                         dma_axi_wready;</span>
<span id="L694"><span class="lineNum">     694</span>              :    wire [63:0]                  dma_axi_wdata;</span>
<span id="L695"><span class="lineNum">     695</span>              :    wire [7:0]                   dma_axi_wstrb;</span>
<span id="L696"><span class="lineNum">     696</span>              :    wire                         dma_axi_wlast;</span>
<span id="L697"><span class="lineNum">     697</span>              : </span>
<span id="L698"><span class="lineNum">     698</span>              :    assign                       dma_axi_awvalid = 1'b0;</span>
<span id="L699"><span class="lineNum">     699</span>              :    assign                       dma_axi_awid = {pt.DMA_BUS_TAG{1'b0}};</span>
<span id="L700"><span class="lineNum">     700</span>              :    assign                       dma_axi_awaddr = 32'd0;</span>
<span id="L701"><span class="lineNum">     701</span>              :    assign                       dma_axi_awsize = 3'd0;</span>
<span id="L702"><span class="lineNum">     702</span>              :    assign                       dma_axi_awprot = 3'd0;</span>
<span id="L703"><span class="lineNum">     703</span>              :    assign                       dma_axi_awlen = 8'd0;</span>
<span id="L704"><span class="lineNum">     704</span>              :    assign                       dma_axi_awburst = 2'd0;</span>
<span id="L705"><span class="lineNum">     705</span>              : </span>
<span id="L706"><span class="lineNum">     706</span>              : </span>
<span id="L707"><span class="lineNum">     707</span>              :    assign                       dma_axi_wvalid = 1'b0;</span>
<span id="L708"><span class="lineNum">     708</span>              :    assign                       dma_axi_wdata = 64'd0;</span>
<span id="L709"><span class="lineNum">     709</span>              :    assign                       dma_axi_wstrb = 8'd0;</span>
<span id="L710"><span class="lineNum">     710</span>              :    assign                       dma_axi_wlast = 1'b0;</span>
<span id="L711"><span class="lineNum">     711</span>              : </span>
<span id="L712"><span class="lineNum">     712</span>              : </span>
<span id="L713"><span class="lineNum">     713</span>              :    wire                         dma_axi_bvalid;</span>
<span id="L714"><span class="lineNum">     714</span>              :    wire                         dma_axi_bready;</span>
<span id="L715"><span class="lineNum">     715</span>              :    wire [1:0]                   dma_axi_bresp;</span>
<span id="L716"><span class="lineNum">     716</span>              :    wire [pt.DMA_BUS_TAG-1:0]    dma_axi_bid;</span>
<span id="L717"><span class="lineNum">     717</span>              : </span>
<span id="L718"><span class="lineNum">     718</span>              :    assign                       dma_axi_bready = 1'b0;</span>
<span id="L719"><span class="lineNum">     719</span>              :    // AXI Read Channels</span>
<span id="L720"><span class="lineNum">     720</span>              :    wire                         dma_axi_arvalid;</span>
<span id="L721"><span class="lineNum">     721</span>              :    wire                         dma_axi_arready;</span>
<span id="L722"><span class="lineNum">     722</span>              :    wire [pt.DMA_BUS_TAG-1:0]    dma_axi_arid;</span>
<span id="L723"><span class="lineNum">     723</span>              :    wire [31:0]                  dma_axi_araddr;</span>
<span id="L724"><span class="lineNum">     724</span>              :    wire [2:0]                   dma_axi_arsize;</span>
<span id="L725"><span class="lineNum">     725</span>              :    wire [2:0]                   dma_axi_arprot;</span>
<span id="L726"><span class="lineNum">     726</span>              :    wire [7:0]                   dma_axi_arlen;</span>
<span id="L727"><span class="lineNum">     727</span>              :    wire [1:0]                   dma_axi_arburst;</span>
<span id="L728"><span class="lineNum">     728</span>              : </span>
<span id="L729"><span class="lineNum">     729</span>              :    assign                       dma_axi_arvalid = 1'b0;</span>
<span id="L730"><span class="lineNum">     730</span>              :    assign                       dma_axi_arid = {pt.DMA_BUS_TAG{1'b0}};</span>
<span id="L731"><span class="lineNum">     731</span>              :    assign                       dma_axi_araddr = 32'd0;</span>
<span id="L732"><span class="lineNum">     732</span>              :    assign                       dma_axi_arsize = 3'd0;</span>
<span id="L733"><span class="lineNum">     733</span>              :    assign                       dma_axi_arprot = 3'd0;</span>
<span id="L734"><span class="lineNum">     734</span>              :    assign                       dma_axi_arlen = 8'd0;</span>
<span id="L735"><span class="lineNum">     735</span>              :    assign                       dma_axi_arburst = 2'd0;</span>
<span id="L736"><span class="lineNum">     736</span>              : </span>
<span id="L737"><span class="lineNum">     737</span>              : </span>
<span id="L738"><span class="lineNum">     738</span>              : </span>
<span id="L739"><span class="lineNum">     739</span>              :    wire                         dma_axi_rvalid;</span>
<span id="L740"><span class="lineNum">     740</span>              :    wire                         dma_axi_rready;</span>
<span id="L741"><span class="lineNum">     741</span>              :    wire [pt.DMA_BUS_TAG-1:0]    dma_axi_rid;</span>
<span id="L742"><span class="lineNum">     742</span>              :    wire [63:0]                  dma_axi_rdata;</span>
<span id="L743"><span class="lineNum">     743</span>              :    wire [1:0]                   dma_axi_rresp;</span>
<span id="L744"><span class="lineNum">     744</span>              :    wire                         dma_axi_rlast;</span>
<span id="L745"><span class="lineNum">     745</span>              : </span>
<span id="L746"><span class="lineNum">     746</span>              :    assign                       dma_axi_rready = 1'b0;</span>
<span id="L747"><span class="lineNum">     747</span>              :    // AXI</span>
<span id="L748"><span class="lineNum">     748</span>              :    assign ifu_axi_awready = 1'b1;</span>
<span id="L749"><span class="lineNum">     749</span>              :    assign ifu_axi_wready = 1'b1;</span>
<span id="L750"><span class="lineNum">     750</span>              :    assign ifu_axi_bvalid = '0;</span>
<span id="L751"><span class="lineNum">     751</span>              :    assign ifu_axi_bresp[1:0] = '0;</span>
<span id="L752"><span class="lineNum">     752</span>              :    assign ifu_axi_bid[pt.IFU_BUS_TAG-1:0] = '0;</span>
<span id="L753"><span class="lineNum">     753</span>              : </span>
<span id="L754"><span class="lineNum">     754</span>              : `endif //  `ifdef RV_BUILD_AHB_LITE</span>
<span id="L755"><span class="lineNum">     755</span>              : </span>
<span id="L756"><span class="lineNum">     756</span>              :    // DMI (core)</span>
<span id="L757"><span class="lineNum">     757</span> <span class="tlaUNC">           0 :    logic                   dmi_en;</span></span>
<span id="L758"><span class="lineNum">     758</span> <span class="tlaUNC">           0 :    logic [6:0]             dmi_addr;</span></span>
<span id="L759"><span class="lineNum">     759</span> <span class="tlaUNC">           0 :    logic                   dmi_wr_en;</span></span>
<span id="L760"><span class="lineNum">     760</span> <span class="tlaUNC">           0 :    logic [31:0]            dmi_wdata;</span></span>
<span id="L761"><span class="lineNum">     761</span> <span class="tlaUNC">           0 :    logic [31:0]            dmi_rdata;</span></span>
<span id="L762"><span class="lineNum">     762</span>              : </span>
<span id="L763"><span class="lineNum">     763</span>              :    // DMI (core)</span>
<span id="L764"><span class="lineNum">     764</span> <span class="tlaUNC">           0 :    logic                   dmi_reg_en;</span></span>
<span id="L765"><span class="lineNum">     765</span> <span class="tlaUNC">           0 :    logic [6:0]             dmi_reg_addr;</span></span>
<span id="L766"><span class="lineNum">     766</span> <span class="tlaUNC">           0 :    logic                   dmi_reg_wr_en;</span></span>
<span id="L767"><span class="lineNum">     767</span> <span class="tlaUNC">           0 :    logic [31:0]            dmi_reg_wdata;</span></span>
<span id="L768"><span class="lineNum">     768</span> <span class="tlaUNC">           0 :    logic [31:0]            dmi_reg_rdata;</span></span>
<span id="L769"><span class="lineNum">     769</span>              : </span>
<span id="L770"><span class="lineNum">     770</span>              :    // Instantiate the el2_veer core</span>
<span id="L771"><span class="lineNum">     771</span>              :    el2_veer #(.pt(pt)) veer (</span>
<span id="L772"><span class="lineNum">     772</span>              :                                 .clk(clk),</span>
<span id="L773"><span class="lineNum">     773</span>              :                                 .*</span>
<span id="L774"><span class="lineNum">     774</span>              :                                 );</span>
<span id="L775"><span class="lineNum">     775</span>              : </span>
<span id="L776"><span class="lineNum">     776</span>              :    // Instantiate the mem</span>
<span id="L777"><span class="lineNum">     777</span>              :    el2_mem  #(.pt(pt)) mem (</span>
<span id="L778"><span class="lineNum">     778</span>              :                              .clk(active_l2clk),</span>
<span id="L779"><span class="lineNum">     779</span>              :                              .rst_l(core_rst_l),</span>
<span id="L780"><span class="lineNum">     780</span>              :                              .mem_export(el2_mem_export),</span>
<span id="L781"><span class="lineNum">     781</span>              :                              .*</span>
<span id="L782"><span class="lineNum">     782</span>              :                              );</span>
<span id="L783"><span class="lineNum">     783</span>              : </span>
<span id="L784"><span class="lineNum">     784</span>              : </span>
<span id="L785"><span class="lineNum">     785</span>              :    //  JTAG/DMI instance</span>
<span id="L786"><span class="lineNum">     786</span>              :    dmi_wrapper  dmi_wrapper (</span>
<span id="L787"><span class="lineNum">     787</span>              :     // JTAG signals</span>
<span id="L788"><span class="lineNum">     788</span>              :     .trst_n      (jtag_trst_n),     // JTAG reset</span>
<span id="L789"><span class="lineNum">     789</span>              :     .tck         (jtag_tck),        // JTAG clock</span>
<span id="L790"><span class="lineNum">     790</span>              :     .tms         (jtag_tms),        // Test mode select</span>
<span id="L791"><span class="lineNum">     791</span>              :     .tdi         (jtag_tdi),        // Test Data Input</span>
<span id="L792"><span class="lineNum">     792</span>              :     .tdo         (jtag_tdo),        // Test Data Output</span>
<span id="L793"><span class="lineNum">     793</span>              :     .tdoEnable   (jtag_tdoEn),      // Test Data Output enable</span>
<span id="L794"><span class="lineNum">     794</span>              :     // Processor Signals</span>
<span id="L795"><span class="lineNum">     795</span>              :     .core_rst_n  (dbg_rst_l),       // Debug reset, active low</span>
<span id="L796"><span class="lineNum">     796</span>              :     .core_clk    (clk),             // Core clock</span>
<span id="L797"><span class="lineNum">     797</span>              :     .jtag_id     (jtag_id),         // JTAG ID</span>
<span id="L798"><span class="lineNum">     798</span>              :     .rd_data     (dmi_rdata),       // Read data from  Processor</span>
<span id="L799"><span class="lineNum">     799</span>              :     .reg_wr_data (dmi_wdata),       // Write data to Processor</span>
<span id="L800"><span class="lineNum">     800</span>              :     .reg_wr_addr (dmi_addr),        // Write address to Processor</span>
<span id="L801"><span class="lineNum">     801</span>              :     .reg_en      (dmi_en),          // Write interface bit to Processor</span>
<span id="L802"><span class="lineNum">     802</span>              :     .reg_wr_en   (dmi_wr_en),       // Write enable to Processor</span>
<span id="L803"><span class="lineNum">     803</span>              :     .dmi_hard_reset   ()</span>
<span id="L804"><span class="lineNum">     804</span>              :    );</span>
<span id="L805"><span class="lineNum">     805</span>              : </span>
<span id="L806"><span class="lineNum">     806</span>              :    // DMI core/uncore mux</span>
<span id="L807"><span class="lineNum">     807</span>              :    dmi_mux dmi_mux (</span>
<span id="L808"><span class="lineNum">     808</span>              :     .uncore_enable      (dmi_uncore_enable),</span>
<span id="L809"><span class="lineNum">     809</span>              : </span>
<span id="L810"><span class="lineNum">     810</span>              :     .dmi_en             (dmi_en),</span>
<span id="L811"><span class="lineNum">     811</span>              :     .dmi_wr_en          (dmi_wr_en),</span>
<span id="L812"><span class="lineNum">     812</span>              :     .dmi_addr           (dmi_addr),</span>
<span id="L813"><span class="lineNum">     813</span>              :     .dmi_wdata          (dmi_wdata),</span>
<span id="L814"><span class="lineNum">     814</span>              :     .dmi_rdata          (dmi_rdata),</span>
<span id="L815"><span class="lineNum">     815</span>              : </span>
<span id="L816"><span class="lineNum">     816</span>              :     .dmi_core_en        (dmi_reg_en),</span>
<span id="L817"><span class="lineNum">     817</span>              :     .dmi_core_wr_en     (dmi_reg_wr_en),</span>
<span id="L818"><span class="lineNum">     818</span>              :     .dmi_core_addr      (dmi_reg_addr),</span>
<span id="L819"><span class="lineNum">     819</span>              :     .dmi_core_wdata     (dmi_reg_wdata),</span>
<span id="L820"><span class="lineNum">     820</span>              :     .dmi_core_rdata     (dmi_reg_rdata),</span>
<span id="L821"><span class="lineNum">     821</span>              : </span>
<span id="L822"><span class="lineNum">     822</span>              :     .dmi_uncore_en      (dmi_uncore_en),</span>
<span id="L823"><span class="lineNum">     823</span>              :     .dmi_uncore_wr_en   (dmi_uncore_wr_en),</span>
<span id="L824"><span class="lineNum">     824</span>              :     .dmi_uncore_addr    (dmi_uncore_addr),</span>
<span id="L825"><span class="lineNum">     825</span>              :     .dmi_uncore_wdata   (dmi_uncore_wdata),</span>
<span id="L826"><span class="lineNum">     826</span>              :     .dmi_uncore_rdata   (dmi_uncore_rdata)</span>
<span id="L827"><span class="lineNum">     827</span>              :    );</span>
<span id="L828"><span class="lineNum">     828</span>              : </span>
<span id="L829"><span class="lineNum">     829</span>              : `ifdef RV_ASSERT_ON</span>
<span id="L830"><span class="lineNum">     830</span>              :   // to avoid internal assertions failure at time 0</span>
<span id="L831"><span class="lineNum">     831</span>              :   initial begin</span>
<span id="L832"><span class="lineNum">     832</span>              :     $assertoff(0, veer);</span>
<span id="L833"><span class="lineNum">     833</span>              :     @(negedge clk) $asserton(0, veer);</span>
<span id="L834"><span class="lineNum">     834</span>              :   end</span>
<span id="L835"><span class="lineNum">     835</span>              : `endif</span>
<span id="L836"><span class="lineNum">     836</span>              : </span>
<span id="L837"><span class="lineNum">     837</span>              : endmodule</span>
        </pre>
</td>
</tr>
</table>

</body>
</html>
