Copyright 1986-2022 Xilinx, Inc. All Rights Reserved. Copyright 2022-2024 Advanced Micro Devices, Inc. All Rights Reserved.
------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2023.2.2 (lin64) Build 4126759 Thu Feb  8 23:52:05 MST 2024
| Date         : Sun Jun  2 18:57:34 2024
| Host         : BSERVER05 running 64-bit Linux Mint 21.3
| Command      : report_timing_summary -max_paths 10 -report_unconstrained -file register_file_timing_summary_routed.rpt -pb register_file_timing_summary_routed.pb -rpx register_file_timing_summary_routed.rpx -warn_on_violation
| Design       : register_file
| Device       : 7s25-csga225
| Speed File   : -1  PRODUCTION 1.23 2018-06-13
| Design State : Routed
------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  No
  Borrow Time for Max Delay Exceptions       :  Yes
  Merge Timing Exceptions                    :  Yes
  Inter-SLR Compensation                     :  Conservative

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        


------------------------------------------------------------------------------------------------
| Report Methodology
| ------------------
------------------------------------------------------------------------------------------------

Rule       Severity  Description                     Violations  
---------  --------  ------------------------------  ----------  
TIMING-18  Warning   Missing input or output delay   40          
TIMING-20  Warning   Non-clocked latch               42          
LATCH-1    Advisory  Existing latches in the design  1           

Note: This report is based on the most recent report_methodology run and may not be up-to-date. Run report_methodology on the current design for the latest report.



check_timing report

Table of Contents
-----------------
1. checking no_clock (84)
2. checking constant_clock (0)
3. checking pulse_width_clock (0)
4. checking unconstrained_internal_endpoints (42)
5. checking no_input_delay (36)
6. checking no_output_delay (50)
7. checking multiple_clock (0)
8. checking generated_clocks (0)
9. checking loops (0)
10. checking partial_input_delay (0)
11. checking partial_output_delay (0)
12. checking latch_loops (0)

1. checking no_clock (84)
-------------------------
 There are 21 register/latch pins with no clock driven by root clock pin: read1[0] (HIGH)

 There are 21 register/latch pins with no clock driven by root clock pin: read1[1] (HIGH)

 There are 21 register/latch pins with no clock driven by root clock pin: read2[0] (HIGH)

 There are 21 register/latch pins with no clock driven by root clock pin: read2[1] (HIGH)


2. checking constant_clock (0)
------------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock (0)
---------------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints (42)
-------------------------------------------------
 There are 42 pins that are not constrained for maximum delay. (HIGH)

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay (36)
-------------------------------
 There are 36 input ports with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay (50)
--------------------------------
 There are 50 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock (0)
------------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks (0)
--------------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops (0)
---------------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay (0)
------------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay (0)
-------------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops (0)
----------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
     80.723        0.000                      0                    8        0.279        0.000                      0                    8       41.160        0.000                       0                    51  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock        Waveform(ns)       Period(ns)      Frequency(MHz)
-----        ------------       ----------      --------------
sys_clk_pin  {0.000 41.660}     83.330          12.000          


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
sys_clk_pin        80.723        0.000                      0                    8        0.279        0.000                      0                    8       41.160        0.000                       0                    51  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| User Ignored Path Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock    
----------    ----------    --------    


------------------------------------------------------------------------------------------------
| Unconstrained Path Table
| ------------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock    
----------    ----------    --------    
(none)                                    
(none)        sys_clk_pin                 
(none)                      sys_clk_pin   


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  sys_clk_pin
  To Clock:  sys_clk_pin

Setup :            0  Failing Endpoints,  Worst Slack       80.723ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.279ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack       41.160ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             80.723ns  (required time - arrival time)
  Source:                 IP_reg_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@41.660ns period=83.330ns})
  Destination:            IP_reg_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@41.660ns period=83.330ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            83.330ns  (sys_clk_pin rise@83.330ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        2.575ns  (logic 0.704ns (27.341%)  route 1.871ns (72.659%))
  Logic Levels:           2  (LUT4=2)
  Clock Path Skew:        -0.026ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.833ns = ( 88.163 - 83.330 ) 
    Source Clock Delay      (SCD):    5.131ns
    Clock Pessimism Removal (CPR):    0.271ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    M9                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    M9                   IBUF (Prop_ibuf_I_O)         1.465     1.465 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.966     3.431    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.527 r  clk_IBUF_BUFG_inst/O
                         net (fo=50, routed)          1.604     5.131    clk_IBUF_BUFG
    SLICE_X0Y78          FDRE                                         r  IP_reg_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y78          FDRE (Prop_fdre_C_Q)         0.456     5.587 r  IP_reg_reg[1]/Q
                         net (fo=8, routed)           1.204     6.791    IP_OBUF[1]
    SLICE_X1Y76          LUT4 (Prop_lut4_I3_O)        0.124     6.915 r  IP_reg[4]_i_2/O
                         net (fo=2, routed)           0.667     7.581    IP_reg[4]_i_2_n_0
    SLICE_X0Y76          LUT4 (Prop_lut4_I3_O)        0.124     7.705 r  IP_reg[3]_i_1/O
                         net (fo=1, routed)           0.000     7.705    p_0_in__0[3]
    SLICE_X0Y76          FDRE                                         r  IP_reg_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     83.330    83.330 r  
    M9                                                0.000    83.330 r  clk (IN)
                         net (fo=0)                   0.000    83.330    clk
    M9                   IBUF (Prop_ibuf_I_O)         1.395    84.725 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    86.587    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    86.678 r  clk_IBUF_BUFG_inst/O
                         net (fo=50, routed)          1.486    88.163    clk_IBUF_BUFG
    SLICE_X0Y76          FDRE                                         r  IP_reg_reg[3]/C
                         clock pessimism              0.271    88.435    
                         clock uncertainty           -0.035    88.399    
    SLICE_X0Y76          FDRE (Setup_fdre_C_D)        0.029    88.428    IP_reg_reg[3]
  -------------------------------------------------------------------
                         required time                         88.428    
                         arrival time                          -7.705    
  -------------------------------------------------------------------
                         slack                                 80.723    

Slack (MET) :             81.033ns  (required time - arrival time)
  Source:                 IP_reg_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@41.660ns period=83.330ns})
  Destination:            IP_reg_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@41.660ns period=83.330ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            83.330ns  (sys_clk_pin rise@83.330ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        2.267ns  (logic 0.704ns (31.058%)  route 1.563ns (68.942%))
  Logic Levels:           2  (LUT4=1 LUT5=1)
  Clock Path Skew:        -0.026ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.833ns = ( 88.163 - 83.330 ) 
    Source Clock Delay      (SCD):    5.131ns
    Clock Pessimism Removal (CPR):    0.271ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    M9                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    M9                   IBUF (Prop_ibuf_I_O)         1.465     1.465 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.966     3.431    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.527 r  clk_IBUF_BUFG_inst/O
                         net (fo=50, routed)          1.604     5.131    clk_IBUF_BUFG
    SLICE_X0Y78          FDRE                                         r  IP_reg_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y78          FDRE (Prop_fdre_C_Q)         0.456     5.587 r  IP_reg_reg[1]/Q
                         net (fo=8, routed)           1.204     6.791    IP_OBUF[1]
    SLICE_X1Y76          LUT4 (Prop_lut4_I3_O)        0.124     6.915 r  IP_reg[4]_i_2/O
                         net (fo=2, routed)           0.359     7.273    IP_reg[4]_i_2_n_0
    SLICE_X0Y76          LUT5 (Prop_lut5_I3_O)        0.124     7.397 r  IP_reg[4]_i_1/O
                         net (fo=1, routed)           0.000     7.397    p_0_in__0[4]
    SLICE_X0Y76          FDRE                                         r  IP_reg_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     83.330    83.330 r  
    M9                                                0.000    83.330 r  clk (IN)
                         net (fo=0)                   0.000    83.330    clk
    M9                   IBUF (Prop_ibuf_I_O)         1.395    84.725 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    86.587    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    86.678 r  clk_IBUF_BUFG_inst/O
                         net (fo=50, routed)          1.486    88.163    clk_IBUF_BUFG
    SLICE_X0Y76          FDRE                                         r  IP_reg_reg[4]/C
                         clock pessimism              0.271    88.435    
                         clock uncertainty           -0.035    88.399    
    SLICE_X0Y76          FDRE (Setup_fdre_C_D)        0.031    88.430    IP_reg_reg[4]
  -------------------------------------------------------------------
                         required time                         88.430    
                         arrival time                          -7.397    
  -------------------------------------------------------------------
                         slack                                 81.033    

Slack (MET) :             81.047ns  (required time - arrival time)
  Source:                 IP_reg_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@41.660ns period=83.330ns})
  Destination:            running_reg/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@41.660ns period=83.330ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            83.330ns  (sys_clk_pin rise@83.330ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        2.253ns  (logic 0.704ns (31.247%)  route 1.549ns (68.753%))
  Logic Levels:           2  (LUT6=2)
  Clock Path Skew:        -0.026ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.833ns = ( 88.163 - 83.330 ) 
    Source Clock Delay      (SCD):    5.131ns
    Clock Pessimism Removal (CPR):    0.271ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    M9                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    M9                   IBUF (Prop_ibuf_I_O)         1.465     1.465 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.966     3.431    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.527 r  clk_IBUF_BUFG_inst/O
                         net (fo=50, routed)          1.604     5.131    clk_IBUF_BUFG
    SLICE_X0Y78          FDRE                                         r  IP_reg_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y78          FDRE (Prop_fdre_C_Q)         0.456     5.587 f  IP_reg_reg[1]/Q
                         net (fo=8, routed)           1.202     6.789    IP_OBUF[1]
    SLICE_X1Y76          LUT6 (Prop_lut6_I0_O)        0.124     6.913 f  running_i_4/O
                         net (fo=1, routed)           0.347     7.260    running_i_4_n_0
    SLICE_X0Y76          LUT6 (Prop_lut6_I5_O)        0.124     7.384 r  running_i_1/O
                         net (fo=1, routed)           0.000     7.384    p_0_in
    SLICE_X0Y76          FDRE                                         r  running_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     83.330    83.330 r  
    M9                                                0.000    83.330 r  clk (IN)
                         net (fo=0)                   0.000    83.330    clk
    M9                   IBUF (Prop_ibuf_I_O)         1.395    84.725 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    86.587    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    86.678 r  clk_IBUF_BUFG_inst/O
                         net (fo=50, routed)          1.486    88.163    clk_IBUF_BUFG
    SLICE_X0Y76          FDRE                                         r  running_reg/C
                         clock pessimism              0.271    88.435    
                         clock uncertainty           -0.035    88.399    
    SLICE_X0Y76          FDRE (Setup_fdre_C_D)        0.031    88.430    running_reg
  -------------------------------------------------------------------
                         required time                         88.430    
                         arrival time                          -7.384    
  -------------------------------------------------------------------
                         slack                                 81.047    

Slack (MET) :             81.379ns  (required time - arrival time)
  Source:                 IP_reg_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@41.660ns period=83.330ns})
  Destination:            IP_reg_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@41.660ns period=83.330ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            83.330ns  (sys_clk_pin rise@83.330ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        1.923ns  (logic 0.704ns (36.603%)  route 1.219ns (63.397%))
  Logic Levels:           2  (LUT4=1 LUT6=1)
  Clock Path Skew:        -0.021ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.834ns = ( 88.164 - 83.330 ) 
    Source Clock Delay      (SCD):    5.127ns
    Clock Pessimism Removal (CPR):    0.271ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    M9                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    M9                   IBUF (Prop_ibuf_I_O)         1.465     1.465 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.966     3.431    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.527 r  clk_IBUF_BUFG_inst/O
                         net (fo=50, routed)          1.600     5.127    clk_IBUF_BUFG
    SLICE_X0Y76          FDRE                                         r  IP_reg_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y76          FDRE (Prop_fdre_C_Q)         0.456     5.583 r  IP_reg_reg[4]/Q
                         net (fo=6, routed)           0.897     6.480    IP_OBUF[4]
    SLICE_X0Y76          LUT6 (Prop_lut6_I0_O)        0.124     6.604 r  running_i_3/O
                         net (fo=3, routed)           0.322     6.926    running_i_3_n_0
    SLICE_X0Y77          LUT4 (Prop_lut4_I3_O)        0.124     7.050 r  IP_reg[5]_i_1/O
                         net (fo=1, routed)           0.000     7.050    p_0_in__0[5]
    SLICE_X0Y77          FDRE                                         r  IP_reg_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     83.330    83.330 r  
    M9                                                0.000    83.330 r  clk (IN)
                         net (fo=0)                   0.000    83.330    clk
    M9                   IBUF (Prop_ibuf_I_O)         1.395    84.725 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    86.587    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    86.678 r  clk_IBUF_BUFG_inst/O
                         net (fo=50, routed)          1.487    88.164    clk_IBUF_BUFG
    SLICE_X0Y77          FDRE                                         r  IP_reg_reg[5]/C
                         clock pessimism              0.271    88.436    
                         clock uncertainty           -0.035    88.400    
    SLICE_X0Y77          FDRE (Setup_fdre_C_D)        0.029    88.429    IP_reg_reg[5]
  -------------------------------------------------------------------
                         required time                         88.429    
                         arrival time                          -7.050    
  -------------------------------------------------------------------
                         slack                                 81.379    

Slack (MET) :             81.384ns  (required time - arrival time)
  Source:                 IP_reg_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@41.660ns period=83.330ns})
  Destination:            IP_reg_reg[6]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@41.660ns period=83.330ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            83.330ns  (sys_clk_pin rise@83.330ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        1.920ns  (logic 0.704ns (36.660%)  route 1.216ns (63.340%))
  Logic Levels:           2  (LUT5=1 LUT6=1)
  Clock Path Skew:        -0.021ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.834ns = ( 88.164 - 83.330 ) 
    Source Clock Delay      (SCD):    5.127ns
    Clock Pessimism Removal (CPR):    0.271ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    M9                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    M9                   IBUF (Prop_ibuf_I_O)         1.465     1.465 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.966     3.431    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.527 r  clk_IBUF_BUFG_inst/O
                         net (fo=50, routed)          1.600     5.127    clk_IBUF_BUFG
    SLICE_X0Y76          FDRE                                         r  IP_reg_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y76          FDRE (Prop_fdre_C_Q)         0.456     5.583 r  IP_reg_reg[4]/Q
                         net (fo=6, routed)           0.897     6.480    IP_OBUF[4]
    SLICE_X0Y76          LUT6 (Prop_lut6_I0_O)        0.124     6.604 r  running_i_3/O
                         net (fo=3, routed)           0.319     6.923    running_i_3_n_0
    SLICE_X0Y77          LUT5 (Prop_lut5_I4_O)        0.124     7.047 r  IP_reg[6]_i_1/O
                         net (fo=1, routed)           0.000     7.047    p_0_in__0[6]
    SLICE_X0Y77          FDRE                                         r  IP_reg_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     83.330    83.330 r  
    M9                                                0.000    83.330 r  clk (IN)
                         net (fo=0)                   0.000    83.330    clk
    M9                   IBUF (Prop_ibuf_I_O)         1.395    84.725 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    86.587    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    86.678 r  clk_IBUF_BUFG_inst/O
                         net (fo=50, routed)          1.487    88.164    clk_IBUF_BUFG
    SLICE_X0Y77          FDRE                                         r  IP_reg_reg[6]/C
                         clock pessimism              0.271    88.436    
                         clock uncertainty           -0.035    88.400    
    SLICE_X0Y77          FDRE (Setup_fdre_C_D)        0.031    88.431    IP_reg_reg[6]
  -------------------------------------------------------------------
                         required time                         88.431    
                         arrival time                          -7.047    
  -------------------------------------------------------------------
                         slack                                 81.384    

Slack (MET) :             81.723ns  (required time - arrival time)
  Source:                 running_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@41.660ns period=83.330ns})
  Destination:            IP_reg_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@41.660ns period=83.330ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            83.330ns  (sys_clk_pin rise@83.330ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        1.581ns  (logic 0.580ns (36.682%)  route 1.001ns (63.318%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        -0.019ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.836ns = ( 88.166 - 83.330 ) 
    Source Clock Delay      (SCD):    5.127ns
    Clock Pessimism Removal (CPR):    0.271ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    M9                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    M9                   IBUF (Prop_ibuf_I_O)         1.465     1.465 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.966     3.431    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.527 r  clk_IBUF_BUFG_inst/O
                         net (fo=50, routed)          1.600     5.127    clk_IBUF_BUFG
    SLICE_X0Y76          FDRE                                         r  running_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y76          FDRE (Prop_fdre_C_Q)         0.456     5.583 r  running_reg/Q
                         net (fo=7, routed)           1.001     6.584    running_OBUF
    SLICE_X0Y78          LUT4 (Prop_lut4_I3_O)        0.124     6.708 r  IP_reg[0]_i_1/O
                         net (fo=1, routed)           0.000     6.708    p_0_in__0[0]
    SLICE_X0Y78          FDRE                                         r  IP_reg_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     83.330    83.330 r  
    M9                                                0.000    83.330 r  clk (IN)
                         net (fo=0)                   0.000    83.330    clk
    M9                   IBUF (Prop_ibuf_I_O)         1.395    84.725 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    86.587    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    86.678 r  clk_IBUF_BUFG_inst/O
                         net (fo=50, routed)          1.489    88.166    clk_IBUF_BUFG
    SLICE_X0Y78          FDRE                                         r  IP_reg_reg[0]/C
                         clock pessimism              0.271    88.438    
                         clock uncertainty           -0.035    88.402    
    SLICE_X0Y78          FDRE (Setup_fdre_C_D)        0.029    88.431    IP_reg_reg[0]
  -------------------------------------------------------------------
                         required time                         88.431    
                         arrival time                          -6.708    
  -------------------------------------------------------------------
                         slack                                 81.723    

Slack (MET) :             81.874ns  (required time - arrival time)
  Source:                 running_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@41.660ns period=83.330ns})
  Destination:            IP_reg_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@41.660ns period=83.330ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            83.330ns  (sys_clk_pin rise@83.330ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        1.431ns  (logic 0.580ns (40.543%)  route 0.851ns (59.457%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        -0.021ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.834ns = ( 88.164 - 83.330 ) 
    Source Clock Delay      (SCD):    5.127ns
    Clock Pessimism Removal (CPR):    0.271ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    M9                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    M9                   IBUF (Prop_ibuf_I_O)         1.465     1.465 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.966     3.431    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.527 r  clk_IBUF_BUFG_inst/O
                         net (fo=50, routed)          1.600     5.127    clk_IBUF_BUFG
    SLICE_X0Y76          FDRE                                         r  running_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y76          FDRE (Prop_fdre_C_Q)         0.456     5.583 r  running_reg/Q
                         net (fo=7, routed)           0.851     6.433    running_OBUF
    SLICE_X0Y77          LUT6 (Prop_lut6_I3_O)        0.124     6.557 r  IP_reg[2]_i_1/O
                         net (fo=1, routed)           0.000     6.557    p_0_in__0[2]
    SLICE_X0Y77          FDRE                                         r  IP_reg_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     83.330    83.330 r  
    M9                                                0.000    83.330 r  clk (IN)
                         net (fo=0)                   0.000    83.330    clk
    M9                   IBUF (Prop_ibuf_I_O)         1.395    84.725 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    86.587    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    86.678 r  clk_IBUF_BUFG_inst/O
                         net (fo=50, routed)          1.487    88.164    clk_IBUF_BUFG
    SLICE_X0Y77          FDRE                                         r  IP_reg_reg[2]/C
                         clock pessimism              0.271    88.436    
                         clock uncertainty           -0.035    88.400    
    SLICE_X0Y77          FDRE (Setup_fdre_C_D)        0.031    88.431    IP_reg_reg[2]
  -------------------------------------------------------------------
                         required time                         88.431    
                         arrival time                          -6.557    
  -------------------------------------------------------------------
                         slack                                 81.874    

Slack (MET) :             81.883ns  (required time - arrival time)
  Source:                 running_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@41.660ns period=83.330ns})
  Destination:            IP_reg_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@41.660ns period=83.330ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            83.330ns  (sys_clk_pin rise@83.330ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        1.423ns  (logic 0.580ns (40.754%)  route 0.843ns (59.246%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        -0.019ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.836ns = ( 88.166 - 83.330 ) 
    Source Clock Delay      (SCD):    5.127ns
    Clock Pessimism Removal (CPR):    0.271ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    M9                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    M9                   IBUF (Prop_ibuf_I_O)         1.465     1.465 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.966     3.431    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.527 r  clk_IBUF_BUFG_inst/O
                         net (fo=50, routed)          1.600     5.127    clk_IBUF_BUFG
    SLICE_X0Y76          FDRE                                         r  running_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y76          FDRE (Prop_fdre_C_Q)         0.456     5.583 r  running_reg/Q
                         net (fo=7, routed)           0.843     6.426    running_OBUF
    SLICE_X0Y78          LUT5 (Prop_lut5_I3_O)        0.124     6.550 r  IP_reg[1]_i_1/O
                         net (fo=1, routed)           0.000     6.550    p_0_in__0[1]
    SLICE_X0Y78          FDRE                                         r  IP_reg_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     83.330    83.330 r  
    M9                                                0.000    83.330 r  clk (IN)
                         net (fo=0)                   0.000    83.330    clk
    M9                   IBUF (Prop_ibuf_I_O)         1.395    84.725 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    86.587    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    86.678 r  clk_IBUF_BUFG_inst/O
                         net (fo=50, routed)          1.489    88.166    clk_IBUF_BUFG
    SLICE_X0Y78          FDRE                                         r  IP_reg_reg[1]/C
                         clock pessimism              0.271    88.438    
                         clock uncertainty           -0.035    88.402    
    SLICE_X0Y78          FDRE (Setup_fdre_C_D)        0.031    88.433    IP_reg_reg[1]
  -------------------------------------------------------------------
                         required time                         88.433    
                         arrival time                          -6.550    
  -------------------------------------------------------------------
                         slack                                 81.883    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.279ns  (arrival time - required time)
  Source:                 IP_reg_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@41.660ns period=83.330ns})
  Destination:            IP_reg_reg[6]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@41.660ns period=83.330ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.371ns  (logic 0.186ns (50.146%)  route 0.185ns (49.854%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.981ns
    Source Clock Delay      (SCD):    1.469ns
    Clock Pessimism Removal (CPR):    0.512ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    M9                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    M9                   IBUF (Prop_ibuf_I_O)         0.233     0.233 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.864    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.890 r  clk_IBUF_BUFG_inst/O
                         net (fo=50, routed)          0.579     1.469    clk_IBUF_BUFG
    SLICE_X0Y77          FDRE                                         r  IP_reg_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y77          FDRE (Prop_fdre_C_Q)         0.141     1.610 r  IP_reg_reg[5]/Q
                         net (fo=6, routed)           0.185     1.795    IP_OBUF[5]
    SLICE_X0Y77          LUT5 (Prop_lut5_I3_O)        0.045     1.840 r  IP_reg[6]_i_1/O
                         net (fo=1, routed)           0.000     1.840    p_0_in__0[6]
    SLICE_X0Y77          FDRE                                         r  IP_reg_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    M9                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    M9                   IBUF (Prop_ibuf_I_O)         0.421     0.421 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.106    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.135 r  clk_IBUF_BUFG_inst/O
                         net (fo=50, routed)          0.846     1.981    clk_IBUF_BUFG
    SLICE_X0Y77          FDRE                                         r  IP_reg_reg[6]/C
                         clock pessimism             -0.512     1.469    
    SLICE_X0Y77          FDRE (Hold_fdre_C_D)         0.092     1.561    IP_reg_reg[6]
  -------------------------------------------------------------------
                         required time                         -1.561    
                         arrival time                           1.840    
  -------------------------------------------------------------------
                         slack                                  0.279    

Slack (MET) :             0.291ns  (arrival time - required time)
  Source:                 IP_reg_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@41.660ns period=83.330ns})
  Destination:            IP_reg_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@41.660ns period=83.330ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.382ns  (logic 0.186ns (48.712%)  route 0.196ns (51.288%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.981ns
    Source Clock Delay      (SCD):    1.469ns
    Clock Pessimism Removal (CPR):    0.512ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    M9                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    M9                   IBUF (Prop_ibuf_I_O)         0.233     0.233 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.864    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.890 r  clk_IBUF_BUFG_inst/O
                         net (fo=50, routed)          0.579     1.469    clk_IBUF_BUFG
    SLICE_X0Y77          FDRE                                         r  IP_reg_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y77          FDRE (Prop_fdre_C_Q)         0.141     1.610 r  IP_reg_reg[5]/Q
                         net (fo=6, routed)           0.196     1.806    IP_OBUF[5]
    SLICE_X0Y77          LUT4 (Prop_lut4_I2_O)        0.045     1.851 r  IP_reg[5]_i_1/O
                         net (fo=1, routed)           0.000     1.851    p_0_in__0[5]
    SLICE_X0Y77          FDRE                                         r  IP_reg_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    M9                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    M9                   IBUF (Prop_ibuf_I_O)         0.421     0.421 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.106    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.135 r  clk_IBUF_BUFG_inst/O
                         net (fo=50, routed)          0.846     1.981    clk_IBUF_BUFG
    SLICE_X0Y77          FDRE                                         r  IP_reg_reg[5]/C
                         clock pessimism             -0.512     1.469    
    SLICE_X0Y77          FDRE (Hold_fdre_C_D)         0.091     1.560    IP_reg_reg[5]
  -------------------------------------------------------------------
                         required time                         -1.560    
                         arrival time                           1.851    
  -------------------------------------------------------------------
                         slack                                  0.291    

Slack (MET) :             0.302ns  (arrival time - required time)
  Source:                 IP_reg_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@41.660ns period=83.330ns})
  Destination:            IP_reg_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@41.660ns period=83.330ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.394ns  (logic 0.186ns (47.189%)  route 0.208ns (52.811%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.979ns
    Source Clock Delay      (SCD):    1.467ns
    Clock Pessimism Removal (CPR):    0.512ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    M9                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    M9                   IBUF (Prop_ibuf_I_O)         0.233     0.233 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.864    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.890 r  clk_IBUF_BUFG_inst/O
                         net (fo=50, routed)          0.577     1.467    clk_IBUF_BUFG
    SLICE_X0Y76          FDRE                                         r  IP_reg_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y76          FDRE (Prop_fdre_C_Q)         0.141     1.608 r  IP_reg_reg[3]/Q
                         net (fo=7, routed)           0.208     1.816    IP_OBUF[3]
    SLICE_X0Y76          LUT5 (Prop_lut5_I4_O)        0.045     1.861 r  IP_reg[4]_i_1/O
                         net (fo=1, routed)           0.000     1.861    p_0_in__0[4]
    SLICE_X0Y76          FDRE                                         r  IP_reg_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    M9                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    M9                   IBUF (Prop_ibuf_I_O)         0.421     0.421 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.106    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.135 r  clk_IBUF_BUFG_inst/O
                         net (fo=50, routed)          0.844     1.979    clk_IBUF_BUFG
    SLICE_X0Y76          FDRE                                         r  IP_reg_reg[4]/C
                         clock pessimism             -0.512     1.467    
    SLICE_X0Y76          FDRE (Hold_fdre_C_D)         0.092     1.559    IP_reg_reg[4]
  -------------------------------------------------------------------
                         required time                         -1.559    
                         arrival time                           1.861    
  -------------------------------------------------------------------
                         slack                                  0.302    

Slack (MET) :             0.305ns  (arrival time - required time)
  Source:                 IP_reg_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@41.660ns period=83.330ns})
  Destination:            IP_reg_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@41.660ns period=83.330ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.396ns  (logic 0.186ns (46.970%)  route 0.210ns (53.030%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.982ns
    Source Clock Delay      (SCD):    1.469ns
    Clock Pessimism Removal (CPR):    0.513ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    M9                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    M9                   IBUF (Prop_ibuf_I_O)         0.233     0.233 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.864    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.890 r  clk_IBUF_BUFG_inst/O
                         net (fo=50, routed)          0.579     1.469    clk_IBUF_BUFG
    SLICE_X0Y78          FDRE                                         r  IP_reg_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y78          FDRE (Prop_fdre_C_Q)         0.141     1.610 r  IP_reg_reg[0]/Q
                         net (fo=9, routed)           0.210     1.820    IP_OBUF[0]
    SLICE_X0Y78          LUT4 (Prop_lut4_I2_O)        0.045     1.865 r  IP_reg[0]_i_1/O
                         net (fo=1, routed)           0.000     1.865    p_0_in__0[0]
    SLICE_X0Y78          FDRE                                         r  IP_reg_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    M9                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    M9                   IBUF (Prop_ibuf_I_O)         0.421     0.421 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.106    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.135 r  clk_IBUF_BUFG_inst/O
                         net (fo=50, routed)          0.847     1.982    clk_IBUF_BUFG
    SLICE_X0Y78          FDRE                                         r  IP_reg_reg[0]/C
                         clock pessimism             -0.513     1.469    
    SLICE_X0Y78          FDRE (Hold_fdre_C_D)         0.091     1.560    IP_reg_reg[0]
  -------------------------------------------------------------------
                         required time                         -1.560    
                         arrival time                           1.865    
  -------------------------------------------------------------------
                         slack                                  0.305    

Slack (MET) :             0.314ns  (arrival time - required time)
  Source:                 IP_reg_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@41.660ns period=83.330ns})
  Destination:            IP_reg_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@41.660ns period=83.330ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.405ns  (logic 0.186ns (45.917%)  route 0.219ns (54.083%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.979ns
    Source Clock Delay      (SCD):    1.467ns
    Clock Pessimism Removal (CPR):    0.512ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    M9                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    M9                   IBUF (Prop_ibuf_I_O)         0.233     0.233 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.864    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.890 r  clk_IBUF_BUFG_inst/O
                         net (fo=50, routed)          0.577     1.467    clk_IBUF_BUFG
    SLICE_X0Y76          FDRE                                         r  IP_reg_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y76          FDRE (Prop_fdre_C_Q)         0.141     1.608 r  IP_reg_reg[3]/Q
                         net (fo=7, routed)           0.219     1.827    IP_OBUF[3]
    SLICE_X0Y76          LUT4 (Prop_lut4_I2_O)        0.045     1.872 r  IP_reg[3]_i_1/O
                         net (fo=1, routed)           0.000     1.872    p_0_in__0[3]
    SLICE_X0Y76          FDRE                                         r  IP_reg_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    M9                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    M9                   IBUF (Prop_ibuf_I_O)         0.421     0.421 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.106    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.135 r  clk_IBUF_BUFG_inst/O
                         net (fo=50, routed)          0.844     1.979    clk_IBUF_BUFG
    SLICE_X0Y76          FDRE                                         r  IP_reg_reg[3]/C
                         clock pessimism             -0.512     1.467    
    SLICE_X0Y76          FDRE (Hold_fdre_C_D)         0.091     1.558    IP_reg_reg[3]
  -------------------------------------------------------------------
                         required time                         -1.558    
                         arrival time                           1.872    
  -------------------------------------------------------------------
                         slack                                  0.314    

Slack (MET) :             0.328ns  (arrival time - required time)
  Source:                 IP_reg_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@41.660ns period=83.330ns})
  Destination:            running_reg/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@41.660ns period=83.330ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.431ns  (logic 0.186ns (43.136%)  route 0.245ns (56.864%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.011ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.979ns
    Source Clock Delay      (SCD):    1.469ns
    Clock Pessimism Removal (CPR):    0.499ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    M9                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    M9                   IBUF (Prop_ibuf_I_O)         0.233     0.233 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.864    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.890 r  clk_IBUF_BUFG_inst/O
                         net (fo=50, routed)          0.579     1.469    clk_IBUF_BUFG
    SLICE_X0Y77          FDRE                                         r  IP_reg_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y77          FDRE (Prop_fdre_C_Q)         0.141     1.610 f  IP_reg_reg[5]/Q
                         net (fo=6, routed)           0.245     1.855    IP_OBUF[5]
    SLICE_X0Y76          LUT6 (Prop_lut6_I2_O)        0.045     1.900 r  running_i_1/O
                         net (fo=1, routed)           0.000     1.900    p_0_in
    SLICE_X0Y76          FDRE                                         r  running_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    M9                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    M9                   IBUF (Prop_ibuf_I_O)         0.421     0.421 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.106    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.135 r  clk_IBUF_BUFG_inst/O
                         net (fo=50, routed)          0.844     1.979    clk_IBUF_BUFG
    SLICE_X0Y76          FDRE                                         r  running_reg/C
                         clock pessimism             -0.499     1.480    
    SLICE_X0Y76          FDRE (Hold_fdre_C_D)         0.092     1.572    running_reg
  -------------------------------------------------------------------
                         required time                         -1.572    
                         arrival time                           1.900    
  -------------------------------------------------------------------
                         slack                                  0.328    

Slack (MET) :             0.330ns  (arrival time - required time)
  Source:                 IP_reg_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@41.660ns period=83.330ns})
  Destination:            IP_reg_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@41.660ns period=83.330ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.435ns  (logic 0.186ns (42.722%)  route 0.249ns (57.278%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.981ns
    Source Clock Delay      (SCD):    1.469ns
    Clock Pessimism Removal (CPR):    0.499ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    M9                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    M9                   IBUF (Prop_ibuf_I_O)         0.233     0.233 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.864    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.890 r  clk_IBUF_BUFG_inst/O
                         net (fo=50, routed)          0.579     1.469    clk_IBUF_BUFG
    SLICE_X0Y78          FDRE                                         r  IP_reg_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y78          FDRE (Prop_fdre_C_Q)         0.141     1.610 r  IP_reg_reg[0]/Q
                         net (fo=9, routed)           0.249     1.859    IP_OBUF[0]
    SLICE_X0Y77          LUT6 (Prop_lut6_I2_O)        0.045     1.904 r  IP_reg[2]_i_1/O
                         net (fo=1, routed)           0.000     1.904    p_0_in__0[2]
    SLICE_X0Y77          FDRE                                         r  IP_reg_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    M9                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    M9                   IBUF (Prop_ibuf_I_O)         0.421     0.421 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.106    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.135 r  clk_IBUF_BUFG_inst/O
                         net (fo=50, routed)          0.846     1.981    clk_IBUF_BUFG
    SLICE_X0Y77          FDRE                                         r  IP_reg_reg[2]/C
                         clock pessimism             -0.499     1.482    
    SLICE_X0Y77          FDRE (Hold_fdre_C_D)         0.092     1.574    IP_reg_reg[2]
  -------------------------------------------------------------------
                         required time                         -1.574    
                         arrival time                           1.904    
  -------------------------------------------------------------------
                         slack                                  0.330    

Slack (MET) :             0.332ns  (arrival time - required time)
  Source:                 IP_reg_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@41.660ns period=83.330ns})
  Destination:            IP_reg_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@41.660ns period=83.330ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.424ns  (logic 0.186ns (43.826%)  route 0.238ns (56.174%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.982ns
    Source Clock Delay      (SCD):    1.469ns
    Clock Pessimism Removal (CPR):    0.513ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    M9                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    M9                   IBUF (Prop_ibuf_I_O)         0.233     0.233 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.864    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.890 r  clk_IBUF_BUFG_inst/O
                         net (fo=50, routed)          0.579     1.469    clk_IBUF_BUFG
    SLICE_X0Y78          FDRE                                         r  IP_reg_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y78          FDRE (Prop_fdre_C_Q)         0.141     1.610 r  IP_reg_reg[0]/Q
                         net (fo=9, routed)           0.238     1.848    IP_OBUF[0]
    SLICE_X0Y78          LUT5 (Prop_lut5_I4_O)        0.045     1.893 r  IP_reg[1]_i_1/O
                         net (fo=1, routed)           0.000     1.893    p_0_in__0[1]
    SLICE_X0Y78          FDRE                                         r  IP_reg_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    M9                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    M9                   IBUF (Prop_ibuf_I_O)         0.421     0.421 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.106    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.135 r  clk_IBUF_BUFG_inst/O
                         net (fo=50, routed)          0.847     1.982    clk_IBUF_BUFG
    SLICE_X0Y78          FDRE                                         r  IP_reg_reg[1]/C
                         clock pessimism             -0.513     1.469    
    SLICE_X0Y78          FDRE (Hold_fdre_C_D)         0.092     1.561    IP_reg_reg[1]
  -------------------------------------------------------------------
                         required time                         -1.561    
                         arrival time                           1.893    
  -------------------------------------------------------------------
                         slack                                  0.332    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         sys_clk_pin
Waveform(ns):       { 0.000 41.660 }
Period(ns):         83.330
Sources:            { clk }

Check Type        Corner  Lib Pin  Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location       Pin
Min Period        n/a     BUFG/I   n/a            2.155         83.330      81.175     BUFGCTRL_X0Y0  clk_IBUF_BUFG_inst/I
Min Period        n/a     FDRE/C   n/a            1.000         83.330      82.330     SLICE_X0Y78    IP_reg_reg[0]/C
Min Period        n/a     FDRE/C   n/a            1.000         83.330      82.330     SLICE_X0Y78    IP_reg_reg[1]/C
Min Period        n/a     FDRE/C   n/a            1.000         83.330      82.330     SLICE_X0Y77    IP_reg_reg[2]/C
Min Period        n/a     FDRE/C   n/a            1.000         83.330      82.330     SLICE_X0Y76    IP_reg_reg[3]/C
Min Period        n/a     FDRE/C   n/a            1.000         83.330      82.330     SLICE_X0Y76    IP_reg_reg[4]/C
Min Period        n/a     FDRE/C   n/a            1.000         83.330      82.330     SLICE_X0Y77    IP_reg_reg[5]/C
Min Period        n/a     FDRE/C   n/a            1.000         83.330      82.330     SLICE_X0Y77    IP_reg_reg[6]/C
Min Period        n/a     FDRE/C   n/a            1.000         83.330      82.330     SLICE_X4Y70    registers_reg[0][0][0]/C
Min Period        n/a     FDRE/C   n/a            1.000         83.330      82.330     SLICE_X4Y68    registers_reg[0][0][1]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         41.670      41.170     SLICE_X0Y78    IP_reg_reg[0]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         41.670      41.170     SLICE_X0Y78    IP_reg_reg[0]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         41.670      41.170     SLICE_X0Y78    IP_reg_reg[1]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         41.670      41.170     SLICE_X0Y78    IP_reg_reg[1]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         41.670      41.170     SLICE_X0Y77    IP_reg_reg[2]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         41.670      41.170     SLICE_X0Y77    IP_reg_reg[2]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         41.670      41.170     SLICE_X0Y76    IP_reg_reg[3]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         41.670      41.170     SLICE_X0Y76    IP_reg_reg[3]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         41.670      41.170     SLICE_X0Y76    IP_reg_reg[4]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         41.670      41.170     SLICE_X0Y76    IP_reg_reg[4]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         41.660      41.160     SLICE_X0Y78    IP_reg_reg[0]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         41.660      41.160     SLICE_X0Y78    IP_reg_reg[0]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         41.660      41.160     SLICE_X0Y78    IP_reg_reg[1]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         41.660      41.160     SLICE_X0Y78    IP_reg_reg[1]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         41.660      41.160     SLICE_X0Y77    IP_reg_reg[2]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         41.660      41.160     SLICE_X0Y77    IP_reg_reg[2]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         41.660      41.160     SLICE_X0Y76    IP_reg_reg[3]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         41.660      41.160     SLICE_X0Y76    IP_reg_reg[3]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         41.660      41.160     SLICE_X0Y76    IP_reg_reg[4]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         41.660      41.160     SLICE_X0Y76    IP_reg_reg[4]/C



--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  
  To Clock:  

Max Delay            84 Endpoints
Min Delay            84 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 Data2_reg[1][0]/G
                            (positive level-sensitive latch)
  Destination:            Data2[1][0]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        8.179ns  (logic 3.228ns (39.469%)  route 4.951ns (60.531%))
  Logic Levels:           2  (LDCE=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y70          LDCE                         0.000     0.000 r  Data2_reg[1][0]/G
    SLICE_X6Y70          LDCE (EnToQ_ldce_G_Q)        0.625     0.625 r  Data2_reg[1][0]/Q
                         net (fo=1, routed)           4.951     5.576    Data2[1]_OBUF[0]
    N3                   OBUF (Prop_obuf_I_O)         2.603     8.179 r  Data2[1][0]_INST_0/O
                         net (fo=0)                   0.000     8.179    Data2[1][0]
    N3                                                                r  Data2[1][0] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 Data2_reg[0][6]/G
                            (positive level-sensitive latch)
  Destination:            Data2[0][6]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        8.152ns  (logic 3.163ns (38.796%)  route 4.989ns (61.204%))
  Logic Levels:           2  (LDCE=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y72          LDCE                         0.000     0.000 r  Data2_reg[0][6]/G
    SLICE_X4Y72          LDCE (EnToQ_ldce_G_Q)        0.559     0.559 r  Data2_reg[0][6]/Q
                         net (fo=1, routed)           4.989     5.548    Data2[0]_OBUF[6]
    P1                   OBUF (Prop_obuf_I_O)         2.604     8.152 r  Data2[0][6]_INST_0/O
                         net (fo=0)                   0.000     8.152    Data2[0][6]
    P1                                                                r  Data2[0][6] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 Data2_reg[0][1]/G
                            (positive level-sensitive latch)
  Destination:            Data2[0][1]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        8.143ns  (logic 3.159ns (38.793%)  route 4.984ns (61.207%))
  Logic Levels:           2  (LDCE=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y67          LDCE                         0.000     0.000 r  Data2_reg[0][1]/G
    SLICE_X4Y67          LDCE (EnToQ_ldce_G_Q)        0.559     0.559 r  Data2_reg[0][1]/Q
                         net (fo=1, routed)           4.984     5.543    Data2[0]_OBUF[1]
    P2                   OBUF (Prop_obuf_I_O)         2.600     8.143 r  Data2[0][1]_INST_0/O
                         net (fo=0)                   0.000     8.143    Data2[0][1]
    P2                                                                r  Data2[0][1] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 Data2_reg[0][0]/G
                            (positive level-sensitive latch)
  Destination:            Data2[0][0]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        8.126ns  (logic 3.204ns (39.436%)  route 4.921ns (60.564%))
  Logic Levels:           2  (LDCE=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y70          LDCE                         0.000     0.000 r  Data2_reg[0][0]/G
    SLICE_X8Y70          LDCE (EnToQ_ldce_G_Q)        0.625     0.625 r  Data2_reg[0][0]/Q
                         net (fo=1, routed)           4.921     5.546    Data2[0]_OBUF[0]
    N4                   OBUF (Prop_obuf_I_O)         2.579     8.126 r  Data2[0][0]_INST_0/O
                         net (fo=0)                   0.000     8.126    Data2[0][0]
    N4                                                                r  Data2[0][0] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 Data2_reg[0][4]/G
                            (positive level-sensitive latch)
  Destination:            Data2[0][4]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        8.114ns  (logic 3.156ns (38.893%)  route 4.958ns (61.107%))
  Logic Levels:           2  (LDCE=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y67          LDCE                         0.000     0.000 r  Data2_reg[0][4]/G
    SLICE_X5Y67          LDCE (EnToQ_ldce_G_Q)        0.559     0.559 r  Data2_reg[0][4]/Q
                         net (fo=1, routed)           4.958     5.517    Data2[0]_OBUF[4]
    R4                   OBUF (Prop_obuf_I_O)         2.597     8.114 r  Data2[0][4]_INST_0/O
                         net (fo=0)                   0.000     8.114    Data2[0][4]
    R4                                                                r  Data2[0][4] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 Data2_reg[0][2]/G
                            (positive level-sensitive latch)
  Destination:            Data2[0][2]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        8.112ns  (logic 3.160ns (38.954%)  route 4.952ns (61.046%))
  Logic Levels:           2  (LDCE=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y67          LDCE                         0.000     0.000 r  Data2_reg[0][2]/G
    SLICE_X4Y67          LDCE (EnToQ_ldce_G_Q)        0.559     0.559 r  Data2_reg[0][2]/Q
                         net (fo=1, routed)           4.952     5.511    Data2[0]_OBUF[2]
    R2                   OBUF (Prop_obuf_I_O)         2.601     8.112 r  Data2[0][2]_INST_0/O
                         net (fo=0)                   0.000     8.112    Data2[0][2]
    R2                                                                r  Data2[0][2] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 Data2_reg[0][3]/G
                            (positive level-sensitive latch)
  Destination:            Data2[0][3]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        8.011ns  (logic 3.156ns (39.398%)  route 4.855ns (60.602%))
  Logic Levels:           2  (LDCE=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y67          LDCE                         0.000     0.000 r  Data2_reg[0][3]/G
    SLICE_X4Y67          LDCE (EnToQ_ldce_G_Q)        0.559     0.559 r  Data2_reg[0][3]/Q
                         net (fo=1, routed)           4.855     5.414    Data2[0]_OBUF[3]
    R3                   OBUF (Prop_obuf_I_O)         2.597     8.011 r  Data2[0][3]_INST_0/O
                         net (fo=0)                   0.000     8.011    Data2[0][3]
    R3                                                                r  Data2[0][3] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 Data2_reg[0][5]/G
                            (positive level-sensitive latch)
  Destination:            Data2[0][5]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        7.981ns  (logic 3.158ns (39.570%)  route 4.823ns (60.430%))
  Logic Levels:           2  (LDCE=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y69          LDCE                         0.000     0.000 r  Data2_reg[0][5]/G
    SLICE_X4Y69          LDCE (EnToQ_ldce_G_Q)        0.559     0.559 r  Data2_reg[0][5]/Q
                         net (fo=1, routed)           4.823     5.382    Data2[0]_OBUF[5]
    N1                   OBUF (Prop_obuf_I_O)         2.599     7.981 r  Data2[0][5]_INST_0/O
                         net (fo=0)                   0.000     7.981    Data2[0][5]
    N1                                                                r  Data2[0][5] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 Data2_reg[1][4]/G
                            (positive level-sensitive latch)
  Destination:            Data2[1][4]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        7.972ns  (logic 3.232ns (40.548%)  route 4.739ns (59.452%))
  Logic Levels:           2  (LDCE=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y68          LDCE                         0.000     0.000 r  Data2_reg[1][4]/G
    SLICE_X6Y68          LDCE (EnToQ_ldce_G_Q)        0.625     0.625 r  Data2_reg[1][4]/Q
                         net (fo=1, routed)           4.739     5.364    Data2[1]_OBUF[4]
    M3                   OBUF (Prop_obuf_I_O)         2.607     7.972 r  Data2[1][4]_INST_0/O
                         net (fo=0)                   0.000     7.972    Data2[1][4]
    M3                                                                r  Data2[1][4] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 Data2_reg[2][0]/G
                            (positive level-sensitive latch)
  Destination:            Data2[2][0]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        7.957ns  (logic 3.163ns (39.751%)  route 4.794ns (60.249%))
  Logic Levels:           2  (LDCE=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y67          LDCE                         0.000     0.000 r  Data2_reg[2][0]/G
    SLICE_X4Y67          LDCE (EnToQ_ldce_G_Q)        0.559     0.559 r  Data2_reg[2][0]/Q
                         net (fo=1, routed)           4.794     5.353    Data2[2]_OBUF[0]
    M1                   OBUF (Prop_obuf_I_O)         2.604     7.957 r  Data2[2][0]_INST_0/O
                         net (fo=0)                   0.000     7.957    Data2[2][0]
    M1                                                                r  Data2[2][0] (OUT)
  -------------------------------------------------------------------    -------------------





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 read1[0]
                            (input port)
  Destination:            Data1_reg[2][6]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.076ns  (logic 0.252ns (23.409%)  route 0.824ns (76.591%))
  Logic Levels:           2  (IBUF=1 LUT5=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    D9                                                0.000     0.000 r  read1[0] (IN)
                         net (fo=0)                   0.000     0.000    read1[0]
    D9                   IBUF (Prop_ibuf_I_O)         0.207     0.207 r  read1_IBUF[0]_inst/O
                         net (fo=22, routed)          0.667     0.873    read1_IBUF[0]
    SLICE_X2Y70          LUT5 (Prop_lut5_I3_O)        0.045     0.918 r  Data1_reg[2][6]_i_1/O
                         net (fo=1, routed)           0.157     1.076    Data1_reg[2][6]_i_1_n_0
    SLICE_X0Y70          LDCE                                         r  Data1_reg[2][6]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 read1[0]
                            (input port)
  Destination:            Data1_reg[2][2]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.078ns  (logic 0.252ns (23.348%)  route 0.827ns (76.652%))
  Logic Levels:           2  (IBUF=1 LUT5=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    D9                                                0.000     0.000 r  read1[0] (IN)
                         net (fo=0)                   0.000     0.000    read1[0]
    D9                   IBUF (Prop_ibuf_I_O)         0.207     0.207 r  read1_IBUF[0]_inst/O
                         net (fo=22, routed)          0.671     0.877    read1_IBUF[0]
    SLICE_X2Y70          LUT5 (Prop_lut5_I3_O)        0.045     0.922 r  Data1_reg[2][2]_i_1/O
                         net (fo=1, routed)           0.156     1.078    Data1_reg[2][2]_i_1_n_0
    SLICE_X1Y68          LDCE                                         r  Data1_reg[2][2]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 read1[1]
                            (input port)
  Destination:            Data1_reg[2][4]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.142ns  (logic 0.239ns (20.890%)  route 0.903ns (79.110%))
  Logic Levels:           2  (IBUF=1 LUT5=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    A9                                                0.000     0.000 r  read1[1] (IN)
                         net (fo=0)                   0.000     0.000    read1[1]
    A9                   IBUF (Prop_ibuf_I_O)         0.194     0.194 r  read1_IBUF[1]_inst/O
                         net (fo=22, routed)          0.731     0.925    read1_IBUF[1]
    SLICE_X0Y73          LUT5 (Prop_lut5_I1_O)        0.045     0.970 r  Data1_reg[2][4]_i_1/O
                         net (fo=1, routed)           0.172     1.142    Data1_reg[2][4]_i_1_n_0
    SLICE_X0Y70          LDCE                                         r  Data1_reg[2][4]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 read2[0]
                            (input port)
  Destination:            Data2_reg[0][6]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.156ns  (logic 0.238ns (20.552%)  route 0.919ns (79.448%))
  Logic Levels:           2  (IBUF=1 LUT4=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    A8                                                0.000     0.000 r  read2[0] (IN)
                         net (fo=0)                   0.000     0.000    read2[0]
    A8                   IBUF (Prop_ibuf_I_O)         0.193     0.193 r  read2_IBUF[0]_inst/O
                         net (fo=22, routed)          0.801     0.993    read2_IBUF[0]
    SLICE_X4Y72          LUT4 (Prop_lut4_I1_O)        0.045     1.038 r  Data2_reg[0][6]_i_1/O
                         net (fo=1, routed)           0.118     1.156    Data2_reg[0][6]_i_1_n_0
    SLICE_X4Y72          LDCE                                         r  Data2_reg[0][6]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 read2[0]
                            (input port)
  Destination:            Data2_reg[2][5]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.159ns  (logic 0.238ns (20.507%)  route 0.921ns (79.493%))
  Logic Levels:           2  (IBUF=1 LUT5=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    A8                                                0.000     0.000 r  read2[0] (IN)
                         net (fo=0)                   0.000     0.000    read2[0]
    A8                   IBUF (Prop_ibuf_I_O)         0.193     0.193 r  read2_IBUF[0]_inst/O
                         net (fo=22, routed)          0.808     1.001    read2_IBUF[0]
    SLICE_X2Y73          LUT5 (Prop_lut5_I3_O)        0.045     1.046 r  Data2_reg[2][5]_i_1/O
                         net (fo=1, routed)           0.113     1.159    Data2_reg[2][5]_i_1_n_0
    SLICE_X4Y72          LDCE                                         r  Data2_reg[2][5]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 read1[0]
                            (input port)
  Destination:            Data1_reg[1][6]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.179ns  (logic 0.252ns (21.354%)  route 0.927ns (78.646%))
  Logic Levels:           2  (IBUF=1 LUT4=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    D9                                                0.000     0.000 r  read1[0] (IN)
                         net (fo=0)                   0.000     0.000    read1[0]
    D9                   IBUF (Prop_ibuf_I_O)         0.207     0.207 r  read1_IBUF[0]_inst/O
                         net (fo=22, routed)          0.709     0.915    read1_IBUF[0]
    SLICE_X4Y70          LUT4 (Prop_lut4_I1_O)        0.045     0.960 r  Data1_reg[1][6]_i_1/O
                         net (fo=1, routed)           0.219     1.179    Data1_reg[1][6]_i_1_n_0
    SLICE_X1Y68          LDCE                                         r  Data1_reg[1][6]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 read2[0]
                            (input port)
  Destination:            Data2_reg[0][5]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.180ns  (logic 0.238ns (20.143%)  route 0.942ns (79.857%))
  Logic Levels:           2  (IBUF=1 LUT4=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    A8                                                0.000     0.000 r  read2[0] (IN)
                         net (fo=0)                   0.000     0.000    read2[0]
    A8                   IBUF (Prop_ibuf_I_O)         0.193     0.193 r  read2_IBUF[0]_inst/O
                         net (fo=22, routed)          0.708     0.901    read2_IBUF[0]
    SLICE_X4Y72          LUT4 (Prop_lut4_I1_O)        0.045     0.946 r  Data2_reg[0][5]_i_1/O
                         net (fo=1, routed)           0.234     1.180    Data2_reg[0][5]_i_1_n_0
    SLICE_X4Y69          LDCE                                         r  Data2_reg[0][5]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 read2[1]
                            (input port)
  Destination:            Data2_reg[2][6]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.193ns  (logic 0.280ns (23.486%)  route 0.913ns (76.514%))
  Logic Levels:           2  (IBUF=1 LUT5=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    A6                                                0.000     0.000 r  read2[1] (IN)
                         net (fo=0)                   0.000     0.000    read2[1]
    A6                   IBUF (Prop_ibuf_I_O)         0.232     0.232 r  read2_IBUF[1]_inst/O
                         net (fo=22, routed)          0.731     0.963    read2_IBUF[1]
    SLICE_X4Y70          LUT5 (Prop_lut5_I1_O)        0.048     1.011 r  Data2_reg[2][6]_i_1/O
                         net (fo=1, routed)           0.182     1.193    Data2_reg[2][6]_i_1_n_0
    SLICE_X4Y69          LDCE                                         r  Data2_reg[2][6]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 read2[1]
                            (input port)
  Destination:            Data2_reg[2][2]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.201ns  (logic 0.277ns (23.093%)  route 0.923ns (76.907%))
  Logic Levels:           2  (IBUF=1 LUT5=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    A6                                                0.000     0.000 r  read2[1] (IN)
                         net (fo=0)                   0.000     0.000    read2[1]
    A6                   IBUF (Prop_ibuf_I_O)         0.232     0.232 r  read2_IBUF[1]_inst/O
                         net (fo=22, routed)          0.749     0.981    read2_IBUF[1]
    SLICE_X2Y70          LUT5 (Prop_lut5_I1_O)        0.045     1.026 r  Data2_reg[2][2]_i_1/O
                         net (fo=1, routed)           0.174     1.201    Data2_reg[2][2]_i_1_n_0
    SLICE_X4Y69          LDCE                                         r  Data2_reg[2][2]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 read2[1]
                            (input port)
  Destination:            Data2_reg[2][1]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.202ns  (logic 0.277ns (23.058%)  route 0.925ns (76.942%))
  Logic Levels:           2  (IBUF=1 LUT5=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    A6                                                0.000     0.000 r  read2[1] (IN)
                         net (fo=0)                   0.000     0.000    read2[1]
    A6                   IBUF (Prop_ibuf_I_O)         0.232     0.232 r  read2_IBUF[1]_inst/O
                         net (fo=22, routed)          0.751     0.983    read2_IBUF[1]
    SLICE_X2Y70          LUT5 (Prop_lut5_I1_O)        0.045     1.028 r  Data2_reg[2][1]_i_1/O
                         net (fo=1, routed)           0.174     1.202    Data2_reg[2][1]_i_1_n_0
    SLICE_X4Y69          LDCE                                         r  Data2_reg[2][1]/D
  -------------------------------------------------------------------    -------------------





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  sys_clk_pin
  To Clock:  

Max Delay            50 Endpoints
Min Delay            50 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 running_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@41.660ns period=83.330ns})
  Destination:            running
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        5.138ns  (logic 3.108ns (60.480%)  route 2.031ns (39.520%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    M9                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    M9                   IBUF (Prop_ibuf_I_O)         1.465     1.465 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.966     3.431    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.527 r  clk_IBUF_BUFG_inst/O
                         net (fo=50, routed)          1.600     5.127    clk_IBUF_BUFG
    SLICE_X0Y76          FDRE                                         r  running_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y76          FDRE (Prop_fdre_C_Q)         0.456     5.583 r  running_reg/Q
                         net (fo=7, routed)           2.031     7.613    running_OBUF
    A11                  OBUF (Prop_obuf_I_O)         2.652    10.265 r  running_OBUF_inst/O
                         net (fo=0)                   0.000    10.265    running
    A11                                                               r  running (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 IP_reg_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@41.660ns period=83.330ns})
  Destination:            IP[3]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        5.135ns  (logic 3.068ns (59.755%)  route 2.067ns (40.245%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    M9                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    M9                   IBUF (Prop_ibuf_I_O)         1.465     1.465 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.966     3.431    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.527 r  clk_IBUF_BUFG_inst/O
                         net (fo=50, routed)          1.600     5.127    clk_IBUF_BUFG
    SLICE_X0Y76          FDRE                                         r  IP_reg_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y76          FDRE (Prop_fdre_C_Q)         0.456     5.583 r  IP_reg_reg[3]/Q
                         net (fo=7, routed)           2.067     7.649    IP_OBUF[3]
    B13                  OBUF (Prop_obuf_I_O)         2.612    10.262 r  IP_OBUF[3]_inst/O
                         net (fo=0)                   0.000    10.262    IP[3]
    B13                                                               r  IP[3] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 IP_reg_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@41.660ns period=83.330ns})
  Destination:            IP[0]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        5.028ns  (logic 3.077ns (61.193%)  route 1.951ns (38.807%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    M9                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    M9                   IBUF (Prop_ibuf_I_O)         1.465     1.465 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.966     3.431    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.527 r  clk_IBUF_BUFG_inst/O
                         net (fo=50, routed)          1.604     5.131    clk_IBUF_BUFG
    SLICE_X0Y78          FDRE                                         r  IP_reg_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y78          FDRE (Prop_fdre_C_Q)         0.456     5.587 r  IP_reg_reg[0]/Q
                         net (fo=9, routed)           1.951     7.538    IP_OBUF[0]
    B15                  OBUF (Prop_obuf_I_O)         2.621    10.159 r  IP_OBUF[0]_inst/O
                         net (fo=0)                   0.000    10.159    IP[0]
    B15                                                               r  IP[0] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 IP_reg_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@41.660ns period=83.330ns})
  Destination:            IP[5]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        5.003ns  (logic 3.097ns (61.914%)  route 1.905ns (38.086%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    M9                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    M9                   IBUF (Prop_ibuf_I_O)         1.465     1.465 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.966     3.431    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.527 r  clk_IBUF_BUFG_inst/O
                         net (fo=50, routed)          1.601     5.128    clk_IBUF_BUFG
    SLICE_X0Y77          FDRE                                         r  IP_reg_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y77          FDRE (Prop_fdre_C_Q)         0.456     5.584 r  IP_reg_reg[5]/Q
                         net (fo=6, routed)           1.905     7.489    IP_OBUF[5]
    A13                  OBUF (Prop_obuf_I_O)         2.641    10.130 r  IP_OBUF[5]_inst/O
                         net (fo=0)                   0.000    10.130    IP[5]
    A13                                                               r  IP[5] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 IP_reg_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@41.660ns period=83.330ns})
  Destination:            IP[1]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        4.863ns  (logic 3.075ns (63.218%)  route 1.789ns (36.782%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    M9                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    M9                   IBUF (Prop_ibuf_I_O)         1.465     1.465 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.966     3.431    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.527 r  clk_IBUF_BUFG_inst/O
                         net (fo=50, routed)          1.604     5.131    clk_IBUF_BUFG
    SLICE_X0Y78          FDRE                                         r  IP_reg_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y78          FDRE (Prop_fdre_C_Q)         0.456     5.587 r  IP_reg_reg[1]/Q
                         net (fo=8, routed)           1.789     7.375    IP_OBUF[1]
    C15                  OBUF (Prop_obuf_I_O)         2.619     9.994 r  IP_OBUF[1]_inst/O
                         net (fo=0)                   0.000     9.994    IP[1]
    C15                                                               r  IP[1] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 IP_reg_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@41.660ns period=83.330ns})
  Destination:            IP[2]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        4.852ns  (logic 3.072ns (63.308%)  route 1.780ns (36.692%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    M9                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    M9                   IBUF (Prop_ibuf_I_O)         1.465     1.465 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.966     3.431    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.527 r  clk_IBUF_BUFG_inst/O
                         net (fo=50, routed)          1.601     5.128    clk_IBUF_BUFG
    SLICE_X0Y77          FDRE                                         r  IP_reg_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y77          FDRE (Prop_fdre_C_Q)         0.456     5.584 r  IP_reg_reg[2]/Q
                         net (fo=7, routed)           1.780     7.364    IP_OBUF[2]
    B14                  OBUF (Prop_obuf_I_O)         2.616     9.980 r  IP_OBUF[2]_inst/O
                         net (fo=0)                   0.000     9.980    IP[2]
    B14                                                               r  IP[2] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 IP_reg_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@41.660ns period=83.330ns})
  Destination:            IP[6]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        4.830ns  (logic 3.104ns (64.267%)  route 1.726ns (35.733%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    M9                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    M9                   IBUF (Prop_ibuf_I_O)         1.465     1.465 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.966     3.431    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.527 r  clk_IBUF_BUFG_inst/O
                         net (fo=50, routed)          1.601     5.128    clk_IBUF_BUFG
    SLICE_X0Y77          FDRE                                         r  IP_reg_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y77          FDRE (Prop_fdre_C_Q)         0.456     5.584 r  IP_reg_reg[6]/Q
                         net (fo=5, routed)           1.726     7.310    IP_OBUF[6]
    A12                  OBUF (Prop_obuf_I_O)         2.648     9.958 r  IP_OBUF[6]_inst/O
                         net (fo=0)                   0.000     9.958    IP[6]
    A12                                                               r  IP[6] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 IP_reg_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@41.660ns period=83.330ns})
  Destination:            IP[4]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        4.820ns  (logic 3.094ns (64.184%)  route 1.726ns (35.816%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    M9                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    M9                   IBUF (Prop_ibuf_I_O)         1.465     1.465 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.966     3.431    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.527 r  clk_IBUF_BUFG_inst/O
                         net (fo=50, routed)          1.600     5.127    clk_IBUF_BUFG
    SLICE_X0Y76          FDRE                                         r  IP_reg_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y76          FDRE (Prop_fdre_C_Q)         0.456     5.583 r  IP_reg_reg[4]/Q
                         net (fo=6, routed)           1.726     7.309    IP_OBUF[4]
    A14                  OBUF (Prop_obuf_I_O)         2.638     9.947 r  IP_OBUF[4]_inst/O
                         net (fo=0)                   0.000     9.947    IP[4]
    A14                                                               r  IP[4] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 IP_reg_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@41.660ns period=83.330ns})
  Destination:            Data2_reg[2][1]/D
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        2.763ns  (logic 0.580ns (20.991%)  route 2.183ns (79.009%))
  Logic Levels:           1  (LUT5=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    M9                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    M9                   IBUF (Prop_ibuf_I_O)         1.465     1.465 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.966     3.431    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.527 r  clk_IBUF_BUFG_inst/O
                         net (fo=50, routed)          1.604     5.131    clk_IBUF_BUFG
    SLICE_X0Y78          FDRE                                         r  IP_reg_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y78          FDRE (Prop_fdre_C_Q)         0.456     5.587 r  IP_reg_reg[1]/Q
                         net (fo=8, routed)           1.642     7.229    IP_OBUF[1]
    SLICE_X2Y70          LUT5 (Prop_lut5_I0_O)        0.124     7.353 r  Data2_reg[2][1]_i_1/O
                         net (fo=1, routed)           0.541     7.894    Data2_reg[2][1]_i_1_n_0
    SLICE_X4Y69          LDCE                                         r  Data2_reg[2][1]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 IP_reg_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@41.660ns period=83.330ns})
  Destination:            Data2_reg[2][4]/D
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        2.575ns  (logic 0.580ns (22.523%)  route 1.995ns (77.477%))
  Logic Levels:           1  (LUT5=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    M9                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    M9                   IBUF (Prop_ibuf_I_O)         1.465     1.465 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.966     3.431    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.527 r  clk_IBUF_BUFG_inst/O
                         net (fo=50, routed)          1.600     5.127    clk_IBUF_BUFG
    SLICE_X0Y76          FDRE                                         r  IP_reg_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y76          FDRE (Prop_fdre_C_Q)         0.456     5.583 r  IP_reg_reg[4]/Q
                         net (fo=6, routed)           1.164     6.747    IP_OBUF[4]
    SLICE_X0Y73          LUT5 (Prop_lut5_I0_O)        0.124     6.871 r  Data2_reg[2][4]_i_1/O
                         net (fo=1, routed)           0.831     7.702    Data2_reg[2][4]_i_1_n_0
    SLICE_X5Y67          LDCE                                         r  Data2_reg[2][4]/D
  -------------------------------------------------------------------    -------------------





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 registers_reg[0][1][2]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@41.660ns period=83.330ns})
  Destination:            Data2_reg[1][2]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.349ns  (logic 0.186ns (53.256%)  route 0.163ns (46.744%))
  Logic Levels:           1  (LUT4=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    M9                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    M9                   IBUF (Prop_ibuf_I_O)         0.233     0.233 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.864    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.890 r  clk_IBUF_BUFG_inst/O
                         net (fo=50, routed)          0.579     1.469    clk_IBUF_BUFG
    SLICE_X4Y70          FDRE                                         r  registers_reg[0][1][2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y70          FDRE (Prop_fdre_C_Q)         0.141     1.610 r  registers_reg[0][1][2]/Q
                         net (fo=2, routed)           0.062     1.672    registers_reg_n_0_[0][1][2]
    SLICE_X5Y70          LUT4 (Prop_lut4_I0_O)        0.045     1.717 r  Data2_reg[1][2]_i_1/O
                         net (fo=1, routed)           0.101     1.818    Data2_reg[1][2]_i_1_n_0
    SLICE_X6Y70          LDCE                                         r  Data2_reg[1][2]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 registers_reg[1][0][6]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@41.660ns period=83.330ns})
  Destination:            Data2_reg[0][6]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.374ns  (logic 0.186ns (49.695%)  route 0.188ns (50.305%))
  Logic Levels:           1  (LUT4=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    M9                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    M9                   IBUF (Prop_ibuf_I_O)         0.233     0.233 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.864    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.890 r  clk_IBUF_BUFG_inst/O
                         net (fo=50, routed)          0.578     1.468    clk_IBUF_BUFG
    SLICE_X5Y72          FDRE                                         r  registers_reg[1][0][6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y72          FDRE (Prop_fdre_C_Q)         0.141     1.609 r  registers_reg[1][0][6]/Q
                         net (fo=2, routed)           0.071     1.679    registers_reg_n_0_[1][0][6]
    SLICE_X4Y72          LUT4 (Prop_lut4_I2_O)        0.045     1.724 r  Data2_reg[0][6]_i_1/O
                         net (fo=1, routed)           0.118     1.842    Data2_reg[0][6]_i_1_n_0
    SLICE_X4Y72          LDCE                                         r  Data2_reg[0][6]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 registers_reg[1][2][5]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@41.660ns period=83.330ns})
  Destination:            Data2_reg[2][5]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.401ns  (logic 0.186ns (46.383%)  route 0.215ns (53.617%))
  Logic Levels:           1  (LUT5=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    M9                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    M9                   IBUF (Prop_ibuf_I_O)         0.233     0.233 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.864    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.890 r  clk_IBUF_BUFG_inst/O
                         net (fo=50, routed)          0.577     1.467    clk_IBUF_BUFG
    SLICE_X3Y73          FDRE                                         r  registers_reg[1][2][5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y73          FDRE (Prop_fdre_C_Q)         0.141     1.608 r  registers_reg[1][2][5]/Q
                         net (fo=2, routed)           0.102     1.710    registers_reg[1][2][5]
    SLICE_X2Y73          LUT5 (Prop_lut5_I2_O)        0.045     1.755 r  Data2_reg[2][5]_i_1/O
                         net (fo=1, routed)           0.113     1.868    Data2_reg[2][5]_i_1_n_0
    SLICE_X4Y72          LDCE                                         r  Data2_reg[2][5]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 registers_reg[1][0][4]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@41.660ns period=83.330ns})
  Destination:            Data2_reg[0][4]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.399ns  (logic 0.186ns (46.668%)  route 0.213ns (53.332%))
  Logic Levels:           1  (LUT4=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    M9                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    M9                   IBUF (Prop_ibuf_I_O)         0.233     0.233 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.864    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.890 r  clk_IBUF_BUFG_inst/O
                         net (fo=50, routed)          0.581     1.471    clk_IBUF_BUFG
    SLICE_X5Y68          FDRE                                         r  registers_reg[1][0][4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y68          FDRE (Prop_fdre_C_Q)         0.141     1.612 r  registers_reg[1][0][4]/Q
                         net (fo=2, routed)           0.070     1.682    registers_reg_n_0_[1][0][4]
    SLICE_X4Y68          LUT4 (Prop_lut4_I2_O)        0.045     1.727 r  Data2_reg[0][4]_i_1/O
                         net (fo=1, routed)           0.143     1.869    Data2_reg[0][4]_i_1_n_0
    SLICE_X5Y67          LDCE                                         r  Data2_reg[0][4]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 registers_reg[1][1][5]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@41.660ns period=83.330ns})
  Destination:            Data2_reg[1][5]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.407ns  (logic 0.186ns (45.705%)  route 0.221ns (54.295%))
  Logic Levels:           1  (LUT4=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    M9                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    M9                   IBUF (Prop_ibuf_I_O)         0.233     0.233 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.864    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.890 r  clk_IBUF_BUFG_inst/O
                         net (fo=50, routed)          0.582     1.472    clk_IBUF_BUFG
    SLICE_X3Y68          FDRE                                         r  registers_reg[1][1][5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y68          FDRE (Prop_fdre_C_Q)         0.141     1.613 r  registers_reg[1][1][5]/Q
                         net (fo=2, routed)           0.063     1.676    registers_reg_n_0_[1][1][5]
    SLICE_X2Y68          LUT4 (Prop_lut4_I2_O)        0.045     1.721 r  Data2_reg[1][5]_i_1/O
                         net (fo=1, routed)           0.158     1.879    Data2_reg[1][5]_i_1_n_0
    SLICE_X6Y68          LDCE                                         r  Data2_reg[1][5]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 registers_reg[1][1][1]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@41.660ns period=83.330ns})
  Destination:            Data1_reg[1][1]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.440ns  (logic 0.186ns (42.235%)  route 0.254ns (57.765%))
  Logic Levels:           1  (LUT4=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    M9                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    M9                   IBUF (Prop_ibuf_I_O)         0.233     0.233 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.864    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.890 r  clk_IBUF_BUFG_inst/O
                         net (fo=50, routed)          0.582     1.472    clk_IBUF_BUFG
    SLICE_X3Y68          FDRE                                         r  registers_reg[1][1][1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y68          FDRE (Prop_fdre_C_Q)         0.141     1.613 r  registers_reg[1][1][1]/Q
                         net (fo=2, routed)           0.098     1.711    registers_reg_n_0_[1][1][1]
    SLICE_X2Y68          LUT4 (Prop_lut4_I2_O)        0.045     1.756 r  Data1_reg[1][1]_i_1/O
                         net (fo=1, routed)           0.156     1.912    Data1_reg[1][1]_i_1_n_0
    SLICE_X0Y67          LDCE                                         r  Data1_reg[1][1]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 registers_reg[1][0][5]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@41.660ns period=83.330ns})
  Destination:            Data1_reg[0][5]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.451ns  (logic 0.186ns (41.208%)  route 0.265ns (58.792%))
  Logic Levels:           1  (LUT4=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    M9                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    M9                   IBUF (Prop_ibuf_I_O)         0.233     0.233 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.864    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.890 r  clk_IBUF_BUFG_inst/O
                         net (fo=50, routed)          0.578     1.468    clk_IBUF_BUFG
    SLICE_X5Y72          FDRE                                         r  registers_reg[1][0][5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y72          FDRE (Prop_fdre_C_Q)         0.141     1.609 r  registers_reg[1][0][5]/Q
                         net (fo=2, routed)           0.108     1.717    registers_reg_n_0_[1][0][5]
    SLICE_X4Y72          LUT4 (Prop_lut4_I2_O)        0.045     1.762 r  Data1_reg[0][5]_i_1/O
                         net (fo=1, routed)           0.157     1.919    Data1_reg[0][5]_i_1_n_0
    SLICE_X1Y70          LDCE                                         r  Data1_reg[0][5]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 registers_reg[1][0][2]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@41.660ns period=83.330ns})
  Destination:            Data1_reg[0][2]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.460ns  (logic 0.186ns (40.472%)  route 0.274ns (59.528%))
  Logic Levels:           1  (LUT4=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    M9                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    M9                   IBUF (Prop_ibuf_I_O)         0.233     0.233 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.864    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.890 r  clk_IBUF_BUFG_inst/O
                         net (fo=50, routed)          0.580     1.470    clk_IBUF_BUFG
    SLICE_X5Y69          FDRE                                         r  registers_reg[1][0][2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y69          FDRE (Prop_fdre_C_Q)         0.141     1.611 r  registers_reg[1][0][2]/Q
                         net (fo=2, routed)           0.109     1.720    registers_reg_n_0_[1][0][2]
    SLICE_X4Y69          LUT4 (Prop_lut4_I2_O)        0.045     1.765 r  Data1_reg[0][2]_i_1/O
                         net (fo=1, routed)           0.165     1.929    Data1_reg[0][2]_i_1_n_0
    SLICE_X0Y68          LDCE                                         r  Data1_reg[0][2]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 registers_reg[1][0][0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@41.660ns period=83.330ns})
  Destination:            Data1_reg[0][0]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.461ns  (logic 0.186ns (40.349%)  route 0.275ns (59.651%))
  Logic Levels:           1  (LUT4=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    M9                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    M9                   IBUF (Prop_ibuf_I_O)         0.233     0.233 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.864    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.890 r  clk_IBUF_BUFG_inst/O
                         net (fo=50, routed)          0.579     1.469    clk_IBUF_BUFG
    SLICE_X5Y70          FDRE                                         r  registers_reg[1][0][0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y70          FDRE (Prop_fdre_C_Q)         0.141     1.610 r  registers_reg[1][0][0]/Q
                         net (fo=2, routed)           0.109     1.719    registers_reg_n_0_[1][0][0]
    SLICE_X4Y70          LUT4 (Prop_lut4_I2_O)        0.045     1.764 r  Data1_reg[0][0]_i_1/O
                         net (fo=1, routed)           0.166     1.930    Data1_reg[0][0]_i_1_n_0
    SLICE_X0Y70          LDCE                                         r  Data1_reg[0][0]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 registers_reg[1][0][4]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@41.660ns period=83.330ns})
  Destination:            Data1_reg[0][4]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.465ns  (logic 0.186ns (39.982%)  route 0.279ns (60.018%))
  Logic Levels:           1  (LUT4=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    M9                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    M9                   IBUF (Prop_ibuf_I_O)         0.233     0.233 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.864    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.890 r  clk_IBUF_BUFG_inst/O
                         net (fo=50, routed)          0.581     1.471    clk_IBUF_BUFG
    SLICE_X5Y68          FDRE                                         r  registers_reg[1][0][4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y68          FDRE (Prop_fdre_C_Q)         0.141     1.612 r  registers_reg[1][0][4]/Q
                         net (fo=2, routed)           0.165     1.777    registers_reg_n_0_[1][0][4]
    SLICE_X4Y68          LUT4 (Prop_lut4_I2_O)        0.045     1.822 r  Data1_reg[0][4]_i_1/O
                         net (fo=1, routed)           0.114     1.936    Data1_reg[0][4]_i_1_n_0
    SLICE_X2Y67          LDCE                                         r  Data1_reg[0][4]/D
  -------------------------------------------------------------------    -------------------





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  
  To Clock:  sys_clk_pin

Max Delay            92 Endpoints
Min Delay            92 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 writeData[1][2]
                            (input port)
  Destination:            registers_reg[0][1][2]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@41.660ns period=83.330ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        4.827ns  (logic 0.955ns (19.774%)  route 3.873ns (80.226%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        4.836ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.836ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    F2                                                0.000     0.000 r  writeData[1][2] (IN)
                         net (fo=0)                   0.000     0.000    writeData[1][2]
    F2                   IBUF (Prop_ibuf_I_O)         0.955     0.955 r  registers_reg[1][1][2]_i_1/O
                         net (fo=2, routed)           3.873     4.827    registers_reg[1][1][2]_i_1_n_0
    SLICE_X4Y70          FDRE                                         r  registers_reg[0][1][2]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    M9                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    M9                   IBUF (Prop_ibuf_I_O)         1.395     1.395 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862     3.257    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.348 r  clk_IBUF_BUFG_inst/O
                         net (fo=50, routed)          1.489     4.836    clk_IBUF_BUFG
    SLICE_X4Y70          FDRE                                         r  registers_reg[0][1][2]/C

Slack:                    inf
  Source:                 writeData[0][2]
                            (input port)
  Destination:            registers_reg[1][0][2]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@41.660ns period=83.330ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        4.788ns  (logic 0.948ns (19.806%)  route 3.840ns (80.194%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        4.836ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.836ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    H3                                                0.000     0.000 r  writeData[0][2] (IN)
                         net (fo=0)                   0.000     0.000    writeData[0][2]
    H3                   IBUF (Prop_ibuf_I_O)         0.948     0.948 r  registers_reg[1][0][2]_i_1/O
                         net (fo=2, routed)           3.840     4.788    registers_reg[1][0][2]_i_1_n_0
    SLICE_X5Y69          FDRE                                         r  registers_reg[1][0][2]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    M9                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    M9                   IBUF (Prop_ibuf_I_O)         1.395     1.395 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862     3.257    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.348 r  clk_IBUF_BUFG_inst/O
                         net (fo=50, routed)          1.489     4.836    clk_IBUF_BUFG
    SLICE_X5Y69          FDRE                                         r  registers_reg[1][0][2]/C

Slack:                    inf
  Source:                 writeData[0][0]
                            (input port)
  Destination:            registers_reg[0][0][0]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@41.660ns period=83.330ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        4.788ns  (logic 0.945ns (19.729%)  route 3.843ns (80.271%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        4.836ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.836ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    H2                                                0.000     0.000 r  writeData[0][0] (IN)
                         net (fo=0)                   0.000     0.000    writeData[0][0]
    H2                   IBUF (Prop_ibuf_I_O)         0.945     0.945 r  registers_reg[1][0][0]_i_1/O
                         net (fo=2, routed)           3.843     4.788    registers_reg[1][0][0]_i_1_n_0
    SLICE_X4Y70          FDRE                                         r  registers_reg[0][0][0]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    M9                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    M9                   IBUF (Prop_ibuf_I_O)         1.395     1.395 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862     3.257    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.348 r  clk_IBUF_BUFG_inst/O
                         net (fo=50, routed)          1.489     4.836    clk_IBUF_BUFG
    SLICE_X4Y70          FDRE                                         r  registers_reg[0][0][0]/C

Slack:                    inf
  Source:                 writeData[1][0]
                            (input port)
  Destination:            registers_reg[0][1][0]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@41.660ns period=83.330ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        4.786ns  (logic 0.962ns (20.108%)  route 3.824ns (79.892%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        4.830ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.830ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    F4                                                0.000     0.000 r  writeData[1][0] (IN)
                         net (fo=0)                   0.000     0.000    writeData[1][0]
    F4                   IBUF (Prop_ibuf_I_O)         0.962     0.962 r  registers_reg[1][1][0]_i_1/O
                         net (fo=2, routed)           3.824     4.786    registers_reg[1][1][0]_i_1_n_0
    SLICE_X4Y75          FDRE                                         r  registers_reg[0][1][0]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    M9                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    M9                   IBUF (Prop_ibuf_I_O)         1.395     1.395 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862     3.257    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.348 r  clk_IBUF_BUFG_inst/O
                         net (fo=50, routed)          1.483     4.830    clk_IBUF_BUFG
    SLICE_X4Y75          FDRE                                         r  registers_reg[0][1][0]/C

Slack:                    inf
  Source:                 writeData[0][1]
                            (input port)
  Destination:            registers_reg[0][0][1]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@41.660ns period=83.330ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        4.777ns  (logic 0.941ns (19.704%)  route 3.836ns (80.296%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        4.837ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.837ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    J2                                                0.000     0.000 r  writeData[0][1] (IN)
                         net (fo=0)                   0.000     0.000    writeData[0][1]
    J2                   IBUF (Prop_ibuf_I_O)         0.941     0.941 r  registers_reg[1][0][1]_i_1/O
                         net (fo=2, routed)           3.836     4.777    registers_reg[1][0][1]_i_1_n_0
    SLICE_X4Y68          FDRE                                         r  registers_reg[0][0][1]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    M9                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    M9                   IBUF (Prop_ibuf_I_O)         1.395     1.395 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862     3.257    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.348 r  clk_IBUF_BUFG_inst/O
                         net (fo=50, routed)          1.490     4.837    clk_IBUF_BUFG
    SLICE_X4Y68          FDRE                                         r  registers_reg[0][0][1]/C

Slack:                    inf
  Source:                 writeData[1][4]
                            (input port)
  Destination:            registers_reg[1][1][4]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@41.660ns period=83.330ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        4.727ns  (logic 0.975ns (20.617%)  route 3.753ns (79.383%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        4.837ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.837ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    E3                                                0.000     0.000 r  writeData[1][4] (IN)
                         net (fo=0)                   0.000     0.000    writeData[1][4]
    E3                   IBUF (Prop_ibuf_I_O)         0.975     0.975 r  registers_reg[1][1][4]_i_1/O
                         net (fo=2, routed)           3.753     4.727    registers_reg[1][1][4]_i_1_n_0
    SLICE_X5Y68          FDRE                                         r  registers_reg[1][1][4]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    M9                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    M9                   IBUF (Prop_ibuf_I_O)         1.395     1.395 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862     3.257    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.348 r  clk_IBUF_BUFG_inst/O
                         net (fo=50, routed)          1.490     4.837    clk_IBUF_BUFG
    SLICE_X5Y68          FDRE                                         r  registers_reg[1][1][4]/C

Slack:                    inf
  Source:                 writeData[0][1]
                            (input port)
  Destination:            registers_reg[1][0][1]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@41.660ns period=83.330ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        4.712ns  (logic 0.941ns (19.975%)  route 3.771ns (80.025%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        4.837ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.837ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    J2                                                0.000     0.000 r  writeData[0][1] (IN)
                         net (fo=0)                   0.000     0.000    writeData[0][1]
    J2                   IBUF (Prop_ibuf_I_O)         0.941     0.941 r  registers_reg[1][0][1]_i_1/O
                         net (fo=2, routed)           3.771     4.712    registers_reg[1][0][1]_i_1_n_0
    SLICE_X5Y68          FDRE                                         r  registers_reg[1][0][1]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    M9                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    M9                   IBUF (Prop_ibuf_I_O)         1.395     1.395 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862     3.257    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.348 r  clk_IBUF_BUFG_inst/O
                         net (fo=50, routed)          1.490     4.837    clk_IBUF_BUFG
    SLICE_X5Y68          FDRE                                         r  registers_reg[1][0][1]/C

Slack:                    inf
  Source:                 writeData[0][3]
                            (input port)
  Destination:            registers_reg[1][0][3]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@41.660ns period=83.330ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        4.654ns  (logic 0.943ns (20.271%)  route 3.710ns (79.729%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        4.837ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.837ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    H4                                                0.000     0.000 r  writeData[0][3] (IN)
                         net (fo=0)                   0.000     0.000    writeData[0][3]
    H4                   IBUF (Prop_ibuf_I_O)         0.943     0.943 r  registers_reg[1][0][3]_i_1/O
                         net (fo=2, routed)           3.710     4.654    registers_reg[1][0][3]_i_1_n_0
    SLICE_X5Y68          FDRE                                         r  registers_reg[1][0][3]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    M9                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    M9                   IBUF (Prop_ibuf_I_O)         1.395     1.395 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862     3.257    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.348 r  clk_IBUF_BUFG_inst/O
                         net (fo=50, routed)          1.490     4.837    clk_IBUF_BUFG
    SLICE_X5Y68          FDRE                                         r  registers_reg[1][0][3]/C

Slack:                    inf
  Source:                 writeData[0][5]
                            (input port)
  Destination:            registers_reg[1][0][5]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@41.660ns period=83.330ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        4.650ns  (logic 0.949ns (20.412%)  route 3.700ns (79.588%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        4.833ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.833ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    H1                                                0.000     0.000 r  writeData[0][5] (IN)
                         net (fo=0)                   0.000     0.000    writeData[0][5]
    H1                   IBUF (Prop_ibuf_I_O)         0.949     0.949 r  registers_reg[1][0][5]_i_1/O
                         net (fo=2, routed)           3.700     4.650    registers_reg[1][0][5]_i_1_n_0
    SLICE_X5Y72          FDRE                                         r  registers_reg[1][0][5]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    M9                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    M9                   IBUF (Prop_ibuf_I_O)         1.395     1.395 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862     3.257    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.348 r  clk_IBUF_BUFG_inst/O
                         net (fo=50, routed)          1.486     4.833    clk_IBUF_BUFG
    SLICE_X5Y72          FDRE                                         r  registers_reg[1][0][5]/C

Slack:                    inf
  Source:                 writeData[0][2]
                            (input port)
  Destination:            registers_reg[0][0][2]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@41.660ns period=83.330ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        4.649ns  (logic 0.948ns (20.398%)  route 3.701ns (79.602%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        4.837ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.837ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    H3                                                0.000     0.000 r  writeData[0][2] (IN)
                         net (fo=0)                   0.000     0.000    writeData[0][2]
    H3                   IBUF (Prop_ibuf_I_O)         0.948     0.948 r  registers_reg[1][0][2]_i_1/O
                         net (fo=2, routed)           3.701     4.649    registers_reg[1][0][2]_i_1_n_0
    SLICE_X4Y68          FDRE                                         r  registers_reg[0][0][2]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    M9                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    M9                   IBUF (Prop_ibuf_I_O)         1.395     1.395 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862     3.257    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.348 r  clk_IBUF_BUFG_inst/O
                         net (fo=50, routed)          1.490     4.837    clk_IBUF_BUFG
    SLICE_X4Y68          FDRE                                         r  registers_reg[0][0][2]/C





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 newIP[0]
                            (input port)
  Destination:            IP_reg_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@41.660ns period=83.330ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.613ns  (logic 0.272ns (44.289%)  route 0.342ns (55.711%))
  Logic Levels:           2  (IBUF=1 LUT4=1)
  Clock Path Skew:        1.982ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.982ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    B12                                               0.000     0.000 r  newIP[0] (IN)
                         net (fo=0)                   0.000     0.000    newIP[0]
    B12                  IBUF (Prop_ibuf_I_O)         0.227     0.227 r  newIP_IBUF[0]_inst/O
                         net (fo=1, routed)           0.342     0.568    newIP_IBUF[0]
    SLICE_X0Y78          LUT4 (Prop_lut4_I0_O)        0.045     0.613 r  IP_reg[0]_i_1/O
                         net (fo=1, routed)           0.000     0.613    p_0_in__0[0]
    SLICE_X0Y78          FDRE                                         r  IP_reg_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    M9                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    M9                   IBUF (Prop_ibuf_I_O)         0.421     0.421 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.106    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.135 r  clk_IBUF_BUFG_inst/O
                         net (fo=50, routed)          0.847     1.982    clk_IBUF_BUFG
    SLICE_X0Y78          FDRE                                         r  IP_reg_reg[0]/C

Slack:                    inf
  Source:                 newIP[2]
                            (input port)
  Destination:            IP_reg_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@41.660ns period=83.330ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.665ns  (logic 0.266ns (39.993%)  route 0.399ns (60.007%))
  Logic Levels:           2  (IBUF=1 LUT6=1)
  Clock Path Skew:        1.981ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.981ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    A10                                               0.000     0.000 r  newIP[2] (IN)
                         net (fo=0)                   0.000     0.000    newIP[2]
    A10                  IBUF (Prop_ibuf_I_O)         0.221     0.221 r  newIP_IBUF[2]_inst/O
                         net (fo=2, routed)           0.399     0.620    newIP_IBUF[2]
    SLICE_X0Y77          LUT6 (Prop_lut6_I4_O)        0.045     0.665 r  IP_reg[2]_i_1/O
                         net (fo=1, routed)           0.000     0.665    p_0_in__0[2]
    SLICE_X0Y77          FDRE                                         r  IP_reg_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    M9                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    M9                   IBUF (Prop_ibuf_I_O)         0.421     0.421 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.106    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.135 r  clk_IBUF_BUFG_inst/O
                         net (fo=50, routed)          0.846     1.981    clk_IBUF_BUFG
    SLICE_X0Y77          FDRE                                         r  IP_reg_reg[2]/C

Slack:                    inf
  Source:                 newIP[4]
                            (input port)
  Destination:            IP_reg_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@41.660ns period=83.330ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.727ns  (logic 0.245ns (33.750%)  route 0.482ns (66.250%))
  Logic Levels:           2  (IBUF=1 LUT5=1)
  Clock Path Skew:        1.979ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.979ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    B10                                               0.000     0.000 r  newIP[4] (IN)
                         net (fo=0)                   0.000     0.000    newIP[4]
    B10                  IBUF (Prop_ibuf_I_O)         0.200     0.200 r  newIP_IBUF[4]_inst/O
                         net (fo=2, routed)           0.482     0.682    newIP_IBUF[4]
    SLICE_X0Y76          LUT5 (Prop_lut5_I0_O)        0.045     0.727 r  IP_reg[4]_i_1/O
                         net (fo=1, routed)           0.000     0.727    p_0_in__0[4]
    SLICE_X0Y76          FDRE                                         r  IP_reg_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    M9                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    M9                   IBUF (Prop_ibuf_I_O)         0.421     0.421 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.106    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.135 r  clk_IBUF_BUFG_inst/O
                         net (fo=50, routed)          0.844     1.979    clk_IBUF_BUFG
    SLICE_X0Y76          FDRE                                         r  IP_reg_reg[4]/C

Slack:                    inf
  Source:                 newIP[1]
                            (input port)
  Destination:            IP_reg_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@41.660ns period=83.330ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.760ns  (logic 0.264ns (34.743%)  route 0.496ns (65.257%))
  Logic Levels:           2  (IBUF=1 LUT5=1)
  Clock Path Skew:        1.982ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.982ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    B11                                               0.000     0.000 r  newIP[1] (IN)
                         net (fo=0)                   0.000     0.000    newIP[1]
    B11                  IBUF (Prop_ibuf_I_O)         0.219     0.219 r  newIP_IBUF[1]_inst/O
                         net (fo=1, routed)           0.496     0.715    newIP_IBUF[1]
    SLICE_X0Y78          LUT5 (Prop_lut5_I0_O)        0.045     0.760 r  IP_reg[1]_i_1/O
                         net (fo=1, routed)           0.000     0.760    p_0_in__0[1]
    SLICE_X0Y78          FDRE                                         r  IP_reg_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    M9                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    M9                   IBUF (Prop_ibuf_I_O)         0.421     0.421 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.106    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.135 r  clk_IBUF_BUFG_inst/O
                         net (fo=50, routed)          0.847     1.982    clk_IBUF_BUFG
    SLICE_X0Y78          FDRE                                         r  IP_reg_reg[1]/C

Slack:                    inf
  Source:                 newIP[5]
                            (input port)
  Destination:            IP_reg_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@41.660ns period=83.330ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.763ns  (logic 0.242ns (31.748%)  route 0.521ns (68.252%))
  Logic Levels:           2  (IBUF=1 LUT4=1)
  Clock Path Skew:        1.981ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.981ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    C10                                               0.000     0.000 r  newIP[5] (IN)
                         net (fo=0)                   0.000     0.000    newIP[5]
    C10                  IBUF (Prop_ibuf_I_O)         0.197     0.197 r  newIP_IBUF[5]_inst/O
                         net (fo=2, routed)           0.521     0.718    newIP_IBUF[5]
    SLICE_X0Y77          LUT4 (Prop_lut4_I0_O)        0.045     0.763 r  IP_reg[5]_i_1/O
                         net (fo=1, routed)           0.000     0.763    p_0_in__0[5]
    SLICE_X0Y77          FDRE                                         r  IP_reg_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    M9                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    M9                   IBUF (Prop_ibuf_I_O)         0.421     0.421 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.106    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.135 r  clk_IBUF_BUFG_inst/O
                         net (fo=50, routed)          0.846     1.981    clk_IBUF_BUFG
    SLICE_X0Y77          FDRE                                         r  IP_reg_reg[5]/C

Slack:                    inf
  Source:                 newIP[6]
                            (input port)
  Destination:            IP_reg_reg[6]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@41.660ns period=83.330ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.813ns  (logic 0.245ns (30.063%)  route 0.569ns (69.937%))
  Logic Levels:           2  (IBUF=1 LUT5=1)
  Clock Path Skew:        1.981ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.981ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    D10                                               0.000     0.000 r  newIP[6] (IN)
                         net (fo=0)                   0.000     0.000    newIP[6]
    D10                  IBUF (Prop_ibuf_I_O)         0.200     0.200 r  newIP_IBUF[6]_inst/O
                         net (fo=2, routed)           0.569     0.768    newIP_IBUF[6]
    SLICE_X0Y77          LUT5 (Prop_lut5_I0_O)        0.045     0.813 r  IP_reg[6]_i_1/O
                         net (fo=1, routed)           0.000     0.813    p_0_in__0[6]
    SLICE_X0Y77          FDRE                                         r  IP_reg_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    M9                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    M9                   IBUF (Prop_ibuf_I_O)         0.421     0.421 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.106    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.135 r  clk_IBUF_BUFG_inst/O
                         net (fo=50, routed)          0.846     1.981    clk_IBUF_BUFG
    SLICE_X0Y77          FDRE                                         r  IP_reg_reg[6]/C

Slack:                    inf
  Source:                 newIP[3]
                            (input port)
  Destination:            IP_reg_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@41.660ns period=83.330ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.815ns  (logic 0.267ns (32.724%)  route 0.549ns (67.276%))
  Logic Levels:           2  (IBUF=1 LUT4=1)
  Clock Path Skew:        1.979ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.979ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    B9                                                0.000     0.000 r  newIP[3] (IN)
                         net (fo=0)                   0.000     0.000    newIP[3]
    B9                   IBUF (Prop_ibuf_I_O)         0.222     0.222 r  newIP_IBUF[3]_inst/O
                         net (fo=2, routed)           0.549     0.770    newIP_IBUF[3]
    SLICE_X0Y76          LUT4 (Prop_lut4_I0_O)        0.045     0.815 r  IP_reg[3]_i_1/O
                         net (fo=1, routed)           0.000     0.815    p_0_in__0[3]
    SLICE_X0Y76          FDRE                                         r  IP_reg_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    M9                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    M9                   IBUF (Prop_ibuf_I_O)         0.421     0.421 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.106    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.135 r  clk_IBUF_BUFG_inst/O
                         net (fo=50, routed)          0.844     1.979    clk_IBUF_BUFG
    SLICE_X0Y76          FDRE                                         r  IP_reg_reg[3]/C

Slack:                    inf
  Source:                 newIP[2]
                            (input port)
  Destination:            running_reg/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@41.660ns period=83.330ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.926ns  (logic 0.311ns (33.582%)  route 0.615ns (66.418%))
  Logic Levels:           3  (IBUF=1 LUT6=2)
  Clock Path Skew:        1.979ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.979ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    A10                                               0.000     0.000 f  newIP[2] (IN)
                         net (fo=0)                   0.000     0.000    newIP[2]
    A10                  IBUF (Prop_ibuf_I_O)         0.221     0.221 f  newIP_IBUF[2]_inst/O
                         net (fo=2, routed)           0.400     0.621    newIP_IBUF[2]
    SLICE_X0Y77          LUT6 (Prop_lut6_I0_O)        0.045     0.666 r  running_i_2/O
                         net (fo=1, routed)           0.215     0.881    running_i_2_n_0
    SLICE_X0Y76          LUT6 (Prop_lut6_I0_O)        0.045     0.926 r  running_i_1/O
                         net (fo=1, routed)           0.000     0.926    p_0_in
    SLICE_X0Y76          FDRE                                         r  running_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    M9                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    M9                   IBUF (Prop_ibuf_I_O)         0.421     0.421 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.106    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.135 r  clk_IBUF_BUFG_inst/O
                         net (fo=50, routed)          0.844     1.979    clk_IBUF_BUFG
    SLICE_X0Y76          FDRE                                         r  running_reg/C

Slack:                    inf
  Source:                 writeReg[1]
                            (input port)
  Destination:            registers_reg[0][1][0]/CE
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@41.660ns period=83.330ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.016ns  (logic 0.275ns (27.088%)  route 0.741ns (72.912%))
  Logic Levels:           2  (IBUF=1 LUT3=1)
  Clock Path Skew:        1.976ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.976ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    C9                                                0.000     0.000 f  writeReg[1] (IN)
                         net (fo=0)                   0.000     0.000    writeReg[1]
    C9                   IBUF (Prop_ibuf_I_O)         0.227     0.227 f  writeReg_IBUF[1]_inst/O
                         net (fo=2, routed)           0.335     0.562    writeReg_IBUF[1]
    SLICE_X0Y91          LUT3 (Prop_lut3_I2_O)        0.048     0.610 r  registers[0][0][6]_i_1/O
                         net (fo=21, routed)          0.406     1.016    registers
    SLICE_X4Y75          FDRE                                         r  registers_reg[0][1][0]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    M9                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    M9                   IBUF (Prop_ibuf_I_O)         0.421     0.421 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.106    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.135 r  clk_IBUF_BUFG_inst/O
                         net (fo=50, routed)          0.841     1.976    clk_IBUF_BUFG
    SLICE_X4Y75          FDRE                                         r  registers_reg[0][1][0]/C

Slack:                    inf
  Source:                 writeReg[1]
                            (input port)
  Destination:            registers_reg[1][1][0]/CE
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@41.660ns period=83.330ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.061ns  (logic 0.272ns (25.652%)  route 0.789ns (74.348%))
  Logic Levels:           2  (IBUF=1 LUT3=1)
  Clock Path Skew:        1.976ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.976ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    C9                                                0.000     0.000 f  writeReg[1] (IN)
                         net (fo=0)                   0.000     0.000    writeReg[1]
    C9                   IBUF (Prop_ibuf_I_O)         0.227     0.227 f  writeReg_IBUF[1]_inst/O
                         net (fo=2, routed)           0.335     0.562    writeReg_IBUF[1]
    SLICE_X0Y91          LUT3 (Prop_lut3_I1_O)        0.045     0.607 r  registers[1][0][6]_i_1/O
                         net (fo=21, routed)          0.454     1.061    registers[1][0][6]_i_1_n_0
    SLICE_X5Y75          FDRE                                         r  registers_reg[1][1][0]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    M9                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    M9                   IBUF (Prop_ibuf_I_O)         0.421     0.421 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.106    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.135 r  clk_IBUF_BUFG_inst/O
                         net (fo=50, routed)          0.841     1.976    clk_IBUF_BUFG
    SLICE_X5Y75          FDRE                                         r  registers_reg[1][1][0]/C





