$date
	Fri Aug 04 15:09:33 2023
$end
$version
	Icarus Verilog
$end
$timescale
	1ps
$end
$scope module D_filp_flop_tb $end
$var wire 1 ! Q_hat $end
$var wire 1 " Q $end
$var reg 1 # data_input $end
$var reg 1 $ hold_input $end
$scope module Dff_test $end
$var wire 1 " Q $end
$var wire 1 ! Q_hat $end
$var wire 1 % d_and_h $end
$var wire 1 # data_input $end
$var wire 1 $ hold_input $end
$var wire 1 & r_and_h $end
$var wire 1 ' reset $end
$upscope $end
$upscope $end
$enddefinitions $end
$comment Show the parameter values. $end
$dumpall
$end
#0
$dumpvars
x'
x&
x%
x$
x#
x"
x!
$end
#5
0&
1'
0%
0$
0#
#10
0'
1#
#15
1!
0"
1%
1$
#25
1"
0!
1&
1'
0%
0#
#30
1!
0"
0&
0'
1%
1#
#35
