<stg><name>dense_1</name>


<trans_list>

<trans id="396" from="1" to="2">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="397" from="2" to="3">
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln9" val="0"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="398" from="3" to="4">
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln13" val="0"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="399" from="3" to="5">
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln13" val="1"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="401" from="4" to="3">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="403" from="5" to="2">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>
</trans_list>



<state_list>

<state id="1" st_id="1">

<operation id="6" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4" bw="14" op_0_bw="32">
<![CDATA[
:0  %dense_1_out_24_1_V = alloca i14

]]></Node>
<StgValue><ssdm name="dense_1_out_24_1_V"/></StgValue>
</operation>

<operation id="7" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="5" bw="14" op_0_bw="32">
<![CDATA[
:1  %dense_1_out_8_0_V_s = alloca i14

]]></Node>
<StgValue><ssdm name="dense_1_out_8_0_V_s"/></StgValue>
</operation>

<operation id="8" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="6" bw="14" op_0_bw="32">
<![CDATA[
:2  %dense_1_out_24_0_V = alloca i14

]]></Node>
<StgValue><ssdm name="dense_1_out_24_0_V"/></StgValue>
</operation>

<operation id="9" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="7" bw="14" op_0_bw="32">
<![CDATA[
:3  %dense_1_out_23_1_V = alloca i14

]]></Node>
<StgValue><ssdm name="dense_1_out_23_1_V"/></StgValue>
</operation>

<operation id="10" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="8" bw="14" op_0_bw="32">
<![CDATA[
:4  %dense_1_out_8_1_V_s = alloca i14

]]></Node>
<StgValue><ssdm name="dense_1_out_8_1_V_s"/></StgValue>
</operation>

<operation id="11" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="9" bw="14" op_0_bw="32">
<![CDATA[
:5  %dense_1_out_23_0_V = alloca i14

]]></Node>
<StgValue><ssdm name="dense_1_out_23_0_V"/></StgValue>
</operation>

<operation id="12" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="10" bw="14" op_0_bw="32">
<![CDATA[
:6  %dense_1_out_22_1_V = alloca i14

]]></Node>
<StgValue><ssdm name="dense_1_out_22_1_V"/></StgValue>
</operation>

<operation id="13" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="11" bw="14" op_0_bw="32">
<![CDATA[
:7  %dense_1_out_9_0_V_s = alloca i14

]]></Node>
<StgValue><ssdm name="dense_1_out_9_0_V_s"/></StgValue>
</operation>

<operation id="14" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="12" bw="14" op_0_bw="32">
<![CDATA[
:8  %dense_1_out_22_0_V = alloca i14

]]></Node>
<StgValue><ssdm name="dense_1_out_22_0_V"/></StgValue>
</operation>

<operation id="15" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="13" bw="14" op_0_bw="32">
<![CDATA[
:9  %dense_1_out_21_1_V = alloca i14

]]></Node>
<StgValue><ssdm name="dense_1_out_21_1_V"/></StgValue>
</operation>

<operation id="16" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="14" bw="14" op_0_bw="32">
<![CDATA[
:10  %dense_1_out_9_1_V_s = alloca i14

]]></Node>
<StgValue><ssdm name="dense_1_out_9_1_V_s"/></StgValue>
</operation>

<operation id="17" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="15" bw="14" op_0_bw="32">
<![CDATA[
:11  %dense_1_out_21_0_V = alloca i14

]]></Node>
<StgValue><ssdm name="dense_1_out_21_0_V"/></StgValue>
</operation>

<operation id="18" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="16" bw="14" op_0_bw="32">
<![CDATA[
:12  %dense_1_out_20_1_V = alloca i14

]]></Node>
<StgValue><ssdm name="dense_1_out_20_1_V"/></StgValue>
</operation>

<operation id="19" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="17" bw="14" op_0_bw="32">
<![CDATA[
:13  %dense_1_out_10_0_V = alloca i14

]]></Node>
<StgValue><ssdm name="dense_1_out_10_0_V"/></StgValue>
</operation>

<operation id="20" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="18" bw="14" op_0_bw="32">
<![CDATA[
:14  %dense_1_out_20_0_V = alloca i14

]]></Node>
<StgValue><ssdm name="dense_1_out_20_0_V"/></StgValue>
</operation>

<operation id="21" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="19" bw="14" op_0_bw="32">
<![CDATA[
:15  %dense_1_out_19_1_V = alloca i14

]]></Node>
<StgValue><ssdm name="dense_1_out_19_1_V"/></StgValue>
</operation>

<operation id="22" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="20" bw="14" op_0_bw="32">
<![CDATA[
:16  %dense_1_out_10_1_V = alloca i14

]]></Node>
<StgValue><ssdm name="dense_1_out_10_1_V"/></StgValue>
</operation>

<operation id="23" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="21" bw="14" op_0_bw="32">
<![CDATA[
:17  %dense_1_out_19_0_V = alloca i14

]]></Node>
<StgValue><ssdm name="dense_1_out_19_0_V"/></StgValue>
</operation>

<operation id="24" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="22" bw="14" op_0_bw="32">
<![CDATA[
:18  %dense_1_out_18_1_V = alloca i14

]]></Node>
<StgValue><ssdm name="dense_1_out_18_1_V"/></StgValue>
</operation>

<operation id="25" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="23" bw="14" op_0_bw="32">
<![CDATA[
:19  %dense_1_out_11_0_V = alloca i14

]]></Node>
<StgValue><ssdm name="dense_1_out_11_0_V"/></StgValue>
</operation>

<operation id="26" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="24" bw="14" op_0_bw="32">
<![CDATA[
:20  %dense_1_out_18_0_V = alloca i14

]]></Node>
<StgValue><ssdm name="dense_1_out_18_0_V"/></StgValue>
</operation>

<operation id="27" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="25" bw="14" op_0_bw="32">
<![CDATA[
:21  %dense_1_out_17_1_V = alloca i14

]]></Node>
<StgValue><ssdm name="dense_1_out_17_1_V"/></StgValue>
</operation>

<operation id="28" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="26" bw="14" op_0_bw="32">
<![CDATA[
:22  %dense_1_out_11_1_V = alloca i14

]]></Node>
<StgValue><ssdm name="dense_1_out_11_1_V"/></StgValue>
</operation>

<operation id="29" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="27" bw="14" op_0_bw="32">
<![CDATA[
:23  %dense_1_out_17_0_V = alloca i14

]]></Node>
<StgValue><ssdm name="dense_1_out_17_0_V"/></StgValue>
</operation>

<operation id="30" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="28" bw="14" op_0_bw="32">
<![CDATA[
:24  %dense_1_out_16_1_V = alloca i14

]]></Node>
<StgValue><ssdm name="dense_1_out_16_1_V"/></StgValue>
</operation>

<operation id="31" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="29" bw="14" op_0_bw="32">
<![CDATA[
:25  %dense_1_out_12_0_V = alloca i14

]]></Node>
<StgValue><ssdm name="dense_1_out_12_0_V"/></StgValue>
</operation>

<operation id="32" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="30" bw="14" op_0_bw="32">
<![CDATA[
:26  %dense_1_out_16_0_V = alloca i14

]]></Node>
<StgValue><ssdm name="dense_1_out_16_0_V"/></StgValue>
</operation>

<operation id="33" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="31" bw="14" op_0_bw="32">
<![CDATA[
:27  %dense_1_out_15_1_V = alloca i14

]]></Node>
<StgValue><ssdm name="dense_1_out_15_1_V"/></StgValue>
</operation>

<operation id="34" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="32" bw="14" op_0_bw="32">
<![CDATA[
:28  %dense_1_out_12_1_V = alloca i14

]]></Node>
<StgValue><ssdm name="dense_1_out_12_1_V"/></StgValue>
</operation>

<operation id="35" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="33" bw="14" op_0_bw="32">
<![CDATA[
:29  %dense_1_out_15_0_V = alloca i14

]]></Node>
<StgValue><ssdm name="dense_1_out_15_0_V"/></StgValue>
</operation>

<operation id="36" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="34" bw="14" op_0_bw="32">
<![CDATA[
:30  %dense_1_out_14_1_V = alloca i14

]]></Node>
<StgValue><ssdm name="dense_1_out_14_1_V"/></StgValue>
</operation>

<operation id="37" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="35" bw="14" op_0_bw="32">
<![CDATA[
:31  %dense_1_out_13_0_V = alloca i14

]]></Node>
<StgValue><ssdm name="dense_1_out_13_0_V"/></StgValue>
</operation>

<operation id="38" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="36" bw="14" op_0_bw="32">
<![CDATA[
:32  %dense_1_out_14_0_V = alloca i14

]]></Node>
<StgValue><ssdm name="dense_1_out_14_0_V"/></StgValue>
</operation>

<operation id="39" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="37" bw="14" op_0_bw="32">
<![CDATA[
:33  %dense_1_out_13_1_V = alloca i14

]]></Node>
<StgValue><ssdm name="dense_1_out_13_1_V"/></StgValue>
</operation>

<operation id="40" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="38" bw="14" op_0_bw="32">
<![CDATA[
:34  %dense_1_out_7_1_V_s = alloca i14

]]></Node>
<StgValue><ssdm name="dense_1_out_7_1_V_s"/></StgValue>
</operation>

<operation id="41" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="39" bw="1" op_0_bw="32">
<![CDATA[
:35  %write_flag_0 = alloca i1

]]></Node>
<StgValue><ssdm name="write_flag_0"/></StgValue>
</operation>

<operation id="42" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="40" bw="14" op_0_bw="32">
<![CDATA[
:36  %dense_1_out_7_0_V_s = alloca i14

]]></Node>
<StgValue><ssdm name="dense_1_out_7_0_V_s"/></StgValue>
</operation>

<operation id="43" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="41" bw="14" op_0_bw="32">
<![CDATA[
:37  %dense_1_out_V_086 = alloca i14

]]></Node>
<StgValue><ssdm name="dense_1_out_V_086"/></StgValue>
</operation>

<operation id="44" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="42" bw="14" op_0_bw="32">
<![CDATA[
:38  %dense_1_out_6_1_V_s = alloca i14

]]></Node>
<StgValue><ssdm name="dense_1_out_6_1_V_s"/></StgValue>
</operation>

<operation id="45" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="43" bw="14" op_0_bw="32">
<![CDATA[
:39  %dense_1_out_6_0_V_s = alloca i14

]]></Node>
<StgValue><ssdm name="dense_1_out_6_0_V_s"/></StgValue>
</operation>

<operation id="46" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="44" bw="14" op_0_bw="32">
<![CDATA[
:40  %dense_1_out_0_1_V_s = alloca i14

]]></Node>
<StgValue><ssdm name="dense_1_out_0_1_V_s"/></StgValue>
</operation>

<operation id="47" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="45" bw="14" op_0_bw="32">
<![CDATA[
:41  %dense_1_out_5_1_V_s = alloca i14

]]></Node>
<StgValue><ssdm name="dense_1_out_5_1_V_s"/></StgValue>
</operation>

<operation id="48" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="46" bw="14" op_0_bw="32">
<![CDATA[
:42  %dense_1_out_5_0_V_s = alloca i14

]]></Node>
<StgValue><ssdm name="dense_1_out_5_0_V_s"/></StgValue>
</operation>

<operation id="49" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="47" bw="14" op_0_bw="32">
<![CDATA[
:43  %dense_1_out_1_0_V_s = alloca i14

]]></Node>
<StgValue><ssdm name="dense_1_out_1_0_V_s"/></StgValue>
</operation>

<operation id="50" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="48" bw="14" op_0_bw="32">
<![CDATA[
:44  %dense_1_out_4_1_V_s = alloca i14

]]></Node>
<StgValue><ssdm name="dense_1_out_4_1_V_s"/></StgValue>
</operation>

<operation id="51" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="49" bw="14" op_0_bw="32">
<![CDATA[
:45  %dense_1_out_4_0_V_s = alloca i14

]]></Node>
<StgValue><ssdm name="dense_1_out_4_0_V_s"/></StgValue>
</operation>

<operation id="52" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="50" bw="14" op_0_bw="32">
<![CDATA[
:46  %dense_1_out_1_1_V_s = alloca i14

]]></Node>
<StgValue><ssdm name="dense_1_out_1_1_V_s"/></StgValue>
</operation>

<operation id="53" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="51" bw="14" op_0_bw="32">
<![CDATA[
:47  %dense_1_out_3_1_V_s = alloca i14

]]></Node>
<StgValue><ssdm name="dense_1_out_3_1_V_s"/></StgValue>
</operation>

<operation id="54" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="52" bw="14" op_0_bw="32">
<![CDATA[
:48  %dense_1_out_3_0_V_s = alloca i14

]]></Node>
<StgValue><ssdm name="dense_1_out_3_0_V_s"/></StgValue>
</operation>

<operation id="55" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="53" bw="14" op_0_bw="32">
<![CDATA[
:49  %dense_1_out_2_0_V_s = alloca i14

]]></Node>
<StgValue><ssdm name="dense_1_out_2_0_V_s"/></StgValue>
</operation>

<operation id="56" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="54" bw="14" op_0_bw="32">
<![CDATA[
:50  %dense_1_out_2_1_V_s = alloca i14

]]></Node>
<StgValue><ssdm name="dense_1_out_2_1_V_s"/></StgValue>
</operation>

<operation id="57" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="55" bw="0" op_0_bw="1" op_1_bw="1">
<![CDATA[
:51  store i1 false, i1* %write_flag_0

]]></Node>
<StgValue><ssdm name="store_ln9"/></StgValue>
</operation>

<operation id="58" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="56" bw="0" op_0_bw="0">
<![CDATA[
:52  br label %1

]]></Node>
<StgValue><ssdm name="br_ln9"/></StgValue>
</operation>
</state>

<state id="2" st_id="2">

<operation id="59" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="58" bw="6" op_0_bw="6" op_1_bw="0" op_2_bw="6" op_3_bw="0">
<![CDATA[
:0  %i_0 = phi i6 [ 0, %0 ], [ %i, %DENSE_LOOP_end ]

]]></Node>
<StgValue><ssdm name="i_0"/></StgValue>
</operation>

<operation id="60" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="59" bw="13" op_0_bw="13" op_1_bw="0" op_2_bw="13" op_3_bw="0">
<![CDATA[
:1  %phi_mul1 = phi i13 [ 0, %0 ], [ %add_ln9, %DENSE_LOOP_end ]

]]></Node>
<StgValue><ssdm name="phi_mul1"/></StgValue>
</operation>

<operation id="61" st_id="2" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="60" bw="13" op_0_bw="13" op_1_bw="13">
<![CDATA[
:2  %add_ln9 = add i13 %phi_mul1, 82

]]></Node>
<StgValue><ssdm name="add_ln9"/></StgValue>
</operation>

<operation id="62" st_id="2" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="61" bw="1" op_0_bw="6" op_1_bw="6">
<![CDATA[
:3  %icmp_ln9 = icmp eq i6 %i_0, -14

]]></Node>
<StgValue><ssdm name="icmp_ln9"/></StgValue>
</operation>

<operation id="63" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="62" bw="32" op_0_bw="32" op_1_bw="64" op_2_bw="64" op_3_bw="64">
<![CDATA[
:4  %empty = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 50, i64 50, i64 50)

]]></Node>
<StgValue><ssdm name="empty"/></StgValue>
</operation>

<operation id="64" st_id="2" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="63" bw="6" op_0_bw="6" op_1_bw="6">
<![CDATA[
:5  %i = add i6 %i_0, 1

]]></Node>
<StgValue><ssdm name="i"/></StgValue>
</operation>

<operation id="65" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="64" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
:6  br i1 %icmp_ln9, label %3, label %DENSE_LOOP_begin

]]></Node>
<StgValue><ssdm name="br_ln9"/></StgValue>
</operation>

<operation id="66" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln9" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="66" bw="0" op_0_bw="0" op_1_bw="0">
<![CDATA[
DENSE_LOOP_begin:0  call void (...)* @_ssdm_op_SpecLoopName([11 x i8]* @p_str2466) nounwind

]]></Node>
<StgValue><ssdm name="specloopname_ln9"/></StgValue>
</operation>

<operation id="67" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln9" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="67" bw="32" op_0_bw="32" op_1_bw="0">
<![CDATA[
DENSE_LOOP_begin:1  %tmp = call i32 (...)* @_ssdm_op_SpecRegionBegin([11 x i8]* @p_str2466)

]]></Node>
<StgValue><ssdm name="tmp"/></StgValue>
</operation>

<operation id="68" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln9" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="68" bw="64" op_0_bw="6">
<![CDATA[
DENSE_LOOP_begin:2  %zext_ln14 = zext i6 %i_0 to i64

]]></Node>
<StgValue><ssdm name="zext_ln14"/></StgValue>
</operation>

<operation id="69" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln9" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="69" bw="15" op_0_bw="6">
<![CDATA[
DENSE_LOOP_begin:3  %zext_ln13 = zext i6 %i_0 to i15

]]></Node>
<StgValue><ssdm name="zext_ln13"/></StgValue>
</operation>

<operation id="70" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln9" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="70" bw="0" op_0_bw="0">
<![CDATA[
DENSE_LOOP_begin:4  br label %2

]]></Node>
<StgValue><ssdm name="br_ln13"/></StgValue>
</operation>

<operation id="71" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln9" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="320" bw="14" op_0_bw="14">
<![CDATA[
:0  %dense_1_out_24_1_V_1 = load i14* %dense_1_out_24_1_V

]]></Node>
<StgValue><ssdm name="dense_1_out_24_1_V_1"/></StgValue>
</operation>

<operation id="72" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln9" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="321" bw="14" op_0_bw="14">
<![CDATA[
:1  %dense_1_out_8_0_V_2 = load i14* %dense_1_out_8_0_V_s

]]></Node>
<StgValue><ssdm name="dense_1_out_8_0_V_2"/></StgValue>
</operation>

<operation id="73" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln9" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="322" bw="14" op_0_bw="14">
<![CDATA[
:2  %dense_1_out_24_0_V_1 = load i14* %dense_1_out_24_0_V

]]></Node>
<StgValue><ssdm name="dense_1_out_24_0_V_1"/></StgValue>
</operation>

<operation id="74" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln9" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="323" bw="14" op_0_bw="14">
<![CDATA[
:3  %dense_1_out_23_1_V_1 = load i14* %dense_1_out_23_1_V

]]></Node>
<StgValue><ssdm name="dense_1_out_23_1_V_1"/></StgValue>
</operation>

<operation id="75" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln9" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="324" bw="14" op_0_bw="14">
<![CDATA[
:4  %dense_1_out_8_1_V_2 = load i14* %dense_1_out_8_1_V_s

]]></Node>
<StgValue><ssdm name="dense_1_out_8_1_V_2"/></StgValue>
</operation>

<operation id="76" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln9" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="325" bw="14" op_0_bw="14">
<![CDATA[
:5  %dense_1_out_23_0_V_1 = load i14* %dense_1_out_23_0_V

]]></Node>
<StgValue><ssdm name="dense_1_out_23_0_V_1"/></StgValue>
</operation>

<operation id="77" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln9" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="326" bw="14" op_0_bw="14">
<![CDATA[
:6  %dense_1_out_22_1_V_1 = load i14* %dense_1_out_22_1_V

]]></Node>
<StgValue><ssdm name="dense_1_out_22_1_V_1"/></StgValue>
</operation>

<operation id="78" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln9" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="327" bw="14" op_0_bw="14">
<![CDATA[
:7  %dense_1_out_9_0_V_2 = load i14* %dense_1_out_9_0_V_s

]]></Node>
<StgValue><ssdm name="dense_1_out_9_0_V_2"/></StgValue>
</operation>

<operation id="79" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln9" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="328" bw="14" op_0_bw="14">
<![CDATA[
:8  %dense_1_out_22_0_V_1 = load i14* %dense_1_out_22_0_V

]]></Node>
<StgValue><ssdm name="dense_1_out_22_0_V_1"/></StgValue>
</operation>

<operation id="80" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln9" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="329" bw="14" op_0_bw="14">
<![CDATA[
:9  %dense_1_out_21_1_V_1 = load i14* %dense_1_out_21_1_V

]]></Node>
<StgValue><ssdm name="dense_1_out_21_1_V_1"/></StgValue>
</operation>

<operation id="81" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln9" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="330" bw="14" op_0_bw="14">
<![CDATA[
:10  %dense_1_out_9_1_V_2 = load i14* %dense_1_out_9_1_V_s

]]></Node>
<StgValue><ssdm name="dense_1_out_9_1_V_2"/></StgValue>
</operation>

<operation id="82" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln9" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="331" bw="14" op_0_bw="14">
<![CDATA[
:11  %dense_1_out_21_0_V_1 = load i14* %dense_1_out_21_0_V

]]></Node>
<StgValue><ssdm name="dense_1_out_21_0_V_1"/></StgValue>
</operation>

<operation id="83" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln9" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="332" bw="14" op_0_bw="14">
<![CDATA[
:12  %dense_1_out_20_1_V_1 = load i14* %dense_1_out_20_1_V

]]></Node>
<StgValue><ssdm name="dense_1_out_20_1_V_1"/></StgValue>
</operation>

<operation id="84" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln9" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="333" bw="14" op_0_bw="14">
<![CDATA[
:13  %dense_1_out_10_0_V_1 = load i14* %dense_1_out_10_0_V

]]></Node>
<StgValue><ssdm name="dense_1_out_10_0_V_1"/></StgValue>
</operation>

<operation id="85" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln9" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="334" bw="14" op_0_bw="14">
<![CDATA[
:14  %dense_1_out_20_0_V_1 = load i14* %dense_1_out_20_0_V

]]></Node>
<StgValue><ssdm name="dense_1_out_20_0_V_1"/></StgValue>
</operation>

<operation id="86" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln9" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="335" bw="14" op_0_bw="14">
<![CDATA[
:15  %dense_1_out_19_1_V_1 = load i14* %dense_1_out_19_1_V

]]></Node>
<StgValue><ssdm name="dense_1_out_19_1_V_1"/></StgValue>
</operation>

<operation id="87" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln9" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="336" bw="14" op_0_bw="14">
<![CDATA[
:16  %dense_1_out_10_1_V_1 = load i14* %dense_1_out_10_1_V

]]></Node>
<StgValue><ssdm name="dense_1_out_10_1_V_1"/></StgValue>
</operation>

<operation id="88" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln9" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="337" bw="14" op_0_bw="14">
<![CDATA[
:17  %dense_1_out_19_0_V_1 = load i14* %dense_1_out_19_0_V

]]></Node>
<StgValue><ssdm name="dense_1_out_19_0_V_1"/></StgValue>
</operation>

<operation id="89" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln9" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="338" bw="14" op_0_bw="14">
<![CDATA[
:18  %dense_1_out_18_1_V_1 = load i14* %dense_1_out_18_1_V

]]></Node>
<StgValue><ssdm name="dense_1_out_18_1_V_1"/></StgValue>
</operation>

<operation id="90" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln9" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="339" bw="14" op_0_bw="14">
<![CDATA[
:19  %dense_1_out_11_0_V_1 = load i14* %dense_1_out_11_0_V

]]></Node>
<StgValue><ssdm name="dense_1_out_11_0_V_1"/></StgValue>
</operation>

<operation id="91" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln9" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="340" bw="14" op_0_bw="14">
<![CDATA[
:20  %dense_1_out_18_0_V_1 = load i14* %dense_1_out_18_0_V

]]></Node>
<StgValue><ssdm name="dense_1_out_18_0_V_1"/></StgValue>
</operation>

<operation id="92" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln9" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="341" bw="14" op_0_bw="14">
<![CDATA[
:21  %dense_1_out_17_1_V_1 = load i14* %dense_1_out_17_1_V

]]></Node>
<StgValue><ssdm name="dense_1_out_17_1_V_1"/></StgValue>
</operation>

<operation id="93" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln9" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="342" bw="14" op_0_bw="14">
<![CDATA[
:22  %dense_1_out_11_1_V_1 = load i14* %dense_1_out_11_1_V

]]></Node>
<StgValue><ssdm name="dense_1_out_11_1_V_1"/></StgValue>
</operation>

<operation id="94" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln9" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="343" bw="14" op_0_bw="14">
<![CDATA[
:23  %dense_1_out_17_0_V_1 = load i14* %dense_1_out_17_0_V

]]></Node>
<StgValue><ssdm name="dense_1_out_17_0_V_1"/></StgValue>
</operation>

<operation id="95" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln9" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="344" bw="14" op_0_bw="14">
<![CDATA[
:24  %dense_1_out_16_1_V_1 = load i14* %dense_1_out_16_1_V

]]></Node>
<StgValue><ssdm name="dense_1_out_16_1_V_1"/></StgValue>
</operation>

<operation id="96" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln9" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="345" bw="14" op_0_bw="14">
<![CDATA[
:25  %dense_1_out_12_0_V_1 = load i14* %dense_1_out_12_0_V

]]></Node>
<StgValue><ssdm name="dense_1_out_12_0_V_1"/></StgValue>
</operation>

<operation id="97" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln9" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="346" bw="14" op_0_bw="14">
<![CDATA[
:26  %dense_1_out_16_0_V_1 = load i14* %dense_1_out_16_0_V

]]></Node>
<StgValue><ssdm name="dense_1_out_16_0_V_1"/></StgValue>
</operation>

<operation id="98" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln9" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="347" bw="14" op_0_bw="14">
<![CDATA[
:27  %dense_1_out_15_1_V_1 = load i14* %dense_1_out_15_1_V

]]></Node>
<StgValue><ssdm name="dense_1_out_15_1_V_1"/></StgValue>
</operation>

<operation id="99" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln9" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="348" bw="14" op_0_bw="14">
<![CDATA[
:28  %dense_1_out_12_1_V_1 = load i14* %dense_1_out_12_1_V

]]></Node>
<StgValue><ssdm name="dense_1_out_12_1_V_1"/></StgValue>
</operation>

<operation id="100" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln9" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="349" bw="14" op_0_bw="14">
<![CDATA[
:29  %dense_1_out_15_0_V_1 = load i14* %dense_1_out_15_0_V

]]></Node>
<StgValue><ssdm name="dense_1_out_15_0_V_1"/></StgValue>
</operation>

<operation id="101" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln9" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="350" bw="14" op_0_bw="14">
<![CDATA[
:30  %dense_1_out_14_1_V_1 = load i14* %dense_1_out_14_1_V

]]></Node>
<StgValue><ssdm name="dense_1_out_14_1_V_1"/></StgValue>
</operation>

<operation id="102" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln9" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="351" bw="14" op_0_bw="14">
<![CDATA[
:31  %dense_1_out_13_0_V_1 = load i14* %dense_1_out_13_0_V

]]></Node>
<StgValue><ssdm name="dense_1_out_13_0_V_1"/></StgValue>
</operation>

<operation id="103" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln9" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="352" bw="14" op_0_bw="14">
<![CDATA[
:32  %dense_1_out_14_0_V_1 = load i14* %dense_1_out_14_0_V

]]></Node>
<StgValue><ssdm name="dense_1_out_14_0_V_1"/></StgValue>
</operation>

<operation id="104" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln9" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="353" bw="14" op_0_bw="14">
<![CDATA[
:33  %dense_1_out_13_1_V_1 = load i14* %dense_1_out_13_1_V

]]></Node>
<StgValue><ssdm name="dense_1_out_13_1_V_1"/></StgValue>
</operation>

<operation id="105" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln9" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="354" bw="14" op_0_bw="14">
<![CDATA[
:34  %dense_1_out_7_1_V_2 = load i14* %dense_1_out_7_1_V_s

]]></Node>
<StgValue><ssdm name="dense_1_out_7_1_V_2"/></StgValue>
</operation>

<operation id="106" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln9" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="355" bw="1" op_0_bw="1" op_1_bw="0">
<![CDATA[
:35  %write_flag_0_load_1 = load i1* %write_flag_0

]]></Node>
<StgValue><ssdm name="write_flag_0_load_1"/></StgValue>
</operation>

<operation id="107" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln9" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="356" bw="14" op_0_bw="14">
<![CDATA[
:36  %dense_1_out_7_0_V_2 = load i14* %dense_1_out_7_0_V_s

]]></Node>
<StgValue><ssdm name="dense_1_out_7_0_V_2"/></StgValue>
</operation>

<operation id="108" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln9" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="357" bw="14" op_0_bw="14">
<![CDATA[
:37  %dense_1_out_V_086_lo = load i14* %dense_1_out_V_086

]]></Node>
<StgValue><ssdm name="dense_1_out_V_086_lo"/></StgValue>
</operation>

<operation id="109" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln9" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="358" bw="14" op_0_bw="14">
<![CDATA[
:38  %dense_1_out_6_1_V_2 = load i14* %dense_1_out_6_1_V_s

]]></Node>
<StgValue><ssdm name="dense_1_out_6_1_V_2"/></StgValue>
</operation>

<operation id="110" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln9" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="359" bw="14" op_0_bw="14">
<![CDATA[
:39  %dense_1_out_6_0_V_2 = load i14* %dense_1_out_6_0_V_s

]]></Node>
<StgValue><ssdm name="dense_1_out_6_0_V_2"/></StgValue>
</operation>

<operation id="111" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln9" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="360" bw="14" op_0_bw="14">
<![CDATA[
:40  %dense_1_out_0_1_V_2 = load i14* %dense_1_out_0_1_V_s

]]></Node>
<StgValue><ssdm name="dense_1_out_0_1_V_2"/></StgValue>
</operation>

<operation id="112" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln9" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="361" bw="14" op_0_bw="14">
<![CDATA[
:41  %dense_1_out_5_1_V_2 = load i14* %dense_1_out_5_1_V_s

]]></Node>
<StgValue><ssdm name="dense_1_out_5_1_V_2"/></StgValue>
</operation>

<operation id="113" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln9" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="362" bw="14" op_0_bw="14">
<![CDATA[
:42  %dense_1_out_5_0_V_2 = load i14* %dense_1_out_5_0_V_s

]]></Node>
<StgValue><ssdm name="dense_1_out_5_0_V_2"/></StgValue>
</operation>

<operation id="114" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln9" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="363" bw="14" op_0_bw="14">
<![CDATA[
:43  %dense_1_out_1_0_V_2 = load i14* %dense_1_out_1_0_V_s

]]></Node>
<StgValue><ssdm name="dense_1_out_1_0_V_2"/></StgValue>
</operation>

<operation id="115" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln9" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="364" bw="14" op_0_bw="14">
<![CDATA[
:44  %dense_1_out_4_1_V_2 = load i14* %dense_1_out_4_1_V_s

]]></Node>
<StgValue><ssdm name="dense_1_out_4_1_V_2"/></StgValue>
</operation>

<operation id="116" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln9" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="365" bw="14" op_0_bw="14">
<![CDATA[
:45  %dense_1_out_4_0_V_2 = load i14* %dense_1_out_4_0_V_s

]]></Node>
<StgValue><ssdm name="dense_1_out_4_0_V_2"/></StgValue>
</operation>

<operation id="117" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln9" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="366" bw="14" op_0_bw="14">
<![CDATA[
:46  %dense_1_out_1_1_V_2 = load i14* %dense_1_out_1_1_V_s

]]></Node>
<StgValue><ssdm name="dense_1_out_1_1_V_2"/></StgValue>
</operation>

<operation id="118" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln9" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="367" bw="14" op_0_bw="14">
<![CDATA[
:47  %dense_1_out_3_1_V_2 = load i14* %dense_1_out_3_1_V_s

]]></Node>
<StgValue><ssdm name="dense_1_out_3_1_V_2"/></StgValue>
</operation>

<operation id="119" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln9" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="368" bw="14" op_0_bw="14">
<![CDATA[
:48  %dense_1_out_3_0_V_2 = load i14* %dense_1_out_3_0_V_s

]]></Node>
<StgValue><ssdm name="dense_1_out_3_0_V_2"/></StgValue>
</operation>

<operation id="120" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln9" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="369" bw="14" op_0_bw="14">
<![CDATA[
:49  %dense_1_out_2_0_V_2 = load i14* %dense_1_out_2_0_V_s

]]></Node>
<StgValue><ssdm name="dense_1_out_2_0_V_2"/></StgValue>
</operation>

<operation id="121" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln9" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="370" bw="14" op_0_bw="14">
<![CDATA[
:50  %dense_1_out_2_1_V_2 = load i14* %dense_1_out_2_1_V_s

]]></Node>
<StgValue><ssdm name="dense_1_out_2_1_V_2"/></StgValue>
</operation>

<operation id="122" st_id="2" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln9" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="371" bw="14" op_0_bw="1" op_1_bw="14" op_2_bw="14">
<![CDATA[
:51  %select_ln23 = select i1 %write_flag_0_load_1, i14 %dense_1_out_V_086_lo, i14 0

]]></Node>
<StgValue><ssdm name="select_ln23"/></StgValue>
</operation>

<operation id="123" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln9" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="372" bw="700" op_0_bw="700" op_1_bw="14">
<![CDATA[
:52  %mrv = insertvalue { i14, i14, i14, i14, i14, i14, i14, i14, i14, i14, i14, i14, i14, i14, i14, i14, i14, i14, i14, i14, i14, i14, i14, i14, i14, i14, i14, i14, i14, i14, i14, i14, i14, i14, i14, i14, i14, i14, i14, i14, i14, i14, i14, i14, i14, i14, i14, i14, i14, i14 } undef, i14 %select_ln23, 0

]]></Node>
<StgValue><ssdm name="mrv"/></StgValue>
</operation>

<operation id="124" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln9" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="373" bw="700" op_0_bw="700" op_1_bw="14">
<![CDATA[
:53  %mrv_1 = insertvalue { i14, i14, i14, i14, i14, i14, i14, i14, i14, i14, i14, i14, i14, i14, i14, i14, i14, i14, i14, i14, i14, i14, i14, i14, i14, i14, i14, i14, i14, i14, i14, i14, i14, i14, i14, i14, i14, i14, i14, i14, i14, i14, i14, i14, i14, i14, i14, i14, i14, i14 } %mrv, i14 %dense_1_out_0_1_V_2, 1

]]></Node>
<StgValue><ssdm name="mrv_1"/></StgValue>
</operation>

<operation id="125" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln9" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="374" bw="700" op_0_bw="700" op_1_bw="14">
<![CDATA[
:54  %mrv_2 = insertvalue { i14, i14, i14, i14, i14, i14, i14, i14, i14, i14, i14, i14, i14, i14, i14, i14, i14, i14, i14, i14, i14, i14, i14, i14, i14, i14, i14, i14, i14, i14, i14, i14, i14, i14, i14, i14, i14, i14, i14, i14, i14, i14, i14, i14, i14, i14, i14, i14, i14, i14 } %mrv_1, i14 %dense_1_out_1_0_V_2, 2

]]></Node>
<StgValue><ssdm name="mrv_2"/></StgValue>
</operation>

<operation id="126" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln9" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="375" bw="700" op_0_bw="700" op_1_bw="14">
<![CDATA[
:55  %mrv_3 = insertvalue { i14, i14, i14, i14, i14, i14, i14, i14, i14, i14, i14, i14, i14, i14, i14, i14, i14, i14, i14, i14, i14, i14, i14, i14, i14, i14, i14, i14, i14, i14, i14, i14, i14, i14, i14, i14, i14, i14, i14, i14, i14, i14, i14, i14, i14, i14, i14, i14, i14, i14 } %mrv_2, i14 %dense_1_out_1_1_V_2, 3

]]></Node>
<StgValue><ssdm name="mrv_3"/></StgValue>
</operation>

<operation id="127" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln9" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="376" bw="700" op_0_bw="700" op_1_bw="14">
<![CDATA[
:56  %mrv_4 = insertvalue { i14, i14, i14, i14, i14, i14, i14, i14, i14, i14, i14, i14, i14, i14, i14, i14, i14, i14, i14, i14, i14, i14, i14, i14, i14, i14, i14, i14, i14, i14, i14, i14, i14, i14, i14, i14, i14, i14, i14, i14, i14, i14, i14, i14, i14, i14, i14, i14, i14, i14 } %mrv_3, i14 %dense_1_out_2_0_V_2, 4

]]></Node>
<StgValue><ssdm name="mrv_4"/></StgValue>
</operation>

<operation id="128" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln9" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="377" bw="700" op_0_bw="700" op_1_bw="14">
<![CDATA[
:57  %mrv_5 = insertvalue { i14, i14, i14, i14, i14, i14, i14, i14, i14, i14, i14, i14, i14, i14, i14, i14, i14, i14, i14, i14, i14, i14, i14, i14, i14, i14, i14, i14, i14, i14, i14, i14, i14, i14, i14, i14, i14, i14, i14, i14, i14, i14, i14, i14, i14, i14, i14, i14, i14, i14 } %mrv_4, i14 %dense_1_out_2_1_V_2, 5

]]></Node>
<StgValue><ssdm name="mrv_5"/></StgValue>
</operation>

<operation id="129" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln9" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="378" bw="700" op_0_bw="700" op_1_bw="14">
<![CDATA[
:58  %mrv_6 = insertvalue { i14, i14, i14, i14, i14, i14, i14, i14, i14, i14, i14, i14, i14, i14, i14, i14, i14, i14, i14, i14, i14, i14, i14, i14, i14, i14, i14, i14, i14, i14, i14, i14, i14, i14, i14, i14, i14, i14, i14, i14, i14, i14, i14, i14, i14, i14, i14, i14, i14, i14 } %mrv_5, i14 %dense_1_out_3_0_V_2, 6

]]></Node>
<StgValue><ssdm name="mrv_6"/></StgValue>
</operation>

<operation id="130" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln9" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="379" bw="700" op_0_bw="700" op_1_bw="14">
<![CDATA[
:59  %mrv_7 = insertvalue { i14, i14, i14, i14, i14, i14, i14, i14, i14, i14, i14, i14, i14, i14, i14, i14, i14, i14, i14, i14, i14, i14, i14, i14, i14, i14, i14, i14, i14, i14, i14, i14, i14, i14, i14, i14, i14, i14, i14, i14, i14, i14, i14, i14, i14, i14, i14, i14, i14, i14 } %mrv_6, i14 %dense_1_out_3_1_V_2, 7

]]></Node>
<StgValue><ssdm name="mrv_7"/></StgValue>
</operation>

<operation id="131" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln9" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="380" bw="700" op_0_bw="700" op_1_bw="14">
<![CDATA[
:60  %mrv_8 = insertvalue { i14, i14, i14, i14, i14, i14, i14, i14, i14, i14, i14, i14, i14, i14, i14, i14, i14, i14, i14, i14, i14, i14, i14, i14, i14, i14, i14, i14, i14, i14, i14, i14, i14, i14, i14, i14, i14, i14, i14, i14, i14, i14, i14, i14, i14, i14, i14, i14, i14, i14 } %mrv_7, i14 %dense_1_out_4_0_V_2, 8

]]></Node>
<StgValue><ssdm name="mrv_8"/></StgValue>
</operation>

<operation id="132" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln9" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="381" bw="700" op_0_bw="700" op_1_bw="14">
<![CDATA[
:61  %mrv_9 = insertvalue { i14, i14, i14, i14, i14, i14, i14, i14, i14, i14, i14, i14, i14, i14, i14, i14, i14, i14, i14, i14, i14, i14, i14, i14, i14, i14, i14, i14, i14, i14, i14, i14, i14, i14, i14, i14, i14, i14, i14, i14, i14, i14, i14, i14, i14, i14, i14, i14, i14, i14 } %mrv_8, i14 %dense_1_out_4_1_V_2, 9

]]></Node>
<StgValue><ssdm name="mrv_9"/></StgValue>
</operation>

<operation id="133" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln9" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="382" bw="700" op_0_bw="700" op_1_bw="14">
<![CDATA[
:62  %mrv_s = insertvalue { i14, i14, i14, i14, i14, i14, i14, i14, i14, i14, i14, i14, i14, i14, i14, i14, i14, i14, i14, i14, i14, i14, i14, i14, i14, i14, i14, i14, i14, i14, i14, i14, i14, i14, i14, i14, i14, i14, i14, i14, i14, i14, i14, i14, i14, i14, i14, i14, i14, i14 } %mrv_9, i14 %dense_1_out_5_0_V_2, 10

]]></Node>
<StgValue><ssdm name="mrv_s"/></StgValue>
</operation>

<operation id="134" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln9" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="383" bw="700" op_0_bw="700" op_1_bw="14">
<![CDATA[
:63  %mrv_10 = insertvalue { i14, i14, i14, i14, i14, i14, i14, i14, i14, i14, i14, i14, i14, i14, i14, i14, i14, i14, i14, i14, i14, i14, i14, i14, i14, i14, i14, i14, i14, i14, i14, i14, i14, i14, i14, i14, i14, i14, i14, i14, i14, i14, i14, i14, i14, i14, i14, i14, i14, i14 } %mrv_s, i14 %dense_1_out_5_1_V_2, 11

]]></Node>
<StgValue><ssdm name="mrv_10"/></StgValue>
</operation>

<operation id="135" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln9" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="384" bw="700" op_0_bw="700" op_1_bw="14">
<![CDATA[
:64  %mrv_11 = insertvalue { i14, i14, i14, i14, i14, i14, i14, i14, i14, i14, i14, i14, i14, i14, i14, i14, i14, i14, i14, i14, i14, i14, i14, i14, i14, i14, i14, i14, i14, i14, i14, i14, i14, i14, i14, i14, i14, i14, i14, i14, i14, i14, i14, i14, i14, i14, i14, i14, i14, i14 } %mrv_10, i14 %dense_1_out_6_0_V_2, 12

]]></Node>
<StgValue><ssdm name="mrv_11"/></StgValue>
</operation>

<operation id="136" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln9" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="385" bw="700" op_0_bw="700" op_1_bw="14">
<![CDATA[
:65  %mrv_12 = insertvalue { i14, i14, i14, i14, i14, i14, i14, i14, i14, i14, i14, i14, i14, i14, i14, i14, i14, i14, i14, i14, i14, i14, i14, i14, i14, i14, i14, i14, i14, i14, i14, i14, i14, i14, i14, i14, i14, i14, i14, i14, i14, i14, i14, i14, i14, i14, i14, i14, i14, i14 } %mrv_11, i14 %dense_1_out_6_1_V_2, 13

]]></Node>
<StgValue><ssdm name="mrv_12"/></StgValue>
</operation>

<operation id="137" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln9" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="386" bw="700" op_0_bw="700" op_1_bw="14">
<![CDATA[
:66  %mrv_13 = insertvalue { i14, i14, i14, i14, i14, i14, i14, i14, i14, i14, i14, i14, i14, i14, i14, i14, i14, i14, i14, i14, i14, i14, i14, i14, i14, i14, i14, i14, i14, i14, i14, i14, i14, i14, i14, i14, i14, i14, i14, i14, i14, i14, i14, i14, i14, i14, i14, i14, i14, i14 } %mrv_12, i14 %dense_1_out_7_0_V_2, 14

]]></Node>
<StgValue><ssdm name="mrv_13"/></StgValue>
</operation>

<operation id="138" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln9" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="387" bw="700" op_0_bw="700" op_1_bw="14">
<![CDATA[
:67  %mrv_14 = insertvalue { i14, i14, i14, i14, i14, i14, i14, i14, i14, i14, i14, i14, i14, i14, i14, i14, i14, i14, i14, i14, i14, i14, i14, i14, i14, i14, i14, i14, i14, i14, i14, i14, i14, i14, i14, i14, i14, i14, i14, i14, i14, i14, i14, i14, i14, i14, i14, i14, i14, i14 } %mrv_13, i14 %dense_1_out_7_1_V_2, 15

]]></Node>
<StgValue><ssdm name="mrv_14"/></StgValue>
</operation>

<operation id="139" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln9" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="388" bw="700" op_0_bw="700" op_1_bw="14">
<![CDATA[
:68  %mrv_15 = insertvalue { i14, i14, i14, i14, i14, i14, i14, i14, i14, i14, i14, i14, i14, i14, i14, i14, i14, i14, i14, i14, i14, i14, i14, i14, i14, i14, i14, i14, i14, i14, i14, i14, i14, i14, i14, i14, i14, i14, i14, i14, i14, i14, i14, i14, i14, i14, i14, i14, i14, i14 } %mrv_14, i14 %dense_1_out_8_0_V_2, 16

]]></Node>
<StgValue><ssdm name="mrv_15"/></StgValue>
</operation>

<operation id="140" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln9" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="389" bw="700" op_0_bw="700" op_1_bw="14">
<![CDATA[
:69  %mrv_16 = insertvalue { i14, i14, i14, i14, i14, i14, i14, i14, i14, i14, i14, i14, i14, i14, i14, i14, i14, i14, i14, i14, i14, i14, i14, i14, i14, i14, i14, i14, i14, i14, i14, i14, i14, i14, i14, i14, i14, i14, i14, i14, i14, i14, i14, i14, i14, i14, i14, i14, i14, i14 } %mrv_15, i14 %dense_1_out_8_1_V_2, 17

]]></Node>
<StgValue><ssdm name="mrv_16"/></StgValue>
</operation>

<operation id="141" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln9" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="390" bw="700" op_0_bw="700" op_1_bw="14">
<![CDATA[
:70  %mrv_17 = insertvalue { i14, i14, i14, i14, i14, i14, i14, i14, i14, i14, i14, i14, i14, i14, i14, i14, i14, i14, i14, i14, i14, i14, i14, i14, i14, i14, i14, i14, i14, i14, i14, i14, i14, i14, i14, i14, i14, i14, i14, i14, i14, i14, i14, i14, i14, i14, i14, i14, i14, i14 } %mrv_16, i14 %dense_1_out_9_0_V_2, 18

]]></Node>
<StgValue><ssdm name="mrv_17"/></StgValue>
</operation>

<operation id="142" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln9" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="391" bw="700" op_0_bw="700" op_1_bw="14">
<![CDATA[
:71  %mrv_18 = insertvalue { i14, i14, i14, i14, i14, i14, i14, i14, i14, i14, i14, i14, i14, i14, i14, i14, i14, i14, i14, i14, i14, i14, i14, i14, i14, i14, i14, i14, i14, i14, i14, i14, i14, i14, i14, i14, i14, i14, i14, i14, i14, i14, i14, i14, i14, i14, i14, i14, i14, i14 } %mrv_17, i14 %dense_1_out_9_1_V_2, 19

]]></Node>
<StgValue><ssdm name="mrv_18"/></StgValue>
</operation>

<operation id="143" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln9" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="392" bw="700" op_0_bw="700" op_1_bw="14">
<![CDATA[
:72  %mrv_19 = insertvalue { i14, i14, i14, i14, i14, i14, i14, i14, i14, i14, i14, i14, i14, i14, i14, i14, i14, i14, i14, i14, i14, i14, i14, i14, i14, i14, i14, i14, i14, i14, i14, i14, i14, i14, i14, i14, i14, i14, i14, i14, i14, i14, i14, i14, i14, i14, i14, i14, i14, i14 } %mrv_18, i14 %dense_1_out_10_0_V_1, 20

]]></Node>
<StgValue><ssdm name="mrv_19"/></StgValue>
</operation>

<operation id="144" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln9" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="393" bw="700" op_0_bw="700" op_1_bw="14">
<![CDATA[
:73  %mrv_20 = insertvalue { i14, i14, i14, i14, i14, i14, i14, i14, i14, i14, i14, i14, i14, i14, i14, i14, i14, i14, i14, i14, i14, i14, i14, i14, i14, i14, i14, i14, i14, i14, i14, i14, i14, i14, i14, i14, i14, i14, i14, i14, i14, i14, i14, i14, i14, i14, i14, i14, i14, i14 } %mrv_19, i14 %dense_1_out_10_1_V_1, 21

]]></Node>
<StgValue><ssdm name="mrv_20"/></StgValue>
</operation>

<operation id="145" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln9" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="394" bw="700" op_0_bw="700" op_1_bw="14">
<![CDATA[
:74  %mrv_21 = insertvalue { i14, i14, i14, i14, i14, i14, i14, i14, i14, i14, i14, i14, i14, i14, i14, i14, i14, i14, i14, i14, i14, i14, i14, i14, i14, i14, i14, i14, i14, i14, i14, i14, i14, i14, i14, i14, i14, i14, i14, i14, i14, i14, i14, i14, i14, i14, i14, i14, i14, i14 } %mrv_20, i14 %dense_1_out_11_0_V_1, 22

]]></Node>
<StgValue><ssdm name="mrv_21"/></StgValue>
</operation>

<operation id="146" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln9" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="395" bw="700" op_0_bw="700" op_1_bw="14">
<![CDATA[
:75  %mrv_22 = insertvalue { i14, i14, i14, i14, i14, i14, i14, i14, i14, i14, i14, i14, i14, i14, i14, i14, i14, i14, i14, i14, i14, i14, i14, i14, i14, i14, i14, i14, i14, i14, i14, i14, i14, i14, i14, i14, i14, i14, i14, i14, i14, i14, i14, i14, i14, i14, i14, i14, i14, i14 } %mrv_21, i14 %dense_1_out_11_1_V_1, 23

]]></Node>
<StgValue><ssdm name="mrv_22"/></StgValue>
</operation>

<operation id="147" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln9" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="396" bw="700" op_0_bw="700" op_1_bw="14">
<![CDATA[
:76  %mrv_23 = insertvalue { i14, i14, i14, i14, i14, i14, i14, i14, i14, i14, i14, i14, i14, i14, i14, i14, i14, i14, i14, i14, i14, i14, i14, i14, i14, i14, i14, i14, i14, i14, i14, i14, i14, i14, i14, i14, i14, i14, i14, i14, i14, i14, i14, i14, i14, i14, i14, i14, i14, i14 } %mrv_22, i14 %dense_1_out_12_0_V_1, 24

]]></Node>
<StgValue><ssdm name="mrv_23"/></StgValue>
</operation>

<operation id="148" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln9" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="397" bw="700" op_0_bw="700" op_1_bw="14">
<![CDATA[
:77  %mrv_24 = insertvalue { i14, i14, i14, i14, i14, i14, i14, i14, i14, i14, i14, i14, i14, i14, i14, i14, i14, i14, i14, i14, i14, i14, i14, i14, i14, i14, i14, i14, i14, i14, i14, i14, i14, i14, i14, i14, i14, i14, i14, i14, i14, i14, i14, i14, i14, i14, i14, i14, i14, i14 } %mrv_23, i14 %dense_1_out_12_1_V_1, 25

]]></Node>
<StgValue><ssdm name="mrv_24"/></StgValue>
</operation>

<operation id="149" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln9" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="398" bw="700" op_0_bw="700" op_1_bw="14">
<![CDATA[
:78  %mrv_25 = insertvalue { i14, i14, i14, i14, i14, i14, i14, i14, i14, i14, i14, i14, i14, i14, i14, i14, i14, i14, i14, i14, i14, i14, i14, i14, i14, i14, i14, i14, i14, i14, i14, i14, i14, i14, i14, i14, i14, i14, i14, i14, i14, i14, i14, i14, i14, i14, i14, i14, i14, i14 } %mrv_24, i14 %dense_1_out_13_0_V_1, 26

]]></Node>
<StgValue><ssdm name="mrv_25"/></StgValue>
</operation>

<operation id="150" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln9" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="399" bw="700" op_0_bw="700" op_1_bw="14">
<![CDATA[
:79  %mrv_26 = insertvalue { i14, i14, i14, i14, i14, i14, i14, i14, i14, i14, i14, i14, i14, i14, i14, i14, i14, i14, i14, i14, i14, i14, i14, i14, i14, i14, i14, i14, i14, i14, i14, i14, i14, i14, i14, i14, i14, i14, i14, i14, i14, i14, i14, i14, i14, i14, i14, i14, i14, i14 } %mrv_25, i14 %dense_1_out_13_1_V_1, 27

]]></Node>
<StgValue><ssdm name="mrv_26"/></StgValue>
</operation>

<operation id="151" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln9" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="400" bw="700" op_0_bw="700" op_1_bw="14">
<![CDATA[
:80  %mrv_27 = insertvalue { i14, i14, i14, i14, i14, i14, i14, i14, i14, i14, i14, i14, i14, i14, i14, i14, i14, i14, i14, i14, i14, i14, i14, i14, i14, i14, i14, i14, i14, i14, i14, i14, i14, i14, i14, i14, i14, i14, i14, i14, i14, i14, i14, i14, i14, i14, i14, i14, i14, i14 } %mrv_26, i14 %dense_1_out_14_0_V_1, 28

]]></Node>
<StgValue><ssdm name="mrv_27"/></StgValue>
</operation>

<operation id="152" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln9" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="401" bw="700" op_0_bw="700" op_1_bw="14">
<![CDATA[
:81  %mrv_28 = insertvalue { i14, i14, i14, i14, i14, i14, i14, i14, i14, i14, i14, i14, i14, i14, i14, i14, i14, i14, i14, i14, i14, i14, i14, i14, i14, i14, i14, i14, i14, i14, i14, i14, i14, i14, i14, i14, i14, i14, i14, i14, i14, i14, i14, i14, i14, i14, i14, i14, i14, i14 } %mrv_27, i14 %dense_1_out_14_1_V_1, 29

]]></Node>
<StgValue><ssdm name="mrv_28"/></StgValue>
</operation>

<operation id="153" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln9" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="402" bw="700" op_0_bw="700" op_1_bw="14">
<![CDATA[
:82  %mrv_29 = insertvalue { i14, i14, i14, i14, i14, i14, i14, i14, i14, i14, i14, i14, i14, i14, i14, i14, i14, i14, i14, i14, i14, i14, i14, i14, i14, i14, i14, i14, i14, i14, i14, i14, i14, i14, i14, i14, i14, i14, i14, i14, i14, i14, i14, i14, i14, i14, i14, i14, i14, i14 } %mrv_28, i14 %dense_1_out_15_0_V_1, 30

]]></Node>
<StgValue><ssdm name="mrv_29"/></StgValue>
</operation>

<operation id="154" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln9" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="403" bw="700" op_0_bw="700" op_1_bw="14">
<![CDATA[
:83  %mrv_30 = insertvalue { i14, i14, i14, i14, i14, i14, i14, i14, i14, i14, i14, i14, i14, i14, i14, i14, i14, i14, i14, i14, i14, i14, i14, i14, i14, i14, i14, i14, i14, i14, i14, i14, i14, i14, i14, i14, i14, i14, i14, i14, i14, i14, i14, i14, i14, i14, i14, i14, i14, i14 } %mrv_29, i14 %dense_1_out_15_1_V_1, 31

]]></Node>
<StgValue><ssdm name="mrv_30"/></StgValue>
</operation>

<operation id="155" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln9" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="404" bw="700" op_0_bw="700" op_1_bw="14">
<![CDATA[
:84  %mrv_31 = insertvalue { i14, i14, i14, i14, i14, i14, i14, i14, i14, i14, i14, i14, i14, i14, i14, i14, i14, i14, i14, i14, i14, i14, i14, i14, i14, i14, i14, i14, i14, i14, i14, i14, i14, i14, i14, i14, i14, i14, i14, i14, i14, i14, i14, i14, i14, i14, i14, i14, i14, i14 } %mrv_30, i14 %dense_1_out_16_0_V_1, 32

]]></Node>
<StgValue><ssdm name="mrv_31"/></StgValue>
</operation>

<operation id="156" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln9" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="405" bw="700" op_0_bw="700" op_1_bw="14">
<![CDATA[
:85  %mrv_32 = insertvalue { i14, i14, i14, i14, i14, i14, i14, i14, i14, i14, i14, i14, i14, i14, i14, i14, i14, i14, i14, i14, i14, i14, i14, i14, i14, i14, i14, i14, i14, i14, i14, i14, i14, i14, i14, i14, i14, i14, i14, i14, i14, i14, i14, i14, i14, i14, i14, i14, i14, i14 } %mrv_31, i14 %dense_1_out_16_1_V_1, 33

]]></Node>
<StgValue><ssdm name="mrv_32"/></StgValue>
</operation>

<operation id="157" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln9" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="406" bw="700" op_0_bw="700" op_1_bw="14">
<![CDATA[
:86  %mrv_33 = insertvalue { i14, i14, i14, i14, i14, i14, i14, i14, i14, i14, i14, i14, i14, i14, i14, i14, i14, i14, i14, i14, i14, i14, i14, i14, i14, i14, i14, i14, i14, i14, i14, i14, i14, i14, i14, i14, i14, i14, i14, i14, i14, i14, i14, i14, i14, i14, i14, i14, i14, i14 } %mrv_32, i14 %dense_1_out_17_0_V_1, 34

]]></Node>
<StgValue><ssdm name="mrv_33"/></StgValue>
</operation>

<operation id="158" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln9" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="407" bw="700" op_0_bw="700" op_1_bw="14">
<![CDATA[
:87  %mrv_34 = insertvalue { i14, i14, i14, i14, i14, i14, i14, i14, i14, i14, i14, i14, i14, i14, i14, i14, i14, i14, i14, i14, i14, i14, i14, i14, i14, i14, i14, i14, i14, i14, i14, i14, i14, i14, i14, i14, i14, i14, i14, i14, i14, i14, i14, i14, i14, i14, i14, i14, i14, i14 } %mrv_33, i14 %dense_1_out_17_1_V_1, 35

]]></Node>
<StgValue><ssdm name="mrv_34"/></StgValue>
</operation>

<operation id="159" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln9" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="408" bw="700" op_0_bw="700" op_1_bw="14">
<![CDATA[
:88  %mrv_35 = insertvalue { i14, i14, i14, i14, i14, i14, i14, i14, i14, i14, i14, i14, i14, i14, i14, i14, i14, i14, i14, i14, i14, i14, i14, i14, i14, i14, i14, i14, i14, i14, i14, i14, i14, i14, i14, i14, i14, i14, i14, i14, i14, i14, i14, i14, i14, i14, i14, i14, i14, i14 } %mrv_34, i14 %dense_1_out_18_0_V_1, 36

]]></Node>
<StgValue><ssdm name="mrv_35"/></StgValue>
</operation>

<operation id="160" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln9" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="409" bw="700" op_0_bw="700" op_1_bw="14">
<![CDATA[
:89  %mrv_36 = insertvalue { i14, i14, i14, i14, i14, i14, i14, i14, i14, i14, i14, i14, i14, i14, i14, i14, i14, i14, i14, i14, i14, i14, i14, i14, i14, i14, i14, i14, i14, i14, i14, i14, i14, i14, i14, i14, i14, i14, i14, i14, i14, i14, i14, i14, i14, i14, i14, i14, i14, i14 } %mrv_35, i14 %dense_1_out_18_1_V_1, 37

]]></Node>
<StgValue><ssdm name="mrv_36"/></StgValue>
</operation>

<operation id="161" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln9" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="410" bw="700" op_0_bw="700" op_1_bw="14">
<![CDATA[
:90  %mrv_37 = insertvalue { i14, i14, i14, i14, i14, i14, i14, i14, i14, i14, i14, i14, i14, i14, i14, i14, i14, i14, i14, i14, i14, i14, i14, i14, i14, i14, i14, i14, i14, i14, i14, i14, i14, i14, i14, i14, i14, i14, i14, i14, i14, i14, i14, i14, i14, i14, i14, i14, i14, i14 } %mrv_36, i14 %dense_1_out_19_0_V_1, 38

]]></Node>
<StgValue><ssdm name="mrv_37"/></StgValue>
</operation>

<operation id="162" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln9" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="411" bw="700" op_0_bw="700" op_1_bw="14">
<![CDATA[
:91  %mrv_38 = insertvalue { i14, i14, i14, i14, i14, i14, i14, i14, i14, i14, i14, i14, i14, i14, i14, i14, i14, i14, i14, i14, i14, i14, i14, i14, i14, i14, i14, i14, i14, i14, i14, i14, i14, i14, i14, i14, i14, i14, i14, i14, i14, i14, i14, i14, i14, i14, i14, i14, i14, i14 } %mrv_37, i14 %dense_1_out_19_1_V_1, 39

]]></Node>
<StgValue><ssdm name="mrv_38"/></StgValue>
</operation>

<operation id="163" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln9" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="412" bw="700" op_0_bw="700" op_1_bw="14">
<![CDATA[
:92  %mrv_39 = insertvalue { i14, i14, i14, i14, i14, i14, i14, i14, i14, i14, i14, i14, i14, i14, i14, i14, i14, i14, i14, i14, i14, i14, i14, i14, i14, i14, i14, i14, i14, i14, i14, i14, i14, i14, i14, i14, i14, i14, i14, i14, i14, i14, i14, i14, i14, i14, i14, i14, i14, i14 } %mrv_38, i14 %dense_1_out_20_0_V_1, 40

]]></Node>
<StgValue><ssdm name="mrv_39"/></StgValue>
</operation>

<operation id="164" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln9" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="413" bw="700" op_0_bw="700" op_1_bw="14">
<![CDATA[
:93  %mrv_40 = insertvalue { i14, i14, i14, i14, i14, i14, i14, i14, i14, i14, i14, i14, i14, i14, i14, i14, i14, i14, i14, i14, i14, i14, i14, i14, i14, i14, i14, i14, i14, i14, i14, i14, i14, i14, i14, i14, i14, i14, i14, i14, i14, i14, i14, i14, i14, i14, i14, i14, i14, i14 } %mrv_39, i14 %dense_1_out_20_1_V_1, 41

]]></Node>
<StgValue><ssdm name="mrv_40"/></StgValue>
</operation>

<operation id="165" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln9" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="414" bw="700" op_0_bw="700" op_1_bw="14">
<![CDATA[
:94  %mrv_41 = insertvalue { i14, i14, i14, i14, i14, i14, i14, i14, i14, i14, i14, i14, i14, i14, i14, i14, i14, i14, i14, i14, i14, i14, i14, i14, i14, i14, i14, i14, i14, i14, i14, i14, i14, i14, i14, i14, i14, i14, i14, i14, i14, i14, i14, i14, i14, i14, i14, i14, i14, i14 } %mrv_40, i14 %dense_1_out_21_0_V_1, 42

]]></Node>
<StgValue><ssdm name="mrv_41"/></StgValue>
</operation>

<operation id="166" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln9" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="415" bw="700" op_0_bw="700" op_1_bw="14">
<![CDATA[
:95  %mrv_42 = insertvalue { i14, i14, i14, i14, i14, i14, i14, i14, i14, i14, i14, i14, i14, i14, i14, i14, i14, i14, i14, i14, i14, i14, i14, i14, i14, i14, i14, i14, i14, i14, i14, i14, i14, i14, i14, i14, i14, i14, i14, i14, i14, i14, i14, i14, i14, i14, i14, i14, i14, i14 } %mrv_41, i14 %dense_1_out_21_1_V_1, 43

]]></Node>
<StgValue><ssdm name="mrv_42"/></StgValue>
</operation>

<operation id="167" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln9" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="416" bw="700" op_0_bw="700" op_1_bw="14">
<![CDATA[
:96  %mrv_43 = insertvalue { i14, i14, i14, i14, i14, i14, i14, i14, i14, i14, i14, i14, i14, i14, i14, i14, i14, i14, i14, i14, i14, i14, i14, i14, i14, i14, i14, i14, i14, i14, i14, i14, i14, i14, i14, i14, i14, i14, i14, i14, i14, i14, i14, i14, i14, i14, i14, i14, i14, i14 } %mrv_42, i14 %dense_1_out_22_0_V_1, 44

]]></Node>
<StgValue><ssdm name="mrv_43"/></StgValue>
</operation>

<operation id="168" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln9" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="417" bw="700" op_0_bw="700" op_1_bw="14">
<![CDATA[
:97  %mrv_44 = insertvalue { i14, i14, i14, i14, i14, i14, i14, i14, i14, i14, i14, i14, i14, i14, i14, i14, i14, i14, i14, i14, i14, i14, i14, i14, i14, i14, i14, i14, i14, i14, i14, i14, i14, i14, i14, i14, i14, i14, i14, i14, i14, i14, i14, i14, i14, i14, i14, i14, i14, i14 } %mrv_43, i14 %dense_1_out_22_1_V_1, 45

]]></Node>
<StgValue><ssdm name="mrv_44"/></StgValue>
</operation>

<operation id="169" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln9" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="418" bw="700" op_0_bw="700" op_1_bw="14">
<![CDATA[
:98  %mrv_45 = insertvalue { i14, i14, i14, i14, i14, i14, i14, i14, i14, i14, i14, i14, i14, i14, i14, i14, i14, i14, i14, i14, i14, i14, i14, i14, i14, i14, i14, i14, i14, i14, i14, i14, i14, i14, i14, i14, i14, i14, i14, i14, i14, i14, i14, i14, i14, i14, i14, i14, i14, i14 } %mrv_44, i14 %dense_1_out_23_0_V_1, 46

]]></Node>
<StgValue><ssdm name="mrv_45"/></StgValue>
</operation>

<operation id="170" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln9" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="419" bw="700" op_0_bw="700" op_1_bw="14">
<![CDATA[
:99  %mrv_46 = insertvalue { i14, i14, i14, i14, i14, i14, i14, i14, i14, i14, i14, i14, i14, i14, i14, i14, i14, i14, i14, i14, i14, i14, i14, i14, i14, i14, i14, i14, i14, i14, i14, i14, i14, i14, i14, i14, i14, i14, i14, i14, i14, i14, i14, i14, i14, i14, i14, i14, i14, i14 } %mrv_45, i14 %dense_1_out_23_1_V_1, 47

]]></Node>
<StgValue><ssdm name="mrv_46"/></StgValue>
</operation>

<operation id="171" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln9" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="420" bw="700" op_0_bw="700" op_1_bw="14">
<![CDATA[
:100  %mrv_47 = insertvalue { i14, i14, i14, i14, i14, i14, i14, i14, i14, i14, i14, i14, i14, i14, i14, i14, i14, i14, i14, i14, i14, i14, i14, i14, i14, i14, i14, i14, i14, i14, i14, i14, i14, i14, i14, i14, i14, i14, i14, i14, i14, i14, i14, i14, i14, i14, i14, i14, i14, i14 } %mrv_46, i14 %dense_1_out_24_0_V_1, 48

]]></Node>
<StgValue><ssdm name="mrv_47"/></StgValue>
</operation>

<operation id="172" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln9" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="421" bw="700" op_0_bw="700" op_1_bw="14">
<![CDATA[
:101  %mrv_48 = insertvalue { i14, i14, i14, i14, i14, i14, i14, i14, i14, i14, i14, i14, i14, i14, i14, i14, i14, i14, i14, i14, i14, i14, i14, i14, i14, i14, i14, i14, i14, i14, i14, i14, i14, i14, i14, i14, i14, i14, i14, i14, i14, i14, i14, i14, i14, i14, i14, i14, i14, i14 } %mrv_47, i14 %dense_1_out_24_1_V_1, 49

]]></Node>
<StgValue><ssdm name="mrv_48"/></StgValue>
</operation>

<operation id="173" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln9" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="422" bw="0" op_0_bw="700">
<![CDATA[
:102  ret { i14, i14, i14, i14, i14, i14, i14, i14, i14, i14, i14, i14, i14, i14, i14, i14, i14, i14, i14, i14, i14, i14, i14, i14, i14, i14, i14, i14, i14, i14, i14, i14, i14, i14, i14, i14, i14, i14, i14, i14, i14, i14, i14, i14, i14, i14, i14, i14, i14, i14 } %mrv_48

]]></Node>
<StgValue><ssdm name="ret_ln23"/></StgValue>
</operation>
</state>

<state id="3" st_id="3">

<operation id="174" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="72" bw="14" op_0_bw="14" op_1_bw="0" op_2_bw="14" op_3_bw="0">
<![CDATA[
:0  %p_Val2_s = phi i14 [ 0, %DENSE_LOOP_begin ], [ %sum_V, %_ZN13ap_fixed_baseILi29ELi13ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi14ELi6ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.i ]

]]></Node>
<StgValue><ssdm name="p_Val2_s"/></StgValue>
</operation>

<operation id="175" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="73" bw="9" op_0_bw="9" op_1_bw="0" op_2_bw="9" op_3_bw="0">
<![CDATA[
:1  %j_0 = phi i9 [ 0, %DENSE_LOOP_begin ], [ %j, %_ZN13ap_fixed_baseILi29ELi13ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi14ELi6ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.i ]

]]></Node>
<StgValue><ssdm name="j_0"/></StgValue>
</operation>

<operation id="176" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="74" bw="15" op_0_bw="15" op_1_bw="0" op_2_bw="15" op_3_bw="0">
<![CDATA[
:2  %phi_mul = phi i15 [ 0, %DENSE_LOOP_begin ], [ %add_ln1117_1, %_ZN13ap_fixed_baseILi29ELi13ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi14ELi6ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.i ]

]]></Node>
<StgValue><ssdm name="phi_mul"/></StgValue>
</operation>

<operation id="177" st_id="3" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="75" bw="1" op_0_bw="9" op_1_bw="9">
<![CDATA[
:3  %icmp_ln13 = icmp eq i9 %j_0, -112

]]></Node>
<StgValue><ssdm name="icmp_ln13"/></StgValue>
</operation>

<operation id="178" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="76" bw="32" op_0_bw="32" op_1_bw="64" op_2_bw="64" op_3_bw="64">
<![CDATA[
:4  %empty_56 = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 400, i64 400, i64 400)

]]></Node>
<StgValue><ssdm name="empty_56"/></StgValue>
</operation>

<operation id="179" st_id="3" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="77" bw="9" op_0_bw="9" op_1_bw="9">
<![CDATA[
:5  %j = add i9 %j_0, 1

]]></Node>
<StgValue><ssdm name="j"/></StgValue>
</operation>

<operation id="180" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="78" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
:6  br i1 %icmp_ln13, label %_ZN13ap_fixed_baseILi15ELi7ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi14ELi6ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit9.i, label %_ZN13ap_fixed_baseILi29ELi13ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi14ELi6ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.i

]]></Node>
<StgValue><ssdm name="br_ln13"/></StgValue>
</operation>

<operation id="181" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln13" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="81" bw="64" op_0_bw="9">
<![CDATA[
_ZN13ap_fixed_baseILi29ELi13ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi14ELi6ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.i:1  %zext_ln14_1 = zext i9 %j_0 to i64

]]></Node>
<StgValue><ssdm name="zext_ln14_1"/></StgValue>
</operation>

<operation id="182" st_id="3" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln13" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="82" bw="15" op_0_bw="15" op_1_bw="15">
<![CDATA[
_ZN13ap_fixed_baseILi29ELi13ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi14ELi6ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.i:2  %add_ln1117_1 = add i15 %phi_mul, 50

]]></Node>
<StgValue><ssdm name="add_ln1117_1"/></StgValue>
</operation>

<operation id="183" st_id="3" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln13" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="83" bw="15" op_0_bw="15" op_1_bw="15">
<![CDATA[
_ZN13ap_fixed_baseILi29ELi13ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi14ELi6ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.i:3  %add_ln1117 = add i15 %phi_mul, %zext_ln13

]]></Node>
<StgValue><ssdm name="add_ln1117"/></StgValue>
</operation>

<operation id="184" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln13" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="84" bw="64" op_0_bw="15">
<![CDATA[
_ZN13ap_fixed_baseILi29ELi13ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi14ELi6ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.i:4  %zext_ln1117 = zext i15 %add_ln1117 to i64

]]></Node>
<StgValue><ssdm name="zext_ln1117"/></StgValue>
</operation>

<operation id="185" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln13" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="85" bw="15" op_0_bw="9" op_1_bw="64" op_2_bw="64">
<![CDATA[
_ZN13ap_fixed_baseILi29ELi13ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi14ELi6ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.i:5  %dense_1_weights_V_ad = getelementptr [20000 x i9]* @dense_1_weights_V, i64 0, i64 %zext_ln1117

]]></Node>
<StgValue><ssdm name="dense_1_weights_V_ad"/></StgValue>
</operation>

<operation id="186" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln13" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="86" bw="9" op_0_bw="14" op_1_bw="64" op_2_bw="64">
<![CDATA[
_ZN13ap_fixed_baseILi29ELi13ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi14ELi6ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.i:6  %flat_array_V_addr = getelementptr [400 x i14]* %flat_array_V, i64 0, i64 %zext_ln14_1

]]></Node>
<StgValue><ssdm name="flat_array_V_addr"/></StgValue>
</operation>

<operation id="187" st_id="3" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln13" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="87" bw="14" op_0_bw="9">
<![CDATA[
_ZN13ap_fixed_baseILi29ELi13ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi14ELi6ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.i:7  %flat_array_V_load = load i14* %flat_array_V_addr, align 2

]]></Node>
<StgValue><ssdm name="flat_array_V_load"/></StgValue>
</operation>

<operation id="188" st_id="3" stage="2" lat="2">
<core>ROM_nP</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln13" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="89" bw="9" op_0_bw="15">
<![CDATA[
_ZN13ap_fixed_baseILi29ELi13ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi14ELi6ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.i:9  %dense_1_weights_V_lo = load i9* %dense_1_weights_V_ad, align 2

]]></Node>
<StgValue><ssdm name="dense_1_weights_V_lo"/></StgValue>
</operation>

<operation id="189" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln13" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="97" bw="6" op_0_bw="6" op_1_bw="64" op_2_bw="64">
<![CDATA[
_ZN13ap_fixed_baseILi15ELi7ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi14ELi6ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit9.i:0  %dense_1_bias_V_addr = getelementptr [50 x i6]* @dense_1_bias_V, i64 0, i64 %zext_ln14

]]></Node>
<StgValue><ssdm name="dense_1_bias_V_addr"/></StgValue>
</operation>

<operation id="190" st_id="3" stage="2" lat="2">
<core>ROM_nP</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln13" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="98" bw="6" op_0_bw="6">
<![CDATA[
_ZN13ap_fixed_baseILi15ELi7ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi14ELi6ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit9.i:1  %p_Val2_17 = load i6* %dense_1_bias_V_addr, align 1

]]></Node>
<StgValue><ssdm name="p_Val2_17"/></StgValue>
</operation>

<operation id="191" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln13" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="107" bw="1" op_0_bw="1" op_1_bw="13" op_2_bw="32">
<![CDATA[
_ZN13ap_fixed_baseILi15ELi7ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi14ELi6ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit9.i:10  %tmp_51 = call i1 @_ssdm_op_BitSelect.i1.i13.i32(i13 %phi_mul1, i32 11)

]]></Node>
<StgValue><ssdm name="tmp_51"/></StgValue>
</operation>
</state>

<state id="4" st_id="4">

<operation id="192" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="80" bw="0" op_0_bw="0" op_1_bw="0">
<![CDATA[
_ZN13ap_fixed_baseILi29ELi13ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi14ELi6ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.i:0  call void (...)* @_ssdm_op_SpecLoopName([10 x i8]* @p_str3467) nounwind

]]></Node>
<StgValue><ssdm name="specloopname_ln13"/></StgValue>
</operation>

<operation id="193" st_id="4" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="87" bw="14" op_0_bw="9">
<![CDATA[
_ZN13ap_fixed_baseILi29ELi13ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi14ELi6ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.i:7  %flat_array_V_load = load i14* %flat_array_V_addr, align 2

]]></Node>
<StgValue><ssdm name="flat_array_V_load"/></StgValue>
</operation>

<operation id="194" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="88" bw="22" op_0_bw="14">
<![CDATA[
_ZN13ap_fixed_baseILi29ELi13ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi14ELi6ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.i:8  %sext_ln1192 = sext i14 %flat_array_V_load to i22

]]></Node>
<StgValue><ssdm name="sext_ln1192"/></StgValue>
</operation>

<operation id="195" st_id="4" stage="1" lat="2">
<core>ROM_nP</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="89" bw="9" op_0_bw="15">
<![CDATA[
_ZN13ap_fixed_baseILi29ELi13ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi14ELi6ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.i:9  %dense_1_weights_V_lo = load i9* %dense_1_weights_V_ad, align 2

]]></Node>
<StgValue><ssdm name="dense_1_weights_V_lo"/></StgValue>
</operation>

<operation id="196" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="90" bw="22" op_0_bw="9">
<![CDATA[
_ZN13ap_fixed_baseILi29ELi13ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi14ELi6ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.i:10  %sext_ln1192_98 = sext i9 %dense_1_weights_V_lo to i22

]]></Node>
<StgValue><ssdm name="sext_ln1192_98"/></StgValue>
</operation>

<operation id="197" st_id="4" stage="1" lat="1">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="91" bw="22" op_0_bw="22" op_1_bw="22">
<![CDATA[
_ZN13ap_fixed_baseILi29ELi13ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi14ELi6ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.i:11  %mul_ln1192 = mul i22 %sext_ln1192_98, %sext_ln1192

]]></Node>
<StgValue><ssdm name="mul_ln1192"/></StgValue>
</operation>

<operation id="198" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="92" bw="22" op_0_bw="22" op_1_bw="14" op_2_bw="8">
<![CDATA[
_ZN13ap_fixed_baseILi29ELi13ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi14ELi6ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.i:12  %lhs_V = call i22 @_ssdm_op_BitConcatenate.i22.i14.i8(i14 %p_Val2_s, i8 0)

]]></Node>
<StgValue><ssdm name="lhs_V"/></StgValue>
</operation>

<operation id="199" st_id="4" stage="1" lat="1">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="93" bw="22" op_0_bw="22" op_1_bw="22">
<![CDATA[
_ZN13ap_fixed_baseILi29ELi13ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi14ELi6ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.i:13  %ret_V = add i22 %mul_ln1192, %lhs_V

]]></Node>
<StgValue><ssdm name="ret_V"/></StgValue>
</operation>

<operation id="200" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="94" bw="14" op_0_bw="14" op_1_bw="22" op_2_bw="32" op_3_bw="32">
<![CDATA[
_ZN13ap_fixed_baseILi29ELi13ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi14ELi6ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.i:14  %sum_V = call i14 @_ssdm_op_PartSelect.i14.i22.i32.i32(i22 %ret_V, i32 8, i32 21)

]]></Node>
<StgValue><ssdm name="sum_V"/></StgValue>
</operation>

<operation id="201" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="95" bw="0" op_0_bw="0">
<![CDATA[
_ZN13ap_fixed_baseILi29ELi13ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi14ELi6ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.i:15  br label %2

]]></Node>
<StgValue><ssdm name="br_ln13"/></StgValue>
</operation>
</state>

<state id="5" st_id="5">

<operation id="202" st_id="5" stage="1" lat="2">
<core>ROM_nP</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="98" bw="6" op_0_bw="6">
<![CDATA[
_ZN13ap_fixed_baseILi15ELi7ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi14ELi6ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit9.i:1  %p_Val2_17 = load i6* %dense_1_bias_V_addr, align 1

]]></Node>
<StgValue><ssdm name="p_Val2_17"/></StgValue>
</operation>

<operation id="203" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="99" bw="14" op_0_bw="6">
<![CDATA[
_ZN13ap_fixed_baseILi15ELi7ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi14ELi6ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit9.i:2  %sext_ln1265 = sext i6 %p_Val2_17 to i14

]]></Node>
<StgValue><ssdm name="sext_ln1265"/></StgValue>
</operation>

<operation id="204" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="100" bw="13" op_0_bw="14">
<![CDATA[
_ZN13ap_fixed_baseILi15ELi7ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi14ELi6ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit9.i:3  %trunc_ln703 = trunc i14 %p_Val2_s to i13

]]></Node>
<StgValue><ssdm name="trunc_ln703"/></StgValue>
</operation>

<operation id="205" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="101" bw="13" op_0_bw="6">
<![CDATA[
_ZN13ap_fixed_baseILi15ELi7ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi14ELi6ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit9.i:4  %sext_ln703 = sext i6 %p_Val2_17 to i13

]]></Node>
<StgValue><ssdm name="sext_ln703"/></StgValue>
</operation>

<operation id="206" st_id="5" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="102" bw="14" op_0_bw="14" op_1_bw="14">
<![CDATA[
_ZN13ap_fixed_baseILi15ELi7ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi14ELi6ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit9.i:5  %add_ln703 = add i14 %sext_ln1265, %p_Val2_s

]]></Node>
<StgValue><ssdm name="add_ln703"/></StgValue>
</operation>

<operation id="207" st_id="5" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="103" bw="13" op_0_bw="13" op_1_bw="13">
<![CDATA[
_ZN13ap_fixed_baseILi15ELi7ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi14ELi6ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit9.i:6  %add_ln203 = add i13 %trunc_ln703, %sext_ln703

]]></Node>
<StgValue><ssdm name="add_ln203"/></StgValue>
</operation>

<operation id="208" st_id="5" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="104" bw="1" op_0_bw="6" op_1_bw="6">
<![CDATA[
_ZN13ap_fixed_baseILi15ELi7ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi14ELi6ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit9.i:7  %icmp_ln203 = icmp ult i6 %i_0, 25

]]></Node>
<StgValue><ssdm name="icmp_ln203"/></StgValue>
</operation>

<operation id="209" st_id="5" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="105" bw="6" op_0_bw="6" op_1_bw="6">
<![CDATA[
_ZN13ap_fixed_baseILi15ELi7ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi14ELi6ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit9.i:8  %add_ln203_6 = add i6 -25, %i_0

]]></Node>
<StgValue><ssdm name="add_ln203_6"/></StgValue>
</operation>

<operation id="210" st_id="5" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="106" bw="6" op_0_bw="1" op_1_bw="6" op_2_bw="6">
<![CDATA[
_ZN13ap_fixed_baseILi15ELi7ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi14ELi6ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit9.i:9  %select_ln203_50 = select i1 %icmp_ln203, i6 %i_0, i6 %add_ln203_6

]]></Node>
<StgValue><ssdm name="select_ln203_50"/></StgValue>
</operation>

<operation id="211" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="108" bw="1" op_0_bw="1" op_1_bw="14" op_2_bw="32">
<![CDATA[
_ZN13ap_fixed_baseILi15ELi7ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi14ELi6ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit9.i:11  %tmp_52 = call i1 @_ssdm_op_BitSelect.i1.i14.i32(i14 %add_ln703, i32 13)

]]></Node>
<StgValue><ssdm name="tmp_52"/></StgValue>
</operation>

<operation id="212" st_id="5" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="109" bw="13" op_0_bw="1" op_1_bw="13" op_2_bw="13">
<![CDATA[
_ZN13ap_fixed_baseILi15ELi7ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi14ELi6ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit9.i:12  %select_ln19 = select i1 %tmp_52, i13 0, i13 %add_ln203

]]></Node>
<StgValue><ssdm name="select_ln19"/></StgValue>
</operation>

<operation id="213" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="110" bw="14" op_0_bw="13">
<![CDATA[
_ZN13ap_fixed_baseILi15ELi7ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi14ELi6ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit9.i:13  %zext_ln19 = zext i13 %select_ln19 to i14

]]></Node>
<StgValue><ssdm name="zext_ln19"/></StgValue>
</operation>

<operation id="214" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="111" bw="0" op_0_bw="6" op_1_bw="0" op_2_bw="6" op_3_bw="0" op_4_bw="6" op_5_bw="0" op_6_bw="6" op_7_bw="0" op_8_bw="6" op_9_bw="0" op_10_bw="6" op_11_bw="0" op_12_bw="6" op_13_bw="0" op_14_bw="6" op_15_bw="0" op_16_bw="6" op_17_bw="0" op_18_bw="6" op_19_bw="0" op_20_bw="6" op_21_bw="0" op_22_bw="6" op_23_bw="0" op_24_bw="6" op_25_bw="0" op_26_bw="6" op_27_bw="0" op_28_bw="6" op_29_bw="0" op_30_bw="6" op_31_bw="0" op_32_bw="6" op_33_bw="0" op_34_bw="6" op_35_bw="0" op_36_bw="6" op_37_bw="0" op_38_bw="6" op_39_bw="0" op_40_bw="6" op_41_bw="0" op_42_bw="6" op_43_bw="0" op_44_bw="6" op_45_bw="0" op_46_bw="6" op_47_bw="0" op_48_bw="6" op_49_bw="0">
<![CDATA[
_ZN13ap_fixed_baseILi15ELi7ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi14ELi6ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit9.i:14  switch i6 %select_ln203_50, label %branch24 [
    i6 0, label %branch0
    i6 1, label %branch1
    i6 2, label %branch2
    i6 3, label %branch3
    i6 4, label %branch4
    i6 5, label %branch5
    i6 6, label %branch6
    i6 7, label %branch7
    i6 8, label %branch8
    i6 9, label %branch9
    i6 10, label %branch10
    i6 11, label %branch11
    i6 12, label %branch12
    i6 13, label %branch13
    i6 14, label %branch14
    i6 15, label %branch15
    i6 16, label %branch16
    i6 17, label %branch17
    i6 18, label %branch18
    i6 19, label %branch19
    i6 20, label %branch20
    i6 21, label %branch21
    i6 22, label %branch22
    i6 23, label %branch23
  ]

]]></Node>
<StgValue><ssdm name="switch_ln17"/></StgValue>
</operation>

<operation id="215" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="select_ln203_50" val="23"/>
<literal name="tmp_51" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="113" bw="14" op_0_bw="14">
<![CDATA[
branch23:0  %dense_1_out_23_1_V_2 = load i14* %dense_1_out_23_1_V

]]></Node>
<StgValue><ssdm name="dense_1_out_23_1_V_2"/></StgValue>
</operation>

<operation id="216" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="select_ln203_50" val="23"/>
<literal name="tmp_51" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="114" bw="14" op_0_bw="14">
<![CDATA[
branch23:1  %dense_1_out_23_0_V_2 = load i14* %dense_1_out_23_0_V

]]></Node>
<StgValue><ssdm name="dense_1_out_23_0_V_2"/></StgValue>
</operation>

<operation id="217" st_id="5" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="select_ln203_50" val="23"/>
</and_exp></or_exp>
</condition>

<Node id="115" bw="14" op_0_bw="1" op_1_bw="14" op_2_bw="14">
<![CDATA[
branch23:2  %select_ln203_48 = select i1 %tmp_51, i14 %dense_1_out_23_0_V_2, i14 %zext_ln19

]]></Node>
<StgValue><ssdm name="select_ln203_48"/></StgValue>
</operation>

<operation id="218" st_id="5" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="select_ln203_50" val="23"/>
</and_exp></or_exp>
</condition>

<Node id="116" bw="14" op_0_bw="1" op_1_bw="14" op_2_bw="14">
<![CDATA[
branch23:3  %select_ln203_49 = select i1 %tmp_51, i14 %zext_ln19, i14 %dense_1_out_23_1_V_2

]]></Node>
<StgValue><ssdm name="select_ln203_49"/></StgValue>
</operation>

<operation id="219" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="select_ln203_50" val="23"/>
</and_exp></or_exp>
</condition>

<Node id="117" bw="0" op_0_bw="14" op_1_bw="14" op_2_bw="14">
<![CDATA[
branch23:4  store i14 %select_ln203_48, i14* %dense_1_out_23_0_V

]]></Node>
<StgValue><ssdm name="store_ln17"/></StgValue>
</operation>

<operation id="220" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="select_ln203_50" val="23"/>
</and_exp></or_exp>
</condition>

<Node id="118" bw="0" op_0_bw="14" op_1_bw="14" op_2_bw="14">
<![CDATA[
branch23:5  store i14 %select_ln203_49, i14* %dense_1_out_23_1_V

]]></Node>
<StgValue><ssdm name="store_ln17"/></StgValue>
</operation>

<operation id="221" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="select_ln203_50" val="23"/>
</and_exp></or_exp>
</condition>

<Node id="119" bw="0" op_0_bw="0">
<![CDATA[
branch23:6  br label %DENSE_LOOP_end

]]></Node>
<StgValue><ssdm name="br_ln17"/></StgValue>
</operation>

<operation id="222" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="select_ln203_50" val="22"/>
<literal name="tmp_51" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="121" bw="14" op_0_bw="14">
<![CDATA[
branch22:0  %dense_1_out_22_1_V_2 = load i14* %dense_1_out_22_1_V

]]></Node>
<StgValue><ssdm name="dense_1_out_22_1_V_2"/></StgValue>
</operation>

<operation id="223" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="select_ln203_50" val="22"/>
<literal name="tmp_51" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="122" bw="14" op_0_bw="14">
<![CDATA[
branch22:1  %dense_1_out_22_0_V_2 = load i14* %dense_1_out_22_0_V

]]></Node>
<StgValue><ssdm name="dense_1_out_22_0_V_2"/></StgValue>
</operation>

<operation id="224" st_id="5" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="select_ln203_50" val="22"/>
</and_exp></or_exp>
</condition>

<Node id="123" bw="14" op_0_bw="1" op_1_bw="14" op_2_bw="14">
<![CDATA[
branch22:2  %select_ln203_46 = select i1 %tmp_51, i14 %dense_1_out_22_0_V_2, i14 %zext_ln19

]]></Node>
<StgValue><ssdm name="select_ln203_46"/></StgValue>
</operation>

<operation id="225" st_id="5" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="select_ln203_50" val="22"/>
</and_exp></or_exp>
</condition>

<Node id="124" bw="14" op_0_bw="1" op_1_bw="14" op_2_bw="14">
<![CDATA[
branch22:3  %select_ln203_47 = select i1 %tmp_51, i14 %zext_ln19, i14 %dense_1_out_22_1_V_2

]]></Node>
<StgValue><ssdm name="select_ln203_47"/></StgValue>
</operation>

<operation id="226" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="select_ln203_50" val="22"/>
</and_exp></or_exp>
</condition>

<Node id="125" bw="0" op_0_bw="14" op_1_bw="14" op_2_bw="14">
<![CDATA[
branch22:4  store i14 %select_ln203_46, i14* %dense_1_out_22_0_V

]]></Node>
<StgValue><ssdm name="store_ln17"/></StgValue>
</operation>

<operation id="227" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="select_ln203_50" val="22"/>
</and_exp></or_exp>
</condition>

<Node id="126" bw="0" op_0_bw="14" op_1_bw="14" op_2_bw="14">
<![CDATA[
branch22:5  store i14 %select_ln203_47, i14* %dense_1_out_22_1_V

]]></Node>
<StgValue><ssdm name="store_ln17"/></StgValue>
</operation>

<operation id="228" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="select_ln203_50" val="22"/>
</and_exp></or_exp>
</condition>

<Node id="127" bw="0" op_0_bw="0">
<![CDATA[
branch22:6  br label %DENSE_LOOP_end

]]></Node>
<StgValue><ssdm name="br_ln17"/></StgValue>
</operation>

<operation id="229" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="select_ln203_50" val="21"/>
<literal name="tmp_51" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="129" bw="14" op_0_bw="14">
<![CDATA[
branch21:0  %dense_1_out_21_1_V_2 = load i14* %dense_1_out_21_1_V

]]></Node>
<StgValue><ssdm name="dense_1_out_21_1_V_2"/></StgValue>
</operation>

<operation id="230" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="select_ln203_50" val="21"/>
<literal name="tmp_51" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="130" bw="14" op_0_bw="14">
<![CDATA[
branch21:1  %dense_1_out_21_0_V_2 = load i14* %dense_1_out_21_0_V

]]></Node>
<StgValue><ssdm name="dense_1_out_21_0_V_2"/></StgValue>
</operation>

<operation id="231" st_id="5" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="select_ln203_50" val="21"/>
</and_exp></or_exp>
</condition>

<Node id="131" bw="14" op_0_bw="1" op_1_bw="14" op_2_bw="14">
<![CDATA[
branch21:2  %select_ln203_44 = select i1 %tmp_51, i14 %dense_1_out_21_0_V_2, i14 %zext_ln19

]]></Node>
<StgValue><ssdm name="select_ln203_44"/></StgValue>
</operation>

<operation id="232" st_id="5" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="select_ln203_50" val="21"/>
</and_exp></or_exp>
</condition>

<Node id="132" bw="14" op_0_bw="1" op_1_bw="14" op_2_bw="14">
<![CDATA[
branch21:3  %select_ln203_45 = select i1 %tmp_51, i14 %zext_ln19, i14 %dense_1_out_21_1_V_2

]]></Node>
<StgValue><ssdm name="select_ln203_45"/></StgValue>
</operation>

<operation id="233" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="select_ln203_50" val="21"/>
</and_exp></or_exp>
</condition>

<Node id="133" bw="0" op_0_bw="14" op_1_bw="14" op_2_bw="14">
<![CDATA[
branch21:4  store i14 %select_ln203_44, i14* %dense_1_out_21_0_V

]]></Node>
<StgValue><ssdm name="store_ln17"/></StgValue>
</operation>

<operation id="234" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="select_ln203_50" val="21"/>
</and_exp></or_exp>
</condition>

<Node id="134" bw="0" op_0_bw="14" op_1_bw="14" op_2_bw="14">
<![CDATA[
branch21:5  store i14 %select_ln203_45, i14* %dense_1_out_21_1_V

]]></Node>
<StgValue><ssdm name="store_ln17"/></StgValue>
</operation>

<operation id="235" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="select_ln203_50" val="21"/>
</and_exp></or_exp>
</condition>

<Node id="135" bw="0" op_0_bw="0">
<![CDATA[
branch21:6  br label %DENSE_LOOP_end

]]></Node>
<StgValue><ssdm name="br_ln17"/></StgValue>
</operation>

<operation id="236" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="select_ln203_50" val="20"/>
<literal name="tmp_51" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="137" bw="14" op_0_bw="14">
<![CDATA[
branch20:0  %dense_1_out_20_1_V_2 = load i14* %dense_1_out_20_1_V

]]></Node>
<StgValue><ssdm name="dense_1_out_20_1_V_2"/></StgValue>
</operation>

<operation id="237" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="select_ln203_50" val="20"/>
<literal name="tmp_51" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="138" bw="14" op_0_bw="14">
<![CDATA[
branch20:1  %dense_1_out_20_0_V_2 = load i14* %dense_1_out_20_0_V

]]></Node>
<StgValue><ssdm name="dense_1_out_20_0_V_2"/></StgValue>
</operation>

<operation id="238" st_id="5" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="select_ln203_50" val="20"/>
</and_exp></or_exp>
</condition>

<Node id="139" bw="14" op_0_bw="1" op_1_bw="14" op_2_bw="14">
<![CDATA[
branch20:2  %select_ln203_42 = select i1 %tmp_51, i14 %dense_1_out_20_0_V_2, i14 %zext_ln19

]]></Node>
<StgValue><ssdm name="select_ln203_42"/></StgValue>
</operation>

<operation id="239" st_id="5" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="select_ln203_50" val="20"/>
</and_exp></or_exp>
</condition>

<Node id="140" bw="14" op_0_bw="1" op_1_bw="14" op_2_bw="14">
<![CDATA[
branch20:3  %select_ln203_43 = select i1 %tmp_51, i14 %zext_ln19, i14 %dense_1_out_20_1_V_2

]]></Node>
<StgValue><ssdm name="select_ln203_43"/></StgValue>
</operation>

<operation id="240" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="select_ln203_50" val="20"/>
</and_exp></or_exp>
</condition>

<Node id="141" bw="0" op_0_bw="14" op_1_bw="14" op_2_bw="14">
<![CDATA[
branch20:4  store i14 %select_ln203_42, i14* %dense_1_out_20_0_V

]]></Node>
<StgValue><ssdm name="store_ln17"/></StgValue>
</operation>

<operation id="241" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="select_ln203_50" val="20"/>
</and_exp></or_exp>
</condition>

<Node id="142" bw="0" op_0_bw="14" op_1_bw="14" op_2_bw="14">
<![CDATA[
branch20:5  store i14 %select_ln203_43, i14* %dense_1_out_20_1_V

]]></Node>
<StgValue><ssdm name="store_ln17"/></StgValue>
</operation>

<operation id="242" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="select_ln203_50" val="20"/>
</and_exp></or_exp>
</condition>

<Node id="143" bw="0" op_0_bw="0">
<![CDATA[
branch20:6  br label %DENSE_LOOP_end

]]></Node>
<StgValue><ssdm name="br_ln17"/></StgValue>
</operation>

<operation id="243" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="select_ln203_50" val="19"/>
<literal name="tmp_51" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="145" bw="14" op_0_bw="14">
<![CDATA[
branch19:0  %dense_1_out_19_1_V_2 = load i14* %dense_1_out_19_1_V

]]></Node>
<StgValue><ssdm name="dense_1_out_19_1_V_2"/></StgValue>
</operation>

<operation id="244" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="select_ln203_50" val="19"/>
<literal name="tmp_51" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="146" bw="14" op_0_bw="14">
<![CDATA[
branch19:1  %dense_1_out_19_0_V_2 = load i14* %dense_1_out_19_0_V

]]></Node>
<StgValue><ssdm name="dense_1_out_19_0_V_2"/></StgValue>
</operation>

<operation id="245" st_id="5" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="select_ln203_50" val="19"/>
</and_exp></or_exp>
</condition>

<Node id="147" bw="14" op_0_bw="1" op_1_bw="14" op_2_bw="14">
<![CDATA[
branch19:2  %select_ln203_40 = select i1 %tmp_51, i14 %dense_1_out_19_0_V_2, i14 %zext_ln19

]]></Node>
<StgValue><ssdm name="select_ln203_40"/></StgValue>
</operation>

<operation id="246" st_id="5" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="select_ln203_50" val="19"/>
</and_exp></or_exp>
</condition>

<Node id="148" bw="14" op_0_bw="1" op_1_bw="14" op_2_bw="14">
<![CDATA[
branch19:3  %select_ln203_41 = select i1 %tmp_51, i14 %zext_ln19, i14 %dense_1_out_19_1_V_2

]]></Node>
<StgValue><ssdm name="select_ln203_41"/></StgValue>
</operation>

<operation id="247" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="select_ln203_50" val="19"/>
</and_exp></or_exp>
</condition>

<Node id="149" bw="0" op_0_bw="14" op_1_bw="14" op_2_bw="14">
<![CDATA[
branch19:4  store i14 %select_ln203_40, i14* %dense_1_out_19_0_V

]]></Node>
<StgValue><ssdm name="store_ln17"/></StgValue>
</operation>

<operation id="248" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="select_ln203_50" val="19"/>
</and_exp></or_exp>
</condition>

<Node id="150" bw="0" op_0_bw="14" op_1_bw="14" op_2_bw="14">
<![CDATA[
branch19:5  store i14 %select_ln203_41, i14* %dense_1_out_19_1_V

]]></Node>
<StgValue><ssdm name="store_ln17"/></StgValue>
</operation>

<operation id="249" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="select_ln203_50" val="19"/>
</and_exp></or_exp>
</condition>

<Node id="151" bw="0" op_0_bw="0">
<![CDATA[
branch19:6  br label %DENSE_LOOP_end

]]></Node>
<StgValue><ssdm name="br_ln17"/></StgValue>
</operation>

<operation id="250" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="select_ln203_50" val="18"/>
<literal name="tmp_51" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="153" bw="14" op_0_bw="14">
<![CDATA[
branch18:0  %dense_1_out_18_1_V_2 = load i14* %dense_1_out_18_1_V

]]></Node>
<StgValue><ssdm name="dense_1_out_18_1_V_2"/></StgValue>
</operation>

<operation id="251" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="select_ln203_50" val="18"/>
<literal name="tmp_51" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="154" bw="14" op_0_bw="14">
<![CDATA[
branch18:1  %dense_1_out_18_0_V_2 = load i14* %dense_1_out_18_0_V

]]></Node>
<StgValue><ssdm name="dense_1_out_18_0_V_2"/></StgValue>
</operation>

<operation id="252" st_id="5" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="select_ln203_50" val="18"/>
</and_exp></or_exp>
</condition>

<Node id="155" bw="14" op_0_bw="1" op_1_bw="14" op_2_bw="14">
<![CDATA[
branch18:2  %select_ln203_38 = select i1 %tmp_51, i14 %dense_1_out_18_0_V_2, i14 %zext_ln19

]]></Node>
<StgValue><ssdm name="select_ln203_38"/></StgValue>
</operation>

<operation id="253" st_id="5" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="select_ln203_50" val="18"/>
</and_exp></or_exp>
</condition>

<Node id="156" bw="14" op_0_bw="1" op_1_bw="14" op_2_bw="14">
<![CDATA[
branch18:3  %select_ln203_39 = select i1 %tmp_51, i14 %zext_ln19, i14 %dense_1_out_18_1_V_2

]]></Node>
<StgValue><ssdm name="select_ln203_39"/></StgValue>
</operation>

<operation id="254" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="select_ln203_50" val="18"/>
</and_exp></or_exp>
</condition>

<Node id="157" bw="0" op_0_bw="14" op_1_bw="14" op_2_bw="14">
<![CDATA[
branch18:4  store i14 %select_ln203_38, i14* %dense_1_out_18_0_V

]]></Node>
<StgValue><ssdm name="store_ln17"/></StgValue>
</operation>

<operation id="255" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="select_ln203_50" val="18"/>
</and_exp></or_exp>
</condition>

<Node id="158" bw="0" op_0_bw="14" op_1_bw="14" op_2_bw="14">
<![CDATA[
branch18:5  store i14 %select_ln203_39, i14* %dense_1_out_18_1_V

]]></Node>
<StgValue><ssdm name="store_ln17"/></StgValue>
</operation>

<operation id="256" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="select_ln203_50" val="18"/>
</and_exp></or_exp>
</condition>

<Node id="159" bw="0" op_0_bw="0">
<![CDATA[
branch18:6  br label %DENSE_LOOP_end

]]></Node>
<StgValue><ssdm name="br_ln17"/></StgValue>
</operation>

<operation id="257" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="select_ln203_50" val="17"/>
<literal name="tmp_51" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="161" bw="14" op_0_bw="14">
<![CDATA[
branch17:0  %dense_1_out_17_1_V_2 = load i14* %dense_1_out_17_1_V

]]></Node>
<StgValue><ssdm name="dense_1_out_17_1_V_2"/></StgValue>
</operation>

<operation id="258" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="select_ln203_50" val="17"/>
<literal name="tmp_51" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="162" bw="14" op_0_bw="14">
<![CDATA[
branch17:1  %dense_1_out_17_0_V_2 = load i14* %dense_1_out_17_0_V

]]></Node>
<StgValue><ssdm name="dense_1_out_17_0_V_2"/></StgValue>
</operation>

<operation id="259" st_id="5" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="select_ln203_50" val="17"/>
</and_exp></or_exp>
</condition>

<Node id="163" bw="14" op_0_bw="1" op_1_bw="14" op_2_bw="14">
<![CDATA[
branch17:2  %select_ln203_36 = select i1 %tmp_51, i14 %dense_1_out_17_0_V_2, i14 %zext_ln19

]]></Node>
<StgValue><ssdm name="select_ln203_36"/></StgValue>
</operation>

<operation id="260" st_id="5" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="select_ln203_50" val="17"/>
</and_exp></or_exp>
</condition>

<Node id="164" bw="14" op_0_bw="1" op_1_bw="14" op_2_bw="14">
<![CDATA[
branch17:3  %select_ln203_37 = select i1 %tmp_51, i14 %zext_ln19, i14 %dense_1_out_17_1_V_2

]]></Node>
<StgValue><ssdm name="select_ln203_37"/></StgValue>
</operation>

<operation id="261" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="select_ln203_50" val="17"/>
</and_exp></or_exp>
</condition>

<Node id="165" bw="0" op_0_bw="14" op_1_bw="14" op_2_bw="14">
<![CDATA[
branch17:4  store i14 %select_ln203_36, i14* %dense_1_out_17_0_V

]]></Node>
<StgValue><ssdm name="store_ln17"/></StgValue>
</operation>

<operation id="262" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="select_ln203_50" val="17"/>
</and_exp></or_exp>
</condition>

<Node id="166" bw="0" op_0_bw="14" op_1_bw="14" op_2_bw="14">
<![CDATA[
branch17:5  store i14 %select_ln203_37, i14* %dense_1_out_17_1_V

]]></Node>
<StgValue><ssdm name="store_ln17"/></StgValue>
</operation>

<operation id="263" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="select_ln203_50" val="17"/>
</and_exp></or_exp>
</condition>

<Node id="167" bw="0" op_0_bw="0">
<![CDATA[
branch17:6  br label %DENSE_LOOP_end

]]></Node>
<StgValue><ssdm name="br_ln17"/></StgValue>
</operation>

<operation id="264" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="select_ln203_50" val="16"/>
<literal name="tmp_51" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="169" bw="14" op_0_bw="14">
<![CDATA[
branch16:0  %dense_1_out_16_1_V_2 = load i14* %dense_1_out_16_1_V

]]></Node>
<StgValue><ssdm name="dense_1_out_16_1_V_2"/></StgValue>
</operation>

<operation id="265" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="select_ln203_50" val="16"/>
<literal name="tmp_51" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="170" bw="14" op_0_bw="14">
<![CDATA[
branch16:1  %dense_1_out_16_0_V_2 = load i14* %dense_1_out_16_0_V

]]></Node>
<StgValue><ssdm name="dense_1_out_16_0_V_2"/></StgValue>
</operation>

<operation id="266" st_id="5" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="select_ln203_50" val="16"/>
</and_exp></or_exp>
</condition>

<Node id="171" bw="14" op_0_bw="1" op_1_bw="14" op_2_bw="14">
<![CDATA[
branch16:2  %select_ln203_34 = select i1 %tmp_51, i14 %dense_1_out_16_0_V_2, i14 %zext_ln19

]]></Node>
<StgValue><ssdm name="select_ln203_34"/></StgValue>
</operation>

<operation id="267" st_id="5" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="select_ln203_50" val="16"/>
</and_exp></or_exp>
</condition>

<Node id="172" bw="14" op_0_bw="1" op_1_bw="14" op_2_bw="14">
<![CDATA[
branch16:3  %select_ln203_35 = select i1 %tmp_51, i14 %zext_ln19, i14 %dense_1_out_16_1_V_2

]]></Node>
<StgValue><ssdm name="select_ln203_35"/></StgValue>
</operation>

<operation id="268" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="select_ln203_50" val="16"/>
</and_exp></or_exp>
</condition>

<Node id="173" bw="0" op_0_bw="14" op_1_bw="14" op_2_bw="14">
<![CDATA[
branch16:4  store i14 %select_ln203_34, i14* %dense_1_out_16_0_V

]]></Node>
<StgValue><ssdm name="store_ln17"/></StgValue>
</operation>

<operation id="269" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="select_ln203_50" val="16"/>
</and_exp></or_exp>
</condition>

<Node id="174" bw="0" op_0_bw="14" op_1_bw="14" op_2_bw="14">
<![CDATA[
branch16:5  store i14 %select_ln203_35, i14* %dense_1_out_16_1_V

]]></Node>
<StgValue><ssdm name="store_ln17"/></StgValue>
</operation>

<operation id="270" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="select_ln203_50" val="16"/>
</and_exp></or_exp>
</condition>

<Node id="175" bw="0" op_0_bw="0">
<![CDATA[
branch16:6  br label %DENSE_LOOP_end

]]></Node>
<StgValue><ssdm name="br_ln17"/></StgValue>
</operation>

<operation id="271" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="select_ln203_50" val="15"/>
<literal name="tmp_51" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="177" bw="14" op_0_bw="14">
<![CDATA[
branch15:0  %dense_1_out_15_1_V_2 = load i14* %dense_1_out_15_1_V

]]></Node>
<StgValue><ssdm name="dense_1_out_15_1_V_2"/></StgValue>
</operation>

<operation id="272" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="select_ln203_50" val="15"/>
<literal name="tmp_51" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="178" bw="14" op_0_bw="14">
<![CDATA[
branch15:1  %dense_1_out_15_0_V_2 = load i14* %dense_1_out_15_0_V

]]></Node>
<StgValue><ssdm name="dense_1_out_15_0_V_2"/></StgValue>
</operation>

<operation id="273" st_id="5" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="select_ln203_50" val="15"/>
</and_exp></or_exp>
</condition>

<Node id="179" bw="14" op_0_bw="1" op_1_bw="14" op_2_bw="14">
<![CDATA[
branch15:2  %select_ln203_32 = select i1 %tmp_51, i14 %dense_1_out_15_0_V_2, i14 %zext_ln19

]]></Node>
<StgValue><ssdm name="select_ln203_32"/></StgValue>
</operation>

<operation id="274" st_id="5" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="select_ln203_50" val="15"/>
</and_exp></or_exp>
</condition>

<Node id="180" bw="14" op_0_bw="1" op_1_bw="14" op_2_bw="14">
<![CDATA[
branch15:3  %select_ln203_33 = select i1 %tmp_51, i14 %zext_ln19, i14 %dense_1_out_15_1_V_2

]]></Node>
<StgValue><ssdm name="select_ln203_33"/></StgValue>
</operation>

<operation id="275" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="select_ln203_50" val="15"/>
</and_exp></or_exp>
</condition>

<Node id="181" bw="0" op_0_bw="14" op_1_bw="14" op_2_bw="14">
<![CDATA[
branch15:4  store i14 %select_ln203_32, i14* %dense_1_out_15_0_V

]]></Node>
<StgValue><ssdm name="store_ln17"/></StgValue>
</operation>

<operation id="276" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="select_ln203_50" val="15"/>
</and_exp></or_exp>
</condition>

<Node id="182" bw="0" op_0_bw="14" op_1_bw="14" op_2_bw="14">
<![CDATA[
branch15:5  store i14 %select_ln203_33, i14* %dense_1_out_15_1_V

]]></Node>
<StgValue><ssdm name="store_ln17"/></StgValue>
</operation>

<operation id="277" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="select_ln203_50" val="15"/>
</and_exp></or_exp>
</condition>

<Node id="183" bw="0" op_0_bw="0">
<![CDATA[
branch15:6  br label %DENSE_LOOP_end

]]></Node>
<StgValue><ssdm name="br_ln17"/></StgValue>
</operation>

<operation id="278" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="select_ln203_50" val="14"/>
<literal name="tmp_51" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="185" bw="14" op_0_bw="14">
<![CDATA[
branch14:0  %dense_1_out_14_1_V_2 = load i14* %dense_1_out_14_1_V

]]></Node>
<StgValue><ssdm name="dense_1_out_14_1_V_2"/></StgValue>
</operation>

<operation id="279" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="select_ln203_50" val="14"/>
<literal name="tmp_51" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="186" bw="14" op_0_bw="14">
<![CDATA[
branch14:1  %dense_1_out_14_0_V_2 = load i14* %dense_1_out_14_0_V

]]></Node>
<StgValue><ssdm name="dense_1_out_14_0_V_2"/></StgValue>
</operation>

<operation id="280" st_id="5" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="select_ln203_50" val="14"/>
</and_exp></or_exp>
</condition>

<Node id="187" bw="14" op_0_bw="1" op_1_bw="14" op_2_bw="14">
<![CDATA[
branch14:2  %select_ln203_30 = select i1 %tmp_51, i14 %dense_1_out_14_0_V_2, i14 %zext_ln19

]]></Node>
<StgValue><ssdm name="select_ln203_30"/></StgValue>
</operation>

<operation id="281" st_id="5" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="select_ln203_50" val="14"/>
</and_exp></or_exp>
</condition>

<Node id="188" bw="14" op_0_bw="1" op_1_bw="14" op_2_bw="14">
<![CDATA[
branch14:3  %select_ln203_31 = select i1 %tmp_51, i14 %zext_ln19, i14 %dense_1_out_14_1_V_2

]]></Node>
<StgValue><ssdm name="select_ln203_31"/></StgValue>
</operation>

<operation id="282" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="select_ln203_50" val="14"/>
</and_exp></or_exp>
</condition>

<Node id="189" bw="0" op_0_bw="14" op_1_bw="14" op_2_bw="14">
<![CDATA[
branch14:4  store i14 %select_ln203_30, i14* %dense_1_out_14_0_V

]]></Node>
<StgValue><ssdm name="store_ln17"/></StgValue>
</operation>

<operation id="283" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="select_ln203_50" val="14"/>
</and_exp></or_exp>
</condition>

<Node id="190" bw="0" op_0_bw="14" op_1_bw="14" op_2_bw="14">
<![CDATA[
branch14:5  store i14 %select_ln203_31, i14* %dense_1_out_14_1_V

]]></Node>
<StgValue><ssdm name="store_ln17"/></StgValue>
</operation>

<operation id="284" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="select_ln203_50" val="14"/>
</and_exp></or_exp>
</condition>

<Node id="191" bw="0" op_0_bw="0">
<![CDATA[
branch14:6  br label %DENSE_LOOP_end

]]></Node>
<StgValue><ssdm name="br_ln17"/></StgValue>
</operation>

<operation id="285" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="select_ln203_50" val="13"/>
<literal name="tmp_51" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="193" bw="14" op_0_bw="14">
<![CDATA[
branch13:0  %dense_1_out_13_0_V_2 = load i14* %dense_1_out_13_0_V

]]></Node>
<StgValue><ssdm name="dense_1_out_13_0_V_2"/></StgValue>
</operation>

<operation id="286" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="select_ln203_50" val="13"/>
<literal name="tmp_51" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="194" bw="14" op_0_bw="14">
<![CDATA[
branch13:1  %dense_1_out_13_1_V_2 = load i14* %dense_1_out_13_1_V

]]></Node>
<StgValue><ssdm name="dense_1_out_13_1_V_2"/></StgValue>
</operation>

<operation id="287" st_id="5" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="select_ln203_50" val="13"/>
</and_exp></or_exp>
</condition>

<Node id="195" bw="14" op_0_bw="1" op_1_bw="14" op_2_bw="14">
<![CDATA[
branch13:2  %select_ln203_28 = select i1 %tmp_51, i14 %zext_ln19, i14 %dense_1_out_13_1_V_2

]]></Node>
<StgValue><ssdm name="select_ln203_28"/></StgValue>
</operation>

<operation id="288" st_id="5" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="select_ln203_50" val="13"/>
</and_exp></or_exp>
</condition>

<Node id="196" bw="14" op_0_bw="1" op_1_bw="14" op_2_bw="14">
<![CDATA[
branch13:3  %select_ln203_29 = select i1 %tmp_51, i14 %dense_1_out_13_0_V_2, i14 %zext_ln19

]]></Node>
<StgValue><ssdm name="select_ln203_29"/></StgValue>
</operation>

<operation id="289" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="select_ln203_50" val="13"/>
</and_exp></or_exp>
</condition>

<Node id="197" bw="0" op_0_bw="14" op_1_bw="14" op_2_bw="14">
<![CDATA[
branch13:4  store i14 %select_ln203_28, i14* %dense_1_out_13_1_V

]]></Node>
<StgValue><ssdm name="store_ln17"/></StgValue>
</operation>

<operation id="290" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="select_ln203_50" val="13"/>
</and_exp></or_exp>
</condition>

<Node id="198" bw="0" op_0_bw="14" op_1_bw="14" op_2_bw="14">
<![CDATA[
branch13:5  store i14 %select_ln203_29, i14* %dense_1_out_13_0_V

]]></Node>
<StgValue><ssdm name="store_ln17"/></StgValue>
</operation>

<operation id="291" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="select_ln203_50" val="13"/>
</and_exp></or_exp>
</condition>

<Node id="199" bw="0" op_0_bw="0">
<![CDATA[
branch13:6  br label %DENSE_LOOP_end

]]></Node>
<StgValue><ssdm name="br_ln17"/></StgValue>
</operation>

<operation id="292" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="select_ln203_50" val="12"/>
<literal name="tmp_51" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="201" bw="14" op_0_bw="14">
<![CDATA[
branch12:0  %dense_1_out_12_0_V_2 = load i14* %dense_1_out_12_0_V

]]></Node>
<StgValue><ssdm name="dense_1_out_12_0_V_2"/></StgValue>
</operation>

<operation id="293" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="select_ln203_50" val="12"/>
<literal name="tmp_51" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="202" bw="14" op_0_bw="14">
<![CDATA[
branch12:1  %dense_1_out_12_1_V_2 = load i14* %dense_1_out_12_1_V

]]></Node>
<StgValue><ssdm name="dense_1_out_12_1_V_2"/></StgValue>
</operation>

<operation id="294" st_id="5" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="select_ln203_50" val="12"/>
</and_exp></or_exp>
</condition>

<Node id="203" bw="14" op_0_bw="1" op_1_bw="14" op_2_bw="14">
<![CDATA[
branch12:2  %select_ln203_26 = select i1 %tmp_51, i14 %zext_ln19, i14 %dense_1_out_12_1_V_2

]]></Node>
<StgValue><ssdm name="select_ln203_26"/></StgValue>
</operation>

<operation id="295" st_id="5" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="select_ln203_50" val="12"/>
</and_exp></or_exp>
</condition>

<Node id="204" bw="14" op_0_bw="1" op_1_bw="14" op_2_bw="14">
<![CDATA[
branch12:3  %select_ln203_27 = select i1 %tmp_51, i14 %dense_1_out_12_0_V_2, i14 %zext_ln19

]]></Node>
<StgValue><ssdm name="select_ln203_27"/></StgValue>
</operation>

<operation id="296" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="select_ln203_50" val="12"/>
</and_exp></or_exp>
</condition>

<Node id="205" bw="0" op_0_bw="14" op_1_bw="14" op_2_bw="14">
<![CDATA[
branch12:4  store i14 %select_ln203_26, i14* %dense_1_out_12_1_V

]]></Node>
<StgValue><ssdm name="store_ln17"/></StgValue>
</operation>

<operation id="297" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="select_ln203_50" val="12"/>
</and_exp></or_exp>
</condition>

<Node id="206" bw="0" op_0_bw="14" op_1_bw="14" op_2_bw="14">
<![CDATA[
branch12:5  store i14 %select_ln203_27, i14* %dense_1_out_12_0_V

]]></Node>
<StgValue><ssdm name="store_ln17"/></StgValue>
</operation>

<operation id="298" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="select_ln203_50" val="12"/>
</and_exp></or_exp>
</condition>

<Node id="207" bw="0" op_0_bw="0">
<![CDATA[
branch12:6  br label %DENSE_LOOP_end

]]></Node>
<StgValue><ssdm name="br_ln17"/></StgValue>
</operation>

<operation id="299" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="select_ln203_50" val="11"/>
<literal name="tmp_51" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="209" bw="14" op_0_bw="14">
<![CDATA[
branch11:0  %dense_1_out_11_0_V_2 = load i14* %dense_1_out_11_0_V

]]></Node>
<StgValue><ssdm name="dense_1_out_11_0_V_2"/></StgValue>
</operation>

<operation id="300" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="select_ln203_50" val="11"/>
<literal name="tmp_51" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="210" bw="14" op_0_bw="14">
<![CDATA[
branch11:1  %dense_1_out_11_1_V_2 = load i14* %dense_1_out_11_1_V

]]></Node>
<StgValue><ssdm name="dense_1_out_11_1_V_2"/></StgValue>
</operation>

<operation id="301" st_id="5" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="select_ln203_50" val="11"/>
</and_exp></or_exp>
</condition>

<Node id="211" bw="14" op_0_bw="1" op_1_bw="14" op_2_bw="14">
<![CDATA[
branch11:2  %select_ln203_24 = select i1 %tmp_51, i14 %zext_ln19, i14 %dense_1_out_11_1_V_2

]]></Node>
<StgValue><ssdm name="select_ln203_24"/></StgValue>
</operation>

<operation id="302" st_id="5" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="select_ln203_50" val="11"/>
</and_exp></or_exp>
</condition>

<Node id="212" bw="14" op_0_bw="1" op_1_bw="14" op_2_bw="14">
<![CDATA[
branch11:3  %select_ln203_25 = select i1 %tmp_51, i14 %dense_1_out_11_0_V_2, i14 %zext_ln19

]]></Node>
<StgValue><ssdm name="select_ln203_25"/></StgValue>
</operation>

<operation id="303" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="select_ln203_50" val="11"/>
</and_exp></or_exp>
</condition>

<Node id="213" bw="0" op_0_bw="14" op_1_bw="14" op_2_bw="14">
<![CDATA[
branch11:4  store i14 %select_ln203_24, i14* %dense_1_out_11_1_V

]]></Node>
<StgValue><ssdm name="store_ln17"/></StgValue>
</operation>

<operation id="304" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="select_ln203_50" val="11"/>
</and_exp></or_exp>
</condition>

<Node id="214" bw="0" op_0_bw="14" op_1_bw="14" op_2_bw="14">
<![CDATA[
branch11:5  store i14 %select_ln203_25, i14* %dense_1_out_11_0_V

]]></Node>
<StgValue><ssdm name="store_ln17"/></StgValue>
</operation>

<operation id="305" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="select_ln203_50" val="11"/>
</and_exp></or_exp>
</condition>

<Node id="215" bw="0" op_0_bw="0">
<![CDATA[
branch11:6  br label %DENSE_LOOP_end

]]></Node>
<StgValue><ssdm name="br_ln17"/></StgValue>
</operation>

<operation id="306" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="select_ln203_50" val="10"/>
<literal name="tmp_51" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="217" bw="14" op_0_bw="14">
<![CDATA[
branch10:0  %dense_1_out_10_0_V_2 = load i14* %dense_1_out_10_0_V

]]></Node>
<StgValue><ssdm name="dense_1_out_10_0_V_2"/></StgValue>
</operation>

<operation id="307" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="select_ln203_50" val="10"/>
<literal name="tmp_51" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="218" bw="14" op_0_bw="14">
<![CDATA[
branch10:1  %dense_1_out_10_1_V_2 = load i14* %dense_1_out_10_1_V

]]></Node>
<StgValue><ssdm name="dense_1_out_10_1_V_2"/></StgValue>
</operation>

<operation id="308" st_id="5" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="select_ln203_50" val="10"/>
</and_exp></or_exp>
</condition>

<Node id="219" bw="14" op_0_bw="1" op_1_bw="14" op_2_bw="14">
<![CDATA[
branch10:2  %select_ln203_22 = select i1 %tmp_51, i14 %zext_ln19, i14 %dense_1_out_10_1_V_2

]]></Node>
<StgValue><ssdm name="select_ln203_22"/></StgValue>
</operation>

<operation id="309" st_id="5" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="select_ln203_50" val="10"/>
</and_exp></or_exp>
</condition>

<Node id="220" bw="14" op_0_bw="1" op_1_bw="14" op_2_bw="14">
<![CDATA[
branch10:3  %select_ln203_23 = select i1 %tmp_51, i14 %dense_1_out_10_0_V_2, i14 %zext_ln19

]]></Node>
<StgValue><ssdm name="select_ln203_23"/></StgValue>
</operation>

<operation id="310" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="select_ln203_50" val="10"/>
</and_exp></or_exp>
</condition>

<Node id="221" bw="0" op_0_bw="14" op_1_bw="14" op_2_bw="14">
<![CDATA[
branch10:4  store i14 %select_ln203_22, i14* %dense_1_out_10_1_V

]]></Node>
<StgValue><ssdm name="store_ln17"/></StgValue>
</operation>

<operation id="311" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="select_ln203_50" val="10"/>
</and_exp></or_exp>
</condition>

<Node id="222" bw="0" op_0_bw="14" op_1_bw="14" op_2_bw="14">
<![CDATA[
branch10:5  store i14 %select_ln203_23, i14* %dense_1_out_10_0_V

]]></Node>
<StgValue><ssdm name="store_ln17"/></StgValue>
</operation>

<operation id="312" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="select_ln203_50" val="10"/>
</and_exp></or_exp>
</condition>

<Node id="223" bw="0" op_0_bw="0">
<![CDATA[
branch10:6  br label %DENSE_LOOP_end

]]></Node>
<StgValue><ssdm name="br_ln17"/></StgValue>
</operation>

<operation id="313" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="select_ln203_50" val="9"/>
<literal name="tmp_51" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="225" bw="14" op_0_bw="14">
<![CDATA[
branch9:0  %dense_1_out_9_0_V_3 = load i14* %dense_1_out_9_0_V_s

]]></Node>
<StgValue><ssdm name="dense_1_out_9_0_V_3"/></StgValue>
</operation>

<operation id="314" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="select_ln203_50" val="9"/>
<literal name="tmp_51" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="226" bw="14" op_0_bw="14">
<![CDATA[
branch9:1  %dense_1_out_9_1_V_3 = load i14* %dense_1_out_9_1_V_s

]]></Node>
<StgValue><ssdm name="dense_1_out_9_1_V_3"/></StgValue>
</operation>

<operation id="315" st_id="5" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="select_ln203_50" val="9"/>
</and_exp></or_exp>
</condition>

<Node id="227" bw="14" op_0_bw="1" op_1_bw="14" op_2_bw="14">
<![CDATA[
branch9:2  %select_ln203_20 = select i1 %tmp_51, i14 %zext_ln19, i14 %dense_1_out_9_1_V_3

]]></Node>
<StgValue><ssdm name="select_ln203_20"/></StgValue>
</operation>

<operation id="316" st_id="5" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="select_ln203_50" val="9"/>
</and_exp></or_exp>
</condition>

<Node id="228" bw="14" op_0_bw="1" op_1_bw="14" op_2_bw="14">
<![CDATA[
branch9:3  %select_ln203_21 = select i1 %tmp_51, i14 %dense_1_out_9_0_V_3, i14 %zext_ln19

]]></Node>
<StgValue><ssdm name="select_ln203_21"/></StgValue>
</operation>

<operation id="317" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="select_ln203_50" val="9"/>
</and_exp></or_exp>
</condition>

<Node id="229" bw="0" op_0_bw="14" op_1_bw="14" op_2_bw="14">
<![CDATA[
branch9:4  store i14 %select_ln203_20, i14* %dense_1_out_9_1_V_s

]]></Node>
<StgValue><ssdm name="store_ln17"/></StgValue>
</operation>

<operation id="318" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="select_ln203_50" val="9"/>
</and_exp></or_exp>
</condition>

<Node id="230" bw="0" op_0_bw="14" op_1_bw="14" op_2_bw="14">
<![CDATA[
branch9:5  store i14 %select_ln203_21, i14* %dense_1_out_9_0_V_s

]]></Node>
<StgValue><ssdm name="store_ln17"/></StgValue>
</operation>

<operation id="319" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="select_ln203_50" val="9"/>
</and_exp></or_exp>
</condition>

<Node id="231" bw="0" op_0_bw="0">
<![CDATA[
branch9:6  br label %DENSE_LOOP_end

]]></Node>
<StgValue><ssdm name="br_ln17"/></StgValue>
</operation>

<operation id="320" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="select_ln203_50" val="8"/>
<literal name="tmp_51" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="233" bw="14" op_0_bw="14">
<![CDATA[
branch8:0  %dense_1_out_8_0_V_3 = load i14* %dense_1_out_8_0_V_s

]]></Node>
<StgValue><ssdm name="dense_1_out_8_0_V_3"/></StgValue>
</operation>

<operation id="321" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="select_ln203_50" val="8"/>
<literal name="tmp_51" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="234" bw="14" op_0_bw="14">
<![CDATA[
branch8:1  %dense_1_out_8_1_V_3 = load i14* %dense_1_out_8_1_V_s

]]></Node>
<StgValue><ssdm name="dense_1_out_8_1_V_3"/></StgValue>
</operation>

<operation id="322" st_id="5" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="select_ln203_50" val="8"/>
</and_exp></or_exp>
</condition>

<Node id="235" bw="14" op_0_bw="1" op_1_bw="14" op_2_bw="14">
<![CDATA[
branch8:2  %select_ln203_18 = select i1 %tmp_51, i14 %zext_ln19, i14 %dense_1_out_8_1_V_3

]]></Node>
<StgValue><ssdm name="select_ln203_18"/></StgValue>
</operation>

<operation id="323" st_id="5" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="select_ln203_50" val="8"/>
</and_exp></or_exp>
</condition>

<Node id="236" bw="14" op_0_bw="1" op_1_bw="14" op_2_bw="14">
<![CDATA[
branch8:3  %select_ln203_19 = select i1 %tmp_51, i14 %dense_1_out_8_0_V_3, i14 %zext_ln19

]]></Node>
<StgValue><ssdm name="select_ln203_19"/></StgValue>
</operation>

<operation id="324" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="select_ln203_50" val="8"/>
</and_exp></or_exp>
</condition>

<Node id="237" bw="0" op_0_bw="14" op_1_bw="14" op_2_bw="14">
<![CDATA[
branch8:4  store i14 %select_ln203_18, i14* %dense_1_out_8_1_V_s

]]></Node>
<StgValue><ssdm name="store_ln17"/></StgValue>
</operation>

<operation id="325" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="select_ln203_50" val="8"/>
</and_exp></or_exp>
</condition>

<Node id="238" bw="0" op_0_bw="14" op_1_bw="14" op_2_bw="14">
<![CDATA[
branch8:5  store i14 %select_ln203_19, i14* %dense_1_out_8_0_V_s

]]></Node>
<StgValue><ssdm name="store_ln17"/></StgValue>
</operation>

<operation id="326" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="select_ln203_50" val="8"/>
</and_exp></or_exp>
</condition>

<Node id="239" bw="0" op_0_bw="0">
<![CDATA[
branch8:6  br label %DENSE_LOOP_end

]]></Node>
<StgValue><ssdm name="br_ln17"/></StgValue>
</operation>

<operation id="327" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="select_ln203_50" val="7"/>
<literal name="tmp_51" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="241" bw="14" op_0_bw="14">
<![CDATA[
branch7:0  %dense_1_out_7_1_V_3 = load i14* %dense_1_out_7_1_V_s

]]></Node>
<StgValue><ssdm name="dense_1_out_7_1_V_3"/></StgValue>
</operation>

<operation id="328" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="select_ln203_50" val="7"/>
<literal name="tmp_51" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="242" bw="14" op_0_bw="14">
<![CDATA[
branch7:1  %dense_1_out_7_0_V_3 = load i14* %dense_1_out_7_0_V_s

]]></Node>
<StgValue><ssdm name="dense_1_out_7_0_V_3"/></StgValue>
</operation>

<operation id="329" st_id="5" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="select_ln203_50" val="7"/>
</and_exp></or_exp>
</condition>

<Node id="243" bw="14" op_0_bw="1" op_1_bw="14" op_2_bw="14">
<![CDATA[
branch7:2  %select_ln203_16 = select i1 %tmp_51, i14 %dense_1_out_7_0_V_3, i14 %zext_ln19

]]></Node>
<StgValue><ssdm name="select_ln203_16"/></StgValue>
</operation>

<operation id="330" st_id="5" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="select_ln203_50" val="7"/>
</and_exp></or_exp>
</condition>

<Node id="244" bw="14" op_0_bw="1" op_1_bw="14" op_2_bw="14">
<![CDATA[
branch7:3  %select_ln203_17 = select i1 %tmp_51, i14 %zext_ln19, i14 %dense_1_out_7_1_V_3

]]></Node>
<StgValue><ssdm name="select_ln203_17"/></StgValue>
</operation>

<operation id="331" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="select_ln203_50" val="7"/>
</and_exp></or_exp>
</condition>

<Node id="245" bw="0" op_0_bw="14" op_1_bw="14" op_2_bw="14">
<![CDATA[
branch7:4  store i14 %select_ln203_16, i14* %dense_1_out_7_0_V_s

]]></Node>
<StgValue><ssdm name="store_ln17"/></StgValue>
</operation>

<operation id="332" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="select_ln203_50" val="7"/>
</and_exp></or_exp>
</condition>

<Node id="246" bw="0" op_0_bw="14" op_1_bw="14" op_2_bw="14">
<![CDATA[
branch7:5  store i14 %select_ln203_17, i14* %dense_1_out_7_1_V_s

]]></Node>
<StgValue><ssdm name="store_ln17"/></StgValue>
</operation>

<operation id="333" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="select_ln203_50" val="7"/>
</and_exp></or_exp>
</condition>

<Node id="247" bw="0" op_0_bw="0">
<![CDATA[
branch7:6  br label %DENSE_LOOP_end

]]></Node>
<StgValue><ssdm name="br_ln17"/></StgValue>
</operation>

<operation id="334" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="select_ln203_50" val="6"/>
<literal name="tmp_51" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="249" bw="14" op_0_bw="14">
<![CDATA[
branch6:0  %dense_1_out_6_1_V_3 = load i14* %dense_1_out_6_1_V_s

]]></Node>
<StgValue><ssdm name="dense_1_out_6_1_V_3"/></StgValue>
</operation>

<operation id="335" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="select_ln203_50" val="6"/>
<literal name="tmp_51" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="250" bw="14" op_0_bw="14">
<![CDATA[
branch6:1  %dense_1_out_6_0_V_3 = load i14* %dense_1_out_6_0_V_s

]]></Node>
<StgValue><ssdm name="dense_1_out_6_0_V_3"/></StgValue>
</operation>

<operation id="336" st_id="5" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="select_ln203_50" val="6"/>
</and_exp></or_exp>
</condition>

<Node id="251" bw="14" op_0_bw="1" op_1_bw="14" op_2_bw="14">
<![CDATA[
branch6:2  %select_ln203_14 = select i1 %tmp_51, i14 %dense_1_out_6_0_V_3, i14 %zext_ln19

]]></Node>
<StgValue><ssdm name="select_ln203_14"/></StgValue>
</operation>

<operation id="337" st_id="5" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="select_ln203_50" val="6"/>
</and_exp></or_exp>
</condition>

<Node id="252" bw="14" op_0_bw="1" op_1_bw="14" op_2_bw="14">
<![CDATA[
branch6:3  %select_ln203_15 = select i1 %tmp_51, i14 %zext_ln19, i14 %dense_1_out_6_1_V_3

]]></Node>
<StgValue><ssdm name="select_ln203_15"/></StgValue>
</operation>

<operation id="338" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="select_ln203_50" val="6"/>
</and_exp></or_exp>
</condition>

<Node id="253" bw="0" op_0_bw="14" op_1_bw="14" op_2_bw="14">
<![CDATA[
branch6:4  store i14 %select_ln203_14, i14* %dense_1_out_6_0_V_s

]]></Node>
<StgValue><ssdm name="store_ln17"/></StgValue>
</operation>

<operation id="339" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="select_ln203_50" val="6"/>
</and_exp></or_exp>
</condition>

<Node id="254" bw="0" op_0_bw="14" op_1_bw="14" op_2_bw="14">
<![CDATA[
branch6:5  store i14 %select_ln203_15, i14* %dense_1_out_6_1_V_s

]]></Node>
<StgValue><ssdm name="store_ln17"/></StgValue>
</operation>

<operation id="340" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="select_ln203_50" val="6"/>
</and_exp></or_exp>
</condition>

<Node id="255" bw="0" op_0_bw="0">
<![CDATA[
branch6:6  br label %DENSE_LOOP_end

]]></Node>
<StgValue><ssdm name="br_ln17"/></StgValue>
</operation>

<operation id="341" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="select_ln203_50" val="5"/>
<literal name="tmp_51" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="257" bw="14" op_0_bw="14">
<![CDATA[
branch5:0  %dense_1_out_5_1_V_3 = load i14* %dense_1_out_5_1_V_s

]]></Node>
<StgValue><ssdm name="dense_1_out_5_1_V_3"/></StgValue>
</operation>

<operation id="342" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="select_ln203_50" val="5"/>
<literal name="tmp_51" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="258" bw="14" op_0_bw="14">
<![CDATA[
branch5:1  %dense_1_out_5_0_V_3 = load i14* %dense_1_out_5_0_V_s

]]></Node>
<StgValue><ssdm name="dense_1_out_5_0_V_3"/></StgValue>
</operation>

<operation id="343" st_id="5" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="select_ln203_50" val="5"/>
</and_exp></or_exp>
</condition>

<Node id="259" bw="14" op_0_bw="1" op_1_bw="14" op_2_bw="14">
<![CDATA[
branch5:2  %select_ln203_12 = select i1 %tmp_51, i14 %dense_1_out_5_0_V_3, i14 %zext_ln19

]]></Node>
<StgValue><ssdm name="select_ln203_12"/></StgValue>
</operation>

<operation id="344" st_id="5" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="select_ln203_50" val="5"/>
</and_exp></or_exp>
</condition>

<Node id="260" bw="14" op_0_bw="1" op_1_bw="14" op_2_bw="14">
<![CDATA[
branch5:3  %select_ln203_13 = select i1 %tmp_51, i14 %zext_ln19, i14 %dense_1_out_5_1_V_3

]]></Node>
<StgValue><ssdm name="select_ln203_13"/></StgValue>
</operation>

<operation id="345" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="select_ln203_50" val="5"/>
</and_exp></or_exp>
</condition>

<Node id="261" bw="0" op_0_bw="14" op_1_bw="14" op_2_bw="14">
<![CDATA[
branch5:4  store i14 %select_ln203_12, i14* %dense_1_out_5_0_V_s

]]></Node>
<StgValue><ssdm name="store_ln17"/></StgValue>
</operation>

<operation id="346" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="select_ln203_50" val="5"/>
</and_exp></or_exp>
</condition>

<Node id="262" bw="0" op_0_bw="14" op_1_bw="14" op_2_bw="14">
<![CDATA[
branch5:5  store i14 %select_ln203_13, i14* %dense_1_out_5_1_V_s

]]></Node>
<StgValue><ssdm name="store_ln17"/></StgValue>
</operation>

<operation id="347" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="select_ln203_50" val="5"/>
</and_exp></or_exp>
</condition>

<Node id="263" bw="0" op_0_bw="0">
<![CDATA[
branch5:6  br label %DENSE_LOOP_end

]]></Node>
<StgValue><ssdm name="br_ln17"/></StgValue>
</operation>

<operation id="348" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="select_ln203_50" val="4"/>
<literal name="tmp_51" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="265" bw="14" op_0_bw="14">
<![CDATA[
branch4:0  %dense_1_out_4_1_V_3 = load i14* %dense_1_out_4_1_V_s

]]></Node>
<StgValue><ssdm name="dense_1_out_4_1_V_3"/></StgValue>
</operation>

<operation id="349" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="select_ln203_50" val="4"/>
<literal name="tmp_51" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="266" bw="14" op_0_bw="14">
<![CDATA[
branch4:1  %dense_1_out_4_0_V_3 = load i14* %dense_1_out_4_0_V_s

]]></Node>
<StgValue><ssdm name="dense_1_out_4_0_V_3"/></StgValue>
</operation>

<operation id="350" st_id="5" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="select_ln203_50" val="4"/>
</and_exp></or_exp>
</condition>

<Node id="267" bw="14" op_0_bw="1" op_1_bw="14" op_2_bw="14">
<![CDATA[
branch4:2  %select_ln203_10 = select i1 %tmp_51, i14 %dense_1_out_4_0_V_3, i14 %zext_ln19

]]></Node>
<StgValue><ssdm name="select_ln203_10"/></StgValue>
</operation>

<operation id="351" st_id="5" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="select_ln203_50" val="4"/>
</and_exp></or_exp>
</condition>

<Node id="268" bw="14" op_0_bw="1" op_1_bw="14" op_2_bw="14">
<![CDATA[
branch4:3  %select_ln203_11 = select i1 %tmp_51, i14 %zext_ln19, i14 %dense_1_out_4_1_V_3

]]></Node>
<StgValue><ssdm name="select_ln203_11"/></StgValue>
</operation>

<operation id="352" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="select_ln203_50" val="4"/>
</and_exp></or_exp>
</condition>

<Node id="269" bw="0" op_0_bw="14" op_1_bw="14" op_2_bw="14">
<![CDATA[
branch4:4  store i14 %select_ln203_10, i14* %dense_1_out_4_0_V_s

]]></Node>
<StgValue><ssdm name="store_ln17"/></StgValue>
</operation>

<operation id="353" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="select_ln203_50" val="4"/>
</and_exp></or_exp>
</condition>

<Node id="270" bw="0" op_0_bw="14" op_1_bw="14" op_2_bw="14">
<![CDATA[
branch4:5  store i14 %select_ln203_11, i14* %dense_1_out_4_1_V_s

]]></Node>
<StgValue><ssdm name="store_ln17"/></StgValue>
</operation>

<operation id="354" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="select_ln203_50" val="4"/>
</and_exp></or_exp>
</condition>

<Node id="271" bw="0" op_0_bw="0">
<![CDATA[
branch4:6  br label %DENSE_LOOP_end

]]></Node>
<StgValue><ssdm name="br_ln17"/></StgValue>
</operation>

<operation id="355" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="select_ln203_50" val="3"/>
<literal name="tmp_51" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="273" bw="14" op_0_bw="14">
<![CDATA[
branch3:0  %dense_1_out_3_1_V_3 = load i14* %dense_1_out_3_1_V_s

]]></Node>
<StgValue><ssdm name="dense_1_out_3_1_V_3"/></StgValue>
</operation>

<operation id="356" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="select_ln203_50" val="3"/>
<literal name="tmp_51" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="274" bw="14" op_0_bw="14">
<![CDATA[
branch3:1  %dense_1_out_3_0_V_3 = load i14* %dense_1_out_3_0_V_s

]]></Node>
<StgValue><ssdm name="dense_1_out_3_0_V_3"/></StgValue>
</operation>

<operation id="357" st_id="5" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="select_ln203_50" val="3"/>
</and_exp></or_exp>
</condition>

<Node id="275" bw="14" op_0_bw="1" op_1_bw="14" op_2_bw="14">
<![CDATA[
branch3:2  %select_ln203_8 = select i1 %tmp_51, i14 %dense_1_out_3_0_V_3, i14 %zext_ln19

]]></Node>
<StgValue><ssdm name="select_ln203_8"/></StgValue>
</operation>

<operation id="358" st_id="5" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="select_ln203_50" val="3"/>
</and_exp></or_exp>
</condition>

<Node id="276" bw="14" op_0_bw="1" op_1_bw="14" op_2_bw="14">
<![CDATA[
branch3:3  %select_ln203_9 = select i1 %tmp_51, i14 %zext_ln19, i14 %dense_1_out_3_1_V_3

]]></Node>
<StgValue><ssdm name="select_ln203_9"/></StgValue>
</operation>

<operation id="359" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="select_ln203_50" val="3"/>
</and_exp></or_exp>
</condition>

<Node id="277" bw="0" op_0_bw="14" op_1_bw="14" op_2_bw="14">
<![CDATA[
branch3:4  store i14 %select_ln203_8, i14* %dense_1_out_3_0_V_s

]]></Node>
<StgValue><ssdm name="store_ln17"/></StgValue>
</operation>

<operation id="360" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="select_ln203_50" val="3"/>
</and_exp></or_exp>
</condition>

<Node id="278" bw="0" op_0_bw="14" op_1_bw="14" op_2_bw="14">
<![CDATA[
branch3:5  store i14 %select_ln203_9, i14* %dense_1_out_3_1_V_s

]]></Node>
<StgValue><ssdm name="store_ln17"/></StgValue>
</operation>

<operation id="361" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="select_ln203_50" val="3"/>
</and_exp></or_exp>
</condition>

<Node id="279" bw="0" op_0_bw="0">
<![CDATA[
branch3:6  br label %DENSE_LOOP_end

]]></Node>
<StgValue><ssdm name="br_ln17"/></StgValue>
</operation>

<operation id="362" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="select_ln203_50" val="2"/>
<literal name="tmp_51" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="281" bw="14" op_0_bw="14">
<![CDATA[
branch2:0  %dense_1_out_2_0_V_3 = load i14* %dense_1_out_2_0_V_s

]]></Node>
<StgValue><ssdm name="dense_1_out_2_0_V_3"/></StgValue>
</operation>

<operation id="363" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="select_ln203_50" val="2"/>
<literal name="tmp_51" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="282" bw="14" op_0_bw="14">
<![CDATA[
branch2:1  %dense_1_out_2_1_V_3 = load i14* %dense_1_out_2_1_V_s

]]></Node>
<StgValue><ssdm name="dense_1_out_2_1_V_3"/></StgValue>
</operation>

<operation id="364" st_id="5" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="select_ln203_50" val="2"/>
</and_exp></or_exp>
</condition>

<Node id="283" bw="14" op_0_bw="1" op_1_bw="14" op_2_bw="14">
<![CDATA[
branch2:2  %select_ln203_6 = select i1 %tmp_51, i14 %zext_ln19, i14 %dense_1_out_2_1_V_3

]]></Node>
<StgValue><ssdm name="select_ln203_6"/></StgValue>
</operation>

<operation id="365" st_id="5" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="select_ln203_50" val="2"/>
</and_exp></or_exp>
</condition>

<Node id="284" bw="14" op_0_bw="1" op_1_bw="14" op_2_bw="14">
<![CDATA[
branch2:3  %select_ln203_7 = select i1 %tmp_51, i14 %dense_1_out_2_0_V_3, i14 %zext_ln19

]]></Node>
<StgValue><ssdm name="select_ln203_7"/></StgValue>
</operation>

<operation id="366" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="select_ln203_50" val="2"/>
</and_exp></or_exp>
</condition>

<Node id="285" bw="0" op_0_bw="14" op_1_bw="14" op_2_bw="14">
<![CDATA[
branch2:4  store i14 %select_ln203_6, i14* %dense_1_out_2_1_V_s

]]></Node>
<StgValue><ssdm name="store_ln17"/></StgValue>
</operation>

<operation id="367" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="select_ln203_50" val="2"/>
</and_exp></or_exp>
</condition>

<Node id="286" bw="0" op_0_bw="14" op_1_bw="14" op_2_bw="14">
<![CDATA[
branch2:5  store i14 %select_ln203_7, i14* %dense_1_out_2_0_V_s

]]></Node>
<StgValue><ssdm name="store_ln17"/></StgValue>
</operation>

<operation id="368" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="select_ln203_50" val="2"/>
</and_exp></or_exp>
</condition>

<Node id="287" bw="0" op_0_bw="0">
<![CDATA[
branch2:6  br label %DENSE_LOOP_end

]]></Node>
<StgValue><ssdm name="br_ln17"/></StgValue>
</operation>

<operation id="369" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="select_ln203_50" val="1"/>
<literal name="tmp_51" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="289" bw="14" op_0_bw="14">
<![CDATA[
branch1:0  %dense_1_out_1_0_V_3 = load i14* %dense_1_out_1_0_V_s

]]></Node>
<StgValue><ssdm name="dense_1_out_1_0_V_3"/></StgValue>
</operation>

<operation id="370" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="select_ln203_50" val="1"/>
<literal name="tmp_51" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="290" bw="14" op_0_bw="14">
<![CDATA[
branch1:1  %dense_1_out_1_1_V_3 = load i14* %dense_1_out_1_1_V_s

]]></Node>
<StgValue><ssdm name="dense_1_out_1_1_V_3"/></StgValue>
</operation>

<operation id="371" st_id="5" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="select_ln203_50" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="291" bw="14" op_0_bw="1" op_1_bw="14" op_2_bw="14">
<![CDATA[
branch1:2  %select_ln203_4 = select i1 %tmp_51, i14 %zext_ln19, i14 %dense_1_out_1_1_V_3

]]></Node>
<StgValue><ssdm name="select_ln203_4"/></StgValue>
</operation>

<operation id="372" st_id="5" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="select_ln203_50" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="292" bw="14" op_0_bw="1" op_1_bw="14" op_2_bw="14">
<![CDATA[
branch1:3  %select_ln203_5 = select i1 %tmp_51, i14 %dense_1_out_1_0_V_3, i14 %zext_ln19

]]></Node>
<StgValue><ssdm name="select_ln203_5"/></StgValue>
</operation>

<operation id="373" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="select_ln203_50" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="293" bw="0" op_0_bw="14" op_1_bw="14" op_2_bw="14">
<![CDATA[
branch1:4  store i14 %select_ln203_4, i14* %dense_1_out_1_1_V_s

]]></Node>
<StgValue><ssdm name="store_ln17"/></StgValue>
</operation>

<operation id="374" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="select_ln203_50" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="294" bw="0" op_0_bw="14" op_1_bw="14" op_2_bw="14">
<![CDATA[
branch1:5  store i14 %select_ln203_5, i14* %dense_1_out_1_0_V_s

]]></Node>
<StgValue><ssdm name="store_ln17"/></StgValue>
</operation>

<operation id="375" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="select_ln203_50" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="295" bw="0" op_0_bw="0">
<![CDATA[
branch1:6  br label %DENSE_LOOP_end

]]></Node>
<StgValue><ssdm name="br_ln17"/></StgValue>
</operation>

<operation id="376" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="select_ln203_50" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="297" bw="1" op_0_bw="1" op_1_bw="0">
<![CDATA[
branch0:0  %write_flag_0_load = load i1* %write_flag_0

]]></Node>
<StgValue><ssdm name="write_flag_0_load"/></StgValue>
</operation>

<operation id="377" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="select_ln203_50" val="0"/>
<literal name="tmp_51" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="298" bw="14" op_0_bw="14">
<![CDATA[
branch0:1  %dense_1_out_V_086_lo_1 = load i14* %dense_1_out_V_086

]]></Node>
<StgValue><ssdm name="dense_1_out_V_086_lo_1"/></StgValue>
</operation>

<operation id="378" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="select_ln203_50" val="0"/>
<literal name="tmp_51" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="299" bw="14" op_0_bw="14">
<![CDATA[
branch0:2  %dense_1_out_0_1_V_3 = load i14* %dense_1_out_0_1_V_s

]]></Node>
<StgValue><ssdm name="dense_1_out_0_1_V_3"/></StgValue>
</operation>

<operation id="379" st_id="5" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="select_ln203_50" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="300" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
branch0:3  %xor_ln203 = xor i1 %tmp_51, true

]]></Node>
<StgValue><ssdm name="xor_ln203"/></StgValue>
</operation>

<operation id="380" st_id="5" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="select_ln203_50" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="301" bw="14" op_0_bw="1" op_1_bw="14" op_2_bw="14">
<![CDATA[
branch0:4  %select_ln203_2 = select i1 %tmp_51, i14 %zext_ln19, i14 %dense_1_out_0_1_V_3

]]></Node>
<StgValue><ssdm name="select_ln203_2"/></StgValue>
</operation>

<operation id="381" st_id="5" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="select_ln203_50" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="302" bw="14" op_0_bw="1" op_1_bw="14" op_2_bw="14">
<![CDATA[
branch0:5  %select_ln203_3 = select i1 %tmp_51, i14 %dense_1_out_V_086_lo_1, i14 %zext_ln19

]]></Node>
<StgValue><ssdm name="select_ln203_3"/></StgValue>
</operation>

<operation id="382" st_id="5" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="select_ln203_50" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="303" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
branch0:6  %or_ln203 = or i1 %write_flag_0_load, %xor_ln203

]]></Node>
<StgValue><ssdm name="or_ln203"/></StgValue>
</operation>

<operation id="383" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="select_ln203_50" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="304" bw="0" op_0_bw="14" op_1_bw="14" op_2_bw="14">
<![CDATA[
branch0:7  store i14 %select_ln203_2, i14* %dense_1_out_0_1_V_s

]]></Node>
<StgValue><ssdm name="store_ln17"/></StgValue>
</operation>

<operation id="384" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="select_ln203_50" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="305" bw="0" op_0_bw="14" op_1_bw="14" op_2_bw="14">
<![CDATA[
branch0:8  store i14 %select_ln203_3, i14* %dense_1_out_V_086

]]></Node>
<StgValue><ssdm name="store_ln17"/></StgValue>
</operation>

<operation id="385" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="select_ln203_50" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="306" bw="0" op_0_bw="1" op_1_bw="1" op_2_bw="1" op_3_bw="0">
<![CDATA[
branch0:9  store i1 %or_ln203, i1* %write_flag_0

]]></Node>
<StgValue><ssdm name="store_ln17"/></StgValue>
</operation>

<operation id="386" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="select_ln203_50" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="307" bw="0" op_0_bw="0">
<![CDATA[
branch0:10  br label %DENSE_LOOP_end

]]></Node>
<StgValue><ssdm name="br_ln17"/></StgValue>
</operation>

<operation id="387" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="select_ln203_50" val="!0"/>
<literal name="select_ln203_50" val="!1"/>
<literal name="select_ln203_50" val="!2"/>
<literal name="select_ln203_50" val="!3"/>
<literal name="select_ln203_50" val="!4"/>
<literal name="select_ln203_50" val="!5"/>
<literal name="select_ln203_50" val="!6"/>
<literal name="select_ln203_50" val="!7"/>
<literal name="select_ln203_50" val="!8"/>
<literal name="select_ln203_50" val="!9"/>
<literal name="select_ln203_50" val="!10"/>
<literal name="select_ln203_50" val="!11"/>
<literal name="select_ln203_50" val="!12"/>
<literal name="select_ln203_50" val="!13"/>
<literal name="select_ln203_50" val="!14"/>
<literal name="select_ln203_50" val="!15"/>
<literal name="select_ln203_50" val="!16"/>
<literal name="select_ln203_50" val="!17"/>
<literal name="select_ln203_50" val="!18"/>
<literal name="select_ln203_50" val="!19"/>
<literal name="select_ln203_50" val="!20"/>
<literal name="select_ln203_50" val="!21"/>
<literal name="select_ln203_50" val="!22"/>
<literal name="select_ln203_50" val="!23"/>
<literal name="tmp_51" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="309" bw="14" op_0_bw="14">
<![CDATA[
branch24:0  %dense_1_out_24_1_V_2 = load i14* %dense_1_out_24_1_V

]]></Node>
<StgValue><ssdm name="dense_1_out_24_1_V_2"/></StgValue>
</operation>

<operation id="388" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="select_ln203_50" val="!0"/>
<literal name="select_ln203_50" val="!1"/>
<literal name="select_ln203_50" val="!2"/>
<literal name="select_ln203_50" val="!3"/>
<literal name="select_ln203_50" val="!4"/>
<literal name="select_ln203_50" val="!5"/>
<literal name="select_ln203_50" val="!6"/>
<literal name="select_ln203_50" val="!7"/>
<literal name="select_ln203_50" val="!8"/>
<literal name="select_ln203_50" val="!9"/>
<literal name="select_ln203_50" val="!10"/>
<literal name="select_ln203_50" val="!11"/>
<literal name="select_ln203_50" val="!12"/>
<literal name="select_ln203_50" val="!13"/>
<literal name="select_ln203_50" val="!14"/>
<literal name="select_ln203_50" val="!15"/>
<literal name="select_ln203_50" val="!16"/>
<literal name="select_ln203_50" val="!17"/>
<literal name="select_ln203_50" val="!18"/>
<literal name="select_ln203_50" val="!19"/>
<literal name="select_ln203_50" val="!20"/>
<literal name="select_ln203_50" val="!21"/>
<literal name="select_ln203_50" val="!22"/>
<literal name="select_ln203_50" val="!23"/>
<literal name="tmp_51" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="310" bw="14" op_0_bw="14">
<![CDATA[
branch24:1  %dense_1_out_24_0_V_2 = load i14* %dense_1_out_24_0_V

]]></Node>
<StgValue><ssdm name="dense_1_out_24_0_V_2"/></StgValue>
</operation>

<operation id="389" st_id="5" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="select_ln203_50" val="!0"/>
<literal name="select_ln203_50" val="!1"/>
<literal name="select_ln203_50" val="!2"/>
<literal name="select_ln203_50" val="!3"/>
<literal name="select_ln203_50" val="!4"/>
<literal name="select_ln203_50" val="!5"/>
<literal name="select_ln203_50" val="!6"/>
<literal name="select_ln203_50" val="!7"/>
<literal name="select_ln203_50" val="!8"/>
<literal name="select_ln203_50" val="!9"/>
<literal name="select_ln203_50" val="!10"/>
<literal name="select_ln203_50" val="!11"/>
<literal name="select_ln203_50" val="!12"/>
<literal name="select_ln203_50" val="!13"/>
<literal name="select_ln203_50" val="!14"/>
<literal name="select_ln203_50" val="!15"/>
<literal name="select_ln203_50" val="!16"/>
<literal name="select_ln203_50" val="!17"/>
<literal name="select_ln203_50" val="!18"/>
<literal name="select_ln203_50" val="!19"/>
<literal name="select_ln203_50" val="!20"/>
<literal name="select_ln203_50" val="!21"/>
<literal name="select_ln203_50" val="!22"/>
<literal name="select_ln203_50" val="!23"/>
</and_exp></or_exp>
</condition>

<Node id="311" bw="14" op_0_bw="1" op_1_bw="14" op_2_bw="14">
<![CDATA[
branch24:2  %select_ln203 = select i1 %tmp_51, i14 %dense_1_out_24_0_V_2, i14 %zext_ln19

]]></Node>
<StgValue><ssdm name="select_ln203"/></StgValue>
</operation>

<operation id="390" st_id="5" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="select_ln203_50" val="!0"/>
<literal name="select_ln203_50" val="!1"/>
<literal name="select_ln203_50" val="!2"/>
<literal name="select_ln203_50" val="!3"/>
<literal name="select_ln203_50" val="!4"/>
<literal name="select_ln203_50" val="!5"/>
<literal name="select_ln203_50" val="!6"/>
<literal name="select_ln203_50" val="!7"/>
<literal name="select_ln203_50" val="!8"/>
<literal name="select_ln203_50" val="!9"/>
<literal name="select_ln203_50" val="!10"/>
<literal name="select_ln203_50" val="!11"/>
<literal name="select_ln203_50" val="!12"/>
<literal name="select_ln203_50" val="!13"/>
<literal name="select_ln203_50" val="!14"/>
<literal name="select_ln203_50" val="!15"/>
<literal name="select_ln203_50" val="!16"/>
<literal name="select_ln203_50" val="!17"/>
<literal name="select_ln203_50" val="!18"/>
<literal name="select_ln203_50" val="!19"/>
<literal name="select_ln203_50" val="!20"/>
<literal name="select_ln203_50" val="!21"/>
<literal name="select_ln203_50" val="!22"/>
<literal name="select_ln203_50" val="!23"/>
</and_exp></or_exp>
</condition>

<Node id="312" bw="14" op_0_bw="1" op_1_bw="14" op_2_bw="14">
<![CDATA[
branch24:3  %select_ln203_1 = select i1 %tmp_51, i14 %zext_ln19, i14 %dense_1_out_24_1_V_2

]]></Node>
<StgValue><ssdm name="select_ln203_1"/></StgValue>
</operation>

<operation id="391" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="select_ln203_50" val="!0"/>
<literal name="select_ln203_50" val="!1"/>
<literal name="select_ln203_50" val="!2"/>
<literal name="select_ln203_50" val="!3"/>
<literal name="select_ln203_50" val="!4"/>
<literal name="select_ln203_50" val="!5"/>
<literal name="select_ln203_50" val="!6"/>
<literal name="select_ln203_50" val="!7"/>
<literal name="select_ln203_50" val="!8"/>
<literal name="select_ln203_50" val="!9"/>
<literal name="select_ln203_50" val="!10"/>
<literal name="select_ln203_50" val="!11"/>
<literal name="select_ln203_50" val="!12"/>
<literal name="select_ln203_50" val="!13"/>
<literal name="select_ln203_50" val="!14"/>
<literal name="select_ln203_50" val="!15"/>
<literal name="select_ln203_50" val="!16"/>
<literal name="select_ln203_50" val="!17"/>
<literal name="select_ln203_50" val="!18"/>
<literal name="select_ln203_50" val="!19"/>
<literal name="select_ln203_50" val="!20"/>
<literal name="select_ln203_50" val="!21"/>
<literal name="select_ln203_50" val="!22"/>
<literal name="select_ln203_50" val="!23"/>
</and_exp></or_exp>
</condition>

<Node id="313" bw="0" op_0_bw="14" op_1_bw="14" op_2_bw="14">
<![CDATA[
branch24:4  store i14 %select_ln203, i14* %dense_1_out_24_0_V

]]></Node>
<StgValue><ssdm name="store_ln17"/></StgValue>
</operation>

<operation id="392" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="select_ln203_50" val="!0"/>
<literal name="select_ln203_50" val="!1"/>
<literal name="select_ln203_50" val="!2"/>
<literal name="select_ln203_50" val="!3"/>
<literal name="select_ln203_50" val="!4"/>
<literal name="select_ln203_50" val="!5"/>
<literal name="select_ln203_50" val="!6"/>
<literal name="select_ln203_50" val="!7"/>
<literal name="select_ln203_50" val="!8"/>
<literal name="select_ln203_50" val="!9"/>
<literal name="select_ln203_50" val="!10"/>
<literal name="select_ln203_50" val="!11"/>
<literal name="select_ln203_50" val="!12"/>
<literal name="select_ln203_50" val="!13"/>
<literal name="select_ln203_50" val="!14"/>
<literal name="select_ln203_50" val="!15"/>
<literal name="select_ln203_50" val="!16"/>
<literal name="select_ln203_50" val="!17"/>
<literal name="select_ln203_50" val="!18"/>
<literal name="select_ln203_50" val="!19"/>
<literal name="select_ln203_50" val="!20"/>
<literal name="select_ln203_50" val="!21"/>
<literal name="select_ln203_50" val="!22"/>
<literal name="select_ln203_50" val="!23"/>
</and_exp></or_exp>
</condition>

<Node id="314" bw="0" op_0_bw="14" op_1_bw="14" op_2_bw="14">
<![CDATA[
branch24:5  store i14 %select_ln203_1, i14* %dense_1_out_24_1_V

]]></Node>
<StgValue><ssdm name="store_ln17"/></StgValue>
</operation>

<operation id="393" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="select_ln203_50" val="!0"/>
<literal name="select_ln203_50" val="!1"/>
<literal name="select_ln203_50" val="!2"/>
<literal name="select_ln203_50" val="!3"/>
<literal name="select_ln203_50" val="!4"/>
<literal name="select_ln203_50" val="!5"/>
<literal name="select_ln203_50" val="!6"/>
<literal name="select_ln203_50" val="!7"/>
<literal name="select_ln203_50" val="!8"/>
<literal name="select_ln203_50" val="!9"/>
<literal name="select_ln203_50" val="!10"/>
<literal name="select_ln203_50" val="!11"/>
<literal name="select_ln203_50" val="!12"/>
<literal name="select_ln203_50" val="!13"/>
<literal name="select_ln203_50" val="!14"/>
<literal name="select_ln203_50" val="!15"/>
<literal name="select_ln203_50" val="!16"/>
<literal name="select_ln203_50" val="!17"/>
<literal name="select_ln203_50" val="!18"/>
<literal name="select_ln203_50" val="!19"/>
<literal name="select_ln203_50" val="!20"/>
<literal name="select_ln203_50" val="!21"/>
<literal name="select_ln203_50" val="!22"/>
<literal name="select_ln203_50" val="!23"/>
</and_exp></or_exp>
</condition>

<Node id="315" bw="0" op_0_bw="0">
<![CDATA[
branch24:6  br label %DENSE_LOOP_end

]]></Node>
<StgValue><ssdm name="br_ln17"/></StgValue>
</operation>

<operation id="394" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="317" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32">
<![CDATA[
DENSE_LOOP_end:0  %empty_57 = call i32 (...)* @_ssdm_op_SpecRegionEnd([11 x i8]* @p_str2466, i32 %tmp)

]]></Node>
<StgValue><ssdm name="empty_57"/></StgValue>
</operation>

<operation id="395" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="318" bw="0" op_0_bw="0">
<![CDATA[
DENSE_LOOP_end:1  br label %1

]]></Node>
<StgValue><ssdm name="br_ln9"/></StgValue>
</operation>
</state>
</state_list>


<ports>
</ports>


<dataflows>
</dataflows>


</stg>
