// Seed: 3605006873
module module_0 (
    id_1,
    id_2,
    id_3
);
  inout wire id_3;
  input wire id_2;
  output wire id_1;
  assign id_3 = id_2;
  reg id_4;
  always @(posedge -1) begin : LABEL_0
    id_4 <= 1;
  end
endmodule
module module_1 (
    output supply1 id_0,
    output tri id_1,
    input tri1 id_2,
    input tri0 id_3
);
  logic id_5;
  ;
  module_0 modCall_1 (
      id_5,
      id_5,
      id_5
  );
endmodule
module module_2 (
    id_1,
    id_2,
    id_3,
    id_4,
    id_5,
    id_6,
    id_7,
    id_8
);
  output wire id_8;
  input wire id_7;
  inout wire id_6;
  inout reg id_5;
  output wire id_4;
  module_0 modCall_1 (
      id_3,
      id_6,
      id_6
  );
  output wire id_3;
  inout wire id_2;
  inout wire id_1;
  always @(id_5 == -1 or id_1) id_5 = id_5;
endmodule
