

================================================================
== Vivado HLS Report for 'dut_matrix_multiply_alt26'
================================================================
* Date:           Fri Nov 11 23:14:28 2022

* Version:        2016.2 (Build 1577090 on Thu Jun 02 16:59:10 MDT 2016)
* Project:        pca.prj
* Solution:       solution1
* Product family: zynq
* Target device:  xc7z020clg484-1


================================================================
== Performance Estimates
================================================================
+ Timing (ns): 
    * Summary: 
    +--------+-------+----------+------------+
    |  Clock | Target| Estimated| Uncertainty|
    +--------+-------+----------+------------+
    |ap_clk  |  10.00|      9.09|        1.25|
    +--------+-------+----------+------------+

+ Latency (clock cycles): 
    * Summary: 
    +----------+----------+----------+----------+---------+
    |       Latency       |       Interval      | Pipeline|
    |    min   |    max   |    min   |    max   |   Type  |
    +----------+----------+----------+----------+---------+
    |  61465613|  61465613|  61465613|  61465613|   none  |
    +----------+----------+----------+----------+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +------------------------------------+----------+----------+----------+-----------+-----------+----------+----------+
        |                                    |       Latency       | Iteration|  Initiation Interval  |   Trip   |          |
        |              Loop Name             |    min   |    max   |  Latency |  achieved |   target  |   Count  | Pipelined|
        +------------------------------------+----------+----------+----------+-----------+-----------+----------+----------+
        |- a_col_loop_a_row_loop_b_col_loop  |  61465611|  61465611|        13|          1|          1|  61465600|    yes   |
        +------------------------------------+----------+----------+----------+-----------+-----------+----------+----------+



================================================================
== Utilization Estimates
================================================================
* Summary: 
+-----------------+---------+-------+--------+-------+
|       Name      | BRAM_18K| DSP48E|   FF   |  LUT  |
+-----------------+---------+-------+--------+-------+
|DSP              |        -|      3|       -|      -|
|Expression       |        -|      -|       0|    169|
|FIFO             |        -|      -|       -|      -|
|Instance         |        -|      5|     348|    711|
|Memory           |     2048|      -|      64|      0|
|Multiplexer      |        -|      -|       -|    124|
|Register         |        -|      -|     275|     75|
+-----------------+---------+-------+--------+-------+
|Total            |     2048|      8|     687|   1079|
+-----------------+---------+-------+--------+-------+
|Available        |      280|    220|  106400|  53200|
+-----------------+---------+-------+--------+-------+
|Utilization (%)  |      731|      3|   ~0   |      2|
+-----------------+---------+-------+--------+-------+

+ Detail: 
    * Instance: 
    +-------------------------------------+----------------------------------+---------+-------+-----+-----+
    |               Instance              |              Module              | BRAM_18K| DSP48E|  FF | LUT |
    +-------------------------------------+----------------------------------+---------+-------+-----+-----+
    |dut_fadd_32ns_32ns_32_5_full_dsp_U5  |dut_fadd_32ns_32ns_32_5_full_dsp  |        0|      2|  205|  390|
    |dut_fmul_32ns_32ns_32_4_max_dsp_U6   |dut_fmul_32ns_32ns_32_4_max_dsp   |        0|      3|  143|  321|
    +-------------------------------------+----------------------------------+---------+-------+-----+-----+
    |Total                                |                                  |        0|      5|  348|  711|
    +-------------------------------------+----------------------------------+---------+-------+-----+-----+

    * DSP48: 
    +---------------------------------------+------------------------------------+--------------+
    |                Instance               |               Module               |  Expression  |
    +---------------------------------------+------------------------------------+--------------+
    |dut_mac_muladd_10ns_11ns_10ns_20_1_U7  |dut_mac_muladd_10ns_11ns_10ns_20_1  | i0 + i1 * i2 |
    |dut_mac_muladd_10ns_8ns_7ns_17_1_U9    |dut_mac_muladd_10ns_8ns_7ns_17_1    | i0 + i1 * i2 |
    |dut_mac_muladd_7ns_11ns_10ns_17_1_U8   |dut_mac_muladd_7ns_11ns_10ns_17_1   | i0 + i1 * i2 |
    +---------------------------------------+------------------------------------+--------------+

    * Memory: 
    +------------+------------------------------------+---------+----+----+--------+-----+------+-------------+
    |   Memory   |               Module               | BRAM_18K| FF | LUT|  Words | Bits| Banks| W*Bits*Banks|
    +------------+------------------------------------+---------+----+----+--------+-----+------+-------------+
    |sum_mult_U  |dut_matrix_multiply_alt26_sum_mult  |     2048|  64|   0|  614656|   32|     1|     19668992|
    +------------+------------------------------------+---------+----+----+--------+-----+------+-------------+
    |Total       |                                    |     2048|  64|   0|  614656|   32|     1|     19668992|
    +------------+------------------------------------+---------+----+----+--------+-----+------+-------------+

    * FIFO: 
    N/A

    * Expression: 
    +--------------------------------+----------+-------+---+----+------------+------------+
    |          Variable Name         | Operation| DSP48E| FF| LUT| Bitwidth P0| Bitwidth P1|
    +--------------------------------+----------+-------+---+----+------------+------------+
    |c_fu_310_p2                     |     +    |      0|  0|  10|          10|           1|
    |indvar_flatten_next1_fu_190_p2  |     +    |      0|  0|  26|          26|           1|
    |indvar_flatten_op_fu_316_p2     |     +    |      0|  0|  20|          20|           1|
    |k_fu_196_p2                     |     +    |      0|  0|   7|           7|           1|
    |r_fu_282_p2                     |     +    |      0|  0|  10|          10|           1|
    |ap_sig_250                      |    and   |      0|  0|   1|           1|           1|
    |exitcond_mid_fu_276_p2          |    and   |      0|  0|   1|           1|           1|
    |exitcond_flatten1_fu_184_p2     |   icmp   |      0|  0|   9|          26|          24|
    |exitcond_flatten_fu_202_p2      |   icmp   |      0|  0|   7|          20|          20|
    |exitcond_fu_270_p2              |   icmp   |      0|  0|   4|          10|           9|
    |tmp2_fu_222_p2                  |   icmp   |      0|  0|   3|           7|           1|
    |tmp_1_fu_242_p2                 |   icmp   |      0|  0|   3|           7|           6|
    |tmp_mid1_20_fu_236_p2           |   icmp   |      0|  0|   3|           7|           6|
    |tmp_mid1_fu_216_p2              |   icmp   |      0|  0|   3|           7|           1|
    |tmp_47_fu_288_p2                |    or    |      0|  0|   1|           1|           1|
    |Col_assign_mid2_fu_294_p3       |  select  |      0|  0|  10|           1|           1|
    |Row_assign_mid_fu_208_p3        |  select  |      0|  0|  10|           1|           1|
    |indvar_flatten_next_fu_322_p3   |  select  |      0|  0|  20|           1|           1|
    |tmp_34_mid2_fu_302_p3           |  select  |      0|  0|  10|           1|          10|
    |tmp_i_i_mid2_v_fu_256_p3        |  select  |      0|  0|   7|           1|           7|
    |tmp_mid2_21_fu_248_p3           |  select  |      0|  0|   1|           1|           1|
    |tmp_mid2_fu_228_p3              |  select  |      0|  0|   1|           1|           1|
    |not_exitcond_flatten_fu_264_p2  |    xor   |      0|  0|   2|           1|           2|
    +--------------------------------+----------+-------+---+----+------------+------------+
    |Total                           |          |      0|  0| 169|         168|          99|
    +--------------------------------+----------+-------+---+----+------------+------------+

    * Multiplexer: 
    +----------------------------+----+-----------+-----+-----------+
    |            Name            | LUT| Input Size| Bits| Total Bits|
    +----------------------------+----+-----------+-----+-----------+
    |Col_assign_2_phi_fu_134_p4  |   7|          2|    7|         14|
    |Col_assign_2_reg_130        |   7|          2|    7|         14|
    |Col_assign_reg_163          |  10|          2|   10|         20|
    |Row_assign_phi_fu_156_p4    |  10|          2|   10|         20|
    |Row_assign_reg_152          |  10|          2|   10|         20|
    |ap_NS_fsm                   |   1|          4|    1|          4|
    |ap_reg_ppiten_pp0_it12      |   1|          2|    1|          2|
    |indvar_flatten1_reg_119     |  26|          2|   26|         52|
    |indvar_flatten_reg_141      |  20|          2|   20|         40|
    |sum_mult_d1                 |  32|          3|   32|         96|
    +----------------------------+----+-----------+-----+-----------+
    |Total                       | 124|         23|  124|        282|
    +----------------------------+----+-----------+-----+-----------+

    * Register: 
    +------------------------------------------------+----+----+-----+-----------+
    |                      Name                      | FF | LUT| Bits| Const Bits|
    +------------------------------------------------+----+----+-----+-----------+
    |C_addr_reg_450                                  |  20|   0|   20|          0|
    |Col_assign_2_reg_130                            |   7|   0|    7|          0|
    |Col_assign_mid2_reg_412                         |  10|   0|   10|          0|
    |Col_assign_reg_163                              |  10|   0|   10|          0|
    |Row_assign_reg_152                              |  10|   0|   10|          0|
    |ap_CS_fsm                                       |   3|   0|    3|          0|
    |ap_reg_ppiten_pp0_it0                           |   1|   0|    1|          0|
    |ap_reg_ppiten_pp0_it1                           |   1|   0|    1|          0|
    |ap_reg_ppiten_pp0_it10                          |   1|   0|    1|          0|
    |ap_reg_ppiten_pp0_it11                          |   1|   0|    1|          0|
    |ap_reg_ppiten_pp0_it12                          |   1|   0|    1|          0|
    |ap_reg_ppiten_pp0_it2                           |   1|   0|    1|          0|
    |ap_reg_ppiten_pp0_it3                           |   1|   0|    1|          0|
    |ap_reg_ppiten_pp0_it4                           |   1|   0|    1|          0|
    |ap_reg_ppiten_pp0_it5                           |   1|   0|    1|          0|
    |ap_reg_ppiten_pp0_it6                           |   1|   0|    1|          0|
    |ap_reg_ppiten_pp0_it7                           |   1|   0|    1|          0|
    |ap_reg_ppiten_pp0_it8                           |   1|   0|    1|          0|
    |ap_reg_ppiten_pp0_it9                           |   1|   0|    1|          0|
    |ap_reg_ppstg_Col_assign_mid2_reg_412_pp0_iter1  |  10|   0|   10|          0|
    |ap_reg_ppstg_tmp_34_mid2_reg_418_pp0_iter1      |  10|   0|   10|          0|
    |exitcond_flatten1_reg_388                       |   1|   0|    1|          0|
    |indvar_flatten1_reg_119                         |  26|   0|   26|          0|
    |indvar_flatten_reg_141                          |  20|   0|   20|          0|
    |mult_reg_466                                    |  32|   0|   32|          0|
    |sum_mult_addr_reg_455                           |  20|   0|   20|          0|
    |sum_mult_load_reg_472                           |  32|   0|   32|          0|
    |tmp_34_mid2_reg_418                             |  10|   0|   10|          0|
    |tmp_36_reg_477                                  |  32|   0|   32|          0|
    |tmp_i_i_mid2_v_reg_405                          |   7|   0|    7|          0|
    |tmp_mid2_21_reg_401                             |   1|   0|    1|          0|
    |tmp_mid2_reg_397                                |   1|   0|    1|          0|
    |C_addr_reg_450                                  |   0|  20|   20|          0|
    |exitcond_flatten1_reg_388                       |   0|   1|    1|          0|
    |mult_reg_466                                    |   0|  32|   32|          0|
    |sum_mult_addr_reg_455                           |   0|  20|   20|          0|
    |tmp_mid2_21_reg_401                             |   0|   1|    1|          0|
    |tmp_mid2_reg_397                                |   0|   1|    1|          0|
    +------------------------------------------------+----+----+-----+-----------+
    |Total                                           | 275|  75|  350|          0|
    +------------------------------------------------+----+----+-----+-----------+



================================================================
== Interface
================================================================
* Summary: 
+------------+-----+-----+------------+---------------------------+--------------+
|  RTL Ports | Dir | Bits|  Protocol  |       Source Object       |    C Type    |
+------------+-----+-----+------------+---------------------------+--------------+
|ap_clk      |  in |    1| ap_ctrl_hs | dut_matrix_multiply_alt26 | return value |
|ap_rst      |  in |    1| ap_ctrl_hs | dut_matrix_multiply_alt26 | return value |
|ap_start    |  in |    1| ap_ctrl_hs | dut_matrix_multiply_alt26 | return value |
|ap_done     | out |    1| ap_ctrl_hs | dut_matrix_multiply_alt26 | return value |
|ap_idle     | out |    1| ap_ctrl_hs | dut_matrix_multiply_alt26 | return value |
|ap_ready    | out |    1| ap_ctrl_hs | dut_matrix_multiply_alt26 | return value |
|A_address0  | out |   17|  ap_memory |             A             |     array    |
|A_ce0       | out |    1|  ap_memory |             A             |     array    |
|A_q0        |  in |   32|  ap_memory |             A             |     array    |
|B_address0  | out |   17|  ap_memory |             B             |     array    |
|B_ce0       | out |    1|  ap_memory |             B             |     array    |
|B_q0        |  in |   32|  ap_memory |             B             |     array    |
|C_address0  | out |   20|  ap_memory |             C             |     array    |
|C_ce0       | out |    1|  ap_memory |             C             |     array    |
|C_we0       | out |    1|  ap_memory |             C             |     array    |
|C_d0        | out |   32|  ap_memory |             C             |     array    |
+------------+-----+-----+------------+---------------------------+--------------+

