--------------------------------------------------------------------------------
Release 14.7 Trace  (nt64)
Copyright (c) 1995-2013 Xilinx, Inc.  All rights reserved.

C:\Xilinx\14.7\ISE_DS\ISE\bin\nt64\unwrapped\trce.exe -intstyle ise -v 3 -s 4
-n 3 -fastpaths -xml schemat.twx schemat.ncd -o schemat.twr schemat.pcf

Design file:              schemat.ncd
Physical constraint file: schemat.pcf
Device,package,speed:     xc3s500e,fg320,-4 (PRODUCTION 1.27 2013-10-13)
Report level:             verbose report

Environment Variable      Effect 
--------------------      ------ 
NONE                      No environment variables were set
--------------------------------------------------------------------------------

INFO:Timing:3412 - To improve timing, see the Timing Closure User Guide (UG612).
INFO:Timing:2752 - To get complete path coverage, use the unconstrained paths 
   option. All paths that are not constrained will be reported in the 
   unconstrained paths section(s) of the report.
INFO:Timing:3339 - The clock-to-out numbers in this timing report are based on 
   a 50 Ohm transmission line loading model.  For the details of this model, 
   and for more information on accounting for different loading conditions, 
   please see the device datasheet.
INFO:Timing:3390 - This architecture does not support a default System Jitter 
   value, please add SYSTEM_JITTER constraint to the UCF to modify the Clock 
   Uncertainty calculation.
INFO:Timing:3389 - This architecture does not support 'Discrete Jitter' and 
   'Phase Error' calculations, these terms will be zero in the Clock 
   Uncertainty calculation.  Please make appropriate modification to 
   SYSTEM_JITTER to account for the unsupported Discrete Jitter and Phase 
   Error.

================================================================================
Timing constraint: NET "Clk_50MHz_BUFGP/IBUFG" PERIOD = 20 ns HIGH 50%;
For more information, see Period Analysis in the Timing Closure User Guide (UG612).

 4512 paths analyzed, 371 endpoints analyzed, 0 failing endpoints
 0 timing errors detected. (0 setup errors, 0 hold errors, 0 component switching limit errors)
 Minimum period is  10.734ns.
--------------------------------------------------------------------------------

Paths for end point XLXI_6/i_FIFO_Mram_RAM5.SLICEM_F (SLICE_X34Y67.BY), 199 paths
--------------------------------------------------------------------------------
Slack (setup path):     9.266ns (requirement - (data path - clock path skew + uncertainty))
  Source:               XLXI_1/Mram_RAM1.SLICEM_F (RAM)
  Destination:          XLXI_6/i_FIFO_Mram_RAM5.SLICEM_F (RAM)
  Requirement:          20.000ns
  Data Path Delay:      10.726ns (Levels of Logic = 6)
  Clock Path Skew:      -0.008ns (0.043 - 0.051)
  Source Clock:         Clk_50MHz_BUFGP rising at 0.000ns
  Destination Clock:    Clk_50MHz_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.000ns

  Maximum Data Path: XLXI_1/Mram_RAM1.SLICEM_F to XLXI_6/i_FIFO_Mram_RAM5.SLICEM_F
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X36Y52.X       Tshcko                1.956   inst_LPM_MUX10_10
                                                       XLXI_1/Mram_RAM1.WE
                                                       XLXI_1/Mram_RAM1.SLICEM_F
    SLICE_X37Y45.F2      net (fanout=256)      2.408   inst_LPM_MUX10_10
    SLICE_X37Y45.F5      Tif5                  0.875   inst_LPM_MUX12_10_f5
                                                       inst_LPM_MUX10_10_rt.55
                                                       inst_LPM_MUX12_10_f5
    SLICE_X37Y44.FXINB   net (fanout=1)        0.000   inst_LPM_MUX12_10_f5
    SLICE_X37Y44.FX      Tinbfx                0.463   inst_LPM_MUX12_9_f51
                                                       inst_LPM_MUX12_8_f6
    SLICE_X36Y45.FXINB   net (fanout=1)        0.000   inst_LPM_MUX12_8_f6
    SLICE_X36Y45.Y       Tif6y                 0.409   inst_LPM_MUX12_6_f7
                                                       inst_LPM_MUX12_6_f7
    SLICE_X36Y47.F1      net (fanout=1)        0.409   inst_LPM_MUX12_6_f7
    SLICE_X36Y47.X       Tilo                  0.759   XLXI_2/I2C_FIFO_DI<4>3
                                                       XLXI_2/I2C_FIFO_DI<4>3
    SLICE_X36Y53.F1      net (fanout=1)        0.658   XLXI_2/I2C_FIFO_DI<4>3
    SLICE_X36Y53.X       Tilo                  0.759   XLXI_2/I2C_FIFO_DI<4>48/O
                                                       XLXI_2/I2C_FIFO_DI<4>48
    SLICE_X34Y67.BY      net (fanout=1)        1.569   XLXI_2/I2C_FIFO_DI<4>48/O
    SLICE_X34Y67.CLK     Tds                   0.461   XLXI_6/NlwRenamedSig_OI_FIFO_DO<4>
                                                       XLXI_6/i_FIFO_Mram_RAM5.SLICEM_F
    -------------------------------------------------  ---------------------------
    Total                                     10.726ns (5.682ns logic, 5.044ns route)
                                                       (53.0% logic, 47.0% route)

--------------------------------------------------------------------------------
Slack (setup path):     9.266ns (requirement - (data path - clock path skew + uncertainty))
  Source:               XLXI_1/Mram_RAM1.SLICEM_F (RAM)
  Destination:          XLXI_6/i_FIFO_Mram_RAM5.SLICEM_F (RAM)
  Requirement:          20.000ns
  Data Path Delay:      10.726ns (Levels of Logic = 6)
  Clock Path Skew:      -0.008ns (0.043 - 0.051)
  Source Clock:         Clk_50MHz_BUFGP rising at 0.000ns
  Destination Clock:    Clk_50MHz_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.000ns

  Maximum Data Path: XLXI_1/Mram_RAM1.SLICEM_F to XLXI_6/i_FIFO_Mram_RAM5.SLICEM_F
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X36Y52.X       Tshcko                1.956   inst_LPM_MUX10_10
                                                       XLXI_1/Mram_RAM1.WE
                                                       XLXI_1/Mram_RAM1.SLICEM_F
    SLICE_X37Y44.F2      net (fanout=256)      2.408   inst_LPM_MUX10_10
    SLICE_X37Y44.F5      Tif5                  0.875   inst_LPM_MUX12_9_f51
                                                       inst_LPM_MUX10_10_rt.54
                                                       inst_LPM_MUX12_9_f5_0
    SLICE_X37Y44.FXINA   net (fanout=1)        0.000   inst_LPM_MUX12_9_f51
    SLICE_X37Y44.FX      Tinafx                0.463   inst_LPM_MUX12_9_f51
                                                       inst_LPM_MUX12_8_f6
    SLICE_X36Y45.FXINB   net (fanout=1)        0.000   inst_LPM_MUX12_8_f6
    SLICE_X36Y45.Y       Tif6y                 0.409   inst_LPM_MUX12_6_f7
                                                       inst_LPM_MUX12_6_f7
    SLICE_X36Y47.F1      net (fanout=1)        0.409   inst_LPM_MUX12_6_f7
    SLICE_X36Y47.X       Tilo                  0.759   XLXI_2/I2C_FIFO_DI<4>3
                                                       XLXI_2/I2C_FIFO_DI<4>3
    SLICE_X36Y53.F1      net (fanout=1)        0.658   XLXI_2/I2C_FIFO_DI<4>3
    SLICE_X36Y53.X       Tilo                  0.759   XLXI_2/I2C_FIFO_DI<4>48/O
                                                       XLXI_2/I2C_FIFO_DI<4>48
    SLICE_X34Y67.BY      net (fanout=1)        1.569   XLXI_2/I2C_FIFO_DI<4>48/O
    SLICE_X34Y67.CLK     Tds                   0.461   XLXI_6/NlwRenamedSig_OI_FIFO_DO<4>
                                                       XLXI_6/i_FIFO_Mram_RAM5.SLICEM_F
    -------------------------------------------------  ---------------------------
    Total                                     10.726ns (5.682ns logic, 5.044ns route)
                                                       (53.0% logic, 47.0% route)

--------------------------------------------------------------------------------
Slack (setup path):     9.285ns (requirement - (data path - clock path skew + uncertainty))
  Source:               XLXI_1/Mram_RAM1.SLICEM_F (RAM)
  Destination:          XLXI_6/i_FIFO_Mram_RAM5.SLICEM_F (RAM)
  Requirement:          20.000ns
  Data Path Delay:      10.707ns (Levels of Logic = 6)
  Clock Path Skew:      -0.008ns (0.043 - 0.051)
  Source Clock:         Clk_50MHz_BUFGP rising at 0.000ns
  Destination Clock:    Clk_50MHz_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.000ns

  Maximum Data Path: XLXI_1/Mram_RAM1.SLICEM_F to XLXI_6/i_FIFO_Mram_RAM5.SLICEM_F
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X36Y52.X       Tshcko                1.956   inst_LPM_MUX10_10
                                                       XLXI_1/Mram_RAM1.WE
                                                       XLXI_1/Mram_RAM1.SLICEM_F
    SLICE_X36Y44.G3      net (fanout=256)      2.330   inst_LPM_MUX10_10
    SLICE_X36Y44.F5      Tif5                  1.033   inst_LPM_MUX12_8_f5
                                                       inst_LPM_MUX10_10_rt_pack_1.49
                                                       inst_LPM_MUX12_8_f5
    SLICE_X36Y44.FXINA   net (fanout=1)        0.000   inst_LPM_MUX12_8_f5
    SLICE_X36Y44.FX      Tinafx                0.364   inst_LPM_MUX12_8_f5
                                                       inst_LPM_MUX12_7_f6
    SLICE_X36Y45.FXINA   net (fanout=1)        0.000   inst_LPM_MUX12_7_f6
    SLICE_X36Y45.Y       Tif6y                 0.409   inst_LPM_MUX12_6_f7
                                                       inst_LPM_MUX12_6_f7
    SLICE_X36Y47.F1      net (fanout=1)        0.409   inst_LPM_MUX12_6_f7
    SLICE_X36Y47.X       Tilo                  0.759   XLXI_2/I2C_FIFO_DI<4>3
                                                       XLXI_2/I2C_FIFO_DI<4>3
    SLICE_X36Y53.F1      net (fanout=1)        0.658   XLXI_2/I2C_FIFO_DI<4>3
    SLICE_X36Y53.X       Tilo                  0.759   XLXI_2/I2C_FIFO_DI<4>48/O
                                                       XLXI_2/I2C_FIFO_DI<4>48
    SLICE_X34Y67.BY      net (fanout=1)        1.569   XLXI_2/I2C_FIFO_DI<4>48/O
    SLICE_X34Y67.CLK     Tds                   0.461   XLXI_6/NlwRenamedSig_OI_FIFO_DO<4>
                                                       XLXI_6/i_FIFO_Mram_RAM5.SLICEM_F
    -------------------------------------------------  ---------------------------
    Total                                     10.707ns (5.741ns logic, 4.966ns route)
                                                       (53.6% logic, 46.4% route)

--------------------------------------------------------------------------------

Paths for end point XLXI_6/i_FIFO_Mram_RAM5.SLICEM_G (SLICE_X34Y67.BY), 199 paths
--------------------------------------------------------------------------------
Slack (setup path):     9.285ns (requirement - (data path - clock path skew + uncertainty))
  Source:               XLXI_1/Mram_RAM1.SLICEM_F (RAM)
  Destination:          XLXI_6/i_FIFO_Mram_RAM5.SLICEM_G (RAM)
  Requirement:          20.000ns
  Data Path Delay:      10.707ns (Levels of Logic = 6)
  Clock Path Skew:      -0.008ns (0.043 - 0.051)
  Source Clock:         Clk_50MHz_BUFGP rising at 0.000ns
  Destination Clock:    Clk_50MHz_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.000ns

  Maximum Data Path: XLXI_1/Mram_RAM1.SLICEM_F to XLXI_6/i_FIFO_Mram_RAM5.SLICEM_G
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X36Y52.X       Tshcko                1.956   inst_LPM_MUX10_10
                                                       XLXI_1/Mram_RAM1.WE
                                                       XLXI_1/Mram_RAM1.SLICEM_F
    SLICE_X37Y45.F2      net (fanout=256)      2.408   inst_LPM_MUX10_10
    SLICE_X37Y45.F5      Tif5                  0.875   inst_LPM_MUX12_10_f5
                                                       inst_LPM_MUX10_10_rt.55
                                                       inst_LPM_MUX12_10_f5
    SLICE_X37Y44.FXINB   net (fanout=1)        0.000   inst_LPM_MUX12_10_f5
    SLICE_X37Y44.FX      Tinbfx                0.463   inst_LPM_MUX12_9_f51
                                                       inst_LPM_MUX12_8_f6
    SLICE_X36Y45.FXINB   net (fanout=1)        0.000   inst_LPM_MUX12_8_f6
    SLICE_X36Y45.Y       Tif6y                 0.409   inst_LPM_MUX12_6_f7
                                                       inst_LPM_MUX12_6_f7
    SLICE_X36Y47.F1      net (fanout=1)        0.409   inst_LPM_MUX12_6_f7
    SLICE_X36Y47.X       Tilo                  0.759   XLXI_2/I2C_FIFO_DI<4>3
                                                       XLXI_2/I2C_FIFO_DI<4>3
    SLICE_X36Y53.F1      net (fanout=1)        0.658   XLXI_2/I2C_FIFO_DI<4>3
    SLICE_X36Y53.X       Tilo                  0.759   XLXI_2/I2C_FIFO_DI<4>48/O
                                                       XLXI_2/I2C_FIFO_DI<4>48
    SLICE_X34Y67.BY      net (fanout=1)        1.569   XLXI_2/I2C_FIFO_DI<4>48/O
    SLICE_X34Y67.CLK     Tds                   0.442   XLXI_6/NlwRenamedSig_OI_FIFO_DO<4>
                                                       XLXI_6/i_FIFO_Mram_RAM5.SLICEM_G
    -------------------------------------------------  ---------------------------
    Total                                     10.707ns (5.663ns logic, 5.044ns route)
                                                       (52.9% logic, 47.1% route)

--------------------------------------------------------------------------------
Slack (setup path):     9.285ns (requirement - (data path - clock path skew + uncertainty))
  Source:               XLXI_1/Mram_RAM1.SLICEM_F (RAM)
  Destination:          XLXI_6/i_FIFO_Mram_RAM5.SLICEM_G (RAM)
  Requirement:          20.000ns
  Data Path Delay:      10.707ns (Levels of Logic = 6)
  Clock Path Skew:      -0.008ns (0.043 - 0.051)
  Source Clock:         Clk_50MHz_BUFGP rising at 0.000ns
  Destination Clock:    Clk_50MHz_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.000ns

  Maximum Data Path: XLXI_1/Mram_RAM1.SLICEM_F to XLXI_6/i_FIFO_Mram_RAM5.SLICEM_G
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X36Y52.X       Tshcko                1.956   inst_LPM_MUX10_10
                                                       XLXI_1/Mram_RAM1.WE
                                                       XLXI_1/Mram_RAM1.SLICEM_F
    SLICE_X37Y44.F2      net (fanout=256)      2.408   inst_LPM_MUX10_10
    SLICE_X37Y44.F5      Tif5                  0.875   inst_LPM_MUX12_9_f51
                                                       inst_LPM_MUX10_10_rt.54
                                                       inst_LPM_MUX12_9_f5_0
    SLICE_X37Y44.FXINA   net (fanout=1)        0.000   inst_LPM_MUX12_9_f51
    SLICE_X37Y44.FX      Tinafx                0.463   inst_LPM_MUX12_9_f51
                                                       inst_LPM_MUX12_8_f6
    SLICE_X36Y45.FXINB   net (fanout=1)        0.000   inst_LPM_MUX12_8_f6
    SLICE_X36Y45.Y       Tif6y                 0.409   inst_LPM_MUX12_6_f7
                                                       inst_LPM_MUX12_6_f7
    SLICE_X36Y47.F1      net (fanout=1)        0.409   inst_LPM_MUX12_6_f7
    SLICE_X36Y47.X       Tilo                  0.759   XLXI_2/I2C_FIFO_DI<4>3
                                                       XLXI_2/I2C_FIFO_DI<4>3
    SLICE_X36Y53.F1      net (fanout=1)        0.658   XLXI_2/I2C_FIFO_DI<4>3
    SLICE_X36Y53.X       Tilo                  0.759   XLXI_2/I2C_FIFO_DI<4>48/O
                                                       XLXI_2/I2C_FIFO_DI<4>48
    SLICE_X34Y67.BY      net (fanout=1)        1.569   XLXI_2/I2C_FIFO_DI<4>48/O
    SLICE_X34Y67.CLK     Tds                   0.442   XLXI_6/NlwRenamedSig_OI_FIFO_DO<4>
                                                       XLXI_6/i_FIFO_Mram_RAM5.SLICEM_G
    -------------------------------------------------  ---------------------------
    Total                                     10.707ns (5.663ns logic, 5.044ns route)
                                                       (52.9% logic, 47.1% route)

--------------------------------------------------------------------------------
Slack (setup path):     9.304ns (requirement - (data path - clock path skew + uncertainty))
  Source:               XLXI_1/Mram_RAM1.SLICEM_F (RAM)
  Destination:          XLXI_6/i_FIFO_Mram_RAM5.SLICEM_G (RAM)
  Requirement:          20.000ns
  Data Path Delay:      10.688ns (Levels of Logic = 6)
  Clock Path Skew:      -0.008ns (0.043 - 0.051)
  Source Clock:         Clk_50MHz_BUFGP rising at 0.000ns
  Destination Clock:    Clk_50MHz_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.000ns

  Maximum Data Path: XLXI_1/Mram_RAM1.SLICEM_F to XLXI_6/i_FIFO_Mram_RAM5.SLICEM_G
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X36Y52.X       Tshcko                1.956   inst_LPM_MUX10_10
                                                       XLXI_1/Mram_RAM1.WE
                                                       XLXI_1/Mram_RAM1.SLICEM_F
    SLICE_X36Y44.G3      net (fanout=256)      2.330   inst_LPM_MUX10_10
    SLICE_X36Y44.F5      Tif5                  1.033   inst_LPM_MUX12_8_f5
                                                       inst_LPM_MUX10_10_rt_pack_1.49
                                                       inst_LPM_MUX12_8_f5
    SLICE_X36Y44.FXINA   net (fanout=1)        0.000   inst_LPM_MUX12_8_f5
    SLICE_X36Y44.FX      Tinafx                0.364   inst_LPM_MUX12_8_f5
                                                       inst_LPM_MUX12_7_f6
    SLICE_X36Y45.FXINA   net (fanout=1)        0.000   inst_LPM_MUX12_7_f6
    SLICE_X36Y45.Y       Tif6y                 0.409   inst_LPM_MUX12_6_f7
                                                       inst_LPM_MUX12_6_f7
    SLICE_X36Y47.F1      net (fanout=1)        0.409   inst_LPM_MUX12_6_f7
    SLICE_X36Y47.X       Tilo                  0.759   XLXI_2/I2C_FIFO_DI<4>3
                                                       XLXI_2/I2C_FIFO_DI<4>3
    SLICE_X36Y53.F1      net (fanout=1)        0.658   XLXI_2/I2C_FIFO_DI<4>3
    SLICE_X36Y53.X       Tilo                  0.759   XLXI_2/I2C_FIFO_DI<4>48/O
                                                       XLXI_2/I2C_FIFO_DI<4>48
    SLICE_X34Y67.BY      net (fanout=1)        1.569   XLXI_2/I2C_FIFO_DI<4>48/O
    SLICE_X34Y67.CLK     Tds                   0.442   XLXI_6/NlwRenamedSig_OI_FIFO_DO<4>
                                                       XLXI_6/i_FIFO_Mram_RAM5.SLICEM_G
    -------------------------------------------------  ---------------------------
    Total                                     10.688ns (5.722ns logic, 4.966ns route)
                                                       (53.5% logic, 46.5% route)

--------------------------------------------------------------------------------

Paths for end point XLXI_6/i_FIFO_Mram_RAM2.SLICEM_F (SLICE_X34Y66.BY), 199 paths
--------------------------------------------------------------------------------
Slack (setup path):     9.893ns (requirement - (data path - clock path skew + uncertainty))
  Source:               XLXI_1/Mram_RAM1.SLICEM_F (RAM)
  Destination:          XLXI_6/i_FIFO_Mram_RAM2.SLICEM_F (RAM)
  Requirement:          20.000ns
  Data Path Delay:      10.099ns (Levels of Logic = 6)
  Clock Path Skew:      -0.008ns (0.043 - 0.051)
  Source Clock:         Clk_50MHz_BUFGP rising at 0.000ns
  Destination Clock:    Clk_50MHz_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.000ns

  Maximum Data Path: XLXI_1/Mram_RAM1.SLICEM_F to XLXI_6/i_FIFO_Mram_RAM2.SLICEM_F
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X36Y52.X       Tshcko                1.956   inst_LPM_MUX10_10
                                                       XLXI_1/Mram_RAM1.WE
                                                       XLXI_1/Mram_RAM1.SLICEM_F
    SLICE_X38Y45.G1      net (fanout=256)      1.985   inst_LPM_MUX10_10
    SLICE_X38Y45.F5      Tif5                  1.033   inst_LPM_MUX9_7_f7
                                                       inst_LPM_MUX10_10_rt_pack_1.37
                                                       inst_LPM_MUX9_10_f5_0
    SLICE_X38Y44.FXINB   net (fanout=1)        0.000   inst_LPM_MUX9_10_f51
    SLICE_X38Y44.FX      Tinbfx                0.364   inst_LPM_MUX9_9_f52
                                                       inst_LPM_MUX9_8_f6_0
    SLICE_X38Y45.FXINA   net (fanout=1)        0.000   inst_LPM_MUX9_8_f61
    SLICE_X38Y45.Y       Tif6y                 0.409   inst_LPM_MUX9_7_f7
                                                       inst_LPM_MUX9_7_f7
    SLICE_X36Y47.G4      net (fanout=1)        0.410   inst_LPM_MUX9_7_f7
    SLICE_X36Y47.Y       Tilo                  0.759   XLXI_2/I2C_FIFO_DI<4>3
                                                       XLXI_2/I2C_FIFO_DI<1>3
    SLICE_X36Y51.F1      net (fanout=1)        0.371   XLXI_2/I2C_FIFO_DI<1>3
    SLICE_X36Y51.X       Tilo                  0.759   XLXI_2/I2C_FIFO_DI<1>32/O
                                                       XLXI_2/I2C_FIFO_DI<1>32
    SLICE_X34Y66.BY      net (fanout=1)        1.592   XLXI_2/I2C_FIFO_DI<1>32/O
    SLICE_X34Y66.CLK     Tds                   0.461   XLXI_6/NlwRenamedSig_OI_FIFO_DO<1>
                                                       XLXI_6/i_FIFO_Mram_RAM2.SLICEM_F
    -------------------------------------------------  ---------------------------
    Total                                     10.099ns (5.741ns logic, 4.358ns route)
                                                       (56.8% logic, 43.2% route)

--------------------------------------------------------------------------------
Slack (setup path):     9.893ns (requirement - (data path - clock path skew + uncertainty))
  Source:               XLXI_1/Mram_RAM1.SLICEM_F (RAM)
  Destination:          XLXI_6/i_FIFO_Mram_RAM2.SLICEM_F (RAM)
  Requirement:          20.000ns
  Data Path Delay:      10.099ns (Levels of Logic = 6)
  Clock Path Skew:      -0.008ns (0.043 - 0.051)
  Source Clock:         Clk_50MHz_BUFGP rising at 0.000ns
  Destination Clock:    Clk_50MHz_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.000ns

  Maximum Data Path: XLXI_1/Mram_RAM1.SLICEM_F to XLXI_6/i_FIFO_Mram_RAM2.SLICEM_F
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X36Y52.X       Tshcko                1.956   inst_LPM_MUX10_10
                                                       XLXI_1/Mram_RAM1.WE
                                                       XLXI_1/Mram_RAM1.SLICEM_F
    SLICE_X38Y44.G1      net (fanout=256)      1.985   inst_LPM_MUX10_10
    SLICE_X38Y44.F5      Tif5                  1.033   inst_LPM_MUX9_9_f52
                                                       inst_LPM_MUX10_10_rt_pack_1.36
                                                       inst_LPM_MUX9_9_f5_1
    SLICE_X38Y44.FXINA   net (fanout=1)        0.000   inst_LPM_MUX9_9_f52
    SLICE_X38Y44.FX      Tinafx                0.364   inst_LPM_MUX9_9_f52
                                                       inst_LPM_MUX9_8_f6_0
    SLICE_X38Y45.FXINA   net (fanout=1)        0.000   inst_LPM_MUX9_8_f61
    SLICE_X38Y45.Y       Tif6y                 0.409   inst_LPM_MUX9_7_f7
                                                       inst_LPM_MUX9_7_f7
    SLICE_X36Y47.G4      net (fanout=1)        0.410   inst_LPM_MUX9_7_f7
    SLICE_X36Y47.Y       Tilo                  0.759   XLXI_2/I2C_FIFO_DI<4>3
                                                       XLXI_2/I2C_FIFO_DI<1>3
    SLICE_X36Y51.F1      net (fanout=1)        0.371   XLXI_2/I2C_FIFO_DI<1>3
    SLICE_X36Y51.X       Tilo                  0.759   XLXI_2/I2C_FIFO_DI<1>32/O
                                                       XLXI_2/I2C_FIFO_DI<1>32
    SLICE_X34Y66.BY      net (fanout=1)        1.592   XLXI_2/I2C_FIFO_DI<1>32/O
    SLICE_X34Y66.CLK     Tds                   0.461   XLXI_6/NlwRenamedSig_OI_FIFO_DO<1>
                                                       XLXI_6/i_FIFO_Mram_RAM2.SLICEM_F
    -------------------------------------------------  ---------------------------
    Total                                     10.099ns (5.741ns logic, 4.358ns route)
                                                       (56.8% logic, 43.2% route)

--------------------------------------------------------------------------------
Slack (setup path):     9.898ns (requirement - (data path - clock path skew + uncertainty))
  Source:               XLXI_1/Mram_RAM1.SLICEM_F (RAM)
  Destination:          XLXI_6/i_FIFO_Mram_RAM2.SLICEM_F (RAM)
  Requirement:          20.000ns
  Data Path Delay:      10.094ns (Levels of Logic = 6)
  Clock Path Skew:      -0.008ns (0.043 - 0.051)
  Source Clock:         Clk_50MHz_BUFGP rising at 0.000ns
  Destination Clock:    Clk_50MHz_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.000ns

  Maximum Data Path: XLXI_1/Mram_RAM1.SLICEM_F to XLXI_6/i_FIFO_Mram_RAM2.SLICEM_F
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X36Y52.X       Tshcko                1.956   inst_LPM_MUX10_10
                                                       XLXI_1/Mram_RAM1.WE
                                                       XLXI_1/Mram_RAM1.SLICEM_F
    SLICE_X38Y44.F1      net (fanout=256)      1.980   inst_LPM_MUX10_10
    SLICE_X38Y44.F5      Tif5                  1.033   inst_LPM_MUX9_9_f52
                                                       inst_LPM_MUX10_10_rt.36
                                                       inst_LPM_MUX9_9_f5_1
    SLICE_X38Y44.FXINA   net (fanout=1)        0.000   inst_LPM_MUX9_9_f52
    SLICE_X38Y44.FX      Tinafx                0.364   inst_LPM_MUX9_9_f52
                                                       inst_LPM_MUX9_8_f6_0
    SLICE_X38Y45.FXINA   net (fanout=1)        0.000   inst_LPM_MUX9_8_f61
    SLICE_X38Y45.Y       Tif6y                 0.409   inst_LPM_MUX9_7_f7
                                                       inst_LPM_MUX9_7_f7
    SLICE_X36Y47.G4      net (fanout=1)        0.410   inst_LPM_MUX9_7_f7
    SLICE_X36Y47.Y       Tilo                  0.759   XLXI_2/I2C_FIFO_DI<4>3
                                                       XLXI_2/I2C_FIFO_DI<1>3
    SLICE_X36Y51.F1      net (fanout=1)        0.371   XLXI_2/I2C_FIFO_DI<1>3
    SLICE_X36Y51.X       Tilo                  0.759   XLXI_2/I2C_FIFO_DI<1>32/O
                                                       XLXI_2/I2C_FIFO_DI<1>32
    SLICE_X34Y66.BY      net (fanout=1)        1.592   XLXI_2/I2C_FIFO_DI<1>32/O
    SLICE_X34Y66.CLK     Tds                   0.461   XLXI_6/NlwRenamedSig_OI_FIFO_DO<1>
                                                       XLXI_6/i_FIFO_Mram_RAM2.SLICEM_F
    -------------------------------------------------  ---------------------------
    Total                                     10.094ns (5.741ns logic, 4.353ns route)
                                                       (56.9% logic, 43.1% route)

--------------------------------------------------------------------------------

Hold Paths: NET "Clk_50MHz_BUFGP/IBUFG" PERIOD = 20 ns HIGH 50%;
--------------------------------------------------------------------------------

Paths for end point XLXI_6/i_FIFO_Mram_RAM6.SLICEM_F (SLICE_X36Y69.G4), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.939ns (requirement - (clock path skew + uncertainty - data path))
  Source:               XLXI_6/i_FIFO_addrWr_3 (FF)
  Destination:          XLXI_6/i_FIFO_Mram_RAM6.SLICEM_F (RAM)
  Requirement:          0.000ns
  Data Path Delay:      0.941ns (Levels of Logic = 1)
  Clock Path Skew:      0.002ns (0.041 - 0.039)
  Source Clock:         Clk_50MHz_BUFGP rising at 20.000ns
  Destination Clock:    Clk_50MHz_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path: XLXI_6/i_FIFO_addrWr_3 to XLXI_6/i_FIFO_Mram_RAM6.SLICEM_F
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X39Y68.XQ      Tcko                  0.473   XLXI_6/i_FIFO_addrWr<3>
                                                       XLXI_6/i_FIFO_addrWr_3
    SLICE_X36Y69.G4      net (fanout=10)       0.467   XLXI_6/i_FIFO_addrWr<3>
    SLICE_X36Y69.CLK     Tah         (-Th)    -0.001   XLXI_6/NlwRenamedSig_OI_FIFO_DO<5>
                                                       XLXI_6/i_FIFO_Mram_RAM6.SLICEM_F
    -------------------------------------------------  ---------------------------
    Total                                      0.941ns (0.474ns logic, 0.467ns route)
                                                       (50.4% logic, 49.6% route)

--------------------------------------------------------------------------------

Paths for end point XLXI_6/i_FIFO_Mram_RAM6.SLICEM_G (SLICE_X36Y69.G4), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.939ns (requirement - (clock path skew + uncertainty - data path))
  Source:               XLXI_6/i_FIFO_addrWr_3 (FF)
  Destination:          XLXI_6/i_FIFO_Mram_RAM6.SLICEM_G (RAM)
  Requirement:          0.000ns
  Data Path Delay:      0.941ns (Levels of Logic = 1)
  Clock Path Skew:      0.002ns (0.041 - 0.039)
  Source Clock:         Clk_50MHz_BUFGP rising at 20.000ns
  Destination Clock:    Clk_50MHz_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path: XLXI_6/i_FIFO_addrWr_3 to XLXI_6/i_FIFO_Mram_RAM6.SLICEM_G
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X39Y68.XQ      Tcko                  0.473   XLXI_6/i_FIFO_addrWr<3>
                                                       XLXI_6/i_FIFO_addrWr_3
    SLICE_X36Y69.G4      net (fanout=10)       0.467   XLXI_6/i_FIFO_addrWr<3>
    SLICE_X36Y69.CLK     Tah         (-Th)    -0.001   XLXI_6/NlwRenamedSig_OI_FIFO_DO<5>
                                                       XLXI_6/i_FIFO_Mram_RAM6.SLICEM_G
    -------------------------------------------------  ---------------------------
    Total                                      0.941ns (0.474ns logic, 0.467ns route)
                                                       (50.4% logic, 49.6% route)

--------------------------------------------------------------------------------

Paths for end point XLXI_6/i_FIFO_Mram_RAM7.SLICEM_F (SLICE_X36Y68.G4), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.939ns (requirement - (clock path skew + uncertainty - data path))
  Source:               XLXI_6/i_FIFO_addrWr_3 (FF)
  Destination:          XLXI_6/i_FIFO_Mram_RAM7.SLICEM_F (RAM)
  Requirement:          0.000ns
  Data Path Delay:      0.941ns (Levels of Logic = 1)
  Clock Path Skew:      0.002ns (0.041 - 0.039)
  Source Clock:         Clk_50MHz_BUFGP rising at 20.000ns
  Destination Clock:    Clk_50MHz_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path: XLXI_6/i_FIFO_addrWr_3 to XLXI_6/i_FIFO_Mram_RAM7.SLICEM_F
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X39Y68.XQ      Tcko                  0.473   XLXI_6/i_FIFO_addrWr<3>
                                                       XLXI_6/i_FIFO_addrWr_3
    SLICE_X36Y68.G4      net (fanout=10)       0.467   XLXI_6/i_FIFO_addrWr<3>
    SLICE_X36Y68.CLK     Tah         (-Th)    -0.001   XLXI_6/NlwRenamedSig_OI_FIFO_DO<6>
                                                       XLXI_6/i_FIFO_Mram_RAM7.SLICEM_F
    -------------------------------------------------  ---------------------------
    Total                                      0.941ns (0.474ns logic, 0.467ns route)
                                                       (50.4% logic, 49.6% route)

--------------------------------------------------------------------------------

Component Switching Limit Checks: NET "Clk_50MHz_BUFGP/IBUFG" PERIOD = 20 ns HIGH 50%;
--------------------------------------------------------------------------------
Slack: 18.348ns (period - (min low pulse limit / (low pulse / period)))
  Period: 20.000ns
  Low pulse: 10.000ns
  Low pulse limit: 0.826ns (Tcl)
  Physical resource: LED7_OBUF/CLK
  Logical resource: XLXI_6/NACK_12/CK
  Location pin: SLICE_X30Y75.CLK
  Clock network: Clk_50MHz_BUFGP
--------------------------------------------------------------------------------
Slack: 18.348ns (period - (min high pulse limit / (high pulse / period)))
  Period: 20.000ns
  High pulse: 10.000ns
  High pulse limit: 0.826ns (Tch)
  Physical resource: LED7_OBUF/CLK
  Logical resource: XLXI_6/NACK_12/CK
  Location pin: SLICE_X30Y75.CLK
  Clock network: Clk_50MHz_BUFGP
--------------------------------------------------------------------------------
Slack: 18.348ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 1.652ns (605.327MHz) (Tcp)
  Physical resource: LED7_OBUF/CLK
  Logical resource: XLXI_6/NACK_12/CK
  Location pin: SLICE_X30Y75.CLK
  Clock network: Clk_50MHz_BUFGP
--------------------------------------------------------------------------------


All constraints were met.


Data Sheet report:
-----------------
All values displayed in nanoseconds (ns)

Clock to Setup on destination clock Clk_50MHz
---------------+---------+---------+---------+---------+
               | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock   |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
---------------+---------+---------+---------+---------+
Clk_50MHz      |   10.734|         |         |         |
---------------+---------+---------+---------+---------+


Timing summary:
---------------

Timing errors: 0  Score: 0  (Setup/Max: 0, Hold: 0)

Constraints cover 4512 paths, 0 nets, and 1408 connections

Design statistics:
   Minimum period:  10.734ns{1}   (Maximum frequency:  93.162MHz)


------------------------------------Footnotes-----------------------------------
1)  The minimum period statistic assumes all single cycle delays.

Analysis completed Tue May 14 12:54:46 2024 
--------------------------------------------------------------------------------

Trace Settings:
-------------------------
Trace Settings 

Peak Memory Usage: 4511 MB



