# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 10 740 3.2e-05 1024 0.059 1210 544768 92.7838 33.5752 876.927 1043.84 2047.37 2047.58
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 18 10 740 3.2e-05 1024 0.059 1210 543744 93.1138 33.6937 1017.63 1045.47 2190.14 2190.35
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 20 10 740 3.2e-05 1024 0.059 1210 542720 92.9676 33.6101 1056.23 1044.82 2227.86 2228.08
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 24 10 740 3.2e-05 1024 0.059 1210 546816 92.694 33.7036 992.576 1047.63 2166.83 2167.02
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 25 10 740 3.2e-05 1024 0.059 1210 544000 93.6714 33.7349 999.362 1048.66 2175.82 2176.03
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 28 10 740 3.2e-05 1024 0.059 1210 537600 92.7485 33.8412 1016.37 1039.36 2182.55 2182.74
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 30 10 740 3.2e-05 1024 0.059 1210 537600 93.2997 33.575 1018.53 1040.43 2186.06 2186.26
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 32 10 740 3.2e-05 1024 0.059 1210 540672 93.1836 33.5781 992.03 1044.01 2163.03 2163.22
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 48 10 740 3.2e-05 1024 0.059 1210 540672 92.3062 34.2221 999.106 1039.37 2165.23 2165.42
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 50 10 740 3.2e-05 1024 0.059 1210 537600 94.4717 33.7201 1069.15 1048.41 2245.98 2246.18
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 64 10 740 3.2e-05 1024 0.059 1210 524288 93.9822 33.665 1214.03 1033.08 2374.98 2375.18
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 8 15 740 3.2e-05 1024 0.059 1215 546816 92.9056 33.6148 875.604 1047.38 2049.73 2049.95
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 10 15 740 3.2e-05 1024 0.059 1215 547840 93.1411 33.7391 887.6 1048.05 2062.75 2062.94
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 12 15 740 3.2e-05 1024 0.059 1215 546816 92.953 33.6956 878.963 1047.41 2053.24 2053.43
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 15 740 3.2e-05 1024 0.059 1215 544768 92.7577 33.8514 898.165 1043.96 2068.97 2069.17
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 15 740 3.2e-05 1024 0.059 1215 544768 92.6629 34.4665 904.43 1043.67 2075.45 2075.66
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 18 15 740 3.2e-05 1024 0.059 1215 543744 92.9984 33.6773 1040.81 1045.49 2213.19 2213.38
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 20 15 740 3.2e-05 1024 0.059 1215 542720 92.9219 33.612 1016.06 1043.84 2186.65 2186.84
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 24 15 740 3.2e-05 1024 0.059 1215 546816 92.5094 33.7028 1090.49 1047.35 2264.29 2264.49
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 25 15 740 3.2e-05 1024 0.059 1215 544000 93.5253 33.7309 1075.58 1048.29 2251.35 2251.56
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 28 15 740 3.2e-05 1024 0.059 1215 537600 92.7243 33.8084 1070.13 1038.39 2235.28 2235.48
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 30 15 740 3.2e-05 1024 0.059 1215 537600 93.2378 33.578 1049.33 1040.43 2216.81 2217
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 32 15 740 3.2e-05 1024 0.059 1215 540672 93.1767 33.5717 1011.83 1043.88 2182.69 2182.88
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 48 15 740 3.2e-05 1024 0.059 1215 540672 92.1813 33.4591 1187.05 1039.24 2352.16 2352.36
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 50 15 740 3.2e-05 1024 0.059 1215 537600 94.4271 33.7197 1186.85 1057.44 2372.66 2372.84
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 64 15 740 3.2e-05 1024 0.059 1215 524288 93.9585 33.7449 1048.02 1033.74 2209.7 2209.91
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 8 20 740 3.2e-05 1024 0.059 1220 544768 93.2169 33.6048 829.546 1047.27 2003.87 2004.09
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 10 20 740 3.2e-05 1024 0.059 1220 545280 93.3997 33.9415 934.065 1048.21 2109.85 2110.05
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 12 20 740 3.2e-05 1024 0.059 1220 543744 93.4711 33.6466 867.351 1047.41 2042.11 2042.35
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 20 740 3.2e-05 1024 0.059 1220 541184 93.3424 33.645 879.303 1044.09 2050.6 2050.79
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 20 740 3.2e-05 1024 0.059 1220 540672 93.2968 33.5626 868.237 1044.57 2039.89 2040.08
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 18 20 740 3.2e-05 1024 0.059 1220 543744 92.9642 33.6568 1099.77 1045.39 2272.01 2272.2
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 18 20 740 3.2e-05 1024 0.059 1220 534528 93.1733 33.5544 754.882 1038.42 1920.24 1920.44
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 20 20 740 3.2e-05 1024 0.059 1220 542720 92.846 34.7321 1052.59 1043.81 2224.21 2224.41
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 20 20 740 3.2e-05 1024 0.059 1220 542720 92.7281 33.5783 740.32 1043.92 1910.77 1910.96
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 24 20 740 3.2e-05 1024 0.059 1220 540672 93.6343 33.6314 983.661 1046.79 2157.94 2158.15
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 24 20 740 3.2e-05 1024 0.059 1220 528384 94.0389 33.9683 692.088 1038.21 1858.53 1858.72
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 25 20 740 3.2e-05 1024 0.059 1220 544000 93.5399 33.7285 1034.73 1047.44 2209.67 2209.88
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 25 20 740 3.2e-05 1024 0.059 1220 537600 94.4251 33.7233 723.928 1047.51 1899.82 1900.02
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 28 20 740 3.2e-05 1024 0.059 1220 537600 92.6843 33.5241 1306.45 1039.26 2472.15 2472.35
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 28 20 740 3.2e-05 1024 0.059 1220 530432 93.6213 33.5877 840.702 1039.33 2007.47 2007.67
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 30 20 740 3.2e-05 1024 0.059 1220 537600 93.1321 33.6697 1250.35 1040.45 2417.83 2418.04
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 30 20 740 3.2e-05 1024 0.059 1220 522240 93.7922 33.9064 823.168 1031.29 1982.38 1982.58
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 32 20 740 3.2e-05 1024 0.059 1220 540672 93.1635 33.5995 1215.36 1043.88 2386.23 2386.44
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 32 20 740 3.2e-05 1024 0.059 1220 524288 93.9937 33.6547 795.672 1034.03 1957.58 1957.78
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 48 20 740 3.2e-05 1024 0.059 1220 528384 94.0387 33.4747 1036.06 1039.4 2203.19 2203.39
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 48 20 740 3.2e-05 1024 0.059 1220 516096 93.3744 33.7469 717.471 1023.12 1867.93 1868.12
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 50 20 740 3.2e-05 1024 0.059 1220 537600 94.4121 33.7139 1104.81 1047.31 2280.46 2280.67
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 50 20 740 3.2e-05 1024 0.059 1220 512000 95.6189 36.3049 757.141 1030.7 1919.99 1920.18
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 8 24 740 3.2e-05 1024 0.059 1224 544768 93.1507 33.6358 820.314 1047.28 1994.61 1994.82
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 10 24 740 3.2e-05 1024 0.059 1224 545280 93.4729 33.7015 870.585 1048 2045.99 2046.2
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 12 24 740 3.2e-05 1024 0.059 1224 543744 93.4368 33.6527 858.19 1047.2 2032.71 2032.9
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 12 24 740 3.2e-05 1024 0.059 1224 540672 93.6708 33.6197 550.132 1047.45 1725.1 1725.29
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 24 740 3.2e-05 1024 0.059 1224 541184 93.2195 33.7058 981.381 1043.1 2151.62 2151.81
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 14 24 740 3.2e-05 1024 0.059 1224 537600 92.693 33.5529 621.032 1039.51 1787.02 1787.22
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 24 740 3.2e-05 1024 0.059 1224 540672 93.1603 33.5688 931.513 1044.67 2103.14 2103.35
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 16 24 740 3.2e-05 1024 0.059 1224 540672 93.1713 33.8081 616.268 1044.77 1788.24 1788.45
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 18 24 740 3.2e-05 1024 0.059 1224 543744 92.9608 33.6568 1050.94 1044.52 2222.29 2222.51
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 18 24 740 3.2e-05 1024 0.059 1224 534528 93.215 33.5461 726.812 1038.4 1892.2 1892.39
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 20 24 740 3.2e-05 1024 0.059 1224 542720 92.8858 33.6138 995.392 1043.8 2165.92 2166.11
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 20 24 740 3.2e-05 1024 0.059 1224 542720 92.6907 33.6195 717.405 1044.8 1888.74 1888.92
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 24 24 740 3.2e-05 1024 0.059 1224 540672 93.6161 33.6294 1282.18 1046.58 2456.24 2456.45
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 24 24 740 3.2e-05 1024 0.059 1224 528384 94.0596 33.8758 798.939 1039.45 1966.55 1966.74
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 25 24 740 3.2e-05 1024 0.059 1224 544000 93.5294 34.4274 1261.71 1047.1 2436.99 2437.2
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 25 24 740 3.2e-05 1024 0.059 1224 537600 94.3944 33.7367 845.751 1048.18 2022.28 2022.48
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 28 24 740 3.2e-05 1024 0.059 1224 537600 92.7106 33.6609 1217.36 1039.07 2383.02 2383.21
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 28 24 740 3.2e-05 1024 0.059 1224 530432 93.6004 33.4664 798.893 1038.55 1964.73 1964.94
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 30 24 740 3.2e-05 1024 0.059 1224 537600 93.2122 33.9497 1191.2 1041.29 2359.88 2360.08
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 30 24 740 3.2e-05 1024 0.059 1224 522240 93.8016 34.1012 748.582 1030.28 1907 1907.21
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 32 24 740 3.2e-05 1024 0.059 1224 540672 93.1966 34.3443 1146.02 1043.89 2317.67 2317.86
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 32 24 740 3.2e-05 1024 0.059 1224 524288 93.9871 34.9385 746.519 1033.22 1908.89 1909.09
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 8 25 740 3.2e-05 1024 0.059 1225 546816 92.7132 34.2508 930.502 1046.48 2104.17 2104.37
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 10 25 740 3.2e-05 1024 0.059 1225 547840 93.0618 33.7101 839.99 1047.03 2014.01 2014.2
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 10 25 740 3.2e-05 1024 0.059 1225 542720 92.9817 33.6174 538.677 1044.7 1710.2 1710.39
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 12 25 740 3.2e-05 1024 0.059 1225 546816 92.8219 33.8954 893.008 1046.43 2066.38 2066.58
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 12 25 740 3.2e-05 1024 0.059 1225 546816 92.5829 33.6156 575.951 1047.45 1749.82 1750.02
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 25 740 3.2e-05 1024 0.059 1225 544768 92.5101 34.05 949.034 1043.9 2119.72 2119.92
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 14 25 740 3.2e-05 1024 0.059 1225 537600 92.6986 33.5176 596.59 1038.35 1761.38 1761.58
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 25 740 3.2e-05 1024 0.059 1225 544768 92.4167 33.5839 979.609 1043.96 2149.81 2150.01
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 16 25 740 3.2e-05 1024 0.059 1225 540672 93.1821 33.5951 639.122 1044.75 1810.87 1811.07
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 18 25 740 3.2e-05 1024 0.059 1225 543744 92.9884 33.686 1049.85 1045.28 2222.02 2222.23
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 18 25 740 3.2e-05 1024 0.059 1225 534528 93.1868 33.605 745.098 1039.39 1911.51 1911.7
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 20 25 740 3.2e-05 1024 0.059 1225 542720 92.8493 33.6106 1017.42 1044.78 2188.88 2189.09
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 20 25 740 3.2e-05 1024 0.059 1225 542720 92.7072 33.5763 720.008 1043.95 1890.46 1890.65
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 24 25 740 3.2e-05 1024 0.059 1225 546816 92.5217 33.6178 1254.02 1047.35 2427.76 2427.96
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 24 25 740 3.2e-05 1024 0.059 1225 540672 92.2127 33.5308 830.894 1038.54 1995.4 1995.59
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 25 25 740 3.2e-05 1024 0.059 1225 544000 93.5454 33.7325 1243.45 1048.3 2419.25 2419.45
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 25 25 740 3.2e-05 1024 0.059 1225 537600 94.4184 33.7171 826.134 1047.42 2001.91 2002.11
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 28 25 740 3.2e-05 1024 0.059 1225 537600 92.7056 34.1103 1196.37 1039.35 2362.76 2362.96
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 28 25 740 3.2e-05 1024 0.059 1225 530432 93.6235 33.4868 778.487 1039.37 1945.19 1945.38
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 30 25 740 3.2e-05 1024 0.059 1225 537600 93.1894 33.6834 1164.37 1041.42 2332.88 2333.07
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 30 25 740 3.2e-05 1024 0.059 1225 522240 93.806 33.5954 748.238 1031.01 1906.89 1907.1
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 32 25 740 3.2e-05 1024 0.059 1225 540672 93.158 33.5811 1115.82 1044.62 2287.41 2287.63
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 32 25 740 3.2e-05 1024 0.059 1225 524288 94.0098 34.4553 760.293 1032.94 1921.91 1922.12
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 8 32 740 3.2e-05 1024 0.059 1216 544768 93.1455 33.6042 807.968 1047.23 1982.17 1982.39
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 8 32 740 3.2e-05 1024 0.059 1216 540672 93.2489 33.5688 517.29 1043.81 1688.14 1688.33
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 10 32 740 3.2e-05 1024 0.059 1216 545280 93.4149 33.702 827.172 1047.96 2002.48 2002.66
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 10 32 740 3.2e-05 1024 0.059 1216 542720 92.9106 33.6108 530.446 1043.95 1701.15 1701.34
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 12 32 740 3.2e-05 1024 0.059 1216 543744 93.2725 33.6508 894.01 1046.66 2067.81 2068.01
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 12 32 740 3.2e-05 1024 0.059 1216 540672 93.5902 33.6104 573.195 1047.59 1748.21 1748.41
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 32 740 3.2e-05 1024 0.059 1216 541184 93.2503 33.6753 880.265 1043.09 2050.52 2050.73
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 14 32 740 3.2e-05 1024 0.059 1216 537600 92.7214 33.5071 556.403 1039.35 1722.2 1722.39
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 14 32 740 3.2e-05 1024 0.059 1216 537600 92.8246 33.6241 458.44 1038.58 1623.69 1623.9
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 32 740 3.2e-05 1024 0.059 1216 540672 93.1984 33.5708 876.095 1045.13 2048.22 2048.44
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 16 32 740 3.2e-05 1024 0.059 1216 540672 93.1478 33.577 580.757 1045.17 1752.88 1753.07
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 16 32 740 3.2e-05 1024 0.059 1216 528384 94.0261 33.5729 473.703 1039.47 1640.99 1641.19
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 18 32 740 3.2e-05 1024 0.059 1216 539136 93.7356 33.6526 1270.13 1044.53 2442.28 2442.49
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 18 32 740 3.2e-05 1024 0.059 1216 534528 93.1947 33.512 793.665 1038.36 1958.95 1959.14
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 18 32 740 3.2e-05 1024 0.059 1216 525312 94.7881 33.542 647.407 1038.52 1814.48 1814.68
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 20 32 740 3.2e-05 1024 0.059 1216 542720 92.8141 33.7121 1184.87 1043.8 2355.41 2355.62
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 20 32 740 3.2e-05 1024 0.059 1216 542720 92.7325 33.5724 795.112 1043.93 1965.57 1965.77
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 20 32 740 3.2e-05 1024 0.059 1216 522240 93.8358 33.7553 642.945 1031.36 1802.12 1802.32
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 24 32 740 3.2e-05 1024 0.059 1216 540672 93.6142 33.6153 1127.34 1047.49 2302.29 2302.49
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 24 32 740 3.2e-05 1024 0.059 1216 528384 94.043 33.964 715.446 1038.64 1882.31 1882.51
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 24 32 740 3.2e-05 1024 0.059 1216 534528 93.0566 33.7167 629.982 1039.46 1796.45 1796.65
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 25 32 740 3.2e-05 1024 0.059 1216 544000 93.5473 34.0337 1113.64 1047.41 2288.86 2289.07
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 25 32 740 3.2e-05 1024 0.059 1216 537600 94.4124 33.7642 762.116 1047.41 1937.92 1938.11
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 25 32 740 3.2e-05 1024 0.059 1216 518400 94.7816 33.5458 614.247 1031.26 1774.06 1774.26
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 28 32 740 3.2e-05 1024 0.059 1216 537600 92.693 33.5946 1063.18 1039.26 2228.96 2229.15
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 28 32 740 3.2e-05 1024 0.059 1216 530432 93.6173 33.4892 733.41 1038.51 1899.25 1899.44
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 28 32 740 3.2e-05 1024 0.059 1216 537600 92.7356 33.8555 616.158 1038.66 1781.64 1781.83
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 30 32 740 3.2e-05 1024 0.059 1216 537600 93.1453 33.6937 1031.06 1041.33 2199.45 2199.66
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 30 32 740 3.2e-05 1024 0.059 1216 522240 93.7929 34.0914 729.904 1030.45 1888.46 1888.66
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 30 32 740 3.2e-05 1024 0.059 1216 506880 94.6951 33.7829 585.573 1020.17 1734.44 1734.63
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 32 32 740 3.2e-05 1024 0.059 1216 540672 93.1722 33.7224 1061.38 1044.87 2233.37 2233.56
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 32 32 740 3.2e-05 1024 0.059 1216 524288 93.9965 34.0704 699.361 1033.96 1861.61 1861.79
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 32 32 740 3.2e-05 1024 0.059 1216 516096 93.3454 33.9851 615.317 1022.28 1765.15 1765.34
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 8 40 740 3.2e-05 1024 0.059 1240 538624 94.0516 33.6036 834.119 1046.52 2008.52 2008.72
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 8 40 740 3.2e-05 1024 0.059 1240 536576 93.8265 33.9456 534.178 1044.68 1706.86 1707.08
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 10 40 740 3.2e-05 1024 0.059 1240 540160 94.0879 33.7299 938.135 1047.96 2114.14 2114.34
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 10 40 740 3.2e-05 1024 0.059 1240 537600 93.6016 33.8741 605.24 1044.52 1777.45 1777.64
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 10 40 740 3.2e-05 1024 0.059 1240 529920 94.3475 33.6225 490.043 1041.35 1659.59 1659.79
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 12 40 740 3.2e-05 1024 0.059 1240 537600 94.2258 33.6519 872.67 1047.41 2048.17 2048.35
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 12 40 740 3.2e-05 1024 0.059 1240 534528 94.3822 33.6368 568.855 1046.6 1743.69 1743.88
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 12 40 740 3.2e-05 1024 0.059 1240 525312 94.6875 34.0127 461.444 1038.41 1628.79 1628.99
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 40 740 3.2e-05 1024 0.059 1240 537600 93.6992 33.7824 1268.63 1043.98 2440.33 2440.53
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 14 40 740 3.2e-05 1024 0.059 1240 530432 93.7697 33.6548 782.817 1039.24 1949.7 1949.89
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 14 40 740 3.2e-05 1024 0.059 1240 526848 94.4304 33.5505 632.685 1039.47 1800.36 1800.57
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 40 740 3.2e-05 1024 0.059 1240 536576 93.7469 33.721 1169.72 1043.96 2341.39 2341.6
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 16 40 740 3.2e-05 1024 0.059 1240 532480 94.2508 33.6525 730.887 1044.86 1903.87 1904.05
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 16 40 740 3.2e-05 1024 0.059 1240 528384 94.0274 33.4652 589.694 1039.47 1756.88 1757.07
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 18 40 740 3.2e-05 1024 0.059 1240 534528 94.3621 33.6562 1180.71 1044.64 2353.6 2353.81
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 18 40 740 3.2e-05 1024 0.059 1240 525312 94.689 33.5135 764.472 1038.15 1931.04 1931.23
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 18 40 740 3.2e-05 1024 0.059 1240 525312 94.7927 33.5461 671.431 1038.49 1838.48 1838.68
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 18 40 740 3.2e-05 1024 0.059 1240 516096 95.8448 33.6799 589.209 1039.59 1758.56 1758.75
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 20 40 740 3.2e-05 1024 0.059 1240 537600 93.5485 33.8657 1125.04 1043.72 2296.41 2296.64
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 20 40 740 3.2e-05 1024 0.059 1240 532480 94.1949 33.5718 756.718 1044.8 1929.52 1929.73
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 20 40 740 3.2e-05 1024 0.059 1240 522240 93.8332 34.5052 624.739 1031.06 1784.36 1784.57
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 20 40 740 3.2e-05 1024 0.059 1240 532480 94.2908 33.7804 616.474 1045.02 1789.79 1789.99
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 24 40 740 3.2e-05 1024 0.059 1240 534528 94.3804 33.6163 1042.46 1046.6 2217.3 2217.5
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 24 40 740 3.2e-05 1024 0.059 1240 528384 94.0315 34.4084 740.531 1038.63 1907.82 1908.01
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 24 40 740 3.2e-05 1024 0.059 1240 516096 95.8189 33.8678 598.878 1039.49 1768.28 1768.48
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 24 40 740 3.2e-05 1024 0.059 1240 516096 93.3476 33.538 564.043 1023.13 1714.29 1714.49
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 25 40 740 3.2e-05 1024 0.059 1240 537600 94.3252 33.7381 1098.68 1048.21 2275.17 2275.39
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 25 40 740 3.2e-05 1024 0.059 1240 537600 94.4125 33.7225 751.367 1048.22 1927.95 1928.16
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 25 40 740 3.2e-05 1024 0.059 1240 518400 94.7858 33.4678 623.834 1030.54 1782.85 1783.04
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 25 40 740 3.2e-05 1024 0.059 1240 512000 95.6536 34.1156 568.716 1031.4 1730.11 1730.29
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 8 48 740 3.2e-05 1024 0.059 1248 540672 93.6097 33.6079 905.407 1047.27 2080.12 2080.31
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 8 48 740 3.2e-05 1024 0.059 1248 536576 93.7429 33.5708 583.197 1044.76 1755.49 1755.69
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 8 48 740 3.2e-05 1024 0.059 1248 540672 93.602 33.62 486.275 1047.58 1661.3 1661.49
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 10 48 740 3.2e-05 1024 0.059 1248 540160 94.1246 33.7158 880.013 1048 2056.09 2056.3
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 10 48 740 3.2e-05 1024 0.059 1248 537600 93.6341 33.6159 575.495 1043.99 1746.96 1747.15
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 10 48 740 3.2e-05 1024 0.059 1248 529920 94.3441 33.5654 465.832 1040.42 1634.39 1634.59
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 12 48 740 3.2e-05 1024 0.059 1248 540672 93.7294 33.658 1247.65 1046.67 2421.94 2422.14
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 12 48 740 3.2e-05 1024 0.059 1248 540672 93.6062 33.6124 780.696 1046.61 1954.75 1954.95
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 12 48 740 3.2e-05 1024 0.059 1248 534528 93.5563 34.415 624.63 1039.08 1791.91 1792.15
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 12 48 740 3.2e-05 1024 0.059 1248 528384 94.0675 33.5155 522.038 1039.46 1689.32 1689.52
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 48 740 3.2e-05 1024 0.059 1248 537600 93.6379 33.6282 1148.97 1044.09 2320.55 2320.74
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 14 48 740 3.2e-05 1024 0.059 1248 530432 93.7618 33.8189 714.064 1039.37 1881.23 1881.42
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 14 48 740 3.2e-05 1024 0.059 1248 526848 94.377 33.7971 581.274 1038.45 1748.12 1748.32
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 14 48 740 3.2e-05 1024 0.059 1248 530432 93.6397 33.4663 527.574 1038.53 1693.43 1693.62
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 48 740 3.2e-05 1024 0.059 1248 536576 93.7108 33.5658 1097.12 1043.79 2268.42 2268.6
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 16 48 740 3.2e-05 1024 0.059 1248 532480 94.2754 33.5712 701.806 1043.64 1873.51 1873.7
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 16 48 740 3.2e-05 1024 0.059 1248 528384 94.057 33.7052 576.984 1039.44 1744.4 1744.59
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 16 48 740 3.2e-05 1024 0.059 1248 524288 93.9837 33.5207 504.123 1033.86 1665.71 1665.9
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 18 48 740 3.2e-05 1024 0.059 1248 539136 93.7201 33.6568 1071.73 1045.39 2244.72 2244.93
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 18 48 740 3.2e-05 1024 0.059 1248 534528 93.2021 34.0115 747.51 1038.24 1913.19 1913.4
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 18 48 740 3.2e-05 1024 0.059 1248 525312 94.748 33.5472 622.621 1038.53 1789.67 1789.86
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 18 48 740 3.2e-05 1024 0.059 1248 534528 93.0605 33.4542 634.426 1038.77 1799.94 1800.12
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 20 48 740 3.2e-05 1024 0.059 1248 537600 93.6218 33.628 1055.55 1044.58 2227.61 2227.82
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 20 48 740 3.2e-05 1024 0.059 1248 532480 94.1712 34.3752 755.38 1044.71 1928.85 1929.04
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 20 48 740 3.2e-05 1024 0.059 1248 522240 93.7915 33.9291 614.721 1031.03 1773.7 1773.89
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 20 48 740 3.2e-05 1024 0.059 1248 532480 94.3143 33.652 586.373 1044.13 1758.69 1758.89
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 8 50 740 3.2e-05 1024 0.059 1250 538624 93.8511 33.6138 926.849 1046.65 2101.2 2101.4
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 8 50 740 3.2e-05 1024 0.059 1250 536576 93.7395 33.5708 599.774 1044.79 1772.09 1772.29
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 8 50 740 3.2e-05 1024 0.059 1250 534528 94.3798 33.7162 491.154 1047.35 1666.83 1667.01
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 10 50 740 3.2e-05 1024 0.059 1250 540160 94.06 33.7063 881.188 1047.96 2057.14 2057.34
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 10 50 740 3.2e-05 1024 0.059 1250 537600 93.605 33.7771 563.713 1044.71 1736.03 1736.23
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 10 50 740 3.2e-05 1024 0.059 1250 529920 94.3454 33.6937 465.409 1041.12 1634.79 1635
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 10 50 740 3.2e-05 1024 0.059 1250 532480 94.2032 33.5831 401.585 1043.92 1573.52 1573.71
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 12 50 740 3.2e-05 1024 0.059 1250 537600 94.1452 33.8152 1211.5 1046.7 2386.38 2386.59
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 12 50 740 3.2e-05 1024 0.059 1250 534528 94.4049 33.6165 745.875 1046.34 1920.47 1920.67
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 12 50 740 3.2e-05 1024 0.059 1250 525312 94.6346 33.5176 598.265 1039.69 1766.34 1766.55
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 12 50 740 3.2e-05 1024 0.059 1250 528384 94.0389 33.536 512.556 1038.6 1678.95 1679.15
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 50 740 3.2e-05 1024 0.059 1250 534016 94.1795 34.2528 1106.69 1043.98 2279.33 2279.52
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 14 50 740 3.2e-05 1024 0.059 1250 530432 93.7551 33.5097 696.292 1039.21 1863 1863.19
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 14 50 740 3.2e-05 1024 0.059 1250 526848 94.4171 33.7859 565.045 1039.08 1732.55 1732.74
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 14 50 740 3.2e-05 1024 0.059 1250 530432 93.6212 33.626 512.169 1039.49 1679.13 1679.34
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 50 740 3.2e-05 1024 0.059 1250 536576 93.7297 34.5656 1085.93 1044.57 2259.03 2259.22
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 16 50 740 3.2e-05 1024 0.059 1250 532480 94.2733 34.3327 698.382 1044.64 1871.85 1872.04
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 16 50 740 3.2e-05 1024 0.059 1250 528384 94.0614 33.5392 583.559 1039.45 1750.84 1751.04
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 16 50 740 3.2e-05 1024 0.059 1250 524288 94.0102 33.4623 507.861 1033 1668.56 1668.76
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 18 50 740 3.2e-05 1024 0.059 1250 534528 94.3979 33.6589 1106.52 1044.65 2279.45 2279.66
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 18 50 740 3.2e-05 1024 0.059 1250 525312 94.6748 33.678 775.078 1039.16 1942.81 1943.01
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 18 50 740 3.2e-05 1024 0.059 1250 525312 94.8006 33.7285 640.831 1039.45 1809.04 1809.25
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 18 50 740 3.2e-05 1024 0.059 1250 516096 95.8019 33.536 598.868 1039.38 1767.8 1768
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 10 18 50 740 3.2e-05 1024 0.059 1250 506880 94.6547 34.605 539.086 1021.13 1689.7 1689.9
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 20 50 740 3.2e-05 1024 0.059 1250 537600 93.6139 33.9072 1081.07 1043.56 2252.38 2252.56
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 20 50 740 3.2e-05 1024 0.059 1250 532480 94.1864 33.5672 740.857 1044.8 1913.64 1913.84
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 20 50 740 3.2e-05 1024 0.059 1250 522240 93.7777 33.4132 614.892 1030.01 1772.31 1772.5
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 20 50 740 3.2e-05 1024 0.059 1250 532480 94.3113 33.5838 580.371 1045.12 1753.62 1753.81
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 10 20 50 740 3.2e-05 1024 0.059 1250 512000 95.6411 33.55 533.971 1030.66 1694.04 1694.23
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 8 60 740 3.2e-05 1024 0.059 1260 532480 94.8358 33.6056 868.373 1046.52 2043.55 2043.75
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 8 60 740 3.2e-05 1024 0.059 1260 528384 95.1354 33.7469 567.006 1043.97 1740.08 1740.27
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 8 60 740 3.2e-05 1024 0.059 1260 528384 95.5078 33.6224 462.179 1047.61 1639.14 1639.34
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 8 60 740 3.2e-05 1024 0.059 1260 524288 95.7537 33.5809 396.476 1044.64 1570.67 1570.88
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 10 60 740 3.2e-05 1024 0.059 1260 532480 95.1447 33.7403 1220.87 1047.97 2397.95 2398.13
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 10 60 740 3.2e-05 1024 0.059 1260 527360 95.2914 33.7212 747.325 1043.82 1920.38 1920.56
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 10 60 740 3.2e-05 1024 0.059 1260 522240 95.7214 33.6147 603.37 1041.33 1774.26 1774.44
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 10 60 740 3.2e-05 1024 0.059 1260 522240 95.7393 33.5683 512.364 1044.7 1686.6 1686.79
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 12 60 740 3.2e-05 1024 0.059 1260 531456 95.1066 34.4268 1117.77 1047.39 2294.91 2295.1
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 12 60 740 3.2e-05 1024 0.059 1260 528384 95.4819 33.618 697.711 1046.61 1873.64 1873.84
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 12 60 740 3.2e-05 1024 0.059 1260 525312 94.6246 33.5668 566.447 1038.54 1733.41 1733.61
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 12 60 740 3.2e-05 1024 0.059 1260 516096 95.9388 33.4812 502.007 1039.27 1670.92 1671.11
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 10 12 60 740 3.2e-05 1024 0.059 1260 506880 96.4994 33.8371 428.01 1031.28 1589.84 1590.04
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 60 740 3.2e-05 1024 0.059 1260 530432 94.7049 33.6255 1059.3 1042.85 2230.71 2230.9
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 14 60 740 3.2e-05 1024 0.059 1260 523264 95.0589 33.5709 664.422 1039.37 1832.63 1832.82
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 14 60 740 3.2e-05 1024 0.059 1260 526848 94.4068 33.9481 561.138 1038.44 1728.16 1728.37
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 14 60 740 3.2e-05 1024 0.059 1260 516096 95.8494 33.554 482.219 1038.55 1650.39 1650.59
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 10 14 60 740 3.2e-05 1024 0.059 1260 519680 95.1379 33.9908 430 1034.65 1594 1594.17
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 60 740 3.2e-05 1024 0.059 1260 528384 95.1579 33.5756 996.36 1044.55 2169.86 2170.07
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 16 60 740 3.2e-05 1024 0.059 1260 524288 95.7485 33.5906 662.474 1044.9 1836.94 1837.13
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 16 60 740 3.2e-05 1024 0.059 1260 516096 95.9433 33.4663 542.226 1038.63 1710.49 1710.69
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 16 60 740 3.2e-05 1024 0.059 1260 507904 96.6382 34.226 488.821 1033.21 1653.12 1653.32
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 10 16 60 740 3.2e-05 1024 0.059 1260 512000 97.5983 33.606 450.994 1044.9 1627.32 1627.52
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 8 64 740 3.2e-05 1024 0.059 1216 538624 93.9204 33.7038 842.442 1047.37 2017.67 2017.88
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 8 64 740 3.2e-05 1024 0.059 1216 536576 93.7392 33.6485 539.768 1043.96 1711.34 1711.54
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 8 64 740 3.2e-05 1024 0.059 1216 534528 94.4107 33.6179 445.689 1046.36 1620.3 1620.5
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 8 64 740 3.2e-05 1024 0.059 1216 532480 94.3004 33.5783 382.745 1043.9 1554.75 1554.95
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 10 64 740 3.2e-05 1024 0.059 1216 537600 94.3525 33.807 1143.87 1048.07 2320.32 2320.52
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 10 64 740 3.2e-05 1024 0.059 1216 532480 94.2816 33.6179 694.495 1044.78 1867.41 1867.62
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 10 64 740 3.2e-05 1024 0.059 1216 529920 94.318 33.6347 568.191 1040.41 1736.77 1736.97
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 10 64 740 3.2e-05 1024 0.059 1216 532480 94.1782 33.5694 490.53 1043.95 1662.45 1662.64
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 10 10 64 740 3.2e-05 1024 0.059 1216 537600 94.4345 33.7265 452.512 1047.44 1628.34 1628.51
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 12 64 740 3.2e-05 1024 0.059 1216 537600 94.1404 33.6543 1060.15 1047.38 2235.55 2235.74
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 12 64 740 3.2e-05 1024 0.059 1216 534528 94.3926 33.6126 660.46 1047.31 1836 1836.18
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 12 64 740 3.2e-05 1024 0.059 1216 525312 94.6729 33.5667 529.397 1038.4 1696.25 1696.45
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 12 64 740 3.2e-05 1024 0.059 1216 528384 94.0724 33.6003 472.751 1039.45 1640.09 1640.27
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 10 12 64 740 3.2e-05 1024 0.059 1216 522240 93.8239 33.7463 410.867 1030.32 1568.98 1569.18
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 64 740 3.2e-05 1024 0.059 1216 534016 94.1997 33.6507 981.755 1043.08 2152.92 2153.13
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 14 64 740 3.2e-05 1024 0.059 1216 530432 93.8008 33.9906 618.024 1038.54 1784.58 1784.77
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 14 64 740 3.2e-05 1024 0.059 1216 526848 94.4378 33.5402 521.654 1038.28 1688.14 1688.36
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 14 64 740 3.2e-05 1024 0.059 1216 530432 93.65 33.6147 460.757 1038.7 1626.95 1627.14
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 10 14 64 740 3.2e-05 1024 0.059 1216 519680 95.1863 33.6352 400.501 1033.92 1563.47 1563.7
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 64 740 3.2e-05 1024 0.059 1216 536576 93.7219 33.5749 968.525 1043.78 2139.84 2140.04
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 16 64 740 3.2e-05 1024 0.059 1216 532480 94.278 33.5708 638.488 1044.66 1811.23 1811.45
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 16 64 740 3.2e-05 1024 0.059 1216 528384 94.0284 33.4684 523.467 1038.51 1689.7 1689.91
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 16 64 740 3.2e-05 1024 0.059 1216 524288 94.0244 33.4632 474.393 1033.9 1636.01 1636.2
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 10 16 64 740 3.2e-05 1024 0.059 1216 532480 94.3271 33.5725 444.121 1045.31 1617.55 1617.75
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 12 16 64 740 3.2e-05 1024 0.059 1216 516096 93.3716 33.207 404.072 1023.02 1553.89 1554.06
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 2 4 128 740 3.2e-05 1024 0.059 1280 536576 94.5375 33.6486 961.463 1046.64 2136.52 2136.74
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 8 128 740 3.2e-05 1024 0.059 1280 536576 94.1518 33.6507 999.077 1047.29 2174.4 2174.59
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 8 128 740 3.2e-05 1024 0.059 1280 532480 94.274 33.614 641.065 1044.62 1813.8 1814
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 8 128 740 3.2e-05 1024 0.059 1280 534528 94.3621 33.6507 522.916 1047.33 1698.49 1698.7
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 8 128 740 3.2e-05 1024 0.059 1280 532480 94.285 33.5801 466.146 1045.11 1639.34 1639.55
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 10 8 128 740 3.2e-05 1024 0.059 1280 532480 94.2181 35.2169 427.856 1045.14 1602.65 1602.85
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 12 8 128 740 3.2e-05 1024 0.059 1280 528384 94.0686 33.4802 391.827 1038.65 1558.25 1558.46
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 14 8 128 740 3.2e-05 1024 0.059 1280 530432 93.6562 33.6814 371.181 1039.41 1538.15 1538.34
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 16 8 128 740 3.2e-05 1024 0.059 1280 524288 94.0296 33.4668 348.862 1033.25 1509.84 1510.05
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 14 8 60 740 3.2e-05 1024 0.059 1260 516096 96.0558 33.4836 474.082 1038.54 1642.4 1642.6
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 14 8 64 740 3.2e-05 1024 0.059 1216 530432 93.6565 33.4766 319.616 1039.31 1486.28 1486.49
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 14 10 50 740 3.2e-05 1024 0.059 1250 519680 95.3986 33.8233 462.435 1033.93 1625.81 1626.01
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 14 10 48 740 3.2e-05 1024 0.059 1248 519680 95.3394 33.9476 472.475 1034.63 1636.62 1636.82
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 8 8 32 740 3.2e-05 1024 0.059 1216 540672 93.4313 33.5905 510.759 1043.89 1681.89 1682.09
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 12 20 32 740 3.2e-05 1024 0.059 1216 522240 93.7829 33.3712 550.609 1031.4 1709.38 1709.57
