<html>
<head><meta charset="utf-8"><title>[isabelle] CFV&#x27;07 Call for Papers · Archive Mirror: Isabelle Users Mailing List · Zulip Chat Archive</title></head>
<h2>Stream: <a href="http://isabelle.systems/zulip-archive/stream/336180-Archive-Mirror.3A-Isabelle-Users-Mailing-List/index.html">Archive Mirror: Isabelle Users Mailing List</a></h2>
<h3>Topic: <a href="http://isabelle.systems/zulip-archive/stream/336180-Archive-Mirror.3A-Isabelle-Users-Mailing-List/topic/.5Bisabelle.5D.20CFV.2707.20Call.20for.20Papers.html">[isabelle] CFV&#x27;07 Call for Papers</a></h3>

<hr>

<base href="https://isabelle.zulipchat.com/">

<head><link href="http://isabelle.systems/zulip-archive/style.css" rel="stylesheet"></head>

<a name="294048416"></a>
<h4><a href="https://isabelle.zulipchat.com/#narrow/stream/336180-Archive%20Mirror%3A%20Isabelle%20Users%20Mailing%20List/topic/%5Bisabelle%5D%20CFV%2707%20Call%20for%20Papers/near/294048416" class="zl"><img src="http://isabelle.systems/zulip-archive/assets/img/zulip.svg" alt="view this post on Zulip" style="width:20px;height:20px;"></a> Email Gateway <a href="http://isabelle.systems/zulip-archive/stream/336180-Archive-Mirror.3A-Isabelle-Users-Mailing-List/topic/.5Bisabelle.5D.20CFV.2707.20Call.20for.20Papers.html#294048416">(Aug 18 2022 at 10:24)</a>:</h4>
<p>From: Louise Dennis &lt;<a href="mailto:lad@csc.liv.ac.uk">lad@csc.liv.ac.uk</a>&gt;<br>
Call for Papers<br>
CFV'07:  Fourth International Workshop on Constraints in Formal <br>
Verification<br>
Bremen, Germany, July 16, 2007<br>
A satellite event of the 21st Conference on Automated Deduction (CADE-21)<br>
CFV'07 web site: <a href="http://www.miroslav-velev.com/cfv07.html">http://www.miroslav-velev.com/cfv07.html</a></p>
<p>Overview</p>
<hr>
<p>Formal verification is of crucial significance in the development of<br>
hardware and software systems. In the last few years, tremendous<br>
progress was made in both the speed and capacity of constraint<br>
technology. Most notably, SAT solvers have become orders of magnitude<br>
faster and capable of handling problems that are orders of magnitude<br>
bigger, thus enabling the formal verification of more complex computer<br>
systems. As a result, the formal verification of hardware and software<br>
has become a promising area for research and industrial applications.<br>
The main goals of the Constraints in Formal Verification workshop are<br>
to bring together researchers from the CSP/SAT and the formal<br>
verification communities, to describe new applications of constraint<br>
technology to formal verification, to disseminate new challenging<br>
problem instances, and to propose new dedicated algorithms for hard<br>
formal verification problems.<br>
This workshop will be of interest to researchers from both academia<br>
and industry, working on constraints or on formal verification and<br>
interested in the application of constraints to formal verification.</p>
<p>Scope</p>
<hr>
<p>The scope of the workshop includes topics related to the application<br>
of constraint technology to formal verification, namely:</p>
<ul>
<li>application of constraint solvers to hardware verification;</li>
<li>application of constraint solvers to software verification;</li>
<li>dedicated solvers for formal verification problems;</li>
<li>challenging formal verification problems.</li>
</ul>
<p>Delivery</p>
<hr>
<p>The workshop is scheduled for a full day on July 16, 2007. It will be<br>
structured to allow ample time for discussion and demonstration of new<br>
tools and new problem instances.</p>
<p>Submissions</p>
<hr>
<p>Submissions should be in the LNCS format and in one of the following types:</p>
<ul>
<li>a regular paper of up to 15 pages;</li>
<li>a short paper of up to 4 pages, describing an industrial experience.<br>
Workshop papers should be submitted electronically in pdf format.<br>
Papers should be formatted using the Lecture Notes in Computer Science<br>
(LNCS) style.<br>
Paper submissions should be e-mailed to the workshop chair at: <br>
<a href="mailto:mvelev@gmail.com">mvelev@gmail.com</a></li>
</ul>
<p>Important Dates</p>
<hr>
<p>The important dates for the workshop are as follows:</p>
<ul>
<li>paper submission deadline:  May 15</li>
<li>notification of acceptance:  May 31</li>
<li>camera-ready version deadline:  June 15</li>
<li>workshop Date:  July 16</li>
</ul>
<p>Invited Speakers</p>
<hr>
<p>Alessandro Cimatti, ITC-IRST, Italy<br>
Talk title: Satisfiability Modulo the Theory of Bit Vectors</p>
<p>Ulfar Erlingsson, Microsoft Research, Silicon Valley, U.S.A.<br>
Talk title: Verifiable Enforcement of Control-Flow-Based Security Policies</p>
<p>Workshop Chair</p>
<hr>
<p>Miroslav Velev, Consultant, U.S.A.<br>
Email: <a href="mailto:mvelev@gmail.com">mvelev@gmail.com</a></p>
<p>Program Committee</p>
<hr>
<p>Armin Biere, Johannes Kepler University, Austria<br>
Roderick Bloem, Graz University of Technology, Austria<br>
Louise Dennis, University of Liverpool, U.K.<br>
Masahiro Fujita, University of Tokyo, Japan<br>
Priyank Kalla, University of Utah, U.S.A.<br>
Oliver Kullmann, Swansea University, U.K.<br>
Wolfgang Kunz, Technical University of Kaiserslautern, Germany<br>
Marius Minea, "Politehnica" University of Timisoara, Romania<br>
John Moondanos, Intel, U.S.A.<br>
Andreas Veneris, University of Toronto, Canada<br>
Chao Wang, NEC Research Labs, U.S.A.<br>
Li-C. Wang, University of Santa Barbara, U.S.A.</p>



<hr><p>Last updated: Feb 22 2026 at 20:30 UTC</p>
</html>