<?xml version="1.0" encoding="UTF-8"?>
<GenRun Id="synth_1" LaunchPart="xc7a35ticsg324-1L" LaunchTime="1682515470" LaunchIncrCheckpoint="$PSRCDIR/utils_1/imports/synth_1/design_1_wrapper.dcp">
  <File Type="PA-TCL" Name="eth_mac_test_wrapper.tcl"/>
  <File Type="RDS-PROPCONSTRS" Name="eth_mac_test_wrapper_drc_synth.rpt"/>
  <File Type="REPORTS-TCL" Name="eth_mac_test_wrapper_reports.tcl"/>
  <File Type="RDS-RDS" Name="eth_mac_test_wrapper.vds"/>
  <File Type="RDS-UTIL" Name="eth_mac_test_wrapper_utilization_synth.rpt"/>
  <File Type="RDS-UTIL-PB" Name="eth_mac_test_wrapper_utilization_synth.pb"/>
  <File Type="RDS-DCP" Name="eth_mac_test_wrapper.dcp"/>
  <File Type="VDS-TIMINGSUMMARY" Name="eth_mac_test_wrapper_timing_summary_synth.rpt"/>
  <File Type="VDS-TIMING-PB" Name="eth_mac_test_wrapper_timing_summary_synth.pb"/>
  <FileSet Name="sources" Type="DesignSrcs" RelSrcDir="$PSRCDIR/sources_1" RelGenDir="$PGENDIR/sources_1">
    <Filter Type="Srcs"/>
    <File Path="$PSRCDIR/sources_1/bd/eth_mac_test/eth_mac_test.bd">
      <FileInfo>
        <Attr Name="UsedIn" Val="synthesis"/>
        <Attr Name="UsedIn" Val="implementation"/>
        <Attr Name="UsedIn" Val="simulation"/>
      </FileInfo>
    </File>
    <File Path="$PGENDIR/sources_1/bd/eth_mac_test/hdl/eth_mac_test_wrapper.v">
      <FileInfo>
        <Attr Name="UsedIn" Val="synthesis"/>
        <Attr Name="UsedIn" Val="implementation"/>
        <Attr Name="UsedIn" Val="simulation"/>
      </FileInfo>
    </File>
    <File Path="$PSRCDIR/sources_1/bd/design_1/design_1.bd">
      <FileInfo>
        <Attr Name="AutoDisabled" Val="1"/>
        <Attr Name="UsedIn" Val="synthesis"/>
        <Attr Name="UsedIn" Val="implementation"/>
        <Attr Name="UsedIn" Val="simulation"/>
      </FileInfo>
    </File>
    <File Path="$PGENDIR/sources_1/bd/design_1/hdl/design_1_wrapper.v">
      <FileInfo>
        <Attr Name="AutoDisabled" Val="1"/>
        <Attr Name="UsedIn" Val="synthesis"/>
        <Attr Name="UsedIn" Val="implementation"/>
        <Attr Name="UsedIn" Val="simulation"/>
      </FileInfo>
    </File>
    <File Path="$PSRCDIR/sources_1/bd/design_2_udp/design_2_udp.bd">
      <FileInfo>
        <Attr Name="AutoDisabled" Val="1"/>
        <Attr Name="UsedIn" Val="synthesis"/>
        <Attr Name="UsedIn" Val="implementation"/>
        <Attr Name="UsedIn" Val="simulation"/>
      </FileInfo>
    </File>
    <File Path="$PGENDIR/sources_1/bd/design_2_udp/hdl/design_2_udp_wrapper.v">
      <FileInfo>
        <Attr Name="AutoDisabled" Val="1"/>
        <Attr Name="UsedIn" Val="synthesis"/>
        <Attr Name="UsedIn" Val="implementation"/>
        <Attr Name="UsedIn" Val="simulation"/>
      </FileInfo>
    </File>
    <File Path="$PSRCDIR/sources_1/bd/design_1/ip/design_1_mig_7series_0_0/board.prj">
      <FileInfo>
        <Attr Name="UsedIn" Val="synthesis"/>
        <Attr Name="ScopedToCell" Val="design_1_mig_7series_0_0"/>
      </FileInfo>
    </File>
    <File Path="$PSRCDIR/sources_1/bd/design_2_udp/ip/design_2_udp_mig_7series_0_0/board.prj">
      <FileInfo>
        <Attr Name="UsedIn" Val="synthesis"/>
        <Attr Name="ScopedToCell" Val="design_2_udp_mig_7series_0_0"/>
      </FileInfo>
    </File>
    <File Path="$PSRCDIR/sources_1/bd/eth_mac_test/ip/eth_mac_test_mig_7series_0_0/board.prj">
      <FileInfo>
        <Attr Name="UsedIn" Val="synthesis"/>
        <Attr Name="ScopedToCell" Val="eth_mac_test_mig_7series_0_0"/>
      </FileInfo>
    </File>
    <Config>
      <Option Name="DesignMode" Val="RTL"/>
      <Option Name="TopModule" Val="eth_mac_test_wrapper"/>
    </Config>
  </FileSet>
  <FileSet Name="constrs_in" Type="Constrs" RelSrcDir="$PSRCDIR/constrs_1">
    <Filter Type="Constrs"/>
    <File Path="$PSRCDIR/constrs_1/imports/digilent-xdc-master/Arty-A7-35-Master.xdc">
      <FileInfo>
        <Attr Name="ImportPath" Val="$PPRDIR/../../../../OneDrive - NTNU/Documents/FPGA_projects/switch_to_leds/switch_to_leds.srcs/constrs_1/imports/digilent-xdc-master/Arty-A7-35-Master.xdc"/>
        <Attr Name="ImportTime" Val="1680858250"/>
        <Attr Name="UsedIn" Val="synthesis"/>
        <Attr Name="UsedIn" Val="implementation"/>
      </FileInfo>
    </File>
    <Config>
      <Option Name="ConstrsType" Val="XDC"/>
    </Config>
  </FileSet>
  <FileSet Name="utils" Type="Utils" RelSrcDir="$PSRCDIR/utils_1">
    <Filter Type="Utils"/>
    <File Path="$PSRCDIR/utils_1/imports/synth_1/design_1_wrapper.dcp">
      <FileInfo>
        <Attr Name="UsedIn" Val="synthesis"/>
        <Attr Name="UsedIn" Val="implementation"/>
        <Attr Name="UsedInSteps" Val="synth_1"/>
        <Attr Name="AutoDcp" Val="1"/>
      </FileInfo>
    </File>
    <Config>
      <Option Name="TopAutoSet" Val="TRUE"/>
    </Config>
  </FileSet>
  <Strategy Version="1" Minor="2">
    <StratHandle Name="Vivado Synthesis Defaults" Flow="Vivado Synthesis 2022">
      <Desc>Vivado Synthesis Defaults</Desc>
    </StratHandle>
    <Step Id="synth_design"/>
  </Strategy>
  <BlockFileSet Type="BlockSrcs" Name="design_1_ilmb_v10_0"/>
  <BlockFileSet Type="BlockSrcs" Name="bd_972b_c_counter_binary_0_0"/>
  <BlockFileSet Type="BlockSrcs" Name="design_2_udp_microblaze_0_axi_intc_0"/>
  <BlockFileSet Type="BlockSrcs" Name="design_1_rst_mig_7series_0_81M_0"/>
  <BlockFileSet Type="BlockSrcs" Name="design_1_auto_us_2"/>
  <BlockFileSet Type="BlockSrcs" Name="bd_972b_eth_buf_0"/>
  <BlockFileSet Type="BlockSrcs" Name="design_1_mdm_1_0"/>
  <BlockFileSet Type="BlockSrcs" Name="design_1_axi_uartlite_0_0"/>
  <BlockFileSet Type="BlockSrcs" Name="design_1_axi_ethernetlite_0_0"/>
  <BlockFileSet Type="BlockSrcs" Name="design_1_axi_timer_0_2"/>
  <BlockFileSet Type="BlockSrcs" Name="design_1_mig_7series_0_0"/>
  <BlockFileSet Type="BlockSrcs" Name="design_1_auto_ds_3"/>
  <BlockFileSet Type="BlockSrcs" Name="design_1_auto_pc_1"/>
  <BlockFileSet Type="BlockSrcs" Name="design_1_dlmb_bram_if_cntlr_0"/>
  <BlockFileSet Type="BlockSrcs" Name="design_1_auto_ds_1"/>
  <BlockFileSet Type="BlockSrcs" Name="design_1_auto_pc_3"/>
  <BlockFileSet Type="BlockSrcs" Name="design_1_lmb_bram_0"/>
  <BlockFileSet Type="BlockSrcs" Name="design_1_auto_us_0"/>
  <BlockFileSet Type="BlockSrcs" Name="bd_972b_c_shift_ram_0_0"/>
  <BlockFileSet Type="BlockSrcs" Name="design_1_microblaze_0_axi_intc_0"/>
  <BlockFileSet Type="BlockSrcs" Name="design_1_dlmb_v10_0"/>
  <BlockFileSet Type="BlockSrcs" Name="design_1_xbar_0"/>
  <BlockFileSet Type="BlockSrcs" Name="design_1_ilmb_bram_if_cntlr_0"/>
  <BlockFileSet Type="BlockSrcs" Name="design_1_auto_pc_4"/>
  <BlockFileSet Type="BlockSrcs" Name="design_1_auto_ds_0"/>
  <BlockFileSet Type="BlockSrcs" Name="design_1_auto_pc_0"/>
  <BlockFileSet Type="BlockSrcs" Name="design_1_clk_wiz_0_0"/>
  <BlockFileSet Type="BlockSrcs" Name="design_1_microblaze_0_0"/>
  <BlockFileSet Type="BlockSrcs" Name="design_1_auto_ds_2"/>
  <BlockFileSet Type="BlockSrcs" Name="design_1_auto_pc_2"/>
  <BlockFileSet Type="BlockSrcs" Name="design_1_auto_us_1"/>
  <BlockFileSet Type="BlockSrcs" Name="design_2_udp_mig_7series_0_0"/>
  <BlockFileSet Type="BlockSrcs" Name="design_2_udp_lmb_bram_0"/>
  <BlockFileSet Type="BlockSrcs" Name="design_2_udp_xbar_0"/>
  <BlockFileSet Type="BlockSrcs" Name="design_2_udp_dlmb_bram_if_cntlr_0"/>
  <BlockFileSet Type="BlockSrcs" Name="design_2_udp_ilmb_bram_if_cntlr_0"/>
  <BlockFileSet Type="BlockSrcs" Name="design_2_udp_clk_wiz_1_0"/>
  <BlockFileSet Type="BlockSrcs" Name="bd_972b_mac_0"/>
  <BlockFileSet Type="BlockSrcs" Name="design_2_udp_microblaze_0_0"/>
  <BlockFileSet Type="BlockSrcs" Name="bd_972b_util_vector_logic_0_0"/>
  <BlockFileSet Type="BlockSrcs" Name="eth_mac_test_mig_7series_0_0"/>
</GenRun>
