 Day 17 - 30 Days of Verilog Challenge ğŸš€

## ğŸ“Œ Project: 4-bit Synchronous Counter

### ğŸ”¹ Description
A **synchronous counter** is a digital circuit where all flip-flops are triggered by the same clock signal.  
In this project, I implemented a **4-bit up counter** that increments on each positive clock edge.

### ğŸ”¹ Features
- 4-bit counter (counts from 0 to 15)
- Synchronous reset
- Increments on each clock pulse

### ğŸ”¹ Waveform
The waveform shows the counter incrementing values `0000 â†’ 1111`.

### ğŸ”¹ Applications
- Digital clocks â°
- Event counters
- Frequency dividers
