

================================================================
== Vitis HLS Report for 'mp_mul_67_68'
================================================================
* Date:           Tue May 20 14:35:26 2025

* Version:        2024.2.2 (Build 6049644 on Mar  5 2025)
* Project:        sikep503_hls
* Solution:       solution1 (Vivado IP Flow Target)
* Product family: zynq
* Target device:  xc7z020-clg484-1


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+----------+----------+------------+
    |  Clock |  Target  | Estimated| Uncertainty|
    +--------+----------+----------+------------+
    |ap_clk  |  10.00 ns|  7.295 ns|     2.70 ns|
    +--------+----------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+----------+----------+-----+-----+---------+
    |  Latency (cycles) |  Latency (absolute) |  Interval | Pipeline|
    |   min   |   max   |    min   |    max   | min | max |   Type  |
    +---------+---------+----------+----------+-----+-----+---------+
    |      212|      310|  2.120 us|  3.100 us|  212|  310|       no|
    +---------+---------+----------+----------+-----+-----+---------+

    + Detail: 
        * Instance: 
        +---------------------------------------------------+----------------------------------------+---------+---------+----------+----------+-----+-----+------------------------------------------------+
        |                                                   |                                        |  Latency (cycles) |  Latency (absolute) |  Interval |                    Pipeline                    |
        |                      Instance                     |                 Module                 |   min   |   max   |    min   |    max   | min | max |                      Type                      |
        +---------------------------------------------------+----------------------------------------+---------+---------+----------+----------+-----+-----+------------------------------------------------+
        |grp_mp_mul_67_68_Pipeline_VITIS_LOOP_144_2_fu_148  |mp_mul_67_68_Pipeline_VITIS_LOOP_144_2  |       10|       17|  0.100 us|  0.170 us|    2|    9|  loop auto-rewind stp (delay=0 clock cycles(s))|
        |grp_mp_mul_67_68_Pipeline_VITIS_LOOP_157_4_fu_168  |mp_mul_67_68_Pipeline_VITIS_LOOP_157_4  |       10|       16|  0.100 us|  0.160 us|    2|    8|  loop auto-rewind stp (delay=0 clock cycles(s))|
        +---------------------------------------------------+----------------------------------------+---------+---------+----------+----------+-----+-----+------------------------------------------------+

        * Loop: 
        +--------------------+---------+---------+----------+-----------+-----------+------+----------+
        |                    |  Latency (cycles) | Iteration|  Initiation Interval  | Trip |          |
        |      Loop Name     |   min   |   max   |  Latency |  achieved |   target  | Count| Pipelined|
        +--------------------+---------+---------+----------+-----------+-----------+------+----------+
        |- VITIS_LOOP_143_1  |      112|      168|   14 ~ 21|          -|          -|     8|        no|
        |- VITIS_LOOP_156_3  |       98|      140|   14 ~ 20|          -|          -|     7|        no|
        +--------------------+---------+---------+----------+-----------+-----------+------+----------+



================================================================
== Utilization Estimates
================================================================
* Summary: 
+-----------------+---------+-----+--------+-------+-----+
|       Name      | BRAM_18K| DSP |   FF   |  LUT  | URAM|
+-----------------+---------+-----+--------+-------+-----+
|DSP              |        -|    -|       -|      -|    -|
|Expression       |        -|    -|       0|     78|    -|
|FIFO             |        -|    -|       -|      -|    -|
|Instance         |        -|   16|    3021|   3208|    -|
|Memory           |        -|    -|       -|      -|    -|
|Multiplexer      |        -|    -|       0|    417|    -|
|Register         |        -|    -|     312|      -|    -|
+-----------------+---------+-----+--------+-------+-----+
|Total            |        0|   16|    3333|   3703|    0|
+-----------------+---------+-----+--------+-------+-----+
|Available        |      280|  220|  106400|  53200|    0|
+-----------------+---------+-----+--------+-------+-----+
|Utilization (%)  |        0|    7|       3|      6|    0|
+-----------------+---------+-----+--------+-------+-----+

+ Detail: 
    * Instance: 
    +---------------------------------------------------+----------------------------------------+---------+----+------+------+-----+
    |                      Instance                     |                 Module                 | BRAM_18K| DSP|  FF  |  LUT | URAM|
    +---------------------------------------------------+----------------------------------------+---------+----+------+------+-----+
    |grp_mp_mul_67_68_Pipeline_VITIS_LOOP_144_2_fu_148  |mp_mul_67_68_Pipeline_VITIS_LOOP_144_2  |        0|   0|  1179|  1501|    0|
    |grp_mp_mul_67_68_Pipeline_VITIS_LOOP_157_4_fu_168  |mp_mul_67_68_Pipeline_VITIS_LOOP_157_4  |        0|   0|  1182|  1507|    0|
    |mul_32ns_32ns_64_2_1_U639                          |mul_32ns_32ns_64_2_1                    |        0|   4|   165|    50|    0|
    |mul_32ns_32ns_64_2_1_U640                          |mul_32ns_32ns_64_2_1                    |        0|   4|   165|    50|    0|
    |mul_32ns_32ns_64_2_1_U641                          |mul_32ns_32ns_64_2_1                    |        0|   4|   165|    50|    0|
    |mul_32ns_32ns_64_2_1_U642                          |mul_32ns_32ns_64_2_1                    |        0|   4|   165|    50|    0|
    +---------------------------------------------------+----------------------------------------+---------+----+------+------+-----+
    |Total                                              |                                        |        0|  16|  3021|  3208|    0|
    +---------------------------------------------------+----------------------------------------+---------+----+------+------+-----+

    * DSP: 
    N/A

    * Memory: 
    N/A

    * FIFO: 
    N/A

    * Expression: 
    +-----------------------+----------+----+---+----+------------+------------+
    |     Variable Name     | Operation| DSP| FF| LUT| Bitwidth P0| Bitwidth P1|
    +-----------------------+----------+----+---+----+------------+------------+
    |add_ln143_5_fu_290_p2  |         +|   0|  0|  13|           4|           1|
    |add_ln143_fu_251_p2    |         +|   0|  0|  13|           4|           1|
    |add_ln156_5_fu_341_p2  |         +|   0|  0|  13|           4|           1|
    |add_ln156_fu_318_p2    |         +|   0|  0|  13|           4|           1|
    |icmp_ln143_fu_245_p2   |      icmp|   0|  0|  13|           4|           5|
    |icmp_ln156_fu_312_p2   |      icmp|   0|  0|  13|           4|           2|
    +-----------------------+----------+----+---+----+------------+------------+
    |Total                  |          |   0|  0|  78|          24|          11|
    +-----------------------+----------+----+---+----+------------+------------+

    * Multiplexer: 
    +--------------------+----+-----------+-----+-----------+
    |        Name        | LUT| Input Size| Bits| Total Bits|
    +--------------------+----+-----------+-----+-----------+
    |a_address0          |  14|          3|    4|         12|
    |a_ce0               |  14|          3|    1|          3|
    |ap_NS_fsm           |  53|         10|    1|         10|
    |b_0_address0        |  14|          3|    3|          9|
    |b_0_ce0             |  14|          3|    1|          3|
    |b_1_address0        |  14|          3|    3|          9|
    |b_1_ce0             |  14|          3|    1|          3|
    |c_address0_local    |  20|          4|    4|         16|
    |c_d0_local          |  20|          4|   64|        256|
    |grp_fu_514_ce       |  14|          3|    1|          3|
    |grp_fu_514_p0       |  14|          3|   32|         96|
    |grp_fu_514_p1       |  14|          3|   32|         96|
    |grp_fu_518_ce       |  14|          3|    1|          3|
    |grp_fu_518_p0       |  14|          3|   32|         96|
    |grp_fu_518_p1       |  14|          3|   32|         96|
    |grp_fu_522_ce       |  14|          3|    1|          3|
    |grp_fu_522_p0       |  14|          3|   32|         96|
    |grp_fu_522_p1       |  14|          3|   32|         96|
    |grp_fu_526_ce       |  14|          3|    1|          3|
    |grp_fu_526_p0       |  14|          3|   32|         96|
    |grp_fu_526_p1       |  14|          3|   32|         96|
    |i_17_fu_96          |   9|          2|    4|          8|
    |i_fu_60             |   9|          2|    4|          8|
    |indvars_iv31_fu_56  |   9|          2|    4|          8|
    |indvars_iv_fu_92    |   9|          2|    4|          8|
    |u_016_fu_64         |   9|          2|    4|          8|
    |u_29_fu_84          |   9|          2|    4|          8|
    |v_017_fu_68         |   9|          2|   64|        128|
    |v_fu_88             |   9|          2|   64|        128|
    +--------------------+----+-----------+-----+-----------+
    |Total               | 417|         88|  494|       1405|
    +--------------------+----+-----------+-----+-----------+

    * Register: 
    +----------------------------------------------------------------+----+----+-----+-----------+
    |                              Name                              | FF | LUT| Bits| Const Bits|
    +----------------------------------------------------------------+----+----+-----+-----------+
    |ap_CS_fsm                                                       |   9|   0|    9|          0|
    |grp_mp_mul_67_68_Pipeline_VITIS_LOOP_144_2_fu_148_ap_start_reg  |   1|   0|    1|          0|
    |grp_mp_mul_67_68_Pipeline_VITIS_LOOP_157_4_fu_168_ap_start_reg  |   1|   0|    1|          0|
    |i_17_fu_96                                                      |   4|   0|    4|          0|
    |i_36_reg_492                                                    |   4|   0|    4|          0|
    |i_fu_60                                                         |   4|   0|    4|          0|
    |indvars_iv31_fu_56                                              |   4|   0|    4|          0|
    |indvars_iv31_load_reg_487                                       |   4|   0|    4|          0|
    |indvars_iv_fu_92                                                |   4|   0|    4|          0|
    |tmp_211_reg_429                                                 |   1|   0|    3|          2|
    |tmp_212_reg_435                                                 |   1|   0|    4|          3|
    |tmp_s_reg_423                                                   |   1|   0|    3|          2|
    |trunc_ln143_reg_453                                             |   3|   0|    3|          0|
    |trunc_ln156_reg_509                                             |   3|   0|    3|          0|
    |u_016_fu_64                                                     |   4|   0|    4|          0|
    |u_29_fu_84                                                      |   4|   0|    4|          0|
    |u_reg_440                                                       |   4|   0|    4|          0|
    |v_017_fu_68                                                     |  64|   0|   64|          0|
    |v_132_reg_445                                                   |  64|   0|   64|          0|
    |v_fu_88                                                         |  64|   0|   64|          0|
    |v_load_reg_501                                                  |  64|   0|   64|          0|
    +----------------------------------------------------------------+----+----+-----+-----------+
    |Total                                                           | 312|   0|  319|          7|
    +----------------------------------------------------------------+----+----+-----+-----------+



================================================================
== Interface
================================================================
* Summary: 
+--------------+-----+-----+------------+--------------+--------------+
|   RTL Ports  | Dir | Bits|  Protocol  | Source Object|    C Type    |
+--------------+-----+-----+------------+--------------+--------------+
|ap_clk        |   in|    1|  ap_ctrl_hs|  mp_mul.67.68|  return value|
|ap_rst        |   in|    1|  ap_ctrl_hs|  mp_mul.67.68|  return value|
|ap_start      |   in|    1|  ap_ctrl_hs|  mp_mul.67.68|  return value|
|ap_done       |  out|    1|  ap_ctrl_hs|  mp_mul.67.68|  return value|
|ap_idle       |  out|    1|  ap_ctrl_hs|  mp_mul.67.68|  return value|
|ap_ready      |  out|    1|  ap_ctrl_hs|  mp_mul.67.68|  return value|
|a_address0    |  out|    4|   ap_memory|             a|         array|
|a_ce0         |  out|    1|   ap_memory|             a|         array|
|a_q0          |   in|   64|   ap_memory|             a|         array|
|a_offset      |   in|    1|     ap_none|      a_offset|        scalar|
|b_0_address0  |  out|    3|   ap_memory|           b_0|         array|
|b_0_ce0       |  out|    1|   ap_memory|           b_0|         array|
|b_0_q0        |   in|   64|   ap_memory|           b_0|         array|
|b_0_offset    |   in|    1|     ap_none|    b_0_offset|        scalar|
|b_1_address0  |  out|    3|   ap_memory|           b_1|         array|
|b_1_ce0       |  out|    1|   ap_memory|           b_1|         array|
|b_1_q0        |   in|   64|   ap_memory|           b_1|         array|
|b_1_offset    |   in|    1|     ap_none|    b_1_offset|        scalar|
|c_address0    |  out|    4|   ap_memory|             c|         array|
|c_ce0         |  out|    1|   ap_memory|             c|         array|
|c_we0         |  out|    1|   ap_memory|             c|         array|
|c_d0          |  out|   64|   ap_memory|             c|         array|
+--------------+-----+-----+------------+--------------+--------------+

