var group___c_s_e___p_r_a_m___peripheral___access___layer =
[
    [ "CSE_PRAM Register Masks", "group___c_s_e___p_r_a_m___register___masks.html", "group___c_s_e___p_r_a_m___register___masks" ],
    [ "CSE_PRAM_Type", "struct_c_s_e___p_r_a_m___type.html", [
      [ "ACCESS8BIT", "struct_c_s_e___p_r_a_m___type.html#a57d0aecd8a366712b4bc41e9328b2d38", null ],
      [ "DATA_32", "struct_c_s_e___p_r_a_m___type.html#a4a94dd07f7749ef67f29420caa26787d", null ],
      [ "DATA_8HL", "struct_c_s_e___p_r_a_m___type.html#ab2683c8788233b8e9b2760ddff40b824", null ],
      [ "DATA_8HU", "struct_c_s_e___p_r_a_m___type.html#a96de0bc09af5a14ccd523f153108bafb", null ],
      [ "DATA_8LL", "struct_c_s_e___p_r_a_m___type.html#ac0c27dde365559a3ad73304e573e192f", null ],
      [ "DATA_8LU", "struct_c_s_e___p_r_a_m___type.html#a0fea345dbb3f3389c9924644ced1d370", null ],
      [ "RAMn", "struct_c_s_e___p_r_a_m___type.html#addc989a0116fa460aeb962c165304bc0", null ]
    ] ],
    [ "CSE_PRAM", "group___c_s_e___p_r_a_m___peripheral___access___layer.html#gade6e3e1cb84ca0ab4ee23039d179777f", null ],
    [ "CSE_PRAM_BASE", "group___c_s_e___p_r_a_m___peripheral___access___layer.html#gadd4751eec44672a07e6898348daa5d59", null ],
    [ "CSE_PRAM_BASE_ADDRS", "group___c_s_e___p_r_a_m___peripheral___access___layer.html#ga5ec822b2958431c84f24fc83c8e8e417", null ],
    [ "CSE_PRAM_BASE_PTRS", "group___c_s_e___p_r_a_m___peripheral___access___layer.html#ga519e6a1a551c1447be70b933bb2a63ff", null ],
    [ "CSE_PRAM_INSTANCE_COUNT", "group___c_s_e___p_r_a_m___peripheral___access___layer.html#ga6e288975aad52811fe5e23195384c1dc", null ],
    [ "CSE_PRAM_RAMn_COUNT", "group___c_s_e___p_r_a_m___peripheral___access___layer.html#ga0975a9a61032573c2232fa5a14576931", null ],
    [ "CSE_PRAM_MemMapPtr", "group___c_s_e___p_r_a_m___peripheral___access___layer.html#ga8ffbf8bef235bf0fc733e714e2183ce7", null ]
];