{ "Info" "IQEXE_SEPARATOR" "" "Info: *******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "" 0 -1}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus II 64-Bit " "Info: Running Quartus II 64-Bit Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 11.0 Build 157 04/27/2011 SJ Full Version " "Info: Version 11.0 Build 157 04/27/2011 SJ Full Version" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_START_BANNER_TIME" "Mon Jul 09 09:54:34 2018 " "Info: Processing started: Mon Jul 09 09:54:34 2018" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "" 0 -1}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "" 0 -1}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off FpgaProA -c FpgaProA " "Info: Command: quartus_map --read_settings_files=on --write_settings_files=off FpgaProA -c FpgaProA" {  } {  } 0 0 "Command: %1!s!" 0 0 "" 0 -1}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "2 2 " "Info: Parallel compilation is enabled and will use 2 of the 2 processors detected" {  } {  } 0 0 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L3_VERI_XZ_EXTEND_SIGNIFICANT" "FpgaProA.v(168) " "Warning (10273): Verilog HDL warning at FpgaProA.v(168): extended using \"x\" or \"z\"" {  } { { "FpgaProA.v" "" { Text "C:/Users/TEW/Desktop/UpsPro/UPS/INV68/FpgaPro/FpgaProA.v" 168 0 0 } }  } 0 10273 "Verilog HDL warning at %1!s!: extended using \"x\" or \"z\"" 1 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "fpgaproa.v 1 1 " "Info: Found 1 design units, including 1 entities, in source file fpgaproa.v" { { "Info" "ISGN_ENTITY_NAME" "1 FpgaProA " "Info: Found entity 1: FpgaProA" {  } { { "FpgaProA.v" "" { Text "C:/Users/TEW/Desktop/UpsPro/UPS/INV68/FpgaPro/FpgaProA.v" 6 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L3_VERI_XZ_EXTEND_SIGNIFICANT" "FpgaProA_1.v(173) " "Warning (10273): Verilog HDL warning at FpgaProA_1.v(173): extended using \"x\" or \"z\"" {  } { { "FpgaProA_1.v" "" { Text "C:/Users/TEW/Desktop/UpsPro/UPS/INV68/FpgaPro/FpgaProA_1.v" 173 0 0 } }  } 0 10273 "Verilog HDL warning at %1!s!: extended using \"x\" or \"z\"" 1 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "fpgaproa_1.v 1 1 " "Info: Found 1 design units, including 1 entities, in source file fpgaproa_1.v" { { "Info" "ISGN_ENTITY_NAME" "1 FpgaProA_1 " "Info: Found entity 1: FpgaProA_1" {  } { { "FpgaProA_1.v" "" { Text "C:/Users/TEW/Desktop/UpsPro/UPS/INV68/FpgaPro/FpgaProA_1.v" 6 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_TOP" "FpgaProA_1 " "Info: Elaborating entity \"FpgaProA_1\" for the top level hierarchy" {  } {  } 0 0 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "" 0 -1}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "XD_reg\[7\] 0 FpgaProA_1.v(33) " "Warning (10030): Net \"XD_reg\[7\]\" at FpgaProA_1.v(33) has no driver or initial value, using a default initial value '0'" {  } { { "FpgaProA_1.v" "" { Text "C:/Users/TEW/Desktop/UpsPro/UPS/INV68/FpgaPro/FpgaProA_1.v" 33 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "DR\[4..3\] FpgaProA_1.v(25) " "Warning (10034): Output port \"DR\[4..3\]\" at FpgaProA_1.v(25) has no driver" {  } { { "FpgaProA_1.v" "" { Text "C:/Users/TEW/Desktop/UpsPro/UPS/INV68/FpgaPro/FpgaProA_1.v" 25 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "" 0 -1}
{ "Warning" "WMLS_MLS_STUCK_PIN_HDR" "" "Warning: Output pins are stuck at VCC or GND" { { "Warning" "WMLS_MLS_STUCK_PIN" "DR\[3\] GND " "Warning (13410): Pin \"DR\[3\]\" is stuck at GND" {  } { { "FpgaProA_1.v" "" { Text "C:/Users/TEW/Desktop/UpsPro/UPS/INV68/FpgaPro/FpgaProA_1.v" 25 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "" 0 -1} { "Warning" "WMLS_MLS_STUCK_PIN" "DR\[4\] GND " "Warning (13410): Pin \"DR\[4\]\" is stuck at GND" {  } { { "FpgaProA_1.v" "" { Text "C:/Users/TEW/Desktop/UpsPro/UPS/INV68/FpgaPro/FpgaProA_1.v" 25 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Output pins are stuck at VCC or GND" 0 0 "" 0 -1}
{ "Info" "IRDB_WROTE_SUPPRESSED_MSGS" "C:/Users/TEW/Desktop/UpsPro/UPS/INV68/FpgaPro/FpgaProA.map.smsg " "Info: Generated suppressed messages file C:/Users/TEW/Desktop/UpsPro/UPS/INV68/FpgaPro/FpgaProA.map.smsg" {  } {  } 0 0 "Generated suppressed messages file %1!s!" 0 0 "" 0 -1}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Info: Generating hard_block partition \"hard_block:auto_generated_inst\"" {  } {  } 0 0 "Generating hard_block partition \"%1!s!\"" 0 0 "" 0 -1}
{ "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN_HDR" "1 " "Warning: Design contains 1 input pin(s) that do not drive logic" { { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "CLK4 " "Warning (15610): No output dependent on input pin \"CLK4\"" {  } { { "FpgaProA_1.v" "" { Text "C:/Users/TEW/Desktop/UpsPro/UPS/INV68/FpgaPro/FpgaProA_1.v" 13 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "" 0 -1}  } {  } 0 0 "Design contains %1!d! input pin(s) that do not drive logic" 0 0 "" 0 -1}
{ "Info" "ICUT_CUT_TM_SUMMARY" "131 " "Info: Implemented 131 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "22 " "Info: Implemented 22 input pins" {  } {  } 0 0 "Implemented %1!d! input pins" 0 0 "" 0 -1} { "Info" "ICUT_CUT_TM_OPINS" "10 " "Info: Implemented 10 output pins" {  } {  } 0 0 "Implemented %1!d! output pins" 0 0 "" 0 -1} { "Info" "ICUT_CUT_TM_BIDIRS" "8 " "Info: Implemented 8 bidirectional pins" {  } {  } 0 0 "Implemented %1!d! bidirectional pins" 0 0 "" 0 -1} { "Info" "ICUT_CUT_TM_LCELLS" "91 " "Info: Implemented 91 logic cells" {  } {  } 0 0 "Implemented %1!d! logic cells" 0 0 "" 0 -1}  } {  } 0 0 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "" 0 -1}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 7 s Quartus II 64-Bit " "Info: Quartus II 64-Bit Analysis & Synthesis was successful. 0 errors, 7 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "343 " "Info: Peak virtual memory: 343 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "" 0 -1} { "Info" "IQEXE_END_BANNER_TIME" "Mon Jul 09 09:54:43 2018 " "Info: Processing ended: Mon Jul 09 09:54:43 2018" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_ELAPSED_TIME" "00:00:09 " "Info: Elapsed time: 00:00:09" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:02 " "Info: Total CPU time (on all processors): 00:00:02" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "" 0 -1}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "" 0 -1}
