/* Generated by Yosys 0.41+24 (git sha1 165791769, g++ 9.4.0-1ubuntu1~20.04.2 -fPIC -Os) */

module adder_4(\a[0] , \a[1] , \a[2] , \a[3] , \b[0] , \b[1] , \b[2] , \b[3] , cin, cout, \sum[0] , \sum[1] , \sum[2] , \sum[3] );
  wire _00_;
  wire _01_;
  wire _02_;
  wire _03_;
  wire _04_;
  wire _05_;
  wire _06_;
  wire _07_;
  wire _08_;
  input \a[0] ;
  wire \a[0] ;
  input \a[1] ;
  wire \a[1] ;
  input \a[2] ;
  wire \a[2] ;
  input \a[3] ;
  wire \a[3] ;
  input \b[0] ;
  wire \b[0] ;
  input \b[1] ;
  wire \b[1] ;
  input \b[2] ;
  wire \b[2] ;
  input \b[3] ;
  wire \b[3] ;
  input cin;
  wire cin;
  output cout;
  wire cout;
  output \sum[0] ;
  wire \sum[0] ;
  output \sum[1] ;
  wire \sum[1] ;
  output \sum[2] ;
  wire \sum[2] ;
  output \sum[3] ;
  wire \sum[3] ;
  assign \sum[1]  = 16'h566a >> { \b[0] , \a[0] , cin, _00_ };
  assign cout = 16'hfdd4 >> { _04_, \b[3] , \a[3] , _05_ };
  assign \sum[0]  = 8'h96 >> { \b[0] , \a[0] , cin };
  assign _00_ = 4'h6 >> { \b[1] , \a[1]  };
  assign \sum[2]  = 16'h6999 >> { _00_, _01_, _02_, _03_ };
  assign _01_ = 8'h28 >> { \b[0] , \a[0] , cin };
  assign _02_ = 4'h6 >> { \b[2] , \a[2]  };
  assign _03_ = 16'h077f >> { \b[1] , \a[1] , \b[0] , \a[0]  };
  assign \sum[3]  = 16'h9669 >> { _04_, _05_, \b[3] , \a[3]  };
  assign _04_ = 8'h80 >> { _02_, _00_, _01_ };
  assign _05_ = 8'h71 >> { _03_, \b[2] , \a[2]  };
  assign _06_ = 1'h0;
  assign _07_ = 1'h1;
  assign _08_ = 1'hx;
endmodule
