============================================================
   Tang Dynasty, V5.6.71036
      Copyright (c) 2012-2023 Anlogic Inc.
   Executable = D:/eg4s20/TD 5.6.2/bin/td.exe
   Built at =   20:34:38 Mar 21 2023
   Run by =     W1030
   Run Date =   Tue Apr 30 16:56:07 2024

   Run on =     LMZS
============================================================
RUN-1002 : start command "open_project m0soc.prj"
RUN-1001 : Print Global Property
RUN-1001 : ---------------------------------------------------------------
RUN-1001 :        Parameters        |  Settings  |  Default Values  |  Note  
RUN-1001 : ---------------------------------------------------------------
RUN-1001 :          message         |  standard  |     standard     |        
RUN-1001 :   mixed_pack_place_flow  |     on     |        on        |        
RUN-1001 :        qor_monitor       |    off     |       off        |        
RUN-1001 :        syn_ip_flow       |    off     |       off        |        
RUN-1001 :          thread          |    auto    |       auto       |        
RUN-1001 : ---------------------------------------------------------------
RUN-1001 : Print Design Property
RUN-1001 : --------------------------------------------------------------
RUN-1001 :        Parameters       |  Settings  |  Default Values  |  Note  
RUN-1001 : --------------------------------------------------------------
RUN-1001 :   default_reg_initial   |    auto    |       auto       |        
RUN-1001 :        infer_add        |     on     |        on        |        
RUN-1001 :        infer_fsm        |    off     |       off        |        
RUN-1001 :        infer_mult       |     on     |        on        |        
RUN-1001 :        infer_ram        |     on     |        on        |        
RUN-1001 :        infer_reg        |     on     |        on        |        
RUN-1001 :   infer_reg_init_value  |     on     |        on        |        
RUN-1001 :        infer_rom        |     on     |        on        |        
RUN-1001 :      infer_shifter      |     on     |        on        |        
RUN-1001 : --------------------------------------------------------------
RUN-1001 : Print Rtl Property
RUN-1001 : --------------------------------------------------------------
RUN-1001 :        Parameters       |  Settings  |  Default Values  |  Note  
RUN-1001 : --------------------------------------------------------------
RUN-1001 :       compress_add      |   ripple   |      ripple      |        
RUN-1001 :        elf_sload        |    off     |       off        |        
RUN-1001 :       fix_undriven      |     0      |        0         |        
RUN-1001 :         flatten         |    off     |       off        |        
RUN-1001 :       gate_sharing      |     on     |        on        |        
RUN-1001 :    hdl_warning_level    |   normal   |      normal      |        
RUN-1001 :   impl_internal_tribuf  |     on     |        on        |        
RUN-1001 :      impl_set_reset     |     on     |        on        |        
RUN-1001 :        infer_gsr        |    off     |       off        |        
RUN-1001 :      keep_hierarchy     |    auto    |       auto       |        
RUN-1001 :        max_fanout       |    9999    |       9999       |        
RUN-1001 :      max_oh2bin_len     |     10     |        10        |        
RUN-1001 :       merge_equal       |     on     |        on        |        
RUN-1001 :       merge_equiv       |     on     |        on        |        
RUN-1001 :        merge_mux        |    off     |       off        |        
RUN-1001 :     min_control_set     |     8      |        8         |        
RUN-1001 :      min_ripple_len     |    auto    |       auto       |        
RUN-1001 :       oh2bin_ratio      |    0.08    |       0.08       |        
RUN-1001 :     opt_adder_fanout    |     on     |        on        |        
RUN-1001 :        opt_arith        |     on     |        on        |        
RUN-1001 :       opt_big_gate      |    off     |       off        |        
RUN-1001 :        opt_const        |     on     |        on        |        
RUN-1001 :      opt_const_mult     |     on     |        on        |        
RUN-1001 :       opt_lessthan      |     on     |        on        |        
RUN-1001 :         opt_mux         |    off     |       off        |        
RUN-1001 :         opt_ram         |    high    |       high       |        
RUN-1001 :      rtl_sim_model      |    off     |       off        |        
RUN-1001 :         seq_syn         |     on     |        on        |        
RUN-1001 : --------------------------------------------------------------
HDL-1007 : analyze verilog file ../../../rtl/al_ip/SDRAM.v
HDL-1007 : analyze verilog file ../../../rtl/al_ip/clk_gen.v
HDL-1007 : undeclared symbol 'open', assumed default net type 'wire' in ../../../rtl/al_ip/clk_gen.v(92)
HDL-1007 : analyze verilog file ../../../rtl/al_ip/fifo_data.v
HDL-1007 : analyze verilog file ../../../rtl/AHBISPSYS/AHBISPSYS.v
HDL-1007 : analyze verilog file ../../../rtl/AHBISPSYS/conv_mask4.v
HDL-1007 : analyze verilog file ../../../rtl/AHBISPSYS/conv_mask5.v
HDL-1007 : analyze verilog file ../../../rtl/AHBISPSYS/conv_mask6.v
HDL-1007 : analyze verilog file ../../../rtl/AHBISPSYS/demosaic.v
HDL-1007 : undeclared symbol 'out_en', assumed default net type 'wire' in ../../../rtl/AHBISPSYS/demosaic.v(160)
HDL-1007 : analyze verilog file ../../../rtl/AHBISPSYS/fifo.v
HDL-1007 : analyze verilog file ../../../rtl/AHBISPSYS/gamma.v
HDL-1007 : analyze verilog file ../../../rtl/AHBISPSYS/gamma_rom.v
HDL-1007 : analyze verilog file ../../../rtl/AHBISPSYS/slidingWindow_5X5.v
HDL-1007 : analyze verilog file ../../../rtl/AHBlite_Block_RAM.v
HDL-1007 : analyze verilog file ../../../rtl/Block_RAM.v
HDL-1007 : analyze verilog file ../../../rtl/CortexM0_SoC.v
HDL-1007 : undeclared symbol 'clk_200m', assumed default net type 'wire' in ../../../rtl/CortexM0_SoC.v(94)
HDL-1007 : undeclared symbol 'row', assumed default net type 'wire' in ../../../rtl/CortexM0_SoC.v(115)
HDL-1007 : analyze verilog file ../../../rtl/ahb/AHBlite_Decoder.v
HDL-1007 : analyze verilog file ../../../rtl/ahb/AHBlite_Interconnect.v
HDL-1007 : analyze verilog file ../../../rtl/ahb/AHBlite_SlaveMUX.v
HDL-1007 : analyze verilog file ../../../rtl/apb/cmsdk_ahb_to_apb.v
HDL-1007 : analyze verilog file ../../../rtl/apb/cmsdk_apb_slave_mux.v
HDL-1007 : analyze verilog file ../../../rtl/apb_gpio/apb_sdcard.v
HDL-1007 : analyze verilog file ../../../rtl/apb_sdcard/apb_sdcard.v
HDL-1007 : analyze verilog file ../../../rtl/apb_sdcard/sd_reader.v
HDL-5007 WARNING: redeclaration of ANSI port 'done' is not allowed in ../../../rtl/apb_sdcard/sd_reader.v(66)
HDL-5007 WARNING: identifier 'bcnt' is used before its declaration in ../../../rtl/apb_sdcard/sd_reader.v(156)
HDL-1007 : analyze verilog file ../../../rtl/apb_sdcard/sdcmd_ctrl.v
HDL-1007 : analyze verilog file ../../../rtl/apb_vga/apb_sdcard.v
HDL-1007 : analyze verilog file ../../../rtl/apb_vga/vga_ctrl.v
HDL-1007 : analyze verilog file ../../../rtl/cortexm0ds_logic.v
HDL-1007 : analyze verilog file ../../../rtl/sdram/ctrl/sdram_a_ref.v
HDL-1007 : analyze verilog file ../../../rtl/sdram/ctrl/sdram_arbit.v
HDL-1007 : analyze verilog file ../../../rtl/sdram/ctrl/sdram_ctrl.v
HDL-1007 : analyze verilog file ../../../rtl/sdram/ctrl/sdram_init.v
HDL-1007 : analyze verilog file ../../../rtl/sdram/ctrl/sdram_read.v
HDL-1007 : analyze verilog file ../../../rtl/sdram/ctrl/sdram_write.v
HDL-1007 : analyze verilog file ../../../rtl/sdram/fifo_ctrl.v
HDL-1007 : analyze verilog file ../../../rtl/sdram/sdram_top.v
RUN-1001 : Project manager successfully analyzed 35 source files.
RUN-1002 : start command "import_device eagle_s20.db -package EG4S20BG256"
ARC-1001 : Device Initialization.
ARC-1001 : ------------------------------------------------------------------
ARC-1001 :            OPTION            |          IO          |   SETTING   
ARC-1001 : ------------------------------------------------------------------
ARC-1001 :   cso_b/cclk/mosi/miso/dout  |  T3/R11/T10/P10/S11  |    gpio    
ARC-1001 :             done             |         P13          |    gpio    
ARC-1001 :           program_b          |          T2          |  dedicate  
ARC-1001 :        tdi/tms/tck/tdo       |   C12/A15/C14/E14    |  dedicate  
ARC-1001 : ------------------------------------------------------------------
ARC-1004 : Device setting, marked 5 dedicate IOs in total.
RUN-1002 : start command "import_db ../syn_1/m0soc_gate.db"
RUN-1001 : Importing database generated by Tang Dynasty, V5.6.71036.
RUN-1001 : Database version number 46146.
RUN-1001 : Import flow parameters
RUN-1001 : Import timing constraints
RUN-1001 : Import IO constraints
RUN-1001 : Import Inst constraints
RUN-1001 : Import design success TD_VERSION=5.6.71036 , DB_VERSION=46146
RUN-1003 : finish command "import_db ../syn_1/m0soc_gate.db" in  1.351714s wall, 1.125000s user + 0.031250s system = 1.156250s CPU (85.5%)

RUN-1004 : used memory is 294 MB, reserved memory is 275 MB, peak memory is 300 MB
RUN-1002 : start command "read_sdc -ip fifo_data ../../../rtl/al_ip/fifo_data.tcl"
RUN-1002 : start command "get_ports clkw"
RUN-1002 : start command "get_nets  clkw  "
RUN-1002 : start command "get_clocks -nowarn -of nets 92187178041344"
RUN-1002 : start command "get_ports clkr"
RUN-1002 : start command "get_nets  clkr  "
RUN-1002 : start command "get_clocks -nowarn -of nets 4239132721152"
RUN-1002 : start command "get_property -nowarn -max PERIOD "
RUN-1002 : start command "get_property -nowarn -max PERIOD "
RUN-1002 : start command "get_regs rd_to_wr_cross_inst/primary_addr_gray_reg[*]"
RUN-1002 : start command "get_regs rd_to_wr_cross_inst/sync_r1[*]"
RUN-1002 : start command "set_max_delay -from  -to  999.70000000000005 -datapath_only"
RUN-1002 : start command "get_regs rd_to_wr_cross_inst/primary_addr_gray_reg[*]"
RUN-1002 : start command "get_regs rd_to_wr_cross_inst/sync_r1[*]"
RUN-1002 : start command "set_false_path -from  -to  -hold 999.70000000000005"
USR-1002 : set_false_path -help -setup -hold -from <list> -rise_from <list> -fall_from <list> -to <list> -rise_to <list> -fall_to <list> -through <list>
RUN-1002 : start command "get_regs wr_to_rd_cross_inst/primary_addr_gray_reg[*]"
RUN-1002 : start command "get_regs wr_to_rd_cross_inst/sync_r1[*]"
RUN-1002 : start command "set_max_delay -from  -to  999.70000000000005 -datapath_only"
RUN-1002 : start command "get_regs wr_to_rd_cross_inst/primary_addr_gray_reg[*]"
RUN-1002 : start command "get_regs wr_to_rd_cross_inst/sync_r1[*]"
RUN-1002 : start command "set_false_path -from  -to  -hold 999.70000000000005"
USR-1002 : set_false_path -help -setup -hold -from <list> -rise_from <list> -fall_from <list> -to <list> -rise_to <list> -fall_to <list> -through <list>
RUN-1002 : start command "get_ports clkw"
RUN-1002 : start command "get_nets  clkw  "
RUN-1002 : start command "get_clocks -nowarn -of nets 92187178041344"
RUN-1002 : start command "get_ports clkr"
RUN-1002 : start command "get_nets  clkr  "
RUN-1002 : start command "get_clocks -nowarn -of nets 92187178041344"
RUN-1002 : start command "get_property -nowarn -max PERIOD "
RUN-1002 : start command "get_property -nowarn -max PERIOD "
RUN-1002 : start command "get_regs rd_to_wr_cross_inst/primary_addr_gray_reg[*]"
RUN-1002 : start command "get_regs rd_to_wr_cross_inst/sync_r1[*]"
RUN-1002 : start command "set_max_delay -from  -to  999.70000000000005 -datapath_only"
RUN-1002 : start command "get_regs rd_to_wr_cross_inst/primary_addr_gray_reg[*]"
RUN-1002 : start command "get_regs rd_to_wr_cross_inst/sync_r1[*]"
RUN-1002 : start command "set_false_path -from  -to  -hold 999.70000000000005"
USR-1002 : set_false_path -help -setup -hold -from <list> -rise_from <list> -fall_from <list> -to <list> -rise_to <list> -fall_to <list> -through <list>
RUN-1002 : start command "get_regs wr_to_rd_cross_inst/primary_addr_gray_reg[*]"
RUN-1002 : start command "get_regs wr_to_rd_cross_inst/sync_r1[*]"
RUN-1002 : start command "set_max_delay -from  -to  999.70000000000005 -datapath_only"
RUN-1002 : start command "get_regs wr_to_rd_cross_inst/primary_addr_gray_reg[*]"
RUN-1002 : start command "get_regs wr_to_rd_cross_inst/sync_r1[*]"
RUN-1002 : start command "set_false_path -from  -to  -hold 999.70000000000005"
USR-1002 : set_false_path -help -setup -hold -from <list> -rise_from <list> -fall_from <list> -to <list> -rise_to <list> -fall_to <list> -through <list>
RUN-1002 : start command "place"
RUN-1001 : Open license file D:/eg4s20/TD 5.6.2/license/Anlogic.lic
RUN-1001 : Print Global Property
RUN-1001 : ---------------------------------------------------------------
RUN-1001 :        Parameters        |  Settings  |  Default Values  |  Note  
RUN-1001 : ---------------------------------------------------------------
RUN-1001 :          message         |  standard  |     standard     |        
RUN-1001 :   mixed_pack_place_flow  |     on     |        on        |        
RUN-1001 :        qor_monitor       |    off     |       off        |        
RUN-1001 :        syn_ip_flow       |    off     |       off        |        
RUN-1001 :          thread          |    auto    |       auto       |        
RUN-1001 : ---------------------------------------------------------------
RUN-1001 : Print Place Property
RUN-1001 : --------------------------------------------------------------
RUN-1001 :        Parameters       |  Settings  |  Default Values  |  Note  
RUN-1001 : --------------------------------------------------------------
RUN-1001 :      detailed_place     |     on     |        on        |        
RUN-1001 :          effort         |   medium   |      medium      |        
RUN-1001 :         fix_hold        |    off     |       off        |        
RUN-1001 :       legalization      |    ori     |       ori        |        
RUN-1001 :      new_spreading      |     on     |        on        |        
RUN-1001 :        opt_timing       |   medium   |      medium      |        
RUN-1001 :   post_clock_route_opt  |    off     |       off        |        
RUN-1001 :       pr_strategy       |     1      |        1         |        
RUN-1001 :        relaxation       |    1.00    |       1.00       |        
RUN-1001 :         retiming        |    off     |       off        |        
RUN-1001 : --------------------------------------------------------------
PHY-3001 : Placer runs in 18 thread(s).
RUN-1002 : start command "legalize_phy_inst"
SYN-1011 : Flatten model CortexM0_SoC
SYN-5055 WARNING: The kept net cmsdk_apb_slave_mux/PSEL2_n will be merged to another kept net GPIO_PSEL
SYN-5055 WARNING: The kept net U_APB_GPIO/PSEL will be merged to another kept net GPIO_PSEL
SYN-5055 WARNING: The kept net Interconncet/HADDR[31] will be merged to another kept net HADDR_P3[31]
SYN-5055 WARNING: The kept net Interconncet/HADDR[30] will be merged to another kept net HADDR_P3[30]
SYN-5055 WARNING: The kept net Interconncet/HADDR[29] will be merged to another kept net HADDR_P3[29]
SYN-5055 WARNING: The kept net Interconncet/HADDR[28] will be merged to another kept net HADDR_P3[28]
SYN-5055 WARNING: The kept net Interconncet/HADDR[27] will be merged to another kept net HADDR_P3[27]
SYN-5055 WARNING: The kept net Interconncet/HADDR[26] will be merged to another kept net HADDR_P3[26]
SYN-5055 WARNING: The kept net Interconncet/HADDR[25] will be merged to another kept net HADDR_P3[25]
SYN-5055 WARNING: The kept net Interconncet/HADDR[24] will be merged to another kept net HADDR_P3[24]
SYN-5055 Similar messages will be suppressed.
RUN-1002 : start command "phys_opt -simplify_lut"
SYN-4016 : Net clk_gen_inst/clk0_out driven by BUFG (0 clock/control pins, 1 other pins).
SYN-4027 : Net sdram_top_inst/fifo_ctrl_inst/wr_fifo_data/wr_to_rd_cross_inst/secondary_clk_i is clkc2 of pll clk_gen_inst/pll_inst.
SYN-4027 : Net clk_148m_vga_dup_1 is clkc3 of pll clk_gen_inst/pll_inst.
SYN-4019 : Net clk_dup_7 is refclk of pll clk_gen_inst/pll_inst.
SYN-4020 : Net clk_dup_7 is fbclk of pll clk_gen_inst/pll_inst.
SYN-4024 : Net "SWCLK_dup_1" drives clk pins.
SYN-4025 : Tag rtl::Net SWCLK_dup_1 as clock net
SYN-4025 : Tag rtl::Net clk_148m_vga_dup_1 as clock net
SYN-4025 : Tag rtl::Net clk_dup_7 as clock net
SYN-4025 : Tag rtl::Net clk_gen_inst/clk0_out as clock net
SYN-4025 : Tag rtl::Net sdram_top_inst/fifo_ctrl_inst/wr_fifo_data/wr_to_rd_cross_inst/secondary_clk_i as clock net
SYN-4026 : Tagged 5 rtl::Net as clock net
PHY-1001 : Populate physical database on model CortexM0_SoC.
RUN-1001 : There are total 14199 instances
RUN-0007 : 8608 luts, 2616 seqs, 1895 mslices, 955 lslices, 101 pads, 16 brams, 3 dsps
RUN-1001 : There are total 24369 nets
RUN-6004 WARNING: There are 57 nets with only 1 pin.
RUN-1001 : 14202 nets have 2 pins
RUN-1001 : 8723 nets have [3 - 5] pins
RUN-1001 : 792 nets have [6 - 10] pins
RUN-1001 : 323 nets have [11 - 20] pins
RUN-1001 : 207 nets have [21 - 99] pins
RUN-1001 : 65 nets have 100+ pins
RUN-1001 : Report Control nets information:
RUN-1001 : DFF Distribution
RUN-1001 : ----------------------------------
RUN-1001 :   CE   |  SSR  |  ASR  |  DFF Count  
RUN-1001 : ----------------------------------
RUN-1001 :   No   |  No   |  No   |     226     
RUN-1001 :   No   |  No   |  Yes  |    1253     
RUN-1001 :   No   |  Yes  |  No   |      0      
RUN-1001 :   Yes  |  No   |  No   |     771     
RUN-1001 :   Yes  |  No   |  Yes  |     334     
RUN-1001 :   Yes  |  Yes  |  No   |     32      
RUN-1001 : ----------------------------------
RUN-0007 : Control Group Statistic
RUN-0007 : ---------------------------
RUN-0007 :   #CLK  |  #CE  |  #SSR/ASR  
RUN-0007 : ---------------------------
RUN-0007 :    4    |  50   |     8      
RUN-0007 : ---------------------------
RUN-0007 : Control Set = 60
PHY-3001 : Initial placement ...
PHY-3001 : design contains 14197 instances, 8608 luts, 2616 seqs, 2850 slices, 872 macros(2850 instances: 1895 mslices 955 lslices)
PHY-0007 : Cell area utilization is 73%
PHY-3001 : Start timing update ...
RUN-1002 : start command "start_timer -report"
TMR-2505 : Start building timing graph for model CortexM0_SoC.
TMR-2506 : Build timing graph completely. Port num: 18, tpin num: 78464, tnet num: 15919, tinst num: 14197, tnode num: 90656, tedge num: 128438.
TMR-2508 : Levelizing timing graph completed, there are 71 levels in total.
TMR-2501 : Timing graph initialized successfully.
TMR-2503 : Start to update net delay, extr mode = 2.
TMR-2504 : Update delay of 15919 nets completely.
TMR-2502 : Annotate delay completely, extr mode = 2.
TMR-3001 : Initiate 0 clocks from SDC.
TMR-3004 : Map sdc constraints, there are 8 constraints in total.
TMR-3003 : Constraints initiated successfully.
TMR-3501 : Forward propagation: start to calculate arrival time...
TMR-3502 : Backward propagation: start to calculate required time...
TMR-3503 : Timing propagation completes.
PHY-3001 : End timing update;  1.258658s wall, 0.843750s user + 0.000000s system = 0.843750s CPU (67.0%)

PHY-3001 : Global placement ...
PHY-3001 : Initial: Len = 3.30201e+06
PHY-3001 : Clustering ...
PHY-3001 : Level 0 #clusters 14197.
PHY-3001 : Level 1 #clusters 1857.
PHY-3001 : End clustering;  0.113651s wall, 0.062500s user + 0.000000s system = 0.062500s CPU (55.0%)

PHY-3001 : Run with size of 4
PHY-3001 : Cell area utilization is 73%
PHY-3001 : :::0::: Try harder cell spreading with beta_ = 0
PHY-3002 : Step(1): len = 1.11428e+06, overlap = 791.125
PHY-3002 : Step(2): len = 985192, overlap = 880.688
PHY-3002 : Step(3): len = 671088, overlap = 1197.19
PHY-3002 : Step(4): len = 566604, overlap = 1292.66
PHY-3002 : Step(5): len = 449906, overlap = 1474.06
PHY-3002 : Step(6): len = 378812, overlap = 1575.44
PHY-3002 : Step(7): len = 309380, overlap = 1669.19
PHY-3002 : Step(8): len = 262707, overlap = 1724.44
PHY-3002 : Step(9): len = 217350, overlap = 1783.53
PHY-3002 : Step(10): len = 192151, overlap = 1819.78
PHY-3002 : Step(11): len = 165543, overlap = 1844.47
PHY-3002 : Step(12): len = 151900, overlap = 1854.75
PHY-3002 : Step(13): len = 138572, overlap = 1883.78
PHY-3001 : :::1::: Try harder cell spreading with beta_ = 3.65232e-07
PHY-3002 : Step(14): len = 146279, overlap = 1859.34
PHY-3002 : Step(15): len = 168291, overlap = 1827.06
PHY-3002 : Step(16): len = 155782, overlap = 1782.78
PHY-3002 : Step(17): len = 156695, overlap = 1725.28
PHY-3002 : Step(18): len = 139827, overlap = 1748.03
PHY-3002 : Step(19): len = 137045, overlap = 1775.22
PHY-3002 : Step(20): len = 126060, overlap = 1765.69
PHY-3002 : Step(21): len = 124408, overlap = 1753.78
PHY-3002 : Step(22): len = 118508, overlap = 1736.59
PHY-3002 : Step(23): len = 118169, overlap = 1742.56
PHY-3002 : Step(24): len = 115698, overlap = 1752.56
PHY-3002 : Step(25): len = 116216, overlap = 1748.22
PHY-3002 : Step(26): len = 113905, overlap = 1726.53
PHY-3002 : Step(27): len = 114408, overlap = 1722.94
PHY-3002 : Step(28): len = 114033, overlap = 1703.81
PHY-3002 : Step(29): len = 113665, overlap = 1688.12
PHY-3002 : Step(30): len = 112070, overlap = 1690.22
PHY-3001 : :::2::: Try harder cell spreading with beta_ = 7.30464e-07
PHY-3002 : Step(31): len = 121244, overlap = 1682.5
PHY-3002 : Step(32): len = 140042, overlap = 1584.59
PHY-3002 : Step(33): len = 142303, overlap = 1598.72
PHY-3002 : Step(34): len = 146608, overlap = 1586.56
PHY-3002 : Step(35): len = 144772, overlap = 1598.34
PHY-3002 : Step(36): len = 146168, overlap = 1622.22
PHY-3002 : Step(37): len = 145420, overlap = 1623.66
PHY-3002 : Step(38): len = 147854, overlap = 1602.62
PHY-3002 : Step(39): len = 148198, overlap = 1560.84
PHY-3002 : Step(40): len = 150287, overlap = 1549.34
PHY-3002 : Step(41): len = 146576, overlap = 1530.75
PHY-3002 : Step(42): len = 148138, overlap = 1541.12
PHY-3002 : Step(43): len = 147236, overlap = 1528.03
PHY-3001 : :::3::: Try harder cell spreading with beta_ = 1.46093e-06
PHY-3002 : Step(44): len = 166783, overlap = 1530.25
PHY-3002 : Step(45): len = 176369, overlap = 1490.84
PHY-3002 : Step(46): len = 179377, overlap = 1437.88
PHY-3002 : Step(47): len = 182907, overlap = 1387
PHY-3002 : Step(48): len = 183867, overlap = 1384.47
PHY-3002 : Step(49): len = 184782, overlap = 1410
PHY-3002 : Step(50): len = 180887, overlap = 1418.47
PHY-3002 : Step(51): len = 180672, overlap = 1425.34
PHY-3002 : Step(52): len = 177937, overlap = 1446.84
PHY-3002 : Step(53): len = 178493, overlap = 1456.72
PHY-3002 : Step(54): len = 176666, overlap = 1446.22
PHY-3001 : :::4::: Try harder cell spreading with beta_ = 2.92186e-06
PHY-3002 : Step(55): len = 196941, overlap = 1455.91
PHY-3002 : Step(56): len = 206467, overlap = 1446.88
PHY-3002 : Step(57): len = 208279, overlap = 1409.53
PHY-3002 : Step(58): len = 209355, overlap = 1350.84
PHY-3002 : Step(59): len = 209315, overlap = 1359.59
PHY-3002 : Step(60): len = 208187, overlap = 1354.47
PHY-3002 : Step(61): len = 205609, overlap = 1329.72
PHY-3002 : Step(62): len = 204702, overlap = 1302.25
PHY-3002 : Step(63): len = 203079, overlap = 1278.12
PHY-3001 : :::5::: Try harder cell spreading with beta_ = 5.84371e-06
PHY-3002 : Step(64): len = 216961, overlap = 1207.25
PHY-3002 : Step(65): len = 227687, overlap = 1229.88
PHY-3002 : Step(66): len = 234272, overlap = 1181.16
PHY-3002 : Step(67): len = 237907, overlap = 1176.47
PHY-3002 : Step(68): len = 239820, overlap = 1219.97
PHY-3002 : Step(69): len = 240362, overlap = 1208.88
PHY-3002 : Step(70): len = 236867, overlap = 1195.91
PHY-3002 : Step(71): len = 235268, overlap = 1191.31
PHY-3002 : Step(72): len = 233798, overlap = 1190.97
PHY-3001 : :::6::: Try harder cell spreading with beta_ = 1.16874e-05
PHY-3002 : Step(73): len = 251393, overlap = 1197.53
PHY-3002 : Step(74): len = 265088, overlap = 1155.81
PHY-3002 : Step(75): len = 269584, overlap = 1125.47
PHY-3002 : Step(76): len = 272273, overlap = 1108.31
PHY-3002 : Step(77): len = 276830, overlap = 1084.12
PHY-3002 : Step(78): len = 282402, overlap = 1073.31
PHY-3002 : Step(79): len = 283379, overlap = 1016.34
PHY-3002 : Step(80): len = 286879, overlap = 990.25
PHY-3002 : Step(81): len = 288530, overlap = 982.75
PHY-3002 : Step(82): len = 289260, overlap = 1003.16
PHY-3002 : Step(83): len = 285763, overlap = 984.688
PHY-3002 : Step(84): len = 285100, overlap = 948.156
PHY-3002 : Step(85): len = 283845, overlap = 956.656
PHY-3002 : Step(86): len = 284466, overlap = 937.688
PHY-3002 : Step(87): len = 282421, overlap = 935.125
PHY-3001 : :::7::: Try harder cell spreading with beta_ = 2.33748e-05
PHY-3002 : Step(88): len = 301200, overlap = 856.844
PHY-3002 : Step(89): len = 317209, overlap = 808.031
PHY-3002 : Step(90): len = 320766, overlap = 814.062
PHY-3002 : Step(91): len = 321964, overlap = 784.406
PHY-3002 : Step(92): len = 324489, overlap = 776.031
PHY-3002 : Step(93): len = 325321, overlap = 745.625
PHY-3002 : Step(94): len = 322828, overlap = 754.406
PHY-3002 : Step(95): len = 322456, overlap = 737.469
PHY-3002 : Step(96): len = 322612, overlap = 713.188
PHY-3001 : :::8::: Try harder cell spreading with beta_ = 4.67497e-05
PHY-3002 : Step(97): len = 341022, overlap = 656.219
PHY-3002 : Step(98): len = 349361, overlap = 597.281
PHY-3002 : Step(99): len = 350867, overlap = 576.375
PHY-3002 : Step(100): len = 351267, overlap = 564.156
PHY-3002 : Step(101): len = 351153, overlap = 569.531
PHY-3002 : Step(102): len = 351330, overlap = 567.406
PHY-3002 : Step(103): len = 350674, overlap = 572.562
PHY-3002 : Step(104): len = 351192, overlap = 566.656
PHY-3002 : Step(105): len = 351853, overlap = 549.656
PHY-3001 : :::9::: Try harder cell spreading with beta_ = 9.34994e-05
PHY-3002 : Step(106): len = 363127, overlap = 538.938
PHY-3002 : Step(107): len = 370206, overlap = 521.594
PHY-3002 : Step(108): len = 371971, overlap = 507.469
PHY-3002 : Step(109): len = 372875, overlap = 516.688
PHY-3002 : Step(110): len = 374502, overlap = 517.062
PHY-3002 : Step(111): len = 375360, overlap = 514.438
PHY-3002 : Step(112): len = 376324, overlap = 505.469
PHY-3002 : Step(113): len = 378266, overlap = 493.469
PHY-3002 : Step(114): len = 379367, overlap = 518.25
PHY-3002 : Step(115): len = 379618, overlap = 520.406
PHY-3002 : Step(116): len = 379440, overlap = 539.656
PHY-3002 : Step(117): len = 379134, overlap = 555.844
PHY-3002 : Step(118): len = 378312, overlap = 545.812
PHY-3001 : :::10::: Try harder cell spreading with beta_ = 0.000186999
PHY-3002 : Step(119): len = 385398, overlap = 564.062
PHY-3002 : Step(120): len = 390185, overlap = 553.375
PHY-3002 : Step(121): len = 391209, overlap = 531.625
PHY-3002 : Step(122): len = 391661, overlap = 529.125
PHY-3002 : Step(123): len = 392387, overlap = 527.625
PHY-3001 : :::11::: Try harder cell spreading with beta_ = 0.000371208
PHY-3002 : Step(124): len = 396835, overlap = 534.938
PHY-3002 : Step(125): len = 400966, overlap = 525.312
PHY-3002 : Step(126): len = 402115, overlap = 498.625
PHY-3002 : Step(127): len = 402973, overlap = 496.938
PHY-3002 : Step(128): len = 404849, overlap = 472.75
PHY-3002 : Step(129): len = 406971, overlap = 453.312
PHY-3002 : Step(130): len = 407529, overlap = 450.938
PHY-3002 : Step(131): len = 407566, overlap = 435.531
PHY-3002 : Step(132): len = 407940, overlap = 432.438
PHY-3002 : Step(133): len = 408751, overlap = 427.625
PHY-3001 : :::12::: Try harder cell spreading with beta_ = 0.000663311
PHY-3002 : Step(134): len = 410520, overlap = 411.031
PHY-3002 : Step(135): len = 411787, overlap = 409.406
PHY-3002 : Step(136): len = 412669, overlap = 410.25
PHY-3001 : :::13::: Try harder cell spreading with beta_ = 0.00107324
PHY-3002 : Step(137): len = 413979, overlap = 405.125
PHY-3002 : Step(138): len = 417962, overlap = 390.906
PHY-3002 : Step(139): len = 418854, overlap = 385.594
PHY-3002 : Step(140): len = 419679, overlap = 368.125
PHY-3002 : Step(141): len = 420423, overlap = 366.719
PHY-3002 : Step(142): len = 421341, overlap = 366.969
PHY-3002 : Step(143): len = 421563, overlap = 368.594
PHY-3002 : Step(144): len = 422460, overlap = 372.938
PHY-3002 : Step(145): len = 423796, overlap = 374.406
PHY-3002 : Step(146): len = 424746, overlap = 364.625
PHY-3002 : Step(147): len = 425184, overlap = 359.688
PHY-3002 : Step(148): len = 425679, overlap = 359.062
PHY-3002 : Step(149): len = 426151, overlap = 354.156
PHY-3002 : Step(150): len = 426168, overlap = 354.969
PHY-3002 : Step(151): len = 426160, overlap = 343.906
PHY-3002 : Step(152): len = 426286, overlap = 344.719
PHY-3001 : Legalization ...
PHY-3001 : End legalization;  0.014006s wall, 0.000000s user + 0.000000s system = 0.000000s CPU (n/a%)

PHY-3001 : Run with size of 4
PHY-3001 : Cell area utilization is 78%
PHY-3001 : Analyzing congestion ...
RUN-1001 : Generating global routing grids ...
RUN-1001 : Building simple global routing graph ...
PHY-1001 : Generate routing nets ...
PHY-1001 : Reuse net number 0/24369.
PHY-1001 : Global iterations in 18 thread ...
PHY-1002 : len = 606888, over cnt = 1749(4%), over = 15291, worst = 171
PHY-1001 : End global iterations;  0.426697s wall, 0.125000s user + 0.000000s system = 0.125000s CPU (29.3%)

PHY-1001 : Congestion index: top1 = 132.52, top5 = 93.35, top10 = 75.42, top15 = 64.41.
PHY-3001 : End congestion estimation;  0.610173s wall, 0.296875s user + 0.000000s system = 0.296875s CPU (48.7%)

PHY-3001 : Update density targets...
PHY-3001 : Update congestion history...
PHY-3001 : Update timing in global mode ...
TMR-2503 : Start to update net delay, extr mode = 5.
TMR-2504 : Update delay of 15919 nets completely.
TMR-2502 : Annotate delay completely, extr mode = 5.
TMR-3501 : Forward propagation: start to calculate arrival time...
TMR-3502 : Backward propagation: start to calculate required time...
TMR-3503 : Timing propagation completes.
PHY-3001 : End timing update;  0.370512s wall, 0.265625s user + 0.000000s system = 0.265625s CPU (71.7%)

PHY-3001 : :::0::: Try harder cell spreading with beta_ = 5.67653e-05
PHY-3002 : Step(153): len = 460182, overlap = 314.812
PHY-3002 : Step(154): len = 452842, overlap = 284.875
PHY-3002 : Step(155): len = 445762, overlap = 264.75
PHY-3002 : Step(156): len = 435090, overlap = 259.25
PHY-3002 : Step(157): len = 433481, overlap = 263.375
PHY-3002 : Step(158): len = 422510, overlap = 230
PHY-3002 : Step(159): len = 423266, overlap = 223.688
PHY-3002 : Step(160): len = 415845, overlap = 232.094
PHY-3002 : Step(161): len = 415861, overlap = 232.812
PHY-3002 : Step(162): len = 410425, overlap = 237.156
PHY-3002 : Step(163): len = 410425, overlap = 237.156
PHY-3002 : Step(164): len = 408443, overlap = 235.562
PHY-3001 : :::1::: Try harder cell spreading with beta_ = 0.000113531
PHY-3002 : Step(165): len = 418767, overlap = 228.219
PHY-3002 : Step(166): len = 422956, overlap = 225.969
PHY-3002 : Step(167): len = 429947, overlap = 219.75
PHY-3002 : Step(168): len = 431563, overlap = 219.062
PHY-3002 : Step(169): len = 430824, overlap = 215.844
PHY-3002 : Step(170): len = 430674, overlap = 213.531
PHY-3002 : Step(171): len = 428126, overlap = 210.75
PHY-3002 : Step(172): len = 428477, overlap = 216.562
PHY-3002 : Step(173): len = 428989, overlap = 225.812
PHY-3002 : Step(174): len = 428694, overlap = 232.906
PHY-3002 : Step(175): len = 430068, overlap = 238.406
PHY-3002 : Step(176): len = 428155, overlap = 246.312
PHY-3002 : Step(177): len = 428012, overlap = 249.406
PHY-3002 : Step(178): len = 424512, overlap = 254.469
PHY-3002 : Step(179): len = 423757, overlap = 252.531
PHY-3002 : Step(180): len = 423118, overlap = 250.156
PHY-3001 : :::2::: Try harder cell spreading with beta_ = 0.000227061
PHY-3002 : Step(181): len = 426270, overlap = 254.938
PHY-3002 : Step(182): len = 430048, overlap = 255.438
PHY-3002 : Step(183): len = 432428, overlap = 254.906
PHY-3001 : :::3::: Try harder cell spreading with beta_ = 0.000448326
PHY-3002 : Step(184): len = 434005, overlap = 252.469
PHY-3002 : Step(185): len = 438677, overlap = 246.938
PHY-3002 : Step(186): len = 443812, overlap = 253.188
PHY-3001 : Run with size of 2
PHY-3001 : Cell area utilization is 78%
PHY-3001 : Analyzing congestion ...
RUN-1001 : Generating global routing grids ...
PHY-1001 : Generate routing nets ...
PHY-1001 : Reuse net number 182/24369.
PHY-1001 : Global iterations in 18 thread ...
PHY-1002 : len = 577568, over cnt = 2135(6%), over = 15684, worst = 195
PHY-1001 : End global iterations;  0.501356s wall, 0.312500s user + 0.000000s system = 0.312500s CPU (62.3%)

PHY-1001 : Congestion index: top1 = 123.47, top5 = 86.28, top10 = 71.34, top15 = 62.32.
PHY-3001 : End congestion estimation;  0.708604s wall, 0.484375s user + 0.000000s system = 0.484375s CPU (68.4%)

PHY-3001 : Update density targets...
PHY-3001 : Update congestion history...
PHY-3001 : Update timing in global mode ...
TMR-2503 : Start to update net delay, extr mode = 5.
TMR-2504 : Update delay of 15919 nets completely.
TMR-2502 : Annotate delay completely, extr mode = 5.
TMR-3501 : Forward propagation: start to calculate arrival time...
TMR-3502 : Backward propagation: start to calculate required time...
TMR-3503 : Timing propagation completes.
PHY-3001 : End timing update;  0.458861s wall, 0.265625s user + 0.000000s system = 0.265625s CPU (57.9%)

PHY-3001 : :::0::: Try harder cell spreading with beta_ = 2.79343e-05
PHY-3002 : Step(187): len = 444583, overlap = 724.125
PHY-3002 : Step(188): len = 449407, overlap = 670.406
PHY-3002 : Step(189): len = 441225, overlap = 606.812
PHY-3002 : Step(190): len = 439079, overlap = 589.969
PHY-3002 : Step(191): len = 433995, overlap = 537.688
PHY-3002 : Step(192): len = 427868, overlap = 524.312
PHY-3002 : Step(193): len = 425296, overlap = 517.312
PHY-3002 : Step(194): len = 420410, overlap = 503.438
PHY-3002 : Step(195): len = 414514, overlap = 494.156
PHY-3002 : Step(196): len = 411244, overlap = 469.406
PHY-3002 : Step(197): len = 407643, overlap = 456.781
PHY-3002 : Step(198): len = 403378, overlap = 435.219
PHY-3002 : Step(199): len = 400789, overlap = 424.062
PHY-3002 : Step(200): len = 397307, overlap = 432.156
PHY-3001 : :::1::: Try harder cell spreading with beta_ = 5.58686e-05
PHY-3002 : Step(201): len = 398245, overlap = 430.531
PHY-3002 : Step(202): len = 399187, overlap = 429.25
PHY-3002 : Step(203): len = 400098, overlap = 426.156
PHY-3001 : :::2::: Try harder cell spreading with beta_ = 9.99303e-05
PHY-3002 : Step(204): len = 408098, overlap = 397.156
PHY-3002 : Step(205): len = 409616, overlap = 394.094
PHY-3002 : Step(206): len = 416688, overlap = 376.094
PHY-3002 : Step(207): len = 418417, overlap = 369.812
PHY-3002 : Step(208): len = 420453, overlap = 362.469
PHY-3001 : :::3::: Try harder cell spreading with beta_ = 0.000199861
PHY-3002 : Step(209): len = 421751, overlap = 355.781
PHY-3002 : Step(210): len = 422508, overlap = 351.469
PHY-3002 : Step(211): len = 426862, overlap = 333.812
PHY-3002 : Step(212): len = 430805, overlap = 333.156
PHY-3002 : Step(213): len = 429156, overlap = 332.219
PHY-3002 : Step(214): len = 428301, overlap = 324.344
PHY-3002 : Step(215): len = 428030, overlap = 319.781
PHY-3001 : :::4::: Try harder cell spreading with beta_ = 0.000399721
PHY-3002 : Step(216): len = 431475, overlap = 304.406
PHY-3002 : Step(217): len = 434044, overlap = 292.094
PHY-3002 : Step(218): len = 438672, overlap = 287.219
OPT-1001 : Start physical optimization ...
RUN-1002 : start command "start_timer -report"
TMR-2505 : Start building timing graph for model CortexM0_SoC.
TMR-2506 : Build timing graph completely. Port num: 18, tpin num: 78464, tnet num: 15919, tinst num: 14197, tnode num: 90656, tedge num: 128438.
TMR-2508 : Levelizing timing graph completed, there are 71 levels in total.
TMR-2501 : Timing graph initialized successfully.
OPT-1001 : Total overflow 850.81 peak overflow 8.47
OPT-1001 : Start high-fanout net optimization ...
OPT-1001 : Update timing in global mode
PHY-1001 : Start incremental global routing, caller is place ...
RUN-1001 : Generating global routing grids ...
PHY-1001 : Generate routing nets ...
PHY-1001 : Reuse net number 282/24369.
PHY-1001 : Global iterations in 18 thread ...
PHY-1002 : len = 625248, over cnt = 2892(8%), over = 15240, worst = 73
PHY-1001 : End global iterations;  0.675697s wall, 0.578125s user + 0.000000s system = 0.578125s CPU (85.6%)

PHY-1001 : Congestion index: top1 = 79.20, top5 = 64.14, top10 = 56.90, top15 = 52.40.
PHY-1001 : End incremental global routing;  0.873740s wall, 0.734375s user + 0.000000s system = 0.734375s CPU (84.0%)

TMR-2503 : Start to update net delay, extr mode = 5.
TMR-2504 : Update delay of 15919 nets completely.
TMR-2502 : Annotate delay completely, extr mode = 5.
TMR-3001 : Initiate 0 clocks from SDC.
TMR-3004 : Map sdc constraints, there are 8 constraints in total.
TMR-3003 : Constraints initiated successfully.
TMR-3501 : Forward propagation: start to calculate arrival time...
TMR-3502 : Backward propagation: start to calculate required time...
TMR-3503 : Timing propagation completes.
OPT-1001 : End timing update;  0.391343s wall, 0.234375s user + 0.015625s system = 0.250000s CPU (63.9%)

OPT-1001 : 0 high-fanout net processed.
OPT-1001 : End high-fanout net optimization;  1.549977s wall, 1.125000s user + 0.015625s system = 1.140625s CPU (73.6%)

OPT-1001 : Current memory(MB): used = 545, reserve = 536, peak = 563.
OPT-1001 : Start global optimization ...
OPT-1001 : Start congestion update ...
RUN-1001 : Generating global routing grids ...
PHY-1001 : Generate routing nets ...
PHY-1001 : Reuse net number 16311/24369.
PHY-1001 : Global iterations in 18 thread ...
PHY-1002 : len = 625248, over cnt = 2892(8%), over = 15240, worst = 73
PHY-1002 : len = 737896, over cnt = 2619(7%), over = 8711, worst = 50
PHY-1002 : len = 850272, over cnt = 1093(3%), over = 2460, worst = 43
PHY-1002 : len = 883192, over cnt = 486(1%), over = 956, worst = 23
PHY-1002 : len = 907936, over cnt = 3(0%), over = 3, worst = 1
PHY-1001 : End global iterations;  1.546936s wall, 1.437500s user + 0.015625s system = 1.453125s CPU (93.9%)

PHY-1001 : Congestion index: top1 = 64.42, top5 = 56.02, top10 = 52.00, top15 = 49.50.
OPT-1001 : End congestion update;  1.770533s wall, 1.578125s user + 0.015625s system = 1.593750s CPU (90.0%)

OPT-1001 : Update timing in Manhattan mode
TMR-2503 : Start to update net delay, extr mode = 3.
TMR-2504 : Update delay of 15919 nets completely.
TMR-2502 : Annotate delay completely, extr mode = 3.
TMR-3501 : Forward propagation: start to calculate arrival time...
TMR-3502 : Backward propagation: start to calculate required time...
TMR-3503 : Timing propagation completes.
OPT-1001 : End timing update;  0.300553s wall, 0.187500s user + 0.000000s system = 0.187500s CPU (62.4%)

OPT-0007 : Start: WNS 999120 TNS 0 NUM_FEPS 0
OPT-1001 : End global optimization;  2.071259s wall, 1.765625s user + 0.015625s system = 1.781250s CPU (86.0%)

OPT-1001 : Current memory(MB): used = 553, reserve = 544, peak = 563.
OPT-1001 : End physical optimization;  4.738943s wall, 3.515625s user + 0.062500s system = 3.578125s CPU (75.5%)

PHY-3001 : Start packing ...
SYN-4007 : Packing 0 MUX to BLE ...
SYN-4008 : Packed 0 MUX and 0 SEQ to BLE.
SYN-4007 : Packing 8608 LUT to BLE ...
SYN-4008 : Packed 8608 LUT and 1183 SEQ to BLE.
SYN-4003 : Packing 1433 remaining SEQ's ...
SYN-4005 : Packed 1255 SEQ with LUT/SLICE
SYN-4006 : 6246 single LUT's are left
SYN-4006 : 178 single SEQ's are left
SYN-4011 : Packing model "CortexM0_SoC" (AL_USER_NORMAL) with 8786/12303 primitive instances ...
PHY-3001 : End packing;  0.596070s wall, 0.437500s user + 0.000000s system = 0.437500s CPU (73.4%)

PHY-1001 : Populate physical database on model CortexM0_SoC.
RUN-1001 : There are total 7621 instances
RUN-1001 : 3748 mslices, 3748 lslices, 101 pads, 16 brams, 3 dsps
RUN-1001 : There are total 23373 nets
RUN-6004 WARNING: There are 57 nets with only 1 pin.
RUN-1001 : 12972 nets have 2 pins
RUN-1001 : 8860 nets have [3 - 5] pins
RUN-1001 : 872 nets have [6 - 10] pins
RUN-1001 : 336 nets have [11 - 20] pins
RUN-1001 : 212 nets have [21 - 99] pins
RUN-1001 : 64 nets have 100+ pins
PHY-3001 : design contains 7619 instances, 7496 slices, 872 macros(2850 instances: 1895 mslices 955 lslices)
PHY-3001 : Cell area utilization is 81%
PHY-3001 : After packing: Len = 447360, Over = 406
PHY-3001 : Run with size of 2
PHY-3001 : Cell area utilization is 81%
PHY-3001 : Analyzing congestion ...
RUN-1001 : Generating global routing grids ...
PHY-1001 : Generate routing nets ...
PHY-1001 : Reuse net number 12010/23373.
PHY-1001 : Global iterations in 18 thread ...
PHY-1002 : len = 861008, over cnt = 1874(5%), over = 2945, worst = 8
PHY-1002 : len = 861336, over cnt = 1341(3%), over = 1872, worst = 7
PHY-1002 : len = 871904, over cnt = 618(1%), over = 816, worst = 5
PHY-1002 : len = 884704, over cnt = 158(0%), over = 188, worst = 4
PHY-1002 : len = 892792, over cnt = 9(0%), over = 9, worst = 1
PHY-1001 : End global iterations;  1.187230s wall, 0.578125s user + 0.000000s system = 0.578125s CPU (48.7%)

PHY-1001 : Congestion index: top1 = 64.16, top5 = 55.80, top10 = 51.81, top15 = 49.24.
PHY-3001 : End congestion estimation;  1.476493s wall, 0.765625s user + 0.000000s system = 0.765625s CPU (51.9%)

PHY-3001 : Update density targets...
PHY-3001 : Update congestion history...
PHY-3001 : Update timing in global mode ...
RUN-1002 : start command "start_timer -report"
TMR-2505 : Start building timing graph for model CortexM0_SoC.
TMR-2506 : Build timing graph completely. Port num: 18, tpin num: 75806, tnet num: 14923, tinst num: 7619, tnode num: 86107, tedge num: 126548.
TMR-2508 : Levelizing timing graph completed, there are 71 levels in total.
TMR-2501 : Timing graph initialized successfully.
RUN-1003 : finish command "start_timer -report" in  1.216757s wall, 0.734375s user + 0.000000s system = 0.734375s CPU (60.4%)

RUN-1004 : used memory is 583 MB, reserved memory is 577 MB, peak memory is 583 MB
TMR-2503 : Start to update net delay, extr mode = 5.
TMR-2504 : Update delay of 14923 nets completely.
TMR-2502 : Annotate delay completely, extr mode = 5.
TMR-3001 : Initiate 0 clocks from SDC.
TMR-3004 : Map sdc constraints, there are 8 constraints in total.
TMR-3003 : Constraints initiated successfully.
TMR-3501 : Forward propagation: start to calculate arrival time...
TMR-3502 : Backward propagation: start to calculate required time...
TMR-3503 : Timing propagation completes.
PHY-3001 : End timing update;  1.651320s wall, 0.953125s user + 0.000000s system = 0.953125s CPU (57.7%)

PHY-3001 : :::0::: Try harder cell spreading with beta_ = 1.36044e-05
PHY-3002 : Step(219): len = 431593, overlap = 419.25
PHY-3002 : Step(220): len = 430000, overlap = 434.5
PHY-3002 : Step(221): len = 422480, overlap = 450.75
PHY-3002 : Step(222): len = 421076, overlap = 450.25
PHY-3002 : Step(223): len = 413265, overlap = 462
PHY-3002 : Step(224): len = 410566, overlap = 469.5
PHY-3002 : Step(225): len = 406803, overlap = 487.25
PHY-3001 : :::1::: Try harder cell spreading with beta_ = 2.72089e-05
PHY-3002 : Step(226): len = 415219, overlap = 464
PHY-3002 : Step(227): len = 421231, overlap = 453.5
PHY-3002 : Step(228): len = 426543, overlap = 442.5
PHY-3002 : Step(229): len = 427548, overlap = 440.75
PHY-3002 : Step(230): len = 428478, overlap = 432.5
PHY-3001 : :::2::: Try harder cell spreading with beta_ = 5.44177e-05
PHY-3002 : Step(231): len = 440780, overlap = 410.25
PHY-3002 : Step(232): len = 445165, overlap = 401.75
PHY-3002 : Step(233): len = 454396, overlap = 377.25
PHY-3002 : Step(234): len = 456152, overlap = 374.75
PHY-3002 : Step(235): len = 455118, overlap = 374.25
PHY-3001 : Legalization ...
PHY-3001 : End legalization;  0.475407s wall, 0.000000s user + 0.000000s system = 0.000000s CPU (n/a%)

PHY-3001 : Trial Legalized: Len = 634859
PHY-3001 : Run with size of 2
PHY-3001 : Cell area utilization is 79%
PHY-3001 : Analyzing congestion ...
RUN-1001 : Generating global routing grids ...
PHY-1001 : Generate routing nets ...
PHY-1001 : Reuse net number 625/23373.
PHY-1001 : Global iterations in 18 thread ...
PHY-1002 : len = 856616, over cnt = 3329(9%), over = 6136, worst = 8
PHY-1002 : len = 882168, over cnt = 2111(5%), over = 3239, worst = 7
PHY-1002 : len = 909560, over cnt = 853(2%), over = 1252, worst = 7
PHY-1002 : len = 923160, over cnt = 230(0%), over = 319, worst = 5
PHY-1002 : len = 927984, over cnt = 0(0%), over = 0, worst = 0
PHY-1001 : End global iterations;  2.512140s wall, 1.703125s user + 0.000000s system = 1.703125s CPU (67.8%)

PHY-1001 : Congestion index: top1 = 59.89, top5 = 54.36, top10 = 51.17, top15 = 48.78.
PHY-3001 : End congestion estimation;  2.843451s wall, 1.953125s user + 0.000000s system = 1.953125s CPU (68.7%)

PHY-3001 : Update density targets...
PHY-3001 : Update congestion history...
PHY-3001 : Update timing in global mode ...
TMR-2503 : Start to update net delay, extr mode = 5.
TMR-2504 : Update delay of 14923 nets completely.
TMR-2502 : Annotate delay completely, extr mode = 5.
TMR-3501 : Forward propagation: start to calculate arrival time...
TMR-3502 : Backward propagation: start to calculate required time...
TMR-3503 : Timing propagation completes.
PHY-3001 : End timing update;  0.411532s wall, 0.328125s user + 0.000000s system = 0.328125s CPU (79.7%)

PHY-3001 : :::0::: Try harder cell spreading with beta_ = 7.51515e-05
PHY-3002 : Step(236): len = 544288, overlap = 156.75
PHY-3002 : Step(237): len = 529057, overlap = 189.75
PHY-3002 : Step(238): len = 512033, overlap = 201
PHY-3002 : Step(239): len = 506287, overlap = 210.75
PHY-3002 : Step(240): len = 499820, overlap = 205.25
PHY-3002 : Step(241): len = 498065, overlap = 205.5
PHY-3002 : Step(242): len = 496792, overlap = 202
PHY-3002 : Step(243): len = 495877, overlap = 204.75
PHY-3002 : Step(244): len = 494887, overlap = 207.5
PHY-3001 : :::1::: Try harder cell spreading with beta_ = 0.000150303
PHY-3002 : Step(245): len = 508030, overlap = 192.5
PHY-3002 : Step(246): len = 517207, overlap = 188.25
PHY-3002 : Step(247): len = 520964, overlap = 186
PHY-3001 : :::2::: Try harder cell spreading with beta_ = 0.000300606
PHY-3002 : Step(248): len = 529214, overlap = 177.5
PHY-3002 : Step(249): len = 541715, overlap = 161
PHY-3002 : Step(250): len = 551041, overlap = 151.5
PHY-3002 : Step(251): len = 549450, overlap = 153.25
PHY-3002 : Step(252): len = 548966, overlap = 155.25
PHY-3001 : Legalization ...
PHY-3001 : End legalization;  0.016259s wall, 0.015625s user + 0.000000s system = 0.015625s CPU (96.1%)

PHY-3001 : Legalized: Len = 583226, Over = 0
PHY-3001 : Spreading special nets. 48 overflows in 2952 tiles.
PHY-3001 : End spreading;  0.042795s wall, 0.046875s user + 0.000000s system = 0.046875s CPU (109.5%)

PHY-3001 : 71 instances has been re-located, deltaX = 32, deltaY = 46, maxDist = 3.
PHY-3001 : Final: Len = 584512, Over = 0
OPT-1001 : Start physical optimization ...
RUN-1002 : start command "start_timer -report"
TMR-2505 : Start building timing graph for model CortexM0_SoC.
TMR-2506 : Build timing graph completely. Port num: 18, tpin num: 75806, tnet num: 14923, tinst num: 7619, tnode num: 86107, tedge num: 126548.
TMR-2508 : Levelizing timing graph completed, there are 71 levels in total.
TMR-2501 : Timing graph initialized successfully.
RUN-1003 : finish command "start_timer -report" in  1.314745s wall, 0.843750s user + 0.000000s system = 0.843750s CPU (64.2%)

RUN-1004 : used memory is 583 MB, reserved memory is 582 MB, peak memory is 613 MB
OPT-1001 : Total overflow 0.00 peak overflow 0.00
OPT-1001 : Start high-fanout net optimization ...
OPT-1001 : Update timing in global mode
PHY-1001 : Start incremental global routing, caller is place ...
RUN-1001 : Generating global routing grids ...
PHY-1001 : Generate routing nets ...
PHY-1001 : Reuse net number 2055/23373.
PHY-1001 : Global iterations in 18 thread ...
PHY-1002 : len = 814312, over cnt = 3193(9%), over = 5646, worst = 8
PHY-1002 : len = 836480, over cnt = 1942(5%), over = 2927, worst = 8
PHY-1002 : len = 856688, over cnt = 978(2%), over = 1431, worst = 6
PHY-1002 : len = 871760, over cnt = 253(0%), over = 347, worst = 4
PHY-1002 : len = 877688, over cnt = 10(0%), over = 14, worst = 2
PHY-1001 : End global iterations;  2.250966s wall, 1.406250s user + 0.031250s system = 1.437500s CPU (63.9%)

PHY-1001 : Congestion index: top1 = 58.02, top5 = 52.25, top10 = 49.12, top15 = 46.77.
PHY-1001 : End incremental global routing;  2.547050s wall, 1.656250s user + 0.031250s system = 1.687500s CPU (66.3%)

TMR-2503 : Start to update net delay, extr mode = 5.
TMR-2504 : Update delay of 14923 nets completely.
TMR-2502 : Annotate delay completely, extr mode = 5.
TMR-3001 : Initiate 0 clocks from SDC.
TMR-3004 : Map sdc constraints, there are 8 constraints in total.
TMR-3003 : Constraints initiated successfully.
TMR-3501 : Forward propagation: start to calculate arrival time...
TMR-3502 : Backward propagation: start to calculate required time...
TMR-3503 : Timing propagation completes.
OPT-1001 : End timing update;  0.470216s wall, 0.328125s user + 0.000000s system = 0.328125s CPU (69.8%)

OPT-1001 : 0 high-fanout net processed.
OPT-1001 : End high-fanout net optimization;  3.337852s wall, 2.234375s user + 0.031250s system = 2.265625s CPU (67.9%)

OPT-1001 : Current memory(MB): used = 595, reserve = 592, peak = 613.
OPT-1001 : Start path based optimization ...
OPT-1001 : Start congestion update ...
RUN-1001 : Generating global routing grids ...
PHY-1001 : Generate routing nets ...
PHY-1001 : Reuse net number 13915/23373.
PHY-1001 : Global iterations in 18 thread ...
PHY-1002 : len = 877688, over cnt = 10(0%), over = 14, worst = 2
PHY-1002 : len = 877752, over cnt = 6(0%), over = 6, worst = 1
PHY-1002 : len = 877808, over cnt = 2(0%), over = 2, worst = 1
PHY-1002 : len = 877840, over cnt = 1(0%), over = 1, worst = 1
PHY-1001 : End global iterations;  0.485021s wall, 0.234375s user + 0.000000s system = 0.234375s CPU (48.3%)

PHY-1001 : Congestion index: top1 = 58.02, top5 = 52.25, top10 = 49.12, top15 = 46.77.
OPT-1001 : End congestion update;  0.779717s wall, 0.546875s user + 0.000000s system = 0.546875s CPU (70.1%)

OPT-1001 : Update timing in Manhattan mode
TMR-2503 : Start to update net delay, extr mode = 3.
TMR-2504 : Update delay of 14923 nets completely.
TMR-2502 : Annotate delay completely, extr mode = 3.
TMR-3501 : Forward propagation: start to calculate arrival time...
TMR-3502 : Backward propagation: start to calculate required time...
TMR-3503 : Timing propagation completes.
OPT-1001 : End timing update;  0.309579s wall, 0.187500s user + 0.000000s system = 0.187500s CPU (60.6%)

OPT-0007 : Start: WNS 999045 TNS 0 NUM_FEPS 0
OPT-1001 : End path based optimization;  1.089415s wall, 0.734375s user + 0.000000s system = 0.734375s CPU (67.4%)

OPT-1001 : Current memory(MB): used = 600, reserve = 595, peak = 613.
OPT-1001 : Update timing in Manhattan mode
TMR-2503 : Start to update net delay, extr mode = 3.
TMR-2504 : Update delay of 14923 nets completely.
TMR-2502 : Annotate delay completely, extr mode = 3.
TMR-3501 : Forward propagation: start to calculate arrival time...
TMR-3502 : Backward propagation: start to calculate required time...
TMR-3503 : Timing propagation completes.
OPT-1001 : End timing update;  0.321456s wall, 0.140625s user + 0.000000s system = 0.140625s CPU (43.7%)

OPT-1001 : Start pin optimization...
OPT-1001 : skip pin optimization...
RUN-1001 : Generating global routing grids ...
PHY-1001 : Generate routing nets ...
PHY-1001 : Reuse net number 13915/23373.
PHY-1001 : Global iterations in 18 thread ...
PHY-1002 : len = 877840, over cnt = 1(0%), over = 1, worst = 1
PHY-1002 : len = 877840, over cnt = 1(0%), over = 1, worst = 1
PHY-1002 : len = 877840, over cnt = 1(0%), over = 1, worst = 1
PHY-1002 : len = 877840, over cnt = 1(0%), over = 1, worst = 1
PHY-1001 : End global iterations;  0.529137s wall, 0.265625s user + 0.000000s system = 0.265625s CPU (50.2%)

PHY-1001 : Congestion index: top1 = 58.02, top5 = 52.25, top10 = 49.12, top15 = 46.77.
OPT-1001 : Update timing in Manhattan mode
TMR-2503 : Start to update net delay, extr mode = 3.
TMR-2504 : Update delay of 14923 nets completely.
TMR-2502 : Annotate delay completely, extr mode = 3.
TMR-3501 : Forward propagation: start to calculate arrival time...
TMR-3502 : Backward propagation: start to calculate required time...
TMR-3503 : Timing propagation completes.
OPT-1001 : End timing update;  0.318366s wall, 0.156250s user + 0.000000s system = 0.156250s CPU (49.1%)

RUN-1001 : QoR Analysis:
OPT-0007 :   WNS 999045 TNS 0 NUM_FEPS 0
RUN-1001 :   No local congestion issue, and most congested 1% tile average routing util is 57.620690
RUN-1001 :   Top critical paths
OPT-1001 : End physical optimization;  7.350576s wall, 4.734375s user + 0.062500s system = 4.796875s CPU (65.3%)

RUN-1003 : finish command "place" in  31.642689s wall, 16.843750s user + 0.531250s system = 17.375000s CPU (54.9%)

RUN-1004 : used memory is 545 MB, reserved memory is 540 MB, peak memory is 613 MB
RUN-1002 : start command "export_db m0soc_place.db"
RUN-1001 : Exported /
RUN-1001 : Exported flow parameters
RUN-1001 : Exported libs
RUN-1001 : Exported entities
RUN-1001 : Exported ports
RUN-1001 : Exported pins
RUN-1001 : Exported instances
RUN-1001 : Exported nets
RUN-1001 : Exported buses
RUN-1001 : Exported models
RUN-1001 : Exported congestions
RUN-1001 : Exported violations
RUN-1001 : Exported timing constraints
RUN-1001 : Exported IO constraints
RUN-1001 : Exported Inst constraints
RUN-1003 : finish command "export_db m0soc_place.db" in  1.287197s wall, 1.390625s user + 0.000000s system = 1.390625s CPU (108.0%)

RUN-1004 : used memory is 546 MB, reserved memory is 541 MB, peak memory is 613 MB
RUN-1002 : start command "route"
RUN-1001 : Open license file D:/eg4s20/TD 5.6.2/license/Anlogic.lic
RUN-1001 : Print Global Property
RUN-1001 : ---------------------------------------------------------------
RUN-1001 :        Parameters        |  Settings  |  Default Values  |  Note  
RUN-1001 : ---------------------------------------------------------------
RUN-1001 :          message         |  standard  |     standard     |        
RUN-1001 :   mixed_pack_place_flow  |     on     |        on        |        
RUN-1001 :        qor_monitor       |    off     |       off        |        
RUN-1001 :        syn_ip_flow       |    off     |       off        |        
RUN-1001 :          thread          |    auto    |       auto       |        
RUN-1001 : ---------------------------------------------------------------
RUN-1001 : Print Route Property
RUN-1001 : -------------------------------------------------------
RUN-1001 :    Parameters    |  Settings  |  Default Values  |  Note  
RUN-1001 : -------------------------------------------------------
RUN-1001 :      effort      |   medium   |      medium      |        
RUN-1001 :     fix_hold     |    off     |       off        |        
RUN-1001 :    opt_timing    |   medium   |      medium      |        
RUN-1001 :   phy_sim_model  |    off     |       off        |        
RUN-1001 :     priority     |   timing   |      timing      |        
RUN-1001 :     swap_pin     |     on     |        on        |        
RUN-1001 : -------------------------------------------------------
PHY-1001 : Route runs in 18 thread(s)
RUN-1001 : There are total 7621 instances
RUN-1001 : 3748 mslices, 3748 lslices, 101 pads, 16 brams, 3 dsps
RUN-1001 : There are total 23373 nets
RUN-6004 WARNING: There are 57 nets with only 1 pin.
RUN-1001 : 12972 nets have 2 pins
RUN-1001 : 8860 nets have [3 - 5] pins
RUN-1001 : 872 nets have [6 - 10] pins
RUN-1001 : 336 nets have [11 - 20] pins
RUN-1001 : 212 nets have [21 - 99] pins
RUN-1001 : 64 nets have 100+ pins
RUN-1002 : start command "start_timer -report"
TMR-2505 : Start building timing graph for model CortexM0_SoC.
TMR-2506 : Build timing graph completely. Port num: 18, tpin num: 75806, tnet num: 14923, tinst num: 7619, tnode num: 86107, tedge num: 126548.
TMR-2508 : Levelizing timing graph completed, there are 71 levels in total.
TMR-2501 : Timing graph initialized successfully.
RUN-1003 : finish command "start_timer -report" in  1.188971s wall, 0.609375s user + 0.000000s system = 0.609375s CPU (51.3%)

RUN-1004 : used memory is 562 MB, reserved memory is 558 MB, peak memory is 613 MB
PHY-1001 : 3748 mslices, 3748 lslices, 101 pads, 16 brams, 3 dsps
TMR-2503 : Start to update net delay, extr mode = 3.
TMR-2504 : Update delay of 14923 nets completely.
TMR-2502 : Annotate delay completely, extr mode = 3.
TMR-3001 : Initiate 0 clocks from SDC.
TMR-3004 : Map sdc constraints, there are 8 constraints in total.
TMR-3003 : Constraints initiated successfully.
TMR-3501 : Forward propagation: start to calculate arrival time...
TMR-3502 : Backward propagation: start to calculate required time...
TMR-3503 : Timing propagation completes.
PHY-1001 : Start global routing, caller is route ...
RUN-1001 : Generating global routing grids ...
PHY-1001 : Generate routing nets ...
PHY-1001 : Global iterations in 18 thread ...
PHY-1002 : len = 801760, over cnt = 3202(9%), over = 5890, worst = 8
PHY-1002 : len = 830144, over cnt = 1805(5%), over = 2742, worst = 6
PHY-1002 : len = 855472, over cnt = 545(1%), over = 790, worst = 6
PHY-1002 : len = 867384, over cnt = 16(0%), over = 22, worst = 5
PHY-1002 : len = 867720, over cnt = 0(0%), over = 0, worst = 0
PHY-1001 : End global iterations;  2.316021s wall, 1.421875s user + 0.000000s system = 1.421875s CPU (61.4%)

PHY-1001 : Congestion index: top1 = 57.80, top5 = 52.16, top10 = 48.78, top15 = 46.31.
PHY-1001 : End global routing;  2.627421s wall, 1.671875s user + 0.000000s system = 1.671875s CPU (63.6%)

PHY-1001 : Start detail routing ...
PHY-1001 : Current memory(MB): used = 607, reserve = 604, peak = 613.
PHY-1001 : Detailed router is running in normal mode.
PHY-1001 : Generate detailed routing grids ...
PHY-1001 : Generate nets ...
PHY-5010 WARNING: Net PADDR[11] is skipped due to 0 input or output
PHY-5010 WARNING: Net PADDR[10] is skipped due to 0 input or output
PHY-5010 WARNING: Net PADDR[9] is skipped due to 0 input or output
PHY-5010 WARNING: Net PADDR[8] is skipped due to 0 input or output
PHY-5010 WARNING: Net PADDR[7] is skipped due to 0 input or output
PHY-5010 WARNING: Net PADDR[6] is skipped due to 0 input or output
PHY-5010 WARNING: Net PADDR[5] is skipped due to 0 input or output
PHY-5010 WARNING: Net PADDR[4] is skipped due to 0 input or output
PHY-5010 WARNING: Net PADDR[3] is skipped due to 0 input or output
PHY-1001 : net SWCLK_dup_1 will be routed on clock mesh
PHY-1001 : net clk_dup_7 will be routed on clock mesh
PHY-1001 : net clk_148m_vga_dup_1 will be routed on clock mesh
PHY-5010 WARNING: Net isp_out_data[15] is skipped due to 0 input or output
PHY-5010 Similar messages will be suppressed.
PHY-1001 : clock net clk_gen_inst/clk0_out will be merged with clock clk_gen_inst/clk0_buf
PHY-1001 : net sdram_top_inst/fifo_ctrl_inst/wr_fifo_data/wr_to_rd_cross_inst/secondary_clk_i will be routed on clock mesh
PHY-1001 : Current memory(MB): used = 877, reserve = 876, peak = 877.
PHY-1001 : End build detailed router design. 2.970382s wall, 1.562500s user + 0.015625s system = 1.578125s CPU (53.1%)

PHY-1001 : Detail Route ...
PHY-1001 : ===== Detail Route Phase 1 =====
PHY-1001 : Clock net routing.....
PHY-1001 : Routed 0% nets.
PHY-1022 : len = 149216, over cnt = 0(0%), over = 0, worst = 0, crit = 0
PHY-1001 : End initial clock net routed; 0.963048s wall, 0.468750s user + 0.000000s system = 0.468750s CPU (48.7%)

PHY-1001 : Current memory(MB): used = 912, reserve = 911, peak = 912.
PHY-1001 : End phase 1; 0.970277s wall, 0.484375s user + 0.000000s system = 0.484375s CPU (49.9%)

PHY-1001 : ===== Detail Route Phase 2 =====
PHY-1001 : Initial routing.....
PHY-1001 : Routed 28% nets.
PHY-1001 : Routed 33% nets.
PHY-1001 : Routed 39% nets.
PHY-1001 : Routed 48% nets.
PHY-1001 : Routed 61% nets.
PHY-1022 : len = 2.81922e+06, over cnt = 2458(0%), over = 2472, worst = 2, crit = 0
PHY-1001 : Current memory(MB): used = 924, reserve = 924, peak = 925.
PHY-1001 : End initial routed; 25.106769s wall, 12.656250s user + 0.015625s system = 12.671875s CPU (50.5%)

PHY-1001 : Update timing.....
PHY-1001 : 0/14378(0%) critical/total net(s).
RUN-1001 : ------------------------------------------
RUN-1001 :   Type   |    WNS(ns)    |  TNS(ns)  |  FEP  
RUN-1001 : ------------------------------------------
RUN-1001 :   Setup  |    998.546    |   0.000   |   0   
RUN-1001 :   Hold   |  2147483.647  |   0.000   |   0   
RUN-1001 : ------------------------------------------
PHY-1001 : End update timing; 1.932570s wall, 0.953125s user + 0.000000s system = 0.953125s CPU (49.3%)

PHY-1001 : Current memory(MB): used = 943, reserve = 943, peak = 943.
PHY-1001 : End phase 2; 27.039418s wall, 13.609375s user + 0.015625s system = 13.625000s CPU (50.4%)

PHY-1001 : ===== Detail Route Phase 3 =====
PHY-1001 : Optimize timing.....
PHY-1022 : len = 2.81922e+06, over cnt = 2458(0%), over = 2472, worst = 2, crit = 0
PHY-1001 : End optimize timing; 0.069548s wall, 0.062500s user + 0.000000s system = 0.062500s CPU (89.9%)

PHY-1001 : Ripup-reroute.....
PHY-1001 : ===== DR Iter 1 =====
PHY-1022 : len = 2.73659e+06, over cnt = 1137(0%), over = 1139, worst = 2, crit = 0
PHY-1001 : End DR Iter 1; 1.826297s wall, 2.093750s user + 0.000000s system = 2.093750s CPU (114.6%)

PHY-1001 : ===== DR Iter 2 =====
PHY-1022 : len = 2.71794e+06, over cnt = 399(0%), over = 399, worst = 1, crit = 0
PHY-1001 : End DR Iter 2; 1.006049s wall, 0.796875s user + 0.000000s system = 0.796875s CPU (79.2%)

PHY-1001 : ===== DR Iter 3 =====
PHY-1022 : len = 2.71955e+06, over cnt = 88(0%), over = 88, worst = 1, crit = 0
PHY-1001 : End DR Iter 3; 0.652176s wall, 0.312500s user + 0.000000s system = 0.312500s CPU (47.9%)

PHY-1001 : ===== DR Iter 4 =====
PHY-1022 : len = 2.72051e+06, over cnt = 26(0%), over = 26, worst = 1, crit = 0
PHY-1001 : End DR Iter 4; 0.401365s wall, 0.281250s user + 0.000000s system = 0.281250s CPU (70.1%)

PHY-1001 : ===== DR Iter 5 =====
PHY-1022 : len = 2.72102e+06, over cnt = 8(0%), over = 8, worst = 1, crit = 0
PHY-1001 : End DR Iter 5; 0.346983s wall, 0.265625s user + 0.000000s system = 0.265625s CPU (76.6%)

PHY-1001 : ===== DR Iter 6 =====
PHY-1022 : len = 2.72139e+06, over cnt = 2(0%), over = 2, worst = 1, crit = 0
PHY-1001 : End DR Iter 6; 0.349975s wall, 0.093750s user + 0.000000s system = 0.093750s CPU (26.8%)

PHY-1001 : ===== DR Iter 7 =====
PHY-1022 : len = 2.72139e+06, over cnt = 2(0%), over = 2, worst = 1, crit = 0
PHY-1001 : End DR Iter 7; 0.393519s wall, 0.218750s user + 0.015625s system = 0.234375s CPU (59.6%)

PHY-1001 : ===== DR Iter 8 =====
PHY-1022 : len = 2.72139e+06, over cnt = 2(0%), over = 2, worst = 1, crit = 0
PHY-1001 : End DR Iter 8; 0.154307s wall, 0.109375s user + 0.000000s system = 0.109375s CPU (70.9%)

PHY-1001 : ==== DR Iter 9 ====
PHY-1022 : len = 2.72139e+06, over cnt = 2(0%), over = 2, worst = 1, crit = 0
PHY-1001 : End DR Iter 9; 0.151844s wall, 0.093750s user + 0.000000s system = 0.093750s CPU (61.7%)

PHY-1001 : ==== DR Iter 10 ====
PHY-1022 : len = 2.72136e+06, over cnt = 1(0%), over = 1, worst = 1, crit = 0
PHY-1001 : End DR Iter 10; 0.190414s wall, 0.109375s user + 0.000000s system = 0.109375s CPU (57.4%)

PHY-1001 : ==== DR Iter 11 ====
PHY-1022 : len = 2.72136e+06, over cnt = 1(0%), over = 1, worst = 1, crit = 0
PHY-1001 : End DR Iter 11; 0.215805s wall, 0.109375s user + 0.000000s system = 0.109375s CPU (50.7%)

PHY-1001 : ==== DR Iter 12 ====
PHY-1022 : len = 2.72136e+06, over cnt = 1(0%), over = 1, worst = 1, crit = 0
PHY-1001 : End DR Iter 12; 0.277184s wall, 0.140625s user + 0.000000s system = 0.140625s CPU (50.7%)

PHY-1001 : ===== DR Iter 13 =====
PHY-1022 : len = 2.72137e+06, over cnt = 1(0%), over = 1, worst = 1, crit = 0
PHY-1001 : End DR Iter 13; 0.160481s wall, 0.140625s user + 0.000000s system = 0.140625s CPU (87.6%)

PHY-1001 : ==== DR Iter 14 ====
PHY-1022 : len = 2.72133e+06, over cnt = 0(0%), over = 0, worst = 0, crit = 0
PHY-1001 : End DR Iter 14; 0.147548s wall, 0.093750s user + 0.000000s system = 0.093750s CPU (63.5%)

PHY-1001 : Update timing.....
PHY-1001 : 0/14378(0%) critical/total net(s).
RUN-1001 : ------------------------------------------
RUN-1001 :   Type   |    WNS(ns)    |  TNS(ns)  |  FEP  
RUN-1001 : ------------------------------------------
RUN-1001 :   Setup  |    998.546    |   0.000   |   0   
RUN-1001 :   Hold   |  2147483.647  |   0.000   |   0   
RUN-1001 : ------------------------------------------
PHY-1001 : End update timing; 1.957303s wall, 1.312500s user + 0.000000s system = 1.312500s CPU (67.1%)

PHY-1001 : Commit to database.....
PHY-1001 : 662 feed throughs used by 365 nets
PHY-1001 : End commit to database; 2.076797s wall, 1.312500s user + 0.187500s system = 1.500000s CPU (72.2%)

PHY-1001 : Current memory(MB): used = 1038, reserve = 1042, peak = 1038.
PHY-1001 : End phase 3; 10.611701s wall, 7.718750s user + 0.203125s system = 7.921875s CPU (74.7%)

PHY-1003 : Routed, final wirelength = 2.72133e+06
PHY-1001 : Current memory(MB): used = 1043, reserve = 1047, peak = 1043.
PHY-1001 : End export database. 0.070265s wall, 0.031250s user + 0.015625s system = 0.046875s CPU (66.7%)

PHY-1001 : End detail routing;  41.962556s wall, 23.562500s user + 0.250000s system = 23.812500s CPU (56.7%)

RUN-1003 : finish command "route" in  46.340403s wall, 26.078125s user + 0.296875s system = 26.375000s CPU (56.9%)

RUN-1004 : used memory is 974 MB, reserved memory is 979 MB, peak memory is 1043 MB
RUN-1002 : start command "report_area -io_info -file m0soc_phy.area"
RUN-1001 : standard
***Report Model: CortexM0_SoC Device: EG4S20BG256***

IO Statistics
#IO                        46
  #input                    8
  #output                  36
  #inout                    2

Utilization Statistics
#lut                    14660   out of  19600   74.80%
#reg                     2703   out of  19600   13.79%
#le                     14838
  #lut only             12135   out of  14838   81.78%
  #reg only               178   out of  14838    1.20%
  #lut&reg               2525   out of  14838   17.02%
#dsp                        3   out of     29   10.34%
#bram                       8   out of     64   12.50%
  #bram9k                   8
  #fifo9k                   0
#bram32k                    8   out of     16   50.00%
#pad                       46   out of    188   24.47%
  #ireg                     5
  #oreg                    10
  #treg                     1
#pll                        1   out of      4   25.00%
#gclk                       1   out of     16    6.25%

Clock Resource Statistics
Index     ClockNet                                                                          Type               DriverType         Driver                         Fanout
#1        clk_dup_7                                                                         GCLK               io                 clk_syn_8.di                   2044
#2        sdram_top_inst/fifo_ctrl_inst/wr_fifo_data/wr_to_rd_cross_inst/secondary_clk_i    GCLK               pll                clk_gen_inst/pll_inst.clkc2    462
#3        SWCLK_dup_1                                                                       GCLK               io                 SWCLK_syn_2.di                 70
#4        clk_148m_vga_dup_1                                                                GCLK               pll                clk_gen_inst/pll_inst.clkc3    55
#5        clk_gen_inst/clk0_buf                                                             GCLK               pll                clk_gen_inst/pll_inst.clkc0    0


Detailed IO Report

      Name        Direction    Location    IOStandard    DriveStrength    PullType     PackReg   
      RSTn          INPUT        G11        LVCMOS25          N/A          PULLUP       NONE     
     SWCLK          INPUT         F9        LVCMOS25          N/A           N/A         NONE     
      clk           INPUT        K14        LVCMOS25          N/A          PULLUP       NONE     
     sd_en          INPUT         T4        LVCMOS33          N/A          PULLUP       NONE     
     sddat0         INPUT         P1        LVCMOS33          N/A          PULLUP       IREG     
     sddat1         INPUT         N1        LVCMOS33          N/A          PULLUP       IREG     
     sddat2         INPUT         R2        LVCMOS33          N/A          PULLUP       IREG     
     sddat3         INPUT         R1        LVCMOS33          N/A          PULLUP       IREG     
     LED[7]        OUTPUT         P5        LVCMOS33           8            NONE        OREG     
     LED[6]        OUTPUT         N5        LVCMOS33           8            NONE        OREG     
     LED[5]        OUTPUT         P4        LVCMOS33           8            NONE        OREG     
     LED[4]        OUTPUT         M5        LVCMOS33           8            NONE        OREG     
     LED[3]        OUTPUT         N4        LVCMOS33           8            NONE        OREG     
     LED[2]        OUTPUT         N3        LVCMOS33           8            NONE        OREG     
     LED[1]        OUTPUT         M4        LVCMOS33           8            NONE        OREG     
     LED[0]        OUTPUT         M3        LVCMOS33           8            NONE        OREG     
  clk_148m_vga     OUTPUT         H2        LVCMOS33           8            NONE        NONE     
    rgb_b[7]       OUTPUT         C1        LVCMOS33           8            NONE        NONE     
    rgb_b[6]       OUTPUT         D1        LVCMOS33           8            NONE        NONE     
    rgb_b[5]       OUTPUT         E2        LVCMOS33           8            NONE        NONE     
    rgb_b[4]       OUTPUT         G3        LVCMOS33           8            NONE        NONE     
    rgb_b[3]       OUTPUT         E1        LVCMOS33           8            NONE        NONE     
    rgb_b[2]       OUTPUT         F2        LVCMOS33           8            NONE        NONE     
    rgb_b[1]       OUTPUT         F1        LVCMOS33           8            NONE        NONE     
    rgb_b[0]       OUTPUT         G1        LVCMOS33           8            NONE        NONE     
    rgb_g[7]       OUTPUT         H5        LVCMOS33           8            NONE        NONE     
    rgb_g[6]       OUTPUT         H1        LVCMOS33           8            NONE        NONE     
    rgb_g[5]       OUTPUT         J6        LVCMOS33           8            NONE        NONE     
    rgb_g[4]       OUTPUT         H3        LVCMOS33           8            NONE        NONE     
    rgb_g[3]       OUTPUT         J1        LVCMOS33           8            NONE        NONE     
    rgb_g[2]       OUTPUT         K1        LVCMOS33           8            NONE        NONE     
    rgb_g[1]       OUTPUT         K2        LVCMOS33           8            NONE        NONE     
    rgb_g[0]       OUTPUT         L1        LVCMOS33           8            NONE        NONE     
    rgb_r[7]       OUTPUT         K6        LVCMOS33           8            NONE        NONE     
    rgb_r[6]       OUTPUT         K3        LVCMOS33           8            NONE        NONE     
    rgb_r[5]       OUTPUT         K5        LVCMOS33           8            NONE        NONE     
    rgb_r[4]       OUTPUT         L4        LVCMOS33           8            NONE        NONE     
    rgb_r[3]       OUTPUT         M1        LVCMOS33           8            NONE        NONE     
    rgb_r[2]       OUTPUT         M2        LVCMOS33           8            NONE        NONE     
    rgb_r[1]       OUTPUT         L3        LVCMOS33           8            NONE        NONE     
    rgb_r[0]       OUTPUT         L5        LVCMOS33           8            NONE        NONE     
     sdclk         OUTPUT         M9        LVCMOS33           8            NONE        OREG     
     vga_hs        OUTPUT         J3        LVCMOS33           8            NONE        NONE     
     vga_vs        OUTPUT         J4        LVCMOS33           8            NONE        NONE     
     SWDIO          INOUT        H16        LVCMOS25           8            N/A         IREG     
     sdcmd          INOUT         P2        LVCMOS33           8           PULLUP     OREG;TREG  
      dm0          OUTPUT        S14        LVCMOS25           8            NONE        NONE     
      cke          OUTPUT        S18        LVCMOS25           8            NONE        NONE     
      we_n         OUTPUT        S19        LVCMOS25           8            NONE        NONE     
     cas_n         OUTPUT        S20        LVCMOS25           8            NONE        NONE     
     ras_n         OUTPUT        S21        LVCMOS25           8            NONE        NONE     
      cs_n         OUTPUT        S22        LVCMOS25           8            NONE        NONE     
    addr[9]        OUTPUT        S23        LVCMOS25           8            NONE        NONE     
    addr[8]        OUTPUT        S24        LVCMOS25           8            NONE        NONE     
    addr[7]        OUTPUT        S25        LVCMOS25           8            NONE        NONE     
    addr[6]        OUTPUT        S26        LVCMOS25           8            NONE        NONE     
    addr[5]        OUTPUT        S27        LVCMOS25           8            NONE        NONE     
    addr[4]        OUTPUT        S28        LVCMOS25           8            NONE        NONE     
      dm2          OUTPUT        S29        LVCMOS25           8            NONE        NONE     
      dm3          OUTPUT        S61        LVCMOS25           8            NONE        NONE     
    addr[3]        OUTPUT        S64        LVCMOS25           8            NONE        NONE     
    addr[2]        OUTPUT        S65        LVCMOS25           8            NONE        NONE     
    addr[1]        OUTPUT        S66        LVCMOS25           8            NONE        NONE     
    addr[0]        OUTPUT        S67        LVCMOS25           8            NONE        NONE     
    addr[10]       OUTPUT        S68        LVCMOS25           8            NONE        NONE     
     ba[0]         OUTPUT        S69        LVCMOS25           8            NONE        NONE     
     ba[1]         OUTPUT        S70        LVCMOS25           8            NONE        NONE     
      clk          OUTPUT        S73        LVCMOS25           8            NONE        NONE     
      dm1          OUTPUT        S76        LVCMOS25           8            NONE        NONE     
     dq[0]          INOUT         S1        LVCMOS25           8           PULLUP     IREG;TREG  
     dq[6]          INOUT        S11        LVCMOS25           8           PULLUP     IREG;TREG  
     dq[7]          INOUT        S12        LVCMOS25           8           PULLUP     IREG;TREG  
     dq[1]          INOUT         S2        LVCMOS25           8           PULLUP     IREG;TREG  
     dq[23]         INOUT        S31        LVCMOS25           8           PULLUP     IREG;TREG  
     dq[22]         INOUT        S32        LVCMOS25           8           PULLUP     IREG;TREG  
     dq[21]         INOUT        S35        LVCMOS25           8           PULLUP     IREG;TREG  
     dq[20]         INOUT        S36        LVCMOS25           8           PULLUP     IREG;TREG  
     dq[19]         INOUT        S37        LVCMOS25           8           PULLUP     IREG;TREG  
     dq[18]         INOUT        S38        LVCMOS25           8           PULLUP     IREG;TREG  
     dq[17]         INOUT        S41        LVCMOS25           8           PULLUP     IREG;TREG  
     dq[16]         INOUT        S42        LVCMOS25           8           PULLUP     IREG;TREG  
     dq[31]         INOUT        S48        LVCMOS25           8           PULLUP     IREG;TREG  
     dq[30]         INOUT        S49        LVCMOS25           8           PULLUP     IREG;TREG  
     dq[2]          INOUT         S5        LVCMOS25           8           PULLUP     IREG;TREG  
     dq[29]         INOUT        S52        LVCMOS25           8           PULLUP     IREG;TREG  
     dq[28]         INOUT        S53        LVCMOS25           8           PULLUP     IREG;TREG  
     dq[27]         INOUT        S54        LVCMOS25           8           PULLUP     IREG;TREG  
     dq[26]         INOUT        S55        LVCMOS25           8           PULLUP     IREG;TREG  
     dq[25]         INOUT        S58        LVCMOS25           8           PULLUP     IREG;TREG  
     dq[24]         INOUT        S59        LVCMOS25           8           PULLUP     IREG;TREG  
     dq[3]          INOUT         S6        LVCMOS25           8           PULLUP     IREG;TREG  
     dq[4]          INOUT         S7        LVCMOS25           8           PULLUP     IREG;TREG  
     dq[8]          INOUT        S78        LVCMOS25           8           PULLUP     IREG;TREG  
     dq[9]          INOUT        S79        LVCMOS25           8           PULLUP     IREG;TREG  
     dq[5]          INOUT         S8        LVCMOS25           8           PULLUP     IREG;TREG  
     dq[10]         INOUT        S82        LVCMOS25           8           PULLUP     IREG;TREG  
     dq[11]         INOUT        S83        LVCMOS25           8           PULLUP     IREG;TREG  
     dq[12]         INOUT        S84        LVCMOS25           8           PULLUP     IREG;TREG  
     dq[13]         INOUT        S85        LVCMOS25           8           PULLUP     IREG;TREG  
     dq[14]         INOUT        S88        LVCMOS25           8           PULLUP     IREG;TREG  
     dq[15]         INOUT        S89        LVCMOS25           8           PULLUP     IREG;TREG  

Report Hierarchy Area:
+------------------------------------------------------------------------------------------------------------------------------+
|Instance                    |Module                                      |le     |lut     |ripple  |seq     |bram    |dsp     |
+------------------------------------------------------------------------------------------------------------------------------+
|top                         |CortexM0_SoC                                |14838  |14114   |546     |2719    |16      |3       |
|  ISP                       |AHBISP                                      |8205   |7901    |220     |622     |2       |0       |
|    u_5X5Window             |slidingWindow_5X5                           |7636   |7534    |76      |290     |2       |0       |
|      u_fifo_1              |fifo_buf                                    |1771   |1765    |6       |25      |0       |0       |
|      u_fifo_2              |fifo_buf                                    |1798   |1792    |6       |25      |0       |0       |
|      u_fifo_3              |fifo_buf                                    |1775   |1769    |6       |27      |0       |0       |
|      u_fifo_4              |fifo_buf                                    |47     |41      |6       |27      |2       |0       |
|    u_demosaic              |demosaic                                    |450    |260     |132     |256     |0       |0       |
|      u1_conv_mask5         |conv_mask5                                  |135    |70      |37      |79      |0       |0       |
|      u2_conv_mask5         |conv_mask5                                  |69     |34      |23      |46      |0       |0       |
|      u_conv_mask4          |conv_mask4                                  |94     |53      |33      |59      |0       |0       |
|      u_conv_mask6          |conv_mask6                                  |126    |89      |31      |59      |0       |0       |
|    u_gamma                 |gamma                                       |35     |35      |0       |18      |0       |0       |
|      u_blue_gamma_rom      |gamma_rom                                   |10     |10      |0       |9       |0       |0       |
|      u_green_gamma_rom     |gamma_rom                                   |14     |14      |0       |6       |0       |0       |
|      u_red_gamma_rom       |gamma_rom                                   |6      |6       |0       |3       |0       |0       |
|  Interconncet              |AHBlite_Interconnect                        |2      |2       |0       |0       |0       |0       |
|    Decoder                 |AHBlite_Decoder                             |2      |2       |0       |0       |0       |0       |
|  RAMCODE_Interface         |AHBlite_Block_RAM                           |12     |12      |0       |10      |0       |0       |
|  RAMDATA_Interface         |AHBlite_Block_RAM                           |52     |52      |0       |27      |0       |0       |
|  RAM_CODE                  |Block_RAM                                   |4      |4       |0       |1       |4       |0       |
|  RAM_DATA                  |Block_RAM                                   |6      |6       |0       |1       |4       |0       |
|  U_APB_GPIO                |APB_GPIO                                    |2      |2       |0       |0       |0       |0       |
|  U_APB_SDCARD_CONTROL      |APB_SDCARD_CONTROL                          |20     |20      |0       |19      |0       |0       |
|  U_sdram                   |SDRAM                                       |0      |0       |0       |0       |0       |0       |
|  ahb_to_apb                |cmsdk_ahb_to_apb                            |16     |16      |0       |15      |0       |0       |
|  clk_gen_inst              |clk_gen                                     |0      |0       |0       |0       |0       |0       |
|  sd_reader                 |sd_reader                                   |570    |457     |102     |277     |0       |0       |
|    u_sdcmd_ctrl            |sdcmd_ctrl                                  |250    |214     |34      |137     |0       |0       |
|  sdram_top_inst            |sdram_top                                   |729    |552     |103     |382     |6       |0       |
|    fifo_ctrl_inst          |fifo_ctrl                                   |378    |244     |60      |258     |6       |0       |
|      rd_fifo_data          |fifo_data                                   |139    |84      |18      |114     |2       |0       |
|        ram_inst            |ram_infer_fifo_data                         |17     |12      |0       |17      |2       |0       |
|        rd_to_wr_cross_inst |fifo_cross_domain_addr_process_al_fifo_data |42     |21      |0       |42      |0       |0       |
|        wr_to_rd_cross_inst |fifo_cross_domain_addr_process_al_fifo_data |25     |23      |0       |25      |0       |0       |
|      wr_fifo_data          |fifo_data                                   |141    |86      |18      |115     |4       |0       |
|        ram_inst            |ram_infer_fifo_data                         |19     |19      |0       |19      |4       |0       |
|        rd_to_wr_cross_inst |fifo_cross_domain_addr_process_al_fifo_data |32     |17      |0       |32      |0       |0       |
|        wr_to_rd_cross_inst |fifo_cross_domain_addr_process_al_fifo_data |35     |23      |0       |35      |0       |0       |
|    sdram_ctrl_inst         |sdram_ctrl                                  |351    |308     |43      |124     |0       |0       |
|      sdram_a_ref_inst      |sdram_a_ref                                 |48     |39      |9       |24      |0       |0       |
|      sdram_arbit_inst      |sdram_arbit                                 |85     |85      |0       |17      |0       |0       |
|      sdram_init_inst       |sdram_init                                  |45     |41      |4       |26      |0       |0       |
|      sdram_read_inst       |sdram_read                                  |95     |77      |18      |28      |0       |0       |
|      sdram_write_inst      |sdram_write                                 |78     |66      |12      |29      |0       |0       |
|  u_logic                   |cortexm0ds_logic                            |5050   |4985    |56      |1322    |0       |3       |
|  vga_ctrl_inst             |vga_ctrl                                    |149    |84      |65      |23      |0       |0       |
+------------------------------------------------------------------------------------------------------------------------------+


DataNet Average Fanout:

   Index     Fanout     Nets   
    #1          1       12925  
    #2          2       7729   
    #3          3        586   
    #4          4        545   
    #5        5-10       926   
    #6        11-50      470   
    #7       51-100      22    
    #8       101-500     44    
    #9        >500       16    
  Average     3.09             

RUN-1002 : start command "export_db m0soc_pr.db"
RUN-1001 : Exported /
RUN-1001 : Exported flow parameters
RUN-1001 : Exported libs
RUN-1001 : Exported entities
RUN-1001 : Exported ports
RUN-1001 : Exported pins
RUN-1001 : Exported instances
RUN-1001 : Exported nets
RUN-1001 : Exported buses
RUN-1001 : Exported models
RUN-1001 : Exported congestions
RUN-1001 : Exported violations
RUN-1001 : Exported timing constraints
RUN-1001 : Exported IO constraints
RUN-1001 : Exported Inst constraints
RUN-1003 : finish command "export_db m0soc_pr.db" in  1.750469s wall, 2.015625s user + 0.078125s system = 2.093750s CPU (119.6%)

RUN-1004 : used memory is 975 MB, reserved memory is 980 MB, peak memory is 1043 MB
RUN-1002 : start command "start_timer"
TMR-2505 : Start building timing graph for model CortexM0_SoC.
TMR-2506 : Build timing graph completely. Port num: 18, tpin num: 75806, tnet num: 14923, tinst num: 7619, tnode num: 86107, tedge num: 126548.
TMR-2508 : Levelizing timing graph completed, there are 71 levels in total.
TMR-2501 : Timing graph initialized successfully.
RUN-1003 : finish command "start_timer" in  1.172238s wall, 0.734375s user + 0.000000s system = 0.734375s CPU (62.6%)

RUN-1004 : used memory is 982 MB, reserved memory is 986 MB, peak memory is 1043 MB
RUN-1002 : start command "report_timing -mode FINAL -net_info -rpt_autogen true -file m0soc_phy.timing"
TMR-2503 : Start to update net delay, extr mode = 6.
TMR-2504 : Update delay of 14923 nets completely.
TMR-2502 : Annotate delay completely, extr mode = 6.
TMR-3001 : Initiate 0 clocks from SDC.
TMR-3004 : Map sdc constraints, there are 8 constraints in total.
TMR-3003 : Constraints initiated successfully.
TMR-3501 : Forward propagation: start to calculate arrival time...
TMR-3502 : Backward propagation: start to calculate required time...
TMR-3503 : Timing propagation completes.
TMR-3506 : Start to generate timing report.
TMR-1502 : Number of clock constraints = 0. Number of clock nets = 5 (5 unconstrainted).
TMR-5009 WARNING: No clock constraint on 5 clock net(s): 
		SWCLK_dup_1
		clk_148m_vga_dup_1
		clk_dup_7
		clk_gen_inst/clk0_out
		sdram_top_inst/fifo_ctrl_inst/wr_fifo_data/wr_to_rd_cross_inst/secondary_clk_i
USR-6122 CRITICAL-WARNING: No clock constraint on PLL clk_gen_inst/pll_inst
TMR-3508 : Export timing summary.
TMR-3507 : Timing report generated successfully in m0soc_phy.timing, timing summary in m0soc_phy.tsm.
RUN-1002 : start command "export_bid m0soc_inst.bid"
PRG-1000 : <!-- HMAC is: b57c87738b3a0b7ca60326dd90b77720609b4682cdfc420e1a8d0229bcedb706 -->
RUN-1002 : start command "bitgen -bit m0soc.bit"
BIT-1003 : Start to generate bitstream. 
BIT-1002 : Init instances with 18 threads.
BIT-1002 : Init instances completely, inst num: 7619
BIT-1002 : Init pips with 18 threads.
BIT-1002 : Init pips completely, net num: 23373, pip num: 178131
BIT-1002 : Init feedthrough with 18 threads.
BIT-1002 : Init feedthrough completely, num: 662
BIT-1003 : Multithreading accelaration with 18 threads.
BIT-1003 : Generate bitstream completely, there are 3142 valid insts, and 471010 bits set as '1'.
BIT-1004 : the usercode register value: 00000000101001110000000000000000
BIT-1004 : PLL setting string = 0001
BIT-1004 : Generate bits file m0soc.bit.
RUN-1003 : finish command "bitgen -bit m0soc.bit" in  25.686345s wall, 98.250000s user + 1.187500s system = 99.437500s CPU (387.1%)

RUN-1004 : used memory is 1075 MB, reserved memory is 1081 MB, peak memory is 1245 MB
RUN-1002 : start command "backup_run_log run.log ../.logs/phy_1/td_20240430_165607.log"
