#-----------------------------------------------------------
# Vivado v2022.1.1 (64-bit)
# SW Build 3557992 on Fri Jun  3 09:58:00 MDT 2022
# IP Build 3556342 on Fri Jun  3 19:31:36 MDT 2022
# Start of session at: Sun Aug  7 21:39:32 2022
# Process ID: 18312
# Current directory: D:/codeworkplace/Vivado/EdgeAccelerator/test2
# Command line: vivado.exe -gui_launcher_event rodinguilauncherevent21560 D:\codeworkplace\Vivado\EdgeAccelerator\test2\test2.xpr
# Log file: D:/codeworkplace/Vivado/EdgeAccelerator/test2/vivado.log
# Journal file: D:/codeworkplace/Vivado/EdgeAccelerator/test2\vivado.jou
# Running On: DESKTOP-FG9SUD2, OS: Windows, CPU Frequency: 3610 MHz, CPU Physical cores: 12, Host memory: 68448 MB
#-----------------------------------------------------------
start_gui
open_project D:/codeworkplace/Vivado/EdgeAccelerator/test2/test2.xpr
update_compile_order -fileset sources_1
export_ip_user_files -of_objects  [get_files D:/codeworkplace/Vivado/EdgeAccelerator/test2/test2.srcs/sources_1/new/test2.v] -no_script -reset -force -quiet
remove_files  D:/codeworkplace/Vivado/EdgeAccelerator/test2/test2.srcs/sources_1/new/test2.v
update_compile_order -fileset sources_1
export_ip_user_files -of_objects  [get_files D:/codeworkplace/Vivado/EdgeAccelerator/test2/test2.srcs/sources_1/bd/design_1/design_1.bd] -no_script -reset -force -quiet
remove_files  D:/codeworkplace/Vivado/EdgeAccelerator/test2/test2.srcs/sources_1/bd/design_1/design_1.bd
file delete -force D:/codeworkplace/Vivado/EdgeAccelerator/test2/test2.srcs/sources_1/bd/design_1
file delete -force d:/codeworkplace/Vivado/EdgeAccelerator/test2/test2.gen/sources_1/bd/design_1
add_files -fileset constrs_1 -norecurse D:/codeworkplace/Vivado/EdgeAccelerator/test2.xdc
add_files -norecurse D:/codeworkplace/Vivado/EdgeAccelerator/test2/test2.srcs/sources_1/new/test2.v
create_bd_design "test2_design"
update_compile_order -fileset sources_1
generate_target all [get_files  D:/codeworkplace/Vivado/EdgeAccelerator/test2/test2.srcs/sources_1/bd/test2_design/test2_design.bd]
export_ip_user_files -of_objects [get_files D:/codeworkplace/Vivado/EdgeAccelerator/test2/test2.srcs/sources_1/bd/test2_design/test2_design.bd] -no_script -sync -force -quiet
create_ip_run [get_files -of_objects [get_fileset sources_1] D:/codeworkplace/Vivado/EdgeAccelerator/test2/test2.srcs/sources_1/bd/test2_design/test2_design.bd]
export_simulation -of_objects [get_files D:/codeworkplace/Vivado/EdgeAccelerator/test2/test2.srcs/sources_1/bd/test2_design/test2_design.bd] -directory D:/codeworkplace/Vivado/EdgeAccelerator/test2/test2.ip_user_files/sim_scripts -ip_user_files_dir D:/codeworkplace/Vivado/EdgeAccelerator/test2/test2.ip_user_files -ipstatic_source_dir D:/codeworkplace/Vivado/EdgeAccelerator/test2/test2.ip_user_files/ipstatic -lib_map_path [list {modelsim=D:/codeworkplace/Vivado/EdgeAccelerator/test2/test2.cache/compile_simlib/modelsim} {questa=D:/codeworkplace/Vivado/EdgeAccelerator/test2/test2.cache/compile_simlib/questa} {riviera=D:/codeworkplace/Vivado/EdgeAccelerator/test2/test2.cache/compile_simlib/riviera} {activehdl=D:/codeworkplace/Vivado/EdgeAccelerator/test2/test2.cache/compile_simlib/activehdl}] -use_ip_compiled_libs -force -quiet
set_property synth_checkpoint_mode Singular [get_files  D:/codeworkplace/Vivado/EdgeAccelerator/test2/test2.srcs/sources_1/bd/test2_design/test2_design.bd]
generate_target all [get_files  D:/codeworkplace/Vivado/EdgeAccelerator/test2/test2.srcs/sources_1/bd/test2_design/test2_design.bd]
export_ip_user_files -of_objects [get_files D:/codeworkplace/Vivado/EdgeAccelerator/test2/test2.srcs/sources_1/bd/test2_design/test2_design.bd] -no_script -sync -force -quiet
create_ip_run [get_files -of_objects [get_fileset sources_1] D:/codeworkplace/Vivado/EdgeAccelerator/test2/test2.srcs/sources_1/bd/test2_design/test2_design.bd]
launch_runs test2_design_synth_1 -jobs 10
wait_on_run test2_design_synth_1
export_simulation -of_objects [get_files D:/codeworkplace/Vivado/EdgeAccelerator/test2/test2.srcs/sources_1/bd/test2_design/test2_design.bd] -directory D:/codeworkplace/Vivado/EdgeAccelerator/test2/test2.ip_user_files/sim_scripts -ip_user_files_dir D:/codeworkplace/Vivado/EdgeAccelerator/test2/test2.ip_user_files -ipstatic_source_dir D:/codeworkplace/Vivado/EdgeAccelerator/test2/test2.ip_user_files/ipstatic -lib_map_path [list {modelsim=D:/codeworkplace/Vivado/EdgeAccelerator/test2/test2.cache/compile_simlib/modelsim} {questa=D:/codeworkplace/Vivado/EdgeAccelerator/test2/test2.cache/compile_simlib/questa} {riviera=D:/codeworkplace/Vivado/EdgeAccelerator/test2/test2.cache/compile_simlib/riviera} {activehdl=D:/codeworkplace/Vivado/EdgeAccelerator/test2/test2.cache/compile_simlib/activehdl}] -use_ip_compiled_libs -force -quiet
reset_run synth_1
launch_runs synth_1 -jobs 10
wait_on_run synth_1
reset_run synth_1
launch_runs synth_1 -jobs 10
wait_on_run synth_1
launch_runs impl_1 -jobs 10
wait_on_run impl_1
delete_ip_run [get_files -of_objects [get_fileset test2_design] D:/codeworkplace/Vivado/EdgeAccelerator/test2/test2.srcs/sources_1/bd/test2_design/test2_design.bd]
set_property synth_checkpoint_mode None [get_files  D:/codeworkplace/Vivado/EdgeAccelerator/test2/test2.srcs/sources_1/bd/test2_design/test2_design.bd]
generate_target all [get_files  D:/codeworkplace/Vivado/EdgeAccelerator/test2/test2.srcs/sources_1/bd/test2_design/test2_design.bd]
export_ip_user_files -of_objects [get_files D:/codeworkplace/Vivado/EdgeAccelerator/test2/test2.srcs/sources_1/bd/test2_design/test2_design.bd] -no_script -sync -force -quiet
export_simulation -of_objects [get_files D:/codeworkplace/Vivado/EdgeAccelerator/test2/test2.srcs/sources_1/bd/test2_design/test2_design.bd] -directory D:/codeworkplace/Vivado/EdgeAccelerator/test2/test2.ip_user_files/sim_scripts -ip_user_files_dir D:/codeworkplace/Vivado/EdgeAccelerator/test2/test2.ip_user_files -ipstatic_source_dir D:/codeworkplace/Vivado/EdgeAccelerator/test2/test2.ip_user_files/ipstatic -lib_map_path [list {modelsim=D:/codeworkplace/Vivado/EdgeAccelerator/test2/test2.cache/compile_simlib/modelsim} {questa=D:/codeworkplace/Vivado/EdgeAccelerator/test2/test2.cache/compile_simlib/questa} {riviera=D:/codeworkplace/Vivado/EdgeAccelerator/test2/test2.cache/compile_simlib/riviera} {activehdl=D:/codeworkplace/Vivado/EdgeAccelerator/test2/test2.cache/compile_simlib/activehdl}] -use_ip_compiled_libs -force -quiet
synth_design -rtl -rtl_skip_mlo -name rtl_1
set_property  ip_repo_paths  {} [current_project]
update_ip_catalog
launch_simulation
source test2.tcl
refresh_design
refresh_design
refresh_design
refresh_design
reset_run synth_1
launch_runs synth_1 -jobs 10
wait_on_run synth_1
launch_runs impl_1 -jobs 10
wait_on_run impl_1
close_design
open_run impl_1
open_hw_manager
connect_hw_server -allow_non_jtag
open_hw_target
current_hw_device [get_hw_devices xc7s15_0]
refresh_hw_device -update_hw_probes false [lindex [get_hw_devices xc7s15_0] 0]
launch_runs impl_1 -to_step write_bitstream -jobs 10
wait_on_run impl_1
reset_run impl_1 -prev_step 
launch_runs impl_1 -to_step write_bitstream -jobs 10
wait_on_run impl_1
set_property PROBES.FILE {} [get_hw_devices xc7s15_0]
set_property FULL_PROBES.FILE {} [get_hw_devices xc7s15_0]
set_property PROGRAM.FILE {D:/codeworkplace/Vivado/EdgeAccelerator/test2/test2.runs/impl_1/test2.bit} [get_hw_devices xc7s15_0]
program_hw_devices [get_hw_devices xc7s15_0]
refresh_hw_device [lindex [get_hw_devices xc7s15_0] 0]
close_sim
