# //  Questa Intel FPGA Edition-64
# //  Version 2023.3 linux_x86_64 Jul 17 2023
# //
# //  Copyright 1991-2023 Mentor Graphics Corporation
# //  All Rights Reserved.
# //
# //  QuestaSim and its associated documentation contain trade
# //  secrets and commercial or financial information that are the property of
# //  Mentor Graphics Corporation and are privileged, confidential,
# //  and exempt from disclosure under the Freedom of Information Act,
# //  5 U.S.C. Section 552. Furthermore, this information
# //  is prohibited from disclosure under the Trade Secrets Act,
# //  18 U.S.C. Section 1905.
# //
ls
# router_bench_output_verilog.v
# SRC
# transcript
vlog ./SRC/router_bench_include_netlists.v -suppress 2892 -suppress 13198 -incr 
# Questa Intel FPGA Edition-64 vlog 2023.3 Compiler 2023.07 Jul 17 2023
# Start time: 21:55:44 on Jul 29,2024
# vlog -reportprogress 300 ./SRC/router_bench_include_netlists.v -suppress 2892 -suppress 13198 -incr 
# -- Compiling module DFFQ
# -- Compiling module DFF
# -- Compiling module DFFRQ
# -- Compiling module DFFR
# -- Compiling module DFFRN
# -- Compiling module DFFS
# -- Compiling module DFFSN
# -- Compiling module DFFSR
# -- Compiling module DFFSRQ
# -- Compiling module MULTI_MODE_DFFSRQ
# -- Compiling module MULTI_MODE_DFFRQ
# -- Compiling module MULTI_MODE_DFFNRQ
# -- Compiling module SDFFSR
# -- Compiling module SDFFRQ
# -- Compiling module SDFFSRQ
# -- Compiling module CFGSDFFR
# -- Compiling module CFGDSDFFR
# -- Compiling module BL_DFFRQ
# -- Compiling module WL_DFFRQ
# -- Compiling module WLR_DFFRQ
# -- Compiling module GPIO
# -- Compiling module GPIO_CFGD
# -- Compiling module GPIN
# -- Compiling module GPOUT
# -- Compiling module EMBEDDED_IO
# -- Compiling module EMBEDDED_IO_ISOLN
# -- Compiling module router_wrap
# -- Compiling module const0
# -- Compiling module const1
# -- Compiling module INVTX1
# -- Compiling module buf4
# -- Compiling module tap_buf4
# -- Compiling module TGATE
# -- Compiling module mux_2level_tapbuf_basis_input7_mem7
# -- Compiling module mux_2level_tapbuf_basis_input6_mem6
# -- Compiling module mux_2level_tapbuf_basis_input2_mem1
# -- Compiling module mux_2level_tapbuf_basis_input3_mem3
# -- Compiling module mux_2level_tapbuf_basis_input2_mem2
# -- Compiling module mux_2level_tapbuf_basis_input4_mem4
# -- Compiling module mux_2level_basis_input8_mem8
# -- Compiling module mux_2level_basis_input2_mem2
# -- Compiling module mux_1level_tapbuf_basis_input3_mem3
# -- Compiling module lut6_mux_basis_input2_mem1
# -- Compiling module mux_2level_tapbuf_size36
# -- Compiling module mux_2level_tapbuf_size30
# -- Compiling module mux_2level_tapbuf_size3
# -- Compiling module mux_2level_tapbuf_size5
# -- Compiling module mux_2level_tapbuf_size2
# -- Compiling module mux_2level_tapbuf_size4
# -- Compiling module mux_2level_tapbuf_size7
# -- Compiling module mux_2level_tapbuf_size8
# -- Compiling module mux_2level_tapbuf_size6
# -- Compiling module mux_2level_tapbuf_size9
# -- Compiling module mux_2level_tapbuf_size13
# -- Compiling module mux_2level_tapbuf_size14
# -- Compiling module mux_2level_tapbuf_size12
# -- Compiling module mux_2level_tapbuf_size10
# -- Compiling module mux_2level_size50
# -- Compiling module mux_1level_tapbuf_size2
# -- Compiling module lut6_mux
# -- Compiling module lut6
# -- Compiling module direct_interc
# -- Compiling module mux_2level_tapbuf_size36_mem
# -- Compiling module mux_2level_tapbuf_size30_mem
# -- Compiling module mux_2level_tapbuf_size3_mem
# -- Compiling module mux_2level_tapbuf_size5_mem
# -- Compiling module mux_2level_tapbuf_size2_mem
# -- Compiling module mux_2level_tapbuf_size4_mem
# -- Compiling module mux_2level_tapbuf_size7_mem
# -- Compiling module mux_2level_tapbuf_size8_mem
# -- Compiling module mux_2level_tapbuf_size6_mem
# -- Compiling module mux_2level_tapbuf_size9_mem
# -- Compiling module mux_2level_tapbuf_size13_mem
# -- Compiling module mux_2level_tapbuf_size14_mem
# -- Compiling module mux_2level_tapbuf_size12_mem
# -- Compiling module mux_2level_tapbuf_size10_mem
# -- Compiling module mux_2level_size50_mem
# -- Compiling module mux_1level_tapbuf_size2_mem
# -- Compiling module lut6_DFFR_mem
# -- Compiling module GPIO_DFFR_mem
# -- Compiling module logical_tile_io_mode_physical__iopad
# -- Compiling module logical_tile_io_mode_io_
# -- Compiling module logical_tile_clb_mode_default__fle_mode_physical__ble6_mode_default__lut6
# -- Compiling module logical_tile_clb_mode_default__fle_mode_physical__ble6_mode_default__ff
# -- Compiling module logical_tile_clb_mode_default__fle_mode_physical__ble6
# -- Compiling module logical_tile_clb_mode_default__fle
# -- Compiling module logical_tile_clb_mode_clb_
# -- Compiling module logical_tile_router_mode_router_wrap__router_wrap
# -- Compiling module logical_tile_router_mode_router_
# -- Compiling module grid_io_top
# -- Compiling module grid_io_right
# -- Compiling module grid_io_bottom
# -- Compiling module grid_io_left
# -- Compiling module grid_clb
# -- Compiling module grid_router
# -- Compiling module sb_0__0_
# -- Compiling module sb_0__1_
# -- Compiling module sb_0__3_
# -- Compiling module sb_0__4_
# -- Compiling module sb_0__14_
# -- Compiling module sb_1__0_
# -- Compiling module sb_1__1_
# -- Compiling module sb_1__3_
# -- Compiling module sb_1__4_
# -- Compiling module sb_1__14_
# -- Compiling module sb_7__7_
# -- Compiling module sb_7__8_
# -- Compiling module sb_8__7_
# -- Compiling module sb_8__8_
# -- Compiling module sb_14__0_
# -- Compiling module sb_14__1_
# -- Compiling module sb_14__3_
# -- Compiling module sb_14__4_
# -- Compiling module sb_14__14_
# -- Compiling module cbx_1__0_
# -- Compiling module cbx_1__1_
# -- Compiling module cbx_1__3_
# -- Compiling module cbx_1__4_
# -- Compiling module cbx_1__14_
# -- Compiling module cbx_8__7_
# -- Compiling module cbx_8__8_
# -- Compiling module cby_0__1_
# -- Compiling module cby_0__4_
# -- Compiling module cby_1__1_
# -- Compiling module cby_1__4_
# -- Compiling module cby_7__8_
# -- Compiling module cby_8__8_
# -- Compiling module cby_14__1_
# -- Compiling module cby_14__4_
# -- Compiling module fpga_top
# -- Compiling module router_bench
# -- Compiling module router_bench_top_formal_verification
# -- Compiling module router_bench_top_formal_verification_random_tb
# 
# Top level modules:
# 	DFFQ
# 	DFF
# 	DFFRN
# 	DFFS
# 	DFFSN
# 	DFFSR
# 	MULTI_MODE_DFFSRQ
# 	MULTI_MODE_DFFRQ
# 	MULTI_MODE_DFFNRQ
# 	SDFFSR
# 	SDFFRQ
# 	SDFFSRQ
# 	CFGSDFFR
# 	CFGDSDFFR
# 	BL_DFFRQ
# 	WL_DFFRQ
# 	WLR_DFFRQ
# 	GPIO_CFGD
# 	GPIN
# 	GPOUT
# 	EMBEDDED_IO
# 	EMBEDDED_IO_ISOLN
# 	const0
# 	router_bench_top_formal_verification_random_tb
# End time: 21:55:45 on Jul 29,2024, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0, Suppressed Errors: 2611
vsim router_bench_top_formal_verification_random_tb -voptargs=+acc -suppress 14408 -suppress 16154
# vsim router_bench_top_formal_verification_random_tb -voptargs="+acc" -suppress 14408 -suppress 16154 
# Start time: 21:56:42 on Jul 29,2024
# ** Note: (vsim-3812) Design is being optimized...
# ** Warning: (vopt-10587) Some optimizations are turned off because the +acc switch is in effect. This will cause your simulation to run slowly. Please use -access/-debug to maintain needed visibility.
# ** Note: (vsim-12126) Error and warning message counts have been restored: Errors=0, Warnings=1.
# Loading work.router_bench_top_formal_verification_random_tb(fast)
# Loading work.router_bench_top_formal_verification(fast)
# Loading work.fpga_top(fast)
# Loading work.grid_io_top(fast)
# Loading work.logical_tile_io_mode_io_(fast)
# Loading work.logical_tile_io_mode_physical__iopad(fast)
# Loading work.GPIO(fast)
# Loading work.GPIO_DFFR_mem(fast)
# Loading work.DFFR(fast)
# Loading work.direct_interc(fast)
# Loading work.grid_io_right(fast)
# Loading work.grid_io_bottom(fast)
# Loading work.grid_io_left(fast)
# Loading work.grid_clb(fast)
# Loading work.logical_tile_clb_mode_clb_(fast)
# Loading work.logical_tile_clb_mode_default__fle(fast)
# Loading work.logical_tile_clb_mode_default__fle_mode_physical__ble6(fast)
# Loading work.logical_tile_clb_mode_default__fle_mode_physical__ble6_mode_default__lut6(fast)
# Loading work.lut6(fast)
# Loading work.INVTX1(fast)
# Loading work.buf4(fast)
# Loading work.lut6_mux(fast)
# Loading work.lut6_mux_basis_input2_mem1(fast)
# Loading work.TGATE(fast)
# Loading work.lut6_DFFR_mem(fast)
# Loading work.logical_tile_clb_mode_default__fle_mode_physical__ble6_mode_default__ff(fast)
# Loading work.DFFSRQ(fast)
# Loading work.mux_1level_tapbuf_size2(fast)
# Loading work.const1(fast)
# Loading work.tap_buf4(fast)
# Loading work.mux_1level_tapbuf_basis_input3_mem3(fast)
# Loading work.mux_1level_tapbuf_size2_mem(fast)
# Loading work.mux_2level_size50(fast)
# Loading work.mux_2level_basis_input8_mem8(fast)
# Loading work.mux_2level_basis_input2_mem2(fast)
# Loading work.mux_2level_size50_mem(fast)
# Loading work.grid_router(fast)
# Loading work.logical_tile_router_mode_router_(fast)
# Loading work.logical_tile_router_mode_router_wrap__router_wrap(fast)
# Loading work.router_wrap(fast)
# Loading work.sb_0__0_(fast)
# Loading work.mux_2level_tapbuf_size3(fast)
# Loading work.mux_2level_tapbuf_basis_input2_mem1(fast)
# Loading work.mux_2level_tapbuf_size3_mem(fast)
# Loading work.mux_2level_tapbuf_size2(fast)
# Loading work.mux_2level_tapbuf_size2_mem(fast)
# Loading work.sb_0__1_(fast)
# Loading work.mux_2level_tapbuf_size5(fast)
# Loading work.mux_2level_tapbuf_basis_input3_mem3(fast)
# Loading work.mux_2level_tapbuf_basis_input2_mem2(fast)
# Loading work.mux_2level_tapbuf_size5_mem(fast)
# Loading work.mux_2level_tapbuf_size4(fast)
# Loading work.mux_2level_tapbuf_size4_mem(fast)
# Loading work.sb_0__3_(fast)
# Loading work.mux_2level_tapbuf_size6(fast)
# Loading work.mux_2level_tapbuf_size6_mem(fast)
# Loading work.sb_0__4_(fast)
# Loading work.sb_0__14_(fast)
# Loading work.sb_1__0_(fast)
# Loading work.sb_1__1_(fast)
# Loading work.mux_2level_tapbuf_size8(fast)
# Loading work.mux_2level_tapbuf_size8_mem(fast)
# Loading work.mux_2level_tapbuf_size7(fast)
# Loading work.mux_2level_tapbuf_size7_mem(fast)
# Loading work.sb_1__3_(fast)
# Loading work.mux_2level_tapbuf_size10(fast)
# Loading work.mux_2level_tapbuf_basis_input4_mem4(fast)
# Loading work.mux_2level_tapbuf_size10_mem(fast)
# Loading work.mux_2level_tapbuf_size9(fast)
# Loading work.mux_2level_tapbuf_size9_mem(fast)
# Loading work.sb_1__4_(fast)
# Loading work.sb_1__14_(fast)
# Loading work.sb_7__7_(fast)
# Loading work.mux_2level_tapbuf_size14(fast)
# Loading work.mux_2level_tapbuf_size14_mem(fast)
# Loading work.mux_2level_tapbuf_size13(fast)
# Loading work.mux_2level_tapbuf_size13_mem(fast)
# Loading work.mux_2level_tapbuf_size12(fast)
# Loading work.mux_2level_tapbuf_size12_mem(fast)
# Loading work.sb_7__8_(fast)
# Loading work.sb_8__7_(fast)
# Loading work.sb_8__8_(fast)
# Loading work.sb_14__0_(fast)
# Loading work.sb_14__1_(fast)
# Loading work.sb_14__3_(fast)
# Loading work.sb_14__4_(fast)
# Loading work.sb_14__14_(fast)
# Loading work.cbx_1__0_(fast)
# Loading work.mux_2level_tapbuf_size36(fast)
# Loading work.mux_2level_tapbuf_basis_input7_mem7(fast)
# Loading work.mux_2level_tapbuf_size36_mem(fast)
# Loading work.cbx_1__1_(fast)
# Loading work.cbx_1__3_(fast)
# Loading work.mux_2level_tapbuf_size30(fast)
# Loading work.mux_2level_tapbuf_basis_input6_mem6(fast)
# Loading work.mux_2level_tapbuf_size30_mem(fast)
# Loading work.cbx_1__4_(fast)
# Loading work.cbx_1__14_(fast)
# Loading work.cbx_8__7_(fast)
# Loading work.cbx_8__8_(fast)
# Loading work.cby_0__1_(fast)
# Loading work.cby_0__4_(fast)
# Loading work.cby_1__1_(fast)
# Loading work.cby_1__4_(fast)
# Loading work.cby_7__8_(fast)
# Loading work.cby_8__8_(fast)
# Loading work.cby_14__1_(fast)
# Loading work.cby_14__4_(fast)
# Loading work.router_bench(fast)
add wave -position insertpoint sim:/router_bench_top_formal_verification_random_tb/*
add wave -position insertpoint sim:/router_bench_top_formal_verification_random_tb/FPGA_DUT/*
add wave -position insertpoint sim:/router_bench_top_formal_verification_random_tb/REF_DUT/*
add wave -position insertpoint sim:/router_bench_top_formal_verification_random_tb/FPGA_DUT/U0_formal_verification/*
add wave -position insertpoint sim:/router_bench_top_formal_verification_random_tb/FPGA_DUT/U0_formal_verification/grid_router_8__8_/*
run -all
# Simulation start
# Simulation Succeed
# ** Note: $finish    : ./SRC/router_bench_formal_random_top_tb.v(5010)
#    Time: 20 ns  Iteration: 0  Instance: /router_bench_top_formal_verification_random_tb
# 1
# Break in Module router_bench_top_formal_verification_random_tb at ./SRC/router_bench_formal_random_top_tb.v line 5010
# Causality operation skipped due to absence of debug database file
add wave -position insertpoint sim:/router_bench_top_formal_verification_random_tb/FPGA_DUT/U0_formal_verification/grid_router_8__8_/logical_tile_router_mode_router__0/logical_tile_router_mode_router_wrap__router_wrap_0/router_wrap_0_/*
