{"sha": "40ae436b588ba796cdcdd682a2435fd4223687ba", "node_id": "MDY6Q29tbWl0MTM2NTMxMDA6NDBhZTQzNmI1ODhiYTc5NmNkY2RkNjgyYTI0MzVmZDQyMjM2ODdiYQ==", "commit": {"author": {"name": "David Edelsohn", "email": "edelsohn@mhpcc.edu", "date": "1999-03-05T21:19:46Z"}, "committer": {"name": "David Edelsohn", "email": "dje@gcc.gnu.org", "date": "1999-03-05T21:19:46Z"}, "message": "rs6000.h (ASM_OUTPUT_REG_{PUSH,POP}): Add 64-bit support and do not overwrite AIX link register save area.\n\n        * rs6000.h (ASM_OUTPUT_REG_{PUSH,POP}): Add 64-bit support and do\n        not overwrite AIX link register save area.\n\nFrom-SVN: r25608", "tree": {"sha": "b9a720cee73cd32b8557556d3d21a7b0188a8ad2", "url": "https://api.github.com/repos/Rust-GCC/gccrs/git/trees/b9a720cee73cd32b8557556d3d21a7b0188a8ad2"}, "url": "https://api.github.com/repos/Rust-GCC/gccrs/git/commits/40ae436b588ba796cdcdd682a2435fd4223687ba", "comment_count": 0, "verification": {"verified": false, "reason": "unsigned", "signature": null, "payload": null}}, "url": "https://api.github.com/repos/Rust-GCC/gccrs/commits/40ae436b588ba796cdcdd682a2435fd4223687ba", "html_url": "https://github.com/Rust-GCC/gccrs/commit/40ae436b588ba796cdcdd682a2435fd4223687ba", "comments_url": "https://api.github.com/repos/Rust-GCC/gccrs/commits/40ae436b588ba796cdcdd682a2435fd4223687ba/comments", "author": null, "committer": null, "parents": [{"sha": "7d4bdeed81155efff35f8713d203d86c5733f791", "url": "https://api.github.com/repos/Rust-GCC/gccrs/commits/7d4bdeed81155efff35f8713d203d86c5733f791", "html_url": "https://github.com/Rust-GCC/gccrs/commit/7d4bdeed81155efff35f8713d203d86c5733f791"}], "stats": {"total": 15, "additions": 13, "deletions": 2}, "files": [{"sha": "71781e260d855fece54c9d0887b0aa82a1dca39c", "filename": "gcc/ChangeLog", "status": "modified", "additions": 5, "deletions": 0, "changes": 5, "blob_url": "https://github.com/Rust-GCC/gccrs/blob/40ae436b588ba796cdcdd682a2435fd4223687ba/gcc%2FChangeLog", "raw_url": "https://github.com/Rust-GCC/gccrs/raw/40ae436b588ba796cdcdd682a2435fd4223687ba/gcc%2FChangeLog", "contents_url": "https://api.github.com/repos/Rust-GCC/gccrs/contents/gcc%2FChangeLog?ref=40ae436b588ba796cdcdd682a2435fd4223687ba", "patch": "@@ -1,3 +1,8 @@\n+Fri Mar  5 23:16:42 1999  David Edelsohn  <edelsohn@mhpcc.edu>\n+\n+\t* rs6000.h (ASM_OUTPUT_REG_{PUSH,POP}): Add 64-bit support and do\n+\tnot overwrite AIX link register save area.\n+\n Fri Mar  5 23:08:01 1999  J\"orn Rennecke <amylaar@cygnus.co.uk>\n \n \t* reload.c (find_reloads_subreg_address): Actually create the USE"}, {"sha": "f581eb8a1baf5f5e0e199aab281e50ef209bab81", "filename": "gcc/config/rs6000/rs6000.h", "status": "modified", "additions": 8, "deletions": 2, "changes": 10, "blob_url": "https://github.com/Rust-GCC/gccrs/blob/40ae436b588ba796cdcdd682a2435fd4223687ba/gcc%2Fconfig%2Frs6000%2Frs6000.h", "raw_url": "https://github.com/Rust-GCC/gccrs/raw/40ae436b588ba796cdcdd682a2435fd4223687ba/gcc%2Fconfig%2Frs6000%2Frs6000.h", "contents_url": "https://api.github.com/repos/Rust-GCC/gccrs/contents/gcc%2Fconfig%2Frs6000%2Frs6000.h?ref=40ae436b588ba796cdcdd682a2435fd4223687ba", "patch": "@@ -3095,7 +3095,10 @@ do {\t\t\t\t\t\t\t\t\t\\\n #define ASM_OUTPUT_REG_PUSH(FILE,REGNO)\t\t\t\t\t\\\n do {\t\t\t\t\t\t\t\t\t\\\n   extern char *reg_names[];\t\t\t\t\t\t\\\n-  asm_fprintf (FILE, \"\\t{stu|stwu} %s,-16(%s)\\n\\t{st|stw} %s,8(%s)\\n\",\t\\\n+  asm_fprintf (FILE,\t\t\t\t\t\t\t\\\n+\t       (TARGET_32BIT)\t\t\t\t\t\t\\\n+\t       ? \"\\t{stu|stwu} %s,-16(%s)\\n\\t{st|stw} %s,12(%s)\\n\"\t\\\n+\t       : \"\\tstdu %s,-32(%s)\\n\\tstd %s,24(%s)\\n\",\t\t\\\n \t       reg_names[1], reg_names[1], reg_names[REGNO],\t\t\\\n \t       reg_names[1]);\t\t\t\t\t\t\\\n } while (0)\n@@ -3106,7 +3109,10 @@ do {\t\t\t\t\t\t\t\t\t\\\n #define ASM_OUTPUT_REG_POP(FILE,REGNO)\t\t\t\t\t\\\n do {\t\t\t\t\t\t\t\t\t\\\n   extern char *reg_names[];\t\t\t\t\t\t\\\n-  asm_fprintf (FILE, \"\\t{l|lwz} %s,8(%s)\\n\\t{ai|addic} %s,%s,16\\n\",\t\\\n+  asm_fprintf (FILE,\t\t\t\t\t\t\t\\\n+\t       (TARGET_32BIT)\t\t\t\t\t\t\\\n+\t       ? \"\\t{l|lwz} %s,12(%s)\\n\\t{ai|addic} %s,%s,16\\n\"\t\t\\\n+\t       : \"\\tld %s,24(%s)\\n\\t{ai|addic} %s,%s,32\\n\",\t\t\\\n \t       reg_names[REGNO], reg_names[1], reg_names[1],\t\t\\\n \t       reg_names[1]);\t\t\t\t\t\t\\\n } while (0)"}]}