Copyright 1986-2023 Xilinx, Inc. All Rights Reserved.
------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2022.2.2 (lin64) Build 3788238 Tue Feb 21 19:59:23 MST 2023
| Date         : Thu Jun 13 13:42:57 2024
| Host         : tony-ubuntu running 64-bit Ubuntu 22.04.4 LTS
| Command      : report_timing_summary -max_paths 10 -report_unconstrained -file RV32I_SoC_timing_summary_routed.rpt -pb RV32I_SoC_timing_summary_routed.pb -rpx RV32I_SoC_timing_summary_routed.rpx -warn_on_violation
| Design       : RV32I_SoC
| Device       : 7z020-clg400
| Speed File   : -1  PRODUCTION 1.12 2019-11-22
------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  No
  Borrow Time for Max Delay Exceptions       :  Yes
  Merge Timing Exceptions                    :  Yes

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        


------------------------------------------------------------------------------------------------
| Report Methodology
| ------------------
------------------------------------------------------------------------------------------------

Rule       Severity          Description                                                       Violations  
---------  ----------------  ----------------------------------------------------------------  ----------  
TIMING-17  Critical Warning  Non-clocked sequential cell                                       1           
TIMING-27  Critical Warning  Invalid primary clock on hierarchical pin                         1           
CKLD-2     Warning           Clock Net has IO Driver, not a Clock Buf, and/or non-Clock loads  1           
LUTAR-1    Warning           LUT drives async reset alert                                      1           
TIMING-20  Warning           Non-clocked latch                                                 2           
LATCH-1    Advisory          Existing latches in the design                                    1           

Note: This report is based on the most recent report_methodology run and may not be up-to-date. Run report_methodology on the current design for the latest report.



check_timing report

Table of Contents
-----------------
1. checking no_clock (2049)
2. checking constant_clock (0)
3. checking pulse_width_clock (0)
4. checking unconstrained_internal_endpoints (3)
5. checking no_input_delay (1)
6. checking no_output_delay (16)
7. checking multiple_clock (0)
8. checking generated_clocks (0)
9. checking loops (0)
10. checking partial_input_delay (0)
11. checking partial_output_delay (0)
12. checking latch_loops (0)

1. checking no_clock (2049)
---------------------------
 There is 1 register/latch pin with no clock driven by root clock pin: clk_125mhz (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: iCPU/regfile_inst/x10_reg[0]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: iCPU/regfile_inst/x10_reg[10]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: iCPU/regfile_inst/x10_reg[11]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: iCPU/regfile_inst/x10_reg[12]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: iCPU/regfile_inst/x10_reg[13]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: iCPU/regfile_inst/x10_reg[14]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: iCPU/regfile_inst/x10_reg[15]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: iCPU/regfile_inst/x10_reg[16]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: iCPU/regfile_inst/x10_reg[17]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: iCPU/regfile_inst/x10_reg[18]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: iCPU/regfile_inst/x10_reg[19]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: iCPU/regfile_inst/x10_reg[1]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: iCPU/regfile_inst/x10_reg[20]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: iCPU/regfile_inst/x10_reg[21]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: iCPU/regfile_inst/x10_reg[22]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: iCPU/regfile_inst/x10_reg[23]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: iCPU/regfile_inst/x10_reg[24]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: iCPU/regfile_inst/x10_reg[25]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: iCPU/regfile_inst/x10_reg[26]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: iCPU/regfile_inst/x10_reg[27]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: iCPU/regfile_inst/x10_reg[28]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: iCPU/regfile_inst/x10_reg[29]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: iCPU/regfile_inst/x10_reg[2]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: iCPU/regfile_inst/x10_reg[30]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: iCPU/regfile_inst/x10_reg[31]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: iCPU/regfile_inst/x10_reg[3]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: iCPU/regfile_inst/x10_reg[4]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: iCPU/regfile_inst/x10_reg[5]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: iCPU/regfile_inst/x10_reg[6]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: iCPU/regfile_inst/x10_reg[7]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: iCPU/regfile_inst/x10_reg[8]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: iCPU/regfile_inst/x10_reg[9]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: iCPU/regfile_inst/x11_reg[0]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: iCPU/regfile_inst/x11_reg[10]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: iCPU/regfile_inst/x11_reg[11]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: iCPU/regfile_inst/x11_reg[12]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: iCPU/regfile_inst/x11_reg[13]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: iCPU/regfile_inst/x11_reg[14]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: iCPU/regfile_inst/x11_reg[15]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: iCPU/regfile_inst/x11_reg[16]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: iCPU/regfile_inst/x11_reg[17]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: iCPU/regfile_inst/x11_reg[18]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: iCPU/regfile_inst/x11_reg[19]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: iCPU/regfile_inst/x11_reg[1]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: iCPU/regfile_inst/x11_reg[20]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: iCPU/regfile_inst/x11_reg[21]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: iCPU/regfile_inst/x11_reg[22]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: iCPU/regfile_inst/x11_reg[23]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: iCPU/regfile_inst/x11_reg[24]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: iCPU/regfile_inst/x11_reg[25]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: iCPU/regfile_inst/x11_reg[26]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: iCPU/regfile_inst/x11_reg[27]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: iCPU/regfile_inst/x11_reg[28]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: iCPU/regfile_inst/x11_reg[29]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: iCPU/regfile_inst/x11_reg[2]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: iCPU/regfile_inst/x11_reg[30]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: iCPU/regfile_inst/x11_reg[31]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: iCPU/regfile_inst/x11_reg[3]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: iCPU/regfile_inst/x11_reg[4]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: iCPU/regfile_inst/x11_reg[5]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: iCPU/regfile_inst/x11_reg[6]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: iCPU/regfile_inst/x11_reg[7]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: iCPU/regfile_inst/x11_reg[8]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: iCPU/regfile_inst/x11_reg[9]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: iCPU/regfile_inst/x12_reg[0]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: iCPU/regfile_inst/x12_reg[10]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: iCPU/regfile_inst/x12_reg[11]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: iCPU/regfile_inst/x12_reg[12]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: iCPU/regfile_inst/x12_reg[13]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: iCPU/regfile_inst/x12_reg[14]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: iCPU/regfile_inst/x12_reg[15]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: iCPU/regfile_inst/x12_reg[16]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: iCPU/regfile_inst/x12_reg[17]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: iCPU/regfile_inst/x12_reg[18]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: iCPU/regfile_inst/x12_reg[19]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: iCPU/regfile_inst/x12_reg[1]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: iCPU/regfile_inst/x12_reg[20]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: iCPU/regfile_inst/x12_reg[21]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: iCPU/regfile_inst/x12_reg[22]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: iCPU/regfile_inst/x12_reg[23]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: iCPU/regfile_inst/x12_reg[24]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: iCPU/regfile_inst/x12_reg[25]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: iCPU/regfile_inst/x12_reg[26]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: iCPU/regfile_inst/x12_reg[27]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: iCPU/regfile_inst/x12_reg[28]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: iCPU/regfile_inst/x12_reg[29]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: iCPU/regfile_inst/x12_reg[2]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: iCPU/regfile_inst/x12_reg[30]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: iCPU/regfile_inst/x12_reg[31]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: iCPU/regfile_inst/x12_reg[3]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: iCPU/regfile_inst/x12_reg[4]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: iCPU/regfile_inst/x12_reg[5]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: iCPU/regfile_inst/x12_reg[6]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: iCPU/regfile_inst/x12_reg[7]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: iCPU/regfile_inst/x12_reg[8]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: iCPU/regfile_inst/x12_reg[9]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: iCPU/regfile_inst/x13_reg[0]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: iCPU/regfile_inst/x13_reg[10]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: iCPU/regfile_inst/x13_reg[11]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: iCPU/regfile_inst/x13_reg[12]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: iCPU/regfile_inst/x13_reg[13]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: iCPU/regfile_inst/x13_reg[14]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: iCPU/regfile_inst/x13_reg[15]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: iCPU/regfile_inst/x13_reg[16]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: iCPU/regfile_inst/x13_reg[17]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: iCPU/regfile_inst/x13_reg[18]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: iCPU/regfile_inst/x13_reg[19]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: iCPU/regfile_inst/x13_reg[1]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: iCPU/regfile_inst/x13_reg[20]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: iCPU/regfile_inst/x13_reg[21]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: iCPU/regfile_inst/x13_reg[22]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: iCPU/regfile_inst/x13_reg[23]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: iCPU/regfile_inst/x13_reg[24]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: iCPU/regfile_inst/x13_reg[25]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: iCPU/regfile_inst/x13_reg[26]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: iCPU/regfile_inst/x13_reg[27]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: iCPU/regfile_inst/x13_reg[28]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: iCPU/regfile_inst/x13_reg[29]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: iCPU/regfile_inst/x13_reg[2]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: iCPU/regfile_inst/x13_reg[30]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: iCPU/regfile_inst/x13_reg[31]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: iCPU/regfile_inst/x13_reg[3]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: iCPU/regfile_inst/x13_reg[4]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: iCPU/regfile_inst/x13_reg[5]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: iCPU/regfile_inst/x13_reg[6]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: iCPU/regfile_inst/x13_reg[7]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: iCPU/regfile_inst/x13_reg[8]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: iCPU/regfile_inst/x13_reg[9]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: iCPU/regfile_inst/x14_reg[0]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: iCPU/regfile_inst/x14_reg[10]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: iCPU/regfile_inst/x14_reg[11]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: iCPU/regfile_inst/x14_reg[12]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: iCPU/regfile_inst/x14_reg[13]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: iCPU/regfile_inst/x14_reg[14]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: iCPU/regfile_inst/x14_reg[15]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: iCPU/regfile_inst/x14_reg[16]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: iCPU/regfile_inst/x14_reg[17]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: iCPU/regfile_inst/x14_reg[18]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: iCPU/regfile_inst/x14_reg[19]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: iCPU/regfile_inst/x14_reg[1]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: iCPU/regfile_inst/x14_reg[20]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: iCPU/regfile_inst/x14_reg[21]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: iCPU/regfile_inst/x14_reg[22]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: iCPU/regfile_inst/x14_reg[23]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: iCPU/regfile_inst/x14_reg[24]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: iCPU/regfile_inst/x14_reg[25]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: iCPU/regfile_inst/x14_reg[26]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: iCPU/regfile_inst/x14_reg[27]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: iCPU/regfile_inst/x14_reg[28]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: iCPU/regfile_inst/x14_reg[29]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: iCPU/regfile_inst/x14_reg[2]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: iCPU/regfile_inst/x14_reg[30]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: iCPU/regfile_inst/x14_reg[31]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: iCPU/regfile_inst/x14_reg[3]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: iCPU/regfile_inst/x14_reg[4]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: iCPU/regfile_inst/x14_reg[5]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: iCPU/regfile_inst/x14_reg[6]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: iCPU/regfile_inst/x14_reg[7]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: iCPU/regfile_inst/x14_reg[8]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: iCPU/regfile_inst/x14_reg[9]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: iCPU/regfile_inst/x15_reg[0]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: iCPU/regfile_inst/x15_reg[10]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: iCPU/regfile_inst/x15_reg[11]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: iCPU/regfile_inst/x15_reg[12]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: iCPU/regfile_inst/x15_reg[13]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: iCPU/regfile_inst/x15_reg[14]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: iCPU/regfile_inst/x15_reg[15]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: iCPU/regfile_inst/x15_reg[16]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: iCPU/regfile_inst/x15_reg[17]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: iCPU/regfile_inst/x15_reg[18]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: iCPU/regfile_inst/x15_reg[19]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: iCPU/regfile_inst/x15_reg[1]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: iCPU/regfile_inst/x15_reg[20]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: iCPU/regfile_inst/x15_reg[21]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: iCPU/regfile_inst/x15_reg[22]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: iCPU/regfile_inst/x15_reg[23]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: iCPU/regfile_inst/x15_reg[24]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: iCPU/regfile_inst/x15_reg[25]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: iCPU/regfile_inst/x15_reg[26]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: iCPU/regfile_inst/x15_reg[27]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: iCPU/regfile_inst/x15_reg[28]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: iCPU/regfile_inst/x15_reg[29]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: iCPU/regfile_inst/x15_reg[2]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: iCPU/regfile_inst/x15_reg[30]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: iCPU/regfile_inst/x15_reg[31]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: iCPU/regfile_inst/x15_reg[3]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: iCPU/regfile_inst/x15_reg[4]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: iCPU/regfile_inst/x15_reg[5]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: iCPU/regfile_inst/x15_reg[6]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: iCPU/regfile_inst/x15_reg[7]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: iCPU/regfile_inst/x15_reg[8]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: iCPU/regfile_inst/x15_reg[9]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: iCPU/regfile_inst/x16_reg[0]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: iCPU/regfile_inst/x16_reg[10]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: iCPU/regfile_inst/x16_reg[11]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: iCPU/regfile_inst/x16_reg[12]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: iCPU/regfile_inst/x16_reg[13]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: iCPU/regfile_inst/x16_reg[14]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: iCPU/regfile_inst/x16_reg[15]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: iCPU/regfile_inst/x16_reg[16]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: iCPU/regfile_inst/x16_reg[17]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: iCPU/regfile_inst/x16_reg[18]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: iCPU/regfile_inst/x16_reg[19]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: iCPU/regfile_inst/x16_reg[1]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: iCPU/regfile_inst/x16_reg[20]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: iCPU/regfile_inst/x16_reg[21]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: iCPU/regfile_inst/x16_reg[22]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: iCPU/regfile_inst/x16_reg[23]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: iCPU/regfile_inst/x16_reg[24]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: iCPU/regfile_inst/x16_reg[25]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: iCPU/regfile_inst/x16_reg[26]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: iCPU/regfile_inst/x16_reg[27]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: iCPU/regfile_inst/x16_reg[28]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: iCPU/regfile_inst/x16_reg[29]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: iCPU/regfile_inst/x16_reg[2]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: iCPU/regfile_inst/x16_reg[30]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: iCPU/regfile_inst/x16_reg[31]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: iCPU/regfile_inst/x16_reg[3]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: iCPU/regfile_inst/x16_reg[4]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: iCPU/regfile_inst/x16_reg[5]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: iCPU/regfile_inst/x16_reg[6]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: iCPU/regfile_inst/x16_reg[7]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: iCPU/regfile_inst/x16_reg[8]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: iCPU/regfile_inst/x16_reg[9]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: iCPU/regfile_inst/x17_reg[0]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: iCPU/regfile_inst/x17_reg[10]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: iCPU/regfile_inst/x17_reg[11]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: iCPU/regfile_inst/x17_reg[12]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: iCPU/regfile_inst/x17_reg[13]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: iCPU/regfile_inst/x17_reg[14]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: iCPU/regfile_inst/x17_reg[15]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: iCPU/regfile_inst/x17_reg[16]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: iCPU/regfile_inst/x17_reg[17]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: iCPU/regfile_inst/x17_reg[18]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: iCPU/regfile_inst/x17_reg[19]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: iCPU/regfile_inst/x17_reg[1]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: iCPU/regfile_inst/x17_reg[20]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: iCPU/regfile_inst/x17_reg[21]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: iCPU/regfile_inst/x17_reg[22]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: iCPU/regfile_inst/x17_reg[23]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: iCPU/regfile_inst/x17_reg[24]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: iCPU/regfile_inst/x17_reg[25]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: iCPU/regfile_inst/x17_reg[26]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: iCPU/regfile_inst/x17_reg[27]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: iCPU/regfile_inst/x17_reg[28]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: iCPU/regfile_inst/x17_reg[29]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: iCPU/regfile_inst/x17_reg[2]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: iCPU/regfile_inst/x17_reg[30]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: iCPU/regfile_inst/x17_reg[31]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: iCPU/regfile_inst/x17_reg[3]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: iCPU/regfile_inst/x17_reg[4]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: iCPU/regfile_inst/x17_reg[5]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: iCPU/regfile_inst/x17_reg[6]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: iCPU/regfile_inst/x17_reg[7]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: iCPU/regfile_inst/x17_reg[8]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: iCPU/regfile_inst/x17_reg[9]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: iCPU/regfile_inst/x18_reg[0]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: iCPU/regfile_inst/x18_reg[10]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: iCPU/regfile_inst/x18_reg[11]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: iCPU/regfile_inst/x18_reg[12]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: iCPU/regfile_inst/x18_reg[13]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: iCPU/regfile_inst/x18_reg[14]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: iCPU/regfile_inst/x18_reg[15]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: iCPU/regfile_inst/x18_reg[16]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: iCPU/regfile_inst/x18_reg[17]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: iCPU/regfile_inst/x18_reg[18]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: iCPU/regfile_inst/x18_reg[19]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: iCPU/regfile_inst/x18_reg[1]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: iCPU/regfile_inst/x18_reg[20]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: iCPU/regfile_inst/x18_reg[21]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: iCPU/regfile_inst/x18_reg[22]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: iCPU/regfile_inst/x18_reg[23]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: iCPU/regfile_inst/x18_reg[24]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: iCPU/regfile_inst/x18_reg[25]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: iCPU/regfile_inst/x18_reg[26]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: iCPU/regfile_inst/x18_reg[27]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: iCPU/regfile_inst/x18_reg[28]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: iCPU/regfile_inst/x18_reg[29]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: iCPU/regfile_inst/x18_reg[2]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: iCPU/regfile_inst/x18_reg[30]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: iCPU/regfile_inst/x18_reg[31]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: iCPU/regfile_inst/x18_reg[3]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: iCPU/regfile_inst/x18_reg[4]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: iCPU/regfile_inst/x18_reg[5]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: iCPU/regfile_inst/x18_reg[6]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: iCPU/regfile_inst/x18_reg[7]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: iCPU/regfile_inst/x18_reg[8]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: iCPU/regfile_inst/x18_reg[9]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: iCPU/regfile_inst/x19_reg[0]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: iCPU/regfile_inst/x19_reg[10]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: iCPU/regfile_inst/x19_reg[11]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: iCPU/regfile_inst/x19_reg[12]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: iCPU/regfile_inst/x19_reg[13]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: iCPU/regfile_inst/x19_reg[14]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: iCPU/regfile_inst/x19_reg[15]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: iCPU/regfile_inst/x19_reg[16]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: iCPU/regfile_inst/x19_reg[17]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: iCPU/regfile_inst/x19_reg[18]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: iCPU/regfile_inst/x19_reg[19]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: iCPU/regfile_inst/x19_reg[1]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: iCPU/regfile_inst/x19_reg[20]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: iCPU/regfile_inst/x19_reg[21]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: iCPU/regfile_inst/x19_reg[22]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: iCPU/regfile_inst/x19_reg[23]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: iCPU/regfile_inst/x19_reg[24]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: iCPU/regfile_inst/x19_reg[25]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: iCPU/regfile_inst/x19_reg[26]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: iCPU/regfile_inst/x19_reg[27]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: iCPU/regfile_inst/x19_reg[28]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: iCPU/regfile_inst/x19_reg[29]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: iCPU/regfile_inst/x19_reg[2]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: iCPU/regfile_inst/x19_reg[30]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: iCPU/regfile_inst/x19_reg[31]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: iCPU/regfile_inst/x19_reg[3]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: iCPU/regfile_inst/x19_reg[4]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: iCPU/regfile_inst/x19_reg[5]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: iCPU/regfile_inst/x19_reg[6]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: iCPU/regfile_inst/x19_reg[7]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: iCPU/regfile_inst/x19_reg[8]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: iCPU/regfile_inst/x19_reg[9]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: iCPU/regfile_inst/x1_reg[0]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: iCPU/regfile_inst/x1_reg[10]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: iCPU/regfile_inst/x1_reg[11]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: iCPU/regfile_inst/x1_reg[12]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: iCPU/regfile_inst/x1_reg[13]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: iCPU/regfile_inst/x1_reg[14]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: iCPU/regfile_inst/x1_reg[15]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: iCPU/regfile_inst/x1_reg[16]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: iCPU/regfile_inst/x1_reg[17]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: iCPU/regfile_inst/x1_reg[18]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: iCPU/regfile_inst/x1_reg[19]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: iCPU/regfile_inst/x1_reg[1]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: iCPU/regfile_inst/x1_reg[20]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: iCPU/regfile_inst/x1_reg[21]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: iCPU/regfile_inst/x1_reg[22]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: iCPU/regfile_inst/x1_reg[23]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: iCPU/regfile_inst/x1_reg[24]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: iCPU/regfile_inst/x1_reg[25]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: iCPU/regfile_inst/x1_reg[26]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: iCPU/regfile_inst/x1_reg[27]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: iCPU/regfile_inst/x1_reg[28]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: iCPU/regfile_inst/x1_reg[29]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: iCPU/regfile_inst/x1_reg[2]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: iCPU/regfile_inst/x1_reg[30]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: iCPU/regfile_inst/x1_reg[31]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: iCPU/regfile_inst/x1_reg[3]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: iCPU/regfile_inst/x1_reg[4]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: iCPU/regfile_inst/x1_reg[5]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: iCPU/regfile_inst/x1_reg[6]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: iCPU/regfile_inst/x1_reg[7]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: iCPU/regfile_inst/x1_reg[8]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: iCPU/regfile_inst/x1_reg[9]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: iCPU/regfile_inst/x20_reg[0]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: iCPU/regfile_inst/x20_reg[10]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: iCPU/regfile_inst/x20_reg[11]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: iCPU/regfile_inst/x20_reg[12]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: iCPU/regfile_inst/x20_reg[13]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: iCPU/regfile_inst/x20_reg[14]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: iCPU/regfile_inst/x20_reg[15]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: iCPU/regfile_inst/x20_reg[16]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: iCPU/regfile_inst/x20_reg[17]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: iCPU/regfile_inst/x20_reg[18]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: iCPU/regfile_inst/x20_reg[19]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: iCPU/regfile_inst/x20_reg[1]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: iCPU/regfile_inst/x20_reg[20]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: iCPU/regfile_inst/x20_reg[21]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: iCPU/regfile_inst/x20_reg[22]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: iCPU/regfile_inst/x20_reg[23]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: iCPU/regfile_inst/x20_reg[24]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: iCPU/regfile_inst/x20_reg[25]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: iCPU/regfile_inst/x20_reg[26]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: iCPU/regfile_inst/x20_reg[27]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: iCPU/regfile_inst/x20_reg[28]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: iCPU/regfile_inst/x20_reg[29]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: iCPU/regfile_inst/x20_reg[2]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: iCPU/regfile_inst/x20_reg[30]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: iCPU/regfile_inst/x20_reg[31]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: iCPU/regfile_inst/x20_reg[3]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: iCPU/regfile_inst/x20_reg[4]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: iCPU/regfile_inst/x20_reg[5]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: iCPU/regfile_inst/x20_reg[6]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: iCPU/regfile_inst/x20_reg[7]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: iCPU/regfile_inst/x20_reg[8]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: iCPU/regfile_inst/x20_reg[9]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: iCPU/regfile_inst/x21_reg[0]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: iCPU/regfile_inst/x21_reg[10]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: iCPU/regfile_inst/x21_reg[11]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: iCPU/regfile_inst/x21_reg[12]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: iCPU/regfile_inst/x21_reg[13]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: iCPU/regfile_inst/x21_reg[14]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: iCPU/regfile_inst/x21_reg[15]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: iCPU/regfile_inst/x21_reg[16]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: iCPU/regfile_inst/x21_reg[17]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: iCPU/regfile_inst/x21_reg[18]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: iCPU/regfile_inst/x21_reg[19]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: iCPU/regfile_inst/x21_reg[1]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: iCPU/regfile_inst/x21_reg[20]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: iCPU/regfile_inst/x21_reg[21]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: iCPU/regfile_inst/x21_reg[22]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: iCPU/regfile_inst/x21_reg[23]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: iCPU/regfile_inst/x21_reg[24]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: iCPU/regfile_inst/x21_reg[25]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: iCPU/regfile_inst/x21_reg[26]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: iCPU/regfile_inst/x21_reg[27]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: iCPU/regfile_inst/x21_reg[28]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: iCPU/regfile_inst/x21_reg[29]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: iCPU/regfile_inst/x21_reg[2]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: iCPU/regfile_inst/x21_reg[30]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: iCPU/regfile_inst/x21_reg[31]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: iCPU/regfile_inst/x21_reg[3]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: iCPU/regfile_inst/x21_reg[4]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: iCPU/regfile_inst/x21_reg[5]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: iCPU/regfile_inst/x21_reg[6]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: iCPU/regfile_inst/x21_reg[7]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: iCPU/regfile_inst/x21_reg[8]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: iCPU/regfile_inst/x21_reg[9]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: iCPU/regfile_inst/x22_reg[0]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: iCPU/regfile_inst/x22_reg[10]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: iCPU/regfile_inst/x22_reg[11]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: iCPU/regfile_inst/x22_reg[12]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: iCPU/regfile_inst/x22_reg[13]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: iCPU/regfile_inst/x22_reg[14]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: iCPU/regfile_inst/x22_reg[15]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: iCPU/regfile_inst/x22_reg[16]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: iCPU/regfile_inst/x22_reg[17]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: iCPU/regfile_inst/x22_reg[18]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: iCPU/regfile_inst/x22_reg[19]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: iCPU/regfile_inst/x22_reg[1]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: iCPU/regfile_inst/x22_reg[20]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: iCPU/regfile_inst/x22_reg[21]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: iCPU/regfile_inst/x22_reg[22]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: iCPU/regfile_inst/x22_reg[23]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: iCPU/regfile_inst/x22_reg[24]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: iCPU/regfile_inst/x22_reg[25]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: iCPU/regfile_inst/x22_reg[26]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: iCPU/regfile_inst/x22_reg[27]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: iCPU/regfile_inst/x22_reg[28]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: iCPU/regfile_inst/x22_reg[29]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: iCPU/regfile_inst/x22_reg[2]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: iCPU/regfile_inst/x22_reg[30]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: iCPU/regfile_inst/x22_reg[31]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: iCPU/regfile_inst/x22_reg[3]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: iCPU/regfile_inst/x22_reg[4]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: iCPU/regfile_inst/x22_reg[5]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: iCPU/regfile_inst/x22_reg[6]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: iCPU/regfile_inst/x22_reg[7]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: iCPU/regfile_inst/x22_reg[8]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: iCPU/regfile_inst/x22_reg[9]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: iCPU/regfile_inst/x23_reg[0]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: iCPU/regfile_inst/x23_reg[10]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: iCPU/regfile_inst/x23_reg[11]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: iCPU/regfile_inst/x23_reg[12]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: iCPU/regfile_inst/x23_reg[13]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: iCPU/regfile_inst/x23_reg[14]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: iCPU/regfile_inst/x23_reg[15]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: iCPU/regfile_inst/x23_reg[16]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: iCPU/regfile_inst/x23_reg[17]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: iCPU/regfile_inst/x23_reg[18]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: iCPU/regfile_inst/x23_reg[19]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: iCPU/regfile_inst/x23_reg[1]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: iCPU/regfile_inst/x23_reg[20]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: iCPU/regfile_inst/x23_reg[21]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: iCPU/regfile_inst/x23_reg[22]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: iCPU/regfile_inst/x23_reg[23]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: iCPU/regfile_inst/x23_reg[24]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: iCPU/regfile_inst/x23_reg[25]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: iCPU/regfile_inst/x23_reg[26]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: iCPU/regfile_inst/x23_reg[27]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: iCPU/regfile_inst/x23_reg[28]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: iCPU/regfile_inst/x23_reg[29]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: iCPU/regfile_inst/x23_reg[2]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: iCPU/regfile_inst/x23_reg[30]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: iCPU/regfile_inst/x23_reg[31]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: iCPU/regfile_inst/x23_reg[3]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: iCPU/regfile_inst/x23_reg[4]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: iCPU/regfile_inst/x23_reg[5]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: iCPU/regfile_inst/x23_reg[6]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: iCPU/regfile_inst/x23_reg[7]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: iCPU/regfile_inst/x23_reg[8]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: iCPU/regfile_inst/x23_reg[9]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: iCPU/regfile_inst/x24_reg[0]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: iCPU/regfile_inst/x24_reg[10]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: iCPU/regfile_inst/x24_reg[11]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: iCPU/regfile_inst/x24_reg[12]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: iCPU/regfile_inst/x24_reg[13]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: iCPU/regfile_inst/x24_reg[14]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: iCPU/regfile_inst/x24_reg[15]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: iCPU/regfile_inst/x24_reg[16]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: iCPU/regfile_inst/x24_reg[17]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: iCPU/regfile_inst/x24_reg[18]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: iCPU/regfile_inst/x24_reg[19]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: iCPU/regfile_inst/x24_reg[1]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: iCPU/regfile_inst/x24_reg[20]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: iCPU/regfile_inst/x24_reg[21]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: iCPU/regfile_inst/x24_reg[22]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: iCPU/regfile_inst/x24_reg[23]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: iCPU/regfile_inst/x24_reg[24]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: iCPU/regfile_inst/x24_reg[25]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: iCPU/regfile_inst/x24_reg[26]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: iCPU/regfile_inst/x24_reg[27]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: iCPU/regfile_inst/x24_reg[28]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: iCPU/regfile_inst/x24_reg[29]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: iCPU/regfile_inst/x24_reg[2]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: iCPU/regfile_inst/x24_reg[30]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: iCPU/regfile_inst/x24_reg[31]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: iCPU/regfile_inst/x24_reg[3]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: iCPU/regfile_inst/x24_reg[4]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: iCPU/regfile_inst/x24_reg[5]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: iCPU/regfile_inst/x24_reg[6]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: iCPU/regfile_inst/x24_reg[7]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: iCPU/regfile_inst/x24_reg[8]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: iCPU/regfile_inst/x24_reg[9]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: iCPU/regfile_inst/x25_reg[0]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: iCPU/regfile_inst/x25_reg[10]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: iCPU/regfile_inst/x25_reg[11]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: iCPU/regfile_inst/x25_reg[12]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: iCPU/regfile_inst/x25_reg[13]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: iCPU/regfile_inst/x25_reg[14]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: iCPU/regfile_inst/x25_reg[15]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: iCPU/regfile_inst/x25_reg[16]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: iCPU/regfile_inst/x25_reg[17]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: iCPU/regfile_inst/x25_reg[18]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: iCPU/regfile_inst/x25_reg[19]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: iCPU/regfile_inst/x25_reg[1]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: iCPU/regfile_inst/x25_reg[20]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: iCPU/regfile_inst/x25_reg[21]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: iCPU/regfile_inst/x25_reg[22]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: iCPU/regfile_inst/x25_reg[23]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: iCPU/regfile_inst/x25_reg[24]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: iCPU/regfile_inst/x25_reg[25]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: iCPU/regfile_inst/x25_reg[26]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: iCPU/regfile_inst/x25_reg[27]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: iCPU/regfile_inst/x25_reg[28]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: iCPU/regfile_inst/x25_reg[29]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: iCPU/regfile_inst/x25_reg[2]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: iCPU/regfile_inst/x25_reg[30]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: iCPU/regfile_inst/x25_reg[31]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: iCPU/regfile_inst/x25_reg[3]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: iCPU/regfile_inst/x25_reg[4]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: iCPU/regfile_inst/x25_reg[5]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: iCPU/regfile_inst/x25_reg[6]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: iCPU/regfile_inst/x25_reg[7]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: iCPU/regfile_inst/x25_reg[8]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: iCPU/regfile_inst/x25_reg[9]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: iCPU/regfile_inst/x26_reg[0]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: iCPU/regfile_inst/x26_reg[10]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: iCPU/regfile_inst/x26_reg[11]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: iCPU/regfile_inst/x26_reg[12]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: iCPU/regfile_inst/x26_reg[13]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: iCPU/regfile_inst/x26_reg[14]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: iCPU/regfile_inst/x26_reg[15]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: iCPU/regfile_inst/x26_reg[16]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: iCPU/regfile_inst/x26_reg[17]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: iCPU/regfile_inst/x26_reg[18]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: iCPU/regfile_inst/x26_reg[19]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: iCPU/regfile_inst/x26_reg[1]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: iCPU/regfile_inst/x26_reg[20]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: iCPU/regfile_inst/x26_reg[21]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: iCPU/regfile_inst/x26_reg[22]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: iCPU/regfile_inst/x26_reg[23]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: iCPU/regfile_inst/x26_reg[24]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: iCPU/regfile_inst/x26_reg[25]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: iCPU/regfile_inst/x26_reg[26]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: iCPU/regfile_inst/x26_reg[27]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: iCPU/regfile_inst/x26_reg[28]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: iCPU/regfile_inst/x26_reg[29]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: iCPU/regfile_inst/x26_reg[2]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: iCPU/regfile_inst/x26_reg[30]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: iCPU/regfile_inst/x26_reg[31]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: iCPU/regfile_inst/x26_reg[3]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: iCPU/regfile_inst/x26_reg[4]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: iCPU/regfile_inst/x26_reg[5]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: iCPU/regfile_inst/x26_reg[6]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: iCPU/regfile_inst/x26_reg[7]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: iCPU/regfile_inst/x26_reg[8]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: iCPU/regfile_inst/x26_reg[9]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: iCPU/regfile_inst/x27_reg[0]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: iCPU/regfile_inst/x27_reg[10]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: iCPU/regfile_inst/x27_reg[11]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: iCPU/regfile_inst/x27_reg[12]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: iCPU/regfile_inst/x27_reg[13]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: iCPU/regfile_inst/x27_reg[14]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: iCPU/regfile_inst/x27_reg[15]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: iCPU/regfile_inst/x27_reg[16]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: iCPU/regfile_inst/x27_reg[17]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: iCPU/regfile_inst/x27_reg[18]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: iCPU/regfile_inst/x27_reg[19]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: iCPU/regfile_inst/x27_reg[1]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: iCPU/regfile_inst/x27_reg[20]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: iCPU/regfile_inst/x27_reg[21]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: iCPU/regfile_inst/x27_reg[22]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: iCPU/regfile_inst/x27_reg[23]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: iCPU/regfile_inst/x27_reg[24]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: iCPU/regfile_inst/x27_reg[25]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: iCPU/regfile_inst/x27_reg[26]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: iCPU/regfile_inst/x27_reg[27]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: iCPU/regfile_inst/x27_reg[28]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: iCPU/regfile_inst/x27_reg[29]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: iCPU/regfile_inst/x27_reg[2]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: iCPU/regfile_inst/x27_reg[30]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: iCPU/regfile_inst/x27_reg[31]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: iCPU/regfile_inst/x27_reg[3]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: iCPU/regfile_inst/x27_reg[4]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: iCPU/regfile_inst/x27_reg[5]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: iCPU/regfile_inst/x27_reg[6]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: iCPU/regfile_inst/x27_reg[7]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: iCPU/regfile_inst/x27_reg[8]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: iCPU/regfile_inst/x27_reg[9]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: iCPU/regfile_inst/x28_reg[0]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: iCPU/regfile_inst/x28_reg[10]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: iCPU/regfile_inst/x28_reg[11]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: iCPU/regfile_inst/x28_reg[12]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: iCPU/regfile_inst/x28_reg[13]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: iCPU/regfile_inst/x28_reg[14]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: iCPU/regfile_inst/x28_reg[15]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: iCPU/regfile_inst/x28_reg[16]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: iCPU/regfile_inst/x28_reg[17]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: iCPU/regfile_inst/x28_reg[18]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: iCPU/regfile_inst/x28_reg[19]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: iCPU/regfile_inst/x28_reg[1]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: iCPU/regfile_inst/x28_reg[20]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: iCPU/regfile_inst/x28_reg[21]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: iCPU/regfile_inst/x28_reg[22]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: iCPU/regfile_inst/x28_reg[23]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: iCPU/regfile_inst/x28_reg[24]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: iCPU/regfile_inst/x28_reg[25]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: iCPU/regfile_inst/x28_reg[26]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: iCPU/regfile_inst/x28_reg[27]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: iCPU/regfile_inst/x28_reg[28]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: iCPU/regfile_inst/x28_reg[29]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: iCPU/regfile_inst/x28_reg[2]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: iCPU/regfile_inst/x28_reg[30]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: iCPU/regfile_inst/x28_reg[31]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: iCPU/regfile_inst/x28_reg[3]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: iCPU/regfile_inst/x28_reg[4]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: iCPU/regfile_inst/x28_reg[5]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: iCPU/regfile_inst/x28_reg[6]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: iCPU/regfile_inst/x28_reg[7]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: iCPU/regfile_inst/x28_reg[8]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: iCPU/regfile_inst/x28_reg[9]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: iCPU/regfile_inst/x29_reg[0]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: iCPU/regfile_inst/x29_reg[10]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: iCPU/regfile_inst/x29_reg[11]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: iCPU/regfile_inst/x29_reg[12]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: iCPU/regfile_inst/x29_reg[13]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: iCPU/regfile_inst/x29_reg[14]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: iCPU/regfile_inst/x29_reg[15]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: iCPU/regfile_inst/x29_reg[16]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: iCPU/regfile_inst/x29_reg[17]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: iCPU/regfile_inst/x29_reg[18]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: iCPU/regfile_inst/x29_reg[19]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: iCPU/regfile_inst/x29_reg[1]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: iCPU/regfile_inst/x29_reg[20]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: iCPU/regfile_inst/x29_reg[21]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: iCPU/regfile_inst/x29_reg[22]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: iCPU/regfile_inst/x29_reg[23]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: iCPU/regfile_inst/x29_reg[24]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: iCPU/regfile_inst/x29_reg[25]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: iCPU/regfile_inst/x29_reg[26]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: iCPU/regfile_inst/x29_reg[27]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: iCPU/regfile_inst/x29_reg[28]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: iCPU/regfile_inst/x29_reg[29]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: iCPU/regfile_inst/x29_reg[2]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: iCPU/regfile_inst/x29_reg[30]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: iCPU/regfile_inst/x29_reg[31]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: iCPU/regfile_inst/x29_reg[3]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: iCPU/regfile_inst/x29_reg[4]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: iCPU/regfile_inst/x29_reg[5]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: iCPU/regfile_inst/x29_reg[6]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: iCPU/regfile_inst/x29_reg[7]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: iCPU/regfile_inst/x29_reg[8]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: iCPU/regfile_inst/x29_reg[9]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: iCPU/regfile_inst/x2_reg[0]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: iCPU/regfile_inst/x2_reg[10]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: iCPU/regfile_inst/x2_reg[11]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: iCPU/regfile_inst/x2_reg[12]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: iCPU/regfile_inst/x2_reg[13]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: iCPU/regfile_inst/x2_reg[14]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: iCPU/regfile_inst/x2_reg[15]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: iCPU/regfile_inst/x2_reg[16]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: iCPU/regfile_inst/x2_reg[17]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: iCPU/regfile_inst/x2_reg[18]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: iCPU/regfile_inst/x2_reg[19]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: iCPU/regfile_inst/x2_reg[1]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: iCPU/regfile_inst/x2_reg[20]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: iCPU/regfile_inst/x2_reg[21]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: iCPU/regfile_inst/x2_reg[22]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: iCPU/regfile_inst/x2_reg[23]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: iCPU/regfile_inst/x2_reg[24]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: iCPU/regfile_inst/x2_reg[25]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: iCPU/regfile_inst/x2_reg[26]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: iCPU/regfile_inst/x2_reg[27]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: iCPU/regfile_inst/x2_reg[28]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: iCPU/regfile_inst/x2_reg[29]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: iCPU/regfile_inst/x2_reg[2]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: iCPU/regfile_inst/x2_reg[30]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: iCPU/regfile_inst/x2_reg[31]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: iCPU/regfile_inst/x2_reg[3]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: iCPU/regfile_inst/x2_reg[4]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: iCPU/regfile_inst/x2_reg[5]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: iCPU/regfile_inst/x2_reg[6]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: iCPU/regfile_inst/x2_reg[7]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: iCPU/regfile_inst/x2_reg[8]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: iCPU/regfile_inst/x2_reg[9]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: iCPU/regfile_inst/x30_reg[0]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: iCPU/regfile_inst/x30_reg[10]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: iCPU/regfile_inst/x30_reg[11]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: iCPU/regfile_inst/x30_reg[12]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: iCPU/regfile_inst/x30_reg[13]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: iCPU/regfile_inst/x30_reg[14]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: iCPU/regfile_inst/x30_reg[15]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: iCPU/regfile_inst/x30_reg[16]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: iCPU/regfile_inst/x30_reg[17]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: iCPU/regfile_inst/x30_reg[18]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: iCPU/regfile_inst/x30_reg[19]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: iCPU/regfile_inst/x30_reg[1]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: iCPU/regfile_inst/x30_reg[20]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: iCPU/regfile_inst/x30_reg[21]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: iCPU/regfile_inst/x30_reg[22]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: iCPU/regfile_inst/x30_reg[23]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: iCPU/regfile_inst/x30_reg[24]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: iCPU/regfile_inst/x30_reg[25]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: iCPU/regfile_inst/x30_reg[26]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: iCPU/regfile_inst/x30_reg[27]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: iCPU/regfile_inst/x30_reg[28]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: iCPU/regfile_inst/x30_reg[29]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: iCPU/regfile_inst/x30_reg[2]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: iCPU/regfile_inst/x30_reg[30]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: iCPU/regfile_inst/x30_reg[31]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: iCPU/regfile_inst/x30_reg[3]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: iCPU/regfile_inst/x30_reg[4]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: iCPU/regfile_inst/x30_reg[5]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: iCPU/regfile_inst/x30_reg[6]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: iCPU/regfile_inst/x30_reg[7]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: iCPU/regfile_inst/x30_reg[8]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: iCPU/regfile_inst/x30_reg[9]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: iCPU/regfile_inst/x31_reg[0]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: iCPU/regfile_inst/x31_reg[10]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: iCPU/regfile_inst/x31_reg[11]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: iCPU/regfile_inst/x31_reg[12]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: iCPU/regfile_inst/x31_reg[13]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: iCPU/regfile_inst/x31_reg[14]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: iCPU/regfile_inst/x31_reg[15]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: iCPU/regfile_inst/x31_reg[16]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: iCPU/regfile_inst/x31_reg[17]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: iCPU/regfile_inst/x31_reg[18]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: iCPU/regfile_inst/x31_reg[19]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: iCPU/regfile_inst/x31_reg[1]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: iCPU/regfile_inst/x31_reg[20]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: iCPU/regfile_inst/x31_reg[21]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: iCPU/regfile_inst/x31_reg[22]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: iCPU/regfile_inst/x31_reg[23]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: iCPU/regfile_inst/x31_reg[24]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: iCPU/regfile_inst/x31_reg[25]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: iCPU/regfile_inst/x31_reg[26]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: iCPU/regfile_inst/x31_reg[27]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: iCPU/regfile_inst/x31_reg[28]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: iCPU/regfile_inst/x31_reg[29]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: iCPU/regfile_inst/x31_reg[2]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: iCPU/regfile_inst/x31_reg[30]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: iCPU/regfile_inst/x31_reg[31]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: iCPU/regfile_inst/x31_reg[3]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: iCPU/regfile_inst/x31_reg[4]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: iCPU/regfile_inst/x31_reg[5]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: iCPU/regfile_inst/x31_reg[6]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: iCPU/regfile_inst/x31_reg[7]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: iCPU/regfile_inst/x31_reg[8]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: iCPU/regfile_inst/x31_reg[9]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: iCPU/regfile_inst/x3_reg[0]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: iCPU/regfile_inst/x3_reg[10]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: iCPU/regfile_inst/x3_reg[11]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: iCPU/regfile_inst/x3_reg[12]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: iCPU/regfile_inst/x3_reg[13]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: iCPU/regfile_inst/x3_reg[14]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: iCPU/regfile_inst/x3_reg[15]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: iCPU/regfile_inst/x3_reg[16]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: iCPU/regfile_inst/x3_reg[17]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: iCPU/regfile_inst/x3_reg[18]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: iCPU/regfile_inst/x3_reg[19]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: iCPU/regfile_inst/x3_reg[1]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: iCPU/regfile_inst/x3_reg[20]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: iCPU/regfile_inst/x3_reg[21]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: iCPU/regfile_inst/x3_reg[22]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: iCPU/regfile_inst/x3_reg[23]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: iCPU/regfile_inst/x3_reg[24]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: iCPU/regfile_inst/x3_reg[25]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: iCPU/regfile_inst/x3_reg[26]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: iCPU/regfile_inst/x3_reg[27]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: iCPU/regfile_inst/x3_reg[28]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: iCPU/regfile_inst/x3_reg[29]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: iCPU/regfile_inst/x3_reg[2]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: iCPU/regfile_inst/x3_reg[30]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: iCPU/regfile_inst/x3_reg[31]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: iCPU/regfile_inst/x3_reg[3]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: iCPU/regfile_inst/x3_reg[4]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: iCPU/regfile_inst/x3_reg[5]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: iCPU/regfile_inst/x3_reg[6]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: iCPU/regfile_inst/x3_reg[7]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: iCPU/regfile_inst/x3_reg[8]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: iCPU/regfile_inst/x3_reg[9]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: iCPU/regfile_inst/x4_reg[0]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: iCPU/regfile_inst/x4_reg[10]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: iCPU/regfile_inst/x4_reg[11]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: iCPU/regfile_inst/x4_reg[12]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: iCPU/regfile_inst/x4_reg[13]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: iCPU/regfile_inst/x4_reg[14]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: iCPU/regfile_inst/x4_reg[15]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: iCPU/regfile_inst/x4_reg[16]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: iCPU/regfile_inst/x4_reg[17]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: iCPU/regfile_inst/x4_reg[18]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: iCPU/regfile_inst/x4_reg[19]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: iCPU/regfile_inst/x4_reg[1]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: iCPU/regfile_inst/x4_reg[20]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: iCPU/regfile_inst/x4_reg[21]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: iCPU/regfile_inst/x4_reg[22]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: iCPU/regfile_inst/x4_reg[23]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: iCPU/regfile_inst/x4_reg[24]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: iCPU/regfile_inst/x4_reg[25]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: iCPU/regfile_inst/x4_reg[26]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: iCPU/regfile_inst/x4_reg[27]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: iCPU/regfile_inst/x4_reg[28]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: iCPU/regfile_inst/x4_reg[29]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: iCPU/regfile_inst/x4_reg[2]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: iCPU/regfile_inst/x4_reg[30]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: iCPU/regfile_inst/x4_reg[31]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: iCPU/regfile_inst/x4_reg[3]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: iCPU/regfile_inst/x4_reg[4]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: iCPU/regfile_inst/x4_reg[5]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: iCPU/regfile_inst/x4_reg[6]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: iCPU/regfile_inst/x4_reg[7]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: iCPU/regfile_inst/x4_reg[8]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: iCPU/regfile_inst/x4_reg[9]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: iCPU/regfile_inst/x5_reg[0]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: iCPU/regfile_inst/x5_reg[10]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: iCPU/regfile_inst/x5_reg[11]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: iCPU/regfile_inst/x5_reg[12]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: iCPU/regfile_inst/x5_reg[13]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: iCPU/regfile_inst/x5_reg[14]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: iCPU/regfile_inst/x5_reg[15]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: iCPU/regfile_inst/x5_reg[16]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: iCPU/regfile_inst/x5_reg[17]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: iCPU/regfile_inst/x5_reg[18]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: iCPU/regfile_inst/x5_reg[19]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: iCPU/regfile_inst/x5_reg[1]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: iCPU/regfile_inst/x5_reg[20]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: iCPU/regfile_inst/x5_reg[21]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: iCPU/regfile_inst/x5_reg[22]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: iCPU/regfile_inst/x5_reg[23]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: iCPU/regfile_inst/x5_reg[24]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: iCPU/regfile_inst/x5_reg[25]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: iCPU/regfile_inst/x5_reg[26]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: iCPU/regfile_inst/x5_reg[27]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: iCPU/regfile_inst/x5_reg[28]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: iCPU/regfile_inst/x5_reg[29]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: iCPU/regfile_inst/x5_reg[2]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: iCPU/regfile_inst/x5_reg[30]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: iCPU/regfile_inst/x5_reg[31]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: iCPU/regfile_inst/x5_reg[3]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: iCPU/regfile_inst/x5_reg[4]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: iCPU/regfile_inst/x5_reg[5]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: iCPU/regfile_inst/x5_reg[6]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: iCPU/regfile_inst/x5_reg[7]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: iCPU/regfile_inst/x5_reg[8]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: iCPU/regfile_inst/x5_reg[9]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: iCPU/regfile_inst/x6_reg[0]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: iCPU/regfile_inst/x6_reg[10]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: iCPU/regfile_inst/x6_reg[11]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: iCPU/regfile_inst/x6_reg[12]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: iCPU/regfile_inst/x6_reg[13]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: iCPU/regfile_inst/x6_reg[14]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: iCPU/regfile_inst/x6_reg[15]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: iCPU/regfile_inst/x6_reg[16]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: iCPU/regfile_inst/x6_reg[17]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: iCPU/regfile_inst/x6_reg[18]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: iCPU/regfile_inst/x6_reg[19]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: iCPU/regfile_inst/x6_reg[1]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: iCPU/regfile_inst/x6_reg[20]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: iCPU/regfile_inst/x6_reg[21]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: iCPU/regfile_inst/x6_reg[22]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: iCPU/regfile_inst/x6_reg[23]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: iCPU/regfile_inst/x6_reg[24]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: iCPU/regfile_inst/x6_reg[25]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: iCPU/regfile_inst/x6_reg[26]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: iCPU/regfile_inst/x6_reg[27]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: iCPU/regfile_inst/x6_reg[28]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: iCPU/regfile_inst/x6_reg[29]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: iCPU/regfile_inst/x6_reg[2]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: iCPU/regfile_inst/x6_reg[30]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: iCPU/regfile_inst/x6_reg[31]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: iCPU/regfile_inst/x6_reg[3]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: iCPU/regfile_inst/x6_reg[4]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: iCPU/regfile_inst/x6_reg[5]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: iCPU/regfile_inst/x6_reg[6]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: iCPU/regfile_inst/x6_reg[7]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: iCPU/regfile_inst/x6_reg[8]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: iCPU/regfile_inst/x6_reg[9]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: iCPU/regfile_inst/x7_reg[0]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: iCPU/regfile_inst/x7_reg[10]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: iCPU/regfile_inst/x7_reg[11]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: iCPU/regfile_inst/x7_reg[12]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: iCPU/regfile_inst/x7_reg[13]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: iCPU/regfile_inst/x7_reg[14]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: iCPU/regfile_inst/x7_reg[15]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: iCPU/regfile_inst/x7_reg[16]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: iCPU/regfile_inst/x7_reg[17]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: iCPU/regfile_inst/x7_reg[18]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: iCPU/regfile_inst/x7_reg[19]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: iCPU/regfile_inst/x7_reg[1]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: iCPU/regfile_inst/x7_reg[20]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: iCPU/regfile_inst/x7_reg[21]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: iCPU/regfile_inst/x7_reg[22]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: iCPU/regfile_inst/x7_reg[23]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: iCPU/regfile_inst/x7_reg[24]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: iCPU/regfile_inst/x7_reg[25]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: iCPU/regfile_inst/x7_reg[26]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: iCPU/regfile_inst/x7_reg[27]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: iCPU/regfile_inst/x7_reg[28]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: iCPU/regfile_inst/x7_reg[29]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: iCPU/regfile_inst/x7_reg[2]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: iCPU/regfile_inst/x7_reg[30]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: iCPU/regfile_inst/x7_reg[31]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: iCPU/regfile_inst/x7_reg[3]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: iCPU/regfile_inst/x7_reg[4]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: iCPU/regfile_inst/x7_reg[5]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: iCPU/regfile_inst/x7_reg[6]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: iCPU/regfile_inst/x7_reg[7]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: iCPU/regfile_inst/x7_reg[8]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: iCPU/regfile_inst/x7_reg[9]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: iCPU/regfile_inst/x8_reg[0]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: iCPU/regfile_inst/x8_reg[10]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: iCPU/regfile_inst/x8_reg[11]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: iCPU/regfile_inst/x8_reg[12]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: iCPU/regfile_inst/x8_reg[13]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: iCPU/regfile_inst/x8_reg[14]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: iCPU/regfile_inst/x8_reg[15]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: iCPU/regfile_inst/x8_reg[16]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: iCPU/regfile_inst/x8_reg[17]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: iCPU/regfile_inst/x8_reg[18]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: iCPU/regfile_inst/x8_reg[19]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: iCPU/regfile_inst/x8_reg[1]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: iCPU/regfile_inst/x8_reg[20]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: iCPU/regfile_inst/x8_reg[21]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: iCPU/regfile_inst/x8_reg[22]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: iCPU/regfile_inst/x8_reg[23]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: iCPU/regfile_inst/x8_reg[24]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: iCPU/regfile_inst/x8_reg[25]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: iCPU/regfile_inst/x8_reg[26]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: iCPU/regfile_inst/x8_reg[27]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: iCPU/regfile_inst/x8_reg[28]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: iCPU/regfile_inst/x8_reg[29]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: iCPU/regfile_inst/x8_reg[2]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: iCPU/regfile_inst/x8_reg[30]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: iCPU/regfile_inst/x8_reg[31]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: iCPU/regfile_inst/x8_reg[3]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: iCPU/regfile_inst/x8_reg[4]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: iCPU/regfile_inst/x8_reg[5]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: iCPU/regfile_inst/x8_reg[6]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: iCPU/regfile_inst/x8_reg[7]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: iCPU/regfile_inst/x8_reg[8]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: iCPU/regfile_inst/x8_reg[9]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: iCPU/regfile_inst/x9_reg[0]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: iCPU/regfile_inst/x9_reg[10]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: iCPU/regfile_inst/x9_reg[11]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: iCPU/regfile_inst/x9_reg[12]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: iCPU/regfile_inst/x9_reg[13]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: iCPU/regfile_inst/x9_reg[14]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: iCPU/regfile_inst/x9_reg[15]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: iCPU/regfile_inst/x9_reg[16]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: iCPU/regfile_inst/x9_reg[17]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: iCPU/regfile_inst/x9_reg[18]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: iCPU/regfile_inst/x9_reg[19]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: iCPU/regfile_inst/x9_reg[1]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: iCPU/regfile_inst/x9_reg[20]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: iCPU/regfile_inst/x9_reg[21]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: iCPU/regfile_inst/x9_reg[22]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: iCPU/regfile_inst/x9_reg[23]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: iCPU/regfile_inst/x9_reg[24]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: iCPU/regfile_inst/x9_reg[25]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: iCPU/regfile_inst/x9_reg[26]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: iCPU/regfile_inst/x9_reg[27]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: iCPU/regfile_inst/x9_reg[28]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: iCPU/regfile_inst/x9_reg[29]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: iCPU/regfile_inst/x9_reg[2]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: iCPU/regfile_inst/x9_reg[30]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: iCPU/regfile_inst/x9_reg[31]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: iCPU/regfile_inst/x9_reg[3]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: iCPU/regfile_inst/x9_reg[4]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: iCPU/regfile_inst/x9_reg[5]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: iCPU/regfile_inst/x9_reg[6]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: iCPU/regfile_inst/x9_reg[7]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: iCPU/regfile_inst/x9_reg[8]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: iCPU/regfile_inst/x9_reg[9]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: iMEM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/DOADO[0] (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: iMEM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/DOADO[10] (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: iMEM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/DOADO[11] (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: iMEM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/DOADO[12] (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: iMEM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/DOADO[13] (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: iMEM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/DOADO[14] (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: iMEM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/DOADO[15] (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: iMEM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/DOADO[1] (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: iMEM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/DOADO[2] (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: iMEM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/DOADO[3] (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: iMEM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/DOADO[4] (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: iMEM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/DOADO[5] (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: iMEM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/DOADO[6] (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: iMEM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/DOADO[7] (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: iMEM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/DOADO[8] (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: iMEM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/DOADO[9] (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: iMEM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/DOADO[0] (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: iMEM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/DOADO[10] (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: iMEM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/DOADO[11] (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: iMEM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/DOADO[12] (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: iMEM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/DOADO[13] (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: iMEM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/DOADO[14] (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: iMEM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/DOADO[15] (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: iMEM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/DOADO[1] (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: iMEM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/DOADO[2] (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: iMEM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/DOADO[3] (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: iMEM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/DOADO[4] (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: iMEM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/DOADO[5] (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: iMEM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/DOADO[6] (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: iMEM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/DOADO[7] (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: iMEM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/DOADO[8] (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: iMEM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/DOADO[9] (HIGH)


2. checking constant_clock (0)
------------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock (0)
---------------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints (3)
------------------------------------------------
 There are 3 pins that are not constrained for maximum delay. (HIGH)

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay (1)
------------------------------
 There is 1 input port with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay (16)
--------------------------------
 There are 16 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock (0)
------------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks (0)
--------------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops (0)
---------------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay (0)
------------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay (0)
-------------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops (0)
----------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
      9.060        0.000                      0                 2195        0.178        0.000                      0                 2195        2.000        0.000                       0                  1083  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock                 Waveform(ns)         Period(ns)      Frequency(MHz)
-----                 ------------         ----------      --------------
iPLL/inst/clk_in1     {0.000 4.000}        8.000           125.000         
  clk0_clk_wiz_0      {0.000 50.000}       100.000         10.000          
  clk180_clk_wiz_0    {50.000 100.000}     100.000         10.000          
  clk90_clk_wiz_0     {25.000 75.000}      100.000         10.000          
  clkfbout_clk_wiz_0  {0.000 4.000}        8.000           125.000         


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock                     WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----                     -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
iPLL/inst/clk_in1                                                                                                                                                       2.000        0.000                       0                     1  
  clk0_clk_wiz_0           84.814        0.000                      0                 1121        0.178        0.000                      0                 1121       49.500        0.000                       0                  1071  
  clk180_clk_wiz_0                                                                                                                                                     97.424        0.000                       0                     4  
  clk90_clk_wiz_0                                                                                                                                                      97.424        0.000                       0                     4  
  clkfbout_clk_wiz_0                                                                                                                                                    5.845        0.000                       0                     3  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock        To Clock              WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------        --------              -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  
clk90_clk_wiz_0   clk0_clk_wiz_0         56.161        0.000                      0                 2064       25.511        0.000                      0                 2064  
clk0_clk_wiz_0    clk180_clk_wiz_0       37.293        0.000                      0                   56       49.868        0.000                      0                   56  
clk90_clk_wiz_0   clk180_clk_wiz_0        9.060        0.000                      0                   60       75.308        0.000                      0                   60  
clk0_clk_wiz_0    clk90_clk_wiz_0        22.035        0.000                      0                   22       74.528        0.000                      0                   22  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| User Ignored Path Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock    
----------    ----------    --------    


------------------------------------------------------------------------------------------------
| Unconstrained Path Table
| ------------------------
------------------------------------------------------------------------------------------------

Path Group          From Clock          To Clock          
----------          ----------          --------          
(none)                                                      
(none)              clk0_clk_wiz_0                          
(none)              clk90_clk_wiz_0                         
(none)              clkfbout_clk_wiz_0                      
(none)                                  clk0_clk_wiz_0      
(none)                                  clk180_clk_wiz_0    


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  iPLL/inst/clk_in1
  To Clock:  iPLL/inst/clk_in1

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        2.000ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         iPLL/inst/clk_in1
Waveform(ns):       { 0.000 4.000 }
Period(ns):         8.000
Sources:            { iPLL/inst/clk_in1 }

Check Type        Corner  Lib Pin            Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period        n/a     MMCME2_ADV/CLKIN1  n/a            1.249         8.000       6.751      MMCME2_ADV_X1Y2  iPLL/inst/mmcm_adv_inst/CLKIN1
Max Period        n/a     MMCME2_ADV/CLKIN1  n/a            100.000       8.000       92.000     MMCME2_ADV_X1Y2  iPLL/inst/mmcm_adv_inst/CLKIN1
Low Pulse Width   Slow    MMCME2_ADV/CLKIN1  n/a            2.000         4.000       2.000      MMCME2_ADV_X1Y2  iPLL/inst/mmcm_adv_inst/CLKIN1
Low Pulse Width   Fast    MMCME2_ADV/CLKIN1  n/a            2.000         4.000       2.000      MMCME2_ADV_X1Y2  iPLL/inst/mmcm_adv_inst/CLKIN1
High Pulse Width  Slow    MMCME2_ADV/CLKIN1  n/a            2.000         4.000       2.000      MMCME2_ADV_X1Y2  iPLL/inst/mmcm_adv_inst/CLKIN1
High Pulse Width  Fast    MMCME2_ADV/CLKIN1  n/a            2.000         4.000       2.000      MMCME2_ADV_X1Y2  iPLL/inst/mmcm_adv_inst/CLKIN1



---------------------------------------------------------------------------------------------------
From Clock:  clk0_clk_wiz_0
  To Clock:  clk0_clk_wiz_0

Setup :            0  Failing Endpoints,  Worst Slack       84.814ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.178ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack       49.500ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             84.814ns  (required time - arrival time)
  Source:                 iCPU/regfile_inst/x10_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk0_clk_wiz_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            iGPIO/HEX3_reg[0]/CE
                            (rising edge-triggered cell FDRE clocked by clk0_clk_wiz_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk0_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            100.000ns  (clk0_clk_wiz_0 rise@100.000ns - clk0_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        14.523ns  (logic 3.917ns (26.971%)  route 10.606ns (73.029%))
  Logic Levels:           15  (CARRY4=4 LDCE=1 LUT2=2 LUT6=7 MUXF7=1)
  Clock Path Skew:        -0.353ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.941ns = ( 97.059 - 100.000 ) 
    Source Clock Delay      (SCD):    -2.191ns
    Clock Pessimism Removal (CPR):    0.396ns
  Clock Uncertainty:      0.105ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.198ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk0_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    K17                  IBUF                         0.000     0.000 r  clk_125mhz_IBUF_inst/O
                         net (fo=2, routed)           1.285     1.285    iPLL/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.759    -6.474 r  iPLL/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.206    -4.268    iPLL/inst/clk0_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -4.167 r  iPLL/inst/clkout1_buf/O
                         net (fo=1069, routed)        1.976    -2.191    iCPU/regfile_inst/clk0
    SLICE_X93Y101        FDRE                                         r  iCPU/regfile_inst/x10_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X93Y101        FDRE (Prop_fdre_C_Q)         0.456    -1.735 r  iCPU/regfile_inst/x10_reg[2]/Q
                         net (fo=2, routed)           1.351    -0.384    iCPU/regfile_inst/x10_reg_n_0_[2]
    SLICE_X105Y98        LUT6 (Prop_lut6_I1_O)        0.124    -0.260 r  iCPU/regfile_inst/iMEM_i_399/O
                         net (fo=1, routed)           0.000    -0.260    iCPU/regfile_inst/iMEM_i_399_n_0
    SLICE_X105Y98        MUXF7 (Prop_muxf7_I0_O)      0.212    -0.048 r  iCPU/regfile_inst/iMEM_i_153/O
                         net (fo=1, routed)           0.942     0.894    iCPU/regfile_inst/iMEM_i_153_n_0
    SLICE_X109Y98        LUT6 (Prop_lut6_I3_O)        0.299     1.193 r  iCPU/regfile_inst/iMEM_i_31/O
                         net (fo=9, routed)           1.105     2.298    iCPU/regfile_inst/dinb[2]
    SLICE_X93Y100        LUT6 (Prop_lut6_I2_O)        0.124     2.422 r  iCPU/regfile_inst/result0_carry_i_23/O
                         net (fo=1, routed)           0.594     3.016    iCPU/regfile_inst/alusrc2[2]
    SLICE_X93Y101        LUT2 (Prop_lut2_I1_O)        0.124     3.140 r  iCPU/regfile_inst/result0_carry_i_6/O
                         net (fo=1, routed)           0.000     3.140    iCPU/alu_inst/S[2]
    SLICE_X93Y101        CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.398     3.538 r  iCPU/alu_inst/result0_carry/CO[3]
                         net (fo=1, routed)           0.000     3.538    iCPU/alu_inst/result0_carry_n_0
    SLICE_X93Y102        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     3.652 r  iCPU/alu_inst/result0_carry__0/CO[3]
                         net (fo=1, routed)           0.000     3.652    iCPU/alu_inst/result0_carry__0_n_0
    SLICE_X93Y103        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     3.766 r  iCPU/alu_inst/result0_carry__1/CO[3]
                         net (fo=1, routed)           0.000     3.766    iCPU/alu_inst/result0_carry__1_n_0
    SLICE_X93Y104        CARRY4 (Prop_carry4_CI_O[2])
                                                      0.256     4.022 f  iCPU/alu_inst/result0_carry__2/O[2]
                         net (fo=33, routed)          1.771     5.793    iCPU/alu_inst/D[14]
    SLICE_X94Y107        LUT6 (Prop_lut6_I2_O)        0.302     6.095 r  iCPU/alu_inst/cs_mem_reg_i_19/O
                         net (fo=1, routed)           0.715     6.810    iCPU/alu_inst/cs_mem_reg_i_19_n_0
    SLICE_X94Y107        LUT6 (Prop_lut6_I2_O)        0.124     6.934 r  iCPU/alu_inst/cs_mem_reg_i_9/O
                         net (fo=1, routed)           0.427     7.361    iCPU/alu_inst/cs_mem_reg_i_9_n_0
    SLICE_X94Y108        LUT6 (Prop_lut6_I2_O)        0.124     7.485 r  iCPU/alu_inst/cs_mem_reg_i_2/O
                         net (fo=2, routed)           0.577     8.062    iDec/HEX4_reg[5]_0
    SLICE_X94Y108        LDCE (SetClr_ldce_CLR_Q)     0.898     8.960 f  iDec/cs_gpio_reg/Q
                         net (fo=6, routed)           1.528    10.487    iDec/cs_gpio
    SLICE_X96Y100        LUT2 (Prop_lut2_I0_O)        0.124    10.611 f  iDec/LEDS[3]_i_4/O
                         net (fo=2, routed)           0.811    11.423    iCPU/alu_inst/LEDS_reg[3]
    SLICE_X96Y98         LUT6 (Prop_lut6_I0_O)        0.124    11.547 f  iCPU/alu_inst/HEX3[5]_i_1/O
                         net (fo=6, routed)           0.785    12.332    iGPIO/HEX3_reg[5]_0[0]
    SLICE_X99Y97         FDRE                                         f  iGPIO/HEX3_reg[0]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk0_clk_wiz_0 rise edge)
                                                    100.000   100.000 r  
    K17                  IBUF                         0.000   100.000 r  clk_125mhz_IBUF_inst/O
                         net (fo=2, routed)           1.162   101.162    iPLL/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.814    93.348 r  iPLL/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.012    95.360    iPLL/inst/clk0_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    95.451 r  iPLL/inst/clkout1_buf/O
                         net (fo=1069, routed)        1.609    97.060    iGPIO/clk0
    SLICE_X99Y97         FDRE                                         r  iGPIO/HEX3_reg[0]/C
                         clock pessimism              0.396    97.456    
                         clock uncertainty           -0.105    97.351    
    SLICE_X99Y97         FDRE (Setup_fdre_C_CE)      -0.205    97.146    iGPIO/HEX3_reg[0]
  -------------------------------------------------------------------
                         required time                         97.146    
                         arrival time                         -12.332    
  -------------------------------------------------------------------
                         slack                                 84.814    

Slack (MET) :             84.814ns  (required time - arrival time)
  Source:                 iCPU/regfile_inst/x10_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk0_clk_wiz_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            iGPIO/HEX3_reg[1]/CE
                            (rising edge-triggered cell FDRE clocked by clk0_clk_wiz_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk0_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            100.000ns  (clk0_clk_wiz_0 rise@100.000ns - clk0_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        14.523ns  (logic 3.917ns (26.971%)  route 10.606ns (73.029%))
  Logic Levels:           15  (CARRY4=4 LDCE=1 LUT2=2 LUT6=7 MUXF7=1)
  Clock Path Skew:        -0.353ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.941ns = ( 97.059 - 100.000 ) 
    Source Clock Delay      (SCD):    -2.191ns
    Clock Pessimism Removal (CPR):    0.396ns
  Clock Uncertainty:      0.105ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.198ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk0_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    K17                  IBUF                         0.000     0.000 r  clk_125mhz_IBUF_inst/O
                         net (fo=2, routed)           1.285     1.285    iPLL/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.759    -6.474 r  iPLL/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.206    -4.268    iPLL/inst/clk0_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -4.167 r  iPLL/inst/clkout1_buf/O
                         net (fo=1069, routed)        1.976    -2.191    iCPU/regfile_inst/clk0
    SLICE_X93Y101        FDRE                                         r  iCPU/regfile_inst/x10_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X93Y101        FDRE (Prop_fdre_C_Q)         0.456    -1.735 r  iCPU/regfile_inst/x10_reg[2]/Q
                         net (fo=2, routed)           1.351    -0.384    iCPU/regfile_inst/x10_reg_n_0_[2]
    SLICE_X105Y98        LUT6 (Prop_lut6_I1_O)        0.124    -0.260 r  iCPU/regfile_inst/iMEM_i_399/O
                         net (fo=1, routed)           0.000    -0.260    iCPU/regfile_inst/iMEM_i_399_n_0
    SLICE_X105Y98        MUXF7 (Prop_muxf7_I0_O)      0.212    -0.048 r  iCPU/regfile_inst/iMEM_i_153/O
                         net (fo=1, routed)           0.942     0.894    iCPU/regfile_inst/iMEM_i_153_n_0
    SLICE_X109Y98        LUT6 (Prop_lut6_I3_O)        0.299     1.193 r  iCPU/regfile_inst/iMEM_i_31/O
                         net (fo=9, routed)           1.105     2.298    iCPU/regfile_inst/dinb[2]
    SLICE_X93Y100        LUT6 (Prop_lut6_I2_O)        0.124     2.422 r  iCPU/regfile_inst/result0_carry_i_23/O
                         net (fo=1, routed)           0.594     3.016    iCPU/regfile_inst/alusrc2[2]
    SLICE_X93Y101        LUT2 (Prop_lut2_I1_O)        0.124     3.140 r  iCPU/regfile_inst/result0_carry_i_6/O
                         net (fo=1, routed)           0.000     3.140    iCPU/alu_inst/S[2]
    SLICE_X93Y101        CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.398     3.538 r  iCPU/alu_inst/result0_carry/CO[3]
                         net (fo=1, routed)           0.000     3.538    iCPU/alu_inst/result0_carry_n_0
    SLICE_X93Y102        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     3.652 r  iCPU/alu_inst/result0_carry__0/CO[3]
                         net (fo=1, routed)           0.000     3.652    iCPU/alu_inst/result0_carry__0_n_0
    SLICE_X93Y103        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     3.766 r  iCPU/alu_inst/result0_carry__1/CO[3]
                         net (fo=1, routed)           0.000     3.766    iCPU/alu_inst/result0_carry__1_n_0
    SLICE_X93Y104        CARRY4 (Prop_carry4_CI_O[2])
                                                      0.256     4.022 f  iCPU/alu_inst/result0_carry__2/O[2]
                         net (fo=33, routed)          1.771     5.793    iCPU/alu_inst/D[14]
    SLICE_X94Y107        LUT6 (Prop_lut6_I2_O)        0.302     6.095 r  iCPU/alu_inst/cs_mem_reg_i_19/O
                         net (fo=1, routed)           0.715     6.810    iCPU/alu_inst/cs_mem_reg_i_19_n_0
    SLICE_X94Y107        LUT6 (Prop_lut6_I2_O)        0.124     6.934 r  iCPU/alu_inst/cs_mem_reg_i_9/O
                         net (fo=1, routed)           0.427     7.361    iCPU/alu_inst/cs_mem_reg_i_9_n_0
    SLICE_X94Y108        LUT6 (Prop_lut6_I2_O)        0.124     7.485 r  iCPU/alu_inst/cs_mem_reg_i_2/O
                         net (fo=2, routed)           0.577     8.062    iDec/HEX4_reg[5]_0
    SLICE_X94Y108        LDCE (SetClr_ldce_CLR_Q)     0.898     8.960 f  iDec/cs_gpio_reg/Q
                         net (fo=6, routed)           1.528    10.487    iDec/cs_gpio
    SLICE_X96Y100        LUT2 (Prop_lut2_I0_O)        0.124    10.611 f  iDec/LEDS[3]_i_4/O
                         net (fo=2, routed)           0.811    11.423    iCPU/alu_inst/LEDS_reg[3]
    SLICE_X96Y98         LUT6 (Prop_lut6_I0_O)        0.124    11.547 f  iCPU/alu_inst/HEX3[5]_i_1/O
                         net (fo=6, routed)           0.785    12.332    iGPIO/HEX3_reg[5]_0[0]
    SLICE_X99Y97         FDRE                                         f  iGPIO/HEX3_reg[1]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk0_clk_wiz_0 rise edge)
                                                    100.000   100.000 r  
    K17                  IBUF                         0.000   100.000 r  clk_125mhz_IBUF_inst/O
                         net (fo=2, routed)           1.162   101.162    iPLL/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.814    93.348 r  iPLL/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.012    95.360    iPLL/inst/clk0_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    95.451 r  iPLL/inst/clkout1_buf/O
                         net (fo=1069, routed)        1.609    97.060    iGPIO/clk0
    SLICE_X99Y97         FDRE                                         r  iGPIO/HEX3_reg[1]/C
                         clock pessimism              0.396    97.456    
                         clock uncertainty           -0.105    97.351    
    SLICE_X99Y97         FDRE (Setup_fdre_C_CE)      -0.205    97.146    iGPIO/HEX3_reg[1]
  -------------------------------------------------------------------
                         required time                         97.146    
                         arrival time                         -12.332    
  -------------------------------------------------------------------
                         slack                                 84.814    

Slack (MET) :             84.814ns  (required time - arrival time)
  Source:                 iCPU/regfile_inst/x10_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk0_clk_wiz_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            iGPIO/HEX3_reg[4]/CE
                            (rising edge-triggered cell FDRE clocked by clk0_clk_wiz_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk0_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            100.000ns  (clk0_clk_wiz_0 rise@100.000ns - clk0_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        14.523ns  (logic 3.917ns (26.971%)  route 10.606ns (73.029%))
  Logic Levels:           15  (CARRY4=4 LDCE=1 LUT2=2 LUT6=7 MUXF7=1)
  Clock Path Skew:        -0.353ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.941ns = ( 97.059 - 100.000 ) 
    Source Clock Delay      (SCD):    -2.191ns
    Clock Pessimism Removal (CPR):    0.396ns
  Clock Uncertainty:      0.105ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.198ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk0_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    K17                  IBUF                         0.000     0.000 r  clk_125mhz_IBUF_inst/O
                         net (fo=2, routed)           1.285     1.285    iPLL/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.759    -6.474 r  iPLL/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.206    -4.268    iPLL/inst/clk0_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -4.167 r  iPLL/inst/clkout1_buf/O
                         net (fo=1069, routed)        1.976    -2.191    iCPU/regfile_inst/clk0
    SLICE_X93Y101        FDRE                                         r  iCPU/regfile_inst/x10_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X93Y101        FDRE (Prop_fdre_C_Q)         0.456    -1.735 r  iCPU/regfile_inst/x10_reg[2]/Q
                         net (fo=2, routed)           1.351    -0.384    iCPU/regfile_inst/x10_reg_n_0_[2]
    SLICE_X105Y98        LUT6 (Prop_lut6_I1_O)        0.124    -0.260 r  iCPU/regfile_inst/iMEM_i_399/O
                         net (fo=1, routed)           0.000    -0.260    iCPU/regfile_inst/iMEM_i_399_n_0
    SLICE_X105Y98        MUXF7 (Prop_muxf7_I0_O)      0.212    -0.048 r  iCPU/regfile_inst/iMEM_i_153/O
                         net (fo=1, routed)           0.942     0.894    iCPU/regfile_inst/iMEM_i_153_n_0
    SLICE_X109Y98        LUT6 (Prop_lut6_I3_O)        0.299     1.193 r  iCPU/regfile_inst/iMEM_i_31/O
                         net (fo=9, routed)           1.105     2.298    iCPU/regfile_inst/dinb[2]
    SLICE_X93Y100        LUT6 (Prop_lut6_I2_O)        0.124     2.422 r  iCPU/regfile_inst/result0_carry_i_23/O
                         net (fo=1, routed)           0.594     3.016    iCPU/regfile_inst/alusrc2[2]
    SLICE_X93Y101        LUT2 (Prop_lut2_I1_O)        0.124     3.140 r  iCPU/regfile_inst/result0_carry_i_6/O
                         net (fo=1, routed)           0.000     3.140    iCPU/alu_inst/S[2]
    SLICE_X93Y101        CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.398     3.538 r  iCPU/alu_inst/result0_carry/CO[3]
                         net (fo=1, routed)           0.000     3.538    iCPU/alu_inst/result0_carry_n_0
    SLICE_X93Y102        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     3.652 r  iCPU/alu_inst/result0_carry__0/CO[3]
                         net (fo=1, routed)           0.000     3.652    iCPU/alu_inst/result0_carry__0_n_0
    SLICE_X93Y103        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     3.766 r  iCPU/alu_inst/result0_carry__1/CO[3]
                         net (fo=1, routed)           0.000     3.766    iCPU/alu_inst/result0_carry__1_n_0
    SLICE_X93Y104        CARRY4 (Prop_carry4_CI_O[2])
                                                      0.256     4.022 f  iCPU/alu_inst/result0_carry__2/O[2]
                         net (fo=33, routed)          1.771     5.793    iCPU/alu_inst/D[14]
    SLICE_X94Y107        LUT6 (Prop_lut6_I2_O)        0.302     6.095 r  iCPU/alu_inst/cs_mem_reg_i_19/O
                         net (fo=1, routed)           0.715     6.810    iCPU/alu_inst/cs_mem_reg_i_19_n_0
    SLICE_X94Y107        LUT6 (Prop_lut6_I2_O)        0.124     6.934 r  iCPU/alu_inst/cs_mem_reg_i_9/O
                         net (fo=1, routed)           0.427     7.361    iCPU/alu_inst/cs_mem_reg_i_9_n_0
    SLICE_X94Y108        LUT6 (Prop_lut6_I2_O)        0.124     7.485 r  iCPU/alu_inst/cs_mem_reg_i_2/O
                         net (fo=2, routed)           0.577     8.062    iDec/HEX4_reg[5]_0
    SLICE_X94Y108        LDCE (SetClr_ldce_CLR_Q)     0.898     8.960 f  iDec/cs_gpio_reg/Q
                         net (fo=6, routed)           1.528    10.487    iDec/cs_gpio
    SLICE_X96Y100        LUT2 (Prop_lut2_I0_O)        0.124    10.611 f  iDec/LEDS[3]_i_4/O
                         net (fo=2, routed)           0.811    11.423    iCPU/alu_inst/LEDS_reg[3]
    SLICE_X96Y98         LUT6 (Prop_lut6_I0_O)        0.124    11.547 f  iCPU/alu_inst/HEX3[5]_i_1/O
                         net (fo=6, routed)           0.785    12.332    iGPIO/HEX3_reg[5]_0[0]
    SLICE_X99Y97         FDRE                                         f  iGPIO/HEX3_reg[4]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk0_clk_wiz_0 rise edge)
                                                    100.000   100.000 r  
    K17                  IBUF                         0.000   100.000 r  clk_125mhz_IBUF_inst/O
                         net (fo=2, routed)           1.162   101.162    iPLL/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.814    93.348 r  iPLL/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.012    95.360    iPLL/inst/clk0_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    95.451 r  iPLL/inst/clkout1_buf/O
                         net (fo=1069, routed)        1.609    97.060    iGPIO/clk0
    SLICE_X99Y97         FDRE                                         r  iGPIO/HEX3_reg[4]/C
                         clock pessimism              0.396    97.456    
                         clock uncertainty           -0.105    97.351    
    SLICE_X99Y97         FDRE (Setup_fdre_C_CE)      -0.205    97.146    iGPIO/HEX3_reg[4]
  -------------------------------------------------------------------
                         required time                         97.146    
                         arrival time                         -12.332    
  -------------------------------------------------------------------
                         slack                                 84.814    

Slack (MET) :             84.814ns  (required time - arrival time)
  Source:                 iCPU/regfile_inst/x10_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk0_clk_wiz_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            iGPIO/HEX3_reg[5]/CE
                            (rising edge-triggered cell FDRE clocked by clk0_clk_wiz_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk0_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            100.000ns  (clk0_clk_wiz_0 rise@100.000ns - clk0_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        14.523ns  (logic 3.917ns (26.971%)  route 10.606ns (73.029%))
  Logic Levels:           15  (CARRY4=4 LDCE=1 LUT2=2 LUT6=7 MUXF7=1)
  Clock Path Skew:        -0.353ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.941ns = ( 97.059 - 100.000 ) 
    Source Clock Delay      (SCD):    -2.191ns
    Clock Pessimism Removal (CPR):    0.396ns
  Clock Uncertainty:      0.105ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.198ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk0_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    K17                  IBUF                         0.000     0.000 r  clk_125mhz_IBUF_inst/O
                         net (fo=2, routed)           1.285     1.285    iPLL/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.759    -6.474 r  iPLL/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.206    -4.268    iPLL/inst/clk0_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -4.167 r  iPLL/inst/clkout1_buf/O
                         net (fo=1069, routed)        1.976    -2.191    iCPU/regfile_inst/clk0
    SLICE_X93Y101        FDRE                                         r  iCPU/regfile_inst/x10_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X93Y101        FDRE (Prop_fdre_C_Q)         0.456    -1.735 r  iCPU/regfile_inst/x10_reg[2]/Q
                         net (fo=2, routed)           1.351    -0.384    iCPU/regfile_inst/x10_reg_n_0_[2]
    SLICE_X105Y98        LUT6 (Prop_lut6_I1_O)        0.124    -0.260 r  iCPU/regfile_inst/iMEM_i_399/O
                         net (fo=1, routed)           0.000    -0.260    iCPU/regfile_inst/iMEM_i_399_n_0
    SLICE_X105Y98        MUXF7 (Prop_muxf7_I0_O)      0.212    -0.048 r  iCPU/regfile_inst/iMEM_i_153/O
                         net (fo=1, routed)           0.942     0.894    iCPU/regfile_inst/iMEM_i_153_n_0
    SLICE_X109Y98        LUT6 (Prop_lut6_I3_O)        0.299     1.193 r  iCPU/regfile_inst/iMEM_i_31/O
                         net (fo=9, routed)           1.105     2.298    iCPU/regfile_inst/dinb[2]
    SLICE_X93Y100        LUT6 (Prop_lut6_I2_O)        0.124     2.422 r  iCPU/regfile_inst/result0_carry_i_23/O
                         net (fo=1, routed)           0.594     3.016    iCPU/regfile_inst/alusrc2[2]
    SLICE_X93Y101        LUT2 (Prop_lut2_I1_O)        0.124     3.140 r  iCPU/regfile_inst/result0_carry_i_6/O
                         net (fo=1, routed)           0.000     3.140    iCPU/alu_inst/S[2]
    SLICE_X93Y101        CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.398     3.538 r  iCPU/alu_inst/result0_carry/CO[3]
                         net (fo=1, routed)           0.000     3.538    iCPU/alu_inst/result0_carry_n_0
    SLICE_X93Y102        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     3.652 r  iCPU/alu_inst/result0_carry__0/CO[3]
                         net (fo=1, routed)           0.000     3.652    iCPU/alu_inst/result0_carry__0_n_0
    SLICE_X93Y103        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     3.766 r  iCPU/alu_inst/result0_carry__1/CO[3]
                         net (fo=1, routed)           0.000     3.766    iCPU/alu_inst/result0_carry__1_n_0
    SLICE_X93Y104        CARRY4 (Prop_carry4_CI_O[2])
                                                      0.256     4.022 f  iCPU/alu_inst/result0_carry__2/O[2]
                         net (fo=33, routed)          1.771     5.793    iCPU/alu_inst/D[14]
    SLICE_X94Y107        LUT6 (Prop_lut6_I2_O)        0.302     6.095 r  iCPU/alu_inst/cs_mem_reg_i_19/O
                         net (fo=1, routed)           0.715     6.810    iCPU/alu_inst/cs_mem_reg_i_19_n_0
    SLICE_X94Y107        LUT6 (Prop_lut6_I2_O)        0.124     6.934 r  iCPU/alu_inst/cs_mem_reg_i_9/O
                         net (fo=1, routed)           0.427     7.361    iCPU/alu_inst/cs_mem_reg_i_9_n_0
    SLICE_X94Y108        LUT6 (Prop_lut6_I2_O)        0.124     7.485 r  iCPU/alu_inst/cs_mem_reg_i_2/O
                         net (fo=2, routed)           0.577     8.062    iDec/HEX4_reg[5]_0
    SLICE_X94Y108        LDCE (SetClr_ldce_CLR_Q)     0.898     8.960 f  iDec/cs_gpio_reg/Q
                         net (fo=6, routed)           1.528    10.487    iDec/cs_gpio
    SLICE_X96Y100        LUT2 (Prop_lut2_I0_O)        0.124    10.611 f  iDec/LEDS[3]_i_4/O
                         net (fo=2, routed)           0.811    11.423    iCPU/alu_inst/LEDS_reg[3]
    SLICE_X96Y98         LUT6 (Prop_lut6_I0_O)        0.124    11.547 f  iCPU/alu_inst/HEX3[5]_i_1/O
                         net (fo=6, routed)           0.785    12.332    iGPIO/HEX3_reg[5]_0[0]
    SLICE_X99Y97         FDRE                                         f  iGPIO/HEX3_reg[5]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk0_clk_wiz_0 rise edge)
                                                    100.000   100.000 r  
    K17                  IBUF                         0.000   100.000 r  clk_125mhz_IBUF_inst/O
                         net (fo=2, routed)           1.162   101.162    iPLL/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.814    93.348 r  iPLL/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.012    95.360    iPLL/inst/clk0_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    95.451 r  iPLL/inst/clkout1_buf/O
                         net (fo=1069, routed)        1.609    97.060    iGPIO/clk0
    SLICE_X99Y97         FDRE                                         r  iGPIO/HEX3_reg[5]/C
                         clock pessimism              0.396    97.456    
                         clock uncertainty           -0.105    97.351    
    SLICE_X99Y97         FDRE (Setup_fdre_C_CE)      -0.205    97.146    iGPIO/HEX3_reg[5]
  -------------------------------------------------------------------
                         required time                         97.146    
                         arrival time                         -12.332    
  -------------------------------------------------------------------
                         slack                                 84.814    

Slack (MET) :             84.850ns  (required time - arrival time)
  Source:                 iCPU/regfile_inst/x10_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk0_clk_wiz_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            iGPIO/LEDS_reg[0]/CE
                            (rising edge-triggered cell FDRE clocked by clk0_clk_wiz_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk0_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            100.000ns  (clk0_clk_wiz_0 rise@100.000ns - clk0_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        14.893ns  (logic 3.917ns (26.301%)  route 10.976ns (73.699%))
  Logic Levels:           15  (CARRY4=4 LDCE=1 LUT2=2 LUT6=7 MUXF7=1)
  Clock Path Skew:        0.017ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.688ns = ( 97.312 - 100.000 ) 
    Source Clock Delay      (SCD):    -2.191ns
    Clock Pessimism Removal (CPR):    0.514ns
  Clock Uncertainty:      0.105ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.198ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk0_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    K17                  IBUF                         0.000     0.000 r  clk_125mhz_IBUF_inst/O
                         net (fo=2, routed)           1.285     1.285    iPLL/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.759    -6.474 r  iPLL/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.206    -4.268    iPLL/inst/clk0_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -4.167 r  iPLL/inst/clkout1_buf/O
                         net (fo=1069, routed)        1.976    -2.191    iCPU/regfile_inst/clk0
    SLICE_X93Y101        FDRE                                         r  iCPU/regfile_inst/x10_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X93Y101        FDRE (Prop_fdre_C_Q)         0.456    -1.735 r  iCPU/regfile_inst/x10_reg[2]/Q
                         net (fo=2, routed)           1.351    -0.384    iCPU/regfile_inst/x10_reg_n_0_[2]
    SLICE_X105Y98        LUT6 (Prop_lut6_I1_O)        0.124    -0.260 r  iCPU/regfile_inst/iMEM_i_399/O
                         net (fo=1, routed)           0.000    -0.260    iCPU/regfile_inst/iMEM_i_399_n_0
    SLICE_X105Y98        MUXF7 (Prop_muxf7_I0_O)      0.212    -0.048 r  iCPU/regfile_inst/iMEM_i_153/O
                         net (fo=1, routed)           0.942     0.894    iCPU/regfile_inst/iMEM_i_153_n_0
    SLICE_X109Y98        LUT6 (Prop_lut6_I3_O)        0.299     1.193 r  iCPU/regfile_inst/iMEM_i_31/O
                         net (fo=9, routed)           1.105     2.298    iCPU/regfile_inst/dinb[2]
    SLICE_X93Y100        LUT6 (Prop_lut6_I2_O)        0.124     2.422 r  iCPU/regfile_inst/result0_carry_i_23/O
                         net (fo=1, routed)           0.594     3.016    iCPU/regfile_inst/alusrc2[2]
    SLICE_X93Y101        LUT2 (Prop_lut2_I1_O)        0.124     3.140 r  iCPU/regfile_inst/result0_carry_i_6/O
                         net (fo=1, routed)           0.000     3.140    iCPU/alu_inst/S[2]
    SLICE_X93Y101        CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.398     3.538 r  iCPU/alu_inst/result0_carry/CO[3]
                         net (fo=1, routed)           0.000     3.538    iCPU/alu_inst/result0_carry_n_0
    SLICE_X93Y102        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     3.652 r  iCPU/alu_inst/result0_carry__0/CO[3]
                         net (fo=1, routed)           0.000     3.652    iCPU/alu_inst/result0_carry__0_n_0
    SLICE_X93Y103        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     3.766 r  iCPU/alu_inst/result0_carry__1/CO[3]
                         net (fo=1, routed)           0.000     3.766    iCPU/alu_inst/result0_carry__1_n_0
    SLICE_X93Y104        CARRY4 (Prop_carry4_CI_O[2])
                                                      0.256     4.022 f  iCPU/alu_inst/result0_carry__2/O[2]
                         net (fo=33, routed)          1.771     5.793    iCPU/alu_inst/D[14]
    SLICE_X94Y107        LUT6 (Prop_lut6_I2_O)        0.302     6.095 r  iCPU/alu_inst/cs_mem_reg_i_19/O
                         net (fo=1, routed)           0.715     6.810    iCPU/alu_inst/cs_mem_reg_i_19_n_0
    SLICE_X94Y107        LUT6 (Prop_lut6_I2_O)        0.124     6.934 r  iCPU/alu_inst/cs_mem_reg_i_9/O
                         net (fo=1, routed)           0.427     7.361    iCPU/alu_inst/cs_mem_reg_i_9_n_0
    SLICE_X94Y108        LUT6 (Prop_lut6_I2_O)        0.124     7.485 r  iCPU/alu_inst/cs_mem_reg_i_2/O
                         net (fo=2, routed)           0.577     8.062    iDec/HEX4_reg[5]_0
    SLICE_X94Y108        LDCE (SetClr_ldce_CLR_Q)     0.898     8.960 f  iDec/cs_gpio_reg/Q
                         net (fo=6, routed)           1.528    10.487    iDec/cs_gpio
    SLICE_X96Y100        LUT2 (Prop_lut2_I0_O)        0.124    10.611 f  iDec/LEDS[3]_i_4/O
                         net (fo=2, routed)           0.980    11.591    iCPU/alu_inst/LEDS_reg[3]
    SLICE_X98Y101        LUT6 (Prop_lut6_I4_O)        0.124    11.715 f  iCPU/alu_inst/LEDS[3]_i_1/O
                         net (fo=4, routed)           0.986    12.702    iGPIO/E[0]
    SLICE_X112Y101       FDRE                                         f  iGPIO/LEDS_reg[0]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk0_clk_wiz_0 rise edge)
                                                    100.000   100.000 r  
    K17                  IBUF                         0.000   100.000 r  clk_125mhz_IBUF_inst/O
                         net (fo=2, routed)           1.162   101.162    iPLL/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.814    93.348 r  iPLL/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.012    95.360    iPLL/inst/clk0_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    95.451 r  iPLL/inst/clkout1_buf/O
                         net (fo=1069, routed)        1.861    97.312    iGPIO/clk0
    SLICE_X112Y101       FDRE                                         r  iGPIO/LEDS_reg[0]/C
                         clock pessimism              0.514    97.826    
                         clock uncertainty           -0.105    97.721    
    SLICE_X112Y101       FDRE (Setup_fdre_C_CE)      -0.169    97.552    iGPIO/LEDS_reg[0]
  -------------------------------------------------------------------
                         required time                         97.552    
                         arrival time                         -12.702    
  -------------------------------------------------------------------
                         slack                                 84.850    

Slack (MET) :             84.850ns  (required time - arrival time)
  Source:                 iCPU/regfile_inst/x10_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk0_clk_wiz_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            iGPIO/LEDS_reg[1]/CE
                            (rising edge-triggered cell FDRE clocked by clk0_clk_wiz_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk0_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            100.000ns  (clk0_clk_wiz_0 rise@100.000ns - clk0_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        14.893ns  (logic 3.917ns (26.301%)  route 10.976ns (73.699%))
  Logic Levels:           15  (CARRY4=4 LDCE=1 LUT2=2 LUT6=7 MUXF7=1)
  Clock Path Skew:        0.017ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.688ns = ( 97.312 - 100.000 ) 
    Source Clock Delay      (SCD):    -2.191ns
    Clock Pessimism Removal (CPR):    0.514ns
  Clock Uncertainty:      0.105ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.198ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk0_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    K17                  IBUF                         0.000     0.000 r  clk_125mhz_IBUF_inst/O
                         net (fo=2, routed)           1.285     1.285    iPLL/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.759    -6.474 r  iPLL/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.206    -4.268    iPLL/inst/clk0_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -4.167 r  iPLL/inst/clkout1_buf/O
                         net (fo=1069, routed)        1.976    -2.191    iCPU/regfile_inst/clk0
    SLICE_X93Y101        FDRE                                         r  iCPU/regfile_inst/x10_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X93Y101        FDRE (Prop_fdre_C_Q)         0.456    -1.735 r  iCPU/regfile_inst/x10_reg[2]/Q
                         net (fo=2, routed)           1.351    -0.384    iCPU/regfile_inst/x10_reg_n_0_[2]
    SLICE_X105Y98        LUT6 (Prop_lut6_I1_O)        0.124    -0.260 r  iCPU/regfile_inst/iMEM_i_399/O
                         net (fo=1, routed)           0.000    -0.260    iCPU/regfile_inst/iMEM_i_399_n_0
    SLICE_X105Y98        MUXF7 (Prop_muxf7_I0_O)      0.212    -0.048 r  iCPU/regfile_inst/iMEM_i_153/O
                         net (fo=1, routed)           0.942     0.894    iCPU/regfile_inst/iMEM_i_153_n_0
    SLICE_X109Y98        LUT6 (Prop_lut6_I3_O)        0.299     1.193 r  iCPU/regfile_inst/iMEM_i_31/O
                         net (fo=9, routed)           1.105     2.298    iCPU/regfile_inst/dinb[2]
    SLICE_X93Y100        LUT6 (Prop_lut6_I2_O)        0.124     2.422 r  iCPU/regfile_inst/result0_carry_i_23/O
                         net (fo=1, routed)           0.594     3.016    iCPU/regfile_inst/alusrc2[2]
    SLICE_X93Y101        LUT2 (Prop_lut2_I1_O)        0.124     3.140 r  iCPU/regfile_inst/result0_carry_i_6/O
                         net (fo=1, routed)           0.000     3.140    iCPU/alu_inst/S[2]
    SLICE_X93Y101        CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.398     3.538 r  iCPU/alu_inst/result0_carry/CO[3]
                         net (fo=1, routed)           0.000     3.538    iCPU/alu_inst/result0_carry_n_0
    SLICE_X93Y102        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     3.652 r  iCPU/alu_inst/result0_carry__0/CO[3]
                         net (fo=1, routed)           0.000     3.652    iCPU/alu_inst/result0_carry__0_n_0
    SLICE_X93Y103        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     3.766 r  iCPU/alu_inst/result0_carry__1/CO[3]
                         net (fo=1, routed)           0.000     3.766    iCPU/alu_inst/result0_carry__1_n_0
    SLICE_X93Y104        CARRY4 (Prop_carry4_CI_O[2])
                                                      0.256     4.022 f  iCPU/alu_inst/result0_carry__2/O[2]
                         net (fo=33, routed)          1.771     5.793    iCPU/alu_inst/D[14]
    SLICE_X94Y107        LUT6 (Prop_lut6_I2_O)        0.302     6.095 r  iCPU/alu_inst/cs_mem_reg_i_19/O
                         net (fo=1, routed)           0.715     6.810    iCPU/alu_inst/cs_mem_reg_i_19_n_0
    SLICE_X94Y107        LUT6 (Prop_lut6_I2_O)        0.124     6.934 r  iCPU/alu_inst/cs_mem_reg_i_9/O
                         net (fo=1, routed)           0.427     7.361    iCPU/alu_inst/cs_mem_reg_i_9_n_0
    SLICE_X94Y108        LUT6 (Prop_lut6_I2_O)        0.124     7.485 r  iCPU/alu_inst/cs_mem_reg_i_2/O
                         net (fo=2, routed)           0.577     8.062    iDec/HEX4_reg[5]_0
    SLICE_X94Y108        LDCE (SetClr_ldce_CLR_Q)     0.898     8.960 f  iDec/cs_gpio_reg/Q
                         net (fo=6, routed)           1.528    10.487    iDec/cs_gpio
    SLICE_X96Y100        LUT2 (Prop_lut2_I0_O)        0.124    10.611 f  iDec/LEDS[3]_i_4/O
                         net (fo=2, routed)           0.980    11.591    iCPU/alu_inst/LEDS_reg[3]
    SLICE_X98Y101        LUT6 (Prop_lut6_I4_O)        0.124    11.715 f  iCPU/alu_inst/LEDS[3]_i_1/O
                         net (fo=4, routed)           0.986    12.702    iGPIO/E[0]
    SLICE_X112Y101       FDRE                                         f  iGPIO/LEDS_reg[1]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk0_clk_wiz_0 rise edge)
                                                    100.000   100.000 r  
    K17                  IBUF                         0.000   100.000 r  clk_125mhz_IBUF_inst/O
                         net (fo=2, routed)           1.162   101.162    iPLL/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.814    93.348 r  iPLL/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.012    95.360    iPLL/inst/clk0_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    95.451 r  iPLL/inst/clkout1_buf/O
                         net (fo=1069, routed)        1.861    97.312    iGPIO/clk0
    SLICE_X112Y101       FDRE                                         r  iGPIO/LEDS_reg[1]/C
                         clock pessimism              0.514    97.826    
                         clock uncertainty           -0.105    97.721    
    SLICE_X112Y101       FDRE (Setup_fdre_C_CE)      -0.169    97.552    iGPIO/LEDS_reg[1]
  -------------------------------------------------------------------
                         required time                         97.552    
                         arrival time                         -12.702    
  -------------------------------------------------------------------
                         slack                                 84.850    

Slack (MET) :             84.850ns  (required time - arrival time)
  Source:                 iCPU/regfile_inst/x10_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk0_clk_wiz_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            iGPIO/LEDS_reg[2]/CE
                            (rising edge-triggered cell FDRE clocked by clk0_clk_wiz_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk0_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            100.000ns  (clk0_clk_wiz_0 rise@100.000ns - clk0_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        14.893ns  (logic 3.917ns (26.301%)  route 10.976ns (73.699%))
  Logic Levels:           15  (CARRY4=4 LDCE=1 LUT2=2 LUT6=7 MUXF7=1)
  Clock Path Skew:        0.017ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.688ns = ( 97.312 - 100.000 ) 
    Source Clock Delay      (SCD):    -2.191ns
    Clock Pessimism Removal (CPR):    0.514ns
  Clock Uncertainty:      0.105ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.198ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk0_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    K17                  IBUF                         0.000     0.000 r  clk_125mhz_IBUF_inst/O
                         net (fo=2, routed)           1.285     1.285    iPLL/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.759    -6.474 r  iPLL/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.206    -4.268    iPLL/inst/clk0_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -4.167 r  iPLL/inst/clkout1_buf/O
                         net (fo=1069, routed)        1.976    -2.191    iCPU/regfile_inst/clk0
    SLICE_X93Y101        FDRE                                         r  iCPU/regfile_inst/x10_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X93Y101        FDRE (Prop_fdre_C_Q)         0.456    -1.735 r  iCPU/regfile_inst/x10_reg[2]/Q
                         net (fo=2, routed)           1.351    -0.384    iCPU/regfile_inst/x10_reg_n_0_[2]
    SLICE_X105Y98        LUT6 (Prop_lut6_I1_O)        0.124    -0.260 r  iCPU/regfile_inst/iMEM_i_399/O
                         net (fo=1, routed)           0.000    -0.260    iCPU/regfile_inst/iMEM_i_399_n_0
    SLICE_X105Y98        MUXF7 (Prop_muxf7_I0_O)      0.212    -0.048 r  iCPU/regfile_inst/iMEM_i_153/O
                         net (fo=1, routed)           0.942     0.894    iCPU/regfile_inst/iMEM_i_153_n_0
    SLICE_X109Y98        LUT6 (Prop_lut6_I3_O)        0.299     1.193 r  iCPU/regfile_inst/iMEM_i_31/O
                         net (fo=9, routed)           1.105     2.298    iCPU/regfile_inst/dinb[2]
    SLICE_X93Y100        LUT6 (Prop_lut6_I2_O)        0.124     2.422 r  iCPU/regfile_inst/result0_carry_i_23/O
                         net (fo=1, routed)           0.594     3.016    iCPU/regfile_inst/alusrc2[2]
    SLICE_X93Y101        LUT2 (Prop_lut2_I1_O)        0.124     3.140 r  iCPU/regfile_inst/result0_carry_i_6/O
                         net (fo=1, routed)           0.000     3.140    iCPU/alu_inst/S[2]
    SLICE_X93Y101        CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.398     3.538 r  iCPU/alu_inst/result0_carry/CO[3]
                         net (fo=1, routed)           0.000     3.538    iCPU/alu_inst/result0_carry_n_0
    SLICE_X93Y102        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     3.652 r  iCPU/alu_inst/result0_carry__0/CO[3]
                         net (fo=1, routed)           0.000     3.652    iCPU/alu_inst/result0_carry__0_n_0
    SLICE_X93Y103        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     3.766 r  iCPU/alu_inst/result0_carry__1/CO[3]
                         net (fo=1, routed)           0.000     3.766    iCPU/alu_inst/result0_carry__1_n_0
    SLICE_X93Y104        CARRY4 (Prop_carry4_CI_O[2])
                                                      0.256     4.022 f  iCPU/alu_inst/result0_carry__2/O[2]
                         net (fo=33, routed)          1.771     5.793    iCPU/alu_inst/D[14]
    SLICE_X94Y107        LUT6 (Prop_lut6_I2_O)        0.302     6.095 r  iCPU/alu_inst/cs_mem_reg_i_19/O
                         net (fo=1, routed)           0.715     6.810    iCPU/alu_inst/cs_mem_reg_i_19_n_0
    SLICE_X94Y107        LUT6 (Prop_lut6_I2_O)        0.124     6.934 r  iCPU/alu_inst/cs_mem_reg_i_9/O
                         net (fo=1, routed)           0.427     7.361    iCPU/alu_inst/cs_mem_reg_i_9_n_0
    SLICE_X94Y108        LUT6 (Prop_lut6_I2_O)        0.124     7.485 r  iCPU/alu_inst/cs_mem_reg_i_2/O
                         net (fo=2, routed)           0.577     8.062    iDec/HEX4_reg[5]_0
    SLICE_X94Y108        LDCE (SetClr_ldce_CLR_Q)     0.898     8.960 f  iDec/cs_gpio_reg/Q
                         net (fo=6, routed)           1.528    10.487    iDec/cs_gpio
    SLICE_X96Y100        LUT2 (Prop_lut2_I0_O)        0.124    10.611 f  iDec/LEDS[3]_i_4/O
                         net (fo=2, routed)           0.980    11.591    iCPU/alu_inst/LEDS_reg[3]
    SLICE_X98Y101        LUT6 (Prop_lut6_I4_O)        0.124    11.715 f  iCPU/alu_inst/LEDS[3]_i_1/O
                         net (fo=4, routed)           0.986    12.702    iGPIO/E[0]
    SLICE_X112Y101       FDRE                                         f  iGPIO/LEDS_reg[2]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk0_clk_wiz_0 rise edge)
                                                    100.000   100.000 r  
    K17                  IBUF                         0.000   100.000 r  clk_125mhz_IBUF_inst/O
                         net (fo=2, routed)           1.162   101.162    iPLL/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.814    93.348 r  iPLL/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.012    95.360    iPLL/inst/clk0_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    95.451 r  iPLL/inst/clkout1_buf/O
                         net (fo=1069, routed)        1.861    97.312    iGPIO/clk0
    SLICE_X112Y101       FDRE                                         r  iGPIO/LEDS_reg[2]/C
                         clock pessimism              0.514    97.826    
                         clock uncertainty           -0.105    97.721    
    SLICE_X112Y101       FDRE (Setup_fdre_C_CE)      -0.169    97.552    iGPIO/LEDS_reg[2]
  -------------------------------------------------------------------
                         required time                         97.552    
                         arrival time                         -12.702    
  -------------------------------------------------------------------
                         slack                                 84.850    

Slack (MET) :             84.850ns  (required time - arrival time)
  Source:                 iCPU/regfile_inst/x10_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk0_clk_wiz_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            iGPIO/LEDS_reg[3]/CE
                            (rising edge-triggered cell FDRE clocked by clk0_clk_wiz_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk0_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            100.000ns  (clk0_clk_wiz_0 rise@100.000ns - clk0_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        14.893ns  (logic 3.917ns (26.301%)  route 10.976ns (73.699%))
  Logic Levels:           15  (CARRY4=4 LDCE=1 LUT2=2 LUT6=7 MUXF7=1)
  Clock Path Skew:        0.017ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.688ns = ( 97.312 - 100.000 ) 
    Source Clock Delay      (SCD):    -2.191ns
    Clock Pessimism Removal (CPR):    0.514ns
  Clock Uncertainty:      0.105ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.198ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk0_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    K17                  IBUF                         0.000     0.000 r  clk_125mhz_IBUF_inst/O
                         net (fo=2, routed)           1.285     1.285    iPLL/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.759    -6.474 r  iPLL/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.206    -4.268    iPLL/inst/clk0_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -4.167 r  iPLL/inst/clkout1_buf/O
                         net (fo=1069, routed)        1.976    -2.191    iCPU/regfile_inst/clk0
    SLICE_X93Y101        FDRE                                         r  iCPU/regfile_inst/x10_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X93Y101        FDRE (Prop_fdre_C_Q)         0.456    -1.735 r  iCPU/regfile_inst/x10_reg[2]/Q
                         net (fo=2, routed)           1.351    -0.384    iCPU/regfile_inst/x10_reg_n_0_[2]
    SLICE_X105Y98        LUT6 (Prop_lut6_I1_O)        0.124    -0.260 r  iCPU/regfile_inst/iMEM_i_399/O
                         net (fo=1, routed)           0.000    -0.260    iCPU/regfile_inst/iMEM_i_399_n_0
    SLICE_X105Y98        MUXF7 (Prop_muxf7_I0_O)      0.212    -0.048 r  iCPU/regfile_inst/iMEM_i_153/O
                         net (fo=1, routed)           0.942     0.894    iCPU/regfile_inst/iMEM_i_153_n_0
    SLICE_X109Y98        LUT6 (Prop_lut6_I3_O)        0.299     1.193 r  iCPU/regfile_inst/iMEM_i_31/O
                         net (fo=9, routed)           1.105     2.298    iCPU/regfile_inst/dinb[2]
    SLICE_X93Y100        LUT6 (Prop_lut6_I2_O)        0.124     2.422 r  iCPU/regfile_inst/result0_carry_i_23/O
                         net (fo=1, routed)           0.594     3.016    iCPU/regfile_inst/alusrc2[2]
    SLICE_X93Y101        LUT2 (Prop_lut2_I1_O)        0.124     3.140 r  iCPU/regfile_inst/result0_carry_i_6/O
                         net (fo=1, routed)           0.000     3.140    iCPU/alu_inst/S[2]
    SLICE_X93Y101        CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.398     3.538 r  iCPU/alu_inst/result0_carry/CO[3]
                         net (fo=1, routed)           0.000     3.538    iCPU/alu_inst/result0_carry_n_0
    SLICE_X93Y102        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     3.652 r  iCPU/alu_inst/result0_carry__0/CO[3]
                         net (fo=1, routed)           0.000     3.652    iCPU/alu_inst/result0_carry__0_n_0
    SLICE_X93Y103        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     3.766 r  iCPU/alu_inst/result0_carry__1/CO[3]
                         net (fo=1, routed)           0.000     3.766    iCPU/alu_inst/result0_carry__1_n_0
    SLICE_X93Y104        CARRY4 (Prop_carry4_CI_O[2])
                                                      0.256     4.022 f  iCPU/alu_inst/result0_carry__2/O[2]
                         net (fo=33, routed)          1.771     5.793    iCPU/alu_inst/D[14]
    SLICE_X94Y107        LUT6 (Prop_lut6_I2_O)        0.302     6.095 r  iCPU/alu_inst/cs_mem_reg_i_19/O
                         net (fo=1, routed)           0.715     6.810    iCPU/alu_inst/cs_mem_reg_i_19_n_0
    SLICE_X94Y107        LUT6 (Prop_lut6_I2_O)        0.124     6.934 r  iCPU/alu_inst/cs_mem_reg_i_9/O
                         net (fo=1, routed)           0.427     7.361    iCPU/alu_inst/cs_mem_reg_i_9_n_0
    SLICE_X94Y108        LUT6 (Prop_lut6_I2_O)        0.124     7.485 r  iCPU/alu_inst/cs_mem_reg_i_2/O
                         net (fo=2, routed)           0.577     8.062    iDec/HEX4_reg[5]_0
    SLICE_X94Y108        LDCE (SetClr_ldce_CLR_Q)     0.898     8.960 f  iDec/cs_gpio_reg/Q
                         net (fo=6, routed)           1.528    10.487    iDec/cs_gpio
    SLICE_X96Y100        LUT2 (Prop_lut2_I0_O)        0.124    10.611 f  iDec/LEDS[3]_i_4/O
                         net (fo=2, routed)           0.980    11.591    iCPU/alu_inst/LEDS_reg[3]
    SLICE_X98Y101        LUT6 (Prop_lut6_I4_O)        0.124    11.715 f  iCPU/alu_inst/LEDS[3]_i_1/O
                         net (fo=4, routed)           0.986    12.702    iGPIO/E[0]
    SLICE_X112Y101       FDRE                                         f  iGPIO/LEDS_reg[3]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk0_clk_wiz_0 rise edge)
                                                    100.000   100.000 r  
    K17                  IBUF                         0.000   100.000 r  clk_125mhz_IBUF_inst/O
                         net (fo=2, routed)           1.162   101.162    iPLL/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.814    93.348 r  iPLL/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.012    95.360    iPLL/inst/clk0_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    95.451 r  iPLL/inst/clkout1_buf/O
                         net (fo=1069, routed)        1.861    97.312    iGPIO/clk0
    SLICE_X112Y101       FDRE                                         r  iGPIO/LEDS_reg[3]/C
                         clock pessimism              0.514    97.826    
                         clock uncertainty           -0.105    97.721    
    SLICE_X112Y101       FDRE (Setup_fdre_C_CE)      -0.169    97.552    iGPIO/LEDS_reg[3]
  -------------------------------------------------------------------
                         required time                         97.552    
                         arrival time                         -12.702    
  -------------------------------------------------------------------
                         slack                                 84.850    

Slack (MET) :             85.099ns  (required time - arrival time)
  Source:                 iCPU/regfile_inst/x10_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk0_clk_wiz_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            iGPIO/HEX3_reg[2]/CE
                            (rising edge-triggered cell FDRE clocked by clk0_clk_wiz_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk0_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            100.000ns  (clk0_clk_wiz_0 rise@100.000ns - clk0_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        14.238ns  (logic 3.917ns (27.511%)  route 10.321ns (72.489%))
  Logic Levels:           15  (CARRY4=4 LDCE=1 LUT2=2 LUT6=7 MUXF7=1)
  Clock Path Skew:        -0.353ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.941ns = ( 97.059 - 100.000 ) 
    Source Clock Delay      (SCD):    -2.191ns
    Clock Pessimism Removal (CPR):    0.396ns
  Clock Uncertainty:      0.105ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.198ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk0_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    K17                  IBUF                         0.000     0.000 r  clk_125mhz_IBUF_inst/O
                         net (fo=2, routed)           1.285     1.285    iPLL/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.759    -6.474 r  iPLL/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.206    -4.268    iPLL/inst/clk0_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -4.167 r  iPLL/inst/clkout1_buf/O
                         net (fo=1069, routed)        1.976    -2.191    iCPU/regfile_inst/clk0
    SLICE_X93Y101        FDRE                                         r  iCPU/regfile_inst/x10_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X93Y101        FDRE (Prop_fdre_C_Q)         0.456    -1.735 r  iCPU/regfile_inst/x10_reg[2]/Q
                         net (fo=2, routed)           1.351    -0.384    iCPU/regfile_inst/x10_reg_n_0_[2]
    SLICE_X105Y98        LUT6 (Prop_lut6_I1_O)        0.124    -0.260 r  iCPU/regfile_inst/iMEM_i_399/O
                         net (fo=1, routed)           0.000    -0.260    iCPU/regfile_inst/iMEM_i_399_n_0
    SLICE_X105Y98        MUXF7 (Prop_muxf7_I0_O)      0.212    -0.048 r  iCPU/regfile_inst/iMEM_i_153/O
                         net (fo=1, routed)           0.942     0.894    iCPU/regfile_inst/iMEM_i_153_n_0
    SLICE_X109Y98        LUT6 (Prop_lut6_I3_O)        0.299     1.193 r  iCPU/regfile_inst/iMEM_i_31/O
                         net (fo=9, routed)           1.105     2.298    iCPU/regfile_inst/dinb[2]
    SLICE_X93Y100        LUT6 (Prop_lut6_I2_O)        0.124     2.422 r  iCPU/regfile_inst/result0_carry_i_23/O
                         net (fo=1, routed)           0.594     3.016    iCPU/regfile_inst/alusrc2[2]
    SLICE_X93Y101        LUT2 (Prop_lut2_I1_O)        0.124     3.140 r  iCPU/regfile_inst/result0_carry_i_6/O
                         net (fo=1, routed)           0.000     3.140    iCPU/alu_inst/S[2]
    SLICE_X93Y101        CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.398     3.538 r  iCPU/alu_inst/result0_carry/CO[3]
                         net (fo=1, routed)           0.000     3.538    iCPU/alu_inst/result0_carry_n_0
    SLICE_X93Y102        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     3.652 r  iCPU/alu_inst/result0_carry__0/CO[3]
                         net (fo=1, routed)           0.000     3.652    iCPU/alu_inst/result0_carry__0_n_0
    SLICE_X93Y103        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     3.766 r  iCPU/alu_inst/result0_carry__1/CO[3]
                         net (fo=1, routed)           0.000     3.766    iCPU/alu_inst/result0_carry__1_n_0
    SLICE_X93Y104        CARRY4 (Prop_carry4_CI_O[2])
                                                      0.256     4.022 f  iCPU/alu_inst/result0_carry__2/O[2]
                         net (fo=33, routed)          1.771     5.793    iCPU/alu_inst/D[14]
    SLICE_X94Y107        LUT6 (Prop_lut6_I2_O)        0.302     6.095 r  iCPU/alu_inst/cs_mem_reg_i_19/O
                         net (fo=1, routed)           0.715     6.810    iCPU/alu_inst/cs_mem_reg_i_19_n_0
    SLICE_X94Y107        LUT6 (Prop_lut6_I2_O)        0.124     6.934 r  iCPU/alu_inst/cs_mem_reg_i_9/O
                         net (fo=1, routed)           0.427     7.361    iCPU/alu_inst/cs_mem_reg_i_9_n_0
    SLICE_X94Y108        LUT6 (Prop_lut6_I2_O)        0.124     7.485 r  iCPU/alu_inst/cs_mem_reg_i_2/O
                         net (fo=2, routed)           0.577     8.062    iDec/HEX4_reg[5]_0
    SLICE_X94Y108        LDCE (SetClr_ldce_CLR_Q)     0.898     8.960 f  iDec/cs_gpio_reg/Q
                         net (fo=6, routed)           1.528    10.487    iDec/cs_gpio
    SLICE_X96Y100        LUT2 (Prop_lut2_I0_O)        0.124    10.611 f  iDec/LEDS[3]_i_4/O
                         net (fo=2, routed)           0.811    11.423    iCPU/alu_inst/LEDS_reg[3]
    SLICE_X96Y98         LUT6 (Prop_lut6_I0_O)        0.124    11.547 f  iCPU/alu_inst/HEX3[5]_i_1/O
                         net (fo=6, routed)           0.500    12.047    iGPIO/HEX3_reg[5]_0[0]
    SLICE_X99Y98         FDRE                                         f  iGPIO/HEX3_reg[2]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk0_clk_wiz_0 rise edge)
                                                    100.000   100.000 r  
    K17                  IBUF                         0.000   100.000 r  clk_125mhz_IBUF_inst/O
                         net (fo=2, routed)           1.162   101.162    iPLL/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.814    93.348 r  iPLL/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.012    95.360    iPLL/inst/clk0_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    95.451 r  iPLL/inst/clkout1_buf/O
                         net (fo=1069, routed)        1.609    97.060    iGPIO/clk0
    SLICE_X99Y98         FDRE                                         r  iGPIO/HEX3_reg[2]/C
                         clock pessimism              0.396    97.456    
                         clock uncertainty           -0.105    97.351    
    SLICE_X99Y98         FDRE (Setup_fdre_C_CE)      -0.205    97.146    iGPIO/HEX3_reg[2]
  -------------------------------------------------------------------
                         required time                         97.146    
                         arrival time                         -12.047    
  -------------------------------------------------------------------
                         slack                                 85.099    

Slack (MET) :             85.099ns  (required time - arrival time)
  Source:                 iCPU/regfile_inst/x10_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk0_clk_wiz_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            iGPIO/HEX3_reg[3]/CE
                            (rising edge-triggered cell FDRE clocked by clk0_clk_wiz_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk0_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            100.000ns  (clk0_clk_wiz_0 rise@100.000ns - clk0_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        14.238ns  (logic 3.917ns (27.511%)  route 10.321ns (72.489%))
  Logic Levels:           15  (CARRY4=4 LDCE=1 LUT2=2 LUT6=7 MUXF7=1)
  Clock Path Skew:        -0.353ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.941ns = ( 97.059 - 100.000 ) 
    Source Clock Delay      (SCD):    -2.191ns
    Clock Pessimism Removal (CPR):    0.396ns
  Clock Uncertainty:      0.105ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.198ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk0_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    K17                  IBUF                         0.000     0.000 r  clk_125mhz_IBUF_inst/O
                         net (fo=2, routed)           1.285     1.285    iPLL/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.759    -6.474 r  iPLL/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.206    -4.268    iPLL/inst/clk0_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -4.167 r  iPLL/inst/clkout1_buf/O
                         net (fo=1069, routed)        1.976    -2.191    iCPU/regfile_inst/clk0
    SLICE_X93Y101        FDRE                                         r  iCPU/regfile_inst/x10_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X93Y101        FDRE (Prop_fdre_C_Q)         0.456    -1.735 r  iCPU/regfile_inst/x10_reg[2]/Q
                         net (fo=2, routed)           1.351    -0.384    iCPU/regfile_inst/x10_reg_n_0_[2]
    SLICE_X105Y98        LUT6 (Prop_lut6_I1_O)        0.124    -0.260 r  iCPU/regfile_inst/iMEM_i_399/O
                         net (fo=1, routed)           0.000    -0.260    iCPU/regfile_inst/iMEM_i_399_n_0
    SLICE_X105Y98        MUXF7 (Prop_muxf7_I0_O)      0.212    -0.048 r  iCPU/regfile_inst/iMEM_i_153/O
                         net (fo=1, routed)           0.942     0.894    iCPU/regfile_inst/iMEM_i_153_n_0
    SLICE_X109Y98        LUT6 (Prop_lut6_I3_O)        0.299     1.193 r  iCPU/regfile_inst/iMEM_i_31/O
                         net (fo=9, routed)           1.105     2.298    iCPU/regfile_inst/dinb[2]
    SLICE_X93Y100        LUT6 (Prop_lut6_I2_O)        0.124     2.422 r  iCPU/regfile_inst/result0_carry_i_23/O
                         net (fo=1, routed)           0.594     3.016    iCPU/regfile_inst/alusrc2[2]
    SLICE_X93Y101        LUT2 (Prop_lut2_I1_O)        0.124     3.140 r  iCPU/regfile_inst/result0_carry_i_6/O
                         net (fo=1, routed)           0.000     3.140    iCPU/alu_inst/S[2]
    SLICE_X93Y101        CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.398     3.538 r  iCPU/alu_inst/result0_carry/CO[3]
                         net (fo=1, routed)           0.000     3.538    iCPU/alu_inst/result0_carry_n_0
    SLICE_X93Y102        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     3.652 r  iCPU/alu_inst/result0_carry__0/CO[3]
                         net (fo=1, routed)           0.000     3.652    iCPU/alu_inst/result0_carry__0_n_0
    SLICE_X93Y103        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     3.766 r  iCPU/alu_inst/result0_carry__1/CO[3]
                         net (fo=1, routed)           0.000     3.766    iCPU/alu_inst/result0_carry__1_n_0
    SLICE_X93Y104        CARRY4 (Prop_carry4_CI_O[2])
                                                      0.256     4.022 f  iCPU/alu_inst/result0_carry__2/O[2]
                         net (fo=33, routed)          1.771     5.793    iCPU/alu_inst/D[14]
    SLICE_X94Y107        LUT6 (Prop_lut6_I2_O)        0.302     6.095 r  iCPU/alu_inst/cs_mem_reg_i_19/O
                         net (fo=1, routed)           0.715     6.810    iCPU/alu_inst/cs_mem_reg_i_19_n_0
    SLICE_X94Y107        LUT6 (Prop_lut6_I2_O)        0.124     6.934 r  iCPU/alu_inst/cs_mem_reg_i_9/O
                         net (fo=1, routed)           0.427     7.361    iCPU/alu_inst/cs_mem_reg_i_9_n_0
    SLICE_X94Y108        LUT6 (Prop_lut6_I2_O)        0.124     7.485 r  iCPU/alu_inst/cs_mem_reg_i_2/O
                         net (fo=2, routed)           0.577     8.062    iDec/HEX4_reg[5]_0
    SLICE_X94Y108        LDCE (SetClr_ldce_CLR_Q)     0.898     8.960 f  iDec/cs_gpio_reg/Q
                         net (fo=6, routed)           1.528    10.487    iDec/cs_gpio
    SLICE_X96Y100        LUT2 (Prop_lut2_I0_O)        0.124    10.611 f  iDec/LEDS[3]_i_4/O
                         net (fo=2, routed)           0.811    11.423    iCPU/alu_inst/LEDS_reg[3]
    SLICE_X96Y98         LUT6 (Prop_lut6_I0_O)        0.124    11.547 f  iCPU/alu_inst/HEX3[5]_i_1/O
                         net (fo=6, routed)           0.500    12.047    iGPIO/HEX3_reg[5]_0[0]
    SLICE_X99Y98         FDRE                                         f  iGPIO/HEX3_reg[3]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk0_clk_wiz_0 rise edge)
                                                    100.000   100.000 r  
    K17                  IBUF                         0.000   100.000 r  clk_125mhz_IBUF_inst/O
                         net (fo=2, routed)           1.162   101.162    iPLL/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.814    93.348 r  iPLL/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.012    95.360    iPLL/inst/clk0_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    95.451 r  iPLL/inst/clkout1_buf/O
                         net (fo=1069, routed)        1.609    97.060    iGPIO/clk0
    SLICE_X99Y98         FDRE                                         r  iGPIO/HEX3_reg[3]/C
                         clock pessimism              0.396    97.456    
                         clock uncertainty           -0.105    97.351    
    SLICE_X99Y98         FDRE (Setup_fdre_C_CE)      -0.205    97.146    iGPIO/HEX3_reg[3]
  -------------------------------------------------------------------
                         required time                         97.146    
                         arrival time                         -12.047    
  -------------------------------------------------------------------
                         slack                                 85.099    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.178ns  (arrival time - required time)
  Source:                 iSeg7/seg_com_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by clk0_clk_wiz_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            iSeg7/seg_com_reg[1]_lopt_replica/D
                            (rising edge-triggered cell FDCE clocked by clk0_clk_wiz_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk0_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk0_clk_wiz_0 rise@0.000ns - clk0_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.238ns  (logic 0.164ns (68.781%)  route 0.074ns (31.219%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -1.268ns
    Source Clock Delay      (SCD):    -0.842ns
    Clock Pessimism Removal (CPR):    -0.439ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk0_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    K17                  IBUF                         0.000     0.000 r  clk_125mhz_IBUF_inst/O
                         net (fo=2, routed)           0.440     0.440    iPLL/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.613    -2.172 r  iPLL/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.696    -1.476    iPLL/inst/clk0_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.450 r  iPLL/inst/clkout1_buf/O
                         net (fo=1069, routed)        0.608    -0.842    iSeg7/clk0
    SLICE_X98Y96         FDCE                                         r  iSeg7/seg_com_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X98Y96         FDCE (Prop_fdce_C_Q)         0.164    -0.678 r  iSeg7/seg_com_reg[2]/Q
                         net (fo=9, routed)           0.074    -0.604    iSeg7/Q[2]
    SLICE_X99Y96         FDCE                                         r  iSeg7/seg_com_reg[1]_lopt_replica/D
  -------------------------------------------------------------------    -------------------

                         (clock clk0_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    K17                  IBUF                         0.000     0.000 r  clk_125mhz_IBUF_inst/O
                         net (fo=2, routed)           0.480     0.480    iPLL/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.407    -2.927 r  iPLL/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.752    -2.175    iPLL/inst/clk0_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -2.146 r  iPLL/inst/clkout1_buf/O
                         net (fo=1069, routed)        0.878    -1.268    iSeg7/clk0
    SLICE_X99Y96         FDCE                                         r  iSeg7/seg_com_reg[1]_lopt_replica/C
                         clock pessimism              0.439    -0.829    
    SLICE_X99Y96         FDCE (Hold_fdce_C_D)         0.047    -0.782    iSeg7/seg_com_reg[1]_lopt_replica
  -------------------------------------------------------------------
                         required time                          0.782    
                         arrival time                          -0.604    
  -------------------------------------------------------------------
                         slack                                  0.178    

Slack (MET) :             0.233ns  (arrival time - required time)
  Source:                 iSeg7/seg_com_reg[3]/C
                            (rising edge-triggered cell FDCE clocked by clk0_clk_wiz_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            iSeg7/seg_com_reg[2]_lopt_replica/D
                            (rising edge-triggered cell FDCE clocked by clk0_clk_wiz_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk0_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk0_clk_wiz_0 rise@0.000ns - clk0_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.280ns  (logic 0.141ns (50.291%)  route 0.139ns (49.709%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -1.268ns
    Source Clock Delay      (SCD):    -0.842ns
    Clock Pessimism Removal (CPR):    -0.426ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk0_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    K17                  IBUF                         0.000     0.000 r  clk_125mhz_IBUF_inst/O
                         net (fo=2, routed)           0.440     0.440    iPLL/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.613    -2.172 r  iPLL/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.696    -1.476    iPLL/inst/clk0_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.450 r  iPLL/inst/clkout1_buf/O
                         net (fo=1069, routed)        0.608    -0.842    iSeg7/clk0
    SLICE_X99Y96         FDCE                                         r  iSeg7/seg_com_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X99Y96         FDCE (Prop_fdce_C_Q)         0.141    -0.701 r  iSeg7/seg_com_reg[3]/Q
                         net (fo=9, routed)           0.139    -0.562    iSeg7/Q[3]
    SLICE_X99Y96         FDCE                                         r  iSeg7/seg_com_reg[2]_lopt_replica/D
  -------------------------------------------------------------------    -------------------

                         (clock clk0_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    K17                  IBUF                         0.000     0.000 r  clk_125mhz_IBUF_inst/O
                         net (fo=2, routed)           0.480     0.480    iPLL/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.407    -2.927 r  iPLL/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.752    -2.175    iPLL/inst/clk0_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -2.146 r  iPLL/inst/clkout1_buf/O
                         net (fo=1069, routed)        0.878    -1.268    iSeg7/clk0
    SLICE_X99Y96         FDCE                                         r  iSeg7/seg_com_reg[2]_lopt_replica/C
                         clock pessimism              0.426    -0.842    
    SLICE_X99Y96         FDCE (Hold_fdce_C_D)         0.047    -0.795    iSeg7/seg_com_reg[2]_lopt_replica
  -------------------------------------------------------------------
                         required time                          0.795    
                         arrival time                          -0.562    
  -------------------------------------------------------------------
                         slack                                  0.233    

Slack (MET) :             0.253ns  (arrival time - required time)
  Source:                 iSeg7/seg_com_reg[5]/C
                            (rising edge-triggered cell FDPE clocked by clk0_clk_wiz_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            iSeg7/seg_com_reg[4]/D
                            (rising edge-triggered cell FDCE clocked by clk0_clk_wiz_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk0_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk0_clk_wiz_0 rise@0.000ns - clk0_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.276ns  (logic 0.128ns (46.433%)  route 0.148ns (53.567%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -1.268ns
    Source Clock Delay      (SCD):    -0.842ns
    Clock Pessimism Removal (CPR):    -0.439ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk0_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    K17                  IBUF                         0.000     0.000 r  clk_125mhz_IBUF_inst/O
                         net (fo=2, routed)           0.440     0.440    iPLL/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.613    -2.172 r  iPLL/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.696    -1.476    iPLL/inst/clk0_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.450 r  iPLL/inst/clkout1_buf/O
                         net (fo=1069, routed)        0.608    -0.842    iSeg7/clk0
    SLICE_X99Y96         FDPE                                         r  iSeg7/seg_com_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X99Y96         FDPE (Prop_fdpe_C_Q)         0.128    -0.714 r  iSeg7/seg_com_reg[5]/Q
                         net (fo=9, routed)           0.148    -0.567    iSeg7/Q[5]
    SLICE_X98Y96         FDCE                                         r  iSeg7/seg_com_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk0_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    K17                  IBUF                         0.000     0.000 r  clk_125mhz_IBUF_inst/O
                         net (fo=2, routed)           0.480     0.480    iPLL/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.407    -2.927 r  iPLL/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.752    -2.175    iPLL/inst/clk0_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -2.146 r  iPLL/inst/clkout1_buf/O
                         net (fo=1069, routed)        0.878    -1.268    iSeg7/clk0
    SLICE_X98Y96         FDCE                                         r  iSeg7/seg_com_reg[4]/C
                         clock pessimism              0.439    -0.829    
    SLICE_X98Y96         FDCE (Hold_fdce_C_D)         0.010    -0.819    iSeg7/seg_com_reg[4]
  -------------------------------------------------------------------
                         required time                          0.819    
                         arrival time                          -0.567    
  -------------------------------------------------------------------
                         slack                                  0.253    

Slack (MET) :             0.253ns  (arrival time - required time)
  Source:                 iSeg7/seg_com_reg[4]/C
                            (rising edge-triggered cell FDCE clocked by clk0_clk_wiz_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            iSeg7/seg_com_reg[3]/D
                            (rising edge-triggered cell FDCE clocked by clk0_clk_wiz_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk0_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk0_clk_wiz_0 rise@0.000ns - clk0_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.313ns  (logic 0.164ns (52.411%)  route 0.149ns (47.589%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -1.268ns
    Source Clock Delay      (SCD):    -0.842ns
    Clock Pessimism Removal (CPR):    -0.439ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk0_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    K17                  IBUF                         0.000     0.000 r  clk_125mhz_IBUF_inst/O
                         net (fo=2, routed)           0.440     0.440    iPLL/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.613    -2.172 r  iPLL/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.696    -1.476    iPLL/inst/clk0_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.450 r  iPLL/inst/clkout1_buf/O
                         net (fo=1069, routed)        0.608    -0.842    iSeg7/clk0
    SLICE_X98Y96         FDCE                                         r  iSeg7/seg_com_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X98Y96         FDCE (Prop_fdce_C_Q)         0.164    -0.678 r  iSeg7/seg_com_reg[4]/Q
                         net (fo=9, routed)           0.149    -0.529    iSeg7/Q[4]
    SLICE_X99Y96         FDCE                                         r  iSeg7/seg_com_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk0_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    K17                  IBUF                         0.000     0.000 r  clk_125mhz_IBUF_inst/O
                         net (fo=2, routed)           0.480     0.480    iPLL/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.407    -2.927 r  iPLL/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.752    -2.175    iPLL/inst/clk0_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -2.146 r  iPLL/inst/clkout1_buf/O
                         net (fo=1069, routed)        0.878    -1.268    iSeg7/clk0
    SLICE_X99Y96         FDCE                                         r  iSeg7/seg_com_reg[3]/C
                         clock pessimism              0.439    -0.829    
    SLICE_X99Y96         FDCE (Hold_fdce_C_D)         0.047    -0.782    iSeg7/seg_com_reg[3]
  -------------------------------------------------------------------
                         required time                          0.782    
                         arrival time                          -0.529    
  -------------------------------------------------------------------
                         slack                                  0.253    

Slack (MET) :             0.264ns  (arrival time - required time)
  Source:                 iCPU/pc_reg[5]/C
                            (rising edge-triggered cell FDCE clocked by clk0_clk_wiz_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            iCPU/pc_reg[5]/D
                            (rising edge-triggered cell FDCE clocked by clk0_clk_wiz_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk0_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk0_clk_wiz_0 rise@0.000ns - clk0_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.369ns  (logic 0.249ns (67.412%)  route 0.120ns (32.588%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -1.183ns
    Source Clock Delay      (SCD):    -0.761ns
    Clock Pessimism Removal (CPR):    -0.422ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk0_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    K17                  IBUF                         0.000     0.000 r  clk_125mhz_IBUF_inst/O
                         net (fo=2, routed)           0.440     0.440    iPLL/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.613    -2.172 r  iPLL/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.696    -1.476    iPLL/inst/clk0_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.450 r  iPLL/inst/clkout1_buf/O
                         net (fo=1069, routed)        0.689    -0.761    iCPU/clk0
    SLICE_X91Y101        FDCE                                         r  iCPU/pc_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X91Y101        FDCE (Prop_fdce_C_Q)         0.141    -0.620 r  iCPU/pc_reg[5]/Q
                         net (fo=3, routed)           0.120    -0.499    iCPU/addra[3]
    SLICE_X91Y101        CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.108    -0.391 r  iCPU/pc_reg[2]_i_1/O[3]
                         net (fo=1, routed)           0.000    -0.391    iCPU/pc_reg[2]_i_1_n_4
    SLICE_X91Y101        FDCE                                         r  iCPU/pc_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk0_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    K17                  IBUF                         0.000     0.000 r  clk_125mhz_IBUF_inst/O
                         net (fo=2, routed)           0.480     0.480    iPLL/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.407    -2.927 r  iPLL/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.752    -2.175    iPLL/inst/clk0_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -2.146 r  iPLL/inst/clkout1_buf/O
                         net (fo=1069, routed)        0.963    -1.183    iCPU/clk0
    SLICE_X91Y101        FDCE                                         r  iCPU/pc_reg[5]/C
                         clock pessimism              0.422    -0.761    
    SLICE_X91Y101        FDCE (Hold_fdce_C_D)         0.105    -0.656    iCPU/pc_reg[5]
  -------------------------------------------------------------------
                         required time                          0.656    
                         arrival time                          -0.391    
  -------------------------------------------------------------------
                         slack                                  0.264    

Slack (MET) :             0.268ns  (arrival time - required time)
  Source:                 iCPU/pc_reg[6]/C
                            (rising edge-triggered cell FDCE clocked by clk0_clk_wiz_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            iCPU/pc_reg[6]/D
                            (rising edge-triggered cell FDCE clocked by clk0_clk_wiz_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk0_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk0_clk_wiz_0 rise@0.000ns - clk0_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.373ns  (logic 0.256ns (68.576%)  route 0.117ns (31.424%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -1.183ns
    Source Clock Delay      (SCD):    -0.761ns
    Clock Pessimism Removal (CPR):    -0.422ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk0_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    K17                  IBUF                         0.000     0.000 r  clk_125mhz_IBUF_inst/O
                         net (fo=2, routed)           0.440     0.440    iPLL/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.613    -2.172 r  iPLL/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.696    -1.476    iPLL/inst/clk0_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.450 r  iPLL/inst/clkout1_buf/O
                         net (fo=1069, routed)        0.689    -0.761    iCPU/clk0
    SLICE_X91Y102        FDCE                                         r  iCPU/pc_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X91Y102        FDCE (Prop_fdce_C_Q)         0.141    -0.620 r  iCPU/pc_reg[6]/Q
                         net (fo=3, routed)           0.117    -0.502    iCPU/addra[4]
    SLICE_X91Y102        CARRY4 (Prop_carry4_S[0]_O[0])
                                                      0.115    -0.387 r  iCPU/pc_reg[6]_i_1/O[0]
                         net (fo=1, routed)           0.000    -0.387    iCPU/pc_reg[6]_i_1_n_7
    SLICE_X91Y102        FDCE                                         r  iCPU/pc_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk0_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    K17                  IBUF                         0.000     0.000 r  clk_125mhz_IBUF_inst/O
                         net (fo=2, routed)           0.480     0.480    iPLL/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.407    -2.927 r  iPLL/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.752    -2.175    iPLL/inst/clk0_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -2.146 r  iPLL/inst/clkout1_buf/O
                         net (fo=1069, routed)        0.963    -1.183    iCPU/clk0
    SLICE_X91Y102        FDCE                                         r  iCPU/pc_reg[6]/C
                         clock pessimism              0.422    -0.761    
    SLICE_X91Y102        FDCE (Hold_fdce_C_D)         0.105    -0.656    iCPU/pc_reg[6]
  -------------------------------------------------------------------
                         required time                          0.656    
                         arrival time                          -0.387    
  -------------------------------------------------------------------
                         slack                                  0.268    

Slack (MET) :             0.271ns  (arrival time - required time)
  Source:                 iCPU/pc_reg[10]/C
                            (rising edge-triggered cell FDCE clocked by clk0_clk_wiz_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            iCPU/pc_reg[10]/D
                            (rising edge-triggered cell FDCE clocked by clk0_clk_wiz_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk0_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk0_clk_wiz_0 rise@0.000ns - clk0_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.376ns  (logic 0.256ns (68.169%)  route 0.120ns (31.831%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -1.184ns
    Source Clock Delay      (SCD):    -0.762ns
    Clock Pessimism Removal (CPR):    -0.422ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk0_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    K17                  IBUF                         0.000     0.000 r  clk_125mhz_IBUF_inst/O
                         net (fo=2, routed)           0.440     0.440    iPLL/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.613    -2.172 r  iPLL/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.696    -1.476    iPLL/inst/clk0_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.450 r  iPLL/inst/clkout1_buf/O
                         net (fo=1069, routed)        0.688    -0.762    iCPU/clk0
    SLICE_X91Y103        FDCE                                         r  iCPU/pc_reg[10]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X91Y103        FDCE (Prop_fdce_C_Q)         0.141    -0.621 r  iCPU/pc_reg[10]/Q
                         net (fo=3, routed)           0.120    -0.501    iCPU/addra[8]
    SLICE_X91Y103        CARRY4 (Prop_carry4_S[0]_O[0])
                                                      0.115    -0.386 r  iCPU/pc_reg[10]_i_1/O[0]
                         net (fo=1, routed)           0.000    -0.386    iCPU/pc_reg[10]_i_1_n_7
    SLICE_X91Y103        FDCE                                         r  iCPU/pc_reg[10]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk0_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    K17                  IBUF                         0.000     0.000 r  clk_125mhz_IBUF_inst/O
                         net (fo=2, routed)           0.480     0.480    iPLL/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.407    -2.927 r  iPLL/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.752    -2.175    iPLL/inst/clk0_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -2.146 r  iPLL/inst/clkout1_buf/O
                         net (fo=1069, routed)        0.962    -1.184    iCPU/clk0
    SLICE_X91Y103        FDCE                                         r  iCPU/pc_reg[10]/C
                         clock pessimism              0.422    -0.762    
    SLICE_X91Y103        FDCE (Hold_fdce_C_D)         0.105    -0.657    iCPU/pc_reg[10]
  -------------------------------------------------------------------
                         required time                          0.657    
                         arrival time                          -0.386    
  -------------------------------------------------------------------
                         slack                                  0.271    

Slack (MET) :             0.276ns  (arrival time - required time)
  Source:                 iSeg7/seg_cnt_reg[11]/C
                            (rising edge-triggered cell FDCE clocked by clk0_clk_wiz_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            iSeg7/seg_cnt_reg[11]/D
                            (rising edge-triggered cell FDCE clocked by clk0_clk_wiz_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk0_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk0_clk_wiz_0 rise@0.000ns - clk0_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.410ns  (logic 0.273ns (66.568%)  route 0.137ns (33.432%))
  Logic Levels:           2  (CARRY4=1 LUT2=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -1.268ns
    Source Clock Delay      (SCD):    -0.842ns
    Clock Pessimism Removal (CPR):    -0.426ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk0_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    K17                  IBUF                         0.000     0.000 r  clk_125mhz_IBUF_inst/O
                         net (fo=2, routed)           0.440     0.440    iPLL/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.613    -2.172 r  iPLL/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.696    -1.476    iPLL/inst/clk0_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.450 r  iPLL/inst/clkout1_buf/O
                         net (fo=1069, routed)        0.608    -0.842    iSeg7/clk0
    SLICE_X100Y96        FDCE                                         r  iSeg7/seg_cnt_reg[11]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X100Y96        FDCE (Prop_fdce_C_Q)         0.164    -0.678 r  iSeg7/seg_cnt_reg[11]/Q
                         net (fo=1, routed)           0.137    -0.541    iSeg7/seg_cnt_reg_n_0_[11]
    SLICE_X100Y96        LUT2 (Prop_lut2_I0_O)        0.045    -0.496 r  iSeg7/seg_cnt[8]_i_2/O
                         net (fo=1, routed)           0.000    -0.496    iSeg7/seg_cnt[8]_i_2_n_0
    SLICE_X100Y96        CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.064    -0.432 r  iSeg7/seg_cnt_reg[8]_i_1/O[3]
                         net (fo=1, routed)           0.000    -0.432    iSeg7/seg_cnt_reg[8]_i_1_n_4
    SLICE_X100Y96        FDCE                                         r  iSeg7/seg_cnt_reg[11]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk0_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    K17                  IBUF                         0.000     0.000 r  clk_125mhz_IBUF_inst/O
                         net (fo=2, routed)           0.480     0.480    iPLL/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.407    -2.927 r  iPLL/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.752    -2.175    iPLL/inst/clk0_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -2.146 r  iPLL/inst/clkout1_buf/O
                         net (fo=1069, routed)        0.878    -1.268    iSeg7/clk0
    SLICE_X100Y96        FDCE                                         r  iSeg7/seg_cnt_reg[11]/C
                         clock pessimism              0.426    -0.842    
    SLICE_X100Y96        FDCE (Hold_fdce_C_D)         0.134    -0.708    iSeg7/seg_cnt_reg[11]
  -------------------------------------------------------------------
                         required time                          0.708    
                         arrival time                          -0.432    
  -------------------------------------------------------------------
                         slack                                  0.276    

Slack (MET) :             0.276ns  (arrival time - required time)
  Source:                 iSeg7/seg_cnt_reg[3]/C
                            (rising edge-triggered cell FDCE clocked by clk0_clk_wiz_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            iSeg7/seg_cnt_reg[3]/D
                            (rising edge-triggered cell FDCE clocked by clk0_clk_wiz_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk0_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk0_clk_wiz_0 rise@0.000ns - clk0_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.410ns  (logic 0.273ns (66.568%)  route 0.137ns (33.432%))
  Logic Levels:           2  (CARRY4=1 LUT2=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -1.268ns
    Source Clock Delay      (SCD):    -0.842ns
    Clock Pessimism Removal (CPR):    -0.426ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk0_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    K17                  IBUF                         0.000     0.000 r  clk_125mhz_IBUF_inst/O
                         net (fo=2, routed)           0.440     0.440    iPLL/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.613    -2.172 r  iPLL/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.696    -1.476    iPLL/inst/clk0_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.450 r  iPLL/inst/clkout1_buf/O
                         net (fo=1069, routed)        0.608    -0.842    iSeg7/clk0
    SLICE_X100Y94        FDCE                                         r  iSeg7/seg_cnt_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X100Y94        FDCE (Prop_fdce_C_Q)         0.164    -0.678 r  iSeg7/seg_cnt_reg[3]/Q
                         net (fo=1, routed)           0.137    -0.541    iSeg7/seg_cnt_reg_n_0_[3]
    SLICE_X100Y94        LUT2 (Prop_lut2_I0_O)        0.045    -0.496 r  iSeg7/seg_cnt[0]_i_3/O
                         net (fo=1, routed)           0.000    -0.496    iSeg7/seg_cnt[0]_i_3_n_0
    SLICE_X100Y94        CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.064    -0.432 r  iSeg7/seg_cnt_reg[0]_i_1/O[3]
                         net (fo=1, routed)           0.000    -0.432    iSeg7/seg_cnt_reg[0]_i_1_n_4
    SLICE_X100Y94        FDCE                                         r  iSeg7/seg_cnt_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk0_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    K17                  IBUF                         0.000     0.000 r  clk_125mhz_IBUF_inst/O
                         net (fo=2, routed)           0.480     0.480    iPLL/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.407    -2.927 r  iPLL/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.752    -2.175    iPLL/inst/clk0_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -2.146 r  iPLL/inst/clkout1_buf/O
                         net (fo=1069, routed)        0.878    -1.268    iSeg7/clk0
    SLICE_X100Y94        FDCE                                         r  iSeg7/seg_cnt_reg[3]/C
                         clock pessimism              0.426    -0.842    
    SLICE_X100Y94        FDCE (Hold_fdce_C_D)         0.134    -0.708    iSeg7/seg_cnt_reg[3]
  -------------------------------------------------------------------
                         required time                          0.708    
                         arrival time                          -0.432    
  -------------------------------------------------------------------
                         slack                                  0.276    

Slack (MET) :             0.276ns  (arrival time - required time)
  Source:                 iSeg7/seg_cnt_reg[7]/C
                            (rising edge-triggered cell FDCE clocked by clk0_clk_wiz_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            iSeg7/seg_cnt_reg[7]/D
                            (rising edge-triggered cell FDCE clocked by clk0_clk_wiz_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk0_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk0_clk_wiz_0 rise@0.000ns - clk0_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.410ns  (logic 0.273ns (66.568%)  route 0.137ns (33.432%))
  Logic Levels:           2  (CARRY4=1 LUT2=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -1.268ns
    Source Clock Delay      (SCD):    -0.842ns
    Clock Pessimism Removal (CPR):    -0.426ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk0_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    K17                  IBUF                         0.000     0.000 r  clk_125mhz_IBUF_inst/O
                         net (fo=2, routed)           0.440     0.440    iPLL/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.613    -2.172 r  iPLL/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.696    -1.476    iPLL/inst/clk0_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.450 r  iPLL/inst/clkout1_buf/O
                         net (fo=1069, routed)        0.608    -0.842    iSeg7/clk0
    SLICE_X100Y95        FDCE                                         r  iSeg7/seg_cnt_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X100Y95        FDCE (Prop_fdce_C_Q)         0.164    -0.678 r  iSeg7/seg_cnt_reg[7]/Q
                         net (fo=1, routed)           0.137    -0.541    iSeg7/seg_cnt_reg_n_0_[7]
    SLICE_X100Y95        LUT2 (Prop_lut2_I0_O)        0.045    -0.496 r  iSeg7/seg_cnt[4]_i_2/O
                         net (fo=1, routed)           0.000    -0.496    iSeg7/seg_cnt[4]_i_2_n_0
    SLICE_X100Y95        CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.064    -0.432 r  iSeg7/seg_cnt_reg[4]_i_1/O[3]
                         net (fo=1, routed)           0.000    -0.432    iSeg7/seg_cnt_reg[4]_i_1_n_4
    SLICE_X100Y95        FDCE                                         r  iSeg7/seg_cnt_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk0_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    K17                  IBUF                         0.000     0.000 r  clk_125mhz_IBUF_inst/O
                         net (fo=2, routed)           0.480     0.480    iPLL/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.407    -2.927 r  iPLL/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.752    -2.175    iPLL/inst/clk0_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -2.146 r  iPLL/inst/clkout1_buf/O
                         net (fo=1069, routed)        0.878    -1.268    iSeg7/clk0
    SLICE_X100Y95        FDCE                                         r  iSeg7/seg_cnt_reg[7]/C
                         clock pessimism              0.426    -0.842    
    SLICE_X100Y95        FDCE (Hold_fdce_C_D)         0.134    -0.708    iSeg7/seg_cnt_reg[7]
  -------------------------------------------------------------------
                         required time                          0.708    
                         arrival time                          -0.432    
  -------------------------------------------------------------------
                         slack                                  0.276    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk0_clk_wiz_0
Waveform(ns):       { 0.000 50.000 }
Period(ns):         100.000
Sources:            { iPLL/inst/mmcm_adv_inst/CLKOUT0 }

Check Type        Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period        n/a     BUFG/I              n/a            2.155         100.000     97.845     BUFGCTRL_X0Y16   iPLL/inst/clkout1_buf/I
Min Period        n/a     MMCME2_ADV/CLKOUT0  n/a            1.249         100.000     98.751     MMCME2_ADV_X1Y2  iPLL/inst/mmcm_adv_inst/CLKOUT0
Min Period        n/a     FDCE/C              n/a            1.000         100.000     99.000     SLICE_X91Y103    iCPU/pc_reg[10]/C
Min Period        n/a     FDCE/C              n/a            1.000         100.000     99.000     SLICE_X91Y103    iCPU/pc_reg[11]/C
Min Period        n/a     FDCE/C              n/a            1.000         100.000     99.000     SLICE_X91Y103    iCPU/pc_reg[12]/C
Min Period        n/a     FDCE/C              n/a            1.000         100.000     99.000     SLICE_X91Y101    iCPU/pc_reg[2]/C
Min Period        n/a     FDCE/C              n/a            1.000         100.000     99.000     SLICE_X91Y101    iCPU/pc_reg[3]/C
Min Period        n/a     FDCE/C              n/a            1.000         100.000     99.000     SLICE_X91Y101    iCPU/pc_reg[4]/C
Min Period        n/a     FDCE/C              n/a            1.000         100.000     99.000     SLICE_X91Y101    iCPU/pc_reg[5]/C
Min Period        n/a     FDCE/C              n/a            1.000         100.000     99.000     SLICE_X91Y102    iCPU/pc_reg[6]/C
Max Period        n/a     MMCME2_ADV/CLKOUT0  n/a            213.360       100.000     113.360    MMCME2_ADV_X1Y2  iPLL/inst/mmcm_adv_inst/CLKOUT0
Low Pulse Width   Slow    FDCE/C              n/a            0.500         50.000      49.500     SLICE_X91Y103    iCPU/pc_reg[10]/C
Low Pulse Width   Fast    FDCE/C              n/a            0.500         50.000      49.500     SLICE_X91Y103    iCPU/pc_reg[10]/C
Low Pulse Width   Slow    FDCE/C              n/a            0.500         50.000      49.500     SLICE_X91Y103    iCPU/pc_reg[11]/C
Low Pulse Width   Fast    FDCE/C              n/a            0.500         50.000      49.500     SLICE_X91Y103    iCPU/pc_reg[11]/C
Low Pulse Width   Slow    FDCE/C              n/a            0.500         50.000      49.500     SLICE_X91Y103    iCPU/pc_reg[12]/C
Low Pulse Width   Fast    FDCE/C              n/a            0.500         50.000      49.500     SLICE_X91Y103    iCPU/pc_reg[12]/C
Low Pulse Width   Slow    FDCE/C              n/a            0.500         50.000      49.500     SLICE_X91Y101    iCPU/pc_reg[2]/C
Low Pulse Width   Fast    FDCE/C              n/a            0.500         50.000      49.500     SLICE_X91Y101    iCPU/pc_reg[2]/C
Low Pulse Width   Slow    FDCE/C              n/a            0.500         50.000      49.500     SLICE_X91Y101    iCPU/pc_reg[3]/C
Low Pulse Width   Fast    FDCE/C              n/a            0.500         50.000      49.500     SLICE_X91Y101    iCPU/pc_reg[3]/C
High Pulse Width  Slow    FDCE/C              n/a            0.500         50.000      49.500     SLICE_X91Y103    iCPU/pc_reg[10]/C
High Pulse Width  Fast    FDCE/C              n/a            0.500         50.000      49.500     SLICE_X91Y103    iCPU/pc_reg[10]/C
High Pulse Width  Slow    FDCE/C              n/a            0.500         50.000      49.500     SLICE_X91Y103    iCPU/pc_reg[11]/C
High Pulse Width  Fast    FDCE/C              n/a            0.500         50.000      49.500     SLICE_X91Y103    iCPU/pc_reg[11]/C
High Pulse Width  Slow    FDCE/C              n/a            0.500         50.000      49.500     SLICE_X91Y103    iCPU/pc_reg[12]/C
High Pulse Width  Fast    FDCE/C              n/a            0.500         50.000      49.500     SLICE_X91Y103    iCPU/pc_reg[12]/C
High Pulse Width  Slow    FDCE/C              n/a            0.500         50.000      49.500     SLICE_X91Y101    iCPU/pc_reg[2]/C
High Pulse Width  Fast    FDCE/C              n/a            0.500         50.000      49.500     SLICE_X91Y101    iCPU/pc_reg[2]/C
High Pulse Width  Slow    FDCE/C              n/a            0.500         50.000      49.500     SLICE_X91Y101    iCPU/pc_reg[3]/C
High Pulse Width  Fast    FDCE/C              n/a            0.500         50.000      49.500     SLICE_X91Y101    iCPU/pc_reg[3]/C



---------------------------------------------------------------------------------------------------
From Clock:  clk180_clk_wiz_0
  To Clock:  clk180_clk_wiz_0

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack       97.424ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk180_clk_wiz_0
Waveform(ns):       { 50.000 100.000 }
Period(ns):         100.000
Sources:            { iPLL/inst/mmcm_adv_inst/CLKOUT2 }

Check Type  Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period  n/a     RAMB36E1/CLKBWRCLK  n/a            2.576         100.000     97.424     RAMB36_X4Y20     iMEM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/CLKBWRCLK
Min Period  n/a     RAMB36E1/CLKBWRCLK  n/a            2.576         100.000     97.424     RAMB36_X4Y21     iMEM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/CLKBWRCLK
Min Period  n/a     BUFG/I              n/a            2.155         100.000     97.845     BUFGCTRL_X0Y18   iPLL/inst/clkout3_buf/I
Min Period  n/a     MMCME2_ADV/CLKOUT2  n/a            1.249         100.000     98.751     MMCME2_ADV_X1Y2  iPLL/inst/mmcm_adv_inst/CLKOUT2
Max Period  n/a     MMCME2_ADV/CLKOUT2  n/a            213.360       100.000     113.360    MMCME2_ADV_X1Y2  iPLL/inst/mmcm_adv_inst/CLKOUT2



---------------------------------------------------------------------------------------------------
From Clock:  clk90_clk_wiz_0
  To Clock:  clk90_clk_wiz_0

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack       97.424ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk90_clk_wiz_0
Waveform(ns):       { 25.000 75.000 }
Period(ns):         100.000
Sources:            { iPLL/inst/mmcm_adv_inst/CLKOUT1 }

Check Type  Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period  n/a     RAMB36E1/CLKARDCLK  n/a            2.576         100.000     97.424     RAMB36_X4Y20     iMEM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/CLKARDCLK
Min Period  n/a     RAMB36E1/CLKARDCLK  n/a            2.576         100.000     97.424     RAMB36_X4Y21     iMEM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/CLKARDCLK
Min Period  n/a     BUFG/I              n/a            2.155         100.000     97.845     BUFGCTRL_X0Y17   iPLL/inst/clkout2_buf/I
Min Period  n/a     MMCME2_ADV/CLKOUT1  n/a            1.249         100.000     98.751     MMCME2_ADV_X1Y2  iPLL/inst/mmcm_adv_inst/CLKOUT1
Max Period  n/a     MMCME2_ADV/CLKOUT1  n/a            213.360       100.000     113.360    MMCME2_ADV_X1Y2  iPLL/inst/mmcm_adv_inst/CLKOUT1



---------------------------------------------------------------------------------------------------
From Clock:  clkfbout_clk_wiz_0
  To Clock:  clkfbout_clk_wiz_0

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        5.845ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clkfbout_clk_wiz_0
Waveform(ns):       { 0.000 4.000 }
Period(ns):         8.000
Sources:            { iPLL/inst/mmcm_adv_inst/CLKFBOUT }

Check Type  Corner  Lib Pin              Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period  n/a     BUFG/I               n/a            2.155         8.000       5.845      BUFGCTRL_X0Y19   iPLL/inst/clkf_buf/I
Min Period  n/a     MMCME2_ADV/CLKFBOUT  n/a            1.249         8.000       6.751      MMCME2_ADV_X1Y2  iPLL/inst/mmcm_adv_inst/CLKFBOUT
Min Period  n/a     MMCME2_ADV/CLKFBIN   n/a            1.249         8.000       6.751      MMCME2_ADV_X1Y2  iPLL/inst/mmcm_adv_inst/CLKFBIN
Max Period  n/a     MMCME2_ADV/CLKFBIN   n/a            100.000       8.000       92.000     MMCME2_ADV_X1Y2  iPLL/inst/mmcm_adv_inst/CLKFBIN
Max Period  n/a     MMCME2_ADV/CLKFBOUT  n/a            213.360       8.000       205.360    MMCME2_ADV_X1Y2  iPLL/inst/mmcm_adv_inst/CLKFBOUT



---------------------------------------------------------------------------------------------------
From Clock:  clk90_clk_wiz_0
  To Clock:  clk0_clk_wiz_0

Setup :            0  Failing Endpoints,  Worst Slack       56.161ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack       25.511ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             56.161ns  (required time - arrival time)
  Source:                 iMEM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/CLKARDCLK
                            (rising edge-triggered cell RAMB36E1 clocked by clk90_clk_wiz_0  {rise@25.000ns fall@75.000ns period=100.000ns})
  Destination:            iGPIO/LEDS_reg[0]/CE
                            (rising edge-triggered cell FDRE clocked by clk0_clk_wiz_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk0_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            75.000ns  (clk0_clk_wiz_0 rise@100.000ns - clk90_clk_wiz_0 rise@25.000ns)
  Data Path Delay:        18.087ns  (logic 5.913ns (32.691%)  route 12.174ns (67.309%))
  Logic Levels:           15  (CARRY4=4 LDCE=1 LUT2=2 LUT6=7 MUXF7=1)
  Clock Path Skew:        -0.357ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.688ns = ( 97.312 - 100.000 ) 
    Source Clock Delay      (SCD):    -2.153ns = ( 22.847 - 25.000 ) 
    Clock Pessimism Removal (CPR):    0.178ns
  Clock Uncertainty:      0.225ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.198ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk90_clk_wiz_0 rise edge)
                                                     25.000    25.000 r  
    K17                  IBUF                         0.000    25.000 r  clk_125mhz_IBUF_inst/O
                         net (fo=2, routed)           1.285    26.285    iPLL/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.759    18.526 r  iPLL/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           2.206    20.732    iPLL/inst/clk90_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.101    20.833 r  iPLL/inst/clkout2_buf/O
                         net (fo=2, routed)           2.014    22.847    iMEM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_init.ram/clka
    RAMB36_X4Y21         RAMB36E1                                     r  iMEM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB36_X4Y21         RAMB36E1 (Prop_ramb36e1_CLKARDCLK_DOADO[5])
                                                      2.454    25.301 r  iMEM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/DOADO[5]
                         net (fo=258, routed)         2.858    28.159    iCPU/regfile_inst/douta[21]
    SLICE_X108Y98        LUT6 (Prop_lut6_I2_O)        0.124    28.283 r  iCPU/regfile_inst/iMEM_i_389/O
                         net (fo=1, routed)           0.000    28.283    iCPU/regfile_inst/iMEM_i_389_n_0
    SLICE_X108Y98        MUXF7 (Prop_muxf7_I0_O)      0.209    28.492 r  iCPU/regfile_inst/iMEM_i_148/O
                         net (fo=1, routed)           0.908    29.401    iCPU/regfile_inst/iMEM_i_148_n_0
    SLICE_X102Y98        LUT6 (Prop_lut6_I1_O)        0.297    29.698 r  iCPU/regfile_inst/iMEM_i_30/O
                         net (fo=9, routed)           0.767    30.464    iCPU/regfile_inst/dinb[3]
    SLICE_X92Y101        LUT6 (Prop_lut6_I2_O)        0.124    30.588 r  iCPU/regfile_inst/result0_carry_i_22/O
                         net (fo=1, routed)           0.658    31.246    iCPU/regfile_inst/alusrc2[3]
    SLICE_X93Y101        LUT2 (Prop_lut2_I1_O)        0.124    31.370 r  iCPU/regfile_inst/result0_carry_i_5/O
                         net (fo=1, routed)           0.000    31.370    iCPU/alu_inst/S[3]
    SLICE_X93Y101        CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401    31.771 r  iCPU/alu_inst/result0_carry/CO[3]
                         net (fo=1, routed)           0.000    31.771    iCPU/alu_inst/result0_carry_n_0
    SLICE_X93Y102        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    31.885 r  iCPU/alu_inst/result0_carry__0/CO[3]
                         net (fo=1, routed)           0.000    31.885    iCPU/alu_inst/result0_carry__0_n_0
    SLICE_X93Y103        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    31.999 r  iCPU/alu_inst/result0_carry__1/CO[3]
                         net (fo=1, routed)           0.000    31.999    iCPU/alu_inst/result0_carry__1_n_0
    SLICE_X93Y104        CARRY4 (Prop_carry4_CI_O[2])
                                                      0.256    32.255 f  iCPU/alu_inst/result0_carry__2/O[2]
                         net (fo=33, routed)          1.771    34.026    iCPU/alu_inst/D[14]
    SLICE_X94Y107        LUT6 (Prop_lut6_I2_O)        0.302    34.328 r  iCPU/alu_inst/cs_mem_reg_i_19/O
                         net (fo=1, routed)           0.715    35.043    iCPU/alu_inst/cs_mem_reg_i_19_n_0
    SLICE_X94Y107        LUT6 (Prop_lut6_I2_O)        0.124    35.167 r  iCPU/alu_inst/cs_mem_reg_i_9/O
                         net (fo=1, routed)           0.427    35.594    iCPU/alu_inst/cs_mem_reg_i_9_n_0
    SLICE_X94Y108        LUT6 (Prop_lut6_I2_O)        0.124    35.718 r  iCPU/alu_inst/cs_mem_reg_i_2/O
                         net (fo=2, routed)           0.577    36.295    iDec/HEX4_reg[5]_0
    SLICE_X94Y108        LDCE (SetClr_ldce_CLR_Q)     0.898    37.193 f  iDec/cs_gpio_reg/Q
                         net (fo=6, routed)           1.528    38.720    iDec/cs_gpio
    SLICE_X96Y100        LUT2 (Prop_lut2_I0_O)        0.124    38.844 f  iDec/LEDS[3]_i_4/O
                         net (fo=2, routed)           0.980    39.824    iCPU/alu_inst/LEDS_reg[3]
    SLICE_X98Y101        LUT6 (Prop_lut6_I4_O)        0.124    39.948 f  iCPU/alu_inst/LEDS[3]_i_1/O
                         net (fo=4, routed)           0.986    40.935    iGPIO/E[0]
    SLICE_X112Y101       FDRE                                         f  iGPIO/LEDS_reg[0]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk0_clk_wiz_0 rise edge)
                                                    100.000   100.000 r  
    K17                  IBUF                         0.000   100.000 r  clk_125mhz_IBUF_inst/O
                         net (fo=2, routed)           1.162   101.162    iPLL/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.814    93.348 r  iPLL/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.012    95.360    iPLL/inst/clk0_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    95.451 r  iPLL/inst/clkout1_buf/O
                         net (fo=1069, routed)        1.861    97.312    iGPIO/clk0
    SLICE_X112Y101       FDRE                                         r  iGPIO/LEDS_reg[0]/C
                         clock pessimism              0.178    97.490    
                         clock uncertainty           -0.225    97.265    
    SLICE_X112Y101       FDRE (Setup_fdre_C_CE)      -0.169    97.096    iGPIO/LEDS_reg[0]
  -------------------------------------------------------------------
                         required time                         97.096    
                         arrival time                         -40.935    
  -------------------------------------------------------------------
                         slack                                 56.161    

Slack (MET) :             56.161ns  (required time - arrival time)
  Source:                 iMEM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/CLKARDCLK
                            (rising edge-triggered cell RAMB36E1 clocked by clk90_clk_wiz_0  {rise@25.000ns fall@75.000ns period=100.000ns})
  Destination:            iGPIO/LEDS_reg[1]/CE
                            (rising edge-triggered cell FDRE clocked by clk0_clk_wiz_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk0_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            75.000ns  (clk0_clk_wiz_0 rise@100.000ns - clk90_clk_wiz_0 rise@25.000ns)
  Data Path Delay:        18.087ns  (logic 5.913ns (32.691%)  route 12.174ns (67.309%))
  Logic Levels:           15  (CARRY4=4 LDCE=1 LUT2=2 LUT6=7 MUXF7=1)
  Clock Path Skew:        -0.357ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.688ns = ( 97.312 - 100.000 ) 
    Source Clock Delay      (SCD):    -2.153ns = ( 22.847 - 25.000 ) 
    Clock Pessimism Removal (CPR):    0.178ns
  Clock Uncertainty:      0.225ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.198ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk90_clk_wiz_0 rise edge)
                                                     25.000    25.000 r  
    K17                  IBUF                         0.000    25.000 r  clk_125mhz_IBUF_inst/O
                         net (fo=2, routed)           1.285    26.285    iPLL/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.759    18.526 r  iPLL/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           2.206    20.732    iPLL/inst/clk90_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.101    20.833 r  iPLL/inst/clkout2_buf/O
                         net (fo=2, routed)           2.014    22.847    iMEM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_init.ram/clka
    RAMB36_X4Y21         RAMB36E1                                     r  iMEM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB36_X4Y21         RAMB36E1 (Prop_ramb36e1_CLKARDCLK_DOADO[5])
                                                      2.454    25.301 r  iMEM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/DOADO[5]
                         net (fo=258, routed)         2.858    28.159    iCPU/regfile_inst/douta[21]
    SLICE_X108Y98        LUT6 (Prop_lut6_I2_O)        0.124    28.283 r  iCPU/regfile_inst/iMEM_i_389/O
                         net (fo=1, routed)           0.000    28.283    iCPU/regfile_inst/iMEM_i_389_n_0
    SLICE_X108Y98        MUXF7 (Prop_muxf7_I0_O)      0.209    28.492 r  iCPU/regfile_inst/iMEM_i_148/O
                         net (fo=1, routed)           0.908    29.401    iCPU/regfile_inst/iMEM_i_148_n_0
    SLICE_X102Y98        LUT6 (Prop_lut6_I1_O)        0.297    29.698 r  iCPU/regfile_inst/iMEM_i_30/O
                         net (fo=9, routed)           0.767    30.464    iCPU/regfile_inst/dinb[3]
    SLICE_X92Y101        LUT6 (Prop_lut6_I2_O)        0.124    30.588 r  iCPU/regfile_inst/result0_carry_i_22/O
                         net (fo=1, routed)           0.658    31.246    iCPU/regfile_inst/alusrc2[3]
    SLICE_X93Y101        LUT2 (Prop_lut2_I1_O)        0.124    31.370 r  iCPU/regfile_inst/result0_carry_i_5/O
                         net (fo=1, routed)           0.000    31.370    iCPU/alu_inst/S[3]
    SLICE_X93Y101        CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401    31.771 r  iCPU/alu_inst/result0_carry/CO[3]
                         net (fo=1, routed)           0.000    31.771    iCPU/alu_inst/result0_carry_n_0
    SLICE_X93Y102        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    31.885 r  iCPU/alu_inst/result0_carry__0/CO[3]
                         net (fo=1, routed)           0.000    31.885    iCPU/alu_inst/result0_carry__0_n_0
    SLICE_X93Y103        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    31.999 r  iCPU/alu_inst/result0_carry__1/CO[3]
                         net (fo=1, routed)           0.000    31.999    iCPU/alu_inst/result0_carry__1_n_0
    SLICE_X93Y104        CARRY4 (Prop_carry4_CI_O[2])
                                                      0.256    32.255 f  iCPU/alu_inst/result0_carry__2/O[2]
                         net (fo=33, routed)          1.771    34.026    iCPU/alu_inst/D[14]
    SLICE_X94Y107        LUT6 (Prop_lut6_I2_O)        0.302    34.328 r  iCPU/alu_inst/cs_mem_reg_i_19/O
                         net (fo=1, routed)           0.715    35.043    iCPU/alu_inst/cs_mem_reg_i_19_n_0
    SLICE_X94Y107        LUT6 (Prop_lut6_I2_O)        0.124    35.167 r  iCPU/alu_inst/cs_mem_reg_i_9/O
                         net (fo=1, routed)           0.427    35.594    iCPU/alu_inst/cs_mem_reg_i_9_n_0
    SLICE_X94Y108        LUT6 (Prop_lut6_I2_O)        0.124    35.718 r  iCPU/alu_inst/cs_mem_reg_i_2/O
                         net (fo=2, routed)           0.577    36.295    iDec/HEX4_reg[5]_0
    SLICE_X94Y108        LDCE (SetClr_ldce_CLR_Q)     0.898    37.193 f  iDec/cs_gpio_reg/Q
                         net (fo=6, routed)           1.528    38.720    iDec/cs_gpio
    SLICE_X96Y100        LUT2 (Prop_lut2_I0_O)        0.124    38.844 f  iDec/LEDS[3]_i_4/O
                         net (fo=2, routed)           0.980    39.824    iCPU/alu_inst/LEDS_reg[3]
    SLICE_X98Y101        LUT6 (Prop_lut6_I4_O)        0.124    39.948 f  iCPU/alu_inst/LEDS[3]_i_1/O
                         net (fo=4, routed)           0.986    40.935    iGPIO/E[0]
    SLICE_X112Y101       FDRE                                         f  iGPIO/LEDS_reg[1]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk0_clk_wiz_0 rise edge)
                                                    100.000   100.000 r  
    K17                  IBUF                         0.000   100.000 r  clk_125mhz_IBUF_inst/O
                         net (fo=2, routed)           1.162   101.162    iPLL/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.814    93.348 r  iPLL/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.012    95.360    iPLL/inst/clk0_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    95.451 r  iPLL/inst/clkout1_buf/O
                         net (fo=1069, routed)        1.861    97.312    iGPIO/clk0
    SLICE_X112Y101       FDRE                                         r  iGPIO/LEDS_reg[1]/C
                         clock pessimism              0.178    97.490    
                         clock uncertainty           -0.225    97.265    
    SLICE_X112Y101       FDRE (Setup_fdre_C_CE)      -0.169    97.096    iGPIO/LEDS_reg[1]
  -------------------------------------------------------------------
                         required time                         97.096    
                         arrival time                         -40.935    
  -------------------------------------------------------------------
                         slack                                 56.161    

Slack (MET) :             56.161ns  (required time - arrival time)
  Source:                 iMEM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/CLKARDCLK
                            (rising edge-triggered cell RAMB36E1 clocked by clk90_clk_wiz_0  {rise@25.000ns fall@75.000ns period=100.000ns})
  Destination:            iGPIO/LEDS_reg[2]/CE
                            (rising edge-triggered cell FDRE clocked by clk0_clk_wiz_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk0_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            75.000ns  (clk0_clk_wiz_0 rise@100.000ns - clk90_clk_wiz_0 rise@25.000ns)
  Data Path Delay:        18.087ns  (logic 5.913ns (32.691%)  route 12.174ns (67.309%))
  Logic Levels:           15  (CARRY4=4 LDCE=1 LUT2=2 LUT6=7 MUXF7=1)
  Clock Path Skew:        -0.357ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.688ns = ( 97.312 - 100.000 ) 
    Source Clock Delay      (SCD):    -2.153ns = ( 22.847 - 25.000 ) 
    Clock Pessimism Removal (CPR):    0.178ns
  Clock Uncertainty:      0.225ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.198ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk90_clk_wiz_0 rise edge)
                                                     25.000    25.000 r  
    K17                  IBUF                         0.000    25.000 r  clk_125mhz_IBUF_inst/O
                         net (fo=2, routed)           1.285    26.285    iPLL/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.759    18.526 r  iPLL/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           2.206    20.732    iPLL/inst/clk90_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.101    20.833 r  iPLL/inst/clkout2_buf/O
                         net (fo=2, routed)           2.014    22.847    iMEM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_init.ram/clka
    RAMB36_X4Y21         RAMB36E1                                     r  iMEM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB36_X4Y21         RAMB36E1 (Prop_ramb36e1_CLKARDCLK_DOADO[5])
                                                      2.454    25.301 r  iMEM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/DOADO[5]
                         net (fo=258, routed)         2.858    28.159    iCPU/regfile_inst/douta[21]
    SLICE_X108Y98        LUT6 (Prop_lut6_I2_O)        0.124    28.283 r  iCPU/regfile_inst/iMEM_i_389/O
                         net (fo=1, routed)           0.000    28.283    iCPU/regfile_inst/iMEM_i_389_n_0
    SLICE_X108Y98        MUXF7 (Prop_muxf7_I0_O)      0.209    28.492 r  iCPU/regfile_inst/iMEM_i_148/O
                         net (fo=1, routed)           0.908    29.401    iCPU/regfile_inst/iMEM_i_148_n_0
    SLICE_X102Y98        LUT6 (Prop_lut6_I1_O)        0.297    29.698 r  iCPU/regfile_inst/iMEM_i_30/O
                         net (fo=9, routed)           0.767    30.464    iCPU/regfile_inst/dinb[3]
    SLICE_X92Y101        LUT6 (Prop_lut6_I2_O)        0.124    30.588 r  iCPU/regfile_inst/result0_carry_i_22/O
                         net (fo=1, routed)           0.658    31.246    iCPU/regfile_inst/alusrc2[3]
    SLICE_X93Y101        LUT2 (Prop_lut2_I1_O)        0.124    31.370 r  iCPU/regfile_inst/result0_carry_i_5/O
                         net (fo=1, routed)           0.000    31.370    iCPU/alu_inst/S[3]
    SLICE_X93Y101        CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401    31.771 r  iCPU/alu_inst/result0_carry/CO[3]
                         net (fo=1, routed)           0.000    31.771    iCPU/alu_inst/result0_carry_n_0
    SLICE_X93Y102        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    31.885 r  iCPU/alu_inst/result0_carry__0/CO[3]
                         net (fo=1, routed)           0.000    31.885    iCPU/alu_inst/result0_carry__0_n_0
    SLICE_X93Y103        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    31.999 r  iCPU/alu_inst/result0_carry__1/CO[3]
                         net (fo=1, routed)           0.000    31.999    iCPU/alu_inst/result0_carry__1_n_0
    SLICE_X93Y104        CARRY4 (Prop_carry4_CI_O[2])
                                                      0.256    32.255 f  iCPU/alu_inst/result0_carry__2/O[2]
                         net (fo=33, routed)          1.771    34.026    iCPU/alu_inst/D[14]
    SLICE_X94Y107        LUT6 (Prop_lut6_I2_O)        0.302    34.328 r  iCPU/alu_inst/cs_mem_reg_i_19/O
                         net (fo=1, routed)           0.715    35.043    iCPU/alu_inst/cs_mem_reg_i_19_n_0
    SLICE_X94Y107        LUT6 (Prop_lut6_I2_O)        0.124    35.167 r  iCPU/alu_inst/cs_mem_reg_i_9/O
                         net (fo=1, routed)           0.427    35.594    iCPU/alu_inst/cs_mem_reg_i_9_n_0
    SLICE_X94Y108        LUT6 (Prop_lut6_I2_O)        0.124    35.718 r  iCPU/alu_inst/cs_mem_reg_i_2/O
                         net (fo=2, routed)           0.577    36.295    iDec/HEX4_reg[5]_0
    SLICE_X94Y108        LDCE (SetClr_ldce_CLR_Q)     0.898    37.193 f  iDec/cs_gpio_reg/Q
                         net (fo=6, routed)           1.528    38.720    iDec/cs_gpio
    SLICE_X96Y100        LUT2 (Prop_lut2_I0_O)        0.124    38.844 f  iDec/LEDS[3]_i_4/O
                         net (fo=2, routed)           0.980    39.824    iCPU/alu_inst/LEDS_reg[3]
    SLICE_X98Y101        LUT6 (Prop_lut6_I4_O)        0.124    39.948 f  iCPU/alu_inst/LEDS[3]_i_1/O
                         net (fo=4, routed)           0.986    40.935    iGPIO/E[0]
    SLICE_X112Y101       FDRE                                         f  iGPIO/LEDS_reg[2]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk0_clk_wiz_0 rise edge)
                                                    100.000   100.000 r  
    K17                  IBUF                         0.000   100.000 r  clk_125mhz_IBUF_inst/O
                         net (fo=2, routed)           1.162   101.162    iPLL/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.814    93.348 r  iPLL/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.012    95.360    iPLL/inst/clk0_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    95.451 r  iPLL/inst/clkout1_buf/O
                         net (fo=1069, routed)        1.861    97.312    iGPIO/clk0
    SLICE_X112Y101       FDRE                                         r  iGPIO/LEDS_reg[2]/C
                         clock pessimism              0.178    97.490    
                         clock uncertainty           -0.225    97.265    
    SLICE_X112Y101       FDRE (Setup_fdre_C_CE)      -0.169    97.096    iGPIO/LEDS_reg[2]
  -------------------------------------------------------------------
                         required time                         97.096    
                         arrival time                         -40.935    
  -------------------------------------------------------------------
                         slack                                 56.161    

Slack (MET) :             56.161ns  (required time - arrival time)
  Source:                 iMEM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/CLKARDCLK
                            (rising edge-triggered cell RAMB36E1 clocked by clk90_clk_wiz_0  {rise@25.000ns fall@75.000ns period=100.000ns})
  Destination:            iGPIO/LEDS_reg[3]/CE
                            (rising edge-triggered cell FDRE clocked by clk0_clk_wiz_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk0_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            75.000ns  (clk0_clk_wiz_0 rise@100.000ns - clk90_clk_wiz_0 rise@25.000ns)
  Data Path Delay:        18.087ns  (logic 5.913ns (32.691%)  route 12.174ns (67.309%))
  Logic Levels:           15  (CARRY4=4 LDCE=1 LUT2=2 LUT6=7 MUXF7=1)
  Clock Path Skew:        -0.357ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.688ns = ( 97.312 - 100.000 ) 
    Source Clock Delay      (SCD):    -2.153ns = ( 22.847 - 25.000 ) 
    Clock Pessimism Removal (CPR):    0.178ns
  Clock Uncertainty:      0.225ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.198ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk90_clk_wiz_0 rise edge)
                                                     25.000    25.000 r  
    K17                  IBUF                         0.000    25.000 r  clk_125mhz_IBUF_inst/O
                         net (fo=2, routed)           1.285    26.285    iPLL/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.759    18.526 r  iPLL/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           2.206    20.732    iPLL/inst/clk90_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.101    20.833 r  iPLL/inst/clkout2_buf/O
                         net (fo=2, routed)           2.014    22.847    iMEM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_init.ram/clka
    RAMB36_X4Y21         RAMB36E1                                     r  iMEM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB36_X4Y21         RAMB36E1 (Prop_ramb36e1_CLKARDCLK_DOADO[5])
                                                      2.454    25.301 r  iMEM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/DOADO[5]
                         net (fo=258, routed)         2.858    28.159    iCPU/regfile_inst/douta[21]
    SLICE_X108Y98        LUT6 (Prop_lut6_I2_O)        0.124    28.283 r  iCPU/regfile_inst/iMEM_i_389/O
                         net (fo=1, routed)           0.000    28.283    iCPU/regfile_inst/iMEM_i_389_n_0
    SLICE_X108Y98        MUXF7 (Prop_muxf7_I0_O)      0.209    28.492 r  iCPU/regfile_inst/iMEM_i_148/O
                         net (fo=1, routed)           0.908    29.401    iCPU/regfile_inst/iMEM_i_148_n_0
    SLICE_X102Y98        LUT6 (Prop_lut6_I1_O)        0.297    29.698 r  iCPU/regfile_inst/iMEM_i_30/O
                         net (fo=9, routed)           0.767    30.464    iCPU/regfile_inst/dinb[3]
    SLICE_X92Y101        LUT6 (Prop_lut6_I2_O)        0.124    30.588 r  iCPU/regfile_inst/result0_carry_i_22/O
                         net (fo=1, routed)           0.658    31.246    iCPU/regfile_inst/alusrc2[3]
    SLICE_X93Y101        LUT2 (Prop_lut2_I1_O)        0.124    31.370 r  iCPU/regfile_inst/result0_carry_i_5/O
                         net (fo=1, routed)           0.000    31.370    iCPU/alu_inst/S[3]
    SLICE_X93Y101        CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401    31.771 r  iCPU/alu_inst/result0_carry/CO[3]
                         net (fo=1, routed)           0.000    31.771    iCPU/alu_inst/result0_carry_n_0
    SLICE_X93Y102        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    31.885 r  iCPU/alu_inst/result0_carry__0/CO[3]
                         net (fo=1, routed)           0.000    31.885    iCPU/alu_inst/result0_carry__0_n_0
    SLICE_X93Y103        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    31.999 r  iCPU/alu_inst/result0_carry__1/CO[3]
                         net (fo=1, routed)           0.000    31.999    iCPU/alu_inst/result0_carry__1_n_0
    SLICE_X93Y104        CARRY4 (Prop_carry4_CI_O[2])
                                                      0.256    32.255 f  iCPU/alu_inst/result0_carry__2/O[2]
                         net (fo=33, routed)          1.771    34.026    iCPU/alu_inst/D[14]
    SLICE_X94Y107        LUT6 (Prop_lut6_I2_O)        0.302    34.328 r  iCPU/alu_inst/cs_mem_reg_i_19/O
                         net (fo=1, routed)           0.715    35.043    iCPU/alu_inst/cs_mem_reg_i_19_n_0
    SLICE_X94Y107        LUT6 (Prop_lut6_I2_O)        0.124    35.167 r  iCPU/alu_inst/cs_mem_reg_i_9/O
                         net (fo=1, routed)           0.427    35.594    iCPU/alu_inst/cs_mem_reg_i_9_n_0
    SLICE_X94Y108        LUT6 (Prop_lut6_I2_O)        0.124    35.718 r  iCPU/alu_inst/cs_mem_reg_i_2/O
                         net (fo=2, routed)           0.577    36.295    iDec/HEX4_reg[5]_0
    SLICE_X94Y108        LDCE (SetClr_ldce_CLR_Q)     0.898    37.193 f  iDec/cs_gpio_reg/Q
                         net (fo=6, routed)           1.528    38.720    iDec/cs_gpio
    SLICE_X96Y100        LUT2 (Prop_lut2_I0_O)        0.124    38.844 f  iDec/LEDS[3]_i_4/O
                         net (fo=2, routed)           0.980    39.824    iCPU/alu_inst/LEDS_reg[3]
    SLICE_X98Y101        LUT6 (Prop_lut6_I4_O)        0.124    39.948 f  iCPU/alu_inst/LEDS[3]_i_1/O
                         net (fo=4, routed)           0.986    40.935    iGPIO/E[0]
    SLICE_X112Y101       FDRE                                         f  iGPIO/LEDS_reg[3]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk0_clk_wiz_0 rise edge)
                                                    100.000   100.000 r  
    K17                  IBUF                         0.000   100.000 r  clk_125mhz_IBUF_inst/O
                         net (fo=2, routed)           1.162   101.162    iPLL/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.814    93.348 r  iPLL/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.012    95.360    iPLL/inst/clk0_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    95.451 r  iPLL/inst/clkout1_buf/O
                         net (fo=1069, routed)        1.861    97.312    iGPIO/clk0
    SLICE_X112Y101       FDRE                                         r  iGPIO/LEDS_reg[3]/C
                         clock pessimism              0.178    97.490    
                         clock uncertainty           -0.225    97.265    
    SLICE_X112Y101       FDRE (Setup_fdre_C_CE)      -0.169    97.096    iGPIO/LEDS_reg[3]
  -------------------------------------------------------------------
                         required time                         97.096    
                         arrival time                         -40.935    
  -------------------------------------------------------------------
                         slack                                 56.161    

Slack (MET) :             56.243ns  (required time - arrival time)
  Source:                 iMEM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/CLKARDCLK
                            (rising edge-triggered cell RAMB36E1 clocked by clk90_clk_wiz_0  {rise@25.000ns fall@75.000ns period=100.000ns})
  Destination:            iGPIO/HEX3_reg[0]/CE
                            (rising edge-triggered cell FDRE clocked by clk0_clk_wiz_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk0_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            75.000ns  (clk0_clk_wiz_0 rise@100.000ns - clk90_clk_wiz_0 rise@25.000ns)
  Data Path Delay:        17.717ns  (logic 5.913ns (33.374%)  route 11.804ns (66.626%))
  Logic Levels:           15  (CARRY4=4 LDCE=1 LUT2=2 LUT6=7 MUXF7=1)
  Clock Path Skew:        -0.610ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.941ns = ( 97.059 - 100.000 ) 
    Source Clock Delay      (SCD):    -2.153ns = ( 22.847 - 25.000 ) 
    Clock Pessimism Removal (CPR):    0.178ns
  Clock Uncertainty:      0.225ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.198ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk90_clk_wiz_0 rise edge)
                                                     25.000    25.000 r  
    K17                  IBUF                         0.000    25.000 r  clk_125mhz_IBUF_inst/O
                         net (fo=2, routed)           1.285    26.285    iPLL/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.759    18.526 r  iPLL/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           2.206    20.732    iPLL/inst/clk90_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.101    20.833 r  iPLL/inst/clkout2_buf/O
                         net (fo=2, routed)           2.014    22.847    iMEM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_init.ram/clka
    RAMB36_X4Y21         RAMB36E1                                     r  iMEM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB36_X4Y21         RAMB36E1 (Prop_ramb36e1_CLKARDCLK_DOADO[5])
                                                      2.454    25.301 r  iMEM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/DOADO[5]
                         net (fo=258, routed)         2.858    28.159    iCPU/regfile_inst/douta[21]
    SLICE_X108Y98        LUT6 (Prop_lut6_I2_O)        0.124    28.283 r  iCPU/regfile_inst/iMEM_i_389/O
                         net (fo=1, routed)           0.000    28.283    iCPU/regfile_inst/iMEM_i_389_n_0
    SLICE_X108Y98        MUXF7 (Prop_muxf7_I0_O)      0.209    28.492 r  iCPU/regfile_inst/iMEM_i_148/O
                         net (fo=1, routed)           0.908    29.401    iCPU/regfile_inst/iMEM_i_148_n_0
    SLICE_X102Y98        LUT6 (Prop_lut6_I1_O)        0.297    29.698 r  iCPU/regfile_inst/iMEM_i_30/O
                         net (fo=9, routed)           0.767    30.464    iCPU/regfile_inst/dinb[3]
    SLICE_X92Y101        LUT6 (Prop_lut6_I2_O)        0.124    30.588 r  iCPU/regfile_inst/result0_carry_i_22/O
                         net (fo=1, routed)           0.658    31.246    iCPU/regfile_inst/alusrc2[3]
    SLICE_X93Y101        LUT2 (Prop_lut2_I1_O)        0.124    31.370 r  iCPU/regfile_inst/result0_carry_i_5/O
                         net (fo=1, routed)           0.000    31.370    iCPU/alu_inst/S[3]
    SLICE_X93Y101        CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401    31.771 r  iCPU/alu_inst/result0_carry/CO[3]
                         net (fo=1, routed)           0.000    31.771    iCPU/alu_inst/result0_carry_n_0
    SLICE_X93Y102        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    31.885 r  iCPU/alu_inst/result0_carry__0/CO[3]
                         net (fo=1, routed)           0.000    31.885    iCPU/alu_inst/result0_carry__0_n_0
    SLICE_X93Y103        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    31.999 r  iCPU/alu_inst/result0_carry__1/CO[3]
                         net (fo=1, routed)           0.000    31.999    iCPU/alu_inst/result0_carry__1_n_0
    SLICE_X93Y104        CARRY4 (Prop_carry4_CI_O[2])
                                                      0.256    32.255 f  iCPU/alu_inst/result0_carry__2/O[2]
                         net (fo=33, routed)          1.771    34.026    iCPU/alu_inst/D[14]
    SLICE_X94Y107        LUT6 (Prop_lut6_I2_O)        0.302    34.328 r  iCPU/alu_inst/cs_mem_reg_i_19/O
                         net (fo=1, routed)           0.715    35.043    iCPU/alu_inst/cs_mem_reg_i_19_n_0
    SLICE_X94Y107        LUT6 (Prop_lut6_I2_O)        0.124    35.167 r  iCPU/alu_inst/cs_mem_reg_i_9/O
                         net (fo=1, routed)           0.427    35.594    iCPU/alu_inst/cs_mem_reg_i_9_n_0
    SLICE_X94Y108        LUT6 (Prop_lut6_I2_O)        0.124    35.718 r  iCPU/alu_inst/cs_mem_reg_i_2/O
                         net (fo=2, routed)           0.577    36.295    iDec/HEX4_reg[5]_0
    SLICE_X94Y108        LDCE (SetClr_ldce_CLR_Q)     0.898    37.193 f  iDec/cs_gpio_reg/Q
                         net (fo=6, routed)           1.528    38.720    iDec/cs_gpio
    SLICE_X96Y100        LUT2 (Prop_lut2_I0_O)        0.124    38.844 f  iDec/LEDS[3]_i_4/O
                         net (fo=2, routed)           0.811    39.656    iCPU/alu_inst/LEDS_reg[3]
    SLICE_X96Y98         LUT6 (Prop_lut6_I0_O)        0.124    39.780 f  iCPU/alu_inst/HEX3[5]_i_1/O
                         net (fo=6, routed)           0.785    40.565    iGPIO/HEX3_reg[5]_0[0]
    SLICE_X99Y97         FDRE                                         f  iGPIO/HEX3_reg[0]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk0_clk_wiz_0 rise edge)
                                                    100.000   100.000 r  
    K17                  IBUF                         0.000   100.000 r  clk_125mhz_IBUF_inst/O
                         net (fo=2, routed)           1.162   101.162    iPLL/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.814    93.348 r  iPLL/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.012    95.360    iPLL/inst/clk0_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    95.451 r  iPLL/inst/clkout1_buf/O
                         net (fo=1069, routed)        1.609    97.060    iGPIO/clk0
    SLICE_X99Y97         FDRE                                         r  iGPIO/HEX3_reg[0]/C
                         clock pessimism              0.178    97.238    
                         clock uncertainty           -0.225    97.013    
    SLICE_X99Y97         FDRE (Setup_fdre_C_CE)      -0.205    96.808    iGPIO/HEX3_reg[0]
  -------------------------------------------------------------------
                         required time                         96.808    
                         arrival time                         -40.565    
  -------------------------------------------------------------------
                         slack                                 56.243    

Slack (MET) :             56.243ns  (required time - arrival time)
  Source:                 iMEM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/CLKARDCLK
                            (rising edge-triggered cell RAMB36E1 clocked by clk90_clk_wiz_0  {rise@25.000ns fall@75.000ns period=100.000ns})
  Destination:            iGPIO/HEX3_reg[1]/CE
                            (rising edge-triggered cell FDRE clocked by clk0_clk_wiz_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk0_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            75.000ns  (clk0_clk_wiz_0 rise@100.000ns - clk90_clk_wiz_0 rise@25.000ns)
  Data Path Delay:        17.717ns  (logic 5.913ns (33.374%)  route 11.804ns (66.626%))
  Logic Levels:           15  (CARRY4=4 LDCE=1 LUT2=2 LUT6=7 MUXF7=1)
  Clock Path Skew:        -0.610ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.941ns = ( 97.059 - 100.000 ) 
    Source Clock Delay      (SCD):    -2.153ns = ( 22.847 - 25.000 ) 
    Clock Pessimism Removal (CPR):    0.178ns
  Clock Uncertainty:      0.225ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.198ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk90_clk_wiz_0 rise edge)
                                                     25.000    25.000 r  
    K17                  IBUF                         0.000    25.000 r  clk_125mhz_IBUF_inst/O
                         net (fo=2, routed)           1.285    26.285    iPLL/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.759    18.526 r  iPLL/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           2.206    20.732    iPLL/inst/clk90_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.101    20.833 r  iPLL/inst/clkout2_buf/O
                         net (fo=2, routed)           2.014    22.847    iMEM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_init.ram/clka
    RAMB36_X4Y21         RAMB36E1                                     r  iMEM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB36_X4Y21         RAMB36E1 (Prop_ramb36e1_CLKARDCLK_DOADO[5])
                                                      2.454    25.301 r  iMEM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/DOADO[5]
                         net (fo=258, routed)         2.858    28.159    iCPU/regfile_inst/douta[21]
    SLICE_X108Y98        LUT6 (Prop_lut6_I2_O)        0.124    28.283 r  iCPU/regfile_inst/iMEM_i_389/O
                         net (fo=1, routed)           0.000    28.283    iCPU/regfile_inst/iMEM_i_389_n_0
    SLICE_X108Y98        MUXF7 (Prop_muxf7_I0_O)      0.209    28.492 r  iCPU/regfile_inst/iMEM_i_148/O
                         net (fo=1, routed)           0.908    29.401    iCPU/regfile_inst/iMEM_i_148_n_0
    SLICE_X102Y98        LUT6 (Prop_lut6_I1_O)        0.297    29.698 r  iCPU/regfile_inst/iMEM_i_30/O
                         net (fo=9, routed)           0.767    30.464    iCPU/regfile_inst/dinb[3]
    SLICE_X92Y101        LUT6 (Prop_lut6_I2_O)        0.124    30.588 r  iCPU/regfile_inst/result0_carry_i_22/O
                         net (fo=1, routed)           0.658    31.246    iCPU/regfile_inst/alusrc2[3]
    SLICE_X93Y101        LUT2 (Prop_lut2_I1_O)        0.124    31.370 r  iCPU/regfile_inst/result0_carry_i_5/O
                         net (fo=1, routed)           0.000    31.370    iCPU/alu_inst/S[3]
    SLICE_X93Y101        CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401    31.771 r  iCPU/alu_inst/result0_carry/CO[3]
                         net (fo=1, routed)           0.000    31.771    iCPU/alu_inst/result0_carry_n_0
    SLICE_X93Y102        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    31.885 r  iCPU/alu_inst/result0_carry__0/CO[3]
                         net (fo=1, routed)           0.000    31.885    iCPU/alu_inst/result0_carry__0_n_0
    SLICE_X93Y103        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    31.999 r  iCPU/alu_inst/result0_carry__1/CO[3]
                         net (fo=1, routed)           0.000    31.999    iCPU/alu_inst/result0_carry__1_n_0
    SLICE_X93Y104        CARRY4 (Prop_carry4_CI_O[2])
                                                      0.256    32.255 f  iCPU/alu_inst/result0_carry__2/O[2]
                         net (fo=33, routed)          1.771    34.026    iCPU/alu_inst/D[14]
    SLICE_X94Y107        LUT6 (Prop_lut6_I2_O)        0.302    34.328 r  iCPU/alu_inst/cs_mem_reg_i_19/O
                         net (fo=1, routed)           0.715    35.043    iCPU/alu_inst/cs_mem_reg_i_19_n_0
    SLICE_X94Y107        LUT6 (Prop_lut6_I2_O)        0.124    35.167 r  iCPU/alu_inst/cs_mem_reg_i_9/O
                         net (fo=1, routed)           0.427    35.594    iCPU/alu_inst/cs_mem_reg_i_9_n_0
    SLICE_X94Y108        LUT6 (Prop_lut6_I2_O)        0.124    35.718 r  iCPU/alu_inst/cs_mem_reg_i_2/O
                         net (fo=2, routed)           0.577    36.295    iDec/HEX4_reg[5]_0
    SLICE_X94Y108        LDCE (SetClr_ldce_CLR_Q)     0.898    37.193 f  iDec/cs_gpio_reg/Q
                         net (fo=6, routed)           1.528    38.720    iDec/cs_gpio
    SLICE_X96Y100        LUT2 (Prop_lut2_I0_O)        0.124    38.844 f  iDec/LEDS[3]_i_4/O
                         net (fo=2, routed)           0.811    39.656    iCPU/alu_inst/LEDS_reg[3]
    SLICE_X96Y98         LUT6 (Prop_lut6_I0_O)        0.124    39.780 f  iCPU/alu_inst/HEX3[5]_i_1/O
                         net (fo=6, routed)           0.785    40.565    iGPIO/HEX3_reg[5]_0[0]
    SLICE_X99Y97         FDRE                                         f  iGPIO/HEX3_reg[1]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk0_clk_wiz_0 rise edge)
                                                    100.000   100.000 r  
    K17                  IBUF                         0.000   100.000 r  clk_125mhz_IBUF_inst/O
                         net (fo=2, routed)           1.162   101.162    iPLL/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.814    93.348 r  iPLL/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.012    95.360    iPLL/inst/clk0_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    95.451 r  iPLL/inst/clkout1_buf/O
                         net (fo=1069, routed)        1.609    97.060    iGPIO/clk0
    SLICE_X99Y97         FDRE                                         r  iGPIO/HEX3_reg[1]/C
                         clock pessimism              0.178    97.238    
                         clock uncertainty           -0.225    97.013    
    SLICE_X99Y97         FDRE (Setup_fdre_C_CE)      -0.205    96.808    iGPIO/HEX3_reg[1]
  -------------------------------------------------------------------
                         required time                         96.808    
                         arrival time                         -40.565    
  -------------------------------------------------------------------
                         slack                                 56.243    

Slack (MET) :             56.243ns  (required time - arrival time)
  Source:                 iMEM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/CLKARDCLK
                            (rising edge-triggered cell RAMB36E1 clocked by clk90_clk_wiz_0  {rise@25.000ns fall@75.000ns period=100.000ns})
  Destination:            iGPIO/HEX3_reg[4]/CE
                            (rising edge-triggered cell FDRE clocked by clk0_clk_wiz_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk0_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            75.000ns  (clk0_clk_wiz_0 rise@100.000ns - clk90_clk_wiz_0 rise@25.000ns)
  Data Path Delay:        17.717ns  (logic 5.913ns (33.374%)  route 11.804ns (66.626%))
  Logic Levels:           15  (CARRY4=4 LDCE=1 LUT2=2 LUT6=7 MUXF7=1)
  Clock Path Skew:        -0.610ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.941ns = ( 97.059 - 100.000 ) 
    Source Clock Delay      (SCD):    -2.153ns = ( 22.847 - 25.000 ) 
    Clock Pessimism Removal (CPR):    0.178ns
  Clock Uncertainty:      0.225ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.198ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk90_clk_wiz_0 rise edge)
                                                     25.000    25.000 r  
    K17                  IBUF                         0.000    25.000 r  clk_125mhz_IBUF_inst/O
                         net (fo=2, routed)           1.285    26.285    iPLL/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.759    18.526 r  iPLL/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           2.206    20.732    iPLL/inst/clk90_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.101    20.833 r  iPLL/inst/clkout2_buf/O
                         net (fo=2, routed)           2.014    22.847    iMEM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_init.ram/clka
    RAMB36_X4Y21         RAMB36E1                                     r  iMEM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB36_X4Y21         RAMB36E1 (Prop_ramb36e1_CLKARDCLK_DOADO[5])
                                                      2.454    25.301 r  iMEM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/DOADO[5]
                         net (fo=258, routed)         2.858    28.159    iCPU/regfile_inst/douta[21]
    SLICE_X108Y98        LUT6 (Prop_lut6_I2_O)        0.124    28.283 r  iCPU/regfile_inst/iMEM_i_389/O
                         net (fo=1, routed)           0.000    28.283    iCPU/regfile_inst/iMEM_i_389_n_0
    SLICE_X108Y98        MUXF7 (Prop_muxf7_I0_O)      0.209    28.492 r  iCPU/regfile_inst/iMEM_i_148/O
                         net (fo=1, routed)           0.908    29.401    iCPU/regfile_inst/iMEM_i_148_n_0
    SLICE_X102Y98        LUT6 (Prop_lut6_I1_O)        0.297    29.698 r  iCPU/regfile_inst/iMEM_i_30/O
                         net (fo=9, routed)           0.767    30.464    iCPU/regfile_inst/dinb[3]
    SLICE_X92Y101        LUT6 (Prop_lut6_I2_O)        0.124    30.588 r  iCPU/regfile_inst/result0_carry_i_22/O
                         net (fo=1, routed)           0.658    31.246    iCPU/regfile_inst/alusrc2[3]
    SLICE_X93Y101        LUT2 (Prop_lut2_I1_O)        0.124    31.370 r  iCPU/regfile_inst/result0_carry_i_5/O
                         net (fo=1, routed)           0.000    31.370    iCPU/alu_inst/S[3]
    SLICE_X93Y101        CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401    31.771 r  iCPU/alu_inst/result0_carry/CO[3]
                         net (fo=1, routed)           0.000    31.771    iCPU/alu_inst/result0_carry_n_0
    SLICE_X93Y102        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    31.885 r  iCPU/alu_inst/result0_carry__0/CO[3]
                         net (fo=1, routed)           0.000    31.885    iCPU/alu_inst/result0_carry__0_n_0
    SLICE_X93Y103        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    31.999 r  iCPU/alu_inst/result0_carry__1/CO[3]
                         net (fo=1, routed)           0.000    31.999    iCPU/alu_inst/result0_carry__1_n_0
    SLICE_X93Y104        CARRY4 (Prop_carry4_CI_O[2])
                                                      0.256    32.255 f  iCPU/alu_inst/result0_carry__2/O[2]
                         net (fo=33, routed)          1.771    34.026    iCPU/alu_inst/D[14]
    SLICE_X94Y107        LUT6 (Prop_lut6_I2_O)        0.302    34.328 r  iCPU/alu_inst/cs_mem_reg_i_19/O
                         net (fo=1, routed)           0.715    35.043    iCPU/alu_inst/cs_mem_reg_i_19_n_0
    SLICE_X94Y107        LUT6 (Prop_lut6_I2_O)        0.124    35.167 r  iCPU/alu_inst/cs_mem_reg_i_9/O
                         net (fo=1, routed)           0.427    35.594    iCPU/alu_inst/cs_mem_reg_i_9_n_0
    SLICE_X94Y108        LUT6 (Prop_lut6_I2_O)        0.124    35.718 r  iCPU/alu_inst/cs_mem_reg_i_2/O
                         net (fo=2, routed)           0.577    36.295    iDec/HEX4_reg[5]_0
    SLICE_X94Y108        LDCE (SetClr_ldce_CLR_Q)     0.898    37.193 f  iDec/cs_gpio_reg/Q
                         net (fo=6, routed)           1.528    38.720    iDec/cs_gpio
    SLICE_X96Y100        LUT2 (Prop_lut2_I0_O)        0.124    38.844 f  iDec/LEDS[3]_i_4/O
                         net (fo=2, routed)           0.811    39.656    iCPU/alu_inst/LEDS_reg[3]
    SLICE_X96Y98         LUT6 (Prop_lut6_I0_O)        0.124    39.780 f  iCPU/alu_inst/HEX3[5]_i_1/O
                         net (fo=6, routed)           0.785    40.565    iGPIO/HEX3_reg[5]_0[0]
    SLICE_X99Y97         FDRE                                         f  iGPIO/HEX3_reg[4]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk0_clk_wiz_0 rise edge)
                                                    100.000   100.000 r  
    K17                  IBUF                         0.000   100.000 r  clk_125mhz_IBUF_inst/O
                         net (fo=2, routed)           1.162   101.162    iPLL/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.814    93.348 r  iPLL/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.012    95.360    iPLL/inst/clk0_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    95.451 r  iPLL/inst/clkout1_buf/O
                         net (fo=1069, routed)        1.609    97.060    iGPIO/clk0
    SLICE_X99Y97         FDRE                                         r  iGPIO/HEX3_reg[4]/C
                         clock pessimism              0.178    97.238    
                         clock uncertainty           -0.225    97.013    
    SLICE_X99Y97         FDRE (Setup_fdre_C_CE)      -0.205    96.808    iGPIO/HEX3_reg[4]
  -------------------------------------------------------------------
                         required time                         96.808    
                         arrival time                         -40.565    
  -------------------------------------------------------------------
                         slack                                 56.243    

Slack (MET) :             56.243ns  (required time - arrival time)
  Source:                 iMEM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/CLKARDCLK
                            (rising edge-triggered cell RAMB36E1 clocked by clk90_clk_wiz_0  {rise@25.000ns fall@75.000ns period=100.000ns})
  Destination:            iGPIO/HEX3_reg[5]/CE
                            (rising edge-triggered cell FDRE clocked by clk0_clk_wiz_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk0_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            75.000ns  (clk0_clk_wiz_0 rise@100.000ns - clk90_clk_wiz_0 rise@25.000ns)
  Data Path Delay:        17.717ns  (logic 5.913ns (33.374%)  route 11.804ns (66.626%))
  Logic Levels:           15  (CARRY4=4 LDCE=1 LUT2=2 LUT6=7 MUXF7=1)
  Clock Path Skew:        -0.610ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.941ns = ( 97.059 - 100.000 ) 
    Source Clock Delay      (SCD):    -2.153ns = ( 22.847 - 25.000 ) 
    Clock Pessimism Removal (CPR):    0.178ns
  Clock Uncertainty:      0.225ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.198ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk90_clk_wiz_0 rise edge)
                                                     25.000    25.000 r  
    K17                  IBUF                         0.000    25.000 r  clk_125mhz_IBUF_inst/O
                         net (fo=2, routed)           1.285    26.285    iPLL/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.759    18.526 r  iPLL/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           2.206    20.732    iPLL/inst/clk90_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.101    20.833 r  iPLL/inst/clkout2_buf/O
                         net (fo=2, routed)           2.014    22.847    iMEM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_init.ram/clka
    RAMB36_X4Y21         RAMB36E1                                     r  iMEM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB36_X4Y21         RAMB36E1 (Prop_ramb36e1_CLKARDCLK_DOADO[5])
                                                      2.454    25.301 r  iMEM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/DOADO[5]
                         net (fo=258, routed)         2.858    28.159    iCPU/regfile_inst/douta[21]
    SLICE_X108Y98        LUT6 (Prop_lut6_I2_O)        0.124    28.283 r  iCPU/regfile_inst/iMEM_i_389/O
                         net (fo=1, routed)           0.000    28.283    iCPU/regfile_inst/iMEM_i_389_n_0
    SLICE_X108Y98        MUXF7 (Prop_muxf7_I0_O)      0.209    28.492 r  iCPU/regfile_inst/iMEM_i_148/O
                         net (fo=1, routed)           0.908    29.401    iCPU/regfile_inst/iMEM_i_148_n_0
    SLICE_X102Y98        LUT6 (Prop_lut6_I1_O)        0.297    29.698 r  iCPU/regfile_inst/iMEM_i_30/O
                         net (fo=9, routed)           0.767    30.464    iCPU/regfile_inst/dinb[3]
    SLICE_X92Y101        LUT6 (Prop_lut6_I2_O)        0.124    30.588 r  iCPU/regfile_inst/result0_carry_i_22/O
                         net (fo=1, routed)           0.658    31.246    iCPU/regfile_inst/alusrc2[3]
    SLICE_X93Y101        LUT2 (Prop_lut2_I1_O)        0.124    31.370 r  iCPU/regfile_inst/result0_carry_i_5/O
                         net (fo=1, routed)           0.000    31.370    iCPU/alu_inst/S[3]
    SLICE_X93Y101        CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401    31.771 r  iCPU/alu_inst/result0_carry/CO[3]
                         net (fo=1, routed)           0.000    31.771    iCPU/alu_inst/result0_carry_n_0
    SLICE_X93Y102        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    31.885 r  iCPU/alu_inst/result0_carry__0/CO[3]
                         net (fo=1, routed)           0.000    31.885    iCPU/alu_inst/result0_carry__0_n_0
    SLICE_X93Y103        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    31.999 r  iCPU/alu_inst/result0_carry__1/CO[3]
                         net (fo=1, routed)           0.000    31.999    iCPU/alu_inst/result0_carry__1_n_0
    SLICE_X93Y104        CARRY4 (Prop_carry4_CI_O[2])
                                                      0.256    32.255 f  iCPU/alu_inst/result0_carry__2/O[2]
                         net (fo=33, routed)          1.771    34.026    iCPU/alu_inst/D[14]
    SLICE_X94Y107        LUT6 (Prop_lut6_I2_O)        0.302    34.328 r  iCPU/alu_inst/cs_mem_reg_i_19/O
                         net (fo=1, routed)           0.715    35.043    iCPU/alu_inst/cs_mem_reg_i_19_n_0
    SLICE_X94Y107        LUT6 (Prop_lut6_I2_O)        0.124    35.167 r  iCPU/alu_inst/cs_mem_reg_i_9/O
                         net (fo=1, routed)           0.427    35.594    iCPU/alu_inst/cs_mem_reg_i_9_n_0
    SLICE_X94Y108        LUT6 (Prop_lut6_I2_O)        0.124    35.718 r  iCPU/alu_inst/cs_mem_reg_i_2/O
                         net (fo=2, routed)           0.577    36.295    iDec/HEX4_reg[5]_0
    SLICE_X94Y108        LDCE (SetClr_ldce_CLR_Q)     0.898    37.193 f  iDec/cs_gpio_reg/Q
                         net (fo=6, routed)           1.528    38.720    iDec/cs_gpio
    SLICE_X96Y100        LUT2 (Prop_lut2_I0_O)        0.124    38.844 f  iDec/LEDS[3]_i_4/O
                         net (fo=2, routed)           0.811    39.656    iCPU/alu_inst/LEDS_reg[3]
    SLICE_X96Y98         LUT6 (Prop_lut6_I0_O)        0.124    39.780 f  iCPU/alu_inst/HEX3[5]_i_1/O
                         net (fo=6, routed)           0.785    40.565    iGPIO/HEX3_reg[5]_0[0]
    SLICE_X99Y97         FDRE                                         f  iGPIO/HEX3_reg[5]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk0_clk_wiz_0 rise edge)
                                                    100.000   100.000 r  
    K17                  IBUF                         0.000   100.000 r  clk_125mhz_IBUF_inst/O
                         net (fo=2, routed)           1.162   101.162    iPLL/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.814    93.348 r  iPLL/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.012    95.360    iPLL/inst/clk0_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    95.451 r  iPLL/inst/clkout1_buf/O
                         net (fo=1069, routed)        1.609    97.060    iGPIO/clk0
    SLICE_X99Y97         FDRE                                         r  iGPIO/HEX3_reg[5]/C
                         clock pessimism              0.178    97.238    
                         clock uncertainty           -0.225    97.013    
    SLICE_X99Y97         FDRE (Setup_fdre_C_CE)      -0.205    96.808    iGPIO/HEX3_reg[5]
  -------------------------------------------------------------------
                         required time                         96.808    
                         arrival time                         -40.565    
  -------------------------------------------------------------------
                         slack                                 56.243    

Slack (MET) :             56.528ns  (required time - arrival time)
  Source:                 iMEM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/CLKARDCLK
                            (rising edge-triggered cell RAMB36E1 clocked by clk90_clk_wiz_0  {rise@25.000ns fall@75.000ns period=100.000ns})
  Destination:            iGPIO/HEX3_reg[2]/CE
                            (rising edge-triggered cell FDRE clocked by clk0_clk_wiz_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk0_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            75.000ns  (clk0_clk_wiz_0 rise@100.000ns - clk90_clk_wiz_0 rise@25.000ns)
  Data Path Delay:        17.432ns  (logic 5.913ns (33.920%)  route 11.519ns (66.080%))
  Logic Levels:           15  (CARRY4=4 LDCE=1 LUT2=2 LUT6=7 MUXF7=1)
  Clock Path Skew:        -0.610ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.941ns = ( 97.059 - 100.000 ) 
    Source Clock Delay      (SCD):    -2.153ns = ( 22.847 - 25.000 ) 
    Clock Pessimism Removal (CPR):    0.178ns
  Clock Uncertainty:      0.225ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.198ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk90_clk_wiz_0 rise edge)
                                                     25.000    25.000 r  
    K17                  IBUF                         0.000    25.000 r  clk_125mhz_IBUF_inst/O
                         net (fo=2, routed)           1.285    26.285    iPLL/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.759    18.526 r  iPLL/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           2.206    20.732    iPLL/inst/clk90_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.101    20.833 r  iPLL/inst/clkout2_buf/O
                         net (fo=2, routed)           2.014    22.847    iMEM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_init.ram/clka
    RAMB36_X4Y21         RAMB36E1                                     r  iMEM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB36_X4Y21         RAMB36E1 (Prop_ramb36e1_CLKARDCLK_DOADO[5])
                                                      2.454    25.301 r  iMEM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/DOADO[5]
                         net (fo=258, routed)         2.858    28.159    iCPU/regfile_inst/douta[21]
    SLICE_X108Y98        LUT6 (Prop_lut6_I2_O)        0.124    28.283 r  iCPU/regfile_inst/iMEM_i_389/O
                         net (fo=1, routed)           0.000    28.283    iCPU/regfile_inst/iMEM_i_389_n_0
    SLICE_X108Y98        MUXF7 (Prop_muxf7_I0_O)      0.209    28.492 r  iCPU/regfile_inst/iMEM_i_148/O
                         net (fo=1, routed)           0.908    29.401    iCPU/regfile_inst/iMEM_i_148_n_0
    SLICE_X102Y98        LUT6 (Prop_lut6_I1_O)        0.297    29.698 r  iCPU/regfile_inst/iMEM_i_30/O
                         net (fo=9, routed)           0.767    30.464    iCPU/regfile_inst/dinb[3]
    SLICE_X92Y101        LUT6 (Prop_lut6_I2_O)        0.124    30.588 r  iCPU/regfile_inst/result0_carry_i_22/O
                         net (fo=1, routed)           0.658    31.246    iCPU/regfile_inst/alusrc2[3]
    SLICE_X93Y101        LUT2 (Prop_lut2_I1_O)        0.124    31.370 r  iCPU/regfile_inst/result0_carry_i_5/O
                         net (fo=1, routed)           0.000    31.370    iCPU/alu_inst/S[3]
    SLICE_X93Y101        CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401    31.771 r  iCPU/alu_inst/result0_carry/CO[3]
                         net (fo=1, routed)           0.000    31.771    iCPU/alu_inst/result0_carry_n_0
    SLICE_X93Y102        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    31.885 r  iCPU/alu_inst/result0_carry__0/CO[3]
                         net (fo=1, routed)           0.000    31.885    iCPU/alu_inst/result0_carry__0_n_0
    SLICE_X93Y103        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    31.999 r  iCPU/alu_inst/result0_carry__1/CO[3]
                         net (fo=1, routed)           0.000    31.999    iCPU/alu_inst/result0_carry__1_n_0
    SLICE_X93Y104        CARRY4 (Prop_carry4_CI_O[2])
                                                      0.256    32.255 f  iCPU/alu_inst/result0_carry__2/O[2]
                         net (fo=33, routed)          1.771    34.026    iCPU/alu_inst/D[14]
    SLICE_X94Y107        LUT6 (Prop_lut6_I2_O)        0.302    34.328 r  iCPU/alu_inst/cs_mem_reg_i_19/O
                         net (fo=1, routed)           0.715    35.043    iCPU/alu_inst/cs_mem_reg_i_19_n_0
    SLICE_X94Y107        LUT6 (Prop_lut6_I2_O)        0.124    35.167 r  iCPU/alu_inst/cs_mem_reg_i_9/O
                         net (fo=1, routed)           0.427    35.594    iCPU/alu_inst/cs_mem_reg_i_9_n_0
    SLICE_X94Y108        LUT6 (Prop_lut6_I2_O)        0.124    35.718 r  iCPU/alu_inst/cs_mem_reg_i_2/O
                         net (fo=2, routed)           0.577    36.295    iDec/HEX4_reg[5]_0
    SLICE_X94Y108        LDCE (SetClr_ldce_CLR_Q)     0.898    37.193 f  iDec/cs_gpio_reg/Q
                         net (fo=6, routed)           1.528    38.720    iDec/cs_gpio
    SLICE_X96Y100        LUT2 (Prop_lut2_I0_O)        0.124    38.844 f  iDec/LEDS[3]_i_4/O
                         net (fo=2, routed)           0.811    39.656    iCPU/alu_inst/LEDS_reg[3]
    SLICE_X96Y98         LUT6 (Prop_lut6_I0_O)        0.124    39.780 f  iCPU/alu_inst/HEX3[5]_i_1/O
                         net (fo=6, routed)           0.500    40.280    iGPIO/HEX3_reg[5]_0[0]
    SLICE_X99Y98         FDRE                                         f  iGPIO/HEX3_reg[2]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk0_clk_wiz_0 rise edge)
                                                    100.000   100.000 r  
    K17                  IBUF                         0.000   100.000 r  clk_125mhz_IBUF_inst/O
                         net (fo=2, routed)           1.162   101.162    iPLL/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.814    93.348 r  iPLL/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.012    95.360    iPLL/inst/clk0_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    95.451 r  iPLL/inst/clkout1_buf/O
                         net (fo=1069, routed)        1.609    97.060    iGPIO/clk0
    SLICE_X99Y98         FDRE                                         r  iGPIO/HEX3_reg[2]/C
                         clock pessimism              0.178    97.238    
                         clock uncertainty           -0.225    97.013    
    SLICE_X99Y98         FDRE (Setup_fdre_C_CE)      -0.205    96.808    iGPIO/HEX3_reg[2]
  -------------------------------------------------------------------
                         required time                         96.808    
                         arrival time                         -40.280    
  -------------------------------------------------------------------
                         slack                                 56.528    

Slack (MET) :             56.528ns  (required time - arrival time)
  Source:                 iMEM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/CLKARDCLK
                            (rising edge-triggered cell RAMB36E1 clocked by clk90_clk_wiz_0  {rise@25.000ns fall@75.000ns period=100.000ns})
  Destination:            iGPIO/HEX3_reg[3]/CE
                            (rising edge-triggered cell FDRE clocked by clk0_clk_wiz_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk0_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            75.000ns  (clk0_clk_wiz_0 rise@100.000ns - clk90_clk_wiz_0 rise@25.000ns)
  Data Path Delay:        17.432ns  (logic 5.913ns (33.920%)  route 11.519ns (66.080%))
  Logic Levels:           15  (CARRY4=4 LDCE=1 LUT2=2 LUT6=7 MUXF7=1)
  Clock Path Skew:        -0.610ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.941ns = ( 97.059 - 100.000 ) 
    Source Clock Delay      (SCD):    -2.153ns = ( 22.847 - 25.000 ) 
    Clock Pessimism Removal (CPR):    0.178ns
  Clock Uncertainty:      0.225ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.198ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk90_clk_wiz_0 rise edge)
                                                     25.000    25.000 r  
    K17                  IBUF                         0.000    25.000 r  clk_125mhz_IBUF_inst/O
                         net (fo=2, routed)           1.285    26.285    iPLL/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.759    18.526 r  iPLL/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           2.206    20.732    iPLL/inst/clk90_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.101    20.833 r  iPLL/inst/clkout2_buf/O
                         net (fo=2, routed)           2.014    22.847    iMEM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_init.ram/clka
    RAMB36_X4Y21         RAMB36E1                                     r  iMEM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB36_X4Y21         RAMB36E1 (Prop_ramb36e1_CLKARDCLK_DOADO[5])
                                                      2.454    25.301 r  iMEM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/DOADO[5]
                         net (fo=258, routed)         2.858    28.159    iCPU/regfile_inst/douta[21]
    SLICE_X108Y98        LUT6 (Prop_lut6_I2_O)        0.124    28.283 r  iCPU/regfile_inst/iMEM_i_389/O
                         net (fo=1, routed)           0.000    28.283    iCPU/regfile_inst/iMEM_i_389_n_0
    SLICE_X108Y98        MUXF7 (Prop_muxf7_I0_O)      0.209    28.492 r  iCPU/regfile_inst/iMEM_i_148/O
                         net (fo=1, routed)           0.908    29.401    iCPU/regfile_inst/iMEM_i_148_n_0
    SLICE_X102Y98        LUT6 (Prop_lut6_I1_O)        0.297    29.698 r  iCPU/regfile_inst/iMEM_i_30/O
                         net (fo=9, routed)           0.767    30.464    iCPU/regfile_inst/dinb[3]
    SLICE_X92Y101        LUT6 (Prop_lut6_I2_O)        0.124    30.588 r  iCPU/regfile_inst/result0_carry_i_22/O
                         net (fo=1, routed)           0.658    31.246    iCPU/regfile_inst/alusrc2[3]
    SLICE_X93Y101        LUT2 (Prop_lut2_I1_O)        0.124    31.370 r  iCPU/regfile_inst/result0_carry_i_5/O
                         net (fo=1, routed)           0.000    31.370    iCPU/alu_inst/S[3]
    SLICE_X93Y101        CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401    31.771 r  iCPU/alu_inst/result0_carry/CO[3]
                         net (fo=1, routed)           0.000    31.771    iCPU/alu_inst/result0_carry_n_0
    SLICE_X93Y102        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    31.885 r  iCPU/alu_inst/result0_carry__0/CO[3]
                         net (fo=1, routed)           0.000    31.885    iCPU/alu_inst/result0_carry__0_n_0
    SLICE_X93Y103        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    31.999 r  iCPU/alu_inst/result0_carry__1/CO[3]
                         net (fo=1, routed)           0.000    31.999    iCPU/alu_inst/result0_carry__1_n_0
    SLICE_X93Y104        CARRY4 (Prop_carry4_CI_O[2])
                                                      0.256    32.255 f  iCPU/alu_inst/result0_carry__2/O[2]
                         net (fo=33, routed)          1.771    34.026    iCPU/alu_inst/D[14]
    SLICE_X94Y107        LUT6 (Prop_lut6_I2_O)        0.302    34.328 r  iCPU/alu_inst/cs_mem_reg_i_19/O
                         net (fo=1, routed)           0.715    35.043    iCPU/alu_inst/cs_mem_reg_i_19_n_0
    SLICE_X94Y107        LUT6 (Prop_lut6_I2_O)        0.124    35.167 r  iCPU/alu_inst/cs_mem_reg_i_9/O
                         net (fo=1, routed)           0.427    35.594    iCPU/alu_inst/cs_mem_reg_i_9_n_0
    SLICE_X94Y108        LUT6 (Prop_lut6_I2_O)        0.124    35.718 r  iCPU/alu_inst/cs_mem_reg_i_2/O
                         net (fo=2, routed)           0.577    36.295    iDec/HEX4_reg[5]_0
    SLICE_X94Y108        LDCE (SetClr_ldce_CLR_Q)     0.898    37.193 f  iDec/cs_gpio_reg/Q
                         net (fo=6, routed)           1.528    38.720    iDec/cs_gpio
    SLICE_X96Y100        LUT2 (Prop_lut2_I0_O)        0.124    38.844 f  iDec/LEDS[3]_i_4/O
                         net (fo=2, routed)           0.811    39.656    iCPU/alu_inst/LEDS_reg[3]
    SLICE_X96Y98         LUT6 (Prop_lut6_I0_O)        0.124    39.780 f  iCPU/alu_inst/HEX3[5]_i_1/O
                         net (fo=6, routed)           0.500    40.280    iGPIO/HEX3_reg[5]_0[0]
    SLICE_X99Y98         FDRE                                         f  iGPIO/HEX3_reg[3]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk0_clk_wiz_0 rise edge)
                                                    100.000   100.000 r  
    K17                  IBUF                         0.000   100.000 r  clk_125mhz_IBUF_inst/O
                         net (fo=2, routed)           1.162   101.162    iPLL/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.814    93.348 r  iPLL/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.012    95.360    iPLL/inst/clk0_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    95.451 r  iPLL/inst/clkout1_buf/O
                         net (fo=1069, routed)        1.609    97.060    iGPIO/clk0
    SLICE_X99Y98         FDRE                                         r  iGPIO/HEX3_reg[3]/C
                         clock pessimism              0.178    97.238    
                         clock uncertainty           -0.225    97.013    
    SLICE_X99Y98         FDRE (Setup_fdre_C_CE)      -0.205    96.808    iGPIO/HEX3_reg[3]
  -------------------------------------------------------------------
                         required time                         96.808    
                         arrival time                         -40.280    
  -------------------------------------------------------------------
                         slack                                 56.528    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             25.511ns  (arrival time - required time)
  Source:                 iMEM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/CLKARDCLK
                            (rising edge-triggered cell RAMB36E1 clocked by clk90_clk_wiz_0  {rise@25.000ns fall@75.000ns period=100.000ns})
  Destination:            iCPU/regfile_inst/x10_reg[8]/D
                            (rising edge-triggered cell FDRE clocked by clk0_clk_wiz_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk0_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            -25.000ns  (clk0_clk_wiz_0 rise@0.000ns - clk90_clk_wiz_0 rise@25.000ns)
  Data Path Delay:        1.129ns  (logic 0.700ns (62.002%)  route 0.429ns (37.998%))
  Logic Levels:           2  (CARRY4=1 LUT6=1)
  Clock Path Skew:        0.291ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -1.184ns
    Source Clock Delay      (SCD):    -0.720ns = ( 24.280 - 25.000 ) 
    Clock Pessimism Removal (CPR):    -0.755ns
  Clock Uncertainty:      0.225ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.198ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk90_clk_wiz_0 rise edge)
                                                     25.000    25.000 r  
    K17                  IBUF                         0.000    25.000 r  clk_125mhz_IBUF_inst/O
                         net (fo=2, routed)           0.440    25.440    iPLL/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.613    22.828 r  iPLL/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.696    23.524    iPLL/inst/clk90_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    23.550 r  iPLL/inst/clkout2_buf/O
                         net (fo=2, routed)           0.730    24.280    iMEM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_init.ram/clka
    RAMB36_X4Y21         RAMB36E1                                     r  iMEM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB36_X4Y21         RAMB36E1 (Prop_ramb36e1_CLKARDCLK_DOADO[12])
                                                      0.585    24.865 r  iMEM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/DOADO[12]
                         net (fo=2, routed)           0.429    25.294    iCPU/regfile_inst/douta[28]
    SLICE_X93Y103        LUT6 (Prop_lut6_I2_O)        0.045    25.339 r  iCPU/regfile_inst/result0_carry__1_i_8/O
                         net (fo=1, routed)           0.000    25.339    iCPU/alu_inst/x31_reg[11][0]
    SLICE_X93Y103        CARRY4 (Prop_carry4_S[0]_O[0])
                                                      0.070    25.409 r  iCPU/alu_inst/result0_carry__1/O[0]
                         net (fo=37, routed)          0.000    25.409    iCPU/regfile_inst/D[8]
    SLICE_X93Y103        FDRE                                         r  iCPU/regfile_inst/x10_reg[8]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk0_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    K17                  IBUF                         0.000     0.000 r  clk_125mhz_IBUF_inst/O
                         net (fo=2, routed)           0.480     0.480    iPLL/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.407    -2.927 r  iPLL/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.752    -2.175    iPLL/inst/clk0_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -2.146 r  iPLL/inst/clkout1_buf/O
                         net (fo=1069, routed)        0.962    -1.184    iCPU/regfile_inst/clk0
    SLICE_X93Y103        FDRE                                         r  iCPU/regfile_inst/x10_reg[8]/C
                         clock pessimism              0.755    -0.429    
                         clock uncertainty            0.225    -0.204    
    SLICE_X93Y103        FDRE (Hold_fdre_C_D)         0.102    -0.102    iCPU/regfile_inst/x10_reg[8]
  -------------------------------------------------------------------
                         required time                          0.102    
                         arrival time                          25.409    
  -------------------------------------------------------------------
                         slack                                 25.511    

Slack (MET) :             25.532ns  (arrival time - required time)
  Source:                 iMEM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/CLKARDCLK
                            (rising edge-triggered cell RAMB36E1 clocked by clk90_clk_wiz_0  {rise@25.000ns fall@75.000ns period=100.000ns})
  Destination:            iCPU/regfile_inst/x10_reg[9]/D
                            (rising edge-triggered cell FDRE clocked by clk0_clk_wiz_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk0_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            -25.000ns  (clk0_clk_wiz_0 rise@0.000ns - clk90_clk_wiz_0 rise@25.000ns)
  Data Path Delay:        1.150ns  (logic 0.695ns (60.447%)  route 0.455ns (39.552%))
  Logic Levels:           2  (CARRY4=1 LUT6=1)
  Clock Path Skew:        0.291ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -1.184ns
    Source Clock Delay      (SCD):    -0.720ns = ( 24.280 - 25.000 ) 
    Clock Pessimism Removal (CPR):    -0.755ns
  Clock Uncertainty:      0.225ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.198ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk90_clk_wiz_0 rise edge)
                                                     25.000    25.000 r  
    K17                  IBUF                         0.000    25.000 r  clk_125mhz_IBUF_inst/O
                         net (fo=2, routed)           0.440    25.440    iPLL/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.613    22.828 r  iPLL/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.696    23.524    iPLL/inst/clk90_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    23.550 r  iPLL/inst/clkout2_buf/O
                         net (fo=2, routed)           0.730    24.280    iMEM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_init.ram/clka
    RAMB36_X4Y21         RAMB36E1                                     r  iMEM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB36_X4Y21         RAMB36E1 (Prop_ramb36e1_CLKARDCLK_DOADO[13])
                                                      0.585    24.865 r  iMEM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/DOADO[13]
                         net (fo=2, routed)           0.455    25.319    iCPU/regfile_inst/douta[29]
    SLICE_X93Y103        LUT6 (Prop_lut6_I2_O)        0.045    25.364 r  iCPU/regfile_inst/result0_carry__1_i_7/O
                         net (fo=1, routed)           0.000    25.364    iCPU/alu_inst/x31_reg[11][1]
    SLICE_X93Y103        CARRY4 (Prop_carry4_S[1]_O[1])
                                                      0.065    25.429 r  iCPU/alu_inst/result0_carry__1/O[1]
                         net (fo=37, routed)          0.000    25.429    iCPU/regfile_inst/D[9]
    SLICE_X93Y103        FDRE                                         r  iCPU/regfile_inst/x10_reg[9]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk0_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    K17                  IBUF                         0.000     0.000 r  clk_125mhz_IBUF_inst/O
                         net (fo=2, routed)           0.480     0.480    iPLL/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.407    -2.927 r  iPLL/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.752    -2.175    iPLL/inst/clk0_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -2.146 r  iPLL/inst/clkout1_buf/O
                         net (fo=1069, routed)        0.962    -1.184    iCPU/regfile_inst/clk0
    SLICE_X93Y103        FDRE                                         r  iCPU/regfile_inst/x10_reg[9]/C
                         clock pessimism              0.755    -0.429    
                         clock uncertainty            0.225    -0.204    
    SLICE_X93Y103        FDRE (Hold_fdre_C_D)         0.102    -0.102    iCPU/regfile_inst/x10_reg[9]
  -------------------------------------------------------------------
                         required time                          0.102    
                         arrival time                          25.429    
  -------------------------------------------------------------------
                         slack                                 25.532    

Slack (MET) :             25.577ns  (arrival time - required time)
  Source:                 iMEM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/CLKARDCLK
                            (rising edge-triggered cell RAMB36E1 clocked by clk90_clk_wiz_0  {rise@25.000ns fall@75.000ns period=100.000ns})
  Destination:            iCPU/regfile_inst/x10_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by clk0_clk_wiz_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk0_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            -25.000ns  (clk0_clk_wiz_0 rise@0.000ns - clk90_clk_wiz_0 rise@25.000ns)
  Data Path Delay:        1.196ns  (logic 0.695ns (58.122%)  route 0.501ns (41.878%))
  Logic Levels:           2  (CARRY4=1 LUT6=1)
  Clock Path Skew:        0.292ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -1.183ns
    Source Clock Delay      (SCD):    -0.720ns = ( 24.280 - 25.000 ) 
    Clock Pessimism Removal (CPR):    -0.755ns
  Clock Uncertainty:      0.225ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.198ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk90_clk_wiz_0 rise edge)
                                                     25.000    25.000 r  
    K17                  IBUF                         0.000    25.000 r  clk_125mhz_IBUF_inst/O
                         net (fo=2, routed)           0.440    25.440    iPLL/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.613    22.828 r  iPLL/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.696    23.524    iPLL/inst/clk90_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    23.550 r  iPLL/inst/clkout2_buf/O
                         net (fo=2, routed)           0.730    24.280    iMEM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_init.ram/clka
    RAMB36_X4Y21         RAMB36E1                                     r  iMEM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB36_X4Y21         RAMB36E1 (Prop_ramb36e1_CLKARDCLK_DOADO[9])
                                                      0.585    24.865 r  iMEM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/DOADO[9]
                         net (fo=2, routed)           0.501    25.365    iCPU/regfile_inst/douta[25]
    SLICE_X93Y102        LUT6 (Prop_lut6_I2_O)        0.045    25.410 r  iCPU/regfile_inst/result0_carry__0_i_7/O
                         net (fo=1, routed)           0.000    25.410    iCPU/alu_inst/x31_reg[7][1]
    SLICE_X93Y102        CARRY4 (Prop_carry4_S[1]_O[1])
                                                      0.065    25.475 r  iCPU/alu_inst/result0_carry__0/O[1]
                         net (fo=37, routed)          0.000    25.475    iCPU/regfile_inst/D[5]
    SLICE_X93Y102        FDRE                                         r  iCPU/regfile_inst/x10_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk0_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    K17                  IBUF                         0.000     0.000 r  clk_125mhz_IBUF_inst/O
                         net (fo=2, routed)           0.480     0.480    iPLL/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.407    -2.927 r  iPLL/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.752    -2.175    iPLL/inst/clk0_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -2.146 r  iPLL/inst/clkout1_buf/O
                         net (fo=1069, routed)        0.963    -1.183    iCPU/regfile_inst/clk0
    SLICE_X93Y102        FDRE                                         r  iCPU/regfile_inst/x10_reg[5]/C
                         clock pessimism              0.755    -0.428    
                         clock uncertainty            0.225    -0.203    
    SLICE_X93Y102        FDRE (Hold_fdre_C_D)         0.102    -0.101    iCPU/regfile_inst/x10_reg[5]
  -------------------------------------------------------------------
                         required time                          0.101    
                         arrival time                          25.475    
  -------------------------------------------------------------------
                         slack                                 25.577    

Slack (MET) :             25.585ns  (arrival time - required time)
  Source:                 iMEM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/CLKARDCLK
                            (rising edge-triggered cell RAMB36E1 clocked by clk90_clk_wiz_0  {rise@25.000ns fall@75.000ns period=100.000ns})
  Destination:            iCPU/regfile_inst/x10_reg[13]/D
                            (rising edge-triggered cell FDRE clocked by clk0_clk_wiz_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk0_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            -25.000ns  (clk0_clk_wiz_0 rise@0.000ns - clk90_clk_wiz_0 rise@25.000ns)
  Data Path Delay:        1.201ns  (logic 0.740ns (61.594%)  route 0.461ns (38.406%))
  Logic Levels:           3  (CARRY4=1 LUT2=1 LUT6=1)
  Clock Path Skew:        0.290ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -1.184ns
    Source Clock Delay      (SCD):    -0.719ns = ( 24.281 - 25.000 ) 
    Clock Pessimism Removal (CPR):    -0.755ns
  Clock Uncertainty:      0.225ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.198ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk90_clk_wiz_0 rise edge)
                                                     25.000    25.000 r  
    K17                  IBUF                         0.000    25.000 r  clk_125mhz_IBUF_inst/O
                         net (fo=2, routed)           0.440    25.440    iPLL/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.613    22.828 r  iPLL/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.696    23.524    iPLL/inst/clk90_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    23.550 r  iPLL/inst/clkout2_buf/O
                         net (fo=2, routed)           0.731    24.281    iMEM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/clka
    RAMB36_X4Y20         RAMB36E1                                     r  iMEM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB36_X4Y20         RAMB36E1 (Prop_ramb36e1_CLKARDCLK_DOADO[13])
                                                      0.585    24.866 r  iMEM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/DOADO[13]
                         net (fo=1, routed)           0.317    25.183    iCPU/regfile_inst/douta[13]
    SLICE_X90Y103        LUT6 (Prop_lut6_I1_O)        0.045    25.228 r  iCPU/regfile_inst/result0_carry__2_i_23/O
                         net (fo=1, routed)           0.144    25.372    iCPU/regfile_inst/alusrc2[13]
    SLICE_X93Y104        LUT2 (Prop_lut2_I1_O)        0.045    25.417 r  iCPU/regfile_inst/result0_carry__2_i_7/O
                         net (fo=1, routed)           0.000    25.417    iCPU/alu_inst/x1_reg[15][1]
    SLICE_X93Y104        CARRY4 (Prop_carry4_S[1]_O[1])
                                                      0.065    25.482 r  iCPU/alu_inst/result0_carry__2/O[1]
                         net (fo=33, routed)          0.000    25.482    iCPU/regfile_inst/D[13]
    SLICE_X93Y104        FDRE                                         r  iCPU/regfile_inst/x10_reg[13]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk0_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    K17                  IBUF                         0.000     0.000 r  clk_125mhz_IBUF_inst/O
                         net (fo=2, routed)           0.480     0.480    iPLL/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.407    -2.927 r  iPLL/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.752    -2.175    iPLL/inst/clk0_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -2.146 r  iPLL/inst/clkout1_buf/O
                         net (fo=1069, routed)        0.962    -1.184    iCPU/regfile_inst/clk0
    SLICE_X93Y104        FDRE                                         r  iCPU/regfile_inst/x10_reg[13]/C
                         clock pessimism              0.755    -0.429    
                         clock uncertainty            0.225    -0.204    
    SLICE_X93Y104        FDRE (Hold_fdre_C_D)         0.102    -0.102    iCPU/regfile_inst/x10_reg[13]
  -------------------------------------------------------------------
                         required time                          0.102    
                         arrival time                          25.482    
  -------------------------------------------------------------------
                         slack                                 25.585    

Slack (MET) :             25.587ns  (arrival time - required time)
  Source:                 iMEM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/CLKARDCLK
                            (rising edge-triggered cell RAMB36E1 clocked by clk90_clk_wiz_0  {rise@25.000ns fall@75.000ns period=100.000ns})
  Destination:            iCPU/regfile_inst/x10_reg[10]/D
                            (rising edge-triggered cell FDRE clocked by clk0_clk_wiz_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk0_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            -25.000ns  (clk0_clk_wiz_0 rise@0.000ns - clk90_clk_wiz_0 rise@25.000ns)
  Data Path Delay:        1.205ns  (logic 0.776ns (64.399%)  route 0.429ns (35.601%))
  Logic Levels:           2  (CARRY4=1 LUT6=1)
  Clock Path Skew:        0.291ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -1.184ns
    Source Clock Delay      (SCD):    -0.720ns = ( 24.280 - 25.000 ) 
    Clock Pessimism Removal (CPR):    -0.755ns
  Clock Uncertainty:      0.225ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.198ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk90_clk_wiz_0 rise edge)
                                                     25.000    25.000 r  
    K17                  IBUF                         0.000    25.000 r  clk_125mhz_IBUF_inst/O
                         net (fo=2, routed)           0.440    25.440    iPLL/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.613    22.828 r  iPLL/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.696    23.524    iPLL/inst/clk90_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    23.550 r  iPLL/inst/clkout2_buf/O
                         net (fo=2, routed)           0.730    24.280    iMEM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_init.ram/clka
    RAMB36_X4Y21         RAMB36E1                                     r  iMEM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB36_X4Y21         RAMB36E1 (Prop_ramb36e1_CLKARDCLK_DOADO[12])
                                                      0.585    24.865 r  iMEM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/DOADO[12]
                         net (fo=2, routed)           0.429    25.294    iCPU/regfile_inst/douta[28]
    SLICE_X93Y103        LUT6 (Prop_lut6_I2_O)        0.045    25.339 r  iCPU/regfile_inst/result0_carry__1_i_8/O
                         net (fo=1, routed)           0.000    25.339    iCPU/alu_inst/x31_reg[11][0]
    SLICE_X93Y103        CARRY4 (Prop_carry4_S[0]_O[2])
                                                      0.146    25.485 r  iCPU/alu_inst/result0_carry__1/O[2]
                         net (fo=37, routed)          0.000    25.485    iCPU/regfile_inst/D[10]
    SLICE_X93Y103        FDRE                                         r  iCPU/regfile_inst/x10_reg[10]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk0_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    K17                  IBUF                         0.000     0.000 r  clk_125mhz_IBUF_inst/O
                         net (fo=2, routed)           0.480     0.480    iPLL/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.407    -2.927 r  iPLL/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.752    -2.175    iPLL/inst/clk0_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -2.146 r  iPLL/inst/clkout1_buf/O
                         net (fo=1069, routed)        0.962    -1.184    iCPU/regfile_inst/clk0
    SLICE_X93Y103        FDRE                                         r  iCPU/regfile_inst/x10_reg[10]/C
                         clock pessimism              0.755    -0.429    
                         clock uncertainty            0.225    -0.204    
    SLICE_X93Y103        FDRE (Hold_fdre_C_D)         0.102    -0.102    iCPU/regfile_inst/x10_reg[10]
  -------------------------------------------------------------------
                         required time                          0.102    
                         arrival time                          25.485    
  -------------------------------------------------------------------
                         slack                                 25.587    

Slack (MET) :             25.592ns  (arrival time - required time)
  Source:                 iMEM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/CLKARDCLK
                            (rising edge-triggered cell RAMB36E1 clocked by clk90_clk_wiz_0  {rise@25.000ns fall@75.000ns period=100.000ns})
  Destination:            iCPU/regfile_inst/x10_reg[25]/D
                            (rising edge-triggered cell FDRE clocked by clk0_clk_wiz_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk0_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            -25.000ns  (clk0_clk_wiz_0 rise@0.000ns - clk90_clk_wiz_0 rise@25.000ns)
  Data Path Delay:        1.209ns  (logic 0.740ns (61.214%)  route 0.469ns (38.786%))
  Logic Levels:           3  (CARRY4=1 LUT2=1 LUT6=1)
  Clock Path Skew:        0.290ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -1.185ns
    Source Clock Delay      (SCD):    -0.720ns = ( 24.280 - 25.000 ) 
    Clock Pessimism Removal (CPR):    -0.755ns
  Clock Uncertainty:      0.225ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.198ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk90_clk_wiz_0 rise edge)
                                                     25.000    25.000 r  
    K17                  IBUF                         0.000    25.000 r  clk_125mhz_IBUF_inst/O
                         net (fo=2, routed)           0.440    25.440    iPLL/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.613    22.828 r  iPLL/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.696    23.524    iPLL/inst/clk90_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    23.550 r  iPLL/inst/clkout2_buf/O
                         net (fo=2, routed)           0.730    24.280    iMEM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_init.ram/clka
    RAMB36_X4Y21         RAMB36E1                                     r  iMEM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB36_X4Y21         RAMB36E1 (Prop_ramb36e1_CLKARDCLK_DOADO[9])
                                                      0.585    24.865 r  iMEM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/DOADO[9]
                         net (fo=2, routed)           0.360    25.225    iCPU/regfile_inst/douta[25]
    SLICE_X91Y108        LUT6 (Prop_lut6_I1_O)        0.045    25.270 r  iCPU/regfile_inst/result0_carry__5_i_23/O
                         net (fo=1, routed)           0.108    25.379    iCPU/regfile_inst/alusrc2[25]
    SLICE_X93Y107        LUT2 (Prop_lut2_I1_O)        0.045    25.424 r  iCPU/regfile_inst/result0_carry__5_i_7/O
                         net (fo=1, routed)           0.000    25.424    iCPU/alu_inst/x1_reg[27][1]
    SLICE_X93Y107        CARRY4 (Prop_carry4_S[1]_O[1])
                                                      0.065    25.489 r  iCPU/alu_inst/result0_carry__5/O[1]
                         net (fo=34, routed)          0.000    25.489    iCPU/regfile_inst/D[25]
    SLICE_X93Y107        FDRE                                         r  iCPU/regfile_inst/x10_reg[25]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk0_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    K17                  IBUF                         0.000     0.000 r  clk_125mhz_IBUF_inst/O
                         net (fo=2, routed)           0.480     0.480    iPLL/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.407    -2.927 r  iPLL/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.752    -2.175    iPLL/inst/clk0_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -2.146 r  iPLL/inst/clkout1_buf/O
                         net (fo=1069, routed)        0.961    -1.185    iCPU/regfile_inst/clk0
    SLICE_X93Y107        FDRE                                         r  iCPU/regfile_inst/x10_reg[25]/C
                         clock pessimism              0.755    -0.430    
                         clock uncertainty            0.225    -0.205    
    SLICE_X93Y107        FDRE (Hold_fdre_C_D)         0.102    -0.103    iCPU/regfile_inst/x10_reg[25]
  -------------------------------------------------------------------
                         required time                          0.103    
                         arrival time                          25.489    
  -------------------------------------------------------------------
                         slack                                 25.592    

Slack (MET) :             25.602ns  (arrival time - required time)
  Source:                 iMEM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/CLKARDCLK
                            (rising edge-triggered cell RAMB36E1 clocked by clk90_clk_wiz_0  {rise@25.000ns fall@75.000ns period=100.000ns})
  Destination:            iCPU/regfile_inst/x10_reg[26]/D
                            (rising edge-triggered cell FDRE clocked by clk0_clk_wiz_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk0_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            -25.000ns  (clk0_clk_wiz_0 rise@0.000ns - clk90_clk_wiz_0 rise@25.000ns)
  Data Path Delay:        1.219ns  (logic 0.741ns (60.774%)  route 0.478ns (39.226%))
  Logic Levels:           3  (CARRY4=1 LUT2=1 LUT6=1)
  Clock Path Skew:        0.290ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -1.185ns
    Source Clock Delay      (SCD):    -0.720ns = ( 24.280 - 25.000 ) 
    Clock Pessimism Removal (CPR):    -0.755ns
  Clock Uncertainty:      0.225ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.198ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk90_clk_wiz_0 rise edge)
                                                     25.000    25.000 r  
    K17                  IBUF                         0.000    25.000 r  clk_125mhz_IBUF_inst/O
                         net (fo=2, routed)           0.440    25.440    iPLL/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.613    22.828 r  iPLL/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.696    23.524    iPLL/inst/clk90_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    23.550 r  iPLL/inst/clkout2_buf/O
                         net (fo=2, routed)           0.730    24.280    iMEM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_init.ram/clka
    RAMB36_X4Y21         RAMB36E1                                     r  iMEM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB36_X4Y21         RAMB36E1 (Prop_ramb36e1_CLKARDCLK_DOADO[10])
                                                      0.585    24.865 r  iMEM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/DOADO[10]
                         net (fo=2, routed)           0.265    25.130    iCPU/regfile_inst/douta[26]
    SLICE_X92Y107        LUT6 (Prop_lut6_I1_O)        0.045    25.175 r  iCPU/regfile_inst/result0_carry__5_i_22/O
                         net (fo=1, routed)           0.213    25.388    iCPU/regfile_inst/alusrc2[26]
    SLICE_X93Y107        LUT2 (Prop_lut2_I1_O)        0.045    25.433 r  iCPU/regfile_inst/result0_carry__5_i_6/O
                         net (fo=1, routed)           0.000    25.433    iCPU/alu_inst/x1_reg[27][2]
    SLICE_X93Y107        CARRY4 (Prop_carry4_S[2]_O[2])
                                                      0.066    25.499 r  iCPU/alu_inst/result0_carry__5/O[2]
                         net (fo=35, routed)          0.000    25.499    iCPU/regfile_inst/D[26]
    SLICE_X93Y107        FDRE                                         r  iCPU/regfile_inst/x10_reg[26]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk0_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    K17                  IBUF                         0.000     0.000 r  clk_125mhz_IBUF_inst/O
                         net (fo=2, routed)           0.480     0.480    iPLL/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.407    -2.927 r  iPLL/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.752    -2.175    iPLL/inst/clk0_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -2.146 r  iPLL/inst/clkout1_buf/O
                         net (fo=1069, routed)        0.961    -1.185    iCPU/regfile_inst/clk0
    SLICE_X93Y107        FDRE                                         r  iCPU/regfile_inst/x10_reg[26]/C
                         clock pessimism              0.755    -0.430    
                         clock uncertainty            0.225    -0.205    
    SLICE_X93Y107        FDRE (Hold_fdre_C_D)         0.102    -0.103    iCPU/regfile_inst/x10_reg[26]
  -------------------------------------------------------------------
                         required time                          0.103    
                         arrival time                          25.499    
  -------------------------------------------------------------------
                         slack                                 25.602    

Slack (MET) :             25.607ns  (arrival time - required time)
  Source:                 iMEM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/CLKARDCLK
                            (rising edge-triggered cell RAMB36E1 clocked by clk90_clk_wiz_0  {rise@25.000ns fall@75.000ns period=100.000ns})
  Destination:            iCPU/regfile_inst/x10_reg[11]/D
                            (rising edge-triggered cell FDRE clocked by clk0_clk_wiz_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk0_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            -25.000ns  (clk0_clk_wiz_0 rise@0.000ns - clk90_clk_wiz_0 rise@25.000ns)
  Data Path Delay:        1.225ns  (logic 0.796ns (64.980%)  route 0.429ns (35.020%))
  Logic Levels:           2  (CARRY4=1 LUT6=1)
  Clock Path Skew:        0.291ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -1.184ns
    Source Clock Delay      (SCD):    -0.720ns = ( 24.280 - 25.000 ) 
    Clock Pessimism Removal (CPR):    -0.755ns
  Clock Uncertainty:      0.225ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.198ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk90_clk_wiz_0 rise edge)
                                                     25.000    25.000 r  
    K17                  IBUF                         0.000    25.000 r  clk_125mhz_IBUF_inst/O
                         net (fo=2, routed)           0.440    25.440    iPLL/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.613    22.828 r  iPLL/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.696    23.524    iPLL/inst/clk90_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    23.550 r  iPLL/inst/clkout2_buf/O
                         net (fo=2, routed)           0.730    24.280    iMEM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_init.ram/clka
    RAMB36_X4Y21         RAMB36E1                                     r  iMEM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB36_X4Y21         RAMB36E1 (Prop_ramb36e1_CLKARDCLK_DOADO[12])
                                                      0.585    24.865 r  iMEM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/DOADO[12]
                         net (fo=2, routed)           0.429    25.294    iCPU/regfile_inst/douta[28]
    SLICE_X93Y103        LUT6 (Prop_lut6_I2_O)        0.045    25.339 r  iCPU/regfile_inst/result0_carry__1_i_8/O
                         net (fo=1, routed)           0.000    25.339    iCPU/alu_inst/x31_reg[11][0]
    SLICE_X93Y103        CARRY4 (Prop_carry4_S[0]_O[3])
                                                      0.166    25.505 r  iCPU/alu_inst/result0_carry__1/O[3]
                         net (fo=37, routed)          0.000    25.505    iCPU/regfile_inst/D[11]
    SLICE_X93Y103        FDRE                                         r  iCPU/regfile_inst/x10_reg[11]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk0_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    K17                  IBUF                         0.000     0.000 r  clk_125mhz_IBUF_inst/O
                         net (fo=2, routed)           0.480     0.480    iPLL/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.407    -2.927 r  iPLL/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.752    -2.175    iPLL/inst/clk0_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -2.146 r  iPLL/inst/clkout1_buf/O
                         net (fo=1069, routed)        0.962    -1.184    iCPU/regfile_inst/clk0
    SLICE_X93Y103        FDRE                                         r  iCPU/regfile_inst/x10_reg[11]/C
                         clock pessimism              0.755    -0.429    
                         clock uncertainty            0.225    -0.204    
    SLICE_X93Y103        FDRE (Hold_fdre_C_D)         0.102    -0.102    iCPU/regfile_inst/x10_reg[11]
  -------------------------------------------------------------------
                         required time                          0.102    
                         arrival time                          25.505    
  -------------------------------------------------------------------
                         slack                                 25.607    

Slack (MET) :             25.613ns  (arrival time - required time)
  Source:                 iMEM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/CLKARDCLK
                            (rising edge-triggered cell RAMB36E1 clocked by clk90_clk_wiz_0  {rise@25.000ns fall@75.000ns period=100.000ns})
  Destination:            iCPU/regfile_inst/x9_reg[12]/CE
                            (rising edge-triggered cell FDRE clocked by clk0_clk_wiz_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk0_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            -25.000ns  (clk0_clk_wiz_0 rise@0.000ns - clk90_clk_wiz_0 rise@25.000ns)
  Data Path Delay:        1.113ns  (logic 0.630ns (56.627%)  route 0.483ns (43.373%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.291ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -1.183ns
    Source Clock Delay      (SCD):    -0.719ns = ( 24.281 - 25.000 ) 
    Clock Pessimism Removal (CPR):    -0.755ns
  Clock Uncertainty:      0.225ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.198ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk90_clk_wiz_0 rise edge)
                                                     25.000    25.000 r  
    K17                  IBUF                         0.000    25.000 r  clk_125mhz_IBUF_inst/O
                         net (fo=2, routed)           0.440    25.440    iPLL/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.613    22.828 r  iPLL/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.696    23.524    iPLL/inst/clk90_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    23.550 r  iPLL/inst/clkout2_buf/O
                         net (fo=2, routed)           0.731    24.281    iMEM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/clka
    RAMB36_X4Y20         RAMB36E1                                     r  iMEM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB36_X4Y20         RAMB36E1 (Prop_ramb36e1_CLKARDCLK_DOADO[10])
                                                      0.585    24.866 r  iMEM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/DOADO[10]
                         net (fo=32, routed)          0.323    25.189    iCPU/regfile_inst/douta[10]
    SLICE_X91Y99         LUT6 (Prop_lut6_I3_O)        0.045    25.234 r  iCPU/regfile_inst/x9[31]_i_1/O
                         net (fo=32, routed)          0.159    25.393    iCPU/regfile_inst/x9
    SLICE_X90Y100        FDRE                                         r  iCPU/regfile_inst/x9_reg[12]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk0_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    K17                  IBUF                         0.000     0.000 r  clk_125mhz_IBUF_inst/O
                         net (fo=2, routed)           0.480     0.480    iPLL/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.407    -2.927 r  iPLL/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.752    -2.175    iPLL/inst/clk0_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -2.146 r  iPLL/inst/clkout1_buf/O
                         net (fo=1069, routed)        0.963    -1.183    iCPU/regfile_inst/clk0
    SLICE_X90Y100        FDRE                                         r  iCPU/regfile_inst/x9_reg[12]/C
                         clock pessimism              0.755    -0.428    
                         clock uncertainty            0.225    -0.203    
    SLICE_X90Y100        FDRE (Hold_fdre_C_CE)       -0.016    -0.219    iCPU/regfile_inst/x9_reg[12]
  -------------------------------------------------------------------
                         required time                          0.219    
                         arrival time                          25.393    
  -------------------------------------------------------------------
                         slack                                 25.613    

Slack (MET) :             25.616ns  (arrival time - required time)
  Source:                 iMEM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/CLKARDCLK
                            (rising edge-triggered cell RAMB36E1 clocked by clk90_clk_wiz_0  {rise@25.000ns fall@75.000ns period=100.000ns})
  Destination:            iCPU/regfile_inst/x10_reg[28]/D
                            (rising edge-triggered cell FDRE clocked by clk0_clk_wiz_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk0_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            -25.000ns  (clk0_clk_wiz_0 rise@0.000ns - clk90_clk_wiz_0 rise@25.000ns)
  Data Path Delay:        1.233ns  (logic 0.745ns (60.416%)  route 0.488ns (39.584%))
  Logic Levels:           3  (CARRY4=1 LUT2=1 LUT6=1)
  Clock Path Skew:        0.290ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -1.185ns
    Source Clock Delay      (SCD):    -0.720ns = ( 24.280 - 25.000 ) 
    Clock Pessimism Removal (CPR):    -0.755ns
  Clock Uncertainty:      0.225ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.198ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk90_clk_wiz_0 rise edge)
                                                     25.000    25.000 r  
    K17                  IBUF                         0.000    25.000 r  clk_125mhz_IBUF_inst/O
                         net (fo=2, routed)           0.440    25.440    iPLL/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.613    22.828 r  iPLL/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.696    23.524    iPLL/inst/clk90_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    23.550 r  iPLL/inst/clkout2_buf/O
                         net (fo=2, routed)           0.730    24.280    iMEM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_init.ram/clka
    RAMB36_X4Y21         RAMB36E1                                     r  iMEM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB36_X4Y21         RAMB36E1 (Prop_ramb36e1_CLKARDCLK_DOADO[12])
                                                      0.585    24.865 r  iMEM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/DOADO[12]
                         net (fo=2, routed)           0.321    25.185    iCPU/regfile_inst/douta[28]
    SLICE_X92Y107        LUT6 (Prop_lut6_I1_O)        0.045    25.230 r  iCPU/regfile_inst/result0_carry__6_i_20/O
                         net (fo=1, routed)           0.167    25.398    iCPU/regfile_inst/alusrc2[28]
    SLICE_X93Y108        LUT2 (Prop_lut2_I1_O)        0.045    25.443 r  iCPU/regfile_inst/result0_carry__6_i_7/O
                         net (fo=1, routed)           0.000    25.443    iCPU/alu_inst/x1_reg[31][0]
    SLICE_X93Y108        CARRY4 (Prop_carry4_S[0]_O[0])
                                                      0.070    25.513 r  iCPU/alu_inst/result0_carry__6/O[0]
                         net (fo=34, routed)          0.000    25.513    iCPU/regfile_inst/D[28]
    SLICE_X93Y108        FDRE                                         r  iCPU/regfile_inst/x10_reg[28]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk0_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    K17                  IBUF                         0.000     0.000 r  clk_125mhz_IBUF_inst/O
                         net (fo=2, routed)           0.480     0.480    iPLL/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.407    -2.927 r  iPLL/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.752    -2.175    iPLL/inst/clk0_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -2.146 r  iPLL/inst/clkout1_buf/O
                         net (fo=1069, routed)        0.961    -1.185    iCPU/regfile_inst/clk0
    SLICE_X93Y108        FDRE                                         r  iCPU/regfile_inst/x10_reg[28]/C
                         clock pessimism              0.755    -0.430    
                         clock uncertainty            0.225    -0.205    
    SLICE_X93Y108        FDRE (Hold_fdre_C_D)         0.102    -0.103    iCPU/regfile_inst/x10_reg[28]
  -------------------------------------------------------------------
                         required time                          0.103    
                         arrival time                          25.513    
  -------------------------------------------------------------------
                         slack                                 25.616    





---------------------------------------------------------------------------------------------------
From Clock:  clk0_clk_wiz_0
  To Clock:  clk180_clk_wiz_0

Setup :            0  Failing Endpoints,  Worst Slack       37.293ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack       49.868ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             37.293ns  (required time - arrival time)
  Source:                 iCPU/regfile_inst/x10_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk0_clk_wiz_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            iMEM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/ENBWREN
                            (rising edge-triggered cell RAMB36E1 clocked by clk180_clk_wiz_0  {rise@50.000ns fall@100.000ns period=100.000ns})
  Path Group:             clk180_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            50.000ns  (clk180_clk_wiz_0 rise@50.000ns - clk0_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        11.682ns  (logic 3.480ns (29.789%)  route 8.202ns (70.211%))
  Logic Levels:           13  (CARRY4=4 LDPE=1 LUT2=1 LUT6=6 MUXF7=1)
  Clock Path Skew:        -0.357ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.727ns = ( 47.273 - 50.000 ) 
    Source Clock Delay      (SCD):    -2.191ns
    Clock Pessimism Removal (CPR):    0.178ns
  Clock Uncertainty:      0.225ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.198ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk0_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    K17                  IBUF                         0.000     0.000 r  clk_125mhz_IBUF_inst/O
                         net (fo=2, routed)           1.285     1.285    iPLL/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.759    -6.474 r  iPLL/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.206    -4.268    iPLL/inst/clk0_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -4.167 r  iPLL/inst/clkout1_buf/O
                         net (fo=1069, routed)        1.976    -2.191    iCPU/regfile_inst/clk0
    SLICE_X93Y101        FDRE                                         r  iCPU/regfile_inst/x10_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X93Y101        FDRE (Prop_fdre_C_Q)         0.456    -1.735 r  iCPU/regfile_inst/x10_reg[2]/Q
                         net (fo=2, routed)           1.351    -0.384    iCPU/regfile_inst/x10_reg_n_0_[2]
    SLICE_X105Y98        LUT6 (Prop_lut6_I1_O)        0.124    -0.260 r  iCPU/regfile_inst/iMEM_i_399/O
                         net (fo=1, routed)           0.000    -0.260    iCPU/regfile_inst/iMEM_i_399_n_0
    SLICE_X105Y98        MUXF7 (Prop_muxf7_I0_O)      0.212    -0.048 r  iCPU/regfile_inst/iMEM_i_153/O
                         net (fo=1, routed)           0.942     0.894    iCPU/regfile_inst/iMEM_i_153_n_0
    SLICE_X109Y98        LUT6 (Prop_lut6_I3_O)        0.299     1.193 r  iCPU/regfile_inst/iMEM_i_31/O
                         net (fo=9, routed)           1.105     2.298    iCPU/regfile_inst/dinb[2]
    SLICE_X93Y100        LUT6 (Prop_lut6_I2_O)        0.124     2.422 r  iCPU/regfile_inst/result0_carry_i_23/O
                         net (fo=1, routed)           0.594     3.016    iCPU/regfile_inst/alusrc2[2]
    SLICE_X93Y101        LUT2 (Prop_lut2_I1_O)        0.124     3.140 r  iCPU/regfile_inst/result0_carry_i_6/O
                         net (fo=1, routed)           0.000     3.140    iCPU/alu_inst/S[2]
    SLICE_X93Y101        CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.398     3.538 r  iCPU/alu_inst/result0_carry/CO[3]
                         net (fo=1, routed)           0.000     3.538    iCPU/alu_inst/result0_carry_n_0
    SLICE_X93Y102        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     3.652 r  iCPU/alu_inst/result0_carry__0/CO[3]
                         net (fo=1, routed)           0.000     3.652    iCPU/alu_inst/result0_carry__0_n_0
    SLICE_X93Y103        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     3.766 r  iCPU/alu_inst/result0_carry__1/CO[3]
                         net (fo=1, routed)           0.000     3.766    iCPU/alu_inst/result0_carry__1_n_0
    SLICE_X93Y104        CARRY4 (Prop_carry4_CI_O[2])
                                                      0.256     4.022 f  iCPU/alu_inst/result0_carry__2/O[2]
                         net (fo=33, routed)          1.771     5.793    iCPU/alu_inst/D[14]
    SLICE_X94Y107        LUT6 (Prop_lut6_I2_O)        0.302     6.095 r  iCPU/alu_inst/cs_mem_reg_i_19/O
                         net (fo=1, routed)           0.715     6.810    iCPU/alu_inst/cs_mem_reg_i_19_n_0
    SLICE_X94Y107        LUT6 (Prop_lut6_I2_O)        0.124     6.934 r  iCPU/alu_inst/cs_mem_reg_i_9/O
                         net (fo=1, routed)           0.427     7.361    iCPU/alu_inst/cs_mem_reg_i_9_n_0
    SLICE_X94Y108        LUT6 (Prop_lut6_I2_O)        0.124     7.485 r  iCPU/alu_inst/cs_mem_reg_i_2/O
                         net (fo=2, routed)           0.577     8.062    iDec/HEX4_reg[5]_0
    SLICE_X94Y108        LDPE (SetClr_ldpe_PRE_Q)     0.709     8.771 r  iDec/cs_mem_reg/Q
                         net (fo=2, routed)           0.721     9.491    iMEM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/enb
    RAMB36_X4Y20         RAMB36E1                                     r  iMEM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/ENBWREN
  -------------------------------------------------------------------    -------------------

                         (clock clk180_clk_wiz_0 rise edge)
                                                     50.000    50.000 r  
    K17                  IBUF                         0.000    50.000 r  clk_125mhz_IBUF_inst/O
                         net (fo=2, routed)           1.162    51.162    iPLL/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -7.814    43.348 r  iPLL/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           2.012    45.360    iPLL/inst/clk180_clk_wiz_0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.091    45.451 r  iPLL/inst/clkout3_buf/O
                         net (fo=2, routed)           1.823    47.273    iMEM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/clkb
    RAMB36_X4Y20         RAMB36E1                                     r  iMEM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/CLKBWRCLK
                         clock pessimism              0.178    47.452    
                         clock uncertainty           -0.225    47.227    
    RAMB36_X4Y20         RAMB36E1 (Setup_ramb36e1_CLKBWRCLK_ENBWREN)
                                                     -0.443    46.784    iMEM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram
  -------------------------------------------------------------------
                         required time                         46.784    
                         arrival time                          -9.491    
  -------------------------------------------------------------------
                         slack                                 37.293    

Slack (MET) :             37.338ns  (required time - arrival time)
  Source:                 iCPU/regfile_inst/x10_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk0_clk_wiz_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            iMEM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/ENBWREN
                            (rising edge-triggered cell RAMB36E1 clocked by clk180_clk_wiz_0  {rise@50.000ns fall@100.000ns period=100.000ns})
  Path Group:             clk180_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            50.000ns  (clk180_clk_wiz_0 rise@50.000ns - clk0_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        11.636ns  (logic 3.480ns (29.908%)  route 8.156ns (70.092%))
  Logic Levels:           13  (CARRY4=4 LDPE=1 LUT2=1 LUT6=6 MUXF7=1)
  Clock Path Skew:        -0.358ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.728ns = ( 47.272 - 50.000 ) 
    Source Clock Delay      (SCD):    -2.191ns
    Clock Pessimism Removal (CPR):    0.178ns
  Clock Uncertainty:      0.225ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.198ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk0_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    K17                  IBUF                         0.000     0.000 r  clk_125mhz_IBUF_inst/O
                         net (fo=2, routed)           1.285     1.285    iPLL/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.759    -6.474 r  iPLL/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.206    -4.268    iPLL/inst/clk0_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -4.167 r  iPLL/inst/clkout1_buf/O
                         net (fo=1069, routed)        1.976    -2.191    iCPU/regfile_inst/clk0
    SLICE_X93Y101        FDRE                                         r  iCPU/regfile_inst/x10_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X93Y101        FDRE (Prop_fdre_C_Q)         0.456    -1.735 r  iCPU/regfile_inst/x10_reg[2]/Q
                         net (fo=2, routed)           1.351    -0.384    iCPU/regfile_inst/x10_reg_n_0_[2]
    SLICE_X105Y98        LUT6 (Prop_lut6_I1_O)        0.124    -0.260 r  iCPU/regfile_inst/iMEM_i_399/O
                         net (fo=1, routed)           0.000    -0.260    iCPU/regfile_inst/iMEM_i_399_n_0
    SLICE_X105Y98        MUXF7 (Prop_muxf7_I0_O)      0.212    -0.048 r  iCPU/regfile_inst/iMEM_i_153/O
                         net (fo=1, routed)           0.942     0.894    iCPU/regfile_inst/iMEM_i_153_n_0
    SLICE_X109Y98        LUT6 (Prop_lut6_I3_O)        0.299     1.193 r  iCPU/regfile_inst/iMEM_i_31/O
                         net (fo=9, routed)           1.105     2.298    iCPU/regfile_inst/dinb[2]
    SLICE_X93Y100        LUT6 (Prop_lut6_I2_O)        0.124     2.422 r  iCPU/regfile_inst/result0_carry_i_23/O
                         net (fo=1, routed)           0.594     3.016    iCPU/regfile_inst/alusrc2[2]
    SLICE_X93Y101        LUT2 (Prop_lut2_I1_O)        0.124     3.140 r  iCPU/regfile_inst/result0_carry_i_6/O
                         net (fo=1, routed)           0.000     3.140    iCPU/alu_inst/S[2]
    SLICE_X93Y101        CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.398     3.538 r  iCPU/alu_inst/result0_carry/CO[3]
                         net (fo=1, routed)           0.000     3.538    iCPU/alu_inst/result0_carry_n_0
    SLICE_X93Y102        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     3.652 r  iCPU/alu_inst/result0_carry__0/CO[3]
                         net (fo=1, routed)           0.000     3.652    iCPU/alu_inst/result0_carry__0_n_0
    SLICE_X93Y103        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     3.766 r  iCPU/alu_inst/result0_carry__1/CO[3]
                         net (fo=1, routed)           0.000     3.766    iCPU/alu_inst/result0_carry__1_n_0
    SLICE_X93Y104        CARRY4 (Prop_carry4_CI_O[2])
                                                      0.256     4.022 f  iCPU/alu_inst/result0_carry__2/O[2]
                         net (fo=33, routed)          1.771     5.793    iCPU/alu_inst/D[14]
    SLICE_X94Y107        LUT6 (Prop_lut6_I2_O)        0.302     6.095 r  iCPU/alu_inst/cs_mem_reg_i_19/O
                         net (fo=1, routed)           0.715     6.810    iCPU/alu_inst/cs_mem_reg_i_19_n_0
    SLICE_X94Y107        LUT6 (Prop_lut6_I2_O)        0.124     6.934 r  iCPU/alu_inst/cs_mem_reg_i_9/O
                         net (fo=1, routed)           0.427     7.361    iCPU/alu_inst/cs_mem_reg_i_9_n_0
    SLICE_X94Y108        LUT6 (Prop_lut6_I2_O)        0.124     7.485 r  iCPU/alu_inst/cs_mem_reg_i_2/O
                         net (fo=2, routed)           0.577     8.062    iDec/HEX4_reg[5]_0
    SLICE_X94Y108        LDPE (SetClr_ldpe_PRE_Q)     0.709     8.771 r  iDec/cs_mem_reg/Q
                         net (fo=2, routed)           0.674     9.445    iMEM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_init.ram/enb
    RAMB36_X4Y21         RAMB36E1                                     r  iMEM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/ENBWREN
  -------------------------------------------------------------------    -------------------

                         (clock clk180_clk_wiz_0 rise edge)
                                                     50.000    50.000 r  
    K17                  IBUF                         0.000    50.000 r  clk_125mhz_IBUF_inst/O
                         net (fo=2, routed)           1.162    51.162    iPLL/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -7.814    43.348 r  iPLL/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           2.012    45.360    iPLL/inst/clk180_clk_wiz_0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.091    45.451 r  iPLL/inst/clkout3_buf/O
                         net (fo=2, routed)           1.822    47.272    iMEM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_init.ram/clkb
    RAMB36_X4Y21         RAMB36E1                                     r  iMEM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/CLKBWRCLK
                         clock pessimism              0.178    47.451    
                         clock uncertainty           -0.225    47.226    
    RAMB36_X4Y21         RAMB36E1 (Setup_ramb36e1_CLKBWRCLK_ENBWREN)
                                                     -0.443    46.783    iMEM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram
  -------------------------------------------------------------------
                         required time                         46.783    
                         arrival time                          -9.445    
  -------------------------------------------------------------------
                         slack                                 37.338    

Slack (MET) :             41.105ns  (required time - arrival time)
  Source:                 iCPU/regfile_inst/x10_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk0_clk_wiz_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            iMEM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/ADDRBWRADDR[14]
                            (rising edge-triggered cell RAMB36E1 clocked by clk180_clk_wiz_0  {rise@50.000ns fall@100.000ns period=100.000ns})
  Path Group:             clk180_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            50.000ns  (clk180_clk_wiz_0 rise@50.000ns - clk0_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        7.572ns  (logic 2.200ns (29.056%)  route 5.372ns (70.944%))
  Logic Levels:           9  (CARRY4=4 LUT2=1 LUT6=3 MUXF7=1)
  Clock Path Skew:        -0.357ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.727ns = ( 47.273 - 50.000 ) 
    Source Clock Delay      (SCD):    -2.191ns
    Clock Pessimism Removal (CPR):    0.178ns
  Clock Uncertainty:      0.225ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.198ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk0_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    K17                  IBUF                         0.000     0.000 r  clk_125mhz_IBUF_inst/O
                         net (fo=2, routed)           1.285     1.285    iPLL/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.759    -6.474 r  iPLL/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.206    -4.268    iPLL/inst/clk0_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -4.167 r  iPLL/inst/clkout1_buf/O
                         net (fo=1069, routed)        1.976    -2.191    iCPU/regfile_inst/clk0
    SLICE_X93Y101        FDRE                                         r  iCPU/regfile_inst/x10_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X93Y101        FDRE (Prop_fdre_C_Q)         0.456    -1.735 r  iCPU/regfile_inst/x10_reg[2]/Q
                         net (fo=2, routed)           1.351    -0.384    iCPU/regfile_inst/x10_reg_n_0_[2]
    SLICE_X105Y98        LUT6 (Prop_lut6_I1_O)        0.124    -0.260 r  iCPU/regfile_inst/iMEM_i_399/O
                         net (fo=1, routed)           0.000    -0.260    iCPU/regfile_inst/iMEM_i_399_n_0
    SLICE_X105Y98        MUXF7 (Prop_muxf7_I0_O)      0.212    -0.048 r  iCPU/regfile_inst/iMEM_i_153/O
                         net (fo=1, routed)           0.942     0.894    iCPU/regfile_inst/iMEM_i_153_n_0
    SLICE_X109Y98        LUT6 (Prop_lut6_I3_O)        0.299     1.193 r  iCPU/regfile_inst/iMEM_i_31/O
                         net (fo=9, routed)           1.105     2.298    iCPU/regfile_inst/dinb[2]
    SLICE_X93Y100        LUT6 (Prop_lut6_I2_O)        0.124     2.422 r  iCPU/regfile_inst/result0_carry_i_23/O
                         net (fo=1, routed)           0.594     3.016    iCPU/regfile_inst/alusrc2[2]
    SLICE_X93Y101        LUT2 (Prop_lut2_I1_O)        0.124     3.140 r  iCPU/regfile_inst/result0_carry_i_6/O
                         net (fo=1, routed)           0.000     3.140    iCPU/alu_inst/S[2]
    SLICE_X93Y101        CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.398     3.538 r  iCPU/alu_inst/result0_carry/CO[3]
                         net (fo=1, routed)           0.000     3.538    iCPU/alu_inst/result0_carry_n_0
    SLICE_X93Y102        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     3.652 r  iCPU/alu_inst/result0_carry__0/CO[3]
                         net (fo=1, routed)           0.000     3.652    iCPU/alu_inst/result0_carry__0_n_0
    SLICE_X93Y103        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     3.766 r  iCPU/alu_inst/result0_carry__1/CO[3]
                         net (fo=1, routed)           0.000     3.766    iCPU/alu_inst/result0_carry__1_n_0
    SLICE_X93Y104        CARRY4 (Prop_carry4_CI_O[0])
                                                      0.235     4.001 r  iCPU/alu_inst/result0_carry__2/O[0]
                         net (fo=34, routed)          1.379     5.381    iMEM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/addrb[10]
    RAMB36_X4Y20         RAMB36E1                                     r  iMEM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/ADDRBWRADDR[14]
  -------------------------------------------------------------------    -------------------

                         (clock clk180_clk_wiz_0 rise edge)
                                                     50.000    50.000 r  
    K17                  IBUF                         0.000    50.000 r  clk_125mhz_IBUF_inst/O
                         net (fo=2, routed)           1.162    51.162    iPLL/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -7.814    43.348 r  iPLL/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           2.012    45.360    iPLL/inst/clk180_clk_wiz_0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.091    45.451 r  iPLL/inst/clkout3_buf/O
                         net (fo=2, routed)           1.823    47.273    iMEM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/clkb
    RAMB36_X4Y20         RAMB36E1                                     r  iMEM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/CLKBWRCLK
                         clock pessimism              0.178    47.452    
                         clock uncertainty           -0.225    47.227    
    RAMB36_X4Y20         RAMB36E1 (Setup_ramb36e1_CLKBWRCLK_ADDRBWRADDR[14])
                                                     -0.741    46.486    iMEM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram
  -------------------------------------------------------------------
                         required time                         46.486    
                         arrival time                          -5.381    
  -------------------------------------------------------------------
                         slack                                 41.105    

Slack (MET) :             41.254ns  (required time - arrival time)
  Source:                 iCPU/regfile_inst/x10_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk0_clk_wiz_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            iMEM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/ADDRBWRADDR[13]
                            (rising edge-triggered cell RAMB36E1 clocked by clk180_clk_wiz_0  {rise@50.000ns fall@100.000ns period=100.000ns})
  Path Group:             clk180_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            50.000ns  (clk180_clk_wiz_0 rise@50.000ns - clk0_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        7.416ns  (logic 2.180ns (29.396%)  route 5.236ns (70.604%))
  Logic Levels:           8  (CARRY4=3 LUT2=1 LUT6=3 MUXF7=1)
  Clock Path Skew:        -0.357ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.727ns = ( 47.273 - 50.000 ) 
    Source Clock Delay      (SCD):    -2.191ns
    Clock Pessimism Removal (CPR):    0.178ns
  Clock Uncertainty:      0.225ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.198ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk0_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    K17                  IBUF                         0.000     0.000 r  clk_125mhz_IBUF_inst/O
                         net (fo=2, routed)           1.285     1.285    iPLL/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.759    -6.474 r  iPLL/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.206    -4.268    iPLL/inst/clk0_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -4.167 r  iPLL/inst/clkout1_buf/O
                         net (fo=1069, routed)        1.976    -2.191    iCPU/regfile_inst/clk0
    SLICE_X93Y101        FDRE                                         r  iCPU/regfile_inst/x10_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X93Y101        FDRE (Prop_fdre_C_Q)         0.456    -1.735 r  iCPU/regfile_inst/x10_reg[2]/Q
                         net (fo=2, routed)           1.351    -0.384    iCPU/regfile_inst/x10_reg_n_0_[2]
    SLICE_X105Y98        LUT6 (Prop_lut6_I1_O)        0.124    -0.260 r  iCPU/regfile_inst/iMEM_i_399/O
                         net (fo=1, routed)           0.000    -0.260    iCPU/regfile_inst/iMEM_i_399_n_0
    SLICE_X105Y98        MUXF7 (Prop_muxf7_I0_O)      0.212    -0.048 r  iCPU/regfile_inst/iMEM_i_153/O
                         net (fo=1, routed)           0.942     0.894    iCPU/regfile_inst/iMEM_i_153_n_0
    SLICE_X109Y98        LUT6 (Prop_lut6_I3_O)        0.299     1.193 r  iCPU/regfile_inst/iMEM_i_31/O
                         net (fo=9, routed)           1.105     2.298    iCPU/regfile_inst/dinb[2]
    SLICE_X93Y100        LUT6 (Prop_lut6_I2_O)        0.124     2.422 r  iCPU/regfile_inst/result0_carry_i_23/O
                         net (fo=1, routed)           0.594     3.016    iCPU/regfile_inst/alusrc2[2]
    SLICE_X93Y101        LUT2 (Prop_lut2_I1_O)        0.124     3.140 r  iCPU/regfile_inst/result0_carry_i_6/O
                         net (fo=1, routed)           0.000     3.140    iCPU/alu_inst/S[2]
    SLICE_X93Y101        CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.398     3.538 r  iCPU/alu_inst/result0_carry/CO[3]
                         net (fo=1, routed)           0.000     3.538    iCPU/alu_inst/result0_carry_n_0
    SLICE_X93Y102        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     3.652 r  iCPU/alu_inst/result0_carry__0/CO[3]
                         net (fo=1, routed)           0.000     3.652    iCPU/alu_inst/result0_carry__0_n_0
    SLICE_X93Y103        CARRY4 (Prop_carry4_CI_O[3])
                                                      0.329     3.981 r  iCPU/alu_inst/result0_carry__1/O[3]
                         net (fo=37, routed)          1.244     5.225    iMEM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/addrb[9]
    RAMB36_X4Y20         RAMB36E1                                     r  iMEM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/ADDRBWRADDR[13]
  -------------------------------------------------------------------    -------------------

                         (clock clk180_clk_wiz_0 rise edge)
                                                     50.000    50.000 r  
    K17                  IBUF                         0.000    50.000 r  clk_125mhz_IBUF_inst/O
                         net (fo=2, routed)           1.162    51.162    iPLL/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -7.814    43.348 r  iPLL/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           2.012    45.360    iPLL/inst/clk180_clk_wiz_0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.091    45.451 r  iPLL/inst/clkout3_buf/O
                         net (fo=2, routed)           1.823    47.273    iMEM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/clkb
    RAMB36_X4Y20         RAMB36E1                                     r  iMEM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/CLKBWRCLK
                         clock pessimism              0.178    47.452    
                         clock uncertainty           -0.225    47.227    
    RAMB36_X4Y20         RAMB36E1 (Setup_ramb36e1_CLKBWRCLK_ADDRBWRADDR[13])
                                                     -0.748    46.479    iMEM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram
  -------------------------------------------------------------------
                         required time                         46.479    
                         arrival time                          -5.225    
  -------------------------------------------------------------------
                         slack                                 41.254    

Slack (MET) :             41.380ns  (required time - arrival time)
  Source:                 iCPU/regfile_inst/x10_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk0_clk_wiz_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            iMEM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/ADDRBWRADDR[11]
                            (rising edge-triggered cell RAMB36E1 clocked by clk180_clk_wiz_0  {rise@50.000ns fall@100.000ns period=100.000ns})
  Path Group:             clk180_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            50.000ns  (clk180_clk_wiz_0 rise@50.000ns - clk0_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        7.293ns  (logic 2.199ns (30.152%)  route 5.094ns (69.848%))
  Logic Levels:           8  (CARRY4=3 LUT2=1 LUT6=3 MUXF7=1)
  Clock Path Skew:        -0.357ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.727ns = ( 47.273 - 50.000 ) 
    Source Clock Delay      (SCD):    -2.191ns
    Clock Pessimism Removal (CPR):    0.178ns
  Clock Uncertainty:      0.225ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.198ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk0_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    K17                  IBUF                         0.000     0.000 r  clk_125mhz_IBUF_inst/O
                         net (fo=2, routed)           1.285     1.285    iPLL/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.759    -6.474 r  iPLL/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.206    -4.268    iPLL/inst/clk0_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -4.167 r  iPLL/inst/clkout1_buf/O
                         net (fo=1069, routed)        1.976    -2.191    iCPU/regfile_inst/clk0
    SLICE_X93Y101        FDRE                                         r  iCPU/regfile_inst/x10_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X93Y101        FDRE (Prop_fdre_C_Q)         0.456    -1.735 r  iCPU/regfile_inst/x10_reg[2]/Q
                         net (fo=2, routed)           1.351    -0.384    iCPU/regfile_inst/x10_reg_n_0_[2]
    SLICE_X105Y98        LUT6 (Prop_lut6_I1_O)        0.124    -0.260 r  iCPU/regfile_inst/iMEM_i_399/O
                         net (fo=1, routed)           0.000    -0.260    iCPU/regfile_inst/iMEM_i_399_n_0
    SLICE_X105Y98        MUXF7 (Prop_muxf7_I0_O)      0.212    -0.048 r  iCPU/regfile_inst/iMEM_i_153/O
                         net (fo=1, routed)           0.942     0.894    iCPU/regfile_inst/iMEM_i_153_n_0
    SLICE_X109Y98        LUT6 (Prop_lut6_I3_O)        0.299     1.193 r  iCPU/regfile_inst/iMEM_i_31/O
                         net (fo=9, routed)           1.105     2.298    iCPU/regfile_inst/dinb[2]
    SLICE_X93Y100        LUT6 (Prop_lut6_I2_O)        0.124     2.422 r  iCPU/regfile_inst/result0_carry_i_23/O
                         net (fo=1, routed)           0.594     3.016    iCPU/regfile_inst/alusrc2[2]
    SLICE_X93Y101        LUT2 (Prop_lut2_I1_O)        0.124     3.140 r  iCPU/regfile_inst/result0_carry_i_6/O
                         net (fo=1, routed)           0.000     3.140    iCPU/alu_inst/S[2]
    SLICE_X93Y101        CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.398     3.538 r  iCPU/alu_inst/result0_carry/CO[3]
                         net (fo=1, routed)           0.000     3.538    iCPU/alu_inst/result0_carry_n_0
    SLICE_X93Y102        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     3.652 r  iCPU/alu_inst/result0_carry__0/CO[3]
                         net (fo=1, routed)           0.000     3.652    iCPU/alu_inst/result0_carry__0_n_0
    SLICE_X93Y103        CARRY4 (Prop_carry4_CI_O[1])
                                                      0.348     4.000 r  iCPU/alu_inst/result0_carry__1/O[1]
                         net (fo=37, routed)          1.102     5.102    iMEM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/addrb[7]
    RAMB36_X4Y20         RAMB36E1                                     r  iMEM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/ADDRBWRADDR[11]
  -------------------------------------------------------------------    -------------------

                         (clock clk180_clk_wiz_0 rise edge)
                                                     50.000    50.000 r  
    K17                  IBUF                         0.000    50.000 r  clk_125mhz_IBUF_inst/O
                         net (fo=2, routed)           1.162    51.162    iPLL/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -7.814    43.348 r  iPLL/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           2.012    45.360    iPLL/inst/clk180_clk_wiz_0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.091    45.451 r  iPLL/inst/clkout3_buf/O
                         net (fo=2, routed)           1.823    47.273    iMEM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/clkb
    RAMB36_X4Y20         RAMB36E1                                     r  iMEM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/CLKBWRCLK
                         clock pessimism              0.178    47.452    
                         clock uncertainty           -0.225    47.227    
    RAMB36_X4Y20         RAMB36E1 (Setup_ramb36e1_CLKBWRCLK_ADDRBWRADDR[11])
                                                     -0.745    46.482    iMEM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram
  -------------------------------------------------------------------
                         required time                         46.482    
                         arrival time                          -5.102    
  -------------------------------------------------------------------
                         slack                                 41.380    

Slack (MET) :             41.390ns  (required time - arrival time)
  Source:                 iCPU/regfile_inst/x10_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk0_clk_wiz_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            iMEM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/ADDRBWRADDR[8]
                            (rising edge-triggered cell RAMB36E1 clocked by clk180_clk_wiz_0  {rise@50.000ns fall@100.000ns period=100.000ns})
  Path Group:             clk180_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            50.000ns  (clk180_clk_wiz_0 rise@50.000ns - clk0_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        7.283ns  (logic 1.993ns (27.367%)  route 5.290ns (72.633%))
  Logic Levels:           7  (CARRY4=2 LUT2=1 LUT6=3 MUXF7=1)
  Clock Path Skew:        -0.358ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.728ns = ( 47.272 - 50.000 ) 
    Source Clock Delay      (SCD):    -2.191ns
    Clock Pessimism Removal (CPR):    0.178ns
  Clock Uncertainty:      0.225ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.198ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk0_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    K17                  IBUF                         0.000     0.000 r  clk_125mhz_IBUF_inst/O
                         net (fo=2, routed)           1.285     1.285    iPLL/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.759    -6.474 r  iPLL/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.206    -4.268    iPLL/inst/clk0_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -4.167 r  iPLL/inst/clkout1_buf/O
                         net (fo=1069, routed)        1.976    -2.191    iCPU/regfile_inst/clk0
    SLICE_X93Y101        FDRE                                         r  iCPU/regfile_inst/x10_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X93Y101        FDRE (Prop_fdre_C_Q)         0.456    -1.735 r  iCPU/regfile_inst/x10_reg[2]/Q
                         net (fo=2, routed)           1.351    -0.384    iCPU/regfile_inst/x10_reg_n_0_[2]
    SLICE_X105Y98        LUT6 (Prop_lut6_I1_O)        0.124    -0.260 r  iCPU/regfile_inst/iMEM_i_399/O
                         net (fo=1, routed)           0.000    -0.260    iCPU/regfile_inst/iMEM_i_399_n_0
    SLICE_X105Y98        MUXF7 (Prop_muxf7_I0_O)      0.212    -0.048 r  iCPU/regfile_inst/iMEM_i_153/O
                         net (fo=1, routed)           0.942     0.894    iCPU/regfile_inst/iMEM_i_153_n_0
    SLICE_X109Y98        LUT6 (Prop_lut6_I3_O)        0.299     1.193 r  iCPU/regfile_inst/iMEM_i_31/O
                         net (fo=9, routed)           1.105     2.298    iCPU/regfile_inst/dinb[2]
    SLICE_X93Y100        LUT6 (Prop_lut6_I2_O)        0.124     2.422 r  iCPU/regfile_inst/result0_carry_i_23/O
                         net (fo=1, routed)           0.594     3.016    iCPU/regfile_inst/alusrc2[2]
    SLICE_X93Y101        LUT2 (Prop_lut2_I1_O)        0.124     3.140 r  iCPU/regfile_inst/result0_carry_i_6/O
                         net (fo=1, routed)           0.000     3.140    iCPU/alu_inst/S[2]
    SLICE_X93Y101        CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.398     3.538 r  iCPU/alu_inst/result0_carry/CO[3]
                         net (fo=1, routed)           0.000     3.538    iCPU/alu_inst/result0_carry_n_0
    SLICE_X93Y102        CARRY4 (Prop_carry4_CI_O[2])
                                                      0.256     3.794 r  iCPU/alu_inst/result0_carry__0/O[2]
                         net (fo=37, routed)          1.297     5.092    iMEM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_init.ram/addrb[4]
    RAMB36_X4Y21         RAMB36E1                                     r  iMEM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/ADDRBWRADDR[8]
  -------------------------------------------------------------------    -------------------

                         (clock clk180_clk_wiz_0 rise edge)
                                                     50.000    50.000 r  
    K17                  IBUF                         0.000    50.000 r  clk_125mhz_IBUF_inst/O
                         net (fo=2, routed)           1.162    51.162    iPLL/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -7.814    43.348 r  iPLL/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           2.012    45.360    iPLL/inst/clk180_clk_wiz_0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.091    45.451 r  iPLL/inst/clkout3_buf/O
                         net (fo=2, routed)           1.822    47.272    iMEM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_init.ram/clkb
    RAMB36_X4Y21         RAMB36E1                                     r  iMEM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/CLKBWRCLK
                         clock pessimism              0.178    47.451    
                         clock uncertainty           -0.225    47.226    
    RAMB36_X4Y21         RAMB36E1 (Setup_ramb36e1_CLKBWRCLK_ADDRBWRADDR[8])
                                                     -0.744    46.482    iMEM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram
  -------------------------------------------------------------------
                         required time                         46.482    
                         arrival time                          -5.092    
  -------------------------------------------------------------------
                         slack                                 41.390    

Slack (MET) :             41.436ns  (required time - arrival time)
  Source:                 iCPU/regfile_inst/x10_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk0_clk_wiz_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            iMEM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/ADDRBWRADDR[9]
                            (rising edge-triggered cell RAMB36E1 clocked by clk180_clk_wiz_0  {rise@50.000ns fall@100.000ns period=100.000ns})
  Path Group:             clk180_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            50.000ns  (clk180_clk_wiz_0 rise@50.000ns - clk0_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        7.233ns  (logic 2.066ns (28.564%)  route 5.167ns (71.436%))
  Logic Levels:           7  (CARRY4=2 LUT2=1 LUT6=3 MUXF7=1)
  Clock Path Skew:        -0.358ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.728ns = ( 47.272 - 50.000 ) 
    Source Clock Delay      (SCD):    -2.191ns
    Clock Pessimism Removal (CPR):    0.178ns
  Clock Uncertainty:      0.225ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.198ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk0_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    K17                  IBUF                         0.000     0.000 r  clk_125mhz_IBUF_inst/O
                         net (fo=2, routed)           1.285     1.285    iPLL/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.759    -6.474 r  iPLL/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.206    -4.268    iPLL/inst/clk0_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -4.167 r  iPLL/inst/clkout1_buf/O
                         net (fo=1069, routed)        1.976    -2.191    iCPU/regfile_inst/clk0
    SLICE_X93Y101        FDRE                                         r  iCPU/regfile_inst/x10_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X93Y101        FDRE (Prop_fdre_C_Q)         0.456    -1.735 r  iCPU/regfile_inst/x10_reg[2]/Q
                         net (fo=2, routed)           1.351    -0.384    iCPU/regfile_inst/x10_reg_n_0_[2]
    SLICE_X105Y98        LUT6 (Prop_lut6_I1_O)        0.124    -0.260 r  iCPU/regfile_inst/iMEM_i_399/O
                         net (fo=1, routed)           0.000    -0.260    iCPU/regfile_inst/iMEM_i_399_n_0
    SLICE_X105Y98        MUXF7 (Prop_muxf7_I0_O)      0.212    -0.048 r  iCPU/regfile_inst/iMEM_i_153/O
                         net (fo=1, routed)           0.942     0.894    iCPU/regfile_inst/iMEM_i_153_n_0
    SLICE_X109Y98        LUT6 (Prop_lut6_I3_O)        0.299     1.193 r  iCPU/regfile_inst/iMEM_i_31/O
                         net (fo=9, routed)           1.105     2.298    iCPU/regfile_inst/dinb[2]
    SLICE_X93Y100        LUT6 (Prop_lut6_I2_O)        0.124     2.422 r  iCPU/regfile_inst/result0_carry_i_23/O
                         net (fo=1, routed)           0.594     3.016    iCPU/regfile_inst/alusrc2[2]
    SLICE_X93Y101        LUT2 (Prop_lut2_I1_O)        0.124     3.140 r  iCPU/regfile_inst/result0_carry_i_6/O
                         net (fo=1, routed)           0.000     3.140    iCPU/alu_inst/S[2]
    SLICE_X93Y101        CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.398     3.538 r  iCPU/alu_inst/result0_carry/CO[3]
                         net (fo=1, routed)           0.000     3.538    iCPU/alu_inst/result0_carry_n_0
    SLICE_X93Y102        CARRY4 (Prop_carry4_CI_O[3])
                                                      0.329     3.867 r  iCPU/alu_inst/result0_carry__0/O[3]
                         net (fo=37, routed)          1.175     5.042    iMEM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_init.ram/addrb[5]
    RAMB36_X4Y21         RAMB36E1                                     r  iMEM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/ADDRBWRADDR[9]
  -------------------------------------------------------------------    -------------------

                         (clock clk180_clk_wiz_0 rise edge)
                                                     50.000    50.000 r  
    K17                  IBUF                         0.000    50.000 r  clk_125mhz_IBUF_inst/O
                         net (fo=2, routed)           1.162    51.162    iPLL/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -7.814    43.348 r  iPLL/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           2.012    45.360    iPLL/inst/clk180_clk_wiz_0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.091    45.451 r  iPLL/inst/clkout3_buf/O
                         net (fo=2, routed)           1.822    47.272    iMEM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_init.ram/clkb
    RAMB36_X4Y21         RAMB36E1                                     r  iMEM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/CLKBWRCLK
                         clock pessimism              0.178    47.451    
                         clock uncertainty           -0.225    47.226    
    RAMB36_X4Y21         RAMB36E1 (Setup_ramb36e1_CLKBWRCLK_ADDRBWRADDR[9])
                                                     -0.748    46.478    iMEM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram
  -------------------------------------------------------------------
                         required time                         46.478    
                         arrival time                          -5.042    
  -------------------------------------------------------------------
                         slack                                 41.436    

Slack (MET) :             41.442ns  (required time - arrival time)
  Source:                 iCPU/regfile_inst/x10_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk0_clk_wiz_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            iMEM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/ADDRBWRADDR[14]
                            (rising edge-triggered cell RAMB36E1 clocked by clk180_clk_wiz_0  {rise@50.000ns fall@100.000ns period=100.000ns})
  Path Group:             clk180_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            50.000ns  (clk180_clk_wiz_0 rise@50.000ns - clk0_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        7.234ns  (logic 2.200ns (30.413%)  route 5.034ns (69.587%))
  Logic Levels:           9  (CARRY4=4 LUT2=1 LUT6=3 MUXF7=1)
  Clock Path Skew:        -0.358ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.728ns = ( 47.272 - 50.000 ) 
    Source Clock Delay      (SCD):    -2.191ns
    Clock Pessimism Removal (CPR):    0.178ns
  Clock Uncertainty:      0.225ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.198ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk0_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    K17                  IBUF                         0.000     0.000 r  clk_125mhz_IBUF_inst/O
                         net (fo=2, routed)           1.285     1.285    iPLL/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.759    -6.474 r  iPLL/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.206    -4.268    iPLL/inst/clk0_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -4.167 r  iPLL/inst/clkout1_buf/O
                         net (fo=1069, routed)        1.976    -2.191    iCPU/regfile_inst/clk0
    SLICE_X93Y101        FDRE                                         r  iCPU/regfile_inst/x10_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X93Y101        FDRE (Prop_fdre_C_Q)         0.456    -1.735 r  iCPU/regfile_inst/x10_reg[2]/Q
                         net (fo=2, routed)           1.351    -0.384    iCPU/regfile_inst/x10_reg_n_0_[2]
    SLICE_X105Y98        LUT6 (Prop_lut6_I1_O)        0.124    -0.260 r  iCPU/regfile_inst/iMEM_i_399/O
                         net (fo=1, routed)           0.000    -0.260    iCPU/regfile_inst/iMEM_i_399_n_0
    SLICE_X105Y98        MUXF7 (Prop_muxf7_I0_O)      0.212    -0.048 r  iCPU/regfile_inst/iMEM_i_153/O
                         net (fo=1, routed)           0.942     0.894    iCPU/regfile_inst/iMEM_i_153_n_0
    SLICE_X109Y98        LUT6 (Prop_lut6_I3_O)        0.299     1.193 r  iCPU/regfile_inst/iMEM_i_31/O
                         net (fo=9, routed)           1.105     2.298    iCPU/regfile_inst/dinb[2]
    SLICE_X93Y100        LUT6 (Prop_lut6_I2_O)        0.124     2.422 r  iCPU/regfile_inst/result0_carry_i_23/O
                         net (fo=1, routed)           0.594     3.016    iCPU/regfile_inst/alusrc2[2]
    SLICE_X93Y101        LUT2 (Prop_lut2_I1_O)        0.124     3.140 r  iCPU/regfile_inst/result0_carry_i_6/O
                         net (fo=1, routed)           0.000     3.140    iCPU/alu_inst/S[2]
    SLICE_X93Y101        CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.398     3.538 r  iCPU/alu_inst/result0_carry/CO[3]
                         net (fo=1, routed)           0.000     3.538    iCPU/alu_inst/result0_carry_n_0
    SLICE_X93Y102        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     3.652 r  iCPU/alu_inst/result0_carry__0/CO[3]
                         net (fo=1, routed)           0.000     3.652    iCPU/alu_inst/result0_carry__0_n_0
    SLICE_X93Y103        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     3.766 r  iCPU/alu_inst/result0_carry__1/CO[3]
                         net (fo=1, routed)           0.000     3.766    iCPU/alu_inst/result0_carry__1_n_0
    SLICE_X93Y104        CARRY4 (Prop_carry4_CI_O[0])
                                                      0.235     4.001 r  iCPU/alu_inst/result0_carry__2/O[0]
                         net (fo=34, routed)          1.041     5.043    iMEM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_init.ram/addrb[10]
    RAMB36_X4Y21         RAMB36E1                                     r  iMEM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/ADDRBWRADDR[14]
  -------------------------------------------------------------------    -------------------

                         (clock clk180_clk_wiz_0 rise edge)
                                                     50.000    50.000 r  
    K17                  IBUF                         0.000    50.000 r  clk_125mhz_IBUF_inst/O
                         net (fo=2, routed)           1.162    51.162    iPLL/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -7.814    43.348 r  iPLL/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           2.012    45.360    iPLL/inst/clk180_clk_wiz_0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.091    45.451 r  iPLL/inst/clkout3_buf/O
                         net (fo=2, routed)           1.822    47.272    iMEM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_init.ram/clkb
    RAMB36_X4Y21         RAMB36E1                                     r  iMEM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/CLKBWRCLK
                         clock pessimism              0.178    47.451    
                         clock uncertainty           -0.225    47.226    
    RAMB36_X4Y21         RAMB36E1 (Setup_ramb36e1_CLKBWRCLK_ADDRBWRADDR[14])
                                                     -0.741    46.485    iMEM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram
  -------------------------------------------------------------------
                         required time                         46.485    
                         arrival time                          -5.043    
  -------------------------------------------------------------------
                         slack                                 41.442    

Slack (MET) :             41.487ns  (required time - arrival time)
  Source:                 iCPU/regfile_inst/x10_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk0_clk_wiz_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            iMEM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/ADDRBWRADDR[10]
                            (rising edge-triggered cell RAMB36E1 clocked by clk180_clk_wiz_0  {rise@50.000ns fall@100.000ns period=100.000ns})
  Path Group:             clk180_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            50.000ns  (clk180_clk_wiz_0 rise@50.000ns - clk0_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        7.189ns  (logic 2.086ns (29.017%)  route 5.103ns (70.983%))
  Logic Levels:           8  (CARRY4=3 LUT2=1 LUT6=3 MUXF7=1)
  Clock Path Skew:        -0.358ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.728ns = ( 47.272 - 50.000 ) 
    Source Clock Delay      (SCD):    -2.191ns
    Clock Pessimism Removal (CPR):    0.178ns
  Clock Uncertainty:      0.225ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.198ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk0_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    K17                  IBUF                         0.000     0.000 r  clk_125mhz_IBUF_inst/O
                         net (fo=2, routed)           1.285     1.285    iPLL/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.759    -6.474 r  iPLL/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.206    -4.268    iPLL/inst/clk0_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -4.167 r  iPLL/inst/clkout1_buf/O
                         net (fo=1069, routed)        1.976    -2.191    iCPU/regfile_inst/clk0
    SLICE_X93Y101        FDRE                                         r  iCPU/regfile_inst/x10_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X93Y101        FDRE (Prop_fdre_C_Q)         0.456    -1.735 r  iCPU/regfile_inst/x10_reg[2]/Q
                         net (fo=2, routed)           1.351    -0.384    iCPU/regfile_inst/x10_reg_n_0_[2]
    SLICE_X105Y98        LUT6 (Prop_lut6_I1_O)        0.124    -0.260 r  iCPU/regfile_inst/iMEM_i_399/O
                         net (fo=1, routed)           0.000    -0.260    iCPU/regfile_inst/iMEM_i_399_n_0
    SLICE_X105Y98        MUXF7 (Prop_muxf7_I0_O)      0.212    -0.048 r  iCPU/regfile_inst/iMEM_i_153/O
                         net (fo=1, routed)           0.942     0.894    iCPU/regfile_inst/iMEM_i_153_n_0
    SLICE_X109Y98        LUT6 (Prop_lut6_I3_O)        0.299     1.193 r  iCPU/regfile_inst/iMEM_i_31/O
                         net (fo=9, routed)           1.105     2.298    iCPU/regfile_inst/dinb[2]
    SLICE_X93Y100        LUT6 (Prop_lut6_I2_O)        0.124     2.422 r  iCPU/regfile_inst/result0_carry_i_23/O
                         net (fo=1, routed)           0.594     3.016    iCPU/regfile_inst/alusrc2[2]
    SLICE_X93Y101        LUT2 (Prop_lut2_I1_O)        0.124     3.140 r  iCPU/regfile_inst/result0_carry_i_6/O
                         net (fo=1, routed)           0.000     3.140    iCPU/alu_inst/S[2]
    SLICE_X93Y101        CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.398     3.538 r  iCPU/alu_inst/result0_carry/CO[3]
                         net (fo=1, routed)           0.000     3.538    iCPU/alu_inst/result0_carry_n_0
    SLICE_X93Y102        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     3.652 r  iCPU/alu_inst/result0_carry__0/CO[3]
                         net (fo=1, routed)           0.000     3.652    iCPU/alu_inst/result0_carry__0_n_0
    SLICE_X93Y103        CARRY4 (Prop_carry4_CI_O[0])
                                                      0.235     3.887 r  iCPU/alu_inst/result0_carry__1/O[0]
                         net (fo=37, routed)          1.111     4.998    iMEM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_init.ram/addrb[6]
    RAMB36_X4Y21         RAMB36E1                                     r  iMEM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/ADDRBWRADDR[10]
  -------------------------------------------------------------------    -------------------

                         (clock clk180_clk_wiz_0 rise edge)
                                                     50.000    50.000 r  
    K17                  IBUF                         0.000    50.000 r  clk_125mhz_IBUF_inst/O
                         net (fo=2, routed)           1.162    51.162    iPLL/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -7.814    43.348 r  iPLL/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           2.012    45.360    iPLL/inst/clk180_clk_wiz_0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.091    45.451 r  iPLL/inst/clkout3_buf/O
                         net (fo=2, routed)           1.822    47.272    iMEM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_init.ram/clkb
    RAMB36_X4Y21         RAMB36E1                                     r  iMEM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/CLKBWRCLK
                         clock pessimism              0.178    47.451    
                         clock uncertainty           -0.225    47.226    
    RAMB36_X4Y21         RAMB36E1 (Setup_ramb36e1_CLKBWRCLK_ADDRBWRADDR[10])
                                                     -0.741    46.485    iMEM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram
  -------------------------------------------------------------------
                         required time                         46.485    
                         arrival time                          -4.998    
  -------------------------------------------------------------------
                         slack                                 41.487    

Slack (MET) :             41.584ns  (required time - arrival time)
  Source:                 iCPU/regfile_inst/x10_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk0_clk_wiz_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            iMEM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/ADDRBWRADDR[7]
                            (rising edge-triggered cell RAMB36E1 clocked by clk180_clk_wiz_0  {rise@50.000ns fall@100.000ns period=100.000ns})
  Path Group:             clk180_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            50.000ns  (clk180_clk_wiz_0 rise@50.000ns - clk0_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        7.088ns  (logic 2.085ns (29.417%)  route 5.003ns (70.583%))
  Logic Levels:           7  (CARRY4=2 LUT2=1 LUT6=3 MUXF7=1)
  Clock Path Skew:        -0.358ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.728ns = ( 47.272 - 50.000 ) 
    Source Clock Delay      (SCD):    -2.191ns
    Clock Pessimism Removal (CPR):    0.178ns
  Clock Uncertainty:      0.225ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.198ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk0_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    K17                  IBUF                         0.000     0.000 r  clk_125mhz_IBUF_inst/O
                         net (fo=2, routed)           1.285     1.285    iPLL/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.759    -6.474 r  iPLL/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.206    -4.268    iPLL/inst/clk0_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -4.167 r  iPLL/inst/clkout1_buf/O
                         net (fo=1069, routed)        1.976    -2.191    iCPU/regfile_inst/clk0
    SLICE_X93Y101        FDRE                                         r  iCPU/regfile_inst/x10_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X93Y101        FDRE (Prop_fdre_C_Q)         0.456    -1.735 r  iCPU/regfile_inst/x10_reg[2]/Q
                         net (fo=2, routed)           1.351    -0.384    iCPU/regfile_inst/x10_reg_n_0_[2]
    SLICE_X105Y98        LUT6 (Prop_lut6_I1_O)        0.124    -0.260 r  iCPU/regfile_inst/iMEM_i_399/O
                         net (fo=1, routed)           0.000    -0.260    iCPU/regfile_inst/iMEM_i_399_n_0
    SLICE_X105Y98        MUXF7 (Prop_muxf7_I0_O)      0.212    -0.048 r  iCPU/regfile_inst/iMEM_i_153/O
                         net (fo=1, routed)           0.942     0.894    iCPU/regfile_inst/iMEM_i_153_n_0
    SLICE_X109Y98        LUT6 (Prop_lut6_I3_O)        0.299     1.193 r  iCPU/regfile_inst/iMEM_i_31/O
                         net (fo=9, routed)           1.105     2.298    iCPU/regfile_inst/dinb[2]
    SLICE_X93Y100        LUT6 (Prop_lut6_I2_O)        0.124     2.422 r  iCPU/regfile_inst/result0_carry_i_23/O
                         net (fo=1, routed)           0.594     3.016    iCPU/regfile_inst/alusrc2[2]
    SLICE_X93Y101        LUT2 (Prop_lut2_I1_O)        0.124     3.140 r  iCPU/regfile_inst/result0_carry_i_6/O
                         net (fo=1, routed)           0.000     3.140    iCPU/alu_inst/S[2]
    SLICE_X93Y101        CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.398     3.538 r  iCPU/alu_inst/result0_carry/CO[3]
                         net (fo=1, routed)           0.000     3.538    iCPU/alu_inst/result0_carry_n_0
    SLICE_X93Y102        CARRY4 (Prop_carry4_CI_O[1])
                                                      0.348     3.886 r  iCPU/alu_inst/result0_carry__0/O[1]
                         net (fo=37, routed)          1.010     4.897    iMEM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_init.ram/addrb[3]
    RAMB36_X4Y21         RAMB36E1                                     r  iMEM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/ADDRBWRADDR[7]
  -------------------------------------------------------------------    -------------------

                         (clock clk180_clk_wiz_0 rise edge)
                                                     50.000    50.000 r  
    K17                  IBUF                         0.000    50.000 r  clk_125mhz_IBUF_inst/O
                         net (fo=2, routed)           1.162    51.162    iPLL/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -7.814    43.348 r  iPLL/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           2.012    45.360    iPLL/inst/clk180_clk_wiz_0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.091    45.451 r  iPLL/inst/clkout3_buf/O
                         net (fo=2, routed)           1.822    47.272    iMEM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_init.ram/clkb
    RAMB36_X4Y21         RAMB36E1                                     r  iMEM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/CLKBWRCLK
                         clock pessimism              0.178    47.451    
                         clock uncertainty           -0.225    47.226    
    RAMB36_X4Y21         RAMB36E1 (Setup_ramb36e1_CLKBWRCLK_ADDRBWRADDR[7])
                                                     -0.745    46.481    iMEM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram
  -------------------------------------------------------------------
                         required time                         46.481    
                         arrival time                          -4.897    
  -------------------------------------------------------------------
                         slack                                 41.584    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             49.868ns  (arrival time - required time)
  Source:                 iCPU/regfile_inst/x7_reg[25]/C
                            (rising edge-triggered cell FDRE clocked by clk0_clk_wiz_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            iMEM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/DIBDI[9]
                            (rising edge-triggered cell RAMB36E1 clocked by clk180_clk_wiz_0  {rise@50.000ns fall@100.000ns period=100.000ns})
  Path Group:             clk180_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            -50.000ns  (clk180_clk_wiz_0 rise@50.000ns - clk0_clk_wiz_0 rise@100.000ns)
  Data Path Delay:        0.764ns  (logic 0.382ns (49.971%)  route 0.382ns (50.029%))
  Logic Levels:           3  (LUT6=2 MUXF7=1)
  Clock Path Skew:        0.376ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -1.142ns = ( 48.858 - 50.000 ) 
    Source Clock Delay      (SCD):    -0.763ns = ( 99.237 - 100.000 ) 
    Clock Pessimism Removal (CPR):    -0.755ns
  Clock Uncertainty:      0.225ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.198ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk0_clk_wiz_0 rise edge)
                                                    100.000   100.000 r  
    K17                  IBUF                         0.000   100.000 r  clk_125mhz_IBUF_inst/O
                         net (fo=2, routed)           0.440   100.440    iPLL/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.613    97.828 r  iPLL/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.696    98.524    iPLL/inst/clk0_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    98.550 r  iPLL/inst/clkout1_buf/O
                         net (fo=1069, routed)        0.687    99.237    iCPU/regfile_inst/clk0
    SLICE_X92Y109        FDRE                                         r  iCPU/regfile_inst/x7_reg[25]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X92Y109        FDRE (Prop_fdre_C_Q)         0.164    99.401 r  iCPU/regfile_inst/x7_reg[25]/Q
                         net (fo=2, routed)           0.149    99.550    iCPU/regfile_inst/x7_reg_n_0_[25]
    SLICE_X93Y109        LUT6 (Prop_lut6_I0_O)        0.045    99.595 r  iCPU/regfile_inst/iMEM_i_218/O
                         net (fo=1, routed)           0.000    99.595    iCPU/regfile_inst/iMEM_i_218_n_0
    SLICE_X93Y109        MUXF7 (Prop_muxf7_I1_O)      0.065    99.660 r  iCPU/regfile_inst/iMEM_i_62/O
                         net (fo=1, routed)           0.115    99.776    iCPU/regfile_inst/iMEM_i_62_n_0
    SLICE_X91Y109        LUT6 (Prop_lut6_I5_O)        0.108    99.884 r  iCPU/regfile_inst/iMEM_i_8/O
                         net (fo=2, routed)           0.118   100.002    iMEM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_init.ram/dinb[9]
    RAMB36_X4Y21         RAMB36E1                                     r  iMEM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/DIBDI[9]
  -------------------------------------------------------------------    -------------------

                         (clock clk180_clk_wiz_0 rise edge)
                                                     50.000    50.000 r  
    K17                  IBUF                         0.000    50.000 r  clk_125mhz_IBUF_inst/O
                         net (fo=2, routed)           0.480    50.480    iPLL/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.407    47.073 r  iPLL/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.752    47.825    iPLL/inst/clk180_clk_wiz_0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.029    47.854 r  iPLL/inst/clkout3_buf/O
                         net (fo=2, routed)           1.004    48.858    iMEM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_init.ram/clkb
    RAMB36_X4Y21         RAMB36E1                                     r  iMEM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/CLKBWRCLK
                         clock pessimism              0.755    49.613    
                         clock uncertainty            0.225    49.838    
    RAMB36_X4Y21         RAMB36E1 (Hold_ramb36e1_CLKBWRCLK_DIBDI[9])
                                                      0.296    50.134    iMEM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram
  -------------------------------------------------------------------
                         required time                        -50.134    
                         arrival time                         100.002    
  -------------------------------------------------------------------
                         slack                                 49.868    

Slack (MET) :             49.872ns  (arrival time - required time)
  Source:                 iCPU/regfile_inst/x23_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by clk0_clk_wiz_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            iMEM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/DIBDI[6]
                            (rising edge-triggered cell RAMB36E1 clocked by clk180_clk_wiz_0  {rise@50.000ns fall@100.000ns period=100.000ns})
  Path Group:             clk180_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            -50.000ns  (clk180_clk_wiz_0 rise@50.000ns - clk0_clk_wiz_0 rise@100.000ns)
  Data Path Delay:        0.852ns  (logic 0.359ns (42.155%)  route 0.493ns (57.845%))
  Logic Levels:           3  (LUT6=2 MUXF7=1)
  Clock Path Skew:        0.458ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -1.141ns = ( 48.859 - 50.000 ) 
    Source Clock Delay      (SCD):    -0.844ns = ( 99.156 - 100.000 ) 
    Clock Pessimism Removal (CPR):    -0.755ns
  Clock Uncertainty:      0.225ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.198ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk0_clk_wiz_0 rise edge)
                                                    100.000   100.000 r  
    K17                  IBUF                         0.000   100.000 r  clk_125mhz_IBUF_inst/O
                         net (fo=2, routed)           0.440   100.440    iPLL/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.613    97.828 r  iPLL/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.696    98.524    iPLL/inst/clk0_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    98.550 r  iPLL/inst/clkout1_buf/O
                         net (fo=1069, routed)        0.606    99.156    iCPU/regfile_inst/clk0
    SLICE_X91Y96         FDRE                                         r  iCPU/regfile_inst/x23_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X91Y96         FDRE (Prop_fdre_C_Q)         0.141    99.297 r  iCPU/regfile_inst/x23_reg[6]/Q
                         net (fo=2, routed)           0.117    99.414    iCPU/regfile_inst/x23_reg_n_0_[6]
    SLICE_X91Y95         LUT6 (Prop_lut6_I0_O)        0.045    99.459 r  iCPU/regfile_inst/iMEM_i_366/O
                         net (fo=1, routed)           0.000    99.459    iCPU/regfile_inst/iMEM_i_366_n_0
    SLICE_X91Y95         MUXF7 (Prop_muxf7_I1_O)      0.065    99.524 r  iCPU/regfile_inst/iMEM_i_136/O
                         net (fo=1, routed)           0.177    99.701    iCPU/regfile_inst/iMEM_i_136_n_0
    SLICE_X92Y98         LUT6 (Prop_lut6_I1_O)        0.108    99.809 r  iCPU/regfile_inst/iMEM_i_27/O
                         net (fo=2, routed)           0.198   100.007    iMEM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/dinb[6]
    RAMB36_X4Y20         RAMB36E1                                     r  iMEM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/DIBDI[6]
  -------------------------------------------------------------------    -------------------

                         (clock clk180_clk_wiz_0 rise edge)
                                                     50.000    50.000 r  
    K17                  IBUF                         0.000    50.000 r  clk_125mhz_IBUF_inst/O
                         net (fo=2, routed)           0.480    50.480    iPLL/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.407    47.073 r  iPLL/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.752    47.825    iPLL/inst/clk180_clk_wiz_0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.029    47.854 r  iPLL/inst/clkout3_buf/O
                         net (fo=2, routed)           1.005    48.859    iMEM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/clkb
    RAMB36_X4Y20         RAMB36E1                                     r  iMEM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/CLKBWRCLK
                         clock pessimism              0.755    49.614    
                         clock uncertainty            0.225    49.839    
    RAMB36_X4Y20         RAMB36E1 (Hold_ramb36e1_CLKBWRCLK_DIBDI[6])
                                                      0.296    50.135    iMEM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram
  -------------------------------------------------------------------
                         required time                        -50.135    
                         arrival time                         100.007    
  -------------------------------------------------------------------
                         slack                                 49.872    

Slack (MET) :             49.904ns  (arrival time - required time)
  Source:                 iCPU/regfile_inst/x7_reg[13]/C
                            (rising edge-triggered cell FDRE clocked by clk0_clk_wiz_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            iMEM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/DIBDI[13]
                            (rising edge-triggered cell RAMB36E1 clocked by clk180_clk_wiz_0  {rise@50.000ns fall@100.000ns period=100.000ns})
  Path Group:             clk180_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            -50.000ns  (clk180_clk_wiz_0 rise@50.000ns - clk0_clk_wiz_0 rise@100.000ns)
  Data Path Delay:        0.800ns  (logic 0.381ns (47.596%)  route 0.419ns (52.404%))
  Logic Levels:           3  (LUT6=2 MUXF7=1)
  Clock Path Skew:        0.376ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -1.141ns = ( 48.859 - 50.000 ) 
    Source Clock Delay      (SCD):    -0.762ns = ( 99.238 - 100.000 ) 
    Clock Pessimism Removal (CPR):    -0.755ns
  Clock Uncertainty:      0.225ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.198ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk0_clk_wiz_0 rise edge)
                                                    100.000   100.000 r  
    K17                  IBUF                         0.000   100.000 r  clk_125mhz_IBUF_inst/O
                         net (fo=2, routed)           0.440   100.440    iPLL/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.613    97.828 r  iPLL/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.696    98.524    iPLL/inst/clk0_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    98.550 r  iPLL/inst/clkout1_buf/O
                         net (fo=1069, routed)        0.688    99.238    iCPU/regfile_inst/clk0
    SLICE_X90Y103        FDRE                                         r  iCPU/regfile_inst/x7_reg[13]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X90Y103        FDRE (Prop_fdre_C_Q)         0.164    99.402 r  iCPU/regfile_inst/x7_reg[13]/Q
                         net (fo=2, routed)           0.160    99.562    iCPU/regfile_inst/x7_reg_n_0_[13]
    SLICE_X90Y103        LUT6 (Prop_lut6_I0_O)        0.045    99.607 r  iCPU/regfile_inst/iMEM_i_314/O
                         net (fo=1, routed)           0.000    99.607    iCPU/regfile_inst/iMEM_i_314_n_0
    SLICE_X90Y103        MUXF7 (Prop_muxf7_I1_O)      0.064    99.671 r  iCPU/regfile_inst/iMEM_i_110/O
                         net (fo=1, routed)           0.141    99.812    iCPU/regfile_inst/iMEM_i_110_n_0
    SLICE_X90Y103        LUT6 (Prop_lut6_I5_O)        0.108    99.920 r  iCPU/regfile_inst/iMEM_i_20/O
                         net (fo=2, routed)           0.119   100.039    iMEM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/dinb[13]
    RAMB36_X4Y20         RAMB36E1                                     r  iMEM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/DIBDI[13]
  -------------------------------------------------------------------    -------------------

                         (clock clk180_clk_wiz_0 rise edge)
                                                     50.000    50.000 r  
    K17                  IBUF                         0.000    50.000 r  clk_125mhz_IBUF_inst/O
                         net (fo=2, routed)           0.480    50.480    iPLL/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.407    47.073 r  iPLL/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.752    47.825    iPLL/inst/clk180_clk_wiz_0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.029    47.854 r  iPLL/inst/clkout3_buf/O
                         net (fo=2, routed)           1.005    48.859    iMEM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/clkb
    RAMB36_X4Y20         RAMB36E1                                     r  iMEM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/CLKBWRCLK
                         clock pessimism              0.755    49.614    
                         clock uncertainty            0.225    49.839    
    RAMB36_X4Y20         RAMB36E1 (Hold_ramb36e1_CLKBWRCLK_DIBDI[13])
                                                      0.296    50.135    iMEM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram
  -------------------------------------------------------------------
                         required time                        -50.135    
                         arrival time                         100.039    
  -------------------------------------------------------------------
                         slack                                 49.904    

Slack (MET) :             49.915ns  (arrival time - required time)
  Source:                 iCPU/regfile_inst/x8_reg[18]/C
                            (rising edge-triggered cell FDRE clocked by clk0_clk_wiz_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            iMEM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/DIBDI[2]
                            (rising edge-triggered cell RAMB36E1 clocked by clk180_clk_wiz_0  {rise@50.000ns fall@100.000ns period=100.000ns})
  Path Group:             clk180_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            -50.000ns  (clk180_clk_wiz_0 rise@50.000ns - clk0_clk_wiz_0 rise@100.000ns)
  Data Path Delay:        0.811ns  (logic 0.379ns (46.739%)  route 0.432ns (53.261%))
  Logic Levels:           3  (LUT6=2 MUXF7=1)
  Clock Path Skew:        0.375ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -1.142ns = ( 48.858 - 50.000 ) 
    Source Clock Delay      (SCD):    -0.762ns = ( 99.238 - 100.000 ) 
    Clock Pessimism Removal (CPR):    -0.755ns
  Clock Uncertainty:      0.225ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.198ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk0_clk_wiz_0 rise edge)
                                                    100.000   100.000 r  
    K17                  IBUF                         0.000   100.000 r  clk_125mhz_IBUF_inst/O
                         net (fo=2, routed)           0.440   100.440    iPLL/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.613    97.828 r  iPLL/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.696    98.524    iPLL/inst/clk0_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    98.550 r  iPLL/inst/clkout1_buf/O
                         net (fo=1069, routed)        0.688    99.238    iCPU/regfile_inst/clk0
    SLICE_X92Y104        FDRE                                         r  iCPU/regfile_inst/x8_reg[18]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X92Y104        FDRE (Prop_fdre_C_Q)         0.164    99.402 r  iCPU/regfile_inst/x8_reg[18]/Q
                         net (fo=2, routed)           0.122    99.524    iCPU/regfile_inst/x8_reg_n_0_[18]
    SLICE_X91Y104        LUT6 (Prop_lut6_I5_O)        0.045    99.569 r  iCPU/regfile_inst/iMEM_i_271/O
                         net (fo=1, routed)           0.000    99.569    iCPU/regfile_inst/iMEM_i_271_n_0
    SLICE_X91Y104        MUXF7 (Prop_muxf7_I0_O)      0.062    99.631 r  iCPU/regfile_inst/iMEM_i_89/O
                         net (fo=1, routed)           0.193    99.824    iCPU/regfile_inst/iMEM_i_89_n_0
    SLICE_X91Y105        LUT6 (Prop_lut6_I3_O)        0.108    99.932 r  iCPU/regfile_inst/iMEM_i_15/O
                         net (fo=2, routed)           0.117   100.049    iMEM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_init.ram/dinb[2]
    RAMB36_X4Y21         RAMB36E1                                     r  iMEM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/DIBDI[2]
  -------------------------------------------------------------------    -------------------

                         (clock clk180_clk_wiz_0 rise edge)
                                                     50.000    50.000 r  
    K17                  IBUF                         0.000    50.000 r  clk_125mhz_IBUF_inst/O
                         net (fo=2, routed)           0.480    50.480    iPLL/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.407    47.073 r  iPLL/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.752    47.825    iPLL/inst/clk180_clk_wiz_0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.029    47.854 r  iPLL/inst/clkout3_buf/O
                         net (fo=2, routed)           1.004    48.858    iMEM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_init.ram/clkb
    RAMB36_X4Y21         RAMB36E1                                     r  iMEM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/CLKBWRCLK
                         clock pessimism              0.755    49.613    
                         clock uncertainty            0.225    49.838    
    RAMB36_X4Y21         RAMB36E1 (Hold_ramb36e1_CLKBWRCLK_DIBDI[2])
                                                      0.296    50.134    iMEM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram
  -------------------------------------------------------------------
                         required time                        -50.134    
                         arrival time                         100.049    
  -------------------------------------------------------------------
                         slack                                 49.915    

Slack (MET) :             49.933ns  (arrival time - required time)
  Source:                 iCPU/regfile_inst/x23_reg[15]/C
                            (rising edge-triggered cell FDRE clocked by clk0_clk_wiz_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            iMEM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/DIBDI[15]
                            (rising edge-triggered cell RAMB36E1 clocked by clk180_clk_wiz_0  {rise@50.000ns fall@100.000ns period=100.000ns})
  Path Group:             clk180_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            -50.000ns  (clk180_clk_wiz_0 rise@50.000ns - clk0_clk_wiz_0 rise@100.000ns)
  Data Path Delay:        0.829ns  (logic 0.382ns (46.082%)  route 0.447ns (53.918%))
  Logic Levels:           3  (LUT6=2 MUXF7=1)
  Clock Path Skew:        0.375ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -1.141ns = ( 48.859 - 50.000 ) 
    Source Clock Delay      (SCD):    -0.761ns = ( 99.239 - 100.000 ) 
    Clock Pessimism Removal (CPR):    -0.755ns
  Clock Uncertainty:      0.225ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.198ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk0_clk_wiz_0 rise edge)
                                                    100.000   100.000 r  
    K17                  IBUF                         0.000   100.000 r  clk_125mhz_IBUF_inst/O
                         net (fo=2, routed)           0.440   100.440    iPLL/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.613    97.828 r  iPLL/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.696    98.524    iPLL/inst/clk0_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    98.550 r  iPLL/inst/clkout1_buf/O
                         net (fo=1069, routed)        0.689    99.239    iCPU/regfile_inst/clk0
    SLICE_X96Y105        FDRE                                         r  iCPU/regfile_inst/x23_reg[15]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X96Y105        FDRE (Prop_fdre_C_Q)         0.164    99.403 r  iCPU/regfile_inst/x23_reg[15]/Q
                         net (fo=2, routed)           0.093    99.496    iCPU/regfile_inst/x23_reg_n_0_[15]
    SLICE_X97Y105        LUT6 (Prop_lut6_I0_O)        0.045    99.541 r  iCPU/regfile_inst/iMEM_i_294/O
                         net (fo=1, routed)           0.000    99.541    iCPU/regfile_inst/iMEM_i_294_n_0
    SLICE_X97Y105        MUXF7 (Prop_muxf7_I1_O)      0.065    99.606 r  iCPU/regfile_inst/iMEM_i_100/O
                         net (fo=1, routed)           0.100    99.706    iCPU/regfile_inst/iMEM_i_100_n_0
    SLICE_X94Y105        LUT6 (Prop_lut6_I1_O)        0.108    99.814 r  iCPU/regfile_inst/iMEM_i_18/O
                         net (fo=2, routed)           0.254   100.068    iMEM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/dinb[15]
    RAMB36_X4Y20         RAMB36E1                                     r  iMEM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/DIBDI[15]
  -------------------------------------------------------------------    -------------------

                         (clock clk180_clk_wiz_0 rise edge)
                                                     50.000    50.000 r  
    K17                  IBUF                         0.000    50.000 r  clk_125mhz_IBUF_inst/O
                         net (fo=2, routed)           0.480    50.480    iPLL/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.407    47.073 r  iPLL/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.752    47.825    iPLL/inst/clk180_clk_wiz_0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.029    47.854 r  iPLL/inst/clkout3_buf/O
                         net (fo=2, routed)           1.005    48.859    iMEM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/clkb
    RAMB36_X4Y20         RAMB36E1                                     r  iMEM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/CLKBWRCLK
                         clock pessimism              0.755    49.614    
                         clock uncertainty            0.225    49.839    
    RAMB36_X4Y20         RAMB36E1 (Hold_ramb36e1_CLKBWRCLK_DIBDI[15])
                                                      0.296    50.135    iMEM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram
  -------------------------------------------------------------------
                         required time                        -50.135    
                         arrival time                         100.068    
  -------------------------------------------------------------------
                         slack                                 49.933    

Slack (MET) :             49.951ns  (arrival time - required time)
  Source:                 iCPU/regfile_inst/x6_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by clk0_clk_wiz_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            iMEM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/DIBDI[7]
                            (rising edge-triggered cell RAMB36E1 clocked by clk180_clk_wiz_0  {rise@50.000ns fall@100.000ns period=100.000ns})
  Path Group:             clk180_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            -50.000ns  (clk180_clk_wiz_0 rise@50.000ns - clk0_clk_wiz_0 rise@100.000ns)
  Data Path Delay:        0.929ns  (logic 0.381ns (40.999%)  route 0.548ns (59.001%))
  Logic Levels:           3  (LUT6=2 MUXF7=1)
  Clock Path Skew:        0.457ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -1.141ns = ( 48.859 - 50.000 ) 
    Source Clock Delay      (SCD):    -0.843ns = ( 99.157 - 100.000 ) 
    Clock Pessimism Removal (CPR):    -0.755ns
  Clock Uncertainty:      0.225ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.198ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk0_clk_wiz_0 rise edge)
                                                    100.000   100.000 r  
    K17                  IBUF                         0.000   100.000 r  clk_125mhz_IBUF_inst/O
                         net (fo=2, routed)           0.440   100.440    iPLL/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.613    97.828 r  iPLL/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.696    98.524    iPLL/inst/clk0_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    98.550 r  iPLL/inst/clkout1_buf/O
                         net (fo=1069, routed)        0.607    99.157    iCPU/regfile_inst/clk0
    SLICE_X92Y98         FDRE                                         r  iCPU/regfile_inst/x6_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X92Y98         FDRE (Prop_fdre_C_Q)         0.164    99.321 r  iCPU/regfile_inst/x6_reg[7]/Q
                         net (fo=2, routed)           0.129    99.449    iCPU/regfile_inst/x6_reg_n_0_[7]
    SLICE_X92Y98         LUT6 (Prop_lut6_I1_O)        0.045    99.494 r  iCPU/regfile_inst/iMEM_i_362/O
                         net (fo=1, routed)           0.000    99.494    iCPU/regfile_inst/iMEM_i_362_n_0
    SLICE_X92Y98         MUXF7 (Prop_muxf7_I1_O)      0.064    99.558 r  iCPU/regfile_inst/iMEM_i_134/O
                         net (fo=1, routed)           0.119    99.678    iCPU/regfile_inst/iMEM_i_134_n_0
    SLICE_X90Y98         LUT6 (Prop_lut6_I5_O)        0.108    99.786 r  iCPU/regfile_inst/iMEM_i_26/O
                         net (fo=2, routed)           0.301   100.086    iMEM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/dinb[7]
    RAMB36_X4Y20         RAMB36E1                                     r  iMEM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/DIBDI[7]
  -------------------------------------------------------------------    -------------------

                         (clock clk180_clk_wiz_0 rise edge)
                                                     50.000    50.000 r  
    K17                  IBUF                         0.000    50.000 r  clk_125mhz_IBUF_inst/O
                         net (fo=2, routed)           0.480    50.480    iPLL/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.407    47.073 r  iPLL/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.752    47.825    iPLL/inst/clk180_clk_wiz_0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.029    47.854 r  iPLL/inst/clkout3_buf/O
                         net (fo=2, routed)           1.005    48.859    iMEM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/clkb
    RAMB36_X4Y20         RAMB36E1                                     r  iMEM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/CLKBWRCLK
                         clock pessimism              0.755    49.614    
                         clock uncertainty            0.225    49.839    
    RAMB36_X4Y20         RAMB36E1 (Hold_ramb36e1_CLKBWRCLK_DIBDI[7])
                                                      0.296    50.135    iMEM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram
  -------------------------------------------------------------------
                         required time                        -50.135    
                         arrival time                         100.086    
  -------------------------------------------------------------------
                         slack                                 49.951    

Slack (MET) :             49.955ns  (arrival time - required time)
  Source:                 iCPU/regfile_inst/x12_reg[31]/C
                            (rising edge-triggered cell FDRE clocked by clk0_clk_wiz_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            iMEM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/DIBDI[15]
                            (rising edge-triggered cell RAMB36E1 clocked by clk180_clk_wiz_0  {rise@50.000ns fall@100.000ns period=100.000ns})
  Path Group:             clk180_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            -50.000ns  (clk180_clk_wiz_0 rise@50.000ns - clk0_clk_wiz_0 rise@100.000ns)
  Data Path Delay:        0.851ns  (logic 0.381ns (44.773%)  route 0.470ns (55.227%))
  Logic Levels:           3  (LUT6=2 MUXF7=1)
  Clock Path Skew:        0.375ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -1.142ns = ( 48.858 - 50.000 ) 
    Source Clock Delay      (SCD):    -0.762ns = ( 99.238 - 100.000 ) 
    Clock Pessimism Removal (CPR):    -0.755ns
  Clock Uncertainty:      0.225ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.198ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk0_clk_wiz_0 rise edge)
                                                    100.000   100.000 r  
    K17                  IBUF                         0.000   100.000 r  clk_125mhz_IBUF_inst/O
                         net (fo=2, routed)           0.440   100.440    iPLL/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.613    97.828 r  iPLL/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.696    98.524    iPLL/inst/clk0_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    98.550 r  iPLL/inst/clkout1_buf/O
                         net (fo=1069, routed)        0.688    99.238    iCPU/regfile_inst/clk0
    SLICE_X96Y107        FDRE                                         r  iCPU/regfile_inst/x12_reg[31]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X96Y107        FDRE (Prop_fdre_C_Q)         0.164    99.402 r  iCPU/regfile_inst/x12_reg[31]/Q
                         net (fo=2, routed)           0.156    99.558    iCPU/regfile_inst/x12_reg_n_0_[31]
    SLICE_X96Y108        LUT6 (Prop_lut6_I5_O)        0.045    99.603 r  iCPU/regfile_inst/iMEM_i_168/O
                         net (fo=1, routed)           0.000    99.603    iCPU/regfile_inst/iMEM_i_168_n_0
    SLICE_X96Y108        MUXF7 (Prop_muxf7_I1_O)      0.064    99.667 r  iCPU/regfile_inst/iMEM_i_37/O
                         net (fo=1, routed)           0.107    99.773    iCPU/regfile_inst/iMEM_i_37_n_0
    SLICE_X97Y109        LUT6 (Prop_lut6_I3_O)        0.108    99.881 r  iCPU/regfile_inst/iMEM_i_2/O
                         net (fo=2, routed)           0.208   100.089    iMEM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_init.ram/dinb[15]
    RAMB36_X4Y21         RAMB36E1                                     r  iMEM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/DIBDI[15]
  -------------------------------------------------------------------    -------------------

                         (clock clk180_clk_wiz_0 rise edge)
                                                     50.000    50.000 r  
    K17                  IBUF                         0.000    50.000 r  clk_125mhz_IBUF_inst/O
                         net (fo=2, routed)           0.480    50.480    iPLL/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.407    47.073 r  iPLL/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.752    47.825    iPLL/inst/clk180_clk_wiz_0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.029    47.854 r  iPLL/inst/clkout3_buf/O
                         net (fo=2, routed)           1.004    48.858    iMEM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_init.ram/clkb
    RAMB36_X4Y21         RAMB36E1                                     r  iMEM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/CLKBWRCLK
                         clock pessimism              0.755    49.613    
                         clock uncertainty            0.225    49.838    
    RAMB36_X4Y21         RAMB36E1 (Hold_ramb36e1_CLKBWRCLK_DIBDI[15])
                                                      0.296    50.134    iMEM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram
  -------------------------------------------------------------------
                         required time                        -50.134    
                         arrival time                         100.089    
  -------------------------------------------------------------------
                         slack                                 49.955    

Slack (MET) :             49.996ns  (arrival time - required time)
  Source:                 iCPU/regfile_inst/x14_reg[14]/C
                            (rising edge-triggered cell FDRE clocked by clk0_clk_wiz_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            iMEM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/DIBDI[14]
                            (rising edge-triggered cell RAMB36E1 clocked by clk180_clk_wiz_0  {rise@50.000ns fall@100.000ns period=100.000ns})
  Path Group:             clk180_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            -50.000ns  (clk180_clk_wiz_0 rise@50.000ns - clk0_clk_wiz_0 rise@100.000ns)
  Data Path Delay:        0.892ns  (logic 0.359ns (40.255%)  route 0.533ns (59.745%))
  Logic Levels:           3  (LUT6=2 MUXF7=1)
  Clock Path Skew:        0.375ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -1.141ns = ( 48.859 - 50.000 ) 
    Source Clock Delay      (SCD):    -0.761ns = ( 99.239 - 100.000 ) 
    Clock Pessimism Removal (CPR):    -0.755ns
  Clock Uncertainty:      0.225ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.198ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk0_clk_wiz_0 rise edge)
                                                    100.000   100.000 r  
    K17                  IBUF                         0.000   100.000 r  clk_125mhz_IBUF_inst/O
                         net (fo=2, routed)           0.440   100.440    iPLL/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.613    97.828 r  iPLL/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.696    98.524    iPLL/inst/clk0_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    98.550 r  iPLL/inst/clkout1_buf/O
                         net (fo=1069, routed)        0.689    99.239    iCPU/regfile_inst/clk0
    SLICE_X97Y104        FDRE                                         r  iCPU/regfile_inst/x14_reg[14]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X97Y104        FDRE (Prop_fdre_C_Q)         0.141    99.380 r  iCPU/regfile_inst/x14_reg[14]/Q
                         net (fo=2, routed)           0.138    99.518    iCPU/regfile_inst/x14_reg_n_0_[14]
    SLICE_X95Y103        LUT6 (Prop_lut6_I1_O)        0.045    99.563 r  iCPU/regfile_inst/iMEM_i_304/O
                         net (fo=1, routed)           0.000    99.563    iCPU/regfile_inst/iMEM_i_304_n_0
    SLICE_X95Y103        MUXF7 (Prop_muxf7_I1_O)      0.065    99.628 r  iCPU/regfile_inst/iMEM_i_105/O
                         net (fo=1, routed)           0.098    99.726    iCPU/regfile_inst/iMEM_i_105_n_0
    SLICE_X97Y103        LUT6 (Prop_lut6_I3_O)        0.108    99.834 r  iCPU/regfile_inst/iMEM_i_19/O
                         net (fo=2, routed)           0.297   100.131    iMEM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/dinb[14]
    RAMB36_X4Y20         RAMB36E1                                     r  iMEM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/DIBDI[14]
  -------------------------------------------------------------------    -------------------

                         (clock clk180_clk_wiz_0 rise edge)
                                                     50.000    50.000 r  
    K17                  IBUF                         0.000    50.000 r  clk_125mhz_IBUF_inst/O
                         net (fo=2, routed)           0.480    50.480    iPLL/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.407    47.073 r  iPLL/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.752    47.825    iPLL/inst/clk180_clk_wiz_0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.029    47.854 r  iPLL/inst/clkout3_buf/O
                         net (fo=2, routed)           1.005    48.859    iMEM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/clkb
    RAMB36_X4Y20         RAMB36E1                                     r  iMEM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/CLKBWRCLK
                         clock pessimism              0.755    49.614    
                         clock uncertainty            0.225    49.839    
    RAMB36_X4Y20         RAMB36E1 (Hold_ramb36e1_CLKBWRCLK_DIBDI[14])
                                                      0.296    50.135    iMEM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram
  -------------------------------------------------------------------
                         required time                        -50.135    
                         arrival time                         100.131    
  -------------------------------------------------------------------
                         slack                                 49.996    

Slack (MET) :             50.000ns  (arrival time - required time)
  Source:                 iCPU/regfile_inst/x15_reg[27]/C
                            (rising edge-triggered cell FDRE clocked by clk0_clk_wiz_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            iMEM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/DIBDI[11]
                            (rising edge-triggered cell RAMB36E1 clocked by clk180_clk_wiz_0  {rise@50.000ns fall@100.000ns period=100.000ns})
  Path Group:             clk180_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            -50.000ns  (clk180_clk_wiz_0 rise@50.000ns - clk0_clk_wiz_0 rise@100.000ns)
  Data Path Delay:        0.897ns  (logic 0.359ns (40.001%)  route 0.538ns (59.999%))
  Logic Levels:           3  (LUT6=2 MUXF7=1)
  Clock Path Skew:        0.377ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -1.142ns = ( 48.858 - 50.000 ) 
    Source Clock Delay      (SCD):    -0.764ns = ( 99.236 - 100.000 ) 
    Clock Pessimism Removal (CPR):    -0.755ns
  Clock Uncertainty:      0.225ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.198ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk0_clk_wiz_0 rise edge)
                                                    100.000   100.000 r  
    K17                  IBUF                         0.000   100.000 r  clk_125mhz_IBUF_inst/O
                         net (fo=2, routed)           0.440   100.440    iPLL/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.613    97.828 r  iPLL/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.696    98.524    iPLL/inst/clk0_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    98.550 r  iPLL/inst/clkout1_buf/O
                         net (fo=1069, routed)        0.686    99.236    iCPU/regfile_inst/clk0
    SLICE_X93Y111        FDRE                                         r  iCPU/regfile_inst/x15_reg[27]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X93Y111        FDRE (Prop_fdre_C_Q)         0.141    99.377 r  iCPU/regfile_inst/x15_reg[27]/Q
                         net (fo=2, routed)           0.148    99.525    iCPU/regfile_inst/x15_reg_n_0_[27]
    SLICE_X93Y111        LUT6 (Prop_lut6_I0_O)        0.045    99.570 r  iCPU/regfile_inst/iMEM_i_200/O
                         net (fo=1, routed)           0.000    99.570    iCPU/regfile_inst/iMEM_i_200_n_0
    SLICE_X93Y111        MUXF7 (Prop_muxf7_I1_O)      0.065    99.635 r  iCPU/regfile_inst/iMEM_i_53/O
                         net (fo=1, routed)           0.140    99.776    iCPU/regfile_inst/iMEM_i_53_n_0
    SLICE_X93Y111        LUT6 (Prop_lut6_I3_O)        0.108    99.884 r  iCPU/regfile_inst/iMEM_i_6/O
                         net (fo=2, routed)           0.250   100.134    iMEM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_init.ram/dinb[11]
    RAMB36_X4Y21         RAMB36E1                                     r  iMEM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/DIBDI[11]
  -------------------------------------------------------------------    -------------------

                         (clock clk180_clk_wiz_0 rise edge)
                                                     50.000    50.000 r  
    K17                  IBUF                         0.000    50.000 r  clk_125mhz_IBUF_inst/O
                         net (fo=2, routed)           0.480    50.480    iPLL/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.407    47.073 r  iPLL/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.752    47.825    iPLL/inst/clk180_clk_wiz_0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.029    47.854 r  iPLL/inst/clkout3_buf/O
                         net (fo=2, routed)           1.004    48.858    iMEM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_init.ram/clkb
    RAMB36_X4Y21         RAMB36E1                                     r  iMEM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/CLKBWRCLK
                         clock pessimism              0.755    49.613    
                         clock uncertainty            0.225    49.838    
    RAMB36_X4Y21         RAMB36E1 (Hold_ramb36e1_CLKBWRCLK_DIBDI[11])
                                                      0.296    50.134    iMEM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram
  -------------------------------------------------------------------
                         required time                        -50.134    
                         arrival time                         100.134    
  -------------------------------------------------------------------
                         slack                                 50.000    

Slack (MET) :             50.030ns  (arrival time - required time)
  Source:                 iCPU/regfile_inst/x12_reg[23]/C
                            (rising edge-triggered cell FDRE clocked by clk0_clk_wiz_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            iMEM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/DIBDI[7]
                            (rising edge-triggered cell RAMB36E1 clocked by clk180_clk_wiz_0  {rise@50.000ns fall@100.000ns period=100.000ns})
  Path Group:             clk180_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            -50.000ns  (clk180_clk_wiz_0 rise@50.000ns - clk0_clk_wiz_0 rise@100.000ns)
  Data Path Delay:        0.926ns  (logic 0.382ns (41.248%)  route 0.544ns (58.752%))
  Logic Levels:           3  (LUT6=2 MUXF7=1)
  Clock Path Skew:        0.375ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -1.142ns = ( 48.858 - 50.000 ) 
    Source Clock Delay      (SCD):    -0.762ns = ( 99.238 - 100.000 ) 
    Clock Pessimism Removal (CPR):    -0.755ns
  Clock Uncertainty:      0.225ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.198ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk0_clk_wiz_0 rise edge)
                                                    100.000   100.000 r  
    K17                  IBUF                         0.000   100.000 r  clk_125mhz_IBUF_inst/O
                         net (fo=2, routed)           0.440   100.440    iPLL/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.613    97.828 r  iPLL/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.696    98.524    iPLL/inst/clk0_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    98.550 r  iPLL/inst/clkout1_buf/O
                         net (fo=1069, routed)        0.688    99.238    iCPU/regfile_inst/clk0
    SLICE_X96Y107        FDRE                                         r  iCPU/regfile_inst/x12_reg[23]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X96Y107        FDRE (Prop_fdre_C_Q)         0.164    99.402 r  iCPU/regfile_inst/x12_reg[23]/Q
                         net (fo=2, routed)           0.146    99.548    iCPU/regfile_inst/x12_reg_n_0_[23]
    SLICE_X97Y107        LUT6 (Prop_lut6_I5_O)        0.045    99.593 r  iCPU/regfile_inst/iMEM_i_232/O
                         net (fo=1, routed)           0.000    99.593    iCPU/regfile_inst/iMEM_i_232_n_0
    SLICE_X97Y107        MUXF7 (Prop_muxf7_I1_O)      0.065    99.658 r  iCPU/regfile_inst/iMEM_i_69/O
                         net (fo=1, routed)           0.139    99.798    iCPU/regfile_inst/iMEM_i_69_n_0
    SLICE_X97Y107        LUT6 (Prop_lut6_I3_O)        0.108    99.906 r  iCPU/regfile_inst/iMEM_i_10/O
                         net (fo=2, routed)           0.259   100.164    iMEM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_init.ram/dinb[7]
    RAMB36_X4Y21         RAMB36E1                                     r  iMEM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/DIBDI[7]
  -------------------------------------------------------------------    -------------------

                         (clock clk180_clk_wiz_0 rise edge)
                                                     50.000    50.000 r  
    K17                  IBUF                         0.000    50.000 r  clk_125mhz_IBUF_inst/O
                         net (fo=2, routed)           0.480    50.480    iPLL/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.407    47.073 r  iPLL/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.752    47.825    iPLL/inst/clk180_clk_wiz_0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.029    47.854 r  iPLL/inst/clkout3_buf/O
                         net (fo=2, routed)           1.004    48.858    iMEM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_init.ram/clkb
    RAMB36_X4Y21         RAMB36E1                                     r  iMEM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/CLKBWRCLK
                         clock pessimism              0.755    49.613    
                         clock uncertainty            0.225    49.838    
    RAMB36_X4Y21         RAMB36E1 (Hold_ramb36e1_CLKBWRCLK_DIBDI[7])
                                                      0.296    50.134    iMEM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram
  -------------------------------------------------------------------
                         required time                        -50.134    
                         arrival time                         100.164    
  -------------------------------------------------------------------
                         slack                                 50.030    





---------------------------------------------------------------------------------------------------
From Clock:  clk90_clk_wiz_0
  To Clock:  clk180_clk_wiz_0

Setup :            0  Failing Endpoints,  Worst Slack        9.060ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack       75.308ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             9.060ns  (required time - arrival time)
  Source:                 iMEM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/CLKARDCLK
                            (rising edge-triggered cell RAMB36E1 clocked by clk90_clk_wiz_0  {rise@25.000ns fall@75.000ns period=100.000ns})
  Destination:            iMEM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/ENBWREN
                            (rising edge-triggered cell RAMB36E1 clocked by clk180_clk_wiz_0  {rise@50.000ns fall@100.000ns period=100.000ns})
  Path Group:             clk180_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            25.000ns  (clk180_clk_wiz_0 rise@50.000ns - clk90_clk_wiz_0 rise@25.000ns)
  Data Path Delay:        14.877ns  (logic 5.476ns (36.809%)  route 9.401ns (63.191%))
  Logic Levels:           13  (CARRY4=4 LDPE=1 LUT2=1 LUT6=6 MUXF7=1)
  Clock Path Skew:        -0.396ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.727ns = ( 47.273 - 50.000 ) 
    Source Clock Delay      (SCD):    -2.153ns = ( 22.847 - 25.000 ) 
    Clock Pessimism Removal (CPR):    0.178ns
  Clock Uncertainty:      0.225ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.198ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk90_clk_wiz_0 rise edge)
                                                     25.000    25.000 r  
    K17                  IBUF                         0.000    25.000 r  clk_125mhz_IBUF_inst/O
                         net (fo=2, routed)           1.285    26.285    iPLL/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.759    18.526 r  iPLL/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           2.206    20.732    iPLL/inst/clk90_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.101    20.833 r  iPLL/inst/clkout2_buf/O
                         net (fo=2, routed)           2.014    22.847    iMEM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_init.ram/clka
    RAMB36_X4Y21         RAMB36E1                                     r  iMEM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB36_X4Y21         RAMB36E1 (Prop_ramb36e1_CLKARDCLK_DOADO[5])
                                                      2.454    25.301 r  iMEM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/DOADO[5]
                         net (fo=258, routed)         2.858    28.159    iCPU/regfile_inst/douta[21]
    SLICE_X108Y98        LUT6 (Prop_lut6_I2_O)        0.124    28.283 r  iCPU/regfile_inst/iMEM_i_389/O
                         net (fo=1, routed)           0.000    28.283    iCPU/regfile_inst/iMEM_i_389_n_0
    SLICE_X108Y98        MUXF7 (Prop_muxf7_I0_O)      0.209    28.492 r  iCPU/regfile_inst/iMEM_i_148/O
                         net (fo=1, routed)           0.908    29.401    iCPU/regfile_inst/iMEM_i_148_n_0
    SLICE_X102Y98        LUT6 (Prop_lut6_I1_O)        0.297    29.698 r  iCPU/regfile_inst/iMEM_i_30/O
                         net (fo=9, routed)           0.767    30.464    iCPU/regfile_inst/dinb[3]
    SLICE_X92Y101        LUT6 (Prop_lut6_I2_O)        0.124    30.588 r  iCPU/regfile_inst/result0_carry_i_22/O
                         net (fo=1, routed)           0.658    31.246    iCPU/regfile_inst/alusrc2[3]
    SLICE_X93Y101        LUT2 (Prop_lut2_I1_O)        0.124    31.370 r  iCPU/regfile_inst/result0_carry_i_5/O
                         net (fo=1, routed)           0.000    31.370    iCPU/alu_inst/S[3]
    SLICE_X93Y101        CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401    31.771 r  iCPU/alu_inst/result0_carry/CO[3]
                         net (fo=1, routed)           0.000    31.771    iCPU/alu_inst/result0_carry_n_0
    SLICE_X93Y102        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    31.885 r  iCPU/alu_inst/result0_carry__0/CO[3]
                         net (fo=1, routed)           0.000    31.885    iCPU/alu_inst/result0_carry__0_n_0
    SLICE_X93Y103        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    31.999 r  iCPU/alu_inst/result0_carry__1/CO[3]
                         net (fo=1, routed)           0.000    31.999    iCPU/alu_inst/result0_carry__1_n_0
    SLICE_X93Y104        CARRY4 (Prop_carry4_CI_O[2])
                                                      0.256    32.255 f  iCPU/alu_inst/result0_carry__2/O[2]
                         net (fo=33, routed)          1.771    34.026    iCPU/alu_inst/D[14]
    SLICE_X94Y107        LUT6 (Prop_lut6_I2_O)        0.302    34.328 r  iCPU/alu_inst/cs_mem_reg_i_19/O
                         net (fo=1, routed)           0.715    35.043    iCPU/alu_inst/cs_mem_reg_i_19_n_0
    SLICE_X94Y107        LUT6 (Prop_lut6_I2_O)        0.124    35.167 r  iCPU/alu_inst/cs_mem_reg_i_9/O
                         net (fo=1, routed)           0.427    35.594    iCPU/alu_inst/cs_mem_reg_i_9_n_0
    SLICE_X94Y108        LUT6 (Prop_lut6_I2_O)        0.124    35.718 r  iCPU/alu_inst/cs_mem_reg_i_2/O
                         net (fo=2, routed)           0.577    36.295    iDec/HEX4_reg[5]_0
    SLICE_X94Y108        LDPE (SetClr_ldpe_PRE_Q)     0.709    37.004 r  iDec/cs_mem_reg/Q
                         net (fo=2, routed)           0.721    37.724    iMEM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/enb
    RAMB36_X4Y20         RAMB36E1                                     r  iMEM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/ENBWREN
  -------------------------------------------------------------------    -------------------

                         (clock clk180_clk_wiz_0 rise edge)
                                                     50.000    50.000 r  
    K17                  IBUF                         0.000    50.000 r  clk_125mhz_IBUF_inst/O
                         net (fo=2, routed)           1.162    51.162    iPLL/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -7.814    43.348 r  iPLL/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           2.012    45.360    iPLL/inst/clk180_clk_wiz_0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.091    45.451 r  iPLL/inst/clkout3_buf/O
                         net (fo=2, routed)           1.823    47.273    iMEM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/clkb
    RAMB36_X4Y20         RAMB36E1                                     r  iMEM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/CLKBWRCLK
                         clock pessimism              0.178    47.452    
                         clock uncertainty           -0.225    47.227    
    RAMB36_X4Y20         RAMB36E1 (Setup_ramb36e1_CLKBWRCLK_ENBWREN)
                                                     -0.443    46.784    iMEM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram
  -------------------------------------------------------------------
                         required time                         46.784    
                         arrival time                         -37.724    
  -------------------------------------------------------------------
                         slack                                  9.060    

Slack (MET) :             9.105ns  (required time - arrival time)
  Source:                 iMEM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/CLKARDCLK
                            (rising edge-triggered cell RAMB36E1 clocked by clk90_clk_wiz_0  {rise@25.000ns fall@75.000ns period=100.000ns})
  Destination:            iMEM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/ENBWREN
                            (rising edge-triggered cell RAMB36E1 clocked by clk180_clk_wiz_0  {rise@50.000ns fall@100.000ns period=100.000ns})
  Path Group:             clk180_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            25.000ns  (clk180_clk_wiz_0 rise@50.000ns - clk90_clk_wiz_0 rise@25.000ns)
  Data Path Delay:        14.830ns  (logic 5.476ns (36.925%)  route 9.354ns (63.075%))
  Logic Levels:           13  (CARRY4=4 LDPE=1 LUT2=1 LUT6=6 MUXF7=1)
  Clock Path Skew:        -0.397ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.728ns = ( 47.272 - 50.000 ) 
    Source Clock Delay      (SCD):    -2.153ns = ( 22.847 - 25.000 ) 
    Clock Pessimism Removal (CPR):    0.178ns
  Clock Uncertainty:      0.225ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.198ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk90_clk_wiz_0 rise edge)
                                                     25.000    25.000 r  
    K17                  IBUF                         0.000    25.000 r  clk_125mhz_IBUF_inst/O
                         net (fo=2, routed)           1.285    26.285    iPLL/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.759    18.526 r  iPLL/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           2.206    20.732    iPLL/inst/clk90_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.101    20.833 r  iPLL/inst/clkout2_buf/O
                         net (fo=2, routed)           2.014    22.847    iMEM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_init.ram/clka
    RAMB36_X4Y21         RAMB36E1                                     r  iMEM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB36_X4Y21         RAMB36E1 (Prop_ramb36e1_CLKARDCLK_DOADO[5])
                                                      2.454    25.301 r  iMEM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/DOADO[5]
                         net (fo=258, routed)         2.858    28.159    iCPU/regfile_inst/douta[21]
    SLICE_X108Y98        LUT6 (Prop_lut6_I2_O)        0.124    28.283 r  iCPU/regfile_inst/iMEM_i_389/O
                         net (fo=1, routed)           0.000    28.283    iCPU/regfile_inst/iMEM_i_389_n_0
    SLICE_X108Y98        MUXF7 (Prop_muxf7_I0_O)      0.209    28.492 r  iCPU/regfile_inst/iMEM_i_148/O
                         net (fo=1, routed)           0.908    29.401    iCPU/regfile_inst/iMEM_i_148_n_0
    SLICE_X102Y98        LUT6 (Prop_lut6_I1_O)        0.297    29.698 r  iCPU/regfile_inst/iMEM_i_30/O
                         net (fo=9, routed)           0.767    30.464    iCPU/regfile_inst/dinb[3]
    SLICE_X92Y101        LUT6 (Prop_lut6_I2_O)        0.124    30.588 r  iCPU/regfile_inst/result0_carry_i_22/O
                         net (fo=1, routed)           0.658    31.246    iCPU/regfile_inst/alusrc2[3]
    SLICE_X93Y101        LUT2 (Prop_lut2_I1_O)        0.124    31.370 r  iCPU/regfile_inst/result0_carry_i_5/O
                         net (fo=1, routed)           0.000    31.370    iCPU/alu_inst/S[3]
    SLICE_X93Y101        CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401    31.771 r  iCPU/alu_inst/result0_carry/CO[3]
                         net (fo=1, routed)           0.000    31.771    iCPU/alu_inst/result0_carry_n_0
    SLICE_X93Y102        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    31.885 r  iCPU/alu_inst/result0_carry__0/CO[3]
                         net (fo=1, routed)           0.000    31.885    iCPU/alu_inst/result0_carry__0_n_0
    SLICE_X93Y103        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    31.999 r  iCPU/alu_inst/result0_carry__1/CO[3]
                         net (fo=1, routed)           0.000    31.999    iCPU/alu_inst/result0_carry__1_n_0
    SLICE_X93Y104        CARRY4 (Prop_carry4_CI_O[2])
                                                      0.256    32.255 f  iCPU/alu_inst/result0_carry__2/O[2]
                         net (fo=33, routed)          1.771    34.026    iCPU/alu_inst/D[14]
    SLICE_X94Y107        LUT6 (Prop_lut6_I2_O)        0.302    34.328 r  iCPU/alu_inst/cs_mem_reg_i_19/O
                         net (fo=1, routed)           0.715    35.043    iCPU/alu_inst/cs_mem_reg_i_19_n_0
    SLICE_X94Y107        LUT6 (Prop_lut6_I2_O)        0.124    35.167 r  iCPU/alu_inst/cs_mem_reg_i_9/O
                         net (fo=1, routed)           0.427    35.594    iCPU/alu_inst/cs_mem_reg_i_9_n_0
    SLICE_X94Y108        LUT6 (Prop_lut6_I2_O)        0.124    35.718 r  iCPU/alu_inst/cs_mem_reg_i_2/O
                         net (fo=2, routed)           0.577    36.295    iDec/HEX4_reg[5]_0
    SLICE_X94Y108        LDPE (SetClr_ldpe_PRE_Q)     0.709    37.004 r  iDec/cs_mem_reg/Q
                         net (fo=2, routed)           0.674    37.678    iMEM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_init.ram/enb
    RAMB36_X4Y21         RAMB36E1                                     r  iMEM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/ENBWREN
  -------------------------------------------------------------------    -------------------

                         (clock clk180_clk_wiz_0 rise edge)
                                                     50.000    50.000 r  
    K17                  IBUF                         0.000    50.000 r  clk_125mhz_IBUF_inst/O
                         net (fo=2, routed)           1.162    51.162    iPLL/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -7.814    43.348 r  iPLL/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           2.012    45.360    iPLL/inst/clk180_clk_wiz_0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.091    45.451 r  iPLL/inst/clkout3_buf/O
                         net (fo=2, routed)           1.822    47.272    iMEM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_init.ram/clkb
    RAMB36_X4Y21         RAMB36E1                                     r  iMEM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/CLKBWRCLK
                         clock pessimism              0.178    47.451    
                         clock uncertainty           -0.225    47.226    
    RAMB36_X4Y21         RAMB36E1 (Setup_ramb36e1_CLKBWRCLK_ENBWREN)
                                                     -0.443    46.783    iMEM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram
  -------------------------------------------------------------------
                         required time                         46.783    
                         arrival time                         -37.678    
  -------------------------------------------------------------------
                         slack                                  9.105    

Slack (MET) :             12.872ns  (required time - arrival time)
  Source:                 iMEM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/CLKARDCLK
                            (rising edge-triggered cell RAMB36E1 clocked by clk90_clk_wiz_0  {rise@25.000ns fall@75.000ns period=100.000ns})
  Destination:            iMEM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/ADDRBWRADDR[14]
                            (rising edge-triggered cell RAMB36E1 clocked by clk180_clk_wiz_0  {rise@50.000ns fall@100.000ns period=100.000ns})
  Path Group:             clk180_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            25.000ns  (clk180_clk_wiz_0 rise@50.000ns - clk90_clk_wiz_0 rise@25.000ns)
  Data Path Delay:        10.766ns  (logic 4.196ns (38.974%)  route 6.570ns (61.026%))
  Logic Levels:           9  (CARRY4=4 LUT2=1 LUT6=3 MUXF7=1)
  Clock Path Skew:        -0.396ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.727ns = ( 47.273 - 50.000 ) 
    Source Clock Delay      (SCD):    -2.153ns = ( 22.847 - 25.000 ) 
    Clock Pessimism Removal (CPR):    0.178ns
  Clock Uncertainty:      0.225ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.198ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk90_clk_wiz_0 rise edge)
                                                     25.000    25.000 r  
    K17                  IBUF                         0.000    25.000 r  clk_125mhz_IBUF_inst/O
                         net (fo=2, routed)           1.285    26.285    iPLL/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.759    18.526 r  iPLL/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           2.206    20.732    iPLL/inst/clk90_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.101    20.833 r  iPLL/inst/clkout2_buf/O
                         net (fo=2, routed)           2.014    22.847    iMEM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_init.ram/clka
    RAMB36_X4Y21         RAMB36E1                                     r  iMEM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB36_X4Y21         RAMB36E1 (Prop_ramb36e1_CLKARDCLK_DOADO[5])
                                                      2.454    25.301 r  iMEM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/DOADO[5]
                         net (fo=258, routed)         2.858    28.159    iCPU/regfile_inst/douta[21]
    SLICE_X108Y98        LUT6 (Prop_lut6_I2_O)        0.124    28.283 r  iCPU/regfile_inst/iMEM_i_389/O
                         net (fo=1, routed)           0.000    28.283    iCPU/regfile_inst/iMEM_i_389_n_0
    SLICE_X108Y98        MUXF7 (Prop_muxf7_I0_O)      0.209    28.492 r  iCPU/regfile_inst/iMEM_i_148/O
                         net (fo=1, routed)           0.908    29.401    iCPU/regfile_inst/iMEM_i_148_n_0
    SLICE_X102Y98        LUT6 (Prop_lut6_I1_O)        0.297    29.698 r  iCPU/regfile_inst/iMEM_i_30/O
                         net (fo=9, routed)           0.767    30.464    iCPU/regfile_inst/dinb[3]
    SLICE_X92Y101        LUT6 (Prop_lut6_I2_O)        0.124    30.588 r  iCPU/regfile_inst/result0_carry_i_22/O
                         net (fo=1, routed)           0.658    31.246    iCPU/regfile_inst/alusrc2[3]
    SLICE_X93Y101        LUT2 (Prop_lut2_I1_O)        0.124    31.370 r  iCPU/regfile_inst/result0_carry_i_5/O
                         net (fo=1, routed)           0.000    31.370    iCPU/alu_inst/S[3]
    SLICE_X93Y101        CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401    31.771 r  iCPU/alu_inst/result0_carry/CO[3]
                         net (fo=1, routed)           0.000    31.771    iCPU/alu_inst/result0_carry_n_0
    SLICE_X93Y102        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    31.885 r  iCPU/alu_inst/result0_carry__0/CO[3]
                         net (fo=1, routed)           0.000    31.885    iCPU/alu_inst/result0_carry__0_n_0
    SLICE_X93Y103        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    31.999 r  iCPU/alu_inst/result0_carry__1/CO[3]
                         net (fo=1, routed)           0.000    31.999    iCPU/alu_inst/result0_carry__1_n_0
    SLICE_X93Y104        CARRY4 (Prop_carry4_CI_O[0])
                                                      0.235    32.234 r  iCPU/alu_inst/result0_carry__2/O[0]
                         net (fo=34, routed)          1.379    33.614    iMEM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/addrb[10]
    RAMB36_X4Y20         RAMB36E1                                     r  iMEM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/ADDRBWRADDR[14]
  -------------------------------------------------------------------    -------------------

                         (clock clk180_clk_wiz_0 rise edge)
                                                     50.000    50.000 r  
    K17                  IBUF                         0.000    50.000 r  clk_125mhz_IBUF_inst/O
                         net (fo=2, routed)           1.162    51.162    iPLL/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -7.814    43.348 r  iPLL/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           2.012    45.360    iPLL/inst/clk180_clk_wiz_0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.091    45.451 r  iPLL/inst/clkout3_buf/O
                         net (fo=2, routed)           1.823    47.273    iMEM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/clkb
    RAMB36_X4Y20         RAMB36E1                                     r  iMEM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/CLKBWRCLK
                         clock pessimism              0.178    47.452    
                         clock uncertainty           -0.225    47.227    
    RAMB36_X4Y20         RAMB36E1 (Setup_ramb36e1_CLKBWRCLK_ADDRBWRADDR[14])
                                                     -0.741    46.486    iMEM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram
  -------------------------------------------------------------------
                         required time                         46.486    
                         arrival time                         -33.614    
  -------------------------------------------------------------------
                         slack                                 12.872    

Slack (MET) :             13.021ns  (required time - arrival time)
  Source:                 iMEM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/CLKARDCLK
                            (rising edge-triggered cell RAMB36E1 clocked by clk90_clk_wiz_0  {rise@25.000ns fall@75.000ns period=100.000ns})
  Destination:            iMEM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/ADDRBWRADDR[13]
                            (rising edge-triggered cell RAMB36E1 clocked by clk180_clk_wiz_0  {rise@50.000ns fall@100.000ns period=100.000ns})
  Path Group:             clk180_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            25.000ns  (clk180_clk_wiz_0 rise@50.000ns - clk90_clk_wiz_0 rise@25.000ns)
  Data Path Delay:        10.610ns  (logic 4.176ns (39.357%)  route 6.434ns (60.643%))
  Logic Levels:           8  (CARRY4=3 LUT2=1 LUT6=3 MUXF7=1)
  Clock Path Skew:        -0.396ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.727ns = ( 47.273 - 50.000 ) 
    Source Clock Delay      (SCD):    -2.153ns = ( 22.847 - 25.000 ) 
    Clock Pessimism Removal (CPR):    0.178ns
  Clock Uncertainty:      0.225ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.198ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk90_clk_wiz_0 rise edge)
                                                     25.000    25.000 r  
    K17                  IBUF                         0.000    25.000 r  clk_125mhz_IBUF_inst/O
                         net (fo=2, routed)           1.285    26.285    iPLL/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.759    18.526 r  iPLL/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           2.206    20.732    iPLL/inst/clk90_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.101    20.833 r  iPLL/inst/clkout2_buf/O
                         net (fo=2, routed)           2.014    22.847    iMEM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_init.ram/clka
    RAMB36_X4Y21         RAMB36E1                                     r  iMEM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB36_X4Y21         RAMB36E1 (Prop_ramb36e1_CLKARDCLK_DOADO[5])
                                                      2.454    25.301 r  iMEM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/DOADO[5]
                         net (fo=258, routed)         2.858    28.159    iCPU/regfile_inst/douta[21]
    SLICE_X108Y98        LUT6 (Prop_lut6_I2_O)        0.124    28.283 r  iCPU/regfile_inst/iMEM_i_389/O
                         net (fo=1, routed)           0.000    28.283    iCPU/regfile_inst/iMEM_i_389_n_0
    SLICE_X108Y98        MUXF7 (Prop_muxf7_I0_O)      0.209    28.492 r  iCPU/regfile_inst/iMEM_i_148/O
                         net (fo=1, routed)           0.908    29.401    iCPU/regfile_inst/iMEM_i_148_n_0
    SLICE_X102Y98        LUT6 (Prop_lut6_I1_O)        0.297    29.698 r  iCPU/regfile_inst/iMEM_i_30/O
                         net (fo=9, routed)           0.767    30.464    iCPU/regfile_inst/dinb[3]
    SLICE_X92Y101        LUT6 (Prop_lut6_I2_O)        0.124    30.588 r  iCPU/regfile_inst/result0_carry_i_22/O
                         net (fo=1, routed)           0.658    31.246    iCPU/regfile_inst/alusrc2[3]
    SLICE_X93Y101        LUT2 (Prop_lut2_I1_O)        0.124    31.370 r  iCPU/regfile_inst/result0_carry_i_5/O
                         net (fo=1, routed)           0.000    31.370    iCPU/alu_inst/S[3]
    SLICE_X93Y101        CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401    31.771 r  iCPU/alu_inst/result0_carry/CO[3]
                         net (fo=1, routed)           0.000    31.771    iCPU/alu_inst/result0_carry_n_0
    SLICE_X93Y102        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    31.885 r  iCPU/alu_inst/result0_carry__0/CO[3]
                         net (fo=1, routed)           0.000    31.885    iCPU/alu_inst/result0_carry__0_n_0
    SLICE_X93Y103        CARRY4 (Prop_carry4_CI_O[3])
                                                      0.329    32.214 r  iCPU/alu_inst/result0_carry__1/O[3]
                         net (fo=37, routed)          1.244    33.458    iMEM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/addrb[9]
    RAMB36_X4Y20         RAMB36E1                                     r  iMEM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/ADDRBWRADDR[13]
  -------------------------------------------------------------------    -------------------

                         (clock clk180_clk_wiz_0 rise edge)
                                                     50.000    50.000 r  
    K17                  IBUF                         0.000    50.000 r  clk_125mhz_IBUF_inst/O
                         net (fo=2, routed)           1.162    51.162    iPLL/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -7.814    43.348 r  iPLL/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           2.012    45.360    iPLL/inst/clk180_clk_wiz_0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.091    45.451 r  iPLL/inst/clkout3_buf/O
                         net (fo=2, routed)           1.823    47.273    iMEM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/clkb
    RAMB36_X4Y20         RAMB36E1                                     r  iMEM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/CLKBWRCLK
                         clock pessimism              0.178    47.452    
                         clock uncertainty           -0.225    47.227    
    RAMB36_X4Y20         RAMB36E1 (Setup_ramb36e1_CLKBWRCLK_ADDRBWRADDR[13])
                                                     -0.748    46.479    iMEM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram
  -------------------------------------------------------------------
                         required time                         46.479    
                         arrival time                         -33.458    
  -------------------------------------------------------------------
                         slack                                 13.021    

Slack (MET) :             13.147ns  (required time - arrival time)
  Source:                 iMEM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/CLKARDCLK
                            (rising edge-triggered cell RAMB36E1 clocked by clk90_clk_wiz_0  {rise@25.000ns fall@75.000ns period=100.000ns})
  Destination:            iMEM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/ADDRBWRADDR[11]
                            (rising edge-triggered cell RAMB36E1 clocked by clk180_clk_wiz_0  {rise@50.000ns fall@100.000ns period=100.000ns})
  Path Group:             clk180_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            25.000ns  (clk180_clk_wiz_0 rise@50.000ns - clk90_clk_wiz_0 rise@25.000ns)
  Data Path Delay:        10.487ns  (logic 4.195ns (40.000%)  route 6.292ns (60.000%))
  Logic Levels:           8  (CARRY4=3 LUT2=1 LUT6=3 MUXF7=1)
  Clock Path Skew:        -0.396ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.727ns = ( 47.273 - 50.000 ) 
    Source Clock Delay      (SCD):    -2.153ns = ( 22.847 - 25.000 ) 
    Clock Pessimism Removal (CPR):    0.178ns
  Clock Uncertainty:      0.225ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.198ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk90_clk_wiz_0 rise edge)
                                                     25.000    25.000 r  
    K17                  IBUF                         0.000    25.000 r  clk_125mhz_IBUF_inst/O
                         net (fo=2, routed)           1.285    26.285    iPLL/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.759    18.526 r  iPLL/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           2.206    20.732    iPLL/inst/clk90_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.101    20.833 r  iPLL/inst/clkout2_buf/O
                         net (fo=2, routed)           2.014    22.847    iMEM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_init.ram/clka
    RAMB36_X4Y21         RAMB36E1                                     r  iMEM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB36_X4Y21         RAMB36E1 (Prop_ramb36e1_CLKARDCLK_DOADO[5])
                                                      2.454    25.301 r  iMEM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/DOADO[5]
                         net (fo=258, routed)         2.858    28.159    iCPU/regfile_inst/douta[21]
    SLICE_X108Y98        LUT6 (Prop_lut6_I2_O)        0.124    28.283 r  iCPU/regfile_inst/iMEM_i_389/O
                         net (fo=1, routed)           0.000    28.283    iCPU/regfile_inst/iMEM_i_389_n_0
    SLICE_X108Y98        MUXF7 (Prop_muxf7_I0_O)      0.209    28.492 r  iCPU/regfile_inst/iMEM_i_148/O
                         net (fo=1, routed)           0.908    29.401    iCPU/regfile_inst/iMEM_i_148_n_0
    SLICE_X102Y98        LUT6 (Prop_lut6_I1_O)        0.297    29.698 r  iCPU/regfile_inst/iMEM_i_30/O
                         net (fo=9, routed)           0.767    30.464    iCPU/regfile_inst/dinb[3]
    SLICE_X92Y101        LUT6 (Prop_lut6_I2_O)        0.124    30.588 r  iCPU/regfile_inst/result0_carry_i_22/O
                         net (fo=1, routed)           0.658    31.246    iCPU/regfile_inst/alusrc2[3]
    SLICE_X93Y101        LUT2 (Prop_lut2_I1_O)        0.124    31.370 r  iCPU/regfile_inst/result0_carry_i_5/O
                         net (fo=1, routed)           0.000    31.370    iCPU/alu_inst/S[3]
    SLICE_X93Y101        CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401    31.771 r  iCPU/alu_inst/result0_carry/CO[3]
                         net (fo=1, routed)           0.000    31.771    iCPU/alu_inst/result0_carry_n_0
    SLICE_X93Y102        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    31.885 r  iCPU/alu_inst/result0_carry__0/CO[3]
                         net (fo=1, routed)           0.000    31.885    iCPU/alu_inst/result0_carry__0_n_0
    SLICE_X93Y103        CARRY4 (Prop_carry4_CI_O[1])
                                                      0.348    32.233 r  iCPU/alu_inst/result0_carry__1/O[1]
                         net (fo=37, routed)          1.102    33.335    iMEM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/addrb[7]
    RAMB36_X4Y20         RAMB36E1                                     r  iMEM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/ADDRBWRADDR[11]
  -------------------------------------------------------------------    -------------------

                         (clock clk180_clk_wiz_0 rise edge)
                                                     50.000    50.000 r  
    K17                  IBUF                         0.000    50.000 r  clk_125mhz_IBUF_inst/O
                         net (fo=2, routed)           1.162    51.162    iPLL/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -7.814    43.348 r  iPLL/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           2.012    45.360    iPLL/inst/clk180_clk_wiz_0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.091    45.451 r  iPLL/inst/clkout3_buf/O
                         net (fo=2, routed)           1.823    47.273    iMEM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/clkb
    RAMB36_X4Y20         RAMB36E1                                     r  iMEM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/CLKBWRCLK
                         clock pessimism              0.178    47.452    
                         clock uncertainty           -0.225    47.227    
    RAMB36_X4Y20         RAMB36E1 (Setup_ramb36e1_CLKBWRCLK_ADDRBWRADDR[11])
                                                     -0.745    46.482    iMEM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram
  -------------------------------------------------------------------
                         required time                         46.482    
                         arrival time                         -33.335    
  -------------------------------------------------------------------
                         slack                                 13.147    

Slack (MET) :             13.157ns  (required time - arrival time)
  Source:                 iMEM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/CLKARDCLK
                            (rising edge-triggered cell RAMB36E1 clocked by clk90_clk_wiz_0  {rise@25.000ns fall@75.000ns period=100.000ns})
  Destination:            iMEM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/ADDRBWRADDR[8]
                            (rising edge-triggered cell RAMB36E1 clocked by clk180_clk_wiz_0  {rise@50.000ns fall@100.000ns period=100.000ns})
  Path Group:             clk180_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            25.000ns  (clk180_clk_wiz_0 rise@50.000ns - clk90_clk_wiz_0 rise@25.000ns)
  Data Path Delay:        10.477ns  (logic 3.989ns (38.073%)  route 6.488ns (61.927%))
  Logic Levels:           7  (CARRY4=2 LUT2=1 LUT6=3 MUXF7=1)
  Clock Path Skew:        -0.397ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.728ns = ( 47.272 - 50.000 ) 
    Source Clock Delay      (SCD):    -2.153ns = ( 22.847 - 25.000 ) 
    Clock Pessimism Removal (CPR):    0.178ns
  Clock Uncertainty:      0.225ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.198ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk90_clk_wiz_0 rise edge)
                                                     25.000    25.000 r  
    K17                  IBUF                         0.000    25.000 r  clk_125mhz_IBUF_inst/O
                         net (fo=2, routed)           1.285    26.285    iPLL/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.759    18.526 r  iPLL/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           2.206    20.732    iPLL/inst/clk90_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.101    20.833 r  iPLL/inst/clkout2_buf/O
                         net (fo=2, routed)           2.014    22.847    iMEM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_init.ram/clka
    RAMB36_X4Y21         RAMB36E1                                     r  iMEM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB36_X4Y21         RAMB36E1 (Prop_ramb36e1_CLKARDCLK_DOADO[5])
                                                      2.454    25.301 r  iMEM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/DOADO[5]
                         net (fo=258, routed)         2.858    28.159    iCPU/regfile_inst/douta[21]
    SLICE_X108Y98        LUT6 (Prop_lut6_I2_O)        0.124    28.283 r  iCPU/regfile_inst/iMEM_i_389/O
                         net (fo=1, routed)           0.000    28.283    iCPU/regfile_inst/iMEM_i_389_n_0
    SLICE_X108Y98        MUXF7 (Prop_muxf7_I0_O)      0.209    28.492 r  iCPU/regfile_inst/iMEM_i_148/O
                         net (fo=1, routed)           0.908    29.401    iCPU/regfile_inst/iMEM_i_148_n_0
    SLICE_X102Y98        LUT6 (Prop_lut6_I1_O)        0.297    29.698 r  iCPU/regfile_inst/iMEM_i_30/O
                         net (fo=9, routed)           0.767    30.464    iCPU/regfile_inst/dinb[3]
    SLICE_X92Y101        LUT6 (Prop_lut6_I2_O)        0.124    30.588 r  iCPU/regfile_inst/result0_carry_i_22/O
                         net (fo=1, routed)           0.658    31.246    iCPU/regfile_inst/alusrc2[3]
    SLICE_X93Y101        LUT2 (Prop_lut2_I1_O)        0.124    31.370 r  iCPU/regfile_inst/result0_carry_i_5/O
                         net (fo=1, routed)           0.000    31.370    iCPU/alu_inst/S[3]
    SLICE_X93Y101        CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401    31.771 r  iCPU/alu_inst/result0_carry/CO[3]
                         net (fo=1, routed)           0.000    31.771    iCPU/alu_inst/result0_carry_n_0
    SLICE_X93Y102        CARRY4 (Prop_carry4_CI_O[2])
                                                      0.256    32.027 r  iCPU/alu_inst/result0_carry__0/O[2]
                         net (fo=37, routed)          1.297    33.325    iMEM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_init.ram/addrb[4]
    RAMB36_X4Y21         RAMB36E1                                     r  iMEM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/ADDRBWRADDR[8]
  -------------------------------------------------------------------    -------------------

                         (clock clk180_clk_wiz_0 rise edge)
                                                     50.000    50.000 r  
    K17                  IBUF                         0.000    50.000 r  clk_125mhz_IBUF_inst/O
                         net (fo=2, routed)           1.162    51.162    iPLL/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -7.814    43.348 r  iPLL/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           2.012    45.360    iPLL/inst/clk180_clk_wiz_0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.091    45.451 r  iPLL/inst/clkout3_buf/O
                         net (fo=2, routed)           1.822    47.272    iMEM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_init.ram/clkb
    RAMB36_X4Y21         RAMB36E1                                     r  iMEM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/CLKBWRCLK
                         clock pessimism              0.178    47.451    
                         clock uncertainty           -0.225    47.226    
    RAMB36_X4Y21         RAMB36E1 (Setup_ramb36e1_CLKBWRCLK_ADDRBWRADDR[8])
                                                     -0.744    46.482    iMEM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram
  -------------------------------------------------------------------
                         required time                         46.482    
                         arrival time                         -33.325    
  -------------------------------------------------------------------
                         slack                                 13.157    

Slack (MET) :             13.203ns  (required time - arrival time)
  Source:                 iMEM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/CLKARDCLK
                            (rising edge-triggered cell RAMB36E1 clocked by clk90_clk_wiz_0  {rise@25.000ns fall@75.000ns period=100.000ns})
  Destination:            iMEM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/ADDRBWRADDR[9]
                            (rising edge-triggered cell RAMB36E1 clocked by clk180_clk_wiz_0  {rise@50.000ns fall@100.000ns period=100.000ns})
  Path Group:             clk180_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            25.000ns  (clk180_clk_wiz_0 rise@50.000ns - clk90_clk_wiz_0 rise@25.000ns)
  Data Path Delay:        10.427ns  (logic 4.062ns (38.955%)  route 6.365ns (61.045%))
  Logic Levels:           7  (CARRY4=2 LUT2=1 LUT6=3 MUXF7=1)
  Clock Path Skew:        -0.397ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.728ns = ( 47.272 - 50.000 ) 
    Source Clock Delay      (SCD):    -2.153ns = ( 22.847 - 25.000 ) 
    Clock Pessimism Removal (CPR):    0.178ns
  Clock Uncertainty:      0.225ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.198ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk90_clk_wiz_0 rise edge)
                                                     25.000    25.000 r  
    K17                  IBUF                         0.000    25.000 r  clk_125mhz_IBUF_inst/O
                         net (fo=2, routed)           1.285    26.285    iPLL/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.759    18.526 r  iPLL/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           2.206    20.732    iPLL/inst/clk90_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.101    20.833 r  iPLL/inst/clkout2_buf/O
                         net (fo=2, routed)           2.014    22.847    iMEM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_init.ram/clka
    RAMB36_X4Y21         RAMB36E1                                     r  iMEM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB36_X4Y21         RAMB36E1 (Prop_ramb36e1_CLKARDCLK_DOADO[5])
                                                      2.454    25.301 r  iMEM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/DOADO[5]
                         net (fo=258, routed)         2.858    28.159    iCPU/regfile_inst/douta[21]
    SLICE_X108Y98        LUT6 (Prop_lut6_I2_O)        0.124    28.283 r  iCPU/regfile_inst/iMEM_i_389/O
                         net (fo=1, routed)           0.000    28.283    iCPU/regfile_inst/iMEM_i_389_n_0
    SLICE_X108Y98        MUXF7 (Prop_muxf7_I0_O)      0.209    28.492 r  iCPU/regfile_inst/iMEM_i_148/O
                         net (fo=1, routed)           0.908    29.401    iCPU/regfile_inst/iMEM_i_148_n_0
    SLICE_X102Y98        LUT6 (Prop_lut6_I1_O)        0.297    29.698 r  iCPU/regfile_inst/iMEM_i_30/O
                         net (fo=9, routed)           0.767    30.464    iCPU/regfile_inst/dinb[3]
    SLICE_X92Y101        LUT6 (Prop_lut6_I2_O)        0.124    30.588 r  iCPU/regfile_inst/result0_carry_i_22/O
                         net (fo=1, routed)           0.658    31.246    iCPU/regfile_inst/alusrc2[3]
    SLICE_X93Y101        LUT2 (Prop_lut2_I1_O)        0.124    31.370 r  iCPU/regfile_inst/result0_carry_i_5/O
                         net (fo=1, routed)           0.000    31.370    iCPU/alu_inst/S[3]
    SLICE_X93Y101        CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401    31.771 r  iCPU/alu_inst/result0_carry/CO[3]
                         net (fo=1, routed)           0.000    31.771    iCPU/alu_inst/result0_carry_n_0
    SLICE_X93Y102        CARRY4 (Prop_carry4_CI_O[3])
                                                      0.329    32.100 r  iCPU/alu_inst/result0_carry__0/O[3]
                         net (fo=37, routed)          1.175    33.275    iMEM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_init.ram/addrb[5]
    RAMB36_X4Y21         RAMB36E1                                     r  iMEM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/ADDRBWRADDR[9]
  -------------------------------------------------------------------    -------------------

                         (clock clk180_clk_wiz_0 rise edge)
                                                     50.000    50.000 r  
    K17                  IBUF                         0.000    50.000 r  clk_125mhz_IBUF_inst/O
                         net (fo=2, routed)           1.162    51.162    iPLL/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -7.814    43.348 r  iPLL/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           2.012    45.360    iPLL/inst/clk180_clk_wiz_0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.091    45.451 r  iPLL/inst/clkout3_buf/O
                         net (fo=2, routed)           1.822    47.272    iMEM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_init.ram/clkb
    RAMB36_X4Y21         RAMB36E1                                     r  iMEM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/CLKBWRCLK
                         clock pessimism              0.178    47.451    
                         clock uncertainty           -0.225    47.226    
    RAMB36_X4Y21         RAMB36E1 (Setup_ramb36e1_CLKBWRCLK_ADDRBWRADDR[9])
                                                     -0.748    46.478    iMEM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram
  -------------------------------------------------------------------
                         required time                         46.478    
                         arrival time                         -33.275    
  -------------------------------------------------------------------
                         slack                                 13.203    

Slack (MET) :             13.209ns  (required time - arrival time)
  Source:                 iMEM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/CLKARDCLK
                            (rising edge-triggered cell RAMB36E1 clocked by clk90_clk_wiz_0  {rise@25.000ns fall@75.000ns period=100.000ns})
  Destination:            iMEM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/ADDRBWRADDR[14]
                            (rising edge-triggered cell RAMB36E1 clocked by clk180_clk_wiz_0  {rise@50.000ns fall@100.000ns period=100.000ns})
  Path Group:             clk180_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            25.000ns  (clk180_clk_wiz_0 rise@50.000ns - clk90_clk_wiz_0 rise@25.000ns)
  Data Path Delay:        10.428ns  (logic 4.196ns (40.237%)  route 6.232ns (59.763%))
  Logic Levels:           9  (CARRY4=4 LUT2=1 LUT6=3 MUXF7=1)
  Clock Path Skew:        -0.397ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.728ns = ( 47.272 - 50.000 ) 
    Source Clock Delay      (SCD):    -2.153ns = ( 22.847 - 25.000 ) 
    Clock Pessimism Removal (CPR):    0.178ns
  Clock Uncertainty:      0.225ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.198ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk90_clk_wiz_0 rise edge)
                                                     25.000    25.000 r  
    K17                  IBUF                         0.000    25.000 r  clk_125mhz_IBUF_inst/O
                         net (fo=2, routed)           1.285    26.285    iPLL/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.759    18.526 r  iPLL/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           2.206    20.732    iPLL/inst/clk90_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.101    20.833 r  iPLL/inst/clkout2_buf/O
                         net (fo=2, routed)           2.014    22.847    iMEM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_init.ram/clka
    RAMB36_X4Y21         RAMB36E1                                     r  iMEM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB36_X4Y21         RAMB36E1 (Prop_ramb36e1_CLKARDCLK_DOADO[5])
                                                      2.454    25.301 r  iMEM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/DOADO[5]
                         net (fo=258, routed)         2.858    28.159    iCPU/regfile_inst/douta[21]
    SLICE_X108Y98        LUT6 (Prop_lut6_I2_O)        0.124    28.283 r  iCPU/regfile_inst/iMEM_i_389/O
                         net (fo=1, routed)           0.000    28.283    iCPU/regfile_inst/iMEM_i_389_n_0
    SLICE_X108Y98        MUXF7 (Prop_muxf7_I0_O)      0.209    28.492 r  iCPU/regfile_inst/iMEM_i_148/O
                         net (fo=1, routed)           0.908    29.401    iCPU/regfile_inst/iMEM_i_148_n_0
    SLICE_X102Y98        LUT6 (Prop_lut6_I1_O)        0.297    29.698 r  iCPU/regfile_inst/iMEM_i_30/O
                         net (fo=9, routed)           0.767    30.464    iCPU/regfile_inst/dinb[3]
    SLICE_X92Y101        LUT6 (Prop_lut6_I2_O)        0.124    30.588 r  iCPU/regfile_inst/result0_carry_i_22/O
                         net (fo=1, routed)           0.658    31.246    iCPU/regfile_inst/alusrc2[3]
    SLICE_X93Y101        LUT2 (Prop_lut2_I1_O)        0.124    31.370 r  iCPU/regfile_inst/result0_carry_i_5/O
                         net (fo=1, routed)           0.000    31.370    iCPU/alu_inst/S[3]
    SLICE_X93Y101        CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401    31.771 r  iCPU/alu_inst/result0_carry/CO[3]
                         net (fo=1, routed)           0.000    31.771    iCPU/alu_inst/result0_carry_n_0
    SLICE_X93Y102        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    31.885 r  iCPU/alu_inst/result0_carry__0/CO[3]
                         net (fo=1, routed)           0.000    31.885    iCPU/alu_inst/result0_carry__0_n_0
    SLICE_X93Y103        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    31.999 r  iCPU/alu_inst/result0_carry__1/CO[3]
                         net (fo=1, routed)           0.000    31.999    iCPU/alu_inst/result0_carry__1_n_0
    SLICE_X93Y104        CARRY4 (Prop_carry4_CI_O[0])
                                                      0.235    32.234 r  iCPU/alu_inst/result0_carry__2/O[0]
                         net (fo=34, routed)          1.041    33.276    iMEM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_init.ram/addrb[10]
    RAMB36_X4Y21         RAMB36E1                                     r  iMEM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/ADDRBWRADDR[14]
  -------------------------------------------------------------------    -------------------

                         (clock clk180_clk_wiz_0 rise edge)
                                                     50.000    50.000 r  
    K17                  IBUF                         0.000    50.000 r  clk_125mhz_IBUF_inst/O
                         net (fo=2, routed)           1.162    51.162    iPLL/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -7.814    43.348 r  iPLL/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           2.012    45.360    iPLL/inst/clk180_clk_wiz_0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.091    45.451 r  iPLL/inst/clkout3_buf/O
                         net (fo=2, routed)           1.822    47.272    iMEM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_init.ram/clkb
    RAMB36_X4Y21         RAMB36E1                                     r  iMEM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/CLKBWRCLK
                         clock pessimism              0.178    47.451    
                         clock uncertainty           -0.225    47.226    
    RAMB36_X4Y21         RAMB36E1 (Setup_ramb36e1_CLKBWRCLK_ADDRBWRADDR[14])
                                                     -0.741    46.485    iMEM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram
  -------------------------------------------------------------------
                         required time                         46.485    
                         arrival time                         -33.276    
  -------------------------------------------------------------------
                         slack                                 13.209    

Slack (MET) :             13.254ns  (required time - arrival time)
  Source:                 iMEM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/CLKARDCLK
                            (rising edge-triggered cell RAMB36E1 clocked by clk90_clk_wiz_0  {rise@25.000ns fall@75.000ns period=100.000ns})
  Destination:            iMEM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/ADDRBWRADDR[10]
                            (rising edge-triggered cell RAMB36E1 clocked by clk180_clk_wiz_0  {rise@50.000ns fall@100.000ns period=100.000ns})
  Path Group:             clk180_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            25.000ns  (clk180_clk_wiz_0 rise@50.000ns - clk90_clk_wiz_0 rise@25.000ns)
  Data Path Delay:        10.383ns  (logic 4.082ns (39.313%)  route 6.301ns (60.687%))
  Logic Levels:           8  (CARRY4=3 LUT2=1 LUT6=3 MUXF7=1)
  Clock Path Skew:        -0.397ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.728ns = ( 47.272 - 50.000 ) 
    Source Clock Delay      (SCD):    -2.153ns = ( 22.847 - 25.000 ) 
    Clock Pessimism Removal (CPR):    0.178ns
  Clock Uncertainty:      0.225ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.198ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk90_clk_wiz_0 rise edge)
                                                     25.000    25.000 r  
    K17                  IBUF                         0.000    25.000 r  clk_125mhz_IBUF_inst/O
                         net (fo=2, routed)           1.285    26.285    iPLL/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.759    18.526 r  iPLL/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           2.206    20.732    iPLL/inst/clk90_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.101    20.833 r  iPLL/inst/clkout2_buf/O
                         net (fo=2, routed)           2.014    22.847    iMEM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_init.ram/clka
    RAMB36_X4Y21         RAMB36E1                                     r  iMEM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB36_X4Y21         RAMB36E1 (Prop_ramb36e1_CLKARDCLK_DOADO[5])
                                                      2.454    25.301 r  iMEM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/DOADO[5]
                         net (fo=258, routed)         2.858    28.159    iCPU/regfile_inst/douta[21]
    SLICE_X108Y98        LUT6 (Prop_lut6_I2_O)        0.124    28.283 r  iCPU/regfile_inst/iMEM_i_389/O
                         net (fo=1, routed)           0.000    28.283    iCPU/regfile_inst/iMEM_i_389_n_0
    SLICE_X108Y98        MUXF7 (Prop_muxf7_I0_O)      0.209    28.492 r  iCPU/regfile_inst/iMEM_i_148/O
                         net (fo=1, routed)           0.908    29.401    iCPU/regfile_inst/iMEM_i_148_n_0
    SLICE_X102Y98        LUT6 (Prop_lut6_I1_O)        0.297    29.698 r  iCPU/regfile_inst/iMEM_i_30/O
                         net (fo=9, routed)           0.767    30.464    iCPU/regfile_inst/dinb[3]
    SLICE_X92Y101        LUT6 (Prop_lut6_I2_O)        0.124    30.588 r  iCPU/regfile_inst/result0_carry_i_22/O
                         net (fo=1, routed)           0.658    31.246    iCPU/regfile_inst/alusrc2[3]
    SLICE_X93Y101        LUT2 (Prop_lut2_I1_O)        0.124    31.370 r  iCPU/regfile_inst/result0_carry_i_5/O
                         net (fo=1, routed)           0.000    31.370    iCPU/alu_inst/S[3]
    SLICE_X93Y101        CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401    31.771 r  iCPU/alu_inst/result0_carry/CO[3]
                         net (fo=1, routed)           0.000    31.771    iCPU/alu_inst/result0_carry_n_0
    SLICE_X93Y102        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    31.885 r  iCPU/alu_inst/result0_carry__0/CO[3]
                         net (fo=1, routed)           0.000    31.885    iCPU/alu_inst/result0_carry__0_n_0
    SLICE_X93Y103        CARRY4 (Prop_carry4_CI_O[0])
                                                      0.235    32.120 r  iCPU/alu_inst/result0_carry__1/O[0]
                         net (fo=37, routed)          1.111    33.231    iMEM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_init.ram/addrb[6]
    RAMB36_X4Y21         RAMB36E1                                     r  iMEM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/ADDRBWRADDR[10]
  -------------------------------------------------------------------    -------------------

                         (clock clk180_clk_wiz_0 rise edge)
                                                     50.000    50.000 r  
    K17                  IBUF                         0.000    50.000 r  clk_125mhz_IBUF_inst/O
                         net (fo=2, routed)           1.162    51.162    iPLL/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -7.814    43.348 r  iPLL/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           2.012    45.360    iPLL/inst/clk180_clk_wiz_0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.091    45.451 r  iPLL/inst/clkout3_buf/O
                         net (fo=2, routed)           1.822    47.272    iMEM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_init.ram/clkb
    RAMB36_X4Y21         RAMB36E1                                     r  iMEM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/CLKBWRCLK
                         clock pessimism              0.178    47.451    
                         clock uncertainty           -0.225    47.226    
    RAMB36_X4Y21         RAMB36E1 (Setup_ramb36e1_CLKBWRCLK_ADDRBWRADDR[10])
                                                     -0.741    46.485    iMEM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram
  -------------------------------------------------------------------
                         required time                         46.485    
                         arrival time                         -33.231    
  -------------------------------------------------------------------
                         slack                                 13.254    

Slack (MET) :             13.351ns  (required time - arrival time)
  Source:                 iMEM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/CLKARDCLK
                            (rising edge-triggered cell RAMB36E1 clocked by clk90_clk_wiz_0  {rise@25.000ns fall@75.000ns period=100.000ns})
  Destination:            iMEM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/ADDRBWRADDR[7]
                            (rising edge-triggered cell RAMB36E1 clocked by clk180_clk_wiz_0  {rise@50.000ns fall@100.000ns period=100.000ns})
  Path Group:             clk180_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            25.000ns  (clk180_clk_wiz_0 rise@50.000ns - clk90_clk_wiz_0 rise@25.000ns)
  Data Path Delay:        10.282ns  (logic 4.081ns (39.690%)  route 6.201ns (60.310%))
  Logic Levels:           7  (CARRY4=2 LUT2=1 LUT6=3 MUXF7=1)
  Clock Path Skew:        -0.397ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.728ns = ( 47.272 - 50.000 ) 
    Source Clock Delay      (SCD):    -2.153ns = ( 22.847 - 25.000 ) 
    Clock Pessimism Removal (CPR):    0.178ns
  Clock Uncertainty:      0.225ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.198ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk90_clk_wiz_0 rise edge)
                                                     25.000    25.000 r  
    K17                  IBUF                         0.000    25.000 r  clk_125mhz_IBUF_inst/O
                         net (fo=2, routed)           1.285    26.285    iPLL/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.759    18.526 r  iPLL/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           2.206    20.732    iPLL/inst/clk90_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.101    20.833 r  iPLL/inst/clkout2_buf/O
                         net (fo=2, routed)           2.014    22.847    iMEM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_init.ram/clka
    RAMB36_X4Y21         RAMB36E1                                     r  iMEM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB36_X4Y21         RAMB36E1 (Prop_ramb36e1_CLKARDCLK_DOADO[5])
                                                      2.454    25.301 r  iMEM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/DOADO[5]
                         net (fo=258, routed)         2.858    28.159    iCPU/regfile_inst/douta[21]
    SLICE_X108Y98        LUT6 (Prop_lut6_I2_O)        0.124    28.283 r  iCPU/regfile_inst/iMEM_i_389/O
                         net (fo=1, routed)           0.000    28.283    iCPU/regfile_inst/iMEM_i_389_n_0
    SLICE_X108Y98        MUXF7 (Prop_muxf7_I0_O)      0.209    28.492 r  iCPU/regfile_inst/iMEM_i_148/O
                         net (fo=1, routed)           0.908    29.401    iCPU/regfile_inst/iMEM_i_148_n_0
    SLICE_X102Y98        LUT6 (Prop_lut6_I1_O)        0.297    29.698 r  iCPU/regfile_inst/iMEM_i_30/O
                         net (fo=9, routed)           0.767    30.464    iCPU/regfile_inst/dinb[3]
    SLICE_X92Y101        LUT6 (Prop_lut6_I2_O)        0.124    30.588 r  iCPU/regfile_inst/result0_carry_i_22/O
                         net (fo=1, routed)           0.658    31.246    iCPU/regfile_inst/alusrc2[3]
    SLICE_X93Y101        LUT2 (Prop_lut2_I1_O)        0.124    31.370 r  iCPU/regfile_inst/result0_carry_i_5/O
                         net (fo=1, routed)           0.000    31.370    iCPU/alu_inst/S[3]
    SLICE_X93Y101        CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401    31.771 r  iCPU/alu_inst/result0_carry/CO[3]
                         net (fo=1, routed)           0.000    31.771    iCPU/alu_inst/result0_carry_n_0
    SLICE_X93Y102        CARRY4 (Prop_carry4_CI_O[1])
                                                      0.348    32.119 r  iCPU/alu_inst/result0_carry__0/O[1]
                         net (fo=37, routed)          1.010    33.130    iMEM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_init.ram/addrb[3]
    RAMB36_X4Y21         RAMB36E1                                     r  iMEM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/ADDRBWRADDR[7]
  -------------------------------------------------------------------    -------------------

                         (clock clk180_clk_wiz_0 rise edge)
                                                     50.000    50.000 r  
    K17                  IBUF                         0.000    50.000 r  clk_125mhz_IBUF_inst/O
                         net (fo=2, routed)           1.162    51.162    iPLL/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -7.814    43.348 r  iPLL/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           2.012    45.360    iPLL/inst/clk180_clk_wiz_0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.091    45.451 r  iPLL/inst/clkout3_buf/O
                         net (fo=2, routed)           1.822    47.272    iMEM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_init.ram/clkb
    RAMB36_X4Y21         RAMB36E1                                     r  iMEM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/CLKBWRCLK
                         clock pessimism              0.178    47.451    
                         clock uncertainty           -0.225    47.226    
    RAMB36_X4Y21         RAMB36E1 (Setup_ramb36e1_CLKBWRCLK_ADDRBWRADDR[7])
                                                     -0.745    46.481    iMEM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram
  -------------------------------------------------------------------
                         required time                         46.481    
                         arrival time                         -33.130    
  -------------------------------------------------------------------
                         slack                                 13.351    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             75.308ns  (arrival time - required time)
  Source:                 iMEM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/CLKARDCLK
                            (rising edge-triggered cell RAMB36E1 clocked by clk90_clk_wiz_0  {rise@25.000ns fall@75.000ns period=100.000ns})
  Destination:            iMEM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/DIBDI[2]
                            (rising edge-triggered cell RAMB36E1 clocked by clk180_clk_wiz_0  {rise@50.000ns fall@100.000ns period=100.000ns})
  Path Group:             clk180_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            -75.000ns  (clk180_clk_wiz_0 rise@50.000ns - clk90_clk_wiz_0 rise@125.000ns)
  Data Path Delay:        1.163ns  (logic 0.630ns (54.184%)  route 0.533ns (45.816%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.333ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -1.142ns = ( 48.858 - 50.000 ) 
    Source Clock Delay      (SCD):    -0.720ns = ( 124.280 - 125.000 ) 
    Clock Pessimism Removal (CPR):    -0.755ns
  Clock Uncertainty:      0.225ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.198ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk90_clk_wiz_0 rise edge)
                                                    125.000   125.000 r  
    K17                  IBUF                         0.000   125.000 r  clk_125mhz_IBUF_inst/O
                         net (fo=2, routed)           0.440   125.440    iPLL/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.613   122.828 r  iPLL/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.696   123.524    iPLL/inst/clk90_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026   123.550 r  iPLL/inst/clkout2_buf/O
                         net (fo=2, routed)           0.730   124.280    iMEM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_init.ram/clka
    RAMB36_X4Y21         RAMB36E1                                     r  iMEM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB36_X4Y21         RAMB36E1 (Prop_ramb36e1_CLKARDCLK_DOADO[8])
                                                      0.585   124.865 r  iMEM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/DOADO[8]
                         net (fo=34, routed)          0.415   125.280    iCPU/regfile_inst/douta[24]
    SLICE_X91Y105        LUT6 (Prop_lut6_I2_O)        0.045   125.325 r  iCPU/regfile_inst/iMEM_i_15/O
                         net (fo=2, routed)           0.117   125.442    iMEM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_init.ram/dinb[2]
    RAMB36_X4Y21         RAMB36E1                                     r  iMEM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/DIBDI[2]
  -------------------------------------------------------------------    -------------------

                         (clock clk180_clk_wiz_0 rise edge)
                                                     50.000    50.000 r  
    K17                  IBUF                         0.000    50.000 r  clk_125mhz_IBUF_inst/O
                         net (fo=2, routed)           0.480    50.480    iPLL/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.407    47.073 r  iPLL/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.752    47.825    iPLL/inst/clk180_clk_wiz_0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.029    47.854 r  iPLL/inst/clkout3_buf/O
                         net (fo=2, routed)           1.004    48.858    iMEM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_init.ram/clkb
    RAMB36_X4Y21         RAMB36E1                                     r  iMEM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/CLKBWRCLK
                         clock pessimism              0.755    49.613    
                         clock uncertainty            0.225    49.838    
    RAMB36_X4Y21         RAMB36E1 (Hold_ramb36e1_CLKBWRCLK_DIBDI[2])
                                                      0.296    50.134    iMEM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram
  -------------------------------------------------------------------
                         required time                        -50.134    
                         arrival time                         125.442    
  -------------------------------------------------------------------
                         slack                                 75.308    

Slack (MET) :             75.385ns  (arrival time - required time)
  Source:                 iMEM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/CLKARDCLK
                            (rising edge-triggered cell RAMB36E1 clocked by clk90_clk_wiz_0  {rise@25.000ns fall@75.000ns period=100.000ns})
  Destination:            iMEM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/DIBDI[9]
                            (rising edge-triggered cell RAMB36E1 clocked by clk180_clk_wiz_0  {rise@50.000ns fall@100.000ns period=100.000ns})
  Path Group:             clk180_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            -75.000ns  (clk180_clk_wiz_0 rise@50.000ns - clk90_clk_wiz_0 rise@125.000ns)
  Data Path Delay:        1.239ns  (logic 0.630ns (50.848%)  route 0.609ns (49.152%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.333ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -1.142ns = ( 48.858 - 50.000 ) 
    Source Clock Delay      (SCD):    -0.720ns = ( 124.280 - 125.000 ) 
    Clock Pessimism Removal (CPR):    -0.755ns
  Clock Uncertainty:      0.225ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.198ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk90_clk_wiz_0 rise edge)
                                                    125.000   125.000 r  
    K17                  IBUF                         0.000   125.000 r  clk_125mhz_IBUF_inst/O
                         net (fo=2, routed)           0.440   125.440    iPLL/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.613   122.828 r  iPLL/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.696   123.524    iPLL/inst/clk90_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026   123.550 r  iPLL/inst/clkout2_buf/O
                         net (fo=2, routed)           0.730   124.280    iMEM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_init.ram/clka
    RAMB36_X4Y21         RAMB36E1                                     r  iMEM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB36_X4Y21         RAMB36E1 (Prop_ramb36e1_CLKARDCLK_DOADO[7])
                                                      0.585   124.865 r  iMEM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/DOADO[7]
                         net (fo=34, routed)          0.491   125.356    iCPU/regfile_inst/douta[23]
    SLICE_X91Y109        LUT6 (Prop_lut6_I4_O)        0.045   125.401 r  iCPU/regfile_inst/iMEM_i_8/O
                         net (fo=2, routed)           0.118   125.519    iMEM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_init.ram/dinb[9]
    RAMB36_X4Y21         RAMB36E1                                     r  iMEM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/DIBDI[9]
  -------------------------------------------------------------------    -------------------

                         (clock clk180_clk_wiz_0 rise edge)
                                                     50.000    50.000 r  
    K17                  IBUF                         0.000    50.000 r  clk_125mhz_IBUF_inst/O
                         net (fo=2, routed)           0.480    50.480    iPLL/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.407    47.073 r  iPLL/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.752    47.825    iPLL/inst/clk180_clk_wiz_0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.029    47.854 r  iPLL/inst/clkout3_buf/O
                         net (fo=2, routed)           1.004    48.858    iMEM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_init.ram/clkb
    RAMB36_X4Y21         RAMB36E1                                     r  iMEM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/CLKBWRCLK
                         clock pessimism              0.755    49.613    
                         clock uncertainty            0.225    49.838    
    RAMB36_X4Y21         RAMB36E1 (Hold_ramb36e1_CLKBWRCLK_DIBDI[9])
                                                      0.296    50.134    iMEM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram
  -------------------------------------------------------------------
                         required time                        -50.134    
                         arrival time                         125.519    
  -------------------------------------------------------------------
                         slack                                 75.385    

Slack (MET) :             75.481ns  (arrival time - required time)
  Source:                 iMEM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/CLKARDCLK
                            (rising edge-triggered cell RAMB36E1 clocked by clk90_clk_wiz_0  {rise@25.000ns fall@75.000ns period=100.000ns})
  Destination:            iMEM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/DIBDI[15]
                            (rising edge-triggered cell RAMB36E1 clocked by clk180_clk_wiz_0  {rise@50.000ns fall@100.000ns period=100.000ns})
  Path Group:             clk180_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            -75.000ns  (clk180_clk_wiz_0 rise@50.000ns - clk90_clk_wiz_0 rise@125.000ns)
  Data Path Delay:        1.336ns  (logic 0.630ns (47.166%)  route 0.706ns (52.834%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.333ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -1.142ns = ( 48.858 - 50.000 ) 
    Source Clock Delay      (SCD):    -0.720ns = ( 124.280 - 125.000 ) 
    Clock Pessimism Removal (CPR):    -0.755ns
  Clock Uncertainty:      0.225ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.198ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk90_clk_wiz_0 rise edge)
                                                    125.000   125.000 r  
    K17                  IBUF                         0.000   125.000 r  clk_125mhz_IBUF_inst/O
                         net (fo=2, routed)           0.440   125.440    iPLL/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.613   122.828 r  iPLL/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.696   123.524    iPLL/inst/clk90_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026   123.550 r  iPLL/inst/clkout2_buf/O
                         net (fo=2, routed)           0.730   124.280    iMEM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_init.ram/clka
    RAMB36_X4Y21         RAMB36E1                                     r  iMEM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB36_X4Y21         RAMB36E1 (Prop_ramb36e1_CLKARDCLK_DOADO[7])
                                                      0.585   124.865 r  iMEM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/DOADO[7]
                         net (fo=34, routed)          0.498   125.363    iCPU/regfile_inst/douta[23]
    SLICE_X97Y109        LUT6 (Prop_lut6_I4_O)        0.045   125.408 r  iCPU/regfile_inst/iMEM_i_2/O
                         net (fo=2, routed)           0.208   125.615    iMEM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_init.ram/dinb[15]
    RAMB36_X4Y21         RAMB36E1                                     r  iMEM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/DIBDI[15]
  -------------------------------------------------------------------    -------------------

                         (clock clk180_clk_wiz_0 rise edge)
                                                     50.000    50.000 r  
    K17                  IBUF                         0.000    50.000 r  clk_125mhz_IBUF_inst/O
                         net (fo=2, routed)           0.480    50.480    iPLL/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.407    47.073 r  iPLL/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.752    47.825    iPLL/inst/clk180_clk_wiz_0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.029    47.854 r  iPLL/inst/clkout3_buf/O
                         net (fo=2, routed)           1.004    48.858    iMEM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_init.ram/clkb
    RAMB36_X4Y21         RAMB36E1                                     r  iMEM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/CLKBWRCLK
                         clock pessimism              0.755    49.613    
                         clock uncertainty            0.225    49.838    
    RAMB36_X4Y21         RAMB36E1 (Hold_ramb36e1_CLKBWRCLK_DIBDI[15])
                                                      0.296    50.134    iMEM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram
  -------------------------------------------------------------------
                         required time                        -50.134    
                         arrival time                         125.615    
  -------------------------------------------------------------------
                         slack                                 75.481    

Slack (MET) :             75.509ns  (arrival time - required time)
  Source:                 iMEM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/CLKARDCLK
                            (rising edge-triggered cell RAMB36E1 clocked by clk90_clk_wiz_0  {rise@25.000ns fall@75.000ns period=100.000ns})
  Destination:            iMEM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/DIBDI[11]
                            (rising edge-triggered cell RAMB36E1 clocked by clk180_clk_wiz_0  {rise@50.000ns fall@100.000ns period=100.000ns})
  Path Group:             clk180_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            -75.000ns  (clk180_clk_wiz_0 rise@50.000ns - clk90_clk_wiz_0 rise@125.000ns)
  Data Path Delay:        1.364ns  (logic 0.630ns (46.192%)  route 0.734ns (53.808%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.333ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -1.142ns = ( 48.858 - 50.000 ) 
    Source Clock Delay      (SCD):    -0.720ns = ( 124.280 - 125.000 ) 
    Clock Pessimism Removal (CPR):    -0.755ns
  Clock Uncertainty:      0.225ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.198ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk90_clk_wiz_0 rise edge)
                                                    125.000   125.000 r  
    K17                  IBUF                         0.000   125.000 r  clk_125mhz_IBUF_inst/O
                         net (fo=2, routed)           0.440   125.440    iPLL/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.613   122.828 r  iPLL/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.696   123.524    iPLL/inst/clk90_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026   123.550 r  iPLL/inst/clkout2_buf/O
                         net (fo=2, routed)           0.730   124.280    iMEM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_init.ram/clka
    RAMB36_X4Y21         RAMB36E1                                     r  iMEM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB36_X4Y21         RAMB36E1 (Prop_ramb36e1_CLKARDCLK_DOADO[7])
                                                      0.585   124.865 r  iMEM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/DOADO[7]
                         net (fo=34, routed)          0.484   125.349    iCPU/regfile_inst/douta[23]
    SLICE_X93Y111        LUT6 (Prop_lut6_I4_O)        0.045   125.394 r  iCPU/regfile_inst/iMEM_i_6/O
                         net (fo=2, routed)           0.250   125.644    iMEM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_init.ram/dinb[11]
    RAMB36_X4Y21         RAMB36E1                                     r  iMEM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/DIBDI[11]
  -------------------------------------------------------------------    -------------------

                         (clock clk180_clk_wiz_0 rise edge)
                                                     50.000    50.000 r  
    K17                  IBUF                         0.000    50.000 r  clk_125mhz_IBUF_inst/O
                         net (fo=2, routed)           0.480    50.480    iPLL/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.407    47.073 r  iPLL/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.752    47.825    iPLL/inst/clk180_clk_wiz_0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.029    47.854 r  iPLL/inst/clkout3_buf/O
                         net (fo=2, routed)           1.004    48.858    iMEM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_init.ram/clkb
    RAMB36_X4Y21         RAMB36E1                                     r  iMEM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/CLKBWRCLK
                         clock pessimism              0.755    49.613    
                         clock uncertainty            0.225    49.838    
    RAMB36_X4Y21         RAMB36E1 (Hold_ramb36e1_CLKBWRCLK_DIBDI[11])
                                                      0.296    50.134    iMEM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram
  -------------------------------------------------------------------
                         required time                        -50.134    
                         arrival time                         125.644    
  -------------------------------------------------------------------
                         slack                                 75.509    

Slack (MET) :             75.531ns  (arrival time - required time)
  Source:                 iMEM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/CLKARDCLK
                            (rising edge-triggered cell RAMB36E1 clocked by clk90_clk_wiz_0  {rise@25.000ns fall@75.000ns period=100.000ns})
  Destination:            iMEM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/DIBDI[15]
                            (rising edge-triggered cell RAMB36E1 clocked by clk180_clk_wiz_0  {rise@50.000ns fall@100.000ns period=100.000ns})
  Path Group:             clk180_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            -75.000ns  (clk180_clk_wiz_0 rise@50.000ns - clk90_clk_wiz_0 rise@125.000ns)
  Data Path Delay:        1.386ns  (logic 0.630ns (45.450%)  route 0.756ns (54.550%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.334ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -1.141ns = ( 48.859 - 50.000 ) 
    Source Clock Delay      (SCD):    -0.720ns = ( 124.280 - 125.000 ) 
    Clock Pessimism Removal (CPR):    -0.755ns
  Clock Uncertainty:      0.225ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.198ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk90_clk_wiz_0 rise edge)
                                                    125.000   125.000 r  
    K17                  IBUF                         0.000   125.000 r  clk_125mhz_IBUF_inst/O
                         net (fo=2, routed)           0.440   125.440    iPLL/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.613   122.828 r  iPLL/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.696   123.524    iPLL/inst/clk90_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026   123.550 r  iPLL/inst/clkout2_buf/O
                         net (fo=2, routed)           0.730   124.280    iMEM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_init.ram/clka
    RAMB36_X4Y21         RAMB36E1                                     r  iMEM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB36_X4Y21         RAMB36E1 (Prop_ramb36e1_CLKARDCLK_DOADO[8])
                                                      0.585   124.865 r  iMEM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/DOADO[8]
                         net (fo=34, routed)          0.502   125.367    iCPU/regfile_inst/douta[24]
    SLICE_X94Y105        LUT6 (Prop_lut6_I2_O)        0.045   125.412 r  iCPU/regfile_inst/iMEM_i_18/O
                         net (fo=2, routed)           0.254   125.666    iMEM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/dinb[15]
    RAMB36_X4Y20         RAMB36E1                                     r  iMEM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/DIBDI[15]
  -------------------------------------------------------------------    -------------------

                         (clock clk180_clk_wiz_0 rise edge)
                                                     50.000    50.000 r  
    K17                  IBUF                         0.000    50.000 r  clk_125mhz_IBUF_inst/O
                         net (fo=2, routed)           0.480    50.480    iPLL/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.407    47.073 r  iPLL/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.752    47.825    iPLL/inst/clk180_clk_wiz_0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.029    47.854 r  iPLL/inst/clkout3_buf/O
                         net (fo=2, routed)           1.005    48.859    iMEM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/clkb
    RAMB36_X4Y20         RAMB36E1                                     r  iMEM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/CLKBWRCLK
                         clock pessimism              0.755    49.614    
                         clock uncertainty            0.225    49.839    
    RAMB36_X4Y20         RAMB36E1 (Hold_ramb36e1_CLKBWRCLK_DIBDI[15])
                                                      0.296    50.135    iMEM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram
  -------------------------------------------------------------------
                         required time                        -50.135    
                         arrival time                         125.666    
  -------------------------------------------------------------------
                         slack                                 75.531    

Slack (MET) :             75.553ns  (arrival time - required time)
  Source:                 iMEM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/CLKARDCLK
                            (rising edge-triggered cell RAMB36E1 clocked by clk90_clk_wiz_0  {rise@25.000ns fall@75.000ns period=100.000ns})
  Destination:            iMEM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/DIBDI[13]
                            (rising edge-triggered cell RAMB36E1 clocked by clk180_clk_wiz_0  {rise@50.000ns fall@100.000ns period=100.000ns})
  Path Group:             clk180_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            -75.000ns  (clk180_clk_wiz_0 rise@50.000ns - clk90_clk_wiz_0 rise@125.000ns)
  Data Path Delay:        1.408ns  (logic 0.778ns (55.245%)  route 0.630ns (44.755%))
  Logic Levels:           2  (LUT6=1 MUXF7=1)
  Clock Path Skew:        0.334ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -1.141ns = ( 48.859 - 50.000 ) 
    Source Clock Delay      (SCD):    -0.720ns = ( 124.280 - 125.000 ) 
    Clock Pessimism Removal (CPR):    -0.755ns
  Clock Uncertainty:      0.225ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.198ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk90_clk_wiz_0 rise edge)
                                                    125.000   125.000 r  
    K17                  IBUF                         0.000   125.000 r  clk_125mhz_IBUF_inst/O
                         net (fo=2, routed)           0.440   125.440    iPLL/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.613   122.828 r  iPLL/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.696   123.524    iPLL/inst/clk90_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026   123.550 r  iPLL/inst/clkout2_buf/O
                         net (fo=2, routed)           0.730   124.280    iMEM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_init.ram/clka
    RAMB36_X4Y21         RAMB36E1                                     r  iMEM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB36_X4Y21         RAMB36E1 (Prop_ramb36e1_CLKARDCLK_DOADO[6])
                                                      0.585   124.865 r  iMEM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/DOADO[6]
                         net (fo=130, routed)         0.303   125.167    iCPU/regfile_inst/douta[22]
    SLICE_X91Y106        MUXF7 (Prop_muxf7_S_O)       0.085   125.252 r  iCPU/regfile_inst/iMEM_i_108/O
                         net (fo=1, routed)           0.209   125.461    iCPU/regfile_inst/iMEM_i_108_n_0
    SLICE_X90Y103        LUT6 (Prop_lut6_I1_O)        0.108   125.569 r  iCPU/regfile_inst/iMEM_i_20/O
                         net (fo=2, routed)           0.119   125.688    iMEM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/dinb[13]
    RAMB36_X4Y20         RAMB36E1                                     r  iMEM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/DIBDI[13]
  -------------------------------------------------------------------    -------------------

                         (clock clk180_clk_wiz_0 rise edge)
                                                     50.000    50.000 r  
    K17                  IBUF                         0.000    50.000 r  clk_125mhz_IBUF_inst/O
                         net (fo=2, routed)           0.480    50.480    iPLL/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.407    47.073 r  iPLL/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.752    47.825    iPLL/inst/clk180_clk_wiz_0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.029    47.854 r  iPLL/inst/clkout3_buf/O
                         net (fo=2, routed)           1.005    48.859    iMEM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/clkb
    RAMB36_X4Y20         RAMB36E1                                     r  iMEM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/CLKBWRCLK
                         clock pessimism              0.755    49.614    
                         clock uncertainty            0.225    49.839    
    RAMB36_X4Y20         RAMB36E1 (Hold_ramb36e1_CLKBWRCLK_DIBDI[13])
                                                      0.296    50.135    iMEM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram
  -------------------------------------------------------------------
                         required time                        -50.135    
                         arrival time                         125.688    
  -------------------------------------------------------------------
                         slack                                 75.553    

Slack (MET) :             75.554ns  (arrival time - required time)
  Source:                 iMEM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/CLKARDCLK
                            (rising edge-triggered cell RAMB36E1 clocked by clk90_clk_wiz_0  {rise@25.000ns fall@75.000ns period=100.000ns})
  Destination:            iMEM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/DIBDI[12]
                            (rising edge-triggered cell RAMB36E1 clocked by clk180_clk_wiz_0  {rise@50.000ns fall@100.000ns period=100.000ns})
  Path Group:             clk180_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            -75.000ns  (clk180_clk_wiz_0 rise@50.000ns - clk90_clk_wiz_0 rise@125.000ns)
  Data Path Delay:        1.408ns  (logic 0.630ns (44.736%)  route 0.778ns (55.264%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.333ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -1.142ns = ( 48.858 - 50.000 ) 
    Source Clock Delay      (SCD):    -0.720ns = ( 124.280 - 125.000 ) 
    Clock Pessimism Removal (CPR):    -0.755ns
  Clock Uncertainty:      0.225ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.198ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk90_clk_wiz_0 rise edge)
                                                    125.000   125.000 r  
    K17                  IBUF                         0.000   125.000 r  clk_125mhz_IBUF_inst/O
                         net (fo=2, routed)           0.440   125.440    iPLL/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.613   122.828 r  iPLL/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.696   123.524    iPLL/inst/clk90_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026   123.550 r  iPLL/inst/clkout2_buf/O
                         net (fo=2, routed)           0.730   124.280    iMEM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_init.ram/clka
    RAMB36_X4Y21         RAMB36E1                                     r  iMEM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB36_X4Y21         RAMB36E1 (Prop_ramb36e1_CLKARDCLK_DOADO[8])
                                                      0.585   124.865 r  iMEM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/DOADO[8]
                         net (fo=34, routed)          0.585   125.450    iCPU/regfile_inst/douta[24]
    SLICE_X90Y107        LUT6 (Prop_lut6_I2_O)        0.045   125.495 r  iCPU/regfile_inst/iMEM_i_5/O
                         net (fo=2, routed)           0.193   125.688    iMEM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_init.ram/dinb[12]
    RAMB36_X4Y21         RAMB36E1                                     r  iMEM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/DIBDI[12]
  -------------------------------------------------------------------    -------------------

                         (clock clk180_clk_wiz_0 rise edge)
                                                     50.000    50.000 r  
    K17                  IBUF                         0.000    50.000 r  clk_125mhz_IBUF_inst/O
                         net (fo=2, routed)           0.480    50.480    iPLL/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.407    47.073 r  iPLL/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.752    47.825    iPLL/inst/clk180_clk_wiz_0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.029    47.854 r  iPLL/inst/clkout3_buf/O
                         net (fo=2, routed)           1.004    48.858    iMEM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_init.ram/clkb
    RAMB36_X4Y21         RAMB36E1                                     r  iMEM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/CLKBWRCLK
                         clock pessimism              0.755    49.613    
                         clock uncertainty            0.225    49.838    
    RAMB36_X4Y21         RAMB36E1 (Hold_ramb36e1_CLKBWRCLK_DIBDI[12])
                                                      0.296    50.134    iMEM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram
  -------------------------------------------------------------------
                         required time                        -50.134    
                         arrival time                         125.688    
  -------------------------------------------------------------------
                         slack                                 75.554    

Slack (MET) :             75.556ns  (arrival time - required time)
  Source:                 iMEM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/CLKARDCLK
                            (rising edge-triggered cell RAMB36E1 clocked by clk90_clk_wiz_0  {rise@25.000ns fall@75.000ns period=100.000ns})
  Destination:            iMEM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/DIBDI[10]
                            (rising edge-triggered cell RAMB36E1 clocked by clk180_clk_wiz_0  {rise@50.000ns fall@100.000ns period=100.000ns})
  Path Group:             clk180_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            -75.000ns  (clk180_clk_wiz_0 rise@50.000ns - clk90_clk_wiz_0 rise@125.000ns)
  Data Path Delay:        1.410ns  (logic 0.630ns (44.671%)  route 0.780ns (55.329%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.333ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -1.142ns = ( 48.858 - 50.000 ) 
    Source Clock Delay      (SCD):    -0.720ns = ( 124.280 - 125.000 ) 
    Clock Pessimism Removal (CPR):    -0.755ns
  Clock Uncertainty:      0.225ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.198ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk90_clk_wiz_0 rise edge)
                                                    125.000   125.000 r  
    K17                  IBUF                         0.000   125.000 r  clk_125mhz_IBUF_inst/O
                         net (fo=2, routed)           0.440   125.440    iPLL/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.613   122.828 r  iPLL/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.696   123.524    iPLL/inst/clk90_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026   123.550 r  iPLL/inst/clkout2_buf/O
                         net (fo=2, routed)           0.730   124.280    iMEM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_init.ram/clka
    RAMB36_X4Y21         RAMB36E1                                     r  iMEM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB36_X4Y21         RAMB36E1 (Prop_ramb36e1_CLKARDCLK_DOADO[8])
                                                      0.585   124.865 r  iMEM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/DOADO[8]
                         net (fo=34, routed)          0.489   125.353    iCPU/regfile_inst/douta[24]
    SLICE_X92Y111        LUT6 (Prop_lut6_I2_O)        0.045   125.398 r  iCPU/regfile_inst/iMEM_i_7/O
                         net (fo=2, routed)           0.292   125.690    iMEM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_init.ram/dinb[10]
    RAMB36_X4Y21         RAMB36E1                                     r  iMEM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/DIBDI[10]
  -------------------------------------------------------------------    -------------------

                         (clock clk180_clk_wiz_0 rise edge)
                                                     50.000    50.000 r  
    K17                  IBUF                         0.000    50.000 r  clk_125mhz_IBUF_inst/O
                         net (fo=2, routed)           0.480    50.480    iPLL/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.407    47.073 r  iPLL/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.752    47.825    iPLL/inst/clk180_clk_wiz_0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.029    47.854 r  iPLL/inst/clkout3_buf/O
                         net (fo=2, routed)           1.004    48.858    iMEM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_init.ram/clkb
    RAMB36_X4Y21         RAMB36E1                                     r  iMEM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/CLKBWRCLK
                         clock pessimism              0.755    49.613    
                         clock uncertainty            0.225    49.838    
    RAMB36_X4Y21         RAMB36E1 (Hold_ramb36e1_CLKBWRCLK_DIBDI[10])
                                                      0.296    50.134    iMEM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram
  -------------------------------------------------------------------
                         required time                        -50.134    
                         arrival time                         125.690    
  -------------------------------------------------------------------
                         slack                                 75.556    

Slack (MET) :             75.638ns  (arrival time - required time)
  Source:                 iMEM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/CLKARDCLK
                            (rising edge-triggered cell RAMB36E1 clocked by clk90_clk_wiz_0  {rise@25.000ns fall@75.000ns period=100.000ns})
  Destination:            iMEM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/DIBDI[7]
                            (rising edge-triggered cell RAMB36E1 clocked by clk180_clk_wiz_0  {rise@50.000ns fall@100.000ns period=100.000ns})
  Path Group:             clk180_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            -75.000ns  (clk180_clk_wiz_0 rise@50.000ns - clk90_clk_wiz_0 rise@125.000ns)
  Data Path Delay:        1.493ns  (logic 0.630ns (42.209%)  route 0.863ns (57.791%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.333ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -1.142ns = ( 48.858 - 50.000 ) 
    Source Clock Delay      (SCD):    -0.720ns = ( 124.280 - 125.000 ) 
    Clock Pessimism Removal (CPR):    -0.755ns
  Clock Uncertainty:      0.225ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.198ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk90_clk_wiz_0 rise edge)
                                                    125.000   125.000 r  
    K17                  IBUF                         0.000   125.000 r  clk_125mhz_IBUF_inst/O
                         net (fo=2, routed)           0.440   125.440    iPLL/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.613   122.828 r  iPLL/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.696   123.524    iPLL/inst/clk90_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026   123.550 r  iPLL/inst/clkout2_buf/O
                         net (fo=2, routed)           0.730   124.280    iMEM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_init.ram/clka
    RAMB36_X4Y21         RAMB36E1                                     r  iMEM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB36_X4Y21         RAMB36E1 (Prop_ramb36e1_CLKARDCLK_DOADO[7])
                                                      0.585   124.865 r  iMEM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/DOADO[7]
                         net (fo=34, routed)          0.604   125.469    iCPU/regfile_inst/douta[23]
    SLICE_X97Y107        LUT6 (Prop_lut6_I4_O)        0.045   125.514 r  iCPU/regfile_inst/iMEM_i_10/O
                         net (fo=2, routed)           0.259   125.772    iMEM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_init.ram/dinb[7]
    RAMB36_X4Y21         RAMB36E1                                     r  iMEM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/DIBDI[7]
  -------------------------------------------------------------------    -------------------

                         (clock clk180_clk_wiz_0 rise edge)
                                                     50.000    50.000 r  
    K17                  IBUF                         0.000    50.000 r  clk_125mhz_IBUF_inst/O
                         net (fo=2, routed)           0.480    50.480    iPLL/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.407    47.073 r  iPLL/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.752    47.825    iPLL/inst/clk180_clk_wiz_0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.029    47.854 r  iPLL/inst/clkout3_buf/O
                         net (fo=2, routed)           1.004    48.858    iMEM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_init.ram/clkb
    RAMB36_X4Y21         RAMB36E1                                     r  iMEM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/CLKBWRCLK
                         clock pessimism              0.755    49.613    
                         clock uncertainty            0.225    49.838    
    RAMB36_X4Y21         RAMB36E1 (Hold_ramb36e1_CLKBWRCLK_DIBDI[7])
                                                      0.296    50.134    iMEM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram
  -------------------------------------------------------------------
                         required time                        -50.134    
                         arrival time                         125.772    
  -------------------------------------------------------------------
                         slack                                 75.638    

Slack (MET) :             75.683ns  (arrival time - required time)
  Source:                 iMEM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/CLKARDCLK
                            (rising edge-triggered cell RAMB36E1 clocked by clk90_clk_wiz_0  {rise@25.000ns fall@75.000ns period=100.000ns})
  Destination:            iMEM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/WEBWE[0]
                            (rising edge-triggered cell RAMB36E1 clocked by clk180_clk_wiz_0  {rise@50.000ns fall@100.000ns period=100.000ns})
  Path Group:             clk180_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            -75.000ns  (clk180_clk_wiz_0 rise@50.000ns - clk90_clk_wiz_0 rise@125.000ns)
  Data Path Delay:        1.329ns  (logic 0.630ns (47.389%)  route 0.699ns (52.610%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.332ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -1.142ns = ( 48.858 - 50.000 ) 
    Source Clock Delay      (SCD):    -0.719ns = ( 124.281 - 125.000 ) 
    Clock Pessimism Removal (CPR):    -0.755ns
  Clock Uncertainty:      0.225ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.198ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk90_clk_wiz_0 rise edge)
                                                    125.000   125.000 r  
    K17                  IBUF                         0.000   125.000 r  clk_125mhz_IBUF_inst/O
                         net (fo=2, routed)           0.440   125.440    iPLL/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.613   122.828 r  iPLL/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.696   123.524    iPLL/inst/clk90_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026   123.550 r  iPLL/inst/clkout2_buf/O
                         net (fo=2, routed)           0.731   124.281    iMEM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/clka
    RAMB36_X4Y20         RAMB36E1                                     r  iMEM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB36_X4Y20         RAMB36E1 (Prop_ramb36e1_CLKARDCLK_DOADO[2])
                                                      0.585   124.866 f  iMEM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/DOADO[2]
                         net (fo=4, routed)           0.294   125.160    iCPU/alu_inst/douta[2]
    SLICE_X90Y99         LUT6 (Prop_lut6_I4_O)        0.045   125.205 r  iCPU/alu_inst/iMEM_i_1/O
                         net (fo=42, routed)          0.405   125.610    iMEM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_init.ram/web[0]
    RAMB36_X4Y21         RAMB36E1                                     r  iMEM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/WEBWE[0]
  -------------------------------------------------------------------    -------------------

                         (clock clk180_clk_wiz_0 rise edge)
                                                     50.000    50.000 r  
    K17                  IBUF                         0.000    50.000 r  clk_125mhz_IBUF_inst/O
                         net (fo=2, routed)           0.480    50.480    iPLL/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.407    47.073 r  iPLL/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.752    47.825    iPLL/inst/clk180_clk_wiz_0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.029    47.854 r  iPLL/inst/clkout3_buf/O
                         net (fo=2, routed)           1.004    48.858    iMEM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_init.ram/clkb
    RAMB36_X4Y21         RAMB36E1                                     r  iMEM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/CLKBWRCLK
                         clock pessimism              0.755    49.613    
                         clock uncertainty            0.225    49.838    
    RAMB36_X4Y21         RAMB36E1 (Hold_ramb36e1_CLKBWRCLK_WEBWE[0])
                                                      0.089    49.927    iMEM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram
  -------------------------------------------------------------------
                         required time                        -49.927    
                         arrival time                         125.610    
  -------------------------------------------------------------------
                         slack                                 75.683    





---------------------------------------------------------------------------------------------------
From Clock:  clk0_clk_wiz_0
  To Clock:  clk90_clk_wiz_0

Setup :            0  Failing Endpoints,  Worst Slack       22.035ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack       74.528ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             22.035ns  (required time - arrival time)
  Source:                 iCPU/pc_reg[4]/C
                            (rising edge-triggered cell FDCE clocked by clk0_clk_wiz_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            iMEM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/ADDRARDADDR[6]
                            (rising edge-triggered cell RAMB36E1 clocked by clk90_clk_wiz_0  {rise@25.000ns fall@75.000ns period=100.000ns})
  Path Group:             clk90_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            25.000ns  (clk90_clk_wiz_0 rise@25.000ns - clk0_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        1.817ns  (logic 0.456ns (25.095%)  route 1.361ns (74.905%))
  Logic Levels:           0  
  Clock Path Skew:        -0.357ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.729ns = ( 22.271 - 25.000 ) 
    Source Clock Delay      (SCD):    -2.193ns
    Clock Pessimism Removal (CPR):    0.178ns
  Clock Uncertainty:      0.225ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.198ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk0_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    K17                  IBUF                         0.000     0.000 r  clk_125mhz_IBUF_inst/O
                         net (fo=2, routed)           1.285     1.285    iPLL/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.759    -6.474 r  iPLL/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.206    -4.268    iPLL/inst/clk0_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -4.167 r  iPLL/inst/clkout1_buf/O
                         net (fo=1069, routed)        1.974    -2.193    iCPU/clk0
    SLICE_X91Y101        FDCE                                         r  iCPU/pc_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X91Y101        FDCE (Prop_fdce_C_Q)         0.456    -1.737 r  iCPU/pc_reg[4]/Q
                         net (fo=3, routed)           1.361    -0.376    iMEM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_init.ram/addra[2]
    RAMB36_X4Y21         RAMB36E1                                     r  iMEM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/ADDRARDADDR[6]
  -------------------------------------------------------------------    -------------------

                         (clock clk90_clk_wiz_0 rise edge)
                                                     25.000    25.000 r  
    K17                  IBUF                         0.000    25.000 r  clk_125mhz_IBUF_inst/O
                         net (fo=2, routed)           1.162    26.162    iPLL/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.814    18.348 r  iPLL/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           2.012    20.360    iPLL/inst/clk90_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091    20.451 r  iPLL/inst/clkout2_buf/O
                         net (fo=2, routed)           1.821    22.271    iMEM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_init.ram/clka
    RAMB36_X4Y21         RAMB36E1                                     r  iMEM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/CLKARDCLK
                         clock pessimism              0.178    22.450    
                         clock uncertainty           -0.225    22.225    
    RAMB36_X4Y21         RAMB36E1 (Setup_ramb36e1_CLKARDCLK_ADDRARDADDR[6])
                                                     -0.566    21.659    iMEM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram
  -------------------------------------------------------------------
                         required time                         21.659    
                         arrival time                           0.376    
  -------------------------------------------------------------------
                         slack                                 22.035    

Slack (MET) :             22.067ns  (required time - arrival time)
  Source:                 iCPU/pc_reg[10]/C
                            (rising edge-triggered cell FDCE clocked by clk0_clk_wiz_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            iMEM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/ADDRARDADDR[12]
                            (rising edge-triggered cell RAMB36E1 clocked by clk90_clk_wiz_0  {rise@25.000ns fall@75.000ns period=100.000ns})
  Path Group:             clk90_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            25.000ns  (clk90_clk_wiz_0 rise@25.000ns - clk0_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        1.786ns  (logic 0.456ns (25.526%)  route 1.330ns (74.474%))
  Logic Levels:           0  
  Clock Path Skew:        -0.355ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.728ns = ( 22.272 - 25.000 ) 
    Source Clock Delay      (SCD):    -2.194ns
    Clock Pessimism Removal (CPR):    0.178ns
  Clock Uncertainty:      0.225ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.198ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk0_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    K17                  IBUF                         0.000     0.000 r  clk_125mhz_IBUF_inst/O
                         net (fo=2, routed)           1.285     1.285    iPLL/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.759    -6.474 r  iPLL/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.206    -4.268    iPLL/inst/clk0_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -4.167 r  iPLL/inst/clkout1_buf/O
                         net (fo=1069, routed)        1.973    -2.194    iCPU/clk0
    SLICE_X91Y103        FDCE                                         r  iCPU/pc_reg[10]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X91Y103        FDCE (Prop_fdce_C_Q)         0.456    -1.738 r  iCPU/pc_reg[10]/Q
                         net (fo=3, routed)           1.330    -0.408    iMEM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/addra[8]
    RAMB36_X4Y20         RAMB36E1                                     r  iMEM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/ADDRARDADDR[12]
  -------------------------------------------------------------------    -------------------

                         (clock clk90_clk_wiz_0 rise edge)
                                                     25.000    25.000 r  
    K17                  IBUF                         0.000    25.000 r  clk_125mhz_IBUF_inst/O
                         net (fo=2, routed)           1.162    26.162    iPLL/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.814    18.348 r  iPLL/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           2.012    20.360    iPLL/inst/clk90_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091    20.451 r  iPLL/inst/clkout2_buf/O
                         net (fo=2, routed)           1.822    22.272    iMEM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/clka
    RAMB36_X4Y20         RAMB36E1                                     r  iMEM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/CLKARDCLK
                         clock pessimism              0.178    22.451    
                         clock uncertainty           -0.225    22.226    
    RAMB36_X4Y20         RAMB36E1 (Setup_ramb36e1_CLKARDCLK_ADDRARDADDR[12])
                                                     -0.566    21.660    iMEM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram
  -------------------------------------------------------------------
                         required time                         21.660    
                         arrival time                           0.408    
  -------------------------------------------------------------------
                         slack                                 22.067    

Slack (MET) :             22.156ns  (required time - arrival time)
  Source:                 iCPU/pc_reg[11]/C
                            (rising edge-triggered cell FDCE clocked by clk0_clk_wiz_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            iMEM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/ADDRARDADDR[13]
                            (rising edge-triggered cell RAMB36E1 clocked by clk90_clk_wiz_0  {rise@25.000ns fall@75.000ns period=100.000ns})
  Path Group:             clk90_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            25.000ns  (clk90_clk_wiz_0 rise@25.000ns - clk0_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        1.698ns  (logic 0.456ns (26.861%)  route 1.242ns (73.139%))
  Logic Levels:           0  
  Clock Path Skew:        -0.355ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.728ns = ( 22.272 - 25.000 ) 
    Source Clock Delay      (SCD):    -2.194ns
    Clock Pessimism Removal (CPR):    0.178ns
  Clock Uncertainty:      0.225ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.198ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk0_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    K17                  IBUF                         0.000     0.000 r  clk_125mhz_IBUF_inst/O
                         net (fo=2, routed)           1.285     1.285    iPLL/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.759    -6.474 r  iPLL/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.206    -4.268    iPLL/inst/clk0_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -4.167 r  iPLL/inst/clkout1_buf/O
                         net (fo=1069, routed)        1.973    -2.194    iCPU/clk0
    SLICE_X91Y103        FDCE                                         r  iCPU/pc_reg[11]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X91Y103        FDCE (Prop_fdce_C_Q)         0.456    -1.738 r  iCPU/pc_reg[11]/Q
                         net (fo=3, routed)           1.242    -0.496    iMEM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/addra[9]
    RAMB36_X4Y20         RAMB36E1                                     r  iMEM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/ADDRARDADDR[13]
  -------------------------------------------------------------------    -------------------

                         (clock clk90_clk_wiz_0 rise edge)
                                                     25.000    25.000 r  
    K17                  IBUF                         0.000    25.000 r  clk_125mhz_IBUF_inst/O
                         net (fo=2, routed)           1.162    26.162    iPLL/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.814    18.348 r  iPLL/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           2.012    20.360    iPLL/inst/clk90_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091    20.451 r  iPLL/inst/clkout2_buf/O
                         net (fo=2, routed)           1.822    22.272    iMEM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/clka
    RAMB36_X4Y20         RAMB36E1                                     r  iMEM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/CLKARDCLK
                         clock pessimism              0.178    22.451    
                         clock uncertainty           -0.225    22.226    
    RAMB36_X4Y20         RAMB36E1 (Setup_ramb36e1_CLKARDCLK_ADDRARDADDR[13])
                                                     -0.566    21.660    iMEM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram
  -------------------------------------------------------------------
                         required time                         21.660    
                         arrival time                           0.496    
  -------------------------------------------------------------------
                         slack                                 22.156    

Slack (MET) :             22.278ns  (required time - arrival time)
  Source:                 iCPU/pc_reg[3]/C
                            (rising edge-triggered cell FDCE clocked by clk0_clk_wiz_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            iMEM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/ADDRARDADDR[5]
                            (rising edge-triggered cell RAMB36E1 clocked by clk90_clk_wiz_0  {rise@25.000ns fall@75.000ns period=100.000ns})
  Path Group:             clk90_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            25.000ns  (clk90_clk_wiz_0 rise@25.000ns - clk0_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        1.573ns  (logic 0.456ns (28.981%)  route 1.117ns (71.019%))
  Logic Levels:           0  
  Clock Path Skew:        -0.357ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.729ns = ( 22.271 - 25.000 ) 
    Source Clock Delay      (SCD):    -2.193ns
    Clock Pessimism Removal (CPR):    0.178ns
  Clock Uncertainty:      0.225ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.198ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk0_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    K17                  IBUF                         0.000     0.000 r  clk_125mhz_IBUF_inst/O
                         net (fo=2, routed)           1.285     1.285    iPLL/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.759    -6.474 r  iPLL/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.206    -4.268    iPLL/inst/clk0_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -4.167 r  iPLL/inst/clkout1_buf/O
                         net (fo=1069, routed)        1.974    -2.193    iCPU/clk0
    SLICE_X91Y101        FDCE                                         r  iCPU/pc_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X91Y101        FDCE (Prop_fdce_C_Q)         0.456    -1.737 r  iCPU/pc_reg[3]/Q
                         net (fo=3, routed)           1.117    -0.620    iMEM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_init.ram/addra[1]
    RAMB36_X4Y21         RAMB36E1                                     r  iMEM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/ADDRARDADDR[5]
  -------------------------------------------------------------------    -------------------

                         (clock clk90_clk_wiz_0 rise edge)
                                                     25.000    25.000 r  
    K17                  IBUF                         0.000    25.000 r  clk_125mhz_IBUF_inst/O
                         net (fo=2, routed)           1.162    26.162    iPLL/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.814    18.348 r  iPLL/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           2.012    20.360    iPLL/inst/clk90_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091    20.451 r  iPLL/inst/clkout2_buf/O
                         net (fo=2, routed)           1.821    22.271    iMEM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_init.ram/clka
    RAMB36_X4Y21         RAMB36E1                                     r  iMEM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/CLKARDCLK
                         clock pessimism              0.178    22.450    
                         clock uncertainty           -0.225    22.225    
    RAMB36_X4Y21         RAMB36E1 (Setup_ramb36e1_CLKARDCLK_ADDRARDADDR[5])
                                                     -0.566    21.659    iMEM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram
  -------------------------------------------------------------------
                         required time                         21.659    
                         arrival time                           0.620    
  -------------------------------------------------------------------
                         slack                                 22.278    

Slack (MET) :             22.316ns  (required time - arrival time)
  Source:                 iCPU/pc_reg[5]/C
                            (rising edge-triggered cell FDCE clocked by clk0_clk_wiz_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            iMEM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/ADDRARDADDR[7]
                            (rising edge-triggered cell RAMB36E1 clocked by clk90_clk_wiz_0  {rise@25.000ns fall@75.000ns period=100.000ns})
  Path Group:             clk90_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            25.000ns  (clk90_clk_wiz_0 rise@25.000ns - clk0_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        1.535ns  (logic 0.456ns (29.699%)  route 1.079ns (70.301%))
  Logic Levels:           0  
  Clock Path Skew:        -0.357ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.729ns = ( 22.271 - 25.000 ) 
    Source Clock Delay      (SCD):    -2.193ns
    Clock Pessimism Removal (CPR):    0.178ns
  Clock Uncertainty:      0.225ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.198ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk0_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    K17                  IBUF                         0.000     0.000 r  clk_125mhz_IBUF_inst/O
                         net (fo=2, routed)           1.285     1.285    iPLL/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.759    -6.474 r  iPLL/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.206    -4.268    iPLL/inst/clk0_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -4.167 r  iPLL/inst/clkout1_buf/O
                         net (fo=1069, routed)        1.974    -2.193    iCPU/clk0
    SLICE_X91Y101        FDCE                                         r  iCPU/pc_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X91Y101        FDCE (Prop_fdce_C_Q)         0.456    -1.737 r  iCPU/pc_reg[5]/Q
                         net (fo=3, routed)           1.079    -0.658    iMEM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_init.ram/addra[3]
    RAMB36_X4Y21         RAMB36E1                                     r  iMEM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/ADDRARDADDR[7]
  -------------------------------------------------------------------    -------------------

                         (clock clk90_clk_wiz_0 rise edge)
                                                     25.000    25.000 r  
    K17                  IBUF                         0.000    25.000 r  clk_125mhz_IBUF_inst/O
                         net (fo=2, routed)           1.162    26.162    iPLL/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.814    18.348 r  iPLL/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           2.012    20.360    iPLL/inst/clk90_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091    20.451 r  iPLL/inst/clkout2_buf/O
                         net (fo=2, routed)           1.821    22.271    iMEM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_init.ram/clka
    RAMB36_X4Y21         RAMB36E1                                     r  iMEM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/CLKARDCLK
                         clock pessimism              0.178    22.450    
                         clock uncertainty           -0.225    22.225    
    RAMB36_X4Y21         RAMB36E1 (Setup_ramb36e1_CLKARDCLK_ADDRARDADDR[7])
                                                     -0.566    21.659    iMEM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram
  -------------------------------------------------------------------
                         required time                         21.659    
                         arrival time                           0.658    
  -------------------------------------------------------------------
                         slack                                 22.316    

Slack (MET) :             22.374ns  (required time - arrival time)
  Source:                 iCPU/pc_reg[4]/C
                            (rising edge-triggered cell FDCE clocked by clk0_clk_wiz_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            iMEM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/ADDRARDADDR[6]
                            (rising edge-triggered cell RAMB36E1 clocked by clk90_clk_wiz_0  {rise@25.000ns fall@75.000ns period=100.000ns})
  Path Group:             clk90_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            25.000ns  (clk90_clk_wiz_0 rise@25.000ns - clk0_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        1.479ns  (logic 0.456ns (30.830%)  route 1.023ns (69.170%))
  Logic Levels:           0  
  Clock Path Skew:        -0.356ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.728ns = ( 22.272 - 25.000 ) 
    Source Clock Delay      (SCD):    -2.193ns
    Clock Pessimism Removal (CPR):    0.178ns
  Clock Uncertainty:      0.225ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.198ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk0_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    K17                  IBUF                         0.000     0.000 r  clk_125mhz_IBUF_inst/O
                         net (fo=2, routed)           1.285     1.285    iPLL/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.759    -6.474 r  iPLL/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.206    -4.268    iPLL/inst/clk0_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -4.167 r  iPLL/inst/clkout1_buf/O
                         net (fo=1069, routed)        1.974    -2.193    iCPU/clk0
    SLICE_X91Y101        FDCE                                         r  iCPU/pc_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X91Y101        FDCE (Prop_fdce_C_Q)         0.456    -1.737 r  iCPU/pc_reg[4]/Q
                         net (fo=3, routed)           1.023    -0.714    iMEM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/addra[2]
    RAMB36_X4Y20         RAMB36E1                                     r  iMEM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/ADDRARDADDR[6]
  -------------------------------------------------------------------    -------------------

                         (clock clk90_clk_wiz_0 rise edge)
                                                     25.000    25.000 r  
    K17                  IBUF                         0.000    25.000 r  clk_125mhz_IBUF_inst/O
                         net (fo=2, routed)           1.162    26.162    iPLL/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.814    18.348 r  iPLL/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           2.012    20.360    iPLL/inst/clk90_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091    20.451 r  iPLL/inst/clkout2_buf/O
                         net (fo=2, routed)           1.822    22.272    iMEM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/clka
    RAMB36_X4Y20         RAMB36E1                                     r  iMEM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/CLKARDCLK
                         clock pessimism              0.178    22.451    
                         clock uncertainty           -0.225    22.226    
    RAMB36_X4Y20         RAMB36E1 (Setup_ramb36e1_CLKARDCLK_ADDRARDADDR[6])
                                                     -0.566    21.660    iMEM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram
  -------------------------------------------------------------------
                         required time                         21.660    
                         arrival time                           0.714    
  -------------------------------------------------------------------
                         slack                                 22.374    

Slack (MET) :             22.398ns  (required time - arrival time)
  Source:                 iCPU/pc_reg[7]/C
                            (rising edge-triggered cell FDCE clocked by clk0_clk_wiz_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            iMEM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/ADDRARDADDR[9]
                            (rising edge-triggered cell RAMB36E1 clocked by clk90_clk_wiz_0  {rise@25.000ns fall@75.000ns period=100.000ns})
  Path Group:             clk90_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            25.000ns  (clk90_clk_wiz_0 rise@25.000ns - clk0_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        1.453ns  (logic 0.456ns (31.376%)  route 0.997ns (68.624%))
  Logic Levels:           0  
  Clock Path Skew:        -0.357ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.729ns = ( 22.271 - 25.000 ) 
    Source Clock Delay      (SCD):    -2.193ns
    Clock Pessimism Removal (CPR):    0.178ns
  Clock Uncertainty:      0.225ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.198ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk0_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    K17                  IBUF                         0.000     0.000 r  clk_125mhz_IBUF_inst/O
                         net (fo=2, routed)           1.285     1.285    iPLL/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.759    -6.474 r  iPLL/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.206    -4.268    iPLL/inst/clk0_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -4.167 r  iPLL/inst/clkout1_buf/O
                         net (fo=1069, routed)        1.974    -2.193    iCPU/clk0
    SLICE_X91Y102        FDCE                                         r  iCPU/pc_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X91Y102        FDCE (Prop_fdce_C_Q)         0.456    -1.737 r  iCPU/pc_reg[7]/Q
                         net (fo=3, routed)           0.997    -0.740    iMEM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_init.ram/addra[5]
    RAMB36_X4Y21         RAMB36E1                                     r  iMEM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/ADDRARDADDR[9]
  -------------------------------------------------------------------    -------------------

                         (clock clk90_clk_wiz_0 rise edge)
                                                     25.000    25.000 r  
    K17                  IBUF                         0.000    25.000 r  clk_125mhz_IBUF_inst/O
                         net (fo=2, routed)           1.162    26.162    iPLL/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.814    18.348 r  iPLL/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           2.012    20.360    iPLL/inst/clk90_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091    20.451 r  iPLL/inst/clkout2_buf/O
                         net (fo=2, routed)           1.821    22.271    iMEM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_init.ram/clka
    RAMB36_X4Y21         RAMB36E1                                     r  iMEM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/CLKARDCLK
                         clock pessimism              0.178    22.450    
                         clock uncertainty           -0.225    22.225    
    RAMB36_X4Y21         RAMB36E1 (Setup_ramb36e1_CLKARDCLK_ADDRARDADDR[9])
                                                     -0.566    21.659    iMEM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram
  -------------------------------------------------------------------
                         required time                         21.659    
                         arrival time                           0.740    
  -------------------------------------------------------------------
                         slack                                 22.398    

Slack (MET) :             22.399ns  (required time - arrival time)
  Source:                 iCPU/pc_reg[9]/C
                            (rising edge-triggered cell FDCE clocked by clk0_clk_wiz_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            iMEM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/ADDRARDADDR[11]
                            (rising edge-triggered cell RAMB36E1 clocked by clk90_clk_wiz_0  {rise@25.000ns fall@75.000ns period=100.000ns})
  Path Group:             clk90_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            25.000ns  (clk90_clk_wiz_0 rise@25.000ns - clk0_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        1.453ns  (logic 0.456ns (31.392%)  route 0.997ns (68.608%))
  Logic Levels:           0  
  Clock Path Skew:        -0.357ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.729ns = ( 22.271 - 25.000 ) 
    Source Clock Delay      (SCD):    -2.193ns
    Clock Pessimism Removal (CPR):    0.178ns
  Clock Uncertainty:      0.225ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.198ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk0_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    K17                  IBUF                         0.000     0.000 r  clk_125mhz_IBUF_inst/O
                         net (fo=2, routed)           1.285     1.285    iPLL/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.759    -6.474 r  iPLL/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.206    -4.268    iPLL/inst/clk0_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -4.167 r  iPLL/inst/clkout1_buf/O
                         net (fo=1069, routed)        1.974    -2.193    iCPU/clk0
    SLICE_X91Y102        FDCE                                         r  iCPU/pc_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X91Y102        FDCE (Prop_fdce_C_Q)         0.456    -1.737 r  iCPU/pc_reg[9]/Q
                         net (fo=3, routed)           0.997    -0.740    iMEM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_init.ram/addra[7]
    RAMB36_X4Y21         RAMB36E1                                     r  iMEM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/ADDRARDADDR[11]
  -------------------------------------------------------------------    -------------------

                         (clock clk90_clk_wiz_0 rise edge)
                                                     25.000    25.000 r  
    K17                  IBUF                         0.000    25.000 r  clk_125mhz_IBUF_inst/O
                         net (fo=2, routed)           1.162    26.162    iPLL/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.814    18.348 r  iPLL/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           2.012    20.360    iPLL/inst/clk90_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091    20.451 r  iPLL/inst/clkout2_buf/O
                         net (fo=2, routed)           1.821    22.271    iMEM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_init.ram/clka
    RAMB36_X4Y21         RAMB36E1                                     r  iMEM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/CLKARDCLK
                         clock pessimism              0.178    22.450    
                         clock uncertainty           -0.225    22.225    
    RAMB36_X4Y21         RAMB36E1 (Setup_ramb36e1_CLKARDCLK_ADDRARDADDR[11])
                                                     -0.566    21.659    iMEM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram
  -------------------------------------------------------------------
                         required time                         21.659    
                         arrival time                           0.740    
  -------------------------------------------------------------------
                         slack                                 22.399    

Slack (MET) :             22.404ns  (required time - arrival time)
  Source:                 iCPU/pc_reg[10]/C
                            (rising edge-triggered cell FDCE clocked by clk0_clk_wiz_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            iMEM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/ADDRARDADDR[12]
                            (rising edge-triggered cell RAMB36E1 clocked by clk90_clk_wiz_0  {rise@25.000ns fall@75.000ns period=100.000ns})
  Path Group:             clk90_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            25.000ns  (clk90_clk_wiz_0 rise@25.000ns - clk0_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        1.448ns  (logic 0.456ns (31.482%)  route 0.992ns (68.518%))
  Logic Levels:           0  
  Clock Path Skew:        -0.356ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.729ns = ( 22.271 - 25.000 ) 
    Source Clock Delay      (SCD):    -2.194ns
    Clock Pessimism Removal (CPR):    0.178ns
  Clock Uncertainty:      0.225ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.198ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk0_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    K17                  IBUF                         0.000     0.000 r  clk_125mhz_IBUF_inst/O
                         net (fo=2, routed)           1.285     1.285    iPLL/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.759    -6.474 r  iPLL/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.206    -4.268    iPLL/inst/clk0_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -4.167 r  iPLL/inst/clkout1_buf/O
                         net (fo=1069, routed)        1.973    -2.194    iCPU/clk0
    SLICE_X91Y103        FDCE                                         r  iCPU/pc_reg[10]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X91Y103        FDCE (Prop_fdce_C_Q)         0.456    -1.738 r  iCPU/pc_reg[10]/Q
                         net (fo=3, routed)           0.992    -0.746    iMEM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_init.ram/addra[8]
    RAMB36_X4Y21         RAMB36E1                                     r  iMEM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/ADDRARDADDR[12]
  -------------------------------------------------------------------    -------------------

                         (clock clk90_clk_wiz_0 rise edge)
                                                     25.000    25.000 r  
    K17                  IBUF                         0.000    25.000 r  clk_125mhz_IBUF_inst/O
                         net (fo=2, routed)           1.162    26.162    iPLL/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.814    18.348 r  iPLL/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           2.012    20.360    iPLL/inst/clk90_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091    20.451 r  iPLL/inst/clkout2_buf/O
                         net (fo=2, routed)           1.821    22.271    iMEM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_init.ram/clka
    RAMB36_X4Y21         RAMB36E1                                     r  iMEM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/CLKARDCLK
                         clock pessimism              0.178    22.450    
                         clock uncertainty           -0.225    22.225    
    RAMB36_X4Y21         RAMB36E1 (Setup_ramb36e1_CLKARDCLK_ADDRARDADDR[12])
                                                     -0.566    21.659    iMEM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram
  -------------------------------------------------------------------
                         required time                         21.659    
                         arrival time                           0.746    
  -------------------------------------------------------------------
                         slack                                 22.404    

Slack (MET) :             22.451ns  (required time - arrival time)
  Source:                 iCPU/pc_reg[8]/C
                            (rising edge-triggered cell FDCE clocked by clk0_clk_wiz_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            iMEM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/ADDRARDADDR[10]
                            (rising edge-triggered cell RAMB36E1 clocked by clk90_clk_wiz_0  {rise@25.000ns fall@75.000ns period=100.000ns})
  Path Group:             clk90_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            25.000ns  (clk90_clk_wiz_0 rise@25.000ns - clk0_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        1.401ns  (logic 0.456ns (32.555%)  route 0.945ns (67.445%))
  Logic Levels:           0  
  Clock Path Skew:        -0.357ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.729ns = ( 22.271 - 25.000 ) 
    Source Clock Delay      (SCD):    -2.193ns
    Clock Pessimism Removal (CPR):    0.178ns
  Clock Uncertainty:      0.225ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.198ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk0_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    K17                  IBUF                         0.000     0.000 r  clk_125mhz_IBUF_inst/O
                         net (fo=2, routed)           1.285     1.285    iPLL/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.759    -6.474 r  iPLL/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.206    -4.268    iPLL/inst/clk0_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -4.167 r  iPLL/inst/clkout1_buf/O
                         net (fo=1069, routed)        1.974    -2.193    iCPU/clk0
    SLICE_X91Y102        FDCE                                         r  iCPU/pc_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X91Y102        FDCE (Prop_fdce_C_Q)         0.456    -1.737 r  iCPU/pc_reg[8]/Q
                         net (fo=3, routed)           0.945    -0.792    iMEM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_init.ram/addra[6]
    RAMB36_X4Y21         RAMB36E1                                     r  iMEM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/ADDRARDADDR[10]
  -------------------------------------------------------------------    -------------------

                         (clock clk90_clk_wiz_0 rise edge)
                                                     25.000    25.000 r  
    K17                  IBUF                         0.000    25.000 r  clk_125mhz_IBUF_inst/O
                         net (fo=2, routed)           1.162    26.162    iPLL/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.814    18.348 r  iPLL/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           2.012    20.360    iPLL/inst/clk90_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091    20.451 r  iPLL/inst/clkout2_buf/O
                         net (fo=2, routed)           1.821    22.271    iMEM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_init.ram/clka
    RAMB36_X4Y21         RAMB36E1                                     r  iMEM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/CLKARDCLK
                         clock pessimism              0.178    22.450    
                         clock uncertainty           -0.225    22.225    
    RAMB36_X4Y21         RAMB36E1 (Setup_ramb36e1_CLKARDCLK_ADDRARDADDR[10])
                                                     -0.566    21.659    iMEM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram
  -------------------------------------------------------------------
                         required time                         21.659    
                         arrival time                           0.792    
  -------------------------------------------------------------------
                         slack                                 22.451    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             74.528ns  (arrival time - required time)
  Source:                 iCPU/pc_reg[12]/C
                            (rising edge-triggered cell FDCE clocked by clk0_clk_wiz_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            iMEM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/ADDRARDADDR[14]
                            (rising edge-triggered cell RAMB36E1 clocked by clk90_clk_wiz_0  {rise@25.000ns fall@75.000ns period=100.000ns})
  Path Group:             clk90_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            -75.000ns  (clk90_clk_wiz_0 rise@25.000ns - clk0_clk_wiz_0 rise@100.000ns)
  Data Path Delay:        0.311ns  (logic 0.141ns (45.351%)  route 0.170ns (54.649%))
  Logic Levels:           0  
  Clock Path Skew:        0.375ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -1.142ns = ( 23.858 - 25.000 ) 
    Source Clock Delay      (SCD):    -0.762ns = ( 99.238 - 100.000 ) 
    Clock Pessimism Removal (CPR):    -0.755ns
  Clock Uncertainty:      0.225ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.198ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk0_clk_wiz_0 rise edge)
                                                    100.000   100.000 r  
    K17                  IBUF                         0.000   100.000 r  clk_125mhz_IBUF_inst/O
                         net (fo=2, routed)           0.440   100.440    iPLL/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.613    97.828 r  iPLL/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.696    98.524    iPLL/inst/clk0_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    98.550 r  iPLL/inst/clkout1_buf/O
                         net (fo=1069, routed)        0.688    99.238    iCPU/clk0
    SLICE_X91Y103        FDCE                                         r  iCPU/pc_reg[12]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X91Y103        FDCE (Prop_fdce_C_Q)         0.141    99.379 r  iCPU/pc_reg[12]/Q
                         net (fo=3, routed)           0.170    99.549    iMEM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/addra[10]
    RAMB36_X4Y20         RAMB36E1                                     r  iMEM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/ADDRARDADDR[14]
  -------------------------------------------------------------------    -------------------

                         (clock clk90_clk_wiz_0 rise edge)
                                                     25.000    25.000 r  
    K17                  IBUF                         0.000    25.000 r  clk_125mhz_IBUF_inst/O
                         net (fo=2, routed)           0.480    25.480    iPLL/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.407    22.073 r  iPLL/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.752    22.825    iPLL/inst/clk90_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    22.854 r  iPLL/inst/clkout2_buf/O
                         net (fo=2, routed)           1.004    23.858    iMEM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/clka
    RAMB36_X4Y20         RAMB36E1                                     r  iMEM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/CLKARDCLK
                         clock pessimism              0.755    24.613    
                         clock uncertainty            0.225    24.838    
    RAMB36_X4Y20         RAMB36E1 (Hold_ramb36e1_CLKARDCLK_ADDRARDADDR[14])
                                                      0.183    25.021    iMEM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram
  -------------------------------------------------------------------
                         required time                        -25.021    
                         arrival time                          99.549    
  -------------------------------------------------------------------
                         slack                                 74.528    

Slack (MET) :             74.579ns  (arrival time - required time)
  Source:                 iCPU/pc_reg[8]/C
                            (rising edge-triggered cell FDCE clocked by clk0_clk_wiz_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            iMEM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/ADDRARDADDR[10]
                            (rising edge-triggered cell RAMB36E1 clocked by clk90_clk_wiz_0  {rise@25.000ns fall@75.000ns period=100.000ns})
  Path Group:             clk90_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            -75.000ns  (clk90_clk_wiz_0 rise@25.000ns - clk0_clk_wiz_0 rise@100.000ns)
  Data Path Delay:        0.361ns  (logic 0.141ns (39.088%)  route 0.220ns (60.912%))
  Logic Levels:           0  
  Clock Path Skew:        0.374ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -1.142ns = ( 23.858 - 25.000 ) 
    Source Clock Delay      (SCD):    -0.761ns = ( 99.239 - 100.000 ) 
    Clock Pessimism Removal (CPR):    -0.755ns
  Clock Uncertainty:      0.225ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.198ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk0_clk_wiz_0 rise edge)
                                                    100.000   100.000 r  
    K17                  IBUF                         0.000   100.000 r  clk_125mhz_IBUF_inst/O
                         net (fo=2, routed)           0.440   100.440    iPLL/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.613    97.828 r  iPLL/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.696    98.524    iPLL/inst/clk0_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    98.550 r  iPLL/inst/clkout1_buf/O
                         net (fo=1069, routed)        0.689    99.239    iCPU/clk0
    SLICE_X91Y102        FDCE                                         r  iCPU/pc_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X91Y102        FDCE (Prop_fdce_C_Q)         0.141    99.380 r  iCPU/pc_reg[8]/Q
                         net (fo=3, routed)           0.220    99.600    iMEM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/addra[6]
    RAMB36_X4Y20         RAMB36E1                                     r  iMEM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/ADDRARDADDR[10]
  -------------------------------------------------------------------    -------------------

                         (clock clk90_clk_wiz_0 rise edge)
                                                     25.000    25.000 r  
    K17                  IBUF                         0.000    25.000 r  clk_125mhz_IBUF_inst/O
                         net (fo=2, routed)           0.480    25.480    iPLL/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.407    22.073 r  iPLL/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.752    22.825    iPLL/inst/clk90_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    22.854 r  iPLL/inst/clkout2_buf/O
                         net (fo=2, routed)           1.004    23.858    iMEM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/clka
    RAMB36_X4Y20         RAMB36E1                                     r  iMEM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/CLKARDCLK
                         clock pessimism              0.755    24.613    
                         clock uncertainty            0.225    24.838    
    RAMB36_X4Y20         RAMB36E1 (Hold_ramb36e1_CLKARDCLK_ADDRARDADDR[10])
                                                      0.183    25.021    iMEM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram
  -------------------------------------------------------------------
                         required time                        -25.021    
                         arrival time                          99.600    
  -------------------------------------------------------------------
                         slack                                 74.579    

Slack (MET) :             74.581ns  (arrival time - required time)
  Source:                 iCPU/pc_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by clk0_clk_wiz_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            iMEM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/ADDRARDADDR[4]
                            (rising edge-triggered cell RAMB36E1 clocked by clk90_clk_wiz_0  {rise@25.000ns fall@75.000ns period=100.000ns})
  Path Group:             clk90_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            -75.000ns  (clk90_clk_wiz_0 rise@25.000ns - clk0_clk_wiz_0 rise@100.000ns)
  Data Path Delay:        0.363ns  (logic 0.141ns (38.876%)  route 0.222ns (61.124%))
  Logic Levels:           0  
  Clock Path Skew:        0.374ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -1.142ns = ( 23.858 - 25.000 ) 
    Source Clock Delay      (SCD):    -0.761ns = ( 99.239 - 100.000 ) 
    Clock Pessimism Removal (CPR):    -0.755ns
  Clock Uncertainty:      0.225ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.198ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk0_clk_wiz_0 rise edge)
                                                    100.000   100.000 r  
    K17                  IBUF                         0.000   100.000 r  clk_125mhz_IBUF_inst/O
                         net (fo=2, routed)           0.440   100.440    iPLL/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.613    97.828 r  iPLL/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.696    98.524    iPLL/inst/clk0_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    98.550 r  iPLL/inst/clkout1_buf/O
                         net (fo=1069, routed)        0.689    99.239    iCPU/clk0
    SLICE_X91Y101        FDCE                                         r  iCPU/pc_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X91Y101        FDCE (Prop_fdce_C_Q)         0.141    99.380 r  iCPU/pc_reg[2]/Q
                         net (fo=3, routed)           0.222    99.602    iMEM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/addra[0]
    RAMB36_X4Y20         RAMB36E1                                     r  iMEM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/ADDRARDADDR[4]
  -------------------------------------------------------------------    -------------------

                         (clock clk90_clk_wiz_0 rise edge)
                                                     25.000    25.000 r  
    K17                  IBUF                         0.000    25.000 r  clk_125mhz_IBUF_inst/O
                         net (fo=2, routed)           0.480    25.480    iPLL/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.407    22.073 r  iPLL/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.752    22.825    iPLL/inst/clk90_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    22.854 r  iPLL/inst/clkout2_buf/O
                         net (fo=2, routed)           1.004    23.858    iMEM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/clka
    RAMB36_X4Y20         RAMB36E1                                     r  iMEM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/CLKARDCLK
                         clock pessimism              0.755    24.613    
                         clock uncertainty            0.225    24.838    
    RAMB36_X4Y20         RAMB36E1 (Hold_ramb36e1_CLKARDCLK_ADDRARDADDR[4])
                                                      0.183    25.021    iMEM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram
  -------------------------------------------------------------------
                         required time                        -25.021    
                         arrival time                          99.602    
  -------------------------------------------------------------------
                         slack                                 74.581    

Slack (MET) :             74.585ns  (arrival time - required time)
  Source:                 iCPU/pc_reg[6]/C
                            (rising edge-triggered cell FDCE clocked by clk0_clk_wiz_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            iMEM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/ADDRARDADDR[8]
                            (rising edge-triggered cell RAMB36E1 clocked by clk90_clk_wiz_0  {rise@25.000ns fall@75.000ns period=100.000ns})
  Path Group:             clk90_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            -75.000ns  (clk90_clk_wiz_0 rise@25.000ns - clk0_clk_wiz_0 rise@100.000ns)
  Data Path Delay:        0.367ns  (logic 0.141ns (38.449%)  route 0.226ns (61.551%))
  Logic Levels:           0  
  Clock Path Skew:        0.374ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -1.142ns = ( 23.858 - 25.000 ) 
    Source Clock Delay      (SCD):    -0.761ns = ( 99.239 - 100.000 ) 
    Clock Pessimism Removal (CPR):    -0.755ns
  Clock Uncertainty:      0.225ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.198ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk0_clk_wiz_0 rise edge)
                                                    100.000   100.000 r  
    K17                  IBUF                         0.000   100.000 r  clk_125mhz_IBUF_inst/O
                         net (fo=2, routed)           0.440   100.440    iPLL/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.613    97.828 r  iPLL/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.696    98.524    iPLL/inst/clk0_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    98.550 r  iPLL/inst/clkout1_buf/O
                         net (fo=1069, routed)        0.689    99.239    iCPU/clk0
    SLICE_X91Y102        FDCE                                         r  iCPU/pc_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X91Y102        FDCE (Prop_fdce_C_Q)         0.141    99.380 r  iCPU/pc_reg[6]/Q
                         net (fo=3, routed)           0.226    99.606    iMEM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/addra[4]
    RAMB36_X4Y20         RAMB36E1                                     r  iMEM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/ADDRARDADDR[8]
  -------------------------------------------------------------------    -------------------

                         (clock clk90_clk_wiz_0 rise edge)
                                                     25.000    25.000 r  
    K17                  IBUF                         0.000    25.000 r  clk_125mhz_IBUF_inst/O
                         net (fo=2, routed)           0.480    25.480    iPLL/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.407    22.073 r  iPLL/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.752    22.825    iPLL/inst/clk90_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    22.854 r  iPLL/inst/clkout2_buf/O
                         net (fo=2, routed)           1.004    23.858    iMEM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/clka
    RAMB36_X4Y20         RAMB36E1                                     r  iMEM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/CLKARDCLK
                         clock pessimism              0.755    24.613    
                         clock uncertainty            0.225    24.838    
    RAMB36_X4Y20         RAMB36E1 (Hold_ramb36e1_CLKARDCLK_ADDRARDADDR[8])
                                                      0.183    25.021    iMEM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram
  -------------------------------------------------------------------
                         required time                        -25.021    
                         arrival time                          99.606    
  -------------------------------------------------------------------
                         slack                                 74.585    

Slack (MET) :             74.588ns  (arrival time - required time)
  Source:                 iCPU/pc_reg[7]/C
                            (rising edge-triggered cell FDCE clocked by clk0_clk_wiz_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            iMEM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/ADDRARDADDR[9]
                            (rising edge-triggered cell RAMB36E1 clocked by clk90_clk_wiz_0  {rise@25.000ns fall@75.000ns period=100.000ns})
  Path Group:             clk90_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            -75.000ns  (clk90_clk_wiz_0 rise@25.000ns - clk0_clk_wiz_0 rise@100.000ns)
  Data Path Delay:        0.370ns  (logic 0.141ns (38.131%)  route 0.229ns (61.869%))
  Logic Levels:           0  
  Clock Path Skew:        0.374ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -1.142ns = ( 23.858 - 25.000 ) 
    Source Clock Delay      (SCD):    -0.761ns = ( 99.239 - 100.000 ) 
    Clock Pessimism Removal (CPR):    -0.755ns
  Clock Uncertainty:      0.225ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.198ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk0_clk_wiz_0 rise edge)
                                                    100.000   100.000 r  
    K17                  IBUF                         0.000   100.000 r  clk_125mhz_IBUF_inst/O
                         net (fo=2, routed)           0.440   100.440    iPLL/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.613    97.828 r  iPLL/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.696    98.524    iPLL/inst/clk0_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    98.550 r  iPLL/inst/clkout1_buf/O
                         net (fo=1069, routed)        0.689    99.239    iCPU/clk0
    SLICE_X91Y102        FDCE                                         r  iCPU/pc_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X91Y102        FDCE (Prop_fdce_C_Q)         0.141    99.380 r  iCPU/pc_reg[7]/Q
                         net (fo=3, routed)           0.229    99.609    iMEM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/addra[5]
    RAMB36_X4Y20         RAMB36E1                                     r  iMEM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/ADDRARDADDR[9]
  -------------------------------------------------------------------    -------------------

                         (clock clk90_clk_wiz_0 rise edge)
                                                     25.000    25.000 r  
    K17                  IBUF                         0.000    25.000 r  clk_125mhz_IBUF_inst/O
                         net (fo=2, routed)           0.480    25.480    iPLL/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.407    22.073 r  iPLL/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.752    22.825    iPLL/inst/clk90_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    22.854 r  iPLL/inst/clkout2_buf/O
                         net (fo=2, routed)           1.004    23.858    iMEM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/clka
    RAMB36_X4Y20         RAMB36E1                                     r  iMEM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/CLKARDCLK
                         clock pessimism              0.755    24.613    
                         clock uncertainty            0.225    24.838    
    RAMB36_X4Y20         RAMB36E1 (Hold_ramb36e1_CLKARDCLK_ADDRARDADDR[9])
                                                      0.183    25.021    iMEM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram
  -------------------------------------------------------------------
                         required time                        -25.021    
                         arrival time                          99.609    
  -------------------------------------------------------------------
                         slack                                 74.588    

Slack (MET) :             74.589ns  (arrival time - required time)
  Source:                 iCPU/pc_reg[9]/C
                            (rising edge-triggered cell FDCE clocked by clk0_clk_wiz_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            iMEM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/ADDRARDADDR[11]
                            (rising edge-triggered cell RAMB36E1 clocked by clk90_clk_wiz_0  {rise@25.000ns fall@75.000ns period=100.000ns})
  Path Group:             clk90_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            -75.000ns  (clk90_clk_wiz_0 rise@25.000ns - clk0_clk_wiz_0 rise@100.000ns)
  Data Path Delay:        0.371ns  (logic 0.141ns (38.046%)  route 0.230ns (61.954%))
  Logic Levels:           0  
  Clock Path Skew:        0.374ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -1.142ns = ( 23.858 - 25.000 ) 
    Source Clock Delay      (SCD):    -0.761ns = ( 99.239 - 100.000 ) 
    Clock Pessimism Removal (CPR):    -0.755ns
  Clock Uncertainty:      0.225ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.198ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk0_clk_wiz_0 rise edge)
                                                    100.000   100.000 r  
    K17                  IBUF                         0.000   100.000 r  clk_125mhz_IBUF_inst/O
                         net (fo=2, routed)           0.440   100.440    iPLL/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.613    97.828 r  iPLL/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.696    98.524    iPLL/inst/clk0_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    98.550 r  iPLL/inst/clkout1_buf/O
                         net (fo=1069, routed)        0.689    99.239    iCPU/clk0
    SLICE_X91Y102        FDCE                                         r  iCPU/pc_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X91Y102        FDCE (Prop_fdce_C_Q)         0.141    99.380 r  iCPU/pc_reg[9]/Q
                         net (fo=3, routed)           0.230    99.610    iMEM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/addra[7]
    RAMB36_X4Y20         RAMB36E1                                     r  iMEM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/ADDRARDADDR[11]
  -------------------------------------------------------------------    -------------------

                         (clock clk90_clk_wiz_0 rise edge)
                                                     25.000    25.000 r  
    K17                  IBUF                         0.000    25.000 r  clk_125mhz_IBUF_inst/O
                         net (fo=2, routed)           0.480    25.480    iPLL/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.407    22.073 r  iPLL/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.752    22.825    iPLL/inst/clk90_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    22.854 r  iPLL/inst/clkout2_buf/O
                         net (fo=2, routed)           1.004    23.858    iMEM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/clka
    RAMB36_X4Y20         RAMB36E1                                     r  iMEM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/CLKARDCLK
                         clock pessimism              0.755    24.613    
                         clock uncertainty            0.225    24.838    
    RAMB36_X4Y20         RAMB36E1 (Hold_ramb36e1_CLKARDCLK_ADDRARDADDR[11])
                                                      0.183    25.021    iMEM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram
  -------------------------------------------------------------------
                         required time                        -25.021    
                         arrival time                          99.610    
  -------------------------------------------------------------------
                         slack                                 74.589    

Slack (MET) :             74.635ns  (arrival time - required time)
  Source:                 iCPU/pc_reg[12]/C
                            (rising edge-triggered cell FDCE clocked by clk0_clk_wiz_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            iMEM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/ADDRARDADDR[14]
                            (rising edge-triggered cell RAMB36E1 clocked by clk90_clk_wiz_0  {rise@25.000ns fall@75.000ns period=100.000ns})
  Path Group:             clk90_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            -75.000ns  (clk90_clk_wiz_0 rise@25.000ns - clk0_clk_wiz_0 rise@100.000ns)
  Data Path Delay:        0.417ns  (logic 0.141ns (33.820%)  route 0.276ns (66.180%))
  Logic Levels:           0  
  Clock Path Skew:        0.374ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -1.143ns = ( 23.857 - 25.000 ) 
    Source Clock Delay      (SCD):    -0.762ns = ( 99.238 - 100.000 ) 
    Clock Pessimism Removal (CPR):    -0.755ns
  Clock Uncertainty:      0.225ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.198ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk0_clk_wiz_0 rise edge)
                                                    100.000   100.000 r  
    K17                  IBUF                         0.000   100.000 r  clk_125mhz_IBUF_inst/O
                         net (fo=2, routed)           0.440   100.440    iPLL/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.613    97.828 r  iPLL/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.696    98.524    iPLL/inst/clk0_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    98.550 r  iPLL/inst/clkout1_buf/O
                         net (fo=1069, routed)        0.688    99.238    iCPU/clk0
    SLICE_X91Y103        FDCE                                         r  iCPU/pc_reg[12]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X91Y103        FDCE (Prop_fdce_C_Q)         0.141    99.379 r  iCPU/pc_reg[12]/Q
                         net (fo=3, routed)           0.276    99.655    iMEM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_init.ram/addra[10]
    RAMB36_X4Y21         RAMB36E1                                     r  iMEM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/ADDRARDADDR[14]
  -------------------------------------------------------------------    -------------------

                         (clock clk90_clk_wiz_0 rise edge)
                                                     25.000    25.000 r  
    K17                  IBUF                         0.000    25.000 r  clk_125mhz_IBUF_inst/O
                         net (fo=2, routed)           0.480    25.480    iPLL/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.407    22.073 r  iPLL/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.752    22.825    iPLL/inst/clk90_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    22.854 r  iPLL/inst/clkout2_buf/O
                         net (fo=2, routed)           1.003    23.857    iMEM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_init.ram/clka
    RAMB36_X4Y21         RAMB36E1                                     r  iMEM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/CLKARDCLK
                         clock pessimism              0.755    24.612    
                         clock uncertainty            0.225    24.837    
    RAMB36_X4Y21         RAMB36E1 (Hold_ramb36e1_CLKARDCLK_ADDRARDADDR[14])
                                                      0.183    25.020    iMEM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram
  -------------------------------------------------------------------
                         required time                        -25.020    
                         arrival time                          99.655    
  -------------------------------------------------------------------
                         slack                                 74.635    

Slack (MET) :             74.645ns  (arrival time - required time)
  Source:                 iCPU/pc_reg[5]/C
                            (rising edge-triggered cell FDCE clocked by clk0_clk_wiz_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            iMEM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/ADDRARDADDR[7]
                            (rising edge-triggered cell RAMB36E1 clocked by clk90_clk_wiz_0  {rise@25.000ns fall@75.000ns period=100.000ns})
  Path Group:             clk90_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            -75.000ns  (clk90_clk_wiz_0 rise@25.000ns - clk0_clk_wiz_0 rise@100.000ns)
  Data Path Delay:        0.427ns  (logic 0.141ns (33.032%)  route 0.286ns (66.968%))
  Logic Levels:           0  
  Clock Path Skew:        0.374ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -1.142ns = ( 23.858 - 25.000 ) 
    Source Clock Delay      (SCD):    -0.761ns = ( 99.239 - 100.000 ) 
    Clock Pessimism Removal (CPR):    -0.755ns
  Clock Uncertainty:      0.225ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.198ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk0_clk_wiz_0 rise edge)
                                                    100.000   100.000 r  
    K17                  IBUF                         0.000   100.000 r  clk_125mhz_IBUF_inst/O
                         net (fo=2, routed)           0.440   100.440    iPLL/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.613    97.828 r  iPLL/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.696    98.524    iPLL/inst/clk0_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    98.550 r  iPLL/inst/clkout1_buf/O
                         net (fo=1069, routed)        0.689    99.239    iCPU/clk0
    SLICE_X91Y101        FDCE                                         r  iCPU/pc_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X91Y101        FDCE (Prop_fdce_C_Q)         0.141    99.380 r  iCPU/pc_reg[5]/Q
                         net (fo=3, routed)           0.286    99.666    iMEM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/addra[3]
    RAMB36_X4Y20         RAMB36E1                                     r  iMEM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/ADDRARDADDR[7]
  -------------------------------------------------------------------    -------------------

                         (clock clk90_clk_wiz_0 rise edge)
                                                     25.000    25.000 r  
    K17                  IBUF                         0.000    25.000 r  clk_125mhz_IBUF_inst/O
                         net (fo=2, routed)           0.480    25.480    iPLL/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.407    22.073 r  iPLL/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.752    22.825    iPLL/inst/clk90_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    22.854 r  iPLL/inst/clkout2_buf/O
                         net (fo=2, routed)           1.004    23.858    iMEM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/clka
    RAMB36_X4Y20         RAMB36E1                                     r  iMEM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/CLKARDCLK
                         clock pessimism              0.755    24.613    
                         clock uncertainty            0.225    24.838    
    RAMB36_X4Y20         RAMB36E1 (Hold_ramb36e1_CLKARDCLK_ADDRARDADDR[7])
                                                      0.183    25.021    iMEM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram
  -------------------------------------------------------------------
                         required time                        -25.021    
                         arrival time                          99.666    
  -------------------------------------------------------------------
                         slack                                 74.645    

Slack (MET) :             74.647ns  (arrival time - required time)
  Source:                 iCPU/pc_reg[3]/C
                            (rising edge-triggered cell FDCE clocked by clk0_clk_wiz_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            iMEM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/ADDRARDADDR[5]
                            (rising edge-triggered cell RAMB36E1 clocked by clk90_clk_wiz_0  {rise@25.000ns fall@75.000ns period=100.000ns})
  Path Group:             clk90_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            -75.000ns  (clk90_clk_wiz_0 rise@25.000ns - clk0_clk_wiz_0 rise@100.000ns)
  Data Path Delay:        0.429ns  (logic 0.141ns (32.876%)  route 0.288ns (67.124%))
  Logic Levels:           0  
  Clock Path Skew:        0.374ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -1.142ns = ( 23.858 - 25.000 ) 
    Source Clock Delay      (SCD):    -0.761ns = ( 99.239 - 100.000 ) 
    Clock Pessimism Removal (CPR):    -0.755ns
  Clock Uncertainty:      0.225ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.198ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk0_clk_wiz_0 rise edge)
                                                    100.000   100.000 r  
    K17                  IBUF                         0.000   100.000 r  clk_125mhz_IBUF_inst/O
                         net (fo=2, routed)           0.440   100.440    iPLL/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.613    97.828 r  iPLL/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.696    98.524    iPLL/inst/clk0_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    98.550 r  iPLL/inst/clkout1_buf/O
                         net (fo=1069, routed)        0.689    99.239    iCPU/clk0
    SLICE_X91Y101        FDCE                                         r  iCPU/pc_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X91Y101        FDCE (Prop_fdce_C_Q)         0.141    99.380 r  iCPU/pc_reg[3]/Q
                         net (fo=3, routed)           0.288    99.668    iMEM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/addra[1]
    RAMB36_X4Y20         RAMB36E1                                     r  iMEM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/ADDRARDADDR[5]
  -------------------------------------------------------------------    -------------------

                         (clock clk90_clk_wiz_0 rise edge)
                                                     25.000    25.000 r  
    K17                  IBUF                         0.000    25.000 r  clk_125mhz_IBUF_inst/O
                         net (fo=2, routed)           0.480    25.480    iPLL/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.407    22.073 r  iPLL/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.752    22.825    iPLL/inst/clk90_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    22.854 r  iPLL/inst/clkout2_buf/O
                         net (fo=2, routed)           1.004    23.858    iMEM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/clka
    RAMB36_X4Y20         RAMB36E1                                     r  iMEM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/CLKARDCLK
                         clock pessimism              0.755    24.613    
                         clock uncertainty            0.225    24.838    
    RAMB36_X4Y20         RAMB36E1 (Hold_ramb36e1_CLKARDCLK_ADDRARDADDR[5])
                                                      0.183    25.021    iMEM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram
  -------------------------------------------------------------------
                         required time                        -25.021    
                         arrival time                          99.668    
  -------------------------------------------------------------------
                         slack                                 74.647    

Slack (MET) :             74.686ns  (arrival time - required time)
  Source:                 iCPU/pc_reg[8]/C
                            (rising edge-triggered cell FDCE clocked by clk0_clk_wiz_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            iMEM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/ADDRARDADDR[10]
                            (rising edge-triggered cell RAMB36E1 clocked by clk90_clk_wiz_0  {rise@25.000ns fall@75.000ns period=100.000ns})
  Path Group:             clk90_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            -75.000ns  (clk90_clk_wiz_0 rise@25.000ns - clk0_clk_wiz_0 rise@100.000ns)
  Data Path Delay:        0.467ns  (logic 0.141ns (30.211%)  route 0.326ns (69.789%))
  Logic Levels:           0  
  Clock Path Skew:        0.373ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -1.143ns = ( 23.857 - 25.000 ) 
    Source Clock Delay      (SCD):    -0.761ns = ( 99.239 - 100.000 ) 
    Clock Pessimism Removal (CPR):    -0.755ns
  Clock Uncertainty:      0.225ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.198ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk0_clk_wiz_0 rise edge)
                                                    100.000   100.000 r  
    K17                  IBUF                         0.000   100.000 r  clk_125mhz_IBUF_inst/O
                         net (fo=2, routed)           0.440   100.440    iPLL/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.613    97.828 r  iPLL/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.696    98.524    iPLL/inst/clk0_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    98.550 r  iPLL/inst/clkout1_buf/O
                         net (fo=1069, routed)        0.689    99.239    iCPU/clk0
    SLICE_X91Y102        FDCE                                         r  iCPU/pc_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X91Y102        FDCE (Prop_fdce_C_Q)         0.141    99.380 r  iCPU/pc_reg[8]/Q
                         net (fo=3, routed)           0.326    99.706    iMEM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_init.ram/addra[6]
    RAMB36_X4Y21         RAMB36E1                                     r  iMEM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/ADDRARDADDR[10]
  -------------------------------------------------------------------    -------------------

                         (clock clk90_clk_wiz_0 rise edge)
                                                     25.000    25.000 r  
    K17                  IBUF                         0.000    25.000 r  clk_125mhz_IBUF_inst/O
                         net (fo=2, routed)           0.480    25.480    iPLL/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.407    22.073 r  iPLL/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.752    22.825    iPLL/inst/clk90_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    22.854 r  iPLL/inst/clkout2_buf/O
                         net (fo=2, routed)           1.003    23.857    iMEM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_init.ram/clka
    RAMB36_X4Y21         RAMB36E1                                     r  iMEM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/CLKARDCLK
                         clock pessimism              0.755    24.612    
                         clock uncertainty            0.225    24.837    
    RAMB36_X4Y21         RAMB36E1 (Hold_ramb36e1_CLKARDCLK_ADDRARDADDR[10])
                                                      0.183    25.020    iMEM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram
  -------------------------------------------------------------------
                         required time                        -25.020    
                         arrival time                          99.706    
  -------------------------------------------------------------------
                         slack                                 74.686    





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  
  To Clock:  

Max Delay             1 Endpoint
Min Delay             1 Endpoint
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 btn
                            (input port)
  Destination:            rst_reg/D
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        3.512ns  (logic 1.693ns (48.215%)  route 1.819ns (51.785%))
  Logic Levels:           2  (IBUF=1 LUT2=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    Y16                                               0.000     0.000 r  btn (IN)
                         net (fo=0)                   0.000     0.000    btn
    Y16                  IBUF (Prop_ibuf_I_O)         1.569     1.569 r  btn_IBUF_inst/O
                         net (fo=2, routed)           1.819     3.388    btn_IBUF
    SLICE_X113Y102       LUT2 (Prop_lut2_I0_O)        0.124     3.512 r  rst_i_1/O
                         net (fo=1, routed)           0.000     3.512    rst_i_1_n_0
    SLICE_X113Y102       FDRE                                         r  rst_reg/D
  -------------------------------------------------------------------    -------------------





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 iPLL/inst/mmcm_adv_inst/LOCKED
                            (internal pin)
  Destination:            rst_reg/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.389ns  (logic 0.045ns (11.560%)  route 0.344ns (88.440%))
  Logic Levels:           1  (LUT2=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    MMCME2_ADV_X1Y2      MMCME2_ADV                   0.000     0.000 f  iPLL/inst/mmcm_adv_inst/LOCKED
                         net (fo=1, routed)           0.344     0.344    locked
    SLICE_X113Y102       LUT2 (Prop_lut2_I1_O)        0.045     0.389 r  rst_i_1/O
                         net (fo=1, routed)           0.000     0.389    rst_i_1_n_0
    SLICE_X113Y102       FDRE                                         r  rst_reg/D
  -------------------------------------------------------------------    -------------------





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  clk0_clk_wiz_0
  To Clock:  

Max Delay            18 Endpoints
Min Delay            18 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 iSeg7/seg_com_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by clk0_clk_wiz_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            seg_data[1]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        13.665ns  (logic 4.516ns (33.050%)  route 9.149ns (66.950%))
  Logic Levels:           3  (LUT3=1 LUT6=1 OBUF=1)
  Clock Uncertainty:      0.199ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.198ns
    Phase Error              (PE):    0.097ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk0_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    K17                  IBUF                         0.000     0.000 r  clk_125mhz_IBUF_inst/O
                         net (fo=2, routed)           1.285     1.285    iPLL/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.759    -6.474 r  iPLL/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.206    -4.268    iPLL/inst/clk0_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -4.167 r  iPLL/inst/clkout1_buf/O
                         net (fo=1069, routed)        1.785    -2.382    iSeg7/clk0
    SLICE_X98Y96         FDCE                                         r  iSeg7/seg_com_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X98Y96         FDCE (Prop_fdce_C_Q)         0.518    -1.864 r  iSeg7/seg_com_reg[2]/Q
                         net (fo=9, routed)           1.020    -0.844    iGPIO/seg_data_OBUF[6]_inst_i_1_0[2]
    SLICE_X98Y97         LUT6 (Prop_lut6_I2_O)        0.124    -0.720 r  iGPIO/seg_data_OBUF[1]_inst_i_3/O
                         net (fo=1, routed)           0.844     0.124    iGPIO/seg_data_OBUF[1]_inst_i_3_n_0
    SLICE_X96Y97         LUT3 (Prop_lut3_I2_O)        0.150     0.274 r  iGPIO/seg_data_OBUF[1]_inst_i_1/O
                         net (fo=1, routed)           7.285     7.559    seg_data_OBUF[1]
    V6                   OBUF (Prop_obuf_I_O)         3.724    11.283 r  seg_data_OBUF[1]_inst/O
                         net (fo=0)                   0.000    11.283    seg_data[1]
    V6                                                                r  seg_data[1] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 iSeg7/seg_com_reg[5]/C
                            (rising edge-triggered cell FDPE clocked by clk0_clk_wiz_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            seg_data[4]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        13.170ns  (logic 4.691ns (35.619%)  route 8.479ns (64.381%))
  Logic Levels:           3  (LUT3=1 LUT6=1 OBUF=1)
  Clock Uncertainty:      0.199ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.198ns
    Phase Error              (PE):    0.097ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk0_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    K17                  IBUF                         0.000     0.000 r  clk_125mhz_IBUF_inst/O
                         net (fo=2, routed)           1.285     1.285    iPLL/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.759    -6.474 r  iPLL/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.206    -4.268    iPLL/inst/clk0_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -4.167 r  iPLL/inst/clkout1_buf/O
                         net (fo=1069, routed)        1.785    -2.382    iSeg7/clk0
    SLICE_X99Y96         FDPE                                         r  iSeg7/seg_com_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X99Y96         FDPE (Prop_fdpe_C_Q)         0.419    -1.963 r  iSeg7/seg_com_reg[5]/Q
                         net (fo=9, routed)           1.242    -0.721    iGPIO/seg_data_OBUF[6]_inst_i_1_0[5]
    SLICE_X97Y97         LUT6 (Prop_lut6_I2_O)        0.297    -0.424 r  iGPIO/seg_data_OBUF[4]_inst_i_2/O
                         net (fo=1, routed)           0.665     0.241    iGPIO/seg_data_OBUF[4]_inst_i_2_n_0
    SLICE_X97Y97         LUT3 (Prop_lut3_I1_O)        0.152     0.393 r  iGPIO/seg_data_OBUF[4]_inst_i_1/O
                         net (fo=1, routed)           6.572     6.965    seg_data_OBUF[4]
    V7                   OBUF (Prop_obuf_I_O)         3.823    10.788 r  seg_data_OBUF[4]_inst/O
                         net (fo=0)                   0.000    10.788    seg_data[4]
    V7                                                                r  seg_data[4] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 iGPIO/HEX4_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk0_clk_wiz_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            seg_data[5]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        13.039ns  (logic 4.525ns (34.707%)  route 8.513ns (65.293%))
  Logic Levels:           3  (LUT3=1 LUT6=1 OBUF=1)
  Clock Uncertainty:      0.199ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.198ns
    Phase Error              (PE):    0.097ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk0_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    K17                  IBUF                         0.000     0.000 r  clk_125mhz_IBUF_inst/O
                         net (fo=2, routed)           1.285     1.285    iPLL/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.759    -6.474 r  iPLL/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.206    -4.268    iPLL/inst/clk0_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -4.167 r  iPLL/inst/clkout1_buf/O
                         net (fo=1069, routed)        1.786    -2.381    iGPIO/clk0
    SLICE_X98Y98         FDRE                                         r  iGPIO/HEX4_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X98Y98         FDRE (Prop_fdre_C_Q)         0.478    -1.903 r  iGPIO/HEX4_reg[4]/Q
                         net (fo=1, routed)           0.989    -0.914    iGPIO/data4[5]
    SLICE_X98Y97         LUT6 (Prop_lut6_I5_O)        0.295    -0.619 r  iGPIO/seg_data_OBUF[5]_inst_i_3/O
                         net (fo=1, routed)           0.856     0.237    iGPIO/seg_data_OBUF[5]_inst_i_3_n_0
    SLICE_X97Y97         LUT3 (Prop_lut3_I2_O)        0.124     0.361 r  iGPIO/seg_data_OBUF[5]_inst_i_1/O
                         net (fo=1, routed)           6.668     7.029    seg_data_OBUF[5]
    U7                   OBUF (Prop_obuf_I_O)         3.628    10.658 r  seg_data_OBUF[5]_inst/O
                         net (fo=0)                   0.000    10.658    seg_data[5]
    U7                                                                r  seg_data[5] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 iSeg7/seg_com_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by clk0_clk_wiz_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            seg_data[6]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        12.901ns  (logic 4.624ns (35.841%)  route 8.277ns (64.159%))
  Logic Levels:           3  (LUT3=1 LUT6=1 OBUF=1)
  Clock Uncertainty:      0.199ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.198ns
    Phase Error              (PE):    0.097ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk0_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    K17                  IBUF                         0.000     0.000 r  clk_125mhz_IBUF_inst/O
                         net (fo=2, routed)           1.285     1.285    iPLL/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.759    -6.474 r  iPLL/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.206    -4.268    iPLL/inst/clk0_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -4.167 r  iPLL/inst/clkout1_buf/O
                         net (fo=1069, routed)        1.785    -2.382    iSeg7/clk0
    SLICE_X98Y96         FDCE                                         r  iSeg7/seg_com_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X98Y96         FDCE (Prop_fdce_C_Q)         0.518    -1.864 r  iSeg7/seg_com_reg[0]/Q
                         net (fo=9, routed)           1.364    -0.500    iGPIO/seg_data_OBUF[6]_inst_i_1_0[0]
    SLICE_X98Y97         LUT6 (Prop_lut6_I1_O)        0.124    -0.376 r  iGPIO/seg_data_OBUF[6]_inst_i_4/O
                         net (fo=1, routed)           0.817     0.441    iGPIO/seg_data_OBUF[6]_inst_i_4_n_0
    SLICE_X97Y97         LUT3 (Prop_lut3_I2_O)        0.152     0.593 r  iGPIO/seg_data_OBUF[6]_inst_i_1/O
                         net (fo=1, routed)           6.096     6.689    seg_data_OBUF[6]
    W8                   OBUF (Prop_obuf_I_O)         3.830    10.519 r  seg_data_OBUF[6]_inst/O
                         net (fo=0)                   0.000    10.519    seg_data[6]
    W8                                                                r  seg_data[6] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 iSeg7/seg_com_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by clk0_clk_wiz_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            seg_data[3]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        12.102ns  (logic 4.334ns (35.809%)  route 7.769ns (64.191%))
  Logic Levels:           3  (LUT3=1 LUT6=1 OBUF=1)
  Clock Uncertainty:      0.199ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.198ns
    Phase Error              (PE):    0.097ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk0_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    K17                  IBUF                         0.000     0.000 r  clk_125mhz_IBUF_inst/O
                         net (fo=2, routed)           1.285     1.285    iPLL/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.759    -6.474 r  iPLL/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.206    -4.268    iPLL/inst/clk0_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -4.167 r  iPLL/inst/clkout1_buf/O
                         net (fo=1069, routed)        1.785    -2.382    iSeg7/clk0
    SLICE_X98Y96         FDCE                                         r  iSeg7/seg_com_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X98Y96         FDCE (Prop_fdce_C_Q)         0.518    -1.864 r  iSeg7/seg_com_reg[2]/Q
                         net (fo=9, routed)           1.010    -0.854    iGPIO/seg_data_OBUF[6]_inst_i_1_0[2]
    SLICE_X98Y98         LUT6 (Prop_lut6_I2_O)        0.124    -0.730 r  iGPIO/seg_data_OBUF[3]_inst_i_3/O
                         net (fo=1, routed)           0.805     0.075    iGPIO/seg_data_OBUF[3]_inst_i_3_n_0
    SLICE_X97Y97         LUT3 (Prop_lut3_I2_O)        0.124     0.199 r  iGPIO/seg_data_OBUF[3]_inst_i_1/O
                         net (fo=1, routed)           5.954     6.153    seg_data_OBUF[3]
    Y7                   OBUF (Prop_obuf_I_O)         3.568     9.720 r  seg_data_OBUF[3]_inst/O
                         net (fo=0)                   0.000     9.720    seg_data[3]
    Y7                                                                r  seg_data[3] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 iSeg7/seg_com_reg[5]/C
                            (rising edge-triggered cell FDPE clocked by clk0_clk_wiz_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            seg_data[2]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        12.076ns  (logic 4.393ns (36.381%)  route 7.682ns (63.619%))
  Logic Levels:           3  (LUT3=1 LUT6=1 OBUF=1)
  Clock Uncertainty:      0.199ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.198ns
    Phase Error              (PE):    0.097ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk0_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    K17                  IBUF                         0.000     0.000 r  clk_125mhz_IBUF_inst/O
                         net (fo=2, routed)           1.285     1.285    iPLL/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.759    -6.474 r  iPLL/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.206    -4.268    iPLL/inst/clk0_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -4.167 r  iPLL/inst/clkout1_buf/O
                         net (fo=1069, routed)        1.785    -2.382    iSeg7/clk0
    SLICE_X99Y96         FDPE                                         r  iSeg7/seg_com_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X99Y96         FDPE (Prop_fdpe_C_Q)         0.419    -1.963 r  iSeg7/seg_com_reg[5]/Q
                         net (fo=9, routed)           0.797    -1.166    iSeg7/Q[5]
    SLICE_X99Y97         LUT6 (Prop_lut6_I5_O)        0.297    -0.869 r  iSeg7/seg_data_OBUF[6]_inst_i_2/O
                         net (fo=6, routed)           0.830    -0.039    iGPIO/seg_data[1]
    SLICE_X96Y97         LUT3 (Prop_lut3_I0_O)        0.124     0.085 r  iGPIO/seg_data_OBUF[2]_inst_i_1/O
                         net (fo=1, routed)           6.056     6.140    seg_data_OBUF[2]
    Y6                   OBUF (Prop_obuf_I_O)         3.553     9.694 r  seg_data_OBUF[2]_inst/O
                         net (fo=0)                   0.000     9.694    seg_data[2]
    Y6                                                                r  seg_data[2] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 iCPU/regfile_inst/x10_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk0_clk_wiz_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            iDec/cs_gpio_reg/CLR
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        10.253ns  (logic 2.771ns (27.027%)  route 7.482ns (72.973%))
  Logic Levels:           12  (CARRY4=4 LUT2=1 LUT6=6 MUXF7=1)
  Clock Uncertainty:      0.199ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.198ns
    Phase Error              (PE):    0.097ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk0_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    K17                  IBUF                         0.000     0.000 r  clk_125mhz_IBUF_inst/O
                         net (fo=2, routed)           1.285     1.285    iPLL/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.759    -6.474 r  iPLL/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.206    -4.268    iPLL/inst/clk0_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -4.167 r  iPLL/inst/clkout1_buf/O
                         net (fo=1069, routed)        1.976    -2.191    iCPU/regfile_inst/clk0
    SLICE_X93Y101        FDRE                                         r  iCPU/regfile_inst/x10_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X93Y101        FDRE (Prop_fdre_C_Q)         0.456    -1.735 r  iCPU/regfile_inst/x10_reg[2]/Q
                         net (fo=2, routed)           1.351    -0.384    iCPU/regfile_inst/x10_reg_n_0_[2]
    SLICE_X105Y98        LUT6 (Prop_lut6_I1_O)        0.124    -0.260 r  iCPU/regfile_inst/iMEM_i_399/O
                         net (fo=1, routed)           0.000    -0.260    iCPU/regfile_inst/iMEM_i_399_n_0
    SLICE_X105Y98        MUXF7 (Prop_muxf7_I0_O)      0.212    -0.048 r  iCPU/regfile_inst/iMEM_i_153/O
                         net (fo=1, routed)           0.942     0.894    iCPU/regfile_inst/iMEM_i_153_n_0
    SLICE_X109Y98        LUT6 (Prop_lut6_I3_O)        0.299     1.193 r  iCPU/regfile_inst/iMEM_i_31/O
                         net (fo=9, routed)           1.105     2.298    iCPU/regfile_inst/dinb[2]
    SLICE_X93Y100        LUT6 (Prop_lut6_I2_O)        0.124     2.422 r  iCPU/regfile_inst/result0_carry_i_23/O
                         net (fo=1, routed)           0.594     3.016    iCPU/regfile_inst/alusrc2[2]
    SLICE_X93Y101        LUT2 (Prop_lut2_I1_O)        0.124     3.140 r  iCPU/regfile_inst/result0_carry_i_6/O
                         net (fo=1, routed)           0.000     3.140    iCPU/alu_inst/S[2]
    SLICE_X93Y101        CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.398     3.538 r  iCPU/alu_inst/result0_carry/CO[3]
                         net (fo=1, routed)           0.000     3.538    iCPU/alu_inst/result0_carry_n_0
    SLICE_X93Y102        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     3.652 r  iCPU/alu_inst/result0_carry__0/CO[3]
                         net (fo=1, routed)           0.000     3.652    iCPU/alu_inst/result0_carry__0_n_0
    SLICE_X93Y103        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     3.766 r  iCPU/alu_inst/result0_carry__1/CO[3]
                         net (fo=1, routed)           0.000     3.766    iCPU/alu_inst/result0_carry__1_n_0
    SLICE_X93Y104        CARRY4 (Prop_carry4_CI_O[2])
                                                      0.256     4.022 r  iCPU/alu_inst/result0_carry__2/O[2]
                         net (fo=33, routed)          1.771     5.793    iCPU/alu_inst/D[14]
    SLICE_X94Y107        LUT6 (Prop_lut6_I2_O)        0.302     6.095 f  iCPU/alu_inst/cs_mem_reg_i_19/O
                         net (fo=1, routed)           0.715     6.810    iCPU/alu_inst/cs_mem_reg_i_19_n_0
    SLICE_X94Y107        LUT6 (Prop_lut6_I2_O)        0.124     6.934 f  iCPU/alu_inst/cs_mem_reg_i_9/O
                         net (fo=1, routed)           0.427     7.361    iCPU/alu_inst/cs_mem_reg_i_9_n_0
    SLICE_X94Y108        LUT6 (Prop_lut6_I2_O)        0.124     7.485 f  iCPU/alu_inst/cs_mem_reg_i_2/O
                         net (fo=2, routed)           0.577     8.062    iDec/HEX4_reg[5]_0
    SLICE_X94Y108        LDCE                                         f  iDec/cs_gpio_reg/CLR
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 iCPU/regfile_inst/x10_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk0_clk_wiz_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            iDec/cs_mem_reg/PRE
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        10.253ns  (logic 2.771ns (27.027%)  route 7.482ns (72.973%))
  Logic Levels:           12  (CARRY4=4 LUT2=1 LUT6=6 MUXF7=1)
  Clock Uncertainty:      0.199ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.198ns
    Phase Error              (PE):    0.097ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk0_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    K17                  IBUF                         0.000     0.000 r  clk_125mhz_IBUF_inst/O
                         net (fo=2, routed)           1.285     1.285    iPLL/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.759    -6.474 r  iPLL/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.206    -4.268    iPLL/inst/clk0_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -4.167 r  iPLL/inst/clkout1_buf/O
                         net (fo=1069, routed)        1.976    -2.191    iCPU/regfile_inst/clk0
    SLICE_X93Y101        FDRE                                         r  iCPU/regfile_inst/x10_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X93Y101        FDRE (Prop_fdre_C_Q)         0.456    -1.735 r  iCPU/regfile_inst/x10_reg[2]/Q
                         net (fo=2, routed)           1.351    -0.384    iCPU/regfile_inst/x10_reg_n_0_[2]
    SLICE_X105Y98        LUT6 (Prop_lut6_I1_O)        0.124    -0.260 r  iCPU/regfile_inst/iMEM_i_399/O
                         net (fo=1, routed)           0.000    -0.260    iCPU/regfile_inst/iMEM_i_399_n_0
    SLICE_X105Y98        MUXF7 (Prop_muxf7_I0_O)      0.212    -0.048 r  iCPU/regfile_inst/iMEM_i_153/O
                         net (fo=1, routed)           0.942     0.894    iCPU/regfile_inst/iMEM_i_153_n_0
    SLICE_X109Y98        LUT6 (Prop_lut6_I3_O)        0.299     1.193 r  iCPU/regfile_inst/iMEM_i_31/O
                         net (fo=9, routed)           1.105     2.298    iCPU/regfile_inst/dinb[2]
    SLICE_X93Y100        LUT6 (Prop_lut6_I2_O)        0.124     2.422 r  iCPU/regfile_inst/result0_carry_i_23/O
                         net (fo=1, routed)           0.594     3.016    iCPU/regfile_inst/alusrc2[2]
    SLICE_X93Y101        LUT2 (Prop_lut2_I1_O)        0.124     3.140 r  iCPU/regfile_inst/result0_carry_i_6/O
                         net (fo=1, routed)           0.000     3.140    iCPU/alu_inst/S[2]
    SLICE_X93Y101        CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.398     3.538 r  iCPU/alu_inst/result0_carry/CO[3]
                         net (fo=1, routed)           0.000     3.538    iCPU/alu_inst/result0_carry_n_0
    SLICE_X93Y102        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     3.652 r  iCPU/alu_inst/result0_carry__0/CO[3]
                         net (fo=1, routed)           0.000     3.652    iCPU/alu_inst/result0_carry__0_n_0
    SLICE_X93Y103        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     3.766 r  iCPU/alu_inst/result0_carry__1/CO[3]
                         net (fo=1, routed)           0.000     3.766    iCPU/alu_inst/result0_carry__1_n_0
    SLICE_X93Y104        CARRY4 (Prop_carry4_CI_O[2])
                                                      0.256     4.022 r  iCPU/alu_inst/result0_carry__2/O[2]
                         net (fo=33, routed)          1.771     5.793    iCPU/alu_inst/D[14]
    SLICE_X94Y107        LUT6 (Prop_lut6_I2_O)        0.302     6.095 f  iCPU/alu_inst/cs_mem_reg_i_19/O
                         net (fo=1, routed)           0.715     6.810    iCPU/alu_inst/cs_mem_reg_i_19_n_0
    SLICE_X94Y107        LUT6 (Prop_lut6_I2_O)        0.124     6.934 f  iCPU/alu_inst/cs_mem_reg_i_9/O
                         net (fo=1, routed)           0.427     7.361    iCPU/alu_inst/cs_mem_reg_i_9_n_0
    SLICE_X94Y108        LUT6 (Prop_lut6_I2_O)        0.124     7.485 f  iCPU/alu_inst/cs_mem_reg_i_2/O
                         net (fo=2, routed)           0.577     8.062    iDec/HEX4_reg[5]_0
    SLICE_X94Y108        LDPE                                         f  iDec/cs_mem_reg/PRE
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 iGPIO/LEDS_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk0_clk_wiz_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            leds[2]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        7.315ns  (logic 4.018ns (54.935%)  route 3.296ns (45.065%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.199ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.198ns
    Phase Error              (PE):    0.097ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk0_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    K17                  IBUF                         0.000     0.000 r  clk_125mhz_IBUF_inst/O
                         net (fo=2, routed)           1.285     1.285    iPLL/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.759    -6.474 r  iPLL/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.206    -4.268    iPLL/inst/clk0_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -4.167 r  iPLL/inst/clkout1_buf/O
                         net (fo=1069, routed)        2.058    -2.109    iGPIO/clk0
    SLICE_X112Y101       FDRE                                         r  iGPIO/LEDS_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X112Y101       FDRE (Prop_fdre_C_Q)         0.518    -1.591 r  iGPIO/LEDS_reg[2]/Q
                         net (fo=1, routed)           3.296     1.705    leds_OBUF[2]
    G14                  OBUF (Prop_obuf_I_O)         3.500     5.206 r  leds_OBUF[2]_inst/O
                         net (fo=0)                   0.000     5.206    leds[2]
    G14                                                               r  leds[2] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 iGPIO/LEDS_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk0_clk_wiz_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            leds[3]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        7.102ns  (logic 4.008ns (56.434%)  route 3.094ns (43.566%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.199ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.198ns
    Phase Error              (PE):    0.097ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk0_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    K17                  IBUF                         0.000     0.000 r  clk_125mhz_IBUF_inst/O
                         net (fo=2, routed)           1.285     1.285    iPLL/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.759    -6.474 r  iPLL/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.206    -4.268    iPLL/inst/clk0_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -4.167 r  iPLL/inst/clkout1_buf/O
                         net (fo=1069, routed)        2.058    -2.109    iGPIO/clk0
    SLICE_X112Y101       FDRE                                         r  iGPIO/LEDS_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X112Y101       FDRE (Prop_fdre_C_Q)         0.518    -1.591 r  iGPIO/LEDS_reg[3]/Q
                         net (fo=1, routed)           3.094     1.503    leds_OBUF[3]
    D18                  OBUF (Prop_obuf_I_O)         3.490     4.993 r  leds_OBUF[3]_inst/O
                         net (fo=0)                   0.000     4.993    leds[3]
    D18                                                               r  leds[3] (OUT)
  -------------------------------------------------------------------    -------------------





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 iCPU/regfile_inst/x31_reg[31]/C
                            (rising edge-triggered cell FDRE clocked by clk0_clk_wiz_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            iDec/cs_gpio_reg/CLR
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.549ns  (logic 0.587ns (37.891%)  route 0.962ns (62.109%))
  Logic Levels:           6  (CARRY4=1 LUT6=4 MUXF7=1)
  Clock Uncertainty:      0.199ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.198ns
    Phase Error              (PE):    0.097ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk0_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    K17                  IBUF                         0.000     0.000 r  clk_125mhz_IBUF_inst/O
                         net (fo=2, routed)           0.440     0.440    iPLL/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.613    -2.172 r  iPLL/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.696    -1.476    iPLL/inst/clk0_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.450 r  iPLL/inst/clkout1_buf/O
                         net (fo=1069, routed)        0.688    -0.762    iCPU/regfile_inst/clk0
    SLICE_X97Y109        FDRE                                         r  iCPU/regfile_inst/x31_reg[31]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X97Y109        FDRE (Prop_fdre_C_Q)         0.141    -0.621 r  iCPU/regfile_inst/x31_reg[31]/Q
                         net (fo=2, routed)           0.100    -0.521    iCPU/regfile_inst/x31_reg_n_0_[31]
    SLICE_X96Y109        LUT6 (Prop_lut6_I0_O)        0.045    -0.476 r  iCPU/regfile_inst/result0_carry__6_i_56/O
                         net (fo=1, routed)           0.000    -0.476    iCPU/regfile_inst/result0_carry__6_i_56_n_0
    SLICE_X96Y109        MUXF7 (Prop_muxf7_I1_O)      0.075    -0.401 r  iCPU/regfile_inst/result0_carry__6_i_39/O
                         net (fo=1, routed)           0.130    -0.271    iCPU/regfile_inst/result0_carry__6_i_39_n_0
    SLICE_X95Y108        LUT6 (Prop_lut6_I0_O)        0.108    -0.163 r  iCPU/regfile_inst/result0_carry__6_i_17/O
                         net (fo=1, routed)           0.165     0.002    iCPU/regfile_inst/rs1_data[31]
    SLICE_X93Y108        LUT6 (Prop_lut6_I0_O)        0.045     0.047 r  iCPU/regfile_inst/result0_carry__6_i_4/O
                         net (fo=1, routed)           0.000     0.047    iCPU/alu_inst/x1_reg[31][3]
    SLICE_X93Y108        CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.063     0.110 r  iCPU/alu_inst/result0_carry__6/O[3]
                         net (fo=33, routed)          0.388     0.498    iCPU/alu_inst/D[31]
    SLICE_X94Y108        LUT6 (Prop_lut6_I5_O)        0.110     0.608 f  iCPU/alu_inst/cs_mem_reg_i_2/O
                         net (fo=2, routed)           0.180     0.787    iDec/HEX4_reg[5]_0
    SLICE_X94Y108        LDCE                                         f  iDec/cs_gpio_reg/CLR
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 iCPU/regfile_inst/x31_reg[31]/C
                            (rising edge-triggered cell FDRE clocked by clk0_clk_wiz_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            iDec/cs_mem_reg/PRE
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.549ns  (logic 0.587ns (37.891%)  route 0.962ns (62.109%))
  Logic Levels:           6  (CARRY4=1 LUT6=4 MUXF7=1)
  Clock Uncertainty:      0.199ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.198ns
    Phase Error              (PE):    0.097ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk0_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    K17                  IBUF                         0.000     0.000 r  clk_125mhz_IBUF_inst/O
                         net (fo=2, routed)           0.440     0.440    iPLL/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.613    -2.172 r  iPLL/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.696    -1.476    iPLL/inst/clk0_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.450 r  iPLL/inst/clkout1_buf/O
                         net (fo=1069, routed)        0.688    -0.762    iCPU/regfile_inst/clk0
    SLICE_X97Y109        FDRE                                         r  iCPU/regfile_inst/x31_reg[31]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X97Y109        FDRE (Prop_fdre_C_Q)         0.141    -0.621 r  iCPU/regfile_inst/x31_reg[31]/Q
                         net (fo=2, routed)           0.100    -0.521    iCPU/regfile_inst/x31_reg_n_0_[31]
    SLICE_X96Y109        LUT6 (Prop_lut6_I0_O)        0.045    -0.476 r  iCPU/regfile_inst/result0_carry__6_i_56/O
                         net (fo=1, routed)           0.000    -0.476    iCPU/regfile_inst/result0_carry__6_i_56_n_0
    SLICE_X96Y109        MUXF7 (Prop_muxf7_I1_O)      0.075    -0.401 r  iCPU/regfile_inst/result0_carry__6_i_39/O
                         net (fo=1, routed)           0.130    -0.271    iCPU/regfile_inst/result0_carry__6_i_39_n_0
    SLICE_X95Y108        LUT6 (Prop_lut6_I0_O)        0.108    -0.163 r  iCPU/regfile_inst/result0_carry__6_i_17/O
                         net (fo=1, routed)           0.165     0.002    iCPU/regfile_inst/rs1_data[31]
    SLICE_X93Y108        LUT6 (Prop_lut6_I0_O)        0.045     0.047 r  iCPU/regfile_inst/result0_carry__6_i_4/O
                         net (fo=1, routed)           0.000     0.047    iCPU/alu_inst/x1_reg[31][3]
    SLICE_X93Y108        CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.063     0.110 r  iCPU/alu_inst/result0_carry__6/O[3]
                         net (fo=33, routed)          0.388     0.498    iCPU/alu_inst/D[31]
    SLICE_X94Y108        LUT6 (Prop_lut6_I5_O)        0.110     0.608 f  iCPU/alu_inst/cs_mem_reg_i_2/O
                         net (fo=2, routed)           0.180     0.787    iDec/HEX4_reg[5]_0
    SLICE_X94Y108        LDPE                                         f  iDec/cs_mem_reg/PRE
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 iGPIO/LEDS_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk0_clk_wiz_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            leds[1]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.788ns  (logic 1.447ns (80.930%)  route 0.341ns (19.070%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.199ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.198ns
    Phase Error              (PE):    0.097ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk0_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    K17                  IBUF                         0.000     0.000 r  clk_125mhz_IBUF_inst/O
                         net (fo=2, routed)           0.440     0.440    iPLL/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.613    -2.172 r  iPLL/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.696    -1.476    iPLL/inst/clk0_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.450 r  iPLL/inst/clkout1_buf/O
                         net (fo=1069, routed)        0.719    -0.731    iGPIO/clk0
    SLICE_X112Y101       FDRE                                         r  iGPIO/LEDS_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X112Y101       FDRE (Prop_fdre_C_Q)         0.164    -0.567 r  iGPIO/LEDS_reg[1]/Q
                         net (fo=1, routed)           0.341    -0.226    leds_OBUF[1]
    M15                  OBUF (Prop_obuf_I_O)         1.283     1.057 r  leds_OBUF[1]_inst/O
                         net (fo=0)                   0.000     1.057    leds[1]
    M15                                                               r  leds[1] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 iGPIO/LEDS_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk0_clk_wiz_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            leds[0]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.852ns  (logic 1.445ns (78.026%)  route 0.407ns (21.974%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.199ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.198ns
    Phase Error              (PE):    0.097ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk0_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    K17                  IBUF                         0.000     0.000 r  clk_125mhz_IBUF_inst/O
                         net (fo=2, routed)           0.440     0.440    iPLL/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.613    -2.172 r  iPLL/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.696    -1.476    iPLL/inst/clk0_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.450 r  iPLL/inst/clkout1_buf/O
                         net (fo=1069, routed)        0.719    -0.731    iGPIO/clk0
    SLICE_X112Y101       FDRE                                         r  iGPIO/LEDS_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X112Y101       FDRE (Prop_fdre_C_Q)         0.164    -0.567 r  iGPIO/LEDS_reg[0]/Q
                         net (fo=1, routed)           0.407    -0.160    leds_OBUF[0]
    M14                  OBUF (Prop_obuf_I_O)         1.281     1.122 r  leds_OBUF[0]_inst/O
                         net (fo=0)                   0.000     1.122    leds[0]
    M14                                                               r  leds[0] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 iSeg7/seg_com_reg[2]_lopt_replica/C
                            (rising edge-triggered cell FDCE clocked by clk0_clk_wiz_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            seg_com[2]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.021ns  (logic 1.439ns (71.217%)  route 0.582ns (28.783%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.199ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.198ns
    Phase Error              (PE):    0.097ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk0_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    K17                  IBUF                         0.000     0.000 r  clk_125mhz_IBUF_inst/O
                         net (fo=2, routed)           0.440     0.440    iPLL/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.613    -2.172 r  iPLL/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.696    -1.476    iPLL/inst/clk0_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.450 r  iPLL/inst/clkout1_buf/O
                         net (fo=1069, routed)        0.608    -0.842    iSeg7/clk0
    SLICE_X99Y96         FDCE                                         r  iSeg7/seg_com_reg[2]_lopt_replica/C
  -------------------------------------------------------------------    -------------------
    SLICE_X99Y96         FDCE (Prop_fdce_C_Q)         0.141    -0.701 r  iSeg7/seg_com_reg[2]_lopt_replica/Q
                         net (fo=1, routed)           0.582    -0.120    lopt_2
    T10                  OBUF (Prop_obuf_I_O)         1.298     1.179 r  seg_com_OBUF[2]_inst/O
                         net (fo=0)                   0.000     1.179    seg_com[2]
    T10                                                               r  seg_com[2] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 iSeg7/seg_com_reg[3]_lopt_replica/C
                            (rising edge-triggered cell FDCE clocked by clk0_clk_wiz_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            seg_com[3]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.074ns  (logic 1.487ns (71.691%)  route 0.587ns (28.309%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.199ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.198ns
    Phase Error              (PE):    0.097ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk0_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    K17                  IBUF                         0.000     0.000 r  clk_125mhz_IBUF_inst/O
                         net (fo=2, routed)           0.440     0.440    iPLL/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.613    -2.172 r  iPLL/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.696    -1.476    iPLL/inst/clk0_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.450 r  iPLL/inst/clkout1_buf/O
                         net (fo=1069, routed)        0.608    -0.842    iSeg7/clk0
    SLICE_X99Y96         FDCE                                         r  iSeg7/seg_com_reg[3]_lopt_replica/C
  -------------------------------------------------------------------    -------------------
    SLICE_X99Y96         FDCE (Prop_fdce_C_Q)         0.128    -0.714 r  iSeg7/seg_com_reg[3]_lopt_replica/Q
                         net (fo=1, routed)           0.587    -0.127    lopt_3
    T11                  OBUF (Prop_obuf_I_O)         1.359     1.232 r  seg_com_OBUF[3]_inst/O
                         net (fo=0)                   0.000     1.232    seg_com[3]
    T11                                                               r  seg_com[3] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 iSeg7/seg_com_reg[0]_lopt_replica/C
                            (rising edge-triggered cell FDCE clocked by clk0_clk_wiz_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            seg_com[0]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.225ns  (logic 1.484ns (66.718%)  route 0.740ns (33.282%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.199ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.198ns
    Phase Error              (PE):    0.097ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk0_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    K17                  IBUF                         0.000     0.000 r  clk_125mhz_IBUF_inst/O
                         net (fo=2, routed)           0.440     0.440    iPLL/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.613    -2.172 r  iPLL/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.696    -1.476    iPLL/inst/clk0_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.450 r  iPLL/inst/clkout1_buf/O
                         net (fo=1069, routed)        0.608    -0.842    iSeg7/clk0
    SLICE_X99Y96         FDCE                                         r  iSeg7/seg_com_reg[0]_lopt_replica/C
  -------------------------------------------------------------------    -------------------
    SLICE_X99Y96         FDCE (Prop_fdce_C_Q)         0.141    -0.701 r  iSeg7/seg_com_reg[0]_lopt_replica/Q
                         net (fo=1, routed)           0.740     0.039    lopt
    Y14                  OBUF (Prop_obuf_I_O)         1.343     1.383 r  seg_com_OBUF[0]_inst/O
                         net (fo=0)                   0.000     1.383    seg_com[0]
    Y14                                                               r  seg_com[0] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 iSeg7/seg_com_reg[1]_lopt_replica/C
                            (rising edge-triggered cell FDCE clocked by clk0_clk_wiz_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            seg_com[1]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.238ns  (logic 1.496ns (66.835%)  route 0.742ns (33.165%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.199ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.198ns
    Phase Error              (PE):    0.097ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk0_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    K17                  IBUF                         0.000     0.000 r  clk_125mhz_IBUF_inst/O
                         net (fo=2, routed)           0.440     0.440    iPLL/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.613    -2.172 r  iPLL/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.696    -1.476    iPLL/inst/clk0_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.450 r  iPLL/inst/clkout1_buf/O
                         net (fo=1069, routed)        0.608    -0.842    iSeg7/clk0
    SLICE_X99Y96         FDCE                                         r  iSeg7/seg_com_reg[1]_lopt_replica/C
  -------------------------------------------------------------------    -------------------
    SLICE_X99Y96         FDCE (Prop_fdce_C_Q)         0.141    -0.701 r  iSeg7/seg_com_reg[1]_lopt_replica/Q
                         net (fo=1, routed)           0.742     0.041    lopt_1
    W14                  OBUF (Prop_obuf_I_O)         1.355     1.396 r  seg_com_OBUF[1]_inst/O
                         net (fo=0)                   0.000     1.396    seg_com[1]
    W14                                                               r  seg_com[1] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 iSeg7/seg_com_reg[4]_lopt_replica/C
                            (rising edge-triggered cell FDCE clocked by clk0_clk_wiz_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            seg_com[4]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.329ns  (logic 1.515ns (65.041%)  route 0.814ns (34.959%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.199ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.198ns
    Phase Error              (PE):    0.097ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk0_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    K17                  IBUF                         0.000     0.000 r  clk_125mhz_IBUF_inst/O
                         net (fo=2, routed)           0.440     0.440    iPLL/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.613    -2.172 r  iPLL/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.696    -1.476    iPLL/inst/clk0_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.450 r  iPLL/inst/clkout1_buf/O
                         net (fo=1069, routed)        0.608    -0.842    iSeg7/clk0
    SLICE_X99Y96         FDCE                                         r  iSeg7/seg_com_reg[4]_lopt_replica/C
  -------------------------------------------------------------------    -------------------
    SLICE_X99Y96         FDCE (Prop_fdce_C_Q)         0.128    -0.714 r  iSeg7/seg_com_reg[4]_lopt_replica/Q
                         net (fo=1, routed)           0.814     0.100    lopt_4
    W15                  OBUF (Prop_obuf_I_O)         1.387     1.486 r  seg_com_OBUF[4]_inst/O
                         net (fo=0)                   0.000     1.486    seg_com[4]
    W15                                                               r  seg_com[4] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 iSeg7/seg_com_reg[5]_lopt_replica/C
                            (rising edge-triggered cell FDPE clocked by clk0_clk_wiz_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            seg_com[5]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.329ns  (logic 1.514ns (65.003%)  route 0.815ns (34.997%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.199ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.198ns
    Phase Error              (PE):    0.097ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk0_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    K17                  IBUF                         0.000     0.000 r  clk_125mhz_IBUF_inst/O
                         net (fo=2, routed)           0.440     0.440    iPLL/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.613    -2.172 r  iPLL/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.696    -1.476    iPLL/inst/clk0_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.450 r  iPLL/inst/clkout1_buf/O
                         net (fo=1069, routed)        0.608    -0.842    iSeg7/clk0
    SLICE_X99Y96         FDPE                                         r  iSeg7/seg_com_reg[5]_lopt_replica/C
  -------------------------------------------------------------------    -------------------
    SLICE_X99Y96         FDPE (Prop_fdpe_C_Q)         0.128    -0.714 r  iSeg7/seg_com_reg[5]_lopt_replica/Q
                         net (fo=1, routed)           0.815     0.101    lopt_5
    V15                  OBUF (Prop_obuf_I_O)         1.386     1.487 r  seg_com_OBUF[5]_inst/O
                         net (fo=0)                   0.000     1.487    seg_com[5]
    V15                                                               r  seg_com[5] (OUT)
  -------------------------------------------------------------------    -------------------





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  clk90_clk_wiz_0
  To Clock:  

Max Delay             2 Endpoints
Min Delay             2 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 iMEM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/CLKARDCLK
                            (rising edge-triggered cell RAMB36E1 clocked by clk90_clk_wiz_0  {rise@25.000ns fall@75.000ns period=100.000ns})
  Destination:            iDec/cs_gpio_reg/CLR
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        13.447ns  (logic 4.767ns (35.450%)  route 8.680ns (64.550%))
  Logic Levels:           12  (CARRY4=4 LUT2=1 LUT6=6 MUXF7=1)
  Clock Uncertainty:      0.199ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.198ns
    Phase Error              (PE):    0.097ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk90_clk_wiz_0 rise edge)
                                                     25.000    25.000 r  
    K17                  IBUF                         0.000    25.000 r  clk_125mhz_IBUF_inst/O
                         net (fo=2, routed)           1.285    26.285    iPLL/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.759    18.526 r  iPLL/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           2.206    20.732    iPLL/inst/clk90_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.101    20.833 r  iPLL/inst/clkout2_buf/O
                         net (fo=2, routed)           2.014    22.847    iMEM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_init.ram/clka
    RAMB36_X4Y21         RAMB36E1                                     r  iMEM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB36_X4Y21         RAMB36E1 (Prop_ramb36e1_CLKARDCLK_DOADO[5])
                                                      2.454    25.301 r  iMEM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/DOADO[5]
                         net (fo=258, routed)         2.858    28.159    iCPU/regfile_inst/douta[21]
    SLICE_X108Y98        LUT6 (Prop_lut6_I2_O)        0.124    28.283 r  iCPU/regfile_inst/iMEM_i_389/O
                         net (fo=1, routed)           0.000    28.283    iCPU/regfile_inst/iMEM_i_389_n_0
    SLICE_X108Y98        MUXF7 (Prop_muxf7_I0_O)      0.209    28.492 r  iCPU/regfile_inst/iMEM_i_148/O
                         net (fo=1, routed)           0.908    29.401    iCPU/regfile_inst/iMEM_i_148_n_0
    SLICE_X102Y98        LUT6 (Prop_lut6_I1_O)        0.297    29.698 r  iCPU/regfile_inst/iMEM_i_30/O
                         net (fo=9, routed)           0.767    30.464    iCPU/regfile_inst/dinb[3]
    SLICE_X92Y101        LUT6 (Prop_lut6_I2_O)        0.124    30.588 r  iCPU/regfile_inst/result0_carry_i_22/O
                         net (fo=1, routed)           0.658    31.246    iCPU/regfile_inst/alusrc2[3]
    SLICE_X93Y101        LUT2 (Prop_lut2_I1_O)        0.124    31.370 r  iCPU/regfile_inst/result0_carry_i_5/O
                         net (fo=1, routed)           0.000    31.370    iCPU/alu_inst/S[3]
    SLICE_X93Y101        CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401    31.771 r  iCPU/alu_inst/result0_carry/CO[3]
                         net (fo=1, routed)           0.000    31.771    iCPU/alu_inst/result0_carry_n_0
    SLICE_X93Y102        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    31.885 r  iCPU/alu_inst/result0_carry__0/CO[3]
                         net (fo=1, routed)           0.000    31.885    iCPU/alu_inst/result0_carry__0_n_0
    SLICE_X93Y103        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    31.999 r  iCPU/alu_inst/result0_carry__1/CO[3]
                         net (fo=1, routed)           0.000    31.999    iCPU/alu_inst/result0_carry__1_n_0
    SLICE_X93Y104        CARRY4 (Prop_carry4_CI_O[2])
                                                      0.256    32.255 r  iCPU/alu_inst/result0_carry__2/O[2]
                         net (fo=33, routed)          1.771    34.026    iCPU/alu_inst/D[14]
    SLICE_X94Y107        LUT6 (Prop_lut6_I2_O)        0.302    34.328 f  iCPU/alu_inst/cs_mem_reg_i_19/O
                         net (fo=1, routed)           0.715    35.043    iCPU/alu_inst/cs_mem_reg_i_19_n_0
    SLICE_X94Y107        LUT6 (Prop_lut6_I2_O)        0.124    35.167 f  iCPU/alu_inst/cs_mem_reg_i_9/O
                         net (fo=1, routed)           0.427    35.594    iCPU/alu_inst/cs_mem_reg_i_9_n_0
    SLICE_X94Y108        LUT6 (Prop_lut6_I2_O)        0.124    35.718 f  iCPU/alu_inst/cs_mem_reg_i_2/O
                         net (fo=2, routed)           0.577    36.295    iDec/HEX4_reg[5]_0
    SLICE_X94Y108        LDCE                                         f  iDec/cs_gpio_reg/CLR
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 iMEM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/CLKARDCLK
                            (rising edge-triggered cell RAMB36E1 clocked by clk90_clk_wiz_0  {rise@25.000ns fall@75.000ns period=100.000ns})
  Destination:            iDec/cs_mem_reg/PRE
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        13.447ns  (logic 4.767ns (35.450%)  route 8.680ns (64.550%))
  Logic Levels:           12  (CARRY4=4 LUT2=1 LUT6=6 MUXF7=1)
  Clock Uncertainty:      0.199ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.198ns
    Phase Error              (PE):    0.097ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk90_clk_wiz_0 rise edge)
                                                     25.000    25.000 r  
    K17                  IBUF                         0.000    25.000 r  clk_125mhz_IBUF_inst/O
                         net (fo=2, routed)           1.285    26.285    iPLL/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.759    18.526 r  iPLL/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           2.206    20.732    iPLL/inst/clk90_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.101    20.833 r  iPLL/inst/clkout2_buf/O
                         net (fo=2, routed)           2.014    22.847    iMEM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_init.ram/clka
    RAMB36_X4Y21         RAMB36E1                                     r  iMEM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB36_X4Y21         RAMB36E1 (Prop_ramb36e1_CLKARDCLK_DOADO[5])
                                                      2.454    25.301 r  iMEM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/DOADO[5]
                         net (fo=258, routed)         2.858    28.159    iCPU/regfile_inst/douta[21]
    SLICE_X108Y98        LUT6 (Prop_lut6_I2_O)        0.124    28.283 r  iCPU/regfile_inst/iMEM_i_389/O
                         net (fo=1, routed)           0.000    28.283    iCPU/regfile_inst/iMEM_i_389_n_0
    SLICE_X108Y98        MUXF7 (Prop_muxf7_I0_O)      0.209    28.492 r  iCPU/regfile_inst/iMEM_i_148/O
                         net (fo=1, routed)           0.908    29.401    iCPU/regfile_inst/iMEM_i_148_n_0
    SLICE_X102Y98        LUT6 (Prop_lut6_I1_O)        0.297    29.698 r  iCPU/regfile_inst/iMEM_i_30/O
                         net (fo=9, routed)           0.767    30.464    iCPU/regfile_inst/dinb[3]
    SLICE_X92Y101        LUT6 (Prop_lut6_I2_O)        0.124    30.588 r  iCPU/regfile_inst/result0_carry_i_22/O
                         net (fo=1, routed)           0.658    31.246    iCPU/regfile_inst/alusrc2[3]
    SLICE_X93Y101        LUT2 (Prop_lut2_I1_O)        0.124    31.370 r  iCPU/regfile_inst/result0_carry_i_5/O
                         net (fo=1, routed)           0.000    31.370    iCPU/alu_inst/S[3]
    SLICE_X93Y101        CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401    31.771 r  iCPU/alu_inst/result0_carry/CO[3]
                         net (fo=1, routed)           0.000    31.771    iCPU/alu_inst/result0_carry_n_0
    SLICE_X93Y102        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    31.885 r  iCPU/alu_inst/result0_carry__0/CO[3]
                         net (fo=1, routed)           0.000    31.885    iCPU/alu_inst/result0_carry__0_n_0
    SLICE_X93Y103        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    31.999 r  iCPU/alu_inst/result0_carry__1/CO[3]
                         net (fo=1, routed)           0.000    31.999    iCPU/alu_inst/result0_carry__1_n_0
    SLICE_X93Y104        CARRY4 (Prop_carry4_CI_O[2])
                                                      0.256    32.255 r  iCPU/alu_inst/result0_carry__2/O[2]
                         net (fo=33, routed)          1.771    34.026    iCPU/alu_inst/D[14]
    SLICE_X94Y107        LUT6 (Prop_lut6_I2_O)        0.302    34.328 f  iCPU/alu_inst/cs_mem_reg_i_19/O
                         net (fo=1, routed)           0.715    35.043    iCPU/alu_inst/cs_mem_reg_i_19_n_0
    SLICE_X94Y107        LUT6 (Prop_lut6_I2_O)        0.124    35.167 f  iCPU/alu_inst/cs_mem_reg_i_9/O
                         net (fo=1, routed)           0.427    35.594    iCPU/alu_inst/cs_mem_reg_i_9_n_0
    SLICE_X94Y108        LUT6 (Prop_lut6_I2_O)        0.124    35.718 f  iCPU/alu_inst/cs_mem_reg_i_2/O
                         net (fo=2, routed)           0.577    36.295    iDec/HEX4_reg[5]_0
    SLICE_X94Y108        LDPE                                         f  iDec/cs_mem_reg/PRE
  -------------------------------------------------------------------    -------------------





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 iMEM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/CLKARDCLK
                            (rising edge-triggered cell RAMB36E1 clocked by clk90_clk_wiz_0  {rise@25.000ns fall@75.000ns period=100.000ns})
  Destination:            iDec/cs_gpio_reg/CLR
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.913ns  (logic 0.894ns (46.740%)  route 1.019ns (53.260%))
  Logic Levels:           5  (CARRY4=1 LUT2=2 LUT6=2)
  Clock Uncertainty:      0.199ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.198ns
    Phase Error              (PE):    0.097ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk90_clk_wiz_0 rise edge)
                                                     25.000    25.000 r  
    K17                  IBUF                         0.000    25.000 r  clk_125mhz_IBUF_inst/O
                         net (fo=2, routed)           0.440    25.440    iPLL/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.613    22.828 r  iPLL/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.696    23.524    iPLL/inst/clk90_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    23.550 r  iPLL/inst/clkout2_buf/O
                         net (fo=2, routed)           0.730    24.280    iMEM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_init.ram/clka
    RAMB36_X4Y21         RAMB36E1                                     r  iMEM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB36_X4Y21         RAMB36E1 (Prop_ramb36e1_CLKARDCLK_DOADO[10])
                                                      0.585    24.865 r  iMEM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/DOADO[10]
                         net (fo=2, routed)           0.265    25.130    iCPU/regfile_inst/douta[26]
    SLICE_X92Y107        LUT6 (Prop_lut6_I1_O)        0.045    25.175 r  iCPU/regfile_inst/result0_carry__5_i_22/O
                         net (fo=1, routed)           0.213    25.388    iCPU/regfile_inst/alusrc2[26]
    SLICE_X93Y107        LUT2 (Prop_lut2_I1_O)        0.045    25.433 r  iCPU/regfile_inst/result0_carry__5_i_6/O
                         net (fo=1, routed)           0.000    25.433    iCPU/alu_inst/x1_reg[27][2]
    SLICE_X93Y107        CARRY4 (Prop_carry4_S[2]_O[2])
                                                      0.066    25.499 r  iCPU/alu_inst/result0_carry__5/O[2]
                         net (fo=35, routed)          0.239    25.738    iCPU/alu_inst/D[26]
    SLICE_X94Y108        LUT2 (Prop_lut2_I0_O)        0.108    25.846 r  iCPU/alu_inst/cs_mem_reg_i_8/O
                         net (fo=1, routed)           0.122    25.968    iCPU/alu_inst/cs_mem_reg_i_8_n_0
    SLICE_X94Y108        LUT6 (Prop_lut6_I1_O)        0.045    26.013 f  iCPU/alu_inst/cs_mem_reg_i_2/O
                         net (fo=2, routed)           0.180    26.192    iDec/HEX4_reg[5]_0
    SLICE_X94Y108        LDCE                                         f  iDec/cs_gpio_reg/CLR
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 iMEM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/CLKARDCLK
                            (rising edge-triggered cell RAMB36E1 clocked by clk90_clk_wiz_0  {rise@25.000ns fall@75.000ns period=100.000ns})
  Destination:            iDec/cs_mem_reg/PRE
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.913ns  (logic 0.894ns (46.740%)  route 1.019ns (53.260%))
  Logic Levels:           5  (CARRY4=1 LUT2=2 LUT6=2)
  Clock Uncertainty:      0.199ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.198ns
    Phase Error              (PE):    0.097ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk90_clk_wiz_0 rise edge)
                                                     25.000    25.000 r  
    K17                  IBUF                         0.000    25.000 r  clk_125mhz_IBUF_inst/O
                         net (fo=2, routed)           0.440    25.440    iPLL/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.613    22.828 r  iPLL/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.696    23.524    iPLL/inst/clk90_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    23.550 r  iPLL/inst/clkout2_buf/O
                         net (fo=2, routed)           0.730    24.280    iMEM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_init.ram/clka
    RAMB36_X4Y21         RAMB36E1                                     r  iMEM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB36_X4Y21         RAMB36E1 (Prop_ramb36e1_CLKARDCLK_DOADO[10])
                                                      0.585    24.865 r  iMEM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/DOADO[10]
                         net (fo=2, routed)           0.265    25.130    iCPU/regfile_inst/douta[26]
    SLICE_X92Y107        LUT6 (Prop_lut6_I1_O)        0.045    25.175 r  iCPU/regfile_inst/result0_carry__5_i_22/O
                         net (fo=1, routed)           0.213    25.388    iCPU/regfile_inst/alusrc2[26]
    SLICE_X93Y107        LUT2 (Prop_lut2_I1_O)        0.045    25.433 r  iCPU/regfile_inst/result0_carry__5_i_6/O
                         net (fo=1, routed)           0.000    25.433    iCPU/alu_inst/x1_reg[27][2]
    SLICE_X93Y107        CARRY4 (Prop_carry4_S[2]_O[2])
                                                      0.066    25.499 r  iCPU/alu_inst/result0_carry__5/O[2]
                         net (fo=35, routed)          0.239    25.738    iCPU/alu_inst/D[26]
    SLICE_X94Y108        LUT2 (Prop_lut2_I0_O)        0.108    25.846 r  iCPU/alu_inst/cs_mem_reg_i_8/O
                         net (fo=1, routed)           0.122    25.968    iCPU/alu_inst/cs_mem_reg_i_8_n_0
    SLICE_X94Y108        LUT6 (Prop_lut6_I1_O)        0.045    26.013 f  iCPU/alu_inst/cs_mem_reg_i_2/O
                         net (fo=2, routed)           0.180    26.192    iDec/HEX4_reg[5]_0
    SLICE_X94Y108        LDPE                                         f  iDec/cs_mem_reg/PRE
  -------------------------------------------------------------------    -------------------





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  clkfbout_clk_wiz_0
  To Clock:  

Max Delay             1 Endpoint
Min Delay             1 Endpoint
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 iPLL/inst/mmcm_adv_inst/CLKFBOUT
                            (clock source 'clkfbout_clk_wiz_0'  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            iPLL/inst/mmcm_adv_inst/CLKFBIN
  Path Group:             (none)
  Path Type:              Max at Fast Process Corner
  Data Path Delay:        1.726ns  (logic 0.029ns (1.680%)  route 1.697ns (98.320%))
  Logic Levels:           1  (BUFG=1)
  Clock Uncertainty:      0.145ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.081ns
    Phase Error              (PE):    0.097ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkfbout_clk_wiz_0 fall edge)
                                                      4.000     4.000 f  
    K17                  IBUF                         0.000     4.000 f  clk_125mhz_IBUF_inst/O
                         net (fo=2, routed)           0.480     4.480    iPLL/inst/clk_in1
  -------------------------------------------------------------------    -------------------
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKFBOUT)
                                                     -3.407     1.073 f  iPLL/inst/mmcm_adv_inst/CLKFBOUT
                         net (fo=1, routed)           0.752     1.825    iPLL/inst/clkfbout_clk_wiz_0
    BUFGCTRL_X0Y19       BUFG (Prop_bufg_I_O)         0.029     1.854 f  iPLL/inst/clkf_buf/O
                         net (fo=1, routed)           0.945     2.799    iPLL/inst/clkfbout_buf_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV                                   f  iPLL/inst/mmcm_adv_inst/CLKFBIN
  -------------------------------------------------------------------    -------------------





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 iPLL/inst/mmcm_adv_inst/CLKFBOUT
                            (clock source 'clkfbout_clk_wiz_0'  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            iPLL/inst/mmcm_adv_inst/CLKFBIN
  Path Group:             (none)
  Path Type:              Min at Slow Process Corner
  Data Path Delay:        3.873ns  (logic 0.091ns (2.349%)  route 3.782ns (97.651%))
  Logic Levels:           1  (BUFG=1)
  Clock Uncertainty:      0.145ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.081ns
    Phase Error              (PE):    0.097ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkfbout_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    K17                  IBUF                         0.000     0.000 r  clk_125mhz_IBUF_inst/O
                         net (fo=2, routed)           1.162     1.162    iPLL/inst/clk_in1
  -------------------------------------------------------------------    -------------------
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKFBOUT)
                                                     -7.814    -6.652 r  iPLL/inst/mmcm_adv_inst/CLKFBOUT
                         net (fo=1, routed)           2.012    -4.640    iPLL/inst/clkfbout_clk_wiz_0
    BUFGCTRL_X0Y19       BUFG (Prop_bufg_I_O)         0.091    -4.549 r  iPLL/inst/clkf_buf/O
                         net (fo=1, routed)           1.770    -2.779    iPLL/inst/clkfbout_buf_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV                                   r  iPLL/inst/mmcm_adv_inst/CLKFBIN
  -------------------------------------------------------------------    -------------------





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  
  To Clock:  clk0_clk_wiz_0

Max Delay           113 Endpoints
Min Delay           113 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 iDec/cs_gpio_reg/G
                            (positive level-sensitive latch)
  Destination:            iGPIO/LEDS_reg[0]/CE
                            (rising edge-triggered cell FDRE clocked by clk0_clk_wiz_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        4.367ns  (logic 0.873ns (19.989%)  route 3.494ns (80.011%))
  Logic Levels:           3  (LDCE=1 LUT2=1 LUT6=1)
  Clock Uncertainty:      0.199ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.198ns
    Phase Error              (PE):    0.097ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X94Y108        LDCE                         0.000     0.000 r  iDec/cs_gpio_reg/G
    SLICE_X94Y108        LDCE (EnToQ_ldce_G_Q)        0.625     0.625 r  iDec/cs_gpio_reg/Q
                         net (fo=6, routed)           1.528     2.153    iDec/cs_gpio
    SLICE_X96Y100        LUT2 (Prop_lut2_I0_O)        0.124     2.277 r  iDec/LEDS[3]_i_4/O
                         net (fo=2, routed)           0.980     3.257    iCPU/alu_inst/LEDS_reg[3]
    SLICE_X98Y101        LUT6 (Prop_lut6_I4_O)        0.124     3.381 r  iCPU/alu_inst/LEDS[3]_i_1/O
                         net (fo=4, routed)           0.986     4.367    iGPIO/E[0]
    SLICE_X112Y101       FDRE                                         r  iGPIO/LEDS_reg[0]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk0_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    K17                  IBUF                         0.000     0.000 r  clk_125mhz_IBUF_inst/O
                         net (fo=2, routed)           1.162     1.162    iPLL/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.814    -6.652 r  iPLL/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.012    -4.640    iPLL/inst/clk0_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    -4.549 r  iPLL/inst/clkout1_buf/O
                         net (fo=1069, routed)        1.861    -2.688    iGPIO/clk0
    SLICE_X112Y101       FDRE                                         r  iGPIO/LEDS_reg[0]/C

Slack:                    inf
  Source:                 iDec/cs_gpio_reg/G
                            (positive level-sensitive latch)
  Destination:            iGPIO/LEDS_reg[1]/CE
                            (rising edge-triggered cell FDRE clocked by clk0_clk_wiz_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        4.367ns  (logic 0.873ns (19.989%)  route 3.494ns (80.011%))
  Logic Levels:           3  (LDCE=1 LUT2=1 LUT6=1)
  Clock Uncertainty:      0.199ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.198ns
    Phase Error              (PE):    0.097ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X94Y108        LDCE                         0.000     0.000 r  iDec/cs_gpio_reg/G
    SLICE_X94Y108        LDCE (EnToQ_ldce_G_Q)        0.625     0.625 r  iDec/cs_gpio_reg/Q
                         net (fo=6, routed)           1.528     2.153    iDec/cs_gpio
    SLICE_X96Y100        LUT2 (Prop_lut2_I0_O)        0.124     2.277 r  iDec/LEDS[3]_i_4/O
                         net (fo=2, routed)           0.980     3.257    iCPU/alu_inst/LEDS_reg[3]
    SLICE_X98Y101        LUT6 (Prop_lut6_I4_O)        0.124     3.381 r  iCPU/alu_inst/LEDS[3]_i_1/O
                         net (fo=4, routed)           0.986     4.367    iGPIO/E[0]
    SLICE_X112Y101       FDRE                                         r  iGPIO/LEDS_reg[1]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk0_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    K17                  IBUF                         0.000     0.000 r  clk_125mhz_IBUF_inst/O
                         net (fo=2, routed)           1.162     1.162    iPLL/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.814    -6.652 r  iPLL/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.012    -4.640    iPLL/inst/clk0_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    -4.549 r  iPLL/inst/clkout1_buf/O
                         net (fo=1069, routed)        1.861    -2.688    iGPIO/clk0
    SLICE_X112Y101       FDRE                                         r  iGPIO/LEDS_reg[1]/C

Slack:                    inf
  Source:                 iDec/cs_gpio_reg/G
                            (positive level-sensitive latch)
  Destination:            iGPIO/LEDS_reg[2]/CE
                            (rising edge-triggered cell FDRE clocked by clk0_clk_wiz_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        4.367ns  (logic 0.873ns (19.989%)  route 3.494ns (80.011%))
  Logic Levels:           3  (LDCE=1 LUT2=1 LUT6=1)
  Clock Uncertainty:      0.199ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.198ns
    Phase Error              (PE):    0.097ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X94Y108        LDCE                         0.000     0.000 r  iDec/cs_gpio_reg/G
    SLICE_X94Y108        LDCE (EnToQ_ldce_G_Q)        0.625     0.625 r  iDec/cs_gpio_reg/Q
                         net (fo=6, routed)           1.528     2.153    iDec/cs_gpio
    SLICE_X96Y100        LUT2 (Prop_lut2_I0_O)        0.124     2.277 r  iDec/LEDS[3]_i_4/O
                         net (fo=2, routed)           0.980     3.257    iCPU/alu_inst/LEDS_reg[3]
    SLICE_X98Y101        LUT6 (Prop_lut6_I4_O)        0.124     3.381 r  iCPU/alu_inst/LEDS[3]_i_1/O
                         net (fo=4, routed)           0.986     4.367    iGPIO/E[0]
    SLICE_X112Y101       FDRE                                         r  iGPIO/LEDS_reg[2]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk0_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    K17                  IBUF                         0.000     0.000 r  clk_125mhz_IBUF_inst/O
                         net (fo=2, routed)           1.162     1.162    iPLL/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.814    -6.652 r  iPLL/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.012    -4.640    iPLL/inst/clk0_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    -4.549 r  iPLL/inst/clkout1_buf/O
                         net (fo=1069, routed)        1.861    -2.688    iGPIO/clk0
    SLICE_X112Y101       FDRE                                         r  iGPIO/LEDS_reg[2]/C

Slack:                    inf
  Source:                 iDec/cs_gpio_reg/G
                            (positive level-sensitive latch)
  Destination:            iGPIO/LEDS_reg[3]/CE
                            (rising edge-triggered cell FDRE clocked by clk0_clk_wiz_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        4.367ns  (logic 0.873ns (19.989%)  route 3.494ns (80.011%))
  Logic Levels:           3  (LDCE=1 LUT2=1 LUT6=1)
  Clock Uncertainty:      0.199ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.198ns
    Phase Error              (PE):    0.097ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X94Y108        LDCE                         0.000     0.000 r  iDec/cs_gpio_reg/G
    SLICE_X94Y108        LDCE (EnToQ_ldce_G_Q)        0.625     0.625 r  iDec/cs_gpio_reg/Q
                         net (fo=6, routed)           1.528     2.153    iDec/cs_gpio
    SLICE_X96Y100        LUT2 (Prop_lut2_I0_O)        0.124     2.277 r  iDec/LEDS[3]_i_4/O
                         net (fo=2, routed)           0.980     3.257    iCPU/alu_inst/LEDS_reg[3]
    SLICE_X98Y101        LUT6 (Prop_lut6_I4_O)        0.124     3.381 r  iCPU/alu_inst/LEDS[3]_i_1/O
                         net (fo=4, routed)           0.986     4.367    iGPIO/E[0]
    SLICE_X112Y101       FDRE                                         r  iGPIO/LEDS_reg[3]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk0_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    K17                  IBUF                         0.000     0.000 r  clk_125mhz_IBUF_inst/O
                         net (fo=2, routed)           1.162     1.162    iPLL/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.814    -6.652 r  iPLL/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.012    -4.640    iPLL/inst/clk0_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    -4.549 r  iPLL/inst/clkout1_buf/O
                         net (fo=1069, routed)        1.861    -2.688    iGPIO/clk0
    SLICE_X112Y101       FDRE                                         r  iGPIO/LEDS_reg[3]/C

Slack:                    inf
  Source:                 iDec/cs_gpio_reg/G
                            (positive level-sensitive latch)
  Destination:            iGPIO/HEX3_reg[0]/CE
                            (rising edge-triggered cell FDRE clocked by clk0_clk_wiz_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        3.997ns  (logic 0.873ns (21.840%)  route 3.124ns (78.160%))
  Logic Levels:           3  (LDCE=1 LUT2=1 LUT6=1)
  Clock Uncertainty:      0.199ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.198ns
    Phase Error              (PE):    0.097ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X94Y108        LDCE                         0.000     0.000 r  iDec/cs_gpio_reg/G
    SLICE_X94Y108        LDCE (EnToQ_ldce_G_Q)        0.625     0.625 r  iDec/cs_gpio_reg/Q
                         net (fo=6, routed)           1.528     2.153    iDec/cs_gpio
    SLICE_X96Y100        LUT2 (Prop_lut2_I0_O)        0.124     2.277 r  iDec/LEDS[3]_i_4/O
                         net (fo=2, routed)           0.811     3.088    iCPU/alu_inst/LEDS_reg[3]
    SLICE_X96Y98         LUT6 (Prop_lut6_I0_O)        0.124     3.212 r  iCPU/alu_inst/HEX3[5]_i_1/O
                         net (fo=6, routed)           0.785     3.997    iGPIO/HEX3_reg[5]_0[0]
    SLICE_X99Y97         FDRE                                         r  iGPIO/HEX3_reg[0]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk0_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    K17                  IBUF                         0.000     0.000 r  clk_125mhz_IBUF_inst/O
                         net (fo=2, routed)           1.162     1.162    iPLL/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.814    -6.652 r  iPLL/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.012    -4.640    iPLL/inst/clk0_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    -4.549 r  iPLL/inst/clkout1_buf/O
                         net (fo=1069, routed)        1.609    -2.941    iGPIO/clk0
    SLICE_X99Y97         FDRE                                         r  iGPIO/HEX3_reg[0]/C

Slack:                    inf
  Source:                 iDec/cs_gpio_reg/G
                            (positive level-sensitive latch)
  Destination:            iGPIO/HEX3_reg[1]/CE
                            (rising edge-triggered cell FDRE clocked by clk0_clk_wiz_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        3.997ns  (logic 0.873ns (21.840%)  route 3.124ns (78.160%))
  Logic Levels:           3  (LDCE=1 LUT2=1 LUT6=1)
  Clock Uncertainty:      0.199ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.198ns
    Phase Error              (PE):    0.097ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X94Y108        LDCE                         0.000     0.000 r  iDec/cs_gpio_reg/G
    SLICE_X94Y108        LDCE (EnToQ_ldce_G_Q)        0.625     0.625 r  iDec/cs_gpio_reg/Q
                         net (fo=6, routed)           1.528     2.153    iDec/cs_gpio
    SLICE_X96Y100        LUT2 (Prop_lut2_I0_O)        0.124     2.277 r  iDec/LEDS[3]_i_4/O
                         net (fo=2, routed)           0.811     3.088    iCPU/alu_inst/LEDS_reg[3]
    SLICE_X96Y98         LUT6 (Prop_lut6_I0_O)        0.124     3.212 r  iCPU/alu_inst/HEX3[5]_i_1/O
                         net (fo=6, routed)           0.785     3.997    iGPIO/HEX3_reg[5]_0[0]
    SLICE_X99Y97         FDRE                                         r  iGPIO/HEX3_reg[1]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk0_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    K17                  IBUF                         0.000     0.000 r  clk_125mhz_IBUF_inst/O
                         net (fo=2, routed)           1.162     1.162    iPLL/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.814    -6.652 r  iPLL/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.012    -4.640    iPLL/inst/clk0_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    -4.549 r  iPLL/inst/clkout1_buf/O
                         net (fo=1069, routed)        1.609    -2.941    iGPIO/clk0
    SLICE_X99Y97         FDRE                                         r  iGPIO/HEX3_reg[1]/C

Slack:                    inf
  Source:                 iDec/cs_gpio_reg/G
                            (positive level-sensitive latch)
  Destination:            iGPIO/HEX3_reg[4]/CE
                            (rising edge-triggered cell FDRE clocked by clk0_clk_wiz_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        3.997ns  (logic 0.873ns (21.840%)  route 3.124ns (78.160%))
  Logic Levels:           3  (LDCE=1 LUT2=1 LUT6=1)
  Clock Uncertainty:      0.199ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.198ns
    Phase Error              (PE):    0.097ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X94Y108        LDCE                         0.000     0.000 r  iDec/cs_gpio_reg/G
    SLICE_X94Y108        LDCE (EnToQ_ldce_G_Q)        0.625     0.625 r  iDec/cs_gpio_reg/Q
                         net (fo=6, routed)           1.528     2.153    iDec/cs_gpio
    SLICE_X96Y100        LUT2 (Prop_lut2_I0_O)        0.124     2.277 r  iDec/LEDS[3]_i_4/O
                         net (fo=2, routed)           0.811     3.088    iCPU/alu_inst/LEDS_reg[3]
    SLICE_X96Y98         LUT6 (Prop_lut6_I0_O)        0.124     3.212 r  iCPU/alu_inst/HEX3[5]_i_1/O
                         net (fo=6, routed)           0.785     3.997    iGPIO/HEX3_reg[5]_0[0]
    SLICE_X99Y97         FDRE                                         r  iGPIO/HEX3_reg[4]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk0_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    K17                  IBUF                         0.000     0.000 r  clk_125mhz_IBUF_inst/O
                         net (fo=2, routed)           1.162     1.162    iPLL/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.814    -6.652 r  iPLL/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.012    -4.640    iPLL/inst/clk0_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    -4.549 r  iPLL/inst/clkout1_buf/O
                         net (fo=1069, routed)        1.609    -2.941    iGPIO/clk0
    SLICE_X99Y97         FDRE                                         r  iGPIO/HEX3_reg[4]/C

Slack:                    inf
  Source:                 iDec/cs_gpio_reg/G
                            (positive level-sensitive latch)
  Destination:            iGPIO/HEX3_reg[5]/CE
                            (rising edge-triggered cell FDRE clocked by clk0_clk_wiz_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        3.997ns  (logic 0.873ns (21.840%)  route 3.124ns (78.160%))
  Logic Levels:           3  (LDCE=1 LUT2=1 LUT6=1)
  Clock Uncertainty:      0.199ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.198ns
    Phase Error              (PE):    0.097ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X94Y108        LDCE                         0.000     0.000 r  iDec/cs_gpio_reg/G
    SLICE_X94Y108        LDCE (EnToQ_ldce_G_Q)        0.625     0.625 r  iDec/cs_gpio_reg/Q
                         net (fo=6, routed)           1.528     2.153    iDec/cs_gpio
    SLICE_X96Y100        LUT2 (Prop_lut2_I0_O)        0.124     2.277 r  iDec/LEDS[3]_i_4/O
                         net (fo=2, routed)           0.811     3.088    iCPU/alu_inst/LEDS_reg[3]
    SLICE_X96Y98         LUT6 (Prop_lut6_I0_O)        0.124     3.212 r  iCPU/alu_inst/HEX3[5]_i_1/O
                         net (fo=6, routed)           0.785     3.997    iGPIO/HEX3_reg[5]_0[0]
    SLICE_X99Y97         FDRE                                         r  iGPIO/HEX3_reg[5]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk0_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    K17                  IBUF                         0.000     0.000 r  clk_125mhz_IBUF_inst/O
                         net (fo=2, routed)           1.162     1.162    iPLL/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.814    -6.652 r  iPLL/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.012    -4.640    iPLL/inst/clk0_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    -4.549 r  iPLL/inst/clkout1_buf/O
                         net (fo=1069, routed)        1.609    -2.941    iGPIO/clk0
    SLICE_X99Y97         FDRE                                         r  iGPIO/HEX3_reg[5]/C

Slack:                    inf
  Source:                 iDec/cs_gpio_reg/G
                            (positive level-sensitive latch)
  Destination:            iGPIO/HEX3_reg[2]/CE
                            (rising edge-triggered cell FDRE clocked by clk0_clk_wiz_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        3.712ns  (logic 0.873ns (23.516%)  route 2.839ns (76.484%))
  Logic Levels:           3  (LDCE=1 LUT2=1 LUT6=1)
  Clock Uncertainty:      0.199ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.198ns
    Phase Error              (PE):    0.097ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X94Y108        LDCE                         0.000     0.000 r  iDec/cs_gpio_reg/G
    SLICE_X94Y108        LDCE (EnToQ_ldce_G_Q)        0.625     0.625 r  iDec/cs_gpio_reg/Q
                         net (fo=6, routed)           1.528     2.153    iDec/cs_gpio
    SLICE_X96Y100        LUT2 (Prop_lut2_I0_O)        0.124     2.277 r  iDec/LEDS[3]_i_4/O
                         net (fo=2, routed)           0.811     3.088    iCPU/alu_inst/LEDS_reg[3]
    SLICE_X96Y98         LUT6 (Prop_lut6_I0_O)        0.124     3.212 r  iCPU/alu_inst/HEX3[5]_i_1/O
                         net (fo=6, routed)           0.500     3.712    iGPIO/HEX3_reg[5]_0[0]
    SLICE_X99Y98         FDRE                                         r  iGPIO/HEX3_reg[2]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk0_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    K17                  IBUF                         0.000     0.000 r  clk_125mhz_IBUF_inst/O
                         net (fo=2, routed)           1.162     1.162    iPLL/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.814    -6.652 r  iPLL/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.012    -4.640    iPLL/inst/clk0_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    -4.549 r  iPLL/inst/clkout1_buf/O
                         net (fo=1069, routed)        1.609    -2.941    iGPIO/clk0
    SLICE_X99Y98         FDRE                                         r  iGPIO/HEX3_reg[2]/C

Slack:                    inf
  Source:                 iDec/cs_gpio_reg/G
                            (positive level-sensitive latch)
  Destination:            iGPIO/HEX3_reg[3]/CE
                            (rising edge-triggered cell FDRE clocked by clk0_clk_wiz_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        3.712ns  (logic 0.873ns (23.516%)  route 2.839ns (76.484%))
  Logic Levels:           3  (LDCE=1 LUT2=1 LUT6=1)
  Clock Uncertainty:      0.199ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.198ns
    Phase Error              (PE):    0.097ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X94Y108        LDCE                         0.000     0.000 r  iDec/cs_gpio_reg/G
    SLICE_X94Y108        LDCE (EnToQ_ldce_G_Q)        0.625     0.625 r  iDec/cs_gpio_reg/Q
                         net (fo=6, routed)           1.528     2.153    iDec/cs_gpio
    SLICE_X96Y100        LUT2 (Prop_lut2_I0_O)        0.124     2.277 r  iDec/LEDS[3]_i_4/O
                         net (fo=2, routed)           0.811     3.088    iCPU/alu_inst/LEDS_reg[3]
    SLICE_X96Y98         LUT6 (Prop_lut6_I0_O)        0.124     3.212 r  iCPU/alu_inst/HEX3[5]_i_1/O
                         net (fo=6, routed)           0.500     3.712    iGPIO/HEX3_reg[5]_0[0]
    SLICE_X99Y98         FDRE                                         r  iGPIO/HEX3_reg[3]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk0_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    K17                  IBUF                         0.000     0.000 r  clk_125mhz_IBUF_inst/O
                         net (fo=2, routed)           1.162     1.162    iPLL/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.814    -6.652 r  iPLL/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.012    -4.640    iPLL/inst/clk0_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    -4.549 r  iPLL/inst/clkout1_buf/O
                         net (fo=1069, routed)        1.609    -2.941    iGPIO/clk0
    SLICE_X99Y98         FDRE                                         r  iGPIO/HEX3_reg[3]/C





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 rst_reg/C
                            (rising edge-triggered cell FDRE)
  Destination:            iGPIO/HEX1_reg[0]/R
                            (rising edge-triggered cell FDRE clocked by clk0_clk_wiz_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.694ns  (logic 0.141ns (20.309%)  route 0.553ns (79.691%))
  Logic Levels:           1  (FDRE=1)
  Clock Uncertainty:      0.199ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.198ns
    Phase Error              (PE):    0.097ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X113Y102       FDRE                         0.000     0.000 r  rst_reg/C
    SLICE_X113Y102       FDRE (Prop_fdre_C_Q)         0.141     0.141 r  rst_reg/Q
                         net (fo=74, routed)          0.553     0.694    iGPIO/rst
    SLICE_X96Y99         FDRE                                         r  iGPIO/HEX1_reg[0]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk0_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    K17                  IBUF                         0.000     0.000 r  clk_125mhz_IBUF_inst/O
                         net (fo=2, routed)           0.480     0.480    iPLL/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.407    -2.927 r  iPLL/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.752    -2.175    iPLL/inst/clk0_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -2.146 r  iPLL/inst/clkout1_buf/O
                         net (fo=1069, routed)        0.878    -1.268    iGPIO/clk0
    SLICE_X96Y99         FDRE                                         r  iGPIO/HEX1_reg[0]/C

Slack:                    inf
  Source:                 rst_reg/C
                            (rising edge-triggered cell FDRE)
  Destination:            iGPIO/HEX1_reg[1]/R
                            (rising edge-triggered cell FDRE clocked by clk0_clk_wiz_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.694ns  (logic 0.141ns (20.309%)  route 0.553ns (79.691%))
  Logic Levels:           1  (FDRE=1)
  Clock Uncertainty:      0.199ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.198ns
    Phase Error              (PE):    0.097ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X113Y102       FDRE                         0.000     0.000 r  rst_reg/C
    SLICE_X113Y102       FDRE (Prop_fdre_C_Q)         0.141     0.141 r  rst_reg/Q
                         net (fo=74, routed)          0.553     0.694    iGPIO/rst
    SLICE_X96Y99         FDRE                                         r  iGPIO/HEX1_reg[1]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk0_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    K17                  IBUF                         0.000     0.000 r  clk_125mhz_IBUF_inst/O
                         net (fo=2, routed)           0.480     0.480    iPLL/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.407    -2.927 r  iPLL/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.752    -2.175    iPLL/inst/clk0_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -2.146 r  iPLL/inst/clkout1_buf/O
                         net (fo=1069, routed)        0.878    -1.268    iGPIO/clk0
    SLICE_X96Y99         FDRE                                         r  iGPIO/HEX1_reg[1]/C

Slack:                    inf
  Source:                 rst_reg/C
                            (rising edge-triggered cell FDRE)
  Destination:            iGPIO/HEX3_reg[2]/R
                            (rising edge-triggered cell FDRE clocked by clk0_clk_wiz_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.700ns  (logic 0.141ns (20.135%)  route 0.559ns (79.865%))
  Logic Levels:           1  (FDRE=1)
  Clock Uncertainty:      0.199ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.198ns
    Phase Error              (PE):    0.097ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X113Y102       FDRE                         0.000     0.000 r  rst_reg/C
    SLICE_X113Y102       FDRE (Prop_fdre_C_Q)         0.141     0.141 r  rst_reg/Q
                         net (fo=74, routed)          0.559     0.700    iGPIO/rst
    SLICE_X99Y98         FDRE                                         r  iGPIO/HEX3_reg[2]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk0_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    K17                  IBUF                         0.000     0.000 r  clk_125mhz_IBUF_inst/O
                         net (fo=2, routed)           0.480     0.480    iPLL/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.407    -2.927 r  iPLL/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.752    -2.175    iPLL/inst/clk0_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -2.146 r  iPLL/inst/clkout1_buf/O
                         net (fo=1069, routed)        0.879    -1.267    iGPIO/clk0
    SLICE_X99Y98         FDRE                                         r  iGPIO/HEX3_reg[2]/C

Slack:                    inf
  Source:                 rst_reg/C
                            (rising edge-triggered cell FDRE)
  Destination:            iGPIO/HEX3_reg[3]/R
                            (rising edge-triggered cell FDRE clocked by clk0_clk_wiz_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.700ns  (logic 0.141ns (20.135%)  route 0.559ns (79.865%))
  Logic Levels:           1  (FDRE=1)
  Clock Uncertainty:      0.199ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.198ns
    Phase Error              (PE):    0.097ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X113Y102       FDRE                         0.000     0.000 r  rst_reg/C
    SLICE_X113Y102       FDRE (Prop_fdre_C_Q)         0.141     0.141 r  rst_reg/Q
                         net (fo=74, routed)          0.559     0.700    iGPIO/rst
    SLICE_X99Y98         FDRE                                         r  iGPIO/HEX3_reg[3]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk0_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    K17                  IBUF                         0.000     0.000 r  clk_125mhz_IBUF_inst/O
                         net (fo=2, routed)           0.480     0.480    iPLL/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.407    -2.927 r  iPLL/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.752    -2.175    iPLL/inst/clk0_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -2.146 r  iPLL/inst/clkout1_buf/O
                         net (fo=1069, routed)        0.879    -1.267    iGPIO/clk0
    SLICE_X99Y98         FDRE                                         r  iGPIO/HEX3_reg[3]/C

Slack:                    inf
  Source:                 rst_reg/C
                            (rising edge-triggered cell FDRE)
  Destination:            iGPIO/HEX4_reg[0]/R
                            (rising edge-triggered cell FDRE clocked by clk0_clk_wiz_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.700ns  (logic 0.141ns (20.135%)  route 0.559ns (79.865%))
  Logic Levels:           1  (FDRE=1)
  Clock Uncertainty:      0.199ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.198ns
    Phase Error              (PE):    0.097ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X113Y102       FDRE                         0.000     0.000 r  rst_reg/C
    SLICE_X113Y102       FDRE (Prop_fdre_C_Q)         0.141     0.141 r  rst_reg/Q
                         net (fo=74, routed)          0.559     0.700    iGPIO/rst
    SLICE_X98Y98         FDRE                                         r  iGPIO/HEX4_reg[0]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk0_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    K17                  IBUF                         0.000     0.000 r  clk_125mhz_IBUF_inst/O
                         net (fo=2, routed)           0.480     0.480    iPLL/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.407    -2.927 r  iPLL/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.752    -2.175    iPLL/inst/clk0_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -2.146 r  iPLL/inst/clkout1_buf/O
                         net (fo=1069, routed)        0.879    -1.267    iGPIO/clk0
    SLICE_X98Y98         FDRE                                         r  iGPIO/HEX4_reg[0]/C

Slack:                    inf
  Source:                 rst_reg/C
                            (rising edge-triggered cell FDRE)
  Destination:            iGPIO/HEX4_reg[1]/R
                            (rising edge-triggered cell FDRE clocked by clk0_clk_wiz_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.700ns  (logic 0.141ns (20.135%)  route 0.559ns (79.865%))
  Logic Levels:           1  (FDRE=1)
  Clock Uncertainty:      0.199ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.198ns
    Phase Error              (PE):    0.097ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X113Y102       FDRE                         0.000     0.000 r  rst_reg/C
    SLICE_X113Y102       FDRE (Prop_fdre_C_Q)         0.141     0.141 r  rst_reg/Q
                         net (fo=74, routed)          0.559     0.700    iGPIO/rst
    SLICE_X98Y98         FDRE                                         r  iGPIO/HEX4_reg[1]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk0_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    K17                  IBUF                         0.000     0.000 r  clk_125mhz_IBUF_inst/O
                         net (fo=2, routed)           0.480     0.480    iPLL/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.407    -2.927 r  iPLL/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.752    -2.175    iPLL/inst/clk0_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -2.146 r  iPLL/inst/clkout1_buf/O
                         net (fo=1069, routed)        0.879    -1.267    iGPIO/clk0
    SLICE_X98Y98         FDRE                                         r  iGPIO/HEX4_reg[1]/C

Slack:                    inf
  Source:                 rst_reg/C
                            (rising edge-triggered cell FDRE)
  Destination:            iGPIO/HEX4_reg[2]/R
                            (rising edge-triggered cell FDRE clocked by clk0_clk_wiz_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.700ns  (logic 0.141ns (20.135%)  route 0.559ns (79.865%))
  Logic Levels:           1  (FDRE=1)
  Clock Uncertainty:      0.199ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.198ns
    Phase Error              (PE):    0.097ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X113Y102       FDRE                         0.000     0.000 r  rst_reg/C
    SLICE_X113Y102       FDRE (Prop_fdre_C_Q)         0.141     0.141 r  rst_reg/Q
                         net (fo=74, routed)          0.559     0.700    iGPIO/rst
    SLICE_X98Y98         FDRE                                         r  iGPIO/HEX4_reg[2]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk0_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    K17                  IBUF                         0.000     0.000 r  clk_125mhz_IBUF_inst/O
                         net (fo=2, routed)           0.480     0.480    iPLL/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.407    -2.927 r  iPLL/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.752    -2.175    iPLL/inst/clk0_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -2.146 r  iPLL/inst/clkout1_buf/O
                         net (fo=1069, routed)        0.879    -1.267    iGPIO/clk0
    SLICE_X98Y98         FDRE                                         r  iGPIO/HEX4_reg[2]/C

Slack:                    inf
  Source:                 rst_reg/C
                            (rising edge-triggered cell FDRE)
  Destination:            iGPIO/HEX4_reg[3]/R
                            (rising edge-triggered cell FDRE clocked by clk0_clk_wiz_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.700ns  (logic 0.141ns (20.135%)  route 0.559ns (79.865%))
  Logic Levels:           1  (FDRE=1)
  Clock Uncertainty:      0.199ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.198ns
    Phase Error              (PE):    0.097ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X113Y102       FDRE                         0.000     0.000 r  rst_reg/C
    SLICE_X113Y102       FDRE (Prop_fdre_C_Q)         0.141     0.141 r  rst_reg/Q
                         net (fo=74, routed)          0.559     0.700    iGPIO/rst
    SLICE_X98Y98         FDRE                                         r  iGPIO/HEX4_reg[3]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk0_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    K17                  IBUF                         0.000     0.000 r  clk_125mhz_IBUF_inst/O
                         net (fo=2, routed)           0.480     0.480    iPLL/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.407    -2.927 r  iPLL/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.752    -2.175    iPLL/inst/clk0_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -2.146 r  iPLL/inst/clkout1_buf/O
                         net (fo=1069, routed)        0.879    -1.267    iGPIO/clk0
    SLICE_X98Y98         FDRE                                         r  iGPIO/HEX4_reg[3]/C

Slack:                    inf
  Source:                 rst_reg/C
                            (rising edge-triggered cell FDRE)
  Destination:            iGPIO/HEX4_reg[4]/R
                            (rising edge-triggered cell FDRE clocked by clk0_clk_wiz_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.700ns  (logic 0.141ns (20.135%)  route 0.559ns (79.865%))
  Logic Levels:           1  (FDRE=1)
  Clock Uncertainty:      0.199ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.198ns
    Phase Error              (PE):    0.097ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X113Y102       FDRE                         0.000     0.000 r  rst_reg/C
    SLICE_X113Y102       FDRE (Prop_fdre_C_Q)         0.141     0.141 r  rst_reg/Q
                         net (fo=74, routed)          0.559     0.700    iGPIO/rst
    SLICE_X98Y98         FDRE                                         r  iGPIO/HEX4_reg[4]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk0_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    K17                  IBUF                         0.000     0.000 r  clk_125mhz_IBUF_inst/O
                         net (fo=2, routed)           0.480     0.480    iPLL/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.407    -2.927 r  iPLL/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.752    -2.175    iPLL/inst/clk0_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -2.146 r  iPLL/inst/clkout1_buf/O
                         net (fo=1069, routed)        0.879    -1.267    iGPIO/clk0
    SLICE_X98Y98         FDRE                                         r  iGPIO/HEX4_reg[4]/C

Slack:                    inf
  Source:                 rst_reg/C
                            (rising edge-triggered cell FDRE)
  Destination:            iGPIO/HEX4_reg[5]/R
                            (rising edge-triggered cell FDRE clocked by clk0_clk_wiz_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.700ns  (logic 0.141ns (20.135%)  route 0.559ns (79.865%))
  Logic Levels:           1  (FDRE=1)
  Clock Uncertainty:      0.199ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.198ns
    Phase Error              (PE):    0.097ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X113Y102       FDRE                         0.000     0.000 r  rst_reg/C
    SLICE_X113Y102       FDRE (Prop_fdre_C_Q)         0.141     0.141 r  rst_reg/Q
                         net (fo=74, routed)          0.559     0.700    iGPIO/rst
    SLICE_X98Y98         FDRE                                         r  iGPIO/HEX4_reg[5]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk0_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    K17                  IBUF                         0.000     0.000 r  clk_125mhz_IBUF_inst/O
                         net (fo=2, routed)           0.480     0.480    iPLL/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.407    -2.927 r  iPLL/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.752    -2.175    iPLL/inst/clk0_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -2.146 r  iPLL/inst/clkout1_buf/O
                         net (fo=1069, routed)        0.879    -1.267    iGPIO/clk0
    SLICE_X98Y98         FDRE                                         r  iGPIO/HEX4_reg[5]/C





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  
  To Clock:  clk180_clk_wiz_0

Max Delay             2 Endpoints
Min Delay             2 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 iDec/cs_mem_reg/G
                            (positive level-sensitive latch)
  Destination:            iMEM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/ENBWREN
                            (rising edge-triggered cell RAMB36E1 clocked by clk180_clk_wiz_0  {rise@50.000ns fall@100.000ns period=100.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        1.346ns  (logic 0.625ns (46.447%)  route 0.721ns (53.553%))
  Logic Levels:           1  (LDPE=1)
  Clock Uncertainty:      0.199ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.198ns
    Phase Error              (PE):    0.097ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X94Y108        LDPE                         0.000     0.000 r  iDec/cs_mem_reg/G
    SLICE_X94Y108        LDPE (EnToQ_ldpe_G_Q)        0.625     0.625 r  iDec/cs_mem_reg/Q
                         net (fo=2, routed)           0.721     1.346    iMEM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/enb
    RAMB36_X4Y20         RAMB36E1                                     r  iMEM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/ENBWREN
  -------------------------------------------------------------------    -------------------

                         (clock clk180_clk_wiz_0 rise edge)
                                                     50.000    50.000 r  
    K17                  IBUF                         0.000    50.000 r  clk_125mhz_IBUF_inst/O
                         net (fo=2, routed)           1.162    51.162    iPLL/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -7.814    43.348 r  iPLL/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           2.012    45.360    iPLL/inst/clk180_clk_wiz_0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.091    45.451 r  iPLL/inst/clkout3_buf/O
                         net (fo=2, routed)           1.823    47.273    iMEM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/clkb
    RAMB36_X4Y20         RAMB36E1                                     r  iMEM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/CLKBWRCLK

Slack:                    inf
  Source:                 iDec/cs_mem_reg/G
                            (positive level-sensitive latch)
  Destination:            iMEM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/ENBWREN
                            (rising edge-triggered cell RAMB36E1 clocked by clk180_clk_wiz_0  {rise@50.000ns fall@100.000ns period=100.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        1.299ns  (logic 0.625ns (48.114%)  route 0.674ns (51.886%))
  Logic Levels:           1  (LDPE=1)
  Clock Uncertainty:      0.199ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.198ns
    Phase Error              (PE):    0.097ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X94Y108        LDPE                         0.000     0.000 r  iDec/cs_mem_reg/G
    SLICE_X94Y108        LDPE (EnToQ_ldpe_G_Q)        0.625     0.625 r  iDec/cs_mem_reg/Q
                         net (fo=2, routed)           0.674     1.299    iMEM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_init.ram/enb
    RAMB36_X4Y21         RAMB36E1                                     r  iMEM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/ENBWREN
  -------------------------------------------------------------------    -------------------

                         (clock clk180_clk_wiz_0 rise edge)
                                                     50.000    50.000 r  
    K17                  IBUF                         0.000    50.000 r  clk_125mhz_IBUF_inst/O
                         net (fo=2, routed)           1.162    51.162    iPLL/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -7.814    43.348 r  iPLL/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           2.012    45.360    iPLL/inst/clk180_clk_wiz_0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.091    45.451 r  iPLL/inst/clkout3_buf/O
                         net (fo=2, routed)           1.822    47.272    iMEM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_init.ram/clkb
    RAMB36_X4Y21         RAMB36E1                                     r  iMEM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/CLKBWRCLK





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 iDec/cs_mem_reg/G
                            (positive level-sensitive latch)
  Destination:            iMEM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/ENBWREN
                            (rising edge-triggered cell RAMB36E1 clocked by clk180_clk_wiz_0  {rise@50.000ns fall@100.000ns period=100.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.473ns  (logic 0.178ns (37.632%)  route 0.295ns (62.368%))
  Logic Levels:           1  (LDPE=1)
  Clock Uncertainty:      0.199ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.198ns
    Phase Error              (PE):    0.097ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X94Y108        LDPE                         0.000     0.000 r  iDec/cs_mem_reg/G
    SLICE_X94Y108        LDPE (EnToQ_ldpe_G_Q)        0.178     0.178 r  iDec/cs_mem_reg/Q
                         net (fo=2, routed)           0.295     0.473    iMEM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_init.ram/enb
    RAMB36_X4Y21         RAMB36E1                                     r  iMEM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/ENBWREN
  -------------------------------------------------------------------    -------------------

                         (clock clk180_clk_wiz_0 rise edge)
                                                     50.000    50.000 r  
    K17                  IBUF                         0.000    50.000 r  clk_125mhz_IBUF_inst/O
                         net (fo=2, routed)           0.480    50.480    iPLL/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.407    47.073 r  iPLL/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.752    47.825    iPLL/inst/clk180_clk_wiz_0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.029    47.854 r  iPLL/inst/clkout3_buf/O
                         net (fo=2, routed)           1.004    48.858    iMEM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_init.ram/clkb
    RAMB36_X4Y21         RAMB36E1                                     r  iMEM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/CLKBWRCLK

Slack:                    inf
  Source:                 iDec/cs_mem_reg/G
                            (positive level-sensitive latch)
  Destination:            iMEM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/ENBWREN
                            (rising edge-triggered cell RAMB36E1 clocked by clk180_clk_wiz_0  {rise@50.000ns fall@100.000ns period=100.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.488ns  (logic 0.178ns (36.505%)  route 0.310ns (63.495%))
  Logic Levels:           1  (LDPE=1)
  Clock Uncertainty:      0.199ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.198ns
    Phase Error              (PE):    0.097ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X94Y108        LDPE                         0.000     0.000 r  iDec/cs_mem_reg/G
    SLICE_X94Y108        LDPE (EnToQ_ldpe_G_Q)        0.178     0.178 r  iDec/cs_mem_reg/Q
                         net (fo=2, routed)           0.310     0.488    iMEM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/enb
    RAMB36_X4Y20         RAMB36E1                                     r  iMEM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/ENBWREN
  -------------------------------------------------------------------    -------------------

                         (clock clk180_clk_wiz_0 rise edge)
                                                     50.000    50.000 r  
    K17                  IBUF                         0.000    50.000 r  clk_125mhz_IBUF_inst/O
                         net (fo=2, routed)           0.480    50.480    iPLL/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.407    47.073 r  iPLL/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.752    47.825    iPLL/inst/clk180_clk_wiz_0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.029    47.854 r  iPLL/inst/clkout3_buf/O
                         net (fo=2, routed)           1.005    48.859    iMEM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/clkb
    RAMB36_X4Y20         RAMB36E1                                     r  iMEM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/CLKBWRCLK





