strict digraph "compose( ,  )" {
	node [label="\N"];
	"21:BL"	[ast="<pyverilog.vparser.ast.Block object at 0x7f80c6bf50d0>",
		fillcolor=turquoise,
		label="21:BL",
		statements="[]",
		style=filled,
		typ=Block];
	"22:CS"	[ast="<pyverilog.vparser.ast.CaseStatement object at 0x7f80c6b66d10>",
		fillcolor=linen,
		label="22:CS",
		statements="[]",
		style=filled,
		typ=CaseStatement];
	"21:BL" -> "22:CS"	[cond="[]",
		lineno=None];
	"Leaf_21:AL"	[def_var="['q']",
		label="Leaf_21:AL"];
	"21:AL"	[ast="<pyverilog.vparser.ast.Always object at 0x7f80c6b77090>",
		clk_sens=True,
		fillcolor=gold,
		label="21:AL",
		sens="['clk']",
		statements="[]",
		style=filled,
		typ=Always,
		use_var="['load', 'ena', 'amount', 'q']"];
	"Leaf_21:AL" -> "21:AL";
	"31:CA"	[ast="<pyverilog.vparser.ast.Case object at 0x7f80c6b66090>",
		fillcolor=lightcyan,
		label="31:CA",
		statements="[]",
		style=filled,
		typ=Case];
	"31:NS"	[ast="<pyverilog.vparser.ast.NonblockingSubstitution object at 0x7f80c6be0890>",
		fillcolor=firebrick,
		label="31:NS
q <= { q[0], q[63:1] };",
		statements="[<pyverilog.vparser.ast.NonblockingSubstitution object at 0x7f80c6be0890>]",
		style=filled,
		typ=NonblockingSubstitution];
	"31:CA" -> "31:NS"	[cond="[]",
		lineno=None];
	"21:AL" -> "21:BL"	[cond="[]",
		lineno=None];
	"31:NS" -> "Leaf_21:AL"	[cond="[]",
		lineno=None];
	"22:CS" -> "31:CA"	[cond="['load', 'ena', 'amount']",
		label="(load & ena | amount[1])",
		lineno=22];
	"27:CA"	[ast="<pyverilog.vparser.ast.Case object at 0x7f80c6b71550>",
		fillcolor=lightcyan,
		label="27:CA",
		statements="[]",
		style=filled,
		typ=Case];
	"22:CS" -> "27:CA"	[cond="['load', 'ena', 'amount']",
		label="(load & ena | amount[1])",
		lineno=22];
	"25:CA"	[ast="<pyverilog.vparser.ast.Case object at 0x7f80c6b0ee90>",
		fillcolor=lightcyan,
		label="25:CA",
		statements="[]",
		style=filled,
		typ=Case];
	"22:CS" -> "25:CA"	[cond="['load', 'ena', 'amount']",
		label="(load & ena | amount[1])",
		lineno=22];
	"29:CA"	[ast="<pyverilog.vparser.ast.Case object at 0x7f80c6b66750>",
		fillcolor=lightcyan,
		label="29:CA",
		statements="[]",
		style=filled,
		typ=Case];
	"22:CS" -> "29:CA"	[cond="['load', 'ena', 'amount']",
		label="(load & ena | amount[1])",
		lineno=22];
	"29:NS"	[ast="<pyverilog.vparser.ast.NonblockingSubstitution object at 0x7f80c6b66350>",
		fillcolor=firebrick,
		label="29:NS
q <= q + 1'b1;",
		statements="[<pyverilog.vparser.ast.NonblockingSubstitution object at 0x7f80c6b66350>]",
		style=filled,
		typ=NonblockingSubstitution];
	"29:NS" -> "Leaf_21:AL"	[cond="[]",
		lineno=None];
	"27:NS"	[ast="<pyverilog.vparser.ast.NonblockingSubstitution object at 0x7f80c6b7d4d0>",
		fillcolor=firebrick,
		label="27:NS
q <= { 1'b0, q[59:7] };",
		statements="[<pyverilog.vparser.ast.NonblockingSubstitution object at 0x7f80c6b7d4d0>]",
		style=filled,
		typ=NonblockingSubstitution];
	"27:NS" -> "Leaf_21:AL"	[cond="[]",
		lineno=None];
	"27:CA" -> "27:NS"	[cond="[]",
		lineno=None];
	"25:NS"	[ast="<pyverilog.vparser.ast.NonblockingSubstitution object at 0x7f80c6b71150>",
		fillcolor=firebrick,
		label="25:NS
q <= q - 1'b1;",
		statements="[<pyverilog.vparser.ast.NonblockingSubstitution object at 0x7f80c6b71150>]",
		style=filled,
		typ=NonblockingSubstitution];
	"25:CA" -> "25:NS"	[cond="[]",
		lineno=None];
	"25:NS" -> "Leaf_21:AL"	[cond="[]",
		lineno=None];
	"29:CA" -> "29:NS"	[cond="[]",
		lineno=None];
}
