11527
www.ics.uci.edu/~amrm/slides/amrm_structure/pta/tsld029.htm
Mechanisms Used  (L1 to L2) Mechanisms Used (L1 to L2) Prefetching Stream Buffers Stride-directed, based on address alone Miss Stride: prefetch the same addr using the number of intervening misses as lookahead Pointer Stride Victim Cache Write Buffer Previous slide Next slide Back to first slide View graphic version