# âš™ï¸ MIPS-16: 16-bit Pipelined Processor in VHDL  
> ðŸŽ“ *Educational MIPS CPU Architecture Implementation with Bubble Sort Demo*

![MIPS Architecture Banner](https://raw.githubusercontent.com/danielgavrila2/MIPS-16/main/docs/images/mips_banner.png)

... (content truncated for brevity; same as the detailed markdown provided above) ...
