
ubuntu-preinstalled/lsattr:     file format elf32-littlearm


Disassembly of section .init:

00000810 <.init>:
 810:	push	{r3, lr}
 814:	bl	ba4 <set_com_err_gettext@plt+0x224>
 818:	pop	{r3, pc}

Disassembly of section .plt:

0000081c <__cxa_finalize@plt-0x14>:
 81c:	push	{lr}		; (str lr, [sp, #-4]!)
 820:	ldr	lr, [pc, #4]	; 82c <__cxa_finalize@plt-0x4>
 824:	add	lr, pc, lr
 828:	ldr	pc, [lr, #8]!
 82c:	andeq	r1, r1, r4, lsr #14

00000830 <__cxa_finalize@plt>:
 830:	add	ip, pc, #0, 12
 834:	add	ip, ip, #69632	; 0x11000
 838:	ldr	pc, [ip, #1828]!	; 0x724

0000083c <free@plt>:
 83c:	add	ip, pc, #0, 12
 840:	add	ip, ip, #69632	; 0x11000
 844:	ldr	pc, [ip, #1820]!	; 0x71c

00000848 <fgetversion@plt>:
 848:	add	ip, pc, #0, 12
 84c:	add	ip, ip, #69632	; 0x11000
 850:	ldr	pc, [ip, #1812]!	; 0x714

00000854 <fgetproject@plt>:
 854:	add	ip, pc, #0, 12
 858:	add	ip, ip, #69632	; 0x11000
 85c:	ldr	pc, [ip, #1804]!	; 0x70c

00000860 <fgetflags@plt>:
 860:	add	ip, pc, #0, 12
 864:	add	ip, ip, #69632	; 0x11000
 868:	ldr	pc, [ip, #1796]!	; 0x704

0000086c <dcgettext@plt>:
 86c:	add	ip, pc, #0, 12
 870:	add	ip, ip, #69632	; 0x11000
 874:	ldr	pc, [ip, #1788]!	; 0x6fc

00000878 <__stack_chk_fail@plt>:
 878:	add	ip, pc, #0, 12
 87c:	add	ip, ip, #69632	; 0x11000
 880:	ldr	pc, [ip, #1780]!	; 0x6f4

00000884 <textdomain@plt>:
 884:	add	ip, pc, #0, 12
 888:	add	ip, ip, #69632	; 0x11000
 88c:	ldr	pc, [ip, #1772]!	; 0x6ec

00000890 <com_err@plt>:
 890:	add	ip, pc, #0, 12
 894:	add	ip, ip, #69632	; 0x11000
 898:	ldr	pc, [ip, #1764]!	; 0x6e4

0000089c <perror@plt>:
 89c:	add	ip, pc, #0, 12
 8a0:	add	ip, ip, #69632	; 0x11000
 8a4:	ldr	pc, [ip, #1756]!	; 0x6dc

000008a8 <malloc@plt>:
 8a8:	add	ip, pc, #0, 12
 8ac:	add	ip, ip, #69632	; 0x11000
 8b0:	ldr	pc, [ip, #1748]!	; 0x6d4

000008b4 <__libc_start_main@plt>:
 8b4:	add	ip, pc, #0, 12
 8b8:	add	ip, ip, #69632	; 0x11000
 8bc:	ldr	pc, [ip, #1740]!	; 0x6cc

000008c0 <__gmon_start__@plt>:
 8c0:	add	ip, pc, #0, 12
 8c4:	add	ip, ip, #69632	; 0x11000
 8c8:	ldr	pc, [ip, #1732]!	; 0x6c4

000008cc <print_flags@plt>:
 8cc:	add	ip, pc, #0, 12
 8d0:	add	ip, ip, #69632	; 0x11000
 8d4:	ldr	pc, [ip, #1724]!	; 0x6bc

000008d8 <exit@plt>:
 8d8:	add	ip, pc, #0, 12
 8dc:	add	ip, ip, #69632	; 0x11000
 8e0:	ldr	pc, [ip, #1716]!	; 0x6b4

000008e4 <strlen@plt>:
 8e4:	add	ip, pc, #0, 12
 8e8:	add	ip, ip, #69632	; 0x11000
 8ec:	ldr	pc, [ip, #1708]!	; 0x6ac

000008f0 <getopt@plt>:
 8f0:	add	ip, pc, #0, 12
 8f4:	add	ip, ip, #69632	; 0x11000
 8f8:	ldr	pc, [ip, #1700]!	; 0x6a4

000008fc <__errno_location@plt>:
 8fc:	add	ip, pc, #0, 12
 900:	add	ip, ip, #69632	; 0x11000
 904:	ldr	pc, [ip, #1692]!	; 0x69c

00000908 <__sprintf_chk@plt>:
 908:	add	ip, pc, #0, 12
 90c:	add	ip, ip, #69632	; 0x11000
 910:	ldr	pc, [ip, #1684]!	; 0x694

00000914 <putchar@plt>:
 914:	add	ip, pc, #0, 12
 918:	add	ip, ip, #69632	; 0x11000
 91c:	ldr	pc, [ip, #1676]!	; 0x68c

00000920 <__printf_chk@plt>:
 920:	add	ip, pc, #0, 12
 924:	add	ip, ip, #69632	; 0x11000
 928:	ldr	pc, [ip, #1668]!	; 0x684

0000092c <__fprintf_chk@plt>:
 92c:	add	ip, pc, #0, 12
 930:	add	ip, ip, #69632	; 0x11000
 934:	ldr	pc, [ip, #1660]!	; 0x67c

00000938 <setlocale@plt>:
 938:	add	ip, pc, #0, 12
 93c:	add	ip, ip, #69632	; 0x11000
 940:	ldr	pc, [ip, #1652]!	; 0x674

00000944 <iterate_on_dir@plt>:
 944:	add	ip, pc, #0, 12
 948:	add	ip, ip, #69632	; 0x11000
 94c:	ldr	pc, [ip, #1644]!	; 0x66c

00000950 <fputc@plt>:
 950:	add	ip, pc, #0, 12
 954:	add	ip, ip, #69632	; 0x11000
 958:	ldr	pc, [ip, #1636]!	; 0x664

0000095c <bindtextdomain@plt>:
 95c:	add	ip, pc, #0, 12
 960:	add	ip, ip, #69632	; 0x11000
 964:	ldr	pc, [ip, #1628]!	; 0x65c

00000968 <abort@plt>:
 968:	add	ip, pc, #0, 12
 96c:	add	ip, ip, #69632	; 0x11000
 970:	ldr	pc, [ip, #1620]!	; 0x654

00000974 <__lxstat64@plt>:
 974:	add	ip, pc, #0, 12
 978:	add	ip, ip, #69632	; 0x11000
 97c:	ldr	pc, [ip, #1612]!	; 0x64c

00000980 <set_com_err_gettext@plt>:
 980:	add	ip, pc, #0, 12
 984:	add	ip, ip, #69632	; 0x11000
 988:	ldr	pc, [ip, #1604]!	; 0x644

Disassembly of section .text:

0000098c <.text>:
     98c:			; <UNDEFINED> instruction: 0x460a4b5c
     990:	mvnsmi	lr, #737280	; 0xb4000
     994:	addlt	r4, r5, fp, ror r4
     998:	ldrmi	r4, [r9], -r5, lsl #12
     99c:	andcs	r4, r5, r9, asr pc
     9a0:	ldrmi	r9, [r4], -r3, lsl #6
     9a4:	svc	0x00c8f7ff
     9a8:	andcs	r9, r0, r3, lsl #18
     9ac:	svc	0x00c4f7ff
     9b0:	ldmdbmi	r5, {r0, r1, r2, r3, r4, r5, r6, sl, lr}^
     9b4:	mrcmi	6, 2, r4, cr5, cr8, {1}
     9b8:			; <UNDEFINED> instruction: 0xf7ff4479
     9bc:			; <UNDEFINED> instruction: 0x4638efd0
     9c0:	svc	0x0060f7ff
     9c4:	ldrbtmi	r4, [lr], #-2898	; 0xfffff4ae
     9c8:			; <UNDEFINED> instruction: 0xf7ff58f0
     9cc:	ldrdlt	lr, [r5, -sl]!
     9d0:	tstlt	r3, r3, lsr #16
     9d4:	ldrbtmi	r4, [sl], #-2639	; 0xfffff5b1
     9d8:			; <UNDEFINED> instruction: 0xf8df6013
     9dc:			; <UNDEFINED> instruction: 0xf8df913c
     9e0:	svcmi	0x004f813c
     9e4:	ldrbtmi	r4, [r8], #1273	; 0x4f9
     9e8:			; <UNDEFINED> instruction: 0x464a447f
     9ec:	strtmi	r4, [r8], -r1, lsr #12
     9f0:	svc	0x007ef7ff
     9f4:	eorle	r1, r1, r2, asr #24
     9f8:	cmpeq	r2, #160, 2	; 0x28	; <UNPREDICTABLE>
     9fc:	ldmdale	r5, {r2, r5, r8, r9, fp, sp}^
     a00:			; <UNDEFINED> instruction: 0xf003e8df
     a04:	ldrbpl	r5, [r4], #-1103	; 0xfffffbb1
     a08:	ldrbpl	r5, [r4], #-1098	; 0xfffffbb6
     a0c:	ldrbpl	r5, [r4], #-1108	; 0xfffffbac
     a10:	ldrbmi	r5, [r4, #-1108]	; 0xfffffbac
     a14:	strbpl	r5, [r0], #-1108	; 0xfffffbac
     a18:	ldrbpl	r5, [r4], #-1108	; 0xfffffbac
     a1c:	ldrtpl	r5, [fp], #-1108	; 0xfffffbac
     a20:	ldrtpl	r5, [r7], #-1108	; 0xfffffbac
     a24:	ldrbpl	r5, [r4], #-1108	; 0xfffffbac
     a28:			; <UNDEFINED> instruction: 0x464a0013
     a2c:	strtmi	r4, [r8], -r1, lsr #12
     a30:	rsbsvs	r2, fp, r1, lsl #6
     a34:	svc	0x005cf7ff
     a38:	bicsle	r1, sp, r2, asr #24
     a3c:	ldrbtmi	r4, [fp], #-2873	; 0xfffff4c7
     a40:	blcs	1b0b4 <set_com_err_gettext@plt+0x1a734>
     a44:	blmi	e34f64 <set_com_err_gettext@plt+0xe345e4>
     a48:	ldmdavs	lr, {r0, r1, r4, r5, r6, r7, fp, ip, lr}
     a4c:	ble	13d150c <set_com_err_gettext@plt+0x13d0b8c>
     a50:	streq	lr, [r6], r4, lsl #22
     a54:	streq	lr, [r5], #2820	; 0xb04
     a58:			; <UNDEFINED> instruction: 0xf8562500
     a5c:			; <UNDEFINED> instruction: 0xf0000b04
     a60:	stmdacs	r0, {r0, r3, r4, r6, r9, fp, ip, sp, lr, pc}
     a64:	strcs	fp, [r1, #-3864]	; 0xfffff0e8
     a68:	ldrhle	r4, [r6, #36]!	; 0x24
     a6c:			; <UNDEFINED> instruction: 0xf7ff4628
     a70:	movwcs	lr, #7988	; 0x1f34
     a74:	andcc	pc, r0, r8, asr #17
     a78:	blmi	b3a95c <set_com_err_gettext@plt+0xb39fdc>
     a7c:	ldrbtmi	r2, [fp], #-513	; 0xfffffdff
     a80:			; <UNDEFINED> instruction: 0xe7b2609a
     a84:	andcs	r4, r1, #43008	; 0xa800
     a88:	cmpvs	sl, fp, ror r4
     a8c:	blmi	a7a948 <set_com_err_gettext@plt+0xa79fc8>
     a90:	ldrbtmi	r2, [fp], #-513	; 0xfffffdff
     a94:	sbfx	r6, sl, #1, #9
     a98:	andcs	r4, r1, #39936	; 0x9c00
     a9c:	orrsvs	r4, sl, fp, ror r4
     aa0:	blmi	9ba934 <set_com_err_gettext@plt+0x9b9fb4>
     aa4:	ldrbtmi	r2, [fp], #-513	; 0xfffffdff
     aa8:			; <UNDEFINED> instruction: 0xe79e611a
     aac:	andcs	r4, r5, #36, 22	; 0x9000
     ab0:	andcs	r4, r0, r4, lsr #18
     ab4:	ldrbtmi	r5, [r9], #-2291	; 0xfffff70d
     ab8:			; <UNDEFINED> instruction: 0xf7ff681c
     abc:	blmi	8bc624 <set_com_err_gettext@plt+0x8bbca4>
     ac0:	ldrbtmi	r2, [fp], #-257	; 0xfffffeff
     ac4:			; <UNDEFINED> instruction: 0x4602681b
     ac8:			; <UNDEFINED> instruction: 0xf7ff4620
     acc:	andcs	lr, r1, r0, lsr pc
     ad0:	svc	0x0002f7ff
     ad4:	tstcs	r1, sl, lsl r8
     ad8:	blmi	753350 <set_com_err_gettext@plt+0x7529d0>
     adc:	ldrbtmi	r5, [sl], #-2096	; 0xfffff7d0
     ae0:	ldrbtmi	r9, [fp], #-512	; 0xfffffe00
     ae4:	stmdavs	r0, {r0, r1, r3, r4, r9, fp, lr}
     ae8:			; <UNDEFINED> instruction: 0xf7ff447a
     aec:	str	lr, [sl, r0, lsr #30]!
     af0:	ldrbtmi	r4, [r8], #-2073	; 0xfffff7e7
     af4:	blx	3bcafc <set_com_err_gettext@plt+0x3bc17c>
     af8:	subsmi	r1, sp, #17152	; 0x4300
     afc:	sbfx	r4, sp, #2, #22
     b00:	andeq	r0, r0, ip, asr r7
     b04:	andeq	r0, r0, r4, lsl r7
     b08:	strdeq	r0, [r0], -r8
     b0c:	andeq	r1, r1, r6, lsl #11
     b10:	muleq	r0, ip, r0
     b14:	andeq	r1, r1, lr, lsr #12
     b18:	andeq	r0, r0, r0, lsl r7
     b1c:	andeq	r1, r1, r6, lsr #12
     b20:	andeq	r1, r1, r4, lsr #12
     b24:	andeq	r1, r1, lr, asr #11
     b28:	muleq	r0, r0, r0
     b2c:	andeq	r1, r1, lr, lsl #11
     b30:	andeq	r1, r1, r4, lsl #11
     b34:	andeq	r1, r1, sl, ror r5
     b38:	andeq	r1, r1, r0, ror r5
     b3c:	andeq	r1, r1, r6, ror #10
     b40:	muleq	r0, r4, r0
     b44:	andeq	r0, r0, sl, lsl r6
     b48:	andeq	r1, r1, r2, asr #10
     b4c:	andeq	r0, r0, r6, lsr r6
     b50:	andeq	r0, r0, sl, lsl r6
     b54:	andeq	r0, r0, ip, lsl r6
     b58:	andeq	r0, r0, lr, lsr #12
     b5c:	bleq	3cca0 <set_com_err_gettext@plt+0x3c320>
     b60:	cdpeq	0, 0, cr15, cr0, cr15, {2}
     b64:	strbtmi	fp, [sl], -r2, lsl #24
     b68:	strlt	fp, [r1], #-1028	; 0xfffffbfc
     b6c:	ldrdge	pc, [r4], -pc	; <UNPREDICTABLE>
     b70:	ldrmi	sl, [sl], #776	; 0x308
     b74:	ldrdgt	pc, [r0], -pc	; <UNPREDICTABLE>
     b78:	andgt	pc, ip, sl, asr r8	; <UNPREDICTABLE>
     b7c:	stcgt	8, cr15, [r4, #-308]	; 0xfffffecc
     b80:			; <UNDEFINED> instruction: 0xf85a4b06
     b84:	stmdami	r6, {r0, r1, ip, sp}
     b88:	andeq	pc, r0, sl, asr r8	; <UNPREDICTABLE>
     b8c:	mrc	7, 4, APSR_nzcv, cr2, cr15, {7}
     b90:	mcr	7, 7, pc, cr10, cr15, {7}	; <UNPREDICTABLE>
     b94:			; <UNDEFINED> instruction: 0x000113bc
     b98:	andeq	r0, r0, r0, lsl #1
     b9c:	andeq	r0, r0, r0, lsr #1
     ba0:	andeq	r0, r0, r8, lsr #1
     ba4:	ldr	r3, [pc, #20]	; bc0 <set_com_err_gettext@plt+0x240>
     ba8:	ldr	r2, [pc, #20]	; bc4 <set_com_err_gettext@plt+0x244>
     bac:	add	r3, pc, r3
     bb0:	ldr	r2, [r3, r2]
     bb4:	cmp	r2, #0
     bb8:	bxeq	lr
     bbc:	b	8c0 <__gmon_start__@plt>
     bc0:	muleq	r1, ip, r3
     bc4:	muleq	r0, r8, r0
     bc8:	blmi	1d2be8 <set_com_err_gettext@plt+0x1d2268>
     bcc:	bmi	1d1db4 <set_com_err_gettext@plt+0x1d1434>
     bd0:	addmi	r4, r3, #2063597568	; 0x7b000000
     bd4:	andle	r4, r3, sl, ror r4
     bd8:	ldmpl	r3, {r0, r2, r8, r9, fp, lr}^
     bdc:	ldrmi	fp, [r8, -r3, lsl #2]
     be0:	svclt	0x00004770
     be4:	andeq	r1, r1, ip, lsr r4
     be8:	andeq	r1, r1, r8, lsr r4
     bec:	andeq	r1, r1, r8, ror r3
     bf0:	andeq	r0, r0, r8, lsl #1
     bf4:	stmdbmi	r9, {r3, fp, lr}
     bf8:	bmi	251de0 <set_com_err_gettext@plt+0x251460>
     bfc:	bne	251de8 <set_com_err_gettext@plt+0x251468>
     c00:	svceq	0x00cb447a
     c04:			; <UNDEFINED> instruction: 0x01a1eb03
     c08:	andle	r1, r3, r9, asr #32
     c0c:	ldmpl	r3, {r0, r2, r8, r9, fp, lr}^
     c10:	ldrmi	fp, [r8, -r3, lsl #2]
     c14:	svclt	0x00004770
     c18:	andeq	r1, r1, r0, lsl r4
     c1c:	andeq	r1, r1, ip, lsl #8
     c20:	andeq	r1, r1, ip, asr #6
     c24:	andeq	r0, r0, ip, lsr #1
     c28:	blmi	2ae050 <set_com_err_gettext@plt+0x2ad6d0>
     c2c:	ldrbtmi	r4, [fp], #-2570	; 0xfffff5f6
     c30:	ldmdavc	fp, {r1, r3, r4, r5, r6, sl, lr}
     c34:	blmi	26f1e8 <set_com_err_gettext@plt+0x26e868>
     c38:	ldrdlt	r5, [r3, -r3]!
     c3c:	ldrbtmi	r4, [fp], #-2824	; 0xfffff4f8
     c40:			; <UNDEFINED> instruction: 0xf7ff6818
     c44:			; <UNDEFINED> instruction: 0xf7ffedf6
     c48:	blmi	1c0b4c <set_com_err_gettext@plt+0x1c01cc>
     c4c:	ldrbtmi	r2, [fp], #-513	; 0xfffffdff
     c50:	stclt	0, cr7, [r8, #-104]	; 0xffffff98
     c54:	ldrdeq	r1, [r1], -sl
     c58:	andeq	r1, r1, ip, lsl r3
     c5c:	andeq	r0, r0, r4, lsl #1
     c60:	andeq	r1, r1, r2, asr #7
     c64:			; <UNDEFINED> instruction: 0x000113ba
     c68:	svclt	0x0000e7c4
     c6c:	blmi	1293598 <set_com_err_gettext@plt+0x1292c18>
     c70:	ldrblt	r4, [r0, #1146]!	; 0x47a
     c74:	ldmpl	r3, {r0, r2, r7, ip, sp, pc}^
     c78:	strbtmi	r4, [r9], -r6, lsl #12
     c7c:	ldmdavs	fp, {r0, r1, r2, r6, r8, r9, sl, fp, lr}
     c80:			; <UNDEFINED> instruction: 0xf04f9303
     c84:			; <UNDEFINED> instruction: 0xf7ff0300
     c88:	ldrbtmi	lr, [pc], #-3564	; c90 <set_com_err_gettext@plt+0x310>
     c8c:	subsle	r1, r5, r1, asr #24
     c90:	ldrbtmi	r4, [fp], #-2883	; 0xfffff4bd
     c94:	blcs	1ad08 <set_com_err_gettext@plt+0x1a388>
     c98:	blmi	10b5170 <set_com_err_gettext@plt+0x10b47f0>
     c9c:	ldmdavs	fp, {r0, r1, r3, r4, r5, r6, sl, lr}^
     ca0:	teqle	sp, r0, lsl #22
     ca4:	ldrbtmi	r4, [sp], #-3392	; 0xfffff2c0
     ca8:			; <UNDEFINED> instruction: 0xf01268aa
     cac:	tstle	r6, r1, lsl #8
     cb0:	stmdbls	r0, {r1, r2, r3, r4, r5, r8, r9, fp, lr}
     cb4:	ldmdavs	r8, {r0, r1, r3, r4, r5, r6, r7, fp, ip, lr}
     cb8:	mcr	7, 0, pc, cr8, cr15, {7}	; <UNPREDICTABLE>
     cbc:			; <UNDEFINED> instruction: 0x4632493c
     cc0:	ldrbtmi	r2, [r9], #-1
     cc4:	mcr	7, 1, pc, cr12, cr15, {7}	; <UNPREDICTABLE>
     cc8:	blmi	cd35b8 <set_com_err_gettext@plt+0xcd2c38>
     ccc:	ldmpl	r3, {r1, r3, r4, r5, r6, sl, lr}^
     cd0:	blls	dad40 <set_com_err_gettext@plt+0xda3c0>
     cd4:	cmple	fp, sl, asr r0
     cd8:	andlt	r4, r5, r0, lsr #12
     cdc:	ldmdbmi	r6!, {r4, r5, r6, r7, r8, sl, fp, ip, sp, pc}
     ce0:	andcs	r4, r1, r2, lsr r6
     ce4:	ldrbtmi	r2, [r9], #-1024	; 0xfffffc00
     ce8:	mrc	7, 0, APSR_nzcv, cr10, cr15, {7}
     cec:	stmiavs	sl!, {r0, r1, r2, r3, r5, r8, r9, fp, lr}
     cf0:	ldmpl	sp!, {r8, fp, ip, pc}^
     cf4:			; <UNDEFINED> instruction: 0xf7ff6828
     cf8:	stmdavs	r9!, {r1, r3, r5, r6, r7, r8, sl, fp, sp, lr, pc}
     cfc:			; <UNDEFINED> instruction: 0xf7ff200a
     d00:	strb	lr, [r1, r8, lsr #28]!
     d04:	ldrtmi	sl, [r0], -r2, lsl #18
     d08:	stc	7, cr15, [r4, #1020]!	; 0x3fc
     d0c:	strmi	r1, [r4], -r2, asr #24
     d10:	stmdbmi	sl!, {r3, r5, ip, lr, pc}
     d14:	bls	88d20 <set_com_err_gettext@plt+0x883a0>
     d18:			; <UNDEFINED> instruction: 0xf7ff4479
     d1c:	ldr	lr, [ip, r2, lsl #28]!
     d20:	ldrtmi	sl, [r0], -r1, lsl #18
     d24:	ldc	7, cr15, [r0, #1020]	; 0x3fc
     d28:	strmi	r1, [r4], -r3, asr #24
     d2c:	stmdbmi	r4!, {r0, r2, r5, ip, lr, pc}
     d30:	bls	48d3c <set_com_err_gettext@plt+0x483bc>
     d34:			; <UNDEFINED> instruction: 0xf7ff4479
     d38:			; <UNDEFINED> instruction: 0xe7b3edf4
     d3c:	strmi	r4, [r4], -r1, lsr #22
     d40:	ldmdavs	sp, {r0, r1, r3, r4, r5, r6, sl, lr}
     d44:	ldcl	7, cr15, [sl, #1020]	; 0x3fc
     d48:	andcs	r4, r5, #507904	; 0x7c000
     d4c:	stmdavs	r7, {r0, r3, r4, r5, r6, sl, lr}
     d50:			; <UNDEFINED> instruction: 0xf7ff2000
     d54:	ldrtmi	lr, [r3], -ip, lsl #27
     d58:			; <UNDEFINED> instruction: 0x46024639
     d5c:			; <UNDEFINED> instruction: 0xf7ff4628
     d60:			; <UNDEFINED> instruction: 0xe7b1ed98
     d64:	ldrbtmi	r4, [fp], #-2841	; 0xfffff4e7
     d68:			; <UNDEFINED> instruction: 0xf7ff681d
     d6c:	ldmdbmi	r8, {r3, r6, r7, r8, sl, fp, sp, lr, pc}
     d70:	ldrbtmi	r2, [r9], #-517	; 0xfffffdfb
     d74:	andcs	r6, r0, r7, lsl #16
     d78:	blmi	5bad2c <set_com_err_gettext@plt+0x5ba3ac>
     d7c:	ldmdavs	sp, {r0, r1, r3, r4, r5, r6, sl, lr}
     d80:	ldc	7, cr15, [ip, #1020]!	; 0x3fc
     d84:	andcs	r4, r5, #20, 18	; 0x50000
     d88:	stmdavs	r7, {r0, r3, r4, r5, r6, sl, lr}
     d8c:	strb	r2, [r0, r0]!
     d90:	ldcl	7, cr15, [r2, #-1020]!	; 0xfffffc04
     d94:	ldrdeq	r1, [r1], -ip
     d98:	andeq	r0, r0, ip, lsl #1
     d9c:	andeq	r1, r1, r2, asr #5
     da0:	andeq	r1, r1, sl, ror r3
     da4:	andeq	r1, r1, r0, ror r3
     da8:	andeq	r1, r1, r6, ror #6
     dac:	andeq	r0, r0, r4, lsr #1
     db0:			; <UNDEFINED> instruction: 0x000003b6
     db4:	andeq	r1, r1, r0, lsl #5
     db8:	andeq	r0, r0, sl, lsl #7
     dbc:	andeq	r0, r0, ip, lsr #6
     dc0:	andeq	r0, r0, r4, lsr r3
     dc4:	andeq	r1, r1, r4, asr #5
     dc8:	andeq	r0, r0, r0, asr #5
     dcc:	muleq	r1, lr, r2
     dd0:			; <UNDEFINED> instruction: 0x000002b6
     dd4:	andeq	r1, r1, r8, lsl #5
     dd8:	andeq	r0, r0, r4, asr #5
     ddc:	blmi	11536f4 <set_com_err_gettext@plt+0x1152d74>
     de0:	push	{r1, r3, r4, r5, r6, sl, lr}
     de4:			; <UNDEFINED> instruction: 0xb09e41f0
     de8:			; <UNDEFINED> instruction: 0xf10158d3
     dec:	strmi	r0, [lr], -fp, lsl #16
     df0:	ldmdavs	fp, {r0, r1, r2, r9, sl, lr}
     df4:			; <UNDEFINED> instruction: 0xf04f931d
     df8:			; <UNDEFINED> instruction: 0xf7ff0300
     dfc:			; <UNDEFINED> instruction: 0x4604ed74
     e00:			; <UNDEFINED> instruction: 0xf7ff4640
     e04:	strtmi	lr, [r0], #-3440	; 0xfffff290
     e08:			; <UNDEFINED> instruction: 0xf7ff3002
     e0c:	strmi	lr, [r5], -lr, asr #26
     e10:	ldrtmi	fp, [ip], #-292	; 0xfffffedc
     e14:	stccc	8, cr15, [r1], {20}
     e18:	subsle	r2, fp, pc, lsr #22
     e1c:			; <UNDEFINED> instruction: 0xf04f4b36
     e20:	strdcs	r3, [r1, -pc]
     e24:	ldrbtmi	r4, [fp], #-1576	; 0xfffff9d8
     e28:	andhi	pc, r4, sp, asr #17
     e2c:			; <UNDEFINED> instruction: 0xf7ff9700
     e30:	bge	bc3e8 <set_com_err_gettext@plt+0xbba68>
     e34:	andcs	r4, r3, r9, lsr #12
     e38:	ldc	7, cr15, [ip, #1020]	; 0x3fc
     e3c:	suble	r3, r5, r1
     e40:	blcs	b9fa14 <set_com_err_gettext@plt+0xb9f094>
     e44:	blmi	b75294 <set_com_err_gettext@plt+0xb74914>
     e48:	ldmvs	fp, {r0, r1, r3, r4, r5, r6, sl, lr}^
     e4c:			; <UNDEFINED> instruction: 0x4628b973
     e50:	ldcl	7, cr15, [r4], #1020	; 0x3fc
     e54:	blmi	9d3704 <set_com_err_gettext@plt+0x9d2d84>
     e58:	ldmpl	r3, {r1, r3, r4, r5, r6, sl, lr}^
     e5c:	blls	75aecc <set_com_err_gettext@plt+0x75a54c>
     e60:	qdaddle	r4, sl, r2
     e64:	andslt	r2, lr, r0
     e68:	ldrhhi	lr, [r0, #141]!	; 0x8d
     e6c:			; <UNDEFINED> instruction: 0xf7ff4628
     e70:	blls	1c0a6c <set_com_err_gettext@plt+0x1c00ec>
     e74:	cmnmi	r0, #50331648	; 0x3000000	; <UNPREDICTABLE>
     e78:	svcmi	0x0080f5b3
     e7c:	blmi	875620 <set_com_err_gettext@plt+0x874ca0>
     e80:	ldmdbvs	fp, {r0, r1, r3, r4, r5, r6, sl, lr}
     e84:	rscle	r2, r2, r0, lsl #22
     e88:	blcs	b9fa5c <set_com_err_gettext@plt+0xb9f0dc>
     e8c:			; <UNDEFINED> instruction: 0xf898d103
     e90:	blcs	ce9c <set_com_err_gettext@plt+0xc51c>
     e94:	bvc	ffcf5208 <set_com_err_gettext@plt+0xffcf4888>
     e98:	tstle	r7, lr, lsr #22
     e9c:	mulcc	r1, r8, r8
     ea0:	tstle	r3, lr, lsr #22
     ea4:	mulcc	r2, r8, r8
     ea8:	sbcsle	r2, r0, r0, lsl #22
     eac:			; <UNDEFINED> instruction: 0x462a4916
     eb0:	ldrbtmi	r2, [r9], #-1
     eb4:	ldc	7, cr15, [r4, #-1020]!	; 0xfffffc04
     eb8:	andcs	r4, r0, #20, 18	; 0x50000
     ebc:	ldrbtmi	r4, [r9], #-1576	; 0xfffff9d8
     ec0:	stcl	7, cr15, [r0, #-1020]	; 0xfffffc04
     ec4:			; <UNDEFINED> instruction: 0xf7ff200a
     ec8:	strb	lr, [r0, r6, lsr #26]
     ecc:			; <UNDEFINED> instruction: 0xf7ff4628
     ed0:	ldr	lr, [ip, r6, ror #25]!
     ed4:			; <UNDEFINED> instruction: 0xf04f4b0e
     ed8:	strdcs	r3, [r1, -pc]
     edc:	andhi	pc, r4, sp, asr #17
     ee0:	smlsdxls	r0, fp, r4, r4
     ee4:	ldc	7, cr15, [r0, #-1020]	; 0xfffffc04
     ee8:			; <UNDEFINED> instruction: 0xf7ffe7a3
     eec:	svclt	0x0000ecc6
     ef0:	andeq	r1, r1, ip, ror #2
     ef4:	andeq	r0, r0, ip, lsl #1
     ef8:	andeq	r0, r0, r2, ror #4
     efc:	andeq	r1, r1, r4, asr #3
     f00:	strdeq	r1, [r1], -r4
     f04:	andeq	r1, r1, ip, lsl #3
     f08:	ldrdeq	r0, [r0], -lr
     f0c:			; <UNDEFINED> instruction: 0xffffff1b
     f10:	andeq	r0, r0, r0, lsr #3
     f14:			; <UNDEFINED> instruction: 0xb09db5f0
     f18:	strmi	r4, [r5], -r2, lsr #24
     f1c:	strbtmi	r4, [sl], -r2, lsr #22
     f20:	andcs	r4, r3, ip, ror r4
     f24:	stmiapl	r3!, {r0, r3, r5, r9, sl, lr}^
     f28:	tstls	fp, #1769472	; 0x1b0000
     f2c:	movweq	pc, #79	; 0x4f	; <UNPREDICTABLE>
     f30:	stc	7, cr15, [r0, #-1020]!	; 0xfffffc04
     f34:	andsle	r1, lr, r3, asr #24
     f38:	strtmi	r9, [r8], -r4, lsl #22
     f3c:	cmnmi	r0, #50331648	; 0x3000000	; <UNPREDICTABLE>
     f40:	svcmi	0x0080f5b3
     f44:	blmi	675358 <set_com_err_gettext@plt+0x6749d8>
     f48:	ldmdbvs	sl, {r0, r1, r3, r4, r5, r6, sl, lr}^
     f4c:			; <UNDEFINED> instruction: 0xf7ffb16a
     f50:	strmi	pc, [r4], -sp, lsl #29
     f54:	blmi	5137b4 <set_com_err_gettext@plt+0x512e34>
     f58:	ldmpl	r3, {r1, r3, r4, r5, r6, sl, lr}^
     f5c:	blls	6dafcc <set_com_err_gettext@plt+0x6da64c>
     f60:	tstle	ip, sl, asr r0
     f64:	andslt	r4, sp, r0, lsr #12
     f68:	ldmdbmi	r2, {r4, r5, r6, r7, r8, sl, fp, ip, sp, pc}
     f6c:			; <UNDEFINED> instruction: 0xf7ff4479
     f70:	strmi	lr, [r4], -sl, ror #25
     f74:	blmi	43af34 <set_com_err_gettext@plt+0x43a5b4>
     f78:	ldrbtmi	r4, [fp], #-1540	; 0xfffff9fc
     f7c:			; <UNDEFINED> instruction: 0xf7ff681e
     f80:	stmdbmi	lr, {r1, r2, r3, r4, r5, r7, sl, fp, sp, lr, pc}
     f84:	ldrbtmi	r2, [r9], #-517	; 0xfffffdfb
     f88:	andcs	r6, r0, r7, lsl #16
     f8c:	stcl	7, cr15, [lr], #-1020	; 0xfffffc04
     f90:	ldrtmi	r4, [r9], -fp, lsr #12
     f94:	ldrtmi	r4, [r0], -r2, lsl #12
     f98:	ldcl	7, cr15, [sl], #-1020	; 0xfffffc04
     f9c:			; <UNDEFINED> instruction: 0xf7ffe7da
     fa0:	svclt	0x0000ec6c
     fa4:	andeq	r1, r1, ip, lsr #32
     fa8:	andeq	r0, r0, ip, lsl #1
     fac:	andeq	r1, r1, r4, asr #1
     fb0:	strdeq	r0, [r1], -r4
     fb4:			; <UNDEFINED> instruction: 0xfffffe6d
     fb8:	andeq	r1, r1, sl, lsl #1
     fbc:	andeq	r0, r0, r2, lsl r1
     fc0:	mvnsmi	lr, #737280	; 0xb4000
     fc4:	cfmadd32mi	mvax0, mvfx4, mvfx12, mvfx7
     fc8:	stcmi	6, cr4, [ip, #-544]	; 0xfffffde0
     fcc:	ldrbtmi	r4, [lr], #-1681	; 0xfffff96f
     fd0:	ldc	7, cr15, [lr], {255}	; 0xff
     fd4:	blne	1d921d0 <set_com_err_gettext@plt+0x1d91850>
     fd8:	strhle	r1, [sl], -r6
     fdc:	strcs	r3, [r0], #-3332	; 0xfffff2fc
     fe0:	svccc	0x0004f855
     fe4:	strbmi	r3, [sl], -r1, lsl #8
     fe8:	ldrtmi	r4, [r8], -r1, asr #12
     fec:	adcmi	r4, r6, #152, 14	; 0x2600000
     ff0:	pop	{r1, r2, r4, r5, r6, r7, r8, ip, lr, pc}
     ff4:	svclt	0x000083f8
     ff8:	andeq	r0, r1, sl, ror #28
     ffc:	andeq	r0, r1, r0, ror #28
    1000:	svclt	0x00004770

Disassembly of section .fini:

00001004 <.fini>:
    1004:	push	{r3, lr}
    1008:	pop	{r3, pc}
