{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Quartus II" 0 -1 1688510077232 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus II 64-Bit " "Running Quartus II 64-Bit Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 13.1.0 Build 162 10/23/2013 SJ Web Edition " "Version 13.1.0 Build 162 10/23/2013 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "Quartus II" 0 -1 1688510077233 ""} { "Info" "IQEXE_START_BANNER_TIME" "Tue Jul 04 19:34:37 2023 " "Processing started: Tue Jul 04 19:34:37 2023" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Quartus II" 0 -1 1688510077233 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Quartus II" 0 -1 1688510077233 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off final_prj -c final " "Command: quartus_map --read_settings_files=on --write_settings_files=off final_prj -c final" {  } {  } 0 0 "Command: %1!s!" 0 0 "Quartus II" 0 -1 1688510077233 ""}
{ "Warning" "WQCU_PARALLEL_NO_LICENSE" "" "Parallel compilation is not licensed and has been disabled" {  } {  } 0 20028 "Parallel compilation is not licensed and has been disabled" 0 0 "Quartus II" 0 -1 1688510077703 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/luand/f/ufsc/20231/ldh/final/src/alu/adder/half_adder.v 1 1 " "Found 1 design units, including 1 entities, in source file /users/luand/f/ufsc/20231/ldh/final/src/alu/adder/half_adder.v" { { "Info" "ISGN_ENTITY_NAME" "1 half_adder " "Found entity 1: half_adder" {  } { { "../src/alu/adder/half_adder.v" "" { Text "C:/Users/luand/f/ufsc/20231/ldh/final/src/alu/adder/half_adder.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1688510077767 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1688510077767 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/luand/f/ufsc/20231/ldh/final/src/alu/adder/full_adder.v 1 1 " "Found 1 design units, including 1 entities, in source file /users/luand/f/ufsc/20231/ldh/final/src/alu/adder/full_adder.v" { { "Info" "ISGN_ENTITY_NAME" "1 full_adder " "Found entity 1: full_adder" {  } { { "../src/alu/adder/full_adder.v" "" { Text "C:/Users/luand/f/ufsc/20231/ldh/final/src/alu/adder/full_adder.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1688510077773 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1688510077773 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/luand/f/ufsc/20231/ldh/final/src/alu/adder/adder.v 1 1 " "Found 1 design units, including 1 entities, in source file /users/luand/f/ufsc/20231/ldh/final/src/alu/adder/adder.v" { { "Info" "ISGN_ENTITY_NAME" "1 adder " "Found entity 1: adder" {  } { { "../src/alu/adder/adder.v" "" { Text "C:/Users/luand/f/ufsc/20231/ldh/final/src/alu/adder/adder.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1688510077778 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1688510077778 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/luand/f/ufsc/20231/ldh/final/src/alu/logic_module.v 1 1 " "Found 1 design units, including 1 entities, in source file /users/luand/f/ufsc/20231/ldh/final/src/alu/logic_module.v" { { "Info" "ISGN_ENTITY_NAME" "1 logic_module " "Found entity 1: logic_module" {  } { { "../src/alu/logic_module.v" "" { Text "C:/Users/luand/f/ufsc/20231/ldh/final/src/alu/logic_module.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1688510077783 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1688510077783 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/luand/f/ufsc/20231/ldh/final/src/alu/flag_circuit.v 1 1 " "Found 1 design units, including 1 entities, in source file /users/luand/f/ufsc/20231/ldh/final/src/alu/flag_circuit.v" { { "Info" "ISGN_ENTITY_NAME" "1 flag_circuit " "Found entity 1: flag_circuit" {  } { { "../src/alu/flag_circuit.v" "" { Text "C:/Users/luand/f/ufsc/20231/ldh/final/src/alu/flag_circuit.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1688510077788 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1688510077788 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/luand/f/ufsc/20231/ldh/final/src/alu/arithmetic_module.v 1 1 " "Found 1 design units, including 1 entities, in source file /users/luand/f/ufsc/20231/ldh/final/src/alu/arithmetic_module.v" { { "Info" "ISGN_ENTITY_NAME" "1 arithmetic_module " "Found entity 1: arithmetic_module" {  } { { "../src/alu/arithmetic_module.v" "" { Text "C:/Users/luand/f/ufsc/20231/ldh/final/src/alu/arithmetic_module.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1688510077794 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1688510077794 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/luand/f/ufsc/20231/ldh/final/src/alu/alu.v 1 1 " "Found 1 design units, including 1 entities, in source file /users/luand/f/ufsc/20231/ldh/final/src/alu/alu.v" { { "Info" "ISGN_ENTITY_NAME" "1 alu " "Found entity 1: alu" {  } { { "../src/alu/alu.v" "" { Text "C:/Users/luand/f/ufsc/20231/ldh/final/src/alu/alu.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1688510077799 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1688510077799 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/luand/f/ufsc/20231/ldh/final/src/bc/bc_unsigned_oct.v 1 1 " "Found 1 design units, including 1 entities, in source file /users/luand/f/ufsc/20231/ldh/final/src/bc/bc_unsigned_oct.v" { { "Info" "ISGN_ENTITY_NAME" "1 bc_unsigned_oct " "Found entity 1: bc_unsigned_oct" {  } { { "../src/bc/bc_unsigned_oct.v" "" { Text "C:/Users/luand/f/ufsc/20231/ldh/final/src/bc/bc_unsigned_oct.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1688510077804 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1688510077804 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/luand/f/ufsc/20231/ldh/final/src/bc/bc_unsigned_hex.v 1 1 " "Found 1 design units, including 1 entities, in source file /users/luand/f/ufsc/20231/ldh/final/src/bc/bc_unsigned_hex.v" { { "Info" "ISGN_ENTITY_NAME" "1 bc_unsigned_hex " "Found entity 1: bc_unsigned_hex" {  } { { "../src/bc/bc_unsigned_hex.v" "" { Text "C:/Users/luand/f/ufsc/20231/ldh/final/src/bc/bc_unsigned_hex.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1688510077808 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1688510077808 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/luand/f/ufsc/20231/ldh/final/src/bc/bc_signed_oct.v 1 1 " "Found 1 design units, including 1 entities, in source file /users/luand/f/ufsc/20231/ldh/final/src/bc/bc_signed_oct.v" { { "Info" "ISGN_ENTITY_NAME" "1 bc_signed_oct " "Found entity 1: bc_signed_oct" {  } { { "../src/bc/bc_signed_oct.v" "" { Text "C:/Users/luand/f/ufsc/20231/ldh/final/src/bc/bc_signed_oct.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1688510077812 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1688510077812 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/luand/f/ufsc/20231/ldh/final/src/bc/bc_signed_hex.v 1 1 " "Found 1 design units, including 1 entities, in source file /users/luand/f/ufsc/20231/ldh/final/src/bc/bc_signed_hex.v" { { "Info" "ISGN_ENTITY_NAME" "1 bc_signed_hex " "Found entity 1: bc_signed_hex" {  } { { "../src/bc/bc_signed_hex.v" "" { Text "C:/Users/luand/f/ufsc/20231/ldh/final/src/bc/bc_signed_hex.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1688510077818 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1688510077818 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/luand/f/ufsc/20231/ldh/final/src/bc/bc_hex.v 1 1 " "Found 1 design units, including 1 entities, in source file /users/luand/f/ufsc/20231/ldh/final/src/bc/bc_hex.v" { { "Info" "ISGN_ENTITY_NAME" "1 bc_hex " "Found entity 1: bc_hex" {  } { { "../src/bc/bc_hex.v" "" { Text "C:/Users/luand/f/ufsc/20231/ldh/final/src/bc/bc_hex.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1688510077823 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1688510077823 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/luand/f/ufsc/20231/ldh/final/src/bc/bc.v 1 1 " "Found 1 design units, including 1 entities, in source file /users/luand/f/ufsc/20231/ldh/final/src/bc/bc.v" { { "Info" "ISGN_ENTITY_NAME" "1 bc " "Found entity 1: bc" {  } { { "../src/bc/bc.v" "" { Text "C:/Users/luand/f/ufsc/20231/ldh/final/src/bc/bc.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1688510077830 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1688510077830 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/luand/f/ufsc/20231/ldh/final/src/mux/mux4.v 1 1 " "Found 1 design units, including 1 entities, in source file /users/luand/f/ufsc/20231/ldh/final/src/mux/mux4.v" { { "Info" "ISGN_ENTITY_NAME" "1 mux4 " "Found entity 1: mux4" {  } { { "../src/mux/mux4.v" "" { Text "C:/Users/luand/f/ufsc/20231/ldh/final/src/mux/mux4.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1688510077835 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1688510077835 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/luand/f/ufsc/20231/ldh/final/src/mux/mux2.v 1 1 " "Found 1 design units, including 1 entities, in source file /users/luand/f/ufsc/20231/ldh/final/src/mux/mux2.v" { { "Info" "ISGN_ENTITY_NAME" "1 mux2 " "Found entity 1: mux2" {  } { { "../src/mux/mux2.v" "" { Text "C:/Users/luand/f/ufsc/20231/ldh/final/src/mux/mux2.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1688510077840 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1688510077840 ""}
{ "Warning" "WVRFX_L2_VERI_ID_IS_SV_KEYWORD" "final final.v(26) " "Verilog HDL Declaration warning at final.v(26): \"final\" is SystemVerilog-2005 keyword" {  } { { "../src/final.v" "" { Text "C:/Users/luand/f/ufsc/20231/ldh/final/src/final.v" 26 0 0 } }  } 0 10463 "Verilog HDL Declaration warning at %2!s!: \"%1!s!\" is SystemVerilog-2005 keyword" 0 0 "Quartus II" 0 -1 1688510077846 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/luand/f/ufsc/20231/ldh/final/src/final.v 1 1 " "Found 1 design units, including 1 entities, in source file /users/luand/f/ufsc/20231/ldh/final/src/final.v" { { "Info" "ISGN_ENTITY_NAME" "1 final " "Found entity 1: final" {  } { { "../src/final.v" "" { Text "C:/Users/luand/f/ufsc/20231/ldh/final/src/final.v" 26 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1688510077847 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1688510077847 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "final " "Elaborating entity \"final\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Quartus II" 0 -1 1688510077893 ""}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "SWITCH final.v(41) " "Verilog HDL Always Construct warning at final.v(41): variable \"SWITCH\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "../src/final.v" "" { Text "C:/Users/luand/f/ufsc/20231/ldh/final/src/final.v" 41 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Quartus II" 0 -1 1688510077894 "|final"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "SWITCH final.v(42) " "Verilog HDL Always Construct warning at final.v(42): variable \"SWITCH\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "../src/final.v" "" { Text "C:/Users/luand/f/ufsc/20231/ldh/final/src/final.v" 42 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Quartus II" 0 -1 1688510077894 "|final"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "SWITCH final.v(43) " "Verilog HDL Always Construct warning at final.v(43): variable \"SWITCH\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "../src/final.v" "" { Text "C:/Users/luand/f/ufsc/20231/ldh/final/src/final.v" 43 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Quartus II" 0 -1 1688510077894 "|final"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "A_reg final.v(40) " "Verilog HDL Always Construct warning at final.v(40): inferring latch(es) for variable \"A_reg\", which holds its previous value in one or more paths through the always construct" {  } { { "../src/final.v" "" { Text "C:/Users/luand/f/ufsc/20231/ldh/final/src/final.v" 40 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Quartus II" 0 -1 1688510077895 "|final"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "B_reg final.v(40) " "Verilog HDL Always Construct warning at final.v(40): inferring latch(es) for variable \"B_reg\", which holds its previous value in one or more paths through the always construct" {  } { { "../src/final.v" "" { Text "C:/Users/luand/f/ufsc/20231/ldh/final/src/final.v" 40 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Quartus II" 0 -1 1688510077895 "|final"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "C_reg final.v(40) " "Verilog HDL Always Construct warning at final.v(40): inferring latch(es) for variable \"C_reg\", which holds its previous value in one or more paths through the always construct" {  } { { "../src/final.v" "" { Text "C:/Users/luand/f/ufsc/20231/ldh/final/src/final.v" 40 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Quartus II" 0 -1 1688510077895 "|final"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "C_reg\[0\] final.v(42) " "Inferred latch for \"C_reg\[0\]\" at final.v(42)" {  } { { "../src/final.v" "" { Text "C:/Users/luand/f/ufsc/20231/ldh/final/src/final.v" 42 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1688510077896 "|final"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "C_reg\[1\] final.v(42) " "Inferred latch for \"C_reg\[1\]\" at final.v(42)" {  } { { "../src/final.v" "" { Text "C:/Users/luand/f/ufsc/20231/ldh/final/src/final.v" 42 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1688510077897 "|final"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "C_reg\[2\] final.v(42) " "Inferred latch for \"C_reg\[2\]\" at final.v(42)" {  } { { "../src/final.v" "" { Text "C:/Users/luand/f/ufsc/20231/ldh/final/src/final.v" 42 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1688510077897 "|final"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "C_reg\[3\] final.v(42) " "Inferred latch for \"C_reg\[3\]\" at final.v(42)" {  } { { "../src/final.v" "" { Text "C:/Users/luand/f/ufsc/20231/ldh/final/src/final.v" 42 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1688510077897 "|final"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "C_reg\[4\] final.v(42) " "Inferred latch for \"C_reg\[4\]\" at final.v(42)" {  } { { "../src/final.v" "" { Text "C:/Users/luand/f/ufsc/20231/ldh/final/src/final.v" 42 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1688510077897 "|final"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "C_reg\[5\] final.v(42) " "Inferred latch for \"C_reg\[5\]\" at final.v(42)" {  } { { "../src/final.v" "" { Text "C:/Users/luand/f/ufsc/20231/ldh/final/src/final.v" 42 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1688510077897 "|final"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "C_reg\[6\] final.v(42) " "Inferred latch for \"C_reg\[6\]\" at final.v(42)" {  } { { "../src/final.v" "" { Text "C:/Users/luand/f/ufsc/20231/ldh/final/src/final.v" 42 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1688510077897 "|final"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "C_reg\[7\] final.v(42) " "Inferred latch for \"C_reg\[7\]\" at final.v(42)" {  } { { "../src/final.v" "" { Text "C:/Users/luand/f/ufsc/20231/ldh/final/src/final.v" 42 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1688510077897 "|final"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "C_reg\[8\] final.v(42) " "Inferred latch for \"C_reg\[8\]\" at final.v(42)" {  } { { "../src/final.v" "" { Text "C:/Users/luand/f/ufsc/20231/ldh/final/src/final.v" 42 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1688510077897 "|final"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "C_reg\[9\] final.v(42) " "Inferred latch for \"C_reg\[9\]\" at final.v(42)" {  } { { "../src/final.v" "" { Text "C:/Users/luand/f/ufsc/20231/ldh/final/src/final.v" 42 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1688510077898 "|final"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "B_reg\[0\] final.v(42) " "Inferred latch for \"B_reg\[0\]\" at final.v(42)" {  } { { "../src/final.v" "" { Text "C:/Users/luand/f/ufsc/20231/ldh/final/src/final.v" 42 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1688510077898 "|final"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "B_reg\[1\] final.v(42) " "Inferred latch for \"B_reg\[1\]\" at final.v(42)" {  } { { "../src/final.v" "" { Text "C:/Users/luand/f/ufsc/20231/ldh/final/src/final.v" 42 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1688510077898 "|final"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "B_reg\[2\] final.v(42) " "Inferred latch for \"B_reg\[2\]\" at final.v(42)" {  } { { "../src/final.v" "" { Text "C:/Users/luand/f/ufsc/20231/ldh/final/src/final.v" 42 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1688510077898 "|final"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "B_reg\[3\] final.v(42) " "Inferred latch for \"B_reg\[3\]\" at final.v(42)" {  } { { "../src/final.v" "" { Text "C:/Users/luand/f/ufsc/20231/ldh/final/src/final.v" 42 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1688510077898 "|final"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "B_reg\[4\] final.v(42) " "Inferred latch for \"B_reg\[4\]\" at final.v(42)" {  } { { "../src/final.v" "" { Text "C:/Users/luand/f/ufsc/20231/ldh/final/src/final.v" 42 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1688510077898 "|final"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "B_reg\[5\] final.v(42) " "Inferred latch for \"B_reg\[5\]\" at final.v(42)" {  } { { "../src/final.v" "" { Text "C:/Users/luand/f/ufsc/20231/ldh/final/src/final.v" 42 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1688510077898 "|final"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "B_reg\[6\] final.v(42) " "Inferred latch for \"B_reg\[6\]\" at final.v(42)" {  } { { "../src/final.v" "" { Text "C:/Users/luand/f/ufsc/20231/ldh/final/src/final.v" 42 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1688510077898 "|final"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "B_reg\[7\] final.v(42) " "Inferred latch for \"B_reg\[7\]\" at final.v(42)" {  } { { "../src/final.v" "" { Text "C:/Users/luand/f/ufsc/20231/ldh/final/src/final.v" 42 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1688510077898 "|final"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "B_reg\[8\] final.v(42) " "Inferred latch for \"B_reg\[8\]\" at final.v(42)" {  } { { "../src/final.v" "" { Text "C:/Users/luand/f/ufsc/20231/ldh/final/src/final.v" 42 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1688510077898 "|final"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "B_reg\[9\] final.v(42) " "Inferred latch for \"B_reg\[9\]\" at final.v(42)" {  } { { "../src/final.v" "" { Text "C:/Users/luand/f/ufsc/20231/ldh/final/src/final.v" 42 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1688510077899 "|final"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "A_reg\[0\] final.v(42) " "Inferred latch for \"A_reg\[0\]\" at final.v(42)" {  } { { "../src/final.v" "" { Text "C:/Users/luand/f/ufsc/20231/ldh/final/src/final.v" 42 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1688510077899 "|final"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "A_reg\[1\] final.v(42) " "Inferred latch for \"A_reg\[1\]\" at final.v(42)" {  } { { "../src/final.v" "" { Text "C:/Users/luand/f/ufsc/20231/ldh/final/src/final.v" 42 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1688510077899 "|final"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "A_reg\[2\] final.v(42) " "Inferred latch for \"A_reg\[2\]\" at final.v(42)" {  } { { "../src/final.v" "" { Text "C:/Users/luand/f/ufsc/20231/ldh/final/src/final.v" 42 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1688510077899 "|final"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "A_reg\[3\] final.v(42) " "Inferred latch for \"A_reg\[3\]\" at final.v(42)" {  } { { "../src/final.v" "" { Text "C:/Users/luand/f/ufsc/20231/ldh/final/src/final.v" 42 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1688510077899 "|final"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "A_reg\[4\] final.v(42) " "Inferred latch for \"A_reg\[4\]\" at final.v(42)" {  } { { "../src/final.v" "" { Text "C:/Users/luand/f/ufsc/20231/ldh/final/src/final.v" 42 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1688510077899 "|final"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "A_reg\[5\] final.v(42) " "Inferred latch for \"A_reg\[5\]\" at final.v(42)" {  } { { "../src/final.v" "" { Text "C:/Users/luand/f/ufsc/20231/ldh/final/src/final.v" 42 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1688510077899 "|final"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "A_reg\[6\] final.v(42) " "Inferred latch for \"A_reg\[6\]\" at final.v(42)" {  } { { "../src/final.v" "" { Text "C:/Users/luand/f/ufsc/20231/ldh/final/src/final.v" 42 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1688510077899 "|final"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "A_reg\[7\] final.v(42) " "Inferred latch for \"A_reg\[7\]\" at final.v(42)" {  } { { "../src/final.v" "" { Text "C:/Users/luand/f/ufsc/20231/ldh/final/src/final.v" 42 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1688510077899 "|final"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "A_reg\[8\] final.v(42) " "Inferred latch for \"A_reg\[8\]\" at final.v(42)" {  } { { "../src/final.v" "" { Text "C:/Users/luand/f/ufsc/20231/ldh/final/src/final.v" 42 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1688510077899 "|final"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "A_reg\[9\] final.v(42) " "Inferred latch for \"A_reg\[9\]\" at final.v(42)" {  } { { "../src/final.v" "" { Text "C:/Users/luand/f/ufsc/20231/ldh/final/src/final.v" 42 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1688510077899 "|final"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "alu alu:ALU_0 " "Elaborating entity \"alu\" for hierarchy \"alu:ALU_0\"" {  } { { "../src/final.v" "ALU_0" { Text "C:/Users/luand/f/ufsc/20231/ldh/final/src/final.v" 60 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1688510077921 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "logic_module alu:ALU_0\|logic_module:MOD_1 " "Elaborating entity \"logic_module\" for hierarchy \"alu:ALU_0\|logic_module:MOD_1\"" {  } { { "../src/alu/alu.v" "MOD_1" { Text "C:/Users/luand/f/ufsc/20231/ldh/final/src/alu/alu.v" 21 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1688510077925 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "mux4 alu:ALU_0\|logic_module:MOD_1\|mux4:L_MUX " "Elaborating entity \"mux4\" for hierarchy \"alu:ALU_0\|logic_module:MOD_1\|mux4:L_MUX\"" {  } { { "../src/alu/logic_module.v" "L_MUX" { Text "C:/Users/luand/f/ufsc/20231/ldh/final/src/alu/logic_module.v" 27 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1688510077930 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "arithmetic_module alu:ALU_0\|arithmetic_module:MOD_0 " "Elaborating entity \"arithmetic_module\" for hierarchy \"alu:ALU_0\|arithmetic_module:MOD_0\"" {  } { { "../src/alu/alu.v" "MOD_0" { Text "C:/Users/luand/f/ufsc/20231/ldh/final/src/alu/alu.v" 34 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1688510077933 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 10 arithmetic_module.v(13) " "Verilog HDL assignment warning at arithmetic_module.v(13): truncated value with size 32 to match size of target (10)" {  } { { "../src/alu/arithmetic_module.v" "" { Text "C:/Users/luand/f/ufsc/20231/ldh/final/src/alu/arithmetic_module.v" 13 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1688510077934 "|final|alu:ALU_0|arithmetic_module:MOD_0"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "adder alu:ALU_0\|arithmetic_module:MOD_0\|adder:ADDER " "Elaborating entity \"adder\" for hierarchy \"alu:ALU_0\|arithmetic_module:MOD_0\|adder:ADDER\"" {  } { { "../src/alu/arithmetic_module.v" "ADDER" { Text "C:/Users/luand/f/ufsc/20231/ldh/final/src/alu/arithmetic_module.v" 29 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1688510077939 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "full_adder alu:ALU_0\|arithmetic_module:MOD_0\|adder:ADDER\|full_adder:gen_adder\[0\].FA " "Elaborating entity \"full_adder\" for hierarchy \"alu:ALU_0\|arithmetic_module:MOD_0\|adder:ADDER\|full_adder:gen_adder\[0\].FA\"" {  } { { "../src/alu/adder/adder.v" "gen_adder\[0\].FA" { Text "C:/Users/luand/f/ufsc/20231/ldh/final/src/alu/adder/adder.v" 14 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1688510077942 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "half_adder alu:ALU_0\|arithmetic_module:MOD_0\|adder:ADDER\|full_adder:gen_adder\[0\].FA\|half_adder:HA_0 " "Elaborating entity \"half_adder\" for hierarchy \"alu:ALU_0\|arithmetic_module:MOD_0\|adder:ADDER\|full_adder:gen_adder\[0\].FA\|half_adder:HA_0\"" {  } { { "../src/alu/adder/full_adder.v" "HA_0" { Text "C:/Users/luand/f/ufsc/20231/ldh/final/src/alu/adder/full_adder.v" 14 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1688510077946 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "mux2 alu:ALU_0\|mux2:MUX_0 " "Elaborating entity \"mux2\" for hierarchy \"alu:ALU_0\|mux2:MUX_0\"" {  } { { "../src/alu/alu.v" "MUX_0" { Text "C:/Users/luand/f/ufsc/20231/ldh/final/src/alu/alu.v" 45 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1688510078010 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "flag_circuit alu:ALU_0\|flag_circuit:FC_0 " "Elaborating entity \"flag_circuit\" for hierarchy \"alu:ALU_0\|flag_circuit:FC_0\"" {  } { { "../src/alu/alu.v" "FC_0" { Text "C:/Users/luand/f/ufsc/20231/ldh/final/src/alu/alu.v" 54 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1688510078014 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "bc bc:BC_0 " "Elaborating entity \"bc\" for hierarchy \"bc:BC_0\"" {  } { { "../src/final.v" "BC_0" { Text "C:/Users/luand/f/ufsc/20231/ldh/final/src/final.v" 91 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1688510078020 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "bc_unsigned_hex bc:BC_0\|bc_unsigned_hex:BCUH " "Elaborating entity \"bc_unsigned_hex\" for hierarchy \"bc:BC_0\|bc_unsigned_hex:BCUH\"" {  } { { "../src/bc/bc.v" "BCUH" { Text "C:/Users/luand/f/ufsc/20231/ldh/final/src/bc/bc.v" 26 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1688510078024 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "bc_hex bc:BC_0\|bc_unsigned_hex:BCUH\|bc_hex:BH_0 " "Elaborating entity \"bc_hex\" for hierarchy \"bc:BC_0\|bc_unsigned_hex:BCUH\|bc_hex:BH_0\"" {  } { { "../src/bc/bc_unsigned_hex.v" "BH_0" { Text "C:/Users/luand/f/ufsc/20231/ldh/final/src/bc/bc_unsigned_hex.v" 9 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1688510078028 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "bc_unsigned_oct bc:BC_0\|bc_unsigned_oct:BCUO " "Elaborating entity \"bc_unsigned_oct\" for hierarchy \"bc:BC_0\|bc_unsigned_oct:BCUO\"" {  } { { "../src/bc/bc.v" "BCUO" { Text "C:/Users/luand/f/ufsc/20231/ldh/final/src/bc/bc.v" 34 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1688510078035 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "bc_signed_hex bc:BC_0\|bc_signed_hex:BCSH " "Elaborating entity \"bc_signed_hex\" for hierarchy \"bc:BC_0\|bc_signed_hex:BCSH\"" {  } { { "../src/bc/bc.v" "BCSH" { Text "C:/Users/luand/f/ufsc/20231/ldh/final/src/bc/bc.v" 42 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1688510078048 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 8 bc_signed_hex.v(21) " "Verilog HDL assignment warning at bc_signed_hex.v(21): truncated value with size 32 to match size of target (8)" {  } { { "../src/bc/bc_signed_hex.v" "" { Text "C:/Users/luand/f/ufsc/20231/ldh/final/src/bc/bc_signed_hex.v" 21 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1688510078049 "|final|bc:BC_0|bc_signed_hex:BCSH"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "bc_signed_oct bc:BC_0\|bc_signed_oct:BCSO " "Elaborating entity \"bc_signed_oct\" for hierarchy \"bc:BC_0\|bc_signed_oct:BCSO\"" {  } { { "../src/bc/bc.v" "BCSO" { Text "C:/Users/luand/f/ufsc/20231/ldh/final/src/bc/bc.v" 50 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1688510078057 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 8 bc_signed_oct.v(21) " "Verilog HDL assignment warning at bc_signed_oct.v(21): truncated value with size 32 to match size of target (8)" {  } { { "../src/bc/bc_signed_oct.v" "" { Text "C:/Users/luand/f/ufsc/20231/ldh/final/src/bc/bc_signed_oct.v" 21 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1688510078058 "|final|bc:BC_0|bc_signed_oct:BCSO"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "mux4 bc:BC_0\|mux4:MUX_BC " "Elaborating entity \"mux4\" for hierarchy \"bc:BC_0\|mux4:MUX_BC\"" {  } { { "../src/bc/bc.v" "MUX_BC" { Text "C:/Users/luand/f/ufsc/20231/ldh/final/src/bc/bc.v" 59 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1688510078073 ""}
{ "Warning" "WMLS_MLS_STUCK_PIN_HDR" "" "Output pins are stuck at VCC or GND" { { "Warning" "WMLS_MLS_STUCK_PIN" "HEX0\[7\] VCC " "Pin \"HEX0\[7\]\" is stuck at VCC" {  } { { "../src/final.v" "" { Text "C:/Users/luand/f/ufsc/20231/ldh/final/src/final.v" 34 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1688510078793 "|final|HEX0[7]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX1\[7\] VCC " "Pin \"HEX1\[7\]\" is stuck at VCC" {  } { { "../src/final.v" "" { Text "C:/Users/luand/f/ufsc/20231/ldh/final/src/final.v" 34 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1688510078793 "|final|HEX1[7]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX2\[7\] VCC " "Pin \"HEX2\[7\]\" is stuck at VCC" {  } { { "../src/final.v" "" { Text "C:/Users/luand/f/ufsc/20231/ldh/final/src/final.v" 34 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1688510078793 "|final|HEX2[7]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX3\[7\] VCC " "Pin \"HEX3\[7\]\" is stuck at VCC" {  } { { "../src/final.v" "" { Text "C:/Users/luand/f/ufsc/20231/ldh/final/src/final.v" 34 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1688510078793 "|final|HEX3[7]"}  } {  } 0 13024 "Output pins are stuck at VCC or GND" 0 0 "Quartus II" 0 -1 1688510078793 ""}
{ "Info" "ISUTIL_TIMING_DRIVEN_SYNTHESIS_RUNNING" "" "Timing-Driven Synthesis is running" {  } {  } 0 286030 "Timing-Driven Synthesis is running" 0 0 "Quartus II" 0 -1 1688510078900 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "0 0 0 0 0 " "Adding 0 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "Quartus II" 0 -1 1688510079855 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "Quartus II" 0 -1 1688510079855 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "314 " "Implemented 314 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "13 " "Implemented 13 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Quartus II" 0 -1 1688510079947 ""} { "Info" "ICUT_CUT_TM_OPINS" "42 " "Implemented 42 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Quartus II" 0 -1 1688510079947 ""} { "Info" "ICUT_CUT_TM_LCELLS" "259 " "Implemented 259 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "Quartus II" 0 -1 1688510079947 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Quartus II" 0 -1 1688510079947 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 16 s Quartus II 64-Bit " "Quartus II 64-Bit Analysis & Synthesis was successful. 0 errors, 16 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4618 " "Peak virtual memory: 4618 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Quartus II" 0 -1 1688510079984 ""} { "Info" "IQEXE_END_BANNER_TIME" "Tue Jul 04 19:34:39 2023 " "Processing ended: Tue Jul 04 19:34:39 2023" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Quartus II" 0 -1 1688510079984 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:02 " "Elapsed time: 00:00:02" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Quartus II" 0 -1 1688510079984 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:03 " "Total CPU time (on all processors): 00:00:03" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Quartus II" 0 -1 1688510079984 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Quartus II" 0 -1 1688510079984 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Quartus II" 0 -1 1688510081885 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Fitter Quartus II 64-Bit " "Running Quartus II 64-Bit Fitter" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 13.1.0 Build 162 10/23/2013 SJ Web Edition " "Version 13.1.0 Build 162 10/23/2013 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "Quartus II" 0 -1 1688510081887 ""} { "Info" "IQEXE_START_BANNER_TIME" "Tue Jul 04 19:34:41 2023 " "Processing started: Tue Jul 04 19:34:41 2023" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Quartus II" 0 -1 1688510081887 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Fitter" 0 -1 1688510081887 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_fit --read_settings_files=off --write_settings_files=off final_prj -c final " "Command: quartus_fit --read_settings_files=off --write_settings_files=off final_prj -c final" {  } {  } 0 0 "Command: %1!s!" 0 0 "Fitter" 0 -1 1688510081887 ""}
{ "Info" "0" "" "qfit2_default_script.tcl version: #1" {  } {  } 0 0 "qfit2_default_script.tcl version: #1" 0 0 "Fitter" 0 0 1688510082009 ""}
{ "Info" "0" "" "Project  = final_prj" {  } {  } 0 0 "Project  = final_prj" 0 0 "Fitter" 0 0 1688510082010 ""}
{ "Info" "0" "" "Revision = final" {  } {  } 0 0 "Revision = final" 0 0 "Fitter" 0 0 1688510082010 ""}
{ "Warning" "WQCU_PARALLEL_NO_LICENSE" "" "Parallel compilation is not licensed and has been disabled" {  } {  } 0 20028 "Parallel compilation is not licensed and has been disabled" 0 0 "Fitter" 0 -1 1688510082103 ""}
{ "Info" "IMPP_MPP_USER_DEVICE" "final EP3C16F484C6 " "Selected device EP3C16F484C6 for design \"final\"" {  } {  } 0 119006 "Selected device %2!s! for design \"%1!s!\"" 0 0 "Fitter" 0 -1 1688510082117 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "Core supply voltage 1.2V " "Core supply voltage is 1.2V" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Fitter" 0 -1 1688510082165 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "Low junction temperature 0 degrees C " "Low junction temperature is 0 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Fitter" 0 -1 1688510082166 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "High junction temperature 85 degrees C " "High junction temperature is 85 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Fitter" 0 -1 1688510082166 ""}
{ "Info" "IFITCC_FITCC_INFO_AUTO_FIT_COMPILATION_ON" "" "Fitter is performing an Auto Fit compilation, which may decrease Fitter effort to reduce compilation time" {  } {  } 0 171003 "Fitter is performing an Auto Fit compilation, which may decrease Fitter effort to reduce compilation time" 0 0 "Fitter" 0 -1 1688510082246 ""}
{ "Warning" "WCPT_FEATURE_DISABLED_POST" "LogicLock " "Feature LogicLock is only available with a valid subscription license. You can purchase a software subscription to gain full access to this feature." {  } {  } 0 292013 "Feature %1!s! is only available with a valid subscription license. You can purchase a software subscription to gain full access to this feature." 0 0 "Fitter" 0 -1 1688510082257 ""}
{ "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED" "" "Device migration not selected. If you intend to use device migration later, you may need to change the pin assignments as they may be incompatible with other devices" { { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP3C40F484C6 " "Device EP3C40F484C6 is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Quartus II" 0 -1 1688510082500 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP3C55F484C6 " "Device EP3C55F484C6 is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Quartus II" 0 -1 1688510082500 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP3C80F484C6 " "Device EP3C80F484C6 is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Quartus II" 0 -1 1688510082500 ""}  } {  } 2 176444 "Device migration not selected. If you intend to use device migration later, you may need to change the pin assignments as they may be incompatible with other devices" 0 0 "Fitter" 0 -1 1688510082500 ""}
{ "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION" "5 " "Fitter converted 5 user pins into dedicated programming pins" { { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_ASDO_DATA1~ D1 " "Pin ~ALTERA_ASDO_DATA1~ is reserved at location D1" {  } { { "c:/altera/13.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.1/quartus/bin64/pin_planner.ppl" { ~ALTERA_ASDO_DATA1~ } } } { "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { ~ALTERA_ASDO_DATA1~ } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/luand/f/ufsc/20231/ldh/final/prj/" { { 0 { 0 ""} 0 581 9662 10382 0}  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Quartus II" 0 -1 1688510082502 ""} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_FLASH_nCE_nCSO~ E2 " "Pin ~ALTERA_FLASH_nCE_nCSO~ is reserved at location E2" {  } { { "c:/altera/13.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.1/quartus/bin64/pin_planner.ppl" { ~ALTERA_FLASH_nCE_nCSO~ } } } { "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { ~ALTERA_FLASH_nCE_nCSO~ } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/luand/f/ufsc/20231/ldh/final/prj/" { { 0 { 0 ""} 0 583 9662 10382 0}  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Quartus II" 0 -1 1688510082502 ""} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_DCLK~ K2 " "Pin ~ALTERA_DCLK~ is reserved at location K2" {  } { { "c:/altera/13.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.1/quartus/bin64/pin_planner.ppl" { ~ALTERA_DCLK~ } } } { "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { ~ALTERA_DCLK~ } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/luand/f/ufsc/20231/ldh/final/prj/" { { 0 { 0 ""} 0 585 9662 10382 0}  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Quartus II" 0 -1 1688510082502 ""} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_DATA0~ K1 " "Pin ~ALTERA_DATA0~ is reserved at location K1" {  } { { "c:/altera/13.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.1/quartus/bin64/pin_planner.ppl" { ~ALTERA_DATA0~ } } } { "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { ~ALTERA_DATA0~ } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/luand/f/ufsc/20231/ldh/final/prj/" { { 0 { 0 ""} 0 587 9662 10382 0}  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Quartus II" 0 -1 1688510082502 ""} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_nCEO~ K22 " "Pin ~ALTERA_nCEO~ is reserved at location K22" {  } { { "c:/altera/13.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.1/quartus/bin64/pin_planner.ppl" { ~ALTERA_nCEO~ } } } { "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { ~ALTERA_nCEO~ } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/luand/f/ufsc/20231/ldh/final/prj/" { { 0 { 0 ""} 0 589 9662 10382 0}  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Quartus II" 0 -1 1688510082502 ""}  } {  } 0 169124 "Fitter converted %1!d! user pins into dedicated programming pins" 0 0 "Fitter" 0 -1 1688510082502 ""}
{ "Warning" "WCUT_CUT_ATOM_PINS_WITH_INCOMPLETE_IO_ASSIGNMENTS" "" "Some pins have incomplete I/O assignments. Refer to the I/O Assignment Warnings report for details" {  } {  } 0 15714 "Some pins have incomplete I/O assignments. Refer to the I/O Assignment Warnings report for details" 0 0 "Fitter" 0 -1 1688510082504 ""}
{ "Warning" "WTDB_ANALYZE_COMB_LATCHES" "30 " "TimeQuest Timing Analyzer is analyzing 30 combinational loops as latches." {  } {  } 0 335093 "TimeQuest Timing Analyzer is analyzing %1!d! combinational loops as latches." 0 0 "Fitter" 0 -1 1688510083564 ""}
{ "Critical Warning" "WSTA_SDC_NOT_FOUND" "final.sdc " "Synopsys Design Constraints File file not found: 'final.sdc'. A Synopsys Design Constraints File is required by the TimeQuest Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design." {  } {  } 1 332012 "Synopsys Design Constraints File file not found: '%1!s!'. A Synopsys Design Constraints File is required by the TimeQuest Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design." 0 0 "Fitter" 0 -1 1688510083565 ""}
{ "Info" "ISTA_NO_CLOCK_FOUND_NO_DERIVING_MSG" "base clocks " "No user constrained base clocks found in the design" {  } {  } 0 332144 "No user constrained %1!s! found in the design" 0 0 "Fitter" 0 -1 1688510083565 ""}
{ "Info" "ISTA_NO_CLOCK_UNCERTAINTY_FOUND_DERIVING" "\"derive_clock_uncertainty\" " "No user constrained clock uncertainty found in the design. Calling \"derive_clock_uncertainty\"" {  } {  } 0 332143 "No user constrained clock uncertainty found in the design. Calling %1!s!" 0 0 "Fitter" 0 -1 1688510083568 ""}
{ "Info" "ISTA_NO_UNCERTAINTY_FOUND" "" "The derive_clock_uncertainty command did not apply clock uncertainty to any clock-to-clock transfers." {  } {  } 0 332154 "The derive_clock_uncertainty command did not apply clock uncertainty to any clock-to-clock transfers." 0 0 "Fitter" 0 -1 1688510083569 ""}
{ "Info" "ISTA_TDC_NO_DEFAULT_OPTIMIZATION_GOALS" "" "Timing requirements not specified -- quality metrics such as performance may be sacrificed to reduce compilation time." {  } {  } 0 332130 "Timing requirements not specified -- quality metrics such as performance may be sacrificed to reduce compilation time." 0 0 "Fitter" 0 -1 1688510083569 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "always0~0  " "Automatically promoted node always0~0 " { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock " "Automatically promoted destinations to use location or clock signal Global Clock" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Quartus II" 0 -1 1688510083588 ""}  } { { "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { always0~0 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/luand/f/ufsc/20231/ldh/final/prj/" { { 0 { 0 ""} 0 514 9662 10382 0}  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1688510083588 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "always0~1  " "Automatically promoted node always0~1 " { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock " "Automatically promoted destinations to use location or clock signal Global Clock" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Quartus II" 0 -1 1688510083588 ""}  } { { "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { always0~1 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/luand/f/ufsc/20231/ldh/final/prj/" { { 0 { 0 ""} 0 516 9662 10382 0}  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1688510083588 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "C_reg\[1\]~0  " "Automatically promoted node C_reg\[1\]~0 " { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock " "Automatically promoted destinations to use location or clock signal Global Clock" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Quartus II" 0 -1 1688510083589 ""}  } { { "../src/final.v" "" { Text "C:/Users/luand/f/ufsc/20231/ldh/final/src/final.v" 42 -1 0 } } { "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { C_reg[1]~0 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/luand/f/ufsc/20231/ldh/final/prj/" { { 0 { 0 ""} 0 515 9662 10382 0}  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1688510083589 ""}
{ "Info" "IFSAC_FSAC_REGISTER_PACKING_START_REGPACKING_INFO" "" "Starting register packing" {  } {  } 0 176233 "Starting register packing" 0 0 "Fitter" 0 -1 1688510083833 ""}
{ "Extra Info" "IFSAC_FSAC_START_REG_LOCATION_PROCESSING" "" "Performing register packing on registers with non-logic cell location assignments" {  } {  } 1 176273 "Performing register packing on registers with non-logic cell location assignments" 1 0 "Fitter" 0 -1 1688510083833 ""}
{ "Extra Info" "IFSAC_FSAC_FINISH_REG_LOCATION_PROCESSING" "" "Completed register packing on registers with non-logic cell location assignments" {  } {  } 1 176274 "Completed register packing on registers with non-logic cell location assignments" 1 0 "Fitter" 0 -1 1688510083833 ""}
{ "Extra Info" "IFSAC_FSAC_REGISTER_PACKING_BEGIN_FAST_REGISTER_INFO" "" "Started Fast Input/Output/OE register processing" {  } {  } 1 176236 "Started Fast Input/Output/OE register processing" 1 0 "Fitter" 0 -1 1688510083834 ""}
{ "Extra Info" "IFSAC_FSAC_REGISTER_PACKING_FINISH_FAST_REGISTER_INFO" "" "Finished Fast Input/Output/OE register processing" {  } {  } 1 176237 "Finished Fast Input/Output/OE register processing" 1 0 "Fitter" 0 -1 1688510083835 ""}
{ "Extra Info" "IFSAC_FSAC_START_MAC_SCAN_CHAIN_INFERENCING" "" "Start inferring scan chains for DSP blocks" {  } {  } 1 176238 "Start inferring scan chains for DSP blocks" 1 0 "Fitter" 0 -1 1688510083835 ""}
{ "Extra Info" "IFSAC_FSAC_FINISH_MAC_SCAN_CHAIN_INFERENCING" "" "Inferring scan chains for DSP blocks is complete" {  } {  } 1 176239 "Inferring scan chains for DSP blocks is complete" 1 0 "Fitter" 0 -1 1688510083835 ""}
{ "Extra Info" "IFSAC_FSAC_START_IO_MULT_RAM_PACKING" "" "Moving registers into I/O cells, Multiplier Blocks, and RAM blocks to improve timing and density" {  } {  } 1 176248 "Moving registers into I/O cells, Multiplier Blocks, and RAM blocks to improve timing and density" 1 0 "Fitter" 0 -1 1688510083836 ""}
{ "Extra Info" "IFSAC_FSAC_FINISH_IO_MULT_RAM_PACKING" "" "Finished moving registers into I/O cells, Multiplier Blocks, and RAM blocks" {  } {  } 1 176249 "Finished moving registers into I/O cells, Multiplier Blocks, and RAM blocks" 1 0 "Fitter" 0 -1 1688510083836 ""}
{ "Info" "IFSAC_FSAC_REGISTER_PACKING_FINISH_REGPACKING_INFO" "" "Finished register packing" { { "Extra Info" "IFSAC_NO_REGISTERS_WERE_PACKED" "" "No registers were packed into other blocks" {  } {  } 1 176219 "No registers were packed into other blocks" 0 0 "Quartus II" 0 -1 1688510083836 ""}  } {  } 0 176235 "Finished register packing" 0 0 "Fitter" 0 -1 1688510083836 ""}
{ "Info" "IFITCC_FITTER_PREPARATION_END" "00:00:01 " "Fitter preparation operations ending: elapsed time is 00:00:01" {  } {  } 0 171121 "Fitter preparation operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1688510083897 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_PREP_START" "" "Fitter placement preparation operations beginning" {  } {  } 0 170189 "Fitter placement preparation operations beginning" 0 0 "Fitter" 0 -1 1688510085155 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_PREP_END" "00:00:00 " "Fitter placement preparation operations ending: elapsed time is 00:00:00" {  } {  } 0 170190 "Fitter placement preparation operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1688510085268 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_START" "" "Fitter placement operations beginning" {  } {  } 0 170191 "Fitter placement operations beginning" 0 0 "Fitter" 0 -1 1688510085277 ""}
{ "Info" "IFITAPI_FITAPI_INFO_VPR_PLACEMENT_FINISH" "" "Fitter placement was successful" {  } {  } 0 170137 "Fitter placement was successful" 0 0 "Fitter" 0 -1 1688510085480 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_END" "00:00:00 " "Fitter placement operations ending: elapsed time is 00:00:00" {  } {  } 0 170192 "Fitter placement operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1688510085481 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_ROUTING_START" "" "Fitter routing operations beginning" {  } {  } 0 170193 "Fitter routing operations beginning" 0 0 "Fitter" 0 -1 1688510085699 ""}
{ "Info" "IFITAPI_FITAPI_VPR_PERCENT_ROUTING_RESOURCE_USAGE" "0 " "Router estimated average interconnect usage is 0% of the available device resources" { { "Info" "IFITAPI_FITAPI_VPR_PEAK_ROUTING_REGION" "3 X21_Y20 X30_Y29 " "Router estimated peak interconnect usage is 3% of the available device resources in the region that extends from location X21_Y20 to location X30_Y29" {  } { { "loc" "" { Generic "C:/Users/luand/f/ufsc/20231/ldh/final/prj/" { { 1 { 0 "Router estimated peak interconnect usage is 3% of the available device resources in the region that extends from location X21_Y20 to location X30_Y29"} { { 11 { 0 "Router estimated peak interconnect usage is 3% of the available device resources in the region that extends from location X21_Y20 to location X30_Y29"} 21 20 10 10 }  }  }  }  } }  } 0 170196 "Router estimated peak interconnect usage is %1!d!%% of the available device resources in the region that extends from location %2!s! to location %3!s!" 0 0 "Quartus II" 0 -1 1688510086217 ""}  } {  } 0 170195 "Router estimated average interconnect usage is %1!d!%% of the available device resources" 0 0 "Fitter" 0 -1 1688510086217 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_ROUTING_END" "00:00:00 " "Fitter routing operations ending: elapsed time is 00:00:00" {  } {  } 0 170194 "Fitter routing operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1688510086294 ""}
{ "Info" "IFITAPI_FITAPI_VPR_AUTO_FIT_ENABLED_AND_USED" "" "The Fitter performed an Auto Fit compilation.  Optimizations were skipped to reduce compilation time." { { "Info" "IFITAPI_FITAPI_VPR_AUTO_FIT_ENABLED_AND_USED_FOR_ROUTABILITY" "" "Optimizations that may affect the design's routability were skipped" {  } {  } 0 170201 "Optimizations that may affect the design's routability were skipped" 0 0 "Quartus II" 0 -1 1688510086294 ""} { "Info" "IFITAPI_FITAPI_VPR_AUTO_FIT_ENABLED_AND_USED_FOR_TIMING" "" "Optimizations that may affect the design's timing were skipped" {  } {  } 0 170200 "Optimizations that may affect the design's timing were skipped" 0 0 "Quartus II" 0 -1 1688510086294 ""}  } {  } 0 170199 "The Fitter performed an Auto Fit compilation.  Optimizations were skipped to reduce compilation time." 0 0 "Fitter" 0 -1 1688510086294 ""}
{ "Info" "IVPR20K_VPR_TIMING_ANALYSIS_TIME" "0.13 " "Total time spent on timing analysis during the Fitter is 0.13 seconds." {  } {  } 0 11888 "Total time spent on timing analysis during the Fitter is %1!s! seconds." 0 0 "Fitter" 0 -1 1688510086303 ""}
{ "Info" "ITAPI_TAPI_STARTED" "" "Started post-fitting delay annotation" {  } {  } 0 334003 "Started post-fitting delay annotation" 0 0 "Fitter" 0 -1 1688510086356 ""}
{ "Info" "ITAPI_TAPI_COMPLETED" "" "Delay annotation completed successfully" {  } {  } 0 334004 "Delay annotation completed successfully" 0 0 "Fitter" 0 -1 1688510086662 ""}
{ "Info" "ITAPI_TAPI_STARTED" "" "Started post-fitting delay annotation" {  } {  } 0 334003 "Started post-fitting delay annotation" 0 0 "Fitter" 0 -1 1688510086693 ""}
{ "Info" "ITAPI_TAPI_COMPLETED" "" "Delay annotation completed successfully" {  } {  } 0 334004 "Delay annotation completed successfully" 0 0 "Fitter" 0 -1 1688510087038 ""}
{ "Info" "IFITCC_FITTER_POST_OPERATION_END" "00:00:01 " "Fitter post-fit operations ending: elapsed time is 00:00:01" {  } {  } 0 11218 "Fitter post-fit operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1688510087418 ""}
{ "Info" "IRDB_WROTE_SUPPRESSED_MSGS" "C:/Users/luand/f/ufsc/20231/ldh/final/prj/output_files/final.fit.smsg " "Generated suppressed messages file C:/Users/luand/f/ufsc/20231/ldh/final/prj/output_files/final.fit.smsg" {  } {  } 0 144001 "Generated suppressed messages file %1!s!" 0 0 "Fitter" 0 -1 1688510088223 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Fitter 0 s 5 s Quartus II 64-Bit " "Quartus II 64-Bit Fitter was successful. 0 errors, 5 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4951 " "Peak virtual memory: 4951 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Quartus II" 0 -1 1688510088542 ""} { "Info" "IQEXE_END_BANNER_TIME" "Tue Jul 04 19:34:48 2023 " "Processing ended: Tue Jul 04 19:34:48 2023" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Quartus II" 0 -1 1688510088542 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:07 " "Elapsed time: 00:00:07" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Quartus II" 0 -1 1688510088542 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:07 " "Total CPU time (on all processors): 00:00:07" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Quartus II" 0 -1 1688510088542 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Fitter" 0 -1 1688510088542 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Fitter" 0 -1 1688510089977 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Assembler Quartus II 64-Bit " "Running Quartus II 64-Bit Assembler" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 13.1.0 Build 162 10/23/2013 SJ Web Edition " "Version 13.1.0 Build 162 10/23/2013 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "Quartus II" 0 -1 1688510089978 ""} { "Info" "IQEXE_START_BANNER_TIME" "Tue Jul 04 19:34:49 2023 " "Processing started: Tue Jul 04 19:34:49 2023" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Quartus II" 0 -1 1688510089978 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Assembler" 0 -1 1688510089978 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_asm --read_settings_files=off --write_settings_files=off final_prj -c final " "Command: quartus_asm --read_settings_files=off --write_settings_files=off final_prj -c final" {  } {  } 0 0 "Command: %1!s!" 0 0 "Assembler" 0 -1 1688510089978 ""}
{ "Info" "IASM_ASM_GENERATING_POWER_DATA" "" "Writing out detailed assembly data for power analysis" {  } {  } 0 115031 "Writing out detailed assembly data for power analysis" 0 0 "Assembler" 0 -1 1688510090795 ""}
{ "Info" "IASM_ASM_GENERATING_PROGRAMMING_FILES" "" "Assembler is generating device programming files" {  } {  } 0 115030 "Assembler is generating device programming files" 0 0 "Assembler" 0 -1 1688510090823 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Assembler 0 s 0 s Quartus II 64-Bit " "Quartus II 64-Bit Assembler was successful. 0 errors, 0 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4581 " "Peak virtual memory: 4581 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Quartus II" 0 -1 1688510091139 ""} { "Info" "IQEXE_END_BANNER_TIME" "Tue Jul 04 19:34:51 2023 " "Processing ended: Tue Jul 04 19:34:51 2023" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Quartus II" 0 -1 1688510091139 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:02 " "Elapsed time: 00:00:02" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Quartus II" 0 -1 1688510091139 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:01 " "Total CPU time (on all processors): 00:00:01" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Quartus II" 0 -1 1688510091139 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Assembler" 0 -1 1688510091139 ""}
{ "Info" "IFLOW_DISABLED_MODULE" "PowerPlay Power Analyzer FLOW_ENABLE_POWER_ANALYZER " "Skipped module PowerPlay Power Analyzer due to the assignment FLOW_ENABLE_POWER_ANALYZER" {  } {  } 0 293026 "Skipped module %1!s! due to the assignment %2!s!" 0 0 "Assembler" 0 -1 1688510091747 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Assembler" 0 -1 1688510092801 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "TimeQuest Timing Analyzer Quartus II 64-Bit " "Running Quartus II 64-Bit TimeQuest Timing Analyzer" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 13.1.0 Build 162 10/23/2013 SJ Web Edition " "Version 13.1.0 Build 162 10/23/2013 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "Quartus II" 0 -1 1688510092803 ""} { "Info" "IQEXE_START_BANNER_TIME" "Tue Jul 04 19:34:52 2023 " "Processing started: Tue Jul 04 19:34:52 2023" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Quartus II" 0 -1 1688510092803 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Quartus II" 0 -1 1688510092803 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_sta final_prj -c final " "Command: quartus_sta final_prj -c final" {  } {  } 0 0 "Command: %1!s!" 0 0 "Quartus II" 0 -1 1688510092803 ""}
{ "Info" "0" "" "qsta_default_script.tcl version: #1" {  } {  } 0 0 "qsta_default_script.tcl version: #1" 0 0 "Quartus II" 0 0 1688510092924 ""}
{ "Warning" "WQCU_PARALLEL_NO_LICENSE" "" "Parallel compilation is not licensed and has been disabled" {  } {  } 0 20028 "Parallel compilation is not licensed and has been disabled" 0 0 "Quartus II" 0 -1 1688510093102 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "Core supply voltage 1.2V " "Core supply voltage is 1.2V" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Quartus II" 0 -1 1688510093102 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "Low junction temperature 0 degrees C " "Low junction temperature is 0 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Quartus II" 0 -1 1688510093157 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "High junction temperature 85 degrees C " "High junction temperature is 85 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Quartus II" 0 -1 1688510093157 ""}
{ "Warning" "WTDB_ANALYZE_COMB_LATCHES" "30 " "TimeQuest Timing Analyzer is analyzing 30 combinational loops as latches." {  } {  } 0 335093 "TimeQuest Timing Analyzer is analyzing %1!d! combinational loops as latches." 0 0 "Quartus II" 0 -1 1688510093299 ""}
{ "Critical Warning" "WSTA_SDC_NOT_FOUND" "final.sdc " "Synopsys Design Constraints File file not found: 'final.sdc'. A Synopsys Design Constraints File is required by the TimeQuest Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design." {  } {  } 1 332012 "Synopsys Design Constraints File file not found: '%1!s!'. A Synopsys Design Constraints File is required by the TimeQuest Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design." 0 0 "Quartus II" 0 -1 1688510093342 ""}
{ "Info" "ISTA_NO_CLOCK_FOUND_DERIVING" "base clocks \"derive_clocks -period 1.0\" " "No user constrained base clocks found in the design. Calling \"derive_clocks -period 1.0\"" {  } {  } 0 332142 "No user constrained %1!s! found in the design. Calling %2!s!" 0 0 "Quartus II" 0 -1 1688510093343 ""}
{ "Info" "ISTA_DERIVE_CLOCKS_INFO" "Deriving Clocks " "Deriving Clocks" { { "Info" "ISTA_DERIVE_CLOCKS_INFO" "create_clock -period 1.000 -name B0 B0 " "create_clock -period 1.000 -name B0 B0" {  } {  } 0 332105 "%1!s!" 0 0 "Quartus II" 0 -1 1688510093345 ""}  } {  } 0 332105 "%1!s!" 0 0 "Quartus II" 0 -1 1688510093345 ""}
{ "Info" "ISTA_NO_CLOCK_UNCERTAINTY_FOUND_DERIVING" "\"derive_clock_uncertainty\" " "No user constrained clock uncertainty found in the design. Calling \"derive_clock_uncertainty\"" {  } {  } 0 332143 "No user constrained clock uncertainty found in the design. Calling %1!s!" 0 0 "Quartus II" 0 -1 1688510093348 ""}
{ "Info" "ISTA_NO_UNCERTAINTY_FOUND" "" "The derive_clock_uncertainty command did not apply clock uncertainty to any clock-to-clock transfers." {  } {  } 0 332154 "The derive_clock_uncertainty command did not apply clock uncertainty to any clock-to-clock transfers." 0 0 "Quartus II" 0 -1 1688510093348 ""}
{ "Info" "0" "" "Found TIMEQUEST_REPORT_SCRIPT_INCLUDE_DEFAULT_ANALYSIS = ON" {  } {  } 0 0 "Found TIMEQUEST_REPORT_SCRIPT_INCLUDE_DEFAULT_ANALYSIS = ON" 0 0 "Quartus II" 0 0 1688510093350 ""}
{ "Info" "0" "" "Analyzing Slow 1200mV 85C Model" {  } {  } 0 0 "Analyzing Slow 1200mV 85C Model" 0 0 "Quartus II" 0 0 1688510093368 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "fmax " "No fmax paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Quartus II" 0 -1 1688510093369 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Setup " "No Setup paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Quartus II" 0 -1 1688510093376 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Hold " "No Hold paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Quartus II" 0 -1 1688510093380 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Recovery " "No Recovery paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Quartus II" 0 -1 1688510093383 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Removal " "No Removal paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Quartus II" 0 -1 1688510093385 ""}
{ "Critical Warning" "WSTA_TIMING_NOT_MET" "" "Timing requirements not met" { { "Info" "ISTA_TIMING_NOT_MET_USE_ADA" "" "For recommendations on closing timing, run Report Timing Closure Recommendations in the TimeQuest Timing Analyzer." {  } {  } 0 11105 "For recommendations on closing timing, run Report Timing Closure Recommendations in the TimeQuest Timing Analyzer." 0 0 "Quartus II" 0 -1 1688510093386 ""}  } {  } 1 332148 "Timing requirements not met" 0 0 "Quartus II" 0 -1 1688510093386 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "minimum pulse width -3.000 " "Worst-case minimum pulse width slack is -3.000" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1688510093389 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1688510093389 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -3.000              -3.000 B0  " "   -3.000              -3.000 B0 " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1688510093389 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Quartus II" 0 -1 1688510093389 ""}
{ "Info" "0" "" "Analyzing Slow 1200mV 0C Model" {  } {  } 0 0 "Analyzing Slow 1200mV 0C Model" 0 0 "Quartus II" 0 0 1688510093428 ""}
{ "Info" "ITAPI_TAPI_STARTED" "" "Started post-fitting delay annotation" {  } {  } 0 334003 "Started post-fitting delay annotation" 0 0 "Quartus II" 0 -1 1688510093456 ""}
{ "Info" "ITAPI_TAPI_COMPLETED" "" "Delay annotation completed successfully" {  } {  } 0 334004 "Delay annotation completed successfully" 0 0 "Quartus II" 0 -1 1688510093966 ""}
{ "Info" "ISTA_NO_UNCERTAINTY_FOUND" "" "The derive_clock_uncertainty command did not apply clock uncertainty to any clock-to-clock transfers." {  } {  } 0 332154 "The derive_clock_uncertainty command did not apply clock uncertainty to any clock-to-clock transfers." 0 0 "Quartus II" 0 -1 1688510094020 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "fmax " "No fmax paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Quartus II" 0 -1 1688510094022 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Setup " "No Setup paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Quartus II" 0 -1 1688510094038 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Hold " "No Hold paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Quartus II" 0 -1 1688510094042 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Recovery " "No Recovery paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Quartus II" 0 -1 1688510094053 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Removal " "No Removal paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Quartus II" 0 -1 1688510094058 ""}
{ "Critical Warning" "WSTA_TIMING_NOT_MET" "" "Timing requirements not met" { { "Info" "ISTA_TIMING_NOT_MET_USE_ADA" "" "For recommendations on closing timing, run Report Timing Closure Recommendations in the TimeQuest Timing Analyzer." {  } {  } 0 11105 "For recommendations on closing timing, run Report Timing Closure Recommendations in the TimeQuest Timing Analyzer." 0 0 "Quartus II" 0 -1 1688510094058 ""}  } {  } 1 332148 "Timing requirements not met" 0 0 "Quartus II" 0 -1 1688510094058 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "minimum pulse width -3.000 " "Worst-case minimum pulse width slack is -3.000" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1688510094067 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1688510094067 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -3.000              -3.000 B0  " "   -3.000              -3.000 B0 " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1688510094067 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Quartus II" 0 -1 1688510094067 ""}
{ "Info" "0" "" "Analyzing Fast 1200mV 0C Model" {  } {  } 0 0 "Analyzing Fast 1200mV 0C Model" 0 0 "Quartus II" 0 0 1688510094110 ""}
{ "Info" "ISTA_NO_UNCERTAINTY_FOUND" "" "The derive_clock_uncertainty command did not apply clock uncertainty to any clock-to-clock transfers." {  } {  } 0 332154 "The derive_clock_uncertainty command did not apply clock uncertainty to any clock-to-clock transfers." 0 0 "Quartus II" 0 -1 1688510094219 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Setup " "No Setup paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Quartus II" 0 -1 1688510094224 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Hold " "No Hold paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Quartus II" 0 -1 1688510094234 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Recovery " "No Recovery paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Quartus II" 0 -1 1688510094238 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Removal " "No Removal paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Quartus II" 0 -1 1688510094247 ""}
{ "Critical Warning" "WSTA_TIMING_NOT_MET" "" "Timing requirements not met" { { "Info" "ISTA_TIMING_NOT_MET_USE_ADA" "" "For recommendations on closing timing, run Report Timing Closure Recommendations in the TimeQuest Timing Analyzer." {  } {  } 0 11105 "For recommendations on closing timing, run Report Timing Closure Recommendations in the TimeQuest Timing Analyzer." 0 0 "Quartus II" 0 -1 1688510094247 ""}  } {  } 1 332148 "Timing requirements not met" 0 0 "Quartus II" 0 -1 1688510094247 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "minimum pulse width -3.000 " "Worst-case minimum pulse width slack is -3.000" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1688510094253 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1688510094253 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -3.000              -6.620 B0  " "   -3.000              -6.620 B0 " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1688510094253 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Quartus II" 0 -1 1688510094253 ""}
{ "Info" "ISTA_UCP_NOT_CONSTRAINED" "setup " "Design is not fully constrained for setup requirements" {  } {  } 0 332102 "Design is not fully constrained for %1!s! requirements" 0 0 "Quartus II" 0 -1 1688510094470 ""}
{ "Info" "ISTA_UCP_NOT_CONSTRAINED" "hold " "Design is not fully constrained for hold requirements" {  } {  } 0 332102 "Design is not fully constrained for %1!s! requirements" 0 0 "Quartus II" 0 -1 1688510094471 ""}
{ "Info" "IQEXE_ERROR_COUNT" "TimeQuest Timing Analyzer 0 s 6 s Quartus II 64-Bit " "Quartus II 64-Bit TimeQuest Timing Analyzer was successful. 0 errors, 6 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4611 " "Peak virtual memory: 4611 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Quartus II" 0 -1 1688510094567 ""} { "Info" "IQEXE_END_BANNER_TIME" "Tue Jul 04 19:34:54 2023 " "Processing ended: Tue Jul 04 19:34:54 2023" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Quartus II" 0 -1 1688510094567 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:02 " "Elapsed time: 00:00:02" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Quartus II" 0 -1 1688510094567 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:02 " "Total CPU time (on all processors): 00:00:02" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Quartus II" 0 -1 1688510094567 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Quartus II" 0 -1 1688510094567 ""}
{ "Info" "IFLOW_ERROR_COUNT" "Full Compilation 0 s 27 s " "Quartus II Full Compilation was successful. 0 errors, 27 warnings" {  } {  } 0 293000 "Quartus II %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Quartus II" 0 -1 1688510095244 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Quartus II" 0 -1 1688510417109 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Netlist Viewers Preprocess Quartus II 64-Bit " "Running Quartus II 64-Bit Netlist Viewers Preprocess" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 13.1.0 Build 162 10/23/2013 SJ Web Edition " "Version 13.1.0 Build 162 10/23/2013 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "Quartus II" 0 -1 1688510417110 ""} { "Info" "IQEXE_START_BANNER_TIME" "Tue Jul 04 19:40:16 2023 " "Processing started: Tue Jul 04 19:40:16 2023" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Quartus II" 0 -1 1688510417110 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Netlist Viewers Preprocess" 0 -1 1688510417110 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_npp final_prj -c final --netlist_type=sgate " "Command: quartus_npp final_prj -c final --netlist_type=sgate" {  } {  } 0 0 "Command: %1!s!" 0 0 "Netlist Viewers Preprocess" 0 -1 1688510417110 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Netlist Viewers Preprocess 0 s 0 s Quartus II 64-Bit " "Quartus II 64-Bit Netlist Viewers Preprocess was successful. 0 errors, 0 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4447 " "Peak virtual memory: 4447 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Quartus II" 0 -1 1688510417201 ""} { "Info" "IQEXE_END_BANNER_TIME" "Tue Jul 04 19:40:17 2023 " "Processing ended: Tue Jul 04 19:40:17 2023" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Quartus II" 0 -1 1688510417201 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:01 " "Elapsed time: 00:00:01" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Quartus II" 0 -1 1688510417201 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:00 " "Total CPU time (on all processors): 00:00:00" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Quartus II" 0 -1 1688510417201 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Netlist Viewers Preprocess" 0 -1 1688510417201 ""}
