INFO: [VRFC 10-2263] Analyzing Verilog file "C:/study/vlsi/try1/EITF35/lab4/lab4.gen/sources_1/ip/dist_mem_gen_3/sim/dist_mem_gen_3.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module dist_mem_gen_3
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/study/vlsi/try1/EITF35/lab4/lab4.gen/sources_1/ip/dist_mem_gen_2/sim/dist_mem_gen_2.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module dist_mem_gen_2
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/study/vlsi/try1/EITF35/lab4/lab4.gen/sources_1/ip/dist_mem_gen_1/sim/dist_mem_gen_1.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module dist_mem_gen_1
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/study/vlsi/try1/EITF35/lab4/lab4.gen/sources_1/ip/dist_mem_gen_0/sim/dist_mem_gen_0.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module dist_mem_gen_0
