// Seed: 4050547359
module module_0 (
    id_1,
    id_2,
    id_3,
    id_4,
    id_5,
    id_6
);
  input wire id_6;
  inout wire id_5;
  inout wire id_4;
  inout wire id_3;
  input wire id_2;
  output wire id_1;
  assign id_5 = id_6;
endmodule
module module_1 #(
    parameter id_2 = 32'd59,
    parameter id_7 = 32'd22
) (
    id_1,
    _id_2,
    id_3,
    id_4,
    id_5,
    id_6,
    _id_7
);
  inout wire _id_7;
  module_0 modCall_1 (
      id_1,
      id_3,
      id_3,
      id_3,
      id_3,
      id_3
  );
  output logic [7:0] id_6;
  output logic [7:0] id_5;
  output wire id_4;
  inout wire id_3;
  inout wire _id_2;
  output wire id_1;
  wire id_8;
  assign id_6[id_7] = 1;
  assign id_3 = id_3;
endmodule
