
IO_Tile_1_33

 (3 1)  (45 529)  (45 529)  IO control bit: IOUP_REN_1

 (2 6)  (44 535)  (44 535)  IO control bit: IOUP_REN_0



IO_Tile_2_33

 (3 1)  (99 529)  (99 529)  IO control bit: IOUP_REN_1

 (2 6)  (98 535)  (98 535)  IO control bit: IOUP_REN_0



IO_Tile_3_33

 (3 1)  (153 529)  (153 529)  IO control bit: IOUP_REN_1

 (2 6)  (152 535)  (152 535)  IO control bit: IOUP_REN_0

 (3 6)  (153 535)  (153 535)  IO control bit: IOUP_IE_1

 (16 8)  (130 536)  (130 536)  Enable bit of Mux _out_links/OutMuxc_2 => wire_io_cluster/io_1/D_IN_0 span12_vert_20
 (17 13)  (131 541)  (131 541)  IOB_1 IO Functioning bit


IO_Tile_4_33

 (3 1)  (207 529)  (207 529)  IO control bit: IOUP_REN_1

 (17 3)  (185 530)  (185 530)  IOB_0 IO Functioning bit
 (17 5)  (185 533)  (185 533)  Enable bit of Mux _out_links/OutMuxc_0 => wire_io_cluster/io_0/D_IN_0 span12_vert_16
 (2 6)  (206 535)  (206 535)  IO control bit: IOUP_REN_0

 (3 6)  (207 535)  (207 535)  IO control bit: IOUP_IE_1

 (16 8)  (184 536)  (184 536)  Enable bit of Mux _out_links/OutMuxc_2 => wire_io_cluster/io_1/D_IN_0 span12_vert_20
 (3 9)  (207 537)  (207 537)  IO control bit: IOUP_IE_0

 (1 11)  (205 538)  (205 538)  Enable bit of Mux _out_links/OutMux6_2 => wire_io_cluster/io_1/D_IN_0 span4_horz_r_2
 (17 13)  (185 541)  (185 541)  IOB_1 IO Functioning bit


IO_Tile_5_33

 (4 0)  (250 528)  (250 528)  routing T_5_33.span4_vert_40 <X> T_5_33.lc_trk_g0_0
 (16 0)  (238 528)  (238 528)  IOB_0 IO Functioning bit
 (3 1)  (261 529)  (261 529)  IO control bit: BIOUP_REN_1

 (4 1)  (250 529)  (250 529)  routing T_5_33.span4_vert_40 <X> T_5_33.lc_trk_g0_0
 (5 1)  (251 529)  (251 529)  routing T_5_33.span4_vert_40 <X> T_5_33.lc_trk_g0_0
 (6 1)  (252 529)  (252 529)  routing T_5_33.span4_vert_40 <X> T_5_33.lc_trk_g0_0
 (7 1)  (253 529)  (253 529)  Enable bit of Mux _local_links/g0_mux_0 => span4_vert_40 lc_trk_g0_0
 (17 3)  (239 530)  (239 530)  IOB_0 IO Functioning bit
 (16 4)  (238 532)  (238 532)  IOB_0 IO Functioning bit
 (13 5)  (269 533)  (269 533)  Enable bit of Mux _io_cluster/in_mux0_1 => lc_trk_g0_0 wire_io_cluster/io_0/D_OUT_0
 (2 6)  (260 535)  (260 535)  IO control bit: BIOUP_REN_0



IO_Tile_6_33

 (3 1)  (315 529)  (315 529)  IO control bit: BIOUP_REN_1

 (2 6)  (314 535)  (314 535)  IO control bit: BIOUP_REN_0

 (3 6)  (315 535)  (315 535)  IO control bit: BIOUP_IE_1

 (16 9)  (292 537)  (292 537)  Enable bit of Mux _out_links/OutMuxa_2 => wire_io_cluster/io_1/D_IN_0 span12_vert_4
 (17 13)  (293 541)  (293 541)  IOB_1 IO Functioning bit


IO_Tile_7_33

 (16 0)  (346 528)  (346 528)  IOB_0 IO Functioning bit
 (3 1)  (369 529)  (369 529)  IO control bit: BIOUP_REN_1

 (17 3)  (347 530)  (347 530)  IOB_0 IO Functioning bit
 (12 4)  (376 532)  (376 532)  routing T_7_33.lc_trk_g1_5 <X> T_7_33.wire_io_cluster/io_0/D_OUT_0
 (13 4)  (377 532)  (377 532)  routing T_7_33.lc_trk_g1_5 <X> T_7_33.wire_io_cluster/io_0/D_OUT_0
 (16 4)  (346 532)  (346 532)  IOB_0 IO Functioning bit
 (13 5)  (377 533)  (377 533)  Enable bit of Mux _io_cluster/in_mux0_1 => lc_trk_g1_5 wire_io_cluster/io_0/D_OUT_0
 (2 6)  (368 535)  (368 535)  IO control bit: BIOUP_REN_0

 (3 6)  (369 535)  (369 535)  IO control bit: BIOUP_IE_1

 (16 8)  (346 536)  (346 536)  Enable bit of Mux _out_links/OutMuxc_2 => wire_io_cluster/io_1/D_IN_0 span12_vert_20
 (6 12)  (360 540)  (360 540)  routing T_7_33.span12_vert_21 <X> T_7_33.lc_trk_g1_5
 (7 12)  (361 540)  (361 540)  Enable bit of Mux _local_links/g1_mux_5 => span12_vert_21 lc_trk_g1_5
 (8 13)  (362 541)  (362 541)  routing T_7_33.span12_vert_21 <X> T_7_33.lc_trk_g1_5
 (17 13)  (347 541)  (347 541)  IOB_1 IO Functioning bit


IO_Tile_8_33

 (5 0)  (413 528)  (413 528)  routing T_8_33.span4_horz_r_1 <X> T_8_33.lc_trk_g0_1
 (7 0)  (415 528)  (415 528)  Enable bit of Mux _local_links/g0_mux_1 => span4_horz_r_1 lc_trk_g0_1
 (3 1)  (423 529)  (423 529)  IO control bit: BIOUP_REN_1

 (8 1)  (416 529)  (416 529)  routing T_8_33.span4_horz_r_1 <X> T_8_33.lc_trk_g0_1
 (17 1)  (401 529)  (401 529)  Enable bit of Mux _out_links/OutMuxa_0 => wire_io_cluster/io_0/D_IN_0 span12_vert_0
 (17 3)  (401 530)  (401 530)  IOB_0 IO Functioning bit
 (17 5)  (401 533)  (401 533)  Enable bit of Mux _out_links/OutMuxc_0 => wire_io_cluster/io_0/D_IN_0 span12_vert_16
 (2 6)  (422 535)  (422 535)  IO control bit: BIOUP_REN_0

 (14 7)  (432 534)  (432 534)  routing T_8_33.span4_horz_l_14 <X> T_8_33.span4_horz_r_2
 (3 9)  (423 537)  (423 537)  IO control bit: BIOUP_IE_0

 (16 10)  (400 539)  (400 539)  IOB_1 IO Functioning bit
 (13 11)  (431 538)  (431 538)  Enable bit of Mux _io_cluster/in_mux1_1 => lc_trk_g0_1 wire_io_cluster/io_1/D_OUT_0
 (17 13)  (401 541)  (401 541)  IOB_1 IO Functioning bit
 (16 14)  (400 543)  (400 543)  IOB_1 IO Functioning bit


IO_Tile_9_33

 (3 1)  (465 529)  (465 529)  IO control bit: BIOUP_REN_1

 (2 6)  (464 535)  (464 535)  IO control bit: BIOUP_REN_0



IO_Tile_10_33

 (3 1)  (519 529)  (519 529)  IO control bit: BIOUP_REN_1

 (2 6)  (518 535)  (518 535)  IO control bit: BIOUP_REN_0

 (13 13)  (527 541)  (527 541)  routing T_10_33.span4_vert_19 <X> T_10_33.span4_horz_r_3
 (14 13)  (528 541)  (528 541)  routing T_10_33.span4_vert_19 <X> T_10_33.span4_horz_r_3


IO_Tile_11_33

 (3 1)  (573 529)  (573 529)  IO control bit: BIOUP_REN_1

 (2 6)  (572 535)  (572 535)  IO control bit: BIOUP_REN_0

 (3 6)  (573 535)  (573 535)  IO control bit: BIOUP_IE_1

 (16 9)  (550 537)  (550 537)  Enable bit of Mux _out_links/OutMuxa_2 => wire_io_cluster/io_1/D_IN_0 span12_vert_4
 (17 13)  (551 541)  (551 541)  IOB_1 IO Functioning bit


IO_Tile_12_33

 (3 1)  (627 529)  (627 529)  IO control bit: BIOUP_REN_1

 (11 2)  (633 531)  (633 531)  routing T_12_33.span4_vert_7 <X> T_12_33.span4_horz_l_13
 (12 2)  (634 531)  (634 531)  routing T_12_33.span4_vert_7 <X> T_12_33.span4_horz_l_13
 (2 6)  (626 535)  (626 535)  IO control bit: BIOUP_REN_0

 (14 7)  (636 534)  (636 534)  routing T_12_33.span4_horz_l_14 <X> T_12_33.span4_horz_r_2


IO_Tile_13_33

 (3 1)  (681 529)  (681 529)  IO control bit: BIOUP_REN_1

 (2 6)  (680 535)  (680 535)  IO control bit: BIOUP_REN_0



IO_Tile_14_33

 (3 1)  (735 529)  (735 529)  IO control bit: BIOUP_REN_1

 (2 6)  (734 535)  (734 535)  IO control bit: BIOUP_REN_0

 (14 13)  (744 541)  (744 541)  routing T_14_33.span4_horz_l_15 <X> T_14_33.span4_horz_r_3


IO_Tile_15_33

 (3 1)  (789 529)  (789 529)  IO control bit: BIOUP_REN_1

 (2 6)  (788 535)  (788 535)  IO control bit: BIOUP_REN_0



IO_Tile_16_33

 (3 1)  (843 529)  (843 529)  IO control bit: GIOUP1_REN_1

 (5 4)  (833 532)  (833 532)  routing T_16_33.span4_vert_45 <X> T_16_33.lc_trk_g0_5
 (6 4)  (834 532)  (834 532)  routing T_16_33.span4_vert_45 <X> T_16_33.lc_trk_g0_5
 (7 4)  (835 532)  (835 532)  Enable bit of Mux _local_links/g0_mux_5 => span4_vert_45 lc_trk_g0_5
 (8 4)  (836 532)  (836 532)  routing T_16_33.span4_vert_45 <X> T_16_33.lc_trk_g0_5
 (15 4)  (853 532)  (853 532)  Enable bit of Mux _fablink/Mux => lc_trk_g0_5 wire_gbuf/in
 (8 5)  (836 533)  (836 533)  routing T_16_33.span4_vert_45 <X> T_16_33.lc_trk_g0_5
 (15 5)  (853 533)  (853 533)  routing T_16_33.lc_trk_g0_5 <X> T_16_33.wire_gbuf/in
 (2 6)  (842 535)  (842 535)  IO control bit: GIOUP1_REN_0

 (6 6)  (834 535)  (834 535)  routing T_16_33.span12_vert_15 <X> T_16_33.lc_trk_g0_7
 (7 6)  (835 535)  (835 535)  Enable bit of Mux _local_links/g0_mux_7 => span12_vert_15 lc_trk_g0_7
 (14 7)  (852 534)  (852 534)  routing T_16_33.span4_horz_l_14 <X> T_16_33.span4_horz_r_2
 (13 10)  (851 539)  (851 539)  routing T_16_33.lc_trk_g0_7 <X> T_16_33.wire_io_cluster/io_1/D_OUT_0
 (16 10)  (820 539)  (820 539)  IOB_1 IO Functioning bit
 (12 11)  (850 538)  (850 538)  routing T_16_33.lc_trk_g0_7 <X> T_16_33.wire_io_cluster/io_1/D_OUT_0
 (13 11)  (851 538)  (851 538)  Enable bit of Mux _io_cluster/in_mux1_1 => lc_trk_g0_7 wire_io_cluster/io_1/D_OUT_0
 (17 13)  (821 541)  (821 541)  IOB_1 IO Functioning bit
 (16 14)  (820 543)  (820 543)  IOB_1 IO Functioning bit


IO_Tile_17_33

 (16 0)  (878 528)  (878 528)  IOB_0 IO Functioning bit
 (3 1)  (901 529)  (901 529)  IO control bit: GIOUP0_REN_1

 (17 3)  (879 530)  (879 530)  IOB_0 IO Functioning bit
 (12 4)  (908 532)  (908 532)  routing T_17_33.lc_trk_g1_7 <X> T_17_33.wire_io_cluster/io_0/D_OUT_0
 (13 4)  (909 532)  (909 532)  routing T_17_33.lc_trk_g1_7 <X> T_17_33.wire_io_cluster/io_0/D_OUT_0
 (14 4)  (910 532)  (910 532)  routing T_17_33.lc_trk_g1_6 <X> T_17_33.wire_gbuf/in
 (15 4)  (911 532)  (911 532)  Enable bit of Mux _fablink/Mux => lc_trk_g1_6 wire_gbuf/in
 (16 4)  (878 532)  (878 532)  IOB_0 IO Functioning bit
 (12 5)  (908 533)  (908 533)  routing T_17_33.lc_trk_g1_7 <X> T_17_33.wire_io_cluster/io_0/D_OUT_0
 (13 5)  (909 533)  (909 533)  Enable bit of Mux _io_cluster/in_mux0_1 => lc_trk_g1_7 wire_io_cluster/io_0/D_OUT_0
 (14 5)  (910 533)  (910 533)  routing T_17_33.lc_trk_g1_6 <X> T_17_33.wire_gbuf/in
 (15 5)  (911 533)  (911 533)  routing T_17_33.lc_trk_g1_6 <X> T_17_33.wire_gbuf/in
 (2 6)  (900 535)  (900 535)  IO control bit: GIOUP0_REN_0

 (5 14)  (891 543)  (891 543)  routing T_17_33.span4_horz_r_15 <X> T_17_33.lc_trk_g1_7
 (7 14)  (893 543)  (893 543)  Enable bit of Mux _local_links/g1_mux_7 => span4_horz_r_15 lc_trk_g1_7
 (8 14)  (894 543)  (894 543)  routing T_17_33.span4_horz_r_15 <X> T_17_33.lc_trk_g1_7
 (4 15)  (890 542)  (890 542)  routing T_17_33.span4_horz_r_6 <X> T_17_33.lc_trk_g1_6
 (5 15)  (891 542)  (891 542)  routing T_17_33.span4_horz_r_6 <X> T_17_33.lc_trk_g1_6
 (7 15)  (893 542)  (893 542)  Enable bit of Mux _local_links/g1_mux_6 => span4_horz_r_6 lc_trk_g1_6


IO_Tile_18_33

 (3 1)  (955 529)  (955 529)  IO control bit: IOUP_REN_1

 (2 6)  (954 535)  (954 535)  IO control bit: IOUP_REN_0



IO_Tile_19_33

 (5 0)  (999 528)  (999 528)  routing T_19_33.span4_vert_17 <X> T_19_33.lc_trk_g0_1
 (6 0)  (1000 528)  (1000 528)  routing T_19_33.span4_vert_17 <X> T_19_33.lc_trk_g0_1
 (7 0)  (1001 528)  (1001 528)  Enable bit of Mux _local_links/g0_mux_1 => span4_vert_17 lc_trk_g0_1
 (3 1)  (1009 529)  (1009 529)  IO control bit: BIOUP_REN_1

 (2 6)  (1008 535)  (1008 535)  IO control bit: BIOUP_REN_0

 (16 10)  (986 539)  (986 539)  IOB_1 IO Functioning bit
 (13 11)  (1017 538)  (1017 538)  Enable bit of Mux _io_cluster/in_mux1_1 => lc_trk_g0_1 wire_io_cluster/io_1/D_OUT_0
 (17 13)  (987 541)  (987 541)  IOB_1 IO Functioning bit
 (16 14)  (986 543)  (986 543)  IOB_1 IO Functioning bit


IO_Tile_20_33

 (16 0)  (1040 528)  (1040 528)  IOB_0 IO Functioning bit
 (3 1)  (1063 529)  (1063 529)  IO control bit: BIOUP_REN_1

 (6 3)  (1054 530)  (1054 530)  routing T_20_33.span12_vert_10 <X> T_20_33.lc_trk_g0_2
 (7 3)  (1055 530)  (1055 530)  Enable bit of Mux _local_links/g0_mux_2 => span12_vert_10 lc_trk_g0_2
 (17 3)  (1041 530)  (1041 530)  IOB_0 IO Functioning bit
 (16 4)  (1040 532)  (1040 532)  IOB_0 IO Functioning bit
 (12 5)  (1070 533)  (1070 533)  routing T_20_33.lc_trk_g0_2 <X> T_20_33.wire_io_cluster/io_0/D_OUT_0
 (13 5)  (1071 533)  (1071 533)  Enable bit of Mux _io_cluster/in_mux0_1 => lc_trk_g0_2 wire_io_cluster/io_0/D_OUT_0
 (2 6)  (1062 535)  (1062 535)  IO control bit: BIOUP_REN_0

 (12 10)  (1070 539)  (1070 539)  routing T_20_33.lc_trk_g1_4 <X> T_20_33.wire_io_cluster/io_1/D_OUT_0
 (13 10)  (1071 539)  (1071 539)  routing T_20_33.lc_trk_g1_4 <X> T_20_33.wire_io_cluster/io_1/D_OUT_0
 (16 10)  (1040 539)  (1040 539)  IOB_1 IO Functioning bit
 (13 11)  (1071 538)  (1071 538)  Enable bit of Mux _io_cluster/in_mux1_1 => lc_trk_g1_4 wire_io_cluster/io_1/D_OUT_0
 (5 13)  (1053 541)  (1053 541)  routing T_20_33.span4_vert_20 <X> T_20_33.lc_trk_g1_4
 (6 13)  (1054 541)  (1054 541)  routing T_20_33.span4_vert_20 <X> T_20_33.lc_trk_g1_4
 (7 13)  (1055 541)  (1055 541)  Enable bit of Mux _local_links/g1_mux_4 => span4_vert_20 lc_trk_g1_4
 (17 13)  (1041 541)  (1041 541)  IOB_1 IO Functioning bit
 (16 14)  (1040 543)  (1040 543)  IOB_1 IO Functioning bit


IO_Tile_21_33

 (3 1)  (1117 529)  (1117 529)  IO control bit: BIOUP_REN_1

 (2 6)  (1116 535)  (1116 535)  IO control bit: BIOUP_REN_0



IO_Tile_22_33

 (3 1)  (1171 529)  (1171 529)  IO control bit: BIOUP_REN_1

 (2 6)  (1170 535)  (1170 535)  IO control bit: BIOUP_REN_0



IO_Tile_23_33

 (3 1)  (1225 529)  (1225 529)  IO control bit: IOUP_REN_1

 (13 3)  (1233 530)  (1233 530)  routing T_23_33.span4_vert_31 <X> T_23_33.span4_horz_r_1
 (2 6)  (1224 535)  (1224 535)  IO control bit: IOUP_REN_0



IO_Tile_24_33

 (3 1)  (1279 529)  (1279 529)  IO control bit: IOUP_REN_1

 (2 6)  (1278 535)  (1278 535)  IO control bit: IOUP_REN_0

 (13 13)  (1287 541)  (1287 541)  routing T_24_33.span4_vert_19 <X> T_24_33.span4_horz_r_3
 (14 13)  (1288 541)  (1288 541)  routing T_24_33.span4_vert_19 <X> T_24_33.span4_horz_r_3


IO_Tile_25_33

 (16 0)  (1310 528)  (1310 528)  IOB_0 IO Functioning bit
 (3 1)  (1333 529)  (1333 529)  IO control bit: IOUP_REN_1

 (6 3)  (1324 530)  (1324 530)  routing T_25_33.span12_vert_10 <X> T_25_33.lc_trk_g0_2
 (7 3)  (1325 530)  (1325 530)  Enable bit of Mux _local_links/g0_mux_2 => span12_vert_10 lc_trk_g0_2
 (17 3)  (1311 530)  (1311 530)  IOB_0 IO Functioning bit
 (16 4)  (1310 532)  (1310 532)  IOB_0 IO Functioning bit
 (12 5)  (1340 533)  (1340 533)  routing T_25_33.lc_trk_g0_2 <X> T_25_33.wire_io_cluster/io_0/D_OUT_0
 (13 5)  (1341 533)  (1341 533)  Enable bit of Mux _io_cluster/in_mux0_1 => lc_trk_g0_2 wire_io_cluster/io_0/D_OUT_0
 (2 6)  (1332 535)  (1332 535)  IO control bit: IOUP_REN_0



IO_Tile_26_33

 (16 0)  (1352 528)  (1352 528)  IOB_0 IO Functioning bit
 (3 1)  (1375 529)  (1375 529)  IO control bit: IOUP_REN_1

 (13 1)  (1383 529)  (1383 529)  routing T_26_33.span4_vert_1 <X> T_26_33.span4_horz_r_0
 (14 1)  (1384 529)  (1384 529)  routing T_26_33.span4_vert_1 <X> T_26_33.span4_horz_r_0
 (17 3)  (1353 530)  (1353 530)  IOB_0 IO Functioning bit
 (12 4)  (1382 532)  (1382 532)  routing T_26_33.lc_trk_g1_3 <X> T_26_33.wire_io_cluster/io_0/D_OUT_0
 (16 4)  (1352 532)  (1352 532)  IOB_0 IO Functioning bit
 (12 5)  (1382 533)  (1382 533)  routing T_26_33.lc_trk_g1_3 <X> T_26_33.wire_io_cluster/io_0/D_OUT_0
 (13 5)  (1383 533)  (1383 533)  Enable bit of Mux _io_cluster/in_mux0_1 => lc_trk_g1_3 wire_io_cluster/io_0/D_OUT_0
 (2 6)  (1374 535)  (1374 535)  IO control bit: IOUP_REN_0

 (5 10)  (1365 539)  (1365 539)  routing T_26_33.span4_horz_r_11 <X> T_26_33.lc_trk_g1_3
 (7 10)  (1367 539)  (1367 539)  Enable bit of Mux _local_links/g1_mux_3 => span4_horz_r_11 lc_trk_g1_3
 (8 10)  (1368 539)  (1368 539)  routing T_26_33.span4_horz_r_11 <X> T_26_33.lc_trk_g1_3


IO_Tile_27_33

 (16 0)  (1406 528)  (1406 528)  IOB_0 IO Functioning bit
 (3 1)  (1429 529)  (1429 529)  IO control bit: IOUP_REN_1

 (14 3)  (1438 530)  (1438 530)  routing T_27_33.span4_horz_l_13 <X> T_27_33.span4_horz_r_1
 (17 3)  (1407 530)  (1407 530)  IOB_0 IO Functioning bit
 (12 4)  (1436 532)  (1436 532)  routing T_27_33.lc_trk_g1_1 <X> T_27_33.wire_io_cluster/io_0/D_OUT_0
 (16 4)  (1406 532)  (1406 532)  IOB_0 IO Functioning bit
 (13 5)  (1437 533)  (1437 533)  Enable bit of Mux _io_cluster/in_mux0_1 => lc_trk_g1_1 wire_io_cluster/io_0/D_OUT_0
 (2 6)  (1428 535)  (1428 535)  IO control bit: IOUP_REN_0

 (5 8)  (1419 536)  (1419 536)  routing T_27_33.span4_vert_17 <X> T_27_33.lc_trk_g1_1
 (6 8)  (1420 536)  (1420 536)  routing T_27_33.span4_vert_17 <X> T_27_33.lc_trk_g1_1
 (7 8)  (1421 536)  (1421 536)  Enable bit of Mux _local_links/g1_mux_1 => span4_vert_17 lc_trk_g1_1


IO_Tile_28_33

 (3 1)  (1483 529)  (1483 529)  IO control bit: IOUP_REN_1

 (2 6)  (1482 535)  (1482 535)  IO control bit: IOUP_REN_0

 (6 6)  (1474 535)  (1474 535)  routing T_28_33.span12_vert_23 <X> T_28_33.lc_trk_g0_7
 (7 6)  (1475 535)  (1475 535)  Enable bit of Mux _local_links/g0_mux_7 => span12_vert_23 lc_trk_g0_7
 (8 7)  (1476 534)  (1476 534)  routing T_28_33.span12_vert_23 <X> T_28_33.lc_trk_g0_7
 (13 10)  (1491 539)  (1491 539)  routing T_28_33.lc_trk_g0_7 <X> T_28_33.wire_io_cluster/io_1/D_OUT_0
 (16 10)  (1460 539)  (1460 539)  IOB_1 IO Functioning bit
 (12 11)  (1490 538)  (1490 538)  routing T_28_33.lc_trk_g0_7 <X> T_28_33.wire_io_cluster/io_1/D_OUT_0
 (13 11)  (1491 538)  (1491 538)  Enable bit of Mux _io_cluster/in_mux1_1 => lc_trk_g0_7 wire_io_cluster/io_1/D_OUT_0
 (17 13)  (1461 541)  (1461 541)  IOB_1 IO Functioning bit
 (16 14)  (1460 543)  (1460 543)  IOB_1 IO Functioning bit


IO_Tile_29_33

 (16 0)  (1514 528)  (1514 528)  IOB_0 IO Functioning bit
 (3 1)  (1537 529)  (1537 529)  IO control bit: IOUP_REN_1

 (17 3)  (1515 530)  (1515 530)  IOB_0 IO Functioning bit
 (12 4)  (1544 532)  (1544 532)  routing T_29_33.lc_trk_g1_1 <X> T_29_33.wire_io_cluster/io_0/D_OUT_0
 (16 4)  (1514 532)  (1514 532)  IOB_0 IO Functioning bit
 (13 5)  (1545 533)  (1545 533)  Enable bit of Mux _io_cluster/in_mux0_1 => lc_trk_g1_1 wire_io_cluster/io_0/D_OUT_0
 (2 6)  (1536 535)  (1536 535)  IO control bit: IOUP_REN_0

 (5 8)  (1527 536)  (1527 536)  routing T_29_33.span4_horz_r_9 <X> T_29_33.lc_trk_g1_1
 (7 8)  (1529 536)  (1529 536)  Enable bit of Mux _local_links/g1_mux_1 => span4_horz_r_9 lc_trk_g1_1
 (8 8)  (1530 536)  (1530 536)  routing T_29_33.span4_horz_r_9 <X> T_29_33.lc_trk_g1_1
 (12 10)  (1544 539)  (1544 539)  routing T_29_33.lc_trk_g1_2 <X> T_29_33.wire_io_cluster/io_1/D_OUT_0
 (16 10)  (1514 539)  (1514 539)  IOB_1 IO Functioning bit
 (5 11)  (1527 538)  (1527 538)  routing T_29_33.span4_vert_18 <X> T_29_33.lc_trk_g1_2
 (6 11)  (1528 538)  (1528 538)  routing T_29_33.span4_vert_18 <X> T_29_33.lc_trk_g1_2
 (7 11)  (1529 538)  (1529 538)  Enable bit of Mux _local_links/g1_mux_2 => span4_vert_18 lc_trk_g1_2
 (12 11)  (1544 538)  (1544 538)  routing T_29_33.lc_trk_g1_2 <X> T_29_33.wire_io_cluster/io_1/D_OUT_0
 (13 11)  (1545 538)  (1545 538)  Enable bit of Mux _io_cluster/in_mux1_1 => lc_trk_g1_2 wire_io_cluster/io_1/D_OUT_0
 (17 13)  (1515 541)  (1515 541)  IOB_1 IO Functioning bit
 (16 14)  (1514 543)  (1514 543)  IOB_1 IO Functioning bit


IO_Tile_30_33

 (3 1)  (1591 529)  (1591 529)  IO control bit: IOUP_REN_1

 (14 1)  (1600 529)  (1600 529)  routing T_30_33.span4_horz_l_12 <X> T_30_33.span4_horz_r_0
 (17 2)  (1569 531)  (1569 531)  Enable bit of Mux _out_links/OutMuxb_0 => wire_io_cluster/io_0/D_IN_0 span12_vert_8
 (17 3)  (1569 530)  (1569 530)  IOB_0 IO Functioning bit
 (17 5)  (1569 533)  (1569 533)  Enable bit of Mux _out_links/OutMuxc_0 => wire_io_cluster/io_0/D_IN_0 span12_vert_16
 (2 6)  (1590 535)  (1590 535)  IO control bit: IOUP_REN_0

 (3 9)  (1591 537)  (1591 537)  IO control bit: IOUP_IE_0



IO_Tile_31_33

 (16 0)  (1622 528)  (1622 528)  IOB_0 IO Functioning bit
 (3 1)  (1645 529)  (1645 529)  IO control bit: IOUP_REN_1

 (17 3)  (1623 530)  (1623 530)  IOB_0 IO Functioning bit
 (13 4)  (1653 532)  (1653 532)  routing T_31_33.lc_trk_g0_4 <X> T_31_33.wire_io_cluster/io_0/D_OUT_0
 (16 4)  (1622 532)  (1622 532)  IOB_0 IO Functioning bit
 (5 5)  (1635 533)  (1635 533)  routing T_31_33.span4_vert_20 <X> T_31_33.lc_trk_g0_4
 (6 5)  (1636 533)  (1636 533)  routing T_31_33.span4_vert_20 <X> T_31_33.lc_trk_g0_4
 (7 5)  (1637 533)  (1637 533)  Enable bit of Mux _local_links/g0_mux_4 => span4_vert_20 lc_trk_g0_4
 (13 5)  (1653 533)  (1653 533)  Enable bit of Mux _io_cluster/in_mux0_1 => lc_trk_g0_4 wire_io_cluster/io_0/D_OUT_0
 (2 6)  (1644 535)  (1644 535)  IO control bit: IOUP_REN_0

 (12 10)  (1652 539)  (1652 539)  routing T_31_33.lc_trk_g1_4 <X> T_31_33.wire_io_cluster/io_1/D_OUT_0
 (13 10)  (1653 539)  (1653 539)  routing T_31_33.lc_trk_g1_4 <X> T_31_33.wire_io_cluster/io_1/D_OUT_0
 (16 10)  (1622 539)  (1622 539)  IOB_1 IO Functioning bit
 (13 11)  (1653 538)  (1653 538)  Enable bit of Mux _io_cluster/in_mux1_1 => lc_trk_g1_4 wire_io_cluster/io_1/D_OUT_0
 (4 13)  (1634 541)  (1634 541)  routing T_31_33.span4_horz_r_4 <X> T_31_33.lc_trk_g1_4
 (5 13)  (1635 541)  (1635 541)  routing T_31_33.span4_horz_r_4 <X> T_31_33.lc_trk_g1_4
 (7 13)  (1637 541)  (1637 541)  Enable bit of Mux _local_links/g1_mux_4 => span4_horz_r_4 lc_trk_g1_4
 (17 13)  (1623 541)  (1623 541)  IOB_1 IO Functioning bit
 (16 14)  (1622 543)  (1622 543)  IOB_1 IO Functioning bit


IO_Tile_32_33

 (3 1)  (1699 529)  (1699 529)  IO control bit: IOUP_REN_1

 (2 6)  (1698 535)  (1698 535)  IO control bit: IOUP_REN_0



IO_Tile_0_32

 (3 1)  (14 513)  (14 513)  IO control bit: IOLEFT_REN_1

 (2 6)  (15 518)  (15 518)  IO control bit: IOLEFT_REN_0



LogicTile_5_32

 (11 6)  (245 518)  (245 518)  routing T_5_32.sp4_h_r_11 <X> T_5_32.sp4_v_t_40
 (13 6)  (247 518)  (247 518)  routing T_5_32.sp4_h_r_11 <X> T_5_32.sp4_v_t_40
 (12 7)  (246 519)  (246 519)  routing T_5_32.sp4_h_r_11 <X> T_5_32.sp4_v_t_40


LogicTile_6_32

 (2 12)  (290 524)  (290 524)  Enable bit of Mux _span_links/cross_mux_horz_10 => sp12_h_r_20 sp4_h_l_11


RAM_Tile_8_32

 (3 3)  (399 515)  (399 515)  routing T_8_32.sp12_v_b_0 <X> T_8_32.sp12_h_l_23


LogicTile_16_32

 (3 4)  (819 516)  (819 516)  routing T_16_32.sp12_v_b_0 <X> T_16_32.sp12_h_r_0
 (3 5)  (819 517)  (819 517)  routing T_16_32.sp12_v_b_0 <X> T_16_32.sp12_h_r_0
 (11 10)  (827 522)  (827 522)  routing T_16_32.sp4_v_b_5 <X> T_16_32.sp4_v_t_45
 (12 11)  (828 523)  (828 523)  routing T_16_32.sp4_v_b_5 <X> T_16_32.sp4_v_t_45


LogicTile_26_32

 (19 1)  (1367 513)  (1367 513)  Enable bit of Mux _span_links/cross_mux_vert_0 => sp12_v_b_1 sp4_v_t_1


LogicTile_28_32

 (3 7)  (1459 519)  (1459 519)  routing T_28_32.sp12_h_l_23 <X> T_28_32.sp12_v_t_23


IO_Tile_33_32

 (3 1)  (1729 513)  (1729 513)  IO control bit: IORIGHT_REN_1

 (2 6)  (1728 518)  (1728 518)  IO control bit: IORIGHT_REN_0



IO_Tile_0_31

 (3 1)  (14 497)  (14 497)  IO control bit: IOLEFT_REN_1

 (2 6)  (15 502)  (15 502)  IO control bit: IOLEFT_REN_0



LogicTile_3_31

 (3 0)  (129 496)  (129 496)  routing T_3_31.sp12_v_t_23 <X> T_3_31.sp12_v_b_0
 (3 4)  (129 500)  (129 500)  routing T_3_31.sp12_v_t_23 <X> T_3_31.sp12_h_r_0


LogicTile_4_31

 (3 4)  (183 500)  (183 500)  routing T_4_31.sp12_v_t_23 <X> T_4_31.sp12_h_r_0


LogicTile_7_31

 (3 0)  (345 496)  (345 496)  routing T_7_31.sp12_v_t_23 <X> T_7_31.sp12_v_b_0
 (3 14)  (345 510)  (345 510)  routing T_7_31.sp12_v_b_1 <X> T_7_31.sp12_v_t_22


LogicTile_15_31

 (3 1)  (765 497)  (765 497)  routing T_15_31.sp12_h_l_23 <X> T_15_31.sp12_v_b_0
 (3 5)  (765 501)  (765 501)  routing T_15_31.sp12_h_l_23 <X> T_15_31.sp12_h_r_0


LogicTile_16_31

 (3 1)  (819 497)  (819 497)  routing T_16_31.sp12_h_l_23 <X> T_16_31.sp12_v_b_0


LogicTile_23_31

 (8 11)  (1206 507)  (1206 507)  routing T_23_31.sp4_v_b_4 <X> T_23_31.sp4_v_t_42
 (10 11)  (1208 507)  (1208 507)  routing T_23_31.sp4_v_b_4 <X> T_23_31.sp4_v_t_42


RAM_Tile_25_31

 (2 12)  (1308 508)  (1308 508)  Enable bit of Mux _span_links/cross_mux_horz_10 => sp12_h_r_20 sp4_h_l_11


LogicTile_28_31

 (11 4)  (1467 500)  (1467 500)  routing T_28_31.sp4_h_l_46 <X> T_28_31.sp4_v_b_5
 (13 4)  (1469 500)  (1469 500)  routing T_28_31.sp4_h_l_46 <X> T_28_31.sp4_v_b_5
 (12 5)  (1468 501)  (1468 501)  routing T_28_31.sp4_h_l_46 <X> T_28_31.sp4_v_b_5


LogicTile_29_31

 (12 0)  (1522 496)  (1522 496)  routing T_29_31.sp4_v_b_2 <X> T_29_31.sp4_h_r_2
 (11 1)  (1521 497)  (1521 497)  routing T_29_31.sp4_v_b_2 <X> T_29_31.sp4_h_r_2


IO_Tile_33_31

 (16 0)  (1742 496)  (1742 496)  IOB_0 IO Functioning bit
 (3 1)  (1729 497)  (1729 497)  IO control bit: IORIGHT_REN_1

 (17 3)  (1743 499)  (1743 499)  IOB_0 IO Functioning bit
 (12 4)  (1738 500)  (1738 500)  routing T_33_31.lc_trk_g1_7 <X> T_33_31.wire_io_cluster/io_0/D_OUT_0
 (13 4)  (1739 500)  (1739 500)  routing T_33_31.lc_trk_g1_7 <X> T_33_31.wire_io_cluster/io_0/D_OUT_0
 (16 4)  (1742 500)  (1742 500)  IOB_0 IO Functioning bit
 (12 5)  (1738 501)  (1738 501)  routing T_33_31.lc_trk_g1_7 <X> T_33_31.wire_io_cluster/io_0/D_OUT_0
 (13 5)  (1739 501)  (1739 501)  Enable bit of Mux _io_cluster/in_mux0_1 => lc_trk_g1_7 wire_io_cluster/io_0/D_OUT_0
 (2 6)  (1728 502)  (1728 502)  IO control bit: IORIGHT_REN_0

 (5 14)  (1731 510)  (1731 510)  routing T_33_31.span4_horz_39 <X> T_33_31.lc_trk_g1_7
 (6 14)  (1732 510)  (1732 510)  routing T_33_31.span4_horz_39 <X> T_33_31.lc_trk_g1_7
 (7 14)  (1733 510)  (1733 510)  Enable bit of Mux _local_links/g1_mux_7 => span4_horz_39 lc_trk_g1_7
 (8 14)  (1734 510)  (1734 510)  routing T_33_31.span4_horz_39 <X> T_33_31.lc_trk_g1_7


IO_Tile_0_30

 (3 1)  (14 481)  (14 481)  IO control bit: IOLEFT_REN_1

 (17 1)  (0 481)  (0 481)  Enable bit of Mux _out_links/OutMuxa_0 => wire_io_cluster/io_0/D_IN_0 span12_horz_0
 (17 3)  (0 483)  (0 483)  IOB_0 IO Functioning bit
 (2 6)  (15 486)  (15 486)  IO control bit: IOLEFT_REN_0

 (3 6)  (14 486)  (14 486)  IO control bit: IOLEFT_IE_1

 (16 8)  (1 488)  (1 488)  Enable bit of Mux _out_links/OutMuxc_2 => wire_io_cluster/io_1/D_IN_0 span12_horz_20
 (3 9)  (14 489)  (14 489)  IO control bit: IOLEFT_IE_0

 (16 9)  (1 489)  (1 489)  Enable bit of Mux _out_links/OutMuxa_2 => wire_io_cluster/io_1/D_IN_0 span12_horz_4
 (17 13)  (0 493)  (0 493)  IOB_1 IO Functioning bit


LogicTile_2_30

 (3 5)  (75 485)  (75 485)  routing T_2_30.sp12_h_l_23 <X> T_2_30.sp12_h_r_0


LogicTile_6_30

 (2 8)  (290 488)  (290 488)  Enable bit of Mux _span_links/cross_mux_horz_8 => sp12_h_r_16 sp4_h_l_9


RAM_Tile_8_30

 (2 8)  (398 488)  (398 488)  Enable bit of Mux _span_links/cross_mux_horz_8 => sp12_h_r_16 sp4_h_r_20


LogicTile_9_30

 (6 13)  (444 493)  (444 493)  routing T_9_30.sp4_h_l_44 <X> T_9_30.sp4_h_r_9


LogicTile_10_30

 (4 10)  (496 490)  (496 490)  routing T_10_30.sp4_v_b_6 <X> T_10_30.sp4_v_t_43
 (2 12)  (494 492)  (494 492)  Enable bit of Mux _span_links/cross_mux_horz_10 => sp12_h_r_20 sp4_h_l_11


LogicTile_11_30

 (6 13)  (552 493)  (552 493)  routing T_11_30.sp4_h_l_44 <X> T_11_30.sp4_h_r_9


LogicTile_13_30

 (4 12)  (658 492)  (658 492)  routing T_13_30.sp4_h_l_44 <X> T_13_30.sp4_v_b_9
 (13 12)  (667 492)  (667 492)  routing T_13_30.sp4_h_l_46 <X> T_13_30.sp4_v_b_11
 (5 13)  (659 493)  (659 493)  routing T_13_30.sp4_h_l_44 <X> T_13_30.sp4_v_b_9
 (12 13)  (666 493)  (666 493)  routing T_13_30.sp4_h_l_46 <X> T_13_30.sp4_v_b_11


LogicTile_14_30

 (3 1)  (711 481)  (711 481)  routing T_14_30.sp12_h_l_23 <X> T_14_30.sp12_v_b_0


LogicTile_15_30

 (8 1)  (770 481)  (770 481)  routing T_15_30.sp4_h_r_1 <X> T_15_30.sp4_v_b_1
 (4 4)  (766 484)  (766 484)  routing T_15_30.sp4_h_l_44 <X> T_15_30.sp4_v_b_3
 (6 4)  (768 484)  (768 484)  routing T_15_30.sp4_h_l_44 <X> T_15_30.sp4_v_b_3
 (5 5)  (767 485)  (767 485)  routing T_15_30.sp4_h_l_44 <X> T_15_30.sp4_v_b_3


LogicTile_16_30

 (3 0)  (819 480)  (819 480)  routing T_16_30.sp12_h_r_0 <X> T_16_30.sp12_v_b_0
 (3 1)  (819 481)  (819 481)  routing T_16_30.sp12_h_r_0 <X> T_16_30.sp12_v_b_0
 (19 13)  (835 493)  (835 493)  Enable bit of Mux _span_links/cross_mux_horz_0 => sp12_h_r_0 sp4_h_l_1


LogicTile_18_30

 (3 0)  (931 480)  (931 480)  routing T_18_30.sp12_h_r_0 <X> T_18_30.sp12_v_b_0
 (3 1)  (931 481)  (931 481)  routing T_18_30.sp12_h_r_0 <X> T_18_30.sp12_v_b_0


LogicTile_19_30

 (8 7)  (990 487)  (990 487)  routing T_19_30.sp4_v_b_1 <X> T_19_30.sp4_v_t_41
 (10 7)  (992 487)  (992 487)  routing T_19_30.sp4_v_b_1 <X> T_19_30.sp4_v_t_41


LogicTile_20_30

 (3 4)  (1039 484)  (1039 484)  routing T_20_30.sp12_v_b_0 <X> T_20_30.sp12_h_r_0
 (3 5)  (1039 485)  (1039 485)  routing T_20_30.sp12_v_b_0 <X> T_20_30.sp12_h_r_0
 (4 14)  (1040 494)  (1040 494)  routing T_20_30.sp4_v_b_9 <X> T_20_30.sp4_v_t_44


LogicTile_23_30

 (19 4)  (1217 484)  (1217 484)  Enable bit of Mux _span_links/cross_mux_vert_5 => sp12_v_b_11 sp4_v_b_17


LogicTile_24_30

 (4 10)  (1256 490)  (1256 490)  routing T_24_30.sp4_v_b_6 <X> T_24_30.sp4_v_t_43


LogicTile_26_30

 (2 4)  (1350 484)  (1350 484)  Enable bit of Mux _span_links/cross_mux_horz_6 => sp12_h_r_12 sp4_h_l_7


LogicTile_27_30

 (8 7)  (1410 487)  (1410 487)  routing T_27_30.sp4_v_b_1 <X> T_27_30.sp4_v_t_41
 (10 7)  (1412 487)  (1412 487)  routing T_27_30.sp4_v_b_1 <X> T_27_30.sp4_v_t_41


LogicTile_28_30

 (3 0)  (1459 480)  (1459 480)  routing T_28_30.sp12_h_r_0 <X> T_28_30.sp12_v_b_0
 (3 1)  (1459 481)  (1459 481)  routing T_28_30.sp12_h_r_0 <X> T_28_30.sp12_v_b_0
 (3 2)  (1459 482)  (1459 482)  routing T_28_30.sp12_h_r_0 <X> T_28_30.sp12_h_l_23
 (3 3)  (1459 483)  (1459 483)  routing T_28_30.sp12_h_r_0 <X> T_28_30.sp12_h_l_23
 (2 8)  (1458 488)  (1458 488)  Enable bit of Mux _span_links/cross_mux_horz_8 => sp12_h_r_16 sp4_h_l_9


LogicTile_29_30

 (8 11)  (1518 491)  (1518 491)  routing T_29_30.sp4_h_l_42 <X> T_29_30.sp4_v_t_42


LogicTile_30_30

 (3 0)  (1567 480)  (1567 480)  routing T_30_30.sp12_h_r_0 <X> T_30_30.sp12_v_b_0
 (3 1)  (1567 481)  (1567 481)  routing T_30_30.sp12_h_r_0 <X> T_30_30.sp12_v_b_0
 (3 2)  (1567 482)  (1567 482)  routing T_30_30.sp12_h_r_0 <X> T_30_30.sp12_h_l_23
 (3 3)  (1567 483)  (1567 483)  routing T_30_30.sp12_h_r_0 <X> T_30_30.sp12_h_l_23


LogicTile_31_30

 (5 15)  (1623 495)  (1623 495)  routing T_31_30.sp4_h_l_44 <X> T_31_30.sp4_v_t_44


IO_Tile_33_30

 (3 1)  (1729 481)  (1729 481)  IO control bit: IORIGHT_REN_1

 (17 2)  (1743 482)  (1743 482)  Enable bit of Mux _out_links/OutMuxb_0 => wire_io_cluster/io_0/D_IN_0 span12_horz_8
 (17 3)  (1743 483)  (1743 483)  IOB_0 IO Functioning bit
 (2 6)  (1728 486)  (1728 486)  IO control bit: IORIGHT_REN_0

 (3 6)  (1729 486)  (1729 486)  IO control bit: IORIGHT_IE_1

 (3 9)  (1729 489)  (1729 489)  IO control bit: IORIGHT_IE_0

 (16 9)  (1742 489)  (1742 489)  Enable bit of Mux _out_links/OutMuxa_2 => wire_io_cluster/io_1/D_IN_0 span12_horz_4
 (17 13)  (1743 493)  (1743 493)  IOB_1 IO Functioning bit


IO_Tile_0_29

 (3 1)  (14 465)  (14 465)  IO control bit: IOLEFT_REN_1

 (2 6)  (15 470)  (15 470)  IO control bit: IOLEFT_REN_0



LogicTile_4_29

 (3 4)  (183 468)  (183 468)  routing T_4_29.sp12_v_t_23 <X> T_4_29.sp12_h_r_0


RAM_Tile_8_29

 (3 0)  (399 464)  (399 464)  routing T_8_29.sp12_v_t_23 <X> T_8_29.sp12_v_b_0


LogicTile_10_29

 (19 6)  (511 470)  (511 470)  Enable bit of Mux _span_links/cross_mux_vert_7 => sp12_v_t_12 sp4_v_b_19


LogicTile_12_29

 (8 11)  (608 475)  (608 475)  routing T_12_29.sp4_v_b_4 <X> T_12_29.sp4_v_t_42
 (10 11)  (610 475)  (610 475)  routing T_12_29.sp4_v_b_4 <X> T_12_29.sp4_v_t_42


LogicTile_14_29

 (3 0)  (711 464)  (711 464)  routing T_14_29.sp12_h_r_0 <X> T_14_29.sp12_v_b_0
 (3 1)  (711 465)  (711 465)  routing T_14_29.sp12_h_r_0 <X> T_14_29.sp12_v_b_0


LogicTile_16_29

 (3 1)  (819 465)  (819 465)  routing T_16_29.sp12_h_l_23 <X> T_16_29.sp12_v_b_0
 (3 5)  (819 469)  (819 469)  routing T_16_29.sp12_h_l_23 <X> T_16_29.sp12_h_r_0


LogicTile_18_29

 (3 0)  (931 464)  (931 464)  routing T_18_29.sp12_h_r_0 <X> T_18_29.sp12_v_b_0
 (3 1)  (931 465)  (931 465)  routing T_18_29.sp12_h_r_0 <X> T_18_29.sp12_v_b_0


LogicTile_24_29

 (19 6)  (1271 470)  (1271 470)  Enable bit of Mux _span_links/cross_mux_vert_7 => sp12_v_t_12 sp4_v_b_19


LogicTile_26_29

 (3 2)  (1351 466)  (1351 466)  routing T_26_29.sp12_h_r_0 <X> T_26_29.sp12_h_l_23
 (3 3)  (1351 467)  (1351 467)  routing T_26_29.sp12_h_r_0 <X> T_26_29.sp12_h_l_23
 (2 12)  (1350 476)  (1350 476)  Enable bit of Mux _span_links/cross_mux_horz_10 => sp12_h_r_20 sp4_h_l_11


LogicTile_29_29

 (13 12)  (1523 476)  (1523 476)  routing T_29_29.sp4_h_l_46 <X> T_29_29.sp4_v_b_11
 (12 13)  (1522 477)  (1522 477)  routing T_29_29.sp4_h_l_46 <X> T_29_29.sp4_v_b_11


LogicTile_30_29

 (3 0)  (1567 464)  (1567 464)  routing T_30_29.sp12_v_t_23 <X> T_30_29.sp12_v_b_0
 (3 2)  (1567 466)  (1567 466)  routing T_30_29.sp12_v_t_23 <X> T_30_29.sp12_h_l_23


LogicTile_32_29

 (6 12)  (1678 476)  (1678 476)  routing T_32_29.sp4_h_r_4 <X> T_32_29.sp4_v_b_9


IO_Tile_33_29

 (3 1)  (1729 465)  (1729 465)  IO control bit: IORIGHT_REN_1

 (2 6)  (1728 470)  (1728 470)  IO control bit: IORIGHT_REN_0

 (3 6)  (1729 470)  (1729 470)  IO control bit: IORIGHT_IE_1

 (0 9)  (1726 473)  (1726 473)  Enable bit of Mux _out_links/OutMux0_2 => wire_io_cluster/io_1/D_IN_0 span4_horz_4
 (17 9)  (1743 473)  (1743 473)  Enable bit of Mux _out_links/OutMuxb_2 => wire_io_cluster/io_1/D_IN_0 span12_horz_12
 (17 13)  (1743 477)  (1743 477)  IOB_1 IO Functioning bit


IO_Tile_0_28

 (3 1)  (14 449)  (14 449)  IO control bit: IOLEFT_REN_1

 (2 6)  (15 454)  (15 454)  IO control bit: IOLEFT_REN_0



LogicTile_4_28

 (3 4)  (183 452)  (183 452)  routing T_4_28.sp12_v_b_0 <X> T_4_28.sp12_h_r_0
 (3 5)  (183 453)  (183 453)  routing T_4_28.sp12_v_b_0 <X> T_4_28.sp12_h_r_0


LogicTile_16_28

 (13 6)  (829 454)  (829 454)  routing T_16_28.sp4_v_b_5 <X> T_16_28.sp4_v_t_40
 (3 7)  (819 455)  (819 455)  routing T_16_28.sp12_h_l_23 <X> T_16_28.sp12_v_t_23


LogicTile_20_28

 (3 0)  (1039 448)  (1039 448)  routing T_20_28.sp12_h_r_0 <X> T_20_28.sp12_v_b_0
 (3 1)  (1039 449)  (1039 449)  routing T_20_28.sp12_h_r_0 <X> T_20_28.sp12_v_b_0


LogicTile_32_28

 (3 2)  (1675 450)  (1675 450)  routing T_32_28.sp12_h_r_0 <X> T_32_28.sp12_h_l_23
 (3 3)  (1675 451)  (1675 451)  routing T_32_28.sp12_h_r_0 <X> T_32_28.sp12_h_l_23


IO_Tile_33_28

 (3 1)  (1729 449)  (1729 449)  IO control bit: IORIGHT_REN_1

 (17 1)  (1743 449)  (1743 449)  Enable bit of Mux _out_links/OutMuxa_0 => wire_io_cluster/io_0/D_IN_0 span12_horz_0
 (17 3)  (1743 451)  (1743 451)  IOB_0 IO Functioning bit
 (2 6)  (1728 454)  (1728 454)  IO control bit: IORIGHT_REN_0

 (3 9)  (1729 457)  (1729 457)  IO control bit: IORIGHT_IE_0



IO_Tile_0_27

 (4 0)  (13 432)  (13 432)  routing T_0_27.span4_horz_8 <X> T_0_27.lc_trk_g0_0
 (3 1)  (14 433)  (14 433)  IO control bit: IOLEFT_REN_1

 (4 1)  (13 433)  (13 433)  routing T_0_27.span4_horz_8 <X> T_0_27.lc_trk_g0_0
 (6 1)  (11 433)  (11 433)  routing T_0_27.span4_horz_8 <X> T_0_27.lc_trk_g0_0
 (7 1)  (10 433)  (10 433)  Enable bit of Mux _local_links/g0_mux_0 => span4_horz_8 lc_trk_g0_0
 (17 3)  (0 435)  (0 435)  IOB_0 IO Functioning bit
 (17 5)  (0 437)  (0 437)  Enable bit of Mux _out_links/OutMuxc_0 => wire_io_cluster/io_0/D_IN_0 span12_horz_16
 (2 6)  (15 438)  (15 438)  IO control bit: IOLEFT_REN_0

 (3 9)  (14 441)  (14 441)  IO control bit: IOLEFT_IE_0

 (5 9)  (12 441)  (12 441)  routing T_0_27.span4_horz_16 <X> T_0_27.lc_trk_g1_0
 (6 9)  (11 441)  (11 441)  routing T_0_27.span4_horz_16 <X> T_0_27.lc_trk_g1_0
 (7 9)  (10 441)  (10 441)  Enable bit of Mux _local_links/g1_mux_0 => span4_horz_16 lc_trk_g1_0
 (12 10)  (5 442)  (5 442)  routing T_0_27.lc_trk_g1_0 <X> T_0_27.wire_io_cluster/io_1/D_OUT_0
 (16 10)  (1 442)  (1 442)  IOB_1 IO Functioning bit
 (11 11)  (6 443)  (6 443)  Enable bit of Mux _io_cluster/in_mux1_0 => lc_trk_g0_0 wire_io_cluster/io_1/OUT_ENB
 (13 11)  (4 443)  (4 443)  Enable bit of Mux _io_cluster/in_mux1_1 => lc_trk_g1_0 wire_io_cluster/io_1/D_OUT_0
 (17 13)  (0 445)  (0 445)  IOB_1 IO Functioning bit
 (17 14)  (0 446)  (0 446)  IOB_1 IO Functioning bit


LogicTile_3_27

 (12 6)  (138 438)  (138 438)  routing T_3_27.sp4_v_b_5 <X> T_3_27.sp4_h_l_40


LogicTile_4_27

 (3 1)  (183 433)  (183 433)  routing T_4_27.sp12_h_l_23 <X> T_4_27.sp12_v_b_0
 (13 11)  (193 443)  (193 443)  routing T_4_27.sp4_v_b_3 <X> T_4_27.sp4_h_l_45


LogicTile_28_27

 (9 1)  (1465 433)  (1465 433)  routing T_28_27.sp4_v_t_40 <X> T_28_27.sp4_v_b_1
 (10 1)  (1466 433)  (1466 433)  routing T_28_27.sp4_v_t_40 <X> T_28_27.sp4_v_b_1


LogicTile_29_27

 (11 2)  (1521 434)  (1521 434)  routing T_29_27.sp4_v_b_11 <X> T_29_27.sp4_v_t_39
 (12 3)  (1522 435)  (1522 435)  routing T_29_27.sp4_v_b_11 <X> T_29_27.sp4_v_t_39


LogicTile_30_27

 (3 0)  (1567 432)  (1567 432)  routing T_30_27.sp12_h_r_0 <X> T_30_27.sp12_v_b_0
 (3 1)  (1567 433)  (1567 433)  routing T_30_27.sp12_h_r_0 <X> T_30_27.sp12_v_b_0


IO_Tile_33_27

 (3 1)  (1729 433)  (1729 433)  IO control bit: IORIGHT_REN_1

 (2 6)  (1728 438)  (1728 438)  IO control bit: IORIGHT_REN_0

 (3 6)  (1729 438)  (1729 438)  IO control bit: IORIGHT_IE_1

 (16 9)  (1742 441)  (1742 441)  Enable bit of Mux _out_links/OutMuxa_2 => wire_io_cluster/io_1/D_IN_0 span12_horz_4
 (17 13)  (1743 445)  (1743 445)  IOB_1 IO Functioning bit


IO_Tile_0_26

 (3 1)  (14 417)  (14 417)  IO control bit: IOLEFT_REN_1

 (2 6)  (15 422)  (15 422)  IO control bit: IOLEFT_REN_0



LogicTile_3_26

 (19 5)  (145 421)  (145 421)  Enable bit of Mux _span_links/cross_mux_vert_4 => sp12_v_t_6 sp4_v_t_5


LogicTile_4_26

 (19 3)  (199 419)  (199 419)  Enable bit of Mux _span_links/cross_mux_vert_2 => sp12_v_t_2 sp4_v_t_3


LogicTile_13_26

 (6 0)  (660 416)  (660 416)  routing T_13_26.sp4_v_t_44 <X> T_13_26.sp4_v_b_0
 (11 0)  (665 416)  (665 416)  routing T_13_26.sp4_v_t_46 <X> T_13_26.sp4_v_b_2
 (5 1)  (659 417)  (659 417)  routing T_13_26.sp4_v_t_44 <X> T_13_26.sp4_v_b_0
 (12 1)  (666 417)  (666 417)  routing T_13_26.sp4_v_t_46 <X> T_13_26.sp4_v_b_2
 (10 4)  (664 420)  (664 420)  routing T_13_26.sp4_v_t_46 <X> T_13_26.sp4_h_r_4
 (5 12)  (659 428)  (659 428)  routing T_13_26.sp4_v_t_44 <X> T_13_26.sp4_h_r_9


LogicTile_15_26

 (4 4)  (766 420)  (766 420)  routing T_15_26.sp4_v_t_38 <X> T_15_26.sp4_v_b_3
 (8 5)  (770 421)  (770 421)  routing T_15_26.sp4_v_t_36 <X> T_15_26.sp4_v_b_4
 (10 5)  (772 421)  (772 421)  routing T_15_26.sp4_v_t_36 <X> T_15_26.sp4_v_b_4


LogicTile_16_26

 (15 8)  (831 424)  (831 424)  routing T_16_26.sp4_h_r_41 <X> T_16_26.lc_trk_g2_1
 (16 8)  (832 424)  (832 424)  routing T_16_26.sp4_h_r_41 <X> T_16_26.lc_trk_g2_1
 (17 8)  (833 424)  (833 424)  Enable bit of Mux _local_links/g2_mux_1 => sp4_h_r_41 lc_trk_g2_1
 (18 8)  (834 424)  (834 424)  routing T_16_26.sp4_h_r_41 <X> T_16_26.lc_trk_g2_1
 (14 9)  (830 425)  (830 425)  routing T_16_26.sp12_v_b_16 <X> T_16_26.lc_trk_g2_0
 (16 9)  (832 425)  (832 425)  routing T_16_26.sp12_v_b_16 <X> T_16_26.lc_trk_g2_0
 (17 9)  (833 425)  (833 425)  Enable bit of Mux _local_links/g2_mux_0 => sp12_v_b_16 lc_trk_g2_0
 (18 9)  (834 425)  (834 425)  routing T_16_26.sp4_h_r_41 <X> T_16_26.lc_trk_g2_1
 (14 10)  (830 426)  (830 426)  routing T_16_26.sp4_h_r_44 <X> T_16_26.lc_trk_g2_4
 (22 10)  (838 426)  (838 426)  Enable bit of Mux _local_links/g2_mux_7 => sp12_v_b_23 lc_trk_g2_7
 (23 10)  (839 426)  (839 426)  routing T_16_26.sp12_v_b_23 <X> T_16_26.lc_trk_g2_7
 (14 11)  (830 427)  (830 427)  routing T_16_26.sp4_h_r_44 <X> T_16_26.lc_trk_g2_4
 (15 11)  (831 427)  (831 427)  routing T_16_26.sp4_h_r_44 <X> T_16_26.lc_trk_g2_4
 (16 11)  (832 427)  (832 427)  routing T_16_26.sp4_h_r_44 <X> T_16_26.lc_trk_g2_4
 (17 11)  (833 427)  (833 427)  Enable bit of Mux _local_links/g2_mux_4 => sp4_h_r_44 lc_trk_g2_4
 (21 11)  (837 427)  (837 427)  routing T_16_26.sp12_v_b_23 <X> T_16_26.lc_trk_g2_7
 (26 14)  (842 430)  (842 430)  routing T_16_26.lc_trk_g2_7 <X> T_16_26.wire_logic_cluster/lc_7/in_0
 (28 14)  (844 430)  (844 430)  routing T_16_26.lc_trk_g2_0 <X> T_16_26.wire_logic_cluster/lc_7/in_1
 (29 14)  (845 430)  (845 430)  Enable bit of Mux _logic_cluster/lcb1_7 => lc_trk_g2_0 wire_logic_cluster/lc_7/in_1
 (31 14)  (847 430)  (847 430)  routing T_16_26.lc_trk_g2_4 <X> T_16_26.wire_logic_cluster/lc_7/in_3
 (32 14)  (848 430)  (848 430)  Enable bit of Mux _logic_cluster/lcb3_7 => lc_trk_g2_4 wire_logic_cluster/lc_7/in_3
 (33 14)  (849 430)  (849 430)  routing T_16_26.lc_trk_g2_4 <X> T_16_26.wire_logic_cluster/lc_7/in_3
 (38 14)  (854 430)  (854 430)  LC_7 Logic Functioning bit
 (42 14)  (858 430)  (858 430)  LC_7 Logic Functioning bit
 (43 14)  (859 430)  (859 430)  LC_7 Logic Functioning bit
 (47 14)  (863 430)  (863 430)  Enable bit of Mux _out_links/OutMux4_7 => wire_logic_cluster/lc_7/out sp12_h_l_5
 (26 15)  (842 431)  (842 431)  routing T_16_26.lc_trk_g2_7 <X> T_16_26.wire_logic_cluster/lc_7/in_0
 (28 15)  (844 431)  (844 431)  routing T_16_26.lc_trk_g2_7 <X> T_16_26.wire_logic_cluster/lc_7/in_0
 (29 15)  (845 431)  (845 431)  Enable bit of Mux _logic_cluster/lcb0_7 => lc_trk_g2_7 wire_logic_cluster/lc_7/in_0
 (32 15)  (848 431)  (848 431)  Enable bit of Mux _logic_cluster/lcb2_7 => lc_trk_g2_1 input_2_7
 (33 15)  (849 431)  (849 431)  routing T_16_26.lc_trk_g2_1 <X> T_16_26.input_2_7
 (39 15)  (855 431)  (855 431)  LC_7 Logic Functioning bit
 (42 15)  (858 431)  (858 431)  LC_7 Logic Functioning bit


LogicTile_17_26

 (21 0)  (895 416)  (895 416)  routing T_17_26.sp4_v_b_11 <X> T_17_26.lc_trk_g0_3
 (22 0)  (896 416)  (896 416)  Enable bit of Mux _local_links/g0_mux_3 => sp4_v_b_11 lc_trk_g0_3
 (23 0)  (897 416)  (897 416)  routing T_17_26.sp4_v_b_11 <X> T_17_26.lc_trk_g0_3
 (29 0)  (903 416)  (903 416)  Enable bit of Mux _logic_cluster/lcb1_0 => lc_trk_g0_5 wire_logic_cluster/lc_0/in_1
 (30 0)  (904 416)  (904 416)  routing T_17_26.lc_trk_g0_5 <X> T_17_26.wire_logic_cluster/lc_0/in_1
 (32 0)  (906 416)  (906 416)  Enable bit of Mux _logic_cluster/lcb3_0 => lc_trk_g0_3 wire_logic_cluster/lc_0/in_3
 (35 0)  (909 416)  (909 416)  routing T_17_26.lc_trk_g1_7 <X> T_17_26.input_2_0
 (37 0)  (911 416)  (911 416)  LC_0 Logic Functioning bit
 (38 0)  (912 416)  (912 416)  LC_0 Logic Functioning bit
 (41 0)  (915 416)  (915 416)  LC_0 Logic Functioning bit
 (21 1)  (895 417)  (895 417)  routing T_17_26.sp4_v_b_11 <X> T_17_26.lc_trk_g0_3
 (27 1)  (901 417)  (901 417)  routing T_17_26.lc_trk_g3_1 <X> T_17_26.wire_logic_cluster/lc_0/in_0
 (28 1)  (902 417)  (902 417)  routing T_17_26.lc_trk_g3_1 <X> T_17_26.wire_logic_cluster/lc_0/in_0
 (29 1)  (903 417)  (903 417)  Enable bit of Mux _logic_cluster/lcb0_0 => lc_trk_g3_1 wire_logic_cluster/lc_0/in_0
 (31 1)  (905 417)  (905 417)  routing T_17_26.lc_trk_g0_3 <X> T_17_26.wire_logic_cluster/lc_0/in_3
 (32 1)  (906 417)  (906 417)  Enable bit of Mux _logic_cluster/lcb2_0 => lc_trk_g1_7 input_2_0
 (34 1)  (908 417)  (908 417)  routing T_17_26.lc_trk_g1_7 <X> T_17_26.input_2_0
 (35 1)  (909 417)  (909 417)  routing T_17_26.lc_trk_g1_7 <X> T_17_26.input_2_0
 (37 1)  (911 417)  (911 417)  LC_0 Logic Functioning bit
 (38 1)  (912 417)  (912 417)  LC_0 Logic Functioning bit
 (42 1)  (916 417)  (916 417)  LC_0 Logic Functioning bit
 (47 1)  (921 417)  (921 417)  Enable bit of Mux _out_links/OutMux8_0 => wire_logic_cluster/lc_0/out sp4_h_l_21
 (15 2)  (889 418)  (889 418)  routing T_17_26.sp4_h_r_5 <X> T_17_26.lc_trk_g0_5
 (16 2)  (890 418)  (890 418)  routing T_17_26.sp4_h_r_5 <X> T_17_26.lc_trk_g0_5
 (17 2)  (891 418)  (891 418)  Enable bit of Mux _local_links/g0_mux_5 => sp4_h_r_5 lc_trk_g0_5
 (18 3)  (892 419)  (892 419)  routing T_17_26.sp4_h_r_5 <X> T_17_26.lc_trk_g0_5
 (29 4)  (903 420)  (903 420)  Enable bit of Mux _logic_cluster/lcb1_2 => lc_trk_g0_5 wire_logic_cluster/lc_2/in_1
 (30 4)  (904 420)  (904 420)  routing T_17_26.lc_trk_g0_5 <X> T_17_26.wire_logic_cluster/lc_2/in_1
 (32 4)  (906 420)  (906 420)  Enable bit of Mux _logic_cluster/lcb3_2 => lc_trk_g0_3 wire_logic_cluster/lc_2/in_3
 (35 4)  (909 420)  (909 420)  routing T_17_26.lc_trk_g1_7 <X> T_17_26.input_2_2
 (37 4)  (911 420)  (911 420)  LC_2 Logic Functioning bit
 (38 4)  (912 420)  (912 420)  LC_2 Logic Functioning bit
 (42 4)  (916 420)  (916 420)  LC_2 Logic Functioning bit
 (46 4)  (920 420)  (920 420)  Enable bit of Mux _out_links/OutMux7_2 => wire_logic_cluster/lc_2/out sp4_h_l_9
 (11 5)  (885 421)  (885 421)  routing T_17_26.sp4_h_l_44 <X> T_17_26.sp4_h_r_5
 (13 5)  (887 421)  (887 421)  routing T_17_26.sp4_h_l_44 <X> T_17_26.sp4_h_r_5
 (27 5)  (901 421)  (901 421)  routing T_17_26.lc_trk_g3_1 <X> T_17_26.wire_logic_cluster/lc_2/in_0
 (28 5)  (902 421)  (902 421)  routing T_17_26.lc_trk_g3_1 <X> T_17_26.wire_logic_cluster/lc_2/in_0
 (29 5)  (903 421)  (903 421)  Enable bit of Mux _logic_cluster/lcb0_2 => lc_trk_g3_1 wire_logic_cluster/lc_2/in_0
 (31 5)  (905 421)  (905 421)  routing T_17_26.lc_trk_g0_3 <X> T_17_26.wire_logic_cluster/lc_2/in_3
 (32 5)  (906 421)  (906 421)  Enable bit of Mux _logic_cluster/lcb2_2 => lc_trk_g1_7 input_2_2
 (34 5)  (908 421)  (908 421)  routing T_17_26.lc_trk_g1_7 <X> T_17_26.input_2_2
 (35 5)  (909 421)  (909 421)  routing T_17_26.lc_trk_g1_7 <X> T_17_26.input_2_2
 (37 5)  (911 421)  (911 421)  LC_2 Logic Functioning bit
 (38 5)  (912 421)  (912 421)  LC_2 Logic Functioning bit
 (41 5)  (915 421)  (915 421)  LC_2 Logic Functioning bit
 (22 6)  (896 422)  (896 422)  Enable bit of Mux _local_links/g1_mux_7 => sp4_h_r_7 lc_trk_g1_7
 (23 6)  (897 422)  (897 422)  routing T_17_26.sp4_h_r_7 <X> T_17_26.lc_trk_g1_7
 (24 6)  (898 422)  (898 422)  routing T_17_26.sp4_h_r_7 <X> T_17_26.lc_trk_g1_7
 (21 7)  (895 423)  (895 423)  routing T_17_26.sp4_h_r_7 <X> T_17_26.lc_trk_g1_7
 (9 8)  (883 424)  (883 424)  routing T_17_26.sp4_h_l_41 <X> T_17_26.sp4_h_r_7
 (10 8)  (884 424)  (884 424)  routing T_17_26.sp4_h_l_41 <X> T_17_26.sp4_h_r_7
 (27 10)  (901 426)  (901 426)  routing T_17_26.lc_trk_g3_1 <X> T_17_26.wire_logic_cluster/lc_5/in_1
 (28 10)  (902 426)  (902 426)  routing T_17_26.lc_trk_g3_1 <X> T_17_26.wire_logic_cluster/lc_5/in_1
 (29 10)  (903 426)  (903 426)  Enable bit of Mux _logic_cluster/lcb1_5 => lc_trk_g3_1 wire_logic_cluster/lc_5/in_1
 (31 10)  (905 426)  (905 426)  routing T_17_26.lc_trk_g1_7 <X> T_17_26.wire_logic_cluster/lc_5/in_3
 (32 10)  (906 426)  (906 426)  Enable bit of Mux _logic_cluster/lcb3_5 => lc_trk_g1_7 wire_logic_cluster/lc_5/in_3
 (34 10)  (908 426)  (908 426)  routing T_17_26.lc_trk_g1_7 <X> T_17_26.wire_logic_cluster/lc_5/in_3
 (35 10)  (909 426)  (909 426)  routing T_17_26.lc_trk_g0_5 <X> T_17_26.input_2_5
 (39 10)  (913 426)  (913 426)  LC_5 Logic Functioning bit
 (42 10)  (916 426)  (916 426)  LC_5 Logic Functioning bit
 (48 10)  (922 426)  (922 426)  Enable bit of Mux _out_links/OutMux5_5 => wire_logic_cluster/lc_5/out sp12_h_l_17
 (26 11)  (900 427)  (900 427)  routing T_17_26.lc_trk_g0_3 <X> T_17_26.wire_logic_cluster/lc_5/in_0
 (29 11)  (903 427)  (903 427)  Enable bit of Mux _logic_cluster/lcb0_5 => lc_trk_g0_3 wire_logic_cluster/lc_5/in_0
 (31 11)  (905 427)  (905 427)  routing T_17_26.lc_trk_g1_7 <X> T_17_26.wire_logic_cluster/lc_5/in_3
 (32 11)  (906 427)  (906 427)  Enable bit of Mux _logic_cluster/lcb2_5 => lc_trk_g0_5 input_2_5
 (38 11)  (912 427)  (912 427)  LC_5 Logic Functioning bit
 (39 11)  (913 427)  (913 427)  LC_5 Logic Functioning bit
 (42 11)  (916 427)  (916 427)  LC_5 Logic Functioning bit
 (15 12)  (889 428)  (889 428)  routing T_17_26.sp4_v_t_28 <X> T_17_26.lc_trk_g3_1
 (16 12)  (890 428)  (890 428)  routing T_17_26.sp4_v_t_28 <X> T_17_26.lc_trk_g3_1
 (17 12)  (891 428)  (891 428)  Enable bit of Mux _local_links/g3_mux_1 => sp4_v_t_28 lc_trk_g3_1


LogicTile_19_26

 (10 3)  (992 419)  (992 419)  routing T_19_26.sp4_h_l_45 <X> T_19_26.sp4_v_t_36


LogicTile_20_26

 (3 15)  (1039 431)  (1039 431)  routing T_20_26.sp12_h_l_22 <X> T_20_26.sp12_v_t_22
 (5 15)  (1041 431)  (1041 431)  routing T_20_26.sp4_h_l_44 <X> T_20_26.sp4_v_t_44


RAM_Tile_25_26

 (3 15)  (1309 431)  (1309 431)  routing T_25_26.sp12_h_l_22 <X> T_25_26.sp12_v_t_22


LogicTile_27_26

 (8 3)  (1410 419)  (1410 419)  routing T_27_26.sp4_v_b_10 <X> T_27_26.sp4_v_t_36
 (10 3)  (1412 419)  (1412 419)  routing T_27_26.sp4_v_b_10 <X> T_27_26.sp4_v_t_36


IO_Tile_33_26

 (3 1)  (1729 417)  (1729 417)  IO control bit: IORIGHT_REN_1

 (2 6)  (1728 422)  (1728 422)  IO control bit: IORIGHT_REN_0



IO_Tile_0_25

 (3 1)  (14 401)  (14 401)  IO control bit: IOLEFT_REN_1

 (17 3)  (0 403)  (0 403)  IOB_0 IO Functioning bit
 (17 5)  (0 405)  (0 405)  Enable bit of Mux _out_links/OutMuxc_0 => wire_io_cluster/io_0/D_IN_0 span12_horz_16
 (2 6)  (15 406)  (15 406)  IO control bit: IOLEFT_REN_0

 (3 6)  (14 406)  (14 406)  IO control bit: IOLEFT_IE_1

 (16 8)  (1 408)  (1 408)  Enable bit of Mux _out_links/OutMuxc_2 => wire_io_cluster/io_1/D_IN_0 span12_horz_20
 (3 9)  (14 409)  (14 409)  IO control bit: IOLEFT_IE_0

 (17 13)  (0 413)  (0 413)  IOB_1 IO Functioning bit


LogicTile_1_25



LogicTile_2_25

 (3 5)  (75 405)  (75 405)  routing T_2_25.sp12_h_l_23 <X> T_2_25.sp12_h_r_0


LogicTile_3_25



LogicTile_4_25

 (3 5)  (183 405)  (183 405)  routing T_4_25.sp12_h_l_23 <X> T_4_25.sp12_h_r_0


LogicTile_5_25



LogicTile_6_25



LogicTile_7_25



RAM_Tile_8_25



LogicTile_9_25



LogicTile_10_25



LogicTile_11_25



LogicTile_12_25

 (8 7)  (608 407)  (608 407)  routing T_12_25.sp4_h_r_4 <X> T_12_25.sp4_v_t_41
 (9 7)  (609 407)  (609 407)  routing T_12_25.sp4_h_r_4 <X> T_12_25.sp4_v_t_41
 (2 8)  (602 408)  (602 408)  Enable bit of Mux _span_links/cross_mux_horz_8 => sp12_h_r_16 sp4_h_l_9


LogicTile_13_25

 (12 13)  (666 413)  (666 413)  routing T_13_25.sp4_h_r_11 <X> T_13_25.sp4_v_b_11


LogicTile_14_25

 (3 1)  (711 401)  (711 401)  routing T_14_25.sp12_h_l_23 <X> T_14_25.sp12_v_b_0
 (16 10)  (724 410)  (724 410)  routing T_14_25.sp4_v_b_37 <X> T_14_25.lc_trk_g2_5
 (17 10)  (725 410)  (725 410)  Enable bit of Mux _local_links/g2_mux_5 => sp4_v_b_37 lc_trk_g2_5
 (18 10)  (726 410)  (726 410)  routing T_14_25.sp4_v_b_37 <X> T_14_25.lc_trk_g2_5
 (18 11)  (726 411)  (726 411)  routing T_14_25.sp4_v_b_37 <X> T_14_25.lc_trk_g2_5
 (2 12)  (710 412)  (710 412)  Enable bit of Mux _span_links/cross_mux_horz_10 => sp12_h_r_20 sp4_h_l_11
 (17 12)  (725 412)  (725 412)  Enable bit of Mux _local_links/g3_mux_1 => sp4_r_v_b_17 lc_trk_g3_1
 (27 12)  (735 412)  (735 412)  routing T_14_25.lc_trk_g3_0 <X> T_14_25.wire_logic_cluster/lc_6/in_1
 (28 12)  (736 412)  (736 412)  routing T_14_25.lc_trk_g3_0 <X> T_14_25.wire_logic_cluster/lc_6/in_1
 (29 12)  (737 412)  (737 412)  Enable bit of Mux _logic_cluster/lcb1_6 => lc_trk_g3_0 wire_logic_cluster/lc_6/in_1
 (31 12)  (739 412)  (739 412)  routing T_14_25.lc_trk_g2_5 <X> T_14_25.wire_logic_cluster/lc_6/in_3
 (32 12)  (740 412)  (740 412)  Enable bit of Mux _logic_cluster/lcb3_6 => lc_trk_g2_5 wire_logic_cluster/lc_6/in_3
 (33 12)  (741 412)  (741 412)  routing T_14_25.lc_trk_g2_5 <X> T_14_25.wire_logic_cluster/lc_6/in_3
 (40 12)  (748 412)  (748 412)  LC_6 Logic Functioning bit
 (42 12)  (750 412)  (750 412)  LC_6 Logic Functioning bit
 (46 12)  (754 412)  (754 412)  Enable bit of Mux _out_links/OutMux7_6 => wire_logic_cluster/lc_6/out sp4_h_l_17
 (16 13)  (724 413)  (724 413)  routing T_14_25.sp12_v_b_8 <X> T_14_25.lc_trk_g3_0
 (17 13)  (725 413)  (725 413)  Enable bit of Mux _local_links/g3_mux_0 => sp12_v_b_8 lc_trk_g3_0
 (27 13)  (735 413)  (735 413)  routing T_14_25.lc_trk_g3_1 <X> T_14_25.wire_logic_cluster/lc_6/in_0
 (28 13)  (736 413)  (736 413)  routing T_14_25.lc_trk_g3_1 <X> T_14_25.wire_logic_cluster/lc_6/in_0
 (29 13)  (737 413)  (737 413)  Enable bit of Mux _logic_cluster/lcb0_6 => lc_trk_g3_1 wire_logic_cluster/lc_6/in_0
 (40 13)  (748 413)  (748 413)  LC_6 Logic Functioning bit
 (41 13)  (749 413)  (749 413)  LC_6 Logic Functioning bit
 (42 13)  (750 413)  (750 413)  LC_6 Logic Functioning bit
 (43 13)  (751 413)  (751 413)  LC_6 Logic Functioning bit


LogicTile_15_25

 (4 4)  (766 404)  (766 404)  routing T_15_25.sp4_h_l_44 <X> T_15_25.sp4_v_b_3
 (6 4)  (768 404)  (768 404)  routing T_15_25.sp4_h_l_44 <X> T_15_25.sp4_v_b_3
 (5 5)  (767 405)  (767 405)  routing T_15_25.sp4_h_l_44 <X> T_15_25.sp4_v_b_3


LogicTile_16_25

 (3 1)  (819 401)  (819 401)  routing T_16_25.sp12_h_l_23 <X> T_16_25.sp12_v_b_0
 (22 4)  (838 404)  (838 404)  Enable bit of Mux _local_links/g1_mux_3 => sp4_r_v_b_3 lc_trk_g1_3
 (3 7)  (819 407)  (819 407)  routing T_16_25.sp12_h_l_23 <X> T_16_25.sp12_v_t_23
 (37 8)  (853 408)  (853 408)  LC_4 Logic Functioning bit
 (39 8)  (855 408)  (855 408)  LC_4 Logic Functioning bit
 (40 8)  (856 408)  (856 408)  LC_4 Logic Functioning bit
 (42 8)  (858 408)  (858 408)  LC_4 Logic Functioning bit
 (51 8)  (867 408)  (867 408)  Enable bit of Mux _out_links/OutMux2_4 => wire_logic_cluster/lc_4/out sp4_v_t_29
 (26 9)  (842 409)  (842 409)  routing T_16_25.lc_trk_g1_3 <X> T_16_25.wire_logic_cluster/lc_4/in_0
 (27 9)  (843 409)  (843 409)  routing T_16_25.lc_trk_g1_3 <X> T_16_25.wire_logic_cluster/lc_4/in_0
 (29 9)  (845 409)  (845 409)  Enable bit of Mux _logic_cluster/lcb0_4 => lc_trk_g1_3 wire_logic_cluster/lc_4/in_0
 (36 9)  (852 409)  (852 409)  LC_4 Logic Functioning bit
 (38 9)  (854 409)  (854 409)  LC_4 Logic Functioning bit
 (41 9)  (857 409)  (857 409)  LC_4 Logic Functioning bit
 (43 9)  (859 409)  (859 409)  LC_4 Logic Functioning bit
 (10 13)  (826 413)  (826 413)  routing T_16_25.sp4_h_r_5 <X> T_16_25.sp4_v_b_10


LogicTile_17_25

 (10 7)  (884 407)  (884 407)  routing T_17_25.sp4_h_l_46 <X> T_17_25.sp4_v_t_41


LogicTile_18_25

 (3 0)  (931 400)  (931 400)  routing T_18_25.sp12_h_r_0 <X> T_18_25.sp12_v_b_0
 (3 1)  (931 401)  (931 401)  routing T_18_25.sp12_h_r_0 <X> T_18_25.sp12_v_b_0


LogicTile_19_25



LogicTile_20_25

 (11 7)  (1047 407)  (1047 407)  routing T_20_25.sp4_h_r_5 <X> T_20_25.sp4_h_l_40


LogicTile_21_25



LogicTile_22_25



LogicTile_23_25



LogicTile_24_25

 (11 7)  (1263 407)  (1263 407)  routing T_24_25.sp4_h_r_5 <X> T_24_25.sp4_h_l_40


RAM_Tile_25_25



LogicTile_26_25



LogicTile_27_25



LogicTile_28_25

 (15 0)  (1471 400)  (1471 400)  routing T_28_25.sp4_h_r_9 <X> T_28_25.lc_trk_g0_1
 (16 0)  (1472 400)  (1472 400)  routing T_28_25.sp4_h_r_9 <X> T_28_25.lc_trk_g0_1
 (17 0)  (1473 400)  (1473 400)  Enable bit of Mux _local_links/g0_mux_1 => sp4_h_r_9 lc_trk_g0_1
 (18 0)  (1474 400)  (1474 400)  routing T_28_25.sp4_h_r_9 <X> T_28_25.lc_trk_g0_1
 (27 2)  (1483 402)  (1483 402)  routing T_28_25.lc_trk_g3_1 <X> T_28_25.wire_logic_cluster/lc_1/in_1
 (28 2)  (1484 402)  (1484 402)  routing T_28_25.lc_trk_g3_1 <X> T_28_25.wire_logic_cluster/lc_1/in_1
 (29 2)  (1485 402)  (1485 402)  Enable bit of Mux _logic_cluster/lcb1_1 => lc_trk_g3_1 wire_logic_cluster/lc_1/in_1
 (32 2)  (1488 402)  (1488 402)  Enable bit of Mux _logic_cluster/lcb3_1 => lc_trk_g3_3 wire_logic_cluster/lc_1/in_3
 (33 2)  (1489 402)  (1489 402)  routing T_28_25.lc_trk_g3_3 <X> T_28_25.wire_logic_cluster/lc_1/in_3
 (34 2)  (1490 402)  (1490 402)  routing T_28_25.lc_trk_g3_3 <X> T_28_25.wire_logic_cluster/lc_1/in_3
 (37 2)  (1493 402)  (1493 402)  LC_1 Logic Functioning bit
 (39 2)  (1495 402)  (1495 402)  LC_1 Logic Functioning bit
 (40 2)  (1496 402)  (1496 402)  LC_1 Logic Functioning bit
 (42 2)  (1498 402)  (1498 402)  LC_1 Logic Functioning bit
 (27 3)  (1483 403)  (1483 403)  routing T_28_25.lc_trk_g3_0 <X> T_28_25.wire_logic_cluster/lc_1/in_0
 (28 3)  (1484 403)  (1484 403)  routing T_28_25.lc_trk_g3_0 <X> T_28_25.wire_logic_cluster/lc_1/in_0
 (29 3)  (1485 403)  (1485 403)  Enable bit of Mux _logic_cluster/lcb0_1 => lc_trk_g3_0 wire_logic_cluster/lc_1/in_0
 (31 3)  (1487 403)  (1487 403)  routing T_28_25.lc_trk_g3_3 <X> T_28_25.wire_logic_cluster/lc_1/in_3
 (32 3)  (1488 403)  (1488 403)  Enable bit of Mux _logic_cluster/lcb2_1 => lc_trk_g0_1 input_2_1
 (37 3)  (1493 403)  (1493 403)  LC_1 Logic Functioning bit
 (38 3)  (1494 403)  (1494 403)  LC_1 Logic Functioning bit
 (41 3)  (1497 403)  (1497 403)  LC_1 Logic Functioning bit
 (43 3)  (1499 403)  (1499 403)  LC_1 Logic Functioning bit
 (53 3)  (1509 403)  (1509 403)  Enable bit of Mux _out_links/OutMuxb_1 => wire_logic_cluster/lc_1/out sp4_r_v_b_35
 (11 7)  (1467 407)  (1467 407)  routing T_28_25.sp4_h_r_9 <X> T_28_25.sp4_h_l_40
 (13 7)  (1469 407)  (1469 407)  routing T_28_25.sp4_h_r_9 <X> T_28_25.sp4_h_l_40
 (16 12)  (1472 412)  (1472 412)  routing T_28_25.sp4_v_t_12 <X> T_28_25.lc_trk_g3_1
 (17 12)  (1473 412)  (1473 412)  Enable bit of Mux _local_links/g3_mux_1 => sp4_v_t_12 lc_trk_g3_1
 (18 12)  (1474 412)  (1474 412)  routing T_28_25.sp4_v_t_12 <X> T_28_25.lc_trk_g3_1
 (22 12)  (1478 412)  (1478 412)  Enable bit of Mux _local_links/g3_mux_3 => sp12_v_b_11 lc_trk_g3_3
 (23 12)  (1479 412)  (1479 412)  routing T_28_25.sp12_v_b_11 <X> T_28_25.lc_trk_g3_3
 (16 13)  (1472 413)  (1472 413)  routing T_28_25.sp12_v_b_8 <X> T_28_25.lc_trk_g3_0
 (17 13)  (1473 413)  (1473 413)  Enable bit of Mux _local_links/g3_mux_0 => sp12_v_b_8 lc_trk_g3_0


LogicTile_29_25

 (9 9)  (1519 409)  (1519 409)  routing T_29_25.sp4_v_t_46 <X> T_29_25.sp4_v_b_7
 (10 9)  (1520 409)  (1520 409)  routing T_29_25.sp4_v_t_46 <X> T_29_25.sp4_v_b_7


LogicTile_30_25

 (3 0)  (1567 400)  (1567 400)  routing T_30_25.sp12_v_t_23 <X> T_30_25.sp12_v_b_0
 (3 2)  (1567 402)  (1567 402)  routing T_30_25.sp12_v_t_23 <X> T_30_25.sp12_h_l_23


LogicTile_31_25



LogicTile_32_25

 (5 14)  (1677 414)  (1677 414)  routing T_32_25.sp4_v_t_44 <X> T_32_25.sp4_h_l_44
 (6 15)  (1678 415)  (1678 415)  routing T_32_25.sp4_v_t_44 <X> T_32_25.sp4_h_l_44


IO_Tile_33_25

 (3 1)  (1729 401)  (1729 401)  IO control bit: IORIGHT_REN_1

 (2 6)  (1728 406)  (1728 406)  IO control bit: IORIGHT_REN_0



IO_Tile_0_24

 (3 1)  (14 385)  (14 385)  IO control bit: IOLEFT_REN_1

 (2 6)  (15 390)  (15 390)  IO control bit: IOLEFT_REN_0



LogicTile_1_24



LogicTile_2_24



LogicTile_3_24



LogicTile_4_24



LogicTile_5_24



LogicTile_6_24

 (19 10)  (307 394)  (307 394)  Enable bit of Mux _span_links/cross_mux_vert_11 => sp12_v_b_23 sp4_v_b_23
 (7 13)  (295 397)  (295 397)  Column buffer control bit: LH_colbuf_cntl_4



LogicTile_7_24



RAM_Tile_8_24

 (19 8)  (415 392)  (415 392)  Enable bit of Mux _span_links/cross_mux_vert_9 => sp12_v_t_16 sp4_v_t_8


LogicTile_9_24



LogicTile_10_24

 (3 6)  (495 390)  (495 390)  routing T_10_24.sp12_v_b_0 <X> T_10_24.sp12_v_t_23


LogicTile_11_24

 (7 8)  (553 392)  (553 392)  Column buffer control bit: LH_colbuf_cntl_1

 (19 10)  (565 394)  (565 394)  Enable bit of Mux _span_links/cross_mux_vert_11 => sp12_v_b_23 sp4_v_b_23
 (7 13)  (553 397)  (553 397)  Column buffer control bit: LH_colbuf_cntl_4

 (7 15)  (553 399)  (553 399)  Column buffer control bit: LH_colbuf_cntl_6



LogicTile_12_24

 (7 15)  (607 399)  (607 399)  Column buffer control bit: LH_colbuf_cntl_6



LogicTile_13_24

 (7 15)  (661 399)  (661 399)  Column buffer control bit: LH_colbuf_cntl_6



LogicTile_14_24

 (4 2)  (712 386)  (712 386)  routing T_14_24.sp4_v_b_0 <X> T_14_24.sp4_v_t_37
 (7 13)  (715 397)  (715 397)  Column buffer control bit: LH_colbuf_cntl_4

 (7 15)  (715 399)  (715 399)  Column buffer control bit: LH_colbuf_cntl_6



LogicTile_15_24

 (19 6)  (781 390)  (781 390)  Enable bit of Mux _span_links/cross_mux_vert_7 => sp12_v_t_12 sp4_v_b_19
 (7 13)  (769 397)  (769 397)  Column buffer control bit: LH_colbuf_cntl_4

 (7 15)  (769 399)  (769 399)  Column buffer control bit: LH_colbuf_cntl_6



LogicTile_16_24

 (7 13)  (823 397)  (823 397)  Column buffer control bit: LH_colbuf_cntl_4

 (7 15)  (823 399)  (823 399)  Column buffer control bit: LH_colbuf_cntl_6



LogicTile_17_24

 (7 8)  (881 392)  (881 392)  Column buffer control bit: LH_colbuf_cntl_1

 (7 10)  (881 394)  (881 394)  Column buffer control bit: LH_colbuf_cntl_3

 (7 13)  (881 397)  (881 397)  Column buffer control bit: LH_colbuf_cntl_4



LogicTile_18_24

 (7 8)  (935 392)  (935 392)  Column buffer control bit: LH_colbuf_cntl_1

 (7 10)  (935 394)  (935 394)  Column buffer control bit: LH_colbuf_cntl_3

 (7 13)  (935 397)  (935 397)  Column buffer control bit: LH_colbuf_cntl_4



LogicTile_19_24

 (7 8)  (989 392)  (989 392)  Column buffer control bit: LH_colbuf_cntl_1

 (7 10)  (989 394)  (989 394)  Column buffer control bit: LH_colbuf_cntl_3

 (7 13)  (989 397)  (989 397)  Column buffer control bit: LH_colbuf_cntl_4



LogicTile_20_24

 (7 15)  (1043 399)  (1043 399)  Column buffer control bit: LH_colbuf_cntl_6



LogicTile_21_24



LogicTile_22_24



LogicTile_23_24



LogicTile_24_24

 (3 6)  (1255 390)  (1255 390)  routing T_24_24.sp12_v_b_0 <X> T_24_24.sp12_v_t_23


RAM_Tile_25_24



LogicTile_26_24



LogicTile_27_24



LogicTile_28_24



LogicTile_29_24



LogicTile_30_24



LogicTile_31_24



LogicTile_32_24



IO_Tile_33_24

 (3 1)  (1729 385)  (1729 385)  IO control bit: IORIGHT_REN_1

 (2 6)  (1728 390)  (1728 390)  IO control bit: IORIGHT_REN_0



IO_Tile_0_23

 (3 1)  (14 369)  (14 369)  IO control bit: IOLEFT_REN_1

 (2 6)  (15 374)  (15 374)  IO control bit: IOLEFT_REN_0



LogicTile_6_23

 (3 4)  (291 372)  (291 372)  routing T_6_23.sp12_v_t_23 <X> T_6_23.sp12_h_r_0


RAM_Tile_8_23

 (19 15)  (415 383)  (415 383)  Enable bit of Mux _span_links/cross_mux_horz_2 => sp12_h_l_3 sp4_h_l_3


LogicTile_11_23

 (4 4)  (550 372)  (550 372)  routing T_11_23.sp4_h_l_38 <X> T_11_23.sp4_v_b_3
 (5 5)  (551 373)  (551 373)  routing T_11_23.sp4_h_l_38 <X> T_11_23.sp4_v_b_3


LogicTile_15_23

 (31 0)  (793 368)  (793 368)  routing T_15_23.lc_trk_g1_4 <X> T_15_23.wire_logic_cluster/lc_0/in_3
 (32 0)  (794 368)  (794 368)  Enable bit of Mux _logic_cluster/lcb3_0 => lc_trk_g1_4 wire_logic_cluster/lc_0/in_3
 (34 0)  (796 368)  (796 368)  routing T_15_23.lc_trk_g1_4 <X> T_15_23.wire_logic_cluster/lc_0/in_3
 (36 0)  (798 368)  (798 368)  LC_0 Logic Functioning bit
 (37 0)  (799 368)  (799 368)  LC_0 Logic Functioning bit
 (38 0)  (800 368)  (800 368)  LC_0 Logic Functioning bit
 (39 0)  (801 368)  (801 368)  LC_0 Logic Functioning bit
 (45 0)  (807 368)  (807 368)  LC_0 Logic Functioning bit
 (47 0)  (809 368)  (809 368)  Enable bit of Mux _out_links/OutMux5_0 => wire_logic_cluster/lc_0/out sp12_h_r_8
 (36 1)  (798 369)  (798 369)  LC_0 Logic Functioning bit
 (37 1)  (799 369)  (799 369)  LC_0 Logic Functioning bit
 (38 1)  (800 369)  (800 369)  LC_0 Logic Functioning bit
 (39 1)  (801 369)  (801 369)  LC_0 Logic Functioning bit
 (44 1)  (806 369)  (806 369)  LC_0 Logic Functioning bit
 (0 2)  (762 370)  (762 370)  routing T_15_23.glb_netwk_6 <X> T_15_23.wire_logic_cluster/lc_7/clk
 (1 2)  (763 370)  (763 370)  routing T_15_23.glb_netwk_6 <X> T_15_23.wire_logic_cluster/lc_7/clk
 (2 2)  (764 370)  (764 370)  Enable bit of Mux _global_links/clk_mux => glb_netwk_6 wire_logic_cluster/lc_7/clk
 (1 4)  (763 372)  (763 372)  Enable bit of Mux _global_links/ce_mux => lc_trk_g1_3 wire_logic_cluster/lc_7/cen
 (21 4)  (783 372)  (783 372)  routing T_15_23.sp4_h_r_11 <X> T_15_23.lc_trk_g1_3
 (22 4)  (784 372)  (784 372)  Enable bit of Mux _local_links/g1_mux_3 => sp4_h_r_11 lc_trk_g1_3
 (23 4)  (785 372)  (785 372)  routing T_15_23.sp4_h_r_11 <X> T_15_23.lc_trk_g1_3
 (24 4)  (786 372)  (786 372)  routing T_15_23.sp4_h_r_11 <X> T_15_23.lc_trk_g1_3
 (0 5)  (762 373)  (762 373)  routing T_15_23.lc_trk_g1_3 <X> T_15_23.wire_logic_cluster/lc_7/cen
 (1 5)  (763 373)  (763 373)  routing T_15_23.lc_trk_g1_3 <X> T_15_23.wire_logic_cluster/lc_7/cen
 (15 7)  (777 375)  (777 375)  routing T_15_23.sp4_v_t_9 <X> T_15_23.lc_trk_g1_4
 (16 7)  (778 375)  (778 375)  routing T_15_23.sp4_v_t_9 <X> T_15_23.lc_trk_g1_4
 (17 7)  (779 375)  (779 375)  Enable bit of Mux _local_links/g1_mux_4 => sp4_v_t_9 lc_trk_g1_4
 (12 12)  (774 380)  (774 380)  routing T_15_23.sp4_v_b_5 <X> T_15_23.sp4_h_r_11
 (11 13)  (773 381)  (773 381)  routing T_15_23.sp4_v_b_5 <X> T_15_23.sp4_h_r_11
 (13 13)  (775 381)  (775 381)  routing T_15_23.sp4_v_b_5 <X> T_15_23.sp4_h_r_11
 (0 14)  (762 382)  (762 382)  routing T_15_23.glb_netwk_4 <X> T_15_23.wire_logic_cluster/lc_7/s_r
 (1 14)  (763 382)  (763 382)  Enable bit of Mux _global_links/set_rst_mux => glb_netwk_4 wire_logic_cluster/lc_7/s_r


LogicTile_16_23

 (19 6)  (835 374)  (835 374)  Enable bit of Mux _span_links/cross_mux_vert_7 => sp12_v_t_12 sp4_v_b_19


LogicTile_18_23

 (3 0)  (931 368)  (931 368)  routing T_18_23.sp12_h_r_0 <X> T_18_23.sp12_v_b_0
 (3 1)  (931 369)  (931 369)  routing T_18_23.sp12_h_r_0 <X> T_18_23.sp12_v_b_0


LogicTile_19_23

 (11 8)  (993 376)  (993 376)  routing T_19_23.sp4_h_r_3 <X> T_19_23.sp4_v_b_8


LogicTile_20_23

 (19 15)  (1055 383)  (1055 383)  Enable bit of Mux _span_links/cross_mux_horz_2 => sp12_h_l_3 sp4_h_r_14


LogicTile_22_23

 (3 0)  (1147 368)  (1147 368)  routing T_22_23.sp12_h_r_0 <X> T_22_23.sp12_v_b_0
 (3 1)  (1147 369)  (1147 369)  routing T_22_23.sp12_h_r_0 <X> T_22_23.sp12_v_b_0


LogicTile_23_23

 (3 7)  (1201 375)  (1201 375)  routing T_23_23.sp12_h_l_23 <X> T_23_23.sp12_v_t_23


LogicTile_30_23

 (3 2)  (1567 370)  (1567 370)  routing T_30_23.sp12_h_r_0 <X> T_30_23.sp12_h_l_23
 (3 3)  (1567 371)  (1567 371)  routing T_30_23.sp12_h_r_0 <X> T_30_23.sp12_h_l_23


IO_Tile_33_23

 (3 1)  (1729 369)  (1729 369)  IO control bit: IORIGHT_REN_1

 (2 6)  (1728 374)  (1728 374)  IO control bit: IORIGHT_REN_0

 (3 6)  (1729 374)  (1729 374)  IO control bit: IORIGHT_IE_1

 (16 8)  (1742 376)  (1742 376)  Enable bit of Mux _out_links/OutMuxc_2 => wire_io_cluster/io_1/D_IN_0 span12_horz_20
 (16 9)  (1742 377)  (1742 377)  Enable bit of Mux _out_links/OutMuxa_2 => wire_io_cluster/io_1/D_IN_0 span12_horz_4
 (17 13)  (1743 381)  (1743 381)  IOB_1 IO Functioning bit


IO_Tile_0_22

 (3 1)  (14 353)  (14 353)  IO control bit: IOLEFT_REN_1

 (17 3)  (0 355)  (0 355)  IOB_0 IO Functioning bit
 (17 5)  (0 357)  (0 357)  Enable bit of Mux _out_links/OutMuxc_0 => wire_io_cluster/io_0/D_IN_0 span12_horz_16
 (2 6)  (15 358)  (15 358)  IO control bit: IOLEFT_REN_0

 (3 6)  (14 358)  (14 358)  IO control bit: IOLEFT_IE_1

 (16 8)  (1 360)  (1 360)  Enable bit of Mux _out_links/OutMuxc_2 => wire_io_cluster/io_1/D_IN_0 span12_horz_20
 (3 9)  (14 361)  (14 361)  IO control bit: IOLEFT_IE_0

 (17 13)  (0 365)  (0 365)  IOB_1 IO Functioning bit


LogicTile_2_22

 (3 5)  (75 357)  (75 357)  routing T_2_22.sp12_h_l_23 <X> T_2_22.sp12_h_r_0


LogicTile_4_22

 (3 5)  (183 357)  (183 357)  routing T_4_22.sp12_h_l_23 <X> T_4_22.sp12_h_r_0


LogicTile_12_22

 (2 8)  (602 360)  (602 360)  Enable bit of Mux _span_links/cross_mux_horz_8 => sp12_h_r_16 sp4_h_l_9


LogicTile_13_22

 (32 0)  (686 352)  (686 352)  Enable bit of Mux _logic_cluster/lcb3_0 => lc_trk_g1_0 wire_logic_cluster/lc_0/in_3
 (34 0)  (688 352)  (688 352)  routing T_13_22.lc_trk_g1_0 <X> T_13_22.wire_logic_cluster/lc_0/in_3
 (40 0)  (694 352)  (694 352)  LC_0 Logic Functioning bit
 (41 0)  (695 352)  (695 352)  LC_0 Logic Functioning bit
 (42 0)  (696 352)  (696 352)  LC_0 Logic Functioning bit
 (43 0)  (697 352)  (697 352)  LC_0 Logic Functioning bit
 (45 0)  (699 352)  (699 352)  LC_0 Logic Functioning bit
 (40 1)  (694 353)  (694 353)  LC_0 Logic Functioning bit
 (41 1)  (695 353)  (695 353)  LC_0 Logic Functioning bit
 (42 1)  (696 353)  (696 353)  LC_0 Logic Functioning bit
 (43 1)  (697 353)  (697 353)  LC_0 Logic Functioning bit
 (0 2)  (654 354)  (654 354)  routing T_13_22.glb_netwk_6 <X> T_13_22.wire_logic_cluster/lc_7/clk
 (1 2)  (655 354)  (655 354)  routing T_13_22.glb_netwk_6 <X> T_13_22.wire_logic_cluster/lc_7/clk
 (2 2)  (656 354)  (656 354)  Enable bit of Mux _global_links/clk_mux => glb_netwk_6 wire_logic_cluster/lc_7/clk
 (15 3)  (669 355)  (669 355)  routing T_13_22.sp4_v_t_9 <X> T_13_22.lc_trk_g0_4
 (16 3)  (670 355)  (670 355)  routing T_13_22.sp4_v_t_9 <X> T_13_22.lc_trk_g0_4
 (17 3)  (671 355)  (671 355)  Enable bit of Mux _local_links/g0_mux_4 => sp4_v_t_9 lc_trk_g0_4
 (14 4)  (668 356)  (668 356)  routing T_13_22.wire_logic_cluster/lc_0/out <X> T_13_22.lc_trk_g1_0
 (13 5)  (667 357)  (667 357)  routing T_13_22.sp4_v_t_37 <X> T_13_22.sp4_h_r_5
 (17 5)  (671 357)  (671 357)  Enable bit of Mux _local_links/g1_mux_0 => wire_logic_cluster/lc_0/out lc_trk_g1_0
 (10 8)  (664 360)  (664 360)  routing T_13_22.sp4_v_t_39 <X> T_13_22.sp4_h_r_7
 (1 14)  (655 366)  (655 366)  Enable bit of Mux _global_links/set_rst_mux => lc_trk_g0_4 wire_logic_cluster/lc_7/s_r
 (1 15)  (655 367)  (655 367)  routing T_13_22.lc_trk_g0_4 <X> T_13_22.wire_logic_cluster/lc_7/s_r


LogicTile_14_22

 (3 1)  (711 353)  (711 353)  routing T_14_22.sp12_h_l_23 <X> T_14_22.sp12_v_b_0
 (14 3)  (722 355)  (722 355)  routing T_14_22.sp12_h_r_20 <X> T_14_22.lc_trk_g0_4
 (16 3)  (724 355)  (724 355)  routing T_14_22.sp12_h_r_20 <X> T_14_22.lc_trk_g0_4
 (17 3)  (725 355)  (725 355)  Enable bit of Mux _local_links/g0_mux_4 => sp12_h_r_20 lc_trk_g0_4
 (14 4)  (722 356)  (722 356)  routing T_14_22.sp4_h_l_5 <X> T_14_22.lc_trk_g1_0
 (25 4)  (733 356)  (733 356)  routing T_14_22.sp4_h_l_7 <X> T_14_22.lc_trk_g1_2
 (26 4)  (734 356)  (734 356)  routing T_14_22.lc_trk_g0_4 <X> T_14_22.wire_logic_cluster/lc_2/in_0
 (27 4)  (735 356)  (735 356)  routing T_14_22.lc_trk_g1_2 <X> T_14_22.wire_logic_cluster/lc_2/in_1
 (29 4)  (737 356)  (737 356)  Enable bit of Mux _logic_cluster/lcb1_2 => lc_trk_g1_2 wire_logic_cluster/lc_2/in_1
 (32 4)  (740 356)  (740 356)  Enable bit of Mux _logic_cluster/lcb3_2 => lc_trk_g1_0 wire_logic_cluster/lc_2/in_3
 (34 4)  (742 356)  (742 356)  routing T_14_22.lc_trk_g1_0 <X> T_14_22.wire_logic_cluster/lc_2/in_3
 (46 4)  (754 356)  (754 356)  Enable bit of Mux _out_links/OutMux7_2 => wire_logic_cluster/lc_2/out sp4_h_l_9
 (14 5)  (722 357)  (722 357)  routing T_14_22.sp4_h_l_5 <X> T_14_22.lc_trk_g1_0
 (15 5)  (723 357)  (723 357)  routing T_14_22.sp4_h_l_5 <X> T_14_22.lc_trk_g1_0
 (16 5)  (724 357)  (724 357)  routing T_14_22.sp4_h_l_5 <X> T_14_22.lc_trk_g1_0
 (17 5)  (725 357)  (725 357)  Enable bit of Mux _local_links/g1_mux_0 => sp4_h_l_5 lc_trk_g1_0
 (22 5)  (730 357)  (730 357)  Enable bit of Mux _local_links/g1_mux_2 => sp4_h_l_7 lc_trk_g1_2
 (23 5)  (731 357)  (731 357)  routing T_14_22.sp4_h_l_7 <X> T_14_22.lc_trk_g1_2
 (24 5)  (732 357)  (732 357)  routing T_14_22.sp4_h_l_7 <X> T_14_22.lc_trk_g1_2
 (25 5)  (733 357)  (733 357)  routing T_14_22.sp4_h_l_7 <X> T_14_22.lc_trk_g1_2
 (29 5)  (737 357)  (737 357)  Enable bit of Mux _logic_cluster/lcb0_2 => lc_trk_g0_4 wire_logic_cluster/lc_2/in_0
 (30 5)  (738 357)  (738 357)  routing T_14_22.lc_trk_g1_2 <X> T_14_22.wire_logic_cluster/lc_2/in_1
 (32 5)  (740 357)  (740 357)  Enable bit of Mux _logic_cluster/lcb2_2 => lc_trk_g3_3 input_2_2
 (33 5)  (741 357)  (741 357)  routing T_14_22.lc_trk_g3_3 <X> T_14_22.input_2_2
 (34 5)  (742 357)  (742 357)  routing T_14_22.lc_trk_g3_3 <X> T_14_22.input_2_2
 (35 5)  (743 357)  (743 357)  routing T_14_22.lc_trk_g3_3 <X> T_14_22.input_2_2
 (41 5)  (749 357)  (749 357)  LC_2 Logic Functioning bit
 (2 12)  (710 364)  (710 364)  Enable bit of Mux _span_links/cross_mux_horz_10 => sp12_h_r_20 sp4_h_l_11
 (22 12)  (730 364)  (730 364)  Enable bit of Mux _local_links/g3_mux_3 => sp4_r_v_b_43 lc_trk_g3_3
 (21 13)  (729 365)  (729 365)  routing T_14_22.sp4_r_v_b_43 <X> T_14_22.lc_trk_g3_3


LogicTile_15_22

 (26 0)  (788 352)  (788 352)  routing T_15_22.lc_trk_g2_4 <X> T_15_22.wire_logic_cluster/lc_0/in_0
 (31 0)  (793 352)  (793 352)  routing T_15_22.lc_trk_g0_7 <X> T_15_22.wire_logic_cluster/lc_0/in_3
 (32 0)  (794 352)  (794 352)  Enable bit of Mux _logic_cluster/lcb3_0 => lc_trk_g0_7 wire_logic_cluster/lc_0/in_3
 (36 0)  (798 352)  (798 352)  LC_0 Logic Functioning bit
 (37 0)  (799 352)  (799 352)  LC_0 Logic Functioning bit
 (38 0)  (800 352)  (800 352)  LC_0 Logic Functioning bit
 (39 0)  (801 352)  (801 352)  LC_0 Logic Functioning bit
 (40 0)  (802 352)  (802 352)  LC_0 Logic Functioning bit
 (42 0)  (804 352)  (804 352)  LC_0 Logic Functioning bit
 (28 1)  (790 353)  (790 353)  routing T_15_22.lc_trk_g2_4 <X> T_15_22.wire_logic_cluster/lc_0/in_0
 (29 1)  (791 353)  (791 353)  Enable bit of Mux _logic_cluster/lcb0_0 => lc_trk_g2_4 wire_logic_cluster/lc_0/in_0
 (31 1)  (793 353)  (793 353)  routing T_15_22.lc_trk_g0_7 <X> T_15_22.wire_logic_cluster/lc_0/in_3
 (36 1)  (798 353)  (798 353)  LC_0 Logic Functioning bit
 (37 1)  (799 353)  (799 353)  LC_0 Logic Functioning bit
 (38 1)  (800 353)  (800 353)  LC_0 Logic Functioning bit
 (39 1)  (801 353)  (801 353)  LC_0 Logic Functioning bit
 (41 1)  (803 353)  (803 353)  LC_0 Logic Functioning bit
 (43 1)  (805 353)  (805 353)  LC_0 Logic Functioning bit
 (48 1)  (810 353)  (810 353)  Enable bit of Mux _out_links/OutMux1_0 => wire_logic_cluster/lc_0/out sp4_v_t_5
 (0 2)  (762 354)  (762 354)  routing T_15_22.glb_netwk_6 <X> T_15_22.wire_logic_cluster/lc_7/clk
 (1 2)  (763 354)  (763 354)  routing T_15_22.glb_netwk_6 <X> T_15_22.wire_logic_cluster/lc_7/clk
 (2 2)  (764 354)  (764 354)  Enable bit of Mux _global_links/clk_mux => glb_netwk_6 wire_logic_cluster/lc_7/clk
 (22 2)  (784 354)  (784 354)  Enable bit of Mux _local_links/g0_mux_7 => glb2local_3 lc_trk_g0_7
 (4 4)  (766 356)  (766 356)  routing T_15_22.sp4_v_t_38 <X> T_15_22.sp4_v_b_3
 (9 5)  (771 357)  (771 357)  routing T_15_22.sp4_v_t_41 <X> T_15_22.sp4_v_b_4
 (17 5)  (779 357)  (779 357)  Enable bit of Mux _local_links/g1_mux_0 => sp4_r_v_b_0 lc_trk_g1_0
 (14 6)  (776 358)  (776 358)  routing T_15_22.wire_logic_cluster/lc_4/out <X> T_15_22.lc_trk_g1_4
 (17 7)  (779 359)  (779 359)  Enable bit of Mux _local_links/g1_mux_4 => wire_logic_cluster/lc_4/out lc_trk_g1_4
 (26 8)  (788 360)  (788 360)  routing T_15_22.lc_trk_g2_6 <X> T_15_22.wire_logic_cluster/lc_4/in_0
 (31 8)  (793 360)  (793 360)  routing T_15_22.lc_trk_g2_7 <X> T_15_22.wire_logic_cluster/lc_4/in_3
 (32 8)  (794 360)  (794 360)  Enable bit of Mux _logic_cluster/lcb3_4 => lc_trk_g2_7 wire_logic_cluster/lc_4/in_3
 (33 8)  (795 360)  (795 360)  routing T_15_22.lc_trk_g2_7 <X> T_15_22.wire_logic_cluster/lc_4/in_3
 (36 8)  (798 360)  (798 360)  LC_4 Logic Functioning bit
 (38 8)  (800 360)  (800 360)  LC_4 Logic Functioning bit
 (45 8)  (807 360)  (807 360)  LC_4 Logic Functioning bit
 (26 9)  (788 361)  (788 361)  routing T_15_22.lc_trk_g2_6 <X> T_15_22.wire_logic_cluster/lc_4/in_0
 (28 9)  (790 361)  (790 361)  routing T_15_22.lc_trk_g2_6 <X> T_15_22.wire_logic_cluster/lc_4/in_0
 (29 9)  (791 361)  (791 361)  Enable bit of Mux _logic_cluster/lcb0_4 => lc_trk_g2_6 wire_logic_cluster/lc_4/in_0
 (31 9)  (793 361)  (793 361)  routing T_15_22.lc_trk_g2_7 <X> T_15_22.wire_logic_cluster/lc_4/in_3
 (37 9)  (799 361)  (799 361)  LC_4 Logic Functioning bit
 (39 9)  (801 361)  (801 361)  LC_4 Logic Functioning bit
 (21 10)  (783 362)  (783 362)  routing T_15_22.wire_logic_cluster/lc_7/out <X> T_15_22.lc_trk_g2_7
 (22 10)  (784 362)  (784 362)  Enable bit of Mux _local_links/g2_mux_7 => wire_logic_cluster/lc_7/out lc_trk_g2_7
 (17 11)  (779 363)  (779 363)  Enable bit of Mux _local_links/g2_mux_4 => sp4_r_v_b_12 lc_trk_g2_4
 (22 11)  (784 363)  (784 363)  Enable bit of Mux _local_links/g2_mux_6 => sp4_v_b_46 lc_trk_g2_6
 (23 11)  (785 363)  (785 363)  routing T_15_22.sp4_v_b_46 <X> T_15_22.lc_trk_g2_6
 (24 11)  (786 363)  (786 363)  routing T_15_22.sp4_v_b_46 <X> T_15_22.lc_trk_g2_6
 (1 12)  (763 364)  (763 364)  Enable bit of Mux _local_links/global_mux_3 => glb_netwk_4 glb2local_3
 (4 12)  (766 364)  (766 364)  routing T_15_22.sp4_h_l_44 <X> T_15_22.sp4_v_b_9
 (27 12)  (789 364)  (789 364)  routing T_15_22.lc_trk_g1_4 <X> T_15_22.wire_logic_cluster/lc_6/in_1
 (29 12)  (791 364)  (791 364)  Enable bit of Mux _logic_cluster/lcb1_6 => lc_trk_g1_4 wire_logic_cluster/lc_6/in_1
 (30 12)  (792 364)  (792 364)  routing T_15_22.lc_trk_g1_4 <X> T_15_22.wire_logic_cluster/lc_6/in_1
 (31 12)  (793 364)  (793 364)  routing T_15_22.lc_trk_g2_7 <X> T_15_22.wire_logic_cluster/lc_6/in_3
 (32 12)  (794 364)  (794 364)  Enable bit of Mux _logic_cluster/lcb3_6 => lc_trk_g2_7 wire_logic_cluster/lc_6/in_3
 (33 12)  (795 364)  (795 364)  routing T_15_22.lc_trk_g2_7 <X> T_15_22.wire_logic_cluster/lc_6/in_3
 (40 12)  (802 364)  (802 364)  LC_6 Logic Functioning bit
 (42 12)  (804 364)  (804 364)  LC_6 Logic Functioning bit
 (1 13)  (763 365)  (763 365)  routing T_15_22.glb_netwk_4 <X> T_15_22.glb2local_3
 (5 13)  (767 365)  (767 365)  routing T_15_22.sp4_h_l_44 <X> T_15_22.sp4_v_b_9
 (22 13)  (784 365)  (784 365)  Enable bit of Mux _local_links/g3_mux_2 => sp4_r_v_b_42 lc_trk_g3_2
 (25 13)  (787 365)  (787 365)  routing T_15_22.sp4_r_v_b_42 <X> T_15_22.lc_trk_g3_2
 (31 13)  (793 365)  (793 365)  routing T_15_22.lc_trk_g2_7 <X> T_15_22.wire_logic_cluster/lc_6/in_3
 (40 13)  (802 365)  (802 365)  LC_6 Logic Functioning bit
 (42 13)  (804 365)  (804 365)  LC_6 Logic Functioning bit
 (31 14)  (793 366)  (793 366)  routing T_15_22.lc_trk_g2_6 <X> T_15_22.wire_logic_cluster/lc_7/in_3
 (32 14)  (794 366)  (794 366)  Enable bit of Mux _logic_cluster/lcb3_7 => lc_trk_g2_6 wire_logic_cluster/lc_7/in_3
 (33 14)  (795 366)  (795 366)  routing T_15_22.lc_trk_g2_6 <X> T_15_22.wire_logic_cluster/lc_7/in_3
 (38 14)  (800 366)  (800 366)  LC_7 Logic Functioning bit
 (45 14)  (807 366)  (807 366)  LC_7 Logic Functioning bit
 (27 15)  (789 367)  (789 367)  routing T_15_22.lc_trk_g1_0 <X> T_15_22.wire_logic_cluster/lc_7/in_0
 (29 15)  (791 367)  (791 367)  Enable bit of Mux _logic_cluster/lcb0_7 => lc_trk_g1_0 wire_logic_cluster/lc_7/in_0
 (31 15)  (793 367)  (793 367)  routing T_15_22.lc_trk_g2_6 <X> T_15_22.wire_logic_cluster/lc_7/in_3
 (32 15)  (794 367)  (794 367)  Enable bit of Mux _logic_cluster/lcb2_7 => lc_trk_g3_2 input_2_7
 (33 15)  (795 367)  (795 367)  routing T_15_22.lc_trk_g3_2 <X> T_15_22.input_2_7
 (34 15)  (796 367)  (796 367)  routing T_15_22.lc_trk_g3_2 <X> T_15_22.input_2_7
 (35 15)  (797 367)  (797 367)  routing T_15_22.lc_trk_g3_2 <X> T_15_22.input_2_7
 (39 15)  (801 367)  (801 367)  LC_7 Logic Functioning bit


LogicTile_16_22

 (25 0)  (841 352)  (841 352)  routing T_16_22.wire_logic_cluster/lc_2/out <X> T_16_22.lc_trk_g0_2
 (27 0)  (843 352)  (843 352)  routing T_16_22.lc_trk_g1_6 <X> T_16_22.wire_logic_cluster/lc_0/in_1
 (29 0)  (845 352)  (845 352)  Enable bit of Mux _logic_cluster/lcb1_0 => lc_trk_g1_6 wire_logic_cluster/lc_0/in_1
 (30 0)  (846 352)  (846 352)  routing T_16_22.lc_trk_g1_6 <X> T_16_22.wire_logic_cluster/lc_0/in_1
 (31 0)  (847 352)  (847 352)  routing T_16_22.lc_trk_g1_4 <X> T_16_22.wire_logic_cluster/lc_0/in_3
 (32 0)  (848 352)  (848 352)  Enable bit of Mux _logic_cluster/lcb3_0 => lc_trk_g1_4 wire_logic_cluster/lc_0/in_3
 (34 0)  (850 352)  (850 352)  routing T_16_22.lc_trk_g1_4 <X> T_16_22.wire_logic_cluster/lc_0/in_3
 (37 0)  (853 352)  (853 352)  LC_0 Logic Functioning bit
 (39 0)  (855 352)  (855 352)  LC_0 Logic Functioning bit
 (45 0)  (861 352)  (861 352)  LC_0 Logic Functioning bit
 (15 1)  (831 353)  (831 353)  routing T_16_22.bot_op_0 <X> T_16_22.lc_trk_g0_0
 (17 1)  (833 353)  (833 353)  Enable bit of Mux _local_links/g0_mux_0 => bot_op_0 lc_trk_g0_0
 (22 1)  (838 353)  (838 353)  Enable bit of Mux _local_links/g0_mux_2 => wire_logic_cluster/lc_2/out lc_trk_g0_2
 (27 1)  (843 353)  (843 353)  routing T_16_22.lc_trk_g3_1 <X> T_16_22.wire_logic_cluster/lc_0/in_0
 (28 1)  (844 353)  (844 353)  routing T_16_22.lc_trk_g3_1 <X> T_16_22.wire_logic_cluster/lc_0/in_0
 (29 1)  (845 353)  (845 353)  Enable bit of Mux _logic_cluster/lcb0_0 => lc_trk_g3_1 wire_logic_cluster/lc_0/in_0
 (30 1)  (846 353)  (846 353)  routing T_16_22.lc_trk_g1_6 <X> T_16_22.wire_logic_cluster/lc_0/in_1
 (32 1)  (848 353)  (848 353)  Enable bit of Mux _logic_cluster/lcb2_0 => lc_trk_g0_0 input_2_0
 (36 1)  (852 353)  (852 353)  LC_0 Logic Functioning bit
 (38 1)  (854 353)  (854 353)  LC_0 Logic Functioning bit
 (43 1)  (859 353)  (859 353)  LC_0 Logic Functioning bit
 (44 1)  (860 353)  (860 353)  LC_0 Logic Functioning bit
 (52 1)  (868 353)  (868 353)  Enable bit of Mux _out_links/OutMux9_0 => wire_logic_cluster/lc_0/out sp4_r_v_b_1
 (0 2)  (816 354)  (816 354)  routing T_16_22.glb_netwk_6 <X> T_16_22.wire_logic_cluster/lc_7/clk
 (1 2)  (817 354)  (817 354)  routing T_16_22.glb_netwk_6 <X> T_16_22.wire_logic_cluster/lc_7/clk
 (2 2)  (818 354)  (818 354)  Enable bit of Mux _global_links/clk_mux => glb_netwk_6 wire_logic_cluster/lc_7/clk
 (26 4)  (842 356)  (842 356)  routing T_16_22.lc_trk_g2_6 <X> T_16_22.wire_logic_cluster/lc_2/in_0
 (27 4)  (843 356)  (843 356)  routing T_16_22.lc_trk_g3_4 <X> T_16_22.wire_logic_cluster/lc_2/in_1
 (28 4)  (844 356)  (844 356)  routing T_16_22.lc_trk_g3_4 <X> T_16_22.wire_logic_cluster/lc_2/in_1
 (29 4)  (845 356)  (845 356)  Enable bit of Mux _logic_cluster/lcb1_2 => lc_trk_g3_4 wire_logic_cluster/lc_2/in_1
 (30 4)  (846 356)  (846 356)  routing T_16_22.lc_trk_g3_4 <X> T_16_22.wire_logic_cluster/lc_2/in_1
 (31 4)  (847 356)  (847 356)  routing T_16_22.lc_trk_g2_5 <X> T_16_22.wire_logic_cluster/lc_2/in_3
 (32 4)  (848 356)  (848 356)  Enable bit of Mux _logic_cluster/lcb3_2 => lc_trk_g2_5 wire_logic_cluster/lc_2/in_3
 (33 4)  (849 356)  (849 356)  routing T_16_22.lc_trk_g2_5 <X> T_16_22.wire_logic_cluster/lc_2/in_3
 (36 4)  (852 356)  (852 356)  LC_2 Logic Functioning bit
 (37 4)  (853 356)  (853 356)  LC_2 Logic Functioning bit
 (41 4)  (857 356)  (857 356)  LC_2 Logic Functioning bit
 (43 4)  (859 356)  (859 356)  LC_2 Logic Functioning bit
 (45 4)  (861 356)  (861 356)  LC_2 Logic Functioning bit
 (52 4)  (868 356)  (868 356)  Enable bit of Mux _out_links/OutMux4_2 => wire_logic_cluster/lc_2/out sp12_v_b_20
 (3 5)  (819 357)  (819 357)  routing T_16_22.sp12_h_l_23 <X> T_16_22.sp12_h_r_0
 (26 5)  (842 357)  (842 357)  routing T_16_22.lc_trk_g2_6 <X> T_16_22.wire_logic_cluster/lc_2/in_0
 (28 5)  (844 357)  (844 357)  routing T_16_22.lc_trk_g2_6 <X> T_16_22.wire_logic_cluster/lc_2/in_0
 (29 5)  (845 357)  (845 357)  Enable bit of Mux _logic_cluster/lcb0_2 => lc_trk_g2_6 wire_logic_cluster/lc_2/in_0
 (32 5)  (848 357)  (848 357)  Enable bit of Mux _logic_cluster/lcb2_2 => lc_trk_g0_2 input_2_2
 (35 5)  (851 357)  (851 357)  routing T_16_22.lc_trk_g0_2 <X> T_16_22.input_2_2
 (36 5)  (852 357)  (852 357)  LC_2 Logic Functioning bit
 (37 5)  (853 357)  (853 357)  LC_2 Logic Functioning bit
 (40 5)  (856 357)  (856 357)  LC_2 Logic Functioning bit
 (41 5)  (857 357)  (857 357)  LC_2 Logic Functioning bit
 (42 5)  (858 357)  (858 357)  LC_2 Logic Functioning bit
 (43 5)  (859 357)  (859 357)  LC_2 Logic Functioning bit
 (44 5)  (860 357)  (860 357)  LC_2 Logic Functioning bit
 (25 6)  (841 358)  (841 358)  routing T_16_22.lft_op_6 <X> T_16_22.lc_trk_g1_6
 (3 7)  (819 359)  (819 359)  routing T_16_22.sp12_h_l_23 <X> T_16_22.sp12_v_t_23
 (15 7)  (831 359)  (831 359)  routing T_16_22.bot_op_4 <X> T_16_22.lc_trk_g1_4
 (17 7)  (833 359)  (833 359)  Enable bit of Mux _local_links/g1_mux_4 => bot_op_4 lc_trk_g1_4
 (22 7)  (838 359)  (838 359)  Enable bit of Mux _local_links/g1_mux_6 => lft_op_6 lc_trk_g1_6
 (24 7)  (840 359)  (840 359)  routing T_16_22.lft_op_6 <X> T_16_22.lc_trk_g1_6
 (19 8)  (835 360)  (835 360)  Enable bit of Mux _span_links/cross_mux_vert_9 => sp12_v_b_19 sp4_v_b_21
 (17 10)  (833 362)  (833 362)  Enable bit of Mux _local_links/g2_mux_5 => sp4_r_v_b_13 lc_trk_g2_5
 (21 10)  (837 362)  (837 362)  routing T_16_22.wire_logic_cluster/lc_7/out <X> T_16_22.lc_trk_g2_7
 (22 10)  (838 362)  (838 362)  Enable bit of Mux _local_links/g2_mux_7 => wire_logic_cluster/lc_7/out lc_trk_g2_7
 (25 10)  (841 362)  (841 362)  routing T_16_22.bnl_op_6 <X> T_16_22.lc_trk_g2_6
 (22 11)  (838 363)  (838 363)  Enable bit of Mux _local_links/g2_mux_6 => bnl_op_6 lc_trk_g2_6
 (25 11)  (841 363)  (841 363)  routing T_16_22.bnl_op_6 <X> T_16_22.lc_trk_g2_6
 (17 12)  (833 364)  (833 364)  Enable bit of Mux _local_links/g3_mux_1 => sp4_r_v_b_17 lc_trk_g3_1
 (0 14)  (816 366)  (816 366)  routing T_16_22.glb_netwk_4 <X> T_16_22.wire_logic_cluster/lc_7/s_r
 (1 14)  (817 366)  (817 366)  Enable bit of Mux _global_links/set_rst_mux => glb_netwk_4 wire_logic_cluster/lc_7/s_r
 (14 14)  (830 366)  (830 366)  routing T_16_22.sp4_h_r_44 <X> T_16_22.lc_trk_g3_4
 (21 14)  (837 366)  (837 366)  routing T_16_22.rgt_op_7 <X> T_16_22.lc_trk_g3_7
 (22 14)  (838 366)  (838 366)  Enable bit of Mux _local_links/g3_mux_7 => rgt_op_7 lc_trk_g3_7
 (24 14)  (840 366)  (840 366)  routing T_16_22.rgt_op_7 <X> T_16_22.lc_trk_g3_7
 (26 14)  (842 366)  (842 366)  routing T_16_22.lc_trk_g2_7 <X> T_16_22.wire_logic_cluster/lc_7/in_0
 (28 14)  (844 366)  (844 366)  routing T_16_22.lc_trk_g2_6 <X> T_16_22.wire_logic_cluster/lc_7/in_1
 (29 14)  (845 366)  (845 366)  Enable bit of Mux _logic_cluster/lcb1_7 => lc_trk_g2_6 wire_logic_cluster/lc_7/in_1
 (30 14)  (846 366)  (846 366)  routing T_16_22.lc_trk_g2_6 <X> T_16_22.wire_logic_cluster/lc_7/in_1
 (31 14)  (847 366)  (847 366)  routing T_16_22.lc_trk_g3_7 <X> T_16_22.wire_logic_cluster/lc_7/in_3
 (32 14)  (848 366)  (848 366)  Enable bit of Mux _logic_cluster/lcb3_7 => lc_trk_g3_7 wire_logic_cluster/lc_7/in_3
 (33 14)  (849 366)  (849 366)  routing T_16_22.lc_trk_g3_7 <X> T_16_22.wire_logic_cluster/lc_7/in_3
 (34 14)  (850 366)  (850 366)  routing T_16_22.lc_trk_g3_7 <X> T_16_22.wire_logic_cluster/lc_7/in_3
 (35 14)  (851 366)  (851 366)  routing T_16_22.lc_trk_g2_5 <X> T_16_22.input_2_7
 (36 14)  (852 366)  (852 366)  LC_7 Logic Functioning bit
 (38 14)  (854 366)  (854 366)  LC_7 Logic Functioning bit
 (39 14)  (855 366)  (855 366)  LC_7 Logic Functioning bit
 (41 14)  (857 366)  (857 366)  LC_7 Logic Functioning bit
 (43 14)  (859 366)  (859 366)  LC_7 Logic Functioning bit
 (45 14)  (861 366)  (861 366)  LC_7 Logic Functioning bit
 (47 14)  (863 366)  (863 366)  Enable bit of Mux _out_links/OutMux4_7 => wire_logic_cluster/lc_7/out sp12_h_l_5
 (14 15)  (830 367)  (830 367)  routing T_16_22.sp4_h_r_44 <X> T_16_22.lc_trk_g3_4
 (15 15)  (831 367)  (831 367)  routing T_16_22.sp4_h_r_44 <X> T_16_22.lc_trk_g3_4
 (16 15)  (832 367)  (832 367)  routing T_16_22.sp4_h_r_44 <X> T_16_22.lc_trk_g3_4
 (17 15)  (833 367)  (833 367)  Enable bit of Mux _local_links/g3_mux_4 => sp4_h_r_44 lc_trk_g3_4
 (26 15)  (842 367)  (842 367)  routing T_16_22.lc_trk_g2_7 <X> T_16_22.wire_logic_cluster/lc_7/in_0
 (28 15)  (844 367)  (844 367)  routing T_16_22.lc_trk_g2_7 <X> T_16_22.wire_logic_cluster/lc_7/in_0
 (29 15)  (845 367)  (845 367)  Enable bit of Mux _logic_cluster/lcb0_7 => lc_trk_g2_7 wire_logic_cluster/lc_7/in_0
 (30 15)  (846 367)  (846 367)  routing T_16_22.lc_trk_g2_6 <X> T_16_22.wire_logic_cluster/lc_7/in_1
 (31 15)  (847 367)  (847 367)  routing T_16_22.lc_trk_g3_7 <X> T_16_22.wire_logic_cluster/lc_7/in_3
 (32 15)  (848 367)  (848 367)  Enable bit of Mux _logic_cluster/lcb2_7 => lc_trk_g2_5 input_2_7
 (33 15)  (849 367)  (849 367)  routing T_16_22.lc_trk_g2_5 <X> T_16_22.input_2_7
 (37 15)  (853 367)  (853 367)  LC_7 Logic Functioning bit
 (38 15)  (854 367)  (854 367)  LC_7 Logic Functioning bit
 (39 15)  (855 367)  (855 367)  LC_7 Logic Functioning bit
 (41 15)  (857 367)  (857 367)  LC_7 Logic Functioning bit
 (42 15)  (858 367)  (858 367)  LC_7 Logic Functioning bit
 (44 15)  (860 367)  (860 367)  LC_7 Logic Functioning bit


LogicTile_17_22

 (13 4)  (887 356)  (887 356)  routing T_17_22.sp4_h_l_40 <X> T_17_22.sp4_v_b_5
 (21 4)  (895 356)  (895 356)  routing T_17_22.sp12_h_r_3 <X> T_17_22.lc_trk_g1_3
 (22 4)  (896 356)  (896 356)  Enable bit of Mux _local_links/g1_mux_3 => sp12_h_r_3 lc_trk_g1_3
 (24 4)  (898 356)  (898 356)  routing T_17_22.sp12_h_r_3 <X> T_17_22.lc_trk_g1_3
 (25 4)  (899 356)  (899 356)  routing T_17_22.sp4_h_r_10 <X> T_17_22.lc_trk_g1_2
 (11 5)  (885 357)  (885 357)  routing T_17_22.sp4_h_l_40 <X> T_17_22.sp4_h_r_5
 (12 5)  (886 357)  (886 357)  routing T_17_22.sp4_h_l_40 <X> T_17_22.sp4_v_b_5
 (21 5)  (895 357)  (895 357)  routing T_17_22.sp12_h_r_3 <X> T_17_22.lc_trk_g1_3
 (22 5)  (896 357)  (896 357)  Enable bit of Mux _local_links/g1_mux_2 => sp4_h_r_10 lc_trk_g1_2
 (23 5)  (897 357)  (897 357)  routing T_17_22.sp4_h_r_10 <X> T_17_22.lc_trk_g1_2
 (24 5)  (898 357)  (898 357)  routing T_17_22.sp4_h_r_10 <X> T_17_22.lc_trk_g1_2
 (15 6)  (889 358)  (889 358)  routing T_17_22.sp4_h_r_5 <X> T_17_22.lc_trk_g1_5
 (16 6)  (890 358)  (890 358)  routing T_17_22.sp4_h_r_5 <X> T_17_22.lc_trk_g1_5
 (17 6)  (891 358)  (891 358)  Enable bit of Mux _local_links/g1_mux_5 => sp4_h_r_5 lc_trk_g1_5
 (18 7)  (892 359)  (892 359)  routing T_17_22.sp4_h_r_5 <X> T_17_22.lc_trk_g1_5
 (8 9)  (882 361)  (882 361)  routing T_17_22.sp4_h_l_42 <X> T_17_22.sp4_v_b_7
 (9 9)  (883 361)  (883 361)  routing T_17_22.sp4_h_l_42 <X> T_17_22.sp4_v_b_7
 (17 10)  (891 362)  (891 362)  Enable bit of Mux _local_links/g2_mux_5 => sp4_r_v_b_13 lc_trk_g2_5
 (9 12)  (883 364)  (883 364)  routing T_17_22.sp4_h_l_42 <X> T_17_22.sp4_h_r_10
 (10 12)  (884 364)  (884 364)  routing T_17_22.sp4_h_l_42 <X> T_17_22.sp4_h_r_10
 (13 12)  (887 364)  (887 364)  routing T_17_22.sp4_h_l_46 <X> T_17_22.sp4_v_b_11
 (12 13)  (886 365)  (886 365)  routing T_17_22.sp4_h_l_46 <X> T_17_22.sp4_v_b_11
 (26 14)  (900 366)  (900 366)  routing T_17_22.lc_trk_g2_5 <X> T_17_22.wire_logic_cluster/lc_7/in_0
 (27 14)  (901 366)  (901 366)  routing T_17_22.lc_trk_g1_3 <X> T_17_22.wire_logic_cluster/lc_7/in_1
 (29 14)  (903 366)  (903 366)  Enable bit of Mux _logic_cluster/lcb1_7 => lc_trk_g1_3 wire_logic_cluster/lc_7/in_1
 (31 14)  (905 366)  (905 366)  routing T_17_22.lc_trk_g1_5 <X> T_17_22.wire_logic_cluster/lc_7/in_3
 (32 14)  (906 366)  (906 366)  Enable bit of Mux _logic_cluster/lcb3_7 => lc_trk_g1_5 wire_logic_cluster/lc_7/in_3
 (34 14)  (908 366)  (908 366)  routing T_17_22.lc_trk_g1_5 <X> T_17_22.wire_logic_cluster/lc_7/in_3
 (12 15)  (886 367)  (886 367)  routing T_17_22.sp4_h_l_46 <X> T_17_22.sp4_v_t_46
 (28 15)  (902 367)  (902 367)  routing T_17_22.lc_trk_g2_5 <X> T_17_22.wire_logic_cluster/lc_7/in_0
 (29 15)  (903 367)  (903 367)  Enable bit of Mux _logic_cluster/lcb0_7 => lc_trk_g2_5 wire_logic_cluster/lc_7/in_0
 (30 15)  (904 367)  (904 367)  routing T_17_22.lc_trk_g1_3 <X> T_17_22.wire_logic_cluster/lc_7/in_1
 (32 15)  (906 367)  (906 367)  Enable bit of Mux _logic_cluster/lcb2_7 => lc_trk_g1_2 input_2_7
 (34 15)  (908 367)  (908 367)  routing T_17_22.lc_trk_g1_2 <X> T_17_22.input_2_7
 (35 15)  (909 367)  (909 367)  routing T_17_22.lc_trk_g1_2 <X> T_17_22.input_2_7
 (38 15)  (912 367)  (912 367)  LC_7 Logic Functioning bit
 (43 15)  (917 367)  (917 367)  LC_7 Logic Functioning bit


LogicTile_24_22

 (2 14)  (1254 366)  (1254 366)  Enable bit of Mux _span_links/cross_mux_horz_11 => sp12_h_l_21 sp4_h_l_10


LogicTile_27_22

 (8 15)  (1410 367)  (1410 367)  routing T_27_22.sp4_h_l_47 <X> T_27_22.sp4_v_t_47


IO_Tile_33_22

 (3 1)  (1729 353)  (1729 353)  IO control bit: IORIGHT_REN_1

 (2 6)  (1728 358)  (1728 358)  IO control bit: IORIGHT_REN_0



IO_Tile_0_21

 (3 1)  (14 337)  (14 337)  IO control bit: IOLEFT_REN_1

 (2 6)  (15 342)  (15 342)  IO control bit: IOLEFT_REN_0



LogicTile_6_21

 (9 12)  (297 348)  (297 348)  routing T_6_21.sp4_v_t_47 <X> T_6_21.sp4_h_r_10


RAM_Tile_8_21

 (10 0)  (406 336)  (406 336)  routing T_8_21.sp4_v_t_45 <X> T_8_21.sp4_h_r_1


LogicTile_10_21

 (8 5)  (500 341)  (500 341)  routing T_10_21.sp4_h_l_47 <X> T_10_21.sp4_v_b_4
 (9 5)  (501 341)  (501 341)  routing T_10_21.sp4_h_l_47 <X> T_10_21.sp4_v_b_4
 (10 5)  (502 341)  (502 341)  routing T_10_21.sp4_h_l_47 <X> T_10_21.sp4_v_b_4
 (3 8)  (495 344)  (495 344)  routing T_10_21.sp12_h_r_1 <X> T_10_21.sp12_v_b_1
 (3 9)  (495 345)  (495 345)  routing T_10_21.sp12_h_r_1 <X> T_10_21.sp12_v_b_1


LogicTile_11_21

 (4 5)  (550 341)  (550 341)  routing T_11_21.sp4_v_t_47 <X> T_11_21.sp4_h_r_3
 (12 12)  (558 348)  (558 348)  routing T_11_21.sp4_v_b_11 <X> T_11_21.sp4_h_r_11
 (11 13)  (557 349)  (557 349)  routing T_11_21.sp4_v_b_11 <X> T_11_21.sp4_h_r_11


LogicTile_12_21

 (22 0)  (622 336)  (622 336)  Enable bit of Mux _local_links/g0_mux_3 => bot_op_3 lc_trk_g0_3
 (24 0)  (624 336)  (624 336)  routing T_12_21.bot_op_3 <X> T_12_21.lc_trk_g0_3
 (29 0)  (629 336)  (629 336)  Enable bit of Mux _logic_cluster/lcb1_0 => lc_trk_g0_3 wire_logic_cluster/lc_0/in_1
 (31 0)  (631 336)  (631 336)  routing T_12_21.lc_trk_g3_6 <X> T_12_21.wire_logic_cluster/lc_0/in_3
 (32 0)  (632 336)  (632 336)  Enable bit of Mux _logic_cluster/lcb3_0 => lc_trk_g3_6 wire_logic_cluster/lc_0/in_3
 (33 0)  (633 336)  (633 336)  routing T_12_21.lc_trk_g3_6 <X> T_12_21.wire_logic_cluster/lc_0/in_3
 (34 0)  (634 336)  (634 336)  routing T_12_21.lc_trk_g3_6 <X> T_12_21.wire_logic_cluster/lc_0/in_3
 (36 0)  (636 336)  (636 336)  LC_0 Logic Functioning bit
 (37 0)  (637 336)  (637 336)  LC_0 Logic Functioning bit
 (38 0)  (638 336)  (638 336)  LC_0 Logic Functioning bit
 (39 0)  (639 336)  (639 336)  LC_0 Logic Functioning bit
 (40 0)  (640 336)  (640 336)  LC_0 Logic Functioning bit
 (41 0)  (641 336)  (641 336)  LC_0 Logic Functioning bit
 (42 0)  (642 336)  (642 336)  LC_0 Logic Functioning bit
 (43 0)  (643 336)  (643 336)  LC_0 Logic Functioning bit
 (46 0)  (646 336)  (646 336)  Enable bit of Mux _out_links/OutMux7_0 => wire_logic_cluster/lc_0/out sp4_h_l_5
 (27 1)  (627 337)  (627 337)  routing T_12_21.lc_trk_g1_1 <X> T_12_21.wire_logic_cluster/lc_0/in_0
 (29 1)  (629 337)  (629 337)  Enable bit of Mux _logic_cluster/lcb0_0 => lc_trk_g1_1 wire_logic_cluster/lc_0/in_0
 (30 1)  (630 337)  (630 337)  routing T_12_21.lc_trk_g0_3 <X> T_12_21.wire_logic_cluster/lc_0/in_1
 (31 1)  (631 337)  (631 337)  routing T_12_21.lc_trk_g3_6 <X> T_12_21.wire_logic_cluster/lc_0/in_3
 (36 1)  (636 337)  (636 337)  LC_0 Logic Functioning bit
 (37 1)  (637 337)  (637 337)  LC_0 Logic Functioning bit
 (38 1)  (638 337)  (638 337)  LC_0 Logic Functioning bit
 (39 1)  (639 337)  (639 337)  LC_0 Logic Functioning bit
 (41 1)  (641 337)  (641 337)  LC_0 Logic Functioning bit
 (43 1)  (643 337)  (643 337)  LC_0 Logic Functioning bit
 (53 1)  (653 337)  (653 337)  Enable bit of Mux _out_links/OutMuxb_0 => wire_logic_cluster/lc_0/out sp4_r_v_b_33
 (17 4)  (617 340)  (617 340)  Enable bit of Mux _local_links/g1_mux_1 => sp4_r_v_b_1 lc_trk_g1_1
 (8 9)  (608 345)  (608 345)  routing T_12_21.sp4_h_l_36 <X> T_12_21.sp4_v_b_7
 (9 9)  (609 345)  (609 345)  routing T_12_21.sp4_h_l_36 <X> T_12_21.sp4_v_b_7
 (10 9)  (610 345)  (610 345)  routing T_12_21.sp4_h_l_36 <X> T_12_21.sp4_v_b_7
 (25 14)  (625 350)  (625 350)  routing T_12_21.bnl_op_6 <X> T_12_21.lc_trk_g3_6
 (22 15)  (622 351)  (622 351)  Enable bit of Mux _local_links/g3_mux_6 => bnl_op_6 lc_trk_g3_6
 (25 15)  (625 351)  (625 351)  routing T_12_21.bnl_op_6 <X> T_12_21.lc_trk_g3_6


LogicTile_13_21

 (27 0)  (681 336)  (681 336)  routing T_13_21.lc_trk_g1_0 <X> T_13_21.wire_logic_cluster/lc_0/in_1
 (29 0)  (683 336)  (683 336)  Enable bit of Mux _logic_cluster/lcb1_0 => lc_trk_g1_0 wire_logic_cluster/lc_0/in_1
 (35 0)  (689 336)  (689 336)  routing T_13_21.lc_trk_g1_7 <X> T_13_21.input_2_0
 (44 0)  (698 336)  (698 336)  LC_0 Logic Functioning bit
 (32 1)  (686 337)  (686 337)  Enable bit of Mux _logic_cluster/lcb2_0 => lc_trk_g1_7 input_2_0
 (34 1)  (688 337)  (688 337)  routing T_13_21.lc_trk_g1_7 <X> T_13_21.input_2_0
 (35 1)  (689 337)  (689 337)  routing T_13_21.lc_trk_g1_7 <X> T_13_21.input_2_0
 (0 2)  (654 338)  (654 338)  routing T_13_21.glb_netwk_6 <X> T_13_21.wire_logic_cluster/lc_7/clk
 (1 2)  (655 338)  (655 338)  routing T_13_21.glb_netwk_6 <X> T_13_21.wire_logic_cluster/lc_7/clk
 (2 2)  (656 338)  (656 338)  Enable bit of Mux _global_links/clk_mux => glb_netwk_6 wire_logic_cluster/lc_7/clk
 (27 2)  (681 338)  (681 338)  routing T_13_21.lc_trk_g3_1 <X> T_13_21.wire_logic_cluster/lc_1/in_1
 (28 2)  (682 338)  (682 338)  routing T_13_21.lc_trk_g3_1 <X> T_13_21.wire_logic_cluster/lc_1/in_1
 (29 2)  (683 338)  (683 338)  Enable bit of Mux _logic_cluster/lcb1_1 => lc_trk_g3_1 wire_logic_cluster/lc_1/in_1
 (32 2)  (686 338)  (686 338)  Enable bit of Mux _logic_cluster/lcb3_1 => wire_logic_cluster/lc_0/cout wire_logic_cluster/lc_1/in_3
 (36 2)  (690 338)  (690 338)  LC_1 Logic Functioning bit
 (37 2)  (691 338)  (691 338)  LC_1 Logic Functioning bit
 (38 2)  (692 338)  (692 338)  LC_1 Logic Functioning bit
 (39 2)  (693 338)  (693 338)  LC_1 Logic Functioning bit
 (44 2)  (698 338)  (698 338)  LC_1 Logic Functioning bit
 (45 2)  (699 338)  (699 338)  LC_1 Logic Functioning bit
 (40 3)  (694 339)  (694 339)  LC_1 Logic Functioning bit
 (41 3)  (695 339)  (695 339)  LC_1 Logic Functioning bit
 (42 3)  (696 339)  (696 339)  LC_1 Logic Functioning bit
 (43 3)  (697 339)  (697 339)  LC_1 Logic Functioning bit
 (21 4)  (675 340)  (675 340)  routing T_13_21.wire_logic_cluster/lc_3/out <X> T_13_21.lc_trk_g1_3
 (22 4)  (676 340)  (676 340)  Enable bit of Mux _local_links/g1_mux_3 => wire_logic_cluster/lc_3/out lc_trk_g1_3
 (25 4)  (679 340)  (679 340)  routing T_13_21.wire_logic_cluster/lc_2/out <X> T_13_21.lc_trk_g1_2
 (27 4)  (681 340)  (681 340)  routing T_13_21.lc_trk_g1_2 <X> T_13_21.wire_logic_cluster/lc_2/in_1
 (29 4)  (683 340)  (683 340)  Enable bit of Mux _logic_cluster/lcb1_2 => lc_trk_g1_2 wire_logic_cluster/lc_2/in_1
 (32 4)  (686 340)  (686 340)  Enable bit of Mux _logic_cluster/lcb3_2 => wire_logic_cluster/lc_1/cout wire_logic_cluster/lc_2/in_3
 (36 4)  (690 340)  (690 340)  LC_2 Logic Functioning bit
 (37 4)  (691 340)  (691 340)  LC_2 Logic Functioning bit
 (38 4)  (692 340)  (692 340)  LC_2 Logic Functioning bit
 (39 4)  (693 340)  (693 340)  LC_2 Logic Functioning bit
 (44 4)  (698 340)  (698 340)  LC_2 Logic Functioning bit
 (45 4)  (699 340)  (699 340)  LC_2 Logic Functioning bit
 (14 5)  (668 341)  (668 341)  routing T_13_21.top_op_0 <X> T_13_21.lc_trk_g1_0
 (15 5)  (669 341)  (669 341)  routing T_13_21.top_op_0 <X> T_13_21.lc_trk_g1_0
 (17 5)  (671 341)  (671 341)  Enable bit of Mux _local_links/g1_mux_0 => top_op_0 lc_trk_g1_0
 (22 5)  (676 341)  (676 341)  Enable bit of Mux _local_links/g1_mux_2 => wire_logic_cluster/lc_2/out lc_trk_g1_2
 (30 5)  (684 341)  (684 341)  routing T_13_21.lc_trk_g1_2 <X> T_13_21.wire_logic_cluster/lc_2/in_1
 (40 5)  (694 341)  (694 341)  LC_2 Logic Functioning bit
 (41 5)  (695 341)  (695 341)  LC_2 Logic Functioning bit
 (42 5)  (696 341)  (696 341)  LC_2 Logic Functioning bit
 (43 5)  (697 341)  (697 341)  LC_2 Logic Functioning bit
 (17 6)  (671 342)  (671 342)  Enable bit of Mux _local_links/g1_mux_5 => wire_logic_cluster/lc_5/out lc_trk_g1_5
 (18 6)  (672 342)  (672 342)  routing T_13_21.wire_logic_cluster/lc_5/out <X> T_13_21.lc_trk_g1_5
 (21 6)  (675 342)  (675 342)  routing T_13_21.wire_logic_cluster/lc_7/out <X> T_13_21.lc_trk_g1_7
 (22 6)  (676 342)  (676 342)  Enable bit of Mux _local_links/g1_mux_7 => wire_logic_cluster/lc_7/out lc_trk_g1_7
 (27 6)  (681 342)  (681 342)  routing T_13_21.lc_trk_g1_3 <X> T_13_21.wire_logic_cluster/lc_3/in_1
 (29 6)  (683 342)  (683 342)  Enable bit of Mux _logic_cluster/lcb1_3 => lc_trk_g1_3 wire_logic_cluster/lc_3/in_1
 (32 6)  (686 342)  (686 342)  Enable bit of Mux _logic_cluster/lcb3_3 => wire_logic_cluster/lc_2/cout wire_logic_cluster/lc_3/in_3
 (36 6)  (690 342)  (690 342)  LC_3 Logic Functioning bit
 (37 6)  (691 342)  (691 342)  LC_3 Logic Functioning bit
 (38 6)  (692 342)  (692 342)  LC_3 Logic Functioning bit
 (39 6)  (693 342)  (693 342)  LC_3 Logic Functioning bit
 (44 6)  (698 342)  (698 342)  LC_3 Logic Functioning bit
 (45 6)  (699 342)  (699 342)  LC_3 Logic Functioning bit
 (30 7)  (684 343)  (684 343)  routing T_13_21.lc_trk_g1_3 <X> T_13_21.wire_logic_cluster/lc_3/in_1
 (40 7)  (694 343)  (694 343)  LC_3 Logic Functioning bit
 (41 7)  (695 343)  (695 343)  LC_3 Logic Functioning bit
 (42 7)  (696 343)  (696 343)  LC_3 Logic Functioning bit
 (43 7)  (697 343)  (697 343)  LC_3 Logic Functioning bit
 (27 8)  (681 344)  (681 344)  routing T_13_21.lc_trk_g3_4 <X> T_13_21.wire_logic_cluster/lc_4/in_1
 (28 8)  (682 344)  (682 344)  routing T_13_21.lc_trk_g3_4 <X> T_13_21.wire_logic_cluster/lc_4/in_1
 (29 8)  (683 344)  (683 344)  Enable bit of Mux _logic_cluster/lcb1_4 => lc_trk_g3_4 wire_logic_cluster/lc_4/in_1
 (30 8)  (684 344)  (684 344)  routing T_13_21.lc_trk_g3_4 <X> T_13_21.wire_logic_cluster/lc_4/in_1
 (32 8)  (686 344)  (686 344)  Enable bit of Mux _logic_cluster/lcb3_4 => wire_logic_cluster/lc_3/cout wire_logic_cluster/lc_4/in_3
 (36 8)  (690 344)  (690 344)  LC_4 Logic Functioning bit
 (37 8)  (691 344)  (691 344)  LC_4 Logic Functioning bit
 (38 8)  (692 344)  (692 344)  LC_4 Logic Functioning bit
 (39 8)  (693 344)  (693 344)  LC_4 Logic Functioning bit
 (44 8)  (698 344)  (698 344)  LC_4 Logic Functioning bit
 (45 8)  (699 344)  (699 344)  LC_4 Logic Functioning bit
 (40 9)  (694 345)  (694 345)  LC_4 Logic Functioning bit
 (41 9)  (695 345)  (695 345)  LC_4 Logic Functioning bit
 (42 9)  (696 345)  (696 345)  LC_4 Logic Functioning bit
 (43 9)  (697 345)  (697 345)  LC_4 Logic Functioning bit
 (27 10)  (681 346)  (681 346)  routing T_13_21.lc_trk_g1_5 <X> T_13_21.wire_logic_cluster/lc_5/in_1
 (29 10)  (683 346)  (683 346)  Enable bit of Mux _logic_cluster/lcb1_5 => lc_trk_g1_5 wire_logic_cluster/lc_5/in_1
 (30 10)  (684 346)  (684 346)  routing T_13_21.lc_trk_g1_5 <X> T_13_21.wire_logic_cluster/lc_5/in_1
 (32 10)  (686 346)  (686 346)  Enable bit of Mux _logic_cluster/lcb3_5 => wire_logic_cluster/lc_4/cout wire_logic_cluster/lc_5/in_3
 (36 10)  (690 346)  (690 346)  LC_5 Logic Functioning bit
 (37 10)  (691 346)  (691 346)  LC_5 Logic Functioning bit
 (38 10)  (692 346)  (692 346)  LC_5 Logic Functioning bit
 (39 10)  (693 346)  (693 346)  LC_5 Logic Functioning bit
 (44 10)  (698 346)  (698 346)  LC_5 Logic Functioning bit
 (45 10)  (699 346)  (699 346)  LC_5 Logic Functioning bit
 (40 11)  (694 347)  (694 347)  LC_5 Logic Functioning bit
 (41 11)  (695 347)  (695 347)  LC_5 Logic Functioning bit
 (42 11)  (696 347)  (696 347)  LC_5 Logic Functioning bit
 (43 11)  (697 347)  (697 347)  LC_5 Logic Functioning bit
 (13 12)  (667 348)  (667 348)  routing T_13_21.sp4_v_t_46 <X> T_13_21.sp4_v_b_11
 (17 12)  (671 348)  (671 348)  Enable bit of Mux _local_links/g3_mux_1 => wire_logic_cluster/lc_1/out lc_trk_g3_1
 (18 12)  (672 348)  (672 348)  routing T_13_21.wire_logic_cluster/lc_1/out <X> T_13_21.lc_trk_g3_1
 (27 12)  (681 348)  (681 348)  routing T_13_21.lc_trk_g3_6 <X> T_13_21.wire_logic_cluster/lc_6/in_1
 (28 12)  (682 348)  (682 348)  routing T_13_21.lc_trk_g3_6 <X> T_13_21.wire_logic_cluster/lc_6/in_1
 (29 12)  (683 348)  (683 348)  Enable bit of Mux _logic_cluster/lcb1_6 => lc_trk_g3_6 wire_logic_cluster/lc_6/in_1
 (30 12)  (684 348)  (684 348)  routing T_13_21.lc_trk_g3_6 <X> T_13_21.wire_logic_cluster/lc_6/in_1
 (32 12)  (686 348)  (686 348)  Enable bit of Mux _logic_cluster/lcb3_6 => wire_logic_cluster/lc_5/cout wire_logic_cluster/lc_6/in_3
 (37 12)  (691 348)  (691 348)  LC_6 Logic Functioning bit
 (39 12)  (693 348)  (693 348)  LC_6 Logic Functioning bit
 (41 12)  (695 348)  (695 348)  LC_6 Logic Functioning bit
 (43 12)  (697 348)  (697 348)  LC_6 Logic Functioning bit
 (45 12)  (699 348)  (699 348)  LC_6 Logic Functioning bit
 (30 13)  (684 349)  (684 349)  routing T_13_21.lc_trk_g3_6 <X> T_13_21.wire_logic_cluster/lc_6/in_1
 (37 13)  (691 349)  (691 349)  LC_6 Logic Functioning bit
 (39 13)  (693 349)  (693 349)  LC_6 Logic Functioning bit
 (41 13)  (695 349)  (695 349)  LC_6 Logic Functioning bit
 (43 13)  (697 349)  (697 349)  LC_6 Logic Functioning bit
 (0 14)  (654 350)  (654 350)  routing T_13_21.lc_trk_g3_5 <X> T_13_21.wire_logic_cluster/lc_7/s_r
 (1 14)  (655 350)  (655 350)  Enable bit of Mux _global_links/set_rst_mux => lc_trk_g3_5 wire_logic_cluster/lc_7/s_r
 (14 14)  (668 350)  (668 350)  routing T_13_21.wire_logic_cluster/lc_4/out <X> T_13_21.lc_trk_g3_4
 (15 14)  (669 350)  (669 350)  routing T_13_21.sp4_h_l_16 <X> T_13_21.lc_trk_g3_5
 (16 14)  (670 350)  (670 350)  routing T_13_21.sp4_h_l_16 <X> T_13_21.lc_trk_g3_5
 (17 14)  (671 350)  (671 350)  Enable bit of Mux _local_links/g3_mux_5 => sp4_h_l_16 lc_trk_g3_5
 (25 14)  (679 350)  (679 350)  routing T_13_21.wire_logic_cluster/lc_6/out <X> T_13_21.lc_trk_g3_6
 (31 14)  (685 350)  (685 350)  routing T_13_21.lc_trk_g1_7 <X> T_13_21.wire_logic_cluster/lc_7/in_3
 (32 14)  (686 350)  (686 350)  Enable bit of Mux _logic_cluster/lcb3_7 => lc_trk_g1_7 wire_logic_cluster/lc_7/in_3
 (34 14)  (688 350)  (688 350)  routing T_13_21.lc_trk_g1_7 <X> T_13_21.wire_logic_cluster/lc_7/in_3
 (36 14)  (690 350)  (690 350)  LC_7 Logic Functioning bit
 (39 14)  (693 350)  (693 350)  LC_7 Logic Functioning bit
 (41 14)  (695 350)  (695 350)  LC_7 Logic Functioning bit
 (42 14)  (696 350)  (696 350)  LC_7 Logic Functioning bit
 (45 14)  (699 350)  (699 350)  LC_7 Logic Functioning bit
 (0 15)  (654 351)  (654 351)  routing T_13_21.lc_trk_g3_5 <X> T_13_21.wire_logic_cluster/lc_7/s_r
 (1 15)  (655 351)  (655 351)  routing T_13_21.lc_trk_g3_5 <X> T_13_21.wire_logic_cluster/lc_7/s_r
 (17 15)  (671 351)  (671 351)  Enable bit of Mux _local_links/g3_mux_4 => wire_logic_cluster/lc_4/out lc_trk_g3_4
 (18 15)  (672 351)  (672 351)  routing T_13_21.sp4_h_l_16 <X> T_13_21.lc_trk_g3_5
 (22 15)  (676 351)  (676 351)  Enable bit of Mux _local_links/g3_mux_6 => wire_logic_cluster/lc_6/out lc_trk_g3_6
 (27 15)  (681 351)  (681 351)  routing T_13_21.lc_trk_g1_0 <X> T_13_21.wire_logic_cluster/lc_7/in_0
 (29 15)  (683 351)  (683 351)  Enable bit of Mux _logic_cluster/lcb0_7 => lc_trk_g1_0 wire_logic_cluster/lc_7/in_0
 (31 15)  (685 351)  (685 351)  routing T_13_21.lc_trk_g1_7 <X> T_13_21.wire_logic_cluster/lc_7/in_3
 (37 15)  (691 351)  (691 351)  LC_7 Logic Functioning bit
 (38 15)  (692 351)  (692 351)  LC_7 Logic Functioning bit
 (40 15)  (694 351)  (694 351)  LC_7 Logic Functioning bit
 (43 15)  (697 351)  (697 351)  LC_7 Logic Functioning bit


LogicTile_14_21

 (15 0)  (723 336)  (723 336)  routing T_14_21.lft_op_1 <X> T_14_21.lc_trk_g0_1
 (17 0)  (725 336)  (725 336)  Enable bit of Mux _local_links/g0_mux_1 => lft_op_1 lc_trk_g0_1
 (18 0)  (726 336)  (726 336)  routing T_14_21.lft_op_1 <X> T_14_21.lc_trk_g0_1
 (29 0)  (737 336)  (737 336)  Enable bit of Mux _logic_cluster/lcb1_0 => lc_trk_g0_7 wire_logic_cluster/lc_0/in_1
 (30 0)  (738 336)  (738 336)  routing T_14_21.lc_trk_g0_7 <X> T_14_21.wire_logic_cluster/lc_0/in_1
 (31 0)  (739 336)  (739 336)  routing T_14_21.lc_trk_g0_5 <X> T_14_21.wire_logic_cluster/lc_0/in_3
 (32 0)  (740 336)  (740 336)  Enable bit of Mux _logic_cluster/lcb3_0 => lc_trk_g0_5 wire_logic_cluster/lc_0/in_3
 (40 0)  (748 336)  (748 336)  LC_0 Logic Functioning bit
 (42 0)  (750 336)  (750 336)  LC_0 Logic Functioning bit
 (27 1)  (735 337)  (735 337)  routing T_14_21.lc_trk_g3_1 <X> T_14_21.wire_logic_cluster/lc_0/in_0
 (28 1)  (736 337)  (736 337)  routing T_14_21.lc_trk_g3_1 <X> T_14_21.wire_logic_cluster/lc_0/in_0
 (29 1)  (737 337)  (737 337)  Enable bit of Mux _logic_cluster/lcb0_0 => lc_trk_g3_1 wire_logic_cluster/lc_0/in_0
 (30 1)  (738 337)  (738 337)  routing T_14_21.lc_trk_g0_7 <X> T_14_21.wire_logic_cluster/lc_0/in_1
 (15 2)  (723 338)  (723 338)  routing T_14_21.lft_op_5 <X> T_14_21.lc_trk_g0_5
 (17 2)  (725 338)  (725 338)  Enable bit of Mux _local_links/g0_mux_5 => lft_op_5 lc_trk_g0_5
 (18 2)  (726 338)  (726 338)  routing T_14_21.lft_op_5 <X> T_14_21.lc_trk_g0_5
 (21 2)  (729 338)  (729 338)  routing T_14_21.lft_op_7 <X> T_14_21.lc_trk_g0_7
 (22 2)  (730 338)  (730 338)  Enable bit of Mux _local_links/g0_mux_7 => lft_op_7 lc_trk_g0_7
 (24 2)  (732 338)  (732 338)  routing T_14_21.lft_op_7 <X> T_14_21.lc_trk_g0_7
 (25 2)  (733 338)  (733 338)  routing T_14_21.lft_op_6 <X> T_14_21.lc_trk_g0_6
 (28 2)  (736 338)  (736 338)  routing T_14_21.lc_trk_g2_0 <X> T_14_21.wire_logic_cluster/lc_1/in_1
 (29 2)  (737 338)  (737 338)  Enable bit of Mux _logic_cluster/lcb1_1 => lc_trk_g2_0 wire_logic_cluster/lc_1/in_1
 (31 2)  (739 338)  (739 338)  routing T_14_21.lc_trk_g1_5 <X> T_14_21.wire_logic_cluster/lc_1/in_3
 (32 2)  (740 338)  (740 338)  Enable bit of Mux _logic_cluster/lcb3_1 => lc_trk_g1_5 wire_logic_cluster/lc_1/in_3
 (34 2)  (742 338)  (742 338)  routing T_14_21.lc_trk_g1_5 <X> T_14_21.wire_logic_cluster/lc_1/in_3
 (37 2)  (745 338)  (745 338)  LC_1 Logic Functioning bit
 (50 2)  (758 338)  (758 338)  Cascade bit: LH_LC01_inmux02_5

 (22 3)  (730 339)  (730 339)  Enable bit of Mux _local_links/g0_mux_6 => lft_op_6 lc_trk_g0_6
 (24 3)  (732 339)  (732 339)  routing T_14_21.lft_op_6 <X> T_14_21.lc_trk_g0_6
 (29 3)  (737 339)  (737 339)  Enable bit of Mux _logic_cluster/lcb0_1 => lc_trk_g0_1 wire_logic_cluster/lc_1/in_0
 (48 3)  (756 339)  (756 339)  Enable bit of Mux _out_links/OutMux1_1 => wire_logic_cluster/lc_1/out sp4_v_b_18
 (21 4)  (729 340)  (729 340)  routing T_14_21.lft_op_3 <X> T_14_21.lc_trk_g1_3
 (22 4)  (730 340)  (730 340)  Enable bit of Mux _local_links/g1_mux_3 => lft_op_3 lc_trk_g1_3
 (24 4)  (732 340)  (732 340)  routing T_14_21.lft_op_3 <X> T_14_21.lc_trk_g1_3
 (25 4)  (733 340)  (733 340)  routing T_14_21.lft_op_2 <X> T_14_21.lc_trk_g1_2
 (22 5)  (730 341)  (730 341)  Enable bit of Mux _local_links/g1_mux_2 => lft_op_2 lc_trk_g1_2
 (24 5)  (732 341)  (732 341)  routing T_14_21.lft_op_2 <X> T_14_21.lc_trk_g1_2
 (14 6)  (722 342)  (722 342)  routing T_14_21.lft_op_4 <X> T_14_21.lc_trk_g1_4
 (17 6)  (725 342)  (725 342)  Enable bit of Mux _local_links/g1_mux_5 => wire_logic_cluster/lc_5/out lc_trk_g1_5
 (18 6)  (726 342)  (726 342)  routing T_14_21.wire_logic_cluster/lc_5/out <X> T_14_21.lc_trk_g1_5
 (15 7)  (723 343)  (723 343)  routing T_14_21.lft_op_4 <X> T_14_21.lc_trk_g1_4
 (17 7)  (725 343)  (725 343)  Enable bit of Mux _local_links/g1_mux_4 => lft_op_4 lc_trk_g1_4
 (27 8)  (735 344)  (735 344)  routing T_14_21.lc_trk_g3_4 <X> T_14_21.wire_logic_cluster/lc_4/in_1
 (28 8)  (736 344)  (736 344)  routing T_14_21.lc_trk_g3_4 <X> T_14_21.wire_logic_cluster/lc_4/in_1
 (29 8)  (737 344)  (737 344)  Enable bit of Mux _logic_cluster/lcb1_4 => lc_trk_g3_4 wire_logic_cluster/lc_4/in_1
 (30 8)  (738 344)  (738 344)  routing T_14_21.lc_trk_g3_4 <X> T_14_21.wire_logic_cluster/lc_4/in_1
 (31 8)  (739 344)  (739 344)  routing T_14_21.lc_trk_g3_6 <X> T_14_21.wire_logic_cluster/lc_4/in_3
 (32 8)  (740 344)  (740 344)  Enable bit of Mux _logic_cluster/lcb3_4 => lc_trk_g3_6 wire_logic_cluster/lc_4/in_3
 (33 8)  (741 344)  (741 344)  routing T_14_21.lc_trk_g3_6 <X> T_14_21.wire_logic_cluster/lc_4/in_3
 (34 8)  (742 344)  (742 344)  routing T_14_21.lc_trk_g3_6 <X> T_14_21.wire_logic_cluster/lc_4/in_3
 (36 8)  (744 344)  (744 344)  LC_4 Logic Functioning bit
 (38 8)  (746 344)  (746 344)  LC_4 Logic Functioning bit
 (14 9)  (722 345)  (722 345)  routing T_14_21.tnl_op_0 <X> T_14_21.lc_trk_g2_0
 (15 9)  (723 345)  (723 345)  routing T_14_21.tnl_op_0 <X> T_14_21.lc_trk_g2_0
 (17 9)  (725 345)  (725 345)  Enable bit of Mux _local_links/g2_mux_0 => tnl_op_0 lc_trk_g2_0
 (26 9)  (734 345)  (734 345)  routing T_14_21.lc_trk_g3_3 <X> T_14_21.wire_logic_cluster/lc_4/in_0
 (27 9)  (735 345)  (735 345)  routing T_14_21.lc_trk_g3_3 <X> T_14_21.wire_logic_cluster/lc_4/in_0
 (28 9)  (736 345)  (736 345)  routing T_14_21.lc_trk_g3_3 <X> T_14_21.wire_logic_cluster/lc_4/in_0
 (29 9)  (737 345)  (737 345)  Enable bit of Mux _logic_cluster/lcb0_4 => lc_trk_g3_3 wire_logic_cluster/lc_4/in_0
 (31 9)  (739 345)  (739 345)  routing T_14_21.lc_trk_g3_6 <X> T_14_21.wire_logic_cluster/lc_4/in_3
 (36 9)  (744 345)  (744 345)  LC_4 Logic Functioning bit
 (37 9)  (745 345)  (745 345)  LC_4 Logic Functioning bit
 (38 9)  (746 345)  (746 345)  LC_4 Logic Functioning bit
 (39 9)  (747 345)  (747 345)  LC_4 Logic Functioning bit
 (26 10)  (734 346)  (734 346)  routing T_14_21.lc_trk_g1_4 <X> T_14_21.wire_logic_cluster/lc_5/in_0
 (27 10)  (735 346)  (735 346)  routing T_14_21.lc_trk_g1_3 <X> T_14_21.wire_logic_cluster/lc_5/in_1
 (29 10)  (737 346)  (737 346)  Enable bit of Mux _logic_cluster/lcb1_5 => lc_trk_g1_3 wire_logic_cluster/lc_5/in_1
 (31 10)  (739 346)  (739 346)  routing T_14_21.lc_trk_g0_6 <X> T_14_21.wire_logic_cluster/lc_5/in_3
 (32 10)  (740 346)  (740 346)  Enable bit of Mux _logic_cluster/lcb3_5 => lc_trk_g0_6 wire_logic_cluster/lc_5/in_3
 (40 10)  (748 346)  (748 346)  LC_5 Logic Functioning bit
 (22 11)  (730 347)  (730 347)  Enable bit of Mux _local_links/g2_mux_6 => sp4_r_v_b_14 lc_trk_g2_6
 (27 11)  (735 347)  (735 347)  routing T_14_21.lc_trk_g1_4 <X> T_14_21.wire_logic_cluster/lc_5/in_0
 (29 11)  (737 347)  (737 347)  Enable bit of Mux _logic_cluster/lcb0_5 => lc_trk_g1_4 wire_logic_cluster/lc_5/in_0
 (30 11)  (738 347)  (738 347)  routing T_14_21.lc_trk_g1_3 <X> T_14_21.wire_logic_cluster/lc_5/in_1
 (31 11)  (739 347)  (739 347)  routing T_14_21.lc_trk_g0_6 <X> T_14_21.wire_logic_cluster/lc_5/in_3
 (32 11)  (740 347)  (740 347)  Enable bit of Mux _logic_cluster/lcb2_5 => lc_trk_g1_2 input_2_5
 (34 11)  (742 347)  (742 347)  routing T_14_21.lc_trk_g1_2 <X> T_14_21.input_2_5
 (35 11)  (743 347)  (743 347)  routing T_14_21.lc_trk_g1_2 <X> T_14_21.input_2_5
 (15 12)  (723 348)  (723 348)  routing T_14_21.sp4_v_t_28 <X> T_14_21.lc_trk_g3_1
 (16 12)  (724 348)  (724 348)  routing T_14_21.sp4_v_t_28 <X> T_14_21.lc_trk_g3_1
 (17 12)  (725 348)  (725 348)  Enable bit of Mux _local_links/g3_mux_1 => sp4_v_t_28 lc_trk_g3_1
 (22 12)  (730 348)  (730 348)  Enable bit of Mux _local_links/g3_mux_3 => sp12_v_b_19 lc_trk_g3_3
 (23 12)  (731 348)  (731 348)  routing T_14_21.sp12_v_b_19 <X> T_14_21.lc_trk_g3_3
 (21 13)  (729 349)  (729 349)  routing T_14_21.sp12_v_b_19 <X> T_14_21.lc_trk_g3_3
 (25 14)  (733 350)  (733 350)  routing T_14_21.sp4_h_r_46 <X> T_14_21.lc_trk_g3_6
 (26 14)  (734 350)  (734 350)  routing T_14_21.lc_trk_g3_6 <X> T_14_21.wire_logic_cluster/lc_7/in_0
 (27 14)  (735 350)  (735 350)  routing T_14_21.lc_trk_g3_3 <X> T_14_21.wire_logic_cluster/lc_7/in_1
 (28 14)  (736 350)  (736 350)  routing T_14_21.lc_trk_g3_3 <X> T_14_21.wire_logic_cluster/lc_7/in_1
 (29 14)  (737 350)  (737 350)  Enable bit of Mux _logic_cluster/lcb1_7 => lc_trk_g3_3 wire_logic_cluster/lc_7/in_1
 (31 14)  (739 350)  (739 350)  routing T_14_21.lc_trk_g2_6 <X> T_14_21.wire_logic_cluster/lc_7/in_3
 (32 14)  (740 350)  (740 350)  Enable bit of Mux _logic_cluster/lcb3_7 => lc_trk_g2_6 wire_logic_cluster/lc_7/in_3
 (33 14)  (741 350)  (741 350)  routing T_14_21.lc_trk_g2_6 <X> T_14_21.wire_logic_cluster/lc_7/in_3
 (36 14)  (744 350)  (744 350)  LC_7 Logic Functioning bit
 (38 14)  (746 350)  (746 350)  LC_7 Logic Functioning bit
 (17 15)  (725 351)  (725 351)  Enable bit of Mux _local_links/g3_mux_4 => sp4_r_v_b_20 lc_trk_g3_4
 (22 15)  (730 351)  (730 351)  Enable bit of Mux _local_links/g3_mux_6 => sp4_h_r_46 lc_trk_g3_6
 (23 15)  (731 351)  (731 351)  routing T_14_21.sp4_h_r_46 <X> T_14_21.lc_trk_g3_6
 (24 15)  (732 351)  (732 351)  routing T_14_21.sp4_h_r_46 <X> T_14_21.lc_trk_g3_6
 (25 15)  (733 351)  (733 351)  routing T_14_21.sp4_h_r_46 <X> T_14_21.lc_trk_g3_6
 (26 15)  (734 351)  (734 351)  routing T_14_21.lc_trk_g3_6 <X> T_14_21.wire_logic_cluster/lc_7/in_0
 (27 15)  (735 351)  (735 351)  routing T_14_21.lc_trk_g3_6 <X> T_14_21.wire_logic_cluster/lc_7/in_0
 (28 15)  (736 351)  (736 351)  routing T_14_21.lc_trk_g3_6 <X> T_14_21.wire_logic_cluster/lc_7/in_0
 (29 15)  (737 351)  (737 351)  Enable bit of Mux _logic_cluster/lcb0_7 => lc_trk_g3_6 wire_logic_cluster/lc_7/in_0
 (30 15)  (738 351)  (738 351)  routing T_14_21.lc_trk_g3_3 <X> T_14_21.wire_logic_cluster/lc_7/in_1
 (31 15)  (739 351)  (739 351)  routing T_14_21.lc_trk_g2_6 <X> T_14_21.wire_logic_cluster/lc_7/in_3
 (40 15)  (748 351)  (748 351)  LC_7 Logic Functioning bit
 (42 15)  (750 351)  (750 351)  LC_7 Logic Functioning bit


LogicTile_15_21

 (22 0)  (784 336)  (784 336)  Enable bit of Mux _local_links/g0_mux_3 => sp4_r_v_b_32 lc_trk_g0_3
 (21 1)  (783 337)  (783 337)  routing T_15_21.sp4_r_v_b_32 <X> T_15_21.lc_trk_g0_3
 (0 2)  (762 338)  (762 338)  routing T_15_21.glb_netwk_6 <X> T_15_21.wire_logic_cluster/lc_7/clk
 (1 2)  (763 338)  (763 338)  routing T_15_21.glb_netwk_6 <X> T_15_21.wire_logic_cluster/lc_7/clk
 (2 2)  (764 338)  (764 338)  Enable bit of Mux _global_links/clk_mux => glb_netwk_6 wire_logic_cluster/lc_7/clk
 (14 2)  (776 338)  (776 338)  routing T_15_21.bnr_op_4 <X> T_15_21.lc_trk_g0_4
 (26 2)  (788 338)  (788 338)  routing T_15_21.lc_trk_g2_5 <X> T_15_21.wire_logic_cluster/lc_1/in_0
 (27 2)  (789 338)  (789 338)  routing T_15_21.lc_trk_g3_1 <X> T_15_21.wire_logic_cluster/lc_1/in_1
 (28 2)  (790 338)  (790 338)  routing T_15_21.lc_trk_g3_1 <X> T_15_21.wire_logic_cluster/lc_1/in_1
 (29 2)  (791 338)  (791 338)  Enable bit of Mux _logic_cluster/lcb1_1 => lc_trk_g3_1 wire_logic_cluster/lc_1/in_1
 (31 2)  (793 338)  (793 338)  routing T_15_21.lc_trk_g0_4 <X> T_15_21.wire_logic_cluster/lc_1/in_3
 (32 2)  (794 338)  (794 338)  Enable bit of Mux _logic_cluster/lcb3_1 => lc_trk_g0_4 wire_logic_cluster/lc_1/in_3
 (35 2)  (797 338)  (797 338)  routing T_15_21.lc_trk_g1_4 <X> T_15_21.input_2_1
 (36 2)  (798 338)  (798 338)  LC_1 Logic Functioning bit
 (37 2)  (799 338)  (799 338)  LC_1 Logic Functioning bit
 (38 2)  (800 338)  (800 338)  LC_1 Logic Functioning bit
 (41 2)  (803 338)  (803 338)  LC_1 Logic Functioning bit
 (42 2)  (804 338)  (804 338)  LC_1 Logic Functioning bit
 (43 2)  (805 338)  (805 338)  LC_1 Logic Functioning bit
 (45 2)  (807 338)  (807 338)  LC_1 Logic Functioning bit
 (47 2)  (809 338)  (809 338)  Enable bit of Mux _out_links/OutMux5_1 => wire_logic_cluster/lc_1/out sp12_h_r_10
 (52 2)  (814 338)  (814 338)  Enable bit of Mux _out_links/OutMux4_1 => wire_logic_cluster/lc_1/out sp12_v_b_18
 (14 3)  (776 339)  (776 339)  routing T_15_21.bnr_op_4 <X> T_15_21.lc_trk_g0_4
 (17 3)  (779 339)  (779 339)  Enable bit of Mux _local_links/g0_mux_4 => bnr_op_4 lc_trk_g0_4
 (28 3)  (790 339)  (790 339)  routing T_15_21.lc_trk_g2_5 <X> T_15_21.wire_logic_cluster/lc_1/in_0
 (29 3)  (791 339)  (791 339)  Enable bit of Mux _logic_cluster/lcb0_1 => lc_trk_g2_5 wire_logic_cluster/lc_1/in_0
 (32 3)  (794 339)  (794 339)  Enable bit of Mux _logic_cluster/lcb2_1 => lc_trk_g1_4 input_2_1
 (34 3)  (796 339)  (796 339)  routing T_15_21.lc_trk_g1_4 <X> T_15_21.input_2_1
 (36 3)  (798 339)  (798 339)  LC_1 Logic Functioning bit
 (37 3)  (799 339)  (799 339)  LC_1 Logic Functioning bit
 (41 3)  (803 339)  (803 339)  LC_1 Logic Functioning bit
 (42 3)  (804 339)  (804 339)  LC_1 Logic Functioning bit
 (43 3)  (805 339)  (805 339)  LC_1 Logic Functioning bit
 (44 3)  (806 339)  (806 339)  LC_1 Logic Functioning bit
 (32 4)  (794 340)  (794 340)  Enable bit of Mux _logic_cluster/lcb3_2 => lc_trk_g0_3 wire_logic_cluster/lc_2/in_3
 (36 4)  (798 340)  (798 340)  LC_2 Logic Functioning bit
 (37 4)  (799 340)  (799 340)  LC_2 Logic Functioning bit
 (38 4)  (800 340)  (800 340)  LC_2 Logic Functioning bit
 (39 4)  (801 340)  (801 340)  LC_2 Logic Functioning bit
 (45 4)  (807 340)  (807 340)  LC_2 Logic Functioning bit
 (31 5)  (793 341)  (793 341)  routing T_15_21.lc_trk_g0_3 <X> T_15_21.wire_logic_cluster/lc_2/in_3
 (36 5)  (798 341)  (798 341)  LC_2 Logic Functioning bit
 (37 5)  (799 341)  (799 341)  LC_2 Logic Functioning bit
 (38 5)  (800 341)  (800 341)  LC_2 Logic Functioning bit
 (39 5)  (801 341)  (801 341)  LC_2 Logic Functioning bit
 (44 5)  (806 341)  (806 341)  LC_2 Logic Functioning bit
 (14 7)  (776 343)  (776 343)  routing T_15_21.top_op_4 <X> T_15_21.lc_trk_g1_4
 (15 7)  (777 343)  (777 343)  routing T_15_21.top_op_4 <X> T_15_21.lc_trk_g1_4
 (17 7)  (779 343)  (779 343)  Enable bit of Mux _local_links/g1_mux_4 => top_op_4 lc_trk_g1_4
 (6 8)  (768 344)  (768 344)  routing T_15_21.sp4_v_t_38 <X> T_15_21.sp4_v_b_6
 (5 9)  (767 345)  (767 345)  routing T_15_21.sp4_v_t_38 <X> T_15_21.sp4_v_b_6
 (15 10)  (777 346)  (777 346)  routing T_15_21.sp4_h_l_16 <X> T_15_21.lc_trk_g2_5
 (16 10)  (778 346)  (778 346)  routing T_15_21.sp4_h_l_16 <X> T_15_21.lc_trk_g2_5
 (17 10)  (779 346)  (779 346)  Enable bit of Mux _local_links/g2_mux_5 => sp4_h_l_16 lc_trk_g2_5
 (18 11)  (780 347)  (780 347)  routing T_15_21.sp4_h_l_16 <X> T_15_21.lc_trk_g2_5
 (4 12)  (766 348)  (766 348)  routing T_15_21.sp4_h_l_38 <X> T_15_21.sp4_v_b_9
 (6 12)  (768 348)  (768 348)  routing T_15_21.sp4_h_l_38 <X> T_15_21.sp4_v_b_9
 (17 12)  (779 348)  (779 348)  Enable bit of Mux _local_links/g3_mux_1 => wire_logic_cluster/lc_1/out lc_trk_g3_1
 (18 12)  (780 348)  (780 348)  routing T_15_21.wire_logic_cluster/lc_1/out <X> T_15_21.lc_trk_g3_1
 (25 12)  (787 348)  (787 348)  routing T_15_21.wire_logic_cluster/lc_2/out <X> T_15_21.lc_trk_g3_2
 (32 12)  (794 348)  (794 348)  Enable bit of Mux _logic_cluster/lcb3_6 => lc_trk_g3_2 wire_logic_cluster/lc_6/in_3
 (33 12)  (795 348)  (795 348)  routing T_15_21.lc_trk_g3_2 <X> T_15_21.wire_logic_cluster/lc_6/in_3
 (34 12)  (796 348)  (796 348)  routing T_15_21.lc_trk_g3_2 <X> T_15_21.wire_logic_cluster/lc_6/in_3
 (36 12)  (798 348)  (798 348)  LC_6 Logic Functioning bit
 (37 12)  (799 348)  (799 348)  LC_6 Logic Functioning bit
 (38 12)  (800 348)  (800 348)  LC_6 Logic Functioning bit
 (39 12)  (801 348)  (801 348)  LC_6 Logic Functioning bit
 (45 12)  (807 348)  (807 348)  LC_6 Logic Functioning bit
 (51 12)  (813 348)  (813 348)  Enable bit of Mux _out_links/OutMux2_6 => wire_logic_cluster/lc_6/out sp4_v_t_33
 (5 13)  (767 349)  (767 349)  routing T_15_21.sp4_h_l_38 <X> T_15_21.sp4_v_b_9
 (22 13)  (784 349)  (784 349)  Enable bit of Mux _local_links/g3_mux_2 => wire_logic_cluster/lc_2/out lc_trk_g3_2
 (31 13)  (793 349)  (793 349)  routing T_15_21.lc_trk_g3_2 <X> T_15_21.wire_logic_cluster/lc_6/in_3
 (36 13)  (798 349)  (798 349)  LC_6 Logic Functioning bit
 (37 13)  (799 349)  (799 349)  LC_6 Logic Functioning bit
 (38 13)  (800 349)  (800 349)  LC_6 Logic Functioning bit
 (39 13)  (801 349)  (801 349)  LC_6 Logic Functioning bit
 (44 13)  (806 349)  (806 349)  LC_6 Logic Functioning bit
 (48 13)  (810 349)  (810 349)  Enable bit of Mux _out_links/OutMux0_6 => wire_logic_cluster/lc_6/out sp4_v_t_1
 (0 14)  (762 350)  (762 350)  routing T_15_21.glb_netwk_4 <X> T_15_21.wire_logic_cluster/lc_7/s_r
 (1 14)  (763 350)  (763 350)  Enable bit of Mux _global_links/set_rst_mux => glb_netwk_4 wire_logic_cluster/lc_7/s_r
 (13 14)  (775 350)  (775 350)  routing T_15_21.sp4_v_b_11 <X> T_15_21.sp4_v_t_46


LogicTile_16_21

 (27 0)  (843 336)  (843 336)  routing T_16_21.lc_trk_g3_0 <X> T_16_21.wire_logic_cluster/lc_0/in_1
 (28 0)  (844 336)  (844 336)  routing T_16_21.lc_trk_g3_0 <X> T_16_21.wire_logic_cluster/lc_0/in_1
 (29 0)  (845 336)  (845 336)  Enable bit of Mux _logic_cluster/lcb1_0 => lc_trk_g3_0 wire_logic_cluster/lc_0/in_1
 (31 0)  (847 336)  (847 336)  routing T_16_21.lc_trk_g2_7 <X> T_16_21.wire_logic_cluster/lc_0/in_3
 (32 0)  (848 336)  (848 336)  Enable bit of Mux _logic_cluster/lcb3_0 => lc_trk_g2_7 wire_logic_cluster/lc_0/in_3
 (33 0)  (849 336)  (849 336)  routing T_16_21.lc_trk_g2_7 <X> T_16_21.wire_logic_cluster/lc_0/in_3
 (40 0)  (856 336)  (856 336)  LC_0 Logic Functioning bit
 (42 0)  (858 336)  (858 336)  LC_0 Logic Functioning bit
 (22 1)  (838 337)  (838 337)  Enable bit of Mux _local_links/g0_mux_2 => sp4_r_v_b_26 lc_trk_g0_2
 (31 1)  (847 337)  (847 337)  routing T_16_21.lc_trk_g2_7 <X> T_16_21.wire_logic_cluster/lc_0/in_3
 (40 1)  (856 337)  (856 337)  LC_0 Logic Functioning bit
 (42 1)  (858 337)  (858 337)  LC_0 Logic Functioning bit
 (0 2)  (816 338)  (816 338)  routing T_16_21.glb_netwk_6 <X> T_16_21.wire_logic_cluster/lc_7/clk
 (1 2)  (817 338)  (817 338)  routing T_16_21.glb_netwk_6 <X> T_16_21.wire_logic_cluster/lc_7/clk
 (2 2)  (818 338)  (818 338)  Enable bit of Mux _global_links/clk_mux => glb_netwk_6 wire_logic_cluster/lc_7/clk
 (29 2)  (845 338)  (845 338)  Enable bit of Mux _logic_cluster/lcb1_1 => lc_trk_g0_2 wire_logic_cluster/lc_1/in_1
 (32 2)  (848 338)  (848 338)  Enable bit of Mux _logic_cluster/lcb3_1 => lc_trk_g2_0 wire_logic_cluster/lc_1/in_3
 (33 2)  (849 338)  (849 338)  routing T_16_21.lc_trk_g2_0 <X> T_16_21.wire_logic_cluster/lc_1/in_3
 (26 3)  (842 339)  (842 339)  routing T_16_21.lc_trk_g2_3 <X> T_16_21.wire_logic_cluster/lc_1/in_0
 (28 3)  (844 339)  (844 339)  routing T_16_21.lc_trk_g2_3 <X> T_16_21.wire_logic_cluster/lc_1/in_0
 (29 3)  (845 339)  (845 339)  Enable bit of Mux _logic_cluster/lcb0_1 => lc_trk_g2_3 wire_logic_cluster/lc_1/in_0
 (30 3)  (846 339)  (846 339)  routing T_16_21.lc_trk_g0_2 <X> T_16_21.wire_logic_cluster/lc_1/in_1
 (36 3)  (852 339)  (852 339)  LC_1 Logic Functioning bit
 (38 3)  (854 339)  (854 339)  LC_1 Logic Functioning bit
 (22 6)  (838 342)  (838 342)  Enable bit of Mux _local_links/g1_mux_7 => sp4_r_v_b_7 lc_trk_g1_7
 (4 8)  (820 344)  (820 344)  routing T_16_21.sp4_v_t_47 <X> T_16_21.sp4_v_b_6
 (6 8)  (822 344)  (822 344)  routing T_16_21.sp4_v_t_47 <X> T_16_21.sp4_v_b_6
 (22 8)  (838 344)  (838 344)  Enable bit of Mux _local_links/g2_mux_3 => sp12_v_b_19 lc_trk_g2_3
 (23 8)  (839 344)  (839 344)  routing T_16_21.sp12_v_b_19 <X> T_16_21.lc_trk_g2_3
 (26 8)  (842 344)  (842 344)  routing T_16_21.lc_trk_g1_7 <X> T_16_21.wire_logic_cluster/lc_4/in_0
 (31 8)  (847 344)  (847 344)  routing T_16_21.lc_trk_g3_4 <X> T_16_21.wire_logic_cluster/lc_4/in_3
 (32 8)  (848 344)  (848 344)  Enable bit of Mux _logic_cluster/lcb3_4 => lc_trk_g3_4 wire_logic_cluster/lc_4/in_3
 (33 8)  (849 344)  (849 344)  routing T_16_21.lc_trk_g3_4 <X> T_16_21.wire_logic_cluster/lc_4/in_3
 (34 8)  (850 344)  (850 344)  routing T_16_21.lc_trk_g3_4 <X> T_16_21.wire_logic_cluster/lc_4/in_3
 (36 8)  (852 344)  (852 344)  LC_4 Logic Functioning bit
 (38 8)  (854 344)  (854 344)  LC_4 Logic Functioning bit
 (45 8)  (861 344)  (861 344)  LC_4 Logic Functioning bit
 (17 9)  (833 345)  (833 345)  Enable bit of Mux _local_links/g2_mux_0 => sp4_r_v_b_8 lc_trk_g2_0
 (21 9)  (837 345)  (837 345)  routing T_16_21.sp12_v_b_19 <X> T_16_21.lc_trk_g2_3
 (26 9)  (842 345)  (842 345)  routing T_16_21.lc_trk_g1_7 <X> T_16_21.wire_logic_cluster/lc_4/in_0
 (27 9)  (843 345)  (843 345)  routing T_16_21.lc_trk_g1_7 <X> T_16_21.wire_logic_cluster/lc_4/in_0
 (29 9)  (845 345)  (845 345)  Enable bit of Mux _logic_cluster/lcb0_4 => lc_trk_g1_7 wire_logic_cluster/lc_4/in_0
 (37 9)  (853 345)  (853 345)  LC_4 Logic Functioning bit
 (39 9)  (855 345)  (855 345)  LC_4 Logic Functioning bit
 (48 9)  (864 345)  (864 345)  Enable bit of Mux _out_links/OutMux0_4 => wire_logic_cluster/lc_4/out sp4_v_b_8
 (22 10)  (838 346)  (838 346)  Enable bit of Mux _local_links/g2_mux_7 => sp12_v_t_12 lc_trk_g2_7
 (23 10)  (839 346)  (839 346)  routing T_16_21.sp12_v_t_12 <X> T_16_21.lc_trk_g2_7
 (8 11)  (824 347)  (824 347)  routing T_16_21.sp4_h_r_1 <X> T_16_21.sp4_v_t_42
 (9 11)  (825 347)  (825 347)  routing T_16_21.sp4_h_r_1 <X> T_16_21.sp4_v_t_42
 (10 11)  (826 347)  (826 347)  routing T_16_21.sp4_h_r_1 <X> T_16_21.sp4_v_t_42
 (9 13)  (825 349)  (825 349)  routing T_16_21.sp4_v_t_47 <X> T_16_21.sp4_v_b_10
 (15 13)  (831 349)  (831 349)  routing T_16_21.sp4_v_t_29 <X> T_16_21.lc_trk_g3_0
 (16 13)  (832 349)  (832 349)  routing T_16_21.sp4_v_t_29 <X> T_16_21.lc_trk_g3_0
 (17 13)  (833 349)  (833 349)  Enable bit of Mux _local_links/g3_mux_0 => sp4_v_t_29 lc_trk_g3_0
 (14 15)  (830 351)  (830 351)  routing T_16_21.tnl_op_4 <X> T_16_21.lc_trk_g3_4
 (15 15)  (831 351)  (831 351)  routing T_16_21.tnl_op_4 <X> T_16_21.lc_trk_g3_4
 (17 15)  (833 351)  (833 351)  Enable bit of Mux _local_links/g3_mux_4 => tnl_op_4 lc_trk_g3_4


LogicTile_17_21

 (22 1)  (896 337)  (896 337)  Enable bit of Mux _local_links/g0_mux_2 => sp4_v_b_18 lc_trk_g0_2
 (23 1)  (897 337)  (897 337)  routing T_17_21.sp4_v_b_18 <X> T_17_21.lc_trk_g0_2
 (24 1)  (898 337)  (898 337)  routing T_17_21.sp4_v_b_18 <X> T_17_21.lc_trk_g0_2
 (32 2)  (906 338)  (906 338)  Enable bit of Mux _logic_cluster/lcb3_1 => lc_trk_g0_2 wire_logic_cluster/lc_1/in_3
 (37 2)  (911 338)  (911 338)  LC_1 Logic Functioning bit
 (39 2)  (913 338)  (913 338)  LC_1 Logic Functioning bit
 (41 2)  (915 338)  (915 338)  LC_1 Logic Functioning bit
 (43 2)  (917 338)  (917 338)  LC_1 Logic Functioning bit
 (27 3)  (901 339)  (901 339)  routing T_17_21.lc_trk_g1_0 <X> T_17_21.wire_logic_cluster/lc_1/in_0
 (29 3)  (903 339)  (903 339)  Enable bit of Mux _logic_cluster/lcb0_1 => lc_trk_g1_0 wire_logic_cluster/lc_1/in_0
 (31 3)  (905 339)  (905 339)  routing T_17_21.lc_trk_g0_2 <X> T_17_21.wire_logic_cluster/lc_1/in_3
 (36 3)  (910 339)  (910 339)  LC_1 Logic Functioning bit
 (38 3)  (912 339)  (912 339)  LC_1 Logic Functioning bit
 (40 3)  (914 339)  (914 339)  LC_1 Logic Functioning bit
 (42 3)  (916 339)  (916 339)  LC_1 Logic Functioning bit
 (3 4)  (877 340)  (877 340)  routing T_17_21.sp12_v_b_0 <X> T_17_21.sp12_h_r_0
 (3 5)  (877 341)  (877 341)  routing T_17_21.sp12_v_b_0 <X> T_17_21.sp12_h_r_0
 (15 5)  (889 341)  (889 341)  routing T_17_21.sp4_v_t_5 <X> T_17_21.lc_trk_g1_0
 (16 5)  (890 341)  (890 341)  routing T_17_21.sp4_v_t_5 <X> T_17_21.lc_trk_g1_0
 (17 5)  (891 341)  (891 341)  Enable bit of Mux _local_links/g1_mux_0 => sp4_v_t_5 lc_trk_g1_0
 (4 6)  (878 342)  (878 342)  routing T_17_21.sp4_v_b_7 <X> T_17_21.sp4_v_t_38
 (6 6)  (880 342)  (880 342)  routing T_17_21.sp4_v_b_7 <X> T_17_21.sp4_v_t_38
 (13 7)  (887 343)  (887 343)  routing T_17_21.sp4_v_b_0 <X> T_17_21.sp4_h_l_40
 (19 13)  (893 349)  (893 349)  Enable bit of Mux _span_links/cross_mux_horz_0 => sp12_h_r_0 sp4_h_l_1


LogicTile_18_21

 (3 0)  (931 336)  (931 336)  routing T_18_21.sp12_h_r_0 <X> T_18_21.sp12_v_b_0
 (3 1)  (931 337)  (931 337)  routing T_18_21.sp12_h_r_0 <X> T_18_21.sp12_v_b_0


LogicTile_19_21

 (6 8)  (988 344)  (988 344)  routing T_19_21.sp4_h_r_1 <X> T_19_21.sp4_v_b_6


LogicTile_20_21

 (19 13)  (1055 349)  (1055 349)  Enable bit of Mux _span_links/cross_mux_horz_0 => sp12_h_r_0 sp4_h_l_1


LogicTile_21_21

 (11 8)  (1101 344)  (1101 344)  routing T_21_21.sp4_h_r_3 <X> T_21_21.sp4_v_b_8


LogicTile_22_21

 (19 15)  (1163 351)  (1163 351)  Enable bit of Mux _span_links/cross_mux_horz_2 => sp12_h_l_3 sp4_h_r_14


LogicTile_23_21

 (11 8)  (1209 344)  (1209 344)  routing T_23_21.sp4_h_r_3 <X> T_23_21.sp4_v_b_8


LogicTile_24_21

 (19 15)  (1271 351)  (1271 351)  Enable bit of Mux _span_links/cross_mux_horz_2 => sp12_h_l_3 sp4_h_r_14


LogicTile_29_21

 (4 1)  (1514 337)  (1514 337)  routing T_29_21.sp4_v_t_42 <X> T_29_21.sp4_h_r_0


LogicTile_30_21

 (3 2)  (1567 338)  (1567 338)  routing T_30_21.sp12_h_r_0 <X> T_30_21.sp12_h_l_23
 (3 3)  (1567 339)  (1567 339)  routing T_30_21.sp12_h_r_0 <X> T_30_21.sp12_h_l_23


LogicTile_32_21

 (3 2)  (1675 338)  (1675 338)  routing T_32_21.sp12_h_r_0 <X> T_32_21.sp12_h_l_23
 (3 3)  (1675 339)  (1675 339)  routing T_32_21.sp12_h_r_0 <X> T_32_21.sp12_h_l_23


IO_Tile_33_21

 (3 1)  (1729 337)  (1729 337)  IO control bit: IORIGHT_REN_1

 (17 1)  (1743 337)  (1743 337)  Enable bit of Mux _out_links/OutMuxa_0 => wire_io_cluster/io_0/D_IN_0 span12_horz_0
 (17 3)  (1743 339)  (1743 339)  IOB_0 IO Functioning bit
 (2 6)  (1728 342)  (1728 342)  IO control bit: IORIGHT_REN_0

 (3 6)  (1729 342)  (1729 342)  IO control bit: IORIGHT_IE_1

 (13 7)  (1739 343)  (1739 343)  routing T_33_21.span4_horz_37 <X> T_33_21.span4_vert_b_2
 (16 8)  (1742 344)  (1742 344)  Enable bit of Mux _out_links/OutMuxc_2 => wire_io_cluster/io_1/D_IN_0 span12_horz_20
 (3 9)  (1729 345)  (1729 345)  IO control bit: IORIGHT_IE_0

 (16 9)  (1742 345)  (1742 345)  Enable bit of Mux _out_links/OutMuxa_2 => wire_io_cluster/io_1/D_IN_0 span12_horz_4
 (17 13)  (1743 349)  (1743 349)  IOB_1 IO Functioning bit


IO_Tile_0_20

 (3 1)  (14 321)  (14 321)  IO control bit: IOLEFT_REN_1

 (17 1)  (0 321)  (0 321)  Enable bit of Mux _out_links/OutMuxa_0 => wire_io_cluster/io_0/D_IN_0 span12_horz_0
 (17 3)  (0 323)  (0 323)  IOB_0 IO Functioning bit
 (2 6)  (15 326)  (15 326)  IO control bit: IOLEFT_REN_0

 (3 6)  (14 326)  (14 326)  IO control bit: IOLEFT_IE_1

 (16 8)  (1 328)  (1 328)  Enable bit of Mux _out_links/OutMuxc_2 => wire_io_cluster/io_1/D_IN_0 span12_horz_20
 (3 9)  (14 329)  (14 329)  IO control bit: IOLEFT_IE_0

 (17 13)  (0 333)  (0 333)  IOB_1 IO Functioning bit


LogicTile_2_20

 (3 5)  (75 325)  (75 325)  routing T_2_20.sp12_h_l_23 <X> T_2_20.sp12_h_r_0


RAM_Tile_8_20

 (3 6)  (399 326)  (399 326)  routing T_8_20.sp12_h_r_0 <X> T_8_20.sp12_v_t_23
 (3 7)  (399 327)  (399 327)  routing T_8_20.sp12_h_r_0 <X> T_8_20.sp12_v_t_23
 (2 8)  (398 328)  (398 328)  Enable bit of Mux _span_links/cross_mux_horz_8 => sp12_h_r_16 sp4_h_r_20


LogicTile_11_20

 (0 2)  (546 322)  (546 322)  routing T_11_20.glb_netwk_6 <X> T_11_20.wire_logic_cluster/lc_7/clk
 (1 2)  (547 322)  (547 322)  routing T_11_20.glb_netwk_6 <X> T_11_20.wire_logic_cluster/lc_7/clk
 (2 2)  (548 322)  (548 322)  Enable bit of Mux _global_links/clk_mux => glb_netwk_6 wire_logic_cluster/lc_7/clk
 (31 4)  (577 324)  (577 324)  routing T_11_20.lc_trk_g3_6 <X> T_11_20.wire_logic_cluster/lc_2/in_3
 (32 4)  (578 324)  (578 324)  Enable bit of Mux _logic_cluster/lcb3_2 => lc_trk_g3_6 wire_logic_cluster/lc_2/in_3
 (33 4)  (579 324)  (579 324)  routing T_11_20.lc_trk_g3_6 <X> T_11_20.wire_logic_cluster/lc_2/in_3
 (34 4)  (580 324)  (580 324)  routing T_11_20.lc_trk_g3_6 <X> T_11_20.wire_logic_cluster/lc_2/in_3
 (36 4)  (582 324)  (582 324)  LC_2 Logic Functioning bit
 (37 4)  (583 324)  (583 324)  LC_2 Logic Functioning bit
 (38 4)  (584 324)  (584 324)  LC_2 Logic Functioning bit
 (39 4)  (585 324)  (585 324)  LC_2 Logic Functioning bit
 (45 4)  (591 324)  (591 324)  LC_2 Logic Functioning bit
 (31 5)  (577 325)  (577 325)  routing T_11_20.lc_trk_g3_6 <X> T_11_20.wire_logic_cluster/lc_2/in_3
 (36 5)  (582 325)  (582 325)  LC_2 Logic Functioning bit
 (37 5)  (583 325)  (583 325)  LC_2 Logic Functioning bit
 (38 5)  (584 325)  (584 325)  LC_2 Logic Functioning bit
 (39 5)  (585 325)  (585 325)  LC_2 Logic Functioning bit
 (44 5)  (590 325)  (590 325)  LC_2 Logic Functioning bit
 (4 12)  (550 332)  (550 332)  routing T_11_20.sp4_h_l_44 <X> T_11_20.sp4_v_b_9
 (25 12)  (571 332)  (571 332)  routing T_11_20.wire_logic_cluster/lc_2/out <X> T_11_20.lc_trk_g3_2
 (32 12)  (578 332)  (578 332)  Enable bit of Mux _logic_cluster/lcb3_6 => lc_trk_g3_2 wire_logic_cluster/lc_6/in_3
 (33 12)  (579 332)  (579 332)  routing T_11_20.lc_trk_g3_2 <X> T_11_20.wire_logic_cluster/lc_6/in_3
 (34 12)  (580 332)  (580 332)  routing T_11_20.lc_trk_g3_2 <X> T_11_20.wire_logic_cluster/lc_6/in_3
 (36 12)  (582 332)  (582 332)  LC_6 Logic Functioning bit
 (37 12)  (583 332)  (583 332)  LC_6 Logic Functioning bit
 (38 12)  (584 332)  (584 332)  LC_6 Logic Functioning bit
 (39 12)  (585 332)  (585 332)  LC_6 Logic Functioning bit
 (45 12)  (591 332)  (591 332)  LC_6 Logic Functioning bit
 (5 13)  (551 333)  (551 333)  routing T_11_20.sp4_h_l_44 <X> T_11_20.sp4_v_b_9
 (12 13)  (558 333)  (558 333)  routing T_11_20.sp4_h_r_11 <X> T_11_20.sp4_v_b_11
 (22 13)  (568 333)  (568 333)  Enable bit of Mux _local_links/g3_mux_2 => wire_logic_cluster/lc_2/out lc_trk_g3_2
 (31 13)  (577 333)  (577 333)  routing T_11_20.lc_trk_g3_2 <X> T_11_20.wire_logic_cluster/lc_6/in_3
 (36 13)  (582 333)  (582 333)  LC_6 Logic Functioning bit
 (37 13)  (583 333)  (583 333)  LC_6 Logic Functioning bit
 (38 13)  (584 333)  (584 333)  LC_6 Logic Functioning bit
 (39 13)  (585 333)  (585 333)  LC_6 Logic Functioning bit
 (44 13)  (590 333)  (590 333)  LC_6 Logic Functioning bit
 (46 13)  (592 333)  (592 333)  Enable bit of Mux _out_links/OutMux6_6 => wire_logic_cluster/lc_6/out sp4_h_l_1
 (51 13)  (597 333)  (597 333)  Enable bit of Mux _out_links/OutMux1_6 => wire_logic_cluster/lc_6/out sp4_v_t_17
 (53 13)  (599 333)  (599 333)  Enable bit of Mux _out_links/OutMuxb_6 => wire_logic_cluster/lc_6/out sp4_r_v_b_45
 (0 14)  (546 334)  (546 334)  routing T_11_20.glb_netwk_4 <X> T_11_20.wire_logic_cluster/lc_7/s_r
 (1 14)  (547 334)  (547 334)  Enable bit of Mux _global_links/set_rst_mux => glb_netwk_4 wire_logic_cluster/lc_7/s_r
 (25 14)  (571 334)  (571 334)  routing T_11_20.sp4_v_b_38 <X> T_11_20.lc_trk_g3_6
 (22 15)  (568 335)  (568 335)  Enable bit of Mux _local_links/g3_mux_6 => sp4_v_b_38 lc_trk_g3_6
 (23 15)  (569 335)  (569 335)  routing T_11_20.sp4_v_b_38 <X> T_11_20.lc_trk_g3_6
 (25 15)  (571 335)  (571 335)  routing T_11_20.sp4_v_b_38 <X> T_11_20.lc_trk_g3_6


LogicTile_12_20

 (0 2)  (600 322)  (600 322)  routing T_12_20.glb_netwk_6 <X> T_12_20.wire_logic_cluster/lc_7/clk
 (1 2)  (601 322)  (601 322)  routing T_12_20.glb_netwk_6 <X> T_12_20.wire_logic_cluster/lc_7/clk
 (2 2)  (602 322)  (602 322)  Enable bit of Mux _global_links/clk_mux => glb_netwk_6 wire_logic_cluster/lc_7/clk
 (28 6)  (628 326)  (628 326)  routing T_12_20.lc_trk_g2_4 <X> T_12_20.wire_logic_cluster/lc_3/in_1
 (29 6)  (629 326)  (629 326)  Enable bit of Mux _logic_cluster/lcb1_3 => lc_trk_g2_4 wire_logic_cluster/lc_3/in_1
 (30 6)  (630 326)  (630 326)  routing T_12_20.lc_trk_g2_4 <X> T_12_20.wire_logic_cluster/lc_3/in_1
 (31 6)  (631 326)  (631 326)  routing T_12_20.lc_trk_g3_5 <X> T_12_20.wire_logic_cluster/lc_3/in_3
 (32 6)  (632 326)  (632 326)  Enable bit of Mux _logic_cluster/lcb3_3 => lc_trk_g3_5 wire_logic_cluster/lc_3/in_3
 (33 6)  (633 326)  (633 326)  routing T_12_20.lc_trk_g3_5 <X> T_12_20.wire_logic_cluster/lc_3/in_3
 (34 6)  (634 326)  (634 326)  routing T_12_20.lc_trk_g3_5 <X> T_12_20.wire_logic_cluster/lc_3/in_3
 (36 6)  (636 326)  (636 326)  LC_3 Logic Functioning bit
 (38 6)  (638 326)  (638 326)  LC_3 Logic Functioning bit
 (45 6)  (645 326)  (645 326)  LC_3 Logic Functioning bit
 (46 6)  (646 326)  (646 326)  Enable bit of Mux _out_links/OutMux7_3 => wire_logic_cluster/lc_3/out sp4_h_l_11
 (36 7)  (636 327)  (636 327)  LC_3 Logic Functioning bit
 (38 7)  (638 327)  (638 327)  LC_3 Logic Functioning bit
 (17 11)  (617 331)  (617 331)  Enable bit of Mux _local_links/g2_mux_4 => sp4_r_v_b_12 lc_trk_g2_4
 (15 14)  (615 334)  (615 334)  routing T_12_20.rgt_op_5 <X> T_12_20.lc_trk_g3_5
 (17 14)  (617 334)  (617 334)  Enable bit of Mux _local_links/g3_mux_5 => rgt_op_5 lc_trk_g3_5
 (18 14)  (618 334)  (618 334)  routing T_12_20.rgt_op_5 <X> T_12_20.lc_trk_g3_5


LogicTile_13_20

 (21 0)  (675 320)  (675 320)  routing T_13_20.sp4_h_r_19 <X> T_13_20.lc_trk_g0_3
 (22 0)  (676 320)  (676 320)  Enable bit of Mux _local_links/g0_mux_3 => sp4_h_r_19 lc_trk_g0_3
 (23 0)  (677 320)  (677 320)  routing T_13_20.sp4_h_r_19 <X> T_13_20.lc_trk_g0_3
 (24 0)  (678 320)  (678 320)  routing T_13_20.sp4_h_r_19 <X> T_13_20.lc_trk_g0_3
 (28 0)  (682 320)  (682 320)  routing T_13_20.lc_trk_g2_5 <X> T_13_20.wire_logic_cluster/lc_0/in_1
 (29 0)  (683 320)  (683 320)  Enable bit of Mux _logic_cluster/lcb1_0 => lc_trk_g2_5 wire_logic_cluster/lc_0/in_1
 (30 0)  (684 320)  (684 320)  routing T_13_20.lc_trk_g2_5 <X> T_13_20.wire_logic_cluster/lc_0/in_1
 (31 0)  (685 320)  (685 320)  routing T_13_20.lc_trk_g3_4 <X> T_13_20.wire_logic_cluster/lc_0/in_3
 (32 0)  (686 320)  (686 320)  Enable bit of Mux _logic_cluster/lcb3_0 => lc_trk_g3_4 wire_logic_cluster/lc_0/in_3
 (33 0)  (687 320)  (687 320)  routing T_13_20.lc_trk_g3_4 <X> T_13_20.wire_logic_cluster/lc_0/in_3
 (34 0)  (688 320)  (688 320)  routing T_13_20.lc_trk_g3_4 <X> T_13_20.wire_logic_cluster/lc_0/in_3
 (37 0)  (691 320)  (691 320)  LC_0 Logic Functioning bit
 (39 0)  (693 320)  (693 320)  LC_0 Logic Functioning bit
 (40 0)  (694 320)  (694 320)  LC_0 Logic Functioning bit
 (42 0)  (696 320)  (696 320)  LC_0 Logic Functioning bit
 (21 1)  (675 321)  (675 321)  routing T_13_20.sp4_h_r_19 <X> T_13_20.lc_trk_g0_3
 (27 1)  (681 321)  (681 321)  routing T_13_20.lc_trk_g3_1 <X> T_13_20.wire_logic_cluster/lc_0/in_0
 (28 1)  (682 321)  (682 321)  routing T_13_20.lc_trk_g3_1 <X> T_13_20.wire_logic_cluster/lc_0/in_0
 (29 1)  (683 321)  (683 321)  Enable bit of Mux _logic_cluster/lcb0_0 => lc_trk_g3_1 wire_logic_cluster/lc_0/in_0
 (32 1)  (686 321)  (686 321)  Enable bit of Mux _logic_cluster/lcb2_0 => lc_trk_g2_2 input_2_0
 (33 1)  (687 321)  (687 321)  routing T_13_20.lc_trk_g2_2 <X> T_13_20.input_2_0
 (35 1)  (689 321)  (689 321)  routing T_13_20.lc_trk_g2_2 <X> T_13_20.input_2_0
 (38 1)  (692 321)  (692 321)  LC_0 Logic Functioning bit
 (41 1)  (695 321)  (695 321)  LC_0 Logic Functioning bit
 (43 1)  (697 321)  (697 321)  LC_0 Logic Functioning bit
 (0 2)  (654 322)  (654 322)  routing T_13_20.glb_netwk_6 <X> T_13_20.wire_logic_cluster/lc_7/clk
 (1 2)  (655 322)  (655 322)  routing T_13_20.glb_netwk_6 <X> T_13_20.wire_logic_cluster/lc_7/clk
 (2 2)  (656 322)  (656 322)  Enable bit of Mux _global_links/clk_mux => glb_netwk_6 wire_logic_cluster/lc_7/clk
 (26 2)  (680 322)  (680 322)  routing T_13_20.lc_trk_g1_4 <X> T_13_20.wire_logic_cluster/lc_1/in_0
 (28 2)  (682 322)  (682 322)  routing T_13_20.lc_trk_g2_2 <X> T_13_20.wire_logic_cluster/lc_1/in_1
 (29 2)  (683 322)  (683 322)  Enable bit of Mux _logic_cluster/lcb1_1 => lc_trk_g2_2 wire_logic_cluster/lc_1/in_1
 (32 2)  (686 322)  (686 322)  Enable bit of Mux _logic_cluster/lcb3_1 => lc_trk_g3_3 wire_logic_cluster/lc_1/in_3
 (33 2)  (687 322)  (687 322)  routing T_13_20.lc_trk_g3_3 <X> T_13_20.wire_logic_cluster/lc_1/in_3
 (34 2)  (688 322)  (688 322)  routing T_13_20.lc_trk_g3_3 <X> T_13_20.wire_logic_cluster/lc_1/in_3
 (38 2)  (692 322)  (692 322)  LC_1 Logic Functioning bit
 (45 2)  (699 322)  (699 322)  LC_1 Logic Functioning bit
 (47 2)  (701 322)  (701 322)  Enable bit of Mux _out_links/OutMux5_1 => wire_logic_cluster/lc_1/out sp12_h_r_10
 (50 2)  (704 322)  (704 322)  Cascade bit: LH_LC01_inmux02_5

 (22 3)  (676 323)  (676 323)  Enable bit of Mux _local_links/g0_mux_6 => sp4_r_v_b_30 lc_trk_g0_6
 (25 3)  (679 323)  (679 323)  routing T_13_20.sp4_r_v_b_30 <X> T_13_20.lc_trk_g0_6
 (27 3)  (681 323)  (681 323)  routing T_13_20.lc_trk_g1_4 <X> T_13_20.wire_logic_cluster/lc_1/in_0
 (29 3)  (683 323)  (683 323)  Enable bit of Mux _logic_cluster/lcb0_1 => lc_trk_g1_4 wire_logic_cluster/lc_1/in_0
 (30 3)  (684 323)  (684 323)  routing T_13_20.lc_trk_g2_2 <X> T_13_20.wire_logic_cluster/lc_1/in_1
 (31 3)  (685 323)  (685 323)  routing T_13_20.lc_trk_g3_3 <X> T_13_20.wire_logic_cluster/lc_1/in_3
 (39 3)  (693 323)  (693 323)  LC_1 Logic Functioning bit
 (40 3)  (694 323)  (694 323)  LC_1 Logic Functioning bit
 (21 4)  (675 324)  (675 324)  routing T_13_20.sp4_h_r_19 <X> T_13_20.lc_trk_g1_3
 (22 4)  (676 324)  (676 324)  Enable bit of Mux _local_links/g1_mux_3 => sp4_h_r_19 lc_trk_g1_3
 (23 4)  (677 324)  (677 324)  routing T_13_20.sp4_h_r_19 <X> T_13_20.lc_trk_g1_3
 (24 4)  (678 324)  (678 324)  routing T_13_20.sp4_h_r_19 <X> T_13_20.lc_trk_g1_3
 (21 5)  (675 325)  (675 325)  routing T_13_20.sp4_h_r_19 <X> T_13_20.lc_trk_g1_3
 (14 6)  (668 326)  (668 326)  routing T_13_20.sp4_v_t_1 <X> T_13_20.lc_trk_g1_4
 (15 6)  (669 326)  (669 326)  routing T_13_20.sp4_v_b_21 <X> T_13_20.lc_trk_g1_5
 (16 6)  (670 326)  (670 326)  routing T_13_20.sp4_v_b_21 <X> T_13_20.lc_trk_g1_5
 (17 6)  (671 326)  (671 326)  Enable bit of Mux _local_links/g1_mux_5 => sp4_v_b_21 lc_trk_g1_5
 (29 6)  (683 326)  (683 326)  Enable bit of Mux _logic_cluster/lcb1_3 => lc_trk_g0_6 wire_logic_cluster/lc_3/in_1
 (30 6)  (684 326)  (684 326)  routing T_13_20.lc_trk_g0_6 <X> T_13_20.wire_logic_cluster/lc_3/in_1
 (31 6)  (685 326)  (685 326)  routing T_13_20.lc_trk_g1_5 <X> T_13_20.wire_logic_cluster/lc_3/in_3
 (32 6)  (686 326)  (686 326)  Enable bit of Mux _logic_cluster/lcb3_3 => lc_trk_g1_5 wire_logic_cluster/lc_3/in_3
 (34 6)  (688 326)  (688 326)  routing T_13_20.lc_trk_g1_5 <X> T_13_20.wire_logic_cluster/lc_3/in_3
 (37 6)  (691 326)  (691 326)  LC_3 Logic Functioning bit
 (39 6)  (693 326)  (693 326)  LC_3 Logic Functioning bit
 (14 7)  (668 327)  (668 327)  routing T_13_20.sp4_v_t_1 <X> T_13_20.lc_trk_g1_4
 (16 7)  (670 327)  (670 327)  routing T_13_20.sp4_v_t_1 <X> T_13_20.lc_trk_g1_4
 (17 7)  (671 327)  (671 327)  Enable bit of Mux _local_links/g1_mux_4 => sp4_v_t_1 lc_trk_g1_4
 (22 7)  (676 327)  (676 327)  Enable bit of Mux _local_links/g1_mux_6 => sp4_v_b_22 lc_trk_g1_6
 (23 7)  (677 327)  (677 327)  routing T_13_20.sp4_v_b_22 <X> T_13_20.lc_trk_g1_6
 (24 7)  (678 327)  (678 327)  routing T_13_20.sp4_v_b_22 <X> T_13_20.lc_trk_g1_6
 (26 7)  (680 327)  (680 327)  routing T_13_20.lc_trk_g0_3 <X> T_13_20.wire_logic_cluster/lc_3/in_0
 (29 7)  (683 327)  (683 327)  Enable bit of Mux _logic_cluster/lcb0_3 => lc_trk_g0_3 wire_logic_cluster/lc_3/in_0
 (30 7)  (684 327)  (684 327)  routing T_13_20.lc_trk_g0_6 <X> T_13_20.wire_logic_cluster/lc_3/in_1
 (26 8)  (680 328)  (680 328)  routing T_13_20.lc_trk_g2_4 <X> T_13_20.wire_logic_cluster/lc_4/in_0
 (28 8)  (682 328)  (682 328)  routing T_13_20.lc_trk_g2_7 <X> T_13_20.wire_logic_cluster/lc_4/in_1
 (29 8)  (683 328)  (683 328)  Enable bit of Mux _logic_cluster/lcb1_4 => lc_trk_g2_7 wire_logic_cluster/lc_4/in_1
 (30 8)  (684 328)  (684 328)  routing T_13_20.lc_trk_g2_7 <X> T_13_20.wire_logic_cluster/lc_4/in_1
 (31 8)  (685 328)  (685 328)  routing T_13_20.lc_trk_g1_6 <X> T_13_20.wire_logic_cluster/lc_4/in_3
 (32 8)  (686 328)  (686 328)  Enable bit of Mux _logic_cluster/lcb3_4 => lc_trk_g1_6 wire_logic_cluster/lc_4/in_3
 (34 8)  (688 328)  (688 328)  routing T_13_20.lc_trk_g1_6 <X> T_13_20.wire_logic_cluster/lc_4/in_3
 (39 8)  (693 328)  (693 328)  LC_4 Logic Functioning bit
 (40 8)  (694 328)  (694 328)  LC_4 Logic Functioning bit
 (50 8)  (704 328)  (704 328)  Cascade bit: LH_LC04_inmux02_5

 (52 8)  (706 328)  (706 328)  Enable bit of Mux _out_links/OutMux3_4 => wire_logic_cluster/lc_4/out sp12_v_b_8
 (22 9)  (676 329)  (676 329)  Enable bit of Mux _local_links/g2_mux_2 => sp4_v_b_42 lc_trk_g2_2
 (23 9)  (677 329)  (677 329)  routing T_13_20.sp4_v_b_42 <X> T_13_20.lc_trk_g2_2
 (24 9)  (678 329)  (678 329)  routing T_13_20.sp4_v_b_42 <X> T_13_20.lc_trk_g2_2
 (28 9)  (682 329)  (682 329)  routing T_13_20.lc_trk_g2_4 <X> T_13_20.wire_logic_cluster/lc_4/in_0
 (29 9)  (683 329)  (683 329)  Enable bit of Mux _logic_cluster/lcb0_4 => lc_trk_g2_4 wire_logic_cluster/lc_4/in_0
 (30 9)  (684 329)  (684 329)  routing T_13_20.lc_trk_g2_7 <X> T_13_20.wire_logic_cluster/lc_4/in_1
 (31 9)  (685 329)  (685 329)  routing T_13_20.lc_trk_g1_6 <X> T_13_20.wire_logic_cluster/lc_4/in_3
 (40 9)  (694 329)  (694 329)  LC_4 Logic Functioning bit
 (16 10)  (670 330)  (670 330)  routing T_13_20.sp4_v_b_37 <X> T_13_20.lc_trk_g2_5
 (17 10)  (671 330)  (671 330)  Enable bit of Mux _local_links/g2_mux_5 => sp4_v_b_37 lc_trk_g2_5
 (18 10)  (672 330)  (672 330)  routing T_13_20.sp4_v_b_37 <X> T_13_20.lc_trk_g2_5
 (22 10)  (676 330)  (676 330)  Enable bit of Mux _local_links/g2_mux_7 => tnr_op_7 lc_trk_g2_7
 (24 10)  (678 330)  (678 330)  routing T_13_20.tnr_op_7 <X> T_13_20.lc_trk_g2_7
 (26 10)  (680 330)  (680 330)  routing T_13_20.lc_trk_g1_4 <X> T_13_20.wire_logic_cluster/lc_5/in_0
 (27 10)  (681 330)  (681 330)  routing T_13_20.lc_trk_g1_3 <X> T_13_20.wire_logic_cluster/lc_5/in_1
 (29 10)  (683 330)  (683 330)  Enable bit of Mux _logic_cluster/lcb1_5 => lc_trk_g1_3 wire_logic_cluster/lc_5/in_1
 (31 10)  (685 330)  (685 330)  routing T_13_20.lc_trk_g3_5 <X> T_13_20.wire_logic_cluster/lc_5/in_3
 (32 10)  (686 330)  (686 330)  Enable bit of Mux _logic_cluster/lcb3_5 => lc_trk_g3_5 wire_logic_cluster/lc_5/in_3
 (33 10)  (687 330)  (687 330)  routing T_13_20.lc_trk_g3_5 <X> T_13_20.wire_logic_cluster/lc_5/in_3
 (34 10)  (688 330)  (688 330)  routing T_13_20.lc_trk_g3_5 <X> T_13_20.wire_logic_cluster/lc_5/in_3
 (41 10)  (695 330)  (695 330)  LC_5 Logic Functioning bit
 (43 10)  (697 330)  (697 330)  LC_5 Logic Functioning bit
 (45 10)  (699 330)  (699 330)  LC_5 Logic Functioning bit
 (15 11)  (669 331)  (669 331)  routing T_13_20.tnr_op_4 <X> T_13_20.lc_trk_g2_4
 (17 11)  (671 331)  (671 331)  Enable bit of Mux _local_links/g2_mux_4 => tnr_op_4 lc_trk_g2_4
 (18 11)  (672 331)  (672 331)  routing T_13_20.sp4_v_b_37 <X> T_13_20.lc_trk_g2_5
 (27 11)  (681 331)  (681 331)  routing T_13_20.lc_trk_g1_4 <X> T_13_20.wire_logic_cluster/lc_5/in_0
 (29 11)  (683 331)  (683 331)  Enable bit of Mux _logic_cluster/lcb0_5 => lc_trk_g1_4 wire_logic_cluster/lc_5/in_0
 (30 11)  (684 331)  (684 331)  routing T_13_20.lc_trk_g1_3 <X> T_13_20.wire_logic_cluster/lc_5/in_1
 (37 11)  (691 331)  (691 331)  LC_5 Logic Functioning bit
 (39 11)  (693 331)  (693 331)  LC_5 Logic Functioning bit
 (40 11)  (694 331)  (694 331)  LC_5 Logic Functioning bit
 (42 11)  (696 331)  (696 331)  LC_5 Logic Functioning bit
 (17 12)  (671 332)  (671 332)  Enable bit of Mux _local_links/g3_mux_1 => wire_logic_cluster/lc_1/out lc_trk_g3_1
 (18 12)  (672 332)  (672 332)  routing T_13_20.wire_logic_cluster/lc_1/out <X> T_13_20.lc_trk_g3_1
 (22 12)  (676 332)  (676 332)  Enable bit of Mux _local_links/g3_mux_3 => sp4_h_r_27 lc_trk_g3_3
 (23 12)  (677 332)  (677 332)  routing T_13_20.sp4_h_r_27 <X> T_13_20.lc_trk_g3_3
 (24 12)  (678 332)  (678 332)  routing T_13_20.sp4_h_r_27 <X> T_13_20.lc_trk_g3_3
 (21 13)  (675 333)  (675 333)  routing T_13_20.sp4_h_r_27 <X> T_13_20.lc_trk_g3_3
 (14 14)  (668 334)  (668 334)  routing T_13_20.sp4_h_r_36 <X> T_13_20.lc_trk_g3_4
 (17 14)  (671 334)  (671 334)  Enable bit of Mux _local_links/g3_mux_5 => sp4_r_v_b_21 lc_trk_g3_5
 (15 15)  (669 335)  (669 335)  routing T_13_20.sp4_h_r_36 <X> T_13_20.lc_trk_g3_4
 (16 15)  (670 335)  (670 335)  routing T_13_20.sp4_h_r_36 <X> T_13_20.lc_trk_g3_4
 (17 15)  (671 335)  (671 335)  Enable bit of Mux _local_links/g3_mux_4 => sp4_h_r_36 lc_trk_g3_4


LogicTile_14_20

 (15 0)  (723 320)  (723 320)  routing T_14_20.bot_op_1 <X> T_14_20.lc_trk_g0_1
 (17 0)  (725 320)  (725 320)  Enable bit of Mux _local_links/g0_mux_1 => bot_op_1 lc_trk_g0_1
 (22 0)  (730 320)  (730 320)  Enable bit of Mux _local_links/g0_mux_3 => bot_op_3 lc_trk_g0_3
 (24 0)  (732 320)  (732 320)  routing T_14_20.bot_op_3 <X> T_14_20.lc_trk_g0_3
 (25 0)  (733 320)  (733 320)  routing T_14_20.bnr_op_2 <X> T_14_20.lc_trk_g0_2
 (29 0)  (737 320)  (737 320)  Enable bit of Mux _logic_cluster/lcb1_0 => lc_trk_g0_1 wire_logic_cluster/lc_0/in_1
 (32 0)  (740 320)  (740 320)  Enable bit of Mux _logic_cluster/lcb3_0 => lc_trk_g2_3 wire_logic_cluster/lc_0/in_3
 (33 0)  (741 320)  (741 320)  routing T_14_20.lc_trk_g2_3 <X> T_14_20.wire_logic_cluster/lc_0/in_3
 (36 0)  (744 320)  (744 320)  LC_0 Logic Functioning bit
 (38 0)  (746 320)  (746 320)  LC_0 Logic Functioning bit
 (40 0)  (748 320)  (748 320)  LC_0 Logic Functioning bit
 (41 0)  (749 320)  (749 320)  LC_0 Logic Functioning bit
 (43 0)  (751 320)  (751 320)  LC_0 Logic Functioning bit
 (45 0)  (753 320)  (753 320)  LC_0 Logic Functioning bit
 (3 1)  (711 321)  (711 321)  routing T_14_20.sp12_h_l_23 <X> T_14_20.sp12_v_b_0
 (15 1)  (723 321)  (723 321)  routing T_14_20.bot_op_0 <X> T_14_20.lc_trk_g0_0
 (17 1)  (725 321)  (725 321)  Enable bit of Mux _local_links/g0_mux_0 => bot_op_0 lc_trk_g0_0
 (22 1)  (730 321)  (730 321)  Enable bit of Mux _local_links/g0_mux_2 => bnr_op_2 lc_trk_g0_2
 (25 1)  (733 321)  (733 321)  routing T_14_20.bnr_op_2 <X> T_14_20.lc_trk_g0_2
 (29 1)  (737 321)  (737 321)  Enable bit of Mux _logic_cluster/lcb0_0 => lc_trk_g0_0 wire_logic_cluster/lc_0/in_0
 (31 1)  (739 321)  (739 321)  routing T_14_20.lc_trk_g2_3 <X> T_14_20.wire_logic_cluster/lc_0/in_3
 (32 1)  (740 321)  (740 321)  Enable bit of Mux _logic_cluster/lcb2_0 => lc_trk_g1_1 input_2_0
 (34 1)  (742 321)  (742 321)  routing T_14_20.lc_trk_g1_1 <X> T_14_20.input_2_0
 (36 1)  (744 321)  (744 321)  LC_0 Logic Functioning bit
 (38 1)  (746 321)  (746 321)  LC_0 Logic Functioning bit
 (41 1)  (749 321)  (749 321)  LC_0 Logic Functioning bit
 (43 1)  (751 321)  (751 321)  LC_0 Logic Functioning bit
 (44 1)  (752 321)  (752 321)  LC_0 Logic Functioning bit
 (0 2)  (708 322)  (708 322)  routing T_14_20.glb_netwk_6 <X> T_14_20.wire_logic_cluster/lc_7/clk
 (1 2)  (709 322)  (709 322)  routing T_14_20.glb_netwk_6 <X> T_14_20.wire_logic_cluster/lc_7/clk
 (2 2)  (710 322)  (710 322)  Enable bit of Mux _global_links/clk_mux => glb_netwk_6 wire_logic_cluster/lc_7/clk
 (6 2)  (714 322)  (714 322)  routing T_14_20.sp4_v_b_9 <X> T_14_20.sp4_v_t_37
 (14 2)  (722 322)  (722 322)  routing T_14_20.wire_logic_cluster/lc_4/out <X> T_14_20.lc_trk_g0_4
 (15 2)  (723 322)  (723 322)  routing T_14_20.bot_op_5 <X> T_14_20.lc_trk_g0_5
 (17 2)  (725 322)  (725 322)  Enable bit of Mux _local_links/g0_mux_5 => bot_op_5 lc_trk_g0_5
 (26 2)  (734 322)  (734 322)  routing T_14_20.lc_trk_g3_4 <X> T_14_20.wire_logic_cluster/lc_1/in_0
 (27 2)  (735 322)  (735 322)  routing T_14_20.lc_trk_g3_1 <X> T_14_20.wire_logic_cluster/lc_1/in_1
 (28 2)  (736 322)  (736 322)  routing T_14_20.lc_trk_g3_1 <X> T_14_20.wire_logic_cluster/lc_1/in_1
 (29 2)  (737 322)  (737 322)  Enable bit of Mux _logic_cluster/lcb1_1 => lc_trk_g3_1 wire_logic_cluster/lc_1/in_1
 (32 2)  (740 322)  (740 322)  Enable bit of Mux _logic_cluster/lcb3_1 => lc_trk_g0_2 wire_logic_cluster/lc_1/in_3
 (37 2)  (745 322)  (745 322)  LC_1 Logic Functioning bit
 (39 2)  (747 322)  (747 322)  LC_1 Logic Functioning bit
 (41 2)  (749 322)  (749 322)  LC_1 Logic Functioning bit
 (43 2)  (751 322)  (751 322)  LC_1 Logic Functioning bit
 (45 2)  (753 322)  (753 322)  LC_1 Logic Functioning bit
 (5 3)  (713 323)  (713 323)  routing T_14_20.sp4_v_b_9 <X> T_14_20.sp4_v_t_37
 (17 3)  (725 323)  (725 323)  Enable bit of Mux _local_links/g0_mux_4 => wire_logic_cluster/lc_4/out lc_trk_g0_4
 (27 3)  (735 323)  (735 323)  routing T_14_20.lc_trk_g3_4 <X> T_14_20.wire_logic_cluster/lc_1/in_0
 (28 3)  (736 323)  (736 323)  routing T_14_20.lc_trk_g3_4 <X> T_14_20.wire_logic_cluster/lc_1/in_0
 (29 3)  (737 323)  (737 323)  Enable bit of Mux _logic_cluster/lcb0_1 => lc_trk_g3_4 wire_logic_cluster/lc_1/in_0
 (31 3)  (739 323)  (739 323)  routing T_14_20.lc_trk_g0_2 <X> T_14_20.wire_logic_cluster/lc_1/in_3
 (36 3)  (744 323)  (744 323)  LC_1 Logic Functioning bit
 (38 3)  (746 323)  (746 323)  LC_1 Logic Functioning bit
 (41 3)  (749 323)  (749 323)  LC_1 Logic Functioning bit
 (43 3)  (751 323)  (751 323)  LC_1 Logic Functioning bit
 (14 4)  (722 324)  (722 324)  routing T_14_20.wire_logic_cluster/lc_0/out <X> T_14_20.lc_trk_g1_0
 (15 4)  (723 324)  (723 324)  routing T_14_20.lft_op_1 <X> T_14_20.lc_trk_g1_1
 (17 4)  (725 324)  (725 324)  Enable bit of Mux _local_links/g1_mux_1 => lft_op_1 lc_trk_g1_1
 (18 4)  (726 324)  (726 324)  routing T_14_20.lft_op_1 <X> T_14_20.lc_trk_g1_1
 (29 4)  (737 324)  (737 324)  Enable bit of Mux _logic_cluster/lcb1_2 => lc_trk_g0_5 wire_logic_cluster/lc_2/in_1
 (30 4)  (738 324)  (738 324)  routing T_14_20.lc_trk_g0_5 <X> T_14_20.wire_logic_cluster/lc_2/in_1
 (32 4)  (740 324)  (740 324)  Enable bit of Mux _logic_cluster/lcb3_2 => lc_trk_g1_0 wire_logic_cluster/lc_2/in_3
 (34 4)  (742 324)  (742 324)  routing T_14_20.lc_trk_g1_0 <X> T_14_20.wire_logic_cluster/lc_2/in_3
 (35 4)  (743 324)  (743 324)  routing T_14_20.lc_trk_g2_6 <X> T_14_20.input_2_2
 (36 4)  (744 324)  (744 324)  LC_2 Logic Functioning bit
 (43 4)  (751 324)  (751 324)  LC_2 Logic Functioning bit
 (45 4)  (753 324)  (753 324)  LC_2 Logic Functioning bit
 (47 4)  (755 324)  (755 324)  Enable bit of Mux _out_links/OutMux5_2 => wire_logic_cluster/lc_2/out sp12_h_r_12
 (17 5)  (725 325)  (725 325)  Enable bit of Mux _local_links/g1_mux_0 => wire_logic_cluster/lc_0/out lc_trk_g1_0
 (26 5)  (734 325)  (734 325)  routing T_14_20.lc_trk_g2_2 <X> T_14_20.wire_logic_cluster/lc_2/in_0
 (28 5)  (736 325)  (736 325)  routing T_14_20.lc_trk_g2_2 <X> T_14_20.wire_logic_cluster/lc_2/in_0
 (29 5)  (737 325)  (737 325)  Enable bit of Mux _logic_cluster/lcb0_2 => lc_trk_g2_2 wire_logic_cluster/lc_2/in_0
 (32 5)  (740 325)  (740 325)  Enable bit of Mux _logic_cluster/lcb2_2 => lc_trk_g2_6 input_2_2
 (33 5)  (741 325)  (741 325)  routing T_14_20.lc_trk_g2_6 <X> T_14_20.input_2_2
 (35 5)  (743 325)  (743 325)  routing T_14_20.lc_trk_g2_6 <X> T_14_20.input_2_2
 (37 5)  (745 325)  (745 325)  LC_2 Logic Functioning bit
 (38 5)  (746 325)  (746 325)  LC_2 Logic Functioning bit
 (39 5)  (747 325)  (747 325)  LC_2 Logic Functioning bit
 (40 5)  (748 325)  (748 325)  LC_2 Logic Functioning bit
 (42 5)  (750 325)  (750 325)  LC_2 Logic Functioning bit
 (44 5)  (752 325)  (752 325)  LC_2 Logic Functioning bit
 (9 7)  (717 327)  (717 327)  routing T_14_20.sp4_v_b_8 <X> T_14_20.sp4_v_t_41
 (10 7)  (718 327)  (718 327)  routing T_14_20.sp4_v_b_8 <X> T_14_20.sp4_v_t_41
 (19 8)  (727 328)  (727 328)  Enable bit of Mux _span_links/cross_mux_vert_9 => sp12_v_b_19 sp4_v_b_21
 (21 8)  (729 328)  (729 328)  routing T_14_20.rgt_op_3 <X> T_14_20.lc_trk_g2_3
 (22 8)  (730 328)  (730 328)  Enable bit of Mux _local_links/g2_mux_3 => rgt_op_3 lc_trk_g2_3
 (24 8)  (732 328)  (732 328)  routing T_14_20.rgt_op_3 <X> T_14_20.lc_trk_g2_3
 (25 8)  (733 328)  (733 328)  routing T_14_20.wire_logic_cluster/lc_2/out <X> T_14_20.lc_trk_g2_2
 (28 8)  (736 328)  (736 328)  routing T_14_20.lc_trk_g2_7 <X> T_14_20.wire_logic_cluster/lc_4/in_1
 (29 8)  (737 328)  (737 328)  Enable bit of Mux _logic_cluster/lcb1_4 => lc_trk_g2_7 wire_logic_cluster/lc_4/in_1
 (30 8)  (738 328)  (738 328)  routing T_14_20.lc_trk_g2_7 <X> T_14_20.wire_logic_cluster/lc_4/in_1
 (32 8)  (740 328)  (740 328)  Enable bit of Mux _logic_cluster/lcb3_4 => lc_trk_g0_3 wire_logic_cluster/lc_4/in_3
 (35 8)  (743 328)  (743 328)  routing T_14_20.lc_trk_g0_4 <X> T_14_20.input_2_4
 (36 8)  (744 328)  (744 328)  LC_4 Logic Functioning bit
 (37 8)  (745 328)  (745 328)  LC_4 Logic Functioning bit
 (39 8)  (747 328)  (747 328)  LC_4 Logic Functioning bit
 (43 8)  (751 328)  (751 328)  LC_4 Logic Functioning bit
 (45 8)  (753 328)  (753 328)  LC_4 Logic Functioning bit
 (46 8)  (754 328)  (754 328)  Enable bit of Mux _out_links/OutMux7_4 => wire_logic_cluster/lc_4/out sp4_h_r_24
 (22 9)  (730 329)  (730 329)  Enable bit of Mux _local_links/g2_mux_2 => wire_logic_cluster/lc_2/out lc_trk_g2_2
 (29 9)  (737 329)  (737 329)  Enable bit of Mux _logic_cluster/lcb0_4 => lc_trk_g0_0 wire_logic_cluster/lc_4/in_0
 (30 9)  (738 329)  (738 329)  routing T_14_20.lc_trk_g2_7 <X> T_14_20.wire_logic_cluster/lc_4/in_1
 (31 9)  (739 329)  (739 329)  routing T_14_20.lc_trk_g0_3 <X> T_14_20.wire_logic_cluster/lc_4/in_3
 (32 9)  (740 329)  (740 329)  Enable bit of Mux _logic_cluster/lcb2_4 => lc_trk_g0_4 input_2_4
 (36 9)  (744 329)  (744 329)  LC_4 Logic Functioning bit
 (37 9)  (745 329)  (745 329)  LC_4 Logic Functioning bit
 (42 9)  (750 329)  (750 329)  LC_4 Logic Functioning bit
 (43 9)  (751 329)  (751 329)  LC_4 Logic Functioning bit
 (21 10)  (729 330)  (729 330)  routing T_14_20.rgt_op_7 <X> T_14_20.lc_trk_g2_7
 (22 10)  (730 330)  (730 330)  Enable bit of Mux _local_links/g2_mux_7 => rgt_op_7 lc_trk_g2_7
 (24 10)  (732 330)  (732 330)  routing T_14_20.rgt_op_7 <X> T_14_20.lc_trk_g2_7
 (22 11)  (730 331)  (730 331)  Enable bit of Mux _local_links/g2_mux_6 => tnr_op_6 lc_trk_g2_6
 (24 11)  (732 331)  (732 331)  routing T_14_20.tnr_op_6 <X> T_14_20.lc_trk_g2_6
 (17 12)  (725 332)  (725 332)  Enable bit of Mux _local_links/g3_mux_1 => wire_logic_cluster/lc_1/out lc_trk_g3_1
 (18 12)  (726 332)  (726 332)  routing T_14_20.wire_logic_cluster/lc_1/out <X> T_14_20.lc_trk_g3_1
 (0 14)  (708 334)  (708 334)  routing T_14_20.glb_netwk_4 <X> T_14_20.wire_logic_cluster/lc_7/s_r
 (1 14)  (709 334)  (709 334)  Enable bit of Mux _global_links/set_rst_mux => glb_netwk_4 wire_logic_cluster/lc_7/s_r
 (15 15)  (723 335)  (723 335)  routing T_14_20.sp4_v_t_33 <X> T_14_20.lc_trk_g3_4
 (16 15)  (724 335)  (724 335)  routing T_14_20.sp4_v_t_33 <X> T_14_20.lc_trk_g3_4
 (17 15)  (725 335)  (725 335)  Enable bit of Mux _local_links/g3_mux_4 => sp4_v_t_33 lc_trk_g3_4


LogicTile_15_20

 (15 0)  (777 320)  (777 320)  routing T_15_20.sp4_v_b_17 <X> T_15_20.lc_trk_g0_1
 (16 0)  (778 320)  (778 320)  routing T_15_20.sp4_v_b_17 <X> T_15_20.lc_trk_g0_1
 (17 0)  (779 320)  (779 320)  Enable bit of Mux _local_links/g0_mux_1 => sp4_v_b_17 lc_trk_g0_1
 (22 0)  (784 320)  (784 320)  Enable bit of Mux _local_links/g0_mux_3 => sp4_v_b_19 lc_trk_g0_3
 (23 0)  (785 320)  (785 320)  routing T_15_20.sp4_v_b_19 <X> T_15_20.lc_trk_g0_3
 (24 0)  (786 320)  (786 320)  routing T_15_20.sp4_v_b_19 <X> T_15_20.lc_trk_g0_3
 (26 0)  (788 320)  (788 320)  routing T_15_20.lc_trk_g3_7 <X> T_15_20.wire_logic_cluster/lc_0/in_0
 (29 0)  (791 320)  (791 320)  Enable bit of Mux _logic_cluster/lcb1_0 => lc_trk_g0_3 wire_logic_cluster/lc_0/in_1
 (31 0)  (793 320)  (793 320)  routing T_15_20.lc_trk_g3_4 <X> T_15_20.wire_logic_cluster/lc_0/in_3
 (32 0)  (794 320)  (794 320)  Enable bit of Mux _logic_cluster/lcb3_0 => lc_trk_g3_4 wire_logic_cluster/lc_0/in_3
 (33 0)  (795 320)  (795 320)  routing T_15_20.lc_trk_g3_4 <X> T_15_20.wire_logic_cluster/lc_0/in_3
 (34 0)  (796 320)  (796 320)  routing T_15_20.lc_trk_g3_4 <X> T_15_20.wire_logic_cluster/lc_0/in_3
 (40 0)  (802 320)  (802 320)  LC_0 Logic Functioning bit
 (51 0)  (813 320)  (813 320)  Enable bit of Mux _out_links/OutMux3_0 => wire_logic_cluster/lc_0/out sp12_v_b_0
 (15 1)  (777 321)  (777 321)  routing T_15_20.sp4_v_t_5 <X> T_15_20.lc_trk_g0_0
 (16 1)  (778 321)  (778 321)  routing T_15_20.sp4_v_t_5 <X> T_15_20.lc_trk_g0_0
 (17 1)  (779 321)  (779 321)  Enable bit of Mux _local_links/g0_mux_0 => sp4_v_t_5 lc_trk_g0_0
 (26 1)  (788 321)  (788 321)  routing T_15_20.lc_trk_g3_7 <X> T_15_20.wire_logic_cluster/lc_0/in_0
 (27 1)  (789 321)  (789 321)  routing T_15_20.lc_trk_g3_7 <X> T_15_20.wire_logic_cluster/lc_0/in_0
 (28 1)  (790 321)  (790 321)  routing T_15_20.lc_trk_g3_7 <X> T_15_20.wire_logic_cluster/lc_0/in_0
 (29 1)  (791 321)  (791 321)  Enable bit of Mux _logic_cluster/lcb0_0 => lc_trk_g3_7 wire_logic_cluster/lc_0/in_0
 (30 1)  (792 321)  (792 321)  routing T_15_20.lc_trk_g0_3 <X> T_15_20.wire_logic_cluster/lc_0/in_1
 (32 1)  (794 321)  (794 321)  Enable bit of Mux _logic_cluster/lcb2_0 => lc_trk_g3_1 input_2_0
 (33 1)  (795 321)  (795 321)  routing T_15_20.lc_trk_g3_1 <X> T_15_20.input_2_0
 (34 1)  (796 321)  (796 321)  routing T_15_20.lc_trk_g3_1 <X> T_15_20.input_2_0
 (38 1)  (800 321)  (800 321)  LC_0 Logic Functioning bit
 (41 1)  (803 321)  (803 321)  LC_0 Logic Functioning bit
 (0 2)  (762 322)  (762 322)  routing T_15_20.glb_netwk_6 <X> T_15_20.wire_logic_cluster/lc_7/clk
 (1 2)  (763 322)  (763 322)  routing T_15_20.glb_netwk_6 <X> T_15_20.wire_logic_cluster/lc_7/clk
 (2 2)  (764 322)  (764 322)  Enable bit of Mux _global_links/clk_mux => glb_netwk_6 wire_logic_cluster/lc_7/clk
 (27 2)  (789 322)  (789 322)  routing T_15_20.lc_trk_g1_5 <X> T_15_20.wire_logic_cluster/lc_1/in_1
 (29 2)  (791 322)  (791 322)  Enable bit of Mux _logic_cluster/lcb1_1 => lc_trk_g1_5 wire_logic_cluster/lc_1/in_1
 (30 2)  (792 322)  (792 322)  routing T_15_20.lc_trk_g1_5 <X> T_15_20.wire_logic_cluster/lc_1/in_1
 (31 2)  (793 322)  (793 322)  routing T_15_20.lc_trk_g0_6 <X> T_15_20.wire_logic_cluster/lc_1/in_3
 (32 2)  (794 322)  (794 322)  Enable bit of Mux _logic_cluster/lcb3_1 => lc_trk_g0_6 wire_logic_cluster/lc_1/in_3
 (36 2)  (798 322)  (798 322)  LC_1 Logic Functioning bit
 (37 2)  (799 322)  (799 322)  LC_1 Logic Functioning bit
 (38 2)  (800 322)  (800 322)  LC_1 Logic Functioning bit
 (39 2)  (801 322)  (801 322)  LC_1 Logic Functioning bit
 (41 2)  (803 322)  (803 322)  LC_1 Logic Functioning bit
 (43 2)  (805 322)  (805 322)  LC_1 Logic Functioning bit
 (22 3)  (784 323)  (784 323)  Enable bit of Mux _local_links/g0_mux_6 => top_op_6 lc_trk_g0_6
 (24 3)  (786 323)  (786 323)  routing T_15_20.top_op_6 <X> T_15_20.lc_trk_g0_6
 (25 3)  (787 323)  (787 323)  routing T_15_20.top_op_6 <X> T_15_20.lc_trk_g0_6
 (31 3)  (793 323)  (793 323)  routing T_15_20.lc_trk_g0_6 <X> T_15_20.wire_logic_cluster/lc_1/in_3
 (36 3)  (798 323)  (798 323)  LC_1 Logic Functioning bit
 (37 3)  (799 323)  (799 323)  LC_1 Logic Functioning bit
 (38 3)  (800 323)  (800 323)  LC_1 Logic Functioning bit
 (39 3)  (801 323)  (801 323)  LC_1 Logic Functioning bit
 (41 3)  (803 323)  (803 323)  LC_1 Logic Functioning bit
 (43 3)  (805 323)  (805 323)  LC_1 Logic Functioning bit
 (27 4)  (789 324)  (789 324)  routing T_15_20.lc_trk_g1_2 <X> T_15_20.wire_logic_cluster/lc_2/in_1
 (29 4)  (791 324)  (791 324)  Enable bit of Mux _logic_cluster/lcb1_2 => lc_trk_g1_2 wire_logic_cluster/lc_2/in_1
 (32 4)  (794 324)  (794 324)  Enable bit of Mux _logic_cluster/lcb3_2 => lc_trk_g3_2 wire_logic_cluster/lc_2/in_3
 (33 4)  (795 324)  (795 324)  routing T_15_20.lc_trk_g3_2 <X> T_15_20.wire_logic_cluster/lc_2/in_3
 (34 4)  (796 324)  (796 324)  routing T_15_20.lc_trk_g3_2 <X> T_15_20.wire_logic_cluster/lc_2/in_3
 (36 4)  (798 324)  (798 324)  LC_2 Logic Functioning bit
 (43 4)  (805 324)  (805 324)  LC_2 Logic Functioning bit
 (45 4)  (807 324)  (807 324)  LC_2 Logic Functioning bit
 (50 4)  (812 324)  (812 324)  Cascade bit: LH_LC02_inmux02_5

 (22 5)  (784 325)  (784 325)  Enable bit of Mux _local_links/g1_mux_2 => bot_op_2 lc_trk_g1_2
 (24 5)  (786 325)  (786 325)  routing T_15_20.bot_op_2 <X> T_15_20.lc_trk_g1_2
 (29 5)  (791 325)  (791 325)  Enable bit of Mux _logic_cluster/lcb0_2 => lc_trk_g0_0 wire_logic_cluster/lc_2/in_0
 (30 5)  (792 325)  (792 325)  routing T_15_20.lc_trk_g1_2 <X> T_15_20.wire_logic_cluster/lc_2/in_1
 (31 5)  (793 325)  (793 325)  routing T_15_20.lc_trk_g3_2 <X> T_15_20.wire_logic_cluster/lc_2/in_3
 (37 5)  (799 325)  (799 325)  LC_2 Logic Functioning bit
 (5 6)  (767 326)  (767 326)  routing T_15_20.sp4_v_t_44 <X> T_15_20.sp4_h_l_38
 (14 6)  (776 326)  (776 326)  routing T_15_20.wire_logic_cluster/lc_4/out <X> T_15_20.lc_trk_g1_4
 (17 6)  (779 326)  (779 326)  Enable bit of Mux _local_links/g1_mux_5 => bnr_op_5 lc_trk_g1_5
 (18 6)  (780 326)  (780 326)  routing T_15_20.bnr_op_5 <X> T_15_20.lc_trk_g1_5
 (26 6)  (788 326)  (788 326)  routing T_15_20.lc_trk_g1_4 <X> T_15_20.wire_logic_cluster/lc_3/in_0
 (27 6)  (789 326)  (789 326)  routing T_15_20.lc_trk_g1_5 <X> T_15_20.wire_logic_cluster/lc_3/in_1
 (29 6)  (791 326)  (791 326)  Enable bit of Mux _logic_cluster/lcb1_3 => lc_trk_g1_5 wire_logic_cluster/lc_3/in_1
 (30 6)  (792 326)  (792 326)  routing T_15_20.lc_trk_g1_5 <X> T_15_20.wire_logic_cluster/lc_3/in_1
 (31 6)  (793 326)  (793 326)  routing T_15_20.lc_trk_g0_6 <X> T_15_20.wire_logic_cluster/lc_3/in_3
 (32 6)  (794 326)  (794 326)  Enable bit of Mux _logic_cluster/lcb3_3 => lc_trk_g0_6 wire_logic_cluster/lc_3/in_3
 (36 6)  (798 326)  (798 326)  LC_3 Logic Functioning bit
 (38 6)  (800 326)  (800 326)  LC_3 Logic Functioning bit
 (41 6)  (803 326)  (803 326)  LC_3 Logic Functioning bit
 (43 6)  (805 326)  (805 326)  LC_3 Logic Functioning bit
 (4 7)  (766 327)  (766 327)  routing T_15_20.sp4_v_t_44 <X> T_15_20.sp4_h_l_38
 (6 7)  (768 327)  (768 327)  routing T_15_20.sp4_v_t_44 <X> T_15_20.sp4_h_l_38
 (17 7)  (779 327)  (779 327)  Enable bit of Mux _local_links/g1_mux_4 => wire_logic_cluster/lc_4/out lc_trk_g1_4
 (18 7)  (780 327)  (780 327)  routing T_15_20.bnr_op_5 <X> T_15_20.lc_trk_g1_5
 (22 7)  (784 327)  (784 327)  Enable bit of Mux _local_links/g1_mux_6 => sp12_h_r_14 lc_trk_g1_6
 (23 7)  (785 327)  (785 327)  routing T_15_20.sp12_h_r_14 <X> T_15_20.lc_trk_g1_6
 (27 7)  (789 327)  (789 327)  routing T_15_20.lc_trk_g1_4 <X> T_15_20.wire_logic_cluster/lc_3/in_0
 (29 7)  (791 327)  (791 327)  Enable bit of Mux _logic_cluster/lcb0_3 => lc_trk_g1_4 wire_logic_cluster/lc_3/in_0
 (31 7)  (793 327)  (793 327)  routing T_15_20.lc_trk_g0_6 <X> T_15_20.wire_logic_cluster/lc_3/in_3
 (40 7)  (802 327)  (802 327)  LC_3 Logic Functioning bit
 (41 7)  (803 327)  (803 327)  LC_3 Logic Functioning bit
 (42 7)  (804 327)  (804 327)  LC_3 Logic Functioning bit
 (43 7)  (805 327)  (805 327)  LC_3 Logic Functioning bit
 (27 8)  (789 328)  (789 328)  routing T_15_20.lc_trk_g1_6 <X> T_15_20.wire_logic_cluster/lc_4/in_1
 (29 8)  (791 328)  (791 328)  Enable bit of Mux _logic_cluster/lcb1_4 => lc_trk_g1_6 wire_logic_cluster/lc_4/in_1
 (30 8)  (792 328)  (792 328)  routing T_15_20.lc_trk_g1_6 <X> T_15_20.wire_logic_cluster/lc_4/in_1
 (31 8)  (793 328)  (793 328)  routing T_15_20.lc_trk_g1_4 <X> T_15_20.wire_logic_cluster/lc_4/in_3
 (32 8)  (794 328)  (794 328)  Enable bit of Mux _logic_cluster/lcb3_4 => lc_trk_g1_4 wire_logic_cluster/lc_4/in_3
 (34 8)  (796 328)  (796 328)  routing T_15_20.lc_trk_g1_4 <X> T_15_20.wire_logic_cluster/lc_4/in_3
 (36 8)  (798 328)  (798 328)  LC_4 Logic Functioning bit
 (43 8)  (805 328)  (805 328)  LC_4 Logic Functioning bit
 (45 8)  (807 328)  (807 328)  LC_4 Logic Functioning bit
 (50 8)  (812 328)  (812 328)  Cascade bit: LH_LC04_inmux02_5

 (29 9)  (791 329)  (791 329)  Enable bit of Mux _logic_cluster/lcb0_4 => lc_trk_g0_0 wire_logic_cluster/lc_4/in_0
 (30 9)  (792 329)  (792 329)  routing T_15_20.lc_trk_g1_6 <X> T_15_20.wire_logic_cluster/lc_4/in_1
 (37 9)  (799 329)  (799 329)  LC_4 Logic Functioning bit
 (51 9)  (813 329)  (813 329)  Enable bit of Mux _out_links/OutMux1_4 => wire_logic_cluster/lc_4/out sp4_v_b_24
 (14 10)  (776 330)  (776 330)  routing T_15_20.sp4_v_t_17 <X> T_15_20.lc_trk_g2_4
 (21 10)  (783 330)  (783 330)  routing T_15_20.bnl_op_7 <X> T_15_20.lc_trk_g2_7
 (22 10)  (784 330)  (784 330)  Enable bit of Mux _local_links/g2_mux_7 => bnl_op_7 lc_trk_g2_7
 (26 10)  (788 330)  (788 330)  routing T_15_20.lc_trk_g2_7 <X> T_15_20.wire_logic_cluster/lc_5/in_0
 (27 10)  (789 330)  (789 330)  routing T_15_20.lc_trk_g3_3 <X> T_15_20.wire_logic_cluster/lc_5/in_1
 (28 10)  (790 330)  (790 330)  routing T_15_20.lc_trk_g3_3 <X> T_15_20.wire_logic_cluster/lc_5/in_1
 (29 10)  (791 330)  (791 330)  Enable bit of Mux _logic_cluster/lcb1_5 => lc_trk_g3_3 wire_logic_cluster/lc_5/in_1
 (31 10)  (793 330)  (793 330)  routing T_15_20.lc_trk_g2_4 <X> T_15_20.wire_logic_cluster/lc_5/in_3
 (32 10)  (794 330)  (794 330)  Enable bit of Mux _logic_cluster/lcb3_5 => lc_trk_g2_4 wire_logic_cluster/lc_5/in_3
 (33 10)  (795 330)  (795 330)  routing T_15_20.lc_trk_g2_4 <X> T_15_20.wire_logic_cluster/lc_5/in_3
 (37 10)  (799 330)  (799 330)  LC_5 Logic Functioning bit
 (42 10)  (804 330)  (804 330)  LC_5 Logic Functioning bit
 (47 10)  (809 330)  (809 330)  Enable bit of Mux _out_links/OutMux4_5 => wire_logic_cluster/lc_5/out sp12_h_r_2
 (16 11)  (778 331)  (778 331)  routing T_15_20.sp4_v_t_17 <X> T_15_20.lc_trk_g2_4
 (17 11)  (779 331)  (779 331)  Enable bit of Mux _local_links/g2_mux_4 => sp4_v_t_17 lc_trk_g2_4
 (21 11)  (783 331)  (783 331)  routing T_15_20.bnl_op_7 <X> T_15_20.lc_trk_g2_7
 (26 11)  (788 331)  (788 331)  routing T_15_20.lc_trk_g2_7 <X> T_15_20.wire_logic_cluster/lc_5/in_0
 (28 11)  (790 331)  (790 331)  routing T_15_20.lc_trk_g2_7 <X> T_15_20.wire_logic_cluster/lc_5/in_0
 (29 11)  (791 331)  (791 331)  Enable bit of Mux _logic_cluster/lcb0_5 => lc_trk_g2_7 wire_logic_cluster/lc_5/in_0
 (30 11)  (792 331)  (792 331)  routing T_15_20.lc_trk_g3_3 <X> T_15_20.wire_logic_cluster/lc_5/in_1
 (32 11)  (794 331)  (794 331)  Enable bit of Mux _logic_cluster/lcb2_5 => lc_trk_g0_1 input_2_5
 (36 11)  (798 331)  (798 331)  LC_5 Logic Functioning bit
 (38 11)  (800 331)  (800 331)  LC_5 Logic Functioning bit
 (43 11)  (805 331)  (805 331)  LC_5 Logic Functioning bit
 (13 12)  (775 332)  (775 332)  routing T_15_20.sp4_h_l_46 <X> T_15_20.sp4_v_b_11
 (15 12)  (777 332)  (777 332)  routing T_15_20.tnr_op_1 <X> T_15_20.lc_trk_g3_1
 (17 12)  (779 332)  (779 332)  Enable bit of Mux _local_links/g3_mux_1 => tnr_op_1 lc_trk_g3_1
 (22 12)  (784 332)  (784 332)  Enable bit of Mux _local_links/g3_mux_3 => sp4_r_v_b_19 lc_trk_g3_3
 (25 12)  (787 332)  (787 332)  routing T_15_20.wire_logic_cluster/lc_2/out <X> T_15_20.lc_trk_g3_2
 (12 13)  (774 333)  (774 333)  routing T_15_20.sp4_h_l_46 <X> T_15_20.sp4_v_b_11
 (22 13)  (784 333)  (784 333)  Enable bit of Mux _local_links/g3_mux_2 => wire_logic_cluster/lc_2/out lc_trk_g3_2
 (22 14)  (784 334)  (784 334)  Enable bit of Mux _local_links/g3_mux_7 => tnl_op_7 lc_trk_g3_7
 (24 14)  (786 334)  (786 334)  routing T_15_20.tnl_op_7 <X> T_15_20.lc_trk_g3_7
 (26 14)  (788 334)  (788 334)  routing T_15_20.lc_trk_g1_6 <X> T_15_20.wire_logic_cluster/lc_7/in_0
 (27 14)  (789 334)  (789 334)  routing T_15_20.lc_trk_g1_5 <X> T_15_20.wire_logic_cluster/lc_7/in_1
 (29 14)  (791 334)  (791 334)  Enable bit of Mux _logic_cluster/lcb1_7 => lc_trk_g1_5 wire_logic_cluster/lc_7/in_1
 (30 14)  (792 334)  (792 334)  routing T_15_20.lc_trk_g1_5 <X> T_15_20.wire_logic_cluster/lc_7/in_1
 (31 14)  (793 334)  (793 334)  routing T_15_20.lc_trk_g0_6 <X> T_15_20.wire_logic_cluster/lc_7/in_3
 (32 14)  (794 334)  (794 334)  Enable bit of Mux _logic_cluster/lcb3_7 => lc_trk_g0_6 wire_logic_cluster/lc_7/in_3
 (36 14)  (798 334)  (798 334)  LC_7 Logic Functioning bit
 (38 14)  (800 334)  (800 334)  LC_7 Logic Functioning bit
 (14 15)  (776 335)  (776 335)  routing T_15_20.tnl_op_4 <X> T_15_20.lc_trk_g3_4
 (15 15)  (777 335)  (777 335)  routing T_15_20.tnl_op_4 <X> T_15_20.lc_trk_g3_4
 (17 15)  (779 335)  (779 335)  Enable bit of Mux _local_links/g3_mux_4 => tnl_op_4 lc_trk_g3_4
 (21 15)  (783 335)  (783 335)  routing T_15_20.tnl_op_7 <X> T_15_20.lc_trk_g3_7
 (26 15)  (788 335)  (788 335)  routing T_15_20.lc_trk_g1_6 <X> T_15_20.wire_logic_cluster/lc_7/in_0
 (27 15)  (789 335)  (789 335)  routing T_15_20.lc_trk_g1_6 <X> T_15_20.wire_logic_cluster/lc_7/in_0
 (29 15)  (791 335)  (791 335)  Enable bit of Mux _logic_cluster/lcb0_7 => lc_trk_g1_6 wire_logic_cluster/lc_7/in_0
 (31 15)  (793 335)  (793 335)  routing T_15_20.lc_trk_g0_6 <X> T_15_20.wire_logic_cluster/lc_7/in_3
 (37 15)  (799 335)  (799 335)  LC_7 Logic Functioning bit
 (39 15)  (801 335)  (801 335)  LC_7 Logic Functioning bit
 (40 15)  (802 335)  (802 335)  LC_7 Logic Functioning bit
 (42 15)  (804 335)  (804 335)  LC_7 Logic Functioning bit


LogicTile_16_20

 (22 0)  (838 320)  (838 320)  Enable bit of Mux _local_links/g0_mux_3 => sp4_h_r_3 lc_trk_g0_3
 (23 0)  (839 320)  (839 320)  routing T_16_20.sp4_h_r_3 <X> T_16_20.lc_trk_g0_3
 (24 0)  (840 320)  (840 320)  routing T_16_20.sp4_h_r_3 <X> T_16_20.lc_trk_g0_3
 (25 0)  (841 320)  (841 320)  routing T_16_20.lft_op_2 <X> T_16_20.lc_trk_g0_2
 (28 0)  (844 320)  (844 320)  routing T_16_20.lc_trk_g2_3 <X> T_16_20.wire_logic_cluster/lc_0/in_1
 (29 0)  (845 320)  (845 320)  Enable bit of Mux _logic_cluster/lcb1_0 => lc_trk_g2_3 wire_logic_cluster/lc_0/in_1
 (32 0)  (848 320)  (848 320)  Enable bit of Mux _logic_cluster/lcb3_0 => lc_trk_g2_1 wire_logic_cluster/lc_0/in_3
 (33 0)  (849 320)  (849 320)  routing T_16_20.lc_trk_g2_1 <X> T_16_20.wire_logic_cluster/lc_0/in_3
 (38 0)  (854 320)  (854 320)  LC_0 Logic Functioning bit
 (39 0)  (855 320)  (855 320)  LC_0 Logic Functioning bit
 (21 1)  (837 321)  (837 321)  routing T_16_20.sp4_h_r_3 <X> T_16_20.lc_trk_g0_3
 (22 1)  (838 321)  (838 321)  Enable bit of Mux _local_links/g0_mux_2 => lft_op_2 lc_trk_g0_2
 (24 1)  (840 321)  (840 321)  routing T_16_20.lft_op_2 <X> T_16_20.lc_trk_g0_2
 (26 1)  (842 321)  (842 321)  routing T_16_20.lc_trk_g3_3 <X> T_16_20.wire_logic_cluster/lc_0/in_0
 (27 1)  (843 321)  (843 321)  routing T_16_20.lc_trk_g3_3 <X> T_16_20.wire_logic_cluster/lc_0/in_0
 (28 1)  (844 321)  (844 321)  routing T_16_20.lc_trk_g3_3 <X> T_16_20.wire_logic_cluster/lc_0/in_0
 (29 1)  (845 321)  (845 321)  Enable bit of Mux _logic_cluster/lcb0_0 => lc_trk_g3_3 wire_logic_cluster/lc_0/in_0
 (30 1)  (846 321)  (846 321)  routing T_16_20.lc_trk_g2_3 <X> T_16_20.wire_logic_cluster/lc_0/in_1
 (32 1)  (848 321)  (848 321)  Enable bit of Mux _logic_cluster/lcb2_0 => lc_trk_g3_1 input_2_0
 (33 1)  (849 321)  (849 321)  routing T_16_20.lc_trk_g3_1 <X> T_16_20.input_2_0
 (34 1)  (850 321)  (850 321)  routing T_16_20.lc_trk_g3_1 <X> T_16_20.input_2_0
 (37 1)  (853 321)  (853 321)  LC_0 Logic Functioning bit
 (38 1)  (854 321)  (854 321)  LC_0 Logic Functioning bit
 (39 1)  (855 321)  (855 321)  LC_0 Logic Functioning bit
 (0 2)  (816 322)  (816 322)  routing T_16_20.glb_netwk_6 <X> T_16_20.wire_logic_cluster/lc_7/clk
 (1 2)  (817 322)  (817 322)  routing T_16_20.glb_netwk_6 <X> T_16_20.wire_logic_cluster/lc_7/clk
 (2 2)  (818 322)  (818 322)  Enable bit of Mux _global_links/clk_mux => glb_netwk_6 wire_logic_cluster/lc_7/clk
 (14 2)  (830 322)  (830 322)  routing T_16_20.lft_op_4 <X> T_16_20.lc_trk_g0_4
 (15 2)  (831 322)  (831 322)  routing T_16_20.bot_op_5 <X> T_16_20.lc_trk_g0_5
 (17 2)  (833 322)  (833 322)  Enable bit of Mux _local_links/g0_mux_5 => bot_op_5 lc_trk_g0_5
 (22 2)  (838 322)  (838 322)  Enable bit of Mux _local_links/g0_mux_7 => sp4_v_b_23 lc_trk_g0_7
 (23 2)  (839 322)  (839 322)  routing T_16_20.sp4_v_b_23 <X> T_16_20.lc_trk_g0_7
 (24 2)  (840 322)  (840 322)  routing T_16_20.sp4_v_b_23 <X> T_16_20.lc_trk_g0_7
 (26 2)  (842 322)  (842 322)  routing T_16_20.lc_trk_g2_7 <X> T_16_20.wire_logic_cluster/lc_1/in_0
 (27 2)  (843 322)  (843 322)  routing T_16_20.lc_trk_g1_7 <X> T_16_20.wire_logic_cluster/lc_1/in_1
 (29 2)  (845 322)  (845 322)  Enable bit of Mux _logic_cluster/lcb1_1 => lc_trk_g1_7 wire_logic_cluster/lc_1/in_1
 (30 2)  (846 322)  (846 322)  routing T_16_20.lc_trk_g1_7 <X> T_16_20.wire_logic_cluster/lc_1/in_1
 (31 2)  (847 322)  (847 322)  routing T_16_20.lc_trk_g3_5 <X> T_16_20.wire_logic_cluster/lc_1/in_3
 (32 2)  (848 322)  (848 322)  Enable bit of Mux _logic_cluster/lcb3_1 => lc_trk_g3_5 wire_logic_cluster/lc_1/in_3
 (33 2)  (849 322)  (849 322)  routing T_16_20.lc_trk_g3_5 <X> T_16_20.wire_logic_cluster/lc_1/in_3
 (34 2)  (850 322)  (850 322)  routing T_16_20.lc_trk_g3_5 <X> T_16_20.wire_logic_cluster/lc_1/in_3
 (38 2)  (854 322)  (854 322)  LC_1 Logic Functioning bit
 (40 2)  (856 322)  (856 322)  LC_1 Logic Functioning bit
 (41 2)  (857 322)  (857 322)  LC_1 Logic Functioning bit
 (50 2)  (866 322)  (866 322)  Cascade bit: LH_LC01_inmux02_5

 (52 2)  (868 322)  (868 322)  Enable bit of Mux _out_links/OutMux4_1 => wire_logic_cluster/lc_1/out sp12_v_b_18
 (15 3)  (831 323)  (831 323)  routing T_16_20.lft_op_4 <X> T_16_20.lc_trk_g0_4
 (17 3)  (833 323)  (833 323)  Enable bit of Mux _local_links/g0_mux_4 => lft_op_4 lc_trk_g0_4
 (26 3)  (842 323)  (842 323)  routing T_16_20.lc_trk_g2_7 <X> T_16_20.wire_logic_cluster/lc_1/in_0
 (28 3)  (844 323)  (844 323)  routing T_16_20.lc_trk_g2_7 <X> T_16_20.wire_logic_cluster/lc_1/in_0
 (29 3)  (845 323)  (845 323)  Enable bit of Mux _logic_cluster/lcb0_1 => lc_trk_g2_7 wire_logic_cluster/lc_1/in_0
 (30 3)  (846 323)  (846 323)  routing T_16_20.lc_trk_g1_7 <X> T_16_20.wire_logic_cluster/lc_1/in_1
 (38 3)  (854 323)  (854 323)  LC_1 Logic Functioning bit
 (39 3)  (855 323)  (855 323)  LC_1 Logic Functioning bit
 (40 3)  (856 323)  (856 323)  LC_1 Logic Functioning bit
 (41 3)  (857 323)  (857 323)  LC_1 Logic Functioning bit
 (5 4)  (821 324)  (821 324)  routing T_16_20.sp4_h_l_37 <X> T_16_20.sp4_h_r_3
 (17 4)  (833 324)  (833 324)  Enable bit of Mux _local_links/g1_mux_1 => sp4_r_v_b_25 lc_trk_g1_1
 (22 4)  (838 324)  (838 324)  Enable bit of Mux _local_links/g1_mux_3 => sp4_h_r_3 lc_trk_g1_3
 (23 4)  (839 324)  (839 324)  routing T_16_20.sp4_h_r_3 <X> T_16_20.lc_trk_g1_3
 (24 4)  (840 324)  (840 324)  routing T_16_20.sp4_h_r_3 <X> T_16_20.lc_trk_g1_3
 (26 4)  (842 324)  (842 324)  routing T_16_20.lc_trk_g0_4 <X> T_16_20.wire_logic_cluster/lc_2/in_0
 (29 4)  (845 324)  (845 324)  Enable bit of Mux _logic_cluster/lcb1_2 => lc_trk_g0_5 wire_logic_cluster/lc_2/in_1
 (30 4)  (846 324)  (846 324)  routing T_16_20.lc_trk_g0_5 <X> T_16_20.wire_logic_cluster/lc_2/in_1
 (31 4)  (847 324)  (847 324)  routing T_16_20.lc_trk_g3_6 <X> T_16_20.wire_logic_cluster/lc_2/in_3
 (32 4)  (848 324)  (848 324)  Enable bit of Mux _logic_cluster/lcb3_2 => lc_trk_g3_6 wire_logic_cluster/lc_2/in_3
 (33 4)  (849 324)  (849 324)  routing T_16_20.lc_trk_g3_6 <X> T_16_20.wire_logic_cluster/lc_2/in_3
 (34 4)  (850 324)  (850 324)  routing T_16_20.lc_trk_g3_6 <X> T_16_20.wire_logic_cluster/lc_2/in_3
 (36 4)  (852 324)  (852 324)  LC_2 Logic Functioning bit
 (37 4)  (853 324)  (853 324)  LC_2 Logic Functioning bit
 (38 4)  (854 324)  (854 324)  LC_2 Logic Functioning bit
 (39 4)  (855 324)  (855 324)  LC_2 Logic Functioning bit
 (40 4)  (856 324)  (856 324)  LC_2 Logic Functioning bit
 (41 4)  (857 324)  (857 324)  LC_2 Logic Functioning bit
 (43 4)  (859 324)  (859 324)  LC_2 Logic Functioning bit
 (4 5)  (820 325)  (820 325)  routing T_16_20.sp4_h_l_37 <X> T_16_20.sp4_h_r_3
 (18 5)  (834 325)  (834 325)  routing T_16_20.sp4_r_v_b_25 <X> T_16_20.lc_trk_g1_1
 (21 5)  (837 325)  (837 325)  routing T_16_20.sp4_h_r_3 <X> T_16_20.lc_trk_g1_3
 (29 5)  (845 325)  (845 325)  Enable bit of Mux _logic_cluster/lcb0_2 => lc_trk_g0_4 wire_logic_cluster/lc_2/in_0
 (31 5)  (847 325)  (847 325)  routing T_16_20.lc_trk_g3_6 <X> T_16_20.wire_logic_cluster/lc_2/in_3
 (32 5)  (848 325)  (848 325)  Enable bit of Mux _logic_cluster/lcb2_2 => lc_trk_g0_2 input_2_2
 (35 5)  (851 325)  (851 325)  routing T_16_20.lc_trk_g0_2 <X> T_16_20.input_2_2
 (36 5)  (852 325)  (852 325)  LC_2 Logic Functioning bit
 (38 5)  (854 325)  (854 325)  LC_2 Logic Functioning bit
 (40 5)  (856 325)  (856 325)  LC_2 Logic Functioning bit
 (41 5)  (857 325)  (857 325)  LC_2 Logic Functioning bit
 (43 5)  (859 325)  (859 325)  LC_2 Logic Functioning bit
 (51 5)  (867 325)  (867 325)  Enable bit of Mux _out_links/OutMux2_2 => wire_logic_cluster/lc_2/out sp4_v_b_36
 (53 5)  (869 325)  (869 325)  Enable bit of Mux _out_links/OutMuxb_2 => wire_logic_cluster/lc_2/out sp4_r_v_b_37
 (11 6)  (827 326)  (827 326)  routing T_16_20.sp4_h_l_37 <X> T_16_20.sp4_v_t_40
 (22 6)  (838 326)  (838 326)  Enable bit of Mux _local_links/g1_mux_7 => sp4_v_b_23 lc_trk_g1_7
 (23 6)  (839 326)  (839 326)  routing T_16_20.sp4_v_b_23 <X> T_16_20.lc_trk_g1_7
 (24 6)  (840 326)  (840 326)  routing T_16_20.sp4_v_b_23 <X> T_16_20.lc_trk_g1_7
 (27 6)  (843 326)  (843 326)  routing T_16_20.lc_trk_g1_1 <X> T_16_20.wire_logic_cluster/lc_3/in_1
 (29 6)  (845 326)  (845 326)  Enable bit of Mux _logic_cluster/lcb1_3 => lc_trk_g1_1 wire_logic_cluster/lc_3/in_1
 (31 6)  (847 326)  (847 326)  routing T_16_20.lc_trk_g2_4 <X> T_16_20.wire_logic_cluster/lc_3/in_3
 (32 6)  (848 326)  (848 326)  Enable bit of Mux _logic_cluster/lcb3_3 => lc_trk_g2_4 wire_logic_cluster/lc_3/in_3
 (33 6)  (849 326)  (849 326)  routing T_16_20.lc_trk_g2_4 <X> T_16_20.wire_logic_cluster/lc_3/in_3
 (40 6)  (856 326)  (856 326)  LC_3 Logic Functioning bit
 (42 6)  (858 326)  (858 326)  LC_3 Logic Functioning bit
 (27 7)  (843 327)  (843 327)  routing T_16_20.lc_trk_g3_0 <X> T_16_20.wire_logic_cluster/lc_3/in_0
 (28 7)  (844 327)  (844 327)  routing T_16_20.lc_trk_g3_0 <X> T_16_20.wire_logic_cluster/lc_3/in_0
 (29 7)  (845 327)  (845 327)  Enable bit of Mux _logic_cluster/lcb0_3 => lc_trk_g3_0 wire_logic_cluster/lc_3/in_0
 (32 7)  (848 327)  (848 327)  Enable bit of Mux _logic_cluster/lcb2_3 => lc_trk_g0_3 input_2_3
 (35 7)  (851 327)  (851 327)  routing T_16_20.lc_trk_g0_3 <X> T_16_20.input_2_3
 (40 7)  (856 327)  (856 327)  LC_3 Logic Functioning bit
 (41 7)  (857 327)  (857 327)  LC_3 Logic Functioning bit
 (42 7)  (858 327)  (858 327)  LC_3 Logic Functioning bit
 (17 8)  (833 328)  (833 328)  Enable bit of Mux _local_links/g2_mux_1 => sp4_r_v_b_33 lc_trk_g2_1
 (22 8)  (838 328)  (838 328)  Enable bit of Mux _local_links/g2_mux_3 => sp4_r_v_b_35 lc_trk_g2_3
 (27 8)  (843 328)  (843 328)  routing T_16_20.lc_trk_g3_2 <X> T_16_20.wire_logic_cluster/lc_4/in_1
 (28 8)  (844 328)  (844 328)  routing T_16_20.lc_trk_g3_2 <X> T_16_20.wire_logic_cluster/lc_4/in_1
 (29 8)  (845 328)  (845 328)  Enable bit of Mux _logic_cluster/lcb1_4 => lc_trk_g3_2 wire_logic_cluster/lc_4/in_1
 (31 8)  (847 328)  (847 328)  routing T_16_20.lc_trk_g2_5 <X> T_16_20.wire_logic_cluster/lc_4/in_3
 (32 8)  (848 328)  (848 328)  Enable bit of Mux _logic_cluster/lcb3_4 => lc_trk_g2_5 wire_logic_cluster/lc_4/in_3
 (33 8)  (849 328)  (849 328)  routing T_16_20.lc_trk_g2_5 <X> T_16_20.wire_logic_cluster/lc_4/in_3
 (38 8)  (854 328)  (854 328)  LC_4 Logic Functioning bit
 (41 8)  (857 328)  (857 328)  LC_4 Logic Functioning bit
 (45 8)  (861 328)  (861 328)  LC_4 Logic Functioning bit
 (50 8)  (866 328)  (866 328)  Cascade bit: LH_LC04_inmux02_5

 (18 9)  (834 329)  (834 329)  routing T_16_20.sp4_r_v_b_33 <X> T_16_20.lc_trk_g2_1
 (21 9)  (837 329)  (837 329)  routing T_16_20.sp4_r_v_b_35 <X> T_16_20.lc_trk_g2_3
 (27 9)  (843 329)  (843 329)  routing T_16_20.lc_trk_g1_1 <X> T_16_20.wire_logic_cluster/lc_4/in_0
 (29 9)  (845 329)  (845 329)  Enable bit of Mux _logic_cluster/lcb0_4 => lc_trk_g1_1 wire_logic_cluster/lc_4/in_0
 (30 9)  (846 329)  (846 329)  routing T_16_20.lc_trk_g3_2 <X> T_16_20.wire_logic_cluster/lc_4/in_1
 (38 9)  (854 329)  (854 329)  LC_4 Logic Functioning bit
 (51 9)  (867 329)  (867 329)  Enable bit of Mux _out_links/OutMux1_4 => wire_logic_cluster/lc_4/out sp4_v_b_24
 (53 9)  (869 329)  (869 329)  Enable bit of Mux _out_links/OutMuxb_4 => wire_logic_cluster/lc_4/out sp4_r_v_b_41
 (5 10)  (821 330)  (821 330)  routing T_16_20.sp4_v_t_43 <X> T_16_20.sp4_h_l_43
 (14 10)  (830 330)  (830 330)  routing T_16_20.wire_logic_cluster/lc_4/out <X> T_16_20.lc_trk_g2_4
 (17 10)  (833 330)  (833 330)  Enable bit of Mux _local_links/g2_mux_5 => sp4_r_v_b_13 lc_trk_g2_5
 (22 10)  (838 330)  (838 330)  Enable bit of Mux _local_links/g2_mux_7 => sp4_r_v_b_39 lc_trk_g2_7
 (27 10)  (843 330)  (843 330)  routing T_16_20.lc_trk_g3_3 <X> T_16_20.wire_logic_cluster/lc_5/in_1
 (28 10)  (844 330)  (844 330)  routing T_16_20.lc_trk_g3_3 <X> T_16_20.wire_logic_cluster/lc_5/in_1
 (29 10)  (845 330)  (845 330)  Enable bit of Mux _logic_cluster/lcb1_5 => lc_trk_g3_3 wire_logic_cluster/lc_5/in_1
 (32 10)  (848 330)  (848 330)  Enable bit of Mux _logic_cluster/lcb3_5 => lc_trk_g3_1 wire_logic_cluster/lc_5/in_3
 (33 10)  (849 330)  (849 330)  routing T_16_20.lc_trk_g3_1 <X> T_16_20.wire_logic_cluster/lc_5/in_3
 (34 10)  (850 330)  (850 330)  routing T_16_20.lc_trk_g3_1 <X> T_16_20.wire_logic_cluster/lc_5/in_3
 (37 10)  (853 330)  (853 330)  LC_5 Logic Functioning bit
 (42 10)  (858 330)  (858 330)  LC_5 Logic Functioning bit
 (43 10)  (859 330)  (859 330)  LC_5 Logic Functioning bit
 (6 11)  (822 331)  (822 331)  routing T_16_20.sp4_v_t_43 <X> T_16_20.sp4_h_l_43
 (17 11)  (833 331)  (833 331)  Enable bit of Mux _local_links/g2_mux_4 => wire_logic_cluster/lc_4/out lc_trk_g2_4
 (21 11)  (837 331)  (837 331)  routing T_16_20.sp4_r_v_b_39 <X> T_16_20.lc_trk_g2_7
 (26 11)  (842 331)  (842 331)  routing T_16_20.lc_trk_g2_3 <X> T_16_20.wire_logic_cluster/lc_5/in_0
 (28 11)  (844 331)  (844 331)  routing T_16_20.lc_trk_g2_3 <X> T_16_20.wire_logic_cluster/lc_5/in_0
 (29 11)  (845 331)  (845 331)  Enable bit of Mux _logic_cluster/lcb0_5 => lc_trk_g2_3 wire_logic_cluster/lc_5/in_0
 (30 11)  (846 331)  (846 331)  routing T_16_20.lc_trk_g3_3 <X> T_16_20.wire_logic_cluster/lc_5/in_1
 (32 11)  (848 331)  (848 331)  Enable bit of Mux _logic_cluster/lcb2_5 => lc_trk_g2_1 input_2_5
 (33 11)  (849 331)  (849 331)  routing T_16_20.lc_trk_g2_1 <X> T_16_20.input_2_5
 (42 11)  (858 331)  (858 331)  LC_5 Logic Functioning bit
 (43 11)  (859 331)  (859 331)  LC_5 Logic Functioning bit
 (15 12)  (831 332)  (831 332)  routing T_16_20.tnr_op_1 <X> T_16_20.lc_trk_g3_1
 (17 12)  (833 332)  (833 332)  Enable bit of Mux _local_links/g3_mux_1 => tnr_op_1 lc_trk_g3_1
 (22 12)  (838 332)  (838 332)  Enable bit of Mux _local_links/g3_mux_3 => sp12_v_b_11 lc_trk_g3_3
 (23 12)  (839 332)  (839 332)  routing T_16_20.sp12_v_b_11 <X> T_16_20.lc_trk_g3_3
 (26 12)  (842 332)  (842 332)  routing T_16_20.lc_trk_g3_5 <X> T_16_20.wire_logic_cluster/lc_6/in_0
 (29 12)  (845 332)  (845 332)  Enable bit of Mux _logic_cluster/lcb1_6 => lc_trk_g0_7 wire_logic_cluster/lc_6/in_1
 (30 12)  (846 332)  (846 332)  routing T_16_20.lc_trk_g0_7 <X> T_16_20.wire_logic_cluster/lc_6/in_1
 (31 12)  (847 332)  (847 332)  routing T_16_20.lc_trk_g2_7 <X> T_16_20.wire_logic_cluster/lc_6/in_3
 (32 12)  (848 332)  (848 332)  Enable bit of Mux _logic_cluster/lcb3_6 => lc_trk_g2_7 wire_logic_cluster/lc_6/in_3
 (33 12)  (849 332)  (849 332)  routing T_16_20.lc_trk_g2_7 <X> T_16_20.wire_logic_cluster/lc_6/in_3
 (38 12)  (854 332)  (854 332)  LC_6 Logic Functioning bit
 (39 12)  (855 332)  (855 332)  LC_6 Logic Functioning bit
 (40 12)  (856 332)  (856 332)  LC_6 Logic Functioning bit
 (41 12)  (857 332)  (857 332)  LC_6 Logic Functioning bit
 (50 12)  (866 332)  (866 332)  Cascade bit: LH_LC06_inmux02_5

 (52 12)  (868 332)  (868 332)  Enable bit of Mux _out_links/OutMux3_6 => wire_logic_cluster/lc_6/out sp12_v_b_12
 (14 13)  (830 333)  (830 333)  routing T_16_20.sp12_v_b_16 <X> T_16_20.lc_trk_g3_0
 (16 13)  (832 333)  (832 333)  routing T_16_20.sp12_v_b_16 <X> T_16_20.lc_trk_g3_0
 (17 13)  (833 333)  (833 333)  Enable bit of Mux _local_links/g3_mux_0 => sp12_v_b_16 lc_trk_g3_0
 (22 13)  (838 333)  (838 333)  Enable bit of Mux _local_links/g3_mux_2 => sp4_r_v_b_18 lc_trk_g3_2
 (27 13)  (843 333)  (843 333)  routing T_16_20.lc_trk_g3_5 <X> T_16_20.wire_logic_cluster/lc_6/in_0
 (28 13)  (844 333)  (844 333)  routing T_16_20.lc_trk_g3_5 <X> T_16_20.wire_logic_cluster/lc_6/in_0
 (29 13)  (845 333)  (845 333)  Enable bit of Mux _logic_cluster/lcb0_6 => lc_trk_g3_5 wire_logic_cluster/lc_6/in_0
 (30 13)  (846 333)  (846 333)  routing T_16_20.lc_trk_g0_7 <X> T_16_20.wire_logic_cluster/lc_6/in_1
 (31 13)  (847 333)  (847 333)  routing T_16_20.lc_trk_g2_7 <X> T_16_20.wire_logic_cluster/lc_6/in_3
 (38 13)  (854 333)  (854 333)  LC_6 Logic Functioning bit
 (40 13)  (856 333)  (856 333)  LC_6 Logic Functioning bit
 (41 13)  (857 333)  (857 333)  LC_6 Logic Functioning bit
 (17 14)  (833 334)  (833 334)  Enable bit of Mux _local_links/g3_mux_5 => sp4_r_v_b_21 lc_trk_g3_5
 (27 14)  (843 334)  (843 334)  routing T_16_20.lc_trk_g1_3 <X> T_16_20.wire_logic_cluster/lc_7/in_1
 (29 14)  (845 334)  (845 334)  Enable bit of Mux _logic_cluster/lcb1_7 => lc_trk_g1_3 wire_logic_cluster/lc_7/in_1
 (32 14)  (848 334)  (848 334)  Enable bit of Mux _logic_cluster/lcb3_7 => lc_trk_g1_1 wire_logic_cluster/lc_7/in_3
 (34 14)  (850 334)  (850 334)  routing T_16_20.lc_trk_g1_1 <X> T_16_20.wire_logic_cluster/lc_7/in_3
 (37 14)  (853 334)  (853 334)  LC_7 Logic Functioning bit
 (39 14)  (855 334)  (855 334)  LC_7 Logic Functioning bit
 (40 14)  (856 334)  (856 334)  LC_7 Logic Functioning bit
 (41 14)  (857 334)  (857 334)  LC_7 Logic Functioning bit
 (42 14)  (858 334)  (858 334)  LC_7 Logic Functioning bit
 (43 14)  (859 334)  (859 334)  LC_7 Logic Functioning bit
 (22 15)  (838 335)  (838 335)  Enable bit of Mux _local_links/g3_mux_6 => tnl_op_6 lc_trk_g3_6
 (24 15)  (840 335)  (840 335)  routing T_16_20.tnl_op_6 <X> T_16_20.lc_trk_g3_6
 (25 15)  (841 335)  (841 335)  routing T_16_20.tnl_op_6 <X> T_16_20.lc_trk_g3_6
 (27 15)  (843 335)  (843 335)  routing T_16_20.lc_trk_g3_0 <X> T_16_20.wire_logic_cluster/lc_7/in_0
 (28 15)  (844 335)  (844 335)  routing T_16_20.lc_trk_g3_0 <X> T_16_20.wire_logic_cluster/lc_7/in_0
 (29 15)  (845 335)  (845 335)  Enable bit of Mux _logic_cluster/lcb0_7 => lc_trk_g3_0 wire_logic_cluster/lc_7/in_0
 (30 15)  (846 335)  (846 335)  routing T_16_20.lc_trk_g1_3 <X> T_16_20.wire_logic_cluster/lc_7/in_1
 (40 15)  (856 335)  (856 335)  LC_7 Logic Functioning bit
 (41 15)  (857 335)  (857 335)  LC_7 Logic Functioning bit
 (42 15)  (858 335)  (858 335)  LC_7 Logic Functioning bit
 (43 15)  (859 335)  (859 335)  LC_7 Logic Functioning bit


LogicTile_17_20

 (19 0)  (893 320)  (893 320)  Enable bit of Mux _span_links/cross_mux_vert_1 => sp12_v_t_0 sp4_v_b_13
 (8 1)  (882 321)  (882 321)  routing T_17_20.sp4_h_r_1 <X> T_17_20.sp4_v_b_1


LogicTile_18_20

 (3 0)  (931 320)  (931 320)  routing T_18_20.sp12_h_r_0 <X> T_18_20.sp12_v_b_0
 (3 1)  (931 321)  (931 321)  routing T_18_20.sp12_h_r_0 <X> T_18_20.sp12_v_b_0
 (19 13)  (947 333)  (947 333)  Enable bit of Mux _span_links/cross_mux_horz_0 => sp12_h_r_0 sp4_h_l_1


LogicTile_22_20

 (19 2)  (1163 322)  (1163 322)  Enable bit of Mux _span_links/cross_mux_vert_3 => sp12_v_b_7 sp4_v_b_15


LogicTile_26_20

 (3 15)  (1351 335)  (1351 335)  routing T_26_20.sp12_h_l_22 <X> T_26_20.sp12_v_t_22


LogicTile_30_20

 (3 2)  (1567 322)  (1567 322)  routing T_30_20.sp12_h_r_0 <X> T_30_20.sp12_h_l_23
 (3 3)  (1567 323)  (1567 323)  routing T_30_20.sp12_h_r_0 <X> T_30_20.sp12_h_l_23


IO_Tile_33_20

 (3 1)  (1729 321)  (1729 321)  IO control bit: IORIGHT_REN_1

 (2 6)  (1728 326)  (1728 326)  IO control bit: IORIGHT_REN_0

 (3 6)  (1729 326)  (1729 326)  IO control bit: IORIGHT_IE_1

 (16 9)  (1742 329)  (1742 329)  Enable bit of Mux _out_links/OutMuxa_2 => wire_io_cluster/io_1/D_IN_0 span12_horz_4
 (17 13)  (1743 333)  (1743 333)  IOB_1 IO Functioning bit


IO_Tile_0_19

 (3 1)  (14 305)  (14 305)  IO control bit: IOLEFT_REN_1

 (2 6)  (15 310)  (15 310)  IO control bit: IOLEFT_REN_0



LogicTile_3_19

 (3 4)  (129 308)  (129 308)  routing T_3_19.sp12_v_t_23 <X> T_3_19.sp12_h_r_0


LogicTile_4_19

 (19 10)  (199 314)  (199 314)  Enable bit of Mux _span_links/cross_mux_vert_11 => sp12_v_b_23 sp4_v_b_23


LogicTile_7_19

 (3 4)  (345 308)  (345 308)  routing T_7_19.sp12_v_t_23 <X> T_7_19.sp12_h_r_0
 (3 14)  (345 318)  (345 318)  routing T_7_19.sp12_h_r_1 <X> T_7_19.sp12_v_t_22
 (3 15)  (345 319)  (345 319)  routing T_7_19.sp12_h_r_1 <X> T_7_19.sp12_v_t_22


LogicTile_11_19

 (2 0)  (548 304)  (548 304)  Enable bit of Mux _span_links/cross_mux_horz_4 => sp12_h_r_8 sp4_h_l_5
 (3 0)  (549 304)  (549 304)  routing T_11_19.sp12_h_r_0 <X> T_11_19.sp12_v_b_0
 (27 0)  (573 304)  (573 304)  routing T_11_19.lc_trk_g3_0 <X> T_11_19.wire_logic_cluster/lc_0/in_1
 (28 0)  (574 304)  (574 304)  routing T_11_19.lc_trk_g3_0 <X> T_11_19.wire_logic_cluster/lc_0/in_1
 (29 0)  (575 304)  (575 304)  Enable bit of Mux _logic_cluster/lcb1_0 => lc_trk_g3_0 wire_logic_cluster/lc_0/in_1
 (32 0)  (578 304)  (578 304)  Enable bit of Mux _logic_cluster/lcb3_0 => wire_logic_cluster/carry_in_mux/cout wire_logic_cluster/lc_0/in_3
 (36 0)  (582 304)  (582 304)  LC_0 Logic Functioning bit
 (37 0)  (583 304)  (583 304)  LC_0 Logic Functioning bit
 (38 0)  (584 304)  (584 304)  LC_0 Logic Functioning bit
 (39 0)  (585 304)  (585 304)  LC_0 Logic Functioning bit
 (44 0)  (590 304)  (590 304)  LC_0 Logic Functioning bit
 (45 0)  (591 304)  (591 304)  LC_0 Logic Functioning bit
 (3 1)  (549 305)  (549 305)  routing T_11_19.sp12_h_r_0 <X> T_11_19.sp12_v_b_0
 (40 1)  (586 305)  (586 305)  LC_0 Logic Functioning bit
 (41 1)  (587 305)  (587 305)  LC_0 Logic Functioning bit
 (42 1)  (588 305)  (588 305)  LC_0 Logic Functioning bit
 (43 1)  (589 305)  (589 305)  LC_0 Logic Functioning bit
 (45 1)  (591 305)  (591 305)  LC_0 Logic Functioning bit
 (50 1)  (596 305)  (596 305)  Carry_In_Mux bit 

 (2 2)  (548 306)  (548 306)  Enable bit of Mux _global_links/clk_mux => glb_netwk_1 wire_logic_cluster/lc_7/clk
 (27 2)  (573 306)  (573 306)  routing T_11_19.lc_trk_g3_1 <X> T_11_19.wire_logic_cluster/lc_1/in_1
 (28 2)  (574 306)  (574 306)  routing T_11_19.lc_trk_g3_1 <X> T_11_19.wire_logic_cluster/lc_1/in_1
 (29 2)  (575 306)  (575 306)  Enable bit of Mux _logic_cluster/lcb1_1 => lc_trk_g3_1 wire_logic_cluster/lc_1/in_1
 (32 2)  (578 306)  (578 306)  Enable bit of Mux _logic_cluster/lcb3_1 => wire_logic_cluster/lc_0/cout wire_logic_cluster/lc_1/in_3
 (36 2)  (582 306)  (582 306)  LC_1 Logic Functioning bit
 (37 2)  (583 306)  (583 306)  LC_1 Logic Functioning bit
 (38 2)  (584 306)  (584 306)  LC_1 Logic Functioning bit
 (39 2)  (585 306)  (585 306)  LC_1 Logic Functioning bit
 (44 2)  (590 306)  (590 306)  LC_1 Logic Functioning bit
 (45 2)  (591 306)  (591 306)  LC_1 Logic Functioning bit
 (46 2)  (592 306)  (592 306)  Enable bit of Mux _out_links/OutMux7_1 => wire_logic_cluster/lc_1/out sp4_h_l_7
 (0 3)  (546 307)  (546 307)  routing T_11_19.glb_netwk_1 <X> T_11_19.wire_logic_cluster/lc_7/clk
 (40 3)  (586 307)  (586 307)  LC_1 Logic Functioning bit
 (41 3)  (587 307)  (587 307)  LC_1 Logic Functioning bit
 (42 3)  (588 307)  (588 307)  LC_1 Logic Functioning bit
 (43 3)  (589 307)  (589 307)  LC_1 Logic Functioning bit
 (45 3)  (591 307)  (591 307)  LC_1 Logic Functioning bit
 (21 4)  (567 308)  (567 308)  routing T_11_19.wire_logic_cluster/lc_3/out <X> T_11_19.lc_trk_g1_3
 (22 4)  (568 308)  (568 308)  Enable bit of Mux _local_links/g1_mux_3 => wire_logic_cluster/lc_3/out lc_trk_g1_3
 (25 4)  (571 308)  (571 308)  routing T_11_19.wire_logic_cluster/lc_2/out <X> T_11_19.lc_trk_g1_2
 (27 4)  (573 308)  (573 308)  routing T_11_19.lc_trk_g1_2 <X> T_11_19.wire_logic_cluster/lc_2/in_1
 (29 4)  (575 308)  (575 308)  Enable bit of Mux _logic_cluster/lcb1_2 => lc_trk_g1_2 wire_logic_cluster/lc_2/in_1
 (32 4)  (578 308)  (578 308)  Enable bit of Mux _logic_cluster/lcb3_2 => wire_logic_cluster/lc_1/cout wire_logic_cluster/lc_2/in_3
 (36 4)  (582 308)  (582 308)  LC_2 Logic Functioning bit
 (37 4)  (583 308)  (583 308)  LC_2 Logic Functioning bit
 (38 4)  (584 308)  (584 308)  LC_2 Logic Functioning bit
 (39 4)  (585 308)  (585 308)  LC_2 Logic Functioning bit
 (44 4)  (590 308)  (590 308)  LC_2 Logic Functioning bit
 (45 4)  (591 308)  (591 308)  LC_2 Logic Functioning bit
 (22 5)  (568 309)  (568 309)  Enable bit of Mux _local_links/g1_mux_2 => wire_logic_cluster/lc_2/out lc_trk_g1_2
 (30 5)  (576 309)  (576 309)  routing T_11_19.lc_trk_g1_2 <X> T_11_19.wire_logic_cluster/lc_2/in_1
 (40 5)  (586 309)  (586 309)  LC_2 Logic Functioning bit
 (41 5)  (587 309)  (587 309)  LC_2 Logic Functioning bit
 (42 5)  (588 309)  (588 309)  LC_2 Logic Functioning bit
 (43 5)  (589 309)  (589 309)  LC_2 Logic Functioning bit
 (45 5)  (591 309)  (591 309)  LC_2 Logic Functioning bit
 (51 5)  (597 309)  (597 309)  Enable bit of Mux _out_links/OutMux2_2 => wire_logic_cluster/lc_2/out sp4_v_b_36
 (14 6)  (560 310)  (560 310)  routing T_11_19.sp4_h_l_1 <X> T_11_19.lc_trk_g1_4
 (17 6)  (563 310)  (563 310)  Enable bit of Mux _local_links/g1_mux_5 => wire_logic_cluster/lc_5/out lc_trk_g1_5
 (18 6)  (564 310)  (564 310)  routing T_11_19.wire_logic_cluster/lc_5/out <X> T_11_19.lc_trk_g1_5
 (21 6)  (567 310)  (567 310)  routing T_11_19.wire_logic_cluster/lc_7/out <X> T_11_19.lc_trk_g1_7
 (22 6)  (568 310)  (568 310)  Enable bit of Mux _local_links/g1_mux_7 => wire_logic_cluster/lc_7/out lc_trk_g1_7
 (27 6)  (573 310)  (573 310)  routing T_11_19.lc_trk_g1_3 <X> T_11_19.wire_logic_cluster/lc_3/in_1
 (29 6)  (575 310)  (575 310)  Enable bit of Mux _logic_cluster/lcb1_3 => lc_trk_g1_3 wire_logic_cluster/lc_3/in_1
 (32 6)  (578 310)  (578 310)  Enable bit of Mux _logic_cluster/lcb3_3 => wire_logic_cluster/lc_2/cout wire_logic_cluster/lc_3/in_3
 (36 6)  (582 310)  (582 310)  LC_3 Logic Functioning bit
 (37 6)  (583 310)  (583 310)  LC_3 Logic Functioning bit
 (38 6)  (584 310)  (584 310)  LC_3 Logic Functioning bit
 (39 6)  (585 310)  (585 310)  LC_3 Logic Functioning bit
 (44 6)  (590 310)  (590 310)  LC_3 Logic Functioning bit
 (45 6)  (591 310)  (591 310)  LC_3 Logic Functioning bit
 (15 7)  (561 311)  (561 311)  routing T_11_19.sp4_h_l_1 <X> T_11_19.lc_trk_g1_4
 (16 7)  (562 311)  (562 311)  routing T_11_19.sp4_h_l_1 <X> T_11_19.lc_trk_g1_4
 (17 7)  (563 311)  (563 311)  Enable bit of Mux _local_links/g1_mux_4 => sp4_h_l_1 lc_trk_g1_4
 (30 7)  (576 311)  (576 311)  routing T_11_19.lc_trk_g1_3 <X> T_11_19.wire_logic_cluster/lc_3/in_1
 (40 7)  (586 311)  (586 311)  LC_3 Logic Functioning bit
 (41 7)  (587 311)  (587 311)  LC_3 Logic Functioning bit
 (42 7)  (588 311)  (588 311)  LC_3 Logic Functioning bit
 (43 7)  (589 311)  (589 311)  LC_3 Logic Functioning bit
 (45 7)  (591 311)  (591 311)  LC_3 Logic Functioning bit
 (51 7)  (597 311)  (597 311)  Enable bit of Mux _out_links/OutMux2_3 => wire_logic_cluster/lc_3/out sp4_v_b_38
 (2 8)  (548 312)  (548 312)  Enable bit of Mux _span_links/cross_mux_horz_8 => sp12_h_r_16 sp4_h_l_9
 (27 8)  (573 312)  (573 312)  routing T_11_19.lc_trk_g3_4 <X> T_11_19.wire_logic_cluster/lc_4/in_1
 (28 8)  (574 312)  (574 312)  routing T_11_19.lc_trk_g3_4 <X> T_11_19.wire_logic_cluster/lc_4/in_1
 (29 8)  (575 312)  (575 312)  Enable bit of Mux _logic_cluster/lcb1_4 => lc_trk_g3_4 wire_logic_cluster/lc_4/in_1
 (30 8)  (576 312)  (576 312)  routing T_11_19.lc_trk_g3_4 <X> T_11_19.wire_logic_cluster/lc_4/in_1
 (32 8)  (578 312)  (578 312)  Enable bit of Mux _logic_cluster/lcb3_4 => wire_logic_cluster/lc_3/cout wire_logic_cluster/lc_4/in_3
 (36 8)  (582 312)  (582 312)  LC_4 Logic Functioning bit
 (37 8)  (583 312)  (583 312)  LC_4 Logic Functioning bit
 (38 8)  (584 312)  (584 312)  LC_4 Logic Functioning bit
 (39 8)  (585 312)  (585 312)  LC_4 Logic Functioning bit
 (44 8)  (590 312)  (590 312)  LC_4 Logic Functioning bit
 (45 8)  (591 312)  (591 312)  LC_4 Logic Functioning bit
 (51 8)  (597 312)  (597 312)  Enable bit of Mux _out_links/OutMux2_4 => wire_logic_cluster/lc_4/out sp4_v_t_29
 (40 9)  (586 313)  (586 313)  LC_4 Logic Functioning bit
 (41 9)  (587 313)  (587 313)  LC_4 Logic Functioning bit
 (42 9)  (588 313)  (588 313)  LC_4 Logic Functioning bit
 (43 9)  (589 313)  (589 313)  LC_4 Logic Functioning bit
 (45 9)  (591 313)  (591 313)  LC_4 Logic Functioning bit
 (27 10)  (573 314)  (573 314)  routing T_11_19.lc_trk_g1_5 <X> T_11_19.wire_logic_cluster/lc_5/in_1
 (29 10)  (575 314)  (575 314)  Enable bit of Mux _logic_cluster/lcb1_5 => lc_trk_g1_5 wire_logic_cluster/lc_5/in_1
 (30 10)  (576 314)  (576 314)  routing T_11_19.lc_trk_g1_5 <X> T_11_19.wire_logic_cluster/lc_5/in_1
 (32 10)  (578 314)  (578 314)  Enable bit of Mux _logic_cluster/lcb3_5 => wire_logic_cluster/lc_4/cout wire_logic_cluster/lc_5/in_3
 (36 10)  (582 314)  (582 314)  LC_5 Logic Functioning bit
 (37 10)  (583 314)  (583 314)  LC_5 Logic Functioning bit
 (38 10)  (584 314)  (584 314)  LC_5 Logic Functioning bit
 (39 10)  (585 314)  (585 314)  LC_5 Logic Functioning bit
 (44 10)  (590 314)  (590 314)  LC_5 Logic Functioning bit
 (45 10)  (591 314)  (591 314)  LC_5 Logic Functioning bit
 (40 11)  (586 315)  (586 315)  LC_5 Logic Functioning bit
 (41 11)  (587 315)  (587 315)  LC_5 Logic Functioning bit
 (42 11)  (588 315)  (588 315)  LC_5 Logic Functioning bit
 (43 11)  (589 315)  (589 315)  LC_5 Logic Functioning bit
 (45 11)  (591 315)  (591 315)  LC_5 Logic Functioning bit
 (46 11)  (592 315)  (592 315)  Enable bit of Mux _out_links/OutMux6_5 => wire_logic_cluster/lc_5/out sp4_h_r_10
 (14 12)  (560 316)  (560 316)  routing T_11_19.wire_logic_cluster/lc_0/out <X> T_11_19.lc_trk_g3_0
 (17 12)  (563 316)  (563 316)  Enable bit of Mux _local_links/g3_mux_1 => wire_logic_cluster/lc_1/out lc_trk_g3_1
 (18 12)  (564 316)  (564 316)  routing T_11_19.wire_logic_cluster/lc_1/out <X> T_11_19.lc_trk_g3_1
 (27 12)  (573 316)  (573 316)  routing T_11_19.lc_trk_g1_4 <X> T_11_19.wire_logic_cluster/lc_6/in_1
 (29 12)  (575 316)  (575 316)  Enable bit of Mux _logic_cluster/lcb1_6 => lc_trk_g1_4 wire_logic_cluster/lc_6/in_1
 (30 12)  (576 316)  (576 316)  routing T_11_19.lc_trk_g1_4 <X> T_11_19.wire_logic_cluster/lc_6/in_1
 (32 12)  (578 316)  (578 316)  Enable bit of Mux _logic_cluster/lcb3_6 => wire_logic_cluster/lc_5/cout wire_logic_cluster/lc_6/in_3
 (36 12)  (582 316)  (582 316)  LC_6 Logic Functioning bit
 (37 12)  (583 316)  (583 316)  LC_6 Logic Functioning bit
 (38 12)  (584 316)  (584 316)  LC_6 Logic Functioning bit
 (39 12)  (585 316)  (585 316)  LC_6 Logic Functioning bit
 (44 12)  (590 316)  (590 316)  LC_6 Logic Functioning bit
 (45 12)  (591 316)  (591 316)  LC_6 Logic Functioning bit
 (17 13)  (563 317)  (563 317)  Enable bit of Mux _local_links/g3_mux_0 => wire_logic_cluster/lc_0/out lc_trk_g3_0
 (40 13)  (586 317)  (586 317)  LC_6 Logic Functioning bit
 (41 13)  (587 317)  (587 317)  LC_6 Logic Functioning bit
 (42 13)  (588 317)  (588 317)  LC_6 Logic Functioning bit
 (43 13)  (589 317)  (589 317)  LC_6 Logic Functioning bit
 (45 13)  (591 317)  (591 317)  LC_6 Logic Functioning bit
 (46 13)  (592 317)  (592 317)  Enable bit of Mux _out_links/OutMux6_6 => wire_logic_cluster/lc_6/out sp4_h_l_1
 (0 14)  (546 318)  (546 318)  routing T_11_19.lc_trk_g3_5 <X> T_11_19.wire_logic_cluster/lc_7/s_r
 (1 14)  (547 318)  (547 318)  Enable bit of Mux _global_links/set_rst_mux => lc_trk_g3_5 wire_logic_cluster/lc_7/s_r
 (14 14)  (560 318)  (560 318)  routing T_11_19.wire_logic_cluster/lc_4/out <X> T_11_19.lc_trk_g3_4
 (17 14)  (563 318)  (563 318)  Enable bit of Mux _local_links/g3_mux_5 => sp4_r_v_b_21 lc_trk_g3_5
 (27 14)  (573 318)  (573 318)  routing T_11_19.lc_trk_g1_7 <X> T_11_19.wire_logic_cluster/lc_7/in_1
 (29 14)  (575 318)  (575 318)  Enable bit of Mux _logic_cluster/lcb1_7 => lc_trk_g1_7 wire_logic_cluster/lc_7/in_1
 (30 14)  (576 318)  (576 318)  routing T_11_19.lc_trk_g1_7 <X> T_11_19.wire_logic_cluster/lc_7/in_1
 (32 14)  (578 318)  (578 318)  Enable bit of Mux _logic_cluster/lcb3_7 => wire_logic_cluster/lc_6/cout wire_logic_cluster/lc_7/in_3
 (37 14)  (583 318)  (583 318)  LC_7 Logic Functioning bit
 (39 14)  (585 318)  (585 318)  LC_7 Logic Functioning bit
 (41 14)  (587 318)  (587 318)  LC_7 Logic Functioning bit
 (43 14)  (589 318)  (589 318)  LC_7 Logic Functioning bit
 (45 14)  (591 318)  (591 318)  LC_7 Logic Functioning bit
 (51 14)  (597 318)  (597 318)  Enable bit of Mux _out_links/OutMux2_7 => wire_logic_cluster/lc_7/out sp4_v_b_46
 (0 15)  (546 319)  (546 319)  routing T_11_19.lc_trk_g3_5 <X> T_11_19.wire_logic_cluster/lc_7/s_r
 (1 15)  (547 319)  (547 319)  routing T_11_19.lc_trk_g3_5 <X> T_11_19.wire_logic_cluster/lc_7/s_r
 (17 15)  (563 319)  (563 319)  Enable bit of Mux _local_links/g3_mux_4 => wire_logic_cluster/lc_4/out lc_trk_g3_4
 (30 15)  (576 319)  (576 319)  routing T_11_19.lc_trk_g1_7 <X> T_11_19.wire_logic_cluster/lc_7/in_1
 (37 15)  (583 319)  (583 319)  LC_7 Logic Functioning bit
 (39 15)  (585 319)  (585 319)  LC_7 Logic Functioning bit
 (41 15)  (587 319)  (587 319)  LC_7 Logic Functioning bit
 (43 15)  (589 319)  (589 319)  LC_7 Logic Functioning bit
 (45 15)  (591 319)  (591 319)  LC_7 Logic Functioning bit


LogicTile_12_19

 (17 0)  (617 304)  (617 304)  Enable bit of Mux _local_links/g0_mux_1 => sp4_r_v_b_25 lc_trk_g0_1
 (22 0)  (622 304)  (622 304)  Enable bit of Mux _local_links/g0_mux_3 => sp12_h_l_16 lc_trk_g0_3
 (23 0)  (623 304)  (623 304)  routing T_12_19.sp12_h_l_16 <X> T_12_19.lc_trk_g0_3
 (26 0)  (626 304)  (626 304)  routing T_12_19.lc_trk_g0_6 <X> T_12_19.wire_logic_cluster/lc_0/in_0
 (28 0)  (628 304)  (628 304)  routing T_12_19.lc_trk_g2_7 <X> T_12_19.wire_logic_cluster/lc_0/in_1
 (29 0)  (629 304)  (629 304)  Enable bit of Mux _logic_cluster/lcb1_0 => lc_trk_g2_7 wire_logic_cluster/lc_0/in_1
 (30 0)  (630 304)  (630 304)  routing T_12_19.lc_trk_g2_7 <X> T_12_19.wire_logic_cluster/lc_0/in_1
 (31 0)  (631 304)  (631 304)  routing T_12_19.lc_trk_g3_6 <X> T_12_19.wire_logic_cluster/lc_0/in_3
 (32 0)  (632 304)  (632 304)  Enable bit of Mux _logic_cluster/lcb3_0 => lc_trk_g3_6 wire_logic_cluster/lc_0/in_3
 (33 0)  (633 304)  (633 304)  routing T_12_19.lc_trk_g3_6 <X> T_12_19.wire_logic_cluster/lc_0/in_3
 (34 0)  (634 304)  (634 304)  routing T_12_19.lc_trk_g3_6 <X> T_12_19.wire_logic_cluster/lc_0/in_3
 (38 0)  (638 304)  (638 304)  LC_0 Logic Functioning bit
 (15 1)  (615 305)  (615 305)  routing T_12_19.bot_op_0 <X> T_12_19.lc_trk_g0_0
 (17 1)  (617 305)  (617 305)  Enable bit of Mux _local_links/g0_mux_0 => bot_op_0 lc_trk_g0_0
 (21 1)  (621 305)  (621 305)  routing T_12_19.sp12_h_l_16 <X> T_12_19.lc_trk_g0_3
 (26 1)  (626 305)  (626 305)  routing T_12_19.lc_trk_g0_6 <X> T_12_19.wire_logic_cluster/lc_0/in_0
 (29 1)  (629 305)  (629 305)  Enable bit of Mux _logic_cluster/lcb0_0 => lc_trk_g0_6 wire_logic_cluster/lc_0/in_0
 (30 1)  (630 305)  (630 305)  routing T_12_19.lc_trk_g2_7 <X> T_12_19.wire_logic_cluster/lc_0/in_1
 (31 1)  (631 305)  (631 305)  routing T_12_19.lc_trk_g3_6 <X> T_12_19.wire_logic_cluster/lc_0/in_3
 (32 1)  (632 305)  (632 305)  Enable bit of Mux _logic_cluster/lcb2_0 => lc_trk_g1_3 input_2_0
 (34 1)  (634 305)  (634 305)  routing T_12_19.lc_trk_g1_3 <X> T_12_19.input_2_0
 (35 1)  (635 305)  (635 305)  routing T_12_19.lc_trk_g1_3 <X> T_12_19.input_2_0
 (0 2)  (600 306)  (600 306)  routing T_12_19.glb_netwk_6 <X> T_12_19.wire_logic_cluster/lc_7/clk
 (1 2)  (601 306)  (601 306)  routing T_12_19.glb_netwk_6 <X> T_12_19.wire_logic_cluster/lc_7/clk
 (2 2)  (602 306)  (602 306)  Enable bit of Mux _global_links/clk_mux => glb_netwk_6 wire_logic_cluster/lc_7/clk
 (17 2)  (617 306)  (617 306)  Enable bit of Mux _local_links/g0_mux_5 => bnr_op_5 lc_trk_g0_5
 (18 2)  (618 306)  (618 306)  routing T_12_19.bnr_op_5 <X> T_12_19.lc_trk_g0_5
 (21 2)  (621 306)  (621 306)  routing T_12_19.sp4_v_b_15 <X> T_12_19.lc_trk_g0_7
 (22 2)  (622 306)  (622 306)  Enable bit of Mux _local_links/g0_mux_7 => sp4_v_b_15 lc_trk_g0_7
 (23 2)  (623 306)  (623 306)  routing T_12_19.sp4_v_b_15 <X> T_12_19.lc_trk_g0_7
 (25 2)  (625 306)  (625 306)  routing T_12_19.sp4_h_l_11 <X> T_12_19.lc_trk_g0_6
 (29 2)  (629 306)  (629 306)  Enable bit of Mux _logic_cluster/lcb1_1 => lc_trk_g0_0 wire_logic_cluster/lc_1/in_1
 (32 2)  (632 306)  (632 306)  Enable bit of Mux _logic_cluster/lcb3_1 => lc_trk_g3_1 wire_logic_cluster/lc_1/in_3
 (33 2)  (633 306)  (633 306)  routing T_12_19.lc_trk_g3_1 <X> T_12_19.wire_logic_cluster/lc_1/in_3
 (34 2)  (634 306)  (634 306)  routing T_12_19.lc_trk_g3_1 <X> T_12_19.wire_logic_cluster/lc_1/in_3
 (36 2)  (636 306)  (636 306)  LC_1 Logic Functioning bit
 (38 2)  (638 306)  (638 306)  LC_1 Logic Functioning bit
 (43 2)  (643 306)  (643 306)  LC_1 Logic Functioning bit
 (45 2)  (645 306)  (645 306)  LC_1 Logic Functioning bit
 (47 2)  (647 306)  (647 306)  Enable bit of Mux _out_links/OutMux5_1 => wire_logic_cluster/lc_1/out sp12_h_r_10
 (50 2)  (650 306)  (650 306)  Cascade bit: LH_LC01_inmux02_5

 (18 3)  (618 307)  (618 307)  routing T_12_19.bnr_op_5 <X> T_12_19.lc_trk_g0_5
 (21 3)  (621 307)  (621 307)  routing T_12_19.sp4_v_b_15 <X> T_12_19.lc_trk_g0_7
 (22 3)  (622 307)  (622 307)  Enable bit of Mux _local_links/g0_mux_6 => sp4_h_l_11 lc_trk_g0_6
 (23 3)  (623 307)  (623 307)  routing T_12_19.sp4_h_l_11 <X> T_12_19.lc_trk_g0_6
 (24 3)  (624 307)  (624 307)  routing T_12_19.sp4_h_l_11 <X> T_12_19.lc_trk_g0_6
 (25 3)  (625 307)  (625 307)  routing T_12_19.sp4_h_l_11 <X> T_12_19.lc_trk_g0_6
 (29 3)  (629 307)  (629 307)  Enable bit of Mux _logic_cluster/lcb0_1 => lc_trk_g0_1 wire_logic_cluster/lc_1/in_0
 (39 3)  (639 307)  (639 307)  LC_1 Logic Functioning bit
 (15 4)  (615 308)  (615 308)  routing T_12_19.bot_op_1 <X> T_12_19.lc_trk_g1_1
 (17 4)  (617 308)  (617 308)  Enable bit of Mux _local_links/g1_mux_1 => bot_op_1 lc_trk_g1_1
 (21 4)  (621 308)  (621 308)  routing T_12_19.bnr_op_3 <X> T_12_19.lc_trk_g1_3
 (22 4)  (622 308)  (622 308)  Enable bit of Mux _local_links/g1_mux_3 => bnr_op_3 lc_trk_g1_3
 (21 5)  (621 309)  (621 309)  routing T_12_19.bnr_op_3 <X> T_12_19.lc_trk_g1_3
 (14 6)  (614 310)  (614 310)  routing T_12_19.wire_logic_cluster/lc_4/out <X> T_12_19.lc_trk_g1_4
 (17 6)  (617 310)  (617 310)  Enable bit of Mux _local_links/g1_mux_5 => bnr_op_5 lc_trk_g1_5
 (18 6)  (618 310)  (618 310)  routing T_12_19.bnr_op_5 <X> T_12_19.lc_trk_g1_5
 (28 6)  (628 310)  (628 310)  routing T_12_19.lc_trk_g2_6 <X> T_12_19.wire_logic_cluster/lc_3/in_1
 (29 6)  (629 310)  (629 310)  Enable bit of Mux _logic_cluster/lcb1_3 => lc_trk_g2_6 wire_logic_cluster/lc_3/in_1
 (30 6)  (630 310)  (630 310)  routing T_12_19.lc_trk_g2_6 <X> T_12_19.wire_logic_cluster/lc_3/in_1
 (31 6)  (631 310)  (631 310)  routing T_12_19.lc_trk_g1_5 <X> T_12_19.wire_logic_cluster/lc_3/in_3
 (32 6)  (632 310)  (632 310)  Enable bit of Mux _logic_cluster/lcb3_3 => lc_trk_g1_5 wire_logic_cluster/lc_3/in_3
 (34 6)  (634 310)  (634 310)  routing T_12_19.lc_trk_g1_5 <X> T_12_19.wire_logic_cluster/lc_3/in_3
 (36 6)  (636 310)  (636 310)  LC_3 Logic Functioning bit
 (37 6)  (637 310)  (637 310)  LC_3 Logic Functioning bit
 (38 6)  (638 310)  (638 310)  LC_3 Logic Functioning bit
 (39 6)  (639 310)  (639 310)  LC_3 Logic Functioning bit
 (40 6)  (640 310)  (640 310)  LC_3 Logic Functioning bit
 (42 6)  (642 310)  (642 310)  LC_3 Logic Functioning bit
 (46 6)  (646 310)  (646 310)  Enable bit of Mux _out_links/OutMux7_3 => wire_logic_cluster/lc_3/out sp4_h_l_11
 (17 7)  (617 311)  (617 311)  Enable bit of Mux _local_links/g1_mux_4 => wire_logic_cluster/lc_4/out lc_trk_g1_4
 (18 7)  (618 311)  (618 311)  routing T_12_19.bnr_op_5 <X> T_12_19.lc_trk_g1_5
 (30 7)  (630 311)  (630 311)  routing T_12_19.lc_trk_g2_6 <X> T_12_19.wire_logic_cluster/lc_3/in_1
 (36 7)  (636 311)  (636 311)  LC_3 Logic Functioning bit
 (37 7)  (637 311)  (637 311)  LC_3 Logic Functioning bit
 (38 7)  (638 311)  (638 311)  LC_3 Logic Functioning bit
 (39 7)  (639 311)  (639 311)  LC_3 Logic Functioning bit
 (40 7)  (640 311)  (640 311)  LC_3 Logic Functioning bit
 (42 7)  (642 311)  (642 311)  LC_3 Logic Functioning bit
 (12 8)  (612 312)  (612 312)  routing T_12_19.sp4_v_t_45 <X> T_12_19.sp4_h_r_8
 (26 8)  (626 312)  (626 312)  routing T_12_19.lc_trk_g3_7 <X> T_12_19.wire_logic_cluster/lc_4/in_0
 (29 8)  (629 312)  (629 312)  Enable bit of Mux _logic_cluster/lcb1_4 => lc_trk_g0_3 wire_logic_cluster/lc_4/in_1
 (31 8)  (631 312)  (631 312)  routing T_12_19.lc_trk_g0_7 <X> T_12_19.wire_logic_cluster/lc_4/in_3
 (32 8)  (632 312)  (632 312)  Enable bit of Mux _logic_cluster/lcb3_4 => lc_trk_g0_7 wire_logic_cluster/lc_4/in_3
 (37 8)  (637 312)  (637 312)  LC_4 Logic Functioning bit
 (39 8)  (639 312)  (639 312)  LC_4 Logic Functioning bit
 (40 8)  (640 312)  (640 312)  LC_4 Logic Functioning bit
 (42 8)  (642 312)  (642 312)  LC_4 Logic Functioning bit
 (26 9)  (626 313)  (626 313)  routing T_12_19.lc_trk_g3_7 <X> T_12_19.wire_logic_cluster/lc_4/in_0
 (27 9)  (627 313)  (627 313)  routing T_12_19.lc_trk_g3_7 <X> T_12_19.wire_logic_cluster/lc_4/in_0
 (28 9)  (628 313)  (628 313)  routing T_12_19.lc_trk_g3_7 <X> T_12_19.wire_logic_cluster/lc_4/in_0
 (29 9)  (629 313)  (629 313)  Enable bit of Mux _logic_cluster/lcb0_4 => lc_trk_g3_7 wire_logic_cluster/lc_4/in_0
 (30 9)  (630 313)  (630 313)  routing T_12_19.lc_trk_g0_3 <X> T_12_19.wire_logic_cluster/lc_4/in_1
 (31 9)  (631 313)  (631 313)  routing T_12_19.lc_trk_g0_7 <X> T_12_19.wire_logic_cluster/lc_4/in_3
 (36 9)  (636 313)  (636 313)  LC_4 Logic Functioning bit
 (38 9)  (638 313)  (638 313)  LC_4 Logic Functioning bit
 (40 9)  (640 313)  (640 313)  LC_4 Logic Functioning bit
 (42 9)  (642 313)  (642 313)  LC_4 Logic Functioning bit
 (16 10)  (616 314)  (616 314)  routing T_12_19.sp4_v_b_37 <X> T_12_19.lc_trk_g2_5
 (17 10)  (617 314)  (617 314)  Enable bit of Mux _local_links/g2_mux_5 => sp4_v_b_37 lc_trk_g2_5
 (18 10)  (618 314)  (618 314)  routing T_12_19.sp4_v_b_37 <X> T_12_19.lc_trk_g2_5
 (22 10)  (622 314)  (622 314)  Enable bit of Mux _local_links/g2_mux_7 => sp4_r_v_b_15 lc_trk_g2_7
 (25 10)  (625 314)  (625 314)  routing T_12_19.wire_logic_cluster/lc_6/out <X> T_12_19.lc_trk_g2_6
 (26 10)  (626 314)  (626 314)  routing T_12_19.lc_trk_g0_7 <X> T_12_19.wire_logic_cluster/lc_5/in_0
 (27 10)  (627 314)  (627 314)  routing T_12_19.lc_trk_g3_3 <X> T_12_19.wire_logic_cluster/lc_5/in_1
 (28 10)  (628 314)  (628 314)  routing T_12_19.lc_trk_g3_3 <X> T_12_19.wire_logic_cluster/lc_5/in_1
 (29 10)  (629 314)  (629 314)  Enable bit of Mux _logic_cluster/lcb1_5 => lc_trk_g3_3 wire_logic_cluster/lc_5/in_1
 (31 10)  (631 314)  (631 314)  routing T_12_19.lc_trk_g2_4 <X> T_12_19.wire_logic_cluster/lc_5/in_3
 (32 10)  (632 314)  (632 314)  Enable bit of Mux _logic_cluster/lcb3_5 => lc_trk_g2_4 wire_logic_cluster/lc_5/in_3
 (33 10)  (633 314)  (633 314)  routing T_12_19.lc_trk_g2_4 <X> T_12_19.wire_logic_cluster/lc_5/in_3
 (35 10)  (635 314)  (635 314)  routing T_12_19.lc_trk_g2_5 <X> T_12_19.input_2_5
 (36 10)  (636 314)  (636 314)  LC_5 Logic Functioning bit
 (38 10)  (638 314)  (638 314)  LC_5 Logic Functioning bit
 (17 11)  (617 315)  (617 315)  Enable bit of Mux _local_links/g2_mux_4 => sp4_r_v_b_12 lc_trk_g2_4
 (18 11)  (618 315)  (618 315)  routing T_12_19.sp4_v_b_37 <X> T_12_19.lc_trk_g2_5
 (22 11)  (622 315)  (622 315)  Enable bit of Mux _local_links/g2_mux_6 => wire_logic_cluster/lc_6/out lc_trk_g2_6
 (26 11)  (626 315)  (626 315)  routing T_12_19.lc_trk_g0_7 <X> T_12_19.wire_logic_cluster/lc_5/in_0
 (29 11)  (629 315)  (629 315)  Enable bit of Mux _logic_cluster/lcb0_5 => lc_trk_g0_7 wire_logic_cluster/lc_5/in_0
 (30 11)  (630 315)  (630 315)  routing T_12_19.lc_trk_g3_3 <X> T_12_19.wire_logic_cluster/lc_5/in_1
 (32 11)  (632 315)  (632 315)  Enable bit of Mux _logic_cluster/lcb2_5 => lc_trk_g2_5 input_2_5
 (33 11)  (633 315)  (633 315)  routing T_12_19.lc_trk_g2_5 <X> T_12_19.input_2_5
 (36 11)  (636 315)  (636 315)  LC_5 Logic Functioning bit
 (37 11)  (637 315)  (637 315)  LC_5 Logic Functioning bit
 (39 11)  (639 315)  (639 315)  LC_5 Logic Functioning bit
 (17 12)  (617 316)  (617 316)  Enable bit of Mux _local_links/g3_mux_1 => wire_logic_cluster/lc_1/out lc_trk_g3_1
 (18 12)  (618 316)  (618 316)  routing T_12_19.wire_logic_cluster/lc_1/out <X> T_12_19.lc_trk_g3_1
 (21 12)  (621 316)  (621 316)  routing T_12_19.sp4_h_r_35 <X> T_12_19.lc_trk_g3_3
 (22 12)  (622 316)  (622 316)  Enable bit of Mux _local_links/g3_mux_3 => sp4_h_r_35 lc_trk_g3_3
 (23 12)  (623 316)  (623 316)  routing T_12_19.sp4_h_r_35 <X> T_12_19.lc_trk_g3_3
 (24 12)  (624 316)  (624 316)  routing T_12_19.sp4_h_r_35 <X> T_12_19.lc_trk_g3_3
 (26 12)  (626 316)  (626 316)  routing T_12_19.lc_trk_g2_6 <X> T_12_19.wire_logic_cluster/lc_6/in_0
 (29 12)  (629 316)  (629 316)  Enable bit of Mux _logic_cluster/lcb1_6 => lc_trk_g0_1 wire_logic_cluster/lc_6/in_1
 (31 12)  (631 316)  (631 316)  routing T_12_19.lc_trk_g1_4 <X> T_12_19.wire_logic_cluster/lc_6/in_3
 (32 12)  (632 316)  (632 316)  Enable bit of Mux _logic_cluster/lcb3_6 => lc_trk_g1_4 wire_logic_cluster/lc_6/in_3
 (34 12)  (634 316)  (634 316)  routing T_12_19.lc_trk_g1_4 <X> T_12_19.wire_logic_cluster/lc_6/in_3
 (36 12)  (636 316)  (636 316)  LC_6 Logic Functioning bit
 (38 12)  (638 316)  (638 316)  LC_6 Logic Functioning bit
 (41 12)  (641 316)  (641 316)  LC_6 Logic Functioning bit
 (45 12)  (645 316)  (645 316)  LC_6 Logic Functioning bit
 (50 12)  (650 316)  (650 316)  Cascade bit: LH_LC06_inmux02_5

 (26 13)  (626 317)  (626 317)  routing T_12_19.lc_trk_g2_6 <X> T_12_19.wire_logic_cluster/lc_6/in_0
 (28 13)  (628 317)  (628 317)  routing T_12_19.lc_trk_g2_6 <X> T_12_19.wire_logic_cluster/lc_6/in_0
 (29 13)  (629 317)  (629 317)  Enable bit of Mux _logic_cluster/lcb0_6 => lc_trk_g2_6 wire_logic_cluster/lc_6/in_0
 (36 13)  (636 317)  (636 317)  LC_6 Logic Functioning bit
 (52 13)  (652 317)  (652 317)  Enable bit of Mux _out_links/OutMux9_6 => wire_logic_cluster/lc_6/out sp4_r_v_b_13
 (21 14)  (621 318)  (621 318)  routing T_12_19.sp4_v_t_18 <X> T_12_19.lc_trk_g3_7
 (22 14)  (622 318)  (622 318)  Enable bit of Mux _local_links/g3_mux_7 => sp4_v_t_18 lc_trk_g3_7
 (23 14)  (623 318)  (623 318)  routing T_12_19.sp4_v_t_18 <X> T_12_19.lc_trk_g3_7
 (25 14)  (625 318)  (625 318)  routing T_12_19.rgt_op_6 <X> T_12_19.lc_trk_g3_6
 (26 14)  (626 318)  (626 318)  routing T_12_19.lc_trk_g0_5 <X> T_12_19.wire_logic_cluster/lc_7/in_0
 (27 14)  (627 318)  (627 318)  routing T_12_19.lc_trk_g1_1 <X> T_12_19.wire_logic_cluster/lc_7/in_1
 (29 14)  (629 318)  (629 318)  Enable bit of Mux _logic_cluster/lcb1_7 => lc_trk_g1_1 wire_logic_cluster/lc_7/in_1
 (32 14)  (632 318)  (632 318)  Enable bit of Mux _logic_cluster/lcb3_7 => lc_trk_g1_3 wire_logic_cluster/lc_7/in_3
 (34 14)  (634 318)  (634 318)  routing T_12_19.lc_trk_g1_3 <X> T_12_19.wire_logic_cluster/lc_7/in_3
 (35 14)  (635 318)  (635 318)  routing T_12_19.lc_trk_g3_6 <X> T_12_19.input_2_7
 (36 14)  (636 318)  (636 318)  LC_7 Logic Functioning bit
 (38 14)  (638 318)  (638 318)  LC_7 Logic Functioning bit
 (39 14)  (639 318)  (639 318)  LC_7 Logic Functioning bit
 (40 14)  (640 318)  (640 318)  LC_7 Logic Functioning bit
 (41 14)  (641 318)  (641 318)  LC_7 Logic Functioning bit
 (43 14)  (643 318)  (643 318)  LC_7 Logic Functioning bit
 (22 15)  (622 319)  (622 319)  Enable bit of Mux _local_links/g3_mux_6 => rgt_op_6 lc_trk_g3_6
 (24 15)  (624 319)  (624 319)  routing T_12_19.rgt_op_6 <X> T_12_19.lc_trk_g3_6
 (29 15)  (629 319)  (629 319)  Enable bit of Mux _logic_cluster/lcb0_7 => lc_trk_g0_5 wire_logic_cluster/lc_7/in_0
 (31 15)  (631 319)  (631 319)  routing T_12_19.lc_trk_g1_3 <X> T_12_19.wire_logic_cluster/lc_7/in_3
 (32 15)  (632 319)  (632 319)  Enable bit of Mux _logic_cluster/lcb2_7 => lc_trk_g3_6 input_2_7
 (33 15)  (633 319)  (633 319)  routing T_12_19.lc_trk_g3_6 <X> T_12_19.input_2_7
 (34 15)  (634 319)  (634 319)  routing T_12_19.lc_trk_g3_6 <X> T_12_19.input_2_7
 (35 15)  (635 319)  (635 319)  routing T_12_19.lc_trk_g3_6 <X> T_12_19.input_2_7
 (37 15)  (637 319)  (637 319)  LC_7 Logic Functioning bit
 (40 15)  (640 319)  (640 319)  LC_7 Logic Functioning bit
 (42 15)  (642 319)  (642 319)  LC_7 Logic Functioning bit
 (48 15)  (648 319)  (648 319)  Enable bit of Mux _out_links/OutMux0_7 => wire_logic_cluster/lc_7/out sp4_v_t_3


LogicTile_13_19

 (22 0)  (676 304)  (676 304)  Enable bit of Mux _local_links/g0_mux_3 => bot_op_3 lc_trk_g0_3
 (24 0)  (678 304)  (678 304)  routing T_13_19.bot_op_3 <X> T_13_19.lc_trk_g0_3
 (27 0)  (681 304)  (681 304)  routing T_13_19.lc_trk_g1_6 <X> T_13_19.wire_logic_cluster/lc_0/in_1
 (29 0)  (683 304)  (683 304)  Enable bit of Mux _logic_cluster/lcb1_0 => lc_trk_g1_6 wire_logic_cluster/lc_0/in_1
 (30 0)  (684 304)  (684 304)  routing T_13_19.lc_trk_g1_6 <X> T_13_19.wire_logic_cluster/lc_0/in_1
 (31 0)  (685 304)  (685 304)  routing T_13_19.lc_trk_g0_7 <X> T_13_19.wire_logic_cluster/lc_0/in_3
 (32 0)  (686 304)  (686 304)  Enable bit of Mux _logic_cluster/lcb3_0 => lc_trk_g0_7 wire_logic_cluster/lc_0/in_3
 (35 0)  (689 304)  (689 304)  routing T_13_19.lc_trk_g1_5 <X> T_13_19.input_2_0
 (36 0)  (690 304)  (690 304)  LC_0 Logic Functioning bit
 (37 0)  (691 304)  (691 304)  LC_0 Logic Functioning bit
 (38 0)  (692 304)  (692 304)  LC_0 Logic Functioning bit
 (39 0)  (693 304)  (693 304)  LC_0 Logic Functioning bit
 (40 0)  (694 304)  (694 304)  LC_0 Logic Functioning bit
 (41 0)  (695 304)  (695 304)  LC_0 Logic Functioning bit
 (42 0)  (696 304)  (696 304)  LC_0 Logic Functioning bit
 (43 0)  (697 304)  (697 304)  LC_0 Logic Functioning bit
 (27 1)  (681 305)  (681 305)  routing T_13_19.lc_trk_g3_1 <X> T_13_19.wire_logic_cluster/lc_0/in_0
 (28 1)  (682 305)  (682 305)  routing T_13_19.lc_trk_g3_1 <X> T_13_19.wire_logic_cluster/lc_0/in_0
 (29 1)  (683 305)  (683 305)  Enable bit of Mux _logic_cluster/lcb0_0 => lc_trk_g3_1 wire_logic_cluster/lc_0/in_0
 (30 1)  (684 305)  (684 305)  routing T_13_19.lc_trk_g1_6 <X> T_13_19.wire_logic_cluster/lc_0/in_1
 (31 1)  (685 305)  (685 305)  routing T_13_19.lc_trk_g0_7 <X> T_13_19.wire_logic_cluster/lc_0/in_3
 (32 1)  (686 305)  (686 305)  Enable bit of Mux _logic_cluster/lcb2_0 => lc_trk_g1_5 input_2_0
 (34 1)  (688 305)  (688 305)  routing T_13_19.lc_trk_g1_5 <X> T_13_19.input_2_0
 (36 1)  (690 305)  (690 305)  LC_0 Logic Functioning bit
 (37 1)  (691 305)  (691 305)  LC_0 Logic Functioning bit
 (38 1)  (692 305)  (692 305)  LC_0 Logic Functioning bit
 (41 1)  (695 305)  (695 305)  LC_0 Logic Functioning bit
 (43 1)  (697 305)  (697 305)  LC_0 Logic Functioning bit
 (0 2)  (654 306)  (654 306)  routing T_13_19.glb_netwk_6 <X> T_13_19.wire_logic_cluster/lc_7/clk
 (1 2)  (655 306)  (655 306)  routing T_13_19.glb_netwk_6 <X> T_13_19.wire_logic_cluster/lc_7/clk
 (2 2)  (656 306)  (656 306)  Enable bit of Mux _global_links/clk_mux => glb_netwk_6 wire_logic_cluster/lc_7/clk
 (4 2)  (658 306)  (658 306)  routing T_13_19.sp4_h_r_0 <X> T_13_19.sp4_v_t_37
 (15 2)  (669 306)  (669 306)  routing T_13_19.bot_op_5 <X> T_13_19.lc_trk_g0_5
 (17 2)  (671 306)  (671 306)  Enable bit of Mux _local_links/g0_mux_5 => bot_op_5 lc_trk_g0_5
 (21 2)  (675 306)  (675 306)  routing T_13_19.sp4_v_b_15 <X> T_13_19.lc_trk_g0_7
 (22 2)  (676 306)  (676 306)  Enable bit of Mux _local_links/g0_mux_7 => sp4_v_b_15 lc_trk_g0_7
 (23 2)  (677 306)  (677 306)  routing T_13_19.sp4_v_b_15 <X> T_13_19.lc_trk_g0_7
 (25 2)  (679 306)  (679 306)  routing T_13_19.lft_op_6 <X> T_13_19.lc_trk_g0_6
 (28 2)  (682 306)  (682 306)  routing T_13_19.lc_trk_g2_4 <X> T_13_19.wire_logic_cluster/lc_1/in_1
 (29 2)  (683 306)  (683 306)  Enable bit of Mux _logic_cluster/lcb1_1 => lc_trk_g2_4 wire_logic_cluster/lc_1/in_1
 (30 2)  (684 306)  (684 306)  routing T_13_19.lc_trk_g2_4 <X> T_13_19.wire_logic_cluster/lc_1/in_1
 (32 2)  (686 306)  (686 306)  Enable bit of Mux _logic_cluster/lcb3_1 => lc_trk_g2_2 wire_logic_cluster/lc_1/in_3
 (33 2)  (687 306)  (687 306)  routing T_13_19.lc_trk_g2_2 <X> T_13_19.wire_logic_cluster/lc_1/in_3
 (40 2)  (694 306)  (694 306)  LC_1 Logic Functioning bit
 (42 2)  (696 306)  (696 306)  LC_1 Logic Functioning bit
 (5 3)  (659 307)  (659 307)  routing T_13_19.sp4_h_r_0 <X> T_13_19.sp4_v_t_37
 (21 3)  (675 307)  (675 307)  routing T_13_19.sp4_v_b_15 <X> T_13_19.lc_trk_g0_7
 (22 3)  (676 307)  (676 307)  Enable bit of Mux _local_links/g0_mux_6 => lft_op_6 lc_trk_g0_6
 (24 3)  (678 307)  (678 307)  routing T_13_19.lft_op_6 <X> T_13_19.lc_trk_g0_6
 (31 3)  (685 307)  (685 307)  routing T_13_19.lc_trk_g2_2 <X> T_13_19.wire_logic_cluster/lc_1/in_3
 (40 3)  (694 307)  (694 307)  LC_1 Logic Functioning bit
 (42 3)  (696 307)  (696 307)  LC_1 Logic Functioning bit
 (2 4)  (656 308)  (656 308)  Enable bit of Mux _span_links/cross_mux_horz_6 => sp12_h_r_12 sp4_h_l_7
 (22 4)  (676 308)  (676 308)  Enable bit of Mux _local_links/g1_mux_3 => bot_op_3 lc_trk_g1_3
 (24 4)  (678 308)  (678 308)  routing T_13_19.bot_op_3 <X> T_13_19.lc_trk_g1_3
 (28 4)  (682 308)  (682 308)  routing T_13_19.lc_trk_g2_3 <X> T_13_19.wire_logic_cluster/lc_2/in_1
 (29 4)  (683 308)  (683 308)  Enable bit of Mux _logic_cluster/lcb1_2 => lc_trk_g2_3 wire_logic_cluster/lc_2/in_1
 (32 4)  (686 308)  (686 308)  Enable bit of Mux _logic_cluster/lcb3_2 => lc_trk_g0_3 wire_logic_cluster/lc_2/in_3
 (35 4)  (689 308)  (689 308)  routing T_13_19.lc_trk_g2_6 <X> T_13_19.input_2_2
 (36 4)  (690 308)  (690 308)  LC_2 Logic Functioning bit
 (37 4)  (691 308)  (691 308)  LC_2 Logic Functioning bit
 (39 4)  (693 308)  (693 308)  LC_2 Logic Functioning bit
 (40 4)  (694 308)  (694 308)  LC_2 Logic Functioning bit
 (42 4)  (696 308)  (696 308)  LC_2 Logic Functioning bit
 (51 4)  (705 308)  (705 308)  Enable bit of Mux _out_links/OutMux3_2 => wire_logic_cluster/lc_2/out sp12_v_t_3
 (5 5)  (659 309)  (659 309)  routing T_13_19.sp4_h_r_3 <X> T_13_19.sp4_v_b_3
 (8 5)  (662 309)  (662 309)  routing T_13_19.sp4_h_l_47 <X> T_13_19.sp4_v_b_4
 (9 5)  (663 309)  (663 309)  routing T_13_19.sp4_h_l_47 <X> T_13_19.sp4_v_b_4
 (10 5)  (664 309)  (664 309)  routing T_13_19.sp4_h_l_47 <X> T_13_19.sp4_v_b_4
 (27 5)  (681 309)  (681 309)  routing T_13_19.lc_trk_g3_1 <X> T_13_19.wire_logic_cluster/lc_2/in_0
 (28 5)  (682 309)  (682 309)  routing T_13_19.lc_trk_g3_1 <X> T_13_19.wire_logic_cluster/lc_2/in_0
 (29 5)  (683 309)  (683 309)  Enable bit of Mux _logic_cluster/lcb0_2 => lc_trk_g3_1 wire_logic_cluster/lc_2/in_0
 (30 5)  (684 309)  (684 309)  routing T_13_19.lc_trk_g2_3 <X> T_13_19.wire_logic_cluster/lc_2/in_1
 (31 5)  (685 309)  (685 309)  routing T_13_19.lc_trk_g0_3 <X> T_13_19.wire_logic_cluster/lc_2/in_3
 (32 5)  (686 309)  (686 309)  Enable bit of Mux _logic_cluster/lcb2_2 => lc_trk_g2_6 input_2_2
 (33 5)  (687 309)  (687 309)  routing T_13_19.lc_trk_g2_6 <X> T_13_19.input_2_2
 (35 5)  (689 309)  (689 309)  routing T_13_19.lc_trk_g2_6 <X> T_13_19.input_2_2
 (36 5)  (690 309)  (690 309)  LC_2 Logic Functioning bit
 (38 5)  (692 309)  (692 309)  LC_2 Logic Functioning bit
 (41 5)  (695 309)  (695 309)  LC_2 Logic Functioning bit
 (43 5)  (697 309)  (697 309)  LC_2 Logic Functioning bit
 (17 6)  (671 310)  (671 310)  Enable bit of Mux _local_links/g1_mux_5 => bnr_op_5 lc_trk_g1_5
 (18 6)  (672 310)  (672 310)  routing T_13_19.bnr_op_5 <X> T_13_19.lc_trk_g1_5
 (25 6)  (679 310)  (679 310)  routing T_13_19.bnr_op_6 <X> T_13_19.lc_trk_g1_6
 (18 7)  (672 311)  (672 311)  routing T_13_19.bnr_op_5 <X> T_13_19.lc_trk_g1_5
 (22 7)  (676 311)  (676 311)  Enable bit of Mux _local_links/g1_mux_6 => bnr_op_6 lc_trk_g1_6
 (25 7)  (679 311)  (679 311)  routing T_13_19.bnr_op_6 <X> T_13_19.lc_trk_g1_6
 (16 8)  (670 312)  (670 312)  routing T_13_19.sp4_v_t_12 <X> T_13_19.lc_trk_g2_1
 (17 8)  (671 312)  (671 312)  Enable bit of Mux _local_links/g2_mux_1 => sp4_v_t_12 lc_trk_g2_1
 (18 8)  (672 312)  (672 312)  routing T_13_19.sp4_v_t_12 <X> T_13_19.lc_trk_g2_1
 (21 8)  (675 312)  (675 312)  routing T_13_19.bnl_op_3 <X> T_13_19.lc_trk_g2_3
 (22 8)  (676 312)  (676 312)  Enable bit of Mux _local_links/g2_mux_3 => bnl_op_3 lc_trk_g2_3
 (25 8)  (679 312)  (679 312)  routing T_13_19.sp4_h_r_34 <X> T_13_19.lc_trk_g2_2
 (26 8)  (680 312)  (680 312)  routing T_13_19.lc_trk_g2_6 <X> T_13_19.wire_logic_cluster/lc_4/in_0
 (29 8)  (683 312)  (683 312)  Enable bit of Mux _logic_cluster/lcb1_4 => lc_trk_g0_3 wire_logic_cluster/lc_4/in_1
 (31 8)  (685 312)  (685 312)  routing T_13_19.lc_trk_g0_5 <X> T_13_19.wire_logic_cluster/lc_4/in_3
 (32 8)  (686 312)  (686 312)  Enable bit of Mux _logic_cluster/lcb3_4 => lc_trk_g0_5 wire_logic_cluster/lc_4/in_3
 (35 8)  (689 312)  (689 312)  routing T_13_19.lc_trk_g0_6 <X> T_13_19.input_2_4
 (36 8)  (690 312)  (690 312)  LC_4 Logic Functioning bit
 (38 8)  (692 312)  (692 312)  LC_4 Logic Functioning bit
 (40 8)  (694 312)  (694 312)  LC_4 Logic Functioning bit
 (42 8)  (696 312)  (696 312)  LC_4 Logic Functioning bit
 (43 8)  (697 312)  (697 312)  LC_4 Logic Functioning bit
 (52 8)  (706 312)  (706 312)  Enable bit of Mux _out_links/OutMux3_4 => wire_logic_cluster/lc_4/out sp12_v_b_8
 (21 9)  (675 313)  (675 313)  routing T_13_19.bnl_op_3 <X> T_13_19.lc_trk_g2_3
 (22 9)  (676 313)  (676 313)  Enable bit of Mux _local_links/g2_mux_2 => sp4_h_r_34 lc_trk_g2_2
 (23 9)  (677 313)  (677 313)  routing T_13_19.sp4_h_r_34 <X> T_13_19.lc_trk_g2_2
 (24 9)  (678 313)  (678 313)  routing T_13_19.sp4_h_r_34 <X> T_13_19.lc_trk_g2_2
 (26 9)  (680 313)  (680 313)  routing T_13_19.lc_trk_g2_6 <X> T_13_19.wire_logic_cluster/lc_4/in_0
 (28 9)  (682 313)  (682 313)  routing T_13_19.lc_trk_g2_6 <X> T_13_19.wire_logic_cluster/lc_4/in_0
 (29 9)  (683 313)  (683 313)  Enable bit of Mux _logic_cluster/lcb0_4 => lc_trk_g2_6 wire_logic_cluster/lc_4/in_0
 (30 9)  (684 313)  (684 313)  routing T_13_19.lc_trk_g0_3 <X> T_13_19.wire_logic_cluster/lc_4/in_1
 (32 9)  (686 313)  (686 313)  Enable bit of Mux _logic_cluster/lcb2_4 => lc_trk_g0_6 input_2_4
 (35 9)  (689 313)  (689 313)  routing T_13_19.lc_trk_g0_6 <X> T_13_19.input_2_4
 (37 9)  (691 313)  (691 313)  LC_4 Logic Functioning bit
 (39 9)  (693 313)  (693 313)  LC_4 Logic Functioning bit
 (42 9)  (696 313)  (696 313)  LC_4 Logic Functioning bit
 (14 10)  (668 314)  (668 314)  routing T_13_19.sp4_h_r_36 <X> T_13_19.lc_trk_g2_4
 (25 10)  (679 314)  (679 314)  routing T_13_19.wire_logic_cluster/lc_6/out <X> T_13_19.lc_trk_g2_6
 (26 10)  (680 314)  (680 314)  routing T_13_19.lc_trk_g0_5 <X> T_13_19.wire_logic_cluster/lc_5/in_0
 (28 10)  (682 314)  (682 314)  routing T_13_19.lc_trk_g2_6 <X> T_13_19.wire_logic_cluster/lc_5/in_1
 (29 10)  (683 314)  (683 314)  Enable bit of Mux _logic_cluster/lcb1_5 => lc_trk_g2_6 wire_logic_cluster/lc_5/in_1
 (30 10)  (684 314)  (684 314)  routing T_13_19.lc_trk_g2_6 <X> T_13_19.wire_logic_cluster/lc_5/in_1
 (32 10)  (686 314)  (686 314)  Enable bit of Mux _logic_cluster/lcb3_5 => lc_trk_g1_3 wire_logic_cluster/lc_5/in_3
 (34 10)  (688 314)  (688 314)  routing T_13_19.lc_trk_g1_3 <X> T_13_19.wire_logic_cluster/lc_5/in_3
 (35 10)  (689 314)  (689 314)  routing T_13_19.lc_trk_g0_7 <X> T_13_19.input_2_5
 (8 11)  (662 315)  (662 315)  routing T_13_19.sp4_h_r_7 <X> T_13_19.sp4_v_t_42
 (9 11)  (663 315)  (663 315)  routing T_13_19.sp4_h_r_7 <X> T_13_19.sp4_v_t_42
 (15 11)  (669 315)  (669 315)  routing T_13_19.sp4_h_r_36 <X> T_13_19.lc_trk_g2_4
 (16 11)  (670 315)  (670 315)  routing T_13_19.sp4_h_r_36 <X> T_13_19.lc_trk_g2_4
 (17 11)  (671 315)  (671 315)  Enable bit of Mux _local_links/g2_mux_4 => sp4_h_r_36 lc_trk_g2_4
 (22 11)  (676 315)  (676 315)  Enable bit of Mux _local_links/g2_mux_6 => wire_logic_cluster/lc_6/out lc_trk_g2_6
 (29 11)  (683 315)  (683 315)  Enable bit of Mux _logic_cluster/lcb0_5 => lc_trk_g0_5 wire_logic_cluster/lc_5/in_0
 (30 11)  (684 315)  (684 315)  routing T_13_19.lc_trk_g2_6 <X> T_13_19.wire_logic_cluster/lc_5/in_1
 (31 11)  (685 315)  (685 315)  routing T_13_19.lc_trk_g1_3 <X> T_13_19.wire_logic_cluster/lc_5/in_3
 (32 11)  (686 315)  (686 315)  Enable bit of Mux _logic_cluster/lcb2_5 => lc_trk_g0_7 input_2_5
 (35 11)  (689 315)  (689 315)  routing T_13_19.lc_trk_g0_7 <X> T_13_19.input_2_5
 (37 11)  (691 315)  (691 315)  LC_5 Logic Functioning bit
 (16 12)  (670 316)  (670 316)  routing T_13_19.sp4_v_t_12 <X> T_13_19.lc_trk_g3_1
 (17 12)  (671 316)  (671 316)  Enable bit of Mux _local_links/g3_mux_1 => sp4_v_t_12 lc_trk_g3_1
 (18 12)  (672 316)  (672 316)  routing T_13_19.sp4_v_t_12 <X> T_13_19.lc_trk_g3_1
 (28 12)  (682 316)  (682 316)  routing T_13_19.lc_trk_g2_1 <X> T_13_19.wire_logic_cluster/lc_6/in_1
 (29 12)  (683 316)  (683 316)  Enable bit of Mux _logic_cluster/lcb1_6 => lc_trk_g2_1 wire_logic_cluster/lc_6/in_1
 (31 12)  (685 316)  (685 316)  routing T_13_19.lc_trk_g3_6 <X> T_13_19.wire_logic_cluster/lc_6/in_3
 (32 12)  (686 316)  (686 316)  Enable bit of Mux _logic_cluster/lcb3_6 => lc_trk_g3_6 wire_logic_cluster/lc_6/in_3
 (33 12)  (687 316)  (687 316)  routing T_13_19.lc_trk_g3_6 <X> T_13_19.wire_logic_cluster/lc_6/in_3
 (34 12)  (688 316)  (688 316)  routing T_13_19.lc_trk_g3_6 <X> T_13_19.wire_logic_cluster/lc_6/in_3
 (36 12)  (690 316)  (690 316)  LC_6 Logic Functioning bit
 (38 12)  (692 316)  (692 316)  LC_6 Logic Functioning bit
 (43 12)  (697 316)  (697 316)  LC_6 Logic Functioning bit
 (45 12)  (699 316)  (699 316)  LC_6 Logic Functioning bit
 (47 12)  (701 316)  (701 316)  Enable bit of Mux _out_links/OutMux4_6 => wire_logic_cluster/lc_6/out sp12_h_l_3
 (50 12)  (704 316)  (704 316)  Cascade bit: LH_LC06_inmux02_5

 (51 12)  (705 316)  (705 316)  Enable bit of Mux _out_links/OutMux2_6 => wire_logic_cluster/lc_6/out sp4_v_t_33
 (31 13)  (685 317)  (685 317)  routing T_13_19.lc_trk_g3_6 <X> T_13_19.wire_logic_cluster/lc_6/in_3
 (36 13)  (690 317)  (690 317)  LC_6 Logic Functioning bit
 (38 13)  (692 317)  (692 317)  LC_6 Logic Functioning bit
 (43 13)  (697 317)  (697 317)  LC_6 Logic Functioning bit
 (51 13)  (705 317)  (705 317)  Enable bit of Mux _out_links/OutMux1_6 => wire_logic_cluster/lc_6/out sp4_v_t_17
 (52 13)  (706 317)  (706 317)  Enable bit of Mux _out_links/OutMux9_6 => wire_logic_cluster/lc_6/out sp4_r_v_b_13
 (9 14)  (663 318)  (663 318)  routing T_13_19.sp4_v_b_10 <X> T_13_19.sp4_h_l_47
 (25 14)  (679 318)  (679 318)  routing T_13_19.wire_logic_cluster/lc_6/out <X> T_13_19.lc_trk_g3_6
 (22 15)  (676 319)  (676 319)  Enable bit of Mux _local_links/g3_mux_6 => wire_logic_cluster/lc_6/out lc_trk_g3_6


LogicTile_14_19

 (5 0)  (713 304)  (713 304)  routing T_14_19.sp4_h_l_44 <X> T_14_19.sp4_h_r_0
 (27 0)  (735 304)  (735 304)  routing T_14_19.lc_trk_g3_4 <X> T_14_19.wire_logic_cluster/lc_0/in_1
 (28 0)  (736 304)  (736 304)  routing T_14_19.lc_trk_g3_4 <X> T_14_19.wire_logic_cluster/lc_0/in_1
 (29 0)  (737 304)  (737 304)  Enable bit of Mux _logic_cluster/lcb1_0 => lc_trk_g3_4 wire_logic_cluster/lc_0/in_1
 (30 0)  (738 304)  (738 304)  routing T_14_19.lc_trk_g3_4 <X> T_14_19.wire_logic_cluster/lc_0/in_1
 (32 0)  (740 304)  (740 304)  Enable bit of Mux _logic_cluster/lcb3_0 => lc_trk_g3_2 wire_logic_cluster/lc_0/in_3
 (33 0)  (741 304)  (741 304)  routing T_14_19.lc_trk_g3_2 <X> T_14_19.wire_logic_cluster/lc_0/in_3
 (34 0)  (742 304)  (742 304)  routing T_14_19.lc_trk_g3_2 <X> T_14_19.wire_logic_cluster/lc_0/in_3
 (36 0)  (744 304)  (744 304)  LC_0 Logic Functioning bit
 (37 0)  (745 304)  (745 304)  LC_0 Logic Functioning bit
 (38 0)  (746 304)  (746 304)  LC_0 Logic Functioning bit
 (39 0)  (747 304)  (747 304)  LC_0 Logic Functioning bit
 (41 0)  (749 304)  (749 304)  LC_0 Logic Functioning bit
 (43 0)  (751 304)  (751 304)  LC_0 Logic Functioning bit
 (4 1)  (712 305)  (712 305)  routing T_14_19.sp4_h_l_44 <X> T_14_19.sp4_h_r_0
 (8 1)  (716 305)  (716 305)  routing T_14_19.sp4_h_l_42 <X> T_14_19.sp4_v_b_1
 (9 1)  (717 305)  (717 305)  routing T_14_19.sp4_h_l_42 <X> T_14_19.sp4_v_b_1
 (10 1)  (718 305)  (718 305)  routing T_14_19.sp4_h_l_42 <X> T_14_19.sp4_v_b_1
 (22 1)  (730 305)  (730 305)  Enable bit of Mux _local_links/g0_mux_2 => top_op_2 lc_trk_g0_2
 (24 1)  (732 305)  (732 305)  routing T_14_19.top_op_2 <X> T_14_19.lc_trk_g0_2
 (25 1)  (733 305)  (733 305)  routing T_14_19.top_op_2 <X> T_14_19.lc_trk_g0_2
 (31 1)  (739 305)  (739 305)  routing T_14_19.lc_trk_g3_2 <X> T_14_19.wire_logic_cluster/lc_0/in_3
 (36 1)  (744 305)  (744 305)  LC_0 Logic Functioning bit
 (37 1)  (745 305)  (745 305)  LC_0 Logic Functioning bit
 (38 1)  (746 305)  (746 305)  LC_0 Logic Functioning bit
 (39 1)  (747 305)  (747 305)  LC_0 Logic Functioning bit
 (41 1)  (749 305)  (749 305)  LC_0 Logic Functioning bit
 (43 1)  (751 305)  (751 305)  LC_0 Logic Functioning bit
 (0 2)  (708 306)  (708 306)  routing T_14_19.glb_netwk_6 <X> T_14_19.wire_logic_cluster/lc_7/clk
 (1 2)  (709 306)  (709 306)  routing T_14_19.glb_netwk_6 <X> T_14_19.wire_logic_cluster/lc_7/clk
 (2 2)  (710 306)  (710 306)  Enable bit of Mux _global_links/clk_mux => glb_netwk_6 wire_logic_cluster/lc_7/clk
 (26 2)  (734 306)  (734 306)  routing T_14_19.lc_trk_g2_5 <X> T_14_19.wire_logic_cluster/lc_1/in_0
 (27 2)  (735 306)  (735 306)  routing T_14_19.lc_trk_g1_7 <X> T_14_19.wire_logic_cluster/lc_1/in_1
 (29 2)  (737 306)  (737 306)  Enable bit of Mux _logic_cluster/lcb1_1 => lc_trk_g1_7 wire_logic_cluster/lc_1/in_1
 (30 2)  (738 306)  (738 306)  routing T_14_19.lc_trk_g1_7 <X> T_14_19.wire_logic_cluster/lc_1/in_1
 (32 2)  (740 306)  (740 306)  Enable bit of Mux _logic_cluster/lcb3_1 => lc_trk_g3_1 wire_logic_cluster/lc_1/in_3
 (33 2)  (741 306)  (741 306)  routing T_14_19.lc_trk_g3_1 <X> T_14_19.wire_logic_cluster/lc_1/in_3
 (34 2)  (742 306)  (742 306)  routing T_14_19.lc_trk_g3_1 <X> T_14_19.wire_logic_cluster/lc_1/in_3
 (40 2)  (748 306)  (748 306)  LC_1 Logic Functioning bit
 (50 2)  (758 306)  (758 306)  Cascade bit: LH_LC01_inmux02_5

 (28 3)  (736 307)  (736 307)  routing T_14_19.lc_trk_g2_5 <X> T_14_19.wire_logic_cluster/lc_1/in_0
 (29 3)  (737 307)  (737 307)  Enable bit of Mux _logic_cluster/lcb0_1 => lc_trk_g2_5 wire_logic_cluster/lc_1/in_0
 (30 3)  (738 307)  (738 307)  routing T_14_19.lc_trk_g1_7 <X> T_14_19.wire_logic_cluster/lc_1/in_1
 (13 4)  (721 308)  (721 308)  routing T_14_19.sp4_h_l_40 <X> T_14_19.sp4_v_b_5
 (15 4)  (723 308)  (723 308)  routing T_14_19.top_op_1 <X> T_14_19.lc_trk_g1_1
 (17 4)  (725 308)  (725 308)  Enable bit of Mux _local_links/g1_mux_1 => top_op_1 lc_trk_g1_1
 (26 4)  (734 308)  (734 308)  routing T_14_19.lc_trk_g2_4 <X> T_14_19.wire_logic_cluster/lc_2/in_0
 (28 4)  (736 308)  (736 308)  routing T_14_19.lc_trk_g2_5 <X> T_14_19.wire_logic_cluster/lc_2/in_1
 (29 4)  (737 308)  (737 308)  Enable bit of Mux _logic_cluster/lcb1_2 => lc_trk_g2_5 wire_logic_cluster/lc_2/in_1
 (30 4)  (738 308)  (738 308)  routing T_14_19.lc_trk_g2_5 <X> T_14_19.wire_logic_cluster/lc_2/in_1
 (32 4)  (740 308)  (740 308)  Enable bit of Mux _logic_cluster/lcb3_2 => lc_trk_g1_2 wire_logic_cluster/lc_2/in_3
 (34 4)  (742 308)  (742 308)  routing T_14_19.lc_trk_g1_2 <X> T_14_19.wire_logic_cluster/lc_2/in_3
 (36 4)  (744 308)  (744 308)  LC_2 Logic Functioning bit
 (37 4)  (745 308)  (745 308)  LC_2 Logic Functioning bit
 (38 4)  (746 308)  (746 308)  LC_2 Logic Functioning bit
 (39 4)  (747 308)  (747 308)  LC_2 Logic Functioning bit
 (40 4)  (748 308)  (748 308)  LC_2 Logic Functioning bit
 (42 4)  (750 308)  (750 308)  LC_2 Logic Functioning bit
 (12 5)  (720 309)  (720 309)  routing T_14_19.sp4_h_l_40 <X> T_14_19.sp4_v_b_5
 (18 5)  (726 309)  (726 309)  routing T_14_19.top_op_1 <X> T_14_19.lc_trk_g1_1
 (22 5)  (730 309)  (730 309)  Enable bit of Mux _local_links/g1_mux_2 => sp4_h_r_2 lc_trk_g1_2
 (23 5)  (731 309)  (731 309)  routing T_14_19.sp4_h_r_2 <X> T_14_19.lc_trk_g1_2
 (24 5)  (732 309)  (732 309)  routing T_14_19.sp4_h_r_2 <X> T_14_19.lc_trk_g1_2
 (25 5)  (733 309)  (733 309)  routing T_14_19.sp4_h_r_2 <X> T_14_19.lc_trk_g1_2
 (28 5)  (736 309)  (736 309)  routing T_14_19.lc_trk_g2_4 <X> T_14_19.wire_logic_cluster/lc_2/in_0
 (29 5)  (737 309)  (737 309)  Enable bit of Mux _logic_cluster/lcb0_2 => lc_trk_g2_4 wire_logic_cluster/lc_2/in_0
 (31 5)  (739 309)  (739 309)  routing T_14_19.lc_trk_g1_2 <X> T_14_19.wire_logic_cluster/lc_2/in_3
 (36 5)  (744 309)  (744 309)  LC_2 Logic Functioning bit
 (37 5)  (745 309)  (745 309)  LC_2 Logic Functioning bit
 (38 5)  (746 309)  (746 309)  LC_2 Logic Functioning bit
 (39 5)  (747 309)  (747 309)  LC_2 Logic Functioning bit
 (40 5)  (748 309)  (748 309)  LC_2 Logic Functioning bit
 (41 5)  (749 309)  (749 309)  LC_2 Logic Functioning bit
 (42 5)  (750 309)  (750 309)  LC_2 Logic Functioning bit
 (43 5)  (751 309)  (751 309)  LC_2 Logic Functioning bit
 (22 6)  (730 310)  (730 310)  Enable bit of Mux _local_links/g1_mux_7 => sp4_r_v_b_7 lc_trk_g1_7
 (27 6)  (735 310)  (735 310)  routing T_14_19.lc_trk_g1_1 <X> T_14_19.wire_logic_cluster/lc_3/in_1
 (29 6)  (737 310)  (737 310)  Enable bit of Mux _logic_cluster/lcb1_3 => lc_trk_g1_1 wire_logic_cluster/lc_3/in_1
 (32 6)  (740 310)  (740 310)  Enable bit of Mux _logic_cluster/lcb3_3 => lc_trk_g3_1 wire_logic_cluster/lc_3/in_3
 (33 6)  (741 310)  (741 310)  routing T_14_19.lc_trk_g3_1 <X> T_14_19.wire_logic_cluster/lc_3/in_3
 (34 6)  (742 310)  (742 310)  routing T_14_19.lc_trk_g3_1 <X> T_14_19.wire_logic_cluster/lc_3/in_3
 (37 6)  (745 310)  (745 310)  LC_3 Logic Functioning bit
 (38 6)  (746 310)  (746 310)  LC_3 Logic Functioning bit
 (39 6)  (747 310)  (747 310)  LC_3 Logic Functioning bit
 (41 6)  (749 310)  (749 310)  LC_3 Logic Functioning bit
 (50 6)  (758 310)  (758 310)  Cascade bit: LH_LC03_inmux02_5

 (37 7)  (745 311)  (745 311)  LC_3 Logic Functioning bit
 (38 7)  (746 311)  (746 311)  LC_3 Logic Functioning bit
 (39 7)  (747 311)  (747 311)  LC_3 Logic Functioning bit
 (41 7)  (749 311)  (749 311)  LC_3 Logic Functioning bit
 (14 8)  (722 312)  (722 312)  routing T_14_19.sp4_h_l_21 <X> T_14_19.lc_trk_g2_0
 (22 8)  (730 312)  (730 312)  Enable bit of Mux _local_links/g2_mux_3 => sp4_r_v_b_35 lc_trk_g2_3
 (25 8)  (733 312)  (733 312)  routing T_14_19.wire_logic_cluster/lc_2/out <X> T_14_19.lc_trk_g2_2
 (15 9)  (723 313)  (723 313)  routing T_14_19.sp4_h_l_21 <X> T_14_19.lc_trk_g2_0
 (16 9)  (724 313)  (724 313)  routing T_14_19.sp4_h_l_21 <X> T_14_19.lc_trk_g2_0
 (17 9)  (725 313)  (725 313)  Enable bit of Mux _local_links/g2_mux_0 => sp4_h_l_21 lc_trk_g2_0
 (21 9)  (729 313)  (729 313)  routing T_14_19.sp4_r_v_b_35 <X> T_14_19.lc_trk_g2_3
 (22 9)  (730 313)  (730 313)  Enable bit of Mux _local_links/g2_mux_2 => wire_logic_cluster/lc_2/out lc_trk_g2_2
 (17 10)  (725 314)  (725 314)  Enable bit of Mux _local_links/g2_mux_5 => sp4_r_v_b_37 lc_trk_g2_5
 (27 10)  (735 314)  (735 314)  routing T_14_19.lc_trk_g1_7 <X> T_14_19.wire_logic_cluster/lc_5/in_1
 (29 10)  (737 314)  (737 314)  Enable bit of Mux _logic_cluster/lcb1_5 => lc_trk_g1_7 wire_logic_cluster/lc_5/in_1
 (30 10)  (738 314)  (738 314)  routing T_14_19.lc_trk_g1_7 <X> T_14_19.wire_logic_cluster/lc_5/in_1
 (32 10)  (740 314)  (740 314)  Enable bit of Mux _logic_cluster/lcb3_5 => lc_trk_g0_2 wire_logic_cluster/lc_5/in_3
 (37 10)  (745 314)  (745 314)  LC_5 Logic Functioning bit
 (14 11)  (722 315)  (722 315)  routing T_14_19.sp4_r_v_b_36 <X> T_14_19.lc_trk_g2_4
 (17 11)  (725 315)  (725 315)  Enable bit of Mux _local_links/g2_mux_4 => sp4_r_v_b_36 lc_trk_g2_4
 (18 11)  (726 315)  (726 315)  routing T_14_19.sp4_r_v_b_37 <X> T_14_19.lc_trk_g2_5
 (26 11)  (734 315)  (734 315)  routing T_14_19.lc_trk_g1_2 <X> T_14_19.wire_logic_cluster/lc_5/in_0
 (27 11)  (735 315)  (735 315)  routing T_14_19.lc_trk_g1_2 <X> T_14_19.wire_logic_cluster/lc_5/in_0
 (29 11)  (737 315)  (737 315)  Enable bit of Mux _logic_cluster/lcb0_5 => lc_trk_g1_2 wire_logic_cluster/lc_5/in_0
 (30 11)  (738 315)  (738 315)  routing T_14_19.lc_trk_g1_7 <X> T_14_19.wire_logic_cluster/lc_5/in_1
 (31 11)  (739 315)  (739 315)  routing T_14_19.lc_trk_g0_2 <X> T_14_19.wire_logic_cluster/lc_5/in_3
 (32 11)  (740 315)  (740 315)  Enable bit of Mux _logic_cluster/lcb2_5 => lc_trk_g3_2 input_2_5
 (33 11)  (741 315)  (741 315)  routing T_14_19.lc_trk_g3_2 <X> T_14_19.input_2_5
 (34 11)  (742 315)  (742 315)  routing T_14_19.lc_trk_g3_2 <X> T_14_19.input_2_5
 (35 11)  (743 315)  (743 315)  routing T_14_19.lc_trk_g3_2 <X> T_14_19.input_2_5
 (36 11)  (744 315)  (744 315)  LC_5 Logic Functioning bit
 (40 11)  (748 315)  (748 315)  LC_5 Logic Functioning bit
 (42 11)  (750 315)  (750 315)  LC_5 Logic Functioning bit
 (15 12)  (723 316)  (723 316)  routing T_14_19.tnl_op_1 <X> T_14_19.lc_trk_g3_1
 (17 12)  (725 316)  (725 316)  Enable bit of Mux _local_links/g3_mux_1 => tnl_op_1 lc_trk_g3_1
 (26 12)  (734 316)  (734 316)  routing T_14_19.lc_trk_g2_4 <X> T_14_19.wire_logic_cluster/lc_6/in_0
 (27 12)  (735 316)  (735 316)  routing T_14_19.lc_trk_g3_4 <X> T_14_19.wire_logic_cluster/lc_6/in_1
 (28 12)  (736 316)  (736 316)  routing T_14_19.lc_trk_g3_4 <X> T_14_19.wire_logic_cluster/lc_6/in_1
 (29 12)  (737 316)  (737 316)  Enable bit of Mux _logic_cluster/lcb1_6 => lc_trk_g3_4 wire_logic_cluster/lc_6/in_1
 (30 12)  (738 316)  (738 316)  routing T_14_19.lc_trk_g3_4 <X> T_14_19.wire_logic_cluster/lc_6/in_1
 (32 12)  (740 316)  (740 316)  Enable bit of Mux _logic_cluster/lcb3_6 => lc_trk_g1_2 wire_logic_cluster/lc_6/in_3
 (34 12)  (742 316)  (742 316)  routing T_14_19.lc_trk_g1_2 <X> T_14_19.wire_logic_cluster/lc_6/in_3
 (36 12)  (744 316)  (744 316)  LC_6 Logic Functioning bit
 (18 13)  (726 317)  (726 317)  routing T_14_19.tnl_op_1 <X> T_14_19.lc_trk_g3_1
 (22 13)  (730 317)  (730 317)  Enable bit of Mux _local_links/g3_mux_2 => tnr_op_2 lc_trk_g3_2
 (24 13)  (732 317)  (732 317)  routing T_14_19.tnr_op_2 <X> T_14_19.lc_trk_g3_2
 (28 13)  (736 317)  (736 317)  routing T_14_19.lc_trk_g2_4 <X> T_14_19.wire_logic_cluster/lc_6/in_0
 (29 13)  (737 317)  (737 317)  Enable bit of Mux _logic_cluster/lcb0_6 => lc_trk_g2_4 wire_logic_cluster/lc_6/in_0
 (31 13)  (739 317)  (739 317)  routing T_14_19.lc_trk_g1_2 <X> T_14_19.wire_logic_cluster/lc_6/in_3
 (32 13)  (740 317)  (740 317)  Enable bit of Mux _logic_cluster/lcb2_6 => lc_trk_g2_0 input_2_6
 (33 13)  (741 317)  (741 317)  routing T_14_19.lc_trk_g2_0 <X> T_14_19.input_2_6
 (14 14)  (722 318)  (722 318)  routing T_14_19.rgt_op_4 <X> T_14_19.lc_trk_g3_4
 (21 14)  (729 318)  (729 318)  routing T_14_19.wire_logic_cluster/lc_7/out <X> T_14_19.lc_trk_g3_7
 (22 14)  (730 318)  (730 318)  Enable bit of Mux _local_links/g3_mux_7 => wire_logic_cluster/lc_7/out lc_trk_g3_7
 (27 14)  (735 318)  (735 318)  routing T_14_19.lc_trk_g3_7 <X> T_14_19.wire_logic_cluster/lc_7/in_1
 (28 14)  (736 318)  (736 318)  routing T_14_19.lc_trk_g3_7 <X> T_14_19.wire_logic_cluster/lc_7/in_1
 (29 14)  (737 318)  (737 318)  Enable bit of Mux _logic_cluster/lcb1_7 => lc_trk_g3_7 wire_logic_cluster/lc_7/in_1
 (30 14)  (738 318)  (738 318)  routing T_14_19.lc_trk_g3_7 <X> T_14_19.wire_logic_cluster/lc_7/in_1
 (32 14)  (740 318)  (740 318)  Enable bit of Mux _logic_cluster/lcb3_7 => lc_trk_g2_2 wire_logic_cluster/lc_7/in_3
 (33 14)  (741 318)  (741 318)  routing T_14_19.lc_trk_g2_2 <X> T_14_19.wire_logic_cluster/lc_7/in_3
 (36 14)  (744 318)  (744 318)  LC_7 Logic Functioning bit
 (38 14)  (746 318)  (746 318)  LC_7 Logic Functioning bit
 (43 14)  (751 318)  (751 318)  LC_7 Logic Functioning bit
 (45 14)  (753 318)  (753 318)  LC_7 Logic Functioning bit
 (50 14)  (758 318)  (758 318)  Cascade bit: LH_LC07_inmux02_5

 (5 15)  (713 319)  (713 319)  routing T_14_19.sp4_h_l_44 <X> T_14_19.sp4_v_t_44
 (13 15)  (721 319)  (721 319)  routing T_14_19.sp4_v_b_6 <X> T_14_19.sp4_h_l_46
 (15 15)  (723 319)  (723 319)  routing T_14_19.rgt_op_4 <X> T_14_19.lc_trk_g3_4
 (17 15)  (725 319)  (725 319)  Enable bit of Mux _local_links/g3_mux_4 => rgt_op_4 lc_trk_g3_4
 (26 15)  (734 319)  (734 319)  routing T_14_19.lc_trk_g2_3 <X> T_14_19.wire_logic_cluster/lc_7/in_0
 (28 15)  (736 319)  (736 319)  routing T_14_19.lc_trk_g2_3 <X> T_14_19.wire_logic_cluster/lc_7/in_0
 (29 15)  (737 319)  (737 319)  Enable bit of Mux _logic_cluster/lcb0_7 => lc_trk_g2_3 wire_logic_cluster/lc_7/in_0
 (30 15)  (738 319)  (738 319)  routing T_14_19.lc_trk_g3_7 <X> T_14_19.wire_logic_cluster/lc_7/in_1
 (31 15)  (739 319)  (739 319)  routing T_14_19.lc_trk_g2_2 <X> T_14_19.wire_logic_cluster/lc_7/in_3
 (36 15)  (744 319)  (744 319)  LC_7 Logic Functioning bit
 (37 15)  (745 319)  (745 319)  LC_7 Logic Functioning bit
 (38 15)  (746 319)  (746 319)  LC_7 Logic Functioning bit
 (41 15)  (749 319)  (749 319)  LC_7 Logic Functioning bit
 (42 15)  (750 319)  (750 319)  LC_7 Logic Functioning bit
 (43 15)  (751 319)  (751 319)  LC_7 Logic Functioning bit
 (46 15)  (754 319)  (754 319)  Enable bit of Mux _out_links/OutMux6_7 => wire_logic_cluster/lc_7/out sp4_h_r_14


LogicTile_15_19

 (22 1)  (784 305)  (784 305)  Enable bit of Mux _local_links/g0_mux_2 => top_op_2 lc_trk_g0_2
 (24 1)  (786 305)  (786 305)  routing T_15_19.top_op_2 <X> T_15_19.lc_trk_g0_2
 (25 1)  (787 305)  (787 305)  routing T_15_19.top_op_2 <X> T_15_19.lc_trk_g0_2
 (0 2)  (762 306)  (762 306)  routing T_15_19.glb_netwk_6 <X> T_15_19.wire_logic_cluster/lc_7/clk
 (1 2)  (763 306)  (763 306)  routing T_15_19.glb_netwk_6 <X> T_15_19.wire_logic_cluster/lc_7/clk
 (2 2)  (764 306)  (764 306)  Enable bit of Mux _global_links/clk_mux => glb_netwk_6 wire_logic_cluster/lc_7/clk
 (15 4)  (777 308)  (777 308)  routing T_15_19.bot_op_1 <X> T_15_19.lc_trk_g1_1
 (17 4)  (779 308)  (779 308)  Enable bit of Mux _local_links/g1_mux_1 => bot_op_1 lc_trk_g1_1
 (28 4)  (790 308)  (790 308)  routing T_15_19.lc_trk_g2_5 <X> T_15_19.wire_logic_cluster/lc_2/in_1
 (29 4)  (791 308)  (791 308)  Enable bit of Mux _logic_cluster/lcb1_2 => lc_trk_g2_5 wire_logic_cluster/lc_2/in_1
 (30 4)  (792 308)  (792 308)  routing T_15_19.lc_trk_g2_5 <X> T_15_19.wire_logic_cluster/lc_2/in_1
 (32 4)  (794 308)  (794 308)  Enable bit of Mux _logic_cluster/lcb3_2 => lc_trk_g3_0 wire_logic_cluster/lc_2/in_3
 (33 4)  (795 308)  (795 308)  routing T_15_19.lc_trk_g3_0 <X> T_15_19.wire_logic_cluster/lc_2/in_3
 (34 4)  (796 308)  (796 308)  routing T_15_19.lc_trk_g3_0 <X> T_15_19.wire_logic_cluster/lc_2/in_3
 (35 4)  (797 308)  (797 308)  routing T_15_19.lc_trk_g2_4 <X> T_15_19.input_2_2
 (38 4)  (800 308)  (800 308)  LC_2 Logic Functioning bit
 (27 5)  (789 309)  (789 309)  routing T_15_19.lc_trk_g1_1 <X> T_15_19.wire_logic_cluster/lc_2/in_0
 (29 5)  (791 309)  (791 309)  Enable bit of Mux _logic_cluster/lcb0_2 => lc_trk_g1_1 wire_logic_cluster/lc_2/in_0
 (32 5)  (794 309)  (794 309)  Enable bit of Mux _logic_cluster/lcb2_2 => lc_trk_g2_4 input_2_2
 (33 5)  (795 309)  (795 309)  routing T_15_19.lc_trk_g2_4 <X> T_15_19.input_2_2
 (14 6)  (776 310)  (776 310)  routing T_15_19.wire_logic_cluster/lc_4/out <X> T_15_19.lc_trk_g1_4
 (25 6)  (787 310)  (787 310)  routing T_15_19.wire_logic_cluster/lc_6/out <X> T_15_19.lc_trk_g1_6
 (26 6)  (788 310)  (788 310)  routing T_15_19.lc_trk_g2_5 <X> T_15_19.wire_logic_cluster/lc_3/in_0
 (31 6)  (793 310)  (793 310)  routing T_15_19.lc_trk_g3_5 <X> T_15_19.wire_logic_cluster/lc_3/in_3
 (32 6)  (794 310)  (794 310)  Enable bit of Mux _logic_cluster/lcb3_3 => lc_trk_g3_5 wire_logic_cluster/lc_3/in_3
 (33 6)  (795 310)  (795 310)  routing T_15_19.lc_trk_g3_5 <X> T_15_19.wire_logic_cluster/lc_3/in_3
 (34 6)  (796 310)  (796 310)  routing T_15_19.lc_trk_g3_5 <X> T_15_19.wire_logic_cluster/lc_3/in_3
 (37 6)  (799 310)  (799 310)  LC_3 Logic Functioning bit
 (39 6)  (801 310)  (801 310)  LC_3 Logic Functioning bit
 (40 6)  (802 310)  (802 310)  LC_3 Logic Functioning bit
 (41 6)  (803 310)  (803 310)  LC_3 Logic Functioning bit
 (42 6)  (804 310)  (804 310)  LC_3 Logic Functioning bit
 (43 6)  (805 310)  (805 310)  LC_3 Logic Functioning bit
 (17 7)  (779 311)  (779 311)  Enable bit of Mux _local_links/g1_mux_4 => wire_logic_cluster/lc_4/out lc_trk_g1_4
 (22 7)  (784 311)  (784 311)  Enable bit of Mux _local_links/g1_mux_6 => wire_logic_cluster/lc_6/out lc_trk_g1_6
 (28 7)  (790 311)  (790 311)  routing T_15_19.lc_trk_g2_5 <X> T_15_19.wire_logic_cluster/lc_3/in_0
 (29 7)  (791 311)  (791 311)  Enable bit of Mux _logic_cluster/lcb0_3 => lc_trk_g2_5 wire_logic_cluster/lc_3/in_0
 (36 7)  (798 311)  (798 311)  LC_3 Logic Functioning bit
 (38 7)  (800 311)  (800 311)  LC_3 Logic Functioning bit
 (40 7)  (802 311)  (802 311)  LC_3 Logic Functioning bit
 (41 7)  (803 311)  (803 311)  LC_3 Logic Functioning bit
 (42 7)  (804 311)  (804 311)  LC_3 Logic Functioning bit
 (43 7)  (805 311)  (805 311)  LC_3 Logic Functioning bit
 (27 8)  (789 312)  (789 312)  routing T_15_19.lc_trk_g1_6 <X> T_15_19.wire_logic_cluster/lc_4/in_1
 (29 8)  (791 312)  (791 312)  Enable bit of Mux _logic_cluster/lcb1_4 => lc_trk_g1_6 wire_logic_cluster/lc_4/in_1
 (30 8)  (792 312)  (792 312)  routing T_15_19.lc_trk_g1_6 <X> T_15_19.wire_logic_cluster/lc_4/in_1
 (31 8)  (793 312)  (793 312)  routing T_15_19.lc_trk_g3_4 <X> T_15_19.wire_logic_cluster/lc_4/in_3
 (32 8)  (794 312)  (794 312)  Enable bit of Mux _logic_cluster/lcb3_4 => lc_trk_g3_4 wire_logic_cluster/lc_4/in_3
 (33 8)  (795 312)  (795 312)  routing T_15_19.lc_trk_g3_4 <X> T_15_19.wire_logic_cluster/lc_4/in_3
 (34 8)  (796 312)  (796 312)  routing T_15_19.lc_trk_g3_4 <X> T_15_19.wire_logic_cluster/lc_4/in_3
 (45 8)  (807 312)  (807 312)  LC_4 Logic Functioning bit
 (46 8)  (808 312)  (808 312)  Enable bit of Mux _out_links/OutMux7_4 => wire_logic_cluster/lc_4/out sp4_h_r_24
 (50 8)  (812 312)  (812 312)  Cascade bit: LH_LC04_inmux02_5

 (26 9)  (788 313)  (788 313)  routing T_15_19.lc_trk_g3_3 <X> T_15_19.wire_logic_cluster/lc_4/in_0
 (27 9)  (789 313)  (789 313)  routing T_15_19.lc_trk_g3_3 <X> T_15_19.wire_logic_cluster/lc_4/in_0
 (28 9)  (790 313)  (790 313)  routing T_15_19.lc_trk_g3_3 <X> T_15_19.wire_logic_cluster/lc_4/in_0
 (29 9)  (791 313)  (791 313)  Enable bit of Mux _logic_cluster/lcb0_4 => lc_trk_g3_3 wire_logic_cluster/lc_4/in_0
 (30 9)  (792 313)  (792 313)  routing T_15_19.lc_trk_g1_6 <X> T_15_19.wire_logic_cluster/lc_4/in_1
 (37 9)  (799 313)  (799 313)  LC_4 Logic Functioning bit
 (40 9)  (802 313)  (802 313)  LC_4 Logic Functioning bit
 (42 9)  (804 313)  (804 313)  LC_4 Logic Functioning bit
 (14 10)  (776 314)  (776 314)  routing T_15_19.sp4_v_b_36 <X> T_15_19.lc_trk_g2_4
 (15 10)  (777 314)  (777 314)  routing T_15_19.rgt_op_5 <X> T_15_19.lc_trk_g2_5
 (17 10)  (779 314)  (779 314)  Enable bit of Mux _local_links/g2_mux_5 => rgt_op_5 lc_trk_g2_5
 (18 10)  (780 314)  (780 314)  routing T_15_19.rgt_op_5 <X> T_15_19.lc_trk_g2_5
 (14 11)  (776 315)  (776 315)  routing T_15_19.sp4_v_b_36 <X> T_15_19.lc_trk_g2_4
 (16 11)  (778 315)  (778 315)  routing T_15_19.sp4_v_b_36 <X> T_15_19.lc_trk_g2_4
 (17 11)  (779 315)  (779 315)  Enable bit of Mux _local_links/g2_mux_4 => sp4_v_b_36 lc_trk_g2_4
 (21 12)  (783 316)  (783 316)  routing T_15_19.sp4_v_t_22 <X> T_15_19.lc_trk_g3_3
 (22 12)  (784 316)  (784 316)  Enable bit of Mux _local_links/g3_mux_3 => sp4_v_t_22 lc_trk_g3_3
 (23 12)  (785 316)  (785 316)  routing T_15_19.sp4_v_t_22 <X> T_15_19.lc_trk_g3_3
 (28 12)  (790 316)  (790 316)  routing T_15_19.lc_trk_g2_5 <X> T_15_19.wire_logic_cluster/lc_6/in_1
 (29 12)  (791 316)  (791 316)  Enable bit of Mux _logic_cluster/lcb1_6 => lc_trk_g2_5 wire_logic_cluster/lc_6/in_1
 (30 12)  (792 316)  (792 316)  routing T_15_19.lc_trk_g2_5 <X> T_15_19.wire_logic_cluster/lc_6/in_1
 (31 12)  (793 316)  (793 316)  routing T_15_19.lc_trk_g1_4 <X> T_15_19.wire_logic_cluster/lc_6/in_3
 (32 12)  (794 316)  (794 316)  Enable bit of Mux _logic_cluster/lcb3_6 => lc_trk_g1_4 wire_logic_cluster/lc_6/in_3
 (34 12)  (796 316)  (796 316)  routing T_15_19.lc_trk_g1_4 <X> T_15_19.wire_logic_cluster/lc_6/in_3
 (35 12)  (797 316)  (797 316)  routing T_15_19.lc_trk_g2_4 <X> T_15_19.input_2_6
 (40 12)  (802 316)  (802 316)  LC_6 Logic Functioning bit
 (41 12)  (803 316)  (803 316)  LC_6 Logic Functioning bit
 (42 12)  (804 316)  (804 316)  LC_6 Logic Functioning bit
 (43 12)  (805 316)  (805 316)  LC_6 Logic Functioning bit
 (14 13)  (776 317)  (776 317)  routing T_15_19.tnl_op_0 <X> T_15_19.lc_trk_g3_0
 (15 13)  (777 317)  (777 317)  routing T_15_19.tnl_op_0 <X> T_15_19.lc_trk_g3_0
 (17 13)  (779 317)  (779 317)  Enable bit of Mux _local_links/g3_mux_0 => tnl_op_0 lc_trk_g3_0
 (21 13)  (783 317)  (783 317)  routing T_15_19.sp4_v_t_22 <X> T_15_19.lc_trk_g3_3
 (26 13)  (788 317)  (788 317)  routing T_15_19.lc_trk_g0_2 <X> T_15_19.wire_logic_cluster/lc_6/in_0
 (29 13)  (791 317)  (791 317)  Enable bit of Mux _logic_cluster/lcb0_6 => lc_trk_g0_2 wire_logic_cluster/lc_6/in_0
 (32 13)  (794 317)  (794 317)  Enable bit of Mux _logic_cluster/lcb2_6 => lc_trk_g2_4 input_2_6
 (33 13)  (795 317)  (795 317)  routing T_15_19.lc_trk_g2_4 <X> T_15_19.input_2_6
 (41 13)  (803 317)  (803 317)  LC_6 Logic Functioning bit
 (42 13)  (804 317)  (804 317)  LC_6 Logic Functioning bit
 (43 13)  (805 317)  (805 317)  LC_6 Logic Functioning bit
 (14 14)  (776 318)  (776 318)  routing T_15_19.sp4_v_b_36 <X> T_15_19.lc_trk_g3_4
 (15 14)  (777 318)  (777 318)  routing T_15_19.sp4_h_r_45 <X> T_15_19.lc_trk_g3_5
 (16 14)  (778 318)  (778 318)  routing T_15_19.sp4_h_r_45 <X> T_15_19.lc_trk_g3_5
 (17 14)  (779 318)  (779 318)  Enable bit of Mux _local_links/g3_mux_5 => sp4_h_r_45 lc_trk_g3_5
 (18 14)  (780 318)  (780 318)  routing T_15_19.sp4_h_r_45 <X> T_15_19.lc_trk_g3_5
 (14 15)  (776 319)  (776 319)  routing T_15_19.sp4_v_b_36 <X> T_15_19.lc_trk_g3_4
 (16 15)  (778 319)  (778 319)  routing T_15_19.sp4_v_b_36 <X> T_15_19.lc_trk_g3_4
 (17 15)  (779 319)  (779 319)  Enable bit of Mux _local_links/g3_mux_4 => sp4_v_b_36 lc_trk_g3_4
 (18 15)  (780 319)  (780 319)  routing T_15_19.sp4_h_r_45 <X> T_15_19.lc_trk_g3_5


LogicTile_16_19

 (8 1)  (824 305)  (824 305)  routing T_16_19.sp4_h_l_42 <X> T_16_19.sp4_v_b_1
 (9 1)  (825 305)  (825 305)  routing T_16_19.sp4_h_l_42 <X> T_16_19.sp4_v_b_1
 (10 1)  (826 305)  (826 305)  routing T_16_19.sp4_h_l_42 <X> T_16_19.sp4_v_b_1
 (0 2)  (816 306)  (816 306)  routing T_16_19.glb_netwk_6 <X> T_16_19.wire_logic_cluster/lc_7/clk
 (1 2)  (817 306)  (817 306)  routing T_16_19.glb_netwk_6 <X> T_16_19.wire_logic_cluster/lc_7/clk
 (2 2)  (818 306)  (818 306)  Enable bit of Mux _global_links/clk_mux => glb_netwk_6 wire_logic_cluster/lc_7/clk
 (14 2)  (830 306)  (830 306)  routing T_16_19.wire_logic_cluster/lc_4/out <X> T_16_19.lc_trk_g0_4
 (27 2)  (843 306)  (843 306)  routing T_16_19.lc_trk_g3_1 <X> T_16_19.wire_logic_cluster/lc_1/in_1
 (28 2)  (844 306)  (844 306)  routing T_16_19.lc_trk_g3_1 <X> T_16_19.wire_logic_cluster/lc_1/in_1
 (29 2)  (845 306)  (845 306)  Enable bit of Mux _logic_cluster/lcb1_1 => lc_trk_g3_1 wire_logic_cluster/lc_1/in_1
 (31 2)  (847 306)  (847 306)  routing T_16_19.lc_trk_g1_7 <X> T_16_19.wire_logic_cluster/lc_1/in_3
 (32 2)  (848 306)  (848 306)  Enable bit of Mux _logic_cluster/lcb3_1 => lc_trk_g1_7 wire_logic_cluster/lc_1/in_3
 (34 2)  (850 306)  (850 306)  routing T_16_19.lc_trk_g1_7 <X> T_16_19.wire_logic_cluster/lc_1/in_3
 (40 2)  (856 306)  (856 306)  LC_1 Logic Functioning bit
 (41 2)  (857 306)  (857 306)  LC_1 Logic Functioning bit
 (42 2)  (858 306)  (858 306)  LC_1 Logic Functioning bit
 (43 2)  (859 306)  (859 306)  LC_1 Logic Functioning bit
 (45 2)  (861 306)  (861 306)  LC_1 Logic Functioning bit
 (51 2)  (867 306)  (867 306)  Enable bit of Mux _out_links/OutMux3_1 => wire_logic_cluster/lc_1/out sp12_v_t_1
 (52 2)  (868 306)  (868 306)  Enable bit of Mux _out_links/OutMux4_1 => wire_logic_cluster/lc_1/out sp12_v_b_18
 (17 3)  (833 307)  (833 307)  Enable bit of Mux _local_links/g0_mux_4 => wire_logic_cluster/lc_4/out lc_trk_g0_4
 (27 3)  (843 307)  (843 307)  routing T_16_19.lc_trk_g3_0 <X> T_16_19.wire_logic_cluster/lc_1/in_0
 (28 3)  (844 307)  (844 307)  routing T_16_19.lc_trk_g3_0 <X> T_16_19.wire_logic_cluster/lc_1/in_0
 (29 3)  (845 307)  (845 307)  Enable bit of Mux _logic_cluster/lcb0_1 => lc_trk_g3_0 wire_logic_cluster/lc_1/in_0
 (31 3)  (847 307)  (847 307)  routing T_16_19.lc_trk_g1_7 <X> T_16_19.wire_logic_cluster/lc_1/in_3
 (36 3)  (852 307)  (852 307)  LC_1 Logic Functioning bit
 (38 3)  (854 307)  (854 307)  LC_1 Logic Functioning bit
 (40 3)  (856 307)  (856 307)  LC_1 Logic Functioning bit
 (41 3)  (857 307)  (857 307)  LC_1 Logic Functioning bit
 (42 3)  (858 307)  (858 307)  LC_1 Logic Functioning bit
 (43 3)  (859 307)  (859 307)  LC_1 Logic Functioning bit
 (25 4)  (841 308)  (841 308)  routing T_16_19.lft_op_2 <X> T_16_19.lc_trk_g1_2
 (22 5)  (838 309)  (838 309)  Enable bit of Mux _local_links/g1_mux_2 => lft_op_2 lc_trk_g1_2
 (24 5)  (840 309)  (840 309)  routing T_16_19.lft_op_2 <X> T_16_19.lc_trk_g1_2
 (22 6)  (838 310)  (838 310)  Enable bit of Mux _local_links/g1_mux_7 => top_op_7 lc_trk_g1_7
 (24 6)  (840 310)  (840 310)  routing T_16_19.top_op_7 <X> T_16_19.lc_trk_g1_7
 (21 7)  (837 311)  (837 311)  routing T_16_19.top_op_7 <X> T_16_19.lc_trk_g1_7
 (31 8)  (847 312)  (847 312)  routing T_16_19.lc_trk_g3_4 <X> T_16_19.wire_logic_cluster/lc_4/in_3
 (32 8)  (848 312)  (848 312)  Enable bit of Mux _logic_cluster/lcb3_4 => lc_trk_g3_4 wire_logic_cluster/lc_4/in_3
 (33 8)  (849 312)  (849 312)  routing T_16_19.lc_trk_g3_4 <X> T_16_19.wire_logic_cluster/lc_4/in_3
 (34 8)  (850 312)  (850 312)  routing T_16_19.lc_trk_g3_4 <X> T_16_19.wire_logic_cluster/lc_4/in_3
 (36 8)  (852 312)  (852 312)  LC_4 Logic Functioning bit
 (37 8)  (853 312)  (853 312)  LC_4 Logic Functioning bit
 (38 8)  (854 312)  (854 312)  LC_4 Logic Functioning bit
 (39 8)  (855 312)  (855 312)  LC_4 Logic Functioning bit
 (45 8)  (861 312)  (861 312)  LC_4 Logic Functioning bit
 (36 9)  (852 313)  (852 313)  LC_4 Logic Functioning bit
 (37 9)  (853 313)  (853 313)  LC_4 Logic Functioning bit
 (38 9)  (854 313)  (854 313)  LC_4 Logic Functioning bit
 (39 9)  (855 313)  (855 313)  LC_4 Logic Functioning bit
 (44 9)  (860 313)  (860 313)  LC_4 Logic Functioning bit
 (25 10)  (841 314)  (841 314)  routing T_16_19.wire_logic_cluster/lc_6/out <X> T_16_19.lc_trk_g2_6
 (31 10)  (847 314)  (847 314)  routing T_16_19.lc_trk_g0_4 <X> T_16_19.wire_logic_cluster/lc_5/in_3
 (32 10)  (848 314)  (848 314)  Enable bit of Mux _logic_cluster/lcb3_5 => lc_trk_g0_4 wire_logic_cluster/lc_5/in_3
 (36 10)  (852 314)  (852 314)  LC_5 Logic Functioning bit
 (37 10)  (853 314)  (853 314)  LC_5 Logic Functioning bit
 (38 10)  (854 314)  (854 314)  LC_5 Logic Functioning bit
 (39 10)  (855 314)  (855 314)  LC_5 Logic Functioning bit
 (45 10)  (861 314)  (861 314)  LC_5 Logic Functioning bit
 (46 10)  (862 314)  (862 314)  Enable bit of Mux _out_links/OutMux7_5 => wire_logic_cluster/lc_5/out sp4_h_l_15
 (22 11)  (838 315)  (838 315)  Enable bit of Mux _local_links/g2_mux_6 => wire_logic_cluster/lc_6/out lc_trk_g2_6
 (36 11)  (852 315)  (852 315)  LC_5 Logic Functioning bit
 (37 11)  (853 315)  (853 315)  LC_5 Logic Functioning bit
 (38 11)  (854 315)  (854 315)  LC_5 Logic Functioning bit
 (39 11)  (855 315)  (855 315)  LC_5 Logic Functioning bit
 (44 11)  (860 315)  (860 315)  LC_5 Logic Functioning bit
 (47 11)  (863 315)  (863 315)  Enable bit of Mux _out_links/OutMux8_5 => wire_logic_cluster/lc_5/out sp4_h_r_42
 (14 12)  (830 316)  (830 316)  routing T_16_19.sp4_v_t_21 <X> T_16_19.lc_trk_g3_0
 (17 12)  (833 316)  (833 316)  Enable bit of Mux _local_links/g3_mux_1 => wire_logic_cluster/lc_1/out lc_trk_g3_1
 (18 12)  (834 316)  (834 316)  routing T_16_19.wire_logic_cluster/lc_1/out <X> T_16_19.lc_trk_g3_1
 (26 12)  (842 316)  (842 316)  routing T_16_19.lc_trk_g2_6 <X> T_16_19.wire_logic_cluster/lc_6/in_0
 (27 12)  (843 316)  (843 316)  routing T_16_19.lc_trk_g1_2 <X> T_16_19.wire_logic_cluster/lc_6/in_1
 (29 12)  (845 316)  (845 316)  Enable bit of Mux _logic_cluster/lcb1_6 => lc_trk_g1_2 wire_logic_cluster/lc_6/in_1
 (32 12)  (848 316)  (848 316)  Enable bit of Mux _logic_cluster/lcb3_6 => lc_trk_g3_2 wire_logic_cluster/lc_6/in_3
 (33 12)  (849 316)  (849 316)  routing T_16_19.lc_trk_g3_2 <X> T_16_19.wire_logic_cluster/lc_6/in_3
 (34 12)  (850 316)  (850 316)  routing T_16_19.lc_trk_g3_2 <X> T_16_19.wire_logic_cluster/lc_6/in_3
 (36 12)  (852 316)  (852 316)  LC_6 Logic Functioning bit
 (38 12)  (854 316)  (854 316)  LC_6 Logic Functioning bit
 (41 12)  (857 316)  (857 316)  LC_6 Logic Functioning bit
 (43 12)  (859 316)  (859 316)  LC_6 Logic Functioning bit
 (45 12)  (861 316)  (861 316)  LC_6 Logic Functioning bit
 (14 13)  (830 317)  (830 317)  routing T_16_19.sp4_v_t_21 <X> T_16_19.lc_trk_g3_0
 (16 13)  (832 317)  (832 317)  routing T_16_19.sp4_v_t_21 <X> T_16_19.lc_trk_g3_0
 (17 13)  (833 317)  (833 317)  Enable bit of Mux _local_links/g3_mux_0 => sp4_v_t_21 lc_trk_g3_0
 (22 13)  (838 317)  (838 317)  Enable bit of Mux _local_links/g3_mux_2 => tnl_op_2 lc_trk_g3_2
 (24 13)  (840 317)  (840 317)  routing T_16_19.tnl_op_2 <X> T_16_19.lc_trk_g3_2
 (25 13)  (841 317)  (841 317)  routing T_16_19.tnl_op_2 <X> T_16_19.lc_trk_g3_2
 (26 13)  (842 317)  (842 317)  routing T_16_19.lc_trk_g2_6 <X> T_16_19.wire_logic_cluster/lc_6/in_0
 (28 13)  (844 317)  (844 317)  routing T_16_19.lc_trk_g2_6 <X> T_16_19.wire_logic_cluster/lc_6/in_0
 (29 13)  (845 317)  (845 317)  Enable bit of Mux _logic_cluster/lcb0_6 => lc_trk_g2_6 wire_logic_cluster/lc_6/in_0
 (30 13)  (846 317)  (846 317)  routing T_16_19.lc_trk_g1_2 <X> T_16_19.wire_logic_cluster/lc_6/in_1
 (31 13)  (847 317)  (847 317)  routing T_16_19.lc_trk_g3_2 <X> T_16_19.wire_logic_cluster/lc_6/in_3
 (36 13)  (852 317)  (852 317)  LC_6 Logic Functioning bit
 (38 13)  (854 317)  (854 317)  LC_6 Logic Functioning bit
 (40 13)  (856 317)  (856 317)  LC_6 Logic Functioning bit
 (41 13)  (857 317)  (857 317)  LC_6 Logic Functioning bit
 (42 13)  (858 317)  (858 317)  LC_6 Logic Functioning bit
 (43 13)  (859 317)  (859 317)  LC_6 Logic Functioning bit
 (0 14)  (816 318)  (816 318)  routing T_16_19.glb_netwk_4 <X> T_16_19.wire_logic_cluster/lc_7/s_r
 (1 14)  (817 318)  (817 318)  Enable bit of Mux _global_links/set_rst_mux => glb_netwk_4 wire_logic_cluster/lc_7/s_r
 (14 15)  (830 319)  (830 319)  routing T_16_19.sp12_v_b_20 <X> T_16_19.lc_trk_g3_4
 (16 15)  (832 319)  (832 319)  routing T_16_19.sp12_v_b_20 <X> T_16_19.lc_trk_g3_4
 (17 15)  (833 319)  (833 319)  Enable bit of Mux _local_links/g3_mux_4 => sp12_v_b_20 lc_trk_g3_4


LogicTile_17_19

 (11 2)  (885 306)  (885 306)  routing T_17_19.sp4_v_b_11 <X> T_17_19.sp4_v_t_39
 (12 3)  (886 307)  (886 307)  routing T_17_19.sp4_v_b_11 <X> T_17_19.sp4_v_t_39
 (6 8)  (880 312)  (880 312)  routing T_17_19.sp4_h_r_1 <X> T_17_19.sp4_v_b_6


LogicTile_18_19

 (3 0)  (931 304)  (931 304)  routing T_18_19.sp12_h_r_0 <X> T_18_19.sp12_v_b_0
 (3 1)  (931 305)  (931 305)  routing T_18_19.sp12_h_r_0 <X> T_18_19.sp12_v_b_0
 (5 3)  (933 307)  (933 307)  routing T_18_19.sp4_h_l_37 <X> T_18_19.sp4_v_t_37
 (19 10)  (947 314)  (947 314)  Enable bit of Mux _span_links/cross_mux_vert_11 => sp12_v_b_23 sp4_v_b_23
 (19 13)  (947 317)  (947 317)  Enable bit of Mux _span_links/cross_mux_horz_0 => sp12_h_r_0 sp4_h_l_1


LogicTile_19_19

 (13 8)  (995 312)  (995 312)  routing T_19_19.sp4_v_t_45 <X> T_19_19.sp4_v_b_8


LogicTile_30_19

 (3 2)  (1567 306)  (1567 306)  routing T_30_19.sp12_h_r_0 <X> T_30_19.sp12_h_l_23
 (3 3)  (1567 307)  (1567 307)  routing T_30_19.sp12_h_r_0 <X> T_30_19.sp12_h_l_23


IO_Tile_33_19

 (3 1)  (1729 305)  (1729 305)  IO control bit: IORIGHT_REN_1

 (2 6)  (1728 310)  (1728 310)  IO control bit: IORIGHT_REN_0

 (3 6)  (1729 310)  (1729 310)  IO control bit: IORIGHT_IE_1

 (16 9)  (1742 313)  (1742 313)  Enable bit of Mux _out_links/OutMuxa_2 => wire_io_cluster/io_1/D_IN_0 span12_horz_4
 (17 13)  (1743 317)  (1743 317)  IOB_1 IO Functioning bit


IO_Tile_0_18

 (3 1)  (14 289)  (14 289)  IO control bit: IOLEFT_REN_1

 (17 1)  (0 289)  (0 289)  Enable bit of Mux _out_links/OutMuxa_0 => wire_io_cluster/io_0/D_IN_0 span12_horz_0
 (17 3)  (0 291)  (0 291)  IOB_0 IO Functioning bit
 (2 6)  (15 294)  (15 294)  IO control bit: IOLEFT_REN_0

 (3 6)  (14 294)  (14 294)  IO control bit: IOLEFT_IE_1

 (3 9)  (14 297)  (14 297)  IO control bit: IOLEFT_IE_0

 (17 9)  (0 297)  (0 297)  Enable bit of Mux _out_links/OutMuxb_2 => wire_io_cluster/io_1/D_IN_0 span12_horz_12
 (17 13)  (0 301)  (0 301)  IOB_1 IO Functioning bit


LogicTile_3_18

 (3 14)  (129 302)  (129 302)  routing T_3_18.sp12_h_r_1 <X> T_3_18.sp12_v_t_22
 (3 15)  (129 303)  (129 303)  routing T_3_18.sp12_h_r_1 <X> T_3_18.sp12_v_t_22


LogicTile_4_18

 (3 6)  (183 294)  (183 294)  routing T_4_18.sp12_h_r_0 <X> T_4_18.sp12_v_t_23
 (3 7)  (183 295)  (183 295)  routing T_4_18.sp12_h_r_0 <X> T_4_18.sp12_v_t_23


LogicTile_6_18

 (3 5)  (291 293)  (291 293)  routing T_6_18.sp12_h_l_23 <X> T_6_18.sp12_h_r_0


RAM_Tile_8_18

 (2 8)  (398 296)  (398 296)  Enable bit of Mux _span_links/cross_mux_horz_8 => sp12_h_r_16 sp4_h_r_20
 (11 8)  (407 296)  (407 296)  routing T_8_18.sp4_h_r_3 <X> T_8_18.sp4_v_b_8


LogicTile_9_18

 (17 12)  (455 300)  (455 300)  Enable bit of Mux _local_links/g3_mux_1 => sp4_r_v_b_41 lc_trk_g3_1
 (18 13)  (456 301)  (456 301)  routing T_9_18.sp4_r_v_b_41 <X> T_9_18.lc_trk_g3_1
 (32 14)  (470 302)  (470 302)  Enable bit of Mux _logic_cluster/lcb3_7 => lc_trk_g3_1 wire_logic_cluster/lc_7/in_3
 (33 14)  (471 302)  (471 302)  routing T_9_18.lc_trk_g3_1 <X> T_9_18.wire_logic_cluster/lc_7/in_3
 (34 14)  (472 302)  (472 302)  routing T_9_18.lc_trk_g3_1 <X> T_9_18.wire_logic_cluster/lc_7/in_3
 (40 14)  (478 302)  (478 302)  LC_7 Logic Functioning bit
 (41 14)  (479 302)  (479 302)  LC_7 Logic Functioning bit
 (42 14)  (480 302)  (480 302)  LC_7 Logic Functioning bit
 (43 14)  (481 302)  (481 302)  LC_7 Logic Functioning bit
 (51 14)  (489 302)  (489 302)  Enable bit of Mux _out_links/OutMux2_7 => wire_logic_cluster/lc_7/out sp4_v_b_46
 (40 15)  (478 303)  (478 303)  LC_7 Logic Functioning bit
 (41 15)  (479 303)  (479 303)  LC_7 Logic Functioning bit
 (42 15)  (480 303)  (480 303)  LC_7 Logic Functioning bit
 (43 15)  (481 303)  (481 303)  LC_7 Logic Functioning bit
 (46 15)  (484 303)  (484 303)  Enable bit of Mux _out_links/OutMux6_7 => wire_logic_cluster/lc_7/out sp4_h_r_14


LogicTile_11_18

 (5 0)  (551 288)  (551 288)  routing T_11_18.sp4_h_l_44 <X> T_11_18.sp4_h_r_0
 (9 0)  (555 288)  (555 288)  routing T_11_18.sp4_v_t_36 <X> T_11_18.sp4_h_r_1
 (14 0)  (560 288)  (560 288)  routing T_11_18.sp4_h_l_5 <X> T_11_18.lc_trk_g0_0
 (26 0)  (572 288)  (572 288)  routing T_11_18.lc_trk_g0_6 <X> T_11_18.wire_logic_cluster/lc_0/in_0
 (28 0)  (574 288)  (574 288)  routing T_11_18.lc_trk_g2_1 <X> T_11_18.wire_logic_cluster/lc_0/in_1
 (29 0)  (575 288)  (575 288)  Enable bit of Mux _logic_cluster/lcb1_0 => lc_trk_g2_1 wire_logic_cluster/lc_0/in_1
 (32 0)  (578 288)  (578 288)  Enable bit of Mux _logic_cluster/lcb3_0 => lc_trk_g2_3 wire_logic_cluster/lc_0/in_3
 (33 0)  (579 288)  (579 288)  routing T_11_18.lc_trk_g2_3 <X> T_11_18.wire_logic_cluster/lc_0/in_3
 (4 1)  (550 289)  (550 289)  routing T_11_18.sp4_h_l_44 <X> T_11_18.sp4_h_r_0
 (14 1)  (560 289)  (560 289)  routing T_11_18.sp4_h_l_5 <X> T_11_18.lc_trk_g0_0
 (15 1)  (561 289)  (561 289)  routing T_11_18.sp4_h_l_5 <X> T_11_18.lc_trk_g0_0
 (16 1)  (562 289)  (562 289)  routing T_11_18.sp4_h_l_5 <X> T_11_18.lc_trk_g0_0
 (17 1)  (563 289)  (563 289)  Enable bit of Mux _local_links/g0_mux_0 => sp4_h_l_5 lc_trk_g0_0
 (22 1)  (568 289)  (568 289)  Enable bit of Mux _local_links/g0_mux_2 => sp4_h_r_2 lc_trk_g0_2
 (23 1)  (569 289)  (569 289)  routing T_11_18.sp4_h_r_2 <X> T_11_18.lc_trk_g0_2
 (24 1)  (570 289)  (570 289)  routing T_11_18.sp4_h_r_2 <X> T_11_18.lc_trk_g0_2
 (25 1)  (571 289)  (571 289)  routing T_11_18.sp4_h_r_2 <X> T_11_18.lc_trk_g0_2
 (26 1)  (572 289)  (572 289)  routing T_11_18.lc_trk_g0_6 <X> T_11_18.wire_logic_cluster/lc_0/in_0
 (29 1)  (575 289)  (575 289)  Enable bit of Mux _logic_cluster/lcb0_0 => lc_trk_g0_6 wire_logic_cluster/lc_0/in_0
 (31 1)  (577 289)  (577 289)  routing T_11_18.lc_trk_g2_3 <X> T_11_18.wire_logic_cluster/lc_0/in_3
 (32 1)  (578 289)  (578 289)  Enable bit of Mux _logic_cluster/lcb2_0 => lc_trk_g0_2 input_2_0
 (35 1)  (581 289)  (581 289)  routing T_11_18.lc_trk_g0_2 <X> T_11_18.input_2_0
 (36 1)  (582 289)  (582 289)  LC_0 Logic Functioning bit
 (0 2)  (546 290)  (546 290)  routing T_11_18.glb_netwk_6 <X> T_11_18.wire_logic_cluster/lc_7/clk
 (1 2)  (547 290)  (547 290)  routing T_11_18.glb_netwk_6 <X> T_11_18.wire_logic_cluster/lc_7/clk
 (2 2)  (548 290)  (548 290)  Enable bit of Mux _global_links/clk_mux => glb_netwk_6 wire_logic_cluster/lc_7/clk
 (25 2)  (571 290)  (571 290)  routing T_11_18.sp4_h_r_14 <X> T_11_18.lc_trk_g0_6
 (27 2)  (573 290)  (573 290)  routing T_11_18.lc_trk_g1_1 <X> T_11_18.wire_logic_cluster/lc_1/in_1
 (29 2)  (575 290)  (575 290)  Enable bit of Mux _logic_cluster/lcb1_1 => lc_trk_g1_1 wire_logic_cluster/lc_1/in_1
 (32 2)  (578 290)  (578 290)  Enable bit of Mux _logic_cluster/lcb3_1 => lc_trk_g2_2 wire_logic_cluster/lc_1/in_3
 (33 2)  (579 290)  (579 290)  routing T_11_18.lc_trk_g2_2 <X> T_11_18.wire_logic_cluster/lc_1/in_3
 (36 2)  (582 290)  (582 290)  LC_1 Logic Functioning bit
 (38 2)  (584 290)  (584 290)  LC_1 Logic Functioning bit
 (41 2)  (587 290)  (587 290)  LC_1 Logic Functioning bit
 (42 2)  (588 290)  (588 290)  LC_1 Logic Functioning bit
 (43 2)  (589 290)  (589 290)  LC_1 Logic Functioning bit
 (45 2)  (591 290)  (591 290)  LC_1 Logic Functioning bit
 (47 2)  (593 290)  (593 290)  Enable bit of Mux _out_links/OutMux5_1 => wire_logic_cluster/lc_1/out sp12_h_r_10
 (50 2)  (596 290)  (596 290)  Cascade bit: LH_LC01_inmux02_5

 (22 3)  (568 291)  (568 291)  Enable bit of Mux _local_links/g0_mux_6 => sp4_h_r_14 lc_trk_g0_6
 (23 3)  (569 291)  (569 291)  routing T_11_18.sp4_h_r_14 <X> T_11_18.lc_trk_g0_6
 (24 3)  (570 291)  (570 291)  routing T_11_18.sp4_h_r_14 <X> T_11_18.lc_trk_g0_6
 (26 3)  (572 291)  (572 291)  routing T_11_18.lc_trk_g1_2 <X> T_11_18.wire_logic_cluster/lc_1/in_0
 (27 3)  (573 291)  (573 291)  routing T_11_18.lc_trk_g1_2 <X> T_11_18.wire_logic_cluster/lc_1/in_0
 (29 3)  (575 291)  (575 291)  Enable bit of Mux _logic_cluster/lcb0_1 => lc_trk_g1_2 wire_logic_cluster/lc_1/in_0
 (31 3)  (577 291)  (577 291)  routing T_11_18.lc_trk_g2_2 <X> T_11_18.wire_logic_cluster/lc_1/in_3
 (38 3)  (584 291)  (584 291)  LC_1 Logic Functioning bit
 (41 3)  (587 291)  (587 291)  LC_1 Logic Functioning bit
 (43 3)  (589 291)  (589 291)  LC_1 Logic Functioning bit
 (44 3)  (590 291)  (590 291)  LC_1 Logic Functioning bit
 (5 4)  (551 292)  (551 292)  routing T_11_18.sp4_v_t_38 <X> T_11_18.sp4_h_r_3
 (10 4)  (556 292)  (556 292)  routing T_11_18.sp4_v_t_46 <X> T_11_18.sp4_h_r_4
 (12 4)  (558 292)  (558 292)  routing T_11_18.sp4_v_t_40 <X> T_11_18.sp4_h_r_5
 (17 4)  (563 292)  (563 292)  Enable bit of Mux _local_links/g1_mux_1 => wire_logic_cluster/lc_1/out lc_trk_g1_1
 (18 4)  (564 292)  (564 292)  routing T_11_18.wire_logic_cluster/lc_1/out <X> T_11_18.lc_trk_g1_1
 (25 4)  (571 292)  (571 292)  routing T_11_18.bnr_op_2 <X> T_11_18.lc_trk_g1_2
 (31 4)  (577 292)  (577 292)  routing T_11_18.lc_trk_g3_6 <X> T_11_18.wire_logic_cluster/lc_2/in_3
 (32 4)  (578 292)  (578 292)  Enable bit of Mux _logic_cluster/lcb3_2 => lc_trk_g3_6 wire_logic_cluster/lc_2/in_3
 (33 4)  (579 292)  (579 292)  routing T_11_18.lc_trk_g3_6 <X> T_11_18.wire_logic_cluster/lc_2/in_3
 (34 4)  (580 292)  (580 292)  routing T_11_18.lc_trk_g3_6 <X> T_11_18.wire_logic_cluster/lc_2/in_3
 (40 4)  (586 292)  (586 292)  LC_2 Logic Functioning bit
 (42 4)  (588 292)  (588 292)  LC_2 Logic Functioning bit
 (22 5)  (568 293)  (568 293)  Enable bit of Mux _local_links/g1_mux_2 => bnr_op_2 lc_trk_g1_2
 (25 5)  (571 293)  (571 293)  routing T_11_18.bnr_op_2 <X> T_11_18.lc_trk_g1_2
 (27 5)  (573 293)  (573 293)  routing T_11_18.lc_trk_g3_1 <X> T_11_18.wire_logic_cluster/lc_2/in_0
 (28 5)  (574 293)  (574 293)  routing T_11_18.lc_trk_g3_1 <X> T_11_18.wire_logic_cluster/lc_2/in_0
 (29 5)  (575 293)  (575 293)  Enable bit of Mux _logic_cluster/lcb0_2 => lc_trk_g3_1 wire_logic_cluster/lc_2/in_0
 (31 5)  (577 293)  (577 293)  routing T_11_18.lc_trk_g3_6 <X> T_11_18.wire_logic_cluster/lc_2/in_3
 (41 5)  (587 293)  (587 293)  LC_2 Logic Functioning bit
 (43 5)  (589 293)  (589 293)  LC_2 Logic Functioning bit
 (26 6)  (572 294)  (572 294)  routing T_11_18.lc_trk_g2_7 <X> T_11_18.wire_logic_cluster/lc_3/in_0
 (29 6)  (575 294)  (575 294)  Enable bit of Mux _logic_cluster/lcb1_3 => lc_trk_g0_6 wire_logic_cluster/lc_3/in_1
 (30 6)  (576 294)  (576 294)  routing T_11_18.lc_trk_g0_6 <X> T_11_18.wire_logic_cluster/lc_3/in_1
 (32 6)  (578 294)  (578 294)  Enable bit of Mux _logic_cluster/lcb3_3 => lc_trk_g3_1 wire_logic_cluster/lc_3/in_3
 (33 6)  (579 294)  (579 294)  routing T_11_18.lc_trk_g3_1 <X> T_11_18.wire_logic_cluster/lc_3/in_3
 (34 6)  (580 294)  (580 294)  routing T_11_18.lc_trk_g3_1 <X> T_11_18.wire_logic_cluster/lc_3/in_3
 (36 6)  (582 294)  (582 294)  LC_3 Logic Functioning bit
 (38 6)  (584 294)  (584 294)  LC_3 Logic Functioning bit
 (26 7)  (572 295)  (572 295)  routing T_11_18.lc_trk_g2_7 <X> T_11_18.wire_logic_cluster/lc_3/in_0
 (28 7)  (574 295)  (574 295)  routing T_11_18.lc_trk_g2_7 <X> T_11_18.wire_logic_cluster/lc_3/in_0
 (29 7)  (575 295)  (575 295)  Enable bit of Mux _logic_cluster/lcb0_3 => lc_trk_g2_7 wire_logic_cluster/lc_3/in_0
 (30 7)  (576 295)  (576 295)  routing T_11_18.lc_trk_g0_6 <X> T_11_18.wire_logic_cluster/lc_3/in_1
 (15 8)  (561 296)  (561 296)  routing T_11_18.sp4_h_r_33 <X> T_11_18.lc_trk_g2_1
 (16 8)  (562 296)  (562 296)  routing T_11_18.sp4_h_r_33 <X> T_11_18.lc_trk_g2_1
 (17 8)  (563 296)  (563 296)  Enable bit of Mux _local_links/g2_mux_1 => sp4_h_r_33 lc_trk_g2_1
 (18 8)  (564 296)  (564 296)  routing T_11_18.sp4_h_r_33 <X> T_11_18.lc_trk_g2_1
 (21 8)  (567 296)  (567 296)  routing T_11_18.rgt_op_3 <X> T_11_18.lc_trk_g2_3
 (22 8)  (568 296)  (568 296)  Enable bit of Mux _local_links/g2_mux_3 => rgt_op_3 lc_trk_g2_3
 (24 8)  (570 296)  (570 296)  routing T_11_18.rgt_op_3 <X> T_11_18.lc_trk_g2_3
 (25 8)  (571 296)  (571 296)  routing T_11_18.wire_logic_cluster/lc_2/out <X> T_11_18.lc_trk_g2_2
 (28 8)  (574 296)  (574 296)  routing T_11_18.lc_trk_g2_3 <X> T_11_18.wire_logic_cluster/lc_4/in_1
 (29 8)  (575 296)  (575 296)  Enable bit of Mux _logic_cluster/lcb1_4 => lc_trk_g2_3 wire_logic_cluster/lc_4/in_1
 (32 8)  (578 296)  (578 296)  Enable bit of Mux _logic_cluster/lcb3_4 => lc_trk_g1_2 wire_logic_cluster/lc_4/in_3
 (34 8)  (580 296)  (580 296)  routing T_11_18.lc_trk_g1_2 <X> T_11_18.wire_logic_cluster/lc_4/in_3
 (42 8)  (588 296)  (588 296)  LC_4 Logic Functioning bit
 (50 8)  (596 296)  (596 296)  Cascade bit: LH_LC04_inmux02_5

 (10 9)  (556 297)  (556 297)  routing T_11_18.sp4_h_r_2 <X> T_11_18.sp4_v_b_7
 (22 9)  (568 297)  (568 297)  Enable bit of Mux _local_links/g2_mux_2 => wire_logic_cluster/lc_2/out lc_trk_g2_2
 (26 9)  (572 297)  (572 297)  routing T_11_18.lc_trk_g3_3 <X> T_11_18.wire_logic_cluster/lc_4/in_0
 (27 9)  (573 297)  (573 297)  routing T_11_18.lc_trk_g3_3 <X> T_11_18.wire_logic_cluster/lc_4/in_0
 (28 9)  (574 297)  (574 297)  routing T_11_18.lc_trk_g3_3 <X> T_11_18.wire_logic_cluster/lc_4/in_0
 (29 9)  (575 297)  (575 297)  Enable bit of Mux _logic_cluster/lcb0_4 => lc_trk_g3_3 wire_logic_cluster/lc_4/in_0
 (30 9)  (576 297)  (576 297)  routing T_11_18.lc_trk_g2_3 <X> T_11_18.wire_logic_cluster/lc_4/in_1
 (31 9)  (577 297)  (577 297)  routing T_11_18.lc_trk_g1_2 <X> T_11_18.wire_logic_cluster/lc_4/in_3
 (21 10)  (567 298)  (567 298)  routing T_11_18.wire_logic_cluster/lc_7/out <X> T_11_18.lc_trk_g2_7
 (22 10)  (568 298)  (568 298)  Enable bit of Mux _local_links/g2_mux_7 => wire_logic_cluster/lc_7/out lc_trk_g2_7
 (26 10)  (572 298)  (572 298)  routing T_11_18.lc_trk_g2_7 <X> T_11_18.wire_logic_cluster/lc_5/in_0
 (32 10)  (578 298)  (578 298)  Enable bit of Mux _logic_cluster/lcb3_5 => lc_trk_g2_2 wire_logic_cluster/lc_5/in_3
 (33 10)  (579 298)  (579 298)  routing T_11_18.lc_trk_g2_2 <X> T_11_18.wire_logic_cluster/lc_5/in_3
 (36 10)  (582 298)  (582 298)  LC_5 Logic Functioning bit
 (37 10)  (583 298)  (583 298)  LC_5 Logic Functioning bit
 (38 10)  (584 298)  (584 298)  LC_5 Logic Functioning bit
 (42 10)  (588 298)  (588 298)  LC_5 Logic Functioning bit
 (43 10)  (589 298)  (589 298)  LC_5 Logic Functioning bit
 (50 10)  (596 298)  (596 298)  Cascade bit: LH_LC05_inmux02_5

 (26 11)  (572 299)  (572 299)  routing T_11_18.lc_trk_g2_7 <X> T_11_18.wire_logic_cluster/lc_5/in_0
 (28 11)  (574 299)  (574 299)  routing T_11_18.lc_trk_g2_7 <X> T_11_18.wire_logic_cluster/lc_5/in_0
 (29 11)  (575 299)  (575 299)  Enable bit of Mux _logic_cluster/lcb0_5 => lc_trk_g2_7 wire_logic_cluster/lc_5/in_0
 (31 11)  (577 299)  (577 299)  routing T_11_18.lc_trk_g2_2 <X> T_11_18.wire_logic_cluster/lc_5/in_3
 (36 11)  (582 299)  (582 299)  LC_5 Logic Functioning bit
 (37 11)  (583 299)  (583 299)  LC_5 Logic Functioning bit
 (39 11)  (585 299)  (585 299)  LC_5 Logic Functioning bit
 (42 11)  (588 299)  (588 299)  LC_5 Logic Functioning bit
 (43 11)  (589 299)  (589 299)  LC_5 Logic Functioning bit
 (52 11)  (598 299)  (598 299)  Enable bit of Mux _out_links/OutMux9_5 => wire_logic_cluster/lc_5/out sp4_r_v_b_11
 (15 12)  (561 300)  (561 300)  routing T_11_18.rgt_op_1 <X> T_11_18.lc_trk_g3_1
 (17 12)  (563 300)  (563 300)  Enable bit of Mux _local_links/g3_mux_1 => rgt_op_1 lc_trk_g3_1
 (18 12)  (564 300)  (564 300)  routing T_11_18.rgt_op_1 <X> T_11_18.lc_trk_g3_1
 (22 12)  (568 300)  (568 300)  Enable bit of Mux _local_links/g3_mux_3 => tnr_op_3 lc_trk_g3_3
 (24 12)  (570 300)  (570 300)  routing T_11_18.tnr_op_3 <X> T_11_18.lc_trk_g3_3
 (4 13)  (550 301)  (550 301)  routing T_11_18.sp4_v_t_41 <X> T_11_18.sp4_h_r_9
 (0 14)  (546 302)  (546 302)  routing T_11_18.glb_netwk_4 <X> T_11_18.wire_logic_cluster/lc_7/s_r
 (1 14)  (547 302)  (547 302)  Enable bit of Mux _global_links/set_rst_mux => glb_netwk_4 wire_logic_cluster/lc_7/s_r
 (16 14)  (562 302)  (562 302)  routing T_11_18.sp4_v_b_37 <X> T_11_18.lc_trk_g3_5
 (17 14)  (563 302)  (563 302)  Enable bit of Mux _local_links/g3_mux_5 => sp4_v_b_37 lc_trk_g3_5
 (18 14)  (564 302)  (564 302)  routing T_11_18.sp4_v_b_37 <X> T_11_18.lc_trk_g3_5
 (26 14)  (572 302)  (572 302)  routing T_11_18.lc_trk_g2_7 <X> T_11_18.wire_logic_cluster/lc_7/in_0
 (29 14)  (575 302)  (575 302)  Enable bit of Mux _logic_cluster/lcb1_7 => lc_trk_g0_0 wire_logic_cluster/lc_7/in_1
 (31 14)  (577 302)  (577 302)  routing T_11_18.lc_trk_g3_5 <X> T_11_18.wire_logic_cluster/lc_7/in_3
 (32 14)  (578 302)  (578 302)  Enable bit of Mux _logic_cluster/lcb3_7 => lc_trk_g3_5 wire_logic_cluster/lc_7/in_3
 (33 14)  (579 302)  (579 302)  routing T_11_18.lc_trk_g3_5 <X> T_11_18.wire_logic_cluster/lc_7/in_3
 (34 14)  (580 302)  (580 302)  routing T_11_18.lc_trk_g3_5 <X> T_11_18.wire_logic_cluster/lc_7/in_3
 (36 14)  (582 302)  (582 302)  LC_7 Logic Functioning bit
 (38 14)  (584 302)  (584 302)  LC_7 Logic Functioning bit
 (41 14)  (587 302)  (587 302)  LC_7 Logic Functioning bit
 (43 14)  (589 302)  (589 302)  LC_7 Logic Functioning bit
 (45 14)  (591 302)  (591 302)  LC_7 Logic Functioning bit
 (46 14)  (592 302)  (592 302)  Enable bit of Mux _out_links/OutMux7_7 => wire_logic_cluster/lc_7/out sp4_h_r_30
 (47 14)  (593 302)  (593 302)  Enable bit of Mux _out_links/OutMux4_7 => wire_logic_cluster/lc_7/out sp12_h_l_5
 (51 14)  (597 302)  (597 302)  Enable bit of Mux _out_links/OutMux2_7 => wire_logic_cluster/lc_7/out sp4_v_b_46
 (18 15)  (564 303)  (564 303)  routing T_11_18.sp4_v_b_37 <X> T_11_18.lc_trk_g3_5
 (22 15)  (568 303)  (568 303)  Enable bit of Mux _local_links/g3_mux_6 => tnr_op_6 lc_trk_g3_6
 (24 15)  (570 303)  (570 303)  routing T_11_18.tnr_op_6 <X> T_11_18.lc_trk_g3_6
 (26 15)  (572 303)  (572 303)  routing T_11_18.lc_trk_g2_7 <X> T_11_18.wire_logic_cluster/lc_7/in_0
 (28 15)  (574 303)  (574 303)  routing T_11_18.lc_trk_g2_7 <X> T_11_18.wire_logic_cluster/lc_7/in_0
 (29 15)  (575 303)  (575 303)  Enable bit of Mux _logic_cluster/lcb0_7 => lc_trk_g2_7 wire_logic_cluster/lc_7/in_0
 (36 15)  (582 303)  (582 303)  LC_7 Logic Functioning bit
 (38 15)  (584 303)  (584 303)  LC_7 Logic Functioning bit
 (40 15)  (586 303)  (586 303)  LC_7 Logic Functioning bit
 (41 15)  (587 303)  (587 303)  LC_7 Logic Functioning bit
 (42 15)  (588 303)  (588 303)  LC_7 Logic Functioning bit
 (43 15)  (589 303)  (589 303)  LC_7 Logic Functioning bit
 (48 15)  (594 303)  (594 303)  Enable bit of Mux _out_links/OutMux0_7 => wire_logic_cluster/lc_7/out sp4_v_t_3
 (51 15)  (597 303)  (597 303)  Enable bit of Mux _out_links/OutMux1_7 => wire_logic_cluster/lc_7/out sp4_v_b_30


LogicTile_12_18

 (28 0)  (628 288)  (628 288)  routing T_12_18.lc_trk_g2_5 <X> T_12_18.wire_logic_cluster/lc_0/in_1
 (29 0)  (629 288)  (629 288)  Enable bit of Mux _logic_cluster/lcb1_0 => lc_trk_g2_5 wire_logic_cluster/lc_0/in_1
 (30 0)  (630 288)  (630 288)  routing T_12_18.lc_trk_g2_5 <X> T_12_18.wire_logic_cluster/lc_0/in_1
 (31 0)  (631 288)  (631 288)  routing T_12_18.lc_trk_g0_7 <X> T_12_18.wire_logic_cluster/lc_0/in_3
 (32 0)  (632 288)  (632 288)  Enable bit of Mux _logic_cluster/lcb3_0 => lc_trk_g0_7 wire_logic_cluster/lc_0/in_3
 (37 0)  (637 288)  (637 288)  LC_0 Logic Functioning bit
 (39 0)  (639 288)  (639 288)  LC_0 Logic Functioning bit
 (44 0)  (644 288)  (644 288)  LC_0 Logic Functioning bit
 (31 1)  (631 289)  (631 289)  routing T_12_18.lc_trk_g0_7 <X> T_12_18.wire_logic_cluster/lc_0/in_3
 (37 1)  (637 289)  (637 289)  LC_0 Logic Functioning bit
 (39 1)  (639 289)  (639 289)  LC_0 Logic Functioning bit
 (50 1)  (650 289)  (650 289)  Carry_In_Mux bit 

 (0 2)  (600 290)  (600 290)  routing T_12_18.glb_netwk_6 <X> T_12_18.wire_logic_cluster/lc_7/clk
 (1 2)  (601 290)  (601 290)  routing T_12_18.glb_netwk_6 <X> T_12_18.wire_logic_cluster/lc_7/clk
 (2 2)  (602 290)  (602 290)  Enable bit of Mux _global_links/clk_mux => glb_netwk_6 wire_logic_cluster/lc_7/clk
 (4 2)  (604 290)  (604 290)  routing T_12_18.sp4_h_r_0 <X> T_12_18.sp4_v_t_37
 (21 2)  (621 290)  (621 290)  routing T_12_18.sp4_h_l_10 <X> T_12_18.lc_trk_g0_7
 (22 2)  (622 290)  (622 290)  Enable bit of Mux _local_links/g0_mux_7 => sp4_h_l_10 lc_trk_g0_7
 (23 2)  (623 290)  (623 290)  routing T_12_18.sp4_h_l_10 <X> T_12_18.lc_trk_g0_7
 (24 2)  (624 290)  (624 290)  routing T_12_18.sp4_h_l_10 <X> T_12_18.lc_trk_g0_7
 (27 2)  (627 290)  (627 290)  routing T_12_18.lc_trk_g3_1 <X> T_12_18.wire_logic_cluster/lc_1/in_1
 (28 2)  (628 290)  (628 290)  routing T_12_18.lc_trk_g3_1 <X> T_12_18.wire_logic_cluster/lc_1/in_1
 (29 2)  (629 290)  (629 290)  Enable bit of Mux _logic_cluster/lcb1_1 => lc_trk_g3_1 wire_logic_cluster/lc_1/in_1
 (32 2)  (632 290)  (632 290)  Enable bit of Mux _logic_cluster/lcb3_1 => wire_logic_cluster/lc_0/cout wire_logic_cluster/lc_1/in_3
 (37 2)  (637 290)  (637 290)  LC_1 Logic Functioning bit
 (39 2)  (639 290)  (639 290)  LC_1 Logic Functioning bit
 (44 2)  (644 290)  (644 290)  LC_1 Logic Functioning bit
 (45 2)  (645 290)  (645 290)  LC_1 Logic Functioning bit
 (47 2)  (647 290)  (647 290)  Enable bit of Mux _out_links/OutMux5_1 => wire_logic_cluster/lc_1/out sp12_h_r_10
 (48 2)  (648 290)  (648 290)  Enable bit of Mux _out_links/OutMux0_1 => wire_logic_cluster/lc_1/out sp4_v_b_2
 (5 3)  (605 291)  (605 291)  routing T_12_18.sp4_h_r_0 <X> T_12_18.sp4_v_t_37
 (21 3)  (621 291)  (621 291)  routing T_12_18.sp4_h_l_10 <X> T_12_18.lc_trk_g0_7
 (27 3)  (627 291)  (627 291)  routing T_12_18.lc_trk_g3_0 <X> T_12_18.wire_logic_cluster/lc_1/in_0
 (28 3)  (628 291)  (628 291)  routing T_12_18.lc_trk_g3_0 <X> T_12_18.wire_logic_cluster/lc_1/in_0
 (29 3)  (629 291)  (629 291)  Enable bit of Mux _logic_cluster/lcb0_1 => lc_trk_g3_0 wire_logic_cluster/lc_1/in_0
 (41 3)  (641 291)  (641 291)  LC_1 Logic Functioning bit
 (43 3)  (643 291)  (643 291)  LC_1 Logic Functioning bit
 (52 3)  (652 291)  (652 291)  Enable bit of Mux _out_links/OutMux9_1 => wire_logic_cluster/lc_1/out sp4_r_v_b_3
 (0 4)  (600 292)  (600 292)  routing T_12_18.lc_trk_g3_3 <X> T_12_18.wire_logic_cluster/lc_7/cen
 (1 4)  (601 292)  (601 292)  Enable bit of Mux _global_links/ce_mux => lc_trk_g3_3 wire_logic_cluster/lc_7/cen
 (21 4)  (621 292)  (621 292)  routing T_12_18.wire_logic_cluster/lc_3/out <X> T_12_18.lc_trk_g1_3
 (22 4)  (622 292)  (622 292)  Enable bit of Mux _local_links/g1_mux_3 => wire_logic_cluster/lc_3/out lc_trk_g1_3
 (28 4)  (628 292)  (628 292)  routing T_12_18.lc_trk_g2_3 <X> T_12_18.wire_logic_cluster/lc_2/in_1
 (29 4)  (629 292)  (629 292)  Enable bit of Mux _logic_cluster/lcb1_2 => lc_trk_g2_3 wire_logic_cluster/lc_2/in_1
 (32 4)  (632 292)  (632 292)  Enable bit of Mux _logic_cluster/lcb3_2 => wire_logic_cluster/lc_1/cout wire_logic_cluster/lc_2/in_3
 (36 4)  (636 292)  (636 292)  LC_2 Logic Functioning bit
 (37 4)  (637 292)  (637 292)  LC_2 Logic Functioning bit
 (38 4)  (638 292)  (638 292)  LC_2 Logic Functioning bit
 (39 4)  (639 292)  (639 292)  LC_2 Logic Functioning bit
 (44 4)  (644 292)  (644 292)  LC_2 Logic Functioning bit
 (0 5)  (600 293)  (600 293)  routing T_12_18.lc_trk_g3_3 <X> T_12_18.wire_logic_cluster/lc_7/cen
 (1 5)  (601 293)  (601 293)  routing T_12_18.lc_trk_g3_3 <X> T_12_18.wire_logic_cluster/lc_7/cen
 (30 5)  (630 293)  (630 293)  routing T_12_18.lc_trk_g2_3 <X> T_12_18.wire_logic_cluster/lc_2/in_1
 (40 5)  (640 293)  (640 293)  LC_2 Logic Functioning bit
 (41 5)  (641 293)  (641 293)  LC_2 Logic Functioning bit
 (42 5)  (642 293)  (642 293)  LC_2 Logic Functioning bit
 (43 5)  (643 293)  (643 293)  LC_2 Logic Functioning bit
 (17 6)  (617 294)  (617 294)  Enable bit of Mux _local_links/g1_mux_5 => wire_logic_cluster/lc_5/out lc_trk_g1_5
 (18 6)  (618 294)  (618 294)  routing T_12_18.wire_logic_cluster/lc_5/out <X> T_12_18.lc_trk_g1_5
 (25 6)  (625 294)  (625 294)  routing T_12_18.wire_logic_cluster/lc_6/out <X> T_12_18.lc_trk_g1_6
 (27 6)  (627 294)  (627 294)  routing T_12_18.lc_trk_g1_3 <X> T_12_18.wire_logic_cluster/lc_3/in_1
 (29 6)  (629 294)  (629 294)  Enable bit of Mux _logic_cluster/lcb1_3 => lc_trk_g1_3 wire_logic_cluster/lc_3/in_1
 (32 6)  (632 294)  (632 294)  Enable bit of Mux _logic_cluster/lcb3_3 => wire_logic_cluster/lc_2/cout wire_logic_cluster/lc_3/in_3
 (37 6)  (637 294)  (637 294)  LC_3 Logic Functioning bit
 (39 6)  (639 294)  (639 294)  LC_3 Logic Functioning bit
 (44 6)  (644 294)  (644 294)  LC_3 Logic Functioning bit
 (45 6)  (645 294)  (645 294)  LC_3 Logic Functioning bit
 (53 6)  (653 294)  (653 294)  Enable bit of Mux _out_links/OutMuxa_3 => wire_logic_cluster/lc_3/out sp4_r_v_b_23
 (22 7)  (622 295)  (622 295)  Enable bit of Mux _local_links/g1_mux_6 => wire_logic_cluster/lc_6/out lc_trk_g1_6
 (27 7)  (627 295)  (627 295)  routing T_12_18.lc_trk_g3_0 <X> T_12_18.wire_logic_cluster/lc_3/in_0
 (28 7)  (628 295)  (628 295)  routing T_12_18.lc_trk_g3_0 <X> T_12_18.wire_logic_cluster/lc_3/in_0
 (29 7)  (629 295)  (629 295)  Enable bit of Mux _logic_cluster/lcb0_3 => lc_trk_g3_0 wire_logic_cluster/lc_3/in_0
 (30 7)  (630 295)  (630 295)  routing T_12_18.lc_trk_g1_3 <X> T_12_18.wire_logic_cluster/lc_3/in_1
 (41 7)  (641 295)  (641 295)  LC_3 Logic Functioning bit
 (43 7)  (643 295)  (643 295)  LC_3 Logic Functioning bit
 (21 8)  (621 296)  (621 296)  routing T_12_18.rgt_op_3 <X> T_12_18.lc_trk_g2_3
 (22 8)  (622 296)  (622 296)  Enable bit of Mux _local_links/g2_mux_3 => rgt_op_3 lc_trk_g2_3
 (24 8)  (624 296)  (624 296)  routing T_12_18.rgt_op_3 <X> T_12_18.lc_trk_g2_3
 (27 8)  (627 296)  (627 296)  routing T_12_18.lc_trk_g3_4 <X> T_12_18.wire_logic_cluster/lc_4/in_1
 (28 8)  (628 296)  (628 296)  routing T_12_18.lc_trk_g3_4 <X> T_12_18.wire_logic_cluster/lc_4/in_1
 (29 8)  (629 296)  (629 296)  Enable bit of Mux _logic_cluster/lcb1_4 => lc_trk_g3_4 wire_logic_cluster/lc_4/in_1
 (30 8)  (630 296)  (630 296)  routing T_12_18.lc_trk_g3_4 <X> T_12_18.wire_logic_cluster/lc_4/in_1
 (32 8)  (632 296)  (632 296)  Enable bit of Mux _logic_cluster/lcb3_4 => wire_logic_cluster/lc_3/cout wire_logic_cluster/lc_4/in_3
 (37 8)  (637 296)  (637 296)  LC_4 Logic Functioning bit
 (39 8)  (639 296)  (639 296)  LC_4 Logic Functioning bit
 (44 8)  (644 296)  (644 296)  LC_4 Logic Functioning bit
 (45 8)  (645 296)  (645 296)  LC_4 Logic Functioning bit
 (15 9)  (615 297)  (615 297)  routing T_12_18.tnr_op_0 <X> T_12_18.lc_trk_g2_0
 (17 9)  (617 297)  (617 297)  Enable bit of Mux _local_links/g2_mux_0 => tnr_op_0 lc_trk_g2_0
 (28 9)  (628 297)  (628 297)  routing T_12_18.lc_trk_g2_0 <X> T_12_18.wire_logic_cluster/lc_4/in_0
 (29 9)  (629 297)  (629 297)  Enable bit of Mux _logic_cluster/lcb0_4 => lc_trk_g2_0 wire_logic_cluster/lc_4/in_0
 (41 9)  (641 297)  (641 297)  LC_4 Logic Functioning bit
 (43 9)  (643 297)  (643 297)  LC_4 Logic Functioning bit
 (52 9)  (652 297)  (652 297)  Enable bit of Mux _out_links/OutMux9_4 => wire_logic_cluster/lc_4/out sp4_r_v_b_9
 (15 10)  (615 298)  (615 298)  routing T_12_18.rgt_op_5 <X> T_12_18.lc_trk_g2_5
 (17 10)  (617 298)  (617 298)  Enable bit of Mux _local_links/g2_mux_5 => rgt_op_5 lc_trk_g2_5
 (18 10)  (618 298)  (618 298)  routing T_12_18.rgt_op_5 <X> T_12_18.lc_trk_g2_5
 (21 10)  (621 298)  (621 298)  routing T_12_18.wire_logic_cluster/lc_7/out <X> T_12_18.lc_trk_g2_7
 (22 10)  (622 298)  (622 298)  Enable bit of Mux _local_links/g2_mux_7 => wire_logic_cluster/lc_7/out lc_trk_g2_7
 (27 10)  (627 298)  (627 298)  routing T_12_18.lc_trk_g1_5 <X> T_12_18.wire_logic_cluster/lc_5/in_1
 (29 10)  (629 298)  (629 298)  Enable bit of Mux _logic_cluster/lcb1_5 => lc_trk_g1_5 wire_logic_cluster/lc_5/in_1
 (30 10)  (630 298)  (630 298)  routing T_12_18.lc_trk_g1_5 <X> T_12_18.wire_logic_cluster/lc_5/in_1
 (32 10)  (632 298)  (632 298)  Enable bit of Mux _logic_cluster/lcb3_5 => wire_logic_cluster/lc_4/cout wire_logic_cluster/lc_5/in_3
 (37 10)  (637 298)  (637 298)  LC_5 Logic Functioning bit
 (39 10)  (639 298)  (639 298)  LC_5 Logic Functioning bit
 (44 10)  (644 298)  (644 298)  LC_5 Logic Functioning bit
 (45 10)  (645 298)  (645 298)  LC_5 Logic Functioning bit
 (27 11)  (627 299)  (627 299)  routing T_12_18.lc_trk_g3_0 <X> T_12_18.wire_logic_cluster/lc_5/in_0
 (28 11)  (628 299)  (628 299)  routing T_12_18.lc_trk_g3_0 <X> T_12_18.wire_logic_cluster/lc_5/in_0
 (29 11)  (629 299)  (629 299)  Enable bit of Mux _logic_cluster/lcb0_5 => lc_trk_g3_0 wire_logic_cluster/lc_5/in_0
 (41 11)  (641 299)  (641 299)  LC_5 Logic Functioning bit
 (43 11)  (643 299)  (643 299)  LC_5 Logic Functioning bit
 (48 11)  (648 299)  (648 299)  Enable bit of Mux _out_links/OutMux0_5 => wire_logic_cluster/lc_5/out sp4_v_b_10
 (52 11)  (652 299)  (652 299)  Enable bit of Mux _out_links/OutMux9_5 => wire_logic_cluster/lc_5/out sp4_r_v_b_11
 (17 12)  (617 300)  (617 300)  Enable bit of Mux _local_links/g3_mux_1 => wire_logic_cluster/lc_1/out lc_trk_g3_1
 (18 12)  (618 300)  (618 300)  routing T_12_18.wire_logic_cluster/lc_1/out <X> T_12_18.lc_trk_g3_1
 (22 12)  (622 300)  (622 300)  Enable bit of Mux _local_links/g3_mux_3 => sp4_r_v_b_43 lc_trk_g3_3
 (27 12)  (627 300)  (627 300)  routing T_12_18.lc_trk_g1_6 <X> T_12_18.wire_logic_cluster/lc_6/in_1
 (29 12)  (629 300)  (629 300)  Enable bit of Mux _logic_cluster/lcb1_6 => lc_trk_g1_6 wire_logic_cluster/lc_6/in_1
 (30 12)  (630 300)  (630 300)  routing T_12_18.lc_trk_g1_6 <X> T_12_18.wire_logic_cluster/lc_6/in_1
 (32 12)  (632 300)  (632 300)  Enable bit of Mux _logic_cluster/lcb3_6 => wire_logic_cluster/lc_5/cout wire_logic_cluster/lc_6/in_3
 (37 12)  (637 300)  (637 300)  LC_6 Logic Functioning bit
 (39 12)  (639 300)  (639 300)  LC_6 Logic Functioning bit
 (44 12)  (644 300)  (644 300)  LC_6 Logic Functioning bit
 (45 12)  (645 300)  (645 300)  LC_6 Logic Functioning bit
 (52 12)  (652 300)  (652 300)  Enable bit of Mux _out_links/OutMux3_6 => wire_logic_cluster/lc_6/out sp12_v_b_12
 (15 13)  (615 301)  (615 301)  routing T_12_18.tnr_op_0 <X> T_12_18.lc_trk_g3_0
 (17 13)  (617 301)  (617 301)  Enable bit of Mux _local_links/g3_mux_0 => tnr_op_0 lc_trk_g3_0
 (21 13)  (621 301)  (621 301)  routing T_12_18.sp4_r_v_b_43 <X> T_12_18.lc_trk_g3_3
 (28 13)  (628 301)  (628 301)  routing T_12_18.lc_trk_g2_0 <X> T_12_18.wire_logic_cluster/lc_6/in_0
 (29 13)  (629 301)  (629 301)  Enable bit of Mux _logic_cluster/lcb0_6 => lc_trk_g2_0 wire_logic_cluster/lc_6/in_0
 (30 13)  (630 301)  (630 301)  routing T_12_18.lc_trk_g1_6 <X> T_12_18.wire_logic_cluster/lc_6/in_1
 (41 13)  (641 301)  (641 301)  LC_6 Logic Functioning bit
 (43 13)  (643 301)  (643 301)  LC_6 Logic Functioning bit
 (48 13)  (648 301)  (648 301)  Enable bit of Mux _out_links/OutMux0_6 => wire_logic_cluster/lc_6/out sp4_v_t_1
 (14 14)  (614 302)  (614 302)  routing T_12_18.wire_logic_cluster/lc_4/out <X> T_12_18.lc_trk_g3_4
 (26 14)  (626 302)  (626 302)  routing T_12_18.lc_trk_g2_7 <X> T_12_18.wire_logic_cluster/lc_7/in_0
 (28 14)  (628 302)  (628 302)  routing T_12_18.lc_trk_g2_0 <X> T_12_18.wire_logic_cluster/lc_7/in_1
 (29 14)  (629 302)  (629 302)  Enable bit of Mux _logic_cluster/lcb1_7 => lc_trk_g2_0 wire_logic_cluster/lc_7/in_1
 (32 14)  (632 302)  (632 302)  Enable bit of Mux _logic_cluster/lcb3_7 => wire_logic_cluster/lc_6/cout wire_logic_cluster/lc_7/in_3
 (37 14)  (637 302)  (637 302)  LC_7 Logic Functioning bit
 (39 14)  (639 302)  (639 302)  LC_7 Logic Functioning bit
 (45 14)  (645 302)  (645 302)  LC_7 Logic Functioning bit
 (52 14)  (652 302)  (652 302)  Enable bit of Mux _out_links/OutMux3_7 => wire_logic_cluster/lc_7/out sp12_v_b_14
 (17 15)  (617 303)  (617 303)  Enable bit of Mux _local_links/g3_mux_4 => wire_logic_cluster/lc_4/out lc_trk_g3_4
 (26 15)  (626 303)  (626 303)  routing T_12_18.lc_trk_g2_7 <X> T_12_18.wire_logic_cluster/lc_7/in_0
 (28 15)  (628 303)  (628 303)  routing T_12_18.lc_trk_g2_7 <X> T_12_18.wire_logic_cluster/lc_7/in_0
 (29 15)  (629 303)  (629 303)  Enable bit of Mux _logic_cluster/lcb0_7 => lc_trk_g2_7 wire_logic_cluster/lc_7/in_0
 (40 15)  (640 303)  (640 303)  LC_7 Logic Functioning bit
 (42 15)  (642 303)  (642 303)  LC_7 Logic Functioning bit


LogicTile_13_18

 (4 0)  (658 288)  (658 288)  routing T_13_18.sp4_h_l_43 <X> T_13_18.sp4_v_b_0
 (6 0)  (660 288)  (660 288)  routing T_13_18.sp4_h_l_43 <X> T_13_18.sp4_v_b_0
 (21 0)  (675 288)  (675 288)  routing T_13_18.wire_logic_cluster/lc_3/out <X> T_13_18.lc_trk_g0_3
 (22 0)  (676 288)  (676 288)  Enable bit of Mux _local_links/g0_mux_3 => wire_logic_cluster/lc_3/out lc_trk_g0_3
 (5 1)  (659 289)  (659 289)  routing T_13_18.sp4_h_l_43 <X> T_13_18.sp4_v_b_0
 (14 1)  (668 289)  (668 289)  routing T_13_18.top_op_0 <X> T_13_18.lc_trk_g0_0
 (15 1)  (669 289)  (669 289)  routing T_13_18.top_op_0 <X> T_13_18.lc_trk_g0_0
 (17 1)  (671 289)  (671 289)  Enable bit of Mux _local_links/g0_mux_0 => top_op_0 lc_trk_g0_0
 (0 2)  (654 290)  (654 290)  routing T_13_18.glb_netwk_6 <X> T_13_18.wire_logic_cluster/lc_7/clk
 (1 2)  (655 290)  (655 290)  routing T_13_18.glb_netwk_6 <X> T_13_18.wire_logic_cluster/lc_7/clk
 (2 2)  (656 290)  (656 290)  Enable bit of Mux _global_links/clk_mux => glb_netwk_6 wire_logic_cluster/lc_7/clk
 (17 2)  (671 290)  (671 290)  Enable bit of Mux _local_links/g0_mux_5 => wire_logic_cluster/lc_5/out lc_trk_g0_5
 (18 2)  (672 290)  (672 290)  routing T_13_18.wire_logic_cluster/lc_5/out <X> T_13_18.lc_trk_g0_5
 (27 2)  (681 290)  (681 290)  routing T_13_18.lc_trk_g3_1 <X> T_13_18.wire_logic_cluster/lc_1/in_1
 (28 2)  (682 290)  (682 290)  routing T_13_18.lc_trk_g3_1 <X> T_13_18.wire_logic_cluster/lc_1/in_1
 (29 2)  (683 290)  (683 290)  Enable bit of Mux _logic_cluster/lcb1_1 => lc_trk_g3_1 wire_logic_cluster/lc_1/in_1
 (31 2)  (685 290)  (685 290)  routing T_13_18.lc_trk_g2_4 <X> T_13_18.wire_logic_cluster/lc_1/in_3
 (32 2)  (686 290)  (686 290)  Enable bit of Mux _logic_cluster/lcb3_1 => lc_trk_g2_4 wire_logic_cluster/lc_1/in_3
 (33 2)  (687 290)  (687 290)  routing T_13_18.lc_trk_g2_4 <X> T_13_18.wire_logic_cluster/lc_1/in_3
 (35 2)  (689 290)  (689 290)  routing T_13_18.lc_trk_g2_5 <X> T_13_18.input_2_1
 (36 2)  (690 290)  (690 290)  LC_1 Logic Functioning bit
 (43 2)  (697 290)  (697 290)  LC_1 Logic Functioning bit
 (26 3)  (680 291)  (680 291)  routing T_13_18.lc_trk_g2_3 <X> T_13_18.wire_logic_cluster/lc_1/in_0
 (28 3)  (682 291)  (682 291)  routing T_13_18.lc_trk_g2_3 <X> T_13_18.wire_logic_cluster/lc_1/in_0
 (29 3)  (683 291)  (683 291)  Enable bit of Mux _logic_cluster/lcb0_1 => lc_trk_g2_3 wire_logic_cluster/lc_1/in_0
 (32 3)  (686 291)  (686 291)  Enable bit of Mux _logic_cluster/lcb2_1 => lc_trk_g2_5 input_2_1
 (33 3)  (687 291)  (687 291)  routing T_13_18.lc_trk_g2_5 <X> T_13_18.input_2_1
 (37 3)  (691 291)  (691 291)  LC_1 Logic Functioning bit
 (0 4)  (654 292)  (654 292)  routing T_13_18.lc_trk_g3_3 <X> T_13_18.wire_logic_cluster/lc_7/cen
 (1 4)  (655 292)  (655 292)  Enable bit of Mux _global_links/ce_mux => lc_trk_g3_3 wire_logic_cluster/lc_7/cen
 (15 4)  (669 292)  (669 292)  routing T_13_18.sp4_v_b_17 <X> T_13_18.lc_trk_g1_1
 (16 4)  (670 292)  (670 292)  routing T_13_18.sp4_v_b_17 <X> T_13_18.lc_trk_g1_1
 (17 4)  (671 292)  (671 292)  Enable bit of Mux _local_links/g1_mux_1 => sp4_v_b_17 lc_trk_g1_1
 (25 4)  (679 292)  (679 292)  routing T_13_18.lft_op_2 <X> T_13_18.lc_trk_g1_2
 (26 4)  (680 292)  (680 292)  routing T_13_18.lc_trk_g3_7 <X> T_13_18.wire_logic_cluster/lc_2/in_0
 (27 4)  (681 292)  (681 292)  routing T_13_18.lc_trk_g1_6 <X> T_13_18.wire_logic_cluster/lc_2/in_1
 (29 4)  (683 292)  (683 292)  Enable bit of Mux _logic_cluster/lcb1_2 => lc_trk_g1_6 wire_logic_cluster/lc_2/in_1
 (30 4)  (684 292)  (684 292)  routing T_13_18.lc_trk_g1_6 <X> T_13_18.wire_logic_cluster/lc_2/in_1
 (32 4)  (686 292)  (686 292)  Enable bit of Mux _logic_cluster/lcb3_2 => lc_trk_g0_3 wire_logic_cluster/lc_2/in_3
 (35 4)  (689 292)  (689 292)  routing T_13_18.lc_trk_g1_5 <X> T_13_18.input_2_2
 (37 4)  (691 292)  (691 292)  LC_2 Logic Functioning bit
 (43 4)  (697 292)  (697 292)  LC_2 Logic Functioning bit
 (0 5)  (654 293)  (654 293)  routing T_13_18.lc_trk_g3_3 <X> T_13_18.wire_logic_cluster/lc_7/cen
 (1 5)  (655 293)  (655 293)  routing T_13_18.lc_trk_g3_3 <X> T_13_18.wire_logic_cluster/lc_7/cen
 (22 5)  (676 293)  (676 293)  Enable bit of Mux _local_links/g1_mux_2 => lft_op_2 lc_trk_g1_2
 (24 5)  (678 293)  (678 293)  routing T_13_18.lft_op_2 <X> T_13_18.lc_trk_g1_2
 (26 5)  (680 293)  (680 293)  routing T_13_18.lc_trk_g3_7 <X> T_13_18.wire_logic_cluster/lc_2/in_0
 (27 5)  (681 293)  (681 293)  routing T_13_18.lc_trk_g3_7 <X> T_13_18.wire_logic_cluster/lc_2/in_0
 (28 5)  (682 293)  (682 293)  routing T_13_18.lc_trk_g3_7 <X> T_13_18.wire_logic_cluster/lc_2/in_0
 (29 5)  (683 293)  (683 293)  Enable bit of Mux _logic_cluster/lcb0_2 => lc_trk_g3_7 wire_logic_cluster/lc_2/in_0
 (30 5)  (684 293)  (684 293)  routing T_13_18.lc_trk_g1_6 <X> T_13_18.wire_logic_cluster/lc_2/in_1
 (31 5)  (685 293)  (685 293)  routing T_13_18.lc_trk_g0_3 <X> T_13_18.wire_logic_cluster/lc_2/in_3
 (32 5)  (686 293)  (686 293)  Enable bit of Mux _logic_cluster/lcb2_2 => lc_trk_g1_5 input_2_2
 (34 5)  (688 293)  (688 293)  routing T_13_18.lc_trk_g1_5 <X> T_13_18.input_2_2
 (37 5)  (691 293)  (691 293)  LC_2 Logic Functioning bit
 (41 5)  (695 293)  (695 293)  LC_2 Logic Functioning bit
 (43 5)  (697 293)  (697 293)  LC_2 Logic Functioning bit
 (53 5)  (707 293)  (707 293)  Enable bit of Mux _out_links/OutMuxb_2 => wire_logic_cluster/lc_2/out sp4_r_v_b_37
 (16 6)  (670 294)  (670 294)  routing T_13_18.sp12_h_r_13 <X> T_13_18.lc_trk_g1_5
 (17 6)  (671 294)  (671 294)  Enable bit of Mux _local_links/g1_mux_5 => sp12_h_r_13 lc_trk_g1_5
 (22 6)  (676 294)  (676 294)  Enable bit of Mux _local_links/g1_mux_7 => bot_op_7 lc_trk_g1_7
 (24 6)  (678 294)  (678 294)  routing T_13_18.bot_op_7 <X> T_13_18.lc_trk_g1_7
 (26 6)  (680 294)  (680 294)  routing T_13_18.lc_trk_g3_4 <X> T_13_18.wire_logic_cluster/lc_3/in_0
 (29 6)  (683 294)  (683 294)  Enable bit of Mux _logic_cluster/lcb1_3 => lc_trk_g0_0 wire_logic_cluster/lc_3/in_1
 (31 6)  (685 294)  (685 294)  routing T_13_18.lc_trk_g3_5 <X> T_13_18.wire_logic_cluster/lc_3/in_3
 (32 6)  (686 294)  (686 294)  Enable bit of Mux _logic_cluster/lcb3_3 => lc_trk_g3_5 wire_logic_cluster/lc_3/in_3
 (33 6)  (687 294)  (687 294)  routing T_13_18.lc_trk_g3_5 <X> T_13_18.wire_logic_cluster/lc_3/in_3
 (34 6)  (688 294)  (688 294)  routing T_13_18.lc_trk_g3_5 <X> T_13_18.wire_logic_cluster/lc_3/in_3
 (36 6)  (690 294)  (690 294)  LC_3 Logic Functioning bit
 (37 6)  (691 294)  (691 294)  LC_3 Logic Functioning bit
 (38 6)  (692 294)  (692 294)  LC_3 Logic Functioning bit
 (42 6)  (696 294)  (696 294)  LC_3 Logic Functioning bit
 (45 6)  (699 294)  (699 294)  LC_3 Logic Functioning bit
 (48 6)  (702 294)  (702 294)  Enable bit of Mux _out_links/OutMux0_3 => wire_logic_cluster/lc_3/out sp4_v_b_6
 (51 6)  (705 294)  (705 294)  Enable bit of Mux _out_links/OutMux3_3 => wire_logic_cluster/lc_3/out sp12_v_b_6
 (22 7)  (676 295)  (676 295)  Enable bit of Mux _local_links/g1_mux_6 => top_op_6 lc_trk_g1_6
 (24 7)  (678 295)  (678 295)  routing T_13_18.top_op_6 <X> T_13_18.lc_trk_g1_6
 (25 7)  (679 295)  (679 295)  routing T_13_18.top_op_6 <X> T_13_18.lc_trk_g1_6
 (27 7)  (681 295)  (681 295)  routing T_13_18.lc_trk_g3_4 <X> T_13_18.wire_logic_cluster/lc_3/in_0
 (28 7)  (682 295)  (682 295)  routing T_13_18.lc_trk_g3_4 <X> T_13_18.wire_logic_cluster/lc_3/in_0
 (29 7)  (683 295)  (683 295)  Enable bit of Mux _logic_cluster/lcb0_3 => lc_trk_g3_4 wire_logic_cluster/lc_3/in_0
 (32 7)  (686 295)  (686 295)  Enable bit of Mux _logic_cluster/lcb2_3 => lc_trk_g1_2 input_2_3
 (34 7)  (688 295)  (688 295)  routing T_13_18.lc_trk_g1_2 <X> T_13_18.input_2_3
 (35 7)  (689 295)  (689 295)  routing T_13_18.lc_trk_g1_2 <X> T_13_18.input_2_3
 (37 7)  (691 295)  (691 295)  LC_3 Logic Functioning bit
 (42 7)  (696 295)  (696 295)  LC_3 Logic Functioning bit
 (47 7)  (701 295)  (701 295)  Enable bit of Mux _out_links/OutMux8_3 => wire_logic_cluster/lc_3/out sp4_h_r_38
 (48 7)  (702 295)  (702 295)  Enable bit of Mux _out_links/OutMux1_3 => wire_logic_cluster/lc_3/out sp4_v_b_22
 (51 7)  (705 295)  (705 295)  Enable bit of Mux _out_links/OutMux2_3 => wire_logic_cluster/lc_3/out sp4_v_b_38
 (22 8)  (676 296)  (676 296)  Enable bit of Mux _local_links/g2_mux_3 => sp4_h_r_27 lc_trk_g2_3
 (23 8)  (677 296)  (677 296)  routing T_13_18.sp4_h_r_27 <X> T_13_18.lc_trk_g2_3
 (24 8)  (678 296)  (678 296)  routing T_13_18.sp4_h_r_27 <X> T_13_18.lc_trk_g2_3
 (29 8)  (683 296)  (683 296)  Enable bit of Mux _logic_cluster/lcb1_4 => lc_trk_g0_3 wire_logic_cluster/lc_4/in_1
 (31 8)  (685 296)  (685 296)  routing T_13_18.lc_trk_g0_5 <X> T_13_18.wire_logic_cluster/lc_4/in_3
 (32 8)  (686 296)  (686 296)  Enable bit of Mux _logic_cluster/lcb3_4 => lc_trk_g0_5 wire_logic_cluster/lc_4/in_3
 (36 8)  (690 296)  (690 296)  LC_4 Logic Functioning bit
 (38 8)  (692 296)  (692 296)  LC_4 Logic Functioning bit
 (40 8)  (694 296)  (694 296)  LC_4 Logic Functioning bit
 (42 8)  (696 296)  (696 296)  LC_4 Logic Functioning bit
 (51 8)  (705 296)  (705 296)  Enable bit of Mux _out_links/OutMux2_4 => wire_logic_cluster/lc_4/out sp4_v_t_29
 (21 9)  (675 297)  (675 297)  routing T_13_18.sp4_h_r_27 <X> T_13_18.lc_trk_g2_3
 (30 9)  (684 297)  (684 297)  routing T_13_18.lc_trk_g0_3 <X> T_13_18.wire_logic_cluster/lc_4/in_1
 (36 9)  (690 297)  (690 297)  LC_4 Logic Functioning bit
 (38 9)  (692 297)  (692 297)  LC_4 Logic Functioning bit
 (40 9)  (694 297)  (694 297)  LC_4 Logic Functioning bit
 (42 9)  (696 297)  (696 297)  LC_4 Logic Functioning bit
 (48 9)  (702 297)  (702 297)  Enable bit of Mux _out_links/OutMux0_4 => wire_logic_cluster/lc_4/out sp4_v_b_8
 (15 10)  (669 298)  (669 298)  routing T_13_18.sp4_h_l_16 <X> T_13_18.lc_trk_g2_5
 (16 10)  (670 298)  (670 298)  routing T_13_18.sp4_h_l_16 <X> T_13_18.lc_trk_g2_5
 (17 10)  (671 298)  (671 298)  Enable bit of Mux _local_links/g2_mux_5 => sp4_h_l_16 lc_trk_g2_5
 (29 10)  (683 298)  (683 298)  Enable bit of Mux _logic_cluster/lcb1_5 => lc_trk_g0_0 wire_logic_cluster/lc_5/in_1
 (31 10)  (685 298)  (685 298)  routing T_13_18.lc_trk_g1_7 <X> T_13_18.wire_logic_cluster/lc_5/in_3
 (32 10)  (686 298)  (686 298)  Enable bit of Mux _logic_cluster/lcb3_5 => lc_trk_g1_7 wire_logic_cluster/lc_5/in_3
 (34 10)  (688 298)  (688 298)  routing T_13_18.lc_trk_g1_7 <X> T_13_18.wire_logic_cluster/lc_5/in_3
 (35 10)  (689 298)  (689 298)  routing T_13_18.lc_trk_g0_5 <X> T_13_18.input_2_5
 (37 10)  (691 298)  (691 298)  LC_5 Logic Functioning bit
 (41 10)  (695 298)  (695 298)  LC_5 Logic Functioning bit
 (42 10)  (696 298)  (696 298)  LC_5 Logic Functioning bit
 (43 10)  (697 298)  (697 298)  LC_5 Logic Functioning bit
 (45 10)  (699 298)  (699 298)  LC_5 Logic Functioning bit
 (46 10)  (700 298)  (700 298)  Enable bit of Mux _out_links/OutMux7_5 => wire_logic_cluster/lc_5/out sp4_h_l_15
 (51 10)  (705 298)  (705 298)  Enable bit of Mux _out_links/OutMux2_5 => wire_logic_cluster/lc_5/out sp4_v_b_42
 (17 11)  (671 299)  (671 299)  Enable bit of Mux _local_links/g2_mux_4 => sp4_r_v_b_12 lc_trk_g2_4
 (18 11)  (672 299)  (672 299)  routing T_13_18.sp4_h_l_16 <X> T_13_18.lc_trk_g2_5
 (26 11)  (680 299)  (680 299)  routing T_13_18.lc_trk_g3_2 <X> T_13_18.wire_logic_cluster/lc_5/in_0
 (27 11)  (681 299)  (681 299)  routing T_13_18.lc_trk_g3_2 <X> T_13_18.wire_logic_cluster/lc_5/in_0
 (28 11)  (682 299)  (682 299)  routing T_13_18.lc_trk_g3_2 <X> T_13_18.wire_logic_cluster/lc_5/in_0
 (29 11)  (683 299)  (683 299)  Enable bit of Mux _logic_cluster/lcb0_5 => lc_trk_g3_2 wire_logic_cluster/lc_5/in_0
 (31 11)  (685 299)  (685 299)  routing T_13_18.lc_trk_g1_7 <X> T_13_18.wire_logic_cluster/lc_5/in_3
 (32 11)  (686 299)  (686 299)  Enable bit of Mux _logic_cluster/lcb2_5 => lc_trk_g0_5 input_2_5
 (39 11)  (693 299)  (693 299)  LC_5 Logic Functioning bit
 (40 11)  (694 299)  (694 299)  LC_5 Logic Functioning bit
 (41 11)  (695 299)  (695 299)  LC_5 Logic Functioning bit
 (43 11)  (697 299)  (697 299)  LC_5 Logic Functioning bit
 (46 11)  (700 299)  (700 299)  Enable bit of Mux _out_links/OutMux6_5 => wire_logic_cluster/lc_5/out sp4_h_r_10
 (5 12)  (659 300)  (659 300)  routing T_13_18.sp4_h_l_43 <X> T_13_18.sp4_h_r_9
 (15 12)  (669 300)  (669 300)  routing T_13_18.sp4_h_r_25 <X> T_13_18.lc_trk_g3_1
 (16 12)  (670 300)  (670 300)  routing T_13_18.sp4_h_r_25 <X> T_13_18.lc_trk_g3_1
 (17 12)  (671 300)  (671 300)  Enable bit of Mux _local_links/g3_mux_1 => sp4_h_r_25 lc_trk_g3_1
 (22 12)  (676 300)  (676 300)  Enable bit of Mux _local_links/g3_mux_3 => sp4_v_t_30 lc_trk_g3_3
 (23 12)  (677 300)  (677 300)  routing T_13_18.sp4_v_t_30 <X> T_13_18.lc_trk_g3_3
 (24 12)  (678 300)  (678 300)  routing T_13_18.sp4_v_t_30 <X> T_13_18.lc_trk_g3_3
 (29 12)  (683 300)  (683 300)  Enable bit of Mux _logic_cluster/lcb1_6 => lc_trk_g0_5 wire_logic_cluster/lc_6/in_1
 (30 12)  (684 300)  (684 300)  routing T_13_18.lc_trk_g0_5 <X> T_13_18.wire_logic_cluster/lc_6/in_1
 (31 12)  (685 300)  (685 300)  routing T_13_18.lc_trk_g1_6 <X> T_13_18.wire_logic_cluster/lc_6/in_3
 (32 12)  (686 300)  (686 300)  Enable bit of Mux _logic_cluster/lcb3_6 => lc_trk_g1_6 wire_logic_cluster/lc_6/in_3
 (34 12)  (688 300)  (688 300)  routing T_13_18.lc_trk_g1_6 <X> T_13_18.wire_logic_cluster/lc_6/in_3
 (35 12)  (689 300)  (689 300)  routing T_13_18.lc_trk_g1_5 <X> T_13_18.input_2_6
 (36 12)  (690 300)  (690 300)  LC_6 Logic Functioning bit
 (37 12)  (691 300)  (691 300)  LC_6 Logic Functioning bit
 (38 12)  (692 300)  (692 300)  LC_6 Logic Functioning bit
 (39 12)  (693 300)  (693 300)  LC_6 Logic Functioning bit
 (40 12)  (694 300)  (694 300)  LC_6 Logic Functioning bit
 (41 12)  (695 300)  (695 300)  LC_6 Logic Functioning bit
 (42 12)  (696 300)  (696 300)  LC_6 Logic Functioning bit
 (43 12)  (697 300)  (697 300)  LC_6 Logic Functioning bit
 (4 13)  (658 301)  (658 301)  routing T_13_18.sp4_h_l_43 <X> T_13_18.sp4_h_r_9
 (18 13)  (672 301)  (672 301)  routing T_13_18.sp4_h_r_25 <X> T_13_18.lc_trk_g3_1
 (22 13)  (676 301)  (676 301)  Enable bit of Mux _local_links/g3_mux_2 => sp4_r_v_b_18 lc_trk_g3_2
 (27 13)  (681 301)  (681 301)  routing T_13_18.lc_trk_g1_1 <X> T_13_18.wire_logic_cluster/lc_6/in_0
 (29 13)  (683 301)  (683 301)  Enable bit of Mux _logic_cluster/lcb0_6 => lc_trk_g1_1 wire_logic_cluster/lc_6/in_0
 (31 13)  (685 301)  (685 301)  routing T_13_18.lc_trk_g1_6 <X> T_13_18.wire_logic_cluster/lc_6/in_3
 (32 13)  (686 301)  (686 301)  Enable bit of Mux _logic_cluster/lcb2_6 => lc_trk_g1_5 input_2_6
 (34 13)  (688 301)  (688 301)  routing T_13_18.lc_trk_g1_5 <X> T_13_18.input_2_6
 (36 13)  (690 301)  (690 301)  LC_6 Logic Functioning bit
 (37 13)  (691 301)  (691 301)  LC_6 Logic Functioning bit
 (41 13)  (695 301)  (695 301)  LC_6 Logic Functioning bit
 (42 13)  (696 301)  (696 301)  LC_6 Logic Functioning bit
 (43 13)  (697 301)  (697 301)  LC_6 Logic Functioning bit
 (48 13)  (702 301)  (702 301)  Enable bit of Mux _out_links/OutMux0_6 => wire_logic_cluster/lc_6/out sp4_v_t_1
 (5 14)  (659 302)  (659 302)  routing T_13_18.sp4_v_t_44 <X> T_13_18.sp4_h_l_44
 (14 14)  (668 302)  (668 302)  routing T_13_18.sp4_v_b_36 <X> T_13_18.lc_trk_g3_4
 (15 14)  (669 302)  (669 302)  routing T_13_18.tnl_op_5 <X> T_13_18.lc_trk_g3_5
 (17 14)  (671 302)  (671 302)  Enable bit of Mux _local_links/g3_mux_5 => tnl_op_5 lc_trk_g3_5
 (21 14)  (675 302)  (675 302)  routing T_13_18.rgt_op_7 <X> T_13_18.lc_trk_g3_7
 (22 14)  (676 302)  (676 302)  Enable bit of Mux _local_links/g3_mux_7 => rgt_op_7 lc_trk_g3_7
 (24 14)  (678 302)  (678 302)  routing T_13_18.rgt_op_7 <X> T_13_18.lc_trk_g3_7
 (6 15)  (660 303)  (660 303)  routing T_13_18.sp4_v_t_44 <X> T_13_18.sp4_h_l_44
 (14 15)  (668 303)  (668 303)  routing T_13_18.sp4_v_b_36 <X> T_13_18.lc_trk_g3_4
 (16 15)  (670 303)  (670 303)  routing T_13_18.sp4_v_b_36 <X> T_13_18.lc_trk_g3_4
 (17 15)  (671 303)  (671 303)  Enable bit of Mux _local_links/g3_mux_4 => sp4_v_b_36 lc_trk_g3_4
 (18 15)  (672 303)  (672 303)  routing T_13_18.tnl_op_5 <X> T_13_18.lc_trk_g3_5


LogicTile_14_18

 (21 0)  (729 288)  (729 288)  routing T_14_18.lft_op_3 <X> T_14_18.lc_trk_g0_3
 (22 0)  (730 288)  (730 288)  Enable bit of Mux _local_links/g0_mux_3 => lft_op_3 lc_trk_g0_3
 (24 0)  (732 288)  (732 288)  routing T_14_18.lft_op_3 <X> T_14_18.lc_trk_g0_3
 (26 0)  (734 288)  (734 288)  routing T_14_18.lc_trk_g2_4 <X> T_14_18.wire_logic_cluster/lc_0/in_0
 (27 0)  (735 288)  (735 288)  routing T_14_18.lc_trk_g3_6 <X> T_14_18.wire_logic_cluster/lc_0/in_1
 (28 0)  (736 288)  (736 288)  routing T_14_18.lc_trk_g3_6 <X> T_14_18.wire_logic_cluster/lc_0/in_1
 (29 0)  (737 288)  (737 288)  Enable bit of Mux _logic_cluster/lcb1_0 => lc_trk_g3_6 wire_logic_cluster/lc_0/in_1
 (30 0)  (738 288)  (738 288)  routing T_14_18.lc_trk_g3_6 <X> T_14_18.wire_logic_cluster/lc_0/in_1
 (32 0)  (740 288)  (740 288)  Enable bit of Mux _logic_cluster/lcb3_0 => lc_trk_g2_3 wire_logic_cluster/lc_0/in_3
 (33 0)  (741 288)  (741 288)  routing T_14_18.lc_trk_g2_3 <X> T_14_18.wire_logic_cluster/lc_0/in_3
 (35 0)  (743 288)  (743 288)  routing T_14_18.lc_trk_g1_7 <X> T_14_18.input_2_0
 (45 0)  (753 288)  (753 288)  LC_0 Logic Functioning bit
 (15 1)  (723 289)  (723 289)  routing T_14_18.sp4_v_t_5 <X> T_14_18.lc_trk_g0_0
 (16 1)  (724 289)  (724 289)  routing T_14_18.sp4_v_t_5 <X> T_14_18.lc_trk_g0_0
 (17 1)  (725 289)  (725 289)  Enable bit of Mux _local_links/g0_mux_0 => sp4_v_t_5 lc_trk_g0_0
 (28 1)  (736 289)  (736 289)  routing T_14_18.lc_trk_g2_4 <X> T_14_18.wire_logic_cluster/lc_0/in_0
 (29 1)  (737 289)  (737 289)  Enable bit of Mux _logic_cluster/lcb0_0 => lc_trk_g2_4 wire_logic_cluster/lc_0/in_0
 (30 1)  (738 289)  (738 289)  routing T_14_18.lc_trk_g3_6 <X> T_14_18.wire_logic_cluster/lc_0/in_1
 (31 1)  (739 289)  (739 289)  routing T_14_18.lc_trk_g2_3 <X> T_14_18.wire_logic_cluster/lc_0/in_3
 (32 1)  (740 289)  (740 289)  Enable bit of Mux _logic_cluster/lcb2_0 => lc_trk_g1_7 input_2_0
 (34 1)  (742 289)  (742 289)  routing T_14_18.lc_trk_g1_7 <X> T_14_18.input_2_0
 (35 1)  (743 289)  (743 289)  routing T_14_18.lc_trk_g1_7 <X> T_14_18.input_2_0
 (41 1)  (749 289)  (749 289)  LC_0 Logic Functioning bit
 (51 1)  (759 289)  (759 289)  Enable bit of Mux _out_links/OutMux2_0 => wire_logic_cluster/lc_0/out sp4_v_t_21
 (0 2)  (708 290)  (708 290)  routing T_14_18.glb_netwk_6 <X> T_14_18.wire_logic_cluster/lc_7/clk
 (1 2)  (709 290)  (709 290)  routing T_14_18.glb_netwk_6 <X> T_14_18.wire_logic_cluster/lc_7/clk
 (2 2)  (710 290)  (710 290)  Enable bit of Mux _global_links/clk_mux => glb_netwk_6 wire_logic_cluster/lc_7/clk
 (14 2)  (722 290)  (722 290)  routing T_14_18.wire_logic_cluster/lc_4/out <X> T_14_18.lc_trk_g0_4
 (21 2)  (729 290)  (729 290)  routing T_14_18.sp4_h_l_10 <X> T_14_18.lc_trk_g0_7
 (22 2)  (730 290)  (730 290)  Enable bit of Mux _local_links/g0_mux_7 => sp4_h_l_10 lc_trk_g0_7
 (23 2)  (731 290)  (731 290)  routing T_14_18.sp4_h_l_10 <X> T_14_18.lc_trk_g0_7
 (24 2)  (732 290)  (732 290)  routing T_14_18.sp4_h_l_10 <X> T_14_18.lc_trk_g0_7
 (17 3)  (725 291)  (725 291)  Enable bit of Mux _local_links/g0_mux_4 => wire_logic_cluster/lc_4/out lc_trk_g0_4
 (21 3)  (729 291)  (729 291)  routing T_14_18.sp4_h_l_10 <X> T_14_18.lc_trk_g0_7
 (15 4)  (723 292)  (723 292)  routing T_14_18.lft_op_1 <X> T_14_18.lc_trk_g1_1
 (17 4)  (725 292)  (725 292)  Enable bit of Mux _local_links/g1_mux_1 => lft_op_1 lc_trk_g1_1
 (18 4)  (726 292)  (726 292)  routing T_14_18.lft_op_1 <X> T_14_18.lc_trk_g1_1
 (16 6)  (724 294)  (724 294)  routing T_14_18.sp12_h_r_13 <X> T_14_18.lc_trk_g1_5
 (17 6)  (725 294)  (725 294)  Enable bit of Mux _local_links/g1_mux_5 => sp12_h_r_13 lc_trk_g1_5
 (22 6)  (730 294)  (730 294)  Enable bit of Mux _local_links/g1_mux_7 => sp4_h_r_7 lc_trk_g1_7
 (23 6)  (731 294)  (731 294)  routing T_14_18.sp4_h_r_7 <X> T_14_18.lc_trk_g1_7
 (24 6)  (732 294)  (732 294)  routing T_14_18.sp4_h_r_7 <X> T_14_18.lc_trk_g1_7
 (27 6)  (735 294)  (735 294)  routing T_14_18.lc_trk_g1_5 <X> T_14_18.wire_logic_cluster/lc_3/in_1
 (29 6)  (737 294)  (737 294)  Enable bit of Mux _logic_cluster/lcb1_3 => lc_trk_g1_5 wire_logic_cluster/lc_3/in_1
 (30 6)  (738 294)  (738 294)  routing T_14_18.lc_trk_g1_5 <X> T_14_18.wire_logic_cluster/lc_3/in_1
 (31 6)  (739 294)  (739 294)  routing T_14_18.lc_trk_g0_4 <X> T_14_18.wire_logic_cluster/lc_3/in_3
 (32 6)  (740 294)  (740 294)  Enable bit of Mux _logic_cluster/lcb3_3 => lc_trk_g0_4 wire_logic_cluster/lc_3/in_3
 (37 6)  (745 294)  (745 294)  LC_3 Logic Functioning bit
 (39 6)  (747 294)  (747 294)  LC_3 Logic Functioning bit
 (13 7)  (721 295)  (721 295)  routing T_14_18.sp4_v_b_0 <X> T_14_18.sp4_h_l_40
 (21 7)  (729 295)  (729 295)  routing T_14_18.sp4_h_r_7 <X> T_14_18.lc_trk_g1_7
 (22 7)  (730 295)  (730 295)  Enable bit of Mux _local_links/g1_mux_6 => sp4_v_b_22 lc_trk_g1_6
 (23 7)  (731 295)  (731 295)  routing T_14_18.sp4_v_b_22 <X> T_14_18.lc_trk_g1_6
 (24 7)  (732 295)  (732 295)  routing T_14_18.sp4_v_b_22 <X> T_14_18.lc_trk_g1_6
 (37 7)  (745 295)  (745 295)  LC_3 Logic Functioning bit
 (39 7)  (747 295)  (747 295)  LC_3 Logic Functioning bit
 (9 8)  (717 296)  (717 296)  routing T_14_18.sp4_v_t_42 <X> T_14_18.sp4_h_r_7
 (15 8)  (723 296)  (723 296)  routing T_14_18.sp4_h_r_41 <X> T_14_18.lc_trk_g2_1
 (16 8)  (724 296)  (724 296)  routing T_14_18.sp4_h_r_41 <X> T_14_18.lc_trk_g2_1
 (17 8)  (725 296)  (725 296)  Enable bit of Mux _local_links/g2_mux_1 => sp4_h_r_41 lc_trk_g2_1
 (18 8)  (726 296)  (726 296)  routing T_14_18.sp4_h_r_41 <X> T_14_18.lc_trk_g2_1
 (22 8)  (730 296)  (730 296)  Enable bit of Mux _local_links/g2_mux_3 => sp4_r_v_b_35 lc_trk_g2_3
 (27 8)  (735 296)  (735 296)  routing T_14_18.lc_trk_g3_6 <X> T_14_18.wire_logic_cluster/lc_4/in_1
 (28 8)  (736 296)  (736 296)  routing T_14_18.lc_trk_g3_6 <X> T_14_18.wire_logic_cluster/lc_4/in_1
 (29 8)  (737 296)  (737 296)  Enable bit of Mux _logic_cluster/lcb1_4 => lc_trk_g3_6 wire_logic_cluster/lc_4/in_1
 (30 8)  (738 296)  (738 296)  routing T_14_18.lc_trk_g3_6 <X> T_14_18.wire_logic_cluster/lc_4/in_1
 (31 8)  (739 296)  (739 296)  routing T_14_18.lc_trk_g3_4 <X> T_14_18.wire_logic_cluster/lc_4/in_3
 (32 8)  (740 296)  (740 296)  Enable bit of Mux _logic_cluster/lcb3_4 => lc_trk_g3_4 wire_logic_cluster/lc_4/in_3
 (33 8)  (741 296)  (741 296)  routing T_14_18.lc_trk_g3_4 <X> T_14_18.wire_logic_cluster/lc_4/in_3
 (34 8)  (742 296)  (742 296)  routing T_14_18.lc_trk_g3_4 <X> T_14_18.wire_logic_cluster/lc_4/in_3
 (36 8)  (744 296)  (744 296)  LC_4 Logic Functioning bit
 (43 8)  (751 296)  (751 296)  LC_4 Logic Functioning bit
 (45 8)  (753 296)  (753 296)  LC_4 Logic Functioning bit
 (46 8)  (754 296)  (754 296)  Enable bit of Mux _out_links/OutMux7_4 => wire_logic_cluster/lc_4/out sp4_h_r_24
 (50 8)  (758 296)  (758 296)  Cascade bit: LH_LC04_inmux02_5

 (18 9)  (726 297)  (726 297)  routing T_14_18.sp4_h_r_41 <X> T_14_18.lc_trk_g2_1
 (21 9)  (729 297)  (729 297)  routing T_14_18.sp4_r_v_b_35 <X> T_14_18.lc_trk_g2_3
 (29 9)  (737 297)  (737 297)  Enable bit of Mux _logic_cluster/lcb0_4 => lc_trk_g0_0 wire_logic_cluster/lc_4/in_0
 (30 9)  (738 297)  (738 297)  routing T_14_18.lc_trk_g3_6 <X> T_14_18.wire_logic_cluster/lc_4/in_1
 (36 9)  (744 297)  (744 297)  LC_4 Logic Functioning bit
 (41 9)  (749 297)  (749 297)  LC_4 Logic Functioning bit
 (43 9)  (751 297)  (751 297)  LC_4 Logic Functioning bit
 (48 9)  (756 297)  (756 297)  Enable bit of Mux _out_links/OutMux0_4 => wire_logic_cluster/lc_4/out sp4_v_b_8
 (6 10)  (714 298)  (714 298)  routing T_14_18.sp4_v_b_3 <X> T_14_18.sp4_v_t_43
 (14 10)  (722 298)  (722 298)  routing T_14_18.sp4_h_r_44 <X> T_14_18.lc_trk_g2_4
 (28 10)  (736 298)  (736 298)  routing T_14_18.lc_trk_g2_6 <X> T_14_18.wire_logic_cluster/lc_5/in_1
 (29 10)  (737 298)  (737 298)  Enable bit of Mux _logic_cluster/lcb1_5 => lc_trk_g2_6 wire_logic_cluster/lc_5/in_1
 (30 10)  (738 298)  (738 298)  routing T_14_18.lc_trk_g2_6 <X> T_14_18.wire_logic_cluster/lc_5/in_1
 (32 10)  (740 298)  (740 298)  Enable bit of Mux _logic_cluster/lcb3_5 => lc_trk_g3_3 wire_logic_cluster/lc_5/in_3
 (33 10)  (741 298)  (741 298)  routing T_14_18.lc_trk_g3_3 <X> T_14_18.wire_logic_cluster/lc_5/in_3
 (34 10)  (742 298)  (742 298)  routing T_14_18.lc_trk_g3_3 <X> T_14_18.wire_logic_cluster/lc_5/in_3
 (35 10)  (743 298)  (743 298)  routing T_14_18.lc_trk_g0_7 <X> T_14_18.input_2_5
 (51 10)  (759 298)  (759 298)  Enable bit of Mux _out_links/OutMux2_5 => wire_logic_cluster/lc_5/out sp4_v_b_42
 (5 11)  (713 299)  (713 299)  routing T_14_18.sp4_v_b_3 <X> T_14_18.sp4_v_t_43
 (14 11)  (722 299)  (722 299)  routing T_14_18.sp4_h_r_44 <X> T_14_18.lc_trk_g2_4
 (15 11)  (723 299)  (723 299)  routing T_14_18.sp4_h_r_44 <X> T_14_18.lc_trk_g2_4
 (16 11)  (724 299)  (724 299)  routing T_14_18.sp4_h_r_44 <X> T_14_18.lc_trk_g2_4
 (17 11)  (725 299)  (725 299)  Enable bit of Mux _local_links/g2_mux_4 => sp4_h_r_44 lc_trk_g2_4
 (22 11)  (730 299)  (730 299)  Enable bit of Mux _local_links/g2_mux_6 => tnl_op_6 lc_trk_g2_6
 (24 11)  (732 299)  (732 299)  routing T_14_18.tnl_op_6 <X> T_14_18.lc_trk_g2_6
 (25 11)  (733 299)  (733 299)  routing T_14_18.tnl_op_6 <X> T_14_18.lc_trk_g2_6
 (26 11)  (734 299)  (734 299)  routing T_14_18.lc_trk_g0_3 <X> T_14_18.wire_logic_cluster/lc_5/in_0
 (29 11)  (737 299)  (737 299)  Enable bit of Mux _logic_cluster/lcb0_5 => lc_trk_g0_3 wire_logic_cluster/lc_5/in_0
 (30 11)  (738 299)  (738 299)  routing T_14_18.lc_trk_g2_6 <X> T_14_18.wire_logic_cluster/lc_5/in_1
 (31 11)  (739 299)  (739 299)  routing T_14_18.lc_trk_g3_3 <X> T_14_18.wire_logic_cluster/lc_5/in_3
 (32 11)  (740 299)  (740 299)  Enable bit of Mux _logic_cluster/lcb2_5 => lc_trk_g0_7 input_2_5
 (35 11)  (743 299)  (743 299)  routing T_14_18.lc_trk_g0_7 <X> T_14_18.input_2_5
 (36 11)  (744 299)  (744 299)  LC_5 Logic Functioning bit
 (37 11)  (745 299)  (745 299)  LC_5 Logic Functioning bit
 (38 11)  (746 299)  (746 299)  LC_5 Logic Functioning bit
 (42 11)  (750 299)  (750 299)  LC_5 Logic Functioning bit
 (15 12)  (723 300)  (723 300)  routing T_14_18.tnl_op_1 <X> T_14_18.lc_trk_g3_1
 (17 12)  (725 300)  (725 300)  Enable bit of Mux _local_links/g3_mux_1 => tnl_op_1 lc_trk_g3_1
 (21 12)  (729 300)  (729 300)  routing T_14_18.bnl_op_3 <X> T_14_18.lc_trk_g3_3
 (22 12)  (730 300)  (730 300)  Enable bit of Mux _local_links/g3_mux_3 => bnl_op_3 lc_trk_g3_3
 (26 12)  (734 300)  (734 300)  routing T_14_18.lc_trk_g2_6 <X> T_14_18.wire_logic_cluster/lc_6/in_0
 (29 12)  (737 300)  (737 300)  Enable bit of Mux _logic_cluster/lcb1_6 => lc_trk_g0_3 wire_logic_cluster/lc_6/in_1
 (31 12)  (739 300)  (739 300)  routing T_14_18.lc_trk_g1_6 <X> T_14_18.wire_logic_cluster/lc_6/in_3
 (32 12)  (740 300)  (740 300)  Enable bit of Mux _logic_cluster/lcb3_6 => lc_trk_g1_6 wire_logic_cluster/lc_6/in_3
 (34 12)  (742 300)  (742 300)  routing T_14_18.lc_trk_g1_6 <X> T_14_18.wire_logic_cluster/lc_6/in_3
 (36 12)  (744 300)  (744 300)  LC_6 Logic Functioning bit
 (37 12)  (745 300)  (745 300)  LC_6 Logic Functioning bit
 (38 12)  (746 300)  (746 300)  LC_6 Logic Functioning bit
 (39 12)  (747 300)  (747 300)  LC_6 Logic Functioning bit
 (18 13)  (726 301)  (726 301)  routing T_14_18.tnl_op_1 <X> T_14_18.lc_trk_g3_1
 (21 13)  (729 301)  (729 301)  routing T_14_18.bnl_op_3 <X> T_14_18.lc_trk_g3_3
 (26 13)  (734 301)  (734 301)  routing T_14_18.lc_trk_g2_6 <X> T_14_18.wire_logic_cluster/lc_6/in_0
 (28 13)  (736 301)  (736 301)  routing T_14_18.lc_trk_g2_6 <X> T_14_18.wire_logic_cluster/lc_6/in_0
 (29 13)  (737 301)  (737 301)  Enable bit of Mux _logic_cluster/lcb0_6 => lc_trk_g2_6 wire_logic_cluster/lc_6/in_0
 (30 13)  (738 301)  (738 301)  routing T_14_18.lc_trk_g0_3 <X> T_14_18.wire_logic_cluster/lc_6/in_1
 (31 13)  (739 301)  (739 301)  routing T_14_18.lc_trk_g1_6 <X> T_14_18.wire_logic_cluster/lc_6/in_3
 (37 13)  (745 301)  (745 301)  LC_6 Logic Functioning bit
 (39 13)  (747 301)  (747 301)  LC_6 Logic Functioning bit
 (27 14)  (735 302)  (735 302)  routing T_14_18.lc_trk_g3_1 <X> T_14_18.wire_logic_cluster/lc_7/in_1
 (28 14)  (736 302)  (736 302)  routing T_14_18.lc_trk_g3_1 <X> T_14_18.wire_logic_cluster/lc_7/in_1
 (29 14)  (737 302)  (737 302)  Enable bit of Mux _logic_cluster/lcb1_7 => lc_trk_g3_1 wire_logic_cluster/lc_7/in_1
 (32 14)  (740 302)  (740 302)  Enable bit of Mux _logic_cluster/lcb3_7 => lc_trk_g1_1 wire_logic_cluster/lc_7/in_3
 (34 14)  (742 302)  (742 302)  routing T_14_18.lc_trk_g1_1 <X> T_14_18.wire_logic_cluster/lc_7/in_3
 (35 14)  (743 302)  (743 302)  routing T_14_18.lc_trk_g3_6 <X> T_14_18.input_2_7
 (36 14)  (744 302)  (744 302)  LC_7 Logic Functioning bit
 (37 14)  (745 302)  (745 302)  LC_7 Logic Functioning bit
 (42 14)  (750 302)  (750 302)  LC_7 Logic Functioning bit
 (43 14)  (751 302)  (751 302)  LC_7 Logic Functioning bit
 (45 14)  (753 302)  (753 302)  LC_7 Logic Functioning bit
 (14 15)  (722 303)  (722 303)  routing T_14_18.sp4_r_v_b_44 <X> T_14_18.lc_trk_g3_4
 (17 15)  (725 303)  (725 303)  Enable bit of Mux _local_links/g3_mux_4 => sp4_r_v_b_44 lc_trk_g3_4
 (22 15)  (730 303)  (730 303)  Enable bit of Mux _local_links/g3_mux_6 => sp4_r_v_b_46 lc_trk_g3_6
 (25 15)  (733 303)  (733 303)  routing T_14_18.sp4_r_v_b_46 <X> T_14_18.lc_trk_g3_6
 (28 15)  (736 303)  (736 303)  routing T_14_18.lc_trk_g2_1 <X> T_14_18.wire_logic_cluster/lc_7/in_0
 (29 15)  (737 303)  (737 303)  Enable bit of Mux _logic_cluster/lcb0_7 => lc_trk_g2_1 wire_logic_cluster/lc_7/in_0
 (32 15)  (740 303)  (740 303)  Enable bit of Mux _logic_cluster/lcb2_7 => lc_trk_g3_6 input_2_7
 (33 15)  (741 303)  (741 303)  routing T_14_18.lc_trk_g3_6 <X> T_14_18.input_2_7
 (34 15)  (742 303)  (742 303)  routing T_14_18.lc_trk_g3_6 <X> T_14_18.input_2_7
 (35 15)  (743 303)  (743 303)  routing T_14_18.lc_trk_g3_6 <X> T_14_18.input_2_7
 (36 15)  (744 303)  (744 303)  LC_7 Logic Functioning bit
 (37 15)  (745 303)  (745 303)  LC_7 Logic Functioning bit
 (42 15)  (750 303)  (750 303)  LC_7 Logic Functioning bit


LogicTile_15_18

 (4 0)  (766 288)  (766 288)  routing T_15_18.sp4_h_l_37 <X> T_15_18.sp4_v_b_0
 (27 0)  (789 288)  (789 288)  routing T_15_18.lc_trk_g3_6 <X> T_15_18.wire_logic_cluster/lc_0/in_1
 (28 0)  (790 288)  (790 288)  routing T_15_18.lc_trk_g3_6 <X> T_15_18.wire_logic_cluster/lc_0/in_1
 (29 0)  (791 288)  (791 288)  Enable bit of Mux _logic_cluster/lcb1_0 => lc_trk_g3_6 wire_logic_cluster/lc_0/in_1
 (30 0)  (792 288)  (792 288)  routing T_15_18.lc_trk_g3_6 <X> T_15_18.wire_logic_cluster/lc_0/in_1
 (32 0)  (794 288)  (794 288)  Enable bit of Mux _logic_cluster/lcb3_0 => lc_trk_g2_1 wire_logic_cluster/lc_0/in_3
 (33 0)  (795 288)  (795 288)  routing T_15_18.lc_trk_g2_1 <X> T_15_18.wire_logic_cluster/lc_0/in_3
 (37 0)  (799 288)  (799 288)  LC_0 Logic Functioning bit
 (39 0)  (801 288)  (801 288)  LC_0 Logic Functioning bit
 (5 1)  (767 289)  (767 289)  routing T_15_18.sp4_h_l_37 <X> T_15_18.sp4_v_b_0
 (30 1)  (792 289)  (792 289)  routing T_15_18.lc_trk_g3_6 <X> T_15_18.wire_logic_cluster/lc_0/in_1
 (37 1)  (799 289)  (799 289)  LC_0 Logic Functioning bit
 (39 1)  (801 289)  (801 289)  LC_0 Logic Functioning bit
 (0 2)  (762 290)  (762 290)  routing T_15_18.glb_netwk_6 <X> T_15_18.wire_logic_cluster/lc_7/clk
 (1 2)  (763 290)  (763 290)  routing T_15_18.glb_netwk_6 <X> T_15_18.wire_logic_cluster/lc_7/clk
 (2 2)  (764 290)  (764 290)  Enable bit of Mux _global_links/clk_mux => glb_netwk_6 wire_logic_cluster/lc_7/clk
 (26 2)  (788 290)  (788 290)  routing T_15_18.lc_trk_g2_5 <X> T_15_18.wire_logic_cluster/lc_1/in_0
 (28 2)  (790 290)  (790 290)  routing T_15_18.lc_trk_g2_4 <X> T_15_18.wire_logic_cluster/lc_1/in_1
 (29 2)  (791 290)  (791 290)  Enable bit of Mux _logic_cluster/lcb1_1 => lc_trk_g2_4 wire_logic_cluster/lc_1/in_1
 (30 2)  (792 290)  (792 290)  routing T_15_18.lc_trk_g2_4 <X> T_15_18.wire_logic_cluster/lc_1/in_1
 (31 2)  (793 290)  (793 290)  routing T_15_18.lc_trk_g2_6 <X> T_15_18.wire_logic_cluster/lc_1/in_3
 (32 2)  (794 290)  (794 290)  Enable bit of Mux _logic_cluster/lcb3_1 => lc_trk_g2_6 wire_logic_cluster/lc_1/in_3
 (33 2)  (795 290)  (795 290)  routing T_15_18.lc_trk_g2_6 <X> T_15_18.wire_logic_cluster/lc_1/in_3
 (36 2)  (798 290)  (798 290)  LC_1 Logic Functioning bit
 (37 2)  (799 290)  (799 290)  LC_1 Logic Functioning bit
 (39 2)  (801 290)  (801 290)  LC_1 Logic Functioning bit
 (45 2)  (807 290)  (807 290)  LC_1 Logic Functioning bit
 (50 2)  (812 290)  (812 290)  Cascade bit: LH_LC01_inmux02_5

 (28 3)  (790 291)  (790 291)  routing T_15_18.lc_trk_g2_5 <X> T_15_18.wire_logic_cluster/lc_1/in_0
 (29 3)  (791 291)  (791 291)  Enable bit of Mux _logic_cluster/lcb0_1 => lc_trk_g2_5 wire_logic_cluster/lc_1/in_0
 (31 3)  (793 291)  (793 291)  routing T_15_18.lc_trk_g2_6 <X> T_15_18.wire_logic_cluster/lc_1/in_3
 (36 3)  (798 291)  (798 291)  LC_1 Logic Functioning bit
 (37 3)  (799 291)  (799 291)  LC_1 Logic Functioning bit
 (48 3)  (810 291)  (810 291)  Enable bit of Mux _out_links/OutMux1_1 => wire_logic_cluster/lc_1/out sp4_v_b_18
 (10 5)  (772 293)  (772 293)  routing T_15_18.sp4_h_r_11 <X> T_15_18.sp4_v_b_4
 (3 8)  (765 296)  (765 296)  routing T_15_18.sp12_v_t_22 <X> T_15_18.sp12_v_b_1
 (17 8)  (779 296)  (779 296)  Enable bit of Mux _local_links/g2_mux_1 => wire_logic_cluster/lc_1/out lc_trk_g2_1
 (18 8)  (780 296)  (780 296)  routing T_15_18.wire_logic_cluster/lc_1/out <X> T_15_18.lc_trk_g2_1
 (3 10)  (765 298)  (765 298)  routing T_15_18.sp12_v_t_22 <X> T_15_18.sp12_h_l_22
 (17 10)  (779 298)  (779 298)  Enable bit of Mux _local_links/g2_mux_5 => sp4_r_v_b_13 lc_trk_g2_5
 (17 11)  (779 299)  (779 299)  Enable bit of Mux _local_links/g2_mux_4 => sp4_r_v_b_12 lc_trk_g2_4
 (22 11)  (784 299)  (784 299)  Enable bit of Mux _local_links/g2_mux_6 => sp4_v_b_46 lc_trk_g2_6
 (23 11)  (785 299)  (785 299)  routing T_15_18.sp4_v_b_46 <X> T_15_18.lc_trk_g2_6
 (24 11)  (786 299)  (786 299)  routing T_15_18.sp4_v_b_46 <X> T_15_18.lc_trk_g2_6
 (10 14)  (772 302)  (772 302)  routing T_15_18.sp4_v_b_5 <X> T_15_18.sp4_h_l_47
 (22 15)  (784 303)  (784 303)  Enable bit of Mux _local_links/g3_mux_6 => tnr_op_6 lc_trk_g3_6
 (24 15)  (786 303)  (786 303)  routing T_15_18.tnr_op_6 <X> T_15_18.lc_trk_g3_6


LogicTile_16_18

 (3 2)  (819 290)  (819 290)  routing T_16_18.sp12_h_r_0 <X> T_16_18.sp12_h_l_23
 (3 3)  (819 291)  (819 291)  routing T_16_18.sp12_h_r_0 <X> T_16_18.sp12_h_l_23
 (31 8)  (847 296)  (847 296)  routing T_16_18.lc_trk_g2_5 <X> T_16_18.wire_logic_cluster/lc_4/in_3
 (32 8)  (848 296)  (848 296)  Enable bit of Mux _logic_cluster/lcb3_4 => lc_trk_g2_5 wire_logic_cluster/lc_4/in_3
 (33 8)  (849 296)  (849 296)  routing T_16_18.lc_trk_g2_5 <X> T_16_18.wire_logic_cluster/lc_4/in_3
 (40 8)  (856 296)  (856 296)  LC_4 Logic Functioning bit
 (41 8)  (857 296)  (857 296)  LC_4 Logic Functioning bit
 (42 8)  (858 296)  (858 296)  LC_4 Logic Functioning bit
 (43 8)  (859 296)  (859 296)  LC_4 Logic Functioning bit
 (47 8)  (863 296)  (863 296)  Enable bit of Mux _out_links/OutMux4_4 => wire_logic_cluster/lc_4/out sp12_h_r_0
 (48 8)  (864 296)  (864 296)  Enable bit of Mux _out_links/OutMux5_4 => wire_logic_cluster/lc_4/out sp12_h_r_16
 (40 9)  (856 297)  (856 297)  LC_4 Logic Functioning bit
 (41 9)  (857 297)  (857 297)  LC_4 Logic Functioning bit
 (42 9)  (858 297)  (858 297)  LC_4 Logic Functioning bit
 (43 9)  (859 297)  (859 297)  LC_4 Logic Functioning bit
 (17 10)  (833 298)  (833 298)  Enable bit of Mux _local_links/g2_mux_5 => sp4_r_v_b_37 lc_trk_g2_5
 (18 11)  (834 299)  (834 299)  routing T_16_18.sp4_r_v_b_37 <X> T_16_18.lc_trk_g2_5
 (2 12)  (818 300)  (818 300)  Enable bit of Mux _span_links/cross_mux_horz_10 => sp12_h_r_20 sp4_h_l_11


LogicTile_17_18

 (5 15)  (879 303)  (879 303)  routing T_17_18.sp4_h_l_44 <X> T_17_18.sp4_v_t_44


LogicTile_18_18

 (19 2)  (947 290)  (947 290)  Enable bit of Mux _span_links/cross_mux_vert_3 => sp12_v_b_7 sp4_v_b_15
 (3 9)  (931 297)  (931 297)  routing T_18_18.sp12_h_l_22 <X> T_18_18.sp12_v_b_1
 (19 10)  (947 298)  (947 298)  Enable bit of Mux _span_links/cross_mux_vert_11 => sp12_v_b_23 sp4_v_b_23


LogicTile_19_18

 (11 8)  (993 296)  (993 296)  routing T_19_18.sp4_h_r_3 <X> T_19_18.sp4_v_b_8


LogicTile_20_18

 (3 7)  (1039 295)  (1039 295)  routing T_20_18.sp12_h_l_23 <X> T_20_18.sp12_v_t_23
 (19 15)  (1055 303)  (1055 303)  Enable bit of Mux _span_links/cross_mux_horz_2 => sp12_h_l_3 sp4_h_r_14


LogicTile_30_18

 (3 2)  (1567 290)  (1567 290)  routing T_30_18.sp12_v_t_23 <X> T_30_18.sp12_h_l_23


IO_Tile_33_18

 (3 1)  (1729 289)  (1729 289)  IO control bit: BIORIGHT_REN_1

 (2 6)  (1728 294)  (1728 294)  IO control bit: BIORIGHT_REN_0



IO_Tile_0_17

 (3 1)  (14 273)  (14 273)  IO control bit: GIOLEFT0_REN_1

 (17 1)  (0 273)  (0 273)  Enable bit of Mux _out_links/OutMuxa_0 => wire_io_cluster/io_0/D_IN_0 span12_horz_0
 (17 3)  (0 275)  (0 275)  IOB_0 IO Functioning bit
 (14 4)  (3 276)  (3 276)  routing T_0_17.lc_trk_g1_6 <X> T_0_17.wire_gbuf/in
 (15 4)  (2 276)  (2 276)  Enable bit of Mux _fablink/Mux => lc_trk_g1_6 wire_gbuf/in
 (14 5)  (3 277)  (3 277)  routing T_0_17.lc_trk_g1_6 <X> T_0_17.wire_gbuf/in
 (15 5)  (2 277)  (2 277)  routing T_0_17.lc_trk_g1_6 <X> T_0_17.wire_gbuf/in
 (2 6)  (15 278)  (15 278)  IO control bit: GIOLEFT0_REN_0

 (3 6)  (14 278)  (14 278)  IO control bit: GIOLEFT0_IE_1

 (3 9)  (14 281)  (14 281)  IO control bit: GIOLEFT0_IE_0

 (17 9)  (0 281)  (0 281)  Enable bit of Mux _out_links/OutMuxb_2 => wire_io_cluster/io_1/D_IN_0 span12_horz_12
 (17 13)  (0 285)  (0 285)  IOB_1 IO Functioning bit
 (4 14)  (13 286)  (13 286)  routing T_0_17.span12_horz_6 <X> T_0_17.lc_trk_g1_6
 (4 15)  (13 287)  (13 287)  routing T_0_17.span12_horz_6 <X> T_0_17.lc_trk_g1_6
 (5 15)  (12 287)  (12 287)  routing T_0_17.span12_horz_6 <X> T_0_17.lc_trk_g1_6
 (7 15)  (10 287)  (10 287)  Enable bit of Mux _local_links/g1_mux_6 => span12_horz_6 lc_trk_g1_6


LogicTile_2_17

 (3 4)  (75 276)  (75 276)  routing T_2_17.sp12_v_b_0 <X> T_2_17.sp12_h_r_0
 (3 5)  (75 277)  (75 277)  routing T_2_17.sp12_v_b_0 <X> T_2_17.sp12_h_r_0


LogicTile_6_17

 (17 3)  (305 275)  (305 275)  Enable bit of Mux _local_links/g0_mux_4 => glb2local_0 lc_trk_g0_4
 (14 4)  (302 276)  (302 276)  routing T_6_17.sp4_h_l_5 <X> T_6_17.lc_trk_g1_0
 (3 5)  (291 277)  (291 277)  routing T_6_17.sp12_h_l_23 <X> T_6_17.sp12_h_r_0
 (14 5)  (302 277)  (302 277)  routing T_6_17.sp4_h_l_5 <X> T_6_17.lc_trk_g1_0
 (15 5)  (303 277)  (303 277)  routing T_6_17.sp4_h_l_5 <X> T_6_17.lc_trk_g1_0
 (16 5)  (304 277)  (304 277)  routing T_6_17.sp4_h_l_5 <X> T_6_17.lc_trk_g1_0
 (17 5)  (305 277)  (305 277)  Enable bit of Mux _local_links/g1_mux_0 => sp4_h_l_5 lc_trk_g1_0
 (1 6)  (289 278)  (289 278)  Enable bit of Mux _local_links/global_mux_0 => glb_netwk_4 glb2local_0
 (1 7)  (289 279)  (289 279)  routing T_6_17.glb_netwk_4 <X> T_6_17.glb2local_0
 (31 10)  (319 282)  (319 282)  routing T_6_17.lc_trk_g0_4 <X> T_6_17.wire_logic_cluster/lc_5/in_3
 (32 10)  (320 282)  (320 282)  Enable bit of Mux _logic_cluster/lcb3_5 => lc_trk_g0_4 wire_logic_cluster/lc_5/in_3
 (36 10)  (324 282)  (324 282)  LC_5 Logic Functioning bit
 (37 10)  (325 282)  (325 282)  LC_5 Logic Functioning bit
 (38 10)  (326 282)  (326 282)  LC_5 Logic Functioning bit
 (39 10)  (327 282)  (327 282)  LC_5 Logic Functioning bit
 (41 10)  (329 282)  (329 282)  LC_5 Logic Functioning bit
 (43 10)  (331 282)  (331 282)  LC_5 Logic Functioning bit
 (48 10)  (336 282)  (336 282)  Enable bit of Mux _out_links/OutMux5_5 => wire_logic_cluster/lc_5/out sp12_h_l_17
 (27 11)  (315 283)  (315 283)  routing T_6_17.lc_trk_g1_0 <X> T_6_17.wire_logic_cluster/lc_5/in_0
 (29 11)  (317 283)  (317 283)  Enable bit of Mux _logic_cluster/lcb0_5 => lc_trk_g1_0 wire_logic_cluster/lc_5/in_0
 (36 11)  (324 283)  (324 283)  LC_5 Logic Functioning bit
 (37 11)  (325 283)  (325 283)  LC_5 Logic Functioning bit
 (38 11)  (326 283)  (326 283)  LC_5 Logic Functioning bit
 (39 11)  (327 283)  (327 283)  LC_5 Logic Functioning bit
 (40 11)  (328 283)  (328 283)  LC_5 Logic Functioning bit
 (42 11)  (330 283)  (330 283)  LC_5 Logic Functioning bit


RAM_Tile_8_17

 (3 4)  (399 276)  (399 276)  routing T_8_17.sp12_v_t_23 <X> T_8_17.sp12_h_r_0


LogicTile_9_17

 (12 6)  (450 278)  (450 278)  routing T_9_17.sp4_v_t_46 <X> T_9_17.sp4_h_l_40
 (11 7)  (449 279)  (449 279)  routing T_9_17.sp4_v_t_46 <X> T_9_17.sp4_h_l_40
 (13 7)  (451 279)  (451 279)  routing T_9_17.sp4_v_t_46 <X> T_9_17.sp4_h_l_40


LogicTile_11_17

 (14 0)  (560 272)  (560 272)  routing T_11_17.sp12_h_r_0 <X> T_11_17.lc_trk_g0_0
 (14 1)  (560 273)  (560 273)  routing T_11_17.sp12_h_r_0 <X> T_11_17.lc_trk_g0_0
 (15 1)  (561 273)  (561 273)  routing T_11_17.sp12_h_r_0 <X> T_11_17.lc_trk_g0_0
 (17 1)  (563 273)  (563 273)  Enable bit of Mux _local_links/g0_mux_0 => sp12_h_r_0 lc_trk_g0_0
 (0 2)  (546 274)  (546 274)  routing T_11_17.glb_netwk_6 <X> T_11_17.wire_logic_cluster/lc_7/clk
 (1 2)  (547 274)  (547 274)  routing T_11_17.glb_netwk_6 <X> T_11_17.wire_logic_cluster/lc_7/clk
 (2 2)  (548 274)  (548 274)  Enable bit of Mux _global_links/clk_mux => glb_netwk_6 wire_logic_cluster/lc_7/clk
 (4 2)  (550 274)  (550 274)  routing T_11_17.sp4_h_r_0 <X> T_11_17.sp4_v_t_37
 (15 2)  (561 274)  (561 274)  routing T_11_17.sp12_h_r_5 <X> T_11_17.lc_trk_g0_5
 (17 2)  (563 274)  (563 274)  Enable bit of Mux _local_links/g0_mux_5 => sp12_h_r_5 lc_trk_g0_5
 (18 2)  (564 274)  (564 274)  routing T_11_17.sp12_h_r_5 <X> T_11_17.lc_trk_g0_5
 (35 2)  (581 274)  (581 274)  routing T_11_17.lc_trk_g1_4 <X> T_11_17.input_2_1
 (36 2)  (582 274)  (582 274)  LC_1 Logic Functioning bit
 (43 2)  (589 274)  (589 274)  LC_1 Logic Functioning bit
 (45 2)  (591 274)  (591 274)  LC_1 Logic Functioning bit
 (5 3)  (551 275)  (551 275)  routing T_11_17.sp4_h_r_0 <X> T_11_17.sp4_v_t_37
 (18 3)  (564 275)  (564 275)  routing T_11_17.sp12_h_r_5 <X> T_11_17.lc_trk_g0_5
 (27 3)  (573 275)  (573 275)  routing T_11_17.lc_trk_g1_0 <X> T_11_17.wire_logic_cluster/lc_1/in_0
 (29 3)  (575 275)  (575 275)  Enable bit of Mux _logic_cluster/lcb0_1 => lc_trk_g1_0 wire_logic_cluster/lc_1/in_0
 (32 3)  (578 275)  (578 275)  Enable bit of Mux _logic_cluster/lcb2_1 => lc_trk_g1_4 input_2_1
 (34 3)  (580 275)  (580 275)  routing T_11_17.lc_trk_g1_4 <X> T_11_17.input_2_1
 (37 3)  (583 275)  (583 275)  LC_1 Logic Functioning bit
 (42 3)  (588 275)  (588 275)  LC_1 Logic Functioning bit
 (10 4)  (556 276)  (556 276)  routing T_11_17.sp4_v_t_46 <X> T_11_17.sp4_h_r_4
 (14 4)  (560 276)  (560 276)  routing T_11_17.sp4_h_r_8 <X> T_11_17.lc_trk_g1_0
 (21 4)  (567 276)  (567 276)  routing T_11_17.wire_logic_cluster/lc_3/out <X> T_11_17.lc_trk_g1_3
 (22 4)  (568 276)  (568 276)  Enable bit of Mux _local_links/g1_mux_3 => wire_logic_cluster/lc_3/out lc_trk_g1_3
 (26 4)  (572 276)  (572 276)  routing T_11_17.lc_trk_g2_6 <X> T_11_17.wire_logic_cluster/lc_2/in_0
 (28 4)  (574 276)  (574 276)  routing T_11_17.lc_trk_g2_1 <X> T_11_17.wire_logic_cluster/lc_2/in_1
 (29 4)  (575 276)  (575 276)  Enable bit of Mux _logic_cluster/lcb1_2 => lc_trk_g2_1 wire_logic_cluster/lc_2/in_1
 (31 4)  (577 276)  (577 276)  routing T_11_17.lc_trk_g1_4 <X> T_11_17.wire_logic_cluster/lc_2/in_3
 (32 4)  (578 276)  (578 276)  Enable bit of Mux _logic_cluster/lcb3_2 => lc_trk_g1_4 wire_logic_cluster/lc_2/in_3
 (34 4)  (580 276)  (580 276)  routing T_11_17.lc_trk_g1_4 <X> T_11_17.wire_logic_cluster/lc_2/in_3
 (15 5)  (561 277)  (561 277)  routing T_11_17.sp4_h_r_8 <X> T_11_17.lc_trk_g1_0
 (16 5)  (562 277)  (562 277)  routing T_11_17.sp4_h_r_8 <X> T_11_17.lc_trk_g1_0
 (17 5)  (563 277)  (563 277)  Enable bit of Mux _local_links/g1_mux_0 => sp4_h_r_8 lc_trk_g1_0
 (26 5)  (572 277)  (572 277)  routing T_11_17.lc_trk_g2_6 <X> T_11_17.wire_logic_cluster/lc_2/in_0
 (28 5)  (574 277)  (574 277)  routing T_11_17.lc_trk_g2_6 <X> T_11_17.wire_logic_cluster/lc_2/in_0
 (29 5)  (575 277)  (575 277)  Enable bit of Mux _logic_cluster/lcb0_2 => lc_trk_g2_6 wire_logic_cluster/lc_2/in_0
 (36 5)  (582 277)  (582 277)  LC_2 Logic Functioning bit
 (38 5)  (584 277)  (584 277)  LC_2 Logic Functioning bit
 (14 6)  (560 278)  (560 278)  routing T_11_17.wire_logic_cluster/lc_4/out <X> T_11_17.lc_trk_g1_4
 (29 6)  (575 278)  (575 278)  Enable bit of Mux _logic_cluster/lcb1_3 => lc_trk_g0_0 wire_logic_cluster/lc_3/in_1
 (32 6)  (578 278)  (578 278)  Enable bit of Mux _logic_cluster/lcb3_3 => lc_trk_g1_3 wire_logic_cluster/lc_3/in_3
 (34 6)  (580 278)  (580 278)  routing T_11_17.lc_trk_g1_3 <X> T_11_17.wire_logic_cluster/lc_3/in_3
 (36 6)  (582 278)  (582 278)  LC_3 Logic Functioning bit
 (43 6)  (589 278)  (589 278)  LC_3 Logic Functioning bit
 (45 6)  (591 278)  (591 278)  LC_3 Logic Functioning bit
 (46 6)  (592 278)  (592 278)  Enable bit of Mux _out_links/OutMux7_3 => wire_logic_cluster/lc_3/out sp4_h_l_11
 (50 6)  (596 278)  (596 278)  Cascade bit: LH_LC03_inmux02_5

 (17 7)  (563 279)  (563 279)  Enable bit of Mux _local_links/g1_mux_4 => wire_logic_cluster/lc_4/out lc_trk_g1_4
 (27 7)  (573 279)  (573 279)  routing T_11_17.lc_trk_g1_0 <X> T_11_17.wire_logic_cluster/lc_3/in_0
 (29 7)  (575 279)  (575 279)  Enable bit of Mux _logic_cluster/lcb0_3 => lc_trk_g1_0 wire_logic_cluster/lc_3/in_0
 (31 7)  (577 279)  (577 279)  routing T_11_17.lc_trk_g1_3 <X> T_11_17.wire_logic_cluster/lc_3/in_3
 (37 7)  (583 279)  (583 279)  LC_3 Logic Functioning bit
 (39 7)  (585 279)  (585 279)  LC_3 Logic Functioning bit
 (42 7)  (588 279)  (588 279)  LC_3 Logic Functioning bit
 (51 7)  (597 279)  (597 279)  Enable bit of Mux _out_links/OutMux2_3 => wire_logic_cluster/lc_3/out sp4_v_b_38
 (53 7)  (599 279)  (599 279)  Enable bit of Mux _out_links/OutMuxb_3 => wire_logic_cluster/lc_3/out sp4_r_v_b_39
 (17 8)  (563 280)  (563 280)  Enable bit of Mux _local_links/g2_mux_1 => wire_logic_cluster/lc_1/out lc_trk_g2_1
 (18 8)  (564 280)  (564 280)  routing T_11_17.wire_logic_cluster/lc_1/out <X> T_11_17.lc_trk_g2_1
 (27 8)  (573 280)  (573 280)  routing T_11_17.lc_trk_g1_0 <X> T_11_17.wire_logic_cluster/lc_4/in_1
 (29 8)  (575 280)  (575 280)  Enable bit of Mux _logic_cluster/lcb1_4 => lc_trk_g1_0 wire_logic_cluster/lc_4/in_1
 (31 8)  (577 280)  (577 280)  routing T_11_17.lc_trk_g0_5 <X> T_11_17.wire_logic_cluster/lc_4/in_3
 (32 8)  (578 280)  (578 280)  Enable bit of Mux _logic_cluster/lcb3_4 => lc_trk_g0_5 wire_logic_cluster/lc_4/in_3
 (36 8)  (582 280)  (582 280)  LC_4 Logic Functioning bit
 (38 8)  (584 280)  (584 280)  LC_4 Logic Functioning bit
 (45 8)  (591 280)  (591 280)  LC_4 Logic Functioning bit
 (36 9)  (582 281)  (582 281)  LC_4 Logic Functioning bit
 (38 9)  (584 281)  (584 281)  LC_4 Logic Functioning bit
 (22 11)  (568 283)  (568 283)  Enable bit of Mux _local_links/g2_mux_6 => sp4_v_b_46 lc_trk_g2_6
 (23 11)  (569 283)  (569 283)  routing T_11_17.sp4_v_b_46 <X> T_11_17.lc_trk_g2_6
 (24 11)  (570 283)  (570 283)  routing T_11_17.sp4_v_b_46 <X> T_11_17.lc_trk_g2_6


LogicTile_12_17

 (22 0)  (622 272)  (622 272)  Enable bit of Mux _local_links/g0_mux_3 => top_op_3 lc_trk_g0_3
 (24 0)  (624 272)  (624 272)  routing T_12_17.top_op_3 <X> T_12_17.lc_trk_g0_3
 (25 0)  (625 272)  (625 272)  routing T_12_17.wire_logic_cluster/lc_2/out <X> T_12_17.lc_trk_g0_2
 (26 0)  (626 272)  (626 272)  routing T_12_17.lc_trk_g3_5 <X> T_12_17.wire_logic_cluster/lc_0/in_0
 (28 0)  (628 272)  (628 272)  routing T_12_17.lc_trk_g2_7 <X> T_12_17.wire_logic_cluster/lc_0/in_1
 (29 0)  (629 272)  (629 272)  Enable bit of Mux _logic_cluster/lcb1_0 => lc_trk_g2_7 wire_logic_cluster/lc_0/in_1
 (30 0)  (630 272)  (630 272)  routing T_12_17.lc_trk_g2_7 <X> T_12_17.wire_logic_cluster/lc_0/in_1
 (32 0)  (632 272)  (632 272)  Enable bit of Mux _logic_cluster/lcb3_0 => lc_trk_g2_3 wire_logic_cluster/lc_0/in_3
 (33 0)  (633 272)  (633 272)  routing T_12_17.lc_trk_g2_3 <X> T_12_17.wire_logic_cluster/lc_0/in_3
 (37 0)  (637 272)  (637 272)  LC_0 Logic Functioning bit
 (39 0)  (639 272)  (639 272)  LC_0 Logic Functioning bit
 (40 0)  (640 272)  (640 272)  LC_0 Logic Functioning bit
 (42 0)  (642 272)  (642 272)  LC_0 Logic Functioning bit
 (3 1)  (603 273)  (603 273)  routing T_12_17.sp12_h_l_23 <X> T_12_17.sp12_v_b_0
 (4 1)  (604 273)  (604 273)  routing T_12_17.sp4_v_t_42 <X> T_12_17.sp4_h_r_0
 (21 1)  (621 273)  (621 273)  routing T_12_17.top_op_3 <X> T_12_17.lc_trk_g0_3
 (22 1)  (622 273)  (622 273)  Enable bit of Mux _local_links/g0_mux_2 => wire_logic_cluster/lc_2/out lc_trk_g0_2
 (27 1)  (627 273)  (627 273)  routing T_12_17.lc_trk_g3_5 <X> T_12_17.wire_logic_cluster/lc_0/in_0
 (28 1)  (628 273)  (628 273)  routing T_12_17.lc_trk_g3_5 <X> T_12_17.wire_logic_cluster/lc_0/in_0
 (29 1)  (629 273)  (629 273)  Enable bit of Mux _logic_cluster/lcb0_0 => lc_trk_g3_5 wire_logic_cluster/lc_0/in_0
 (30 1)  (630 273)  (630 273)  routing T_12_17.lc_trk_g2_7 <X> T_12_17.wire_logic_cluster/lc_0/in_1
 (31 1)  (631 273)  (631 273)  routing T_12_17.lc_trk_g2_3 <X> T_12_17.wire_logic_cluster/lc_0/in_3
 (32 1)  (632 273)  (632 273)  Enable bit of Mux _logic_cluster/lcb2_0 => lc_trk_g1_1 input_2_0
 (34 1)  (634 273)  (634 273)  routing T_12_17.lc_trk_g1_1 <X> T_12_17.input_2_0
 (39 1)  (639 273)  (639 273)  LC_0 Logic Functioning bit
 (40 1)  (640 273)  (640 273)  LC_0 Logic Functioning bit
 (42 1)  (642 273)  (642 273)  LC_0 Logic Functioning bit
 (15 2)  (615 274)  (615 274)  routing T_12_17.top_op_5 <X> T_12_17.lc_trk_g0_5
 (17 2)  (617 274)  (617 274)  Enable bit of Mux _local_links/g0_mux_5 => top_op_5 lc_trk_g0_5
 (27 2)  (627 274)  (627 274)  routing T_12_17.lc_trk_g3_3 <X> T_12_17.wire_logic_cluster/lc_1/in_1
 (28 2)  (628 274)  (628 274)  routing T_12_17.lc_trk_g3_3 <X> T_12_17.wire_logic_cluster/lc_1/in_1
 (29 2)  (629 274)  (629 274)  Enable bit of Mux _logic_cluster/lcb1_1 => lc_trk_g3_3 wire_logic_cluster/lc_1/in_1
 (32 2)  (632 274)  (632 274)  Enable bit of Mux _logic_cluster/lcb3_1 => lc_trk_g1_3 wire_logic_cluster/lc_1/in_3
 (34 2)  (634 274)  (634 274)  routing T_12_17.lc_trk_g1_3 <X> T_12_17.wire_logic_cluster/lc_1/in_3
 (36 2)  (636 274)  (636 274)  LC_1 Logic Functioning bit
 (37 2)  (637 274)  (637 274)  LC_1 Logic Functioning bit
 (38 2)  (638 274)  (638 274)  LC_1 Logic Functioning bit
 (39 2)  (639 274)  (639 274)  LC_1 Logic Functioning bit
 (41 2)  (641 274)  (641 274)  LC_1 Logic Functioning bit
 (43 2)  (643 274)  (643 274)  LC_1 Logic Functioning bit
 (18 3)  (618 275)  (618 275)  routing T_12_17.top_op_5 <X> T_12_17.lc_trk_g0_5
 (22 3)  (622 275)  (622 275)  Enable bit of Mux _local_links/g0_mux_6 => top_op_6 lc_trk_g0_6
 (24 3)  (624 275)  (624 275)  routing T_12_17.top_op_6 <X> T_12_17.lc_trk_g0_6
 (25 3)  (625 275)  (625 275)  routing T_12_17.top_op_6 <X> T_12_17.lc_trk_g0_6
 (26 3)  (626 275)  (626 275)  routing T_12_17.lc_trk_g0_3 <X> T_12_17.wire_logic_cluster/lc_1/in_0
 (29 3)  (629 275)  (629 275)  Enable bit of Mux _logic_cluster/lcb0_1 => lc_trk_g0_3 wire_logic_cluster/lc_1/in_0
 (30 3)  (630 275)  (630 275)  routing T_12_17.lc_trk_g3_3 <X> T_12_17.wire_logic_cluster/lc_1/in_1
 (31 3)  (631 275)  (631 275)  routing T_12_17.lc_trk_g1_3 <X> T_12_17.wire_logic_cluster/lc_1/in_3
 (37 3)  (637 275)  (637 275)  LC_1 Logic Functioning bit
 (39 3)  (639 275)  (639 275)  LC_1 Logic Functioning bit
 (40 3)  (640 275)  (640 275)  LC_1 Logic Functioning bit
 (42 3)  (642 275)  (642 275)  LC_1 Logic Functioning bit
 (2 4)  (602 276)  (602 276)  Enable bit of Mux _span_links/cross_mux_horz_6 => sp12_h_r_12 sp4_h_l_7
 (15 4)  (615 276)  (615 276)  routing T_12_17.top_op_1 <X> T_12_17.lc_trk_g1_1
 (17 4)  (617 276)  (617 276)  Enable bit of Mux _local_links/g1_mux_1 => top_op_1 lc_trk_g1_1
 (21 4)  (621 276)  (621 276)  routing T_12_17.lft_op_3 <X> T_12_17.lc_trk_g1_3
 (22 4)  (622 276)  (622 276)  Enable bit of Mux _local_links/g1_mux_3 => lft_op_3 lc_trk_g1_3
 (24 4)  (624 276)  (624 276)  routing T_12_17.lft_op_3 <X> T_12_17.lc_trk_g1_3
 (26 4)  (626 276)  (626 276)  routing T_12_17.lc_trk_g0_6 <X> T_12_17.wire_logic_cluster/lc_2/in_0
 (29 4)  (629 276)  (629 276)  Enable bit of Mux _logic_cluster/lcb1_2 => lc_trk_g0_5 wire_logic_cluster/lc_2/in_1
 (30 4)  (630 276)  (630 276)  routing T_12_17.lc_trk_g0_5 <X> T_12_17.wire_logic_cluster/lc_2/in_1
 (31 4)  (631 276)  (631 276)  routing T_12_17.lc_trk_g1_4 <X> T_12_17.wire_logic_cluster/lc_2/in_3
 (32 4)  (632 276)  (632 276)  Enable bit of Mux _logic_cluster/lcb3_2 => lc_trk_g1_4 wire_logic_cluster/lc_2/in_3
 (34 4)  (634 276)  (634 276)  routing T_12_17.lc_trk_g1_4 <X> T_12_17.wire_logic_cluster/lc_2/in_3
 (35 4)  (635 276)  (635 276)  routing T_12_17.lc_trk_g1_7 <X> T_12_17.input_2_2
 (36 4)  (636 276)  (636 276)  LC_2 Logic Functioning bit
 (37 4)  (637 276)  (637 276)  LC_2 Logic Functioning bit
 (38 4)  (638 276)  (638 276)  LC_2 Logic Functioning bit
 (39 4)  (639 276)  (639 276)  LC_2 Logic Functioning bit
 (41 4)  (641 276)  (641 276)  LC_2 Logic Functioning bit
 (42 4)  (642 276)  (642 276)  LC_2 Logic Functioning bit
 (43 4)  (643 276)  (643 276)  LC_2 Logic Functioning bit
 (18 5)  (618 277)  (618 277)  routing T_12_17.top_op_1 <X> T_12_17.lc_trk_g1_1
 (26 5)  (626 277)  (626 277)  routing T_12_17.lc_trk_g0_6 <X> T_12_17.wire_logic_cluster/lc_2/in_0
 (29 5)  (629 277)  (629 277)  Enable bit of Mux _logic_cluster/lcb0_2 => lc_trk_g0_6 wire_logic_cluster/lc_2/in_0
 (32 5)  (632 277)  (632 277)  Enable bit of Mux _logic_cluster/lcb2_2 => lc_trk_g1_7 input_2_2
 (34 5)  (634 277)  (634 277)  routing T_12_17.lc_trk_g1_7 <X> T_12_17.input_2_2
 (35 5)  (635 277)  (635 277)  routing T_12_17.lc_trk_g1_7 <X> T_12_17.input_2_2
 (36 5)  (636 277)  (636 277)  LC_2 Logic Functioning bit
 (37 5)  (637 277)  (637 277)  LC_2 Logic Functioning bit
 (38 5)  (638 277)  (638 277)  LC_2 Logic Functioning bit
 (39 5)  (639 277)  (639 277)  LC_2 Logic Functioning bit
 (40 5)  (640 277)  (640 277)  LC_2 Logic Functioning bit
 (41 5)  (641 277)  (641 277)  LC_2 Logic Functioning bit
 (42 5)  (642 277)  (642 277)  LC_2 Logic Functioning bit
 (43 5)  (643 277)  (643 277)  LC_2 Logic Functioning bit
 (22 6)  (622 278)  (622 278)  Enable bit of Mux _local_links/g1_mux_7 => top_op_7 lc_trk_g1_7
 (24 6)  (624 278)  (624 278)  routing T_12_17.top_op_7 <X> T_12_17.lc_trk_g1_7
 (32 6)  (632 278)  (632 278)  Enable bit of Mux _logic_cluster/lcb3_3 => lc_trk_g1_1 wire_logic_cluster/lc_3/in_3
 (34 6)  (634 278)  (634 278)  routing T_12_17.lc_trk_g1_1 <X> T_12_17.wire_logic_cluster/lc_3/in_3
 (38 6)  (638 278)  (638 278)  LC_3 Logic Functioning bit
 (50 6)  (650 278)  (650 278)  Cascade bit: LH_LC03_inmux02_5

 (14 7)  (614 279)  (614 279)  routing T_12_17.top_op_4 <X> T_12_17.lc_trk_g1_4
 (15 7)  (615 279)  (615 279)  routing T_12_17.top_op_4 <X> T_12_17.lc_trk_g1_4
 (17 7)  (617 279)  (617 279)  Enable bit of Mux _local_links/g1_mux_4 => top_op_4 lc_trk_g1_4
 (21 7)  (621 279)  (621 279)  routing T_12_17.top_op_7 <X> T_12_17.lc_trk_g1_7
 (26 7)  (626 279)  (626 279)  routing T_12_17.lc_trk_g0_3 <X> T_12_17.wire_logic_cluster/lc_3/in_0
 (29 7)  (629 279)  (629 279)  Enable bit of Mux _logic_cluster/lcb0_3 => lc_trk_g0_3 wire_logic_cluster/lc_3/in_0
 (39 7)  (639 279)  (639 279)  LC_3 Logic Functioning bit
 (53 7)  (653 279)  (653 279)  Enable bit of Mux _out_links/OutMuxb_3 => wire_logic_cluster/lc_3/out sp4_r_v_b_39
 (17 8)  (617 280)  (617 280)  Enable bit of Mux _local_links/g2_mux_1 => wire_logic_cluster/lc_1/out lc_trk_g2_1
 (18 8)  (618 280)  (618 280)  routing T_12_17.wire_logic_cluster/lc_1/out <X> T_12_17.lc_trk_g2_1
 (22 8)  (622 280)  (622 280)  Enable bit of Mux _local_links/g2_mux_3 => tnr_op_3 lc_trk_g2_3
 (24 8)  (624 280)  (624 280)  routing T_12_17.tnr_op_3 <X> T_12_17.lc_trk_g2_3
 (26 8)  (626 280)  (626 280)  routing T_12_17.lc_trk_g1_7 <X> T_12_17.wire_logic_cluster/lc_4/in_0
 (27 8)  (627 280)  (627 280)  routing T_12_17.lc_trk_g1_4 <X> T_12_17.wire_logic_cluster/lc_4/in_1
 (29 8)  (629 280)  (629 280)  Enable bit of Mux _logic_cluster/lcb1_4 => lc_trk_g1_4 wire_logic_cluster/lc_4/in_1
 (30 8)  (630 280)  (630 280)  routing T_12_17.lc_trk_g1_4 <X> T_12_17.wire_logic_cluster/lc_4/in_1
 (32 8)  (632 280)  (632 280)  Enable bit of Mux _logic_cluster/lcb3_4 => lc_trk_g0_3 wire_logic_cluster/lc_4/in_3
 (36 8)  (636 280)  (636 280)  LC_4 Logic Functioning bit
 (37 8)  (637 280)  (637 280)  LC_4 Logic Functioning bit
 (38 8)  (638 280)  (638 280)  LC_4 Logic Functioning bit
 (39 8)  (639 280)  (639 280)  LC_4 Logic Functioning bit
 (41 8)  (641 280)  (641 280)  LC_4 Logic Functioning bit
 (43 8)  (643 280)  (643 280)  LC_4 Logic Functioning bit
 (26 9)  (626 281)  (626 281)  routing T_12_17.lc_trk_g1_7 <X> T_12_17.wire_logic_cluster/lc_4/in_0
 (27 9)  (627 281)  (627 281)  routing T_12_17.lc_trk_g1_7 <X> T_12_17.wire_logic_cluster/lc_4/in_0
 (29 9)  (629 281)  (629 281)  Enable bit of Mux _logic_cluster/lcb0_4 => lc_trk_g1_7 wire_logic_cluster/lc_4/in_0
 (31 9)  (631 281)  (631 281)  routing T_12_17.lc_trk_g0_3 <X> T_12_17.wire_logic_cluster/lc_4/in_3
 (36 9)  (636 281)  (636 281)  LC_4 Logic Functioning bit
 (37 9)  (637 281)  (637 281)  LC_4 Logic Functioning bit
 (38 9)  (638 281)  (638 281)  LC_4 Logic Functioning bit
 (39 9)  (639 281)  (639 281)  LC_4 Logic Functioning bit
 (40 9)  (640 281)  (640 281)  LC_4 Logic Functioning bit
 (41 9)  (641 281)  (641 281)  LC_4 Logic Functioning bit
 (42 9)  (642 281)  (642 281)  LC_4 Logic Functioning bit
 (43 9)  (643 281)  (643 281)  LC_4 Logic Functioning bit
 (52 9)  (652 281)  (652 281)  Enable bit of Mux _out_links/OutMux9_4 => wire_logic_cluster/lc_4/out sp4_r_v_b_9
 (21 10)  (621 282)  (621 282)  routing T_12_17.sp4_h_l_34 <X> T_12_17.lc_trk_g2_7
 (22 10)  (622 282)  (622 282)  Enable bit of Mux _local_links/g2_mux_7 => sp4_h_l_34 lc_trk_g2_7
 (23 10)  (623 282)  (623 282)  routing T_12_17.sp4_h_l_34 <X> T_12_17.lc_trk_g2_7
 (24 10)  (624 282)  (624 282)  routing T_12_17.sp4_h_l_34 <X> T_12_17.lc_trk_g2_7
 (25 10)  (625 282)  (625 282)  routing T_12_17.sp4_v_b_38 <X> T_12_17.lc_trk_g2_6
 (27 10)  (627 282)  (627 282)  routing T_12_17.lc_trk_g1_1 <X> T_12_17.wire_logic_cluster/lc_5/in_1
 (29 10)  (629 282)  (629 282)  Enable bit of Mux _logic_cluster/lcb1_5 => lc_trk_g1_1 wire_logic_cluster/lc_5/in_1
 (32 10)  (632 282)  (632 282)  Enable bit of Mux _logic_cluster/lcb3_5 => lc_trk_g0_2 wire_logic_cluster/lc_5/in_3
 (36 10)  (636 282)  (636 282)  LC_5 Logic Functioning bit
 (37 10)  (637 282)  (637 282)  LC_5 Logic Functioning bit
 (38 10)  (638 282)  (638 282)  LC_5 Logic Functioning bit
 (39 10)  (639 282)  (639 282)  LC_5 Logic Functioning bit
 (21 11)  (621 283)  (621 283)  routing T_12_17.sp4_h_l_34 <X> T_12_17.lc_trk_g2_7
 (22 11)  (622 283)  (622 283)  Enable bit of Mux _local_links/g2_mux_6 => sp4_v_b_38 lc_trk_g2_6
 (23 11)  (623 283)  (623 283)  routing T_12_17.sp4_v_b_38 <X> T_12_17.lc_trk_g2_6
 (25 11)  (625 283)  (625 283)  routing T_12_17.sp4_v_b_38 <X> T_12_17.lc_trk_g2_6
 (26 11)  (626 283)  (626 283)  routing T_12_17.lc_trk_g0_3 <X> T_12_17.wire_logic_cluster/lc_5/in_0
 (29 11)  (629 283)  (629 283)  Enable bit of Mux _logic_cluster/lcb0_5 => lc_trk_g0_3 wire_logic_cluster/lc_5/in_0
 (31 11)  (631 283)  (631 283)  routing T_12_17.lc_trk_g0_2 <X> T_12_17.wire_logic_cluster/lc_5/in_3
 (36 11)  (636 283)  (636 283)  LC_5 Logic Functioning bit
 (37 11)  (637 283)  (637 283)  LC_5 Logic Functioning bit
 (38 11)  (638 283)  (638 283)  LC_5 Logic Functioning bit
 (39 11)  (639 283)  (639 283)  LC_5 Logic Functioning bit
 (40 11)  (640 283)  (640 283)  LC_5 Logic Functioning bit
 (42 11)  (642 283)  (642 283)  LC_5 Logic Functioning bit
 (22 12)  (622 284)  (622 284)  Enable bit of Mux _local_links/g3_mux_3 => tnr_op_3 lc_trk_g3_3
 (24 12)  (624 284)  (624 284)  routing T_12_17.tnr_op_3 <X> T_12_17.lc_trk_g3_3
 (26 12)  (626 284)  (626 284)  routing T_12_17.lc_trk_g2_6 <X> T_12_17.wire_logic_cluster/lc_6/in_0
 (28 12)  (628 284)  (628 284)  routing T_12_17.lc_trk_g2_7 <X> T_12_17.wire_logic_cluster/lc_6/in_1
 (29 12)  (629 284)  (629 284)  Enable bit of Mux _logic_cluster/lcb1_6 => lc_trk_g2_7 wire_logic_cluster/lc_6/in_1
 (30 12)  (630 284)  (630 284)  routing T_12_17.lc_trk_g2_7 <X> T_12_17.wire_logic_cluster/lc_6/in_1
 (32 12)  (632 284)  (632 284)  Enable bit of Mux _logic_cluster/lcb3_6 => lc_trk_g2_1 wire_logic_cluster/lc_6/in_3
 (33 12)  (633 284)  (633 284)  routing T_12_17.lc_trk_g2_1 <X> T_12_17.wire_logic_cluster/lc_6/in_3
 (36 12)  (636 284)  (636 284)  LC_6 Logic Functioning bit
 (37 12)  (637 284)  (637 284)  LC_6 Logic Functioning bit
 (38 12)  (638 284)  (638 284)  LC_6 Logic Functioning bit
 (41 12)  (641 284)  (641 284)  LC_6 Logic Functioning bit
 (42 12)  (642 284)  (642 284)  LC_6 Logic Functioning bit
 (43 12)  (643 284)  (643 284)  LC_6 Logic Functioning bit
 (50 12)  (650 284)  (650 284)  Cascade bit: LH_LC06_inmux02_5

 (26 13)  (626 285)  (626 285)  routing T_12_17.lc_trk_g2_6 <X> T_12_17.wire_logic_cluster/lc_6/in_0
 (28 13)  (628 285)  (628 285)  routing T_12_17.lc_trk_g2_6 <X> T_12_17.wire_logic_cluster/lc_6/in_0
 (29 13)  (629 285)  (629 285)  Enable bit of Mux _logic_cluster/lcb0_6 => lc_trk_g2_6 wire_logic_cluster/lc_6/in_0
 (30 13)  (630 285)  (630 285)  routing T_12_17.lc_trk_g2_7 <X> T_12_17.wire_logic_cluster/lc_6/in_1
 (36 13)  (636 285)  (636 285)  LC_6 Logic Functioning bit
 (37 13)  (637 285)  (637 285)  LC_6 Logic Functioning bit
 (38 13)  (638 285)  (638 285)  LC_6 Logic Functioning bit
 (39 13)  (639 285)  (639 285)  LC_6 Logic Functioning bit
 (40 13)  (640 285)  (640 285)  LC_6 Logic Functioning bit
 (42 13)  (642 285)  (642 285)  LC_6 Logic Functioning bit
 (43 13)  (643 285)  (643 285)  LC_6 Logic Functioning bit
 (15 14)  (615 286)  (615 286)  routing T_12_17.tnr_op_5 <X> T_12_17.lc_trk_g3_5
 (17 14)  (617 286)  (617 286)  Enable bit of Mux _local_links/g3_mux_5 => tnr_op_5 lc_trk_g3_5
 (27 14)  (627 286)  (627 286)  routing T_12_17.lc_trk_g1_1 <X> T_12_17.wire_logic_cluster/lc_7/in_1
 (29 14)  (629 286)  (629 286)  Enable bit of Mux _logic_cluster/lcb1_7 => lc_trk_g1_1 wire_logic_cluster/lc_7/in_1
 (31 14)  (631 286)  (631 286)  routing T_12_17.lc_trk_g3_5 <X> T_12_17.wire_logic_cluster/lc_7/in_3
 (32 14)  (632 286)  (632 286)  Enable bit of Mux _logic_cluster/lcb3_7 => lc_trk_g3_5 wire_logic_cluster/lc_7/in_3
 (33 14)  (633 286)  (633 286)  routing T_12_17.lc_trk_g3_5 <X> T_12_17.wire_logic_cluster/lc_7/in_3
 (34 14)  (634 286)  (634 286)  routing T_12_17.lc_trk_g3_5 <X> T_12_17.wire_logic_cluster/lc_7/in_3
 (36 14)  (636 286)  (636 286)  LC_7 Logic Functioning bit
 (37 14)  (637 286)  (637 286)  LC_7 Logic Functioning bit
 (38 14)  (638 286)  (638 286)  LC_7 Logic Functioning bit
 (39 14)  (639 286)  (639 286)  LC_7 Logic Functioning bit
 (41 14)  (641 286)  (641 286)  LC_7 Logic Functioning bit
 (43 14)  (643 286)  (643 286)  LC_7 Logic Functioning bit
 (36 15)  (636 287)  (636 287)  LC_7 Logic Functioning bit
 (37 15)  (637 287)  (637 287)  LC_7 Logic Functioning bit
 (38 15)  (638 287)  (638 287)  LC_7 Logic Functioning bit
 (39 15)  (639 287)  (639 287)  LC_7 Logic Functioning bit
 (41 15)  (641 287)  (641 287)  LC_7 Logic Functioning bit
 (43 15)  (643 287)  (643 287)  LC_7 Logic Functioning bit


LogicTile_13_17

 (4 0)  (658 272)  (658 272)  routing T_13_17.sp4_v_t_41 <X> T_13_17.sp4_v_b_0
 (6 0)  (660 272)  (660 272)  routing T_13_17.sp4_v_t_41 <X> T_13_17.sp4_v_b_0
 (8 0)  (662 272)  (662 272)  routing T_13_17.sp4_v_b_1 <X> T_13_17.sp4_h_r_1
 (9 0)  (663 272)  (663 272)  routing T_13_17.sp4_v_b_1 <X> T_13_17.sp4_h_r_1
 (21 0)  (675 272)  (675 272)  routing T_13_17.lft_op_3 <X> T_13_17.lc_trk_g0_3
 (22 0)  (676 272)  (676 272)  Enable bit of Mux _local_links/g0_mux_3 => lft_op_3 lc_trk_g0_3
 (24 0)  (678 272)  (678 272)  routing T_13_17.lft_op_3 <X> T_13_17.lc_trk_g0_3
 (26 0)  (680 272)  (680 272)  routing T_13_17.lc_trk_g2_4 <X> T_13_17.wire_logic_cluster/lc_0/in_0
 (27 0)  (681 272)  (681 272)  routing T_13_17.lc_trk_g3_0 <X> T_13_17.wire_logic_cluster/lc_0/in_1
 (28 0)  (682 272)  (682 272)  routing T_13_17.lc_trk_g3_0 <X> T_13_17.wire_logic_cluster/lc_0/in_1
 (29 0)  (683 272)  (683 272)  Enable bit of Mux _logic_cluster/lcb1_0 => lc_trk_g3_0 wire_logic_cluster/lc_0/in_1
 (32 0)  (686 272)  (686 272)  Enable bit of Mux _logic_cluster/lcb3_0 => lc_trk_g3_2 wire_logic_cluster/lc_0/in_3
 (33 0)  (687 272)  (687 272)  routing T_13_17.lc_trk_g3_2 <X> T_13_17.wire_logic_cluster/lc_0/in_3
 (34 0)  (688 272)  (688 272)  routing T_13_17.lc_trk_g3_2 <X> T_13_17.wire_logic_cluster/lc_0/in_3
 (35 0)  (689 272)  (689 272)  routing T_13_17.lc_trk_g2_6 <X> T_13_17.input_2_0
 (36 0)  (690 272)  (690 272)  LC_0 Logic Functioning bit
 (37 0)  (691 272)  (691 272)  LC_0 Logic Functioning bit
 (39 0)  (693 272)  (693 272)  LC_0 Logic Functioning bit
 (40 0)  (694 272)  (694 272)  LC_0 Logic Functioning bit
 (41 0)  (695 272)  (695 272)  LC_0 Logic Functioning bit
 (42 0)  (696 272)  (696 272)  LC_0 Logic Functioning bit
 (43 0)  (697 272)  (697 272)  LC_0 Logic Functioning bit
 (28 1)  (682 273)  (682 273)  routing T_13_17.lc_trk_g2_4 <X> T_13_17.wire_logic_cluster/lc_0/in_0
 (29 1)  (683 273)  (683 273)  Enable bit of Mux _logic_cluster/lcb0_0 => lc_trk_g2_4 wire_logic_cluster/lc_0/in_0
 (31 1)  (685 273)  (685 273)  routing T_13_17.lc_trk_g3_2 <X> T_13_17.wire_logic_cluster/lc_0/in_3
 (32 1)  (686 273)  (686 273)  Enable bit of Mux _logic_cluster/lcb2_0 => lc_trk_g2_6 input_2_0
 (33 1)  (687 273)  (687 273)  routing T_13_17.lc_trk_g2_6 <X> T_13_17.input_2_0
 (35 1)  (689 273)  (689 273)  routing T_13_17.lc_trk_g2_6 <X> T_13_17.input_2_0
 (36 1)  (690 273)  (690 273)  LC_0 Logic Functioning bit
 (37 1)  (691 273)  (691 273)  LC_0 Logic Functioning bit
 (38 1)  (692 273)  (692 273)  LC_0 Logic Functioning bit
 (39 1)  (693 273)  (693 273)  LC_0 Logic Functioning bit
 (40 1)  (694 273)  (694 273)  LC_0 Logic Functioning bit
 (41 1)  (695 273)  (695 273)  LC_0 Logic Functioning bit
 (42 1)  (696 273)  (696 273)  LC_0 Logic Functioning bit
 (43 1)  (697 273)  (697 273)  LC_0 Logic Functioning bit
 (46 1)  (700 273)  (700 273)  Enable bit of Mux _out_links/OutMux6_0 => wire_logic_cluster/lc_0/out sp4_h_r_0
 (15 2)  (669 274)  (669 274)  routing T_13_17.bot_op_5 <X> T_13_17.lc_trk_g0_5
 (17 2)  (671 274)  (671 274)  Enable bit of Mux _local_links/g0_mux_5 => bot_op_5 lc_trk_g0_5
 (27 2)  (681 274)  (681 274)  routing T_13_17.lc_trk_g1_5 <X> T_13_17.wire_logic_cluster/lc_1/in_1
 (29 2)  (683 274)  (683 274)  Enable bit of Mux _logic_cluster/lcb1_1 => lc_trk_g1_5 wire_logic_cluster/lc_1/in_1
 (30 2)  (684 274)  (684 274)  routing T_13_17.lc_trk_g1_5 <X> T_13_17.wire_logic_cluster/lc_1/in_1
 (32 2)  (686 274)  (686 274)  Enable bit of Mux _logic_cluster/lcb3_1 => lc_trk_g3_1 wire_logic_cluster/lc_1/in_3
 (33 2)  (687 274)  (687 274)  routing T_13_17.lc_trk_g3_1 <X> T_13_17.wire_logic_cluster/lc_1/in_3
 (34 2)  (688 274)  (688 274)  routing T_13_17.lc_trk_g3_1 <X> T_13_17.wire_logic_cluster/lc_1/in_3
 (40 2)  (694 274)  (694 274)  LC_1 Logic Functioning bit
 (46 2)  (700 274)  (700 274)  Enable bit of Mux _out_links/OutMux7_1 => wire_logic_cluster/lc_1/out sp4_h_l_7
 (8 3)  (662 275)  (662 275)  routing T_13_17.sp4_h_r_7 <X> T_13_17.sp4_v_t_36
 (9 3)  (663 275)  (663 275)  routing T_13_17.sp4_h_r_7 <X> T_13_17.sp4_v_t_36
 (10 3)  (664 275)  (664 275)  routing T_13_17.sp4_h_r_7 <X> T_13_17.sp4_v_t_36
 (22 3)  (676 275)  (676 275)  Enable bit of Mux _local_links/g0_mux_6 => bot_op_6 lc_trk_g0_6
 (24 3)  (678 275)  (678 275)  routing T_13_17.bot_op_6 <X> T_13_17.lc_trk_g0_6
 (26 3)  (680 275)  (680 275)  routing T_13_17.lc_trk_g2_3 <X> T_13_17.wire_logic_cluster/lc_1/in_0
 (28 3)  (682 275)  (682 275)  routing T_13_17.lc_trk_g2_3 <X> T_13_17.wire_logic_cluster/lc_1/in_0
 (29 3)  (683 275)  (683 275)  Enable bit of Mux _logic_cluster/lcb0_1 => lc_trk_g2_3 wire_logic_cluster/lc_1/in_0
 (32 3)  (686 275)  (686 275)  Enable bit of Mux _logic_cluster/lcb2_1 => lc_trk_g1_2 input_2_1
 (34 3)  (688 275)  (688 275)  routing T_13_17.lc_trk_g1_2 <X> T_13_17.input_2_1
 (35 3)  (689 275)  (689 275)  routing T_13_17.lc_trk_g1_2 <X> T_13_17.input_2_1
 (48 3)  (702 275)  (702 275)  Enable bit of Mux _out_links/OutMux1_1 => wire_logic_cluster/lc_1/out sp4_v_b_18
 (53 3)  (707 275)  (707 275)  Enable bit of Mux _out_links/OutMuxb_1 => wire_logic_cluster/lc_1/out sp4_r_v_b_35
 (5 4)  (659 276)  (659 276)  routing T_13_17.sp4_v_t_38 <X> T_13_17.sp4_h_r_3
 (22 4)  (676 276)  (676 276)  Enable bit of Mux _local_links/g1_mux_3 => top_op_3 lc_trk_g1_3
 (24 4)  (678 276)  (678 276)  routing T_13_17.top_op_3 <X> T_13_17.lc_trk_g1_3
 (25 4)  (679 276)  (679 276)  routing T_13_17.lft_op_2 <X> T_13_17.lc_trk_g1_2
 (31 4)  (685 276)  (685 276)  routing T_13_17.lc_trk_g2_5 <X> T_13_17.wire_logic_cluster/lc_2/in_3
 (32 4)  (686 276)  (686 276)  Enable bit of Mux _logic_cluster/lcb3_2 => lc_trk_g2_5 wire_logic_cluster/lc_2/in_3
 (33 4)  (687 276)  (687 276)  routing T_13_17.lc_trk_g2_5 <X> T_13_17.wire_logic_cluster/lc_2/in_3
 (37 4)  (691 276)  (691 276)  LC_2 Logic Functioning bit
 (50 4)  (704 276)  (704 276)  Cascade bit: LH_LC02_inmux02_5

 (21 5)  (675 277)  (675 277)  routing T_13_17.top_op_3 <X> T_13_17.lc_trk_g1_3
 (22 5)  (676 277)  (676 277)  Enable bit of Mux _local_links/g1_mux_2 => lft_op_2 lc_trk_g1_2
 (24 5)  (678 277)  (678 277)  routing T_13_17.lft_op_2 <X> T_13_17.lc_trk_g1_2
 (26 5)  (680 277)  (680 277)  routing T_13_17.lc_trk_g1_3 <X> T_13_17.wire_logic_cluster/lc_2/in_0
 (27 5)  (681 277)  (681 277)  routing T_13_17.lc_trk_g1_3 <X> T_13_17.wire_logic_cluster/lc_2/in_0
 (29 5)  (683 277)  (683 277)  Enable bit of Mux _logic_cluster/lcb0_2 => lc_trk_g1_3 wire_logic_cluster/lc_2/in_0
 (36 5)  (690 277)  (690 277)  LC_2 Logic Functioning bit
 (51 5)  (705 277)  (705 277)  Enable bit of Mux _out_links/OutMux2_2 => wire_logic_cluster/lc_2/out sp4_v_b_36
 (15 6)  (669 278)  (669 278)  routing T_13_17.top_op_5 <X> T_13_17.lc_trk_g1_5
 (17 6)  (671 278)  (671 278)  Enable bit of Mux _local_links/g1_mux_5 => top_op_5 lc_trk_g1_5
 (22 6)  (676 278)  (676 278)  Enable bit of Mux _local_links/g1_mux_7 => sp12_h_r_23 lc_trk_g1_7
 (23 6)  (677 278)  (677 278)  routing T_13_17.sp12_h_r_23 <X> T_13_17.lc_trk_g1_7
 (27 6)  (681 278)  (681 278)  routing T_13_17.lc_trk_g3_5 <X> T_13_17.wire_logic_cluster/lc_3/in_1
 (28 6)  (682 278)  (682 278)  routing T_13_17.lc_trk_g3_5 <X> T_13_17.wire_logic_cluster/lc_3/in_1
 (29 6)  (683 278)  (683 278)  Enable bit of Mux _logic_cluster/lcb1_3 => lc_trk_g3_5 wire_logic_cluster/lc_3/in_1
 (30 6)  (684 278)  (684 278)  routing T_13_17.lc_trk_g3_5 <X> T_13_17.wire_logic_cluster/lc_3/in_1
 (31 6)  (685 278)  (685 278)  routing T_13_17.lc_trk_g1_5 <X> T_13_17.wire_logic_cluster/lc_3/in_3
 (32 6)  (686 278)  (686 278)  Enable bit of Mux _logic_cluster/lcb3_3 => lc_trk_g1_5 wire_logic_cluster/lc_3/in_3
 (34 6)  (688 278)  (688 278)  routing T_13_17.lc_trk_g1_5 <X> T_13_17.wire_logic_cluster/lc_3/in_3
 (36 6)  (690 278)  (690 278)  LC_3 Logic Functioning bit
 (37 6)  (691 278)  (691 278)  LC_3 Logic Functioning bit
 (38 6)  (692 278)  (692 278)  LC_3 Logic Functioning bit
 (39 6)  (693 278)  (693 278)  LC_3 Logic Functioning bit
 (41 6)  (695 278)  (695 278)  LC_3 Logic Functioning bit
 (43 6)  (697 278)  (697 278)  LC_3 Logic Functioning bit
 (18 7)  (672 279)  (672 279)  routing T_13_17.top_op_5 <X> T_13_17.lc_trk_g1_5
 (21 7)  (675 279)  (675 279)  routing T_13_17.sp12_h_r_23 <X> T_13_17.lc_trk_g1_7
 (36 7)  (690 279)  (690 279)  LC_3 Logic Functioning bit
 (37 7)  (691 279)  (691 279)  LC_3 Logic Functioning bit
 (38 7)  (692 279)  (692 279)  LC_3 Logic Functioning bit
 (39 7)  (693 279)  (693 279)  LC_3 Logic Functioning bit
 (41 7)  (695 279)  (695 279)  LC_3 Logic Functioning bit
 (43 7)  (697 279)  (697 279)  LC_3 Logic Functioning bit
 (11 8)  (665 280)  (665 280)  routing T_13_17.sp4_v_t_40 <X> T_13_17.sp4_v_b_8
 (17 8)  (671 280)  (671 280)  Enable bit of Mux _local_links/g2_mux_1 => wire_logic_cluster/lc_1/out lc_trk_g2_1
 (18 8)  (672 280)  (672 280)  routing T_13_17.wire_logic_cluster/lc_1/out <X> T_13_17.lc_trk_g2_1
 (22 8)  (676 280)  (676 280)  Enable bit of Mux _local_links/g2_mux_3 => tnl_op_3 lc_trk_g2_3
 (24 8)  (678 280)  (678 280)  routing T_13_17.tnl_op_3 <X> T_13_17.lc_trk_g2_3
 (25 8)  (679 280)  (679 280)  routing T_13_17.sp4_h_r_42 <X> T_13_17.lc_trk_g2_2
 (28 8)  (682 280)  (682 280)  routing T_13_17.lc_trk_g2_5 <X> T_13_17.wire_logic_cluster/lc_4/in_1
 (29 8)  (683 280)  (683 280)  Enable bit of Mux _logic_cluster/lcb1_4 => lc_trk_g2_5 wire_logic_cluster/lc_4/in_1
 (30 8)  (684 280)  (684 280)  routing T_13_17.lc_trk_g2_5 <X> T_13_17.wire_logic_cluster/lc_4/in_1
 (32 8)  (686 280)  (686 280)  Enable bit of Mux _logic_cluster/lcb3_4 => lc_trk_g0_3 wire_logic_cluster/lc_4/in_3
 (46 8)  (700 280)  (700 280)  Enable bit of Mux _out_links/OutMux7_4 => wire_logic_cluster/lc_4/out sp4_h_r_24
 (50 8)  (704 280)  (704 280)  Cascade bit: LH_LC04_inmux02_5

 (8 9)  (662 281)  (662 281)  routing T_13_17.sp4_h_r_7 <X> T_13_17.sp4_v_b_7
 (12 9)  (666 281)  (666 281)  routing T_13_17.sp4_v_t_40 <X> T_13_17.sp4_v_b_8
 (21 9)  (675 281)  (675 281)  routing T_13_17.tnl_op_3 <X> T_13_17.lc_trk_g2_3
 (22 9)  (676 281)  (676 281)  Enable bit of Mux _local_links/g2_mux_2 => sp4_h_r_42 lc_trk_g2_2
 (23 9)  (677 281)  (677 281)  routing T_13_17.sp4_h_r_42 <X> T_13_17.lc_trk_g2_2
 (24 9)  (678 281)  (678 281)  routing T_13_17.sp4_h_r_42 <X> T_13_17.lc_trk_g2_2
 (25 9)  (679 281)  (679 281)  routing T_13_17.sp4_h_r_42 <X> T_13_17.lc_trk_g2_2
 (26 9)  (680 281)  (680 281)  routing T_13_17.lc_trk_g1_3 <X> T_13_17.wire_logic_cluster/lc_4/in_0
 (27 9)  (681 281)  (681 281)  routing T_13_17.lc_trk_g1_3 <X> T_13_17.wire_logic_cluster/lc_4/in_0
 (29 9)  (683 281)  (683 281)  Enable bit of Mux _logic_cluster/lcb0_4 => lc_trk_g1_3 wire_logic_cluster/lc_4/in_0
 (31 9)  (685 281)  (685 281)  routing T_13_17.lc_trk_g0_3 <X> T_13_17.wire_logic_cluster/lc_4/in_3
 (36 9)  (690 281)  (690 281)  LC_4 Logic Functioning bit
 (4 10)  (658 282)  (658 282)  routing T_13_17.sp4_h_r_0 <X> T_13_17.sp4_v_t_43
 (6 10)  (660 282)  (660 282)  routing T_13_17.sp4_h_r_0 <X> T_13_17.sp4_v_t_43
 (13 10)  (667 282)  (667 282)  routing T_13_17.sp4_h_r_8 <X> T_13_17.sp4_v_t_45
 (14 10)  (668 282)  (668 282)  routing T_13_17.rgt_op_4 <X> T_13_17.lc_trk_g2_4
 (17 10)  (671 282)  (671 282)  Enable bit of Mux _local_links/g2_mux_5 => sp4_r_v_b_37 lc_trk_g2_5
 (25 10)  (679 282)  (679 282)  routing T_13_17.sp4_h_r_46 <X> T_13_17.lc_trk_g2_6
 (26 10)  (680 282)  (680 282)  routing T_13_17.lc_trk_g0_5 <X> T_13_17.wire_logic_cluster/lc_5/in_0
 (27 10)  (681 282)  (681 282)  routing T_13_17.lc_trk_g1_7 <X> T_13_17.wire_logic_cluster/lc_5/in_1
 (29 10)  (683 282)  (683 282)  Enable bit of Mux _logic_cluster/lcb1_5 => lc_trk_g1_7 wire_logic_cluster/lc_5/in_1
 (30 10)  (684 282)  (684 282)  routing T_13_17.lc_trk_g1_7 <X> T_13_17.wire_logic_cluster/lc_5/in_1
 (31 10)  (685 282)  (685 282)  routing T_13_17.lc_trk_g0_6 <X> T_13_17.wire_logic_cluster/lc_5/in_3
 (32 10)  (686 282)  (686 282)  Enable bit of Mux _logic_cluster/lcb3_5 => lc_trk_g0_6 wire_logic_cluster/lc_5/in_3
 (36 10)  (690 282)  (690 282)  LC_5 Logic Functioning bit
 (38 10)  (692 282)  (692 282)  LC_5 Logic Functioning bit
 (41 10)  (695 282)  (695 282)  LC_5 Logic Functioning bit
 (43 10)  (697 282)  (697 282)  LC_5 Logic Functioning bit
 (5 11)  (659 283)  (659 283)  routing T_13_17.sp4_h_r_0 <X> T_13_17.sp4_v_t_43
 (12 11)  (666 283)  (666 283)  routing T_13_17.sp4_h_r_8 <X> T_13_17.sp4_v_t_45
 (15 11)  (669 283)  (669 283)  routing T_13_17.rgt_op_4 <X> T_13_17.lc_trk_g2_4
 (17 11)  (671 283)  (671 283)  Enable bit of Mux _local_links/g2_mux_4 => rgt_op_4 lc_trk_g2_4
 (18 11)  (672 283)  (672 283)  routing T_13_17.sp4_r_v_b_37 <X> T_13_17.lc_trk_g2_5
 (22 11)  (676 283)  (676 283)  Enable bit of Mux _local_links/g2_mux_6 => sp4_h_r_46 lc_trk_g2_6
 (23 11)  (677 283)  (677 283)  routing T_13_17.sp4_h_r_46 <X> T_13_17.lc_trk_g2_6
 (24 11)  (678 283)  (678 283)  routing T_13_17.sp4_h_r_46 <X> T_13_17.lc_trk_g2_6
 (25 11)  (679 283)  (679 283)  routing T_13_17.sp4_h_r_46 <X> T_13_17.lc_trk_g2_6
 (29 11)  (683 283)  (683 283)  Enable bit of Mux _logic_cluster/lcb0_5 => lc_trk_g0_5 wire_logic_cluster/lc_5/in_0
 (30 11)  (684 283)  (684 283)  routing T_13_17.lc_trk_g1_7 <X> T_13_17.wire_logic_cluster/lc_5/in_1
 (31 11)  (685 283)  (685 283)  routing T_13_17.lc_trk_g0_6 <X> T_13_17.wire_logic_cluster/lc_5/in_3
 (36 11)  (690 283)  (690 283)  LC_5 Logic Functioning bit
 (38 11)  (692 283)  (692 283)  LC_5 Logic Functioning bit
 (40 11)  (694 283)  (694 283)  LC_5 Logic Functioning bit
 (42 11)  (696 283)  (696 283)  LC_5 Logic Functioning bit
 (14 12)  (668 284)  (668 284)  routing T_13_17.sp4_h_l_21 <X> T_13_17.lc_trk_g3_0
 (15 12)  (669 284)  (669 284)  routing T_13_17.tnl_op_1 <X> T_13_17.lc_trk_g3_1
 (17 12)  (671 284)  (671 284)  Enable bit of Mux _local_links/g3_mux_1 => tnl_op_1 lc_trk_g3_1
 (25 12)  (679 284)  (679 284)  routing T_13_17.wire_logic_cluster/lc_2/out <X> T_13_17.lc_trk_g3_2
 (28 12)  (682 284)  (682 284)  routing T_13_17.lc_trk_g2_5 <X> T_13_17.wire_logic_cluster/lc_6/in_1
 (29 12)  (683 284)  (683 284)  Enable bit of Mux _logic_cluster/lcb1_6 => lc_trk_g2_5 wire_logic_cluster/lc_6/in_1
 (30 12)  (684 284)  (684 284)  routing T_13_17.lc_trk_g2_5 <X> T_13_17.wire_logic_cluster/lc_6/in_1
 (32 12)  (686 284)  (686 284)  Enable bit of Mux _logic_cluster/lcb3_6 => lc_trk_g2_1 wire_logic_cluster/lc_6/in_3
 (33 12)  (687 284)  (687 284)  routing T_13_17.lc_trk_g2_1 <X> T_13_17.wire_logic_cluster/lc_6/in_3
 (36 12)  (690 284)  (690 284)  LC_6 Logic Functioning bit
 (38 12)  (692 284)  (692 284)  LC_6 Logic Functioning bit
 (4 13)  (658 285)  (658 285)  routing T_13_17.sp4_v_t_41 <X> T_13_17.sp4_h_r_9
 (8 13)  (662 285)  (662 285)  routing T_13_17.sp4_v_t_42 <X> T_13_17.sp4_v_b_10
 (10 13)  (664 285)  (664 285)  routing T_13_17.sp4_v_t_42 <X> T_13_17.sp4_v_b_10
 (15 13)  (669 285)  (669 285)  routing T_13_17.sp4_h_l_21 <X> T_13_17.lc_trk_g3_0
 (16 13)  (670 285)  (670 285)  routing T_13_17.sp4_h_l_21 <X> T_13_17.lc_trk_g3_0
 (17 13)  (671 285)  (671 285)  Enable bit of Mux _local_links/g3_mux_0 => sp4_h_l_21 lc_trk_g3_0
 (18 13)  (672 285)  (672 285)  routing T_13_17.tnl_op_1 <X> T_13_17.lc_trk_g3_1
 (22 13)  (676 285)  (676 285)  Enable bit of Mux _local_links/g3_mux_2 => wire_logic_cluster/lc_2/out lc_trk_g3_2
 (26 13)  (680 285)  (680 285)  routing T_13_17.lc_trk_g1_3 <X> T_13_17.wire_logic_cluster/lc_6/in_0
 (27 13)  (681 285)  (681 285)  routing T_13_17.lc_trk_g1_3 <X> T_13_17.wire_logic_cluster/lc_6/in_0
 (29 13)  (683 285)  (683 285)  Enable bit of Mux _logic_cluster/lcb0_6 => lc_trk_g1_3 wire_logic_cluster/lc_6/in_0
 (8 14)  (662 286)  (662 286)  routing T_13_17.sp4_v_t_41 <X> T_13_17.sp4_h_l_47
 (9 14)  (663 286)  (663 286)  routing T_13_17.sp4_v_t_41 <X> T_13_17.sp4_h_l_47
 (10 14)  (664 286)  (664 286)  routing T_13_17.sp4_v_t_41 <X> T_13_17.sp4_h_l_47
 (16 14)  (670 286)  (670 286)  routing T_13_17.sp4_v_b_37 <X> T_13_17.lc_trk_g3_5
 (17 14)  (671 286)  (671 286)  Enable bit of Mux _local_links/g3_mux_5 => sp4_v_b_37 lc_trk_g3_5
 (18 14)  (672 286)  (672 286)  routing T_13_17.sp4_v_b_37 <X> T_13_17.lc_trk_g3_5
 (21 14)  (675 286)  (675 286)  routing T_13_17.sp4_v_t_26 <X> T_13_17.lc_trk_g3_7
 (22 14)  (676 286)  (676 286)  Enable bit of Mux _local_links/g3_mux_7 => sp4_v_t_26 lc_trk_g3_7
 (23 14)  (677 286)  (677 286)  routing T_13_17.sp4_v_t_26 <X> T_13_17.lc_trk_g3_7
 (27 14)  (681 286)  (681 286)  routing T_13_17.lc_trk_g3_7 <X> T_13_17.wire_logic_cluster/lc_7/in_1
 (28 14)  (682 286)  (682 286)  routing T_13_17.lc_trk_g3_7 <X> T_13_17.wire_logic_cluster/lc_7/in_1
 (29 14)  (683 286)  (683 286)  Enable bit of Mux _logic_cluster/lcb1_7 => lc_trk_g3_7 wire_logic_cluster/lc_7/in_1
 (30 14)  (684 286)  (684 286)  routing T_13_17.lc_trk_g3_7 <X> T_13_17.wire_logic_cluster/lc_7/in_1
 (32 14)  (686 286)  (686 286)  Enable bit of Mux _logic_cluster/lcb3_7 => lc_trk_g2_2 wire_logic_cluster/lc_7/in_3
 (33 14)  (687 286)  (687 286)  routing T_13_17.lc_trk_g2_2 <X> T_13_17.wire_logic_cluster/lc_7/in_3
 (36 14)  (690 286)  (690 286)  LC_7 Logic Functioning bit
 (37 14)  (691 286)  (691 286)  LC_7 Logic Functioning bit
 (38 14)  (692 286)  (692 286)  LC_7 Logic Functioning bit
 (39 14)  (693 286)  (693 286)  LC_7 Logic Functioning bit
 (40 14)  (694 286)  (694 286)  LC_7 Logic Functioning bit
 (42 14)  (696 286)  (696 286)  LC_7 Logic Functioning bit
 (43 14)  (697 286)  (697 286)  LC_7 Logic Functioning bit
 (50 14)  (704 286)  (704 286)  Cascade bit: LH_LC07_inmux02_5

 (18 15)  (672 287)  (672 287)  routing T_13_17.sp4_v_b_37 <X> T_13_17.lc_trk_g3_5
 (21 15)  (675 287)  (675 287)  routing T_13_17.sp4_v_t_26 <X> T_13_17.lc_trk_g3_7
 (27 15)  (681 287)  (681 287)  routing T_13_17.lc_trk_g3_0 <X> T_13_17.wire_logic_cluster/lc_7/in_0
 (28 15)  (682 287)  (682 287)  routing T_13_17.lc_trk_g3_0 <X> T_13_17.wire_logic_cluster/lc_7/in_0
 (29 15)  (683 287)  (683 287)  Enable bit of Mux _logic_cluster/lcb0_7 => lc_trk_g3_0 wire_logic_cluster/lc_7/in_0
 (30 15)  (684 287)  (684 287)  routing T_13_17.lc_trk_g3_7 <X> T_13_17.wire_logic_cluster/lc_7/in_1
 (31 15)  (685 287)  (685 287)  routing T_13_17.lc_trk_g2_2 <X> T_13_17.wire_logic_cluster/lc_7/in_3
 (36 15)  (690 287)  (690 287)  LC_7 Logic Functioning bit
 (37 15)  (691 287)  (691 287)  LC_7 Logic Functioning bit
 (38 15)  (692 287)  (692 287)  LC_7 Logic Functioning bit
 (41 15)  (695 287)  (695 287)  LC_7 Logic Functioning bit
 (42 15)  (696 287)  (696 287)  LC_7 Logic Functioning bit
 (43 15)  (697 287)  (697 287)  LC_7 Logic Functioning bit


LogicTile_14_17

 (4 0)  (712 272)  (712 272)  routing T_14_17.sp4_v_t_37 <X> T_14_17.sp4_v_b_0
 (8 0)  (716 272)  (716 272)  routing T_14_17.sp4_v_b_7 <X> T_14_17.sp4_h_r_1
 (9 0)  (717 272)  (717 272)  routing T_14_17.sp4_v_b_7 <X> T_14_17.sp4_h_r_1
 (10 0)  (718 272)  (718 272)  routing T_14_17.sp4_v_b_7 <X> T_14_17.sp4_h_r_1
 (12 0)  (720 272)  (720 272)  routing T_14_17.sp4_h_l_46 <X> T_14_17.sp4_h_r_2
 (15 0)  (723 272)  (723 272)  routing T_14_17.lft_op_1 <X> T_14_17.lc_trk_g0_1
 (17 0)  (725 272)  (725 272)  Enable bit of Mux _local_links/g0_mux_1 => lft_op_1 lc_trk_g0_1
 (18 0)  (726 272)  (726 272)  routing T_14_17.lft_op_1 <X> T_14_17.lc_trk_g0_1
 (29 0)  (737 272)  (737 272)  Enable bit of Mux _logic_cluster/lcb1_0 => lc_trk_g0_1 wire_logic_cluster/lc_0/in_1
 (31 0)  (739 272)  (739 272)  routing T_14_17.lc_trk_g2_5 <X> T_14_17.wire_logic_cluster/lc_0/in_3
 (32 0)  (740 272)  (740 272)  Enable bit of Mux _logic_cluster/lcb3_0 => lc_trk_g2_5 wire_logic_cluster/lc_0/in_3
 (33 0)  (741 272)  (741 272)  routing T_14_17.lc_trk_g2_5 <X> T_14_17.wire_logic_cluster/lc_0/in_3
 (13 1)  (721 273)  (721 273)  routing T_14_17.sp4_h_l_46 <X> T_14_17.sp4_h_r_2
 (22 1)  (730 273)  (730 273)  Enable bit of Mux _local_links/g0_mux_2 => sp4_h_r_2 lc_trk_g0_2
 (23 1)  (731 273)  (731 273)  routing T_14_17.sp4_h_r_2 <X> T_14_17.lc_trk_g0_2
 (24 1)  (732 273)  (732 273)  routing T_14_17.sp4_h_r_2 <X> T_14_17.lc_trk_g0_2
 (25 1)  (733 273)  (733 273)  routing T_14_17.sp4_h_r_2 <X> T_14_17.lc_trk_g0_2
 (26 1)  (734 273)  (734 273)  routing T_14_17.lc_trk_g3_3 <X> T_14_17.wire_logic_cluster/lc_0/in_0
 (27 1)  (735 273)  (735 273)  routing T_14_17.lc_trk_g3_3 <X> T_14_17.wire_logic_cluster/lc_0/in_0
 (28 1)  (736 273)  (736 273)  routing T_14_17.lc_trk_g3_3 <X> T_14_17.wire_logic_cluster/lc_0/in_0
 (29 1)  (737 273)  (737 273)  Enable bit of Mux _logic_cluster/lcb0_0 => lc_trk_g3_3 wire_logic_cluster/lc_0/in_0
 (32 1)  (740 273)  (740 273)  Enable bit of Mux _logic_cluster/lcb2_0 => lc_trk_g0_2 input_2_0
 (35 1)  (743 273)  (743 273)  routing T_14_17.lc_trk_g0_2 <X> T_14_17.input_2_0
 (36 1)  (744 273)  (744 273)  LC_0 Logic Functioning bit
 (48 1)  (756 273)  (756 273)  Enable bit of Mux _out_links/OutMux1_0 => wire_logic_cluster/lc_0/out sp4_v_t_5
 (0 2)  (708 274)  (708 274)  routing T_14_17.glb_netwk_6 <X> T_14_17.wire_logic_cluster/lc_7/clk
 (1 2)  (709 274)  (709 274)  routing T_14_17.glb_netwk_6 <X> T_14_17.wire_logic_cluster/lc_7/clk
 (2 2)  (710 274)  (710 274)  Enable bit of Mux _global_links/clk_mux => glb_netwk_6 wire_logic_cluster/lc_7/clk
 (14 2)  (722 274)  (722 274)  routing T_14_17.sp12_h_l_3 <X> T_14_17.lc_trk_g0_4
 (22 2)  (730 274)  (730 274)  Enable bit of Mux _local_links/g0_mux_7 => glb2local_3 lc_trk_g0_7
 (25 2)  (733 274)  (733 274)  routing T_14_17.sp12_h_l_5 <X> T_14_17.lc_trk_g0_6
 (31 2)  (739 274)  (739 274)  routing T_14_17.lc_trk_g3_5 <X> T_14_17.wire_logic_cluster/lc_1/in_3
 (32 2)  (740 274)  (740 274)  Enable bit of Mux _logic_cluster/lcb3_1 => lc_trk_g3_5 wire_logic_cluster/lc_1/in_3
 (33 2)  (741 274)  (741 274)  routing T_14_17.lc_trk_g3_5 <X> T_14_17.wire_logic_cluster/lc_1/in_3
 (34 2)  (742 274)  (742 274)  routing T_14_17.lc_trk_g3_5 <X> T_14_17.wire_logic_cluster/lc_1/in_3
 (36 2)  (744 274)  (744 274)  LC_1 Logic Functioning bit
 (37 2)  (745 274)  (745 274)  LC_1 Logic Functioning bit
 (38 2)  (746 274)  (746 274)  LC_1 Logic Functioning bit
 (39 2)  (747 274)  (747 274)  LC_1 Logic Functioning bit
 (42 2)  (750 274)  (750 274)  LC_1 Logic Functioning bit
 (43 2)  (751 274)  (751 274)  LC_1 Logic Functioning bit
 (50 2)  (758 274)  (758 274)  Cascade bit: LH_LC01_inmux02_5

 (14 3)  (722 275)  (722 275)  routing T_14_17.sp12_h_l_3 <X> T_14_17.lc_trk_g0_4
 (15 3)  (723 275)  (723 275)  routing T_14_17.sp12_h_l_3 <X> T_14_17.lc_trk_g0_4
 (17 3)  (725 275)  (725 275)  Enable bit of Mux _local_links/g0_mux_4 => sp12_h_l_3 lc_trk_g0_4
 (22 3)  (730 275)  (730 275)  Enable bit of Mux _local_links/g0_mux_6 => sp12_h_l_5 lc_trk_g0_6
 (24 3)  (732 275)  (732 275)  routing T_14_17.sp12_h_l_5 <X> T_14_17.lc_trk_g0_6
 (25 3)  (733 275)  (733 275)  routing T_14_17.sp12_h_l_5 <X> T_14_17.lc_trk_g0_6
 (36 3)  (744 275)  (744 275)  LC_1 Logic Functioning bit
 (37 3)  (745 275)  (745 275)  LC_1 Logic Functioning bit
 (38 3)  (746 275)  (746 275)  LC_1 Logic Functioning bit
 (39 3)  (747 275)  (747 275)  LC_1 Logic Functioning bit
 (42 3)  (750 275)  (750 275)  LC_1 Logic Functioning bit
 (43 3)  (751 275)  (751 275)  LC_1 Logic Functioning bit
 (48 3)  (756 275)  (756 275)  Enable bit of Mux _out_links/OutMux1_1 => wire_logic_cluster/lc_1/out sp4_v_b_18
 (15 4)  (723 276)  (723 276)  routing T_14_17.sp4_h_r_9 <X> T_14_17.lc_trk_g1_1
 (16 4)  (724 276)  (724 276)  routing T_14_17.sp4_h_r_9 <X> T_14_17.lc_trk_g1_1
 (17 4)  (725 276)  (725 276)  Enable bit of Mux _local_links/g1_mux_1 => sp4_h_r_9 lc_trk_g1_1
 (18 4)  (726 276)  (726 276)  routing T_14_17.sp4_h_r_9 <X> T_14_17.lc_trk_g1_1
 (31 4)  (739 276)  (739 276)  routing T_14_17.lc_trk_g0_7 <X> T_14_17.wire_logic_cluster/lc_2/in_3
 (32 4)  (740 276)  (740 276)  Enable bit of Mux _logic_cluster/lcb3_2 => lc_trk_g0_7 wire_logic_cluster/lc_2/in_3
 (36 4)  (744 276)  (744 276)  LC_2 Logic Functioning bit
 (37 4)  (745 276)  (745 276)  LC_2 Logic Functioning bit
 (38 4)  (746 276)  (746 276)  LC_2 Logic Functioning bit
 (39 4)  (747 276)  (747 276)  LC_2 Logic Functioning bit
 (42 4)  (750 276)  (750 276)  LC_2 Logic Functioning bit
 (43 4)  (751 276)  (751 276)  LC_2 Logic Functioning bit
 (50 4)  (758 276)  (758 276)  Cascade bit: LH_LC02_inmux02_5

 (14 5)  (722 277)  (722 277)  routing T_14_17.top_op_0 <X> T_14_17.lc_trk_g1_0
 (15 5)  (723 277)  (723 277)  routing T_14_17.top_op_0 <X> T_14_17.lc_trk_g1_0
 (17 5)  (725 277)  (725 277)  Enable bit of Mux _local_links/g1_mux_0 => top_op_0 lc_trk_g1_0
 (31 5)  (739 277)  (739 277)  routing T_14_17.lc_trk_g0_7 <X> T_14_17.wire_logic_cluster/lc_2/in_3
 (36 5)  (744 277)  (744 277)  LC_2 Logic Functioning bit
 (37 5)  (745 277)  (745 277)  LC_2 Logic Functioning bit
 (38 5)  (746 277)  (746 277)  LC_2 Logic Functioning bit
 (39 5)  (747 277)  (747 277)  LC_2 Logic Functioning bit
 (42 5)  (750 277)  (750 277)  LC_2 Logic Functioning bit
 (43 5)  (751 277)  (751 277)  LC_2 Logic Functioning bit
 (15 6)  (723 278)  (723 278)  routing T_14_17.lft_op_5 <X> T_14_17.lc_trk_g1_5
 (17 6)  (725 278)  (725 278)  Enable bit of Mux _local_links/g1_mux_5 => lft_op_5 lc_trk_g1_5
 (18 6)  (726 278)  (726 278)  routing T_14_17.lft_op_5 <X> T_14_17.lc_trk_g1_5
 (22 6)  (730 278)  (730 278)  Enable bit of Mux _local_links/g1_mux_7 => top_op_7 lc_trk_g1_7
 (24 6)  (732 278)  (732 278)  routing T_14_17.top_op_7 <X> T_14_17.lc_trk_g1_7
 (25 6)  (733 278)  (733 278)  routing T_14_17.wire_logic_cluster/lc_6/out <X> T_14_17.lc_trk_g1_6
 (27 6)  (735 278)  (735 278)  routing T_14_17.lc_trk_g1_5 <X> T_14_17.wire_logic_cluster/lc_3/in_1
 (29 6)  (737 278)  (737 278)  Enable bit of Mux _logic_cluster/lcb1_3 => lc_trk_g1_5 wire_logic_cluster/lc_3/in_1
 (30 6)  (738 278)  (738 278)  routing T_14_17.lc_trk_g1_5 <X> T_14_17.wire_logic_cluster/lc_3/in_1
 (31 6)  (739 278)  (739 278)  routing T_14_17.lc_trk_g0_6 <X> T_14_17.wire_logic_cluster/lc_3/in_3
 (32 6)  (740 278)  (740 278)  Enable bit of Mux _logic_cluster/lcb3_3 => lc_trk_g0_6 wire_logic_cluster/lc_3/in_3
 (35 6)  (743 278)  (743 278)  routing T_14_17.lc_trk_g3_6 <X> T_14_17.input_2_3
 (36 6)  (744 278)  (744 278)  LC_3 Logic Functioning bit
 (38 6)  (746 278)  (746 278)  LC_3 Logic Functioning bit
 (39 6)  (747 278)  (747 278)  LC_3 Logic Functioning bit
 (41 6)  (749 278)  (749 278)  LC_3 Logic Functioning bit
 (43 6)  (751 278)  (751 278)  LC_3 Logic Functioning bit
 (14 7)  (722 279)  (722 279)  routing T_14_17.top_op_4 <X> T_14_17.lc_trk_g1_4
 (15 7)  (723 279)  (723 279)  routing T_14_17.top_op_4 <X> T_14_17.lc_trk_g1_4
 (17 7)  (725 279)  (725 279)  Enable bit of Mux _local_links/g1_mux_4 => top_op_4 lc_trk_g1_4
 (21 7)  (729 279)  (729 279)  routing T_14_17.top_op_7 <X> T_14_17.lc_trk_g1_7
 (22 7)  (730 279)  (730 279)  Enable bit of Mux _local_links/g1_mux_6 => wire_logic_cluster/lc_6/out lc_trk_g1_6
 (28 7)  (736 279)  (736 279)  routing T_14_17.lc_trk_g2_1 <X> T_14_17.wire_logic_cluster/lc_3/in_0
 (29 7)  (737 279)  (737 279)  Enable bit of Mux _logic_cluster/lcb0_3 => lc_trk_g2_1 wire_logic_cluster/lc_3/in_0
 (31 7)  (739 279)  (739 279)  routing T_14_17.lc_trk_g0_6 <X> T_14_17.wire_logic_cluster/lc_3/in_3
 (32 7)  (740 279)  (740 279)  Enable bit of Mux _logic_cluster/lcb2_3 => lc_trk_g3_6 input_2_3
 (33 7)  (741 279)  (741 279)  routing T_14_17.lc_trk_g3_6 <X> T_14_17.input_2_3
 (34 7)  (742 279)  (742 279)  routing T_14_17.lc_trk_g3_6 <X> T_14_17.input_2_3
 (35 7)  (743 279)  (743 279)  routing T_14_17.lc_trk_g3_6 <X> T_14_17.input_2_3
 (36 7)  (744 279)  (744 279)  LC_3 Logic Functioning bit
 (38 7)  (746 279)  (746 279)  LC_3 Logic Functioning bit
 (43 7)  (751 279)  (751 279)  LC_3 Logic Functioning bit
 (15 8)  (723 280)  (723 280)  routing T_14_17.sp4_h_r_41 <X> T_14_17.lc_trk_g2_1
 (16 8)  (724 280)  (724 280)  routing T_14_17.sp4_h_r_41 <X> T_14_17.lc_trk_g2_1
 (17 8)  (725 280)  (725 280)  Enable bit of Mux _local_links/g2_mux_1 => sp4_h_r_41 lc_trk_g2_1
 (18 8)  (726 280)  (726 280)  routing T_14_17.sp4_h_r_41 <X> T_14_17.lc_trk_g2_1
 (26 8)  (734 280)  (734 280)  routing T_14_17.lc_trk_g1_7 <X> T_14_17.wire_logic_cluster/lc_4/in_0
 (27 8)  (735 280)  (735 280)  routing T_14_17.lc_trk_g1_0 <X> T_14_17.wire_logic_cluster/lc_4/in_1
 (29 8)  (737 280)  (737 280)  Enable bit of Mux _logic_cluster/lcb1_4 => lc_trk_g1_0 wire_logic_cluster/lc_4/in_1
 (31 8)  (739 280)  (739 280)  routing T_14_17.lc_trk_g1_4 <X> T_14_17.wire_logic_cluster/lc_4/in_3
 (32 8)  (740 280)  (740 280)  Enable bit of Mux _logic_cluster/lcb3_4 => lc_trk_g1_4 wire_logic_cluster/lc_4/in_3
 (34 8)  (742 280)  (742 280)  routing T_14_17.lc_trk_g1_4 <X> T_14_17.wire_logic_cluster/lc_4/in_3
 (36 8)  (744 280)  (744 280)  LC_4 Logic Functioning bit
 (38 8)  (746 280)  (746 280)  LC_4 Logic Functioning bit
 (40 8)  (748 280)  (748 280)  LC_4 Logic Functioning bit
 (41 8)  (749 280)  (749 280)  LC_4 Logic Functioning bit
 (42 8)  (750 280)  (750 280)  LC_4 Logic Functioning bit
 (43 8)  (751 280)  (751 280)  LC_4 Logic Functioning bit
 (14 9)  (722 281)  (722 281)  routing T_14_17.sp4_h_r_24 <X> T_14_17.lc_trk_g2_0
 (15 9)  (723 281)  (723 281)  routing T_14_17.sp4_h_r_24 <X> T_14_17.lc_trk_g2_0
 (16 9)  (724 281)  (724 281)  routing T_14_17.sp4_h_r_24 <X> T_14_17.lc_trk_g2_0
 (17 9)  (725 281)  (725 281)  Enable bit of Mux _local_links/g2_mux_0 => sp4_h_r_24 lc_trk_g2_0
 (18 9)  (726 281)  (726 281)  routing T_14_17.sp4_h_r_41 <X> T_14_17.lc_trk_g2_1
 (26 9)  (734 281)  (734 281)  routing T_14_17.lc_trk_g1_7 <X> T_14_17.wire_logic_cluster/lc_4/in_0
 (27 9)  (735 281)  (735 281)  routing T_14_17.lc_trk_g1_7 <X> T_14_17.wire_logic_cluster/lc_4/in_0
 (29 9)  (737 281)  (737 281)  Enable bit of Mux _logic_cluster/lcb0_4 => lc_trk_g1_7 wire_logic_cluster/lc_4/in_0
 (36 9)  (744 281)  (744 281)  LC_4 Logic Functioning bit
 (38 9)  (746 281)  (746 281)  LC_4 Logic Functioning bit
 (41 9)  (749 281)  (749 281)  LC_4 Logic Functioning bit
 (43 9)  (751 281)  (751 281)  LC_4 Logic Functioning bit
 (8 10)  (716 282)  (716 282)  routing T_14_17.sp4_v_t_42 <X> T_14_17.sp4_h_l_42
 (9 10)  (717 282)  (717 282)  routing T_14_17.sp4_v_t_42 <X> T_14_17.sp4_h_l_42
 (16 10)  (724 282)  (724 282)  routing T_14_17.sp4_v_b_37 <X> T_14_17.lc_trk_g2_5
 (17 10)  (725 282)  (725 282)  Enable bit of Mux _local_links/g2_mux_5 => sp4_v_b_37 lc_trk_g2_5
 (18 10)  (726 282)  (726 282)  routing T_14_17.sp4_v_b_37 <X> T_14_17.lc_trk_g2_5
 (28 10)  (736 282)  (736 282)  routing T_14_17.lc_trk_g2_4 <X> T_14_17.wire_logic_cluster/lc_5/in_1
 (29 10)  (737 282)  (737 282)  Enable bit of Mux _logic_cluster/lcb1_5 => lc_trk_g2_4 wire_logic_cluster/lc_5/in_1
 (30 10)  (738 282)  (738 282)  routing T_14_17.lc_trk_g2_4 <X> T_14_17.wire_logic_cluster/lc_5/in_1
 (32 10)  (740 282)  (740 282)  Enable bit of Mux _logic_cluster/lcb3_5 => lc_trk_g1_1 wire_logic_cluster/lc_5/in_3
 (34 10)  (742 282)  (742 282)  routing T_14_17.lc_trk_g1_1 <X> T_14_17.wire_logic_cluster/lc_5/in_3
 (36 10)  (744 282)  (744 282)  LC_5 Logic Functioning bit
 (37 10)  (745 282)  (745 282)  LC_5 Logic Functioning bit
 (38 10)  (746 282)  (746 282)  LC_5 Logic Functioning bit
 (39 10)  (747 282)  (747 282)  LC_5 Logic Functioning bit
 (41 10)  (749 282)  (749 282)  LC_5 Logic Functioning bit
 (43 10)  (751 282)  (751 282)  LC_5 Logic Functioning bit
 (52 10)  (760 282)  (760 282)  Enable bit of Mux _out_links/OutMux3_5 => wire_logic_cluster/lc_5/out sp12_v_t_9
 (17 11)  (725 283)  (725 283)  Enable bit of Mux _local_links/g2_mux_4 => sp4_r_v_b_12 lc_trk_g2_4
 (18 11)  (726 283)  (726 283)  routing T_14_17.sp4_v_b_37 <X> T_14_17.lc_trk_g2_5
 (28 11)  (736 283)  (736 283)  routing T_14_17.lc_trk_g2_1 <X> T_14_17.wire_logic_cluster/lc_5/in_0
 (29 11)  (737 283)  (737 283)  Enable bit of Mux _logic_cluster/lcb0_5 => lc_trk_g2_1 wire_logic_cluster/lc_5/in_0
 (36 11)  (744 283)  (744 283)  LC_5 Logic Functioning bit
 (38 11)  (746 283)  (746 283)  LC_5 Logic Functioning bit
 (1 12)  (709 284)  (709 284)  Enable bit of Mux _local_links/global_mux_3 => glb_netwk_4 glb2local_3
 (14 12)  (722 284)  (722 284)  routing T_14_17.wire_logic_cluster/lc_0/out <X> T_14_17.lc_trk_g3_0
 (22 12)  (730 284)  (730 284)  Enable bit of Mux _local_links/g3_mux_3 => tnl_op_3 lc_trk_g3_3
 (24 12)  (732 284)  (732 284)  routing T_14_17.tnl_op_3 <X> T_14_17.lc_trk_g3_3
 (27 12)  (735 284)  (735 284)  routing T_14_17.lc_trk_g1_6 <X> T_14_17.wire_logic_cluster/lc_6/in_1
 (29 12)  (737 284)  (737 284)  Enable bit of Mux _logic_cluster/lcb1_6 => lc_trk_g1_6 wire_logic_cluster/lc_6/in_1
 (30 12)  (738 284)  (738 284)  routing T_14_17.lc_trk_g1_6 <X> T_14_17.wire_logic_cluster/lc_6/in_1
 (32 12)  (740 284)  (740 284)  Enable bit of Mux _logic_cluster/lcb3_6 => lc_trk_g3_0 wire_logic_cluster/lc_6/in_3
 (33 12)  (741 284)  (741 284)  routing T_14_17.lc_trk_g3_0 <X> T_14_17.wire_logic_cluster/lc_6/in_3
 (34 12)  (742 284)  (742 284)  routing T_14_17.lc_trk_g3_0 <X> T_14_17.wire_logic_cluster/lc_6/in_3
 (35 12)  (743 284)  (743 284)  routing T_14_17.lc_trk_g0_4 <X> T_14_17.input_2_6
 (37 12)  (745 284)  (745 284)  LC_6 Logic Functioning bit
 (43 12)  (751 284)  (751 284)  LC_6 Logic Functioning bit
 (45 12)  (753 284)  (753 284)  LC_6 Logic Functioning bit
 (48 12)  (756 284)  (756 284)  Enable bit of Mux _out_links/OutMux5_6 => wire_logic_cluster/lc_6/out sp12_h_r_20
 (51 12)  (759 284)  (759 284)  Enable bit of Mux _out_links/OutMux2_6 => wire_logic_cluster/lc_6/out sp4_v_t_33
 (1 13)  (709 285)  (709 285)  routing T_14_17.glb_netwk_4 <X> T_14_17.glb2local_3
 (17 13)  (725 285)  (725 285)  Enable bit of Mux _local_links/g3_mux_0 => wire_logic_cluster/lc_0/out lc_trk_g3_0
 (21 13)  (729 285)  (729 285)  routing T_14_17.tnl_op_3 <X> T_14_17.lc_trk_g3_3
 (28 13)  (736 285)  (736 285)  routing T_14_17.lc_trk_g2_0 <X> T_14_17.wire_logic_cluster/lc_6/in_0
 (29 13)  (737 285)  (737 285)  Enable bit of Mux _logic_cluster/lcb0_6 => lc_trk_g2_0 wire_logic_cluster/lc_6/in_0
 (30 13)  (738 285)  (738 285)  routing T_14_17.lc_trk_g1_6 <X> T_14_17.wire_logic_cluster/lc_6/in_1
 (32 13)  (740 285)  (740 285)  Enable bit of Mux _logic_cluster/lcb2_6 => lc_trk_g0_4 input_2_6
 (36 13)  (744 285)  (744 285)  LC_6 Logic Functioning bit
 (43 13)  (751 285)  (751 285)  LC_6 Logic Functioning bit
 (15 14)  (723 286)  (723 286)  routing T_14_17.sp4_h_l_24 <X> T_14_17.lc_trk_g3_5
 (16 14)  (724 286)  (724 286)  routing T_14_17.sp4_h_l_24 <X> T_14_17.lc_trk_g3_5
 (17 14)  (725 286)  (725 286)  Enable bit of Mux _local_links/g3_mux_5 => sp4_h_l_24 lc_trk_g3_5
 (18 14)  (726 286)  (726 286)  routing T_14_17.sp4_h_l_24 <X> T_14_17.lc_trk_g3_5
 (25 14)  (733 286)  (733 286)  routing T_14_17.bnl_op_6 <X> T_14_17.lc_trk_g3_6
 (31 14)  (739 286)  (739 286)  routing T_14_17.lc_trk_g1_7 <X> T_14_17.wire_logic_cluster/lc_7/in_3
 (32 14)  (740 286)  (740 286)  Enable bit of Mux _logic_cluster/lcb3_7 => lc_trk_g1_7 wire_logic_cluster/lc_7/in_3
 (34 14)  (742 286)  (742 286)  routing T_14_17.lc_trk_g1_7 <X> T_14_17.wire_logic_cluster/lc_7/in_3
 (40 14)  (748 286)  (748 286)  LC_7 Logic Functioning bit
 (42 14)  (750 286)  (750 286)  LC_7 Logic Functioning bit
 (22 15)  (730 287)  (730 287)  Enable bit of Mux _local_links/g3_mux_6 => bnl_op_6 lc_trk_g3_6
 (25 15)  (733 287)  (733 287)  routing T_14_17.bnl_op_6 <X> T_14_17.lc_trk_g3_6
 (27 15)  (735 287)  (735 287)  routing T_14_17.lc_trk_g1_0 <X> T_14_17.wire_logic_cluster/lc_7/in_0
 (29 15)  (737 287)  (737 287)  Enable bit of Mux _logic_cluster/lcb0_7 => lc_trk_g1_0 wire_logic_cluster/lc_7/in_0
 (31 15)  (739 287)  (739 287)  routing T_14_17.lc_trk_g1_7 <X> T_14_17.wire_logic_cluster/lc_7/in_3
 (41 15)  (749 287)  (749 287)  LC_7 Logic Functioning bit
 (43 15)  (751 287)  (751 287)  LC_7 Logic Functioning bit
 (51 15)  (759 287)  (759 287)  Enable bit of Mux _out_links/OutMux1_7 => wire_logic_cluster/lc_7/out sp4_v_b_30


LogicTile_15_17

 (11 0)  (773 272)  (773 272)  routing T_15_17.sp4_h_r_9 <X> T_15_17.sp4_v_b_2
 (25 0)  (787 272)  (787 272)  routing T_15_17.lft_op_2 <X> T_15_17.lc_trk_g0_2
 (28 0)  (790 272)  (790 272)  routing T_15_17.lc_trk_g2_1 <X> T_15_17.wire_logic_cluster/lc_0/in_1
 (29 0)  (791 272)  (791 272)  Enable bit of Mux _logic_cluster/lcb1_0 => lc_trk_g2_1 wire_logic_cluster/lc_0/in_1
 (32 0)  (794 272)  (794 272)  Enable bit of Mux _logic_cluster/lcb3_0 => lc_trk_g3_2 wire_logic_cluster/lc_0/in_3
 (33 0)  (795 272)  (795 272)  routing T_15_17.lc_trk_g3_2 <X> T_15_17.wire_logic_cluster/lc_0/in_3
 (34 0)  (796 272)  (796 272)  routing T_15_17.lc_trk_g3_2 <X> T_15_17.wire_logic_cluster/lc_0/in_3
 (35 0)  (797 272)  (797 272)  routing T_15_17.lc_trk_g1_7 <X> T_15_17.input_2_0
 (45 0)  (807 272)  (807 272)  LC_0 Logic Functioning bit
 (47 0)  (809 272)  (809 272)  Enable bit of Mux _out_links/OutMux5_0 => wire_logic_cluster/lc_0/out sp12_h_r_8
 (22 1)  (784 273)  (784 273)  Enable bit of Mux _local_links/g0_mux_2 => lft_op_2 lc_trk_g0_2
 (24 1)  (786 273)  (786 273)  routing T_15_17.lft_op_2 <X> T_15_17.lc_trk_g0_2
 (26 1)  (788 273)  (788 273)  routing T_15_17.lc_trk_g3_3 <X> T_15_17.wire_logic_cluster/lc_0/in_0
 (27 1)  (789 273)  (789 273)  routing T_15_17.lc_trk_g3_3 <X> T_15_17.wire_logic_cluster/lc_0/in_0
 (28 1)  (790 273)  (790 273)  routing T_15_17.lc_trk_g3_3 <X> T_15_17.wire_logic_cluster/lc_0/in_0
 (29 1)  (791 273)  (791 273)  Enable bit of Mux _logic_cluster/lcb0_0 => lc_trk_g3_3 wire_logic_cluster/lc_0/in_0
 (31 1)  (793 273)  (793 273)  routing T_15_17.lc_trk_g3_2 <X> T_15_17.wire_logic_cluster/lc_0/in_3
 (32 1)  (794 273)  (794 273)  Enable bit of Mux _logic_cluster/lcb2_0 => lc_trk_g1_7 input_2_0
 (34 1)  (796 273)  (796 273)  routing T_15_17.lc_trk_g1_7 <X> T_15_17.input_2_0
 (35 1)  (797 273)  (797 273)  routing T_15_17.lc_trk_g1_7 <X> T_15_17.input_2_0
 (36 1)  (798 273)  (798 273)  LC_0 Logic Functioning bit
 (47 1)  (809 273)  (809 273)  Enable bit of Mux _out_links/OutMux8_0 => wire_logic_cluster/lc_0/out sp4_h_l_21
 (48 1)  (810 273)  (810 273)  Enable bit of Mux _out_links/OutMux1_0 => wire_logic_cluster/lc_0/out sp4_v_t_5
 (0 2)  (762 274)  (762 274)  routing T_15_17.glb_netwk_6 <X> T_15_17.wire_logic_cluster/lc_7/clk
 (1 2)  (763 274)  (763 274)  routing T_15_17.glb_netwk_6 <X> T_15_17.wire_logic_cluster/lc_7/clk
 (2 2)  (764 274)  (764 274)  Enable bit of Mux _global_links/clk_mux => glb_netwk_6 wire_logic_cluster/lc_7/clk
 (1 4)  (763 276)  (763 276)  Enable bit of Mux _global_links/ce_mux => lc_trk_g0_2 wire_logic_cluster/lc_7/cen
 (8 4)  (770 276)  (770 276)  routing T_15_17.sp4_h_l_41 <X> T_15_17.sp4_h_r_4
 (1 5)  (763 277)  (763 277)  routing T_15_17.lc_trk_g0_2 <X> T_15_17.wire_logic_cluster/lc_7/cen
 (13 6)  (775 278)  (775 278)  routing T_15_17.sp4_h_r_5 <X> T_15_17.sp4_v_t_40
 (21 6)  (783 278)  (783 278)  routing T_15_17.sp4_h_l_2 <X> T_15_17.lc_trk_g1_7
 (22 6)  (784 278)  (784 278)  Enable bit of Mux _local_links/g1_mux_7 => sp4_h_l_2 lc_trk_g1_7
 (23 6)  (785 278)  (785 278)  routing T_15_17.sp4_h_l_2 <X> T_15_17.lc_trk_g1_7
 (24 6)  (786 278)  (786 278)  routing T_15_17.sp4_h_l_2 <X> T_15_17.lc_trk_g1_7
 (8 7)  (770 279)  (770 279)  routing T_15_17.sp4_h_l_41 <X> T_15_17.sp4_v_t_41
 (12 7)  (774 279)  (774 279)  routing T_15_17.sp4_h_r_5 <X> T_15_17.sp4_v_t_40
 (15 8)  (777 280)  (777 280)  routing T_15_17.sp4_h_r_33 <X> T_15_17.lc_trk_g2_1
 (16 8)  (778 280)  (778 280)  routing T_15_17.sp4_h_r_33 <X> T_15_17.lc_trk_g2_1
 (17 8)  (779 280)  (779 280)  Enable bit of Mux _local_links/g2_mux_1 => sp4_h_r_33 lc_trk_g2_1
 (18 8)  (780 280)  (780 280)  routing T_15_17.sp4_h_r_33 <X> T_15_17.lc_trk_g2_1
 (8 9)  (770 281)  (770 281)  routing T_15_17.sp4_h_l_42 <X> T_15_17.sp4_v_b_7
 (9 9)  (771 281)  (771 281)  routing T_15_17.sp4_h_l_42 <X> T_15_17.sp4_v_b_7
 (12 10)  (774 282)  (774 282)  routing T_15_17.sp4_h_r_5 <X> T_15_17.sp4_h_l_45
 (13 11)  (775 283)  (775 283)  routing T_15_17.sp4_h_r_5 <X> T_15_17.sp4_h_l_45
 (22 12)  (784 284)  (784 284)  Enable bit of Mux _local_links/g3_mux_3 => sp4_h_r_27 lc_trk_g3_3
 (23 12)  (785 284)  (785 284)  routing T_15_17.sp4_h_r_27 <X> T_15_17.lc_trk_g3_3
 (24 12)  (786 284)  (786 284)  routing T_15_17.sp4_h_r_27 <X> T_15_17.lc_trk_g3_3
 (25 12)  (787 284)  (787 284)  routing T_15_17.sp4_h_r_42 <X> T_15_17.lc_trk_g3_2
 (8 13)  (770 285)  (770 285)  routing T_15_17.sp4_h_l_41 <X> T_15_17.sp4_v_b_10
 (9 13)  (771 285)  (771 285)  routing T_15_17.sp4_h_l_41 <X> T_15_17.sp4_v_b_10
 (10 13)  (772 285)  (772 285)  routing T_15_17.sp4_h_l_41 <X> T_15_17.sp4_v_b_10
 (21 13)  (783 285)  (783 285)  routing T_15_17.sp4_h_r_27 <X> T_15_17.lc_trk_g3_3
 (22 13)  (784 285)  (784 285)  Enable bit of Mux _local_links/g3_mux_2 => sp4_h_r_42 lc_trk_g3_2
 (23 13)  (785 285)  (785 285)  routing T_15_17.sp4_h_r_42 <X> T_15_17.lc_trk_g3_2
 (24 13)  (786 285)  (786 285)  routing T_15_17.sp4_h_r_42 <X> T_15_17.lc_trk_g3_2
 (25 13)  (787 285)  (787 285)  routing T_15_17.sp4_h_r_42 <X> T_15_17.lc_trk_g3_2
 (0 14)  (762 286)  (762 286)  routing T_15_17.glb_netwk_4 <X> T_15_17.wire_logic_cluster/lc_7/s_r
 (1 14)  (763 286)  (763 286)  Enable bit of Mux _global_links/set_rst_mux => glb_netwk_4 wire_logic_cluster/lc_7/s_r
 (11 14)  (773 286)  (773 286)  routing T_15_17.sp4_h_r_5 <X> T_15_17.sp4_v_t_46
 (13 14)  (775 286)  (775 286)  routing T_15_17.sp4_h_r_5 <X> T_15_17.sp4_v_t_46
 (12 15)  (774 287)  (774 287)  routing T_15_17.sp4_h_r_5 <X> T_15_17.sp4_v_t_46


LogicTile_16_17

 (2 0)  (818 272)  (818 272)  Enable bit of Mux _span_links/cross_mux_horz_4 => sp12_h_r_8 sp4_h_l_5
 (28 0)  (844 272)  (844 272)  routing T_16_17.lc_trk_g2_1 <X> T_16_17.wire_logic_cluster/lc_0/in_1
 (29 0)  (845 272)  (845 272)  Enable bit of Mux _logic_cluster/lcb1_0 => lc_trk_g2_1 wire_logic_cluster/lc_0/in_1
 (32 0)  (848 272)  (848 272)  Enable bit of Mux _logic_cluster/lcb3_0 => lc_trk_g2_3 wire_logic_cluster/lc_0/in_3
 (33 0)  (849 272)  (849 272)  routing T_16_17.lc_trk_g2_3 <X> T_16_17.wire_logic_cluster/lc_0/in_3
 (35 0)  (851 272)  (851 272)  routing T_16_17.lc_trk_g2_4 <X> T_16_17.input_2_0
 (36 0)  (852 272)  (852 272)  LC_0 Logic Functioning bit
 (38 0)  (854 272)  (854 272)  LC_0 Logic Functioning bit
 (39 0)  (855 272)  (855 272)  LC_0 Logic Functioning bit
 (41 0)  (857 272)  (857 272)  LC_0 Logic Functioning bit
 (43 0)  (859 272)  (859 272)  LC_0 Logic Functioning bit
 (27 1)  (843 273)  (843 273)  routing T_16_17.lc_trk_g1_1 <X> T_16_17.wire_logic_cluster/lc_0/in_0
 (29 1)  (845 273)  (845 273)  Enable bit of Mux _logic_cluster/lcb0_0 => lc_trk_g1_1 wire_logic_cluster/lc_0/in_0
 (31 1)  (847 273)  (847 273)  routing T_16_17.lc_trk_g2_3 <X> T_16_17.wire_logic_cluster/lc_0/in_3
 (32 1)  (848 273)  (848 273)  Enable bit of Mux _logic_cluster/lcb2_0 => lc_trk_g2_4 input_2_0
 (33 1)  (849 273)  (849 273)  routing T_16_17.lc_trk_g2_4 <X> T_16_17.input_2_0
 (36 1)  (852 273)  (852 273)  LC_0 Logic Functioning bit
 (38 1)  (854 273)  (854 273)  LC_0 Logic Functioning bit
 (43 1)  (859 273)  (859 273)  LC_0 Logic Functioning bit
 (0 2)  (816 274)  (816 274)  routing T_16_17.glb_netwk_6 <X> T_16_17.wire_logic_cluster/lc_7/clk
 (1 2)  (817 274)  (817 274)  routing T_16_17.glb_netwk_6 <X> T_16_17.wire_logic_cluster/lc_7/clk
 (2 2)  (818 274)  (818 274)  Enable bit of Mux _global_links/clk_mux => glb_netwk_6 wire_logic_cluster/lc_7/clk
 (14 2)  (830 274)  (830 274)  routing T_16_17.sp12_h_l_3 <X> T_16_17.lc_trk_g0_4
 (14 3)  (830 275)  (830 275)  routing T_16_17.sp12_h_l_3 <X> T_16_17.lc_trk_g0_4
 (15 3)  (831 275)  (831 275)  routing T_16_17.sp12_h_l_3 <X> T_16_17.lc_trk_g0_4
 (17 3)  (833 275)  (833 275)  Enable bit of Mux _local_links/g0_mux_4 => sp12_h_l_3 lc_trk_g0_4
 (15 4)  (831 276)  (831 276)  routing T_16_17.sp4_h_l_4 <X> T_16_17.lc_trk_g1_1
 (16 4)  (832 276)  (832 276)  routing T_16_17.sp4_h_l_4 <X> T_16_17.lc_trk_g1_1
 (17 4)  (833 276)  (833 276)  Enable bit of Mux _local_links/g1_mux_1 => sp4_h_l_4 lc_trk_g1_1
 (18 4)  (834 276)  (834 276)  routing T_16_17.sp4_h_l_4 <X> T_16_17.lc_trk_g1_1
 (3 5)  (819 277)  (819 277)  routing T_16_17.sp12_h_l_23 <X> T_16_17.sp12_h_r_0
 (16 5)  (832 277)  (832 277)  routing T_16_17.sp12_h_r_8 <X> T_16_17.lc_trk_g1_0
 (17 5)  (833 277)  (833 277)  Enable bit of Mux _local_links/g1_mux_0 => sp12_h_r_8 lc_trk_g1_0
 (18 5)  (834 277)  (834 277)  routing T_16_17.sp4_h_l_4 <X> T_16_17.lc_trk_g1_1
 (31 6)  (847 278)  (847 278)  routing T_16_17.lc_trk_g0_4 <X> T_16_17.wire_logic_cluster/lc_3/in_3
 (32 6)  (848 278)  (848 278)  Enable bit of Mux _logic_cluster/lcb3_3 => lc_trk_g0_4 wire_logic_cluster/lc_3/in_3
 (36 6)  (852 278)  (852 278)  LC_3 Logic Functioning bit
 (38 6)  (854 278)  (854 278)  LC_3 Logic Functioning bit
 (45 6)  (861 278)  (861 278)  LC_3 Logic Functioning bit
 (47 6)  (863 278)  (863 278)  Enable bit of Mux _out_links/OutMux5_3 => wire_logic_cluster/lc_3/out sp12_h_r_14
 (27 7)  (843 279)  (843 279)  routing T_16_17.lc_trk_g1_0 <X> T_16_17.wire_logic_cluster/lc_3/in_0
 (29 7)  (845 279)  (845 279)  Enable bit of Mux _logic_cluster/lcb0_3 => lc_trk_g1_0 wire_logic_cluster/lc_3/in_0
 (37 7)  (853 279)  (853 279)  LC_3 Logic Functioning bit
 (39 7)  (855 279)  (855 279)  LC_3 Logic Functioning bit
 (2 8)  (818 280)  (818 280)  Enable bit of Mux _span_links/cross_mux_horz_8 => sp12_h_r_16 sp4_h_l_9
 (3 8)  (819 280)  (819 280)  routing T_16_17.sp12_v_t_22 <X> T_16_17.sp12_v_b_1
 (15 8)  (831 280)  (831 280)  routing T_16_17.sp4_h_r_25 <X> T_16_17.lc_trk_g2_1
 (16 8)  (832 280)  (832 280)  routing T_16_17.sp4_h_r_25 <X> T_16_17.lc_trk_g2_1
 (17 8)  (833 280)  (833 280)  Enable bit of Mux _local_links/g2_mux_1 => sp4_h_r_25 lc_trk_g2_1
 (21 8)  (837 280)  (837 280)  routing T_16_17.rgt_op_3 <X> T_16_17.lc_trk_g2_3
 (22 8)  (838 280)  (838 280)  Enable bit of Mux _local_links/g2_mux_3 => rgt_op_3 lc_trk_g2_3
 (24 8)  (840 280)  (840 280)  routing T_16_17.rgt_op_3 <X> T_16_17.lc_trk_g2_3
 (18 9)  (834 281)  (834 281)  routing T_16_17.sp4_h_r_25 <X> T_16_17.lc_trk_g2_1
 (14 10)  (830 282)  (830 282)  routing T_16_17.sp4_h_r_36 <X> T_16_17.lc_trk_g2_4
 (15 11)  (831 283)  (831 283)  routing T_16_17.sp4_h_r_36 <X> T_16_17.lc_trk_g2_4
 (16 11)  (832 283)  (832 283)  routing T_16_17.sp4_h_r_36 <X> T_16_17.lc_trk_g2_4
 (17 11)  (833 283)  (833 283)  Enable bit of Mux _local_links/g2_mux_4 => sp4_h_r_36 lc_trk_g2_4
 (8 13)  (824 285)  (824 285)  routing T_16_17.sp4_h_r_10 <X> T_16_17.sp4_v_b_10


LogicTile_17_17

 (0 0)  (874 272)  (874 272)  Negative Clock bit

 (12 1)  (886 273)  (886 273)  routing T_17_17.sp4_h_r_2 <X> T_17_17.sp4_v_b_2
 (22 1)  (896 273)  (896 273)  Enable bit of Mux _local_links/g0_mux_2 => sp4_h_r_2 lc_trk_g0_2
 (23 1)  (897 273)  (897 273)  routing T_17_17.sp4_h_r_2 <X> T_17_17.lc_trk_g0_2
 (24 1)  (898 273)  (898 273)  routing T_17_17.sp4_h_r_2 <X> T_17_17.lc_trk_g0_2
 (25 1)  (899 273)  (899 273)  routing T_17_17.sp4_h_r_2 <X> T_17_17.lc_trk_g0_2
 (2 2)  (876 274)  (876 274)  Enable bit of Mux _global_links/clk_mux => glb_netwk_1 wire_logic_cluster/lc_7/clk
 (0 3)  (874 275)  (874 275)  routing T_17_17.glb_netwk_1 <X> T_17_17.wire_logic_cluster/lc_7/clk
 (1 4)  (875 276)  (875 276)  Enable bit of Mux _global_links/ce_mux => glb_netwk_3 wire_logic_cluster/lc_7/cen
 (6 4)  (880 276)  (880 276)  routing T_17_17.sp4_h_r_10 <X> T_17_17.sp4_v_b_3
 (0 5)  (874 277)  (874 277)  routing T_17_17.glb_netwk_3 <X> T_17_17.wire_logic_cluster/lc_7/cen
 (26 6)  (900 278)  (900 278)  routing T_17_17.lc_trk_g3_4 <X> T_17_17.wire_logic_cluster/lc_3/in_0
 (28 6)  (902 278)  (902 278)  routing T_17_17.lc_trk_g2_2 <X> T_17_17.wire_logic_cluster/lc_3/in_1
 (29 6)  (903 278)  (903 278)  Enable bit of Mux _logic_cluster/lcb1_3 => lc_trk_g2_2 wire_logic_cluster/lc_3/in_1
 (32 6)  (906 278)  (906 278)  Enable bit of Mux _logic_cluster/lcb3_3 => lc_trk_g0_2 wire_logic_cluster/lc_3/in_3
 (36 6)  (910 278)  (910 278)  LC_3 Logic Functioning bit
 (38 6)  (912 278)  (912 278)  LC_3 Logic Functioning bit
 (45 6)  (919 278)  (919 278)  LC_3 Logic Functioning bit
 (27 7)  (901 279)  (901 279)  routing T_17_17.lc_trk_g3_4 <X> T_17_17.wire_logic_cluster/lc_3/in_0
 (28 7)  (902 279)  (902 279)  routing T_17_17.lc_trk_g3_4 <X> T_17_17.wire_logic_cluster/lc_3/in_0
 (29 7)  (903 279)  (903 279)  Enable bit of Mux _logic_cluster/lcb0_3 => lc_trk_g3_4 wire_logic_cluster/lc_3/in_0
 (30 7)  (904 279)  (904 279)  routing T_17_17.lc_trk_g2_2 <X> T_17_17.wire_logic_cluster/lc_3/in_1
 (31 7)  (905 279)  (905 279)  routing T_17_17.lc_trk_g0_2 <X> T_17_17.wire_logic_cluster/lc_3/in_3
 (36 7)  (910 279)  (910 279)  LC_3 Logic Functioning bit
 (37 7)  (911 279)  (911 279)  LC_3 Logic Functioning bit
 (38 7)  (912 279)  (912 279)  LC_3 Logic Functioning bit
 (39 7)  (913 279)  (913 279)  LC_3 Logic Functioning bit
 (40 7)  (914 279)  (914 279)  LC_3 Logic Functioning bit
 (42 7)  (916 279)  (916 279)  LC_3 Logic Functioning bit
 (22 9)  (896 281)  (896 281)  Enable bit of Mux _local_links/g2_mux_2 => sp4_r_v_b_34 lc_trk_g2_2
 (25 9)  (899 281)  (899 281)  routing T_17_17.sp4_r_v_b_34 <X> T_17_17.lc_trk_g2_2
 (8 10)  (882 282)  (882 282)  routing T_17_17.sp4_h_r_7 <X> T_17_17.sp4_h_l_42
 (25 10)  (899 282)  (899 282)  routing T_17_17.sp4_v_b_38 <X> T_17_17.lc_trk_g2_6
 (8 11)  (882 283)  (882 283)  routing T_17_17.sp4_h_r_7 <X> T_17_17.sp4_v_t_42
 (9 11)  (883 283)  (883 283)  routing T_17_17.sp4_h_r_7 <X> T_17_17.sp4_v_t_42
 (12 11)  (886 283)  (886 283)  routing T_17_17.sp4_h_l_45 <X> T_17_17.sp4_v_t_45
 (22 11)  (896 283)  (896 283)  Enable bit of Mux _local_links/g2_mux_6 => sp4_v_b_38 lc_trk_g2_6
 (23 11)  (897 283)  (897 283)  routing T_17_17.sp4_v_b_38 <X> T_17_17.lc_trk_g2_6
 (25 11)  (899 283)  (899 283)  routing T_17_17.sp4_v_b_38 <X> T_17_17.lc_trk_g2_6
 (26 12)  (900 284)  (900 284)  routing T_17_17.lc_trk_g2_6 <X> T_17_17.wire_logic_cluster/lc_6/in_0
 (31 12)  (905 284)  (905 284)  routing T_17_17.lc_trk_g3_6 <X> T_17_17.wire_logic_cluster/lc_6/in_3
 (32 12)  (906 284)  (906 284)  Enable bit of Mux _logic_cluster/lcb3_6 => lc_trk_g3_6 wire_logic_cluster/lc_6/in_3
 (33 12)  (907 284)  (907 284)  routing T_17_17.lc_trk_g3_6 <X> T_17_17.wire_logic_cluster/lc_6/in_3
 (34 12)  (908 284)  (908 284)  routing T_17_17.lc_trk_g3_6 <X> T_17_17.wire_logic_cluster/lc_6/in_3
 (36 12)  (910 284)  (910 284)  LC_6 Logic Functioning bit
 (37 12)  (911 284)  (911 284)  LC_6 Logic Functioning bit
 (38 12)  (912 284)  (912 284)  LC_6 Logic Functioning bit
 (41 12)  (915 284)  (915 284)  LC_6 Logic Functioning bit
 (45 12)  (919 284)  (919 284)  LC_6 Logic Functioning bit
 (26 13)  (900 285)  (900 285)  routing T_17_17.lc_trk_g2_6 <X> T_17_17.wire_logic_cluster/lc_6/in_0
 (28 13)  (902 285)  (902 285)  routing T_17_17.lc_trk_g2_6 <X> T_17_17.wire_logic_cluster/lc_6/in_0
 (29 13)  (903 285)  (903 285)  Enable bit of Mux _logic_cluster/lcb0_6 => lc_trk_g2_6 wire_logic_cluster/lc_6/in_0
 (31 13)  (905 285)  (905 285)  routing T_17_17.lc_trk_g3_6 <X> T_17_17.wire_logic_cluster/lc_6/in_3
 (32 13)  (906 285)  (906 285)  Enable bit of Mux _logic_cluster/lcb2_6 => lc_trk_g2_2 input_2_6
 (33 13)  (907 285)  (907 285)  routing T_17_17.lc_trk_g2_2 <X> T_17_17.input_2_6
 (35 13)  (909 285)  (909 285)  routing T_17_17.lc_trk_g2_2 <X> T_17_17.input_2_6
 (36 13)  (910 285)  (910 285)  LC_6 Logic Functioning bit
 (37 13)  (911 285)  (911 285)  LC_6 Logic Functioning bit
 (39 13)  (913 285)  (913 285)  LC_6 Logic Functioning bit
 (40 13)  (914 285)  (914 285)  LC_6 Logic Functioning bit
 (47 13)  (921 285)  (921 285)  Enable bit of Mux _out_links/OutMux8_6 => wire_logic_cluster/lc_6/out sp4_h_r_44
 (0 14)  (874 286)  (874 286)  routing T_17_17.glb_netwk_4 <X> T_17_17.wire_logic_cluster/lc_7/s_r
 (1 14)  (875 286)  (875 286)  Enable bit of Mux _global_links/set_rst_mux => glb_netwk_4 wire_logic_cluster/lc_7/s_r
 (14 14)  (888 286)  (888 286)  routing T_17_17.sp4_v_b_36 <X> T_17_17.lc_trk_g3_4
 (25 14)  (899 286)  (899 286)  routing T_17_17.sp4_v_b_30 <X> T_17_17.lc_trk_g3_6
 (14 15)  (888 287)  (888 287)  routing T_17_17.sp4_v_b_36 <X> T_17_17.lc_trk_g3_4
 (16 15)  (890 287)  (890 287)  routing T_17_17.sp4_v_b_36 <X> T_17_17.lc_trk_g3_4
 (17 15)  (891 287)  (891 287)  Enable bit of Mux _local_links/g3_mux_4 => sp4_v_b_36 lc_trk_g3_4
 (22 15)  (896 287)  (896 287)  Enable bit of Mux _local_links/g3_mux_6 => sp4_v_b_30 lc_trk_g3_6
 (23 15)  (897 287)  (897 287)  routing T_17_17.sp4_v_b_30 <X> T_17_17.lc_trk_g3_6


LogicTile_18_17

 (0 0)  (928 272)  (928 272)  Negative Clock bit

 (2 2)  (930 274)  (930 274)  Enable bit of Mux _global_links/clk_mux => glb_netwk_1 wire_logic_cluster/lc_7/clk
 (26 2)  (954 274)  (954 274)  routing T_18_17.lc_trk_g3_4 <X> T_18_17.wire_logic_cluster/lc_1/in_0
 (28 2)  (956 274)  (956 274)  routing T_18_17.lc_trk_g2_0 <X> T_18_17.wire_logic_cluster/lc_1/in_1
 (29 2)  (957 274)  (957 274)  Enable bit of Mux _logic_cluster/lcb1_1 => lc_trk_g2_0 wire_logic_cluster/lc_1/in_1
 (31 2)  (959 274)  (959 274)  routing T_18_17.lc_trk_g3_7 <X> T_18_17.wire_logic_cluster/lc_1/in_3
 (32 2)  (960 274)  (960 274)  Enable bit of Mux _logic_cluster/lcb3_1 => lc_trk_g3_7 wire_logic_cluster/lc_1/in_3
 (33 2)  (961 274)  (961 274)  routing T_18_17.lc_trk_g3_7 <X> T_18_17.wire_logic_cluster/lc_1/in_3
 (34 2)  (962 274)  (962 274)  routing T_18_17.lc_trk_g3_7 <X> T_18_17.wire_logic_cluster/lc_1/in_3
 (36 2)  (964 274)  (964 274)  LC_1 Logic Functioning bit
 (38 2)  (966 274)  (966 274)  LC_1 Logic Functioning bit
 (45 2)  (973 274)  (973 274)  LC_1 Logic Functioning bit
 (0 3)  (928 275)  (928 275)  routing T_18_17.glb_netwk_1 <X> T_18_17.wire_logic_cluster/lc_7/clk
 (22 3)  (950 275)  (950 275)  Enable bit of Mux _local_links/g0_mux_6 => sp4_r_v_b_30 lc_trk_g0_6
 (25 3)  (953 275)  (953 275)  routing T_18_17.sp4_r_v_b_30 <X> T_18_17.lc_trk_g0_6
 (27 3)  (955 275)  (955 275)  routing T_18_17.lc_trk_g3_4 <X> T_18_17.wire_logic_cluster/lc_1/in_0
 (28 3)  (956 275)  (956 275)  routing T_18_17.lc_trk_g3_4 <X> T_18_17.wire_logic_cluster/lc_1/in_0
 (29 3)  (957 275)  (957 275)  Enable bit of Mux _logic_cluster/lcb0_1 => lc_trk_g3_4 wire_logic_cluster/lc_1/in_0
 (31 3)  (959 275)  (959 275)  routing T_18_17.lc_trk_g3_7 <X> T_18_17.wire_logic_cluster/lc_1/in_3
 (36 3)  (964 275)  (964 275)  LC_1 Logic Functioning bit
 (37 3)  (965 275)  (965 275)  LC_1 Logic Functioning bit
 (38 3)  (966 275)  (966 275)  LC_1 Logic Functioning bit
 (39 3)  (967 275)  (967 275)  LC_1 Logic Functioning bit
 (40 3)  (968 275)  (968 275)  LC_1 Logic Functioning bit
 (42 3)  (970 275)  (970 275)  LC_1 Logic Functioning bit
 (47 3)  (975 275)  (975 275)  Enable bit of Mux _out_links/OutMux8_1 => wire_logic_cluster/lc_1/out sp4_h_r_34
 (1 4)  (929 276)  (929 276)  Enable bit of Mux _global_links/ce_mux => glb_netwk_3 wire_logic_cluster/lc_7/cen
 (2 4)  (930 276)  (930 276)  Enable bit of Mux _span_links/cross_mux_horz_6 => sp12_h_r_12 sp4_h_l_7
 (0 5)  (928 277)  (928 277)  routing T_18_17.glb_netwk_3 <X> T_18_17.wire_logic_cluster/lc_7/cen
 (26 6)  (954 278)  (954 278)  routing T_18_17.lc_trk_g2_7 <X> T_18_17.wire_logic_cluster/lc_3/in_0
 (28 6)  (956 278)  (956 278)  routing T_18_17.lc_trk_g2_0 <X> T_18_17.wire_logic_cluster/lc_3/in_1
 (29 6)  (957 278)  (957 278)  Enable bit of Mux _logic_cluster/lcb1_3 => lc_trk_g2_0 wire_logic_cluster/lc_3/in_1
 (31 6)  (959 278)  (959 278)  routing T_18_17.lc_trk_g0_6 <X> T_18_17.wire_logic_cluster/lc_3/in_3
 (32 6)  (960 278)  (960 278)  Enable bit of Mux _logic_cluster/lcb3_3 => lc_trk_g0_6 wire_logic_cluster/lc_3/in_3
 (36 6)  (964 278)  (964 278)  LC_3 Logic Functioning bit
 (38 6)  (966 278)  (966 278)  LC_3 Logic Functioning bit
 (45 6)  (973 278)  (973 278)  LC_3 Logic Functioning bit
 (47 6)  (975 278)  (975 278)  Enable bit of Mux _out_links/OutMux5_3 => wire_logic_cluster/lc_3/out sp12_h_r_14
 (26 7)  (954 279)  (954 279)  routing T_18_17.lc_trk_g2_7 <X> T_18_17.wire_logic_cluster/lc_3/in_0
 (28 7)  (956 279)  (956 279)  routing T_18_17.lc_trk_g2_7 <X> T_18_17.wire_logic_cluster/lc_3/in_0
 (29 7)  (957 279)  (957 279)  Enable bit of Mux _logic_cluster/lcb0_3 => lc_trk_g2_7 wire_logic_cluster/lc_3/in_0
 (31 7)  (959 279)  (959 279)  routing T_18_17.lc_trk_g0_6 <X> T_18_17.wire_logic_cluster/lc_3/in_3
 (36 7)  (964 279)  (964 279)  LC_3 Logic Functioning bit
 (37 7)  (965 279)  (965 279)  LC_3 Logic Functioning bit
 (38 7)  (966 279)  (966 279)  LC_3 Logic Functioning bit
 (39 7)  (967 279)  (967 279)  LC_3 Logic Functioning bit
 (40 7)  (968 279)  (968 279)  LC_3 Logic Functioning bit
 (42 7)  (970 279)  (970 279)  LC_3 Logic Functioning bit
 (14 9)  (942 281)  (942 281)  routing T_18_17.sp12_v_b_16 <X> T_18_17.lc_trk_g2_0
 (16 9)  (944 281)  (944 281)  routing T_18_17.sp12_v_b_16 <X> T_18_17.lc_trk_g2_0
 (17 9)  (945 281)  (945 281)  Enable bit of Mux _local_links/g2_mux_0 => sp12_v_b_16 lc_trk_g2_0
 (22 10)  (950 282)  (950 282)  Enable bit of Mux _local_links/g2_mux_7 => sp4_v_b_47 lc_trk_g2_7
 (23 10)  (951 282)  (951 282)  routing T_18_17.sp4_v_b_47 <X> T_18_17.lc_trk_g2_7
 (24 10)  (952 282)  (952 282)  routing T_18_17.sp4_v_b_47 <X> T_18_17.lc_trk_g2_7
 (0 14)  (928 286)  (928 286)  routing T_18_17.glb_netwk_4 <X> T_18_17.wire_logic_cluster/lc_7/s_r
 (1 14)  (929 286)  (929 286)  Enable bit of Mux _global_links/set_rst_mux => glb_netwk_4 wire_logic_cluster/lc_7/s_r
 (14 14)  (942 286)  (942 286)  routing T_18_17.sp12_v_t_3 <X> T_18_17.lc_trk_g3_4
 (21 14)  (949 286)  (949 286)  routing T_18_17.sp12_v_b_7 <X> T_18_17.lc_trk_g3_7
 (22 14)  (950 286)  (950 286)  Enable bit of Mux _local_links/g3_mux_7 => sp12_v_b_7 lc_trk_g3_7
 (24 14)  (952 286)  (952 286)  routing T_18_17.sp12_v_b_7 <X> T_18_17.lc_trk_g3_7
 (14 15)  (942 287)  (942 287)  routing T_18_17.sp12_v_t_3 <X> T_18_17.lc_trk_g3_4
 (15 15)  (943 287)  (943 287)  routing T_18_17.sp12_v_t_3 <X> T_18_17.lc_trk_g3_4
 (17 15)  (945 287)  (945 287)  Enable bit of Mux _local_links/g3_mux_4 => sp12_v_t_3 lc_trk_g3_4
 (21 15)  (949 287)  (949 287)  routing T_18_17.sp12_v_b_7 <X> T_18_17.lc_trk_g3_7


LogicTile_19_17

 (0 0)  (982 272)  (982 272)  Negative Clock bit

 (2 2)  (984 274)  (984 274)  Enable bit of Mux _global_links/clk_mux => glb_netwk_1 wire_logic_cluster/lc_7/clk
 (26 2)  (1008 274)  (1008 274)  routing T_19_17.lc_trk_g3_4 <X> T_19_17.wire_logic_cluster/lc_1/in_0
 (27 2)  (1009 274)  (1009 274)  routing T_19_17.lc_trk_g1_3 <X> T_19_17.wire_logic_cluster/lc_1/in_1
 (29 2)  (1011 274)  (1011 274)  Enable bit of Mux _logic_cluster/lcb1_1 => lc_trk_g1_3 wire_logic_cluster/lc_1/in_1
 (31 2)  (1013 274)  (1013 274)  routing T_19_17.lc_trk_g2_6 <X> T_19_17.wire_logic_cluster/lc_1/in_3
 (32 2)  (1014 274)  (1014 274)  Enable bit of Mux _logic_cluster/lcb3_1 => lc_trk_g2_6 wire_logic_cluster/lc_1/in_3
 (33 2)  (1015 274)  (1015 274)  routing T_19_17.lc_trk_g2_6 <X> T_19_17.wire_logic_cluster/lc_1/in_3
 (36 2)  (1018 274)  (1018 274)  LC_1 Logic Functioning bit
 (37 2)  (1019 274)  (1019 274)  LC_1 Logic Functioning bit
 (38 2)  (1020 274)  (1020 274)  LC_1 Logic Functioning bit
 (39 2)  (1021 274)  (1021 274)  LC_1 Logic Functioning bit
 (41 2)  (1023 274)  (1023 274)  LC_1 Logic Functioning bit
 (43 2)  (1025 274)  (1025 274)  LC_1 Logic Functioning bit
 (45 2)  (1027 274)  (1027 274)  LC_1 Logic Functioning bit
 (0 3)  (982 275)  (982 275)  routing T_19_17.glb_netwk_1 <X> T_19_17.wire_logic_cluster/lc_7/clk
 (27 3)  (1009 275)  (1009 275)  routing T_19_17.lc_trk_g3_4 <X> T_19_17.wire_logic_cluster/lc_1/in_0
 (28 3)  (1010 275)  (1010 275)  routing T_19_17.lc_trk_g3_4 <X> T_19_17.wire_logic_cluster/lc_1/in_0
 (29 3)  (1011 275)  (1011 275)  Enable bit of Mux _logic_cluster/lcb0_1 => lc_trk_g3_4 wire_logic_cluster/lc_1/in_0
 (30 3)  (1012 275)  (1012 275)  routing T_19_17.lc_trk_g1_3 <X> T_19_17.wire_logic_cluster/lc_1/in_1
 (31 3)  (1013 275)  (1013 275)  routing T_19_17.lc_trk_g2_6 <X> T_19_17.wire_logic_cluster/lc_1/in_3
 (37 3)  (1019 275)  (1019 275)  LC_1 Logic Functioning bit
 (39 3)  (1021 275)  (1021 275)  LC_1 Logic Functioning bit
 (47 3)  (1029 275)  (1029 275)  Enable bit of Mux _out_links/OutMux8_1 => wire_logic_cluster/lc_1/out sp4_h_r_34
 (1 4)  (983 276)  (983 276)  Enable bit of Mux _global_links/ce_mux => glb_netwk_3 wire_logic_cluster/lc_7/cen
 (14 4)  (996 276)  (996 276)  routing T_19_17.sp4_h_r_8 <X> T_19_17.lc_trk_g1_0
 (21 4)  (1003 276)  (1003 276)  routing T_19_17.sp12_h_r_3 <X> T_19_17.lc_trk_g1_3
 (22 4)  (1004 276)  (1004 276)  Enable bit of Mux _local_links/g1_mux_3 => sp12_h_r_3 lc_trk_g1_3
 (24 4)  (1006 276)  (1006 276)  routing T_19_17.sp12_h_r_3 <X> T_19_17.lc_trk_g1_3
 (0 5)  (982 277)  (982 277)  routing T_19_17.glb_netwk_3 <X> T_19_17.wire_logic_cluster/lc_7/cen
 (15 5)  (997 277)  (997 277)  routing T_19_17.sp4_h_r_8 <X> T_19_17.lc_trk_g1_0
 (16 5)  (998 277)  (998 277)  routing T_19_17.sp4_h_r_8 <X> T_19_17.lc_trk_g1_0
 (17 5)  (999 277)  (999 277)  Enable bit of Mux _local_links/g1_mux_0 => sp4_h_r_8 lc_trk_g1_0
 (21 5)  (1003 277)  (1003 277)  routing T_19_17.sp12_h_r_3 <X> T_19_17.lc_trk_g1_3
 (21 6)  (1003 278)  (1003 278)  routing T_19_17.sp4_h_l_2 <X> T_19_17.lc_trk_g1_7
 (22 6)  (1004 278)  (1004 278)  Enable bit of Mux _local_links/g1_mux_7 => sp4_h_l_2 lc_trk_g1_7
 (23 6)  (1005 278)  (1005 278)  routing T_19_17.sp4_h_l_2 <X> T_19_17.lc_trk_g1_7
 (24 6)  (1006 278)  (1006 278)  routing T_19_17.sp4_h_l_2 <X> T_19_17.lc_trk_g1_7
 (4 8)  (986 280)  (986 280)  routing T_19_17.sp4_v_t_43 <X> T_19_17.sp4_v_b_6
 (25 10)  (1007 282)  (1007 282)  routing T_19_17.sp4_v_b_30 <X> T_19_17.lc_trk_g2_6
 (27 10)  (1009 282)  (1009 282)  routing T_19_17.lc_trk_g1_3 <X> T_19_17.wire_logic_cluster/lc_5/in_1
 (29 10)  (1011 282)  (1011 282)  Enable bit of Mux _logic_cluster/lcb1_5 => lc_trk_g1_3 wire_logic_cluster/lc_5/in_1
 (31 10)  (1013 282)  (1013 282)  routing T_19_17.lc_trk_g1_7 <X> T_19_17.wire_logic_cluster/lc_5/in_3
 (32 10)  (1014 282)  (1014 282)  Enable bit of Mux _logic_cluster/lcb3_5 => lc_trk_g1_7 wire_logic_cluster/lc_5/in_3
 (34 10)  (1016 282)  (1016 282)  routing T_19_17.lc_trk_g1_7 <X> T_19_17.wire_logic_cluster/lc_5/in_3
 (36 10)  (1018 282)  (1018 282)  LC_5 Logic Functioning bit
 (38 10)  (1020 282)  (1020 282)  LC_5 Logic Functioning bit
 (45 10)  (1027 282)  (1027 282)  LC_5 Logic Functioning bit
 (51 10)  (1033 282)  (1033 282)  Enable bit of Mux _out_links/OutMux2_5 => wire_logic_cluster/lc_5/out sp4_v_b_42
 (22 11)  (1004 283)  (1004 283)  Enable bit of Mux _local_links/g2_mux_6 => sp4_v_b_30 lc_trk_g2_6
 (23 11)  (1005 283)  (1005 283)  routing T_19_17.sp4_v_b_30 <X> T_19_17.lc_trk_g2_6
 (27 11)  (1009 283)  (1009 283)  routing T_19_17.lc_trk_g1_0 <X> T_19_17.wire_logic_cluster/lc_5/in_0
 (29 11)  (1011 283)  (1011 283)  Enable bit of Mux _logic_cluster/lcb0_5 => lc_trk_g1_0 wire_logic_cluster/lc_5/in_0
 (30 11)  (1012 283)  (1012 283)  routing T_19_17.lc_trk_g1_3 <X> T_19_17.wire_logic_cluster/lc_5/in_1
 (31 11)  (1013 283)  (1013 283)  routing T_19_17.lc_trk_g1_7 <X> T_19_17.wire_logic_cluster/lc_5/in_3
 (36 11)  (1018 283)  (1018 283)  LC_5 Logic Functioning bit
 (37 11)  (1019 283)  (1019 283)  LC_5 Logic Functioning bit
 (38 11)  (1020 283)  (1020 283)  LC_5 Logic Functioning bit
 (39 11)  (1021 283)  (1021 283)  LC_5 Logic Functioning bit
 (40 11)  (1022 283)  (1022 283)  LC_5 Logic Functioning bit
 (42 11)  (1024 283)  (1024 283)  LC_5 Logic Functioning bit
 (0 14)  (982 286)  (982 286)  routing T_19_17.glb_netwk_4 <X> T_19_17.wire_logic_cluster/lc_7/s_r
 (1 14)  (983 286)  (983 286)  Enable bit of Mux _global_links/set_rst_mux => glb_netwk_4 wire_logic_cluster/lc_7/s_r
 (14 14)  (996 286)  (996 286)  routing T_19_17.sp4_v_b_36 <X> T_19_17.lc_trk_g3_4
 (14 15)  (996 287)  (996 287)  routing T_19_17.sp4_v_b_36 <X> T_19_17.lc_trk_g3_4
 (16 15)  (998 287)  (998 287)  routing T_19_17.sp4_v_b_36 <X> T_19_17.lc_trk_g3_4
 (17 15)  (999 287)  (999 287)  Enable bit of Mux _local_links/g3_mux_4 => sp4_v_b_36 lc_trk_g3_4


LogicTile_20_17

 (3 0)  (1039 272)  (1039 272)  routing T_20_17.sp12_h_r_0 <X> T_20_17.sp12_v_b_0
 (14 0)  (1050 272)  (1050 272)  routing T_20_17.sp12_h_r_0 <X> T_20_17.lc_trk_g0_0
 (3 1)  (1039 273)  (1039 273)  routing T_20_17.sp12_h_r_0 <X> T_20_17.sp12_v_b_0
 (14 1)  (1050 273)  (1050 273)  routing T_20_17.sp12_h_r_0 <X> T_20_17.lc_trk_g0_0
 (15 1)  (1051 273)  (1051 273)  routing T_20_17.sp12_h_r_0 <X> T_20_17.lc_trk_g0_0
 (17 1)  (1053 273)  (1053 273)  Enable bit of Mux _local_links/g0_mux_0 => sp12_h_r_0 lc_trk_g0_0
 (0 2)  (1036 274)  (1036 274)  routing T_20_17.glb_netwk_6 <X> T_20_17.wire_logic_cluster/lc_7/clk
 (1 2)  (1037 274)  (1037 274)  routing T_20_17.glb_netwk_6 <X> T_20_17.wire_logic_cluster/lc_7/clk
 (2 2)  (1038 274)  (1038 274)  Enable bit of Mux _global_links/clk_mux => glb_netwk_6 wire_logic_cluster/lc_7/clk
 (32 4)  (1068 276)  (1068 276)  Enable bit of Mux _logic_cluster/lcb3_2 => lc_trk_g1_0 wire_logic_cluster/lc_2/in_3
 (34 4)  (1070 276)  (1070 276)  routing T_20_17.lc_trk_g1_0 <X> T_20_17.wire_logic_cluster/lc_2/in_3
 (36 4)  (1072 276)  (1072 276)  LC_2 Logic Functioning bit
 (38 4)  (1074 276)  (1074 276)  LC_2 Logic Functioning bit
 (45 4)  (1081 276)  (1081 276)  LC_2 Logic Functioning bit
 (47 4)  (1083 276)  (1083 276)  Enable bit of Mux _out_links/OutMux5_2 => wire_logic_cluster/lc_2/out sp12_h_r_12
 (15 5)  (1051 277)  (1051 277)  routing T_20_17.bot_op_0 <X> T_20_17.lc_trk_g1_0
 (17 5)  (1053 277)  (1053 277)  Enable bit of Mux _local_links/g1_mux_0 => bot_op_0 lc_trk_g1_0
 (29 5)  (1065 277)  (1065 277)  Enable bit of Mux _logic_cluster/lcb0_2 => lc_trk_g0_0 wire_logic_cluster/lc_2/in_0
 (37 5)  (1073 277)  (1073 277)  LC_2 Logic Functioning bit
 (39 5)  (1075 277)  (1075 277)  LC_2 Logic Functioning bit
 (19 10)  (1055 282)  (1055 282)  Enable bit of Mux _span_links/cross_mux_vert_11 => sp12_v_b_23 sp4_v_b_23


LogicTile_21_17

 (12 2)  (1102 274)  (1102 274)  routing T_21_17.sp4_v_t_45 <X> T_21_17.sp4_h_l_39
 (11 3)  (1101 275)  (1101 275)  routing T_21_17.sp4_v_t_45 <X> T_21_17.sp4_h_l_39
 (13 3)  (1103 275)  (1103 275)  routing T_21_17.sp4_v_t_45 <X> T_21_17.sp4_h_l_39


LogicTile_22_17

 (12 2)  (1156 274)  (1156 274)  routing T_22_17.sp4_v_t_39 <X> T_22_17.sp4_h_l_39
 (11 3)  (1155 275)  (1155 275)  routing T_22_17.sp4_v_t_39 <X> T_22_17.sp4_h_l_39


LogicTile_23_17

 (12 10)  (1210 282)  (1210 282)  routing T_23_17.sp4_v_t_45 <X> T_23_17.sp4_h_l_45
 (11 11)  (1209 283)  (1209 283)  routing T_23_17.sp4_v_t_45 <X> T_23_17.sp4_h_l_45


LogicTile_24_17

 (3 2)  (1255 274)  (1255 274)  routing T_24_17.sp12_h_r_0 <X> T_24_17.sp12_h_l_23
 (3 3)  (1255 275)  (1255 275)  routing T_24_17.sp12_h_r_0 <X> T_24_17.sp12_h_l_23


LogicTile_28_17

 (3 7)  (1459 279)  (1459 279)  routing T_28_17.sp12_h_l_23 <X> T_28_17.sp12_v_t_23


LogicTile_30_17

 (3 2)  (1567 274)  (1567 274)  routing T_30_17.sp12_v_t_23 <X> T_30_17.sp12_h_l_23


LogicTile_32_17

 (3 2)  (1675 274)  (1675 274)  routing T_32_17.sp12_h_r_0 <X> T_32_17.sp12_h_l_23
 (3 3)  (1675 275)  (1675 275)  routing T_32_17.sp12_h_r_0 <X> T_32_17.sp12_h_l_23


IO_Tile_33_17

 (3 1)  (1729 273)  (1729 273)  IO control bit: GIORIGHT0_REN_1

 (17 1)  (1743 273)  (1743 273)  Enable bit of Mux _out_links/OutMuxa_0 => wire_io_cluster/io_0/D_IN_0 span12_horz_0
 (17 3)  (1743 275)  (1743 275)  IOB_0 IO Functioning bit
 (17 5)  (1743 277)  (1743 277)  Enable bit of Mux _out_links/OutMuxc_0 => wire_io_cluster/io_0/D_IN_0 span12_horz_16
 (2 6)  (1728 278)  (1728 278)  IO control bit: GIORIGHT0_REN_0

 (14 7)  (1740 279)  (1740 279)  routing T_33_17.span4_vert_t_14 <X> T_33_17.span4_vert_b_2
 (3 9)  (1729 281)  (1729 281)  IO control bit: GIORIGHT0_IE_0



IO_Tile_0_16

 (3 1)  (14 257)  (14 257)  IO control bit: GIOLEFT1_REN_1

 (17 1)  (0 257)  (0 257)  Enable bit of Mux _out_links/OutMuxa_0 => wire_io_cluster/io_0/D_IN_0 span12_horz_0
 (17 3)  (0 259)  (0 259)  IOB_0 IO Functioning bit
 (17 5)  (0 261)  (0 261)  Enable bit of Mux _out_links/OutMuxc_0 => wire_io_cluster/io_0/D_IN_0 span12_horz_16
 (2 6)  (15 262)  (15 262)  IO control bit: GIOLEFT1_REN_0

 (3 9)  (14 265)  (14 265)  IO control bit: GIOLEFT1_IE_0

 (4 10)  (13 266)  (13 266)  routing T_0_16.span4_horz_10 <X> T_0_16.lc_trk_g1_2
 (12 10)  (5 266)  (5 266)  routing T_0_16.lc_trk_g1_2 <X> T_0_16.wire_io_cluster/io_1/D_OUT_0
 (16 10)  (1 266)  (1 266)  IOB_1 IO Functioning bit
 (4 11)  (13 267)  (13 267)  routing T_0_16.span4_horz_10 <X> T_0_16.lc_trk_g1_2
 (6 11)  (11 267)  (11 267)  routing T_0_16.span4_horz_10 <X> T_0_16.lc_trk_g1_2
 (7 11)  (10 267)  (10 267)  Enable bit of Mux _local_links/g1_mux_2 => span4_horz_10 lc_trk_g1_2
 (12 11)  (5 267)  (5 267)  routing T_0_16.lc_trk_g1_2 <X> T_0_16.wire_io_cluster/io_1/D_OUT_0
 (13 11)  (4 267)  (4 267)  Enable bit of Mux _io_cluster/in_mux1_1 => lc_trk_g1_2 wire_io_cluster/io_1/D_OUT_0
 (17 13)  (0 269)  (0 269)  IOB_1 IO Functioning bit
 (16 14)  (1 270)  (1 270)  IOB_1 IO Functioning bit


LogicTile_4_16

 (3 7)  (183 263)  (183 263)  routing T_4_16.sp12_h_l_23 <X> T_4_16.sp12_v_t_23
 (3 14)  (183 270)  (183 270)  routing T_4_16.sp12_h_r_1 <X> T_4_16.sp12_v_t_22
 (8 14)  (188 270)  (188 270)  routing T_4_16.sp4_v_t_47 <X> T_4_16.sp4_h_l_47
 (9 14)  (189 270)  (189 270)  routing T_4_16.sp4_v_t_47 <X> T_4_16.sp4_h_l_47
 (3 15)  (183 271)  (183 271)  routing T_4_16.sp12_h_r_1 <X> T_4_16.sp12_v_t_22


LogicTile_6_16

 (3 4)  (291 260)  (291 260)  routing T_6_16.sp12_v_b_0 <X> T_6_16.sp12_h_r_0
 (3 5)  (291 261)  (291 261)  routing T_6_16.sp12_v_b_0 <X> T_6_16.sp12_h_r_0


RAM_Tile_8_16

 (2 8)  (398 264)  (398 264)  Enable bit of Mux _span_links/cross_mux_horz_8 => sp12_h_r_16 sp4_h_r_20


LogicTile_11_16

 (5 0)  (551 256)  (551 256)  routing T_11_16.sp4_h_l_44 <X> T_11_16.sp4_h_r_0
 (4 1)  (550 257)  (550 257)  routing T_11_16.sp4_h_l_44 <X> T_11_16.sp4_h_r_0
 (5 4)  (551 260)  (551 260)  routing T_11_16.sp4_v_t_38 <X> T_11_16.sp4_h_r_3
 (5 8)  (551 264)  (551 264)  routing T_11_16.sp4_v_t_43 <X> T_11_16.sp4_h_r_6
 (5 12)  (551 268)  (551 268)  routing T_11_16.sp4_v_t_44 <X> T_11_16.sp4_h_r_9


LogicTile_12_16

 (21 0)  (621 256)  (621 256)  routing T_12_16.sp4_h_r_19 <X> T_12_16.lc_trk_g0_3
 (22 0)  (622 256)  (622 256)  Enable bit of Mux _local_links/g0_mux_3 => sp4_h_r_19 lc_trk_g0_3
 (23 0)  (623 256)  (623 256)  routing T_12_16.sp4_h_r_19 <X> T_12_16.lc_trk_g0_3
 (24 0)  (624 256)  (624 256)  routing T_12_16.sp4_h_r_19 <X> T_12_16.lc_trk_g0_3
 (27 0)  (627 256)  (627 256)  routing T_12_16.lc_trk_g3_6 <X> T_12_16.wire_logic_cluster/lc_0/in_1
 (28 0)  (628 256)  (628 256)  routing T_12_16.lc_trk_g3_6 <X> T_12_16.wire_logic_cluster/lc_0/in_1
 (29 0)  (629 256)  (629 256)  Enable bit of Mux _logic_cluster/lcb1_0 => lc_trk_g3_6 wire_logic_cluster/lc_0/in_1
 (30 0)  (630 256)  (630 256)  routing T_12_16.lc_trk_g3_6 <X> T_12_16.wire_logic_cluster/lc_0/in_1
 (31 0)  (631 256)  (631 256)  routing T_12_16.lc_trk_g2_5 <X> T_12_16.wire_logic_cluster/lc_0/in_3
 (32 0)  (632 256)  (632 256)  Enable bit of Mux _logic_cluster/lcb3_0 => lc_trk_g2_5 wire_logic_cluster/lc_0/in_3
 (33 0)  (633 256)  (633 256)  routing T_12_16.lc_trk_g2_5 <X> T_12_16.wire_logic_cluster/lc_0/in_3
 (37 0)  (637 256)  (637 256)  LC_0 Logic Functioning bit
 (21 1)  (621 257)  (621 257)  routing T_12_16.sp4_h_r_19 <X> T_12_16.lc_trk_g0_3
 (22 1)  (622 257)  (622 257)  Enable bit of Mux _local_links/g0_mux_2 => top_op_2 lc_trk_g0_2
 (24 1)  (624 257)  (624 257)  routing T_12_16.top_op_2 <X> T_12_16.lc_trk_g0_2
 (25 1)  (625 257)  (625 257)  routing T_12_16.top_op_2 <X> T_12_16.lc_trk_g0_2
 (27 1)  (627 257)  (627 257)  routing T_12_16.lc_trk_g3_1 <X> T_12_16.wire_logic_cluster/lc_0/in_0
 (28 1)  (628 257)  (628 257)  routing T_12_16.lc_trk_g3_1 <X> T_12_16.wire_logic_cluster/lc_0/in_0
 (29 1)  (629 257)  (629 257)  Enable bit of Mux _logic_cluster/lcb0_0 => lc_trk_g3_1 wire_logic_cluster/lc_0/in_0
 (30 1)  (630 257)  (630 257)  routing T_12_16.lc_trk_g3_6 <X> T_12_16.wire_logic_cluster/lc_0/in_1
 (32 1)  (632 257)  (632 257)  Enable bit of Mux _logic_cluster/lcb2_0 => lc_trk_g1_3 input_2_0
 (34 1)  (634 257)  (634 257)  routing T_12_16.lc_trk_g1_3 <X> T_12_16.input_2_0
 (35 1)  (635 257)  (635 257)  routing T_12_16.lc_trk_g1_3 <X> T_12_16.input_2_0
 (0 2)  (600 258)  (600 258)  routing T_12_16.glb_netwk_6 <X> T_12_16.wire_logic_cluster/lc_7/clk
 (1 2)  (601 258)  (601 258)  routing T_12_16.glb_netwk_6 <X> T_12_16.wire_logic_cluster/lc_7/clk
 (2 2)  (602 258)  (602 258)  Enable bit of Mux _global_links/clk_mux => glb_netwk_6 wire_logic_cluster/lc_7/clk
 (22 4)  (622 260)  (622 260)  Enable bit of Mux _local_links/g1_mux_3 => sp4_r_v_b_27 lc_trk_g1_3
 (27 4)  (627 260)  (627 260)  routing T_12_16.lc_trk_g3_6 <X> T_12_16.wire_logic_cluster/lc_2/in_1
 (28 4)  (628 260)  (628 260)  routing T_12_16.lc_trk_g3_6 <X> T_12_16.wire_logic_cluster/lc_2/in_1
 (29 4)  (629 260)  (629 260)  Enable bit of Mux _logic_cluster/lcb1_2 => lc_trk_g3_6 wire_logic_cluster/lc_2/in_1
 (30 4)  (630 260)  (630 260)  routing T_12_16.lc_trk_g3_6 <X> T_12_16.wire_logic_cluster/lc_2/in_1
 (32 4)  (632 260)  (632 260)  Enable bit of Mux _logic_cluster/lcb3_2 => lc_trk_g2_3 wire_logic_cluster/lc_2/in_3
 (33 4)  (633 260)  (633 260)  routing T_12_16.lc_trk_g2_3 <X> T_12_16.wire_logic_cluster/lc_2/in_3
 (36 4)  (636 260)  (636 260)  LC_2 Logic Functioning bit
 (37 4)  (637 260)  (637 260)  LC_2 Logic Functioning bit
 (38 4)  (638 260)  (638 260)  LC_2 Logic Functioning bit
 (39 4)  (639 260)  (639 260)  LC_2 Logic Functioning bit
 (40 4)  (640 260)  (640 260)  LC_2 Logic Functioning bit
 (41 4)  (641 260)  (641 260)  LC_2 Logic Functioning bit
 (42 4)  (642 260)  (642 260)  LC_2 Logic Functioning bit
 (43 4)  (643 260)  (643 260)  LC_2 Logic Functioning bit
 (21 5)  (621 261)  (621 261)  routing T_12_16.sp4_r_v_b_27 <X> T_12_16.lc_trk_g1_3
 (22 5)  (622 261)  (622 261)  Enable bit of Mux _local_links/g1_mux_2 => top_op_2 lc_trk_g1_2
 (24 5)  (624 261)  (624 261)  routing T_12_16.top_op_2 <X> T_12_16.lc_trk_g1_2
 (25 5)  (625 261)  (625 261)  routing T_12_16.top_op_2 <X> T_12_16.lc_trk_g1_2
 (27 5)  (627 261)  (627 261)  routing T_12_16.lc_trk_g3_1 <X> T_12_16.wire_logic_cluster/lc_2/in_0
 (28 5)  (628 261)  (628 261)  routing T_12_16.lc_trk_g3_1 <X> T_12_16.wire_logic_cluster/lc_2/in_0
 (29 5)  (629 261)  (629 261)  Enable bit of Mux _logic_cluster/lcb0_2 => lc_trk_g3_1 wire_logic_cluster/lc_2/in_0
 (30 5)  (630 261)  (630 261)  routing T_12_16.lc_trk_g3_6 <X> T_12_16.wire_logic_cluster/lc_2/in_1
 (31 5)  (631 261)  (631 261)  routing T_12_16.lc_trk_g2_3 <X> T_12_16.wire_logic_cluster/lc_2/in_3
 (32 5)  (632 261)  (632 261)  Enable bit of Mux _logic_cluster/lcb2_2 => lc_trk_g1_3 input_2_2
 (34 5)  (634 261)  (634 261)  routing T_12_16.lc_trk_g1_3 <X> T_12_16.input_2_2
 (35 5)  (635 261)  (635 261)  routing T_12_16.lc_trk_g1_3 <X> T_12_16.input_2_2
 (37 5)  (637 261)  (637 261)  LC_2 Logic Functioning bit
 (38 5)  (638 261)  (638 261)  LC_2 Logic Functioning bit
 (41 5)  (641 261)  (641 261)  LC_2 Logic Functioning bit
 (14 6)  (614 262)  (614 262)  routing T_12_16.wire_logic_cluster/lc_4/out <X> T_12_16.lc_trk_g1_4
 (22 6)  (622 262)  (622 262)  Enable bit of Mux _local_links/g1_mux_7 => top_op_7 lc_trk_g1_7
 (24 6)  (624 262)  (624 262)  routing T_12_16.top_op_7 <X> T_12_16.lc_trk_g1_7
 (26 6)  (626 262)  (626 262)  routing T_12_16.lc_trk_g2_5 <X> T_12_16.wire_logic_cluster/lc_3/in_0
 (29 6)  (629 262)  (629 262)  Enable bit of Mux _logic_cluster/lcb1_3 => lc_trk_g0_2 wire_logic_cluster/lc_3/in_1
 (31 6)  (631 262)  (631 262)  routing T_12_16.lc_trk_g1_7 <X> T_12_16.wire_logic_cluster/lc_3/in_3
 (32 6)  (632 262)  (632 262)  Enable bit of Mux _logic_cluster/lcb3_3 => lc_trk_g1_7 wire_logic_cluster/lc_3/in_3
 (34 6)  (634 262)  (634 262)  routing T_12_16.lc_trk_g1_7 <X> T_12_16.wire_logic_cluster/lc_3/in_3
 (36 6)  (636 262)  (636 262)  LC_3 Logic Functioning bit
 (37 6)  (637 262)  (637 262)  LC_3 Logic Functioning bit
 (38 6)  (638 262)  (638 262)  LC_3 Logic Functioning bit
 (39 6)  (639 262)  (639 262)  LC_3 Logic Functioning bit
 (40 6)  (640 262)  (640 262)  LC_3 Logic Functioning bit
 (41 6)  (641 262)  (641 262)  LC_3 Logic Functioning bit
 (42 6)  (642 262)  (642 262)  LC_3 Logic Functioning bit
 (43 6)  (643 262)  (643 262)  LC_3 Logic Functioning bit
 (50 6)  (650 262)  (650 262)  Cascade bit: LH_LC03_inmux02_5

 (17 7)  (617 263)  (617 263)  Enable bit of Mux _local_links/g1_mux_4 => wire_logic_cluster/lc_4/out lc_trk_g1_4
 (21 7)  (621 263)  (621 263)  routing T_12_16.top_op_7 <X> T_12_16.lc_trk_g1_7
 (28 7)  (628 263)  (628 263)  routing T_12_16.lc_trk_g2_5 <X> T_12_16.wire_logic_cluster/lc_3/in_0
 (29 7)  (629 263)  (629 263)  Enable bit of Mux _logic_cluster/lcb0_3 => lc_trk_g2_5 wire_logic_cluster/lc_3/in_0
 (30 7)  (630 263)  (630 263)  routing T_12_16.lc_trk_g0_2 <X> T_12_16.wire_logic_cluster/lc_3/in_1
 (31 7)  (631 263)  (631 263)  routing T_12_16.lc_trk_g1_7 <X> T_12_16.wire_logic_cluster/lc_3/in_3
 (36 7)  (636 263)  (636 263)  LC_3 Logic Functioning bit
 (37 7)  (637 263)  (637 263)  LC_3 Logic Functioning bit
 (38 7)  (638 263)  (638 263)  LC_3 Logic Functioning bit
 (40 7)  (640 263)  (640 263)  LC_3 Logic Functioning bit
 (41 7)  (641 263)  (641 263)  LC_3 Logic Functioning bit
 (42 7)  (642 263)  (642 263)  LC_3 Logic Functioning bit
 (43 7)  (643 263)  (643 263)  LC_3 Logic Functioning bit
 (22 8)  (622 264)  (622 264)  Enable bit of Mux _local_links/g2_mux_3 => tnr_op_3 lc_trk_g2_3
 (24 8)  (624 264)  (624 264)  routing T_12_16.tnr_op_3 <X> T_12_16.lc_trk_g2_3
 (27 8)  (627 264)  (627 264)  routing T_12_16.lc_trk_g3_2 <X> T_12_16.wire_logic_cluster/lc_4/in_1
 (28 8)  (628 264)  (628 264)  routing T_12_16.lc_trk_g3_2 <X> T_12_16.wire_logic_cluster/lc_4/in_1
 (29 8)  (629 264)  (629 264)  Enable bit of Mux _logic_cluster/lcb1_4 => lc_trk_g3_2 wire_logic_cluster/lc_4/in_1
 (31 8)  (631 264)  (631 264)  routing T_12_16.lc_trk_g1_4 <X> T_12_16.wire_logic_cluster/lc_4/in_3
 (32 8)  (632 264)  (632 264)  Enable bit of Mux _logic_cluster/lcb3_4 => lc_trk_g1_4 wire_logic_cluster/lc_4/in_3
 (34 8)  (634 264)  (634 264)  routing T_12_16.lc_trk_g1_4 <X> T_12_16.wire_logic_cluster/lc_4/in_3
 (36 8)  (636 264)  (636 264)  LC_4 Logic Functioning bit
 (38 8)  (638 264)  (638 264)  LC_4 Logic Functioning bit
 (41 8)  (641 264)  (641 264)  LC_4 Logic Functioning bit
 (45 8)  (645 264)  (645 264)  LC_4 Logic Functioning bit
 (48 8)  (648 264)  (648 264)  Enable bit of Mux _out_links/OutMux5_4 => wire_logic_cluster/lc_4/out sp12_h_r_16
 (50 8)  (650 264)  (650 264)  Cascade bit: LH_LC04_inmux02_5

 (14 9)  (614 265)  (614 265)  routing T_12_16.sp4_r_v_b_32 <X> T_12_16.lc_trk_g2_0
 (17 9)  (617 265)  (617 265)  Enable bit of Mux _local_links/g2_mux_0 => sp4_r_v_b_32 lc_trk_g2_0
 (26 9)  (626 265)  (626 265)  routing T_12_16.lc_trk_g3_3 <X> T_12_16.wire_logic_cluster/lc_4/in_0
 (27 9)  (627 265)  (627 265)  routing T_12_16.lc_trk_g3_3 <X> T_12_16.wire_logic_cluster/lc_4/in_0
 (28 9)  (628 265)  (628 265)  routing T_12_16.lc_trk_g3_3 <X> T_12_16.wire_logic_cluster/lc_4/in_0
 (29 9)  (629 265)  (629 265)  Enable bit of Mux _logic_cluster/lcb0_4 => lc_trk_g3_3 wire_logic_cluster/lc_4/in_0
 (30 9)  (630 265)  (630 265)  routing T_12_16.lc_trk_g3_2 <X> T_12_16.wire_logic_cluster/lc_4/in_1
 (36 9)  (636 265)  (636 265)  LC_4 Logic Functioning bit
 (13 10)  (613 266)  (613 266)  routing T_12_16.sp4_v_b_8 <X> T_12_16.sp4_v_t_45
 (17 10)  (617 266)  (617 266)  Enable bit of Mux _local_links/g2_mux_5 => sp4_r_v_b_13 lc_trk_g2_5
 (28 10)  (628 266)  (628 266)  routing T_12_16.lc_trk_g2_6 <X> T_12_16.wire_logic_cluster/lc_5/in_1
 (29 10)  (629 266)  (629 266)  Enable bit of Mux _logic_cluster/lcb1_5 => lc_trk_g2_6 wire_logic_cluster/lc_5/in_1
 (30 10)  (630 266)  (630 266)  routing T_12_16.lc_trk_g2_6 <X> T_12_16.wire_logic_cluster/lc_5/in_1
 (37 10)  (637 266)  (637 266)  LC_5 Logic Functioning bit
 (39 10)  (639 266)  (639 266)  LC_5 Logic Functioning bit
 (40 10)  (640 266)  (640 266)  LC_5 Logic Functioning bit
 (42 10)  (642 266)  (642 266)  LC_5 Logic Functioning bit
 (52 10)  (652 266)  (652 266)  Enable bit of Mux _out_links/OutMux3_5 => wire_logic_cluster/lc_5/out sp12_v_t_9
 (14 11)  (614 267)  (614 267)  routing T_12_16.sp4_r_v_b_36 <X> T_12_16.lc_trk_g2_4
 (17 11)  (617 267)  (617 267)  Enable bit of Mux _local_links/g2_mux_4 => sp4_r_v_b_36 lc_trk_g2_4
 (22 11)  (622 267)  (622 267)  Enable bit of Mux _local_links/g2_mux_6 => sp4_r_v_b_38 lc_trk_g2_6
 (25 11)  (625 267)  (625 267)  routing T_12_16.sp4_r_v_b_38 <X> T_12_16.lc_trk_g2_6
 (26 11)  (626 267)  (626 267)  routing T_12_16.lc_trk_g0_3 <X> T_12_16.wire_logic_cluster/lc_5/in_0
 (29 11)  (629 267)  (629 267)  Enable bit of Mux _logic_cluster/lcb0_5 => lc_trk_g0_3 wire_logic_cluster/lc_5/in_0
 (30 11)  (630 267)  (630 267)  routing T_12_16.lc_trk_g2_6 <X> T_12_16.wire_logic_cluster/lc_5/in_1
 (17 12)  (617 268)  (617 268)  Enable bit of Mux _local_links/g3_mux_1 => sp4_r_v_b_41 lc_trk_g3_1
 (21 12)  (621 268)  (621 268)  routing T_12_16.sp4_v_t_22 <X> T_12_16.lc_trk_g3_3
 (22 12)  (622 268)  (622 268)  Enable bit of Mux _local_links/g3_mux_3 => sp4_v_t_22 lc_trk_g3_3
 (23 12)  (623 268)  (623 268)  routing T_12_16.sp4_v_t_22 <X> T_12_16.lc_trk_g3_3
 (27 12)  (627 268)  (627 268)  routing T_12_16.lc_trk_g3_6 <X> T_12_16.wire_logic_cluster/lc_6/in_1
 (28 12)  (628 268)  (628 268)  routing T_12_16.lc_trk_g3_6 <X> T_12_16.wire_logic_cluster/lc_6/in_1
 (29 12)  (629 268)  (629 268)  Enable bit of Mux _logic_cluster/lcb1_6 => lc_trk_g3_6 wire_logic_cluster/lc_6/in_1
 (30 12)  (630 268)  (630 268)  routing T_12_16.lc_trk_g3_6 <X> T_12_16.wire_logic_cluster/lc_6/in_1
 (32 12)  (632 268)  (632 268)  Enable bit of Mux _logic_cluster/lcb3_6 => lc_trk_g1_2 wire_logic_cluster/lc_6/in_3
 (34 12)  (634 268)  (634 268)  routing T_12_16.lc_trk_g1_2 <X> T_12_16.wire_logic_cluster/lc_6/in_3
 (36 12)  (636 268)  (636 268)  LC_6 Logic Functioning bit
 (37 12)  (637 268)  (637 268)  LC_6 Logic Functioning bit
 (38 12)  (638 268)  (638 268)  LC_6 Logic Functioning bit
 (39 12)  (639 268)  (639 268)  LC_6 Logic Functioning bit
 (41 12)  (641 268)  (641 268)  LC_6 Logic Functioning bit
 (43 12)  (643 268)  (643 268)  LC_6 Logic Functioning bit
 (18 13)  (618 269)  (618 269)  routing T_12_16.sp4_r_v_b_41 <X> T_12_16.lc_trk_g3_1
 (21 13)  (621 269)  (621 269)  routing T_12_16.sp4_v_t_22 <X> T_12_16.lc_trk_g3_3
 (22 13)  (622 269)  (622 269)  Enable bit of Mux _local_links/g3_mux_2 => sp4_r_v_b_18 lc_trk_g3_2
 (27 13)  (627 269)  (627 269)  routing T_12_16.lc_trk_g3_1 <X> T_12_16.wire_logic_cluster/lc_6/in_0
 (28 13)  (628 269)  (628 269)  routing T_12_16.lc_trk_g3_1 <X> T_12_16.wire_logic_cluster/lc_6/in_0
 (29 13)  (629 269)  (629 269)  Enable bit of Mux _logic_cluster/lcb0_6 => lc_trk_g3_1 wire_logic_cluster/lc_6/in_0
 (30 13)  (630 269)  (630 269)  routing T_12_16.lc_trk_g3_6 <X> T_12_16.wire_logic_cluster/lc_6/in_1
 (31 13)  (631 269)  (631 269)  routing T_12_16.lc_trk_g1_2 <X> T_12_16.wire_logic_cluster/lc_6/in_3
 (36 13)  (636 269)  (636 269)  LC_6 Logic Functioning bit
 (37 13)  (637 269)  (637 269)  LC_6 Logic Functioning bit
 (38 13)  (638 269)  (638 269)  LC_6 Logic Functioning bit
 (39 13)  (639 269)  (639 269)  LC_6 Logic Functioning bit
 (26 14)  (626 270)  (626 270)  routing T_12_16.lc_trk_g2_5 <X> T_12_16.wire_logic_cluster/lc_7/in_0
 (28 14)  (628 270)  (628 270)  routing T_12_16.lc_trk_g2_4 <X> T_12_16.wire_logic_cluster/lc_7/in_1
 (29 14)  (629 270)  (629 270)  Enable bit of Mux _logic_cluster/lcb1_7 => lc_trk_g2_4 wire_logic_cluster/lc_7/in_1
 (30 14)  (630 270)  (630 270)  routing T_12_16.lc_trk_g2_4 <X> T_12_16.wire_logic_cluster/lc_7/in_1
 (32 14)  (632 270)  (632 270)  Enable bit of Mux _logic_cluster/lcb3_7 => lc_trk_g2_0 wire_logic_cluster/lc_7/in_3
 (33 14)  (633 270)  (633 270)  routing T_12_16.lc_trk_g2_0 <X> T_12_16.wire_logic_cluster/lc_7/in_3
 (36 14)  (636 270)  (636 270)  LC_7 Logic Functioning bit
 (37 14)  (637 270)  (637 270)  LC_7 Logic Functioning bit
 (39 14)  (639 270)  (639 270)  LC_7 Logic Functioning bit
 (40 14)  (640 270)  (640 270)  LC_7 Logic Functioning bit
 (42 14)  (642 270)  (642 270)  LC_7 Logic Functioning bit
 (43 14)  (643 270)  (643 270)  LC_7 Logic Functioning bit
 (50 14)  (650 270)  (650 270)  Cascade bit: LH_LC07_inmux02_5

 (22 15)  (622 271)  (622 271)  Enable bit of Mux _local_links/g3_mux_6 => sp4_r_v_b_46 lc_trk_g3_6
 (25 15)  (625 271)  (625 271)  routing T_12_16.sp4_r_v_b_46 <X> T_12_16.lc_trk_g3_6
 (28 15)  (628 271)  (628 271)  routing T_12_16.lc_trk_g2_5 <X> T_12_16.wire_logic_cluster/lc_7/in_0
 (29 15)  (629 271)  (629 271)  Enable bit of Mux _logic_cluster/lcb0_7 => lc_trk_g2_5 wire_logic_cluster/lc_7/in_0
 (36 15)  (636 271)  (636 271)  LC_7 Logic Functioning bit
 (37 15)  (637 271)  (637 271)  LC_7 Logic Functioning bit
 (39 15)  (639 271)  (639 271)  LC_7 Logic Functioning bit
 (40 15)  (640 271)  (640 271)  LC_7 Logic Functioning bit
 (41 15)  (641 271)  (641 271)  LC_7 Logic Functioning bit
 (42 15)  (642 271)  (642 271)  LC_7 Logic Functioning bit
 (43 15)  (643 271)  (643 271)  LC_7 Logic Functioning bit


LogicTile_13_16

 (0 2)  (654 258)  (654 258)  routing T_13_16.glb_netwk_6 <X> T_13_16.wire_logic_cluster/lc_7/clk
 (1 2)  (655 258)  (655 258)  routing T_13_16.glb_netwk_6 <X> T_13_16.wire_logic_cluster/lc_7/clk
 (2 2)  (656 258)  (656 258)  Enable bit of Mux _global_links/clk_mux => glb_netwk_6 wire_logic_cluster/lc_7/clk
 (17 2)  (671 258)  (671 258)  Enable bit of Mux _local_links/g0_mux_5 => glb2local_1 lc_trk_g0_5
 (22 2)  (676 258)  (676 258)  Enable bit of Mux _local_links/g0_mux_7 => sp12_h_l_12 lc_trk_g0_7
 (23 2)  (677 258)  (677 258)  routing T_13_16.sp12_h_l_12 <X> T_13_16.lc_trk_g0_7
 (25 2)  (679 258)  (679 258)  routing T_13_16.wire_logic_cluster/lc_6/out <X> T_13_16.lc_trk_g0_6
 (26 2)  (680 258)  (680 258)  routing T_13_16.lc_trk_g3_4 <X> T_13_16.wire_logic_cluster/lc_1/in_0
 (28 2)  (682 258)  (682 258)  routing T_13_16.lc_trk_g2_2 <X> T_13_16.wire_logic_cluster/lc_1/in_1
 (29 2)  (683 258)  (683 258)  Enable bit of Mux _logic_cluster/lcb1_1 => lc_trk_g2_2 wire_logic_cluster/lc_1/in_1
 (31 2)  (685 258)  (685 258)  routing T_13_16.lc_trk_g3_7 <X> T_13_16.wire_logic_cluster/lc_1/in_3
 (32 2)  (686 258)  (686 258)  Enable bit of Mux _logic_cluster/lcb3_1 => lc_trk_g3_7 wire_logic_cluster/lc_1/in_3
 (33 2)  (687 258)  (687 258)  routing T_13_16.lc_trk_g3_7 <X> T_13_16.wire_logic_cluster/lc_1/in_3
 (34 2)  (688 258)  (688 258)  routing T_13_16.lc_trk_g3_7 <X> T_13_16.wire_logic_cluster/lc_1/in_3
 (36 2)  (690 258)  (690 258)  LC_1 Logic Functioning bit
 (37 2)  (691 258)  (691 258)  LC_1 Logic Functioning bit
 (40 2)  (694 258)  (694 258)  LC_1 Logic Functioning bit
 (42 2)  (696 258)  (696 258)  LC_1 Logic Functioning bit
 (43 2)  (697 258)  (697 258)  LC_1 Logic Functioning bit
 (22 3)  (676 259)  (676 259)  Enable bit of Mux _local_links/g0_mux_6 => wire_logic_cluster/lc_6/out lc_trk_g0_6
 (27 3)  (681 259)  (681 259)  routing T_13_16.lc_trk_g3_4 <X> T_13_16.wire_logic_cluster/lc_1/in_0
 (28 3)  (682 259)  (682 259)  routing T_13_16.lc_trk_g3_4 <X> T_13_16.wire_logic_cluster/lc_1/in_0
 (29 3)  (683 259)  (683 259)  Enable bit of Mux _logic_cluster/lcb0_1 => lc_trk_g3_4 wire_logic_cluster/lc_1/in_0
 (30 3)  (684 259)  (684 259)  routing T_13_16.lc_trk_g2_2 <X> T_13_16.wire_logic_cluster/lc_1/in_1
 (31 3)  (685 259)  (685 259)  routing T_13_16.lc_trk_g3_7 <X> T_13_16.wire_logic_cluster/lc_1/in_3
 (32 3)  (686 259)  (686 259)  Enable bit of Mux _logic_cluster/lcb2_1 => lc_trk_g3_0 input_2_1
 (33 3)  (687 259)  (687 259)  routing T_13_16.lc_trk_g3_0 <X> T_13_16.input_2_1
 (34 3)  (688 259)  (688 259)  routing T_13_16.lc_trk_g3_0 <X> T_13_16.input_2_1
 (36 3)  (690 259)  (690 259)  LC_1 Logic Functioning bit
 (37 3)  (691 259)  (691 259)  LC_1 Logic Functioning bit
 (42 3)  (696 259)  (696 259)  LC_1 Logic Functioning bit
 (43 3)  (697 259)  (697 259)  LC_1 Logic Functioning bit
 (25 4)  (679 260)  (679 260)  routing T_13_16.wire_logic_cluster/lc_2/out <X> T_13_16.lc_trk_g1_2
 (28 4)  (682 260)  (682 260)  routing T_13_16.lc_trk_g2_7 <X> T_13_16.wire_logic_cluster/lc_2/in_1
 (29 4)  (683 260)  (683 260)  Enable bit of Mux _logic_cluster/lcb1_2 => lc_trk_g2_7 wire_logic_cluster/lc_2/in_1
 (30 4)  (684 260)  (684 260)  routing T_13_16.lc_trk_g2_7 <X> T_13_16.wire_logic_cluster/lc_2/in_1
 (32 4)  (686 260)  (686 260)  Enable bit of Mux _logic_cluster/lcb3_2 => lc_trk_g3_2 wire_logic_cluster/lc_2/in_3
 (33 4)  (687 260)  (687 260)  routing T_13_16.lc_trk_g3_2 <X> T_13_16.wire_logic_cluster/lc_2/in_3
 (34 4)  (688 260)  (688 260)  routing T_13_16.lc_trk_g3_2 <X> T_13_16.wire_logic_cluster/lc_2/in_3
 (36 4)  (690 260)  (690 260)  LC_2 Logic Functioning bit
 (37 4)  (691 260)  (691 260)  LC_2 Logic Functioning bit
 (38 4)  (692 260)  (692 260)  LC_2 Logic Functioning bit
 (39 4)  (693 260)  (693 260)  LC_2 Logic Functioning bit
 (40 4)  (694 260)  (694 260)  LC_2 Logic Functioning bit
 (41 4)  (695 260)  (695 260)  LC_2 Logic Functioning bit
 (42 4)  (696 260)  (696 260)  LC_2 Logic Functioning bit
 (43 4)  (697 260)  (697 260)  LC_2 Logic Functioning bit
 (50 4)  (704 260)  (704 260)  Cascade bit: LH_LC02_inmux02_5

 (22 5)  (676 261)  (676 261)  Enable bit of Mux _local_links/g1_mux_2 => wire_logic_cluster/lc_2/out lc_trk_g1_2
 (26 5)  (680 261)  (680 261)  routing T_13_16.lc_trk_g3_3 <X> T_13_16.wire_logic_cluster/lc_2/in_0
 (27 5)  (681 261)  (681 261)  routing T_13_16.lc_trk_g3_3 <X> T_13_16.wire_logic_cluster/lc_2/in_0
 (28 5)  (682 261)  (682 261)  routing T_13_16.lc_trk_g3_3 <X> T_13_16.wire_logic_cluster/lc_2/in_0
 (29 5)  (683 261)  (683 261)  Enable bit of Mux _logic_cluster/lcb0_2 => lc_trk_g3_3 wire_logic_cluster/lc_2/in_0
 (30 5)  (684 261)  (684 261)  routing T_13_16.lc_trk_g2_7 <X> T_13_16.wire_logic_cluster/lc_2/in_1
 (31 5)  (685 261)  (685 261)  routing T_13_16.lc_trk_g3_2 <X> T_13_16.wire_logic_cluster/lc_2/in_3
 (36 5)  (690 261)  (690 261)  LC_2 Logic Functioning bit
 (37 5)  (691 261)  (691 261)  LC_2 Logic Functioning bit
 (38 5)  (692 261)  (692 261)  LC_2 Logic Functioning bit
 (39 5)  (693 261)  (693 261)  LC_2 Logic Functioning bit
 (40 5)  (694 261)  (694 261)  LC_2 Logic Functioning bit
 (42 5)  (696 261)  (696 261)  LC_2 Logic Functioning bit
 (43 5)  (697 261)  (697 261)  LC_2 Logic Functioning bit
 (26 6)  (680 262)  (680 262)  routing T_13_16.lc_trk_g0_5 <X> T_13_16.wire_logic_cluster/lc_3/in_0
 (36 6)  (690 262)  (690 262)  LC_3 Logic Functioning bit
 (37 6)  (691 262)  (691 262)  LC_3 Logic Functioning bit
 (38 6)  (692 262)  (692 262)  LC_3 Logic Functioning bit
 (41 6)  (695 262)  (695 262)  LC_3 Logic Functioning bit
 (42 6)  (696 262)  (696 262)  LC_3 Logic Functioning bit
 (43 6)  (697 262)  (697 262)  LC_3 Logic Functioning bit
 (50 6)  (704 262)  (704 262)  Cascade bit: LH_LC03_inmux02_5

 (29 7)  (683 263)  (683 263)  Enable bit of Mux _logic_cluster/lcb0_3 => lc_trk_g0_5 wire_logic_cluster/lc_3/in_0
 (36 7)  (690 263)  (690 263)  LC_3 Logic Functioning bit
 (37 7)  (691 263)  (691 263)  LC_3 Logic Functioning bit
 (39 7)  (693 263)  (693 263)  LC_3 Logic Functioning bit
 (40 7)  (694 263)  (694 263)  LC_3 Logic Functioning bit
 (42 7)  (696 263)  (696 263)  LC_3 Logic Functioning bit
 (43 7)  (697 263)  (697 263)  LC_3 Logic Functioning bit
 (1 8)  (655 264)  (655 264)  Enable bit of Mux _local_links/global_mux_1 => glb_netwk_4 glb2local_1
 (15 8)  (669 264)  (669 264)  routing T_13_16.sp4_v_t_28 <X> T_13_16.lc_trk_g2_1
 (16 8)  (670 264)  (670 264)  routing T_13_16.sp4_v_t_28 <X> T_13_16.lc_trk_g2_1
 (17 8)  (671 264)  (671 264)  Enable bit of Mux _local_links/g2_mux_1 => sp4_v_t_28 lc_trk_g2_1
 (1 9)  (655 265)  (655 265)  routing T_13_16.glb_netwk_4 <X> T_13_16.glb2local_1
 (22 9)  (676 265)  (676 265)  Enable bit of Mux _local_links/g2_mux_2 => sp12_v_t_9 lc_trk_g2_2
 (23 9)  (677 265)  (677 265)  routing T_13_16.sp12_v_t_9 <X> T_13_16.lc_trk_g2_2
 (14 10)  (668 266)  (668 266)  routing T_13_16.rgt_op_4 <X> T_13_16.lc_trk_g2_4
 (17 10)  (671 266)  (671 266)  Enable bit of Mux _local_links/g2_mux_5 => sp4_r_v_b_13 lc_trk_g2_5
 (21 10)  (675 266)  (675 266)  routing T_13_16.wire_logic_cluster/lc_7/out <X> T_13_16.lc_trk_g2_7
 (22 10)  (676 266)  (676 266)  Enable bit of Mux _local_links/g2_mux_7 => wire_logic_cluster/lc_7/out lc_trk_g2_7
 (26 10)  (680 266)  (680 266)  routing T_13_16.lc_trk_g0_7 <X> T_13_16.wire_logic_cluster/lc_5/in_0
 (27 10)  (681 266)  (681 266)  routing T_13_16.lc_trk_g3_5 <X> T_13_16.wire_logic_cluster/lc_5/in_1
 (28 10)  (682 266)  (682 266)  routing T_13_16.lc_trk_g3_5 <X> T_13_16.wire_logic_cluster/lc_5/in_1
 (29 10)  (683 266)  (683 266)  Enable bit of Mux _logic_cluster/lcb1_5 => lc_trk_g3_5 wire_logic_cluster/lc_5/in_1
 (30 10)  (684 266)  (684 266)  routing T_13_16.lc_trk_g3_5 <X> T_13_16.wire_logic_cluster/lc_5/in_1
 (31 10)  (685 266)  (685 266)  routing T_13_16.lc_trk_g2_4 <X> T_13_16.wire_logic_cluster/lc_5/in_3
 (32 10)  (686 266)  (686 266)  Enable bit of Mux _logic_cluster/lcb3_5 => lc_trk_g2_4 wire_logic_cluster/lc_5/in_3
 (33 10)  (687 266)  (687 266)  routing T_13_16.lc_trk_g2_4 <X> T_13_16.wire_logic_cluster/lc_5/in_3
 (36 10)  (690 266)  (690 266)  LC_5 Logic Functioning bit
 (38 10)  (692 266)  (692 266)  LC_5 Logic Functioning bit
 (41 10)  (695 266)  (695 266)  LC_5 Logic Functioning bit
 (43 10)  (697 266)  (697 266)  LC_5 Logic Functioning bit
 (45 10)  (699 266)  (699 266)  LC_5 Logic Functioning bit
 (15 11)  (669 267)  (669 267)  routing T_13_16.rgt_op_4 <X> T_13_16.lc_trk_g2_4
 (17 11)  (671 267)  (671 267)  Enable bit of Mux _local_links/g2_mux_4 => rgt_op_4 lc_trk_g2_4
 (22 11)  (676 267)  (676 267)  Enable bit of Mux _local_links/g2_mux_6 => tnl_op_6 lc_trk_g2_6
 (24 11)  (678 267)  (678 267)  routing T_13_16.tnl_op_6 <X> T_13_16.lc_trk_g2_6
 (25 11)  (679 267)  (679 267)  routing T_13_16.tnl_op_6 <X> T_13_16.lc_trk_g2_6
 (26 11)  (680 267)  (680 267)  routing T_13_16.lc_trk_g0_7 <X> T_13_16.wire_logic_cluster/lc_5/in_0
 (29 11)  (683 267)  (683 267)  Enable bit of Mux _logic_cluster/lcb0_5 => lc_trk_g0_7 wire_logic_cluster/lc_5/in_0
 (37 11)  (691 267)  (691 267)  LC_5 Logic Functioning bit
 (39 11)  (693 267)  (693 267)  LC_5 Logic Functioning bit
 (41 11)  (695 267)  (695 267)  LC_5 Logic Functioning bit
 (43 11)  (697 267)  (697 267)  LC_5 Logic Functioning bit
 (15 12)  (669 268)  (669 268)  routing T_13_16.tnl_op_1 <X> T_13_16.lc_trk_g3_1
 (17 12)  (671 268)  (671 268)  Enable bit of Mux _local_links/g3_mux_1 => tnl_op_1 lc_trk_g3_1
 (22 12)  (676 268)  (676 268)  Enable bit of Mux _local_links/g3_mux_3 => sp12_v_b_11 lc_trk_g3_3
 (23 12)  (677 268)  (677 268)  routing T_13_16.sp12_v_b_11 <X> T_13_16.lc_trk_g3_3
 (26 12)  (680 268)  (680 268)  routing T_13_16.lc_trk_g2_6 <X> T_13_16.wire_logic_cluster/lc_6/in_0
 (27 12)  (681 268)  (681 268)  routing T_13_16.lc_trk_g1_2 <X> T_13_16.wire_logic_cluster/lc_6/in_1
 (29 12)  (683 268)  (683 268)  Enable bit of Mux _logic_cluster/lcb1_6 => lc_trk_g1_2 wire_logic_cluster/lc_6/in_1
 (31 12)  (685 268)  (685 268)  routing T_13_16.lc_trk_g2_5 <X> T_13_16.wire_logic_cluster/lc_6/in_3
 (32 12)  (686 268)  (686 268)  Enable bit of Mux _logic_cluster/lcb3_6 => lc_trk_g2_5 wire_logic_cluster/lc_6/in_3
 (33 12)  (687 268)  (687 268)  routing T_13_16.lc_trk_g2_5 <X> T_13_16.wire_logic_cluster/lc_6/in_3
 (35 12)  (689 268)  (689 268)  routing T_13_16.lc_trk_g0_6 <X> T_13_16.input_2_6
 (36 12)  (690 268)  (690 268)  LC_6 Logic Functioning bit
 (37 12)  (691 268)  (691 268)  LC_6 Logic Functioning bit
 (38 12)  (692 268)  (692 268)  LC_6 Logic Functioning bit
 (41 12)  (695 268)  (695 268)  LC_6 Logic Functioning bit
 (42 12)  (696 268)  (696 268)  LC_6 Logic Functioning bit
 (43 12)  (697 268)  (697 268)  LC_6 Logic Functioning bit
 (45 12)  (699 268)  (699 268)  LC_6 Logic Functioning bit
 (52 12)  (706 268)  (706 268)  Enable bit of Mux _out_links/OutMux3_6 => wire_logic_cluster/lc_6/out sp12_v_b_12
 (14 13)  (668 269)  (668 269)  routing T_13_16.tnl_op_0 <X> T_13_16.lc_trk_g3_0
 (15 13)  (669 269)  (669 269)  routing T_13_16.tnl_op_0 <X> T_13_16.lc_trk_g3_0
 (17 13)  (671 269)  (671 269)  Enable bit of Mux _local_links/g3_mux_0 => tnl_op_0 lc_trk_g3_0
 (18 13)  (672 269)  (672 269)  routing T_13_16.tnl_op_1 <X> T_13_16.lc_trk_g3_1
 (22 13)  (676 269)  (676 269)  Enable bit of Mux _local_links/g3_mux_2 => tnl_op_2 lc_trk_g3_2
 (24 13)  (678 269)  (678 269)  routing T_13_16.tnl_op_2 <X> T_13_16.lc_trk_g3_2
 (25 13)  (679 269)  (679 269)  routing T_13_16.tnl_op_2 <X> T_13_16.lc_trk_g3_2
 (26 13)  (680 269)  (680 269)  routing T_13_16.lc_trk_g2_6 <X> T_13_16.wire_logic_cluster/lc_6/in_0
 (28 13)  (682 269)  (682 269)  routing T_13_16.lc_trk_g2_6 <X> T_13_16.wire_logic_cluster/lc_6/in_0
 (29 13)  (683 269)  (683 269)  Enable bit of Mux _logic_cluster/lcb0_6 => lc_trk_g2_6 wire_logic_cluster/lc_6/in_0
 (30 13)  (684 269)  (684 269)  routing T_13_16.lc_trk_g1_2 <X> T_13_16.wire_logic_cluster/lc_6/in_1
 (32 13)  (686 269)  (686 269)  Enable bit of Mux _logic_cluster/lcb2_6 => lc_trk_g0_6 input_2_6
 (35 13)  (689 269)  (689 269)  routing T_13_16.lc_trk_g0_6 <X> T_13_16.input_2_6
 (36 13)  (690 269)  (690 269)  LC_6 Logic Functioning bit
 (37 13)  (691 269)  (691 269)  LC_6 Logic Functioning bit
 (38 13)  (692 269)  (692 269)  LC_6 Logic Functioning bit
 (42 13)  (696 269)  (696 269)  LC_6 Logic Functioning bit
 (44 13)  (698 269)  (698 269)  LC_6 Logic Functioning bit
 (48 13)  (702 269)  (702 269)  Enable bit of Mux _out_links/OutMux0_6 => wire_logic_cluster/lc_6/out sp4_v_t_1
 (51 13)  (705 269)  (705 269)  Enable bit of Mux _out_links/OutMux1_6 => wire_logic_cluster/lc_6/out sp4_v_t_17
 (0 14)  (654 270)  (654 270)  routing T_13_16.glb_netwk_4 <X> T_13_16.wire_logic_cluster/lc_7/s_r
 (1 14)  (655 270)  (655 270)  Enable bit of Mux _global_links/set_rst_mux => glb_netwk_4 wire_logic_cluster/lc_7/s_r
 (17 14)  (671 270)  (671 270)  Enable bit of Mux _local_links/g3_mux_5 => wire_logic_cluster/lc_5/out lc_trk_g3_5
 (18 14)  (672 270)  (672 270)  routing T_13_16.wire_logic_cluster/lc_5/out <X> T_13_16.lc_trk_g3_5
 (22 14)  (676 270)  (676 270)  Enable bit of Mux _local_links/g3_mux_7 => tnl_op_7 lc_trk_g3_7
 (24 14)  (678 270)  (678 270)  routing T_13_16.tnl_op_7 <X> T_13_16.lc_trk_g3_7
 (27 14)  (681 270)  (681 270)  routing T_13_16.lc_trk_g3_1 <X> T_13_16.wire_logic_cluster/lc_7/in_1
 (28 14)  (682 270)  (682 270)  routing T_13_16.lc_trk_g3_1 <X> T_13_16.wire_logic_cluster/lc_7/in_1
 (29 14)  (683 270)  (683 270)  Enable bit of Mux _logic_cluster/lcb1_7 => lc_trk_g3_1 wire_logic_cluster/lc_7/in_1
 (31 14)  (685 270)  (685 270)  routing T_13_16.lc_trk_g3_7 <X> T_13_16.wire_logic_cluster/lc_7/in_3
 (32 14)  (686 270)  (686 270)  Enable bit of Mux _logic_cluster/lcb3_7 => lc_trk_g3_7 wire_logic_cluster/lc_7/in_3
 (33 14)  (687 270)  (687 270)  routing T_13_16.lc_trk_g3_7 <X> T_13_16.wire_logic_cluster/lc_7/in_3
 (34 14)  (688 270)  (688 270)  routing T_13_16.lc_trk_g3_7 <X> T_13_16.wire_logic_cluster/lc_7/in_3
 (36 14)  (690 270)  (690 270)  LC_7 Logic Functioning bit
 (38 14)  (692 270)  (692 270)  LC_7 Logic Functioning bit
 (40 14)  (694 270)  (694 270)  LC_7 Logic Functioning bit
 (42 14)  (696 270)  (696 270)  LC_7 Logic Functioning bit
 (15 15)  (669 271)  (669 271)  routing T_13_16.tnr_op_4 <X> T_13_16.lc_trk_g3_4
 (17 15)  (671 271)  (671 271)  Enable bit of Mux _local_links/g3_mux_4 => tnr_op_4 lc_trk_g3_4
 (21 15)  (675 271)  (675 271)  routing T_13_16.tnl_op_7 <X> T_13_16.lc_trk_g3_7
 (28 15)  (682 271)  (682 271)  routing T_13_16.lc_trk_g2_1 <X> T_13_16.wire_logic_cluster/lc_7/in_0
 (29 15)  (683 271)  (683 271)  Enable bit of Mux _logic_cluster/lcb0_7 => lc_trk_g2_1 wire_logic_cluster/lc_7/in_0
 (31 15)  (685 271)  (685 271)  routing T_13_16.lc_trk_g3_7 <X> T_13_16.wire_logic_cluster/lc_7/in_3
 (37 15)  (691 271)  (691 271)  LC_7 Logic Functioning bit
 (39 15)  (693 271)  (693 271)  LC_7 Logic Functioning bit
 (40 15)  (694 271)  (694 271)  LC_7 Logic Functioning bit
 (42 15)  (696 271)  (696 271)  LC_7 Logic Functioning bit


LogicTile_14_16

 (0 2)  (708 258)  (708 258)  routing T_14_16.glb_netwk_6 <X> T_14_16.wire_logic_cluster/lc_7/clk
 (1 2)  (709 258)  (709 258)  routing T_14_16.glb_netwk_6 <X> T_14_16.wire_logic_cluster/lc_7/clk
 (2 2)  (710 258)  (710 258)  Enable bit of Mux _global_links/clk_mux => glb_netwk_6 wire_logic_cluster/lc_7/clk
 (22 2)  (730 258)  (730 258)  Enable bit of Mux _local_links/g0_mux_7 => top_op_7 lc_trk_g0_7
 (24 2)  (732 258)  (732 258)  routing T_14_16.top_op_7 <X> T_14_16.lc_trk_g0_7
 (25 2)  (733 258)  (733 258)  routing T_14_16.lft_op_6 <X> T_14_16.lc_trk_g0_6
 (26 2)  (734 258)  (734 258)  routing T_14_16.lc_trk_g2_7 <X> T_14_16.wire_logic_cluster/lc_1/in_0
 (28 2)  (736 258)  (736 258)  routing T_14_16.lc_trk_g2_2 <X> T_14_16.wire_logic_cluster/lc_1/in_1
 (29 2)  (737 258)  (737 258)  Enable bit of Mux _logic_cluster/lcb1_1 => lc_trk_g2_2 wire_logic_cluster/lc_1/in_1
 (31 2)  (739 258)  (739 258)  routing T_14_16.lc_trk_g0_6 <X> T_14_16.wire_logic_cluster/lc_1/in_3
 (32 2)  (740 258)  (740 258)  Enable bit of Mux _logic_cluster/lcb3_1 => lc_trk_g0_6 wire_logic_cluster/lc_1/in_3
 (36 2)  (744 258)  (744 258)  LC_1 Logic Functioning bit
 (38 2)  (746 258)  (746 258)  LC_1 Logic Functioning bit
 (41 2)  (749 258)  (749 258)  LC_1 Logic Functioning bit
 (43 2)  (751 258)  (751 258)  LC_1 Logic Functioning bit
 (14 3)  (722 259)  (722 259)  routing T_14_16.sp4_r_v_b_28 <X> T_14_16.lc_trk_g0_4
 (17 3)  (725 259)  (725 259)  Enable bit of Mux _local_links/g0_mux_4 => sp4_r_v_b_28 lc_trk_g0_4
 (21 3)  (729 259)  (729 259)  routing T_14_16.top_op_7 <X> T_14_16.lc_trk_g0_7
 (22 3)  (730 259)  (730 259)  Enable bit of Mux _local_links/g0_mux_6 => lft_op_6 lc_trk_g0_6
 (24 3)  (732 259)  (732 259)  routing T_14_16.lft_op_6 <X> T_14_16.lc_trk_g0_6
 (26 3)  (734 259)  (734 259)  routing T_14_16.lc_trk_g2_7 <X> T_14_16.wire_logic_cluster/lc_1/in_0
 (28 3)  (736 259)  (736 259)  routing T_14_16.lc_trk_g2_7 <X> T_14_16.wire_logic_cluster/lc_1/in_0
 (29 3)  (737 259)  (737 259)  Enable bit of Mux _logic_cluster/lcb0_1 => lc_trk_g2_7 wire_logic_cluster/lc_1/in_0
 (30 3)  (738 259)  (738 259)  routing T_14_16.lc_trk_g2_2 <X> T_14_16.wire_logic_cluster/lc_1/in_1
 (31 3)  (739 259)  (739 259)  routing T_14_16.lc_trk_g0_6 <X> T_14_16.wire_logic_cluster/lc_1/in_3
 (37 3)  (745 259)  (745 259)  LC_1 Logic Functioning bit
 (39 3)  (747 259)  (747 259)  LC_1 Logic Functioning bit
 (41 3)  (749 259)  (749 259)  LC_1 Logic Functioning bit
 (43 3)  (751 259)  (751 259)  LC_1 Logic Functioning bit
 (48 3)  (756 259)  (756 259)  Enable bit of Mux _out_links/OutMux1_1 => wire_logic_cluster/lc_1/out sp4_v_b_18
 (27 4)  (735 260)  (735 260)  routing T_14_16.lc_trk_g3_4 <X> T_14_16.wire_logic_cluster/lc_2/in_1
 (28 4)  (736 260)  (736 260)  routing T_14_16.lc_trk_g3_4 <X> T_14_16.wire_logic_cluster/lc_2/in_1
 (29 4)  (737 260)  (737 260)  Enable bit of Mux _logic_cluster/lcb1_2 => lc_trk_g3_4 wire_logic_cluster/lc_2/in_1
 (30 4)  (738 260)  (738 260)  routing T_14_16.lc_trk_g3_4 <X> T_14_16.wire_logic_cluster/lc_2/in_1
 (31 4)  (739 260)  (739 260)  routing T_14_16.lc_trk_g1_4 <X> T_14_16.wire_logic_cluster/lc_2/in_3
 (32 4)  (740 260)  (740 260)  Enable bit of Mux _logic_cluster/lcb3_2 => lc_trk_g1_4 wire_logic_cluster/lc_2/in_3
 (34 4)  (742 260)  (742 260)  routing T_14_16.lc_trk_g1_4 <X> T_14_16.wire_logic_cluster/lc_2/in_3
 (36 4)  (744 260)  (744 260)  LC_2 Logic Functioning bit
 (38 4)  (746 260)  (746 260)  LC_2 Logic Functioning bit
 (41 4)  (749 260)  (749 260)  LC_2 Logic Functioning bit
 (43 4)  (751 260)  (751 260)  LC_2 Logic Functioning bit
 (45 4)  (753 260)  (753 260)  LC_2 Logic Functioning bit
 (26 5)  (734 261)  (734 261)  routing T_14_16.lc_trk_g2_2 <X> T_14_16.wire_logic_cluster/lc_2/in_0
 (28 5)  (736 261)  (736 261)  routing T_14_16.lc_trk_g2_2 <X> T_14_16.wire_logic_cluster/lc_2/in_0
 (29 5)  (737 261)  (737 261)  Enable bit of Mux _logic_cluster/lcb0_2 => lc_trk_g2_2 wire_logic_cluster/lc_2/in_0
 (36 5)  (744 261)  (744 261)  LC_2 Logic Functioning bit
 (38 5)  (746 261)  (746 261)  LC_2 Logic Functioning bit
 (40 5)  (748 261)  (748 261)  LC_2 Logic Functioning bit
 (42 5)  (750 261)  (750 261)  LC_2 Logic Functioning bit
 (14 6)  (722 262)  (722 262)  routing T_14_16.wire_logic_cluster/lc_4/out <X> T_14_16.lc_trk_g1_4
 (17 6)  (725 262)  (725 262)  Enable bit of Mux _local_links/g1_mux_5 => wire_logic_cluster/lc_5/out lc_trk_g1_5
 (18 6)  (726 262)  (726 262)  routing T_14_16.wire_logic_cluster/lc_5/out <X> T_14_16.lc_trk_g1_5
 (21 6)  (729 262)  (729 262)  routing T_14_16.wire_logic_cluster/lc_7/out <X> T_14_16.lc_trk_g1_7
 (22 6)  (730 262)  (730 262)  Enable bit of Mux _local_links/g1_mux_7 => wire_logic_cluster/lc_7/out lc_trk_g1_7
 (17 7)  (725 263)  (725 263)  Enable bit of Mux _local_links/g1_mux_4 => wire_logic_cluster/lc_4/out lc_trk_g1_4
 (14 8)  (722 264)  (722 264)  routing T_14_16.sp4_v_t_21 <X> T_14_16.lc_trk_g2_0
 (25 8)  (733 264)  (733 264)  routing T_14_16.wire_logic_cluster/lc_2/out <X> T_14_16.lc_trk_g2_2
 (29 8)  (737 264)  (737 264)  Enable bit of Mux _logic_cluster/lcb1_4 => lc_trk_g0_7 wire_logic_cluster/lc_4/in_1
 (30 8)  (738 264)  (738 264)  routing T_14_16.lc_trk_g0_7 <X> T_14_16.wire_logic_cluster/lc_4/in_1
 (32 8)  (740 264)  (740 264)  Enable bit of Mux _logic_cluster/lcb3_4 => lc_trk_g3_2 wire_logic_cluster/lc_4/in_3
 (33 8)  (741 264)  (741 264)  routing T_14_16.lc_trk_g3_2 <X> T_14_16.wire_logic_cluster/lc_4/in_3
 (34 8)  (742 264)  (742 264)  routing T_14_16.lc_trk_g3_2 <X> T_14_16.wire_logic_cluster/lc_4/in_3
 (35 8)  (743 264)  (743 264)  routing T_14_16.lc_trk_g2_6 <X> T_14_16.input_2_4
 (38 8)  (746 264)  (746 264)  LC_4 Logic Functioning bit
 (14 9)  (722 265)  (722 265)  routing T_14_16.sp4_v_t_21 <X> T_14_16.lc_trk_g2_0
 (16 9)  (724 265)  (724 265)  routing T_14_16.sp4_v_t_21 <X> T_14_16.lc_trk_g2_0
 (17 9)  (725 265)  (725 265)  Enable bit of Mux _local_links/g2_mux_0 => sp4_v_t_21 lc_trk_g2_0
 (22 9)  (730 265)  (730 265)  Enable bit of Mux _local_links/g2_mux_2 => wire_logic_cluster/lc_2/out lc_trk_g2_2
 (28 9)  (736 265)  (736 265)  routing T_14_16.lc_trk_g2_0 <X> T_14_16.wire_logic_cluster/lc_4/in_0
 (29 9)  (737 265)  (737 265)  Enable bit of Mux _logic_cluster/lcb0_4 => lc_trk_g2_0 wire_logic_cluster/lc_4/in_0
 (30 9)  (738 265)  (738 265)  routing T_14_16.lc_trk_g0_7 <X> T_14_16.wire_logic_cluster/lc_4/in_1
 (31 9)  (739 265)  (739 265)  routing T_14_16.lc_trk_g3_2 <X> T_14_16.wire_logic_cluster/lc_4/in_3
 (32 9)  (740 265)  (740 265)  Enable bit of Mux _logic_cluster/lcb2_4 => lc_trk_g2_6 input_2_4
 (33 9)  (741 265)  (741 265)  routing T_14_16.lc_trk_g2_6 <X> T_14_16.input_2_4
 (35 9)  (743 265)  (743 265)  routing T_14_16.lc_trk_g2_6 <X> T_14_16.input_2_4
 (51 9)  (759 265)  (759 265)  Enable bit of Mux _out_links/OutMux1_4 => wire_logic_cluster/lc_4/out sp4_v_b_24
 (22 10)  (730 266)  (730 266)  Enable bit of Mux _local_links/g2_mux_7 => sp12_v_t_12 lc_trk_g2_7
 (23 10)  (731 266)  (731 266)  routing T_14_16.sp12_v_t_12 <X> T_14_16.lc_trk_g2_7
 (25 10)  (733 266)  (733 266)  routing T_14_16.sp4_h_r_38 <X> T_14_16.lc_trk_g2_6
 (27 10)  (735 266)  (735 266)  routing T_14_16.lc_trk_g3_3 <X> T_14_16.wire_logic_cluster/lc_5/in_1
 (28 10)  (736 266)  (736 266)  routing T_14_16.lc_trk_g3_3 <X> T_14_16.wire_logic_cluster/lc_5/in_1
 (29 10)  (737 266)  (737 266)  Enable bit of Mux _logic_cluster/lcb1_5 => lc_trk_g3_3 wire_logic_cluster/lc_5/in_1
 (31 10)  (739 266)  (739 266)  routing T_14_16.lc_trk_g1_5 <X> T_14_16.wire_logic_cluster/lc_5/in_3
 (32 10)  (740 266)  (740 266)  Enable bit of Mux _logic_cluster/lcb3_5 => lc_trk_g1_5 wire_logic_cluster/lc_5/in_3
 (34 10)  (742 266)  (742 266)  routing T_14_16.lc_trk_g1_5 <X> T_14_16.wire_logic_cluster/lc_5/in_3
 (36 10)  (744 266)  (744 266)  LC_5 Logic Functioning bit
 (38 10)  (746 266)  (746 266)  LC_5 Logic Functioning bit
 (39 10)  (747 266)  (747 266)  LC_5 Logic Functioning bit
 (43 10)  (751 266)  (751 266)  LC_5 Logic Functioning bit
 (45 10)  (753 266)  (753 266)  LC_5 Logic Functioning bit
 (50 10)  (758 266)  (758 266)  Cascade bit: LH_LC05_inmux02_5

 (14 11)  (722 267)  (722 267)  routing T_14_16.sp4_h_l_17 <X> T_14_16.lc_trk_g2_4
 (15 11)  (723 267)  (723 267)  routing T_14_16.sp4_h_l_17 <X> T_14_16.lc_trk_g2_4
 (16 11)  (724 267)  (724 267)  routing T_14_16.sp4_h_l_17 <X> T_14_16.lc_trk_g2_4
 (17 11)  (725 267)  (725 267)  Enable bit of Mux _local_links/g2_mux_4 => sp4_h_l_17 lc_trk_g2_4
 (22 11)  (730 267)  (730 267)  Enable bit of Mux _local_links/g2_mux_6 => sp4_h_r_38 lc_trk_g2_6
 (23 11)  (731 267)  (731 267)  routing T_14_16.sp4_h_r_38 <X> T_14_16.lc_trk_g2_6
 (24 11)  (732 267)  (732 267)  routing T_14_16.sp4_h_r_38 <X> T_14_16.lc_trk_g2_6
 (30 11)  (738 267)  (738 267)  routing T_14_16.lc_trk_g3_3 <X> T_14_16.wire_logic_cluster/lc_5/in_1
 (36 11)  (744 267)  (744 267)  LC_5 Logic Functioning bit
 (38 11)  (746 267)  (746 267)  LC_5 Logic Functioning bit
 (39 11)  (747 267)  (747 267)  LC_5 Logic Functioning bit
 (43 11)  (751 267)  (751 267)  LC_5 Logic Functioning bit
 (46 11)  (754 267)  (754 267)  Enable bit of Mux _out_links/OutMux6_5 => wire_logic_cluster/lc_5/out sp4_h_r_10
 (22 12)  (730 268)  (730 268)  Enable bit of Mux _local_links/g3_mux_3 => sp12_v_b_19 lc_trk_g3_3
 (23 12)  (731 268)  (731 268)  routing T_14_16.sp12_v_b_19 <X> T_14_16.lc_trk_g3_3
 (26 12)  (734 268)  (734 268)  routing T_14_16.lc_trk_g2_4 <X> T_14_16.wire_logic_cluster/lc_6/in_0
 (27 12)  (735 268)  (735 268)  routing T_14_16.lc_trk_g3_0 <X> T_14_16.wire_logic_cluster/lc_6/in_1
 (28 12)  (736 268)  (736 268)  routing T_14_16.lc_trk_g3_0 <X> T_14_16.wire_logic_cluster/lc_6/in_1
 (29 12)  (737 268)  (737 268)  Enable bit of Mux _logic_cluster/lcb1_6 => lc_trk_g3_0 wire_logic_cluster/lc_6/in_1
 (31 12)  (739 268)  (739 268)  routing T_14_16.lc_trk_g1_4 <X> T_14_16.wire_logic_cluster/lc_6/in_3
 (32 12)  (740 268)  (740 268)  Enable bit of Mux _logic_cluster/lcb3_6 => lc_trk_g1_4 wire_logic_cluster/lc_6/in_3
 (34 12)  (742 268)  (742 268)  routing T_14_16.lc_trk_g1_4 <X> T_14_16.wire_logic_cluster/lc_6/in_3
 (36 12)  (744 268)  (744 268)  LC_6 Logic Functioning bit
 (38 12)  (746 268)  (746 268)  LC_6 Logic Functioning bit
 (41 12)  (749 268)  (749 268)  LC_6 Logic Functioning bit
 (43 12)  (751 268)  (751 268)  LC_6 Logic Functioning bit
 (45 12)  (753 268)  (753 268)  LC_6 Logic Functioning bit
 (46 12)  (754 268)  (754 268)  Enable bit of Mux _out_links/OutMux7_6 => wire_logic_cluster/lc_6/out sp4_h_l_17
 (16 13)  (724 269)  (724 269)  routing T_14_16.sp12_v_b_8 <X> T_14_16.lc_trk_g3_0
 (17 13)  (725 269)  (725 269)  Enable bit of Mux _local_links/g3_mux_0 => sp12_v_b_8 lc_trk_g3_0
 (21 13)  (729 269)  (729 269)  routing T_14_16.sp12_v_b_19 <X> T_14_16.lc_trk_g3_3
 (22 13)  (730 269)  (730 269)  Enable bit of Mux _local_links/g3_mux_2 => tnl_op_2 lc_trk_g3_2
 (24 13)  (732 269)  (732 269)  routing T_14_16.tnl_op_2 <X> T_14_16.lc_trk_g3_2
 (25 13)  (733 269)  (733 269)  routing T_14_16.tnl_op_2 <X> T_14_16.lc_trk_g3_2
 (28 13)  (736 269)  (736 269)  routing T_14_16.lc_trk_g2_4 <X> T_14_16.wire_logic_cluster/lc_6/in_0
 (29 13)  (737 269)  (737 269)  Enable bit of Mux _logic_cluster/lcb0_6 => lc_trk_g2_4 wire_logic_cluster/lc_6/in_0
 (36 13)  (744 269)  (744 269)  LC_6 Logic Functioning bit
 (38 13)  (746 269)  (746 269)  LC_6 Logic Functioning bit
 (40 13)  (748 269)  (748 269)  LC_6 Logic Functioning bit
 (42 13)  (750 269)  (750 269)  LC_6 Logic Functioning bit
 (48 13)  (756 269)  (756 269)  Enable bit of Mux _out_links/OutMux0_6 => wire_logic_cluster/lc_6/out sp4_v_t_1
 (0 14)  (708 270)  (708 270)  routing T_14_16.glb_netwk_4 <X> T_14_16.wire_logic_cluster/lc_7/s_r
 (1 14)  (709 270)  (709 270)  Enable bit of Mux _global_links/set_rst_mux => glb_netwk_4 wire_logic_cluster/lc_7/s_r
 (14 14)  (722 270)  (722 270)  routing T_14_16.sp4_h_r_44 <X> T_14_16.lc_trk_g3_4
 (26 14)  (734 270)  (734 270)  routing T_14_16.lc_trk_g1_4 <X> T_14_16.wire_logic_cluster/lc_7/in_0
 (29 14)  (737 270)  (737 270)  Enable bit of Mux _logic_cluster/lcb1_7 => lc_trk_g0_4 wire_logic_cluster/lc_7/in_1
 (30 14)  (738 270)  (738 270)  routing T_14_16.lc_trk_g0_4 <X> T_14_16.wire_logic_cluster/lc_7/in_1
 (31 14)  (739 270)  (739 270)  routing T_14_16.lc_trk_g1_7 <X> T_14_16.wire_logic_cluster/lc_7/in_3
 (32 14)  (740 270)  (740 270)  Enable bit of Mux _logic_cluster/lcb3_7 => lc_trk_g1_7 wire_logic_cluster/lc_7/in_3
 (34 14)  (742 270)  (742 270)  routing T_14_16.lc_trk_g1_7 <X> T_14_16.wire_logic_cluster/lc_7/in_3
 (36 14)  (744 270)  (744 270)  LC_7 Logic Functioning bit
 (37 14)  (745 270)  (745 270)  LC_7 Logic Functioning bit
 (38 14)  (746 270)  (746 270)  LC_7 Logic Functioning bit
 (39 14)  (747 270)  (747 270)  LC_7 Logic Functioning bit
 (41 14)  (749 270)  (749 270)  LC_7 Logic Functioning bit
 (43 14)  (751 270)  (751 270)  LC_7 Logic Functioning bit
 (45 14)  (753 270)  (753 270)  LC_7 Logic Functioning bit
 (14 15)  (722 271)  (722 271)  routing T_14_16.sp4_h_r_44 <X> T_14_16.lc_trk_g3_4
 (15 15)  (723 271)  (723 271)  routing T_14_16.sp4_h_r_44 <X> T_14_16.lc_trk_g3_4
 (16 15)  (724 271)  (724 271)  routing T_14_16.sp4_h_r_44 <X> T_14_16.lc_trk_g3_4
 (17 15)  (725 271)  (725 271)  Enable bit of Mux _local_links/g3_mux_4 => sp4_h_r_44 lc_trk_g3_4
 (27 15)  (735 271)  (735 271)  routing T_14_16.lc_trk_g1_4 <X> T_14_16.wire_logic_cluster/lc_7/in_0
 (29 15)  (737 271)  (737 271)  Enable bit of Mux _logic_cluster/lcb0_7 => lc_trk_g1_4 wire_logic_cluster/lc_7/in_0
 (31 15)  (739 271)  (739 271)  routing T_14_16.lc_trk_g1_7 <X> T_14_16.wire_logic_cluster/lc_7/in_3
 (36 15)  (744 271)  (744 271)  LC_7 Logic Functioning bit
 (38 15)  (746 271)  (746 271)  LC_7 Logic Functioning bit
 (46 15)  (754 271)  (754 271)  Enable bit of Mux _out_links/OutMux6_7 => wire_logic_cluster/lc_7/out sp4_h_r_14


LogicTile_15_16

 (21 0)  (783 256)  (783 256)  routing T_15_16.bnr_op_3 <X> T_15_16.lc_trk_g0_3
 (22 0)  (784 256)  (784 256)  Enable bit of Mux _local_links/g0_mux_3 => bnr_op_3 lc_trk_g0_3
 (14 1)  (776 257)  (776 257)  routing T_15_16.sp4_h_r_0 <X> T_15_16.lc_trk_g0_0
 (15 1)  (777 257)  (777 257)  routing T_15_16.sp4_h_r_0 <X> T_15_16.lc_trk_g0_0
 (16 1)  (778 257)  (778 257)  routing T_15_16.sp4_h_r_0 <X> T_15_16.lc_trk_g0_0
 (17 1)  (779 257)  (779 257)  Enable bit of Mux _local_links/g0_mux_0 => sp4_h_r_0 lc_trk_g0_0
 (21 1)  (783 257)  (783 257)  routing T_15_16.bnr_op_3 <X> T_15_16.lc_trk_g0_3
 (0 2)  (762 258)  (762 258)  routing T_15_16.glb_netwk_6 <X> T_15_16.wire_logic_cluster/lc_7/clk
 (1 2)  (763 258)  (763 258)  routing T_15_16.glb_netwk_6 <X> T_15_16.wire_logic_cluster/lc_7/clk
 (2 2)  (764 258)  (764 258)  Enable bit of Mux _global_links/clk_mux => glb_netwk_6 wire_logic_cluster/lc_7/clk
 (25 2)  (787 258)  (787 258)  routing T_15_16.sp4_h_r_14 <X> T_15_16.lc_trk_g0_6
 (14 3)  (776 259)  (776 259)  routing T_15_16.sp4_h_r_4 <X> T_15_16.lc_trk_g0_4
 (15 3)  (777 259)  (777 259)  routing T_15_16.sp4_h_r_4 <X> T_15_16.lc_trk_g0_4
 (16 3)  (778 259)  (778 259)  routing T_15_16.sp4_h_r_4 <X> T_15_16.lc_trk_g0_4
 (17 3)  (779 259)  (779 259)  Enable bit of Mux _local_links/g0_mux_4 => sp4_h_r_4 lc_trk_g0_4
 (22 3)  (784 259)  (784 259)  Enable bit of Mux _local_links/g0_mux_6 => sp4_h_r_14 lc_trk_g0_6
 (23 3)  (785 259)  (785 259)  routing T_15_16.sp4_h_r_14 <X> T_15_16.lc_trk_g0_6
 (24 3)  (786 259)  (786 259)  routing T_15_16.sp4_h_r_14 <X> T_15_16.lc_trk_g0_6
 (0 4)  (762 260)  (762 260)  routing T_15_16.lc_trk_g2_2 <X> T_15_16.wire_logic_cluster/lc_7/cen
 (1 4)  (763 260)  (763 260)  Enable bit of Mux _global_links/ce_mux => lc_trk_g2_2 wire_logic_cluster/lc_7/cen
 (21 4)  (783 260)  (783 260)  routing T_15_16.bnr_op_3 <X> T_15_16.lc_trk_g1_3
 (22 4)  (784 260)  (784 260)  Enable bit of Mux _local_links/g1_mux_3 => bnr_op_3 lc_trk_g1_3
 (27 4)  (789 260)  (789 260)  routing T_15_16.lc_trk_g1_0 <X> T_15_16.wire_logic_cluster/lc_2/in_1
 (29 4)  (791 260)  (791 260)  Enable bit of Mux _logic_cluster/lcb1_2 => lc_trk_g1_0 wire_logic_cluster/lc_2/in_1
 (31 4)  (793 260)  (793 260)  routing T_15_16.lc_trk_g2_5 <X> T_15_16.wire_logic_cluster/lc_2/in_3
 (32 4)  (794 260)  (794 260)  Enable bit of Mux _logic_cluster/lcb3_2 => lc_trk_g2_5 wire_logic_cluster/lc_2/in_3
 (33 4)  (795 260)  (795 260)  routing T_15_16.lc_trk_g2_5 <X> T_15_16.wire_logic_cluster/lc_2/in_3
 (35 4)  (797 260)  (797 260)  routing T_15_16.lc_trk_g1_7 <X> T_15_16.input_2_2
 (36 4)  (798 260)  (798 260)  LC_2 Logic Functioning bit
 (43 4)  (805 260)  (805 260)  LC_2 Logic Functioning bit
 (45 4)  (807 260)  (807 260)  LC_2 Logic Functioning bit
 (47 4)  (809 260)  (809 260)  Enable bit of Mux _out_links/OutMux5_2 => wire_logic_cluster/lc_2/out sp12_h_r_12
 (1 5)  (763 261)  (763 261)  routing T_15_16.lc_trk_g2_2 <X> T_15_16.wire_logic_cluster/lc_7/cen
 (15 5)  (777 261)  (777 261)  routing T_15_16.sp4_v_t_5 <X> T_15_16.lc_trk_g1_0
 (16 5)  (778 261)  (778 261)  routing T_15_16.sp4_v_t_5 <X> T_15_16.lc_trk_g1_0
 (17 5)  (779 261)  (779 261)  Enable bit of Mux _local_links/g1_mux_0 => sp4_v_t_5 lc_trk_g1_0
 (21 5)  (783 261)  (783 261)  routing T_15_16.bnr_op_3 <X> T_15_16.lc_trk_g1_3
 (26 5)  (788 261)  (788 261)  routing T_15_16.lc_trk_g1_3 <X> T_15_16.wire_logic_cluster/lc_2/in_0
 (27 5)  (789 261)  (789 261)  routing T_15_16.lc_trk_g1_3 <X> T_15_16.wire_logic_cluster/lc_2/in_0
 (29 5)  (791 261)  (791 261)  Enable bit of Mux _logic_cluster/lcb0_2 => lc_trk_g1_3 wire_logic_cluster/lc_2/in_0
 (32 5)  (794 261)  (794 261)  Enable bit of Mux _logic_cluster/lcb2_2 => lc_trk_g1_7 input_2_2
 (34 5)  (796 261)  (796 261)  routing T_15_16.lc_trk_g1_7 <X> T_15_16.input_2_2
 (35 5)  (797 261)  (797 261)  routing T_15_16.lc_trk_g1_7 <X> T_15_16.input_2_2
 (37 5)  (799 261)  (799 261)  LC_2 Logic Functioning bit
 (39 5)  (801 261)  (801 261)  LC_2 Logic Functioning bit
 (21 6)  (783 262)  (783 262)  routing T_15_16.sp12_h_l_4 <X> T_15_16.lc_trk_g1_7
 (22 6)  (784 262)  (784 262)  Enable bit of Mux _local_links/g1_mux_7 => sp12_h_l_4 lc_trk_g1_7
 (24 6)  (786 262)  (786 262)  routing T_15_16.sp12_h_l_4 <X> T_15_16.lc_trk_g1_7
 (29 6)  (791 262)  (791 262)  Enable bit of Mux _logic_cluster/lcb1_3 => lc_trk_g0_6 wire_logic_cluster/lc_3/in_1
 (30 6)  (792 262)  (792 262)  routing T_15_16.lc_trk_g0_6 <X> T_15_16.wire_logic_cluster/lc_3/in_1
 (32 6)  (794 262)  (794 262)  Enable bit of Mux _logic_cluster/lcb3_3 => lc_trk_g2_0 wire_logic_cluster/lc_3/in_3
 (33 6)  (795 262)  (795 262)  routing T_15_16.lc_trk_g2_0 <X> T_15_16.wire_logic_cluster/lc_3/in_3
 (36 6)  (798 262)  (798 262)  LC_3 Logic Functioning bit
 (38 6)  (800 262)  (800 262)  LC_3 Logic Functioning bit
 (43 6)  (805 262)  (805 262)  LC_3 Logic Functioning bit
 (45 6)  (807 262)  (807 262)  LC_3 Logic Functioning bit
 (52 6)  (814 262)  (814 262)  Enable bit of Mux _out_links/OutMux4_3 => wire_logic_cluster/lc_3/out sp12_v_t_21
 (21 7)  (783 263)  (783 263)  routing T_15_16.sp12_h_l_4 <X> T_15_16.lc_trk_g1_7
 (26 7)  (788 263)  (788 263)  routing T_15_16.lc_trk_g0_3 <X> T_15_16.wire_logic_cluster/lc_3/in_0
 (29 7)  (791 263)  (791 263)  Enable bit of Mux _logic_cluster/lcb0_3 => lc_trk_g0_3 wire_logic_cluster/lc_3/in_0
 (30 7)  (792 263)  (792 263)  routing T_15_16.lc_trk_g0_6 <X> T_15_16.wire_logic_cluster/lc_3/in_1
 (32 7)  (794 263)  (794 263)  Enable bit of Mux _logic_cluster/lcb2_3 => lc_trk_g1_0 input_2_3
 (34 7)  (796 263)  (796 263)  routing T_15_16.lc_trk_g1_0 <X> T_15_16.input_2_3
 (39 7)  (801 263)  (801 263)  LC_3 Logic Functioning bit
 (4 8)  (766 264)  (766 264)  routing T_15_16.sp4_h_l_37 <X> T_15_16.sp4_v_b_6
 (6 8)  (768 264)  (768 264)  routing T_15_16.sp4_h_l_37 <X> T_15_16.sp4_v_b_6
 (15 8)  (777 264)  (777 264)  routing T_15_16.rgt_op_1 <X> T_15_16.lc_trk_g2_1
 (17 8)  (779 264)  (779 264)  Enable bit of Mux _local_links/g2_mux_1 => rgt_op_1 lc_trk_g2_1
 (18 8)  (780 264)  (780 264)  routing T_15_16.rgt_op_1 <X> T_15_16.lc_trk_g2_1
 (25 8)  (787 264)  (787 264)  routing T_15_16.sp4_v_b_26 <X> T_15_16.lc_trk_g2_2
 (5 9)  (767 265)  (767 265)  routing T_15_16.sp4_h_l_37 <X> T_15_16.sp4_v_b_6
 (6 9)  (768 265)  (768 265)  routing T_15_16.sp4_h_l_43 <X> T_15_16.sp4_h_r_6
 (15 9)  (777 265)  (777 265)  routing T_15_16.tnr_op_0 <X> T_15_16.lc_trk_g2_0
 (17 9)  (779 265)  (779 265)  Enable bit of Mux _local_links/g2_mux_0 => tnr_op_0 lc_trk_g2_0
 (22 9)  (784 265)  (784 265)  Enable bit of Mux _local_links/g2_mux_2 => sp4_v_b_26 lc_trk_g2_2
 (23 9)  (785 265)  (785 265)  routing T_15_16.sp4_v_b_26 <X> T_15_16.lc_trk_g2_2
 (15 10)  (777 266)  (777 266)  routing T_15_16.rgt_op_5 <X> T_15_16.lc_trk_g2_5
 (17 10)  (779 266)  (779 266)  Enable bit of Mux _local_links/g2_mux_5 => rgt_op_5 lc_trk_g2_5
 (18 10)  (780 266)  (780 266)  routing T_15_16.rgt_op_5 <X> T_15_16.lc_trk_g2_5
 (22 12)  (784 268)  (784 268)  Enable bit of Mux _local_links/g3_mux_3 => tnl_op_3 lc_trk_g3_3
 (24 12)  (786 268)  (786 268)  routing T_15_16.tnl_op_3 <X> T_15_16.lc_trk_g3_3
 (27 12)  (789 268)  (789 268)  routing T_15_16.lc_trk_g1_0 <X> T_15_16.wire_logic_cluster/lc_6/in_1
 (29 12)  (791 268)  (791 268)  Enable bit of Mux _logic_cluster/lcb1_6 => lc_trk_g1_0 wire_logic_cluster/lc_6/in_1
 (32 12)  (794 268)  (794 268)  Enable bit of Mux _logic_cluster/lcb3_6 => lc_trk_g2_1 wire_logic_cluster/lc_6/in_3
 (33 12)  (795 268)  (795 268)  routing T_15_16.lc_trk_g2_1 <X> T_15_16.wire_logic_cluster/lc_6/in_3
 (35 12)  (797 268)  (797 268)  routing T_15_16.lc_trk_g0_4 <X> T_15_16.input_2_6
 (36 12)  (798 268)  (798 268)  LC_6 Logic Functioning bit
 (43 12)  (805 268)  (805 268)  LC_6 Logic Functioning bit
 (45 12)  (807 268)  (807 268)  LC_6 Logic Functioning bit
 (47 12)  (809 268)  (809 268)  Enable bit of Mux _out_links/OutMux4_6 => wire_logic_cluster/lc_6/out sp12_h_l_3
 (21 13)  (783 269)  (783 269)  routing T_15_16.tnl_op_3 <X> T_15_16.lc_trk_g3_3
 (26 13)  (788 269)  (788 269)  routing T_15_16.lc_trk_g1_3 <X> T_15_16.wire_logic_cluster/lc_6/in_0
 (27 13)  (789 269)  (789 269)  routing T_15_16.lc_trk_g1_3 <X> T_15_16.wire_logic_cluster/lc_6/in_0
 (29 13)  (791 269)  (791 269)  Enable bit of Mux _logic_cluster/lcb0_6 => lc_trk_g1_3 wire_logic_cluster/lc_6/in_0
 (32 13)  (794 269)  (794 269)  Enable bit of Mux _logic_cluster/lcb2_6 => lc_trk_g0_4 input_2_6
 (37 13)  (799 269)  (799 269)  LC_6 Logic Functioning bit
 (39 13)  (801 269)  (801 269)  LC_6 Logic Functioning bit
 (0 14)  (762 270)  (762 270)  routing T_15_16.glb_netwk_4 <X> T_15_16.wire_logic_cluster/lc_7/s_r
 (1 14)  (763 270)  (763 270)  Enable bit of Mux _global_links/set_rst_mux => glb_netwk_4 wire_logic_cluster/lc_7/s_r
 (29 14)  (791 270)  (791 270)  Enable bit of Mux _logic_cluster/lcb1_7 => lc_trk_g0_0 wire_logic_cluster/lc_7/in_1
 (32 14)  (794 270)  (794 270)  Enable bit of Mux _logic_cluster/lcb3_7 => lc_trk_g3_3 wire_logic_cluster/lc_7/in_3
 (33 14)  (795 270)  (795 270)  routing T_15_16.lc_trk_g3_3 <X> T_15_16.wire_logic_cluster/lc_7/in_3
 (34 14)  (796 270)  (796 270)  routing T_15_16.lc_trk_g3_3 <X> T_15_16.wire_logic_cluster/lc_7/in_3
 (36 14)  (798 270)  (798 270)  LC_7 Logic Functioning bit
 (38 14)  (800 270)  (800 270)  LC_7 Logic Functioning bit
 (43 14)  (805 270)  (805 270)  LC_7 Logic Functioning bit
 (45 14)  (807 270)  (807 270)  LC_7 Logic Functioning bit
 (52 14)  (814 270)  (814 270)  Enable bit of Mux _out_links/OutMux3_7 => wire_logic_cluster/lc_7/out sp12_v_b_14
 (26 15)  (788 271)  (788 271)  routing T_15_16.lc_trk_g0_3 <X> T_15_16.wire_logic_cluster/lc_7/in_0
 (29 15)  (791 271)  (791 271)  Enable bit of Mux _logic_cluster/lcb0_7 => lc_trk_g0_3 wire_logic_cluster/lc_7/in_0
 (31 15)  (793 271)  (793 271)  routing T_15_16.lc_trk_g3_3 <X> T_15_16.wire_logic_cluster/lc_7/in_3
 (32 15)  (794 271)  (794 271)  Enable bit of Mux _logic_cluster/lcb2_7 => lc_trk_g1_0 input_2_7
 (34 15)  (796 271)  (796 271)  routing T_15_16.lc_trk_g1_0 <X> T_15_16.input_2_7
 (39 15)  (801 271)  (801 271)  LC_7 Logic Functioning bit


LogicTile_16_16

 (26 0)  (842 256)  (842 256)  routing T_16_16.lc_trk_g2_4 <X> T_16_16.wire_logic_cluster/lc_0/in_0
 (28 0)  (844 256)  (844 256)  routing T_16_16.lc_trk_g2_5 <X> T_16_16.wire_logic_cluster/lc_0/in_1
 (29 0)  (845 256)  (845 256)  Enable bit of Mux _logic_cluster/lcb1_0 => lc_trk_g2_5 wire_logic_cluster/lc_0/in_1
 (30 0)  (846 256)  (846 256)  routing T_16_16.lc_trk_g2_5 <X> T_16_16.wire_logic_cluster/lc_0/in_1
 (32 0)  (848 256)  (848 256)  Enable bit of Mux _logic_cluster/lcb3_0 => lc_trk_g2_1 wire_logic_cluster/lc_0/in_3
 (33 0)  (849 256)  (849 256)  routing T_16_16.lc_trk_g2_1 <X> T_16_16.wire_logic_cluster/lc_0/in_3
 (36 0)  (852 256)  (852 256)  LC_0 Logic Functioning bit
 (38 0)  (854 256)  (854 256)  LC_0 Logic Functioning bit
 (41 0)  (857 256)  (857 256)  LC_0 Logic Functioning bit
 (43 0)  (859 256)  (859 256)  LC_0 Logic Functioning bit
 (28 1)  (844 257)  (844 257)  routing T_16_16.lc_trk_g2_4 <X> T_16_16.wire_logic_cluster/lc_0/in_0
 (29 1)  (845 257)  (845 257)  Enable bit of Mux _logic_cluster/lcb0_0 => lc_trk_g2_4 wire_logic_cluster/lc_0/in_0
 (37 1)  (853 257)  (853 257)  LC_0 Logic Functioning bit
 (39 1)  (855 257)  (855 257)  LC_0 Logic Functioning bit
 (41 1)  (857 257)  (857 257)  LC_0 Logic Functioning bit
 (43 1)  (859 257)  (859 257)  LC_0 Logic Functioning bit
 (14 2)  (830 258)  (830 258)  routing T_16_16.sp4_h_l_1 <X> T_16_16.lc_trk_g0_4
 (27 2)  (843 258)  (843 258)  routing T_16_16.lc_trk_g1_3 <X> T_16_16.wire_logic_cluster/lc_1/in_1
 (29 2)  (845 258)  (845 258)  Enable bit of Mux _logic_cluster/lcb1_1 => lc_trk_g1_3 wire_logic_cluster/lc_1/in_1
 (31 2)  (847 258)  (847 258)  routing T_16_16.lc_trk_g2_6 <X> T_16_16.wire_logic_cluster/lc_1/in_3
 (32 2)  (848 258)  (848 258)  Enable bit of Mux _logic_cluster/lcb3_1 => lc_trk_g2_6 wire_logic_cluster/lc_1/in_3
 (33 2)  (849 258)  (849 258)  routing T_16_16.lc_trk_g2_6 <X> T_16_16.wire_logic_cluster/lc_1/in_3
 (36 2)  (852 258)  (852 258)  LC_1 Logic Functioning bit
 (37 2)  (853 258)  (853 258)  LC_1 Logic Functioning bit
 (39 2)  (855 258)  (855 258)  LC_1 Logic Functioning bit
 (43 2)  (859 258)  (859 258)  LC_1 Logic Functioning bit
 (50 2)  (866 258)  (866 258)  Cascade bit: LH_LC01_inmux02_5

 (15 3)  (831 259)  (831 259)  routing T_16_16.sp4_h_l_1 <X> T_16_16.lc_trk_g0_4
 (16 3)  (832 259)  (832 259)  routing T_16_16.sp4_h_l_1 <X> T_16_16.lc_trk_g0_4
 (17 3)  (833 259)  (833 259)  Enable bit of Mux _local_links/g0_mux_4 => sp4_h_l_1 lc_trk_g0_4
 (28 3)  (844 259)  (844 259)  routing T_16_16.lc_trk_g2_1 <X> T_16_16.wire_logic_cluster/lc_1/in_0
 (29 3)  (845 259)  (845 259)  Enable bit of Mux _logic_cluster/lcb0_1 => lc_trk_g2_1 wire_logic_cluster/lc_1/in_0
 (30 3)  (846 259)  (846 259)  routing T_16_16.lc_trk_g1_3 <X> T_16_16.wire_logic_cluster/lc_1/in_1
 (31 3)  (847 259)  (847 259)  routing T_16_16.lc_trk_g2_6 <X> T_16_16.wire_logic_cluster/lc_1/in_3
 (36 3)  (852 259)  (852 259)  LC_1 Logic Functioning bit
 (37 3)  (853 259)  (853 259)  LC_1 Logic Functioning bit
 (42 3)  (858 259)  (858 259)  LC_1 Logic Functioning bit
 (43 3)  (859 259)  (859 259)  LC_1 Logic Functioning bit
 (21 4)  (837 260)  (837 260)  routing T_16_16.sp4_h_r_19 <X> T_16_16.lc_trk_g1_3
 (22 4)  (838 260)  (838 260)  Enable bit of Mux _local_links/g1_mux_3 => sp4_h_r_19 lc_trk_g1_3
 (23 4)  (839 260)  (839 260)  routing T_16_16.sp4_h_r_19 <X> T_16_16.lc_trk_g1_3
 (24 4)  (840 260)  (840 260)  routing T_16_16.sp4_h_r_19 <X> T_16_16.lc_trk_g1_3
 (26 4)  (842 260)  (842 260)  routing T_16_16.lc_trk_g1_5 <X> T_16_16.wire_logic_cluster/lc_2/in_0
 (27 4)  (843 260)  (843 260)  routing T_16_16.lc_trk_g3_2 <X> T_16_16.wire_logic_cluster/lc_2/in_1
 (28 4)  (844 260)  (844 260)  routing T_16_16.lc_trk_g3_2 <X> T_16_16.wire_logic_cluster/lc_2/in_1
 (29 4)  (845 260)  (845 260)  Enable bit of Mux _logic_cluster/lcb1_2 => lc_trk_g3_2 wire_logic_cluster/lc_2/in_1
 (32 4)  (848 260)  (848 260)  Enable bit of Mux _logic_cluster/lcb3_2 => lc_trk_g2_1 wire_logic_cluster/lc_2/in_3
 (33 4)  (849 260)  (849 260)  routing T_16_16.lc_trk_g2_1 <X> T_16_16.wire_logic_cluster/lc_2/in_3
 (36 4)  (852 260)  (852 260)  LC_2 Logic Functioning bit
 (38 4)  (854 260)  (854 260)  LC_2 Logic Functioning bit
 (41 4)  (857 260)  (857 260)  LC_2 Logic Functioning bit
 (43 4)  (859 260)  (859 260)  LC_2 Logic Functioning bit
 (21 5)  (837 261)  (837 261)  routing T_16_16.sp4_h_r_19 <X> T_16_16.lc_trk_g1_3
 (27 5)  (843 261)  (843 261)  routing T_16_16.lc_trk_g1_5 <X> T_16_16.wire_logic_cluster/lc_2/in_0
 (29 5)  (845 261)  (845 261)  Enable bit of Mux _logic_cluster/lcb0_2 => lc_trk_g1_5 wire_logic_cluster/lc_2/in_0
 (30 5)  (846 261)  (846 261)  routing T_16_16.lc_trk_g3_2 <X> T_16_16.wire_logic_cluster/lc_2/in_1
 (37 5)  (853 261)  (853 261)  LC_2 Logic Functioning bit
 (39 5)  (855 261)  (855 261)  LC_2 Logic Functioning bit
 (41 5)  (857 261)  (857 261)  LC_2 Logic Functioning bit
 (43 5)  (859 261)  (859 261)  LC_2 Logic Functioning bit
 (17 6)  (833 262)  (833 262)  Enable bit of Mux _local_links/g1_mux_5 => sp4_r_v_b_5 lc_trk_g1_5
 (22 6)  (838 262)  (838 262)  Enable bit of Mux _local_links/g1_mux_7 => sp4_v_b_23 lc_trk_g1_7
 (23 6)  (839 262)  (839 262)  routing T_16_16.sp4_v_b_23 <X> T_16_16.lc_trk_g1_7
 (24 6)  (840 262)  (840 262)  routing T_16_16.sp4_v_b_23 <X> T_16_16.lc_trk_g1_7
 (27 6)  (843 262)  (843 262)  routing T_16_16.lc_trk_g1_3 <X> T_16_16.wire_logic_cluster/lc_3/in_1
 (29 6)  (845 262)  (845 262)  Enable bit of Mux _logic_cluster/lcb1_3 => lc_trk_g1_3 wire_logic_cluster/lc_3/in_1
 (31 6)  (847 262)  (847 262)  routing T_16_16.lc_trk_g0_4 <X> T_16_16.wire_logic_cluster/lc_3/in_3
 (32 6)  (848 262)  (848 262)  Enable bit of Mux _logic_cluster/lcb3_3 => lc_trk_g0_4 wire_logic_cluster/lc_3/in_3
 (36 6)  (852 262)  (852 262)  LC_3 Logic Functioning bit
 (37 6)  (853 262)  (853 262)  LC_3 Logic Functioning bit
 (39 6)  (855 262)  (855 262)  LC_3 Logic Functioning bit
 (43 6)  (859 262)  (859 262)  LC_3 Logic Functioning bit
 (50 6)  (866 262)  (866 262)  Cascade bit: LH_LC03_inmux02_5

 (3 7)  (819 263)  (819 263)  routing T_16_16.sp12_h_l_23 <X> T_16_16.sp12_v_t_23
 (28 7)  (844 263)  (844 263)  routing T_16_16.lc_trk_g2_1 <X> T_16_16.wire_logic_cluster/lc_3/in_0
 (29 7)  (845 263)  (845 263)  Enable bit of Mux _logic_cluster/lcb0_3 => lc_trk_g2_1 wire_logic_cluster/lc_3/in_0
 (30 7)  (846 263)  (846 263)  routing T_16_16.lc_trk_g1_3 <X> T_16_16.wire_logic_cluster/lc_3/in_1
 (36 7)  (852 263)  (852 263)  LC_3 Logic Functioning bit
 (37 7)  (853 263)  (853 263)  LC_3 Logic Functioning bit
 (42 7)  (858 263)  (858 263)  LC_3 Logic Functioning bit
 (43 7)  (859 263)  (859 263)  LC_3 Logic Functioning bit
 (3 8)  (819 264)  (819 264)  routing T_16_16.sp12_v_t_22 <X> T_16_16.sp12_v_b_1
 (17 8)  (833 264)  (833 264)  Enable bit of Mux _local_links/g2_mux_1 => sp4_r_v_b_33 lc_trk_g2_1
 (26 8)  (842 264)  (842 264)  routing T_16_16.lc_trk_g3_7 <X> T_16_16.wire_logic_cluster/lc_4/in_0
 (27 8)  (843 264)  (843 264)  routing T_16_16.lc_trk_g3_6 <X> T_16_16.wire_logic_cluster/lc_4/in_1
 (28 8)  (844 264)  (844 264)  routing T_16_16.lc_trk_g3_6 <X> T_16_16.wire_logic_cluster/lc_4/in_1
 (29 8)  (845 264)  (845 264)  Enable bit of Mux _logic_cluster/lcb1_4 => lc_trk_g3_6 wire_logic_cluster/lc_4/in_1
 (30 8)  (846 264)  (846 264)  routing T_16_16.lc_trk_g3_6 <X> T_16_16.wire_logic_cluster/lc_4/in_1
 (32 8)  (848 264)  (848 264)  Enable bit of Mux _logic_cluster/lcb3_4 => lc_trk_g2_1 wire_logic_cluster/lc_4/in_3
 (33 8)  (849 264)  (849 264)  routing T_16_16.lc_trk_g2_1 <X> T_16_16.wire_logic_cluster/lc_4/in_3
 (36 8)  (852 264)  (852 264)  LC_4 Logic Functioning bit
 (38 8)  (854 264)  (854 264)  LC_4 Logic Functioning bit
 (41 8)  (857 264)  (857 264)  LC_4 Logic Functioning bit
 (43 8)  (859 264)  (859 264)  LC_4 Logic Functioning bit
 (18 9)  (834 265)  (834 265)  routing T_16_16.sp4_r_v_b_33 <X> T_16_16.lc_trk_g2_1
 (26 9)  (842 265)  (842 265)  routing T_16_16.lc_trk_g3_7 <X> T_16_16.wire_logic_cluster/lc_4/in_0
 (27 9)  (843 265)  (843 265)  routing T_16_16.lc_trk_g3_7 <X> T_16_16.wire_logic_cluster/lc_4/in_0
 (28 9)  (844 265)  (844 265)  routing T_16_16.lc_trk_g3_7 <X> T_16_16.wire_logic_cluster/lc_4/in_0
 (29 9)  (845 265)  (845 265)  Enable bit of Mux _logic_cluster/lcb0_4 => lc_trk_g3_7 wire_logic_cluster/lc_4/in_0
 (30 9)  (846 265)  (846 265)  routing T_16_16.lc_trk_g3_6 <X> T_16_16.wire_logic_cluster/lc_4/in_1
 (37 9)  (853 265)  (853 265)  LC_4 Logic Functioning bit
 (39 9)  (855 265)  (855 265)  LC_4 Logic Functioning bit
 (41 9)  (857 265)  (857 265)  LC_4 Logic Functioning bit
 (43 9)  (859 265)  (859 265)  LC_4 Logic Functioning bit
 (3 10)  (819 266)  (819 266)  routing T_16_16.sp12_v_t_22 <X> T_16_16.sp12_h_l_22
 (14 10)  (830 266)  (830 266)  routing T_16_16.sp12_v_t_3 <X> T_16_16.lc_trk_g2_4
 (17 10)  (833 266)  (833 266)  Enable bit of Mux _local_links/g2_mux_5 => bnl_op_5 lc_trk_g2_5
 (18 10)  (834 266)  (834 266)  routing T_16_16.bnl_op_5 <X> T_16_16.lc_trk_g2_5
 (27 10)  (843 266)  (843 266)  routing T_16_16.lc_trk_g1_3 <X> T_16_16.wire_logic_cluster/lc_5/in_1
 (29 10)  (845 266)  (845 266)  Enable bit of Mux _logic_cluster/lcb1_5 => lc_trk_g1_3 wire_logic_cluster/lc_5/in_1
 (31 10)  (847 266)  (847 266)  routing T_16_16.lc_trk_g1_7 <X> T_16_16.wire_logic_cluster/lc_5/in_3
 (32 10)  (848 266)  (848 266)  Enable bit of Mux _logic_cluster/lcb3_5 => lc_trk_g1_7 wire_logic_cluster/lc_5/in_3
 (34 10)  (850 266)  (850 266)  routing T_16_16.lc_trk_g1_7 <X> T_16_16.wire_logic_cluster/lc_5/in_3
 (36 10)  (852 266)  (852 266)  LC_5 Logic Functioning bit
 (37 10)  (853 266)  (853 266)  LC_5 Logic Functioning bit
 (39 10)  (855 266)  (855 266)  LC_5 Logic Functioning bit
 (43 10)  (859 266)  (859 266)  LC_5 Logic Functioning bit
 (50 10)  (866 266)  (866 266)  Cascade bit: LH_LC05_inmux02_5

 (14 11)  (830 267)  (830 267)  routing T_16_16.sp12_v_t_3 <X> T_16_16.lc_trk_g2_4
 (15 11)  (831 267)  (831 267)  routing T_16_16.sp12_v_t_3 <X> T_16_16.lc_trk_g2_4
 (17 11)  (833 267)  (833 267)  Enable bit of Mux _local_links/g2_mux_4 => sp12_v_t_3 lc_trk_g2_4
 (18 11)  (834 267)  (834 267)  routing T_16_16.bnl_op_5 <X> T_16_16.lc_trk_g2_5
 (22 11)  (838 267)  (838 267)  Enable bit of Mux _local_links/g2_mux_6 => sp4_r_v_b_14 lc_trk_g2_6
 (28 11)  (844 267)  (844 267)  routing T_16_16.lc_trk_g2_1 <X> T_16_16.wire_logic_cluster/lc_5/in_0
 (29 11)  (845 267)  (845 267)  Enable bit of Mux _logic_cluster/lcb0_5 => lc_trk_g2_1 wire_logic_cluster/lc_5/in_0
 (30 11)  (846 267)  (846 267)  routing T_16_16.lc_trk_g1_3 <X> T_16_16.wire_logic_cluster/lc_5/in_1
 (31 11)  (847 267)  (847 267)  routing T_16_16.lc_trk_g1_7 <X> T_16_16.wire_logic_cluster/lc_5/in_3
 (36 11)  (852 267)  (852 267)  LC_5 Logic Functioning bit
 (37 11)  (853 267)  (853 267)  LC_5 Logic Functioning bit
 (42 11)  (858 267)  (858 267)  LC_5 Logic Functioning bit
 (43 11)  (859 267)  (859 267)  LC_5 Logic Functioning bit
 (25 12)  (841 268)  (841 268)  routing T_16_16.sp4_h_r_34 <X> T_16_16.lc_trk_g3_2
 (22 13)  (838 269)  (838 269)  Enable bit of Mux _local_links/g3_mux_2 => sp4_h_r_34 lc_trk_g3_2
 (23 13)  (839 269)  (839 269)  routing T_16_16.sp4_h_r_34 <X> T_16_16.lc_trk_g3_2
 (24 13)  (840 269)  (840 269)  routing T_16_16.sp4_h_r_34 <X> T_16_16.lc_trk_g3_2
 (22 14)  (838 270)  (838 270)  Enable bit of Mux _local_links/g3_mux_7 => sp12_v_t_12 lc_trk_g3_7
 (23 14)  (839 270)  (839 270)  routing T_16_16.sp12_v_t_12 <X> T_16_16.lc_trk_g3_7
 (25 14)  (841 270)  (841 270)  routing T_16_16.sp4_h_r_38 <X> T_16_16.lc_trk_g3_6
 (22 15)  (838 271)  (838 271)  Enable bit of Mux _local_links/g3_mux_6 => sp4_h_r_38 lc_trk_g3_6
 (23 15)  (839 271)  (839 271)  routing T_16_16.sp4_h_r_38 <X> T_16_16.lc_trk_g3_6
 (24 15)  (840 271)  (840 271)  routing T_16_16.sp4_h_r_38 <X> T_16_16.lc_trk_g3_6


LogicTile_17_16

 (9 0)  (883 256)  (883 256)  routing T_17_16.sp4_v_t_36 <X> T_17_16.sp4_h_r_1
 (15 0)  (889 256)  (889 256)  routing T_17_16.sp4_h_r_1 <X> T_17_16.lc_trk_g0_1
 (16 0)  (890 256)  (890 256)  routing T_17_16.sp4_h_r_1 <X> T_17_16.lc_trk_g0_1
 (17 0)  (891 256)  (891 256)  Enable bit of Mux _local_links/g0_mux_1 => sp4_h_r_1 lc_trk_g0_1
 (21 0)  (895 256)  (895 256)  routing T_17_16.sp12_h_r_3 <X> T_17_16.lc_trk_g0_3
 (22 0)  (896 256)  (896 256)  Enable bit of Mux _local_links/g0_mux_3 => sp12_h_r_3 lc_trk_g0_3
 (24 0)  (898 256)  (898 256)  routing T_17_16.sp12_h_r_3 <X> T_17_16.lc_trk_g0_3
 (18 1)  (892 257)  (892 257)  routing T_17_16.sp4_h_r_1 <X> T_17_16.lc_trk_g0_1
 (21 1)  (895 257)  (895 257)  routing T_17_16.sp12_h_r_3 <X> T_17_16.lc_trk_g0_3
 (0 2)  (874 258)  (874 258)  routing T_17_16.glb_netwk_7 <X> T_17_16.wire_logic_cluster/lc_7/clk
 (1 2)  (875 258)  (875 258)  routing T_17_16.glb_netwk_7 <X> T_17_16.wire_logic_cluster/lc_7/clk
 (2 2)  (876 258)  (876 258)  Enable bit of Mux _global_links/clk_mux => glb_netwk_7 wire_logic_cluster/lc_7/clk
 (0 3)  (874 259)  (874 259)  routing T_17_16.glb_netwk_7 <X> T_17_16.wire_logic_cluster/lc_7/clk
 (1 4)  (875 260)  (875 260)  Enable bit of Mux _global_links/ce_mux => glb_netwk_3 wire_logic_cluster/lc_7/cen
 (0 5)  (874 261)  (874 261)  routing T_17_16.glb_netwk_3 <X> T_17_16.wire_logic_cluster/lc_7/cen
 (4 6)  (878 262)  (878 262)  routing T_17_16.sp4_h_r_3 <X> T_17_16.sp4_v_t_38
 (21 6)  (895 262)  (895 262)  routing T_17_16.sp4_v_b_15 <X> T_17_16.lc_trk_g1_7
 (22 6)  (896 262)  (896 262)  Enable bit of Mux _local_links/g1_mux_7 => sp4_v_b_15 lc_trk_g1_7
 (23 6)  (897 262)  (897 262)  routing T_17_16.sp4_v_b_15 <X> T_17_16.lc_trk_g1_7
 (26 6)  (900 262)  (900 262)  routing T_17_16.lc_trk_g2_7 <X> T_17_16.wire_logic_cluster/lc_3/in_0
 (27 6)  (901 262)  (901 262)  routing T_17_16.lc_trk_g3_7 <X> T_17_16.wire_logic_cluster/lc_3/in_1
 (28 6)  (902 262)  (902 262)  routing T_17_16.lc_trk_g3_7 <X> T_17_16.wire_logic_cluster/lc_3/in_1
 (29 6)  (903 262)  (903 262)  Enable bit of Mux _logic_cluster/lcb1_3 => lc_trk_g3_7 wire_logic_cluster/lc_3/in_1
 (30 6)  (904 262)  (904 262)  routing T_17_16.lc_trk_g3_7 <X> T_17_16.wire_logic_cluster/lc_3/in_1
 (31 6)  (905 262)  (905 262)  routing T_17_16.lc_trk_g1_7 <X> T_17_16.wire_logic_cluster/lc_3/in_3
 (32 6)  (906 262)  (906 262)  Enable bit of Mux _logic_cluster/lcb3_3 => lc_trk_g1_7 wire_logic_cluster/lc_3/in_3
 (34 6)  (908 262)  (908 262)  routing T_17_16.lc_trk_g1_7 <X> T_17_16.wire_logic_cluster/lc_3/in_3
 (36 6)  (910 262)  (910 262)  LC_3 Logic Functioning bit
 (37 6)  (911 262)  (911 262)  LC_3 Logic Functioning bit
 (38 6)  (912 262)  (912 262)  LC_3 Logic Functioning bit
 (39 6)  (913 262)  (913 262)  LC_3 Logic Functioning bit
 (41 6)  (915 262)  (915 262)  LC_3 Logic Functioning bit
 (43 6)  (917 262)  (917 262)  LC_3 Logic Functioning bit
 (45 6)  (919 262)  (919 262)  LC_3 Logic Functioning bit
 (5 7)  (879 263)  (879 263)  routing T_17_16.sp4_h_r_3 <X> T_17_16.sp4_v_t_38
 (21 7)  (895 263)  (895 263)  routing T_17_16.sp4_v_b_15 <X> T_17_16.lc_trk_g1_7
 (26 7)  (900 263)  (900 263)  routing T_17_16.lc_trk_g2_7 <X> T_17_16.wire_logic_cluster/lc_3/in_0
 (28 7)  (902 263)  (902 263)  routing T_17_16.lc_trk_g2_7 <X> T_17_16.wire_logic_cluster/lc_3/in_0
 (29 7)  (903 263)  (903 263)  Enable bit of Mux _logic_cluster/lcb0_3 => lc_trk_g2_7 wire_logic_cluster/lc_3/in_0
 (30 7)  (904 263)  (904 263)  routing T_17_16.lc_trk_g3_7 <X> T_17_16.wire_logic_cluster/lc_3/in_1
 (31 7)  (905 263)  (905 263)  routing T_17_16.lc_trk_g1_7 <X> T_17_16.wire_logic_cluster/lc_3/in_3
 (37 7)  (911 263)  (911 263)  LC_3 Logic Functioning bit
 (39 7)  (913 263)  (913 263)  LC_3 Logic Functioning bit
 (47 7)  (921 263)  (921 263)  Enable bit of Mux _out_links/OutMux8_3 => wire_logic_cluster/lc_3/out sp4_h_r_38
 (15 8)  (889 264)  (889 264)  routing T_17_16.sp4_v_t_28 <X> T_17_16.lc_trk_g2_1
 (16 8)  (890 264)  (890 264)  routing T_17_16.sp4_v_t_28 <X> T_17_16.lc_trk_g2_1
 (17 8)  (891 264)  (891 264)  Enable bit of Mux _local_links/g2_mux_1 => sp4_v_t_28 lc_trk_g2_1
 (26 8)  (900 264)  (900 264)  routing T_17_16.lc_trk_g3_7 <X> T_17_16.wire_logic_cluster/lc_4/in_0
 (28 8)  (902 264)  (902 264)  routing T_17_16.lc_trk_g2_1 <X> T_17_16.wire_logic_cluster/lc_4/in_1
 (29 8)  (903 264)  (903 264)  Enable bit of Mux _logic_cluster/lcb1_4 => lc_trk_g2_1 wire_logic_cluster/lc_4/in_1
 (32 8)  (906 264)  (906 264)  Enable bit of Mux _logic_cluster/lcb3_4 => lc_trk_g0_3 wire_logic_cluster/lc_4/in_3
 (36 8)  (910 264)  (910 264)  LC_4 Logic Functioning bit
 (38 8)  (912 264)  (912 264)  LC_4 Logic Functioning bit
 (45 8)  (919 264)  (919 264)  LC_4 Logic Functioning bit
 (46 8)  (920 264)  (920 264)  Enable bit of Mux _out_links/OutMux7_4 => wire_logic_cluster/lc_4/out sp4_h_r_24
 (26 9)  (900 265)  (900 265)  routing T_17_16.lc_trk_g3_7 <X> T_17_16.wire_logic_cluster/lc_4/in_0
 (27 9)  (901 265)  (901 265)  routing T_17_16.lc_trk_g3_7 <X> T_17_16.wire_logic_cluster/lc_4/in_0
 (28 9)  (902 265)  (902 265)  routing T_17_16.lc_trk_g3_7 <X> T_17_16.wire_logic_cluster/lc_4/in_0
 (29 9)  (903 265)  (903 265)  Enable bit of Mux _logic_cluster/lcb0_4 => lc_trk_g3_7 wire_logic_cluster/lc_4/in_0
 (31 9)  (905 265)  (905 265)  routing T_17_16.lc_trk_g0_3 <X> T_17_16.wire_logic_cluster/lc_4/in_3
 (36 9)  (910 265)  (910 265)  LC_4 Logic Functioning bit
 (37 9)  (911 265)  (911 265)  LC_4 Logic Functioning bit
 (38 9)  (912 265)  (912 265)  LC_4 Logic Functioning bit
 (39 9)  (913 265)  (913 265)  LC_4 Logic Functioning bit
 (41 9)  (915 265)  (915 265)  LC_4 Logic Functioning bit
 (43 9)  (917 265)  (917 265)  LC_4 Logic Functioning bit
 (22 10)  (896 266)  (896 266)  Enable bit of Mux _local_links/g2_mux_7 => sp4_r_v_b_39 lc_trk_g2_7
 (27 10)  (901 266)  (901 266)  routing T_17_16.lc_trk_g3_7 <X> T_17_16.wire_logic_cluster/lc_5/in_1
 (28 10)  (902 266)  (902 266)  routing T_17_16.lc_trk_g3_7 <X> T_17_16.wire_logic_cluster/lc_5/in_1
 (29 10)  (903 266)  (903 266)  Enable bit of Mux _logic_cluster/lcb1_5 => lc_trk_g3_7 wire_logic_cluster/lc_5/in_1
 (30 10)  (904 266)  (904 266)  routing T_17_16.lc_trk_g3_7 <X> T_17_16.wire_logic_cluster/lc_5/in_1
 (32 10)  (906 266)  (906 266)  Enable bit of Mux _logic_cluster/lcb3_5 => lc_trk_g3_3 wire_logic_cluster/lc_5/in_3
 (33 10)  (907 266)  (907 266)  routing T_17_16.lc_trk_g3_3 <X> T_17_16.wire_logic_cluster/lc_5/in_3
 (34 10)  (908 266)  (908 266)  routing T_17_16.lc_trk_g3_3 <X> T_17_16.wire_logic_cluster/lc_5/in_3
 (36 10)  (910 266)  (910 266)  LC_5 Logic Functioning bit
 (37 10)  (911 266)  (911 266)  LC_5 Logic Functioning bit
 (38 10)  (912 266)  (912 266)  LC_5 Logic Functioning bit
 (39 10)  (913 266)  (913 266)  LC_5 Logic Functioning bit
 (41 10)  (915 266)  (915 266)  LC_5 Logic Functioning bit
 (43 10)  (917 266)  (917 266)  LC_5 Logic Functioning bit
 (45 10)  (919 266)  (919 266)  LC_5 Logic Functioning bit
 (21 11)  (895 267)  (895 267)  routing T_17_16.sp4_r_v_b_39 <X> T_17_16.lc_trk_g2_7
 (29 11)  (903 267)  (903 267)  Enable bit of Mux _logic_cluster/lcb0_5 => lc_trk_g0_1 wire_logic_cluster/lc_5/in_0
 (30 11)  (904 267)  (904 267)  routing T_17_16.lc_trk_g3_7 <X> T_17_16.wire_logic_cluster/lc_5/in_1
 (31 11)  (905 267)  (905 267)  routing T_17_16.lc_trk_g3_3 <X> T_17_16.wire_logic_cluster/lc_5/in_3
 (37 11)  (911 267)  (911 267)  LC_5 Logic Functioning bit
 (39 11)  (913 267)  (913 267)  LC_5 Logic Functioning bit
 (51 11)  (925 267)  (925 267)  Enable bit of Mux _out_links/OutMux1_5 => wire_logic_cluster/lc_5/out sp4_v_b_26
 (22 12)  (896 268)  (896 268)  Enable bit of Mux _local_links/g3_mux_3 => sp4_v_t_30 lc_trk_g3_3
 (23 12)  (897 268)  (897 268)  routing T_17_16.sp4_v_t_30 <X> T_17_16.lc_trk_g3_3
 (24 12)  (898 268)  (898 268)  routing T_17_16.sp4_v_t_30 <X> T_17_16.lc_trk_g3_3
 (32 12)  (906 268)  (906 268)  Enable bit of Mux _logic_cluster/lcb3_6 => lc_trk_g0_3 wire_logic_cluster/lc_6/in_3
 (35 12)  (909 268)  (909 268)  routing T_17_16.lc_trk_g3_7 <X> T_17_16.input_2_6
 (36 12)  (910 268)  (910 268)  LC_6 Logic Functioning bit
 (38 12)  (912 268)  (912 268)  LC_6 Logic Functioning bit
 (39 12)  (913 268)  (913 268)  LC_6 Logic Functioning bit
 (43 12)  (917 268)  (917 268)  LC_6 Logic Functioning bit
 (45 12)  (919 268)  (919 268)  LC_6 Logic Functioning bit
 (46 12)  (920 268)  (920 268)  Enable bit of Mux _out_links/OutMux7_6 => wire_logic_cluster/lc_6/out sp4_h_l_17
 (26 13)  (900 269)  (900 269)  routing T_17_16.lc_trk_g3_3 <X> T_17_16.wire_logic_cluster/lc_6/in_0
 (27 13)  (901 269)  (901 269)  routing T_17_16.lc_trk_g3_3 <X> T_17_16.wire_logic_cluster/lc_6/in_0
 (28 13)  (902 269)  (902 269)  routing T_17_16.lc_trk_g3_3 <X> T_17_16.wire_logic_cluster/lc_6/in_0
 (29 13)  (903 269)  (903 269)  Enable bit of Mux _logic_cluster/lcb0_6 => lc_trk_g3_3 wire_logic_cluster/lc_6/in_0
 (31 13)  (905 269)  (905 269)  routing T_17_16.lc_trk_g0_3 <X> T_17_16.wire_logic_cluster/lc_6/in_3
 (32 13)  (906 269)  (906 269)  Enable bit of Mux _logic_cluster/lcb2_6 => lc_trk_g3_7 input_2_6
 (33 13)  (907 269)  (907 269)  routing T_17_16.lc_trk_g3_7 <X> T_17_16.input_2_6
 (34 13)  (908 269)  (908 269)  routing T_17_16.lc_trk_g3_7 <X> T_17_16.input_2_6
 (35 13)  (909 269)  (909 269)  routing T_17_16.lc_trk_g3_7 <X> T_17_16.input_2_6
 (37 13)  (911 269)  (911 269)  LC_6 Logic Functioning bit
 (38 13)  (912 269)  (912 269)  LC_6 Logic Functioning bit
 (39 13)  (913 269)  (913 269)  LC_6 Logic Functioning bit
 (42 13)  (916 269)  (916 269)  LC_6 Logic Functioning bit
 (0 14)  (874 270)  (874 270)  routing T_17_16.glb_netwk_4 <X> T_17_16.wire_logic_cluster/lc_7/s_r
 (1 14)  (875 270)  (875 270)  Enable bit of Mux _global_links/set_rst_mux => glb_netwk_4 wire_logic_cluster/lc_7/s_r
 (22 14)  (896 270)  (896 270)  Enable bit of Mux _local_links/g3_mux_7 => sp4_r_v_b_47 lc_trk_g3_7
 (21 15)  (895 271)  (895 271)  routing T_17_16.sp4_r_v_b_47 <X> T_17_16.lc_trk_g3_7


LogicTile_18_16

 (0 2)  (928 258)  (928 258)  routing T_18_16.glb_netwk_7 <X> T_18_16.wire_logic_cluster/lc_7/clk
 (1 2)  (929 258)  (929 258)  routing T_18_16.glb_netwk_7 <X> T_18_16.wire_logic_cluster/lc_7/clk
 (2 2)  (930 258)  (930 258)  Enable bit of Mux _global_links/clk_mux => glb_netwk_7 wire_logic_cluster/lc_7/clk
 (0 3)  (928 259)  (928 259)  routing T_18_16.glb_netwk_7 <X> T_18_16.wire_logic_cluster/lc_7/clk
 (1 4)  (929 260)  (929 260)  Enable bit of Mux _global_links/ce_mux => glb_netwk_3 wire_logic_cluster/lc_7/cen
 (28 4)  (956 260)  (956 260)  routing T_18_16.lc_trk_g2_7 <X> T_18_16.wire_logic_cluster/lc_2/in_1
 (29 4)  (957 260)  (957 260)  Enable bit of Mux _logic_cluster/lcb1_2 => lc_trk_g2_7 wire_logic_cluster/lc_2/in_1
 (30 4)  (958 260)  (958 260)  routing T_18_16.lc_trk_g2_7 <X> T_18_16.wire_logic_cluster/lc_2/in_1
 (32 4)  (960 260)  (960 260)  Enable bit of Mux _logic_cluster/lcb3_2 => lc_trk_g3_0 wire_logic_cluster/lc_2/in_3
 (33 4)  (961 260)  (961 260)  routing T_18_16.lc_trk_g3_0 <X> T_18_16.wire_logic_cluster/lc_2/in_3
 (34 4)  (962 260)  (962 260)  routing T_18_16.lc_trk_g3_0 <X> T_18_16.wire_logic_cluster/lc_2/in_3
 (36 4)  (964 260)  (964 260)  LC_2 Logic Functioning bit
 (37 4)  (965 260)  (965 260)  LC_2 Logic Functioning bit
 (38 4)  (966 260)  (966 260)  LC_2 Logic Functioning bit
 (39 4)  (967 260)  (967 260)  LC_2 Logic Functioning bit
 (41 4)  (969 260)  (969 260)  LC_2 Logic Functioning bit
 (43 4)  (971 260)  (971 260)  LC_2 Logic Functioning bit
 (45 4)  (973 260)  (973 260)  LC_2 Logic Functioning bit
 (47 4)  (975 260)  (975 260)  Enable bit of Mux _out_links/OutMux5_2 => wire_logic_cluster/lc_2/out sp12_h_r_12
 (0 5)  (928 261)  (928 261)  routing T_18_16.glb_netwk_3 <X> T_18_16.wire_logic_cluster/lc_7/cen
 (26 5)  (954 261)  (954 261)  routing T_18_16.lc_trk_g3_3 <X> T_18_16.wire_logic_cluster/lc_2/in_0
 (27 5)  (955 261)  (955 261)  routing T_18_16.lc_trk_g3_3 <X> T_18_16.wire_logic_cluster/lc_2/in_0
 (28 5)  (956 261)  (956 261)  routing T_18_16.lc_trk_g3_3 <X> T_18_16.wire_logic_cluster/lc_2/in_0
 (29 5)  (957 261)  (957 261)  Enable bit of Mux _logic_cluster/lcb0_2 => lc_trk_g3_3 wire_logic_cluster/lc_2/in_0
 (30 5)  (958 261)  (958 261)  routing T_18_16.lc_trk_g2_7 <X> T_18_16.wire_logic_cluster/lc_2/in_1
 (37 5)  (965 261)  (965 261)  LC_2 Logic Functioning bit
 (39 5)  (967 261)  (967 261)  LC_2 Logic Functioning bit
 (22 10)  (950 266)  (950 266)  Enable bit of Mux _local_links/g2_mux_7 => sp4_v_b_47 lc_trk_g2_7
 (23 10)  (951 266)  (951 266)  routing T_18_16.sp4_v_b_47 <X> T_18_16.lc_trk_g2_7
 (24 10)  (952 266)  (952 266)  routing T_18_16.sp4_v_b_47 <X> T_18_16.lc_trk_g2_7
 (22 12)  (950 268)  (950 268)  Enable bit of Mux _local_links/g3_mux_3 => sp4_r_v_b_19 lc_trk_g3_3
 (16 13)  (944 269)  (944 269)  routing T_18_16.sp12_v_b_8 <X> T_18_16.lc_trk_g3_0
 (17 13)  (945 269)  (945 269)  Enable bit of Mux _local_links/g3_mux_0 => sp12_v_b_8 lc_trk_g3_0
 (0 14)  (928 270)  (928 270)  routing T_18_16.glb_netwk_4 <X> T_18_16.wire_logic_cluster/lc_7/s_r
 (1 14)  (929 270)  (929 270)  Enable bit of Mux _global_links/set_rst_mux => glb_netwk_4 wire_logic_cluster/lc_7/s_r
 (19 15)  (947 271)  (947 271)  Enable bit of Mux _span_links/cross_mux_horz_2 => sp12_h_l_3 sp4_h_r_14


LogicTile_19_16

 (0 2)  (982 258)  (982 258)  routing T_19_16.glb_netwk_7 <X> T_19_16.wire_logic_cluster/lc_7/clk
 (1 2)  (983 258)  (983 258)  routing T_19_16.glb_netwk_7 <X> T_19_16.wire_logic_cluster/lc_7/clk
 (2 2)  (984 258)  (984 258)  Enable bit of Mux _global_links/clk_mux => glb_netwk_7 wire_logic_cluster/lc_7/clk
 (8 2)  (990 258)  (990 258)  routing T_19_16.sp4_v_t_42 <X> T_19_16.sp4_h_l_36
 (9 2)  (991 258)  (991 258)  routing T_19_16.sp4_v_t_42 <X> T_19_16.sp4_h_l_36
 (10 2)  (992 258)  (992 258)  routing T_19_16.sp4_v_t_42 <X> T_19_16.sp4_h_l_36
 (0 3)  (982 259)  (982 259)  routing T_19_16.glb_netwk_7 <X> T_19_16.wire_logic_cluster/lc_7/clk
 (8 3)  (990 259)  (990 259)  routing T_19_16.sp4_h_r_1 <X> T_19_16.sp4_v_t_36
 (9 3)  (991 259)  (991 259)  routing T_19_16.sp4_h_r_1 <X> T_19_16.sp4_v_t_36
 (15 3)  (997 259)  (997 259)  routing T_19_16.sp4_v_t_9 <X> T_19_16.lc_trk_g0_4
 (16 3)  (998 259)  (998 259)  routing T_19_16.sp4_v_t_9 <X> T_19_16.lc_trk_g0_4
 (17 3)  (999 259)  (999 259)  Enable bit of Mux _local_links/g0_mux_4 => sp4_v_t_9 lc_trk_g0_4
 (1 4)  (983 260)  (983 260)  Enable bit of Mux _global_links/ce_mux => glb_netwk_3 wire_logic_cluster/lc_7/cen
 (26 4)  (1008 260)  (1008 260)  routing T_19_16.lc_trk_g0_4 <X> T_19_16.wire_logic_cluster/lc_2/in_0
 (28 4)  (1010 260)  (1010 260)  routing T_19_16.lc_trk_g2_5 <X> T_19_16.wire_logic_cluster/lc_2/in_1
 (29 4)  (1011 260)  (1011 260)  Enable bit of Mux _logic_cluster/lcb1_2 => lc_trk_g2_5 wire_logic_cluster/lc_2/in_1
 (30 4)  (1012 260)  (1012 260)  routing T_19_16.lc_trk_g2_5 <X> T_19_16.wire_logic_cluster/lc_2/in_1
 (31 4)  (1013 260)  (1013 260)  routing T_19_16.lc_trk_g3_6 <X> T_19_16.wire_logic_cluster/lc_2/in_3
 (32 4)  (1014 260)  (1014 260)  Enable bit of Mux _logic_cluster/lcb3_2 => lc_trk_g3_6 wire_logic_cluster/lc_2/in_3
 (33 4)  (1015 260)  (1015 260)  routing T_19_16.lc_trk_g3_6 <X> T_19_16.wire_logic_cluster/lc_2/in_3
 (34 4)  (1016 260)  (1016 260)  routing T_19_16.lc_trk_g3_6 <X> T_19_16.wire_logic_cluster/lc_2/in_3
 (36 4)  (1018 260)  (1018 260)  LC_2 Logic Functioning bit
 (38 4)  (1020 260)  (1020 260)  LC_2 Logic Functioning bit
 (45 4)  (1027 260)  (1027 260)  LC_2 Logic Functioning bit
 (0 5)  (982 261)  (982 261)  routing T_19_16.glb_netwk_3 <X> T_19_16.wire_logic_cluster/lc_7/cen
 (29 5)  (1011 261)  (1011 261)  Enable bit of Mux _logic_cluster/lcb0_2 => lc_trk_g0_4 wire_logic_cluster/lc_2/in_0
 (31 5)  (1013 261)  (1013 261)  routing T_19_16.lc_trk_g3_6 <X> T_19_16.wire_logic_cluster/lc_2/in_3
 (36 5)  (1018 261)  (1018 261)  LC_2 Logic Functioning bit
 (37 5)  (1019 261)  (1019 261)  LC_2 Logic Functioning bit
 (38 5)  (1020 261)  (1020 261)  LC_2 Logic Functioning bit
 (39 5)  (1021 261)  (1021 261)  LC_2 Logic Functioning bit
 (41 5)  (1023 261)  (1023 261)  LC_2 Logic Functioning bit
 (43 5)  (1025 261)  (1025 261)  LC_2 Logic Functioning bit
 (51 5)  (1033 261)  (1033 261)  Enable bit of Mux _out_links/OutMux2_2 => wire_logic_cluster/lc_2/out sp4_v_b_36
 (15 10)  (997 266)  (997 266)  routing T_19_16.sp4_v_t_32 <X> T_19_16.lc_trk_g2_5
 (16 10)  (998 266)  (998 266)  routing T_19_16.sp4_v_t_32 <X> T_19_16.lc_trk_g2_5
 (17 10)  (999 266)  (999 266)  Enable bit of Mux _local_links/g2_mux_5 => sp4_v_t_32 lc_trk_g2_5
 (0 14)  (982 270)  (982 270)  routing T_19_16.glb_netwk_4 <X> T_19_16.wire_logic_cluster/lc_7/s_r
 (1 14)  (983 270)  (983 270)  Enable bit of Mux _global_links/set_rst_mux => glb_netwk_4 wire_logic_cluster/lc_7/s_r
 (25 14)  (1007 270)  (1007 270)  routing T_19_16.sp4_v_b_38 <X> T_19_16.lc_trk_g3_6
 (22 15)  (1004 271)  (1004 271)  Enable bit of Mux _local_links/g3_mux_6 => sp4_v_b_38 lc_trk_g3_6
 (23 15)  (1005 271)  (1005 271)  routing T_19_16.sp4_v_b_38 <X> T_19_16.lc_trk_g3_6
 (25 15)  (1007 271)  (1007 271)  routing T_19_16.sp4_v_b_38 <X> T_19_16.lc_trk_g3_6


LogicTile_20_16

 (21 0)  (1057 256)  (1057 256)  routing T_20_16.wire_logic_cluster/lc_3/out <X> T_20_16.lc_trk_g0_3
 (22 0)  (1058 256)  (1058 256)  Enable bit of Mux _local_links/g0_mux_3 => wire_logic_cluster/lc_3/out lc_trk_g0_3
 (32 0)  (1068 256)  (1068 256)  Enable bit of Mux _logic_cluster/lcb3_0 => lc_trk_g0_3 wire_logic_cluster/lc_0/in_3
 (36 0)  (1072 256)  (1072 256)  LC_0 Logic Functioning bit
 (38 0)  (1074 256)  (1074 256)  LC_0 Logic Functioning bit
 (45 0)  (1081 256)  (1081 256)  LC_0 Logic Functioning bit
 (26 1)  (1062 257)  (1062 257)  routing T_20_16.lc_trk_g3_3 <X> T_20_16.wire_logic_cluster/lc_0/in_0
 (27 1)  (1063 257)  (1063 257)  routing T_20_16.lc_trk_g3_3 <X> T_20_16.wire_logic_cluster/lc_0/in_0
 (28 1)  (1064 257)  (1064 257)  routing T_20_16.lc_trk_g3_3 <X> T_20_16.wire_logic_cluster/lc_0/in_0
 (29 1)  (1065 257)  (1065 257)  Enable bit of Mux _logic_cluster/lcb0_0 => lc_trk_g3_3 wire_logic_cluster/lc_0/in_0
 (31 1)  (1067 257)  (1067 257)  routing T_20_16.lc_trk_g0_3 <X> T_20_16.wire_logic_cluster/lc_0/in_3
 (37 1)  (1073 257)  (1073 257)  LC_0 Logic Functioning bit
 (39 1)  (1075 257)  (1075 257)  LC_0 Logic Functioning bit
 (0 2)  (1036 258)  (1036 258)  routing T_20_16.glb_netwk_6 <X> T_20_16.wire_logic_cluster/lc_7/clk
 (1 2)  (1037 258)  (1037 258)  routing T_20_16.glb_netwk_6 <X> T_20_16.wire_logic_cluster/lc_7/clk
 (2 2)  (1038 258)  (1038 258)  Enable bit of Mux _global_links/clk_mux => glb_netwk_6 wire_logic_cluster/lc_7/clk
 (22 6)  (1058 262)  (1058 262)  Enable bit of Mux _local_links/g1_mux_7 => sp4_r_v_b_31 lc_trk_g1_7
 (26 6)  (1062 262)  (1062 262)  routing T_20_16.lc_trk_g2_7 <X> T_20_16.wire_logic_cluster/lc_3/in_0
 (27 6)  (1063 262)  (1063 262)  routing T_20_16.lc_trk_g3_3 <X> T_20_16.wire_logic_cluster/lc_3/in_1
 (28 6)  (1064 262)  (1064 262)  routing T_20_16.lc_trk_g3_3 <X> T_20_16.wire_logic_cluster/lc_3/in_1
 (29 6)  (1065 262)  (1065 262)  Enable bit of Mux _logic_cluster/lcb1_3 => lc_trk_g3_3 wire_logic_cluster/lc_3/in_1
 (31 6)  (1067 262)  (1067 262)  routing T_20_16.lc_trk_g1_7 <X> T_20_16.wire_logic_cluster/lc_3/in_3
 (32 6)  (1068 262)  (1068 262)  Enable bit of Mux _logic_cluster/lcb3_3 => lc_trk_g1_7 wire_logic_cluster/lc_3/in_3
 (34 6)  (1070 262)  (1070 262)  routing T_20_16.lc_trk_g1_7 <X> T_20_16.wire_logic_cluster/lc_3/in_3
 (41 6)  (1077 262)  (1077 262)  LC_3 Logic Functioning bit
 (43 6)  (1079 262)  (1079 262)  LC_3 Logic Functioning bit
 (45 6)  (1081 262)  (1081 262)  LC_3 Logic Functioning bit
 (21 7)  (1057 263)  (1057 263)  routing T_20_16.sp4_r_v_b_31 <X> T_20_16.lc_trk_g1_7
 (26 7)  (1062 263)  (1062 263)  routing T_20_16.lc_trk_g2_7 <X> T_20_16.wire_logic_cluster/lc_3/in_0
 (28 7)  (1064 263)  (1064 263)  routing T_20_16.lc_trk_g2_7 <X> T_20_16.wire_logic_cluster/lc_3/in_0
 (29 7)  (1065 263)  (1065 263)  Enable bit of Mux _logic_cluster/lcb0_3 => lc_trk_g2_7 wire_logic_cluster/lc_3/in_0
 (30 7)  (1066 263)  (1066 263)  routing T_20_16.lc_trk_g3_3 <X> T_20_16.wire_logic_cluster/lc_3/in_1
 (31 7)  (1067 263)  (1067 263)  routing T_20_16.lc_trk_g1_7 <X> T_20_16.wire_logic_cluster/lc_3/in_3
 (36 7)  (1072 263)  (1072 263)  LC_3 Logic Functioning bit
 (38 7)  (1074 263)  (1074 263)  LC_3 Logic Functioning bit
 (22 10)  (1058 266)  (1058 266)  Enable bit of Mux _local_links/g2_mux_7 => sp12_v_b_23 lc_trk_g2_7
 (23 10)  (1059 266)  (1059 266)  routing T_20_16.sp12_v_b_23 <X> T_20_16.lc_trk_g2_7
 (21 11)  (1057 267)  (1057 267)  routing T_20_16.sp12_v_b_23 <X> T_20_16.lc_trk_g2_7
 (21 12)  (1057 268)  (1057 268)  routing T_20_16.sp12_v_t_0 <X> T_20_16.lc_trk_g3_3
 (22 12)  (1058 268)  (1058 268)  Enable bit of Mux _local_links/g3_mux_3 => sp12_v_t_0 lc_trk_g3_3
 (24 12)  (1060 268)  (1060 268)  routing T_20_16.sp12_v_t_0 <X> T_20_16.lc_trk_g3_3
 (19 13)  (1055 269)  (1055 269)  Enable bit of Mux _span_links/cross_mux_horz_0 => sp12_h_r_0 sp4_h_l_1
 (21 13)  (1057 269)  (1057 269)  routing T_20_16.sp12_v_t_0 <X> T_20_16.lc_trk_g3_3


LogicTile_21_16

 (3 1)  (1093 257)  (1093 257)  routing T_21_16.sp12_h_l_23 <X> T_21_16.sp12_v_b_0


RAM_Tile_25_16

 (3 1)  (1309 257)  (1309 257)  routing T_25_16.sp12_h_l_23 <X> T_25_16.sp12_v_b_0


LogicTile_28_16

 (3 2)  (1459 258)  (1459 258)  routing T_28_16.sp12_h_r_0 <X> T_28_16.sp12_h_l_23
 (3 3)  (1459 259)  (1459 259)  routing T_28_16.sp12_h_r_0 <X> T_28_16.sp12_h_l_23


LogicTile_32_16

 (3 2)  (1675 258)  (1675 258)  routing T_32_16.sp12_h_r_0 <X> T_32_16.sp12_h_l_23
 (3 3)  (1675 259)  (1675 259)  routing T_32_16.sp12_h_r_0 <X> T_32_16.sp12_h_l_23


IO_Tile_33_16

 (3 1)  (1729 257)  (1729 257)  IO control bit: GIORIGHT1_REN_1

 (17 1)  (1743 257)  (1743 257)  Enable bit of Mux _out_links/OutMuxa_0 => wire_io_cluster/io_0/D_IN_0 span12_horz_0
 (17 2)  (1743 258)  (1743 258)  Enable bit of Mux _out_links/OutMuxb_0 => wire_io_cluster/io_0/D_IN_0 span12_horz_8
 (17 3)  (1743 259)  (1743 259)  IOB_0 IO Functioning bit
 (14 4)  (1740 260)  (1740 260)  routing T_33_16.lc_trk_g1_6 <X> T_33_16.wire_gbuf/in
 (15 4)  (1741 260)  (1741 260)  Enable bit of Mux _fablink/Mux => lc_trk_g1_6 wire_gbuf/in
 (14 5)  (1740 261)  (1740 261)  routing T_33_16.lc_trk_g1_6 <X> T_33_16.wire_gbuf/in
 (15 5)  (1741 261)  (1741 261)  routing T_33_16.lc_trk_g1_6 <X> T_33_16.wire_gbuf/in
 (2 6)  (1728 262)  (1728 262)  IO control bit: GIORIGHT1_REN_0

 (3 9)  (1729 265)  (1729 265)  IO control bit: GIORIGHT1_IE_0

 (4 15)  (1730 271)  (1730 271)  routing T_33_16.span4_vert_b_6 <X> T_33_16.lc_trk_g1_6
 (5 15)  (1731 271)  (1731 271)  routing T_33_16.span4_vert_b_6 <X> T_33_16.lc_trk_g1_6
 (7 15)  (1733 271)  (1733 271)  Enable bit of Mux _local_links/g1_mux_6 => span4_vert_b_6 lc_trk_g1_6


IO_Tile_0_15

 (3 1)  (14 241)  (14 241)  IO control bit: BIOLEFT_REN_1

 (2 6)  (15 246)  (15 246)  IO control bit: BIOLEFT_REN_0



LogicTile_4_15

 (3 4)  (183 244)  (183 244)  routing T_4_15.sp12_v_t_23 <X> T_4_15.sp12_h_r_0


LogicTile_7_15

 (3 4)  (345 244)  (345 244)  routing T_7_15.sp12_v_b_0 <X> T_7_15.sp12_h_r_0
 (3 5)  (345 245)  (345 245)  routing T_7_15.sp12_v_b_0 <X> T_7_15.sp12_h_r_0


LogicTile_11_15

 (26 2)  (572 242)  (572 242)  routing T_11_15.lc_trk_g2_7 <X> T_11_15.wire_logic_cluster/lc_1/in_0
 (27 2)  (573 242)  (573 242)  routing T_11_15.lc_trk_g3_3 <X> T_11_15.wire_logic_cluster/lc_1/in_1
 (28 2)  (574 242)  (574 242)  routing T_11_15.lc_trk_g3_3 <X> T_11_15.wire_logic_cluster/lc_1/in_1
 (29 2)  (575 242)  (575 242)  Enable bit of Mux _logic_cluster/lcb1_1 => lc_trk_g3_3 wire_logic_cluster/lc_1/in_1
 (32 2)  (578 242)  (578 242)  Enable bit of Mux _logic_cluster/lcb3_1 => lc_trk_g2_0 wire_logic_cluster/lc_1/in_3
 (33 2)  (579 242)  (579 242)  routing T_11_15.lc_trk_g2_0 <X> T_11_15.wire_logic_cluster/lc_1/in_3
 (37 2)  (583 242)  (583 242)  LC_1 Logic Functioning bit
 (41 2)  (587 242)  (587 242)  LC_1 Logic Functioning bit
 (43 2)  (589 242)  (589 242)  LC_1 Logic Functioning bit
 (26 3)  (572 243)  (572 243)  routing T_11_15.lc_trk_g2_7 <X> T_11_15.wire_logic_cluster/lc_1/in_0
 (28 3)  (574 243)  (574 243)  routing T_11_15.lc_trk_g2_7 <X> T_11_15.wire_logic_cluster/lc_1/in_0
 (29 3)  (575 243)  (575 243)  Enable bit of Mux _logic_cluster/lcb0_1 => lc_trk_g2_7 wire_logic_cluster/lc_1/in_0
 (30 3)  (576 243)  (576 243)  routing T_11_15.lc_trk_g3_3 <X> T_11_15.wire_logic_cluster/lc_1/in_1
 (32 3)  (578 243)  (578 243)  Enable bit of Mux _logic_cluster/lcb2_1 => lc_trk_g3_2 input_2_1
 (33 3)  (579 243)  (579 243)  routing T_11_15.lc_trk_g3_2 <X> T_11_15.input_2_1
 (34 3)  (580 243)  (580 243)  routing T_11_15.lc_trk_g3_2 <X> T_11_15.input_2_1
 (35 3)  (581 243)  (581 243)  routing T_11_15.lc_trk_g3_2 <X> T_11_15.input_2_1
 (36 3)  (582 243)  (582 243)  LC_1 Logic Functioning bit
 (13 9)  (559 249)  (559 249)  routing T_11_15.sp4_v_t_38 <X> T_11_15.sp4_h_r_8
 (16 9)  (562 249)  (562 249)  routing T_11_15.sp12_v_b_8 <X> T_11_15.lc_trk_g2_0
 (17 9)  (563 249)  (563 249)  Enable bit of Mux _local_links/g2_mux_0 => sp12_v_b_8 lc_trk_g2_0
 (22 10)  (568 250)  (568 250)  Enable bit of Mux _local_links/g2_mux_7 => sp4_r_v_b_39 lc_trk_g2_7
 (21 11)  (567 251)  (567 251)  routing T_11_15.sp4_r_v_b_39 <X> T_11_15.lc_trk_g2_7
 (21 12)  (567 252)  (567 252)  routing T_11_15.sp4_h_r_35 <X> T_11_15.lc_trk_g3_3
 (22 12)  (568 252)  (568 252)  Enable bit of Mux _local_links/g3_mux_3 => sp4_h_r_35 lc_trk_g3_3
 (23 12)  (569 252)  (569 252)  routing T_11_15.sp4_h_r_35 <X> T_11_15.lc_trk_g3_3
 (24 12)  (570 252)  (570 252)  routing T_11_15.sp4_h_r_35 <X> T_11_15.lc_trk_g3_3
 (22 13)  (568 253)  (568 253)  Enable bit of Mux _local_links/g3_mux_2 => sp4_v_b_42 lc_trk_g3_2
 (23 13)  (569 253)  (569 253)  routing T_11_15.sp4_v_b_42 <X> T_11_15.lc_trk_g3_2
 (24 13)  (570 253)  (570 253)  routing T_11_15.sp4_v_b_42 <X> T_11_15.lc_trk_g3_2


LogicTile_12_15

 (17 0)  (617 240)  (617 240)  Enable bit of Mux _local_links/g0_mux_1 => sp4_r_v_b_34 lc_trk_g0_1
 (22 0)  (622 240)  (622 240)  Enable bit of Mux _local_links/g0_mux_3 => sp4_r_v_b_32 lc_trk_g0_3
 (26 0)  (626 240)  (626 240)  routing T_12_15.lc_trk_g2_6 <X> T_12_15.wire_logic_cluster/lc_0/in_0
 (28 0)  (628 240)  (628 240)  routing T_12_15.lc_trk_g2_5 <X> T_12_15.wire_logic_cluster/lc_0/in_1
 (29 0)  (629 240)  (629 240)  Enable bit of Mux _logic_cluster/lcb1_0 => lc_trk_g2_5 wire_logic_cluster/lc_0/in_1
 (30 0)  (630 240)  (630 240)  routing T_12_15.lc_trk_g2_5 <X> T_12_15.wire_logic_cluster/lc_0/in_1
 (32 0)  (632 240)  (632 240)  Enable bit of Mux _logic_cluster/lcb3_0 => lc_trk_g2_3 wire_logic_cluster/lc_0/in_3
 (33 0)  (633 240)  (633 240)  routing T_12_15.lc_trk_g2_3 <X> T_12_15.wire_logic_cluster/lc_0/in_3
 (36 0)  (636 240)  (636 240)  LC_0 Logic Functioning bit
 (37 0)  (637 240)  (637 240)  LC_0 Logic Functioning bit
 (38 0)  (638 240)  (638 240)  LC_0 Logic Functioning bit
 (39 0)  (639 240)  (639 240)  LC_0 Logic Functioning bit
 (41 0)  (641 240)  (641 240)  LC_0 Logic Functioning bit
 (42 0)  (642 240)  (642 240)  LC_0 Logic Functioning bit
 (43 0)  (643 240)  (643 240)  LC_0 Logic Functioning bit
 (14 1)  (614 241)  (614 241)  routing T_12_15.top_op_0 <X> T_12_15.lc_trk_g0_0
 (15 1)  (615 241)  (615 241)  routing T_12_15.top_op_0 <X> T_12_15.lc_trk_g0_0
 (17 1)  (617 241)  (617 241)  Enable bit of Mux _local_links/g0_mux_0 => top_op_0 lc_trk_g0_0
 (18 1)  (618 241)  (618 241)  routing T_12_15.sp4_r_v_b_34 <X> T_12_15.lc_trk_g0_1
 (21 1)  (621 241)  (621 241)  routing T_12_15.sp4_r_v_b_32 <X> T_12_15.lc_trk_g0_3
 (26 1)  (626 241)  (626 241)  routing T_12_15.lc_trk_g2_6 <X> T_12_15.wire_logic_cluster/lc_0/in_0
 (28 1)  (628 241)  (628 241)  routing T_12_15.lc_trk_g2_6 <X> T_12_15.wire_logic_cluster/lc_0/in_0
 (29 1)  (629 241)  (629 241)  Enable bit of Mux _logic_cluster/lcb0_0 => lc_trk_g2_6 wire_logic_cluster/lc_0/in_0
 (31 1)  (631 241)  (631 241)  routing T_12_15.lc_trk_g2_3 <X> T_12_15.wire_logic_cluster/lc_0/in_3
 (32 1)  (632 241)  (632 241)  Enable bit of Mux _logic_cluster/lcb2_0 => lc_trk_g3_1 input_2_0
 (33 1)  (633 241)  (633 241)  routing T_12_15.lc_trk_g3_1 <X> T_12_15.input_2_0
 (34 1)  (634 241)  (634 241)  routing T_12_15.lc_trk_g3_1 <X> T_12_15.input_2_0
 (36 1)  (636 241)  (636 241)  LC_0 Logic Functioning bit
 (37 1)  (637 241)  (637 241)  LC_0 Logic Functioning bit
 (38 1)  (638 241)  (638 241)  LC_0 Logic Functioning bit
 (39 1)  (639 241)  (639 241)  LC_0 Logic Functioning bit
 (41 1)  (641 241)  (641 241)  LC_0 Logic Functioning bit
 (43 1)  (643 241)  (643 241)  LC_0 Logic Functioning bit
 (0 2)  (600 242)  (600 242)  routing T_12_15.glb_netwk_6 <X> T_12_15.wire_logic_cluster/lc_7/clk
 (1 2)  (601 242)  (601 242)  routing T_12_15.glb_netwk_6 <X> T_12_15.wire_logic_cluster/lc_7/clk
 (2 2)  (602 242)  (602 242)  Enable bit of Mux _global_links/clk_mux => glb_netwk_6 wire_logic_cluster/lc_7/clk
 (22 2)  (622 242)  (622 242)  Enable bit of Mux _local_links/g0_mux_7 => top_op_7 lc_trk_g0_7
 (24 2)  (624 242)  (624 242)  routing T_12_15.top_op_7 <X> T_12_15.lc_trk_g0_7
 (27 2)  (627 242)  (627 242)  routing T_12_15.lc_trk_g3_7 <X> T_12_15.wire_logic_cluster/lc_1/in_1
 (28 2)  (628 242)  (628 242)  routing T_12_15.lc_trk_g3_7 <X> T_12_15.wire_logic_cluster/lc_1/in_1
 (29 2)  (629 242)  (629 242)  Enable bit of Mux _logic_cluster/lcb1_1 => lc_trk_g3_7 wire_logic_cluster/lc_1/in_1
 (30 2)  (630 242)  (630 242)  routing T_12_15.lc_trk_g3_7 <X> T_12_15.wire_logic_cluster/lc_1/in_1
 (32 2)  (632 242)  (632 242)  Enable bit of Mux _logic_cluster/lcb3_1 => lc_trk_g3_1 wire_logic_cluster/lc_1/in_3
 (33 2)  (633 242)  (633 242)  routing T_12_15.lc_trk_g3_1 <X> T_12_15.wire_logic_cluster/lc_1/in_3
 (34 2)  (634 242)  (634 242)  routing T_12_15.lc_trk_g3_1 <X> T_12_15.wire_logic_cluster/lc_1/in_3
 (35 2)  (635 242)  (635 242)  routing T_12_15.lc_trk_g3_4 <X> T_12_15.input_2_1
 (36 2)  (636 242)  (636 242)  LC_1 Logic Functioning bit
 (37 2)  (637 242)  (637 242)  LC_1 Logic Functioning bit
 (38 2)  (638 242)  (638 242)  LC_1 Logic Functioning bit
 (41 2)  (641 242)  (641 242)  LC_1 Logic Functioning bit
 (42 2)  (642 242)  (642 242)  LC_1 Logic Functioning bit
 (43 2)  (643 242)  (643 242)  LC_1 Logic Functioning bit
 (21 3)  (621 243)  (621 243)  routing T_12_15.top_op_7 <X> T_12_15.lc_trk_g0_7
 (29 3)  (629 243)  (629 243)  Enable bit of Mux _logic_cluster/lcb0_1 => lc_trk_g0_1 wire_logic_cluster/lc_1/in_0
 (30 3)  (630 243)  (630 243)  routing T_12_15.lc_trk_g3_7 <X> T_12_15.wire_logic_cluster/lc_1/in_1
 (32 3)  (632 243)  (632 243)  Enable bit of Mux _logic_cluster/lcb2_1 => lc_trk_g3_4 input_2_1
 (33 3)  (633 243)  (633 243)  routing T_12_15.lc_trk_g3_4 <X> T_12_15.input_2_1
 (34 3)  (634 243)  (634 243)  routing T_12_15.lc_trk_g3_4 <X> T_12_15.input_2_1
 (36 3)  (636 243)  (636 243)  LC_1 Logic Functioning bit
 (37 3)  (637 243)  (637 243)  LC_1 Logic Functioning bit
 (38 3)  (638 243)  (638 243)  LC_1 Logic Functioning bit
 (39 3)  (639 243)  (639 243)  LC_1 Logic Functioning bit
 (41 3)  (641 243)  (641 243)  LC_1 Logic Functioning bit
 (42 3)  (642 243)  (642 243)  LC_1 Logic Functioning bit
 (43 3)  (643 243)  (643 243)  LC_1 Logic Functioning bit
 (15 4)  (615 244)  (615 244)  routing T_12_15.lft_op_1 <X> T_12_15.lc_trk_g1_1
 (17 4)  (617 244)  (617 244)  Enable bit of Mux _local_links/g1_mux_1 => lft_op_1 lc_trk_g1_1
 (18 4)  (618 244)  (618 244)  routing T_12_15.lft_op_1 <X> T_12_15.lc_trk_g1_1
 (27 4)  (627 244)  (627 244)  routing T_12_15.lc_trk_g3_0 <X> T_12_15.wire_logic_cluster/lc_2/in_1
 (28 4)  (628 244)  (628 244)  routing T_12_15.lc_trk_g3_0 <X> T_12_15.wire_logic_cluster/lc_2/in_1
 (29 4)  (629 244)  (629 244)  Enable bit of Mux _logic_cluster/lcb1_2 => lc_trk_g3_0 wire_logic_cluster/lc_2/in_1
 (32 4)  (632 244)  (632 244)  Enable bit of Mux _logic_cluster/lcb3_2 => lc_trk_g0_3 wire_logic_cluster/lc_2/in_3
 (36 4)  (636 244)  (636 244)  LC_2 Logic Functioning bit
 (37 4)  (637 244)  (637 244)  LC_2 Logic Functioning bit
 (38 4)  (638 244)  (638 244)  LC_2 Logic Functioning bit
 (40 4)  (640 244)  (640 244)  LC_2 Logic Functioning bit
 (41 4)  (641 244)  (641 244)  LC_2 Logic Functioning bit
 (42 4)  (642 244)  (642 244)  LC_2 Logic Functioning bit
 (43 4)  (643 244)  (643 244)  LC_2 Logic Functioning bit
 (50 4)  (650 244)  (650 244)  Cascade bit: LH_LC02_inmux02_5

 (14 5)  (614 245)  (614 245)  routing T_12_15.sp4_r_v_b_24 <X> T_12_15.lc_trk_g1_0
 (17 5)  (617 245)  (617 245)  Enable bit of Mux _local_links/g1_mux_0 => sp4_r_v_b_24 lc_trk_g1_0
 (29 5)  (629 245)  (629 245)  Enable bit of Mux _logic_cluster/lcb0_2 => lc_trk_g0_0 wire_logic_cluster/lc_2/in_0
 (31 5)  (631 245)  (631 245)  routing T_12_15.lc_trk_g0_3 <X> T_12_15.wire_logic_cluster/lc_2/in_3
 (36 5)  (636 245)  (636 245)  LC_2 Logic Functioning bit
 (37 5)  (637 245)  (637 245)  LC_2 Logic Functioning bit
 (38 5)  (638 245)  (638 245)  LC_2 Logic Functioning bit
 (39 5)  (639 245)  (639 245)  LC_2 Logic Functioning bit
 (40 5)  (640 245)  (640 245)  LC_2 Logic Functioning bit
 (41 5)  (641 245)  (641 245)  LC_2 Logic Functioning bit
 (42 5)  (642 245)  (642 245)  LC_2 Logic Functioning bit
 (43 5)  (643 245)  (643 245)  LC_2 Logic Functioning bit
 (26 6)  (626 246)  (626 246)  routing T_12_15.lc_trk_g1_6 <X> T_12_15.wire_logic_cluster/lc_3/in_0
 (28 6)  (628 246)  (628 246)  routing T_12_15.lc_trk_g2_2 <X> T_12_15.wire_logic_cluster/lc_3/in_1
 (29 6)  (629 246)  (629 246)  Enable bit of Mux _logic_cluster/lcb1_3 => lc_trk_g2_2 wire_logic_cluster/lc_3/in_1
 (32 6)  (632 246)  (632 246)  Enable bit of Mux _logic_cluster/lcb3_3 => lc_trk_g1_1 wire_logic_cluster/lc_3/in_3
 (34 6)  (634 246)  (634 246)  routing T_12_15.lc_trk_g1_1 <X> T_12_15.wire_logic_cluster/lc_3/in_3
 (36 6)  (636 246)  (636 246)  LC_3 Logic Functioning bit
 (38 6)  (638 246)  (638 246)  LC_3 Logic Functioning bit
 (43 6)  (643 246)  (643 246)  LC_3 Logic Functioning bit
 (45 6)  (645 246)  (645 246)  LC_3 Logic Functioning bit
 (47 6)  (647 246)  (647 246)  Enable bit of Mux _out_links/OutMux5_3 => wire_logic_cluster/lc_3/out sp12_h_r_14
 (50 6)  (650 246)  (650 246)  Cascade bit: LH_LC03_inmux02_5

 (53 6)  (653 246)  (653 246)  Enable bit of Mux _out_links/OutMuxa_3 => wire_logic_cluster/lc_3/out sp4_r_v_b_23
 (22 7)  (622 247)  (622 247)  Enable bit of Mux _local_links/g1_mux_6 => sp12_h_r_14 lc_trk_g1_6
 (23 7)  (623 247)  (623 247)  routing T_12_15.sp12_h_r_14 <X> T_12_15.lc_trk_g1_6
 (26 7)  (626 247)  (626 247)  routing T_12_15.lc_trk_g1_6 <X> T_12_15.wire_logic_cluster/lc_3/in_0
 (27 7)  (627 247)  (627 247)  routing T_12_15.lc_trk_g1_6 <X> T_12_15.wire_logic_cluster/lc_3/in_0
 (29 7)  (629 247)  (629 247)  Enable bit of Mux _logic_cluster/lcb0_3 => lc_trk_g1_6 wire_logic_cluster/lc_3/in_0
 (30 7)  (630 247)  (630 247)  routing T_12_15.lc_trk_g2_2 <X> T_12_15.wire_logic_cluster/lc_3/in_1
 (36 7)  (636 247)  (636 247)  LC_3 Logic Functioning bit
 (37 7)  (637 247)  (637 247)  LC_3 Logic Functioning bit
 (38 7)  (638 247)  (638 247)  LC_3 Logic Functioning bit
 (39 7)  (639 247)  (639 247)  LC_3 Logic Functioning bit
 (40 7)  (640 247)  (640 247)  LC_3 Logic Functioning bit
 (42 7)  (642 247)  (642 247)  LC_3 Logic Functioning bit
 (43 7)  (643 247)  (643 247)  LC_3 Logic Functioning bit
 (44 7)  (644 247)  (644 247)  LC_3 Logic Functioning bit
 (22 8)  (622 248)  (622 248)  Enable bit of Mux _local_links/g2_mux_3 => sp12_v_b_19 lc_trk_g2_3
 (23 8)  (623 248)  (623 248)  routing T_12_15.sp12_v_b_19 <X> T_12_15.lc_trk_g2_3
 (4 9)  (604 249)  (604 249)  routing T_12_15.sp4_v_t_36 <X> T_12_15.sp4_h_r_6
 (21 9)  (621 249)  (621 249)  routing T_12_15.sp12_v_b_19 <X> T_12_15.lc_trk_g2_3
 (22 9)  (622 249)  (622 249)  Enable bit of Mux _local_links/g2_mux_2 => tnr_op_2 lc_trk_g2_2
 (24 9)  (624 249)  (624 249)  routing T_12_15.tnr_op_2 <X> T_12_15.lc_trk_g2_2
 (16 10)  (616 250)  (616 250)  routing T_12_15.sp12_v_b_21 <X> T_12_15.lc_trk_g2_5
 (17 10)  (617 250)  (617 250)  Enable bit of Mux _local_links/g2_mux_5 => sp12_v_b_21 lc_trk_g2_5
 (21 10)  (621 250)  (621 250)  routing T_12_15.sp4_v_t_26 <X> T_12_15.lc_trk_g2_7
 (22 10)  (622 250)  (622 250)  Enable bit of Mux _local_links/g2_mux_7 => sp4_v_t_26 lc_trk_g2_7
 (23 10)  (623 250)  (623 250)  routing T_12_15.sp4_v_t_26 <X> T_12_15.lc_trk_g2_7
 (29 10)  (629 250)  (629 250)  Enable bit of Mux _logic_cluster/lcb1_5 => lc_trk_g0_0 wire_logic_cluster/lc_5/in_1
 (32 10)  (632 250)  (632 250)  Enable bit of Mux _logic_cluster/lcb3_5 => lc_trk_g3_3 wire_logic_cluster/lc_5/in_3
 (33 10)  (633 250)  (633 250)  routing T_12_15.lc_trk_g3_3 <X> T_12_15.wire_logic_cluster/lc_5/in_3
 (34 10)  (634 250)  (634 250)  routing T_12_15.lc_trk_g3_3 <X> T_12_15.wire_logic_cluster/lc_5/in_3
 (35 10)  (635 250)  (635 250)  routing T_12_15.lc_trk_g2_7 <X> T_12_15.input_2_5
 (36 10)  (636 250)  (636 250)  LC_5 Logic Functioning bit
 (37 10)  (637 250)  (637 250)  LC_5 Logic Functioning bit
 (38 10)  (638 250)  (638 250)  LC_5 Logic Functioning bit
 (41 10)  (641 250)  (641 250)  LC_5 Logic Functioning bit
 (43 10)  (643 250)  (643 250)  LC_5 Logic Functioning bit
 (18 11)  (618 251)  (618 251)  routing T_12_15.sp12_v_b_21 <X> T_12_15.lc_trk_g2_5
 (21 11)  (621 251)  (621 251)  routing T_12_15.sp4_v_t_26 <X> T_12_15.lc_trk_g2_7
 (22 11)  (622 251)  (622 251)  Enable bit of Mux _local_links/g2_mux_6 => sp4_r_v_b_38 lc_trk_g2_6
 (25 11)  (625 251)  (625 251)  routing T_12_15.sp4_r_v_b_38 <X> T_12_15.lc_trk_g2_6
 (27 11)  (627 251)  (627 251)  routing T_12_15.lc_trk_g1_0 <X> T_12_15.wire_logic_cluster/lc_5/in_0
 (29 11)  (629 251)  (629 251)  Enable bit of Mux _logic_cluster/lcb0_5 => lc_trk_g1_0 wire_logic_cluster/lc_5/in_0
 (31 11)  (631 251)  (631 251)  routing T_12_15.lc_trk_g3_3 <X> T_12_15.wire_logic_cluster/lc_5/in_3
 (32 11)  (632 251)  (632 251)  Enable bit of Mux _logic_cluster/lcb2_5 => lc_trk_g2_7 input_2_5
 (33 11)  (633 251)  (633 251)  routing T_12_15.lc_trk_g2_7 <X> T_12_15.input_2_5
 (35 11)  (635 251)  (635 251)  routing T_12_15.lc_trk_g2_7 <X> T_12_15.input_2_5
 (36 11)  (636 251)  (636 251)  LC_5 Logic Functioning bit
 (38 11)  (638 251)  (638 251)  LC_5 Logic Functioning bit
 (41 11)  (641 251)  (641 251)  LC_5 Logic Functioning bit
 (43 11)  (643 251)  (643 251)  LC_5 Logic Functioning bit
 (14 12)  (614 252)  (614 252)  routing T_12_15.wire_logic_cluster/lc_0/out <X> T_12_15.lc_trk_g3_0
 (15 12)  (615 252)  (615 252)  routing T_12_15.sp4_h_r_41 <X> T_12_15.lc_trk_g3_1
 (16 12)  (616 252)  (616 252)  routing T_12_15.sp4_h_r_41 <X> T_12_15.lc_trk_g3_1
 (17 12)  (617 252)  (617 252)  Enable bit of Mux _local_links/g3_mux_1 => sp4_h_r_41 lc_trk_g3_1
 (18 12)  (618 252)  (618 252)  routing T_12_15.sp4_h_r_41 <X> T_12_15.lc_trk_g3_1
 (22 12)  (622 252)  (622 252)  Enable bit of Mux _local_links/g3_mux_3 => sp4_r_v_b_43 lc_trk_g3_3
 (29 12)  (629 252)  (629 252)  Enable bit of Mux _logic_cluster/lcb1_6 => lc_trk_g0_7 wire_logic_cluster/lc_6/in_1
 (30 12)  (630 252)  (630 252)  routing T_12_15.lc_trk_g0_7 <X> T_12_15.wire_logic_cluster/lc_6/in_1
 (31 12)  (631 252)  (631 252)  routing T_12_15.lc_trk_g3_6 <X> T_12_15.wire_logic_cluster/lc_6/in_3
 (32 12)  (632 252)  (632 252)  Enable bit of Mux _logic_cluster/lcb3_6 => lc_trk_g3_6 wire_logic_cluster/lc_6/in_3
 (33 12)  (633 252)  (633 252)  routing T_12_15.lc_trk_g3_6 <X> T_12_15.wire_logic_cluster/lc_6/in_3
 (34 12)  (634 252)  (634 252)  routing T_12_15.lc_trk_g3_6 <X> T_12_15.wire_logic_cluster/lc_6/in_3
 (36 12)  (636 252)  (636 252)  LC_6 Logic Functioning bit
 (37 12)  (637 252)  (637 252)  LC_6 Logic Functioning bit
 (38 12)  (638 252)  (638 252)  LC_6 Logic Functioning bit
 (39 12)  (639 252)  (639 252)  LC_6 Logic Functioning bit
 (41 12)  (641 252)  (641 252)  LC_6 Logic Functioning bit
 (43 12)  (643 252)  (643 252)  LC_6 Logic Functioning bit
 (45 12)  (645 252)  (645 252)  LC_6 Logic Functioning bit
 (50 12)  (650 252)  (650 252)  Cascade bit: LH_LC06_inmux02_5

 (17 13)  (617 253)  (617 253)  Enable bit of Mux _local_links/g3_mux_0 => wire_logic_cluster/lc_0/out lc_trk_g3_0
 (18 13)  (618 253)  (618 253)  routing T_12_15.sp4_h_r_41 <X> T_12_15.lc_trk_g3_1
 (21 13)  (621 253)  (621 253)  routing T_12_15.sp4_r_v_b_43 <X> T_12_15.lc_trk_g3_3
 (26 13)  (626 253)  (626 253)  routing T_12_15.lc_trk_g2_2 <X> T_12_15.wire_logic_cluster/lc_6/in_0
 (28 13)  (628 253)  (628 253)  routing T_12_15.lc_trk_g2_2 <X> T_12_15.wire_logic_cluster/lc_6/in_0
 (29 13)  (629 253)  (629 253)  Enable bit of Mux _logic_cluster/lcb0_6 => lc_trk_g2_2 wire_logic_cluster/lc_6/in_0
 (30 13)  (630 253)  (630 253)  routing T_12_15.lc_trk_g0_7 <X> T_12_15.wire_logic_cluster/lc_6/in_1
 (31 13)  (631 253)  (631 253)  routing T_12_15.lc_trk_g3_6 <X> T_12_15.wire_logic_cluster/lc_6/in_3
 (36 13)  (636 253)  (636 253)  LC_6 Logic Functioning bit
 (37 13)  (637 253)  (637 253)  LC_6 Logic Functioning bit
 (38 13)  (638 253)  (638 253)  LC_6 Logic Functioning bit
 (42 13)  (642 253)  (642 253)  LC_6 Logic Functioning bit
 (44 13)  (644 253)  (644 253)  LC_6 Logic Functioning bit
 (48 13)  (648 253)  (648 253)  Enable bit of Mux _out_links/OutMux0_6 => wire_logic_cluster/lc_6/out sp4_v_t_1
 (0 14)  (600 254)  (600 254)  routing T_12_15.glb_netwk_4 <X> T_12_15.wire_logic_cluster/lc_7/s_r
 (1 14)  (601 254)  (601 254)  Enable bit of Mux _global_links/set_rst_mux => glb_netwk_4 wire_logic_cluster/lc_7/s_r
 (22 14)  (622 254)  (622 254)  Enable bit of Mux _local_links/g3_mux_7 => sp4_v_b_47 lc_trk_g3_7
 (23 14)  (623 254)  (623 254)  routing T_12_15.sp4_v_b_47 <X> T_12_15.lc_trk_g3_7
 (24 14)  (624 254)  (624 254)  routing T_12_15.sp4_v_b_47 <X> T_12_15.lc_trk_g3_7
 (25 14)  (625 254)  (625 254)  routing T_12_15.wire_logic_cluster/lc_6/out <X> T_12_15.lc_trk_g3_6
 (14 15)  (614 255)  (614 255)  routing T_12_15.sp4_r_v_b_44 <X> T_12_15.lc_trk_g3_4
 (17 15)  (617 255)  (617 255)  Enable bit of Mux _local_links/g3_mux_4 => sp4_r_v_b_44 lc_trk_g3_4
 (22 15)  (622 255)  (622 255)  Enable bit of Mux _local_links/g3_mux_6 => wire_logic_cluster/lc_6/out lc_trk_g3_6


LogicTile_13_15

 (21 0)  (675 240)  (675 240)  routing T_13_15.sp4_h_r_19 <X> T_13_15.lc_trk_g0_3
 (22 0)  (676 240)  (676 240)  Enable bit of Mux _local_links/g0_mux_3 => sp4_h_r_19 lc_trk_g0_3
 (23 0)  (677 240)  (677 240)  routing T_13_15.sp4_h_r_19 <X> T_13_15.lc_trk_g0_3
 (24 0)  (678 240)  (678 240)  routing T_13_15.sp4_h_r_19 <X> T_13_15.lc_trk_g0_3
 (28 0)  (682 240)  (682 240)  routing T_13_15.lc_trk_g2_5 <X> T_13_15.wire_logic_cluster/lc_0/in_1
 (29 0)  (683 240)  (683 240)  Enable bit of Mux _logic_cluster/lcb1_0 => lc_trk_g2_5 wire_logic_cluster/lc_0/in_1
 (30 0)  (684 240)  (684 240)  routing T_13_15.lc_trk_g2_5 <X> T_13_15.wire_logic_cluster/lc_0/in_1
 (32 0)  (686 240)  (686 240)  Enable bit of Mux _logic_cluster/lcb3_0 => lc_trk_g3_2 wire_logic_cluster/lc_0/in_3
 (33 0)  (687 240)  (687 240)  routing T_13_15.lc_trk_g3_2 <X> T_13_15.wire_logic_cluster/lc_0/in_3
 (34 0)  (688 240)  (688 240)  routing T_13_15.lc_trk_g3_2 <X> T_13_15.wire_logic_cluster/lc_0/in_3
 (37 0)  (691 240)  (691 240)  LC_0 Logic Functioning bit
 (39 0)  (693 240)  (693 240)  LC_0 Logic Functioning bit
 (21 1)  (675 241)  (675 241)  routing T_13_15.sp4_h_r_19 <X> T_13_15.lc_trk_g0_3
 (31 1)  (685 241)  (685 241)  routing T_13_15.lc_trk_g3_2 <X> T_13_15.wire_logic_cluster/lc_0/in_3
 (37 1)  (691 241)  (691 241)  LC_0 Logic Functioning bit
 (39 1)  (693 241)  (693 241)  LC_0 Logic Functioning bit
 (0 2)  (654 242)  (654 242)  routing T_13_15.glb_netwk_6 <X> T_13_15.wire_logic_cluster/lc_7/clk
 (1 2)  (655 242)  (655 242)  routing T_13_15.glb_netwk_6 <X> T_13_15.wire_logic_cluster/lc_7/clk
 (2 2)  (656 242)  (656 242)  Enable bit of Mux _global_links/clk_mux => glb_netwk_6 wire_logic_cluster/lc_7/clk
 (28 2)  (682 242)  (682 242)  routing T_13_15.lc_trk_g2_6 <X> T_13_15.wire_logic_cluster/lc_1/in_1
 (29 2)  (683 242)  (683 242)  Enable bit of Mux _logic_cluster/lcb1_1 => lc_trk_g2_6 wire_logic_cluster/lc_1/in_1
 (30 2)  (684 242)  (684 242)  routing T_13_15.lc_trk_g2_6 <X> T_13_15.wire_logic_cluster/lc_1/in_1
 (32 2)  (686 242)  (686 242)  Enable bit of Mux _logic_cluster/lcb3_1 => lc_trk_g3_1 wire_logic_cluster/lc_1/in_3
 (33 2)  (687 242)  (687 242)  routing T_13_15.lc_trk_g3_1 <X> T_13_15.wire_logic_cluster/lc_1/in_3
 (34 2)  (688 242)  (688 242)  routing T_13_15.lc_trk_g3_1 <X> T_13_15.wire_logic_cluster/lc_1/in_3
 (36 2)  (690 242)  (690 242)  LC_1 Logic Functioning bit
 (37 2)  (691 242)  (691 242)  LC_1 Logic Functioning bit
 (38 2)  (692 242)  (692 242)  LC_1 Logic Functioning bit
 (39 2)  (693 242)  (693 242)  LC_1 Logic Functioning bit
 (40 2)  (694 242)  (694 242)  LC_1 Logic Functioning bit
 (41 2)  (695 242)  (695 242)  LC_1 Logic Functioning bit
 (42 2)  (696 242)  (696 242)  LC_1 Logic Functioning bit
 (43 2)  (697 242)  (697 242)  LC_1 Logic Functioning bit
 (27 3)  (681 243)  (681 243)  routing T_13_15.lc_trk_g3_0 <X> T_13_15.wire_logic_cluster/lc_1/in_0
 (28 3)  (682 243)  (682 243)  routing T_13_15.lc_trk_g3_0 <X> T_13_15.wire_logic_cluster/lc_1/in_0
 (29 3)  (683 243)  (683 243)  Enable bit of Mux _logic_cluster/lcb0_1 => lc_trk_g3_0 wire_logic_cluster/lc_1/in_0
 (30 3)  (684 243)  (684 243)  routing T_13_15.lc_trk_g2_6 <X> T_13_15.wire_logic_cluster/lc_1/in_1
 (32 3)  (686 243)  (686 243)  Enable bit of Mux _logic_cluster/lcb2_1 => lc_trk_g0_3 input_2_1
 (35 3)  (689 243)  (689 243)  routing T_13_15.lc_trk_g0_3 <X> T_13_15.input_2_1
 (36 3)  (690 243)  (690 243)  LC_1 Logic Functioning bit
 (37 3)  (691 243)  (691 243)  LC_1 Logic Functioning bit
 (38 3)  (692 243)  (692 243)  LC_1 Logic Functioning bit
 (39 3)  (693 243)  (693 243)  LC_1 Logic Functioning bit
 (41 3)  (695 243)  (695 243)  LC_1 Logic Functioning bit
 (42 3)  (696 243)  (696 243)  LC_1 Logic Functioning bit
 (43 3)  (697 243)  (697 243)  LC_1 Logic Functioning bit
 (1 4)  (655 244)  (655 244)  Enable bit of Mux _global_links/ce_mux => lc_trk_g1_3 wire_logic_cluster/lc_7/cen
 (2 4)  (656 244)  (656 244)  Enable bit of Mux _span_links/cross_mux_horz_6 => sp12_h_r_12 sp4_h_l_7
 (22 4)  (676 244)  (676 244)  Enable bit of Mux _local_links/g1_mux_3 => top_op_3 lc_trk_g1_3
 (24 4)  (678 244)  (678 244)  routing T_13_15.top_op_3 <X> T_13_15.lc_trk_g1_3
 (28 4)  (682 244)  (682 244)  routing T_13_15.lc_trk_g2_5 <X> T_13_15.wire_logic_cluster/lc_2/in_1
 (29 4)  (683 244)  (683 244)  Enable bit of Mux _logic_cluster/lcb1_2 => lc_trk_g2_5 wire_logic_cluster/lc_2/in_1
 (30 4)  (684 244)  (684 244)  routing T_13_15.lc_trk_g2_5 <X> T_13_15.wire_logic_cluster/lc_2/in_1
 (31 4)  (685 244)  (685 244)  routing T_13_15.lc_trk_g3_6 <X> T_13_15.wire_logic_cluster/lc_2/in_3
 (32 4)  (686 244)  (686 244)  Enable bit of Mux _logic_cluster/lcb3_2 => lc_trk_g3_6 wire_logic_cluster/lc_2/in_3
 (33 4)  (687 244)  (687 244)  routing T_13_15.lc_trk_g3_6 <X> T_13_15.wire_logic_cluster/lc_2/in_3
 (34 4)  (688 244)  (688 244)  routing T_13_15.lc_trk_g3_6 <X> T_13_15.wire_logic_cluster/lc_2/in_3
 (36 4)  (690 244)  (690 244)  LC_2 Logic Functioning bit
 (37 4)  (691 244)  (691 244)  LC_2 Logic Functioning bit
 (41 4)  (695 244)  (695 244)  LC_2 Logic Functioning bit
 (42 4)  (696 244)  (696 244)  LC_2 Logic Functioning bit
 (43 4)  (697 244)  (697 244)  LC_2 Logic Functioning bit
 (45 4)  (699 244)  (699 244)  LC_2 Logic Functioning bit
 (50 4)  (704 244)  (704 244)  Cascade bit: LH_LC02_inmux02_5

 (52 4)  (706 244)  (706 244)  Enable bit of Mux _out_links/OutMux4_2 => wire_logic_cluster/lc_2/out sp12_v_b_20
 (0 5)  (654 245)  (654 245)  routing T_13_15.lc_trk_g1_3 <X> T_13_15.wire_logic_cluster/lc_7/cen
 (1 5)  (655 245)  (655 245)  routing T_13_15.lc_trk_g1_3 <X> T_13_15.wire_logic_cluster/lc_7/cen
 (21 5)  (675 245)  (675 245)  routing T_13_15.top_op_3 <X> T_13_15.lc_trk_g1_3
 (28 5)  (682 245)  (682 245)  routing T_13_15.lc_trk_g2_0 <X> T_13_15.wire_logic_cluster/lc_2/in_0
 (29 5)  (683 245)  (683 245)  Enable bit of Mux _logic_cluster/lcb0_2 => lc_trk_g2_0 wire_logic_cluster/lc_2/in_0
 (31 5)  (685 245)  (685 245)  routing T_13_15.lc_trk_g3_6 <X> T_13_15.wire_logic_cluster/lc_2/in_3
 (36 5)  (690 245)  (690 245)  LC_2 Logic Functioning bit
 (37 5)  (691 245)  (691 245)  LC_2 Logic Functioning bit
 (39 5)  (693 245)  (693 245)  LC_2 Logic Functioning bit
 (40 5)  (694 245)  (694 245)  LC_2 Logic Functioning bit
 (42 5)  (696 245)  (696 245)  LC_2 Logic Functioning bit
 (43 5)  (697 245)  (697 245)  LC_2 Logic Functioning bit
 (44 5)  (698 245)  (698 245)  LC_2 Logic Functioning bit
 (46 5)  (700 245)  (700 245)  Enable bit of Mux _out_links/OutMux6_2 => wire_logic_cluster/lc_2/out sp4_h_r_4
 (48 5)  (702 245)  (702 245)  Enable bit of Mux _out_links/OutMux1_2 => wire_logic_cluster/lc_2/out sp4_v_t_9
 (8 6)  (662 246)  (662 246)  routing T_13_15.sp4_v_t_47 <X> T_13_15.sp4_h_l_41
 (9 6)  (663 246)  (663 246)  routing T_13_15.sp4_v_t_47 <X> T_13_15.sp4_h_l_41
 (10 6)  (664 246)  (664 246)  routing T_13_15.sp4_v_t_47 <X> T_13_15.sp4_h_l_41
 (14 8)  (668 248)  (668 248)  routing T_13_15.sp4_v_b_24 <X> T_13_15.lc_trk_g2_0
 (16 9)  (670 249)  (670 249)  routing T_13_15.sp4_v_b_24 <X> T_13_15.lc_trk_g2_0
 (17 9)  (671 249)  (671 249)  Enable bit of Mux _local_links/g2_mux_0 => sp4_v_b_24 lc_trk_g2_0
 (16 10)  (670 250)  (670 250)  routing T_13_15.sp12_v_t_10 <X> T_13_15.lc_trk_g2_5
 (17 10)  (671 250)  (671 250)  Enable bit of Mux _local_links/g2_mux_5 => sp12_v_t_10 lc_trk_g2_5
 (22 11)  (676 251)  (676 251)  Enable bit of Mux _local_links/g2_mux_6 => sp4_v_b_46 lc_trk_g2_6
 (23 11)  (677 251)  (677 251)  routing T_13_15.sp4_v_b_46 <X> T_13_15.lc_trk_g2_6
 (24 11)  (678 251)  (678 251)  routing T_13_15.sp4_v_b_46 <X> T_13_15.lc_trk_g2_6
 (16 12)  (670 252)  (670 252)  routing T_13_15.sp4_v_b_33 <X> T_13_15.lc_trk_g3_1
 (17 12)  (671 252)  (671 252)  Enable bit of Mux _local_links/g3_mux_1 => sp4_v_b_33 lc_trk_g3_1
 (18 12)  (672 252)  (672 252)  routing T_13_15.sp4_v_b_33 <X> T_13_15.lc_trk_g3_1
 (14 13)  (668 253)  (668 253)  routing T_13_15.sp12_v_b_16 <X> T_13_15.lc_trk_g3_0
 (16 13)  (670 253)  (670 253)  routing T_13_15.sp12_v_b_16 <X> T_13_15.lc_trk_g3_0
 (17 13)  (671 253)  (671 253)  Enable bit of Mux _local_links/g3_mux_0 => sp12_v_b_16 lc_trk_g3_0
 (18 13)  (672 253)  (672 253)  routing T_13_15.sp4_v_b_33 <X> T_13_15.lc_trk_g3_1
 (22 13)  (676 253)  (676 253)  Enable bit of Mux _local_links/g3_mux_2 => sp4_v_b_42 lc_trk_g3_2
 (23 13)  (677 253)  (677 253)  routing T_13_15.sp4_v_b_42 <X> T_13_15.lc_trk_g3_2
 (24 13)  (678 253)  (678 253)  routing T_13_15.sp4_v_b_42 <X> T_13_15.lc_trk_g3_2
 (0 14)  (654 254)  (654 254)  routing T_13_15.glb_netwk_4 <X> T_13_15.wire_logic_cluster/lc_7/s_r
 (1 14)  (655 254)  (655 254)  Enable bit of Mux _global_links/set_rst_mux => glb_netwk_4 wire_logic_cluster/lc_7/s_r
 (12 14)  (666 254)  (666 254)  routing T_13_15.sp4_v_t_46 <X> T_13_15.sp4_h_l_46
 (25 14)  (679 254)  (679 254)  routing T_13_15.sp4_v_b_38 <X> T_13_15.lc_trk_g3_6
 (11 15)  (665 255)  (665 255)  routing T_13_15.sp4_v_t_46 <X> T_13_15.sp4_h_l_46
 (22 15)  (676 255)  (676 255)  Enable bit of Mux _local_links/g3_mux_6 => sp4_v_b_38 lc_trk_g3_6
 (23 15)  (677 255)  (677 255)  routing T_13_15.sp4_v_b_38 <X> T_13_15.lc_trk_g3_6
 (25 15)  (679 255)  (679 255)  routing T_13_15.sp4_v_b_38 <X> T_13_15.lc_trk_g3_6


LogicTile_14_15

 (3 0)  (711 240)  (711 240)  routing T_14_15.sp12_h_r_0 <X> T_14_15.sp12_v_b_0
 (14 0)  (722 240)  (722 240)  routing T_14_15.wire_logic_cluster/lc_0/out <X> T_14_15.lc_trk_g0_0
 (21 0)  (729 240)  (729 240)  routing T_14_15.wire_logic_cluster/lc_3/out <X> T_14_15.lc_trk_g0_3
 (22 0)  (730 240)  (730 240)  Enable bit of Mux _local_links/g0_mux_3 => wire_logic_cluster/lc_3/out lc_trk_g0_3
 (26 0)  (734 240)  (734 240)  routing T_14_15.lc_trk_g3_7 <X> T_14_15.wire_logic_cluster/lc_0/in_0
 (27 0)  (735 240)  (735 240)  routing T_14_15.lc_trk_g1_2 <X> T_14_15.wire_logic_cluster/lc_0/in_1
 (29 0)  (737 240)  (737 240)  Enable bit of Mux _logic_cluster/lcb1_0 => lc_trk_g1_2 wire_logic_cluster/lc_0/in_1
 (31 0)  (739 240)  (739 240)  routing T_14_15.lc_trk_g1_4 <X> T_14_15.wire_logic_cluster/lc_0/in_3
 (32 0)  (740 240)  (740 240)  Enable bit of Mux _logic_cluster/lcb3_0 => lc_trk_g1_4 wire_logic_cluster/lc_0/in_3
 (34 0)  (742 240)  (742 240)  routing T_14_15.lc_trk_g1_4 <X> T_14_15.wire_logic_cluster/lc_0/in_3
 (36 0)  (744 240)  (744 240)  LC_0 Logic Functioning bit
 (38 0)  (746 240)  (746 240)  LC_0 Logic Functioning bit
 (42 0)  (750 240)  (750 240)  LC_0 Logic Functioning bit
 (43 0)  (751 240)  (751 240)  LC_0 Logic Functioning bit
 (45 0)  (753 240)  (753 240)  LC_0 Logic Functioning bit
 (3 1)  (711 241)  (711 241)  routing T_14_15.sp12_h_r_0 <X> T_14_15.sp12_v_b_0
 (17 1)  (725 241)  (725 241)  Enable bit of Mux _local_links/g0_mux_0 => wire_logic_cluster/lc_0/out lc_trk_g0_0
 (22 1)  (730 241)  (730 241)  Enable bit of Mux _local_links/g0_mux_2 => sp4_r_v_b_26 lc_trk_g0_2
 (26 1)  (734 241)  (734 241)  routing T_14_15.lc_trk_g3_7 <X> T_14_15.wire_logic_cluster/lc_0/in_0
 (27 1)  (735 241)  (735 241)  routing T_14_15.lc_trk_g3_7 <X> T_14_15.wire_logic_cluster/lc_0/in_0
 (28 1)  (736 241)  (736 241)  routing T_14_15.lc_trk_g3_7 <X> T_14_15.wire_logic_cluster/lc_0/in_0
 (29 1)  (737 241)  (737 241)  Enable bit of Mux _logic_cluster/lcb0_0 => lc_trk_g3_7 wire_logic_cluster/lc_0/in_0
 (30 1)  (738 241)  (738 241)  routing T_14_15.lc_trk_g1_2 <X> T_14_15.wire_logic_cluster/lc_0/in_1
 (32 1)  (740 241)  (740 241)  Enable bit of Mux _logic_cluster/lcb2_0 => lc_trk_g0_0 input_2_0
 (42 1)  (750 241)  (750 241)  LC_0 Logic Functioning bit
 (43 1)  (751 241)  (751 241)  LC_0 Logic Functioning bit
 (0 2)  (708 242)  (708 242)  routing T_14_15.glb_netwk_6 <X> T_14_15.wire_logic_cluster/lc_7/clk
 (1 2)  (709 242)  (709 242)  routing T_14_15.glb_netwk_6 <X> T_14_15.wire_logic_cluster/lc_7/clk
 (2 2)  (710 242)  (710 242)  Enable bit of Mux _global_links/clk_mux => glb_netwk_6 wire_logic_cluster/lc_7/clk
 (17 3)  (725 243)  (725 243)  Enable bit of Mux _local_links/g0_mux_4 => glb2local_0 lc_trk_g0_4
 (14 4)  (722 244)  (722 244)  routing T_14_15.lft_op_0 <X> T_14_15.lc_trk_g1_0
 (21 4)  (729 244)  (729 244)  routing T_14_15.sp12_h_r_3 <X> T_14_15.lc_trk_g1_3
 (22 4)  (730 244)  (730 244)  Enable bit of Mux _local_links/g1_mux_3 => sp12_h_r_3 lc_trk_g1_3
 (24 4)  (732 244)  (732 244)  routing T_14_15.sp12_h_r_3 <X> T_14_15.lc_trk_g1_3
 (25 4)  (733 244)  (733 244)  routing T_14_15.sp4_h_r_10 <X> T_14_15.lc_trk_g1_2
 (15 5)  (723 245)  (723 245)  routing T_14_15.lft_op_0 <X> T_14_15.lc_trk_g1_0
 (17 5)  (725 245)  (725 245)  Enable bit of Mux _local_links/g1_mux_0 => lft_op_0 lc_trk_g1_0
 (21 5)  (729 245)  (729 245)  routing T_14_15.sp12_h_r_3 <X> T_14_15.lc_trk_g1_3
 (22 5)  (730 245)  (730 245)  Enable bit of Mux _local_links/g1_mux_2 => sp4_h_r_10 lc_trk_g1_2
 (23 5)  (731 245)  (731 245)  routing T_14_15.sp4_h_r_10 <X> T_14_15.lc_trk_g1_2
 (24 5)  (732 245)  (732 245)  routing T_14_15.sp4_h_r_10 <X> T_14_15.lc_trk_g1_2
 (1 6)  (709 246)  (709 246)  Enable bit of Mux _local_links/global_mux_0 => glb_netwk_4 glb2local_0
 (28 6)  (736 246)  (736 246)  routing T_14_15.lc_trk_g2_2 <X> T_14_15.wire_logic_cluster/lc_3/in_1
 (29 6)  (737 246)  (737 246)  Enable bit of Mux _logic_cluster/lcb1_3 => lc_trk_g2_2 wire_logic_cluster/lc_3/in_1
 (32 6)  (740 246)  (740 246)  Enable bit of Mux _logic_cluster/lcb3_3 => lc_trk_g1_3 wire_logic_cluster/lc_3/in_3
 (34 6)  (742 246)  (742 246)  routing T_14_15.lc_trk_g1_3 <X> T_14_15.wire_logic_cluster/lc_3/in_3
 (38 6)  (746 246)  (746 246)  LC_3 Logic Functioning bit
 (41 6)  (749 246)  (749 246)  LC_3 Logic Functioning bit
 (43 6)  (751 246)  (751 246)  LC_3 Logic Functioning bit
 (45 6)  (753 246)  (753 246)  LC_3 Logic Functioning bit
 (46 6)  (754 246)  (754 246)  Enable bit of Mux _out_links/OutMux7_3 => wire_logic_cluster/lc_3/out sp4_h_l_11
 (52 6)  (760 246)  (760 246)  Enable bit of Mux _out_links/OutMux4_3 => wire_logic_cluster/lc_3/out sp12_v_t_21
 (1 7)  (709 247)  (709 247)  routing T_14_15.glb_netwk_4 <X> T_14_15.glb2local_0
 (14 7)  (722 247)  (722 247)  routing T_14_15.top_op_4 <X> T_14_15.lc_trk_g1_4
 (15 7)  (723 247)  (723 247)  routing T_14_15.top_op_4 <X> T_14_15.lc_trk_g1_4
 (17 7)  (725 247)  (725 247)  Enable bit of Mux _local_links/g1_mux_4 => top_op_4 lc_trk_g1_4
 (26 7)  (734 247)  (734 247)  routing T_14_15.lc_trk_g0_3 <X> T_14_15.wire_logic_cluster/lc_3/in_0
 (29 7)  (737 247)  (737 247)  Enable bit of Mux _logic_cluster/lcb0_3 => lc_trk_g0_3 wire_logic_cluster/lc_3/in_0
 (30 7)  (738 247)  (738 247)  routing T_14_15.lc_trk_g2_2 <X> T_14_15.wire_logic_cluster/lc_3/in_1
 (31 7)  (739 247)  (739 247)  routing T_14_15.lc_trk_g1_3 <X> T_14_15.wire_logic_cluster/lc_3/in_3
 (32 7)  (740 247)  (740 247)  Enable bit of Mux _logic_cluster/lcb2_3 => lc_trk_g1_0 input_2_3
 (34 7)  (742 247)  (742 247)  routing T_14_15.lc_trk_g1_0 <X> T_14_15.input_2_3
 (37 7)  (745 247)  (745 247)  LC_3 Logic Functioning bit
 (38 7)  (746 247)  (746 247)  LC_3 Logic Functioning bit
 (39 7)  (747 247)  (747 247)  LC_3 Logic Functioning bit
 (40 7)  (748 247)  (748 247)  LC_3 Logic Functioning bit
 (41 7)  (749 247)  (749 247)  LC_3 Logic Functioning bit
 (42 7)  (750 247)  (750 247)  LC_3 Logic Functioning bit
 (43 7)  (751 247)  (751 247)  LC_3 Logic Functioning bit
 (44 7)  (752 247)  (752 247)  LC_3 Logic Functioning bit
 (51 7)  (759 247)  (759 247)  Enable bit of Mux _out_links/OutMux2_3 => wire_logic_cluster/lc_3/out sp4_v_b_38
 (27 8)  (735 248)  (735 248)  routing T_14_15.lc_trk_g3_4 <X> T_14_15.wire_logic_cluster/lc_4/in_1
 (28 8)  (736 248)  (736 248)  routing T_14_15.lc_trk_g3_4 <X> T_14_15.wire_logic_cluster/lc_4/in_1
 (29 8)  (737 248)  (737 248)  Enable bit of Mux _logic_cluster/lcb1_4 => lc_trk_g3_4 wire_logic_cluster/lc_4/in_1
 (30 8)  (738 248)  (738 248)  routing T_14_15.lc_trk_g3_4 <X> T_14_15.wire_logic_cluster/lc_4/in_1
 (32 8)  (740 248)  (740 248)  Enable bit of Mux _logic_cluster/lcb3_4 => lc_trk_g3_0 wire_logic_cluster/lc_4/in_3
 (33 8)  (741 248)  (741 248)  routing T_14_15.lc_trk_g3_0 <X> T_14_15.wire_logic_cluster/lc_4/in_3
 (34 8)  (742 248)  (742 248)  routing T_14_15.lc_trk_g3_0 <X> T_14_15.wire_logic_cluster/lc_4/in_3
 (37 8)  (745 248)  (745 248)  LC_4 Logic Functioning bit
 (39 8)  (747 248)  (747 248)  LC_4 Logic Functioning bit
 (41 8)  (749 248)  (749 248)  LC_4 Logic Functioning bit
 (43 8)  (751 248)  (751 248)  LC_4 Logic Functioning bit
 (45 8)  (753 248)  (753 248)  LC_4 Logic Functioning bit
 (47 8)  (755 248)  (755 248)  Enable bit of Mux _out_links/OutMux4_4 => wire_logic_cluster/lc_4/out sp12_h_r_0
 (22 9)  (730 249)  (730 249)  Enable bit of Mux _local_links/g2_mux_2 => sp4_v_b_42 lc_trk_g2_2
 (23 9)  (731 249)  (731 249)  routing T_14_15.sp4_v_b_42 <X> T_14_15.lc_trk_g2_2
 (24 9)  (732 249)  (732 249)  routing T_14_15.sp4_v_b_42 <X> T_14_15.lc_trk_g2_2
 (26 9)  (734 249)  (734 249)  routing T_14_15.lc_trk_g0_2 <X> T_14_15.wire_logic_cluster/lc_4/in_0
 (29 9)  (737 249)  (737 249)  Enable bit of Mux _logic_cluster/lcb0_4 => lc_trk_g0_2 wire_logic_cluster/lc_4/in_0
 (36 9)  (744 249)  (744 249)  LC_4 Logic Functioning bit
 (38 9)  (746 249)  (746 249)  LC_4 Logic Functioning bit
 (41 9)  (749 249)  (749 249)  LC_4 Logic Functioning bit
 (43 9)  (751 249)  (751 249)  LC_4 Logic Functioning bit
 (44 9)  (752 249)  (752 249)  LC_4 Logic Functioning bit
 (21 10)  (729 250)  (729 250)  routing T_14_15.bnl_op_7 <X> T_14_15.lc_trk_g2_7
 (22 10)  (730 250)  (730 250)  Enable bit of Mux _local_links/g2_mux_7 => bnl_op_7 lc_trk_g2_7
 (9 11)  (717 251)  (717 251)  routing T_14_15.sp4_v_b_7 <X> T_14_15.sp4_v_t_42
 (21 11)  (729 251)  (729 251)  routing T_14_15.bnl_op_7 <X> T_14_15.lc_trk_g2_7
 (26 12)  (734 252)  (734 252)  routing T_14_15.lc_trk_g0_4 <X> T_14_15.wire_logic_cluster/lc_6/in_0
 (31 12)  (739 252)  (739 252)  routing T_14_15.lc_trk_g2_7 <X> T_14_15.wire_logic_cluster/lc_6/in_3
 (32 12)  (740 252)  (740 252)  Enable bit of Mux _logic_cluster/lcb3_6 => lc_trk_g2_7 wire_logic_cluster/lc_6/in_3
 (33 12)  (741 252)  (741 252)  routing T_14_15.lc_trk_g2_7 <X> T_14_15.wire_logic_cluster/lc_6/in_3
 (36 12)  (744 252)  (744 252)  LC_6 Logic Functioning bit
 (37 12)  (745 252)  (745 252)  LC_6 Logic Functioning bit
 (38 12)  (746 252)  (746 252)  LC_6 Logic Functioning bit
 (39 12)  (747 252)  (747 252)  LC_6 Logic Functioning bit
 (41 12)  (749 252)  (749 252)  LC_6 Logic Functioning bit
 (43 12)  (751 252)  (751 252)  LC_6 Logic Functioning bit
 (46 12)  (754 252)  (754 252)  Enable bit of Mux _out_links/OutMux7_6 => wire_logic_cluster/lc_6/out sp4_h_l_17
 (15 13)  (723 253)  (723 253)  routing T_14_15.sp4_v_t_29 <X> T_14_15.lc_trk_g3_0
 (16 13)  (724 253)  (724 253)  routing T_14_15.sp4_v_t_29 <X> T_14_15.lc_trk_g3_0
 (17 13)  (725 253)  (725 253)  Enable bit of Mux _local_links/g3_mux_0 => sp4_v_t_29 lc_trk_g3_0
 (29 13)  (737 253)  (737 253)  Enable bit of Mux _logic_cluster/lcb0_6 => lc_trk_g0_4 wire_logic_cluster/lc_6/in_0
 (31 13)  (739 253)  (739 253)  routing T_14_15.lc_trk_g2_7 <X> T_14_15.wire_logic_cluster/lc_6/in_3
 (36 13)  (744 253)  (744 253)  LC_6 Logic Functioning bit
 (37 13)  (745 253)  (745 253)  LC_6 Logic Functioning bit
 (38 13)  (746 253)  (746 253)  LC_6 Logic Functioning bit
 (39 13)  (747 253)  (747 253)  LC_6 Logic Functioning bit
 (40 13)  (748 253)  (748 253)  LC_6 Logic Functioning bit
 (42 13)  (750 253)  (750 253)  LC_6 Logic Functioning bit
 (47 13)  (755 253)  (755 253)  Enable bit of Mux _out_links/OutMux8_6 => wire_logic_cluster/lc_6/out sp4_h_r_44
 (53 13)  (761 253)  (761 253)  Enable bit of Mux _out_links/OutMuxb_6 => wire_logic_cluster/lc_6/out sp4_r_v_b_45
 (0 14)  (708 254)  (708 254)  routing T_14_15.glb_netwk_4 <X> T_14_15.wire_logic_cluster/lc_7/s_r
 (1 14)  (709 254)  (709 254)  Enable bit of Mux _global_links/set_rst_mux => glb_netwk_4 wire_logic_cluster/lc_7/s_r
 (14 14)  (722 254)  (722 254)  routing T_14_15.wire_logic_cluster/lc_4/out <X> T_14_15.lc_trk_g3_4
 (22 14)  (730 254)  (730 254)  Enable bit of Mux _local_links/g3_mux_7 => sp12_v_t_12 lc_trk_g3_7
 (23 14)  (731 254)  (731 254)  routing T_14_15.sp12_v_t_12 <X> T_14_15.lc_trk_g3_7
 (17 15)  (725 255)  (725 255)  Enable bit of Mux _local_links/g3_mux_4 => wire_logic_cluster/lc_4/out lc_trk_g3_4


LogicTile_15_15

 (10 1)  (772 241)  (772 241)  routing T_15_15.sp4_h_r_8 <X> T_15_15.sp4_v_b_1
 (0 2)  (762 242)  (762 242)  routing T_15_15.glb_netwk_6 <X> T_15_15.wire_logic_cluster/lc_7/clk
 (1 2)  (763 242)  (763 242)  routing T_15_15.glb_netwk_6 <X> T_15_15.wire_logic_cluster/lc_7/clk
 (2 2)  (764 242)  (764 242)  Enable bit of Mux _global_links/clk_mux => glb_netwk_6 wire_logic_cluster/lc_7/clk
 (22 2)  (784 242)  (784 242)  Enable bit of Mux _local_links/g0_mux_7 => sp12_h_r_23 lc_trk_g0_7
 (23 2)  (785 242)  (785 242)  routing T_15_15.sp12_h_r_23 <X> T_15_15.lc_trk_g0_7
 (21 3)  (783 243)  (783 243)  routing T_15_15.sp12_h_r_23 <X> T_15_15.lc_trk_g0_7
 (8 4)  (770 244)  (770 244)  routing T_15_15.sp4_h_l_45 <X> T_15_15.sp4_h_r_4
 (10 4)  (772 244)  (772 244)  routing T_15_15.sp4_h_l_45 <X> T_15_15.sp4_h_r_4
 (21 4)  (783 244)  (783 244)  routing T_15_15.wire_logic_cluster/lc_3/out <X> T_15_15.lc_trk_g1_3
 (22 4)  (784 244)  (784 244)  Enable bit of Mux _local_links/g1_mux_3 => wire_logic_cluster/lc_3/out lc_trk_g1_3
 (26 4)  (788 244)  (788 244)  routing T_15_15.lc_trk_g2_4 <X> T_15_15.wire_logic_cluster/lc_2/in_0
 (28 4)  (790 244)  (790 244)  routing T_15_15.lc_trk_g2_5 <X> T_15_15.wire_logic_cluster/lc_2/in_1
 (29 4)  (791 244)  (791 244)  Enable bit of Mux _logic_cluster/lcb1_2 => lc_trk_g2_5 wire_logic_cluster/lc_2/in_1
 (30 4)  (792 244)  (792 244)  routing T_15_15.lc_trk_g2_5 <X> T_15_15.wire_logic_cluster/lc_2/in_1
 (32 4)  (794 244)  (794 244)  Enable bit of Mux _logic_cluster/lcb3_2 => lc_trk_g3_2 wire_logic_cluster/lc_2/in_3
 (33 4)  (795 244)  (795 244)  routing T_15_15.lc_trk_g3_2 <X> T_15_15.wire_logic_cluster/lc_2/in_3
 (34 4)  (796 244)  (796 244)  routing T_15_15.lc_trk_g3_2 <X> T_15_15.wire_logic_cluster/lc_2/in_3
 (36 4)  (798 244)  (798 244)  LC_2 Logic Functioning bit
 (37 4)  (799 244)  (799 244)  LC_2 Logic Functioning bit
 (38 4)  (800 244)  (800 244)  LC_2 Logic Functioning bit
 (39 4)  (801 244)  (801 244)  LC_2 Logic Functioning bit
 (41 4)  (803 244)  (803 244)  LC_2 Logic Functioning bit
 (43 4)  (805 244)  (805 244)  LC_2 Logic Functioning bit
 (45 4)  (807 244)  (807 244)  LC_2 Logic Functioning bit
 (10 5)  (772 245)  (772 245)  routing T_15_15.sp4_h_r_11 <X> T_15_15.sp4_v_b_4
 (28 5)  (790 245)  (790 245)  routing T_15_15.lc_trk_g2_4 <X> T_15_15.wire_logic_cluster/lc_2/in_0
 (29 5)  (791 245)  (791 245)  Enable bit of Mux _logic_cluster/lcb0_2 => lc_trk_g2_4 wire_logic_cluster/lc_2/in_0
 (31 5)  (793 245)  (793 245)  routing T_15_15.lc_trk_g3_2 <X> T_15_15.wire_logic_cluster/lc_2/in_3
 (36 5)  (798 245)  (798 245)  LC_2 Logic Functioning bit
 (38 5)  (800 245)  (800 245)  LC_2 Logic Functioning bit
 (51 5)  (813 245)  (813 245)  Enable bit of Mux _out_links/OutMux2_2 => wire_logic_cluster/lc_2/out sp4_v_b_36
 (26 6)  (788 246)  (788 246)  routing T_15_15.lc_trk_g0_7 <X> T_15_15.wire_logic_cluster/lc_3/in_0
 (27 6)  (789 246)  (789 246)  routing T_15_15.lc_trk_g1_3 <X> T_15_15.wire_logic_cluster/lc_3/in_1
 (29 6)  (791 246)  (791 246)  Enable bit of Mux _logic_cluster/lcb1_3 => lc_trk_g1_3 wire_logic_cluster/lc_3/in_1
 (31 6)  (793 246)  (793 246)  routing T_15_15.lc_trk_g2_4 <X> T_15_15.wire_logic_cluster/lc_3/in_3
 (32 6)  (794 246)  (794 246)  Enable bit of Mux _logic_cluster/lcb3_3 => lc_trk_g2_4 wire_logic_cluster/lc_3/in_3
 (33 6)  (795 246)  (795 246)  routing T_15_15.lc_trk_g2_4 <X> T_15_15.wire_logic_cluster/lc_3/in_3
 (36 6)  (798 246)  (798 246)  LC_3 Logic Functioning bit
 (38 6)  (800 246)  (800 246)  LC_3 Logic Functioning bit
 (41 6)  (803 246)  (803 246)  LC_3 Logic Functioning bit
 (43 6)  (805 246)  (805 246)  LC_3 Logic Functioning bit
 (45 6)  (807 246)  (807 246)  LC_3 Logic Functioning bit
 (53 6)  (815 246)  (815 246)  Enable bit of Mux _out_links/OutMuxa_3 => wire_logic_cluster/lc_3/out sp4_r_v_b_23
 (26 7)  (788 247)  (788 247)  routing T_15_15.lc_trk_g0_7 <X> T_15_15.wire_logic_cluster/lc_3/in_0
 (29 7)  (791 247)  (791 247)  Enable bit of Mux _logic_cluster/lcb0_3 => lc_trk_g0_7 wire_logic_cluster/lc_3/in_0
 (30 7)  (792 247)  (792 247)  routing T_15_15.lc_trk_g1_3 <X> T_15_15.wire_logic_cluster/lc_3/in_1
 (37 7)  (799 247)  (799 247)  LC_3 Logic Functioning bit
 (39 7)  (801 247)  (801 247)  LC_3 Logic Functioning bit
 (41 7)  (803 247)  (803 247)  LC_3 Logic Functioning bit
 (43 7)  (805 247)  (805 247)  LC_3 Logic Functioning bit
 (3 8)  (765 248)  (765 248)  routing T_15_15.sp12_v_t_22 <X> T_15_15.sp12_v_b_1
 (16 10)  (778 250)  (778 250)  routing T_15_15.sp4_v_b_37 <X> T_15_15.lc_trk_g2_5
 (17 10)  (779 250)  (779 250)  Enable bit of Mux _local_links/g2_mux_5 => sp4_v_b_37 lc_trk_g2_5
 (18 10)  (780 250)  (780 250)  routing T_15_15.sp4_v_b_37 <X> T_15_15.lc_trk_g2_5
 (21 10)  (783 250)  (783 250)  routing T_15_15.sp4_v_t_18 <X> T_15_15.lc_trk_g2_7
 (22 10)  (784 250)  (784 250)  Enable bit of Mux _local_links/g2_mux_7 => sp4_v_t_18 lc_trk_g2_7
 (23 10)  (785 250)  (785 250)  routing T_15_15.sp4_v_t_18 <X> T_15_15.lc_trk_g2_7
 (26 10)  (788 250)  (788 250)  routing T_15_15.lc_trk_g2_7 <X> T_15_15.wire_logic_cluster/lc_5/in_0
 (27 10)  (789 250)  (789 250)  routing T_15_15.lc_trk_g3_5 <X> T_15_15.wire_logic_cluster/lc_5/in_1
 (28 10)  (790 250)  (790 250)  routing T_15_15.lc_trk_g3_5 <X> T_15_15.wire_logic_cluster/lc_5/in_1
 (29 10)  (791 250)  (791 250)  Enable bit of Mux _logic_cluster/lcb1_5 => lc_trk_g3_5 wire_logic_cluster/lc_5/in_1
 (30 10)  (792 250)  (792 250)  routing T_15_15.lc_trk_g3_5 <X> T_15_15.wire_logic_cluster/lc_5/in_1
 (31 10)  (793 250)  (793 250)  routing T_15_15.lc_trk_g2_4 <X> T_15_15.wire_logic_cluster/lc_5/in_3
 (32 10)  (794 250)  (794 250)  Enable bit of Mux _logic_cluster/lcb3_5 => lc_trk_g2_4 wire_logic_cluster/lc_5/in_3
 (33 10)  (795 250)  (795 250)  routing T_15_15.lc_trk_g2_4 <X> T_15_15.wire_logic_cluster/lc_5/in_3
 (36 10)  (798 250)  (798 250)  LC_5 Logic Functioning bit
 (38 10)  (800 250)  (800 250)  LC_5 Logic Functioning bit
 (41 10)  (803 250)  (803 250)  LC_5 Logic Functioning bit
 (43 10)  (805 250)  (805 250)  LC_5 Logic Functioning bit
 (45 10)  (807 250)  (807 250)  LC_5 Logic Functioning bit
 (14 11)  (776 251)  (776 251)  routing T_15_15.tnl_op_4 <X> T_15_15.lc_trk_g2_4
 (15 11)  (777 251)  (777 251)  routing T_15_15.tnl_op_4 <X> T_15_15.lc_trk_g2_4
 (17 11)  (779 251)  (779 251)  Enable bit of Mux _local_links/g2_mux_4 => tnl_op_4 lc_trk_g2_4
 (18 11)  (780 251)  (780 251)  routing T_15_15.sp4_v_b_37 <X> T_15_15.lc_trk_g2_5
 (26 11)  (788 251)  (788 251)  routing T_15_15.lc_trk_g2_7 <X> T_15_15.wire_logic_cluster/lc_5/in_0
 (28 11)  (790 251)  (790 251)  routing T_15_15.lc_trk_g2_7 <X> T_15_15.wire_logic_cluster/lc_5/in_0
 (29 11)  (791 251)  (791 251)  Enable bit of Mux _logic_cluster/lcb0_5 => lc_trk_g2_7 wire_logic_cluster/lc_5/in_0
 (37 11)  (799 251)  (799 251)  LC_5 Logic Functioning bit
 (39 11)  (801 251)  (801 251)  LC_5 Logic Functioning bit
 (41 11)  (803 251)  (803 251)  LC_5 Logic Functioning bit
 (43 11)  (805 251)  (805 251)  LC_5 Logic Functioning bit
 (4 12)  (766 252)  (766 252)  routing T_15_15.sp4_h_l_44 <X> T_15_15.sp4_v_b_9
 (25 12)  (787 252)  (787 252)  routing T_15_15.wire_logic_cluster/lc_2/out <X> T_15_15.lc_trk_g3_2
 (5 13)  (767 253)  (767 253)  routing T_15_15.sp4_h_l_44 <X> T_15_15.sp4_v_b_9
 (22 13)  (784 253)  (784 253)  Enable bit of Mux _local_links/g3_mux_2 => wire_logic_cluster/lc_2/out lc_trk_g3_2
 (0 14)  (762 254)  (762 254)  routing T_15_15.glb_netwk_4 <X> T_15_15.wire_logic_cluster/lc_7/s_r
 (1 14)  (763 254)  (763 254)  Enable bit of Mux _global_links/set_rst_mux => glb_netwk_4 wire_logic_cluster/lc_7/s_r
 (17 14)  (779 254)  (779 254)  Enable bit of Mux _local_links/g3_mux_5 => wire_logic_cluster/lc_5/out lc_trk_g3_5
 (18 14)  (780 254)  (780 254)  routing T_15_15.wire_logic_cluster/lc_5/out <X> T_15_15.lc_trk_g3_5


LogicTile_16_15

 (25 0)  (841 240)  (841 240)  routing T_16_15.sp4_v_b_10 <X> T_16_15.lc_trk_g0_2
 (22 1)  (838 241)  (838 241)  Enable bit of Mux _local_links/g0_mux_2 => sp4_v_b_10 lc_trk_g0_2
 (23 1)  (839 241)  (839 241)  routing T_16_15.sp4_v_b_10 <X> T_16_15.lc_trk_g0_2
 (25 1)  (841 241)  (841 241)  routing T_16_15.sp4_v_b_10 <X> T_16_15.lc_trk_g0_2
 (0 2)  (816 242)  (816 242)  routing T_16_15.glb_netwk_6 <X> T_16_15.wire_logic_cluster/lc_7/clk
 (1 2)  (817 242)  (817 242)  routing T_16_15.glb_netwk_6 <X> T_16_15.wire_logic_cluster/lc_7/clk
 (2 2)  (818 242)  (818 242)  Enable bit of Mux _global_links/clk_mux => glb_netwk_6 wire_logic_cluster/lc_7/clk
 (6 2)  (822 242)  (822 242)  routing T_16_15.sp4_h_l_42 <X> T_16_15.sp4_v_t_37
 (14 2)  (830 242)  (830 242)  routing T_16_15.wire_logic_cluster/lc_4/out <X> T_16_15.lc_trk_g0_4
 (17 3)  (833 243)  (833 243)  Enable bit of Mux _local_links/g0_mux_4 => wire_logic_cluster/lc_4/out lc_trk_g0_4
 (22 3)  (838 243)  (838 243)  Enable bit of Mux _local_links/g0_mux_6 => sp12_h_l_21 lc_trk_g0_6
 (23 3)  (839 243)  (839 243)  routing T_16_15.sp12_h_l_21 <X> T_16_15.lc_trk_g0_6
 (25 3)  (841 243)  (841 243)  routing T_16_15.sp12_h_l_21 <X> T_16_15.lc_trk_g0_6
 (1 4)  (817 244)  (817 244)  Enable bit of Mux _global_links/ce_mux => lc_trk_g0_2 wire_logic_cluster/lc_7/cen
 (15 4)  (831 244)  (831 244)  routing T_16_15.sp4_h_l_4 <X> T_16_15.lc_trk_g1_1
 (16 4)  (832 244)  (832 244)  routing T_16_15.sp4_h_l_4 <X> T_16_15.lc_trk_g1_1
 (17 4)  (833 244)  (833 244)  Enable bit of Mux _local_links/g1_mux_1 => sp4_h_l_4 lc_trk_g1_1
 (18 4)  (834 244)  (834 244)  routing T_16_15.sp4_h_l_4 <X> T_16_15.lc_trk_g1_1
 (22 4)  (838 244)  (838 244)  Enable bit of Mux _local_links/g1_mux_3 => top_op_3 lc_trk_g1_3
 (24 4)  (840 244)  (840 244)  routing T_16_15.top_op_3 <X> T_16_15.lc_trk_g1_3
 (25 4)  (841 244)  (841 244)  routing T_16_15.sp4_h_l_7 <X> T_16_15.lc_trk_g1_2
 (1 5)  (817 245)  (817 245)  routing T_16_15.lc_trk_g0_2 <X> T_16_15.wire_logic_cluster/lc_7/cen
 (18 5)  (834 245)  (834 245)  routing T_16_15.sp4_h_l_4 <X> T_16_15.lc_trk_g1_1
 (21 5)  (837 245)  (837 245)  routing T_16_15.top_op_3 <X> T_16_15.lc_trk_g1_3
 (22 5)  (838 245)  (838 245)  Enable bit of Mux _local_links/g1_mux_2 => sp4_h_l_7 lc_trk_g1_2
 (23 5)  (839 245)  (839 245)  routing T_16_15.sp4_h_l_7 <X> T_16_15.lc_trk_g1_2
 (24 5)  (840 245)  (840 245)  routing T_16_15.sp4_h_l_7 <X> T_16_15.lc_trk_g1_2
 (25 5)  (841 245)  (841 245)  routing T_16_15.sp4_h_l_7 <X> T_16_15.lc_trk_g1_2
 (29 6)  (845 246)  (845 246)  Enable bit of Mux _logic_cluster/lcb1_3 => lc_trk_g0_6 wire_logic_cluster/lc_3/in_1
 (30 6)  (846 246)  (846 246)  routing T_16_15.lc_trk_g0_6 <X> T_16_15.wire_logic_cluster/lc_3/in_1
 (32 6)  (848 246)  (848 246)  Enable bit of Mux _logic_cluster/lcb3_3 => lc_trk_g3_1 wire_logic_cluster/lc_3/in_3
 (33 6)  (849 246)  (849 246)  routing T_16_15.lc_trk_g3_1 <X> T_16_15.wire_logic_cluster/lc_3/in_3
 (34 6)  (850 246)  (850 246)  routing T_16_15.lc_trk_g3_1 <X> T_16_15.wire_logic_cluster/lc_3/in_3
 (36 6)  (852 246)  (852 246)  LC_3 Logic Functioning bit
 (37 6)  (853 246)  (853 246)  LC_3 Logic Functioning bit
 (38 6)  (854 246)  (854 246)  LC_3 Logic Functioning bit
 (39 6)  (855 246)  (855 246)  LC_3 Logic Functioning bit
 (41 6)  (857 246)  (857 246)  LC_3 Logic Functioning bit
 (43 6)  (859 246)  (859 246)  LC_3 Logic Functioning bit
 (46 6)  (862 246)  (862 246)  Enable bit of Mux _out_links/OutMux7_3 => wire_logic_cluster/lc_3/out sp4_h_l_11
 (30 7)  (846 247)  (846 247)  routing T_16_15.lc_trk_g0_6 <X> T_16_15.wire_logic_cluster/lc_3/in_1
 (36 7)  (852 247)  (852 247)  LC_3 Logic Functioning bit
 (37 7)  (853 247)  (853 247)  LC_3 Logic Functioning bit
 (38 7)  (854 247)  (854 247)  LC_3 Logic Functioning bit
 (39 7)  (855 247)  (855 247)  LC_3 Logic Functioning bit
 (41 7)  (857 247)  (857 247)  LC_3 Logic Functioning bit
 (43 7)  (859 247)  (859 247)  LC_3 Logic Functioning bit
 (51 7)  (867 247)  (867 247)  Enable bit of Mux _out_links/OutMux2_3 => wire_logic_cluster/lc_3/out sp4_v_b_38
 (27 8)  (843 248)  (843 248)  routing T_16_15.lc_trk_g1_2 <X> T_16_15.wire_logic_cluster/lc_4/in_1
 (29 8)  (845 248)  (845 248)  Enable bit of Mux _logic_cluster/lcb1_4 => lc_trk_g1_2 wire_logic_cluster/lc_4/in_1
 (31 8)  (847 248)  (847 248)  routing T_16_15.lc_trk_g3_4 <X> T_16_15.wire_logic_cluster/lc_4/in_3
 (32 8)  (848 248)  (848 248)  Enable bit of Mux _logic_cluster/lcb3_4 => lc_trk_g3_4 wire_logic_cluster/lc_4/in_3
 (33 8)  (849 248)  (849 248)  routing T_16_15.lc_trk_g3_4 <X> T_16_15.wire_logic_cluster/lc_4/in_3
 (34 8)  (850 248)  (850 248)  routing T_16_15.lc_trk_g3_4 <X> T_16_15.wire_logic_cluster/lc_4/in_3
 (36 8)  (852 248)  (852 248)  LC_4 Logic Functioning bit
 (40 8)  (856 248)  (856 248)  LC_4 Logic Functioning bit
 (41 8)  (857 248)  (857 248)  LC_4 Logic Functioning bit
 (42 8)  (858 248)  (858 248)  LC_4 Logic Functioning bit
 (43 8)  (859 248)  (859 248)  LC_4 Logic Functioning bit
 (50 8)  (866 248)  (866 248)  Cascade bit: LH_LC04_inmux02_5

 (27 9)  (843 249)  (843 249)  routing T_16_15.lc_trk_g1_1 <X> T_16_15.wire_logic_cluster/lc_4/in_0
 (29 9)  (845 249)  (845 249)  Enable bit of Mux _logic_cluster/lcb0_4 => lc_trk_g1_1 wire_logic_cluster/lc_4/in_0
 (30 9)  (846 249)  (846 249)  routing T_16_15.lc_trk_g1_2 <X> T_16_15.wire_logic_cluster/lc_4/in_1
 (36 9)  (852 249)  (852 249)  LC_4 Logic Functioning bit
 (37 9)  (853 249)  (853 249)  LC_4 Logic Functioning bit
 (40 9)  (856 249)  (856 249)  LC_4 Logic Functioning bit
 (41 9)  (857 249)  (857 249)  LC_4 Logic Functioning bit
 (42 9)  (858 249)  (858 249)  LC_4 Logic Functioning bit
 (43 9)  (859 249)  (859 249)  LC_4 Logic Functioning bit
 (15 12)  (831 252)  (831 252)  routing T_16_15.sp4_h_r_41 <X> T_16_15.lc_trk_g3_1
 (16 12)  (832 252)  (832 252)  routing T_16_15.sp4_h_r_41 <X> T_16_15.lc_trk_g3_1
 (17 12)  (833 252)  (833 252)  Enable bit of Mux _local_links/g3_mux_1 => sp4_h_r_41 lc_trk_g3_1
 (18 12)  (834 252)  (834 252)  routing T_16_15.sp4_h_r_41 <X> T_16_15.lc_trk_g3_1
 (21 12)  (837 252)  (837 252)  routing T_16_15.wire_logic_cluster/lc_3/out <X> T_16_15.lc_trk_g3_3
 (22 12)  (838 252)  (838 252)  Enable bit of Mux _local_links/g3_mux_3 => wire_logic_cluster/lc_3/out lc_trk_g3_3
 (27 12)  (843 252)  (843 252)  routing T_16_15.lc_trk_g1_2 <X> T_16_15.wire_logic_cluster/lc_6/in_1
 (29 12)  (845 252)  (845 252)  Enable bit of Mux _logic_cluster/lcb1_6 => lc_trk_g1_2 wire_logic_cluster/lc_6/in_1
 (31 12)  (847 252)  (847 252)  routing T_16_15.lc_trk_g3_4 <X> T_16_15.wire_logic_cluster/lc_6/in_3
 (32 12)  (848 252)  (848 252)  Enable bit of Mux _logic_cluster/lcb3_6 => lc_trk_g3_4 wire_logic_cluster/lc_6/in_3
 (33 12)  (849 252)  (849 252)  routing T_16_15.lc_trk_g3_4 <X> T_16_15.wire_logic_cluster/lc_6/in_3
 (34 12)  (850 252)  (850 252)  routing T_16_15.lc_trk_g3_4 <X> T_16_15.wire_logic_cluster/lc_6/in_3
 (40 12)  (856 252)  (856 252)  LC_6 Logic Functioning bit
 (41 12)  (857 252)  (857 252)  LC_6 Logic Functioning bit
 (8 13)  (824 253)  (824 253)  routing T_16_15.sp4_h_l_41 <X> T_16_15.sp4_v_b_10
 (9 13)  (825 253)  (825 253)  routing T_16_15.sp4_h_l_41 <X> T_16_15.sp4_v_b_10
 (10 13)  (826 253)  (826 253)  routing T_16_15.sp4_h_l_41 <X> T_16_15.sp4_v_b_10
 (18 13)  (834 253)  (834 253)  routing T_16_15.sp4_h_r_41 <X> T_16_15.lc_trk_g3_1
 (27 13)  (843 253)  (843 253)  routing T_16_15.lc_trk_g1_1 <X> T_16_15.wire_logic_cluster/lc_6/in_0
 (29 13)  (845 253)  (845 253)  Enable bit of Mux _logic_cluster/lcb0_6 => lc_trk_g1_1 wire_logic_cluster/lc_6/in_0
 (30 13)  (846 253)  (846 253)  routing T_16_15.lc_trk_g1_2 <X> T_16_15.wire_logic_cluster/lc_6/in_1
 (32 13)  (848 253)  (848 253)  Enable bit of Mux _logic_cluster/lcb2_6 => lc_trk_g3_3 input_2_6
 (33 13)  (849 253)  (849 253)  routing T_16_15.lc_trk_g3_3 <X> T_16_15.input_2_6
 (34 13)  (850 253)  (850 253)  routing T_16_15.lc_trk_g3_3 <X> T_16_15.input_2_6
 (35 13)  (851 253)  (851 253)  routing T_16_15.lc_trk_g3_3 <X> T_16_15.input_2_6
 (36 13)  (852 253)  (852 253)  LC_6 Logic Functioning bit
 (40 13)  (856 253)  (856 253)  LC_6 Logic Functioning bit
 (41 13)  (857 253)  (857 253)  LC_6 Logic Functioning bit
 (0 14)  (816 254)  (816 254)  routing T_16_15.glb_netwk_4 <X> T_16_15.wire_logic_cluster/lc_7/s_r
 (1 14)  (817 254)  (817 254)  Enable bit of Mux _global_links/set_rst_mux => glb_netwk_4 wire_logic_cluster/lc_7/s_r
 (29 14)  (845 254)  (845 254)  Enable bit of Mux _logic_cluster/lcb1_7 => lc_trk_g0_4 wire_logic_cluster/lc_7/in_1
 (30 14)  (846 254)  (846 254)  routing T_16_15.lc_trk_g0_4 <X> T_16_15.wire_logic_cluster/lc_7/in_1
 (32 14)  (848 254)  (848 254)  Enable bit of Mux _logic_cluster/lcb3_7 => lc_trk_g1_3 wire_logic_cluster/lc_7/in_3
 (34 14)  (850 254)  (850 254)  routing T_16_15.lc_trk_g1_3 <X> T_16_15.wire_logic_cluster/lc_7/in_3
 (36 14)  (852 254)  (852 254)  LC_7 Logic Functioning bit
 (38 14)  (854 254)  (854 254)  LC_7 Logic Functioning bit
 (42 14)  (858 254)  (858 254)  LC_7 Logic Functioning bit
 (43 14)  (859 254)  (859 254)  LC_7 Logic Functioning bit
 (45 14)  (861 254)  (861 254)  LC_7 Logic Functioning bit
 (50 14)  (866 254)  (866 254)  Cascade bit: LH_LC07_inmux02_5

 (52 14)  (868 254)  (868 254)  Enable bit of Mux _out_links/OutMux3_7 => wire_logic_cluster/lc_7/out sp12_v_b_14
 (14 15)  (830 255)  (830 255)  routing T_16_15.sp4_r_v_b_44 <X> T_16_15.lc_trk_g3_4
 (17 15)  (833 255)  (833 255)  Enable bit of Mux _local_links/g3_mux_4 => sp4_r_v_b_44 lc_trk_g3_4
 (31 15)  (847 255)  (847 255)  routing T_16_15.lc_trk_g1_3 <X> T_16_15.wire_logic_cluster/lc_7/in_3
 (36 15)  (852 255)  (852 255)  LC_7 Logic Functioning bit
 (38 15)  (854 255)  (854 255)  LC_7 Logic Functioning bit
 (42 15)  (858 255)  (858 255)  LC_7 Logic Functioning bit
 (43 15)  (859 255)  (859 255)  LC_7 Logic Functioning bit


LogicTile_17_15

 (0 0)  (874 240)  (874 240)  Negative Clock bit

 (28 0)  (902 240)  (902 240)  routing T_17_15.lc_trk_g2_1 <X> T_17_15.wire_logic_cluster/lc_0/in_1
 (29 0)  (903 240)  (903 240)  Enable bit of Mux _logic_cluster/lcb1_0 => lc_trk_g2_1 wire_logic_cluster/lc_0/in_1
 (31 0)  (905 240)  (905 240)  routing T_17_15.lc_trk_g2_7 <X> T_17_15.wire_logic_cluster/lc_0/in_3
 (32 0)  (906 240)  (906 240)  Enable bit of Mux _logic_cluster/lcb3_0 => lc_trk_g2_7 wire_logic_cluster/lc_0/in_3
 (33 0)  (907 240)  (907 240)  routing T_17_15.lc_trk_g2_7 <X> T_17_15.wire_logic_cluster/lc_0/in_3
 (36 0)  (910 240)  (910 240)  LC_0 Logic Functioning bit
 (38 0)  (912 240)  (912 240)  LC_0 Logic Functioning bit
 (45 0)  (919 240)  (919 240)  LC_0 Logic Functioning bit
 (26 1)  (900 241)  (900 241)  routing T_17_15.lc_trk_g2_2 <X> T_17_15.wire_logic_cluster/lc_0/in_0
 (28 1)  (902 241)  (902 241)  routing T_17_15.lc_trk_g2_2 <X> T_17_15.wire_logic_cluster/lc_0/in_0
 (29 1)  (903 241)  (903 241)  Enable bit of Mux _logic_cluster/lcb0_0 => lc_trk_g2_2 wire_logic_cluster/lc_0/in_0
 (31 1)  (905 241)  (905 241)  routing T_17_15.lc_trk_g2_7 <X> T_17_15.wire_logic_cluster/lc_0/in_3
 (36 1)  (910 241)  (910 241)  LC_0 Logic Functioning bit
 (37 1)  (911 241)  (911 241)  LC_0 Logic Functioning bit
 (38 1)  (912 241)  (912 241)  LC_0 Logic Functioning bit
 (39 1)  (913 241)  (913 241)  LC_0 Logic Functioning bit
 (40 1)  (914 241)  (914 241)  LC_0 Logic Functioning bit
 (42 1)  (916 241)  (916 241)  LC_0 Logic Functioning bit
 (47 1)  (921 241)  (921 241)  Enable bit of Mux _out_links/OutMux8_0 => wire_logic_cluster/lc_0/out sp4_h_l_21
 (2 2)  (876 242)  (876 242)  Enable bit of Mux _global_links/clk_mux => glb_netwk_1 wire_logic_cluster/lc_7/clk
 (0 3)  (874 243)  (874 243)  routing T_17_15.glb_netwk_1 <X> T_17_15.wire_logic_cluster/lc_7/clk
 (1 4)  (875 244)  (875 244)  Enable bit of Mux _global_links/ce_mux => glb_netwk_3 wire_logic_cluster/lc_7/cen
 (0 5)  (874 245)  (874 245)  routing T_17_15.glb_netwk_3 <X> T_17_15.wire_logic_cluster/lc_7/cen
 (8 5)  (882 245)  (882 245)  routing T_17_15.sp4_h_r_4 <X> T_17_15.sp4_v_b_4
 (8 7)  (882 247)  (882 247)  routing T_17_15.sp4_h_r_4 <X> T_17_15.sp4_v_t_41
 (9 7)  (883 247)  (883 247)  routing T_17_15.sp4_h_r_4 <X> T_17_15.sp4_v_t_41
 (15 8)  (889 248)  (889 248)  routing T_17_15.sp4_h_r_41 <X> T_17_15.lc_trk_g2_1
 (16 8)  (890 248)  (890 248)  routing T_17_15.sp4_h_r_41 <X> T_17_15.lc_trk_g2_1
 (17 8)  (891 248)  (891 248)  Enable bit of Mux _local_links/g2_mux_1 => sp4_h_r_41 lc_trk_g2_1
 (18 8)  (892 248)  (892 248)  routing T_17_15.sp4_h_r_41 <X> T_17_15.lc_trk_g2_1
 (25 8)  (899 248)  (899 248)  routing T_17_15.sp4_v_b_26 <X> T_17_15.lc_trk_g2_2
 (18 9)  (892 249)  (892 249)  routing T_17_15.sp4_h_r_41 <X> T_17_15.lc_trk_g2_1
 (22 9)  (896 249)  (896 249)  Enable bit of Mux _local_links/g2_mux_2 => sp4_v_b_26 lc_trk_g2_2
 (23 9)  (897 249)  (897 249)  routing T_17_15.sp4_v_b_26 <X> T_17_15.lc_trk_g2_2
 (21 10)  (895 250)  (895 250)  routing T_17_15.sp4_h_r_39 <X> T_17_15.lc_trk_g2_7
 (22 10)  (896 250)  (896 250)  Enable bit of Mux _local_links/g2_mux_7 => sp4_h_r_39 lc_trk_g2_7
 (23 10)  (897 250)  (897 250)  routing T_17_15.sp4_h_r_39 <X> T_17_15.lc_trk_g2_7
 (24 10)  (898 250)  (898 250)  routing T_17_15.sp4_h_r_39 <X> T_17_15.lc_trk_g2_7
 (0 14)  (874 254)  (874 254)  routing T_17_15.glb_netwk_4 <X> T_17_15.wire_logic_cluster/lc_7/s_r
 (1 14)  (875 254)  (875 254)  Enable bit of Mux _global_links/set_rst_mux => glb_netwk_4 wire_logic_cluster/lc_7/s_r
 (12 15)  (886 255)  (886 255)  routing T_17_15.sp4_h_l_46 <X> T_17_15.sp4_v_t_46


LogicTile_18_15

 (12 2)  (940 242)  (940 242)  routing T_18_15.sp4_v_t_39 <X> T_18_15.sp4_h_l_39
 (11 3)  (939 243)  (939 243)  routing T_18_15.sp4_v_t_39 <X> T_18_15.sp4_h_l_39
 (8 6)  (936 246)  (936 246)  routing T_18_15.sp4_v_t_47 <X> T_18_15.sp4_h_l_41
 (9 6)  (937 246)  (937 246)  routing T_18_15.sp4_v_t_47 <X> T_18_15.sp4_h_l_41
 (10 6)  (938 246)  (938 246)  routing T_18_15.sp4_v_t_47 <X> T_18_15.sp4_h_l_41
 (8 14)  (936 254)  (936 254)  routing T_18_15.sp4_v_t_47 <X> T_18_15.sp4_h_l_47
 (9 14)  (937 254)  (937 254)  routing T_18_15.sp4_v_t_47 <X> T_18_15.sp4_h_l_47


LogicTile_19_15

 (0 0)  (982 240)  (982 240)  Negative Clock bit

 (22 0)  (1004 240)  (1004 240)  Enable bit of Mux _local_links/g0_mux_3 => sp4_h_r_3 lc_trk_g0_3
 (23 0)  (1005 240)  (1005 240)  routing T_19_15.sp4_h_r_3 <X> T_19_15.lc_trk_g0_3
 (24 0)  (1006 240)  (1006 240)  routing T_19_15.sp4_h_r_3 <X> T_19_15.lc_trk_g0_3
 (21 1)  (1003 241)  (1003 241)  routing T_19_15.sp4_h_r_3 <X> T_19_15.lc_trk_g0_3
 (2 2)  (984 242)  (984 242)  Enable bit of Mux _global_links/clk_mux => glb_netwk_1 wire_logic_cluster/lc_7/clk
 (0 3)  (982 243)  (982 243)  routing T_19_15.glb_netwk_1 <X> T_19_15.wire_logic_cluster/lc_7/clk
 (1 4)  (983 244)  (983 244)  Enable bit of Mux _global_links/ce_mux => glb_netwk_3 wire_logic_cluster/lc_7/cen
 (26 4)  (1008 244)  (1008 244)  routing T_19_15.lc_trk_g3_7 <X> T_19_15.wire_logic_cluster/lc_2/in_0
 (28 4)  (1010 244)  (1010 244)  routing T_19_15.lc_trk_g2_1 <X> T_19_15.wire_logic_cluster/lc_2/in_1
 (29 4)  (1011 244)  (1011 244)  Enable bit of Mux _logic_cluster/lcb1_2 => lc_trk_g2_1 wire_logic_cluster/lc_2/in_1
 (32 4)  (1014 244)  (1014 244)  Enable bit of Mux _logic_cluster/lcb3_2 => lc_trk_g0_3 wire_logic_cluster/lc_2/in_3
 (36 4)  (1018 244)  (1018 244)  LC_2 Logic Functioning bit
 (37 4)  (1019 244)  (1019 244)  LC_2 Logic Functioning bit
 (38 4)  (1020 244)  (1020 244)  LC_2 Logic Functioning bit
 (39 4)  (1021 244)  (1021 244)  LC_2 Logic Functioning bit
 (41 4)  (1023 244)  (1023 244)  LC_2 Logic Functioning bit
 (43 4)  (1025 244)  (1025 244)  LC_2 Logic Functioning bit
 (45 4)  (1027 244)  (1027 244)  LC_2 Logic Functioning bit
 (47 4)  (1029 244)  (1029 244)  Enable bit of Mux _out_links/OutMux5_2 => wire_logic_cluster/lc_2/out sp12_h_r_12
 (0 5)  (982 245)  (982 245)  routing T_19_15.glb_netwk_3 <X> T_19_15.wire_logic_cluster/lc_7/cen
 (26 5)  (1008 245)  (1008 245)  routing T_19_15.lc_trk_g3_7 <X> T_19_15.wire_logic_cluster/lc_2/in_0
 (27 5)  (1009 245)  (1009 245)  routing T_19_15.lc_trk_g3_7 <X> T_19_15.wire_logic_cluster/lc_2/in_0
 (28 5)  (1010 245)  (1010 245)  routing T_19_15.lc_trk_g3_7 <X> T_19_15.wire_logic_cluster/lc_2/in_0
 (29 5)  (1011 245)  (1011 245)  Enable bit of Mux _logic_cluster/lcb0_2 => lc_trk_g3_7 wire_logic_cluster/lc_2/in_0
 (31 5)  (1013 245)  (1013 245)  routing T_19_15.lc_trk_g0_3 <X> T_19_15.wire_logic_cluster/lc_2/in_3
 (37 5)  (1019 245)  (1019 245)  LC_2 Logic Functioning bit
 (39 5)  (1021 245)  (1021 245)  LC_2 Logic Functioning bit
 (4 6)  (986 246)  (986 246)  routing T_19_15.sp4_h_r_3 <X> T_19_15.sp4_v_t_38
 (5 7)  (987 247)  (987 247)  routing T_19_15.sp4_h_r_3 <X> T_19_15.sp4_v_t_38
 (11 8)  (993 248)  (993 248)  routing T_19_15.sp4_h_r_3 <X> T_19_15.sp4_v_b_8
 (16 8)  (998 248)  (998 248)  routing T_19_15.sp4_v_b_33 <X> T_19_15.lc_trk_g2_1
 (17 8)  (999 248)  (999 248)  Enable bit of Mux _local_links/g2_mux_1 => sp4_v_b_33 lc_trk_g2_1
 (18 8)  (1000 248)  (1000 248)  routing T_19_15.sp4_v_b_33 <X> T_19_15.lc_trk_g2_1
 (18 9)  (1000 249)  (1000 249)  routing T_19_15.sp4_v_b_33 <X> T_19_15.lc_trk_g2_1
 (4 10)  (986 250)  (986 250)  routing T_19_15.sp4_h_r_6 <X> T_19_15.sp4_v_t_43
 (8 10)  (990 250)  (990 250)  routing T_19_15.sp4_v_t_36 <X> T_19_15.sp4_h_l_42
 (9 10)  (991 250)  (991 250)  routing T_19_15.sp4_v_t_36 <X> T_19_15.sp4_h_l_42
 (10 10)  (992 250)  (992 250)  routing T_19_15.sp4_v_t_36 <X> T_19_15.sp4_h_l_42
 (5 11)  (987 251)  (987 251)  routing T_19_15.sp4_h_r_6 <X> T_19_15.sp4_v_t_43
 (11 12)  (993 252)  (993 252)  routing T_19_15.sp4_v_t_45 <X> T_19_15.sp4_v_b_11
 (12 13)  (994 253)  (994 253)  routing T_19_15.sp4_v_t_45 <X> T_19_15.sp4_v_b_11
 (0 14)  (982 254)  (982 254)  routing T_19_15.glb_netwk_4 <X> T_19_15.wire_logic_cluster/lc_7/s_r
 (1 14)  (983 254)  (983 254)  Enable bit of Mux _global_links/set_rst_mux => glb_netwk_4 wire_logic_cluster/lc_7/s_r
 (22 14)  (1004 254)  (1004 254)  Enable bit of Mux _local_links/g3_mux_7 => sp4_r_v_b_47 lc_trk_g3_7
 (21 15)  (1003 255)  (1003 255)  routing T_19_15.sp4_r_v_b_47 <X> T_19_15.lc_trk_g3_7


LogicTile_20_15

 (3 6)  (1039 246)  (1039 246)  routing T_20_15.sp12_h_r_0 <X> T_20_15.sp12_v_t_23
 (3 7)  (1039 247)  (1039 247)  routing T_20_15.sp12_h_r_0 <X> T_20_15.sp12_v_t_23
 (19 15)  (1055 255)  (1055 255)  Enable bit of Mux _span_links/cross_mux_horz_2 => sp12_h_l_3 sp4_h_r_14


LogicTile_21_15

 (9 6)  (1099 246)  (1099 246)  routing T_21_15.sp4_h_r_1 <X> T_21_15.sp4_h_l_41
 (10 6)  (1100 246)  (1100 246)  routing T_21_15.sp4_h_r_1 <X> T_21_15.sp4_h_l_41
 (10 13)  (1100 253)  (1100 253)  routing T_21_15.sp4_h_r_5 <X> T_21_15.sp4_v_b_10


LogicTile_22_15

 (2 0)  (1146 240)  (1146 240)  Enable bit of Mux _span_links/cross_mux_horz_4 => sp12_h_r_8 sp4_h_l_5
 (19 13)  (1163 253)  (1163 253)  Enable bit of Mux _span_links/cross_mux_horz_0 => sp12_h_r_0 sp4_h_l_1


LogicTile_23_15

 (5 10)  (1203 250)  (1203 250)  routing T_23_15.sp4_h_r_3 <X> T_23_15.sp4_h_l_43
 (4 11)  (1202 251)  (1202 251)  routing T_23_15.sp4_h_r_3 <X> T_23_15.sp4_h_l_43


LogicTile_24_15

 (19 15)  (1271 255)  (1271 255)  Enable bit of Mux _span_links/cross_mux_horz_2 => sp12_h_l_3 sp4_h_r_14


LogicTile_30_15

 (3 2)  (1567 242)  (1567 242)  routing T_30_15.sp12_v_t_23 <X> T_30_15.sp12_h_l_23


LogicTile_32_15

 (3 2)  (1675 242)  (1675 242)  routing T_32_15.sp12_h_r_0 <X> T_32_15.sp12_h_l_23
 (3 3)  (1675 243)  (1675 243)  routing T_32_15.sp12_h_r_0 <X> T_32_15.sp12_h_l_23


IO_Tile_33_15

 (3 1)  (1729 241)  (1729 241)  IO control bit: IORIGHT_REN_1

 (17 1)  (1743 241)  (1743 241)  Enable bit of Mux _out_links/OutMuxa_0 => wire_io_cluster/io_0/D_IN_0 span12_horz_0
 (17 3)  (1743 243)  (1743 243)  IOB_0 IO Functioning bit
 (2 6)  (1728 246)  (1728 246)  IO control bit: IORIGHT_REN_0

 (3 6)  (1729 246)  (1729 246)  IO control bit: IORIGHT_IE_1

 (16 8)  (1742 248)  (1742 248)  Enable bit of Mux _out_links/OutMuxc_2 => wire_io_cluster/io_1/D_IN_0 span12_horz_20
 (3 9)  (1729 249)  (1729 249)  IO control bit: IORIGHT_IE_0

 (17 13)  (1743 253)  (1743 253)  IOB_1 IO Functioning bit


IO_Tile_0_14

 (3 1)  (14 225)  (14 225)  IO control bit: IOLEFT_REN_1

 (2 6)  (15 230)  (15 230)  IO control bit: IOLEFT_REN_0



RAM_Tile_8_14

 (12 8)  (408 232)  (408 232)  routing T_8_14.sp4_v_t_45 <X> T_8_14.sp4_h_r_8


LogicTile_11_14

 (0 0)  (546 224)  (546 224)  Negative Clock bit

 (2 2)  (548 226)  (548 226)  Enable bit of Mux _global_links/clk_mux => glb_netwk_1 wire_logic_cluster/lc_7/clk
 (0 3)  (546 227)  (546 227)  routing T_11_14.glb_netwk_1 <X> T_11_14.wire_logic_cluster/lc_7/clk
 (26 4)  (572 228)  (572 228)  routing T_11_14.lc_trk_g1_5 <X> T_11_14.wire_logic_cluster/lc_2/in_0
 (28 4)  (574 228)  (574 228)  routing T_11_14.lc_trk_g2_3 <X> T_11_14.wire_logic_cluster/lc_2/in_1
 (29 4)  (575 228)  (575 228)  Enable bit of Mux _logic_cluster/lcb1_2 => lc_trk_g2_3 wire_logic_cluster/lc_2/in_1
 (32 4)  (578 228)  (578 228)  Enable bit of Mux _logic_cluster/lcb3_2 => lc_trk_g3_2 wire_logic_cluster/lc_2/in_3
 (33 4)  (579 228)  (579 228)  routing T_11_14.lc_trk_g3_2 <X> T_11_14.wire_logic_cluster/lc_2/in_3
 (34 4)  (580 228)  (580 228)  routing T_11_14.lc_trk_g3_2 <X> T_11_14.wire_logic_cluster/lc_2/in_3
 (35 4)  (581 228)  (581 228)  routing T_11_14.lc_trk_g3_5 <X> T_11_14.input_2_2
 (36 4)  (582 228)  (582 228)  LC_2 Logic Functioning bit
 (38 4)  (584 228)  (584 228)  LC_2 Logic Functioning bit
 (39 4)  (585 228)  (585 228)  LC_2 Logic Functioning bit
 (43 4)  (589 228)  (589 228)  LC_2 Logic Functioning bit
 (45 4)  (591 228)  (591 228)  LC_2 Logic Functioning bit
 (27 5)  (573 229)  (573 229)  routing T_11_14.lc_trk_g1_5 <X> T_11_14.wire_logic_cluster/lc_2/in_0
 (29 5)  (575 229)  (575 229)  Enable bit of Mux _logic_cluster/lcb0_2 => lc_trk_g1_5 wire_logic_cluster/lc_2/in_0
 (30 5)  (576 229)  (576 229)  routing T_11_14.lc_trk_g2_3 <X> T_11_14.wire_logic_cluster/lc_2/in_1
 (31 5)  (577 229)  (577 229)  routing T_11_14.lc_trk_g3_2 <X> T_11_14.wire_logic_cluster/lc_2/in_3
 (32 5)  (578 229)  (578 229)  Enable bit of Mux _logic_cluster/lcb2_2 => lc_trk_g3_5 input_2_2
 (33 5)  (579 229)  (579 229)  routing T_11_14.lc_trk_g3_5 <X> T_11_14.input_2_2
 (34 5)  (580 229)  (580 229)  routing T_11_14.lc_trk_g3_5 <X> T_11_14.input_2_2
 (38 5)  (584 229)  (584 229)  LC_2 Logic Functioning bit
 (39 5)  (585 229)  (585 229)  LC_2 Logic Functioning bit
 (46 5)  (592 229)  (592 229)  Enable bit of Mux _out_links/OutMux6_2 => wire_logic_cluster/lc_2/out sp4_h_r_4
 (15 6)  (561 230)  (561 230)  routing T_11_14.sp4_h_r_5 <X> T_11_14.lc_trk_g1_5
 (16 6)  (562 230)  (562 230)  routing T_11_14.sp4_h_r_5 <X> T_11_14.lc_trk_g1_5
 (17 6)  (563 230)  (563 230)  Enable bit of Mux _local_links/g1_mux_5 => sp4_h_r_5 lc_trk_g1_5
 (18 7)  (564 231)  (564 231)  routing T_11_14.sp4_h_r_5 <X> T_11_14.lc_trk_g1_5
 (22 8)  (568 232)  (568 232)  Enable bit of Mux _local_links/g2_mux_3 => sp4_v_t_30 lc_trk_g2_3
 (23 8)  (569 232)  (569 232)  routing T_11_14.sp4_v_t_30 <X> T_11_14.lc_trk_g2_3
 (24 8)  (570 232)  (570 232)  routing T_11_14.sp4_v_t_30 <X> T_11_14.lc_trk_g2_3
 (25 12)  (571 236)  (571 236)  routing T_11_14.wire_logic_cluster/lc_2/out <X> T_11_14.lc_trk_g3_2
 (22 13)  (568 237)  (568 237)  Enable bit of Mux _local_links/g3_mux_2 => wire_logic_cluster/lc_2/out lc_trk_g3_2
 (0 14)  (546 238)  (546 238)  routing T_11_14.glb_netwk_4 <X> T_11_14.wire_logic_cluster/lc_7/s_r
 (1 14)  (547 238)  (547 238)  Enable bit of Mux _global_links/set_rst_mux => glb_netwk_4 wire_logic_cluster/lc_7/s_r
 (15 14)  (561 238)  (561 238)  routing T_11_14.sp4_h_r_45 <X> T_11_14.lc_trk_g3_5
 (16 14)  (562 238)  (562 238)  routing T_11_14.sp4_h_r_45 <X> T_11_14.lc_trk_g3_5
 (17 14)  (563 238)  (563 238)  Enable bit of Mux _local_links/g3_mux_5 => sp4_h_r_45 lc_trk_g3_5
 (18 14)  (564 238)  (564 238)  routing T_11_14.sp4_h_r_45 <X> T_11_14.lc_trk_g3_5
 (18 15)  (564 239)  (564 239)  routing T_11_14.sp4_h_r_45 <X> T_11_14.lc_trk_g3_5


LogicTile_12_14

 (12 0)  (612 224)  (612 224)  routing T_12_14.sp4_v_b_2 <X> T_12_14.sp4_h_r_2
 (22 0)  (622 224)  (622 224)  Enable bit of Mux _local_links/g0_mux_3 => top_op_3 lc_trk_g0_3
 (24 0)  (624 224)  (624 224)  routing T_12_14.top_op_3 <X> T_12_14.lc_trk_g0_3
 (26 0)  (626 224)  (626 224)  routing T_12_14.lc_trk_g0_6 <X> T_12_14.wire_logic_cluster/lc_0/in_0
 (29 0)  (629 224)  (629 224)  Enable bit of Mux _logic_cluster/lcb1_0 => lc_trk_g0_3 wire_logic_cluster/lc_0/in_1
 (32 0)  (632 224)  (632 224)  Enable bit of Mux _logic_cluster/lcb3_0 => lc_trk_g3_2 wire_logic_cluster/lc_0/in_3
 (33 0)  (633 224)  (633 224)  routing T_12_14.lc_trk_g3_2 <X> T_12_14.wire_logic_cluster/lc_0/in_3
 (34 0)  (634 224)  (634 224)  routing T_12_14.lc_trk_g3_2 <X> T_12_14.wire_logic_cluster/lc_0/in_3
 (35 0)  (635 224)  (635 224)  routing T_12_14.lc_trk_g2_4 <X> T_12_14.input_2_0
 (39 0)  (639 224)  (639 224)  LC_0 Logic Functioning bit
 (11 1)  (611 225)  (611 225)  routing T_12_14.sp4_v_b_2 <X> T_12_14.sp4_h_r_2
 (21 1)  (621 225)  (621 225)  routing T_12_14.top_op_3 <X> T_12_14.lc_trk_g0_3
 (26 1)  (626 225)  (626 225)  routing T_12_14.lc_trk_g0_6 <X> T_12_14.wire_logic_cluster/lc_0/in_0
 (29 1)  (629 225)  (629 225)  Enable bit of Mux _logic_cluster/lcb0_0 => lc_trk_g0_6 wire_logic_cluster/lc_0/in_0
 (30 1)  (630 225)  (630 225)  routing T_12_14.lc_trk_g0_3 <X> T_12_14.wire_logic_cluster/lc_0/in_1
 (31 1)  (631 225)  (631 225)  routing T_12_14.lc_trk_g3_2 <X> T_12_14.wire_logic_cluster/lc_0/in_3
 (32 1)  (632 225)  (632 225)  Enable bit of Mux _logic_cluster/lcb2_0 => lc_trk_g2_4 input_2_0
 (33 1)  (633 225)  (633 225)  routing T_12_14.lc_trk_g2_4 <X> T_12_14.input_2_0
 (51 1)  (651 225)  (651 225)  Enable bit of Mux _out_links/OutMux2_0 => wire_logic_cluster/lc_0/out sp4_v_t_21
 (22 3)  (622 227)  (622 227)  Enable bit of Mux _local_links/g0_mux_6 => top_op_6 lc_trk_g0_6
 (24 3)  (624 227)  (624 227)  routing T_12_14.top_op_6 <X> T_12_14.lc_trk_g0_6
 (25 3)  (625 227)  (625 227)  routing T_12_14.top_op_6 <X> T_12_14.lc_trk_g0_6
 (14 11)  (614 235)  (614 235)  routing T_12_14.sp4_r_v_b_36 <X> T_12_14.lc_trk_g2_4
 (17 11)  (617 235)  (617 235)  Enable bit of Mux _local_links/g2_mux_4 => sp4_r_v_b_36 lc_trk_g2_4
 (22 13)  (622 237)  (622 237)  Enable bit of Mux _local_links/g3_mux_2 => tnr_op_2 lc_trk_g3_2
 (24 13)  (624 237)  (624 237)  routing T_12_14.tnr_op_2 <X> T_12_14.lc_trk_g3_2


LogicTile_13_14

 (14 0)  (668 224)  (668 224)  routing T_13_14.lft_op_0 <X> T_13_14.lc_trk_g0_0
 (21 0)  (675 224)  (675 224)  routing T_13_14.sp12_h_r_3 <X> T_13_14.lc_trk_g0_3
 (22 0)  (676 224)  (676 224)  Enable bit of Mux _local_links/g0_mux_3 => sp12_h_r_3 lc_trk_g0_3
 (24 0)  (678 224)  (678 224)  routing T_13_14.sp12_h_r_3 <X> T_13_14.lc_trk_g0_3
 (15 1)  (669 225)  (669 225)  routing T_13_14.lft_op_0 <X> T_13_14.lc_trk_g0_0
 (17 1)  (671 225)  (671 225)  Enable bit of Mux _local_links/g0_mux_0 => lft_op_0 lc_trk_g0_0
 (21 1)  (675 225)  (675 225)  routing T_13_14.sp12_h_r_3 <X> T_13_14.lc_trk_g0_3
 (0 2)  (654 226)  (654 226)  routing T_13_14.glb_netwk_6 <X> T_13_14.wire_logic_cluster/lc_7/clk
 (1 2)  (655 226)  (655 226)  routing T_13_14.glb_netwk_6 <X> T_13_14.wire_logic_cluster/lc_7/clk
 (2 2)  (656 226)  (656 226)  Enable bit of Mux _global_links/clk_mux => glb_netwk_6 wire_logic_cluster/lc_7/clk
 (15 2)  (669 226)  (669 226)  routing T_13_14.sp12_h_r_5 <X> T_13_14.lc_trk_g0_5
 (17 2)  (671 226)  (671 226)  Enable bit of Mux _local_links/g0_mux_5 => sp12_h_r_5 lc_trk_g0_5
 (18 2)  (672 226)  (672 226)  routing T_13_14.sp12_h_r_5 <X> T_13_14.lc_trk_g0_5
 (21 2)  (675 226)  (675 226)  routing T_13_14.sp4_h_l_2 <X> T_13_14.lc_trk_g0_7
 (22 2)  (676 226)  (676 226)  Enable bit of Mux _local_links/g0_mux_7 => sp4_h_l_2 lc_trk_g0_7
 (23 2)  (677 226)  (677 226)  routing T_13_14.sp4_h_l_2 <X> T_13_14.lc_trk_g0_7
 (24 2)  (678 226)  (678 226)  routing T_13_14.sp4_h_l_2 <X> T_13_14.lc_trk_g0_7
 (25 2)  (679 226)  (679 226)  routing T_13_14.sp4_h_r_14 <X> T_13_14.lc_trk_g0_6
 (18 3)  (672 227)  (672 227)  routing T_13_14.sp12_h_r_5 <X> T_13_14.lc_trk_g0_5
 (22 3)  (676 227)  (676 227)  Enable bit of Mux _local_links/g0_mux_6 => sp4_h_r_14 lc_trk_g0_6
 (23 3)  (677 227)  (677 227)  routing T_13_14.sp4_h_r_14 <X> T_13_14.lc_trk_g0_6
 (24 3)  (678 227)  (678 227)  routing T_13_14.sp4_h_r_14 <X> T_13_14.lc_trk_g0_6
 (0 4)  (654 228)  (654 228)  routing T_13_14.lc_trk_g2_2 <X> T_13_14.wire_logic_cluster/lc_7/cen
 (1 4)  (655 228)  (655 228)  Enable bit of Mux _global_links/ce_mux => lc_trk_g2_2 wire_logic_cluster/lc_7/cen
 (15 4)  (669 228)  (669 228)  routing T_13_14.bot_op_1 <X> T_13_14.lc_trk_g1_1
 (17 4)  (671 228)  (671 228)  Enable bit of Mux _local_links/g1_mux_1 => bot_op_1 lc_trk_g1_1
 (26 4)  (680 228)  (680 228)  routing T_13_14.lc_trk_g0_6 <X> T_13_14.wire_logic_cluster/lc_2/in_0
 (29 4)  (683 228)  (683 228)  Enable bit of Mux _logic_cluster/lcb1_2 => lc_trk_g0_3 wire_logic_cluster/lc_2/in_1
 (31 4)  (685 228)  (685 228)  routing T_13_14.lc_trk_g3_6 <X> T_13_14.wire_logic_cluster/lc_2/in_3
 (32 4)  (686 228)  (686 228)  Enable bit of Mux _logic_cluster/lcb3_2 => lc_trk_g3_6 wire_logic_cluster/lc_2/in_3
 (33 4)  (687 228)  (687 228)  routing T_13_14.lc_trk_g3_6 <X> T_13_14.wire_logic_cluster/lc_2/in_3
 (34 4)  (688 228)  (688 228)  routing T_13_14.lc_trk_g3_6 <X> T_13_14.wire_logic_cluster/lc_2/in_3
 (36 4)  (690 228)  (690 228)  LC_2 Logic Functioning bit
 (38 4)  (692 228)  (692 228)  LC_2 Logic Functioning bit
 (43 4)  (697 228)  (697 228)  LC_2 Logic Functioning bit
 (45 4)  (699 228)  (699 228)  LC_2 Logic Functioning bit
 (47 4)  (701 228)  (701 228)  Enable bit of Mux _out_links/OutMux5_2 => wire_logic_cluster/lc_2/out sp12_h_r_12
 (1 5)  (655 229)  (655 229)  routing T_13_14.lc_trk_g2_2 <X> T_13_14.wire_logic_cluster/lc_7/cen
 (13 5)  (667 229)  (667 229)  routing T_13_14.sp4_v_t_37 <X> T_13_14.sp4_h_r_5
 (26 5)  (680 229)  (680 229)  routing T_13_14.lc_trk_g0_6 <X> T_13_14.wire_logic_cluster/lc_2/in_0
 (29 5)  (683 229)  (683 229)  Enable bit of Mux _logic_cluster/lcb0_2 => lc_trk_g0_6 wire_logic_cluster/lc_2/in_0
 (30 5)  (684 229)  (684 229)  routing T_13_14.lc_trk_g0_3 <X> T_13_14.wire_logic_cluster/lc_2/in_1
 (31 5)  (685 229)  (685 229)  routing T_13_14.lc_trk_g3_6 <X> T_13_14.wire_logic_cluster/lc_2/in_3
 (32 5)  (686 229)  (686 229)  Enable bit of Mux _logic_cluster/lcb2_2 => lc_trk_g2_0 input_2_2
 (33 5)  (687 229)  (687 229)  routing T_13_14.lc_trk_g2_0 <X> T_13_14.input_2_2
 (39 5)  (693 229)  (693 229)  LC_2 Logic Functioning bit
 (15 6)  (669 230)  (669 230)  routing T_13_14.sp4_h_r_5 <X> T_13_14.lc_trk_g1_5
 (16 6)  (670 230)  (670 230)  routing T_13_14.sp4_h_r_5 <X> T_13_14.lc_trk_g1_5
 (17 6)  (671 230)  (671 230)  Enable bit of Mux _local_links/g1_mux_5 => sp4_h_r_5 lc_trk_g1_5
 (18 7)  (672 231)  (672 231)  routing T_13_14.sp4_h_r_5 <X> T_13_14.lc_trk_g1_5
 (14 8)  (668 232)  (668 232)  routing T_13_14.sp4_h_l_21 <X> T_13_14.lc_trk_g2_0
 (22 8)  (676 232)  (676 232)  Enable bit of Mux _local_links/g2_mux_3 => tnl_op_3 lc_trk_g2_3
 (24 8)  (678 232)  (678 232)  routing T_13_14.tnl_op_3 <X> T_13_14.lc_trk_g2_3
 (29 8)  (683 232)  (683 232)  Enable bit of Mux _logic_cluster/lcb1_4 => lc_trk_g0_7 wire_logic_cluster/lc_4/in_1
 (30 8)  (684 232)  (684 232)  routing T_13_14.lc_trk_g0_7 <X> T_13_14.wire_logic_cluster/lc_4/in_1
 (31 8)  (685 232)  (685 232)  routing T_13_14.lc_trk_g0_5 <X> T_13_14.wire_logic_cluster/lc_4/in_3
 (32 8)  (686 232)  (686 232)  Enable bit of Mux _logic_cluster/lcb3_4 => lc_trk_g0_5 wire_logic_cluster/lc_4/in_3
 (35 8)  (689 232)  (689 232)  routing T_13_14.lc_trk_g1_5 <X> T_13_14.input_2_4
 (39 8)  (693 232)  (693 232)  LC_4 Logic Functioning bit
 (45 8)  (699 232)  (699 232)  LC_4 Logic Functioning bit
 (52 8)  (706 232)  (706 232)  Enable bit of Mux _out_links/OutMux3_4 => wire_logic_cluster/lc_4/out sp12_v_b_8
 (15 9)  (669 233)  (669 233)  routing T_13_14.sp4_h_l_21 <X> T_13_14.lc_trk_g2_0
 (16 9)  (670 233)  (670 233)  routing T_13_14.sp4_h_l_21 <X> T_13_14.lc_trk_g2_0
 (17 9)  (671 233)  (671 233)  Enable bit of Mux _local_links/g2_mux_0 => sp4_h_l_21 lc_trk_g2_0
 (21 9)  (675 233)  (675 233)  routing T_13_14.tnl_op_3 <X> T_13_14.lc_trk_g2_3
 (22 9)  (676 233)  (676 233)  Enable bit of Mux _local_links/g2_mux_2 => sp4_h_l_15 lc_trk_g2_2
 (23 9)  (677 233)  (677 233)  routing T_13_14.sp4_h_l_15 <X> T_13_14.lc_trk_g2_2
 (24 9)  (678 233)  (678 233)  routing T_13_14.sp4_h_l_15 <X> T_13_14.lc_trk_g2_2
 (25 9)  (679 233)  (679 233)  routing T_13_14.sp4_h_l_15 <X> T_13_14.lc_trk_g2_2
 (27 9)  (681 233)  (681 233)  routing T_13_14.lc_trk_g1_1 <X> T_13_14.wire_logic_cluster/lc_4/in_0
 (29 9)  (683 233)  (683 233)  Enable bit of Mux _logic_cluster/lcb0_4 => lc_trk_g1_1 wire_logic_cluster/lc_4/in_0
 (30 9)  (684 233)  (684 233)  routing T_13_14.lc_trk_g0_7 <X> T_13_14.wire_logic_cluster/lc_4/in_1
 (32 9)  (686 233)  (686 233)  Enable bit of Mux _logic_cluster/lcb2_4 => lc_trk_g1_5 input_2_4
 (34 9)  (688 233)  (688 233)  routing T_13_14.lc_trk_g1_5 <X> T_13_14.input_2_4
 (36 9)  (690 233)  (690 233)  LC_4 Logic Functioning bit
 (38 9)  (692 233)  (692 233)  LC_4 Logic Functioning bit
 (43 9)  (697 233)  (697 233)  LC_4 Logic Functioning bit
 (22 11)  (676 235)  (676 235)  Enable bit of Mux _local_links/g2_mux_6 => tnl_op_6 lc_trk_g2_6
 (24 11)  (678 235)  (678 235)  routing T_13_14.tnl_op_6 <X> T_13_14.lc_trk_g2_6
 (25 11)  (679 235)  (679 235)  routing T_13_14.tnl_op_6 <X> T_13_14.lc_trk_g2_6
 (4 13)  (658 237)  (658 237)  routing T_13_14.sp4_v_t_41 <X> T_13_14.sp4_h_r_9
 (0 14)  (654 238)  (654 238)  routing T_13_14.glb_netwk_4 <X> T_13_14.wire_logic_cluster/lc_7/s_r
 (1 14)  (655 238)  (655 238)  Enable bit of Mux _global_links/set_rst_mux => glb_netwk_4 wire_logic_cluster/lc_7/s_r
 (14 14)  (668 238)  (668 238)  routing T_13_14.sp4_v_b_36 <X> T_13_14.lc_trk_g3_4
 (25 14)  (679 238)  (679 238)  routing T_13_14.rgt_op_6 <X> T_13_14.lc_trk_g3_6
 (29 14)  (683 238)  (683 238)  Enable bit of Mux _logic_cluster/lcb1_7 => lc_trk_g0_0 wire_logic_cluster/lc_7/in_1
 (31 14)  (685 238)  (685 238)  routing T_13_14.lc_trk_g2_6 <X> T_13_14.wire_logic_cluster/lc_7/in_3
 (32 14)  (686 238)  (686 238)  Enable bit of Mux _logic_cluster/lcb3_7 => lc_trk_g2_6 wire_logic_cluster/lc_7/in_3
 (33 14)  (687 238)  (687 238)  routing T_13_14.lc_trk_g2_6 <X> T_13_14.wire_logic_cluster/lc_7/in_3
 (35 14)  (689 238)  (689 238)  routing T_13_14.lc_trk_g3_4 <X> T_13_14.input_2_7
 (40 14)  (694 238)  (694 238)  LC_7 Logic Functioning bit
 (42 14)  (696 238)  (696 238)  LC_7 Logic Functioning bit
 (14 15)  (668 239)  (668 239)  routing T_13_14.sp4_v_b_36 <X> T_13_14.lc_trk_g3_4
 (16 15)  (670 239)  (670 239)  routing T_13_14.sp4_v_b_36 <X> T_13_14.lc_trk_g3_4
 (17 15)  (671 239)  (671 239)  Enable bit of Mux _local_links/g3_mux_4 => sp4_v_b_36 lc_trk_g3_4
 (22 15)  (676 239)  (676 239)  Enable bit of Mux _local_links/g3_mux_6 => rgt_op_6 lc_trk_g3_6
 (24 15)  (678 239)  (678 239)  routing T_13_14.rgt_op_6 <X> T_13_14.lc_trk_g3_6
 (26 15)  (680 239)  (680 239)  routing T_13_14.lc_trk_g2_3 <X> T_13_14.wire_logic_cluster/lc_7/in_0
 (28 15)  (682 239)  (682 239)  routing T_13_14.lc_trk_g2_3 <X> T_13_14.wire_logic_cluster/lc_7/in_0
 (29 15)  (683 239)  (683 239)  Enable bit of Mux _logic_cluster/lcb0_7 => lc_trk_g2_3 wire_logic_cluster/lc_7/in_0
 (31 15)  (685 239)  (685 239)  routing T_13_14.lc_trk_g2_6 <X> T_13_14.wire_logic_cluster/lc_7/in_3
 (32 15)  (686 239)  (686 239)  Enable bit of Mux _logic_cluster/lcb2_7 => lc_trk_g3_4 input_2_7
 (33 15)  (687 239)  (687 239)  routing T_13_14.lc_trk_g3_4 <X> T_13_14.input_2_7
 (34 15)  (688 239)  (688 239)  routing T_13_14.lc_trk_g3_4 <X> T_13_14.input_2_7
 (40 15)  (694 239)  (694 239)  LC_7 Logic Functioning bit


LogicTile_14_14

 (14 1)  (722 225)  (722 225)  routing T_14_14.top_op_0 <X> T_14_14.lc_trk_g0_0
 (15 1)  (723 225)  (723 225)  routing T_14_14.top_op_0 <X> T_14_14.lc_trk_g0_0
 (17 1)  (725 225)  (725 225)  Enable bit of Mux _local_links/g0_mux_0 => top_op_0 lc_trk_g0_0
 (27 4)  (735 228)  (735 228)  routing T_14_14.lc_trk_g3_4 <X> T_14_14.wire_logic_cluster/lc_2/in_1
 (28 4)  (736 228)  (736 228)  routing T_14_14.lc_trk_g3_4 <X> T_14_14.wire_logic_cluster/lc_2/in_1
 (29 4)  (737 228)  (737 228)  Enable bit of Mux _logic_cluster/lcb1_2 => lc_trk_g3_4 wire_logic_cluster/lc_2/in_1
 (30 4)  (738 228)  (738 228)  routing T_14_14.lc_trk_g3_4 <X> T_14_14.wire_logic_cluster/lc_2/in_1
 (31 4)  (739 228)  (739 228)  routing T_14_14.lc_trk_g1_4 <X> T_14_14.wire_logic_cluster/lc_2/in_3
 (32 4)  (740 228)  (740 228)  Enable bit of Mux _logic_cluster/lcb3_2 => lc_trk_g1_4 wire_logic_cluster/lc_2/in_3
 (34 4)  (742 228)  (742 228)  routing T_14_14.lc_trk_g1_4 <X> T_14_14.wire_logic_cluster/lc_2/in_3
 (36 4)  (744 228)  (744 228)  LC_2 Logic Functioning bit
 (38 4)  (746 228)  (746 228)  LC_2 Logic Functioning bit
 (41 4)  (749 228)  (749 228)  LC_2 Logic Functioning bit
 (43 4)  (751 228)  (751 228)  LC_2 Logic Functioning bit
 (26 5)  (734 229)  (734 229)  routing T_14_14.lc_trk_g2_2 <X> T_14_14.wire_logic_cluster/lc_2/in_0
 (28 5)  (736 229)  (736 229)  routing T_14_14.lc_trk_g2_2 <X> T_14_14.wire_logic_cluster/lc_2/in_0
 (29 5)  (737 229)  (737 229)  Enable bit of Mux _logic_cluster/lcb0_2 => lc_trk_g2_2 wire_logic_cluster/lc_2/in_0
 (37 5)  (745 229)  (745 229)  LC_2 Logic Functioning bit
 (39 5)  (747 229)  (747 229)  LC_2 Logic Functioning bit
 (41 5)  (749 229)  (749 229)  LC_2 Logic Functioning bit
 (43 5)  (751 229)  (751 229)  LC_2 Logic Functioning bit
 (14 6)  (722 230)  (722 230)  routing T_14_14.sp4_h_l_9 <X> T_14_14.lc_trk_g1_4
 (15 6)  (723 230)  (723 230)  routing T_14_14.sp4_h_r_21 <X> T_14_14.lc_trk_g1_5
 (16 6)  (724 230)  (724 230)  routing T_14_14.sp4_h_r_21 <X> T_14_14.lc_trk_g1_5
 (17 6)  (725 230)  (725 230)  Enable bit of Mux _local_links/g1_mux_5 => sp4_h_r_21 lc_trk_g1_5
 (18 6)  (726 230)  (726 230)  routing T_14_14.sp4_h_r_21 <X> T_14_14.lc_trk_g1_5
 (26 6)  (734 230)  (734 230)  routing T_14_14.lc_trk_g1_4 <X> T_14_14.wire_logic_cluster/lc_3/in_0
 (27 6)  (735 230)  (735 230)  routing T_14_14.lc_trk_g3_7 <X> T_14_14.wire_logic_cluster/lc_3/in_1
 (28 6)  (736 230)  (736 230)  routing T_14_14.lc_trk_g3_7 <X> T_14_14.wire_logic_cluster/lc_3/in_1
 (29 6)  (737 230)  (737 230)  Enable bit of Mux _logic_cluster/lcb1_3 => lc_trk_g3_7 wire_logic_cluster/lc_3/in_1
 (30 6)  (738 230)  (738 230)  routing T_14_14.lc_trk_g3_7 <X> T_14_14.wire_logic_cluster/lc_3/in_1
 (31 6)  (739 230)  (739 230)  routing T_14_14.lc_trk_g2_4 <X> T_14_14.wire_logic_cluster/lc_3/in_3
 (32 6)  (740 230)  (740 230)  Enable bit of Mux _logic_cluster/lcb3_3 => lc_trk_g2_4 wire_logic_cluster/lc_3/in_3
 (33 6)  (741 230)  (741 230)  routing T_14_14.lc_trk_g2_4 <X> T_14_14.wire_logic_cluster/lc_3/in_3
 (36 6)  (744 230)  (744 230)  LC_3 Logic Functioning bit
 (37 6)  (745 230)  (745 230)  LC_3 Logic Functioning bit
 (39 6)  (747 230)  (747 230)  LC_3 Logic Functioning bit
 (43 6)  (751 230)  (751 230)  LC_3 Logic Functioning bit
 (50 6)  (758 230)  (758 230)  Cascade bit: LH_LC03_inmux02_5

 (14 7)  (722 231)  (722 231)  routing T_14_14.sp4_h_l_9 <X> T_14_14.lc_trk_g1_4
 (15 7)  (723 231)  (723 231)  routing T_14_14.sp4_h_l_9 <X> T_14_14.lc_trk_g1_4
 (16 7)  (724 231)  (724 231)  routing T_14_14.sp4_h_l_9 <X> T_14_14.lc_trk_g1_4
 (17 7)  (725 231)  (725 231)  Enable bit of Mux _local_links/g1_mux_4 => sp4_h_l_9 lc_trk_g1_4
 (18 7)  (726 231)  (726 231)  routing T_14_14.sp4_h_r_21 <X> T_14_14.lc_trk_g1_5
 (27 7)  (735 231)  (735 231)  routing T_14_14.lc_trk_g1_4 <X> T_14_14.wire_logic_cluster/lc_3/in_0
 (29 7)  (737 231)  (737 231)  Enable bit of Mux _logic_cluster/lcb0_3 => lc_trk_g1_4 wire_logic_cluster/lc_3/in_0
 (30 7)  (738 231)  (738 231)  routing T_14_14.lc_trk_g3_7 <X> T_14_14.wire_logic_cluster/lc_3/in_1
 (36 7)  (744 231)  (744 231)  LC_3 Logic Functioning bit
 (37 7)  (745 231)  (745 231)  LC_3 Logic Functioning bit
 (42 7)  (750 231)  (750 231)  LC_3 Logic Functioning bit
 (43 7)  (751 231)  (751 231)  LC_3 Logic Functioning bit
 (3 8)  (711 232)  (711 232)  routing T_14_14.sp12_v_t_22 <X> T_14_14.sp12_v_b_1
 (15 8)  (723 232)  (723 232)  routing T_14_14.sp4_h_r_41 <X> T_14_14.lc_trk_g2_1
 (16 8)  (724 232)  (724 232)  routing T_14_14.sp4_h_r_41 <X> T_14_14.lc_trk_g2_1
 (17 8)  (725 232)  (725 232)  Enable bit of Mux _local_links/g2_mux_1 => sp4_h_r_41 lc_trk_g2_1
 (18 8)  (726 232)  (726 232)  routing T_14_14.sp4_h_r_41 <X> T_14_14.lc_trk_g2_1
 (18 9)  (726 233)  (726 233)  routing T_14_14.sp4_h_r_41 <X> T_14_14.lc_trk_g2_1
 (22 9)  (730 233)  (730 233)  Enable bit of Mux _local_links/g2_mux_2 => sp4_r_v_b_34 lc_trk_g2_2
 (25 9)  (733 233)  (733 233)  routing T_14_14.sp4_r_v_b_34 <X> T_14_14.lc_trk_g2_2
 (26 10)  (734 234)  (734 234)  routing T_14_14.lc_trk_g1_4 <X> T_14_14.wire_logic_cluster/lc_5/in_0
 (29 10)  (737 234)  (737 234)  Enable bit of Mux _logic_cluster/lcb1_5 => lc_trk_g0_0 wire_logic_cluster/lc_5/in_1
 (32 10)  (740 234)  (740 234)  Enable bit of Mux _logic_cluster/lcb3_5 => lc_trk_g3_3 wire_logic_cluster/lc_5/in_3
 (33 10)  (741 234)  (741 234)  routing T_14_14.lc_trk_g3_3 <X> T_14_14.wire_logic_cluster/lc_5/in_3
 (34 10)  (742 234)  (742 234)  routing T_14_14.lc_trk_g3_3 <X> T_14_14.wire_logic_cluster/lc_5/in_3
 (36 10)  (744 234)  (744 234)  LC_5 Logic Functioning bit
 (38 10)  (746 234)  (746 234)  LC_5 Logic Functioning bit
 (17 11)  (725 235)  (725 235)  Enable bit of Mux _local_links/g2_mux_4 => sp4_r_v_b_12 lc_trk_g2_4
 (27 11)  (735 235)  (735 235)  routing T_14_14.lc_trk_g1_4 <X> T_14_14.wire_logic_cluster/lc_5/in_0
 (29 11)  (737 235)  (737 235)  Enable bit of Mux _logic_cluster/lcb0_5 => lc_trk_g1_4 wire_logic_cluster/lc_5/in_0
 (31 11)  (739 235)  (739 235)  routing T_14_14.lc_trk_g3_3 <X> T_14_14.wire_logic_cluster/lc_5/in_3
 (36 11)  (744 235)  (744 235)  LC_5 Logic Functioning bit
 (37 11)  (745 235)  (745 235)  LC_5 Logic Functioning bit
 (38 11)  (746 235)  (746 235)  LC_5 Logic Functioning bit
 (39 11)  (747 235)  (747 235)  LC_5 Logic Functioning bit
 (41 11)  (749 235)  (749 235)  LC_5 Logic Functioning bit
 (43 11)  (751 235)  (751 235)  LC_5 Logic Functioning bit
 (22 12)  (730 236)  (730 236)  Enable bit of Mux _local_links/g3_mux_3 => sp4_r_v_b_43 lc_trk_g3_3
 (26 12)  (734 236)  (734 236)  routing T_14_14.lc_trk_g3_7 <X> T_14_14.wire_logic_cluster/lc_6/in_0
 (27 12)  (735 236)  (735 236)  routing T_14_14.lc_trk_g1_4 <X> T_14_14.wire_logic_cluster/lc_6/in_1
 (29 12)  (737 236)  (737 236)  Enable bit of Mux _logic_cluster/lcb1_6 => lc_trk_g1_4 wire_logic_cluster/lc_6/in_1
 (30 12)  (738 236)  (738 236)  routing T_14_14.lc_trk_g1_4 <X> T_14_14.wire_logic_cluster/lc_6/in_1
 (32 12)  (740 236)  (740 236)  Enable bit of Mux _logic_cluster/lcb3_6 => lc_trk_g2_1 wire_logic_cluster/lc_6/in_3
 (33 12)  (741 236)  (741 236)  routing T_14_14.lc_trk_g2_1 <X> T_14_14.wire_logic_cluster/lc_6/in_3
 (36 12)  (744 236)  (744 236)  LC_6 Logic Functioning bit
 (37 12)  (745 236)  (745 236)  LC_6 Logic Functioning bit
 (39 12)  (747 236)  (747 236)  LC_6 Logic Functioning bit
 (43 12)  (751 236)  (751 236)  LC_6 Logic Functioning bit
 (50 12)  (758 236)  (758 236)  Cascade bit: LH_LC06_inmux02_5

 (16 13)  (724 237)  (724 237)  routing T_14_14.sp12_v_b_8 <X> T_14_14.lc_trk_g3_0
 (17 13)  (725 237)  (725 237)  Enable bit of Mux _local_links/g3_mux_0 => sp12_v_b_8 lc_trk_g3_0
 (21 13)  (729 237)  (729 237)  routing T_14_14.sp4_r_v_b_43 <X> T_14_14.lc_trk_g3_3
 (26 13)  (734 237)  (734 237)  routing T_14_14.lc_trk_g3_7 <X> T_14_14.wire_logic_cluster/lc_6/in_0
 (27 13)  (735 237)  (735 237)  routing T_14_14.lc_trk_g3_7 <X> T_14_14.wire_logic_cluster/lc_6/in_0
 (28 13)  (736 237)  (736 237)  routing T_14_14.lc_trk_g3_7 <X> T_14_14.wire_logic_cluster/lc_6/in_0
 (29 13)  (737 237)  (737 237)  Enable bit of Mux _logic_cluster/lcb0_6 => lc_trk_g3_7 wire_logic_cluster/lc_6/in_0
 (36 13)  (744 237)  (744 237)  LC_6 Logic Functioning bit
 (37 13)  (745 237)  (745 237)  LC_6 Logic Functioning bit
 (42 13)  (750 237)  (750 237)  LC_6 Logic Functioning bit
 (43 13)  (751 237)  (751 237)  LC_6 Logic Functioning bit
 (14 14)  (722 238)  (722 238)  routing T_14_14.sp4_v_b_36 <X> T_14_14.lc_trk_g3_4
 (22 14)  (730 238)  (730 238)  Enable bit of Mux _local_links/g3_mux_7 => sp4_r_v_b_47 lc_trk_g3_7
 (27 14)  (735 238)  (735 238)  routing T_14_14.lc_trk_g3_7 <X> T_14_14.wire_logic_cluster/lc_7/in_1
 (28 14)  (736 238)  (736 238)  routing T_14_14.lc_trk_g3_7 <X> T_14_14.wire_logic_cluster/lc_7/in_1
 (29 14)  (737 238)  (737 238)  Enable bit of Mux _logic_cluster/lcb1_7 => lc_trk_g3_7 wire_logic_cluster/lc_7/in_1
 (30 14)  (738 238)  (738 238)  routing T_14_14.lc_trk_g3_7 <X> T_14_14.wire_logic_cluster/lc_7/in_1
 (31 14)  (739 238)  (739 238)  routing T_14_14.lc_trk_g1_5 <X> T_14_14.wire_logic_cluster/lc_7/in_3
 (32 14)  (740 238)  (740 238)  Enable bit of Mux _logic_cluster/lcb3_7 => lc_trk_g1_5 wire_logic_cluster/lc_7/in_3
 (34 14)  (742 238)  (742 238)  routing T_14_14.lc_trk_g1_5 <X> T_14_14.wire_logic_cluster/lc_7/in_3
 (36 14)  (744 238)  (744 238)  LC_7 Logic Functioning bit
 (37 14)  (745 238)  (745 238)  LC_7 Logic Functioning bit
 (38 14)  (746 238)  (746 238)  LC_7 Logic Functioning bit
 (39 14)  (747 238)  (747 238)  LC_7 Logic Functioning bit
 (41 14)  (749 238)  (749 238)  LC_7 Logic Functioning bit
 (43 14)  (751 238)  (751 238)  LC_7 Logic Functioning bit
 (14 15)  (722 239)  (722 239)  routing T_14_14.sp4_v_b_36 <X> T_14_14.lc_trk_g3_4
 (16 15)  (724 239)  (724 239)  routing T_14_14.sp4_v_b_36 <X> T_14_14.lc_trk_g3_4
 (17 15)  (725 239)  (725 239)  Enable bit of Mux _local_links/g3_mux_4 => sp4_v_b_36 lc_trk_g3_4
 (21 15)  (729 239)  (729 239)  routing T_14_14.sp4_r_v_b_47 <X> T_14_14.lc_trk_g3_7
 (27 15)  (735 239)  (735 239)  routing T_14_14.lc_trk_g3_0 <X> T_14_14.wire_logic_cluster/lc_7/in_0
 (28 15)  (736 239)  (736 239)  routing T_14_14.lc_trk_g3_0 <X> T_14_14.wire_logic_cluster/lc_7/in_0
 (29 15)  (737 239)  (737 239)  Enable bit of Mux _logic_cluster/lcb0_7 => lc_trk_g3_0 wire_logic_cluster/lc_7/in_0
 (30 15)  (738 239)  (738 239)  routing T_14_14.lc_trk_g3_7 <X> T_14_14.wire_logic_cluster/lc_7/in_1
 (37 15)  (745 239)  (745 239)  LC_7 Logic Functioning bit
 (39 15)  (747 239)  (747 239)  LC_7 Logic Functioning bit


LogicTile_15_14

 (17 0)  (779 224)  (779 224)  Enable bit of Mux _local_links/g0_mux_1 => sp4_r_v_b_34 lc_trk_g0_1
 (22 0)  (784 224)  (784 224)  Enable bit of Mux _local_links/g0_mux_3 => sp4_h_r_3 lc_trk_g0_3
 (23 0)  (785 224)  (785 224)  routing T_15_14.sp4_h_r_3 <X> T_15_14.lc_trk_g0_3
 (24 0)  (786 224)  (786 224)  routing T_15_14.sp4_h_r_3 <X> T_15_14.lc_trk_g0_3
 (25 0)  (787 224)  (787 224)  routing T_15_14.sp4_h_r_10 <X> T_15_14.lc_trk_g0_2
 (26 0)  (788 224)  (788 224)  routing T_15_14.lc_trk_g2_6 <X> T_15_14.wire_logic_cluster/lc_0/in_0
 (29 0)  (791 224)  (791 224)  Enable bit of Mux _logic_cluster/lcb1_0 => lc_trk_g0_1 wire_logic_cluster/lc_0/in_1
 (32 0)  (794 224)  (794 224)  Enable bit of Mux _logic_cluster/lcb3_0 => lc_trk_g2_1 wire_logic_cluster/lc_0/in_3
 (33 0)  (795 224)  (795 224)  routing T_15_14.lc_trk_g2_1 <X> T_15_14.wire_logic_cluster/lc_0/in_3
 (36 0)  (798 224)  (798 224)  LC_0 Logic Functioning bit
 (38 0)  (800 224)  (800 224)  LC_0 Logic Functioning bit
 (41 0)  (803 224)  (803 224)  LC_0 Logic Functioning bit
 (43 0)  (805 224)  (805 224)  LC_0 Logic Functioning bit
 (18 1)  (780 225)  (780 225)  routing T_15_14.sp4_r_v_b_34 <X> T_15_14.lc_trk_g0_1
 (21 1)  (783 225)  (783 225)  routing T_15_14.sp4_h_r_3 <X> T_15_14.lc_trk_g0_3
 (22 1)  (784 225)  (784 225)  Enable bit of Mux _local_links/g0_mux_2 => sp4_h_r_10 lc_trk_g0_2
 (23 1)  (785 225)  (785 225)  routing T_15_14.sp4_h_r_10 <X> T_15_14.lc_trk_g0_2
 (24 1)  (786 225)  (786 225)  routing T_15_14.sp4_h_r_10 <X> T_15_14.lc_trk_g0_2
 (26 1)  (788 225)  (788 225)  routing T_15_14.lc_trk_g2_6 <X> T_15_14.wire_logic_cluster/lc_0/in_0
 (28 1)  (790 225)  (790 225)  routing T_15_14.lc_trk_g2_6 <X> T_15_14.wire_logic_cluster/lc_0/in_0
 (29 1)  (791 225)  (791 225)  Enable bit of Mux _logic_cluster/lcb0_0 => lc_trk_g2_6 wire_logic_cluster/lc_0/in_0
 (37 1)  (799 225)  (799 225)  LC_0 Logic Functioning bit
 (39 1)  (801 225)  (801 225)  LC_0 Logic Functioning bit
 (41 1)  (803 225)  (803 225)  LC_0 Logic Functioning bit
 (43 1)  (805 225)  (805 225)  LC_0 Logic Functioning bit
 (0 2)  (762 226)  (762 226)  routing T_15_14.glb_netwk_6 <X> T_15_14.wire_logic_cluster/lc_7/clk
 (1 2)  (763 226)  (763 226)  routing T_15_14.glb_netwk_6 <X> T_15_14.wire_logic_cluster/lc_7/clk
 (2 2)  (764 226)  (764 226)  Enable bit of Mux _global_links/clk_mux => glb_netwk_6 wire_logic_cluster/lc_7/clk
 (12 2)  (774 226)  (774 226)  routing T_15_14.sp4_v_t_45 <X> T_15_14.sp4_h_l_39
 (14 2)  (776 226)  (776 226)  routing T_15_14.wire_logic_cluster/lc_4/out <X> T_15_14.lc_trk_g0_4
 (21 2)  (783 226)  (783 226)  routing T_15_14.sp4_h_l_2 <X> T_15_14.lc_trk_g0_7
 (22 2)  (784 226)  (784 226)  Enable bit of Mux _local_links/g0_mux_7 => sp4_h_l_2 lc_trk_g0_7
 (23 2)  (785 226)  (785 226)  routing T_15_14.sp4_h_l_2 <X> T_15_14.lc_trk_g0_7
 (24 2)  (786 226)  (786 226)  routing T_15_14.sp4_h_l_2 <X> T_15_14.lc_trk_g0_7
 (25 2)  (787 226)  (787 226)  routing T_15_14.sp4_h_r_14 <X> T_15_14.lc_trk_g0_6
 (26 2)  (788 226)  (788 226)  routing T_15_14.lc_trk_g2_7 <X> T_15_14.wire_logic_cluster/lc_1/in_0
 (27 2)  (789 226)  (789 226)  routing T_15_14.lc_trk_g3_1 <X> T_15_14.wire_logic_cluster/lc_1/in_1
 (28 2)  (790 226)  (790 226)  routing T_15_14.lc_trk_g3_1 <X> T_15_14.wire_logic_cluster/lc_1/in_1
 (29 2)  (791 226)  (791 226)  Enable bit of Mux _logic_cluster/lcb1_1 => lc_trk_g3_1 wire_logic_cluster/lc_1/in_1
 (31 2)  (793 226)  (793 226)  routing T_15_14.lc_trk_g0_6 <X> T_15_14.wire_logic_cluster/lc_1/in_3
 (32 2)  (794 226)  (794 226)  Enable bit of Mux _logic_cluster/lcb3_1 => lc_trk_g0_6 wire_logic_cluster/lc_1/in_3
 (36 2)  (798 226)  (798 226)  LC_1 Logic Functioning bit
 (37 2)  (799 226)  (799 226)  LC_1 Logic Functioning bit
 (39 2)  (801 226)  (801 226)  LC_1 Logic Functioning bit
 (43 2)  (805 226)  (805 226)  LC_1 Logic Functioning bit
 (50 2)  (812 226)  (812 226)  Cascade bit: LH_LC01_inmux02_5

 (11 3)  (773 227)  (773 227)  routing T_15_14.sp4_v_t_45 <X> T_15_14.sp4_h_l_39
 (12 3)  (774 227)  (774 227)  routing T_15_14.sp4_h_l_39 <X> T_15_14.sp4_v_t_39
 (13 3)  (775 227)  (775 227)  routing T_15_14.sp4_v_t_45 <X> T_15_14.sp4_h_l_39
 (17 3)  (779 227)  (779 227)  Enable bit of Mux _local_links/g0_mux_4 => wire_logic_cluster/lc_4/out lc_trk_g0_4
 (22 3)  (784 227)  (784 227)  Enable bit of Mux _local_links/g0_mux_6 => sp4_h_r_14 lc_trk_g0_6
 (23 3)  (785 227)  (785 227)  routing T_15_14.sp4_h_r_14 <X> T_15_14.lc_trk_g0_6
 (24 3)  (786 227)  (786 227)  routing T_15_14.sp4_h_r_14 <X> T_15_14.lc_trk_g0_6
 (26 3)  (788 227)  (788 227)  routing T_15_14.lc_trk_g2_7 <X> T_15_14.wire_logic_cluster/lc_1/in_0
 (28 3)  (790 227)  (790 227)  routing T_15_14.lc_trk_g2_7 <X> T_15_14.wire_logic_cluster/lc_1/in_0
 (29 3)  (791 227)  (791 227)  Enable bit of Mux _logic_cluster/lcb0_1 => lc_trk_g2_7 wire_logic_cluster/lc_1/in_0
 (31 3)  (793 227)  (793 227)  routing T_15_14.lc_trk_g0_6 <X> T_15_14.wire_logic_cluster/lc_1/in_3
 (36 3)  (798 227)  (798 227)  LC_1 Logic Functioning bit
 (37 3)  (799 227)  (799 227)  LC_1 Logic Functioning bit
 (42 3)  (804 227)  (804 227)  LC_1 Logic Functioning bit
 (43 3)  (805 227)  (805 227)  LC_1 Logic Functioning bit
 (1 4)  (763 228)  (763 228)  Enable bit of Mux _global_links/ce_mux => lc_trk_g0_2 wire_logic_cluster/lc_7/cen
 (21 4)  (783 228)  (783 228)  routing T_15_14.lft_op_3 <X> T_15_14.lc_trk_g1_3
 (22 4)  (784 228)  (784 228)  Enable bit of Mux _local_links/g1_mux_3 => lft_op_3 lc_trk_g1_3
 (24 4)  (786 228)  (786 228)  routing T_15_14.lft_op_3 <X> T_15_14.lc_trk_g1_3
 (26 4)  (788 228)  (788 228)  routing T_15_14.lc_trk_g0_4 <X> T_15_14.wire_logic_cluster/lc_2/in_0
 (28 4)  (790 228)  (790 228)  routing T_15_14.lc_trk_g2_3 <X> T_15_14.wire_logic_cluster/lc_2/in_1
 (29 4)  (791 228)  (791 228)  Enable bit of Mux _logic_cluster/lcb1_2 => lc_trk_g2_3 wire_logic_cluster/lc_2/in_1
 (31 4)  (793 228)  (793 228)  routing T_15_14.lc_trk_g0_7 <X> T_15_14.wire_logic_cluster/lc_2/in_3
 (32 4)  (794 228)  (794 228)  Enable bit of Mux _logic_cluster/lcb3_2 => lc_trk_g0_7 wire_logic_cluster/lc_2/in_3
 (36 4)  (798 228)  (798 228)  LC_2 Logic Functioning bit
 (38 4)  (800 228)  (800 228)  LC_2 Logic Functioning bit
 (45 4)  (807 228)  (807 228)  LC_2 Logic Functioning bit
 (50 4)  (812 228)  (812 228)  Cascade bit: LH_LC02_inmux02_5

 (51 4)  (813 228)  (813 228)  Enable bit of Mux _out_links/OutMux3_2 => wire_logic_cluster/lc_2/out sp12_v_t_3
 (1 5)  (763 229)  (763 229)  routing T_15_14.lc_trk_g0_2 <X> T_15_14.wire_logic_cluster/lc_7/cen
 (29 5)  (791 229)  (791 229)  Enable bit of Mux _logic_cluster/lcb0_2 => lc_trk_g0_4 wire_logic_cluster/lc_2/in_0
 (30 5)  (792 229)  (792 229)  routing T_15_14.lc_trk_g2_3 <X> T_15_14.wire_logic_cluster/lc_2/in_1
 (31 5)  (793 229)  (793 229)  routing T_15_14.lc_trk_g0_7 <X> T_15_14.wire_logic_cluster/lc_2/in_3
 (36 5)  (798 229)  (798 229)  LC_2 Logic Functioning bit
 (43 5)  (805 229)  (805 229)  LC_2 Logic Functioning bit
 (12 6)  (774 230)  (774 230)  routing T_15_14.sp4_h_r_2 <X> T_15_14.sp4_h_l_40
 (13 7)  (775 231)  (775 231)  routing T_15_14.sp4_h_r_2 <X> T_15_14.sp4_h_l_40
 (15 8)  (777 232)  (777 232)  routing T_15_14.sp4_h_r_33 <X> T_15_14.lc_trk_g2_1
 (16 8)  (778 232)  (778 232)  routing T_15_14.sp4_h_r_33 <X> T_15_14.lc_trk_g2_1
 (17 8)  (779 232)  (779 232)  Enable bit of Mux _local_links/g2_mux_1 => sp4_h_r_33 lc_trk_g2_1
 (18 8)  (780 232)  (780 232)  routing T_15_14.sp4_h_r_33 <X> T_15_14.lc_trk_g2_1
 (22 8)  (784 232)  (784 232)  Enable bit of Mux _local_links/g2_mux_3 => tnr_op_3 lc_trk_g2_3
 (24 8)  (786 232)  (786 232)  routing T_15_14.tnr_op_3 <X> T_15_14.lc_trk_g2_3
 (28 8)  (790 232)  (790 232)  routing T_15_14.lc_trk_g2_7 <X> T_15_14.wire_logic_cluster/lc_4/in_1
 (29 8)  (791 232)  (791 232)  Enable bit of Mux _logic_cluster/lcb1_4 => lc_trk_g2_7 wire_logic_cluster/lc_4/in_1
 (30 8)  (792 232)  (792 232)  routing T_15_14.lc_trk_g2_7 <X> T_15_14.wire_logic_cluster/lc_4/in_1
 (32 8)  (794 232)  (794 232)  Enable bit of Mux _logic_cluster/lcb3_4 => lc_trk_g2_1 wire_logic_cluster/lc_4/in_3
 (33 8)  (795 232)  (795 232)  routing T_15_14.lc_trk_g2_1 <X> T_15_14.wire_logic_cluster/lc_4/in_3
 (37 8)  (799 232)  (799 232)  LC_4 Logic Functioning bit
 (39 8)  (801 232)  (801 232)  LC_4 Logic Functioning bit
 (51 8)  (813 232)  (813 232)  Enable bit of Mux _out_links/OutMux2_4 => wire_logic_cluster/lc_4/out sp4_v_t_29
 (30 9)  (792 233)  (792 233)  routing T_15_14.lc_trk_g2_7 <X> T_15_14.wire_logic_cluster/lc_4/in_1
 (37 9)  (799 233)  (799 233)  LC_4 Logic Functioning bit
 (39 9)  (801 233)  (801 233)  LC_4 Logic Functioning bit
 (46 9)  (808 233)  (808 233)  Enable bit of Mux _out_links/OutMux6_4 => wire_logic_cluster/lc_4/out sp4_h_r_8
 (22 10)  (784 234)  (784 234)  Enable bit of Mux _local_links/g2_mux_7 => sp4_v_b_47 lc_trk_g2_7
 (23 10)  (785 234)  (785 234)  routing T_15_14.sp4_v_b_47 <X> T_15_14.lc_trk_g2_7
 (24 10)  (786 234)  (786 234)  routing T_15_14.sp4_v_b_47 <X> T_15_14.lc_trk_g2_7
 (25 10)  (787 234)  (787 234)  routing T_15_14.sp4_v_b_30 <X> T_15_14.lc_trk_g2_6
 (27 10)  (789 234)  (789 234)  routing T_15_14.lc_trk_g3_3 <X> T_15_14.wire_logic_cluster/lc_5/in_1
 (28 10)  (790 234)  (790 234)  routing T_15_14.lc_trk_g3_3 <X> T_15_14.wire_logic_cluster/lc_5/in_1
 (29 10)  (791 234)  (791 234)  Enable bit of Mux _logic_cluster/lcb1_5 => lc_trk_g3_3 wire_logic_cluster/lc_5/in_1
 (32 10)  (794 234)  (794 234)  Enable bit of Mux _logic_cluster/lcb3_5 => lc_trk_g1_3 wire_logic_cluster/lc_5/in_3
 (34 10)  (796 234)  (796 234)  routing T_15_14.lc_trk_g1_3 <X> T_15_14.wire_logic_cluster/lc_5/in_3
 (35 10)  (797 234)  (797 234)  routing T_15_14.lc_trk_g3_4 <X> T_15_14.input_2_5
 (36 10)  (798 234)  (798 234)  LC_5 Logic Functioning bit
 (38 10)  (800 234)  (800 234)  LC_5 Logic Functioning bit
 (43 10)  (805 234)  (805 234)  LC_5 Logic Functioning bit
 (45 10)  (807 234)  (807 234)  LC_5 Logic Functioning bit
 (52 10)  (814 234)  (814 234)  Enable bit of Mux _out_links/OutMux3_5 => wire_logic_cluster/lc_5/out sp12_v_t_9
 (11 11)  (773 235)  (773 235)  routing T_15_14.sp4_h_r_8 <X> T_15_14.sp4_h_l_45
 (22 11)  (784 235)  (784 235)  Enable bit of Mux _local_links/g2_mux_6 => sp4_v_b_30 lc_trk_g2_6
 (23 11)  (785 235)  (785 235)  routing T_15_14.sp4_v_b_30 <X> T_15_14.lc_trk_g2_6
 (26 11)  (788 235)  (788 235)  routing T_15_14.lc_trk_g0_3 <X> T_15_14.wire_logic_cluster/lc_5/in_0
 (29 11)  (791 235)  (791 235)  Enable bit of Mux _logic_cluster/lcb0_5 => lc_trk_g0_3 wire_logic_cluster/lc_5/in_0
 (30 11)  (792 235)  (792 235)  routing T_15_14.lc_trk_g3_3 <X> T_15_14.wire_logic_cluster/lc_5/in_1
 (31 11)  (793 235)  (793 235)  routing T_15_14.lc_trk_g1_3 <X> T_15_14.wire_logic_cluster/lc_5/in_3
 (32 11)  (794 235)  (794 235)  Enable bit of Mux _logic_cluster/lcb2_5 => lc_trk_g3_4 input_2_5
 (33 11)  (795 235)  (795 235)  routing T_15_14.lc_trk_g3_4 <X> T_15_14.input_2_5
 (34 11)  (796 235)  (796 235)  routing T_15_14.lc_trk_g3_4 <X> T_15_14.input_2_5
 (38 11)  (800 235)  (800 235)  LC_5 Logic Functioning bit
 (8 12)  (770 236)  (770 236)  routing T_15_14.sp4_h_l_39 <X> T_15_14.sp4_h_r_10
 (10 12)  (772 236)  (772 236)  routing T_15_14.sp4_h_l_39 <X> T_15_14.sp4_h_r_10
 (15 12)  (777 236)  (777 236)  routing T_15_14.sp4_h_r_33 <X> T_15_14.lc_trk_g3_1
 (16 12)  (778 236)  (778 236)  routing T_15_14.sp4_h_r_33 <X> T_15_14.lc_trk_g3_1
 (17 12)  (779 236)  (779 236)  Enable bit of Mux _local_links/g3_mux_1 => sp4_h_r_33 lc_trk_g3_1
 (18 12)  (780 236)  (780 236)  routing T_15_14.sp4_h_r_33 <X> T_15_14.lc_trk_g3_1
 (22 12)  (784 236)  (784 236)  Enable bit of Mux _local_links/g3_mux_3 => tnr_op_3 lc_trk_g3_3
 (24 12)  (786 236)  (786 236)  routing T_15_14.tnr_op_3 <X> T_15_14.lc_trk_g3_3
 (0 14)  (762 238)  (762 238)  routing T_15_14.glb_netwk_4 <X> T_15_14.wire_logic_cluster/lc_7/s_r
 (1 14)  (763 238)  (763 238)  Enable bit of Mux _global_links/set_rst_mux => glb_netwk_4 wire_logic_cluster/lc_7/s_r
 (14 14)  (776 238)  (776 238)  routing T_15_14.wire_logic_cluster/lc_4/out <X> T_15_14.lc_trk_g3_4
 (17 15)  (779 239)  (779 239)  Enable bit of Mux _local_links/g3_mux_4 => wire_logic_cluster/lc_4/out lc_trk_g3_4


LogicTile_16_14

 (27 0)  (843 224)  (843 224)  routing T_16_14.lc_trk_g3_6 <X> T_16_14.wire_logic_cluster/lc_0/in_1
 (28 0)  (844 224)  (844 224)  routing T_16_14.lc_trk_g3_6 <X> T_16_14.wire_logic_cluster/lc_0/in_1
 (29 0)  (845 224)  (845 224)  Enable bit of Mux _logic_cluster/lcb1_0 => lc_trk_g3_6 wire_logic_cluster/lc_0/in_1
 (30 0)  (846 224)  (846 224)  routing T_16_14.lc_trk_g3_6 <X> T_16_14.wire_logic_cluster/lc_0/in_1
 (31 0)  (847 224)  (847 224)  routing T_16_14.lc_trk_g0_7 <X> T_16_14.wire_logic_cluster/lc_0/in_3
 (32 0)  (848 224)  (848 224)  Enable bit of Mux _logic_cluster/lcb3_0 => lc_trk_g0_7 wire_logic_cluster/lc_0/in_3
 (36 0)  (852 224)  (852 224)  LC_0 Logic Functioning bit
 (37 0)  (853 224)  (853 224)  LC_0 Logic Functioning bit
 (38 0)  (854 224)  (854 224)  LC_0 Logic Functioning bit
 (39 0)  (855 224)  (855 224)  LC_0 Logic Functioning bit
 (41 0)  (857 224)  (857 224)  LC_0 Logic Functioning bit
 (43 0)  (859 224)  (859 224)  LC_0 Logic Functioning bit
 (45 0)  (861 224)  (861 224)  LC_0 Logic Functioning bit
 (47 0)  (863 224)  (863 224)  Enable bit of Mux _out_links/OutMux5_0 => wire_logic_cluster/lc_0/out sp12_h_r_8
 (27 1)  (843 225)  (843 225)  routing T_16_14.lc_trk_g3_1 <X> T_16_14.wire_logic_cluster/lc_0/in_0
 (28 1)  (844 225)  (844 225)  routing T_16_14.lc_trk_g3_1 <X> T_16_14.wire_logic_cluster/lc_0/in_0
 (29 1)  (845 225)  (845 225)  Enable bit of Mux _logic_cluster/lcb0_0 => lc_trk_g3_1 wire_logic_cluster/lc_0/in_0
 (30 1)  (846 225)  (846 225)  routing T_16_14.lc_trk_g3_6 <X> T_16_14.wire_logic_cluster/lc_0/in_1
 (31 1)  (847 225)  (847 225)  routing T_16_14.lc_trk_g0_7 <X> T_16_14.wire_logic_cluster/lc_0/in_3
 (37 1)  (853 225)  (853 225)  LC_0 Logic Functioning bit
 (39 1)  (855 225)  (855 225)  LC_0 Logic Functioning bit
 (0 2)  (816 226)  (816 226)  routing T_16_14.glb_netwk_7 <X> T_16_14.wire_logic_cluster/lc_7/clk
 (1 2)  (817 226)  (817 226)  routing T_16_14.glb_netwk_7 <X> T_16_14.wire_logic_cluster/lc_7/clk
 (2 2)  (818 226)  (818 226)  Enable bit of Mux _global_links/clk_mux => glb_netwk_7 wire_logic_cluster/lc_7/clk
 (14 2)  (830 226)  (830 226)  routing T_16_14.sp12_h_l_3 <X> T_16_14.lc_trk_g0_4
 (21 2)  (837 226)  (837 226)  routing T_16_14.sp4_h_l_2 <X> T_16_14.lc_trk_g0_7
 (22 2)  (838 226)  (838 226)  Enable bit of Mux _local_links/g0_mux_7 => sp4_h_l_2 lc_trk_g0_7
 (23 2)  (839 226)  (839 226)  routing T_16_14.sp4_h_l_2 <X> T_16_14.lc_trk_g0_7
 (24 2)  (840 226)  (840 226)  routing T_16_14.sp4_h_l_2 <X> T_16_14.lc_trk_g0_7
 (26 2)  (842 226)  (842 226)  routing T_16_14.lc_trk_g0_7 <X> T_16_14.wire_logic_cluster/lc_1/in_0
 (31 2)  (847 226)  (847 226)  routing T_16_14.lc_trk_g0_4 <X> T_16_14.wire_logic_cluster/lc_1/in_3
 (32 2)  (848 226)  (848 226)  Enable bit of Mux _logic_cluster/lcb3_1 => lc_trk_g0_4 wire_logic_cluster/lc_1/in_3
 (35 2)  (851 226)  (851 226)  routing T_16_14.lc_trk_g3_6 <X> T_16_14.input_2_1
 (36 2)  (852 226)  (852 226)  LC_1 Logic Functioning bit
 (38 2)  (854 226)  (854 226)  LC_1 Logic Functioning bit
 (39 2)  (855 226)  (855 226)  LC_1 Logic Functioning bit
 (43 2)  (859 226)  (859 226)  LC_1 Logic Functioning bit
 (45 2)  (861 226)  (861 226)  LC_1 Logic Functioning bit
 (47 2)  (863 226)  (863 226)  Enable bit of Mux _out_links/OutMux5_1 => wire_logic_cluster/lc_1/out sp12_h_r_10
 (0 3)  (816 227)  (816 227)  routing T_16_14.glb_netwk_7 <X> T_16_14.wire_logic_cluster/lc_7/clk
 (14 3)  (830 227)  (830 227)  routing T_16_14.sp12_h_l_3 <X> T_16_14.lc_trk_g0_4
 (15 3)  (831 227)  (831 227)  routing T_16_14.sp12_h_l_3 <X> T_16_14.lc_trk_g0_4
 (17 3)  (833 227)  (833 227)  Enable bit of Mux _local_links/g0_mux_4 => sp12_h_l_3 lc_trk_g0_4
 (26 3)  (842 227)  (842 227)  routing T_16_14.lc_trk_g0_7 <X> T_16_14.wire_logic_cluster/lc_1/in_0
 (29 3)  (845 227)  (845 227)  Enable bit of Mux _logic_cluster/lcb0_1 => lc_trk_g0_7 wire_logic_cluster/lc_1/in_0
 (32 3)  (848 227)  (848 227)  Enable bit of Mux _logic_cluster/lcb2_1 => lc_trk_g3_6 input_2_1
 (33 3)  (849 227)  (849 227)  routing T_16_14.lc_trk_g3_6 <X> T_16_14.input_2_1
 (34 3)  (850 227)  (850 227)  routing T_16_14.lc_trk_g3_6 <X> T_16_14.input_2_1
 (35 3)  (851 227)  (851 227)  routing T_16_14.lc_trk_g3_6 <X> T_16_14.input_2_1
 (37 3)  (853 227)  (853 227)  LC_1 Logic Functioning bit
 (38 3)  (854 227)  (854 227)  LC_1 Logic Functioning bit
 (39 3)  (855 227)  (855 227)  LC_1 Logic Functioning bit
 (42 3)  (858 227)  (858 227)  LC_1 Logic Functioning bit
 (1 4)  (817 228)  (817 228)  Enable bit of Mux _global_links/ce_mux => glb_netwk_3 wire_logic_cluster/lc_7/cen
 (3 4)  (819 228)  (819 228)  routing T_16_14.sp12_v_t_23 <X> T_16_14.sp12_h_r_0
 (0 5)  (816 229)  (816 229)  routing T_16_14.glb_netwk_3 <X> T_16_14.wire_logic_cluster/lc_7/cen
 (5 6)  (821 230)  (821 230)  routing T_16_14.sp4_v_t_38 <X> T_16_14.sp4_h_l_38
 (6 7)  (822 231)  (822 231)  routing T_16_14.sp4_v_t_38 <X> T_16_14.sp4_h_l_38
 (17 12)  (833 236)  (833 236)  Enable bit of Mux _local_links/g3_mux_1 => sp4_r_v_b_17 lc_trk_g3_1
 (0 14)  (816 238)  (816 238)  routing T_16_14.glb_netwk_4 <X> T_16_14.wire_logic_cluster/lc_7/s_r
 (1 14)  (817 238)  (817 238)  Enable bit of Mux _global_links/set_rst_mux => glb_netwk_4 wire_logic_cluster/lc_7/s_r
 (22 15)  (838 239)  (838 239)  Enable bit of Mux _local_links/g3_mux_6 => sp4_r_v_b_46 lc_trk_g3_6
 (25 15)  (841 239)  (841 239)  routing T_16_14.sp4_r_v_b_46 <X> T_16_14.lc_trk_g3_6


LogicTile_17_14

 (4 4)  (878 228)  (878 228)  routing T_17_14.sp4_h_l_44 <X> T_17_14.sp4_v_b_3
 (6 4)  (880 228)  (880 228)  routing T_17_14.sp4_h_l_44 <X> T_17_14.sp4_v_b_3
 (5 5)  (879 229)  (879 229)  routing T_17_14.sp4_h_l_44 <X> T_17_14.sp4_v_b_3
 (12 10)  (886 234)  (886 234)  routing T_17_14.sp4_v_t_39 <X> T_17_14.sp4_h_l_45
 (11 11)  (885 235)  (885 235)  routing T_17_14.sp4_v_t_39 <X> T_17_14.sp4_h_l_45
 (13 11)  (887 235)  (887 235)  routing T_17_14.sp4_v_t_39 <X> T_17_14.sp4_h_l_45
 (5 15)  (879 239)  (879 239)  routing T_17_14.sp4_h_l_44 <X> T_17_14.sp4_v_t_44


LogicTile_18_14

 (0 2)  (928 226)  (928 226)  routing T_18_14.glb_netwk_7 <X> T_18_14.wire_logic_cluster/lc_7/clk
 (1 2)  (929 226)  (929 226)  routing T_18_14.glb_netwk_7 <X> T_18_14.wire_logic_cluster/lc_7/clk
 (2 2)  (930 226)  (930 226)  Enable bit of Mux _global_links/clk_mux => glb_netwk_7 wire_logic_cluster/lc_7/clk
 (0 3)  (928 227)  (928 227)  routing T_18_14.glb_netwk_7 <X> T_18_14.wire_logic_cluster/lc_7/clk
 (11 3)  (939 227)  (939 227)  routing T_18_14.sp4_h_r_2 <X> T_18_14.sp4_h_l_39
 (1 4)  (929 228)  (929 228)  Enable bit of Mux _global_links/ce_mux => glb_netwk_3 wire_logic_cluster/lc_7/cen
 (0 5)  (928 229)  (928 229)  routing T_18_14.glb_netwk_3 <X> T_18_14.wire_logic_cluster/lc_7/cen
 (26 6)  (954 230)  (954 230)  routing T_18_14.lc_trk_g3_4 <X> T_18_14.wire_logic_cluster/lc_3/in_0
 (27 6)  (955 230)  (955 230)  routing T_18_14.lc_trk_g3_3 <X> T_18_14.wire_logic_cluster/lc_3/in_1
 (28 6)  (956 230)  (956 230)  routing T_18_14.lc_trk_g3_3 <X> T_18_14.wire_logic_cluster/lc_3/in_1
 (29 6)  (957 230)  (957 230)  Enable bit of Mux _logic_cluster/lcb1_3 => lc_trk_g3_3 wire_logic_cluster/lc_3/in_1
 (31 6)  (959 230)  (959 230)  routing T_18_14.lc_trk_g3_7 <X> T_18_14.wire_logic_cluster/lc_3/in_3
 (32 6)  (960 230)  (960 230)  Enable bit of Mux _logic_cluster/lcb3_3 => lc_trk_g3_7 wire_logic_cluster/lc_3/in_3
 (33 6)  (961 230)  (961 230)  routing T_18_14.lc_trk_g3_7 <X> T_18_14.wire_logic_cluster/lc_3/in_3
 (34 6)  (962 230)  (962 230)  routing T_18_14.lc_trk_g3_7 <X> T_18_14.wire_logic_cluster/lc_3/in_3
 (36 6)  (964 230)  (964 230)  LC_3 Logic Functioning bit
 (37 6)  (965 230)  (965 230)  LC_3 Logic Functioning bit
 (38 6)  (966 230)  (966 230)  LC_3 Logic Functioning bit
 (39 6)  (967 230)  (967 230)  LC_3 Logic Functioning bit
 (41 6)  (969 230)  (969 230)  LC_3 Logic Functioning bit
 (43 6)  (971 230)  (971 230)  LC_3 Logic Functioning bit
 (45 6)  (973 230)  (973 230)  LC_3 Logic Functioning bit
 (6 7)  (934 231)  (934 231)  routing T_18_14.sp4_h_r_3 <X> T_18_14.sp4_h_l_38
 (27 7)  (955 231)  (955 231)  routing T_18_14.lc_trk_g3_4 <X> T_18_14.wire_logic_cluster/lc_3/in_0
 (28 7)  (956 231)  (956 231)  routing T_18_14.lc_trk_g3_4 <X> T_18_14.wire_logic_cluster/lc_3/in_0
 (29 7)  (957 231)  (957 231)  Enable bit of Mux _logic_cluster/lcb0_3 => lc_trk_g3_4 wire_logic_cluster/lc_3/in_0
 (30 7)  (958 231)  (958 231)  routing T_18_14.lc_trk_g3_3 <X> T_18_14.wire_logic_cluster/lc_3/in_1
 (31 7)  (959 231)  (959 231)  routing T_18_14.lc_trk_g3_7 <X> T_18_14.wire_logic_cluster/lc_3/in_3
 (36 7)  (964 231)  (964 231)  LC_3 Logic Functioning bit
 (38 7)  (966 231)  (966 231)  LC_3 Logic Functioning bit
 (47 7)  (975 231)  (975 231)  Enable bit of Mux _out_links/OutMux8_3 => wire_logic_cluster/lc_3/out sp4_h_r_38
 (22 12)  (950 236)  (950 236)  Enable bit of Mux _local_links/g3_mux_3 => sp12_v_b_19 lc_trk_g3_3
 (23 12)  (951 236)  (951 236)  routing T_18_14.sp12_v_b_19 <X> T_18_14.lc_trk_g3_3
 (21 13)  (949 237)  (949 237)  routing T_18_14.sp12_v_b_19 <X> T_18_14.lc_trk_g3_3
 (0 14)  (928 238)  (928 238)  routing T_18_14.glb_netwk_4 <X> T_18_14.wire_logic_cluster/lc_7/s_r
 (1 14)  (929 238)  (929 238)  Enable bit of Mux _global_links/set_rst_mux => glb_netwk_4 wire_logic_cluster/lc_7/s_r
 (22 14)  (950 238)  (950 238)  Enable bit of Mux _local_links/g3_mux_7 => sp12_v_t_12 lc_trk_g3_7
 (23 14)  (951 238)  (951 238)  routing T_18_14.sp12_v_t_12 <X> T_18_14.lc_trk_g3_7
 (14 15)  (942 239)  (942 239)  routing T_18_14.sp4_r_v_b_44 <X> T_18_14.lc_trk_g3_4
 (17 15)  (945 239)  (945 239)  Enable bit of Mux _local_links/g3_mux_4 => sp4_r_v_b_44 lc_trk_g3_4


LogicTile_19_14

 (0 0)  (982 224)  (982 224)  Negative Clock bit

 (3 1)  (985 225)  (985 225)  routing T_19_14.sp12_h_l_23 <X> T_19_14.sp12_v_b_0
 (2 2)  (984 226)  (984 226)  Enable bit of Mux _global_links/clk_mux => glb_netwk_1 wire_logic_cluster/lc_7/clk
 (12 2)  (994 226)  (994 226)  routing T_19_14.sp4_v_t_45 <X> T_19_14.sp4_h_l_39
 (0 3)  (982 227)  (982 227)  routing T_19_14.glb_netwk_1 <X> T_19_14.wire_logic_cluster/lc_7/clk
 (11 3)  (993 227)  (993 227)  routing T_19_14.sp4_v_t_45 <X> T_19_14.sp4_h_l_39
 (13 3)  (995 227)  (995 227)  routing T_19_14.sp4_v_t_45 <X> T_19_14.sp4_h_l_39
 (22 3)  (1004 227)  (1004 227)  Enable bit of Mux _local_links/g0_mux_6 => sp4_v_b_22 lc_trk_g0_6
 (23 3)  (1005 227)  (1005 227)  routing T_19_14.sp4_v_b_22 <X> T_19_14.lc_trk_g0_6
 (24 3)  (1006 227)  (1006 227)  routing T_19_14.sp4_v_b_22 <X> T_19_14.lc_trk_g0_6
 (1 4)  (983 228)  (983 228)  Enable bit of Mux _global_links/ce_mux => glb_netwk_3 wire_logic_cluster/lc_7/cen
 (0 5)  (982 229)  (982 229)  routing T_19_14.glb_netwk_3 <X> T_19_14.wire_logic_cluster/lc_7/cen
 (15 6)  (997 230)  (997 230)  routing T_19_14.sp4_v_b_21 <X> T_19_14.lc_trk_g1_5
 (16 6)  (998 230)  (998 230)  routing T_19_14.sp4_v_b_21 <X> T_19_14.lc_trk_g1_5
 (17 6)  (999 230)  (999 230)  Enable bit of Mux _local_links/g1_mux_5 => sp4_v_b_21 lc_trk_g1_5
 (0 14)  (982 238)  (982 238)  routing T_19_14.glb_netwk_4 <X> T_19_14.wire_logic_cluster/lc_7/s_r
 (1 14)  (983 238)  (983 238)  Enable bit of Mux _global_links/set_rst_mux => glb_netwk_4 wire_logic_cluster/lc_7/s_r
 (26 14)  (1008 238)  (1008 238)  routing T_19_14.lc_trk_g3_4 <X> T_19_14.wire_logic_cluster/lc_7/in_0
 (29 14)  (1011 238)  (1011 238)  Enable bit of Mux _logic_cluster/lcb1_7 => lc_trk_g0_6 wire_logic_cluster/lc_7/in_1
 (30 14)  (1012 238)  (1012 238)  routing T_19_14.lc_trk_g0_6 <X> T_19_14.wire_logic_cluster/lc_7/in_1
 (31 14)  (1013 238)  (1013 238)  routing T_19_14.lc_trk_g1_5 <X> T_19_14.wire_logic_cluster/lc_7/in_3
 (32 14)  (1014 238)  (1014 238)  Enable bit of Mux _logic_cluster/lcb3_7 => lc_trk_g1_5 wire_logic_cluster/lc_7/in_3
 (34 14)  (1016 238)  (1016 238)  routing T_19_14.lc_trk_g1_5 <X> T_19_14.wire_logic_cluster/lc_7/in_3
 (36 14)  (1018 238)  (1018 238)  LC_7 Logic Functioning bit
 (38 14)  (1020 238)  (1020 238)  LC_7 Logic Functioning bit
 (45 14)  (1027 238)  (1027 238)  LC_7 Logic Functioning bit
 (15 15)  (997 239)  (997 239)  routing T_19_14.sp4_v_t_33 <X> T_19_14.lc_trk_g3_4
 (16 15)  (998 239)  (998 239)  routing T_19_14.sp4_v_t_33 <X> T_19_14.lc_trk_g3_4
 (17 15)  (999 239)  (999 239)  Enable bit of Mux _local_links/g3_mux_4 => sp4_v_t_33 lc_trk_g3_4
 (27 15)  (1009 239)  (1009 239)  routing T_19_14.lc_trk_g3_4 <X> T_19_14.wire_logic_cluster/lc_7/in_0
 (28 15)  (1010 239)  (1010 239)  routing T_19_14.lc_trk_g3_4 <X> T_19_14.wire_logic_cluster/lc_7/in_0
 (29 15)  (1011 239)  (1011 239)  Enable bit of Mux _logic_cluster/lcb0_7 => lc_trk_g3_4 wire_logic_cluster/lc_7/in_0
 (30 15)  (1012 239)  (1012 239)  routing T_19_14.lc_trk_g0_6 <X> T_19_14.wire_logic_cluster/lc_7/in_1
 (36 15)  (1018 239)  (1018 239)  LC_7 Logic Functioning bit
 (37 15)  (1019 239)  (1019 239)  LC_7 Logic Functioning bit
 (38 15)  (1020 239)  (1020 239)  LC_7 Logic Functioning bit
 (39 15)  (1021 239)  (1021 239)  LC_7 Logic Functioning bit
 (41 15)  (1023 239)  (1023 239)  LC_7 Logic Functioning bit
 (43 15)  (1025 239)  (1025 239)  LC_7 Logic Functioning bit
 (46 15)  (1028 239)  (1028 239)  Enable bit of Mux _out_links/OutMux6_7 => wire_logic_cluster/lc_7/out sp4_h_r_14


LogicTile_20_14

 (25 0)  (1061 224)  (1061 224)  routing T_20_14.sp4_h_r_10 <X> T_20_14.lc_trk_g0_2
 (22 1)  (1058 225)  (1058 225)  Enable bit of Mux _local_links/g0_mux_2 => sp4_h_r_10 lc_trk_g0_2
 (23 1)  (1059 225)  (1059 225)  routing T_20_14.sp4_h_r_10 <X> T_20_14.lc_trk_g0_2
 (24 1)  (1060 225)  (1060 225)  routing T_20_14.sp4_h_r_10 <X> T_20_14.lc_trk_g0_2
 (0 2)  (1036 226)  (1036 226)  routing T_20_14.glb_netwk_7 <X> T_20_14.wire_logic_cluster/lc_7/clk
 (1 2)  (1037 226)  (1037 226)  routing T_20_14.glb_netwk_7 <X> T_20_14.wire_logic_cluster/lc_7/clk
 (2 2)  (1038 226)  (1038 226)  Enable bit of Mux _global_links/clk_mux => glb_netwk_7 wire_logic_cluster/lc_7/clk
 (0 3)  (1036 227)  (1036 227)  routing T_20_14.glb_netwk_7 <X> T_20_14.wire_logic_cluster/lc_7/clk
 (1 4)  (1037 228)  (1037 228)  Enable bit of Mux _global_links/ce_mux => glb_netwk_3 wire_logic_cluster/lc_7/cen
 (0 5)  (1036 229)  (1036 229)  routing T_20_14.glb_netwk_3 <X> T_20_14.wire_logic_cluster/lc_7/cen
 (27 10)  (1063 234)  (1063 234)  routing T_20_14.lc_trk_g3_7 <X> T_20_14.wire_logic_cluster/lc_5/in_1
 (28 10)  (1064 234)  (1064 234)  routing T_20_14.lc_trk_g3_7 <X> T_20_14.wire_logic_cluster/lc_5/in_1
 (29 10)  (1065 234)  (1065 234)  Enable bit of Mux _logic_cluster/lcb1_5 => lc_trk_g3_7 wire_logic_cluster/lc_5/in_1
 (30 10)  (1066 234)  (1066 234)  routing T_20_14.lc_trk_g3_7 <X> T_20_14.wire_logic_cluster/lc_5/in_1
 (32 10)  (1068 234)  (1068 234)  Enable bit of Mux _logic_cluster/lcb3_5 => lc_trk_g0_2 wire_logic_cluster/lc_5/in_3
 (36 10)  (1072 234)  (1072 234)  LC_5 Logic Functioning bit
 (38 10)  (1074 234)  (1074 234)  LC_5 Logic Functioning bit
 (45 10)  (1081 234)  (1081 234)  LC_5 Logic Functioning bit
 (46 10)  (1082 234)  (1082 234)  Enable bit of Mux _out_links/OutMux7_5 => wire_logic_cluster/lc_5/out sp4_h_l_15
 (27 11)  (1063 235)  (1063 235)  routing T_20_14.lc_trk_g3_0 <X> T_20_14.wire_logic_cluster/lc_5/in_0
 (28 11)  (1064 235)  (1064 235)  routing T_20_14.lc_trk_g3_0 <X> T_20_14.wire_logic_cluster/lc_5/in_0
 (29 11)  (1065 235)  (1065 235)  Enable bit of Mux _logic_cluster/lcb0_5 => lc_trk_g3_0 wire_logic_cluster/lc_5/in_0
 (30 11)  (1066 235)  (1066 235)  routing T_20_14.lc_trk_g3_7 <X> T_20_14.wire_logic_cluster/lc_5/in_1
 (31 11)  (1067 235)  (1067 235)  routing T_20_14.lc_trk_g0_2 <X> T_20_14.wire_logic_cluster/lc_5/in_3
 (36 11)  (1072 235)  (1072 235)  LC_5 Logic Functioning bit
 (37 11)  (1073 235)  (1073 235)  LC_5 Logic Functioning bit
 (38 11)  (1074 235)  (1074 235)  LC_5 Logic Functioning bit
 (39 11)  (1075 235)  (1075 235)  LC_5 Logic Functioning bit
 (41 11)  (1077 235)  (1077 235)  LC_5 Logic Functioning bit
 (43 11)  (1079 235)  (1079 235)  LC_5 Logic Functioning bit
 (9 12)  (1045 236)  (1045 236)  routing T_20_14.sp4_v_t_47 <X> T_20_14.sp4_h_r_10
 (14 13)  (1050 237)  (1050 237)  routing T_20_14.sp4_r_v_b_40 <X> T_20_14.lc_trk_g3_0
 (17 13)  (1053 237)  (1053 237)  Enable bit of Mux _local_links/g3_mux_0 => sp4_r_v_b_40 lc_trk_g3_0
 (0 14)  (1036 238)  (1036 238)  routing T_20_14.glb_netwk_4 <X> T_20_14.wire_logic_cluster/lc_7/s_r
 (1 14)  (1037 238)  (1037 238)  Enable bit of Mux _global_links/set_rst_mux => glb_netwk_4 wire_logic_cluster/lc_7/s_r
 (22 14)  (1058 238)  (1058 238)  Enable bit of Mux _local_links/g3_mux_7 => sp4_r_v_b_23 lc_trk_g3_7


LogicTile_21_14

 (8 11)  (1098 235)  (1098 235)  routing T_21_14.sp4_h_r_1 <X> T_21_14.sp4_v_t_42
 (9 11)  (1099 235)  (1099 235)  routing T_21_14.sp4_h_r_1 <X> T_21_14.sp4_v_t_42
 (10 11)  (1100 235)  (1100 235)  routing T_21_14.sp4_h_r_1 <X> T_21_14.sp4_v_t_42


LogicTile_22_14

 (19 13)  (1163 237)  (1163 237)  Enable bit of Mux _span_links/cross_mux_horz_0 => sp12_h_r_0 sp4_h_l_1


LogicTile_26_14

 (3 2)  (1351 226)  (1351 226)  routing T_26_14.sp12_h_r_0 <X> T_26_14.sp12_h_l_23
 (3 3)  (1351 227)  (1351 227)  routing T_26_14.sp12_h_r_0 <X> T_26_14.sp12_h_l_23
 (2 12)  (1350 236)  (1350 236)  Enable bit of Mux _span_links/cross_mux_horz_10 => sp12_h_r_20 sp4_h_l_11


LogicTile_29_14

 (11 4)  (1521 228)  (1521 228)  routing T_29_14.sp4_h_l_46 <X> T_29_14.sp4_v_b_5
 (13 4)  (1523 228)  (1523 228)  routing T_29_14.sp4_h_l_46 <X> T_29_14.sp4_v_b_5
 (12 5)  (1522 229)  (1522 229)  routing T_29_14.sp4_h_l_46 <X> T_29_14.sp4_v_b_5


IO_Tile_33_14

 (3 1)  (1729 225)  (1729 225)  IO control bit: IORIGHT_REN_1

 (2 6)  (1728 230)  (1728 230)  IO control bit: IORIGHT_REN_0

 (3 6)  (1729 230)  (1729 230)  IO control bit: IORIGHT_IE_1

 (16 8)  (1742 232)  (1742 232)  Enable bit of Mux _out_links/OutMuxc_2 => wire_io_cluster/io_1/D_IN_0 span12_horz_20
 (17 9)  (1743 233)  (1743 233)  Enable bit of Mux _out_links/OutMuxb_2 => wire_io_cluster/io_1/D_IN_0 span12_horz_12
 (17 13)  (1743 237)  (1743 237)  IOB_1 IO Functioning bit


IO_Tile_0_13

 (3 1)  (14 209)  (14 209)  IO control bit: IOLEFT_REN_1

 (2 6)  (15 214)  (15 214)  IO control bit: IOLEFT_REN_0



LogicTile_11_13

 (4 10)  (550 218)  (550 218)  routing T_11_13.sp4_h_r_6 <X> T_11_13.sp4_v_t_43
 (5 11)  (551 219)  (551 219)  routing T_11_13.sp4_h_r_6 <X> T_11_13.sp4_v_t_43


LogicTile_12_13

 (19 2)  (619 210)  (619 210)  Enable bit of Mux _span_links/cross_mux_vert_3 => sp12_v_b_7 sp4_v_b_15


LogicTile_13_13

 (26 2)  (680 210)  (680 210)  routing T_13_13.lc_trk_g2_7 <X> T_13_13.wire_logic_cluster/lc_1/in_0
 (27 2)  (681 210)  (681 210)  routing T_13_13.lc_trk_g3_3 <X> T_13_13.wire_logic_cluster/lc_1/in_1
 (28 2)  (682 210)  (682 210)  routing T_13_13.lc_trk_g3_3 <X> T_13_13.wire_logic_cluster/lc_1/in_1
 (29 2)  (683 210)  (683 210)  Enable bit of Mux _logic_cluster/lcb1_1 => lc_trk_g3_3 wire_logic_cluster/lc_1/in_1
 (31 2)  (685 210)  (685 210)  routing T_13_13.lc_trk_g2_4 <X> T_13_13.wire_logic_cluster/lc_1/in_3
 (32 2)  (686 210)  (686 210)  Enable bit of Mux _logic_cluster/lcb3_1 => lc_trk_g2_4 wire_logic_cluster/lc_1/in_3
 (33 2)  (687 210)  (687 210)  routing T_13_13.lc_trk_g2_4 <X> T_13_13.wire_logic_cluster/lc_1/in_3
 (37 2)  (691 210)  (691 210)  LC_1 Logic Functioning bit
 (39 2)  (693 210)  (693 210)  LC_1 Logic Functioning bit
 (40 2)  (694 210)  (694 210)  LC_1 Logic Functioning bit
 (42 2)  (696 210)  (696 210)  LC_1 Logic Functioning bit
 (26 3)  (680 211)  (680 211)  routing T_13_13.lc_trk_g2_7 <X> T_13_13.wire_logic_cluster/lc_1/in_0
 (28 3)  (682 211)  (682 211)  routing T_13_13.lc_trk_g2_7 <X> T_13_13.wire_logic_cluster/lc_1/in_0
 (29 3)  (683 211)  (683 211)  Enable bit of Mux _logic_cluster/lcb0_1 => lc_trk_g2_7 wire_logic_cluster/lc_1/in_0
 (30 3)  (684 211)  (684 211)  routing T_13_13.lc_trk_g3_3 <X> T_13_13.wire_logic_cluster/lc_1/in_1
 (37 3)  (691 211)  (691 211)  LC_1 Logic Functioning bit
 (39 3)  (693 211)  (693 211)  LC_1 Logic Functioning bit
 (40 3)  (694 211)  (694 211)  LC_1 Logic Functioning bit
 (41 3)  (695 211)  (695 211)  LC_1 Logic Functioning bit
 (42 3)  (696 211)  (696 211)  LC_1 Logic Functioning bit
 (43 3)  (697 211)  (697 211)  LC_1 Logic Functioning bit
 (3 4)  (657 212)  (657 212)  routing T_13_13.sp12_v_t_23 <X> T_13_13.sp12_h_r_0
 (4 9)  (658 217)  (658 217)  routing T_13_13.sp4_v_t_36 <X> T_13_13.sp4_h_r_6
 (22 10)  (676 218)  (676 218)  Enable bit of Mux _local_links/g2_mux_7 => sp4_v_b_47 lc_trk_g2_7
 (23 10)  (677 218)  (677 218)  routing T_13_13.sp4_v_b_47 <X> T_13_13.lc_trk_g2_7
 (24 10)  (678 218)  (678 218)  routing T_13_13.sp4_v_b_47 <X> T_13_13.lc_trk_g2_7
 (15 11)  (669 219)  (669 219)  routing T_13_13.sp4_v_t_33 <X> T_13_13.lc_trk_g2_4
 (16 11)  (670 219)  (670 219)  routing T_13_13.sp4_v_t_33 <X> T_13_13.lc_trk_g2_4
 (17 11)  (671 219)  (671 219)  Enable bit of Mux _local_links/g2_mux_4 => sp4_v_t_33 lc_trk_g2_4
 (22 12)  (676 220)  (676 220)  Enable bit of Mux _local_links/g3_mux_3 => sp12_v_b_19 lc_trk_g3_3
 (23 12)  (677 220)  (677 220)  routing T_13_13.sp12_v_b_19 <X> T_13_13.lc_trk_g3_3
 (21 13)  (675 221)  (675 221)  routing T_13_13.sp12_v_b_19 <X> T_13_13.lc_trk_g3_3


LogicTile_14_13

 (22 1)  (730 209)  (730 209)  Enable bit of Mux _local_links/g0_mux_2 => sp4_r_v_b_33 lc_trk_g0_2
 (25 1)  (733 209)  (733 209)  routing T_14_13.sp4_r_v_b_33 <X> T_14_13.lc_trk_g0_2
 (0 2)  (708 210)  (708 210)  routing T_14_13.glb_netwk_6 <X> T_14_13.wire_logic_cluster/lc_7/clk
 (1 2)  (709 210)  (709 210)  routing T_14_13.glb_netwk_6 <X> T_14_13.wire_logic_cluster/lc_7/clk
 (2 2)  (710 210)  (710 210)  Enable bit of Mux _global_links/clk_mux => glb_netwk_6 wire_logic_cluster/lc_7/clk
 (1 4)  (709 212)  (709 212)  Enable bit of Mux _global_links/ce_mux => lc_trk_g0_2 wire_logic_cluster/lc_7/cen
 (21 4)  (729 212)  (729 212)  routing T_14_13.sp4_h_r_19 <X> T_14_13.lc_trk_g1_3
 (22 4)  (730 212)  (730 212)  Enable bit of Mux _local_links/g1_mux_3 => sp4_h_r_19 lc_trk_g1_3
 (23 4)  (731 212)  (731 212)  routing T_14_13.sp4_h_r_19 <X> T_14_13.lc_trk_g1_3
 (24 4)  (732 212)  (732 212)  routing T_14_13.sp4_h_r_19 <X> T_14_13.lc_trk_g1_3
 (26 4)  (734 212)  (734 212)  routing T_14_13.lc_trk_g1_7 <X> T_14_13.wire_logic_cluster/lc_2/in_0
 (27 4)  (735 212)  (735 212)  routing T_14_13.lc_trk_g1_4 <X> T_14_13.wire_logic_cluster/lc_2/in_1
 (29 4)  (737 212)  (737 212)  Enable bit of Mux _logic_cluster/lcb1_2 => lc_trk_g1_4 wire_logic_cluster/lc_2/in_1
 (30 4)  (738 212)  (738 212)  routing T_14_13.lc_trk_g1_4 <X> T_14_13.wire_logic_cluster/lc_2/in_1
 (32 4)  (740 212)  (740 212)  Enable bit of Mux _logic_cluster/lcb3_2 => lc_trk_g3_2 wire_logic_cluster/lc_2/in_3
 (33 4)  (741 212)  (741 212)  routing T_14_13.lc_trk_g3_2 <X> T_14_13.wire_logic_cluster/lc_2/in_3
 (34 4)  (742 212)  (742 212)  routing T_14_13.lc_trk_g3_2 <X> T_14_13.wire_logic_cluster/lc_2/in_3
 (36 4)  (744 212)  (744 212)  LC_2 Logic Functioning bit
 (38 4)  (746 212)  (746 212)  LC_2 Logic Functioning bit
 (39 4)  (747 212)  (747 212)  LC_2 Logic Functioning bit
 (40 4)  (748 212)  (748 212)  LC_2 Logic Functioning bit
 (43 4)  (751 212)  (751 212)  LC_2 Logic Functioning bit
 (45 4)  (753 212)  (753 212)  LC_2 Logic Functioning bit
 (47 4)  (755 212)  (755 212)  Enable bit of Mux _out_links/OutMux5_2 => wire_logic_cluster/lc_2/out sp12_h_r_12
 (1 5)  (709 213)  (709 213)  routing T_14_13.lc_trk_g0_2 <X> T_14_13.wire_logic_cluster/lc_7/cen
 (21 5)  (729 213)  (729 213)  routing T_14_13.sp4_h_r_19 <X> T_14_13.lc_trk_g1_3
 (26 5)  (734 213)  (734 213)  routing T_14_13.lc_trk_g1_7 <X> T_14_13.wire_logic_cluster/lc_2/in_0
 (27 5)  (735 213)  (735 213)  routing T_14_13.lc_trk_g1_7 <X> T_14_13.wire_logic_cluster/lc_2/in_0
 (29 5)  (737 213)  (737 213)  Enable bit of Mux _logic_cluster/lcb0_2 => lc_trk_g1_7 wire_logic_cluster/lc_2/in_0
 (31 5)  (739 213)  (739 213)  routing T_14_13.lc_trk_g3_2 <X> T_14_13.wire_logic_cluster/lc_2/in_3
 (32 5)  (740 213)  (740 213)  Enable bit of Mux _logic_cluster/lcb2_2 => lc_trk_g1_3 input_2_2
 (34 5)  (742 213)  (742 213)  routing T_14_13.lc_trk_g1_3 <X> T_14_13.input_2_2
 (35 5)  (743 213)  (743 213)  routing T_14_13.lc_trk_g1_3 <X> T_14_13.input_2_2
 (38 5)  (746 213)  (746 213)  LC_2 Logic Functioning bit
 (39 5)  (747 213)  (747 213)  LC_2 Logic Functioning bit
 (40 5)  (748 213)  (748 213)  LC_2 Logic Functioning bit
 (22 6)  (730 214)  (730 214)  Enable bit of Mux _local_links/g1_mux_7 => top_op_7 lc_trk_g1_7
 (24 6)  (732 214)  (732 214)  routing T_14_13.top_op_7 <X> T_14_13.lc_trk_g1_7
 (14 7)  (722 215)  (722 215)  routing T_14_13.sp4_r_v_b_28 <X> T_14_13.lc_trk_g1_4
 (17 7)  (725 215)  (725 215)  Enable bit of Mux _local_links/g1_mux_4 => sp4_r_v_b_28 lc_trk_g1_4
 (21 7)  (729 215)  (729 215)  routing T_14_13.top_op_7 <X> T_14_13.lc_trk_g1_7
 (22 13)  (730 221)  (730 221)  Enable bit of Mux _local_links/g3_mux_2 => sp12_v_b_18 lc_trk_g3_2
 (23 13)  (731 221)  (731 221)  routing T_14_13.sp12_v_b_18 <X> T_14_13.lc_trk_g3_2
 (25 13)  (733 221)  (733 221)  routing T_14_13.sp12_v_b_18 <X> T_14_13.lc_trk_g3_2
 (0 14)  (708 222)  (708 222)  routing T_14_13.glb_netwk_4 <X> T_14_13.wire_logic_cluster/lc_7/s_r
 (1 14)  (709 222)  (709 222)  Enable bit of Mux _global_links/set_rst_mux => glb_netwk_4 wire_logic_cluster/lc_7/s_r


LogicTile_15_13

 (0 2)  (762 210)  (762 210)  routing T_15_13.glb_netwk_6 <X> T_15_13.wire_logic_cluster/lc_7/clk
 (1 2)  (763 210)  (763 210)  routing T_15_13.glb_netwk_6 <X> T_15_13.wire_logic_cluster/lc_7/clk
 (2 2)  (764 210)  (764 210)  Enable bit of Mux _global_links/clk_mux => glb_netwk_6 wire_logic_cluster/lc_7/clk
 (0 4)  (762 212)  (762 212)  routing T_15_13.lc_trk_g2_2 <X> T_15_13.wire_logic_cluster/lc_7/cen
 (1 4)  (763 212)  (763 212)  Enable bit of Mux _global_links/ce_mux => lc_trk_g2_2 wire_logic_cluster/lc_7/cen
 (1 5)  (763 213)  (763 213)  routing T_15_13.lc_trk_g2_2 <X> T_15_13.wire_logic_cluster/lc_7/cen
 (26 6)  (788 214)  (788 214)  routing T_15_13.lc_trk_g3_4 <X> T_15_13.wire_logic_cluster/lc_3/in_0
 (28 6)  (790 214)  (790 214)  routing T_15_13.lc_trk_g2_4 <X> T_15_13.wire_logic_cluster/lc_3/in_1
 (29 6)  (791 214)  (791 214)  Enable bit of Mux _logic_cluster/lcb1_3 => lc_trk_g2_4 wire_logic_cluster/lc_3/in_1
 (30 6)  (792 214)  (792 214)  routing T_15_13.lc_trk_g2_4 <X> T_15_13.wire_logic_cluster/lc_3/in_1
 (31 6)  (793 214)  (793 214)  routing T_15_13.lc_trk_g2_6 <X> T_15_13.wire_logic_cluster/lc_3/in_3
 (32 6)  (794 214)  (794 214)  Enable bit of Mux _logic_cluster/lcb3_3 => lc_trk_g2_6 wire_logic_cluster/lc_3/in_3
 (33 6)  (795 214)  (795 214)  routing T_15_13.lc_trk_g2_6 <X> T_15_13.wire_logic_cluster/lc_3/in_3
 (37 6)  (799 214)  (799 214)  LC_3 Logic Functioning bit
 (39 6)  (801 214)  (801 214)  LC_3 Logic Functioning bit
 (45 6)  (807 214)  (807 214)  LC_3 Logic Functioning bit
 (47 6)  (809 214)  (809 214)  Enable bit of Mux _out_links/OutMux5_3 => wire_logic_cluster/lc_3/out sp12_h_r_14
 (27 7)  (789 215)  (789 215)  routing T_15_13.lc_trk_g3_4 <X> T_15_13.wire_logic_cluster/lc_3/in_0
 (28 7)  (790 215)  (790 215)  routing T_15_13.lc_trk_g3_4 <X> T_15_13.wire_logic_cluster/lc_3/in_0
 (29 7)  (791 215)  (791 215)  Enable bit of Mux _logic_cluster/lcb0_3 => lc_trk_g3_4 wire_logic_cluster/lc_3/in_0
 (31 7)  (793 215)  (793 215)  routing T_15_13.lc_trk_g2_6 <X> T_15_13.wire_logic_cluster/lc_3/in_3
 (22 9)  (784 217)  (784 217)  Enable bit of Mux _local_links/g2_mux_2 => sp4_r_v_b_34 lc_trk_g2_2
 (25 9)  (787 217)  (787 217)  routing T_15_13.sp4_r_v_b_34 <X> T_15_13.lc_trk_g2_2
 (4 10)  (766 218)  (766 218)  routing T_15_13.sp4_v_b_10 <X> T_15_13.sp4_v_t_43
 (6 10)  (768 218)  (768 218)  routing T_15_13.sp4_v_b_10 <X> T_15_13.sp4_v_t_43
 (6 11)  (768 219)  (768 219)  routing T_15_13.sp4_h_r_6 <X> T_15_13.sp4_h_l_43
 (14 11)  (776 219)  (776 219)  routing T_15_13.sp4_r_v_b_36 <X> T_15_13.lc_trk_g2_4
 (17 11)  (779 219)  (779 219)  Enable bit of Mux _local_links/g2_mux_4 => sp4_r_v_b_36 lc_trk_g2_4
 (22 11)  (784 219)  (784 219)  Enable bit of Mux _local_links/g2_mux_6 => sp4_h_r_30 lc_trk_g2_6
 (23 11)  (785 219)  (785 219)  routing T_15_13.sp4_h_r_30 <X> T_15_13.lc_trk_g2_6
 (24 11)  (786 219)  (786 219)  routing T_15_13.sp4_h_r_30 <X> T_15_13.lc_trk_g2_6
 (25 11)  (787 219)  (787 219)  routing T_15_13.sp4_h_r_30 <X> T_15_13.lc_trk_g2_6
 (0 14)  (762 222)  (762 222)  routing T_15_13.glb_netwk_4 <X> T_15_13.wire_logic_cluster/lc_7/s_r
 (1 14)  (763 222)  (763 222)  Enable bit of Mux _global_links/set_rst_mux => glb_netwk_4 wire_logic_cluster/lc_7/s_r
 (14 14)  (776 222)  (776 222)  routing T_15_13.sp4_v_t_17 <X> T_15_13.lc_trk_g3_4
 (16 15)  (778 223)  (778 223)  routing T_15_13.sp4_v_t_17 <X> T_15_13.lc_trk_g3_4
 (17 15)  (779 223)  (779 223)  Enable bit of Mux _local_links/g3_mux_4 => sp4_v_t_17 lc_trk_g3_4


LogicTile_17_13

 (11 14)  (885 222)  (885 222)  routing T_17_13.sp4_h_r_5 <X> T_17_13.sp4_v_t_46
 (13 14)  (887 222)  (887 222)  routing T_17_13.sp4_h_r_5 <X> T_17_13.sp4_v_t_46
 (12 15)  (886 223)  (886 223)  routing T_17_13.sp4_h_r_5 <X> T_17_13.sp4_v_t_46


LogicTile_19_13

 (31 0)  (1013 208)  (1013 208)  routing T_19_13.lc_trk_g1_4 <X> T_19_13.wire_logic_cluster/lc_0/in_3
 (32 0)  (1014 208)  (1014 208)  Enable bit of Mux _logic_cluster/lcb3_0 => lc_trk_g1_4 wire_logic_cluster/lc_0/in_3
 (34 0)  (1016 208)  (1016 208)  routing T_19_13.lc_trk_g1_4 <X> T_19_13.wire_logic_cluster/lc_0/in_3
 (36 0)  (1018 208)  (1018 208)  LC_0 Logic Functioning bit
 (37 0)  (1019 208)  (1019 208)  LC_0 Logic Functioning bit
 (38 0)  (1020 208)  (1020 208)  LC_0 Logic Functioning bit
 (39 0)  (1021 208)  (1021 208)  LC_0 Logic Functioning bit
 (45 0)  (1027 208)  (1027 208)  LC_0 Logic Functioning bit
 (47 0)  (1029 208)  (1029 208)  Enable bit of Mux _out_links/OutMux5_0 => wire_logic_cluster/lc_0/out sp12_h_r_8
 (36 1)  (1018 209)  (1018 209)  LC_0 Logic Functioning bit
 (37 1)  (1019 209)  (1019 209)  LC_0 Logic Functioning bit
 (38 1)  (1020 209)  (1020 209)  LC_0 Logic Functioning bit
 (39 1)  (1021 209)  (1021 209)  LC_0 Logic Functioning bit
 (44 1)  (1026 209)  (1026 209)  LC_0 Logic Functioning bit
 (0 2)  (982 210)  (982 210)  routing T_19_13.glb_netwk_6 <X> T_19_13.wire_logic_cluster/lc_7/clk
 (1 2)  (983 210)  (983 210)  routing T_19_13.glb_netwk_6 <X> T_19_13.wire_logic_cluster/lc_7/clk
 (2 2)  (984 210)  (984 210)  Enable bit of Mux _global_links/clk_mux => glb_netwk_6 wire_logic_cluster/lc_7/clk
 (16 7)  (998 215)  (998 215)  routing T_19_13.sp12_h_r_12 <X> T_19_13.lc_trk_g1_4
 (17 7)  (999 215)  (999 215)  Enable bit of Mux _local_links/g1_mux_4 => sp12_h_r_12 lc_trk_g1_4
 (5 10)  (987 218)  (987 218)  routing T_19_13.sp4_h_r_3 <X> T_19_13.sp4_h_l_43
 (4 11)  (986 219)  (986 219)  routing T_19_13.sp4_h_r_3 <X> T_19_13.sp4_h_l_43
 (0 14)  (982 222)  (982 222)  routing T_19_13.glb_netwk_4 <X> T_19_13.wire_logic_cluster/lc_7/s_r
 (1 14)  (983 222)  (983 222)  Enable bit of Mux _global_links/set_rst_mux => glb_netwk_4 wire_logic_cluster/lc_7/s_r
 (4 14)  (986 222)  (986 222)  routing T_19_13.sp4_h_r_3 <X> T_19_13.sp4_v_t_44
 (6 14)  (988 222)  (988 222)  routing T_19_13.sp4_h_r_3 <X> T_19_13.sp4_v_t_44
 (5 15)  (987 223)  (987 223)  routing T_19_13.sp4_h_r_3 <X> T_19_13.sp4_v_t_44


LogicTile_20_13

 (3 1)  (1039 209)  (1039 209)  routing T_20_13.sp12_h_l_23 <X> T_20_13.sp12_v_b_0
 (3 9)  (1039 217)  (1039 217)  routing T_20_13.sp12_h_l_22 <X> T_20_13.sp12_v_b_1
 (19 15)  (1055 223)  (1055 223)  Enable bit of Mux _span_links/cross_mux_horz_2 => sp12_h_l_3 sp4_h_r_14


LogicTile_21_13

 (13 6)  (1103 214)  (1103 214)  routing T_21_13.sp4_h_r_5 <X> T_21_13.sp4_v_t_40
 (11 7)  (1101 215)  (1101 215)  routing T_21_13.sp4_h_r_5 <X> T_21_13.sp4_h_l_40
 (12 7)  (1102 215)  (1102 215)  routing T_21_13.sp4_h_r_5 <X> T_21_13.sp4_v_t_40


LogicTile_22_13

 (2 0)  (1146 208)  (1146 208)  Enable bit of Mux _span_links/cross_mux_horz_4 => sp12_h_r_8 sp4_h_l_5


LogicTile_27_13

 (3 1)  (1405 209)  (1405 209)  routing T_27_13.sp12_h_l_23 <X> T_27_13.sp12_v_b_0


LogicTile_30_13

 (3 2)  (1567 210)  (1567 210)  routing T_30_13.sp12_v_t_23 <X> T_30_13.sp12_h_l_23


IO_Tile_33_13

 (3 1)  (1729 209)  (1729 209)  IO control bit: IORIGHT_REN_1

 (2 6)  (1728 214)  (1728 214)  IO control bit: IORIGHT_REN_0



IO_Tile_0_12

 (3 1)  (14 193)  (14 193)  IO control bit: IOLEFT_REN_1

 (17 1)  (0 193)  (0 193)  Enable bit of Mux _out_links/OutMuxa_0 => wire_io_cluster/io_0/D_IN_0 span12_horz_0
 (17 2)  (0 194)  (0 194)  Enable bit of Mux _out_links/OutMuxb_0 => wire_io_cluster/io_0/D_IN_0 span12_horz_8
 (17 3)  (0 195)  (0 195)  IOB_0 IO Functioning bit
 (2 6)  (15 198)  (15 198)  IO control bit: IOLEFT_REN_0

 (3 6)  (14 198)  (14 198)  IO control bit: IOLEFT_IE_1

 (3 9)  (14 201)  (14 201)  IO control bit: IOLEFT_IE_0

 (16 9)  (1 201)  (1 201)  Enable bit of Mux _out_links/OutMuxa_2 => wire_io_cluster/io_1/D_IN_0 span12_horz_4
 (17 13)  (0 205)  (0 205)  IOB_1 IO Functioning bit


RAM_Tile_8_12

 (3 5)  (399 197)  (399 197)  routing T_8_12.sp12_h_l_23 <X> T_8_12.sp12_h_r_0


LogicTile_10_12

 (3 5)  (495 197)  (495 197)  routing T_10_12.sp12_h_l_23 <X> T_10_12.sp12_h_r_0
 (3 7)  (495 199)  (495 199)  routing T_10_12.sp12_h_l_23 <X> T_10_12.sp12_v_t_23


LogicTile_12_12

 (2 0)  (602 192)  (602 192)  Enable bit of Mux _span_links/cross_mux_horz_4 => sp12_h_r_8 sp4_h_l_5
 (9 0)  (609 192)  (609 192)  routing T_12_12.sp4_v_t_36 <X> T_12_12.sp4_h_r_1
 (3 5)  (603 197)  (603 197)  routing T_12_12.sp12_h_l_23 <X> T_12_12.sp12_h_r_0


LogicTile_13_12

 (3 0)  (657 192)  (657 192)  routing T_13_12.sp12_v_t_23 <X> T_13_12.sp12_v_b_0
 (8 1)  (662 193)  (662 193)  routing T_13_12.sp4_v_t_47 <X> T_13_12.sp4_v_b_1
 (10 1)  (664 193)  (664 193)  routing T_13_12.sp4_v_t_47 <X> T_13_12.sp4_v_b_1


LogicTile_14_12

 (2 0)  (710 192)  (710 192)  Enable bit of Mux _span_links/cross_mux_horz_4 => sp12_h_r_8 sp4_h_l_5


LogicTile_15_12

 (10 15)  (772 207)  (772 207)  routing T_15_12.sp4_h_l_40 <X> T_15_12.sp4_v_t_47


LogicTile_16_12

 (8 3)  (824 195)  (824 195)  routing T_16_12.sp4_h_l_36 <X> T_16_12.sp4_v_t_36
 (9 4)  (825 196)  (825 196)  routing T_16_12.sp4_h_l_36 <X> T_16_12.sp4_h_r_4
 (10 4)  (826 196)  (826 196)  routing T_16_12.sp4_h_l_36 <X> T_16_12.sp4_h_r_4


LogicTile_17_12

 (0 2)  (874 194)  (874 194)  routing T_17_12.glb_netwk_6 <X> T_17_12.wire_logic_cluster/lc_7/clk
 (1 2)  (875 194)  (875 194)  routing T_17_12.glb_netwk_6 <X> T_17_12.wire_logic_cluster/lc_7/clk
 (2 2)  (876 194)  (876 194)  Enable bit of Mux _global_links/clk_mux => glb_netwk_6 wire_logic_cluster/lc_7/clk
 (32 2)  (906 194)  (906 194)  Enable bit of Mux _logic_cluster/lcb3_1 => lc_trk_g3_3 wire_logic_cluster/lc_1/in_3
 (33 2)  (907 194)  (907 194)  routing T_17_12.lc_trk_g3_3 <X> T_17_12.wire_logic_cluster/lc_1/in_3
 (34 2)  (908 194)  (908 194)  routing T_17_12.lc_trk_g3_3 <X> T_17_12.wire_logic_cluster/lc_1/in_3
 (36 2)  (910 194)  (910 194)  LC_1 Logic Functioning bit
 (37 2)  (911 194)  (911 194)  LC_1 Logic Functioning bit
 (38 2)  (912 194)  (912 194)  LC_1 Logic Functioning bit
 (39 2)  (913 194)  (913 194)  LC_1 Logic Functioning bit
 (45 2)  (919 194)  (919 194)  LC_1 Logic Functioning bit
 (47 2)  (921 194)  (921 194)  Enable bit of Mux _out_links/OutMux5_1 => wire_logic_cluster/lc_1/out sp12_h_r_10
 (31 3)  (905 195)  (905 195)  routing T_17_12.lc_trk_g3_3 <X> T_17_12.wire_logic_cluster/lc_1/in_3
 (36 3)  (910 195)  (910 195)  LC_1 Logic Functioning bit
 (37 3)  (911 195)  (911 195)  LC_1 Logic Functioning bit
 (38 3)  (912 195)  (912 195)  LC_1 Logic Functioning bit
 (39 3)  (913 195)  (913 195)  LC_1 Logic Functioning bit
 (44 3)  (918 195)  (918 195)  LC_1 Logic Functioning bit
 (12 7)  (886 199)  (886 199)  routing T_17_12.sp4_h_l_40 <X> T_17_12.sp4_v_t_40
 (21 12)  (895 204)  (895 204)  routing T_17_12.sp4_v_t_14 <X> T_17_12.lc_trk_g3_3
 (22 12)  (896 204)  (896 204)  Enable bit of Mux _local_links/g3_mux_3 => sp4_v_t_14 lc_trk_g3_3
 (23 12)  (897 204)  (897 204)  routing T_17_12.sp4_v_t_14 <X> T_17_12.lc_trk_g3_3
 (0 14)  (874 206)  (874 206)  routing T_17_12.glb_netwk_4 <X> T_17_12.wire_logic_cluster/lc_7/s_r
 (1 14)  (875 206)  (875 206)  Enable bit of Mux _global_links/set_rst_mux => glb_netwk_4 wire_logic_cluster/lc_7/s_r


LogicTile_19_12

 (0 2)  (982 194)  (982 194)  routing T_19_12.glb_netwk_6 <X> T_19_12.wire_logic_cluster/lc_7/clk
 (1 2)  (983 194)  (983 194)  routing T_19_12.glb_netwk_6 <X> T_19_12.wire_logic_cluster/lc_7/clk
 (2 2)  (984 194)  (984 194)  Enable bit of Mux _global_links/clk_mux => glb_netwk_6 wire_logic_cluster/lc_7/clk
 (15 8)  (997 200)  (997 200)  routing T_19_12.sp4_h_r_41 <X> T_19_12.lc_trk_g2_1
 (16 8)  (998 200)  (998 200)  routing T_19_12.sp4_h_r_41 <X> T_19_12.lc_trk_g2_1
 (17 8)  (999 200)  (999 200)  Enable bit of Mux _local_links/g2_mux_1 => sp4_h_r_41 lc_trk_g2_1
 (18 8)  (1000 200)  (1000 200)  routing T_19_12.sp4_h_r_41 <X> T_19_12.lc_trk_g2_1
 (32 8)  (1014 200)  (1014 200)  Enable bit of Mux _logic_cluster/lcb3_4 => lc_trk_g2_1 wire_logic_cluster/lc_4/in_3
 (33 8)  (1015 200)  (1015 200)  routing T_19_12.lc_trk_g2_1 <X> T_19_12.wire_logic_cluster/lc_4/in_3
 (36 8)  (1018 200)  (1018 200)  LC_4 Logic Functioning bit
 (37 8)  (1019 200)  (1019 200)  LC_4 Logic Functioning bit
 (38 8)  (1020 200)  (1020 200)  LC_4 Logic Functioning bit
 (39 8)  (1021 200)  (1021 200)  LC_4 Logic Functioning bit
 (45 8)  (1027 200)  (1027 200)  LC_4 Logic Functioning bit
 (18 9)  (1000 201)  (1000 201)  routing T_19_12.sp4_h_r_41 <X> T_19_12.lc_trk_g2_1
 (36 9)  (1018 201)  (1018 201)  LC_4 Logic Functioning bit
 (37 9)  (1019 201)  (1019 201)  LC_4 Logic Functioning bit
 (38 9)  (1020 201)  (1020 201)  LC_4 Logic Functioning bit
 (39 9)  (1021 201)  (1021 201)  LC_4 Logic Functioning bit
 (44 9)  (1026 201)  (1026 201)  LC_4 Logic Functioning bit
 (52 9)  (1034 201)  (1034 201)  Enable bit of Mux _out_links/OutMux9_4 => wire_logic_cluster/lc_4/out sp4_r_v_b_9
 (0 14)  (982 206)  (982 206)  routing T_19_12.glb_netwk_4 <X> T_19_12.wire_logic_cluster/lc_7/s_r
 (1 14)  (983 206)  (983 206)  Enable bit of Mux _global_links/set_rst_mux => glb_netwk_4 wire_logic_cluster/lc_7/s_r


LogicTile_24_12

 (3 7)  (1255 199)  (1255 199)  routing T_24_12.sp12_h_l_23 <X> T_24_12.sp12_v_t_23
 (3 9)  (1255 201)  (1255 201)  routing T_24_12.sp12_h_l_22 <X> T_24_12.sp12_v_b_1


IO_Tile_33_12

 (3 1)  (1729 193)  (1729 193)  IO control bit: IORIGHT_REN_1

 (2 6)  (1728 198)  (1728 198)  IO control bit: IORIGHT_REN_0



IO_Tile_0_11

 (3 1)  (14 177)  (14 177)  IO control bit: IOLEFT_REN_1

 (17 3)  (0 179)  (0 179)  IOB_0 IO Functioning bit
 (17 5)  (0 181)  (0 181)  Enable bit of Mux _out_links/OutMuxc_0 => wire_io_cluster/io_0/D_IN_0 span12_horz_16
 (2 6)  (15 182)  (15 182)  IO control bit: IOLEFT_REN_0

 (3 6)  (14 182)  (14 182)  IO control bit: IOLEFT_IE_1

 (16 8)  (1 184)  (1 184)  Enable bit of Mux _out_links/OutMuxc_2 => wire_io_cluster/io_1/D_IN_0 span12_horz_20
 (3 9)  (14 185)  (14 185)  IO control bit: IOLEFT_IE_0

 (17 13)  (0 189)  (0 189)  IOB_1 IO Functioning bit


LogicTile_2_11

 (3 5)  (75 181)  (75 181)  routing T_2_11.sp12_h_l_23 <X> T_2_11.sp12_h_r_0


LogicTile_4_11

 (3 5)  (183 181)  (183 181)  routing T_4_11.sp12_h_l_23 <X> T_4_11.sp12_h_r_0


LogicTile_10_11

 (19 11)  (511 187)  (511 187)  Enable bit of Mux _span_links/cross_mux_vert_10 => sp12_v_b_21 sp4_v_b_22


LogicTile_14_11

 (3 7)  (711 183)  (711 183)  routing T_14_11.sp12_h_l_23 <X> T_14_11.sp12_v_t_23
 (9 11)  (717 187)  (717 187)  routing T_14_11.sp4_v_b_11 <X> T_14_11.sp4_v_t_42
 (10 11)  (718 187)  (718 187)  routing T_14_11.sp4_v_b_11 <X> T_14_11.sp4_v_t_42


LogicTile_15_11

 (3 12)  (765 188)  (765 188)  routing T_15_11.sp12_v_t_22 <X> T_15_11.sp12_h_r_1


LogicTile_16_11

 (3 7)  (819 183)  (819 183)  routing T_16_11.sp12_h_l_23 <X> T_16_11.sp12_v_t_23


LogicTile_26_11

 (2 14)  (1350 190)  (1350 190)  Enable bit of Mux _span_links/cross_mux_horz_11 => sp12_h_l_21 sp4_h_l_10


LogicTile_29_11

 (4 9)  (1514 185)  (1514 185)  routing T_29_11.sp4_h_l_47 <X> T_29_11.sp4_h_r_6
 (6 9)  (1516 185)  (1516 185)  routing T_29_11.sp4_h_l_47 <X> T_29_11.sp4_h_r_6


IO_Tile_33_11

 (3 1)  (1729 177)  (1729 177)  IO control bit: IORIGHT_REN_1

 (2 6)  (1728 182)  (1728 182)  IO control bit: IORIGHT_REN_0

 (13 13)  (1739 189)  (1739 189)  routing T_33_11.span4_horz_43 <X> T_33_11.span4_vert_b_3


IO_Tile_0_10

 (3 1)  (14 161)  (14 161)  IO control bit: IOLEFT_REN_1

 (2 6)  (15 166)  (15 166)  IO control bit: IOLEFT_REN_0



LogicTile_16_10

 (3 8)  (819 168)  (819 168)  routing T_16_10.sp12_v_t_22 <X> T_16_10.sp12_v_b_1


LogicTile_29_10

 (12 4)  (1522 164)  (1522 164)  routing T_29_10.sp4_v_t_40 <X> T_29_10.sp4_h_r_5


IO_Tile_33_10

 (3 1)  (1729 161)  (1729 161)  IO control bit: IORIGHT_REN_1

 (2 6)  (1728 166)  (1728 166)  IO control bit: IORIGHT_REN_0

 (4 8)  (1730 168)  (1730 168)  routing T_33_10.span4_horz_40 <X> T_33_10.lc_trk_g1_0
 (4 9)  (1730 169)  (1730 169)  routing T_33_10.span4_horz_40 <X> T_33_10.lc_trk_g1_0
 (5 9)  (1731 169)  (1731 169)  routing T_33_10.span4_horz_40 <X> T_33_10.lc_trk_g1_0
 (6 9)  (1732 169)  (1732 169)  routing T_33_10.span4_horz_40 <X> T_33_10.lc_trk_g1_0
 (7 9)  (1733 169)  (1733 169)  Enable bit of Mux _local_links/g1_mux_0 => span4_horz_40 lc_trk_g1_0
 (12 10)  (1738 170)  (1738 170)  routing T_33_10.lc_trk_g1_0 <X> T_33_10.wire_io_cluster/io_1/D_OUT_0
 (16 10)  (1742 170)  (1742 170)  IOB_1 IO Functioning bit
 (13 11)  (1739 171)  (1739 171)  Enable bit of Mux _io_cluster/in_mux1_1 => lc_trk_g1_0 wire_io_cluster/io_1/D_OUT_0
 (17 13)  (1743 173)  (1743 173)  IOB_1 IO Functioning bit
 (16 14)  (1742 174)  (1742 174)  IOB_1 IO Functioning bit


IO_Tile_0_9

 (3 1)  (14 145)  (14 145)  IO control bit: IOLEFT_REN_1

 (2 6)  (15 150)  (15 150)  IO control bit: IOLEFT_REN_0



LogicTile_1_9



LogicTile_2_9



LogicTile_3_9



LogicTile_4_9



LogicTile_5_9



LogicTile_6_9



LogicTile_7_9



RAM_Tile_8_9



LogicTile_9_9



LogicTile_10_9



LogicTile_11_9

 (7 8)  (553 152)  (553 152)  Column buffer control bit: LH_colbuf_cntl_1

 (7 13)  (553 157)  (553 157)  Column buffer control bit: LH_colbuf_cntl_4



LogicTile_12_9

 (3 8)  (603 152)  (603 152)  routing T_12_9.sp12_v_t_22 <X> T_12_9.sp12_v_b_1
 (7 13)  (607 157)  (607 157)  Column buffer control bit: LH_colbuf_cntl_4

 (7 15)  (607 159)  (607 159)  Column buffer control bit: LH_colbuf_cntl_6



LogicTile_13_9

 (7 13)  (661 157)  (661 157)  Column buffer control bit: LH_colbuf_cntl_4

 (7 15)  (661 159)  (661 159)  Column buffer control bit: LH_colbuf_cntl_6



LogicTile_14_9

 (7 13)  (715 157)  (715 157)  Column buffer control bit: LH_colbuf_cntl_4

 (7 15)  (715 159)  (715 159)  Column buffer control bit: LH_colbuf_cntl_6



LogicTile_15_9

 (7 13)  (769 157)  (769 157)  Column buffer control bit: LH_colbuf_cntl_4

 (7 15)  (769 159)  (769 159)  Column buffer control bit: LH_colbuf_cntl_6

 (9 15)  (771 159)  (771 159)  routing T_15_9.sp4_v_b_2 <X> T_15_9.sp4_v_t_47
 (10 15)  (772 159)  (772 159)  routing T_15_9.sp4_v_b_2 <X> T_15_9.sp4_v_t_47


LogicTile_16_9

 (7 10)  (823 154)  (823 154)  Column buffer control bit: LH_colbuf_cntl_3

 (7 13)  (823 157)  (823 157)  Column buffer control bit: LH_colbuf_cntl_4

 (7 14)  (823 158)  (823 158)  Column buffer control bit: LH_colbuf_cntl_7

 (7 15)  (823 159)  (823 159)  Column buffer control bit: LH_colbuf_cntl_6



LogicTile_17_9

 (3 6)  (877 150)  (877 150)  routing T_17_9.sp12_v_b_0 <X> T_17_9.sp12_v_t_23
 (7 8)  (881 152)  (881 152)  Column buffer control bit: LH_colbuf_cntl_1

 (7 10)  (881 154)  (881 154)  Column buffer control bit: LH_colbuf_cntl_3

 (7 13)  (881 157)  (881 157)  Column buffer control bit: LH_colbuf_cntl_4

 (7 14)  (881 158)  (881 158)  Column buffer control bit: LH_colbuf_cntl_7

 (7 15)  (881 159)  (881 159)  Column buffer control bit: LH_colbuf_cntl_6



LogicTile_18_9

 (7 10)  (935 154)  (935 154)  Column buffer control bit: LH_colbuf_cntl_3

 (7 13)  (935 157)  (935 157)  Column buffer control bit: LH_colbuf_cntl_4

 (7 14)  (935 158)  (935 158)  Column buffer control bit: LH_colbuf_cntl_7



LogicTile_19_9

 (7 8)  (989 152)  (989 152)  Column buffer control bit: LH_colbuf_cntl_1

 (7 10)  (989 154)  (989 154)  Column buffer control bit: LH_colbuf_cntl_3

 (7 13)  (989 157)  (989 157)  Column buffer control bit: LH_colbuf_cntl_4

 (7 14)  (989 158)  (989 158)  Column buffer control bit: LH_colbuf_cntl_7

 (7 15)  (989 159)  (989 159)  Column buffer control bit: LH_colbuf_cntl_6



LogicTile_20_9

 (7 10)  (1043 154)  (1043 154)  Column buffer control bit: LH_colbuf_cntl_3

 (7 13)  (1043 157)  (1043 157)  Column buffer control bit: LH_colbuf_cntl_4

 (7 14)  (1043 158)  (1043 158)  Column buffer control bit: LH_colbuf_cntl_7

 (7 15)  (1043 159)  (1043 159)  Column buffer control bit: LH_colbuf_cntl_6



LogicTile_21_9



LogicTile_22_9



LogicTile_23_9



LogicTile_24_9



RAM_Tile_25_9



LogicTile_26_9



LogicTile_27_9



LogicTile_28_9



LogicTile_29_9



LogicTile_30_9



LogicTile_31_9



LogicTile_32_9



IO_Tile_33_9

 (3 1)  (1729 145)  (1729 145)  IO control bit: IORIGHT_REN_1

 (2 6)  (1728 150)  (1728 150)  IO control bit: IORIGHT_REN_0



IO_Tile_0_8

 (3 1)  (14 129)  (14 129)  IO control bit: IOLEFT_REN_1

 (2 6)  (15 134)  (15 134)  IO control bit: IOLEFT_REN_0



LogicTile_1_8



LogicTile_2_8



LogicTile_3_8



LogicTile_4_8



LogicTile_5_8



LogicTile_6_8

 (12 5)  (300 133)  (300 133)  routing T_6_8.sp4_h_r_5 <X> T_6_8.sp4_v_b_5


LogicTile_7_8

 (7 15)  (349 143)  (349 143)  Column buffer control bit: LH_colbuf_cntl_6



RAM_Tile_8_8



LogicTile_9_8



LogicTile_10_8

 (12 6)  (504 134)  (504 134)  routing T_10_8.sp4_v_t_46 <X> T_10_8.sp4_h_l_40
 (11 7)  (503 135)  (503 135)  routing T_10_8.sp4_v_t_46 <X> T_10_8.sp4_h_l_40
 (13 7)  (505 135)  (505 135)  routing T_10_8.sp4_v_t_46 <X> T_10_8.sp4_h_l_40


LogicTile_11_8



LogicTile_12_8



LogicTile_13_8

 (9 0)  (663 128)  (663 128)  routing T_13_8.sp4_v_t_36 <X> T_13_8.sp4_h_r_1


LogicTile_14_8

 (36 14)  (744 142)  (744 142)  LC_7 Logic Functioning bit
 (37 14)  (745 142)  (745 142)  LC_7 Logic Functioning bit
 (38 14)  (746 142)  (746 142)  LC_7 Logic Functioning bit
 (39 14)  (747 142)  (747 142)  LC_7 Logic Functioning bit
 (40 14)  (748 142)  (748 142)  LC_7 Logic Functioning bit
 (41 14)  (749 142)  (749 142)  LC_7 Logic Functioning bit
 (42 14)  (750 142)  (750 142)  LC_7 Logic Functioning bit
 (43 14)  (751 142)  (751 142)  LC_7 Logic Functioning bit
 (51 14)  (759 142)  (759 142)  Enable bit of Mux _out_links/OutMux2_7 => wire_logic_cluster/lc_7/out sp4_v_b_46
 (36 15)  (744 143)  (744 143)  LC_7 Logic Functioning bit
 (37 15)  (745 143)  (745 143)  LC_7 Logic Functioning bit
 (38 15)  (746 143)  (746 143)  LC_7 Logic Functioning bit
 (39 15)  (747 143)  (747 143)  LC_7 Logic Functioning bit
 (40 15)  (748 143)  (748 143)  LC_7 Logic Functioning bit
 (41 15)  (749 143)  (749 143)  LC_7 Logic Functioning bit
 (42 15)  (750 143)  (750 143)  LC_7 Logic Functioning bit
 (43 15)  (751 143)  (751 143)  LC_7 Logic Functioning bit
 (46 15)  (754 143)  (754 143)  Enable bit of Mux _out_links/OutMux6_7 => wire_logic_cluster/lc_7/out sp4_h_r_14


LogicTile_15_8

 (3 4)  (765 132)  (765 132)  routing T_15_8.sp12_v_t_23 <X> T_15_8.sp12_h_r_0


LogicTile_16_8

 (0 2)  (816 130)  (816 130)  routing T_16_8.glb_netwk_6 <X> T_16_8.wire_logic_cluster/lc_7/clk
 (1 2)  (817 130)  (817 130)  routing T_16_8.glb_netwk_6 <X> T_16_8.wire_logic_cluster/lc_7/clk
 (2 2)  (818 130)  (818 130)  Enable bit of Mux _global_links/clk_mux => glb_netwk_6 wire_logic_cluster/lc_7/clk
 (31 6)  (847 134)  (847 134)  routing T_16_8.lc_trk_g2_4 <X> T_16_8.wire_logic_cluster/lc_3/in_3
 (32 6)  (848 134)  (848 134)  Enable bit of Mux _logic_cluster/lcb3_3 => lc_trk_g2_4 wire_logic_cluster/lc_3/in_3
 (33 6)  (849 134)  (849 134)  routing T_16_8.lc_trk_g2_4 <X> T_16_8.wire_logic_cluster/lc_3/in_3
 (36 6)  (852 134)  (852 134)  LC_3 Logic Functioning bit
 (37 6)  (853 134)  (853 134)  LC_3 Logic Functioning bit
 (38 6)  (854 134)  (854 134)  LC_3 Logic Functioning bit
 (39 6)  (855 134)  (855 134)  LC_3 Logic Functioning bit
 (45 6)  (861 134)  (861 134)  LC_3 Logic Functioning bit
 (36 7)  (852 135)  (852 135)  LC_3 Logic Functioning bit
 (37 7)  (853 135)  (853 135)  LC_3 Logic Functioning bit
 (38 7)  (854 135)  (854 135)  LC_3 Logic Functioning bit
 (39 7)  (855 135)  (855 135)  LC_3 Logic Functioning bit
 (44 7)  (860 135)  (860 135)  LC_3 Logic Functioning bit
 (52 7)  (868 135)  (868 135)  Enable bit of Mux _out_links/OutMux9_3 => wire_logic_cluster/lc_3/out sp4_r_v_b_7
 (14 10)  (830 138)  (830 138)  routing T_16_8.sp4_h_r_36 <X> T_16_8.lc_trk_g2_4
 (15 11)  (831 139)  (831 139)  routing T_16_8.sp4_h_r_36 <X> T_16_8.lc_trk_g2_4
 (16 11)  (832 139)  (832 139)  routing T_16_8.sp4_h_r_36 <X> T_16_8.lc_trk_g2_4
 (17 11)  (833 139)  (833 139)  Enable bit of Mux _local_links/g2_mux_4 => sp4_h_r_36 lc_trk_g2_4
 (3 12)  (819 140)  (819 140)  routing T_16_8.sp12_v_t_22 <X> T_16_8.sp12_h_r_1
 (7 13)  (823 141)  (823 141)  Column buffer control bit: LH_colbuf_cntl_4

 (0 14)  (816 142)  (816 142)  routing T_16_8.glb_netwk_4 <X> T_16_8.wire_logic_cluster/lc_7/s_r
 (1 14)  (817 142)  (817 142)  Enable bit of Mux _global_links/set_rst_mux => glb_netwk_4 wire_logic_cluster/lc_7/s_r
 (7 15)  (823 143)  (823 143)  Column buffer control bit: LH_colbuf_cntl_6



LogicTile_17_8

 (4 12)  (878 140)  (878 140)  routing T_17_8.sp4_h_l_38 <X> T_17_8.sp4_v_b_9
 (6 12)  (880 140)  (880 140)  routing T_17_8.sp4_h_l_38 <X> T_17_8.sp4_v_b_9
 (5 13)  (879 141)  (879 141)  routing T_17_8.sp4_h_l_38 <X> T_17_8.sp4_v_b_9


LogicTile_18_8



LogicTile_19_8



LogicTile_20_8

 (13 1)  (1049 129)  (1049 129)  routing T_20_8.sp4_v_t_44 <X> T_20_8.sp4_h_r_2


LogicTile_21_8



LogicTile_22_8



LogicTile_23_8



LogicTile_24_8

 (13 0)  (1265 128)  (1265 128)  routing T_24_8.sp4_h_l_39 <X> T_24_8.sp4_v_b_2
 (12 1)  (1264 129)  (1264 129)  routing T_24_8.sp4_h_l_39 <X> T_24_8.sp4_v_b_2


RAM_Tile_25_8



LogicTile_26_8



LogicTile_27_8

 (3 1)  (1405 129)  (1405 129)  routing T_27_8.sp12_h_l_23 <X> T_27_8.sp12_v_b_0


LogicTile_28_8

 (3 9)  (1459 137)  (1459 137)  routing T_28_8.sp12_h_l_22 <X> T_28_8.sp12_v_b_1


LogicTile_29_8



LogicTile_30_8



LogicTile_31_8



LogicTile_32_8



IO_Tile_33_8

 (3 1)  (1729 129)  (1729 129)  IO control bit: IORIGHT_REN_1

 (2 6)  (1728 134)  (1728 134)  IO control bit: IORIGHT_REN_0



IO_Tile_0_7

 (3 1)  (14 113)  (14 113)  IO control bit: IOLEFT_REN_1

 (2 6)  (15 118)  (15 118)  IO control bit: IOLEFT_REN_0



LogicTile_7_7

 (31 2)  (373 114)  (373 114)  routing T_7_7.lc_trk_g0_4 <X> T_7_7.wire_logic_cluster/lc_1/in_3
 (32 2)  (374 114)  (374 114)  Enable bit of Mux _logic_cluster/lcb3_1 => lc_trk_g0_4 wire_logic_cluster/lc_1/in_3
 (40 2)  (382 114)  (382 114)  LC_1 Logic Functioning bit
 (41 2)  (383 114)  (383 114)  LC_1 Logic Functioning bit
 (42 2)  (384 114)  (384 114)  LC_1 Logic Functioning bit
 (43 2)  (385 114)  (385 114)  LC_1 Logic Functioning bit
 (53 2)  (395 114)  (395 114)  Enable bit of Mux _out_links/OutMuxa_1 => wire_logic_cluster/lc_1/out sp4_r_v_b_19
 (17 3)  (359 115)  (359 115)  Enable bit of Mux _local_links/g0_mux_4 => glb2local_0 lc_trk_g0_4
 (40 3)  (382 115)  (382 115)  LC_1 Logic Functioning bit
 (41 3)  (383 115)  (383 115)  LC_1 Logic Functioning bit
 (42 3)  (384 115)  (384 115)  LC_1 Logic Functioning bit
 (43 3)  (385 115)  (385 115)  LC_1 Logic Functioning bit
 (0 6)  (342 118)  (342 118)  routing T_7_7.glb_netwk_6 <X> T_7_7.glb2local_0
 (1 6)  (343 118)  (343 118)  Enable bit of Mux _local_links/global_mux_0 => glb_netwk_6 glb2local_0
 (1 7)  (343 119)  (343 119)  routing T_7_7.glb_netwk_6 <X> T_7_7.glb2local_0


LogicTile_13_7

 (19 4)  (673 116)  (673 116)  Enable bit of Mux _span_links/cross_mux_vert_5 => sp12_v_b_11 sp4_v_b_17


LogicTile_15_7

 (3 8)  (765 120)  (765 120)  routing T_15_7.sp12_v_t_22 <X> T_15_7.sp12_v_b_1


LogicTile_20_7

 (19 7)  (1055 119)  (1055 119)  Enable bit of Mux _span_links/cross_mux_vert_6 => sp12_v_t_10 sp4_v_b_18


IO_Tile_33_7

 (3 1)  (1729 113)  (1729 113)  IO control bit: IORIGHT_REN_1

 (2 6)  (1728 118)  (1728 118)  IO control bit: IORIGHT_REN_0

 (14 13)  (1740 125)  (1740 125)  routing T_33_7.span4_vert_t_15 <X> T_33_7.span4_vert_b_3


IO_Tile_0_6

 (3 1)  (14 97)  (14 97)  IO control bit: IOLEFT_REN_1

 (17 3)  (0 99)  (0 99)  IOB_0 IO Functioning bit
 (17 5)  (0 101)  (0 101)  Enable bit of Mux _out_links/OutMuxc_0 => wire_io_cluster/io_0/D_IN_0 span12_horz_16
 (2 6)  (15 102)  (15 102)  IO control bit: IOLEFT_REN_0

 (3 6)  (14 102)  (14 102)  IO control bit: IOLEFT_IE_1

 (16 8)  (1 104)  (1 104)  Enable bit of Mux _out_links/OutMuxc_2 => wire_io_cluster/io_1/D_IN_0 span12_horz_20
 (3 9)  (14 105)  (14 105)  IO control bit: IOLEFT_IE_0

 (17 13)  (0 109)  (0 109)  IOB_1 IO Functioning bit


LogicTile_2_6

 (3 5)  (75 101)  (75 101)  routing T_2_6.sp12_h_l_23 <X> T_2_6.sp12_h_r_0


LogicTile_4_6

 (3 5)  (183 101)  (183 101)  routing T_4_6.sp12_h_l_23 <X> T_4_6.sp12_h_r_0


LogicTile_12_6

 (19 10)  (619 106)  (619 106)  Enable bit of Mux _span_links/cross_mux_vert_11 => sp12_v_b_23 sp4_v_b_23


LogicTile_13_6

 (3 4)  (657 100)  (657 100)  routing T_13_6.sp12_v_t_23 <X> T_13_6.sp12_h_r_0


LogicTile_14_6

 (3 7)  (711 103)  (711 103)  routing T_14_6.sp12_h_l_23 <X> T_14_6.sp12_v_t_23


LogicTile_15_6

 (3 12)  (765 108)  (765 108)  routing T_15_6.sp12_v_t_22 <X> T_15_6.sp12_h_r_1


LogicTile_16_6

 (3 7)  (819 103)  (819 103)  routing T_16_6.sp12_h_l_23 <X> T_16_6.sp12_v_t_23


LogicTile_18_6

 (3 12)  (931 108)  (931 108)  routing T_18_6.sp12_v_t_22 <X> T_18_6.sp12_h_r_1


LogicTile_24_6

 (19 7)  (1271 103)  (1271 103)  Enable bit of Mux _span_links/cross_mux_vert_6 => sp12_v_t_10 sp4_v_b_18


RAM_Tile_25_6

 (3 5)  (1309 101)  (1309 101)  routing T_25_6.sp12_h_l_23 <X> T_25_6.sp12_h_r_0


LogicTile_26_6

 (2 14)  (1350 110)  (1350 110)  Enable bit of Mux _span_links/cross_mux_horz_11 => sp12_h_l_21 sp4_h_l_10


LogicTile_29_6

 (8 5)  (1518 101)  (1518 101)  routing T_29_6.sp4_h_l_47 <X> T_29_6.sp4_v_b_4
 (9 5)  (1519 101)  (1519 101)  routing T_29_6.sp4_h_l_47 <X> T_29_6.sp4_v_b_4
 (10 5)  (1520 101)  (1520 101)  routing T_29_6.sp4_h_l_47 <X> T_29_6.sp4_v_b_4


LogicTile_30_6

 (3 13)  (1567 109)  (1567 109)  routing T_30_6.sp12_h_l_22 <X> T_30_6.sp12_h_r_1


IO_Tile_33_6

 (16 0)  (1742 96)  (1742 96)  IOB_0 IO Functioning bit
 (3 1)  (1729 97)  (1729 97)  IO control bit: IORIGHT_REN_1

 (17 3)  (1743 99)  (1743 99)  IOB_0 IO Functioning bit
 (5 4)  (1731 100)  (1731 100)  routing T_33_6.span12_horz_5 <X> T_33_6.lc_trk_g0_5
 (7 4)  (1733 100)  (1733 100)  Enable bit of Mux _local_links/g0_mux_5 => span12_horz_5 lc_trk_g0_5
 (8 4)  (1734 100)  (1734 100)  routing T_33_6.span12_horz_5 <X> T_33_6.lc_trk_g0_5
 (12 4)  (1738 100)  (1738 100)  routing T_33_6.lc_trk_g1_7 <X> T_33_6.wire_io_cluster/io_0/D_OUT_0
 (13 4)  (1739 100)  (1739 100)  routing T_33_6.lc_trk_g1_7 <X> T_33_6.wire_io_cluster/io_0/D_OUT_0
 (16 4)  (1742 100)  (1742 100)  IOB_0 IO Functioning bit
 (8 5)  (1734 101)  (1734 101)  routing T_33_6.span12_horz_5 <X> T_33_6.lc_trk_g0_5
 (12 5)  (1738 101)  (1738 101)  routing T_33_6.lc_trk_g1_7 <X> T_33_6.wire_io_cluster/io_0/D_OUT_0
 (13 5)  (1739 101)  (1739 101)  Enable bit of Mux _io_cluster/in_mux0_1 => lc_trk_g1_7 wire_io_cluster/io_0/D_OUT_0
 (2 6)  (1728 102)  (1728 102)  IO control bit: IORIGHT_REN_0

 (13 10)  (1739 106)  (1739 106)  routing T_33_6.lc_trk_g0_5 <X> T_33_6.wire_io_cluster/io_1/D_OUT_0
 (16 10)  (1742 106)  (1742 106)  IOB_1 IO Functioning bit
 (13 11)  (1739 107)  (1739 107)  Enable bit of Mux _io_cluster/in_mux1_1 => lc_trk_g0_5 wire_io_cluster/io_1/D_OUT_0
 (17 13)  (1743 109)  (1743 109)  IOB_1 IO Functioning bit
 (6 14)  (1732 110)  (1732 110)  routing T_33_6.span12_horz_15 <X> T_33_6.lc_trk_g1_7
 (7 14)  (1733 110)  (1733 110)  Enable bit of Mux _local_links/g1_mux_7 => span12_horz_15 lc_trk_g1_7
 (16 14)  (1742 110)  (1742 110)  IOB_1 IO Functioning bit


IO_Tile_0_5

 (3 1)  (14 81)  (14 81)  IO control bit: IOLEFT_REN_1

 (17 3)  (0 83)  (0 83)  IOB_0 IO Functioning bit
 (17 5)  (0 85)  (0 85)  Enable bit of Mux _out_links/OutMuxc_0 => wire_io_cluster/io_0/D_IN_0 span12_horz_16
 (2 6)  (15 86)  (15 86)  IO control bit: IOLEFT_REN_0

 (3 6)  (14 86)  (14 86)  IO control bit: IOLEFT_IE_1

 (16 8)  (1 88)  (1 88)  Enable bit of Mux _out_links/OutMuxc_2 => wire_io_cluster/io_1/D_IN_0 span12_horz_20
 (3 9)  (14 89)  (14 89)  IO control bit: IOLEFT_IE_0

 (17 13)  (0 93)  (0 93)  IOB_1 IO Functioning bit


LogicTile_2_5

 (3 7)  (75 87)  (75 87)  routing T_2_5.sp12_h_l_23 <X> T_2_5.sp12_v_t_23


LogicTile_4_5

 (3 5)  (183 85)  (183 85)  routing T_4_5.sp12_h_l_23 <X> T_4_5.sp12_h_r_0


LogicTile_12_5

 (2 8)  (602 88)  (602 88)  Enable bit of Mux _span_links/cross_mux_horz_8 => sp12_h_r_16 sp4_h_l_9


LogicTile_15_5

 (11 2)  (773 82)  (773 82)  routing T_15_5.sp4_h_l_44 <X> T_15_5.sp4_v_t_39


LogicTile_16_5

 (3 12)  (819 92)  (819 92)  routing T_16_5.sp12_v_t_22 <X> T_16_5.sp12_h_r_1


LogicTile_27_5

 (2 14)  (1404 94)  (1404 94)  Enable bit of Mux _span_links/cross_mux_horz_11 => sp12_h_l_21 sp4_h_l_10


LogicTile_30_5

 (9 0)  (1573 80)  (1573 80)  routing T_30_5.sp4_h_l_47 <X> T_30_5.sp4_h_r_1
 (10 0)  (1574 80)  (1574 80)  routing T_30_5.sp4_h_l_47 <X> T_30_5.sp4_h_r_1


IO_Tile_33_5

 (16 0)  (1742 80)  (1742 80)  IOB_0 IO Functioning bit
 (3 1)  (1729 81)  (1729 81)  IO control bit: IORIGHT_REN_1

 (13 1)  (1739 81)  (1739 81)  routing T_33_5.span4_horz_25 <X> T_33_5.span4_vert_b_0
 (17 3)  (1743 83)  (1743 83)  IOB_0 IO Functioning bit
 (5 4)  (1731 84)  (1731 84)  routing T_33_5.span4_vert_b_5 <X> T_33_5.lc_trk_g0_5
 (7 4)  (1733 84)  (1733 84)  Enable bit of Mux _local_links/g0_mux_5 => span4_vert_b_5 lc_trk_g0_5
 (12 4)  (1738 84)  (1738 84)  routing T_33_5.lc_trk_g1_3 <X> T_33_5.wire_io_cluster/io_0/D_OUT_0
 (16 4)  (1742 84)  (1742 84)  IOB_0 IO Functioning bit
 (8 5)  (1734 85)  (1734 85)  routing T_33_5.span4_vert_b_5 <X> T_33_5.lc_trk_g0_5
 (12 5)  (1738 85)  (1738 85)  routing T_33_5.lc_trk_g1_3 <X> T_33_5.wire_io_cluster/io_0/D_OUT_0
 (13 5)  (1739 85)  (1739 85)  Enable bit of Mux _io_cluster/in_mux0_1 => lc_trk_g1_3 wire_io_cluster/io_0/D_OUT_0
 (2 6)  (1728 86)  (1728 86)  IO control bit: IORIGHT_REN_0

 (5 10)  (1731 90)  (1731 90)  routing T_33_5.span4_vert_b_11 <X> T_33_5.lc_trk_g1_3
 (7 10)  (1733 90)  (1733 90)  Enable bit of Mux _local_links/g1_mux_3 => span4_vert_b_11 lc_trk_g1_3
 (8 10)  (1734 90)  (1734 90)  routing T_33_5.span4_vert_b_11 <X> T_33_5.lc_trk_g1_3
 (13 10)  (1739 90)  (1739 90)  routing T_33_5.lc_trk_g0_5 <X> T_33_5.wire_io_cluster/io_1/D_OUT_0
 (16 10)  (1742 90)  (1742 90)  IOB_1 IO Functioning bit
 (13 11)  (1739 91)  (1739 91)  Enable bit of Mux _io_cluster/in_mux1_1 => lc_trk_g0_5 wire_io_cluster/io_1/D_OUT_0
 (17 13)  (1743 93)  (1743 93)  IOB_1 IO Functioning bit
 (16 14)  (1742 94)  (1742 94)  IOB_1 IO Functioning bit


IO_Tile_0_4

 (3 1)  (14 65)  (14 65)  IO control bit: IOLEFT_REN_1

 (17 1)  (0 65)  (0 65)  Enable bit of Mux _out_links/OutMuxa_0 => wire_io_cluster/io_0/D_IN_0 span12_horz_0
 (17 3)  (0 67)  (0 67)  IOB_0 IO Functioning bit
 (2 6)  (15 70)  (15 70)  IO control bit: IOLEFT_REN_0

 (3 6)  (14 70)  (14 70)  IO control bit: IOLEFT_IE_1

 (3 9)  (14 73)  (14 73)  IO control bit: IOLEFT_IE_0

 (17 9)  (0 73)  (0 73)  Enable bit of Mux _out_links/OutMuxb_2 => wire_io_cluster/io_1/D_IN_0 span12_horz_12
 (17 13)  (0 77)  (0 77)  IOB_1 IO Functioning bit


LogicTile_4_4

 (5 9)  (185 73)  (185 73)  routing T_4_4.sp4_h_r_6 <X> T_4_4.sp4_v_b_6


LogicTile_6_4

 (9 1)  (297 65)  (297 65)  routing T_6_4.sp4_v_t_40 <X> T_6_4.sp4_v_b_1
 (10 1)  (298 65)  (298 65)  routing T_6_4.sp4_v_t_40 <X> T_6_4.sp4_v_b_1
 (3 7)  (291 71)  (291 71)  routing T_6_4.sp12_h_l_23 <X> T_6_4.sp12_v_t_23
 (10 9)  (298 73)  (298 73)  routing T_6_4.sp4_h_r_2 <X> T_6_4.sp4_v_b_7


LogicTile_7_4

 (19 14)  (361 78)  (361 78)  Enable bit of Mux _span_links/cross_mux_horz_3 => sp12_h_l_5 sp4_h_l_2


RAM_Tile_8_4

 (5 10)  (401 74)  (401 74)  routing T_8_4.sp4_v_t_43 <X> T_8_4.sp4_h_l_43
 (6 11)  (402 75)  (402 75)  routing T_8_4.sp4_v_t_43 <X> T_8_4.sp4_h_l_43


LogicTile_12_4

 (3 7)  (603 71)  (603 71)  routing T_12_4.sp12_h_l_23 <X> T_12_4.sp12_v_t_23


LogicTile_13_4

 (4 0)  (658 64)  (658 64)  routing T_13_4.sp4_v_t_41 <X> T_13_4.sp4_v_b_0
 (6 0)  (660 64)  (660 64)  routing T_13_4.sp4_v_t_41 <X> T_13_4.sp4_v_b_0


LogicTile_14_4

 (19 10)  (727 74)  (727 74)  Enable bit of Mux _span_links/cross_mux_vert_11 => sp12_v_b_23 sp4_v_b_23


LogicTile_15_4

 (3 4)  (765 68)  (765 68)  routing T_15_4.sp12_v_t_23 <X> T_15_4.sp12_h_r_0


LogicTile_16_4

 (3 10)  (819 74)  (819 74)  routing T_16_4.sp12_v_t_22 <X> T_16_4.sp12_h_l_22


LogicTile_17_4

 (6 0)  (880 64)  (880 64)  routing T_17_4.sp4_v_t_44 <X> T_17_4.sp4_v_b_0
 (4 1)  (878 65)  (878 65)  routing T_17_4.sp4_v_t_42 <X> T_17_4.sp4_h_r_0
 (5 1)  (879 65)  (879 65)  routing T_17_4.sp4_v_t_44 <X> T_17_4.sp4_v_b_0


LogicTile_19_4

 (2 0)  (984 64)  (984 64)  Enable bit of Mux _span_links/cross_mux_horz_4 => sp12_h_r_8 sp4_h_l_5


LogicTile_20_4

 (9 8)  (1045 72)  (1045 72)  routing T_20_4.sp4_v_t_42 <X> T_20_4.sp4_h_r_7


LogicTile_21_4

 (6 1)  (1096 65)  (1096 65)  routing T_21_4.sp4_h_l_37 <X> T_21_4.sp4_h_r_0
 (3 4)  (1093 68)  (1093 68)  routing T_21_4.sp12_v_t_23 <X> T_21_4.sp12_h_r_0


LogicTile_22_4

 (13 4)  (1157 68)  (1157 68)  routing T_22_4.sp4_h_l_40 <X> T_22_4.sp4_v_b_5
 (12 5)  (1156 69)  (1156 69)  routing T_22_4.sp4_h_l_40 <X> T_22_4.sp4_v_b_5


LogicTile_24_4

 (8 1)  (1260 65)  (1260 65)  routing T_24_4.sp4_h_l_42 <X> T_24_4.sp4_v_b_1
 (9 1)  (1261 65)  (1261 65)  routing T_24_4.sp4_h_l_42 <X> T_24_4.sp4_v_b_1
 (10 1)  (1262 65)  (1262 65)  routing T_24_4.sp4_h_l_42 <X> T_24_4.sp4_v_b_1
 (11 4)  (1263 68)  (1263 68)  routing T_24_4.sp4_v_t_39 <X> T_24_4.sp4_v_b_5
 (12 5)  (1264 69)  (1264 69)  routing T_24_4.sp4_v_t_39 <X> T_24_4.sp4_v_b_5


RAM_Tile_25_4

 (3 4)  (1309 68)  (1309 68)  routing T_25_4.sp12_v_t_23 <X> T_25_4.sp12_h_r_0
 (4 8)  (1310 72)  (1310 72)  routing T_25_4.sp4_h_l_37 <X> T_25_4.sp4_v_b_6
 (6 8)  (1312 72)  (1312 72)  routing T_25_4.sp4_h_l_37 <X> T_25_4.sp4_v_b_6
 (5 9)  (1311 73)  (1311 73)  routing T_25_4.sp4_h_l_37 <X> T_25_4.sp4_v_b_6


LogicTile_27_4

 (2 4)  (1404 68)  (1404 68)  Enable bit of Mux _span_links/cross_mux_horz_6 => sp12_h_r_12 sp4_h_l_7


LogicTile_30_4

 (8 8)  (1572 72)  (1572 72)  routing T_30_4.sp4_h_l_42 <X> T_30_4.sp4_h_r_7


IO_Tile_33_4

 (16 0)  (1742 64)  (1742 64)  IOB_0 IO Functioning bit
 (3 1)  (1729 65)  (1729 65)  IO control bit: IORIGHT_REN_1

 (4 1)  (1730 65)  (1730 65)  routing T_33_4.span4_vert_b_0 <X> T_33_4.lc_trk_g0_0
 (5 1)  (1731 65)  (1731 65)  routing T_33_4.span4_vert_b_0 <X> T_33_4.lc_trk_g0_0
 (7 1)  (1733 65)  (1733 65)  Enable bit of Mux _local_links/g0_mux_0 => span4_vert_b_0 lc_trk_g0_0
 (13 3)  (1739 67)  (1739 67)  routing T_33_4.span4_horz_31 <X> T_33_4.span4_vert_b_1
 (17 3)  (1743 67)  (1743 67)  IOB_0 IO Functioning bit
 (16 4)  (1742 68)  (1742 68)  IOB_0 IO Functioning bit
 (13 5)  (1739 69)  (1739 69)  Enable bit of Mux _io_cluster/in_mux0_1 => lc_trk_g0_0 wire_io_cluster/io_0/D_OUT_0
 (2 6)  (1728 70)  (1728 70)  IO control bit: IORIGHT_REN_0

 (6 6)  (1732 70)  (1732 70)  routing T_33_4.span12_horz_15 <X> T_33_4.lc_trk_g0_7
 (7 6)  (1733 70)  (1733 70)  Enable bit of Mux _local_links/g0_mux_7 => span12_horz_15 lc_trk_g0_7
 (13 10)  (1739 74)  (1739 74)  routing T_33_4.lc_trk_g0_7 <X> T_33_4.wire_io_cluster/io_1/D_OUT_0
 (16 10)  (1742 74)  (1742 74)  IOB_1 IO Functioning bit
 (12 11)  (1738 75)  (1738 75)  routing T_33_4.lc_trk_g0_7 <X> T_33_4.wire_io_cluster/io_1/D_OUT_0
 (13 11)  (1739 75)  (1739 75)  Enable bit of Mux _io_cluster/in_mux1_1 => lc_trk_g0_7 wire_io_cluster/io_1/D_OUT_0
 (17 13)  (1743 77)  (1743 77)  IOB_1 IO Functioning bit
 (16 14)  (1742 78)  (1742 78)  IOB_1 IO Functioning bit


IO_Tile_0_3

 (3 1)  (14 49)  (14 49)  IO control bit: IOLEFT_REN_1

 (2 6)  (15 54)  (15 54)  IO control bit: IOLEFT_REN_0



LogicTile_7_3

 (3 6)  (345 54)  (345 54)  routing T_7_3.sp12_v_b_0 <X> T_7_3.sp12_v_t_23


LogicTile_12_3

 (8 1)  (608 49)  (608 49)  routing T_12_3.sp4_v_t_47 <X> T_12_3.sp4_v_b_1
 (10 1)  (610 49)  (610 49)  routing T_12_3.sp4_v_t_47 <X> T_12_3.sp4_v_b_1


LogicTile_15_3

 (3 12)  (765 60)  (765 60)  routing T_15_3.sp12_v_t_22 <X> T_15_3.sp12_h_r_1


LogicTile_24_3

 (4 1)  (1256 49)  (1256 49)  routing T_24_3.sp4_v_t_42 <X> T_24_3.sp4_h_r_0


LogicTile_26_3

 (2 14)  (1350 62)  (1350 62)  Enable bit of Mux _span_links/cross_mux_horz_11 => sp12_h_l_21 sp4_h_l_10


LogicTile_28_3

 (4 0)  (1460 48)  (1460 48)  routing T_28_3.sp4_h_l_37 <X> T_28_3.sp4_v_b_0
 (5 1)  (1461 49)  (1461 49)  routing T_28_3.sp4_h_l_37 <X> T_28_3.sp4_v_b_0


LogicTile_29_3

 (4 9)  (1514 57)  (1514 57)  routing T_29_3.sp4_h_l_47 <X> T_29_3.sp4_h_r_6
 (6 9)  (1516 57)  (1516 57)  routing T_29_3.sp4_h_l_47 <X> T_29_3.sp4_h_r_6


IO_Tile_33_3

 (3 1)  (1729 49)  (1729 49)  IO control bit: IORIGHT_REN_1

 (5 4)  (1731 52)  (1731 52)  routing T_33_3.span4_vert_b_5 <X> T_33_3.lc_trk_g0_5
 (7 4)  (1733 52)  (1733 52)  Enable bit of Mux _local_links/g0_mux_5 => span4_vert_b_5 lc_trk_g0_5
 (8 5)  (1734 53)  (1734 53)  routing T_33_3.span4_vert_b_5 <X> T_33_3.lc_trk_g0_5
 (2 6)  (1728 54)  (1728 54)  IO control bit: IORIGHT_REN_0

 (13 10)  (1739 58)  (1739 58)  routing T_33_3.lc_trk_g0_5 <X> T_33_3.wire_io_cluster/io_1/D_OUT_0
 (16 10)  (1742 58)  (1742 58)  IOB_1 IO Functioning bit
 (13 11)  (1739 59)  (1739 59)  Enable bit of Mux _io_cluster/in_mux1_1 => lc_trk_g0_5 wire_io_cluster/io_1/D_OUT_0
 (13 13)  (1739 61)  (1739 61)  routing T_33_3.span4_horz_43 <X> T_33_3.span4_vert_b_3
 (17 13)  (1743 61)  (1743 61)  IOB_1 IO Functioning bit
 (16 14)  (1742 62)  (1742 62)  IOB_1 IO Functioning bit


IO_Tile_0_2

 (3 1)  (14 33)  (14 33)  IO control bit: IOLEFT_REN_1

 (2 6)  (15 38)  (15 38)  IO control bit: IOLEFT_REN_0



RAM_Tile_8_2

 (11 12)  (407 44)  (407 44)  routing T_8_2.sp4_h_r_6 <X> T_8_2.sp4_v_b_11


LogicTile_9_2

 (2 6)  (440 38)  (440 38)  Enable bit of Mux _span_links/cross_mux_horz_7 => sp12_h_r_14 sp4_h_r_19


LogicTile_14_2

 (3 10)  (711 42)  (711 42)  routing T_14_2.sp12_v_t_22 <X> T_14_2.sp12_h_l_22


LogicTile_19_2

 (3 4)  (985 36)  (985 36)  routing T_19_2.sp12_v_t_23 <X> T_19_2.sp12_h_r_0


LogicTile_28_2

 (19 7)  (1475 39)  (1475 39)  Enable bit of Mux _span_links/cross_mux_vert_6 => sp12_v_t_10 sp4_v_b_18


LogicTile_29_2

 (9 5)  (1519 37)  (1519 37)  routing T_29_2.sp4_v_t_41 <X> T_29_2.sp4_v_b_4
 (2 12)  (1512 44)  (1512 44)  Enable bit of Mux _span_links/cross_mux_horz_10 => sp12_h_r_20 sp4_h_l_11


LogicTile_32_2

 (8 8)  (1680 40)  (1680 40)  routing T_32_2.sp4_h_l_46 <X> T_32_2.sp4_h_r_7
 (10 8)  (1682 40)  (1682 40)  routing T_32_2.sp4_h_l_46 <X> T_32_2.sp4_h_r_7


IO_Tile_33_2

 (16 0)  (1742 32)  (1742 32)  IOB_0 IO Functioning bit
 (3 1)  (1729 33)  (1729 33)  IO control bit: BIORIGHT_REN_1

 (11 2)  (1737 34)  (1737 34)  routing T_33_2.span4_horz_7 <X> T_33_2.span4_vert_t_13
 (12 2)  (1738 34)  (1738 34)  routing T_33_2.span4_horz_7 <X> T_33_2.span4_vert_t_13
 (17 3)  (1743 35)  (1743 35)  IOB_0 IO Functioning bit
 (4 4)  (1730 36)  (1730 36)  routing T_33_2.span4_vert_b_12 <X> T_33_2.lc_trk_g0_4
 (13 4)  (1739 36)  (1739 36)  routing T_33_2.lc_trk_g0_4 <X> T_33_2.wire_io_cluster/io_0/D_OUT_0
 (16 4)  (1742 36)  (1742 36)  IOB_0 IO Functioning bit
 (5 5)  (1731 37)  (1731 37)  routing T_33_2.span4_vert_b_12 <X> T_33_2.lc_trk_g0_4
 (7 5)  (1733 37)  (1733 37)  Enable bit of Mux _local_links/g0_mux_4 => span4_vert_b_12 lc_trk_g0_4
 (13 5)  (1739 37)  (1739 37)  Enable bit of Mux _io_cluster/in_mux0_1 => lc_trk_g0_4 wire_io_cluster/io_0/D_OUT_0
 (2 6)  (1728 38)  (1728 38)  IO control bit: BIORIGHT_REN_0

 (5 6)  (1731 38)  (1731 38)  routing T_33_2.span4_vert_b_7 <X> T_33_2.lc_trk_g0_7
 (7 6)  (1733 38)  (1733 38)  Enable bit of Mux _local_links/g0_mux_7 => span4_vert_b_7 lc_trk_g0_7
 (8 7)  (1734 39)  (1734 39)  routing T_33_2.span4_vert_b_7 <X> T_33_2.lc_trk_g0_7
 (13 10)  (1739 42)  (1739 42)  routing T_33_2.lc_trk_g0_7 <X> T_33_2.wire_io_cluster/io_1/D_OUT_0
 (16 10)  (1742 42)  (1742 42)  IOB_1 IO Functioning bit
 (12 11)  (1738 43)  (1738 43)  routing T_33_2.lc_trk_g0_7 <X> T_33_2.wire_io_cluster/io_1/D_OUT_0
 (13 11)  (1739 43)  (1739 43)  Enable bit of Mux _io_cluster/in_mux1_1 => lc_trk_g0_7 wire_io_cluster/io_1/D_OUT_0
 (17 13)  (1743 45)  (1743 45)  IOB_1 IO Functioning bit
 (16 14)  (1742 46)  (1742 46)  IOB_1 IO Functioning bit


IO_Tile_0_1

 (3 1)  (14 17)  (14 17)  IO control bit: IOLEFT_REN_1

 (2 6)  (15 22)  (15 22)  IO control bit: IOLEFT_REN_0



LogicTile_14_1

 (8 1)  (716 17)  (716 17)  routing T_14_1.sp4_v_t_47 <X> T_14_1.sp4_v_b_1
 (10 1)  (718 17)  (718 17)  routing T_14_1.sp4_v_t_47 <X> T_14_1.sp4_v_b_1


LogicTile_20_1

 (3 4)  (1039 20)  (1039 20)  routing T_20_1.sp12_v_t_23 <X> T_20_1.sp12_h_r_0


LogicTile_26_1

 (2 4)  (1350 20)  (1350 20)  Enable bit of Mux _span_links/cross_mux_horz_6 => sp12_h_r_12 sp4_h_l_7


LogicTile_27_1

 (3 4)  (1405 20)  (1405 20)  routing T_27_1.sp12_v_t_23 <X> T_27_1.sp12_h_r_0
 (19 6)  (1421 22)  (1421 22)  Enable bit of Mux _span_links/cross_mux_vert_7 => sp12_v_t_12 sp4_v_b_19


LogicTile_29_1

 (8 1)  (1518 17)  (1518 17)  routing T_29_1.sp4_h_l_42 <X> T_29_1.sp4_v_b_1
 (9 1)  (1519 17)  (1519 17)  routing T_29_1.sp4_h_l_42 <X> T_29_1.sp4_v_b_1
 (10 1)  (1520 17)  (1520 17)  routing T_29_1.sp4_h_l_42 <X> T_29_1.sp4_v_b_1


IO_Tile_33_1

 (16 0)  (1742 16)  (1742 16)  IOB_0 IO Functioning bit
 (3 1)  (1729 17)  (1729 17)  IO control bit: BIORIGHT_REN_1

 (17 3)  (1743 19)  (1743 19)  IOB_0 IO Functioning bit
 (12 4)  (1738 20)  (1738 20)  routing T_33_1.lc_trk_g1_3 <X> T_33_1.wire_io_cluster/io_0/D_OUT_0
 (16 4)  (1742 20)  (1742 20)  IOB_0 IO Functioning bit
 (12 5)  (1738 21)  (1738 21)  routing T_33_1.lc_trk_g1_3 <X> T_33_1.wire_io_cluster/io_0/D_OUT_0
 (13 5)  (1739 21)  (1739 21)  Enable bit of Mux _io_cluster/in_mux0_1 => lc_trk_g1_3 wire_io_cluster/io_0/D_OUT_0
 (2 6)  (1728 22)  (1728 22)  IO control bit: BIORIGHT_REN_0

 (5 6)  (1731 22)  (1731 22)  routing T_33_1.span4_vert_b_7 <X> T_33_1.lc_trk_g0_7
 (7 6)  (1733 22)  (1733 22)  Enable bit of Mux _local_links/g0_mux_7 => span4_vert_b_7 lc_trk_g0_7
 (8 7)  (1734 23)  (1734 23)  routing T_33_1.span4_vert_b_7 <X> T_33_1.lc_trk_g0_7
 (6 10)  (1732 26)  (1732 26)  routing T_33_1.span12_horz_11 <X> T_33_1.lc_trk_g1_3
 (7 10)  (1733 26)  (1733 26)  Enable bit of Mux _local_links/g1_mux_3 => span12_horz_11 lc_trk_g1_3
 (13 10)  (1739 26)  (1739 26)  routing T_33_1.lc_trk_g0_7 <X> T_33_1.wire_io_cluster/io_1/D_OUT_0
 (16 10)  (1742 26)  (1742 26)  IOB_1 IO Functioning bit
 (12 11)  (1738 27)  (1738 27)  routing T_33_1.lc_trk_g0_7 <X> T_33_1.wire_io_cluster/io_1/D_OUT_0
 (13 11)  (1739 27)  (1739 27)  Enable bit of Mux _io_cluster/in_mux1_1 => lc_trk_g0_7 wire_io_cluster/io_1/D_OUT_0
 (17 13)  (1743 29)  (1743 29)  IOB_1 IO Functioning bit
 (16 14)  (1742 30)  (1742 30)  IOB_1 IO Functioning bit


GlobalNetwork_0_0

 (0 0)  (870 271)  (870 271)  routing T_0_0.padin_6 <X> T_0_0.glb_netwk_6


IO_Tile_1_0

 (3 1)  (45 14)  (45 14)  IO control bit: IODOWN_REN_1

 (2 6)  (44 8)  (44 8)  IO control bit: IODOWN_REN_0



IO_Tile_2_0

 (3 1)  (99 14)  (99 14)  IO control bit: IODOWN_REN_1

 (2 6)  (98 8)  (98 8)  IO control bit: IODOWN_REN_0



IO_Tile_3_0

 (3 1)  (153 14)  (153 14)  IO control bit: IODOWN_REN_1

 (2 6)  (152 8)  (152 8)  IO control bit: IODOWN_REN_0



IO_Tile_4_0

 (3 1)  (207 14)  (207 14)  IO control bit: IODOWN_REN_1

 (5 2)  (197 12)  (197 12)  routing T_4_0.span4_vert_43 <X> T_4_0.lc_trk_g0_3
 (6 2)  (198 12)  (198 12)  routing T_4_0.span4_vert_43 <X> T_4_0.lc_trk_g0_3
 (7 2)  (199 12)  (199 12)  Enable bit of Mux _local_links/g0_mux_3 => span4_vert_43 lc_trk_g0_3
 (8 2)  (200 12)  (200 12)  routing T_4_0.span4_vert_43 <X> T_4_0.lc_trk_g0_3
 (8 3)  (200 13)  (200 13)  routing T_4_0.span4_vert_43 <X> T_4_0.lc_trk_g0_3
 (2 6)  (206 8)  (206 8)  IO control bit: IODOWN_REN_0

 (16 10)  (184 4)  (184 4)  IOB_1 IO Functioning bit
 (12 11)  (214 5)  (214 5)  routing T_4_0.lc_trk_g0_3 <X> T_4_0.wire_io_cluster/io_1/D_OUT_0
 (13 11)  (215 5)  (215 5)  Enable bit of Mux _io_cluster/in_mux1_1 => lc_trk_g0_3 wire_io_cluster/io_1/D_OUT_0
 (17 13)  (185 2)  (185 2)  IOB_1 IO Functioning bit
 (16 14)  (184 0)  (184 0)  IOB_1 IO Functioning bit


IO_Tile_5_0

 (3 1)  (261 14)  (261 14)  IO control bit: BIODOWN_REN_1

 (2 6)  (260 8)  (260 8)  IO control bit: BIODOWN_REN_0



IO_Tile_6_0

 (3 1)  (315 14)  (315 14)  IO control bit: BIODOWN_REN_1

 (4 2)  (304 12)  (304 12)  routing T_6_0.span4_vert_42 <X> T_6_0.lc_trk_g0_2
 (4 3)  (304 13)  (304 13)  routing T_6_0.span4_vert_42 <X> T_6_0.lc_trk_g0_2
 (5 3)  (305 13)  (305 13)  routing T_6_0.span4_vert_42 <X> T_6_0.lc_trk_g0_2
 (6 3)  (306 13)  (306 13)  routing T_6_0.span4_vert_42 <X> T_6_0.lc_trk_g0_2
 (7 3)  (307 13)  (307 13)  Enable bit of Mux _local_links/g0_mux_2 => span4_vert_42 lc_trk_g0_2
 (2 6)  (314 8)  (314 8)  IO control bit: BIODOWN_REN_0

 (12 10)  (322 4)  (322 4)  routing T_6_0.lc_trk_g1_4 <X> T_6_0.wire_io_cluster/io_1/D_OUT_0
 (13 10)  (323 4)  (323 4)  routing T_6_0.lc_trk_g1_4 <X> T_6_0.wire_io_cluster/io_1/D_OUT_0
 (16 10)  (292 4)  (292 4)  IOB_1 IO Functioning bit
 (10 11)  (320 5)  (320 5)  routing T_6_0.lc_trk_g0_2 <X> T_6_0.wire_io_cluster/io_1/OUT_ENB
 (11 11)  (321 5)  (321 5)  Enable bit of Mux _io_cluster/in_mux1_0 => lc_trk_g0_2 wire_io_cluster/io_1/OUT_ENB
 (13 11)  (323 5)  (323 5)  Enable bit of Mux _io_cluster/in_mux1_1 => lc_trk_g1_4 wire_io_cluster/io_1/D_OUT_0
 (4 12)  (304 3)  (304 3)  routing T_6_0.span4_vert_36 <X> T_6_0.lc_trk_g1_4
 (5 13)  (305 2)  (305 2)  routing T_6_0.span4_vert_36 <X> T_6_0.lc_trk_g1_4
 (6 13)  (306 2)  (306 2)  routing T_6_0.span4_vert_36 <X> T_6_0.lc_trk_g1_4
 (7 13)  (307 2)  (307 2)  Enable bit of Mux _local_links/g1_mux_4 => span4_vert_36 lc_trk_g1_4
 (17 13)  (293 2)  (293 2)  IOB_1 IO Functioning bit
 (17 14)  (293 0)  (293 0)  IOB_1 IO Functioning bit


IO_Tile_7_0

 (3 1)  (369 14)  (369 14)  IO control bit: BIODOWN_REN_1

 (2 6)  (368 8)  (368 8)  IO control bit: BIODOWN_REN_0

 (3 6)  (369 8)  (369 8)  IO control bit: BIODOWN_IE_1

 (16 9)  (346 6)  (346 6)  Enable bit of Mux _out_links/OutMuxa_2 => wire_io_cluster/io_1/D_IN_0 span12_vert_4
 (17 13)  (347 2)  (347 2)  IOB_1 IO Functioning bit


IO_Tile_8_0

 (16 0)  (400 15)  (400 15)  IOB_0 IO Functioning bit
 (3 1)  (423 14)  (423 14)  IO control bit: BIODOWN_REN_1

 (17 3)  (401 13)  (401 13)  IOB_0 IO Functioning bit
 (13 4)  (431 11)  (431 11)  routing T_8_0.lc_trk_g0_6 <X> T_8_0.wire_io_cluster/io_0/D_OUT_0
 (16 4)  (400 11)  (400 11)  IOB_0 IO Functioning bit
 (12 5)  (430 10)  (430 10)  routing T_8_0.lc_trk_g0_6 <X> T_8_0.wire_io_cluster/io_0/D_OUT_0
 (13 5)  (431 10)  (431 10)  Enable bit of Mux _io_cluster/in_mux0_1 => lc_trk_g0_6 wire_io_cluster/io_0/D_OUT_0
 (2 6)  (422 8)  (422 8)  IO control bit: BIODOWN_REN_0

 (5 7)  (413 9)  (413 9)  routing T_8_0.span4_vert_22 <X> T_8_0.lc_trk_g0_6
 (6 7)  (414 9)  (414 9)  routing T_8_0.span4_vert_22 <X> T_8_0.lc_trk_g0_6
 (7 7)  (415 9)  (415 9)  Enable bit of Mux _local_links/g0_mux_6 => span4_vert_22 lc_trk_g0_6


IO_Tile_9_0

 (3 1)  (465 14)  (465 14)  IO control bit: BIODOWN_REN_1

 (2 6)  (464 8)  (464 8)  IO control bit: BIODOWN_REN_0



IO_Tile_10_0

 (3 1)  (519 14)  (519 14)  IO control bit: BIODOWN_REN_1

 (2 6)  (518 8)  (518 8)  IO control bit: BIODOWN_REN_0



IO_Tile_11_0

 (3 1)  (573 14)  (573 14)  IO control bit: BIODOWN_REN_1

 (2 6)  (572 8)  (572 8)  IO control bit: BIODOWN_REN_0

 (12 10)  (580 4)  (580 4)  routing T_11_0.lc_trk_g1_4 <X> T_11_0.wire_io_cluster/io_1/D_OUT_0
 (13 10)  (581 4)  (581 4)  routing T_11_0.lc_trk_g1_4 <X> T_11_0.wire_io_cluster/io_1/D_OUT_0
 (16 10)  (550 4)  (550 4)  IOB_1 IO Functioning bit
 (13 11)  (581 5)  (581 5)  Enable bit of Mux _io_cluster/in_mux1_1 => lc_trk_g1_4 wire_io_cluster/io_1/D_OUT_0
 (4 13)  (562 2)  (562 2)  routing T_11_0.span4_horz_r_4 <X> T_11_0.lc_trk_g1_4
 (5 13)  (563 2)  (563 2)  routing T_11_0.span4_horz_r_4 <X> T_11_0.lc_trk_g1_4
 (7 13)  (565 2)  (565 2)  Enable bit of Mux _local_links/g1_mux_4 => span4_horz_r_4 lc_trk_g1_4
 (17 13)  (551 2)  (551 2)  IOB_1 IO Functioning bit
 (16 14)  (550 0)  (550 0)  IOB_1 IO Functioning bit


IO_Tile_12_0

 (16 0)  (604 15)  (604 15)  IOB_0 IO Functioning bit
 (3 1)  (627 14)  (627 14)  IO control bit: BIODOWN_REN_1

 (13 1)  (635 14)  (635 14)  routing T_12_0.span4_vert_25 <X> T_12_0.span4_horz_r_0
 (17 3)  (605 13)  (605 13)  IOB_0 IO Functioning bit
 (12 4)  (634 11)  (634 11)  routing T_12_0.lc_trk_g1_1 <X> T_12_0.wire_io_cluster/io_0/D_OUT_0
 (16 4)  (604 11)  (604 11)  IOB_0 IO Functioning bit
 (13 5)  (635 10)  (635 10)  Enable bit of Mux _io_cluster/in_mux0_1 => lc_trk_g1_1 wire_io_cluster/io_0/D_OUT_0
 (2 6)  (626 8)  (626 8)  IO control bit: BIODOWN_REN_0

 (6 8)  (618 7)  (618 7)  routing T_12_0.span12_vert_17 <X> T_12_0.lc_trk_g1_1
 (7 8)  (619 7)  (619 7)  Enable bit of Mux _local_links/g1_mux_1 => span12_vert_17 lc_trk_g1_1
 (8 9)  (620 6)  (620 6)  routing T_12_0.span12_vert_17 <X> T_12_0.lc_trk_g1_1
 (12 10)  (634 4)  (634 4)  routing T_12_0.lc_trk_g1_6 <X> T_12_0.wire_io_cluster/io_1/D_OUT_0
 (13 10)  (635 4)  (635 4)  routing T_12_0.lc_trk_g1_6 <X> T_12_0.wire_io_cluster/io_1/D_OUT_0
 (16 10)  (604 4)  (604 4)  IOB_1 IO Functioning bit
 (12 11)  (634 5)  (634 5)  routing T_12_0.lc_trk_g1_6 <X> T_12_0.wire_io_cluster/io_1/D_OUT_0
 (13 11)  (635 5)  (635 5)  Enable bit of Mux _io_cluster/in_mux1_1 => lc_trk_g1_6 wire_io_cluster/io_1/D_OUT_0
 (17 13)  (605 2)  (605 2)  IOB_1 IO Functioning bit
 (4 14)  (616 0)  (616 0)  routing T_12_0.span4_horz_r_14 <X> T_12_0.lc_trk_g1_6
 (16 14)  (604 0)  (604 0)  IOB_1 IO Functioning bit
 (5 15)  (617 1)  (617 1)  routing T_12_0.span4_horz_r_14 <X> T_12_0.lc_trk_g1_6
 (7 15)  (619 1)  (619 1)  Enable bit of Mux _local_links/g1_mux_6 => span4_horz_r_14 lc_trk_g1_6


IO_Tile_13_0

 (3 1)  (681 14)  (681 14)  IO control bit: BIODOWN_REN_1

 (15 4)  (691 11)  (691 11)  Enable bit of Mux _fablink/Mux => lc_trk_g1_4 fabout
 (14 5)  (690 10)  (690 10)  routing T_13_0.lc_trk_g1_4 <X> T_13_0.fabout
 (15 5)  (691 10)  (691 10)  routing T_13_0.lc_trk_g1_4 <X> T_13_0.fabout
 (2 6)  (680 8)  (680 8)  IO control bit: BIODOWN_REN_0

 (12 6)  (688 8)  (688 8)  routing T_13_0.span4_vert_37 <X> T_13_0.span4_horz_l_14
 (4 13)  (670 2)  (670 2)  routing T_13_0.span4_horz_r_4 <X> T_13_0.lc_trk_g1_4
 (5 13)  (671 2)  (671 2)  routing T_13_0.span4_horz_r_4 <X> T_13_0.lc_trk_g1_4
 (7 13)  (673 2)  (673 2)  Enable bit of Mux _local_links/g1_mux_4 => span4_horz_r_4 lc_trk_g1_4


IO_Tile_14_0

 (11 0)  (741 15)  (741 15)  routing T_14_0.span4_vert_1 <X> T_14_0.span4_horz_l_12
 (12 0)  (742 15)  (742 15)  routing T_14_0.span4_vert_1 <X> T_14_0.span4_horz_l_12
 (3 1)  (735 14)  (735 14)  IO control bit: BIODOWN_REN_1

 (3 2)  (735 12)  (735 12)  PLL config bit: CLOCK_T_14_0_IODOWN_cf_bit_5

 (2 6)  (734 8)  (734 8)  IO control bit: BIODOWN_REN_0



IO_Tile_15_0

 (3 1)  (789 14)  (789 14)  IO control bit: IODOWN_REN_1

 (2 2)  (788 12)  (788 12)  PLL config bit: CLOCK_T_15_0_IODOWN_cf_bit_4

 (3 3)  (789 13)  (789 13)  PLL config bit: CLOCK_T_15_0_IODOWN_cf_bit_3

 (2 4)  (788 11)  (788 11)  PLL config bit: CLOCK_T_15_0_IODOWN_cf_bit_7

 (6 4)  (780 11)  (780 11)  routing T_15_0.span12_vert_13 <X> T_15_0.lc_trk_g0_5
 (7 4)  (781 11)  (781 11)  Enable bit of Mux _local_links/g0_mux_5 => span12_vert_13 lc_trk_g0_5
 (3 5)  (789 10)  (789 10)  PLL config bit: CLOCK_T_15_0_IODOWN_cf_bit_6

 (2 6)  (788 8)  (788 8)  IO control bit: IODOWN_REN_0

 (13 10)  (797 4)  (797 4)  routing T_15_0.lc_trk_g0_5 <X> T_15_0.wire_io_cluster/io_1/D_OUT_0
 (16 10)  (766 4)  (766 4)  IOB_1 IO Functioning bit
 (13 11)  (797 5)  (797 5)  Enable bit of Mux _io_cluster/in_mux1_1 => lc_trk_g0_5 wire_io_cluster/io_1/D_OUT_0
 (17 13)  (767 2)  (767 2)  IOB_1 IO Functioning bit
 (16 14)  (766 0)  (766 0)  IOB_1 IO Functioning bit


IO_Tile_16_0

 (3 0)  (843 15)  (843 15)  PLL config bit: CLOCK_T_16_0_IODOWN_cf_bit_2

 (16 0)  (820 15)  (820 15)  IOB_0 IO Functioning bit
 (3 1)  (843 14)  (843 14)  IO control bit: GIODOWN1_REN_1

 (3 2)  (843 12)  (843 12)  PLL config bit: CLOCK_T_16_0_IODOWN_cf_bit_5

 (4 3)  (832 13)  (832 13)  routing T_16_0.span12_vert_18 <X> T_16_0.lc_trk_g0_2
 (6 3)  (834 13)  (834 13)  routing T_16_0.span12_vert_18 <X> T_16_0.lc_trk_g0_2
 (7 3)  (835 13)  (835 13)  Enable bit of Mux _local_links/g0_mux_2 => span12_vert_18 lc_trk_g0_2
 (17 3)  (821 13)  (821 13)  IOB_0 IO Functioning bit
 (16 4)  (820 11)  (820 11)  IOB_0 IO Functioning bit
 (12 5)  (850 10)  (850 10)  routing T_16_0.lc_trk_g0_2 <X> T_16_0.wire_io_cluster/io_0/D_OUT_0
 (13 5)  (851 10)  (851 10)  Enable bit of Mux _io_cluster/in_mux0_1 => lc_trk_g0_2 wire_io_cluster/io_0/D_OUT_0
 (2 6)  (842 8)  (842 8)  IO control bit: GIODOWN1_REN_0

 (16 10)  (820 4)  (820 4)  IOB_1 IO Functioning bit
 (17 13)  (821 2)  (821 2)  IOB_1 IO Functioning bit
 (16 14)  (820 0)  (820 0)  IOB_1 IO Functioning bit


IO_Tile_17_0

 (16 0)  (878 15)  (878 15)  IOB_0 IO Functioning bit
 (3 1)  (901 14)  (901 14)  IO control bit: GIODOWN0_REN_1

 (17 3)  (879 13)  (879 13)  IOB_0 IO Functioning bit
 (16 4)  (878 11)  (878 11)  IOB_0 IO Functioning bit
 (17 5)  (879 10)  (879 10)  Enable bit of Mux _out_links/OutMuxc_0 => wire_io_cluster/io_0/D_IN_0 span12_vert_16
 (2 6)  (900 8)  (900 8)  IO control bit: GIODOWN0_REN_0

 (13 7)  (909 9)  (909 9)  routing T_17_0.span4_vert_37 <X> T_17_0.span4_horz_r_2


IO_Tile_18_0

 (2 0)  (954 15)  (954 15)  PLL config bit: CLOCK_T_18_0_IODOWN_cf_bit_1

 (3 1)  (955 14)  (955 14)  IO control bit: BIODOWN_REN_1

 (3 3)  (955 13)  (955 13)  PLL config bit: CLOCK_T_18_0_IODOWN_cf_bit_3

 (2 6)  (954 8)  (954 8)  IO control bit: BIODOWN_REN_0



IO_Tile_19_0

 (3 1)  (1009 14)  (1009 14)  IO control bit: BIODOWN_REN_1

 (2 6)  (1008 8)  (1008 8)  IO control bit: BIODOWN_REN_0



IO_Tile_20_0

 (3 1)  (1063 14)  (1063 14)  IO control bit: BIODOWN_REN_1

 (14 4)  (1072 11)  (1072 11)  routing T_20_0.lc_trk_g1_6 <X> T_20_0.fabout
 (15 4)  (1073 11)  (1073 11)  Enable bit of Mux _fablink/Mux => lc_trk_g1_6 fabout
 (14 5)  (1072 10)  (1072 10)  routing T_20_0.lc_trk_g1_6 <X> T_20_0.fabout
 (15 5)  (1073 10)  (1073 10)  routing T_20_0.lc_trk_g1_6 <X> T_20_0.fabout
 (2 6)  (1062 8)  (1062 8)  IO control bit: BIODOWN_REN_0

 (4 14)  (1052 0)  (1052 0)  routing T_20_0.span4_horz_r_14 <X> T_20_0.lc_trk_g1_6
 (5 15)  (1053 1)  (1053 1)  routing T_20_0.span4_horz_r_14 <X> T_20_0.lc_trk_g1_6
 (7 15)  (1055 1)  (1055 1)  Enable bit of Mux _local_links/g1_mux_6 => span4_horz_r_14 lc_trk_g1_6


IO_Tile_21_0

 (3 1)  (1117 14)  (1117 14)  IO control bit: BIODOWN_REN_1

 (2 6)  (1116 8)  (1116 8)  IO control bit: BIODOWN_REN_0



IO_Tile_22_0

 (3 1)  (1171 14)  (1171 14)  IO control bit: BIODOWN_REN_1

 (2 6)  (1170 8)  (1170 8)  IO control bit: BIODOWN_REN_0

 (4 8)  (1160 7)  (1160 7)  routing T_22_0.span4_vert_40 <X> T_22_0.lc_trk_g1_0
 (4 9)  (1160 6)  (1160 6)  routing T_22_0.span4_vert_40 <X> T_22_0.lc_trk_g1_0
 (5 9)  (1161 6)  (1161 6)  routing T_22_0.span4_vert_40 <X> T_22_0.lc_trk_g1_0
 (6 9)  (1162 6)  (1162 6)  routing T_22_0.span4_vert_40 <X> T_22_0.lc_trk_g1_0
 (7 9)  (1163 6)  (1163 6)  Enable bit of Mux _local_links/g1_mux_0 => span4_vert_40 lc_trk_g1_0
 (12 10)  (1178 4)  (1178 4)  routing T_22_0.lc_trk_g1_0 <X> T_22_0.wire_io_cluster/io_1/D_OUT_0
 (16 10)  (1148 4)  (1148 4)  IOB_1 IO Functioning bit
 (13 11)  (1179 5)  (1179 5)  Enable bit of Mux _io_cluster/in_mux1_1 => lc_trk_g1_0 wire_io_cluster/io_1/D_OUT_0
 (17 13)  (1149 2)  (1149 2)  IOB_1 IO Functioning bit
 (16 14)  (1148 0)  (1148 0)  IOB_1 IO Functioning bit


IO_Tile_23_0

 (3 1)  (1225 14)  (1225 14)  IO control bit: IODOWN_REN_1

 (2 6)  (1224 8)  (1224 8)  IO control bit: IODOWN_REN_0



IO_Tile_24_0

 (16 0)  (1256 15)  (1256 15)  IOB_0 IO Functioning bit
 (3 1)  (1279 14)  (1279 14)  IO control bit: IODOWN_REN_1

 (17 3)  (1257 13)  (1257 13)  IOB_0 IO Functioning bit
 (4 4)  (1268 11)  (1268 11)  routing T_24_0.span4_vert_36 <X> T_24_0.lc_trk_g0_4
 (13 4)  (1287 11)  (1287 11)  routing T_24_0.lc_trk_g0_4 <X> T_24_0.wire_io_cluster/io_0/D_OUT_0
 (16 4)  (1256 11)  (1256 11)  IOB_0 IO Functioning bit
 (5 5)  (1269 10)  (1269 10)  routing T_24_0.span4_vert_36 <X> T_24_0.lc_trk_g0_4
 (6 5)  (1270 10)  (1270 10)  routing T_24_0.span4_vert_36 <X> T_24_0.lc_trk_g0_4
 (7 5)  (1271 10)  (1271 10)  Enable bit of Mux _local_links/g0_mux_4 => span4_vert_36 lc_trk_g0_4
 (13 5)  (1287 10)  (1287 10)  Enable bit of Mux _io_cluster/in_mux0_1 => lc_trk_g0_4 wire_io_cluster/io_0/D_OUT_0
 (2 6)  (1278 8)  (1278 8)  IO control bit: IODOWN_REN_0

 (4 8)  (1268 7)  (1268 7)  routing T_24_0.span4_vert_40 <X> T_24_0.lc_trk_g1_0
 (4 9)  (1268 6)  (1268 6)  routing T_24_0.span4_vert_40 <X> T_24_0.lc_trk_g1_0
 (5 9)  (1269 6)  (1269 6)  routing T_24_0.span4_vert_40 <X> T_24_0.lc_trk_g1_0
 (6 9)  (1270 6)  (1270 6)  routing T_24_0.span4_vert_40 <X> T_24_0.lc_trk_g1_0
 (7 9)  (1271 6)  (1271 6)  Enable bit of Mux _local_links/g1_mux_0 => span4_vert_40 lc_trk_g1_0
 (12 10)  (1286 4)  (1286 4)  routing T_24_0.lc_trk_g1_0 <X> T_24_0.wire_io_cluster/io_1/D_OUT_0
 (16 10)  (1256 4)  (1256 4)  IOB_1 IO Functioning bit
 (13 11)  (1287 5)  (1287 5)  Enable bit of Mux _io_cluster/in_mux1_1 => lc_trk_g1_0 wire_io_cluster/io_1/D_OUT_0
 (17 13)  (1257 2)  (1257 2)  IOB_1 IO Functioning bit
 (16 14)  (1256 0)  (1256 0)  IOB_1 IO Functioning bit


IO_Tile_25_0

 (16 0)  (1310 15)  (1310 15)  IOB_0 IO Functioning bit
 (3 1)  (1333 14)  (1333 14)  IO control bit: IODOWN_REN_1

 (17 3)  (1311 13)  (1311 13)  IOB_0 IO Functioning bit
 (12 4)  (1340 11)  (1340 11)  routing T_25_0.lc_trk_g1_3 <X> T_25_0.wire_io_cluster/io_0/D_OUT_0
 (16 4)  (1310 11)  (1310 11)  IOB_0 IO Functioning bit
 (12 5)  (1340 10)  (1340 10)  routing T_25_0.lc_trk_g1_3 <X> T_25_0.wire_io_cluster/io_0/D_OUT_0
 (13 5)  (1341 10)  (1341 10)  Enable bit of Mux _io_cluster/in_mux0_1 => lc_trk_g1_3 wire_io_cluster/io_0/D_OUT_0
 (2 6)  (1332 8)  (1332 8)  IO control bit: IODOWN_REN_0

 (5 10)  (1323 4)  (1323 4)  routing T_25_0.span4_vert_43 <X> T_25_0.lc_trk_g1_3
 (6 10)  (1324 4)  (1324 4)  routing T_25_0.span4_vert_43 <X> T_25_0.lc_trk_g1_3
 (7 10)  (1325 4)  (1325 4)  Enable bit of Mux _local_links/g1_mux_3 => span4_vert_43 lc_trk_g1_3
 (8 10)  (1326 4)  (1326 4)  routing T_25_0.span4_vert_43 <X> T_25_0.lc_trk_g1_3
 (8 11)  (1326 5)  (1326 5)  routing T_25_0.span4_vert_43 <X> T_25_0.lc_trk_g1_3


IO_Tile_26_0

 (3 1)  (1375 14)  (1375 14)  IO control bit: IODOWN_REN_1

 (2 6)  (1374 8)  (1374 8)  IO control bit: IODOWN_REN_0



IO_Tile_27_0

 (3 1)  (1429 14)  (1429 14)  IO control bit: IODOWN_REN_1

 (2 6)  (1428 8)  (1428 8)  IO control bit: IODOWN_REN_0

 (13 13)  (1437 2)  (1437 2)  routing T_27_0.span4_vert_19 <X> T_27_0.span4_horz_r_3
 (14 13)  (1438 2)  (1438 2)  routing T_27_0.span4_vert_19 <X> T_27_0.span4_horz_r_3


IO_Tile_28_0

 (16 0)  (1460 15)  (1460 15)  IOB_0 IO Functioning bit
 (3 1)  (1483 14)  (1483 14)  IO control bit: IODOWN_REN_1

 (4 1)  (1472 14)  (1472 14)  routing T_28_0.span4_vert_24 <X> T_28_0.lc_trk_g0_0
 (5 1)  (1473 14)  (1473 14)  routing T_28_0.span4_vert_24 <X> T_28_0.lc_trk_g0_0
 (6 1)  (1474 14)  (1474 14)  routing T_28_0.span4_vert_24 <X> T_28_0.lc_trk_g0_0
 (7 1)  (1475 14)  (1475 14)  Enable bit of Mux _local_links/g0_mux_0 => span4_vert_24 lc_trk_g0_0
 (13 3)  (1491 13)  (1491 13)  routing T_28_0.span4_vert_31 <X> T_28_0.span4_horz_r_1
 (17 3)  (1461 13)  (1461 13)  IOB_0 IO Functioning bit
 (16 4)  (1460 11)  (1460 11)  IOB_0 IO Functioning bit
 (13 5)  (1491 10)  (1491 10)  Enable bit of Mux _io_cluster/in_mux0_1 => lc_trk_g0_0 wire_io_cluster/io_0/D_OUT_0
 (2 6)  (1482 8)  (1482 8)  IO control bit: IODOWN_REN_0



IO_Tile_29_0

 (5 0)  (1527 15)  (1527 15)  routing T_29_0.span4_vert_17 <X> T_29_0.lc_trk_g0_1
 (6 0)  (1528 15)  (1528 15)  routing T_29_0.span4_vert_17 <X> T_29_0.lc_trk_g0_1
 (7 0)  (1529 15)  (1529 15)  Enable bit of Mux _local_links/g0_mux_1 => span4_vert_17 lc_trk_g0_1
 (3 1)  (1537 14)  (1537 14)  IO control bit: IODOWN_REN_1

 (13 1)  (1545 14)  (1545 14)  routing T_29_0.span4_vert_1 <X> T_29_0.span4_horz_r_0
 (14 1)  (1546 14)  (1546 14)  routing T_29_0.span4_vert_1 <X> T_29_0.span4_horz_r_0
 (2 6)  (1536 8)  (1536 8)  IO control bit: IODOWN_REN_0

 (10 10)  (1542 4)  (1542 4)  routing T_29_0.lc_trk_g1_5 <X> T_29_0.wire_io_cluster/io_1/OUT_ENB
 (11 10)  (1543 4)  (1543 4)  routing T_29_0.lc_trk_g1_5 <X> T_29_0.wire_io_cluster/io_1/OUT_ENB
 (16 10)  (1514 4)  (1514 4)  IOB_1 IO Functioning bit
 (11 11)  (1543 5)  (1543 5)  Enable bit of Mux _io_cluster/in_mux1_0 => lc_trk_g1_5 wire_io_cluster/io_1/OUT_ENB
 (13 11)  (1545 5)  (1545 5)  Enable bit of Mux _io_cluster/in_mux1_1 => lc_trk_g0_1 wire_io_cluster/io_1/D_OUT_0
 (5 12)  (1527 3)  (1527 3)  routing T_29_0.span4_horz_r_5 <X> T_29_0.lc_trk_g1_5
 (7 12)  (1529 3)  (1529 3)  Enable bit of Mux _local_links/g1_mux_5 => span4_horz_r_5 lc_trk_g1_5
 (8 13)  (1530 2)  (1530 2)  routing T_29_0.span4_horz_r_5 <X> T_29_0.lc_trk_g1_5
 (17 13)  (1515 2)  (1515 2)  IOB_1 IO Functioning bit
 (17 14)  (1515 0)  (1515 0)  IOB_1 IO Functioning bit


IO_Tile_30_0

 (3 1)  (1591 14)  (1591 14)  IO control bit: IODOWN_REN_1

 (2 6)  (1590 8)  (1590 8)  IO control bit: IODOWN_REN_0



IO_Tile_31_0

 (3 1)  (1645 14)  (1645 14)  IO control bit: BIODOWN_REN_1

 (2 6)  (1644 8)  (1644 8)  IO control bit: BIODOWN_REN_0

 (14 13)  (1654 2)  (1654 2)  routing T_31_0.span4_horz_l_15 <X> T_31_0.span4_horz_r_3


IO_Tile_32_0

 (3 1)  (1699 14)  (1699 14)  IO control bit: IODOWN_REN_1

 (2 6)  (1698 8)  (1698 8)  IO control bit: IODOWN_REN_0


