#! /c/Source/iverilog-install/bin/vvp
:ivl_version "12.0 (devel)" "(s20150603-1539-g2693dd32b)";
:ivl_delay_selection "TYPICAL";
:vpi_time_precision + 0;
:vpi_module "C:\iverilog\lib\ivl\system.vpi";
:vpi_module "C:\iverilog\lib\ivl\vhdl_sys.vpi";
:vpi_module "C:\iverilog\lib\ivl\vhdl_textio.vpi";
:vpi_module "C:\iverilog\lib\ivl\v2005_math.vpi";
:vpi_module "C:\iverilog\lib\ivl\va_math.vpi";
:vpi_module "C:\iverilog\lib\ivl\v2009.vpi";
S_000001b206155b40 .scope package, "$unit" "$unit" 2 1;
 .timescale 0 0;
S_000001b206155cd0 .scope module, "testbench" "testbench" 3 3;
 .timescale 0 0;
v000001b2061b36b0_0 .var "a", 0 0;
v000001b2061b3e30_0 .var "b", 0 0;
v000001b2061b3890_0 .var/2s "i", 31 0;
v000001b2061b2990_0 .var/2s "j", 31 0;
v000001b2061b3570_0 .net "o", 0 0, L_000001b2061b3ed0;  1 drivers
S_000001b20629e680 .scope module, "inst" "xor_gate_using_mux" 3 8, 4 16 0, S_000001b206155cd0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /OUTPUT 1 "o";
L_000001b2061b48b8 .functor BUFT 1, C4<00000000000000000000000000000001>, C4<0>, C4<0>, C4<0>;
v000001b20614d580_0 .net/2s *"_ivl_0", 31 0, L_000001b2061b48b8;  1 drivers
L_000001b2061b4990 .functor BUFT 1, C4<00000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v000001b20614d620_0 .net/2s *"_ivl_12", 31 0, L_000001b2061b4990;  1 drivers
L_000001b2061b49d8 .functor BUFT 1, C4<00000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v000001b20614d6c0_0 .net/2s *"_ivl_16", 31 0, L_000001b2061b49d8;  1 drivers
L_000001b2061b4a20 .functor BUFT 1, C4<00000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v000001b2061b3110_0 .net/2s *"_ivl_20", 31 0, L_000001b2061b4a20;  1 drivers
L_000001b2061b4a68 .functor BUFT 1, C4<00000000000000000000000000000001>, C4<0>, C4<0>, C4<0>;
v000001b2061b4790_0 .net/2s *"_ivl_24", 31 0, L_000001b2061b4a68;  1 drivers
L_000001b2061b4900 .functor BUFT 1, C4<00000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v000001b2061b28f0_0 .net/2s *"_ivl_4", 31 0, L_000001b2061b4900;  1 drivers
L_000001b2061b4948 .functor BUFT 1, C4<00000000000000000000000000000001>, C4<0>, C4<0>, C4<0>;
v000001b2061b2ad0_0 .net/2s *"_ivl_8", 31 0, L_000001b2061b4948;  1 drivers
v000001b2061b3a70_0 .net "a", 0 0, v000001b2061b36b0_0;  1 drivers
v000001b2061b39d0_0 .net "a__AND__not_b", 0 0, L_000001b2061b2b70;  1 drivers
v000001b2061b4150_0 .net "b", 0 0, v000001b2061b3e30_0;  1 drivers
v000001b2061b3c50_0 .net "not_a", 0 0, L_000001b2061b3750;  1 drivers
v000001b2061b3250_0 .net "not_a__AND__b", 0 0, L_000001b2061b34d0;  1 drivers
v000001b2061b46f0_0 .net "not_b", 0 0, L_000001b2061b3b10;  1 drivers
v000001b2061b3cf0_0 .net "o", 0 0, L_000001b2061b3ed0;  alias, 1 drivers
L_000001b2061b43d0 .part L_000001b2061b48b8, 0, 1;
L_000001b2061b2a30 .part L_000001b2061b4900, 0, 1;
L_000001b2061b40b0 .part L_000001b2061b4948, 0, 1;
L_000001b2061b3070 .part L_000001b2061b4990, 0, 1;
L_000001b2061b31b0 .part L_000001b2061b49d8, 0, 1;
L_000001b2061b2f30 .part L_000001b2061b4a20, 0, 1;
L_000001b2061b2fd0 .part L_000001b2061b4a68, 0, 1;
S_000001b20629e810 .scope module, "final_mux" "mux" 4 55, 4 5 0, S_000001b20629e680;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "d0";
    .port_info 1 /INPUT 1 "d1";
    .port_info 2 /INPUT 1 "sel";
    .port_info 3 /OUTPUT 1 "y";
v000001b20614dee0_0 .net "d0", 0 0, L_000001b2061b34d0;  alias, 1 drivers
v000001b20614dc60_0 .net "d1", 0 0, L_000001b2061b2fd0;  1 drivers
v000001b20614db20_0 .net "sel", 0 0, L_000001b2061b2b70;  alias, 1 drivers
v000001b20614dbc0_0 .net "y", 0 0, L_000001b2061b3ed0;  alias, 1 drivers
L_000001b2061b3ed0 .functor MUXZ 1, L_000001b2061b34d0, L_000001b2061b2fd0, L_000001b2061b2b70, C4<>;
S_000001b206151e60 .scope module, "mux_a__AND__not_b" "mux" 4 40, 4 5 0, S_000001b20629e680;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "d0";
    .port_info 1 /INPUT 1 "d1";
    .port_info 2 /INPUT 1 "sel";
    .port_info 3 /OUTPUT 1 "y";
v000001b20614d800_0 .net "d0", 0 0, L_000001b2061b31b0;  1 drivers
v000001b20614d260_0 .net "d1", 0 0, L_000001b2061b3b10;  alias, 1 drivers
v000001b20614d9e0_0 .net "sel", 0 0, v000001b2061b36b0_0;  alias, 1 drivers
v000001b20614d8a0_0 .net "y", 0 0, L_000001b2061b2b70;  alias, 1 drivers
L_000001b2061b2b70 .functor MUXZ 1, L_000001b2061b31b0, L_000001b2061b3b10, v000001b2061b36b0_0, C4<>;
S_000001b206151ff0 .scope module, "mux_not_a" "mux" 4 24, 4 5 0, S_000001b20629e680;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "d0";
    .port_info 1 /INPUT 1 "d1";
    .port_info 2 /INPUT 1 "sel";
    .port_info 3 /OUTPUT 1 "y";
v000001b20614d940_0 .net "d0", 0 0, L_000001b2061b43d0;  1 drivers
v000001b20614e0c0_0 .net "d1", 0 0, L_000001b2061b2a30;  1 drivers
v000001b20614dd00_0 .net "sel", 0 0, v000001b2061b36b0_0;  alias, 1 drivers
v000001b20614d300_0 .net "y", 0 0, L_000001b2061b3750;  alias, 1 drivers
L_000001b2061b3750 .functor MUXZ 1, L_000001b2061b43d0, L_000001b2061b2a30, v000001b2061b36b0_0, C4<>;
S_000001b206152180 .scope module, "mux_not_a__AND__b" "mux" 4 48, 4 5 0, S_000001b20629e680;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "d0";
    .port_info 1 /INPUT 1 "d1";
    .port_info 2 /INPUT 1 "sel";
    .port_info 3 /OUTPUT 1 "y";
v000001b20614df80_0 .net "d0", 0 0, L_000001b2061b2f30;  1 drivers
v000001b20614da80_0 .net "d1", 0 0, L_000001b2061b3750;  alias, 1 drivers
v000001b20614e160_0 .net "sel", 0 0, v000001b2061b3e30_0;  alias, 1 drivers
v000001b20614de40_0 .net "y", 0 0, L_000001b2061b34d0;  alias, 1 drivers
L_000001b2061b34d0 .functor MUXZ 1, L_000001b2061b2f30, L_000001b2061b3750, v000001b2061b3e30_0, C4<>;
S_000001b206154800 .scope module, "mux_not_b" "mux" 4 32, 4 5 0, S_000001b20629e680;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "d0";
    .port_info 1 /INPUT 1 "d1";
    .port_info 2 /INPUT 1 "sel";
    .port_info 3 /OUTPUT 1 "y";
v000001b20614d760_0 .net "d0", 0 0, L_000001b2061b40b0;  1 drivers
v000001b20614d3a0_0 .net "d1", 0 0, L_000001b2061b3070;  1 drivers
v000001b20614d440_0 .net "sel", 0 0, v000001b2061b3e30_0;  alias, 1 drivers
v000001b20614d4e0_0 .net "y", 0 0, L_000001b2061b3b10;  alias, 1 drivers
L_000001b2061b3b10 .functor MUXZ 1, L_000001b2061b40b0, L_000001b2061b3070, v000001b2061b3e30_0, C4<>;
    .scope S_000001b206155cd0;
T_0 ;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v000001b2061b3890_0, 0, 32;
T_0.0 ;
    %load/vec4 v000001b2061b3890_0;
    %cmpi/s 1, 0, 32;
    %flag_or 5, 4;
    %jmp/0xz T_0.1, 5;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v000001b2061b2990_0, 0, 32;
T_0.2 ;
    %load/vec4 v000001b2061b2990_0;
    %cmpi/s 1, 0, 32;
    %flag_or 5, 4;
    %jmp/0xz T_0.3, 5;
    %load/vec4 v000001b2061b3890_0;
    %pad/s 1;
    %store/vec4 v000001b2061b36b0_0, 0, 1;
    %load/vec4 v000001b2061b2990_0;
    %pad/s 1;
    %store/vec4 v000001b2061b3e30_0, 0, 1;
    %delay 1, 0;
    %load/vec4 v000001b2061b3570_0;
    %load/vec4 v000001b2061b36b0_0;
    %load/vec4 v000001b2061b3e30_0;
    %xor;
    %cmp/ne;
    %jmp/0xz  T_0.4, 6;
    %vpi_call/w 3 22 "$display", "FAIL %s", "01_11_xor_gate_using_mux/testbench.sv" {0 0 0};
    %vpi_func/s 3 23 "$sformatf", "a:%h", v000001b2061b36b0_0 {0 0 0};
    %vpi_func/s 3 23 "$sformatf", "b:%h", v000001b2061b3e30_0 {0 0 0};
    %vpi_func/s 3 23 "$sformatf", "i:%h", v000001b2061b3890_0 {0 0 0};
    %vpi_func/s 3 23 "$sformatf", "j:%h", v000001b2061b2990_0 {0 0 0};
    %vpi_call/w 3 23 "$display", "++ INPUT    => {%s, %s, %s, %s}", S<3,str>, S<2,str>, S<1,str>, S<0,str> {0 0 4};
    %load/vec4 v000001b2061b36b0_0;
    %load/vec4 v000001b2061b3e30_0;
    %xor;
    %vpi_func/s 3 24 "$sformatf", "a^b:%h", S<0,vec4,u1> {1 0 0};
    %vpi_call/w 3 24 "$display", "++ EXPECTED => {%s}", S<0,str> {0 0 1};
    %vpi_func/s 3 25 "$sformatf", "o:%h", v000001b2061b3570_0 {0 0 0};
    %vpi_call/w 3 25 "$display", "++ ACTUAL   => {%s}", S<0,str> {0 0 1};
    %vpi_call/w 3 26 "$finish", 32'sb00000000000000000000000000000001 {0 0 0};
T_0.4 ;
    ; show_stmt_assign_vector: Get l-value for compressed += operand
    %load/vec4 v000001b2061b2990_0;
    %pushi/vec4 1, 0, 32;
    %add;
    %cast2;
    %store/vec4 v000001b2061b2990_0, 0, 32;
    %jmp T_0.2;
T_0.3 ;
    ; show_stmt_assign_vector: Get l-value for compressed += operand
    %load/vec4 v000001b2061b3890_0;
    %pushi/vec4 1, 0, 32;
    %add;
    %cast2;
    %store/vec4 v000001b2061b3890_0, 0, 32;
    %jmp T_0.0;
T_0.1 ;
    %vpi_call/w 3 30 "$display", "PASS %s", "01_11_xor_gate_using_mux/testbench.sv" {0 0 0};
    %vpi_call/w 3 31 "$finish" {0 0 0};
    %end;
    .thread T_0;
# The file index is used to find the file name in the following table.
:file_names 5;
    "N/A";
    "<interactive>";
    "-";
    "01_11_xor_gate_using_mux/testbench.sv";
    "01_11_xor_gate_using_mux/01_11_xor_gate_using_mux.sv";
