import "primitives/core.futil";

component main(lhs: 64, rhs: 64) -> (result: 64) {
  cells {
    adder = std_add(64);
    temp = std_reg(64);
  }
  wires {
    group add {
      adder.left = lhs;
      adder.right = rhs;
      temp.in = adder.out;
      temp.write_en = 1'b1;
      add[done] = temp.done;
    }
    result = temp.out;
  }
  control {
    add;
  }
}


