<dec f='llvm/llvm/include/llvm/CodeGen/MachineRegisterInfo.h' l='871' type='void llvm::MachineRegisterInfo::freezeReservedRegs(const llvm::MachineFunction &amp; )'/>
<doc f='llvm/llvm/include/llvm/CodeGen/MachineRegisterInfo.h' l='857'>//===--------------------------------------------------------------------===//
  // Reserved Register Info
  //===--------------------------------------------------------------------===//
  //
  // The set of reserved registers must be invariant during register
  // allocation.  For example, the target cannot suddenly decide it needs a
  // frame pointer when the register allocator has already used the frame
  // pointer register for something else.
  //
  // These methods can be used by target hooks like hasFP() to avoid changing
  // the reserved register set during register allocation.

  /// freezeReservedRegs - Called by the register allocator to freeze the set
  /// of reserved registers before allocation begins.</doc>
<use f='llvm/llvm/lib/CodeGen/MIRParser/MIRParser.cpp' l='526' u='c' c='_ZN4llvm13MIRParserImpl25initializeMachineFunctionERKNS_4yaml15MachineFunctionERNS_15MachineFunctionE'/>
<use f='llvm/llvm/lib/CodeGen/MachineOutliner.cpp' l='674' u='c' c='_ZN12_GLOBAL__N_115MachineOutliner22createOutlinedFunctionERN4llvm6ModuleERNS1_8outliner16OutlinedFunctionERNS_17InstructionMapperEj'/>
<def f='llvm/llvm/lib/CodeGen/MachineRegisterInfo.cpp' l='507' ll='511' type='void llvm::MachineRegisterInfo::freezeReservedRegs(const llvm::MachineFunction &amp; MF)'/>
<use f='llvm/llvm/lib/CodeGen/RegAllocBase.cpp' l='65' u='c' c='_ZN4llvm12RegAllocBase4initERNS_10VirtRegMapERNS_13LiveIntervalsERNS_13LiveRegMatrixE'/>
<use f='llvm/llvm/lib/CodeGen/RegAllocFast.cpp' l='1498' u='c' c='_ZN12_GLOBAL__N_112RegAllocFast20runOnMachineFunctionERN4llvm15MachineFunctionE'/>
<use f='llvm/llvm/lib/CodeGen/RegAllocPBQP.cpp' l='808' u='c' c='_ZN12_GLOBAL__N_112RegAllocPBQP20runOnMachineFunctionERN4llvm15MachineFunctionE'/>
<use f='llvm/llvm/lib/CodeGen/TargetLoweringBase.cpp' l='2188' u='c' c='_ZNK4llvm18TargetLoweringBase16finalizeLoweringERNS_15MachineFunctionE'/>
<use f='llvm/llvm/lib/Target/AMDGPU/SILowerSGPRSpills.cpp' l='398' u='c' c='_ZN12_GLOBAL__N_117SILowerSGPRSpills20runOnMachineFunctionERN4llvm15MachineFunctionE'/>
<use f='llvm/llvm/lib/Target/AMDGPU/SIPreAllocateWWMRegs.cpp' l='154' u='c' c='_ZN12_GLOBAL__N_120SIPreAllocateWWMRegs11rewriteRegsERN4llvm15MachineFunctionE'/>
<use f='llvm/llvm/tools/llvm-exegesis/lib/Assembler.cpp' l='219' u='c' c='_ZN4llvm8exegesis16assembleToStreamERKNS0_14ExegesisTargetESt10unique_ptrINS_17LLVMTargetMachineESt14default_deleteIS5_EENS_8ArrayRefIjEENS9_INS0_13Re7426203'/>
