

================================================================
== Vitis HLS Report for 'load_graph_Pipeline_VITIS_LOOP_397_1_VITIS_LOOP_398_2'
================================================================
* Date:           Mon Dec 20 19:04:34 2021

* Version:        2021.1 (Build 3247384 on Thu Jun 10 19:36:33 MDT 2021)
* Project:        project_1
* Solution:       solution1 (Vivado IP Flow Target)
* Product family: virtexuplus
* Target device:  xcu280-fsvh2892-2L-e


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+---------+----------+------------+
    |  Clock |  Target | Estimated| Uncertainty|
    +--------+---------+----------+------------+
    |ap_clk  |  4.00 ns|  2.920 ns|     1.08 ns|
    +--------+---------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+----------+----------+-----+-----+---------+
    |  Latency (cycles) |  Latency (absolute) |  Interval | Pipeline|
    |   min   |   max   |    min   |    max   | min | max |   Type  |
    +---------+---------+----------+----------+-----+-----+---------+
    |      174|      174|  0.696 us|  0.696 us|  174|  174|       no|
    +---------+---------+----------+----------+-----+-----+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +-------------------------------------+---------+---------+----------+-----------+-----------+------+----------+
        |                                     |  Latency (cycles) | Iteration|  Initiation Interval  | Trip |          |
        |              Loop Name              |   min   |   max   |  Latency |  achieved |   target  | Count| Pipelined|
        +-------------------------------------+---------+---------+----------+-----------+-----------+------+----------+
        |- VITIS_LOOP_397_1_VITIS_LOOP_398_2  |      172|      172|         3|          1|          1|   171|       yes|
        +-------------------------------------+---------+---------+----------+-----------+-----------+------+----------+



================================================================
== Utilization Estimates
================================================================
* Summary: 
+---------------------+---------+------+---------+---------+-----+
|         Name        | BRAM_18K|  DSP |    FF   |   LUT   | URAM|
+---------------------+---------+------+---------+---------+-----+
|DSP                  |        -|     -|        -|        -|    -|
|Expression           |        -|     -|        0|       74|    -|
|FIFO                 |        -|     -|        -|        -|    -|
|Instance             |        -|     -|        -|        -|    -|
|Memory               |        -|     -|        -|        -|    -|
|Multiplexer          |        -|     -|        -|       63|    -|
|Register             |        -|     -|       33|        -|    -|
+---------------------+---------+------+---------+---------+-----+
|Total                |        0|     0|       33|      137|    0|
+---------------------+---------+------+---------+---------+-----+
|Available SLR        |     1344|  3008|   869120|   434560|  320|
+---------------------+---------+------+---------+---------+-----+
|Utilization SLR (%)  |        0|     0|       ~0|       ~0|    0|
+---------------------+---------+------+---------+---------+-----+
|Available            |     4032|  9024|  2607360|  1303680|  960|
+---------------------+---------+------+---------+---------+-----+
|Utilization (%)      |        0|     0|       ~0|       ~0|    0|
+---------------------+---------+------+---------+---------+-----+

+ Detail: 
    * Instance: 
    N/A

    * DSP: 
    N/A

    * Memory: 
    N/A

    * FIFO: 
    N/A

    * Expression: 
    +----------------------------------+----------+----+---+----+------------+------------+
    |           Variable Name          | Operation| DSP| FF| LUT| Bitwidth P0| Bitwidth P1|
    +----------------------------------+----------+----+---+----+------------+------------+
    |add_ln397_1_fu_306_p2             |         +|   0|  0|  15|           8|           1|
    |add_ln397_fu_333_p2               |         +|   0|  0|  12|           5|           1|
    |add_ln398_fu_390_p2               |         +|   0|  0|  12|           4|           1|
    |ap_block_pp0_stage0_11001         |       and|   0|  0|   2|           1|           1|
    |ap_block_state2_pp0_stage0_iter1  |       and|   0|  0|   2|           1|           1|
    |icmp_ln397_fu_300_p2              |      icmp|   0|  0|  11|           8|           8|
    |icmp_ln398_fu_339_p2              |      icmp|   0|  0|   9|           4|           4|
    |select_ln397_1_fu_353_p3          |    select|   0|  0|   5|           1|           5|
    |select_ln397_fu_345_p3            |    select|   0|  0|   4|           1|           1|
    |ap_enable_pp0                     |       xor|   0|  0|   2|           1|           2|
    +----------------------------------+----------+----+---+----+------------+------------+
    |Total                             |          |   0|  0|  74|          34|          25|
    +----------------------------------+----------+----+---+----+------------+------------+

    * Multiplexer: 
    +--------------------------------------+----+-----------+-----+-----------+
    |                 Name                 | LUT| Input Size| Bits| Total Bits|
    +--------------------------------------+----+-----------+-----+-----------+
    |ap_done_int                           |   9|          2|    1|          2|
    |ap_enable_reg_pp0_iter2               |   9|          2|    1|          2|
    |ap_sig_allocacmp_indvar_flatten_load  |   9|          2|    8|         16|
    |dim_in_fu_102                         |   9|          2|    4|          8|
    |indvar_flatten_fu_110                 |   9|          2|    8|         16|
    |mem_blk_n_R                           |   9|          2|    1|          2|
    |nd_fu_106                             |   9|          2|    5|         10|
    +--------------------------------------+----+-----------+-----+-----------+
    |Total                                 |  63|         14|   28|         56|
    +--------------------------------------+----+-----------+-----+-----------+

    * Register: 
    +----------------------------------+----+----+-----+-----------+
    |               Name               | FF | LUT| Bits| Const Bits|
    +----------------------------------+----+----+-----+-----------+
    |ap_CS_fsm                         |   1|   0|    1|          0|
    |ap_done_reg                       |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter1           |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter2           |   1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter1_reg  |   1|   0|    1|          0|
    |dim_in_fu_102                     |   4|   0|    4|          0|
    |icmp_ln397_reg_432                |   1|   0|    1|          0|
    |indvar_flatten_fu_110             |   8|   0|    8|          0|
    |nd_fu_106                         |   5|   0|    5|          0|
    |trunc_ln740_reg_436               |  10|   0|   10|          0|
    +----------------------------------+----+----+-----+-----------+
    |Total                             |  33|   0|   33|          0|
    +----------------------------------+----+----+-----+-----------+



================================================================
== Interface
================================================================
* Summary: 
+--------------------------------------------------+-----+-----+------------+-------------------------------------------------------+--------------+
|                     RTL Ports                    | Dir | Bits|  Protocol  |                     Source Object                     |    C Type    |
+--------------------------------------------------+-----+-----+------------+-------------------------------------------------------+--------------+
|ap_clk                                            |   in|    1|  ap_ctrl_hs|  load_graph_Pipeline_VITIS_LOOP_397_1_VITIS_LOOP_398_2|  return value|
|ap_rst                                            |   in|    1|  ap_ctrl_hs|  load_graph_Pipeline_VITIS_LOOP_397_1_VITIS_LOOP_398_2|  return value|
|ap_start                                          |   in|    1|  ap_ctrl_hs|  load_graph_Pipeline_VITIS_LOOP_397_1_VITIS_LOOP_398_2|  return value|
|ap_done                                           |  out|    1|  ap_ctrl_hs|  load_graph_Pipeline_VITIS_LOOP_397_1_VITIS_LOOP_398_2|  return value|
|ap_idle                                           |  out|    1|  ap_ctrl_hs|  load_graph_Pipeline_VITIS_LOOP_397_1_VITIS_LOOP_398_2|  return value|
|ap_ready                                          |  out|    1|  ap_ctrl_hs|  load_graph_Pipeline_VITIS_LOOP_397_1_VITIS_LOOP_398_2|  return value|
|m_axi_mem_AWVALID                                 |  out|    1|       m_axi|                                                    mem|       pointer|
|m_axi_mem_AWREADY                                 |   in|    1|       m_axi|                                                    mem|       pointer|
|m_axi_mem_AWADDR                                  |  out|   64|       m_axi|                                                    mem|       pointer|
|m_axi_mem_AWID                                    |  out|    1|       m_axi|                                                    mem|       pointer|
|m_axi_mem_AWLEN                                   |  out|   32|       m_axi|                                                    mem|       pointer|
|m_axi_mem_AWSIZE                                  |  out|    3|       m_axi|                                                    mem|       pointer|
|m_axi_mem_AWBURST                                 |  out|    2|       m_axi|                                                    mem|       pointer|
|m_axi_mem_AWLOCK                                  |  out|    2|       m_axi|                                                    mem|       pointer|
|m_axi_mem_AWCACHE                                 |  out|    4|       m_axi|                                                    mem|       pointer|
|m_axi_mem_AWPROT                                  |  out|    3|       m_axi|                                                    mem|       pointer|
|m_axi_mem_AWQOS                                   |  out|    4|       m_axi|                                                    mem|       pointer|
|m_axi_mem_AWREGION                                |  out|    4|       m_axi|                                                    mem|       pointer|
|m_axi_mem_AWUSER                                  |  out|    1|       m_axi|                                                    mem|       pointer|
|m_axi_mem_WVALID                                  |  out|    1|       m_axi|                                                    mem|       pointer|
|m_axi_mem_WREADY                                  |   in|    1|       m_axi|                                                    mem|       pointer|
|m_axi_mem_WDATA                                   |  out|   32|       m_axi|                                                    mem|       pointer|
|m_axi_mem_WSTRB                                   |  out|    4|       m_axi|                                                    mem|       pointer|
|m_axi_mem_WLAST                                   |  out|    1|       m_axi|                                                    mem|       pointer|
|m_axi_mem_WID                                     |  out|    1|       m_axi|                                                    mem|       pointer|
|m_axi_mem_WUSER                                   |  out|    1|       m_axi|                                                    mem|       pointer|
|m_axi_mem_ARVALID                                 |  out|    1|       m_axi|                                                    mem|       pointer|
|m_axi_mem_ARREADY                                 |   in|    1|       m_axi|                                                    mem|       pointer|
|m_axi_mem_ARADDR                                  |  out|   64|       m_axi|                                                    mem|       pointer|
|m_axi_mem_ARID                                    |  out|    1|       m_axi|                                                    mem|       pointer|
|m_axi_mem_ARLEN                                   |  out|   32|       m_axi|                                                    mem|       pointer|
|m_axi_mem_ARSIZE                                  |  out|    3|       m_axi|                                                    mem|       pointer|
|m_axi_mem_ARBURST                                 |  out|    2|       m_axi|                                                    mem|       pointer|
|m_axi_mem_ARLOCK                                  |  out|    2|       m_axi|                                                    mem|       pointer|
|m_axi_mem_ARCACHE                                 |  out|    4|       m_axi|                                                    mem|       pointer|
|m_axi_mem_ARPROT                                  |  out|    3|       m_axi|                                                    mem|       pointer|
|m_axi_mem_ARQOS                                   |  out|    4|       m_axi|                                                    mem|       pointer|
|m_axi_mem_ARREGION                                |  out|    4|       m_axi|                                                    mem|       pointer|
|m_axi_mem_ARUSER                                  |  out|    1|       m_axi|                                                    mem|       pointer|
|m_axi_mem_RVALID                                  |   in|    1|       m_axi|                                                    mem|       pointer|
|m_axi_mem_RREADY                                  |  out|    1|       m_axi|                                                    mem|       pointer|
|m_axi_mem_RDATA                                   |   in|   32|       m_axi|                                                    mem|       pointer|
|m_axi_mem_RLAST                                   |   in|    1|       m_axi|                                                    mem|       pointer|
|m_axi_mem_RID                                     |   in|    1|       m_axi|                                                    mem|       pointer|
|m_axi_mem_RUSER                                   |   in|    1|       m_axi|                                                    mem|       pointer|
|m_axi_mem_RRESP                                   |   in|    2|       m_axi|                                                    mem|       pointer|
|m_axi_mem_BVALID                                  |   in|    1|       m_axi|                                                    mem|       pointer|
|m_axi_mem_BREADY                                  |  out|    1|       m_axi|                                                    mem|       pointer|
|m_axi_mem_BRESP                                   |   in|    2|       m_axi|                                                    mem|       pointer|
|m_axi_mem_BID                                     |   in|    1|       m_axi|                                                    mem|       pointer|
|m_axi_mem_BUSER                                   |   in|    1|       m_axi|                                                    mem|       pointer|
|sext_ln397                                        |   in|   62|     ap_none|                                             sext_ln397|        scalar|
|out_nodes_features_skip_concat_bias_V_0_address1  |  out|    7|   ap_memory|                out_nodes_features_skip_concat_bias_V_0|         array|
|out_nodes_features_skip_concat_bias_V_0_ce1       |  out|    1|   ap_memory|                out_nodes_features_skip_concat_bias_V_0|         array|
|out_nodes_features_skip_concat_bias_V_0_we1       |  out|    1|   ap_memory|                out_nodes_features_skip_concat_bias_V_0|         array|
|out_nodes_features_skip_concat_bias_V_0_d1        |  out|   28|   ap_memory|                out_nodes_features_skip_concat_bias_V_0|         array|
|out_nodes_features_skip_concat_bias_V_1_address1  |  out|    7|   ap_memory|                out_nodes_features_skip_concat_bias_V_1|         array|
|out_nodes_features_skip_concat_bias_V_1_ce1       |  out|    1|   ap_memory|                out_nodes_features_skip_concat_bias_V_1|         array|
|out_nodes_features_skip_concat_bias_V_1_we1       |  out|    1|   ap_memory|                out_nodes_features_skip_concat_bias_V_1|         array|
|out_nodes_features_skip_concat_bias_V_1_d1        |  out|   28|   ap_memory|                out_nodes_features_skip_concat_bias_V_1|         array|
|out_nodes_features_skip_concat_bias_V_2_address1  |  out|    7|   ap_memory|                out_nodes_features_skip_concat_bias_V_2|         array|
|out_nodes_features_skip_concat_bias_V_2_ce1       |  out|    1|   ap_memory|                out_nodes_features_skip_concat_bias_V_2|         array|
|out_nodes_features_skip_concat_bias_V_2_we1       |  out|    1|   ap_memory|                out_nodes_features_skip_concat_bias_V_2|         array|
|out_nodes_features_skip_concat_bias_V_2_d1        |  out|   28|   ap_memory|                out_nodes_features_skip_concat_bias_V_2|         array|
|out_nodes_features_skip_concat_bias_V_3_address1  |  out|    7|   ap_memory|                out_nodes_features_skip_concat_bias_V_3|         array|
|out_nodes_features_skip_concat_bias_V_3_ce1       |  out|    1|   ap_memory|                out_nodes_features_skip_concat_bias_V_3|         array|
|out_nodes_features_skip_concat_bias_V_3_we1       |  out|    1|   ap_memory|                out_nodes_features_skip_concat_bias_V_3|         array|
|out_nodes_features_skip_concat_bias_V_3_d1        |  out|   28|   ap_memory|                out_nodes_features_skip_concat_bias_V_3|         array|
|out_nodes_features_skip_concat_bias_V_4_address1  |  out|    7|   ap_memory|                out_nodes_features_skip_concat_bias_V_4|         array|
|out_nodes_features_skip_concat_bias_V_4_ce1       |  out|    1|   ap_memory|                out_nodes_features_skip_concat_bias_V_4|         array|
|out_nodes_features_skip_concat_bias_V_4_we1       |  out|    1|   ap_memory|                out_nodes_features_skip_concat_bias_V_4|         array|
|out_nodes_features_skip_concat_bias_V_4_d1        |  out|   28|   ap_memory|                out_nodes_features_skip_concat_bias_V_4|         array|
|out_nodes_features_skip_concat_bias_V_5_address1  |  out|    7|   ap_memory|                out_nodes_features_skip_concat_bias_V_5|         array|
|out_nodes_features_skip_concat_bias_V_5_ce1       |  out|    1|   ap_memory|                out_nodes_features_skip_concat_bias_V_5|         array|
|out_nodes_features_skip_concat_bias_V_5_we1       |  out|    1|   ap_memory|                out_nodes_features_skip_concat_bias_V_5|         array|
|out_nodes_features_skip_concat_bias_V_5_d1        |  out|   28|   ap_memory|                out_nodes_features_skip_concat_bias_V_5|         array|
|out_nodes_features_skip_concat_bias_V_6_address1  |  out|    7|   ap_memory|                out_nodes_features_skip_concat_bias_V_6|         array|
|out_nodes_features_skip_concat_bias_V_6_ce1       |  out|    1|   ap_memory|                out_nodes_features_skip_concat_bias_V_6|         array|
|out_nodes_features_skip_concat_bias_V_6_we1       |  out|    1|   ap_memory|                out_nodes_features_skip_concat_bias_V_6|         array|
|out_nodes_features_skip_concat_bias_V_6_d1        |  out|   28|   ap_memory|                out_nodes_features_skip_concat_bias_V_6|         array|
|out_nodes_features_skip_concat_bias_V_7_address1  |  out|    7|   ap_memory|                out_nodes_features_skip_concat_bias_V_7|         array|
|out_nodes_features_skip_concat_bias_V_7_ce1       |  out|    1|   ap_memory|                out_nodes_features_skip_concat_bias_V_7|         array|
|out_nodes_features_skip_concat_bias_V_7_we1       |  out|    1|   ap_memory|                out_nodes_features_skip_concat_bias_V_7|         array|
|out_nodes_features_skip_concat_bias_V_7_d1        |  out|   28|   ap_memory|                out_nodes_features_skip_concat_bias_V_7|         array|
|out_nodes_features_skip_concat_bias_V_8_address1  |  out|    7|   ap_memory|                out_nodes_features_skip_concat_bias_V_8|         array|
|out_nodes_features_skip_concat_bias_V_8_ce1       |  out|    1|   ap_memory|                out_nodes_features_skip_concat_bias_V_8|         array|
|out_nodes_features_skip_concat_bias_V_8_we1       |  out|    1|   ap_memory|                out_nodes_features_skip_concat_bias_V_8|         array|
|out_nodes_features_skip_concat_bias_V_8_d1        |  out|   28|   ap_memory|                out_nodes_features_skip_concat_bias_V_8|         array|
+--------------------------------------------------+-----+-----+------------+-------------------------------------------------------+--------------+

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 0
ResetActiveHigh: 1
IsCombinational: 2
IsDatapathOnly: 2
HasWiredReturn: 1
HasMFsm: 2
HasVarLatency: 1
IsPipeline: 0
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0

+ Individual pipeline summary: 
  * Pipeline-0: initiation interval (II) = 1, depth = 3


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 3
* Pipeline : 1
  Pipeline-0 : II = 1, D = 3, States = { 1 2 3 }
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 2 
2 --> 3 
3 --> 

* FSM state operations: 

State 1 <SV = 0> <Delay = 1.09>
ST_1 : Operation 6 [1/1] (0.00ns)   --->   "%dim_in = alloca i32 1"   --->   Operation 6 'alloca' 'dim_in' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 7 [1/1] (0.00ns)   --->   "%nd = alloca i32 1"   --->   Operation 7 'alloca' 'nd' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 8 [1/1] (0.00ns)   --->   "%indvar_flatten = alloca i32 1"   --->   Operation 8 'alloca' 'indvar_flatten' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 9 [1/1] (0.00ns)   --->   "%sext_ln397_read = read i62 @_ssdm_op_Read.ap_auto.i62, i62 %sext_ln397"   --->   Operation 9 'read' 'sext_ln397_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 10 [1/1] (0.00ns)   --->   "%sext_ln397_cast = sext i62 %sext_ln397_read"   --->   Operation 10 'sext' 'sext_ln397_cast' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 11 [1/1] (0.00ns)   --->   "%specmemcore_ln0 = specmemcore void @_ssdm_op_SpecMemCore, i28 %out_nodes_features_skip_concat_bias_V_8, i64 666, i64 22, i64 18446744073709551615"   --->   Operation 11 'specmemcore' 'specmemcore_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 12 [1/1] (0.00ns)   --->   "%specmemcore_ln0 = specmemcore void @_ssdm_op_SpecMemCore, i28 %out_nodes_features_skip_concat_bias_V_7, i64 666, i64 22, i64 18446744073709551615"   --->   Operation 12 'specmemcore' 'specmemcore_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 13 [1/1] (0.00ns)   --->   "%specmemcore_ln0 = specmemcore void @_ssdm_op_SpecMemCore, i28 %out_nodes_features_skip_concat_bias_V_6, i64 666, i64 22, i64 18446744073709551615"   --->   Operation 13 'specmemcore' 'specmemcore_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 14 [1/1] (0.00ns)   --->   "%specmemcore_ln0 = specmemcore void @_ssdm_op_SpecMemCore, i28 %out_nodes_features_skip_concat_bias_V_5, i64 666, i64 22, i64 18446744073709551615"   --->   Operation 14 'specmemcore' 'specmemcore_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 15 [1/1] (0.00ns)   --->   "%specmemcore_ln0 = specmemcore void @_ssdm_op_SpecMemCore, i28 %out_nodes_features_skip_concat_bias_V_4, i64 666, i64 22, i64 18446744073709551615"   --->   Operation 15 'specmemcore' 'specmemcore_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 16 [1/1] (0.00ns)   --->   "%specmemcore_ln0 = specmemcore void @_ssdm_op_SpecMemCore, i28 %out_nodes_features_skip_concat_bias_V_3, i64 666, i64 22, i64 18446744073709551615"   --->   Operation 16 'specmemcore' 'specmemcore_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 17 [1/1] (0.00ns)   --->   "%specmemcore_ln0 = specmemcore void @_ssdm_op_SpecMemCore, i28 %out_nodes_features_skip_concat_bias_V_2, i64 666, i64 22, i64 18446744073709551615"   --->   Operation 17 'specmemcore' 'specmemcore_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 18 [1/1] (0.00ns)   --->   "%specmemcore_ln0 = specmemcore void @_ssdm_op_SpecMemCore, i28 %out_nodes_features_skip_concat_bias_V_1, i64 666, i64 22, i64 18446744073709551615"   --->   Operation 18 'specmemcore' 'specmemcore_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 19 [1/1] (0.00ns)   --->   "%specmemcore_ln0 = specmemcore void @_ssdm_op_SpecMemCore, i28 %out_nodes_features_skip_concat_bias_V_0, i64 666, i64 22, i64 18446744073709551615"   --->   Operation 19 'specmemcore' 'specmemcore_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 20 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %mem, void @empty_23, i32 0, i32 0, void @empty_24, i32 0, i32 100000, void @empty_3, void @empty_4, void @empty_24, i32 16, i32 16, i32 16, i32 16, void @empty_24, void @empty_24"   --->   Operation 20 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 21 [1/1] (0.38ns)   --->   "%store_ln0 = store i8 0, i8 %indvar_flatten"   --->   Operation 21 'store' 'store_ln0' <Predicate = true> <Delay = 0.38>
ST_1 : Operation 22 [1/1] (0.38ns)   --->   "%store_ln0 = store i5 0, i5 %nd"   --->   Operation 22 'store' 'store_ln0' <Predicate = true> <Delay = 0.38>
ST_1 : Operation 23 [1/1] (0.38ns)   --->   "%store_ln0 = store i4 0, i4 %dim_in"   --->   Operation 23 'store' 'store_ln0' <Predicate = true> <Delay = 0.38>
ST_1 : Operation 24 [1/1] (0.00ns)   --->   "%br_ln0 = br void"   --->   Operation 24 'br' 'br_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 25 [1/1] (0.00ns)   --->   "%indvar_flatten_load = load i8 %indvar_flatten" [GAT_compute.cpp:397]   --->   Operation 25 'load' 'indvar_flatten_load' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 26 [1/1] (0.58ns)   --->   "%icmp_ln397 = icmp_eq  i8 %indvar_flatten_load, i8 171" [GAT_compute.cpp:397]   --->   Operation 26 'icmp' 'icmp_ln397' <Predicate = true> <Delay = 0.58> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.65> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 27 [1/1] (0.70ns)   --->   "%add_ln397_1 = add i8 %indvar_flatten_load, i8 1" [GAT_compute.cpp:397]   --->   Operation 27 'add' 'add_ln397_1' <Predicate = true> <Delay = 0.70> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.70> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 28 [1/1] (0.00ns)   --->   "%br_ln397 = br i1 %icmp_ln397, void %.split5, void %.exitStub" [GAT_compute.cpp:397]   --->   Operation 28 'br' 'br_ln397' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 29 [1/1] (0.38ns)   --->   "%store_ln397 = store i8 %add_ln397_1, i8 %indvar_flatten" [GAT_compute.cpp:397]   --->   Operation 29 'store' 'store_ln397' <Predicate = (!icmp_ln397)> <Delay = 0.38>

State 2 <SV = 1> <Delay = 2.92>
ST_2 : Operation 30 [1/1] (0.00ns)   --->   "%mem_addr = getelementptr i32 %mem, i64 %sext_ln397_cast" [GAT_compute.cpp:397]   --->   Operation 30 'getelementptr' 'mem_addr' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 31 [1/1] (0.00ns)   --->   "%specpipeline_ln0 = specpipeline void @_ssdm_op_SpecPipeline, i32 4294967295, i32 0, i32 1, i32 0, void @p_str"   --->   Operation 31 'specpipeline' 'specpipeline_ln0' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 32 [1/1] (2.92ns)   --->   "%tmp = read i32 @_ssdm_op_Read.m_axi.p1i32, i64 %mem_addr" [GAT_compute.cpp:399]   --->   Operation 32 'read' 'tmp' <Predicate = (!icmp_ln397)> <Delay = 2.92> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_2 : Operation 33 [1/1] (0.00ns)   --->   "%trunc_ln740 = trunc i32 %tmp"   --->   Operation 33 'trunc' 'trunc_ln740' <Predicate = (!icmp_ln397)> <Delay = 0.00>
ST_2 : Operation 78 [1/1] (0.00ns)   --->   "%ret_ln0 = ret"   --->   Operation 78 'ret' 'ret_ln0' <Predicate = (icmp_ln397)> <Delay = 0.00>

State 3 <SV = 2> <Delay = 2.20>
ST_3 : Operation 34 [1/1] (0.00ns)   --->   "%dim_in_load = load i4 %dim_in" [GAT_compute.cpp:398]   --->   Operation 34 'load' 'dim_in_load' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 35 [1/1] (0.00ns)   --->   "%nd_load = load i5 %nd" [GAT_compute.cpp:397]   --->   Operation 35 'load' 'nd_load' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 36 [1/1] (0.70ns)   --->   "%add_ln397 = add i5 %nd_load, i5 1" [GAT_compute.cpp:397]   --->   Operation 36 'add' 'add_ln397' <Predicate = true> <Delay = 0.70> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.70> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 37 [1/1] (0.00ns)   --->   "%specloopname_ln0 = specloopname void @_ssdm_op_SpecLoopName, void @VITIS_LOOP_397_1_VITIS_LOOP_398_2_str"   --->   Operation 37 'specloopname' 'specloopname_ln0' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 38 [1/1] (0.00ns)   --->   "%empty = speclooptripcount i32 @_ssdm_op_SpecLoopTripCount, i64 171, i64 171, i64 171"   --->   Operation 38 'speclooptripcount' 'empty' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 39 [1/1] (0.65ns)   --->   "%icmp_ln398 = icmp_eq  i4 %dim_in_load, i4 9" [GAT_compute.cpp:398]   --->   Operation 39 'icmp' 'icmp_ln398' <Predicate = true> <Delay = 0.65> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.65> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 40 [1/1] (0.35ns)   --->   "%select_ln397 = select i1 %icmp_ln398, i4 0, i4 %dim_in_load" [GAT_compute.cpp:397]   --->   Operation 40 'select' 'select_ln397' <Predicate = true> <Delay = 0.35> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.35> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_3 : Operation 41 [1/1] (0.27ns)   --->   "%select_ln397_1 = select i1 %icmp_ln398, i5 %add_ln397, i5 %nd_load" [GAT_compute.cpp:397]   --->   Operation 41 'select' 'select_ln397_1' <Predicate = true> <Delay = 0.27> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.35> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_3 : Operation 42 [1/1] (0.00ns)   --->   "%zext_ln397 = zext i5 %select_ln397_1" [GAT_compute.cpp:397]   --->   Operation 42 'zext' 'zext_ln397' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 43 [1/1] (0.00ns)   --->   "%specpipeline_ln0 = specpipeline void @_ssdm_op_SpecPipeline, i32 4294967295, i32 0, i32 1, i32 0, void @p_str"   --->   Operation 43 'specpipeline' 'specpipeline_ln0' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 44 [1/1] (0.00ns)   --->   "%specloopname_ln398 = specloopname void @_ssdm_op_SpecLoopName, void @empty_21" [GAT_compute.cpp:398]   --->   Operation 44 'specloopname' 'specloopname_ln398' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 45 [1/1] (0.00ns)   --->   "%shl_ln = bitconcatenate i28 @_ssdm_op_BitConcatenate.i28.i10.i18, i10 %trunc_ln740, i18 0"   --->   Operation 45 'bitconcatenate' 'shl_ln' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 46 [1/1] (0.63ns)   --->   "%switch_ln399 = switch i4 %select_ln397, void %branch8, i4 0, void %branch0, i4 1, void %branch1, i4 2, void %branch2, i4 3, void %branch3, i4 4, void %branch4, i4 5, void %branch5, i4 6, void %branch6, i4 7, void %branch7" [GAT_compute.cpp:399]   --->   Operation 46 'switch' 'switch_ln399' <Predicate = true> <Delay = 0.63>
ST_3 : Operation 47 [1/1] (0.00ns)   --->   "%out_nodes_features_skip_concat_bias_V_7_addr = getelementptr i28 %out_nodes_features_skip_concat_bias_V_7, i64 0, i64 %zext_ln397" [GAT_compute.cpp:399]   --->   Operation 47 'getelementptr' 'out_nodes_features_skip_concat_bias_V_7_addr' <Predicate = (select_ln397 == 7)> <Delay = 0.00>
ST_3 : Operation 48 [1/1] (1.19ns)   --->   "%store_ln399 = store i28 %shl_ln, i7 %out_nodes_features_skip_concat_bias_V_7_addr" [GAT_compute.cpp:399]   --->   Operation 48 'store' 'store_ln399' <Predicate = (select_ln397 == 7)> <Delay = 1.19> <CoreInst = "RAM_2P_BRAM">   --->   Core 94 'RAM_2P_BRAM' <Latency = 1> <II = 1> <Delay = 1.19> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 28> <Depth = 100> <RAM>
ST_3 : Operation 49 [1/1] (0.00ns)   --->   "%br_ln399 = br void %.split364" [GAT_compute.cpp:399]   --->   Operation 49 'br' 'br_ln399' <Predicate = (select_ln397 == 7)> <Delay = 0.00>
ST_3 : Operation 50 [1/1] (0.00ns)   --->   "%out_nodes_features_skip_concat_bias_V_6_addr = getelementptr i28 %out_nodes_features_skip_concat_bias_V_6, i64 0, i64 %zext_ln397" [GAT_compute.cpp:399]   --->   Operation 50 'getelementptr' 'out_nodes_features_skip_concat_bias_V_6_addr' <Predicate = (select_ln397 == 6)> <Delay = 0.00>
ST_3 : Operation 51 [1/1] (1.19ns)   --->   "%store_ln399 = store i28 %shl_ln, i7 %out_nodes_features_skip_concat_bias_V_6_addr" [GAT_compute.cpp:399]   --->   Operation 51 'store' 'store_ln399' <Predicate = (select_ln397 == 6)> <Delay = 1.19> <CoreInst = "RAM_2P_BRAM">   --->   Core 94 'RAM_2P_BRAM' <Latency = 1> <II = 1> <Delay = 1.19> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 28> <Depth = 100> <RAM>
ST_3 : Operation 52 [1/1] (0.00ns)   --->   "%br_ln399 = br void %.split364" [GAT_compute.cpp:399]   --->   Operation 52 'br' 'br_ln399' <Predicate = (select_ln397 == 6)> <Delay = 0.00>
ST_3 : Operation 53 [1/1] (0.00ns)   --->   "%out_nodes_features_skip_concat_bias_V_5_addr = getelementptr i28 %out_nodes_features_skip_concat_bias_V_5, i64 0, i64 %zext_ln397" [GAT_compute.cpp:399]   --->   Operation 53 'getelementptr' 'out_nodes_features_skip_concat_bias_V_5_addr' <Predicate = (select_ln397 == 5)> <Delay = 0.00>
ST_3 : Operation 54 [1/1] (1.19ns)   --->   "%store_ln399 = store i28 %shl_ln, i7 %out_nodes_features_skip_concat_bias_V_5_addr" [GAT_compute.cpp:399]   --->   Operation 54 'store' 'store_ln399' <Predicate = (select_ln397 == 5)> <Delay = 1.19> <CoreInst = "RAM_2P_BRAM">   --->   Core 94 'RAM_2P_BRAM' <Latency = 1> <II = 1> <Delay = 1.19> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 28> <Depth = 100> <RAM>
ST_3 : Operation 55 [1/1] (0.00ns)   --->   "%br_ln399 = br void %.split364" [GAT_compute.cpp:399]   --->   Operation 55 'br' 'br_ln399' <Predicate = (select_ln397 == 5)> <Delay = 0.00>
ST_3 : Operation 56 [1/1] (0.00ns)   --->   "%out_nodes_features_skip_concat_bias_V_4_addr = getelementptr i28 %out_nodes_features_skip_concat_bias_V_4, i64 0, i64 %zext_ln397" [GAT_compute.cpp:399]   --->   Operation 56 'getelementptr' 'out_nodes_features_skip_concat_bias_V_4_addr' <Predicate = (select_ln397 == 4)> <Delay = 0.00>
ST_3 : Operation 57 [1/1] (1.19ns)   --->   "%store_ln399 = store i28 %shl_ln, i7 %out_nodes_features_skip_concat_bias_V_4_addr" [GAT_compute.cpp:399]   --->   Operation 57 'store' 'store_ln399' <Predicate = (select_ln397 == 4)> <Delay = 1.19> <CoreInst = "RAM_2P_BRAM">   --->   Core 94 'RAM_2P_BRAM' <Latency = 1> <II = 1> <Delay = 1.19> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 28> <Depth = 100> <RAM>
ST_3 : Operation 58 [1/1] (0.00ns)   --->   "%br_ln399 = br void %.split364" [GAT_compute.cpp:399]   --->   Operation 58 'br' 'br_ln399' <Predicate = (select_ln397 == 4)> <Delay = 0.00>
ST_3 : Operation 59 [1/1] (0.00ns)   --->   "%out_nodes_features_skip_concat_bias_V_3_addr = getelementptr i28 %out_nodes_features_skip_concat_bias_V_3, i64 0, i64 %zext_ln397" [GAT_compute.cpp:399]   --->   Operation 59 'getelementptr' 'out_nodes_features_skip_concat_bias_V_3_addr' <Predicate = (select_ln397 == 3)> <Delay = 0.00>
ST_3 : Operation 60 [1/1] (1.19ns)   --->   "%store_ln399 = store i28 %shl_ln, i7 %out_nodes_features_skip_concat_bias_V_3_addr" [GAT_compute.cpp:399]   --->   Operation 60 'store' 'store_ln399' <Predicate = (select_ln397 == 3)> <Delay = 1.19> <CoreInst = "RAM_2P_BRAM">   --->   Core 94 'RAM_2P_BRAM' <Latency = 1> <II = 1> <Delay = 1.19> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 28> <Depth = 100> <RAM>
ST_3 : Operation 61 [1/1] (0.00ns)   --->   "%br_ln399 = br void %.split364" [GAT_compute.cpp:399]   --->   Operation 61 'br' 'br_ln399' <Predicate = (select_ln397 == 3)> <Delay = 0.00>
ST_3 : Operation 62 [1/1] (0.00ns)   --->   "%out_nodes_features_skip_concat_bias_V_2_addr = getelementptr i28 %out_nodes_features_skip_concat_bias_V_2, i64 0, i64 %zext_ln397" [GAT_compute.cpp:399]   --->   Operation 62 'getelementptr' 'out_nodes_features_skip_concat_bias_V_2_addr' <Predicate = (select_ln397 == 2)> <Delay = 0.00>
ST_3 : Operation 63 [1/1] (1.19ns)   --->   "%store_ln399 = store i28 %shl_ln, i7 %out_nodes_features_skip_concat_bias_V_2_addr" [GAT_compute.cpp:399]   --->   Operation 63 'store' 'store_ln399' <Predicate = (select_ln397 == 2)> <Delay = 1.19> <CoreInst = "RAM_2P_BRAM">   --->   Core 94 'RAM_2P_BRAM' <Latency = 1> <II = 1> <Delay = 1.19> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 28> <Depth = 100> <RAM>
ST_3 : Operation 64 [1/1] (0.00ns)   --->   "%br_ln399 = br void %.split364" [GAT_compute.cpp:399]   --->   Operation 64 'br' 'br_ln399' <Predicate = (select_ln397 == 2)> <Delay = 0.00>
ST_3 : Operation 65 [1/1] (0.00ns)   --->   "%out_nodes_features_skip_concat_bias_V_1_addr = getelementptr i28 %out_nodes_features_skip_concat_bias_V_1, i64 0, i64 %zext_ln397" [GAT_compute.cpp:399]   --->   Operation 65 'getelementptr' 'out_nodes_features_skip_concat_bias_V_1_addr' <Predicate = (select_ln397 == 1)> <Delay = 0.00>
ST_3 : Operation 66 [1/1] (1.19ns)   --->   "%store_ln399 = store i28 %shl_ln, i7 %out_nodes_features_skip_concat_bias_V_1_addr" [GAT_compute.cpp:399]   --->   Operation 66 'store' 'store_ln399' <Predicate = (select_ln397 == 1)> <Delay = 1.19> <CoreInst = "RAM_2P_BRAM">   --->   Core 94 'RAM_2P_BRAM' <Latency = 1> <II = 1> <Delay = 1.19> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 28> <Depth = 100> <RAM>
ST_3 : Operation 67 [1/1] (0.00ns)   --->   "%br_ln399 = br void %.split364" [GAT_compute.cpp:399]   --->   Operation 67 'br' 'br_ln399' <Predicate = (select_ln397 == 1)> <Delay = 0.00>
ST_3 : Operation 68 [1/1] (0.00ns)   --->   "%out_nodes_features_skip_concat_bias_V_0_addr = getelementptr i28 %out_nodes_features_skip_concat_bias_V_0, i64 0, i64 %zext_ln397" [GAT_compute.cpp:399]   --->   Operation 68 'getelementptr' 'out_nodes_features_skip_concat_bias_V_0_addr' <Predicate = (select_ln397 == 0)> <Delay = 0.00>
ST_3 : Operation 69 [1/1] (1.19ns)   --->   "%store_ln399 = store i28 %shl_ln, i7 %out_nodes_features_skip_concat_bias_V_0_addr" [GAT_compute.cpp:399]   --->   Operation 69 'store' 'store_ln399' <Predicate = (select_ln397 == 0)> <Delay = 1.19> <CoreInst = "RAM_2P_BRAM">   --->   Core 94 'RAM_2P_BRAM' <Latency = 1> <II = 1> <Delay = 1.19> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 28> <Depth = 100> <RAM>
ST_3 : Operation 70 [1/1] (0.00ns)   --->   "%br_ln399 = br void %.split364" [GAT_compute.cpp:399]   --->   Operation 70 'br' 'br_ln399' <Predicate = (select_ln397 == 0)> <Delay = 0.00>
ST_3 : Operation 71 [1/1] (0.00ns)   --->   "%out_nodes_features_skip_concat_bias_V_8_addr = getelementptr i28 %out_nodes_features_skip_concat_bias_V_8, i64 0, i64 %zext_ln397" [GAT_compute.cpp:399]   --->   Operation 71 'getelementptr' 'out_nodes_features_skip_concat_bias_V_8_addr' <Predicate = (select_ln397 != 0 & select_ln397 != 1 & select_ln397 != 2 & select_ln397 != 3 & select_ln397 != 4 & select_ln397 != 5 & select_ln397 != 6 & select_ln397 != 7)> <Delay = 0.00>
ST_3 : Operation 72 [1/1] (1.19ns)   --->   "%store_ln399 = store i28 %shl_ln, i7 %out_nodes_features_skip_concat_bias_V_8_addr" [GAT_compute.cpp:399]   --->   Operation 72 'store' 'store_ln399' <Predicate = (select_ln397 != 0 & select_ln397 != 1 & select_ln397 != 2 & select_ln397 != 3 & select_ln397 != 4 & select_ln397 != 5 & select_ln397 != 6 & select_ln397 != 7)> <Delay = 1.19> <CoreInst = "RAM_2P_BRAM">   --->   Core 94 'RAM_2P_BRAM' <Latency = 1> <II = 1> <Delay = 1.19> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 28> <Depth = 100> <RAM>
ST_3 : Operation 73 [1/1] (0.00ns)   --->   "%br_ln399 = br void %.split364" [GAT_compute.cpp:399]   --->   Operation 73 'br' 'br_ln399' <Predicate = (select_ln397 != 0 & select_ln397 != 1 & select_ln397 != 2 & select_ln397 != 3 & select_ln397 != 4 & select_ln397 != 5 & select_ln397 != 6 & select_ln397 != 7)> <Delay = 0.00>
ST_3 : Operation 74 [1/1] (0.70ns)   --->   "%add_ln398 = add i4 %select_ln397, i4 1" [GAT_compute.cpp:398]   --->   Operation 74 'add' 'add_ln398' <Predicate = true> <Delay = 0.70> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.70> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 75 [1/1] (0.38ns)   --->   "%store_ln397 = store i5 %select_ln397_1, i5 %nd" [GAT_compute.cpp:397]   --->   Operation 75 'store' 'store_ln397' <Predicate = true> <Delay = 0.38>
ST_3 : Operation 76 [1/1] (0.38ns)   --->   "%store_ln398 = store i4 %add_ln398, i4 %dim_in" [GAT_compute.cpp:398]   --->   Operation 76 'store' 'store_ln398' <Predicate = true> <Delay = 0.38>
ST_3 : Operation 77 [1/1] (0.00ns)   --->   "%br_ln0 = br void"   --->   Operation 77 'br' 'br_ln0' <Predicate = true> <Delay = 0.00>


============================================================
+ Verbose Summary: Binding
============================================================
STG Binding: 
---------------- STG Properties BEGIN ----------------
- Is combinational: 0
- Is one-state seq: 0
- Is datapath-only: 0
- Is pipelined: 0
- Is top level: 0
Port [ Return ] is wired: 1; IO mode=ap_ctrl_hs:ce=0
Port [ mem]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=4; pingpong=0; private_global=0; IO mode=m_axi:ce=0
Port [ sext_ln397]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ out_nodes_features_skip_concat_bias_V_0]:  wired=1; compound=1; hidden=0; nouse=0; global=1; static=0; extern=0; dir=1; type=1; pingpong=0; private_global=0; MemPort=[30]; IO mode=ap_memory:ce=0
Port [ out_nodes_features_skip_concat_bias_V_1]:  wired=1; compound=1; hidden=0; nouse=0; global=1; static=0; extern=0; dir=1; type=1; pingpong=0; private_global=0; MemPort=[30]; IO mode=ap_memory:ce=0
Port [ out_nodes_features_skip_concat_bias_V_2]:  wired=1; compound=1; hidden=0; nouse=0; global=1; static=0; extern=0; dir=1; type=1; pingpong=0; private_global=0; MemPort=[30]; IO mode=ap_memory:ce=0
Port [ out_nodes_features_skip_concat_bias_V_3]:  wired=1; compound=1; hidden=0; nouse=0; global=1; static=0; extern=0; dir=1; type=1; pingpong=0; private_global=0; MemPort=[30]; IO mode=ap_memory:ce=0
Port [ out_nodes_features_skip_concat_bias_V_4]:  wired=1; compound=1; hidden=0; nouse=0; global=1; static=0; extern=0; dir=1; type=1; pingpong=0; private_global=0; MemPort=[30]; IO mode=ap_memory:ce=0
Port [ out_nodes_features_skip_concat_bias_V_5]:  wired=1; compound=1; hidden=0; nouse=0; global=1; static=0; extern=0; dir=1; type=1; pingpong=0; private_global=0; MemPort=[30]; IO mode=ap_memory:ce=0
Port [ out_nodes_features_skip_concat_bias_V_6]:  wired=1; compound=1; hidden=0; nouse=0; global=1; static=0; extern=0; dir=1; type=1; pingpong=0; private_global=0; MemPort=[30]; IO mode=ap_memory:ce=0
Port [ out_nodes_features_skip_concat_bias_V_7]:  wired=1; compound=1; hidden=0; nouse=0; global=1; static=0; extern=0; dir=1; type=1; pingpong=0; private_global=0; MemPort=[30]; IO mode=ap_memory:ce=0
Port [ out_nodes_features_skip_concat_bias_V_8]:  wired=1; compound=1; hidden=0; nouse=0; global=1; static=0; extern=0; dir=1; type=1; pingpong=0; private_global=0; MemPort=[30]; IO mode=ap_memory:ce=0
---------------- STG Properties END ------------------

---------------- Datapath Model BEGIN ----------------

<LifeTime>
<method=bitvector/>
dim_in                                       (alloca           ) [ 0111]
nd                                           (alloca           ) [ 0111]
indvar_flatten                               (alloca           ) [ 0100]
sext_ln397_read                              (read             ) [ 0000]
sext_ln397_cast                              (sext             ) [ 0110]
specmemcore_ln0                              (specmemcore      ) [ 0000]
specmemcore_ln0                              (specmemcore      ) [ 0000]
specmemcore_ln0                              (specmemcore      ) [ 0000]
specmemcore_ln0                              (specmemcore      ) [ 0000]
specmemcore_ln0                              (specmemcore      ) [ 0000]
specmemcore_ln0                              (specmemcore      ) [ 0000]
specmemcore_ln0                              (specmemcore      ) [ 0000]
specmemcore_ln0                              (specmemcore      ) [ 0000]
specmemcore_ln0                              (specmemcore      ) [ 0000]
specinterface_ln0                            (specinterface    ) [ 0000]
store_ln0                                    (store            ) [ 0000]
store_ln0                                    (store            ) [ 0000]
store_ln0                                    (store            ) [ 0000]
br_ln0                                       (br               ) [ 0000]
indvar_flatten_load                          (load             ) [ 0000]
icmp_ln397                                   (icmp             ) [ 0110]
add_ln397_1                                  (add              ) [ 0000]
br_ln397                                     (br               ) [ 0000]
store_ln397                                  (store            ) [ 0000]
mem_addr                                     (getelementptr    ) [ 0000]
specpipeline_ln0                             (specpipeline     ) [ 0000]
tmp                                          (read             ) [ 0000]
trunc_ln740                                  (trunc            ) [ 0101]
dim_in_load                                  (load             ) [ 0000]
nd_load                                      (load             ) [ 0000]
add_ln397                                    (add              ) [ 0000]
specloopname_ln0                             (specloopname     ) [ 0000]
empty                                        (speclooptripcount) [ 0000]
icmp_ln398                                   (icmp             ) [ 0000]
select_ln397                                 (select           ) [ 0101]
select_ln397_1                               (select           ) [ 0000]
zext_ln397                                   (zext             ) [ 0000]
specpipeline_ln0                             (specpipeline     ) [ 0000]
specloopname_ln398                           (specloopname     ) [ 0000]
shl_ln                                       (bitconcatenate   ) [ 0000]
switch_ln399                                 (switch           ) [ 0000]
out_nodes_features_skip_concat_bias_V_7_addr (getelementptr    ) [ 0000]
store_ln399                                  (store            ) [ 0000]
br_ln399                                     (br               ) [ 0000]
out_nodes_features_skip_concat_bias_V_6_addr (getelementptr    ) [ 0000]
store_ln399                                  (store            ) [ 0000]
br_ln399                                     (br               ) [ 0000]
out_nodes_features_skip_concat_bias_V_5_addr (getelementptr    ) [ 0000]
store_ln399                                  (store            ) [ 0000]
br_ln399                                     (br               ) [ 0000]
out_nodes_features_skip_concat_bias_V_4_addr (getelementptr    ) [ 0000]
store_ln399                                  (store            ) [ 0000]
br_ln399                                     (br               ) [ 0000]
out_nodes_features_skip_concat_bias_V_3_addr (getelementptr    ) [ 0000]
store_ln399                                  (store            ) [ 0000]
br_ln399                                     (br               ) [ 0000]
out_nodes_features_skip_concat_bias_V_2_addr (getelementptr    ) [ 0000]
store_ln399                                  (store            ) [ 0000]
br_ln399                                     (br               ) [ 0000]
out_nodes_features_skip_concat_bias_V_1_addr (getelementptr    ) [ 0000]
store_ln399                                  (store            ) [ 0000]
br_ln399                                     (br               ) [ 0000]
out_nodes_features_skip_concat_bias_V_0_addr (getelementptr    ) [ 0000]
store_ln399                                  (store            ) [ 0000]
br_ln399                                     (br               ) [ 0000]
out_nodes_features_skip_concat_bias_V_8_addr (getelementptr    ) [ 0000]
store_ln399                                  (store            ) [ 0000]
br_ln399                                     (br               ) [ 0000]
add_ln398                                    (add              ) [ 0000]
store_ln397                                  (store            ) [ 0000]
store_ln398                                  (store            ) [ 0000]
br_ln0                                       (br               ) [ 0000]
ret_ln0                                      (ret              ) [ 0000]
</LifeTime>

<model>

<comp_list>
<comp id="0" class="1000" name="mem">
<pin_list>
<pin id="1" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="mem"/></StgValue>
</bind>
</comp>

<comp id="2" class="1000" name="sext_ln397">
<pin_list>
<pin id="3" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="sext_ln397"/></StgValue>
</bind>
</comp>

<comp id="4" class="1000" name="out_nodes_features_skip_concat_bias_V_0">
<pin_list>
<pin id="5" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="out_nodes_features_skip_concat_bias_V_0"/><MemPortTyVec>3 0 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="6" class="1000" name="out_nodes_features_skip_concat_bias_V_1">
<pin_list>
<pin id="7" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="out_nodes_features_skip_concat_bias_V_1"/><MemPortTyVec>3 0 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="8" class="1000" name="out_nodes_features_skip_concat_bias_V_2">
<pin_list>
<pin id="9" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="out_nodes_features_skip_concat_bias_V_2"/><MemPortTyVec>3 0 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="10" class="1000" name="out_nodes_features_skip_concat_bias_V_3">
<pin_list>
<pin id="11" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="out_nodes_features_skip_concat_bias_V_3"/><MemPortTyVec>3 0 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="12" class="1000" name="out_nodes_features_skip_concat_bias_V_4">
<pin_list>
<pin id="13" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="out_nodes_features_skip_concat_bias_V_4"/><MemPortTyVec>3 0 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="14" class="1000" name="out_nodes_features_skip_concat_bias_V_5">
<pin_list>
<pin id="15" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="out_nodes_features_skip_concat_bias_V_5"/><MemPortTyVec>3 0 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="16" class="1000" name="out_nodes_features_skip_concat_bias_V_6">
<pin_list>
<pin id="17" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="out_nodes_features_skip_concat_bias_V_6"/><MemPortTyVec>3 0 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="18" class="1000" name="out_nodes_features_skip_concat_bias_V_7">
<pin_list>
<pin id="19" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="out_nodes_features_skip_concat_bias_V_7"/><MemPortTyVec>3 0 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="20" class="1000" name="out_nodes_features_skip_concat_bias_V_8">
<pin_list>
<pin id="21" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="out_nodes_features_skip_concat_bias_V_8"/><MemPortTyVec>3 0 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="22" class="1001" name="const_22">
<pin_list>
<pin id="23" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="24" class="1001" name="const_24">
<pin_list>
<pin id="25" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Read.ap_auto.i62"/></StgValue>
</bind>
</comp>

<comp id="26" class="1001" name="const_26">
<pin_list>
<pin id="27" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecMemCore"/></StgValue>
</bind>
</comp>

<comp id="28" class="1001" name="const_28">
<pin_list>
<pin id="29" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="30" class="1001" name="const_30">
<pin_list>
<pin id="31" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="32" class="1001" name="const_32">
<pin_list>
<pin id="33" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="34" class="1001" name="const_34">
<pin_list>
<pin id="35" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecInterface"/></StgValue>
</bind>
</comp>

<comp id="36" class="1001" name="const_36">
<pin_list>
<pin id="37" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_23"/></StgValue>
</bind>
</comp>

<comp id="38" class="1001" name="const_38">
<pin_list>
<pin id="39" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="40" class="1001" name="const_40">
<pin_list>
<pin id="41" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_24"/></StgValue>
</bind>
</comp>

<comp id="42" class="1001" name="const_42">
<pin_list>
<pin id="43" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="44" class="1001" name="const_44">
<pin_list>
<pin id="45" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_3"/></StgValue>
</bind>
</comp>

<comp id="46" class="1001" name="const_46">
<pin_list>
<pin id="47" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_4"/></StgValue>
</bind>
</comp>

<comp id="48" class="1001" name="const_48">
<pin_list>
<pin id="49" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="50" class="1001" name="const_50">
<pin_list>
<pin id="51" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="52" class="1001" name="const_52">
<pin_list>
<pin id="53" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="54" class="1001" name="const_54">
<pin_list>
<pin id="55" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="56" class="1001" name="const_56">
<pin_list>
<pin id="57" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="58" class="1001" name="const_58">
<pin_list>
<pin id="59" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="60" class="1001" name="const_60">
<pin_list>
<pin id="61" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecPipeline"/></StgValue>
</bind>
</comp>

<comp id="62" class="1001" name="const_62">
<pin_list>
<pin id="63" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="64" class="1001" name="const_64">
<pin_list>
<pin id="65" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str"/></StgValue>
</bind>
</comp>

<comp id="66" class="1001" name="const_66">
<pin_list>
<pin id="67" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Read.m_axi.p1i32"/></StgValue>
</bind>
</comp>

<comp id="68" class="1001" name="const_68">
<pin_list>
<pin id="69" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="70" class="1001" name="const_70">
<pin_list>
<pin id="71" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecLoopName"/></StgValue>
</bind>
</comp>

<comp id="72" class="1001" name="const_72">
<pin_list>
<pin id="73" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="VITIS_LOOP_397_1_VITIS_LOOP_398_2_str"/></StgValue>
</bind>
</comp>

<comp id="74" class="1001" name="const_74">
<pin_list>
<pin id="75" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecLoopTripCount"/></StgValue>
</bind>
</comp>

<comp id="76" class="1001" name="const_76">
<pin_list>
<pin id="77" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="78" class="1001" name="const_78">
<pin_list>
<pin id="79" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="80" class="1001" name="const_80">
<pin_list>
<pin id="81" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_21"/></StgValue>
</bind>
</comp>

<comp id="82" class="1001" name="const_82">
<pin_list>
<pin id="83" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitConcatenate.i28.i10.i18"/></StgValue>
</bind>
</comp>

<comp id="84" class="1001" name="const_84">
<pin_list>
<pin id="85" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="86" class="1001" name="const_86">
<pin_list>
<pin id="87" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="88" class="1001" name="const_88">
<pin_list>
<pin id="89" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="90" class="1001" name="const_90">
<pin_list>
<pin id="91" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="92" class="1001" name="const_92">
<pin_list>
<pin id="93" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="94" class="1001" name="const_94">
<pin_list>
<pin id="95" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="96" class="1001" name="const_96">
<pin_list>
<pin id="97" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="98" class="1001" name="const_98">
<pin_list>
<pin id="99" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="100" class="1001" name="const_100">
<pin_list>
<pin id="101" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="102" class="1004" name="dim_in_fu_102">
<pin_list>
<pin id="103" dir="0" index="0" bw="1" slack="0"/>
<pin id="104" dir="1" index="1" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="dim_in/1 "/>
</bind>
</comp>

<comp id="106" class="1004" name="nd_fu_106">
<pin_list>
<pin id="107" dir="0" index="0" bw="1" slack="0"/>
<pin id="108" dir="1" index="1" bw="5" slack="0"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="nd/1 "/>
</bind>
</comp>

<comp id="110" class="1004" name="indvar_flatten_fu_110">
<pin_list>
<pin id="111" dir="0" index="0" bw="1" slack="0"/>
<pin id="112" dir="1" index="1" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="indvar_flatten/1 "/>
</bind>
</comp>

<comp id="114" class="1004" name="sext_ln397_read_read_fu_114">
<pin_list>
<pin id="115" dir="0" index="0" bw="62" slack="0"/>
<pin id="116" dir="0" index="1" bw="62" slack="0"/>
<pin id="117" dir="1" index="2" bw="62" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="sext_ln397_read/1 "/>
</bind>
</comp>

<comp id="120" class="1004" name="tmp_read_fu_120">
<pin_list>
<pin id="121" dir="0" index="0" bw="32" slack="0"/>
<pin id="122" dir="0" index="1" bw="32" slack="0"/>
<pin id="123" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="tmp/2 "/>
</bind>
</comp>

<comp id="125" class="1004" name="out_nodes_features_skip_concat_bias_V_7_addr_gep_fu_125">
<pin_list>
<pin id="126" dir="0" index="0" bw="28" slack="0"/>
<pin id="127" dir="0" index="1" bw="1" slack="0"/>
<pin id="128" dir="0" index="2" bw="5" slack="0"/>
<pin id="129" dir="1" index="3" bw="7" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="out_nodes_features_skip_concat_bias_V_7_addr/3 "/>
</bind>
</comp>

<comp id="132" class="1004" name="store_ln399_access_fu_132">
<pin_list>
<pin id="133" dir="0" index="0" bw="7" slack="2147483647"/>
<pin id="134" dir="0" index="1" bw="28" slack="2147483647"/>
<pin id="135" dir="0" index="2" bw="0" slack="0"/>
<pin id="137" dir="0" index="4" bw="7" slack="0"/>
<pin id="138" dir="0" index="5" bw="28" slack="2147483647"/>
<pin id="139" dir="0" index="6" bw="0" slack="2147483647"/>
<pin id="136" dir="1" index="3" bw="28" slack="2147483647"/>
<pin id="140" dir="1" index="7" bw="28" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln399/3 "/>
</bind>
</comp>

<comp id="142" class="1004" name="out_nodes_features_skip_concat_bias_V_6_addr_gep_fu_142">
<pin_list>
<pin id="143" dir="0" index="0" bw="28" slack="0"/>
<pin id="144" dir="0" index="1" bw="1" slack="0"/>
<pin id="145" dir="0" index="2" bw="5" slack="0"/>
<pin id="146" dir="1" index="3" bw="7" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="out_nodes_features_skip_concat_bias_V_6_addr/3 "/>
</bind>
</comp>

<comp id="149" class="1004" name="store_ln399_access_fu_149">
<pin_list>
<pin id="150" dir="0" index="0" bw="7" slack="2147483647"/>
<pin id="151" dir="0" index="1" bw="28" slack="2147483647"/>
<pin id="152" dir="0" index="2" bw="0" slack="0"/>
<pin id="154" dir="0" index="4" bw="7" slack="0"/>
<pin id="155" dir="0" index="5" bw="28" slack="2147483647"/>
<pin id="156" dir="0" index="6" bw="0" slack="2147483647"/>
<pin id="153" dir="1" index="3" bw="28" slack="2147483647"/>
<pin id="157" dir="1" index="7" bw="28" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln399/3 "/>
</bind>
</comp>

<comp id="159" class="1004" name="out_nodes_features_skip_concat_bias_V_5_addr_gep_fu_159">
<pin_list>
<pin id="160" dir="0" index="0" bw="28" slack="0"/>
<pin id="161" dir="0" index="1" bw="1" slack="0"/>
<pin id="162" dir="0" index="2" bw="5" slack="0"/>
<pin id="163" dir="1" index="3" bw="7" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="out_nodes_features_skip_concat_bias_V_5_addr/3 "/>
</bind>
</comp>

<comp id="166" class="1004" name="store_ln399_access_fu_166">
<pin_list>
<pin id="167" dir="0" index="0" bw="7" slack="2147483647"/>
<pin id="168" dir="0" index="1" bw="28" slack="2147483647"/>
<pin id="169" dir="0" index="2" bw="0" slack="0"/>
<pin id="171" dir="0" index="4" bw="7" slack="0"/>
<pin id="172" dir="0" index="5" bw="28" slack="2147483647"/>
<pin id="173" dir="0" index="6" bw="0" slack="2147483647"/>
<pin id="170" dir="1" index="3" bw="28" slack="2147483647"/>
<pin id="174" dir="1" index="7" bw="28" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln399/3 "/>
</bind>
</comp>

<comp id="176" class="1004" name="out_nodes_features_skip_concat_bias_V_4_addr_gep_fu_176">
<pin_list>
<pin id="177" dir="0" index="0" bw="28" slack="0"/>
<pin id="178" dir="0" index="1" bw="1" slack="0"/>
<pin id="179" dir="0" index="2" bw="5" slack="0"/>
<pin id="180" dir="1" index="3" bw="7" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="out_nodes_features_skip_concat_bias_V_4_addr/3 "/>
</bind>
</comp>

<comp id="183" class="1004" name="store_ln399_access_fu_183">
<pin_list>
<pin id="184" dir="0" index="0" bw="7" slack="2147483647"/>
<pin id="185" dir="0" index="1" bw="28" slack="2147483647"/>
<pin id="186" dir="0" index="2" bw="0" slack="0"/>
<pin id="188" dir="0" index="4" bw="7" slack="0"/>
<pin id="189" dir="0" index="5" bw="28" slack="2147483647"/>
<pin id="190" dir="0" index="6" bw="0" slack="2147483647"/>
<pin id="187" dir="1" index="3" bw="28" slack="2147483647"/>
<pin id="191" dir="1" index="7" bw="28" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln399/3 "/>
</bind>
</comp>

<comp id="193" class="1004" name="out_nodes_features_skip_concat_bias_V_3_addr_gep_fu_193">
<pin_list>
<pin id="194" dir="0" index="0" bw="28" slack="0"/>
<pin id="195" dir="0" index="1" bw="1" slack="0"/>
<pin id="196" dir="0" index="2" bw="5" slack="0"/>
<pin id="197" dir="1" index="3" bw="7" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="out_nodes_features_skip_concat_bias_V_3_addr/3 "/>
</bind>
</comp>

<comp id="200" class="1004" name="store_ln399_access_fu_200">
<pin_list>
<pin id="201" dir="0" index="0" bw="7" slack="2147483647"/>
<pin id="202" dir="0" index="1" bw="28" slack="2147483647"/>
<pin id="203" dir="0" index="2" bw="0" slack="0"/>
<pin id="205" dir="0" index="4" bw="7" slack="0"/>
<pin id="206" dir="0" index="5" bw="28" slack="2147483647"/>
<pin id="207" dir="0" index="6" bw="0" slack="2147483647"/>
<pin id="204" dir="1" index="3" bw="28" slack="2147483647"/>
<pin id="208" dir="1" index="7" bw="28" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln399/3 "/>
</bind>
</comp>

<comp id="210" class="1004" name="out_nodes_features_skip_concat_bias_V_2_addr_gep_fu_210">
<pin_list>
<pin id="211" dir="0" index="0" bw="28" slack="0"/>
<pin id="212" dir="0" index="1" bw="1" slack="0"/>
<pin id="213" dir="0" index="2" bw="5" slack="0"/>
<pin id="214" dir="1" index="3" bw="7" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="out_nodes_features_skip_concat_bias_V_2_addr/3 "/>
</bind>
</comp>

<comp id="217" class="1004" name="store_ln399_access_fu_217">
<pin_list>
<pin id="218" dir="0" index="0" bw="7" slack="2147483647"/>
<pin id="219" dir="0" index="1" bw="28" slack="2147483647"/>
<pin id="220" dir="0" index="2" bw="0" slack="0"/>
<pin id="222" dir="0" index="4" bw="7" slack="0"/>
<pin id="223" dir="0" index="5" bw="28" slack="2147483647"/>
<pin id="224" dir="0" index="6" bw="0" slack="2147483647"/>
<pin id="221" dir="1" index="3" bw="28" slack="2147483647"/>
<pin id="225" dir="1" index="7" bw="28" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln399/3 "/>
</bind>
</comp>

<comp id="227" class="1004" name="out_nodes_features_skip_concat_bias_V_1_addr_gep_fu_227">
<pin_list>
<pin id="228" dir="0" index="0" bw="28" slack="0"/>
<pin id="229" dir="0" index="1" bw="1" slack="0"/>
<pin id="230" dir="0" index="2" bw="5" slack="0"/>
<pin id="231" dir="1" index="3" bw="7" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="out_nodes_features_skip_concat_bias_V_1_addr/3 "/>
</bind>
</comp>

<comp id="234" class="1004" name="store_ln399_access_fu_234">
<pin_list>
<pin id="235" dir="0" index="0" bw="7" slack="2147483647"/>
<pin id="236" dir="0" index="1" bw="28" slack="2147483647"/>
<pin id="237" dir="0" index="2" bw="0" slack="0"/>
<pin id="239" dir="0" index="4" bw="7" slack="0"/>
<pin id="240" dir="0" index="5" bw="28" slack="2147483647"/>
<pin id="241" dir="0" index="6" bw="0" slack="2147483647"/>
<pin id="238" dir="1" index="3" bw="28" slack="2147483647"/>
<pin id="242" dir="1" index="7" bw="28" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln399/3 "/>
</bind>
</comp>

<comp id="244" class="1004" name="out_nodes_features_skip_concat_bias_V_0_addr_gep_fu_244">
<pin_list>
<pin id="245" dir="0" index="0" bw="28" slack="0"/>
<pin id="246" dir="0" index="1" bw="1" slack="0"/>
<pin id="247" dir="0" index="2" bw="5" slack="0"/>
<pin id="248" dir="1" index="3" bw="7" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="out_nodes_features_skip_concat_bias_V_0_addr/3 "/>
</bind>
</comp>

<comp id="251" class="1004" name="store_ln399_access_fu_251">
<pin_list>
<pin id="252" dir="0" index="0" bw="7" slack="2147483647"/>
<pin id="253" dir="0" index="1" bw="28" slack="2147483647"/>
<pin id="254" dir="0" index="2" bw="0" slack="0"/>
<pin id="256" dir="0" index="4" bw="7" slack="0"/>
<pin id="257" dir="0" index="5" bw="28" slack="2147483647"/>
<pin id="258" dir="0" index="6" bw="0" slack="2147483647"/>
<pin id="255" dir="1" index="3" bw="28" slack="2147483647"/>
<pin id="259" dir="1" index="7" bw="28" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln399/3 "/>
</bind>
</comp>

<comp id="261" class="1004" name="out_nodes_features_skip_concat_bias_V_8_addr_gep_fu_261">
<pin_list>
<pin id="262" dir="0" index="0" bw="28" slack="0"/>
<pin id="263" dir="0" index="1" bw="1" slack="0"/>
<pin id="264" dir="0" index="2" bw="5" slack="0"/>
<pin id="265" dir="1" index="3" bw="7" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="out_nodes_features_skip_concat_bias_V_8_addr/3 "/>
</bind>
</comp>

<comp id="268" class="1004" name="store_ln399_access_fu_268">
<pin_list>
<pin id="269" dir="0" index="0" bw="7" slack="2147483647"/>
<pin id="270" dir="0" index="1" bw="28" slack="2147483647"/>
<pin id="271" dir="0" index="2" bw="0" slack="0"/>
<pin id="273" dir="0" index="4" bw="7" slack="0"/>
<pin id="274" dir="0" index="5" bw="28" slack="2147483647"/>
<pin id="275" dir="0" index="6" bw="0" slack="2147483647"/>
<pin id="272" dir="1" index="3" bw="28" slack="2147483647"/>
<pin id="276" dir="1" index="7" bw="28" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln399/3 "/>
</bind>
</comp>

<comp id="278" class="1004" name="sext_ln397_cast_fu_278">
<pin_list>
<pin id="279" dir="0" index="0" bw="62" slack="0"/>
<pin id="280" dir="1" index="1" bw="64" slack="1"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="sext_ln397_cast/1 "/>
</bind>
</comp>

<comp id="282" class="1004" name="store_ln0_store_fu_282">
<pin_list>
<pin id="283" dir="0" index="0" bw="1" slack="0"/>
<pin id="284" dir="0" index="1" bw="8" slack="0"/>
<pin id="285" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln0/1 "/>
</bind>
</comp>

<comp id="287" class="1004" name="store_ln0_store_fu_287">
<pin_list>
<pin id="288" dir="0" index="0" bw="1" slack="0"/>
<pin id="289" dir="0" index="1" bw="5" slack="0"/>
<pin id="290" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln0/1 "/>
</bind>
</comp>

<comp id="292" class="1004" name="store_ln0_store_fu_292">
<pin_list>
<pin id="293" dir="0" index="0" bw="1" slack="0"/>
<pin id="294" dir="0" index="1" bw="4" slack="0"/>
<pin id="295" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln0/1 "/>
</bind>
</comp>

<comp id="297" class="1004" name="indvar_flatten_load_load_fu_297">
<pin_list>
<pin id="298" dir="0" index="0" bw="8" slack="0"/>
<pin id="299" dir="1" index="1" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="indvar_flatten_load/1 "/>
</bind>
</comp>

<comp id="300" class="1004" name="icmp_ln397_fu_300">
<pin_list>
<pin id="301" dir="0" index="0" bw="8" slack="0"/>
<pin id="302" dir="0" index="1" bw="8" slack="0"/>
<pin id="303" dir="1" index="2" bw="1" slack="1"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln397/1 "/>
</bind>
</comp>

<comp id="306" class="1004" name="add_ln397_1_fu_306">
<pin_list>
<pin id="307" dir="0" index="0" bw="8" slack="0"/>
<pin id="308" dir="0" index="1" bw="1" slack="0"/>
<pin id="309" dir="1" index="2" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln397_1/1 "/>
</bind>
</comp>

<comp id="312" class="1004" name="store_ln397_store_fu_312">
<pin_list>
<pin id="313" dir="0" index="0" bw="8" slack="0"/>
<pin id="314" dir="0" index="1" bw="8" slack="0"/>
<pin id="315" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln397/1 "/>
</bind>
</comp>

<comp id="317" class="1004" name="mem_addr_fu_317">
<pin_list>
<pin id="318" dir="0" index="0" bw="64" slack="0"/>
<pin id="319" dir="0" index="1" bw="64" slack="1"/>
<pin id="320" dir="1" index="2" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="mem_addr/2 "/>
</bind>
</comp>

<comp id="323" class="1004" name="trunc_ln740_fu_323">
<pin_list>
<pin id="324" dir="0" index="0" bw="32" slack="0"/>
<pin id="325" dir="1" index="1" bw="10" slack="1"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="trunc_ln740/2 "/>
</bind>
</comp>

<comp id="327" class="1004" name="dim_in_load_load_fu_327">
<pin_list>
<pin id="328" dir="0" index="0" bw="4" slack="2"/>
<pin id="329" dir="1" index="1" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="dim_in_load/3 "/>
</bind>
</comp>

<comp id="330" class="1004" name="nd_load_load_fu_330">
<pin_list>
<pin id="331" dir="0" index="0" bw="5" slack="2"/>
<pin id="332" dir="1" index="1" bw="5" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="nd_load/3 "/>
</bind>
</comp>

<comp id="333" class="1004" name="add_ln397_fu_333">
<pin_list>
<pin id="334" dir="0" index="0" bw="5" slack="0"/>
<pin id="335" dir="0" index="1" bw="1" slack="0"/>
<pin id="336" dir="1" index="2" bw="5" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln397/3 "/>
</bind>
</comp>

<comp id="339" class="1004" name="icmp_ln398_fu_339">
<pin_list>
<pin id="340" dir="0" index="0" bw="4" slack="0"/>
<pin id="341" dir="0" index="1" bw="4" slack="0"/>
<pin id="342" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln398/3 "/>
</bind>
</comp>

<comp id="345" class="1004" name="select_ln397_fu_345">
<pin_list>
<pin id="346" dir="0" index="0" bw="1" slack="0"/>
<pin id="347" dir="0" index="1" bw="4" slack="0"/>
<pin id="348" dir="0" index="2" bw="4" slack="0"/>
<pin id="349" dir="1" index="3" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="select_ln397/3 "/>
</bind>
</comp>

<comp id="353" class="1004" name="select_ln397_1_fu_353">
<pin_list>
<pin id="354" dir="0" index="0" bw="1" slack="0"/>
<pin id="355" dir="0" index="1" bw="5" slack="0"/>
<pin id="356" dir="0" index="2" bw="5" slack="0"/>
<pin id="357" dir="1" index="3" bw="5" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="select_ln397_1/3 "/>
</bind>
</comp>

<comp id="361" class="1004" name="zext_ln397_fu_361">
<pin_list>
<pin id="362" dir="0" index="0" bw="5" slack="0"/>
<pin id="363" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln397/3 "/>
</bind>
</comp>

<comp id="374" class="1004" name="shl_ln_fu_374">
<pin_list>
<pin id="375" dir="0" index="0" bw="28" slack="0"/>
<pin id="376" dir="0" index="1" bw="10" slack="1"/>
<pin id="377" dir="0" index="2" bw="1" slack="0"/>
<pin id="378" dir="1" index="3" bw="28" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="shl_ln/3 "/>
</bind>
</comp>

<comp id="390" class="1004" name="add_ln398_fu_390">
<pin_list>
<pin id="391" dir="0" index="0" bw="4" slack="0"/>
<pin id="392" dir="0" index="1" bw="1" slack="0"/>
<pin id="393" dir="1" index="2" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln398/3 "/>
</bind>
</comp>

<comp id="396" class="1004" name="store_ln397_store_fu_396">
<pin_list>
<pin id="397" dir="0" index="0" bw="5" slack="0"/>
<pin id="398" dir="0" index="1" bw="5" slack="2"/>
<pin id="399" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln397/3 "/>
</bind>
</comp>

<comp id="401" class="1004" name="store_ln398_store_fu_401">
<pin_list>
<pin id="402" dir="0" index="0" bw="4" slack="0"/>
<pin id="403" dir="0" index="1" bw="4" slack="2"/>
<pin id="404" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln398/3 "/>
</bind>
</comp>

<comp id="406" class="1005" name="dim_in_reg_406">
<pin_list>
<pin id="407" dir="0" index="0" bw="4" slack="0"/>
<pin id="408" dir="1" index="1" bw="4" slack="0"/>
</pin_list>
<bind>
<opset="dim_in "/>
</bind>
</comp>

<comp id="413" class="1005" name="nd_reg_413">
<pin_list>
<pin id="414" dir="0" index="0" bw="5" slack="0"/>
<pin id="415" dir="1" index="1" bw="5" slack="0"/>
</pin_list>
<bind>
<opset="nd "/>
</bind>
</comp>

<comp id="420" class="1005" name="indvar_flatten_reg_420">
<pin_list>
<pin id="421" dir="0" index="0" bw="8" slack="0"/>
<pin id="422" dir="1" index="1" bw="8" slack="0"/>
</pin_list>
<bind>
<opset="indvar_flatten "/>
</bind>
</comp>

<comp id="427" class="1005" name="sext_ln397_cast_reg_427">
<pin_list>
<pin id="428" dir="0" index="0" bw="64" slack="1"/>
<pin id="429" dir="1" index="1" bw="64" slack="1"/>
</pin_list>
<bind>
<opset="sext_ln397_cast "/>
</bind>
</comp>

<comp id="432" class="1005" name="icmp_ln397_reg_432">
<pin_list>
<pin id="433" dir="0" index="0" bw="1" slack="1"/>
<pin id="434" dir="1" index="1" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opset="icmp_ln397 "/>
</bind>
</comp>

<comp id="436" class="1005" name="trunc_ln740_reg_436">
<pin_list>
<pin id="437" dir="0" index="0" bw="10" slack="1"/>
<pin id="438" dir="1" index="1" bw="10" slack="1"/>
</pin_list>
<bind>
<opset="trunc_ln740 "/>
</bind>
</comp>

</comp_list>

<net_list>
<net id="105"><net_src comp="22" pin="0"/><net_sink comp="102" pin=0"/></net>

<net id="109"><net_src comp="22" pin="0"/><net_sink comp="106" pin=0"/></net>

<net id="113"><net_src comp="22" pin="0"/><net_sink comp="110" pin=0"/></net>

<net id="118"><net_src comp="24" pin="0"/><net_sink comp="114" pin=0"/></net>

<net id="119"><net_src comp="2" pin="0"/><net_sink comp="114" pin=1"/></net>

<net id="124"><net_src comp="66" pin="0"/><net_sink comp="120" pin=0"/></net>

<net id="130"><net_src comp="18" pin="0"/><net_sink comp="125" pin=0"/></net>

<net id="131"><net_src comp="100" pin="0"/><net_sink comp="125" pin=1"/></net>

<net id="141"><net_src comp="125" pin="3"/><net_sink comp="132" pin=2"/></net>

<net id="147"><net_src comp="16" pin="0"/><net_sink comp="142" pin=0"/></net>

<net id="148"><net_src comp="100" pin="0"/><net_sink comp="142" pin=1"/></net>

<net id="158"><net_src comp="142" pin="3"/><net_sink comp="149" pin=2"/></net>

<net id="164"><net_src comp="14" pin="0"/><net_sink comp="159" pin=0"/></net>

<net id="165"><net_src comp="100" pin="0"/><net_sink comp="159" pin=1"/></net>

<net id="175"><net_src comp="159" pin="3"/><net_sink comp="166" pin=2"/></net>

<net id="181"><net_src comp="12" pin="0"/><net_sink comp="176" pin=0"/></net>

<net id="182"><net_src comp="100" pin="0"/><net_sink comp="176" pin=1"/></net>

<net id="192"><net_src comp="176" pin="3"/><net_sink comp="183" pin=2"/></net>

<net id="198"><net_src comp="10" pin="0"/><net_sink comp="193" pin=0"/></net>

<net id="199"><net_src comp="100" pin="0"/><net_sink comp="193" pin=1"/></net>

<net id="209"><net_src comp="193" pin="3"/><net_sink comp="200" pin=2"/></net>

<net id="215"><net_src comp="8" pin="0"/><net_sink comp="210" pin=0"/></net>

<net id="216"><net_src comp="100" pin="0"/><net_sink comp="210" pin=1"/></net>

<net id="226"><net_src comp="210" pin="3"/><net_sink comp="217" pin=2"/></net>

<net id="232"><net_src comp="6" pin="0"/><net_sink comp="227" pin=0"/></net>

<net id="233"><net_src comp="100" pin="0"/><net_sink comp="227" pin=1"/></net>

<net id="243"><net_src comp="227" pin="3"/><net_sink comp="234" pin=2"/></net>

<net id="249"><net_src comp="4" pin="0"/><net_sink comp="244" pin=0"/></net>

<net id="250"><net_src comp="100" pin="0"/><net_sink comp="244" pin=1"/></net>

<net id="260"><net_src comp="244" pin="3"/><net_sink comp="251" pin=2"/></net>

<net id="266"><net_src comp="20" pin="0"/><net_sink comp="261" pin=0"/></net>

<net id="267"><net_src comp="100" pin="0"/><net_sink comp="261" pin=1"/></net>

<net id="277"><net_src comp="261" pin="3"/><net_sink comp="268" pin=2"/></net>

<net id="281"><net_src comp="114" pin="2"/><net_sink comp="278" pin=0"/></net>

<net id="286"><net_src comp="50" pin="0"/><net_sink comp="282" pin=0"/></net>

<net id="291"><net_src comp="52" pin="0"/><net_sink comp="287" pin=0"/></net>

<net id="296"><net_src comp="54" pin="0"/><net_sink comp="292" pin=0"/></net>

<net id="304"><net_src comp="297" pin="1"/><net_sink comp="300" pin=0"/></net>

<net id="305"><net_src comp="56" pin="0"/><net_sink comp="300" pin=1"/></net>

<net id="310"><net_src comp="297" pin="1"/><net_sink comp="306" pin=0"/></net>

<net id="311"><net_src comp="58" pin="0"/><net_sink comp="306" pin=1"/></net>

<net id="316"><net_src comp="306" pin="2"/><net_sink comp="312" pin=0"/></net>

<net id="321"><net_src comp="0" pin="0"/><net_sink comp="317" pin=0"/></net>

<net id="322"><net_src comp="317" pin="2"/><net_sink comp="120" pin=1"/></net>

<net id="326"><net_src comp="120" pin="2"/><net_sink comp="323" pin=0"/></net>

<net id="337"><net_src comp="330" pin="1"/><net_sink comp="333" pin=0"/></net>

<net id="338"><net_src comp="68" pin="0"/><net_sink comp="333" pin=1"/></net>

<net id="343"><net_src comp="327" pin="1"/><net_sink comp="339" pin=0"/></net>

<net id="344"><net_src comp="78" pin="0"/><net_sink comp="339" pin=1"/></net>

<net id="350"><net_src comp="339" pin="2"/><net_sink comp="345" pin=0"/></net>

<net id="351"><net_src comp="54" pin="0"/><net_sink comp="345" pin=1"/></net>

<net id="352"><net_src comp="327" pin="1"/><net_sink comp="345" pin=2"/></net>

<net id="358"><net_src comp="339" pin="2"/><net_sink comp="353" pin=0"/></net>

<net id="359"><net_src comp="333" pin="2"/><net_sink comp="353" pin=1"/></net>

<net id="360"><net_src comp="330" pin="1"/><net_sink comp="353" pin=2"/></net>

<net id="364"><net_src comp="353" pin="3"/><net_sink comp="361" pin=0"/></net>

<net id="365"><net_src comp="361" pin="1"/><net_sink comp="125" pin=2"/></net>

<net id="366"><net_src comp="361" pin="1"/><net_sink comp="142" pin=2"/></net>

<net id="367"><net_src comp="361" pin="1"/><net_sink comp="159" pin=2"/></net>

<net id="368"><net_src comp="361" pin="1"/><net_sink comp="176" pin=2"/></net>

<net id="369"><net_src comp="361" pin="1"/><net_sink comp="193" pin=2"/></net>

<net id="370"><net_src comp="361" pin="1"/><net_sink comp="210" pin=2"/></net>

<net id="371"><net_src comp="361" pin="1"/><net_sink comp="227" pin=2"/></net>

<net id="372"><net_src comp="361" pin="1"/><net_sink comp="244" pin=2"/></net>

<net id="373"><net_src comp="361" pin="1"/><net_sink comp="261" pin=2"/></net>

<net id="379"><net_src comp="82" pin="0"/><net_sink comp="374" pin=0"/></net>

<net id="380"><net_src comp="84" pin="0"/><net_sink comp="374" pin=2"/></net>

<net id="381"><net_src comp="374" pin="3"/><net_sink comp="132" pin=4"/></net>

<net id="382"><net_src comp="374" pin="3"/><net_sink comp="149" pin=4"/></net>

<net id="383"><net_src comp="374" pin="3"/><net_sink comp="166" pin=4"/></net>

<net id="384"><net_src comp="374" pin="3"/><net_sink comp="183" pin=4"/></net>

<net id="385"><net_src comp="374" pin="3"/><net_sink comp="200" pin=4"/></net>

<net id="386"><net_src comp="374" pin="3"/><net_sink comp="217" pin=4"/></net>

<net id="387"><net_src comp="374" pin="3"/><net_sink comp="234" pin=4"/></net>

<net id="388"><net_src comp="374" pin="3"/><net_sink comp="251" pin=4"/></net>

<net id="389"><net_src comp="374" pin="3"/><net_sink comp="268" pin=4"/></net>

<net id="394"><net_src comp="345" pin="3"/><net_sink comp="390" pin=0"/></net>

<net id="395"><net_src comp="86" pin="0"/><net_sink comp="390" pin=1"/></net>

<net id="400"><net_src comp="353" pin="3"/><net_sink comp="396" pin=0"/></net>

<net id="405"><net_src comp="390" pin="2"/><net_sink comp="401" pin=0"/></net>

<net id="409"><net_src comp="102" pin="1"/><net_sink comp="406" pin=0"/></net>

<net id="410"><net_src comp="406" pin="1"/><net_sink comp="292" pin=1"/></net>

<net id="411"><net_src comp="406" pin="1"/><net_sink comp="327" pin=0"/></net>

<net id="412"><net_src comp="406" pin="1"/><net_sink comp="401" pin=1"/></net>

<net id="416"><net_src comp="106" pin="1"/><net_sink comp="413" pin=0"/></net>

<net id="417"><net_src comp="413" pin="1"/><net_sink comp="287" pin=1"/></net>

<net id="418"><net_src comp="413" pin="1"/><net_sink comp="330" pin=0"/></net>

<net id="419"><net_src comp="413" pin="1"/><net_sink comp="396" pin=1"/></net>

<net id="423"><net_src comp="110" pin="1"/><net_sink comp="420" pin=0"/></net>

<net id="424"><net_src comp="420" pin="1"/><net_sink comp="282" pin=1"/></net>

<net id="425"><net_src comp="420" pin="1"/><net_sink comp="297" pin=0"/></net>

<net id="426"><net_src comp="420" pin="1"/><net_sink comp="312" pin=1"/></net>

<net id="430"><net_src comp="278" pin="1"/><net_sink comp="427" pin=0"/></net>

<net id="431"><net_src comp="427" pin="1"/><net_sink comp="317" pin=1"/></net>

<net id="435"><net_src comp="300" pin="2"/><net_sink comp="432" pin=0"/></net>

<net id="439"><net_src comp="323" pin="1"/><net_sink comp="436" pin=0"/></net>

<net id="440"><net_src comp="436" pin="1"/><net_sink comp="374" pin=1"/></net>

</net_list>

</model> 
---------------- Datapath Model END ------------------

* FSMD analyzer results:
  - Output states:
	Port: mem | {}
	Port: out_nodes_features_skip_concat_bias_V_0 | {3 }
	Port: out_nodes_features_skip_concat_bias_V_1 | {3 }
	Port: out_nodes_features_skip_concat_bias_V_2 | {3 }
	Port: out_nodes_features_skip_concat_bias_V_3 | {3 }
	Port: out_nodes_features_skip_concat_bias_V_4 | {3 }
	Port: out_nodes_features_skip_concat_bias_V_5 | {3 }
	Port: out_nodes_features_skip_concat_bias_V_6 | {3 }
	Port: out_nodes_features_skip_concat_bias_V_7 | {3 }
	Port: out_nodes_features_skip_concat_bias_V_8 | {3 }
 - Input state : 
	Port: load_graph_Pipeline_VITIS_LOOP_397_1_VITIS_LOOP_398_2 : mem | {2 }
	Port: load_graph_Pipeline_VITIS_LOOP_397_1_VITIS_LOOP_398_2 : sext_ln397 | {1 }
	Port: load_graph_Pipeline_VITIS_LOOP_397_1_VITIS_LOOP_398_2 : out_nodes_features_skip_concat_bias_V_0 | {}
	Port: load_graph_Pipeline_VITIS_LOOP_397_1_VITIS_LOOP_398_2 : out_nodes_features_skip_concat_bias_V_1 | {}
	Port: load_graph_Pipeline_VITIS_LOOP_397_1_VITIS_LOOP_398_2 : out_nodes_features_skip_concat_bias_V_2 | {}
	Port: load_graph_Pipeline_VITIS_LOOP_397_1_VITIS_LOOP_398_2 : out_nodes_features_skip_concat_bias_V_3 | {}
	Port: load_graph_Pipeline_VITIS_LOOP_397_1_VITIS_LOOP_398_2 : out_nodes_features_skip_concat_bias_V_4 | {}
	Port: load_graph_Pipeline_VITIS_LOOP_397_1_VITIS_LOOP_398_2 : out_nodes_features_skip_concat_bias_V_5 | {}
	Port: load_graph_Pipeline_VITIS_LOOP_397_1_VITIS_LOOP_398_2 : out_nodes_features_skip_concat_bias_V_6 | {}
	Port: load_graph_Pipeline_VITIS_LOOP_397_1_VITIS_LOOP_398_2 : out_nodes_features_skip_concat_bias_V_7 | {}
	Port: load_graph_Pipeline_VITIS_LOOP_397_1_VITIS_LOOP_398_2 : out_nodes_features_skip_concat_bias_V_8 | {}
  - Chain level:
	State 1
		store_ln0 : 1
		store_ln0 : 1
		store_ln0 : 1
		indvar_flatten_load : 1
		icmp_ln397 : 2
		add_ln397_1 : 2
		br_ln397 : 3
		store_ln397 : 3
	State 2
		tmp : 1
		trunc_ln740 : 1
	State 3
		add_ln397 : 1
		icmp_ln398 : 1
		select_ln397 : 2
		select_ln397_1 : 2
		zext_ln397 : 3
		switch_ln399 : 3
		out_nodes_features_skip_concat_bias_V_7_addr : 4
		store_ln399 : 5
		out_nodes_features_skip_concat_bias_V_6_addr : 4
		store_ln399 : 5
		out_nodes_features_skip_concat_bias_V_5_addr : 4
		store_ln399 : 5
		out_nodes_features_skip_concat_bias_V_4_addr : 4
		store_ln399 : 5
		out_nodes_features_skip_concat_bias_V_3_addr : 4
		store_ln399 : 5
		out_nodes_features_skip_concat_bias_V_2_addr : 4
		store_ln399 : 5
		out_nodes_features_skip_concat_bias_V_1_addr : 4
		store_ln399 : 5
		out_nodes_features_skip_concat_bias_V_0_addr : 4
		store_ln399 : 5
		out_nodes_features_skip_concat_bias_V_8_addr : 4
		store_ln399 : 5
		add_ln398 : 3
		store_ln397 : 3
		store_ln398 : 4


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================

* Functional unit list:
|----------|-----------------------------|---------|---------|
| Operation|       Functional Unit       |    FF   |   LUT   |
|----------|-----------------------------|---------|---------|
|          |      add_ln397_1_fu_306     |    0    |    15   |
|    add   |       add_ln397_fu_333      |    0    |    12   |
|          |       add_ln398_fu_390      |    0    |    12   |
|----------|-----------------------------|---------|---------|
|   icmp   |      icmp_ln397_fu_300      |    0    |    11   |
|          |      icmp_ln398_fu_339      |    0    |    9    |
|----------|-----------------------------|---------|---------|
|  select  |     select_ln397_fu_345     |    0    |    4    |
|          |    select_ln397_1_fu_353    |    0    |    5    |
|----------|-----------------------------|---------|---------|
|   read   | sext_ln397_read_read_fu_114 |    0    |    0    |
|          |       tmp_read_fu_120       |    0    |    0    |
|----------|-----------------------------|---------|---------|
|   sext   |    sext_ln397_cast_fu_278   |    0    |    0    |
|----------|-----------------------------|---------|---------|
|   trunc  |      trunc_ln740_fu_323     |    0    |    0    |
|----------|-----------------------------|---------|---------|
|   zext   |      zext_ln397_fu_361      |    0    |    0    |
|----------|-----------------------------|---------|---------|
|bitconcatenate|        shl_ln_fu_374        |    0    |    0    |
|----------|-----------------------------|---------|---------|
|   Total  |                             |    0    |    68   |
|----------|-----------------------------|---------|---------|

Memories:
N/A

* Register list:
+-----------------------+--------+
|                       |   FF   |
+-----------------------+--------+
|     dim_in_reg_406    |    4   |
|   icmp_ln397_reg_432  |    1   |
| indvar_flatten_reg_420|    8   |
|       nd_reg_413      |    5   |
|sext_ln397_cast_reg_427|   64   |
|  trunc_ln740_reg_436  |   10   |
+-----------------------+--------+
|         Total         |   92   |
+-----------------------+--------+

* Multiplexer (MUX) list: 
|--------|------|------|------|--------|
|  Comp  |  Pin | Size |  BW  | S x BW |
|--------|------|------|------|--------|
|  Total |      |      |      |    0   |
|--------|------|------|------|--------|



* Summary:
+-----------+--------+--------+
|           |   FF   |   LUT  |
+-----------+--------+--------+
|  Function |    0   |   68   |
|   Memory  |    -   |    -   |
|Multiplexer|    -   |    -   |
|  Register |   92   |    -   |
+-----------+--------+--------+
|   Total   |   92   |   68   |
+-----------+--------+--------+
