Vivado Simulator v2024.1
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
Copyright 2022-2024 Advanced Micro Devices, Inc. All Rights Reserved.
Running: D:/Vivado/2024.1/bin/unwrapped/win64.o/xelab.exe --incr --debug typical --relax --mt 2 -L xil_defaultlib -L xilinx_vip -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot ann_tb_behav xil_defaultlib.ann_tb xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
WARNING: [VRFC 10-3091] actual bit length 64 differs from formal bit length 128 for port 'a_doutb' [C:/altera/13.1/MSIB/vivado/AllSystolic6x6/AllSystolic6x6.srcs/sim_1/new/ann_tb.v:48]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 16 for port 'web' [C:/altera/13.1/MSIB/vivado/AllSystolic6x6/AllSystolic6x6.srcs/sim_1/new/ann.v:170]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 128 for port 'dinb' [C:/altera/13.1/MSIB/vivado/AllSystolic6x6/AllSystolic6x6.srcs/sim_1/new/ann.v:172]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 16 for port 'web' [C:/altera/13.1/MSIB/vivado/AllSystolic6x6/AllSystolic6x6.srcs/sim_1/new/ann.v:248]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 128 for port 'dinb' [C:/altera/13.1/MSIB/vivado/AllSystolic6x6/AllSystolic6x6.srcs/sim_1/new/ann.v:250]
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 16 for port 'a_out' [C:/altera/13.1/MSIB/vivado/AllSystolic6x6/AllSystolic6x6.srcs/sim_1/new/AllSystolic6x6.v:103]
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 16 for port 'a_out' [C:/altera/13.1/MSIB/vivado/AllSystolic6x6/AllSystolic6x6.srcs/sim_1/new/AllSystolic6x6.v:151]
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 16 for port 'a_out' [C:/altera/13.1/MSIB/vivado/AllSystolic6x6/AllSystolic6x6.srcs/sim_1/new/AllSystolic6x6.v:199]
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 16 for port 'a_out' [C:/altera/13.1/MSIB/vivado/AllSystolic6x6/AllSystolic6x6.srcs/sim_1/new/AllSystolic6x6.v:247]
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 16 for port 'a_out' [C:/altera/13.1/MSIB/vivado/AllSystolic6x6/AllSystolic6x6.srcs/sim_1/new/AllSystolic6x6.v:295]
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 16 for port 'a_out' [C:/altera/13.1/MSIB/vivado/AllSystolic6x6/AllSystolic6x6.srcs/sim_1/new/AllSystolic6x6.v:344]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 16 for port 'web' [C:/altera/13.1/MSIB/vivado/AllSystolic6x6/AllSystolic6x6.srcs/sim_1/new/ann.v:694]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 128 for port 'dinb' [C:/altera/13.1/MSIB/vivado/AllSystolic6x6/AllSystolic6x6.srcs/sim_1/new/ann.v:696]
Completed static elaboration
Starting simulation data flow analysis
WARNING: [XSIM 43-4099] "C:/altera/13.1/MSIB/vivado/AllSystolic6x6/AllSystolic6x6.srcs/sim_1/new/ann.v" Line 1. Module ann doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/altera/13.1/MSIB/vivado/AllSystolic6x6/AllSystolic6x6.srcs/sim_1/new/AllSystolic6x6.v" Line 1. Module systolic doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/altera/13.1/MSIB/vivado/AllSystolic6x6/AllSystolic6x6.srcs/sim_1/new/ann.v" Line 1. Module ann doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/altera/13.1/MSIB/vivado/AllSystolic6x6/AllSystolic6x6.srcs/sim_1/new/AllSystolic6x6.v" Line 1. Module systolic doesn't have a timescale but at least one module in design has a timescale.
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xpm.xpm_memory_base(MEMORY_SIZE=1024...
Compiling module xpm.xpm_memory_tdpram(MEMORY_SIZE=10...
Compiling module xpm.xpm_memory_base(MEMORY_SIZE=512,...
Compiling module xpm.xpm_memory_tdpram(MEMORY_SIZE=51...
Compiling module xil_defaultlib.register
Compiling module xil_defaultlib.pe
Compiling module xil_defaultlib.register(WIDTH=1)
Compiling module xil_defaultlib.systolic
Compiling module xil_defaultlib.sigmoid
Compiling module xil_defaultlib.ann
Compiling module xil_defaultlib.ann_tb
Compiling module xil_defaultlib.glbl
Built simulation snapshot ann_tb_behav
