

================================================================
== Vitis HLS Report for 'score_matrix'
================================================================
* Date:           Mon Dec 13 14:22:55 2021

* Version:        2021.1 (Build 3247384 on Thu Jun 10 19:36:33 MDT 2021)
* Project:        TRT
* Solution:       Not_Opt (Vivado IP Flow Target)
* Product family: virtexuplus
* Target device:  xcvu11p-flga2577-1-e


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+----------+----------+------------+
    |  Clock |  Target  | Estimated| Uncertainty|
    +--------+----------+----------+------------+
    |ap_clk  |  10.00 ns|  7.297 ns|     2.70 ns|
    +--------+----------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+----------+----------+-----+-----+---------+
    |  Latency (cycles) |  Latency (absolute) |  Interval | Pipeline|
    |   min   |   max   |    min   |    max   | min | max |   Type  |
    +---------+---------+----------+----------+-----+-----+---------+
    |       30|       30|  0.300 us|  0.300 us|   31|   31|       no|
    +---------+---------+----------+----------+-----+-----+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +---------------+---------+---------+----------+-----------+-----------+------+----------+
        |               |  Latency (cycles) | Iteration|  Initiation Interval  | Trip |          |
        |   Loop Name   |   min   |   max   |  Latency |  achieved |   target  | Count| Pipelined|
        +---------------+---------+---------+----------+-----------+-----------+------+----------+
        |- LOOP1_LOOP2  |       28|       28|        13|          2|          1|     9|       yes|
        +---------------+---------+---------+----------+-----------+-----------+------+----------+

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 1
ResetActiveHigh: 1
IsCombinational: 0
IsDatapathOnly: 0
HasWiredReturn: 1
HasMFsm: 2
HasVarLatency: 1
IsPipeline: 0
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0

+ Individual pipeline summary: 
  * Pipeline-0: initiation interval (II) = 2, depth = 13


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 13
* Pipeline : 1
  Pipeline-0 : II = 2, D = 13, States = { 1 2 3 4 5 6 7 8 9 10 11 12 13 }
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 2 
2 --> 3 
3 --> 4 
4 --> 5 
5 --> 6 
6 --> 7 
7 --> 8 
8 --> 9 
9 --> 10 
10 --> 11 
11 --> 12 
12 --> 13 
13 --> 

* FSM state operations: 

State 1 <SV = 0> <Delay = 3.15>
ST_1 : Operation 16 [1/1] (0.00ns)   --->   "%o = alloca i32 1"   --->   Operation 16 'alloca' 'o' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 17 [1/1] (0.00ns)   --->   "%m = alloca i32 1"   --->   Operation 17 'alloca' 'm' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 18 [1/1] (0.00ns)   --->   "%indvar_flatten = alloca i32 1"   --->   Operation 18 'alloca' 'indvar_flatten' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 19 [1/1] (0.00ns)   --->   "%spectopmodule_ln0 = spectopmodule void @_ssdm_op_SpecTopModule, void @empty_1"   --->   Operation 19 'spectopmodule' 'spectopmodule_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 20 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %score_m, void @empty, i32 0, i32 0, void @empty_0, i32 4294967295, i32 0, void @empty_0, void @empty_0, void @empty_0, i32 0, i32 0, i32 0, i32 0, void @empty_0, void @empty_0"   --->   Operation 20 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 21 [1/1] (0.00ns)   --->   "%specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i32 %score_m"   --->   Operation 21 'specbitsmap' 'specbitsmap_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 22 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %queries, void @empty, i32 0, i32 0, void @empty_0, i32 4294967295, i32 0, void @empty_0, void @empty_0, void @empty_0, i32 0, i32 0, i32 0, i32 0, void @empty_0, void @empty_0"   --->   Operation 22 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 23 [1/1] (0.00ns)   --->   "%specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i32 %queries"   --->   Operation 23 'specbitsmap' 'specbitsmap_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 24 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %keys_t, void @empty, i32 0, i32 0, void @empty_0, i32 4294967295, i32 0, void @empty_0, void @empty_0, void @empty_0, i32 0, i32 0, i32 0, i32 0, void @empty_0, void @empty_0"   --->   Operation 24 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 25 [1/1] (0.00ns)   --->   "%specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i32 %keys_t"   --->   Operation 25 'specbitsmap' 'specbitsmap_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 26 [1/1] (0.46ns)   --->   "%store_ln11 = store i4 0, i4 %indvar_flatten" [transformer.cpp:11]   --->   Operation 26 'store' 'store_ln11' <Predicate = true> <Delay = 0.46>
ST_1 : Operation 27 [1/1] (0.46ns)   --->   "%store_ln11 = store i2 0, i2 %m" [transformer.cpp:11]   --->   Operation 27 'store' 'store_ln11' <Predicate = true> <Delay = 0.46>
ST_1 : Operation 28 [1/1] (0.46ns)   --->   "%store_ln11 = store i2 0, i2 %o" [transformer.cpp:11]   --->   Operation 28 'store' 'store_ln11' <Predicate = true> <Delay = 0.46>
ST_1 : Operation 29 [1/1] (0.00ns)   --->   "%br_ln11 = br void" [transformer.cpp:11]   --->   Operation 29 'br' 'br_ln11' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 30 [1/1] (0.00ns)   --->   "%m_1 = load i2 %m" [transformer.cpp:11]   --->   Operation 30 'load' 'm_1' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 31 [1/1] (0.00ns)   --->   "%indvar_flatten_load = load i4 %indvar_flatten" [transformer.cpp:11]   --->   Operation 31 'load' 'indvar_flatten_load' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 32 [1/1] (0.00ns)   --->   "%zext_ln19 = zext i2 %m_1" [transformer.cpp:19]   --->   Operation 32 'zext' 'zext_ln19' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 33 [1/1] (0.00ns)   --->   "%tmp = bitconcatenate i4 @_ssdm_op_BitConcatenate.i4.i2.i2, i2 %m_1, i2 0" [transformer.cpp:19]   --->   Operation 33 'bitconcatenate' 'tmp' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 34 [1/1] (0.80ns)   --->   "%sub_ln19 = sub i4 %tmp, i4 %zext_ln19" [transformer.cpp:19]   --->   Operation 34 'sub' 'sub_ln19' <Predicate = true> <Delay = 0.80> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.80> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 35 [1/1] (0.00ns)   --->   "%specpipeline_ln0 = specpipeline void @_ssdm_op_SpecPipeline, i32 4294967295, i32 0, i32 1, i32 0, void @p_str"   --->   Operation 35 'specpipeline' 'specpipeline_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 36 [1/1] (0.72ns)   --->   "%icmp_ln11 = icmp_eq  i4 %indvar_flatten_load, i4 9" [transformer.cpp:11]   --->   Operation 36 'icmp' 'icmp_ln11' <Predicate = true> <Delay = 0.72> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.39> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 37 [1/1] (0.80ns)   --->   "%add_ln11_3 = add i4 %indvar_flatten_load, i4 1" [transformer.cpp:11]   --->   Operation 37 'add' 'add_ln11_3' <Predicate = true> <Delay = 0.80> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.80> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 38 [1/1] (0.00ns)   --->   "%br_ln11 = br i1 %icmp_ln11, void %.split4, void" [transformer.cpp:11]   --->   Operation 38 'br' 'br_ln11' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 39 [1/1] (0.00ns)   --->   "%o_load = load i2 %o" [transformer.cpp:12]   --->   Operation 39 'load' 'o_load' <Predicate = (!icmp_ln11)> <Delay = 0.00>
ST_1 : Operation 40 [1/1] (0.62ns)   --->   "%add_ln11 = add i2 %m_1, i2 1" [transformer.cpp:11]   --->   Operation 40 'add' 'add_ln11' <Predicate = (!icmp_ln11)> <Delay = 0.62> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.80> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 41 [1/1] (0.39ns)   --->   "%icmp_ln12 = icmp_eq  i2 %o_load, i2 3" [transformer.cpp:12]   --->   Operation 41 'icmp' 'icmp_ln12' <Predicate = (!icmp_ln11)> <Delay = 0.39> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.39> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 42 [1/1] (0.34ns)   --->   "%select_ln11 = select i1 %icmp_ln12, i2 0, i2 %o_load" [transformer.cpp:11]   --->   Operation 42 'select' 'select_ln11' <Predicate = (!icmp_ln11)> <Delay = 0.34> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.18> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_1 : Operation 43 [1/1] (0.00ns)   --->   "%zext_ln19_1 = zext i2 %add_ln11" [transformer.cpp:19]   --->   Operation 43 'zext' 'zext_ln19_1' <Predicate = (!icmp_ln11)> <Delay = 0.00>
ST_1 : Operation 44 [1/1] (0.00ns)   --->   "%tmp_1 = bitconcatenate i4 @_ssdm_op_BitConcatenate.i4.i2.i2, i2 %add_ln11, i2 0" [transformer.cpp:19]   --->   Operation 44 'bitconcatenate' 'tmp_1' <Predicate = (!icmp_ln11)> <Delay = 0.00>
ST_1 : Operation 45 [1/1] (0.80ns)   --->   "%sub_ln19_1 = sub i4 %tmp_1, i4 %zext_ln19_1" [transformer.cpp:19]   --->   Operation 45 'sub' 'sub_ln19_1' <Predicate = (!icmp_ln11)> <Delay = 0.80> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.80> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 46 [1/1] (0.34ns)   --->   "%select_ln11_1 = select i1 %icmp_ln12, i2 %add_ln11, i2 %m_1" [transformer.cpp:11]   --->   Operation 46 'select' 'select_ln11_1' <Predicate = (!icmp_ln11)> <Delay = 0.34> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.18> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_1 : Operation 47 [1/1] (0.18ns)   --->   "%select_ln11_2 = select i1 %icmp_ln12, i4 %sub_ln19_1, i4 %sub_ln19" [transformer.cpp:11]   --->   Operation 47 'select' 'select_ln11_2' <Predicate = (!icmp_ln11)> <Delay = 0.18> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.18> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_1 : Operation 48 [1/1] (0.00ns)   --->   "%zext_ln19_2 = zext i4 %select_ln11_2" [transformer.cpp:19]   --->   Operation 48 'zext' 'zext_ln19_2' <Predicate = (!icmp_ln11)> <Delay = 0.00>
ST_1 : Operation 49 [1/1] (0.00ns)   --->   "%queries_addr = getelementptr i32 %queries, i64 0, i64 %zext_ln19_2" [transformer.cpp:19]   --->   Operation 49 'getelementptr' 'queries_addr' <Predicate = (!icmp_ln11)> <Delay = 0.00>
ST_1 : Operation 50 [2/2] (0.73ns)   --->   "%queries_load = load i4 %queries_addr" [transformer.cpp:11]   --->   Operation 50 'load' 'queries_load' <Predicate = (!icmp_ln11)> <Delay = 0.73> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.73> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 9> <RAM>
ST_1 : Operation 51 [1/1] (0.80ns)   --->   "%add_ln11_1 = add i4 %select_ln11_2, i4 1" [transformer.cpp:11]   --->   Operation 51 'add' 'add_ln11_1' <Predicate = (!icmp_ln11)> <Delay = 0.80> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.80> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 52 [1/1] (0.00ns)   --->   "%zext_ln19_3 = zext i4 %add_ln11_1" [transformer.cpp:19]   --->   Operation 52 'zext' 'zext_ln19_3' <Predicate = (!icmp_ln11)> <Delay = 0.00>
ST_1 : Operation 53 [1/1] (0.00ns)   --->   "%queries_addr_1 = getelementptr i32 %queries, i64 0, i64 %zext_ln19_3" [transformer.cpp:19]   --->   Operation 53 'getelementptr' 'queries_addr_1' <Predicate = (!icmp_ln11)> <Delay = 0.00>
ST_1 : Operation 54 [2/2] (0.73ns)   --->   "%queries_load_1 = load i4 %queries_addr_1" [transformer.cpp:11]   --->   Operation 54 'load' 'queries_load_1' <Predicate = (!icmp_ln11)> <Delay = 0.73> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.73> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 9> <RAM>
ST_1 : Operation 55 [1/1] (0.00ns)   --->   "%o_cast = zext i2 %select_ln11" [transformer.cpp:11]   --->   Operation 55 'zext' 'o_cast' <Predicate = (!icmp_ln11)> <Delay = 0.00>
ST_1 : Operation 56 [1/1] (0.00ns)   --->   "%zext_ln13_1 = zext i2 %select_ln11" [transformer.cpp:13]   --->   Operation 56 'zext' 'zext_ln13_1' <Predicate = (!icmp_ln11)> <Delay = 0.00>
ST_1 : Operation 57 [1/1] (0.00ns)   --->   "%keys_t_addr = getelementptr i32 %keys_t, i64 0, i64 %o_cast" [transformer.cpp:19]   --->   Operation 57 'getelementptr' 'keys_t_addr' <Predicate = (!icmp_ln11)> <Delay = 0.00>
ST_1 : Operation 58 [1/1] (0.71ns)   --->   "%add_ln19 = add i3 %zext_ln13_1, i3 3" [transformer.cpp:19]   --->   Operation 58 'add' 'add_ln19' <Predicate = (!icmp_ln11)> <Delay = 0.71> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.80> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 59 [1/1] (0.00ns)   --->   "%zext_ln19_5 = zext i3 %add_ln19" [transformer.cpp:19]   --->   Operation 59 'zext' 'zext_ln19_5' <Predicate = (!icmp_ln11)> <Delay = 0.00>
ST_1 : Operation 60 [1/1] (0.00ns)   --->   "%keys_t_addr_1 = getelementptr i32 %keys_t, i64 0, i64 %zext_ln19_5" [transformer.cpp:19]   --->   Operation 60 'getelementptr' 'keys_t_addr_1' <Predicate = (!icmp_ln11)> <Delay = 0.00>
ST_1 : Operation 61 [2/2] (0.73ns)   --->   "%keys_t_load = load i4 %keys_t_addr" [transformer.cpp:19]   --->   Operation 61 'load' 'keys_t_load' <Predicate = (!icmp_ln11)> <Delay = 0.73> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.73> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 9> <RAM>
ST_1 : Operation 62 [2/2] (0.73ns)   --->   "%keys_t_load_1 = load i4 %keys_t_addr_1" [transformer.cpp:19]   --->   Operation 62 'load' 'keys_t_load_1' <Predicate = (!icmp_ln11)> <Delay = 0.73> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.73> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 9> <RAM>
ST_1 : Operation 63 [1/1] (0.62ns)   --->   "%add_ln12 = add i2 %select_ln11, i2 1" [transformer.cpp:12]   --->   Operation 63 'add' 'add_ln12' <Predicate = (!icmp_ln11)> <Delay = 0.62> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.80> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 64 [1/1] (0.46ns)   --->   "%store_ln11 = store i4 %add_ln11_3, i4 %indvar_flatten" [transformer.cpp:11]   --->   Operation 64 'store' 'store_ln11' <Predicate = (!icmp_ln11)> <Delay = 0.46>
ST_1 : Operation 65 [1/1] (0.46ns)   --->   "%store_ln11 = store i2 %select_ln11_1, i2 %m" [transformer.cpp:11]   --->   Operation 65 'store' 'store_ln11' <Predicate = (!icmp_ln11)> <Delay = 0.46>
ST_1 : Operation 66 [1/1] (0.46ns)   --->   "%store_ln12 = store i2 %add_ln12, i2 %o" [transformer.cpp:12]   --->   Operation 66 'store' 'store_ln12' <Predicate = (!icmp_ln11)> <Delay = 0.46>

State 2 <SV = 1> <Delay = 6.64>
ST_2 : Operation 67 [1/1] (0.00ns)   --->   "%zext_ln13 = zext i2 %select_ln11_1" [transformer.cpp:13]   --->   Operation 67 'zext' 'zext_ln13' <Predicate = (!icmp_ln11)> <Delay = 0.00>
ST_2 : Operation 68 [1/1] (0.00ns)   --->   "%p_shl3_cast = bitconcatenate i4 @_ssdm_op_BitConcatenate.i4.i2.i2, i2 %select_ln11_1, i2 0" [transformer.cpp:13]   --->   Operation 68 'bitconcatenate' 'p_shl3_cast' <Predicate = (!icmp_ln11)> <Delay = 0.00>
ST_2 : Operation 69 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%sub_ln13 = sub i4 %p_shl3_cast, i4 %zext_ln13" [transformer.cpp:13]   --->   Operation 69 'sub' 'sub_ln13' <Predicate = (!icmp_ln11)> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.23> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_2 : Operation 70 [1/2] (0.73ns)   --->   "%queries_load = load i4 %queries_addr" [transformer.cpp:11]   --->   Operation 70 'load' 'queries_load' <Predicate = (!icmp_ln11)> <Delay = 0.73> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.73> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 9> <RAM>
ST_2 : Operation 71 [1/1] (0.00ns)   --->   "%bitcast_ln11 = bitcast i32 %queries_load" [transformer.cpp:11]   --->   Operation 71 'bitcast' 'bitcast_ln11' <Predicate = (!icmp_ln11)> <Delay = 0.00>
ST_2 : Operation 72 [1/2] (0.73ns)   --->   "%queries_load_1 = load i4 %queries_addr_1" [transformer.cpp:11]   --->   Operation 72 'load' 'queries_load_1' <Predicate = (!icmp_ln11)> <Delay = 0.73> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.73> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 9> <RAM>
ST_2 : Operation 73 [1/1] (0.00ns)   --->   "%bitcast_ln11_1 = bitcast i32 %queries_load_1" [transformer.cpp:11]   --->   Operation 73 'bitcast' 'bitcast_ln11_1' <Predicate = (!icmp_ln11)> <Delay = 0.00>
ST_2 : Operation 74 [1/1] (0.80ns)   --->   "%add_ln11_2 = add i4 %select_ln11_2, i4 2" [transformer.cpp:11]   --->   Operation 74 'add' 'add_ln11_2' <Predicate = (!icmp_ln11)> <Delay = 0.80> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.80> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 75 [1/1] (0.00ns)   --->   "%zext_ln19_4 = zext i4 %add_ln11_2" [transformer.cpp:19]   --->   Operation 75 'zext' 'zext_ln19_4' <Predicate = (!icmp_ln11)> <Delay = 0.00>
ST_2 : Operation 76 [1/1] (0.00ns)   --->   "%queries_addr_2 = getelementptr i32 %queries, i64 0, i64 %zext_ln19_4" [transformer.cpp:19]   --->   Operation 76 'getelementptr' 'queries_addr_2' <Predicate = (!icmp_ln11)> <Delay = 0.00>
ST_2 : Operation 77 [2/2] (0.73ns)   --->   "%queries_load_2 = load i4 %queries_addr_2" [transformer.cpp:11]   --->   Operation 77 'load' 'queries_load_2' <Predicate = (!icmp_ln11)> <Delay = 0.73> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.73> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 9> <RAM>
ST_2 : Operation 78 [1/1] (0.00ns)   --->   "%zext_ln13_2 = zext i2 %select_ln11" [transformer.cpp:13]   --->   Operation 78 'zext' 'zext_ln13_2' <Predicate = (!icmp_ln11)> <Delay = 0.00>
ST_2 : Operation 79 [1/1] (0.46ns) (root node of TernaryAdder)   --->   "%add_ln13 = add i4 %sub_ln13, i4 %zext_ln13_2" [transformer.cpp:13]   --->   Operation 79 'add' 'add_ln13' <Predicate = (!icmp_ln11)> <Delay = 0.46> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.23> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_2 : Operation 80 [1/1] (0.80ns)   --->   "%add_ln19_1 = add i4 %zext_ln13_2, i4 6" [transformer.cpp:19]   --->   Operation 80 'add' 'add_ln19_1' <Predicate = (!icmp_ln11)> <Delay = 0.80> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.80> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 81 [1/1] (0.00ns)   --->   "%zext_ln19_6 = zext i4 %add_ln19_1" [transformer.cpp:19]   --->   Operation 81 'zext' 'zext_ln19_6' <Predicate = (!icmp_ln11)> <Delay = 0.00>
ST_2 : Operation 82 [1/1] (0.00ns)   --->   "%keys_t_addr_2 = getelementptr i32 %keys_t, i64 0, i64 %zext_ln19_6" [transformer.cpp:19]   --->   Operation 82 'getelementptr' 'keys_t_addr_2' <Predicate = (!icmp_ln11)> <Delay = 0.00>
ST_2 : Operation 83 [1/2] (0.73ns)   --->   "%keys_t_load = load i4 %keys_t_addr" [transformer.cpp:19]   --->   Operation 83 'load' 'keys_t_load' <Predicate = (!icmp_ln11)> <Delay = 0.73> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.73> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 9> <RAM>
ST_2 : Operation 84 [1/1] (0.00ns)   --->   "%bitcast_ln19_1 = bitcast i32 %keys_t_load" [transformer.cpp:19]   --->   Operation 84 'bitcast' 'bitcast_ln19_1' <Predicate = (!icmp_ln11)> <Delay = 0.00>
ST_2 : Operation 85 [2/2] (5.91ns)   --->   "%mul = fmul i32 %bitcast_ln11, i32 %bitcast_ln19_1" [transformer.cpp:19]   --->   Operation 85 'fmul' 'mul' <Predicate = (!icmp_ln11)> <Delay = 5.91> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 1> <II = 1> <Delay = 5.91> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 86 [1/2] (0.73ns)   --->   "%keys_t_load_1 = load i4 %keys_t_addr_1" [transformer.cpp:19]   --->   Operation 86 'load' 'keys_t_load_1' <Predicate = (!icmp_ln11)> <Delay = 0.73> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.73> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 9> <RAM>
ST_2 : Operation 87 [1/1] (0.00ns)   --->   "%bitcast_ln19_2 = bitcast i32 %keys_t_load_1" [transformer.cpp:19]   --->   Operation 87 'bitcast' 'bitcast_ln19_2' <Predicate = (!icmp_ln11)> <Delay = 0.00>
ST_2 : Operation 88 [2/2] (5.91ns)   --->   "%mul_1 = fmul i32 %bitcast_ln11_1, i32 %bitcast_ln19_2" [transformer.cpp:19]   --->   Operation 88 'fmul' 'mul_1' <Predicate = (!icmp_ln11)> <Delay = 5.91> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 1> <II = 1> <Delay = 5.91> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 89 [2/2] (0.73ns)   --->   "%keys_t_load_2 = load i4 %keys_t_addr_2" [transformer.cpp:19]   --->   Operation 89 'load' 'keys_t_load_2' <Predicate = (!icmp_ln11)> <Delay = 0.73> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.73> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 9> <RAM>

State 3 <SV = 2> <Delay = 6.64>
ST_3 : Operation 90 [1/2] (0.73ns)   --->   "%queries_load_2 = load i4 %queries_addr_2" [transformer.cpp:11]   --->   Operation 90 'load' 'queries_load_2' <Predicate = true> <Delay = 0.73> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.73> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 9> <RAM>
ST_3 : Operation 91 [1/1] (0.00ns)   --->   "%bitcast_ln11_2 = bitcast i32 %queries_load_2" [transformer.cpp:11]   --->   Operation 91 'bitcast' 'bitcast_ln11_2' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 92 [1/2] (5.91ns)   --->   "%mul = fmul i32 %bitcast_ln11, i32 %bitcast_ln19_1" [transformer.cpp:19]   --->   Operation 92 'fmul' 'mul' <Predicate = true> <Delay = 5.91> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 1> <II = 1> <Delay = 5.91> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 93 [1/2] (5.91ns)   --->   "%mul_1 = fmul i32 %bitcast_ln11_1, i32 %bitcast_ln19_2" [transformer.cpp:19]   --->   Operation 93 'fmul' 'mul_1' <Predicate = true> <Delay = 5.91> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 1> <II = 1> <Delay = 5.91> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 94 [1/2] (0.73ns)   --->   "%keys_t_load_2 = load i4 %keys_t_addr_2" [transformer.cpp:19]   --->   Operation 94 'load' 'keys_t_load_2' <Predicate = true> <Delay = 0.73> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.73> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 9> <RAM>
ST_3 : Operation 95 [1/1] (0.00ns)   --->   "%bitcast_ln19_3 = bitcast i32 %keys_t_load_2" [transformer.cpp:19]   --->   Operation 95 'bitcast' 'bitcast_ln19_3' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 96 [2/2] (5.91ns)   --->   "%mul_2 = fmul i32 %bitcast_ln11_2, i32 %bitcast_ln19_3" [transformer.cpp:19]   --->   Operation 96 'fmul' 'mul_2' <Predicate = true> <Delay = 5.91> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 1> <II = 1> <Delay = 5.91> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>

State 4 <SV = 3> <Delay = 7.29>
ST_4 : Operation 97 [3/3] (7.29ns)   --->   "%add = fadd i32 %mul, i32 0" [transformer.cpp:19]   --->   Operation 97 'fadd' 'add' <Predicate = true> <Delay = 7.29> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 2> <II = 1> <Delay = 7.29> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 98 [1/2] (5.91ns)   --->   "%mul_2 = fmul i32 %bitcast_ln11_2, i32 %bitcast_ln19_3" [transformer.cpp:19]   --->   Operation 98 'fmul' 'mul_2' <Predicate = true> <Delay = 5.91> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 1> <II = 1> <Delay = 5.91> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>

State 5 <SV = 4> <Delay = 7.29>
ST_5 : Operation 99 [2/3] (7.29ns)   --->   "%add = fadd i32 %mul, i32 0" [transformer.cpp:19]   --->   Operation 99 'fadd' 'add' <Predicate = true> <Delay = 7.29> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 2> <II = 1> <Delay = 7.29> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 6 <SV = 5> <Delay = 7.29>
ST_6 : Operation 100 [1/3] (7.29ns)   --->   "%add = fadd i32 %mul, i32 0" [transformer.cpp:19]   --->   Operation 100 'fadd' 'add' <Predicate = true> <Delay = 7.29> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 2> <II = 1> <Delay = 7.29> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 7 <SV = 6> <Delay = 7.29>
ST_7 : Operation 101 [3/3] (7.29ns)   --->   "%add_1 = fadd i32 %add, i32 %mul_1" [transformer.cpp:19]   --->   Operation 101 'fadd' 'add_1' <Predicate = true> <Delay = 7.29> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 2> <II = 1> <Delay = 7.29> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 8 <SV = 7> <Delay = 7.29>
ST_8 : Operation 102 [2/3] (7.29ns)   --->   "%add_1 = fadd i32 %add, i32 %mul_1" [transformer.cpp:19]   --->   Operation 102 'fadd' 'add_1' <Predicate = true> <Delay = 7.29> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 2> <II = 1> <Delay = 7.29> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 9 <SV = 8> <Delay = 7.29>
ST_9 : Operation 103 [1/3] (7.29ns)   --->   "%add_1 = fadd i32 %add, i32 %mul_1" [transformer.cpp:19]   --->   Operation 103 'fadd' 'add_1' <Predicate = true> <Delay = 7.29> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 2> <II = 1> <Delay = 7.29> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 10 <SV = 9> <Delay = 7.29>
ST_10 : Operation 104 [3/3] (7.29ns)   --->   "%add_2 = fadd i32 %add_1, i32 %mul_2" [transformer.cpp:19]   --->   Operation 104 'fadd' 'add_2' <Predicate = true> <Delay = 7.29> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 2> <II = 1> <Delay = 7.29> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 11 <SV = 10> <Delay = 7.29>
ST_11 : Operation 105 [2/3] (7.29ns)   --->   "%add_2 = fadd i32 %add_1, i32 %mul_2" [transformer.cpp:19]   --->   Operation 105 'fadd' 'add_2' <Predicate = true> <Delay = 7.29> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 2> <II = 1> <Delay = 7.29> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_11 : Operation 116 [1/1] (0.00ns)   --->   "%ret_ln23 = ret" [transformer.cpp:23]   --->   Operation 116 'ret' 'ret_ln23' <Predicate = (icmp_ln11)> <Delay = 0.00>

State 12 <SV = 11> <Delay = 7.29>
ST_12 : Operation 106 [1/3] (7.29ns)   --->   "%add_2 = fadd i32 %add_1, i32 %mul_2" [transformer.cpp:19]   --->   Operation 106 'fadd' 'add_2' <Predicate = true> <Delay = 7.29> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 2> <II = 1> <Delay = 7.29> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 13 <SV = 12> <Delay = 0.73>
ST_13 : Operation 107 [1/1] (0.00ns)   --->   "%specloopname_ln0 = specloopname void @_ssdm_op_SpecLoopName, void @LOOP1_LOOP2_str"   --->   Operation 107 'specloopname' 'specloopname_ln0' <Predicate = true> <Delay = 0.00>
ST_13 : Operation 108 [1/1] (0.00ns)   --->   "%empty = speclooptripcount i32 @_ssdm_op_SpecLoopTripCount, i64 9, i64 9, i64 9"   --->   Operation 108 'speclooptripcount' 'empty' <Predicate = true> <Delay = 0.00>
ST_13 : Operation 109 [1/1] (0.00ns)   --->   "%specpipeline_ln0 = specpipeline void @_ssdm_op_SpecPipeline, i32 4294967295, i32 0, i32 1, i32 0, void @p_str"   --->   Operation 109 'specpipeline' 'specpipeline_ln0' <Predicate = true> <Delay = 0.00>
ST_13 : Operation 110 [1/1] (0.00ns)   --->   "%zext_ln13_3 = zext i4 %add_ln13" [transformer.cpp:13]   --->   Operation 110 'zext' 'zext_ln13_3' <Predicate = true> <Delay = 0.00>
ST_13 : Operation 111 [1/1] (0.00ns)   --->   "%score_m_addr = getelementptr i32 %score_m, i64 0, i64 %zext_ln13_3" [transformer.cpp:13]   --->   Operation 111 'getelementptr' 'score_m_addr' <Predicate = true> <Delay = 0.00>
ST_13 : Operation 112 [1/1] (0.00ns)   --->   "%specloopname_ln12 = specloopname void @_ssdm_op_SpecLoopName, void @empty_2" [transformer.cpp:12]   --->   Operation 112 'specloopname' 'specloopname_ln12' <Predicate = true> <Delay = 0.00>
ST_13 : Operation 113 [1/1] (0.00ns)   --->   "%bitcast_ln19 = bitcast i32 %add_2" [transformer.cpp:19]   --->   Operation 113 'bitcast' 'bitcast_ln19' <Predicate = true> <Delay = 0.00>
ST_13 : Operation 114 [1/1] (0.73ns)   --->   "%store_ln19 = store i32 %bitcast_ln19, i4 %score_m_addr" [transformer.cpp:19]   --->   Operation 114 'store' 'store_ln19' <Predicate = true> <Delay = 0.73> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.73> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 9> <RAM>
ST_13 : Operation 115 [1/1] (0.00ns)   --->   "%br_ln0 = br void"   --->   Operation 115 'br' 'br_ln0' <Predicate = true> <Delay = 0.00>


============================================================
+ Verbose Summary: Binding
============================================================
STG Binding: 
---------------- STG Properties BEGIN ----------------
- Is combinational: 0
- Is one-state seq: 0
- Is datapath-only: 0
- Is pipelined: 0
- Is top level: 1
Port [ Return ] is wired: 1; IO mode=ap_ctrl_hs:ce=0
Port [ score_m]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=1; pingpong=0; private_global=0; MemPort=[03]; IO mode=ap_memory:ce=0
Port [ queries]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=1; pingpong=0; private_global=0; MemPort=[11]; IO mode=ap_memory:ce=0
Port [ keys_t]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=1; pingpong=0; private_global=0; MemPort=[11]; IO mode=ap_memory:ce=0
---------------- STG Properties END ------------------

---------------- Datapath Model BEGIN ----------------

<LifeTime>
<method=bitvector/>
o                   (alloca           ) [ 01000000000000]
m                   (alloca           ) [ 01000000000000]
indvar_flatten      (alloca           ) [ 01000000000000]
spectopmodule_ln0   (spectopmodule    ) [ 00000000000000]
specinterface_ln0   (specinterface    ) [ 00000000000000]
specbitsmap_ln0     (specbitsmap      ) [ 00000000000000]
specinterface_ln0   (specinterface    ) [ 00000000000000]
specbitsmap_ln0     (specbitsmap      ) [ 00000000000000]
specinterface_ln0   (specinterface    ) [ 00000000000000]
specbitsmap_ln0     (specbitsmap      ) [ 00000000000000]
store_ln11          (store            ) [ 00000000000000]
store_ln11          (store            ) [ 00000000000000]
store_ln11          (store            ) [ 00000000000000]
br_ln11             (br               ) [ 00000000000000]
m_1                 (load             ) [ 00000000000000]
indvar_flatten_load (load             ) [ 00000000000000]
zext_ln19           (zext             ) [ 00000000000000]
tmp                 (bitconcatenate   ) [ 00000000000000]
sub_ln19            (sub              ) [ 00000000000000]
specpipeline_ln0    (specpipeline     ) [ 00000000000000]
icmp_ln11           (icmp             ) [ 01111111111100]
add_ln11_3          (add              ) [ 00000000000000]
br_ln11             (br               ) [ 00000000000000]
o_load              (load             ) [ 00000000000000]
add_ln11            (add              ) [ 00000000000000]
icmp_ln12           (icmp             ) [ 00000000000000]
select_ln11         (select           ) [ 00100000000000]
zext_ln19_1         (zext             ) [ 00000000000000]
tmp_1               (bitconcatenate   ) [ 00000000000000]
sub_ln19_1          (sub              ) [ 00000000000000]
select_ln11_1       (select           ) [ 00100000000000]
select_ln11_2       (select           ) [ 00100000000000]
zext_ln19_2         (zext             ) [ 00000000000000]
queries_addr        (getelementptr    ) [ 00100000000000]
add_ln11_1          (add              ) [ 00000000000000]
zext_ln19_3         (zext             ) [ 00000000000000]
queries_addr_1      (getelementptr    ) [ 00100000000000]
o_cast              (zext             ) [ 00000000000000]
zext_ln13_1         (zext             ) [ 00000000000000]
keys_t_addr         (getelementptr    ) [ 00100000000000]
add_ln19            (add              ) [ 00000000000000]
zext_ln19_5         (zext             ) [ 00000000000000]
keys_t_addr_1       (getelementptr    ) [ 00100000000000]
add_ln12            (add              ) [ 00000000000000]
store_ln11          (store            ) [ 00000000000000]
store_ln11          (store            ) [ 00000000000000]
store_ln12          (store            ) [ 00000000000000]
zext_ln13           (zext             ) [ 00000000000000]
p_shl3_cast         (bitconcatenate   ) [ 00000000000000]
sub_ln13            (sub              ) [ 00000000000000]
queries_load        (load             ) [ 00000000000000]
bitcast_ln11        (bitcast          ) [ 01010000000000]
queries_load_1      (load             ) [ 00000000000000]
bitcast_ln11_1      (bitcast          ) [ 01010000000000]
add_ln11_2          (add              ) [ 00000000000000]
zext_ln19_4         (zext             ) [ 00000000000000]
queries_addr_2      (getelementptr    ) [ 01010000000000]
zext_ln13_2         (zext             ) [ 00000000000000]
add_ln13            (add              ) [ 01111111111111]
add_ln19_1          (add              ) [ 00000000000000]
zext_ln19_6         (zext             ) [ 00000000000000]
keys_t_addr_2       (getelementptr    ) [ 01010000000000]
keys_t_load         (load             ) [ 00000000000000]
bitcast_ln19_1      (bitcast          ) [ 01010000000000]
keys_t_load_1       (load             ) [ 00000000000000]
bitcast_ln19_2      (bitcast          ) [ 01010000000000]
queries_load_2      (load             ) [ 00000000000000]
bitcast_ln11_2      (bitcast          ) [ 00101000000000]
mul                 (fmul             ) [ 01101110000000]
mul_1               (fmul             ) [ 01101111110000]
keys_t_load_2       (load             ) [ 00000000000000]
bitcast_ln19_3      (bitcast          ) [ 00101000000000]
mul_2               (fmul             ) [ 01100111111110]
add                 (fadd             ) [ 01100001110000]
add_1               (fadd             ) [ 01100000001110]
add_2               (fadd             ) [ 01000000000001]
specloopname_ln0    (specloopname     ) [ 00000000000000]
empty               (speclooptripcount) [ 00000000000000]
specpipeline_ln0    (specpipeline     ) [ 00000000000000]
zext_ln13_3         (zext             ) [ 00000000000000]
score_m_addr        (getelementptr    ) [ 00000000000000]
specloopname_ln12   (specloopname     ) [ 00000000000000]
bitcast_ln19        (bitcast          ) [ 00000000000000]
store_ln19          (store            ) [ 00000000000000]
br_ln0              (br               ) [ 00000000000000]
ret_ln23            (ret              ) [ 00000000000000]
</LifeTime>

<model>

<comp_list>
<comp id="0" class="1000" name="score_m">
<pin_list>
<pin id="1" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="score_m"/><MemPortTyVec>0 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="2" class="1000" name="queries">
<pin_list>
<pin id="3" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="queries"/><MemPortTyVec>1 1 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="4" class="1000" name="keys_t">
<pin_list>
<pin id="5" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="keys_t"/><MemPortTyVec>1 1 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="6" class="1001" name="const_6">
<pin_list>
<pin id="7" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="8" class="1001" name="const_8">
<pin_list>
<pin id="9" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecTopModule"/></StgValue>
</bind>
</comp>

<comp id="10" class="1001" name="const_10">
<pin_list>
<pin id="11" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_1"/></StgValue>
</bind>
</comp>

<comp id="12" class="1001" name="const_12">
<pin_list>
<pin id="13" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecInterface"/></StgValue>
</bind>
</comp>

<comp id="14" class="1001" name="const_14">
<pin_list>
<pin id="15" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty"/></StgValue>
</bind>
</comp>

<comp id="16" class="1001" name="const_16">
<pin_list>
<pin id="17" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="18" class="1001" name="const_18">
<pin_list>
<pin id="19" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_0"/></StgValue>
</bind>
</comp>

<comp id="20" class="1001" name="const_20">
<pin_list>
<pin id="21" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="22" class="1001" name="const_22">
<pin_list>
<pin id="23" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecBitsMap"/></StgValue>
</bind>
</comp>

<comp id="24" class="1001" name="const_24">
<pin_list>
<pin id="25" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="26" class="1001" name="const_26">
<pin_list>
<pin id="27" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="28" class="1001" name="const_28">
<pin_list>
<pin id="29" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitConcatenate.i4.i2.i2"/></StgValue>
</bind>
</comp>

<comp id="30" class="1001" name="const_30">
<pin_list>
<pin id="31" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecPipeline"/></StgValue>
</bind>
</comp>

<comp id="32" class="1001" name="const_32">
<pin_list>
<pin id="33" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str"/></StgValue>
</bind>
</comp>

<comp id="34" class="1001" name="const_34">
<pin_list>
<pin id="35" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="36" class="1001" name="const_36">
<pin_list>
<pin id="37" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="38" class="1001" name="const_38">
<pin_list>
<pin id="39" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="40" class="1001" name="const_40">
<pin_list>
<pin id="41" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="42" class="1001" name="const_42">
<pin_list>
<pin id="43" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="44" class="1001" name="const_44">
<pin_list>
<pin id="45" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="46" class="1001" name="const_46">
<pin_list>
<pin id="47" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="48" class="1001" name="const_48">
<pin_list>
<pin id="49" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="50" class="1001" name="const_50">
<pin_list>
<pin id="51" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="52" class="1001" name="const_52">
<pin_list>
<pin id="53" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecLoopName"/></StgValue>
</bind>
</comp>

<comp id="54" class="1001" name="const_54">
<pin_list>
<pin id="55" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="LOOP1_LOOP2_str"/></StgValue>
</bind>
</comp>

<comp id="56" class="1001" name="const_56">
<pin_list>
<pin id="57" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecLoopTripCount"/></StgValue>
</bind>
</comp>

<comp id="58" class="1001" name="const_58">
<pin_list>
<pin id="59" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="60" class="1001" name="const_60">
<pin_list>
<pin id="61" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_2"/></StgValue>
</bind>
</comp>

<comp id="62" class="1004" name="o_fu_62">
<pin_list>
<pin id="63" dir="0" index="0" bw="1" slack="0"/>
<pin id="64" dir="1" index="1" bw="2" slack="0"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="o/1 "/>
</bind>
</comp>

<comp id="66" class="1004" name="m_fu_66">
<pin_list>
<pin id="67" dir="0" index="0" bw="1" slack="0"/>
<pin id="68" dir="1" index="1" bw="2" slack="0"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="m/1 "/>
</bind>
</comp>

<comp id="70" class="1004" name="indvar_flatten_fu_70">
<pin_list>
<pin id="71" dir="0" index="0" bw="1" slack="0"/>
<pin id="72" dir="1" index="1" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="indvar_flatten/1 "/>
</bind>
</comp>

<comp id="74" class="1004" name="queries_addr_gep_fu_74">
<pin_list>
<pin id="75" dir="0" index="0" bw="32" slack="0"/>
<pin id="76" dir="0" index="1" bw="1" slack="0"/>
<pin id="77" dir="0" index="2" bw="4" slack="0"/>
<pin id="78" dir="1" index="3" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="queries_addr/1 "/>
</bind>
</comp>

<comp id="81" class="1004" name="grp_access_fu_81">
<pin_list>
<pin id="82" dir="0" index="0" bw="4" slack="0"/>
<pin id="83" dir="0" index="1" bw="32" slack="2147483647"/>
<pin id="84" dir="0" index="2" bw="0" slack="0"/>
<pin id="86" dir="0" index="4" bw="4" slack="2147483647"/>
<pin id="87" dir="0" index="5" bw="32" slack="2147483647"/>
<pin id="88" dir="0" index="6" bw="0" slack="2147483647"/>
<pin id="85" dir="1" index="3" bw="32" slack="0"/>
<pin id="89" dir="1" index="7" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="queries_load/1 queries_load_1/1 queries_load_2/2 "/>
</bind>
</comp>

<comp id="91" class="1004" name="queries_addr_1_gep_fu_91">
<pin_list>
<pin id="92" dir="0" index="0" bw="32" slack="0"/>
<pin id="93" dir="0" index="1" bw="1" slack="0"/>
<pin id="94" dir="0" index="2" bw="4" slack="0"/>
<pin id="95" dir="1" index="3" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="queries_addr_1/1 "/>
</bind>
</comp>

<comp id="99" class="1004" name="keys_t_addr_gep_fu_99">
<pin_list>
<pin id="100" dir="0" index="0" bw="32" slack="0"/>
<pin id="101" dir="0" index="1" bw="1" slack="0"/>
<pin id="102" dir="0" index="2" bw="2" slack="0"/>
<pin id="103" dir="1" index="3" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="keys_t_addr/1 "/>
</bind>
</comp>

<comp id="106" class="1004" name="keys_t_addr_1_gep_fu_106">
<pin_list>
<pin id="107" dir="0" index="0" bw="32" slack="0"/>
<pin id="108" dir="0" index="1" bw="1" slack="0"/>
<pin id="109" dir="0" index="2" bw="3" slack="0"/>
<pin id="110" dir="1" index="3" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="keys_t_addr_1/1 "/>
</bind>
</comp>

<comp id="113" class="1004" name="grp_access_fu_113">
<pin_list>
<pin id="114" dir="0" index="0" bw="4" slack="0"/>
<pin id="115" dir="0" index="1" bw="32" slack="2147483647"/>
<pin id="116" dir="0" index="2" bw="0" slack="0"/>
<pin id="118" dir="0" index="4" bw="4" slack="2147483647"/>
<pin id="119" dir="0" index="5" bw="32" slack="2147483647"/>
<pin id="120" dir="0" index="6" bw="0" slack="2147483647"/>
<pin id="117" dir="1" index="3" bw="32" slack="0"/>
<pin id="121" dir="1" index="7" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="keys_t_load/1 keys_t_load_1/1 keys_t_load_2/2 "/>
</bind>
</comp>

<comp id="124" class="1004" name="queries_addr_2_gep_fu_124">
<pin_list>
<pin id="125" dir="0" index="0" bw="32" slack="0"/>
<pin id="126" dir="0" index="1" bw="1" slack="0"/>
<pin id="127" dir="0" index="2" bw="4" slack="0"/>
<pin id="128" dir="1" index="3" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="queries_addr_2/2 "/>
</bind>
</comp>

<comp id="132" class="1004" name="keys_t_addr_2_gep_fu_132">
<pin_list>
<pin id="133" dir="0" index="0" bw="32" slack="0"/>
<pin id="134" dir="0" index="1" bw="1" slack="0"/>
<pin id="135" dir="0" index="2" bw="4" slack="0"/>
<pin id="136" dir="1" index="3" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="keys_t_addr_2/2 "/>
</bind>
</comp>

<comp id="140" class="1004" name="score_m_addr_gep_fu_140">
<pin_list>
<pin id="141" dir="0" index="0" bw="32" slack="0"/>
<pin id="142" dir="0" index="1" bw="1" slack="0"/>
<pin id="143" dir="0" index="2" bw="4" slack="0"/>
<pin id="144" dir="1" index="3" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="score_m_addr/13 "/>
</bind>
</comp>

<comp id="147" class="1004" name="store_ln19_access_fu_147">
<pin_list>
<pin id="148" dir="0" index="0" bw="4" slack="0"/>
<pin id="149" dir="0" index="1" bw="32" slack="0"/>
<pin id="150" dir="0" index="2" bw="0" slack="2147483647"/>
<pin id="151" dir="1" index="3" bw="32" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln19/13 "/>
</bind>
</comp>

<comp id="153" class="1004" name="grp_fu_153">
<pin_list>
<pin id="154" dir="0" index="0" bw="32" slack="1"/>
<pin id="155" dir="0" index="1" bw="32" slack="0"/>
<pin id="156" dir="1" index="2" bw="32" slack="1"/>
</pin_list>
<bind>
<opcode="fadd(9) " fcode="fadd"/>
<opset="add/4 add_1/7 "/>
</bind>
</comp>

<comp id="158" class="1004" name="grp_fu_158">
<pin_list>
<pin id="159" dir="0" index="0" bw="32" slack="1"/>
<pin id="160" dir="0" index="1" bw="32" slack="6"/>
<pin id="161" dir="1" index="2" bw="32" slack="1"/>
</pin_list>
<bind>
<opcode="fadd(9) " fcode="fadd"/>
<opset="add_2/10 "/>
</bind>
</comp>

<comp id="162" class="1004" name="grp_fu_162">
<pin_list>
<pin id="163" dir="0" index="0" bw="32" slack="0"/>
<pin id="164" dir="0" index="1" bw="32" slack="0"/>
<pin id="165" dir="1" index="2" bw="32" slack="1"/>
</pin_list>
<bind>
<opcode="fmul(13) " fcode="fmul"/>
<opset="mul/2 mul_2/3 "/>
</bind>
</comp>

<comp id="166" class="1004" name="grp_fu_166">
<pin_list>
<pin id="167" dir="0" index="0" bw="32" slack="0"/>
<pin id="168" dir="0" index="1" bw="32" slack="0"/>
<pin id="169" dir="1" index="2" bw="32" slack="4"/>
</pin_list>
<bind>
<opcode="fmul(13) " fcode="fmul"/>
<opset="mul_1/2 "/>
</bind>
</comp>

<comp id="170" class="1004" name="store_ln11_store_fu_170">
<pin_list>
<pin id="171" dir="0" index="0" bw="1" slack="0"/>
<pin id="172" dir="0" index="1" bw="4" slack="0"/>
<pin id="173" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln11/1 "/>
</bind>
</comp>

<comp id="175" class="1004" name="store_ln11_store_fu_175">
<pin_list>
<pin id="176" dir="0" index="0" bw="1" slack="0"/>
<pin id="177" dir="0" index="1" bw="2" slack="0"/>
<pin id="178" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln11/1 "/>
</bind>
</comp>

<comp id="180" class="1004" name="store_ln11_store_fu_180">
<pin_list>
<pin id="181" dir="0" index="0" bw="1" slack="0"/>
<pin id="182" dir="0" index="1" bw="2" slack="0"/>
<pin id="183" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln11/1 "/>
</bind>
</comp>

<comp id="185" class="1004" name="m_1_load_fu_185">
<pin_list>
<pin id="186" dir="0" index="0" bw="2" slack="0"/>
<pin id="187" dir="1" index="1" bw="2" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="m_1/1 "/>
</bind>
</comp>

<comp id="188" class="1004" name="indvar_flatten_load_load_fu_188">
<pin_list>
<pin id="189" dir="0" index="0" bw="4" slack="0"/>
<pin id="190" dir="1" index="1" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="indvar_flatten_load/1 "/>
</bind>
</comp>

<comp id="191" class="1004" name="zext_ln19_fu_191">
<pin_list>
<pin id="192" dir="0" index="0" bw="2" slack="0"/>
<pin id="193" dir="1" index="1" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln19/1 "/>
</bind>
</comp>

<comp id="195" class="1004" name="tmp_fu_195">
<pin_list>
<pin id="196" dir="0" index="0" bw="4" slack="0"/>
<pin id="197" dir="0" index="1" bw="2" slack="0"/>
<pin id="198" dir="0" index="2" bw="1" slack="0"/>
<pin id="199" dir="1" index="3" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="tmp/1 "/>
</bind>
</comp>

<comp id="203" class="1004" name="sub_ln19_fu_203">
<pin_list>
<pin id="204" dir="0" index="0" bw="4" slack="0"/>
<pin id="205" dir="0" index="1" bw="2" slack="0"/>
<pin id="206" dir="1" index="2" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="sub(10) " fcode="sub"/>
<opset="sub_ln19/1 "/>
</bind>
</comp>

<comp id="209" class="1004" name="icmp_ln11_fu_209">
<pin_list>
<pin id="210" dir="0" index="0" bw="4" slack="0"/>
<pin id="211" dir="0" index="1" bw="4" slack="0"/>
<pin id="212" dir="1" index="2" bw="1" slack="1"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln11/1 "/>
</bind>
</comp>

<comp id="215" class="1004" name="add_ln11_3_fu_215">
<pin_list>
<pin id="216" dir="0" index="0" bw="4" slack="0"/>
<pin id="217" dir="0" index="1" bw="1" slack="0"/>
<pin id="218" dir="1" index="2" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln11_3/1 "/>
</bind>
</comp>

<comp id="221" class="1004" name="o_load_load_fu_221">
<pin_list>
<pin id="222" dir="0" index="0" bw="2" slack="0"/>
<pin id="223" dir="1" index="1" bw="2" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="o_load/1 "/>
</bind>
</comp>

<comp id="224" class="1004" name="add_ln11_fu_224">
<pin_list>
<pin id="225" dir="0" index="0" bw="2" slack="0"/>
<pin id="226" dir="0" index="1" bw="1" slack="0"/>
<pin id="227" dir="1" index="2" bw="2" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln11/1 "/>
</bind>
</comp>

<comp id="230" class="1004" name="icmp_ln12_fu_230">
<pin_list>
<pin id="231" dir="0" index="0" bw="2" slack="0"/>
<pin id="232" dir="0" index="1" bw="1" slack="0"/>
<pin id="233" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln12/1 "/>
</bind>
</comp>

<comp id="236" class="1004" name="select_ln11_fu_236">
<pin_list>
<pin id="237" dir="0" index="0" bw="1" slack="0"/>
<pin id="238" dir="0" index="1" bw="1" slack="0"/>
<pin id="239" dir="0" index="2" bw="2" slack="0"/>
<pin id="240" dir="1" index="3" bw="2" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="select_ln11/1 "/>
</bind>
</comp>

<comp id="244" class="1004" name="zext_ln19_1_fu_244">
<pin_list>
<pin id="245" dir="0" index="0" bw="2" slack="0"/>
<pin id="246" dir="1" index="1" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln19_1/1 "/>
</bind>
</comp>

<comp id="248" class="1004" name="tmp_1_fu_248">
<pin_list>
<pin id="249" dir="0" index="0" bw="4" slack="0"/>
<pin id="250" dir="0" index="1" bw="2" slack="0"/>
<pin id="251" dir="0" index="2" bw="1" slack="0"/>
<pin id="252" dir="1" index="3" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="tmp_1/1 "/>
</bind>
</comp>

<comp id="256" class="1004" name="sub_ln19_1_fu_256">
<pin_list>
<pin id="257" dir="0" index="0" bw="4" slack="0"/>
<pin id="258" dir="0" index="1" bw="2" slack="0"/>
<pin id="259" dir="1" index="2" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="sub(10) " fcode="sub"/>
<opset="sub_ln19_1/1 "/>
</bind>
</comp>

<comp id="262" class="1004" name="select_ln11_1_fu_262">
<pin_list>
<pin id="263" dir="0" index="0" bw="1" slack="0"/>
<pin id="264" dir="0" index="1" bw="2" slack="0"/>
<pin id="265" dir="0" index="2" bw="2" slack="0"/>
<pin id="266" dir="1" index="3" bw="2" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="select_ln11_1/1 "/>
</bind>
</comp>

<comp id="270" class="1004" name="select_ln11_2_fu_270">
<pin_list>
<pin id="271" dir="0" index="0" bw="1" slack="0"/>
<pin id="272" dir="0" index="1" bw="4" slack="0"/>
<pin id="273" dir="0" index="2" bw="4" slack="0"/>
<pin id="274" dir="1" index="3" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="select_ln11_2/1 "/>
</bind>
</comp>

<comp id="278" class="1004" name="zext_ln19_2_fu_278">
<pin_list>
<pin id="279" dir="0" index="0" bw="4" slack="0"/>
<pin id="280" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln19_2/1 "/>
</bind>
</comp>

<comp id="283" class="1004" name="add_ln11_1_fu_283">
<pin_list>
<pin id="284" dir="0" index="0" bw="4" slack="0"/>
<pin id="285" dir="0" index="1" bw="1" slack="0"/>
<pin id="286" dir="1" index="2" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln11_1/1 "/>
</bind>
</comp>

<comp id="289" class="1004" name="zext_ln19_3_fu_289">
<pin_list>
<pin id="290" dir="0" index="0" bw="4" slack="0"/>
<pin id="291" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln19_3/1 "/>
</bind>
</comp>

<comp id="294" class="1004" name="o_cast_fu_294">
<pin_list>
<pin id="295" dir="0" index="0" bw="2" slack="0"/>
<pin id="296" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="o_cast/1 "/>
</bind>
</comp>

<comp id="299" class="1004" name="zext_ln13_1_fu_299">
<pin_list>
<pin id="300" dir="0" index="0" bw="2" slack="0"/>
<pin id="301" dir="1" index="1" bw="3" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln13_1/1 "/>
</bind>
</comp>

<comp id="303" class="1004" name="add_ln19_fu_303">
<pin_list>
<pin id="304" dir="0" index="0" bw="2" slack="0"/>
<pin id="305" dir="0" index="1" bw="3" slack="0"/>
<pin id="306" dir="1" index="2" bw="3" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln19/1 "/>
</bind>
</comp>

<comp id="309" class="1004" name="zext_ln19_5_fu_309">
<pin_list>
<pin id="310" dir="0" index="0" bw="3" slack="0"/>
<pin id="311" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln19_5/1 "/>
</bind>
</comp>

<comp id="314" class="1004" name="add_ln12_fu_314">
<pin_list>
<pin id="315" dir="0" index="0" bw="2" slack="0"/>
<pin id="316" dir="0" index="1" bw="1" slack="0"/>
<pin id="317" dir="1" index="2" bw="2" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln12/1 "/>
</bind>
</comp>

<comp id="320" class="1004" name="store_ln11_store_fu_320">
<pin_list>
<pin id="321" dir="0" index="0" bw="4" slack="0"/>
<pin id="322" dir="0" index="1" bw="4" slack="0"/>
<pin id="323" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln11/1 "/>
</bind>
</comp>

<comp id="325" class="1004" name="store_ln11_store_fu_325">
<pin_list>
<pin id="326" dir="0" index="0" bw="2" slack="0"/>
<pin id="327" dir="0" index="1" bw="2" slack="0"/>
<pin id="328" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln11/1 "/>
</bind>
</comp>

<comp id="330" class="1004" name="store_ln12_store_fu_330">
<pin_list>
<pin id="331" dir="0" index="0" bw="2" slack="0"/>
<pin id="332" dir="0" index="1" bw="2" slack="0"/>
<pin id="333" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln12/1 "/>
</bind>
</comp>

<comp id="335" class="1004" name="zext_ln13_fu_335">
<pin_list>
<pin id="336" dir="0" index="0" bw="2" slack="1"/>
<pin id="337" dir="1" index="1" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln13/2 "/>
</bind>
</comp>

<comp id="338" class="1004" name="p_shl3_cast_fu_338">
<pin_list>
<pin id="339" dir="0" index="0" bw="4" slack="0"/>
<pin id="340" dir="0" index="1" bw="2" slack="1"/>
<pin id="341" dir="0" index="2" bw="1" slack="0"/>
<pin id="342" dir="1" index="3" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="p_shl3_cast/2 "/>
</bind>
</comp>

<comp id="345" class="1004" name="sub_ln13_fu_345">
<pin_list>
<pin id="346" dir="0" index="0" bw="4" slack="0"/>
<pin id="347" dir="0" index="1" bw="2" slack="0"/>
<pin id="348" dir="1" index="2" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="sub(10) " fcode="sub"/>
<opset="sub_ln13/2 "/>
</bind>
</comp>

<comp id="351" class="1004" name="bitcast_ln11_fu_351">
<pin_list>
<pin id="352" dir="0" index="0" bw="32" slack="0"/>
<pin id="353" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="bitcast(44) " fcode="bitcast"/>
<opset="bitcast_ln11/2 "/>
</bind>
</comp>

<comp id="356" class="1004" name="bitcast_ln11_1_fu_356">
<pin_list>
<pin id="357" dir="0" index="0" bw="32" slack="0"/>
<pin id="358" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="bitcast(44) " fcode="bitcast"/>
<opset="bitcast_ln11_1/2 "/>
</bind>
</comp>

<comp id="361" class="1004" name="add_ln11_2_fu_361">
<pin_list>
<pin id="362" dir="0" index="0" bw="4" slack="1"/>
<pin id="363" dir="0" index="1" bw="3" slack="0"/>
<pin id="364" dir="1" index="2" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln11_2/2 "/>
</bind>
</comp>

<comp id="366" class="1004" name="zext_ln19_4_fu_366">
<pin_list>
<pin id="367" dir="0" index="0" bw="4" slack="0"/>
<pin id="368" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln19_4/2 "/>
</bind>
</comp>

<comp id="371" class="1004" name="zext_ln13_2_fu_371">
<pin_list>
<pin id="372" dir="0" index="0" bw="2" slack="1"/>
<pin id="373" dir="1" index="1" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln13_2/2 "/>
</bind>
</comp>

<comp id="374" class="1004" name="add_ln13_fu_374">
<pin_list>
<pin id="375" dir="0" index="0" bw="4" slack="0"/>
<pin id="376" dir="0" index="1" bw="2" slack="0"/>
<pin id="377" dir="1" index="2" bw="4" slack="11"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln13/2 "/>
</bind>
</comp>

<comp id="380" class="1004" name="add_ln19_1_fu_380">
<pin_list>
<pin id="381" dir="0" index="0" bw="2" slack="0"/>
<pin id="382" dir="0" index="1" bw="4" slack="0"/>
<pin id="383" dir="1" index="2" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln19_1/2 "/>
</bind>
</comp>

<comp id="386" class="1004" name="zext_ln19_6_fu_386">
<pin_list>
<pin id="387" dir="0" index="0" bw="4" slack="0"/>
<pin id="388" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln19_6/2 "/>
</bind>
</comp>

<comp id="391" class="1004" name="bitcast_ln19_1_fu_391">
<pin_list>
<pin id="392" dir="0" index="0" bw="32" slack="0"/>
<pin id="393" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="bitcast(44) " fcode="bitcast"/>
<opset="bitcast_ln19_1/2 "/>
</bind>
</comp>

<comp id="396" class="1004" name="bitcast_ln19_2_fu_396">
<pin_list>
<pin id="397" dir="0" index="0" bw="32" slack="0"/>
<pin id="398" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="bitcast(44) " fcode="bitcast"/>
<opset="bitcast_ln19_2/2 "/>
</bind>
</comp>

<comp id="401" class="1004" name="bitcast_ln11_2_fu_401">
<pin_list>
<pin id="402" dir="0" index="0" bw="32" slack="0"/>
<pin id="403" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="bitcast(44) " fcode="bitcast"/>
<opset="bitcast_ln11_2/3 "/>
</bind>
</comp>

<comp id="406" class="1004" name="bitcast_ln19_3_fu_406">
<pin_list>
<pin id="407" dir="0" index="0" bw="32" slack="0"/>
<pin id="408" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="bitcast(44) " fcode="bitcast"/>
<opset="bitcast_ln19_3/3 "/>
</bind>
</comp>

<comp id="411" class="1004" name="zext_ln13_3_fu_411">
<pin_list>
<pin id="412" dir="0" index="0" bw="4" slack="11"/>
<pin id="413" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln13_3/13 "/>
</bind>
</comp>

<comp id="415" class="1004" name="bitcast_ln19_fu_415">
<pin_list>
<pin id="416" dir="0" index="0" bw="32" slack="1"/>
<pin id="417" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="bitcast(44) " fcode="bitcast"/>
<opset="bitcast_ln19/13 "/>
</bind>
</comp>

<comp id="419" class="1005" name="o_reg_419">
<pin_list>
<pin id="420" dir="0" index="0" bw="2" slack="0"/>
<pin id="421" dir="1" index="1" bw="2" slack="0"/>
</pin_list>
<bind>
<opset="o "/>
</bind>
</comp>

<comp id="426" class="1005" name="m_reg_426">
<pin_list>
<pin id="427" dir="0" index="0" bw="2" slack="0"/>
<pin id="428" dir="1" index="1" bw="2" slack="0"/>
</pin_list>
<bind>
<opset="m "/>
</bind>
</comp>

<comp id="433" class="1005" name="indvar_flatten_reg_433">
<pin_list>
<pin id="434" dir="0" index="0" bw="4" slack="0"/>
<pin id="435" dir="1" index="1" bw="4" slack="0"/>
</pin_list>
<bind>
<opset="indvar_flatten "/>
</bind>
</comp>

<comp id="440" class="1005" name="icmp_ln11_reg_440">
<pin_list>
<pin id="441" dir="0" index="0" bw="1" slack="1"/>
<pin id="442" dir="1" index="1" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opset="icmp_ln11 "/>
</bind>
</comp>

<comp id="444" class="1005" name="select_ln11_reg_444">
<pin_list>
<pin id="445" dir="0" index="0" bw="2" slack="1"/>
<pin id="446" dir="1" index="1" bw="2" slack="1"/>
</pin_list>
<bind>
<opset="select_ln11 "/>
</bind>
</comp>

<comp id="449" class="1005" name="select_ln11_1_reg_449">
<pin_list>
<pin id="450" dir="0" index="0" bw="2" slack="1"/>
<pin id="451" dir="1" index="1" bw="2" slack="1"/>
</pin_list>
<bind>
<opset="select_ln11_1 "/>
</bind>
</comp>

<comp id="455" class="1005" name="select_ln11_2_reg_455">
<pin_list>
<pin id="456" dir="0" index="0" bw="4" slack="1"/>
<pin id="457" dir="1" index="1" bw="4" slack="1"/>
</pin_list>
<bind>
<opset="select_ln11_2 "/>
</bind>
</comp>

<comp id="460" class="1005" name="queries_addr_reg_460">
<pin_list>
<pin id="461" dir="0" index="0" bw="4" slack="1"/>
<pin id="462" dir="1" index="1" bw="4" slack="1"/>
</pin_list>
<bind>
<opset="queries_addr "/>
</bind>
</comp>

<comp id="465" class="1005" name="queries_addr_1_reg_465">
<pin_list>
<pin id="466" dir="0" index="0" bw="4" slack="1"/>
<pin id="467" dir="1" index="1" bw="4" slack="1"/>
</pin_list>
<bind>
<opset="queries_addr_1 "/>
</bind>
</comp>

<comp id="470" class="1005" name="keys_t_addr_reg_470">
<pin_list>
<pin id="471" dir="0" index="0" bw="4" slack="1"/>
<pin id="472" dir="1" index="1" bw="4" slack="1"/>
</pin_list>
<bind>
<opset="keys_t_addr "/>
</bind>
</comp>

<comp id="475" class="1005" name="keys_t_addr_1_reg_475">
<pin_list>
<pin id="476" dir="0" index="0" bw="4" slack="1"/>
<pin id="477" dir="1" index="1" bw="4" slack="1"/>
</pin_list>
<bind>
<opset="keys_t_addr_1 "/>
</bind>
</comp>

<comp id="480" class="1005" name="bitcast_ln11_reg_480">
<pin_list>
<pin id="481" dir="0" index="0" bw="32" slack="1"/>
<pin id="482" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="bitcast_ln11 "/>
</bind>
</comp>

<comp id="485" class="1005" name="bitcast_ln11_1_reg_485">
<pin_list>
<pin id="486" dir="0" index="0" bw="32" slack="1"/>
<pin id="487" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="bitcast_ln11_1 "/>
</bind>
</comp>

<comp id="490" class="1005" name="queries_addr_2_reg_490">
<pin_list>
<pin id="491" dir="0" index="0" bw="4" slack="1"/>
<pin id="492" dir="1" index="1" bw="4" slack="1"/>
</pin_list>
<bind>
<opset="queries_addr_2 "/>
</bind>
</comp>

<comp id="495" class="1005" name="add_ln13_reg_495">
<pin_list>
<pin id="496" dir="0" index="0" bw="4" slack="11"/>
<pin id="497" dir="1" index="1" bw="4" slack="11"/>
</pin_list>
<bind>
<opset="add_ln13 "/>
</bind>
</comp>

<comp id="500" class="1005" name="keys_t_addr_2_reg_500">
<pin_list>
<pin id="501" dir="0" index="0" bw="4" slack="1"/>
<pin id="502" dir="1" index="1" bw="4" slack="1"/>
</pin_list>
<bind>
<opset="keys_t_addr_2 "/>
</bind>
</comp>

<comp id="505" class="1005" name="bitcast_ln19_1_reg_505">
<pin_list>
<pin id="506" dir="0" index="0" bw="32" slack="1"/>
<pin id="507" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="bitcast_ln19_1 "/>
</bind>
</comp>

<comp id="510" class="1005" name="bitcast_ln19_2_reg_510">
<pin_list>
<pin id="511" dir="0" index="0" bw="32" slack="1"/>
<pin id="512" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="bitcast_ln19_2 "/>
</bind>
</comp>

<comp id="515" class="1005" name="bitcast_ln11_2_reg_515">
<pin_list>
<pin id="516" dir="0" index="0" bw="32" slack="1"/>
<pin id="517" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="bitcast_ln11_2 "/>
</bind>
</comp>

<comp id="520" class="1005" name="mul_reg_520">
<pin_list>
<pin id="521" dir="0" index="0" bw="32" slack="1"/>
<pin id="522" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="mul "/>
</bind>
</comp>

<comp id="525" class="1005" name="mul_1_reg_525">
<pin_list>
<pin id="526" dir="0" index="0" bw="32" slack="4"/>
<pin id="527" dir="1" index="1" bw="32" slack="4"/>
</pin_list>
<bind>
<opset="mul_1 "/>
</bind>
</comp>

<comp id="530" class="1005" name="bitcast_ln19_3_reg_530">
<pin_list>
<pin id="531" dir="0" index="0" bw="32" slack="1"/>
<pin id="532" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="bitcast_ln19_3 "/>
</bind>
</comp>

<comp id="535" class="1005" name="mul_2_reg_535">
<pin_list>
<pin id="536" dir="0" index="0" bw="32" slack="6"/>
<pin id="537" dir="1" index="1" bw="32" slack="6"/>
</pin_list>
<bind>
<opset="mul_2 "/>
</bind>
</comp>

<comp id="540" class="1005" name="add_reg_540">
<pin_list>
<pin id="541" dir="0" index="0" bw="32" slack="1"/>
<pin id="542" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="add "/>
</bind>
</comp>

<comp id="545" class="1005" name="add_1_reg_545">
<pin_list>
<pin id="546" dir="0" index="0" bw="32" slack="1"/>
<pin id="547" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="add_1 "/>
</bind>
</comp>

<comp id="550" class="1005" name="add_2_reg_550">
<pin_list>
<pin id="551" dir="0" index="0" bw="32" slack="1"/>
<pin id="552" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="add_2 "/>
</bind>
</comp>

</comp_list>

<net_list>
<net id="65"><net_src comp="6" pin="0"/><net_sink comp="62" pin=0"/></net>

<net id="69"><net_src comp="6" pin="0"/><net_sink comp="66" pin=0"/></net>

<net id="73"><net_src comp="6" pin="0"/><net_sink comp="70" pin=0"/></net>

<net id="79"><net_src comp="2" pin="0"/><net_sink comp="74" pin=0"/></net>

<net id="80"><net_src comp="42" pin="0"/><net_sink comp="74" pin=1"/></net>

<net id="90"><net_src comp="74" pin="3"/><net_sink comp="81" pin=2"/></net>

<net id="96"><net_src comp="2" pin="0"/><net_sink comp="91" pin=0"/></net>

<net id="97"><net_src comp="42" pin="0"/><net_sink comp="91" pin=1"/></net>

<net id="98"><net_src comp="91" pin="3"/><net_sink comp="81" pin=0"/></net>

<net id="104"><net_src comp="4" pin="0"/><net_sink comp="99" pin=0"/></net>

<net id="105"><net_src comp="42" pin="0"/><net_sink comp="99" pin=1"/></net>

<net id="111"><net_src comp="4" pin="0"/><net_sink comp="106" pin=0"/></net>

<net id="112"><net_src comp="42" pin="0"/><net_sink comp="106" pin=1"/></net>

<net id="122"><net_src comp="99" pin="3"/><net_sink comp="113" pin=2"/></net>

<net id="123"><net_src comp="106" pin="3"/><net_sink comp="113" pin=0"/></net>

<net id="129"><net_src comp="2" pin="0"/><net_sink comp="124" pin=0"/></net>

<net id="130"><net_src comp="42" pin="0"/><net_sink comp="124" pin=1"/></net>

<net id="131"><net_src comp="124" pin="3"/><net_sink comp="81" pin=0"/></net>

<net id="137"><net_src comp="4" pin="0"/><net_sink comp="132" pin=0"/></net>

<net id="138"><net_src comp="42" pin="0"/><net_sink comp="132" pin=1"/></net>

<net id="139"><net_src comp="132" pin="3"/><net_sink comp="113" pin=0"/></net>

<net id="145"><net_src comp="0" pin="0"/><net_sink comp="140" pin=0"/></net>

<net id="146"><net_src comp="42" pin="0"/><net_sink comp="140" pin=1"/></net>

<net id="152"><net_src comp="140" pin="3"/><net_sink comp="147" pin=0"/></net>

<net id="157"><net_src comp="50" pin="0"/><net_sink comp="153" pin=1"/></net>

<net id="174"><net_src comp="24" pin="0"/><net_sink comp="170" pin=0"/></net>

<net id="179"><net_src comp="26" pin="0"/><net_sink comp="175" pin=0"/></net>

<net id="184"><net_src comp="26" pin="0"/><net_sink comp="180" pin=0"/></net>

<net id="194"><net_src comp="185" pin="1"/><net_sink comp="191" pin=0"/></net>

<net id="200"><net_src comp="28" pin="0"/><net_sink comp="195" pin=0"/></net>

<net id="201"><net_src comp="185" pin="1"/><net_sink comp="195" pin=1"/></net>

<net id="202"><net_src comp="26" pin="0"/><net_sink comp="195" pin=2"/></net>

<net id="207"><net_src comp="195" pin="3"/><net_sink comp="203" pin=0"/></net>

<net id="208"><net_src comp="191" pin="1"/><net_sink comp="203" pin=1"/></net>

<net id="213"><net_src comp="188" pin="1"/><net_sink comp="209" pin=0"/></net>

<net id="214"><net_src comp="34" pin="0"/><net_sink comp="209" pin=1"/></net>

<net id="219"><net_src comp="188" pin="1"/><net_sink comp="215" pin=0"/></net>

<net id="220"><net_src comp="36" pin="0"/><net_sink comp="215" pin=1"/></net>

<net id="228"><net_src comp="185" pin="1"/><net_sink comp="224" pin=0"/></net>

<net id="229"><net_src comp="38" pin="0"/><net_sink comp="224" pin=1"/></net>

<net id="234"><net_src comp="221" pin="1"/><net_sink comp="230" pin=0"/></net>

<net id="235"><net_src comp="40" pin="0"/><net_sink comp="230" pin=1"/></net>

<net id="241"><net_src comp="230" pin="2"/><net_sink comp="236" pin=0"/></net>

<net id="242"><net_src comp="26" pin="0"/><net_sink comp="236" pin=1"/></net>

<net id="243"><net_src comp="221" pin="1"/><net_sink comp="236" pin=2"/></net>

<net id="247"><net_src comp="224" pin="2"/><net_sink comp="244" pin=0"/></net>

<net id="253"><net_src comp="28" pin="0"/><net_sink comp="248" pin=0"/></net>

<net id="254"><net_src comp="224" pin="2"/><net_sink comp="248" pin=1"/></net>

<net id="255"><net_src comp="26" pin="0"/><net_sink comp="248" pin=2"/></net>

<net id="260"><net_src comp="248" pin="3"/><net_sink comp="256" pin=0"/></net>

<net id="261"><net_src comp="244" pin="1"/><net_sink comp="256" pin=1"/></net>

<net id="267"><net_src comp="230" pin="2"/><net_sink comp="262" pin=0"/></net>

<net id="268"><net_src comp="224" pin="2"/><net_sink comp="262" pin=1"/></net>

<net id="269"><net_src comp="185" pin="1"/><net_sink comp="262" pin=2"/></net>

<net id="275"><net_src comp="230" pin="2"/><net_sink comp="270" pin=0"/></net>

<net id="276"><net_src comp="256" pin="2"/><net_sink comp="270" pin=1"/></net>

<net id="277"><net_src comp="203" pin="2"/><net_sink comp="270" pin=2"/></net>

<net id="281"><net_src comp="270" pin="3"/><net_sink comp="278" pin=0"/></net>

<net id="282"><net_src comp="278" pin="1"/><net_sink comp="74" pin=2"/></net>

<net id="287"><net_src comp="270" pin="3"/><net_sink comp="283" pin=0"/></net>

<net id="288"><net_src comp="36" pin="0"/><net_sink comp="283" pin=1"/></net>

<net id="292"><net_src comp="283" pin="2"/><net_sink comp="289" pin=0"/></net>

<net id="293"><net_src comp="289" pin="1"/><net_sink comp="91" pin=2"/></net>

<net id="297"><net_src comp="236" pin="3"/><net_sink comp="294" pin=0"/></net>

<net id="298"><net_src comp="294" pin="1"/><net_sink comp="99" pin=2"/></net>

<net id="302"><net_src comp="236" pin="3"/><net_sink comp="299" pin=0"/></net>

<net id="307"><net_src comp="299" pin="1"/><net_sink comp="303" pin=0"/></net>

<net id="308"><net_src comp="44" pin="0"/><net_sink comp="303" pin=1"/></net>

<net id="312"><net_src comp="303" pin="2"/><net_sink comp="309" pin=0"/></net>

<net id="313"><net_src comp="309" pin="1"/><net_sink comp="106" pin=2"/></net>

<net id="318"><net_src comp="236" pin="3"/><net_sink comp="314" pin=0"/></net>

<net id="319"><net_src comp="38" pin="0"/><net_sink comp="314" pin=1"/></net>

<net id="324"><net_src comp="215" pin="2"/><net_sink comp="320" pin=0"/></net>

<net id="329"><net_src comp="262" pin="3"/><net_sink comp="325" pin=0"/></net>

<net id="334"><net_src comp="314" pin="2"/><net_sink comp="330" pin=0"/></net>

<net id="343"><net_src comp="28" pin="0"/><net_sink comp="338" pin=0"/></net>

<net id="344"><net_src comp="26" pin="0"/><net_sink comp="338" pin=2"/></net>

<net id="349"><net_src comp="338" pin="3"/><net_sink comp="345" pin=0"/></net>

<net id="350"><net_src comp="335" pin="1"/><net_sink comp="345" pin=1"/></net>

<net id="354"><net_src comp="81" pin="7"/><net_sink comp="351" pin=0"/></net>

<net id="355"><net_src comp="351" pin="1"/><net_sink comp="162" pin=0"/></net>

<net id="359"><net_src comp="81" pin="3"/><net_sink comp="356" pin=0"/></net>

<net id="360"><net_src comp="356" pin="1"/><net_sink comp="166" pin=0"/></net>

<net id="365"><net_src comp="46" pin="0"/><net_sink comp="361" pin=1"/></net>

<net id="369"><net_src comp="361" pin="2"/><net_sink comp="366" pin=0"/></net>

<net id="370"><net_src comp="366" pin="1"/><net_sink comp="124" pin=2"/></net>

<net id="378"><net_src comp="345" pin="2"/><net_sink comp="374" pin=0"/></net>

<net id="379"><net_src comp="371" pin="1"/><net_sink comp="374" pin=1"/></net>

<net id="384"><net_src comp="371" pin="1"/><net_sink comp="380" pin=0"/></net>

<net id="385"><net_src comp="48" pin="0"/><net_sink comp="380" pin=1"/></net>

<net id="389"><net_src comp="380" pin="2"/><net_sink comp="386" pin=0"/></net>

<net id="390"><net_src comp="386" pin="1"/><net_sink comp="132" pin=2"/></net>

<net id="394"><net_src comp="113" pin="7"/><net_sink comp="391" pin=0"/></net>

<net id="395"><net_src comp="391" pin="1"/><net_sink comp="162" pin=1"/></net>

<net id="399"><net_src comp="113" pin="3"/><net_sink comp="396" pin=0"/></net>

<net id="400"><net_src comp="396" pin="1"/><net_sink comp="166" pin=1"/></net>

<net id="404"><net_src comp="81" pin="3"/><net_sink comp="401" pin=0"/></net>

<net id="405"><net_src comp="401" pin="1"/><net_sink comp="162" pin=0"/></net>

<net id="409"><net_src comp="113" pin="3"/><net_sink comp="406" pin=0"/></net>

<net id="410"><net_src comp="406" pin="1"/><net_sink comp="162" pin=1"/></net>

<net id="414"><net_src comp="411" pin="1"/><net_sink comp="140" pin=2"/></net>

<net id="418"><net_src comp="415" pin="1"/><net_sink comp="147" pin=1"/></net>

<net id="422"><net_src comp="62" pin="1"/><net_sink comp="419" pin=0"/></net>

<net id="423"><net_src comp="419" pin="1"/><net_sink comp="180" pin=1"/></net>

<net id="424"><net_src comp="419" pin="1"/><net_sink comp="221" pin=0"/></net>

<net id="425"><net_src comp="419" pin="1"/><net_sink comp="330" pin=1"/></net>

<net id="429"><net_src comp="66" pin="1"/><net_sink comp="426" pin=0"/></net>

<net id="430"><net_src comp="426" pin="1"/><net_sink comp="175" pin=1"/></net>

<net id="431"><net_src comp="426" pin="1"/><net_sink comp="185" pin=0"/></net>

<net id="432"><net_src comp="426" pin="1"/><net_sink comp="325" pin=1"/></net>

<net id="436"><net_src comp="70" pin="1"/><net_sink comp="433" pin=0"/></net>

<net id="437"><net_src comp="433" pin="1"/><net_sink comp="170" pin=1"/></net>

<net id="438"><net_src comp="433" pin="1"/><net_sink comp="188" pin=0"/></net>

<net id="439"><net_src comp="433" pin="1"/><net_sink comp="320" pin=1"/></net>

<net id="443"><net_src comp="209" pin="2"/><net_sink comp="440" pin=0"/></net>

<net id="447"><net_src comp="236" pin="3"/><net_sink comp="444" pin=0"/></net>

<net id="448"><net_src comp="444" pin="1"/><net_sink comp="371" pin=0"/></net>

<net id="452"><net_src comp="262" pin="3"/><net_sink comp="449" pin=0"/></net>

<net id="453"><net_src comp="449" pin="1"/><net_sink comp="335" pin=0"/></net>

<net id="454"><net_src comp="449" pin="1"/><net_sink comp="338" pin=1"/></net>

<net id="458"><net_src comp="270" pin="3"/><net_sink comp="455" pin=0"/></net>

<net id="459"><net_src comp="455" pin="1"/><net_sink comp="361" pin=0"/></net>

<net id="463"><net_src comp="74" pin="3"/><net_sink comp="460" pin=0"/></net>

<net id="464"><net_src comp="460" pin="1"/><net_sink comp="81" pin=2"/></net>

<net id="468"><net_src comp="91" pin="3"/><net_sink comp="465" pin=0"/></net>

<net id="469"><net_src comp="465" pin="1"/><net_sink comp="81" pin=0"/></net>

<net id="473"><net_src comp="99" pin="3"/><net_sink comp="470" pin=0"/></net>

<net id="474"><net_src comp="470" pin="1"/><net_sink comp="113" pin=2"/></net>

<net id="478"><net_src comp="106" pin="3"/><net_sink comp="475" pin=0"/></net>

<net id="479"><net_src comp="475" pin="1"/><net_sink comp="113" pin=0"/></net>

<net id="483"><net_src comp="351" pin="1"/><net_sink comp="480" pin=0"/></net>

<net id="484"><net_src comp="480" pin="1"/><net_sink comp="162" pin=0"/></net>

<net id="488"><net_src comp="356" pin="1"/><net_sink comp="485" pin=0"/></net>

<net id="489"><net_src comp="485" pin="1"/><net_sink comp="166" pin=0"/></net>

<net id="493"><net_src comp="124" pin="3"/><net_sink comp="490" pin=0"/></net>

<net id="494"><net_src comp="490" pin="1"/><net_sink comp="81" pin=0"/></net>

<net id="498"><net_src comp="374" pin="2"/><net_sink comp="495" pin=0"/></net>

<net id="499"><net_src comp="495" pin="1"/><net_sink comp="411" pin=0"/></net>

<net id="503"><net_src comp="132" pin="3"/><net_sink comp="500" pin=0"/></net>

<net id="504"><net_src comp="500" pin="1"/><net_sink comp="113" pin=0"/></net>

<net id="508"><net_src comp="391" pin="1"/><net_sink comp="505" pin=0"/></net>

<net id="509"><net_src comp="505" pin="1"/><net_sink comp="162" pin=1"/></net>

<net id="513"><net_src comp="396" pin="1"/><net_sink comp="510" pin=0"/></net>

<net id="514"><net_src comp="510" pin="1"/><net_sink comp="166" pin=1"/></net>

<net id="518"><net_src comp="401" pin="1"/><net_sink comp="515" pin=0"/></net>

<net id="519"><net_src comp="515" pin="1"/><net_sink comp="162" pin=0"/></net>

<net id="523"><net_src comp="162" pin="2"/><net_sink comp="520" pin=0"/></net>

<net id="524"><net_src comp="520" pin="1"/><net_sink comp="153" pin=0"/></net>

<net id="528"><net_src comp="166" pin="2"/><net_sink comp="525" pin=0"/></net>

<net id="529"><net_src comp="525" pin="1"/><net_sink comp="153" pin=1"/></net>

<net id="533"><net_src comp="406" pin="1"/><net_sink comp="530" pin=0"/></net>

<net id="534"><net_src comp="530" pin="1"/><net_sink comp="162" pin=1"/></net>

<net id="538"><net_src comp="162" pin="2"/><net_sink comp="535" pin=0"/></net>

<net id="539"><net_src comp="535" pin="1"/><net_sink comp="158" pin=1"/></net>

<net id="543"><net_src comp="153" pin="2"/><net_sink comp="540" pin=0"/></net>

<net id="544"><net_src comp="540" pin="1"/><net_sink comp="153" pin=0"/></net>

<net id="548"><net_src comp="153" pin="2"/><net_sink comp="545" pin=0"/></net>

<net id="549"><net_src comp="545" pin="1"/><net_sink comp="158" pin=0"/></net>

<net id="553"><net_src comp="158" pin="2"/><net_sink comp="550" pin=0"/></net>

<net id="554"><net_src comp="550" pin="1"/><net_sink comp="415" pin=0"/></net>

</net_list>

</model> 
---------------- Datapath Model END ------------------

* FSMD analyzer results:
  - Output states:
	Port: score_m | {13 }
 - Input state : 
	Port: score_matrix : queries | {1 2 3 }
	Port: score_matrix : keys_t | {1 2 3 }
  - Chain level:
	State 1
		store_ln11 : 1
		store_ln11 : 1
		store_ln11 : 1
		m_1 : 1
		indvar_flatten_load : 1
		zext_ln19 : 2
		tmp : 2
		sub_ln19 : 3
		icmp_ln11 : 2
		add_ln11_3 : 2
		br_ln11 : 3
		o_load : 1
		add_ln11 : 2
		icmp_ln12 : 2
		select_ln11 : 3
		zext_ln19_1 : 3
		tmp_1 : 3
		sub_ln19_1 : 4
		select_ln11_1 : 3
		select_ln11_2 : 5
		zext_ln19_2 : 6
		queries_addr : 7
		queries_load : 8
		add_ln11_1 : 6
		zext_ln19_3 : 7
		queries_addr_1 : 8
		queries_load_1 : 9
		o_cast : 4
		zext_ln13_1 : 4
		keys_t_addr : 5
		add_ln19 : 5
		zext_ln19_5 : 6
		keys_t_addr_1 : 7
		keys_t_load : 6
		keys_t_load_1 : 8
		add_ln12 : 4
		store_ln11 : 3
		store_ln11 : 4
		store_ln12 : 5
	State 2
		sub_ln13 : 1
		bitcast_ln11 : 1
		bitcast_ln11_1 : 1
		zext_ln19_4 : 1
		queries_addr_2 : 2
		queries_load_2 : 3
		add_ln13 : 2
		add_ln19_1 : 1
		zext_ln19_6 : 2
		keys_t_addr_2 : 3
		bitcast_ln19_1 : 1
		mul : 2
		bitcast_ln19_2 : 1
		mul_1 : 2
		keys_t_load_2 : 4
	State 3
		bitcast_ln11_2 : 1
		bitcast_ln19_3 : 1
		mul_2 : 2
	State 4
	State 5
	State 6
	State 7
	State 8
	State 9
	State 10
	State 11
	State 12
	State 13
		score_m_addr : 1
		store_ln19 : 2


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================

* Functional unit list:
|----------|----------------------|---------|---------|---------|
| Operation|    Functional Unit   |   DSP   |    FF   |   LUT   |
|----------|----------------------|---------|---------|---------|
|   fadd   |      grp_fu_153      |    2    |   177   |   229   |
|          |      grp_fu_158      |    2    |   177   |   229   |
|----------|----------------------|---------|---------|---------|
|   fmul   |      grp_fu_162      |    3    |   128   |    77   |
|          |      grp_fu_166      |    3    |   128   |    77   |
|----------|----------------------|---------|---------|---------|
|          |   add_ln11_3_fu_215  |    0    |    0    |    12   |
|          |    add_ln11_fu_224   |    0    |    0    |    9    |
|          |   add_ln11_1_fu_283  |    0    |    0    |    12   |
|    add   |    add_ln19_fu_303   |    0    |    0    |    10   |
|          |    add_ln12_fu_314   |    0    |    0    |    9    |
|          |   add_ln11_2_fu_361  |    0    |    0    |    12   |
|          |    add_ln13_fu_374   |    0    |    0    |    7    |
|          |   add_ln19_1_fu_380  |    0    |    0    |    12   |
|----------|----------------------|---------|---------|---------|
|          |    sub_ln19_fu_203   |    0    |    0    |    12   |
|    sub   |   sub_ln19_1_fu_256  |    0    |    0    |    12   |
|          |    sub_ln13_fu_345   |    0    |    0    |    7    |
|----------|----------------------|---------|---------|---------|
|   icmp   |   icmp_ln11_fu_209   |    0    |    0    |    9    |
|          |   icmp_ln12_fu_230   |    0    |    0    |    8    |
|----------|----------------------|---------|---------|---------|
|          |  select_ln11_fu_236  |    0    |    0    |    2    |
|  select  | select_ln11_1_fu_262 |    0    |    0    |    2    |
|          | select_ln11_2_fu_270 |    0    |    0    |    4    |
|----------|----------------------|---------|---------|---------|
|          |   zext_ln19_fu_191   |    0    |    0    |    0    |
|          |  zext_ln19_1_fu_244  |    0    |    0    |    0    |
|          |  zext_ln19_2_fu_278  |    0    |    0    |    0    |
|          |  zext_ln19_3_fu_289  |    0    |    0    |    0    |
|          |     o_cast_fu_294    |    0    |    0    |    0    |
|   zext   |  zext_ln13_1_fu_299  |    0    |    0    |    0    |
|          |  zext_ln19_5_fu_309  |    0    |    0    |    0    |
|          |   zext_ln13_fu_335   |    0    |    0    |    0    |
|          |  zext_ln19_4_fu_366  |    0    |    0    |    0    |
|          |  zext_ln13_2_fu_371  |    0    |    0    |    0    |
|          |  zext_ln19_6_fu_386  |    0    |    0    |    0    |
|          |  zext_ln13_3_fu_411  |    0    |    0    |    0    |
|----------|----------------------|---------|---------|---------|
|          |      tmp_fu_195      |    0    |    0    |    0    |
|bitconcatenate|     tmp_1_fu_248     |    0    |    0    |    0    |
|          |  p_shl3_cast_fu_338  |    0    |    0    |    0    |
|----------|----------------------|---------|---------|---------|
|   Total  |                      |    10   |   610   |   751   |
|----------|----------------------|---------|---------|---------|

Memories:
N/A

* Register list:
+----------------------+--------+
|                      |   FF   |
+----------------------+--------+
|     add_1_reg_545    |   32   |
|     add_2_reg_550    |   32   |
|   add_ln13_reg_495   |    4   |
|      add_reg_540     |   32   |
|bitcast_ln11_1_reg_485|   32   |
|bitcast_ln11_2_reg_515|   32   |
| bitcast_ln11_reg_480 |   32   |
|bitcast_ln19_1_reg_505|   32   |
|bitcast_ln19_2_reg_510|   32   |
|bitcast_ln19_3_reg_530|   32   |
|   icmp_ln11_reg_440  |    1   |
|indvar_flatten_reg_433|    4   |
| keys_t_addr_1_reg_475|    4   |
| keys_t_addr_2_reg_500|    4   |
|  keys_t_addr_reg_470 |    4   |
|       m_reg_426      |    2   |
|     mul_1_reg_525    |   32   |
|     mul_2_reg_535    |   32   |
|      mul_reg_520     |   32   |
|       o_reg_419      |    2   |
|queries_addr_1_reg_465|    4   |
|queries_addr_2_reg_490|    4   |
| queries_addr_reg_460 |    4   |
| select_ln11_1_reg_449|    2   |
| select_ln11_2_reg_455|    4   |
|  select_ln11_reg_444 |    2   |
+----------------------+--------+
|         Total        |   429  |
+----------------------+--------+

* Multiplexer (MUX) list: 
|-------------------|------|------|------|--------||---------||---------|
|        Comp       |  Pin | Size |  BW  | S x BW ||  Delay  ||   LUT   |
|-------------------|------|------|------|--------||---------||---------|
|  grp_access_fu_81 |  p0  |   4  |   4  |   16   ||    20   |
|  grp_access_fu_81 |  p2  |   2  |   0  |    0   ||    9    |
| grp_access_fu_113 |  p0  |   4  |   4  |   16   ||    20   |
| grp_access_fu_113 |  p2  |   2  |   0  |    0   ||    9    |
|     grp_fu_153    |  p0  |   2  |  32  |   64   ||    9    |
|     grp_fu_153    |  p1  |   2  |  32  |   64   ||    9    |
|     grp_fu_162    |  p0  |   4  |  32  |   128  ||    20   |
|     grp_fu_162    |  p1  |   4  |  32  |   128  ||    20   |
|     grp_fu_166    |  p0  |   2  |  32  |   64   ||    9    |
|     grp_fu_166    |  p1  |   2  |  32  |   64   ||    9    |
|-------------------|------|------|------|--------||---------||---------|
|       Total       |      |      |      |   544  || 4.93714 ||   134   |
|-------------------|------|------|------|--------||---------||---------|



* Summary:
+-----------+--------+--------+--------+--------+
|           |   DSP  |  Delay |   FF   |   LUT  |
+-----------+--------+--------+--------+--------+
|  Function |   10   |    -   |   610  |   751  |
|   Memory  |    -   |    -   |    -   |    -   |
|Multiplexer|    -   |    4   |    -   |   134  |
|  Register |    -   |    -   |   429  |    -   |
+-----------+--------+--------+--------+--------+
|   Total   |   10   |    4   |  1039  |   885  |
+-----------+--------+--------+--------+--------+
