// Seed: 24363838
module module_0;
  assign id_1 = 1;
  wire id_2;
  logic [7:0][1][1] id_3 = 1;
  assign #1 id_1 = 1;
  wire  id_4;
  uwire id_5;
  assign id_5 = 1 || 1;
endmodule
module module_1 (
    input  supply1 id_0,
    input  supply0 id_1,
    output supply0 id_2
);
  wire id_4, id_5, id_6;
  tri1 id_7, id_8, id_9;
  assign id_2 = 1;
  module_0();
  wire id_10;
  wire id_11, id_12, id_13, id_14;
  assign id_9 = 1;
  wire id_15;
endmodule
