;buildInfoPackage: chisel3, version: 3.2-031419-SNAPSHOT, scalaVersion: 2.12.6, sbtVersion: 1.2.7
circuit Cgra_Hw : 
  module VectorPort_Hw : 
    input clock : Clock
    input reset : UInt<1>
    output io : {flip in : {valid : UInt<1>, bits : UInt<64>, flip ready : UInt<1>, config : UInt<1>}[1], out : {valid : UInt<1>, bits : UInt<64>, flip ready : UInt<1>, config : UInt<1>}[3]}
    
    reg distribute_counter : UInt<2>, clock with : (reset => (reset, UInt<2>("h00"))) @[VectorPort_Hw.scala 25:35]
    reg vector_registers : {valid : UInt<1>, bits : UInt<64>, ready : UInt<1>, config : UInt<1>}[3], clock @[VectorPort_Hw.scala 26:29]
    io.out[0].config <= vector_registers[0].config @[VectorPort_Hw.scala 31:17]
    vector_registers[0].ready <= io.out[0].ready @[VectorPort_Hw.scala 31:17]
    io.out[0].bits <= vector_registers[0].bits @[VectorPort_Hw.scala 31:17]
    io.out[0].valid <= vector_registers[0].valid @[VectorPort_Hw.scala 31:17]
    io.out[1].config <= vector_registers[1].config @[VectorPort_Hw.scala 31:17]
    vector_registers[1].ready <= io.out[1].ready @[VectorPort_Hw.scala 31:17]
    io.out[1].bits <= vector_registers[1].bits @[VectorPort_Hw.scala 31:17]
    io.out[1].valid <= vector_registers[1].valid @[VectorPort_Hw.scala 31:17]
    io.out[2].config <= vector_registers[2].config @[VectorPort_Hw.scala 31:17]
    vector_registers[2].ready <= io.out[2].ready @[VectorPort_Hw.scala 31:17]
    io.out[2].bits <= vector_registers[2].bits @[VectorPort_Hw.scala 31:17]
    io.out[2].valid <= vector_registers[2].valid @[VectorPort_Hw.scala 31:17]
    vector_registers[distribute_counter].config <= io.in[0].config @[VectorPort_Hw.scala 32:42]
    io.in[0].ready <= vector_registers[distribute_counter].ready @[VectorPort_Hw.scala 32:42]
    vector_registers[distribute_counter].bits <= io.in[0].bits @[VectorPort_Hw.scala 32:42]
    vector_registers[distribute_counter].valid <= io.in[0].valid @[VectorPort_Hw.scala 32:42]
    node _T = add(distribute_counter, UInt<1>("h01")) @[VectorPort_Hw.scala 40:44]
    node _T_1 = tail(_T, 1) @[VectorPort_Hw.scala 40:44]
    distribute_counter <= _T_1 @[VectorPort_Hw.scala 40:22]
    
  module VectorPort_Hw_1 : 
    input clock : Clock
    input reset : UInt<1>
    output io : {flip in : {valid : UInt<1>, bits : UInt<64>, flip ready : UInt<1>, config : UInt<1>}[1], out : {valid : UInt<1>, bits : UInt<64>, flip ready : UInt<1>, config : UInt<1>}[3]}
    
    reg distribute_counter : UInt<2>, clock with : (reset => (reset, UInt<2>("h00"))) @[VectorPort_Hw.scala 25:35]
    reg vector_registers : {valid : UInt<1>, bits : UInt<64>, ready : UInt<1>, config : UInt<1>}[3], clock @[VectorPort_Hw.scala 26:29]
    io.out[0].config <= vector_registers[0].config @[VectorPort_Hw.scala 31:17]
    vector_registers[0].ready <= io.out[0].ready @[VectorPort_Hw.scala 31:17]
    io.out[0].bits <= vector_registers[0].bits @[VectorPort_Hw.scala 31:17]
    io.out[0].valid <= vector_registers[0].valid @[VectorPort_Hw.scala 31:17]
    io.out[1].config <= vector_registers[1].config @[VectorPort_Hw.scala 31:17]
    vector_registers[1].ready <= io.out[1].ready @[VectorPort_Hw.scala 31:17]
    io.out[1].bits <= vector_registers[1].bits @[VectorPort_Hw.scala 31:17]
    io.out[1].valid <= vector_registers[1].valid @[VectorPort_Hw.scala 31:17]
    io.out[2].config <= vector_registers[2].config @[VectorPort_Hw.scala 31:17]
    vector_registers[2].ready <= io.out[2].ready @[VectorPort_Hw.scala 31:17]
    io.out[2].bits <= vector_registers[2].bits @[VectorPort_Hw.scala 31:17]
    io.out[2].valid <= vector_registers[2].valid @[VectorPort_Hw.scala 31:17]
    vector_registers[distribute_counter].config <= io.in[0].config @[VectorPort_Hw.scala 32:42]
    io.in[0].ready <= vector_registers[distribute_counter].ready @[VectorPort_Hw.scala 32:42]
    vector_registers[distribute_counter].bits <= io.in[0].bits @[VectorPort_Hw.scala 32:42]
    vector_registers[distribute_counter].valid <= io.in[0].valid @[VectorPort_Hw.scala 32:42]
    node _T = add(distribute_counter, UInt<1>("h01")) @[VectorPort_Hw.scala 40:44]
    node _T_1 = tail(_T, 1) @[VectorPort_Hw.scala 40:44]
    distribute_counter <= _T_1 @[VectorPort_Hw.scala 40:22]
    
  module VectorPort_Hw_2 : 
    input clock : Clock
    input reset : UInt<1>
    output io : {flip in : {valid : UInt<1>, bits : UInt<64>, flip ready : UInt<1>, config : UInt<1>}[3], out : {valid : UInt<1>, bits : UInt<64>, flip ready : UInt<1>, config : UInt<1>}[1]}
    
    reg distribute_counter : UInt<2>, clock with : (reset => (reset, UInt<2>("h00"))) @[VectorPort_Hw.scala 25:35]
    reg vector_registers : {valid : UInt<1>, bits : UInt<64>, ready : UInt<1>, config : UInt<1>}[3], clock @[VectorPort_Hw.scala 26:29]
    vector_registers[0].config <= io.in[0].config @[VectorPort_Hw.scala 36:27]
    io.in[0].ready <= vector_registers[0].ready @[VectorPort_Hw.scala 36:27]
    vector_registers[0].bits <= io.in[0].bits @[VectorPort_Hw.scala 36:27]
    vector_registers[0].valid <= io.in[0].valid @[VectorPort_Hw.scala 36:27]
    vector_registers[1].config <= io.in[1].config @[VectorPort_Hw.scala 36:27]
    io.in[1].ready <= vector_registers[1].ready @[VectorPort_Hw.scala 36:27]
    vector_registers[1].bits <= io.in[1].bits @[VectorPort_Hw.scala 36:27]
    vector_registers[1].valid <= io.in[1].valid @[VectorPort_Hw.scala 36:27]
    vector_registers[2].config <= io.in[2].config @[VectorPort_Hw.scala 36:27]
    io.in[2].ready <= vector_registers[2].ready @[VectorPort_Hw.scala 36:27]
    vector_registers[2].bits <= io.in[2].bits @[VectorPort_Hw.scala 36:27]
    vector_registers[2].valid <= io.in[2].valid @[VectorPort_Hw.scala 36:27]
    io.out[0].config <= vector_registers[distribute_counter].config @[VectorPort_Hw.scala 37:17]
    vector_registers[distribute_counter].ready <= io.out[0].ready @[VectorPort_Hw.scala 37:17]
    io.out[0].bits <= vector_registers[distribute_counter].bits @[VectorPort_Hw.scala 37:17]
    io.out[0].valid <= vector_registers[distribute_counter].valid @[VectorPort_Hw.scala 37:17]
    node _T = add(distribute_counter, UInt<1>("h01")) @[VectorPort_Hw.scala 40:44]
    node _T_1 = tail(_T, 1) @[VectorPort_Hw.scala 40:44]
    distribute_counter <= _T_1 @[VectorPort_Hw.scala 40:22]
    
  module VectorPort_Hw_3 : 
    input clock : Clock
    input reset : UInt<1>
    output io : {flip in : {valid : UInt<1>, bits : UInt<64>, flip ready : UInt<1>, config : UInt<1>}[3], out : {valid : UInt<1>, bits : UInt<64>, flip ready : UInt<1>, config : UInt<1>}[1]}
    
    reg distribute_counter : UInt<2>, clock with : (reset => (reset, UInt<2>("h00"))) @[VectorPort_Hw.scala 25:35]
    reg vector_registers : {valid : UInt<1>, bits : UInt<64>, ready : UInt<1>, config : UInt<1>}[3], clock @[VectorPort_Hw.scala 26:29]
    vector_registers[0].config <= io.in[0].config @[VectorPort_Hw.scala 36:27]
    io.in[0].ready <= vector_registers[0].ready @[VectorPort_Hw.scala 36:27]
    vector_registers[0].bits <= io.in[0].bits @[VectorPort_Hw.scala 36:27]
    vector_registers[0].valid <= io.in[0].valid @[VectorPort_Hw.scala 36:27]
    vector_registers[1].config <= io.in[1].config @[VectorPort_Hw.scala 36:27]
    io.in[1].ready <= vector_registers[1].ready @[VectorPort_Hw.scala 36:27]
    vector_registers[1].bits <= io.in[1].bits @[VectorPort_Hw.scala 36:27]
    vector_registers[1].valid <= io.in[1].valid @[VectorPort_Hw.scala 36:27]
    vector_registers[2].config <= io.in[2].config @[VectorPort_Hw.scala 36:27]
    io.in[2].ready <= vector_registers[2].ready @[VectorPort_Hw.scala 36:27]
    vector_registers[2].bits <= io.in[2].bits @[VectorPort_Hw.scala 36:27]
    vector_registers[2].valid <= io.in[2].valid @[VectorPort_Hw.scala 36:27]
    io.out[0].config <= vector_registers[distribute_counter].config @[VectorPort_Hw.scala 37:17]
    vector_registers[distribute_counter].ready <= io.out[0].ready @[VectorPort_Hw.scala 37:17]
    io.out[0].bits <= vector_registers[distribute_counter].bits @[VectorPort_Hw.scala 37:17]
    io.out[0].valid <= vector_registers[distribute_counter].valid @[VectorPort_Hw.scala 37:17]
    node _T = add(distribute_counter, UInt<1>("h01")) @[VectorPort_Hw.scala 40:44]
    node _T_1 = tail(_T, 1) @[VectorPort_Hw.scala 40:44]
    distribute_counter <= _T_1 @[VectorPort_Hw.scala 40:22]
    
  module Router_Hw : 
    input clock : Clock
    input reset : UInt<1>
    output io : {flip in : {valid : UInt<1>, bits : UInt<64>, flip ready : UInt<1>, config : UInt<1>}[4], out : {valid : UInt<1>, bits : UInt<64>, flip ready : UInt<1>, config : UInt<1>}[5]}
    
    wire decomposed_input_ports_0 : {flip ready : UInt<1>, valid : UInt<1>, bits : UInt<64>}[4] @[Router_Hw.scala 167:57]
    node _T = bits(io.in[0].bits, 63, 0) @[Router_Hw.scala 174:35]
    decomposed_input_ports_0[0].bits <= _T @[Router_Hw.scala 173:53]
    decomposed_input_ports_0[0].valid <= io.in[0].valid @[Router_Hw.scala 175:54]
    io.in[0].ready <= decomposed_input_ports_0[0].ready @[Router_Hw.scala 178:33]
    node _T_1 = bits(io.in[1].bits, 63, 0) @[Router_Hw.scala 174:35]
    decomposed_input_ports_0[1].bits <= _T_1 @[Router_Hw.scala 173:53]
    decomposed_input_ports_0[1].valid <= io.in[1].valid @[Router_Hw.scala 175:54]
    io.in[1].ready <= decomposed_input_ports_0[1].ready @[Router_Hw.scala 178:33]
    node _T_2 = bits(io.in[2].bits, 63, 0) @[Router_Hw.scala 174:35]
    decomposed_input_ports_0[2].bits <= _T_2 @[Router_Hw.scala 173:53]
    decomposed_input_ports_0[2].valid <= io.in[2].valid @[Router_Hw.scala 175:54]
    io.in[2].ready <= decomposed_input_ports_0[2].ready @[Router_Hw.scala 178:33]
    node _T_3 = bits(io.in[3].bits, 63, 0) @[Router_Hw.scala 174:35]
    decomposed_input_ports_0[3].bits <= _T_3 @[Router_Hw.scala 173:53]
    decomposed_input_ports_0[3].valid <= io.in[3].valid @[Router_Hw.scala 175:54]
    io.in[3].ready <= decomposed_input_ports_0[3].ready @[Router_Hw.scala 178:33]
    wire decomposed_output_ports_0 : {flip ready : UInt<1>, valid : UInt<1>, bits : UInt<64>}[5] @[Router_Hw.scala 167:57]
    reg _T_4 : UInt<1>[1], clock @[Router_Hw.scala 183:29]
    decomposed_output_ports_0[0].ready <= _T_4[0] @[Router_Hw.scala 185:54]
    reg _T_5 : UInt<64>, clock @[Router_Hw.scala 187:28]
    _T_5 <= decomposed_output_ports_0[0].bits @[Router_Hw.scala 188:19]
    reg _T_6 : UInt<1>, clock @[Router_Hw.scala 189:29]
    _T_6 <= decomposed_output_ports_0[0].valid @[Router_Hw.scala 190:20]
    _T_4[0] <= io.out[0].ready @[Router_Hw.scala 210:32]
    io.out[0].bits <= _T_5 @[Router_Hw.scala 212:34]
    io.out[0].valid <= _T_6 @[Router_Hw.scala 213:35]
    io.out[0].config <= UInt<1>("h00") @[Router_Hw.scala 214:36]
    reg _T_7 : UInt<1>[1], clock @[Router_Hw.scala 183:29]
    decomposed_output_ports_0[1].ready <= _T_7[0] @[Router_Hw.scala 185:54]
    reg _T_8 : UInt<64>, clock @[Router_Hw.scala 187:28]
    _T_8 <= decomposed_output_ports_0[1].bits @[Router_Hw.scala 188:19]
    reg _T_9 : UInt<1>, clock @[Router_Hw.scala 189:29]
    _T_9 <= decomposed_output_ports_0[1].valid @[Router_Hw.scala 190:20]
    _T_7[0] <= io.out[1].ready @[Router_Hw.scala 210:32]
    io.out[1].bits <= _T_8 @[Router_Hw.scala 212:34]
    io.out[1].valid <= _T_9 @[Router_Hw.scala 213:35]
    io.out[1].config <= UInt<1>("h00") @[Router_Hw.scala 214:36]
    reg _T_10 : UInt<1>[1], clock @[Router_Hw.scala 183:29]
    decomposed_output_ports_0[2].ready <= _T_10[0] @[Router_Hw.scala 185:54]
    reg _T_11 : UInt<64>, clock @[Router_Hw.scala 187:28]
    _T_11 <= decomposed_output_ports_0[2].bits @[Router_Hw.scala 188:19]
    reg _T_12 : UInt<1>, clock @[Router_Hw.scala 189:29]
    _T_12 <= decomposed_output_ports_0[2].valid @[Router_Hw.scala 190:20]
    _T_10[0] <= io.out[2].ready @[Router_Hw.scala 210:32]
    io.out[2].bits <= _T_11 @[Router_Hw.scala 212:34]
    io.out[2].valid <= _T_12 @[Router_Hw.scala 213:35]
    io.out[2].config <= UInt<1>("h00") @[Router_Hw.scala 214:36]
    reg _T_13 : UInt<1>[1], clock @[Router_Hw.scala 183:29]
    decomposed_output_ports_0[3].ready <= _T_13[0] @[Router_Hw.scala 185:54]
    reg _T_14 : UInt<64>, clock @[Router_Hw.scala 187:28]
    _T_14 <= decomposed_output_ports_0[3].bits @[Router_Hw.scala 188:19]
    reg _T_15 : UInt<1>, clock @[Router_Hw.scala 189:29]
    _T_15 <= decomposed_output_ports_0[3].valid @[Router_Hw.scala 190:20]
    _T_13[0] <= io.out[3].ready @[Router_Hw.scala 210:32]
    io.out[3].bits <= _T_14 @[Router_Hw.scala 212:34]
    io.out[3].valid <= _T_15 @[Router_Hw.scala 213:35]
    io.out[3].config <= UInt<1>("h00") @[Router_Hw.scala 214:36]
    reg _T_16 : UInt<1>[1], clock @[Router_Hw.scala 183:29]
    decomposed_output_ports_0[4].ready <= _T_16[0] @[Router_Hw.scala 185:54]
    reg _T_17 : UInt<64>, clock @[Router_Hw.scala 187:28]
    _T_17 <= decomposed_output_ports_0[4].bits @[Router_Hw.scala 188:19]
    reg _T_18 : UInt<1>, clock @[Router_Hw.scala 189:29]
    _T_18 <= decomposed_output_ports_0[4].valid @[Router_Hw.scala 190:20]
    when io.in[3].config : @[Router_Hw.scala 195:33]
      _T_16[0] <= UInt<1>("h00") @[Router_Hw.scala 197:34]
      io.out[4].config <= io.in[3].config @[Router_Hw.scala 198:31]
      io.in[3].ready <= io.out[4].ready @[Router_Hw.scala 198:31]
      io.out[4].bits <= io.in[3].bits @[Router_Hw.scala 198:31]
      io.out[4].valid <= io.in[3].valid @[Router_Hw.scala 198:31]
      skip @[Router_Hw.scala 195:33]
    else : @[Router_Hw.scala 199:14]
      _T_16[0] <= io.out[4].ready @[Router_Hw.scala 201:34]
      io.out[4].bits <= _T_17 @[Router_Hw.scala 203:36]
      io.out[4].valid <= _T_18 @[Router_Hw.scala 204:37]
      io.out[4].config <= io.in[3].config @[Router_Hw.scala 205:38]
      skip @[Router_Hw.scala 199:14]
    wire config_wire : UInt<10> @[Router_Hw.scala 97:25]
    node _T_19 = bits(config_wire, 1, 0) @[Router_Hw.scala 105:28]
    node _T_20 = eq(UInt<2>("h03"), _T_19) @[Mux.scala 69:19]
    node _T_21 = mux(_T_20, decomposed_input_ports_0[3].bits, UInt<1>("h00")) @[Mux.scala 69:16]
    node _T_22 = eq(UInt<2>("h02"), _T_19) @[Mux.scala 69:19]
    node _T_23 = mux(_T_22, decomposed_input_ports_0[2].bits, _T_21) @[Mux.scala 69:16]
    node _T_24 = eq(UInt<1>("h01"), _T_19) @[Mux.scala 69:19]
    node _T_25 = mux(_T_24, decomposed_input_ports_0[1].bits, _T_23) @[Mux.scala 69:16]
    node _T_26 = eq(UInt<1>("h00"), _T_19) @[Mux.scala 69:19]
    node _T_27 = mux(_T_26, decomposed_input_ports_0[0].bits, _T_25) @[Mux.scala 69:16]
    decomposed_output_ports_0[0].bits <= _T_27 @[Router_Hw.scala 104:84]
    node _T_28 = bits(config_wire, 1, 0) @[Router_Hw.scala 107:28]
    node _T_29 = eq(UInt<2>("h03"), _T_28) @[Mux.scala 69:19]
    node _T_30 = mux(_T_29, decomposed_input_ports_0[3].valid, UInt<1>("h00")) @[Mux.scala 69:16]
    node _T_31 = eq(UInt<2>("h02"), _T_28) @[Mux.scala 69:19]
    node _T_32 = mux(_T_31, decomposed_input_ports_0[2].valid, _T_30) @[Mux.scala 69:16]
    node _T_33 = eq(UInt<1>("h01"), _T_28) @[Mux.scala 69:19]
    node _T_34 = mux(_T_33, decomposed_input_ports_0[1].valid, _T_32) @[Mux.scala 69:16]
    node _T_35 = eq(UInt<1>("h00"), _T_28) @[Mux.scala 69:19]
    node _T_36 = mux(_T_35, decomposed_input_ports_0[0].valid, _T_34) @[Mux.scala 69:16]
    decomposed_output_ports_0[0].valid <= _T_36 @[Router_Hw.scala 106:85]
    node _T_37 = bits(config_wire, 3, 2) @[Router_Hw.scala 105:28]
    node _T_38 = eq(UInt<2>("h03"), _T_37) @[Mux.scala 69:19]
    node _T_39 = mux(_T_38, decomposed_input_ports_0[3].bits, UInt<1>("h00")) @[Mux.scala 69:16]
    node _T_40 = eq(UInt<2>("h02"), _T_37) @[Mux.scala 69:19]
    node _T_41 = mux(_T_40, decomposed_input_ports_0[2].bits, _T_39) @[Mux.scala 69:16]
    node _T_42 = eq(UInt<1>("h01"), _T_37) @[Mux.scala 69:19]
    node _T_43 = mux(_T_42, decomposed_input_ports_0[1].bits, _T_41) @[Mux.scala 69:16]
    node _T_44 = eq(UInt<1>("h00"), _T_37) @[Mux.scala 69:19]
    node _T_45 = mux(_T_44, decomposed_input_ports_0[0].bits, _T_43) @[Mux.scala 69:16]
    decomposed_output_ports_0[1].bits <= _T_45 @[Router_Hw.scala 104:84]
    node _T_46 = bits(config_wire, 3, 2) @[Router_Hw.scala 107:28]
    node _T_47 = eq(UInt<2>("h03"), _T_46) @[Mux.scala 69:19]
    node _T_48 = mux(_T_47, decomposed_input_ports_0[3].valid, UInt<1>("h00")) @[Mux.scala 69:16]
    node _T_49 = eq(UInt<2>("h02"), _T_46) @[Mux.scala 69:19]
    node _T_50 = mux(_T_49, decomposed_input_ports_0[2].valid, _T_48) @[Mux.scala 69:16]
    node _T_51 = eq(UInt<1>("h01"), _T_46) @[Mux.scala 69:19]
    node _T_52 = mux(_T_51, decomposed_input_ports_0[1].valid, _T_50) @[Mux.scala 69:16]
    node _T_53 = eq(UInt<1>("h00"), _T_46) @[Mux.scala 69:19]
    node _T_54 = mux(_T_53, decomposed_input_ports_0[0].valid, _T_52) @[Mux.scala 69:16]
    decomposed_output_ports_0[1].valid <= _T_54 @[Router_Hw.scala 106:85]
    node _T_55 = bits(config_wire, 5, 4) @[Router_Hw.scala 105:28]
    node _T_56 = eq(UInt<2>("h03"), _T_55) @[Mux.scala 69:19]
    node _T_57 = mux(_T_56, decomposed_input_ports_0[3].bits, UInt<1>("h00")) @[Mux.scala 69:16]
    node _T_58 = eq(UInt<2>("h02"), _T_55) @[Mux.scala 69:19]
    node _T_59 = mux(_T_58, decomposed_input_ports_0[2].bits, _T_57) @[Mux.scala 69:16]
    node _T_60 = eq(UInt<1>("h01"), _T_55) @[Mux.scala 69:19]
    node _T_61 = mux(_T_60, decomposed_input_ports_0[1].bits, _T_59) @[Mux.scala 69:16]
    node _T_62 = eq(UInt<1>("h00"), _T_55) @[Mux.scala 69:19]
    node _T_63 = mux(_T_62, decomposed_input_ports_0[0].bits, _T_61) @[Mux.scala 69:16]
    decomposed_output_ports_0[2].bits <= _T_63 @[Router_Hw.scala 104:84]
    node _T_64 = bits(config_wire, 5, 4) @[Router_Hw.scala 107:28]
    node _T_65 = eq(UInt<2>("h03"), _T_64) @[Mux.scala 69:19]
    node _T_66 = mux(_T_65, decomposed_input_ports_0[3].valid, UInt<1>("h00")) @[Mux.scala 69:16]
    node _T_67 = eq(UInt<2>("h02"), _T_64) @[Mux.scala 69:19]
    node _T_68 = mux(_T_67, decomposed_input_ports_0[2].valid, _T_66) @[Mux.scala 69:16]
    node _T_69 = eq(UInt<1>("h01"), _T_64) @[Mux.scala 69:19]
    node _T_70 = mux(_T_69, decomposed_input_ports_0[1].valid, _T_68) @[Mux.scala 69:16]
    node _T_71 = eq(UInt<1>("h00"), _T_64) @[Mux.scala 69:19]
    node _T_72 = mux(_T_71, decomposed_input_ports_0[0].valid, _T_70) @[Mux.scala 69:16]
    decomposed_output_ports_0[2].valid <= _T_72 @[Router_Hw.scala 106:85]
    node _T_73 = bits(config_wire, 7, 6) @[Router_Hw.scala 105:28]
    node _T_74 = eq(UInt<2>("h03"), _T_73) @[Mux.scala 69:19]
    node _T_75 = mux(_T_74, decomposed_input_ports_0[3].bits, UInt<1>("h00")) @[Mux.scala 69:16]
    node _T_76 = eq(UInt<2>("h02"), _T_73) @[Mux.scala 69:19]
    node _T_77 = mux(_T_76, decomposed_input_ports_0[2].bits, _T_75) @[Mux.scala 69:16]
    node _T_78 = eq(UInt<1>("h01"), _T_73) @[Mux.scala 69:19]
    node _T_79 = mux(_T_78, decomposed_input_ports_0[1].bits, _T_77) @[Mux.scala 69:16]
    node _T_80 = eq(UInt<1>("h00"), _T_73) @[Mux.scala 69:19]
    node _T_81 = mux(_T_80, decomposed_input_ports_0[0].bits, _T_79) @[Mux.scala 69:16]
    decomposed_output_ports_0[3].bits <= _T_81 @[Router_Hw.scala 104:84]
    node _T_82 = bits(config_wire, 7, 6) @[Router_Hw.scala 107:28]
    node _T_83 = eq(UInt<2>("h03"), _T_82) @[Mux.scala 69:19]
    node _T_84 = mux(_T_83, decomposed_input_ports_0[3].valid, UInt<1>("h00")) @[Mux.scala 69:16]
    node _T_85 = eq(UInt<2>("h02"), _T_82) @[Mux.scala 69:19]
    node _T_86 = mux(_T_85, decomposed_input_ports_0[2].valid, _T_84) @[Mux.scala 69:16]
    node _T_87 = eq(UInt<1>("h01"), _T_82) @[Mux.scala 69:19]
    node _T_88 = mux(_T_87, decomposed_input_ports_0[1].valid, _T_86) @[Mux.scala 69:16]
    node _T_89 = eq(UInt<1>("h00"), _T_82) @[Mux.scala 69:19]
    node _T_90 = mux(_T_89, decomposed_input_ports_0[0].valid, _T_88) @[Mux.scala 69:16]
    decomposed_output_ports_0[3].valid <= _T_90 @[Router_Hw.scala 106:85]
    node _T_91 = bits(config_wire, 9, 8) @[Router_Hw.scala 105:28]
    node _T_92 = eq(UInt<2>("h03"), _T_91) @[Mux.scala 69:19]
    node _T_93 = mux(_T_92, decomposed_input_ports_0[3].bits, UInt<1>("h00")) @[Mux.scala 69:16]
    node _T_94 = eq(UInt<2>("h02"), _T_91) @[Mux.scala 69:19]
    node _T_95 = mux(_T_94, decomposed_input_ports_0[2].bits, _T_93) @[Mux.scala 69:16]
    node _T_96 = eq(UInt<1>("h01"), _T_91) @[Mux.scala 69:19]
    node _T_97 = mux(_T_96, decomposed_input_ports_0[1].bits, _T_95) @[Mux.scala 69:16]
    node _T_98 = eq(UInt<1>("h00"), _T_91) @[Mux.scala 69:19]
    node _T_99 = mux(_T_98, decomposed_input_ports_0[0].bits, _T_97) @[Mux.scala 69:16]
    decomposed_output_ports_0[4].bits <= _T_99 @[Router_Hw.scala 104:84]
    node _T_100 = bits(config_wire, 9, 8) @[Router_Hw.scala 107:28]
    node _T_101 = eq(UInt<2>("h03"), _T_100) @[Mux.scala 69:19]
    node _T_102 = mux(_T_101, decomposed_input_ports_0[3].valid, UInt<1>("h00")) @[Mux.scala 69:16]
    node _T_103 = eq(UInt<2>("h02"), _T_100) @[Mux.scala 69:19]
    node _T_104 = mux(_T_103, decomposed_input_ports_0[2].valid, _T_102) @[Mux.scala 69:16]
    node _T_105 = eq(UInt<1>("h01"), _T_100) @[Mux.scala 69:19]
    node _T_106 = mux(_T_105, decomposed_input_ports_0[1].valid, _T_104) @[Mux.scala 69:16]
    node _T_107 = eq(UInt<1>("h00"), _T_100) @[Mux.scala 69:19]
    node _T_108 = mux(_T_107, decomposed_input_ports_0[0].valid, _T_106) @[Mux.scala 69:16]
    decomposed_output_ports_0[4].valid <= _T_108 @[Router_Hw.scala 106:85]
    node _T_109 = bits(config_wire, 1, 0) @[Router_Hw.scala 113:22]
    node _T_110 = eq(_T_109, UInt<1>("h00")) @[Router_Hw.scala 113:53]
    node _T_111 = mux(_T_110, decomposed_output_ports_0[0].ready, UInt<1>("h01")) @[Router_Hw.scala 113:10]
    node _T_112 = bits(config_wire, 3, 2) @[Router_Hw.scala 113:22]
    node _T_113 = eq(_T_112, UInt<1>("h00")) @[Router_Hw.scala 113:53]
    node _T_114 = mux(_T_113, decomposed_output_ports_0[1].ready, UInt<1>("h01")) @[Router_Hw.scala 113:10]
    node _T_115 = bits(config_wire, 5, 4) @[Router_Hw.scala 113:22]
    node _T_116 = eq(_T_115, UInt<1>("h00")) @[Router_Hw.scala 113:53]
    node _T_117 = mux(_T_116, decomposed_output_ports_0[2].ready, UInt<1>("h01")) @[Router_Hw.scala 113:10]
    node _T_118 = bits(config_wire, 7, 6) @[Router_Hw.scala 113:22]
    node _T_119 = eq(_T_118, UInt<1>("h00")) @[Router_Hw.scala 113:53]
    node _T_120 = mux(_T_119, decomposed_output_ports_0[3].ready, UInt<1>("h01")) @[Router_Hw.scala 113:10]
    node _T_121 = bits(config_wire, 9, 8) @[Router_Hw.scala 113:22]
    node _T_122 = eq(_T_121, UInt<1>("h00")) @[Router_Hw.scala 113:53]
    node _T_123 = mux(_T_122, decomposed_output_ports_0[4].ready, UInt<1>("h01")) @[Router_Hw.scala 113:10]
    node _T_124 = and(_T_111, _T_114) @[Router_Hw.scala 116:99]
    node _T_125 = and(_T_124, _T_117) @[Router_Hw.scala 116:99]
    node _T_126 = and(_T_125, _T_120) @[Router_Hw.scala 116:99]
    node _T_127 = and(_T_126, _T_123) @[Router_Hw.scala 116:99]
    decomposed_input_ports_0[0].ready <= _T_127 @[Router_Hw.scala 116:73]
    node _T_128 = bits(config_wire, 1, 0) @[Router_Hw.scala 113:22]
    node _T_129 = eq(_T_128, UInt<1>("h01")) @[Router_Hw.scala 113:53]
    node _T_130 = mux(_T_129, decomposed_output_ports_0[0].ready, UInt<1>("h01")) @[Router_Hw.scala 113:10]
    node _T_131 = bits(config_wire, 3, 2) @[Router_Hw.scala 113:22]
    node _T_132 = eq(_T_131, UInt<1>("h01")) @[Router_Hw.scala 113:53]
    node _T_133 = mux(_T_132, decomposed_output_ports_0[1].ready, UInt<1>("h01")) @[Router_Hw.scala 113:10]
    node _T_134 = bits(config_wire, 5, 4) @[Router_Hw.scala 113:22]
    node _T_135 = eq(_T_134, UInt<1>("h01")) @[Router_Hw.scala 113:53]
    node _T_136 = mux(_T_135, decomposed_output_ports_0[2].ready, UInt<1>("h01")) @[Router_Hw.scala 113:10]
    node _T_137 = bits(config_wire, 7, 6) @[Router_Hw.scala 113:22]
    node _T_138 = eq(_T_137, UInt<1>("h01")) @[Router_Hw.scala 113:53]
    node _T_139 = mux(_T_138, decomposed_output_ports_0[3].ready, UInt<1>("h01")) @[Router_Hw.scala 113:10]
    node _T_140 = bits(config_wire, 9, 8) @[Router_Hw.scala 113:22]
    node _T_141 = eq(_T_140, UInt<1>("h01")) @[Router_Hw.scala 113:53]
    node _T_142 = mux(_T_141, decomposed_output_ports_0[4].ready, UInt<1>("h01")) @[Router_Hw.scala 113:10]
    node _T_143 = and(_T_130, _T_133) @[Router_Hw.scala 116:99]
    node _T_144 = and(_T_143, _T_136) @[Router_Hw.scala 116:99]
    node _T_145 = and(_T_144, _T_139) @[Router_Hw.scala 116:99]
    node _T_146 = and(_T_145, _T_142) @[Router_Hw.scala 116:99]
    decomposed_input_ports_0[1].ready <= _T_146 @[Router_Hw.scala 116:73]
    node _T_147 = bits(config_wire, 1, 0) @[Router_Hw.scala 113:22]
    node _T_148 = eq(_T_147, UInt<2>("h02")) @[Router_Hw.scala 113:53]
    node _T_149 = mux(_T_148, decomposed_output_ports_0[0].ready, UInt<1>("h01")) @[Router_Hw.scala 113:10]
    node _T_150 = bits(config_wire, 3, 2) @[Router_Hw.scala 113:22]
    node _T_151 = eq(_T_150, UInt<2>("h02")) @[Router_Hw.scala 113:53]
    node _T_152 = mux(_T_151, decomposed_output_ports_0[1].ready, UInt<1>("h01")) @[Router_Hw.scala 113:10]
    node _T_153 = bits(config_wire, 5, 4) @[Router_Hw.scala 113:22]
    node _T_154 = eq(_T_153, UInt<2>("h02")) @[Router_Hw.scala 113:53]
    node _T_155 = mux(_T_154, decomposed_output_ports_0[2].ready, UInt<1>("h01")) @[Router_Hw.scala 113:10]
    node _T_156 = bits(config_wire, 7, 6) @[Router_Hw.scala 113:22]
    node _T_157 = eq(_T_156, UInt<2>("h02")) @[Router_Hw.scala 113:53]
    node _T_158 = mux(_T_157, decomposed_output_ports_0[3].ready, UInt<1>("h01")) @[Router_Hw.scala 113:10]
    node _T_159 = bits(config_wire, 9, 8) @[Router_Hw.scala 113:22]
    node _T_160 = eq(_T_159, UInt<2>("h02")) @[Router_Hw.scala 113:53]
    node _T_161 = mux(_T_160, decomposed_output_ports_0[4].ready, UInt<1>("h01")) @[Router_Hw.scala 113:10]
    node _T_162 = and(_T_149, _T_152) @[Router_Hw.scala 116:99]
    node _T_163 = and(_T_162, _T_155) @[Router_Hw.scala 116:99]
    node _T_164 = and(_T_163, _T_158) @[Router_Hw.scala 116:99]
    node _T_165 = and(_T_164, _T_161) @[Router_Hw.scala 116:99]
    decomposed_input_ports_0[2].ready <= _T_165 @[Router_Hw.scala 116:73]
    node _T_166 = bits(config_wire, 1, 0) @[Router_Hw.scala 113:22]
    node _T_167 = eq(_T_166, UInt<2>("h03")) @[Router_Hw.scala 113:53]
    node _T_168 = mux(_T_167, decomposed_output_ports_0[0].ready, UInt<1>("h01")) @[Router_Hw.scala 113:10]
    node _T_169 = bits(config_wire, 3, 2) @[Router_Hw.scala 113:22]
    node _T_170 = eq(_T_169, UInt<2>("h03")) @[Router_Hw.scala 113:53]
    node _T_171 = mux(_T_170, decomposed_output_ports_0[1].ready, UInt<1>("h01")) @[Router_Hw.scala 113:10]
    node _T_172 = bits(config_wire, 5, 4) @[Router_Hw.scala 113:22]
    node _T_173 = eq(_T_172, UInt<2>("h03")) @[Router_Hw.scala 113:53]
    node _T_174 = mux(_T_173, decomposed_output_ports_0[2].ready, UInt<1>("h01")) @[Router_Hw.scala 113:10]
    node _T_175 = bits(config_wire, 7, 6) @[Router_Hw.scala 113:22]
    node _T_176 = eq(_T_175, UInt<2>("h03")) @[Router_Hw.scala 113:53]
    node _T_177 = mux(_T_176, decomposed_output_ports_0[3].ready, UInt<1>("h01")) @[Router_Hw.scala 113:10]
    node _T_178 = bits(config_wire, 9, 8) @[Router_Hw.scala 113:22]
    node _T_179 = eq(_T_178, UInt<2>("h03")) @[Router_Hw.scala 113:53]
    node _T_180 = mux(_T_179, decomposed_output_ports_0[4].ready, UInt<1>("h01")) @[Router_Hw.scala 113:10]
    node _T_181 = and(_T_168, _T_171) @[Router_Hw.scala 116:99]
    node _T_182 = and(_T_181, _T_174) @[Router_Hw.scala 116:99]
    node _T_183 = and(_T_182, _T_177) @[Router_Hw.scala 116:99]
    node _T_184 = and(_T_183, _T_180) @[Router_Hw.scala 116:99]
    decomposed_input_ports_0[3].ready <= _T_184 @[Router_Hw.scala 116:73]
    wire _T_185 : UInt<10>[1] @[Router_Hw.scala 140:45]
    _T_185[0] <= UInt<10>("h00") @[Router_Hw.scala 140:45]
    reg config_register_file : UInt<10>[1], clock with : (reset => (reset, _T_185)) @[Router_Hw.scala 140:37]
    node _T_186 = bits(config_register_file[0], 9, 0) @[Router_Hw.scala 141:55]
    config_wire <= _T_186 @[Router_Hw.scala 141:15]
    node config_module_id = bits(io.in[3].bits, 63, 59) @[Router_Hw.scala 148:44]
    node module_id_match = eq(config_module_id, UInt<4>("h0b")) @[Router_Hw.scala 149:49]
    node config_idx = bits(io.in[3].bits, 58, 58) @[Router_Hw.scala 150:38]
    node config_data = bits(io.in[3].bits, 9, 0) @[Router_Hw.scala 151:39]
    node _T_187 = and(io.in[3].config, module_id_match) @[Router_Hw.scala 152:22]
    when _T_187 : @[Router_Hw.scala 152:41]
      config_register_file[UInt<1>("h00")] <= config_data @[Router_Hw.scala 153:38]
      skip @[Router_Hw.scala 152:41]
    
  module Router_Hw_1 : 
    input clock : Clock
    input reset : UInt<1>
    output io : {flip in : {valid : UInt<1>, bits : UInt<64>, flip ready : UInt<1>, config : UInt<1>}[6], out : {valid : UInt<1>, bits : UInt<64>, flip ready : UInt<1>, config : UInt<1>}[8]}
    
    wire decomposed_input_ports_0 : {flip ready : UInt<1>, valid : UInt<1>, bits : UInt<32>}[6] @[Router_Hw.scala 167:57]
    wire decomposed_input_ports_1 : {flip ready : UInt<1>, valid : UInt<1>, bits : UInt<32>}[6] @[Router_Hw.scala 167:57]
    node _T = bits(io.in[0].bits, 31, 0) @[Router_Hw.scala 174:35]
    decomposed_input_ports_0[0].bits <= _T @[Router_Hw.scala 173:53]
    decomposed_input_ports_0[0].valid <= io.in[0].valid @[Router_Hw.scala 175:54]
    node _T_1 = bits(io.in[0].bits, 63, 32) @[Router_Hw.scala 174:35]
    decomposed_input_ports_1[0].bits <= _T_1 @[Router_Hw.scala 173:53]
    decomposed_input_ports_1[0].valid <= io.in[0].valid @[Router_Hw.scala 175:54]
    node _T_2 = and(decomposed_input_ports_0[0].ready, decomposed_input_ports_1[0].ready) @[Router_Hw.scala 178:90]
    io.in[0].ready <= _T_2 @[Router_Hw.scala 178:33]
    node _T_3 = bits(io.in[1].bits, 31, 0) @[Router_Hw.scala 174:35]
    decomposed_input_ports_0[1].bits <= _T_3 @[Router_Hw.scala 173:53]
    decomposed_input_ports_0[1].valid <= io.in[1].valid @[Router_Hw.scala 175:54]
    node _T_4 = bits(io.in[1].bits, 63, 32) @[Router_Hw.scala 174:35]
    decomposed_input_ports_1[1].bits <= _T_4 @[Router_Hw.scala 173:53]
    decomposed_input_ports_1[1].valid <= io.in[1].valid @[Router_Hw.scala 175:54]
    node _T_5 = and(decomposed_input_ports_0[1].ready, decomposed_input_ports_1[1].ready) @[Router_Hw.scala 178:90]
    io.in[1].ready <= _T_5 @[Router_Hw.scala 178:33]
    node _T_6 = bits(io.in[2].bits, 31, 0) @[Router_Hw.scala 174:35]
    decomposed_input_ports_0[2].bits <= _T_6 @[Router_Hw.scala 173:53]
    decomposed_input_ports_0[2].valid <= io.in[2].valid @[Router_Hw.scala 175:54]
    node _T_7 = bits(io.in[2].bits, 63, 32) @[Router_Hw.scala 174:35]
    decomposed_input_ports_1[2].bits <= _T_7 @[Router_Hw.scala 173:53]
    decomposed_input_ports_1[2].valid <= io.in[2].valid @[Router_Hw.scala 175:54]
    node _T_8 = and(decomposed_input_ports_0[2].ready, decomposed_input_ports_1[2].ready) @[Router_Hw.scala 178:90]
    io.in[2].ready <= _T_8 @[Router_Hw.scala 178:33]
    node _T_9 = bits(io.in[3].bits, 31, 0) @[Router_Hw.scala 174:35]
    decomposed_input_ports_0[3].bits <= _T_9 @[Router_Hw.scala 173:53]
    decomposed_input_ports_0[3].valid <= io.in[3].valid @[Router_Hw.scala 175:54]
    node _T_10 = bits(io.in[3].bits, 63, 32) @[Router_Hw.scala 174:35]
    decomposed_input_ports_1[3].bits <= _T_10 @[Router_Hw.scala 173:53]
    decomposed_input_ports_1[3].valid <= io.in[3].valid @[Router_Hw.scala 175:54]
    node _T_11 = and(decomposed_input_ports_0[3].ready, decomposed_input_ports_1[3].ready) @[Router_Hw.scala 178:90]
    io.in[3].ready <= _T_11 @[Router_Hw.scala 178:33]
    node _T_12 = bits(io.in[4].bits, 31, 0) @[Router_Hw.scala 174:35]
    decomposed_input_ports_0[4].bits <= _T_12 @[Router_Hw.scala 173:53]
    decomposed_input_ports_0[4].valid <= io.in[4].valid @[Router_Hw.scala 175:54]
    node _T_13 = bits(io.in[4].bits, 63, 32) @[Router_Hw.scala 174:35]
    decomposed_input_ports_1[4].bits <= _T_13 @[Router_Hw.scala 173:53]
    decomposed_input_ports_1[4].valid <= io.in[4].valid @[Router_Hw.scala 175:54]
    node _T_14 = and(decomposed_input_ports_0[4].ready, decomposed_input_ports_1[4].ready) @[Router_Hw.scala 178:90]
    io.in[4].ready <= _T_14 @[Router_Hw.scala 178:33]
    node _T_15 = bits(io.in[5].bits, 31, 0) @[Router_Hw.scala 174:35]
    decomposed_input_ports_0[5].bits <= _T_15 @[Router_Hw.scala 173:53]
    decomposed_input_ports_0[5].valid <= io.in[5].valid @[Router_Hw.scala 175:54]
    node _T_16 = bits(io.in[5].bits, 63, 32) @[Router_Hw.scala 174:35]
    decomposed_input_ports_1[5].bits <= _T_16 @[Router_Hw.scala 173:53]
    decomposed_input_ports_1[5].valid <= io.in[5].valid @[Router_Hw.scala 175:54]
    node _T_17 = and(decomposed_input_ports_0[5].ready, decomposed_input_ports_1[5].ready) @[Router_Hw.scala 178:90]
    io.in[5].ready <= _T_17 @[Router_Hw.scala 178:33]
    wire decomposed_output_ports_0 : {flip ready : UInt<1>, valid : UInt<1>, bits : UInt<32>}[8] @[Router_Hw.scala 167:57]
    wire decomposed_output_ports_1 : {flip ready : UInt<1>, valid : UInt<1>, bits : UInt<32>}[8] @[Router_Hw.scala 167:57]
    reg _T_18 : UInt<1>[2], clock @[Router_Hw.scala 183:29]
    decomposed_output_ports_0[0].ready <= _T_18[0] @[Router_Hw.scala 185:54]
    decomposed_output_ports_1[0].ready <= _T_18[1] @[Router_Hw.scala 185:54]
    reg _T_19 : UInt<64>, clock @[Router_Hw.scala 187:28]
    node _T_20 = cat(decomposed_output_ports_0[0].bits, decomposed_output_ports_1[0].bits) @[Cat.scala 30:58]
    _T_19 <= _T_20 @[Router_Hw.scala 188:19]
    reg _T_21 : UInt<1>, clock @[Router_Hw.scala 189:29]
    node _T_22 = and(decomposed_output_ports_0[0].valid, decomposed_output_ports_1[0].valid) @[Router_Hw.scala 190:77]
    _T_21 <= _T_22 @[Router_Hw.scala 190:20]
    _T_18[0] <= io.out[0].ready @[Router_Hw.scala 210:32]
    _T_18[1] <= io.out[0].ready @[Router_Hw.scala 210:32]
    io.out[0].bits <= _T_19 @[Router_Hw.scala 212:34]
    io.out[0].valid <= _T_21 @[Router_Hw.scala 213:35]
    io.out[0].config <= UInt<1>("h00") @[Router_Hw.scala 214:36]
    reg _T_23 : UInt<1>[2], clock @[Router_Hw.scala 183:29]
    decomposed_output_ports_0[1].ready <= _T_23[0] @[Router_Hw.scala 185:54]
    decomposed_output_ports_1[1].ready <= _T_23[1] @[Router_Hw.scala 185:54]
    reg _T_24 : UInt<64>, clock @[Router_Hw.scala 187:28]
    node _T_25 = cat(decomposed_output_ports_0[1].bits, decomposed_output_ports_1[1].bits) @[Cat.scala 30:58]
    _T_24 <= _T_25 @[Router_Hw.scala 188:19]
    reg _T_26 : UInt<1>, clock @[Router_Hw.scala 189:29]
    node _T_27 = and(decomposed_output_ports_0[1].valid, decomposed_output_ports_1[1].valid) @[Router_Hw.scala 190:77]
    _T_26 <= _T_27 @[Router_Hw.scala 190:20]
    _T_23[0] <= io.out[1].ready @[Router_Hw.scala 210:32]
    _T_23[1] <= io.out[1].ready @[Router_Hw.scala 210:32]
    io.out[1].bits <= _T_24 @[Router_Hw.scala 212:34]
    io.out[1].valid <= _T_26 @[Router_Hw.scala 213:35]
    io.out[1].config <= UInt<1>("h00") @[Router_Hw.scala 214:36]
    reg _T_28 : UInt<1>[2], clock @[Router_Hw.scala 183:29]
    decomposed_output_ports_0[2].ready <= _T_28[0] @[Router_Hw.scala 185:54]
    decomposed_output_ports_1[2].ready <= _T_28[1] @[Router_Hw.scala 185:54]
    reg _T_29 : UInt<64>, clock @[Router_Hw.scala 187:28]
    node _T_30 = cat(decomposed_output_ports_0[2].bits, decomposed_output_ports_1[2].bits) @[Cat.scala 30:58]
    _T_29 <= _T_30 @[Router_Hw.scala 188:19]
    reg _T_31 : UInt<1>, clock @[Router_Hw.scala 189:29]
    node _T_32 = and(decomposed_output_ports_0[2].valid, decomposed_output_ports_1[2].valid) @[Router_Hw.scala 190:77]
    _T_31 <= _T_32 @[Router_Hw.scala 190:20]
    _T_28[0] <= io.out[2].ready @[Router_Hw.scala 210:32]
    _T_28[1] <= io.out[2].ready @[Router_Hw.scala 210:32]
    io.out[2].bits <= _T_29 @[Router_Hw.scala 212:34]
    io.out[2].valid <= _T_31 @[Router_Hw.scala 213:35]
    io.out[2].config <= UInt<1>("h00") @[Router_Hw.scala 214:36]
    reg _T_33 : UInt<1>[2], clock @[Router_Hw.scala 183:29]
    decomposed_output_ports_0[3].ready <= _T_33[0] @[Router_Hw.scala 185:54]
    decomposed_output_ports_1[3].ready <= _T_33[1] @[Router_Hw.scala 185:54]
    reg _T_34 : UInt<64>, clock @[Router_Hw.scala 187:28]
    node _T_35 = cat(decomposed_output_ports_0[3].bits, decomposed_output_ports_1[3].bits) @[Cat.scala 30:58]
    _T_34 <= _T_35 @[Router_Hw.scala 188:19]
    reg _T_36 : UInt<1>, clock @[Router_Hw.scala 189:29]
    node _T_37 = and(decomposed_output_ports_0[3].valid, decomposed_output_ports_1[3].valid) @[Router_Hw.scala 190:77]
    _T_36 <= _T_37 @[Router_Hw.scala 190:20]
    when io.in[4].config : @[Router_Hw.scala 195:33]
      _T_33[0] <= UInt<1>("h00") @[Router_Hw.scala 197:34]
      _T_33[1] <= UInt<1>("h00") @[Router_Hw.scala 197:34]
      io.out[3].config <= io.in[4].config @[Router_Hw.scala 198:31]
      io.in[4].ready <= io.out[3].ready @[Router_Hw.scala 198:31]
      io.out[3].bits <= io.in[4].bits @[Router_Hw.scala 198:31]
      io.out[3].valid <= io.in[4].valid @[Router_Hw.scala 198:31]
      skip @[Router_Hw.scala 195:33]
    else : @[Router_Hw.scala 199:14]
      _T_33[0] <= io.out[3].ready @[Router_Hw.scala 201:34]
      _T_33[1] <= io.out[3].ready @[Router_Hw.scala 201:34]
      io.out[3].bits <= _T_34 @[Router_Hw.scala 203:36]
      io.out[3].valid <= _T_36 @[Router_Hw.scala 204:37]
      io.out[3].config <= io.in[4].config @[Router_Hw.scala 205:38]
      skip @[Router_Hw.scala 199:14]
    reg _T_38 : UInt<1>[2], clock @[Router_Hw.scala 183:29]
    decomposed_output_ports_0[4].ready <= _T_38[0] @[Router_Hw.scala 185:54]
    decomposed_output_ports_1[4].ready <= _T_38[1] @[Router_Hw.scala 185:54]
    reg _T_39 : UInt<64>, clock @[Router_Hw.scala 187:28]
    node _T_40 = cat(decomposed_output_ports_0[4].bits, decomposed_output_ports_1[4].bits) @[Cat.scala 30:58]
    _T_39 <= _T_40 @[Router_Hw.scala 188:19]
    reg _T_41 : UInt<1>, clock @[Router_Hw.scala 189:29]
    node _T_42 = and(decomposed_output_ports_0[4].valid, decomposed_output_ports_1[4].valid) @[Router_Hw.scala 190:77]
    _T_41 <= _T_42 @[Router_Hw.scala 190:20]
    _T_38[0] <= io.out[4].ready @[Router_Hw.scala 210:32]
    _T_38[1] <= io.out[4].ready @[Router_Hw.scala 210:32]
    io.out[4].bits <= _T_39 @[Router_Hw.scala 212:34]
    io.out[4].valid <= _T_41 @[Router_Hw.scala 213:35]
    io.out[4].config <= UInt<1>("h00") @[Router_Hw.scala 214:36]
    reg _T_43 : UInt<1>[2], clock @[Router_Hw.scala 183:29]
    decomposed_output_ports_0[5].ready <= _T_43[0] @[Router_Hw.scala 185:54]
    decomposed_output_ports_1[5].ready <= _T_43[1] @[Router_Hw.scala 185:54]
    reg _T_44 : UInt<64>, clock @[Router_Hw.scala 187:28]
    node _T_45 = cat(decomposed_output_ports_0[5].bits, decomposed_output_ports_1[5].bits) @[Cat.scala 30:58]
    _T_44 <= _T_45 @[Router_Hw.scala 188:19]
    reg _T_46 : UInt<1>, clock @[Router_Hw.scala 189:29]
    node _T_47 = and(decomposed_output_ports_0[5].valid, decomposed_output_ports_1[5].valid) @[Router_Hw.scala 190:77]
    _T_46 <= _T_47 @[Router_Hw.scala 190:20]
    _T_43[0] <= io.out[5].ready @[Router_Hw.scala 210:32]
    _T_43[1] <= io.out[5].ready @[Router_Hw.scala 210:32]
    io.out[5].bits <= _T_44 @[Router_Hw.scala 212:34]
    io.out[5].valid <= _T_46 @[Router_Hw.scala 213:35]
    io.out[5].config <= UInt<1>("h00") @[Router_Hw.scala 214:36]
    reg _T_48 : UInt<1>[2], clock @[Router_Hw.scala 183:29]
    decomposed_output_ports_0[6].ready <= _T_48[0] @[Router_Hw.scala 185:54]
    decomposed_output_ports_1[6].ready <= _T_48[1] @[Router_Hw.scala 185:54]
    reg _T_49 : UInt<64>, clock @[Router_Hw.scala 187:28]
    node _T_50 = cat(decomposed_output_ports_0[6].bits, decomposed_output_ports_1[6].bits) @[Cat.scala 30:58]
    _T_49 <= _T_50 @[Router_Hw.scala 188:19]
    reg _T_51 : UInt<1>, clock @[Router_Hw.scala 189:29]
    node _T_52 = and(decomposed_output_ports_0[6].valid, decomposed_output_ports_1[6].valid) @[Router_Hw.scala 190:77]
    _T_51 <= _T_52 @[Router_Hw.scala 190:20]
    _T_48[0] <= io.out[6].ready @[Router_Hw.scala 210:32]
    _T_48[1] <= io.out[6].ready @[Router_Hw.scala 210:32]
    io.out[6].bits <= _T_49 @[Router_Hw.scala 212:34]
    io.out[6].valid <= _T_51 @[Router_Hw.scala 213:35]
    io.out[6].config <= UInt<1>("h00") @[Router_Hw.scala 214:36]
    reg _T_53 : UInt<1>[2], clock @[Router_Hw.scala 183:29]
    decomposed_output_ports_0[7].ready <= _T_53[0] @[Router_Hw.scala 185:54]
    decomposed_output_ports_1[7].ready <= _T_53[1] @[Router_Hw.scala 185:54]
    reg _T_54 : UInt<64>, clock @[Router_Hw.scala 187:28]
    node _T_55 = cat(decomposed_output_ports_0[7].bits, decomposed_output_ports_1[7].bits) @[Cat.scala 30:58]
    _T_54 <= _T_55 @[Router_Hw.scala 188:19]
    reg _T_56 : UInt<1>, clock @[Router_Hw.scala 189:29]
    node _T_57 = and(decomposed_output_ports_0[7].valid, decomposed_output_ports_1[7].valid) @[Router_Hw.scala 190:77]
    _T_56 <= _T_57 @[Router_Hw.scala 190:20]
    _T_53[0] <= io.out[7].ready @[Router_Hw.scala 210:32]
    _T_53[1] <= io.out[7].ready @[Router_Hw.scala 210:32]
    io.out[7].bits <= _T_54 @[Router_Hw.scala 212:34]
    io.out[7].valid <= _T_56 @[Router_Hw.scala 213:35]
    io.out[7].config <= UInt<1>("h00") @[Router_Hw.scala 214:36]
    wire config_wire : UInt<54> @[Router_Hw.scala 97:25]
    node _T_58 = bits(config_wire, 2, 0) @[Router_Hw.scala 105:28]
    node _T_59 = eq(UInt<3>("h06"), _T_58) @[Mux.scala 69:19]
    node _T_60 = mux(_T_59, decomposed_input_ports_1[1].bits, UInt<1>("h00")) @[Mux.scala 69:16]
    node _T_61 = eq(UInt<3>("h05"), _T_58) @[Mux.scala 69:19]
    node _T_62 = mux(_T_61, decomposed_input_ports_0[5].bits, _T_60) @[Mux.scala 69:16]
    node _T_63 = eq(UInt<3>("h04"), _T_58) @[Mux.scala 69:19]
    node _T_64 = mux(_T_63, decomposed_input_ports_0[4].bits, _T_62) @[Mux.scala 69:16]
    node _T_65 = eq(UInt<2>("h03"), _T_58) @[Mux.scala 69:19]
    node _T_66 = mux(_T_65, decomposed_input_ports_0[3].bits, _T_64) @[Mux.scala 69:16]
    node _T_67 = eq(UInt<2>("h02"), _T_58) @[Mux.scala 69:19]
    node _T_68 = mux(_T_67, decomposed_input_ports_0[2].bits, _T_66) @[Mux.scala 69:16]
    node _T_69 = eq(UInt<1>("h01"), _T_58) @[Mux.scala 69:19]
    node _T_70 = mux(_T_69, decomposed_input_ports_0[1].bits, _T_68) @[Mux.scala 69:16]
    node _T_71 = eq(UInt<1>("h00"), _T_58) @[Mux.scala 69:19]
    node _T_72 = mux(_T_71, decomposed_input_ports_0[0].bits, _T_70) @[Mux.scala 69:16]
    decomposed_output_ports_0[0].bits <= _T_72 @[Router_Hw.scala 104:84]
    node _T_73 = bits(config_wire, 2, 0) @[Router_Hw.scala 107:28]
    node _T_74 = eq(UInt<3>("h06"), _T_73) @[Mux.scala 69:19]
    node _T_75 = mux(_T_74, decomposed_input_ports_1[1].valid, UInt<1>("h00")) @[Mux.scala 69:16]
    node _T_76 = eq(UInt<3>("h05"), _T_73) @[Mux.scala 69:19]
    node _T_77 = mux(_T_76, decomposed_input_ports_0[5].valid, _T_75) @[Mux.scala 69:16]
    node _T_78 = eq(UInt<3>("h04"), _T_73) @[Mux.scala 69:19]
    node _T_79 = mux(_T_78, decomposed_input_ports_0[4].valid, _T_77) @[Mux.scala 69:16]
    node _T_80 = eq(UInt<2>("h03"), _T_73) @[Mux.scala 69:19]
    node _T_81 = mux(_T_80, decomposed_input_ports_0[3].valid, _T_79) @[Mux.scala 69:16]
    node _T_82 = eq(UInt<2>("h02"), _T_73) @[Mux.scala 69:19]
    node _T_83 = mux(_T_82, decomposed_input_ports_0[2].valid, _T_81) @[Mux.scala 69:16]
    node _T_84 = eq(UInt<1>("h01"), _T_73) @[Mux.scala 69:19]
    node _T_85 = mux(_T_84, decomposed_input_ports_0[1].valid, _T_83) @[Mux.scala 69:16]
    node _T_86 = eq(UInt<1>("h00"), _T_73) @[Mux.scala 69:19]
    node _T_87 = mux(_T_86, decomposed_input_ports_0[0].valid, _T_85) @[Mux.scala 69:16]
    decomposed_output_ports_0[0].valid <= _T_87 @[Router_Hw.scala 106:85]
    node _T_88 = bits(config_wire, 5, 3) @[Router_Hw.scala 105:28]
    node _T_89 = eq(UInt<3>("h05"), _T_88) @[Mux.scala 69:19]
    node _T_90 = mux(_T_89, decomposed_input_ports_0[5].bits, UInt<1>("h00")) @[Mux.scala 69:16]
    node _T_91 = eq(UInt<3>("h04"), _T_88) @[Mux.scala 69:19]
    node _T_92 = mux(_T_91, decomposed_input_ports_0[4].bits, _T_90) @[Mux.scala 69:16]
    node _T_93 = eq(UInt<2>("h03"), _T_88) @[Mux.scala 69:19]
    node _T_94 = mux(_T_93, decomposed_input_ports_0[3].bits, _T_92) @[Mux.scala 69:16]
    node _T_95 = eq(UInt<2>("h02"), _T_88) @[Mux.scala 69:19]
    node _T_96 = mux(_T_95, decomposed_input_ports_0[2].bits, _T_94) @[Mux.scala 69:16]
    node _T_97 = eq(UInt<1>("h01"), _T_88) @[Mux.scala 69:19]
    node _T_98 = mux(_T_97, decomposed_input_ports_0[1].bits, _T_96) @[Mux.scala 69:16]
    node _T_99 = eq(UInt<1>("h00"), _T_88) @[Mux.scala 69:19]
    node _T_100 = mux(_T_99, decomposed_input_ports_0[0].bits, _T_98) @[Mux.scala 69:16]
    decomposed_output_ports_0[1].bits <= _T_100 @[Router_Hw.scala 104:84]
    node _T_101 = bits(config_wire, 5, 3) @[Router_Hw.scala 107:28]
    node _T_102 = eq(UInt<3>("h05"), _T_101) @[Mux.scala 69:19]
    node _T_103 = mux(_T_102, decomposed_input_ports_0[5].valid, UInt<1>("h00")) @[Mux.scala 69:16]
    node _T_104 = eq(UInt<3>("h04"), _T_101) @[Mux.scala 69:19]
    node _T_105 = mux(_T_104, decomposed_input_ports_0[4].valid, _T_103) @[Mux.scala 69:16]
    node _T_106 = eq(UInt<2>("h03"), _T_101) @[Mux.scala 69:19]
    node _T_107 = mux(_T_106, decomposed_input_ports_0[3].valid, _T_105) @[Mux.scala 69:16]
    node _T_108 = eq(UInt<2>("h02"), _T_101) @[Mux.scala 69:19]
    node _T_109 = mux(_T_108, decomposed_input_ports_0[2].valid, _T_107) @[Mux.scala 69:16]
    node _T_110 = eq(UInt<1>("h01"), _T_101) @[Mux.scala 69:19]
    node _T_111 = mux(_T_110, decomposed_input_ports_0[1].valid, _T_109) @[Mux.scala 69:16]
    node _T_112 = eq(UInt<1>("h00"), _T_101) @[Mux.scala 69:19]
    node _T_113 = mux(_T_112, decomposed_input_ports_0[0].valid, _T_111) @[Mux.scala 69:16]
    decomposed_output_ports_0[1].valid <= _T_113 @[Router_Hw.scala 106:85]
    node _T_114 = bits(config_wire, 8, 6) @[Router_Hw.scala 105:28]
    node _T_115 = eq(UInt<3>("h05"), _T_114) @[Mux.scala 69:19]
    node _T_116 = mux(_T_115, decomposed_input_ports_0[5].bits, UInt<1>("h00")) @[Mux.scala 69:16]
    node _T_117 = eq(UInt<3>("h04"), _T_114) @[Mux.scala 69:19]
    node _T_118 = mux(_T_117, decomposed_input_ports_0[4].bits, _T_116) @[Mux.scala 69:16]
    node _T_119 = eq(UInt<2>("h03"), _T_114) @[Mux.scala 69:19]
    node _T_120 = mux(_T_119, decomposed_input_ports_0[3].bits, _T_118) @[Mux.scala 69:16]
    node _T_121 = eq(UInt<2>("h02"), _T_114) @[Mux.scala 69:19]
    node _T_122 = mux(_T_121, decomposed_input_ports_0[2].bits, _T_120) @[Mux.scala 69:16]
    node _T_123 = eq(UInt<1>("h01"), _T_114) @[Mux.scala 69:19]
    node _T_124 = mux(_T_123, decomposed_input_ports_0[1].bits, _T_122) @[Mux.scala 69:16]
    node _T_125 = eq(UInt<1>("h00"), _T_114) @[Mux.scala 69:19]
    node _T_126 = mux(_T_125, decomposed_input_ports_0[0].bits, _T_124) @[Mux.scala 69:16]
    decomposed_output_ports_0[2].bits <= _T_126 @[Router_Hw.scala 104:84]
    node _T_127 = bits(config_wire, 8, 6) @[Router_Hw.scala 107:28]
    node _T_128 = eq(UInt<3>("h05"), _T_127) @[Mux.scala 69:19]
    node _T_129 = mux(_T_128, decomposed_input_ports_0[5].valid, UInt<1>("h00")) @[Mux.scala 69:16]
    node _T_130 = eq(UInt<3>("h04"), _T_127) @[Mux.scala 69:19]
    node _T_131 = mux(_T_130, decomposed_input_ports_0[4].valid, _T_129) @[Mux.scala 69:16]
    node _T_132 = eq(UInt<2>("h03"), _T_127) @[Mux.scala 69:19]
    node _T_133 = mux(_T_132, decomposed_input_ports_0[3].valid, _T_131) @[Mux.scala 69:16]
    node _T_134 = eq(UInt<2>("h02"), _T_127) @[Mux.scala 69:19]
    node _T_135 = mux(_T_134, decomposed_input_ports_0[2].valid, _T_133) @[Mux.scala 69:16]
    node _T_136 = eq(UInt<1>("h01"), _T_127) @[Mux.scala 69:19]
    node _T_137 = mux(_T_136, decomposed_input_ports_0[1].valid, _T_135) @[Mux.scala 69:16]
    node _T_138 = eq(UInt<1>("h00"), _T_127) @[Mux.scala 69:19]
    node _T_139 = mux(_T_138, decomposed_input_ports_0[0].valid, _T_137) @[Mux.scala 69:16]
    decomposed_output_ports_0[2].valid <= _T_139 @[Router_Hw.scala 106:85]
    node _T_140 = bits(config_wire, 11, 9) @[Router_Hw.scala 105:28]
    node _T_141 = eq(UInt<3>("h05"), _T_140) @[Mux.scala 69:19]
    node _T_142 = mux(_T_141, decomposed_input_ports_0[5].bits, UInt<1>("h00")) @[Mux.scala 69:16]
    node _T_143 = eq(UInt<3>("h04"), _T_140) @[Mux.scala 69:19]
    node _T_144 = mux(_T_143, decomposed_input_ports_0[4].bits, _T_142) @[Mux.scala 69:16]
    node _T_145 = eq(UInt<2>("h03"), _T_140) @[Mux.scala 69:19]
    node _T_146 = mux(_T_145, decomposed_input_ports_0[3].bits, _T_144) @[Mux.scala 69:16]
    node _T_147 = eq(UInt<2>("h02"), _T_140) @[Mux.scala 69:19]
    node _T_148 = mux(_T_147, decomposed_input_ports_0[2].bits, _T_146) @[Mux.scala 69:16]
    node _T_149 = eq(UInt<1>("h01"), _T_140) @[Mux.scala 69:19]
    node _T_150 = mux(_T_149, decomposed_input_ports_0[1].bits, _T_148) @[Mux.scala 69:16]
    node _T_151 = eq(UInt<1>("h00"), _T_140) @[Mux.scala 69:19]
    node _T_152 = mux(_T_151, decomposed_input_ports_0[0].bits, _T_150) @[Mux.scala 69:16]
    decomposed_output_ports_0[3].bits <= _T_152 @[Router_Hw.scala 104:84]
    node _T_153 = bits(config_wire, 11, 9) @[Router_Hw.scala 107:28]
    node _T_154 = eq(UInt<3>("h05"), _T_153) @[Mux.scala 69:19]
    node _T_155 = mux(_T_154, decomposed_input_ports_0[5].valid, UInt<1>("h00")) @[Mux.scala 69:16]
    node _T_156 = eq(UInt<3>("h04"), _T_153) @[Mux.scala 69:19]
    node _T_157 = mux(_T_156, decomposed_input_ports_0[4].valid, _T_155) @[Mux.scala 69:16]
    node _T_158 = eq(UInt<2>("h03"), _T_153) @[Mux.scala 69:19]
    node _T_159 = mux(_T_158, decomposed_input_ports_0[3].valid, _T_157) @[Mux.scala 69:16]
    node _T_160 = eq(UInt<2>("h02"), _T_153) @[Mux.scala 69:19]
    node _T_161 = mux(_T_160, decomposed_input_ports_0[2].valid, _T_159) @[Mux.scala 69:16]
    node _T_162 = eq(UInt<1>("h01"), _T_153) @[Mux.scala 69:19]
    node _T_163 = mux(_T_162, decomposed_input_ports_0[1].valid, _T_161) @[Mux.scala 69:16]
    node _T_164 = eq(UInt<1>("h00"), _T_153) @[Mux.scala 69:19]
    node _T_165 = mux(_T_164, decomposed_input_ports_0[0].valid, _T_163) @[Mux.scala 69:16]
    decomposed_output_ports_0[3].valid <= _T_165 @[Router_Hw.scala 106:85]
    node _T_166 = bits(config_wire, 14, 12) @[Router_Hw.scala 105:28]
    node _T_167 = eq(UInt<3>("h05"), _T_166) @[Mux.scala 69:19]
    node _T_168 = mux(_T_167, decomposed_input_ports_0[5].bits, UInt<1>("h00")) @[Mux.scala 69:16]
    node _T_169 = eq(UInt<3>("h04"), _T_166) @[Mux.scala 69:19]
    node _T_170 = mux(_T_169, decomposed_input_ports_0[4].bits, _T_168) @[Mux.scala 69:16]
    node _T_171 = eq(UInt<2>("h03"), _T_166) @[Mux.scala 69:19]
    node _T_172 = mux(_T_171, decomposed_input_ports_0[3].bits, _T_170) @[Mux.scala 69:16]
    node _T_173 = eq(UInt<2>("h02"), _T_166) @[Mux.scala 69:19]
    node _T_174 = mux(_T_173, decomposed_input_ports_0[2].bits, _T_172) @[Mux.scala 69:16]
    node _T_175 = eq(UInt<1>("h01"), _T_166) @[Mux.scala 69:19]
    node _T_176 = mux(_T_175, decomposed_input_ports_0[1].bits, _T_174) @[Mux.scala 69:16]
    node _T_177 = eq(UInt<1>("h00"), _T_166) @[Mux.scala 69:19]
    node _T_178 = mux(_T_177, decomposed_input_ports_0[0].bits, _T_176) @[Mux.scala 69:16]
    decomposed_output_ports_0[4].bits <= _T_178 @[Router_Hw.scala 104:84]
    node _T_179 = bits(config_wire, 14, 12) @[Router_Hw.scala 107:28]
    node _T_180 = eq(UInt<3>("h05"), _T_179) @[Mux.scala 69:19]
    node _T_181 = mux(_T_180, decomposed_input_ports_0[5].valid, UInt<1>("h00")) @[Mux.scala 69:16]
    node _T_182 = eq(UInt<3>("h04"), _T_179) @[Mux.scala 69:19]
    node _T_183 = mux(_T_182, decomposed_input_ports_0[4].valid, _T_181) @[Mux.scala 69:16]
    node _T_184 = eq(UInt<2>("h03"), _T_179) @[Mux.scala 69:19]
    node _T_185 = mux(_T_184, decomposed_input_ports_0[3].valid, _T_183) @[Mux.scala 69:16]
    node _T_186 = eq(UInt<2>("h02"), _T_179) @[Mux.scala 69:19]
    node _T_187 = mux(_T_186, decomposed_input_ports_0[2].valid, _T_185) @[Mux.scala 69:16]
    node _T_188 = eq(UInt<1>("h01"), _T_179) @[Mux.scala 69:19]
    node _T_189 = mux(_T_188, decomposed_input_ports_0[1].valid, _T_187) @[Mux.scala 69:16]
    node _T_190 = eq(UInt<1>("h00"), _T_179) @[Mux.scala 69:19]
    node _T_191 = mux(_T_190, decomposed_input_ports_0[0].valid, _T_189) @[Mux.scala 69:16]
    decomposed_output_ports_0[4].valid <= _T_191 @[Router_Hw.scala 106:85]
    node _T_192 = bits(config_wire, 17, 15) @[Router_Hw.scala 105:28]
    node _T_193 = eq(UInt<3>("h05"), _T_192) @[Mux.scala 69:19]
    node _T_194 = mux(_T_193, decomposed_input_ports_0[5].bits, UInt<1>("h00")) @[Mux.scala 69:16]
    node _T_195 = eq(UInt<3>("h04"), _T_192) @[Mux.scala 69:19]
    node _T_196 = mux(_T_195, decomposed_input_ports_0[4].bits, _T_194) @[Mux.scala 69:16]
    node _T_197 = eq(UInt<2>("h03"), _T_192) @[Mux.scala 69:19]
    node _T_198 = mux(_T_197, decomposed_input_ports_0[3].bits, _T_196) @[Mux.scala 69:16]
    node _T_199 = eq(UInt<2>("h02"), _T_192) @[Mux.scala 69:19]
    node _T_200 = mux(_T_199, decomposed_input_ports_0[2].bits, _T_198) @[Mux.scala 69:16]
    node _T_201 = eq(UInt<1>("h01"), _T_192) @[Mux.scala 69:19]
    node _T_202 = mux(_T_201, decomposed_input_ports_0[1].bits, _T_200) @[Mux.scala 69:16]
    node _T_203 = eq(UInt<1>("h00"), _T_192) @[Mux.scala 69:19]
    node _T_204 = mux(_T_203, decomposed_input_ports_0[0].bits, _T_202) @[Mux.scala 69:16]
    decomposed_output_ports_0[5].bits <= _T_204 @[Router_Hw.scala 104:84]
    node _T_205 = bits(config_wire, 17, 15) @[Router_Hw.scala 107:28]
    node _T_206 = eq(UInt<3>("h05"), _T_205) @[Mux.scala 69:19]
    node _T_207 = mux(_T_206, decomposed_input_ports_0[5].valid, UInt<1>("h00")) @[Mux.scala 69:16]
    node _T_208 = eq(UInt<3>("h04"), _T_205) @[Mux.scala 69:19]
    node _T_209 = mux(_T_208, decomposed_input_ports_0[4].valid, _T_207) @[Mux.scala 69:16]
    node _T_210 = eq(UInt<2>("h03"), _T_205) @[Mux.scala 69:19]
    node _T_211 = mux(_T_210, decomposed_input_ports_0[3].valid, _T_209) @[Mux.scala 69:16]
    node _T_212 = eq(UInt<2>("h02"), _T_205) @[Mux.scala 69:19]
    node _T_213 = mux(_T_212, decomposed_input_ports_0[2].valid, _T_211) @[Mux.scala 69:16]
    node _T_214 = eq(UInt<1>("h01"), _T_205) @[Mux.scala 69:19]
    node _T_215 = mux(_T_214, decomposed_input_ports_0[1].valid, _T_213) @[Mux.scala 69:16]
    node _T_216 = eq(UInt<1>("h00"), _T_205) @[Mux.scala 69:19]
    node _T_217 = mux(_T_216, decomposed_input_ports_0[0].valid, _T_215) @[Mux.scala 69:16]
    decomposed_output_ports_0[5].valid <= _T_217 @[Router_Hw.scala 106:85]
    node _T_218 = bits(config_wire, 20, 18) @[Router_Hw.scala 105:28]
    node _T_219 = eq(UInt<3>("h05"), _T_218) @[Mux.scala 69:19]
    node _T_220 = mux(_T_219, decomposed_input_ports_0[5].bits, UInt<1>("h00")) @[Mux.scala 69:16]
    node _T_221 = eq(UInt<3>("h04"), _T_218) @[Mux.scala 69:19]
    node _T_222 = mux(_T_221, decomposed_input_ports_0[4].bits, _T_220) @[Mux.scala 69:16]
    node _T_223 = eq(UInt<2>("h03"), _T_218) @[Mux.scala 69:19]
    node _T_224 = mux(_T_223, decomposed_input_ports_0[3].bits, _T_222) @[Mux.scala 69:16]
    node _T_225 = eq(UInt<2>("h02"), _T_218) @[Mux.scala 69:19]
    node _T_226 = mux(_T_225, decomposed_input_ports_0[2].bits, _T_224) @[Mux.scala 69:16]
    node _T_227 = eq(UInt<1>("h01"), _T_218) @[Mux.scala 69:19]
    node _T_228 = mux(_T_227, decomposed_input_ports_0[1].bits, _T_226) @[Mux.scala 69:16]
    node _T_229 = eq(UInt<1>("h00"), _T_218) @[Mux.scala 69:19]
    node _T_230 = mux(_T_229, decomposed_input_ports_0[0].bits, _T_228) @[Mux.scala 69:16]
    decomposed_output_ports_0[6].bits <= _T_230 @[Router_Hw.scala 104:84]
    node _T_231 = bits(config_wire, 20, 18) @[Router_Hw.scala 107:28]
    node _T_232 = eq(UInt<3>("h05"), _T_231) @[Mux.scala 69:19]
    node _T_233 = mux(_T_232, decomposed_input_ports_0[5].valid, UInt<1>("h00")) @[Mux.scala 69:16]
    node _T_234 = eq(UInt<3>("h04"), _T_231) @[Mux.scala 69:19]
    node _T_235 = mux(_T_234, decomposed_input_ports_0[4].valid, _T_233) @[Mux.scala 69:16]
    node _T_236 = eq(UInt<2>("h03"), _T_231) @[Mux.scala 69:19]
    node _T_237 = mux(_T_236, decomposed_input_ports_0[3].valid, _T_235) @[Mux.scala 69:16]
    node _T_238 = eq(UInt<2>("h02"), _T_231) @[Mux.scala 69:19]
    node _T_239 = mux(_T_238, decomposed_input_ports_0[2].valid, _T_237) @[Mux.scala 69:16]
    node _T_240 = eq(UInt<1>("h01"), _T_231) @[Mux.scala 69:19]
    node _T_241 = mux(_T_240, decomposed_input_ports_0[1].valid, _T_239) @[Mux.scala 69:16]
    node _T_242 = eq(UInt<1>("h00"), _T_231) @[Mux.scala 69:19]
    node _T_243 = mux(_T_242, decomposed_input_ports_0[0].valid, _T_241) @[Mux.scala 69:16]
    decomposed_output_ports_0[6].valid <= _T_243 @[Router_Hw.scala 106:85]
    node _T_244 = bits(config_wire, 23, 21) @[Router_Hw.scala 105:28]
    node _T_245 = eq(UInt<3>("h05"), _T_244) @[Mux.scala 69:19]
    node _T_246 = mux(_T_245, decomposed_input_ports_0[5].bits, UInt<1>("h00")) @[Mux.scala 69:16]
    node _T_247 = eq(UInt<3>("h04"), _T_244) @[Mux.scala 69:19]
    node _T_248 = mux(_T_247, decomposed_input_ports_0[4].bits, _T_246) @[Mux.scala 69:16]
    node _T_249 = eq(UInt<2>("h03"), _T_244) @[Mux.scala 69:19]
    node _T_250 = mux(_T_249, decomposed_input_ports_0[3].bits, _T_248) @[Mux.scala 69:16]
    node _T_251 = eq(UInt<2>("h02"), _T_244) @[Mux.scala 69:19]
    node _T_252 = mux(_T_251, decomposed_input_ports_0[2].bits, _T_250) @[Mux.scala 69:16]
    node _T_253 = eq(UInt<1>("h01"), _T_244) @[Mux.scala 69:19]
    node _T_254 = mux(_T_253, decomposed_input_ports_0[1].bits, _T_252) @[Mux.scala 69:16]
    node _T_255 = eq(UInt<1>("h00"), _T_244) @[Mux.scala 69:19]
    node _T_256 = mux(_T_255, decomposed_input_ports_0[0].bits, _T_254) @[Mux.scala 69:16]
    decomposed_output_ports_0[7].bits <= _T_256 @[Router_Hw.scala 104:84]
    node _T_257 = bits(config_wire, 23, 21) @[Router_Hw.scala 107:28]
    node _T_258 = eq(UInt<3>("h05"), _T_257) @[Mux.scala 69:19]
    node _T_259 = mux(_T_258, decomposed_input_ports_0[5].valid, UInt<1>("h00")) @[Mux.scala 69:16]
    node _T_260 = eq(UInt<3>("h04"), _T_257) @[Mux.scala 69:19]
    node _T_261 = mux(_T_260, decomposed_input_ports_0[4].valid, _T_259) @[Mux.scala 69:16]
    node _T_262 = eq(UInt<2>("h03"), _T_257) @[Mux.scala 69:19]
    node _T_263 = mux(_T_262, decomposed_input_ports_0[3].valid, _T_261) @[Mux.scala 69:16]
    node _T_264 = eq(UInt<2>("h02"), _T_257) @[Mux.scala 69:19]
    node _T_265 = mux(_T_264, decomposed_input_ports_0[2].valid, _T_263) @[Mux.scala 69:16]
    node _T_266 = eq(UInt<1>("h01"), _T_257) @[Mux.scala 69:19]
    node _T_267 = mux(_T_266, decomposed_input_ports_0[1].valid, _T_265) @[Mux.scala 69:16]
    node _T_268 = eq(UInt<1>("h00"), _T_257) @[Mux.scala 69:19]
    node _T_269 = mux(_T_268, decomposed_input_ports_0[0].valid, _T_267) @[Mux.scala 69:16]
    decomposed_output_ports_0[7].valid <= _T_269 @[Router_Hw.scala 106:85]
    node _T_270 = bits(config_wire, 26, 24) @[Router_Hw.scala 105:28]
    node _T_271 = eq(UInt<3>("h05"), _T_270) @[Mux.scala 69:19]
    node _T_272 = mux(_T_271, decomposed_input_ports_1[5].bits, UInt<1>("h00")) @[Mux.scala 69:16]
    node _T_273 = eq(UInt<3>("h04"), _T_270) @[Mux.scala 69:19]
    node _T_274 = mux(_T_273, decomposed_input_ports_1[4].bits, _T_272) @[Mux.scala 69:16]
    node _T_275 = eq(UInt<2>("h03"), _T_270) @[Mux.scala 69:19]
    node _T_276 = mux(_T_275, decomposed_input_ports_1[3].bits, _T_274) @[Mux.scala 69:16]
    node _T_277 = eq(UInt<2>("h02"), _T_270) @[Mux.scala 69:19]
    node _T_278 = mux(_T_277, decomposed_input_ports_1[2].bits, _T_276) @[Mux.scala 69:16]
    node _T_279 = eq(UInt<1>("h01"), _T_270) @[Mux.scala 69:19]
    node _T_280 = mux(_T_279, decomposed_input_ports_1[1].bits, _T_278) @[Mux.scala 69:16]
    node _T_281 = eq(UInt<1>("h00"), _T_270) @[Mux.scala 69:19]
    node _T_282 = mux(_T_281, decomposed_input_ports_1[0].bits, _T_280) @[Mux.scala 69:16]
    decomposed_output_ports_1[0].bits <= _T_282 @[Router_Hw.scala 104:84]
    node _T_283 = bits(config_wire, 26, 24) @[Router_Hw.scala 107:28]
    node _T_284 = eq(UInt<3>("h05"), _T_283) @[Mux.scala 69:19]
    node _T_285 = mux(_T_284, decomposed_input_ports_1[5].valid, UInt<1>("h00")) @[Mux.scala 69:16]
    node _T_286 = eq(UInt<3>("h04"), _T_283) @[Mux.scala 69:19]
    node _T_287 = mux(_T_286, decomposed_input_ports_1[4].valid, _T_285) @[Mux.scala 69:16]
    node _T_288 = eq(UInt<2>("h03"), _T_283) @[Mux.scala 69:19]
    node _T_289 = mux(_T_288, decomposed_input_ports_1[3].valid, _T_287) @[Mux.scala 69:16]
    node _T_290 = eq(UInt<2>("h02"), _T_283) @[Mux.scala 69:19]
    node _T_291 = mux(_T_290, decomposed_input_ports_1[2].valid, _T_289) @[Mux.scala 69:16]
    node _T_292 = eq(UInt<1>("h01"), _T_283) @[Mux.scala 69:19]
    node _T_293 = mux(_T_292, decomposed_input_ports_1[1].valid, _T_291) @[Mux.scala 69:16]
    node _T_294 = eq(UInt<1>("h00"), _T_283) @[Mux.scala 69:19]
    node _T_295 = mux(_T_294, decomposed_input_ports_1[0].valid, _T_293) @[Mux.scala 69:16]
    decomposed_output_ports_1[0].valid <= _T_295 @[Router_Hw.scala 106:85]
    node _T_296 = bits(config_wire, 29, 27) @[Router_Hw.scala 105:28]
    node _T_297 = eq(UInt<3>("h05"), _T_296) @[Mux.scala 69:19]
    node _T_298 = mux(_T_297, decomposed_input_ports_1[5].bits, UInt<1>("h00")) @[Mux.scala 69:16]
    node _T_299 = eq(UInt<3>("h04"), _T_296) @[Mux.scala 69:19]
    node _T_300 = mux(_T_299, decomposed_input_ports_1[4].bits, _T_298) @[Mux.scala 69:16]
    node _T_301 = eq(UInt<2>("h03"), _T_296) @[Mux.scala 69:19]
    node _T_302 = mux(_T_301, decomposed_input_ports_1[3].bits, _T_300) @[Mux.scala 69:16]
    node _T_303 = eq(UInt<2>("h02"), _T_296) @[Mux.scala 69:19]
    node _T_304 = mux(_T_303, decomposed_input_ports_1[2].bits, _T_302) @[Mux.scala 69:16]
    node _T_305 = eq(UInt<1>("h01"), _T_296) @[Mux.scala 69:19]
    node _T_306 = mux(_T_305, decomposed_input_ports_1[1].bits, _T_304) @[Mux.scala 69:16]
    node _T_307 = eq(UInt<1>("h00"), _T_296) @[Mux.scala 69:19]
    node _T_308 = mux(_T_307, decomposed_input_ports_1[0].bits, _T_306) @[Mux.scala 69:16]
    decomposed_output_ports_1[1].bits <= _T_308 @[Router_Hw.scala 104:84]
    node _T_309 = bits(config_wire, 29, 27) @[Router_Hw.scala 107:28]
    node _T_310 = eq(UInt<3>("h05"), _T_309) @[Mux.scala 69:19]
    node _T_311 = mux(_T_310, decomposed_input_ports_1[5].valid, UInt<1>("h00")) @[Mux.scala 69:16]
    node _T_312 = eq(UInt<3>("h04"), _T_309) @[Mux.scala 69:19]
    node _T_313 = mux(_T_312, decomposed_input_ports_1[4].valid, _T_311) @[Mux.scala 69:16]
    node _T_314 = eq(UInt<2>("h03"), _T_309) @[Mux.scala 69:19]
    node _T_315 = mux(_T_314, decomposed_input_ports_1[3].valid, _T_313) @[Mux.scala 69:16]
    node _T_316 = eq(UInt<2>("h02"), _T_309) @[Mux.scala 69:19]
    node _T_317 = mux(_T_316, decomposed_input_ports_1[2].valid, _T_315) @[Mux.scala 69:16]
    node _T_318 = eq(UInt<1>("h01"), _T_309) @[Mux.scala 69:19]
    node _T_319 = mux(_T_318, decomposed_input_ports_1[1].valid, _T_317) @[Mux.scala 69:16]
    node _T_320 = eq(UInt<1>("h00"), _T_309) @[Mux.scala 69:19]
    node _T_321 = mux(_T_320, decomposed_input_ports_1[0].valid, _T_319) @[Mux.scala 69:16]
    decomposed_output_ports_1[1].valid <= _T_321 @[Router_Hw.scala 106:85]
    node _T_322 = bits(config_wire, 32, 30) @[Router_Hw.scala 105:28]
    node _T_323 = eq(UInt<3>("h06"), _T_322) @[Mux.scala 69:19]
    node _T_324 = mux(_T_323, decomposed_input_ports_0[5].bits, UInt<1>("h00")) @[Mux.scala 69:16]
    node _T_325 = eq(UInt<3>("h05"), _T_322) @[Mux.scala 69:19]
    node _T_326 = mux(_T_325, decomposed_input_ports_1[5].bits, _T_324) @[Mux.scala 69:16]
    node _T_327 = eq(UInt<3>("h04"), _T_322) @[Mux.scala 69:19]
    node _T_328 = mux(_T_327, decomposed_input_ports_1[4].bits, _T_326) @[Mux.scala 69:16]
    node _T_329 = eq(UInt<2>("h03"), _T_322) @[Mux.scala 69:19]
    node _T_330 = mux(_T_329, decomposed_input_ports_1[3].bits, _T_328) @[Mux.scala 69:16]
    node _T_331 = eq(UInt<2>("h02"), _T_322) @[Mux.scala 69:19]
    node _T_332 = mux(_T_331, decomposed_input_ports_1[2].bits, _T_330) @[Mux.scala 69:16]
    node _T_333 = eq(UInt<1>("h01"), _T_322) @[Mux.scala 69:19]
    node _T_334 = mux(_T_333, decomposed_input_ports_1[1].bits, _T_332) @[Mux.scala 69:16]
    node _T_335 = eq(UInt<1>("h00"), _T_322) @[Mux.scala 69:19]
    node _T_336 = mux(_T_335, decomposed_input_ports_1[0].bits, _T_334) @[Mux.scala 69:16]
    decomposed_output_ports_1[2].bits <= _T_336 @[Router_Hw.scala 104:84]
    node _T_337 = bits(config_wire, 32, 30) @[Router_Hw.scala 107:28]
    node _T_338 = eq(UInt<3>("h06"), _T_337) @[Mux.scala 69:19]
    node _T_339 = mux(_T_338, decomposed_input_ports_0[5].valid, UInt<1>("h00")) @[Mux.scala 69:16]
    node _T_340 = eq(UInt<3>("h05"), _T_337) @[Mux.scala 69:19]
    node _T_341 = mux(_T_340, decomposed_input_ports_1[5].valid, _T_339) @[Mux.scala 69:16]
    node _T_342 = eq(UInt<3>("h04"), _T_337) @[Mux.scala 69:19]
    node _T_343 = mux(_T_342, decomposed_input_ports_1[4].valid, _T_341) @[Mux.scala 69:16]
    node _T_344 = eq(UInt<2>("h03"), _T_337) @[Mux.scala 69:19]
    node _T_345 = mux(_T_344, decomposed_input_ports_1[3].valid, _T_343) @[Mux.scala 69:16]
    node _T_346 = eq(UInt<2>("h02"), _T_337) @[Mux.scala 69:19]
    node _T_347 = mux(_T_346, decomposed_input_ports_1[2].valid, _T_345) @[Mux.scala 69:16]
    node _T_348 = eq(UInt<1>("h01"), _T_337) @[Mux.scala 69:19]
    node _T_349 = mux(_T_348, decomposed_input_ports_1[1].valid, _T_347) @[Mux.scala 69:16]
    node _T_350 = eq(UInt<1>("h00"), _T_337) @[Mux.scala 69:19]
    node _T_351 = mux(_T_350, decomposed_input_ports_1[0].valid, _T_349) @[Mux.scala 69:16]
    decomposed_output_ports_1[2].valid <= _T_351 @[Router_Hw.scala 106:85]
    node _T_352 = bits(config_wire, 35, 33) @[Router_Hw.scala 105:28]
    node _T_353 = eq(UInt<3>("h05"), _T_352) @[Mux.scala 69:19]
    node _T_354 = mux(_T_353, decomposed_input_ports_1[5].bits, UInt<1>("h00")) @[Mux.scala 69:16]
    node _T_355 = eq(UInt<3>("h04"), _T_352) @[Mux.scala 69:19]
    node _T_356 = mux(_T_355, decomposed_input_ports_1[4].bits, _T_354) @[Mux.scala 69:16]
    node _T_357 = eq(UInt<2>("h03"), _T_352) @[Mux.scala 69:19]
    node _T_358 = mux(_T_357, decomposed_input_ports_1[3].bits, _T_356) @[Mux.scala 69:16]
    node _T_359 = eq(UInt<2>("h02"), _T_352) @[Mux.scala 69:19]
    node _T_360 = mux(_T_359, decomposed_input_ports_1[2].bits, _T_358) @[Mux.scala 69:16]
    node _T_361 = eq(UInt<1>("h01"), _T_352) @[Mux.scala 69:19]
    node _T_362 = mux(_T_361, decomposed_input_ports_1[1].bits, _T_360) @[Mux.scala 69:16]
    node _T_363 = eq(UInt<1>("h00"), _T_352) @[Mux.scala 69:19]
    node _T_364 = mux(_T_363, decomposed_input_ports_1[0].bits, _T_362) @[Mux.scala 69:16]
    decomposed_output_ports_1[3].bits <= _T_364 @[Router_Hw.scala 104:84]
    node _T_365 = bits(config_wire, 35, 33) @[Router_Hw.scala 107:28]
    node _T_366 = eq(UInt<3>("h05"), _T_365) @[Mux.scala 69:19]
    node _T_367 = mux(_T_366, decomposed_input_ports_1[5].valid, UInt<1>("h00")) @[Mux.scala 69:16]
    node _T_368 = eq(UInt<3>("h04"), _T_365) @[Mux.scala 69:19]
    node _T_369 = mux(_T_368, decomposed_input_ports_1[4].valid, _T_367) @[Mux.scala 69:16]
    node _T_370 = eq(UInt<2>("h03"), _T_365) @[Mux.scala 69:19]
    node _T_371 = mux(_T_370, decomposed_input_ports_1[3].valid, _T_369) @[Mux.scala 69:16]
    node _T_372 = eq(UInt<2>("h02"), _T_365) @[Mux.scala 69:19]
    node _T_373 = mux(_T_372, decomposed_input_ports_1[2].valid, _T_371) @[Mux.scala 69:16]
    node _T_374 = eq(UInt<1>("h01"), _T_365) @[Mux.scala 69:19]
    node _T_375 = mux(_T_374, decomposed_input_ports_1[1].valid, _T_373) @[Mux.scala 69:16]
    node _T_376 = eq(UInt<1>("h00"), _T_365) @[Mux.scala 69:19]
    node _T_377 = mux(_T_376, decomposed_input_ports_1[0].valid, _T_375) @[Mux.scala 69:16]
    decomposed_output_ports_1[3].valid <= _T_377 @[Router_Hw.scala 106:85]
    node _T_378 = bits(config_wire, 38, 36) @[Router_Hw.scala 105:28]
    node _T_379 = eq(UInt<3>("h05"), _T_378) @[Mux.scala 69:19]
    node _T_380 = mux(_T_379, decomposed_input_ports_1[5].bits, UInt<1>("h00")) @[Mux.scala 69:16]
    node _T_381 = eq(UInt<3>("h04"), _T_378) @[Mux.scala 69:19]
    node _T_382 = mux(_T_381, decomposed_input_ports_1[4].bits, _T_380) @[Mux.scala 69:16]
    node _T_383 = eq(UInt<2>("h03"), _T_378) @[Mux.scala 69:19]
    node _T_384 = mux(_T_383, decomposed_input_ports_1[3].bits, _T_382) @[Mux.scala 69:16]
    node _T_385 = eq(UInt<2>("h02"), _T_378) @[Mux.scala 69:19]
    node _T_386 = mux(_T_385, decomposed_input_ports_1[2].bits, _T_384) @[Mux.scala 69:16]
    node _T_387 = eq(UInt<1>("h01"), _T_378) @[Mux.scala 69:19]
    node _T_388 = mux(_T_387, decomposed_input_ports_1[1].bits, _T_386) @[Mux.scala 69:16]
    node _T_389 = eq(UInt<1>("h00"), _T_378) @[Mux.scala 69:19]
    node _T_390 = mux(_T_389, decomposed_input_ports_1[0].bits, _T_388) @[Mux.scala 69:16]
    decomposed_output_ports_1[4].bits <= _T_390 @[Router_Hw.scala 104:84]
    node _T_391 = bits(config_wire, 38, 36) @[Router_Hw.scala 107:28]
    node _T_392 = eq(UInt<3>("h05"), _T_391) @[Mux.scala 69:19]
    node _T_393 = mux(_T_392, decomposed_input_ports_1[5].valid, UInt<1>("h00")) @[Mux.scala 69:16]
    node _T_394 = eq(UInt<3>("h04"), _T_391) @[Mux.scala 69:19]
    node _T_395 = mux(_T_394, decomposed_input_ports_1[4].valid, _T_393) @[Mux.scala 69:16]
    node _T_396 = eq(UInt<2>("h03"), _T_391) @[Mux.scala 69:19]
    node _T_397 = mux(_T_396, decomposed_input_ports_1[3].valid, _T_395) @[Mux.scala 69:16]
    node _T_398 = eq(UInt<2>("h02"), _T_391) @[Mux.scala 69:19]
    node _T_399 = mux(_T_398, decomposed_input_ports_1[2].valid, _T_397) @[Mux.scala 69:16]
    node _T_400 = eq(UInt<1>("h01"), _T_391) @[Mux.scala 69:19]
    node _T_401 = mux(_T_400, decomposed_input_ports_1[1].valid, _T_399) @[Mux.scala 69:16]
    node _T_402 = eq(UInt<1>("h00"), _T_391) @[Mux.scala 69:19]
    node _T_403 = mux(_T_402, decomposed_input_ports_1[0].valid, _T_401) @[Mux.scala 69:16]
    decomposed_output_ports_1[4].valid <= _T_403 @[Router_Hw.scala 106:85]
    node _T_404 = bits(config_wire, 41, 39) @[Router_Hw.scala 105:28]
    node _T_405 = eq(UInt<3>("h05"), _T_404) @[Mux.scala 69:19]
    node _T_406 = mux(_T_405, decomposed_input_ports_1[5].bits, UInt<1>("h00")) @[Mux.scala 69:16]
    node _T_407 = eq(UInt<3>("h04"), _T_404) @[Mux.scala 69:19]
    node _T_408 = mux(_T_407, decomposed_input_ports_1[4].bits, _T_406) @[Mux.scala 69:16]
    node _T_409 = eq(UInt<2>("h03"), _T_404) @[Mux.scala 69:19]
    node _T_410 = mux(_T_409, decomposed_input_ports_1[3].bits, _T_408) @[Mux.scala 69:16]
    node _T_411 = eq(UInt<2>("h02"), _T_404) @[Mux.scala 69:19]
    node _T_412 = mux(_T_411, decomposed_input_ports_1[2].bits, _T_410) @[Mux.scala 69:16]
    node _T_413 = eq(UInt<1>("h01"), _T_404) @[Mux.scala 69:19]
    node _T_414 = mux(_T_413, decomposed_input_ports_1[1].bits, _T_412) @[Mux.scala 69:16]
    node _T_415 = eq(UInt<1>("h00"), _T_404) @[Mux.scala 69:19]
    node _T_416 = mux(_T_415, decomposed_input_ports_1[0].bits, _T_414) @[Mux.scala 69:16]
    decomposed_output_ports_1[5].bits <= _T_416 @[Router_Hw.scala 104:84]
    node _T_417 = bits(config_wire, 41, 39) @[Router_Hw.scala 107:28]
    node _T_418 = eq(UInt<3>("h05"), _T_417) @[Mux.scala 69:19]
    node _T_419 = mux(_T_418, decomposed_input_ports_1[5].valid, UInt<1>("h00")) @[Mux.scala 69:16]
    node _T_420 = eq(UInt<3>("h04"), _T_417) @[Mux.scala 69:19]
    node _T_421 = mux(_T_420, decomposed_input_ports_1[4].valid, _T_419) @[Mux.scala 69:16]
    node _T_422 = eq(UInt<2>("h03"), _T_417) @[Mux.scala 69:19]
    node _T_423 = mux(_T_422, decomposed_input_ports_1[3].valid, _T_421) @[Mux.scala 69:16]
    node _T_424 = eq(UInt<2>("h02"), _T_417) @[Mux.scala 69:19]
    node _T_425 = mux(_T_424, decomposed_input_ports_1[2].valid, _T_423) @[Mux.scala 69:16]
    node _T_426 = eq(UInt<1>("h01"), _T_417) @[Mux.scala 69:19]
    node _T_427 = mux(_T_426, decomposed_input_ports_1[1].valid, _T_425) @[Mux.scala 69:16]
    node _T_428 = eq(UInt<1>("h00"), _T_417) @[Mux.scala 69:19]
    node _T_429 = mux(_T_428, decomposed_input_ports_1[0].valid, _T_427) @[Mux.scala 69:16]
    decomposed_output_ports_1[5].valid <= _T_429 @[Router_Hw.scala 106:85]
    node _T_430 = bits(config_wire, 44, 42) @[Router_Hw.scala 105:28]
    node _T_431 = eq(UInt<3>("h05"), _T_430) @[Mux.scala 69:19]
    node _T_432 = mux(_T_431, decomposed_input_ports_1[5].bits, UInt<1>("h00")) @[Mux.scala 69:16]
    node _T_433 = eq(UInt<3>("h04"), _T_430) @[Mux.scala 69:19]
    node _T_434 = mux(_T_433, decomposed_input_ports_1[4].bits, _T_432) @[Mux.scala 69:16]
    node _T_435 = eq(UInt<2>("h03"), _T_430) @[Mux.scala 69:19]
    node _T_436 = mux(_T_435, decomposed_input_ports_1[3].bits, _T_434) @[Mux.scala 69:16]
    node _T_437 = eq(UInt<2>("h02"), _T_430) @[Mux.scala 69:19]
    node _T_438 = mux(_T_437, decomposed_input_ports_1[2].bits, _T_436) @[Mux.scala 69:16]
    node _T_439 = eq(UInt<1>("h01"), _T_430) @[Mux.scala 69:19]
    node _T_440 = mux(_T_439, decomposed_input_ports_1[1].bits, _T_438) @[Mux.scala 69:16]
    node _T_441 = eq(UInt<1>("h00"), _T_430) @[Mux.scala 69:19]
    node _T_442 = mux(_T_441, decomposed_input_ports_1[0].bits, _T_440) @[Mux.scala 69:16]
    decomposed_output_ports_1[6].bits <= _T_442 @[Router_Hw.scala 104:84]
    node _T_443 = bits(config_wire, 44, 42) @[Router_Hw.scala 107:28]
    node _T_444 = eq(UInt<3>("h05"), _T_443) @[Mux.scala 69:19]
    node _T_445 = mux(_T_444, decomposed_input_ports_1[5].valid, UInt<1>("h00")) @[Mux.scala 69:16]
    node _T_446 = eq(UInt<3>("h04"), _T_443) @[Mux.scala 69:19]
    node _T_447 = mux(_T_446, decomposed_input_ports_1[4].valid, _T_445) @[Mux.scala 69:16]
    node _T_448 = eq(UInt<2>("h03"), _T_443) @[Mux.scala 69:19]
    node _T_449 = mux(_T_448, decomposed_input_ports_1[3].valid, _T_447) @[Mux.scala 69:16]
    node _T_450 = eq(UInt<2>("h02"), _T_443) @[Mux.scala 69:19]
    node _T_451 = mux(_T_450, decomposed_input_ports_1[2].valid, _T_449) @[Mux.scala 69:16]
    node _T_452 = eq(UInt<1>("h01"), _T_443) @[Mux.scala 69:19]
    node _T_453 = mux(_T_452, decomposed_input_ports_1[1].valid, _T_451) @[Mux.scala 69:16]
    node _T_454 = eq(UInt<1>("h00"), _T_443) @[Mux.scala 69:19]
    node _T_455 = mux(_T_454, decomposed_input_ports_1[0].valid, _T_453) @[Mux.scala 69:16]
    decomposed_output_ports_1[6].valid <= _T_455 @[Router_Hw.scala 106:85]
    node _T_456 = bits(config_wire, 47, 45) @[Router_Hw.scala 105:28]
    node _T_457 = eq(UInt<3>("h05"), _T_456) @[Mux.scala 69:19]
    node _T_458 = mux(_T_457, decomposed_input_ports_1[5].bits, UInt<1>("h00")) @[Mux.scala 69:16]
    node _T_459 = eq(UInt<3>("h04"), _T_456) @[Mux.scala 69:19]
    node _T_460 = mux(_T_459, decomposed_input_ports_1[4].bits, _T_458) @[Mux.scala 69:16]
    node _T_461 = eq(UInt<2>("h03"), _T_456) @[Mux.scala 69:19]
    node _T_462 = mux(_T_461, decomposed_input_ports_1[3].bits, _T_460) @[Mux.scala 69:16]
    node _T_463 = eq(UInt<2>("h02"), _T_456) @[Mux.scala 69:19]
    node _T_464 = mux(_T_463, decomposed_input_ports_1[2].bits, _T_462) @[Mux.scala 69:16]
    node _T_465 = eq(UInt<1>("h01"), _T_456) @[Mux.scala 69:19]
    node _T_466 = mux(_T_465, decomposed_input_ports_1[1].bits, _T_464) @[Mux.scala 69:16]
    node _T_467 = eq(UInt<1>("h00"), _T_456) @[Mux.scala 69:19]
    node _T_468 = mux(_T_467, decomposed_input_ports_1[0].bits, _T_466) @[Mux.scala 69:16]
    decomposed_output_ports_1[7].bits <= _T_468 @[Router_Hw.scala 104:84]
    node _T_469 = bits(config_wire, 47, 45) @[Router_Hw.scala 107:28]
    node _T_470 = eq(UInt<3>("h05"), _T_469) @[Mux.scala 69:19]
    node _T_471 = mux(_T_470, decomposed_input_ports_1[5].valid, UInt<1>("h00")) @[Mux.scala 69:16]
    node _T_472 = eq(UInt<3>("h04"), _T_469) @[Mux.scala 69:19]
    node _T_473 = mux(_T_472, decomposed_input_ports_1[4].valid, _T_471) @[Mux.scala 69:16]
    node _T_474 = eq(UInt<2>("h03"), _T_469) @[Mux.scala 69:19]
    node _T_475 = mux(_T_474, decomposed_input_ports_1[3].valid, _T_473) @[Mux.scala 69:16]
    node _T_476 = eq(UInt<2>("h02"), _T_469) @[Mux.scala 69:19]
    node _T_477 = mux(_T_476, decomposed_input_ports_1[2].valid, _T_475) @[Mux.scala 69:16]
    node _T_478 = eq(UInt<1>("h01"), _T_469) @[Mux.scala 69:19]
    node _T_479 = mux(_T_478, decomposed_input_ports_1[1].valid, _T_477) @[Mux.scala 69:16]
    node _T_480 = eq(UInt<1>("h00"), _T_469) @[Mux.scala 69:19]
    node _T_481 = mux(_T_480, decomposed_input_ports_1[0].valid, _T_479) @[Mux.scala 69:16]
    decomposed_output_ports_1[7].valid <= _T_481 @[Router_Hw.scala 106:85]
    node _T_482 = bits(config_wire, 50, 48) @[Router_Hw.scala 105:28]
    node _T_483 = eq(UInt<3>("h06"), _T_482) @[Mux.scala 69:19]
    node _T_484 = mux(_T_483, decomposed_input_ports_1[1].bits, UInt<1>("h00")) @[Mux.scala 69:16]
    node _T_485 = eq(UInt<3>("h05"), _T_482) @[Mux.scala 69:19]
    node _T_486 = mux(_T_485, decomposed_input_ports_0[5].bits, _T_484) @[Mux.scala 69:16]
    node _T_487 = eq(UInt<3>("h04"), _T_482) @[Mux.scala 69:19]
    node _T_488 = mux(_T_487, decomposed_input_ports_0[4].bits, _T_486) @[Mux.scala 69:16]
    node _T_489 = eq(UInt<2>("h03"), _T_482) @[Mux.scala 69:19]
    node _T_490 = mux(_T_489, decomposed_input_ports_0[3].bits, _T_488) @[Mux.scala 69:16]
    node _T_491 = eq(UInt<2>("h02"), _T_482) @[Mux.scala 69:19]
    node _T_492 = mux(_T_491, decomposed_input_ports_0[2].bits, _T_490) @[Mux.scala 69:16]
    node _T_493 = eq(UInt<1>("h01"), _T_482) @[Mux.scala 69:19]
    node _T_494 = mux(_T_493, decomposed_input_ports_0[1].bits, _T_492) @[Mux.scala 69:16]
    node _T_495 = eq(UInt<1>("h00"), _T_482) @[Mux.scala 69:19]
    node _T_496 = mux(_T_495, decomposed_input_ports_0[0].bits, _T_494) @[Mux.scala 69:16]
    decomposed_output_ports_0[0].bits <= _T_496 @[Router_Hw.scala 104:84]
    node _T_497 = bits(config_wire, 50, 48) @[Router_Hw.scala 107:28]
    node _T_498 = eq(UInt<3>("h06"), _T_497) @[Mux.scala 69:19]
    node _T_499 = mux(_T_498, decomposed_input_ports_1[1].valid, UInt<1>("h00")) @[Mux.scala 69:16]
    node _T_500 = eq(UInt<3>("h05"), _T_497) @[Mux.scala 69:19]
    node _T_501 = mux(_T_500, decomposed_input_ports_0[5].valid, _T_499) @[Mux.scala 69:16]
    node _T_502 = eq(UInt<3>("h04"), _T_497) @[Mux.scala 69:19]
    node _T_503 = mux(_T_502, decomposed_input_ports_0[4].valid, _T_501) @[Mux.scala 69:16]
    node _T_504 = eq(UInt<2>("h03"), _T_497) @[Mux.scala 69:19]
    node _T_505 = mux(_T_504, decomposed_input_ports_0[3].valid, _T_503) @[Mux.scala 69:16]
    node _T_506 = eq(UInt<2>("h02"), _T_497) @[Mux.scala 69:19]
    node _T_507 = mux(_T_506, decomposed_input_ports_0[2].valid, _T_505) @[Mux.scala 69:16]
    node _T_508 = eq(UInt<1>("h01"), _T_497) @[Mux.scala 69:19]
    node _T_509 = mux(_T_508, decomposed_input_ports_0[1].valid, _T_507) @[Mux.scala 69:16]
    node _T_510 = eq(UInt<1>("h00"), _T_497) @[Mux.scala 69:19]
    node _T_511 = mux(_T_510, decomposed_input_ports_0[0].valid, _T_509) @[Mux.scala 69:16]
    decomposed_output_ports_0[0].valid <= _T_511 @[Router_Hw.scala 106:85]
    node _T_512 = bits(config_wire, 53, 51) @[Router_Hw.scala 105:28]
    node _T_513 = eq(UInt<3>("h06"), _T_512) @[Mux.scala 69:19]
    node _T_514 = mux(_T_513, decomposed_input_ports_0[5].bits, UInt<1>("h00")) @[Mux.scala 69:16]
    node _T_515 = eq(UInt<3>("h05"), _T_512) @[Mux.scala 69:19]
    node _T_516 = mux(_T_515, decomposed_input_ports_1[5].bits, _T_514) @[Mux.scala 69:16]
    node _T_517 = eq(UInt<3>("h04"), _T_512) @[Mux.scala 69:19]
    node _T_518 = mux(_T_517, decomposed_input_ports_1[4].bits, _T_516) @[Mux.scala 69:16]
    node _T_519 = eq(UInt<2>("h03"), _T_512) @[Mux.scala 69:19]
    node _T_520 = mux(_T_519, decomposed_input_ports_1[3].bits, _T_518) @[Mux.scala 69:16]
    node _T_521 = eq(UInt<2>("h02"), _T_512) @[Mux.scala 69:19]
    node _T_522 = mux(_T_521, decomposed_input_ports_1[2].bits, _T_520) @[Mux.scala 69:16]
    node _T_523 = eq(UInt<1>("h01"), _T_512) @[Mux.scala 69:19]
    node _T_524 = mux(_T_523, decomposed_input_ports_1[1].bits, _T_522) @[Mux.scala 69:16]
    node _T_525 = eq(UInt<1>("h00"), _T_512) @[Mux.scala 69:19]
    node _T_526 = mux(_T_525, decomposed_input_ports_1[0].bits, _T_524) @[Mux.scala 69:16]
    decomposed_output_ports_1[2].bits <= _T_526 @[Router_Hw.scala 104:84]
    node _T_527 = bits(config_wire, 53, 51) @[Router_Hw.scala 107:28]
    node _T_528 = eq(UInt<3>("h06"), _T_527) @[Mux.scala 69:19]
    node _T_529 = mux(_T_528, decomposed_input_ports_0[5].valid, UInt<1>("h00")) @[Mux.scala 69:16]
    node _T_530 = eq(UInt<3>("h05"), _T_527) @[Mux.scala 69:19]
    node _T_531 = mux(_T_530, decomposed_input_ports_1[5].valid, _T_529) @[Mux.scala 69:16]
    node _T_532 = eq(UInt<3>("h04"), _T_527) @[Mux.scala 69:19]
    node _T_533 = mux(_T_532, decomposed_input_ports_1[4].valid, _T_531) @[Mux.scala 69:16]
    node _T_534 = eq(UInt<2>("h03"), _T_527) @[Mux.scala 69:19]
    node _T_535 = mux(_T_534, decomposed_input_ports_1[3].valid, _T_533) @[Mux.scala 69:16]
    node _T_536 = eq(UInt<2>("h02"), _T_527) @[Mux.scala 69:19]
    node _T_537 = mux(_T_536, decomposed_input_ports_1[2].valid, _T_535) @[Mux.scala 69:16]
    node _T_538 = eq(UInt<1>("h01"), _T_527) @[Mux.scala 69:19]
    node _T_539 = mux(_T_538, decomposed_input_ports_1[1].valid, _T_537) @[Mux.scala 69:16]
    node _T_540 = eq(UInt<1>("h00"), _T_527) @[Mux.scala 69:19]
    node _T_541 = mux(_T_540, decomposed_input_ports_1[0].valid, _T_539) @[Mux.scala 69:16]
    decomposed_output_ports_1[2].valid <= _T_541 @[Router_Hw.scala 106:85]
    node _T_542 = bits(config_wire, 2, 0) @[Router_Hw.scala 113:22]
    node _T_543 = eq(_T_542, UInt<1>("h00")) @[Router_Hw.scala 113:53]
    node _T_544 = mux(_T_543, decomposed_output_ports_0[0].ready, UInt<1>("h01")) @[Router_Hw.scala 113:10]
    node _T_545 = bits(config_wire, 5, 3) @[Router_Hw.scala 113:22]
    node _T_546 = eq(_T_545, UInt<1>("h00")) @[Router_Hw.scala 113:53]
    node _T_547 = mux(_T_546, decomposed_output_ports_0[1].ready, UInt<1>("h01")) @[Router_Hw.scala 113:10]
    node _T_548 = bits(config_wire, 8, 6) @[Router_Hw.scala 113:22]
    node _T_549 = eq(_T_548, UInt<1>("h00")) @[Router_Hw.scala 113:53]
    node _T_550 = mux(_T_549, decomposed_output_ports_0[2].ready, UInt<1>("h01")) @[Router_Hw.scala 113:10]
    node _T_551 = bits(config_wire, 11, 9) @[Router_Hw.scala 113:22]
    node _T_552 = eq(_T_551, UInt<1>("h00")) @[Router_Hw.scala 113:53]
    node _T_553 = mux(_T_552, decomposed_output_ports_0[3].ready, UInt<1>("h01")) @[Router_Hw.scala 113:10]
    node _T_554 = bits(config_wire, 14, 12) @[Router_Hw.scala 113:22]
    node _T_555 = eq(_T_554, UInt<1>("h00")) @[Router_Hw.scala 113:53]
    node _T_556 = mux(_T_555, decomposed_output_ports_0[4].ready, UInt<1>("h01")) @[Router_Hw.scala 113:10]
    node _T_557 = bits(config_wire, 17, 15) @[Router_Hw.scala 113:22]
    node _T_558 = eq(_T_557, UInt<1>("h00")) @[Router_Hw.scala 113:53]
    node _T_559 = mux(_T_558, decomposed_output_ports_0[5].ready, UInt<1>("h01")) @[Router_Hw.scala 113:10]
    node _T_560 = bits(config_wire, 20, 18) @[Router_Hw.scala 113:22]
    node _T_561 = eq(_T_560, UInt<1>("h00")) @[Router_Hw.scala 113:53]
    node _T_562 = mux(_T_561, decomposed_output_ports_0[6].ready, UInt<1>("h01")) @[Router_Hw.scala 113:10]
    node _T_563 = bits(config_wire, 23, 21) @[Router_Hw.scala 113:22]
    node _T_564 = eq(_T_563, UInt<1>("h00")) @[Router_Hw.scala 113:53]
    node _T_565 = mux(_T_564, decomposed_output_ports_0[7].ready, UInt<1>("h01")) @[Router_Hw.scala 113:10]
    node _T_566 = bits(config_wire, 50, 48) @[Router_Hw.scala 113:22]
    node _T_567 = eq(_T_566, UInt<1>("h00")) @[Router_Hw.scala 113:53]
    node _T_568 = mux(_T_567, decomposed_output_ports_0[0].ready, UInt<1>("h01")) @[Router_Hw.scala 113:10]
    node _T_569 = and(_T_544, _T_547) @[Router_Hw.scala 116:99]
    node _T_570 = and(_T_569, _T_550) @[Router_Hw.scala 116:99]
    node _T_571 = and(_T_570, _T_553) @[Router_Hw.scala 116:99]
    node _T_572 = and(_T_571, _T_556) @[Router_Hw.scala 116:99]
    node _T_573 = and(_T_572, _T_559) @[Router_Hw.scala 116:99]
    node _T_574 = and(_T_573, _T_562) @[Router_Hw.scala 116:99]
    node _T_575 = and(_T_574, _T_565) @[Router_Hw.scala 116:99]
    node _T_576 = and(_T_575, _T_568) @[Router_Hw.scala 116:99]
    decomposed_input_ports_0[0].ready <= _T_576 @[Router_Hw.scala 116:73]
    node _T_577 = bits(config_wire, 2, 0) @[Router_Hw.scala 113:22]
    node _T_578 = eq(_T_577, UInt<1>("h01")) @[Router_Hw.scala 113:53]
    node _T_579 = mux(_T_578, decomposed_output_ports_0[0].ready, UInt<1>("h01")) @[Router_Hw.scala 113:10]
    node _T_580 = bits(config_wire, 5, 3) @[Router_Hw.scala 113:22]
    node _T_581 = eq(_T_580, UInt<1>("h01")) @[Router_Hw.scala 113:53]
    node _T_582 = mux(_T_581, decomposed_output_ports_0[1].ready, UInt<1>("h01")) @[Router_Hw.scala 113:10]
    node _T_583 = bits(config_wire, 8, 6) @[Router_Hw.scala 113:22]
    node _T_584 = eq(_T_583, UInt<1>("h01")) @[Router_Hw.scala 113:53]
    node _T_585 = mux(_T_584, decomposed_output_ports_0[2].ready, UInt<1>("h01")) @[Router_Hw.scala 113:10]
    node _T_586 = bits(config_wire, 11, 9) @[Router_Hw.scala 113:22]
    node _T_587 = eq(_T_586, UInt<1>("h01")) @[Router_Hw.scala 113:53]
    node _T_588 = mux(_T_587, decomposed_output_ports_0[3].ready, UInt<1>("h01")) @[Router_Hw.scala 113:10]
    node _T_589 = bits(config_wire, 14, 12) @[Router_Hw.scala 113:22]
    node _T_590 = eq(_T_589, UInt<1>("h01")) @[Router_Hw.scala 113:53]
    node _T_591 = mux(_T_590, decomposed_output_ports_0[4].ready, UInt<1>("h01")) @[Router_Hw.scala 113:10]
    node _T_592 = bits(config_wire, 17, 15) @[Router_Hw.scala 113:22]
    node _T_593 = eq(_T_592, UInt<1>("h01")) @[Router_Hw.scala 113:53]
    node _T_594 = mux(_T_593, decomposed_output_ports_0[5].ready, UInt<1>("h01")) @[Router_Hw.scala 113:10]
    node _T_595 = bits(config_wire, 20, 18) @[Router_Hw.scala 113:22]
    node _T_596 = eq(_T_595, UInt<1>("h01")) @[Router_Hw.scala 113:53]
    node _T_597 = mux(_T_596, decomposed_output_ports_0[6].ready, UInt<1>("h01")) @[Router_Hw.scala 113:10]
    node _T_598 = bits(config_wire, 23, 21) @[Router_Hw.scala 113:22]
    node _T_599 = eq(_T_598, UInt<1>("h01")) @[Router_Hw.scala 113:53]
    node _T_600 = mux(_T_599, decomposed_output_ports_0[7].ready, UInt<1>("h01")) @[Router_Hw.scala 113:10]
    node _T_601 = bits(config_wire, 50, 48) @[Router_Hw.scala 113:22]
    node _T_602 = eq(_T_601, UInt<1>("h01")) @[Router_Hw.scala 113:53]
    node _T_603 = mux(_T_602, decomposed_output_ports_0[0].ready, UInt<1>("h01")) @[Router_Hw.scala 113:10]
    node _T_604 = and(_T_579, _T_582) @[Router_Hw.scala 116:99]
    node _T_605 = and(_T_604, _T_585) @[Router_Hw.scala 116:99]
    node _T_606 = and(_T_605, _T_588) @[Router_Hw.scala 116:99]
    node _T_607 = and(_T_606, _T_591) @[Router_Hw.scala 116:99]
    node _T_608 = and(_T_607, _T_594) @[Router_Hw.scala 116:99]
    node _T_609 = and(_T_608, _T_597) @[Router_Hw.scala 116:99]
    node _T_610 = and(_T_609, _T_600) @[Router_Hw.scala 116:99]
    node _T_611 = and(_T_610, _T_603) @[Router_Hw.scala 116:99]
    decomposed_input_ports_0[1].ready <= _T_611 @[Router_Hw.scala 116:73]
    node _T_612 = bits(config_wire, 2, 0) @[Router_Hw.scala 113:22]
    node _T_613 = eq(_T_612, UInt<2>("h02")) @[Router_Hw.scala 113:53]
    node _T_614 = mux(_T_613, decomposed_output_ports_0[0].ready, UInt<1>("h01")) @[Router_Hw.scala 113:10]
    node _T_615 = bits(config_wire, 5, 3) @[Router_Hw.scala 113:22]
    node _T_616 = eq(_T_615, UInt<2>("h02")) @[Router_Hw.scala 113:53]
    node _T_617 = mux(_T_616, decomposed_output_ports_0[1].ready, UInt<1>("h01")) @[Router_Hw.scala 113:10]
    node _T_618 = bits(config_wire, 8, 6) @[Router_Hw.scala 113:22]
    node _T_619 = eq(_T_618, UInt<2>("h02")) @[Router_Hw.scala 113:53]
    node _T_620 = mux(_T_619, decomposed_output_ports_0[2].ready, UInt<1>("h01")) @[Router_Hw.scala 113:10]
    node _T_621 = bits(config_wire, 11, 9) @[Router_Hw.scala 113:22]
    node _T_622 = eq(_T_621, UInt<2>("h02")) @[Router_Hw.scala 113:53]
    node _T_623 = mux(_T_622, decomposed_output_ports_0[3].ready, UInt<1>("h01")) @[Router_Hw.scala 113:10]
    node _T_624 = bits(config_wire, 14, 12) @[Router_Hw.scala 113:22]
    node _T_625 = eq(_T_624, UInt<2>("h02")) @[Router_Hw.scala 113:53]
    node _T_626 = mux(_T_625, decomposed_output_ports_0[4].ready, UInt<1>("h01")) @[Router_Hw.scala 113:10]
    node _T_627 = bits(config_wire, 17, 15) @[Router_Hw.scala 113:22]
    node _T_628 = eq(_T_627, UInt<2>("h02")) @[Router_Hw.scala 113:53]
    node _T_629 = mux(_T_628, decomposed_output_ports_0[5].ready, UInt<1>("h01")) @[Router_Hw.scala 113:10]
    node _T_630 = bits(config_wire, 20, 18) @[Router_Hw.scala 113:22]
    node _T_631 = eq(_T_630, UInt<2>("h02")) @[Router_Hw.scala 113:53]
    node _T_632 = mux(_T_631, decomposed_output_ports_0[6].ready, UInt<1>("h01")) @[Router_Hw.scala 113:10]
    node _T_633 = bits(config_wire, 23, 21) @[Router_Hw.scala 113:22]
    node _T_634 = eq(_T_633, UInt<2>("h02")) @[Router_Hw.scala 113:53]
    node _T_635 = mux(_T_634, decomposed_output_ports_0[7].ready, UInt<1>("h01")) @[Router_Hw.scala 113:10]
    node _T_636 = bits(config_wire, 50, 48) @[Router_Hw.scala 113:22]
    node _T_637 = eq(_T_636, UInt<2>("h02")) @[Router_Hw.scala 113:53]
    node _T_638 = mux(_T_637, decomposed_output_ports_0[0].ready, UInt<1>("h01")) @[Router_Hw.scala 113:10]
    node _T_639 = and(_T_614, _T_617) @[Router_Hw.scala 116:99]
    node _T_640 = and(_T_639, _T_620) @[Router_Hw.scala 116:99]
    node _T_641 = and(_T_640, _T_623) @[Router_Hw.scala 116:99]
    node _T_642 = and(_T_641, _T_626) @[Router_Hw.scala 116:99]
    node _T_643 = and(_T_642, _T_629) @[Router_Hw.scala 116:99]
    node _T_644 = and(_T_643, _T_632) @[Router_Hw.scala 116:99]
    node _T_645 = and(_T_644, _T_635) @[Router_Hw.scala 116:99]
    node _T_646 = and(_T_645, _T_638) @[Router_Hw.scala 116:99]
    decomposed_input_ports_0[2].ready <= _T_646 @[Router_Hw.scala 116:73]
    node _T_647 = bits(config_wire, 2, 0) @[Router_Hw.scala 113:22]
    node _T_648 = eq(_T_647, UInt<2>("h03")) @[Router_Hw.scala 113:53]
    node _T_649 = mux(_T_648, decomposed_output_ports_0[0].ready, UInt<1>("h01")) @[Router_Hw.scala 113:10]
    node _T_650 = bits(config_wire, 5, 3) @[Router_Hw.scala 113:22]
    node _T_651 = eq(_T_650, UInt<2>("h03")) @[Router_Hw.scala 113:53]
    node _T_652 = mux(_T_651, decomposed_output_ports_0[1].ready, UInt<1>("h01")) @[Router_Hw.scala 113:10]
    node _T_653 = bits(config_wire, 8, 6) @[Router_Hw.scala 113:22]
    node _T_654 = eq(_T_653, UInt<2>("h03")) @[Router_Hw.scala 113:53]
    node _T_655 = mux(_T_654, decomposed_output_ports_0[2].ready, UInt<1>("h01")) @[Router_Hw.scala 113:10]
    node _T_656 = bits(config_wire, 11, 9) @[Router_Hw.scala 113:22]
    node _T_657 = eq(_T_656, UInt<2>("h03")) @[Router_Hw.scala 113:53]
    node _T_658 = mux(_T_657, decomposed_output_ports_0[3].ready, UInt<1>("h01")) @[Router_Hw.scala 113:10]
    node _T_659 = bits(config_wire, 14, 12) @[Router_Hw.scala 113:22]
    node _T_660 = eq(_T_659, UInt<2>("h03")) @[Router_Hw.scala 113:53]
    node _T_661 = mux(_T_660, decomposed_output_ports_0[4].ready, UInt<1>("h01")) @[Router_Hw.scala 113:10]
    node _T_662 = bits(config_wire, 17, 15) @[Router_Hw.scala 113:22]
    node _T_663 = eq(_T_662, UInt<2>("h03")) @[Router_Hw.scala 113:53]
    node _T_664 = mux(_T_663, decomposed_output_ports_0[5].ready, UInt<1>("h01")) @[Router_Hw.scala 113:10]
    node _T_665 = bits(config_wire, 20, 18) @[Router_Hw.scala 113:22]
    node _T_666 = eq(_T_665, UInt<2>("h03")) @[Router_Hw.scala 113:53]
    node _T_667 = mux(_T_666, decomposed_output_ports_0[6].ready, UInt<1>("h01")) @[Router_Hw.scala 113:10]
    node _T_668 = bits(config_wire, 23, 21) @[Router_Hw.scala 113:22]
    node _T_669 = eq(_T_668, UInt<2>("h03")) @[Router_Hw.scala 113:53]
    node _T_670 = mux(_T_669, decomposed_output_ports_0[7].ready, UInt<1>("h01")) @[Router_Hw.scala 113:10]
    node _T_671 = bits(config_wire, 50, 48) @[Router_Hw.scala 113:22]
    node _T_672 = eq(_T_671, UInt<2>("h03")) @[Router_Hw.scala 113:53]
    node _T_673 = mux(_T_672, decomposed_output_ports_0[0].ready, UInt<1>("h01")) @[Router_Hw.scala 113:10]
    node _T_674 = and(_T_649, _T_652) @[Router_Hw.scala 116:99]
    node _T_675 = and(_T_674, _T_655) @[Router_Hw.scala 116:99]
    node _T_676 = and(_T_675, _T_658) @[Router_Hw.scala 116:99]
    node _T_677 = and(_T_676, _T_661) @[Router_Hw.scala 116:99]
    node _T_678 = and(_T_677, _T_664) @[Router_Hw.scala 116:99]
    node _T_679 = and(_T_678, _T_667) @[Router_Hw.scala 116:99]
    node _T_680 = and(_T_679, _T_670) @[Router_Hw.scala 116:99]
    node _T_681 = and(_T_680, _T_673) @[Router_Hw.scala 116:99]
    decomposed_input_ports_0[3].ready <= _T_681 @[Router_Hw.scala 116:73]
    node _T_682 = bits(config_wire, 2, 0) @[Router_Hw.scala 113:22]
    node _T_683 = eq(_T_682, UInt<3>("h04")) @[Router_Hw.scala 113:53]
    node _T_684 = mux(_T_683, decomposed_output_ports_0[0].ready, UInt<1>("h01")) @[Router_Hw.scala 113:10]
    node _T_685 = bits(config_wire, 5, 3) @[Router_Hw.scala 113:22]
    node _T_686 = eq(_T_685, UInt<3>("h04")) @[Router_Hw.scala 113:53]
    node _T_687 = mux(_T_686, decomposed_output_ports_0[1].ready, UInt<1>("h01")) @[Router_Hw.scala 113:10]
    node _T_688 = bits(config_wire, 8, 6) @[Router_Hw.scala 113:22]
    node _T_689 = eq(_T_688, UInt<3>("h04")) @[Router_Hw.scala 113:53]
    node _T_690 = mux(_T_689, decomposed_output_ports_0[2].ready, UInt<1>("h01")) @[Router_Hw.scala 113:10]
    node _T_691 = bits(config_wire, 11, 9) @[Router_Hw.scala 113:22]
    node _T_692 = eq(_T_691, UInt<3>("h04")) @[Router_Hw.scala 113:53]
    node _T_693 = mux(_T_692, decomposed_output_ports_0[3].ready, UInt<1>("h01")) @[Router_Hw.scala 113:10]
    node _T_694 = bits(config_wire, 14, 12) @[Router_Hw.scala 113:22]
    node _T_695 = eq(_T_694, UInt<3>("h04")) @[Router_Hw.scala 113:53]
    node _T_696 = mux(_T_695, decomposed_output_ports_0[4].ready, UInt<1>("h01")) @[Router_Hw.scala 113:10]
    node _T_697 = bits(config_wire, 17, 15) @[Router_Hw.scala 113:22]
    node _T_698 = eq(_T_697, UInt<3>("h04")) @[Router_Hw.scala 113:53]
    node _T_699 = mux(_T_698, decomposed_output_ports_0[5].ready, UInt<1>("h01")) @[Router_Hw.scala 113:10]
    node _T_700 = bits(config_wire, 20, 18) @[Router_Hw.scala 113:22]
    node _T_701 = eq(_T_700, UInt<3>("h04")) @[Router_Hw.scala 113:53]
    node _T_702 = mux(_T_701, decomposed_output_ports_0[6].ready, UInt<1>("h01")) @[Router_Hw.scala 113:10]
    node _T_703 = bits(config_wire, 23, 21) @[Router_Hw.scala 113:22]
    node _T_704 = eq(_T_703, UInt<3>("h04")) @[Router_Hw.scala 113:53]
    node _T_705 = mux(_T_704, decomposed_output_ports_0[7].ready, UInt<1>("h01")) @[Router_Hw.scala 113:10]
    node _T_706 = bits(config_wire, 50, 48) @[Router_Hw.scala 113:22]
    node _T_707 = eq(_T_706, UInt<3>("h04")) @[Router_Hw.scala 113:53]
    node _T_708 = mux(_T_707, decomposed_output_ports_0[0].ready, UInt<1>("h01")) @[Router_Hw.scala 113:10]
    node _T_709 = and(_T_684, _T_687) @[Router_Hw.scala 116:99]
    node _T_710 = and(_T_709, _T_690) @[Router_Hw.scala 116:99]
    node _T_711 = and(_T_710, _T_693) @[Router_Hw.scala 116:99]
    node _T_712 = and(_T_711, _T_696) @[Router_Hw.scala 116:99]
    node _T_713 = and(_T_712, _T_699) @[Router_Hw.scala 116:99]
    node _T_714 = and(_T_713, _T_702) @[Router_Hw.scala 116:99]
    node _T_715 = and(_T_714, _T_705) @[Router_Hw.scala 116:99]
    node _T_716 = and(_T_715, _T_708) @[Router_Hw.scala 116:99]
    decomposed_input_ports_0[4].ready <= _T_716 @[Router_Hw.scala 116:73]
    node _T_717 = bits(config_wire, 2, 0) @[Router_Hw.scala 113:22]
    node _T_718 = eq(_T_717, UInt<3>("h05")) @[Router_Hw.scala 113:53]
    node _T_719 = mux(_T_718, decomposed_output_ports_0[0].ready, UInt<1>("h01")) @[Router_Hw.scala 113:10]
    node _T_720 = bits(config_wire, 5, 3) @[Router_Hw.scala 113:22]
    node _T_721 = eq(_T_720, UInt<3>("h05")) @[Router_Hw.scala 113:53]
    node _T_722 = mux(_T_721, decomposed_output_ports_0[1].ready, UInt<1>("h01")) @[Router_Hw.scala 113:10]
    node _T_723 = bits(config_wire, 8, 6) @[Router_Hw.scala 113:22]
    node _T_724 = eq(_T_723, UInt<3>("h05")) @[Router_Hw.scala 113:53]
    node _T_725 = mux(_T_724, decomposed_output_ports_0[2].ready, UInt<1>("h01")) @[Router_Hw.scala 113:10]
    node _T_726 = bits(config_wire, 11, 9) @[Router_Hw.scala 113:22]
    node _T_727 = eq(_T_726, UInt<3>("h05")) @[Router_Hw.scala 113:53]
    node _T_728 = mux(_T_727, decomposed_output_ports_0[3].ready, UInt<1>("h01")) @[Router_Hw.scala 113:10]
    node _T_729 = bits(config_wire, 14, 12) @[Router_Hw.scala 113:22]
    node _T_730 = eq(_T_729, UInt<3>("h05")) @[Router_Hw.scala 113:53]
    node _T_731 = mux(_T_730, decomposed_output_ports_0[4].ready, UInt<1>("h01")) @[Router_Hw.scala 113:10]
    node _T_732 = bits(config_wire, 17, 15) @[Router_Hw.scala 113:22]
    node _T_733 = eq(_T_732, UInt<3>("h05")) @[Router_Hw.scala 113:53]
    node _T_734 = mux(_T_733, decomposed_output_ports_0[5].ready, UInt<1>("h01")) @[Router_Hw.scala 113:10]
    node _T_735 = bits(config_wire, 20, 18) @[Router_Hw.scala 113:22]
    node _T_736 = eq(_T_735, UInt<3>("h05")) @[Router_Hw.scala 113:53]
    node _T_737 = mux(_T_736, decomposed_output_ports_0[6].ready, UInt<1>("h01")) @[Router_Hw.scala 113:10]
    node _T_738 = bits(config_wire, 23, 21) @[Router_Hw.scala 113:22]
    node _T_739 = eq(_T_738, UInt<3>("h05")) @[Router_Hw.scala 113:53]
    node _T_740 = mux(_T_739, decomposed_output_ports_0[7].ready, UInt<1>("h01")) @[Router_Hw.scala 113:10]
    node _T_741 = bits(config_wire, 32, 30) @[Router_Hw.scala 113:22]
    node _T_742 = eq(_T_741, UInt<3>("h06")) @[Router_Hw.scala 113:53]
    node _T_743 = mux(_T_742, decomposed_output_ports_1[2].ready, UInt<1>("h01")) @[Router_Hw.scala 113:10]
    node _T_744 = bits(config_wire, 50, 48) @[Router_Hw.scala 113:22]
    node _T_745 = eq(_T_744, UInt<3>("h05")) @[Router_Hw.scala 113:53]
    node _T_746 = mux(_T_745, decomposed_output_ports_0[0].ready, UInt<1>("h01")) @[Router_Hw.scala 113:10]
    node _T_747 = bits(config_wire, 53, 51) @[Router_Hw.scala 113:22]
    node _T_748 = eq(_T_747, UInt<3>("h06")) @[Router_Hw.scala 113:53]
    node _T_749 = mux(_T_748, decomposed_output_ports_1[2].ready, UInt<1>("h01")) @[Router_Hw.scala 113:10]
    node _T_750 = and(_T_719, _T_722) @[Router_Hw.scala 116:99]
    node _T_751 = and(_T_750, _T_725) @[Router_Hw.scala 116:99]
    node _T_752 = and(_T_751, _T_728) @[Router_Hw.scala 116:99]
    node _T_753 = and(_T_752, _T_731) @[Router_Hw.scala 116:99]
    node _T_754 = and(_T_753, _T_734) @[Router_Hw.scala 116:99]
    node _T_755 = and(_T_754, _T_737) @[Router_Hw.scala 116:99]
    node _T_756 = and(_T_755, _T_740) @[Router_Hw.scala 116:99]
    node _T_757 = and(_T_756, _T_743) @[Router_Hw.scala 116:99]
    node _T_758 = and(_T_757, _T_746) @[Router_Hw.scala 116:99]
    node _T_759 = and(_T_758, _T_749) @[Router_Hw.scala 116:99]
    decomposed_input_ports_0[5].ready <= _T_759 @[Router_Hw.scala 116:73]
    node _T_760 = bits(config_wire, 26, 24) @[Router_Hw.scala 113:22]
    node _T_761 = eq(_T_760, UInt<1>("h00")) @[Router_Hw.scala 113:53]
    node _T_762 = mux(_T_761, decomposed_output_ports_1[0].ready, UInt<1>("h01")) @[Router_Hw.scala 113:10]
    node _T_763 = bits(config_wire, 29, 27) @[Router_Hw.scala 113:22]
    node _T_764 = eq(_T_763, UInt<1>("h00")) @[Router_Hw.scala 113:53]
    node _T_765 = mux(_T_764, decomposed_output_ports_1[1].ready, UInt<1>("h01")) @[Router_Hw.scala 113:10]
    node _T_766 = bits(config_wire, 32, 30) @[Router_Hw.scala 113:22]
    node _T_767 = eq(_T_766, UInt<1>("h00")) @[Router_Hw.scala 113:53]
    node _T_768 = mux(_T_767, decomposed_output_ports_1[2].ready, UInt<1>("h01")) @[Router_Hw.scala 113:10]
    node _T_769 = bits(config_wire, 35, 33) @[Router_Hw.scala 113:22]
    node _T_770 = eq(_T_769, UInt<1>("h00")) @[Router_Hw.scala 113:53]
    node _T_771 = mux(_T_770, decomposed_output_ports_1[3].ready, UInt<1>("h01")) @[Router_Hw.scala 113:10]
    node _T_772 = bits(config_wire, 38, 36) @[Router_Hw.scala 113:22]
    node _T_773 = eq(_T_772, UInt<1>("h00")) @[Router_Hw.scala 113:53]
    node _T_774 = mux(_T_773, decomposed_output_ports_1[4].ready, UInt<1>("h01")) @[Router_Hw.scala 113:10]
    node _T_775 = bits(config_wire, 41, 39) @[Router_Hw.scala 113:22]
    node _T_776 = eq(_T_775, UInt<1>("h00")) @[Router_Hw.scala 113:53]
    node _T_777 = mux(_T_776, decomposed_output_ports_1[5].ready, UInt<1>("h01")) @[Router_Hw.scala 113:10]
    node _T_778 = bits(config_wire, 44, 42) @[Router_Hw.scala 113:22]
    node _T_779 = eq(_T_778, UInt<1>("h00")) @[Router_Hw.scala 113:53]
    node _T_780 = mux(_T_779, decomposed_output_ports_1[6].ready, UInt<1>("h01")) @[Router_Hw.scala 113:10]
    node _T_781 = bits(config_wire, 47, 45) @[Router_Hw.scala 113:22]
    node _T_782 = eq(_T_781, UInt<1>("h00")) @[Router_Hw.scala 113:53]
    node _T_783 = mux(_T_782, decomposed_output_ports_1[7].ready, UInt<1>("h01")) @[Router_Hw.scala 113:10]
    node _T_784 = bits(config_wire, 53, 51) @[Router_Hw.scala 113:22]
    node _T_785 = eq(_T_784, UInt<1>("h00")) @[Router_Hw.scala 113:53]
    node _T_786 = mux(_T_785, decomposed_output_ports_1[2].ready, UInt<1>("h01")) @[Router_Hw.scala 113:10]
    node _T_787 = and(_T_762, _T_765) @[Router_Hw.scala 116:99]
    node _T_788 = and(_T_787, _T_768) @[Router_Hw.scala 116:99]
    node _T_789 = and(_T_788, _T_771) @[Router_Hw.scala 116:99]
    node _T_790 = and(_T_789, _T_774) @[Router_Hw.scala 116:99]
    node _T_791 = and(_T_790, _T_777) @[Router_Hw.scala 116:99]
    node _T_792 = and(_T_791, _T_780) @[Router_Hw.scala 116:99]
    node _T_793 = and(_T_792, _T_783) @[Router_Hw.scala 116:99]
    node _T_794 = and(_T_793, _T_786) @[Router_Hw.scala 116:99]
    decomposed_input_ports_1[0].ready <= _T_794 @[Router_Hw.scala 116:73]
    node _T_795 = bits(config_wire, 2, 0) @[Router_Hw.scala 113:22]
    node _T_796 = eq(_T_795, UInt<3>("h06")) @[Router_Hw.scala 113:53]
    node _T_797 = mux(_T_796, decomposed_output_ports_0[0].ready, UInt<1>("h01")) @[Router_Hw.scala 113:10]
    node _T_798 = bits(config_wire, 26, 24) @[Router_Hw.scala 113:22]
    node _T_799 = eq(_T_798, UInt<1>("h01")) @[Router_Hw.scala 113:53]
    node _T_800 = mux(_T_799, decomposed_output_ports_1[0].ready, UInt<1>("h01")) @[Router_Hw.scala 113:10]
    node _T_801 = bits(config_wire, 29, 27) @[Router_Hw.scala 113:22]
    node _T_802 = eq(_T_801, UInt<1>("h01")) @[Router_Hw.scala 113:53]
    node _T_803 = mux(_T_802, decomposed_output_ports_1[1].ready, UInt<1>("h01")) @[Router_Hw.scala 113:10]
    node _T_804 = bits(config_wire, 32, 30) @[Router_Hw.scala 113:22]
    node _T_805 = eq(_T_804, UInt<1>("h01")) @[Router_Hw.scala 113:53]
    node _T_806 = mux(_T_805, decomposed_output_ports_1[2].ready, UInt<1>("h01")) @[Router_Hw.scala 113:10]
    node _T_807 = bits(config_wire, 35, 33) @[Router_Hw.scala 113:22]
    node _T_808 = eq(_T_807, UInt<1>("h01")) @[Router_Hw.scala 113:53]
    node _T_809 = mux(_T_808, decomposed_output_ports_1[3].ready, UInt<1>("h01")) @[Router_Hw.scala 113:10]
    node _T_810 = bits(config_wire, 38, 36) @[Router_Hw.scala 113:22]
    node _T_811 = eq(_T_810, UInt<1>("h01")) @[Router_Hw.scala 113:53]
    node _T_812 = mux(_T_811, decomposed_output_ports_1[4].ready, UInt<1>("h01")) @[Router_Hw.scala 113:10]
    node _T_813 = bits(config_wire, 41, 39) @[Router_Hw.scala 113:22]
    node _T_814 = eq(_T_813, UInt<1>("h01")) @[Router_Hw.scala 113:53]
    node _T_815 = mux(_T_814, decomposed_output_ports_1[5].ready, UInt<1>("h01")) @[Router_Hw.scala 113:10]
    node _T_816 = bits(config_wire, 44, 42) @[Router_Hw.scala 113:22]
    node _T_817 = eq(_T_816, UInt<1>("h01")) @[Router_Hw.scala 113:53]
    node _T_818 = mux(_T_817, decomposed_output_ports_1[6].ready, UInt<1>("h01")) @[Router_Hw.scala 113:10]
    node _T_819 = bits(config_wire, 47, 45) @[Router_Hw.scala 113:22]
    node _T_820 = eq(_T_819, UInt<1>("h01")) @[Router_Hw.scala 113:53]
    node _T_821 = mux(_T_820, decomposed_output_ports_1[7].ready, UInt<1>("h01")) @[Router_Hw.scala 113:10]
    node _T_822 = bits(config_wire, 50, 48) @[Router_Hw.scala 113:22]
    node _T_823 = eq(_T_822, UInt<3>("h06")) @[Router_Hw.scala 113:53]
    node _T_824 = mux(_T_823, decomposed_output_ports_0[0].ready, UInt<1>("h01")) @[Router_Hw.scala 113:10]
    node _T_825 = bits(config_wire, 53, 51) @[Router_Hw.scala 113:22]
    node _T_826 = eq(_T_825, UInt<1>("h01")) @[Router_Hw.scala 113:53]
    node _T_827 = mux(_T_826, decomposed_output_ports_1[2].ready, UInt<1>("h01")) @[Router_Hw.scala 113:10]
    node _T_828 = and(_T_797, _T_800) @[Router_Hw.scala 116:99]
    node _T_829 = and(_T_828, _T_803) @[Router_Hw.scala 116:99]
    node _T_830 = and(_T_829, _T_806) @[Router_Hw.scala 116:99]
    node _T_831 = and(_T_830, _T_809) @[Router_Hw.scala 116:99]
    node _T_832 = and(_T_831, _T_812) @[Router_Hw.scala 116:99]
    node _T_833 = and(_T_832, _T_815) @[Router_Hw.scala 116:99]
    node _T_834 = and(_T_833, _T_818) @[Router_Hw.scala 116:99]
    node _T_835 = and(_T_834, _T_821) @[Router_Hw.scala 116:99]
    node _T_836 = and(_T_835, _T_824) @[Router_Hw.scala 116:99]
    node _T_837 = and(_T_836, _T_827) @[Router_Hw.scala 116:99]
    decomposed_input_ports_1[1].ready <= _T_837 @[Router_Hw.scala 116:73]
    node _T_838 = bits(config_wire, 26, 24) @[Router_Hw.scala 113:22]
    node _T_839 = eq(_T_838, UInt<2>("h02")) @[Router_Hw.scala 113:53]
    node _T_840 = mux(_T_839, decomposed_output_ports_1[0].ready, UInt<1>("h01")) @[Router_Hw.scala 113:10]
    node _T_841 = bits(config_wire, 29, 27) @[Router_Hw.scala 113:22]
    node _T_842 = eq(_T_841, UInt<2>("h02")) @[Router_Hw.scala 113:53]
    node _T_843 = mux(_T_842, decomposed_output_ports_1[1].ready, UInt<1>("h01")) @[Router_Hw.scala 113:10]
    node _T_844 = bits(config_wire, 32, 30) @[Router_Hw.scala 113:22]
    node _T_845 = eq(_T_844, UInt<2>("h02")) @[Router_Hw.scala 113:53]
    node _T_846 = mux(_T_845, decomposed_output_ports_1[2].ready, UInt<1>("h01")) @[Router_Hw.scala 113:10]
    node _T_847 = bits(config_wire, 35, 33) @[Router_Hw.scala 113:22]
    node _T_848 = eq(_T_847, UInt<2>("h02")) @[Router_Hw.scala 113:53]
    node _T_849 = mux(_T_848, decomposed_output_ports_1[3].ready, UInt<1>("h01")) @[Router_Hw.scala 113:10]
    node _T_850 = bits(config_wire, 38, 36) @[Router_Hw.scala 113:22]
    node _T_851 = eq(_T_850, UInt<2>("h02")) @[Router_Hw.scala 113:53]
    node _T_852 = mux(_T_851, decomposed_output_ports_1[4].ready, UInt<1>("h01")) @[Router_Hw.scala 113:10]
    node _T_853 = bits(config_wire, 41, 39) @[Router_Hw.scala 113:22]
    node _T_854 = eq(_T_853, UInt<2>("h02")) @[Router_Hw.scala 113:53]
    node _T_855 = mux(_T_854, decomposed_output_ports_1[5].ready, UInt<1>("h01")) @[Router_Hw.scala 113:10]
    node _T_856 = bits(config_wire, 44, 42) @[Router_Hw.scala 113:22]
    node _T_857 = eq(_T_856, UInt<2>("h02")) @[Router_Hw.scala 113:53]
    node _T_858 = mux(_T_857, decomposed_output_ports_1[6].ready, UInt<1>("h01")) @[Router_Hw.scala 113:10]
    node _T_859 = bits(config_wire, 47, 45) @[Router_Hw.scala 113:22]
    node _T_860 = eq(_T_859, UInt<2>("h02")) @[Router_Hw.scala 113:53]
    node _T_861 = mux(_T_860, decomposed_output_ports_1[7].ready, UInt<1>("h01")) @[Router_Hw.scala 113:10]
    node _T_862 = bits(config_wire, 53, 51) @[Router_Hw.scala 113:22]
    node _T_863 = eq(_T_862, UInt<2>("h02")) @[Router_Hw.scala 113:53]
    node _T_864 = mux(_T_863, decomposed_output_ports_1[2].ready, UInt<1>("h01")) @[Router_Hw.scala 113:10]
    node _T_865 = and(_T_840, _T_843) @[Router_Hw.scala 116:99]
    node _T_866 = and(_T_865, _T_846) @[Router_Hw.scala 116:99]
    node _T_867 = and(_T_866, _T_849) @[Router_Hw.scala 116:99]
    node _T_868 = and(_T_867, _T_852) @[Router_Hw.scala 116:99]
    node _T_869 = and(_T_868, _T_855) @[Router_Hw.scala 116:99]
    node _T_870 = and(_T_869, _T_858) @[Router_Hw.scala 116:99]
    node _T_871 = and(_T_870, _T_861) @[Router_Hw.scala 116:99]
    node _T_872 = and(_T_871, _T_864) @[Router_Hw.scala 116:99]
    decomposed_input_ports_1[2].ready <= _T_872 @[Router_Hw.scala 116:73]
    node _T_873 = bits(config_wire, 26, 24) @[Router_Hw.scala 113:22]
    node _T_874 = eq(_T_873, UInt<2>("h03")) @[Router_Hw.scala 113:53]
    node _T_875 = mux(_T_874, decomposed_output_ports_1[0].ready, UInt<1>("h01")) @[Router_Hw.scala 113:10]
    node _T_876 = bits(config_wire, 29, 27) @[Router_Hw.scala 113:22]
    node _T_877 = eq(_T_876, UInt<2>("h03")) @[Router_Hw.scala 113:53]
    node _T_878 = mux(_T_877, decomposed_output_ports_1[1].ready, UInt<1>("h01")) @[Router_Hw.scala 113:10]
    node _T_879 = bits(config_wire, 32, 30) @[Router_Hw.scala 113:22]
    node _T_880 = eq(_T_879, UInt<2>("h03")) @[Router_Hw.scala 113:53]
    node _T_881 = mux(_T_880, decomposed_output_ports_1[2].ready, UInt<1>("h01")) @[Router_Hw.scala 113:10]
    node _T_882 = bits(config_wire, 35, 33) @[Router_Hw.scala 113:22]
    node _T_883 = eq(_T_882, UInt<2>("h03")) @[Router_Hw.scala 113:53]
    node _T_884 = mux(_T_883, decomposed_output_ports_1[3].ready, UInt<1>("h01")) @[Router_Hw.scala 113:10]
    node _T_885 = bits(config_wire, 38, 36) @[Router_Hw.scala 113:22]
    node _T_886 = eq(_T_885, UInt<2>("h03")) @[Router_Hw.scala 113:53]
    node _T_887 = mux(_T_886, decomposed_output_ports_1[4].ready, UInt<1>("h01")) @[Router_Hw.scala 113:10]
    node _T_888 = bits(config_wire, 41, 39) @[Router_Hw.scala 113:22]
    node _T_889 = eq(_T_888, UInt<2>("h03")) @[Router_Hw.scala 113:53]
    node _T_890 = mux(_T_889, decomposed_output_ports_1[5].ready, UInt<1>("h01")) @[Router_Hw.scala 113:10]
    node _T_891 = bits(config_wire, 44, 42) @[Router_Hw.scala 113:22]
    node _T_892 = eq(_T_891, UInt<2>("h03")) @[Router_Hw.scala 113:53]
    node _T_893 = mux(_T_892, decomposed_output_ports_1[6].ready, UInt<1>("h01")) @[Router_Hw.scala 113:10]
    node _T_894 = bits(config_wire, 47, 45) @[Router_Hw.scala 113:22]
    node _T_895 = eq(_T_894, UInt<2>("h03")) @[Router_Hw.scala 113:53]
    node _T_896 = mux(_T_895, decomposed_output_ports_1[7].ready, UInt<1>("h01")) @[Router_Hw.scala 113:10]
    node _T_897 = bits(config_wire, 53, 51) @[Router_Hw.scala 113:22]
    node _T_898 = eq(_T_897, UInt<2>("h03")) @[Router_Hw.scala 113:53]
    node _T_899 = mux(_T_898, decomposed_output_ports_1[2].ready, UInt<1>("h01")) @[Router_Hw.scala 113:10]
    node _T_900 = and(_T_875, _T_878) @[Router_Hw.scala 116:99]
    node _T_901 = and(_T_900, _T_881) @[Router_Hw.scala 116:99]
    node _T_902 = and(_T_901, _T_884) @[Router_Hw.scala 116:99]
    node _T_903 = and(_T_902, _T_887) @[Router_Hw.scala 116:99]
    node _T_904 = and(_T_903, _T_890) @[Router_Hw.scala 116:99]
    node _T_905 = and(_T_904, _T_893) @[Router_Hw.scala 116:99]
    node _T_906 = and(_T_905, _T_896) @[Router_Hw.scala 116:99]
    node _T_907 = and(_T_906, _T_899) @[Router_Hw.scala 116:99]
    decomposed_input_ports_1[3].ready <= _T_907 @[Router_Hw.scala 116:73]
    node _T_908 = bits(config_wire, 26, 24) @[Router_Hw.scala 113:22]
    node _T_909 = eq(_T_908, UInt<3>("h04")) @[Router_Hw.scala 113:53]
    node _T_910 = mux(_T_909, decomposed_output_ports_1[0].ready, UInt<1>("h01")) @[Router_Hw.scala 113:10]
    node _T_911 = bits(config_wire, 29, 27) @[Router_Hw.scala 113:22]
    node _T_912 = eq(_T_911, UInt<3>("h04")) @[Router_Hw.scala 113:53]
    node _T_913 = mux(_T_912, decomposed_output_ports_1[1].ready, UInt<1>("h01")) @[Router_Hw.scala 113:10]
    node _T_914 = bits(config_wire, 32, 30) @[Router_Hw.scala 113:22]
    node _T_915 = eq(_T_914, UInt<3>("h04")) @[Router_Hw.scala 113:53]
    node _T_916 = mux(_T_915, decomposed_output_ports_1[2].ready, UInt<1>("h01")) @[Router_Hw.scala 113:10]
    node _T_917 = bits(config_wire, 35, 33) @[Router_Hw.scala 113:22]
    node _T_918 = eq(_T_917, UInt<3>("h04")) @[Router_Hw.scala 113:53]
    node _T_919 = mux(_T_918, decomposed_output_ports_1[3].ready, UInt<1>("h01")) @[Router_Hw.scala 113:10]
    node _T_920 = bits(config_wire, 38, 36) @[Router_Hw.scala 113:22]
    node _T_921 = eq(_T_920, UInt<3>("h04")) @[Router_Hw.scala 113:53]
    node _T_922 = mux(_T_921, decomposed_output_ports_1[4].ready, UInt<1>("h01")) @[Router_Hw.scala 113:10]
    node _T_923 = bits(config_wire, 41, 39) @[Router_Hw.scala 113:22]
    node _T_924 = eq(_T_923, UInt<3>("h04")) @[Router_Hw.scala 113:53]
    node _T_925 = mux(_T_924, decomposed_output_ports_1[5].ready, UInt<1>("h01")) @[Router_Hw.scala 113:10]
    node _T_926 = bits(config_wire, 44, 42) @[Router_Hw.scala 113:22]
    node _T_927 = eq(_T_926, UInt<3>("h04")) @[Router_Hw.scala 113:53]
    node _T_928 = mux(_T_927, decomposed_output_ports_1[6].ready, UInt<1>("h01")) @[Router_Hw.scala 113:10]
    node _T_929 = bits(config_wire, 47, 45) @[Router_Hw.scala 113:22]
    node _T_930 = eq(_T_929, UInt<3>("h04")) @[Router_Hw.scala 113:53]
    node _T_931 = mux(_T_930, decomposed_output_ports_1[7].ready, UInt<1>("h01")) @[Router_Hw.scala 113:10]
    node _T_932 = bits(config_wire, 53, 51) @[Router_Hw.scala 113:22]
    node _T_933 = eq(_T_932, UInt<3>("h04")) @[Router_Hw.scala 113:53]
    node _T_934 = mux(_T_933, decomposed_output_ports_1[2].ready, UInt<1>("h01")) @[Router_Hw.scala 113:10]
    node _T_935 = and(_T_910, _T_913) @[Router_Hw.scala 116:99]
    node _T_936 = and(_T_935, _T_916) @[Router_Hw.scala 116:99]
    node _T_937 = and(_T_936, _T_919) @[Router_Hw.scala 116:99]
    node _T_938 = and(_T_937, _T_922) @[Router_Hw.scala 116:99]
    node _T_939 = and(_T_938, _T_925) @[Router_Hw.scala 116:99]
    node _T_940 = and(_T_939, _T_928) @[Router_Hw.scala 116:99]
    node _T_941 = and(_T_940, _T_931) @[Router_Hw.scala 116:99]
    node _T_942 = and(_T_941, _T_934) @[Router_Hw.scala 116:99]
    decomposed_input_ports_1[4].ready <= _T_942 @[Router_Hw.scala 116:73]
    node _T_943 = bits(config_wire, 26, 24) @[Router_Hw.scala 113:22]
    node _T_944 = eq(_T_943, UInt<3>("h05")) @[Router_Hw.scala 113:53]
    node _T_945 = mux(_T_944, decomposed_output_ports_1[0].ready, UInt<1>("h01")) @[Router_Hw.scala 113:10]
    node _T_946 = bits(config_wire, 29, 27) @[Router_Hw.scala 113:22]
    node _T_947 = eq(_T_946, UInt<3>("h05")) @[Router_Hw.scala 113:53]
    node _T_948 = mux(_T_947, decomposed_output_ports_1[1].ready, UInt<1>("h01")) @[Router_Hw.scala 113:10]
    node _T_949 = bits(config_wire, 32, 30) @[Router_Hw.scala 113:22]
    node _T_950 = eq(_T_949, UInt<3>("h05")) @[Router_Hw.scala 113:53]
    node _T_951 = mux(_T_950, decomposed_output_ports_1[2].ready, UInt<1>("h01")) @[Router_Hw.scala 113:10]
    node _T_952 = bits(config_wire, 35, 33) @[Router_Hw.scala 113:22]
    node _T_953 = eq(_T_952, UInt<3>("h05")) @[Router_Hw.scala 113:53]
    node _T_954 = mux(_T_953, decomposed_output_ports_1[3].ready, UInt<1>("h01")) @[Router_Hw.scala 113:10]
    node _T_955 = bits(config_wire, 38, 36) @[Router_Hw.scala 113:22]
    node _T_956 = eq(_T_955, UInt<3>("h05")) @[Router_Hw.scala 113:53]
    node _T_957 = mux(_T_956, decomposed_output_ports_1[4].ready, UInt<1>("h01")) @[Router_Hw.scala 113:10]
    node _T_958 = bits(config_wire, 41, 39) @[Router_Hw.scala 113:22]
    node _T_959 = eq(_T_958, UInt<3>("h05")) @[Router_Hw.scala 113:53]
    node _T_960 = mux(_T_959, decomposed_output_ports_1[5].ready, UInt<1>("h01")) @[Router_Hw.scala 113:10]
    node _T_961 = bits(config_wire, 44, 42) @[Router_Hw.scala 113:22]
    node _T_962 = eq(_T_961, UInt<3>("h05")) @[Router_Hw.scala 113:53]
    node _T_963 = mux(_T_962, decomposed_output_ports_1[6].ready, UInt<1>("h01")) @[Router_Hw.scala 113:10]
    node _T_964 = bits(config_wire, 47, 45) @[Router_Hw.scala 113:22]
    node _T_965 = eq(_T_964, UInt<3>("h05")) @[Router_Hw.scala 113:53]
    node _T_966 = mux(_T_965, decomposed_output_ports_1[7].ready, UInt<1>("h01")) @[Router_Hw.scala 113:10]
    node _T_967 = bits(config_wire, 53, 51) @[Router_Hw.scala 113:22]
    node _T_968 = eq(_T_967, UInt<3>("h05")) @[Router_Hw.scala 113:53]
    node _T_969 = mux(_T_968, decomposed_output_ports_1[2].ready, UInt<1>("h01")) @[Router_Hw.scala 113:10]
    node _T_970 = and(_T_945, _T_948) @[Router_Hw.scala 116:99]
    node _T_971 = and(_T_970, _T_951) @[Router_Hw.scala 116:99]
    node _T_972 = and(_T_971, _T_954) @[Router_Hw.scala 116:99]
    node _T_973 = and(_T_972, _T_957) @[Router_Hw.scala 116:99]
    node _T_974 = and(_T_973, _T_960) @[Router_Hw.scala 116:99]
    node _T_975 = and(_T_974, _T_963) @[Router_Hw.scala 116:99]
    node _T_976 = and(_T_975, _T_966) @[Router_Hw.scala 116:99]
    node _T_977 = and(_T_976, _T_969) @[Router_Hw.scala 116:99]
    decomposed_input_ports_1[5].ready <= _T_977 @[Router_Hw.scala 116:73]
    node _T_978 = bits(config_wire, 2, 0) @[Router_Hw.scala 113:22]
    node _T_979 = eq(_T_978, UInt<3>("h06")) @[Router_Hw.scala 113:53]
    node _T_980 = mux(_T_979, decomposed_output_ports_0[0].ready, UInt<1>("h01")) @[Router_Hw.scala 113:10]
    node _T_981 = bits(config_wire, 26, 24) @[Router_Hw.scala 113:22]
    node _T_982 = eq(_T_981, UInt<1>("h01")) @[Router_Hw.scala 113:53]
    node _T_983 = mux(_T_982, decomposed_output_ports_1[0].ready, UInt<1>("h01")) @[Router_Hw.scala 113:10]
    node _T_984 = bits(config_wire, 29, 27) @[Router_Hw.scala 113:22]
    node _T_985 = eq(_T_984, UInt<1>("h01")) @[Router_Hw.scala 113:53]
    node _T_986 = mux(_T_985, decomposed_output_ports_1[1].ready, UInt<1>("h01")) @[Router_Hw.scala 113:10]
    node _T_987 = bits(config_wire, 32, 30) @[Router_Hw.scala 113:22]
    node _T_988 = eq(_T_987, UInt<1>("h01")) @[Router_Hw.scala 113:53]
    node _T_989 = mux(_T_988, decomposed_output_ports_1[2].ready, UInt<1>("h01")) @[Router_Hw.scala 113:10]
    node _T_990 = bits(config_wire, 35, 33) @[Router_Hw.scala 113:22]
    node _T_991 = eq(_T_990, UInt<1>("h01")) @[Router_Hw.scala 113:53]
    node _T_992 = mux(_T_991, decomposed_output_ports_1[3].ready, UInt<1>("h01")) @[Router_Hw.scala 113:10]
    node _T_993 = bits(config_wire, 38, 36) @[Router_Hw.scala 113:22]
    node _T_994 = eq(_T_993, UInt<1>("h01")) @[Router_Hw.scala 113:53]
    node _T_995 = mux(_T_994, decomposed_output_ports_1[4].ready, UInt<1>("h01")) @[Router_Hw.scala 113:10]
    node _T_996 = bits(config_wire, 41, 39) @[Router_Hw.scala 113:22]
    node _T_997 = eq(_T_996, UInt<1>("h01")) @[Router_Hw.scala 113:53]
    node _T_998 = mux(_T_997, decomposed_output_ports_1[5].ready, UInt<1>("h01")) @[Router_Hw.scala 113:10]
    node _T_999 = bits(config_wire, 44, 42) @[Router_Hw.scala 113:22]
    node _T_1000 = eq(_T_999, UInt<1>("h01")) @[Router_Hw.scala 113:53]
    node _T_1001 = mux(_T_1000, decomposed_output_ports_1[6].ready, UInt<1>("h01")) @[Router_Hw.scala 113:10]
    node _T_1002 = bits(config_wire, 47, 45) @[Router_Hw.scala 113:22]
    node _T_1003 = eq(_T_1002, UInt<1>("h01")) @[Router_Hw.scala 113:53]
    node _T_1004 = mux(_T_1003, decomposed_output_ports_1[7].ready, UInt<1>("h01")) @[Router_Hw.scala 113:10]
    node _T_1005 = bits(config_wire, 50, 48) @[Router_Hw.scala 113:22]
    node _T_1006 = eq(_T_1005, UInt<3>("h06")) @[Router_Hw.scala 113:53]
    node _T_1007 = mux(_T_1006, decomposed_output_ports_0[0].ready, UInt<1>("h01")) @[Router_Hw.scala 113:10]
    node _T_1008 = bits(config_wire, 53, 51) @[Router_Hw.scala 113:22]
    node _T_1009 = eq(_T_1008, UInt<1>("h01")) @[Router_Hw.scala 113:53]
    node _T_1010 = mux(_T_1009, decomposed_output_ports_1[2].ready, UInt<1>("h01")) @[Router_Hw.scala 113:10]
    node _T_1011 = and(_T_980, _T_983) @[Router_Hw.scala 116:99]
    node _T_1012 = and(_T_1011, _T_986) @[Router_Hw.scala 116:99]
    node _T_1013 = and(_T_1012, _T_989) @[Router_Hw.scala 116:99]
    node _T_1014 = and(_T_1013, _T_992) @[Router_Hw.scala 116:99]
    node _T_1015 = and(_T_1014, _T_995) @[Router_Hw.scala 116:99]
    node _T_1016 = and(_T_1015, _T_998) @[Router_Hw.scala 116:99]
    node _T_1017 = and(_T_1016, _T_1001) @[Router_Hw.scala 116:99]
    node _T_1018 = and(_T_1017, _T_1004) @[Router_Hw.scala 116:99]
    node _T_1019 = and(_T_1018, _T_1007) @[Router_Hw.scala 116:99]
    node _T_1020 = and(_T_1019, _T_1010) @[Router_Hw.scala 116:99]
    decomposed_input_ports_1[1].ready <= _T_1020 @[Router_Hw.scala 116:73]
    node _T_1021 = bits(config_wire, 2, 0) @[Router_Hw.scala 113:22]
    node _T_1022 = eq(_T_1021, UInt<3>("h05")) @[Router_Hw.scala 113:53]
    node _T_1023 = mux(_T_1022, decomposed_output_ports_0[0].ready, UInt<1>("h01")) @[Router_Hw.scala 113:10]
    node _T_1024 = bits(config_wire, 5, 3) @[Router_Hw.scala 113:22]
    node _T_1025 = eq(_T_1024, UInt<3>("h05")) @[Router_Hw.scala 113:53]
    node _T_1026 = mux(_T_1025, decomposed_output_ports_0[1].ready, UInt<1>("h01")) @[Router_Hw.scala 113:10]
    node _T_1027 = bits(config_wire, 8, 6) @[Router_Hw.scala 113:22]
    node _T_1028 = eq(_T_1027, UInt<3>("h05")) @[Router_Hw.scala 113:53]
    node _T_1029 = mux(_T_1028, decomposed_output_ports_0[2].ready, UInt<1>("h01")) @[Router_Hw.scala 113:10]
    node _T_1030 = bits(config_wire, 11, 9) @[Router_Hw.scala 113:22]
    node _T_1031 = eq(_T_1030, UInt<3>("h05")) @[Router_Hw.scala 113:53]
    node _T_1032 = mux(_T_1031, decomposed_output_ports_0[3].ready, UInt<1>("h01")) @[Router_Hw.scala 113:10]
    node _T_1033 = bits(config_wire, 14, 12) @[Router_Hw.scala 113:22]
    node _T_1034 = eq(_T_1033, UInt<3>("h05")) @[Router_Hw.scala 113:53]
    node _T_1035 = mux(_T_1034, decomposed_output_ports_0[4].ready, UInt<1>("h01")) @[Router_Hw.scala 113:10]
    node _T_1036 = bits(config_wire, 17, 15) @[Router_Hw.scala 113:22]
    node _T_1037 = eq(_T_1036, UInt<3>("h05")) @[Router_Hw.scala 113:53]
    node _T_1038 = mux(_T_1037, decomposed_output_ports_0[5].ready, UInt<1>("h01")) @[Router_Hw.scala 113:10]
    node _T_1039 = bits(config_wire, 20, 18) @[Router_Hw.scala 113:22]
    node _T_1040 = eq(_T_1039, UInt<3>("h05")) @[Router_Hw.scala 113:53]
    node _T_1041 = mux(_T_1040, decomposed_output_ports_0[6].ready, UInt<1>("h01")) @[Router_Hw.scala 113:10]
    node _T_1042 = bits(config_wire, 23, 21) @[Router_Hw.scala 113:22]
    node _T_1043 = eq(_T_1042, UInt<3>("h05")) @[Router_Hw.scala 113:53]
    node _T_1044 = mux(_T_1043, decomposed_output_ports_0[7].ready, UInt<1>("h01")) @[Router_Hw.scala 113:10]
    node _T_1045 = bits(config_wire, 32, 30) @[Router_Hw.scala 113:22]
    node _T_1046 = eq(_T_1045, UInt<3>("h06")) @[Router_Hw.scala 113:53]
    node _T_1047 = mux(_T_1046, decomposed_output_ports_1[2].ready, UInt<1>("h01")) @[Router_Hw.scala 113:10]
    node _T_1048 = bits(config_wire, 50, 48) @[Router_Hw.scala 113:22]
    node _T_1049 = eq(_T_1048, UInt<3>("h05")) @[Router_Hw.scala 113:53]
    node _T_1050 = mux(_T_1049, decomposed_output_ports_0[0].ready, UInt<1>("h01")) @[Router_Hw.scala 113:10]
    node _T_1051 = bits(config_wire, 53, 51) @[Router_Hw.scala 113:22]
    node _T_1052 = eq(_T_1051, UInt<3>("h06")) @[Router_Hw.scala 113:53]
    node _T_1053 = mux(_T_1052, decomposed_output_ports_1[2].ready, UInt<1>("h01")) @[Router_Hw.scala 113:10]
    node _T_1054 = and(_T_1023, _T_1026) @[Router_Hw.scala 116:99]
    node _T_1055 = and(_T_1054, _T_1029) @[Router_Hw.scala 116:99]
    node _T_1056 = and(_T_1055, _T_1032) @[Router_Hw.scala 116:99]
    node _T_1057 = and(_T_1056, _T_1035) @[Router_Hw.scala 116:99]
    node _T_1058 = and(_T_1057, _T_1038) @[Router_Hw.scala 116:99]
    node _T_1059 = and(_T_1058, _T_1041) @[Router_Hw.scala 116:99]
    node _T_1060 = and(_T_1059, _T_1044) @[Router_Hw.scala 116:99]
    node _T_1061 = and(_T_1060, _T_1047) @[Router_Hw.scala 116:99]
    node _T_1062 = and(_T_1061, _T_1050) @[Router_Hw.scala 116:99]
    node _T_1063 = and(_T_1062, _T_1053) @[Router_Hw.scala 116:99]
    decomposed_input_ports_0[5].ready <= _T_1063 @[Router_Hw.scala 116:73]
    wire _T_1064 : UInt<54>[1] @[Router_Hw.scala 140:45]
    _T_1064[0] <= UInt<54>("h00") @[Router_Hw.scala 140:45]
    reg config_register_file : UInt<54>[1], clock with : (reset => (reset, _T_1064)) @[Router_Hw.scala 140:37]
    node _T_1065 = bits(config_register_file[0], 53, 0) @[Router_Hw.scala 141:55]
    config_wire <= _T_1065 @[Router_Hw.scala 141:15]
    node config_module_id = bits(io.in[4].bits, 63, 59) @[Router_Hw.scala 148:44]
    node module_id_match = eq(config_module_id, UInt<4>("h0e")) @[Router_Hw.scala 149:49]
    node config_idx = bits(io.in[4].bits, 58, 58) @[Router_Hw.scala 150:38]
    node config_data = bits(io.in[4].bits, 53, 0) @[Router_Hw.scala 151:39]
    node _T_1066 = and(io.in[4].config, module_id_match) @[Router_Hw.scala 152:22]
    when _T_1066 : @[Router_Hw.scala 152:41]
      config_register_file[UInt<1>("h00")] <= config_data @[Router_Hw.scala 153:38]
      skip @[Router_Hw.scala 152:41]
    
  module Router_Hw_2 : 
    input clock : Clock
    input reset : UInt<1>
    output io : {flip in : {valid : UInt<1>, bits : UInt<64>, flip ready : UInt<1>, config : UInt<1>}[4], out : {valid : UInt<1>, bits : UInt<64>, flip ready : UInt<1>, config : UInt<1>}[5]}
    
    wire decomposed_input_ports_0 : {flip ready : UInt<1>, valid : UInt<1>, bits : UInt<64>}[4] @[Router_Hw.scala 167:57]
    node _T = bits(io.in[0].bits, 63, 0) @[Router_Hw.scala 174:35]
    decomposed_input_ports_0[0].bits <= _T @[Router_Hw.scala 173:53]
    decomposed_input_ports_0[0].valid <= io.in[0].valid @[Router_Hw.scala 175:54]
    io.in[0].ready <= decomposed_input_ports_0[0].ready @[Router_Hw.scala 178:33]
    node _T_1 = bits(io.in[1].bits, 63, 0) @[Router_Hw.scala 174:35]
    decomposed_input_ports_0[1].bits <= _T_1 @[Router_Hw.scala 173:53]
    decomposed_input_ports_0[1].valid <= io.in[1].valid @[Router_Hw.scala 175:54]
    io.in[1].ready <= decomposed_input_ports_0[1].ready @[Router_Hw.scala 178:33]
    node _T_2 = bits(io.in[2].bits, 63, 0) @[Router_Hw.scala 174:35]
    decomposed_input_ports_0[2].bits <= _T_2 @[Router_Hw.scala 173:53]
    decomposed_input_ports_0[2].valid <= io.in[2].valid @[Router_Hw.scala 175:54]
    io.in[2].ready <= decomposed_input_ports_0[2].ready @[Router_Hw.scala 178:33]
    node _T_3 = bits(io.in[3].bits, 63, 0) @[Router_Hw.scala 174:35]
    decomposed_input_ports_0[3].bits <= _T_3 @[Router_Hw.scala 173:53]
    decomposed_input_ports_0[3].valid <= io.in[3].valid @[Router_Hw.scala 175:54]
    io.in[3].ready <= decomposed_input_ports_0[3].ready @[Router_Hw.scala 178:33]
    wire decomposed_output_ports_0 : {flip ready : UInt<1>, valid : UInt<1>, bits : UInt<64>}[5] @[Router_Hw.scala 167:57]
    reg _T_4 : UInt<1>[1], clock @[Router_Hw.scala 183:29]
    decomposed_output_ports_0[0].ready <= _T_4[0] @[Router_Hw.scala 185:54]
    reg _T_5 : UInt<64>, clock @[Router_Hw.scala 187:28]
    _T_5 <= decomposed_output_ports_0[0].bits @[Router_Hw.scala 188:19]
    reg _T_6 : UInt<1>, clock @[Router_Hw.scala 189:29]
    _T_6 <= decomposed_output_ports_0[0].valid @[Router_Hw.scala 190:20]
    _T_4[0] <= io.out[0].ready @[Router_Hw.scala 210:32]
    io.out[0].bits <= _T_5 @[Router_Hw.scala 212:34]
    io.out[0].valid <= _T_6 @[Router_Hw.scala 213:35]
    io.out[0].config <= UInt<1>("h00") @[Router_Hw.scala 214:36]
    reg _T_7 : UInt<1>[1], clock @[Router_Hw.scala 183:29]
    decomposed_output_ports_0[1].ready <= _T_7[0] @[Router_Hw.scala 185:54]
    reg _T_8 : UInt<64>, clock @[Router_Hw.scala 187:28]
    _T_8 <= decomposed_output_ports_0[1].bits @[Router_Hw.scala 188:19]
    reg _T_9 : UInt<1>, clock @[Router_Hw.scala 189:29]
    _T_9 <= decomposed_output_ports_0[1].valid @[Router_Hw.scala 190:20]
    _T_7[0] <= io.out[1].ready @[Router_Hw.scala 210:32]
    io.out[1].bits <= _T_8 @[Router_Hw.scala 212:34]
    io.out[1].valid <= _T_9 @[Router_Hw.scala 213:35]
    io.out[1].config <= UInt<1>("h00") @[Router_Hw.scala 214:36]
    reg _T_10 : UInt<1>[1], clock @[Router_Hw.scala 183:29]
    decomposed_output_ports_0[2].ready <= _T_10[0] @[Router_Hw.scala 185:54]
    reg _T_11 : UInt<64>, clock @[Router_Hw.scala 187:28]
    _T_11 <= decomposed_output_ports_0[2].bits @[Router_Hw.scala 188:19]
    reg _T_12 : UInt<1>, clock @[Router_Hw.scala 189:29]
    _T_12 <= decomposed_output_ports_0[2].valid @[Router_Hw.scala 190:20]
    _T_10[0] <= io.out[2].ready @[Router_Hw.scala 210:32]
    io.out[2].bits <= _T_11 @[Router_Hw.scala 212:34]
    io.out[2].valid <= _T_12 @[Router_Hw.scala 213:35]
    io.out[2].config <= UInt<1>("h00") @[Router_Hw.scala 214:36]
    reg _T_13 : UInt<1>[1], clock @[Router_Hw.scala 183:29]
    decomposed_output_ports_0[3].ready <= _T_13[0] @[Router_Hw.scala 185:54]
    reg _T_14 : UInt<64>, clock @[Router_Hw.scala 187:28]
    _T_14 <= decomposed_output_ports_0[3].bits @[Router_Hw.scala 188:19]
    reg _T_15 : UInt<1>, clock @[Router_Hw.scala 189:29]
    _T_15 <= decomposed_output_ports_0[3].valid @[Router_Hw.scala 190:20]
    _T_13[0] <= io.out[3].ready @[Router_Hw.scala 210:32]
    io.out[3].bits <= _T_14 @[Router_Hw.scala 212:34]
    io.out[3].valid <= _T_15 @[Router_Hw.scala 213:35]
    io.out[3].config <= UInt<1>("h00") @[Router_Hw.scala 214:36]
    reg _T_16 : UInt<1>[1], clock @[Router_Hw.scala 183:29]
    decomposed_output_ports_0[4].ready <= _T_16[0] @[Router_Hw.scala 185:54]
    reg _T_17 : UInt<64>, clock @[Router_Hw.scala 187:28]
    _T_17 <= decomposed_output_ports_0[4].bits @[Router_Hw.scala 188:19]
    reg _T_18 : UInt<1>, clock @[Router_Hw.scala 189:29]
    _T_18 <= decomposed_output_ports_0[4].valid @[Router_Hw.scala 190:20]
    when io.in[2].config : @[Router_Hw.scala 195:33]
      _T_16[0] <= UInt<1>("h00") @[Router_Hw.scala 197:34]
      io.out[4].config <= io.in[2].config @[Router_Hw.scala 198:31]
      io.in[2].ready <= io.out[4].ready @[Router_Hw.scala 198:31]
      io.out[4].bits <= io.in[2].bits @[Router_Hw.scala 198:31]
      io.out[4].valid <= io.in[2].valid @[Router_Hw.scala 198:31]
      skip @[Router_Hw.scala 195:33]
    else : @[Router_Hw.scala 199:14]
      _T_16[0] <= io.out[4].ready @[Router_Hw.scala 201:34]
      io.out[4].bits <= _T_17 @[Router_Hw.scala 203:36]
      io.out[4].valid <= _T_18 @[Router_Hw.scala 204:37]
      io.out[4].config <= io.in[2].config @[Router_Hw.scala 205:38]
      skip @[Router_Hw.scala 199:14]
    wire config_wire : UInt<10> @[Router_Hw.scala 97:25]
    node _T_19 = bits(config_wire, 1, 0) @[Router_Hw.scala 105:28]
    node _T_20 = eq(UInt<2>("h03"), _T_19) @[Mux.scala 69:19]
    node _T_21 = mux(_T_20, decomposed_input_ports_0[3].bits, UInt<1>("h00")) @[Mux.scala 69:16]
    node _T_22 = eq(UInt<2>("h02"), _T_19) @[Mux.scala 69:19]
    node _T_23 = mux(_T_22, decomposed_input_ports_0[2].bits, _T_21) @[Mux.scala 69:16]
    node _T_24 = eq(UInt<1>("h01"), _T_19) @[Mux.scala 69:19]
    node _T_25 = mux(_T_24, decomposed_input_ports_0[1].bits, _T_23) @[Mux.scala 69:16]
    node _T_26 = eq(UInt<1>("h00"), _T_19) @[Mux.scala 69:19]
    node _T_27 = mux(_T_26, decomposed_input_ports_0[0].bits, _T_25) @[Mux.scala 69:16]
    decomposed_output_ports_0[0].bits <= _T_27 @[Router_Hw.scala 104:84]
    node _T_28 = bits(config_wire, 1, 0) @[Router_Hw.scala 107:28]
    node _T_29 = eq(UInt<2>("h03"), _T_28) @[Mux.scala 69:19]
    node _T_30 = mux(_T_29, decomposed_input_ports_0[3].valid, UInt<1>("h00")) @[Mux.scala 69:16]
    node _T_31 = eq(UInt<2>("h02"), _T_28) @[Mux.scala 69:19]
    node _T_32 = mux(_T_31, decomposed_input_ports_0[2].valid, _T_30) @[Mux.scala 69:16]
    node _T_33 = eq(UInt<1>("h01"), _T_28) @[Mux.scala 69:19]
    node _T_34 = mux(_T_33, decomposed_input_ports_0[1].valid, _T_32) @[Mux.scala 69:16]
    node _T_35 = eq(UInt<1>("h00"), _T_28) @[Mux.scala 69:19]
    node _T_36 = mux(_T_35, decomposed_input_ports_0[0].valid, _T_34) @[Mux.scala 69:16]
    decomposed_output_ports_0[0].valid <= _T_36 @[Router_Hw.scala 106:85]
    node _T_37 = bits(config_wire, 3, 2) @[Router_Hw.scala 105:28]
    node _T_38 = eq(UInt<2>("h03"), _T_37) @[Mux.scala 69:19]
    node _T_39 = mux(_T_38, decomposed_input_ports_0[3].bits, UInt<1>("h00")) @[Mux.scala 69:16]
    node _T_40 = eq(UInt<2>("h02"), _T_37) @[Mux.scala 69:19]
    node _T_41 = mux(_T_40, decomposed_input_ports_0[2].bits, _T_39) @[Mux.scala 69:16]
    node _T_42 = eq(UInt<1>("h01"), _T_37) @[Mux.scala 69:19]
    node _T_43 = mux(_T_42, decomposed_input_ports_0[1].bits, _T_41) @[Mux.scala 69:16]
    node _T_44 = eq(UInt<1>("h00"), _T_37) @[Mux.scala 69:19]
    node _T_45 = mux(_T_44, decomposed_input_ports_0[0].bits, _T_43) @[Mux.scala 69:16]
    decomposed_output_ports_0[1].bits <= _T_45 @[Router_Hw.scala 104:84]
    node _T_46 = bits(config_wire, 3, 2) @[Router_Hw.scala 107:28]
    node _T_47 = eq(UInt<2>("h03"), _T_46) @[Mux.scala 69:19]
    node _T_48 = mux(_T_47, decomposed_input_ports_0[3].valid, UInt<1>("h00")) @[Mux.scala 69:16]
    node _T_49 = eq(UInt<2>("h02"), _T_46) @[Mux.scala 69:19]
    node _T_50 = mux(_T_49, decomposed_input_ports_0[2].valid, _T_48) @[Mux.scala 69:16]
    node _T_51 = eq(UInt<1>("h01"), _T_46) @[Mux.scala 69:19]
    node _T_52 = mux(_T_51, decomposed_input_ports_0[1].valid, _T_50) @[Mux.scala 69:16]
    node _T_53 = eq(UInt<1>("h00"), _T_46) @[Mux.scala 69:19]
    node _T_54 = mux(_T_53, decomposed_input_ports_0[0].valid, _T_52) @[Mux.scala 69:16]
    decomposed_output_ports_0[1].valid <= _T_54 @[Router_Hw.scala 106:85]
    node _T_55 = bits(config_wire, 5, 4) @[Router_Hw.scala 105:28]
    node _T_56 = eq(UInt<2>("h03"), _T_55) @[Mux.scala 69:19]
    node _T_57 = mux(_T_56, decomposed_input_ports_0[3].bits, UInt<1>("h00")) @[Mux.scala 69:16]
    node _T_58 = eq(UInt<2>("h02"), _T_55) @[Mux.scala 69:19]
    node _T_59 = mux(_T_58, decomposed_input_ports_0[2].bits, _T_57) @[Mux.scala 69:16]
    node _T_60 = eq(UInt<1>("h01"), _T_55) @[Mux.scala 69:19]
    node _T_61 = mux(_T_60, decomposed_input_ports_0[1].bits, _T_59) @[Mux.scala 69:16]
    node _T_62 = eq(UInt<1>("h00"), _T_55) @[Mux.scala 69:19]
    node _T_63 = mux(_T_62, decomposed_input_ports_0[0].bits, _T_61) @[Mux.scala 69:16]
    decomposed_output_ports_0[2].bits <= _T_63 @[Router_Hw.scala 104:84]
    node _T_64 = bits(config_wire, 5, 4) @[Router_Hw.scala 107:28]
    node _T_65 = eq(UInt<2>("h03"), _T_64) @[Mux.scala 69:19]
    node _T_66 = mux(_T_65, decomposed_input_ports_0[3].valid, UInt<1>("h00")) @[Mux.scala 69:16]
    node _T_67 = eq(UInt<2>("h02"), _T_64) @[Mux.scala 69:19]
    node _T_68 = mux(_T_67, decomposed_input_ports_0[2].valid, _T_66) @[Mux.scala 69:16]
    node _T_69 = eq(UInt<1>("h01"), _T_64) @[Mux.scala 69:19]
    node _T_70 = mux(_T_69, decomposed_input_ports_0[1].valid, _T_68) @[Mux.scala 69:16]
    node _T_71 = eq(UInt<1>("h00"), _T_64) @[Mux.scala 69:19]
    node _T_72 = mux(_T_71, decomposed_input_ports_0[0].valid, _T_70) @[Mux.scala 69:16]
    decomposed_output_ports_0[2].valid <= _T_72 @[Router_Hw.scala 106:85]
    node _T_73 = bits(config_wire, 7, 6) @[Router_Hw.scala 105:28]
    node _T_74 = eq(UInt<2>("h03"), _T_73) @[Mux.scala 69:19]
    node _T_75 = mux(_T_74, decomposed_input_ports_0[3].bits, UInt<1>("h00")) @[Mux.scala 69:16]
    node _T_76 = eq(UInt<2>("h02"), _T_73) @[Mux.scala 69:19]
    node _T_77 = mux(_T_76, decomposed_input_ports_0[2].bits, _T_75) @[Mux.scala 69:16]
    node _T_78 = eq(UInt<1>("h01"), _T_73) @[Mux.scala 69:19]
    node _T_79 = mux(_T_78, decomposed_input_ports_0[1].bits, _T_77) @[Mux.scala 69:16]
    node _T_80 = eq(UInt<1>("h00"), _T_73) @[Mux.scala 69:19]
    node _T_81 = mux(_T_80, decomposed_input_ports_0[0].bits, _T_79) @[Mux.scala 69:16]
    decomposed_output_ports_0[3].bits <= _T_81 @[Router_Hw.scala 104:84]
    node _T_82 = bits(config_wire, 7, 6) @[Router_Hw.scala 107:28]
    node _T_83 = eq(UInt<2>("h03"), _T_82) @[Mux.scala 69:19]
    node _T_84 = mux(_T_83, decomposed_input_ports_0[3].valid, UInt<1>("h00")) @[Mux.scala 69:16]
    node _T_85 = eq(UInt<2>("h02"), _T_82) @[Mux.scala 69:19]
    node _T_86 = mux(_T_85, decomposed_input_ports_0[2].valid, _T_84) @[Mux.scala 69:16]
    node _T_87 = eq(UInt<1>("h01"), _T_82) @[Mux.scala 69:19]
    node _T_88 = mux(_T_87, decomposed_input_ports_0[1].valid, _T_86) @[Mux.scala 69:16]
    node _T_89 = eq(UInt<1>("h00"), _T_82) @[Mux.scala 69:19]
    node _T_90 = mux(_T_89, decomposed_input_ports_0[0].valid, _T_88) @[Mux.scala 69:16]
    decomposed_output_ports_0[3].valid <= _T_90 @[Router_Hw.scala 106:85]
    node _T_91 = bits(config_wire, 9, 8) @[Router_Hw.scala 105:28]
    node _T_92 = eq(UInt<2>("h03"), _T_91) @[Mux.scala 69:19]
    node _T_93 = mux(_T_92, decomposed_input_ports_0[3].bits, UInt<1>("h00")) @[Mux.scala 69:16]
    node _T_94 = eq(UInt<2>("h02"), _T_91) @[Mux.scala 69:19]
    node _T_95 = mux(_T_94, decomposed_input_ports_0[2].bits, _T_93) @[Mux.scala 69:16]
    node _T_96 = eq(UInt<1>("h01"), _T_91) @[Mux.scala 69:19]
    node _T_97 = mux(_T_96, decomposed_input_ports_0[1].bits, _T_95) @[Mux.scala 69:16]
    node _T_98 = eq(UInt<1>("h00"), _T_91) @[Mux.scala 69:19]
    node _T_99 = mux(_T_98, decomposed_input_ports_0[0].bits, _T_97) @[Mux.scala 69:16]
    decomposed_output_ports_0[4].bits <= _T_99 @[Router_Hw.scala 104:84]
    node _T_100 = bits(config_wire, 9, 8) @[Router_Hw.scala 107:28]
    node _T_101 = eq(UInt<2>("h03"), _T_100) @[Mux.scala 69:19]
    node _T_102 = mux(_T_101, decomposed_input_ports_0[3].valid, UInt<1>("h00")) @[Mux.scala 69:16]
    node _T_103 = eq(UInt<2>("h02"), _T_100) @[Mux.scala 69:19]
    node _T_104 = mux(_T_103, decomposed_input_ports_0[2].valid, _T_102) @[Mux.scala 69:16]
    node _T_105 = eq(UInt<1>("h01"), _T_100) @[Mux.scala 69:19]
    node _T_106 = mux(_T_105, decomposed_input_ports_0[1].valid, _T_104) @[Mux.scala 69:16]
    node _T_107 = eq(UInt<1>("h00"), _T_100) @[Mux.scala 69:19]
    node _T_108 = mux(_T_107, decomposed_input_ports_0[0].valid, _T_106) @[Mux.scala 69:16]
    decomposed_output_ports_0[4].valid <= _T_108 @[Router_Hw.scala 106:85]
    node _T_109 = bits(config_wire, 1, 0) @[Router_Hw.scala 113:22]
    node _T_110 = eq(_T_109, UInt<1>("h00")) @[Router_Hw.scala 113:53]
    node _T_111 = mux(_T_110, decomposed_output_ports_0[0].ready, UInt<1>("h01")) @[Router_Hw.scala 113:10]
    node _T_112 = bits(config_wire, 3, 2) @[Router_Hw.scala 113:22]
    node _T_113 = eq(_T_112, UInt<1>("h00")) @[Router_Hw.scala 113:53]
    node _T_114 = mux(_T_113, decomposed_output_ports_0[1].ready, UInt<1>("h01")) @[Router_Hw.scala 113:10]
    node _T_115 = bits(config_wire, 5, 4) @[Router_Hw.scala 113:22]
    node _T_116 = eq(_T_115, UInt<1>("h00")) @[Router_Hw.scala 113:53]
    node _T_117 = mux(_T_116, decomposed_output_ports_0[2].ready, UInt<1>("h01")) @[Router_Hw.scala 113:10]
    node _T_118 = bits(config_wire, 7, 6) @[Router_Hw.scala 113:22]
    node _T_119 = eq(_T_118, UInt<1>("h00")) @[Router_Hw.scala 113:53]
    node _T_120 = mux(_T_119, decomposed_output_ports_0[3].ready, UInt<1>("h01")) @[Router_Hw.scala 113:10]
    node _T_121 = bits(config_wire, 9, 8) @[Router_Hw.scala 113:22]
    node _T_122 = eq(_T_121, UInt<1>("h00")) @[Router_Hw.scala 113:53]
    node _T_123 = mux(_T_122, decomposed_output_ports_0[4].ready, UInt<1>("h01")) @[Router_Hw.scala 113:10]
    node _T_124 = and(_T_111, _T_114) @[Router_Hw.scala 116:99]
    node _T_125 = and(_T_124, _T_117) @[Router_Hw.scala 116:99]
    node _T_126 = and(_T_125, _T_120) @[Router_Hw.scala 116:99]
    node _T_127 = and(_T_126, _T_123) @[Router_Hw.scala 116:99]
    decomposed_input_ports_0[0].ready <= _T_127 @[Router_Hw.scala 116:73]
    node _T_128 = bits(config_wire, 1, 0) @[Router_Hw.scala 113:22]
    node _T_129 = eq(_T_128, UInt<1>("h01")) @[Router_Hw.scala 113:53]
    node _T_130 = mux(_T_129, decomposed_output_ports_0[0].ready, UInt<1>("h01")) @[Router_Hw.scala 113:10]
    node _T_131 = bits(config_wire, 3, 2) @[Router_Hw.scala 113:22]
    node _T_132 = eq(_T_131, UInt<1>("h01")) @[Router_Hw.scala 113:53]
    node _T_133 = mux(_T_132, decomposed_output_ports_0[1].ready, UInt<1>("h01")) @[Router_Hw.scala 113:10]
    node _T_134 = bits(config_wire, 5, 4) @[Router_Hw.scala 113:22]
    node _T_135 = eq(_T_134, UInt<1>("h01")) @[Router_Hw.scala 113:53]
    node _T_136 = mux(_T_135, decomposed_output_ports_0[2].ready, UInt<1>("h01")) @[Router_Hw.scala 113:10]
    node _T_137 = bits(config_wire, 7, 6) @[Router_Hw.scala 113:22]
    node _T_138 = eq(_T_137, UInt<1>("h01")) @[Router_Hw.scala 113:53]
    node _T_139 = mux(_T_138, decomposed_output_ports_0[3].ready, UInt<1>("h01")) @[Router_Hw.scala 113:10]
    node _T_140 = bits(config_wire, 9, 8) @[Router_Hw.scala 113:22]
    node _T_141 = eq(_T_140, UInt<1>("h01")) @[Router_Hw.scala 113:53]
    node _T_142 = mux(_T_141, decomposed_output_ports_0[4].ready, UInt<1>("h01")) @[Router_Hw.scala 113:10]
    node _T_143 = and(_T_130, _T_133) @[Router_Hw.scala 116:99]
    node _T_144 = and(_T_143, _T_136) @[Router_Hw.scala 116:99]
    node _T_145 = and(_T_144, _T_139) @[Router_Hw.scala 116:99]
    node _T_146 = and(_T_145, _T_142) @[Router_Hw.scala 116:99]
    decomposed_input_ports_0[1].ready <= _T_146 @[Router_Hw.scala 116:73]
    node _T_147 = bits(config_wire, 1, 0) @[Router_Hw.scala 113:22]
    node _T_148 = eq(_T_147, UInt<2>("h02")) @[Router_Hw.scala 113:53]
    node _T_149 = mux(_T_148, decomposed_output_ports_0[0].ready, UInt<1>("h01")) @[Router_Hw.scala 113:10]
    node _T_150 = bits(config_wire, 3, 2) @[Router_Hw.scala 113:22]
    node _T_151 = eq(_T_150, UInt<2>("h02")) @[Router_Hw.scala 113:53]
    node _T_152 = mux(_T_151, decomposed_output_ports_0[1].ready, UInt<1>("h01")) @[Router_Hw.scala 113:10]
    node _T_153 = bits(config_wire, 5, 4) @[Router_Hw.scala 113:22]
    node _T_154 = eq(_T_153, UInt<2>("h02")) @[Router_Hw.scala 113:53]
    node _T_155 = mux(_T_154, decomposed_output_ports_0[2].ready, UInt<1>("h01")) @[Router_Hw.scala 113:10]
    node _T_156 = bits(config_wire, 7, 6) @[Router_Hw.scala 113:22]
    node _T_157 = eq(_T_156, UInt<2>("h02")) @[Router_Hw.scala 113:53]
    node _T_158 = mux(_T_157, decomposed_output_ports_0[3].ready, UInt<1>("h01")) @[Router_Hw.scala 113:10]
    node _T_159 = bits(config_wire, 9, 8) @[Router_Hw.scala 113:22]
    node _T_160 = eq(_T_159, UInt<2>("h02")) @[Router_Hw.scala 113:53]
    node _T_161 = mux(_T_160, decomposed_output_ports_0[4].ready, UInt<1>("h01")) @[Router_Hw.scala 113:10]
    node _T_162 = and(_T_149, _T_152) @[Router_Hw.scala 116:99]
    node _T_163 = and(_T_162, _T_155) @[Router_Hw.scala 116:99]
    node _T_164 = and(_T_163, _T_158) @[Router_Hw.scala 116:99]
    node _T_165 = and(_T_164, _T_161) @[Router_Hw.scala 116:99]
    decomposed_input_ports_0[2].ready <= _T_165 @[Router_Hw.scala 116:73]
    node _T_166 = bits(config_wire, 1, 0) @[Router_Hw.scala 113:22]
    node _T_167 = eq(_T_166, UInt<2>("h03")) @[Router_Hw.scala 113:53]
    node _T_168 = mux(_T_167, decomposed_output_ports_0[0].ready, UInt<1>("h01")) @[Router_Hw.scala 113:10]
    node _T_169 = bits(config_wire, 3, 2) @[Router_Hw.scala 113:22]
    node _T_170 = eq(_T_169, UInt<2>("h03")) @[Router_Hw.scala 113:53]
    node _T_171 = mux(_T_170, decomposed_output_ports_0[1].ready, UInt<1>("h01")) @[Router_Hw.scala 113:10]
    node _T_172 = bits(config_wire, 5, 4) @[Router_Hw.scala 113:22]
    node _T_173 = eq(_T_172, UInt<2>("h03")) @[Router_Hw.scala 113:53]
    node _T_174 = mux(_T_173, decomposed_output_ports_0[2].ready, UInt<1>("h01")) @[Router_Hw.scala 113:10]
    node _T_175 = bits(config_wire, 7, 6) @[Router_Hw.scala 113:22]
    node _T_176 = eq(_T_175, UInt<2>("h03")) @[Router_Hw.scala 113:53]
    node _T_177 = mux(_T_176, decomposed_output_ports_0[3].ready, UInt<1>("h01")) @[Router_Hw.scala 113:10]
    node _T_178 = bits(config_wire, 9, 8) @[Router_Hw.scala 113:22]
    node _T_179 = eq(_T_178, UInt<2>("h03")) @[Router_Hw.scala 113:53]
    node _T_180 = mux(_T_179, decomposed_output_ports_0[4].ready, UInt<1>("h01")) @[Router_Hw.scala 113:10]
    node _T_181 = and(_T_168, _T_171) @[Router_Hw.scala 116:99]
    node _T_182 = and(_T_181, _T_174) @[Router_Hw.scala 116:99]
    node _T_183 = and(_T_182, _T_177) @[Router_Hw.scala 116:99]
    node _T_184 = and(_T_183, _T_180) @[Router_Hw.scala 116:99]
    decomposed_input_ports_0[3].ready <= _T_184 @[Router_Hw.scala 116:73]
    wire _T_185 : UInt<10>[1] @[Router_Hw.scala 140:45]
    _T_185[0] <= UInt<10>("h00") @[Router_Hw.scala 140:45]
    reg config_register_file : UInt<10>[1], clock with : (reset => (reset, _T_185)) @[Router_Hw.scala 140:37]
    node _T_186 = bits(config_register_file[0], 9, 0) @[Router_Hw.scala 141:55]
    config_wire <= _T_186 @[Router_Hw.scala 141:15]
    node config_module_id = bits(io.in[2].bits, 63, 59) @[Router_Hw.scala 148:44]
    node module_id_match = eq(config_module_id, UInt<5>("h011")) @[Router_Hw.scala 149:49]
    node config_idx = bits(io.in[2].bits, 58, 58) @[Router_Hw.scala 150:38]
    node config_data = bits(io.in[2].bits, 9, 0) @[Router_Hw.scala 151:39]
    node _T_187 = and(io.in[2].config, module_id_match) @[Router_Hw.scala 152:22]
    when _T_187 : @[Router_Hw.scala 152:41]
      config_register_file[UInt<1>("h00")] <= config_data @[Router_Hw.scala 153:38]
      skip @[Router_Hw.scala 152:41]
    
  module Router_Hw_3 : 
    input clock : Clock
    input reset : UInt<1>
    output io : {flip in : {valid : UInt<1>, bits : UInt<64>, flip ready : UInt<1>, config : UInt<1>}[7], out : {valid : UInt<1>, bits : UInt<64>, flip ready : UInt<1>, config : UInt<1>}[8]}
    
    wire decomposed_input_ports_0 : {flip ready : UInt<1>, valid : UInt<1>, bits : UInt<64>}[7] @[Router_Hw.scala 167:57]
    node _T = bits(io.in[0].bits, 63, 0) @[Router_Hw.scala 174:35]
    decomposed_input_ports_0[0].bits <= _T @[Router_Hw.scala 173:53]
    decomposed_input_ports_0[0].valid <= io.in[0].valid @[Router_Hw.scala 175:54]
    io.in[0].ready <= decomposed_input_ports_0[0].ready @[Router_Hw.scala 178:33]
    node _T_1 = bits(io.in[1].bits, 63, 0) @[Router_Hw.scala 174:35]
    decomposed_input_ports_0[1].bits <= _T_1 @[Router_Hw.scala 173:53]
    decomposed_input_ports_0[1].valid <= io.in[1].valid @[Router_Hw.scala 175:54]
    io.in[1].ready <= decomposed_input_ports_0[1].ready @[Router_Hw.scala 178:33]
    node _T_2 = bits(io.in[2].bits, 63, 0) @[Router_Hw.scala 174:35]
    decomposed_input_ports_0[2].bits <= _T_2 @[Router_Hw.scala 173:53]
    decomposed_input_ports_0[2].valid <= io.in[2].valid @[Router_Hw.scala 175:54]
    io.in[2].ready <= decomposed_input_ports_0[2].ready @[Router_Hw.scala 178:33]
    node _T_3 = bits(io.in[3].bits, 63, 0) @[Router_Hw.scala 174:35]
    decomposed_input_ports_0[3].bits <= _T_3 @[Router_Hw.scala 173:53]
    decomposed_input_ports_0[3].valid <= io.in[3].valid @[Router_Hw.scala 175:54]
    io.in[3].ready <= decomposed_input_ports_0[3].ready @[Router_Hw.scala 178:33]
    node _T_4 = bits(io.in[4].bits, 63, 0) @[Router_Hw.scala 174:35]
    decomposed_input_ports_0[4].bits <= _T_4 @[Router_Hw.scala 173:53]
    decomposed_input_ports_0[4].valid <= io.in[4].valid @[Router_Hw.scala 175:54]
    io.in[4].ready <= decomposed_input_ports_0[4].ready @[Router_Hw.scala 178:33]
    node _T_5 = bits(io.in[5].bits, 63, 0) @[Router_Hw.scala 174:35]
    decomposed_input_ports_0[5].bits <= _T_5 @[Router_Hw.scala 173:53]
    decomposed_input_ports_0[5].valid <= io.in[5].valid @[Router_Hw.scala 175:54]
    io.in[5].ready <= decomposed_input_ports_0[5].ready @[Router_Hw.scala 178:33]
    node _T_6 = bits(io.in[6].bits, 63, 0) @[Router_Hw.scala 174:35]
    decomposed_input_ports_0[6].bits <= _T_6 @[Router_Hw.scala 173:53]
    decomposed_input_ports_0[6].valid <= io.in[6].valid @[Router_Hw.scala 175:54]
    io.in[6].ready <= decomposed_input_ports_0[6].ready @[Router_Hw.scala 178:33]
    wire decomposed_output_ports_0 : {flip ready : UInt<1>, valid : UInt<1>, bits : UInt<64>}[8] @[Router_Hw.scala 167:57]
    reg _T_7 : UInt<1>[1], clock @[Router_Hw.scala 183:29]
    decomposed_output_ports_0[0].ready <= _T_7[0] @[Router_Hw.scala 185:54]
    reg _T_8 : UInt<64>, clock @[Router_Hw.scala 187:28]
    _T_8 <= decomposed_output_ports_0[0].bits @[Router_Hw.scala 188:19]
    reg _T_9 : UInt<1>, clock @[Router_Hw.scala 189:29]
    _T_9 <= decomposed_output_ports_0[0].valid @[Router_Hw.scala 190:20]
    _T_7[0] <= io.out[0].ready @[Router_Hw.scala 210:32]
    io.out[0].bits <= _T_8 @[Router_Hw.scala 212:34]
    io.out[0].valid <= _T_9 @[Router_Hw.scala 213:35]
    io.out[0].config <= UInt<1>("h00") @[Router_Hw.scala 214:36]
    reg _T_10 : UInt<1>[1], clock @[Router_Hw.scala 183:29]
    decomposed_output_ports_0[1].ready <= _T_10[0] @[Router_Hw.scala 185:54]
    reg _T_11 : UInt<64>, clock @[Router_Hw.scala 187:28]
    _T_11 <= decomposed_output_ports_0[1].bits @[Router_Hw.scala 188:19]
    reg _T_12 : UInt<1>, clock @[Router_Hw.scala 189:29]
    _T_12 <= decomposed_output_ports_0[1].valid @[Router_Hw.scala 190:20]
    _T_10[0] <= io.out[1].ready @[Router_Hw.scala 210:32]
    io.out[1].bits <= _T_11 @[Router_Hw.scala 212:34]
    io.out[1].valid <= _T_12 @[Router_Hw.scala 213:35]
    io.out[1].config <= UInt<1>("h00") @[Router_Hw.scala 214:36]
    reg _T_13 : UInt<1>[1], clock @[Router_Hw.scala 183:29]
    decomposed_output_ports_0[2].ready <= _T_13[0] @[Router_Hw.scala 185:54]
    reg _T_14 : UInt<64>, clock @[Router_Hw.scala 187:28]
    _T_14 <= decomposed_output_ports_0[2].bits @[Router_Hw.scala 188:19]
    reg _T_15 : UInt<1>, clock @[Router_Hw.scala 189:29]
    _T_15 <= decomposed_output_ports_0[2].valid @[Router_Hw.scala 190:20]
    _T_13[0] <= io.out[2].ready @[Router_Hw.scala 210:32]
    io.out[2].bits <= _T_14 @[Router_Hw.scala 212:34]
    io.out[2].valid <= _T_15 @[Router_Hw.scala 213:35]
    io.out[2].config <= UInt<1>("h00") @[Router_Hw.scala 214:36]
    reg _T_16 : UInt<1>[1], clock @[Router_Hw.scala 183:29]
    decomposed_output_ports_0[3].ready <= _T_16[0] @[Router_Hw.scala 185:54]
    reg _T_17 : UInt<64>, clock @[Router_Hw.scala 187:28]
    _T_17 <= decomposed_output_ports_0[3].bits @[Router_Hw.scala 188:19]
    reg _T_18 : UInt<1>, clock @[Router_Hw.scala 189:29]
    _T_18 <= decomposed_output_ports_0[3].valid @[Router_Hw.scala 190:20]
    _T_16[0] <= io.out[3].ready @[Router_Hw.scala 210:32]
    io.out[3].bits <= _T_17 @[Router_Hw.scala 212:34]
    io.out[3].valid <= _T_18 @[Router_Hw.scala 213:35]
    io.out[3].config <= UInt<1>("h00") @[Router_Hw.scala 214:36]
    reg _T_19 : UInt<1>[1], clock @[Router_Hw.scala 183:29]
    decomposed_output_ports_0[4].ready <= _T_19[0] @[Router_Hw.scala 185:54]
    reg _T_20 : UInt<64>, clock @[Router_Hw.scala 187:28]
    _T_20 <= decomposed_output_ports_0[4].bits @[Router_Hw.scala 188:19]
    reg _T_21 : UInt<1>, clock @[Router_Hw.scala 189:29]
    _T_21 <= decomposed_output_ports_0[4].valid @[Router_Hw.scala 190:20]
    _T_19[0] <= io.out[4].ready @[Router_Hw.scala 210:32]
    io.out[4].bits <= _T_20 @[Router_Hw.scala 212:34]
    io.out[4].valid <= _T_21 @[Router_Hw.scala 213:35]
    io.out[4].config <= UInt<1>("h00") @[Router_Hw.scala 214:36]
    reg _T_22 : UInt<1>[1], clock @[Router_Hw.scala 183:29]
    decomposed_output_ports_0[5].ready <= _T_22[0] @[Router_Hw.scala 185:54]
    reg _T_23 : UInt<64>, clock @[Router_Hw.scala 187:28]
    _T_23 <= decomposed_output_ports_0[5].bits @[Router_Hw.scala 188:19]
    reg _T_24 : UInt<1>, clock @[Router_Hw.scala 189:29]
    _T_24 <= decomposed_output_ports_0[5].valid @[Router_Hw.scala 190:20]
    _T_22[0] <= io.out[5].ready @[Router_Hw.scala 210:32]
    io.out[5].bits <= _T_23 @[Router_Hw.scala 212:34]
    io.out[5].valid <= _T_24 @[Router_Hw.scala 213:35]
    io.out[5].config <= UInt<1>("h00") @[Router_Hw.scala 214:36]
    reg _T_25 : UInt<1>[1], clock @[Router_Hw.scala 183:29]
    decomposed_output_ports_0[6].ready <= _T_25[0] @[Router_Hw.scala 185:54]
    reg _T_26 : UInt<64>, clock @[Router_Hw.scala 187:28]
    _T_26 <= decomposed_output_ports_0[6].bits @[Router_Hw.scala 188:19]
    reg _T_27 : UInt<1>, clock @[Router_Hw.scala 189:29]
    _T_27 <= decomposed_output_ports_0[6].valid @[Router_Hw.scala 190:20]
    _T_25[0] <= io.out[6].ready @[Router_Hw.scala 210:32]
    io.out[6].bits <= _T_26 @[Router_Hw.scala 212:34]
    io.out[6].valid <= _T_27 @[Router_Hw.scala 213:35]
    io.out[6].config <= UInt<1>("h00") @[Router_Hw.scala 214:36]
    reg _T_28 : UInt<1>[1], clock @[Router_Hw.scala 183:29]
    decomposed_output_ports_0[7].ready <= _T_28[0] @[Router_Hw.scala 185:54]
    reg _T_29 : UInt<64>, clock @[Router_Hw.scala 187:28]
    _T_29 <= decomposed_output_ports_0[7].bits @[Router_Hw.scala 188:19]
    reg _T_30 : UInt<1>, clock @[Router_Hw.scala 189:29]
    _T_30 <= decomposed_output_ports_0[7].valid @[Router_Hw.scala 190:20]
    when io.in[4].config : @[Router_Hw.scala 195:33]
      _T_28[0] <= UInt<1>("h00") @[Router_Hw.scala 197:34]
      io.out[7].config <= io.in[4].config @[Router_Hw.scala 198:31]
      io.in[4].ready <= io.out[7].ready @[Router_Hw.scala 198:31]
      io.out[7].bits <= io.in[4].bits @[Router_Hw.scala 198:31]
      io.out[7].valid <= io.in[4].valid @[Router_Hw.scala 198:31]
      skip @[Router_Hw.scala 195:33]
    else : @[Router_Hw.scala 199:14]
      _T_28[0] <= io.out[7].ready @[Router_Hw.scala 201:34]
      io.out[7].bits <= _T_29 @[Router_Hw.scala 203:36]
      io.out[7].valid <= _T_30 @[Router_Hw.scala 204:37]
      io.out[7].config <= io.in[4].config @[Router_Hw.scala 205:38]
      skip @[Router_Hw.scala 199:14]
    wire config_wire : UInt<24> @[Router_Hw.scala 97:25]
    node _T_31 = bits(config_wire, 2, 0) @[Router_Hw.scala 105:28]
    node _T_32 = eq(UInt<3>("h06"), _T_31) @[Mux.scala 69:19]
    node _T_33 = mux(_T_32, decomposed_input_ports_0[6].bits, UInt<1>("h00")) @[Mux.scala 69:16]
    node _T_34 = eq(UInt<3>("h05"), _T_31) @[Mux.scala 69:19]
    node _T_35 = mux(_T_34, decomposed_input_ports_0[5].bits, _T_33) @[Mux.scala 69:16]
    node _T_36 = eq(UInt<3>("h04"), _T_31) @[Mux.scala 69:19]
    node _T_37 = mux(_T_36, decomposed_input_ports_0[4].bits, _T_35) @[Mux.scala 69:16]
    node _T_38 = eq(UInt<2>("h03"), _T_31) @[Mux.scala 69:19]
    node _T_39 = mux(_T_38, decomposed_input_ports_0[3].bits, _T_37) @[Mux.scala 69:16]
    node _T_40 = eq(UInt<2>("h02"), _T_31) @[Mux.scala 69:19]
    node _T_41 = mux(_T_40, decomposed_input_ports_0[2].bits, _T_39) @[Mux.scala 69:16]
    node _T_42 = eq(UInt<1>("h01"), _T_31) @[Mux.scala 69:19]
    node _T_43 = mux(_T_42, decomposed_input_ports_0[1].bits, _T_41) @[Mux.scala 69:16]
    node _T_44 = eq(UInt<1>("h00"), _T_31) @[Mux.scala 69:19]
    node _T_45 = mux(_T_44, decomposed_input_ports_0[0].bits, _T_43) @[Mux.scala 69:16]
    decomposed_output_ports_0[0].bits <= _T_45 @[Router_Hw.scala 104:84]
    node _T_46 = bits(config_wire, 2, 0) @[Router_Hw.scala 107:28]
    node _T_47 = eq(UInt<3>("h06"), _T_46) @[Mux.scala 69:19]
    node _T_48 = mux(_T_47, decomposed_input_ports_0[6].valid, UInt<1>("h00")) @[Mux.scala 69:16]
    node _T_49 = eq(UInt<3>("h05"), _T_46) @[Mux.scala 69:19]
    node _T_50 = mux(_T_49, decomposed_input_ports_0[5].valid, _T_48) @[Mux.scala 69:16]
    node _T_51 = eq(UInt<3>("h04"), _T_46) @[Mux.scala 69:19]
    node _T_52 = mux(_T_51, decomposed_input_ports_0[4].valid, _T_50) @[Mux.scala 69:16]
    node _T_53 = eq(UInt<2>("h03"), _T_46) @[Mux.scala 69:19]
    node _T_54 = mux(_T_53, decomposed_input_ports_0[3].valid, _T_52) @[Mux.scala 69:16]
    node _T_55 = eq(UInt<2>("h02"), _T_46) @[Mux.scala 69:19]
    node _T_56 = mux(_T_55, decomposed_input_ports_0[2].valid, _T_54) @[Mux.scala 69:16]
    node _T_57 = eq(UInt<1>("h01"), _T_46) @[Mux.scala 69:19]
    node _T_58 = mux(_T_57, decomposed_input_ports_0[1].valid, _T_56) @[Mux.scala 69:16]
    node _T_59 = eq(UInt<1>("h00"), _T_46) @[Mux.scala 69:19]
    node _T_60 = mux(_T_59, decomposed_input_ports_0[0].valid, _T_58) @[Mux.scala 69:16]
    decomposed_output_ports_0[0].valid <= _T_60 @[Router_Hw.scala 106:85]
    node _T_61 = bits(config_wire, 5, 3) @[Router_Hw.scala 105:28]
    node _T_62 = eq(UInt<3>("h06"), _T_61) @[Mux.scala 69:19]
    node _T_63 = mux(_T_62, decomposed_input_ports_0[6].bits, UInt<1>("h00")) @[Mux.scala 69:16]
    node _T_64 = eq(UInt<3>("h05"), _T_61) @[Mux.scala 69:19]
    node _T_65 = mux(_T_64, decomposed_input_ports_0[5].bits, _T_63) @[Mux.scala 69:16]
    node _T_66 = eq(UInt<3>("h04"), _T_61) @[Mux.scala 69:19]
    node _T_67 = mux(_T_66, decomposed_input_ports_0[4].bits, _T_65) @[Mux.scala 69:16]
    node _T_68 = eq(UInt<2>("h03"), _T_61) @[Mux.scala 69:19]
    node _T_69 = mux(_T_68, decomposed_input_ports_0[3].bits, _T_67) @[Mux.scala 69:16]
    node _T_70 = eq(UInt<2>("h02"), _T_61) @[Mux.scala 69:19]
    node _T_71 = mux(_T_70, decomposed_input_ports_0[2].bits, _T_69) @[Mux.scala 69:16]
    node _T_72 = eq(UInt<1>("h01"), _T_61) @[Mux.scala 69:19]
    node _T_73 = mux(_T_72, decomposed_input_ports_0[1].bits, _T_71) @[Mux.scala 69:16]
    node _T_74 = eq(UInt<1>("h00"), _T_61) @[Mux.scala 69:19]
    node _T_75 = mux(_T_74, decomposed_input_ports_0[0].bits, _T_73) @[Mux.scala 69:16]
    decomposed_output_ports_0[1].bits <= _T_75 @[Router_Hw.scala 104:84]
    node _T_76 = bits(config_wire, 5, 3) @[Router_Hw.scala 107:28]
    node _T_77 = eq(UInt<3>("h06"), _T_76) @[Mux.scala 69:19]
    node _T_78 = mux(_T_77, decomposed_input_ports_0[6].valid, UInt<1>("h00")) @[Mux.scala 69:16]
    node _T_79 = eq(UInt<3>("h05"), _T_76) @[Mux.scala 69:19]
    node _T_80 = mux(_T_79, decomposed_input_ports_0[5].valid, _T_78) @[Mux.scala 69:16]
    node _T_81 = eq(UInt<3>("h04"), _T_76) @[Mux.scala 69:19]
    node _T_82 = mux(_T_81, decomposed_input_ports_0[4].valid, _T_80) @[Mux.scala 69:16]
    node _T_83 = eq(UInt<2>("h03"), _T_76) @[Mux.scala 69:19]
    node _T_84 = mux(_T_83, decomposed_input_ports_0[3].valid, _T_82) @[Mux.scala 69:16]
    node _T_85 = eq(UInt<2>("h02"), _T_76) @[Mux.scala 69:19]
    node _T_86 = mux(_T_85, decomposed_input_ports_0[2].valid, _T_84) @[Mux.scala 69:16]
    node _T_87 = eq(UInt<1>("h01"), _T_76) @[Mux.scala 69:19]
    node _T_88 = mux(_T_87, decomposed_input_ports_0[1].valid, _T_86) @[Mux.scala 69:16]
    node _T_89 = eq(UInt<1>("h00"), _T_76) @[Mux.scala 69:19]
    node _T_90 = mux(_T_89, decomposed_input_ports_0[0].valid, _T_88) @[Mux.scala 69:16]
    decomposed_output_ports_0[1].valid <= _T_90 @[Router_Hw.scala 106:85]
    node _T_91 = bits(config_wire, 8, 6) @[Router_Hw.scala 105:28]
    node _T_92 = eq(UInt<3>("h06"), _T_91) @[Mux.scala 69:19]
    node _T_93 = mux(_T_92, decomposed_input_ports_0[6].bits, UInt<1>("h00")) @[Mux.scala 69:16]
    node _T_94 = eq(UInt<3>("h05"), _T_91) @[Mux.scala 69:19]
    node _T_95 = mux(_T_94, decomposed_input_ports_0[5].bits, _T_93) @[Mux.scala 69:16]
    node _T_96 = eq(UInt<3>("h04"), _T_91) @[Mux.scala 69:19]
    node _T_97 = mux(_T_96, decomposed_input_ports_0[4].bits, _T_95) @[Mux.scala 69:16]
    node _T_98 = eq(UInt<2>("h03"), _T_91) @[Mux.scala 69:19]
    node _T_99 = mux(_T_98, decomposed_input_ports_0[3].bits, _T_97) @[Mux.scala 69:16]
    node _T_100 = eq(UInt<2>("h02"), _T_91) @[Mux.scala 69:19]
    node _T_101 = mux(_T_100, decomposed_input_ports_0[2].bits, _T_99) @[Mux.scala 69:16]
    node _T_102 = eq(UInt<1>("h01"), _T_91) @[Mux.scala 69:19]
    node _T_103 = mux(_T_102, decomposed_input_ports_0[1].bits, _T_101) @[Mux.scala 69:16]
    node _T_104 = eq(UInt<1>("h00"), _T_91) @[Mux.scala 69:19]
    node _T_105 = mux(_T_104, decomposed_input_ports_0[0].bits, _T_103) @[Mux.scala 69:16]
    decomposed_output_ports_0[2].bits <= _T_105 @[Router_Hw.scala 104:84]
    node _T_106 = bits(config_wire, 8, 6) @[Router_Hw.scala 107:28]
    node _T_107 = eq(UInt<3>("h06"), _T_106) @[Mux.scala 69:19]
    node _T_108 = mux(_T_107, decomposed_input_ports_0[6].valid, UInt<1>("h00")) @[Mux.scala 69:16]
    node _T_109 = eq(UInt<3>("h05"), _T_106) @[Mux.scala 69:19]
    node _T_110 = mux(_T_109, decomposed_input_ports_0[5].valid, _T_108) @[Mux.scala 69:16]
    node _T_111 = eq(UInt<3>("h04"), _T_106) @[Mux.scala 69:19]
    node _T_112 = mux(_T_111, decomposed_input_ports_0[4].valid, _T_110) @[Mux.scala 69:16]
    node _T_113 = eq(UInt<2>("h03"), _T_106) @[Mux.scala 69:19]
    node _T_114 = mux(_T_113, decomposed_input_ports_0[3].valid, _T_112) @[Mux.scala 69:16]
    node _T_115 = eq(UInt<2>("h02"), _T_106) @[Mux.scala 69:19]
    node _T_116 = mux(_T_115, decomposed_input_ports_0[2].valid, _T_114) @[Mux.scala 69:16]
    node _T_117 = eq(UInt<1>("h01"), _T_106) @[Mux.scala 69:19]
    node _T_118 = mux(_T_117, decomposed_input_ports_0[1].valid, _T_116) @[Mux.scala 69:16]
    node _T_119 = eq(UInt<1>("h00"), _T_106) @[Mux.scala 69:19]
    node _T_120 = mux(_T_119, decomposed_input_ports_0[0].valid, _T_118) @[Mux.scala 69:16]
    decomposed_output_ports_0[2].valid <= _T_120 @[Router_Hw.scala 106:85]
    node _T_121 = bits(config_wire, 11, 9) @[Router_Hw.scala 105:28]
    node _T_122 = eq(UInt<3>("h06"), _T_121) @[Mux.scala 69:19]
    node _T_123 = mux(_T_122, decomposed_input_ports_0[6].bits, UInt<1>("h00")) @[Mux.scala 69:16]
    node _T_124 = eq(UInt<3>("h05"), _T_121) @[Mux.scala 69:19]
    node _T_125 = mux(_T_124, decomposed_input_ports_0[5].bits, _T_123) @[Mux.scala 69:16]
    node _T_126 = eq(UInt<3>("h04"), _T_121) @[Mux.scala 69:19]
    node _T_127 = mux(_T_126, decomposed_input_ports_0[4].bits, _T_125) @[Mux.scala 69:16]
    node _T_128 = eq(UInt<2>("h03"), _T_121) @[Mux.scala 69:19]
    node _T_129 = mux(_T_128, decomposed_input_ports_0[3].bits, _T_127) @[Mux.scala 69:16]
    node _T_130 = eq(UInt<2>("h02"), _T_121) @[Mux.scala 69:19]
    node _T_131 = mux(_T_130, decomposed_input_ports_0[2].bits, _T_129) @[Mux.scala 69:16]
    node _T_132 = eq(UInt<1>("h01"), _T_121) @[Mux.scala 69:19]
    node _T_133 = mux(_T_132, decomposed_input_ports_0[1].bits, _T_131) @[Mux.scala 69:16]
    node _T_134 = eq(UInt<1>("h00"), _T_121) @[Mux.scala 69:19]
    node _T_135 = mux(_T_134, decomposed_input_ports_0[0].bits, _T_133) @[Mux.scala 69:16]
    decomposed_output_ports_0[3].bits <= _T_135 @[Router_Hw.scala 104:84]
    node _T_136 = bits(config_wire, 11, 9) @[Router_Hw.scala 107:28]
    node _T_137 = eq(UInt<3>("h06"), _T_136) @[Mux.scala 69:19]
    node _T_138 = mux(_T_137, decomposed_input_ports_0[6].valid, UInt<1>("h00")) @[Mux.scala 69:16]
    node _T_139 = eq(UInt<3>("h05"), _T_136) @[Mux.scala 69:19]
    node _T_140 = mux(_T_139, decomposed_input_ports_0[5].valid, _T_138) @[Mux.scala 69:16]
    node _T_141 = eq(UInt<3>("h04"), _T_136) @[Mux.scala 69:19]
    node _T_142 = mux(_T_141, decomposed_input_ports_0[4].valid, _T_140) @[Mux.scala 69:16]
    node _T_143 = eq(UInt<2>("h03"), _T_136) @[Mux.scala 69:19]
    node _T_144 = mux(_T_143, decomposed_input_ports_0[3].valid, _T_142) @[Mux.scala 69:16]
    node _T_145 = eq(UInt<2>("h02"), _T_136) @[Mux.scala 69:19]
    node _T_146 = mux(_T_145, decomposed_input_ports_0[2].valid, _T_144) @[Mux.scala 69:16]
    node _T_147 = eq(UInt<1>("h01"), _T_136) @[Mux.scala 69:19]
    node _T_148 = mux(_T_147, decomposed_input_ports_0[1].valid, _T_146) @[Mux.scala 69:16]
    node _T_149 = eq(UInt<1>("h00"), _T_136) @[Mux.scala 69:19]
    node _T_150 = mux(_T_149, decomposed_input_ports_0[0].valid, _T_148) @[Mux.scala 69:16]
    decomposed_output_ports_0[3].valid <= _T_150 @[Router_Hw.scala 106:85]
    node _T_151 = bits(config_wire, 14, 12) @[Router_Hw.scala 105:28]
    node _T_152 = eq(UInt<3>("h06"), _T_151) @[Mux.scala 69:19]
    node _T_153 = mux(_T_152, decomposed_input_ports_0[6].bits, UInt<1>("h00")) @[Mux.scala 69:16]
    node _T_154 = eq(UInt<3>("h05"), _T_151) @[Mux.scala 69:19]
    node _T_155 = mux(_T_154, decomposed_input_ports_0[5].bits, _T_153) @[Mux.scala 69:16]
    node _T_156 = eq(UInt<3>("h04"), _T_151) @[Mux.scala 69:19]
    node _T_157 = mux(_T_156, decomposed_input_ports_0[4].bits, _T_155) @[Mux.scala 69:16]
    node _T_158 = eq(UInt<2>("h03"), _T_151) @[Mux.scala 69:19]
    node _T_159 = mux(_T_158, decomposed_input_ports_0[3].bits, _T_157) @[Mux.scala 69:16]
    node _T_160 = eq(UInt<2>("h02"), _T_151) @[Mux.scala 69:19]
    node _T_161 = mux(_T_160, decomposed_input_ports_0[2].bits, _T_159) @[Mux.scala 69:16]
    node _T_162 = eq(UInt<1>("h01"), _T_151) @[Mux.scala 69:19]
    node _T_163 = mux(_T_162, decomposed_input_ports_0[1].bits, _T_161) @[Mux.scala 69:16]
    node _T_164 = eq(UInt<1>("h00"), _T_151) @[Mux.scala 69:19]
    node _T_165 = mux(_T_164, decomposed_input_ports_0[0].bits, _T_163) @[Mux.scala 69:16]
    decomposed_output_ports_0[4].bits <= _T_165 @[Router_Hw.scala 104:84]
    node _T_166 = bits(config_wire, 14, 12) @[Router_Hw.scala 107:28]
    node _T_167 = eq(UInt<3>("h06"), _T_166) @[Mux.scala 69:19]
    node _T_168 = mux(_T_167, decomposed_input_ports_0[6].valid, UInt<1>("h00")) @[Mux.scala 69:16]
    node _T_169 = eq(UInt<3>("h05"), _T_166) @[Mux.scala 69:19]
    node _T_170 = mux(_T_169, decomposed_input_ports_0[5].valid, _T_168) @[Mux.scala 69:16]
    node _T_171 = eq(UInt<3>("h04"), _T_166) @[Mux.scala 69:19]
    node _T_172 = mux(_T_171, decomposed_input_ports_0[4].valid, _T_170) @[Mux.scala 69:16]
    node _T_173 = eq(UInt<2>("h03"), _T_166) @[Mux.scala 69:19]
    node _T_174 = mux(_T_173, decomposed_input_ports_0[3].valid, _T_172) @[Mux.scala 69:16]
    node _T_175 = eq(UInt<2>("h02"), _T_166) @[Mux.scala 69:19]
    node _T_176 = mux(_T_175, decomposed_input_ports_0[2].valid, _T_174) @[Mux.scala 69:16]
    node _T_177 = eq(UInt<1>("h01"), _T_166) @[Mux.scala 69:19]
    node _T_178 = mux(_T_177, decomposed_input_ports_0[1].valid, _T_176) @[Mux.scala 69:16]
    node _T_179 = eq(UInt<1>("h00"), _T_166) @[Mux.scala 69:19]
    node _T_180 = mux(_T_179, decomposed_input_ports_0[0].valid, _T_178) @[Mux.scala 69:16]
    decomposed_output_ports_0[4].valid <= _T_180 @[Router_Hw.scala 106:85]
    node _T_181 = bits(config_wire, 17, 15) @[Router_Hw.scala 105:28]
    node _T_182 = eq(UInt<3>("h06"), _T_181) @[Mux.scala 69:19]
    node _T_183 = mux(_T_182, decomposed_input_ports_0[6].bits, UInt<1>("h00")) @[Mux.scala 69:16]
    node _T_184 = eq(UInt<3>("h05"), _T_181) @[Mux.scala 69:19]
    node _T_185 = mux(_T_184, decomposed_input_ports_0[5].bits, _T_183) @[Mux.scala 69:16]
    node _T_186 = eq(UInt<3>("h04"), _T_181) @[Mux.scala 69:19]
    node _T_187 = mux(_T_186, decomposed_input_ports_0[4].bits, _T_185) @[Mux.scala 69:16]
    node _T_188 = eq(UInt<2>("h03"), _T_181) @[Mux.scala 69:19]
    node _T_189 = mux(_T_188, decomposed_input_ports_0[3].bits, _T_187) @[Mux.scala 69:16]
    node _T_190 = eq(UInt<2>("h02"), _T_181) @[Mux.scala 69:19]
    node _T_191 = mux(_T_190, decomposed_input_ports_0[2].bits, _T_189) @[Mux.scala 69:16]
    node _T_192 = eq(UInt<1>("h01"), _T_181) @[Mux.scala 69:19]
    node _T_193 = mux(_T_192, decomposed_input_ports_0[1].bits, _T_191) @[Mux.scala 69:16]
    node _T_194 = eq(UInt<1>("h00"), _T_181) @[Mux.scala 69:19]
    node _T_195 = mux(_T_194, decomposed_input_ports_0[0].bits, _T_193) @[Mux.scala 69:16]
    decomposed_output_ports_0[5].bits <= _T_195 @[Router_Hw.scala 104:84]
    node _T_196 = bits(config_wire, 17, 15) @[Router_Hw.scala 107:28]
    node _T_197 = eq(UInt<3>("h06"), _T_196) @[Mux.scala 69:19]
    node _T_198 = mux(_T_197, decomposed_input_ports_0[6].valid, UInt<1>("h00")) @[Mux.scala 69:16]
    node _T_199 = eq(UInt<3>("h05"), _T_196) @[Mux.scala 69:19]
    node _T_200 = mux(_T_199, decomposed_input_ports_0[5].valid, _T_198) @[Mux.scala 69:16]
    node _T_201 = eq(UInt<3>("h04"), _T_196) @[Mux.scala 69:19]
    node _T_202 = mux(_T_201, decomposed_input_ports_0[4].valid, _T_200) @[Mux.scala 69:16]
    node _T_203 = eq(UInt<2>("h03"), _T_196) @[Mux.scala 69:19]
    node _T_204 = mux(_T_203, decomposed_input_ports_0[3].valid, _T_202) @[Mux.scala 69:16]
    node _T_205 = eq(UInt<2>("h02"), _T_196) @[Mux.scala 69:19]
    node _T_206 = mux(_T_205, decomposed_input_ports_0[2].valid, _T_204) @[Mux.scala 69:16]
    node _T_207 = eq(UInt<1>("h01"), _T_196) @[Mux.scala 69:19]
    node _T_208 = mux(_T_207, decomposed_input_ports_0[1].valid, _T_206) @[Mux.scala 69:16]
    node _T_209 = eq(UInt<1>("h00"), _T_196) @[Mux.scala 69:19]
    node _T_210 = mux(_T_209, decomposed_input_ports_0[0].valid, _T_208) @[Mux.scala 69:16]
    decomposed_output_ports_0[5].valid <= _T_210 @[Router_Hw.scala 106:85]
    node _T_211 = bits(config_wire, 20, 18) @[Router_Hw.scala 105:28]
    node _T_212 = eq(UInt<3>("h06"), _T_211) @[Mux.scala 69:19]
    node _T_213 = mux(_T_212, decomposed_input_ports_0[6].bits, UInt<1>("h00")) @[Mux.scala 69:16]
    node _T_214 = eq(UInt<3>("h05"), _T_211) @[Mux.scala 69:19]
    node _T_215 = mux(_T_214, decomposed_input_ports_0[5].bits, _T_213) @[Mux.scala 69:16]
    node _T_216 = eq(UInt<3>("h04"), _T_211) @[Mux.scala 69:19]
    node _T_217 = mux(_T_216, decomposed_input_ports_0[4].bits, _T_215) @[Mux.scala 69:16]
    node _T_218 = eq(UInt<2>("h03"), _T_211) @[Mux.scala 69:19]
    node _T_219 = mux(_T_218, decomposed_input_ports_0[3].bits, _T_217) @[Mux.scala 69:16]
    node _T_220 = eq(UInt<2>("h02"), _T_211) @[Mux.scala 69:19]
    node _T_221 = mux(_T_220, decomposed_input_ports_0[2].bits, _T_219) @[Mux.scala 69:16]
    node _T_222 = eq(UInt<1>("h01"), _T_211) @[Mux.scala 69:19]
    node _T_223 = mux(_T_222, decomposed_input_ports_0[1].bits, _T_221) @[Mux.scala 69:16]
    node _T_224 = eq(UInt<1>("h00"), _T_211) @[Mux.scala 69:19]
    node _T_225 = mux(_T_224, decomposed_input_ports_0[0].bits, _T_223) @[Mux.scala 69:16]
    decomposed_output_ports_0[6].bits <= _T_225 @[Router_Hw.scala 104:84]
    node _T_226 = bits(config_wire, 20, 18) @[Router_Hw.scala 107:28]
    node _T_227 = eq(UInt<3>("h06"), _T_226) @[Mux.scala 69:19]
    node _T_228 = mux(_T_227, decomposed_input_ports_0[6].valid, UInt<1>("h00")) @[Mux.scala 69:16]
    node _T_229 = eq(UInt<3>("h05"), _T_226) @[Mux.scala 69:19]
    node _T_230 = mux(_T_229, decomposed_input_ports_0[5].valid, _T_228) @[Mux.scala 69:16]
    node _T_231 = eq(UInt<3>("h04"), _T_226) @[Mux.scala 69:19]
    node _T_232 = mux(_T_231, decomposed_input_ports_0[4].valid, _T_230) @[Mux.scala 69:16]
    node _T_233 = eq(UInt<2>("h03"), _T_226) @[Mux.scala 69:19]
    node _T_234 = mux(_T_233, decomposed_input_ports_0[3].valid, _T_232) @[Mux.scala 69:16]
    node _T_235 = eq(UInt<2>("h02"), _T_226) @[Mux.scala 69:19]
    node _T_236 = mux(_T_235, decomposed_input_ports_0[2].valid, _T_234) @[Mux.scala 69:16]
    node _T_237 = eq(UInt<1>("h01"), _T_226) @[Mux.scala 69:19]
    node _T_238 = mux(_T_237, decomposed_input_ports_0[1].valid, _T_236) @[Mux.scala 69:16]
    node _T_239 = eq(UInt<1>("h00"), _T_226) @[Mux.scala 69:19]
    node _T_240 = mux(_T_239, decomposed_input_ports_0[0].valid, _T_238) @[Mux.scala 69:16]
    decomposed_output_ports_0[6].valid <= _T_240 @[Router_Hw.scala 106:85]
    node _T_241 = bits(config_wire, 23, 21) @[Router_Hw.scala 105:28]
    node _T_242 = eq(UInt<3>("h06"), _T_241) @[Mux.scala 69:19]
    node _T_243 = mux(_T_242, decomposed_input_ports_0[6].bits, UInt<1>("h00")) @[Mux.scala 69:16]
    node _T_244 = eq(UInt<3>("h05"), _T_241) @[Mux.scala 69:19]
    node _T_245 = mux(_T_244, decomposed_input_ports_0[5].bits, _T_243) @[Mux.scala 69:16]
    node _T_246 = eq(UInt<3>("h04"), _T_241) @[Mux.scala 69:19]
    node _T_247 = mux(_T_246, decomposed_input_ports_0[4].bits, _T_245) @[Mux.scala 69:16]
    node _T_248 = eq(UInt<2>("h03"), _T_241) @[Mux.scala 69:19]
    node _T_249 = mux(_T_248, decomposed_input_ports_0[3].bits, _T_247) @[Mux.scala 69:16]
    node _T_250 = eq(UInt<2>("h02"), _T_241) @[Mux.scala 69:19]
    node _T_251 = mux(_T_250, decomposed_input_ports_0[2].bits, _T_249) @[Mux.scala 69:16]
    node _T_252 = eq(UInt<1>("h01"), _T_241) @[Mux.scala 69:19]
    node _T_253 = mux(_T_252, decomposed_input_ports_0[1].bits, _T_251) @[Mux.scala 69:16]
    node _T_254 = eq(UInt<1>("h00"), _T_241) @[Mux.scala 69:19]
    node _T_255 = mux(_T_254, decomposed_input_ports_0[0].bits, _T_253) @[Mux.scala 69:16]
    decomposed_output_ports_0[7].bits <= _T_255 @[Router_Hw.scala 104:84]
    node _T_256 = bits(config_wire, 23, 21) @[Router_Hw.scala 107:28]
    node _T_257 = eq(UInt<3>("h06"), _T_256) @[Mux.scala 69:19]
    node _T_258 = mux(_T_257, decomposed_input_ports_0[6].valid, UInt<1>("h00")) @[Mux.scala 69:16]
    node _T_259 = eq(UInt<3>("h05"), _T_256) @[Mux.scala 69:19]
    node _T_260 = mux(_T_259, decomposed_input_ports_0[5].valid, _T_258) @[Mux.scala 69:16]
    node _T_261 = eq(UInt<3>("h04"), _T_256) @[Mux.scala 69:19]
    node _T_262 = mux(_T_261, decomposed_input_ports_0[4].valid, _T_260) @[Mux.scala 69:16]
    node _T_263 = eq(UInt<2>("h03"), _T_256) @[Mux.scala 69:19]
    node _T_264 = mux(_T_263, decomposed_input_ports_0[3].valid, _T_262) @[Mux.scala 69:16]
    node _T_265 = eq(UInt<2>("h02"), _T_256) @[Mux.scala 69:19]
    node _T_266 = mux(_T_265, decomposed_input_ports_0[2].valid, _T_264) @[Mux.scala 69:16]
    node _T_267 = eq(UInt<1>("h01"), _T_256) @[Mux.scala 69:19]
    node _T_268 = mux(_T_267, decomposed_input_ports_0[1].valid, _T_266) @[Mux.scala 69:16]
    node _T_269 = eq(UInt<1>("h00"), _T_256) @[Mux.scala 69:19]
    node _T_270 = mux(_T_269, decomposed_input_ports_0[0].valid, _T_268) @[Mux.scala 69:16]
    decomposed_output_ports_0[7].valid <= _T_270 @[Router_Hw.scala 106:85]
    node _T_271 = bits(config_wire, 2, 0) @[Router_Hw.scala 113:22]
    node _T_272 = eq(_T_271, UInt<1>("h00")) @[Router_Hw.scala 113:53]
    node _T_273 = mux(_T_272, decomposed_output_ports_0[0].ready, UInt<1>("h01")) @[Router_Hw.scala 113:10]
    node _T_274 = bits(config_wire, 5, 3) @[Router_Hw.scala 113:22]
    node _T_275 = eq(_T_274, UInt<1>("h00")) @[Router_Hw.scala 113:53]
    node _T_276 = mux(_T_275, decomposed_output_ports_0[1].ready, UInt<1>("h01")) @[Router_Hw.scala 113:10]
    node _T_277 = bits(config_wire, 8, 6) @[Router_Hw.scala 113:22]
    node _T_278 = eq(_T_277, UInt<1>("h00")) @[Router_Hw.scala 113:53]
    node _T_279 = mux(_T_278, decomposed_output_ports_0[2].ready, UInt<1>("h01")) @[Router_Hw.scala 113:10]
    node _T_280 = bits(config_wire, 11, 9) @[Router_Hw.scala 113:22]
    node _T_281 = eq(_T_280, UInt<1>("h00")) @[Router_Hw.scala 113:53]
    node _T_282 = mux(_T_281, decomposed_output_ports_0[3].ready, UInt<1>("h01")) @[Router_Hw.scala 113:10]
    node _T_283 = bits(config_wire, 14, 12) @[Router_Hw.scala 113:22]
    node _T_284 = eq(_T_283, UInt<1>("h00")) @[Router_Hw.scala 113:53]
    node _T_285 = mux(_T_284, decomposed_output_ports_0[4].ready, UInt<1>("h01")) @[Router_Hw.scala 113:10]
    node _T_286 = bits(config_wire, 17, 15) @[Router_Hw.scala 113:22]
    node _T_287 = eq(_T_286, UInt<1>("h00")) @[Router_Hw.scala 113:53]
    node _T_288 = mux(_T_287, decomposed_output_ports_0[5].ready, UInt<1>("h01")) @[Router_Hw.scala 113:10]
    node _T_289 = bits(config_wire, 20, 18) @[Router_Hw.scala 113:22]
    node _T_290 = eq(_T_289, UInt<1>("h00")) @[Router_Hw.scala 113:53]
    node _T_291 = mux(_T_290, decomposed_output_ports_0[6].ready, UInt<1>("h01")) @[Router_Hw.scala 113:10]
    node _T_292 = bits(config_wire, 23, 21) @[Router_Hw.scala 113:22]
    node _T_293 = eq(_T_292, UInt<1>("h00")) @[Router_Hw.scala 113:53]
    node _T_294 = mux(_T_293, decomposed_output_ports_0[7].ready, UInt<1>("h01")) @[Router_Hw.scala 113:10]
    node _T_295 = and(_T_273, _T_276) @[Router_Hw.scala 116:99]
    node _T_296 = and(_T_295, _T_279) @[Router_Hw.scala 116:99]
    node _T_297 = and(_T_296, _T_282) @[Router_Hw.scala 116:99]
    node _T_298 = and(_T_297, _T_285) @[Router_Hw.scala 116:99]
    node _T_299 = and(_T_298, _T_288) @[Router_Hw.scala 116:99]
    node _T_300 = and(_T_299, _T_291) @[Router_Hw.scala 116:99]
    node _T_301 = and(_T_300, _T_294) @[Router_Hw.scala 116:99]
    decomposed_input_ports_0[0].ready <= _T_301 @[Router_Hw.scala 116:73]
    node _T_302 = bits(config_wire, 2, 0) @[Router_Hw.scala 113:22]
    node _T_303 = eq(_T_302, UInt<1>("h01")) @[Router_Hw.scala 113:53]
    node _T_304 = mux(_T_303, decomposed_output_ports_0[0].ready, UInt<1>("h01")) @[Router_Hw.scala 113:10]
    node _T_305 = bits(config_wire, 5, 3) @[Router_Hw.scala 113:22]
    node _T_306 = eq(_T_305, UInt<1>("h01")) @[Router_Hw.scala 113:53]
    node _T_307 = mux(_T_306, decomposed_output_ports_0[1].ready, UInt<1>("h01")) @[Router_Hw.scala 113:10]
    node _T_308 = bits(config_wire, 8, 6) @[Router_Hw.scala 113:22]
    node _T_309 = eq(_T_308, UInt<1>("h01")) @[Router_Hw.scala 113:53]
    node _T_310 = mux(_T_309, decomposed_output_ports_0[2].ready, UInt<1>("h01")) @[Router_Hw.scala 113:10]
    node _T_311 = bits(config_wire, 11, 9) @[Router_Hw.scala 113:22]
    node _T_312 = eq(_T_311, UInt<1>("h01")) @[Router_Hw.scala 113:53]
    node _T_313 = mux(_T_312, decomposed_output_ports_0[3].ready, UInt<1>("h01")) @[Router_Hw.scala 113:10]
    node _T_314 = bits(config_wire, 14, 12) @[Router_Hw.scala 113:22]
    node _T_315 = eq(_T_314, UInt<1>("h01")) @[Router_Hw.scala 113:53]
    node _T_316 = mux(_T_315, decomposed_output_ports_0[4].ready, UInt<1>("h01")) @[Router_Hw.scala 113:10]
    node _T_317 = bits(config_wire, 17, 15) @[Router_Hw.scala 113:22]
    node _T_318 = eq(_T_317, UInt<1>("h01")) @[Router_Hw.scala 113:53]
    node _T_319 = mux(_T_318, decomposed_output_ports_0[5].ready, UInt<1>("h01")) @[Router_Hw.scala 113:10]
    node _T_320 = bits(config_wire, 20, 18) @[Router_Hw.scala 113:22]
    node _T_321 = eq(_T_320, UInt<1>("h01")) @[Router_Hw.scala 113:53]
    node _T_322 = mux(_T_321, decomposed_output_ports_0[6].ready, UInt<1>("h01")) @[Router_Hw.scala 113:10]
    node _T_323 = bits(config_wire, 23, 21) @[Router_Hw.scala 113:22]
    node _T_324 = eq(_T_323, UInt<1>("h01")) @[Router_Hw.scala 113:53]
    node _T_325 = mux(_T_324, decomposed_output_ports_0[7].ready, UInt<1>("h01")) @[Router_Hw.scala 113:10]
    node _T_326 = and(_T_304, _T_307) @[Router_Hw.scala 116:99]
    node _T_327 = and(_T_326, _T_310) @[Router_Hw.scala 116:99]
    node _T_328 = and(_T_327, _T_313) @[Router_Hw.scala 116:99]
    node _T_329 = and(_T_328, _T_316) @[Router_Hw.scala 116:99]
    node _T_330 = and(_T_329, _T_319) @[Router_Hw.scala 116:99]
    node _T_331 = and(_T_330, _T_322) @[Router_Hw.scala 116:99]
    node _T_332 = and(_T_331, _T_325) @[Router_Hw.scala 116:99]
    decomposed_input_ports_0[1].ready <= _T_332 @[Router_Hw.scala 116:73]
    node _T_333 = bits(config_wire, 2, 0) @[Router_Hw.scala 113:22]
    node _T_334 = eq(_T_333, UInt<2>("h02")) @[Router_Hw.scala 113:53]
    node _T_335 = mux(_T_334, decomposed_output_ports_0[0].ready, UInt<1>("h01")) @[Router_Hw.scala 113:10]
    node _T_336 = bits(config_wire, 5, 3) @[Router_Hw.scala 113:22]
    node _T_337 = eq(_T_336, UInt<2>("h02")) @[Router_Hw.scala 113:53]
    node _T_338 = mux(_T_337, decomposed_output_ports_0[1].ready, UInt<1>("h01")) @[Router_Hw.scala 113:10]
    node _T_339 = bits(config_wire, 8, 6) @[Router_Hw.scala 113:22]
    node _T_340 = eq(_T_339, UInt<2>("h02")) @[Router_Hw.scala 113:53]
    node _T_341 = mux(_T_340, decomposed_output_ports_0[2].ready, UInt<1>("h01")) @[Router_Hw.scala 113:10]
    node _T_342 = bits(config_wire, 11, 9) @[Router_Hw.scala 113:22]
    node _T_343 = eq(_T_342, UInt<2>("h02")) @[Router_Hw.scala 113:53]
    node _T_344 = mux(_T_343, decomposed_output_ports_0[3].ready, UInt<1>("h01")) @[Router_Hw.scala 113:10]
    node _T_345 = bits(config_wire, 14, 12) @[Router_Hw.scala 113:22]
    node _T_346 = eq(_T_345, UInt<2>("h02")) @[Router_Hw.scala 113:53]
    node _T_347 = mux(_T_346, decomposed_output_ports_0[4].ready, UInt<1>("h01")) @[Router_Hw.scala 113:10]
    node _T_348 = bits(config_wire, 17, 15) @[Router_Hw.scala 113:22]
    node _T_349 = eq(_T_348, UInt<2>("h02")) @[Router_Hw.scala 113:53]
    node _T_350 = mux(_T_349, decomposed_output_ports_0[5].ready, UInt<1>("h01")) @[Router_Hw.scala 113:10]
    node _T_351 = bits(config_wire, 20, 18) @[Router_Hw.scala 113:22]
    node _T_352 = eq(_T_351, UInt<2>("h02")) @[Router_Hw.scala 113:53]
    node _T_353 = mux(_T_352, decomposed_output_ports_0[6].ready, UInt<1>("h01")) @[Router_Hw.scala 113:10]
    node _T_354 = bits(config_wire, 23, 21) @[Router_Hw.scala 113:22]
    node _T_355 = eq(_T_354, UInt<2>("h02")) @[Router_Hw.scala 113:53]
    node _T_356 = mux(_T_355, decomposed_output_ports_0[7].ready, UInt<1>("h01")) @[Router_Hw.scala 113:10]
    node _T_357 = and(_T_335, _T_338) @[Router_Hw.scala 116:99]
    node _T_358 = and(_T_357, _T_341) @[Router_Hw.scala 116:99]
    node _T_359 = and(_T_358, _T_344) @[Router_Hw.scala 116:99]
    node _T_360 = and(_T_359, _T_347) @[Router_Hw.scala 116:99]
    node _T_361 = and(_T_360, _T_350) @[Router_Hw.scala 116:99]
    node _T_362 = and(_T_361, _T_353) @[Router_Hw.scala 116:99]
    node _T_363 = and(_T_362, _T_356) @[Router_Hw.scala 116:99]
    decomposed_input_ports_0[2].ready <= _T_363 @[Router_Hw.scala 116:73]
    node _T_364 = bits(config_wire, 2, 0) @[Router_Hw.scala 113:22]
    node _T_365 = eq(_T_364, UInt<2>("h03")) @[Router_Hw.scala 113:53]
    node _T_366 = mux(_T_365, decomposed_output_ports_0[0].ready, UInt<1>("h01")) @[Router_Hw.scala 113:10]
    node _T_367 = bits(config_wire, 5, 3) @[Router_Hw.scala 113:22]
    node _T_368 = eq(_T_367, UInt<2>("h03")) @[Router_Hw.scala 113:53]
    node _T_369 = mux(_T_368, decomposed_output_ports_0[1].ready, UInt<1>("h01")) @[Router_Hw.scala 113:10]
    node _T_370 = bits(config_wire, 8, 6) @[Router_Hw.scala 113:22]
    node _T_371 = eq(_T_370, UInt<2>("h03")) @[Router_Hw.scala 113:53]
    node _T_372 = mux(_T_371, decomposed_output_ports_0[2].ready, UInt<1>("h01")) @[Router_Hw.scala 113:10]
    node _T_373 = bits(config_wire, 11, 9) @[Router_Hw.scala 113:22]
    node _T_374 = eq(_T_373, UInt<2>("h03")) @[Router_Hw.scala 113:53]
    node _T_375 = mux(_T_374, decomposed_output_ports_0[3].ready, UInt<1>("h01")) @[Router_Hw.scala 113:10]
    node _T_376 = bits(config_wire, 14, 12) @[Router_Hw.scala 113:22]
    node _T_377 = eq(_T_376, UInt<2>("h03")) @[Router_Hw.scala 113:53]
    node _T_378 = mux(_T_377, decomposed_output_ports_0[4].ready, UInt<1>("h01")) @[Router_Hw.scala 113:10]
    node _T_379 = bits(config_wire, 17, 15) @[Router_Hw.scala 113:22]
    node _T_380 = eq(_T_379, UInt<2>("h03")) @[Router_Hw.scala 113:53]
    node _T_381 = mux(_T_380, decomposed_output_ports_0[5].ready, UInt<1>("h01")) @[Router_Hw.scala 113:10]
    node _T_382 = bits(config_wire, 20, 18) @[Router_Hw.scala 113:22]
    node _T_383 = eq(_T_382, UInt<2>("h03")) @[Router_Hw.scala 113:53]
    node _T_384 = mux(_T_383, decomposed_output_ports_0[6].ready, UInt<1>("h01")) @[Router_Hw.scala 113:10]
    node _T_385 = bits(config_wire, 23, 21) @[Router_Hw.scala 113:22]
    node _T_386 = eq(_T_385, UInt<2>("h03")) @[Router_Hw.scala 113:53]
    node _T_387 = mux(_T_386, decomposed_output_ports_0[7].ready, UInt<1>("h01")) @[Router_Hw.scala 113:10]
    node _T_388 = and(_T_366, _T_369) @[Router_Hw.scala 116:99]
    node _T_389 = and(_T_388, _T_372) @[Router_Hw.scala 116:99]
    node _T_390 = and(_T_389, _T_375) @[Router_Hw.scala 116:99]
    node _T_391 = and(_T_390, _T_378) @[Router_Hw.scala 116:99]
    node _T_392 = and(_T_391, _T_381) @[Router_Hw.scala 116:99]
    node _T_393 = and(_T_392, _T_384) @[Router_Hw.scala 116:99]
    node _T_394 = and(_T_393, _T_387) @[Router_Hw.scala 116:99]
    decomposed_input_ports_0[3].ready <= _T_394 @[Router_Hw.scala 116:73]
    node _T_395 = bits(config_wire, 2, 0) @[Router_Hw.scala 113:22]
    node _T_396 = eq(_T_395, UInt<3>("h04")) @[Router_Hw.scala 113:53]
    node _T_397 = mux(_T_396, decomposed_output_ports_0[0].ready, UInt<1>("h01")) @[Router_Hw.scala 113:10]
    node _T_398 = bits(config_wire, 5, 3) @[Router_Hw.scala 113:22]
    node _T_399 = eq(_T_398, UInt<3>("h04")) @[Router_Hw.scala 113:53]
    node _T_400 = mux(_T_399, decomposed_output_ports_0[1].ready, UInt<1>("h01")) @[Router_Hw.scala 113:10]
    node _T_401 = bits(config_wire, 8, 6) @[Router_Hw.scala 113:22]
    node _T_402 = eq(_T_401, UInt<3>("h04")) @[Router_Hw.scala 113:53]
    node _T_403 = mux(_T_402, decomposed_output_ports_0[2].ready, UInt<1>("h01")) @[Router_Hw.scala 113:10]
    node _T_404 = bits(config_wire, 11, 9) @[Router_Hw.scala 113:22]
    node _T_405 = eq(_T_404, UInt<3>("h04")) @[Router_Hw.scala 113:53]
    node _T_406 = mux(_T_405, decomposed_output_ports_0[3].ready, UInt<1>("h01")) @[Router_Hw.scala 113:10]
    node _T_407 = bits(config_wire, 14, 12) @[Router_Hw.scala 113:22]
    node _T_408 = eq(_T_407, UInt<3>("h04")) @[Router_Hw.scala 113:53]
    node _T_409 = mux(_T_408, decomposed_output_ports_0[4].ready, UInt<1>("h01")) @[Router_Hw.scala 113:10]
    node _T_410 = bits(config_wire, 17, 15) @[Router_Hw.scala 113:22]
    node _T_411 = eq(_T_410, UInt<3>("h04")) @[Router_Hw.scala 113:53]
    node _T_412 = mux(_T_411, decomposed_output_ports_0[5].ready, UInt<1>("h01")) @[Router_Hw.scala 113:10]
    node _T_413 = bits(config_wire, 20, 18) @[Router_Hw.scala 113:22]
    node _T_414 = eq(_T_413, UInt<3>("h04")) @[Router_Hw.scala 113:53]
    node _T_415 = mux(_T_414, decomposed_output_ports_0[6].ready, UInt<1>("h01")) @[Router_Hw.scala 113:10]
    node _T_416 = bits(config_wire, 23, 21) @[Router_Hw.scala 113:22]
    node _T_417 = eq(_T_416, UInt<3>("h04")) @[Router_Hw.scala 113:53]
    node _T_418 = mux(_T_417, decomposed_output_ports_0[7].ready, UInt<1>("h01")) @[Router_Hw.scala 113:10]
    node _T_419 = and(_T_397, _T_400) @[Router_Hw.scala 116:99]
    node _T_420 = and(_T_419, _T_403) @[Router_Hw.scala 116:99]
    node _T_421 = and(_T_420, _T_406) @[Router_Hw.scala 116:99]
    node _T_422 = and(_T_421, _T_409) @[Router_Hw.scala 116:99]
    node _T_423 = and(_T_422, _T_412) @[Router_Hw.scala 116:99]
    node _T_424 = and(_T_423, _T_415) @[Router_Hw.scala 116:99]
    node _T_425 = and(_T_424, _T_418) @[Router_Hw.scala 116:99]
    decomposed_input_ports_0[4].ready <= _T_425 @[Router_Hw.scala 116:73]
    node _T_426 = bits(config_wire, 2, 0) @[Router_Hw.scala 113:22]
    node _T_427 = eq(_T_426, UInt<3>("h05")) @[Router_Hw.scala 113:53]
    node _T_428 = mux(_T_427, decomposed_output_ports_0[0].ready, UInt<1>("h01")) @[Router_Hw.scala 113:10]
    node _T_429 = bits(config_wire, 5, 3) @[Router_Hw.scala 113:22]
    node _T_430 = eq(_T_429, UInt<3>("h05")) @[Router_Hw.scala 113:53]
    node _T_431 = mux(_T_430, decomposed_output_ports_0[1].ready, UInt<1>("h01")) @[Router_Hw.scala 113:10]
    node _T_432 = bits(config_wire, 8, 6) @[Router_Hw.scala 113:22]
    node _T_433 = eq(_T_432, UInt<3>("h05")) @[Router_Hw.scala 113:53]
    node _T_434 = mux(_T_433, decomposed_output_ports_0[2].ready, UInt<1>("h01")) @[Router_Hw.scala 113:10]
    node _T_435 = bits(config_wire, 11, 9) @[Router_Hw.scala 113:22]
    node _T_436 = eq(_T_435, UInt<3>("h05")) @[Router_Hw.scala 113:53]
    node _T_437 = mux(_T_436, decomposed_output_ports_0[3].ready, UInt<1>("h01")) @[Router_Hw.scala 113:10]
    node _T_438 = bits(config_wire, 14, 12) @[Router_Hw.scala 113:22]
    node _T_439 = eq(_T_438, UInt<3>("h05")) @[Router_Hw.scala 113:53]
    node _T_440 = mux(_T_439, decomposed_output_ports_0[4].ready, UInt<1>("h01")) @[Router_Hw.scala 113:10]
    node _T_441 = bits(config_wire, 17, 15) @[Router_Hw.scala 113:22]
    node _T_442 = eq(_T_441, UInt<3>("h05")) @[Router_Hw.scala 113:53]
    node _T_443 = mux(_T_442, decomposed_output_ports_0[5].ready, UInt<1>("h01")) @[Router_Hw.scala 113:10]
    node _T_444 = bits(config_wire, 20, 18) @[Router_Hw.scala 113:22]
    node _T_445 = eq(_T_444, UInt<3>("h05")) @[Router_Hw.scala 113:53]
    node _T_446 = mux(_T_445, decomposed_output_ports_0[6].ready, UInt<1>("h01")) @[Router_Hw.scala 113:10]
    node _T_447 = bits(config_wire, 23, 21) @[Router_Hw.scala 113:22]
    node _T_448 = eq(_T_447, UInt<3>("h05")) @[Router_Hw.scala 113:53]
    node _T_449 = mux(_T_448, decomposed_output_ports_0[7].ready, UInt<1>("h01")) @[Router_Hw.scala 113:10]
    node _T_450 = and(_T_428, _T_431) @[Router_Hw.scala 116:99]
    node _T_451 = and(_T_450, _T_434) @[Router_Hw.scala 116:99]
    node _T_452 = and(_T_451, _T_437) @[Router_Hw.scala 116:99]
    node _T_453 = and(_T_452, _T_440) @[Router_Hw.scala 116:99]
    node _T_454 = and(_T_453, _T_443) @[Router_Hw.scala 116:99]
    node _T_455 = and(_T_454, _T_446) @[Router_Hw.scala 116:99]
    node _T_456 = and(_T_455, _T_449) @[Router_Hw.scala 116:99]
    decomposed_input_ports_0[5].ready <= _T_456 @[Router_Hw.scala 116:73]
    node _T_457 = bits(config_wire, 2, 0) @[Router_Hw.scala 113:22]
    node _T_458 = eq(_T_457, UInt<3>("h06")) @[Router_Hw.scala 113:53]
    node _T_459 = mux(_T_458, decomposed_output_ports_0[0].ready, UInt<1>("h01")) @[Router_Hw.scala 113:10]
    node _T_460 = bits(config_wire, 5, 3) @[Router_Hw.scala 113:22]
    node _T_461 = eq(_T_460, UInt<3>("h06")) @[Router_Hw.scala 113:53]
    node _T_462 = mux(_T_461, decomposed_output_ports_0[1].ready, UInt<1>("h01")) @[Router_Hw.scala 113:10]
    node _T_463 = bits(config_wire, 8, 6) @[Router_Hw.scala 113:22]
    node _T_464 = eq(_T_463, UInt<3>("h06")) @[Router_Hw.scala 113:53]
    node _T_465 = mux(_T_464, decomposed_output_ports_0[2].ready, UInt<1>("h01")) @[Router_Hw.scala 113:10]
    node _T_466 = bits(config_wire, 11, 9) @[Router_Hw.scala 113:22]
    node _T_467 = eq(_T_466, UInt<3>("h06")) @[Router_Hw.scala 113:53]
    node _T_468 = mux(_T_467, decomposed_output_ports_0[3].ready, UInt<1>("h01")) @[Router_Hw.scala 113:10]
    node _T_469 = bits(config_wire, 14, 12) @[Router_Hw.scala 113:22]
    node _T_470 = eq(_T_469, UInt<3>("h06")) @[Router_Hw.scala 113:53]
    node _T_471 = mux(_T_470, decomposed_output_ports_0[4].ready, UInt<1>("h01")) @[Router_Hw.scala 113:10]
    node _T_472 = bits(config_wire, 17, 15) @[Router_Hw.scala 113:22]
    node _T_473 = eq(_T_472, UInt<3>("h06")) @[Router_Hw.scala 113:53]
    node _T_474 = mux(_T_473, decomposed_output_ports_0[5].ready, UInt<1>("h01")) @[Router_Hw.scala 113:10]
    node _T_475 = bits(config_wire, 20, 18) @[Router_Hw.scala 113:22]
    node _T_476 = eq(_T_475, UInt<3>("h06")) @[Router_Hw.scala 113:53]
    node _T_477 = mux(_T_476, decomposed_output_ports_0[6].ready, UInt<1>("h01")) @[Router_Hw.scala 113:10]
    node _T_478 = bits(config_wire, 23, 21) @[Router_Hw.scala 113:22]
    node _T_479 = eq(_T_478, UInt<3>("h06")) @[Router_Hw.scala 113:53]
    node _T_480 = mux(_T_479, decomposed_output_ports_0[7].ready, UInt<1>("h01")) @[Router_Hw.scala 113:10]
    node _T_481 = and(_T_459, _T_462) @[Router_Hw.scala 116:99]
    node _T_482 = and(_T_481, _T_465) @[Router_Hw.scala 116:99]
    node _T_483 = and(_T_482, _T_468) @[Router_Hw.scala 116:99]
    node _T_484 = and(_T_483, _T_471) @[Router_Hw.scala 116:99]
    node _T_485 = and(_T_484, _T_474) @[Router_Hw.scala 116:99]
    node _T_486 = and(_T_485, _T_477) @[Router_Hw.scala 116:99]
    node _T_487 = and(_T_486, _T_480) @[Router_Hw.scala 116:99]
    decomposed_input_ports_0[6].ready <= _T_487 @[Router_Hw.scala 116:73]
    wire _T_488 : UInt<24>[1] @[Router_Hw.scala 140:45]
    _T_488[0] <= UInt<24>("h00") @[Router_Hw.scala 140:45]
    reg config_register_file : UInt<24>[1], clock with : (reset => (reset, _T_488)) @[Router_Hw.scala 140:37]
    node _T_489 = bits(config_register_file[0], 23, 0) @[Router_Hw.scala 141:55]
    config_wire <= _T_489 @[Router_Hw.scala 141:15]
    node config_module_id = bits(io.in[4].bits, 63, 59) @[Router_Hw.scala 148:44]
    node module_id_match = eq(config_module_id, UInt<5>("h013")) @[Router_Hw.scala 149:49]
    node config_idx = bits(io.in[4].bits, 58, 58) @[Router_Hw.scala 150:38]
    node config_data = bits(io.in[4].bits, 23, 0) @[Router_Hw.scala 151:39]
    node _T_490 = and(io.in[4].config, module_id_match) @[Router_Hw.scala 152:22]
    when _T_490 : @[Router_Hw.scala 152:41]
      config_register_file[UInt<1>("h00")] <= config_data @[Router_Hw.scala 153:38]
      skip @[Router_Hw.scala 152:41]
    
  module Router_Hw_4 : 
    input clock : Clock
    input reset : UInt<1>
    output io : {flip in : {valid : UInt<1>, bits : UInt<64>, flip ready : UInt<1>, config : UInt<1>}[4], out : {valid : UInt<1>, bits : UInt<64>, flip ready : UInt<1>, config : UInt<1>}[6]}
    
    wire decomposed_input_ports_0 : {flip ready : UInt<1>, valid : UInt<1>, bits : UInt<64>}[4] @[Router_Hw.scala 167:57]
    node _T = bits(io.in[0].bits, 63, 0) @[Router_Hw.scala 174:35]
    decomposed_input_ports_0[0].bits <= _T @[Router_Hw.scala 173:53]
    decomposed_input_ports_0[0].valid <= io.in[0].valid @[Router_Hw.scala 175:54]
    io.in[0].ready <= decomposed_input_ports_0[0].ready @[Router_Hw.scala 178:33]
    node _T_1 = bits(io.in[1].bits, 63, 0) @[Router_Hw.scala 174:35]
    decomposed_input_ports_0[1].bits <= _T_1 @[Router_Hw.scala 173:53]
    decomposed_input_ports_0[1].valid <= io.in[1].valid @[Router_Hw.scala 175:54]
    io.in[1].ready <= decomposed_input_ports_0[1].ready @[Router_Hw.scala 178:33]
    node _T_2 = bits(io.in[2].bits, 63, 0) @[Router_Hw.scala 174:35]
    decomposed_input_ports_0[2].bits <= _T_2 @[Router_Hw.scala 173:53]
    decomposed_input_ports_0[2].valid <= io.in[2].valid @[Router_Hw.scala 175:54]
    io.in[2].ready <= decomposed_input_ports_0[2].ready @[Router_Hw.scala 178:33]
    node _T_3 = bits(io.in[3].bits, 63, 0) @[Router_Hw.scala 174:35]
    decomposed_input_ports_0[3].bits <= _T_3 @[Router_Hw.scala 173:53]
    decomposed_input_ports_0[3].valid <= io.in[3].valid @[Router_Hw.scala 175:54]
    io.in[3].ready <= decomposed_input_ports_0[3].ready @[Router_Hw.scala 178:33]
    wire decomposed_output_ports_0 : {flip ready : UInt<1>, valid : UInt<1>, bits : UInt<64>}[6] @[Router_Hw.scala 167:57]
    reg _T_4 : UInt<1>[1], clock @[Router_Hw.scala 183:29]
    decomposed_output_ports_0[0].ready <= _T_4[0] @[Router_Hw.scala 185:54]
    reg _T_5 : UInt<64>, clock @[Router_Hw.scala 187:28]
    _T_5 <= decomposed_output_ports_0[0].bits @[Router_Hw.scala 188:19]
    reg _T_6 : UInt<1>, clock @[Router_Hw.scala 189:29]
    _T_6 <= decomposed_output_ports_0[0].valid @[Router_Hw.scala 190:20]
    _T_4[0] <= io.out[0].ready @[Router_Hw.scala 210:32]
    io.out[0].bits <= _T_5 @[Router_Hw.scala 212:34]
    io.out[0].valid <= _T_6 @[Router_Hw.scala 213:35]
    io.out[0].config <= UInt<1>("h00") @[Router_Hw.scala 214:36]
    reg _T_7 : UInt<1>[1], clock @[Router_Hw.scala 183:29]
    decomposed_output_ports_0[1].ready <= _T_7[0] @[Router_Hw.scala 185:54]
    reg _T_8 : UInt<64>, clock @[Router_Hw.scala 187:28]
    _T_8 <= decomposed_output_ports_0[1].bits @[Router_Hw.scala 188:19]
    reg _T_9 : UInt<1>, clock @[Router_Hw.scala 189:29]
    _T_9 <= decomposed_output_ports_0[1].valid @[Router_Hw.scala 190:20]
    _T_7[0] <= io.out[1].ready @[Router_Hw.scala 210:32]
    io.out[1].bits <= _T_8 @[Router_Hw.scala 212:34]
    io.out[1].valid <= _T_9 @[Router_Hw.scala 213:35]
    io.out[1].config <= UInt<1>("h00") @[Router_Hw.scala 214:36]
    reg _T_10 : UInt<1>[1], clock @[Router_Hw.scala 183:29]
    decomposed_output_ports_0[2].ready <= _T_10[0] @[Router_Hw.scala 185:54]
    reg _T_11 : UInt<64>, clock @[Router_Hw.scala 187:28]
    _T_11 <= decomposed_output_ports_0[2].bits @[Router_Hw.scala 188:19]
    reg _T_12 : UInt<1>, clock @[Router_Hw.scala 189:29]
    _T_12 <= decomposed_output_ports_0[2].valid @[Router_Hw.scala 190:20]
    when io.in[3].config : @[Router_Hw.scala 195:33]
      _T_10[0] <= UInt<1>("h00") @[Router_Hw.scala 197:34]
      io.out[2].config <= io.in[3].config @[Router_Hw.scala 198:31]
      io.in[3].ready <= io.out[2].ready @[Router_Hw.scala 198:31]
      io.out[2].bits <= io.in[3].bits @[Router_Hw.scala 198:31]
      io.out[2].valid <= io.in[3].valid @[Router_Hw.scala 198:31]
      skip @[Router_Hw.scala 195:33]
    else : @[Router_Hw.scala 199:14]
      _T_10[0] <= io.out[2].ready @[Router_Hw.scala 201:34]
      io.out[2].bits <= _T_11 @[Router_Hw.scala 203:36]
      io.out[2].valid <= _T_12 @[Router_Hw.scala 204:37]
      io.out[2].config <= io.in[3].config @[Router_Hw.scala 205:38]
      skip @[Router_Hw.scala 199:14]
    reg _T_13 : UInt<1>[1], clock @[Router_Hw.scala 183:29]
    decomposed_output_ports_0[3].ready <= _T_13[0] @[Router_Hw.scala 185:54]
    reg _T_14 : UInt<64>, clock @[Router_Hw.scala 187:28]
    _T_14 <= decomposed_output_ports_0[3].bits @[Router_Hw.scala 188:19]
    reg _T_15 : UInt<1>, clock @[Router_Hw.scala 189:29]
    _T_15 <= decomposed_output_ports_0[3].valid @[Router_Hw.scala 190:20]
    _T_13[0] <= io.out[3].ready @[Router_Hw.scala 210:32]
    io.out[3].bits <= _T_14 @[Router_Hw.scala 212:34]
    io.out[3].valid <= _T_15 @[Router_Hw.scala 213:35]
    io.out[3].config <= UInt<1>("h00") @[Router_Hw.scala 214:36]
    reg _T_16 : UInt<1>[1], clock @[Router_Hw.scala 183:29]
    decomposed_output_ports_0[4].ready <= _T_16[0] @[Router_Hw.scala 185:54]
    reg _T_17 : UInt<64>, clock @[Router_Hw.scala 187:28]
    _T_17 <= decomposed_output_ports_0[4].bits @[Router_Hw.scala 188:19]
    reg _T_18 : UInt<1>, clock @[Router_Hw.scala 189:29]
    _T_18 <= decomposed_output_ports_0[4].valid @[Router_Hw.scala 190:20]
    _T_16[0] <= io.out[4].ready @[Router_Hw.scala 210:32]
    io.out[4].bits <= _T_17 @[Router_Hw.scala 212:34]
    io.out[4].valid <= _T_18 @[Router_Hw.scala 213:35]
    io.out[4].config <= UInt<1>("h00") @[Router_Hw.scala 214:36]
    reg _T_19 : UInt<1>[1], clock @[Router_Hw.scala 183:29]
    decomposed_output_ports_0[5].ready <= _T_19[0] @[Router_Hw.scala 185:54]
    reg _T_20 : UInt<64>, clock @[Router_Hw.scala 187:28]
    _T_20 <= decomposed_output_ports_0[5].bits @[Router_Hw.scala 188:19]
    reg _T_21 : UInt<1>, clock @[Router_Hw.scala 189:29]
    _T_21 <= decomposed_output_ports_0[5].valid @[Router_Hw.scala 190:20]
    _T_19[0] <= io.out[5].ready @[Router_Hw.scala 210:32]
    io.out[5].bits <= _T_20 @[Router_Hw.scala 212:34]
    io.out[5].valid <= _T_21 @[Router_Hw.scala 213:35]
    io.out[5].config <= UInt<1>("h00") @[Router_Hw.scala 214:36]
    wire config_wire : UInt<12> @[Router_Hw.scala 97:25]
    node _T_22 = bits(config_wire, 1, 0) @[Router_Hw.scala 105:28]
    node _T_23 = eq(UInt<2>("h03"), _T_22) @[Mux.scala 69:19]
    node _T_24 = mux(_T_23, decomposed_input_ports_0[3].bits, UInt<1>("h00")) @[Mux.scala 69:16]
    node _T_25 = eq(UInt<2>("h02"), _T_22) @[Mux.scala 69:19]
    node _T_26 = mux(_T_25, decomposed_input_ports_0[2].bits, _T_24) @[Mux.scala 69:16]
    node _T_27 = eq(UInt<1>("h01"), _T_22) @[Mux.scala 69:19]
    node _T_28 = mux(_T_27, decomposed_input_ports_0[1].bits, _T_26) @[Mux.scala 69:16]
    node _T_29 = eq(UInt<1>("h00"), _T_22) @[Mux.scala 69:19]
    node _T_30 = mux(_T_29, decomposed_input_ports_0[0].bits, _T_28) @[Mux.scala 69:16]
    decomposed_output_ports_0[0].bits <= _T_30 @[Router_Hw.scala 104:84]
    node _T_31 = bits(config_wire, 1, 0) @[Router_Hw.scala 107:28]
    node _T_32 = eq(UInt<2>("h03"), _T_31) @[Mux.scala 69:19]
    node _T_33 = mux(_T_32, decomposed_input_ports_0[3].valid, UInt<1>("h00")) @[Mux.scala 69:16]
    node _T_34 = eq(UInt<2>("h02"), _T_31) @[Mux.scala 69:19]
    node _T_35 = mux(_T_34, decomposed_input_ports_0[2].valid, _T_33) @[Mux.scala 69:16]
    node _T_36 = eq(UInt<1>("h01"), _T_31) @[Mux.scala 69:19]
    node _T_37 = mux(_T_36, decomposed_input_ports_0[1].valid, _T_35) @[Mux.scala 69:16]
    node _T_38 = eq(UInt<1>("h00"), _T_31) @[Mux.scala 69:19]
    node _T_39 = mux(_T_38, decomposed_input_ports_0[0].valid, _T_37) @[Mux.scala 69:16]
    decomposed_output_ports_0[0].valid <= _T_39 @[Router_Hw.scala 106:85]
    node _T_40 = bits(config_wire, 3, 2) @[Router_Hw.scala 105:28]
    node _T_41 = eq(UInt<2>("h03"), _T_40) @[Mux.scala 69:19]
    node _T_42 = mux(_T_41, decomposed_input_ports_0[3].bits, UInt<1>("h00")) @[Mux.scala 69:16]
    node _T_43 = eq(UInt<2>("h02"), _T_40) @[Mux.scala 69:19]
    node _T_44 = mux(_T_43, decomposed_input_ports_0[2].bits, _T_42) @[Mux.scala 69:16]
    node _T_45 = eq(UInt<1>("h01"), _T_40) @[Mux.scala 69:19]
    node _T_46 = mux(_T_45, decomposed_input_ports_0[1].bits, _T_44) @[Mux.scala 69:16]
    node _T_47 = eq(UInt<1>("h00"), _T_40) @[Mux.scala 69:19]
    node _T_48 = mux(_T_47, decomposed_input_ports_0[0].bits, _T_46) @[Mux.scala 69:16]
    decomposed_output_ports_0[1].bits <= _T_48 @[Router_Hw.scala 104:84]
    node _T_49 = bits(config_wire, 3, 2) @[Router_Hw.scala 107:28]
    node _T_50 = eq(UInt<2>("h03"), _T_49) @[Mux.scala 69:19]
    node _T_51 = mux(_T_50, decomposed_input_ports_0[3].valid, UInt<1>("h00")) @[Mux.scala 69:16]
    node _T_52 = eq(UInt<2>("h02"), _T_49) @[Mux.scala 69:19]
    node _T_53 = mux(_T_52, decomposed_input_ports_0[2].valid, _T_51) @[Mux.scala 69:16]
    node _T_54 = eq(UInt<1>("h01"), _T_49) @[Mux.scala 69:19]
    node _T_55 = mux(_T_54, decomposed_input_ports_0[1].valid, _T_53) @[Mux.scala 69:16]
    node _T_56 = eq(UInt<1>("h00"), _T_49) @[Mux.scala 69:19]
    node _T_57 = mux(_T_56, decomposed_input_ports_0[0].valid, _T_55) @[Mux.scala 69:16]
    decomposed_output_ports_0[1].valid <= _T_57 @[Router_Hw.scala 106:85]
    node _T_58 = bits(config_wire, 5, 4) @[Router_Hw.scala 105:28]
    node _T_59 = eq(UInt<2>("h03"), _T_58) @[Mux.scala 69:19]
    node _T_60 = mux(_T_59, decomposed_input_ports_0[3].bits, UInt<1>("h00")) @[Mux.scala 69:16]
    node _T_61 = eq(UInt<2>("h02"), _T_58) @[Mux.scala 69:19]
    node _T_62 = mux(_T_61, decomposed_input_ports_0[2].bits, _T_60) @[Mux.scala 69:16]
    node _T_63 = eq(UInt<1>("h01"), _T_58) @[Mux.scala 69:19]
    node _T_64 = mux(_T_63, decomposed_input_ports_0[1].bits, _T_62) @[Mux.scala 69:16]
    node _T_65 = eq(UInt<1>("h00"), _T_58) @[Mux.scala 69:19]
    node _T_66 = mux(_T_65, decomposed_input_ports_0[0].bits, _T_64) @[Mux.scala 69:16]
    decomposed_output_ports_0[2].bits <= _T_66 @[Router_Hw.scala 104:84]
    node _T_67 = bits(config_wire, 5, 4) @[Router_Hw.scala 107:28]
    node _T_68 = eq(UInt<2>("h03"), _T_67) @[Mux.scala 69:19]
    node _T_69 = mux(_T_68, decomposed_input_ports_0[3].valid, UInt<1>("h00")) @[Mux.scala 69:16]
    node _T_70 = eq(UInt<2>("h02"), _T_67) @[Mux.scala 69:19]
    node _T_71 = mux(_T_70, decomposed_input_ports_0[2].valid, _T_69) @[Mux.scala 69:16]
    node _T_72 = eq(UInt<1>("h01"), _T_67) @[Mux.scala 69:19]
    node _T_73 = mux(_T_72, decomposed_input_ports_0[1].valid, _T_71) @[Mux.scala 69:16]
    node _T_74 = eq(UInt<1>("h00"), _T_67) @[Mux.scala 69:19]
    node _T_75 = mux(_T_74, decomposed_input_ports_0[0].valid, _T_73) @[Mux.scala 69:16]
    decomposed_output_ports_0[2].valid <= _T_75 @[Router_Hw.scala 106:85]
    node _T_76 = bits(config_wire, 7, 6) @[Router_Hw.scala 105:28]
    node _T_77 = eq(UInt<2>("h03"), _T_76) @[Mux.scala 69:19]
    node _T_78 = mux(_T_77, decomposed_input_ports_0[3].bits, UInt<1>("h00")) @[Mux.scala 69:16]
    node _T_79 = eq(UInt<2>("h02"), _T_76) @[Mux.scala 69:19]
    node _T_80 = mux(_T_79, decomposed_input_ports_0[2].bits, _T_78) @[Mux.scala 69:16]
    node _T_81 = eq(UInt<1>("h01"), _T_76) @[Mux.scala 69:19]
    node _T_82 = mux(_T_81, decomposed_input_ports_0[1].bits, _T_80) @[Mux.scala 69:16]
    node _T_83 = eq(UInt<1>("h00"), _T_76) @[Mux.scala 69:19]
    node _T_84 = mux(_T_83, decomposed_input_ports_0[0].bits, _T_82) @[Mux.scala 69:16]
    decomposed_output_ports_0[3].bits <= _T_84 @[Router_Hw.scala 104:84]
    node _T_85 = bits(config_wire, 7, 6) @[Router_Hw.scala 107:28]
    node _T_86 = eq(UInt<2>("h03"), _T_85) @[Mux.scala 69:19]
    node _T_87 = mux(_T_86, decomposed_input_ports_0[3].valid, UInt<1>("h00")) @[Mux.scala 69:16]
    node _T_88 = eq(UInt<2>("h02"), _T_85) @[Mux.scala 69:19]
    node _T_89 = mux(_T_88, decomposed_input_ports_0[2].valid, _T_87) @[Mux.scala 69:16]
    node _T_90 = eq(UInt<1>("h01"), _T_85) @[Mux.scala 69:19]
    node _T_91 = mux(_T_90, decomposed_input_ports_0[1].valid, _T_89) @[Mux.scala 69:16]
    node _T_92 = eq(UInt<1>("h00"), _T_85) @[Mux.scala 69:19]
    node _T_93 = mux(_T_92, decomposed_input_ports_0[0].valid, _T_91) @[Mux.scala 69:16]
    decomposed_output_ports_0[3].valid <= _T_93 @[Router_Hw.scala 106:85]
    node _T_94 = bits(config_wire, 9, 8) @[Router_Hw.scala 105:28]
    node _T_95 = eq(UInt<2>("h03"), _T_94) @[Mux.scala 69:19]
    node _T_96 = mux(_T_95, decomposed_input_ports_0[3].bits, UInt<1>("h00")) @[Mux.scala 69:16]
    node _T_97 = eq(UInt<2>("h02"), _T_94) @[Mux.scala 69:19]
    node _T_98 = mux(_T_97, decomposed_input_ports_0[2].bits, _T_96) @[Mux.scala 69:16]
    node _T_99 = eq(UInt<1>("h01"), _T_94) @[Mux.scala 69:19]
    node _T_100 = mux(_T_99, decomposed_input_ports_0[1].bits, _T_98) @[Mux.scala 69:16]
    node _T_101 = eq(UInt<1>("h00"), _T_94) @[Mux.scala 69:19]
    node _T_102 = mux(_T_101, decomposed_input_ports_0[0].bits, _T_100) @[Mux.scala 69:16]
    decomposed_output_ports_0[4].bits <= _T_102 @[Router_Hw.scala 104:84]
    node _T_103 = bits(config_wire, 9, 8) @[Router_Hw.scala 107:28]
    node _T_104 = eq(UInt<2>("h03"), _T_103) @[Mux.scala 69:19]
    node _T_105 = mux(_T_104, decomposed_input_ports_0[3].valid, UInt<1>("h00")) @[Mux.scala 69:16]
    node _T_106 = eq(UInt<2>("h02"), _T_103) @[Mux.scala 69:19]
    node _T_107 = mux(_T_106, decomposed_input_ports_0[2].valid, _T_105) @[Mux.scala 69:16]
    node _T_108 = eq(UInt<1>("h01"), _T_103) @[Mux.scala 69:19]
    node _T_109 = mux(_T_108, decomposed_input_ports_0[1].valid, _T_107) @[Mux.scala 69:16]
    node _T_110 = eq(UInt<1>("h00"), _T_103) @[Mux.scala 69:19]
    node _T_111 = mux(_T_110, decomposed_input_ports_0[0].valid, _T_109) @[Mux.scala 69:16]
    decomposed_output_ports_0[4].valid <= _T_111 @[Router_Hw.scala 106:85]
    node _T_112 = bits(config_wire, 11, 10) @[Router_Hw.scala 105:28]
    node _T_113 = eq(UInt<2>("h03"), _T_112) @[Mux.scala 69:19]
    node _T_114 = mux(_T_113, decomposed_input_ports_0[3].bits, UInt<1>("h00")) @[Mux.scala 69:16]
    node _T_115 = eq(UInt<2>("h02"), _T_112) @[Mux.scala 69:19]
    node _T_116 = mux(_T_115, decomposed_input_ports_0[2].bits, _T_114) @[Mux.scala 69:16]
    node _T_117 = eq(UInt<1>("h01"), _T_112) @[Mux.scala 69:19]
    node _T_118 = mux(_T_117, decomposed_input_ports_0[1].bits, _T_116) @[Mux.scala 69:16]
    node _T_119 = eq(UInt<1>("h00"), _T_112) @[Mux.scala 69:19]
    node _T_120 = mux(_T_119, decomposed_input_ports_0[0].bits, _T_118) @[Mux.scala 69:16]
    decomposed_output_ports_0[5].bits <= _T_120 @[Router_Hw.scala 104:84]
    node _T_121 = bits(config_wire, 11, 10) @[Router_Hw.scala 107:28]
    node _T_122 = eq(UInt<2>("h03"), _T_121) @[Mux.scala 69:19]
    node _T_123 = mux(_T_122, decomposed_input_ports_0[3].valid, UInt<1>("h00")) @[Mux.scala 69:16]
    node _T_124 = eq(UInt<2>("h02"), _T_121) @[Mux.scala 69:19]
    node _T_125 = mux(_T_124, decomposed_input_ports_0[2].valid, _T_123) @[Mux.scala 69:16]
    node _T_126 = eq(UInt<1>("h01"), _T_121) @[Mux.scala 69:19]
    node _T_127 = mux(_T_126, decomposed_input_ports_0[1].valid, _T_125) @[Mux.scala 69:16]
    node _T_128 = eq(UInt<1>("h00"), _T_121) @[Mux.scala 69:19]
    node _T_129 = mux(_T_128, decomposed_input_ports_0[0].valid, _T_127) @[Mux.scala 69:16]
    decomposed_output_ports_0[5].valid <= _T_129 @[Router_Hw.scala 106:85]
    node _T_130 = bits(config_wire, 1, 0) @[Router_Hw.scala 113:22]
    node _T_131 = eq(_T_130, UInt<1>("h00")) @[Router_Hw.scala 113:53]
    node _T_132 = mux(_T_131, decomposed_output_ports_0[0].ready, UInt<1>("h01")) @[Router_Hw.scala 113:10]
    node _T_133 = bits(config_wire, 3, 2) @[Router_Hw.scala 113:22]
    node _T_134 = eq(_T_133, UInt<1>("h00")) @[Router_Hw.scala 113:53]
    node _T_135 = mux(_T_134, decomposed_output_ports_0[1].ready, UInt<1>("h01")) @[Router_Hw.scala 113:10]
    node _T_136 = bits(config_wire, 5, 4) @[Router_Hw.scala 113:22]
    node _T_137 = eq(_T_136, UInt<1>("h00")) @[Router_Hw.scala 113:53]
    node _T_138 = mux(_T_137, decomposed_output_ports_0[2].ready, UInt<1>("h01")) @[Router_Hw.scala 113:10]
    node _T_139 = bits(config_wire, 7, 6) @[Router_Hw.scala 113:22]
    node _T_140 = eq(_T_139, UInt<1>("h00")) @[Router_Hw.scala 113:53]
    node _T_141 = mux(_T_140, decomposed_output_ports_0[3].ready, UInt<1>("h01")) @[Router_Hw.scala 113:10]
    node _T_142 = bits(config_wire, 9, 8) @[Router_Hw.scala 113:22]
    node _T_143 = eq(_T_142, UInt<1>("h00")) @[Router_Hw.scala 113:53]
    node _T_144 = mux(_T_143, decomposed_output_ports_0[4].ready, UInt<1>("h01")) @[Router_Hw.scala 113:10]
    node _T_145 = bits(config_wire, 11, 10) @[Router_Hw.scala 113:22]
    node _T_146 = eq(_T_145, UInt<1>("h00")) @[Router_Hw.scala 113:53]
    node _T_147 = mux(_T_146, decomposed_output_ports_0[5].ready, UInt<1>("h01")) @[Router_Hw.scala 113:10]
    node _T_148 = and(_T_132, _T_135) @[Router_Hw.scala 116:99]
    node _T_149 = and(_T_148, _T_138) @[Router_Hw.scala 116:99]
    node _T_150 = and(_T_149, _T_141) @[Router_Hw.scala 116:99]
    node _T_151 = and(_T_150, _T_144) @[Router_Hw.scala 116:99]
    node _T_152 = and(_T_151, _T_147) @[Router_Hw.scala 116:99]
    decomposed_input_ports_0[0].ready <= _T_152 @[Router_Hw.scala 116:73]
    node _T_153 = bits(config_wire, 1, 0) @[Router_Hw.scala 113:22]
    node _T_154 = eq(_T_153, UInt<1>("h01")) @[Router_Hw.scala 113:53]
    node _T_155 = mux(_T_154, decomposed_output_ports_0[0].ready, UInt<1>("h01")) @[Router_Hw.scala 113:10]
    node _T_156 = bits(config_wire, 3, 2) @[Router_Hw.scala 113:22]
    node _T_157 = eq(_T_156, UInt<1>("h01")) @[Router_Hw.scala 113:53]
    node _T_158 = mux(_T_157, decomposed_output_ports_0[1].ready, UInt<1>("h01")) @[Router_Hw.scala 113:10]
    node _T_159 = bits(config_wire, 5, 4) @[Router_Hw.scala 113:22]
    node _T_160 = eq(_T_159, UInt<1>("h01")) @[Router_Hw.scala 113:53]
    node _T_161 = mux(_T_160, decomposed_output_ports_0[2].ready, UInt<1>("h01")) @[Router_Hw.scala 113:10]
    node _T_162 = bits(config_wire, 7, 6) @[Router_Hw.scala 113:22]
    node _T_163 = eq(_T_162, UInt<1>("h01")) @[Router_Hw.scala 113:53]
    node _T_164 = mux(_T_163, decomposed_output_ports_0[3].ready, UInt<1>("h01")) @[Router_Hw.scala 113:10]
    node _T_165 = bits(config_wire, 9, 8) @[Router_Hw.scala 113:22]
    node _T_166 = eq(_T_165, UInt<1>("h01")) @[Router_Hw.scala 113:53]
    node _T_167 = mux(_T_166, decomposed_output_ports_0[4].ready, UInt<1>("h01")) @[Router_Hw.scala 113:10]
    node _T_168 = bits(config_wire, 11, 10) @[Router_Hw.scala 113:22]
    node _T_169 = eq(_T_168, UInt<1>("h01")) @[Router_Hw.scala 113:53]
    node _T_170 = mux(_T_169, decomposed_output_ports_0[5].ready, UInt<1>("h01")) @[Router_Hw.scala 113:10]
    node _T_171 = and(_T_155, _T_158) @[Router_Hw.scala 116:99]
    node _T_172 = and(_T_171, _T_161) @[Router_Hw.scala 116:99]
    node _T_173 = and(_T_172, _T_164) @[Router_Hw.scala 116:99]
    node _T_174 = and(_T_173, _T_167) @[Router_Hw.scala 116:99]
    node _T_175 = and(_T_174, _T_170) @[Router_Hw.scala 116:99]
    decomposed_input_ports_0[1].ready <= _T_175 @[Router_Hw.scala 116:73]
    node _T_176 = bits(config_wire, 1, 0) @[Router_Hw.scala 113:22]
    node _T_177 = eq(_T_176, UInt<2>("h02")) @[Router_Hw.scala 113:53]
    node _T_178 = mux(_T_177, decomposed_output_ports_0[0].ready, UInt<1>("h01")) @[Router_Hw.scala 113:10]
    node _T_179 = bits(config_wire, 3, 2) @[Router_Hw.scala 113:22]
    node _T_180 = eq(_T_179, UInt<2>("h02")) @[Router_Hw.scala 113:53]
    node _T_181 = mux(_T_180, decomposed_output_ports_0[1].ready, UInt<1>("h01")) @[Router_Hw.scala 113:10]
    node _T_182 = bits(config_wire, 5, 4) @[Router_Hw.scala 113:22]
    node _T_183 = eq(_T_182, UInt<2>("h02")) @[Router_Hw.scala 113:53]
    node _T_184 = mux(_T_183, decomposed_output_ports_0[2].ready, UInt<1>("h01")) @[Router_Hw.scala 113:10]
    node _T_185 = bits(config_wire, 7, 6) @[Router_Hw.scala 113:22]
    node _T_186 = eq(_T_185, UInt<2>("h02")) @[Router_Hw.scala 113:53]
    node _T_187 = mux(_T_186, decomposed_output_ports_0[3].ready, UInt<1>("h01")) @[Router_Hw.scala 113:10]
    node _T_188 = bits(config_wire, 9, 8) @[Router_Hw.scala 113:22]
    node _T_189 = eq(_T_188, UInt<2>("h02")) @[Router_Hw.scala 113:53]
    node _T_190 = mux(_T_189, decomposed_output_ports_0[4].ready, UInt<1>("h01")) @[Router_Hw.scala 113:10]
    node _T_191 = bits(config_wire, 11, 10) @[Router_Hw.scala 113:22]
    node _T_192 = eq(_T_191, UInt<2>("h02")) @[Router_Hw.scala 113:53]
    node _T_193 = mux(_T_192, decomposed_output_ports_0[5].ready, UInt<1>("h01")) @[Router_Hw.scala 113:10]
    node _T_194 = and(_T_178, _T_181) @[Router_Hw.scala 116:99]
    node _T_195 = and(_T_194, _T_184) @[Router_Hw.scala 116:99]
    node _T_196 = and(_T_195, _T_187) @[Router_Hw.scala 116:99]
    node _T_197 = and(_T_196, _T_190) @[Router_Hw.scala 116:99]
    node _T_198 = and(_T_197, _T_193) @[Router_Hw.scala 116:99]
    decomposed_input_ports_0[2].ready <= _T_198 @[Router_Hw.scala 116:73]
    node _T_199 = bits(config_wire, 1, 0) @[Router_Hw.scala 113:22]
    node _T_200 = eq(_T_199, UInt<2>("h03")) @[Router_Hw.scala 113:53]
    node _T_201 = mux(_T_200, decomposed_output_ports_0[0].ready, UInt<1>("h01")) @[Router_Hw.scala 113:10]
    node _T_202 = bits(config_wire, 3, 2) @[Router_Hw.scala 113:22]
    node _T_203 = eq(_T_202, UInt<2>("h03")) @[Router_Hw.scala 113:53]
    node _T_204 = mux(_T_203, decomposed_output_ports_0[1].ready, UInt<1>("h01")) @[Router_Hw.scala 113:10]
    node _T_205 = bits(config_wire, 5, 4) @[Router_Hw.scala 113:22]
    node _T_206 = eq(_T_205, UInt<2>("h03")) @[Router_Hw.scala 113:53]
    node _T_207 = mux(_T_206, decomposed_output_ports_0[2].ready, UInt<1>("h01")) @[Router_Hw.scala 113:10]
    node _T_208 = bits(config_wire, 7, 6) @[Router_Hw.scala 113:22]
    node _T_209 = eq(_T_208, UInt<2>("h03")) @[Router_Hw.scala 113:53]
    node _T_210 = mux(_T_209, decomposed_output_ports_0[3].ready, UInt<1>("h01")) @[Router_Hw.scala 113:10]
    node _T_211 = bits(config_wire, 9, 8) @[Router_Hw.scala 113:22]
    node _T_212 = eq(_T_211, UInt<2>("h03")) @[Router_Hw.scala 113:53]
    node _T_213 = mux(_T_212, decomposed_output_ports_0[4].ready, UInt<1>("h01")) @[Router_Hw.scala 113:10]
    node _T_214 = bits(config_wire, 11, 10) @[Router_Hw.scala 113:22]
    node _T_215 = eq(_T_214, UInt<2>("h03")) @[Router_Hw.scala 113:53]
    node _T_216 = mux(_T_215, decomposed_output_ports_0[5].ready, UInt<1>("h01")) @[Router_Hw.scala 113:10]
    node _T_217 = and(_T_201, _T_204) @[Router_Hw.scala 116:99]
    node _T_218 = and(_T_217, _T_207) @[Router_Hw.scala 116:99]
    node _T_219 = and(_T_218, _T_210) @[Router_Hw.scala 116:99]
    node _T_220 = and(_T_219, _T_213) @[Router_Hw.scala 116:99]
    node _T_221 = and(_T_220, _T_216) @[Router_Hw.scala 116:99]
    decomposed_input_ports_0[3].ready <= _T_221 @[Router_Hw.scala 116:73]
    wire _T_222 : UInt<12>[1] @[Router_Hw.scala 140:45]
    _T_222[0] <= UInt<12>("h00") @[Router_Hw.scala 140:45]
    reg config_register_file : UInt<12>[1], clock with : (reset => (reset, _T_222)) @[Router_Hw.scala 140:37]
    node _T_223 = bits(config_register_file[0], 11, 0) @[Router_Hw.scala 141:55]
    config_wire <= _T_223 @[Router_Hw.scala 141:15]
    node config_module_id = bits(io.in[3].bits, 63, 59) @[Router_Hw.scala 148:44]
    node module_id_match = eq(config_module_id, UInt<5>("h016")) @[Router_Hw.scala 149:49]
    node config_idx = bits(io.in[3].bits, 58, 58) @[Router_Hw.scala 150:38]
    node config_data = bits(io.in[3].bits, 11, 0) @[Router_Hw.scala 151:39]
    node _T_224 = and(io.in[3].config, module_id_match) @[Router_Hw.scala 152:22]
    when _T_224 : @[Router_Hw.scala 152:41]
      config_register_file[UInt<1>("h00")] <= config_data @[Router_Hw.scala 153:38]
      skip @[Router_Hw.scala 152:41]
    
  module Router_Hw_5 : 
    input clock : Clock
    input reset : UInt<1>
    output io : {flip in : {valid : UInt<1>, bits : UInt<64>, flip ready : UInt<1>, config : UInt<1>}[5], out : {valid : UInt<1>, bits : UInt<64>, flip ready : UInt<1>, config : UInt<1>}[6]}
    
    wire decomposed_input_ports_0 : {flip ready : UInt<1>, valid : UInt<1>, bits : UInt<64>}[5] @[Router_Hw.scala 167:57]
    node _T = bits(io.in[0].bits, 63, 0) @[Router_Hw.scala 174:35]
    decomposed_input_ports_0[0].bits <= _T @[Router_Hw.scala 173:53]
    decomposed_input_ports_0[0].valid <= io.in[0].valid @[Router_Hw.scala 175:54]
    io.in[0].ready <= decomposed_input_ports_0[0].ready @[Router_Hw.scala 178:33]
    node _T_1 = bits(io.in[1].bits, 63, 0) @[Router_Hw.scala 174:35]
    decomposed_input_ports_0[1].bits <= _T_1 @[Router_Hw.scala 173:53]
    decomposed_input_ports_0[1].valid <= io.in[1].valid @[Router_Hw.scala 175:54]
    io.in[1].ready <= decomposed_input_ports_0[1].ready @[Router_Hw.scala 178:33]
    node _T_2 = bits(io.in[2].bits, 63, 0) @[Router_Hw.scala 174:35]
    decomposed_input_ports_0[2].bits <= _T_2 @[Router_Hw.scala 173:53]
    decomposed_input_ports_0[2].valid <= io.in[2].valid @[Router_Hw.scala 175:54]
    io.in[2].ready <= decomposed_input_ports_0[2].ready @[Router_Hw.scala 178:33]
    node _T_3 = bits(io.in[3].bits, 63, 0) @[Router_Hw.scala 174:35]
    decomposed_input_ports_0[3].bits <= _T_3 @[Router_Hw.scala 173:53]
    decomposed_input_ports_0[3].valid <= io.in[3].valid @[Router_Hw.scala 175:54]
    io.in[3].ready <= decomposed_input_ports_0[3].ready @[Router_Hw.scala 178:33]
    node _T_4 = bits(io.in[4].bits, 63, 0) @[Router_Hw.scala 174:35]
    decomposed_input_ports_0[4].bits <= _T_4 @[Router_Hw.scala 173:53]
    decomposed_input_ports_0[4].valid <= io.in[4].valid @[Router_Hw.scala 175:54]
    io.in[4].ready <= decomposed_input_ports_0[4].ready @[Router_Hw.scala 178:33]
    wire decomposed_output_ports_0 : {flip ready : UInt<1>, valid : UInt<1>, bits : UInt<64>}[6] @[Router_Hw.scala 167:57]
    reg _T_5 : UInt<1>[1], clock @[Router_Hw.scala 183:29]
    decomposed_output_ports_0[0].ready <= _T_5[0] @[Router_Hw.scala 185:54]
    reg _T_6 : UInt<64>, clock @[Router_Hw.scala 187:28]
    _T_6 <= decomposed_output_ports_0[0].bits @[Router_Hw.scala 188:19]
    reg _T_7 : UInt<1>, clock @[Router_Hw.scala 189:29]
    _T_7 <= decomposed_output_ports_0[0].valid @[Router_Hw.scala 190:20]
    _T_5[0] <= io.out[0].ready @[Router_Hw.scala 210:32]
    io.out[0].bits <= _T_6 @[Router_Hw.scala 212:34]
    io.out[0].valid <= _T_7 @[Router_Hw.scala 213:35]
    io.out[0].config <= UInt<1>("h00") @[Router_Hw.scala 214:36]
    reg _T_8 : UInt<1>[1], clock @[Router_Hw.scala 183:29]
    decomposed_output_ports_0[1].ready <= _T_8[0] @[Router_Hw.scala 185:54]
    reg _T_9 : UInt<64>, clock @[Router_Hw.scala 187:28]
    _T_9 <= decomposed_output_ports_0[1].bits @[Router_Hw.scala 188:19]
    reg _T_10 : UInt<1>, clock @[Router_Hw.scala 189:29]
    _T_10 <= decomposed_output_ports_0[1].valid @[Router_Hw.scala 190:20]
    _T_8[0] <= io.out[1].ready @[Router_Hw.scala 210:32]
    io.out[1].bits <= _T_9 @[Router_Hw.scala 212:34]
    io.out[1].valid <= _T_10 @[Router_Hw.scala 213:35]
    io.out[1].config <= UInt<1>("h00") @[Router_Hw.scala 214:36]
    reg _T_11 : UInt<1>[1], clock @[Router_Hw.scala 183:29]
    decomposed_output_ports_0[2].ready <= _T_11[0] @[Router_Hw.scala 185:54]
    reg _T_12 : UInt<64>, clock @[Router_Hw.scala 187:28]
    _T_12 <= decomposed_output_ports_0[2].bits @[Router_Hw.scala 188:19]
    reg _T_13 : UInt<1>, clock @[Router_Hw.scala 189:29]
    _T_13 <= decomposed_output_ports_0[2].valid @[Router_Hw.scala 190:20]
    _T_11[0] <= io.out[2].ready @[Router_Hw.scala 210:32]
    io.out[2].bits <= _T_12 @[Router_Hw.scala 212:34]
    io.out[2].valid <= _T_13 @[Router_Hw.scala 213:35]
    io.out[2].config <= UInt<1>("h00") @[Router_Hw.scala 214:36]
    reg _T_14 : UInt<1>[1], clock @[Router_Hw.scala 183:29]
    decomposed_output_ports_0[3].ready <= _T_14[0] @[Router_Hw.scala 185:54]
    reg _T_15 : UInt<64>, clock @[Router_Hw.scala 187:28]
    _T_15 <= decomposed_output_ports_0[3].bits @[Router_Hw.scala 188:19]
    reg _T_16 : UInt<1>, clock @[Router_Hw.scala 189:29]
    _T_16 <= decomposed_output_ports_0[3].valid @[Router_Hw.scala 190:20]
    _T_14[0] <= io.out[3].ready @[Router_Hw.scala 210:32]
    io.out[3].bits <= _T_15 @[Router_Hw.scala 212:34]
    io.out[3].valid <= _T_16 @[Router_Hw.scala 213:35]
    io.out[3].config <= UInt<1>("h00") @[Router_Hw.scala 214:36]
    reg _T_17 : UInt<1>[1], clock @[Router_Hw.scala 183:29]
    decomposed_output_ports_0[4].ready <= _T_17[0] @[Router_Hw.scala 185:54]
    reg _T_18 : UInt<64>, clock @[Router_Hw.scala 187:28]
    _T_18 <= decomposed_output_ports_0[4].bits @[Router_Hw.scala 188:19]
    reg _T_19 : UInt<1>, clock @[Router_Hw.scala 189:29]
    _T_19 <= decomposed_output_ports_0[4].valid @[Router_Hw.scala 190:20]
    _T_17[0] <= io.out[4].ready @[Router_Hw.scala 210:32]
    io.out[4].bits <= _T_18 @[Router_Hw.scala 212:34]
    io.out[4].valid <= _T_19 @[Router_Hw.scala 213:35]
    io.out[4].config <= UInt<1>("h00") @[Router_Hw.scala 214:36]
    reg _T_20 : UInt<1>[1], clock @[Router_Hw.scala 183:29]
    decomposed_output_ports_0[5].ready <= _T_20[0] @[Router_Hw.scala 185:54]
    reg _T_21 : UInt<64>, clock @[Router_Hw.scala 187:28]
    _T_21 <= decomposed_output_ports_0[5].bits @[Router_Hw.scala 188:19]
    reg _T_22 : UInt<1>, clock @[Router_Hw.scala 189:29]
    _T_22 <= decomposed_output_ports_0[5].valid @[Router_Hw.scala 190:20]
    when io.in[3].config : @[Router_Hw.scala 195:33]
      _T_20[0] <= UInt<1>("h00") @[Router_Hw.scala 197:34]
      io.out[5].config <= io.in[3].config @[Router_Hw.scala 198:31]
      io.in[3].ready <= io.out[5].ready @[Router_Hw.scala 198:31]
      io.out[5].bits <= io.in[3].bits @[Router_Hw.scala 198:31]
      io.out[5].valid <= io.in[3].valid @[Router_Hw.scala 198:31]
      skip @[Router_Hw.scala 195:33]
    else : @[Router_Hw.scala 199:14]
      _T_20[0] <= io.out[5].ready @[Router_Hw.scala 201:34]
      io.out[5].bits <= _T_21 @[Router_Hw.scala 203:36]
      io.out[5].valid <= _T_22 @[Router_Hw.scala 204:37]
      io.out[5].config <= io.in[3].config @[Router_Hw.scala 205:38]
      skip @[Router_Hw.scala 199:14]
    wire config_wire : UInt<18> @[Router_Hw.scala 97:25]
    node _T_23 = bits(config_wire, 2, 0) @[Router_Hw.scala 105:28]
    node _T_24 = eq(UInt<3>("h04"), _T_23) @[Mux.scala 69:19]
    node _T_25 = mux(_T_24, decomposed_input_ports_0[4].bits, UInt<1>("h00")) @[Mux.scala 69:16]
    node _T_26 = eq(UInt<2>("h03"), _T_23) @[Mux.scala 69:19]
    node _T_27 = mux(_T_26, decomposed_input_ports_0[3].bits, _T_25) @[Mux.scala 69:16]
    node _T_28 = eq(UInt<2>("h02"), _T_23) @[Mux.scala 69:19]
    node _T_29 = mux(_T_28, decomposed_input_ports_0[2].bits, _T_27) @[Mux.scala 69:16]
    node _T_30 = eq(UInt<1>("h01"), _T_23) @[Mux.scala 69:19]
    node _T_31 = mux(_T_30, decomposed_input_ports_0[1].bits, _T_29) @[Mux.scala 69:16]
    node _T_32 = eq(UInt<1>("h00"), _T_23) @[Mux.scala 69:19]
    node _T_33 = mux(_T_32, decomposed_input_ports_0[0].bits, _T_31) @[Mux.scala 69:16]
    decomposed_output_ports_0[0].bits <= _T_33 @[Router_Hw.scala 104:84]
    node _T_34 = bits(config_wire, 2, 0) @[Router_Hw.scala 107:28]
    node _T_35 = eq(UInt<3>("h04"), _T_34) @[Mux.scala 69:19]
    node _T_36 = mux(_T_35, decomposed_input_ports_0[4].valid, UInt<1>("h00")) @[Mux.scala 69:16]
    node _T_37 = eq(UInt<2>("h03"), _T_34) @[Mux.scala 69:19]
    node _T_38 = mux(_T_37, decomposed_input_ports_0[3].valid, _T_36) @[Mux.scala 69:16]
    node _T_39 = eq(UInt<2>("h02"), _T_34) @[Mux.scala 69:19]
    node _T_40 = mux(_T_39, decomposed_input_ports_0[2].valid, _T_38) @[Mux.scala 69:16]
    node _T_41 = eq(UInt<1>("h01"), _T_34) @[Mux.scala 69:19]
    node _T_42 = mux(_T_41, decomposed_input_ports_0[1].valid, _T_40) @[Mux.scala 69:16]
    node _T_43 = eq(UInt<1>("h00"), _T_34) @[Mux.scala 69:19]
    node _T_44 = mux(_T_43, decomposed_input_ports_0[0].valid, _T_42) @[Mux.scala 69:16]
    decomposed_output_ports_0[0].valid <= _T_44 @[Router_Hw.scala 106:85]
    node _T_45 = bits(config_wire, 5, 3) @[Router_Hw.scala 105:28]
    node _T_46 = eq(UInt<3>("h04"), _T_45) @[Mux.scala 69:19]
    node _T_47 = mux(_T_46, decomposed_input_ports_0[4].bits, UInt<1>("h00")) @[Mux.scala 69:16]
    node _T_48 = eq(UInt<2>("h03"), _T_45) @[Mux.scala 69:19]
    node _T_49 = mux(_T_48, decomposed_input_ports_0[3].bits, _T_47) @[Mux.scala 69:16]
    node _T_50 = eq(UInt<2>("h02"), _T_45) @[Mux.scala 69:19]
    node _T_51 = mux(_T_50, decomposed_input_ports_0[2].bits, _T_49) @[Mux.scala 69:16]
    node _T_52 = eq(UInt<1>("h01"), _T_45) @[Mux.scala 69:19]
    node _T_53 = mux(_T_52, decomposed_input_ports_0[1].bits, _T_51) @[Mux.scala 69:16]
    node _T_54 = eq(UInt<1>("h00"), _T_45) @[Mux.scala 69:19]
    node _T_55 = mux(_T_54, decomposed_input_ports_0[0].bits, _T_53) @[Mux.scala 69:16]
    decomposed_output_ports_0[1].bits <= _T_55 @[Router_Hw.scala 104:84]
    node _T_56 = bits(config_wire, 5, 3) @[Router_Hw.scala 107:28]
    node _T_57 = eq(UInt<3>("h04"), _T_56) @[Mux.scala 69:19]
    node _T_58 = mux(_T_57, decomposed_input_ports_0[4].valid, UInt<1>("h00")) @[Mux.scala 69:16]
    node _T_59 = eq(UInt<2>("h03"), _T_56) @[Mux.scala 69:19]
    node _T_60 = mux(_T_59, decomposed_input_ports_0[3].valid, _T_58) @[Mux.scala 69:16]
    node _T_61 = eq(UInt<2>("h02"), _T_56) @[Mux.scala 69:19]
    node _T_62 = mux(_T_61, decomposed_input_ports_0[2].valid, _T_60) @[Mux.scala 69:16]
    node _T_63 = eq(UInt<1>("h01"), _T_56) @[Mux.scala 69:19]
    node _T_64 = mux(_T_63, decomposed_input_ports_0[1].valid, _T_62) @[Mux.scala 69:16]
    node _T_65 = eq(UInt<1>("h00"), _T_56) @[Mux.scala 69:19]
    node _T_66 = mux(_T_65, decomposed_input_ports_0[0].valid, _T_64) @[Mux.scala 69:16]
    decomposed_output_ports_0[1].valid <= _T_66 @[Router_Hw.scala 106:85]
    node _T_67 = bits(config_wire, 8, 6) @[Router_Hw.scala 105:28]
    node _T_68 = eq(UInt<3>("h04"), _T_67) @[Mux.scala 69:19]
    node _T_69 = mux(_T_68, decomposed_input_ports_0[4].bits, UInt<1>("h00")) @[Mux.scala 69:16]
    node _T_70 = eq(UInt<2>("h03"), _T_67) @[Mux.scala 69:19]
    node _T_71 = mux(_T_70, decomposed_input_ports_0[3].bits, _T_69) @[Mux.scala 69:16]
    node _T_72 = eq(UInt<2>("h02"), _T_67) @[Mux.scala 69:19]
    node _T_73 = mux(_T_72, decomposed_input_ports_0[2].bits, _T_71) @[Mux.scala 69:16]
    node _T_74 = eq(UInt<1>("h01"), _T_67) @[Mux.scala 69:19]
    node _T_75 = mux(_T_74, decomposed_input_ports_0[1].bits, _T_73) @[Mux.scala 69:16]
    node _T_76 = eq(UInt<1>("h00"), _T_67) @[Mux.scala 69:19]
    node _T_77 = mux(_T_76, decomposed_input_ports_0[0].bits, _T_75) @[Mux.scala 69:16]
    decomposed_output_ports_0[2].bits <= _T_77 @[Router_Hw.scala 104:84]
    node _T_78 = bits(config_wire, 8, 6) @[Router_Hw.scala 107:28]
    node _T_79 = eq(UInt<3>("h04"), _T_78) @[Mux.scala 69:19]
    node _T_80 = mux(_T_79, decomposed_input_ports_0[4].valid, UInt<1>("h00")) @[Mux.scala 69:16]
    node _T_81 = eq(UInt<2>("h03"), _T_78) @[Mux.scala 69:19]
    node _T_82 = mux(_T_81, decomposed_input_ports_0[3].valid, _T_80) @[Mux.scala 69:16]
    node _T_83 = eq(UInt<2>("h02"), _T_78) @[Mux.scala 69:19]
    node _T_84 = mux(_T_83, decomposed_input_ports_0[2].valid, _T_82) @[Mux.scala 69:16]
    node _T_85 = eq(UInt<1>("h01"), _T_78) @[Mux.scala 69:19]
    node _T_86 = mux(_T_85, decomposed_input_ports_0[1].valid, _T_84) @[Mux.scala 69:16]
    node _T_87 = eq(UInt<1>("h00"), _T_78) @[Mux.scala 69:19]
    node _T_88 = mux(_T_87, decomposed_input_ports_0[0].valid, _T_86) @[Mux.scala 69:16]
    decomposed_output_ports_0[2].valid <= _T_88 @[Router_Hw.scala 106:85]
    node _T_89 = bits(config_wire, 11, 9) @[Router_Hw.scala 105:28]
    node _T_90 = eq(UInt<3>("h04"), _T_89) @[Mux.scala 69:19]
    node _T_91 = mux(_T_90, decomposed_input_ports_0[4].bits, UInt<1>("h00")) @[Mux.scala 69:16]
    node _T_92 = eq(UInt<2>("h03"), _T_89) @[Mux.scala 69:19]
    node _T_93 = mux(_T_92, decomposed_input_ports_0[3].bits, _T_91) @[Mux.scala 69:16]
    node _T_94 = eq(UInt<2>("h02"), _T_89) @[Mux.scala 69:19]
    node _T_95 = mux(_T_94, decomposed_input_ports_0[2].bits, _T_93) @[Mux.scala 69:16]
    node _T_96 = eq(UInt<1>("h01"), _T_89) @[Mux.scala 69:19]
    node _T_97 = mux(_T_96, decomposed_input_ports_0[1].bits, _T_95) @[Mux.scala 69:16]
    node _T_98 = eq(UInt<1>("h00"), _T_89) @[Mux.scala 69:19]
    node _T_99 = mux(_T_98, decomposed_input_ports_0[0].bits, _T_97) @[Mux.scala 69:16]
    decomposed_output_ports_0[3].bits <= _T_99 @[Router_Hw.scala 104:84]
    node _T_100 = bits(config_wire, 11, 9) @[Router_Hw.scala 107:28]
    node _T_101 = eq(UInt<3>("h04"), _T_100) @[Mux.scala 69:19]
    node _T_102 = mux(_T_101, decomposed_input_ports_0[4].valid, UInt<1>("h00")) @[Mux.scala 69:16]
    node _T_103 = eq(UInt<2>("h03"), _T_100) @[Mux.scala 69:19]
    node _T_104 = mux(_T_103, decomposed_input_ports_0[3].valid, _T_102) @[Mux.scala 69:16]
    node _T_105 = eq(UInt<2>("h02"), _T_100) @[Mux.scala 69:19]
    node _T_106 = mux(_T_105, decomposed_input_ports_0[2].valid, _T_104) @[Mux.scala 69:16]
    node _T_107 = eq(UInt<1>("h01"), _T_100) @[Mux.scala 69:19]
    node _T_108 = mux(_T_107, decomposed_input_ports_0[1].valid, _T_106) @[Mux.scala 69:16]
    node _T_109 = eq(UInt<1>("h00"), _T_100) @[Mux.scala 69:19]
    node _T_110 = mux(_T_109, decomposed_input_ports_0[0].valid, _T_108) @[Mux.scala 69:16]
    decomposed_output_ports_0[3].valid <= _T_110 @[Router_Hw.scala 106:85]
    node _T_111 = bits(config_wire, 14, 12) @[Router_Hw.scala 105:28]
    node _T_112 = eq(UInt<3>("h04"), _T_111) @[Mux.scala 69:19]
    node _T_113 = mux(_T_112, decomposed_input_ports_0[4].bits, UInt<1>("h00")) @[Mux.scala 69:16]
    node _T_114 = eq(UInt<2>("h03"), _T_111) @[Mux.scala 69:19]
    node _T_115 = mux(_T_114, decomposed_input_ports_0[3].bits, _T_113) @[Mux.scala 69:16]
    node _T_116 = eq(UInt<2>("h02"), _T_111) @[Mux.scala 69:19]
    node _T_117 = mux(_T_116, decomposed_input_ports_0[2].bits, _T_115) @[Mux.scala 69:16]
    node _T_118 = eq(UInt<1>("h01"), _T_111) @[Mux.scala 69:19]
    node _T_119 = mux(_T_118, decomposed_input_ports_0[1].bits, _T_117) @[Mux.scala 69:16]
    node _T_120 = eq(UInt<1>("h00"), _T_111) @[Mux.scala 69:19]
    node _T_121 = mux(_T_120, decomposed_input_ports_0[0].bits, _T_119) @[Mux.scala 69:16]
    decomposed_output_ports_0[4].bits <= _T_121 @[Router_Hw.scala 104:84]
    node _T_122 = bits(config_wire, 14, 12) @[Router_Hw.scala 107:28]
    node _T_123 = eq(UInt<3>("h04"), _T_122) @[Mux.scala 69:19]
    node _T_124 = mux(_T_123, decomposed_input_ports_0[4].valid, UInt<1>("h00")) @[Mux.scala 69:16]
    node _T_125 = eq(UInt<2>("h03"), _T_122) @[Mux.scala 69:19]
    node _T_126 = mux(_T_125, decomposed_input_ports_0[3].valid, _T_124) @[Mux.scala 69:16]
    node _T_127 = eq(UInt<2>("h02"), _T_122) @[Mux.scala 69:19]
    node _T_128 = mux(_T_127, decomposed_input_ports_0[2].valid, _T_126) @[Mux.scala 69:16]
    node _T_129 = eq(UInt<1>("h01"), _T_122) @[Mux.scala 69:19]
    node _T_130 = mux(_T_129, decomposed_input_ports_0[1].valid, _T_128) @[Mux.scala 69:16]
    node _T_131 = eq(UInt<1>("h00"), _T_122) @[Mux.scala 69:19]
    node _T_132 = mux(_T_131, decomposed_input_ports_0[0].valid, _T_130) @[Mux.scala 69:16]
    decomposed_output_ports_0[4].valid <= _T_132 @[Router_Hw.scala 106:85]
    node _T_133 = bits(config_wire, 17, 15) @[Router_Hw.scala 105:28]
    node _T_134 = eq(UInt<3>("h04"), _T_133) @[Mux.scala 69:19]
    node _T_135 = mux(_T_134, decomposed_input_ports_0[4].bits, UInt<1>("h00")) @[Mux.scala 69:16]
    node _T_136 = eq(UInt<2>("h03"), _T_133) @[Mux.scala 69:19]
    node _T_137 = mux(_T_136, decomposed_input_ports_0[3].bits, _T_135) @[Mux.scala 69:16]
    node _T_138 = eq(UInt<2>("h02"), _T_133) @[Mux.scala 69:19]
    node _T_139 = mux(_T_138, decomposed_input_ports_0[2].bits, _T_137) @[Mux.scala 69:16]
    node _T_140 = eq(UInt<1>("h01"), _T_133) @[Mux.scala 69:19]
    node _T_141 = mux(_T_140, decomposed_input_ports_0[1].bits, _T_139) @[Mux.scala 69:16]
    node _T_142 = eq(UInt<1>("h00"), _T_133) @[Mux.scala 69:19]
    node _T_143 = mux(_T_142, decomposed_input_ports_0[0].bits, _T_141) @[Mux.scala 69:16]
    decomposed_output_ports_0[5].bits <= _T_143 @[Router_Hw.scala 104:84]
    node _T_144 = bits(config_wire, 17, 15) @[Router_Hw.scala 107:28]
    node _T_145 = eq(UInt<3>("h04"), _T_144) @[Mux.scala 69:19]
    node _T_146 = mux(_T_145, decomposed_input_ports_0[4].valid, UInt<1>("h00")) @[Mux.scala 69:16]
    node _T_147 = eq(UInt<2>("h03"), _T_144) @[Mux.scala 69:19]
    node _T_148 = mux(_T_147, decomposed_input_ports_0[3].valid, _T_146) @[Mux.scala 69:16]
    node _T_149 = eq(UInt<2>("h02"), _T_144) @[Mux.scala 69:19]
    node _T_150 = mux(_T_149, decomposed_input_ports_0[2].valid, _T_148) @[Mux.scala 69:16]
    node _T_151 = eq(UInt<1>("h01"), _T_144) @[Mux.scala 69:19]
    node _T_152 = mux(_T_151, decomposed_input_ports_0[1].valid, _T_150) @[Mux.scala 69:16]
    node _T_153 = eq(UInt<1>("h00"), _T_144) @[Mux.scala 69:19]
    node _T_154 = mux(_T_153, decomposed_input_ports_0[0].valid, _T_152) @[Mux.scala 69:16]
    decomposed_output_ports_0[5].valid <= _T_154 @[Router_Hw.scala 106:85]
    node _T_155 = bits(config_wire, 2, 0) @[Router_Hw.scala 113:22]
    node _T_156 = eq(_T_155, UInt<1>("h00")) @[Router_Hw.scala 113:53]
    node _T_157 = mux(_T_156, decomposed_output_ports_0[0].ready, UInt<1>("h01")) @[Router_Hw.scala 113:10]
    node _T_158 = bits(config_wire, 5, 3) @[Router_Hw.scala 113:22]
    node _T_159 = eq(_T_158, UInt<1>("h00")) @[Router_Hw.scala 113:53]
    node _T_160 = mux(_T_159, decomposed_output_ports_0[1].ready, UInt<1>("h01")) @[Router_Hw.scala 113:10]
    node _T_161 = bits(config_wire, 8, 6) @[Router_Hw.scala 113:22]
    node _T_162 = eq(_T_161, UInt<1>("h00")) @[Router_Hw.scala 113:53]
    node _T_163 = mux(_T_162, decomposed_output_ports_0[2].ready, UInt<1>("h01")) @[Router_Hw.scala 113:10]
    node _T_164 = bits(config_wire, 11, 9) @[Router_Hw.scala 113:22]
    node _T_165 = eq(_T_164, UInt<1>("h00")) @[Router_Hw.scala 113:53]
    node _T_166 = mux(_T_165, decomposed_output_ports_0[3].ready, UInt<1>("h01")) @[Router_Hw.scala 113:10]
    node _T_167 = bits(config_wire, 14, 12) @[Router_Hw.scala 113:22]
    node _T_168 = eq(_T_167, UInt<1>("h00")) @[Router_Hw.scala 113:53]
    node _T_169 = mux(_T_168, decomposed_output_ports_0[4].ready, UInt<1>("h01")) @[Router_Hw.scala 113:10]
    node _T_170 = bits(config_wire, 17, 15) @[Router_Hw.scala 113:22]
    node _T_171 = eq(_T_170, UInt<1>("h00")) @[Router_Hw.scala 113:53]
    node _T_172 = mux(_T_171, decomposed_output_ports_0[5].ready, UInt<1>("h01")) @[Router_Hw.scala 113:10]
    node _T_173 = and(_T_157, _T_160) @[Router_Hw.scala 116:99]
    node _T_174 = and(_T_173, _T_163) @[Router_Hw.scala 116:99]
    node _T_175 = and(_T_174, _T_166) @[Router_Hw.scala 116:99]
    node _T_176 = and(_T_175, _T_169) @[Router_Hw.scala 116:99]
    node _T_177 = and(_T_176, _T_172) @[Router_Hw.scala 116:99]
    decomposed_input_ports_0[0].ready <= _T_177 @[Router_Hw.scala 116:73]
    node _T_178 = bits(config_wire, 2, 0) @[Router_Hw.scala 113:22]
    node _T_179 = eq(_T_178, UInt<1>("h01")) @[Router_Hw.scala 113:53]
    node _T_180 = mux(_T_179, decomposed_output_ports_0[0].ready, UInt<1>("h01")) @[Router_Hw.scala 113:10]
    node _T_181 = bits(config_wire, 5, 3) @[Router_Hw.scala 113:22]
    node _T_182 = eq(_T_181, UInt<1>("h01")) @[Router_Hw.scala 113:53]
    node _T_183 = mux(_T_182, decomposed_output_ports_0[1].ready, UInt<1>("h01")) @[Router_Hw.scala 113:10]
    node _T_184 = bits(config_wire, 8, 6) @[Router_Hw.scala 113:22]
    node _T_185 = eq(_T_184, UInt<1>("h01")) @[Router_Hw.scala 113:53]
    node _T_186 = mux(_T_185, decomposed_output_ports_0[2].ready, UInt<1>("h01")) @[Router_Hw.scala 113:10]
    node _T_187 = bits(config_wire, 11, 9) @[Router_Hw.scala 113:22]
    node _T_188 = eq(_T_187, UInt<1>("h01")) @[Router_Hw.scala 113:53]
    node _T_189 = mux(_T_188, decomposed_output_ports_0[3].ready, UInt<1>("h01")) @[Router_Hw.scala 113:10]
    node _T_190 = bits(config_wire, 14, 12) @[Router_Hw.scala 113:22]
    node _T_191 = eq(_T_190, UInt<1>("h01")) @[Router_Hw.scala 113:53]
    node _T_192 = mux(_T_191, decomposed_output_ports_0[4].ready, UInt<1>("h01")) @[Router_Hw.scala 113:10]
    node _T_193 = bits(config_wire, 17, 15) @[Router_Hw.scala 113:22]
    node _T_194 = eq(_T_193, UInt<1>("h01")) @[Router_Hw.scala 113:53]
    node _T_195 = mux(_T_194, decomposed_output_ports_0[5].ready, UInt<1>("h01")) @[Router_Hw.scala 113:10]
    node _T_196 = and(_T_180, _T_183) @[Router_Hw.scala 116:99]
    node _T_197 = and(_T_196, _T_186) @[Router_Hw.scala 116:99]
    node _T_198 = and(_T_197, _T_189) @[Router_Hw.scala 116:99]
    node _T_199 = and(_T_198, _T_192) @[Router_Hw.scala 116:99]
    node _T_200 = and(_T_199, _T_195) @[Router_Hw.scala 116:99]
    decomposed_input_ports_0[1].ready <= _T_200 @[Router_Hw.scala 116:73]
    node _T_201 = bits(config_wire, 2, 0) @[Router_Hw.scala 113:22]
    node _T_202 = eq(_T_201, UInt<2>("h02")) @[Router_Hw.scala 113:53]
    node _T_203 = mux(_T_202, decomposed_output_ports_0[0].ready, UInt<1>("h01")) @[Router_Hw.scala 113:10]
    node _T_204 = bits(config_wire, 5, 3) @[Router_Hw.scala 113:22]
    node _T_205 = eq(_T_204, UInt<2>("h02")) @[Router_Hw.scala 113:53]
    node _T_206 = mux(_T_205, decomposed_output_ports_0[1].ready, UInt<1>("h01")) @[Router_Hw.scala 113:10]
    node _T_207 = bits(config_wire, 8, 6) @[Router_Hw.scala 113:22]
    node _T_208 = eq(_T_207, UInt<2>("h02")) @[Router_Hw.scala 113:53]
    node _T_209 = mux(_T_208, decomposed_output_ports_0[2].ready, UInt<1>("h01")) @[Router_Hw.scala 113:10]
    node _T_210 = bits(config_wire, 11, 9) @[Router_Hw.scala 113:22]
    node _T_211 = eq(_T_210, UInt<2>("h02")) @[Router_Hw.scala 113:53]
    node _T_212 = mux(_T_211, decomposed_output_ports_0[3].ready, UInt<1>("h01")) @[Router_Hw.scala 113:10]
    node _T_213 = bits(config_wire, 14, 12) @[Router_Hw.scala 113:22]
    node _T_214 = eq(_T_213, UInt<2>("h02")) @[Router_Hw.scala 113:53]
    node _T_215 = mux(_T_214, decomposed_output_ports_0[4].ready, UInt<1>("h01")) @[Router_Hw.scala 113:10]
    node _T_216 = bits(config_wire, 17, 15) @[Router_Hw.scala 113:22]
    node _T_217 = eq(_T_216, UInt<2>("h02")) @[Router_Hw.scala 113:53]
    node _T_218 = mux(_T_217, decomposed_output_ports_0[5].ready, UInt<1>("h01")) @[Router_Hw.scala 113:10]
    node _T_219 = and(_T_203, _T_206) @[Router_Hw.scala 116:99]
    node _T_220 = and(_T_219, _T_209) @[Router_Hw.scala 116:99]
    node _T_221 = and(_T_220, _T_212) @[Router_Hw.scala 116:99]
    node _T_222 = and(_T_221, _T_215) @[Router_Hw.scala 116:99]
    node _T_223 = and(_T_222, _T_218) @[Router_Hw.scala 116:99]
    decomposed_input_ports_0[2].ready <= _T_223 @[Router_Hw.scala 116:73]
    node _T_224 = bits(config_wire, 2, 0) @[Router_Hw.scala 113:22]
    node _T_225 = eq(_T_224, UInt<2>("h03")) @[Router_Hw.scala 113:53]
    node _T_226 = mux(_T_225, decomposed_output_ports_0[0].ready, UInt<1>("h01")) @[Router_Hw.scala 113:10]
    node _T_227 = bits(config_wire, 5, 3) @[Router_Hw.scala 113:22]
    node _T_228 = eq(_T_227, UInt<2>("h03")) @[Router_Hw.scala 113:53]
    node _T_229 = mux(_T_228, decomposed_output_ports_0[1].ready, UInt<1>("h01")) @[Router_Hw.scala 113:10]
    node _T_230 = bits(config_wire, 8, 6) @[Router_Hw.scala 113:22]
    node _T_231 = eq(_T_230, UInt<2>("h03")) @[Router_Hw.scala 113:53]
    node _T_232 = mux(_T_231, decomposed_output_ports_0[2].ready, UInt<1>("h01")) @[Router_Hw.scala 113:10]
    node _T_233 = bits(config_wire, 11, 9) @[Router_Hw.scala 113:22]
    node _T_234 = eq(_T_233, UInt<2>("h03")) @[Router_Hw.scala 113:53]
    node _T_235 = mux(_T_234, decomposed_output_ports_0[3].ready, UInt<1>("h01")) @[Router_Hw.scala 113:10]
    node _T_236 = bits(config_wire, 14, 12) @[Router_Hw.scala 113:22]
    node _T_237 = eq(_T_236, UInt<2>("h03")) @[Router_Hw.scala 113:53]
    node _T_238 = mux(_T_237, decomposed_output_ports_0[4].ready, UInt<1>("h01")) @[Router_Hw.scala 113:10]
    node _T_239 = bits(config_wire, 17, 15) @[Router_Hw.scala 113:22]
    node _T_240 = eq(_T_239, UInt<2>("h03")) @[Router_Hw.scala 113:53]
    node _T_241 = mux(_T_240, decomposed_output_ports_0[5].ready, UInt<1>("h01")) @[Router_Hw.scala 113:10]
    node _T_242 = and(_T_226, _T_229) @[Router_Hw.scala 116:99]
    node _T_243 = and(_T_242, _T_232) @[Router_Hw.scala 116:99]
    node _T_244 = and(_T_243, _T_235) @[Router_Hw.scala 116:99]
    node _T_245 = and(_T_244, _T_238) @[Router_Hw.scala 116:99]
    node _T_246 = and(_T_245, _T_241) @[Router_Hw.scala 116:99]
    decomposed_input_ports_0[3].ready <= _T_246 @[Router_Hw.scala 116:73]
    node _T_247 = bits(config_wire, 2, 0) @[Router_Hw.scala 113:22]
    node _T_248 = eq(_T_247, UInt<3>("h04")) @[Router_Hw.scala 113:53]
    node _T_249 = mux(_T_248, decomposed_output_ports_0[0].ready, UInt<1>("h01")) @[Router_Hw.scala 113:10]
    node _T_250 = bits(config_wire, 5, 3) @[Router_Hw.scala 113:22]
    node _T_251 = eq(_T_250, UInt<3>("h04")) @[Router_Hw.scala 113:53]
    node _T_252 = mux(_T_251, decomposed_output_ports_0[1].ready, UInt<1>("h01")) @[Router_Hw.scala 113:10]
    node _T_253 = bits(config_wire, 8, 6) @[Router_Hw.scala 113:22]
    node _T_254 = eq(_T_253, UInt<3>("h04")) @[Router_Hw.scala 113:53]
    node _T_255 = mux(_T_254, decomposed_output_ports_0[2].ready, UInt<1>("h01")) @[Router_Hw.scala 113:10]
    node _T_256 = bits(config_wire, 11, 9) @[Router_Hw.scala 113:22]
    node _T_257 = eq(_T_256, UInt<3>("h04")) @[Router_Hw.scala 113:53]
    node _T_258 = mux(_T_257, decomposed_output_ports_0[3].ready, UInt<1>("h01")) @[Router_Hw.scala 113:10]
    node _T_259 = bits(config_wire, 14, 12) @[Router_Hw.scala 113:22]
    node _T_260 = eq(_T_259, UInt<3>("h04")) @[Router_Hw.scala 113:53]
    node _T_261 = mux(_T_260, decomposed_output_ports_0[4].ready, UInt<1>("h01")) @[Router_Hw.scala 113:10]
    node _T_262 = bits(config_wire, 17, 15) @[Router_Hw.scala 113:22]
    node _T_263 = eq(_T_262, UInt<3>("h04")) @[Router_Hw.scala 113:53]
    node _T_264 = mux(_T_263, decomposed_output_ports_0[5].ready, UInt<1>("h01")) @[Router_Hw.scala 113:10]
    node _T_265 = and(_T_249, _T_252) @[Router_Hw.scala 116:99]
    node _T_266 = and(_T_265, _T_255) @[Router_Hw.scala 116:99]
    node _T_267 = and(_T_266, _T_258) @[Router_Hw.scala 116:99]
    node _T_268 = and(_T_267, _T_261) @[Router_Hw.scala 116:99]
    node _T_269 = and(_T_268, _T_264) @[Router_Hw.scala 116:99]
    decomposed_input_ports_0[4].ready <= _T_269 @[Router_Hw.scala 116:73]
    wire _T_270 : UInt<18>[1] @[Router_Hw.scala 140:45]
    _T_270[0] <= UInt<18>("h00") @[Router_Hw.scala 140:45]
    reg config_register_file : UInt<18>[1], clock with : (reset => (reset, _T_270)) @[Router_Hw.scala 140:37]
    node _T_271 = bits(config_register_file[0], 17, 0) @[Router_Hw.scala 141:55]
    config_wire <= _T_271 @[Router_Hw.scala 141:15]
    node config_module_id = bits(io.in[3].bits, 63, 59) @[Router_Hw.scala 148:44]
    node module_id_match = eq(config_module_id, UInt<5>("h010")) @[Router_Hw.scala 149:49]
    node config_idx = bits(io.in[3].bits, 58, 58) @[Router_Hw.scala 150:38]
    node config_data = bits(io.in[3].bits, 17, 0) @[Router_Hw.scala 151:39]
    node _T_272 = and(io.in[3].config, module_id_match) @[Router_Hw.scala 152:22]
    when _T_272 : @[Router_Hw.scala 152:41]
      config_register_file[UInt<1>("h00")] <= config_data @[Router_Hw.scala 153:38]
      skip @[Router_Hw.scala 152:41]
    
  module Router_Hw_6 : 
    input clock : Clock
    input reset : UInt<1>
    output io : {flip in : {valid : UInt<1>, bits : UInt<64>, flip ready : UInt<1>, config : UInt<1>}[4], out : {valid : UInt<1>, bits : UInt<64>, flip ready : UInt<1>, config : UInt<1>}[5]}
    
    wire decomposed_input_ports_0 : {flip ready : UInt<1>, valid : UInt<1>, bits : UInt<64>}[4] @[Router_Hw.scala 167:57]
    node _T = bits(io.in[0].bits, 63, 0) @[Router_Hw.scala 174:35]
    decomposed_input_ports_0[0].bits <= _T @[Router_Hw.scala 173:53]
    decomposed_input_ports_0[0].valid <= io.in[0].valid @[Router_Hw.scala 175:54]
    io.in[0].ready <= decomposed_input_ports_0[0].ready @[Router_Hw.scala 178:33]
    node _T_1 = bits(io.in[1].bits, 63, 0) @[Router_Hw.scala 174:35]
    decomposed_input_ports_0[1].bits <= _T_1 @[Router_Hw.scala 173:53]
    decomposed_input_ports_0[1].valid <= io.in[1].valid @[Router_Hw.scala 175:54]
    io.in[1].ready <= decomposed_input_ports_0[1].ready @[Router_Hw.scala 178:33]
    node _T_2 = bits(io.in[2].bits, 63, 0) @[Router_Hw.scala 174:35]
    decomposed_input_ports_0[2].bits <= _T_2 @[Router_Hw.scala 173:53]
    decomposed_input_ports_0[2].valid <= io.in[2].valid @[Router_Hw.scala 175:54]
    io.in[2].ready <= decomposed_input_ports_0[2].ready @[Router_Hw.scala 178:33]
    node _T_3 = bits(io.in[3].bits, 63, 0) @[Router_Hw.scala 174:35]
    decomposed_input_ports_0[3].bits <= _T_3 @[Router_Hw.scala 173:53]
    decomposed_input_ports_0[3].valid <= io.in[3].valid @[Router_Hw.scala 175:54]
    io.in[3].ready <= decomposed_input_ports_0[3].ready @[Router_Hw.scala 178:33]
    wire decomposed_output_ports_0 : {flip ready : UInt<1>, valid : UInt<1>, bits : UInt<64>}[5] @[Router_Hw.scala 167:57]
    reg _T_4 : UInt<1>[1], clock @[Router_Hw.scala 183:29]
    decomposed_output_ports_0[0].ready <= _T_4[0] @[Router_Hw.scala 185:54]
    reg _T_5 : UInt<64>, clock @[Router_Hw.scala 187:28]
    _T_5 <= decomposed_output_ports_0[0].bits @[Router_Hw.scala 188:19]
    reg _T_6 : UInt<1>, clock @[Router_Hw.scala 189:29]
    _T_6 <= decomposed_output_ports_0[0].valid @[Router_Hw.scala 190:20]
    _T_4[0] <= io.out[0].ready @[Router_Hw.scala 210:32]
    io.out[0].bits <= _T_5 @[Router_Hw.scala 212:34]
    io.out[0].valid <= _T_6 @[Router_Hw.scala 213:35]
    io.out[0].config <= UInt<1>("h00") @[Router_Hw.scala 214:36]
    reg _T_7 : UInt<1>[1], clock @[Router_Hw.scala 183:29]
    decomposed_output_ports_0[1].ready <= _T_7[0] @[Router_Hw.scala 185:54]
    reg _T_8 : UInt<64>, clock @[Router_Hw.scala 187:28]
    _T_8 <= decomposed_output_ports_0[1].bits @[Router_Hw.scala 188:19]
    reg _T_9 : UInt<1>, clock @[Router_Hw.scala 189:29]
    _T_9 <= decomposed_output_ports_0[1].valid @[Router_Hw.scala 190:20]
    when io.in[0].config : @[Router_Hw.scala 195:33]
      _T_7[0] <= UInt<1>("h00") @[Router_Hw.scala 197:34]
      io.out[1].config <= io.in[0].config @[Router_Hw.scala 198:31]
      io.in[0].ready <= io.out[1].ready @[Router_Hw.scala 198:31]
      io.out[1].bits <= io.in[0].bits @[Router_Hw.scala 198:31]
      io.out[1].valid <= io.in[0].valid @[Router_Hw.scala 198:31]
      skip @[Router_Hw.scala 195:33]
    else : @[Router_Hw.scala 199:14]
      _T_7[0] <= io.out[1].ready @[Router_Hw.scala 201:34]
      io.out[1].bits <= _T_8 @[Router_Hw.scala 203:36]
      io.out[1].valid <= _T_9 @[Router_Hw.scala 204:37]
      io.out[1].config <= io.in[0].config @[Router_Hw.scala 205:38]
      skip @[Router_Hw.scala 199:14]
    reg _T_10 : UInt<1>[1], clock @[Router_Hw.scala 183:29]
    decomposed_output_ports_0[2].ready <= _T_10[0] @[Router_Hw.scala 185:54]
    reg _T_11 : UInt<64>, clock @[Router_Hw.scala 187:28]
    _T_11 <= decomposed_output_ports_0[2].bits @[Router_Hw.scala 188:19]
    reg _T_12 : UInt<1>, clock @[Router_Hw.scala 189:29]
    _T_12 <= decomposed_output_ports_0[2].valid @[Router_Hw.scala 190:20]
    _T_10[0] <= io.out[2].ready @[Router_Hw.scala 210:32]
    io.out[2].bits <= _T_11 @[Router_Hw.scala 212:34]
    io.out[2].valid <= _T_12 @[Router_Hw.scala 213:35]
    io.out[2].config <= UInt<1>("h00") @[Router_Hw.scala 214:36]
    reg _T_13 : UInt<1>[1], clock @[Router_Hw.scala 183:29]
    decomposed_output_ports_0[3].ready <= _T_13[0] @[Router_Hw.scala 185:54]
    reg _T_14 : UInt<64>, clock @[Router_Hw.scala 187:28]
    _T_14 <= decomposed_output_ports_0[3].bits @[Router_Hw.scala 188:19]
    reg _T_15 : UInt<1>, clock @[Router_Hw.scala 189:29]
    _T_15 <= decomposed_output_ports_0[3].valid @[Router_Hw.scala 190:20]
    _T_13[0] <= io.out[3].ready @[Router_Hw.scala 210:32]
    io.out[3].bits <= _T_14 @[Router_Hw.scala 212:34]
    io.out[3].valid <= _T_15 @[Router_Hw.scala 213:35]
    io.out[3].config <= UInt<1>("h00") @[Router_Hw.scala 214:36]
    reg _T_16 : UInt<1>[1], clock @[Router_Hw.scala 183:29]
    decomposed_output_ports_0[4].ready <= _T_16[0] @[Router_Hw.scala 185:54]
    reg _T_17 : UInt<64>, clock @[Router_Hw.scala 187:28]
    _T_17 <= decomposed_output_ports_0[4].bits @[Router_Hw.scala 188:19]
    reg _T_18 : UInt<1>, clock @[Router_Hw.scala 189:29]
    _T_18 <= decomposed_output_ports_0[4].valid @[Router_Hw.scala 190:20]
    _T_16[0] <= io.out[4].ready @[Router_Hw.scala 210:32]
    io.out[4].bits <= _T_17 @[Router_Hw.scala 212:34]
    io.out[4].valid <= _T_18 @[Router_Hw.scala 213:35]
    io.out[4].config <= UInt<1>("h00") @[Router_Hw.scala 214:36]
    wire config_wire : UInt<10> @[Router_Hw.scala 97:25]
    node _T_19 = bits(config_wire, 1, 0) @[Router_Hw.scala 105:28]
    node _T_20 = eq(UInt<2>("h03"), _T_19) @[Mux.scala 69:19]
    node _T_21 = mux(_T_20, decomposed_input_ports_0[3].bits, UInt<1>("h00")) @[Mux.scala 69:16]
    node _T_22 = eq(UInt<2>("h02"), _T_19) @[Mux.scala 69:19]
    node _T_23 = mux(_T_22, decomposed_input_ports_0[2].bits, _T_21) @[Mux.scala 69:16]
    node _T_24 = eq(UInt<1>("h01"), _T_19) @[Mux.scala 69:19]
    node _T_25 = mux(_T_24, decomposed_input_ports_0[1].bits, _T_23) @[Mux.scala 69:16]
    node _T_26 = eq(UInt<1>("h00"), _T_19) @[Mux.scala 69:19]
    node _T_27 = mux(_T_26, decomposed_input_ports_0[0].bits, _T_25) @[Mux.scala 69:16]
    decomposed_output_ports_0[0].bits <= _T_27 @[Router_Hw.scala 104:84]
    node _T_28 = bits(config_wire, 1, 0) @[Router_Hw.scala 107:28]
    node _T_29 = eq(UInt<2>("h03"), _T_28) @[Mux.scala 69:19]
    node _T_30 = mux(_T_29, decomposed_input_ports_0[3].valid, UInt<1>("h00")) @[Mux.scala 69:16]
    node _T_31 = eq(UInt<2>("h02"), _T_28) @[Mux.scala 69:19]
    node _T_32 = mux(_T_31, decomposed_input_ports_0[2].valid, _T_30) @[Mux.scala 69:16]
    node _T_33 = eq(UInt<1>("h01"), _T_28) @[Mux.scala 69:19]
    node _T_34 = mux(_T_33, decomposed_input_ports_0[1].valid, _T_32) @[Mux.scala 69:16]
    node _T_35 = eq(UInt<1>("h00"), _T_28) @[Mux.scala 69:19]
    node _T_36 = mux(_T_35, decomposed_input_ports_0[0].valid, _T_34) @[Mux.scala 69:16]
    decomposed_output_ports_0[0].valid <= _T_36 @[Router_Hw.scala 106:85]
    node _T_37 = bits(config_wire, 3, 2) @[Router_Hw.scala 105:28]
    node _T_38 = eq(UInt<2>("h03"), _T_37) @[Mux.scala 69:19]
    node _T_39 = mux(_T_38, decomposed_input_ports_0[3].bits, UInt<1>("h00")) @[Mux.scala 69:16]
    node _T_40 = eq(UInt<2>("h02"), _T_37) @[Mux.scala 69:19]
    node _T_41 = mux(_T_40, decomposed_input_ports_0[2].bits, _T_39) @[Mux.scala 69:16]
    node _T_42 = eq(UInt<1>("h01"), _T_37) @[Mux.scala 69:19]
    node _T_43 = mux(_T_42, decomposed_input_ports_0[1].bits, _T_41) @[Mux.scala 69:16]
    node _T_44 = eq(UInt<1>("h00"), _T_37) @[Mux.scala 69:19]
    node _T_45 = mux(_T_44, decomposed_input_ports_0[0].bits, _T_43) @[Mux.scala 69:16]
    decomposed_output_ports_0[1].bits <= _T_45 @[Router_Hw.scala 104:84]
    node _T_46 = bits(config_wire, 3, 2) @[Router_Hw.scala 107:28]
    node _T_47 = eq(UInt<2>("h03"), _T_46) @[Mux.scala 69:19]
    node _T_48 = mux(_T_47, decomposed_input_ports_0[3].valid, UInt<1>("h00")) @[Mux.scala 69:16]
    node _T_49 = eq(UInt<2>("h02"), _T_46) @[Mux.scala 69:19]
    node _T_50 = mux(_T_49, decomposed_input_ports_0[2].valid, _T_48) @[Mux.scala 69:16]
    node _T_51 = eq(UInt<1>("h01"), _T_46) @[Mux.scala 69:19]
    node _T_52 = mux(_T_51, decomposed_input_ports_0[1].valid, _T_50) @[Mux.scala 69:16]
    node _T_53 = eq(UInt<1>("h00"), _T_46) @[Mux.scala 69:19]
    node _T_54 = mux(_T_53, decomposed_input_ports_0[0].valid, _T_52) @[Mux.scala 69:16]
    decomposed_output_ports_0[1].valid <= _T_54 @[Router_Hw.scala 106:85]
    node _T_55 = bits(config_wire, 5, 4) @[Router_Hw.scala 105:28]
    node _T_56 = eq(UInt<2>("h03"), _T_55) @[Mux.scala 69:19]
    node _T_57 = mux(_T_56, decomposed_input_ports_0[3].bits, UInt<1>("h00")) @[Mux.scala 69:16]
    node _T_58 = eq(UInt<2>("h02"), _T_55) @[Mux.scala 69:19]
    node _T_59 = mux(_T_58, decomposed_input_ports_0[2].bits, _T_57) @[Mux.scala 69:16]
    node _T_60 = eq(UInt<1>("h01"), _T_55) @[Mux.scala 69:19]
    node _T_61 = mux(_T_60, decomposed_input_ports_0[1].bits, _T_59) @[Mux.scala 69:16]
    node _T_62 = eq(UInt<1>("h00"), _T_55) @[Mux.scala 69:19]
    node _T_63 = mux(_T_62, decomposed_input_ports_0[0].bits, _T_61) @[Mux.scala 69:16]
    decomposed_output_ports_0[2].bits <= _T_63 @[Router_Hw.scala 104:84]
    node _T_64 = bits(config_wire, 5, 4) @[Router_Hw.scala 107:28]
    node _T_65 = eq(UInt<2>("h03"), _T_64) @[Mux.scala 69:19]
    node _T_66 = mux(_T_65, decomposed_input_ports_0[3].valid, UInt<1>("h00")) @[Mux.scala 69:16]
    node _T_67 = eq(UInt<2>("h02"), _T_64) @[Mux.scala 69:19]
    node _T_68 = mux(_T_67, decomposed_input_ports_0[2].valid, _T_66) @[Mux.scala 69:16]
    node _T_69 = eq(UInt<1>("h01"), _T_64) @[Mux.scala 69:19]
    node _T_70 = mux(_T_69, decomposed_input_ports_0[1].valid, _T_68) @[Mux.scala 69:16]
    node _T_71 = eq(UInt<1>("h00"), _T_64) @[Mux.scala 69:19]
    node _T_72 = mux(_T_71, decomposed_input_ports_0[0].valid, _T_70) @[Mux.scala 69:16]
    decomposed_output_ports_0[2].valid <= _T_72 @[Router_Hw.scala 106:85]
    node _T_73 = bits(config_wire, 7, 6) @[Router_Hw.scala 105:28]
    node _T_74 = eq(UInt<2>("h03"), _T_73) @[Mux.scala 69:19]
    node _T_75 = mux(_T_74, decomposed_input_ports_0[3].bits, UInt<1>("h00")) @[Mux.scala 69:16]
    node _T_76 = eq(UInt<2>("h02"), _T_73) @[Mux.scala 69:19]
    node _T_77 = mux(_T_76, decomposed_input_ports_0[2].bits, _T_75) @[Mux.scala 69:16]
    node _T_78 = eq(UInt<1>("h01"), _T_73) @[Mux.scala 69:19]
    node _T_79 = mux(_T_78, decomposed_input_ports_0[1].bits, _T_77) @[Mux.scala 69:16]
    node _T_80 = eq(UInt<1>("h00"), _T_73) @[Mux.scala 69:19]
    node _T_81 = mux(_T_80, decomposed_input_ports_0[0].bits, _T_79) @[Mux.scala 69:16]
    decomposed_output_ports_0[3].bits <= _T_81 @[Router_Hw.scala 104:84]
    node _T_82 = bits(config_wire, 7, 6) @[Router_Hw.scala 107:28]
    node _T_83 = eq(UInt<2>("h03"), _T_82) @[Mux.scala 69:19]
    node _T_84 = mux(_T_83, decomposed_input_ports_0[3].valid, UInt<1>("h00")) @[Mux.scala 69:16]
    node _T_85 = eq(UInt<2>("h02"), _T_82) @[Mux.scala 69:19]
    node _T_86 = mux(_T_85, decomposed_input_ports_0[2].valid, _T_84) @[Mux.scala 69:16]
    node _T_87 = eq(UInt<1>("h01"), _T_82) @[Mux.scala 69:19]
    node _T_88 = mux(_T_87, decomposed_input_ports_0[1].valid, _T_86) @[Mux.scala 69:16]
    node _T_89 = eq(UInt<1>("h00"), _T_82) @[Mux.scala 69:19]
    node _T_90 = mux(_T_89, decomposed_input_ports_0[0].valid, _T_88) @[Mux.scala 69:16]
    decomposed_output_ports_0[3].valid <= _T_90 @[Router_Hw.scala 106:85]
    node _T_91 = bits(config_wire, 9, 8) @[Router_Hw.scala 105:28]
    node _T_92 = eq(UInt<2>("h03"), _T_91) @[Mux.scala 69:19]
    node _T_93 = mux(_T_92, decomposed_input_ports_0[3].bits, UInt<1>("h00")) @[Mux.scala 69:16]
    node _T_94 = eq(UInt<2>("h02"), _T_91) @[Mux.scala 69:19]
    node _T_95 = mux(_T_94, decomposed_input_ports_0[2].bits, _T_93) @[Mux.scala 69:16]
    node _T_96 = eq(UInt<1>("h01"), _T_91) @[Mux.scala 69:19]
    node _T_97 = mux(_T_96, decomposed_input_ports_0[1].bits, _T_95) @[Mux.scala 69:16]
    node _T_98 = eq(UInt<1>("h00"), _T_91) @[Mux.scala 69:19]
    node _T_99 = mux(_T_98, decomposed_input_ports_0[0].bits, _T_97) @[Mux.scala 69:16]
    decomposed_output_ports_0[4].bits <= _T_99 @[Router_Hw.scala 104:84]
    node _T_100 = bits(config_wire, 9, 8) @[Router_Hw.scala 107:28]
    node _T_101 = eq(UInt<2>("h03"), _T_100) @[Mux.scala 69:19]
    node _T_102 = mux(_T_101, decomposed_input_ports_0[3].valid, UInt<1>("h00")) @[Mux.scala 69:16]
    node _T_103 = eq(UInt<2>("h02"), _T_100) @[Mux.scala 69:19]
    node _T_104 = mux(_T_103, decomposed_input_ports_0[2].valid, _T_102) @[Mux.scala 69:16]
    node _T_105 = eq(UInt<1>("h01"), _T_100) @[Mux.scala 69:19]
    node _T_106 = mux(_T_105, decomposed_input_ports_0[1].valid, _T_104) @[Mux.scala 69:16]
    node _T_107 = eq(UInt<1>("h00"), _T_100) @[Mux.scala 69:19]
    node _T_108 = mux(_T_107, decomposed_input_ports_0[0].valid, _T_106) @[Mux.scala 69:16]
    decomposed_output_ports_0[4].valid <= _T_108 @[Router_Hw.scala 106:85]
    node _T_109 = bits(config_wire, 1, 0) @[Router_Hw.scala 113:22]
    node _T_110 = eq(_T_109, UInt<1>("h00")) @[Router_Hw.scala 113:53]
    node _T_111 = mux(_T_110, decomposed_output_ports_0[0].ready, UInt<1>("h01")) @[Router_Hw.scala 113:10]
    node _T_112 = bits(config_wire, 3, 2) @[Router_Hw.scala 113:22]
    node _T_113 = eq(_T_112, UInt<1>("h00")) @[Router_Hw.scala 113:53]
    node _T_114 = mux(_T_113, decomposed_output_ports_0[1].ready, UInt<1>("h01")) @[Router_Hw.scala 113:10]
    node _T_115 = bits(config_wire, 5, 4) @[Router_Hw.scala 113:22]
    node _T_116 = eq(_T_115, UInt<1>("h00")) @[Router_Hw.scala 113:53]
    node _T_117 = mux(_T_116, decomposed_output_ports_0[2].ready, UInt<1>("h01")) @[Router_Hw.scala 113:10]
    node _T_118 = bits(config_wire, 7, 6) @[Router_Hw.scala 113:22]
    node _T_119 = eq(_T_118, UInt<1>("h00")) @[Router_Hw.scala 113:53]
    node _T_120 = mux(_T_119, decomposed_output_ports_0[3].ready, UInt<1>("h01")) @[Router_Hw.scala 113:10]
    node _T_121 = bits(config_wire, 9, 8) @[Router_Hw.scala 113:22]
    node _T_122 = eq(_T_121, UInt<1>("h00")) @[Router_Hw.scala 113:53]
    node _T_123 = mux(_T_122, decomposed_output_ports_0[4].ready, UInt<1>("h01")) @[Router_Hw.scala 113:10]
    node _T_124 = and(_T_111, _T_114) @[Router_Hw.scala 116:99]
    node _T_125 = and(_T_124, _T_117) @[Router_Hw.scala 116:99]
    node _T_126 = and(_T_125, _T_120) @[Router_Hw.scala 116:99]
    node _T_127 = and(_T_126, _T_123) @[Router_Hw.scala 116:99]
    decomposed_input_ports_0[0].ready <= _T_127 @[Router_Hw.scala 116:73]
    node _T_128 = bits(config_wire, 1, 0) @[Router_Hw.scala 113:22]
    node _T_129 = eq(_T_128, UInt<1>("h01")) @[Router_Hw.scala 113:53]
    node _T_130 = mux(_T_129, decomposed_output_ports_0[0].ready, UInt<1>("h01")) @[Router_Hw.scala 113:10]
    node _T_131 = bits(config_wire, 3, 2) @[Router_Hw.scala 113:22]
    node _T_132 = eq(_T_131, UInt<1>("h01")) @[Router_Hw.scala 113:53]
    node _T_133 = mux(_T_132, decomposed_output_ports_0[1].ready, UInt<1>("h01")) @[Router_Hw.scala 113:10]
    node _T_134 = bits(config_wire, 5, 4) @[Router_Hw.scala 113:22]
    node _T_135 = eq(_T_134, UInt<1>("h01")) @[Router_Hw.scala 113:53]
    node _T_136 = mux(_T_135, decomposed_output_ports_0[2].ready, UInt<1>("h01")) @[Router_Hw.scala 113:10]
    node _T_137 = bits(config_wire, 7, 6) @[Router_Hw.scala 113:22]
    node _T_138 = eq(_T_137, UInt<1>("h01")) @[Router_Hw.scala 113:53]
    node _T_139 = mux(_T_138, decomposed_output_ports_0[3].ready, UInt<1>("h01")) @[Router_Hw.scala 113:10]
    node _T_140 = bits(config_wire, 9, 8) @[Router_Hw.scala 113:22]
    node _T_141 = eq(_T_140, UInt<1>("h01")) @[Router_Hw.scala 113:53]
    node _T_142 = mux(_T_141, decomposed_output_ports_0[4].ready, UInt<1>("h01")) @[Router_Hw.scala 113:10]
    node _T_143 = and(_T_130, _T_133) @[Router_Hw.scala 116:99]
    node _T_144 = and(_T_143, _T_136) @[Router_Hw.scala 116:99]
    node _T_145 = and(_T_144, _T_139) @[Router_Hw.scala 116:99]
    node _T_146 = and(_T_145, _T_142) @[Router_Hw.scala 116:99]
    decomposed_input_ports_0[1].ready <= _T_146 @[Router_Hw.scala 116:73]
    node _T_147 = bits(config_wire, 1, 0) @[Router_Hw.scala 113:22]
    node _T_148 = eq(_T_147, UInt<2>("h02")) @[Router_Hw.scala 113:53]
    node _T_149 = mux(_T_148, decomposed_output_ports_0[0].ready, UInt<1>("h01")) @[Router_Hw.scala 113:10]
    node _T_150 = bits(config_wire, 3, 2) @[Router_Hw.scala 113:22]
    node _T_151 = eq(_T_150, UInt<2>("h02")) @[Router_Hw.scala 113:53]
    node _T_152 = mux(_T_151, decomposed_output_ports_0[1].ready, UInt<1>("h01")) @[Router_Hw.scala 113:10]
    node _T_153 = bits(config_wire, 5, 4) @[Router_Hw.scala 113:22]
    node _T_154 = eq(_T_153, UInt<2>("h02")) @[Router_Hw.scala 113:53]
    node _T_155 = mux(_T_154, decomposed_output_ports_0[2].ready, UInt<1>("h01")) @[Router_Hw.scala 113:10]
    node _T_156 = bits(config_wire, 7, 6) @[Router_Hw.scala 113:22]
    node _T_157 = eq(_T_156, UInt<2>("h02")) @[Router_Hw.scala 113:53]
    node _T_158 = mux(_T_157, decomposed_output_ports_0[3].ready, UInt<1>("h01")) @[Router_Hw.scala 113:10]
    node _T_159 = bits(config_wire, 9, 8) @[Router_Hw.scala 113:22]
    node _T_160 = eq(_T_159, UInt<2>("h02")) @[Router_Hw.scala 113:53]
    node _T_161 = mux(_T_160, decomposed_output_ports_0[4].ready, UInt<1>("h01")) @[Router_Hw.scala 113:10]
    node _T_162 = and(_T_149, _T_152) @[Router_Hw.scala 116:99]
    node _T_163 = and(_T_162, _T_155) @[Router_Hw.scala 116:99]
    node _T_164 = and(_T_163, _T_158) @[Router_Hw.scala 116:99]
    node _T_165 = and(_T_164, _T_161) @[Router_Hw.scala 116:99]
    decomposed_input_ports_0[2].ready <= _T_165 @[Router_Hw.scala 116:73]
    node _T_166 = bits(config_wire, 1, 0) @[Router_Hw.scala 113:22]
    node _T_167 = eq(_T_166, UInt<2>("h03")) @[Router_Hw.scala 113:53]
    node _T_168 = mux(_T_167, decomposed_output_ports_0[0].ready, UInt<1>("h01")) @[Router_Hw.scala 113:10]
    node _T_169 = bits(config_wire, 3, 2) @[Router_Hw.scala 113:22]
    node _T_170 = eq(_T_169, UInt<2>("h03")) @[Router_Hw.scala 113:53]
    node _T_171 = mux(_T_170, decomposed_output_ports_0[1].ready, UInt<1>("h01")) @[Router_Hw.scala 113:10]
    node _T_172 = bits(config_wire, 5, 4) @[Router_Hw.scala 113:22]
    node _T_173 = eq(_T_172, UInt<2>("h03")) @[Router_Hw.scala 113:53]
    node _T_174 = mux(_T_173, decomposed_output_ports_0[2].ready, UInt<1>("h01")) @[Router_Hw.scala 113:10]
    node _T_175 = bits(config_wire, 7, 6) @[Router_Hw.scala 113:22]
    node _T_176 = eq(_T_175, UInt<2>("h03")) @[Router_Hw.scala 113:53]
    node _T_177 = mux(_T_176, decomposed_output_ports_0[3].ready, UInt<1>("h01")) @[Router_Hw.scala 113:10]
    node _T_178 = bits(config_wire, 9, 8) @[Router_Hw.scala 113:22]
    node _T_179 = eq(_T_178, UInt<2>("h03")) @[Router_Hw.scala 113:53]
    node _T_180 = mux(_T_179, decomposed_output_ports_0[4].ready, UInt<1>("h01")) @[Router_Hw.scala 113:10]
    node _T_181 = and(_T_168, _T_171) @[Router_Hw.scala 116:99]
    node _T_182 = and(_T_181, _T_174) @[Router_Hw.scala 116:99]
    node _T_183 = and(_T_182, _T_177) @[Router_Hw.scala 116:99]
    node _T_184 = and(_T_183, _T_180) @[Router_Hw.scala 116:99]
    decomposed_input_ports_0[3].ready <= _T_184 @[Router_Hw.scala 116:73]
    wire _T_185 : UInt<10>[1] @[Router_Hw.scala 140:45]
    _T_185[0] <= UInt<10>("h00") @[Router_Hw.scala 140:45]
    reg config_register_file : UInt<10>[1], clock with : (reset => (reset, _T_185)) @[Router_Hw.scala 140:37]
    node _T_186 = bits(config_register_file[0], 9, 0) @[Router_Hw.scala 141:55]
    config_wire <= _T_186 @[Router_Hw.scala 141:15]
    node config_module_id = bits(io.in[0].bits, 63, 59) @[Router_Hw.scala 148:44]
    node module_id_match = eq(config_module_id, UInt<4>("h0a")) @[Router_Hw.scala 149:49]
    node config_idx = bits(io.in[0].bits, 58, 58) @[Router_Hw.scala 150:38]
    node config_data = bits(io.in[0].bits, 9, 0) @[Router_Hw.scala 151:39]
    node _T_187 = and(io.in[0].config, module_id_match) @[Router_Hw.scala 152:22]
    when _T_187 : @[Router_Hw.scala 152:41]
      config_register_file[UInt<1>("h00")] <= config_data @[Router_Hw.scala 153:38]
      skip @[Router_Hw.scala 152:41]
    
  module Router_Hw_7 : 
    input clock : Clock
    input reset : UInt<1>
    output io : {flip in : {valid : UInt<1>, bits : UInt<64>, flip ready : UInt<1>, config : UInt<1>}[4], out : {valid : UInt<1>, bits : UInt<64>, flip ready : UInt<1>, config : UInt<1>}[5]}
    
    wire decomposed_input_ports_0 : {flip ready : UInt<1>, valid : UInt<1>, bits : UInt<64>}[4] @[Router_Hw.scala 167:57]
    node _T = bits(io.in[0].bits, 63, 0) @[Router_Hw.scala 174:35]
    decomposed_input_ports_0[0].bits <= _T @[Router_Hw.scala 173:53]
    decomposed_input_ports_0[0].valid <= io.in[0].valid @[Router_Hw.scala 175:54]
    io.in[0].ready <= decomposed_input_ports_0[0].ready @[Router_Hw.scala 178:33]
    node _T_1 = bits(io.in[1].bits, 63, 0) @[Router_Hw.scala 174:35]
    decomposed_input_ports_0[1].bits <= _T_1 @[Router_Hw.scala 173:53]
    decomposed_input_ports_0[1].valid <= io.in[1].valid @[Router_Hw.scala 175:54]
    io.in[1].ready <= decomposed_input_ports_0[1].ready @[Router_Hw.scala 178:33]
    node _T_2 = bits(io.in[2].bits, 63, 0) @[Router_Hw.scala 174:35]
    decomposed_input_ports_0[2].bits <= _T_2 @[Router_Hw.scala 173:53]
    decomposed_input_ports_0[2].valid <= io.in[2].valid @[Router_Hw.scala 175:54]
    io.in[2].ready <= decomposed_input_ports_0[2].ready @[Router_Hw.scala 178:33]
    node _T_3 = bits(io.in[3].bits, 63, 0) @[Router_Hw.scala 174:35]
    decomposed_input_ports_0[3].bits <= _T_3 @[Router_Hw.scala 173:53]
    decomposed_input_ports_0[3].valid <= io.in[3].valid @[Router_Hw.scala 175:54]
    io.in[3].ready <= decomposed_input_ports_0[3].ready @[Router_Hw.scala 178:33]
    wire decomposed_output_ports_0 : {flip ready : UInt<1>, valid : UInt<1>, bits : UInt<64>}[5] @[Router_Hw.scala 167:57]
    reg _T_4 : UInt<1>[1], clock @[Router_Hw.scala 183:29]
    decomposed_output_ports_0[0].ready <= _T_4[0] @[Router_Hw.scala 185:54]
    reg _T_5 : UInt<64>, clock @[Router_Hw.scala 187:28]
    _T_5 <= decomposed_output_ports_0[0].bits @[Router_Hw.scala 188:19]
    reg _T_6 : UInt<1>, clock @[Router_Hw.scala 189:29]
    _T_6 <= decomposed_output_ports_0[0].valid @[Router_Hw.scala 190:20]
    _T_4[0] <= io.out[0].ready @[Router_Hw.scala 210:32]
    io.out[0].bits <= _T_5 @[Router_Hw.scala 212:34]
    io.out[0].valid <= _T_6 @[Router_Hw.scala 213:35]
    io.out[0].config <= UInt<1>("h00") @[Router_Hw.scala 214:36]
    reg _T_7 : UInt<1>[1], clock @[Router_Hw.scala 183:29]
    decomposed_output_ports_0[1].ready <= _T_7[0] @[Router_Hw.scala 185:54]
    reg _T_8 : UInt<64>, clock @[Router_Hw.scala 187:28]
    _T_8 <= decomposed_output_ports_0[1].bits @[Router_Hw.scala 188:19]
    reg _T_9 : UInt<1>, clock @[Router_Hw.scala 189:29]
    _T_9 <= decomposed_output_ports_0[1].valid @[Router_Hw.scala 190:20]
    _T_7[0] <= io.out[1].ready @[Router_Hw.scala 210:32]
    io.out[1].bits <= _T_8 @[Router_Hw.scala 212:34]
    io.out[1].valid <= _T_9 @[Router_Hw.scala 213:35]
    io.out[1].config <= UInt<1>("h00") @[Router_Hw.scala 214:36]
    reg _T_10 : UInt<1>[1], clock @[Router_Hw.scala 183:29]
    decomposed_output_ports_0[2].ready <= _T_10[0] @[Router_Hw.scala 185:54]
    reg _T_11 : UInt<64>, clock @[Router_Hw.scala 187:28]
    _T_11 <= decomposed_output_ports_0[2].bits @[Router_Hw.scala 188:19]
    reg _T_12 : UInt<1>, clock @[Router_Hw.scala 189:29]
    _T_12 <= decomposed_output_ports_0[2].valid @[Router_Hw.scala 190:20]
    _T_10[0] <= io.out[2].ready @[Router_Hw.scala 210:32]
    io.out[2].bits <= _T_11 @[Router_Hw.scala 212:34]
    io.out[2].valid <= _T_12 @[Router_Hw.scala 213:35]
    io.out[2].config <= UInt<1>("h00") @[Router_Hw.scala 214:36]
    reg _T_13 : UInt<1>[1], clock @[Router_Hw.scala 183:29]
    decomposed_output_ports_0[3].ready <= _T_13[0] @[Router_Hw.scala 185:54]
    reg _T_14 : UInt<64>, clock @[Router_Hw.scala 187:28]
    _T_14 <= decomposed_output_ports_0[3].bits @[Router_Hw.scala 188:19]
    reg _T_15 : UInt<1>, clock @[Router_Hw.scala 189:29]
    _T_15 <= decomposed_output_ports_0[3].valid @[Router_Hw.scala 190:20]
    _T_13[0] <= io.out[3].ready @[Router_Hw.scala 210:32]
    io.out[3].bits <= _T_14 @[Router_Hw.scala 212:34]
    io.out[3].valid <= _T_15 @[Router_Hw.scala 213:35]
    io.out[3].config <= UInt<1>("h00") @[Router_Hw.scala 214:36]
    reg _T_16 : UInt<1>[1], clock @[Router_Hw.scala 183:29]
    decomposed_output_ports_0[4].ready <= _T_16[0] @[Router_Hw.scala 185:54]
    reg _T_17 : UInt<64>, clock @[Router_Hw.scala 187:28]
    _T_17 <= decomposed_output_ports_0[4].bits @[Router_Hw.scala 188:19]
    reg _T_18 : UInt<1>, clock @[Router_Hw.scala 189:29]
    _T_18 <= decomposed_output_ports_0[4].valid @[Router_Hw.scala 190:20]
    when io.in[2].config : @[Router_Hw.scala 195:33]
      _T_16[0] <= UInt<1>("h00") @[Router_Hw.scala 197:34]
      io.out[4].config <= io.in[2].config @[Router_Hw.scala 198:31]
      io.in[2].ready <= io.out[4].ready @[Router_Hw.scala 198:31]
      io.out[4].bits <= io.in[2].bits @[Router_Hw.scala 198:31]
      io.out[4].valid <= io.in[2].valid @[Router_Hw.scala 198:31]
      skip @[Router_Hw.scala 195:33]
    else : @[Router_Hw.scala 199:14]
      _T_16[0] <= io.out[4].ready @[Router_Hw.scala 201:34]
      io.out[4].bits <= _T_17 @[Router_Hw.scala 203:36]
      io.out[4].valid <= _T_18 @[Router_Hw.scala 204:37]
      io.out[4].config <= io.in[2].config @[Router_Hw.scala 205:38]
      skip @[Router_Hw.scala 199:14]
    wire config_wire : UInt<10> @[Router_Hw.scala 97:25]
    node _T_19 = bits(config_wire, 1, 0) @[Router_Hw.scala 105:28]
    node _T_20 = eq(UInt<2>("h03"), _T_19) @[Mux.scala 69:19]
    node _T_21 = mux(_T_20, decomposed_input_ports_0[3].bits, UInt<1>("h00")) @[Mux.scala 69:16]
    node _T_22 = eq(UInt<2>("h02"), _T_19) @[Mux.scala 69:19]
    node _T_23 = mux(_T_22, decomposed_input_ports_0[2].bits, _T_21) @[Mux.scala 69:16]
    node _T_24 = eq(UInt<1>("h01"), _T_19) @[Mux.scala 69:19]
    node _T_25 = mux(_T_24, decomposed_input_ports_0[1].bits, _T_23) @[Mux.scala 69:16]
    node _T_26 = eq(UInt<1>("h00"), _T_19) @[Mux.scala 69:19]
    node _T_27 = mux(_T_26, decomposed_input_ports_0[0].bits, _T_25) @[Mux.scala 69:16]
    decomposed_output_ports_0[0].bits <= _T_27 @[Router_Hw.scala 104:84]
    node _T_28 = bits(config_wire, 1, 0) @[Router_Hw.scala 107:28]
    node _T_29 = eq(UInt<2>("h03"), _T_28) @[Mux.scala 69:19]
    node _T_30 = mux(_T_29, decomposed_input_ports_0[3].valid, UInt<1>("h00")) @[Mux.scala 69:16]
    node _T_31 = eq(UInt<2>("h02"), _T_28) @[Mux.scala 69:19]
    node _T_32 = mux(_T_31, decomposed_input_ports_0[2].valid, _T_30) @[Mux.scala 69:16]
    node _T_33 = eq(UInt<1>("h01"), _T_28) @[Mux.scala 69:19]
    node _T_34 = mux(_T_33, decomposed_input_ports_0[1].valid, _T_32) @[Mux.scala 69:16]
    node _T_35 = eq(UInt<1>("h00"), _T_28) @[Mux.scala 69:19]
    node _T_36 = mux(_T_35, decomposed_input_ports_0[0].valid, _T_34) @[Mux.scala 69:16]
    decomposed_output_ports_0[0].valid <= _T_36 @[Router_Hw.scala 106:85]
    node _T_37 = bits(config_wire, 3, 2) @[Router_Hw.scala 105:28]
    node _T_38 = eq(UInt<2>("h03"), _T_37) @[Mux.scala 69:19]
    node _T_39 = mux(_T_38, decomposed_input_ports_0[3].bits, UInt<1>("h00")) @[Mux.scala 69:16]
    node _T_40 = eq(UInt<2>("h02"), _T_37) @[Mux.scala 69:19]
    node _T_41 = mux(_T_40, decomposed_input_ports_0[2].bits, _T_39) @[Mux.scala 69:16]
    node _T_42 = eq(UInt<1>("h01"), _T_37) @[Mux.scala 69:19]
    node _T_43 = mux(_T_42, decomposed_input_ports_0[1].bits, _T_41) @[Mux.scala 69:16]
    node _T_44 = eq(UInt<1>("h00"), _T_37) @[Mux.scala 69:19]
    node _T_45 = mux(_T_44, decomposed_input_ports_0[0].bits, _T_43) @[Mux.scala 69:16]
    decomposed_output_ports_0[1].bits <= _T_45 @[Router_Hw.scala 104:84]
    node _T_46 = bits(config_wire, 3, 2) @[Router_Hw.scala 107:28]
    node _T_47 = eq(UInt<2>("h03"), _T_46) @[Mux.scala 69:19]
    node _T_48 = mux(_T_47, decomposed_input_ports_0[3].valid, UInt<1>("h00")) @[Mux.scala 69:16]
    node _T_49 = eq(UInt<2>("h02"), _T_46) @[Mux.scala 69:19]
    node _T_50 = mux(_T_49, decomposed_input_ports_0[2].valid, _T_48) @[Mux.scala 69:16]
    node _T_51 = eq(UInt<1>("h01"), _T_46) @[Mux.scala 69:19]
    node _T_52 = mux(_T_51, decomposed_input_ports_0[1].valid, _T_50) @[Mux.scala 69:16]
    node _T_53 = eq(UInt<1>("h00"), _T_46) @[Mux.scala 69:19]
    node _T_54 = mux(_T_53, decomposed_input_ports_0[0].valid, _T_52) @[Mux.scala 69:16]
    decomposed_output_ports_0[1].valid <= _T_54 @[Router_Hw.scala 106:85]
    node _T_55 = bits(config_wire, 5, 4) @[Router_Hw.scala 105:28]
    node _T_56 = eq(UInt<2>("h03"), _T_55) @[Mux.scala 69:19]
    node _T_57 = mux(_T_56, decomposed_input_ports_0[3].bits, UInt<1>("h00")) @[Mux.scala 69:16]
    node _T_58 = eq(UInt<2>("h02"), _T_55) @[Mux.scala 69:19]
    node _T_59 = mux(_T_58, decomposed_input_ports_0[2].bits, _T_57) @[Mux.scala 69:16]
    node _T_60 = eq(UInt<1>("h01"), _T_55) @[Mux.scala 69:19]
    node _T_61 = mux(_T_60, decomposed_input_ports_0[1].bits, _T_59) @[Mux.scala 69:16]
    node _T_62 = eq(UInt<1>("h00"), _T_55) @[Mux.scala 69:19]
    node _T_63 = mux(_T_62, decomposed_input_ports_0[0].bits, _T_61) @[Mux.scala 69:16]
    decomposed_output_ports_0[2].bits <= _T_63 @[Router_Hw.scala 104:84]
    node _T_64 = bits(config_wire, 5, 4) @[Router_Hw.scala 107:28]
    node _T_65 = eq(UInt<2>("h03"), _T_64) @[Mux.scala 69:19]
    node _T_66 = mux(_T_65, decomposed_input_ports_0[3].valid, UInt<1>("h00")) @[Mux.scala 69:16]
    node _T_67 = eq(UInt<2>("h02"), _T_64) @[Mux.scala 69:19]
    node _T_68 = mux(_T_67, decomposed_input_ports_0[2].valid, _T_66) @[Mux.scala 69:16]
    node _T_69 = eq(UInt<1>("h01"), _T_64) @[Mux.scala 69:19]
    node _T_70 = mux(_T_69, decomposed_input_ports_0[1].valid, _T_68) @[Mux.scala 69:16]
    node _T_71 = eq(UInt<1>("h00"), _T_64) @[Mux.scala 69:19]
    node _T_72 = mux(_T_71, decomposed_input_ports_0[0].valid, _T_70) @[Mux.scala 69:16]
    decomposed_output_ports_0[2].valid <= _T_72 @[Router_Hw.scala 106:85]
    node _T_73 = bits(config_wire, 7, 6) @[Router_Hw.scala 105:28]
    node _T_74 = eq(UInt<2>("h03"), _T_73) @[Mux.scala 69:19]
    node _T_75 = mux(_T_74, decomposed_input_ports_0[3].bits, UInt<1>("h00")) @[Mux.scala 69:16]
    node _T_76 = eq(UInt<2>("h02"), _T_73) @[Mux.scala 69:19]
    node _T_77 = mux(_T_76, decomposed_input_ports_0[2].bits, _T_75) @[Mux.scala 69:16]
    node _T_78 = eq(UInt<1>("h01"), _T_73) @[Mux.scala 69:19]
    node _T_79 = mux(_T_78, decomposed_input_ports_0[1].bits, _T_77) @[Mux.scala 69:16]
    node _T_80 = eq(UInt<1>("h00"), _T_73) @[Mux.scala 69:19]
    node _T_81 = mux(_T_80, decomposed_input_ports_0[0].bits, _T_79) @[Mux.scala 69:16]
    decomposed_output_ports_0[3].bits <= _T_81 @[Router_Hw.scala 104:84]
    node _T_82 = bits(config_wire, 7, 6) @[Router_Hw.scala 107:28]
    node _T_83 = eq(UInt<2>("h03"), _T_82) @[Mux.scala 69:19]
    node _T_84 = mux(_T_83, decomposed_input_ports_0[3].valid, UInt<1>("h00")) @[Mux.scala 69:16]
    node _T_85 = eq(UInt<2>("h02"), _T_82) @[Mux.scala 69:19]
    node _T_86 = mux(_T_85, decomposed_input_ports_0[2].valid, _T_84) @[Mux.scala 69:16]
    node _T_87 = eq(UInt<1>("h01"), _T_82) @[Mux.scala 69:19]
    node _T_88 = mux(_T_87, decomposed_input_ports_0[1].valid, _T_86) @[Mux.scala 69:16]
    node _T_89 = eq(UInt<1>("h00"), _T_82) @[Mux.scala 69:19]
    node _T_90 = mux(_T_89, decomposed_input_ports_0[0].valid, _T_88) @[Mux.scala 69:16]
    decomposed_output_ports_0[3].valid <= _T_90 @[Router_Hw.scala 106:85]
    node _T_91 = bits(config_wire, 9, 8) @[Router_Hw.scala 105:28]
    node _T_92 = eq(UInt<2>("h03"), _T_91) @[Mux.scala 69:19]
    node _T_93 = mux(_T_92, decomposed_input_ports_0[3].bits, UInt<1>("h00")) @[Mux.scala 69:16]
    node _T_94 = eq(UInt<2>("h02"), _T_91) @[Mux.scala 69:19]
    node _T_95 = mux(_T_94, decomposed_input_ports_0[2].bits, _T_93) @[Mux.scala 69:16]
    node _T_96 = eq(UInt<1>("h01"), _T_91) @[Mux.scala 69:19]
    node _T_97 = mux(_T_96, decomposed_input_ports_0[1].bits, _T_95) @[Mux.scala 69:16]
    node _T_98 = eq(UInt<1>("h00"), _T_91) @[Mux.scala 69:19]
    node _T_99 = mux(_T_98, decomposed_input_ports_0[0].bits, _T_97) @[Mux.scala 69:16]
    decomposed_output_ports_0[4].bits <= _T_99 @[Router_Hw.scala 104:84]
    node _T_100 = bits(config_wire, 9, 8) @[Router_Hw.scala 107:28]
    node _T_101 = eq(UInt<2>("h03"), _T_100) @[Mux.scala 69:19]
    node _T_102 = mux(_T_101, decomposed_input_ports_0[3].valid, UInt<1>("h00")) @[Mux.scala 69:16]
    node _T_103 = eq(UInt<2>("h02"), _T_100) @[Mux.scala 69:19]
    node _T_104 = mux(_T_103, decomposed_input_ports_0[2].valid, _T_102) @[Mux.scala 69:16]
    node _T_105 = eq(UInt<1>("h01"), _T_100) @[Mux.scala 69:19]
    node _T_106 = mux(_T_105, decomposed_input_ports_0[1].valid, _T_104) @[Mux.scala 69:16]
    node _T_107 = eq(UInt<1>("h00"), _T_100) @[Mux.scala 69:19]
    node _T_108 = mux(_T_107, decomposed_input_ports_0[0].valid, _T_106) @[Mux.scala 69:16]
    decomposed_output_ports_0[4].valid <= _T_108 @[Router_Hw.scala 106:85]
    node _T_109 = bits(config_wire, 1, 0) @[Router_Hw.scala 113:22]
    node _T_110 = eq(_T_109, UInt<1>("h00")) @[Router_Hw.scala 113:53]
    node _T_111 = mux(_T_110, decomposed_output_ports_0[0].ready, UInt<1>("h01")) @[Router_Hw.scala 113:10]
    node _T_112 = bits(config_wire, 3, 2) @[Router_Hw.scala 113:22]
    node _T_113 = eq(_T_112, UInt<1>("h00")) @[Router_Hw.scala 113:53]
    node _T_114 = mux(_T_113, decomposed_output_ports_0[1].ready, UInt<1>("h01")) @[Router_Hw.scala 113:10]
    node _T_115 = bits(config_wire, 5, 4) @[Router_Hw.scala 113:22]
    node _T_116 = eq(_T_115, UInt<1>("h00")) @[Router_Hw.scala 113:53]
    node _T_117 = mux(_T_116, decomposed_output_ports_0[2].ready, UInt<1>("h01")) @[Router_Hw.scala 113:10]
    node _T_118 = bits(config_wire, 7, 6) @[Router_Hw.scala 113:22]
    node _T_119 = eq(_T_118, UInt<1>("h00")) @[Router_Hw.scala 113:53]
    node _T_120 = mux(_T_119, decomposed_output_ports_0[3].ready, UInt<1>("h01")) @[Router_Hw.scala 113:10]
    node _T_121 = bits(config_wire, 9, 8) @[Router_Hw.scala 113:22]
    node _T_122 = eq(_T_121, UInt<1>("h00")) @[Router_Hw.scala 113:53]
    node _T_123 = mux(_T_122, decomposed_output_ports_0[4].ready, UInt<1>("h01")) @[Router_Hw.scala 113:10]
    node _T_124 = and(_T_111, _T_114) @[Router_Hw.scala 116:99]
    node _T_125 = and(_T_124, _T_117) @[Router_Hw.scala 116:99]
    node _T_126 = and(_T_125, _T_120) @[Router_Hw.scala 116:99]
    node _T_127 = and(_T_126, _T_123) @[Router_Hw.scala 116:99]
    decomposed_input_ports_0[0].ready <= _T_127 @[Router_Hw.scala 116:73]
    node _T_128 = bits(config_wire, 1, 0) @[Router_Hw.scala 113:22]
    node _T_129 = eq(_T_128, UInt<1>("h01")) @[Router_Hw.scala 113:53]
    node _T_130 = mux(_T_129, decomposed_output_ports_0[0].ready, UInt<1>("h01")) @[Router_Hw.scala 113:10]
    node _T_131 = bits(config_wire, 3, 2) @[Router_Hw.scala 113:22]
    node _T_132 = eq(_T_131, UInt<1>("h01")) @[Router_Hw.scala 113:53]
    node _T_133 = mux(_T_132, decomposed_output_ports_0[1].ready, UInt<1>("h01")) @[Router_Hw.scala 113:10]
    node _T_134 = bits(config_wire, 5, 4) @[Router_Hw.scala 113:22]
    node _T_135 = eq(_T_134, UInt<1>("h01")) @[Router_Hw.scala 113:53]
    node _T_136 = mux(_T_135, decomposed_output_ports_0[2].ready, UInt<1>("h01")) @[Router_Hw.scala 113:10]
    node _T_137 = bits(config_wire, 7, 6) @[Router_Hw.scala 113:22]
    node _T_138 = eq(_T_137, UInt<1>("h01")) @[Router_Hw.scala 113:53]
    node _T_139 = mux(_T_138, decomposed_output_ports_0[3].ready, UInt<1>("h01")) @[Router_Hw.scala 113:10]
    node _T_140 = bits(config_wire, 9, 8) @[Router_Hw.scala 113:22]
    node _T_141 = eq(_T_140, UInt<1>("h01")) @[Router_Hw.scala 113:53]
    node _T_142 = mux(_T_141, decomposed_output_ports_0[4].ready, UInt<1>("h01")) @[Router_Hw.scala 113:10]
    node _T_143 = and(_T_130, _T_133) @[Router_Hw.scala 116:99]
    node _T_144 = and(_T_143, _T_136) @[Router_Hw.scala 116:99]
    node _T_145 = and(_T_144, _T_139) @[Router_Hw.scala 116:99]
    node _T_146 = and(_T_145, _T_142) @[Router_Hw.scala 116:99]
    decomposed_input_ports_0[1].ready <= _T_146 @[Router_Hw.scala 116:73]
    node _T_147 = bits(config_wire, 1, 0) @[Router_Hw.scala 113:22]
    node _T_148 = eq(_T_147, UInt<2>("h02")) @[Router_Hw.scala 113:53]
    node _T_149 = mux(_T_148, decomposed_output_ports_0[0].ready, UInt<1>("h01")) @[Router_Hw.scala 113:10]
    node _T_150 = bits(config_wire, 3, 2) @[Router_Hw.scala 113:22]
    node _T_151 = eq(_T_150, UInt<2>("h02")) @[Router_Hw.scala 113:53]
    node _T_152 = mux(_T_151, decomposed_output_ports_0[1].ready, UInt<1>("h01")) @[Router_Hw.scala 113:10]
    node _T_153 = bits(config_wire, 5, 4) @[Router_Hw.scala 113:22]
    node _T_154 = eq(_T_153, UInt<2>("h02")) @[Router_Hw.scala 113:53]
    node _T_155 = mux(_T_154, decomposed_output_ports_0[2].ready, UInt<1>("h01")) @[Router_Hw.scala 113:10]
    node _T_156 = bits(config_wire, 7, 6) @[Router_Hw.scala 113:22]
    node _T_157 = eq(_T_156, UInt<2>("h02")) @[Router_Hw.scala 113:53]
    node _T_158 = mux(_T_157, decomposed_output_ports_0[3].ready, UInt<1>("h01")) @[Router_Hw.scala 113:10]
    node _T_159 = bits(config_wire, 9, 8) @[Router_Hw.scala 113:22]
    node _T_160 = eq(_T_159, UInt<2>("h02")) @[Router_Hw.scala 113:53]
    node _T_161 = mux(_T_160, decomposed_output_ports_0[4].ready, UInt<1>("h01")) @[Router_Hw.scala 113:10]
    node _T_162 = and(_T_149, _T_152) @[Router_Hw.scala 116:99]
    node _T_163 = and(_T_162, _T_155) @[Router_Hw.scala 116:99]
    node _T_164 = and(_T_163, _T_158) @[Router_Hw.scala 116:99]
    node _T_165 = and(_T_164, _T_161) @[Router_Hw.scala 116:99]
    decomposed_input_ports_0[2].ready <= _T_165 @[Router_Hw.scala 116:73]
    node _T_166 = bits(config_wire, 1, 0) @[Router_Hw.scala 113:22]
    node _T_167 = eq(_T_166, UInt<2>("h03")) @[Router_Hw.scala 113:53]
    node _T_168 = mux(_T_167, decomposed_output_ports_0[0].ready, UInt<1>("h01")) @[Router_Hw.scala 113:10]
    node _T_169 = bits(config_wire, 3, 2) @[Router_Hw.scala 113:22]
    node _T_170 = eq(_T_169, UInt<2>("h03")) @[Router_Hw.scala 113:53]
    node _T_171 = mux(_T_170, decomposed_output_ports_0[1].ready, UInt<1>("h01")) @[Router_Hw.scala 113:10]
    node _T_172 = bits(config_wire, 5, 4) @[Router_Hw.scala 113:22]
    node _T_173 = eq(_T_172, UInt<2>("h03")) @[Router_Hw.scala 113:53]
    node _T_174 = mux(_T_173, decomposed_output_ports_0[2].ready, UInt<1>("h01")) @[Router_Hw.scala 113:10]
    node _T_175 = bits(config_wire, 7, 6) @[Router_Hw.scala 113:22]
    node _T_176 = eq(_T_175, UInt<2>("h03")) @[Router_Hw.scala 113:53]
    node _T_177 = mux(_T_176, decomposed_output_ports_0[3].ready, UInt<1>("h01")) @[Router_Hw.scala 113:10]
    node _T_178 = bits(config_wire, 9, 8) @[Router_Hw.scala 113:22]
    node _T_179 = eq(_T_178, UInt<2>("h03")) @[Router_Hw.scala 113:53]
    node _T_180 = mux(_T_179, decomposed_output_ports_0[4].ready, UInt<1>("h01")) @[Router_Hw.scala 113:10]
    node _T_181 = and(_T_168, _T_171) @[Router_Hw.scala 116:99]
    node _T_182 = and(_T_181, _T_174) @[Router_Hw.scala 116:99]
    node _T_183 = and(_T_182, _T_177) @[Router_Hw.scala 116:99]
    node _T_184 = and(_T_183, _T_180) @[Router_Hw.scala 116:99]
    decomposed_input_ports_0[3].ready <= _T_184 @[Router_Hw.scala 116:73]
    wire _T_185 : UInt<10>[1] @[Router_Hw.scala 140:45]
    _T_185[0] <= UInt<10>("h00") @[Router_Hw.scala 140:45]
    reg config_register_file : UInt<10>[1], clock with : (reset => (reset, _T_185)) @[Router_Hw.scala 140:37]
    node _T_186 = bits(config_register_file[0], 9, 0) @[Router_Hw.scala 141:55]
    config_wire <= _T_186 @[Router_Hw.scala 141:15]
    node config_module_id = bits(io.in[2].bits, 63, 59) @[Router_Hw.scala 148:44]
    node module_id_match = eq(config_module_id, UInt<4>("h0d")) @[Router_Hw.scala 149:49]
    node config_idx = bits(io.in[2].bits, 58, 58) @[Router_Hw.scala 150:38]
    node config_data = bits(io.in[2].bits, 9, 0) @[Router_Hw.scala 151:39]
    node _T_187 = and(io.in[2].config, module_id_match) @[Router_Hw.scala 152:22]
    when _T_187 : @[Router_Hw.scala 152:41]
      config_register_file[UInt<1>("h00")] <= config_data @[Router_Hw.scala 153:38]
      skip @[Router_Hw.scala 152:41]
    
  module Router_Hw_8 : 
    input clock : Clock
    input reset : UInt<1>
    output io : {flip in : {valid : UInt<1>, bits : UInt<64>, flip ready : UInt<1>, config : UInt<1>}[3], out : {valid : UInt<1>, bits : UInt<64>, flip ready : UInt<1>, config : UInt<1>}[4]}
    
    wire decomposed_input_ports_0 : {flip ready : UInt<1>, valid : UInt<1>, bits : UInt<64>}[3] @[Router_Hw.scala 167:57]
    node _T = bits(io.in[0].bits, 63, 0) @[Router_Hw.scala 174:35]
    decomposed_input_ports_0[0].bits <= _T @[Router_Hw.scala 173:53]
    decomposed_input_ports_0[0].valid <= io.in[0].valid @[Router_Hw.scala 175:54]
    io.in[0].ready <= decomposed_input_ports_0[0].ready @[Router_Hw.scala 178:33]
    node _T_1 = bits(io.in[1].bits, 63, 0) @[Router_Hw.scala 174:35]
    decomposed_input_ports_0[1].bits <= _T_1 @[Router_Hw.scala 173:53]
    decomposed_input_ports_0[1].valid <= io.in[1].valid @[Router_Hw.scala 175:54]
    io.in[1].ready <= decomposed_input_ports_0[1].ready @[Router_Hw.scala 178:33]
    node _T_2 = bits(io.in[2].bits, 63, 0) @[Router_Hw.scala 174:35]
    decomposed_input_ports_0[2].bits <= _T_2 @[Router_Hw.scala 173:53]
    decomposed_input_ports_0[2].valid <= io.in[2].valid @[Router_Hw.scala 175:54]
    io.in[2].ready <= decomposed_input_ports_0[2].ready @[Router_Hw.scala 178:33]
    wire decomposed_output_ports_0 : {flip ready : UInt<1>, valid : UInt<1>, bits : UInt<64>}[4] @[Router_Hw.scala 167:57]
    reg _T_3 : UInt<1>[1], clock @[Router_Hw.scala 183:29]
    decomposed_output_ports_0[0].ready <= _T_3[0] @[Router_Hw.scala 185:54]
    reg _T_4 : UInt<64>, clock @[Router_Hw.scala 187:28]
    _T_4 <= decomposed_output_ports_0[0].bits @[Router_Hw.scala 188:19]
    reg _T_5 : UInt<1>, clock @[Router_Hw.scala 189:29]
    _T_5 <= decomposed_output_ports_0[0].valid @[Router_Hw.scala 190:20]
    _T_3[0] <= io.out[0].ready @[Router_Hw.scala 210:32]
    io.out[0].bits <= _T_4 @[Router_Hw.scala 212:34]
    io.out[0].valid <= _T_5 @[Router_Hw.scala 213:35]
    io.out[0].config <= UInt<1>("h00") @[Router_Hw.scala 214:36]
    reg _T_6 : UInt<1>[1], clock @[Router_Hw.scala 183:29]
    decomposed_output_ports_0[1].ready <= _T_6[0] @[Router_Hw.scala 185:54]
    reg _T_7 : UInt<64>, clock @[Router_Hw.scala 187:28]
    _T_7 <= decomposed_output_ports_0[1].bits @[Router_Hw.scala 188:19]
    reg _T_8 : UInt<1>, clock @[Router_Hw.scala 189:29]
    _T_8 <= decomposed_output_ports_0[1].valid @[Router_Hw.scala 190:20]
    _T_6[0] <= io.out[1].ready @[Router_Hw.scala 210:32]
    io.out[1].bits <= _T_7 @[Router_Hw.scala 212:34]
    io.out[1].valid <= _T_8 @[Router_Hw.scala 213:35]
    io.out[1].config <= UInt<1>("h00") @[Router_Hw.scala 214:36]
    reg _T_9 : UInt<1>[1], clock @[Router_Hw.scala 183:29]
    decomposed_output_ports_0[2].ready <= _T_9[0] @[Router_Hw.scala 185:54]
    reg _T_10 : UInt<64>, clock @[Router_Hw.scala 187:28]
    _T_10 <= decomposed_output_ports_0[2].bits @[Router_Hw.scala 188:19]
    reg _T_11 : UInt<1>, clock @[Router_Hw.scala 189:29]
    _T_11 <= decomposed_output_ports_0[2].valid @[Router_Hw.scala 190:20]
    _T_9[0] <= io.out[2].ready @[Router_Hw.scala 210:32]
    io.out[2].bits <= _T_10 @[Router_Hw.scala 212:34]
    io.out[2].valid <= _T_11 @[Router_Hw.scala 213:35]
    io.out[2].config <= UInt<1>("h00") @[Router_Hw.scala 214:36]
    reg _T_12 : UInt<1>[1], clock @[Router_Hw.scala 183:29]
    decomposed_output_ports_0[3].ready <= _T_12[0] @[Router_Hw.scala 185:54]
    reg _T_13 : UInt<64>, clock @[Router_Hw.scala 187:28]
    _T_13 <= decomposed_output_ports_0[3].bits @[Router_Hw.scala 188:19]
    reg _T_14 : UInt<1>, clock @[Router_Hw.scala 189:29]
    _T_14 <= decomposed_output_ports_0[3].valid @[Router_Hw.scala 190:20]
    _T_12[0] <= io.out[3].ready @[Router_Hw.scala 210:32]
    io.out[3].bits <= _T_13 @[Router_Hw.scala 212:34]
    io.out[3].valid <= _T_14 @[Router_Hw.scala 213:35]
    io.out[3].config <= UInt<1>("h00") @[Router_Hw.scala 214:36]
    wire config_wire : UInt<8> @[Router_Hw.scala 97:25]
    node _T_15 = bits(config_wire, 1, 0) @[Router_Hw.scala 105:28]
    node _T_16 = eq(UInt<2>("h02"), _T_15) @[Mux.scala 69:19]
    node _T_17 = mux(_T_16, decomposed_input_ports_0[2].bits, UInt<1>("h00")) @[Mux.scala 69:16]
    node _T_18 = eq(UInt<1>("h01"), _T_15) @[Mux.scala 69:19]
    node _T_19 = mux(_T_18, decomposed_input_ports_0[1].bits, _T_17) @[Mux.scala 69:16]
    node _T_20 = eq(UInt<1>("h00"), _T_15) @[Mux.scala 69:19]
    node _T_21 = mux(_T_20, decomposed_input_ports_0[0].bits, _T_19) @[Mux.scala 69:16]
    decomposed_output_ports_0[0].bits <= _T_21 @[Router_Hw.scala 104:84]
    node _T_22 = bits(config_wire, 1, 0) @[Router_Hw.scala 107:28]
    node _T_23 = eq(UInt<2>("h02"), _T_22) @[Mux.scala 69:19]
    node _T_24 = mux(_T_23, decomposed_input_ports_0[2].valid, UInt<1>("h00")) @[Mux.scala 69:16]
    node _T_25 = eq(UInt<1>("h01"), _T_22) @[Mux.scala 69:19]
    node _T_26 = mux(_T_25, decomposed_input_ports_0[1].valid, _T_24) @[Mux.scala 69:16]
    node _T_27 = eq(UInt<1>("h00"), _T_22) @[Mux.scala 69:19]
    node _T_28 = mux(_T_27, decomposed_input_ports_0[0].valid, _T_26) @[Mux.scala 69:16]
    decomposed_output_ports_0[0].valid <= _T_28 @[Router_Hw.scala 106:85]
    node _T_29 = bits(config_wire, 3, 2) @[Router_Hw.scala 105:28]
    node _T_30 = eq(UInt<2>("h02"), _T_29) @[Mux.scala 69:19]
    node _T_31 = mux(_T_30, decomposed_input_ports_0[2].bits, UInt<1>("h00")) @[Mux.scala 69:16]
    node _T_32 = eq(UInt<1>("h01"), _T_29) @[Mux.scala 69:19]
    node _T_33 = mux(_T_32, decomposed_input_ports_0[1].bits, _T_31) @[Mux.scala 69:16]
    node _T_34 = eq(UInt<1>("h00"), _T_29) @[Mux.scala 69:19]
    node _T_35 = mux(_T_34, decomposed_input_ports_0[0].bits, _T_33) @[Mux.scala 69:16]
    decomposed_output_ports_0[1].bits <= _T_35 @[Router_Hw.scala 104:84]
    node _T_36 = bits(config_wire, 3, 2) @[Router_Hw.scala 107:28]
    node _T_37 = eq(UInt<2>("h02"), _T_36) @[Mux.scala 69:19]
    node _T_38 = mux(_T_37, decomposed_input_ports_0[2].valid, UInt<1>("h00")) @[Mux.scala 69:16]
    node _T_39 = eq(UInt<1>("h01"), _T_36) @[Mux.scala 69:19]
    node _T_40 = mux(_T_39, decomposed_input_ports_0[1].valid, _T_38) @[Mux.scala 69:16]
    node _T_41 = eq(UInt<1>("h00"), _T_36) @[Mux.scala 69:19]
    node _T_42 = mux(_T_41, decomposed_input_ports_0[0].valid, _T_40) @[Mux.scala 69:16]
    decomposed_output_ports_0[1].valid <= _T_42 @[Router_Hw.scala 106:85]
    node _T_43 = bits(config_wire, 5, 4) @[Router_Hw.scala 105:28]
    node _T_44 = eq(UInt<2>("h02"), _T_43) @[Mux.scala 69:19]
    node _T_45 = mux(_T_44, decomposed_input_ports_0[2].bits, UInt<1>("h00")) @[Mux.scala 69:16]
    node _T_46 = eq(UInt<1>("h01"), _T_43) @[Mux.scala 69:19]
    node _T_47 = mux(_T_46, decomposed_input_ports_0[1].bits, _T_45) @[Mux.scala 69:16]
    node _T_48 = eq(UInt<1>("h00"), _T_43) @[Mux.scala 69:19]
    node _T_49 = mux(_T_48, decomposed_input_ports_0[0].bits, _T_47) @[Mux.scala 69:16]
    decomposed_output_ports_0[2].bits <= _T_49 @[Router_Hw.scala 104:84]
    node _T_50 = bits(config_wire, 5, 4) @[Router_Hw.scala 107:28]
    node _T_51 = eq(UInt<2>("h02"), _T_50) @[Mux.scala 69:19]
    node _T_52 = mux(_T_51, decomposed_input_ports_0[2].valid, UInt<1>("h00")) @[Mux.scala 69:16]
    node _T_53 = eq(UInt<1>("h01"), _T_50) @[Mux.scala 69:19]
    node _T_54 = mux(_T_53, decomposed_input_ports_0[1].valid, _T_52) @[Mux.scala 69:16]
    node _T_55 = eq(UInt<1>("h00"), _T_50) @[Mux.scala 69:19]
    node _T_56 = mux(_T_55, decomposed_input_ports_0[0].valid, _T_54) @[Mux.scala 69:16]
    decomposed_output_ports_0[2].valid <= _T_56 @[Router_Hw.scala 106:85]
    node _T_57 = bits(config_wire, 7, 6) @[Router_Hw.scala 105:28]
    node _T_58 = eq(UInt<2>("h02"), _T_57) @[Mux.scala 69:19]
    node _T_59 = mux(_T_58, decomposed_input_ports_0[2].bits, UInt<1>("h00")) @[Mux.scala 69:16]
    node _T_60 = eq(UInt<1>("h01"), _T_57) @[Mux.scala 69:19]
    node _T_61 = mux(_T_60, decomposed_input_ports_0[1].bits, _T_59) @[Mux.scala 69:16]
    node _T_62 = eq(UInt<1>("h00"), _T_57) @[Mux.scala 69:19]
    node _T_63 = mux(_T_62, decomposed_input_ports_0[0].bits, _T_61) @[Mux.scala 69:16]
    decomposed_output_ports_0[3].bits <= _T_63 @[Router_Hw.scala 104:84]
    node _T_64 = bits(config_wire, 7, 6) @[Router_Hw.scala 107:28]
    node _T_65 = eq(UInt<2>("h02"), _T_64) @[Mux.scala 69:19]
    node _T_66 = mux(_T_65, decomposed_input_ports_0[2].valid, UInt<1>("h00")) @[Mux.scala 69:16]
    node _T_67 = eq(UInt<1>("h01"), _T_64) @[Mux.scala 69:19]
    node _T_68 = mux(_T_67, decomposed_input_ports_0[1].valid, _T_66) @[Mux.scala 69:16]
    node _T_69 = eq(UInt<1>("h00"), _T_64) @[Mux.scala 69:19]
    node _T_70 = mux(_T_69, decomposed_input_ports_0[0].valid, _T_68) @[Mux.scala 69:16]
    decomposed_output_ports_0[3].valid <= _T_70 @[Router_Hw.scala 106:85]
    node _T_71 = bits(config_wire, 1, 0) @[Router_Hw.scala 113:22]
    node _T_72 = eq(_T_71, UInt<1>("h00")) @[Router_Hw.scala 113:53]
    node _T_73 = mux(_T_72, decomposed_output_ports_0[0].ready, UInt<1>("h01")) @[Router_Hw.scala 113:10]
    node _T_74 = bits(config_wire, 3, 2) @[Router_Hw.scala 113:22]
    node _T_75 = eq(_T_74, UInt<1>("h00")) @[Router_Hw.scala 113:53]
    node _T_76 = mux(_T_75, decomposed_output_ports_0[1].ready, UInt<1>("h01")) @[Router_Hw.scala 113:10]
    node _T_77 = bits(config_wire, 5, 4) @[Router_Hw.scala 113:22]
    node _T_78 = eq(_T_77, UInt<1>("h00")) @[Router_Hw.scala 113:53]
    node _T_79 = mux(_T_78, decomposed_output_ports_0[2].ready, UInt<1>("h01")) @[Router_Hw.scala 113:10]
    node _T_80 = bits(config_wire, 7, 6) @[Router_Hw.scala 113:22]
    node _T_81 = eq(_T_80, UInt<1>("h00")) @[Router_Hw.scala 113:53]
    node _T_82 = mux(_T_81, decomposed_output_ports_0[3].ready, UInt<1>("h01")) @[Router_Hw.scala 113:10]
    node _T_83 = and(_T_73, _T_76) @[Router_Hw.scala 116:99]
    node _T_84 = and(_T_83, _T_79) @[Router_Hw.scala 116:99]
    node _T_85 = and(_T_84, _T_82) @[Router_Hw.scala 116:99]
    decomposed_input_ports_0[0].ready <= _T_85 @[Router_Hw.scala 116:73]
    node _T_86 = bits(config_wire, 1, 0) @[Router_Hw.scala 113:22]
    node _T_87 = eq(_T_86, UInt<1>("h01")) @[Router_Hw.scala 113:53]
    node _T_88 = mux(_T_87, decomposed_output_ports_0[0].ready, UInt<1>("h01")) @[Router_Hw.scala 113:10]
    node _T_89 = bits(config_wire, 3, 2) @[Router_Hw.scala 113:22]
    node _T_90 = eq(_T_89, UInt<1>("h01")) @[Router_Hw.scala 113:53]
    node _T_91 = mux(_T_90, decomposed_output_ports_0[1].ready, UInt<1>("h01")) @[Router_Hw.scala 113:10]
    node _T_92 = bits(config_wire, 5, 4) @[Router_Hw.scala 113:22]
    node _T_93 = eq(_T_92, UInt<1>("h01")) @[Router_Hw.scala 113:53]
    node _T_94 = mux(_T_93, decomposed_output_ports_0[2].ready, UInt<1>("h01")) @[Router_Hw.scala 113:10]
    node _T_95 = bits(config_wire, 7, 6) @[Router_Hw.scala 113:22]
    node _T_96 = eq(_T_95, UInt<1>("h01")) @[Router_Hw.scala 113:53]
    node _T_97 = mux(_T_96, decomposed_output_ports_0[3].ready, UInt<1>("h01")) @[Router_Hw.scala 113:10]
    node _T_98 = and(_T_88, _T_91) @[Router_Hw.scala 116:99]
    node _T_99 = and(_T_98, _T_94) @[Router_Hw.scala 116:99]
    node _T_100 = and(_T_99, _T_97) @[Router_Hw.scala 116:99]
    decomposed_input_ports_0[1].ready <= _T_100 @[Router_Hw.scala 116:73]
    node _T_101 = bits(config_wire, 1, 0) @[Router_Hw.scala 113:22]
    node _T_102 = eq(_T_101, UInt<2>("h02")) @[Router_Hw.scala 113:53]
    node _T_103 = mux(_T_102, decomposed_output_ports_0[0].ready, UInt<1>("h01")) @[Router_Hw.scala 113:10]
    node _T_104 = bits(config_wire, 3, 2) @[Router_Hw.scala 113:22]
    node _T_105 = eq(_T_104, UInt<2>("h02")) @[Router_Hw.scala 113:53]
    node _T_106 = mux(_T_105, decomposed_output_ports_0[1].ready, UInt<1>("h01")) @[Router_Hw.scala 113:10]
    node _T_107 = bits(config_wire, 5, 4) @[Router_Hw.scala 113:22]
    node _T_108 = eq(_T_107, UInt<2>("h02")) @[Router_Hw.scala 113:53]
    node _T_109 = mux(_T_108, decomposed_output_ports_0[2].ready, UInt<1>("h01")) @[Router_Hw.scala 113:10]
    node _T_110 = bits(config_wire, 7, 6) @[Router_Hw.scala 113:22]
    node _T_111 = eq(_T_110, UInt<2>("h02")) @[Router_Hw.scala 113:53]
    node _T_112 = mux(_T_111, decomposed_output_ports_0[3].ready, UInt<1>("h01")) @[Router_Hw.scala 113:10]
    node _T_113 = and(_T_103, _T_106) @[Router_Hw.scala 116:99]
    node _T_114 = and(_T_113, _T_109) @[Router_Hw.scala 116:99]
    node _T_115 = and(_T_114, _T_112) @[Router_Hw.scala 116:99]
    decomposed_input_ports_0[2].ready <= _T_115 @[Router_Hw.scala 116:73]
    wire _T_116 : UInt<8>[1] @[Router_Hw.scala 140:45]
    _T_116[0] <= UInt<8>("h00") @[Router_Hw.scala 140:45]
    reg config_register_file : UInt<8>[1], clock with : (reset => (reset, _T_116)) @[Router_Hw.scala 140:37]
    node _T_117 = bits(config_register_file[0], 7, 0) @[Router_Hw.scala 141:55]
    config_wire <= _T_117 @[Router_Hw.scala 141:15]
    node config_module_id = bits(io.in[2].bits, 63, 59) @[Router_Hw.scala 148:44]
    node module_id_match = eq(config_module_id, UInt<5>("h018")) @[Router_Hw.scala 149:49]
    node config_idx = bits(io.in[2].bits, 58, 58) @[Router_Hw.scala 150:38]
    node config_data = bits(io.in[2].bits, 7, 0) @[Router_Hw.scala 151:39]
    node _T_118 = and(io.in[2].config, module_id_match) @[Router_Hw.scala 152:22]
    when _T_118 : @[Router_Hw.scala 152:41]
      config_register_file[UInt<1>("h00")] <= config_data @[Router_Hw.scala 153:38]
      skip @[Router_Hw.scala 152:41]
    
  module Router_Hw_9 : 
    input clock : Clock
    input reset : UInt<1>
    output io : {flip in : {valid : UInt<1>, bits : UInt<64>, flip ready : UInt<1>, config : UInt<1>}[5], out : {valid : UInt<1>, bits : UInt<64>, flip ready : UInt<1>, config : UInt<1>}[8]}
    
    wire decomposed_input_ports_0 : {flip ready : UInt<1>, valid : UInt<1>, bits : UInt<64>}[5] @[Router_Hw.scala 167:57]
    node _T = bits(io.in[0].bits, 63, 0) @[Router_Hw.scala 174:35]
    decomposed_input_ports_0[0].bits <= _T @[Router_Hw.scala 173:53]
    decomposed_input_ports_0[0].valid <= io.in[0].valid @[Router_Hw.scala 175:54]
    io.in[0].ready <= decomposed_input_ports_0[0].ready @[Router_Hw.scala 178:33]
    node _T_1 = bits(io.in[1].bits, 63, 0) @[Router_Hw.scala 174:35]
    decomposed_input_ports_0[1].bits <= _T_1 @[Router_Hw.scala 173:53]
    decomposed_input_ports_0[1].valid <= io.in[1].valid @[Router_Hw.scala 175:54]
    io.in[1].ready <= decomposed_input_ports_0[1].ready @[Router_Hw.scala 178:33]
    node _T_2 = bits(io.in[2].bits, 63, 0) @[Router_Hw.scala 174:35]
    decomposed_input_ports_0[2].bits <= _T_2 @[Router_Hw.scala 173:53]
    decomposed_input_ports_0[2].valid <= io.in[2].valid @[Router_Hw.scala 175:54]
    io.in[2].ready <= decomposed_input_ports_0[2].ready @[Router_Hw.scala 178:33]
    node _T_3 = bits(io.in[3].bits, 63, 0) @[Router_Hw.scala 174:35]
    decomposed_input_ports_0[3].bits <= _T_3 @[Router_Hw.scala 173:53]
    decomposed_input_ports_0[3].valid <= io.in[3].valid @[Router_Hw.scala 175:54]
    io.in[3].ready <= decomposed_input_ports_0[3].ready @[Router_Hw.scala 178:33]
    node _T_4 = bits(io.in[4].bits, 63, 0) @[Router_Hw.scala 174:35]
    decomposed_input_ports_0[4].bits <= _T_4 @[Router_Hw.scala 173:53]
    decomposed_input_ports_0[4].valid <= io.in[4].valid @[Router_Hw.scala 175:54]
    io.in[4].ready <= decomposed_input_ports_0[4].ready @[Router_Hw.scala 178:33]
    wire decomposed_output_ports_0 : {flip ready : UInt<1>, valid : UInt<1>, bits : UInt<64>}[8] @[Router_Hw.scala 167:57]
    reg _T_5 : UInt<1>[1], clock @[Router_Hw.scala 183:29]
    decomposed_output_ports_0[0].ready <= _T_5[0] @[Router_Hw.scala 185:54]
    reg _T_6 : UInt<64>, clock @[Router_Hw.scala 187:28]
    _T_6 <= decomposed_output_ports_0[0].bits @[Router_Hw.scala 188:19]
    reg _T_7 : UInt<1>, clock @[Router_Hw.scala 189:29]
    _T_7 <= decomposed_output_ports_0[0].valid @[Router_Hw.scala 190:20]
    _T_5[0] <= io.out[0].ready @[Router_Hw.scala 210:32]
    io.out[0].bits <= _T_6 @[Router_Hw.scala 212:34]
    io.out[0].valid <= _T_7 @[Router_Hw.scala 213:35]
    io.out[0].config <= UInt<1>("h00") @[Router_Hw.scala 214:36]
    reg _T_8 : UInt<1>[1], clock @[Router_Hw.scala 183:29]
    decomposed_output_ports_0[1].ready <= _T_8[0] @[Router_Hw.scala 185:54]
    reg _T_9 : UInt<64>, clock @[Router_Hw.scala 187:28]
    _T_9 <= decomposed_output_ports_0[1].bits @[Router_Hw.scala 188:19]
    reg _T_10 : UInt<1>, clock @[Router_Hw.scala 189:29]
    _T_10 <= decomposed_output_ports_0[1].valid @[Router_Hw.scala 190:20]
    _T_8[0] <= io.out[1].ready @[Router_Hw.scala 210:32]
    io.out[1].bits <= _T_9 @[Router_Hw.scala 212:34]
    io.out[1].valid <= _T_10 @[Router_Hw.scala 213:35]
    io.out[1].config <= UInt<1>("h00") @[Router_Hw.scala 214:36]
    reg _T_11 : UInt<1>[1], clock @[Router_Hw.scala 183:29]
    decomposed_output_ports_0[2].ready <= _T_11[0] @[Router_Hw.scala 185:54]
    reg _T_12 : UInt<64>, clock @[Router_Hw.scala 187:28]
    _T_12 <= decomposed_output_ports_0[2].bits @[Router_Hw.scala 188:19]
    reg _T_13 : UInt<1>, clock @[Router_Hw.scala 189:29]
    _T_13 <= decomposed_output_ports_0[2].valid @[Router_Hw.scala 190:20]
    _T_11[0] <= io.out[2].ready @[Router_Hw.scala 210:32]
    io.out[2].bits <= _T_12 @[Router_Hw.scala 212:34]
    io.out[2].valid <= _T_13 @[Router_Hw.scala 213:35]
    io.out[2].config <= UInt<1>("h00") @[Router_Hw.scala 214:36]
    reg _T_14 : UInt<1>[1], clock @[Router_Hw.scala 183:29]
    decomposed_output_ports_0[3].ready <= _T_14[0] @[Router_Hw.scala 185:54]
    reg _T_15 : UInt<64>, clock @[Router_Hw.scala 187:28]
    _T_15 <= decomposed_output_ports_0[3].bits @[Router_Hw.scala 188:19]
    reg _T_16 : UInt<1>, clock @[Router_Hw.scala 189:29]
    _T_16 <= decomposed_output_ports_0[3].valid @[Router_Hw.scala 190:20]
    when io.in[4].config : @[Router_Hw.scala 195:33]
      _T_14[0] <= UInt<1>("h00") @[Router_Hw.scala 197:34]
      io.out[3].config <= io.in[4].config @[Router_Hw.scala 198:31]
      io.in[4].ready <= io.out[3].ready @[Router_Hw.scala 198:31]
      io.out[3].bits <= io.in[4].bits @[Router_Hw.scala 198:31]
      io.out[3].valid <= io.in[4].valid @[Router_Hw.scala 198:31]
      skip @[Router_Hw.scala 195:33]
    else : @[Router_Hw.scala 199:14]
      _T_14[0] <= io.out[3].ready @[Router_Hw.scala 201:34]
      io.out[3].bits <= _T_15 @[Router_Hw.scala 203:36]
      io.out[3].valid <= _T_16 @[Router_Hw.scala 204:37]
      io.out[3].config <= io.in[4].config @[Router_Hw.scala 205:38]
      skip @[Router_Hw.scala 199:14]
    reg _T_17 : UInt<1>[1], clock @[Router_Hw.scala 183:29]
    decomposed_output_ports_0[4].ready <= _T_17[0] @[Router_Hw.scala 185:54]
    reg _T_18 : UInt<64>, clock @[Router_Hw.scala 187:28]
    _T_18 <= decomposed_output_ports_0[4].bits @[Router_Hw.scala 188:19]
    reg _T_19 : UInt<1>, clock @[Router_Hw.scala 189:29]
    _T_19 <= decomposed_output_ports_0[4].valid @[Router_Hw.scala 190:20]
    _T_17[0] <= io.out[4].ready @[Router_Hw.scala 210:32]
    io.out[4].bits <= _T_18 @[Router_Hw.scala 212:34]
    io.out[4].valid <= _T_19 @[Router_Hw.scala 213:35]
    io.out[4].config <= UInt<1>("h00") @[Router_Hw.scala 214:36]
    reg _T_20 : UInt<1>[1], clock @[Router_Hw.scala 183:29]
    decomposed_output_ports_0[5].ready <= _T_20[0] @[Router_Hw.scala 185:54]
    reg _T_21 : UInt<64>, clock @[Router_Hw.scala 187:28]
    _T_21 <= decomposed_output_ports_0[5].bits @[Router_Hw.scala 188:19]
    reg _T_22 : UInt<1>, clock @[Router_Hw.scala 189:29]
    _T_22 <= decomposed_output_ports_0[5].valid @[Router_Hw.scala 190:20]
    _T_20[0] <= io.out[5].ready @[Router_Hw.scala 210:32]
    io.out[5].bits <= _T_21 @[Router_Hw.scala 212:34]
    io.out[5].valid <= _T_22 @[Router_Hw.scala 213:35]
    io.out[5].config <= UInt<1>("h00") @[Router_Hw.scala 214:36]
    reg _T_23 : UInt<1>[1], clock @[Router_Hw.scala 183:29]
    decomposed_output_ports_0[6].ready <= _T_23[0] @[Router_Hw.scala 185:54]
    reg _T_24 : UInt<64>, clock @[Router_Hw.scala 187:28]
    _T_24 <= decomposed_output_ports_0[6].bits @[Router_Hw.scala 188:19]
    reg _T_25 : UInt<1>, clock @[Router_Hw.scala 189:29]
    _T_25 <= decomposed_output_ports_0[6].valid @[Router_Hw.scala 190:20]
    _T_23[0] <= io.out[6].ready @[Router_Hw.scala 210:32]
    io.out[6].bits <= _T_24 @[Router_Hw.scala 212:34]
    io.out[6].valid <= _T_25 @[Router_Hw.scala 213:35]
    io.out[6].config <= UInt<1>("h00") @[Router_Hw.scala 214:36]
    reg _T_26 : UInt<1>[1], clock @[Router_Hw.scala 183:29]
    decomposed_output_ports_0[7].ready <= _T_26[0] @[Router_Hw.scala 185:54]
    reg _T_27 : UInt<64>, clock @[Router_Hw.scala 187:28]
    _T_27 <= decomposed_output_ports_0[7].bits @[Router_Hw.scala 188:19]
    reg _T_28 : UInt<1>, clock @[Router_Hw.scala 189:29]
    _T_28 <= decomposed_output_ports_0[7].valid @[Router_Hw.scala 190:20]
    _T_26[0] <= io.out[7].ready @[Router_Hw.scala 210:32]
    io.out[7].bits <= _T_27 @[Router_Hw.scala 212:34]
    io.out[7].valid <= _T_28 @[Router_Hw.scala 213:35]
    io.out[7].config <= UInt<1>("h00") @[Router_Hw.scala 214:36]
    wire config_wire : UInt<24> @[Router_Hw.scala 97:25]
    node _T_29 = bits(config_wire, 2, 0) @[Router_Hw.scala 105:28]
    node _T_30 = eq(UInt<3>("h04"), _T_29) @[Mux.scala 69:19]
    node _T_31 = mux(_T_30, decomposed_input_ports_0[4].bits, UInt<1>("h00")) @[Mux.scala 69:16]
    node _T_32 = eq(UInt<2>("h03"), _T_29) @[Mux.scala 69:19]
    node _T_33 = mux(_T_32, decomposed_input_ports_0[3].bits, _T_31) @[Mux.scala 69:16]
    node _T_34 = eq(UInt<2>("h02"), _T_29) @[Mux.scala 69:19]
    node _T_35 = mux(_T_34, decomposed_input_ports_0[2].bits, _T_33) @[Mux.scala 69:16]
    node _T_36 = eq(UInt<1>("h01"), _T_29) @[Mux.scala 69:19]
    node _T_37 = mux(_T_36, decomposed_input_ports_0[1].bits, _T_35) @[Mux.scala 69:16]
    node _T_38 = eq(UInt<1>("h00"), _T_29) @[Mux.scala 69:19]
    node _T_39 = mux(_T_38, decomposed_input_ports_0[0].bits, _T_37) @[Mux.scala 69:16]
    decomposed_output_ports_0[0].bits <= _T_39 @[Router_Hw.scala 104:84]
    node _T_40 = bits(config_wire, 2, 0) @[Router_Hw.scala 107:28]
    node _T_41 = eq(UInt<3>("h04"), _T_40) @[Mux.scala 69:19]
    node _T_42 = mux(_T_41, decomposed_input_ports_0[4].valid, UInt<1>("h00")) @[Mux.scala 69:16]
    node _T_43 = eq(UInt<2>("h03"), _T_40) @[Mux.scala 69:19]
    node _T_44 = mux(_T_43, decomposed_input_ports_0[3].valid, _T_42) @[Mux.scala 69:16]
    node _T_45 = eq(UInt<2>("h02"), _T_40) @[Mux.scala 69:19]
    node _T_46 = mux(_T_45, decomposed_input_ports_0[2].valid, _T_44) @[Mux.scala 69:16]
    node _T_47 = eq(UInt<1>("h01"), _T_40) @[Mux.scala 69:19]
    node _T_48 = mux(_T_47, decomposed_input_ports_0[1].valid, _T_46) @[Mux.scala 69:16]
    node _T_49 = eq(UInt<1>("h00"), _T_40) @[Mux.scala 69:19]
    node _T_50 = mux(_T_49, decomposed_input_ports_0[0].valid, _T_48) @[Mux.scala 69:16]
    decomposed_output_ports_0[0].valid <= _T_50 @[Router_Hw.scala 106:85]
    node _T_51 = bits(config_wire, 5, 3) @[Router_Hw.scala 105:28]
    node _T_52 = eq(UInt<3>("h04"), _T_51) @[Mux.scala 69:19]
    node _T_53 = mux(_T_52, decomposed_input_ports_0[4].bits, UInt<1>("h00")) @[Mux.scala 69:16]
    node _T_54 = eq(UInt<2>("h03"), _T_51) @[Mux.scala 69:19]
    node _T_55 = mux(_T_54, decomposed_input_ports_0[3].bits, _T_53) @[Mux.scala 69:16]
    node _T_56 = eq(UInt<2>("h02"), _T_51) @[Mux.scala 69:19]
    node _T_57 = mux(_T_56, decomposed_input_ports_0[2].bits, _T_55) @[Mux.scala 69:16]
    node _T_58 = eq(UInt<1>("h01"), _T_51) @[Mux.scala 69:19]
    node _T_59 = mux(_T_58, decomposed_input_ports_0[1].bits, _T_57) @[Mux.scala 69:16]
    node _T_60 = eq(UInt<1>("h00"), _T_51) @[Mux.scala 69:19]
    node _T_61 = mux(_T_60, decomposed_input_ports_0[0].bits, _T_59) @[Mux.scala 69:16]
    decomposed_output_ports_0[1].bits <= _T_61 @[Router_Hw.scala 104:84]
    node _T_62 = bits(config_wire, 5, 3) @[Router_Hw.scala 107:28]
    node _T_63 = eq(UInt<3>("h04"), _T_62) @[Mux.scala 69:19]
    node _T_64 = mux(_T_63, decomposed_input_ports_0[4].valid, UInt<1>("h00")) @[Mux.scala 69:16]
    node _T_65 = eq(UInt<2>("h03"), _T_62) @[Mux.scala 69:19]
    node _T_66 = mux(_T_65, decomposed_input_ports_0[3].valid, _T_64) @[Mux.scala 69:16]
    node _T_67 = eq(UInt<2>("h02"), _T_62) @[Mux.scala 69:19]
    node _T_68 = mux(_T_67, decomposed_input_ports_0[2].valid, _T_66) @[Mux.scala 69:16]
    node _T_69 = eq(UInt<1>("h01"), _T_62) @[Mux.scala 69:19]
    node _T_70 = mux(_T_69, decomposed_input_ports_0[1].valid, _T_68) @[Mux.scala 69:16]
    node _T_71 = eq(UInt<1>("h00"), _T_62) @[Mux.scala 69:19]
    node _T_72 = mux(_T_71, decomposed_input_ports_0[0].valid, _T_70) @[Mux.scala 69:16]
    decomposed_output_ports_0[1].valid <= _T_72 @[Router_Hw.scala 106:85]
    node _T_73 = bits(config_wire, 8, 6) @[Router_Hw.scala 105:28]
    node _T_74 = eq(UInt<3>("h04"), _T_73) @[Mux.scala 69:19]
    node _T_75 = mux(_T_74, decomposed_input_ports_0[4].bits, UInt<1>("h00")) @[Mux.scala 69:16]
    node _T_76 = eq(UInt<2>("h03"), _T_73) @[Mux.scala 69:19]
    node _T_77 = mux(_T_76, decomposed_input_ports_0[3].bits, _T_75) @[Mux.scala 69:16]
    node _T_78 = eq(UInt<2>("h02"), _T_73) @[Mux.scala 69:19]
    node _T_79 = mux(_T_78, decomposed_input_ports_0[2].bits, _T_77) @[Mux.scala 69:16]
    node _T_80 = eq(UInt<1>("h01"), _T_73) @[Mux.scala 69:19]
    node _T_81 = mux(_T_80, decomposed_input_ports_0[1].bits, _T_79) @[Mux.scala 69:16]
    node _T_82 = eq(UInt<1>("h00"), _T_73) @[Mux.scala 69:19]
    node _T_83 = mux(_T_82, decomposed_input_ports_0[0].bits, _T_81) @[Mux.scala 69:16]
    decomposed_output_ports_0[2].bits <= _T_83 @[Router_Hw.scala 104:84]
    node _T_84 = bits(config_wire, 8, 6) @[Router_Hw.scala 107:28]
    node _T_85 = eq(UInt<3>("h04"), _T_84) @[Mux.scala 69:19]
    node _T_86 = mux(_T_85, decomposed_input_ports_0[4].valid, UInt<1>("h00")) @[Mux.scala 69:16]
    node _T_87 = eq(UInt<2>("h03"), _T_84) @[Mux.scala 69:19]
    node _T_88 = mux(_T_87, decomposed_input_ports_0[3].valid, _T_86) @[Mux.scala 69:16]
    node _T_89 = eq(UInt<2>("h02"), _T_84) @[Mux.scala 69:19]
    node _T_90 = mux(_T_89, decomposed_input_ports_0[2].valid, _T_88) @[Mux.scala 69:16]
    node _T_91 = eq(UInt<1>("h01"), _T_84) @[Mux.scala 69:19]
    node _T_92 = mux(_T_91, decomposed_input_ports_0[1].valid, _T_90) @[Mux.scala 69:16]
    node _T_93 = eq(UInt<1>("h00"), _T_84) @[Mux.scala 69:19]
    node _T_94 = mux(_T_93, decomposed_input_ports_0[0].valid, _T_92) @[Mux.scala 69:16]
    decomposed_output_ports_0[2].valid <= _T_94 @[Router_Hw.scala 106:85]
    node _T_95 = bits(config_wire, 11, 9) @[Router_Hw.scala 105:28]
    node _T_96 = eq(UInt<3>("h04"), _T_95) @[Mux.scala 69:19]
    node _T_97 = mux(_T_96, decomposed_input_ports_0[4].bits, UInt<1>("h00")) @[Mux.scala 69:16]
    node _T_98 = eq(UInt<2>("h03"), _T_95) @[Mux.scala 69:19]
    node _T_99 = mux(_T_98, decomposed_input_ports_0[3].bits, _T_97) @[Mux.scala 69:16]
    node _T_100 = eq(UInt<2>("h02"), _T_95) @[Mux.scala 69:19]
    node _T_101 = mux(_T_100, decomposed_input_ports_0[2].bits, _T_99) @[Mux.scala 69:16]
    node _T_102 = eq(UInt<1>("h01"), _T_95) @[Mux.scala 69:19]
    node _T_103 = mux(_T_102, decomposed_input_ports_0[1].bits, _T_101) @[Mux.scala 69:16]
    node _T_104 = eq(UInt<1>("h00"), _T_95) @[Mux.scala 69:19]
    node _T_105 = mux(_T_104, decomposed_input_ports_0[0].bits, _T_103) @[Mux.scala 69:16]
    decomposed_output_ports_0[3].bits <= _T_105 @[Router_Hw.scala 104:84]
    node _T_106 = bits(config_wire, 11, 9) @[Router_Hw.scala 107:28]
    node _T_107 = eq(UInt<3>("h04"), _T_106) @[Mux.scala 69:19]
    node _T_108 = mux(_T_107, decomposed_input_ports_0[4].valid, UInt<1>("h00")) @[Mux.scala 69:16]
    node _T_109 = eq(UInt<2>("h03"), _T_106) @[Mux.scala 69:19]
    node _T_110 = mux(_T_109, decomposed_input_ports_0[3].valid, _T_108) @[Mux.scala 69:16]
    node _T_111 = eq(UInt<2>("h02"), _T_106) @[Mux.scala 69:19]
    node _T_112 = mux(_T_111, decomposed_input_ports_0[2].valid, _T_110) @[Mux.scala 69:16]
    node _T_113 = eq(UInt<1>("h01"), _T_106) @[Mux.scala 69:19]
    node _T_114 = mux(_T_113, decomposed_input_ports_0[1].valid, _T_112) @[Mux.scala 69:16]
    node _T_115 = eq(UInt<1>("h00"), _T_106) @[Mux.scala 69:19]
    node _T_116 = mux(_T_115, decomposed_input_ports_0[0].valid, _T_114) @[Mux.scala 69:16]
    decomposed_output_ports_0[3].valid <= _T_116 @[Router_Hw.scala 106:85]
    node _T_117 = bits(config_wire, 14, 12) @[Router_Hw.scala 105:28]
    node _T_118 = eq(UInt<3>("h04"), _T_117) @[Mux.scala 69:19]
    node _T_119 = mux(_T_118, decomposed_input_ports_0[4].bits, UInt<1>("h00")) @[Mux.scala 69:16]
    node _T_120 = eq(UInt<2>("h03"), _T_117) @[Mux.scala 69:19]
    node _T_121 = mux(_T_120, decomposed_input_ports_0[3].bits, _T_119) @[Mux.scala 69:16]
    node _T_122 = eq(UInt<2>("h02"), _T_117) @[Mux.scala 69:19]
    node _T_123 = mux(_T_122, decomposed_input_ports_0[2].bits, _T_121) @[Mux.scala 69:16]
    node _T_124 = eq(UInt<1>("h01"), _T_117) @[Mux.scala 69:19]
    node _T_125 = mux(_T_124, decomposed_input_ports_0[1].bits, _T_123) @[Mux.scala 69:16]
    node _T_126 = eq(UInt<1>("h00"), _T_117) @[Mux.scala 69:19]
    node _T_127 = mux(_T_126, decomposed_input_ports_0[0].bits, _T_125) @[Mux.scala 69:16]
    decomposed_output_ports_0[4].bits <= _T_127 @[Router_Hw.scala 104:84]
    node _T_128 = bits(config_wire, 14, 12) @[Router_Hw.scala 107:28]
    node _T_129 = eq(UInt<3>("h04"), _T_128) @[Mux.scala 69:19]
    node _T_130 = mux(_T_129, decomposed_input_ports_0[4].valid, UInt<1>("h00")) @[Mux.scala 69:16]
    node _T_131 = eq(UInt<2>("h03"), _T_128) @[Mux.scala 69:19]
    node _T_132 = mux(_T_131, decomposed_input_ports_0[3].valid, _T_130) @[Mux.scala 69:16]
    node _T_133 = eq(UInt<2>("h02"), _T_128) @[Mux.scala 69:19]
    node _T_134 = mux(_T_133, decomposed_input_ports_0[2].valid, _T_132) @[Mux.scala 69:16]
    node _T_135 = eq(UInt<1>("h01"), _T_128) @[Mux.scala 69:19]
    node _T_136 = mux(_T_135, decomposed_input_ports_0[1].valid, _T_134) @[Mux.scala 69:16]
    node _T_137 = eq(UInt<1>("h00"), _T_128) @[Mux.scala 69:19]
    node _T_138 = mux(_T_137, decomposed_input_ports_0[0].valid, _T_136) @[Mux.scala 69:16]
    decomposed_output_ports_0[4].valid <= _T_138 @[Router_Hw.scala 106:85]
    node _T_139 = bits(config_wire, 17, 15) @[Router_Hw.scala 105:28]
    node _T_140 = eq(UInt<3>("h04"), _T_139) @[Mux.scala 69:19]
    node _T_141 = mux(_T_140, decomposed_input_ports_0[4].bits, UInt<1>("h00")) @[Mux.scala 69:16]
    node _T_142 = eq(UInt<2>("h03"), _T_139) @[Mux.scala 69:19]
    node _T_143 = mux(_T_142, decomposed_input_ports_0[3].bits, _T_141) @[Mux.scala 69:16]
    node _T_144 = eq(UInt<2>("h02"), _T_139) @[Mux.scala 69:19]
    node _T_145 = mux(_T_144, decomposed_input_ports_0[2].bits, _T_143) @[Mux.scala 69:16]
    node _T_146 = eq(UInt<1>("h01"), _T_139) @[Mux.scala 69:19]
    node _T_147 = mux(_T_146, decomposed_input_ports_0[1].bits, _T_145) @[Mux.scala 69:16]
    node _T_148 = eq(UInt<1>("h00"), _T_139) @[Mux.scala 69:19]
    node _T_149 = mux(_T_148, decomposed_input_ports_0[0].bits, _T_147) @[Mux.scala 69:16]
    decomposed_output_ports_0[5].bits <= _T_149 @[Router_Hw.scala 104:84]
    node _T_150 = bits(config_wire, 17, 15) @[Router_Hw.scala 107:28]
    node _T_151 = eq(UInt<3>("h04"), _T_150) @[Mux.scala 69:19]
    node _T_152 = mux(_T_151, decomposed_input_ports_0[4].valid, UInt<1>("h00")) @[Mux.scala 69:16]
    node _T_153 = eq(UInt<2>("h03"), _T_150) @[Mux.scala 69:19]
    node _T_154 = mux(_T_153, decomposed_input_ports_0[3].valid, _T_152) @[Mux.scala 69:16]
    node _T_155 = eq(UInt<2>("h02"), _T_150) @[Mux.scala 69:19]
    node _T_156 = mux(_T_155, decomposed_input_ports_0[2].valid, _T_154) @[Mux.scala 69:16]
    node _T_157 = eq(UInt<1>("h01"), _T_150) @[Mux.scala 69:19]
    node _T_158 = mux(_T_157, decomposed_input_ports_0[1].valid, _T_156) @[Mux.scala 69:16]
    node _T_159 = eq(UInt<1>("h00"), _T_150) @[Mux.scala 69:19]
    node _T_160 = mux(_T_159, decomposed_input_ports_0[0].valid, _T_158) @[Mux.scala 69:16]
    decomposed_output_ports_0[5].valid <= _T_160 @[Router_Hw.scala 106:85]
    node _T_161 = bits(config_wire, 20, 18) @[Router_Hw.scala 105:28]
    node _T_162 = eq(UInt<3>("h04"), _T_161) @[Mux.scala 69:19]
    node _T_163 = mux(_T_162, decomposed_input_ports_0[4].bits, UInt<1>("h00")) @[Mux.scala 69:16]
    node _T_164 = eq(UInt<2>("h03"), _T_161) @[Mux.scala 69:19]
    node _T_165 = mux(_T_164, decomposed_input_ports_0[3].bits, _T_163) @[Mux.scala 69:16]
    node _T_166 = eq(UInt<2>("h02"), _T_161) @[Mux.scala 69:19]
    node _T_167 = mux(_T_166, decomposed_input_ports_0[2].bits, _T_165) @[Mux.scala 69:16]
    node _T_168 = eq(UInt<1>("h01"), _T_161) @[Mux.scala 69:19]
    node _T_169 = mux(_T_168, decomposed_input_ports_0[1].bits, _T_167) @[Mux.scala 69:16]
    node _T_170 = eq(UInt<1>("h00"), _T_161) @[Mux.scala 69:19]
    node _T_171 = mux(_T_170, decomposed_input_ports_0[0].bits, _T_169) @[Mux.scala 69:16]
    decomposed_output_ports_0[6].bits <= _T_171 @[Router_Hw.scala 104:84]
    node _T_172 = bits(config_wire, 20, 18) @[Router_Hw.scala 107:28]
    node _T_173 = eq(UInt<3>("h04"), _T_172) @[Mux.scala 69:19]
    node _T_174 = mux(_T_173, decomposed_input_ports_0[4].valid, UInt<1>("h00")) @[Mux.scala 69:16]
    node _T_175 = eq(UInt<2>("h03"), _T_172) @[Mux.scala 69:19]
    node _T_176 = mux(_T_175, decomposed_input_ports_0[3].valid, _T_174) @[Mux.scala 69:16]
    node _T_177 = eq(UInt<2>("h02"), _T_172) @[Mux.scala 69:19]
    node _T_178 = mux(_T_177, decomposed_input_ports_0[2].valid, _T_176) @[Mux.scala 69:16]
    node _T_179 = eq(UInt<1>("h01"), _T_172) @[Mux.scala 69:19]
    node _T_180 = mux(_T_179, decomposed_input_ports_0[1].valid, _T_178) @[Mux.scala 69:16]
    node _T_181 = eq(UInt<1>("h00"), _T_172) @[Mux.scala 69:19]
    node _T_182 = mux(_T_181, decomposed_input_ports_0[0].valid, _T_180) @[Mux.scala 69:16]
    decomposed_output_ports_0[6].valid <= _T_182 @[Router_Hw.scala 106:85]
    node _T_183 = bits(config_wire, 23, 21) @[Router_Hw.scala 105:28]
    node _T_184 = eq(UInt<3>("h04"), _T_183) @[Mux.scala 69:19]
    node _T_185 = mux(_T_184, decomposed_input_ports_0[4].bits, UInt<1>("h00")) @[Mux.scala 69:16]
    node _T_186 = eq(UInt<2>("h03"), _T_183) @[Mux.scala 69:19]
    node _T_187 = mux(_T_186, decomposed_input_ports_0[3].bits, _T_185) @[Mux.scala 69:16]
    node _T_188 = eq(UInt<2>("h02"), _T_183) @[Mux.scala 69:19]
    node _T_189 = mux(_T_188, decomposed_input_ports_0[2].bits, _T_187) @[Mux.scala 69:16]
    node _T_190 = eq(UInt<1>("h01"), _T_183) @[Mux.scala 69:19]
    node _T_191 = mux(_T_190, decomposed_input_ports_0[1].bits, _T_189) @[Mux.scala 69:16]
    node _T_192 = eq(UInt<1>("h00"), _T_183) @[Mux.scala 69:19]
    node _T_193 = mux(_T_192, decomposed_input_ports_0[0].bits, _T_191) @[Mux.scala 69:16]
    decomposed_output_ports_0[7].bits <= _T_193 @[Router_Hw.scala 104:84]
    node _T_194 = bits(config_wire, 23, 21) @[Router_Hw.scala 107:28]
    node _T_195 = eq(UInt<3>("h04"), _T_194) @[Mux.scala 69:19]
    node _T_196 = mux(_T_195, decomposed_input_ports_0[4].valid, UInt<1>("h00")) @[Mux.scala 69:16]
    node _T_197 = eq(UInt<2>("h03"), _T_194) @[Mux.scala 69:19]
    node _T_198 = mux(_T_197, decomposed_input_ports_0[3].valid, _T_196) @[Mux.scala 69:16]
    node _T_199 = eq(UInt<2>("h02"), _T_194) @[Mux.scala 69:19]
    node _T_200 = mux(_T_199, decomposed_input_ports_0[2].valid, _T_198) @[Mux.scala 69:16]
    node _T_201 = eq(UInt<1>("h01"), _T_194) @[Mux.scala 69:19]
    node _T_202 = mux(_T_201, decomposed_input_ports_0[1].valid, _T_200) @[Mux.scala 69:16]
    node _T_203 = eq(UInt<1>("h00"), _T_194) @[Mux.scala 69:19]
    node _T_204 = mux(_T_203, decomposed_input_ports_0[0].valid, _T_202) @[Mux.scala 69:16]
    decomposed_output_ports_0[7].valid <= _T_204 @[Router_Hw.scala 106:85]
    node _T_205 = bits(config_wire, 2, 0) @[Router_Hw.scala 113:22]
    node _T_206 = eq(_T_205, UInt<1>("h00")) @[Router_Hw.scala 113:53]
    node _T_207 = mux(_T_206, decomposed_output_ports_0[0].ready, UInt<1>("h01")) @[Router_Hw.scala 113:10]
    node _T_208 = bits(config_wire, 5, 3) @[Router_Hw.scala 113:22]
    node _T_209 = eq(_T_208, UInt<1>("h00")) @[Router_Hw.scala 113:53]
    node _T_210 = mux(_T_209, decomposed_output_ports_0[1].ready, UInt<1>("h01")) @[Router_Hw.scala 113:10]
    node _T_211 = bits(config_wire, 8, 6) @[Router_Hw.scala 113:22]
    node _T_212 = eq(_T_211, UInt<1>("h00")) @[Router_Hw.scala 113:53]
    node _T_213 = mux(_T_212, decomposed_output_ports_0[2].ready, UInt<1>("h01")) @[Router_Hw.scala 113:10]
    node _T_214 = bits(config_wire, 11, 9) @[Router_Hw.scala 113:22]
    node _T_215 = eq(_T_214, UInt<1>("h00")) @[Router_Hw.scala 113:53]
    node _T_216 = mux(_T_215, decomposed_output_ports_0[3].ready, UInt<1>("h01")) @[Router_Hw.scala 113:10]
    node _T_217 = bits(config_wire, 14, 12) @[Router_Hw.scala 113:22]
    node _T_218 = eq(_T_217, UInt<1>("h00")) @[Router_Hw.scala 113:53]
    node _T_219 = mux(_T_218, decomposed_output_ports_0[4].ready, UInt<1>("h01")) @[Router_Hw.scala 113:10]
    node _T_220 = bits(config_wire, 17, 15) @[Router_Hw.scala 113:22]
    node _T_221 = eq(_T_220, UInt<1>("h00")) @[Router_Hw.scala 113:53]
    node _T_222 = mux(_T_221, decomposed_output_ports_0[5].ready, UInt<1>("h01")) @[Router_Hw.scala 113:10]
    node _T_223 = bits(config_wire, 20, 18) @[Router_Hw.scala 113:22]
    node _T_224 = eq(_T_223, UInt<1>("h00")) @[Router_Hw.scala 113:53]
    node _T_225 = mux(_T_224, decomposed_output_ports_0[6].ready, UInt<1>("h01")) @[Router_Hw.scala 113:10]
    node _T_226 = bits(config_wire, 23, 21) @[Router_Hw.scala 113:22]
    node _T_227 = eq(_T_226, UInt<1>("h00")) @[Router_Hw.scala 113:53]
    node _T_228 = mux(_T_227, decomposed_output_ports_0[7].ready, UInt<1>("h01")) @[Router_Hw.scala 113:10]
    node _T_229 = and(_T_207, _T_210) @[Router_Hw.scala 116:99]
    node _T_230 = and(_T_229, _T_213) @[Router_Hw.scala 116:99]
    node _T_231 = and(_T_230, _T_216) @[Router_Hw.scala 116:99]
    node _T_232 = and(_T_231, _T_219) @[Router_Hw.scala 116:99]
    node _T_233 = and(_T_232, _T_222) @[Router_Hw.scala 116:99]
    node _T_234 = and(_T_233, _T_225) @[Router_Hw.scala 116:99]
    node _T_235 = and(_T_234, _T_228) @[Router_Hw.scala 116:99]
    decomposed_input_ports_0[0].ready <= _T_235 @[Router_Hw.scala 116:73]
    node _T_236 = bits(config_wire, 2, 0) @[Router_Hw.scala 113:22]
    node _T_237 = eq(_T_236, UInt<1>("h01")) @[Router_Hw.scala 113:53]
    node _T_238 = mux(_T_237, decomposed_output_ports_0[0].ready, UInt<1>("h01")) @[Router_Hw.scala 113:10]
    node _T_239 = bits(config_wire, 5, 3) @[Router_Hw.scala 113:22]
    node _T_240 = eq(_T_239, UInt<1>("h01")) @[Router_Hw.scala 113:53]
    node _T_241 = mux(_T_240, decomposed_output_ports_0[1].ready, UInt<1>("h01")) @[Router_Hw.scala 113:10]
    node _T_242 = bits(config_wire, 8, 6) @[Router_Hw.scala 113:22]
    node _T_243 = eq(_T_242, UInt<1>("h01")) @[Router_Hw.scala 113:53]
    node _T_244 = mux(_T_243, decomposed_output_ports_0[2].ready, UInt<1>("h01")) @[Router_Hw.scala 113:10]
    node _T_245 = bits(config_wire, 11, 9) @[Router_Hw.scala 113:22]
    node _T_246 = eq(_T_245, UInt<1>("h01")) @[Router_Hw.scala 113:53]
    node _T_247 = mux(_T_246, decomposed_output_ports_0[3].ready, UInt<1>("h01")) @[Router_Hw.scala 113:10]
    node _T_248 = bits(config_wire, 14, 12) @[Router_Hw.scala 113:22]
    node _T_249 = eq(_T_248, UInt<1>("h01")) @[Router_Hw.scala 113:53]
    node _T_250 = mux(_T_249, decomposed_output_ports_0[4].ready, UInt<1>("h01")) @[Router_Hw.scala 113:10]
    node _T_251 = bits(config_wire, 17, 15) @[Router_Hw.scala 113:22]
    node _T_252 = eq(_T_251, UInt<1>("h01")) @[Router_Hw.scala 113:53]
    node _T_253 = mux(_T_252, decomposed_output_ports_0[5].ready, UInt<1>("h01")) @[Router_Hw.scala 113:10]
    node _T_254 = bits(config_wire, 20, 18) @[Router_Hw.scala 113:22]
    node _T_255 = eq(_T_254, UInt<1>("h01")) @[Router_Hw.scala 113:53]
    node _T_256 = mux(_T_255, decomposed_output_ports_0[6].ready, UInt<1>("h01")) @[Router_Hw.scala 113:10]
    node _T_257 = bits(config_wire, 23, 21) @[Router_Hw.scala 113:22]
    node _T_258 = eq(_T_257, UInt<1>("h01")) @[Router_Hw.scala 113:53]
    node _T_259 = mux(_T_258, decomposed_output_ports_0[7].ready, UInt<1>("h01")) @[Router_Hw.scala 113:10]
    node _T_260 = and(_T_238, _T_241) @[Router_Hw.scala 116:99]
    node _T_261 = and(_T_260, _T_244) @[Router_Hw.scala 116:99]
    node _T_262 = and(_T_261, _T_247) @[Router_Hw.scala 116:99]
    node _T_263 = and(_T_262, _T_250) @[Router_Hw.scala 116:99]
    node _T_264 = and(_T_263, _T_253) @[Router_Hw.scala 116:99]
    node _T_265 = and(_T_264, _T_256) @[Router_Hw.scala 116:99]
    node _T_266 = and(_T_265, _T_259) @[Router_Hw.scala 116:99]
    decomposed_input_ports_0[1].ready <= _T_266 @[Router_Hw.scala 116:73]
    node _T_267 = bits(config_wire, 2, 0) @[Router_Hw.scala 113:22]
    node _T_268 = eq(_T_267, UInt<2>("h02")) @[Router_Hw.scala 113:53]
    node _T_269 = mux(_T_268, decomposed_output_ports_0[0].ready, UInt<1>("h01")) @[Router_Hw.scala 113:10]
    node _T_270 = bits(config_wire, 5, 3) @[Router_Hw.scala 113:22]
    node _T_271 = eq(_T_270, UInt<2>("h02")) @[Router_Hw.scala 113:53]
    node _T_272 = mux(_T_271, decomposed_output_ports_0[1].ready, UInt<1>("h01")) @[Router_Hw.scala 113:10]
    node _T_273 = bits(config_wire, 8, 6) @[Router_Hw.scala 113:22]
    node _T_274 = eq(_T_273, UInt<2>("h02")) @[Router_Hw.scala 113:53]
    node _T_275 = mux(_T_274, decomposed_output_ports_0[2].ready, UInt<1>("h01")) @[Router_Hw.scala 113:10]
    node _T_276 = bits(config_wire, 11, 9) @[Router_Hw.scala 113:22]
    node _T_277 = eq(_T_276, UInt<2>("h02")) @[Router_Hw.scala 113:53]
    node _T_278 = mux(_T_277, decomposed_output_ports_0[3].ready, UInt<1>("h01")) @[Router_Hw.scala 113:10]
    node _T_279 = bits(config_wire, 14, 12) @[Router_Hw.scala 113:22]
    node _T_280 = eq(_T_279, UInt<2>("h02")) @[Router_Hw.scala 113:53]
    node _T_281 = mux(_T_280, decomposed_output_ports_0[4].ready, UInt<1>("h01")) @[Router_Hw.scala 113:10]
    node _T_282 = bits(config_wire, 17, 15) @[Router_Hw.scala 113:22]
    node _T_283 = eq(_T_282, UInt<2>("h02")) @[Router_Hw.scala 113:53]
    node _T_284 = mux(_T_283, decomposed_output_ports_0[5].ready, UInt<1>("h01")) @[Router_Hw.scala 113:10]
    node _T_285 = bits(config_wire, 20, 18) @[Router_Hw.scala 113:22]
    node _T_286 = eq(_T_285, UInt<2>("h02")) @[Router_Hw.scala 113:53]
    node _T_287 = mux(_T_286, decomposed_output_ports_0[6].ready, UInt<1>("h01")) @[Router_Hw.scala 113:10]
    node _T_288 = bits(config_wire, 23, 21) @[Router_Hw.scala 113:22]
    node _T_289 = eq(_T_288, UInt<2>("h02")) @[Router_Hw.scala 113:53]
    node _T_290 = mux(_T_289, decomposed_output_ports_0[7].ready, UInt<1>("h01")) @[Router_Hw.scala 113:10]
    node _T_291 = and(_T_269, _T_272) @[Router_Hw.scala 116:99]
    node _T_292 = and(_T_291, _T_275) @[Router_Hw.scala 116:99]
    node _T_293 = and(_T_292, _T_278) @[Router_Hw.scala 116:99]
    node _T_294 = and(_T_293, _T_281) @[Router_Hw.scala 116:99]
    node _T_295 = and(_T_294, _T_284) @[Router_Hw.scala 116:99]
    node _T_296 = and(_T_295, _T_287) @[Router_Hw.scala 116:99]
    node _T_297 = and(_T_296, _T_290) @[Router_Hw.scala 116:99]
    decomposed_input_ports_0[2].ready <= _T_297 @[Router_Hw.scala 116:73]
    node _T_298 = bits(config_wire, 2, 0) @[Router_Hw.scala 113:22]
    node _T_299 = eq(_T_298, UInt<2>("h03")) @[Router_Hw.scala 113:53]
    node _T_300 = mux(_T_299, decomposed_output_ports_0[0].ready, UInt<1>("h01")) @[Router_Hw.scala 113:10]
    node _T_301 = bits(config_wire, 5, 3) @[Router_Hw.scala 113:22]
    node _T_302 = eq(_T_301, UInt<2>("h03")) @[Router_Hw.scala 113:53]
    node _T_303 = mux(_T_302, decomposed_output_ports_0[1].ready, UInt<1>("h01")) @[Router_Hw.scala 113:10]
    node _T_304 = bits(config_wire, 8, 6) @[Router_Hw.scala 113:22]
    node _T_305 = eq(_T_304, UInt<2>("h03")) @[Router_Hw.scala 113:53]
    node _T_306 = mux(_T_305, decomposed_output_ports_0[2].ready, UInt<1>("h01")) @[Router_Hw.scala 113:10]
    node _T_307 = bits(config_wire, 11, 9) @[Router_Hw.scala 113:22]
    node _T_308 = eq(_T_307, UInt<2>("h03")) @[Router_Hw.scala 113:53]
    node _T_309 = mux(_T_308, decomposed_output_ports_0[3].ready, UInt<1>("h01")) @[Router_Hw.scala 113:10]
    node _T_310 = bits(config_wire, 14, 12) @[Router_Hw.scala 113:22]
    node _T_311 = eq(_T_310, UInt<2>("h03")) @[Router_Hw.scala 113:53]
    node _T_312 = mux(_T_311, decomposed_output_ports_0[4].ready, UInt<1>("h01")) @[Router_Hw.scala 113:10]
    node _T_313 = bits(config_wire, 17, 15) @[Router_Hw.scala 113:22]
    node _T_314 = eq(_T_313, UInt<2>("h03")) @[Router_Hw.scala 113:53]
    node _T_315 = mux(_T_314, decomposed_output_ports_0[5].ready, UInt<1>("h01")) @[Router_Hw.scala 113:10]
    node _T_316 = bits(config_wire, 20, 18) @[Router_Hw.scala 113:22]
    node _T_317 = eq(_T_316, UInt<2>("h03")) @[Router_Hw.scala 113:53]
    node _T_318 = mux(_T_317, decomposed_output_ports_0[6].ready, UInt<1>("h01")) @[Router_Hw.scala 113:10]
    node _T_319 = bits(config_wire, 23, 21) @[Router_Hw.scala 113:22]
    node _T_320 = eq(_T_319, UInt<2>("h03")) @[Router_Hw.scala 113:53]
    node _T_321 = mux(_T_320, decomposed_output_ports_0[7].ready, UInt<1>("h01")) @[Router_Hw.scala 113:10]
    node _T_322 = and(_T_300, _T_303) @[Router_Hw.scala 116:99]
    node _T_323 = and(_T_322, _T_306) @[Router_Hw.scala 116:99]
    node _T_324 = and(_T_323, _T_309) @[Router_Hw.scala 116:99]
    node _T_325 = and(_T_324, _T_312) @[Router_Hw.scala 116:99]
    node _T_326 = and(_T_325, _T_315) @[Router_Hw.scala 116:99]
    node _T_327 = and(_T_326, _T_318) @[Router_Hw.scala 116:99]
    node _T_328 = and(_T_327, _T_321) @[Router_Hw.scala 116:99]
    decomposed_input_ports_0[3].ready <= _T_328 @[Router_Hw.scala 116:73]
    node _T_329 = bits(config_wire, 2, 0) @[Router_Hw.scala 113:22]
    node _T_330 = eq(_T_329, UInt<3>("h04")) @[Router_Hw.scala 113:53]
    node _T_331 = mux(_T_330, decomposed_output_ports_0[0].ready, UInt<1>("h01")) @[Router_Hw.scala 113:10]
    node _T_332 = bits(config_wire, 5, 3) @[Router_Hw.scala 113:22]
    node _T_333 = eq(_T_332, UInt<3>("h04")) @[Router_Hw.scala 113:53]
    node _T_334 = mux(_T_333, decomposed_output_ports_0[1].ready, UInt<1>("h01")) @[Router_Hw.scala 113:10]
    node _T_335 = bits(config_wire, 8, 6) @[Router_Hw.scala 113:22]
    node _T_336 = eq(_T_335, UInt<3>("h04")) @[Router_Hw.scala 113:53]
    node _T_337 = mux(_T_336, decomposed_output_ports_0[2].ready, UInt<1>("h01")) @[Router_Hw.scala 113:10]
    node _T_338 = bits(config_wire, 11, 9) @[Router_Hw.scala 113:22]
    node _T_339 = eq(_T_338, UInt<3>("h04")) @[Router_Hw.scala 113:53]
    node _T_340 = mux(_T_339, decomposed_output_ports_0[3].ready, UInt<1>("h01")) @[Router_Hw.scala 113:10]
    node _T_341 = bits(config_wire, 14, 12) @[Router_Hw.scala 113:22]
    node _T_342 = eq(_T_341, UInt<3>("h04")) @[Router_Hw.scala 113:53]
    node _T_343 = mux(_T_342, decomposed_output_ports_0[4].ready, UInt<1>("h01")) @[Router_Hw.scala 113:10]
    node _T_344 = bits(config_wire, 17, 15) @[Router_Hw.scala 113:22]
    node _T_345 = eq(_T_344, UInt<3>("h04")) @[Router_Hw.scala 113:53]
    node _T_346 = mux(_T_345, decomposed_output_ports_0[5].ready, UInt<1>("h01")) @[Router_Hw.scala 113:10]
    node _T_347 = bits(config_wire, 20, 18) @[Router_Hw.scala 113:22]
    node _T_348 = eq(_T_347, UInt<3>("h04")) @[Router_Hw.scala 113:53]
    node _T_349 = mux(_T_348, decomposed_output_ports_0[6].ready, UInt<1>("h01")) @[Router_Hw.scala 113:10]
    node _T_350 = bits(config_wire, 23, 21) @[Router_Hw.scala 113:22]
    node _T_351 = eq(_T_350, UInt<3>("h04")) @[Router_Hw.scala 113:53]
    node _T_352 = mux(_T_351, decomposed_output_ports_0[7].ready, UInt<1>("h01")) @[Router_Hw.scala 113:10]
    node _T_353 = and(_T_331, _T_334) @[Router_Hw.scala 116:99]
    node _T_354 = and(_T_353, _T_337) @[Router_Hw.scala 116:99]
    node _T_355 = and(_T_354, _T_340) @[Router_Hw.scala 116:99]
    node _T_356 = and(_T_355, _T_343) @[Router_Hw.scala 116:99]
    node _T_357 = and(_T_356, _T_346) @[Router_Hw.scala 116:99]
    node _T_358 = and(_T_357, _T_349) @[Router_Hw.scala 116:99]
    node _T_359 = and(_T_358, _T_352) @[Router_Hw.scala 116:99]
    decomposed_input_ports_0[4].ready <= _T_359 @[Router_Hw.scala 116:73]
    wire _T_360 : UInt<24>[1] @[Router_Hw.scala 140:45]
    _T_360[0] <= UInt<24>("h00") @[Router_Hw.scala 140:45]
    reg config_register_file : UInt<24>[1], clock with : (reset => (reset, _T_360)) @[Router_Hw.scala 140:37]
    node _T_361 = bits(config_register_file[0], 23, 0) @[Router_Hw.scala 141:55]
    config_wire <= _T_361 @[Router_Hw.scala 141:15]
    node config_module_id = bits(io.in[4].bits, 63, 59) @[Router_Hw.scala 148:44]
    node module_id_match = eq(config_module_id, UInt<5>("h012")) @[Router_Hw.scala 149:49]
    node config_idx = bits(io.in[4].bits, 58, 58) @[Router_Hw.scala 150:38]
    node config_data = bits(io.in[4].bits, 23, 0) @[Router_Hw.scala 151:39]
    node _T_362 = and(io.in[4].config, module_id_match) @[Router_Hw.scala 152:22]
    when _T_362 : @[Router_Hw.scala 152:41]
      config_register_file[UInt<1>("h00")] <= config_data @[Router_Hw.scala 153:38]
      skip @[Router_Hw.scala 152:41]
    
  module Router_Hw_10 : 
    input clock : Clock
    input reset : UInt<1>
    output io : {flip in : {valid : UInt<1>, bits : UInt<64>, flip ready : UInt<1>, config : UInt<1>}[2], out : {valid : UInt<1>, bits : UInt<64>, flip ready : UInt<1>, config : UInt<1>}[4]}
    
    wire decomposed_input_ports_0 : {flip ready : UInt<1>, valid : UInt<1>, bits : UInt<64>}[2] @[Router_Hw.scala 167:57]
    node _T = bits(io.in[0].bits, 63, 0) @[Router_Hw.scala 174:35]
    decomposed_input_ports_0[0].bits <= _T @[Router_Hw.scala 173:53]
    decomposed_input_ports_0[0].valid <= io.in[0].valid @[Router_Hw.scala 175:54]
    io.in[0].ready <= decomposed_input_ports_0[0].ready @[Router_Hw.scala 178:33]
    node _T_1 = bits(io.in[1].bits, 63, 0) @[Router_Hw.scala 174:35]
    decomposed_input_ports_0[1].bits <= _T_1 @[Router_Hw.scala 173:53]
    decomposed_input_ports_0[1].valid <= io.in[1].valid @[Router_Hw.scala 175:54]
    io.in[1].ready <= decomposed_input_ports_0[1].ready @[Router_Hw.scala 178:33]
    wire decomposed_output_ports_0 : {flip ready : UInt<1>, valid : UInt<1>, bits : UInt<64>}[4] @[Router_Hw.scala 167:57]
    reg _T_2 : UInt<1>[1], clock @[Router_Hw.scala 183:29]
    decomposed_output_ports_0[0].ready <= _T_2[0] @[Router_Hw.scala 185:54]
    reg _T_3 : UInt<64>, clock @[Router_Hw.scala 187:28]
    _T_3 <= decomposed_output_ports_0[0].bits @[Router_Hw.scala 188:19]
    reg _T_4 : UInt<1>, clock @[Router_Hw.scala 189:29]
    _T_4 <= decomposed_output_ports_0[0].valid @[Router_Hw.scala 190:20]
    _T_2[0] <= io.out[0].ready @[Router_Hw.scala 210:32]
    io.out[0].bits <= _T_3 @[Router_Hw.scala 212:34]
    io.out[0].valid <= _T_4 @[Router_Hw.scala 213:35]
    io.out[0].config <= UInt<1>("h00") @[Router_Hw.scala 214:36]
    reg _T_5 : UInt<1>[1], clock @[Router_Hw.scala 183:29]
    decomposed_output_ports_0[1].ready <= _T_5[0] @[Router_Hw.scala 185:54]
    reg _T_6 : UInt<64>, clock @[Router_Hw.scala 187:28]
    _T_6 <= decomposed_output_ports_0[1].bits @[Router_Hw.scala 188:19]
    reg _T_7 : UInt<1>, clock @[Router_Hw.scala 189:29]
    _T_7 <= decomposed_output_ports_0[1].valid @[Router_Hw.scala 190:20]
    _T_5[0] <= io.out[1].ready @[Router_Hw.scala 210:32]
    io.out[1].bits <= _T_6 @[Router_Hw.scala 212:34]
    io.out[1].valid <= _T_7 @[Router_Hw.scala 213:35]
    io.out[1].config <= UInt<1>("h00") @[Router_Hw.scala 214:36]
    reg _T_8 : UInt<1>[1], clock @[Router_Hw.scala 183:29]
    decomposed_output_ports_0[2].ready <= _T_8[0] @[Router_Hw.scala 185:54]
    reg _T_9 : UInt<64>, clock @[Router_Hw.scala 187:28]
    _T_9 <= decomposed_output_ports_0[2].bits @[Router_Hw.scala 188:19]
    reg _T_10 : UInt<1>, clock @[Router_Hw.scala 189:29]
    _T_10 <= decomposed_output_ports_0[2].valid @[Router_Hw.scala 190:20]
    _T_8[0] <= io.out[2].ready @[Router_Hw.scala 210:32]
    io.out[2].bits <= _T_9 @[Router_Hw.scala 212:34]
    io.out[2].valid <= _T_10 @[Router_Hw.scala 213:35]
    io.out[2].config <= UInt<1>("h00") @[Router_Hw.scala 214:36]
    reg _T_11 : UInt<1>[1], clock @[Router_Hw.scala 183:29]
    decomposed_output_ports_0[3].ready <= _T_11[0] @[Router_Hw.scala 185:54]
    reg _T_12 : UInt<64>, clock @[Router_Hw.scala 187:28]
    _T_12 <= decomposed_output_ports_0[3].bits @[Router_Hw.scala 188:19]
    reg _T_13 : UInt<1>, clock @[Router_Hw.scala 189:29]
    _T_13 <= decomposed_output_ports_0[3].valid @[Router_Hw.scala 190:20]
    _T_11[0] <= io.out[3].ready @[Router_Hw.scala 210:32]
    io.out[3].bits <= _T_12 @[Router_Hw.scala 212:34]
    io.out[3].valid <= _T_13 @[Router_Hw.scala 213:35]
    io.out[3].config <= UInt<1>("h00") @[Router_Hw.scala 214:36]
    wire config_wire : UInt<4> @[Router_Hw.scala 97:25]
    node _T_14 = bits(config_wire, 0, 0) @[Router_Hw.scala 105:28]
    node _T_15 = eq(UInt<1>("h01"), _T_14) @[Mux.scala 69:19]
    node _T_16 = mux(_T_15, decomposed_input_ports_0[1].bits, UInt<1>("h00")) @[Mux.scala 69:16]
    node _T_17 = eq(UInt<1>("h00"), _T_14) @[Mux.scala 69:19]
    node _T_18 = mux(_T_17, decomposed_input_ports_0[0].bits, _T_16) @[Mux.scala 69:16]
    decomposed_output_ports_0[0].bits <= _T_18 @[Router_Hw.scala 104:84]
    node _T_19 = bits(config_wire, 0, 0) @[Router_Hw.scala 107:28]
    node _T_20 = eq(UInt<1>("h01"), _T_19) @[Mux.scala 69:19]
    node _T_21 = mux(_T_20, decomposed_input_ports_0[1].valid, UInt<1>("h00")) @[Mux.scala 69:16]
    node _T_22 = eq(UInt<1>("h00"), _T_19) @[Mux.scala 69:19]
    node _T_23 = mux(_T_22, decomposed_input_ports_0[0].valid, _T_21) @[Mux.scala 69:16]
    decomposed_output_ports_0[0].valid <= _T_23 @[Router_Hw.scala 106:85]
    node _T_24 = bits(config_wire, 1, 1) @[Router_Hw.scala 105:28]
    node _T_25 = eq(UInt<1>("h01"), _T_24) @[Mux.scala 69:19]
    node _T_26 = mux(_T_25, decomposed_input_ports_0[1].bits, UInt<1>("h00")) @[Mux.scala 69:16]
    node _T_27 = eq(UInt<1>("h00"), _T_24) @[Mux.scala 69:19]
    node _T_28 = mux(_T_27, decomposed_input_ports_0[0].bits, _T_26) @[Mux.scala 69:16]
    decomposed_output_ports_0[1].bits <= _T_28 @[Router_Hw.scala 104:84]
    node _T_29 = bits(config_wire, 1, 1) @[Router_Hw.scala 107:28]
    node _T_30 = eq(UInt<1>("h01"), _T_29) @[Mux.scala 69:19]
    node _T_31 = mux(_T_30, decomposed_input_ports_0[1].valid, UInt<1>("h00")) @[Mux.scala 69:16]
    node _T_32 = eq(UInt<1>("h00"), _T_29) @[Mux.scala 69:19]
    node _T_33 = mux(_T_32, decomposed_input_ports_0[0].valid, _T_31) @[Mux.scala 69:16]
    decomposed_output_ports_0[1].valid <= _T_33 @[Router_Hw.scala 106:85]
    node _T_34 = bits(config_wire, 2, 2) @[Router_Hw.scala 105:28]
    node _T_35 = eq(UInt<1>("h01"), _T_34) @[Mux.scala 69:19]
    node _T_36 = mux(_T_35, decomposed_input_ports_0[1].bits, UInt<1>("h00")) @[Mux.scala 69:16]
    node _T_37 = eq(UInt<1>("h00"), _T_34) @[Mux.scala 69:19]
    node _T_38 = mux(_T_37, decomposed_input_ports_0[0].bits, _T_36) @[Mux.scala 69:16]
    decomposed_output_ports_0[2].bits <= _T_38 @[Router_Hw.scala 104:84]
    node _T_39 = bits(config_wire, 2, 2) @[Router_Hw.scala 107:28]
    node _T_40 = eq(UInt<1>("h01"), _T_39) @[Mux.scala 69:19]
    node _T_41 = mux(_T_40, decomposed_input_ports_0[1].valid, UInt<1>("h00")) @[Mux.scala 69:16]
    node _T_42 = eq(UInt<1>("h00"), _T_39) @[Mux.scala 69:19]
    node _T_43 = mux(_T_42, decomposed_input_ports_0[0].valid, _T_41) @[Mux.scala 69:16]
    decomposed_output_ports_0[2].valid <= _T_43 @[Router_Hw.scala 106:85]
    node _T_44 = bits(config_wire, 3, 3) @[Router_Hw.scala 105:28]
    node _T_45 = eq(UInt<1>("h01"), _T_44) @[Mux.scala 69:19]
    node _T_46 = mux(_T_45, decomposed_input_ports_0[1].bits, UInt<1>("h00")) @[Mux.scala 69:16]
    node _T_47 = eq(UInt<1>("h00"), _T_44) @[Mux.scala 69:19]
    node _T_48 = mux(_T_47, decomposed_input_ports_0[0].bits, _T_46) @[Mux.scala 69:16]
    decomposed_output_ports_0[3].bits <= _T_48 @[Router_Hw.scala 104:84]
    node _T_49 = bits(config_wire, 3, 3) @[Router_Hw.scala 107:28]
    node _T_50 = eq(UInt<1>("h01"), _T_49) @[Mux.scala 69:19]
    node _T_51 = mux(_T_50, decomposed_input_ports_0[1].valid, UInt<1>("h00")) @[Mux.scala 69:16]
    node _T_52 = eq(UInt<1>("h00"), _T_49) @[Mux.scala 69:19]
    node _T_53 = mux(_T_52, decomposed_input_ports_0[0].valid, _T_51) @[Mux.scala 69:16]
    decomposed_output_ports_0[3].valid <= _T_53 @[Router_Hw.scala 106:85]
    node _T_54 = bits(config_wire, 0, 0) @[Router_Hw.scala 113:22]
    node _T_55 = eq(_T_54, UInt<1>("h00")) @[Router_Hw.scala 113:53]
    node _T_56 = mux(_T_55, decomposed_output_ports_0[0].ready, UInt<1>("h01")) @[Router_Hw.scala 113:10]
    node _T_57 = bits(config_wire, 1, 1) @[Router_Hw.scala 113:22]
    node _T_58 = eq(_T_57, UInt<1>("h00")) @[Router_Hw.scala 113:53]
    node _T_59 = mux(_T_58, decomposed_output_ports_0[1].ready, UInt<1>("h01")) @[Router_Hw.scala 113:10]
    node _T_60 = bits(config_wire, 2, 2) @[Router_Hw.scala 113:22]
    node _T_61 = eq(_T_60, UInt<1>("h00")) @[Router_Hw.scala 113:53]
    node _T_62 = mux(_T_61, decomposed_output_ports_0[2].ready, UInt<1>("h01")) @[Router_Hw.scala 113:10]
    node _T_63 = bits(config_wire, 3, 3) @[Router_Hw.scala 113:22]
    node _T_64 = eq(_T_63, UInt<1>("h00")) @[Router_Hw.scala 113:53]
    node _T_65 = mux(_T_64, decomposed_output_ports_0[3].ready, UInt<1>("h01")) @[Router_Hw.scala 113:10]
    node _T_66 = and(_T_56, _T_59) @[Router_Hw.scala 116:99]
    node _T_67 = and(_T_66, _T_62) @[Router_Hw.scala 116:99]
    node _T_68 = and(_T_67, _T_65) @[Router_Hw.scala 116:99]
    decomposed_input_ports_0[0].ready <= _T_68 @[Router_Hw.scala 116:73]
    node _T_69 = bits(config_wire, 0, 0) @[Router_Hw.scala 113:22]
    node _T_70 = eq(_T_69, UInt<1>("h01")) @[Router_Hw.scala 113:53]
    node _T_71 = mux(_T_70, decomposed_output_ports_0[0].ready, UInt<1>("h01")) @[Router_Hw.scala 113:10]
    node _T_72 = bits(config_wire, 1, 1) @[Router_Hw.scala 113:22]
    node _T_73 = eq(_T_72, UInt<1>("h01")) @[Router_Hw.scala 113:53]
    node _T_74 = mux(_T_73, decomposed_output_ports_0[1].ready, UInt<1>("h01")) @[Router_Hw.scala 113:10]
    node _T_75 = bits(config_wire, 2, 2) @[Router_Hw.scala 113:22]
    node _T_76 = eq(_T_75, UInt<1>("h01")) @[Router_Hw.scala 113:53]
    node _T_77 = mux(_T_76, decomposed_output_ports_0[2].ready, UInt<1>("h01")) @[Router_Hw.scala 113:10]
    node _T_78 = bits(config_wire, 3, 3) @[Router_Hw.scala 113:22]
    node _T_79 = eq(_T_78, UInt<1>("h01")) @[Router_Hw.scala 113:53]
    node _T_80 = mux(_T_79, decomposed_output_ports_0[3].ready, UInt<1>("h01")) @[Router_Hw.scala 113:10]
    node _T_81 = and(_T_71, _T_74) @[Router_Hw.scala 116:99]
    node _T_82 = and(_T_81, _T_77) @[Router_Hw.scala 116:99]
    node _T_83 = and(_T_82, _T_80) @[Router_Hw.scala 116:99]
    decomposed_input_ports_0[1].ready <= _T_83 @[Router_Hw.scala 116:73]
    wire _T_84 : UInt<4>[1] @[Router_Hw.scala 140:45]
    _T_84[0] <= UInt<4>("h00") @[Router_Hw.scala 140:45]
    reg config_register_file : UInt<4>[1], clock with : (reset => (reset, _T_84)) @[Router_Hw.scala 140:37]
    node _T_85 = bits(config_register_file[0], 3, 0) @[Router_Hw.scala 141:55]
    config_wire <= _T_85 @[Router_Hw.scala 141:15]
    node config_module_id = bits(io.in[0].bits, 63, 59) @[Router_Hw.scala 148:44]
    node module_id_match = eq(config_module_id, UInt<5>("h015")) @[Router_Hw.scala 149:49]
    node config_idx = bits(io.in[0].bits, 58, 58) @[Router_Hw.scala 150:38]
    node config_data = bits(io.in[0].bits, 3, 0) @[Router_Hw.scala 151:39]
    node _T_86 = and(io.in[0].config, module_id_match) @[Router_Hw.scala 152:22]
    when _T_86 : @[Router_Hw.scala 152:41]
      config_register_file[UInt<1>("h00")] <= config_data @[Router_Hw.scala 153:38]
      skip @[Router_Hw.scala 152:41]
    
  module Router_Hw_11 : 
    input clock : Clock
    input reset : UInt<1>
    output io : {flip in : {valid : UInt<1>, bits : UInt<64>, flip ready : UInt<1>, config : UInt<1>}[6], out : {valid : UInt<1>, bits : UInt<64>, flip ready : UInt<1>, config : UInt<1>}[8]}
    
    wire decomposed_input_ports_0 : {flip ready : UInt<1>, valid : UInt<1>, bits : UInt<64>}[6] @[Router_Hw.scala 167:57]
    node _T = bits(io.in[0].bits, 63, 0) @[Router_Hw.scala 174:35]
    decomposed_input_ports_0[0].bits <= _T @[Router_Hw.scala 173:53]
    decomposed_input_ports_0[0].valid <= io.in[0].valid @[Router_Hw.scala 175:54]
    io.in[0].ready <= decomposed_input_ports_0[0].ready @[Router_Hw.scala 178:33]
    node _T_1 = bits(io.in[1].bits, 63, 0) @[Router_Hw.scala 174:35]
    decomposed_input_ports_0[1].bits <= _T_1 @[Router_Hw.scala 173:53]
    decomposed_input_ports_0[1].valid <= io.in[1].valid @[Router_Hw.scala 175:54]
    io.in[1].ready <= decomposed_input_ports_0[1].ready @[Router_Hw.scala 178:33]
    node _T_2 = bits(io.in[2].bits, 63, 0) @[Router_Hw.scala 174:35]
    decomposed_input_ports_0[2].bits <= _T_2 @[Router_Hw.scala 173:53]
    decomposed_input_ports_0[2].valid <= io.in[2].valid @[Router_Hw.scala 175:54]
    io.in[2].ready <= decomposed_input_ports_0[2].ready @[Router_Hw.scala 178:33]
    node _T_3 = bits(io.in[3].bits, 63, 0) @[Router_Hw.scala 174:35]
    decomposed_input_ports_0[3].bits <= _T_3 @[Router_Hw.scala 173:53]
    decomposed_input_ports_0[3].valid <= io.in[3].valid @[Router_Hw.scala 175:54]
    io.in[3].ready <= decomposed_input_ports_0[3].ready @[Router_Hw.scala 178:33]
    node _T_4 = bits(io.in[4].bits, 63, 0) @[Router_Hw.scala 174:35]
    decomposed_input_ports_0[4].bits <= _T_4 @[Router_Hw.scala 173:53]
    decomposed_input_ports_0[4].valid <= io.in[4].valid @[Router_Hw.scala 175:54]
    io.in[4].ready <= decomposed_input_ports_0[4].ready @[Router_Hw.scala 178:33]
    node _T_5 = bits(io.in[5].bits, 63, 0) @[Router_Hw.scala 174:35]
    decomposed_input_ports_0[5].bits <= _T_5 @[Router_Hw.scala 173:53]
    decomposed_input_ports_0[5].valid <= io.in[5].valid @[Router_Hw.scala 175:54]
    io.in[5].ready <= decomposed_input_ports_0[5].ready @[Router_Hw.scala 178:33]
    wire decomposed_output_ports_0 : {flip ready : UInt<1>, valid : UInt<1>, bits : UInt<64>}[8] @[Router_Hw.scala 167:57]
    reg _T_6 : UInt<1>[1], clock @[Router_Hw.scala 183:29]
    decomposed_output_ports_0[0].ready <= _T_6[0] @[Router_Hw.scala 185:54]
    reg _T_7 : UInt<64>, clock @[Router_Hw.scala 187:28]
    _T_7 <= decomposed_output_ports_0[0].bits @[Router_Hw.scala 188:19]
    reg _T_8 : UInt<1>, clock @[Router_Hw.scala 189:29]
    _T_8 <= decomposed_output_ports_0[0].valid @[Router_Hw.scala 190:20]
    _T_6[0] <= io.out[0].ready @[Router_Hw.scala 210:32]
    io.out[0].bits <= _T_7 @[Router_Hw.scala 212:34]
    io.out[0].valid <= _T_8 @[Router_Hw.scala 213:35]
    io.out[0].config <= UInt<1>("h00") @[Router_Hw.scala 214:36]
    reg _T_9 : UInt<1>[1], clock @[Router_Hw.scala 183:29]
    decomposed_output_ports_0[1].ready <= _T_9[0] @[Router_Hw.scala 185:54]
    reg _T_10 : UInt<64>, clock @[Router_Hw.scala 187:28]
    _T_10 <= decomposed_output_ports_0[1].bits @[Router_Hw.scala 188:19]
    reg _T_11 : UInt<1>, clock @[Router_Hw.scala 189:29]
    _T_11 <= decomposed_output_ports_0[1].valid @[Router_Hw.scala 190:20]
    _T_9[0] <= io.out[1].ready @[Router_Hw.scala 210:32]
    io.out[1].bits <= _T_10 @[Router_Hw.scala 212:34]
    io.out[1].valid <= _T_11 @[Router_Hw.scala 213:35]
    io.out[1].config <= UInt<1>("h00") @[Router_Hw.scala 214:36]
    reg _T_12 : UInt<1>[1], clock @[Router_Hw.scala 183:29]
    decomposed_output_ports_0[2].ready <= _T_12[0] @[Router_Hw.scala 185:54]
    reg _T_13 : UInt<64>, clock @[Router_Hw.scala 187:28]
    _T_13 <= decomposed_output_ports_0[2].bits @[Router_Hw.scala 188:19]
    reg _T_14 : UInt<1>, clock @[Router_Hw.scala 189:29]
    _T_14 <= decomposed_output_ports_0[2].valid @[Router_Hw.scala 190:20]
    _T_12[0] <= io.out[2].ready @[Router_Hw.scala 210:32]
    io.out[2].bits <= _T_13 @[Router_Hw.scala 212:34]
    io.out[2].valid <= _T_14 @[Router_Hw.scala 213:35]
    io.out[2].config <= UInt<1>("h00") @[Router_Hw.scala 214:36]
    reg _T_15 : UInt<1>[1], clock @[Router_Hw.scala 183:29]
    decomposed_output_ports_0[3].ready <= _T_15[0] @[Router_Hw.scala 185:54]
    reg _T_16 : UInt<64>, clock @[Router_Hw.scala 187:28]
    _T_16 <= decomposed_output_ports_0[3].bits @[Router_Hw.scala 188:19]
    reg _T_17 : UInt<1>, clock @[Router_Hw.scala 189:29]
    _T_17 <= decomposed_output_ports_0[3].valid @[Router_Hw.scala 190:20]
    _T_15[0] <= io.out[3].ready @[Router_Hw.scala 210:32]
    io.out[3].bits <= _T_16 @[Router_Hw.scala 212:34]
    io.out[3].valid <= _T_17 @[Router_Hw.scala 213:35]
    io.out[3].config <= UInt<1>("h00") @[Router_Hw.scala 214:36]
    reg _T_18 : UInt<1>[1], clock @[Router_Hw.scala 183:29]
    decomposed_output_ports_0[4].ready <= _T_18[0] @[Router_Hw.scala 185:54]
    reg _T_19 : UInt<64>, clock @[Router_Hw.scala 187:28]
    _T_19 <= decomposed_output_ports_0[4].bits @[Router_Hw.scala 188:19]
    reg _T_20 : UInt<1>, clock @[Router_Hw.scala 189:29]
    _T_20 <= decomposed_output_ports_0[4].valid @[Router_Hw.scala 190:20]
    _T_18[0] <= io.out[4].ready @[Router_Hw.scala 210:32]
    io.out[4].bits <= _T_19 @[Router_Hw.scala 212:34]
    io.out[4].valid <= _T_20 @[Router_Hw.scala 213:35]
    io.out[4].config <= UInt<1>("h00") @[Router_Hw.scala 214:36]
    reg _T_21 : UInt<1>[1], clock @[Router_Hw.scala 183:29]
    decomposed_output_ports_0[5].ready <= _T_21[0] @[Router_Hw.scala 185:54]
    reg _T_22 : UInt<64>, clock @[Router_Hw.scala 187:28]
    _T_22 <= decomposed_output_ports_0[5].bits @[Router_Hw.scala 188:19]
    reg _T_23 : UInt<1>, clock @[Router_Hw.scala 189:29]
    _T_23 <= decomposed_output_ports_0[5].valid @[Router_Hw.scala 190:20]
    _T_21[0] <= io.out[5].ready @[Router_Hw.scala 210:32]
    io.out[5].bits <= _T_22 @[Router_Hw.scala 212:34]
    io.out[5].valid <= _T_23 @[Router_Hw.scala 213:35]
    io.out[5].config <= UInt<1>("h00") @[Router_Hw.scala 214:36]
    reg _T_24 : UInt<1>[1], clock @[Router_Hw.scala 183:29]
    decomposed_output_ports_0[6].ready <= _T_24[0] @[Router_Hw.scala 185:54]
    reg _T_25 : UInt<64>, clock @[Router_Hw.scala 187:28]
    _T_25 <= decomposed_output_ports_0[6].bits @[Router_Hw.scala 188:19]
    reg _T_26 : UInt<1>, clock @[Router_Hw.scala 189:29]
    _T_26 <= decomposed_output_ports_0[6].valid @[Router_Hw.scala 190:20]
    _T_24[0] <= io.out[6].ready @[Router_Hw.scala 210:32]
    io.out[6].bits <= _T_25 @[Router_Hw.scala 212:34]
    io.out[6].valid <= _T_26 @[Router_Hw.scala 213:35]
    io.out[6].config <= UInt<1>("h00") @[Router_Hw.scala 214:36]
    reg _T_27 : UInt<1>[1], clock @[Router_Hw.scala 183:29]
    decomposed_output_ports_0[7].ready <= _T_27[0] @[Router_Hw.scala 185:54]
    reg _T_28 : UInt<64>, clock @[Router_Hw.scala 187:28]
    _T_28 <= decomposed_output_ports_0[7].bits @[Router_Hw.scala 188:19]
    reg _T_29 : UInt<1>, clock @[Router_Hw.scala 189:29]
    _T_29 <= decomposed_output_ports_0[7].valid @[Router_Hw.scala 190:20]
    when io.in[4].config : @[Router_Hw.scala 195:33]
      _T_27[0] <= UInt<1>("h00") @[Router_Hw.scala 197:34]
      io.out[7].config <= io.in[4].config @[Router_Hw.scala 198:31]
      io.in[4].ready <= io.out[7].ready @[Router_Hw.scala 198:31]
      io.out[7].bits <= io.in[4].bits @[Router_Hw.scala 198:31]
      io.out[7].valid <= io.in[4].valid @[Router_Hw.scala 198:31]
      skip @[Router_Hw.scala 195:33]
    else : @[Router_Hw.scala 199:14]
      _T_27[0] <= io.out[7].ready @[Router_Hw.scala 201:34]
      io.out[7].bits <= _T_28 @[Router_Hw.scala 203:36]
      io.out[7].valid <= _T_29 @[Router_Hw.scala 204:37]
      io.out[7].config <= io.in[4].config @[Router_Hw.scala 205:38]
      skip @[Router_Hw.scala 199:14]
    wire config_wire : UInt<24> @[Router_Hw.scala 97:25]
    node _T_30 = bits(config_wire, 2, 0) @[Router_Hw.scala 105:28]
    node _T_31 = eq(UInt<3>("h05"), _T_30) @[Mux.scala 69:19]
    node _T_32 = mux(_T_31, decomposed_input_ports_0[5].bits, UInt<1>("h00")) @[Mux.scala 69:16]
    node _T_33 = eq(UInt<3>("h04"), _T_30) @[Mux.scala 69:19]
    node _T_34 = mux(_T_33, decomposed_input_ports_0[4].bits, _T_32) @[Mux.scala 69:16]
    node _T_35 = eq(UInt<2>("h03"), _T_30) @[Mux.scala 69:19]
    node _T_36 = mux(_T_35, decomposed_input_ports_0[3].bits, _T_34) @[Mux.scala 69:16]
    node _T_37 = eq(UInt<2>("h02"), _T_30) @[Mux.scala 69:19]
    node _T_38 = mux(_T_37, decomposed_input_ports_0[2].bits, _T_36) @[Mux.scala 69:16]
    node _T_39 = eq(UInt<1>("h01"), _T_30) @[Mux.scala 69:19]
    node _T_40 = mux(_T_39, decomposed_input_ports_0[1].bits, _T_38) @[Mux.scala 69:16]
    node _T_41 = eq(UInt<1>("h00"), _T_30) @[Mux.scala 69:19]
    node _T_42 = mux(_T_41, decomposed_input_ports_0[0].bits, _T_40) @[Mux.scala 69:16]
    decomposed_output_ports_0[0].bits <= _T_42 @[Router_Hw.scala 104:84]
    node _T_43 = bits(config_wire, 2, 0) @[Router_Hw.scala 107:28]
    node _T_44 = eq(UInt<3>("h05"), _T_43) @[Mux.scala 69:19]
    node _T_45 = mux(_T_44, decomposed_input_ports_0[5].valid, UInt<1>("h00")) @[Mux.scala 69:16]
    node _T_46 = eq(UInt<3>("h04"), _T_43) @[Mux.scala 69:19]
    node _T_47 = mux(_T_46, decomposed_input_ports_0[4].valid, _T_45) @[Mux.scala 69:16]
    node _T_48 = eq(UInt<2>("h03"), _T_43) @[Mux.scala 69:19]
    node _T_49 = mux(_T_48, decomposed_input_ports_0[3].valid, _T_47) @[Mux.scala 69:16]
    node _T_50 = eq(UInt<2>("h02"), _T_43) @[Mux.scala 69:19]
    node _T_51 = mux(_T_50, decomposed_input_ports_0[2].valid, _T_49) @[Mux.scala 69:16]
    node _T_52 = eq(UInt<1>("h01"), _T_43) @[Mux.scala 69:19]
    node _T_53 = mux(_T_52, decomposed_input_ports_0[1].valid, _T_51) @[Mux.scala 69:16]
    node _T_54 = eq(UInt<1>("h00"), _T_43) @[Mux.scala 69:19]
    node _T_55 = mux(_T_54, decomposed_input_ports_0[0].valid, _T_53) @[Mux.scala 69:16]
    decomposed_output_ports_0[0].valid <= _T_55 @[Router_Hw.scala 106:85]
    node _T_56 = bits(config_wire, 5, 3) @[Router_Hw.scala 105:28]
    node _T_57 = eq(UInt<3>("h05"), _T_56) @[Mux.scala 69:19]
    node _T_58 = mux(_T_57, decomposed_input_ports_0[5].bits, UInt<1>("h00")) @[Mux.scala 69:16]
    node _T_59 = eq(UInt<3>("h04"), _T_56) @[Mux.scala 69:19]
    node _T_60 = mux(_T_59, decomposed_input_ports_0[4].bits, _T_58) @[Mux.scala 69:16]
    node _T_61 = eq(UInt<2>("h03"), _T_56) @[Mux.scala 69:19]
    node _T_62 = mux(_T_61, decomposed_input_ports_0[3].bits, _T_60) @[Mux.scala 69:16]
    node _T_63 = eq(UInt<2>("h02"), _T_56) @[Mux.scala 69:19]
    node _T_64 = mux(_T_63, decomposed_input_ports_0[2].bits, _T_62) @[Mux.scala 69:16]
    node _T_65 = eq(UInt<1>("h01"), _T_56) @[Mux.scala 69:19]
    node _T_66 = mux(_T_65, decomposed_input_ports_0[1].bits, _T_64) @[Mux.scala 69:16]
    node _T_67 = eq(UInt<1>("h00"), _T_56) @[Mux.scala 69:19]
    node _T_68 = mux(_T_67, decomposed_input_ports_0[0].bits, _T_66) @[Mux.scala 69:16]
    decomposed_output_ports_0[1].bits <= _T_68 @[Router_Hw.scala 104:84]
    node _T_69 = bits(config_wire, 5, 3) @[Router_Hw.scala 107:28]
    node _T_70 = eq(UInt<3>("h05"), _T_69) @[Mux.scala 69:19]
    node _T_71 = mux(_T_70, decomposed_input_ports_0[5].valid, UInt<1>("h00")) @[Mux.scala 69:16]
    node _T_72 = eq(UInt<3>("h04"), _T_69) @[Mux.scala 69:19]
    node _T_73 = mux(_T_72, decomposed_input_ports_0[4].valid, _T_71) @[Mux.scala 69:16]
    node _T_74 = eq(UInt<2>("h03"), _T_69) @[Mux.scala 69:19]
    node _T_75 = mux(_T_74, decomposed_input_ports_0[3].valid, _T_73) @[Mux.scala 69:16]
    node _T_76 = eq(UInt<2>("h02"), _T_69) @[Mux.scala 69:19]
    node _T_77 = mux(_T_76, decomposed_input_ports_0[2].valid, _T_75) @[Mux.scala 69:16]
    node _T_78 = eq(UInt<1>("h01"), _T_69) @[Mux.scala 69:19]
    node _T_79 = mux(_T_78, decomposed_input_ports_0[1].valid, _T_77) @[Mux.scala 69:16]
    node _T_80 = eq(UInt<1>("h00"), _T_69) @[Mux.scala 69:19]
    node _T_81 = mux(_T_80, decomposed_input_ports_0[0].valid, _T_79) @[Mux.scala 69:16]
    decomposed_output_ports_0[1].valid <= _T_81 @[Router_Hw.scala 106:85]
    node _T_82 = bits(config_wire, 8, 6) @[Router_Hw.scala 105:28]
    node _T_83 = eq(UInt<3>("h05"), _T_82) @[Mux.scala 69:19]
    node _T_84 = mux(_T_83, decomposed_input_ports_0[5].bits, UInt<1>("h00")) @[Mux.scala 69:16]
    node _T_85 = eq(UInt<3>("h04"), _T_82) @[Mux.scala 69:19]
    node _T_86 = mux(_T_85, decomposed_input_ports_0[4].bits, _T_84) @[Mux.scala 69:16]
    node _T_87 = eq(UInt<2>("h03"), _T_82) @[Mux.scala 69:19]
    node _T_88 = mux(_T_87, decomposed_input_ports_0[3].bits, _T_86) @[Mux.scala 69:16]
    node _T_89 = eq(UInt<2>("h02"), _T_82) @[Mux.scala 69:19]
    node _T_90 = mux(_T_89, decomposed_input_ports_0[2].bits, _T_88) @[Mux.scala 69:16]
    node _T_91 = eq(UInt<1>("h01"), _T_82) @[Mux.scala 69:19]
    node _T_92 = mux(_T_91, decomposed_input_ports_0[1].bits, _T_90) @[Mux.scala 69:16]
    node _T_93 = eq(UInt<1>("h00"), _T_82) @[Mux.scala 69:19]
    node _T_94 = mux(_T_93, decomposed_input_ports_0[0].bits, _T_92) @[Mux.scala 69:16]
    decomposed_output_ports_0[2].bits <= _T_94 @[Router_Hw.scala 104:84]
    node _T_95 = bits(config_wire, 8, 6) @[Router_Hw.scala 107:28]
    node _T_96 = eq(UInt<3>("h05"), _T_95) @[Mux.scala 69:19]
    node _T_97 = mux(_T_96, decomposed_input_ports_0[5].valid, UInt<1>("h00")) @[Mux.scala 69:16]
    node _T_98 = eq(UInt<3>("h04"), _T_95) @[Mux.scala 69:19]
    node _T_99 = mux(_T_98, decomposed_input_ports_0[4].valid, _T_97) @[Mux.scala 69:16]
    node _T_100 = eq(UInt<2>("h03"), _T_95) @[Mux.scala 69:19]
    node _T_101 = mux(_T_100, decomposed_input_ports_0[3].valid, _T_99) @[Mux.scala 69:16]
    node _T_102 = eq(UInt<2>("h02"), _T_95) @[Mux.scala 69:19]
    node _T_103 = mux(_T_102, decomposed_input_ports_0[2].valid, _T_101) @[Mux.scala 69:16]
    node _T_104 = eq(UInt<1>("h01"), _T_95) @[Mux.scala 69:19]
    node _T_105 = mux(_T_104, decomposed_input_ports_0[1].valid, _T_103) @[Mux.scala 69:16]
    node _T_106 = eq(UInt<1>("h00"), _T_95) @[Mux.scala 69:19]
    node _T_107 = mux(_T_106, decomposed_input_ports_0[0].valid, _T_105) @[Mux.scala 69:16]
    decomposed_output_ports_0[2].valid <= _T_107 @[Router_Hw.scala 106:85]
    node _T_108 = bits(config_wire, 11, 9) @[Router_Hw.scala 105:28]
    node _T_109 = eq(UInt<3>("h05"), _T_108) @[Mux.scala 69:19]
    node _T_110 = mux(_T_109, decomposed_input_ports_0[5].bits, UInt<1>("h00")) @[Mux.scala 69:16]
    node _T_111 = eq(UInt<3>("h04"), _T_108) @[Mux.scala 69:19]
    node _T_112 = mux(_T_111, decomposed_input_ports_0[4].bits, _T_110) @[Mux.scala 69:16]
    node _T_113 = eq(UInt<2>("h03"), _T_108) @[Mux.scala 69:19]
    node _T_114 = mux(_T_113, decomposed_input_ports_0[3].bits, _T_112) @[Mux.scala 69:16]
    node _T_115 = eq(UInt<2>("h02"), _T_108) @[Mux.scala 69:19]
    node _T_116 = mux(_T_115, decomposed_input_ports_0[2].bits, _T_114) @[Mux.scala 69:16]
    node _T_117 = eq(UInt<1>("h01"), _T_108) @[Mux.scala 69:19]
    node _T_118 = mux(_T_117, decomposed_input_ports_0[1].bits, _T_116) @[Mux.scala 69:16]
    node _T_119 = eq(UInt<1>("h00"), _T_108) @[Mux.scala 69:19]
    node _T_120 = mux(_T_119, decomposed_input_ports_0[0].bits, _T_118) @[Mux.scala 69:16]
    decomposed_output_ports_0[3].bits <= _T_120 @[Router_Hw.scala 104:84]
    node _T_121 = bits(config_wire, 11, 9) @[Router_Hw.scala 107:28]
    node _T_122 = eq(UInt<3>("h05"), _T_121) @[Mux.scala 69:19]
    node _T_123 = mux(_T_122, decomposed_input_ports_0[5].valid, UInt<1>("h00")) @[Mux.scala 69:16]
    node _T_124 = eq(UInt<3>("h04"), _T_121) @[Mux.scala 69:19]
    node _T_125 = mux(_T_124, decomposed_input_ports_0[4].valid, _T_123) @[Mux.scala 69:16]
    node _T_126 = eq(UInt<2>("h03"), _T_121) @[Mux.scala 69:19]
    node _T_127 = mux(_T_126, decomposed_input_ports_0[3].valid, _T_125) @[Mux.scala 69:16]
    node _T_128 = eq(UInt<2>("h02"), _T_121) @[Mux.scala 69:19]
    node _T_129 = mux(_T_128, decomposed_input_ports_0[2].valid, _T_127) @[Mux.scala 69:16]
    node _T_130 = eq(UInt<1>("h01"), _T_121) @[Mux.scala 69:19]
    node _T_131 = mux(_T_130, decomposed_input_ports_0[1].valid, _T_129) @[Mux.scala 69:16]
    node _T_132 = eq(UInt<1>("h00"), _T_121) @[Mux.scala 69:19]
    node _T_133 = mux(_T_132, decomposed_input_ports_0[0].valid, _T_131) @[Mux.scala 69:16]
    decomposed_output_ports_0[3].valid <= _T_133 @[Router_Hw.scala 106:85]
    node _T_134 = bits(config_wire, 14, 12) @[Router_Hw.scala 105:28]
    node _T_135 = eq(UInt<3>("h05"), _T_134) @[Mux.scala 69:19]
    node _T_136 = mux(_T_135, decomposed_input_ports_0[5].bits, UInt<1>("h00")) @[Mux.scala 69:16]
    node _T_137 = eq(UInt<3>("h04"), _T_134) @[Mux.scala 69:19]
    node _T_138 = mux(_T_137, decomposed_input_ports_0[4].bits, _T_136) @[Mux.scala 69:16]
    node _T_139 = eq(UInt<2>("h03"), _T_134) @[Mux.scala 69:19]
    node _T_140 = mux(_T_139, decomposed_input_ports_0[3].bits, _T_138) @[Mux.scala 69:16]
    node _T_141 = eq(UInt<2>("h02"), _T_134) @[Mux.scala 69:19]
    node _T_142 = mux(_T_141, decomposed_input_ports_0[2].bits, _T_140) @[Mux.scala 69:16]
    node _T_143 = eq(UInt<1>("h01"), _T_134) @[Mux.scala 69:19]
    node _T_144 = mux(_T_143, decomposed_input_ports_0[1].bits, _T_142) @[Mux.scala 69:16]
    node _T_145 = eq(UInt<1>("h00"), _T_134) @[Mux.scala 69:19]
    node _T_146 = mux(_T_145, decomposed_input_ports_0[0].bits, _T_144) @[Mux.scala 69:16]
    decomposed_output_ports_0[4].bits <= _T_146 @[Router_Hw.scala 104:84]
    node _T_147 = bits(config_wire, 14, 12) @[Router_Hw.scala 107:28]
    node _T_148 = eq(UInt<3>("h05"), _T_147) @[Mux.scala 69:19]
    node _T_149 = mux(_T_148, decomposed_input_ports_0[5].valid, UInt<1>("h00")) @[Mux.scala 69:16]
    node _T_150 = eq(UInt<3>("h04"), _T_147) @[Mux.scala 69:19]
    node _T_151 = mux(_T_150, decomposed_input_ports_0[4].valid, _T_149) @[Mux.scala 69:16]
    node _T_152 = eq(UInt<2>("h03"), _T_147) @[Mux.scala 69:19]
    node _T_153 = mux(_T_152, decomposed_input_ports_0[3].valid, _T_151) @[Mux.scala 69:16]
    node _T_154 = eq(UInt<2>("h02"), _T_147) @[Mux.scala 69:19]
    node _T_155 = mux(_T_154, decomposed_input_ports_0[2].valid, _T_153) @[Mux.scala 69:16]
    node _T_156 = eq(UInt<1>("h01"), _T_147) @[Mux.scala 69:19]
    node _T_157 = mux(_T_156, decomposed_input_ports_0[1].valid, _T_155) @[Mux.scala 69:16]
    node _T_158 = eq(UInt<1>("h00"), _T_147) @[Mux.scala 69:19]
    node _T_159 = mux(_T_158, decomposed_input_ports_0[0].valid, _T_157) @[Mux.scala 69:16]
    decomposed_output_ports_0[4].valid <= _T_159 @[Router_Hw.scala 106:85]
    node _T_160 = bits(config_wire, 17, 15) @[Router_Hw.scala 105:28]
    node _T_161 = eq(UInt<3>("h05"), _T_160) @[Mux.scala 69:19]
    node _T_162 = mux(_T_161, decomposed_input_ports_0[5].bits, UInt<1>("h00")) @[Mux.scala 69:16]
    node _T_163 = eq(UInt<3>("h04"), _T_160) @[Mux.scala 69:19]
    node _T_164 = mux(_T_163, decomposed_input_ports_0[4].bits, _T_162) @[Mux.scala 69:16]
    node _T_165 = eq(UInt<2>("h03"), _T_160) @[Mux.scala 69:19]
    node _T_166 = mux(_T_165, decomposed_input_ports_0[3].bits, _T_164) @[Mux.scala 69:16]
    node _T_167 = eq(UInt<2>("h02"), _T_160) @[Mux.scala 69:19]
    node _T_168 = mux(_T_167, decomposed_input_ports_0[2].bits, _T_166) @[Mux.scala 69:16]
    node _T_169 = eq(UInt<1>("h01"), _T_160) @[Mux.scala 69:19]
    node _T_170 = mux(_T_169, decomposed_input_ports_0[1].bits, _T_168) @[Mux.scala 69:16]
    node _T_171 = eq(UInt<1>("h00"), _T_160) @[Mux.scala 69:19]
    node _T_172 = mux(_T_171, decomposed_input_ports_0[0].bits, _T_170) @[Mux.scala 69:16]
    decomposed_output_ports_0[5].bits <= _T_172 @[Router_Hw.scala 104:84]
    node _T_173 = bits(config_wire, 17, 15) @[Router_Hw.scala 107:28]
    node _T_174 = eq(UInt<3>("h05"), _T_173) @[Mux.scala 69:19]
    node _T_175 = mux(_T_174, decomposed_input_ports_0[5].valid, UInt<1>("h00")) @[Mux.scala 69:16]
    node _T_176 = eq(UInt<3>("h04"), _T_173) @[Mux.scala 69:19]
    node _T_177 = mux(_T_176, decomposed_input_ports_0[4].valid, _T_175) @[Mux.scala 69:16]
    node _T_178 = eq(UInt<2>("h03"), _T_173) @[Mux.scala 69:19]
    node _T_179 = mux(_T_178, decomposed_input_ports_0[3].valid, _T_177) @[Mux.scala 69:16]
    node _T_180 = eq(UInt<2>("h02"), _T_173) @[Mux.scala 69:19]
    node _T_181 = mux(_T_180, decomposed_input_ports_0[2].valid, _T_179) @[Mux.scala 69:16]
    node _T_182 = eq(UInt<1>("h01"), _T_173) @[Mux.scala 69:19]
    node _T_183 = mux(_T_182, decomposed_input_ports_0[1].valid, _T_181) @[Mux.scala 69:16]
    node _T_184 = eq(UInt<1>("h00"), _T_173) @[Mux.scala 69:19]
    node _T_185 = mux(_T_184, decomposed_input_ports_0[0].valid, _T_183) @[Mux.scala 69:16]
    decomposed_output_ports_0[5].valid <= _T_185 @[Router_Hw.scala 106:85]
    node _T_186 = bits(config_wire, 20, 18) @[Router_Hw.scala 105:28]
    node _T_187 = eq(UInt<3>("h05"), _T_186) @[Mux.scala 69:19]
    node _T_188 = mux(_T_187, decomposed_input_ports_0[5].bits, UInt<1>("h00")) @[Mux.scala 69:16]
    node _T_189 = eq(UInt<3>("h04"), _T_186) @[Mux.scala 69:19]
    node _T_190 = mux(_T_189, decomposed_input_ports_0[4].bits, _T_188) @[Mux.scala 69:16]
    node _T_191 = eq(UInt<2>("h03"), _T_186) @[Mux.scala 69:19]
    node _T_192 = mux(_T_191, decomposed_input_ports_0[3].bits, _T_190) @[Mux.scala 69:16]
    node _T_193 = eq(UInt<2>("h02"), _T_186) @[Mux.scala 69:19]
    node _T_194 = mux(_T_193, decomposed_input_ports_0[2].bits, _T_192) @[Mux.scala 69:16]
    node _T_195 = eq(UInt<1>("h01"), _T_186) @[Mux.scala 69:19]
    node _T_196 = mux(_T_195, decomposed_input_ports_0[1].bits, _T_194) @[Mux.scala 69:16]
    node _T_197 = eq(UInt<1>("h00"), _T_186) @[Mux.scala 69:19]
    node _T_198 = mux(_T_197, decomposed_input_ports_0[0].bits, _T_196) @[Mux.scala 69:16]
    decomposed_output_ports_0[6].bits <= _T_198 @[Router_Hw.scala 104:84]
    node _T_199 = bits(config_wire, 20, 18) @[Router_Hw.scala 107:28]
    node _T_200 = eq(UInt<3>("h05"), _T_199) @[Mux.scala 69:19]
    node _T_201 = mux(_T_200, decomposed_input_ports_0[5].valid, UInt<1>("h00")) @[Mux.scala 69:16]
    node _T_202 = eq(UInt<3>("h04"), _T_199) @[Mux.scala 69:19]
    node _T_203 = mux(_T_202, decomposed_input_ports_0[4].valid, _T_201) @[Mux.scala 69:16]
    node _T_204 = eq(UInt<2>("h03"), _T_199) @[Mux.scala 69:19]
    node _T_205 = mux(_T_204, decomposed_input_ports_0[3].valid, _T_203) @[Mux.scala 69:16]
    node _T_206 = eq(UInt<2>("h02"), _T_199) @[Mux.scala 69:19]
    node _T_207 = mux(_T_206, decomposed_input_ports_0[2].valid, _T_205) @[Mux.scala 69:16]
    node _T_208 = eq(UInt<1>("h01"), _T_199) @[Mux.scala 69:19]
    node _T_209 = mux(_T_208, decomposed_input_ports_0[1].valid, _T_207) @[Mux.scala 69:16]
    node _T_210 = eq(UInt<1>("h00"), _T_199) @[Mux.scala 69:19]
    node _T_211 = mux(_T_210, decomposed_input_ports_0[0].valid, _T_209) @[Mux.scala 69:16]
    decomposed_output_ports_0[6].valid <= _T_211 @[Router_Hw.scala 106:85]
    node _T_212 = bits(config_wire, 23, 21) @[Router_Hw.scala 105:28]
    node _T_213 = eq(UInt<3>("h05"), _T_212) @[Mux.scala 69:19]
    node _T_214 = mux(_T_213, decomposed_input_ports_0[5].bits, UInt<1>("h00")) @[Mux.scala 69:16]
    node _T_215 = eq(UInt<3>("h04"), _T_212) @[Mux.scala 69:19]
    node _T_216 = mux(_T_215, decomposed_input_ports_0[4].bits, _T_214) @[Mux.scala 69:16]
    node _T_217 = eq(UInt<2>("h03"), _T_212) @[Mux.scala 69:19]
    node _T_218 = mux(_T_217, decomposed_input_ports_0[3].bits, _T_216) @[Mux.scala 69:16]
    node _T_219 = eq(UInt<2>("h02"), _T_212) @[Mux.scala 69:19]
    node _T_220 = mux(_T_219, decomposed_input_ports_0[2].bits, _T_218) @[Mux.scala 69:16]
    node _T_221 = eq(UInt<1>("h01"), _T_212) @[Mux.scala 69:19]
    node _T_222 = mux(_T_221, decomposed_input_ports_0[1].bits, _T_220) @[Mux.scala 69:16]
    node _T_223 = eq(UInt<1>("h00"), _T_212) @[Mux.scala 69:19]
    node _T_224 = mux(_T_223, decomposed_input_ports_0[0].bits, _T_222) @[Mux.scala 69:16]
    decomposed_output_ports_0[7].bits <= _T_224 @[Router_Hw.scala 104:84]
    node _T_225 = bits(config_wire, 23, 21) @[Router_Hw.scala 107:28]
    node _T_226 = eq(UInt<3>("h05"), _T_225) @[Mux.scala 69:19]
    node _T_227 = mux(_T_226, decomposed_input_ports_0[5].valid, UInt<1>("h00")) @[Mux.scala 69:16]
    node _T_228 = eq(UInt<3>("h04"), _T_225) @[Mux.scala 69:19]
    node _T_229 = mux(_T_228, decomposed_input_ports_0[4].valid, _T_227) @[Mux.scala 69:16]
    node _T_230 = eq(UInt<2>("h03"), _T_225) @[Mux.scala 69:19]
    node _T_231 = mux(_T_230, decomposed_input_ports_0[3].valid, _T_229) @[Mux.scala 69:16]
    node _T_232 = eq(UInt<2>("h02"), _T_225) @[Mux.scala 69:19]
    node _T_233 = mux(_T_232, decomposed_input_ports_0[2].valid, _T_231) @[Mux.scala 69:16]
    node _T_234 = eq(UInt<1>("h01"), _T_225) @[Mux.scala 69:19]
    node _T_235 = mux(_T_234, decomposed_input_ports_0[1].valid, _T_233) @[Mux.scala 69:16]
    node _T_236 = eq(UInt<1>("h00"), _T_225) @[Mux.scala 69:19]
    node _T_237 = mux(_T_236, decomposed_input_ports_0[0].valid, _T_235) @[Mux.scala 69:16]
    decomposed_output_ports_0[7].valid <= _T_237 @[Router_Hw.scala 106:85]
    node _T_238 = bits(config_wire, 2, 0) @[Router_Hw.scala 113:22]
    node _T_239 = eq(_T_238, UInt<1>("h00")) @[Router_Hw.scala 113:53]
    node _T_240 = mux(_T_239, decomposed_output_ports_0[0].ready, UInt<1>("h01")) @[Router_Hw.scala 113:10]
    node _T_241 = bits(config_wire, 5, 3) @[Router_Hw.scala 113:22]
    node _T_242 = eq(_T_241, UInt<1>("h00")) @[Router_Hw.scala 113:53]
    node _T_243 = mux(_T_242, decomposed_output_ports_0[1].ready, UInt<1>("h01")) @[Router_Hw.scala 113:10]
    node _T_244 = bits(config_wire, 8, 6) @[Router_Hw.scala 113:22]
    node _T_245 = eq(_T_244, UInt<1>("h00")) @[Router_Hw.scala 113:53]
    node _T_246 = mux(_T_245, decomposed_output_ports_0[2].ready, UInt<1>("h01")) @[Router_Hw.scala 113:10]
    node _T_247 = bits(config_wire, 11, 9) @[Router_Hw.scala 113:22]
    node _T_248 = eq(_T_247, UInt<1>("h00")) @[Router_Hw.scala 113:53]
    node _T_249 = mux(_T_248, decomposed_output_ports_0[3].ready, UInt<1>("h01")) @[Router_Hw.scala 113:10]
    node _T_250 = bits(config_wire, 14, 12) @[Router_Hw.scala 113:22]
    node _T_251 = eq(_T_250, UInt<1>("h00")) @[Router_Hw.scala 113:53]
    node _T_252 = mux(_T_251, decomposed_output_ports_0[4].ready, UInt<1>("h01")) @[Router_Hw.scala 113:10]
    node _T_253 = bits(config_wire, 17, 15) @[Router_Hw.scala 113:22]
    node _T_254 = eq(_T_253, UInt<1>("h00")) @[Router_Hw.scala 113:53]
    node _T_255 = mux(_T_254, decomposed_output_ports_0[5].ready, UInt<1>("h01")) @[Router_Hw.scala 113:10]
    node _T_256 = bits(config_wire, 20, 18) @[Router_Hw.scala 113:22]
    node _T_257 = eq(_T_256, UInt<1>("h00")) @[Router_Hw.scala 113:53]
    node _T_258 = mux(_T_257, decomposed_output_ports_0[6].ready, UInt<1>("h01")) @[Router_Hw.scala 113:10]
    node _T_259 = bits(config_wire, 23, 21) @[Router_Hw.scala 113:22]
    node _T_260 = eq(_T_259, UInt<1>("h00")) @[Router_Hw.scala 113:53]
    node _T_261 = mux(_T_260, decomposed_output_ports_0[7].ready, UInt<1>("h01")) @[Router_Hw.scala 113:10]
    node _T_262 = and(_T_240, _T_243) @[Router_Hw.scala 116:99]
    node _T_263 = and(_T_262, _T_246) @[Router_Hw.scala 116:99]
    node _T_264 = and(_T_263, _T_249) @[Router_Hw.scala 116:99]
    node _T_265 = and(_T_264, _T_252) @[Router_Hw.scala 116:99]
    node _T_266 = and(_T_265, _T_255) @[Router_Hw.scala 116:99]
    node _T_267 = and(_T_266, _T_258) @[Router_Hw.scala 116:99]
    node _T_268 = and(_T_267, _T_261) @[Router_Hw.scala 116:99]
    decomposed_input_ports_0[0].ready <= _T_268 @[Router_Hw.scala 116:73]
    node _T_269 = bits(config_wire, 2, 0) @[Router_Hw.scala 113:22]
    node _T_270 = eq(_T_269, UInt<1>("h01")) @[Router_Hw.scala 113:53]
    node _T_271 = mux(_T_270, decomposed_output_ports_0[0].ready, UInt<1>("h01")) @[Router_Hw.scala 113:10]
    node _T_272 = bits(config_wire, 5, 3) @[Router_Hw.scala 113:22]
    node _T_273 = eq(_T_272, UInt<1>("h01")) @[Router_Hw.scala 113:53]
    node _T_274 = mux(_T_273, decomposed_output_ports_0[1].ready, UInt<1>("h01")) @[Router_Hw.scala 113:10]
    node _T_275 = bits(config_wire, 8, 6) @[Router_Hw.scala 113:22]
    node _T_276 = eq(_T_275, UInt<1>("h01")) @[Router_Hw.scala 113:53]
    node _T_277 = mux(_T_276, decomposed_output_ports_0[2].ready, UInt<1>("h01")) @[Router_Hw.scala 113:10]
    node _T_278 = bits(config_wire, 11, 9) @[Router_Hw.scala 113:22]
    node _T_279 = eq(_T_278, UInt<1>("h01")) @[Router_Hw.scala 113:53]
    node _T_280 = mux(_T_279, decomposed_output_ports_0[3].ready, UInt<1>("h01")) @[Router_Hw.scala 113:10]
    node _T_281 = bits(config_wire, 14, 12) @[Router_Hw.scala 113:22]
    node _T_282 = eq(_T_281, UInt<1>("h01")) @[Router_Hw.scala 113:53]
    node _T_283 = mux(_T_282, decomposed_output_ports_0[4].ready, UInt<1>("h01")) @[Router_Hw.scala 113:10]
    node _T_284 = bits(config_wire, 17, 15) @[Router_Hw.scala 113:22]
    node _T_285 = eq(_T_284, UInt<1>("h01")) @[Router_Hw.scala 113:53]
    node _T_286 = mux(_T_285, decomposed_output_ports_0[5].ready, UInt<1>("h01")) @[Router_Hw.scala 113:10]
    node _T_287 = bits(config_wire, 20, 18) @[Router_Hw.scala 113:22]
    node _T_288 = eq(_T_287, UInt<1>("h01")) @[Router_Hw.scala 113:53]
    node _T_289 = mux(_T_288, decomposed_output_ports_0[6].ready, UInt<1>("h01")) @[Router_Hw.scala 113:10]
    node _T_290 = bits(config_wire, 23, 21) @[Router_Hw.scala 113:22]
    node _T_291 = eq(_T_290, UInt<1>("h01")) @[Router_Hw.scala 113:53]
    node _T_292 = mux(_T_291, decomposed_output_ports_0[7].ready, UInt<1>("h01")) @[Router_Hw.scala 113:10]
    node _T_293 = and(_T_271, _T_274) @[Router_Hw.scala 116:99]
    node _T_294 = and(_T_293, _T_277) @[Router_Hw.scala 116:99]
    node _T_295 = and(_T_294, _T_280) @[Router_Hw.scala 116:99]
    node _T_296 = and(_T_295, _T_283) @[Router_Hw.scala 116:99]
    node _T_297 = and(_T_296, _T_286) @[Router_Hw.scala 116:99]
    node _T_298 = and(_T_297, _T_289) @[Router_Hw.scala 116:99]
    node _T_299 = and(_T_298, _T_292) @[Router_Hw.scala 116:99]
    decomposed_input_ports_0[1].ready <= _T_299 @[Router_Hw.scala 116:73]
    node _T_300 = bits(config_wire, 2, 0) @[Router_Hw.scala 113:22]
    node _T_301 = eq(_T_300, UInt<2>("h02")) @[Router_Hw.scala 113:53]
    node _T_302 = mux(_T_301, decomposed_output_ports_0[0].ready, UInt<1>("h01")) @[Router_Hw.scala 113:10]
    node _T_303 = bits(config_wire, 5, 3) @[Router_Hw.scala 113:22]
    node _T_304 = eq(_T_303, UInt<2>("h02")) @[Router_Hw.scala 113:53]
    node _T_305 = mux(_T_304, decomposed_output_ports_0[1].ready, UInt<1>("h01")) @[Router_Hw.scala 113:10]
    node _T_306 = bits(config_wire, 8, 6) @[Router_Hw.scala 113:22]
    node _T_307 = eq(_T_306, UInt<2>("h02")) @[Router_Hw.scala 113:53]
    node _T_308 = mux(_T_307, decomposed_output_ports_0[2].ready, UInt<1>("h01")) @[Router_Hw.scala 113:10]
    node _T_309 = bits(config_wire, 11, 9) @[Router_Hw.scala 113:22]
    node _T_310 = eq(_T_309, UInt<2>("h02")) @[Router_Hw.scala 113:53]
    node _T_311 = mux(_T_310, decomposed_output_ports_0[3].ready, UInt<1>("h01")) @[Router_Hw.scala 113:10]
    node _T_312 = bits(config_wire, 14, 12) @[Router_Hw.scala 113:22]
    node _T_313 = eq(_T_312, UInt<2>("h02")) @[Router_Hw.scala 113:53]
    node _T_314 = mux(_T_313, decomposed_output_ports_0[4].ready, UInt<1>("h01")) @[Router_Hw.scala 113:10]
    node _T_315 = bits(config_wire, 17, 15) @[Router_Hw.scala 113:22]
    node _T_316 = eq(_T_315, UInt<2>("h02")) @[Router_Hw.scala 113:53]
    node _T_317 = mux(_T_316, decomposed_output_ports_0[5].ready, UInt<1>("h01")) @[Router_Hw.scala 113:10]
    node _T_318 = bits(config_wire, 20, 18) @[Router_Hw.scala 113:22]
    node _T_319 = eq(_T_318, UInt<2>("h02")) @[Router_Hw.scala 113:53]
    node _T_320 = mux(_T_319, decomposed_output_ports_0[6].ready, UInt<1>("h01")) @[Router_Hw.scala 113:10]
    node _T_321 = bits(config_wire, 23, 21) @[Router_Hw.scala 113:22]
    node _T_322 = eq(_T_321, UInt<2>("h02")) @[Router_Hw.scala 113:53]
    node _T_323 = mux(_T_322, decomposed_output_ports_0[7].ready, UInt<1>("h01")) @[Router_Hw.scala 113:10]
    node _T_324 = and(_T_302, _T_305) @[Router_Hw.scala 116:99]
    node _T_325 = and(_T_324, _T_308) @[Router_Hw.scala 116:99]
    node _T_326 = and(_T_325, _T_311) @[Router_Hw.scala 116:99]
    node _T_327 = and(_T_326, _T_314) @[Router_Hw.scala 116:99]
    node _T_328 = and(_T_327, _T_317) @[Router_Hw.scala 116:99]
    node _T_329 = and(_T_328, _T_320) @[Router_Hw.scala 116:99]
    node _T_330 = and(_T_329, _T_323) @[Router_Hw.scala 116:99]
    decomposed_input_ports_0[2].ready <= _T_330 @[Router_Hw.scala 116:73]
    node _T_331 = bits(config_wire, 2, 0) @[Router_Hw.scala 113:22]
    node _T_332 = eq(_T_331, UInt<2>("h03")) @[Router_Hw.scala 113:53]
    node _T_333 = mux(_T_332, decomposed_output_ports_0[0].ready, UInt<1>("h01")) @[Router_Hw.scala 113:10]
    node _T_334 = bits(config_wire, 5, 3) @[Router_Hw.scala 113:22]
    node _T_335 = eq(_T_334, UInt<2>("h03")) @[Router_Hw.scala 113:53]
    node _T_336 = mux(_T_335, decomposed_output_ports_0[1].ready, UInt<1>("h01")) @[Router_Hw.scala 113:10]
    node _T_337 = bits(config_wire, 8, 6) @[Router_Hw.scala 113:22]
    node _T_338 = eq(_T_337, UInt<2>("h03")) @[Router_Hw.scala 113:53]
    node _T_339 = mux(_T_338, decomposed_output_ports_0[2].ready, UInt<1>("h01")) @[Router_Hw.scala 113:10]
    node _T_340 = bits(config_wire, 11, 9) @[Router_Hw.scala 113:22]
    node _T_341 = eq(_T_340, UInt<2>("h03")) @[Router_Hw.scala 113:53]
    node _T_342 = mux(_T_341, decomposed_output_ports_0[3].ready, UInt<1>("h01")) @[Router_Hw.scala 113:10]
    node _T_343 = bits(config_wire, 14, 12) @[Router_Hw.scala 113:22]
    node _T_344 = eq(_T_343, UInt<2>("h03")) @[Router_Hw.scala 113:53]
    node _T_345 = mux(_T_344, decomposed_output_ports_0[4].ready, UInt<1>("h01")) @[Router_Hw.scala 113:10]
    node _T_346 = bits(config_wire, 17, 15) @[Router_Hw.scala 113:22]
    node _T_347 = eq(_T_346, UInt<2>("h03")) @[Router_Hw.scala 113:53]
    node _T_348 = mux(_T_347, decomposed_output_ports_0[5].ready, UInt<1>("h01")) @[Router_Hw.scala 113:10]
    node _T_349 = bits(config_wire, 20, 18) @[Router_Hw.scala 113:22]
    node _T_350 = eq(_T_349, UInt<2>("h03")) @[Router_Hw.scala 113:53]
    node _T_351 = mux(_T_350, decomposed_output_ports_0[6].ready, UInt<1>("h01")) @[Router_Hw.scala 113:10]
    node _T_352 = bits(config_wire, 23, 21) @[Router_Hw.scala 113:22]
    node _T_353 = eq(_T_352, UInt<2>("h03")) @[Router_Hw.scala 113:53]
    node _T_354 = mux(_T_353, decomposed_output_ports_0[7].ready, UInt<1>("h01")) @[Router_Hw.scala 113:10]
    node _T_355 = and(_T_333, _T_336) @[Router_Hw.scala 116:99]
    node _T_356 = and(_T_355, _T_339) @[Router_Hw.scala 116:99]
    node _T_357 = and(_T_356, _T_342) @[Router_Hw.scala 116:99]
    node _T_358 = and(_T_357, _T_345) @[Router_Hw.scala 116:99]
    node _T_359 = and(_T_358, _T_348) @[Router_Hw.scala 116:99]
    node _T_360 = and(_T_359, _T_351) @[Router_Hw.scala 116:99]
    node _T_361 = and(_T_360, _T_354) @[Router_Hw.scala 116:99]
    decomposed_input_ports_0[3].ready <= _T_361 @[Router_Hw.scala 116:73]
    node _T_362 = bits(config_wire, 2, 0) @[Router_Hw.scala 113:22]
    node _T_363 = eq(_T_362, UInt<3>("h04")) @[Router_Hw.scala 113:53]
    node _T_364 = mux(_T_363, decomposed_output_ports_0[0].ready, UInt<1>("h01")) @[Router_Hw.scala 113:10]
    node _T_365 = bits(config_wire, 5, 3) @[Router_Hw.scala 113:22]
    node _T_366 = eq(_T_365, UInt<3>("h04")) @[Router_Hw.scala 113:53]
    node _T_367 = mux(_T_366, decomposed_output_ports_0[1].ready, UInt<1>("h01")) @[Router_Hw.scala 113:10]
    node _T_368 = bits(config_wire, 8, 6) @[Router_Hw.scala 113:22]
    node _T_369 = eq(_T_368, UInt<3>("h04")) @[Router_Hw.scala 113:53]
    node _T_370 = mux(_T_369, decomposed_output_ports_0[2].ready, UInt<1>("h01")) @[Router_Hw.scala 113:10]
    node _T_371 = bits(config_wire, 11, 9) @[Router_Hw.scala 113:22]
    node _T_372 = eq(_T_371, UInt<3>("h04")) @[Router_Hw.scala 113:53]
    node _T_373 = mux(_T_372, decomposed_output_ports_0[3].ready, UInt<1>("h01")) @[Router_Hw.scala 113:10]
    node _T_374 = bits(config_wire, 14, 12) @[Router_Hw.scala 113:22]
    node _T_375 = eq(_T_374, UInt<3>("h04")) @[Router_Hw.scala 113:53]
    node _T_376 = mux(_T_375, decomposed_output_ports_0[4].ready, UInt<1>("h01")) @[Router_Hw.scala 113:10]
    node _T_377 = bits(config_wire, 17, 15) @[Router_Hw.scala 113:22]
    node _T_378 = eq(_T_377, UInt<3>("h04")) @[Router_Hw.scala 113:53]
    node _T_379 = mux(_T_378, decomposed_output_ports_0[5].ready, UInt<1>("h01")) @[Router_Hw.scala 113:10]
    node _T_380 = bits(config_wire, 20, 18) @[Router_Hw.scala 113:22]
    node _T_381 = eq(_T_380, UInt<3>("h04")) @[Router_Hw.scala 113:53]
    node _T_382 = mux(_T_381, decomposed_output_ports_0[6].ready, UInt<1>("h01")) @[Router_Hw.scala 113:10]
    node _T_383 = bits(config_wire, 23, 21) @[Router_Hw.scala 113:22]
    node _T_384 = eq(_T_383, UInt<3>("h04")) @[Router_Hw.scala 113:53]
    node _T_385 = mux(_T_384, decomposed_output_ports_0[7].ready, UInt<1>("h01")) @[Router_Hw.scala 113:10]
    node _T_386 = and(_T_364, _T_367) @[Router_Hw.scala 116:99]
    node _T_387 = and(_T_386, _T_370) @[Router_Hw.scala 116:99]
    node _T_388 = and(_T_387, _T_373) @[Router_Hw.scala 116:99]
    node _T_389 = and(_T_388, _T_376) @[Router_Hw.scala 116:99]
    node _T_390 = and(_T_389, _T_379) @[Router_Hw.scala 116:99]
    node _T_391 = and(_T_390, _T_382) @[Router_Hw.scala 116:99]
    node _T_392 = and(_T_391, _T_385) @[Router_Hw.scala 116:99]
    decomposed_input_ports_0[4].ready <= _T_392 @[Router_Hw.scala 116:73]
    node _T_393 = bits(config_wire, 2, 0) @[Router_Hw.scala 113:22]
    node _T_394 = eq(_T_393, UInt<3>("h05")) @[Router_Hw.scala 113:53]
    node _T_395 = mux(_T_394, decomposed_output_ports_0[0].ready, UInt<1>("h01")) @[Router_Hw.scala 113:10]
    node _T_396 = bits(config_wire, 5, 3) @[Router_Hw.scala 113:22]
    node _T_397 = eq(_T_396, UInt<3>("h05")) @[Router_Hw.scala 113:53]
    node _T_398 = mux(_T_397, decomposed_output_ports_0[1].ready, UInt<1>("h01")) @[Router_Hw.scala 113:10]
    node _T_399 = bits(config_wire, 8, 6) @[Router_Hw.scala 113:22]
    node _T_400 = eq(_T_399, UInt<3>("h05")) @[Router_Hw.scala 113:53]
    node _T_401 = mux(_T_400, decomposed_output_ports_0[2].ready, UInt<1>("h01")) @[Router_Hw.scala 113:10]
    node _T_402 = bits(config_wire, 11, 9) @[Router_Hw.scala 113:22]
    node _T_403 = eq(_T_402, UInt<3>("h05")) @[Router_Hw.scala 113:53]
    node _T_404 = mux(_T_403, decomposed_output_ports_0[3].ready, UInt<1>("h01")) @[Router_Hw.scala 113:10]
    node _T_405 = bits(config_wire, 14, 12) @[Router_Hw.scala 113:22]
    node _T_406 = eq(_T_405, UInt<3>("h05")) @[Router_Hw.scala 113:53]
    node _T_407 = mux(_T_406, decomposed_output_ports_0[4].ready, UInt<1>("h01")) @[Router_Hw.scala 113:10]
    node _T_408 = bits(config_wire, 17, 15) @[Router_Hw.scala 113:22]
    node _T_409 = eq(_T_408, UInt<3>("h05")) @[Router_Hw.scala 113:53]
    node _T_410 = mux(_T_409, decomposed_output_ports_0[5].ready, UInt<1>("h01")) @[Router_Hw.scala 113:10]
    node _T_411 = bits(config_wire, 20, 18) @[Router_Hw.scala 113:22]
    node _T_412 = eq(_T_411, UInt<3>("h05")) @[Router_Hw.scala 113:53]
    node _T_413 = mux(_T_412, decomposed_output_ports_0[6].ready, UInt<1>("h01")) @[Router_Hw.scala 113:10]
    node _T_414 = bits(config_wire, 23, 21) @[Router_Hw.scala 113:22]
    node _T_415 = eq(_T_414, UInt<3>("h05")) @[Router_Hw.scala 113:53]
    node _T_416 = mux(_T_415, decomposed_output_ports_0[7].ready, UInt<1>("h01")) @[Router_Hw.scala 113:10]
    node _T_417 = and(_T_395, _T_398) @[Router_Hw.scala 116:99]
    node _T_418 = and(_T_417, _T_401) @[Router_Hw.scala 116:99]
    node _T_419 = and(_T_418, _T_404) @[Router_Hw.scala 116:99]
    node _T_420 = and(_T_419, _T_407) @[Router_Hw.scala 116:99]
    node _T_421 = and(_T_420, _T_410) @[Router_Hw.scala 116:99]
    node _T_422 = and(_T_421, _T_413) @[Router_Hw.scala 116:99]
    node _T_423 = and(_T_422, _T_416) @[Router_Hw.scala 116:99]
    decomposed_input_ports_0[5].ready <= _T_423 @[Router_Hw.scala 116:73]
    wire _T_424 : UInt<24>[1] @[Router_Hw.scala 140:45]
    _T_424[0] <= UInt<24>("h00") @[Router_Hw.scala 140:45]
    reg config_register_file : UInt<24>[1], clock with : (reset => (reset, _T_424)) @[Router_Hw.scala 140:37]
    node _T_425 = bits(config_register_file[0], 23, 0) @[Router_Hw.scala 141:55]
    config_wire <= _T_425 @[Router_Hw.scala 141:15]
    node config_module_id = bits(io.in[4].bits, 63, 59) @[Router_Hw.scala 148:44]
    node module_id_match = eq(config_module_id, UInt<4>("h0f")) @[Router_Hw.scala 149:49]
    node config_idx = bits(io.in[4].bits, 58, 58) @[Router_Hw.scala 150:38]
    node config_data = bits(io.in[4].bits, 23, 0) @[Router_Hw.scala 151:39]
    node _T_426 = and(io.in[4].config, module_id_match) @[Router_Hw.scala 152:22]
    when _T_426 : @[Router_Hw.scala 152:41]
      config_register_file[UInt<1>("h00")] <= config_data @[Router_Hw.scala 153:38]
      skip @[Router_Hw.scala 152:41]
    
  module Router_Hw_12 : 
    input clock : Clock
    input reset : UInt<1>
    output io : {flip in : {valid : UInt<1>, bits : UInt<64>, flip ready : UInt<1>, config : UInt<1>}[5], out : {valid : UInt<1>, bits : UInt<64>, flip ready : UInt<1>, config : UInt<1>}[6]}
    
    wire decomposed_input_ports_0 : {flip ready : UInt<1>, valid : UInt<1>, bits : UInt<64>}[5] @[Router_Hw.scala 167:57]
    node _T = bits(io.in[0].bits, 63, 0) @[Router_Hw.scala 174:35]
    decomposed_input_ports_0[0].bits <= _T @[Router_Hw.scala 173:53]
    decomposed_input_ports_0[0].valid <= io.in[0].valid @[Router_Hw.scala 175:54]
    io.in[0].ready <= decomposed_input_ports_0[0].ready @[Router_Hw.scala 178:33]
    node _T_1 = bits(io.in[1].bits, 63, 0) @[Router_Hw.scala 174:35]
    decomposed_input_ports_0[1].bits <= _T_1 @[Router_Hw.scala 173:53]
    decomposed_input_ports_0[1].valid <= io.in[1].valid @[Router_Hw.scala 175:54]
    io.in[1].ready <= decomposed_input_ports_0[1].ready @[Router_Hw.scala 178:33]
    node _T_2 = bits(io.in[2].bits, 63, 0) @[Router_Hw.scala 174:35]
    decomposed_input_ports_0[2].bits <= _T_2 @[Router_Hw.scala 173:53]
    decomposed_input_ports_0[2].valid <= io.in[2].valid @[Router_Hw.scala 175:54]
    io.in[2].ready <= decomposed_input_ports_0[2].ready @[Router_Hw.scala 178:33]
    node _T_3 = bits(io.in[3].bits, 63, 0) @[Router_Hw.scala 174:35]
    decomposed_input_ports_0[3].bits <= _T_3 @[Router_Hw.scala 173:53]
    decomposed_input_ports_0[3].valid <= io.in[3].valid @[Router_Hw.scala 175:54]
    io.in[3].ready <= decomposed_input_ports_0[3].ready @[Router_Hw.scala 178:33]
    node _T_4 = bits(io.in[4].bits, 63, 0) @[Router_Hw.scala 174:35]
    decomposed_input_ports_0[4].bits <= _T_4 @[Router_Hw.scala 173:53]
    decomposed_input_ports_0[4].valid <= io.in[4].valid @[Router_Hw.scala 175:54]
    io.in[4].ready <= decomposed_input_ports_0[4].ready @[Router_Hw.scala 178:33]
    wire decomposed_output_ports_0 : {flip ready : UInt<1>, valid : UInt<1>, bits : UInt<64>}[6] @[Router_Hw.scala 167:57]
    reg _T_5 : UInt<1>[1], clock @[Router_Hw.scala 183:29]
    decomposed_output_ports_0[0].ready <= _T_5[0] @[Router_Hw.scala 185:54]
    reg _T_6 : UInt<64>, clock @[Router_Hw.scala 187:28]
    _T_6 <= decomposed_output_ports_0[0].bits @[Router_Hw.scala 188:19]
    reg _T_7 : UInt<1>, clock @[Router_Hw.scala 189:29]
    _T_7 <= decomposed_output_ports_0[0].valid @[Router_Hw.scala 190:20]
    _T_5[0] <= io.out[0].ready @[Router_Hw.scala 210:32]
    io.out[0].bits <= _T_6 @[Router_Hw.scala 212:34]
    io.out[0].valid <= _T_7 @[Router_Hw.scala 213:35]
    io.out[0].config <= UInt<1>("h00") @[Router_Hw.scala 214:36]
    reg _T_8 : UInt<1>[1], clock @[Router_Hw.scala 183:29]
    decomposed_output_ports_0[1].ready <= _T_8[0] @[Router_Hw.scala 185:54]
    reg _T_9 : UInt<64>, clock @[Router_Hw.scala 187:28]
    _T_9 <= decomposed_output_ports_0[1].bits @[Router_Hw.scala 188:19]
    reg _T_10 : UInt<1>, clock @[Router_Hw.scala 189:29]
    _T_10 <= decomposed_output_ports_0[1].valid @[Router_Hw.scala 190:20]
    _T_8[0] <= io.out[1].ready @[Router_Hw.scala 210:32]
    io.out[1].bits <= _T_9 @[Router_Hw.scala 212:34]
    io.out[1].valid <= _T_10 @[Router_Hw.scala 213:35]
    io.out[1].config <= UInt<1>("h00") @[Router_Hw.scala 214:36]
    reg _T_11 : UInt<1>[1], clock @[Router_Hw.scala 183:29]
    decomposed_output_ports_0[2].ready <= _T_11[0] @[Router_Hw.scala 185:54]
    reg _T_12 : UInt<64>, clock @[Router_Hw.scala 187:28]
    _T_12 <= decomposed_output_ports_0[2].bits @[Router_Hw.scala 188:19]
    reg _T_13 : UInt<1>, clock @[Router_Hw.scala 189:29]
    _T_13 <= decomposed_output_ports_0[2].valid @[Router_Hw.scala 190:20]
    _T_11[0] <= io.out[2].ready @[Router_Hw.scala 210:32]
    io.out[2].bits <= _T_12 @[Router_Hw.scala 212:34]
    io.out[2].valid <= _T_13 @[Router_Hw.scala 213:35]
    io.out[2].config <= UInt<1>("h00") @[Router_Hw.scala 214:36]
    reg _T_14 : UInt<1>[1], clock @[Router_Hw.scala 183:29]
    decomposed_output_ports_0[3].ready <= _T_14[0] @[Router_Hw.scala 185:54]
    reg _T_15 : UInt<64>, clock @[Router_Hw.scala 187:28]
    _T_15 <= decomposed_output_ports_0[3].bits @[Router_Hw.scala 188:19]
    reg _T_16 : UInt<1>, clock @[Router_Hw.scala 189:29]
    _T_16 <= decomposed_output_ports_0[3].valid @[Router_Hw.scala 190:20]
    _T_14[0] <= io.out[3].ready @[Router_Hw.scala 210:32]
    io.out[3].bits <= _T_15 @[Router_Hw.scala 212:34]
    io.out[3].valid <= _T_16 @[Router_Hw.scala 213:35]
    io.out[3].config <= UInt<1>("h00") @[Router_Hw.scala 214:36]
    reg _T_17 : UInt<1>[1], clock @[Router_Hw.scala 183:29]
    decomposed_output_ports_0[4].ready <= _T_17[0] @[Router_Hw.scala 185:54]
    reg _T_18 : UInt<64>, clock @[Router_Hw.scala 187:28]
    _T_18 <= decomposed_output_ports_0[4].bits @[Router_Hw.scala 188:19]
    reg _T_19 : UInt<1>, clock @[Router_Hw.scala 189:29]
    _T_19 <= decomposed_output_ports_0[4].valid @[Router_Hw.scala 190:20]
    _T_17[0] <= io.out[4].ready @[Router_Hw.scala 210:32]
    io.out[4].bits <= _T_18 @[Router_Hw.scala 212:34]
    io.out[4].valid <= _T_19 @[Router_Hw.scala 213:35]
    io.out[4].config <= UInt<1>("h00") @[Router_Hw.scala 214:36]
    reg _T_20 : UInt<1>[1], clock @[Router_Hw.scala 183:29]
    decomposed_output_ports_0[5].ready <= _T_20[0] @[Router_Hw.scala 185:54]
    reg _T_21 : UInt<64>, clock @[Router_Hw.scala 187:28]
    _T_21 <= decomposed_output_ports_0[5].bits @[Router_Hw.scala 188:19]
    reg _T_22 : UInt<1>, clock @[Router_Hw.scala 189:29]
    _T_22 <= decomposed_output_ports_0[5].valid @[Router_Hw.scala 190:20]
    when io.in[3].config : @[Router_Hw.scala 195:33]
      _T_20[0] <= UInt<1>("h00") @[Router_Hw.scala 197:34]
      io.out[5].config <= io.in[3].config @[Router_Hw.scala 198:31]
      io.in[3].ready <= io.out[5].ready @[Router_Hw.scala 198:31]
      io.out[5].bits <= io.in[3].bits @[Router_Hw.scala 198:31]
      io.out[5].valid <= io.in[3].valid @[Router_Hw.scala 198:31]
      skip @[Router_Hw.scala 195:33]
    else : @[Router_Hw.scala 199:14]
      _T_20[0] <= io.out[5].ready @[Router_Hw.scala 201:34]
      io.out[5].bits <= _T_21 @[Router_Hw.scala 203:36]
      io.out[5].valid <= _T_22 @[Router_Hw.scala 204:37]
      io.out[5].config <= io.in[3].config @[Router_Hw.scala 205:38]
      skip @[Router_Hw.scala 199:14]
    wire config_wire : UInt<18> @[Router_Hw.scala 97:25]
    node _T_23 = bits(config_wire, 2, 0) @[Router_Hw.scala 105:28]
    node _T_24 = eq(UInt<3>("h04"), _T_23) @[Mux.scala 69:19]
    node _T_25 = mux(_T_24, decomposed_input_ports_0[4].bits, UInt<1>("h00")) @[Mux.scala 69:16]
    node _T_26 = eq(UInt<2>("h03"), _T_23) @[Mux.scala 69:19]
    node _T_27 = mux(_T_26, decomposed_input_ports_0[3].bits, _T_25) @[Mux.scala 69:16]
    node _T_28 = eq(UInt<2>("h02"), _T_23) @[Mux.scala 69:19]
    node _T_29 = mux(_T_28, decomposed_input_ports_0[2].bits, _T_27) @[Mux.scala 69:16]
    node _T_30 = eq(UInt<1>("h01"), _T_23) @[Mux.scala 69:19]
    node _T_31 = mux(_T_30, decomposed_input_ports_0[1].bits, _T_29) @[Mux.scala 69:16]
    node _T_32 = eq(UInt<1>("h00"), _T_23) @[Mux.scala 69:19]
    node _T_33 = mux(_T_32, decomposed_input_ports_0[0].bits, _T_31) @[Mux.scala 69:16]
    decomposed_output_ports_0[0].bits <= _T_33 @[Router_Hw.scala 104:84]
    node _T_34 = bits(config_wire, 2, 0) @[Router_Hw.scala 107:28]
    node _T_35 = eq(UInt<3>("h04"), _T_34) @[Mux.scala 69:19]
    node _T_36 = mux(_T_35, decomposed_input_ports_0[4].valid, UInt<1>("h00")) @[Mux.scala 69:16]
    node _T_37 = eq(UInt<2>("h03"), _T_34) @[Mux.scala 69:19]
    node _T_38 = mux(_T_37, decomposed_input_ports_0[3].valid, _T_36) @[Mux.scala 69:16]
    node _T_39 = eq(UInt<2>("h02"), _T_34) @[Mux.scala 69:19]
    node _T_40 = mux(_T_39, decomposed_input_ports_0[2].valid, _T_38) @[Mux.scala 69:16]
    node _T_41 = eq(UInt<1>("h01"), _T_34) @[Mux.scala 69:19]
    node _T_42 = mux(_T_41, decomposed_input_ports_0[1].valid, _T_40) @[Mux.scala 69:16]
    node _T_43 = eq(UInt<1>("h00"), _T_34) @[Mux.scala 69:19]
    node _T_44 = mux(_T_43, decomposed_input_ports_0[0].valid, _T_42) @[Mux.scala 69:16]
    decomposed_output_ports_0[0].valid <= _T_44 @[Router_Hw.scala 106:85]
    node _T_45 = bits(config_wire, 5, 3) @[Router_Hw.scala 105:28]
    node _T_46 = eq(UInt<3>("h04"), _T_45) @[Mux.scala 69:19]
    node _T_47 = mux(_T_46, decomposed_input_ports_0[4].bits, UInt<1>("h00")) @[Mux.scala 69:16]
    node _T_48 = eq(UInt<2>("h03"), _T_45) @[Mux.scala 69:19]
    node _T_49 = mux(_T_48, decomposed_input_ports_0[3].bits, _T_47) @[Mux.scala 69:16]
    node _T_50 = eq(UInt<2>("h02"), _T_45) @[Mux.scala 69:19]
    node _T_51 = mux(_T_50, decomposed_input_ports_0[2].bits, _T_49) @[Mux.scala 69:16]
    node _T_52 = eq(UInt<1>("h01"), _T_45) @[Mux.scala 69:19]
    node _T_53 = mux(_T_52, decomposed_input_ports_0[1].bits, _T_51) @[Mux.scala 69:16]
    node _T_54 = eq(UInt<1>("h00"), _T_45) @[Mux.scala 69:19]
    node _T_55 = mux(_T_54, decomposed_input_ports_0[0].bits, _T_53) @[Mux.scala 69:16]
    decomposed_output_ports_0[1].bits <= _T_55 @[Router_Hw.scala 104:84]
    node _T_56 = bits(config_wire, 5, 3) @[Router_Hw.scala 107:28]
    node _T_57 = eq(UInt<3>("h04"), _T_56) @[Mux.scala 69:19]
    node _T_58 = mux(_T_57, decomposed_input_ports_0[4].valid, UInt<1>("h00")) @[Mux.scala 69:16]
    node _T_59 = eq(UInt<2>("h03"), _T_56) @[Mux.scala 69:19]
    node _T_60 = mux(_T_59, decomposed_input_ports_0[3].valid, _T_58) @[Mux.scala 69:16]
    node _T_61 = eq(UInt<2>("h02"), _T_56) @[Mux.scala 69:19]
    node _T_62 = mux(_T_61, decomposed_input_ports_0[2].valid, _T_60) @[Mux.scala 69:16]
    node _T_63 = eq(UInt<1>("h01"), _T_56) @[Mux.scala 69:19]
    node _T_64 = mux(_T_63, decomposed_input_ports_0[1].valid, _T_62) @[Mux.scala 69:16]
    node _T_65 = eq(UInt<1>("h00"), _T_56) @[Mux.scala 69:19]
    node _T_66 = mux(_T_65, decomposed_input_ports_0[0].valid, _T_64) @[Mux.scala 69:16]
    decomposed_output_ports_0[1].valid <= _T_66 @[Router_Hw.scala 106:85]
    node _T_67 = bits(config_wire, 8, 6) @[Router_Hw.scala 105:28]
    node _T_68 = eq(UInt<3>("h04"), _T_67) @[Mux.scala 69:19]
    node _T_69 = mux(_T_68, decomposed_input_ports_0[4].bits, UInt<1>("h00")) @[Mux.scala 69:16]
    node _T_70 = eq(UInt<2>("h03"), _T_67) @[Mux.scala 69:19]
    node _T_71 = mux(_T_70, decomposed_input_ports_0[3].bits, _T_69) @[Mux.scala 69:16]
    node _T_72 = eq(UInt<2>("h02"), _T_67) @[Mux.scala 69:19]
    node _T_73 = mux(_T_72, decomposed_input_ports_0[2].bits, _T_71) @[Mux.scala 69:16]
    node _T_74 = eq(UInt<1>("h01"), _T_67) @[Mux.scala 69:19]
    node _T_75 = mux(_T_74, decomposed_input_ports_0[1].bits, _T_73) @[Mux.scala 69:16]
    node _T_76 = eq(UInt<1>("h00"), _T_67) @[Mux.scala 69:19]
    node _T_77 = mux(_T_76, decomposed_input_ports_0[0].bits, _T_75) @[Mux.scala 69:16]
    decomposed_output_ports_0[2].bits <= _T_77 @[Router_Hw.scala 104:84]
    node _T_78 = bits(config_wire, 8, 6) @[Router_Hw.scala 107:28]
    node _T_79 = eq(UInt<3>("h04"), _T_78) @[Mux.scala 69:19]
    node _T_80 = mux(_T_79, decomposed_input_ports_0[4].valid, UInt<1>("h00")) @[Mux.scala 69:16]
    node _T_81 = eq(UInt<2>("h03"), _T_78) @[Mux.scala 69:19]
    node _T_82 = mux(_T_81, decomposed_input_ports_0[3].valid, _T_80) @[Mux.scala 69:16]
    node _T_83 = eq(UInt<2>("h02"), _T_78) @[Mux.scala 69:19]
    node _T_84 = mux(_T_83, decomposed_input_ports_0[2].valid, _T_82) @[Mux.scala 69:16]
    node _T_85 = eq(UInt<1>("h01"), _T_78) @[Mux.scala 69:19]
    node _T_86 = mux(_T_85, decomposed_input_ports_0[1].valid, _T_84) @[Mux.scala 69:16]
    node _T_87 = eq(UInt<1>("h00"), _T_78) @[Mux.scala 69:19]
    node _T_88 = mux(_T_87, decomposed_input_ports_0[0].valid, _T_86) @[Mux.scala 69:16]
    decomposed_output_ports_0[2].valid <= _T_88 @[Router_Hw.scala 106:85]
    node _T_89 = bits(config_wire, 11, 9) @[Router_Hw.scala 105:28]
    node _T_90 = eq(UInt<3>("h04"), _T_89) @[Mux.scala 69:19]
    node _T_91 = mux(_T_90, decomposed_input_ports_0[4].bits, UInt<1>("h00")) @[Mux.scala 69:16]
    node _T_92 = eq(UInt<2>("h03"), _T_89) @[Mux.scala 69:19]
    node _T_93 = mux(_T_92, decomposed_input_ports_0[3].bits, _T_91) @[Mux.scala 69:16]
    node _T_94 = eq(UInt<2>("h02"), _T_89) @[Mux.scala 69:19]
    node _T_95 = mux(_T_94, decomposed_input_ports_0[2].bits, _T_93) @[Mux.scala 69:16]
    node _T_96 = eq(UInt<1>("h01"), _T_89) @[Mux.scala 69:19]
    node _T_97 = mux(_T_96, decomposed_input_ports_0[1].bits, _T_95) @[Mux.scala 69:16]
    node _T_98 = eq(UInt<1>("h00"), _T_89) @[Mux.scala 69:19]
    node _T_99 = mux(_T_98, decomposed_input_ports_0[0].bits, _T_97) @[Mux.scala 69:16]
    decomposed_output_ports_0[3].bits <= _T_99 @[Router_Hw.scala 104:84]
    node _T_100 = bits(config_wire, 11, 9) @[Router_Hw.scala 107:28]
    node _T_101 = eq(UInt<3>("h04"), _T_100) @[Mux.scala 69:19]
    node _T_102 = mux(_T_101, decomposed_input_ports_0[4].valid, UInt<1>("h00")) @[Mux.scala 69:16]
    node _T_103 = eq(UInt<2>("h03"), _T_100) @[Mux.scala 69:19]
    node _T_104 = mux(_T_103, decomposed_input_ports_0[3].valid, _T_102) @[Mux.scala 69:16]
    node _T_105 = eq(UInt<2>("h02"), _T_100) @[Mux.scala 69:19]
    node _T_106 = mux(_T_105, decomposed_input_ports_0[2].valid, _T_104) @[Mux.scala 69:16]
    node _T_107 = eq(UInt<1>("h01"), _T_100) @[Mux.scala 69:19]
    node _T_108 = mux(_T_107, decomposed_input_ports_0[1].valid, _T_106) @[Mux.scala 69:16]
    node _T_109 = eq(UInt<1>("h00"), _T_100) @[Mux.scala 69:19]
    node _T_110 = mux(_T_109, decomposed_input_ports_0[0].valid, _T_108) @[Mux.scala 69:16]
    decomposed_output_ports_0[3].valid <= _T_110 @[Router_Hw.scala 106:85]
    node _T_111 = bits(config_wire, 14, 12) @[Router_Hw.scala 105:28]
    node _T_112 = eq(UInt<3>("h04"), _T_111) @[Mux.scala 69:19]
    node _T_113 = mux(_T_112, decomposed_input_ports_0[4].bits, UInt<1>("h00")) @[Mux.scala 69:16]
    node _T_114 = eq(UInt<2>("h03"), _T_111) @[Mux.scala 69:19]
    node _T_115 = mux(_T_114, decomposed_input_ports_0[3].bits, _T_113) @[Mux.scala 69:16]
    node _T_116 = eq(UInt<2>("h02"), _T_111) @[Mux.scala 69:19]
    node _T_117 = mux(_T_116, decomposed_input_ports_0[2].bits, _T_115) @[Mux.scala 69:16]
    node _T_118 = eq(UInt<1>("h01"), _T_111) @[Mux.scala 69:19]
    node _T_119 = mux(_T_118, decomposed_input_ports_0[1].bits, _T_117) @[Mux.scala 69:16]
    node _T_120 = eq(UInt<1>("h00"), _T_111) @[Mux.scala 69:19]
    node _T_121 = mux(_T_120, decomposed_input_ports_0[0].bits, _T_119) @[Mux.scala 69:16]
    decomposed_output_ports_0[4].bits <= _T_121 @[Router_Hw.scala 104:84]
    node _T_122 = bits(config_wire, 14, 12) @[Router_Hw.scala 107:28]
    node _T_123 = eq(UInt<3>("h04"), _T_122) @[Mux.scala 69:19]
    node _T_124 = mux(_T_123, decomposed_input_ports_0[4].valid, UInt<1>("h00")) @[Mux.scala 69:16]
    node _T_125 = eq(UInt<2>("h03"), _T_122) @[Mux.scala 69:19]
    node _T_126 = mux(_T_125, decomposed_input_ports_0[3].valid, _T_124) @[Mux.scala 69:16]
    node _T_127 = eq(UInt<2>("h02"), _T_122) @[Mux.scala 69:19]
    node _T_128 = mux(_T_127, decomposed_input_ports_0[2].valid, _T_126) @[Mux.scala 69:16]
    node _T_129 = eq(UInt<1>("h01"), _T_122) @[Mux.scala 69:19]
    node _T_130 = mux(_T_129, decomposed_input_ports_0[1].valid, _T_128) @[Mux.scala 69:16]
    node _T_131 = eq(UInt<1>("h00"), _T_122) @[Mux.scala 69:19]
    node _T_132 = mux(_T_131, decomposed_input_ports_0[0].valid, _T_130) @[Mux.scala 69:16]
    decomposed_output_ports_0[4].valid <= _T_132 @[Router_Hw.scala 106:85]
    node _T_133 = bits(config_wire, 17, 15) @[Router_Hw.scala 105:28]
    node _T_134 = eq(UInt<3>("h04"), _T_133) @[Mux.scala 69:19]
    node _T_135 = mux(_T_134, decomposed_input_ports_0[4].bits, UInt<1>("h00")) @[Mux.scala 69:16]
    node _T_136 = eq(UInt<2>("h03"), _T_133) @[Mux.scala 69:19]
    node _T_137 = mux(_T_136, decomposed_input_ports_0[3].bits, _T_135) @[Mux.scala 69:16]
    node _T_138 = eq(UInt<2>("h02"), _T_133) @[Mux.scala 69:19]
    node _T_139 = mux(_T_138, decomposed_input_ports_0[2].bits, _T_137) @[Mux.scala 69:16]
    node _T_140 = eq(UInt<1>("h01"), _T_133) @[Mux.scala 69:19]
    node _T_141 = mux(_T_140, decomposed_input_ports_0[1].bits, _T_139) @[Mux.scala 69:16]
    node _T_142 = eq(UInt<1>("h00"), _T_133) @[Mux.scala 69:19]
    node _T_143 = mux(_T_142, decomposed_input_ports_0[0].bits, _T_141) @[Mux.scala 69:16]
    decomposed_output_ports_0[5].bits <= _T_143 @[Router_Hw.scala 104:84]
    node _T_144 = bits(config_wire, 17, 15) @[Router_Hw.scala 107:28]
    node _T_145 = eq(UInt<3>("h04"), _T_144) @[Mux.scala 69:19]
    node _T_146 = mux(_T_145, decomposed_input_ports_0[4].valid, UInt<1>("h00")) @[Mux.scala 69:16]
    node _T_147 = eq(UInt<2>("h03"), _T_144) @[Mux.scala 69:19]
    node _T_148 = mux(_T_147, decomposed_input_ports_0[3].valid, _T_146) @[Mux.scala 69:16]
    node _T_149 = eq(UInt<2>("h02"), _T_144) @[Mux.scala 69:19]
    node _T_150 = mux(_T_149, decomposed_input_ports_0[2].valid, _T_148) @[Mux.scala 69:16]
    node _T_151 = eq(UInt<1>("h01"), _T_144) @[Mux.scala 69:19]
    node _T_152 = mux(_T_151, decomposed_input_ports_0[1].valid, _T_150) @[Mux.scala 69:16]
    node _T_153 = eq(UInt<1>("h00"), _T_144) @[Mux.scala 69:19]
    node _T_154 = mux(_T_153, decomposed_input_ports_0[0].valid, _T_152) @[Mux.scala 69:16]
    decomposed_output_ports_0[5].valid <= _T_154 @[Router_Hw.scala 106:85]
    node _T_155 = bits(config_wire, 2, 0) @[Router_Hw.scala 113:22]
    node _T_156 = eq(_T_155, UInt<1>("h00")) @[Router_Hw.scala 113:53]
    node _T_157 = mux(_T_156, decomposed_output_ports_0[0].ready, UInt<1>("h01")) @[Router_Hw.scala 113:10]
    node _T_158 = bits(config_wire, 5, 3) @[Router_Hw.scala 113:22]
    node _T_159 = eq(_T_158, UInt<1>("h00")) @[Router_Hw.scala 113:53]
    node _T_160 = mux(_T_159, decomposed_output_ports_0[1].ready, UInt<1>("h01")) @[Router_Hw.scala 113:10]
    node _T_161 = bits(config_wire, 8, 6) @[Router_Hw.scala 113:22]
    node _T_162 = eq(_T_161, UInt<1>("h00")) @[Router_Hw.scala 113:53]
    node _T_163 = mux(_T_162, decomposed_output_ports_0[2].ready, UInt<1>("h01")) @[Router_Hw.scala 113:10]
    node _T_164 = bits(config_wire, 11, 9) @[Router_Hw.scala 113:22]
    node _T_165 = eq(_T_164, UInt<1>("h00")) @[Router_Hw.scala 113:53]
    node _T_166 = mux(_T_165, decomposed_output_ports_0[3].ready, UInt<1>("h01")) @[Router_Hw.scala 113:10]
    node _T_167 = bits(config_wire, 14, 12) @[Router_Hw.scala 113:22]
    node _T_168 = eq(_T_167, UInt<1>("h00")) @[Router_Hw.scala 113:53]
    node _T_169 = mux(_T_168, decomposed_output_ports_0[4].ready, UInt<1>("h01")) @[Router_Hw.scala 113:10]
    node _T_170 = bits(config_wire, 17, 15) @[Router_Hw.scala 113:22]
    node _T_171 = eq(_T_170, UInt<1>("h00")) @[Router_Hw.scala 113:53]
    node _T_172 = mux(_T_171, decomposed_output_ports_0[5].ready, UInt<1>("h01")) @[Router_Hw.scala 113:10]
    node _T_173 = and(_T_157, _T_160) @[Router_Hw.scala 116:99]
    node _T_174 = and(_T_173, _T_163) @[Router_Hw.scala 116:99]
    node _T_175 = and(_T_174, _T_166) @[Router_Hw.scala 116:99]
    node _T_176 = and(_T_175, _T_169) @[Router_Hw.scala 116:99]
    node _T_177 = and(_T_176, _T_172) @[Router_Hw.scala 116:99]
    decomposed_input_ports_0[0].ready <= _T_177 @[Router_Hw.scala 116:73]
    node _T_178 = bits(config_wire, 2, 0) @[Router_Hw.scala 113:22]
    node _T_179 = eq(_T_178, UInt<1>("h01")) @[Router_Hw.scala 113:53]
    node _T_180 = mux(_T_179, decomposed_output_ports_0[0].ready, UInt<1>("h01")) @[Router_Hw.scala 113:10]
    node _T_181 = bits(config_wire, 5, 3) @[Router_Hw.scala 113:22]
    node _T_182 = eq(_T_181, UInt<1>("h01")) @[Router_Hw.scala 113:53]
    node _T_183 = mux(_T_182, decomposed_output_ports_0[1].ready, UInt<1>("h01")) @[Router_Hw.scala 113:10]
    node _T_184 = bits(config_wire, 8, 6) @[Router_Hw.scala 113:22]
    node _T_185 = eq(_T_184, UInt<1>("h01")) @[Router_Hw.scala 113:53]
    node _T_186 = mux(_T_185, decomposed_output_ports_0[2].ready, UInt<1>("h01")) @[Router_Hw.scala 113:10]
    node _T_187 = bits(config_wire, 11, 9) @[Router_Hw.scala 113:22]
    node _T_188 = eq(_T_187, UInt<1>("h01")) @[Router_Hw.scala 113:53]
    node _T_189 = mux(_T_188, decomposed_output_ports_0[3].ready, UInt<1>("h01")) @[Router_Hw.scala 113:10]
    node _T_190 = bits(config_wire, 14, 12) @[Router_Hw.scala 113:22]
    node _T_191 = eq(_T_190, UInt<1>("h01")) @[Router_Hw.scala 113:53]
    node _T_192 = mux(_T_191, decomposed_output_ports_0[4].ready, UInt<1>("h01")) @[Router_Hw.scala 113:10]
    node _T_193 = bits(config_wire, 17, 15) @[Router_Hw.scala 113:22]
    node _T_194 = eq(_T_193, UInt<1>("h01")) @[Router_Hw.scala 113:53]
    node _T_195 = mux(_T_194, decomposed_output_ports_0[5].ready, UInt<1>("h01")) @[Router_Hw.scala 113:10]
    node _T_196 = and(_T_180, _T_183) @[Router_Hw.scala 116:99]
    node _T_197 = and(_T_196, _T_186) @[Router_Hw.scala 116:99]
    node _T_198 = and(_T_197, _T_189) @[Router_Hw.scala 116:99]
    node _T_199 = and(_T_198, _T_192) @[Router_Hw.scala 116:99]
    node _T_200 = and(_T_199, _T_195) @[Router_Hw.scala 116:99]
    decomposed_input_ports_0[1].ready <= _T_200 @[Router_Hw.scala 116:73]
    node _T_201 = bits(config_wire, 2, 0) @[Router_Hw.scala 113:22]
    node _T_202 = eq(_T_201, UInt<2>("h02")) @[Router_Hw.scala 113:53]
    node _T_203 = mux(_T_202, decomposed_output_ports_0[0].ready, UInt<1>("h01")) @[Router_Hw.scala 113:10]
    node _T_204 = bits(config_wire, 5, 3) @[Router_Hw.scala 113:22]
    node _T_205 = eq(_T_204, UInt<2>("h02")) @[Router_Hw.scala 113:53]
    node _T_206 = mux(_T_205, decomposed_output_ports_0[1].ready, UInt<1>("h01")) @[Router_Hw.scala 113:10]
    node _T_207 = bits(config_wire, 8, 6) @[Router_Hw.scala 113:22]
    node _T_208 = eq(_T_207, UInt<2>("h02")) @[Router_Hw.scala 113:53]
    node _T_209 = mux(_T_208, decomposed_output_ports_0[2].ready, UInt<1>("h01")) @[Router_Hw.scala 113:10]
    node _T_210 = bits(config_wire, 11, 9) @[Router_Hw.scala 113:22]
    node _T_211 = eq(_T_210, UInt<2>("h02")) @[Router_Hw.scala 113:53]
    node _T_212 = mux(_T_211, decomposed_output_ports_0[3].ready, UInt<1>("h01")) @[Router_Hw.scala 113:10]
    node _T_213 = bits(config_wire, 14, 12) @[Router_Hw.scala 113:22]
    node _T_214 = eq(_T_213, UInt<2>("h02")) @[Router_Hw.scala 113:53]
    node _T_215 = mux(_T_214, decomposed_output_ports_0[4].ready, UInt<1>("h01")) @[Router_Hw.scala 113:10]
    node _T_216 = bits(config_wire, 17, 15) @[Router_Hw.scala 113:22]
    node _T_217 = eq(_T_216, UInt<2>("h02")) @[Router_Hw.scala 113:53]
    node _T_218 = mux(_T_217, decomposed_output_ports_0[5].ready, UInt<1>("h01")) @[Router_Hw.scala 113:10]
    node _T_219 = and(_T_203, _T_206) @[Router_Hw.scala 116:99]
    node _T_220 = and(_T_219, _T_209) @[Router_Hw.scala 116:99]
    node _T_221 = and(_T_220, _T_212) @[Router_Hw.scala 116:99]
    node _T_222 = and(_T_221, _T_215) @[Router_Hw.scala 116:99]
    node _T_223 = and(_T_222, _T_218) @[Router_Hw.scala 116:99]
    decomposed_input_ports_0[2].ready <= _T_223 @[Router_Hw.scala 116:73]
    node _T_224 = bits(config_wire, 2, 0) @[Router_Hw.scala 113:22]
    node _T_225 = eq(_T_224, UInt<2>("h03")) @[Router_Hw.scala 113:53]
    node _T_226 = mux(_T_225, decomposed_output_ports_0[0].ready, UInt<1>("h01")) @[Router_Hw.scala 113:10]
    node _T_227 = bits(config_wire, 5, 3) @[Router_Hw.scala 113:22]
    node _T_228 = eq(_T_227, UInt<2>("h03")) @[Router_Hw.scala 113:53]
    node _T_229 = mux(_T_228, decomposed_output_ports_0[1].ready, UInt<1>("h01")) @[Router_Hw.scala 113:10]
    node _T_230 = bits(config_wire, 8, 6) @[Router_Hw.scala 113:22]
    node _T_231 = eq(_T_230, UInt<2>("h03")) @[Router_Hw.scala 113:53]
    node _T_232 = mux(_T_231, decomposed_output_ports_0[2].ready, UInt<1>("h01")) @[Router_Hw.scala 113:10]
    node _T_233 = bits(config_wire, 11, 9) @[Router_Hw.scala 113:22]
    node _T_234 = eq(_T_233, UInt<2>("h03")) @[Router_Hw.scala 113:53]
    node _T_235 = mux(_T_234, decomposed_output_ports_0[3].ready, UInt<1>("h01")) @[Router_Hw.scala 113:10]
    node _T_236 = bits(config_wire, 14, 12) @[Router_Hw.scala 113:22]
    node _T_237 = eq(_T_236, UInt<2>("h03")) @[Router_Hw.scala 113:53]
    node _T_238 = mux(_T_237, decomposed_output_ports_0[4].ready, UInt<1>("h01")) @[Router_Hw.scala 113:10]
    node _T_239 = bits(config_wire, 17, 15) @[Router_Hw.scala 113:22]
    node _T_240 = eq(_T_239, UInt<2>("h03")) @[Router_Hw.scala 113:53]
    node _T_241 = mux(_T_240, decomposed_output_ports_0[5].ready, UInt<1>("h01")) @[Router_Hw.scala 113:10]
    node _T_242 = and(_T_226, _T_229) @[Router_Hw.scala 116:99]
    node _T_243 = and(_T_242, _T_232) @[Router_Hw.scala 116:99]
    node _T_244 = and(_T_243, _T_235) @[Router_Hw.scala 116:99]
    node _T_245 = and(_T_244, _T_238) @[Router_Hw.scala 116:99]
    node _T_246 = and(_T_245, _T_241) @[Router_Hw.scala 116:99]
    decomposed_input_ports_0[3].ready <= _T_246 @[Router_Hw.scala 116:73]
    node _T_247 = bits(config_wire, 2, 0) @[Router_Hw.scala 113:22]
    node _T_248 = eq(_T_247, UInt<3>("h04")) @[Router_Hw.scala 113:53]
    node _T_249 = mux(_T_248, decomposed_output_ports_0[0].ready, UInt<1>("h01")) @[Router_Hw.scala 113:10]
    node _T_250 = bits(config_wire, 5, 3) @[Router_Hw.scala 113:22]
    node _T_251 = eq(_T_250, UInt<3>("h04")) @[Router_Hw.scala 113:53]
    node _T_252 = mux(_T_251, decomposed_output_ports_0[1].ready, UInt<1>("h01")) @[Router_Hw.scala 113:10]
    node _T_253 = bits(config_wire, 8, 6) @[Router_Hw.scala 113:22]
    node _T_254 = eq(_T_253, UInt<3>("h04")) @[Router_Hw.scala 113:53]
    node _T_255 = mux(_T_254, decomposed_output_ports_0[2].ready, UInt<1>("h01")) @[Router_Hw.scala 113:10]
    node _T_256 = bits(config_wire, 11, 9) @[Router_Hw.scala 113:22]
    node _T_257 = eq(_T_256, UInt<3>("h04")) @[Router_Hw.scala 113:53]
    node _T_258 = mux(_T_257, decomposed_output_ports_0[3].ready, UInt<1>("h01")) @[Router_Hw.scala 113:10]
    node _T_259 = bits(config_wire, 14, 12) @[Router_Hw.scala 113:22]
    node _T_260 = eq(_T_259, UInt<3>("h04")) @[Router_Hw.scala 113:53]
    node _T_261 = mux(_T_260, decomposed_output_ports_0[4].ready, UInt<1>("h01")) @[Router_Hw.scala 113:10]
    node _T_262 = bits(config_wire, 17, 15) @[Router_Hw.scala 113:22]
    node _T_263 = eq(_T_262, UInt<3>("h04")) @[Router_Hw.scala 113:53]
    node _T_264 = mux(_T_263, decomposed_output_ports_0[5].ready, UInt<1>("h01")) @[Router_Hw.scala 113:10]
    node _T_265 = and(_T_249, _T_252) @[Router_Hw.scala 116:99]
    node _T_266 = and(_T_265, _T_255) @[Router_Hw.scala 116:99]
    node _T_267 = and(_T_266, _T_258) @[Router_Hw.scala 116:99]
    node _T_268 = and(_T_267, _T_261) @[Router_Hw.scala 116:99]
    node _T_269 = and(_T_268, _T_264) @[Router_Hw.scala 116:99]
    decomposed_input_ports_0[4].ready <= _T_269 @[Router_Hw.scala 116:73]
    wire _T_270 : UInt<18>[1] @[Router_Hw.scala 140:45]
    _T_270[0] <= UInt<18>("h00") @[Router_Hw.scala 140:45]
    reg config_register_file : UInt<18>[1], clock with : (reset => (reset, _T_270)) @[Router_Hw.scala 140:37]
    node _T_271 = bits(config_register_file[0], 17, 0) @[Router_Hw.scala 141:55]
    config_wire <= _T_271 @[Router_Hw.scala 141:15]
    node config_module_id = bits(io.in[3].bits, 63, 59) @[Router_Hw.scala 148:44]
    node module_id_match = eq(config_module_id, UInt<5>("h014")) @[Router_Hw.scala 149:49]
    node config_idx = bits(io.in[3].bits, 58, 58) @[Router_Hw.scala 150:38]
    node config_data = bits(io.in[3].bits, 17, 0) @[Router_Hw.scala 151:39]
    node _T_272 = and(io.in[3].config, module_id_match) @[Router_Hw.scala 152:22]
    when _T_272 : @[Router_Hw.scala 152:41]
      config_register_file[UInt<1>("h00")] <= config_data @[Router_Hw.scala 153:38]
      skip @[Router_Hw.scala 152:41]
    
  module Router_Hw_13 : 
    input clock : Clock
    input reset : UInt<1>
    output io : {flip in : {valid : UInt<1>, bits : UInt<64>, flip ready : UInt<1>, config : UInt<1>}[3], out : {valid : UInt<1>, bits : UInt<64>, flip ready : UInt<1>, config : UInt<1>}[3]}
    
    wire decomposed_input_ports_0 : {flip ready : UInt<1>, valid : UInt<1>, bits : UInt<64>}[3] @[Router_Hw.scala 167:57]
    node _T = bits(io.in[0].bits, 63, 0) @[Router_Hw.scala 174:35]
    decomposed_input_ports_0[0].bits <= _T @[Router_Hw.scala 173:53]
    decomposed_input_ports_0[0].valid <= io.in[0].valid @[Router_Hw.scala 175:54]
    io.in[0].ready <= decomposed_input_ports_0[0].ready @[Router_Hw.scala 178:33]
    node _T_1 = bits(io.in[1].bits, 63, 0) @[Router_Hw.scala 174:35]
    decomposed_input_ports_0[1].bits <= _T_1 @[Router_Hw.scala 173:53]
    decomposed_input_ports_0[1].valid <= io.in[1].valid @[Router_Hw.scala 175:54]
    io.in[1].ready <= decomposed_input_ports_0[1].ready @[Router_Hw.scala 178:33]
    node _T_2 = bits(io.in[2].bits, 63, 0) @[Router_Hw.scala 174:35]
    decomposed_input_ports_0[2].bits <= _T_2 @[Router_Hw.scala 173:53]
    decomposed_input_ports_0[2].valid <= io.in[2].valid @[Router_Hw.scala 175:54]
    io.in[2].ready <= decomposed_input_ports_0[2].ready @[Router_Hw.scala 178:33]
    wire decomposed_output_ports_0 : {flip ready : UInt<1>, valid : UInt<1>, bits : UInt<64>}[3] @[Router_Hw.scala 167:57]
    reg _T_3 : UInt<1>[1], clock @[Router_Hw.scala 183:29]
    decomposed_output_ports_0[0].ready <= _T_3[0] @[Router_Hw.scala 185:54]
    reg _T_4 : UInt<64>, clock @[Router_Hw.scala 187:28]
    _T_4 <= decomposed_output_ports_0[0].bits @[Router_Hw.scala 188:19]
    reg _T_5 : UInt<1>, clock @[Router_Hw.scala 189:29]
    _T_5 <= decomposed_output_ports_0[0].valid @[Router_Hw.scala 190:20]
    _T_3[0] <= io.out[0].ready @[Router_Hw.scala 210:32]
    io.out[0].bits <= _T_4 @[Router_Hw.scala 212:34]
    io.out[0].valid <= _T_5 @[Router_Hw.scala 213:35]
    io.out[0].config <= UInt<1>("h00") @[Router_Hw.scala 214:36]
    reg _T_6 : UInt<1>[1], clock @[Router_Hw.scala 183:29]
    decomposed_output_ports_0[1].ready <= _T_6[0] @[Router_Hw.scala 185:54]
    reg _T_7 : UInt<64>, clock @[Router_Hw.scala 187:28]
    _T_7 <= decomposed_output_ports_0[1].bits @[Router_Hw.scala 188:19]
    reg _T_8 : UInt<1>, clock @[Router_Hw.scala 189:29]
    _T_8 <= decomposed_output_ports_0[1].valid @[Router_Hw.scala 190:20]
    _T_6[0] <= io.out[1].ready @[Router_Hw.scala 210:32]
    io.out[1].bits <= _T_7 @[Router_Hw.scala 212:34]
    io.out[1].valid <= _T_8 @[Router_Hw.scala 213:35]
    io.out[1].config <= UInt<1>("h00") @[Router_Hw.scala 214:36]
    reg _T_9 : UInt<1>[1], clock @[Router_Hw.scala 183:29]
    decomposed_output_ports_0[2].ready <= _T_9[0] @[Router_Hw.scala 185:54]
    reg _T_10 : UInt<64>, clock @[Router_Hw.scala 187:28]
    _T_10 <= decomposed_output_ports_0[2].bits @[Router_Hw.scala 188:19]
    reg _T_11 : UInt<1>, clock @[Router_Hw.scala 189:29]
    _T_11 <= decomposed_output_ports_0[2].valid @[Router_Hw.scala 190:20]
    when io.in[2].config : @[Router_Hw.scala 195:33]
      _T_9[0] <= UInt<1>("h00") @[Router_Hw.scala 197:34]
      io.out[2].config <= io.in[2].config @[Router_Hw.scala 198:31]
      io.in[2].ready <= io.out[2].ready @[Router_Hw.scala 198:31]
      io.out[2].bits <= io.in[2].bits @[Router_Hw.scala 198:31]
      io.out[2].valid <= io.in[2].valid @[Router_Hw.scala 198:31]
      skip @[Router_Hw.scala 195:33]
    else : @[Router_Hw.scala 199:14]
      _T_9[0] <= io.out[2].ready @[Router_Hw.scala 201:34]
      io.out[2].bits <= _T_10 @[Router_Hw.scala 203:36]
      io.out[2].valid <= _T_11 @[Router_Hw.scala 204:37]
      io.out[2].config <= io.in[2].config @[Router_Hw.scala 205:38]
      skip @[Router_Hw.scala 199:14]
    wire config_wire : UInt<6> @[Router_Hw.scala 97:25]
    node _T_12 = bits(config_wire, 1, 0) @[Router_Hw.scala 105:28]
    node _T_13 = eq(UInt<2>("h02"), _T_12) @[Mux.scala 69:19]
    node _T_14 = mux(_T_13, decomposed_input_ports_0[2].bits, UInt<1>("h00")) @[Mux.scala 69:16]
    node _T_15 = eq(UInt<1>("h01"), _T_12) @[Mux.scala 69:19]
    node _T_16 = mux(_T_15, decomposed_input_ports_0[1].bits, _T_14) @[Mux.scala 69:16]
    node _T_17 = eq(UInt<1>("h00"), _T_12) @[Mux.scala 69:19]
    node _T_18 = mux(_T_17, decomposed_input_ports_0[0].bits, _T_16) @[Mux.scala 69:16]
    decomposed_output_ports_0[0].bits <= _T_18 @[Router_Hw.scala 104:84]
    node _T_19 = bits(config_wire, 1, 0) @[Router_Hw.scala 107:28]
    node _T_20 = eq(UInt<2>("h02"), _T_19) @[Mux.scala 69:19]
    node _T_21 = mux(_T_20, decomposed_input_ports_0[2].valid, UInt<1>("h00")) @[Mux.scala 69:16]
    node _T_22 = eq(UInt<1>("h01"), _T_19) @[Mux.scala 69:19]
    node _T_23 = mux(_T_22, decomposed_input_ports_0[1].valid, _T_21) @[Mux.scala 69:16]
    node _T_24 = eq(UInt<1>("h00"), _T_19) @[Mux.scala 69:19]
    node _T_25 = mux(_T_24, decomposed_input_ports_0[0].valid, _T_23) @[Mux.scala 69:16]
    decomposed_output_ports_0[0].valid <= _T_25 @[Router_Hw.scala 106:85]
    node _T_26 = bits(config_wire, 3, 2) @[Router_Hw.scala 105:28]
    node _T_27 = eq(UInt<2>("h02"), _T_26) @[Mux.scala 69:19]
    node _T_28 = mux(_T_27, decomposed_input_ports_0[2].bits, UInt<1>("h00")) @[Mux.scala 69:16]
    node _T_29 = eq(UInt<1>("h01"), _T_26) @[Mux.scala 69:19]
    node _T_30 = mux(_T_29, decomposed_input_ports_0[1].bits, _T_28) @[Mux.scala 69:16]
    node _T_31 = eq(UInt<1>("h00"), _T_26) @[Mux.scala 69:19]
    node _T_32 = mux(_T_31, decomposed_input_ports_0[0].bits, _T_30) @[Mux.scala 69:16]
    decomposed_output_ports_0[1].bits <= _T_32 @[Router_Hw.scala 104:84]
    node _T_33 = bits(config_wire, 3, 2) @[Router_Hw.scala 107:28]
    node _T_34 = eq(UInt<2>("h02"), _T_33) @[Mux.scala 69:19]
    node _T_35 = mux(_T_34, decomposed_input_ports_0[2].valid, UInt<1>("h00")) @[Mux.scala 69:16]
    node _T_36 = eq(UInt<1>("h01"), _T_33) @[Mux.scala 69:19]
    node _T_37 = mux(_T_36, decomposed_input_ports_0[1].valid, _T_35) @[Mux.scala 69:16]
    node _T_38 = eq(UInt<1>("h00"), _T_33) @[Mux.scala 69:19]
    node _T_39 = mux(_T_38, decomposed_input_ports_0[0].valid, _T_37) @[Mux.scala 69:16]
    decomposed_output_ports_0[1].valid <= _T_39 @[Router_Hw.scala 106:85]
    node _T_40 = bits(config_wire, 5, 4) @[Router_Hw.scala 105:28]
    node _T_41 = eq(UInt<2>("h02"), _T_40) @[Mux.scala 69:19]
    node _T_42 = mux(_T_41, decomposed_input_ports_0[2].bits, UInt<1>("h00")) @[Mux.scala 69:16]
    node _T_43 = eq(UInt<1>("h01"), _T_40) @[Mux.scala 69:19]
    node _T_44 = mux(_T_43, decomposed_input_ports_0[1].bits, _T_42) @[Mux.scala 69:16]
    node _T_45 = eq(UInt<1>("h00"), _T_40) @[Mux.scala 69:19]
    node _T_46 = mux(_T_45, decomposed_input_ports_0[0].bits, _T_44) @[Mux.scala 69:16]
    decomposed_output_ports_0[2].bits <= _T_46 @[Router_Hw.scala 104:84]
    node _T_47 = bits(config_wire, 5, 4) @[Router_Hw.scala 107:28]
    node _T_48 = eq(UInt<2>("h02"), _T_47) @[Mux.scala 69:19]
    node _T_49 = mux(_T_48, decomposed_input_ports_0[2].valid, UInt<1>("h00")) @[Mux.scala 69:16]
    node _T_50 = eq(UInt<1>("h01"), _T_47) @[Mux.scala 69:19]
    node _T_51 = mux(_T_50, decomposed_input_ports_0[1].valid, _T_49) @[Mux.scala 69:16]
    node _T_52 = eq(UInt<1>("h00"), _T_47) @[Mux.scala 69:19]
    node _T_53 = mux(_T_52, decomposed_input_ports_0[0].valid, _T_51) @[Mux.scala 69:16]
    decomposed_output_ports_0[2].valid <= _T_53 @[Router_Hw.scala 106:85]
    node _T_54 = bits(config_wire, 1, 0) @[Router_Hw.scala 113:22]
    node _T_55 = eq(_T_54, UInt<1>("h00")) @[Router_Hw.scala 113:53]
    node _T_56 = mux(_T_55, decomposed_output_ports_0[0].ready, UInt<1>("h01")) @[Router_Hw.scala 113:10]
    node _T_57 = bits(config_wire, 3, 2) @[Router_Hw.scala 113:22]
    node _T_58 = eq(_T_57, UInt<1>("h00")) @[Router_Hw.scala 113:53]
    node _T_59 = mux(_T_58, decomposed_output_ports_0[1].ready, UInt<1>("h01")) @[Router_Hw.scala 113:10]
    node _T_60 = bits(config_wire, 5, 4) @[Router_Hw.scala 113:22]
    node _T_61 = eq(_T_60, UInt<1>("h00")) @[Router_Hw.scala 113:53]
    node _T_62 = mux(_T_61, decomposed_output_ports_0[2].ready, UInt<1>("h01")) @[Router_Hw.scala 113:10]
    node _T_63 = and(_T_56, _T_59) @[Router_Hw.scala 116:99]
    node _T_64 = and(_T_63, _T_62) @[Router_Hw.scala 116:99]
    decomposed_input_ports_0[0].ready <= _T_64 @[Router_Hw.scala 116:73]
    node _T_65 = bits(config_wire, 1, 0) @[Router_Hw.scala 113:22]
    node _T_66 = eq(_T_65, UInt<1>("h01")) @[Router_Hw.scala 113:53]
    node _T_67 = mux(_T_66, decomposed_output_ports_0[0].ready, UInt<1>("h01")) @[Router_Hw.scala 113:10]
    node _T_68 = bits(config_wire, 3, 2) @[Router_Hw.scala 113:22]
    node _T_69 = eq(_T_68, UInt<1>("h01")) @[Router_Hw.scala 113:53]
    node _T_70 = mux(_T_69, decomposed_output_ports_0[1].ready, UInt<1>("h01")) @[Router_Hw.scala 113:10]
    node _T_71 = bits(config_wire, 5, 4) @[Router_Hw.scala 113:22]
    node _T_72 = eq(_T_71, UInt<1>("h01")) @[Router_Hw.scala 113:53]
    node _T_73 = mux(_T_72, decomposed_output_ports_0[2].ready, UInt<1>("h01")) @[Router_Hw.scala 113:10]
    node _T_74 = and(_T_67, _T_70) @[Router_Hw.scala 116:99]
    node _T_75 = and(_T_74, _T_73) @[Router_Hw.scala 116:99]
    decomposed_input_ports_0[1].ready <= _T_75 @[Router_Hw.scala 116:73]
    node _T_76 = bits(config_wire, 1, 0) @[Router_Hw.scala 113:22]
    node _T_77 = eq(_T_76, UInt<2>("h02")) @[Router_Hw.scala 113:53]
    node _T_78 = mux(_T_77, decomposed_output_ports_0[0].ready, UInt<1>("h01")) @[Router_Hw.scala 113:10]
    node _T_79 = bits(config_wire, 3, 2) @[Router_Hw.scala 113:22]
    node _T_80 = eq(_T_79, UInt<2>("h02")) @[Router_Hw.scala 113:53]
    node _T_81 = mux(_T_80, decomposed_output_ports_0[1].ready, UInt<1>("h01")) @[Router_Hw.scala 113:10]
    node _T_82 = bits(config_wire, 5, 4) @[Router_Hw.scala 113:22]
    node _T_83 = eq(_T_82, UInt<2>("h02")) @[Router_Hw.scala 113:53]
    node _T_84 = mux(_T_83, decomposed_output_ports_0[2].ready, UInt<1>("h01")) @[Router_Hw.scala 113:10]
    node _T_85 = and(_T_78, _T_81) @[Router_Hw.scala 116:99]
    node _T_86 = and(_T_85, _T_84) @[Router_Hw.scala 116:99]
    decomposed_input_ports_0[2].ready <= _T_86 @[Router_Hw.scala 116:73]
    wire _T_87 : UInt<6>[1] @[Router_Hw.scala 140:45]
    _T_87[0] <= UInt<6>("h00") @[Router_Hw.scala 140:45]
    reg config_register_file : UInt<6>[1], clock with : (reset => (reset, _T_87)) @[Router_Hw.scala 140:37]
    node _T_88 = bits(config_register_file[0], 5, 0) @[Router_Hw.scala 141:55]
    config_wire <= _T_88 @[Router_Hw.scala 141:15]
    node config_module_id = bits(io.in[2].bits, 63, 59) @[Router_Hw.scala 148:44]
    node module_id_match = eq(config_module_id, UInt<4>("h09")) @[Router_Hw.scala 149:49]
    node config_idx = bits(io.in[2].bits, 58, 58) @[Router_Hw.scala 150:38]
    node config_data = bits(io.in[2].bits, 5, 0) @[Router_Hw.scala 151:39]
    node _T_89 = and(io.in[2].config, module_id_match) @[Router_Hw.scala 152:22]
    when _T_89 : @[Router_Hw.scala 152:41]
      config_register_file[UInt<1>("h00")] <= config_data @[Router_Hw.scala 153:38]
      skip @[Router_Hw.scala 152:41]
    
  module Router_Hw_14 : 
    input clock : Clock
    input reset : UInt<1>
    output io : {flip in : {valid : UInt<1>, bits : UInt<64>, flip ready : UInt<1>, config : UInt<1>}[3], out : {valid : UInt<1>, bits : UInt<64>, flip ready : UInt<1>, config : UInt<1>}[3]}
    
    wire decomposed_input_ports_0 : {flip ready : UInt<1>, valid : UInt<1>, bits : UInt<64>}[3] @[Router_Hw.scala 167:57]
    node _T = bits(io.in[0].bits, 63, 0) @[Router_Hw.scala 174:35]
    decomposed_input_ports_0[0].bits <= _T @[Router_Hw.scala 173:53]
    decomposed_input_ports_0[0].valid <= io.in[0].valid @[Router_Hw.scala 175:54]
    io.in[0].ready <= decomposed_input_ports_0[0].ready @[Router_Hw.scala 178:33]
    node _T_1 = bits(io.in[1].bits, 63, 0) @[Router_Hw.scala 174:35]
    decomposed_input_ports_0[1].bits <= _T_1 @[Router_Hw.scala 173:53]
    decomposed_input_ports_0[1].valid <= io.in[1].valid @[Router_Hw.scala 175:54]
    io.in[1].ready <= decomposed_input_ports_0[1].ready @[Router_Hw.scala 178:33]
    node _T_2 = bits(io.in[2].bits, 63, 0) @[Router_Hw.scala 174:35]
    decomposed_input_ports_0[2].bits <= _T_2 @[Router_Hw.scala 173:53]
    decomposed_input_ports_0[2].valid <= io.in[2].valid @[Router_Hw.scala 175:54]
    io.in[2].ready <= decomposed_input_ports_0[2].ready @[Router_Hw.scala 178:33]
    wire decomposed_output_ports_0 : {flip ready : UInt<1>, valid : UInt<1>, bits : UInt<64>}[3] @[Router_Hw.scala 167:57]
    reg _T_3 : UInt<1>[1], clock @[Router_Hw.scala 183:29]
    decomposed_output_ports_0[0].ready <= _T_3[0] @[Router_Hw.scala 185:54]
    reg _T_4 : UInt<64>, clock @[Router_Hw.scala 187:28]
    _T_4 <= decomposed_output_ports_0[0].bits @[Router_Hw.scala 188:19]
    reg _T_5 : UInt<1>, clock @[Router_Hw.scala 189:29]
    _T_5 <= decomposed_output_ports_0[0].valid @[Router_Hw.scala 190:20]
    _T_3[0] <= io.out[0].ready @[Router_Hw.scala 210:32]
    io.out[0].bits <= _T_4 @[Router_Hw.scala 212:34]
    io.out[0].valid <= _T_5 @[Router_Hw.scala 213:35]
    io.out[0].config <= UInt<1>("h00") @[Router_Hw.scala 214:36]
    reg _T_6 : UInt<1>[1], clock @[Router_Hw.scala 183:29]
    decomposed_output_ports_0[1].ready <= _T_6[0] @[Router_Hw.scala 185:54]
    reg _T_7 : UInt<64>, clock @[Router_Hw.scala 187:28]
    _T_7 <= decomposed_output_ports_0[1].bits @[Router_Hw.scala 188:19]
    reg _T_8 : UInt<1>, clock @[Router_Hw.scala 189:29]
    _T_8 <= decomposed_output_ports_0[1].valid @[Router_Hw.scala 190:20]
    _T_6[0] <= io.out[1].ready @[Router_Hw.scala 210:32]
    io.out[1].bits <= _T_7 @[Router_Hw.scala 212:34]
    io.out[1].valid <= _T_8 @[Router_Hw.scala 213:35]
    io.out[1].config <= UInt<1>("h00") @[Router_Hw.scala 214:36]
    reg _T_9 : UInt<1>[1], clock @[Router_Hw.scala 183:29]
    decomposed_output_ports_0[2].ready <= _T_9[0] @[Router_Hw.scala 185:54]
    reg _T_10 : UInt<64>, clock @[Router_Hw.scala 187:28]
    _T_10 <= decomposed_output_ports_0[2].bits @[Router_Hw.scala 188:19]
    reg _T_11 : UInt<1>, clock @[Router_Hw.scala 189:29]
    _T_11 <= decomposed_output_ports_0[2].valid @[Router_Hw.scala 190:20]
    when io.in[0].config : @[Router_Hw.scala 195:33]
      _T_9[0] <= UInt<1>("h00") @[Router_Hw.scala 197:34]
      io.out[2].config <= io.in[0].config @[Router_Hw.scala 198:31]
      io.in[0].ready <= io.out[2].ready @[Router_Hw.scala 198:31]
      io.out[2].bits <= io.in[0].bits @[Router_Hw.scala 198:31]
      io.out[2].valid <= io.in[0].valid @[Router_Hw.scala 198:31]
      skip @[Router_Hw.scala 195:33]
    else : @[Router_Hw.scala 199:14]
      _T_9[0] <= io.out[2].ready @[Router_Hw.scala 201:34]
      io.out[2].bits <= _T_10 @[Router_Hw.scala 203:36]
      io.out[2].valid <= _T_11 @[Router_Hw.scala 204:37]
      io.out[2].config <= io.in[0].config @[Router_Hw.scala 205:38]
      skip @[Router_Hw.scala 199:14]
    wire config_wire : UInt<6> @[Router_Hw.scala 97:25]
    node _T_12 = bits(config_wire, 1, 0) @[Router_Hw.scala 105:28]
    node _T_13 = eq(UInt<2>("h02"), _T_12) @[Mux.scala 69:19]
    node _T_14 = mux(_T_13, decomposed_input_ports_0[2].bits, UInt<1>("h00")) @[Mux.scala 69:16]
    node _T_15 = eq(UInt<1>("h01"), _T_12) @[Mux.scala 69:19]
    node _T_16 = mux(_T_15, decomposed_input_ports_0[1].bits, _T_14) @[Mux.scala 69:16]
    node _T_17 = eq(UInt<1>("h00"), _T_12) @[Mux.scala 69:19]
    node _T_18 = mux(_T_17, decomposed_input_ports_0[0].bits, _T_16) @[Mux.scala 69:16]
    decomposed_output_ports_0[0].bits <= _T_18 @[Router_Hw.scala 104:84]
    node _T_19 = bits(config_wire, 1, 0) @[Router_Hw.scala 107:28]
    node _T_20 = eq(UInt<2>("h02"), _T_19) @[Mux.scala 69:19]
    node _T_21 = mux(_T_20, decomposed_input_ports_0[2].valid, UInt<1>("h00")) @[Mux.scala 69:16]
    node _T_22 = eq(UInt<1>("h01"), _T_19) @[Mux.scala 69:19]
    node _T_23 = mux(_T_22, decomposed_input_ports_0[1].valid, _T_21) @[Mux.scala 69:16]
    node _T_24 = eq(UInt<1>("h00"), _T_19) @[Mux.scala 69:19]
    node _T_25 = mux(_T_24, decomposed_input_ports_0[0].valid, _T_23) @[Mux.scala 69:16]
    decomposed_output_ports_0[0].valid <= _T_25 @[Router_Hw.scala 106:85]
    node _T_26 = bits(config_wire, 3, 2) @[Router_Hw.scala 105:28]
    node _T_27 = eq(UInt<2>("h02"), _T_26) @[Mux.scala 69:19]
    node _T_28 = mux(_T_27, decomposed_input_ports_0[2].bits, UInt<1>("h00")) @[Mux.scala 69:16]
    node _T_29 = eq(UInt<1>("h01"), _T_26) @[Mux.scala 69:19]
    node _T_30 = mux(_T_29, decomposed_input_ports_0[1].bits, _T_28) @[Mux.scala 69:16]
    node _T_31 = eq(UInt<1>("h00"), _T_26) @[Mux.scala 69:19]
    node _T_32 = mux(_T_31, decomposed_input_ports_0[0].bits, _T_30) @[Mux.scala 69:16]
    decomposed_output_ports_0[1].bits <= _T_32 @[Router_Hw.scala 104:84]
    node _T_33 = bits(config_wire, 3, 2) @[Router_Hw.scala 107:28]
    node _T_34 = eq(UInt<2>("h02"), _T_33) @[Mux.scala 69:19]
    node _T_35 = mux(_T_34, decomposed_input_ports_0[2].valid, UInt<1>("h00")) @[Mux.scala 69:16]
    node _T_36 = eq(UInt<1>("h01"), _T_33) @[Mux.scala 69:19]
    node _T_37 = mux(_T_36, decomposed_input_ports_0[1].valid, _T_35) @[Mux.scala 69:16]
    node _T_38 = eq(UInt<1>("h00"), _T_33) @[Mux.scala 69:19]
    node _T_39 = mux(_T_38, decomposed_input_ports_0[0].valid, _T_37) @[Mux.scala 69:16]
    decomposed_output_ports_0[1].valid <= _T_39 @[Router_Hw.scala 106:85]
    node _T_40 = bits(config_wire, 5, 4) @[Router_Hw.scala 105:28]
    node _T_41 = eq(UInt<2>("h02"), _T_40) @[Mux.scala 69:19]
    node _T_42 = mux(_T_41, decomposed_input_ports_0[2].bits, UInt<1>("h00")) @[Mux.scala 69:16]
    node _T_43 = eq(UInt<1>("h01"), _T_40) @[Mux.scala 69:19]
    node _T_44 = mux(_T_43, decomposed_input_ports_0[1].bits, _T_42) @[Mux.scala 69:16]
    node _T_45 = eq(UInt<1>("h00"), _T_40) @[Mux.scala 69:19]
    node _T_46 = mux(_T_45, decomposed_input_ports_0[0].bits, _T_44) @[Mux.scala 69:16]
    decomposed_output_ports_0[2].bits <= _T_46 @[Router_Hw.scala 104:84]
    node _T_47 = bits(config_wire, 5, 4) @[Router_Hw.scala 107:28]
    node _T_48 = eq(UInt<2>("h02"), _T_47) @[Mux.scala 69:19]
    node _T_49 = mux(_T_48, decomposed_input_ports_0[2].valid, UInt<1>("h00")) @[Mux.scala 69:16]
    node _T_50 = eq(UInt<1>("h01"), _T_47) @[Mux.scala 69:19]
    node _T_51 = mux(_T_50, decomposed_input_ports_0[1].valid, _T_49) @[Mux.scala 69:16]
    node _T_52 = eq(UInt<1>("h00"), _T_47) @[Mux.scala 69:19]
    node _T_53 = mux(_T_52, decomposed_input_ports_0[0].valid, _T_51) @[Mux.scala 69:16]
    decomposed_output_ports_0[2].valid <= _T_53 @[Router_Hw.scala 106:85]
    node _T_54 = bits(config_wire, 1, 0) @[Router_Hw.scala 113:22]
    node _T_55 = eq(_T_54, UInt<1>("h00")) @[Router_Hw.scala 113:53]
    node _T_56 = mux(_T_55, decomposed_output_ports_0[0].ready, UInt<1>("h01")) @[Router_Hw.scala 113:10]
    node _T_57 = bits(config_wire, 3, 2) @[Router_Hw.scala 113:22]
    node _T_58 = eq(_T_57, UInt<1>("h00")) @[Router_Hw.scala 113:53]
    node _T_59 = mux(_T_58, decomposed_output_ports_0[1].ready, UInt<1>("h01")) @[Router_Hw.scala 113:10]
    node _T_60 = bits(config_wire, 5, 4) @[Router_Hw.scala 113:22]
    node _T_61 = eq(_T_60, UInt<1>("h00")) @[Router_Hw.scala 113:53]
    node _T_62 = mux(_T_61, decomposed_output_ports_0[2].ready, UInt<1>("h01")) @[Router_Hw.scala 113:10]
    node _T_63 = and(_T_56, _T_59) @[Router_Hw.scala 116:99]
    node _T_64 = and(_T_63, _T_62) @[Router_Hw.scala 116:99]
    decomposed_input_ports_0[0].ready <= _T_64 @[Router_Hw.scala 116:73]
    node _T_65 = bits(config_wire, 1, 0) @[Router_Hw.scala 113:22]
    node _T_66 = eq(_T_65, UInt<1>("h01")) @[Router_Hw.scala 113:53]
    node _T_67 = mux(_T_66, decomposed_output_ports_0[0].ready, UInt<1>("h01")) @[Router_Hw.scala 113:10]
    node _T_68 = bits(config_wire, 3, 2) @[Router_Hw.scala 113:22]
    node _T_69 = eq(_T_68, UInt<1>("h01")) @[Router_Hw.scala 113:53]
    node _T_70 = mux(_T_69, decomposed_output_ports_0[1].ready, UInt<1>("h01")) @[Router_Hw.scala 113:10]
    node _T_71 = bits(config_wire, 5, 4) @[Router_Hw.scala 113:22]
    node _T_72 = eq(_T_71, UInt<1>("h01")) @[Router_Hw.scala 113:53]
    node _T_73 = mux(_T_72, decomposed_output_ports_0[2].ready, UInt<1>("h01")) @[Router_Hw.scala 113:10]
    node _T_74 = and(_T_67, _T_70) @[Router_Hw.scala 116:99]
    node _T_75 = and(_T_74, _T_73) @[Router_Hw.scala 116:99]
    decomposed_input_ports_0[1].ready <= _T_75 @[Router_Hw.scala 116:73]
    node _T_76 = bits(config_wire, 1, 0) @[Router_Hw.scala 113:22]
    node _T_77 = eq(_T_76, UInt<2>("h02")) @[Router_Hw.scala 113:53]
    node _T_78 = mux(_T_77, decomposed_output_ports_0[0].ready, UInt<1>("h01")) @[Router_Hw.scala 113:10]
    node _T_79 = bits(config_wire, 3, 2) @[Router_Hw.scala 113:22]
    node _T_80 = eq(_T_79, UInt<2>("h02")) @[Router_Hw.scala 113:53]
    node _T_81 = mux(_T_80, decomposed_output_ports_0[1].ready, UInt<1>("h01")) @[Router_Hw.scala 113:10]
    node _T_82 = bits(config_wire, 5, 4) @[Router_Hw.scala 113:22]
    node _T_83 = eq(_T_82, UInt<2>("h02")) @[Router_Hw.scala 113:53]
    node _T_84 = mux(_T_83, decomposed_output_ports_0[2].ready, UInt<1>("h01")) @[Router_Hw.scala 113:10]
    node _T_85 = and(_T_78, _T_81) @[Router_Hw.scala 116:99]
    node _T_86 = and(_T_85, _T_84) @[Router_Hw.scala 116:99]
    decomposed_input_ports_0[2].ready <= _T_86 @[Router_Hw.scala 116:73]
    wire _T_87 : UInt<6>[1] @[Router_Hw.scala 140:45]
    _T_87[0] <= UInt<6>("h00") @[Router_Hw.scala 140:45]
    reg config_register_file : UInt<6>[1], clock with : (reset => (reset, _T_87)) @[Router_Hw.scala 140:37]
    node _T_88 = bits(config_register_file[0], 5, 0) @[Router_Hw.scala 141:55]
    config_wire <= _T_88 @[Router_Hw.scala 141:15]
    node config_module_id = bits(io.in[0].bits, 63, 59) @[Router_Hw.scala 148:44]
    node module_id_match = eq(config_module_id, UInt<4>("h0c")) @[Router_Hw.scala 149:49]
    node config_idx = bits(io.in[0].bits, 58, 58) @[Router_Hw.scala 150:38]
    node config_data = bits(io.in[0].bits, 5, 0) @[Router_Hw.scala 151:39]
    node _T_89 = and(io.in[0].config, module_id_match) @[Router_Hw.scala 152:22]
    when _T_89 : @[Router_Hw.scala 152:41]
      config_register_file[UInt<1>("h00")] <= config_data @[Router_Hw.scala 153:38]
      skip @[Router_Hw.scala 152:41]
    
  module Router_Hw_15 : 
    input clock : Clock
    input reset : UInt<1>
    output io : {flip in : {valid : UInt<1>, bits : UInt<64>, flip ready : UInt<1>, config : UInt<1>}[5], out : {valid : UInt<1>, bits : UInt<64>, flip ready : UInt<1>, config : UInt<1>}[6]}
    
    wire decomposed_input_ports_0 : {flip ready : UInt<1>, valid : UInt<1>, bits : UInt<64>}[5] @[Router_Hw.scala 167:57]
    node _T = bits(io.in[0].bits, 63, 0) @[Router_Hw.scala 174:35]
    decomposed_input_ports_0[0].bits <= _T @[Router_Hw.scala 173:53]
    decomposed_input_ports_0[0].valid <= io.in[0].valid @[Router_Hw.scala 175:54]
    io.in[0].ready <= decomposed_input_ports_0[0].ready @[Router_Hw.scala 178:33]
    node _T_1 = bits(io.in[1].bits, 63, 0) @[Router_Hw.scala 174:35]
    decomposed_input_ports_0[1].bits <= _T_1 @[Router_Hw.scala 173:53]
    decomposed_input_ports_0[1].valid <= io.in[1].valid @[Router_Hw.scala 175:54]
    io.in[1].ready <= decomposed_input_ports_0[1].ready @[Router_Hw.scala 178:33]
    node _T_2 = bits(io.in[2].bits, 63, 0) @[Router_Hw.scala 174:35]
    decomposed_input_ports_0[2].bits <= _T_2 @[Router_Hw.scala 173:53]
    decomposed_input_ports_0[2].valid <= io.in[2].valid @[Router_Hw.scala 175:54]
    io.in[2].ready <= decomposed_input_ports_0[2].ready @[Router_Hw.scala 178:33]
    node _T_3 = bits(io.in[3].bits, 63, 0) @[Router_Hw.scala 174:35]
    decomposed_input_ports_0[3].bits <= _T_3 @[Router_Hw.scala 173:53]
    decomposed_input_ports_0[3].valid <= io.in[3].valid @[Router_Hw.scala 175:54]
    io.in[3].ready <= decomposed_input_ports_0[3].ready @[Router_Hw.scala 178:33]
    node _T_4 = bits(io.in[4].bits, 63, 0) @[Router_Hw.scala 174:35]
    decomposed_input_ports_0[4].bits <= _T_4 @[Router_Hw.scala 173:53]
    decomposed_input_ports_0[4].valid <= io.in[4].valid @[Router_Hw.scala 175:54]
    io.in[4].ready <= decomposed_input_ports_0[4].ready @[Router_Hw.scala 178:33]
    wire decomposed_output_ports_0 : {flip ready : UInt<1>, valid : UInt<1>, bits : UInt<64>}[6] @[Router_Hw.scala 167:57]
    reg _T_5 : UInt<1>[1], clock @[Router_Hw.scala 183:29]
    decomposed_output_ports_0[0].ready <= _T_5[0] @[Router_Hw.scala 185:54]
    reg _T_6 : UInt<64>, clock @[Router_Hw.scala 187:28]
    _T_6 <= decomposed_output_ports_0[0].bits @[Router_Hw.scala 188:19]
    reg _T_7 : UInt<1>, clock @[Router_Hw.scala 189:29]
    _T_7 <= decomposed_output_ports_0[0].valid @[Router_Hw.scala 190:20]
    _T_5[0] <= io.out[0].ready @[Router_Hw.scala 210:32]
    io.out[0].bits <= _T_6 @[Router_Hw.scala 212:34]
    io.out[0].valid <= _T_7 @[Router_Hw.scala 213:35]
    io.out[0].config <= UInt<1>("h00") @[Router_Hw.scala 214:36]
    reg _T_8 : UInt<1>[1], clock @[Router_Hw.scala 183:29]
    decomposed_output_ports_0[1].ready <= _T_8[0] @[Router_Hw.scala 185:54]
    reg _T_9 : UInt<64>, clock @[Router_Hw.scala 187:28]
    _T_9 <= decomposed_output_ports_0[1].bits @[Router_Hw.scala 188:19]
    reg _T_10 : UInt<1>, clock @[Router_Hw.scala 189:29]
    _T_10 <= decomposed_output_ports_0[1].valid @[Router_Hw.scala 190:20]
    _T_8[0] <= io.out[1].ready @[Router_Hw.scala 210:32]
    io.out[1].bits <= _T_9 @[Router_Hw.scala 212:34]
    io.out[1].valid <= _T_10 @[Router_Hw.scala 213:35]
    io.out[1].config <= UInt<1>("h00") @[Router_Hw.scala 214:36]
    reg _T_11 : UInt<1>[1], clock @[Router_Hw.scala 183:29]
    decomposed_output_ports_0[2].ready <= _T_11[0] @[Router_Hw.scala 185:54]
    reg _T_12 : UInt<64>, clock @[Router_Hw.scala 187:28]
    _T_12 <= decomposed_output_ports_0[2].bits @[Router_Hw.scala 188:19]
    reg _T_13 : UInt<1>, clock @[Router_Hw.scala 189:29]
    _T_13 <= decomposed_output_ports_0[2].valid @[Router_Hw.scala 190:20]
    _T_11[0] <= io.out[2].ready @[Router_Hw.scala 210:32]
    io.out[2].bits <= _T_12 @[Router_Hw.scala 212:34]
    io.out[2].valid <= _T_13 @[Router_Hw.scala 213:35]
    io.out[2].config <= UInt<1>("h00") @[Router_Hw.scala 214:36]
    reg _T_14 : UInt<1>[1], clock @[Router_Hw.scala 183:29]
    decomposed_output_ports_0[3].ready <= _T_14[0] @[Router_Hw.scala 185:54]
    reg _T_15 : UInt<64>, clock @[Router_Hw.scala 187:28]
    _T_15 <= decomposed_output_ports_0[3].bits @[Router_Hw.scala 188:19]
    reg _T_16 : UInt<1>, clock @[Router_Hw.scala 189:29]
    _T_16 <= decomposed_output_ports_0[3].valid @[Router_Hw.scala 190:20]
    _T_14[0] <= io.out[3].ready @[Router_Hw.scala 210:32]
    io.out[3].bits <= _T_15 @[Router_Hw.scala 212:34]
    io.out[3].valid <= _T_16 @[Router_Hw.scala 213:35]
    io.out[3].config <= UInt<1>("h00") @[Router_Hw.scala 214:36]
    reg _T_17 : UInt<1>[1], clock @[Router_Hw.scala 183:29]
    decomposed_output_ports_0[4].ready <= _T_17[0] @[Router_Hw.scala 185:54]
    reg _T_18 : UInt<64>, clock @[Router_Hw.scala 187:28]
    _T_18 <= decomposed_output_ports_0[4].bits @[Router_Hw.scala 188:19]
    reg _T_19 : UInt<1>, clock @[Router_Hw.scala 189:29]
    _T_19 <= decomposed_output_ports_0[4].valid @[Router_Hw.scala 190:20]
    _T_17[0] <= io.out[4].ready @[Router_Hw.scala 210:32]
    io.out[4].bits <= _T_18 @[Router_Hw.scala 212:34]
    io.out[4].valid <= _T_19 @[Router_Hw.scala 213:35]
    io.out[4].config <= UInt<1>("h00") @[Router_Hw.scala 214:36]
    reg _T_20 : UInt<1>[1], clock @[Router_Hw.scala 183:29]
    decomposed_output_ports_0[5].ready <= _T_20[0] @[Router_Hw.scala 185:54]
    reg _T_21 : UInt<64>, clock @[Router_Hw.scala 187:28]
    _T_21 <= decomposed_output_ports_0[5].bits @[Router_Hw.scala 188:19]
    reg _T_22 : UInt<1>, clock @[Router_Hw.scala 189:29]
    _T_22 <= decomposed_output_ports_0[5].valid @[Router_Hw.scala 190:20]
    _T_20[0] <= io.out[5].ready @[Router_Hw.scala 210:32]
    io.out[5].bits <= _T_21 @[Router_Hw.scala 212:34]
    io.out[5].valid <= _T_22 @[Router_Hw.scala 213:35]
    io.out[5].config <= UInt<1>("h00") @[Router_Hw.scala 214:36]
    wire config_wire : UInt<18> @[Router_Hw.scala 97:25]
    node _T_23 = bits(config_wire, 2, 0) @[Router_Hw.scala 105:28]
    node _T_24 = eq(UInt<3>("h04"), _T_23) @[Mux.scala 69:19]
    node _T_25 = mux(_T_24, decomposed_input_ports_0[4].bits, UInt<1>("h00")) @[Mux.scala 69:16]
    node _T_26 = eq(UInt<2>("h03"), _T_23) @[Mux.scala 69:19]
    node _T_27 = mux(_T_26, decomposed_input_ports_0[3].bits, _T_25) @[Mux.scala 69:16]
    node _T_28 = eq(UInt<2>("h02"), _T_23) @[Mux.scala 69:19]
    node _T_29 = mux(_T_28, decomposed_input_ports_0[2].bits, _T_27) @[Mux.scala 69:16]
    node _T_30 = eq(UInt<1>("h01"), _T_23) @[Mux.scala 69:19]
    node _T_31 = mux(_T_30, decomposed_input_ports_0[1].bits, _T_29) @[Mux.scala 69:16]
    node _T_32 = eq(UInt<1>("h00"), _T_23) @[Mux.scala 69:19]
    node _T_33 = mux(_T_32, decomposed_input_ports_0[0].bits, _T_31) @[Mux.scala 69:16]
    decomposed_output_ports_0[0].bits <= _T_33 @[Router_Hw.scala 104:84]
    node _T_34 = bits(config_wire, 2, 0) @[Router_Hw.scala 107:28]
    node _T_35 = eq(UInt<3>("h04"), _T_34) @[Mux.scala 69:19]
    node _T_36 = mux(_T_35, decomposed_input_ports_0[4].valid, UInt<1>("h00")) @[Mux.scala 69:16]
    node _T_37 = eq(UInt<2>("h03"), _T_34) @[Mux.scala 69:19]
    node _T_38 = mux(_T_37, decomposed_input_ports_0[3].valid, _T_36) @[Mux.scala 69:16]
    node _T_39 = eq(UInt<2>("h02"), _T_34) @[Mux.scala 69:19]
    node _T_40 = mux(_T_39, decomposed_input_ports_0[2].valid, _T_38) @[Mux.scala 69:16]
    node _T_41 = eq(UInt<1>("h01"), _T_34) @[Mux.scala 69:19]
    node _T_42 = mux(_T_41, decomposed_input_ports_0[1].valid, _T_40) @[Mux.scala 69:16]
    node _T_43 = eq(UInt<1>("h00"), _T_34) @[Mux.scala 69:19]
    node _T_44 = mux(_T_43, decomposed_input_ports_0[0].valid, _T_42) @[Mux.scala 69:16]
    decomposed_output_ports_0[0].valid <= _T_44 @[Router_Hw.scala 106:85]
    node _T_45 = bits(config_wire, 5, 3) @[Router_Hw.scala 105:28]
    node _T_46 = eq(UInt<3>("h04"), _T_45) @[Mux.scala 69:19]
    node _T_47 = mux(_T_46, decomposed_input_ports_0[4].bits, UInt<1>("h00")) @[Mux.scala 69:16]
    node _T_48 = eq(UInt<2>("h03"), _T_45) @[Mux.scala 69:19]
    node _T_49 = mux(_T_48, decomposed_input_ports_0[3].bits, _T_47) @[Mux.scala 69:16]
    node _T_50 = eq(UInt<2>("h02"), _T_45) @[Mux.scala 69:19]
    node _T_51 = mux(_T_50, decomposed_input_ports_0[2].bits, _T_49) @[Mux.scala 69:16]
    node _T_52 = eq(UInt<1>("h01"), _T_45) @[Mux.scala 69:19]
    node _T_53 = mux(_T_52, decomposed_input_ports_0[1].bits, _T_51) @[Mux.scala 69:16]
    node _T_54 = eq(UInt<1>("h00"), _T_45) @[Mux.scala 69:19]
    node _T_55 = mux(_T_54, decomposed_input_ports_0[0].bits, _T_53) @[Mux.scala 69:16]
    decomposed_output_ports_0[1].bits <= _T_55 @[Router_Hw.scala 104:84]
    node _T_56 = bits(config_wire, 5, 3) @[Router_Hw.scala 107:28]
    node _T_57 = eq(UInt<3>("h04"), _T_56) @[Mux.scala 69:19]
    node _T_58 = mux(_T_57, decomposed_input_ports_0[4].valid, UInt<1>("h00")) @[Mux.scala 69:16]
    node _T_59 = eq(UInt<2>("h03"), _T_56) @[Mux.scala 69:19]
    node _T_60 = mux(_T_59, decomposed_input_ports_0[3].valid, _T_58) @[Mux.scala 69:16]
    node _T_61 = eq(UInt<2>("h02"), _T_56) @[Mux.scala 69:19]
    node _T_62 = mux(_T_61, decomposed_input_ports_0[2].valid, _T_60) @[Mux.scala 69:16]
    node _T_63 = eq(UInt<1>("h01"), _T_56) @[Mux.scala 69:19]
    node _T_64 = mux(_T_63, decomposed_input_ports_0[1].valid, _T_62) @[Mux.scala 69:16]
    node _T_65 = eq(UInt<1>("h00"), _T_56) @[Mux.scala 69:19]
    node _T_66 = mux(_T_65, decomposed_input_ports_0[0].valid, _T_64) @[Mux.scala 69:16]
    decomposed_output_ports_0[1].valid <= _T_66 @[Router_Hw.scala 106:85]
    node _T_67 = bits(config_wire, 8, 6) @[Router_Hw.scala 105:28]
    node _T_68 = eq(UInt<3>("h04"), _T_67) @[Mux.scala 69:19]
    node _T_69 = mux(_T_68, decomposed_input_ports_0[4].bits, UInt<1>("h00")) @[Mux.scala 69:16]
    node _T_70 = eq(UInt<2>("h03"), _T_67) @[Mux.scala 69:19]
    node _T_71 = mux(_T_70, decomposed_input_ports_0[3].bits, _T_69) @[Mux.scala 69:16]
    node _T_72 = eq(UInt<2>("h02"), _T_67) @[Mux.scala 69:19]
    node _T_73 = mux(_T_72, decomposed_input_ports_0[2].bits, _T_71) @[Mux.scala 69:16]
    node _T_74 = eq(UInt<1>("h01"), _T_67) @[Mux.scala 69:19]
    node _T_75 = mux(_T_74, decomposed_input_ports_0[1].bits, _T_73) @[Mux.scala 69:16]
    node _T_76 = eq(UInt<1>("h00"), _T_67) @[Mux.scala 69:19]
    node _T_77 = mux(_T_76, decomposed_input_ports_0[0].bits, _T_75) @[Mux.scala 69:16]
    decomposed_output_ports_0[2].bits <= _T_77 @[Router_Hw.scala 104:84]
    node _T_78 = bits(config_wire, 8, 6) @[Router_Hw.scala 107:28]
    node _T_79 = eq(UInt<3>("h04"), _T_78) @[Mux.scala 69:19]
    node _T_80 = mux(_T_79, decomposed_input_ports_0[4].valid, UInt<1>("h00")) @[Mux.scala 69:16]
    node _T_81 = eq(UInt<2>("h03"), _T_78) @[Mux.scala 69:19]
    node _T_82 = mux(_T_81, decomposed_input_ports_0[3].valid, _T_80) @[Mux.scala 69:16]
    node _T_83 = eq(UInt<2>("h02"), _T_78) @[Mux.scala 69:19]
    node _T_84 = mux(_T_83, decomposed_input_ports_0[2].valid, _T_82) @[Mux.scala 69:16]
    node _T_85 = eq(UInt<1>("h01"), _T_78) @[Mux.scala 69:19]
    node _T_86 = mux(_T_85, decomposed_input_ports_0[1].valid, _T_84) @[Mux.scala 69:16]
    node _T_87 = eq(UInt<1>("h00"), _T_78) @[Mux.scala 69:19]
    node _T_88 = mux(_T_87, decomposed_input_ports_0[0].valid, _T_86) @[Mux.scala 69:16]
    decomposed_output_ports_0[2].valid <= _T_88 @[Router_Hw.scala 106:85]
    node _T_89 = bits(config_wire, 11, 9) @[Router_Hw.scala 105:28]
    node _T_90 = eq(UInt<3>("h04"), _T_89) @[Mux.scala 69:19]
    node _T_91 = mux(_T_90, decomposed_input_ports_0[4].bits, UInt<1>("h00")) @[Mux.scala 69:16]
    node _T_92 = eq(UInt<2>("h03"), _T_89) @[Mux.scala 69:19]
    node _T_93 = mux(_T_92, decomposed_input_ports_0[3].bits, _T_91) @[Mux.scala 69:16]
    node _T_94 = eq(UInt<2>("h02"), _T_89) @[Mux.scala 69:19]
    node _T_95 = mux(_T_94, decomposed_input_ports_0[2].bits, _T_93) @[Mux.scala 69:16]
    node _T_96 = eq(UInt<1>("h01"), _T_89) @[Mux.scala 69:19]
    node _T_97 = mux(_T_96, decomposed_input_ports_0[1].bits, _T_95) @[Mux.scala 69:16]
    node _T_98 = eq(UInt<1>("h00"), _T_89) @[Mux.scala 69:19]
    node _T_99 = mux(_T_98, decomposed_input_ports_0[0].bits, _T_97) @[Mux.scala 69:16]
    decomposed_output_ports_0[3].bits <= _T_99 @[Router_Hw.scala 104:84]
    node _T_100 = bits(config_wire, 11, 9) @[Router_Hw.scala 107:28]
    node _T_101 = eq(UInt<3>("h04"), _T_100) @[Mux.scala 69:19]
    node _T_102 = mux(_T_101, decomposed_input_ports_0[4].valid, UInt<1>("h00")) @[Mux.scala 69:16]
    node _T_103 = eq(UInt<2>("h03"), _T_100) @[Mux.scala 69:19]
    node _T_104 = mux(_T_103, decomposed_input_ports_0[3].valid, _T_102) @[Mux.scala 69:16]
    node _T_105 = eq(UInt<2>("h02"), _T_100) @[Mux.scala 69:19]
    node _T_106 = mux(_T_105, decomposed_input_ports_0[2].valid, _T_104) @[Mux.scala 69:16]
    node _T_107 = eq(UInt<1>("h01"), _T_100) @[Mux.scala 69:19]
    node _T_108 = mux(_T_107, decomposed_input_ports_0[1].valid, _T_106) @[Mux.scala 69:16]
    node _T_109 = eq(UInt<1>("h00"), _T_100) @[Mux.scala 69:19]
    node _T_110 = mux(_T_109, decomposed_input_ports_0[0].valid, _T_108) @[Mux.scala 69:16]
    decomposed_output_ports_0[3].valid <= _T_110 @[Router_Hw.scala 106:85]
    node _T_111 = bits(config_wire, 14, 12) @[Router_Hw.scala 105:28]
    node _T_112 = eq(UInt<3>("h04"), _T_111) @[Mux.scala 69:19]
    node _T_113 = mux(_T_112, decomposed_input_ports_0[4].bits, UInt<1>("h00")) @[Mux.scala 69:16]
    node _T_114 = eq(UInt<2>("h03"), _T_111) @[Mux.scala 69:19]
    node _T_115 = mux(_T_114, decomposed_input_ports_0[3].bits, _T_113) @[Mux.scala 69:16]
    node _T_116 = eq(UInt<2>("h02"), _T_111) @[Mux.scala 69:19]
    node _T_117 = mux(_T_116, decomposed_input_ports_0[2].bits, _T_115) @[Mux.scala 69:16]
    node _T_118 = eq(UInt<1>("h01"), _T_111) @[Mux.scala 69:19]
    node _T_119 = mux(_T_118, decomposed_input_ports_0[1].bits, _T_117) @[Mux.scala 69:16]
    node _T_120 = eq(UInt<1>("h00"), _T_111) @[Mux.scala 69:19]
    node _T_121 = mux(_T_120, decomposed_input_ports_0[0].bits, _T_119) @[Mux.scala 69:16]
    decomposed_output_ports_0[4].bits <= _T_121 @[Router_Hw.scala 104:84]
    node _T_122 = bits(config_wire, 14, 12) @[Router_Hw.scala 107:28]
    node _T_123 = eq(UInt<3>("h04"), _T_122) @[Mux.scala 69:19]
    node _T_124 = mux(_T_123, decomposed_input_ports_0[4].valid, UInt<1>("h00")) @[Mux.scala 69:16]
    node _T_125 = eq(UInt<2>("h03"), _T_122) @[Mux.scala 69:19]
    node _T_126 = mux(_T_125, decomposed_input_ports_0[3].valid, _T_124) @[Mux.scala 69:16]
    node _T_127 = eq(UInt<2>("h02"), _T_122) @[Mux.scala 69:19]
    node _T_128 = mux(_T_127, decomposed_input_ports_0[2].valid, _T_126) @[Mux.scala 69:16]
    node _T_129 = eq(UInt<1>("h01"), _T_122) @[Mux.scala 69:19]
    node _T_130 = mux(_T_129, decomposed_input_ports_0[1].valid, _T_128) @[Mux.scala 69:16]
    node _T_131 = eq(UInt<1>("h00"), _T_122) @[Mux.scala 69:19]
    node _T_132 = mux(_T_131, decomposed_input_ports_0[0].valid, _T_130) @[Mux.scala 69:16]
    decomposed_output_ports_0[4].valid <= _T_132 @[Router_Hw.scala 106:85]
    node _T_133 = bits(config_wire, 17, 15) @[Router_Hw.scala 105:28]
    node _T_134 = eq(UInt<3>("h04"), _T_133) @[Mux.scala 69:19]
    node _T_135 = mux(_T_134, decomposed_input_ports_0[4].bits, UInt<1>("h00")) @[Mux.scala 69:16]
    node _T_136 = eq(UInt<2>("h03"), _T_133) @[Mux.scala 69:19]
    node _T_137 = mux(_T_136, decomposed_input_ports_0[3].bits, _T_135) @[Mux.scala 69:16]
    node _T_138 = eq(UInt<2>("h02"), _T_133) @[Mux.scala 69:19]
    node _T_139 = mux(_T_138, decomposed_input_ports_0[2].bits, _T_137) @[Mux.scala 69:16]
    node _T_140 = eq(UInt<1>("h01"), _T_133) @[Mux.scala 69:19]
    node _T_141 = mux(_T_140, decomposed_input_ports_0[1].bits, _T_139) @[Mux.scala 69:16]
    node _T_142 = eq(UInt<1>("h00"), _T_133) @[Mux.scala 69:19]
    node _T_143 = mux(_T_142, decomposed_input_ports_0[0].bits, _T_141) @[Mux.scala 69:16]
    decomposed_output_ports_0[5].bits <= _T_143 @[Router_Hw.scala 104:84]
    node _T_144 = bits(config_wire, 17, 15) @[Router_Hw.scala 107:28]
    node _T_145 = eq(UInt<3>("h04"), _T_144) @[Mux.scala 69:19]
    node _T_146 = mux(_T_145, decomposed_input_ports_0[4].valid, UInt<1>("h00")) @[Mux.scala 69:16]
    node _T_147 = eq(UInt<2>("h03"), _T_144) @[Mux.scala 69:19]
    node _T_148 = mux(_T_147, decomposed_input_ports_0[3].valid, _T_146) @[Mux.scala 69:16]
    node _T_149 = eq(UInt<2>("h02"), _T_144) @[Mux.scala 69:19]
    node _T_150 = mux(_T_149, decomposed_input_ports_0[2].valid, _T_148) @[Mux.scala 69:16]
    node _T_151 = eq(UInt<1>("h01"), _T_144) @[Mux.scala 69:19]
    node _T_152 = mux(_T_151, decomposed_input_ports_0[1].valid, _T_150) @[Mux.scala 69:16]
    node _T_153 = eq(UInt<1>("h00"), _T_144) @[Mux.scala 69:19]
    node _T_154 = mux(_T_153, decomposed_input_ports_0[0].valid, _T_152) @[Mux.scala 69:16]
    decomposed_output_ports_0[5].valid <= _T_154 @[Router_Hw.scala 106:85]
    node _T_155 = bits(config_wire, 2, 0) @[Router_Hw.scala 113:22]
    node _T_156 = eq(_T_155, UInt<1>("h00")) @[Router_Hw.scala 113:53]
    node _T_157 = mux(_T_156, decomposed_output_ports_0[0].ready, UInt<1>("h01")) @[Router_Hw.scala 113:10]
    node _T_158 = bits(config_wire, 5, 3) @[Router_Hw.scala 113:22]
    node _T_159 = eq(_T_158, UInt<1>("h00")) @[Router_Hw.scala 113:53]
    node _T_160 = mux(_T_159, decomposed_output_ports_0[1].ready, UInt<1>("h01")) @[Router_Hw.scala 113:10]
    node _T_161 = bits(config_wire, 8, 6) @[Router_Hw.scala 113:22]
    node _T_162 = eq(_T_161, UInt<1>("h00")) @[Router_Hw.scala 113:53]
    node _T_163 = mux(_T_162, decomposed_output_ports_0[2].ready, UInt<1>("h01")) @[Router_Hw.scala 113:10]
    node _T_164 = bits(config_wire, 11, 9) @[Router_Hw.scala 113:22]
    node _T_165 = eq(_T_164, UInt<1>("h00")) @[Router_Hw.scala 113:53]
    node _T_166 = mux(_T_165, decomposed_output_ports_0[3].ready, UInt<1>("h01")) @[Router_Hw.scala 113:10]
    node _T_167 = bits(config_wire, 14, 12) @[Router_Hw.scala 113:22]
    node _T_168 = eq(_T_167, UInt<1>("h00")) @[Router_Hw.scala 113:53]
    node _T_169 = mux(_T_168, decomposed_output_ports_0[4].ready, UInt<1>("h01")) @[Router_Hw.scala 113:10]
    node _T_170 = bits(config_wire, 17, 15) @[Router_Hw.scala 113:22]
    node _T_171 = eq(_T_170, UInt<1>("h00")) @[Router_Hw.scala 113:53]
    node _T_172 = mux(_T_171, decomposed_output_ports_0[5].ready, UInt<1>("h01")) @[Router_Hw.scala 113:10]
    node _T_173 = and(_T_157, _T_160) @[Router_Hw.scala 116:99]
    node _T_174 = and(_T_173, _T_163) @[Router_Hw.scala 116:99]
    node _T_175 = and(_T_174, _T_166) @[Router_Hw.scala 116:99]
    node _T_176 = and(_T_175, _T_169) @[Router_Hw.scala 116:99]
    node _T_177 = and(_T_176, _T_172) @[Router_Hw.scala 116:99]
    decomposed_input_ports_0[0].ready <= _T_177 @[Router_Hw.scala 116:73]
    node _T_178 = bits(config_wire, 2, 0) @[Router_Hw.scala 113:22]
    node _T_179 = eq(_T_178, UInt<1>("h01")) @[Router_Hw.scala 113:53]
    node _T_180 = mux(_T_179, decomposed_output_ports_0[0].ready, UInt<1>("h01")) @[Router_Hw.scala 113:10]
    node _T_181 = bits(config_wire, 5, 3) @[Router_Hw.scala 113:22]
    node _T_182 = eq(_T_181, UInt<1>("h01")) @[Router_Hw.scala 113:53]
    node _T_183 = mux(_T_182, decomposed_output_ports_0[1].ready, UInt<1>("h01")) @[Router_Hw.scala 113:10]
    node _T_184 = bits(config_wire, 8, 6) @[Router_Hw.scala 113:22]
    node _T_185 = eq(_T_184, UInt<1>("h01")) @[Router_Hw.scala 113:53]
    node _T_186 = mux(_T_185, decomposed_output_ports_0[2].ready, UInt<1>("h01")) @[Router_Hw.scala 113:10]
    node _T_187 = bits(config_wire, 11, 9) @[Router_Hw.scala 113:22]
    node _T_188 = eq(_T_187, UInt<1>("h01")) @[Router_Hw.scala 113:53]
    node _T_189 = mux(_T_188, decomposed_output_ports_0[3].ready, UInt<1>("h01")) @[Router_Hw.scala 113:10]
    node _T_190 = bits(config_wire, 14, 12) @[Router_Hw.scala 113:22]
    node _T_191 = eq(_T_190, UInt<1>("h01")) @[Router_Hw.scala 113:53]
    node _T_192 = mux(_T_191, decomposed_output_ports_0[4].ready, UInt<1>("h01")) @[Router_Hw.scala 113:10]
    node _T_193 = bits(config_wire, 17, 15) @[Router_Hw.scala 113:22]
    node _T_194 = eq(_T_193, UInt<1>("h01")) @[Router_Hw.scala 113:53]
    node _T_195 = mux(_T_194, decomposed_output_ports_0[5].ready, UInt<1>("h01")) @[Router_Hw.scala 113:10]
    node _T_196 = and(_T_180, _T_183) @[Router_Hw.scala 116:99]
    node _T_197 = and(_T_196, _T_186) @[Router_Hw.scala 116:99]
    node _T_198 = and(_T_197, _T_189) @[Router_Hw.scala 116:99]
    node _T_199 = and(_T_198, _T_192) @[Router_Hw.scala 116:99]
    node _T_200 = and(_T_199, _T_195) @[Router_Hw.scala 116:99]
    decomposed_input_ports_0[1].ready <= _T_200 @[Router_Hw.scala 116:73]
    node _T_201 = bits(config_wire, 2, 0) @[Router_Hw.scala 113:22]
    node _T_202 = eq(_T_201, UInt<2>("h02")) @[Router_Hw.scala 113:53]
    node _T_203 = mux(_T_202, decomposed_output_ports_0[0].ready, UInt<1>("h01")) @[Router_Hw.scala 113:10]
    node _T_204 = bits(config_wire, 5, 3) @[Router_Hw.scala 113:22]
    node _T_205 = eq(_T_204, UInt<2>("h02")) @[Router_Hw.scala 113:53]
    node _T_206 = mux(_T_205, decomposed_output_ports_0[1].ready, UInt<1>("h01")) @[Router_Hw.scala 113:10]
    node _T_207 = bits(config_wire, 8, 6) @[Router_Hw.scala 113:22]
    node _T_208 = eq(_T_207, UInt<2>("h02")) @[Router_Hw.scala 113:53]
    node _T_209 = mux(_T_208, decomposed_output_ports_0[2].ready, UInt<1>("h01")) @[Router_Hw.scala 113:10]
    node _T_210 = bits(config_wire, 11, 9) @[Router_Hw.scala 113:22]
    node _T_211 = eq(_T_210, UInt<2>("h02")) @[Router_Hw.scala 113:53]
    node _T_212 = mux(_T_211, decomposed_output_ports_0[3].ready, UInt<1>("h01")) @[Router_Hw.scala 113:10]
    node _T_213 = bits(config_wire, 14, 12) @[Router_Hw.scala 113:22]
    node _T_214 = eq(_T_213, UInt<2>("h02")) @[Router_Hw.scala 113:53]
    node _T_215 = mux(_T_214, decomposed_output_ports_0[4].ready, UInt<1>("h01")) @[Router_Hw.scala 113:10]
    node _T_216 = bits(config_wire, 17, 15) @[Router_Hw.scala 113:22]
    node _T_217 = eq(_T_216, UInt<2>("h02")) @[Router_Hw.scala 113:53]
    node _T_218 = mux(_T_217, decomposed_output_ports_0[5].ready, UInt<1>("h01")) @[Router_Hw.scala 113:10]
    node _T_219 = and(_T_203, _T_206) @[Router_Hw.scala 116:99]
    node _T_220 = and(_T_219, _T_209) @[Router_Hw.scala 116:99]
    node _T_221 = and(_T_220, _T_212) @[Router_Hw.scala 116:99]
    node _T_222 = and(_T_221, _T_215) @[Router_Hw.scala 116:99]
    node _T_223 = and(_T_222, _T_218) @[Router_Hw.scala 116:99]
    decomposed_input_ports_0[2].ready <= _T_223 @[Router_Hw.scala 116:73]
    node _T_224 = bits(config_wire, 2, 0) @[Router_Hw.scala 113:22]
    node _T_225 = eq(_T_224, UInt<2>("h03")) @[Router_Hw.scala 113:53]
    node _T_226 = mux(_T_225, decomposed_output_ports_0[0].ready, UInt<1>("h01")) @[Router_Hw.scala 113:10]
    node _T_227 = bits(config_wire, 5, 3) @[Router_Hw.scala 113:22]
    node _T_228 = eq(_T_227, UInt<2>("h03")) @[Router_Hw.scala 113:53]
    node _T_229 = mux(_T_228, decomposed_output_ports_0[1].ready, UInt<1>("h01")) @[Router_Hw.scala 113:10]
    node _T_230 = bits(config_wire, 8, 6) @[Router_Hw.scala 113:22]
    node _T_231 = eq(_T_230, UInt<2>("h03")) @[Router_Hw.scala 113:53]
    node _T_232 = mux(_T_231, decomposed_output_ports_0[2].ready, UInt<1>("h01")) @[Router_Hw.scala 113:10]
    node _T_233 = bits(config_wire, 11, 9) @[Router_Hw.scala 113:22]
    node _T_234 = eq(_T_233, UInt<2>("h03")) @[Router_Hw.scala 113:53]
    node _T_235 = mux(_T_234, decomposed_output_ports_0[3].ready, UInt<1>("h01")) @[Router_Hw.scala 113:10]
    node _T_236 = bits(config_wire, 14, 12) @[Router_Hw.scala 113:22]
    node _T_237 = eq(_T_236, UInt<2>("h03")) @[Router_Hw.scala 113:53]
    node _T_238 = mux(_T_237, decomposed_output_ports_0[4].ready, UInt<1>("h01")) @[Router_Hw.scala 113:10]
    node _T_239 = bits(config_wire, 17, 15) @[Router_Hw.scala 113:22]
    node _T_240 = eq(_T_239, UInt<2>("h03")) @[Router_Hw.scala 113:53]
    node _T_241 = mux(_T_240, decomposed_output_ports_0[5].ready, UInt<1>("h01")) @[Router_Hw.scala 113:10]
    node _T_242 = and(_T_226, _T_229) @[Router_Hw.scala 116:99]
    node _T_243 = and(_T_242, _T_232) @[Router_Hw.scala 116:99]
    node _T_244 = and(_T_243, _T_235) @[Router_Hw.scala 116:99]
    node _T_245 = and(_T_244, _T_238) @[Router_Hw.scala 116:99]
    node _T_246 = and(_T_245, _T_241) @[Router_Hw.scala 116:99]
    decomposed_input_ports_0[3].ready <= _T_246 @[Router_Hw.scala 116:73]
    node _T_247 = bits(config_wire, 2, 0) @[Router_Hw.scala 113:22]
    node _T_248 = eq(_T_247, UInt<3>("h04")) @[Router_Hw.scala 113:53]
    node _T_249 = mux(_T_248, decomposed_output_ports_0[0].ready, UInt<1>("h01")) @[Router_Hw.scala 113:10]
    node _T_250 = bits(config_wire, 5, 3) @[Router_Hw.scala 113:22]
    node _T_251 = eq(_T_250, UInt<3>("h04")) @[Router_Hw.scala 113:53]
    node _T_252 = mux(_T_251, decomposed_output_ports_0[1].ready, UInt<1>("h01")) @[Router_Hw.scala 113:10]
    node _T_253 = bits(config_wire, 8, 6) @[Router_Hw.scala 113:22]
    node _T_254 = eq(_T_253, UInt<3>("h04")) @[Router_Hw.scala 113:53]
    node _T_255 = mux(_T_254, decomposed_output_ports_0[2].ready, UInt<1>("h01")) @[Router_Hw.scala 113:10]
    node _T_256 = bits(config_wire, 11, 9) @[Router_Hw.scala 113:22]
    node _T_257 = eq(_T_256, UInt<3>("h04")) @[Router_Hw.scala 113:53]
    node _T_258 = mux(_T_257, decomposed_output_ports_0[3].ready, UInt<1>("h01")) @[Router_Hw.scala 113:10]
    node _T_259 = bits(config_wire, 14, 12) @[Router_Hw.scala 113:22]
    node _T_260 = eq(_T_259, UInt<3>("h04")) @[Router_Hw.scala 113:53]
    node _T_261 = mux(_T_260, decomposed_output_ports_0[4].ready, UInt<1>("h01")) @[Router_Hw.scala 113:10]
    node _T_262 = bits(config_wire, 17, 15) @[Router_Hw.scala 113:22]
    node _T_263 = eq(_T_262, UInt<3>("h04")) @[Router_Hw.scala 113:53]
    node _T_264 = mux(_T_263, decomposed_output_ports_0[5].ready, UInt<1>("h01")) @[Router_Hw.scala 113:10]
    node _T_265 = and(_T_249, _T_252) @[Router_Hw.scala 116:99]
    node _T_266 = and(_T_265, _T_255) @[Router_Hw.scala 116:99]
    node _T_267 = and(_T_266, _T_258) @[Router_Hw.scala 116:99]
    node _T_268 = and(_T_267, _T_261) @[Router_Hw.scala 116:99]
    node _T_269 = and(_T_268, _T_264) @[Router_Hw.scala 116:99]
    decomposed_input_ports_0[4].ready <= _T_269 @[Router_Hw.scala 116:73]
    wire _T_270 : UInt<18>[1] @[Router_Hw.scala 140:45]
    _T_270[0] <= UInt<18>("h00") @[Router_Hw.scala 140:45]
    reg config_register_file : UInt<18>[1], clock with : (reset => (reset, _T_270)) @[Router_Hw.scala 140:37]
    node _T_271 = bits(config_register_file[0], 17, 0) @[Router_Hw.scala 141:55]
    config_wire <= _T_271 @[Router_Hw.scala 141:15]
    node config_module_id = bits(io.in[3].bits, 63, 59) @[Router_Hw.scala 148:44]
    node module_id_match = eq(config_module_id, UInt<5>("h017")) @[Router_Hw.scala 149:49]
    node config_idx = bits(io.in[3].bits, 58, 58) @[Router_Hw.scala 150:38]
    node config_data = bits(io.in[3].bits, 17, 0) @[Router_Hw.scala 151:39]
    node _T_272 = and(io.in[3].config, module_id_match) @[Router_Hw.scala 152:22]
    when _T_272 : @[Router_Hw.scala 152:41]
      config_register_file[UInt<1>("h00")] <= config_data @[Router_Hw.scala 153:38]
      skip @[Router_Hw.scala 152:41]
    
  module delay_pipe_hw : 
    input clock : Clock
    input reset : UInt<1>
    output io : {in : {flip bits : UInt<64>, flip valid : UInt<1>, ready : UInt<1>}, out : {bits : UInt<64>, valid : UInt<1>, flip ready : UInt<1>}, flip delay : UInt<1>}
    
    io.in.ready <= io.out.ready @[Dedicated_PE_Hw.scala 323:12]
    io.out.valid <= io.in.valid @[Dedicated_PE_Hw.scala 323:12]
    io.out.bits <= io.in.bits @[Dedicated_PE_Hw.scala 323:12]
    
  module delay_pipe_hw_1 : 
    input clock : Clock
    input reset : UInt<1>
    output io : {in : {flip bits : UInt<64>, flip valid : UInt<1>, ready : UInt<1>}, out : {bits : UInt<64>, valid : UInt<1>, flip ready : UInt<1>}, flip delay : UInt<1>}
    
    io.in.ready <= io.out.ready @[Dedicated_PE_Hw.scala 323:12]
    io.out.valid <= io.in.valid @[Dedicated_PE_Hw.scala 323:12]
    io.out.bits <= io.in.bits @[Dedicated_PE_Hw.scala 323:12]
    
  module alu_hw : 
    input clock : Clock
    input reset : UInt<1>
    output io : {in : {flip bits : UInt<64>, flip valid : UInt<1>, ready : UInt<1>}[2], out : {bits : UInt<64>, valid : UInt<1>, flip ready : UInt<1>}, flip opcode : UInt<3>}
    
    node _T = sub(io.in[0].bits, io.in[1].bits) @[fullinst.scala 37:49]
    node alu_results_0 = tail(_T, 1) @[fullinst.scala 37:49]
    node alu_results_1 = div(io.in[0].bits, io.in[1].bits) @[fullinst.scala 39:49]
    node alu_results_2 = mul(io.in[0].bits, io.in[1].bits) @[fullinst.scala 38:49]
    node alu_results_3 = or(io.in[0].bits, io.in[1].bits) @[fullinst.scala 40:49]
    node alu_results_4 = and(io.in[0].bits, io.in[1].bits) @[fullinst.scala 41:49]
    node _T_1 = eq(io.opcode, UInt<1>("h00")) @[Dedicated_PE_Hw.scala 353:20]
    when _T_1 : @[Dedicated_PE_Hw.scala 353:37]
      io.out.bits <= alu_results_0 @[Dedicated_PE_Hw.scala 354:19]
      skip @[Dedicated_PE_Hw.scala 353:37]
    else : @[Dedicated_PE_Hw.scala 355:16]
      io.out.bits <= UInt<1>("h00") @[Dedicated_PE_Hw.scala 356:19]
      skip @[Dedicated_PE_Hw.scala 355:16]
    node _T_2 = eq(io.opcode, UInt<1>("h01")) @[Dedicated_PE_Hw.scala 353:20]
    when _T_2 : @[Dedicated_PE_Hw.scala 353:37]
      io.out.bits <= alu_results_1 @[Dedicated_PE_Hw.scala 354:19]
      skip @[Dedicated_PE_Hw.scala 353:37]
    else : @[Dedicated_PE_Hw.scala 355:16]
      io.out.bits <= UInt<1>("h00") @[Dedicated_PE_Hw.scala 356:19]
      skip @[Dedicated_PE_Hw.scala 355:16]
    node _T_3 = eq(io.opcode, UInt<2>("h02")) @[Dedicated_PE_Hw.scala 353:20]
    when _T_3 : @[Dedicated_PE_Hw.scala 353:37]
      io.out.bits <= alu_results_2 @[Dedicated_PE_Hw.scala 354:19]
      skip @[Dedicated_PE_Hw.scala 353:37]
    else : @[Dedicated_PE_Hw.scala 355:16]
      io.out.bits <= UInt<1>("h00") @[Dedicated_PE_Hw.scala 356:19]
      skip @[Dedicated_PE_Hw.scala 355:16]
    node _T_4 = eq(io.opcode, UInt<2>("h03")) @[Dedicated_PE_Hw.scala 353:20]
    when _T_4 : @[Dedicated_PE_Hw.scala 353:37]
      io.out.bits <= alu_results_3 @[Dedicated_PE_Hw.scala 354:19]
      skip @[Dedicated_PE_Hw.scala 353:37]
    else : @[Dedicated_PE_Hw.scala 355:16]
      io.out.bits <= UInt<1>("h00") @[Dedicated_PE_Hw.scala 356:19]
      skip @[Dedicated_PE_Hw.scala 355:16]
    node _T_5 = eq(io.opcode, UInt<3>("h04")) @[Dedicated_PE_Hw.scala 353:20]
    when _T_5 : @[Dedicated_PE_Hw.scala 353:37]
      io.out.bits <= alu_results_4 @[Dedicated_PE_Hw.scala 354:19]
      skip @[Dedicated_PE_Hw.scala 353:37]
    else : @[Dedicated_PE_Hw.scala 355:16]
      io.out.bits <= UInt<1>("h00") @[Dedicated_PE_Hw.scala 356:19]
      skip @[Dedicated_PE_Hw.scala 355:16]
    node _T_6 = and(io.in[0].valid, io.in[1].valid) @[Dedicated_PE_Hw.scala 372:50]
    io.out.valid <= _T_6 @[Dedicated_PE_Hw.scala 372:16]
    io.in[0].ready <= io.out.ready @[Dedicated_PE_Hw.scala 374:20]
    io.in[1].ready <= io.out.ready @[Dedicated_PE_Hw.scala 374:20]
    
  module Dedicated_PE_Hw : 
    input clock : Clock
    input reset : UInt<1>
    output io : {flip in : {valid : UInt<1>, bits : UInt<64>, flip ready : UInt<1>, config : UInt<1>}[4], out : {valid : UInt<1>, bits : UInt<64>, flip ready : UInt<1>, config : UInt<1>}[1]}
    
    wire decomposed_input_ports_0 : {flip ready : UInt<1>, valid : UInt<1>, bits : UInt<64>}[4] @[Dedicated_PE_Hw.scala 219:57]
    node _T = bits(io.in[0].bits, 63, 0) @[Dedicated_PE_Hw.scala 226:35]
    decomposed_input_ports_0[0].bits <= _T @[Dedicated_PE_Hw.scala 225:53]
    decomposed_input_ports_0[0].valid <= io.in[0].valid @[Dedicated_PE_Hw.scala 227:54]
    io.in[0].ready <= decomposed_input_ports_0[0].ready @[Dedicated_PE_Hw.scala 230:33]
    node _T_1 = bits(io.in[1].bits, 63, 0) @[Dedicated_PE_Hw.scala 226:35]
    decomposed_input_ports_0[1].bits <= _T_1 @[Dedicated_PE_Hw.scala 225:53]
    decomposed_input_ports_0[1].valid <= io.in[1].valid @[Dedicated_PE_Hw.scala 227:54]
    io.in[1].ready <= decomposed_input_ports_0[1].ready @[Dedicated_PE_Hw.scala 230:33]
    node _T_2 = bits(io.in[2].bits, 63, 0) @[Dedicated_PE_Hw.scala 226:35]
    decomposed_input_ports_0[2].bits <= _T_2 @[Dedicated_PE_Hw.scala 225:53]
    decomposed_input_ports_0[2].valid <= io.in[2].valid @[Dedicated_PE_Hw.scala 227:54]
    io.in[2].ready <= decomposed_input_ports_0[2].ready @[Dedicated_PE_Hw.scala 230:33]
    node _T_3 = bits(io.in[3].bits, 63, 0) @[Dedicated_PE_Hw.scala 226:35]
    decomposed_input_ports_0[3].bits <= _T_3 @[Dedicated_PE_Hw.scala 225:53]
    decomposed_input_ports_0[3].valid <= io.in[3].valid @[Dedicated_PE_Hw.scala 227:54]
    io.in[3].ready <= decomposed_input_ports_0[3].ready @[Dedicated_PE_Hw.scala 230:33]
    wire decomposed_output_ports_0 : {flip ready : UInt<1>, valid : UInt<1>, bits : UInt<64>}[1] @[Dedicated_PE_Hw.scala 219:57]
    wire _T_4 : UInt<1>[1] @[Dedicated_PE_Hw.scala 235:30]
    decomposed_output_ports_0[0].ready <= _T_4[0] @[Dedicated_PE_Hw.scala 237:54]
    wire _T_5 : UInt<64> @[Dedicated_PE_Hw.scala 239:29]
    _T_5 <= decomposed_output_ports_0[0].bits @[Dedicated_PE_Hw.scala 240:19]
    wire _T_6 : UInt<1> @[Dedicated_PE_Hw.scala 241:30]
    _T_6 <= decomposed_output_ports_0[0].valid @[Dedicated_PE_Hw.scala 242:20]
    io.out[0].config <= io.in[0].config @[Dedicated_PE_Hw.scala 247:36]
    when io.in[0].config : @[Dedicated_PE_Hw.scala 248:33]
      _T_4[0] <= UInt<1>("h00") @[Dedicated_PE_Hw.scala 250:34]
      io.out[0].config <= io.in[0].config @[Dedicated_PE_Hw.scala 251:31]
      io.in[0].ready <= io.out[0].ready @[Dedicated_PE_Hw.scala 251:31]
      io.out[0].bits <= io.in[0].bits @[Dedicated_PE_Hw.scala 251:31]
      io.out[0].valid <= io.in[0].valid @[Dedicated_PE_Hw.scala 251:31]
      skip @[Dedicated_PE_Hw.scala 248:33]
    else : @[Dedicated_PE_Hw.scala 252:14]
      _T_4[0] <= io.out[0].ready @[Dedicated_PE_Hw.scala 254:34]
      io.out[0].bits <= _T_5 @[Dedicated_PE_Hw.scala 256:36]
      io.out[0].valid <= _T_6 @[Dedicated_PE_Hw.scala 257:37]
      skip @[Dedicated_PE_Hw.scala 252:14]
    wire config_wire : UInt<9> @[Dedicated_PE_Hw.scala 113:25]
    inst all_delaypipes_hw_0 of delay_pipe_hw @[Dedicated_PE_Hw.scala 116:55]
    all_delaypipes_hw_0.clock <= clock
    all_delaypipes_hw_0.reset <= reset
    inst all_delaypipes_hw_1 of delay_pipe_hw_1 @[Dedicated_PE_Hw.scala 116:55]
    all_delaypipes_hw_1.clock <= clock
    all_delaypipes_hw_1.reset <= reset
    inst all_alus_hw_0 of alu_hw @[Dedicated_PE_Hw.scala 117:43]
    all_alus_hw_0.clock <= clock
    all_alus_hw_0.reset <= reset
    node _T_7 = bits(config_wire, 1, 0) @[Dedicated_PE_Hw.scala 136:30]
    node _T_8 = eq(UInt<2>("h03"), _T_7) @[Mux.scala 69:19]
    node _T_9 = mux(_T_8, decomposed_input_ports_0[3].bits, UInt<1>("h00")) @[Mux.scala 69:16]
    node _T_10 = eq(UInt<2>("h02"), _T_7) @[Mux.scala 69:19]
    node _T_11 = mux(_T_10, decomposed_input_ports_0[2].bits, _T_9) @[Mux.scala 69:16]
    node _T_12 = eq(UInt<1>("h01"), _T_7) @[Mux.scala 69:19]
    node _T_13 = mux(_T_12, decomposed_input_ports_0[1].bits, _T_11) @[Mux.scala 69:16]
    node _T_14 = eq(UInt<1>("h00"), _T_7) @[Mux.scala 69:19]
    node _T_15 = mux(_T_14, decomposed_input_ports_0[0].bits, _T_13) @[Mux.scala 69:16]
    all_delaypipes_hw_0.io.in.bits <= _T_15 @[Dedicated_PE_Hw.scala 135:32]
    node _T_16 = bits(config_wire, 1, 0) @[Dedicated_PE_Hw.scala 138:30]
    node _T_17 = eq(UInt<2>("h03"), _T_16) @[Mux.scala 69:19]
    node _T_18 = mux(_T_17, decomposed_input_ports_0[3].valid, UInt<1>("h00")) @[Mux.scala 69:16]
    node _T_19 = eq(UInt<2>("h02"), _T_16) @[Mux.scala 69:19]
    node _T_20 = mux(_T_19, decomposed_input_ports_0[2].valid, _T_18) @[Mux.scala 69:16]
    node _T_21 = eq(UInt<1>("h01"), _T_16) @[Mux.scala 69:19]
    node _T_22 = mux(_T_21, decomposed_input_ports_0[1].valid, _T_20) @[Mux.scala 69:16]
    node _T_23 = eq(UInt<1>("h00"), _T_16) @[Mux.scala 69:19]
    node _T_24 = mux(_T_23, decomposed_input_ports_0[0].valid, _T_22) @[Mux.scala 69:16]
    all_delaypipes_hw_0.io.in.valid <= _T_24 @[Dedicated_PE_Hw.scala 137:33]
    all_delaypipes_hw_0.io.out.ready <= all_alus_hw_0.io.in[0].ready @[Dedicated_PE_Hw.scala 140:33]
    all_alus_hw_0.io.in[0].valid <= all_delaypipes_hw_0.io.out.valid @[Dedicated_PE_Hw.scala 140:33]
    all_alus_hw_0.io.in[0].bits <= all_delaypipes_hw_0.io.out.bits @[Dedicated_PE_Hw.scala 140:33]
    node _T_25 = bits(config_wire, 4, 4) @[Dedicated_PE_Hw.scala 142:44]
    all_delaypipes_hw_0.io.delay <= _T_25 @[Dedicated_PE_Hw.scala 142:30]
    node _T_26 = bits(config_wire, 3, 2) @[Dedicated_PE_Hw.scala 136:30]
    node _T_27 = eq(UInt<2>("h03"), _T_26) @[Mux.scala 69:19]
    node _T_28 = mux(_T_27, decomposed_input_ports_0[3].bits, UInt<1>("h00")) @[Mux.scala 69:16]
    node _T_29 = eq(UInt<2>("h02"), _T_26) @[Mux.scala 69:19]
    node _T_30 = mux(_T_29, decomposed_input_ports_0[2].bits, _T_28) @[Mux.scala 69:16]
    node _T_31 = eq(UInt<1>("h01"), _T_26) @[Mux.scala 69:19]
    node _T_32 = mux(_T_31, decomposed_input_ports_0[1].bits, _T_30) @[Mux.scala 69:16]
    node _T_33 = eq(UInt<1>("h00"), _T_26) @[Mux.scala 69:19]
    node _T_34 = mux(_T_33, decomposed_input_ports_0[0].bits, _T_32) @[Mux.scala 69:16]
    all_delaypipes_hw_1.io.in.bits <= _T_34 @[Dedicated_PE_Hw.scala 135:32]
    node _T_35 = bits(config_wire, 3, 2) @[Dedicated_PE_Hw.scala 138:30]
    node _T_36 = eq(UInt<2>("h03"), _T_35) @[Mux.scala 69:19]
    node _T_37 = mux(_T_36, decomposed_input_ports_0[3].valid, UInt<1>("h00")) @[Mux.scala 69:16]
    node _T_38 = eq(UInt<2>("h02"), _T_35) @[Mux.scala 69:19]
    node _T_39 = mux(_T_38, decomposed_input_ports_0[2].valid, _T_37) @[Mux.scala 69:16]
    node _T_40 = eq(UInt<1>("h01"), _T_35) @[Mux.scala 69:19]
    node _T_41 = mux(_T_40, decomposed_input_ports_0[1].valid, _T_39) @[Mux.scala 69:16]
    node _T_42 = eq(UInt<1>("h00"), _T_35) @[Mux.scala 69:19]
    node _T_43 = mux(_T_42, decomposed_input_ports_0[0].valid, _T_41) @[Mux.scala 69:16]
    all_delaypipes_hw_1.io.in.valid <= _T_43 @[Dedicated_PE_Hw.scala 137:33]
    all_delaypipes_hw_1.io.out.ready <= all_alus_hw_0.io.in[1].ready @[Dedicated_PE_Hw.scala 140:33]
    all_alus_hw_0.io.in[1].valid <= all_delaypipes_hw_1.io.out.valid @[Dedicated_PE_Hw.scala 140:33]
    all_alus_hw_0.io.in[1].bits <= all_delaypipes_hw_1.io.out.bits @[Dedicated_PE_Hw.scala 140:33]
    node _T_44 = bits(config_wire, 5, 5) @[Dedicated_PE_Hw.scala 142:44]
    all_delaypipes_hw_1.io.delay <= _T_44 @[Dedicated_PE_Hw.scala 142:30]
    decomposed_output_ports_0[0].bits <= all_alus_hw_0.io.out.bits @[Dedicated_PE_Hw.scala 145:91]
    decomposed_output_ports_0[0].valid <= all_alus_hw_0.io.out.valid @[Dedicated_PE_Hw.scala 145:91]
    all_alus_hw_0.io.out.ready <= decomposed_output_ports_0[0].ready @[Dedicated_PE_Hw.scala 145:91]
    node _T_45 = bits(config_wire, 8, 6) @[Dedicated_PE_Hw.scala 156:36]
    all_alus_hw_0.io.opcode <= _T_45 @[Dedicated_PE_Hw.scala 156:22]
    node _T_46 = bits(config_wire, 1, 0) @[Dedicated_PE_Hw.scala 164:22]
    node _T_47 = eq(_T_46, UInt<1>("h00")) @[Dedicated_PE_Hw.scala 164:53]
    node _T_48 = mux(_T_47, all_delaypipes_hw_0.io.in.ready, UInt<1>("h01")) @[Dedicated_PE_Hw.scala 164:10]
    node _T_49 = bits(config_wire, 3, 2) @[Dedicated_PE_Hw.scala 164:22]
    node _T_50 = eq(_T_49, UInt<1>("h00")) @[Dedicated_PE_Hw.scala 164:53]
    node _T_51 = mux(_T_50, all_delaypipes_hw_1.io.in.ready, UInt<1>("h01")) @[Dedicated_PE_Hw.scala 164:10]
    node _T_52 = and(_T_48, _T_51) @[Dedicated_PE_Hw.scala 168:99]
    decomposed_input_ports_0[0].ready <= _T_52 @[Dedicated_PE_Hw.scala 168:73]
    node _T_53 = bits(config_wire, 1, 0) @[Dedicated_PE_Hw.scala 164:22]
    node _T_54 = eq(_T_53, UInt<1>("h01")) @[Dedicated_PE_Hw.scala 164:53]
    node _T_55 = mux(_T_54, all_delaypipes_hw_0.io.in.ready, UInt<1>("h01")) @[Dedicated_PE_Hw.scala 164:10]
    node _T_56 = bits(config_wire, 3, 2) @[Dedicated_PE_Hw.scala 164:22]
    node _T_57 = eq(_T_56, UInt<1>("h01")) @[Dedicated_PE_Hw.scala 164:53]
    node _T_58 = mux(_T_57, all_delaypipes_hw_1.io.in.ready, UInt<1>("h01")) @[Dedicated_PE_Hw.scala 164:10]
    node _T_59 = and(_T_55, _T_58) @[Dedicated_PE_Hw.scala 168:99]
    decomposed_input_ports_0[1].ready <= _T_59 @[Dedicated_PE_Hw.scala 168:73]
    node _T_60 = bits(config_wire, 1, 0) @[Dedicated_PE_Hw.scala 164:22]
    node _T_61 = eq(_T_60, UInt<2>("h02")) @[Dedicated_PE_Hw.scala 164:53]
    node _T_62 = mux(_T_61, all_delaypipes_hw_0.io.in.ready, UInt<1>("h01")) @[Dedicated_PE_Hw.scala 164:10]
    node _T_63 = bits(config_wire, 3, 2) @[Dedicated_PE_Hw.scala 164:22]
    node _T_64 = eq(_T_63, UInt<2>("h02")) @[Dedicated_PE_Hw.scala 164:53]
    node _T_65 = mux(_T_64, all_delaypipes_hw_1.io.in.ready, UInt<1>("h01")) @[Dedicated_PE_Hw.scala 164:10]
    node _T_66 = and(_T_62, _T_65) @[Dedicated_PE_Hw.scala 168:99]
    decomposed_input_ports_0[2].ready <= _T_66 @[Dedicated_PE_Hw.scala 168:73]
    node _T_67 = bits(config_wire, 1, 0) @[Dedicated_PE_Hw.scala 164:22]
    node _T_68 = eq(_T_67, UInt<2>("h03")) @[Dedicated_PE_Hw.scala 164:53]
    node _T_69 = mux(_T_68, all_delaypipes_hw_0.io.in.ready, UInt<1>("h01")) @[Dedicated_PE_Hw.scala 164:10]
    node _T_70 = bits(config_wire, 3, 2) @[Dedicated_PE_Hw.scala 164:22]
    node _T_71 = eq(_T_70, UInt<2>("h03")) @[Dedicated_PE_Hw.scala 164:53]
    node _T_72 = mux(_T_71, all_delaypipes_hw_1.io.in.ready, UInt<1>("h01")) @[Dedicated_PE_Hw.scala 164:10]
    node _T_73 = and(_T_69, _T_72) @[Dedicated_PE_Hw.scala 168:99]
    decomposed_input_ports_0[3].ready <= _T_73 @[Dedicated_PE_Hw.scala 168:73]
    wire _T_74 : UInt<9>[1] @[Dedicated_PE_Hw.scala 192:45]
    _T_74[0] <= UInt<9>("h00") @[Dedicated_PE_Hw.scala 192:45]
    reg config_register_file : UInt<9>[1], clock with : (reset => (reset, _T_74)) @[Dedicated_PE_Hw.scala 192:37]
    node _T_75 = bits(config_register_file[0], 8, 0) @[Dedicated_PE_Hw.scala 193:55]
    config_wire <= _T_75 @[Dedicated_PE_Hw.scala 193:15]
    node config_module_id = bits(io.in[0].bits, 63, 59) @[Dedicated_PE_Hw.scala 200:44]
    node module_id_match = eq(config_module_id, UInt<3>("h06")) @[Dedicated_PE_Hw.scala 201:49]
    node config_idx = bits(io.in[0].bits, 58, 58) @[Dedicated_PE_Hw.scala 202:38]
    node config_data = bits(io.in[0].bits, 8, 0) @[Dedicated_PE_Hw.scala 203:39]
    node _T_76 = and(io.in[0].config, module_id_match) @[Dedicated_PE_Hw.scala 204:22]
    when _T_76 : @[Dedicated_PE_Hw.scala 204:41]
      config_register_file[UInt<1>("h00")] <= config_data @[Dedicated_PE_Hw.scala 205:38]
      skip @[Dedicated_PE_Hw.scala 204:41]
    
  module delay_pipe_hw_2 : 
    input clock : Clock
    input reset : UInt<1>
    output io : {in : {flip bits : UInt<32>, flip valid : UInt<1>, ready : UInt<1>}, out : {bits : UInt<32>, valid : UInt<1>, flip ready : UInt<1>}, flip delay : UInt<4>}
    
    reg _T : UInt<32>[16], clock @[Dedicated_PE_Hw.scala 311:24]
    reg _T_1 : UInt<1>[16], clock @[Dedicated_PE_Hw.scala 312:25]
    reg _T_2 : UInt<4>, clock with : (reset => (reset, UInt<4>("h00"))) @[Dedicated_PE_Hw.scala 313:23]
    reg _T_3 : UInt<4>, clock with : (reset => (reset, UInt<4>("h00"))) @[Dedicated_PE_Hw.scala 314:23]
    io.out.bits <= _T[_T_2] @[Dedicated_PE_Hw.scala 315:17]
    io.out.valid <= _T_1[_T_2] @[Dedicated_PE_Hw.scala 316:18]
    _T[_T_3] <= io.in.bits @[Dedicated_PE_Hw.scala 317:21]
    _T_1[_T_3] <= io.in.valid @[Dedicated_PE_Hw.scala 318:22]
    io.in.ready <= io.out.ready @[Dedicated_PE_Hw.scala 319:17]
    node _T_4 = add(_T_2, UInt<1>("h01")) @[Dedicated_PE_Hw.scala 320:18]
    node _T_5 = tail(_T_4, 1) @[Dedicated_PE_Hw.scala 320:18]
    _T_2 <= _T_5 @[Dedicated_PE_Hw.scala 320:10]
    node _T_6 = add(_T_2, io.delay) @[Dedicated_PE_Hw.scala 321:18]
    node _T_7 = tail(_T_6, 1) @[Dedicated_PE_Hw.scala 321:18]
    _T_3 <= _T_7 @[Dedicated_PE_Hw.scala 321:10]
    
  module delay_pipe_hw_3 : 
    input clock : Clock
    input reset : UInt<1>
    output io : {in : {flip bits : UInt<32>, flip valid : UInt<1>, ready : UInt<1>}, out : {bits : UInt<32>, valid : UInt<1>, flip ready : UInt<1>}, flip delay : UInt<4>}
    
    reg _T : UInt<32>[16], clock @[Dedicated_PE_Hw.scala 311:24]
    reg _T_1 : UInt<1>[16], clock @[Dedicated_PE_Hw.scala 312:25]
    reg _T_2 : UInt<4>, clock with : (reset => (reset, UInt<4>("h00"))) @[Dedicated_PE_Hw.scala 313:23]
    reg _T_3 : UInt<4>, clock with : (reset => (reset, UInt<4>("h00"))) @[Dedicated_PE_Hw.scala 314:23]
    io.out.bits <= _T[_T_2] @[Dedicated_PE_Hw.scala 315:17]
    io.out.valid <= _T_1[_T_2] @[Dedicated_PE_Hw.scala 316:18]
    _T[_T_3] <= io.in.bits @[Dedicated_PE_Hw.scala 317:21]
    _T_1[_T_3] <= io.in.valid @[Dedicated_PE_Hw.scala 318:22]
    io.in.ready <= io.out.ready @[Dedicated_PE_Hw.scala 319:17]
    node _T_4 = add(_T_2, UInt<1>("h01")) @[Dedicated_PE_Hw.scala 320:18]
    node _T_5 = tail(_T_4, 1) @[Dedicated_PE_Hw.scala 320:18]
    _T_2 <= _T_5 @[Dedicated_PE_Hw.scala 320:10]
    node _T_6 = add(_T_2, io.delay) @[Dedicated_PE_Hw.scala 321:18]
    node _T_7 = tail(_T_6, 1) @[Dedicated_PE_Hw.scala 321:18]
    _T_3 <= _T_7 @[Dedicated_PE_Hw.scala 321:10]
    
  module delay_pipe_hw_4 : 
    input clock : Clock
    input reset : UInt<1>
    output io : {in : {flip bits : UInt<32>, flip valid : UInt<1>, ready : UInt<1>}, out : {bits : UInt<32>, valid : UInt<1>, flip ready : UInt<1>}, flip delay : UInt<4>}
    
    reg _T : UInt<32>[16], clock @[Dedicated_PE_Hw.scala 311:24]
    reg _T_1 : UInt<1>[16], clock @[Dedicated_PE_Hw.scala 312:25]
    reg _T_2 : UInt<4>, clock with : (reset => (reset, UInt<4>("h00"))) @[Dedicated_PE_Hw.scala 313:23]
    reg _T_3 : UInt<4>, clock with : (reset => (reset, UInt<4>("h00"))) @[Dedicated_PE_Hw.scala 314:23]
    io.out.bits <= _T[_T_2] @[Dedicated_PE_Hw.scala 315:17]
    io.out.valid <= _T_1[_T_2] @[Dedicated_PE_Hw.scala 316:18]
    _T[_T_3] <= io.in.bits @[Dedicated_PE_Hw.scala 317:21]
    _T_1[_T_3] <= io.in.valid @[Dedicated_PE_Hw.scala 318:22]
    io.in.ready <= io.out.ready @[Dedicated_PE_Hw.scala 319:17]
    node _T_4 = add(_T_2, UInt<1>("h01")) @[Dedicated_PE_Hw.scala 320:18]
    node _T_5 = tail(_T_4, 1) @[Dedicated_PE_Hw.scala 320:18]
    _T_2 <= _T_5 @[Dedicated_PE_Hw.scala 320:10]
    node _T_6 = add(_T_2, io.delay) @[Dedicated_PE_Hw.scala 321:18]
    node _T_7 = tail(_T_6, 1) @[Dedicated_PE_Hw.scala 321:18]
    _T_3 <= _T_7 @[Dedicated_PE_Hw.scala 321:10]
    
  module delay_pipe_hw_5 : 
    input clock : Clock
    input reset : UInt<1>
    output io : {in : {flip bits : UInt<32>, flip valid : UInt<1>, ready : UInt<1>}, out : {bits : UInt<32>, valid : UInt<1>, flip ready : UInt<1>}, flip delay : UInt<4>}
    
    reg _T : UInt<32>[16], clock @[Dedicated_PE_Hw.scala 311:24]
    reg _T_1 : UInt<1>[16], clock @[Dedicated_PE_Hw.scala 312:25]
    reg _T_2 : UInt<4>, clock with : (reset => (reset, UInt<4>("h00"))) @[Dedicated_PE_Hw.scala 313:23]
    reg _T_3 : UInt<4>, clock with : (reset => (reset, UInt<4>("h00"))) @[Dedicated_PE_Hw.scala 314:23]
    io.out.bits <= _T[_T_2] @[Dedicated_PE_Hw.scala 315:17]
    io.out.valid <= _T_1[_T_2] @[Dedicated_PE_Hw.scala 316:18]
    _T[_T_3] <= io.in.bits @[Dedicated_PE_Hw.scala 317:21]
    _T_1[_T_3] <= io.in.valid @[Dedicated_PE_Hw.scala 318:22]
    io.in.ready <= io.out.ready @[Dedicated_PE_Hw.scala 319:17]
    node _T_4 = add(_T_2, UInt<1>("h01")) @[Dedicated_PE_Hw.scala 320:18]
    node _T_5 = tail(_T_4, 1) @[Dedicated_PE_Hw.scala 320:18]
    _T_2 <= _T_5 @[Dedicated_PE_Hw.scala 320:10]
    node _T_6 = add(_T_2, io.delay) @[Dedicated_PE_Hw.scala 321:18]
    node _T_7 = tail(_T_6, 1) @[Dedicated_PE_Hw.scala 321:18]
    _T_3 <= _T_7 @[Dedicated_PE_Hw.scala 321:10]
    
  module alu_hw_1 : 
    input clock : Clock
    input reset : UInt<1>
    output io : {in : {flip bits : UInt<32>, flip valid : UInt<1>, ready : UInt<1>}[2], out : {bits : UInt<32>, valid : UInt<1>, flip ready : UInt<1>}, flip opcode : UInt<3>}
    
    node _T = sub(io.in[0].bits, io.in[1].bits) @[fullinst.scala 37:49]
    node alu_results_0 = tail(_T, 1) @[fullinst.scala 37:49]
    node alu_results_1 = div(io.in[0].bits, io.in[1].bits) @[fullinst.scala 39:49]
    node alu_results_2 = mul(io.in[0].bits, io.in[1].bits) @[fullinst.scala 38:49]
    node alu_results_3 = or(io.in[0].bits, io.in[1].bits) @[fullinst.scala 40:49]
    node alu_results_4 = and(io.in[0].bits, io.in[1].bits) @[fullinst.scala 41:49]
    node _T_1 = eq(io.opcode, UInt<1>("h00")) @[Dedicated_PE_Hw.scala 353:20]
    when _T_1 : @[Dedicated_PE_Hw.scala 353:37]
      io.out.bits <= alu_results_0 @[Dedicated_PE_Hw.scala 354:19]
      skip @[Dedicated_PE_Hw.scala 353:37]
    else : @[Dedicated_PE_Hw.scala 355:16]
      io.out.bits <= UInt<1>("h00") @[Dedicated_PE_Hw.scala 356:19]
      skip @[Dedicated_PE_Hw.scala 355:16]
    node _T_2 = eq(io.opcode, UInt<1>("h01")) @[Dedicated_PE_Hw.scala 353:20]
    when _T_2 : @[Dedicated_PE_Hw.scala 353:37]
      io.out.bits <= alu_results_1 @[Dedicated_PE_Hw.scala 354:19]
      skip @[Dedicated_PE_Hw.scala 353:37]
    else : @[Dedicated_PE_Hw.scala 355:16]
      io.out.bits <= UInt<1>("h00") @[Dedicated_PE_Hw.scala 356:19]
      skip @[Dedicated_PE_Hw.scala 355:16]
    node _T_3 = eq(io.opcode, UInt<2>("h02")) @[Dedicated_PE_Hw.scala 353:20]
    when _T_3 : @[Dedicated_PE_Hw.scala 353:37]
      io.out.bits <= alu_results_2 @[Dedicated_PE_Hw.scala 354:19]
      skip @[Dedicated_PE_Hw.scala 353:37]
    else : @[Dedicated_PE_Hw.scala 355:16]
      io.out.bits <= UInt<1>("h00") @[Dedicated_PE_Hw.scala 356:19]
      skip @[Dedicated_PE_Hw.scala 355:16]
    node _T_4 = eq(io.opcode, UInt<2>("h03")) @[Dedicated_PE_Hw.scala 353:20]
    when _T_4 : @[Dedicated_PE_Hw.scala 353:37]
      io.out.bits <= alu_results_3 @[Dedicated_PE_Hw.scala 354:19]
      skip @[Dedicated_PE_Hw.scala 353:37]
    else : @[Dedicated_PE_Hw.scala 355:16]
      io.out.bits <= UInt<1>("h00") @[Dedicated_PE_Hw.scala 356:19]
      skip @[Dedicated_PE_Hw.scala 355:16]
    node _T_5 = eq(io.opcode, UInt<3>("h04")) @[Dedicated_PE_Hw.scala 353:20]
    when _T_5 : @[Dedicated_PE_Hw.scala 353:37]
      io.out.bits <= alu_results_4 @[Dedicated_PE_Hw.scala 354:19]
      skip @[Dedicated_PE_Hw.scala 353:37]
    else : @[Dedicated_PE_Hw.scala 355:16]
      io.out.bits <= UInt<1>("h00") @[Dedicated_PE_Hw.scala 356:19]
      skip @[Dedicated_PE_Hw.scala 355:16]
    node _T_6 = and(io.in[0].valid, io.in[1].valid) @[Dedicated_PE_Hw.scala 372:50]
    io.out.valid <= _T_6 @[Dedicated_PE_Hw.scala 372:16]
    io.in[0].ready <= io.out.ready @[Dedicated_PE_Hw.scala 374:20]
    io.in[1].ready <= io.out.ready @[Dedicated_PE_Hw.scala 374:20]
    
  module alu_hw_2 : 
    input clock : Clock
    input reset : UInt<1>
    output io : {in : {flip bits : UInt<32>, flip valid : UInt<1>, ready : UInt<1>}[2], out : {bits : UInt<32>, valid : UInt<1>, flip ready : UInt<1>}, flip opcode : UInt<3>}
    
    node _T = sub(io.in[0].bits, io.in[1].bits) @[fullinst.scala 37:49]
    node alu_results_0 = tail(_T, 1) @[fullinst.scala 37:49]
    node alu_results_1 = div(io.in[0].bits, io.in[1].bits) @[fullinst.scala 39:49]
    node alu_results_2 = mul(io.in[0].bits, io.in[1].bits) @[fullinst.scala 38:49]
    node alu_results_3 = or(io.in[0].bits, io.in[1].bits) @[fullinst.scala 40:49]
    node alu_results_4 = and(io.in[0].bits, io.in[1].bits) @[fullinst.scala 41:49]
    node _T_1 = eq(io.opcode, UInt<1>("h00")) @[Dedicated_PE_Hw.scala 353:20]
    when _T_1 : @[Dedicated_PE_Hw.scala 353:37]
      io.out.bits <= alu_results_0 @[Dedicated_PE_Hw.scala 354:19]
      skip @[Dedicated_PE_Hw.scala 353:37]
    else : @[Dedicated_PE_Hw.scala 355:16]
      io.out.bits <= UInt<1>("h00") @[Dedicated_PE_Hw.scala 356:19]
      skip @[Dedicated_PE_Hw.scala 355:16]
    node _T_2 = eq(io.opcode, UInt<1>("h01")) @[Dedicated_PE_Hw.scala 353:20]
    when _T_2 : @[Dedicated_PE_Hw.scala 353:37]
      io.out.bits <= alu_results_1 @[Dedicated_PE_Hw.scala 354:19]
      skip @[Dedicated_PE_Hw.scala 353:37]
    else : @[Dedicated_PE_Hw.scala 355:16]
      io.out.bits <= UInt<1>("h00") @[Dedicated_PE_Hw.scala 356:19]
      skip @[Dedicated_PE_Hw.scala 355:16]
    node _T_3 = eq(io.opcode, UInt<2>("h02")) @[Dedicated_PE_Hw.scala 353:20]
    when _T_3 : @[Dedicated_PE_Hw.scala 353:37]
      io.out.bits <= alu_results_2 @[Dedicated_PE_Hw.scala 354:19]
      skip @[Dedicated_PE_Hw.scala 353:37]
    else : @[Dedicated_PE_Hw.scala 355:16]
      io.out.bits <= UInt<1>("h00") @[Dedicated_PE_Hw.scala 356:19]
      skip @[Dedicated_PE_Hw.scala 355:16]
    node _T_4 = eq(io.opcode, UInt<2>("h03")) @[Dedicated_PE_Hw.scala 353:20]
    when _T_4 : @[Dedicated_PE_Hw.scala 353:37]
      io.out.bits <= alu_results_3 @[Dedicated_PE_Hw.scala 354:19]
      skip @[Dedicated_PE_Hw.scala 353:37]
    else : @[Dedicated_PE_Hw.scala 355:16]
      io.out.bits <= UInt<1>("h00") @[Dedicated_PE_Hw.scala 356:19]
      skip @[Dedicated_PE_Hw.scala 355:16]
    node _T_5 = eq(io.opcode, UInt<3>("h04")) @[Dedicated_PE_Hw.scala 353:20]
    when _T_5 : @[Dedicated_PE_Hw.scala 353:37]
      io.out.bits <= alu_results_4 @[Dedicated_PE_Hw.scala 354:19]
      skip @[Dedicated_PE_Hw.scala 353:37]
    else : @[Dedicated_PE_Hw.scala 355:16]
      io.out.bits <= UInt<1>("h00") @[Dedicated_PE_Hw.scala 356:19]
      skip @[Dedicated_PE_Hw.scala 355:16]
    node _T_6 = and(io.in[0].valid, io.in[1].valid) @[Dedicated_PE_Hw.scala 372:50]
    io.out.valid <= _T_6 @[Dedicated_PE_Hw.scala 372:16]
    io.in[0].ready <= io.out.ready @[Dedicated_PE_Hw.scala 374:20]
    io.in[1].ready <= io.out.ready @[Dedicated_PE_Hw.scala 374:20]
    
  module Dedicated_PE_Hw_1 : 
    input clock : Clock
    input reset : UInt<1>
    output io : {flip in : {valid : UInt<1>, bits : UInt<64>, flip ready : UInt<1>, config : UInt<1>}[4], out : {valid : UInt<1>, bits : UInt<64>, flip ready : UInt<1>, config : UInt<1>}[1]}
    
    wire decomposed_input_ports_0 : {flip ready : UInt<1>, valid : UInt<1>, bits : UInt<32>}[4] @[Dedicated_PE_Hw.scala 219:57]
    wire decomposed_input_ports_1 : {flip ready : UInt<1>, valid : UInt<1>, bits : UInt<32>}[4] @[Dedicated_PE_Hw.scala 219:57]
    node _T = bits(io.in[0].bits, 31, 0) @[Dedicated_PE_Hw.scala 226:35]
    decomposed_input_ports_0[0].bits <= _T @[Dedicated_PE_Hw.scala 225:53]
    decomposed_input_ports_0[0].valid <= io.in[0].valid @[Dedicated_PE_Hw.scala 227:54]
    node _T_1 = bits(io.in[0].bits, 63, 32) @[Dedicated_PE_Hw.scala 226:35]
    decomposed_input_ports_1[0].bits <= _T_1 @[Dedicated_PE_Hw.scala 225:53]
    decomposed_input_ports_1[0].valid <= io.in[0].valid @[Dedicated_PE_Hw.scala 227:54]
    node _T_2 = and(decomposed_input_ports_0[0].ready, decomposed_input_ports_1[0].ready) @[Dedicated_PE_Hw.scala 230:90]
    io.in[0].ready <= _T_2 @[Dedicated_PE_Hw.scala 230:33]
    node _T_3 = bits(io.in[1].bits, 31, 0) @[Dedicated_PE_Hw.scala 226:35]
    decomposed_input_ports_0[1].bits <= _T_3 @[Dedicated_PE_Hw.scala 225:53]
    decomposed_input_ports_0[1].valid <= io.in[1].valid @[Dedicated_PE_Hw.scala 227:54]
    node _T_4 = bits(io.in[1].bits, 63, 32) @[Dedicated_PE_Hw.scala 226:35]
    decomposed_input_ports_1[1].bits <= _T_4 @[Dedicated_PE_Hw.scala 225:53]
    decomposed_input_ports_1[1].valid <= io.in[1].valid @[Dedicated_PE_Hw.scala 227:54]
    node _T_5 = and(decomposed_input_ports_0[1].ready, decomposed_input_ports_1[1].ready) @[Dedicated_PE_Hw.scala 230:90]
    io.in[1].ready <= _T_5 @[Dedicated_PE_Hw.scala 230:33]
    node _T_6 = bits(io.in[2].bits, 31, 0) @[Dedicated_PE_Hw.scala 226:35]
    decomposed_input_ports_0[2].bits <= _T_6 @[Dedicated_PE_Hw.scala 225:53]
    decomposed_input_ports_0[2].valid <= io.in[2].valid @[Dedicated_PE_Hw.scala 227:54]
    node _T_7 = bits(io.in[2].bits, 63, 32) @[Dedicated_PE_Hw.scala 226:35]
    decomposed_input_ports_1[2].bits <= _T_7 @[Dedicated_PE_Hw.scala 225:53]
    decomposed_input_ports_1[2].valid <= io.in[2].valid @[Dedicated_PE_Hw.scala 227:54]
    node _T_8 = and(decomposed_input_ports_0[2].ready, decomposed_input_ports_1[2].ready) @[Dedicated_PE_Hw.scala 230:90]
    io.in[2].ready <= _T_8 @[Dedicated_PE_Hw.scala 230:33]
    node _T_9 = bits(io.in[3].bits, 31, 0) @[Dedicated_PE_Hw.scala 226:35]
    decomposed_input_ports_0[3].bits <= _T_9 @[Dedicated_PE_Hw.scala 225:53]
    decomposed_input_ports_0[3].valid <= io.in[3].valid @[Dedicated_PE_Hw.scala 227:54]
    node _T_10 = bits(io.in[3].bits, 63, 32) @[Dedicated_PE_Hw.scala 226:35]
    decomposed_input_ports_1[3].bits <= _T_10 @[Dedicated_PE_Hw.scala 225:53]
    decomposed_input_ports_1[3].valid <= io.in[3].valid @[Dedicated_PE_Hw.scala 227:54]
    node _T_11 = and(decomposed_input_ports_0[3].ready, decomposed_input_ports_1[3].ready) @[Dedicated_PE_Hw.scala 230:90]
    io.in[3].ready <= _T_11 @[Dedicated_PE_Hw.scala 230:33]
    wire decomposed_output_ports_0 : {flip ready : UInt<1>, valid : UInt<1>, bits : UInt<32>}[1] @[Dedicated_PE_Hw.scala 219:57]
    wire decomposed_output_ports_1 : {flip ready : UInt<1>, valid : UInt<1>, bits : UInt<32>}[1] @[Dedicated_PE_Hw.scala 219:57]
    wire _T_12 : UInt<1>[2] @[Dedicated_PE_Hw.scala 235:30]
    decomposed_output_ports_0[0].ready <= _T_12[0] @[Dedicated_PE_Hw.scala 237:54]
    decomposed_output_ports_1[0].ready <= _T_12[1] @[Dedicated_PE_Hw.scala 237:54]
    wire _T_13 : UInt<64> @[Dedicated_PE_Hw.scala 239:29]
    node _T_14 = cat(decomposed_output_ports_0[0].bits, decomposed_output_ports_1[0].bits) @[Cat.scala 30:58]
    _T_13 <= _T_14 @[Dedicated_PE_Hw.scala 240:19]
    wire _T_15 : UInt<1> @[Dedicated_PE_Hw.scala 241:30]
    node _T_16 = and(decomposed_output_ports_0[0].valid, decomposed_output_ports_1[0].valid) @[Dedicated_PE_Hw.scala 242:77]
    _T_15 <= _T_16 @[Dedicated_PE_Hw.scala 242:20]
    io.out[0].config <= io.in[1].config @[Dedicated_PE_Hw.scala 247:36]
    when io.in[1].config : @[Dedicated_PE_Hw.scala 248:33]
      _T_12[0] <= UInt<1>("h00") @[Dedicated_PE_Hw.scala 250:34]
      _T_12[1] <= UInt<1>("h00") @[Dedicated_PE_Hw.scala 250:34]
      io.out[0].config <= io.in[1].config @[Dedicated_PE_Hw.scala 251:31]
      io.in[1].ready <= io.out[0].ready @[Dedicated_PE_Hw.scala 251:31]
      io.out[0].bits <= io.in[1].bits @[Dedicated_PE_Hw.scala 251:31]
      io.out[0].valid <= io.in[1].valid @[Dedicated_PE_Hw.scala 251:31]
      skip @[Dedicated_PE_Hw.scala 248:33]
    else : @[Dedicated_PE_Hw.scala 252:14]
      _T_12[0] <= io.out[0].ready @[Dedicated_PE_Hw.scala 254:34]
      _T_12[1] <= io.out[0].ready @[Dedicated_PE_Hw.scala 254:34]
      io.out[0].bits <= _T_13 @[Dedicated_PE_Hw.scala 256:36]
      io.out[0].valid <= _T_15 @[Dedicated_PE_Hw.scala 257:37]
      skip @[Dedicated_PE_Hw.scala 252:14]
    wire config_wire : UInt<30> @[Dedicated_PE_Hw.scala 113:25]
    inst all_delaypipes_hw_0 of delay_pipe_hw_2 @[Dedicated_PE_Hw.scala 116:55]
    all_delaypipes_hw_0.clock <= clock
    all_delaypipes_hw_0.reset <= reset
    inst all_delaypipes_hw_1 of delay_pipe_hw_3 @[Dedicated_PE_Hw.scala 116:55]
    all_delaypipes_hw_1.clock <= clock
    all_delaypipes_hw_1.reset <= reset
    inst all_delaypipes_hw_2 of delay_pipe_hw_4 @[Dedicated_PE_Hw.scala 116:55]
    all_delaypipes_hw_2.clock <= clock
    all_delaypipes_hw_2.reset <= reset
    inst all_delaypipes_hw_3 of delay_pipe_hw_5 @[Dedicated_PE_Hw.scala 116:55]
    all_delaypipes_hw_3.clock <= clock
    all_delaypipes_hw_3.reset <= reset
    inst all_alus_hw_0 of alu_hw_1 @[Dedicated_PE_Hw.scala 117:43]
    all_alus_hw_0.clock <= clock
    all_alus_hw_0.reset <= reset
    inst all_alus_hw_1 of alu_hw_2 @[Dedicated_PE_Hw.scala 117:43]
    all_alus_hw_1.clock <= clock
    all_alus_hw_1.reset <= reset
    node _T_17 = bits(config_wire, 1, 0) @[Dedicated_PE_Hw.scala 136:30]
    node _T_18 = eq(UInt<2>("h03"), _T_17) @[Mux.scala 69:19]
    node _T_19 = mux(_T_18, decomposed_input_ports_0[3].bits, UInt<1>("h00")) @[Mux.scala 69:16]
    node _T_20 = eq(UInt<2>("h02"), _T_17) @[Mux.scala 69:19]
    node _T_21 = mux(_T_20, decomposed_input_ports_0[2].bits, _T_19) @[Mux.scala 69:16]
    node _T_22 = eq(UInt<1>("h01"), _T_17) @[Mux.scala 69:19]
    node _T_23 = mux(_T_22, decomposed_input_ports_0[1].bits, _T_21) @[Mux.scala 69:16]
    node _T_24 = eq(UInt<1>("h00"), _T_17) @[Mux.scala 69:19]
    node _T_25 = mux(_T_24, decomposed_input_ports_0[0].bits, _T_23) @[Mux.scala 69:16]
    all_delaypipes_hw_0.io.in.bits <= _T_25 @[Dedicated_PE_Hw.scala 135:32]
    node _T_26 = bits(config_wire, 1, 0) @[Dedicated_PE_Hw.scala 138:30]
    node _T_27 = eq(UInt<2>("h03"), _T_26) @[Mux.scala 69:19]
    node _T_28 = mux(_T_27, decomposed_input_ports_0[3].valid, UInt<1>("h00")) @[Mux.scala 69:16]
    node _T_29 = eq(UInt<2>("h02"), _T_26) @[Mux.scala 69:19]
    node _T_30 = mux(_T_29, decomposed_input_ports_0[2].valid, _T_28) @[Mux.scala 69:16]
    node _T_31 = eq(UInt<1>("h01"), _T_26) @[Mux.scala 69:19]
    node _T_32 = mux(_T_31, decomposed_input_ports_0[1].valid, _T_30) @[Mux.scala 69:16]
    node _T_33 = eq(UInt<1>("h00"), _T_26) @[Mux.scala 69:19]
    node _T_34 = mux(_T_33, decomposed_input_ports_0[0].valid, _T_32) @[Mux.scala 69:16]
    all_delaypipes_hw_0.io.in.valid <= _T_34 @[Dedicated_PE_Hw.scala 137:33]
    all_delaypipes_hw_0.io.out.ready <= all_alus_hw_0.io.in[0].ready @[Dedicated_PE_Hw.scala 140:33]
    all_alus_hw_0.io.in[0].valid <= all_delaypipes_hw_0.io.out.valid @[Dedicated_PE_Hw.scala 140:33]
    all_alus_hw_0.io.in[0].bits <= all_delaypipes_hw_0.io.out.bits @[Dedicated_PE_Hw.scala 140:33]
    node _T_35 = bits(config_wire, 11, 8) @[Dedicated_PE_Hw.scala 142:44]
    all_delaypipes_hw_0.io.delay <= _T_35 @[Dedicated_PE_Hw.scala 142:30]
    node _T_36 = bits(config_wire, 3, 2) @[Dedicated_PE_Hw.scala 136:30]
    node _T_37 = eq(UInt<2>("h03"), _T_36) @[Mux.scala 69:19]
    node _T_38 = mux(_T_37, decomposed_input_ports_0[3].bits, UInt<1>("h00")) @[Mux.scala 69:16]
    node _T_39 = eq(UInt<2>("h02"), _T_36) @[Mux.scala 69:19]
    node _T_40 = mux(_T_39, decomposed_input_ports_0[2].bits, _T_38) @[Mux.scala 69:16]
    node _T_41 = eq(UInt<1>("h01"), _T_36) @[Mux.scala 69:19]
    node _T_42 = mux(_T_41, decomposed_input_ports_0[1].bits, _T_40) @[Mux.scala 69:16]
    node _T_43 = eq(UInt<1>("h00"), _T_36) @[Mux.scala 69:19]
    node _T_44 = mux(_T_43, decomposed_input_ports_0[0].bits, _T_42) @[Mux.scala 69:16]
    all_delaypipes_hw_1.io.in.bits <= _T_44 @[Dedicated_PE_Hw.scala 135:32]
    node _T_45 = bits(config_wire, 3, 2) @[Dedicated_PE_Hw.scala 138:30]
    node _T_46 = eq(UInt<2>("h03"), _T_45) @[Mux.scala 69:19]
    node _T_47 = mux(_T_46, decomposed_input_ports_0[3].valid, UInt<1>("h00")) @[Mux.scala 69:16]
    node _T_48 = eq(UInt<2>("h02"), _T_45) @[Mux.scala 69:19]
    node _T_49 = mux(_T_48, decomposed_input_ports_0[2].valid, _T_47) @[Mux.scala 69:16]
    node _T_50 = eq(UInt<1>("h01"), _T_45) @[Mux.scala 69:19]
    node _T_51 = mux(_T_50, decomposed_input_ports_0[1].valid, _T_49) @[Mux.scala 69:16]
    node _T_52 = eq(UInt<1>("h00"), _T_45) @[Mux.scala 69:19]
    node _T_53 = mux(_T_52, decomposed_input_ports_0[0].valid, _T_51) @[Mux.scala 69:16]
    all_delaypipes_hw_1.io.in.valid <= _T_53 @[Dedicated_PE_Hw.scala 137:33]
    all_delaypipes_hw_1.io.out.ready <= all_alus_hw_0.io.in[1].ready @[Dedicated_PE_Hw.scala 140:33]
    all_alus_hw_0.io.in[1].valid <= all_delaypipes_hw_1.io.out.valid @[Dedicated_PE_Hw.scala 140:33]
    all_alus_hw_0.io.in[1].bits <= all_delaypipes_hw_1.io.out.bits @[Dedicated_PE_Hw.scala 140:33]
    node _T_54 = bits(config_wire, 15, 12) @[Dedicated_PE_Hw.scala 142:44]
    all_delaypipes_hw_1.io.delay <= _T_54 @[Dedicated_PE_Hw.scala 142:30]
    decomposed_output_ports_0[0].bits <= all_alus_hw_0.io.out.bits @[Dedicated_PE_Hw.scala 145:91]
    decomposed_output_ports_0[0].valid <= all_alus_hw_0.io.out.valid @[Dedicated_PE_Hw.scala 145:91]
    all_alus_hw_0.io.out.ready <= decomposed_output_ports_0[0].ready @[Dedicated_PE_Hw.scala 145:91]
    node _T_55 = bits(config_wire, 26, 24) @[Dedicated_PE_Hw.scala 156:36]
    all_alus_hw_0.io.opcode <= _T_55 @[Dedicated_PE_Hw.scala 156:22]
    node _T_56 = bits(config_wire, 5, 4) @[Dedicated_PE_Hw.scala 136:30]
    node _T_57 = eq(UInt<2>("h03"), _T_56) @[Mux.scala 69:19]
    node _T_58 = mux(_T_57, decomposed_input_ports_1[3].bits, UInt<1>("h00")) @[Mux.scala 69:16]
    node _T_59 = eq(UInt<2>("h02"), _T_56) @[Mux.scala 69:19]
    node _T_60 = mux(_T_59, decomposed_input_ports_1[2].bits, _T_58) @[Mux.scala 69:16]
    node _T_61 = eq(UInt<1>("h01"), _T_56) @[Mux.scala 69:19]
    node _T_62 = mux(_T_61, decomposed_input_ports_1[1].bits, _T_60) @[Mux.scala 69:16]
    node _T_63 = eq(UInt<1>("h00"), _T_56) @[Mux.scala 69:19]
    node _T_64 = mux(_T_63, decomposed_input_ports_1[0].bits, _T_62) @[Mux.scala 69:16]
    all_delaypipes_hw_2.io.in.bits <= _T_64 @[Dedicated_PE_Hw.scala 135:32]
    node _T_65 = bits(config_wire, 5, 4) @[Dedicated_PE_Hw.scala 138:30]
    node _T_66 = eq(UInt<2>("h03"), _T_65) @[Mux.scala 69:19]
    node _T_67 = mux(_T_66, decomposed_input_ports_1[3].valid, UInt<1>("h00")) @[Mux.scala 69:16]
    node _T_68 = eq(UInt<2>("h02"), _T_65) @[Mux.scala 69:19]
    node _T_69 = mux(_T_68, decomposed_input_ports_1[2].valid, _T_67) @[Mux.scala 69:16]
    node _T_70 = eq(UInt<1>("h01"), _T_65) @[Mux.scala 69:19]
    node _T_71 = mux(_T_70, decomposed_input_ports_1[1].valid, _T_69) @[Mux.scala 69:16]
    node _T_72 = eq(UInt<1>("h00"), _T_65) @[Mux.scala 69:19]
    node _T_73 = mux(_T_72, decomposed_input_ports_1[0].valid, _T_71) @[Mux.scala 69:16]
    all_delaypipes_hw_2.io.in.valid <= _T_73 @[Dedicated_PE_Hw.scala 137:33]
    all_delaypipes_hw_2.io.out.ready <= all_alus_hw_1.io.in[0].ready @[Dedicated_PE_Hw.scala 140:33]
    all_alus_hw_1.io.in[0].valid <= all_delaypipes_hw_2.io.out.valid @[Dedicated_PE_Hw.scala 140:33]
    all_alus_hw_1.io.in[0].bits <= all_delaypipes_hw_2.io.out.bits @[Dedicated_PE_Hw.scala 140:33]
    node _T_74 = bits(config_wire, 19, 16) @[Dedicated_PE_Hw.scala 142:44]
    all_delaypipes_hw_2.io.delay <= _T_74 @[Dedicated_PE_Hw.scala 142:30]
    node _T_75 = bits(config_wire, 7, 6) @[Dedicated_PE_Hw.scala 136:30]
    node _T_76 = eq(UInt<2>("h03"), _T_75) @[Mux.scala 69:19]
    node _T_77 = mux(_T_76, decomposed_input_ports_1[3].bits, UInt<1>("h00")) @[Mux.scala 69:16]
    node _T_78 = eq(UInt<2>("h02"), _T_75) @[Mux.scala 69:19]
    node _T_79 = mux(_T_78, decomposed_input_ports_1[2].bits, _T_77) @[Mux.scala 69:16]
    node _T_80 = eq(UInt<1>("h01"), _T_75) @[Mux.scala 69:19]
    node _T_81 = mux(_T_80, decomposed_input_ports_1[1].bits, _T_79) @[Mux.scala 69:16]
    node _T_82 = eq(UInt<1>("h00"), _T_75) @[Mux.scala 69:19]
    node _T_83 = mux(_T_82, decomposed_input_ports_1[0].bits, _T_81) @[Mux.scala 69:16]
    all_delaypipes_hw_3.io.in.bits <= _T_83 @[Dedicated_PE_Hw.scala 135:32]
    node _T_84 = bits(config_wire, 7, 6) @[Dedicated_PE_Hw.scala 138:30]
    node _T_85 = eq(UInt<2>("h03"), _T_84) @[Mux.scala 69:19]
    node _T_86 = mux(_T_85, decomposed_input_ports_1[3].valid, UInt<1>("h00")) @[Mux.scala 69:16]
    node _T_87 = eq(UInt<2>("h02"), _T_84) @[Mux.scala 69:19]
    node _T_88 = mux(_T_87, decomposed_input_ports_1[2].valid, _T_86) @[Mux.scala 69:16]
    node _T_89 = eq(UInt<1>("h01"), _T_84) @[Mux.scala 69:19]
    node _T_90 = mux(_T_89, decomposed_input_ports_1[1].valid, _T_88) @[Mux.scala 69:16]
    node _T_91 = eq(UInt<1>("h00"), _T_84) @[Mux.scala 69:19]
    node _T_92 = mux(_T_91, decomposed_input_ports_1[0].valid, _T_90) @[Mux.scala 69:16]
    all_delaypipes_hw_3.io.in.valid <= _T_92 @[Dedicated_PE_Hw.scala 137:33]
    all_delaypipes_hw_3.io.out.ready <= all_alus_hw_1.io.in[1].ready @[Dedicated_PE_Hw.scala 140:33]
    all_alus_hw_1.io.in[1].valid <= all_delaypipes_hw_3.io.out.valid @[Dedicated_PE_Hw.scala 140:33]
    all_alus_hw_1.io.in[1].bits <= all_delaypipes_hw_3.io.out.bits @[Dedicated_PE_Hw.scala 140:33]
    node _T_93 = bits(config_wire, 23, 20) @[Dedicated_PE_Hw.scala 142:44]
    all_delaypipes_hw_3.io.delay <= _T_93 @[Dedicated_PE_Hw.scala 142:30]
    decomposed_output_ports_1[0].bits <= all_alus_hw_1.io.out.bits @[Dedicated_PE_Hw.scala 145:91]
    decomposed_output_ports_1[0].valid <= all_alus_hw_1.io.out.valid @[Dedicated_PE_Hw.scala 145:91]
    all_alus_hw_1.io.out.ready <= decomposed_output_ports_1[0].ready @[Dedicated_PE_Hw.scala 145:91]
    node _T_94 = bits(config_wire, 29, 27) @[Dedicated_PE_Hw.scala 156:36]
    all_alus_hw_1.io.opcode <= _T_94 @[Dedicated_PE_Hw.scala 156:22]
    node _T_95 = bits(config_wire, 1, 0) @[Dedicated_PE_Hw.scala 164:22]
    node _T_96 = eq(_T_95, UInt<1>("h00")) @[Dedicated_PE_Hw.scala 164:53]
    node _T_97 = mux(_T_96, all_delaypipes_hw_0.io.in.ready, UInt<1>("h01")) @[Dedicated_PE_Hw.scala 164:10]
    node _T_98 = bits(config_wire, 3, 2) @[Dedicated_PE_Hw.scala 164:22]
    node _T_99 = eq(_T_98, UInt<1>("h00")) @[Dedicated_PE_Hw.scala 164:53]
    node _T_100 = mux(_T_99, all_delaypipes_hw_1.io.in.ready, UInt<1>("h01")) @[Dedicated_PE_Hw.scala 164:10]
    node _T_101 = and(_T_97, _T_100) @[Dedicated_PE_Hw.scala 168:99]
    decomposed_input_ports_0[0].ready <= _T_101 @[Dedicated_PE_Hw.scala 168:73]
    node _T_102 = bits(config_wire, 1, 0) @[Dedicated_PE_Hw.scala 164:22]
    node _T_103 = eq(_T_102, UInt<1>("h01")) @[Dedicated_PE_Hw.scala 164:53]
    node _T_104 = mux(_T_103, all_delaypipes_hw_0.io.in.ready, UInt<1>("h01")) @[Dedicated_PE_Hw.scala 164:10]
    node _T_105 = bits(config_wire, 3, 2) @[Dedicated_PE_Hw.scala 164:22]
    node _T_106 = eq(_T_105, UInt<1>("h01")) @[Dedicated_PE_Hw.scala 164:53]
    node _T_107 = mux(_T_106, all_delaypipes_hw_1.io.in.ready, UInt<1>("h01")) @[Dedicated_PE_Hw.scala 164:10]
    node _T_108 = and(_T_104, _T_107) @[Dedicated_PE_Hw.scala 168:99]
    decomposed_input_ports_0[1].ready <= _T_108 @[Dedicated_PE_Hw.scala 168:73]
    node _T_109 = bits(config_wire, 1, 0) @[Dedicated_PE_Hw.scala 164:22]
    node _T_110 = eq(_T_109, UInt<2>("h02")) @[Dedicated_PE_Hw.scala 164:53]
    node _T_111 = mux(_T_110, all_delaypipes_hw_0.io.in.ready, UInt<1>("h01")) @[Dedicated_PE_Hw.scala 164:10]
    node _T_112 = bits(config_wire, 3, 2) @[Dedicated_PE_Hw.scala 164:22]
    node _T_113 = eq(_T_112, UInt<2>("h02")) @[Dedicated_PE_Hw.scala 164:53]
    node _T_114 = mux(_T_113, all_delaypipes_hw_1.io.in.ready, UInt<1>("h01")) @[Dedicated_PE_Hw.scala 164:10]
    node _T_115 = and(_T_111, _T_114) @[Dedicated_PE_Hw.scala 168:99]
    decomposed_input_ports_0[2].ready <= _T_115 @[Dedicated_PE_Hw.scala 168:73]
    node _T_116 = bits(config_wire, 1, 0) @[Dedicated_PE_Hw.scala 164:22]
    node _T_117 = eq(_T_116, UInt<2>("h03")) @[Dedicated_PE_Hw.scala 164:53]
    node _T_118 = mux(_T_117, all_delaypipes_hw_0.io.in.ready, UInt<1>("h01")) @[Dedicated_PE_Hw.scala 164:10]
    node _T_119 = bits(config_wire, 3, 2) @[Dedicated_PE_Hw.scala 164:22]
    node _T_120 = eq(_T_119, UInt<2>("h03")) @[Dedicated_PE_Hw.scala 164:53]
    node _T_121 = mux(_T_120, all_delaypipes_hw_1.io.in.ready, UInt<1>("h01")) @[Dedicated_PE_Hw.scala 164:10]
    node _T_122 = and(_T_118, _T_121) @[Dedicated_PE_Hw.scala 168:99]
    decomposed_input_ports_0[3].ready <= _T_122 @[Dedicated_PE_Hw.scala 168:73]
    node _T_123 = bits(config_wire, 5, 4) @[Dedicated_PE_Hw.scala 164:22]
    node _T_124 = eq(_T_123, UInt<1>("h00")) @[Dedicated_PE_Hw.scala 164:53]
    node _T_125 = mux(_T_124, all_delaypipes_hw_2.io.in.ready, UInt<1>("h01")) @[Dedicated_PE_Hw.scala 164:10]
    node _T_126 = bits(config_wire, 7, 6) @[Dedicated_PE_Hw.scala 164:22]
    node _T_127 = eq(_T_126, UInt<1>("h00")) @[Dedicated_PE_Hw.scala 164:53]
    node _T_128 = mux(_T_127, all_delaypipes_hw_3.io.in.ready, UInt<1>("h01")) @[Dedicated_PE_Hw.scala 164:10]
    node _T_129 = and(_T_125, _T_128) @[Dedicated_PE_Hw.scala 168:99]
    decomposed_input_ports_1[0].ready <= _T_129 @[Dedicated_PE_Hw.scala 168:73]
    node _T_130 = bits(config_wire, 5, 4) @[Dedicated_PE_Hw.scala 164:22]
    node _T_131 = eq(_T_130, UInt<1>("h01")) @[Dedicated_PE_Hw.scala 164:53]
    node _T_132 = mux(_T_131, all_delaypipes_hw_2.io.in.ready, UInt<1>("h01")) @[Dedicated_PE_Hw.scala 164:10]
    node _T_133 = bits(config_wire, 7, 6) @[Dedicated_PE_Hw.scala 164:22]
    node _T_134 = eq(_T_133, UInt<1>("h01")) @[Dedicated_PE_Hw.scala 164:53]
    node _T_135 = mux(_T_134, all_delaypipes_hw_3.io.in.ready, UInt<1>("h01")) @[Dedicated_PE_Hw.scala 164:10]
    node _T_136 = and(_T_132, _T_135) @[Dedicated_PE_Hw.scala 168:99]
    decomposed_input_ports_1[1].ready <= _T_136 @[Dedicated_PE_Hw.scala 168:73]
    node _T_137 = bits(config_wire, 5, 4) @[Dedicated_PE_Hw.scala 164:22]
    node _T_138 = eq(_T_137, UInt<2>("h02")) @[Dedicated_PE_Hw.scala 164:53]
    node _T_139 = mux(_T_138, all_delaypipes_hw_2.io.in.ready, UInt<1>("h01")) @[Dedicated_PE_Hw.scala 164:10]
    node _T_140 = bits(config_wire, 7, 6) @[Dedicated_PE_Hw.scala 164:22]
    node _T_141 = eq(_T_140, UInt<2>("h02")) @[Dedicated_PE_Hw.scala 164:53]
    node _T_142 = mux(_T_141, all_delaypipes_hw_3.io.in.ready, UInt<1>("h01")) @[Dedicated_PE_Hw.scala 164:10]
    node _T_143 = and(_T_139, _T_142) @[Dedicated_PE_Hw.scala 168:99]
    decomposed_input_ports_1[2].ready <= _T_143 @[Dedicated_PE_Hw.scala 168:73]
    node _T_144 = bits(config_wire, 5, 4) @[Dedicated_PE_Hw.scala 164:22]
    node _T_145 = eq(_T_144, UInt<2>("h03")) @[Dedicated_PE_Hw.scala 164:53]
    node _T_146 = mux(_T_145, all_delaypipes_hw_2.io.in.ready, UInt<1>("h01")) @[Dedicated_PE_Hw.scala 164:10]
    node _T_147 = bits(config_wire, 7, 6) @[Dedicated_PE_Hw.scala 164:22]
    node _T_148 = eq(_T_147, UInt<2>("h03")) @[Dedicated_PE_Hw.scala 164:53]
    node _T_149 = mux(_T_148, all_delaypipes_hw_3.io.in.ready, UInt<1>("h01")) @[Dedicated_PE_Hw.scala 164:10]
    node _T_150 = and(_T_146, _T_149) @[Dedicated_PE_Hw.scala 168:99]
    decomposed_input_ports_1[3].ready <= _T_150 @[Dedicated_PE_Hw.scala 168:73]
    wire _T_151 : UInt<30>[1] @[Dedicated_PE_Hw.scala 192:45]
    _T_151[0] <= UInt<30>("h00") @[Dedicated_PE_Hw.scala 192:45]
    reg config_register_file : UInt<30>[1], clock with : (reset => (reset, _T_151)) @[Dedicated_PE_Hw.scala 192:37]
    node _T_152 = bits(config_register_file[0], 29, 0) @[Dedicated_PE_Hw.scala 193:55]
    config_wire <= _T_152 @[Dedicated_PE_Hw.scala 193:15]
    node config_module_id = bits(io.in[1].bits, 63, 59) @[Dedicated_PE_Hw.scala 200:44]
    node module_id_match = eq(config_module_id, UInt<2>("h03")) @[Dedicated_PE_Hw.scala 201:49]
    node config_idx = bits(io.in[1].bits, 58, 58) @[Dedicated_PE_Hw.scala 202:38]
    node config_data = bits(io.in[1].bits, 29, 0) @[Dedicated_PE_Hw.scala 203:39]
    node _T_153 = and(io.in[1].config, module_id_match) @[Dedicated_PE_Hw.scala 204:22]
    when _T_153 : @[Dedicated_PE_Hw.scala 204:41]
      config_register_file[UInt<1>("h00")] <= config_data @[Dedicated_PE_Hw.scala 205:38]
      skip @[Dedicated_PE_Hw.scala 204:41]
    
  module delay_pipe_hw_6 : 
    input clock : Clock
    input reset : UInt<1>
    output io : {in : {flip bits : UInt<64>, flip valid : UInt<1>, ready : UInt<1>}, out : {bits : UInt<64>, valid : UInt<1>, flip ready : UInt<1>}, flip delay : UInt<1>}
    
    io.in.ready <= io.out.ready @[Dedicated_PE_Hw.scala 323:12]
    io.out.valid <= io.in.valid @[Dedicated_PE_Hw.scala 323:12]
    io.out.bits <= io.in.bits @[Dedicated_PE_Hw.scala 323:12]
    
  module delay_pipe_hw_7 : 
    input clock : Clock
    input reset : UInt<1>
    output io : {in : {flip bits : UInt<64>, flip valid : UInt<1>, ready : UInt<1>}, out : {bits : UInt<64>, valid : UInt<1>, flip ready : UInt<1>}, flip delay : UInt<1>}
    
    io.in.ready <= io.out.ready @[Dedicated_PE_Hw.scala 323:12]
    io.out.valid <= io.in.valid @[Dedicated_PE_Hw.scala 323:12]
    io.out.bits <= io.in.bits @[Dedicated_PE_Hw.scala 323:12]
    
  module delay_pipe_hw_8 : 
    input clock : Clock
    input reset : UInt<1>
    output io : {in : {flip bits : UInt<64>, flip valid : UInt<1>, ready : UInt<1>}, out : {bits : UInt<64>, valid : UInt<1>, flip ready : UInt<1>}, flip delay : UInt<1>}
    
    io.in.ready <= io.out.ready @[Dedicated_PE_Hw.scala 323:12]
    io.out.valid <= io.in.valid @[Dedicated_PE_Hw.scala 323:12]
    io.out.bits <= io.in.bits @[Dedicated_PE_Hw.scala 323:12]
    
  module delay_pipe_hw_9 : 
    input clock : Clock
    input reset : UInt<1>
    output io : {in : {flip bits : UInt<64>, flip valid : UInt<1>, ready : UInt<1>}, out : {bits : UInt<64>, valid : UInt<1>, flip ready : UInt<1>}, flip delay : UInt<1>}
    
    io.in.ready <= io.out.ready @[Dedicated_PE_Hw.scala 323:12]
    io.out.valid <= io.in.valid @[Dedicated_PE_Hw.scala 323:12]
    io.out.bits <= io.in.bits @[Dedicated_PE_Hw.scala 323:12]
    
  module alu_hw_3 : 
    input clock : Clock
    input reset : UInt<1>
    output io : {in : {flip bits : UInt<64>, flip valid : UInt<1>, ready : UInt<1>}[2], out : {bits : UInt<64>, valid : UInt<1>, flip ready : UInt<1>}, flip opcode : UInt<3>}
    
    node _T = sub(io.in[0].bits, io.in[1].bits) @[fullinst.scala 37:49]
    node alu_results_0 = tail(_T, 1) @[fullinst.scala 37:49]
    node alu_results_1 = div(io.in[0].bits, io.in[1].bits) @[fullinst.scala 39:49]
    node alu_results_2 = mul(io.in[0].bits, io.in[1].bits) @[fullinst.scala 38:49]
    node alu_results_3 = or(io.in[0].bits, io.in[1].bits) @[fullinst.scala 40:49]
    node alu_results_4 = and(io.in[0].bits, io.in[1].bits) @[fullinst.scala 41:49]
    node _T_1 = eq(io.opcode, UInt<1>("h00")) @[Dedicated_PE_Hw.scala 353:20]
    when _T_1 : @[Dedicated_PE_Hw.scala 353:37]
      io.out.bits <= alu_results_0 @[Dedicated_PE_Hw.scala 354:19]
      skip @[Dedicated_PE_Hw.scala 353:37]
    else : @[Dedicated_PE_Hw.scala 355:16]
      io.out.bits <= UInt<1>("h00") @[Dedicated_PE_Hw.scala 356:19]
      skip @[Dedicated_PE_Hw.scala 355:16]
    node _T_2 = eq(io.opcode, UInt<1>("h01")) @[Dedicated_PE_Hw.scala 353:20]
    when _T_2 : @[Dedicated_PE_Hw.scala 353:37]
      io.out.bits <= alu_results_1 @[Dedicated_PE_Hw.scala 354:19]
      skip @[Dedicated_PE_Hw.scala 353:37]
    else : @[Dedicated_PE_Hw.scala 355:16]
      io.out.bits <= UInt<1>("h00") @[Dedicated_PE_Hw.scala 356:19]
      skip @[Dedicated_PE_Hw.scala 355:16]
    node _T_3 = eq(io.opcode, UInt<2>("h02")) @[Dedicated_PE_Hw.scala 353:20]
    when _T_3 : @[Dedicated_PE_Hw.scala 353:37]
      io.out.bits <= alu_results_2 @[Dedicated_PE_Hw.scala 354:19]
      skip @[Dedicated_PE_Hw.scala 353:37]
    else : @[Dedicated_PE_Hw.scala 355:16]
      io.out.bits <= UInt<1>("h00") @[Dedicated_PE_Hw.scala 356:19]
      skip @[Dedicated_PE_Hw.scala 355:16]
    node _T_4 = eq(io.opcode, UInt<2>("h03")) @[Dedicated_PE_Hw.scala 353:20]
    when _T_4 : @[Dedicated_PE_Hw.scala 353:37]
      io.out.bits <= alu_results_3 @[Dedicated_PE_Hw.scala 354:19]
      skip @[Dedicated_PE_Hw.scala 353:37]
    else : @[Dedicated_PE_Hw.scala 355:16]
      io.out.bits <= UInt<1>("h00") @[Dedicated_PE_Hw.scala 356:19]
      skip @[Dedicated_PE_Hw.scala 355:16]
    node _T_5 = eq(io.opcode, UInt<3>("h04")) @[Dedicated_PE_Hw.scala 353:20]
    when _T_5 : @[Dedicated_PE_Hw.scala 353:37]
      io.out.bits <= alu_results_4 @[Dedicated_PE_Hw.scala 354:19]
      skip @[Dedicated_PE_Hw.scala 353:37]
    else : @[Dedicated_PE_Hw.scala 355:16]
      io.out.bits <= UInt<1>("h00") @[Dedicated_PE_Hw.scala 356:19]
      skip @[Dedicated_PE_Hw.scala 355:16]
    node _T_6 = and(io.in[0].valid, io.in[1].valid) @[Dedicated_PE_Hw.scala 372:50]
    io.out.valid <= _T_6 @[Dedicated_PE_Hw.scala 372:16]
    io.in[0].ready <= io.out.ready @[Dedicated_PE_Hw.scala 374:20]
    io.in[1].ready <= io.out.ready @[Dedicated_PE_Hw.scala 374:20]
    
  module alu_hw_4 : 
    input clock : Clock
    input reset : UInt<1>
    output io : {in : {flip bits : UInt<64>, flip valid : UInt<1>, ready : UInt<1>}[2], out : {bits : UInt<64>, valid : UInt<1>, flip ready : UInt<1>}, flip opcode : UInt<1>}
    
    node alu_results_0 = div(io.in[0].bits, io.in[1].bits) @[fullinst.scala 39:49]
    node _T = add(io.in[0].bits, io.in[1].bits) @[fullinst.scala 36:49]
    node alu_results_1 = tail(_T, 1) @[fullinst.scala 36:49]
    node _T_1 = eq(io.opcode, UInt<1>("h00")) @[Dedicated_PE_Hw.scala 353:20]
    when _T_1 : @[Dedicated_PE_Hw.scala 353:37]
      io.out.bits <= alu_results_0 @[Dedicated_PE_Hw.scala 354:19]
      skip @[Dedicated_PE_Hw.scala 353:37]
    else : @[Dedicated_PE_Hw.scala 355:16]
      io.out.bits <= UInt<1>("h00") @[Dedicated_PE_Hw.scala 356:19]
      skip @[Dedicated_PE_Hw.scala 355:16]
    node _T_2 = eq(io.opcode, UInt<1>("h01")) @[Dedicated_PE_Hw.scala 353:20]
    when _T_2 : @[Dedicated_PE_Hw.scala 353:37]
      io.out.bits <= alu_results_1 @[Dedicated_PE_Hw.scala 354:19]
      skip @[Dedicated_PE_Hw.scala 353:37]
    else : @[Dedicated_PE_Hw.scala 355:16]
      io.out.bits <= UInt<1>("h00") @[Dedicated_PE_Hw.scala 356:19]
      skip @[Dedicated_PE_Hw.scala 355:16]
    node _T_3 = and(io.in[0].valid, io.in[1].valid) @[Dedicated_PE_Hw.scala 372:50]
    io.out.valid <= _T_3 @[Dedicated_PE_Hw.scala 372:16]
    io.in[0].ready <= io.out.ready @[Dedicated_PE_Hw.scala 374:20]
    io.in[1].ready <= io.out.ready @[Dedicated_PE_Hw.scala 374:20]
    
  module Dedicated_PE_Hw_2 : 
    input clock : Clock
    input reset : UInt<1>
    output io : {flip in : {valid : UInt<1>, bits : UInt<64>, flip ready : UInt<1>, config : UInt<1>}[4], out : {valid : UInt<1>, bits : UInt<64>, flip ready : UInt<1>, config : UInt<1>}[2]}
    
    wire decomposed_input_ports_0 : {flip ready : UInt<1>, valid : UInt<1>, bits : UInt<64>}[4] @[Dedicated_PE_Hw.scala 219:57]
    node _T = bits(io.in[0].bits, 63, 0) @[Dedicated_PE_Hw.scala 226:35]
    decomposed_input_ports_0[0].bits <= _T @[Dedicated_PE_Hw.scala 225:53]
    decomposed_input_ports_0[0].valid <= io.in[0].valid @[Dedicated_PE_Hw.scala 227:54]
    io.in[0].ready <= decomposed_input_ports_0[0].ready @[Dedicated_PE_Hw.scala 230:33]
    node _T_1 = bits(io.in[1].bits, 63, 0) @[Dedicated_PE_Hw.scala 226:35]
    decomposed_input_ports_0[1].bits <= _T_1 @[Dedicated_PE_Hw.scala 225:53]
    decomposed_input_ports_0[1].valid <= io.in[1].valid @[Dedicated_PE_Hw.scala 227:54]
    io.in[1].ready <= decomposed_input_ports_0[1].ready @[Dedicated_PE_Hw.scala 230:33]
    node _T_2 = bits(io.in[2].bits, 63, 0) @[Dedicated_PE_Hw.scala 226:35]
    decomposed_input_ports_0[2].bits <= _T_2 @[Dedicated_PE_Hw.scala 225:53]
    decomposed_input_ports_0[2].valid <= io.in[2].valid @[Dedicated_PE_Hw.scala 227:54]
    io.in[2].ready <= decomposed_input_ports_0[2].ready @[Dedicated_PE_Hw.scala 230:33]
    node _T_3 = bits(io.in[3].bits, 63, 0) @[Dedicated_PE_Hw.scala 226:35]
    decomposed_input_ports_0[3].bits <= _T_3 @[Dedicated_PE_Hw.scala 225:53]
    decomposed_input_ports_0[3].valid <= io.in[3].valid @[Dedicated_PE_Hw.scala 227:54]
    io.in[3].ready <= decomposed_input_ports_0[3].ready @[Dedicated_PE_Hw.scala 230:33]
    wire decomposed_output_ports_0 : {flip ready : UInt<1>, valid : UInt<1>, bits : UInt<64>}[2] @[Dedicated_PE_Hw.scala 219:57]
    wire _T_4 : UInt<1>[1] @[Dedicated_PE_Hw.scala 235:30]
    decomposed_output_ports_0[0].ready <= _T_4[0] @[Dedicated_PE_Hw.scala 237:54]
    wire _T_5 : UInt<64> @[Dedicated_PE_Hw.scala 239:29]
    _T_5 <= decomposed_output_ports_0[0].bits @[Dedicated_PE_Hw.scala 240:19]
    wire _T_6 : UInt<1> @[Dedicated_PE_Hw.scala 241:30]
    _T_6 <= decomposed_output_ports_0[0].valid @[Dedicated_PE_Hw.scala 242:20]
    io.out[0].config <= io.in[1].config @[Dedicated_PE_Hw.scala 247:36]
    when io.in[1].config : @[Dedicated_PE_Hw.scala 248:33]
      _T_4[0] <= UInt<1>("h00") @[Dedicated_PE_Hw.scala 250:34]
      io.out[0].config <= io.in[1].config @[Dedicated_PE_Hw.scala 251:31]
      io.in[1].ready <= io.out[0].ready @[Dedicated_PE_Hw.scala 251:31]
      io.out[0].bits <= io.in[1].bits @[Dedicated_PE_Hw.scala 251:31]
      io.out[0].valid <= io.in[1].valid @[Dedicated_PE_Hw.scala 251:31]
      skip @[Dedicated_PE_Hw.scala 248:33]
    else : @[Dedicated_PE_Hw.scala 252:14]
      _T_4[0] <= io.out[0].ready @[Dedicated_PE_Hw.scala 254:34]
      io.out[0].bits <= _T_5 @[Dedicated_PE_Hw.scala 256:36]
      io.out[0].valid <= _T_6 @[Dedicated_PE_Hw.scala 257:37]
      skip @[Dedicated_PE_Hw.scala 252:14]
    wire _T_7 : UInt<1>[1] @[Dedicated_PE_Hw.scala 235:30]
    decomposed_output_ports_0[1].ready <= _T_7[0] @[Dedicated_PE_Hw.scala 237:54]
    wire _T_8 : UInt<64> @[Dedicated_PE_Hw.scala 239:29]
    _T_8 <= decomposed_output_ports_0[1].bits @[Dedicated_PE_Hw.scala 240:19]
    wire _T_9 : UInt<1> @[Dedicated_PE_Hw.scala 241:30]
    _T_9 <= decomposed_output_ports_0[1].valid @[Dedicated_PE_Hw.scala 242:20]
    _T_7[0] <= io.out[1].ready @[Dedicated_PE_Hw.scala 262:32]
    io.out[1].bits <= _T_8 @[Dedicated_PE_Hw.scala 264:34]
    io.out[1].valid <= _T_9 @[Dedicated_PE_Hw.scala 265:35]
    io.out[1].config <= UInt<1>("h00") @[Dedicated_PE_Hw.scala 266:36]
    wire config_wire : UInt<16> @[Dedicated_PE_Hw.scala 113:25]
    inst all_delaypipes_hw_0 of delay_pipe_hw_6 @[Dedicated_PE_Hw.scala 116:55]
    all_delaypipes_hw_0.clock <= clock
    all_delaypipes_hw_0.reset <= reset
    inst all_delaypipes_hw_1 of delay_pipe_hw_7 @[Dedicated_PE_Hw.scala 116:55]
    all_delaypipes_hw_1.clock <= clock
    all_delaypipes_hw_1.reset <= reset
    inst all_delaypipes_hw_2 of delay_pipe_hw_8 @[Dedicated_PE_Hw.scala 116:55]
    all_delaypipes_hw_2.clock <= clock
    all_delaypipes_hw_2.reset <= reset
    inst all_delaypipes_hw_3 of delay_pipe_hw_9 @[Dedicated_PE_Hw.scala 116:55]
    all_delaypipes_hw_3.clock <= clock
    all_delaypipes_hw_3.reset <= reset
    inst all_alus_hw_0 of alu_hw_3 @[Dedicated_PE_Hw.scala 117:43]
    all_alus_hw_0.clock <= clock
    all_alus_hw_0.reset <= reset
    inst all_alus_hw_1 of alu_hw_4 @[Dedicated_PE_Hw.scala 117:43]
    all_alus_hw_1.clock <= clock
    all_alus_hw_1.reset <= reset
    node _T_10 = bits(config_wire, 1, 0) @[Dedicated_PE_Hw.scala 136:30]
    node _T_11 = eq(UInt<2>("h03"), _T_10) @[Mux.scala 69:19]
    node _T_12 = mux(_T_11, decomposed_input_ports_0[3].bits, UInt<1>("h00")) @[Mux.scala 69:16]
    node _T_13 = eq(UInt<2>("h02"), _T_10) @[Mux.scala 69:19]
    node _T_14 = mux(_T_13, decomposed_input_ports_0[2].bits, _T_12) @[Mux.scala 69:16]
    node _T_15 = eq(UInt<1>("h01"), _T_10) @[Mux.scala 69:19]
    node _T_16 = mux(_T_15, decomposed_input_ports_0[1].bits, _T_14) @[Mux.scala 69:16]
    node _T_17 = eq(UInt<1>("h00"), _T_10) @[Mux.scala 69:19]
    node _T_18 = mux(_T_17, decomposed_input_ports_0[0].bits, _T_16) @[Mux.scala 69:16]
    all_delaypipes_hw_0.io.in.bits <= _T_18 @[Dedicated_PE_Hw.scala 135:32]
    node _T_19 = bits(config_wire, 1, 0) @[Dedicated_PE_Hw.scala 138:30]
    node _T_20 = eq(UInt<2>("h03"), _T_19) @[Mux.scala 69:19]
    node _T_21 = mux(_T_20, decomposed_input_ports_0[3].valid, UInt<1>("h00")) @[Mux.scala 69:16]
    node _T_22 = eq(UInt<2>("h02"), _T_19) @[Mux.scala 69:19]
    node _T_23 = mux(_T_22, decomposed_input_ports_0[2].valid, _T_21) @[Mux.scala 69:16]
    node _T_24 = eq(UInt<1>("h01"), _T_19) @[Mux.scala 69:19]
    node _T_25 = mux(_T_24, decomposed_input_ports_0[1].valid, _T_23) @[Mux.scala 69:16]
    node _T_26 = eq(UInt<1>("h00"), _T_19) @[Mux.scala 69:19]
    node _T_27 = mux(_T_26, decomposed_input_ports_0[0].valid, _T_25) @[Mux.scala 69:16]
    all_delaypipes_hw_0.io.in.valid <= _T_27 @[Dedicated_PE_Hw.scala 137:33]
    all_delaypipes_hw_0.io.out.ready <= all_alus_hw_0.io.in[0].ready @[Dedicated_PE_Hw.scala 140:33]
    all_alus_hw_0.io.in[0].valid <= all_delaypipes_hw_0.io.out.valid @[Dedicated_PE_Hw.scala 140:33]
    all_alus_hw_0.io.in[0].bits <= all_delaypipes_hw_0.io.out.bits @[Dedicated_PE_Hw.scala 140:33]
    node _T_28 = bits(config_wire, 8, 8) @[Dedicated_PE_Hw.scala 142:44]
    all_delaypipes_hw_0.io.delay <= _T_28 @[Dedicated_PE_Hw.scala 142:30]
    node _T_29 = bits(config_wire, 3, 2) @[Dedicated_PE_Hw.scala 136:30]
    node _T_30 = eq(UInt<2>("h03"), _T_29) @[Mux.scala 69:19]
    node _T_31 = mux(_T_30, decomposed_input_ports_0[3].bits, UInt<1>("h00")) @[Mux.scala 69:16]
    node _T_32 = eq(UInt<2>("h02"), _T_29) @[Mux.scala 69:19]
    node _T_33 = mux(_T_32, decomposed_input_ports_0[2].bits, _T_31) @[Mux.scala 69:16]
    node _T_34 = eq(UInt<1>("h01"), _T_29) @[Mux.scala 69:19]
    node _T_35 = mux(_T_34, decomposed_input_ports_0[1].bits, _T_33) @[Mux.scala 69:16]
    node _T_36 = eq(UInt<1>("h00"), _T_29) @[Mux.scala 69:19]
    node _T_37 = mux(_T_36, decomposed_input_ports_0[0].bits, _T_35) @[Mux.scala 69:16]
    all_delaypipes_hw_1.io.in.bits <= _T_37 @[Dedicated_PE_Hw.scala 135:32]
    node _T_38 = bits(config_wire, 3, 2) @[Dedicated_PE_Hw.scala 138:30]
    node _T_39 = eq(UInt<2>("h03"), _T_38) @[Mux.scala 69:19]
    node _T_40 = mux(_T_39, decomposed_input_ports_0[3].valid, UInt<1>("h00")) @[Mux.scala 69:16]
    node _T_41 = eq(UInt<2>("h02"), _T_38) @[Mux.scala 69:19]
    node _T_42 = mux(_T_41, decomposed_input_ports_0[2].valid, _T_40) @[Mux.scala 69:16]
    node _T_43 = eq(UInt<1>("h01"), _T_38) @[Mux.scala 69:19]
    node _T_44 = mux(_T_43, decomposed_input_ports_0[1].valid, _T_42) @[Mux.scala 69:16]
    node _T_45 = eq(UInt<1>("h00"), _T_38) @[Mux.scala 69:19]
    node _T_46 = mux(_T_45, decomposed_input_ports_0[0].valid, _T_44) @[Mux.scala 69:16]
    all_delaypipes_hw_1.io.in.valid <= _T_46 @[Dedicated_PE_Hw.scala 137:33]
    all_delaypipes_hw_1.io.out.ready <= all_alus_hw_0.io.in[1].ready @[Dedicated_PE_Hw.scala 140:33]
    all_alus_hw_0.io.in[1].valid <= all_delaypipes_hw_1.io.out.valid @[Dedicated_PE_Hw.scala 140:33]
    all_alus_hw_0.io.in[1].bits <= all_delaypipes_hw_1.io.out.bits @[Dedicated_PE_Hw.scala 140:33]
    node _T_47 = bits(config_wire, 9, 9) @[Dedicated_PE_Hw.scala 142:44]
    all_delaypipes_hw_1.io.delay <= _T_47 @[Dedicated_PE_Hw.scala 142:30]
    decomposed_output_ports_0[0].bits <= all_alus_hw_0.io.out.bits @[Dedicated_PE_Hw.scala 145:91]
    decomposed_output_ports_0[0].valid <= all_alus_hw_0.io.out.valid @[Dedicated_PE_Hw.scala 145:91]
    all_alus_hw_0.io.out.ready <= decomposed_output_ports_0[0].ready @[Dedicated_PE_Hw.scala 145:91]
    node _T_48 = bits(config_wire, 14, 12) @[Dedicated_PE_Hw.scala 156:36]
    all_alus_hw_0.io.opcode <= _T_48 @[Dedicated_PE_Hw.scala 156:22]
    node _T_49 = bits(config_wire, 5, 4) @[Dedicated_PE_Hw.scala 136:30]
    node _T_50 = eq(UInt<2>("h03"), _T_49) @[Mux.scala 69:19]
    node _T_51 = mux(_T_50, decomposed_input_ports_0[3].bits, UInt<1>("h00")) @[Mux.scala 69:16]
    node _T_52 = eq(UInt<2>("h02"), _T_49) @[Mux.scala 69:19]
    node _T_53 = mux(_T_52, decomposed_input_ports_0[2].bits, _T_51) @[Mux.scala 69:16]
    node _T_54 = eq(UInt<1>("h01"), _T_49) @[Mux.scala 69:19]
    node _T_55 = mux(_T_54, decomposed_input_ports_0[1].bits, _T_53) @[Mux.scala 69:16]
    node _T_56 = eq(UInt<1>("h00"), _T_49) @[Mux.scala 69:19]
    node _T_57 = mux(_T_56, decomposed_input_ports_0[0].bits, _T_55) @[Mux.scala 69:16]
    all_delaypipes_hw_2.io.in.bits <= _T_57 @[Dedicated_PE_Hw.scala 135:32]
    node _T_58 = bits(config_wire, 5, 4) @[Dedicated_PE_Hw.scala 138:30]
    node _T_59 = eq(UInt<2>("h03"), _T_58) @[Mux.scala 69:19]
    node _T_60 = mux(_T_59, decomposed_input_ports_0[3].valid, UInt<1>("h00")) @[Mux.scala 69:16]
    node _T_61 = eq(UInt<2>("h02"), _T_58) @[Mux.scala 69:19]
    node _T_62 = mux(_T_61, decomposed_input_ports_0[2].valid, _T_60) @[Mux.scala 69:16]
    node _T_63 = eq(UInt<1>("h01"), _T_58) @[Mux.scala 69:19]
    node _T_64 = mux(_T_63, decomposed_input_ports_0[1].valid, _T_62) @[Mux.scala 69:16]
    node _T_65 = eq(UInt<1>("h00"), _T_58) @[Mux.scala 69:19]
    node _T_66 = mux(_T_65, decomposed_input_ports_0[0].valid, _T_64) @[Mux.scala 69:16]
    all_delaypipes_hw_2.io.in.valid <= _T_66 @[Dedicated_PE_Hw.scala 137:33]
    all_delaypipes_hw_2.io.out.ready <= all_alus_hw_1.io.in[0].ready @[Dedicated_PE_Hw.scala 140:33]
    all_alus_hw_1.io.in[0].valid <= all_delaypipes_hw_2.io.out.valid @[Dedicated_PE_Hw.scala 140:33]
    all_alus_hw_1.io.in[0].bits <= all_delaypipes_hw_2.io.out.bits @[Dedicated_PE_Hw.scala 140:33]
    node _T_67 = bits(config_wire, 10, 10) @[Dedicated_PE_Hw.scala 142:44]
    all_delaypipes_hw_2.io.delay <= _T_67 @[Dedicated_PE_Hw.scala 142:30]
    node _T_68 = bits(config_wire, 7, 6) @[Dedicated_PE_Hw.scala 136:30]
    node _T_69 = eq(UInt<2>("h03"), _T_68) @[Mux.scala 69:19]
    node _T_70 = mux(_T_69, decomposed_input_ports_0[3].bits, UInt<1>("h00")) @[Mux.scala 69:16]
    node _T_71 = eq(UInt<2>("h02"), _T_68) @[Mux.scala 69:19]
    node _T_72 = mux(_T_71, decomposed_input_ports_0[2].bits, _T_70) @[Mux.scala 69:16]
    node _T_73 = eq(UInt<1>("h01"), _T_68) @[Mux.scala 69:19]
    node _T_74 = mux(_T_73, decomposed_input_ports_0[1].bits, _T_72) @[Mux.scala 69:16]
    node _T_75 = eq(UInt<1>("h00"), _T_68) @[Mux.scala 69:19]
    node _T_76 = mux(_T_75, decomposed_input_ports_0[0].bits, _T_74) @[Mux.scala 69:16]
    all_delaypipes_hw_3.io.in.bits <= _T_76 @[Dedicated_PE_Hw.scala 135:32]
    node _T_77 = bits(config_wire, 7, 6) @[Dedicated_PE_Hw.scala 138:30]
    node _T_78 = eq(UInt<2>("h03"), _T_77) @[Mux.scala 69:19]
    node _T_79 = mux(_T_78, decomposed_input_ports_0[3].valid, UInt<1>("h00")) @[Mux.scala 69:16]
    node _T_80 = eq(UInt<2>("h02"), _T_77) @[Mux.scala 69:19]
    node _T_81 = mux(_T_80, decomposed_input_ports_0[2].valid, _T_79) @[Mux.scala 69:16]
    node _T_82 = eq(UInt<1>("h01"), _T_77) @[Mux.scala 69:19]
    node _T_83 = mux(_T_82, decomposed_input_ports_0[1].valid, _T_81) @[Mux.scala 69:16]
    node _T_84 = eq(UInt<1>("h00"), _T_77) @[Mux.scala 69:19]
    node _T_85 = mux(_T_84, decomposed_input_ports_0[0].valid, _T_83) @[Mux.scala 69:16]
    all_delaypipes_hw_3.io.in.valid <= _T_85 @[Dedicated_PE_Hw.scala 137:33]
    all_delaypipes_hw_3.io.out.ready <= all_alus_hw_1.io.in[1].ready @[Dedicated_PE_Hw.scala 140:33]
    all_alus_hw_1.io.in[1].valid <= all_delaypipes_hw_3.io.out.valid @[Dedicated_PE_Hw.scala 140:33]
    all_alus_hw_1.io.in[1].bits <= all_delaypipes_hw_3.io.out.bits @[Dedicated_PE_Hw.scala 140:33]
    node _T_86 = bits(config_wire, 11, 11) @[Dedicated_PE_Hw.scala 142:44]
    all_delaypipes_hw_3.io.delay <= _T_86 @[Dedicated_PE_Hw.scala 142:30]
    decomposed_output_ports_0[1].bits <= all_alus_hw_1.io.out.bits @[Dedicated_PE_Hw.scala 145:91]
    decomposed_output_ports_0[1].valid <= all_alus_hw_1.io.out.valid @[Dedicated_PE_Hw.scala 145:91]
    all_alus_hw_1.io.out.ready <= decomposed_output_ports_0[1].ready @[Dedicated_PE_Hw.scala 145:91]
    node _T_87 = bits(config_wire, 15, 15) @[Dedicated_PE_Hw.scala 156:36]
    all_alus_hw_1.io.opcode <= _T_87 @[Dedicated_PE_Hw.scala 156:22]
    node _T_88 = bits(config_wire, 1, 0) @[Dedicated_PE_Hw.scala 164:22]
    node _T_89 = eq(_T_88, UInt<1>("h00")) @[Dedicated_PE_Hw.scala 164:53]
    node _T_90 = mux(_T_89, all_delaypipes_hw_0.io.in.ready, UInt<1>("h01")) @[Dedicated_PE_Hw.scala 164:10]
    node _T_91 = bits(config_wire, 3, 2) @[Dedicated_PE_Hw.scala 164:22]
    node _T_92 = eq(_T_91, UInt<1>("h00")) @[Dedicated_PE_Hw.scala 164:53]
    node _T_93 = mux(_T_92, all_delaypipes_hw_1.io.in.ready, UInt<1>("h01")) @[Dedicated_PE_Hw.scala 164:10]
    node _T_94 = bits(config_wire, 5, 4) @[Dedicated_PE_Hw.scala 164:22]
    node _T_95 = eq(_T_94, UInt<1>("h00")) @[Dedicated_PE_Hw.scala 164:53]
    node _T_96 = mux(_T_95, all_delaypipes_hw_2.io.in.ready, UInt<1>("h01")) @[Dedicated_PE_Hw.scala 164:10]
    node _T_97 = bits(config_wire, 7, 6) @[Dedicated_PE_Hw.scala 164:22]
    node _T_98 = eq(_T_97, UInt<1>("h00")) @[Dedicated_PE_Hw.scala 164:53]
    node _T_99 = mux(_T_98, all_delaypipes_hw_3.io.in.ready, UInt<1>("h01")) @[Dedicated_PE_Hw.scala 164:10]
    node _T_100 = and(_T_90, _T_93) @[Dedicated_PE_Hw.scala 168:99]
    node _T_101 = and(_T_100, _T_96) @[Dedicated_PE_Hw.scala 168:99]
    node _T_102 = and(_T_101, _T_99) @[Dedicated_PE_Hw.scala 168:99]
    decomposed_input_ports_0[0].ready <= _T_102 @[Dedicated_PE_Hw.scala 168:73]
    node _T_103 = bits(config_wire, 1, 0) @[Dedicated_PE_Hw.scala 164:22]
    node _T_104 = eq(_T_103, UInt<1>("h01")) @[Dedicated_PE_Hw.scala 164:53]
    node _T_105 = mux(_T_104, all_delaypipes_hw_0.io.in.ready, UInt<1>("h01")) @[Dedicated_PE_Hw.scala 164:10]
    node _T_106 = bits(config_wire, 3, 2) @[Dedicated_PE_Hw.scala 164:22]
    node _T_107 = eq(_T_106, UInt<1>("h01")) @[Dedicated_PE_Hw.scala 164:53]
    node _T_108 = mux(_T_107, all_delaypipes_hw_1.io.in.ready, UInt<1>("h01")) @[Dedicated_PE_Hw.scala 164:10]
    node _T_109 = bits(config_wire, 5, 4) @[Dedicated_PE_Hw.scala 164:22]
    node _T_110 = eq(_T_109, UInt<1>("h01")) @[Dedicated_PE_Hw.scala 164:53]
    node _T_111 = mux(_T_110, all_delaypipes_hw_2.io.in.ready, UInt<1>("h01")) @[Dedicated_PE_Hw.scala 164:10]
    node _T_112 = bits(config_wire, 7, 6) @[Dedicated_PE_Hw.scala 164:22]
    node _T_113 = eq(_T_112, UInt<1>("h01")) @[Dedicated_PE_Hw.scala 164:53]
    node _T_114 = mux(_T_113, all_delaypipes_hw_3.io.in.ready, UInt<1>("h01")) @[Dedicated_PE_Hw.scala 164:10]
    node _T_115 = and(_T_105, _T_108) @[Dedicated_PE_Hw.scala 168:99]
    node _T_116 = and(_T_115, _T_111) @[Dedicated_PE_Hw.scala 168:99]
    node _T_117 = and(_T_116, _T_114) @[Dedicated_PE_Hw.scala 168:99]
    decomposed_input_ports_0[1].ready <= _T_117 @[Dedicated_PE_Hw.scala 168:73]
    node _T_118 = bits(config_wire, 1, 0) @[Dedicated_PE_Hw.scala 164:22]
    node _T_119 = eq(_T_118, UInt<2>("h02")) @[Dedicated_PE_Hw.scala 164:53]
    node _T_120 = mux(_T_119, all_delaypipes_hw_0.io.in.ready, UInt<1>("h01")) @[Dedicated_PE_Hw.scala 164:10]
    node _T_121 = bits(config_wire, 3, 2) @[Dedicated_PE_Hw.scala 164:22]
    node _T_122 = eq(_T_121, UInt<2>("h02")) @[Dedicated_PE_Hw.scala 164:53]
    node _T_123 = mux(_T_122, all_delaypipes_hw_1.io.in.ready, UInt<1>("h01")) @[Dedicated_PE_Hw.scala 164:10]
    node _T_124 = bits(config_wire, 5, 4) @[Dedicated_PE_Hw.scala 164:22]
    node _T_125 = eq(_T_124, UInt<2>("h02")) @[Dedicated_PE_Hw.scala 164:53]
    node _T_126 = mux(_T_125, all_delaypipes_hw_2.io.in.ready, UInt<1>("h01")) @[Dedicated_PE_Hw.scala 164:10]
    node _T_127 = bits(config_wire, 7, 6) @[Dedicated_PE_Hw.scala 164:22]
    node _T_128 = eq(_T_127, UInt<2>("h02")) @[Dedicated_PE_Hw.scala 164:53]
    node _T_129 = mux(_T_128, all_delaypipes_hw_3.io.in.ready, UInt<1>("h01")) @[Dedicated_PE_Hw.scala 164:10]
    node _T_130 = and(_T_120, _T_123) @[Dedicated_PE_Hw.scala 168:99]
    node _T_131 = and(_T_130, _T_126) @[Dedicated_PE_Hw.scala 168:99]
    node _T_132 = and(_T_131, _T_129) @[Dedicated_PE_Hw.scala 168:99]
    decomposed_input_ports_0[2].ready <= _T_132 @[Dedicated_PE_Hw.scala 168:73]
    node _T_133 = bits(config_wire, 1, 0) @[Dedicated_PE_Hw.scala 164:22]
    node _T_134 = eq(_T_133, UInt<2>("h03")) @[Dedicated_PE_Hw.scala 164:53]
    node _T_135 = mux(_T_134, all_delaypipes_hw_0.io.in.ready, UInt<1>("h01")) @[Dedicated_PE_Hw.scala 164:10]
    node _T_136 = bits(config_wire, 3, 2) @[Dedicated_PE_Hw.scala 164:22]
    node _T_137 = eq(_T_136, UInt<2>("h03")) @[Dedicated_PE_Hw.scala 164:53]
    node _T_138 = mux(_T_137, all_delaypipes_hw_1.io.in.ready, UInt<1>("h01")) @[Dedicated_PE_Hw.scala 164:10]
    node _T_139 = bits(config_wire, 5, 4) @[Dedicated_PE_Hw.scala 164:22]
    node _T_140 = eq(_T_139, UInt<2>("h03")) @[Dedicated_PE_Hw.scala 164:53]
    node _T_141 = mux(_T_140, all_delaypipes_hw_2.io.in.ready, UInt<1>("h01")) @[Dedicated_PE_Hw.scala 164:10]
    node _T_142 = bits(config_wire, 7, 6) @[Dedicated_PE_Hw.scala 164:22]
    node _T_143 = eq(_T_142, UInt<2>("h03")) @[Dedicated_PE_Hw.scala 164:53]
    node _T_144 = mux(_T_143, all_delaypipes_hw_3.io.in.ready, UInt<1>("h01")) @[Dedicated_PE_Hw.scala 164:10]
    node _T_145 = and(_T_135, _T_138) @[Dedicated_PE_Hw.scala 168:99]
    node _T_146 = and(_T_145, _T_141) @[Dedicated_PE_Hw.scala 168:99]
    node _T_147 = and(_T_146, _T_144) @[Dedicated_PE_Hw.scala 168:99]
    decomposed_input_ports_0[3].ready <= _T_147 @[Dedicated_PE_Hw.scala 168:73]
    wire _T_148 : UInt<16>[1] @[Dedicated_PE_Hw.scala 192:45]
    _T_148[0] <= UInt<16>("h00") @[Dedicated_PE_Hw.scala 192:45]
    reg config_register_file : UInt<16>[1], clock with : (reset => (reset, _T_148)) @[Dedicated_PE_Hw.scala 192:37]
    node _T_149 = bits(config_register_file[0], 15, 0) @[Dedicated_PE_Hw.scala 193:55]
    config_wire <= _T_149 @[Dedicated_PE_Hw.scala 193:15]
    node config_module_id = bits(io.in[1].bits, 63, 59) @[Dedicated_PE_Hw.scala 200:44]
    node module_id_match = eq(config_module_id, UInt<2>("h02")) @[Dedicated_PE_Hw.scala 201:49]
    node config_idx = bits(io.in[1].bits, 58, 58) @[Dedicated_PE_Hw.scala 202:38]
    node config_data = bits(io.in[1].bits, 15, 0) @[Dedicated_PE_Hw.scala 203:39]
    node _T_150 = and(io.in[1].config, module_id_match) @[Dedicated_PE_Hw.scala 204:22]
    when _T_150 : @[Dedicated_PE_Hw.scala 204:41]
      config_register_file[UInt<1>("h00")] <= config_data @[Dedicated_PE_Hw.scala 205:38]
      skip @[Dedicated_PE_Hw.scala 204:41]
    
  module delay_pipe_hw_10 : 
    input clock : Clock
    input reset : UInt<1>
    output io : {in : {flip bits : UInt<64>, flip valid : UInt<1>, ready : UInt<1>}, out : {bits : UInt<64>, valid : UInt<1>, flip ready : UInt<1>}, flip delay : UInt<1>}
    
    io.in.ready <= io.out.ready @[Dedicated_PE_Hw.scala 323:12]
    io.out.valid <= io.in.valid @[Dedicated_PE_Hw.scala 323:12]
    io.out.bits <= io.in.bits @[Dedicated_PE_Hw.scala 323:12]
    
  module delay_pipe_hw_11 : 
    input clock : Clock
    input reset : UInt<1>
    output io : {in : {flip bits : UInt<64>, flip valid : UInt<1>, ready : UInt<1>}, out : {bits : UInt<64>, valid : UInt<1>, flip ready : UInt<1>}, flip delay : UInt<1>}
    
    io.in.ready <= io.out.ready @[Dedicated_PE_Hw.scala 323:12]
    io.out.valid <= io.in.valid @[Dedicated_PE_Hw.scala 323:12]
    io.out.bits <= io.in.bits @[Dedicated_PE_Hw.scala 323:12]
    
  module alu_hw_5 : 
    input clock : Clock
    input reset : UInt<1>
    output io : {in : {flip bits : UInt<64>, flip valid : UInt<1>, ready : UInt<1>}[2], out : {bits : UInt<64>, valid : UInt<1>, flip ready : UInt<1>}, flip opcode : UInt<2>}
    
    node alu_results_0 = gt(io.in[0].bits, io.in[1].bits) @[fullinst.scala 55:48]
    node alu_results_1 = geq(io.in[0].bits, io.in[1].bits) @[fullinst.scala 56:48]
    node alu_results_2 = lt(io.in[0].bits, io.in[1].bits) @[fullinst.scala 57:48]
    node alu_results_3 = leq(io.in[0].bits, io.in[1].bits) @[fullinst.scala 58:48]
    node _T = eq(io.opcode, UInt<1>("h00")) @[Dedicated_PE_Hw.scala 353:20]
    when _T : @[Dedicated_PE_Hw.scala 353:37]
      io.out.bits <= alu_results_0 @[Dedicated_PE_Hw.scala 354:19]
      skip @[Dedicated_PE_Hw.scala 353:37]
    else : @[Dedicated_PE_Hw.scala 355:16]
      io.out.bits <= UInt<1>("h00") @[Dedicated_PE_Hw.scala 356:19]
      skip @[Dedicated_PE_Hw.scala 355:16]
    node _T_1 = eq(io.opcode, UInt<1>("h01")) @[Dedicated_PE_Hw.scala 353:20]
    when _T_1 : @[Dedicated_PE_Hw.scala 353:37]
      io.out.bits <= alu_results_1 @[Dedicated_PE_Hw.scala 354:19]
      skip @[Dedicated_PE_Hw.scala 353:37]
    else : @[Dedicated_PE_Hw.scala 355:16]
      io.out.bits <= UInt<1>("h00") @[Dedicated_PE_Hw.scala 356:19]
      skip @[Dedicated_PE_Hw.scala 355:16]
    node _T_2 = eq(io.opcode, UInt<2>("h02")) @[Dedicated_PE_Hw.scala 353:20]
    when _T_2 : @[Dedicated_PE_Hw.scala 353:37]
      io.out.bits <= alu_results_2 @[Dedicated_PE_Hw.scala 354:19]
      skip @[Dedicated_PE_Hw.scala 353:37]
    else : @[Dedicated_PE_Hw.scala 355:16]
      io.out.bits <= UInt<1>("h00") @[Dedicated_PE_Hw.scala 356:19]
      skip @[Dedicated_PE_Hw.scala 355:16]
    node _T_3 = eq(io.opcode, UInt<2>("h03")) @[Dedicated_PE_Hw.scala 353:20]
    when _T_3 : @[Dedicated_PE_Hw.scala 353:37]
      io.out.bits <= alu_results_3 @[Dedicated_PE_Hw.scala 354:19]
      skip @[Dedicated_PE_Hw.scala 353:37]
    else : @[Dedicated_PE_Hw.scala 355:16]
      io.out.bits <= UInt<1>("h00") @[Dedicated_PE_Hw.scala 356:19]
      skip @[Dedicated_PE_Hw.scala 355:16]
    node _T_4 = and(io.in[0].valid, io.in[1].valid) @[Dedicated_PE_Hw.scala 372:50]
    io.out.valid <= _T_4 @[Dedicated_PE_Hw.scala 372:16]
    io.in[0].ready <= io.out.ready @[Dedicated_PE_Hw.scala 374:20]
    io.in[1].ready <= io.out.ready @[Dedicated_PE_Hw.scala 374:20]
    
  module Dedicated_PE_Hw_3 : 
    input clock : Clock
    input reset : UInt<1>
    output io : {flip in : {valid : UInt<1>, bits : UInt<64>, flip ready : UInt<1>, config : UInt<1>}[4], out : {valid : UInt<1>, bits : UInt<64>, flip ready : UInt<1>, config : UInt<1>}[1]}
    
    wire decomposed_input_ports_0 : {flip ready : UInt<1>, valid : UInt<1>, bits : UInt<64>}[4] @[Dedicated_PE_Hw.scala 219:57]
    node _T = bits(io.in[0].bits, 63, 0) @[Dedicated_PE_Hw.scala 226:35]
    decomposed_input_ports_0[0].bits <= _T @[Dedicated_PE_Hw.scala 225:53]
    decomposed_input_ports_0[0].valid <= io.in[0].valid @[Dedicated_PE_Hw.scala 227:54]
    io.in[0].ready <= decomposed_input_ports_0[0].ready @[Dedicated_PE_Hw.scala 230:33]
    node _T_1 = bits(io.in[1].bits, 63, 0) @[Dedicated_PE_Hw.scala 226:35]
    decomposed_input_ports_0[1].bits <= _T_1 @[Dedicated_PE_Hw.scala 225:53]
    decomposed_input_ports_0[1].valid <= io.in[1].valid @[Dedicated_PE_Hw.scala 227:54]
    io.in[1].ready <= decomposed_input_ports_0[1].ready @[Dedicated_PE_Hw.scala 230:33]
    node _T_2 = bits(io.in[2].bits, 63, 0) @[Dedicated_PE_Hw.scala 226:35]
    decomposed_input_ports_0[2].bits <= _T_2 @[Dedicated_PE_Hw.scala 225:53]
    decomposed_input_ports_0[2].valid <= io.in[2].valid @[Dedicated_PE_Hw.scala 227:54]
    io.in[2].ready <= decomposed_input_ports_0[2].ready @[Dedicated_PE_Hw.scala 230:33]
    node _T_3 = bits(io.in[3].bits, 63, 0) @[Dedicated_PE_Hw.scala 226:35]
    decomposed_input_ports_0[3].bits <= _T_3 @[Dedicated_PE_Hw.scala 225:53]
    decomposed_input_ports_0[3].valid <= io.in[3].valid @[Dedicated_PE_Hw.scala 227:54]
    io.in[3].ready <= decomposed_input_ports_0[3].ready @[Dedicated_PE_Hw.scala 230:33]
    wire decomposed_output_ports_0 : {flip ready : UInt<1>, valid : UInt<1>, bits : UInt<64>}[1] @[Dedicated_PE_Hw.scala 219:57]
    wire _T_4 : UInt<1>[1] @[Dedicated_PE_Hw.scala 235:30]
    decomposed_output_ports_0[0].ready <= _T_4[0] @[Dedicated_PE_Hw.scala 237:54]
    wire _T_5 : UInt<64> @[Dedicated_PE_Hw.scala 239:29]
    _T_5 <= decomposed_output_ports_0[0].bits @[Dedicated_PE_Hw.scala 240:19]
    wire _T_6 : UInt<1> @[Dedicated_PE_Hw.scala 241:30]
    _T_6 <= decomposed_output_ports_0[0].valid @[Dedicated_PE_Hw.scala 242:20]
    io.out[0].config <= io.in[1].config @[Dedicated_PE_Hw.scala 247:36]
    when io.in[1].config : @[Dedicated_PE_Hw.scala 248:33]
      _T_4[0] <= UInt<1>("h00") @[Dedicated_PE_Hw.scala 250:34]
      io.out[0].config <= io.in[1].config @[Dedicated_PE_Hw.scala 251:31]
      io.in[1].ready <= io.out[0].ready @[Dedicated_PE_Hw.scala 251:31]
      io.out[0].bits <= io.in[1].bits @[Dedicated_PE_Hw.scala 251:31]
      io.out[0].valid <= io.in[1].valid @[Dedicated_PE_Hw.scala 251:31]
      skip @[Dedicated_PE_Hw.scala 248:33]
    else : @[Dedicated_PE_Hw.scala 252:14]
      _T_4[0] <= io.out[0].ready @[Dedicated_PE_Hw.scala 254:34]
      io.out[0].bits <= _T_5 @[Dedicated_PE_Hw.scala 256:36]
      io.out[0].valid <= _T_6 @[Dedicated_PE_Hw.scala 257:37]
      skip @[Dedicated_PE_Hw.scala 252:14]
    wire config_wire : UInt<8> @[Dedicated_PE_Hw.scala 113:25]
    inst all_delaypipes_hw_0 of delay_pipe_hw_10 @[Dedicated_PE_Hw.scala 116:55]
    all_delaypipes_hw_0.clock <= clock
    all_delaypipes_hw_0.reset <= reset
    inst all_delaypipes_hw_1 of delay_pipe_hw_11 @[Dedicated_PE_Hw.scala 116:55]
    all_delaypipes_hw_1.clock <= clock
    all_delaypipes_hw_1.reset <= reset
    inst all_alus_hw_0 of alu_hw_5 @[Dedicated_PE_Hw.scala 117:43]
    all_alus_hw_0.clock <= clock
    all_alus_hw_0.reset <= reset
    node _T_7 = bits(config_wire, 1, 0) @[Dedicated_PE_Hw.scala 136:30]
    node _T_8 = eq(UInt<2>("h03"), _T_7) @[Mux.scala 69:19]
    node _T_9 = mux(_T_8, decomposed_input_ports_0[3].bits, UInt<1>("h00")) @[Mux.scala 69:16]
    node _T_10 = eq(UInt<2>("h02"), _T_7) @[Mux.scala 69:19]
    node _T_11 = mux(_T_10, decomposed_input_ports_0[2].bits, _T_9) @[Mux.scala 69:16]
    node _T_12 = eq(UInt<1>("h01"), _T_7) @[Mux.scala 69:19]
    node _T_13 = mux(_T_12, decomposed_input_ports_0[1].bits, _T_11) @[Mux.scala 69:16]
    node _T_14 = eq(UInt<1>("h00"), _T_7) @[Mux.scala 69:19]
    node _T_15 = mux(_T_14, decomposed_input_ports_0[0].bits, _T_13) @[Mux.scala 69:16]
    all_delaypipes_hw_0.io.in.bits <= _T_15 @[Dedicated_PE_Hw.scala 135:32]
    node _T_16 = bits(config_wire, 1, 0) @[Dedicated_PE_Hw.scala 138:30]
    node _T_17 = eq(UInt<2>("h03"), _T_16) @[Mux.scala 69:19]
    node _T_18 = mux(_T_17, decomposed_input_ports_0[3].valid, UInt<1>("h00")) @[Mux.scala 69:16]
    node _T_19 = eq(UInt<2>("h02"), _T_16) @[Mux.scala 69:19]
    node _T_20 = mux(_T_19, decomposed_input_ports_0[2].valid, _T_18) @[Mux.scala 69:16]
    node _T_21 = eq(UInt<1>("h01"), _T_16) @[Mux.scala 69:19]
    node _T_22 = mux(_T_21, decomposed_input_ports_0[1].valid, _T_20) @[Mux.scala 69:16]
    node _T_23 = eq(UInt<1>("h00"), _T_16) @[Mux.scala 69:19]
    node _T_24 = mux(_T_23, decomposed_input_ports_0[0].valid, _T_22) @[Mux.scala 69:16]
    all_delaypipes_hw_0.io.in.valid <= _T_24 @[Dedicated_PE_Hw.scala 137:33]
    all_delaypipes_hw_0.io.out.ready <= all_alus_hw_0.io.in[0].ready @[Dedicated_PE_Hw.scala 140:33]
    all_alus_hw_0.io.in[0].valid <= all_delaypipes_hw_0.io.out.valid @[Dedicated_PE_Hw.scala 140:33]
    all_alus_hw_0.io.in[0].bits <= all_delaypipes_hw_0.io.out.bits @[Dedicated_PE_Hw.scala 140:33]
    node _T_25 = bits(config_wire, 4, 4) @[Dedicated_PE_Hw.scala 142:44]
    all_delaypipes_hw_0.io.delay <= _T_25 @[Dedicated_PE_Hw.scala 142:30]
    node _T_26 = bits(config_wire, 3, 2) @[Dedicated_PE_Hw.scala 136:30]
    node _T_27 = eq(UInt<2>("h03"), _T_26) @[Mux.scala 69:19]
    node _T_28 = mux(_T_27, decomposed_input_ports_0[3].bits, UInt<1>("h00")) @[Mux.scala 69:16]
    node _T_29 = eq(UInt<2>("h02"), _T_26) @[Mux.scala 69:19]
    node _T_30 = mux(_T_29, decomposed_input_ports_0[2].bits, _T_28) @[Mux.scala 69:16]
    node _T_31 = eq(UInt<1>("h01"), _T_26) @[Mux.scala 69:19]
    node _T_32 = mux(_T_31, decomposed_input_ports_0[1].bits, _T_30) @[Mux.scala 69:16]
    node _T_33 = eq(UInt<1>("h00"), _T_26) @[Mux.scala 69:19]
    node _T_34 = mux(_T_33, decomposed_input_ports_0[0].bits, _T_32) @[Mux.scala 69:16]
    all_delaypipes_hw_1.io.in.bits <= _T_34 @[Dedicated_PE_Hw.scala 135:32]
    node _T_35 = bits(config_wire, 3, 2) @[Dedicated_PE_Hw.scala 138:30]
    node _T_36 = eq(UInt<2>("h03"), _T_35) @[Mux.scala 69:19]
    node _T_37 = mux(_T_36, decomposed_input_ports_0[3].valid, UInt<1>("h00")) @[Mux.scala 69:16]
    node _T_38 = eq(UInt<2>("h02"), _T_35) @[Mux.scala 69:19]
    node _T_39 = mux(_T_38, decomposed_input_ports_0[2].valid, _T_37) @[Mux.scala 69:16]
    node _T_40 = eq(UInt<1>("h01"), _T_35) @[Mux.scala 69:19]
    node _T_41 = mux(_T_40, decomposed_input_ports_0[1].valid, _T_39) @[Mux.scala 69:16]
    node _T_42 = eq(UInt<1>("h00"), _T_35) @[Mux.scala 69:19]
    node _T_43 = mux(_T_42, decomposed_input_ports_0[0].valid, _T_41) @[Mux.scala 69:16]
    all_delaypipes_hw_1.io.in.valid <= _T_43 @[Dedicated_PE_Hw.scala 137:33]
    all_delaypipes_hw_1.io.out.ready <= all_alus_hw_0.io.in[1].ready @[Dedicated_PE_Hw.scala 140:33]
    all_alus_hw_0.io.in[1].valid <= all_delaypipes_hw_1.io.out.valid @[Dedicated_PE_Hw.scala 140:33]
    all_alus_hw_0.io.in[1].bits <= all_delaypipes_hw_1.io.out.bits @[Dedicated_PE_Hw.scala 140:33]
    node _T_44 = bits(config_wire, 5, 5) @[Dedicated_PE_Hw.scala 142:44]
    all_delaypipes_hw_1.io.delay <= _T_44 @[Dedicated_PE_Hw.scala 142:30]
    decomposed_output_ports_0[0].bits <= all_alus_hw_0.io.out.bits @[Dedicated_PE_Hw.scala 145:91]
    decomposed_output_ports_0[0].valid <= all_alus_hw_0.io.out.valid @[Dedicated_PE_Hw.scala 145:91]
    all_alus_hw_0.io.out.ready <= decomposed_output_ports_0[0].ready @[Dedicated_PE_Hw.scala 145:91]
    node _T_45 = bits(config_wire, 7, 6) @[Dedicated_PE_Hw.scala 156:36]
    all_alus_hw_0.io.opcode <= _T_45 @[Dedicated_PE_Hw.scala 156:22]
    node _T_46 = bits(config_wire, 1, 0) @[Dedicated_PE_Hw.scala 164:22]
    node _T_47 = eq(_T_46, UInt<1>("h00")) @[Dedicated_PE_Hw.scala 164:53]
    node _T_48 = mux(_T_47, all_delaypipes_hw_0.io.in.ready, UInt<1>("h01")) @[Dedicated_PE_Hw.scala 164:10]
    node _T_49 = bits(config_wire, 3, 2) @[Dedicated_PE_Hw.scala 164:22]
    node _T_50 = eq(_T_49, UInt<1>("h00")) @[Dedicated_PE_Hw.scala 164:53]
    node _T_51 = mux(_T_50, all_delaypipes_hw_1.io.in.ready, UInt<1>("h01")) @[Dedicated_PE_Hw.scala 164:10]
    node _T_52 = and(_T_48, _T_51) @[Dedicated_PE_Hw.scala 168:99]
    decomposed_input_ports_0[0].ready <= _T_52 @[Dedicated_PE_Hw.scala 168:73]
    node _T_53 = bits(config_wire, 1, 0) @[Dedicated_PE_Hw.scala 164:22]
    node _T_54 = eq(_T_53, UInt<1>("h01")) @[Dedicated_PE_Hw.scala 164:53]
    node _T_55 = mux(_T_54, all_delaypipes_hw_0.io.in.ready, UInt<1>("h01")) @[Dedicated_PE_Hw.scala 164:10]
    node _T_56 = bits(config_wire, 3, 2) @[Dedicated_PE_Hw.scala 164:22]
    node _T_57 = eq(_T_56, UInt<1>("h01")) @[Dedicated_PE_Hw.scala 164:53]
    node _T_58 = mux(_T_57, all_delaypipes_hw_1.io.in.ready, UInt<1>("h01")) @[Dedicated_PE_Hw.scala 164:10]
    node _T_59 = and(_T_55, _T_58) @[Dedicated_PE_Hw.scala 168:99]
    decomposed_input_ports_0[1].ready <= _T_59 @[Dedicated_PE_Hw.scala 168:73]
    node _T_60 = bits(config_wire, 1, 0) @[Dedicated_PE_Hw.scala 164:22]
    node _T_61 = eq(_T_60, UInt<2>("h02")) @[Dedicated_PE_Hw.scala 164:53]
    node _T_62 = mux(_T_61, all_delaypipes_hw_0.io.in.ready, UInt<1>("h01")) @[Dedicated_PE_Hw.scala 164:10]
    node _T_63 = bits(config_wire, 3, 2) @[Dedicated_PE_Hw.scala 164:22]
    node _T_64 = eq(_T_63, UInt<2>("h02")) @[Dedicated_PE_Hw.scala 164:53]
    node _T_65 = mux(_T_64, all_delaypipes_hw_1.io.in.ready, UInt<1>("h01")) @[Dedicated_PE_Hw.scala 164:10]
    node _T_66 = and(_T_62, _T_65) @[Dedicated_PE_Hw.scala 168:99]
    decomposed_input_ports_0[2].ready <= _T_66 @[Dedicated_PE_Hw.scala 168:73]
    node _T_67 = bits(config_wire, 1, 0) @[Dedicated_PE_Hw.scala 164:22]
    node _T_68 = eq(_T_67, UInt<2>("h03")) @[Dedicated_PE_Hw.scala 164:53]
    node _T_69 = mux(_T_68, all_delaypipes_hw_0.io.in.ready, UInt<1>("h01")) @[Dedicated_PE_Hw.scala 164:10]
    node _T_70 = bits(config_wire, 3, 2) @[Dedicated_PE_Hw.scala 164:22]
    node _T_71 = eq(_T_70, UInt<2>("h03")) @[Dedicated_PE_Hw.scala 164:53]
    node _T_72 = mux(_T_71, all_delaypipes_hw_1.io.in.ready, UInt<1>("h01")) @[Dedicated_PE_Hw.scala 164:10]
    node _T_73 = and(_T_69, _T_72) @[Dedicated_PE_Hw.scala 168:99]
    decomposed_input_ports_0[3].ready <= _T_73 @[Dedicated_PE_Hw.scala 168:73]
    wire _T_74 : UInt<8>[1] @[Dedicated_PE_Hw.scala 192:45]
    _T_74[0] <= UInt<8>("h00") @[Dedicated_PE_Hw.scala 192:45]
    reg config_register_file : UInt<8>[1], clock with : (reset => (reset, _T_74)) @[Dedicated_PE_Hw.scala 192:37]
    node _T_75 = bits(config_register_file[0], 7, 0) @[Dedicated_PE_Hw.scala 193:55]
    config_wire <= _T_75 @[Dedicated_PE_Hw.scala 193:15]
    node config_module_id = bits(io.in[1].bits, 63, 59) @[Dedicated_PE_Hw.scala 200:44]
    node module_id_match = eq(config_module_id, UInt<3>("h05")) @[Dedicated_PE_Hw.scala 201:49]
    node config_idx = bits(io.in[1].bits, 58, 58) @[Dedicated_PE_Hw.scala 202:38]
    node config_data = bits(io.in[1].bits, 7, 0) @[Dedicated_PE_Hw.scala 203:39]
    node _T_76 = and(io.in[1].config, module_id_match) @[Dedicated_PE_Hw.scala 204:22]
    when _T_76 : @[Dedicated_PE_Hw.scala 204:41]
      config_register_file[UInt<1>("h00")] <= config_data @[Dedicated_PE_Hw.scala 205:38]
      skip @[Dedicated_PE_Hw.scala 204:41]
    
  module delay_pipe_hw_12 : 
    input clock : Clock
    input reset : UInt<1>
    output io : {in : {flip bits : UInt<64>, flip valid : UInt<1>, ready : UInt<1>}, out : {bits : UInt<64>, valid : UInt<1>, flip ready : UInt<1>}, flip delay : UInt<1>}
    
    io.in.ready <= io.out.ready @[Dedicated_PE_Hw.scala 323:12]
    io.out.valid <= io.in.valid @[Dedicated_PE_Hw.scala 323:12]
    io.out.bits <= io.in.bits @[Dedicated_PE_Hw.scala 323:12]
    
  module delay_pipe_hw_13 : 
    input clock : Clock
    input reset : UInt<1>
    output io : {in : {flip bits : UInt<64>, flip valid : UInt<1>, ready : UInt<1>}, out : {bits : UInt<64>, valid : UInt<1>, flip ready : UInt<1>}, flip delay : UInt<1>}
    
    io.in.ready <= io.out.ready @[Dedicated_PE_Hw.scala 323:12]
    io.out.valid <= io.in.valid @[Dedicated_PE_Hw.scala 323:12]
    io.out.bits <= io.in.bits @[Dedicated_PE_Hw.scala 323:12]
    
  module alu_hw_6 : 
    input clock : Clock
    input reset : UInt<1>
    output io : {in : {flip bits : UInt<64>, flip valid : UInt<1>, ready : UInt<1>}[2], out : {bits : UInt<64>, valid : UInt<1>, flip ready : UInt<1>}, flip opcode : UInt<1>}
    
    node _T = bits(io.in[1].bits, 18, 0) @[fullinst.scala 48:58]
    node alu_results_0 = dshl(io.in[0].bits, _T) @[fullinst.scala 48:49]
    node alu_results_1 = div(io.in[0].bits, io.in[1].bits) @[fullinst.scala 39:49]
    node _T_1 = eq(io.opcode, UInt<1>("h00")) @[Dedicated_PE_Hw.scala 353:20]
    when _T_1 : @[Dedicated_PE_Hw.scala 353:37]
      io.out.bits <= alu_results_0 @[Dedicated_PE_Hw.scala 354:19]
      skip @[Dedicated_PE_Hw.scala 353:37]
    else : @[Dedicated_PE_Hw.scala 355:16]
      io.out.bits <= UInt<1>("h00") @[Dedicated_PE_Hw.scala 356:19]
      skip @[Dedicated_PE_Hw.scala 355:16]
    node _T_2 = eq(io.opcode, UInt<1>("h01")) @[Dedicated_PE_Hw.scala 353:20]
    when _T_2 : @[Dedicated_PE_Hw.scala 353:37]
      io.out.bits <= alu_results_1 @[Dedicated_PE_Hw.scala 354:19]
      skip @[Dedicated_PE_Hw.scala 353:37]
    else : @[Dedicated_PE_Hw.scala 355:16]
      io.out.bits <= UInt<1>("h00") @[Dedicated_PE_Hw.scala 356:19]
      skip @[Dedicated_PE_Hw.scala 355:16]
    node _T_3 = and(io.in[0].valid, io.in[1].valid) @[Dedicated_PE_Hw.scala 372:50]
    io.out.valid <= _T_3 @[Dedicated_PE_Hw.scala 372:16]
    io.in[0].ready <= io.out.ready @[Dedicated_PE_Hw.scala 374:20]
    io.in[1].ready <= io.out.ready @[Dedicated_PE_Hw.scala 374:20]
    
  module Dedicated_PE_Hw_4 : 
    input clock : Clock
    input reset : UInt<1>
    output io : {flip in : {valid : UInt<1>, bits : UInt<64>, flip ready : UInt<1>, config : UInt<1>}[4], out : {valid : UInt<1>, bits : UInt<64>, flip ready : UInt<1>, config : UInt<1>}[1]}
    
    wire decomposed_input_ports_0 : {flip ready : UInt<1>, valid : UInt<1>, bits : UInt<64>}[4] @[Dedicated_PE_Hw.scala 219:57]
    node _T = bits(io.in[0].bits, 63, 0) @[Dedicated_PE_Hw.scala 226:35]
    decomposed_input_ports_0[0].bits <= _T @[Dedicated_PE_Hw.scala 225:53]
    decomposed_input_ports_0[0].valid <= io.in[0].valid @[Dedicated_PE_Hw.scala 227:54]
    io.in[0].ready <= decomposed_input_ports_0[0].ready @[Dedicated_PE_Hw.scala 230:33]
    node _T_1 = bits(io.in[1].bits, 63, 0) @[Dedicated_PE_Hw.scala 226:35]
    decomposed_input_ports_0[1].bits <= _T_1 @[Dedicated_PE_Hw.scala 225:53]
    decomposed_input_ports_0[1].valid <= io.in[1].valid @[Dedicated_PE_Hw.scala 227:54]
    io.in[1].ready <= decomposed_input_ports_0[1].ready @[Dedicated_PE_Hw.scala 230:33]
    node _T_2 = bits(io.in[2].bits, 63, 0) @[Dedicated_PE_Hw.scala 226:35]
    decomposed_input_ports_0[2].bits <= _T_2 @[Dedicated_PE_Hw.scala 225:53]
    decomposed_input_ports_0[2].valid <= io.in[2].valid @[Dedicated_PE_Hw.scala 227:54]
    io.in[2].ready <= decomposed_input_ports_0[2].ready @[Dedicated_PE_Hw.scala 230:33]
    node _T_3 = bits(io.in[3].bits, 63, 0) @[Dedicated_PE_Hw.scala 226:35]
    decomposed_input_ports_0[3].bits <= _T_3 @[Dedicated_PE_Hw.scala 225:53]
    decomposed_input_ports_0[3].valid <= io.in[3].valid @[Dedicated_PE_Hw.scala 227:54]
    io.in[3].ready <= decomposed_input_ports_0[3].ready @[Dedicated_PE_Hw.scala 230:33]
    wire decomposed_output_ports_0 : {flip ready : UInt<1>, valid : UInt<1>, bits : UInt<64>}[1] @[Dedicated_PE_Hw.scala 219:57]
    wire _T_4 : UInt<1>[1] @[Dedicated_PE_Hw.scala 235:30]
    decomposed_output_ports_0[0].ready <= _T_4[0] @[Dedicated_PE_Hw.scala 237:54]
    wire _T_5 : UInt<64> @[Dedicated_PE_Hw.scala 239:29]
    _T_5 <= decomposed_output_ports_0[0].bits @[Dedicated_PE_Hw.scala 240:19]
    wire _T_6 : UInt<1> @[Dedicated_PE_Hw.scala 241:30]
    _T_6 <= decomposed_output_ports_0[0].valid @[Dedicated_PE_Hw.scala 242:20]
    io.out[0].config <= io.in[1].config @[Dedicated_PE_Hw.scala 247:36]
    when io.in[1].config : @[Dedicated_PE_Hw.scala 248:33]
      _T_4[0] <= UInt<1>("h00") @[Dedicated_PE_Hw.scala 250:34]
      io.out[0].config <= io.in[1].config @[Dedicated_PE_Hw.scala 251:31]
      io.in[1].ready <= io.out[0].ready @[Dedicated_PE_Hw.scala 251:31]
      io.out[0].bits <= io.in[1].bits @[Dedicated_PE_Hw.scala 251:31]
      io.out[0].valid <= io.in[1].valid @[Dedicated_PE_Hw.scala 251:31]
      skip @[Dedicated_PE_Hw.scala 248:33]
    else : @[Dedicated_PE_Hw.scala 252:14]
      _T_4[0] <= io.out[0].ready @[Dedicated_PE_Hw.scala 254:34]
      io.out[0].bits <= _T_5 @[Dedicated_PE_Hw.scala 256:36]
      io.out[0].valid <= _T_6 @[Dedicated_PE_Hw.scala 257:37]
      skip @[Dedicated_PE_Hw.scala 252:14]
    wire config_wire : UInt<7> @[Dedicated_PE_Hw.scala 113:25]
    inst all_delaypipes_hw_0 of delay_pipe_hw_12 @[Dedicated_PE_Hw.scala 116:55]
    all_delaypipes_hw_0.clock <= clock
    all_delaypipes_hw_0.reset <= reset
    inst all_delaypipes_hw_1 of delay_pipe_hw_13 @[Dedicated_PE_Hw.scala 116:55]
    all_delaypipes_hw_1.clock <= clock
    all_delaypipes_hw_1.reset <= reset
    inst all_alus_hw_0 of alu_hw_6 @[Dedicated_PE_Hw.scala 117:43]
    all_alus_hw_0.clock <= clock
    all_alus_hw_0.reset <= reset
    node _T_7 = bits(config_wire, 1, 0) @[Dedicated_PE_Hw.scala 136:30]
    node _T_8 = eq(UInt<2>("h03"), _T_7) @[Mux.scala 69:19]
    node _T_9 = mux(_T_8, decomposed_input_ports_0[3].bits, UInt<1>("h00")) @[Mux.scala 69:16]
    node _T_10 = eq(UInt<2>("h02"), _T_7) @[Mux.scala 69:19]
    node _T_11 = mux(_T_10, decomposed_input_ports_0[2].bits, _T_9) @[Mux.scala 69:16]
    node _T_12 = eq(UInt<1>("h01"), _T_7) @[Mux.scala 69:19]
    node _T_13 = mux(_T_12, decomposed_input_ports_0[1].bits, _T_11) @[Mux.scala 69:16]
    node _T_14 = eq(UInt<1>("h00"), _T_7) @[Mux.scala 69:19]
    node _T_15 = mux(_T_14, decomposed_input_ports_0[0].bits, _T_13) @[Mux.scala 69:16]
    all_delaypipes_hw_0.io.in.bits <= _T_15 @[Dedicated_PE_Hw.scala 135:32]
    node _T_16 = bits(config_wire, 1, 0) @[Dedicated_PE_Hw.scala 138:30]
    node _T_17 = eq(UInt<2>("h03"), _T_16) @[Mux.scala 69:19]
    node _T_18 = mux(_T_17, decomposed_input_ports_0[3].valid, UInt<1>("h00")) @[Mux.scala 69:16]
    node _T_19 = eq(UInt<2>("h02"), _T_16) @[Mux.scala 69:19]
    node _T_20 = mux(_T_19, decomposed_input_ports_0[2].valid, _T_18) @[Mux.scala 69:16]
    node _T_21 = eq(UInt<1>("h01"), _T_16) @[Mux.scala 69:19]
    node _T_22 = mux(_T_21, decomposed_input_ports_0[1].valid, _T_20) @[Mux.scala 69:16]
    node _T_23 = eq(UInt<1>("h00"), _T_16) @[Mux.scala 69:19]
    node _T_24 = mux(_T_23, decomposed_input_ports_0[0].valid, _T_22) @[Mux.scala 69:16]
    all_delaypipes_hw_0.io.in.valid <= _T_24 @[Dedicated_PE_Hw.scala 137:33]
    all_delaypipes_hw_0.io.out.ready <= all_alus_hw_0.io.in[0].ready @[Dedicated_PE_Hw.scala 140:33]
    all_alus_hw_0.io.in[0].valid <= all_delaypipes_hw_0.io.out.valid @[Dedicated_PE_Hw.scala 140:33]
    all_alus_hw_0.io.in[0].bits <= all_delaypipes_hw_0.io.out.bits @[Dedicated_PE_Hw.scala 140:33]
    node _T_25 = bits(config_wire, 4, 4) @[Dedicated_PE_Hw.scala 142:44]
    all_delaypipes_hw_0.io.delay <= _T_25 @[Dedicated_PE_Hw.scala 142:30]
    node _T_26 = bits(config_wire, 3, 2) @[Dedicated_PE_Hw.scala 136:30]
    node _T_27 = eq(UInt<2>("h03"), _T_26) @[Mux.scala 69:19]
    node _T_28 = mux(_T_27, decomposed_input_ports_0[3].bits, UInt<1>("h00")) @[Mux.scala 69:16]
    node _T_29 = eq(UInt<2>("h02"), _T_26) @[Mux.scala 69:19]
    node _T_30 = mux(_T_29, decomposed_input_ports_0[2].bits, _T_28) @[Mux.scala 69:16]
    node _T_31 = eq(UInt<1>("h01"), _T_26) @[Mux.scala 69:19]
    node _T_32 = mux(_T_31, decomposed_input_ports_0[1].bits, _T_30) @[Mux.scala 69:16]
    node _T_33 = eq(UInt<1>("h00"), _T_26) @[Mux.scala 69:19]
    node _T_34 = mux(_T_33, decomposed_input_ports_0[0].bits, _T_32) @[Mux.scala 69:16]
    all_delaypipes_hw_1.io.in.bits <= _T_34 @[Dedicated_PE_Hw.scala 135:32]
    node _T_35 = bits(config_wire, 3, 2) @[Dedicated_PE_Hw.scala 138:30]
    node _T_36 = eq(UInt<2>("h03"), _T_35) @[Mux.scala 69:19]
    node _T_37 = mux(_T_36, decomposed_input_ports_0[3].valid, UInt<1>("h00")) @[Mux.scala 69:16]
    node _T_38 = eq(UInt<2>("h02"), _T_35) @[Mux.scala 69:19]
    node _T_39 = mux(_T_38, decomposed_input_ports_0[2].valid, _T_37) @[Mux.scala 69:16]
    node _T_40 = eq(UInt<1>("h01"), _T_35) @[Mux.scala 69:19]
    node _T_41 = mux(_T_40, decomposed_input_ports_0[1].valid, _T_39) @[Mux.scala 69:16]
    node _T_42 = eq(UInt<1>("h00"), _T_35) @[Mux.scala 69:19]
    node _T_43 = mux(_T_42, decomposed_input_ports_0[0].valid, _T_41) @[Mux.scala 69:16]
    all_delaypipes_hw_1.io.in.valid <= _T_43 @[Dedicated_PE_Hw.scala 137:33]
    all_delaypipes_hw_1.io.out.ready <= all_alus_hw_0.io.in[1].ready @[Dedicated_PE_Hw.scala 140:33]
    all_alus_hw_0.io.in[1].valid <= all_delaypipes_hw_1.io.out.valid @[Dedicated_PE_Hw.scala 140:33]
    all_alus_hw_0.io.in[1].bits <= all_delaypipes_hw_1.io.out.bits @[Dedicated_PE_Hw.scala 140:33]
    node _T_44 = bits(config_wire, 5, 5) @[Dedicated_PE_Hw.scala 142:44]
    all_delaypipes_hw_1.io.delay <= _T_44 @[Dedicated_PE_Hw.scala 142:30]
    decomposed_output_ports_0[0].bits <= all_alus_hw_0.io.out.bits @[Dedicated_PE_Hw.scala 145:91]
    decomposed_output_ports_0[0].valid <= all_alus_hw_0.io.out.valid @[Dedicated_PE_Hw.scala 145:91]
    all_alus_hw_0.io.out.ready <= decomposed_output_ports_0[0].ready @[Dedicated_PE_Hw.scala 145:91]
    node _T_45 = bits(config_wire, 6, 6) @[Dedicated_PE_Hw.scala 156:36]
    all_alus_hw_0.io.opcode <= _T_45 @[Dedicated_PE_Hw.scala 156:22]
    node _T_46 = bits(config_wire, 1, 0) @[Dedicated_PE_Hw.scala 164:22]
    node _T_47 = eq(_T_46, UInt<1>("h00")) @[Dedicated_PE_Hw.scala 164:53]
    node _T_48 = mux(_T_47, all_delaypipes_hw_0.io.in.ready, UInt<1>("h01")) @[Dedicated_PE_Hw.scala 164:10]
    node _T_49 = bits(config_wire, 3, 2) @[Dedicated_PE_Hw.scala 164:22]
    node _T_50 = eq(_T_49, UInt<1>("h00")) @[Dedicated_PE_Hw.scala 164:53]
    node _T_51 = mux(_T_50, all_delaypipes_hw_1.io.in.ready, UInt<1>("h01")) @[Dedicated_PE_Hw.scala 164:10]
    node _T_52 = and(_T_48, _T_51) @[Dedicated_PE_Hw.scala 168:99]
    decomposed_input_ports_0[0].ready <= _T_52 @[Dedicated_PE_Hw.scala 168:73]
    node _T_53 = bits(config_wire, 1, 0) @[Dedicated_PE_Hw.scala 164:22]
    node _T_54 = eq(_T_53, UInt<1>("h01")) @[Dedicated_PE_Hw.scala 164:53]
    node _T_55 = mux(_T_54, all_delaypipes_hw_0.io.in.ready, UInt<1>("h01")) @[Dedicated_PE_Hw.scala 164:10]
    node _T_56 = bits(config_wire, 3, 2) @[Dedicated_PE_Hw.scala 164:22]
    node _T_57 = eq(_T_56, UInt<1>("h01")) @[Dedicated_PE_Hw.scala 164:53]
    node _T_58 = mux(_T_57, all_delaypipes_hw_1.io.in.ready, UInt<1>("h01")) @[Dedicated_PE_Hw.scala 164:10]
    node _T_59 = and(_T_55, _T_58) @[Dedicated_PE_Hw.scala 168:99]
    decomposed_input_ports_0[1].ready <= _T_59 @[Dedicated_PE_Hw.scala 168:73]
    node _T_60 = bits(config_wire, 1, 0) @[Dedicated_PE_Hw.scala 164:22]
    node _T_61 = eq(_T_60, UInt<2>("h02")) @[Dedicated_PE_Hw.scala 164:53]
    node _T_62 = mux(_T_61, all_delaypipes_hw_0.io.in.ready, UInt<1>("h01")) @[Dedicated_PE_Hw.scala 164:10]
    node _T_63 = bits(config_wire, 3, 2) @[Dedicated_PE_Hw.scala 164:22]
    node _T_64 = eq(_T_63, UInt<2>("h02")) @[Dedicated_PE_Hw.scala 164:53]
    node _T_65 = mux(_T_64, all_delaypipes_hw_1.io.in.ready, UInt<1>("h01")) @[Dedicated_PE_Hw.scala 164:10]
    node _T_66 = and(_T_62, _T_65) @[Dedicated_PE_Hw.scala 168:99]
    decomposed_input_ports_0[2].ready <= _T_66 @[Dedicated_PE_Hw.scala 168:73]
    node _T_67 = bits(config_wire, 1, 0) @[Dedicated_PE_Hw.scala 164:22]
    node _T_68 = eq(_T_67, UInt<2>("h03")) @[Dedicated_PE_Hw.scala 164:53]
    node _T_69 = mux(_T_68, all_delaypipes_hw_0.io.in.ready, UInt<1>("h01")) @[Dedicated_PE_Hw.scala 164:10]
    node _T_70 = bits(config_wire, 3, 2) @[Dedicated_PE_Hw.scala 164:22]
    node _T_71 = eq(_T_70, UInt<2>("h03")) @[Dedicated_PE_Hw.scala 164:53]
    node _T_72 = mux(_T_71, all_delaypipes_hw_1.io.in.ready, UInt<1>("h01")) @[Dedicated_PE_Hw.scala 164:10]
    node _T_73 = and(_T_69, _T_72) @[Dedicated_PE_Hw.scala 168:99]
    decomposed_input_ports_0[3].ready <= _T_73 @[Dedicated_PE_Hw.scala 168:73]
    wire _T_74 : UInt<7>[1] @[Dedicated_PE_Hw.scala 192:45]
    _T_74[0] <= UInt<7>("h00") @[Dedicated_PE_Hw.scala 192:45]
    reg config_register_file : UInt<7>[1], clock with : (reset => (reset, _T_74)) @[Dedicated_PE_Hw.scala 192:37]
    node _T_75 = bits(config_register_file[0], 6, 0) @[Dedicated_PE_Hw.scala 193:55]
    config_wire <= _T_75 @[Dedicated_PE_Hw.scala 193:15]
    node config_module_id = bits(io.in[1].bits, 63, 59) @[Dedicated_PE_Hw.scala 200:44]
    node module_id_match = eq(config_module_id, UInt<3>("h07")) @[Dedicated_PE_Hw.scala 201:49]
    node config_idx = bits(io.in[1].bits, 58, 58) @[Dedicated_PE_Hw.scala 202:38]
    node config_data = bits(io.in[1].bits, 6, 0) @[Dedicated_PE_Hw.scala 203:39]
    node _T_76 = and(io.in[1].config, module_id_match) @[Dedicated_PE_Hw.scala 204:22]
    when _T_76 : @[Dedicated_PE_Hw.scala 204:41]
      config_register_file[UInt<1>("h00")] <= config_data @[Dedicated_PE_Hw.scala 205:38]
      skip @[Dedicated_PE_Hw.scala 204:41]
    
  module delay_pipe_hw_14 : 
    input clock : Clock
    input reset : UInt<1>
    output io : {in : {flip bits : UInt<64>, flip valid : UInt<1>, ready : UInt<1>}, out : {bits : UInt<64>, valid : UInt<1>, flip ready : UInt<1>}, flip delay : UInt<4>}
    
    reg _T : UInt<64>[16], clock @[Dedicated_PE_Hw.scala 311:24]
    reg _T_1 : UInt<1>[16], clock @[Dedicated_PE_Hw.scala 312:25]
    reg _T_2 : UInt<4>, clock with : (reset => (reset, UInt<4>("h00"))) @[Dedicated_PE_Hw.scala 313:23]
    reg _T_3 : UInt<4>, clock with : (reset => (reset, UInt<4>("h00"))) @[Dedicated_PE_Hw.scala 314:23]
    io.out.bits <= _T[_T_2] @[Dedicated_PE_Hw.scala 315:17]
    io.out.valid <= _T_1[_T_2] @[Dedicated_PE_Hw.scala 316:18]
    _T[_T_3] <= io.in.bits @[Dedicated_PE_Hw.scala 317:21]
    _T_1[_T_3] <= io.in.valid @[Dedicated_PE_Hw.scala 318:22]
    io.in.ready <= io.out.ready @[Dedicated_PE_Hw.scala 319:17]
    node _T_4 = add(_T_2, UInt<1>("h01")) @[Dedicated_PE_Hw.scala 320:18]
    node _T_5 = tail(_T_4, 1) @[Dedicated_PE_Hw.scala 320:18]
    _T_2 <= _T_5 @[Dedicated_PE_Hw.scala 320:10]
    node _T_6 = add(_T_2, io.delay) @[Dedicated_PE_Hw.scala 321:18]
    node _T_7 = tail(_T_6, 1) @[Dedicated_PE_Hw.scala 321:18]
    _T_3 <= _T_7 @[Dedicated_PE_Hw.scala 321:10]
    
  module delay_pipe_hw_15 : 
    input clock : Clock
    input reset : UInt<1>
    output io : {in : {flip bits : UInt<64>, flip valid : UInt<1>, ready : UInt<1>}, out : {bits : UInt<64>, valid : UInt<1>, flip ready : UInt<1>}, flip delay : UInt<4>}
    
    reg _T : UInt<64>[16], clock @[Dedicated_PE_Hw.scala 311:24]
    reg _T_1 : UInt<1>[16], clock @[Dedicated_PE_Hw.scala 312:25]
    reg _T_2 : UInt<4>, clock with : (reset => (reset, UInt<4>("h00"))) @[Dedicated_PE_Hw.scala 313:23]
    reg _T_3 : UInt<4>, clock with : (reset => (reset, UInt<4>("h00"))) @[Dedicated_PE_Hw.scala 314:23]
    io.out.bits <= _T[_T_2] @[Dedicated_PE_Hw.scala 315:17]
    io.out.valid <= _T_1[_T_2] @[Dedicated_PE_Hw.scala 316:18]
    _T[_T_3] <= io.in.bits @[Dedicated_PE_Hw.scala 317:21]
    _T_1[_T_3] <= io.in.valid @[Dedicated_PE_Hw.scala 318:22]
    io.in.ready <= io.out.ready @[Dedicated_PE_Hw.scala 319:17]
    node _T_4 = add(_T_2, UInt<1>("h01")) @[Dedicated_PE_Hw.scala 320:18]
    node _T_5 = tail(_T_4, 1) @[Dedicated_PE_Hw.scala 320:18]
    _T_2 <= _T_5 @[Dedicated_PE_Hw.scala 320:10]
    node _T_6 = add(_T_2, io.delay) @[Dedicated_PE_Hw.scala 321:18]
    node _T_7 = tail(_T_6, 1) @[Dedicated_PE_Hw.scala 321:18]
    _T_3 <= _T_7 @[Dedicated_PE_Hw.scala 321:10]
    
  module alu_hw_7 : 
    input clock : Clock
    input reset : UInt<1>
    output io : {in : {flip bits : UInt<64>, flip valid : UInt<1>, ready : UInt<1>}[2], out : {bits : UInt<64>, valid : UInt<1>, flip ready : UInt<1>}, flip opcode : UInt<3>}
    
    node _T = sub(io.in[0].bits, io.in[1].bits) @[fullinst.scala 37:49]
    node alu_results_0 = tail(_T, 1) @[fullinst.scala 37:49]
    node alu_results_1 = div(io.in[0].bits, io.in[1].bits) @[fullinst.scala 39:49]
    node alu_results_2 = mul(io.in[0].bits, io.in[1].bits) @[fullinst.scala 38:49]
    node alu_results_3 = or(io.in[0].bits, io.in[1].bits) @[fullinst.scala 40:49]
    node alu_results_4 = and(io.in[0].bits, io.in[1].bits) @[fullinst.scala 41:49]
    node _T_1 = eq(io.opcode, UInt<1>("h00")) @[Dedicated_PE_Hw.scala 353:20]
    when _T_1 : @[Dedicated_PE_Hw.scala 353:37]
      io.out.bits <= alu_results_0 @[Dedicated_PE_Hw.scala 354:19]
      skip @[Dedicated_PE_Hw.scala 353:37]
    else : @[Dedicated_PE_Hw.scala 355:16]
      io.out.bits <= UInt<1>("h00") @[Dedicated_PE_Hw.scala 356:19]
      skip @[Dedicated_PE_Hw.scala 355:16]
    node _T_2 = eq(io.opcode, UInt<1>("h01")) @[Dedicated_PE_Hw.scala 353:20]
    when _T_2 : @[Dedicated_PE_Hw.scala 353:37]
      io.out.bits <= alu_results_1 @[Dedicated_PE_Hw.scala 354:19]
      skip @[Dedicated_PE_Hw.scala 353:37]
    else : @[Dedicated_PE_Hw.scala 355:16]
      io.out.bits <= UInt<1>("h00") @[Dedicated_PE_Hw.scala 356:19]
      skip @[Dedicated_PE_Hw.scala 355:16]
    node _T_3 = eq(io.opcode, UInt<2>("h02")) @[Dedicated_PE_Hw.scala 353:20]
    when _T_3 : @[Dedicated_PE_Hw.scala 353:37]
      io.out.bits <= alu_results_2 @[Dedicated_PE_Hw.scala 354:19]
      skip @[Dedicated_PE_Hw.scala 353:37]
    else : @[Dedicated_PE_Hw.scala 355:16]
      io.out.bits <= UInt<1>("h00") @[Dedicated_PE_Hw.scala 356:19]
      skip @[Dedicated_PE_Hw.scala 355:16]
    node _T_4 = eq(io.opcode, UInt<2>("h03")) @[Dedicated_PE_Hw.scala 353:20]
    when _T_4 : @[Dedicated_PE_Hw.scala 353:37]
      io.out.bits <= alu_results_3 @[Dedicated_PE_Hw.scala 354:19]
      skip @[Dedicated_PE_Hw.scala 353:37]
    else : @[Dedicated_PE_Hw.scala 355:16]
      io.out.bits <= UInt<1>("h00") @[Dedicated_PE_Hw.scala 356:19]
      skip @[Dedicated_PE_Hw.scala 355:16]
    node _T_5 = eq(io.opcode, UInt<3>("h04")) @[Dedicated_PE_Hw.scala 353:20]
    when _T_5 : @[Dedicated_PE_Hw.scala 353:37]
      io.out.bits <= alu_results_4 @[Dedicated_PE_Hw.scala 354:19]
      skip @[Dedicated_PE_Hw.scala 353:37]
    else : @[Dedicated_PE_Hw.scala 355:16]
      io.out.bits <= UInt<1>("h00") @[Dedicated_PE_Hw.scala 356:19]
      skip @[Dedicated_PE_Hw.scala 355:16]
    node _T_6 = and(io.in[0].valid, io.in[1].valid) @[Dedicated_PE_Hw.scala 372:50]
    io.out.valid <= _T_6 @[Dedicated_PE_Hw.scala 372:16]
    io.in[0].ready <= io.out.ready @[Dedicated_PE_Hw.scala 374:20]
    io.in[1].ready <= io.out.ready @[Dedicated_PE_Hw.scala 374:20]
    
  module Dedicated_PE_Hw_5 : 
    input clock : Clock
    input reset : UInt<1>
    output io : {flip in : {valid : UInt<1>, bits : UInt<64>, flip ready : UInt<1>, config : UInt<1>}[4], out : {valid : UInt<1>, bits : UInt<64>, flip ready : UInt<1>, config : UInt<1>}[1]}
    
    wire decomposed_input_ports_0 : {flip ready : UInt<1>, valid : UInt<1>, bits : UInt<64>}[4] @[Dedicated_PE_Hw.scala 219:57]
    node _T = bits(io.in[0].bits, 63, 0) @[Dedicated_PE_Hw.scala 226:35]
    decomposed_input_ports_0[0].bits <= _T @[Dedicated_PE_Hw.scala 225:53]
    decomposed_input_ports_0[0].valid <= io.in[0].valid @[Dedicated_PE_Hw.scala 227:54]
    io.in[0].ready <= decomposed_input_ports_0[0].ready @[Dedicated_PE_Hw.scala 230:33]
    node _T_1 = bits(io.in[1].bits, 63, 0) @[Dedicated_PE_Hw.scala 226:35]
    decomposed_input_ports_0[1].bits <= _T_1 @[Dedicated_PE_Hw.scala 225:53]
    decomposed_input_ports_0[1].valid <= io.in[1].valid @[Dedicated_PE_Hw.scala 227:54]
    io.in[1].ready <= decomposed_input_ports_0[1].ready @[Dedicated_PE_Hw.scala 230:33]
    node _T_2 = bits(io.in[2].bits, 63, 0) @[Dedicated_PE_Hw.scala 226:35]
    decomposed_input_ports_0[2].bits <= _T_2 @[Dedicated_PE_Hw.scala 225:53]
    decomposed_input_ports_0[2].valid <= io.in[2].valid @[Dedicated_PE_Hw.scala 227:54]
    io.in[2].ready <= decomposed_input_ports_0[2].ready @[Dedicated_PE_Hw.scala 230:33]
    node _T_3 = bits(io.in[3].bits, 63, 0) @[Dedicated_PE_Hw.scala 226:35]
    decomposed_input_ports_0[3].bits <= _T_3 @[Dedicated_PE_Hw.scala 225:53]
    decomposed_input_ports_0[3].valid <= io.in[3].valid @[Dedicated_PE_Hw.scala 227:54]
    io.in[3].ready <= decomposed_input_ports_0[3].ready @[Dedicated_PE_Hw.scala 230:33]
    wire decomposed_output_ports_0 : {flip ready : UInt<1>, valid : UInt<1>, bits : UInt<64>}[1] @[Dedicated_PE_Hw.scala 219:57]
    wire _T_4 : UInt<1>[1] @[Dedicated_PE_Hw.scala 235:30]
    decomposed_output_ports_0[0].ready <= _T_4[0] @[Dedicated_PE_Hw.scala 237:54]
    wire _T_5 : UInt<64> @[Dedicated_PE_Hw.scala 239:29]
    _T_5 <= decomposed_output_ports_0[0].bits @[Dedicated_PE_Hw.scala 240:19]
    wire _T_6 : UInt<1> @[Dedicated_PE_Hw.scala 241:30]
    _T_6 <= decomposed_output_ports_0[0].valid @[Dedicated_PE_Hw.scala 242:20]
    io.out[0].config <= io.in[0].config @[Dedicated_PE_Hw.scala 247:36]
    when io.in[0].config : @[Dedicated_PE_Hw.scala 248:33]
      _T_4[0] <= UInt<1>("h00") @[Dedicated_PE_Hw.scala 250:34]
      io.out[0].config <= io.in[0].config @[Dedicated_PE_Hw.scala 251:31]
      io.in[0].ready <= io.out[0].ready @[Dedicated_PE_Hw.scala 251:31]
      io.out[0].bits <= io.in[0].bits @[Dedicated_PE_Hw.scala 251:31]
      io.out[0].valid <= io.in[0].valid @[Dedicated_PE_Hw.scala 251:31]
      skip @[Dedicated_PE_Hw.scala 248:33]
    else : @[Dedicated_PE_Hw.scala 252:14]
      _T_4[0] <= io.out[0].ready @[Dedicated_PE_Hw.scala 254:34]
      io.out[0].bits <= _T_5 @[Dedicated_PE_Hw.scala 256:36]
      io.out[0].valid <= _T_6 @[Dedicated_PE_Hw.scala 257:37]
      skip @[Dedicated_PE_Hw.scala 252:14]
    wire config_wire : UInt<15> @[Dedicated_PE_Hw.scala 113:25]
    inst all_delaypipes_hw_0 of delay_pipe_hw_14 @[Dedicated_PE_Hw.scala 116:55]
    all_delaypipes_hw_0.clock <= clock
    all_delaypipes_hw_0.reset <= reset
    inst all_delaypipes_hw_1 of delay_pipe_hw_15 @[Dedicated_PE_Hw.scala 116:55]
    all_delaypipes_hw_1.clock <= clock
    all_delaypipes_hw_1.reset <= reset
    inst all_alus_hw_0 of alu_hw_7 @[Dedicated_PE_Hw.scala 117:43]
    all_alus_hw_0.clock <= clock
    all_alus_hw_0.reset <= reset
    node _T_7 = bits(config_wire, 1, 0) @[Dedicated_PE_Hw.scala 136:30]
    node _T_8 = eq(UInt<2>("h03"), _T_7) @[Mux.scala 69:19]
    node _T_9 = mux(_T_8, decomposed_input_ports_0[3].bits, UInt<1>("h00")) @[Mux.scala 69:16]
    node _T_10 = eq(UInt<2>("h02"), _T_7) @[Mux.scala 69:19]
    node _T_11 = mux(_T_10, decomposed_input_ports_0[2].bits, _T_9) @[Mux.scala 69:16]
    node _T_12 = eq(UInt<1>("h01"), _T_7) @[Mux.scala 69:19]
    node _T_13 = mux(_T_12, decomposed_input_ports_0[1].bits, _T_11) @[Mux.scala 69:16]
    node _T_14 = eq(UInt<1>("h00"), _T_7) @[Mux.scala 69:19]
    node _T_15 = mux(_T_14, decomposed_input_ports_0[0].bits, _T_13) @[Mux.scala 69:16]
    all_delaypipes_hw_0.io.in.bits <= _T_15 @[Dedicated_PE_Hw.scala 135:32]
    node _T_16 = bits(config_wire, 1, 0) @[Dedicated_PE_Hw.scala 138:30]
    node _T_17 = eq(UInt<2>("h03"), _T_16) @[Mux.scala 69:19]
    node _T_18 = mux(_T_17, decomposed_input_ports_0[3].valid, UInt<1>("h00")) @[Mux.scala 69:16]
    node _T_19 = eq(UInt<2>("h02"), _T_16) @[Mux.scala 69:19]
    node _T_20 = mux(_T_19, decomposed_input_ports_0[2].valid, _T_18) @[Mux.scala 69:16]
    node _T_21 = eq(UInt<1>("h01"), _T_16) @[Mux.scala 69:19]
    node _T_22 = mux(_T_21, decomposed_input_ports_0[1].valid, _T_20) @[Mux.scala 69:16]
    node _T_23 = eq(UInt<1>("h00"), _T_16) @[Mux.scala 69:19]
    node _T_24 = mux(_T_23, decomposed_input_ports_0[0].valid, _T_22) @[Mux.scala 69:16]
    all_delaypipes_hw_0.io.in.valid <= _T_24 @[Dedicated_PE_Hw.scala 137:33]
    all_delaypipes_hw_0.io.out.ready <= all_alus_hw_0.io.in[0].ready @[Dedicated_PE_Hw.scala 140:33]
    all_alus_hw_0.io.in[0].valid <= all_delaypipes_hw_0.io.out.valid @[Dedicated_PE_Hw.scala 140:33]
    all_alus_hw_0.io.in[0].bits <= all_delaypipes_hw_0.io.out.bits @[Dedicated_PE_Hw.scala 140:33]
    node _T_25 = bits(config_wire, 7, 4) @[Dedicated_PE_Hw.scala 142:44]
    all_delaypipes_hw_0.io.delay <= _T_25 @[Dedicated_PE_Hw.scala 142:30]
    node _T_26 = bits(config_wire, 3, 2) @[Dedicated_PE_Hw.scala 136:30]
    node _T_27 = eq(UInt<2>("h03"), _T_26) @[Mux.scala 69:19]
    node _T_28 = mux(_T_27, decomposed_input_ports_0[3].bits, UInt<1>("h00")) @[Mux.scala 69:16]
    node _T_29 = eq(UInt<2>("h02"), _T_26) @[Mux.scala 69:19]
    node _T_30 = mux(_T_29, decomposed_input_ports_0[2].bits, _T_28) @[Mux.scala 69:16]
    node _T_31 = eq(UInt<1>("h01"), _T_26) @[Mux.scala 69:19]
    node _T_32 = mux(_T_31, decomposed_input_ports_0[1].bits, _T_30) @[Mux.scala 69:16]
    node _T_33 = eq(UInt<1>("h00"), _T_26) @[Mux.scala 69:19]
    node _T_34 = mux(_T_33, decomposed_input_ports_0[0].bits, _T_32) @[Mux.scala 69:16]
    all_delaypipes_hw_1.io.in.bits <= _T_34 @[Dedicated_PE_Hw.scala 135:32]
    node _T_35 = bits(config_wire, 3, 2) @[Dedicated_PE_Hw.scala 138:30]
    node _T_36 = eq(UInt<2>("h03"), _T_35) @[Mux.scala 69:19]
    node _T_37 = mux(_T_36, decomposed_input_ports_0[3].valid, UInt<1>("h00")) @[Mux.scala 69:16]
    node _T_38 = eq(UInt<2>("h02"), _T_35) @[Mux.scala 69:19]
    node _T_39 = mux(_T_38, decomposed_input_ports_0[2].valid, _T_37) @[Mux.scala 69:16]
    node _T_40 = eq(UInt<1>("h01"), _T_35) @[Mux.scala 69:19]
    node _T_41 = mux(_T_40, decomposed_input_ports_0[1].valid, _T_39) @[Mux.scala 69:16]
    node _T_42 = eq(UInt<1>("h00"), _T_35) @[Mux.scala 69:19]
    node _T_43 = mux(_T_42, decomposed_input_ports_0[0].valid, _T_41) @[Mux.scala 69:16]
    all_delaypipes_hw_1.io.in.valid <= _T_43 @[Dedicated_PE_Hw.scala 137:33]
    all_delaypipes_hw_1.io.out.ready <= all_alus_hw_0.io.in[1].ready @[Dedicated_PE_Hw.scala 140:33]
    all_alus_hw_0.io.in[1].valid <= all_delaypipes_hw_1.io.out.valid @[Dedicated_PE_Hw.scala 140:33]
    all_alus_hw_0.io.in[1].bits <= all_delaypipes_hw_1.io.out.bits @[Dedicated_PE_Hw.scala 140:33]
    node _T_44 = bits(config_wire, 11, 8) @[Dedicated_PE_Hw.scala 142:44]
    all_delaypipes_hw_1.io.delay <= _T_44 @[Dedicated_PE_Hw.scala 142:30]
    decomposed_output_ports_0[0].bits <= all_alus_hw_0.io.out.bits @[Dedicated_PE_Hw.scala 145:91]
    decomposed_output_ports_0[0].valid <= all_alus_hw_0.io.out.valid @[Dedicated_PE_Hw.scala 145:91]
    all_alus_hw_0.io.out.ready <= decomposed_output_ports_0[0].ready @[Dedicated_PE_Hw.scala 145:91]
    node _T_45 = bits(config_wire, 14, 12) @[Dedicated_PE_Hw.scala 156:36]
    all_alus_hw_0.io.opcode <= _T_45 @[Dedicated_PE_Hw.scala 156:22]
    node _T_46 = bits(config_wire, 1, 0) @[Dedicated_PE_Hw.scala 164:22]
    node _T_47 = eq(_T_46, UInt<1>("h00")) @[Dedicated_PE_Hw.scala 164:53]
    node _T_48 = mux(_T_47, all_delaypipes_hw_0.io.in.ready, UInt<1>("h01")) @[Dedicated_PE_Hw.scala 164:10]
    node _T_49 = bits(config_wire, 3, 2) @[Dedicated_PE_Hw.scala 164:22]
    node _T_50 = eq(_T_49, UInt<1>("h00")) @[Dedicated_PE_Hw.scala 164:53]
    node _T_51 = mux(_T_50, all_delaypipes_hw_1.io.in.ready, UInt<1>("h01")) @[Dedicated_PE_Hw.scala 164:10]
    node _T_52 = and(_T_48, _T_51) @[Dedicated_PE_Hw.scala 168:99]
    decomposed_input_ports_0[0].ready <= _T_52 @[Dedicated_PE_Hw.scala 168:73]
    node _T_53 = bits(config_wire, 1, 0) @[Dedicated_PE_Hw.scala 164:22]
    node _T_54 = eq(_T_53, UInt<1>("h01")) @[Dedicated_PE_Hw.scala 164:53]
    node _T_55 = mux(_T_54, all_delaypipes_hw_0.io.in.ready, UInt<1>("h01")) @[Dedicated_PE_Hw.scala 164:10]
    node _T_56 = bits(config_wire, 3, 2) @[Dedicated_PE_Hw.scala 164:22]
    node _T_57 = eq(_T_56, UInt<1>("h01")) @[Dedicated_PE_Hw.scala 164:53]
    node _T_58 = mux(_T_57, all_delaypipes_hw_1.io.in.ready, UInt<1>("h01")) @[Dedicated_PE_Hw.scala 164:10]
    node _T_59 = and(_T_55, _T_58) @[Dedicated_PE_Hw.scala 168:99]
    decomposed_input_ports_0[1].ready <= _T_59 @[Dedicated_PE_Hw.scala 168:73]
    node _T_60 = bits(config_wire, 1, 0) @[Dedicated_PE_Hw.scala 164:22]
    node _T_61 = eq(_T_60, UInt<2>("h02")) @[Dedicated_PE_Hw.scala 164:53]
    node _T_62 = mux(_T_61, all_delaypipes_hw_0.io.in.ready, UInt<1>("h01")) @[Dedicated_PE_Hw.scala 164:10]
    node _T_63 = bits(config_wire, 3, 2) @[Dedicated_PE_Hw.scala 164:22]
    node _T_64 = eq(_T_63, UInt<2>("h02")) @[Dedicated_PE_Hw.scala 164:53]
    node _T_65 = mux(_T_64, all_delaypipes_hw_1.io.in.ready, UInt<1>("h01")) @[Dedicated_PE_Hw.scala 164:10]
    node _T_66 = and(_T_62, _T_65) @[Dedicated_PE_Hw.scala 168:99]
    decomposed_input_ports_0[2].ready <= _T_66 @[Dedicated_PE_Hw.scala 168:73]
    node _T_67 = bits(config_wire, 1, 0) @[Dedicated_PE_Hw.scala 164:22]
    node _T_68 = eq(_T_67, UInt<2>("h03")) @[Dedicated_PE_Hw.scala 164:53]
    node _T_69 = mux(_T_68, all_delaypipes_hw_0.io.in.ready, UInt<1>("h01")) @[Dedicated_PE_Hw.scala 164:10]
    node _T_70 = bits(config_wire, 3, 2) @[Dedicated_PE_Hw.scala 164:22]
    node _T_71 = eq(_T_70, UInt<2>("h03")) @[Dedicated_PE_Hw.scala 164:53]
    node _T_72 = mux(_T_71, all_delaypipes_hw_1.io.in.ready, UInt<1>("h01")) @[Dedicated_PE_Hw.scala 164:10]
    node _T_73 = and(_T_69, _T_72) @[Dedicated_PE_Hw.scala 168:99]
    decomposed_input_ports_0[3].ready <= _T_73 @[Dedicated_PE_Hw.scala 168:73]
    wire _T_74 : UInt<15>[1] @[Dedicated_PE_Hw.scala 192:45]
    _T_74[0] <= UInt<15>("h00") @[Dedicated_PE_Hw.scala 192:45]
    reg config_register_file : UInt<15>[1], clock with : (reset => (reset, _T_74)) @[Dedicated_PE_Hw.scala 192:37]
    node _T_75 = bits(config_register_file[0], 14, 0) @[Dedicated_PE_Hw.scala 193:55]
    config_wire <= _T_75 @[Dedicated_PE_Hw.scala 193:15]
    node config_module_id = bits(io.in[0].bits, 63, 59) @[Dedicated_PE_Hw.scala 200:44]
    node module_id_match = eq(config_module_id, UInt<1>("h01")) @[Dedicated_PE_Hw.scala 201:49]
    node config_idx = bits(io.in[0].bits, 58, 58) @[Dedicated_PE_Hw.scala 202:38]
    node config_data = bits(io.in[0].bits, 14, 0) @[Dedicated_PE_Hw.scala 203:39]
    node _T_76 = and(io.in[0].config, module_id_match) @[Dedicated_PE_Hw.scala 204:22]
    when _T_76 : @[Dedicated_PE_Hw.scala 204:41]
      config_register_file[UInt<1>("h00")] <= config_data @[Dedicated_PE_Hw.scala 205:38]
      skip @[Dedicated_PE_Hw.scala 204:41]
    
  module delay_pipe_hw_16 : 
    input clock : Clock
    input reset : UInt<1>
    output io : {in : {flip bits : UInt<64>, flip valid : UInt<1>, ready : UInt<1>}, out : {bits : UInt<64>, valid : UInt<1>, flip ready : UInt<1>}, flip delay : UInt<1>}
    
    io.in.ready <= io.out.ready @[Dedicated_PE_Hw.scala 323:12]
    io.out.valid <= io.in.valid @[Dedicated_PE_Hw.scala 323:12]
    io.out.bits <= io.in.bits @[Dedicated_PE_Hw.scala 323:12]
    
  module delay_pipe_hw_17 : 
    input clock : Clock
    input reset : UInt<1>
    output io : {in : {flip bits : UInt<64>, flip valid : UInt<1>, ready : UInt<1>}, out : {bits : UInt<64>, valid : UInt<1>, flip ready : UInt<1>}, flip delay : UInt<1>}
    
    io.in.ready <= io.out.ready @[Dedicated_PE_Hw.scala 323:12]
    io.out.valid <= io.in.valid @[Dedicated_PE_Hw.scala 323:12]
    io.out.bits <= io.in.bits @[Dedicated_PE_Hw.scala 323:12]
    
  module alu_hw_8 : 
    input clock : Clock
    input reset : UInt<1>
    output io : {in : {flip bits : UInt<64>, flip valid : UInt<1>, ready : UInt<1>}[2], out : {bits : UInt<64>, valid : UInt<1>, flip ready : UInt<1>}, flip opcode : UInt<3>}
    
    node _T = sub(io.in[0].bits, io.in[1].bits) @[fullinst.scala 37:49]
    node alu_results_0 = tail(_T, 1) @[fullinst.scala 37:49]
    node alu_results_1 = div(io.in[0].bits, io.in[1].bits) @[fullinst.scala 39:49]
    node alu_results_2 = mul(io.in[0].bits, io.in[1].bits) @[fullinst.scala 38:49]
    node alu_results_3 = or(io.in[0].bits, io.in[1].bits) @[fullinst.scala 40:49]
    node alu_results_4 = and(io.in[0].bits, io.in[1].bits) @[fullinst.scala 41:49]
    node _T_1 = eq(io.opcode, UInt<1>("h00")) @[Dedicated_PE_Hw.scala 353:20]
    when _T_1 : @[Dedicated_PE_Hw.scala 353:37]
      io.out.bits <= alu_results_0 @[Dedicated_PE_Hw.scala 354:19]
      skip @[Dedicated_PE_Hw.scala 353:37]
    else : @[Dedicated_PE_Hw.scala 355:16]
      io.out.bits <= UInt<1>("h00") @[Dedicated_PE_Hw.scala 356:19]
      skip @[Dedicated_PE_Hw.scala 355:16]
    node _T_2 = eq(io.opcode, UInt<1>("h01")) @[Dedicated_PE_Hw.scala 353:20]
    when _T_2 : @[Dedicated_PE_Hw.scala 353:37]
      io.out.bits <= alu_results_1 @[Dedicated_PE_Hw.scala 354:19]
      skip @[Dedicated_PE_Hw.scala 353:37]
    else : @[Dedicated_PE_Hw.scala 355:16]
      io.out.bits <= UInt<1>("h00") @[Dedicated_PE_Hw.scala 356:19]
      skip @[Dedicated_PE_Hw.scala 355:16]
    node _T_3 = eq(io.opcode, UInt<2>("h02")) @[Dedicated_PE_Hw.scala 353:20]
    when _T_3 : @[Dedicated_PE_Hw.scala 353:37]
      io.out.bits <= alu_results_2 @[Dedicated_PE_Hw.scala 354:19]
      skip @[Dedicated_PE_Hw.scala 353:37]
    else : @[Dedicated_PE_Hw.scala 355:16]
      io.out.bits <= UInt<1>("h00") @[Dedicated_PE_Hw.scala 356:19]
      skip @[Dedicated_PE_Hw.scala 355:16]
    node _T_4 = eq(io.opcode, UInt<2>("h03")) @[Dedicated_PE_Hw.scala 353:20]
    when _T_4 : @[Dedicated_PE_Hw.scala 353:37]
      io.out.bits <= alu_results_3 @[Dedicated_PE_Hw.scala 354:19]
      skip @[Dedicated_PE_Hw.scala 353:37]
    else : @[Dedicated_PE_Hw.scala 355:16]
      io.out.bits <= UInt<1>("h00") @[Dedicated_PE_Hw.scala 356:19]
      skip @[Dedicated_PE_Hw.scala 355:16]
    node _T_5 = eq(io.opcode, UInt<3>("h04")) @[Dedicated_PE_Hw.scala 353:20]
    when _T_5 : @[Dedicated_PE_Hw.scala 353:37]
      io.out.bits <= alu_results_4 @[Dedicated_PE_Hw.scala 354:19]
      skip @[Dedicated_PE_Hw.scala 353:37]
    else : @[Dedicated_PE_Hw.scala 355:16]
      io.out.bits <= UInt<1>("h00") @[Dedicated_PE_Hw.scala 356:19]
      skip @[Dedicated_PE_Hw.scala 355:16]
    node _T_6 = and(io.in[0].valid, io.in[1].valid) @[Dedicated_PE_Hw.scala 372:50]
    io.out.valid <= _T_6 @[Dedicated_PE_Hw.scala 372:16]
    io.in[0].ready <= io.out.ready @[Dedicated_PE_Hw.scala 374:20]
    io.in[1].ready <= io.out.ready @[Dedicated_PE_Hw.scala 374:20]
    
  module Dedicated_PE_Hw_6 : 
    input clock : Clock
    input reset : UInt<1>
    output io : {flip in : {valid : UInt<1>, bits : UInt<64>, flip ready : UInt<1>, config : UInt<1>}[4], out : {valid : UInt<1>, bits : UInt<64>, flip ready : UInt<1>, config : UInt<1>}[1]}
    
    wire decomposed_input_ports_0 : {flip ready : UInt<1>, valid : UInt<1>, bits : UInt<64>}[4] @[Dedicated_PE_Hw.scala 219:57]
    node _T = bits(io.in[0].bits, 63, 0) @[Dedicated_PE_Hw.scala 226:35]
    decomposed_input_ports_0[0].bits <= _T @[Dedicated_PE_Hw.scala 225:53]
    decomposed_input_ports_0[0].valid <= io.in[0].valid @[Dedicated_PE_Hw.scala 227:54]
    io.in[0].ready <= decomposed_input_ports_0[0].ready @[Dedicated_PE_Hw.scala 230:33]
    node _T_1 = bits(io.in[1].bits, 63, 0) @[Dedicated_PE_Hw.scala 226:35]
    decomposed_input_ports_0[1].bits <= _T_1 @[Dedicated_PE_Hw.scala 225:53]
    decomposed_input_ports_0[1].valid <= io.in[1].valid @[Dedicated_PE_Hw.scala 227:54]
    io.in[1].ready <= decomposed_input_ports_0[1].ready @[Dedicated_PE_Hw.scala 230:33]
    node _T_2 = bits(io.in[2].bits, 63, 0) @[Dedicated_PE_Hw.scala 226:35]
    decomposed_input_ports_0[2].bits <= _T_2 @[Dedicated_PE_Hw.scala 225:53]
    decomposed_input_ports_0[2].valid <= io.in[2].valid @[Dedicated_PE_Hw.scala 227:54]
    io.in[2].ready <= decomposed_input_ports_0[2].ready @[Dedicated_PE_Hw.scala 230:33]
    node _T_3 = bits(io.in[3].bits, 63, 0) @[Dedicated_PE_Hw.scala 226:35]
    decomposed_input_ports_0[3].bits <= _T_3 @[Dedicated_PE_Hw.scala 225:53]
    decomposed_input_ports_0[3].valid <= io.in[3].valid @[Dedicated_PE_Hw.scala 227:54]
    io.in[3].ready <= decomposed_input_ports_0[3].ready @[Dedicated_PE_Hw.scala 230:33]
    wire decomposed_output_ports_0 : {flip ready : UInt<1>, valid : UInt<1>, bits : UInt<64>}[1] @[Dedicated_PE_Hw.scala 219:57]
    wire _T_4 : UInt<1>[1] @[Dedicated_PE_Hw.scala 235:30]
    decomposed_output_ports_0[0].ready <= _T_4[0] @[Dedicated_PE_Hw.scala 237:54]
    wire _T_5 : UInt<64> @[Dedicated_PE_Hw.scala 239:29]
    _T_5 <= decomposed_output_ports_0[0].bits @[Dedicated_PE_Hw.scala 240:19]
    wire _T_6 : UInt<1> @[Dedicated_PE_Hw.scala 241:30]
    _T_6 <= decomposed_output_ports_0[0].valid @[Dedicated_PE_Hw.scala 242:20]
    io.out[0].config <= io.in[0].config @[Dedicated_PE_Hw.scala 247:36]
    when io.in[0].config : @[Dedicated_PE_Hw.scala 248:33]
      _T_4[0] <= UInt<1>("h00") @[Dedicated_PE_Hw.scala 250:34]
      io.out[0].config <= io.in[0].config @[Dedicated_PE_Hw.scala 251:31]
      io.in[0].ready <= io.out[0].ready @[Dedicated_PE_Hw.scala 251:31]
      io.out[0].bits <= io.in[0].bits @[Dedicated_PE_Hw.scala 251:31]
      io.out[0].valid <= io.in[0].valid @[Dedicated_PE_Hw.scala 251:31]
      skip @[Dedicated_PE_Hw.scala 248:33]
    else : @[Dedicated_PE_Hw.scala 252:14]
      _T_4[0] <= io.out[0].ready @[Dedicated_PE_Hw.scala 254:34]
      io.out[0].bits <= _T_5 @[Dedicated_PE_Hw.scala 256:36]
      io.out[0].valid <= _T_6 @[Dedicated_PE_Hw.scala 257:37]
      skip @[Dedicated_PE_Hw.scala 252:14]
    wire config_wire : UInt<9> @[Dedicated_PE_Hw.scala 113:25]
    inst all_delaypipes_hw_0 of delay_pipe_hw_16 @[Dedicated_PE_Hw.scala 116:55]
    all_delaypipes_hw_0.clock <= clock
    all_delaypipes_hw_0.reset <= reset
    inst all_delaypipes_hw_1 of delay_pipe_hw_17 @[Dedicated_PE_Hw.scala 116:55]
    all_delaypipes_hw_1.clock <= clock
    all_delaypipes_hw_1.reset <= reset
    inst all_alus_hw_0 of alu_hw_8 @[Dedicated_PE_Hw.scala 117:43]
    all_alus_hw_0.clock <= clock
    all_alus_hw_0.reset <= reset
    node _T_7 = bits(config_wire, 1, 0) @[Dedicated_PE_Hw.scala 136:30]
    node _T_8 = eq(UInt<2>("h03"), _T_7) @[Mux.scala 69:19]
    node _T_9 = mux(_T_8, decomposed_input_ports_0[3].bits, UInt<1>("h00")) @[Mux.scala 69:16]
    node _T_10 = eq(UInt<2>("h02"), _T_7) @[Mux.scala 69:19]
    node _T_11 = mux(_T_10, decomposed_input_ports_0[2].bits, _T_9) @[Mux.scala 69:16]
    node _T_12 = eq(UInt<1>("h01"), _T_7) @[Mux.scala 69:19]
    node _T_13 = mux(_T_12, decomposed_input_ports_0[1].bits, _T_11) @[Mux.scala 69:16]
    node _T_14 = eq(UInt<1>("h00"), _T_7) @[Mux.scala 69:19]
    node _T_15 = mux(_T_14, decomposed_input_ports_0[0].bits, _T_13) @[Mux.scala 69:16]
    all_delaypipes_hw_0.io.in.bits <= _T_15 @[Dedicated_PE_Hw.scala 135:32]
    node _T_16 = bits(config_wire, 1, 0) @[Dedicated_PE_Hw.scala 138:30]
    node _T_17 = eq(UInt<2>("h03"), _T_16) @[Mux.scala 69:19]
    node _T_18 = mux(_T_17, decomposed_input_ports_0[3].valid, UInt<1>("h00")) @[Mux.scala 69:16]
    node _T_19 = eq(UInt<2>("h02"), _T_16) @[Mux.scala 69:19]
    node _T_20 = mux(_T_19, decomposed_input_ports_0[2].valid, _T_18) @[Mux.scala 69:16]
    node _T_21 = eq(UInt<1>("h01"), _T_16) @[Mux.scala 69:19]
    node _T_22 = mux(_T_21, decomposed_input_ports_0[1].valid, _T_20) @[Mux.scala 69:16]
    node _T_23 = eq(UInt<1>("h00"), _T_16) @[Mux.scala 69:19]
    node _T_24 = mux(_T_23, decomposed_input_ports_0[0].valid, _T_22) @[Mux.scala 69:16]
    all_delaypipes_hw_0.io.in.valid <= _T_24 @[Dedicated_PE_Hw.scala 137:33]
    all_delaypipes_hw_0.io.out.ready <= all_alus_hw_0.io.in[0].ready @[Dedicated_PE_Hw.scala 140:33]
    all_alus_hw_0.io.in[0].valid <= all_delaypipes_hw_0.io.out.valid @[Dedicated_PE_Hw.scala 140:33]
    all_alus_hw_0.io.in[0].bits <= all_delaypipes_hw_0.io.out.bits @[Dedicated_PE_Hw.scala 140:33]
    node _T_25 = bits(config_wire, 4, 4) @[Dedicated_PE_Hw.scala 142:44]
    all_delaypipes_hw_0.io.delay <= _T_25 @[Dedicated_PE_Hw.scala 142:30]
    node _T_26 = bits(config_wire, 3, 2) @[Dedicated_PE_Hw.scala 136:30]
    node _T_27 = eq(UInt<2>("h03"), _T_26) @[Mux.scala 69:19]
    node _T_28 = mux(_T_27, decomposed_input_ports_0[3].bits, UInt<1>("h00")) @[Mux.scala 69:16]
    node _T_29 = eq(UInt<2>("h02"), _T_26) @[Mux.scala 69:19]
    node _T_30 = mux(_T_29, decomposed_input_ports_0[2].bits, _T_28) @[Mux.scala 69:16]
    node _T_31 = eq(UInt<1>("h01"), _T_26) @[Mux.scala 69:19]
    node _T_32 = mux(_T_31, decomposed_input_ports_0[1].bits, _T_30) @[Mux.scala 69:16]
    node _T_33 = eq(UInt<1>("h00"), _T_26) @[Mux.scala 69:19]
    node _T_34 = mux(_T_33, decomposed_input_ports_0[0].bits, _T_32) @[Mux.scala 69:16]
    all_delaypipes_hw_1.io.in.bits <= _T_34 @[Dedicated_PE_Hw.scala 135:32]
    node _T_35 = bits(config_wire, 3, 2) @[Dedicated_PE_Hw.scala 138:30]
    node _T_36 = eq(UInt<2>("h03"), _T_35) @[Mux.scala 69:19]
    node _T_37 = mux(_T_36, decomposed_input_ports_0[3].valid, UInt<1>("h00")) @[Mux.scala 69:16]
    node _T_38 = eq(UInt<2>("h02"), _T_35) @[Mux.scala 69:19]
    node _T_39 = mux(_T_38, decomposed_input_ports_0[2].valid, _T_37) @[Mux.scala 69:16]
    node _T_40 = eq(UInt<1>("h01"), _T_35) @[Mux.scala 69:19]
    node _T_41 = mux(_T_40, decomposed_input_ports_0[1].valid, _T_39) @[Mux.scala 69:16]
    node _T_42 = eq(UInt<1>("h00"), _T_35) @[Mux.scala 69:19]
    node _T_43 = mux(_T_42, decomposed_input_ports_0[0].valid, _T_41) @[Mux.scala 69:16]
    all_delaypipes_hw_1.io.in.valid <= _T_43 @[Dedicated_PE_Hw.scala 137:33]
    all_delaypipes_hw_1.io.out.ready <= all_alus_hw_0.io.in[1].ready @[Dedicated_PE_Hw.scala 140:33]
    all_alus_hw_0.io.in[1].valid <= all_delaypipes_hw_1.io.out.valid @[Dedicated_PE_Hw.scala 140:33]
    all_alus_hw_0.io.in[1].bits <= all_delaypipes_hw_1.io.out.bits @[Dedicated_PE_Hw.scala 140:33]
    node _T_44 = bits(config_wire, 5, 5) @[Dedicated_PE_Hw.scala 142:44]
    all_delaypipes_hw_1.io.delay <= _T_44 @[Dedicated_PE_Hw.scala 142:30]
    decomposed_output_ports_0[0].bits <= all_alus_hw_0.io.out.bits @[Dedicated_PE_Hw.scala 145:91]
    decomposed_output_ports_0[0].valid <= all_alus_hw_0.io.out.valid @[Dedicated_PE_Hw.scala 145:91]
    all_alus_hw_0.io.out.ready <= decomposed_output_ports_0[0].ready @[Dedicated_PE_Hw.scala 145:91]
    node _T_45 = bits(config_wire, 8, 6) @[Dedicated_PE_Hw.scala 156:36]
    all_alus_hw_0.io.opcode <= _T_45 @[Dedicated_PE_Hw.scala 156:22]
    node _T_46 = bits(config_wire, 1, 0) @[Dedicated_PE_Hw.scala 164:22]
    node _T_47 = eq(_T_46, UInt<1>("h00")) @[Dedicated_PE_Hw.scala 164:53]
    node _T_48 = mux(_T_47, all_delaypipes_hw_0.io.in.ready, UInt<1>("h01")) @[Dedicated_PE_Hw.scala 164:10]
    node _T_49 = bits(config_wire, 3, 2) @[Dedicated_PE_Hw.scala 164:22]
    node _T_50 = eq(_T_49, UInt<1>("h00")) @[Dedicated_PE_Hw.scala 164:53]
    node _T_51 = mux(_T_50, all_delaypipes_hw_1.io.in.ready, UInt<1>("h01")) @[Dedicated_PE_Hw.scala 164:10]
    node _T_52 = and(_T_48, _T_51) @[Dedicated_PE_Hw.scala 168:99]
    decomposed_input_ports_0[0].ready <= _T_52 @[Dedicated_PE_Hw.scala 168:73]
    node _T_53 = bits(config_wire, 1, 0) @[Dedicated_PE_Hw.scala 164:22]
    node _T_54 = eq(_T_53, UInt<1>("h01")) @[Dedicated_PE_Hw.scala 164:53]
    node _T_55 = mux(_T_54, all_delaypipes_hw_0.io.in.ready, UInt<1>("h01")) @[Dedicated_PE_Hw.scala 164:10]
    node _T_56 = bits(config_wire, 3, 2) @[Dedicated_PE_Hw.scala 164:22]
    node _T_57 = eq(_T_56, UInt<1>("h01")) @[Dedicated_PE_Hw.scala 164:53]
    node _T_58 = mux(_T_57, all_delaypipes_hw_1.io.in.ready, UInt<1>("h01")) @[Dedicated_PE_Hw.scala 164:10]
    node _T_59 = and(_T_55, _T_58) @[Dedicated_PE_Hw.scala 168:99]
    decomposed_input_ports_0[1].ready <= _T_59 @[Dedicated_PE_Hw.scala 168:73]
    node _T_60 = bits(config_wire, 1, 0) @[Dedicated_PE_Hw.scala 164:22]
    node _T_61 = eq(_T_60, UInt<2>("h02")) @[Dedicated_PE_Hw.scala 164:53]
    node _T_62 = mux(_T_61, all_delaypipes_hw_0.io.in.ready, UInt<1>("h01")) @[Dedicated_PE_Hw.scala 164:10]
    node _T_63 = bits(config_wire, 3, 2) @[Dedicated_PE_Hw.scala 164:22]
    node _T_64 = eq(_T_63, UInt<2>("h02")) @[Dedicated_PE_Hw.scala 164:53]
    node _T_65 = mux(_T_64, all_delaypipes_hw_1.io.in.ready, UInt<1>("h01")) @[Dedicated_PE_Hw.scala 164:10]
    node _T_66 = and(_T_62, _T_65) @[Dedicated_PE_Hw.scala 168:99]
    decomposed_input_ports_0[2].ready <= _T_66 @[Dedicated_PE_Hw.scala 168:73]
    node _T_67 = bits(config_wire, 1, 0) @[Dedicated_PE_Hw.scala 164:22]
    node _T_68 = eq(_T_67, UInt<2>("h03")) @[Dedicated_PE_Hw.scala 164:53]
    node _T_69 = mux(_T_68, all_delaypipes_hw_0.io.in.ready, UInt<1>("h01")) @[Dedicated_PE_Hw.scala 164:10]
    node _T_70 = bits(config_wire, 3, 2) @[Dedicated_PE_Hw.scala 164:22]
    node _T_71 = eq(_T_70, UInt<2>("h03")) @[Dedicated_PE_Hw.scala 164:53]
    node _T_72 = mux(_T_71, all_delaypipes_hw_1.io.in.ready, UInt<1>("h01")) @[Dedicated_PE_Hw.scala 164:10]
    node _T_73 = and(_T_69, _T_72) @[Dedicated_PE_Hw.scala 168:99]
    decomposed_input_ports_0[3].ready <= _T_73 @[Dedicated_PE_Hw.scala 168:73]
    wire _T_74 : UInt<9>[1] @[Dedicated_PE_Hw.scala 192:45]
    _T_74[0] <= UInt<9>("h00") @[Dedicated_PE_Hw.scala 192:45]
    reg config_register_file : UInt<9>[1], clock with : (reset => (reset, _T_74)) @[Dedicated_PE_Hw.scala 192:37]
    node _T_75 = bits(config_register_file[0], 8, 0) @[Dedicated_PE_Hw.scala 193:55]
    config_wire <= _T_75 @[Dedicated_PE_Hw.scala 193:15]
    node config_module_id = bits(io.in[0].bits, 63, 59) @[Dedicated_PE_Hw.scala 200:44]
    node module_id_match = eq(config_module_id, UInt<3>("h04")) @[Dedicated_PE_Hw.scala 201:49]
    node config_idx = bits(io.in[0].bits, 58, 58) @[Dedicated_PE_Hw.scala 202:38]
    node config_data = bits(io.in[0].bits, 8, 0) @[Dedicated_PE_Hw.scala 203:39]
    node _T_76 = and(io.in[0].config, module_id_match) @[Dedicated_PE_Hw.scala 204:22]
    when _T_76 : @[Dedicated_PE_Hw.scala 204:41]
      config_register_file[UInt<1>("h00")] <= config_data @[Dedicated_PE_Hw.scala 205:38]
      skip @[Dedicated_PE_Hw.scala 204:41]
    
  module Shared_PE_Hw : 
    input clock : Clock
    input reset : UInt<1>
    output io : {flip in : {valid : UInt<1>, bits : UInt<64>, flip ready : UInt<1>, config : UInt<1>}[4], out : {valid : UInt<1>, bits : UInt<64>, flip ready : UInt<1>, config : UInt<1>}[4]}
    
    io.out[3].config <= io.in[0].config @[Shared_PE_Hw.scala 35:14]
    io.in[0].ready <= io.out[3].ready @[Shared_PE_Hw.scala 35:14]
    io.out[3].bits <= io.in[0].bits @[Shared_PE_Hw.scala 35:14]
    io.out[3].valid <= io.in[0].valid @[Shared_PE_Hw.scala 35:14]
    io.out[2].config <= io.in[1].config @[Shared_PE_Hw.scala 35:14]
    io.in[1].ready <= io.out[2].ready @[Shared_PE_Hw.scala 35:14]
    io.out[2].bits <= io.in[1].bits @[Shared_PE_Hw.scala 35:14]
    io.out[2].valid <= io.in[1].valid @[Shared_PE_Hw.scala 35:14]
    io.out[1].config <= io.in[2].config @[Shared_PE_Hw.scala 35:14]
    io.in[2].ready <= io.out[1].ready @[Shared_PE_Hw.scala 35:14]
    io.out[1].bits <= io.in[2].bits @[Shared_PE_Hw.scala 35:14]
    io.out[1].valid <= io.in[2].valid @[Shared_PE_Hw.scala 35:14]
    io.out[0].config <= io.in[3].config @[Shared_PE_Hw.scala 35:14]
    io.in[3].ready <= io.out[0].ready @[Shared_PE_Hw.scala 35:14]
    io.out[0].bits <= io.in[3].bits @[Shared_PE_Hw.scala 35:14]
    io.out[0].valid <= io.in[3].valid @[Shared_PE_Hw.scala 35:14]
    
  module Shared_PE_Hw_1 : 
    input clock : Clock
    input reset : UInt<1>
    output io : {flip in : {valid : UInt<1>, bits : UInt<64>, flip ready : UInt<1>, config : UInt<1>}[4], out : {valid : UInt<1>, bits : UInt<64>, flip ready : UInt<1>, config : UInt<1>}[4]}
    
    io.out[3].config <= io.in[0].config @[Shared_PE_Hw.scala 35:14]
    io.in[0].ready <= io.out[3].ready @[Shared_PE_Hw.scala 35:14]
    io.out[3].bits <= io.in[0].bits @[Shared_PE_Hw.scala 35:14]
    io.out[3].valid <= io.in[0].valid @[Shared_PE_Hw.scala 35:14]
    io.out[2].config <= io.in[1].config @[Shared_PE_Hw.scala 35:14]
    io.in[1].ready <= io.out[2].ready @[Shared_PE_Hw.scala 35:14]
    io.out[2].bits <= io.in[1].bits @[Shared_PE_Hw.scala 35:14]
    io.out[2].valid <= io.in[1].valid @[Shared_PE_Hw.scala 35:14]
    io.out[1].config <= io.in[2].config @[Shared_PE_Hw.scala 35:14]
    io.in[2].ready <= io.out[1].ready @[Shared_PE_Hw.scala 35:14]
    io.out[1].bits <= io.in[2].bits @[Shared_PE_Hw.scala 35:14]
    io.out[1].valid <= io.in[2].valid @[Shared_PE_Hw.scala 35:14]
    io.out[0].config <= io.in[3].config @[Shared_PE_Hw.scala 35:14]
    io.in[3].ready <= io.out[0].ready @[Shared_PE_Hw.scala 35:14]
    io.out[0].bits <= io.in[3].bits @[Shared_PE_Hw.scala 35:14]
    io.out[0].valid <= io.in[3].valid @[Shared_PE_Hw.scala 35:14]
    
  module Cgra_Hw : 
    input clock : Clock
    input reset : UInt<1>
    output io : {flip in : {valid : UInt<1>, bits : UInt<64>, flip ready : UInt<1>, config : UInt<1>}[2], out : {valid : UInt<1>, bits : UInt<64>, flip ready : UInt<1>, config : UInt<1>}[2]}
    
    inst VectorPort_Hw of VectorPort_Hw @[Cgra_Hw.scala 33:63]
    VectorPort_Hw.clock <= clock
    VectorPort_Hw.reset <= reset
    inst VectorPort_Hw_1 of VectorPort_Hw_1 @[Cgra_Hw.scala 33:63]
    VectorPort_Hw_1.clock <= clock
    VectorPort_Hw_1.reset <= reset
    inst VectorPort_Hw_2 of VectorPort_Hw_2 @[Cgra_Hw.scala 33:63]
    VectorPort_Hw_2.clock <= clock
    VectorPort_Hw_2.reset <= reset
    inst VectorPort_Hw_3 of VectorPort_Hw_3 @[Cgra_Hw.scala 33:63]
    VectorPort_Hw_3.clock <= clock
    VectorPort_Hw_3.reset <= reset
    inst Router_Hw of Router_Hw @[Cgra_Hw.scala 38:51]
    Router_Hw.clock <= clock
    Router_Hw.reset <= reset
    inst Router_Hw_1 of Router_Hw_1 @[Cgra_Hw.scala 38:51]
    Router_Hw_1.clock <= clock
    Router_Hw_1.reset <= reset
    inst Router_Hw_2 of Router_Hw_2 @[Cgra_Hw.scala 38:51]
    Router_Hw_2.clock <= clock
    Router_Hw_2.reset <= reset
    inst Router_Hw_3 of Router_Hw_3 @[Cgra_Hw.scala 38:51]
    Router_Hw_3.clock <= clock
    Router_Hw_3.reset <= reset
    inst Router_Hw_4 of Router_Hw_4 @[Cgra_Hw.scala 38:51]
    Router_Hw_4.clock <= clock
    Router_Hw_4.reset <= reset
    inst Router_Hw_5 of Router_Hw_5 @[Cgra_Hw.scala 38:51]
    Router_Hw_5.clock <= clock
    Router_Hw_5.reset <= reset
    inst Router_Hw_6 of Router_Hw_6 @[Cgra_Hw.scala 38:51]
    Router_Hw_6.clock <= clock
    Router_Hw_6.reset <= reset
    inst Router_Hw_7 of Router_Hw_7 @[Cgra_Hw.scala 38:51]
    Router_Hw_7.clock <= clock
    Router_Hw_7.reset <= reset
    inst Router_Hw_8 of Router_Hw_8 @[Cgra_Hw.scala 38:51]
    Router_Hw_8.clock <= clock
    Router_Hw_8.reset <= reset
    inst Router_Hw_9 of Router_Hw_9 @[Cgra_Hw.scala 38:51]
    Router_Hw_9.clock <= clock
    Router_Hw_9.reset <= reset
    inst Router_Hw_10 of Router_Hw_10 @[Cgra_Hw.scala 38:51]
    Router_Hw_10.clock <= clock
    Router_Hw_10.reset <= reset
    inst Router_Hw_11 of Router_Hw_11 @[Cgra_Hw.scala 38:51]
    Router_Hw_11.clock <= clock
    Router_Hw_11.reset <= reset
    inst Router_Hw_12 of Router_Hw_12 @[Cgra_Hw.scala 38:51]
    Router_Hw_12.clock <= clock
    Router_Hw_12.reset <= reset
    inst Router_Hw_13 of Router_Hw_13 @[Cgra_Hw.scala 38:51]
    Router_Hw_13.clock <= clock
    Router_Hw_13.reset <= reset
    inst Router_Hw_14 of Router_Hw_14 @[Cgra_Hw.scala 38:51]
    Router_Hw_14.clock <= clock
    Router_Hw_14.reset <= reset
    inst Router_Hw_15 of Router_Hw_15 @[Cgra_Hw.scala 38:51]
    Router_Hw_15.clock <= clock
    Router_Hw_15.reset <= reset
    inst Dedicated_PE_Hw of Dedicated_PE_Hw @[Cgra_Hw.scala 43:66]
    Dedicated_PE_Hw.clock <= clock
    Dedicated_PE_Hw.reset <= reset
    inst Dedicated_PE_Hw_1 of Dedicated_PE_Hw_1 @[Cgra_Hw.scala 43:66]
    Dedicated_PE_Hw_1.clock <= clock
    Dedicated_PE_Hw_1.reset <= reset
    inst Dedicated_PE_Hw_2 of Dedicated_PE_Hw_2 @[Cgra_Hw.scala 43:66]
    Dedicated_PE_Hw_2.clock <= clock
    Dedicated_PE_Hw_2.reset <= reset
    inst Dedicated_PE_Hw_3 of Dedicated_PE_Hw_3 @[Cgra_Hw.scala 43:66]
    Dedicated_PE_Hw_3.clock <= clock
    Dedicated_PE_Hw_3.reset <= reset
    inst Dedicated_PE_Hw_4 of Dedicated_PE_Hw_4 @[Cgra_Hw.scala 43:66]
    Dedicated_PE_Hw_4.clock <= clock
    Dedicated_PE_Hw_4.reset <= reset
    inst Dedicated_PE_Hw_5 of Dedicated_PE_Hw_5 @[Cgra_Hw.scala 43:66]
    Dedicated_PE_Hw_5.clock <= clock
    Dedicated_PE_Hw_5.reset <= reset
    inst Dedicated_PE_Hw_6 of Dedicated_PE_Hw_6 @[Cgra_Hw.scala 43:66]
    Dedicated_PE_Hw_6.clock <= clock
    Dedicated_PE_Hw_6.reset <= reset
    inst Shared_PE_Hw of Shared_PE_Hw @[Cgra_Hw.scala 48:60]
    Shared_PE_Hw.clock <= clock
    Shared_PE_Hw.reset <= reset
    inst Shared_PE_Hw_1 of Shared_PE_Hw_1 @[Cgra_Hw.scala 48:60]
    Shared_PE_Hw_1.clock <= clock
    Shared_PE_Hw_1.reset <= reset
    VectorPort_Hw_1.io.in[0].config <= io.in[0].config @[Cgra_Hw.scala 78:47]
    io.in[0].ready <= VectorPort_Hw_1.io.in[0].ready @[Cgra_Hw.scala 78:47]
    VectorPort_Hw_1.io.in[0].bits <= io.in[0].bits @[Cgra_Hw.scala 78:47]
    VectorPort_Hw_1.io.in[0].valid <= io.in[0].valid @[Cgra_Hw.scala 78:47]
    VectorPort_Hw.io.in[0].config <= io.in[1].config @[Cgra_Hw.scala 78:47]
    io.in[1].ready <= VectorPort_Hw.io.in[0].ready @[Cgra_Hw.scala 78:47]
    VectorPort_Hw.io.in[0].bits <= io.in[1].bits @[Cgra_Hw.scala 78:47]
    VectorPort_Hw.io.in[0].valid <= io.in[1].valid @[Cgra_Hw.scala 78:47]
    io.out[0].config <= VectorPort_Hw_3.io.out[0].config @[Cgra_Hw.scala 80:48]
    VectorPort_Hw_3.io.out[0].ready <= io.out[0].ready @[Cgra_Hw.scala 80:48]
    io.out[0].bits <= VectorPort_Hw_3.io.out[0].bits @[Cgra_Hw.scala 80:48]
    io.out[0].valid <= VectorPort_Hw_3.io.out[0].valid @[Cgra_Hw.scala 80:48]
    io.out[1].config <= VectorPort_Hw_2.io.out[0].config @[Cgra_Hw.scala 80:48]
    VectorPort_Hw_2.io.out[0].ready <= io.out[1].ready @[Cgra_Hw.scala 80:48]
    io.out[1].bits <= VectorPort_Hw_2.io.out[0].bits @[Cgra_Hw.scala 80:48]
    io.out[1].valid <= VectorPort_Hw_2.io.out[0].valid @[Cgra_Hw.scala 80:48]
    Router_Hw_6.io.in[0].config <= VectorPort_Hw_1.io.out[0].config @[Cgra_Hw.scala 82:48]
    VectorPort_Hw_1.io.out[0].ready <= Router_Hw_6.io.in[0].ready @[Cgra_Hw.scala 82:48]
    Router_Hw_6.io.in[0].bits <= VectorPort_Hw_1.io.out[0].bits @[Cgra_Hw.scala 82:48]
    Router_Hw_6.io.in[0].valid <= VectorPort_Hw_1.io.out[0].valid @[Cgra_Hw.scala 82:48]
    Router_Hw.io.in[0].config <= VectorPort_Hw_1.io.out[1].config @[Cgra_Hw.scala 82:48]
    VectorPort_Hw_1.io.out[1].ready <= Router_Hw.io.in[0].ready @[Cgra_Hw.scala 82:48]
    Router_Hw.io.in[0].bits <= VectorPort_Hw_1.io.out[1].bits @[Cgra_Hw.scala 82:48]
    Router_Hw.io.in[0].valid <= VectorPort_Hw_1.io.out[1].valid @[Cgra_Hw.scala 82:48]
    Router_Hw_14.io.in[0].config <= VectorPort_Hw_1.io.out[2].config @[Cgra_Hw.scala 82:48]
    VectorPort_Hw_1.io.out[2].ready <= Router_Hw_14.io.in[0].ready @[Cgra_Hw.scala 82:48]
    Router_Hw_14.io.in[0].bits <= VectorPort_Hw_1.io.out[2].bits @[Cgra_Hw.scala 82:48]
    Router_Hw_14.io.in[0].valid <= VectorPort_Hw_1.io.out[2].valid @[Cgra_Hw.scala 82:48]
    Router_Hw_13.io.in[2].config <= VectorPort_Hw.io.out[0].config @[Cgra_Hw.scala 82:48]
    VectorPort_Hw.io.out[0].ready <= Router_Hw_13.io.in[2].ready @[Cgra_Hw.scala 82:48]
    Router_Hw_13.io.in[2].bits <= VectorPort_Hw.io.out[0].bits @[Cgra_Hw.scala 82:48]
    Router_Hw_13.io.in[2].valid <= VectorPort_Hw.io.out[0].valid @[Cgra_Hw.scala 82:48]
    Router_Hw_7.io.in[3].config <= VectorPort_Hw.io.out[1].config @[Cgra_Hw.scala 82:48]
    VectorPort_Hw.io.out[1].ready <= Router_Hw_7.io.in[3].ready @[Cgra_Hw.scala 82:48]
    Router_Hw_7.io.in[3].bits <= VectorPort_Hw.io.out[1].bits @[Cgra_Hw.scala 82:48]
    Router_Hw_7.io.in[3].valid <= VectorPort_Hw.io.out[1].valid @[Cgra_Hw.scala 82:48]
    Router_Hw_2.io.in[3].config <= VectorPort_Hw.io.out[2].config @[Cgra_Hw.scala 82:48]
    VectorPort_Hw.io.out[2].ready <= Router_Hw_2.io.in[3].ready @[Cgra_Hw.scala 82:48]
    Router_Hw_2.io.in[3].bits <= VectorPort_Hw.io.out[2].bits @[Cgra_Hw.scala 82:48]
    Router_Hw_2.io.in[3].valid <= VectorPort_Hw.io.out[2].valid @[Cgra_Hw.scala 82:48]
    VectorPort_Hw_3.io.in[0].config <= Router_Hw_5.io.out[2].config @[Cgra_Hw.scala 82:48]
    Router_Hw_5.io.out[2].ready <= VectorPort_Hw_3.io.in[0].ready @[Cgra_Hw.scala 82:48]
    VectorPort_Hw_3.io.in[0].bits <= Router_Hw_5.io.out[2].bits @[Cgra_Hw.scala 82:48]
    VectorPort_Hw_3.io.in[0].valid <= Router_Hw_5.io.out[2].valid @[Cgra_Hw.scala 82:48]
    VectorPort_Hw_3.io.in[1].config <= Router_Hw_12.io.out[2].config @[Cgra_Hw.scala 82:48]
    Router_Hw_12.io.out[2].ready <= VectorPort_Hw_3.io.in[1].ready @[Cgra_Hw.scala 82:48]
    VectorPort_Hw_3.io.in[1].bits <= Router_Hw_12.io.out[2].bits @[Cgra_Hw.scala 82:48]
    VectorPort_Hw_3.io.in[1].valid <= Router_Hw_12.io.out[2].valid @[Cgra_Hw.scala 82:48]
    VectorPort_Hw_3.io.in[2].config <= Router_Hw_8.io.out[1].config @[Cgra_Hw.scala 82:48]
    Router_Hw_8.io.out[1].ready <= VectorPort_Hw_3.io.in[2].ready @[Cgra_Hw.scala 82:48]
    VectorPort_Hw_3.io.in[2].bits <= Router_Hw_8.io.out[1].bits @[Cgra_Hw.scala 82:48]
    VectorPort_Hw_3.io.in[2].valid <= Router_Hw_8.io.out[1].valid @[Cgra_Hw.scala 82:48]
    VectorPort_Hw_2.io.in[0].config <= Router_Hw_10.io.out[3].config @[Cgra_Hw.scala 82:48]
    Router_Hw_10.io.out[3].ready <= VectorPort_Hw_2.io.in[0].ready @[Cgra_Hw.scala 82:48]
    VectorPort_Hw_2.io.in[0].bits <= Router_Hw_10.io.out[3].bits @[Cgra_Hw.scala 82:48]
    VectorPort_Hw_2.io.in[0].valid <= Router_Hw_10.io.out[3].valid @[Cgra_Hw.scala 82:48]
    VectorPort_Hw_2.io.in[1].config <= Router_Hw_4.io.out[5].config @[Cgra_Hw.scala 82:48]
    Router_Hw_4.io.out[5].ready <= VectorPort_Hw_2.io.in[1].ready @[Cgra_Hw.scala 82:48]
    VectorPort_Hw_2.io.in[1].bits <= Router_Hw_4.io.out[5].bits @[Cgra_Hw.scala 82:48]
    VectorPort_Hw_2.io.in[1].valid <= Router_Hw_4.io.out[5].valid @[Cgra_Hw.scala 82:48]
    VectorPort_Hw_2.io.in[2].config <= Router_Hw_15.io.out[5].config @[Cgra_Hw.scala 82:48]
    Router_Hw_15.io.out[5].ready <= VectorPort_Hw_2.io.in[2].ready @[Cgra_Hw.scala 82:48]
    VectorPort_Hw_2.io.in[2].bits <= Router_Hw_15.io.out[5].bits @[Cgra_Hw.scala 82:48]
    VectorPort_Hw_2.io.in[2].valid <= Router_Hw_15.io.out[5].valid @[Cgra_Hw.scala 82:48]
    Router_Hw_6.io.in[3].config <= Router_Hw_13.io.out[1].config @[Cgra_Hw.scala 82:48]
    Router_Hw_13.io.out[1].ready <= Router_Hw_6.io.in[3].ready @[Cgra_Hw.scala 82:48]
    Router_Hw_6.io.in[3].bits <= Router_Hw_13.io.out[1].bits @[Cgra_Hw.scala 82:48]
    Router_Hw_6.io.in[3].valid <= Router_Hw_13.io.out[1].valid @[Cgra_Hw.scala 82:48]
    Router_Hw_7.io.in[0].config <= Router_Hw_13.io.out[0].config @[Cgra_Hw.scala 82:48]
    Router_Hw_13.io.out[0].ready <= Router_Hw_7.io.in[0].ready @[Cgra_Hw.scala 82:48]
    Router_Hw_7.io.in[0].bits <= Router_Hw_13.io.out[0].bits @[Cgra_Hw.scala 82:48]
    Router_Hw_7.io.in[0].valid <= Router_Hw_13.io.out[0].valid @[Cgra_Hw.scala 82:48]
    Dedicated_PE_Hw_5.io.in[0].config <= Router_Hw_13.io.out[2].config @[Cgra_Hw.scala 82:48]
    Router_Hw_13.io.out[2].ready <= Dedicated_PE_Hw_5.io.in[0].ready @[Cgra_Hw.scala 82:48]
    Dedicated_PE_Hw_5.io.in[0].bits <= Router_Hw_13.io.out[2].bits @[Cgra_Hw.scala 82:48]
    Dedicated_PE_Hw_5.io.in[0].valid <= Router_Hw_13.io.out[2].valid @[Cgra_Hw.scala 82:48]
    Router_Hw_13.io.in[1].config <= Router_Hw_6.io.out[2].config @[Cgra_Hw.scala 82:48]
    Router_Hw_6.io.out[2].ready <= Router_Hw_13.io.in[1].ready @[Cgra_Hw.scala 82:48]
    Router_Hw_13.io.in[1].bits <= Router_Hw_6.io.out[2].bits @[Cgra_Hw.scala 82:48]
    Router_Hw_13.io.in[1].valid <= Router_Hw_6.io.out[2].valid @[Cgra_Hw.scala 82:48]
    Dedicated_PE_Hw_5.io.in[1].config <= Router_Hw_6.io.out[4].config @[Cgra_Hw.scala 82:48]
    Router_Hw_6.io.out[4].ready <= Dedicated_PE_Hw_5.io.in[1].ready @[Cgra_Hw.scala 82:48]
    Dedicated_PE_Hw_5.io.in[1].bits <= Router_Hw_6.io.out[4].bits @[Cgra_Hw.scala 82:48]
    Dedicated_PE_Hw_5.io.in[1].valid <= Router_Hw_6.io.out[4].valid @[Cgra_Hw.scala 82:48]
    Router_Hw_1.io.in[0].config <= Router_Hw_6.io.out[0].config @[Cgra_Hw.scala 82:48]
    Router_Hw_6.io.out[0].ready <= Router_Hw_1.io.in[0].ready @[Cgra_Hw.scala 82:48]
    Router_Hw_1.io.in[0].bits <= Router_Hw_6.io.out[0].bits @[Cgra_Hw.scala 82:48]
    Router_Hw_1.io.in[0].valid <= Router_Hw_6.io.out[0].valid @[Cgra_Hw.scala 82:48]
    Dedicated_PE_Hw_2.io.in[0].config <= Router_Hw_6.io.out[3].config @[Cgra_Hw.scala 82:48]
    Router_Hw_6.io.out[3].ready <= Dedicated_PE_Hw_2.io.in[0].ready @[Cgra_Hw.scala 82:48]
    Dedicated_PE_Hw_2.io.in[0].bits <= Router_Hw_6.io.out[3].bits @[Cgra_Hw.scala 82:48]
    Dedicated_PE_Hw_2.io.in[0].valid <= Router_Hw_6.io.out[3].valid @[Cgra_Hw.scala 82:48]
    Router_Hw.io.in[3].config <= Router_Hw_6.io.out[1].config @[Cgra_Hw.scala 82:48]
    Router_Hw_6.io.out[1].ready <= Router_Hw.io.in[3].ready @[Cgra_Hw.scala 82:48]
    Router_Hw.io.in[3].bits <= Router_Hw_6.io.out[1].bits @[Cgra_Hw.scala 82:48]
    Router_Hw.io.in[3].valid <= Router_Hw_6.io.out[1].valid @[Cgra_Hw.scala 82:48]
    Router_Hw_6.io.in[2].config <= Router_Hw.io.out[2].config @[Cgra_Hw.scala 82:48]
    Router_Hw.io.out[2].ready <= Router_Hw_6.io.in[2].ready @[Cgra_Hw.scala 82:48]
    Router_Hw_6.io.in[2].bits <= Router_Hw.io.out[2].bits @[Cgra_Hw.scala 82:48]
    Router_Hw_6.io.in[2].valid <= Router_Hw.io.out[2].valid @[Cgra_Hw.scala 82:48]
    Dedicated_PE_Hw_2.io.in[1].config <= Router_Hw.io.out[4].config @[Cgra_Hw.scala 82:48]
    Router_Hw.io.out[4].ready <= Dedicated_PE_Hw_2.io.in[1].ready @[Cgra_Hw.scala 82:48]
    Dedicated_PE_Hw_2.io.in[1].bits <= Router_Hw.io.out[4].bits @[Cgra_Hw.scala 82:48]
    Dedicated_PE_Hw_2.io.in[1].valid <= Router_Hw.io.out[4].valid @[Cgra_Hw.scala 82:48]
    Router_Hw_11.io.in[0].config <= Router_Hw.io.out[0].config @[Cgra_Hw.scala 82:48]
    Router_Hw.io.out[0].ready <= Router_Hw_11.io.in[0].ready @[Cgra_Hw.scala 82:48]
    Router_Hw_11.io.in[0].bits <= Router_Hw.io.out[0].bits @[Cgra_Hw.scala 82:48]
    Router_Hw_11.io.in[0].valid <= Router_Hw.io.out[0].valid @[Cgra_Hw.scala 82:48]
    Dedicated_PE_Hw_1.io.in[0].config <= Router_Hw.io.out[3].config @[Cgra_Hw.scala 82:48]
    Router_Hw.io.out[3].ready <= Dedicated_PE_Hw_1.io.in[0].ready @[Cgra_Hw.scala 82:48]
    Dedicated_PE_Hw_1.io.in[0].bits <= Router_Hw.io.out[3].bits @[Cgra_Hw.scala 82:48]
    Dedicated_PE_Hw_1.io.in[0].valid <= Router_Hw.io.out[3].valid @[Cgra_Hw.scala 82:48]
    Router_Hw_14.io.in[2].config <= Router_Hw.io.out[1].config @[Cgra_Hw.scala 82:48]
    Router_Hw.io.out[1].ready <= Router_Hw_14.io.in[2].ready @[Cgra_Hw.scala 82:48]
    Router_Hw_14.io.in[2].bits <= Router_Hw.io.out[1].bits @[Cgra_Hw.scala 82:48]
    Router_Hw_14.io.in[2].valid <= Router_Hw.io.out[1].valid @[Cgra_Hw.scala 82:48]
    Router_Hw.io.in[2].config <= Router_Hw_14.io.out[1].config @[Cgra_Hw.scala 82:48]
    Router_Hw_14.io.out[1].ready <= Router_Hw.io.in[2].ready @[Cgra_Hw.scala 82:48]
    Router_Hw.io.in[2].bits <= Router_Hw_14.io.out[1].bits @[Cgra_Hw.scala 82:48]
    Router_Hw.io.in[2].valid <= Router_Hw_14.io.out[1].valid @[Cgra_Hw.scala 82:48]
    Dedicated_PE_Hw_1.io.in[1].config <= Router_Hw_14.io.out[2].config @[Cgra_Hw.scala 82:48]
    Router_Hw_14.io.out[2].ready <= Dedicated_PE_Hw_1.io.in[1].ready @[Cgra_Hw.scala 82:48]
    Dedicated_PE_Hw_1.io.in[1].bits <= Router_Hw_14.io.out[2].bits @[Cgra_Hw.scala 82:48]
    Dedicated_PE_Hw_1.io.in[1].valid <= Router_Hw_14.io.out[2].valid @[Cgra_Hw.scala 82:48]
    Router_Hw_5.io.in[0].config <= Router_Hw_14.io.out[0].config @[Cgra_Hw.scala 82:48]
    Router_Hw_14.io.out[0].ready <= Router_Hw_5.io.in[0].ready @[Cgra_Hw.scala 82:48]
    Router_Hw_5.io.in[0].bits <= Router_Hw_14.io.out[0].bits @[Cgra_Hw.scala 82:48]
    Router_Hw_5.io.in[0].valid <= Router_Hw_14.io.out[0].valid @[Cgra_Hw.scala 82:48]
    Router_Hw_13.io.in[0].config <= Router_Hw_7.io.out[0].config @[Cgra_Hw.scala 82:48]
    Router_Hw_7.io.out[0].ready <= Router_Hw_13.io.in[0].ready @[Cgra_Hw.scala 82:48]
    Router_Hw_13.io.in[0].bits <= Router_Hw_7.io.out[0].bits @[Cgra_Hw.scala 82:48]
    Router_Hw_13.io.in[0].valid <= Router_Hw_7.io.out[0].valid @[Cgra_Hw.scala 82:48]
    Dedicated_PE_Hw_5.io.in[2].config <= Router_Hw_7.io.out[3].config @[Cgra_Hw.scala 82:48]
    Router_Hw_7.io.out[3].ready <= Dedicated_PE_Hw_5.io.in[2].ready @[Cgra_Hw.scala 82:48]
    Dedicated_PE_Hw_5.io.in[2].bits <= Router_Hw_7.io.out[3].bits @[Cgra_Hw.scala 82:48]
    Dedicated_PE_Hw_5.io.in[2].valid <= Router_Hw_7.io.out[3].valid @[Cgra_Hw.scala 82:48]
    Router_Hw_1.io.in[3].config <= Router_Hw_7.io.out[2].config @[Cgra_Hw.scala 82:48]
    Router_Hw_7.io.out[2].ready <= Router_Hw_1.io.in[3].ready @[Cgra_Hw.scala 82:48]
    Router_Hw_1.io.in[3].bits <= Router_Hw_7.io.out[2].bits @[Cgra_Hw.scala 82:48]
    Router_Hw_1.io.in[3].valid <= Router_Hw_7.io.out[2].valid @[Cgra_Hw.scala 82:48]
    Dedicated_PE_Hw_6.io.in[0].config <= Router_Hw_7.io.out[4].config @[Cgra_Hw.scala 82:48]
    Router_Hw_7.io.out[4].ready <= Dedicated_PE_Hw_6.io.in[0].ready @[Cgra_Hw.scala 82:48]
    Dedicated_PE_Hw_6.io.in[0].bits <= Router_Hw_7.io.out[4].bits @[Cgra_Hw.scala 82:48]
    Dedicated_PE_Hw_6.io.in[0].valid <= Router_Hw_7.io.out[4].valid @[Cgra_Hw.scala 82:48]
    Router_Hw_2.io.in[0].config <= Router_Hw_7.io.out[1].config @[Cgra_Hw.scala 82:48]
    Router_Hw_7.io.out[1].ready <= Router_Hw_2.io.in[0].ready @[Cgra_Hw.scala 82:48]
    Router_Hw_2.io.in[0].bits <= Router_Hw_7.io.out[1].bits @[Cgra_Hw.scala 82:48]
    Router_Hw_2.io.in[0].valid <= Router_Hw_7.io.out[1].valid @[Cgra_Hw.scala 82:48]
    Router_Hw_7.io.in[2].config <= Router_Hw_1.io.out[3].config @[Cgra_Hw.scala 82:48]
    Router_Hw_1.io.out[3].ready <= Router_Hw_7.io.in[2].ready @[Cgra_Hw.scala 82:48]
    Router_Hw_7.io.in[2].bits <= Router_Hw_1.io.out[3].bits @[Cgra_Hw.scala 82:48]
    Router_Hw_7.io.in[2].valid <= Router_Hw_1.io.out[3].valid @[Cgra_Hw.scala 82:48]
    Dedicated_PE_Hw_5.io.in[3].config <= Router_Hw_1.io.out[5].config @[Cgra_Hw.scala 82:48]
    Router_Hw_1.io.out[5].ready <= Dedicated_PE_Hw_5.io.in[3].ready @[Cgra_Hw.scala 82:48]
    Dedicated_PE_Hw_5.io.in[3].bits <= Router_Hw_1.io.out[5].bits @[Cgra_Hw.scala 82:48]
    Dedicated_PE_Hw_5.io.in[3].valid <= Router_Hw_1.io.out[5].valid @[Cgra_Hw.scala 82:48]
    Router_Hw_6.io.in[1].config <= Router_Hw_1.io.out[0].config @[Cgra_Hw.scala 82:48]
    Router_Hw_1.io.out[0].ready <= Router_Hw_6.io.in[1].ready @[Cgra_Hw.scala 82:48]
    Router_Hw_6.io.in[1].bits <= Router_Hw_1.io.out[0].bits @[Cgra_Hw.scala 82:48]
    Router_Hw_6.io.in[1].valid <= Router_Hw_1.io.out[0].valid @[Cgra_Hw.scala 82:48]
    Dedicated_PE_Hw_2.io.in[2].config <= Router_Hw_1.io.out[4].config @[Cgra_Hw.scala 82:48]
    Router_Hw_1.io.out[4].ready <= Dedicated_PE_Hw_2.io.in[2].ready @[Cgra_Hw.scala 82:48]
    Dedicated_PE_Hw_2.io.in[2].bits <= Router_Hw_1.io.out[4].bits @[Cgra_Hw.scala 82:48]
    Dedicated_PE_Hw_2.io.in[2].valid <= Router_Hw_1.io.out[4].valid @[Cgra_Hw.scala 82:48]
    Router_Hw_11.io.in[3].config <= Router_Hw_1.io.out[2].config @[Cgra_Hw.scala 82:48]
    Router_Hw_1.io.out[2].ready <= Router_Hw_11.io.in[3].ready @[Cgra_Hw.scala 82:48]
    Router_Hw_11.io.in[3].bits <= Router_Hw_1.io.out[2].bits @[Cgra_Hw.scala 82:48]
    Router_Hw_11.io.in[3].valid <= Router_Hw_1.io.out[2].valid @[Cgra_Hw.scala 82:48]
    Dedicated_PE_Hw_3.io.in[0].config <= Router_Hw_1.io.out[6].config @[Cgra_Hw.scala 82:48]
    Router_Hw_1.io.out[6].ready <= Dedicated_PE_Hw_3.io.in[0].ready @[Cgra_Hw.scala 82:48]
    Dedicated_PE_Hw_3.io.in[0].bits <= Router_Hw_1.io.out[6].bits @[Cgra_Hw.scala 82:48]
    Dedicated_PE_Hw_3.io.in[0].valid <= Router_Hw_1.io.out[6].valid @[Cgra_Hw.scala 82:48]
    Router_Hw_9.io.in[0].config <= Router_Hw_1.io.out[1].config @[Cgra_Hw.scala 82:48]
    Router_Hw_1.io.out[1].ready <= Router_Hw_9.io.in[0].ready @[Cgra_Hw.scala 82:48]
    Router_Hw_9.io.in[0].bits <= Router_Hw_1.io.out[1].bits @[Cgra_Hw.scala 82:48]
    Router_Hw_9.io.in[0].valid <= Router_Hw_1.io.out[1].valid @[Cgra_Hw.scala 82:48]
    Dedicated_PE_Hw_6.io.in[1].config <= Router_Hw_1.io.out[7].config @[Cgra_Hw.scala 82:48]
    Router_Hw_1.io.out[7].ready <= Dedicated_PE_Hw_6.io.in[1].ready @[Cgra_Hw.scala 82:48]
    Dedicated_PE_Hw_6.io.in[1].bits <= Router_Hw_1.io.out[7].bits @[Cgra_Hw.scala 82:48]
    Dedicated_PE_Hw_6.io.in[1].valid <= Router_Hw_1.io.out[7].valid @[Cgra_Hw.scala 82:48]
    Router_Hw_1.io.in[2].config <= Router_Hw_11.io.out[3].config @[Cgra_Hw.scala 82:48]
    Router_Hw_11.io.out[3].ready <= Router_Hw_1.io.in[2].ready @[Cgra_Hw.scala 82:48]
    Router_Hw_1.io.in[2].bits <= Router_Hw_11.io.out[3].bits @[Cgra_Hw.scala 82:48]
    Router_Hw_1.io.in[2].valid <= Router_Hw_11.io.out[3].valid @[Cgra_Hw.scala 82:48]
    Dedicated_PE_Hw_2.io.in[3].config <= Router_Hw_11.io.out[5].config @[Cgra_Hw.scala 82:48]
    Router_Hw_11.io.out[5].ready <= Dedicated_PE_Hw_2.io.in[3].ready @[Cgra_Hw.scala 82:48]
    Dedicated_PE_Hw_2.io.in[3].bits <= Router_Hw_11.io.out[5].bits @[Cgra_Hw.scala 82:48]
    Dedicated_PE_Hw_2.io.in[3].valid <= Router_Hw_11.io.out[5].valid @[Cgra_Hw.scala 82:48]
    Router_Hw.io.in[1].config <= Router_Hw_11.io.out[0].config @[Cgra_Hw.scala 82:48]
    Router_Hw_11.io.out[0].ready <= Router_Hw.io.in[1].ready @[Cgra_Hw.scala 82:48]
    Router_Hw.io.in[1].bits <= Router_Hw_11.io.out[0].bits @[Cgra_Hw.scala 82:48]
    Router_Hw.io.in[1].valid <= Router_Hw_11.io.out[0].valid @[Cgra_Hw.scala 82:48]
    Dedicated_PE_Hw_1.io.in[2].config <= Router_Hw_11.io.out[4].config @[Cgra_Hw.scala 82:48]
    Router_Hw_11.io.out[4].ready <= Dedicated_PE_Hw_1.io.in[2].ready @[Cgra_Hw.scala 82:48]
    Dedicated_PE_Hw_1.io.in[2].bits <= Router_Hw_11.io.out[4].bits @[Cgra_Hw.scala 82:48]
    Dedicated_PE_Hw_1.io.in[2].valid <= Router_Hw_11.io.out[4].valid @[Cgra_Hw.scala 82:48]
    Router_Hw_5.io.in[2].config <= Router_Hw_11.io.out[2].config @[Cgra_Hw.scala 82:48]
    Router_Hw_11.io.out[2].ready <= Router_Hw_5.io.in[2].ready @[Cgra_Hw.scala 82:48]
    Router_Hw_5.io.in[2].bits <= Router_Hw_11.io.out[2].bits @[Cgra_Hw.scala 82:48]
    Router_Hw_5.io.in[2].valid <= Router_Hw_11.io.out[2].valid @[Cgra_Hw.scala 82:48]
    Shared_PE_Hw_1.io.in[0].config <= Router_Hw_11.io.out[6].config @[Cgra_Hw.scala 82:48]
    Router_Hw_11.io.out[6].ready <= Shared_PE_Hw_1.io.in[0].ready @[Cgra_Hw.scala 82:48]
    Shared_PE_Hw_1.io.in[0].bits <= Router_Hw_11.io.out[6].bits @[Cgra_Hw.scala 82:48]
    Shared_PE_Hw_1.io.in[0].valid <= Router_Hw_11.io.out[6].valid @[Cgra_Hw.scala 82:48]
    Router_Hw_3.io.in[0].config <= Router_Hw_11.io.out[1].config @[Cgra_Hw.scala 82:48]
    Router_Hw_11.io.out[1].ready <= Router_Hw_3.io.in[0].ready @[Cgra_Hw.scala 82:48]
    Router_Hw_3.io.in[0].bits <= Router_Hw_11.io.out[1].bits @[Cgra_Hw.scala 82:48]
    Router_Hw_3.io.in[0].valid <= Router_Hw_11.io.out[1].valid @[Cgra_Hw.scala 82:48]
    Dedicated_PE_Hw_3.io.in[1].config <= Router_Hw_11.io.out[7].config @[Cgra_Hw.scala 82:48]
    Router_Hw_11.io.out[7].ready <= Dedicated_PE_Hw_3.io.in[1].ready @[Cgra_Hw.scala 82:48]
    Dedicated_PE_Hw_3.io.in[1].bits <= Router_Hw_11.io.out[7].bits @[Cgra_Hw.scala 82:48]
    Dedicated_PE_Hw_3.io.in[1].valid <= Router_Hw_11.io.out[7].valid @[Cgra_Hw.scala 82:48]
    Router_Hw_11.io.in[2].config <= Router_Hw_5.io.out[3].config @[Cgra_Hw.scala 82:48]
    Router_Hw_5.io.out[3].ready <= Router_Hw_11.io.in[2].ready @[Cgra_Hw.scala 82:48]
    Router_Hw_11.io.in[2].bits <= Router_Hw_5.io.out[3].bits @[Cgra_Hw.scala 82:48]
    Router_Hw_11.io.in[2].valid <= Router_Hw_5.io.out[3].valid @[Cgra_Hw.scala 82:48]
    Dedicated_PE_Hw_1.io.in[3].config <= Router_Hw_5.io.out[4].config @[Cgra_Hw.scala 82:48]
    Router_Hw_5.io.out[4].ready <= Dedicated_PE_Hw_1.io.in[3].ready @[Cgra_Hw.scala 82:48]
    Dedicated_PE_Hw_1.io.in[3].bits <= Router_Hw_5.io.out[4].bits @[Cgra_Hw.scala 82:48]
    Dedicated_PE_Hw_1.io.in[3].valid <= Router_Hw_5.io.out[4].valid @[Cgra_Hw.scala 82:48]
    Router_Hw_14.io.in[1].config <= Router_Hw_5.io.out[0].config @[Cgra_Hw.scala 82:48]
    Router_Hw_5.io.out[0].ready <= Router_Hw_14.io.in[1].ready @[Cgra_Hw.scala 82:48]
    Router_Hw_14.io.in[1].bits <= Router_Hw_5.io.out[0].bits @[Cgra_Hw.scala 82:48]
    Router_Hw_14.io.in[1].valid <= Router_Hw_5.io.out[0].valid @[Cgra_Hw.scala 82:48]
    Router_Hw_12.io.in[0].config <= Router_Hw_5.io.out[1].config @[Cgra_Hw.scala 82:48]
    Router_Hw_5.io.out[1].ready <= Router_Hw_12.io.in[0].ready @[Cgra_Hw.scala 82:48]
    Router_Hw_12.io.in[0].bits <= Router_Hw_5.io.out[1].bits @[Cgra_Hw.scala 82:48]
    Router_Hw_12.io.in[0].valid <= Router_Hw_5.io.out[1].valid @[Cgra_Hw.scala 82:48]
    Shared_PE_Hw_1.io.in[1].config <= Router_Hw_5.io.out[5].config @[Cgra_Hw.scala 82:48]
    Router_Hw_5.io.out[5].ready <= Shared_PE_Hw_1.io.in[1].ready @[Cgra_Hw.scala 82:48]
    Shared_PE_Hw_1.io.in[1].bits <= Router_Hw_5.io.out[5].bits @[Cgra_Hw.scala 82:48]
    Shared_PE_Hw_1.io.in[1].valid <= Router_Hw_5.io.out[5].valid @[Cgra_Hw.scala 82:48]
    Router_Hw_7.io.in[1].config <= Router_Hw_2.io.out[0].config @[Cgra_Hw.scala 82:48]
    Router_Hw_2.io.out[0].ready <= Router_Hw_7.io.in[1].ready @[Cgra_Hw.scala 82:48]
    Router_Hw_7.io.in[1].bits <= Router_Hw_2.io.out[0].bits @[Cgra_Hw.scala 82:48]
    Router_Hw_7.io.in[1].valid <= Router_Hw_2.io.out[0].valid @[Cgra_Hw.scala 82:48]
    Dedicated_PE_Hw_6.io.in[2].config <= Router_Hw_2.io.out[3].config @[Cgra_Hw.scala 82:48]
    Router_Hw_2.io.out[3].ready <= Dedicated_PE_Hw_6.io.in[2].ready @[Cgra_Hw.scala 82:48]
    Dedicated_PE_Hw_6.io.in[2].bits <= Router_Hw_2.io.out[3].bits @[Cgra_Hw.scala 82:48]
    Dedicated_PE_Hw_6.io.in[2].valid <= Router_Hw_2.io.out[3].valid @[Cgra_Hw.scala 82:48]
    Router_Hw_9.io.in[3].config <= Router_Hw_2.io.out[2].config @[Cgra_Hw.scala 82:48]
    Router_Hw_2.io.out[2].ready <= Router_Hw_9.io.in[3].ready @[Cgra_Hw.scala 82:48]
    Router_Hw_9.io.in[3].bits <= Router_Hw_2.io.out[2].bits @[Cgra_Hw.scala 82:48]
    Router_Hw_9.io.in[3].valid <= Router_Hw_2.io.out[2].valid @[Cgra_Hw.scala 82:48]
    Dedicated_PE_Hw.io.in[0].config <= Router_Hw_2.io.out[4].config @[Cgra_Hw.scala 82:48]
    Router_Hw_2.io.out[4].ready <= Dedicated_PE_Hw.io.in[0].ready @[Cgra_Hw.scala 82:48]
    Dedicated_PE_Hw.io.in[0].bits <= Router_Hw_2.io.out[4].bits @[Cgra_Hw.scala 82:48]
    Dedicated_PE_Hw.io.in[0].valid <= Router_Hw_2.io.out[4].valid @[Cgra_Hw.scala 82:48]
    Router_Hw_10.io.in[0].config <= Router_Hw_2.io.out[1].config @[Cgra_Hw.scala 82:48]
    Router_Hw_2.io.out[1].ready <= Router_Hw_10.io.in[0].ready @[Cgra_Hw.scala 82:48]
    Router_Hw_10.io.in[0].bits <= Router_Hw_2.io.out[1].bits @[Cgra_Hw.scala 82:48]
    Router_Hw_10.io.in[0].valid <= Router_Hw_2.io.out[1].valid @[Cgra_Hw.scala 82:48]
    Router_Hw_2.io.in[2].config <= Router_Hw_9.io.out[3].config @[Cgra_Hw.scala 82:48]
    Router_Hw_9.io.out[3].ready <= Router_Hw_2.io.in[2].ready @[Cgra_Hw.scala 82:48]
    Router_Hw_2.io.in[2].bits <= Router_Hw_9.io.out[3].bits @[Cgra_Hw.scala 82:48]
    Router_Hw_2.io.in[2].valid <= Router_Hw_9.io.out[3].valid @[Cgra_Hw.scala 82:48]
    Dedicated_PE_Hw_6.io.in[3].config <= Router_Hw_9.io.out[5].config @[Cgra_Hw.scala 82:48]
    Router_Hw_9.io.out[5].ready <= Dedicated_PE_Hw_6.io.in[3].ready @[Cgra_Hw.scala 82:48]
    Dedicated_PE_Hw_6.io.in[3].bits <= Router_Hw_9.io.out[5].bits @[Cgra_Hw.scala 82:48]
    Dedicated_PE_Hw_6.io.in[3].valid <= Router_Hw_9.io.out[5].valid @[Cgra_Hw.scala 82:48]
    Router_Hw_1.io.in[1].config <= Router_Hw_9.io.out[0].config @[Cgra_Hw.scala 82:48]
    Router_Hw_9.io.out[0].ready <= Router_Hw_1.io.in[1].ready @[Cgra_Hw.scala 82:48]
    Router_Hw_1.io.in[1].bits <= Router_Hw_9.io.out[0].bits @[Cgra_Hw.scala 82:48]
    Router_Hw_1.io.in[1].valid <= Router_Hw_9.io.out[0].valid @[Cgra_Hw.scala 82:48]
    Dedicated_PE_Hw_3.io.in[2].config <= Router_Hw_9.io.out[4].config @[Cgra_Hw.scala 82:48]
    Router_Hw_9.io.out[4].ready <= Dedicated_PE_Hw_3.io.in[2].ready @[Cgra_Hw.scala 82:48]
    Dedicated_PE_Hw_3.io.in[2].bits <= Router_Hw_9.io.out[4].bits @[Cgra_Hw.scala 82:48]
    Dedicated_PE_Hw_3.io.in[2].valid <= Router_Hw_9.io.out[4].valid @[Cgra_Hw.scala 82:48]
    Router_Hw_3.io.in[3].config <= Router_Hw_9.io.out[2].config @[Cgra_Hw.scala 82:48]
    Router_Hw_9.io.out[2].ready <= Router_Hw_3.io.in[3].ready @[Cgra_Hw.scala 82:48]
    Router_Hw_3.io.in[3].bits <= Router_Hw_9.io.out[2].bits @[Cgra_Hw.scala 82:48]
    Router_Hw_3.io.in[3].valid <= Router_Hw_9.io.out[2].valid @[Cgra_Hw.scala 82:48]
    Dedicated_PE_Hw_4.io.in[0].config <= Router_Hw_9.io.out[6].config @[Cgra_Hw.scala 82:48]
    Router_Hw_9.io.out[6].ready <= Dedicated_PE_Hw_4.io.in[0].ready @[Cgra_Hw.scala 82:48]
    Dedicated_PE_Hw_4.io.in[0].bits <= Router_Hw_9.io.out[6].bits @[Cgra_Hw.scala 82:48]
    Dedicated_PE_Hw_4.io.in[0].valid <= Router_Hw_9.io.out[6].valid @[Cgra_Hw.scala 82:48]
    Router_Hw_4.io.in[0].config <= Router_Hw_9.io.out[1].config @[Cgra_Hw.scala 82:48]
    Router_Hw_9.io.out[1].ready <= Router_Hw_4.io.in[0].ready @[Cgra_Hw.scala 82:48]
    Router_Hw_4.io.in[0].bits <= Router_Hw_9.io.out[1].bits @[Cgra_Hw.scala 82:48]
    Router_Hw_4.io.in[0].valid <= Router_Hw_9.io.out[1].valid @[Cgra_Hw.scala 82:48]
    Dedicated_PE_Hw.io.in[1].config <= Router_Hw_9.io.out[7].config @[Cgra_Hw.scala 82:48]
    Router_Hw_9.io.out[7].ready <= Dedicated_PE_Hw.io.in[1].ready @[Cgra_Hw.scala 82:48]
    Dedicated_PE_Hw.io.in[1].bits <= Router_Hw_9.io.out[7].bits @[Cgra_Hw.scala 82:48]
    Dedicated_PE_Hw.io.in[1].valid <= Router_Hw_9.io.out[7].valid @[Cgra_Hw.scala 82:48]
    Router_Hw_9.io.in[2].config <= Router_Hw_3.io.out[3].config @[Cgra_Hw.scala 82:48]
    Router_Hw_3.io.out[3].ready <= Router_Hw_9.io.in[2].ready @[Cgra_Hw.scala 82:48]
    Router_Hw_9.io.in[2].bits <= Router_Hw_3.io.out[3].bits @[Cgra_Hw.scala 82:48]
    Router_Hw_9.io.in[2].valid <= Router_Hw_3.io.out[3].valid @[Cgra_Hw.scala 82:48]
    Dedicated_PE_Hw_3.io.in[3].config <= Router_Hw_3.io.out[5].config @[Cgra_Hw.scala 82:48]
    Router_Hw_3.io.out[5].ready <= Dedicated_PE_Hw_3.io.in[3].ready @[Cgra_Hw.scala 82:48]
    Dedicated_PE_Hw_3.io.in[3].bits <= Router_Hw_3.io.out[5].bits @[Cgra_Hw.scala 82:48]
    Dedicated_PE_Hw_3.io.in[3].valid <= Router_Hw_3.io.out[5].valid @[Cgra_Hw.scala 82:48]
    Router_Hw_11.io.in[1].config <= Router_Hw_3.io.out[0].config @[Cgra_Hw.scala 82:48]
    Router_Hw_3.io.out[0].ready <= Router_Hw_11.io.in[1].ready @[Cgra_Hw.scala 82:48]
    Router_Hw_11.io.in[1].bits <= Router_Hw_3.io.out[0].bits @[Cgra_Hw.scala 82:48]
    Router_Hw_11.io.in[1].valid <= Router_Hw_3.io.out[0].valid @[Cgra_Hw.scala 82:48]
    Shared_PE_Hw_1.io.in[2].config <= Router_Hw_3.io.out[4].config @[Cgra_Hw.scala 82:48]
    Router_Hw_3.io.out[4].ready <= Shared_PE_Hw_1.io.in[2].ready @[Cgra_Hw.scala 82:48]
    Shared_PE_Hw_1.io.in[2].bits <= Router_Hw_3.io.out[4].bits @[Cgra_Hw.scala 82:48]
    Shared_PE_Hw_1.io.in[2].valid <= Router_Hw_3.io.out[4].valid @[Cgra_Hw.scala 82:48]
    Router_Hw_12.io.in[2].config <= Router_Hw_3.io.out[2].config @[Cgra_Hw.scala 82:48]
    Router_Hw_3.io.out[2].ready <= Router_Hw_12.io.in[2].ready @[Cgra_Hw.scala 82:48]
    Router_Hw_12.io.in[2].bits <= Router_Hw_3.io.out[2].bits @[Cgra_Hw.scala 82:48]
    Router_Hw_12.io.in[2].valid <= Router_Hw_3.io.out[2].valid @[Cgra_Hw.scala 82:48]
    Shared_PE_Hw.io.in[0].config <= Router_Hw_3.io.out[6].config @[Cgra_Hw.scala 82:48]
    Router_Hw_3.io.out[6].ready <= Shared_PE_Hw.io.in[0].ready @[Cgra_Hw.scala 82:48]
    Shared_PE_Hw.io.in[0].bits <= Router_Hw_3.io.out[6].bits @[Cgra_Hw.scala 82:48]
    Shared_PE_Hw.io.in[0].valid <= Router_Hw_3.io.out[6].valid @[Cgra_Hw.scala 82:48]
    Router_Hw_15.io.in[0].config <= Router_Hw_3.io.out[1].config @[Cgra_Hw.scala 82:48]
    Router_Hw_3.io.out[1].ready <= Router_Hw_15.io.in[0].ready @[Cgra_Hw.scala 82:48]
    Router_Hw_15.io.in[0].bits <= Router_Hw_3.io.out[1].bits @[Cgra_Hw.scala 82:48]
    Router_Hw_15.io.in[0].valid <= Router_Hw_3.io.out[1].valid @[Cgra_Hw.scala 82:48]
    Dedicated_PE_Hw_4.io.in[1].config <= Router_Hw_3.io.out[7].config @[Cgra_Hw.scala 82:48]
    Router_Hw_3.io.out[7].ready <= Dedicated_PE_Hw_4.io.in[1].ready @[Cgra_Hw.scala 82:48]
    Dedicated_PE_Hw_4.io.in[1].bits <= Router_Hw_3.io.out[7].bits @[Cgra_Hw.scala 82:48]
    Dedicated_PE_Hw_4.io.in[1].valid <= Router_Hw_3.io.out[7].valid @[Cgra_Hw.scala 82:48]
    Router_Hw_3.io.in[2].config <= Router_Hw_12.io.out[3].config @[Cgra_Hw.scala 82:48]
    Router_Hw_12.io.out[3].ready <= Router_Hw_3.io.in[2].ready @[Cgra_Hw.scala 82:48]
    Router_Hw_3.io.in[2].bits <= Router_Hw_12.io.out[3].bits @[Cgra_Hw.scala 82:48]
    Router_Hw_3.io.in[2].valid <= Router_Hw_12.io.out[3].valid @[Cgra_Hw.scala 82:48]
    Shared_PE_Hw_1.io.in[3].config <= Router_Hw_12.io.out[4].config @[Cgra_Hw.scala 82:48]
    Router_Hw_12.io.out[4].ready <= Shared_PE_Hw_1.io.in[3].ready @[Cgra_Hw.scala 82:48]
    Shared_PE_Hw_1.io.in[3].bits <= Router_Hw_12.io.out[4].bits @[Cgra_Hw.scala 82:48]
    Shared_PE_Hw_1.io.in[3].valid <= Router_Hw_12.io.out[4].valid @[Cgra_Hw.scala 82:48]
    Router_Hw_5.io.in[1].config <= Router_Hw_12.io.out[0].config @[Cgra_Hw.scala 82:48]
    Router_Hw_12.io.out[0].ready <= Router_Hw_5.io.in[1].ready @[Cgra_Hw.scala 82:48]
    Router_Hw_5.io.in[1].bits <= Router_Hw_12.io.out[0].bits @[Cgra_Hw.scala 82:48]
    Router_Hw_5.io.in[1].valid <= Router_Hw_12.io.out[0].valid @[Cgra_Hw.scala 82:48]
    Router_Hw_8.io.in[0].config <= Router_Hw_12.io.out[1].config @[Cgra_Hw.scala 82:48]
    Router_Hw_12.io.out[1].ready <= Router_Hw_8.io.in[0].ready @[Cgra_Hw.scala 82:48]
    Router_Hw_8.io.in[0].bits <= Router_Hw_12.io.out[1].bits @[Cgra_Hw.scala 82:48]
    Router_Hw_8.io.in[0].valid <= Router_Hw_12.io.out[1].valid @[Cgra_Hw.scala 82:48]
    Shared_PE_Hw.io.in[1].config <= Router_Hw_12.io.out[5].config @[Cgra_Hw.scala 82:48]
    Router_Hw_12.io.out[5].ready <= Shared_PE_Hw.io.in[1].ready @[Cgra_Hw.scala 82:48]
    Shared_PE_Hw.io.in[1].bits <= Router_Hw_12.io.out[5].bits @[Cgra_Hw.scala 82:48]
    Shared_PE_Hw.io.in[1].valid <= Router_Hw_12.io.out[5].valid @[Cgra_Hw.scala 82:48]
    Router_Hw_2.io.in[1].config <= Router_Hw_10.io.out[0].config @[Cgra_Hw.scala 82:48]
    Router_Hw_10.io.out[0].ready <= Router_Hw_2.io.in[1].ready @[Cgra_Hw.scala 82:48]
    Router_Hw_2.io.in[1].bits <= Router_Hw_10.io.out[0].bits @[Cgra_Hw.scala 82:48]
    Router_Hw_2.io.in[1].valid <= Router_Hw_10.io.out[0].valid @[Cgra_Hw.scala 82:48]
    Dedicated_PE_Hw.io.in[2].config <= Router_Hw_10.io.out[2].config @[Cgra_Hw.scala 82:48]
    Router_Hw_10.io.out[2].ready <= Dedicated_PE_Hw.io.in[2].ready @[Cgra_Hw.scala 82:48]
    Dedicated_PE_Hw.io.in[2].bits <= Router_Hw_10.io.out[2].bits @[Cgra_Hw.scala 82:48]
    Dedicated_PE_Hw.io.in[2].valid <= Router_Hw_10.io.out[2].valid @[Cgra_Hw.scala 82:48]
    Router_Hw_4.io.in[2].config <= Router_Hw_10.io.out[1].config @[Cgra_Hw.scala 82:48]
    Router_Hw_10.io.out[1].ready <= Router_Hw_4.io.in[2].ready @[Cgra_Hw.scala 82:48]
    Router_Hw_4.io.in[2].bits <= Router_Hw_10.io.out[1].bits @[Cgra_Hw.scala 82:48]
    Router_Hw_4.io.in[2].valid <= Router_Hw_10.io.out[1].valid @[Cgra_Hw.scala 82:48]
    Router_Hw_10.io.in[1].config <= Router_Hw_4.io.out[2].config @[Cgra_Hw.scala 82:48]
    Router_Hw_4.io.out[2].ready <= Router_Hw_10.io.in[1].ready @[Cgra_Hw.scala 82:48]
    Router_Hw_10.io.in[1].bits <= Router_Hw_4.io.out[2].bits @[Cgra_Hw.scala 82:48]
    Router_Hw_10.io.in[1].valid <= Router_Hw_4.io.out[2].valid @[Cgra_Hw.scala 82:48]
    Dedicated_PE_Hw.io.in[3].config <= Router_Hw_4.io.out[4].config @[Cgra_Hw.scala 82:48]
    Router_Hw_4.io.out[4].ready <= Dedicated_PE_Hw.io.in[3].ready @[Cgra_Hw.scala 82:48]
    Dedicated_PE_Hw.io.in[3].bits <= Router_Hw_4.io.out[4].bits @[Cgra_Hw.scala 82:48]
    Dedicated_PE_Hw.io.in[3].valid <= Router_Hw_4.io.out[4].valid @[Cgra_Hw.scala 82:48]
    Router_Hw_9.io.in[1].config <= Router_Hw_4.io.out[0].config @[Cgra_Hw.scala 82:48]
    Router_Hw_4.io.out[0].ready <= Router_Hw_9.io.in[1].ready @[Cgra_Hw.scala 82:48]
    Router_Hw_9.io.in[1].bits <= Router_Hw_4.io.out[0].bits @[Cgra_Hw.scala 82:48]
    Router_Hw_9.io.in[1].valid <= Router_Hw_4.io.out[0].valid @[Cgra_Hw.scala 82:48]
    Dedicated_PE_Hw_4.io.in[2].config <= Router_Hw_4.io.out[3].config @[Cgra_Hw.scala 82:48]
    Router_Hw_4.io.out[3].ready <= Dedicated_PE_Hw_4.io.in[2].ready @[Cgra_Hw.scala 82:48]
    Dedicated_PE_Hw_4.io.in[2].bits <= Router_Hw_4.io.out[3].bits @[Cgra_Hw.scala 82:48]
    Dedicated_PE_Hw_4.io.in[2].valid <= Router_Hw_4.io.out[3].valid @[Cgra_Hw.scala 82:48]
    Router_Hw_15.io.in[2].config <= Router_Hw_4.io.out[1].config @[Cgra_Hw.scala 82:48]
    Router_Hw_4.io.out[1].ready <= Router_Hw_15.io.in[2].ready @[Cgra_Hw.scala 82:48]
    Router_Hw_15.io.in[2].bits <= Router_Hw_4.io.out[1].bits @[Cgra_Hw.scala 82:48]
    Router_Hw_15.io.in[2].valid <= Router_Hw_4.io.out[1].valid @[Cgra_Hw.scala 82:48]
    Router_Hw_4.io.in[1].config <= Router_Hw_15.io.out[2].config @[Cgra_Hw.scala 82:48]
    Router_Hw_15.io.out[2].ready <= Router_Hw_4.io.in[1].ready @[Cgra_Hw.scala 82:48]
    Router_Hw_4.io.in[1].bits <= Router_Hw_15.io.out[2].bits @[Cgra_Hw.scala 82:48]
    Router_Hw_4.io.in[1].valid <= Router_Hw_15.io.out[2].valid @[Cgra_Hw.scala 82:48]
    Dedicated_PE_Hw_4.io.in[3].config <= Router_Hw_15.io.out[4].config @[Cgra_Hw.scala 82:48]
    Router_Hw_15.io.out[4].ready <= Dedicated_PE_Hw_4.io.in[3].ready @[Cgra_Hw.scala 82:48]
    Dedicated_PE_Hw_4.io.in[3].bits <= Router_Hw_15.io.out[4].bits @[Cgra_Hw.scala 82:48]
    Dedicated_PE_Hw_4.io.in[3].valid <= Router_Hw_15.io.out[4].valid @[Cgra_Hw.scala 82:48]
    Router_Hw_3.io.in[1].config <= Router_Hw_15.io.out[0].config @[Cgra_Hw.scala 82:48]
    Router_Hw_15.io.out[0].ready <= Router_Hw_3.io.in[1].ready @[Cgra_Hw.scala 82:48]
    Router_Hw_3.io.in[1].bits <= Router_Hw_15.io.out[0].bits @[Cgra_Hw.scala 82:48]
    Router_Hw_3.io.in[1].valid <= Router_Hw_15.io.out[0].valid @[Cgra_Hw.scala 82:48]
    Shared_PE_Hw.io.in[2].config <= Router_Hw_15.io.out[3].config @[Cgra_Hw.scala 82:48]
    Router_Hw_15.io.out[3].ready <= Shared_PE_Hw.io.in[2].ready @[Cgra_Hw.scala 82:48]
    Shared_PE_Hw.io.in[2].bits <= Router_Hw_15.io.out[3].bits @[Cgra_Hw.scala 82:48]
    Shared_PE_Hw.io.in[2].valid <= Router_Hw_15.io.out[3].valid @[Cgra_Hw.scala 82:48]
    Router_Hw_8.io.in[1].config <= Router_Hw_15.io.out[1].config @[Cgra_Hw.scala 82:48]
    Router_Hw_15.io.out[1].ready <= Router_Hw_8.io.in[1].ready @[Cgra_Hw.scala 82:48]
    Router_Hw_8.io.in[1].bits <= Router_Hw_15.io.out[1].bits @[Cgra_Hw.scala 82:48]
    Router_Hw_8.io.in[1].valid <= Router_Hw_15.io.out[1].valid @[Cgra_Hw.scala 82:48]
    Router_Hw_15.io.in[1].config <= Router_Hw_8.io.out[2].config @[Cgra_Hw.scala 82:48]
    Router_Hw_8.io.out[2].ready <= Router_Hw_15.io.in[1].ready @[Cgra_Hw.scala 82:48]
    Router_Hw_15.io.in[1].bits <= Router_Hw_8.io.out[2].bits @[Cgra_Hw.scala 82:48]
    Router_Hw_15.io.in[1].valid <= Router_Hw_8.io.out[2].valid @[Cgra_Hw.scala 82:48]
    Shared_PE_Hw.io.in[3].config <= Router_Hw_8.io.out[3].config @[Cgra_Hw.scala 82:48]
    Router_Hw_8.io.out[3].ready <= Shared_PE_Hw.io.in[3].ready @[Cgra_Hw.scala 82:48]
    Shared_PE_Hw.io.in[3].bits <= Router_Hw_8.io.out[3].bits @[Cgra_Hw.scala 82:48]
    Shared_PE_Hw.io.in[3].valid <= Router_Hw_8.io.out[3].valid @[Cgra_Hw.scala 82:48]
    Router_Hw_12.io.in[1].config <= Router_Hw_8.io.out[0].config @[Cgra_Hw.scala 82:48]
    Router_Hw_8.io.out[0].ready <= Router_Hw_12.io.in[1].ready @[Cgra_Hw.scala 82:48]
    Router_Hw_12.io.in[1].bits <= Router_Hw_8.io.out[0].bits @[Cgra_Hw.scala 82:48]
    Router_Hw_12.io.in[1].valid <= Router_Hw_8.io.out[0].valid @[Cgra_Hw.scala 82:48]
    Router_Hw_1.io.in[4].config <= Dedicated_PE_Hw_5.io.out[0].config @[Cgra_Hw.scala 82:48]
    Dedicated_PE_Hw_5.io.out[0].ready <= Router_Hw_1.io.in[4].ready @[Cgra_Hw.scala 82:48]
    Router_Hw_1.io.in[4].bits <= Dedicated_PE_Hw_5.io.out[0].bits @[Cgra_Hw.scala 82:48]
    Router_Hw_1.io.in[4].valid <= Dedicated_PE_Hw_5.io.out[0].valid @[Cgra_Hw.scala 82:48]
    Router_Hw_1.io.in[5].config <= Dedicated_PE_Hw_2.io.out[1].config @[Cgra_Hw.scala 82:48]
    Dedicated_PE_Hw_2.io.out[1].ready <= Router_Hw_1.io.in[5].ready @[Cgra_Hw.scala 82:48]
    Router_Hw_1.io.in[5].bits <= Dedicated_PE_Hw_2.io.out[1].bits @[Cgra_Hw.scala 82:48]
    Router_Hw_1.io.in[5].valid <= Dedicated_PE_Hw_2.io.out[1].valid @[Cgra_Hw.scala 82:48]
    Router_Hw_11.io.in[4].config <= Dedicated_PE_Hw_2.io.out[0].config @[Cgra_Hw.scala 82:48]
    Dedicated_PE_Hw_2.io.out[0].ready <= Router_Hw_11.io.in[4].ready @[Cgra_Hw.scala 82:48]
    Router_Hw_11.io.in[4].bits <= Dedicated_PE_Hw_2.io.out[0].bits @[Cgra_Hw.scala 82:48]
    Router_Hw_11.io.in[4].valid <= Dedicated_PE_Hw_2.io.out[0].valid @[Cgra_Hw.scala 82:48]
    Router_Hw_5.io.in[3].config <= Dedicated_PE_Hw_1.io.out[0].config @[Cgra_Hw.scala 82:48]
    Dedicated_PE_Hw_1.io.out[0].ready <= Router_Hw_5.io.in[3].ready @[Cgra_Hw.scala 82:48]
    Router_Hw_5.io.in[3].bits <= Dedicated_PE_Hw_1.io.out[0].bits @[Cgra_Hw.scala 82:48]
    Router_Hw_5.io.in[3].valid <= Dedicated_PE_Hw_1.io.out[0].valid @[Cgra_Hw.scala 82:48]
    Router_Hw_9.io.in[4].config <= Dedicated_PE_Hw_6.io.out[0].config @[Cgra_Hw.scala 82:48]
    Dedicated_PE_Hw_6.io.out[0].ready <= Router_Hw_9.io.in[4].ready @[Cgra_Hw.scala 82:48]
    Router_Hw_9.io.in[4].bits <= Dedicated_PE_Hw_6.io.out[0].bits @[Cgra_Hw.scala 82:48]
    Router_Hw_9.io.in[4].valid <= Dedicated_PE_Hw_6.io.out[0].valid @[Cgra_Hw.scala 82:48]
    Router_Hw_3.io.in[4].config <= Dedicated_PE_Hw_3.io.out[0].config @[Cgra_Hw.scala 82:48]
    Dedicated_PE_Hw_3.io.out[0].ready <= Router_Hw_3.io.in[4].ready @[Cgra_Hw.scala 82:48]
    Router_Hw_3.io.in[4].bits <= Dedicated_PE_Hw_3.io.out[0].bits @[Cgra_Hw.scala 82:48]
    Router_Hw_3.io.in[4].valid <= Dedicated_PE_Hw_3.io.out[0].valid @[Cgra_Hw.scala 82:48]
    Router_Hw_4.io.in[3].config <= Dedicated_PE_Hw.io.out[0].config @[Cgra_Hw.scala 82:48]
    Dedicated_PE_Hw.io.out[0].ready <= Router_Hw_4.io.in[3].ready @[Cgra_Hw.scala 82:48]
    Router_Hw_4.io.in[3].bits <= Dedicated_PE_Hw.io.out[0].bits @[Cgra_Hw.scala 82:48]
    Router_Hw_4.io.in[3].valid <= Dedicated_PE_Hw.io.out[0].valid @[Cgra_Hw.scala 82:48]
    Router_Hw_15.io.in[3].config <= Dedicated_PE_Hw_4.io.out[0].config @[Cgra_Hw.scala 82:48]
    Dedicated_PE_Hw_4.io.out[0].ready <= Router_Hw_15.io.in[3].ready @[Cgra_Hw.scala 82:48]
    Router_Hw_15.io.in[3].bits <= Dedicated_PE_Hw_4.io.out[0].bits @[Cgra_Hw.scala 82:48]
    Router_Hw_15.io.in[3].valid <= Dedicated_PE_Hw_4.io.out[0].valid @[Cgra_Hw.scala 82:48]
    Router_Hw_11.io.in[5].config <= Shared_PE_Hw_1.io.out[0].config @[Cgra_Hw.scala 82:48]
    Shared_PE_Hw_1.io.out[0].ready <= Router_Hw_11.io.in[5].ready @[Cgra_Hw.scala 82:48]
    Router_Hw_11.io.in[5].bits <= Shared_PE_Hw_1.io.out[0].bits @[Cgra_Hw.scala 82:48]
    Router_Hw_11.io.in[5].valid <= Shared_PE_Hw_1.io.out[0].valid @[Cgra_Hw.scala 82:48]
    Router_Hw_5.io.in[4].config <= Shared_PE_Hw_1.io.out[1].config @[Cgra_Hw.scala 82:48]
    Shared_PE_Hw_1.io.out[1].ready <= Router_Hw_5.io.in[4].ready @[Cgra_Hw.scala 82:48]
    Router_Hw_5.io.in[4].bits <= Shared_PE_Hw_1.io.out[1].bits @[Cgra_Hw.scala 82:48]
    Router_Hw_5.io.in[4].valid <= Shared_PE_Hw_1.io.out[1].valid @[Cgra_Hw.scala 82:48]
    Router_Hw_3.io.in[5].config <= Shared_PE_Hw_1.io.out[2].config @[Cgra_Hw.scala 82:48]
    Shared_PE_Hw_1.io.out[2].ready <= Router_Hw_3.io.in[5].ready @[Cgra_Hw.scala 82:48]
    Router_Hw_3.io.in[5].bits <= Shared_PE_Hw_1.io.out[2].bits @[Cgra_Hw.scala 82:48]
    Router_Hw_3.io.in[5].valid <= Shared_PE_Hw_1.io.out[2].valid @[Cgra_Hw.scala 82:48]
    Router_Hw_12.io.in[3].config <= Shared_PE_Hw_1.io.out[3].config @[Cgra_Hw.scala 82:48]
    Shared_PE_Hw_1.io.out[3].ready <= Router_Hw_12.io.in[3].ready @[Cgra_Hw.scala 82:48]
    Router_Hw_12.io.in[3].bits <= Shared_PE_Hw_1.io.out[3].bits @[Cgra_Hw.scala 82:48]
    Router_Hw_12.io.in[3].valid <= Shared_PE_Hw_1.io.out[3].valid @[Cgra_Hw.scala 82:48]
    Router_Hw_3.io.in[6].config <= Shared_PE_Hw.io.out[0].config @[Cgra_Hw.scala 82:48]
    Shared_PE_Hw.io.out[0].ready <= Router_Hw_3.io.in[6].ready @[Cgra_Hw.scala 82:48]
    Router_Hw_3.io.in[6].bits <= Shared_PE_Hw.io.out[0].bits @[Cgra_Hw.scala 82:48]
    Router_Hw_3.io.in[6].valid <= Shared_PE_Hw.io.out[0].valid @[Cgra_Hw.scala 82:48]
    Router_Hw_12.io.in[4].config <= Shared_PE_Hw.io.out[1].config @[Cgra_Hw.scala 82:48]
    Shared_PE_Hw.io.out[1].ready <= Router_Hw_12.io.in[4].ready @[Cgra_Hw.scala 82:48]
    Router_Hw_12.io.in[4].bits <= Shared_PE_Hw.io.out[1].bits @[Cgra_Hw.scala 82:48]
    Router_Hw_12.io.in[4].valid <= Shared_PE_Hw.io.out[1].valid @[Cgra_Hw.scala 82:48]
    Router_Hw_15.io.in[4].config <= Shared_PE_Hw.io.out[2].config @[Cgra_Hw.scala 82:48]
    Shared_PE_Hw.io.out[2].ready <= Router_Hw_15.io.in[4].ready @[Cgra_Hw.scala 82:48]
    Router_Hw_15.io.in[4].bits <= Shared_PE_Hw.io.out[2].bits @[Cgra_Hw.scala 82:48]
    Router_Hw_15.io.in[4].valid <= Shared_PE_Hw.io.out[2].valid @[Cgra_Hw.scala 82:48]
    Router_Hw_8.io.in[2].config <= Shared_PE_Hw.io.out[3].config @[Cgra_Hw.scala 82:48]
    Shared_PE_Hw.io.out[3].ready <= Router_Hw_8.io.in[2].ready @[Cgra_Hw.scala 82:48]
    Router_Hw_8.io.in[2].bits <= Shared_PE_Hw.io.out[3].bits @[Cgra_Hw.scala 82:48]
    Router_Hw_8.io.in[2].valid <= Shared_PE_Hw.io.out[3].valid @[Cgra_Hw.scala 82:48]
    
