Copyright 1986-2022 Xilinx, Inc. All Rights Reserved. Copyright 2022-2025 Advanced Micro Devices, Inc. All Rights Reserved.
------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2025.1 (win64) Build 6140274 Thu May 22 00:12:29 MDT 2025
| Date         : Mon Jan 19 00:37:15 2026
| Host         : RituBansal running 64-bit major release  (build 9200)
| Command      : report_timing_summary -max_paths 10 -routable_nets -report_unconstrained -file baud_gen_timing_summary_routed.rpt -pb baud_gen_timing_summary_routed.pb -rpx baud_gen_timing_summary_routed.rpx -warn_on_violation
| Design       : baud_gen
| Device       : 7a35ti-cpg236
| Speed File   : -1L  PRODUCTION 1.23 2018-06-13
| Design State : Routed
------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  No
  Borrow Time for Max Delay Exceptions       :  Yes
  Merge Timing Exceptions                    :  Yes
  Inter-SLR Compensation                     :  Conservative

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        


------------------------------------------------------------------------------------------------
| Report Methodology
| ------------------
------------------------------------------------------------------------------------------------

Rule       Severity          Description                  Violations  
---------  ----------------  ---------------------------  ----------  
TIMING-17  Critical Warning  Non-clocked sequential cell  24          

Note: This report is based on the most recent report_methodology run and may not be up-to-date. Run report_methodology on the current design for the latest report.



check_timing report

Table of Contents
-----------------
1. checking no_clock (24)
2. checking constant_clock (0)
3. checking pulse_width_clock (0)
4. checking unconstrained_internal_endpoints (48)
5. checking no_input_delay (1)
6. checking no_output_delay (2)
7. checking multiple_clock (0)
8. checking generated_clocks (0)
9. checking loops (0)
10. checking partial_input_delay (0)
11. checking partial_output_delay (0)
12. checking latch_loops (0)

1. checking no_clock (24)
-------------------------
 There are 24 register/latch pins with no clock driven by root clock pin: clk (HIGH)


2. checking constant_clock (0)
------------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock (0)
---------------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints (48)
-------------------------------------------------
 There are 48 pins that are not constrained for maximum delay. (HIGH)

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay (1)
------------------------------
 There is 1 input port with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay (2)
-------------------------------
 There are 2 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock (0)
------------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks (0)
--------------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops (0)
---------------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay (0)
------------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay (0)
-------------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops (0)
----------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
        inf        0.000                      0                   50          inf        0.000                      0                   50           NA           NA                      NA                    NA  


There are no user specified timing constraints.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| User Ignored Path Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock    
----------    ----------    --------    


------------------------------------------------------------------------------------------------
| Unconstrained Path Table
| ------------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock    
----------    ----------    --------    
(none)                                    


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  
  To Clock:  

Max Delay            50 Endpoints
Min Delay            50 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 tx_tick_reg/C
                            (rising edge-triggered cell FDRE)
  Destination:            tx_tick
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        4.727ns  (logic 3.053ns (64.587%)  route 1.674ns (35.413%))
  Logic Levels:           2  (FDRE=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y3           FDRE                         0.000     0.000 r  tx_tick_reg/C
    SLICE_X0Y3           FDRE (Prop_fdre_C_Q)         0.456     0.456 r  tx_tick_reg/Q
                         net (fo=1, routed)           1.674     2.130    tx_tick_OBUF
    V13                  OBUF (Prop_obuf_I_O)         2.597     4.727 r  tx_tick_OBUF_inst/O
                         net (fo=0)                   0.000     4.727    tx_tick
    V13                                                               r  tx_tick (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 rx_tick_reg/C
                            (rising edge-triggered cell FDRE)
  Destination:            rx_tick
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        4.579ns  (logic 3.050ns (66.598%)  route 1.530ns (33.402%))
  Logic Levels:           2  (FDRE=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y1           FDRE                         0.000     0.000 r  rx_tick_reg/C
    SLICE_X1Y1           FDRE (Prop_fdre_C_Q)         0.456     0.456 r  rx_tick_reg/Q
                         net (fo=1, routed)           1.530     1.986    rx_tick_OBUF
    V14                  OBUF (Prop_obuf_I_O)         2.594     4.579 r  rx_tick_OBUF_inst/O
                         net (fo=0)                   0.000     4.579    rx_tick
    V14                                                               r  rx_tick (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 rst
                            (input port)
  Destination:            rx_cnt_reg[0]/R
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        3.616ns  (logic 1.060ns (29.323%)  route 2.556ns (70.677%))
  Logic Levels:           2  (IBUF=1 LUT5=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    U14                                               0.000     0.000 r  rst (IN)
                         net (fo=0)                   0.000     0.000    rst
    U14                  IBUF (Prop_ibuf_I_O)         0.936     0.936 r  rst_IBUF_inst/O
                         net (fo=4, routed)           1.722     2.658    rst_IBUF
    SLICE_X1Y1           LUT5 (Prop_lut5_I0_O)        0.124     2.782 r  rx_cnt[0]_i_1/O
                         net (fo=9, routed)           0.834     3.616    rx_cnt[0]_i_1_n_0
    SLICE_X0Y0           FDRE                                         r  rx_cnt_reg[0]/R
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 rst
                            (input port)
  Destination:            rx_cnt_reg[1]/R
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        3.616ns  (logic 1.060ns (29.323%)  route 2.556ns (70.677%))
  Logic Levels:           2  (IBUF=1 LUT5=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    U14                                               0.000     0.000 r  rst (IN)
                         net (fo=0)                   0.000     0.000    rst
    U14                  IBUF (Prop_ibuf_I_O)         0.936     0.936 r  rst_IBUF_inst/O
                         net (fo=4, routed)           1.722     2.658    rst_IBUF
    SLICE_X1Y1           LUT5 (Prop_lut5_I0_O)        0.124     2.782 r  rx_cnt[0]_i_1/O
                         net (fo=9, routed)           0.834     3.616    rx_cnt[0]_i_1_n_0
    SLICE_X0Y0           FDRE                                         r  rx_cnt_reg[1]/R
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 rst
                            (input port)
  Destination:            rx_cnt_reg[2]/R
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        3.616ns  (logic 1.060ns (29.323%)  route 2.556ns (70.677%))
  Logic Levels:           2  (IBUF=1 LUT5=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    U14                                               0.000     0.000 r  rst (IN)
                         net (fo=0)                   0.000     0.000    rst
    U14                  IBUF (Prop_ibuf_I_O)         0.936     0.936 r  rst_IBUF_inst/O
                         net (fo=4, routed)           1.722     2.658    rst_IBUF
    SLICE_X1Y1           LUT5 (Prop_lut5_I0_O)        0.124     2.782 r  rx_cnt[0]_i_1/O
                         net (fo=9, routed)           0.834     3.616    rx_cnt[0]_i_1_n_0
    SLICE_X0Y0           FDRE                                         r  rx_cnt_reg[2]/R
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 rst
                            (input port)
  Destination:            rx_cnt_reg[3]/R
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        3.616ns  (logic 1.060ns (29.323%)  route 2.556ns (70.677%))
  Logic Levels:           2  (IBUF=1 LUT5=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    U14                                               0.000     0.000 r  rst (IN)
                         net (fo=0)                   0.000     0.000    rst
    U14                  IBUF (Prop_ibuf_I_O)         0.936     0.936 r  rst_IBUF_inst/O
                         net (fo=4, routed)           1.722     2.658    rst_IBUF
    SLICE_X1Y1           LUT5 (Prop_lut5_I0_O)        0.124     2.782 r  rx_cnt[0]_i_1/O
                         net (fo=9, routed)           0.834     3.616    rx_cnt[0]_i_1_n_0
    SLICE_X0Y0           FDRE                                         r  rx_cnt_reg[3]/R
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 rst
                            (input port)
  Destination:            rx_cnt_reg[4]/R
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        3.433ns  (logic 1.060ns (30.891%)  route 2.372ns (69.109%))
  Logic Levels:           2  (IBUF=1 LUT5=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    U14                                               0.000     0.000 r  rst (IN)
                         net (fo=0)                   0.000     0.000    rst
    U14                  IBUF (Prop_ibuf_I_O)         0.936     0.936 r  rst_IBUF_inst/O
                         net (fo=4, routed)           1.722     2.658    rst_IBUF
    SLICE_X1Y1           LUT5 (Prop_lut5_I0_O)        0.124     2.782 r  rx_cnt[0]_i_1/O
                         net (fo=9, routed)           0.651     3.433    rx_cnt[0]_i_1_n_0
    SLICE_X0Y1           FDRE                                         r  rx_cnt_reg[4]/R
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 rst
                            (input port)
  Destination:            rx_cnt_reg[5]/R
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        3.433ns  (logic 1.060ns (30.891%)  route 2.372ns (69.109%))
  Logic Levels:           2  (IBUF=1 LUT5=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    U14                                               0.000     0.000 r  rst (IN)
                         net (fo=0)                   0.000     0.000    rst
    U14                  IBUF (Prop_ibuf_I_O)         0.936     0.936 r  rst_IBUF_inst/O
                         net (fo=4, routed)           1.722     2.658    rst_IBUF
    SLICE_X1Y1           LUT5 (Prop_lut5_I0_O)        0.124     2.782 r  rx_cnt[0]_i_1/O
                         net (fo=9, routed)           0.651     3.433    rx_cnt[0]_i_1_n_0
    SLICE_X0Y1           FDRE                                         r  rx_cnt_reg[5]/R
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 rst
                            (input port)
  Destination:            rx_cnt_reg[6]/R
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        3.433ns  (logic 1.060ns (30.891%)  route 2.372ns (69.109%))
  Logic Levels:           2  (IBUF=1 LUT5=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    U14                                               0.000     0.000 r  rst (IN)
                         net (fo=0)                   0.000     0.000    rst
    U14                  IBUF (Prop_ibuf_I_O)         0.936     0.936 r  rst_IBUF_inst/O
                         net (fo=4, routed)           1.722     2.658    rst_IBUF
    SLICE_X1Y1           LUT5 (Prop_lut5_I0_O)        0.124     2.782 r  rx_cnt[0]_i_1/O
                         net (fo=9, routed)           0.651     3.433    rx_cnt[0]_i_1_n_0
    SLICE_X0Y1           FDRE                                         r  rx_cnt_reg[6]/R
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 rst
                            (input port)
  Destination:            rx_cnt_reg[7]/R
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        3.433ns  (logic 1.060ns (30.891%)  route 2.372ns (69.109%))
  Logic Levels:           2  (IBUF=1 LUT5=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    U14                                               0.000     0.000 r  rst (IN)
                         net (fo=0)                   0.000     0.000    rst
    U14                  IBUF (Prop_ibuf_I_O)         0.936     0.936 r  rst_IBUF_inst/O
                         net (fo=4, routed)           1.722     2.658    rst_IBUF
    SLICE_X1Y1           LUT5 (Prop_lut5_I0_O)        0.124     2.782 r  rx_cnt[0]_i_1/O
                         net (fo=9, routed)           0.651     3.433    rx_cnt[0]_i_1_n_0
    SLICE_X0Y1           FDRE                                         r  rx_cnt_reg[7]/R
  -------------------------------------------------------------------    -------------------





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 tx_cnt_reg[1]/C
                            (rising edge-triggered cell FDRE)
  Destination:            tx_tick_reg/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.355ns  (logic 0.186ns (52.418%)  route 0.169ns (47.582%))
  Logic Levels:           2  (FDRE=1 LUT5=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y2           FDRE                         0.000     0.000 r  tx_cnt_reg[1]/C
    SLICE_X1Y2           FDRE (Prop_fdre_C_Q)         0.141     0.141 r  tx_cnt_reg[1]/Q
                         net (fo=3, routed)           0.169     0.310    tx_cnt_reg[1]
    SLICE_X0Y3           LUT5 (Prop_lut5_I2_O)        0.045     0.355 r  tx_tick_i_1/O
                         net (fo=1, routed)           0.000     0.355    tx_tick_i_1_n_0
    SLICE_X0Y3           FDRE                                         r  tx_tick_reg/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 tx_cnt_reg[7]/C
                            (rising edge-triggered cell FDRE)
  Destination:            tx_cnt_reg[7]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.368ns  (logic 0.249ns (67.612%)  route 0.119ns (32.388%))
  Logic Levels:           2  (CARRY4=1 FDRE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y3           FDRE                         0.000     0.000 r  tx_cnt_reg[7]/C
    SLICE_X1Y3           FDRE (Prop_fdre_C_Q)         0.141     0.141 r  tx_cnt_reg[7]/Q
                         net (fo=2, routed)           0.119     0.260    tx_cnt_reg[7]
    SLICE_X1Y3           CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.108     0.368 r  tx_cnt_reg[4]_i_1/O[3]
                         net (fo=1, routed)           0.000     0.368    tx_cnt_reg[4]_i_1_n_4
    SLICE_X1Y3           FDRE                                         r  tx_cnt_reg[7]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 tx_cnt_reg[11]/C
                            (rising edge-triggered cell FDRE)
  Destination:            tx_cnt_reg[11]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.369ns  (logic 0.249ns (67.424%)  route 0.120ns (32.576%))
  Logic Levels:           2  (CARRY4=1 FDRE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y4           FDRE                         0.000     0.000 r  tx_cnt_reg[11]/C
    SLICE_X1Y4           FDRE (Prop_fdre_C_Q)         0.141     0.141 r  tx_cnt_reg[11]/Q
                         net (fo=2, routed)           0.120     0.261    tx_cnt_reg[11]
    SLICE_X1Y4           CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.108     0.369 r  tx_cnt_reg[8]_i_1/O[3]
                         net (fo=1, routed)           0.000     0.369    tx_cnt_reg[8]_i_1_n_4
    SLICE_X1Y4           FDRE                                         r  tx_cnt_reg[11]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 tx_cnt_reg[3]/C
                            (rising edge-triggered cell FDRE)
  Destination:            tx_cnt_reg[3]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.369ns  (logic 0.249ns (67.424%)  route 0.120ns (32.576%))
  Logic Levels:           2  (CARRY4=1 FDRE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y2           FDRE                         0.000     0.000 r  tx_cnt_reg[3]/C
    SLICE_X1Y2           FDRE (Prop_fdre_C_Q)         0.141     0.141 r  tx_cnt_reg[3]/Q
                         net (fo=2, routed)           0.120     0.261    tx_cnt_reg[3]
    SLICE_X1Y2           CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.108     0.369 r  tx_cnt_reg[0]_i_2/O[3]
                         net (fo=1, routed)           0.000     0.369    tx_cnt_reg[0]_i_2_n_4
    SLICE_X1Y2           FDRE                                         r  tx_cnt_reg[3]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 tx_cnt_reg[4]/C
                            (rising edge-triggered cell FDRE)
  Destination:            tx_cnt_reg[4]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.370ns  (logic 0.256ns (69.150%)  route 0.114ns (30.850%))
  Logic Levels:           2  (CARRY4=1 FDRE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y3           FDRE                         0.000     0.000 r  tx_cnt_reg[4]/C
    SLICE_X1Y3           FDRE (Prop_fdre_C_Q)         0.141     0.141 r  tx_cnt_reg[4]/Q
                         net (fo=2, routed)           0.114     0.255    tx_cnt_reg[4]
    SLICE_X1Y3           CARRY4 (Prop_carry4_S[0]_O[0])
                                                      0.115     0.370 r  tx_cnt_reg[4]_i_1/O[0]
                         net (fo=1, routed)           0.000     0.370    tx_cnt_reg[4]_i_1_n_7
    SLICE_X1Y3           FDRE                                         r  tx_cnt_reg[4]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 tx_cnt_reg[6]/C
                            (rising edge-triggered cell FDRE)
  Destination:            tx_cnt_reg[6]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.372ns  (logic 0.252ns (67.654%)  route 0.120ns (32.346%))
  Logic Levels:           2  (CARRY4=1 FDRE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y3           FDRE                         0.000     0.000 r  tx_cnt_reg[6]/C
    SLICE_X1Y3           FDRE (Prop_fdre_C_Q)         0.141     0.141 r  tx_cnt_reg[6]/Q
                         net (fo=2, routed)           0.120     0.261    tx_cnt_reg[6]
    SLICE_X1Y3           CARRY4 (Prop_carry4_S[2]_O[2])
                                                      0.111     0.372 r  tx_cnt_reg[4]_i_1/O[2]
                         net (fo=1, routed)           0.000     0.372    tx_cnt_reg[4]_i_1_n_5
    SLICE_X1Y3           FDRE                                         r  tx_cnt_reg[6]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 tx_cnt_reg[12]/C
                            (rising edge-triggered cell FDRE)
  Destination:            tx_cnt_reg[12]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.373ns  (logic 0.256ns (68.576%)  route 0.117ns (31.424%))
  Logic Levels:           2  (CARRY4=1 FDRE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y5           FDRE                         0.000     0.000 r  tx_cnt_reg[12]/C
    SLICE_X1Y5           FDRE (Prop_fdre_C_Q)         0.141     0.141 r  tx_cnt_reg[12]/Q
                         net (fo=2, routed)           0.117     0.258    tx_cnt_reg[12]
    SLICE_X1Y5           CARRY4 (Prop_carry4_S[0]_O[0])
                                                      0.115     0.373 r  tx_cnt_reg[12]_i_1/O[0]
                         net (fo=1, routed)           0.000     0.373    tx_cnt_reg[12]_i_1_n_7
    SLICE_X1Y5           FDRE                                         r  tx_cnt_reg[12]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 tx_cnt_reg[8]/C
                            (rising edge-triggered cell FDRE)
  Destination:            tx_cnt_reg[8]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.373ns  (logic 0.256ns (68.576%)  route 0.117ns (31.424%))
  Logic Levels:           2  (CARRY4=1 FDRE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y4           FDRE                         0.000     0.000 r  tx_cnt_reg[8]/C
    SLICE_X1Y4           FDRE (Prop_fdre_C_Q)         0.141     0.141 r  tx_cnt_reg[8]/Q
                         net (fo=2, routed)           0.117     0.258    tx_cnt_reg[8]
    SLICE_X1Y4           CARRY4 (Prop_carry4_S[0]_O[0])
                                                      0.115     0.373 r  tx_cnt_reg[8]_i_1/O[0]
                         net (fo=1, routed)           0.000     0.373    tx_cnt_reg[8]_i_1_n_7
    SLICE_X1Y4           FDRE                                         r  tx_cnt_reg[8]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 tx_cnt_reg[2]/C
                            (rising edge-triggered cell FDRE)
  Destination:            tx_cnt_reg[2]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.374ns  (logic 0.252ns (67.456%)  route 0.122ns (32.544%))
  Logic Levels:           2  (CARRY4=1 FDRE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y2           FDRE                         0.000     0.000 r  tx_cnt_reg[2]/C
    SLICE_X1Y2           FDRE (Prop_fdre_C_Q)         0.141     0.141 r  tx_cnt_reg[2]/Q
                         net (fo=2, routed)           0.122     0.263    tx_cnt_reg[2]
    SLICE_X1Y2           CARRY4 (Prop_carry4_S[2]_O[2])
                                                      0.111     0.374 r  tx_cnt_reg[0]_i_2/O[2]
                         net (fo=1, routed)           0.000     0.374    tx_cnt_reg[0]_i_2_n_5
    SLICE_X1Y2           FDRE                                         r  tx_cnt_reg[2]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 rx_cnt_reg[1]/C
                            (rising edge-triggered cell FDRE)
  Destination:            rx_cnt_reg[1]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.374ns  (logic 0.251ns (67.067%)  route 0.123ns (32.933%))
  Logic Levels:           2  (CARRY4=1 FDRE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y0           FDRE                         0.000     0.000 r  rx_cnt_reg[1]/C
    SLICE_X0Y0           FDRE (Prop_fdre_C_Q)         0.141     0.141 r  rx_cnt_reg[1]/Q
                         net (fo=3, routed)           0.123     0.264    rx_cnt_reg[1]
    SLICE_X0Y0           CARRY4 (Prop_carry4_S[1]_O[1])
                                                      0.110     0.374 r  rx_cnt_reg[0]_i_2/O[1]
                         net (fo=1, routed)           0.000     0.374    rx_cnt_reg[0]_i_2_n_6
    SLICE_X0Y0           FDRE                                         r  rx_cnt_reg[1]/D
  -------------------------------------------------------------------    -------------------





