0.7
2020.2
Jun 10 2021
20:04:57
C:/Users/Sunnyday/AppData/Roaming/Xilinx/Vitis/sigmoid_new/solution1/sim/verilog/csv_file_dump.svh,1638780677,verilog,,,,,,,,,,,,
C:/Users/Sunnyday/AppData/Roaming/Xilinx/Vitis/sigmoid_new/solution1/sim/verilog/dataflow_monitor.sv,1638780677,systemVerilog,C:/Users/Sunnyday/AppData/Roaming/Xilinx/Vitis/sigmoid_new/solution1/sim/verilog/nodf_module_interface.svh,,C:/Users/Sunnyday/AppData/Roaming/Xilinx/Vitis/sigmoid_new/solution1/sim/verilog/dump_file_agent.svh;C:/Users/Sunnyday/AppData/Roaming/Xilinx/Vitis/sigmoid_new/solution1/sim/verilog/csv_file_dump.svh;C:/Users/Sunnyday/AppData/Roaming/Xilinx/Vitis/sigmoid_new/solution1/sim/verilog/sample_agent.svh;C:/Users/Sunnyday/AppData/Roaming/Xilinx/Vitis/sigmoid_new/solution1/sim/verilog/sample_manager.svh;C:/Users/Sunnyday/AppData/Roaming/Xilinx/Vitis/sigmoid_new/solution1/sim/verilog/nodf_module_interface.svh;C:/Users/Sunnyday/AppData/Roaming/Xilinx/Vitis/sigmoid_new/solution1/sim/verilog/nodf_module_monitor.svh,$unit_dataflow_monitor_sv;dataflow_monitor,,axi_protocol_checker_v1_1_12;axi_protocol_checker_v1_1_13;axis_protocol_checker_v1_1_11;axis_protocol_checker_v1_1_12;floating_point_v7_0_19;floating_point_v7_1_12;ieee_proposed=./ieee_proposed;smartconnect_v1_0;unisims_ver;xil_defaultlib;xpm,,,,,,
C:/Users/Sunnyday/AppData/Roaming/Xilinx/Vitis/sigmoid_new/solution1/sim/verilog/dump_file_agent.svh,1638780677,verilog,,,,,,,,,,,,
C:/Users/Sunnyday/AppData/Roaming/Xilinx/Vitis/sigmoid_new/solution1/sim/verilog/fifo_para.vh,1638780677,verilog,,,,,,,,,,,,
C:/Users/Sunnyday/AppData/Roaming/Xilinx/Vitis/sigmoid_new/solution1/sim/verilog/ip/xil_defaultlib/sigmoid_top_dcmp_64ns_64ns_1_2_no_dsp_1_ip.v,1638780684,systemVerilog,,,,sigmoid_top_dcmp_64ns_64ns_1_2_no_dsp_1_ip,,axi_protocol_checker_v1_1_12;axi_protocol_checker_v1_1_13;axis_protocol_checker_v1_1_11;axis_protocol_checker_v1_1_12;floating_point_v7_0_19;floating_point_v7_1_12;ieee_proposed=./ieee_proposed;smartconnect_v1_0;unisims_ver;xil_defaultlib;xpm,,,,,,
C:/Users/Sunnyday/AppData/Roaming/Xilinx/Vitis/sigmoid_new/solution1/sim/verilog/nodf_module_interface.svh,1638780677,verilog,,,,nodf_module_intf,,,,,,,,
C:/Users/Sunnyday/AppData/Roaming/Xilinx/Vitis/sigmoid_new/solution1/sim/verilog/nodf_module_monitor.svh,1638780677,verilog,,,,,,,,,,,,
C:/Users/Sunnyday/AppData/Roaming/Xilinx/Vitis/sigmoid_new/solution1/sim/verilog/sample_agent.svh,1638780677,verilog,,,,,,,,,,,,
C:/Users/Sunnyday/AppData/Roaming/Xilinx/Vitis/sigmoid_new/solution1/sim/verilog/sample_manager.svh,1638780677,verilog,,,,,,,,,,,,
C:/Users/Sunnyday/AppData/Roaming/Xilinx/Vitis/sigmoid_new/solution1/sim/verilog/sigmoid_top.autotb.v,1638780677,systemVerilog,,,C:/Users/Sunnyday/AppData/Roaming/Xilinx/Vitis/sigmoid_new/solution1/sim/verilog/fifo_para.vh,apatb_sigmoid_top_top,,axi_protocol_checker_v1_1_12;axi_protocol_checker_v1_1_13;axis_protocol_checker_v1_1_11;axis_protocol_checker_v1_1_12;floating_point_v7_0_19;floating_point_v7_1_12;ieee_proposed=./ieee_proposed;smartconnect_v1_0;unisims_ver;xil_defaultlib;xpm,,,,,,
C:/Users/Sunnyday/AppData/Roaming/Xilinx/Vitis/sigmoid_new/solution1/sim/verilog/sigmoid_top.v,1638780543,systemVerilog,,,,sigmoid_top,,axi_protocol_checker_v1_1_12;axi_protocol_checker_v1_1_13;axis_protocol_checker_v1_1_11;axis_protocol_checker_v1_1_12;floating_point_v7_0_19;floating_point_v7_1_12;ieee_proposed=./ieee_proposed;smartconnect_v1_0;unisims_ver;xil_defaultlib;xpm,,,,,,
C:/Users/Sunnyday/AppData/Roaming/Xilinx/Vitis/sigmoid_new/solution1/sim/verilog/sigmoid_top_ROM_EXP_V.v,1638780544,systemVerilog,,,,sigmoid_top_ROM_EXP_V,,axi_protocol_checker_v1_1_12;axi_protocol_checker_v1_1_13;axis_protocol_checker_v1_1_11;axis_protocol_checker_v1_1_12;floating_point_v7_0_19;floating_point_v7_1_12;ieee_proposed=./ieee_proposed;smartconnect_v1_0;unisims_ver;xil_defaultlib;xpm,,,,,,
C:/Users/Sunnyday/AppData/Roaming/Xilinx/Vitis/sigmoid_new/solution1/sim/verilog/sigmoid_top_dcmp_64ns_64ns_1_2_no_dsp_1.v,1638780542,systemVerilog,,,,sigmoid_top_dcmp_64ns_64ns_1_2_no_dsp_1,,axi_protocol_checker_v1_1_12;axi_protocol_checker_v1_1_13;axis_protocol_checker_v1_1_11;axis_protocol_checker_v1_1_12;floating_point_v7_0_19;floating_point_v7_1_12;ieee_proposed=./ieee_proposed;smartconnect_v1_0;unisims_ver;xil_defaultlib;xpm,,,,,,
C:/Users/Sunnyday/AppData/Roaming/Xilinx/Vitis/sigmoid_new/solution1/sim/verilog/sigmoid_top_mul_17s_32ns_43_1_1.v,1638780542,systemVerilog,,,,sigmoid_top_mul_17s_32ns_43_1_1,,axi_protocol_checker_v1_1_12;axi_protocol_checker_v1_1_13;axis_protocol_checker_v1_1_11;axis_protocol_checker_v1_1_12;floating_point_v7_0_19;floating_point_v7_1_12;ieee_proposed=./ieee_proposed;smartconnect_v1_0;unisims_ver;xil_defaultlib;xpm,,,,,,
C:/Users/Sunnyday/AppData/Roaming/Xilinx/Vitis/sigmoid_new/solution1/sim/verilog/sigmoid_top_mul_mul_15ns_15ns_30_4_1.v,1638780544,systemVerilog,,,,sigmoid_top_mul_mul_15ns_15ns_30_4_1;sigmoid_top_mul_mul_15ns_15ns_30_4_1_DSP48_2,,axi_protocol_checker_v1_1_12;axi_protocol_checker_v1_1_13;axis_protocol_checker_v1_1_11;axis_protocol_checker_v1_1_12;floating_point_v7_0_19;floating_point_v7_1_12;ieee_proposed=./ieee_proposed;smartconnect_v1_0;unisims_ver;xil_defaultlib;xpm,,,,,,
C:/Users/Sunnyday/AppData/Roaming/Xilinx/Vitis/sigmoid_new/solution1/sim/verilog/sigmoid_top_mul_mul_16ns_13ns_29_4_1.v,1638780544,systemVerilog,,,,sigmoid_top_mul_mul_16ns_13ns_29_4_1;sigmoid_top_mul_mul_16ns_13ns_29_4_1_DSP48_0,,axi_protocol_checker_v1_1_12;axi_protocol_checker_v1_1_13;axis_protocol_checker_v1_1_11;axis_protocol_checker_v1_1_12;floating_point_v7_0_19;floating_point_v7_1_12;ieee_proposed=./ieee_proposed;smartconnect_v1_0;unisims_ver;xil_defaultlib;xpm,,,,,,
C:/Users/Sunnyday/AppData/Roaming/Xilinx/Vitis/sigmoid_new/solution1/sim/verilog/sigmoid_top_mul_mul_16ns_16ns_32_4_1.v,1638780544,systemVerilog,,,,sigmoid_top_mul_mul_16ns_16ns_32_4_1;sigmoid_top_mul_mul_16ns_16ns_32_4_1_DSP48_3,,axi_protocol_checker_v1_1_12;axi_protocol_checker_v1_1_13;axis_protocol_checker_v1_1_11;axis_protocol_checker_v1_1_12;floating_point_v7_0_19;floating_point_v7_1_12;ieee_proposed=./ieee_proposed;smartconnect_v1_0;unisims_ver;xil_defaultlib;xpm,,,,,,
C:/Users/Sunnyday/AppData/Roaming/Xilinx/Vitis/sigmoid_new/solution1/sim/verilog/sigmoid_top_mul_mul_8ns_12ns_20_4_1.v,1638780544,systemVerilog,,,,sigmoid_top_mul_mul_8ns_12ns_20_4_1;sigmoid_top_mul_mul_8ns_12ns_20_4_1_DSP48_1,,axi_protocol_checker_v1_1_12;axi_protocol_checker_v1_1_13;axis_protocol_checker_v1_1_11;axis_protocol_checker_v1_1_12;floating_point_v7_0_19;floating_point_v7_1_12;ieee_proposed=./ieee_proposed;smartconnect_v1_0;unisims_ver;xil_defaultlib;xpm,,,,,,
