
*** Running vivado
    with args -log protocheck_VIO.vds -m64 -product Vivado -mode batch -messageDb vivado.pb -notrace -source protocheck_VIO.tcl


****** Vivado v2018.1 (64-bit)
  **** SW Build 2188600 on Wed Apr  4 18:40:38 MDT 2018
  **** IP Build 2185939 on Wed Apr  4 20:55:05 MDT 2018
    ** Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.

Sourcing tcl script 'C:/Users/gusta/AppData/Roaming/Xilinx/Vivado/Vivado_init.tcl'
source protocheck_VIO.tcl -notrace
Command: synth_design -top protocheck_VIO -part xc7z010clg400-1
Starting synth_design
Attempting to get a license for feature 'Synthesis' and/or device 'xc7z010'
INFO: [Common 17-349] Got license for feature 'Synthesis' and/or device 'xc7z010'
INFO: Launching helper process for spawning children vivado processes
INFO: Helper process launched with PID 11584 
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:00:12 ; elapsed = 00:00:16 . Memory (MB): peak = 443.289 ; gain = 97.457
---------------------------------------------------------------------------------
INFO: [Synth 8-638] synthesizing module 'protocheck_VIO' [C:/Working/CLP_Programs/Codigos/Protocheck2_VIO/Fuentes/protocheck2_VIO.vhd:13]
	Parameter N bound to: 12 - type: integer 
INFO: [Synth 8-3491] module 'protocheck' declared at 'C:/Working/CLP_Programs/Codigos/Protocheck2/Fuentes/protocheck2.vhd:5' bound to instance 'protocheck_inst' of component 'protocheck' [C:/Working/CLP_Programs/Codigos/Protocheck2_VIO/Fuentes/protocheck2_VIO.vhd:49]
INFO: [Synth 8-638] synthesizing module 'protocheck' [C:/Working/CLP_Programs/Codigos/Protocheck2/Fuentes/protocheck2.vhd:18]
	Parameter N bound to: 12 - type: integer 
INFO: [Synth 8-638] synthesizing module 'comparador' [C:/Working/CLP_Programs/Codigos/comparador/Fuentes/comparador.vhd:17]
	Parameter N bound to: 4 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'comparador' (1#1) [C:/Working/CLP_Programs/Codigos/comparador/Fuentes/comparador.vhd:17]
INFO: [Synth 8-638] synthesizing module 'comparador__parameterized0' [C:/Working/CLP_Programs/Codigos/comparador/Fuentes/comparador.vhd:17]
	Parameter N bound to: 2 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'comparador__parameterized0' (1#1) [C:/Working/CLP_Programs/Codigos/comparador/Fuentes/comparador.vhd:17]
INFO: [Synth 8-638] synthesizing module 'shiftreg' [C:/Working/CLP_Programs/Codigos/shiftReg/Fuentes/shiftreg.vhd:18]
	Parameter N bound to: 12 - type: integer 
INFO: [Synth 8-638] synthesizing module 'ffd' [C:/Working/CLP_Programs/Codigos/ffd/Fuentes/ffd.vhd:15]
INFO: [Synth 8-256] done synthesizing module 'ffd' (2#1) [C:/Working/CLP_Programs/Codigos/ffd/Fuentes/ffd.vhd:15]
INFO: [Synth 8-256] done synthesizing module 'shiftreg' (3#1) [C:/Working/CLP_Programs/Codigos/shiftReg/Fuentes/shiftreg.vhd:18]
INFO: [Synth 8-638] synthesizing module 'genEna' [C:/Working/CLP_Programs/Codigos/genEna/Fuentes/genEna.vhd:16]
	Parameter N bound to: 12 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'genEna' (4#1) [C:/Working/CLP_Programs/Codigos/genEna/Fuentes/genEna.vhd:16]
INFO: [Synth 8-638] synthesizing module 'serial_sender' [C:/Working/CLP_Programs/Codigos/serializar/Fuentes/serializar.vhd:15]
INFO: [Synth 8-256] done synthesizing module 'serial_sender' (5#1) [C:/Working/CLP_Programs/Codigos/serializar/Fuentes/serializar.vhd:15]
INFO: [Synth 8-256] done synthesizing module 'protocheck' (6#1) [C:/Working/CLP_Programs/Codigos/Protocheck2/Fuentes/protocheck2.vhd:18]
INFO: [Synth 8-3491] module 'vio_0' declared at 'C:/Working/CLP_Programs/Codigos/Protocheck2_VIO/Sintesis/protocheck_VIO.runs/synth_1/.Xil/Vivado-4172-DESKTOP-6HQVPMI/realtime/vio_0_stub.vhdl:5' bound to instance 'your_instance_name' of component 'vio_0' [C:/Working/CLP_Programs/Codigos/Protocheck2_VIO/Fuentes/protocheck2_VIO.vhd:61]
INFO: [Synth 8-638] synthesizing module 'vio_0' [C:/Working/CLP_Programs/Codigos/Protocheck2_VIO/Sintesis/protocheck_VIO.runs/synth_1/.Xil/Vivado-4172-DESKTOP-6HQVPMI/realtime/vio_0_stub.vhdl:17]
INFO: [Synth 8-6071] Mark debug on the nets applies keep_hierarchy on instance 'protocheck_inst'. This will prevent further optimization [C:/Working/CLP_Programs/Codigos/Protocheck2_VIO/Fuentes/protocheck2_VIO.vhd:49]
INFO: [Synth 8-256] done synthesizing module 'protocheck_VIO' (7#1) [C:/Working/CLP_Programs/Codigos/Protocheck2_VIO/Fuentes/protocheck2_VIO.vhd:13]
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:00:13 ; elapsed = 00:00:18 . Memory (MB): peak = 497.535 ; gain = 151.703
---------------------------------------------------------------------------------

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:14 ; elapsed = 00:00:18 . Memory (MB): peak = 497.535 ; gain = 151.703
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 1 : Time (s): cpu = 00:00:14 ; elapsed = 00:00:18 . Memory (MB): peak = 497.535 ; gain = 151.703
---------------------------------------------------------------------------------
INFO: [Device 21-403] Loading part xc7z010clg400-1
INFO: [Project 1-570] Preparing netlist for logic optimization

Processing XDC Constraints
Initializing timing engine
Parsing XDC File [c:/Working/CLP_Programs/Codigos/Protocheck2_VIO/Sintesis/protocheck_VIO.srcs/sources_1/ip/vio_0/vio_0/vio_0_in_context.xdc] for cell 'your_instance_name'
Finished Parsing XDC File [c:/Working/CLP_Programs/Codigos/Protocheck2_VIO/Sintesis/protocheck_VIO.srcs/sources_1/ip/vio_0/vio_0/vio_0_in_context.xdc] for cell 'your_instance_name'
Parsing XDC File [C:/Working/CLP_Programs/Codigos/Protocheck2_VIO/Fuentes/Arty-Z7-10-Master.xdc]
Finished Parsing XDC File [C:/Working/CLP_Programs/Codigos/Protocheck2_VIO/Fuentes/Arty-Z7-10-Master.xdc]
INFO: [Project 1-236] Implementation specific constraints were found while reading constraint file [C:/Working/CLP_Programs/Codigos/Protocheck2_VIO/Fuentes/Arty-Z7-10-Master.xdc]. These constraints will be ignored for synthesis but will be used in implementation. Impacted constraints are listed in the file [.Xil/protocheck_VIO_propImpl.xdc].
Resolution: To avoid this warning, move constraints listed in [.Xil/protocheck_VIO_propImpl.xdc] to another XDC file and exclude this new file from synthesis with the used_in_synthesis property (File Properties dialog in GUI) and re-run elaboration/synthesis.
Completed Processing XDC Constraints

INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

Constraint Validation Runtime : Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.012 . Memory (MB): peak = 819.840 ; gain = 0.000
---------------------------------------------------------------------------------
Finished Constraint Validation : Time (s): cpu = 00:00:36 ; elapsed = 00:00:47 . Memory (MB): peak = 819.840 ; gain = 474.008
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Loading Part and Timing Information
---------------------------------------------------------------------------------
Loading part: xc7z010clg400-1
---------------------------------------------------------------------------------
Finished Loading Part and Timing Information : Time (s): cpu = 00:00:36 ; elapsed = 00:00:47 . Memory (MB): peak = 819.840 ; gain = 474.008
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying 'set_property' XDC Constraints
---------------------------------------------------------------------------------
Applied set_property DONT_TOUCH = true for your_instance_name. (constraint file  auto generated constraint, line ).
---------------------------------------------------------------------------------
Finished applying 'set_property' XDC Constraints : Time (s): cpu = 00:00:36 ; elapsed = 00:00:47 . Memory (MB): peak = 819.840 ; gain = 474.008
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 2 : Time (s): cpu = 00:00:36 ; elapsed = 00:00:47 . Memory (MB): peak = 819.840 ; gain = 474.008
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start RTL Component Statistics 
---------------------------------------------------------------------------------
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     32 Bit       Adders := 1     
	   2 Input      4 Bit       Adders := 1     
+---Registers : 
	                4 Bit    Registers := 1     
	                1 Bit    Registers := 14    
+---Muxes : 
	   2 Input      4 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 1     
---------------------------------------------------------------------------------
Finished RTL Component Statistics 
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start RTL Hierarchical Component Statistics 
---------------------------------------------------------------------------------
Hierarchical RTL Component report 
Module ffd 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module genEna 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     32 Bit       Adders := 1     
+---Registers : 
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input      1 Bit        Muxes := 1     
Module serial_sender 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      4 Bit       Adders := 1     
+---Registers : 
	                4 Bit    Registers := 1     
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input      4 Bit        Muxes := 1     
---------------------------------------------------------------------------------
Finished RTL Hierarchical Component Statistics
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Part Resource Summary
---------------------------------------------------------------------------------
Part Resources:
DSPs: 80 (col length:40)
BRAMs: 120 (col length: RAMB18 40 RAMB36 20)
---------------------------------------------------------------------------------
Finished Part Resource Summary
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Cross Boundary and Area Optimization
---------------------------------------------------------------------------------
Warning: Parallel synthesis criteria is not met 
---------------------------------------------------------------------------------
Finished Cross Boundary and Area Optimization : Time (s): cpu = 00:00:37 ; elapsed = 00:00:48 . Memory (MB): peak = 819.840 ; gain = 474.008
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Applying XDC Timing Constraints
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Applying XDC Timing Constraints : Time (s): cpu = 00:00:52 ; elapsed = 00:01:07 . Memory (MB): peak = 826.914 ; gain = 481.082
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Timing Optimization
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Timing Optimization : Time (s): cpu = 00:00:52 ; elapsed = 00:01:07 . Memory (MB): peak = 826.914 ; gain = 481.082
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Technology Mapping
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Technology Mapping : Time (s): cpu = 00:00:53 ; elapsed = 00:01:07 . Memory (MB): peak = 836.492 ; gain = 490.660
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished IO Insertion : Time (s): cpu = 00:00:54 ; elapsed = 00:01:09 . Memory (MB): peak = 836.492 ; gain = 490.660
---------------------------------------------------------------------------------

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
---------------------------------------------------------------------------------
Start Renaming Generated Instances
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Instances : Time (s): cpu = 00:00:54 ; elapsed = 00:01:09 . Memory (MB): peak = 836.492 ; gain = 490.660
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Rebuilding User Hierarchy
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Rebuilding User Hierarchy : Time (s): cpu = 00:00:54 ; elapsed = 00:01:09 . Memory (MB): peak = 836.492 ; gain = 490.660
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Ports
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Ports : Time (s): cpu = 00:00:54 ; elapsed = 00:01:09 . Memory (MB): peak = 836.492 ; gain = 490.660
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:54 ; elapsed = 00:01:09 . Memory (MB): peak = 836.492 ; gain = 490.660
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Nets
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Nets : Time (s): cpu = 00:00:54 ; elapsed = 00:01:09 . Memory (MB): peak = 836.492 ; gain = 490.660
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Writing Synthesis Report
---------------------------------------------------------------------------------

Report BlackBoxes: 
+------+--------------+----------+
|      |BlackBox name |Instances |
+------+--------------+----------+
|1     |vio_0         |         1|
+------+--------------+----------+

Report Cell Usage: 
+------+-------------+------+
|      |Cell         |Count |
+------+-------------+------+
|1     |vio_0_bbox_0 |     1|
|2     |BUFG         |     1|
|3     |CARRY4       |    19|
|4     |LUT1         |     3|
|5     |LUT2         |     2|
|6     |LUT3         |    12|
|7     |LUT4         |     3|
|8     |LUT5         |     1|
|9     |LUT6         |     1|
|10    |FDCE         |     5|
|11    |FDRE         |    45|
|12    |IBUF         |     1|
+------+-------------+------+

Report Instance Areas: 
+------+----------------------------------+--------------+------+
|      |Instance                          |Module        |Cells |
+------+----------------------------------+--------------+------+
|1     |top                               |              |    96|
|2     |  protocheck_inst                 |protocheck    |    91|
|3     |    inst_genEna                   |genEna        |    66|
|4     |    inst_serializar               |serial_sender |    10|
|5     |    inst_shiftreg                 |shiftreg      |    15|
|6     |      \shiftreg_gen[0].ffd_inst   |ffd           |     2|
|7     |      \shiftreg_gen[10].ffd_inst  |ffd_0         |     1|
|8     |      \shiftreg_gen[11].ffd_inst  |ffd_1         |     1|
|9     |      \shiftreg_gen[1].ffd_inst   |ffd_2         |     1|
|10    |      \shiftreg_gen[2].ffd_inst   |ffd_3         |     2|
|11    |      \shiftreg_gen[3].ffd_inst   |ffd_4         |     1|
|12    |      \shiftreg_gen[4].ffd_inst   |ffd_5         |     1|
|13    |      \shiftreg_gen[5].ffd_inst   |ffd_6         |     2|
|14    |      \shiftreg_gen[6].ffd_inst   |ffd_7         |     1|
|15    |      \shiftreg_gen[7].ffd_inst   |ffd_8         |     1|
|16    |      \shiftreg_gen[8].ffd_inst   |ffd_9         |     1|
|17    |      \shiftreg_gen[9].ffd_inst   |ffd_10        |     1|
+------+----------------------------------+--------------+------+
---------------------------------------------------------------------------------
Finished Writing Synthesis Report : Time (s): cpu = 00:00:54 ; elapsed = 00:01:09 . Memory (MB): peak = 836.492 ; gain = 490.660
---------------------------------------------------------------------------------
Synthesis finished with 0 errors, 0 critical warnings and 0 warnings.
Synthesis Optimization Runtime : Time (s): cpu = 00:00:28 ; elapsed = 00:00:51 . Memory (MB): peak = 836.492 ; gain = 168.355
Synthesis Optimization Complete : Time (s): cpu = 00:00:54 ; elapsed = 00:01:09 . Memory (MB): peak = 836.492 ; gain = 490.660
INFO: [Project 1-571] Translating synthesized netlist
INFO: [Netlist 29-17] Analyzing 20 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

INFO: [Common 17-83] Releasing license: Synthesis
32 Infos, 0 Warnings, 0 Critical Warnings and 0 Errors encountered.
synth_design completed successfully
synth_design: Time (s): cpu = 00:00:56 ; elapsed = 00:01:13 . Memory (MB): peak = 849.199 ; gain = 512.035
INFO: [Common 17-1381] The checkpoint 'C:/Working/CLP_Programs/Codigos/Protocheck2_VIO/Sintesis/protocheck_VIO.runs/synth_1/protocheck_VIO.dcp' has been generated.
INFO: [runtcl-4] Executing : report_utilization -file protocheck_VIO_utilization_synth.rpt -pb protocheck_VIO_utilization_synth.pb
report_utilization: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.052 . Memory (MB): peak = 849.199 ; gain = 0.000
INFO: [Common 17-206] Exiting Vivado at Thu Aug  8 14:14:13 2024...
