// Seed: 3070973839
module module_0 (
    id_1,
    id_2,
    id_3
);
  inout wire id_3;
  inout wire id_2;
  output wire id_1;
  wire id_4;
endmodule
module module_1 (
    id_1,
    id_2,
    id_3,
    id_4,
    id_5,
    id_6,
    id_7,
    id_8
);
  inout wire id_8;
  input wire id_7;
  output wire id_6;
  inout wire id_5;
  inout wire id_4;
  inout wire id_3;
  input wire id_2;
  output wire id_1;
  wire id_9;
  reg id_10 = 1;
  wire id_11;
  wire id_12;
  supply0 id_13 = 1'b0;
  wire id_14, id_15;
  module_0 modCall_1 (
      id_8,
      id_12,
      id_4
  );
  always #1 id_10 <= 1'b0;
endmodule
