# Generated by Yosys 0.21+10 (git sha1 558018522, clang 14.0.0 -fPIC -Os)

.model toplevel
.inputs clk addr[0] addr[1] mask[0] mask[1] w_en wdata[0] wdata[1]
.outputs rdata[0] rdata[1]
.names $false
.names $true
1
.names $undef
.subckt $_DFFE_PP_ C=clk D=$0$memwr$\mem_0$netlist_h4_w4_1rw_bitmask.v:60$1_DATA[1:0]$11[1] E=$memory\mem_0$wren[3][0][1]$y$107 Q=mem_0[3][1]
.subckt $_DFFE_PP_ C=clk D=$0$memwr$\mem_0$netlist_h4_w4_1rw_bitmask.v:60$1_DATA[1:0]$11[0] E=$memory\mem_0$wren[3][0][0]$y$103 Q=mem_0[3][0]
.subckt $_DFFE_PP_ C=clk D=$0$memwr$\mem_0$netlist_h4_w4_1rw_bitmask.v:60$1_DATA[1:0]$11[0] E=$memory\mem_0$wren[0][0][0]$y$69 Q=mem_0[0][0]
.subckt $_DFFE_PP_ C=clk D=$0$memwr$\mem_0$netlist_h4_w4_1rw_bitmask.v:60$1_DATA[1:0]$11[1] E=$memory\mem_0$wren[1][0][1]$y$85 Q=mem_0[1][1]
.subckt $_DFFE_PP_ C=clk D=$0$memwr$\mem_0$netlist_h4_w4_1rw_bitmask.v:60$1_DATA[1:0]$11[0] E=$memory\mem_0$wren[2][0][0]$y$93 Q=mem_0[2][0]
.subckt $_DFFE_PP_ C=clk D=$0$memwr$\mem_0$netlist_h4_w4_1rw_bitmask.v:60$1_DATA[1:0]$11[0] E=$memory\mem_0$wren[1][0][0]$y$81 Q=mem_0[1][0]
.subckt $_DFFE_PP_ C=clk D=$0$memwr$\mem_0$netlist_h4_w4_1rw_bitmask.v:60$1_DATA[1:0]$11[1] E=$memory\mem_0$wren[0][0][1]$y$73 Q=mem_0[0][1]
.subckt $_DFFE_PN_ C=clk D=addr[0] E=w_en Q=tmp13[0]
.subckt $_DFFE_PN_ C=clk D=addr[1] E=w_en Q=tmp13[1]
.subckt $_DFFE_PP_ C=clk D=$0$memwr$\mem_0$netlist_h4_w4_1rw_bitmask.v:60$1_DATA[1:0]$11[1] E=$memory\mem_0$wren[2][0][1]$y$97 Q=mem_0[2][1]
.names w_en $auto$rtlil.cc:2551:NotGate$257
0 1
.names w_en $auto$rtlil.cc:2410:Ne$38 $auto$rtlil.cc:2374:ReduceAnd$40
11 1
.names tmp2 $auto$rtlil.cc:2551:NotGate$257 $auto$rtlil.cc:2410:Ne$38
1- 1
-1 1
.names w_en $auto$rtlil.cc:2410:Ne$34 $auto$rtlil.cc:2374:ReduceAnd$36
11 1
.names tmp8 $auto$rtlil.cc:2551:NotGate$257 $auto$rtlil.cc:2410:Ne$34
1- 1
-1 1
.names $memory\mem_0$rdmux[0][0][0]$a$54[0] $memory\mem_0$rdmux[0][0][0]$b$55[0] tmp13[1] rdata[0]
1-0 1
-11 1
.names $memory\mem_0$rdmux[0][0][0]$a$54[1] $memory\mem_0$rdmux[0][0][0]$b$55[1] tmp13[1] rdata[1]
1-0 1
-11 1
.names mem_0[2][0] mem_0[3][0] tmp13[0] $memory\mem_0$rdmux[0][0][0]$b$55[0]
1-0 1
-11 1
.names mem_0[2][1] mem_0[3][1] tmp13[0] $memory\mem_0$rdmux[0][0][0]$b$55[1]
1-0 1
-11 1
.names $undef wdata[0] tmp2 tmp12[0]
1-0 1
-11 1
.names $undef wdata[1] tmp8 tmp11
1-0 1
-11 1
.names $undef tmp12[0] w_en $0$memwr$\mem_0$netlist_h4_w4_1rw_bitmask.v:60$1_DATA[1:0]$11[0]
1-0 1
-11 1
.names $undef tmp11 w_en $0$memwr$\mem_0$netlist_h4_w4_1rw_bitmask.v:60$1_DATA[1:0]$11[1]
1-0 1
-11 1
.names $undef addr[0] w_en $0$memwr$\mem_0$netlist_h4_w4_1rw_bitmask.v:60$1_ADDR[1:0]$10[0]
1-0 1
-11 1
.names $undef addr[1] w_en $0$memwr$\mem_0$netlist_h4_w4_1rw_bitmask.v:60$1_ADDR[1:0]$10[1]
1-0 1
-11 1
.names mem_0[0][0] mem_0[1][0] tmp13[0] $memory\mem_0$rdmux[0][0][0]$a$54[0]
1-0 1
-11 1
.names mem_0[0][1] mem_0[1][1] tmp13[0] $memory\mem_0$rdmux[0][0][0]$a$54[1]
1-0 1
-11 1
.names $0$memwr$\mem_0$netlist_h4_w4_1rw_bitmask.v:60$1_ADDR[1:0]$10[0] $auto$rtlil.cc:2409:Eq$63
0 1
.names $0$memwr$\mem_0$netlist_h4_w4_1rw_bitmask.v:60$1_ADDR[1:0]$10[1] $auto$rtlil.cc:2409:Eq$65
0 1
.names w_en mask[0] tmp2
11 1
.names w_en mask[1] tmp8
11 1
.names $auto$rtlil.cc:2409:Eq$63 $auto$rtlil.cc:2409:Eq$65 $auto$rtlil.cc:2401:And$67
11 1
.names $auto$rtlil.cc:2401:And$67 $auto$rtlil.cc:2374:ReduceAnd$40 $memory\mem_0$wren[0][0][0]$y$69
11 1
.names $auto$rtlil.cc:2401:And$67 $auto$rtlil.cc:2374:ReduceAnd$36 $memory\mem_0$wren[0][0][1]$y$73
11 1
.names $0$memwr$\mem_0$netlist_h4_w4_1rw_bitmask.v:60$1_ADDR[1:0]$10[0] $auto$rtlil.cc:2409:Eq$65 $auto$rtlil.cc:2401:And$79
11 1
.names $auto$rtlil.cc:2401:And$79 $auto$rtlil.cc:2374:ReduceAnd$40 $memory\mem_0$wren[1][0][0]$y$81
11 1
.names $auto$rtlil.cc:2401:And$79 $auto$rtlil.cc:2374:ReduceAnd$36 $memory\mem_0$wren[1][0][1]$y$85
11 1
.names $auto$rtlil.cc:2409:Eq$63 $0$memwr$\mem_0$netlist_h4_w4_1rw_bitmask.v:60$1_ADDR[1:0]$10[1] $auto$rtlil.cc:2401:And$91
11 1
.names $auto$rtlil.cc:2401:And$91 $auto$rtlil.cc:2374:ReduceAnd$40 $memory\mem_0$wren[2][0][0]$y$93
11 1
.names $auto$rtlil.cc:2401:And$91 $auto$rtlil.cc:2374:ReduceAnd$36 $memory\mem_0$wren[2][0][1]$y$97
11 1
.names $0$memwr$\mem_0$netlist_h4_w4_1rw_bitmask.v:60$1_ADDR[1:0]$10[0] $0$memwr$\mem_0$netlist_h4_w4_1rw_bitmask.v:60$1_ADDR[1:0]$10[1] $auto$rtlil.cc:2401:And$101
11 1
.names $auto$rtlil.cc:2401:And$101 $auto$rtlil.cc:2374:ReduceAnd$40 $memory\mem_0$wren[3][0][0]$y$103
11 1
.names $auto$rtlil.cc:2401:And$101 $auto$rtlil.cc:2374:ReduceAnd$36 $memory\mem_0$wren[3][0][1]$y$107
11 1
.end
