5 18 101 27 *
8 /Users/trevorw/projects/stable/covered/diags/verilog 2 -t (main) 2 -vcd (always4.vcd) 2 -o (always4.cdd) 2 -v (always4.v) 2 -D (DUMP)
3 0 $root "$root" 0 NA 0 0 1
3 0 main "main" 0 always4.v 1 22 1
2 1 1 5 1e001e 19 100c 0 0 1 1 c
2 2 28 5 16001e 19 1008 1 0 1 18 0 1 0 0 0 0
2 3 1 5 110011 19 100c 0 0 1 1 c
2 4 27 5 90011 19 1008 3 0 1 18 0 1 0 0 0 0
2 5 2b 5 9001e 33 100a 2 4 1 18 0 1 0 0 0 0
2 6 1 5 270027 19 100c 0 0 1 1 d
2 7 1b 5 260026 19 100c 6 0 1 18 0 1 1 1 0 0
2 8 1 5 210021 0 1410 0 0 1 1 d
2 9 38 5 210027 19 e 7 8
2 10 3d 17 8000c 1 5002 0 0 1 18 0 1 0 0 0 0 $u1
1 c 1 3 70004 1 0 0 0 1 17 0 1 0 1 1 0
1 d 2 3 70007 1 0 0 0 1 17 0 1 0 1 1 0
4 5 5 9 1 9 0 5
4 9 5 33 6 5 5 5
4 10 17 8 1 0 0 10
3 1 main.$u0 "main.$u0" 0 always4.v 0 15 1
3 1 main.$u1 "main.$u1" 0 always4.v 0 20 1
2 11 0 18 20004 1 1008 0 0 32 48 64 0
2 12 2c 18 10004 2 900a 11 0 32 18 0 ffffffff 0 0 0 0
2 13 5a 0 0 1 1002 0 0 1 18 0 1 0 0 0 0
4 12 18 1 11 13 0 12
4 13 19 0 0 0 0 12
