INFO-FLOW: Workspace C:/Users/leo870823/Desktop/MSOC/2020MSOC_Final/ISPfinal/solution1 opened at Mon Jan 11 19:58:52 +0800 2021
Execute     config_clock -quiet -name default -period 10 -default=false 
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
Execute     open_platform DefaultPlatform 
Execute     import_lib C:/Xilinx/Vivado/2019.2/common/technology/xilinx/zynq/zynq 
Execute       source C:/Xilinx/Vivado/2019.2/common/technology/xilinx/common/xilinx.lib 
Execute         source C:/Xilinx/Vivado/2019.2/common/technology/xilinx/interface/xilinx_interface.lib 
Execute           source C:/Xilinx/Vivado/2019.2/common/technology/xilinx/interface/plb46.lib 
Execute           source C:/Xilinx/Vivado/2019.2/common/technology/xilinx/interface/fsl.lib 
Execute           source C:/Xilinx/Vivado/2019.2/common/technology/xilinx/interface/axi4.lib 
Execute           source C:/Xilinx/Vivado/2019.2/common/technology/xilinx/interface/maxi.lib 
Execute           source C:/Xilinx/Vivado/2019.2/common/technology/xilinx/interface/saxilite.lib 
Execute         source C:/Xilinx/Vivado/2019.2/common/technology/xilinx/common/dsp48.lib 
Execute         source C:/Xilinx/Vivado/2019.2/common/technology/xilinx/ip/dds_compiler.lib 
Execute         source C:/Xilinx/Vivado/2019.2/common/technology/xilinx/ip/xfft.lib 
Execute         source C:/Xilinx/Vivado/2019.2/common/technology/xilinx/ip/xfir.lib 
Execute       source C:/Xilinx/Vivado/2019.2/common/technology/xilinx/common/xilinx.hlp 
Execute         source C:/Xilinx/Vivado/2019.2/common/technology/xilinx/common/target_info.tcl 
Execute         source C:/Xilinx/Vivado/2019.2/common/technology/xilinx/interface/xilinx_interface.hlp 
Execute           source C:/Xilinx/Vivado/2019.2/common/technology/xilinx/interface/maxi.hlp 
Execute           source C:/Xilinx/Vivado/2019.2/common/technology/xilinx/interface/saxilite.hlp 
Execute         source C:/Xilinx/Vivado/2019.2/common/technology/xilinx/common/dsp48.hlp 
Execute       source C:/Xilinx/Vivado/2019.2/common/technology/xilinx/zynq/dsp48e1.hlp 
Execute       source C:/Xilinx/Vivado/2019.2/common/technology/xilinx/common/xilinx.hlp 
Execute         source C:/Xilinx/Vivado/2019.2/common/technology/xilinx/common/target_info.tcl 
Execute         source C:/Xilinx/Vivado/2019.2/common/technology/xilinx/interface/xilinx_interface.hlp 
Execute           source C:/Xilinx/Vivado/2019.2/common/technology/xilinx/interface/maxi.hlp 
Execute           source C:/Xilinx/Vivado/2019.2/common/technology/xilinx/interface/saxilite.hlp 
Execute         source C:/Xilinx/Vivado/2019.2/common/technology/xilinx/common/dsp48.hlp 
Execute     source C:/Xilinx/Vivado/2019.2/common/technology/xilinx/zynq/zynq.gen 
Execute       source C:/Xilinx/Vivado/2019.2/common/technology/xilinx/common/xilinx.gen 
Execute         source C:/Xilinx/Vivado/2019.2/common/technology/xilinx/interface/plb46.gen 
Execute         source C:/Xilinx/Vivado/2019.2/common/technology/xilinx/interface/fsl.gen 
Execute         source C:/Xilinx/Vivado/2019.2/common/technology/xilinx/interface/axi4.gen 
Execute         source C:/Xilinx/Vivado/2019.2/common/technology/xilinx/interface/nativeAXI4.gen 
Execute           source C:/Xilinx/Vivado/2019.2/common/technology/xilinx/interface/saxilite.gen 
Execute           source C:/Xilinx/Vivado/2019.2/common/technology/xilinx/interface/maxi.gen 
Execute         source C:/Xilinx/Vivado/2019.2/common/technology/xilinx/scripts/xilinxcoregen.gen 
Execute         source C:/Xilinx/Vivado/2019.2/common/technology/xilinx/interface/XilEDKCoreGen.gen 
Execute         source C:/Xilinx/Vivado/2019.2/common/technology/xilinx/ip/dds_compiler.gen 
Execute         source C:/Xilinx/Vivado/2019.2/common/technology/xilinx/ip/util.gen 
Execute         source C:/Xilinx/Vivado/2019.2/common/technology/xilinx/ip/xfft.gen 
Execute         source C:/Xilinx/Vivado/2019.2/common/technology/xilinx/ip/xfir.gen 
Execute         source C:/Xilinx/Vivado/2019.2/common/technology/xilinx/common/dsp48.gen 
Execute     open_platform DefaultPlatform 
Execute     import_lib C:/Xilinx/Vivado/2019.2/common/technology/xilinx/zynq/zynq_fpv6 
Execute       source C:/Xilinx/Vivado/2019.2/common/technology/xilinx/common/xilinx_fp.lib 
Execute       source C:/Xilinx/Vivado/2019.2/common/technology/xilinx/common/xilinx_fp.hlp 
Execute         source C:/Xilinx/Vivado/2019.2/common/technology/xilinx/common/xilinx.hlp 
Execute           source C:/Xilinx/Vivado/2019.2/common/technology/xilinx/common/target_info.tcl 
Execute           source C:/Xilinx/Vivado/2019.2/common/technology/xilinx/interface/xilinx_interface.hlp 
Execute             source C:/Xilinx/Vivado/2019.2/common/technology/xilinx/interface/maxi.hlp 
Execute             source C:/Xilinx/Vivado/2019.2/common/technology/xilinx/interface/saxilite.hlp 
Execute           source C:/Xilinx/Vivado/2019.2/common/technology/xilinx/common/dsp48.hlp 
Execute     source C:/Xilinx/Vivado/2019.2/common/technology/xilinx/zynq/zynq_fpv6.gen 
Execute       source C:/Xilinx/Vivado/2019.2/common/technology/xilinx/common/xilinx_fp.gen 
Execute     set_part xc7z020-clg400-1 
Execute       ap_part_info -name xc7z020-clg400-1 -data single -quiet 
Command       ap_part_info done; 1.176 sec.
Execute       ap_part_info -name xc7z020-clg400-1 -data info 
Execute       add_library xilinx/zynq/zynq:xc7z020:-clg400:-1 
Execute         get_default_platform 
Execute         ap_part_info -data single -name xc7z020-clg400-1 
Execute         ap_part_info -name xc7z020-clg400-1 -data resources 
Execute         ap_part_info -name xc7z020-clg400-1 -data info 
Execute         ap_part_info -name xc7z020-clg400-1 -data info 
Execute         config_chip_info -quiet -resource {SLICE 13300} {LUT 53200} {FF 106400} {DSP48E 220} {BRAM 280} {URAM 0} 
Execute         ap_part_info -name xc7z020-clg400-1 -data info 
Execute         config_chip_info -quiet -speed slow 
Execute       add_library xilinx/zynq/zynq_fpv6 
Execute         get_default_platform 
INFO: [HLS 200-10] Setting target device to 'xc7z020-clg400-1'
Execute       ap_part_info -name xc7z020-clg400-1 -data info 
Execute       get_default_platform 
Command     set_part done; 1.296 sec.
Execute     ap_part_info -data single -name xc7z020-clg400-1 
Execute     ap_part_info -name xc7z020-clg400-1 -data resources 
Execute     ap_part_info -name xc7z020-clg400-1 -data info 
Execute     ap_part_info -name xc7z020-clg400-1 -data info 
Execute     config_chip_info -quiet -resource {SLICE 13300} {LUT 53200} {FF 106400} {DSP48E 220} {BRAM 280} {URAM 0} 
Execute     ap_part_info -name xc7z020-clg400-1 -data info 
Execute     config_chip_info -quiet -speed slow 
Command   open_solution done; 1.461 sec.
Execute   csim_design -quiet 
INFO: [SIM 211-2] *************** CSIM start ***************
INFO: [SIM 211-4] CSIM will launch GCC as the compiler.
Execute     source csim/.lst_opt.tcl 
Execute     is_encrypted C:/Users/leo870823/Desktop/MSOC/2020MSOC_Final/tb_files/DENOM.txt 
Execute     is_xip C:/Users/leo870823/Desktop/MSOC/2020MSOC_Final/tb_files/DENOM.txt 
Execute     is_encrypted C:/Users/leo870823/Desktop/MSOC/2020MSOC_Final/tb_files/IMAGINARY.txt 
Execute     is_xip C:/Users/leo870823/Desktop/MSOC/2020MSOC_Final/tb_files/IMAGINARY.txt 
Execute     is_encrypted C:/Users/leo870823/Desktop/MSOC/2020MSOC_Final/tb_files/I_blurred_B.txt 
Execute     is_xip C:/Users/leo870823/Desktop/MSOC/2020MSOC_Final/tb_files/I_blurred_B.txt 
Execute     is_encrypted C:/Users/leo870823/Desktop/MSOC/2020MSOC_Final/tb_files/I_blurred_G.txt 
Execute     is_xip C:/Users/leo870823/Desktop/MSOC/2020MSOC_Final/tb_files/I_blurred_G.txt 
Execute     is_encrypted C:/Users/leo870823/Desktop/MSOC/2020MSOC_Final/tb_files/I_blurred_R.txt 
Execute     is_xip C:/Users/leo870823/Desktop/MSOC/2020MSOC_Final/tb_files/I_blurred_R.txt 
Execute     is_encrypted C:/Users/leo870823/Desktop/MSOC/2020MSOC_Final/tb_files/REAL.txt 
Execute     is_xip C:/Users/leo870823/Desktop/MSOC/2020MSOC_Final/tb_files/REAL.txt 
Execute     is_encrypted C:/Users/leo870823/Desktop/MSOC/2020MSOC_Final/tb_files/ground_truth_B.txt 
Execute     is_xip C:/Users/leo870823/Desktop/MSOC/2020MSOC_Final/tb_files/ground_truth_B.txt 
Execute     is_encrypted C:/Users/leo870823/Desktop/MSOC/2020MSOC_Final/tb_files/ground_truth_G.txt 
Execute     is_xip C:/Users/leo870823/Desktop/MSOC/2020MSOC_Final/tb_files/ground_truth_G.txt 
Execute     is_encrypted C:/Users/leo870823/Desktop/MSOC/2020MSOC_Final/tb_files/ground_truth_R.txt 
Execute     is_xip C:/Users/leo870823/Desktop/MSOC/2020MSOC_Final/tb_files/ground_truth_R.txt 
Execute     is_encrypted C:/Users/leo870823/Desktop/MSOC/2020MSOC_Final/tb.cpp 
Execute     is_xip C:/Users/leo870823/Desktop/MSOC/2020MSOC_Final/tb.cpp 
Execute     is_encrypted C:/Users/leo870823/Desktop/MSOC/2020MSOC_Final/deblur.cpp 
Execute     is_xip C:/Users/leo870823/Desktop/MSOC/2020MSOC_Final/deblur.cpp 
Execute     is_encrypted C:/Users/leo870823/Desktop/MSOC/2020MSOC_Final/deblur.h 
Execute     is_xip C:/Users/leo870823/Desktop/MSOC/2020MSOC_Final/deblur.h 
Execute     is_encrypted C:/Users/leo870823/Desktop/MSOC/2020MSOC_Final/divergent.cpp 
Execute     is_xip C:/Users/leo870823/Desktop/MSOC/2020MSOC_Final/divergent.cpp 
Execute     is_encrypted C:/Users/leo870823/Desktop/MSOC/2020MSOC_Final/divergent.h 
Execute     is_xip C:/Users/leo870823/Desktop/MSOC/2020MSOC_Final/divergent.h 
Execute     is_encrypted C:/Users/leo870823/Desktop/MSOC/2020MSOC_Final/fft_top.cpp 
Execute     is_xip C:/Users/leo870823/Desktop/MSOC/2020MSOC_Final/fft_top.cpp 
Execute     is_encrypted C:/Users/leo870823/Desktop/MSOC/2020MSOC_Final/fft_top.h 
Execute     is_xip C:/Users/leo870823/Desktop/MSOC/2020MSOC_Final/fft_top.h 
Execute     is_encrypted C:/Users/leo870823/Desktop/MSOC/2020MSOC_Final/proximal.cpp 
Execute     is_xip C:/Users/leo870823/Desktop/MSOC/2020MSOC_Final/proximal.cpp 
Execute     ap_part_info -name xc7z020-clg400-1 -data info 
Execute     source run_sim.tcl 
Command     ap_source done; error code: 1; 3.862 sec.
ERROR: [SIM 211-100] CSim failed with errors.
INFO: [SIM 211-3] *************** CSIM finish ***************
Command   csim_design done; error code: 2; 10.112 sec.
Command ap_source done; error code: 1; 11.576 sec.
Execute cleanup_all 
INFO-FLOW: Workspace C:/Users/leo870823/Desktop/MSOC/2020MSOC_Final/ISPfinal/solution1 opened at Mon Jan 11 19:59:22 +0800 2021
Execute     config_clock -quiet -name default -period 10 -default=false 
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
Execute     open_platform DefaultPlatform 
Execute     import_lib C:/Xilinx/Vivado/2019.2/common/technology/xilinx/zynq/zynq 
Execute       source C:/Xilinx/Vivado/2019.2/common/technology/xilinx/common/xilinx.lib 
Execute         source C:/Xilinx/Vivado/2019.2/common/technology/xilinx/interface/xilinx_interface.lib 
Execute           source C:/Xilinx/Vivado/2019.2/common/technology/xilinx/interface/plb46.lib 
Execute           source C:/Xilinx/Vivado/2019.2/common/technology/xilinx/interface/fsl.lib 
Execute           source C:/Xilinx/Vivado/2019.2/common/technology/xilinx/interface/axi4.lib 
Execute           source C:/Xilinx/Vivado/2019.2/common/technology/xilinx/interface/maxi.lib 
Execute           source C:/Xilinx/Vivado/2019.2/common/technology/xilinx/interface/saxilite.lib 
Execute         source C:/Xilinx/Vivado/2019.2/common/technology/xilinx/common/dsp48.lib 
Execute         source C:/Xilinx/Vivado/2019.2/common/technology/xilinx/ip/dds_compiler.lib 
Execute         source C:/Xilinx/Vivado/2019.2/common/technology/xilinx/ip/xfft.lib 
Execute         source C:/Xilinx/Vivado/2019.2/common/technology/xilinx/ip/xfir.lib 
Execute       source C:/Xilinx/Vivado/2019.2/common/technology/xilinx/common/xilinx.hlp 
Execute         source C:/Xilinx/Vivado/2019.2/common/technology/xilinx/common/target_info.tcl 
Execute         source C:/Xilinx/Vivado/2019.2/common/technology/xilinx/interface/xilinx_interface.hlp 
Execute           source C:/Xilinx/Vivado/2019.2/common/technology/xilinx/interface/maxi.hlp 
Execute           source C:/Xilinx/Vivado/2019.2/common/technology/xilinx/interface/saxilite.hlp 
Execute         source C:/Xilinx/Vivado/2019.2/common/technology/xilinx/common/dsp48.hlp 
Execute       source C:/Xilinx/Vivado/2019.2/common/technology/xilinx/zynq/dsp48e1.hlp 
Execute       source C:/Xilinx/Vivado/2019.2/common/technology/xilinx/common/xilinx.hlp 
Execute         source C:/Xilinx/Vivado/2019.2/common/technology/xilinx/common/target_info.tcl 
Execute         source C:/Xilinx/Vivado/2019.2/common/technology/xilinx/interface/xilinx_interface.hlp 
Execute           source C:/Xilinx/Vivado/2019.2/common/technology/xilinx/interface/maxi.hlp 
Execute           source C:/Xilinx/Vivado/2019.2/common/technology/xilinx/interface/saxilite.hlp 
Execute         source C:/Xilinx/Vivado/2019.2/common/technology/xilinx/common/dsp48.hlp 
Execute     source C:/Xilinx/Vivado/2019.2/common/technology/xilinx/zynq/zynq.gen 
Execute       source C:/Xilinx/Vivado/2019.2/common/technology/xilinx/common/xilinx.gen 
Execute         source C:/Xilinx/Vivado/2019.2/common/technology/xilinx/interface/plb46.gen 
Execute         source C:/Xilinx/Vivado/2019.2/common/technology/xilinx/interface/fsl.gen 
Execute         source C:/Xilinx/Vivado/2019.2/common/technology/xilinx/interface/axi4.gen 
Execute         source C:/Xilinx/Vivado/2019.2/common/technology/xilinx/interface/nativeAXI4.gen 
Execute           source C:/Xilinx/Vivado/2019.2/common/technology/xilinx/interface/saxilite.gen 
Execute           source C:/Xilinx/Vivado/2019.2/common/technology/xilinx/interface/maxi.gen 
Execute         source C:/Xilinx/Vivado/2019.2/common/technology/xilinx/scripts/xilinxcoregen.gen 
Execute         source C:/Xilinx/Vivado/2019.2/common/technology/xilinx/interface/XilEDKCoreGen.gen 
Execute         source C:/Xilinx/Vivado/2019.2/common/technology/xilinx/ip/dds_compiler.gen 
Execute         source C:/Xilinx/Vivado/2019.2/common/technology/xilinx/ip/util.gen 
Execute         source C:/Xilinx/Vivado/2019.2/common/technology/xilinx/ip/xfft.gen 
Execute         source C:/Xilinx/Vivado/2019.2/common/technology/xilinx/ip/xfir.gen 
Execute         source C:/Xilinx/Vivado/2019.2/common/technology/xilinx/common/dsp48.gen 
Execute     open_platform DefaultPlatform 
Execute     import_lib C:/Xilinx/Vivado/2019.2/common/technology/xilinx/zynq/zynq_fpv6 
Execute       source C:/Xilinx/Vivado/2019.2/common/technology/xilinx/common/xilinx_fp.lib 
Execute       source C:/Xilinx/Vivado/2019.2/common/technology/xilinx/common/xilinx_fp.hlp 
Execute         source C:/Xilinx/Vivado/2019.2/common/technology/xilinx/common/xilinx.hlp 
Execute           source C:/Xilinx/Vivado/2019.2/common/technology/xilinx/common/target_info.tcl 
Execute           source C:/Xilinx/Vivado/2019.2/common/technology/xilinx/interface/xilinx_interface.hlp 
Execute             source C:/Xilinx/Vivado/2019.2/common/technology/xilinx/interface/maxi.hlp 
Execute             source C:/Xilinx/Vivado/2019.2/common/technology/xilinx/interface/saxilite.hlp 
Execute           source C:/Xilinx/Vivado/2019.2/common/technology/xilinx/common/dsp48.hlp 
Execute     source C:/Xilinx/Vivado/2019.2/common/technology/xilinx/zynq/zynq_fpv6.gen 
Execute       source C:/Xilinx/Vivado/2019.2/common/technology/xilinx/common/xilinx_fp.gen 
Execute     set_part xc7z020-clg400-1 
Execute       ap_part_info -name xc7z020-clg400-1 -data single -quiet 
Command       ap_part_info done; 1.165 sec.
Execute       ap_part_info -name xc7z020-clg400-1 -data info 
Execute       add_library xilinx/zynq/zynq:xc7z020:-clg400:-1 
Execute         get_default_platform 
Execute         ap_part_info -data single -name xc7z020-clg400-1 
Execute         ap_part_info -name xc7z020-clg400-1 -data resources 
Execute         ap_part_info -name xc7z020-clg400-1 -data info 
Execute         ap_part_info -name xc7z020-clg400-1 -data info 
Execute         config_chip_info -quiet -resource {SLICE 13300} {LUT 53200} {FF 106400} {DSP48E 220} {BRAM 280} {URAM 0} 
Execute         ap_part_info -name xc7z020-clg400-1 -data info 
Execute         config_chip_info -quiet -speed slow 
Execute       add_library xilinx/zynq/zynq_fpv6 
Execute         get_default_platform 
INFO: [HLS 200-10] Setting target device to 'xc7z020-clg400-1'
Execute       ap_part_info -name xc7z020-clg400-1 -data info 
Execute       get_default_platform 
Command     set_part done; 1.284 sec.
Execute     ap_part_info -data single -name xc7z020-clg400-1 
Execute     ap_part_info -name xc7z020-clg400-1 -data resources 
Execute     ap_part_info -name xc7z020-clg400-1 -data info 
Execute     ap_part_info -name xc7z020-clg400-1 -data info 
Execute     config_chip_info -quiet -resource {SLICE 13300} {LUT 53200} {FF 106400} {DSP48E 220} {BRAM 280} {URAM 0} 
Execute     ap_part_info -name xc7z020-clg400-1 -data info 
Execute     config_chip_info -quiet -speed slow 
Command   open_solution done; 1.45 sec.
Execute   csim_design -quiet 
INFO: [SIM 211-2] *************** CSIM start ***************
INFO: [SIM 211-4] CSIM will launch GCC as the compiler.
Execute     source csim/.lst_opt.tcl 
Execute     is_encrypted C:/Users/leo870823/Desktop/MSOC/2020MSOC_Final/tb_files/DENOM.txt 
Execute     is_xip C:/Users/leo870823/Desktop/MSOC/2020MSOC_Final/tb_files/DENOM.txt 
Execute     is_encrypted C:/Users/leo870823/Desktop/MSOC/2020MSOC_Final/tb_files/IMAGINARY.txt 
Execute     is_xip C:/Users/leo870823/Desktop/MSOC/2020MSOC_Final/tb_files/IMAGINARY.txt 
Execute     is_encrypted C:/Users/leo870823/Desktop/MSOC/2020MSOC_Final/tb_files/I_blurred_B.txt 
Execute     is_xip C:/Users/leo870823/Desktop/MSOC/2020MSOC_Final/tb_files/I_blurred_B.txt 
Execute     is_encrypted C:/Users/leo870823/Desktop/MSOC/2020MSOC_Final/tb_files/I_blurred_G.txt 
Execute     is_xip C:/Users/leo870823/Desktop/MSOC/2020MSOC_Final/tb_files/I_blurred_G.txt 
Execute     is_encrypted C:/Users/leo870823/Desktop/MSOC/2020MSOC_Final/tb_files/I_blurred_R.txt 
Execute     is_xip C:/Users/leo870823/Desktop/MSOC/2020MSOC_Final/tb_files/I_blurred_R.txt 
Execute     is_encrypted C:/Users/leo870823/Desktop/MSOC/2020MSOC_Final/tb_files/REAL.txt 
Execute     is_xip C:/Users/leo870823/Desktop/MSOC/2020MSOC_Final/tb_files/REAL.txt 
Execute     is_encrypted C:/Users/leo870823/Desktop/MSOC/2020MSOC_Final/tb_files/ground_truth_B.txt 
Execute     is_xip C:/Users/leo870823/Desktop/MSOC/2020MSOC_Final/tb_files/ground_truth_B.txt 
Execute     is_encrypted C:/Users/leo870823/Desktop/MSOC/2020MSOC_Final/tb_files/ground_truth_G.txt 
Execute     is_xip C:/Users/leo870823/Desktop/MSOC/2020MSOC_Final/tb_files/ground_truth_G.txt 
Execute     is_encrypted C:/Users/leo870823/Desktop/MSOC/2020MSOC_Final/tb_files/ground_truth_R.txt 
Execute     is_xip C:/Users/leo870823/Desktop/MSOC/2020MSOC_Final/tb_files/ground_truth_R.txt 
Execute     is_encrypted C:/Users/leo870823/Desktop/MSOC/2020MSOC_Final/tb.cpp 
Execute     is_xip C:/Users/leo870823/Desktop/MSOC/2020MSOC_Final/tb.cpp 
Execute     is_encrypted C:/Users/leo870823/Desktop/MSOC/2020MSOC_Final/deblur.cpp 
Execute     is_xip C:/Users/leo870823/Desktop/MSOC/2020MSOC_Final/deblur.cpp 
Execute     is_encrypted C:/Users/leo870823/Desktop/MSOC/2020MSOC_Final/deblur.h 
Execute     is_xip C:/Users/leo870823/Desktop/MSOC/2020MSOC_Final/deblur.h 
Execute     is_encrypted C:/Users/leo870823/Desktop/MSOC/2020MSOC_Final/divergent.cpp 
Execute     is_xip C:/Users/leo870823/Desktop/MSOC/2020MSOC_Final/divergent.cpp 
Execute     is_encrypted C:/Users/leo870823/Desktop/MSOC/2020MSOC_Final/divergent.h 
Execute     is_xip C:/Users/leo870823/Desktop/MSOC/2020MSOC_Final/divergent.h 
Execute     is_encrypted C:/Users/leo870823/Desktop/MSOC/2020MSOC_Final/fft_top.cpp 
Execute     is_xip C:/Users/leo870823/Desktop/MSOC/2020MSOC_Final/fft_top.cpp 
Execute     is_encrypted C:/Users/leo870823/Desktop/MSOC/2020MSOC_Final/fft_top.h 
Execute     is_xip C:/Users/leo870823/Desktop/MSOC/2020MSOC_Final/fft_top.h 
Execute     ap_part_info -name xc7z020-clg400-1 -data info 
Execute     source run_sim.tcl 
Command     ap_source done; error code: 1; 
ERROR: [SIM 211-100] CSim failed with errors.
INFO: [SIM 211-3] *************** CSIM finish ***************
Command   csim_design done; error code: 2; 0.449 sec.
Command ap_source done; error code: 1; 1.902 sec.
Execute cleanup_all 
INFO-FLOW: Workspace C:/Users/leo870823/Desktop/MSOC/2020MSOC_Final/ISPfinal/solution1 opened at Mon Jan 11 19:59:38 +0800 2021
Execute     config_clock -quiet -name default -period 10 -default=false 
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
Execute     open_platform DefaultPlatform 
Execute     import_lib C:/Xilinx/Vivado/2019.2/common/technology/xilinx/zynq/zynq 
Execute       source C:/Xilinx/Vivado/2019.2/common/technology/xilinx/common/xilinx.lib 
Execute         source C:/Xilinx/Vivado/2019.2/common/technology/xilinx/interface/xilinx_interface.lib 
Execute           source C:/Xilinx/Vivado/2019.2/common/technology/xilinx/interface/plb46.lib 
Execute           source C:/Xilinx/Vivado/2019.2/common/technology/xilinx/interface/fsl.lib 
Execute           source C:/Xilinx/Vivado/2019.2/common/technology/xilinx/interface/axi4.lib 
Execute           source C:/Xilinx/Vivado/2019.2/common/technology/xilinx/interface/maxi.lib 
Execute           source C:/Xilinx/Vivado/2019.2/common/technology/xilinx/interface/saxilite.lib 
Execute         source C:/Xilinx/Vivado/2019.2/common/technology/xilinx/common/dsp48.lib 
Execute         source C:/Xilinx/Vivado/2019.2/common/technology/xilinx/ip/dds_compiler.lib 
Execute         source C:/Xilinx/Vivado/2019.2/common/technology/xilinx/ip/xfft.lib 
Execute         source C:/Xilinx/Vivado/2019.2/common/technology/xilinx/ip/xfir.lib 
Execute       source C:/Xilinx/Vivado/2019.2/common/technology/xilinx/common/xilinx.hlp 
Execute         source C:/Xilinx/Vivado/2019.2/common/technology/xilinx/common/target_info.tcl 
Execute         source C:/Xilinx/Vivado/2019.2/common/technology/xilinx/interface/xilinx_interface.hlp 
Execute           source C:/Xilinx/Vivado/2019.2/common/technology/xilinx/interface/maxi.hlp 
Execute           source C:/Xilinx/Vivado/2019.2/common/technology/xilinx/interface/saxilite.hlp 
Execute         source C:/Xilinx/Vivado/2019.2/common/technology/xilinx/common/dsp48.hlp 
Execute       source C:/Xilinx/Vivado/2019.2/common/technology/xilinx/zynq/dsp48e1.hlp 
Execute       source C:/Xilinx/Vivado/2019.2/common/technology/xilinx/common/xilinx.hlp 
Execute         source C:/Xilinx/Vivado/2019.2/common/technology/xilinx/common/target_info.tcl 
Execute         source C:/Xilinx/Vivado/2019.2/common/technology/xilinx/interface/xilinx_interface.hlp 
Execute           source C:/Xilinx/Vivado/2019.2/common/technology/xilinx/interface/maxi.hlp 
Execute           source C:/Xilinx/Vivado/2019.2/common/technology/xilinx/interface/saxilite.hlp 
Execute         source C:/Xilinx/Vivado/2019.2/common/technology/xilinx/common/dsp48.hlp 
Execute     source C:/Xilinx/Vivado/2019.2/common/technology/xilinx/zynq/zynq.gen 
Execute       source C:/Xilinx/Vivado/2019.2/common/technology/xilinx/common/xilinx.gen 
Execute         source C:/Xilinx/Vivado/2019.2/common/technology/xilinx/interface/plb46.gen 
Execute         source C:/Xilinx/Vivado/2019.2/common/technology/xilinx/interface/fsl.gen 
Execute         source C:/Xilinx/Vivado/2019.2/common/technology/xilinx/interface/axi4.gen 
Execute         source C:/Xilinx/Vivado/2019.2/common/technology/xilinx/interface/nativeAXI4.gen 
Execute           source C:/Xilinx/Vivado/2019.2/common/technology/xilinx/interface/saxilite.gen 
Execute           source C:/Xilinx/Vivado/2019.2/common/technology/xilinx/interface/maxi.gen 
Execute         source C:/Xilinx/Vivado/2019.2/common/technology/xilinx/scripts/xilinxcoregen.gen 
Execute         source C:/Xilinx/Vivado/2019.2/common/technology/xilinx/interface/XilEDKCoreGen.gen 
Execute         source C:/Xilinx/Vivado/2019.2/common/technology/xilinx/ip/dds_compiler.gen 
Execute         source C:/Xilinx/Vivado/2019.2/common/technology/xilinx/ip/util.gen 
Execute         source C:/Xilinx/Vivado/2019.2/common/technology/xilinx/ip/xfft.gen 
Execute         source C:/Xilinx/Vivado/2019.2/common/technology/xilinx/ip/xfir.gen 
Execute         source C:/Xilinx/Vivado/2019.2/common/technology/xilinx/common/dsp48.gen 
Execute     open_platform DefaultPlatform 
Execute     import_lib C:/Xilinx/Vivado/2019.2/common/technology/xilinx/zynq/zynq_fpv6 
Execute       source C:/Xilinx/Vivado/2019.2/common/technology/xilinx/common/xilinx_fp.lib 
Execute       source C:/Xilinx/Vivado/2019.2/common/technology/xilinx/common/xilinx_fp.hlp 
Execute         source C:/Xilinx/Vivado/2019.2/common/technology/xilinx/common/xilinx.hlp 
Execute           source C:/Xilinx/Vivado/2019.2/common/technology/xilinx/common/target_info.tcl 
Execute           source C:/Xilinx/Vivado/2019.2/common/technology/xilinx/interface/xilinx_interface.hlp 
Execute             source C:/Xilinx/Vivado/2019.2/common/technology/xilinx/interface/maxi.hlp 
Execute             source C:/Xilinx/Vivado/2019.2/common/technology/xilinx/interface/saxilite.hlp 
Execute           source C:/Xilinx/Vivado/2019.2/common/technology/xilinx/common/dsp48.hlp 
Execute     source C:/Xilinx/Vivado/2019.2/common/technology/xilinx/zynq/zynq_fpv6.gen 
Execute       source C:/Xilinx/Vivado/2019.2/common/technology/xilinx/common/xilinx_fp.gen 
Execute     set_part xc7z020-clg400-1 
Execute       ap_part_info -name xc7z020-clg400-1 -data single -quiet 
Command       ap_part_info done; 1.16 sec.
Execute       ap_part_info -name xc7z020-clg400-1 -data info 
Execute       add_library xilinx/zynq/zynq:xc7z020:-clg400:-1 
Execute         get_default_platform 
Execute         ap_part_info -data single -name xc7z020-clg400-1 
Execute         ap_part_info -name xc7z020-clg400-1 -data resources 
Execute         ap_part_info -name xc7z020-clg400-1 -data info 
Execute         ap_part_info -name xc7z020-clg400-1 -data info 
Execute         config_chip_info -quiet -resource {SLICE 13300} {LUT 53200} {FF 106400} {DSP48E 220} {BRAM 280} {URAM 0} 
Execute         ap_part_info -name xc7z020-clg400-1 -data info 
Execute         config_chip_info -quiet -speed slow 
Execute       add_library xilinx/zynq/zynq_fpv6 
Execute         get_default_platform 
INFO: [HLS 200-10] Setting target device to 'xc7z020-clg400-1'
Execute       ap_part_info -name xc7z020-clg400-1 -data info 
Execute       get_default_platform 
Command     set_part done; 1.278 sec.
Execute     ap_part_info -data single -name xc7z020-clg400-1 
Execute     ap_part_info -name xc7z020-clg400-1 -data resources 
Execute     ap_part_info -name xc7z020-clg400-1 -data info 
Execute     ap_part_info -name xc7z020-clg400-1 -data info 
Execute     config_chip_info -quiet -resource {SLICE 13300} {LUT 53200} {FF 106400} {DSP48E 220} {BRAM 280} {URAM 0} 
Execute     ap_part_info -name xc7z020-clg400-1 -data info 
Execute     config_chip_info -quiet -speed slow 
Command   open_solution done; 1.441 sec.
Execute   csim_design -quiet 
INFO: [SIM 211-2] *************** CSIM start ***************
INFO: [SIM 211-4] CSIM will launch GCC as the compiler.
Execute     source csim/.lst_opt.tcl 
Execute     is_encrypted C:/Users/leo870823/Desktop/MSOC/2020MSOC_Final/tb_files/DENOM.txt 
Execute     is_xip C:/Users/leo870823/Desktop/MSOC/2020MSOC_Final/tb_files/DENOM.txt 
Execute     is_encrypted C:/Users/leo870823/Desktop/MSOC/2020MSOC_Final/tb_files/IMAGINARY.txt 
Execute     is_xip C:/Users/leo870823/Desktop/MSOC/2020MSOC_Final/tb_files/IMAGINARY.txt 
Execute     is_encrypted C:/Users/leo870823/Desktop/MSOC/2020MSOC_Final/tb_files/I_blurred_B.txt 
Execute     is_xip C:/Users/leo870823/Desktop/MSOC/2020MSOC_Final/tb_files/I_blurred_B.txt 
Execute     is_encrypted C:/Users/leo870823/Desktop/MSOC/2020MSOC_Final/tb_files/I_blurred_G.txt 
Execute     is_xip C:/Users/leo870823/Desktop/MSOC/2020MSOC_Final/tb_files/I_blurred_G.txt 
Execute     is_encrypted C:/Users/leo870823/Desktop/MSOC/2020MSOC_Final/tb_files/I_blurred_R.txt 
Execute     is_xip C:/Users/leo870823/Desktop/MSOC/2020MSOC_Final/tb_files/I_blurred_R.txt 
Execute     is_encrypted C:/Users/leo870823/Desktop/MSOC/2020MSOC_Final/tb_files/REAL.txt 
Execute     is_xip C:/Users/leo870823/Desktop/MSOC/2020MSOC_Final/tb_files/REAL.txt 
Execute     is_encrypted C:/Users/leo870823/Desktop/MSOC/2020MSOC_Final/tb_files/ground_truth_B.txt 
Execute     is_xip C:/Users/leo870823/Desktop/MSOC/2020MSOC_Final/tb_files/ground_truth_B.txt 
Execute     is_encrypted C:/Users/leo870823/Desktop/MSOC/2020MSOC_Final/tb_files/ground_truth_G.txt 
Execute     is_xip C:/Users/leo870823/Desktop/MSOC/2020MSOC_Final/tb_files/ground_truth_G.txt 
Execute     is_encrypted C:/Users/leo870823/Desktop/MSOC/2020MSOC_Final/tb_files/ground_truth_R.txt 
Execute     is_xip C:/Users/leo870823/Desktop/MSOC/2020MSOC_Final/tb_files/ground_truth_R.txt 
Execute     is_encrypted C:/Users/leo870823/Desktop/MSOC/2020MSOC_Final/tb.cpp 
Execute     is_xip C:/Users/leo870823/Desktop/MSOC/2020MSOC_Final/tb.cpp 
Execute     is_encrypted C:/Users/leo870823/Desktop/MSOC/2020MSOC_Final/deblur.cpp 
Execute     is_xip C:/Users/leo870823/Desktop/MSOC/2020MSOC_Final/deblur.cpp 
Execute     is_encrypted C:/Users/leo870823/Desktop/MSOC/2020MSOC_Final/deblur.h 
Execute     is_xip C:/Users/leo870823/Desktop/MSOC/2020MSOC_Final/deblur.h 
Execute     is_encrypted C:/Users/leo870823/Desktop/MSOC/2020MSOC_Final/divergent.cpp 
Execute     is_xip C:/Users/leo870823/Desktop/MSOC/2020MSOC_Final/divergent.cpp 
Execute     is_encrypted C:/Users/leo870823/Desktop/MSOC/2020MSOC_Final/divergent.h 
Execute     is_xip C:/Users/leo870823/Desktop/MSOC/2020MSOC_Final/divergent.h 
Execute     is_encrypted C:/Users/leo870823/Desktop/MSOC/2020MSOC_Final/fft_top.cpp 
Execute     is_xip C:/Users/leo870823/Desktop/MSOC/2020MSOC_Final/fft_top.cpp 
Execute     ap_part_info -name xc7z020-clg400-1 -data info 
Execute     source run_sim.tcl 
Command     ap_source done; error code: 1; 
ERROR: [SIM 211-100] CSim failed with errors.
INFO: [SIM 211-3] *************** CSIM finish ***************
Command   csim_design done; error code: 2; 0.436 sec.
Command ap_source done; error code: 1; 1.88 sec.
Execute cleanup_all 
INFO-FLOW: Workspace C:/Users/leo870823/Desktop/MSOC/2020MSOC_Final/ISPfinal/solution1 opened at Mon Jan 11 20:00:10 +0800 2021
Execute     config_clock -quiet -name default -period 10 -default=false 
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
Execute     open_platform DefaultPlatform 
Execute     import_lib C:/Xilinx/Vivado/2019.2/common/technology/xilinx/zynq/zynq 
Execute       source C:/Xilinx/Vivado/2019.2/common/technology/xilinx/common/xilinx.lib 
Execute         source C:/Xilinx/Vivado/2019.2/common/technology/xilinx/interface/xilinx_interface.lib 
Execute           source C:/Xilinx/Vivado/2019.2/common/technology/xilinx/interface/plb46.lib 
Execute           source C:/Xilinx/Vivado/2019.2/common/technology/xilinx/interface/fsl.lib 
Execute           source C:/Xilinx/Vivado/2019.2/common/technology/xilinx/interface/axi4.lib 
Execute           source C:/Xilinx/Vivado/2019.2/common/technology/xilinx/interface/maxi.lib 
Execute           source C:/Xilinx/Vivado/2019.2/common/technology/xilinx/interface/saxilite.lib 
Execute         source C:/Xilinx/Vivado/2019.2/common/technology/xilinx/common/dsp48.lib 
Execute         source C:/Xilinx/Vivado/2019.2/common/technology/xilinx/ip/dds_compiler.lib 
Execute         source C:/Xilinx/Vivado/2019.2/common/technology/xilinx/ip/xfft.lib 
Execute         source C:/Xilinx/Vivado/2019.2/common/technology/xilinx/ip/xfir.lib 
Execute       source C:/Xilinx/Vivado/2019.2/common/technology/xilinx/common/xilinx.hlp 
Execute         source C:/Xilinx/Vivado/2019.2/common/technology/xilinx/common/target_info.tcl 
Execute         source C:/Xilinx/Vivado/2019.2/common/technology/xilinx/interface/xilinx_interface.hlp 
Execute           source C:/Xilinx/Vivado/2019.2/common/technology/xilinx/interface/maxi.hlp 
Execute           source C:/Xilinx/Vivado/2019.2/common/technology/xilinx/interface/saxilite.hlp 
Execute         source C:/Xilinx/Vivado/2019.2/common/technology/xilinx/common/dsp48.hlp 
Execute       source C:/Xilinx/Vivado/2019.2/common/technology/xilinx/zynq/dsp48e1.hlp 
Execute       source C:/Xilinx/Vivado/2019.2/common/technology/xilinx/common/xilinx.hlp 
Execute         source C:/Xilinx/Vivado/2019.2/common/technology/xilinx/common/target_info.tcl 
Execute         source C:/Xilinx/Vivado/2019.2/common/technology/xilinx/interface/xilinx_interface.hlp 
Execute           source C:/Xilinx/Vivado/2019.2/common/technology/xilinx/interface/maxi.hlp 
Execute           source C:/Xilinx/Vivado/2019.2/common/technology/xilinx/interface/saxilite.hlp 
Execute         source C:/Xilinx/Vivado/2019.2/common/technology/xilinx/common/dsp48.hlp 
Execute     source C:/Xilinx/Vivado/2019.2/common/technology/xilinx/zynq/zynq.gen 
Execute       source C:/Xilinx/Vivado/2019.2/common/technology/xilinx/common/xilinx.gen 
Execute         source C:/Xilinx/Vivado/2019.2/common/technology/xilinx/interface/plb46.gen 
Execute         source C:/Xilinx/Vivado/2019.2/common/technology/xilinx/interface/fsl.gen 
Execute         source C:/Xilinx/Vivado/2019.2/common/technology/xilinx/interface/axi4.gen 
Execute         source C:/Xilinx/Vivado/2019.2/common/technology/xilinx/interface/nativeAXI4.gen 
Execute           source C:/Xilinx/Vivado/2019.2/common/technology/xilinx/interface/saxilite.gen 
Execute           source C:/Xilinx/Vivado/2019.2/common/technology/xilinx/interface/maxi.gen 
Execute         source C:/Xilinx/Vivado/2019.2/common/technology/xilinx/scripts/xilinxcoregen.gen 
Execute         source C:/Xilinx/Vivado/2019.2/common/technology/xilinx/interface/XilEDKCoreGen.gen 
Execute         source C:/Xilinx/Vivado/2019.2/common/technology/xilinx/ip/dds_compiler.gen 
Execute         source C:/Xilinx/Vivado/2019.2/common/technology/xilinx/ip/util.gen 
Execute         source C:/Xilinx/Vivado/2019.2/common/technology/xilinx/ip/xfft.gen 
Execute         source C:/Xilinx/Vivado/2019.2/common/technology/xilinx/ip/xfir.gen 
Execute         source C:/Xilinx/Vivado/2019.2/common/technology/xilinx/common/dsp48.gen 
Execute     open_platform DefaultPlatform 
Execute     import_lib C:/Xilinx/Vivado/2019.2/common/technology/xilinx/zynq/zynq_fpv6 
Execute       source C:/Xilinx/Vivado/2019.2/common/technology/xilinx/common/xilinx_fp.lib 
Execute       source C:/Xilinx/Vivado/2019.2/common/technology/xilinx/common/xilinx_fp.hlp 
Execute         source C:/Xilinx/Vivado/2019.2/common/technology/xilinx/common/xilinx.hlp 
Execute           source C:/Xilinx/Vivado/2019.2/common/technology/xilinx/common/target_info.tcl 
Execute           source C:/Xilinx/Vivado/2019.2/common/technology/xilinx/interface/xilinx_interface.hlp 
Execute             source C:/Xilinx/Vivado/2019.2/common/technology/xilinx/interface/maxi.hlp 
Execute             source C:/Xilinx/Vivado/2019.2/common/technology/xilinx/interface/saxilite.hlp 
Execute           source C:/Xilinx/Vivado/2019.2/common/technology/xilinx/common/dsp48.hlp 
Execute     source C:/Xilinx/Vivado/2019.2/common/technology/xilinx/zynq/zynq_fpv6.gen 
Execute       source C:/Xilinx/Vivado/2019.2/common/technology/xilinx/common/xilinx_fp.gen 
Execute     set_part xc7z020-clg400-1 
Execute       ap_part_info -name xc7z020-clg400-1 -data single -quiet 
Command       ap_part_info done; 1.173 sec.
Execute       ap_part_info -name xc7z020-clg400-1 -data info 
Execute       add_library xilinx/zynq/zynq:xc7z020:-clg400:-1 
Execute         get_default_platform 
Execute         ap_part_info -data single -name xc7z020-clg400-1 
Execute         ap_part_info -name xc7z020-clg400-1 -data resources 
Execute         ap_part_info -name xc7z020-clg400-1 -data info 
Execute         ap_part_info -name xc7z020-clg400-1 -data info 
Execute         config_chip_info -quiet -resource {SLICE 13300} {LUT 53200} {FF 106400} {DSP48E 220} {BRAM 280} {URAM 0} 
Execute         ap_part_info -name xc7z020-clg400-1 -data info 
Execute         config_chip_info -quiet -speed slow 
Execute       add_library xilinx/zynq/zynq_fpv6 
Execute         get_default_platform 
INFO: [HLS 200-10] Setting target device to 'xc7z020-clg400-1'
Execute       ap_part_info -name xc7z020-clg400-1 -data info 
Execute       get_default_platform 
Command     set_part done; 1.293 sec.
Execute     ap_part_info -data single -name xc7z020-clg400-1 
Execute     ap_part_info -name xc7z020-clg400-1 -data resources 
Execute     ap_part_info -name xc7z020-clg400-1 -data info 
Execute     ap_part_info -name xc7z020-clg400-1 -data info 
Execute     config_chip_info -quiet -resource {SLICE 13300} {LUT 53200} {FF 106400} {DSP48E 220} {BRAM 280} {URAM 0} 
Execute     ap_part_info -name xc7z020-clg400-1 -data info 
Execute     config_chip_info -quiet -speed slow 
Command   open_solution done; 1.457 sec.
Execute   csim_design -quiet 
INFO: [SIM 211-2] *************** CSIM start ***************
INFO: [SIM 211-4] CSIM will launch GCC as the compiler.
Execute     source csim/.lst_opt.tcl 
Execute     is_encrypted C:/Users/leo870823/Desktop/MSOC/2020MSOC_Final/tb_files/DENOM.txt 
Execute     is_xip C:/Users/leo870823/Desktop/MSOC/2020MSOC_Final/tb_files/DENOM.txt 
Execute     is_encrypted C:/Users/leo870823/Desktop/MSOC/2020MSOC_Final/tb_files/IMAGINARY.txt 
Execute     is_xip C:/Users/leo870823/Desktop/MSOC/2020MSOC_Final/tb_files/IMAGINARY.txt 
Execute     is_encrypted C:/Users/leo870823/Desktop/MSOC/2020MSOC_Final/tb_files/I_blurred_B.txt 
Execute     is_xip C:/Users/leo870823/Desktop/MSOC/2020MSOC_Final/tb_files/I_blurred_B.txt 
Execute     is_encrypted C:/Users/leo870823/Desktop/MSOC/2020MSOC_Final/tb_files/I_blurred_G.txt 
Execute     is_xip C:/Users/leo870823/Desktop/MSOC/2020MSOC_Final/tb_files/I_blurred_G.txt 
Execute     is_encrypted C:/Users/leo870823/Desktop/MSOC/2020MSOC_Final/tb_files/I_blurred_R.txt 
Execute     is_xip C:/Users/leo870823/Desktop/MSOC/2020MSOC_Final/tb_files/I_blurred_R.txt 
Execute     is_encrypted C:/Users/leo870823/Desktop/MSOC/2020MSOC_Final/tb_files/REAL.txt 
Execute     is_xip C:/Users/leo870823/Desktop/MSOC/2020MSOC_Final/tb_files/REAL.txt 
Execute     is_encrypted C:/Users/leo870823/Desktop/MSOC/2020MSOC_Final/tb_files/ground_truth_B.txt 
Execute     is_xip C:/Users/leo870823/Desktop/MSOC/2020MSOC_Final/tb_files/ground_truth_B.txt 
Execute     is_encrypted C:/Users/leo870823/Desktop/MSOC/2020MSOC_Final/tb_files/ground_truth_G.txt 
Execute     is_xip C:/Users/leo870823/Desktop/MSOC/2020MSOC_Final/tb_files/ground_truth_G.txt 
Execute     is_encrypted C:/Users/leo870823/Desktop/MSOC/2020MSOC_Final/tb_files/ground_truth_R.txt 
Execute     is_xip C:/Users/leo870823/Desktop/MSOC/2020MSOC_Final/tb_files/ground_truth_R.txt 
Execute     is_encrypted C:/Users/leo870823/Desktop/MSOC/2020MSOC_Final/tb.cpp 
Execute     is_xip C:/Users/leo870823/Desktop/MSOC/2020MSOC_Final/tb.cpp 
Execute     is_encrypted C:/Users/leo870823/Desktop/MSOC/2020MSOC_Final/deblur.cpp 
Execute     is_xip C:/Users/leo870823/Desktop/MSOC/2020MSOC_Final/deblur.cpp 
Execute     is_encrypted C:/Users/leo870823/Desktop/MSOC/2020MSOC_Final/deblur.h 
Execute     is_xip C:/Users/leo870823/Desktop/MSOC/2020MSOC_Final/deblur.h 
Execute     is_encrypted C:/Users/leo870823/Desktop/MSOC/2020MSOC_Final/divergent.cpp 
Execute     is_xip C:/Users/leo870823/Desktop/MSOC/2020MSOC_Final/divergent.cpp 
Execute     is_encrypted C:/Users/leo870823/Desktop/MSOC/2020MSOC_Final/divergent.h 
Execute     is_xip C:/Users/leo870823/Desktop/MSOC/2020MSOC_Final/divergent.h 
Execute     is_encrypted C:/Users/leo870823/Desktop/MSOC/2020MSOC_Final/fft_tb.cpp 
Execute     is_xip C:/Users/leo870823/Desktop/MSOC/2020MSOC_Final/fft_tb.cpp 
Execute     is_encrypted C:/Users/leo870823/Desktop/MSOC/2020MSOC_Final/fft_top.cpp 
Execute     is_xip C:/Users/leo870823/Desktop/MSOC/2020MSOC_Final/fft_top.cpp 
Execute     is_encrypted C:/Users/leo870823/Desktop/MSOC/2020MSOC_Final/fft_top.h 
Execute     is_xip C:/Users/leo870823/Desktop/MSOC/2020MSOC_Final/fft_top.h 
Execute     is_encrypted C:/Users/leo870823/Desktop/MSOC/2020MSOC_Final/proximal.cpp 
Execute     is_xip C:/Users/leo870823/Desktop/MSOC/2020MSOC_Final/proximal.cpp 
Execute     is_encrypted C:/Users/leo870823/Desktop/MSOC/2020MSOC_Final/proximal.h 
Execute     is_xip C:/Users/leo870823/Desktop/MSOC/2020MSOC_Final/proximal.h 
Execute     ap_part_info -name xc7z020-clg400-1 -data info 
ERROR: [SIM 211-100] 'csim_design' failed: compilation error(s).
INFO: [SIM 211-3] *************** CSIM finish ***************
Command   csim_design done; error code: 2; 3.09 sec.
Command ap_source done; error code: 1; 4.55 sec.
Execute cleanup_all 
INFO-FLOW: Workspace C:/Users/leo870823/Desktop/MSOC/2020MSOC_Final/ISPfinal/solution1 opened at Mon Jan 11 20:03:57 +0800 2021
Execute     config_clock -quiet -name default -period 10 -default=false 
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
Execute     open_platform DefaultPlatform 
Execute     import_lib C:/Xilinx/Vivado/2019.2/common/technology/xilinx/zynq/zynq 
Execute       source C:/Xilinx/Vivado/2019.2/common/technology/xilinx/common/xilinx.lib 
Execute         source C:/Xilinx/Vivado/2019.2/common/technology/xilinx/interface/xilinx_interface.lib 
Execute           source C:/Xilinx/Vivado/2019.2/common/technology/xilinx/interface/plb46.lib 
Execute           source C:/Xilinx/Vivado/2019.2/common/technology/xilinx/interface/fsl.lib 
Execute           source C:/Xilinx/Vivado/2019.2/common/technology/xilinx/interface/axi4.lib 
Execute           source C:/Xilinx/Vivado/2019.2/common/technology/xilinx/interface/maxi.lib 
Execute           source C:/Xilinx/Vivado/2019.2/common/technology/xilinx/interface/saxilite.lib 
Execute         source C:/Xilinx/Vivado/2019.2/common/technology/xilinx/common/dsp48.lib 
Execute         source C:/Xilinx/Vivado/2019.2/common/technology/xilinx/ip/dds_compiler.lib 
Execute         source C:/Xilinx/Vivado/2019.2/common/technology/xilinx/ip/xfft.lib 
Execute         source C:/Xilinx/Vivado/2019.2/common/technology/xilinx/ip/xfir.lib 
Execute       source C:/Xilinx/Vivado/2019.2/common/technology/xilinx/common/xilinx.hlp 
Execute         source C:/Xilinx/Vivado/2019.2/common/technology/xilinx/common/target_info.tcl 
Execute         source C:/Xilinx/Vivado/2019.2/common/technology/xilinx/interface/xilinx_interface.hlp 
Execute           source C:/Xilinx/Vivado/2019.2/common/technology/xilinx/interface/maxi.hlp 
Execute           source C:/Xilinx/Vivado/2019.2/common/technology/xilinx/interface/saxilite.hlp 
Execute         source C:/Xilinx/Vivado/2019.2/common/technology/xilinx/common/dsp48.hlp 
Execute       source C:/Xilinx/Vivado/2019.2/common/technology/xilinx/zynq/dsp48e1.hlp 
Execute       source C:/Xilinx/Vivado/2019.2/common/technology/xilinx/common/xilinx.hlp 
Execute         source C:/Xilinx/Vivado/2019.2/common/technology/xilinx/common/target_info.tcl 
Execute         source C:/Xilinx/Vivado/2019.2/common/technology/xilinx/interface/xilinx_interface.hlp 
Execute           source C:/Xilinx/Vivado/2019.2/common/technology/xilinx/interface/maxi.hlp 
Execute           source C:/Xilinx/Vivado/2019.2/common/technology/xilinx/interface/saxilite.hlp 
Execute         source C:/Xilinx/Vivado/2019.2/common/technology/xilinx/common/dsp48.hlp 
Execute     source C:/Xilinx/Vivado/2019.2/common/technology/xilinx/zynq/zynq.gen 
Execute       source C:/Xilinx/Vivado/2019.2/common/technology/xilinx/common/xilinx.gen 
Execute         source C:/Xilinx/Vivado/2019.2/common/technology/xilinx/interface/plb46.gen 
Execute         source C:/Xilinx/Vivado/2019.2/common/technology/xilinx/interface/fsl.gen 
Execute         source C:/Xilinx/Vivado/2019.2/common/technology/xilinx/interface/axi4.gen 
Execute         source C:/Xilinx/Vivado/2019.2/common/technology/xilinx/interface/nativeAXI4.gen 
Execute           source C:/Xilinx/Vivado/2019.2/common/technology/xilinx/interface/saxilite.gen 
Execute           source C:/Xilinx/Vivado/2019.2/common/technology/xilinx/interface/maxi.gen 
Execute         source C:/Xilinx/Vivado/2019.2/common/technology/xilinx/scripts/xilinxcoregen.gen 
Execute         source C:/Xilinx/Vivado/2019.2/common/technology/xilinx/interface/XilEDKCoreGen.gen 
Execute         source C:/Xilinx/Vivado/2019.2/common/technology/xilinx/ip/dds_compiler.gen 
Execute         source C:/Xilinx/Vivado/2019.2/common/technology/xilinx/ip/util.gen 
Execute         source C:/Xilinx/Vivado/2019.2/common/technology/xilinx/ip/xfft.gen 
Execute         source C:/Xilinx/Vivado/2019.2/common/technology/xilinx/ip/xfir.gen 
Execute         source C:/Xilinx/Vivado/2019.2/common/technology/xilinx/common/dsp48.gen 
Execute     open_platform DefaultPlatform 
Execute     import_lib C:/Xilinx/Vivado/2019.2/common/technology/xilinx/zynq/zynq_fpv6 
Execute       source C:/Xilinx/Vivado/2019.2/common/technology/xilinx/common/xilinx_fp.lib 
Execute       source C:/Xilinx/Vivado/2019.2/common/technology/xilinx/common/xilinx_fp.hlp 
Execute         source C:/Xilinx/Vivado/2019.2/common/technology/xilinx/common/xilinx.hlp 
Execute           source C:/Xilinx/Vivado/2019.2/common/technology/xilinx/common/target_info.tcl 
Execute           source C:/Xilinx/Vivado/2019.2/common/technology/xilinx/interface/xilinx_interface.hlp 
Execute             source C:/Xilinx/Vivado/2019.2/common/technology/xilinx/interface/maxi.hlp 
Execute             source C:/Xilinx/Vivado/2019.2/common/technology/xilinx/interface/saxilite.hlp 
Execute           source C:/Xilinx/Vivado/2019.2/common/technology/xilinx/common/dsp48.hlp 
Execute     source C:/Xilinx/Vivado/2019.2/common/technology/xilinx/zynq/zynq_fpv6.gen 
Execute       source C:/Xilinx/Vivado/2019.2/common/technology/xilinx/common/xilinx_fp.gen 
Execute     set_part xc7z020-clg400-1 
Execute       ap_part_info -name xc7z020-clg400-1 -data single -quiet 
Command       ap_part_info done; 1.196 sec.
Execute       ap_part_info -name xc7z020-clg400-1 -data info 
Execute       add_library xilinx/zynq/zynq:xc7z020:-clg400:-1 
Execute         get_default_platform 
Execute         ap_part_info -data single -name xc7z020-clg400-1 
Execute         ap_part_info -name xc7z020-clg400-1 -data resources 
Execute         ap_part_info -name xc7z020-clg400-1 -data info 
Execute         ap_part_info -name xc7z020-clg400-1 -data info 
Execute         config_chip_info -quiet -resource {SLICE 13300} {LUT 53200} {FF 106400} {DSP48E 220} {BRAM 280} {URAM 0} 
Execute         ap_part_info -name xc7z020-clg400-1 -data info 
Execute         config_chip_info -quiet -speed slow 
Execute       add_library xilinx/zynq/zynq_fpv6 
Execute         get_default_platform 
INFO: [HLS 200-10] Setting target device to 'xc7z020-clg400-1'
Execute       ap_part_info -name xc7z020-clg400-1 -data info 
Execute       get_default_platform 
Command     set_part done; 1.317 sec.
Execute     ap_part_info -data single -name xc7z020-clg400-1 
Execute     ap_part_info -name xc7z020-clg400-1 -data resources 
Execute     ap_part_info -name xc7z020-clg400-1 -data info 
Execute     ap_part_info -name xc7z020-clg400-1 -data info 
Execute     config_chip_info -quiet -resource {SLICE 13300} {LUT 53200} {FF 106400} {DSP48E 220} {BRAM 280} {URAM 0} 
Execute     ap_part_info -name xc7z020-clg400-1 -data info 
Execute     config_chip_info -quiet -speed slow 
Command   open_solution done; 1.481 sec.
Execute   csim_design -quiet 
INFO: [SIM 211-2] *************** CSIM start ***************
INFO: [SIM 211-4] CSIM will launch GCC as the compiler.
Execute     source csim/.lst_opt.tcl 
Execute     is_encrypted C:/Users/leo870823/Desktop/MSOC/2020MSOC_Final/tb_files/DENOM.txt 
Execute     is_xip C:/Users/leo870823/Desktop/MSOC/2020MSOC_Final/tb_files/DENOM.txt 
Execute     is_encrypted C:/Users/leo870823/Desktop/MSOC/2020MSOC_Final/tb_files/IMAGINARY.txt 
Execute     is_xip C:/Users/leo870823/Desktop/MSOC/2020MSOC_Final/tb_files/IMAGINARY.txt 
Execute     is_encrypted C:/Users/leo870823/Desktop/MSOC/2020MSOC_Final/tb_files/I_blurred_B.txt 
Execute     is_xip C:/Users/leo870823/Desktop/MSOC/2020MSOC_Final/tb_files/I_blurred_B.txt 
Execute     is_encrypted C:/Users/leo870823/Desktop/MSOC/2020MSOC_Final/tb_files/I_blurred_G.txt 
Execute     is_xip C:/Users/leo870823/Desktop/MSOC/2020MSOC_Final/tb_files/I_blurred_G.txt 
Execute     is_encrypted C:/Users/leo870823/Desktop/MSOC/2020MSOC_Final/tb_files/I_blurred_R.txt 
Execute     is_xip C:/Users/leo870823/Desktop/MSOC/2020MSOC_Final/tb_files/I_blurred_R.txt 
Execute     is_encrypted C:/Users/leo870823/Desktop/MSOC/2020MSOC_Final/tb_files/REAL.txt 
Execute     is_xip C:/Users/leo870823/Desktop/MSOC/2020MSOC_Final/tb_files/REAL.txt 
Execute     is_encrypted C:/Users/leo870823/Desktop/MSOC/2020MSOC_Final/tb_files/ground_truth_B.txt 
Execute     is_xip C:/Users/leo870823/Desktop/MSOC/2020MSOC_Final/tb_files/ground_truth_B.txt 
Execute     is_encrypted C:/Users/leo870823/Desktop/MSOC/2020MSOC_Final/tb_files/ground_truth_G.txt 
Execute     is_xip C:/Users/leo870823/Desktop/MSOC/2020MSOC_Final/tb_files/ground_truth_G.txt 
Execute     is_encrypted C:/Users/leo870823/Desktop/MSOC/2020MSOC_Final/tb_files/ground_truth_R.txt 
Execute     is_xip C:/Users/leo870823/Desktop/MSOC/2020MSOC_Final/tb_files/ground_truth_R.txt 
Execute     is_encrypted C:/Users/leo870823/Desktop/MSOC/2020MSOC_Final/tb.cpp 
Execute     is_xip C:/Users/leo870823/Desktop/MSOC/2020MSOC_Final/tb.cpp 
Execute     is_encrypted C:/Users/leo870823/Desktop/MSOC/2020MSOC_Final/deblur.cpp 
Execute     is_xip C:/Users/leo870823/Desktop/MSOC/2020MSOC_Final/deblur.cpp 
Execute     is_encrypted C:/Users/leo870823/Desktop/MSOC/2020MSOC_Final/deblur.h 
Execute     is_xip C:/Users/leo870823/Desktop/MSOC/2020MSOC_Final/deblur.h 
Execute     is_encrypted C:/Users/leo870823/Desktop/MSOC/2020MSOC_Final/divergent.cpp 
Execute     is_xip C:/Users/leo870823/Desktop/MSOC/2020MSOC_Final/divergent.cpp 
Execute     is_encrypted C:/Users/leo870823/Desktop/MSOC/2020MSOC_Final/divergent.h 
Execute     is_xip C:/Users/leo870823/Desktop/MSOC/2020MSOC_Final/divergent.h 
Execute     is_encrypted C:/Users/leo870823/Desktop/MSOC/2020MSOC_Final/fft_tb.cpp 
Execute     is_xip C:/Users/leo870823/Desktop/MSOC/2020MSOC_Final/fft_tb.cpp 
Execute     is_encrypted C:/Users/leo870823/Desktop/MSOC/2020MSOC_Final/fft_top.cpp 
Execute     is_xip C:/Users/leo870823/Desktop/MSOC/2020MSOC_Final/fft_top.cpp 
Execute     is_encrypted C:/Users/leo870823/Desktop/MSOC/2020MSOC_Final/fft_top.h 
Execute     is_xip C:/Users/leo870823/Desktop/MSOC/2020MSOC_Final/fft_top.h 
Execute     is_encrypted C:/Users/leo870823/Desktop/MSOC/2020MSOC_Final/proximal.cpp 
Execute     is_xip C:/Users/leo870823/Desktop/MSOC/2020MSOC_Final/proximal.cpp 
Execute     is_encrypted C:/Users/leo870823/Desktop/MSOC/2020MSOC_Final/proximal.h 
Execute     is_xip C:/Users/leo870823/Desktop/MSOC/2020MSOC_Final/proximal.h 
Execute     ap_part_info -name xc7z020-clg400-1 -data info 
ERROR: [SIM 211-100] 'csim_design' failed: compilation error(s).
INFO: [SIM 211-3] *************** CSIM finish ***************
Command   csim_design done; error code: 2; 2.597 sec.
Command ap_source done; error code: 1; 4.081 sec.
Execute cleanup_all 
INFO-FLOW: Workspace C:/Users/leo870823/Desktop/MSOC/2020MSOC_Final/ISPfinal/solution1 opened at Mon Jan 11 20:05:30 +0800 2021
Execute     config_clock -quiet -name default -period 10 -default=false 
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
Execute     open_platform DefaultPlatform 
Execute     import_lib C:/Xilinx/Vivado/2019.2/common/technology/xilinx/zynq/zynq 
Execute       source C:/Xilinx/Vivado/2019.2/common/technology/xilinx/common/xilinx.lib 
Execute         source C:/Xilinx/Vivado/2019.2/common/technology/xilinx/interface/xilinx_interface.lib 
Execute           source C:/Xilinx/Vivado/2019.2/common/technology/xilinx/interface/plb46.lib 
Execute           source C:/Xilinx/Vivado/2019.2/common/technology/xilinx/interface/fsl.lib 
Execute           source C:/Xilinx/Vivado/2019.2/common/technology/xilinx/interface/axi4.lib 
Execute           source C:/Xilinx/Vivado/2019.2/common/technology/xilinx/interface/maxi.lib 
Execute           source C:/Xilinx/Vivado/2019.2/common/technology/xilinx/interface/saxilite.lib 
Execute         source C:/Xilinx/Vivado/2019.2/common/technology/xilinx/common/dsp48.lib 
Execute         source C:/Xilinx/Vivado/2019.2/common/technology/xilinx/ip/dds_compiler.lib 
Execute         source C:/Xilinx/Vivado/2019.2/common/technology/xilinx/ip/xfft.lib 
Execute         source C:/Xilinx/Vivado/2019.2/common/technology/xilinx/ip/xfir.lib 
Execute       source C:/Xilinx/Vivado/2019.2/common/technology/xilinx/common/xilinx.hlp 
Execute         source C:/Xilinx/Vivado/2019.2/common/technology/xilinx/common/target_info.tcl 
Execute         source C:/Xilinx/Vivado/2019.2/common/technology/xilinx/interface/xilinx_interface.hlp 
Execute           source C:/Xilinx/Vivado/2019.2/common/technology/xilinx/interface/maxi.hlp 
Execute           source C:/Xilinx/Vivado/2019.2/common/technology/xilinx/interface/saxilite.hlp 
Execute         source C:/Xilinx/Vivado/2019.2/common/technology/xilinx/common/dsp48.hlp 
Execute       source C:/Xilinx/Vivado/2019.2/common/technology/xilinx/zynq/dsp48e1.hlp 
Execute       source C:/Xilinx/Vivado/2019.2/common/technology/xilinx/common/xilinx.hlp 
Execute         source C:/Xilinx/Vivado/2019.2/common/technology/xilinx/common/target_info.tcl 
Execute         source C:/Xilinx/Vivado/2019.2/common/technology/xilinx/interface/xilinx_interface.hlp 
Execute           source C:/Xilinx/Vivado/2019.2/common/technology/xilinx/interface/maxi.hlp 
Execute           source C:/Xilinx/Vivado/2019.2/common/technology/xilinx/interface/saxilite.hlp 
Execute         source C:/Xilinx/Vivado/2019.2/common/technology/xilinx/common/dsp48.hlp 
Execute     source C:/Xilinx/Vivado/2019.2/common/technology/xilinx/zynq/zynq.gen 
Execute       source C:/Xilinx/Vivado/2019.2/common/technology/xilinx/common/xilinx.gen 
Execute         source C:/Xilinx/Vivado/2019.2/common/technology/xilinx/interface/plb46.gen 
Execute         source C:/Xilinx/Vivado/2019.2/common/technology/xilinx/interface/fsl.gen 
Execute         source C:/Xilinx/Vivado/2019.2/common/technology/xilinx/interface/axi4.gen 
Execute         source C:/Xilinx/Vivado/2019.2/common/technology/xilinx/interface/nativeAXI4.gen 
Execute           source C:/Xilinx/Vivado/2019.2/common/technology/xilinx/interface/saxilite.gen 
Execute           source C:/Xilinx/Vivado/2019.2/common/technology/xilinx/interface/maxi.gen 
Execute         source C:/Xilinx/Vivado/2019.2/common/technology/xilinx/scripts/xilinxcoregen.gen 
Execute         source C:/Xilinx/Vivado/2019.2/common/technology/xilinx/interface/XilEDKCoreGen.gen 
Execute         source C:/Xilinx/Vivado/2019.2/common/technology/xilinx/ip/dds_compiler.gen 
Execute         source C:/Xilinx/Vivado/2019.2/common/technology/xilinx/ip/util.gen 
Execute         source C:/Xilinx/Vivado/2019.2/common/technology/xilinx/ip/xfft.gen 
Execute         source C:/Xilinx/Vivado/2019.2/common/technology/xilinx/ip/xfir.gen 
Execute         source C:/Xilinx/Vivado/2019.2/common/technology/xilinx/common/dsp48.gen 
Execute     open_platform DefaultPlatform 
Execute     import_lib C:/Xilinx/Vivado/2019.2/common/technology/xilinx/zynq/zynq_fpv6 
Execute       source C:/Xilinx/Vivado/2019.2/common/technology/xilinx/common/xilinx_fp.lib 
Execute       source C:/Xilinx/Vivado/2019.2/common/technology/xilinx/common/xilinx_fp.hlp 
Execute         source C:/Xilinx/Vivado/2019.2/common/technology/xilinx/common/xilinx.hlp 
Execute           source C:/Xilinx/Vivado/2019.2/common/technology/xilinx/common/target_info.tcl 
Execute           source C:/Xilinx/Vivado/2019.2/common/technology/xilinx/interface/xilinx_interface.hlp 
Execute             source C:/Xilinx/Vivado/2019.2/common/technology/xilinx/interface/maxi.hlp 
Execute             source C:/Xilinx/Vivado/2019.2/common/technology/xilinx/interface/saxilite.hlp 
Execute           source C:/Xilinx/Vivado/2019.2/common/technology/xilinx/common/dsp48.hlp 
Execute     source C:/Xilinx/Vivado/2019.2/common/technology/xilinx/zynq/zynq_fpv6.gen 
Execute       source C:/Xilinx/Vivado/2019.2/common/technology/xilinx/common/xilinx_fp.gen 
Execute     set_part xc7z020-clg400-1 
Execute       ap_part_info -name xc7z020-clg400-1 -data single -quiet 
Command       ap_part_info done; 1.181 sec.
Execute       ap_part_info -name xc7z020-clg400-1 -data info 
Execute       add_library xilinx/zynq/zynq:xc7z020:-clg400:-1 
Execute         get_default_platform 
Execute         ap_part_info -data single -name xc7z020-clg400-1 
Execute         ap_part_info -name xc7z020-clg400-1 -data resources 
Execute         ap_part_info -name xc7z020-clg400-1 -data info 
Execute         ap_part_info -name xc7z020-clg400-1 -data info 
Execute         config_chip_info -quiet -resource {SLICE 13300} {LUT 53200} {FF 106400} {DSP48E 220} {BRAM 280} {URAM 0} 
Execute         ap_part_info -name xc7z020-clg400-1 -data info 
Execute         config_chip_info -quiet -speed slow 
Execute       add_library xilinx/zynq/zynq_fpv6 
Execute         get_default_platform 
INFO: [HLS 200-10] Setting target device to 'xc7z020-clg400-1'
Execute       ap_part_info -name xc7z020-clg400-1 -data info 
Execute       get_default_platform 
Command     set_part done; 1.299 sec.
Execute     ap_part_info -data single -name xc7z020-clg400-1 
Execute     ap_part_info -name xc7z020-clg400-1 -data resources 
Execute     ap_part_info -name xc7z020-clg400-1 -data info 
Execute     ap_part_info -name xc7z020-clg400-1 -data info 
Execute     config_chip_info -quiet -resource {SLICE 13300} {LUT 53200} {FF 106400} {DSP48E 220} {BRAM 280} {URAM 0} 
Execute     ap_part_info -name xc7z020-clg400-1 -data info 
Execute     config_chip_info -quiet -speed slow 
Command   open_solution done; 1.465 sec.
Execute   csim_design -quiet 
INFO: [SIM 211-2] *************** CSIM start ***************
INFO: [SIM 211-4] CSIM will launch GCC as the compiler.
Execute     source csim/.lst_opt.tcl 
Execute     is_encrypted C:/Users/leo870823/Desktop/MSOC/2020MSOC_Final/tb_files/DENOM.txt 
Execute     is_xip C:/Users/leo870823/Desktop/MSOC/2020MSOC_Final/tb_files/DENOM.txt 
Execute     is_encrypted C:/Users/leo870823/Desktop/MSOC/2020MSOC_Final/tb_files/IMAGINARY.txt 
Execute     is_xip C:/Users/leo870823/Desktop/MSOC/2020MSOC_Final/tb_files/IMAGINARY.txt 
Execute     is_encrypted C:/Users/leo870823/Desktop/MSOC/2020MSOC_Final/tb_files/I_blurred_B.txt 
Execute     is_xip C:/Users/leo870823/Desktop/MSOC/2020MSOC_Final/tb_files/I_blurred_B.txt 
Execute     is_encrypted C:/Users/leo870823/Desktop/MSOC/2020MSOC_Final/tb_files/I_blurred_G.txt 
Execute     is_xip C:/Users/leo870823/Desktop/MSOC/2020MSOC_Final/tb_files/I_blurred_G.txt 
Execute     is_encrypted C:/Users/leo870823/Desktop/MSOC/2020MSOC_Final/tb_files/I_blurred_R.txt 
Execute     is_xip C:/Users/leo870823/Desktop/MSOC/2020MSOC_Final/tb_files/I_blurred_R.txt 
Execute     is_encrypted C:/Users/leo870823/Desktop/MSOC/2020MSOC_Final/tb_files/REAL.txt 
Execute     is_xip C:/Users/leo870823/Desktop/MSOC/2020MSOC_Final/tb_files/REAL.txt 
Execute     is_encrypted C:/Users/leo870823/Desktop/MSOC/2020MSOC_Final/tb_files/ground_truth_B.txt 
Execute     is_xip C:/Users/leo870823/Desktop/MSOC/2020MSOC_Final/tb_files/ground_truth_B.txt 
Execute     is_encrypted C:/Users/leo870823/Desktop/MSOC/2020MSOC_Final/tb_files/ground_truth_G.txt 
Execute     is_xip C:/Users/leo870823/Desktop/MSOC/2020MSOC_Final/tb_files/ground_truth_G.txt 
Execute     is_encrypted C:/Users/leo870823/Desktop/MSOC/2020MSOC_Final/tb_files/ground_truth_R.txt 
Execute     is_xip C:/Users/leo870823/Desktop/MSOC/2020MSOC_Final/tb_files/ground_truth_R.txt 
Execute     is_encrypted C:/Users/leo870823/Desktop/MSOC/2020MSOC_Final/tb.cpp 
Execute     is_xip C:/Users/leo870823/Desktop/MSOC/2020MSOC_Final/tb.cpp 
Execute     is_encrypted C:/Users/leo870823/Desktop/MSOC/2020MSOC_Final/deblur.cpp 
Execute     is_xip C:/Users/leo870823/Desktop/MSOC/2020MSOC_Final/deblur.cpp 
Execute     is_encrypted C:/Users/leo870823/Desktop/MSOC/2020MSOC_Final/deblur.h 
Execute     is_xip C:/Users/leo870823/Desktop/MSOC/2020MSOC_Final/deblur.h 
Execute     is_encrypted C:/Users/leo870823/Desktop/MSOC/2020MSOC_Final/divergent.cpp 
Execute     is_xip C:/Users/leo870823/Desktop/MSOC/2020MSOC_Final/divergent.cpp 
Execute     is_encrypted C:/Users/leo870823/Desktop/MSOC/2020MSOC_Final/divergent.h 
Execute     is_xip C:/Users/leo870823/Desktop/MSOC/2020MSOC_Final/divergent.h 
Execute     is_encrypted C:/Users/leo870823/Desktop/MSOC/2020MSOC_Final/fft_tb.cpp 
Execute     is_xip C:/Users/leo870823/Desktop/MSOC/2020MSOC_Final/fft_tb.cpp 
Execute     is_encrypted C:/Users/leo870823/Desktop/MSOC/2020MSOC_Final/fft_top.cpp 
Execute     is_xip C:/Users/leo870823/Desktop/MSOC/2020MSOC_Final/fft_top.cpp 
Execute     is_encrypted C:/Users/leo870823/Desktop/MSOC/2020MSOC_Final/fft_top.h 
Execute     is_xip C:/Users/leo870823/Desktop/MSOC/2020MSOC_Final/fft_top.h 
Execute     is_encrypted C:/Users/leo870823/Desktop/MSOC/2020MSOC_Final/proximal.cpp 
Execute     is_xip C:/Users/leo870823/Desktop/MSOC/2020MSOC_Final/proximal.cpp 
Execute     is_encrypted C:/Users/leo870823/Desktop/MSOC/2020MSOC_Final/proximal.h 
Execute     is_xip C:/Users/leo870823/Desktop/MSOC/2020MSOC_Final/proximal.h 
Execute     ap_part_info -name xc7z020-clg400-1 -data info 
ERROR: [SIM 211-100] 'csim_design' failed: compilation error(s).
INFO: [SIM 211-3] *************** CSIM finish ***************
Command   csim_design done; error code: 2; 0.881 sec.
Command ap_source done; error code: 1; 2.349 sec.
Execute cleanup_all 
INFO-FLOW: Workspace C:/Users/leo870823/Desktop/MSOC/2020MSOC_Final/ISPfinal/solution1 opened at Mon Jan 11 20:05:59 +0800 2021
Execute     config_clock -quiet -name default -period 10 -default=false 
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
Execute     open_platform DefaultPlatform 
Execute     import_lib C:/Xilinx/Vivado/2019.2/common/technology/xilinx/zynq/zynq 
Execute       source C:/Xilinx/Vivado/2019.2/common/technology/xilinx/common/xilinx.lib 
Execute         source C:/Xilinx/Vivado/2019.2/common/technology/xilinx/interface/xilinx_interface.lib 
Execute           source C:/Xilinx/Vivado/2019.2/common/technology/xilinx/interface/plb46.lib 
Execute           source C:/Xilinx/Vivado/2019.2/common/technology/xilinx/interface/fsl.lib 
Execute           source C:/Xilinx/Vivado/2019.2/common/technology/xilinx/interface/axi4.lib 
Execute           source C:/Xilinx/Vivado/2019.2/common/technology/xilinx/interface/maxi.lib 
Execute           source C:/Xilinx/Vivado/2019.2/common/technology/xilinx/interface/saxilite.lib 
Execute         source C:/Xilinx/Vivado/2019.2/common/technology/xilinx/common/dsp48.lib 
Execute         source C:/Xilinx/Vivado/2019.2/common/technology/xilinx/ip/dds_compiler.lib 
Execute         source C:/Xilinx/Vivado/2019.2/common/technology/xilinx/ip/xfft.lib 
Execute         source C:/Xilinx/Vivado/2019.2/common/technology/xilinx/ip/xfir.lib 
Execute       source C:/Xilinx/Vivado/2019.2/common/technology/xilinx/common/xilinx.hlp 
Execute         source C:/Xilinx/Vivado/2019.2/common/technology/xilinx/common/target_info.tcl 
Execute         source C:/Xilinx/Vivado/2019.2/common/technology/xilinx/interface/xilinx_interface.hlp 
Execute           source C:/Xilinx/Vivado/2019.2/common/technology/xilinx/interface/maxi.hlp 
Execute           source C:/Xilinx/Vivado/2019.2/common/technology/xilinx/interface/saxilite.hlp 
Execute         source C:/Xilinx/Vivado/2019.2/common/technology/xilinx/common/dsp48.hlp 
Execute       source C:/Xilinx/Vivado/2019.2/common/technology/xilinx/zynq/dsp48e1.hlp 
Execute       source C:/Xilinx/Vivado/2019.2/common/technology/xilinx/common/xilinx.hlp 
Execute         source C:/Xilinx/Vivado/2019.2/common/technology/xilinx/common/target_info.tcl 
Execute         source C:/Xilinx/Vivado/2019.2/common/technology/xilinx/interface/xilinx_interface.hlp 
Execute           source C:/Xilinx/Vivado/2019.2/common/technology/xilinx/interface/maxi.hlp 
Execute           source C:/Xilinx/Vivado/2019.2/common/technology/xilinx/interface/saxilite.hlp 
Execute         source C:/Xilinx/Vivado/2019.2/common/technology/xilinx/common/dsp48.hlp 
Execute     source C:/Xilinx/Vivado/2019.2/common/technology/xilinx/zynq/zynq.gen 
Execute       source C:/Xilinx/Vivado/2019.2/common/technology/xilinx/common/xilinx.gen 
Execute         source C:/Xilinx/Vivado/2019.2/common/technology/xilinx/interface/plb46.gen 
Execute         source C:/Xilinx/Vivado/2019.2/common/technology/xilinx/interface/fsl.gen 
Execute         source C:/Xilinx/Vivado/2019.2/common/technology/xilinx/interface/axi4.gen 
Execute         source C:/Xilinx/Vivado/2019.2/common/technology/xilinx/interface/nativeAXI4.gen 
Execute           source C:/Xilinx/Vivado/2019.2/common/technology/xilinx/interface/saxilite.gen 
Execute           source C:/Xilinx/Vivado/2019.2/common/technology/xilinx/interface/maxi.gen 
Execute         source C:/Xilinx/Vivado/2019.2/common/technology/xilinx/scripts/xilinxcoregen.gen 
Execute         source C:/Xilinx/Vivado/2019.2/common/technology/xilinx/interface/XilEDKCoreGen.gen 
Execute         source C:/Xilinx/Vivado/2019.2/common/technology/xilinx/ip/dds_compiler.gen 
Execute         source C:/Xilinx/Vivado/2019.2/common/technology/xilinx/ip/util.gen 
Execute         source C:/Xilinx/Vivado/2019.2/common/technology/xilinx/ip/xfft.gen 
Execute         source C:/Xilinx/Vivado/2019.2/common/technology/xilinx/ip/xfir.gen 
Execute         source C:/Xilinx/Vivado/2019.2/common/technology/xilinx/common/dsp48.gen 
Execute     open_platform DefaultPlatform 
Execute     import_lib C:/Xilinx/Vivado/2019.2/common/technology/xilinx/zynq/zynq_fpv6 
Execute       source C:/Xilinx/Vivado/2019.2/common/technology/xilinx/common/xilinx_fp.lib 
Execute       source C:/Xilinx/Vivado/2019.2/common/technology/xilinx/common/xilinx_fp.hlp 
Execute         source C:/Xilinx/Vivado/2019.2/common/technology/xilinx/common/xilinx.hlp 
Execute           source C:/Xilinx/Vivado/2019.2/common/technology/xilinx/common/target_info.tcl 
Execute           source C:/Xilinx/Vivado/2019.2/common/technology/xilinx/interface/xilinx_interface.hlp 
Execute             source C:/Xilinx/Vivado/2019.2/common/technology/xilinx/interface/maxi.hlp 
Execute             source C:/Xilinx/Vivado/2019.2/common/technology/xilinx/interface/saxilite.hlp 
Execute           source C:/Xilinx/Vivado/2019.2/common/technology/xilinx/common/dsp48.hlp 
Execute     source C:/Xilinx/Vivado/2019.2/common/technology/xilinx/zynq/zynq_fpv6.gen 
Execute       source C:/Xilinx/Vivado/2019.2/common/technology/xilinx/common/xilinx_fp.gen 
Execute     set_part xc7z020-clg400-1 
Execute       ap_part_info -name xc7z020-clg400-1 -data single -quiet 
Command       ap_part_info done; 1.189 sec.
Execute       ap_part_info -name xc7z020-clg400-1 -data info 
Execute       add_library xilinx/zynq/zynq:xc7z020:-clg400:-1 
Execute         get_default_platform 
Execute         ap_part_info -data single -name xc7z020-clg400-1 
Execute         ap_part_info -name xc7z020-clg400-1 -data resources 
Execute         ap_part_info -name xc7z020-clg400-1 -data info 
Execute         ap_part_info -name xc7z020-clg400-1 -data info 
Execute         config_chip_info -quiet -resource {SLICE 13300} {LUT 53200} {FF 106400} {DSP48E 220} {BRAM 280} {URAM 0} 
Execute         ap_part_info -name xc7z020-clg400-1 -data info 
Execute         config_chip_info -quiet -speed slow 
Execute       add_library xilinx/zynq/zynq_fpv6 
Execute         get_default_platform 
INFO: [HLS 200-10] Setting target device to 'xc7z020-clg400-1'
Execute       ap_part_info -name xc7z020-clg400-1 -data info 
Execute       get_default_platform 
Command     set_part done; 1.309 sec.
Execute     ap_part_info -data single -name xc7z020-clg400-1 
Execute     ap_part_info -name xc7z020-clg400-1 -data resources 
Execute     ap_part_info -name xc7z020-clg400-1 -data info 
Execute     ap_part_info -name xc7z020-clg400-1 -data info 
Execute     config_chip_info -quiet -resource {SLICE 13300} {LUT 53200} {FF 106400} {DSP48E 220} {BRAM 280} {URAM 0} 
Execute     ap_part_info -name xc7z020-clg400-1 -data info 
Execute     config_chip_info -quiet -speed slow 
Command   open_solution done; 1.475 sec.
Execute   csim_design -quiet 
INFO: [SIM 211-2] *************** CSIM start ***************
INFO: [SIM 211-4] CSIM will launch GCC as the compiler.
Execute     source csim/.lst_opt.tcl 
Execute     is_encrypted C:/Users/leo870823/Desktop/MSOC/2020MSOC_Final/tb_files/DENOM.txt 
Execute     is_xip C:/Users/leo870823/Desktop/MSOC/2020MSOC_Final/tb_files/DENOM.txt 
Execute     is_encrypted C:/Users/leo870823/Desktop/MSOC/2020MSOC_Final/tb_files/IMAGINARY.txt 
Execute     is_xip C:/Users/leo870823/Desktop/MSOC/2020MSOC_Final/tb_files/IMAGINARY.txt 
Execute     is_encrypted C:/Users/leo870823/Desktop/MSOC/2020MSOC_Final/tb_files/I_blurred_B.txt 
Execute     is_xip C:/Users/leo870823/Desktop/MSOC/2020MSOC_Final/tb_files/I_blurred_B.txt 
Execute     is_encrypted C:/Users/leo870823/Desktop/MSOC/2020MSOC_Final/tb_files/I_blurred_G.txt 
Execute     is_xip C:/Users/leo870823/Desktop/MSOC/2020MSOC_Final/tb_files/I_blurred_G.txt 
Execute     is_encrypted C:/Users/leo870823/Desktop/MSOC/2020MSOC_Final/tb_files/I_blurred_R.txt 
Execute     is_xip C:/Users/leo870823/Desktop/MSOC/2020MSOC_Final/tb_files/I_blurred_R.txt 
Execute     is_encrypted C:/Users/leo870823/Desktop/MSOC/2020MSOC_Final/tb_files/REAL.txt 
Execute     is_xip C:/Users/leo870823/Desktop/MSOC/2020MSOC_Final/tb_files/REAL.txt 
Execute     is_encrypted C:/Users/leo870823/Desktop/MSOC/2020MSOC_Final/tb_files/ground_truth_B.txt 
Execute     is_xip C:/Users/leo870823/Desktop/MSOC/2020MSOC_Final/tb_files/ground_truth_B.txt 
Execute     is_encrypted C:/Users/leo870823/Desktop/MSOC/2020MSOC_Final/tb_files/ground_truth_G.txt 
Execute     is_xip C:/Users/leo870823/Desktop/MSOC/2020MSOC_Final/tb_files/ground_truth_G.txt 
Execute     is_encrypted C:/Users/leo870823/Desktop/MSOC/2020MSOC_Final/tb_files/ground_truth_R.txt 
Execute     is_xip C:/Users/leo870823/Desktop/MSOC/2020MSOC_Final/tb_files/ground_truth_R.txt 
Execute     is_encrypted C:/Users/leo870823/Desktop/MSOC/2020MSOC_Final/tb.cpp 
Execute     is_xip C:/Users/leo870823/Desktop/MSOC/2020MSOC_Final/tb.cpp 
Execute     is_encrypted C:/Users/leo870823/Desktop/MSOC/2020MSOC_Final/deblur.cpp 
Execute     is_xip C:/Users/leo870823/Desktop/MSOC/2020MSOC_Final/deblur.cpp 
Execute     is_encrypted C:/Users/leo870823/Desktop/MSOC/2020MSOC_Final/deblur.h 
Execute     is_xip C:/Users/leo870823/Desktop/MSOC/2020MSOC_Final/deblur.h 
Execute     is_encrypted C:/Users/leo870823/Desktop/MSOC/2020MSOC_Final/divergent.cpp 
Execute     is_xip C:/Users/leo870823/Desktop/MSOC/2020MSOC_Final/divergent.cpp 
Execute     is_encrypted C:/Users/leo870823/Desktop/MSOC/2020MSOC_Final/divergent.h 
Execute     is_xip C:/Users/leo870823/Desktop/MSOC/2020MSOC_Final/divergent.h 
Execute     is_encrypted C:/Users/leo870823/Desktop/MSOC/2020MSOC_Final/fft_top.cpp 
Execute     is_xip C:/Users/leo870823/Desktop/MSOC/2020MSOC_Final/fft_top.cpp 
Execute     is_encrypted C:/Users/leo870823/Desktop/MSOC/2020MSOC_Final/fft_top.h 
Execute     is_xip C:/Users/leo870823/Desktop/MSOC/2020MSOC_Final/fft_top.h 
Execute     is_encrypted C:/Users/leo870823/Desktop/MSOC/2020MSOC_Final/proximal.cpp 
Execute     is_xip C:/Users/leo870823/Desktop/MSOC/2020MSOC_Final/proximal.cpp 
Execute     is_encrypted C:/Users/leo870823/Desktop/MSOC/2020MSOC_Final/proximal.h 
Execute     is_xip C:/Users/leo870823/Desktop/MSOC/2020MSOC_Final/proximal.h 
Execute     ap_part_info -name xc7z020-clg400-1 -data info 
Execute     source run_sim.tcl 
Command     ap_source done; error code: 1; 4.217 sec.
ERROR: [SIM 211-100] CSim failed with errors.
INFO: [SIM 211-3] *************** CSIM finish ***************
Command   csim_design done; error code: 2; 5.153 sec.
Command ap_source done; error code: 1; 6.631 sec.
Execute cleanup_all 
INFO-FLOW: Workspace C:/Users/leo870823/Desktop/MSOC/2020MSOC_Final/ISPfinal/solution1 opened at Mon Jan 11 20:06:19 +0800 2021
Execute     config_clock -quiet -name default -period 10 -default=false 
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
Execute     open_platform DefaultPlatform 
Execute     import_lib C:/Xilinx/Vivado/2019.2/common/technology/xilinx/zynq/zynq 
Execute       source C:/Xilinx/Vivado/2019.2/common/technology/xilinx/common/xilinx.lib 
Execute         source C:/Xilinx/Vivado/2019.2/common/technology/xilinx/interface/xilinx_interface.lib 
Execute           source C:/Xilinx/Vivado/2019.2/common/technology/xilinx/interface/plb46.lib 
Execute           source C:/Xilinx/Vivado/2019.2/common/technology/xilinx/interface/fsl.lib 
Execute           source C:/Xilinx/Vivado/2019.2/common/technology/xilinx/interface/axi4.lib 
Execute           source C:/Xilinx/Vivado/2019.2/common/technology/xilinx/interface/maxi.lib 
Execute           source C:/Xilinx/Vivado/2019.2/common/technology/xilinx/interface/saxilite.lib 
Execute         source C:/Xilinx/Vivado/2019.2/common/technology/xilinx/common/dsp48.lib 
Execute         source C:/Xilinx/Vivado/2019.2/common/technology/xilinx/ip/dds_compiler.lib 
Execute         source C:/Xilinx/Vivado/2019.2/common/technology/xilinx/ip/xfft.lib 
Execute         source C:/Xilinx/Vivado/2019.2/common/technology/xilinx/ip/xfir.lib 
Execute       source C:/Xilinx/Vivado/2019.2/common/technology/xilinx/common/xilinx.hlp 
Execute         source C:/Xilinx/Vivado/2019.2/common/technology/xilinx/common/target_info.tcl 
Execute         source C:/Xilinx/Vivado/2019.2/common/technology/xilinx/interface/xilinx_interface.hlp 
Execute           source C:/Xilinx/Vivado/2019.2/common/technology/xilinx/interface/maxi.hlp 
Execute           source C:/Xilinx/Vivado/2019.2/common/technology/xilinx/interface/saxilite.hlp 
Execute         source C:/Xilinx/Vivado/2019.2/common/technology/xilinx/common/dsp48.hlp 
Execute       source C:/Xilinx/Vivado/2019.2/common/technology/xilinx/zynq/dsp48e1.hlp 
Execute       source C:/Xilinx/Vivado/2019.2/common/technology/xilinx/common/xilinx.hlp 
Execute         source C:/Xilinx/Vivado/2019.2/common/technology/xilinx/common/target_info.tcl 
Execute         source C:/Xilinx/Vivado/2019.2/common/technology/xilinx/interface/xilinx_interface.hlp 
Execute           source C:/Xilinx/Vivado/2019.2/common/technology/xilinx/interface/maxi.hlp 
Execute           source C:/Xilinx/Vivado/2019.2/common/technology/xilinx/interface/saxilite.hlp 
Execute         source C:/Xilinx/Vivado/2019.2/common/technology/xilinx/common/dsp48.hlp 
Execute     source C:/Xilinx/Vivado/2019.2/common/technology/xilinx/zynq/zynq.gen 
Execute       source C:/Xilinx/Vivado/2019.2/common/technology/xilinx/common/xilinx.gen 
Execute         source C:/Xilinx/Vivado/2019.2/common/technology/xilinx/interface/plb46.gen 
Execute         source C:/Xilinx/Vivado/2019.2/common/technology/xilinx/interface/fsl.gen 
Execute         source C:/Xilinx/Vivado/2019.2/common/technology/xilinx/interface/axi4.gen 
Execute         source C:/Xilinx/Vivado/2019.2/common/technology/xilinx/interface/nativeAXI4.gen 
Execute           source C:/Xilinx/Vivado/2019.2/common/technology/xilinx/interface/saxilite.gen 
Execute           source C:/Xilinx/Vivado/2019.2/common/technology/xilinx/interface/maxi.gen 
Execute         source C:/Xilinx/Vivado/2019.2/common/technology/xilinx/scripts/xilinxcoregen.gen 
Execute         source C:/Xilinx/Vivado/2019.2/common/technology/xilinx/interface/XilEDKCoreGen.gen 
Execute         source C:/Xilinx/Vivado/2019.2/common/technology/xilinx/ip/dds_compiler.gen 
Execute         source C:/Xilinx/Vivado/2019.2/common/technology/xilinx/ip/util.gen 
Execute         source C:/Xilinx/Vivado/2019.2/common/technology/xilinx/ip/xfft.gen 
Execute         source C:/Xilinx/Vivado/2019.2/common/technology/xilinx/ip/xfir.gen 
Execute         source C:/Xilinx/Vivado/2019.2/common/technology/xilinx/common/dsp48.gen 
Execute     open_platform DefaultPlatform 
Execute     import_lib C:/Xilinx/Vivado/2019.2/common/technology/xilinx/zynq/zynq_fpv6 
Execute       source C:/Xilinx/Vivado/2019.2/common/technology/xilinx/common/xilinx_fp.lib 
Execute       source C:/Xilinx/Vivado/2019.2/common/technology/xilinx/common/xilinx_fp.hlp 
Execute         source C:/Xilinx/Vivado/2019.2/common/technology/xilinx/common/xilinx.hlp 
Execute           source C:/Xilinx/Vivado/2019.2/common/technology/xilinx/common/target_info.tcl 
Execute           source C:/Xilinx/Vivado/2019.2/common/technology/xilinx/interface/xilinx_interface.hlp 
Execute             source C:/Xilinx/Vivado/2019.2/common/technology/xilinx/interface/maxi.hlp 
Execute             source C:/Xilinx/Vivado/2019.2/common/technology/xilinx/interface/saxilite.hlp 
Execute           source C:/Xilinx/Vivado/2019.2/common/technology/xilinx/common/dsp48.hlp 
Execute     source C:/Xilinx/Vivado/2019.2/common/technology/xilinx/zynq/zynq_fpv6.gen 
Execute       source C:/Xilinx/Vivado/2019.2/common/technology/xilinx/common/xilinx_fp.gen 
Execute     set_part xc7z020-clg400-1 
Execute       ap_part_info -name xc7z020-clg400-1 -data single -quiet 
Command       ap_part_info done; 1.179 sec.
Execute       ap_part_info -name xc7z020-clg400-1 -data info 
Execute       add_library xilinx/zynq/zynq:xc7z020:-clg400:-1 
Execute         get_default_platform 
Execute         ap_part_info -data single -name xc7z020-clg400-1 
Execute         ap_part_info -name xc7z020-clg400-1 -data resources 
Execute         ap_part_info -name xc7z020-clg400-1 -data info 
Execute         ap_part_info -name xc7z020-clg400-1 -data info 
Execute         config_chip_info -quiet -resource {SLICE 13300} {LUT 53200} {FF 106400} {DSP48E 220} {BRAM 280} {URAM 0} 
Execute         ap_part_info -name xc7z020-clg400-1 -data info 
Execute         config_chip_info -quiet -speed slow 
Execute       add_library xilinx/zynq/zynq_fpv6 
Execute         get_default_platform 
INFO: [HLS 200-10] Setting target device to 'xc7z020-clg400-1'
Execute       ap_part_info -name xc7z020-clg400-1 -data info 
Execute       get_default_platform 
Command     set_part done; 1.296 sec.
Execute     ap_part_info -data single -name xc7z020-clg400-1 
Execute     ap_part_info -name xc7z020-clg400-1 -data resources 
Execute     ap_part_info -name xc7z020-clg400-1 -data info 
Execute     ap_part_info -name xc7z020-clg400-1 -data info 
Execute     config_chip_info -quiet -resource {SLICE 13300} {LUT 53200} {FF 106400} {DSP48E 220} {BRAM 280} {URAM 0} 
Execute     ap_part_info -name xc7z020-clg400-1 -data info 
Execute     config_chip_info -quiet -speed slow 
Command   open_solution done; 1.462 sec.
Execute   csim_design -quiet 
INFO: [SIM 211-2] *************** CSIM start ***************
INFO: [SIM 211-4] CSIM will launch GCC as the compiler.
Execute     source csim/.lst_opt.tcl 
Execute     is_encrypted C:/Users/leo870823/Desktop/MSOC/2020MSOC_Final/tb_files/DENOM.txt 
Execute     is_xip C:/Users/leo870823/Desktop/MSOC/2020MSOC_Final/tb_files/DENOM.txt 
Execute     is_encrypted C:/Users/leo870823/Desktop/MSOC/2020MSOC_Final/tb_files/IMAGINARY.txt 
Execute     is_xip C:/Users/leo870823/Desktop/MSOC/2020MSOC_Final/tb_files/IMAGINARY.txt 
Execute     is_encrypted C:/Users/leo870823/Desktop/MSOC/2020MSOC_Final/tb_files/I_blurred_B.txt 
Execute     is_xip C:/Users/leo870823/Desktop/MSOC/2020MSOC_Final/tb_files/I_blurred_B.txt 
Execute     is_encrypted C:/Users/leo870823/Desktop/MSOC/2020MSOC_Final/tb_files/I_blurred_G.txt 
Execute     is_xip C:/Users/leo870823/Desktop/MSOC/2020MSOC_Final/tb_files/I_blurred_G.txt 
Execute     is_encrypted C:/Users/leo870823/Desktop/MSOC/2020MSOC_Final/tb_files/I_blurred_R.txt 
Execute     is_xip C:/Users/leo870823/Desktop/MSOC/2020MSOC_Final/tb_files/I_blurred_R.txt 
Execute     is_encrypted C:/Users/leo870823/Desktop/MSOC/2020MSOC_Final/tb_files/REAL.txt 
Execute     is_xip C:/Users/leo870823/Desktop/MSOC/2020MSOC_Final/tb_files/REAL.txt 
Execute     is_encrypted C:/Users/leo870823/Desktop/MSOC/2020MSOC_Final/tb_files/ground_truth_B.txt 
Execute     is_xip C:/Users/leo870823/Desktop/MSOC/2020MSOC_Final/tb_files/ground_truth_B.txt 
Execute     is_encrypted C:/Users/leo870823/Desktop/MSOC/2020MSOC_Final/tb_files/ground_truth_G.txt 
Execute     is_xip C:/Users/leo870823/Desktop/MSOC/2020MSOC_Final/tb_files/ground_truth_G.txt 
Execute     is_encrypted C:/Users/leo870823/Desktop/MSOC/2020MSOC_Final/tb_files/ground_truth_R.txt 
Execute     is_xip C:/Users/leo870823/Desktop/MSOC/2020MSOC_Final/tb_files/ground_truth_R.txt 
Execute     is_encrypted C:/Users/leo870823/Desktop/MSOC/2020MSOC_Final/tb.cpp 
Execute     is_xip C:/Users/leo870823/Desktop/MSOC/2020MSOC_Final/tb.cpp 
Execute     is_encrypted C:/Users/leo870823/Desktop/MSOC/2020MSOC_Final/deblur.cpp 
Execute     is_xip C:/Users/leo870823/Desktop/MSOC/2020MSOC_Final/deblur.cpp 
Execute     is_encrypted C:/Users/leo870823/Desktop/MSOC/2020MSOC_Final/deblur.h 
Execute     is_xip C:/Users/leo870823/Desktop/MSOC/2020MSOC_Final/deblur.h 
Execute     is_encrypted C:/Users/leo870823/Desktop/MSOC/2020MSOC_Final/divergent.cpp 
Execute     is_xip C:/Users/leo870823/Desktop/MSOC/2020MSOC_Final/divergent.cpp 
Execute     is_encrypted C:/Users/leo870823/Desktop/MSOC/2020MSOC_Final/divergent.h 
Execute     is_xip C:/Users/leo870823/Desktop/MSOC/2020MSOC_Final/divergent.h 
Execute     is_encrypted C:/Users/leo870823/Desktop/MSOC/2020MSOC_Final/fft_top.cpp 
Execute     is_xip C:/Users/leo870823/Desktop/MSOC/2020MSOC_Final/fft_top.cpp 
Execute     is_encrypted C:/Users/leo870823/Desktop/MSOC/2020MSOC_Final/fft_top.h 
Execute     is_xip C:/Users/leo870823/Desktop/MSOC/2020MSOC_Final/fft_top.h 
Execute     is_encrypted C:/Users/leo870823/Desktop/MSOC/2020MSOC_Final/proximal.cpp 
Execute     is_xip C:/Users/leo870823/Desktop/MSOC/2020MSOC_Final/proximal.cpp 
Execute     is_encrypted C:/Users/leo870823/Desktop/MSOC/2020MSOC_Final/proximal.h 
Execute     is_xip C:/Users/leo870823/Desktop/MSOC/2020MSOC_Final/proximal.h 
Execute     ap_part_info -name xc7z020-clg400-1 -data info 
Execute     source run_sim.tcl 
Command     ap_source done; 4.891 sec.
INFO: [SIM 211-1] CSim done with 0 errors.
INFO: [SIM 211-3] *************** CSIM finish ***************
Command   csim_design done; 7.365 sec.
Command ap_source done; 8.83 sec.
Execute cleanup_all 
INFO-FLOW: Workspace C:/Users/leo870823/Desktop/MSOC/2020MSOC_Final/ISPfinal/solution1 opened at Mon Jan 11 20:07:32 +0800 2021
Execute     config_clock -quiet -name default -period 10 -default=false 
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
Execute     open_platform DefaultPlatform 
Execute     import_lib C:/Xilinx/Vivado/2019.2/common/technology/xilinx/zynq/zynq 
Execute       source C:/Xilinx/Vivado/2019.2/common/technology/xilinx/common/xilinx.lib 
Execute         source C:/Xilinx/Vivado/2019.2/common/technology/xilinx/interface/xilinx_interface.lib 
Execute           source C:/Xilinx/Vivado/2019.2/common/technology/xilinx/interface/plb46.lib 
Execute           source C:/Xilinx/Vivado/2019.2/common/technology/xilinx/interface/fsl.lib 
Execute           source C:/Xilinx/Vivado/2019.2/common/technology/xilinx/interface/axi4.lib 
Execute           source C:/Xilinx/Vivado/2019.2/common/technology/xilinx/interface/maxi.lib 
Execute           source C:/Xilinx/Vivado/2019.2/common/technology/xilinx/interface/saxilite.lib 
Execute         source C:/Xilinx/Vivado/2019.2/common/technology/xilinx/common/dsp48.lib 
Execute         source C:/Xilinx/Vivado/2019.2/common/technology/xilinx/ip/dds_compiler.lib 
Execute         source C:/Xilinx/Vivado/2019.2/common/technology/xilinx/ip/xfft.lib 
Execute         source C:/Xilinx/Vivado/2019.2/common/technology/xilinx/ip/xfir.lib 
Execute       source C:/Xilinx/Vivado/2019.2/common/technology/xilinx/common/xilinx.hlp 
Execute         source C:/Xilinx/Vivado/2019.2/common/technology/xilinx/common/target_info.tcl 
Execute         source C:/Xilinx/Vivado/2019.2/common/technology/xilinx/interface/xilinx_interface.hlp 
Execute           source C:/Xilinx/Vivado/2019.2/common/technology/xilinx/interface/maxi.hlp 
Execute           source C:/Xilinx/Vivado/2019.2/common/technology/xilinx/interface/saxilite.hlp 
Execute         source C:/Xilinx/Vivado/2019.2/common/technology/xilinx/common/dsp48.hlp 
Execute       source C:/Xilinx/Vivado/2019.2/common/technology/xilinx/zynq/dsp48e1.hlp 
Execute       source C:/Xilinx/Vivado/2019.2/common/technology/xilinx/common/xilinx.hlp 
Execute         source C:/Xilinx/Vivado/2019.2/common/technology/xilinx/common/target_info.tcl 
Execute         source C:/Xilinx/Vivado/2019.2/common/technology/xilinx/interface/xilinx_interface.hlp 
Execute           source C:/Xilinx/Vivado/2019.2/common/technology/xilinx/interface/maxi.hlp 
Execute           source C:/Xilinx/Vivado/2019.2/common/technology/xilinx/interface/saxilite.hlp 
Execute         source C:/Xilinx/Vivado/2019.2/common/technology/xilinx/common/dsp48.hlp 
Execute     source C:/Xilinx/Vivado/2019.2/common/technology/xilinx/zynq/zynq.gen 
Execute       source C:/Xilinx/Vivado/2019.2/common/technology/xilinx/common/xilinx.gen 
Execute         source C:/Xilinx/Vivado/2019.2/common/technology/xilinx/interface/plb46.gen 
Execute         source C:/Xilinx/Vivado/2019.2/common/technology/xilinx/interface/fsl.gen 
Execute         source C:/Xilinx/Vivado/2019.2/common/technology/xilinx/interface/axi4.gen 
Execute         source C:/Xilinx/Vivado/2019.2/common/technology/xilinx/interface/nativeAXI4.gen 
Execute           source C:/Xilinx/Vivado/2019.2/common/technology/xilinx/interface/saxilite.gen 
Execute           source C:/Xilinx/Vivado/2019.2/common/technology/xilinx/interface/maxi.gen 
Execute         source C:/Xilinx/Vivado/2019.2/common/technology/xilinx/scripts/xilinxcoregen.gen 
Execute         source C:/Xilinx/Vivado/2019.2/common/technology/xilinx/interface/XilEDKCoreGen.gen 
Execute         source C:/Xilinx/Vivado/2019.2/common/technology/xilinx/ip/dds_compiler.gen 
Execute         source C:/Xilinx/Vivado/2019.2/common/technology/xilinx/ip/util.gen 
Execute         source C:/Xilinx/Vivado/2019.2/common/technology/xilinx/ip/xfft.gen 
Execute         source C:/Xilinx/Vivado/2019.2/common/technology/xilinx/ip/xfir.gen 
Execute         source C:/Xilinx/Vivado/2019.2/common/technology/xilinx/common/dsp48.gen 
Execute     open_platform DefaultPlatform 
Execute     import_lib C:/Xilinx/Vivado/2019.2/common/technology/xilinx/zynq/zynq_fpv6 
Execute       source C:/Xilinx/Vivado/2019.2/common/technology/xilinx/common/xilinx_fp.lib 
Execute       source C:/Xilinx/Vivado/2019.2/common/technology/xilinx/common/xilinx_fp.hlp 
Execute         source C:/Xilinx/Vivado/2019.2/common/technology/xilinx/common/xilinx.hlp 
Execute           source C:/Xilinx/Vivado/2019.2/common/technology/xilinx/common/target_info.tcl 
Execute           source C:/Xilinx/Vivado/2019.2/common/technology/xilinx/interface/xilinx_interface.hlp 
Execute             source C:/Xilinx/Vivado/2019.2/common/technology/xilinx/interface/maxi.hlp 
Execute             source C:/Xilinx/Vivado/2019.2/common/technology/xilinx/interface/saxilite.hlp 
Execute           source C:/Xilinx/Vivado/2019.2/common/technology/xilinx/common/dsp48.hlp 
Execute     source C:/Xilinx/Vivado/2019.2/common/technology/xilinx/zynq/zynq_fpv6.gen 
Execute       source C:/Xilinx/Vivado/2019.2/common/technology/xilinx/common/xilinx_fp.gen 
Execute     set_part xc7z020-clg400-1 
Execute       ap_part_info -name xc7z020-clg400-1 -data single -quiet 
Command       ap_part_info done; 1.166 sec.
Execute       ap_part_info -name xc7z020-clg400-1 -data info 
Execute       add_library xilinx/zynq/zynq:xc7z020:-clg400:-1 
Execute         get_default_platform 
Execute         ap_part_info -data single -name xc7z020-clg400-1 
Execute         ap_part_info -name xc7z020-clg400-1 -data resources 
Execute         ap_part_info -name xc7z020-clg400-1 -data info 
Execute         ap_part_info -name xc7z020-clg400-1 -data info 
Execute         config_chip_info -quiet -resource {SLICE 13300} {LUT 53200} {FF 106400} {DSP48E 220} {BRAM 280} {URAM 0} 
Execute         ap_part_info -name xc7z020-clg400-1 -data info 
Execute         config_chip_info -quiet -speed slow 
Execute       add_library xilinx/zynq/zynq_fpv6 
Execute         get_default_platform 
INFO: [HLS 200-10] Setting target device to 'xc7z020-clg400-1'
Execute       ap_part_info -name xc7z020-clg400-1 -data info 
Execute       get_default_platform 
Command     set_part done; 1.285 sec.
Execute     ap_part_info -data single -name xc7z020-clg400-1 
Execute     ap_part_info -name xc7z020-clg400-1 -data resources 
Execute     ap_part_info -name xc7z020-clg400-1 -data info 
Execute     ap_part_info -name xc7z020-clg400-1 -data info 
Execute     config_chip_info -quiet -resource {SLICE 13300} {LUT 53200} {FF 106400} {DSP48E 220} {BRAM 280} {URAM 0} 
Execute     ap_part_info -name xc7z020-clg400-1 -data info 
Execute     config_chip_info -quiet -speed slow 
Command   open_solution done; 1.449 sec.
Execute   csim_design -quiet 
INFO: [SIM 211-2] *************** CSIM start ***************
INFO: [SIM 211-4] CSIM will launch GCC as the compiler.
Execute     source csim/.lst_opt.tcl 
Execute     is_encrypted C:/Users/leo870823/Desktop/MSOC/2020MSOC_Final/tb_files/DENOM.txt 
Execute     is_xip C:/Users/leo870823/Desktop/MSOC/2020MSOC_Final/tb_files/DENOM.txt 
Execute     is_encrypted C:/Users/leo870823/Desktop/MSOC/2020MSOC_Final/tb_files/IMAGINARY.txt 
Execute     is_xip C:/Users/leo870823/Desktop/MSOC/2020MSOC_Final/tb_files/IMAGINARY.txt 
Execute     is_encrypted C:/Users/leo870823/Desktop/MSOC/2020MSOC_Final/tb_files/I_blurred_B.txt 
Execute     is_xip C:/Users/leo870823/Desktop/MSOC/2020MSOC_Final/tb_files/I_blurred_B.txt 
Execute     is_encrypted C:/Users/leo870823/Desktop/MSOC/2020MSOC_Final/tb_files/I_blurred_G.txt 
Execute     is_xip C:/Users/leo870823/Desktop/MSOC/2020MSOC_Final/tb_files/I_blurred_G.txt 
Execute     is_encrypted C:/Users/leo870823/Desktop/MSOC/2020MSOC_Final/tb_files/I_blurred_R.txt 
Execute     is_xip C:/Users/leo870823/Desktop/MSOC/2020MSOC_Final/tb_files/I_blurred_R.txt 
Execute     is_encrypted C:/Users/leo870823/Desktop/MSOC/2020MSOC_Final/tb_files/REAL.txt 
Execute     is_xip C:/Users/leo870823/Desktop/MSOC/2020MSOC_Final/tb_files/REAL.txt 
Execute     is_encrypted C:/Users/leo870823/Desktop/MSOC/2020MSOC_Final/tb_files/ground_truth_B.txt 
Execute     is_xip C:/Users/leo870823/Desktop/MSOC/2020MSOC_Final/tb_files/ground_truth_B.txt 
Execute     is_encrypted C:/Users/leo870823/Desktop/MSOC/2020MSOC_Final/tb_files/ground_truth_G.txt 
Execute     is_xip C:/Users/leo870823/Desktop/MSOC/2020MSOC_Final/tb_files/ground_truth_G.txt 
Execute     is_encrypted C:/Users/leo870823/Desktop/MSOC/2020MSOC_Final/tb_files/ground_truth_R.txt 
Execute     is_xip C:/Users/leo870823/Desktop/MSOC/2020MSOC_Final/tb_files/ground_truth_R.txt 
Execute     is_encrypted C:/Users/leo870823/Desktop/MSOC/2020MSOC_Final/tb.cpp 
Execute     is_xip C:/Users/leo870823/Desktop/MSOC/2020MSOC_Final/tb.cpp 
Execute     is_encrypted C:/Users/leo870823/Desktop/MSOC/2020MSOC_Final/deblur.cpp 
Execute     is_xip C:/Users/leo870823/Desktop/MSOC/2020MSOC_Final/deblur.cpp 
Execute     is_encrypted C:/Users/leo870823/Desktop/MSOC/2020MSOC_Final/deblur.h 
Execute     is_xip C:/Users/leo870823/Desktop/MSOC/2020MSOC_Final/deblur.h 
Execute     is_encrypted C:/Users/leo870823/Desktop/MSOC/2020MSOC_Final/divergent.cpp 
Execute     is_xip C:/Users/leo870823/Desktop/MSOC/2020MSOC_Final/divergent.cpp 
Execute     is_encrypted C:/Users/leo870823/Desktop/MSOC/2020MSOC_Final/divergent.h 
Execute     is_xip C:/Users/leo870823/Desktop/MSOC/2020MSOC_Final/divergent.h 
Execute     is_encrypted C:/Users/leo870823/Desktop/MSOC/2020MSOC_Final/fft_top.cpp 
Execute     is_xip C:/Users/leo870823/Desktop/MSOC/2020MSOC_Final/fft_top.cpp 
Execute     is_encrypted C:/Users/leo870823/Desktop/MSOC/2020MSOC_Final/fft_top.h 
Execute     is_xip C:/Users/leo870823/Desktop/MSOC/2020MSOC_Final/fft_top.h 
Execute     is_encrypted C:/Users/leo870823/Desktop/MSOC/2020MSOC_Final/proximal.cpp 
Execute     is_xip C:/Users/leo870823/Desktop/MSOC/2020MSOC_Final/proximal.cpp 
Execute     is_encrypted C:/Users/leo870823/Desktop/MSOC/2020MSOC_Final/proximal.h 
Execute     is_xip C:/Users/leo870823/Desktop/MSOC/2020MSOC_Final/proximal.h 
Execute     ap_part_info -name xc7z020-clg400-1 -data info 
Execute     source run_sim.tcl 
Command     ap_source done; error code: 1; 3.827 sec.
ERROR: [SIM 211-100] CSim failed with errors.
INFO: [SIM 211-3] *************** CSIM finish ***************
Command   csim_design done; error code: 2; 6.295 sec.
Command ap_source done; error code: 1; 7.747 sec.
Execute cleanup_all 
INFO-FLOW: Workspace C:/Users/leo870823/Desktop/MSOC/2020MSOC_Final/ISPfinal/solution1 opened at Mon Jan 11 20:13:39 +0800 2021
Execute     config_clock -quiet -name default -period 10 -default=false 
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
Execute     open_platform DefaultPlatform 
Execute     import_lib C:/Xilinx/Vivado/2019.2/common/technology/xilinx/zynq/zynq 
Execute       source C:/Xilinx/Vivado/2019.2/common/technology/xilinx/common/xilinx.lib 
Execute         source C:/Xilinx/Vivado/2019.2/common/technology/xilinx/interface/xilinx_interface.lib 
Execute           source C:/Xilinx/Vivado/2019.2/common/technology/xilinx/interface/plb46.lib 
Execute           source C:/Xilinx/Vivado/2019.2/common/technology/xilinx/interface/fsl.lib 
Execute           source C:/Xilinx/Vivado/2019.2/common/technology/xilinx/interface/axi4.lib 
Execute           source C:/Xilinx/Vivado/2019.2/common/technology/xilinx/interface/maxi.lib 
Execute           source C:/Xilinx/Vivado/2019.2/common/technology/xilinx/interface/saxilite.lib 
Execute         source C:/Xilinx/Vivado/2019.2/common/technology/xilinx/common/dsp48.lib 
Execute         source C:/Xilinx/Vivado/2019.2/common/technology/xilinx/ip/dds_compiler.lib 
Execute         source C:/Xilinx/Vivado/2019.2/common/technology/xilinx/ip/xfft.lib 
Execute         source C:/Xilinx/Vivado/2019.2/common/technology/xilinx/ip/xfir.lib 
Execute       source C:/Xilinx/Vivado/2019.2/common/technology/xilinx/common/xilinx.hlp 
Execute         source C:/Xilinx/Vivado/2019.2/common/technology/xilinx/common/target_info.tcl 
Execute         source C:/Xilinx/Vivado/2019.2/common/technology/xilinx/interface/xilinx_interface.hlp 
Execute           source C:/Xilinx/Vivado/2019.2/common/technology/xilinx/interface/maxi.hlp 
Execute           source C:/Xilinx/Vivado/2019.2/common/technology/xilinx/interface/saxilite.hlp 
Execute         source C:/Xilinx/Vivado/2019.2/common/technology/xilinx/common/dsp48.hlp 
Execute       source C:/Xilinx/Vivado/2019.2/common/technology/xilinx/zynq/dsp48e1.hlp 
Execute       source C:/Xilinx/Vivado/2019.2/common/technology/xilinx/common/xilinx.hlp 
Execute         source C:/Xilinx/Vivado/2019.2/common/technology/xilinx/common/target_info.tcl 
Execute         source C:/Xilinx/Vivado/2019.2/common/technology/xilinx/interface/xilinx_interface.hlp 
Execute           source C:/Xilinx/Vivado/2019.2/common/technology/xilinx/interface/maxi.hlp 
Execute           source C:/Xilinx/Vivado/2019.2/common/technology/xilinx/interface/saxilite.hlp 
Execute         source C:/Xilinx/Vivado/2019.2/common/technology/xilinx/common/dsp48.hlp 
Execute     source C:/Xilinx/Vivado/2019.2/common/technology/xilinx/zynq/zynq.gen 
Execute       source C:/Xilinx/Vivado/2019.2/common/technology/xilinx/common/xilinx.gen 
Execute         source C:/Xilinx/Vivado/2019.2/common/technology/xilinx/interface/plb46.gen 
Execute         source C:/Xilinx/Vivado/2019.2/common/technology/xilinx/interface/fsl.gen 
Execute         source C:/Xilinx/Vivado/2019.2/common/technology/xilinx/interface/axi4.gen 
Execute         source C:/Xilinx/Vivado/2019.2/common/technology/xilinx/interface/nativeAXI4.gen 
Execute           source C:/Xilinx/Vivado/2019.2/common/technology/xilinx/interface/saxilite.gen 
Execute           source C:/Xilinx/Vivado/2019.2/common/technology/xilinx/interface/maxi.gen 
Execute         source C:/Xilinx/Vivado/2019.2/common/technology/xilinx/scripts/xilinxcoregen.gen 
Execute         source C:/Xilinx/Vivado/2019.2/common/technology/xilinx/interface/XilEDKCoreGen.gen 
Execute         source C:/Xilinx/Vivado/2019.2/common/technology/xilinx/ip/dds_compiler.gen 
Execute         source C:/Xilinx/Vivado/2019.2/common/technology/xilinx/ip/util.gen 
Execute         source C:/Xilinx/Vivado/2019.2/common/technology/xilinx/ip/xfft.gen 
Execute         source C:/Xilinx/Vivado/2019.2/common/technology/xilinx/ip/xfir.gen 
Execute         source C:/Xilinx/Vivado/2019.2/common/technology/xilinx/common/dsp48.gen 
Execute     open_platform DefaultPlatform 
Execute     import_lib C:/Xilinx/Vivado/2019.2/common/technology/xilinx/zynq/zynq_fpv6 
Execute       source C:/Xilinx/Vivado/2019.2/common/technology/xilinx/common/xilinx_fp.lib 
Execute       source C:/Xilinx/Vivado/2019.2/common/technology/xilinx/common/xilinx_fp.hlp 
Execute         source C:/Xilinx/Vivado/2019.2/common/technology/xilinx/common/xilinx.hlp 
Execute           source C:/Xilinx/Vivado/2019.2/common/technology/xilinx/common/target_info.tcl 
Execute           source C:/Xilinx/Vivado/2019.2/common/technology/xilinx/interface/xilinx_interface.hlp 
Execute             source C:/Xilinx/Vivado/2019.2/common/technology/xilinx/interface/maxi.hlp 
Execute             source C:/Xilinx/Vivado/2019.2/common/technology/xilinx/interface/saxilite.hlp 
Execute           source C:/Xilinx/Vivado/2019.2/common/technology/xilinx/common/dsp48.hlp 
Execute     source C:/Xilinx/Vivado/2019.2/common/technology/xilinx/zynq/zynq_fpv6.gen 
Execute       source C:/Xilinx/Vivado/2019.2/common/technology/xilinx/common/xilinx_fp.gen 
Execute     set_part xc7z020-clg400-1 
Execute       ap_part_info -name xc7z020-clg400-1 -data single -quiet 
Command       ap_part_info done; 1.161 sec.
Execute       ap_part_info -name xc7z020-clg400-1 -data info 
Execute       add_library xilinx/zynq/zynq:xc7z020:-clg400:-1 
Execute         get_default_platform 
Execute         ap_part_info -data single -name xc7z020-clg400-1 
Execute         ap_part_info -name xc7z020-clg400-1 -data resources 
Execute         ap_part_info -name xc7z020-clg400-1 -data info 
Execute         ap_part_info -name xc7z020-clg400-1 -data info 
Execute         config_chip_info -quiet -resource {SLICE 13300} {LUT 53200} {FF 106400} {DSP48E 220} {BRAM 280} {URAM 0} 
Execute         ap_part_info -name xc7z020-clg400-1 -data info 
Execute         config_chip_info -quiet -speed slow 
Execute       add_library xilinx/zynq/zynq_fpv6 
Execute         get_default_platform 
INFO: [HLS 200-10] Setting target device to 'xc7z020-clg400-1'
Execute       ap_part_info -name xc7z020-clg400-1 -data info 
Execute       get_default_platform 
Command     set_part done; 1.28 sec.
Execute     ap_part_info -data single -name xc7z020-clg400-1 
Execute     ap_part_info -name xc7z020-clg400-1 -data resources 
Execute     ap_part_info -name xc7z020-clg400-1 -data info 
Execute     ap_part_info -name xc7z020-clg400-1 -data info 
Execute     config_chip_info -quiet -resource {SLICE 13300} {LUT 53200} {FF 106400} {DSP48E 220} {BRAM 280} {URAM 0} 
Execute     ap_part_info -name xc7z020-clg400-1 -data info 
Execute     config_chip_info -quiet -speed slow 
Command   open_solution done; 1.445 sec.
Execute   csim_design -setup -use_gcc -quiet 
INFO: [SIM 211-2] *************** CSIM start ***************
INFO: [SIM 211-4] CSIM will launch GCC as the compiler.
Execute     source csim/.lst_opt.tcl 
Execute     is_encrypted C:/Users/leo870823/Desktop/MSOC/2020MSOC_Final/tb_files/DENOM.txt 
Execute     is_xip C:/Users/leo870823/Desktop/MSOC/2020MSOC_Final/tb_files/DENOM.txt 
Execute     is_encrypted C:/Users/leo870823/Desktop/MSOC/2020MSOC_Final/tb_files/IMAGINARY.txt 
Execute     is_xip C:/Users/leo870823/Desktop/MSOC/2020MSOC_Final/tb_files/IMAGINARY.txt 
Execute     is_encrypted C:/Users/leo870823/Desktop/MSOC/2020MSOC_Final/tb_files/I_blurred_B.txt 
Execute     is_xip C:/Users/leo870823/Desktop/MSOC/2020MSOC_Final/tb_files/I_blurred_B.txt 
Execute     is_encrypted C:/Users/leo870823/Desktop/MSOC/2020MSOC_Final/tb_files/I_blurred_G.txt 
Execute     is_xip C:/Users/leo870823/Desktop/MSOC/2020MSOC_Final/tb_files/I_blurred_G.txt 
Execute     is_encrypted C:/Users/leo870823/Desktop/MSOC/2020MSOC_Final/tb_files/I_blurred_R.txt 
Execute     is_xip C:/Users/leo870823/Desktop/MSOC/2020MSOC_Final/tb_files/I_blurred_R.txt 
Execute     is_encrypted C:/Users/leo870823/Desktop/MSOC/2020MSOC_Final/tb_files/REAL.txt 
Execute     is_xip C:/Users/leo870823/Desktop/MSOC/2020MSOC_Final/tb_files/REAL.txt 
Execute     is_encrypted C:/Users/leo870823/Desktop/MSOC/2020MSOC_Final/tb_files/ground_truth_B.txt 
Execute     is_xip C:/Users/leo870823/Desktop/MSOC/2020MSOC_Final/tb_files/ground_truth_B.txt 
Execute     is_encrypted C:/Users/leo870823/Desktop/MSOC/2020MSOC_Final/tb_files/ground_truth_G.txt 
Execute     is_xip C:/Users/leo870823/Desktop/MSOC/2020MSOC_Final/tb_files/ground_truth_G.txt 
Execute     is_encrypted C:/Users/leo870823/Desktop/MSOC/2020MSOC_Final/tb_files/ground_truth_R.txt 
Execute     is_xip C:/Users/leo870823/Desktop/MSOC/2020MSOC_Final/tb_files/ground_truth_R.txt 
Execute     is_encrypted C:/Users/leo870823/Desktop/MSOC/2020MSOC_Final/tb.cpp 
Execute     is_xip C:/Users/leo870823/Desktop/MSOC/2020MSOC_Final/tb.cpp 
Execute     is_encrypted C:/Users/leo870823/Desktop/MSOC/2020MSOC_Final/deblur.cpp 
Execute     is_xip C:/Users/leo870823/Desktop/MSOC/2020MSOC_Final/deblur.cpp 
Execute     is_encrypted C:/Users/leo870823/Desktop/MSOC/2020MSOC_Final/deblur.h 
Execute     is_xip C:/Users/leo870823/Desktop/MSOC/2020MSOC_Final/deblur.h 
Execute     is_encrypted C:/Users/leo870823/Desktop/MSOC/2020MSOC_Final/divergent.cpp 
Execute     is_xip C:/Users/leo870823/Desktop/MSOC/2020MSOC_Final/divergent.cpp 
Execute     is_encrypted C:/Users/leo870823/Desktop/MSOC/2020MSOC_Final/divergent.h 
Execute     is_xip C:/Users/leo870823/Desktop/MSOC/2020MSOC_Final/divergent.h 
Execute     is_encrypted C:/Users/leo870823/Desktop/MSOC/2020MSOC_Final/fft_top.cpp 
Execute     is_xip C:/Users/leo870823/Desktop/MSOC/2020MSOC_Final/fft_top.cpp 
Execute     is_encrypted C:/Users/leo870823/Desktop/MSOC/2020MSOC_Final/fft_top.h 
Execute     is_xip C:/Users/leo870823/Desktop/MSOC/2020MSOC_Final/fft_top.h 
Execute     is_encrypted C:/Users/leo870823/Desktop/MSOC/2020MSOC_Final/proximal.cpp 
Execute     is_xip C:/Users/leo870823/Desktop/MSOC/2020MSOC_Final/proximal.cpp 
Execute     is_encrypted C:/Users/leo870823/Desktop/MSOC/2020MSOC_Final/proximal.h 
Execute     is_xip C:/Users/leo870823/Desktop/MSOC/2020MSOC_Final/proximal.h 
Execute     ap_part_info -name xc7z020-clg400-1 -data info 
INFO: [SIM 211-1] CSim file generation done with 0 errors.
INFO: [SIM 211-3] *************** CSIM finish ***************
Command   csim_design done; 10.362 sec.
Command ap_source done; 11.81 sec.
Execute cleanup_all 
INFO-FLOW: Workspace C:/Users/leo870823/Desktop/MSOC/2020MSOC_Final/ISPfinal/solution1 opened at Mon Jan 11 20:15:29 +0800 2021
Execute     config_clock -quiet -name default -period 10 -default=false 
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
Execute     open_platform DefaultPlatform 
Execute     import_lib C:/Xilinx/Vivado/2019.2/common/technology/xilinx/zynq/zynq 
Execute       source C:/Xilinx/Vivado/2019.2/common/technology/xilinx/common/xilinx.lib 
Execute         source C:/Xilinx/Vivado/2019.2/common/technology/xilinx/interface/xilinx_interface.lib 
Execute           source C:/Xilinx/Vivado/2019.2/common/technology/xilinx/interface/plb46.lib 
Execute           source C:/Xilinx/Vivado/2019.2/common/technology/xilinx/interface/fsl.lib 
Execute           source C:/Xilinx/Vivado/2019.2/common/technology/xilinx/interface/axi4.lib 
Execute           source C:/Xilinx/Vivado/2019.2/common/technology/xilinx/interface/maxi.lib 
Execute           source C:/Xilinx/Vivado/2019.2/common/technology/xilinx/interface/saxilite.lib 
Execute         source C:/Xilinx/Vivado/2019.2/common/technology/xilinx/common/dsp48.lib 
Execute         source C:/Xilinx/Vivado/2019.2/common/technology/xilinx/ip/dds_compiler.lib 
Execute         source C:/Xilinx/Vivado/2019.2/common/technology/xilinx/ip/xfft.lib 
Execute         source C:/Xilinx/Vivado/2019.2/common/technology/xilinx/ip/xfir.lib 
Execute       source C:/Xilinx/Vivado/2019.2/common/technology/xilinx/common/xilinx.hlp 
Execute         source C:/Xilinx/Vivado/2019.2/common/technology/xilinx/common/target_info.tcl 
Execute         source C:/Xilinx/Vivado/2019.2/common/technology/xilinx/interface/xilinx_interface.hlp 
Execute           source C:/Xilinx/Vivado/2019.2/common/technology/xilinx/interface/maxi.hlp 
Execute           source C:/Xilinx/Vivado/2019.2/common/technology/xilinx/interface/saxilite.hlp 
Execute         source C:/Xilinx/Vivado/2019.2/common/technology/xilinx/common/dsp48.hlp 
Execute       source C:/Xilinx/Vivado/2019.2/common/technology/xilinx/zynq/dsp48e1.hlp 
Execute       source C:/Xilinx/Vivado/2019.2/common/technology/xilinx/common/xilinx.hlp 
Execute         source C:/Xilinx/Vivado/2019.2/common/technology/xilinx/common/target_info.tcl 
Execute         source C:/Xilinx/Vivado/2019.2/common/technology/xilinx/interface/xilinx_interface.hlp 
Execute           source C:/Xilinx/Vivado/2019.2/common/technology/xilinx/interface/maxi.hlp 
Execute           source C:/Xilinx/Vivado/2019.2/common/technology/xilinx/interface/saxilite.hlp 
Execute         source C:/Xilinx/Vivado/2019.2/common/technology/xilinx/common/dsp48.hlp 
Execute     source C:/Xilinx/Vivado/2019.2/common/technology/xilinx/zynq/zynq.gen 
Execute       source C:/Xilinx/Vivado/2019.2/common/technology/xilinx/common/xilinx.gen 
Execute         source C:/Xilinx/Vivado/2019.2/common/technology/xilinx/interface/plb46.gen 
Execute         source C:/Xilinx/Vivado/2019.2/common/technology/xilinx/interface/fsl.gen 
Execute         source C:/Xilinx/Vivado/2019.2/common/technology/xilinx/interface/axi4.gen 
Execute         source C:/Xilinx/Vivado/2019.2/common/technology/xilinx/interface/nativeAXI4.gen 
Execute           source C:/Xilinx/Vivado/2019.2/common/technology/xilinx/interface/saxilite.gen 
Execute           source C:/Xilinx/Vivado/2019.2/common/technology/xilinx/interface/maxi.gen 
Execute         source C:/Xilinx/Vivado/2019.2/common/technology/xilinx/scripts/xilinxcoregen.gen 
Execute         source C:/Xilinx/Vivado/2019.2/common/technology/xilinx/interface/XilEDKCoreGen.gen 
Execute         source C:/Xilinx/Vivado/2019.2/common/technology/xilinx/ip/dds_compiler.gen 
Execute         source C:/Xilinx/Vivado/2019.2/common/technology/xilinx/ip/util.gen 
Execute         source C:/Xilinx/Vivado/2019.2/common/technology/xilinx/ip/xfft.gen 
Execute         source C:/Xilinx/Vivado/2019.2/common/technology/xilinx/ip/xfir.gen 
Execute         source C:/Xilinx/Vivado/2019.2/common/technology/xilinx/common/dsp48.gen 
Execute     open_platform DefaultPlatform 
Execute     import_lib C:/Xilinx/Vivado/2019.2/common/technology/xilinx/zynq/zynq_fpv6 
Execute       source C:/Xilinx/Vivado/2019.2/common/technology/xilinx/common/xilinx_fp.lib 
Execute       source C:/Xilinx/Vivado/2019.2/common/technology/xilinx/common/xilinx_fp.hlp 
Execute         source C:/Xilinx/Vivado/2019.2/common/technology/xilinx/common/xilinx.hlp 
Execute           source C:/Xilinx/Vivado/2019.2/common/technology/xilinx/common/target_info.tcl 
Execute           source C:/Xilinx/Vivado/2019.2/common/technology/xilinx/interface/xilinx_interface.hlp 
Execute             source C:/Xilinx/Vivado/2019.2/common/technology/xilinx/interface/maxi.hlp 
Execute             source C:/Xilinx/Vivado/2019.2/common/technology/xilinx/interface/saxilite.hlp 
Execute           source C:/Xilinx/Vivado/2019.2/common/technology/xilinx/common/dsp48.hlp 
Execute     source C:/Xilinx/Vivado/2019.2/common/technology/xilinx/zynq/zynq_fpv6.gen 
Execute       source C:/Xilinx/Vivado/2019.2/common/technology/xilinx/common/xilinx_fp.gen 
Execute     set_part xc7z020-clg400-1 
Execute       ap_part_info -name xc7z020-clg400-1 -data single -quiet 
Command       ap_part_info done; 1.163 sec.
Execute       ap_part_info -name xc7z020-clg400-1 -data info 
Execute       add_library xilinx/zynq/zynq:xc7z020:-clg400:-1 
Execute         get_default_platform 
Execute         ap_part_info -data single -name xc7z020-clg400-1 
Execute         ap_part_info -name xc7z020-clg400-1 -data resources 
Execute         ap_part_info -name xc7z020-clg400-1 -data info 
Execute         ap_part_info -name xc7z020-clg400-1 -data info 
Execute         config_chip_info -quiet -resource {SLICE 13300} {LUT 53200} {FF 106400} {DSP48E 220} {BRAM 280} {URAM 0} 
Execute         ap_part_info -name xc7z020-clg400-1 -data info 
Execute         config_chip_info -quiet -speed slow 
Execute       add_library xilinx/zynq/zynq_fpv6 
Execute         get_default_platform 
INFO: [HLS 200-10] Setting target device to 'xc7z020-clg400-1'
Execute       ap_part_info -name xc7z020-clg400-1 -data info 
Execute       get_default_platform 
Command     set_part done; 1.282 sec.
Execute     ap_part_info -data single -name xc7z020-clg400-1 
Execute     ap_part_info -name xc7z020-clg400-1 -data resources 
Execute     ap_part_info -name xc7z020-clg400-1 -data info 
Execute     ap_part_info -name xc7z020-clg400-1 -data info 
Execute     config_chip_info -quiet -resource {SLICE 13300} {LUT 53200} {FF 106400} {DSP48E 220} {BRAM 280} {URAM 0} 
Execute     ap_part_info -name xc7z020-clg400-1 -data info 
Execute     config_chip_info -quiet -speed slow 
Command   open_solution done; 1.443 sec.
Execute   csim_design -setup -use_gcc -quiet 
INFO: [SIM 211-2] *************** CSIM start ***************
INFO: [SIM 211-4] CSIM will launch GCC as the compiler.
Execute     source csim/.lst_opt.tcl 
Execute     is_encrypted C:/Users/leo870823/Desktop/MSOC/2020MSOC_Final/tb_files/DENOM.txt 
Execute     is_xip C:/Users/leo870823/Desktop/MSOC/2020MSOC_Final/tb_files/DENOM.txt 
Execute     is_encrypted C:/Users/leo870823/Desktop/MSOC/2020MSOC_Final/tb_files/IMAGINARY.txt 
Execute     is_xip C:/Users/leo870823/Desktop/MSOC/2020MSOC_Final/tb_files/IMAGINARY.txt 
Execute     is_encrypted C:/Users/leo870823/Desktop/MSOC/2020MSOC_Final/tb_files/I_blurred_B.txt 
Execute     is_xip C:/Users/leo870823/Desktop/MSOC/2020MSOC_Final/tb_files/I_blurred_B.txt 
Execute     is_encrypted C:/Users/leo870823/Desktop/MSOC/2020MSOC_Final/tb_files/I_blurred_G.txt 
Execute     is_xip C:/Users/leo870823/Desktop/MSOC/2020MSOC_Final/tb_files/I_blurred_G.txt 
Execute     is_encrypted C:/Users/leo870823/Desktop/MSOC/2020MSOC_Final/tb_files/I_blurred_R.txt 
Execute     is_xip C:/Users/leo870823/Desktop/MSOC/2020MSOC_Final/tb_files/I_blurred_R.txt 
Execute     is_encrypted C:/Users/leo870823/Desktop/MSOC/2020MSOC_Final/tb_files/REAL.txt 
Execute     is_xip C:/Users/leo870823/Desktop/MSOC/2020MSOC_Final/tb_files/REAL.txt 
Execute     is_encrypted C:/Users/leo870823/Desktop/MSOC/2020MSOC_Final/tb_files/ground_truth_B.txt 
Execute     is_xip C:/Users/leo870823/Desktop/MSOC/2020MSOC_Final/tb_files/ground_truth_B.txt 
Execute     is_encrypted C:/Users/leo870823/Desktop/MSOC/2020MSOC_Final/tb_files/ground_truth_G.txt 
Execute     is_xip C:/Users/leo870823/Desktop/MSOC/2020MSOC_Final/tb_files/ground_truth_G.txt 
Execute     is_encrypted C:/Users/leo870823/Desktop/MSOC/2020MSOC_Final/tb_files/ground_truth_R.txt 
Execute     is_xip C:/Users/leo870823/Desktop/MSOC/2020MSOC_Final/tb_files/ground_truth_R.txt 
Execute     is_encrypted C:/Users/leo870823/Desktop/MSOC/2020MSOC_Final/tb.cpp 
Execute     is_xip C:/Users/leo870823/Desktop/MSOC/2020MSOC_Final/tb.cpp 
Execute     is_encrypted C:/Users/leo870823/Desktop/MSOC/2020MSOC_Final/deblur.cpp 
Execute     is_xip C:/Users/leo870823/Desktop/MSOC/2020MSOC_Final/deblur.cpp 
Execute     is_encrypted C:/Users/leo870823/Desktop/MSOC/2020MSOC_Final/deblur.h 
Execute     is_xip C:/Users/leo870823/Desktop/MSOC/2020MSOC_Final/deblur.h 
Execute     is_encrypted C:/Users/leo870823/Desktop/MSOC/2020MSOC_Final/divergent.cpp 
Execute     is_xip C:/Users/leo870823/Desktop/MSOC/2020MSOC_Final/divergent.cpp 
Execute     is_encrypted C:/Users/leo870823/Desktop/MSOC/2020MSOC_Final/divergent.h 
Execute     is_xip C:/Users/leo870823/Desktop/MSOC/2020MSOC_Final/divergent.h 
Execute     is_encrypted C:/Users/leo870823/Desktop/MSOC/2020MSOC_Final/fft_top.cpp 
Execute     is_xip C:/Users/leo870823/Desktop/MSOC/2020MSOC_Final/fft_top.cpp 
Execute     is_encrypted C:/Users/leo870823/Desktop/MSOC/2020MSOC_Final/fft_top.h 
Execute     is_xip C:/Users/leo870823/Desktop/MSOC/2020MSOC_Final/fft_top.h 
Execute     is_encrypted C:/Users/leo870823/Desktop/MSOC/2020MSOC_Final/proximal.cpp 
Execute     is_xip C:/Users/leo870823/Desktop/MSOC/2020MSOC_Final/proximal.cpp 
Execute     is_encrypted C:/Users/leo870823/Desktop/MSOC/2020MSOC_Final/proximal.h 
Execute     is_xip C:/Users/leo870823/Desktop/MSOC/2020MSOC_Final/proximal.h 
Execute     ap_part_info -name xc7z020-clg400-1 -data info 
INFO: [SIM 211-1] CSim file generation done with 0 errors.
INFO: [SIM 211-3] *************** CSIM finish ***************
Command   csim_design done; 0.385 sec.
Command ap_source done; 1.831 sec.
Execute cleanup_all 
INFO-FLOW: Workspace C:/Users/leo870823/Desktop/MSOC/2020MSOC_Final/ISPfinal/solution1 opened at Mon Jan 11 21:09:38 +0800 2021
Execute     config_clock -quiet -name default -period 10 -default=false 
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
Execute     open_platform DefaultPlatform 
Execute     import_lib C:/Xilinx/Vivado/2019.2/common/technology/xilinx/zynq/zynq 
Execute       source C:/Xilinx/Vivado/2019.2/common/technology/xilinx/common/xilinx.lib 
Execute         source C:/Xilinx/Vivado/2019.2/common/technology/xilinx/interface/xilinx_interface.lib 
Execute           source C:/Xilinx/Vivado/2019.2/common/technology/xilinx/interface/plb46.lib 
Execute           source C:/Xilinx/Vivado/2019.2/common/technology/xilinx/interface/fsl.lib 
Execute           source C:/Xilinx/Vivado/2019.2/common/technology/xilinx/interface/axi4.lib 
Execute           source C:/Xilinx/Vivado/2019.2/common/technology/xilinx/interface/maxi.lib 
Execute           source C:/Xilinx/Vivado/2019.2/common/technology/xilinx/interface/saxilite.lib 
Execute         source C:/Xilinx/Vivado/2019.2/common/technology/xilinx/common/dsp48.lib 
Execute         source C:/Xilinx/Vivado/2019.2/common/technology/xilinx/ip/dds_compiler.lib 
Execute         source C:/Xilinx/Vivado/2019.2/common/technology/xilinx/ip/xfft.lib 
Execute         source C:/Xilinx/Vivado/2019.2/common/technology/xilinx/ip/xfir.lib 
Execute       source C:/Xilinx/Vivado/2019.2/common/technology/xilinx/common/xilinx.hlp 
Execute         source C:/Xilinx/Vivado/2019.2/common/technology/xilinx/common/target_info.tcl 
Execute         source C:/Xilinx/Vivado/2019.2/common/technology/xilinx/interface/xilinx_interface.hlp 
Execute           source C:/Xilinx/Vivado/2019.2/common/technology/xilinx/interface/maxi.hlp 
Execute           source C:/Xilinx/Vivado/2019.2/common/technology/xilinx/interface/saxilite.hlp 
Execute         source C:/Xilinx/Vivado/2019.2/common/technology/xilinx/common/dsp48.hlp 
Execute       source C:/Xilinx/Vivado/2019.2/common/technology/xilinx/zynq/dsp48e1.hlp 
Execute       source C:/Xilinx/Vivado/2019.2/common/technology/xilinx/common/xilinx.hlp 
Execute         source C:/Xilinx/Vivado/2019.2/common/technology/xilinx/common/target_info.tcl 
Execute         source C:/Xilinx/Vivado/2019.2/common/technology/xilinx/interface/xilinx_interface.hlp 
Execute           source C:/Xilinx/Vivado/2019.2/common/technology/xilinx/interface/maxi.hlp 
Execute           source C:/Xilinx/Vivado/2019.2/common/technology/xilinx/interface/saxilite.hlp 
Execute         source C:/Xilinx/Vivado/2019.2/common/technology/xilinx/common/dsp48.hlp 
Execute     source C:/Xilinx/Vivado/2019.2/common/technology/xilinx/zynq/zynq.gen 
Execute       source C:/Xilinx/Vivado/2019.2/common/technology/xilinx/common/xilinx.gen 
Execute         source C:/Xilinx/Vivado/2019.2/common/technology/xilinx/interface/plb46.gen 
Execute         source C:/Xilinx/Vivado/2019.2/common/technology/xilinx/interface/fsl.gen 
Execute         source C:/Xilinx/Vivado/2019.2/common/technology/xilinx/interface/axi4.gen 
Execute         source C:/Xilinx/Vivado/2019.2/common/technology/xilinx/interface/nativeAXI4.gen 
Execute           source C:/Xilinx/Vivado/2019.2/common/technology/xilinx/interface/saxilite.gen 
Execute           source C:/Xilinx/Vivado/2019.2/common/technology/xilinx/interface/maxi.gen 
Execute         source C:/Xilinx/Vivado/2019.2/common/technology/xilinx/scripts/xilinxcoregen.gen 
Execute         source C:/Xilinx/Vivado/2019.2/common/technology/xilinx/interface/XilEDKCoreGen.gen 
Execute         source C:/Xilinx/Vivado/2019.2/common/technology/xilinx/ip/dds_compiler.gen 
Execute         source C:/Xilinx/Vivado/2019.2/common/technology/xilinx/ip/util.gen 
Execute         source C:/Xilinx/Vivado/2019.2/common/technology/xilinx/ip/xfft.gen 
Execute         source C:/Xilinx/Vivado/2019.2/common/technology/xilinx/ip/xfir.gen 
Execute         source C:/Xilinx/Vivado/2019.2/common/technology/xilinx/common/dsp48.gen 
Execute     open_platform DefaultPlatform 
Execute     import_lib C:/Xilinx/Vivado/2019.2/common/technology/xilinx/zynq/zynq_fpv6 
Execute       source C:/Xilinx/Vivado/2019.2/common/technology/xilinx/common/xilinx_fp.lib 
Execute       source C:/Xilinx/Vivado/2019.2/common/technology/xilinx/common/xilinx_fp.hlp 
Execute         source C:/Xilinx/Vivado/2019.2/common/technology/xilinx/common/xilinx.hlp 
Execute           source C:/Xilinx/Vivado/2019.2/common/technology/xilinx/common/target_info.tcl 
Execute           source C:/Xilinx/Vivado/2019.2/common/technology/xilinx/interface/xilinx_interface.hlp 
Execute             source C:/Xilinx/Vivado/2019.2/common/technology/xilinx/interface/maxi.hlp 
Execute             source C:/Xilinx/Vivado/2019.2/common/technology/xilinx/interface/saxilite.hlp 
Execute           source C:/Xilinx/Vivado/2019.2/common/technology/xilinx/common/dsp48.hlp 
Execute     source C:/Xilinx/Vivado/2019.2/common/technology/xilinx/zynq/zynq_fpv6.gen 
Execute       source C:/Xilinx/Vivado/2019.2/common/technology/xilinx/common/xilinx_fp.gen 
Execute     set_part xc7z020-clg400-1 
Execute       ap_part_info -name xc7z020-clg400-1 -data single -quiet 
Command       ap_part_info done; 1.175 sec.
Execute       ap_part_info -name xc7z020-clg400-1 -data info 
Execute       add_library xilinx/zynq/zynq:xc7z020:-clg400:-1 
Execute         get_default_platform 
Execute         ap_part_info -data single -name xc7z020-clg400-1 
Execute         ap_part_info -name xc7z020-clg400-1 -data resources 
Execute         ap_part_info -name xc7z020-clg400-1 -data info 
Execute         ap_part_info -name xc7z020-clg400-1 -data info 
Execute         config_chip_info -quiet -resource {SLICE 13300} {LUT 53200} {FF 106400} {DSP48E 220} {BRAM 280} {URAM 0} 
Execute         ap_part_info -name xc7z020-clg400-1 -data info 
Execute         config_chip_info -quiet -speed slow 
Execute       add_library xilinx/zynq/zynq_fpv6 
Execute         get_default_platform 
INFO: [HLS 200-10] Setting target device to 'xc7z020-clg400-1'
Execute       ap_part_info -name xc7z020-clg400-1 -data info 
Execute       get_default_platform 
Command     set_part done; 1.296 sec.
Execute     ap_part_info -data single -name xc7z020-clg400-1 
Execute     ap_part_info -name xc7z020-clg400-1 -data resources 
Execute     ap_part_info -name xc7z020-clg400-1 -data info 
Execute     ap_part_info -name xc7z020-clg400-1 -data info 
Execute     config_chip_info -quiet -resource {SLICE 13300} {LUT 53200} {FF 106400} {DSP48E 220} {BRAM 280} {URAM 0} 
Execute     ap_part_info -name xc7z020-clg400-1 -data info 
Execute     config_chip_info -quiet -speed slow 
Command   open_solution done; 1.463 sec.
Execute   csim_design -setup -use_gcc -quiet 
INFO: [SIM 211-2] *************** CSIM start ***************
INFO: [SIM 211-4] CSIM will launch GCC as the compiler.
Execute     source csim/.lst_opt.tcl 
Execute     is_encrypted C:/Users/leo870823/Desktop/MSOC/2020MSOC_Final/tb_files/DENOM.txt 
Execute     is_xip C:/Users/leo870823/Desktop/MSOC/2020MSOC_Final/tb_files/DENOM.txt 
Execute     is_encrypted C:/Users/leo870823/Desktop/MSOC/2020MSOC_Final/tb_files/IMAGINARY.txt 
Execute     is_xip C:/Users/leo870823/Desktop/MSOC/2020MSOC_Final/tb_files/IMAGINARY.txt 
Execute     is_encrypted C:/Users/leo870823/Desktop/MSOC/2020MSOC_Final/tb_files/I_blurred_B.txt 
Execute     is_xip C:/Users/leo870823/Desktop/MSOC/2020MSOC_Final/tb_files/I_blurred_B.txt 
Execute     is_encrypted C:/Users/leo870823/Desktop/MSOC/2020MSOC_Final/tb_files/I_blurred_G.txt 
Execute     is_xip C:/Users/leo870823/Desktop/MSOC/2020MSOC_Final/tb_files/I_blurred_G.txt 
Execute     is_encrypted C:/Users/leo870823/Desktop/MSOC/2020MSOC_Final/tb_files/I_blurred_R.txt 
Execute     is_xip C:/Users/leo870823/Desktop/MSOC/2020MSOC_Final/tb_files/I_blurred_R.txt 
Execute     is_encrypted C:/Users/leo870823/Desktop/MSOC/2020MSOC_Final/tb_files/REAL.txt 
Execute     is_xip C:/Users/leo870823/Desktop/MSOC/2020MSOC_Final/tb_files/REAL.txt 
Execute     is_encrypted C:/Users/leo870823/Desktop/MSOC/2020MSOC_Final/tb_files/ground_truth_B.txt 
Execute     is_xip C:/Users/leo870823/Desktop/MSOC/2020MSOC_Final/tb_files/ground_truth_B.txt 
Execute     is_encrypted C:/Users/leo870823/Desktop/MSOC/2020MSOC_Final/tb_files/ground_truth_G.txt 
Execute     is_xip C:/Users/leo870823/Desktop/MSOC/2020MSOC_Final/tb_files/ground_truth_G.txt 
Execute     is_encrypted C:/Users/leo870823/Desktop/MSOC/2020MSOC_Final/tb_files/ground_truth_R.txt 
Execute     is_xip C:/Users/leo870823/Desktop/MSOC/2020MSOC_Final/tb_files/ground_truth_R.txt 
Execute     is_encrypted C:/Users/leo870823/Desktop/MSOC/2020MSOC_Final/tb.cpp 
Execute     is_xip C:/Users/leo870823/Desktop/MSOC/2020MSOC_Final/tb.cpp 
Execute     is_encrypted C:/Users/leo870823/Desktop/MSOC/2020MSOC_Final/deblur.cpp 
Execute     is_xip C:/Users/leo870823/Desktop/MSOC/2020MSOC_Final/deblur.cpp 
Execute     is_encrypted C:/Users/leo870823/Desktop/MSOC/2020MSOC_Final/deblur.h 
Execute     is_xip C:/Users/leo870823/Desktop/MSOC/2020MSOC_Final/deblur.h 
Execute     is_encrypted C:/Users/leo870823/Desktop/MSOC/2020MSOC_Final/divergent.cpp 
Execute     is_xip C:/Users/leo870823/Desktop/MSOC/2020MSOC_Final/divergent.cpp 
Execute     is_encrypted C:/Users/leo870823/Desktop/MSOC/2020MSOC_Final/divergent.h 
Execute     is_xip C:/Users/leo870823/Desktop/MSOC/2020MSOC_Final/divergent.h 
Execute     is_encrypted C:/Users/leo870823/Desktop/MSOC/2020MSOC_Final/fft_top.cpp 
Execute     is_xip C:/Users/leo870823/Desktop/MSOC/2020MSOC_Final/fft_top.cpp 
Execute     is_encrypted C:/Users/leo870823/Desktop/MSOC/2020MSOC_Final/fft_top.h 
Execute     is_xip C:/Users/leo870823/Desktop/MSOC/2020MSOC_Final/fft_top.h 
Execute     is_encrypted C:/Users/leo870823/Desktop/MSOC/2020MSOC_Final/proximal.cpp 
Execute     is_xip C:/Users/leo870823/Desktop/MSOC/2020MSOC_Final/proximal.cpp 
Execute     is_encrypted C:/Users/leo870823/Desktop/MSOC/2020MSOC_Final/proximal.h 
Execute     is_xip C:/Users/leo870823/Desktop/MSOC/2020MSOC_Final/proximal.h 
Execute     ap_part_info -name xc7z020-clg400-1 -data info 
INFO: [SIM 211-1] CSim file generation done with 0 errors.
INFO: [SIM 211-3] *************** CSIM finish ***************
Command   csim_design done; 10.325 sec.
Command ap_source done; 11.791 sec.
Execute cleanup_all 
INFO-FLOW: Workspace C:/Users/leo870823/Desktop/MSOC/2020MSOC_Final/ISPfinal/solution1 opened at Mon Jan 11 21:11:07 +0800 2021
Execute     config_clock -quiet -name default -period 10 -default=false 
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
Execute     open_platform DefaultPlatform 
Execute     import_lib C:/Xilinx/Vivado/2019.2/common/technology/xilinx/zynq/zynq 
Execute       source C:/Xilinx/Vivado/2019.2/common/technology/xilinx/common/xilinx.lib 
Execute         source C:/Xilinx/Vivado/2019.2/common/technology/xilinx/interface/xilinx_interface.lib 
Execute           source C:/Xilinx/Vivado/2019.2/common/technology/xilinx/interface/plb46.lib 
Execute           source C:/Xilinx/Vivado/2019.2/common/technology/xilinx/interface/fsl.lib 
Execute           source C:/Xilinx/Vivado/2019.2/common/technology/xilinx/interface/axi4.lib 
Execute           source C:/Xilinx/Vivado/2019.2/common/technology/xilinx/interface/maxi.lib 
Execute           source C:/Xilinx/Vivado/2019.2/common/technology/xilinx/interface/saxilite.lib 
Execute         source C:/Xilinx/Vivado/2019.2/common/technology/xilinx/common/dsp48.lib 
Execute         source C:/Xilinx/Vivado/2019.2/common/technology/xilinx/ip/dds_compiler.lib 
Execute         source C:/Xilinx/Vivado/2019.2/common/technology/xilinx/ip/xfft.lib 
Execute         source C:/Xilinx/Vivado/2019.2/common/technology/xilinx/ip/xfir.lib 
Execute       source C:/Xilinx/Vivado/2019.2/common/technology/xilinx/common/xilinx.hlp 
Execute         source C:/Xilinx/Vivado/2019.2/common/technology/xilinx/common/target_info.tcl 
Execute         source C:/Xilinx/Vivado/2019.2/common/technology/xilinx/interface/xilinx_interface.hlp 
Execute           source C:/Xilinx/Vivado/2019.2/common/technology/xilinx/interface/maxi.hlp 
Execute           source C:/Xilinx/Vivado/2019.2/common/technology/xilinx/interface/saxilite.hlp 
Execute         source C:/Xilinx/Vivado/2019.2/common/technology/xilinx/common/dsp48.hlp 
Execute       source C:/Xilinx/Vivado/2019.2/common/technology/xilinx/zynq/dsp48e1.hlp 
Execute       source C:/Xilinx/Vivado/2019.2/common/technology/xilinx/common/xilinx.hlp 
Execute         source C:/Xilinx/Vivado/2019.2/common/technology/xilinx/common/target_info.tcl 
Execute         source C:/Xilinx/Vivado/2019.2/common/technology/xilinx/interface/xilinx_interface.hlp 
Execute           source C:/Xilinx/Vivado/2019.2/common/technology/xilinx/interface/maxi.hlp 
Execute           source C:/Xilinx/Vivado/2019.2/common/technology/xilinx/interface/saxilite.hlp 
Execute         source C:/Xilinx/Vivado/2019.2/common/technology/xilinx/common/dsp48.hlp 
Execute     source C:/Xilinx/Vivado/2019.2/common/technology/xilinx/zynq/zynq.gen 
Execute       source C:/Xilinx/Vivado/2019.2/common/technology/xilinx/common/xilinx.gen 
Execute         source C:/Xilinx/Vivado/2019.2/common/technology/xilinx/interface/plb46.gen 
Execute         source C:/Xilinx/Vivado/2019.2/common/technology/xilinx/interface/fsl.gen 
Execute         source C:/Xilinx/Vivado/2019.2/common/technology/xilinx/interface/axi4.gen 
Execute         source C:/Xilinx/Vivado/2019.2/common/technology/xilinx/interface/nativeAXI4.gen 
Execute           source C:/Xilinx/Vivado/2019.2/common/technology/xilinx/interface/saxilite.gen 
Execute           source C:/Xilinx/Vivado/2019.2/common/technology/xilinx/interface/maxi.gen 
Execute         source C:/Xilinx/Vivado/2019.2/common/technology/xilinx/scripts/xilinxcoregen.gen 
Execute         source C:/Xilinx/Vivado/2019.2/common/technology/xilinx/interface/XilEDKCoreGen.gen 
Execute         source C:/Xilinx/Vivado/2019.2/common/technology/xilinx/ip/dds_compiler.gen 
Execute         source C:/Xilinx/Vivado/2019.2/common/technology/xilinx/ip/util.gen 
Execute         source C:/Xilinx/Vivado/2019.2/common/technology/xilinx/ip/xfft.gen 
Execute         source C:/Xilinx/Vivado/2019.2/common/technology/xilinx/ip/xfir.gen 
Execute         source C:/Xilinx/Vivado/2019.2/common/technology/xilinx/common/dsp48.gen 
Execute     open_platform DefaultPlatform 
Execute     import_lib C:/Xilinx/Vivado/2019.2/common/technology/xilinx/zynq/zynq_fpv6 
Execute       source C:/Xilinx/Vivado/2019.2/common/technology/xilinx/common/xilinx_fp.lib 
Execute       source C:/Xilinx/Vivado/2019.2/common/technology/xilinx/common/xilinx_fp.hlp 
Execute         source C:/Xilinx/Vivado/2019.2/common/technology/xilinx/common/xilinx.hlp 
Execute           source C:/Xilinx/Vivado/2019.2/common/technology/xilinx/common/target_info.tcl 
Execute           source C:/Xilinx/Vivado/2019.2/common/technology/xilinx/interface/xilinx_interface.hlp 
Execute             source C:/Xilinx/Vivado/2019.2/common/technology/xilinx/interface/maxi.hlp 
Execute             source C:/Xilinx/Vivado/2019.2/common/technology/xilinx/interface/saxilite.hlp 
Execute           source C:/Xilinx/Vivado/2019.2/common/technology/xilinx/common/dsp48.hlp 
Execute     source C:/Xilinx/Vivado/2019.2/common/technology/xilinx/zynq/zynq_fpv6.gen 
Execute       source C:/Xilinx/Vivado/2019.2/common/technology/xilinx/common/xilinx_fp.gen 
Execute     set_part xc7z020-clg400-1 
Execute       ap_part_info -name xc7z020-clg400-1 -data single -quiet 
Command       ap_part_info done; 1.168 sec.
Execute       ap_part_info -name xc7z020-clg400-1 -data info 
Execute       add_library xilinx/zynq/zynq:xc7z020:-clg400:-1 
Execute         get_default_platform 
Execute         ap_part_info -data single -name xc7z020-clg400-1 
Execute         ap_part_info -name xc7z020-clg400-1 -data resources 
Execute         ap_part_info -name xc7z020-clg400-1 -data info 
Execute         ap_part_info -name xc7z020-clg400-1 -data info 
Execute         config_chip_info -quiet -resource {SLICE 13300} {LUT 53200} {FF 106400} {DSP48E 220} {BRAM 280} {URAM 0} 
Execute         ap_part_info -name xc7z020-clg400-1 -data info 
Execute         config_chip_info -quiet -speed slow 
Execute       add_library xilinx/zynq/zynq_fpv6 
Execute         get_default_platform 
INFO: [HLS 200-10] Setting target device to 'xc7z020-clg400-1'
Execute       ap_part_info -name xc7z020-clg400-1 -data info 
Execute       get_default_platform 
Command     set_part done; 1.312 sec.
Execute     ap_part_info -data single -name xc7z020-clg400-1 
Execute     ap_part_info -name xc7z020-clg400-1 -data resources 
Execute     ap_part_info -name xc7z020-clg400-1 -data info 
Execute     ap_part_info -name xc7z020-clg400-1 -data info 
Execute     config_chip_info -quiet -resource {SLICE 13300} {LUT 53200} {FF 106400} {DSP48E 220} {BRAM 280} {URAM 0} 
Execute     ap_part_info -name xc7z020-clg400-1 -data info 
Execute     config_chip_info -quiet -speed slow 
Command   open_solution done; 1.486 sec.
Execute   csim_design -setup -use_gcc -quiet 
INFO: [SIM 211-2] *************** CSIM start ***************
INFO: [SIM 211-4] CSIM will launch GCC as the compiler.
Execute     source csim/.lst_opt.tcl 
Execute     is_encrypted C:/Users/leo870823/Desktop/MSOC/2020MSOC_Final/tb_files/DENOM.txt 
Execute     is_xip C:/Users/leo870823/Desktop/MSOC/2020MSOC_Final/tb_files/DENOM.txt 
Execute     is_encrypted C:/Users/leo870823/Desktop/MSOC/2020MSOC_Final/tb_files/IMAGINARY.txt 
Execute     is_xip C:/Users/leo870823/Desktop/MSOC/2020MSOC_Final/tb_files/IMAGINARY.txt 
Execute     is_encrypted C:/Users/leo870823/Desktop/MSOC/2020MSOC_Final/tb_files/I_blurred_B.txt 
Execute     is_xip C:/Users/leo870823/Desktop/MSOC/2020MSOC_Final/tb_files/I_blurred_B.txt 
Execute     is_encrypted C:/Users/leo870823/Desktop/MSOC/2020MSOC_Final/tb_files/I_blurred_G.txt 
Execute     is_xip C:/Users/leo870823/Desktop/MSOC/2020MSOC_Final/tb_files/I_blurred_G.txt 
Execute     is_encrypted C:/Users/leo870823/Desktop/MSOC/2020MSOC_Final/tb_files/I_blurred_R.txt 
Execute     is_xip C:/Users/leo870823/Desktop/MSOC/2020MSOC_Final/tb_files/I_blurred_R.txt 
Execute     is_encrypted C:/Users/leo870823/Desktop/MSOC/2020MSOC_Final/tb_files/REAL.txt 
Execute     is_xip C:/Users/leo870823/Desktop/MSOC/2020MSOC_Final/tb_files/REAL.txt 
Execute     is_encrypted C:/Users/leo870823/Desktop/MSOC/2020MSOC_Final/tb_files/ground_truth_B.txt 
Execute     is_xip C:/Users/leo870823/Desktop/MSOC/2020MSOC_Final/tb_files/ground_truth_B.txt 
Execute     is_encrypted C:/Users/leo870823/Desktop/MSOC/2020MSOC_Final/tb_files/ground_truth_G.txt 
Execute     is_xip C:/Users/leo870823/Desktop/MSOC/2020MSOC_Final/tb_files/ground_truth_G.txt 
Execute     is_encrypted C:/Users/leo870823/Desktop/MSOC/2020MSOC_Final/tb_files/ground_truth_R.txt 
Execute     is_xip C:/Users/leo870823/Desktop/MSOC/2020MSOC_Final/tb_files/ground_truth_R.txt 
Execute     is_encrypted C:/Users/leo870823/Desktop/MSOC/2020MSOC_Final/tb.cpp 
Execute     is_xip C:/Users/leo870823/Desktop/MSOC/2020MSOC_Final/tb.cpp 
Execute     is_encrypted C:/Users/leo870823/Desktop/MSOC/2020MSOC_Final/deblur.cpp 
Execute     is_xip C:/Users/leo870823/Desktop/MSOC/2020MSOC_Final/deblur.cpp 
Execute     is_encrypted C:/Users/leo870823/Desktop/MSOC/2020MSOC_Final/deblur.h 
Execute     is_xip C:/Users/leo870823/Desktop/MSOC/2020MSOC_Final/deblur.h 
Execute     is_encrypted C:/Users/leo870823/Desktop/MSOC/2020MSOC_Final/divergent.cpp 
Execute     is_xip C:/Users/leo870823/Desktop/MSOC/2020MSOC_Final/divergent.cpp 
Execute     is_encrypted C:/Users/leo870823/Desktop/MSOC/2020MSOC_Final/divergent.h 
Execute     is_xip C:/Users/leo870823/Desktop/MSOC/2020MSOC_Final/divergent.h 
Execute     is_encrypted C:/Users/leo870823/Desktop/MSOC/2020MSOC_Final/fft_top.cpp 
Execute     is_xip C:/Users/leo870823/Desktop/MSOC/2020MSOC_Final/fft_top.cpp 
Execute     is_encrypted C:/Users/leo870823/Desktop/MSOC/2020MSOC_Final/fft_top.h 
Execute     is_xip C:/Users/leo870823/Desktop/MSOC/2020MSOC_Final/fft_top.h 
Execute     is_encrypted C:/Users/leo870823/Desktop/MSOC/2020MSOC_Final/proximal.cpp 
Execute     is_xip C:/Users/leo870823/Desktop/MSOC/2020MSOC_Final/proximal.cpp 
Execute     is_encrypted C:/Users/leo870823/Desktop/MSOC/2020MSOC_Final/proximal.h 
Execute     is_xip C:/Users/leo870823/Desktop/MSOC/2020MSOC_Final/proximal.h 
Execute     ap_part_info -name xc7z020-clg400-1 -data info 
INFO: [SIM 211-1] CSim file generation done with 0 errors.
INFO: [SIM 211-3] *************** CSIM finish ***************
Command   csim_design done; 4.216 sec.
Command ap_source done; 5.705 sec.
Execute cleanup_all 
INFO-FLOW: Workspace C:/Users/leo870823/Desktop/MSOC/2020MSOC_Final/ISPfinal/solution1 opened at Mon Jan 11 21:11:31 +0800 2021
Execute     config_clock -quiet -name default -period 10 -default=false 
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
Execute     open_platform DefaultPlatform 
Execute     import_lib C:/Xilinx/Vivado/2019.2/common/technology/xilinx/zynq/zynq 
Execute       source C:/Xilinx/Vivado/2019.2/common/technology/xilinx/common/xilinx.lib 
Execute         source C:/Xilinx/Vivado/2019.2/common/technology/xilinx/interface/xilinx_interface.lib 
Execute           source C:/Xilinx/Vivado/2019.2/common/technology/xilinx/interface/plb46.lib 
Execute           source C:/Xilinx/Vivado/2019.2/common/technology/xilinx/interface/fsl.lib 
Execute           source C:/Xilinx/Vivado/2019.2/common/technology/xilinx/interface/axi4.lib 
Execute           source C:/Xilinx/Vivado/2019.2/common/technology/xilinx/interface/maxi.lib 
Execute           source C:/Xilinx/Vivado/2019.2/common/technology/xilinx/interface/saxilite.lib 
Execute         source C:/Xilinx/Vivado/2019.2/common/technology/xilinx/common/dsp48.lib 
Execute         source C:/Xilinx/Vivado/2019.2/common/technology/xilinx/ip/dds_compiler.lib 
Execute         source C:/Xilinx/Vivado/2019.2/common/technology/xilinx/ip/xfft.lib 
Execute         source C:/Xilinx/Vivado/2019.2/common/technology/xilinx/ip/xfir.lib 
Execute       source C:/Xilinx/Vivado/2019.2/common/technology/xilinx/common/xilinx.hlp 
Execute         source C:/Xilinx/Vivado/2019.2/common/technology/xilinx/common/target_info.tcl 
Execute         source C:/Xilinx/Vivado/2019.2/common/technology/xilinx/interface/xilinx_interface.hlp 
Execute           source C:/Xilinx/Vivado/2019.2/common/technology/xilinx/interface/maxi.hlp 
Execute           source C:/Xilinx/Vivado/2019.2/common/technology/xilinx/interface/saxilite.hlp 
Execute         source C:/Xilinx/Vivado/2019.2/common/technology/xilinx/common/dsp48.hlp 
Execute       source C:/Xilinx/Vivado/2019.2/common/technology/xilinx/zynq/dsp48e1.hlp 
Execute       source C:/Xilinx/Vivado/2019.2/common/technology/xilinx/common/xilinx.hlp 
Execute         source C:/Xilinx/Vivado/2019.2/common/technology/xilinx/common/target_info.tcl 
Execute         source C:/Xilinx/Vivado/2019.2/common/technology/xilinx/interface/xilinx_interface.hlp 
Execute           source C:/Xilinx/Vivado/2019.2/common/technology/xilinx/interface/maxi.hlp 
Execute           source C:/Xilinx/Vivado/2019.2/common/technology/xilinx/interface/saxilite.hlp 
Execute         source C:/Xilinx/Vivado/2019.2/common/technology/xilinx/common/dsp48.hlp 
Execute     source C:/Xilinx/Vivado/2019.2/common/technology/xilinx/zynq/zynq.gen 
Execute       source C:/Xilinx/Vivado/2019.2/common/technology/xilinx/common/xilinx.gen 
Execute         source C:/Xilinx/Vivado/2019.2/common/technology/xilinx/interface/plb46.gen 
Execute         source C:/Xilinx/Vivado/2019.2/common/technology/xilinx/interface/fsl.gen 
Execute         source C:/Xilinx/Vivado/2019.2/common/technology/xilinx/interface/axi4.gen 
Execute         source C:/Xilinx/Vivado/2019.2/common/technology/xilinx/interface/nativeAXI4.gen 
Execute           source C:/Xilinx/Vivado/2019.2/common/technology/xilinx/interface/saxilite.gen 
Execute           source C:/Xilinx/Vivado/2019.2/common/technology/xilinx/interface/maxi.gen 
Execute         source C:/Xilinx/Vivado/2019.2/common/technology/xilinx/scripts/xilinxcoregen.gen 
Execute         source C:/Xilinx/Vivado/2019.2/common/technology/xilinx/interface/XilEDKCoreGen.gen 
Execute         source C:/Xilinx/Vivado/2019.2/common/technology/xilinx/ip/dds_compiler.gen 
Execute         source C:/Xilinx/Vivado/2019.2/common/technology/xilinx/ip/util.gen 
Execute         source C:/Xilinx/Vivado/2019.2/common/technology/xilinx/ip/xfft.gen 
Execute         source C:/Xilinx/Vivado/2019.2/common/technology/xilinx/ip/xfir.gen 
Execute         source C:/Xilinx/Vivado/2019.2/common/technology/xilinx/common/dsp48.gen 
Execute     open_platform DefaultPlatform 
Execute     import_lib C:/Xilinx/Vivado/2019.2/common/technology/xilinx/zynq/zynq_fpv6 
Execute       source C:/Xilinx/Vivado/2019.2/common/technology/xilinx/common/xilinx_fp.lib 
Execute       source C:/Xilinx/Vivado/2019.2/common/technology/xilinx/common/xilinx_fp.hlp 
Execute         source C:/Xilinx/Vivado/2019.2/common/technology/xilinx/common/xilinx.hlp 
Execute           source C:/Xilinx/Vivado/2019.2/common/technology/xilinx/common/target_info.tcl 
Execute           source C:/Xilinx/Vivado/2019.2/common/technology/xilinx/interface/xilinx_interface.hlp 
Execute             source C:/Xilinx/Vivado/2019.2/common/technology/xilinx/interface/maxi.hlp 
Execute             source C:/Xilinx/Vivado/2019.2/common/technology/xilinx/interface/saxilite.hlp 
Execute           source C:/Xilinx/Vivado/2019.2/common/technology/xilinx/common/dsp48.hlp 
Execute     source C:/Xilinx/Vivado/2019.2/common/technology/xilinx/zynq/zynq_fpv6.gen 
Execute       source C:/Xilinx/Vivado/2019.2/common/technology/xilinx/common/xilinx_fp.gen 
Execute     set_part xc7z020-clg400-1 
Execute       ap_part_info -name xc7z020-clg400-1 -data single -quiet 
Command       ap_part_info done; 1.178 sec.
Execute       ap_part_info -name xc7z020-clg400-1 -data info 
Execute       add_library xilinx/zynq/zynq:xc7z020:-clg400:-1 
Execute         get_default_platform 
Execute         ap_part_info -data single -name xc7z020-clg400-1 
Execute         ap_part_info -name xc7z020-clg400-1 -data resources 
Execute         ap_part_info -name xc7z020-clg400-1 -data info 
Execute         ap_part_info -name xc7z020-clg400-1 -data info 
Execute         config_chip_info -quiet -resource {SLICE 13300} {LUT 53200} {FF 106400} {DSP48E 220} {BRAM 280} {URAM 0} 
Execute         ap_part_info -name xc7z020-clg400-1 -data info 
Execute         config_chip_info -quiet -speed slow 
Execute       add_library xilinx/zynq/zynq_fpv6 
Execute         get_default_platform 
INFO: [HLS 200-10] Setting target device to 'xc7z020-clg400-1'
Execute       ap_part_info -name xc7z020-clg400-1 -data info 
Execute       get_default_platform 
Command     set_part done; 1.295 sec.
Execute     ap_part_info -data single -name xc7z020-clg400-1 
Execute     ap_part_info -name xc7z020-clg400-1 -data resources 
Execute     ap_part_info -name xc7z020-clg400-1 -data info 
Execute     ap_part_info -name xc7z020-clg400-1 -data info 
Execute     config_chip_info -quiet -resource {SLICE 13300} {LUT 53200} {FF 106400} {DSP48E 220} {BRAM 280} {URAM 0} 
Execute     ap_part_info -name xc7z020-clg400-1 -data info 
Execute     config_chip_info -quiet -speed slow 
Command   open_solution done; 1.459 sec.
Execute   csim_design -quiet 
INFO: [SIM 211-2] *************** CSIM start ***************
INFO: [SIM 211-4] CSIM will launch GCC as the compiler.
Execute     source csim/.lst_opt.tcl 
Execute     is_encrypted C:/Users/leo870823/Desktop/MSOC/2020MSOC_Final/tb_files/DENOM.txt 
Execute     is_xip C:/Users/leo870823/Desktop/MSOC/2020MSOC_Final/tb_files/DENOM.txt 
Execute     is_encrypted C:/Users/leo870823/Desktop/MSOC/2020MSOC_Final/tb_files/IMAGINARY.txt 
Execute     is_xip C:/Users/leo870823/Desktop/MSOC/2020MSOC_Final/tb_files/IMAGINARY.txt 
Execute     is_encrypted C:/Users/leo870823/Desktop/MSOC/2020MSOC_Final/tb_files/I_blurred_B.txt 
Execute     is_xip C:/Users/leo870823/Desktop/MSOC/2020MSOC_Final/tb_files/I_blurred_B.txt 
Execute     is_encrypted C:/Users/leo870823/Desktop/MSOC/2020MSOC_Final/tb_files/I_blurred_G.txt 
Execute     is_xip C:/Users/leo870823/Desktop/MSOC/2020MSOC_Final/tb_files/I_blurred_G.txt 
Execute     is_encrypted C:/Users/leo870823/Desktop/MSOC/2020MSOC_Final/tb_files/I_blurred_R.txt 
Execute     is_xip C:/Users/leo870823/Desktop/MSOC/2020MSOC_Final/tb_files/I_blurred_R.txt 
Execute     is_encrypted C:/Users/leo870823/Desktop/MSOC/2020MSOC_Final/tb_files/REAL.txt 
Execute     is_xip C:/Users/leo870823/Desktop/MSOC/2020MSOC_Final/tb_files/REAL.txt 
Execute     is_encrypted C:/Users/leo870823/Desktop/MSOC/2020MSOC_Final/tb_files/ground_truth_B.txt 
Execute     is_xip C:/Users/leo870823/Desktop/MSOC/2020MSOC_Final/tb_files/ground_truth_B.txt 
Execute     is_encrypted C:/Users/leo870823/Desktop/MSOC/2020MSOC_Final/tb_files/ground_truth_G.txt 
Execute     is_xip C:/Users/leo870823/Desktop/MSOC/2020MSOC_Final/tb_files/ground_truth_G.txt 
Execute     is_encrypted C:/Users/leo870823/Desktop/MSOC/2020MSOC_Final/tb_files/ground_truth_R.txt 
Execute     is_xip C:/Users/leo870823/Desktop/MSOC/2020MSOC_Final/tb_files/ground_truth_R.txt 
Execute     is_encrypted C:/Users/leo870823/Desktop/MSOC/2020MSOC_Final/tb.cpp 
Execute     is_xip C:/Users/leo870823/Desktop/MSOC/2020MSOC_Final/tb.cpp 
Execute     is_encrypted C:/Users/leo870823/Desktop/MSOC/2020MSOC_Final/deblur.cpp 
Execute     is_xip C:/Users/leo870823/Desktop/MSOC/2020MSOC_Final/deblur.cpp 
Execute     is_encrypted C:/Users/leo870823/Desktop/MSOC/2020MSOC_Final/deblur.h 
Execute     is_xip C:/Users/leo870823/Desktop/MSOC/2020MSOC_Final/deblur.h 
Execute     is_encrypted C:/Users/leo870823/Desktop/MSOC/2020MSOC_Final/divergent.cpp 
Execute     is_xip C:/Users/leo870823/Desktop/MSOC/2020MSOC_Final/divergent.cpp 
Execute     is_encrypted C:/Users/leo870823/Desktop/MSOC/2020MSOC_Final/divergent.h 
Execute     is_xip C:/Users/leo870823/Desktop/MSOC/2020MSOC_Final/divergent.h 
Execute     is_encrypted C:/Users/leo870823/Desktop/MSOC/2020MSOC_Final/fft_top.cpp 
Execute     is_xip C:/Users/leo870823/Desktop/MSOC/2020MSOC_Final/fft_top.cpp 
Execute     is_encrypted C:/Users/leo870823/Desktop/MSOC/2020MSOC_Final/fft_top.h 
Execute     is_xip C:/Users/leo870823/Desktop/MSOC/2020MSOC_Final/fft_top.h 
Execute     is_encrypted C:/Users/leo870823/Desktop/MSOC/2020MSOC_Final/proximal.cpp 
Execute     is_xip C:/Users/leo870823/Desktop/MSOC/2020MSOC_Final/proximal.cpp 
Execute     is_encrypted C:/Users/leo870823/Desktop/MSOC/2020MSOC_Final/proximal.h 
Execute     is_xip C:/Users/leo870823/Desktop/MSOC/2020MSOC_Final/proximal.h 
Execute     ap_part_info -name xc7z020-clg400-1 -data info 
Execute     source run_sim.tcl 
Command     ap_source done; error code: 1; 3.826 sec.
ERROR: [SIM 211-100] CSim failed with errors.
INFO: [SIM 211-3] *************** CSIM finish ***************
Command   csim_design done; error code: 2; 14.139 sec.
Command ap_source done; error code: 1; 15.6 sec.
Execute cleanup_all 
INFO-FLOW: Workspace C:/Users/leo870823/Desktop/MSOC/2020MSOC_Final/ISPfinal/solution1 opened at Mon Jan 11 21:12:28 +0800 2021
Execute     config_clock -quiet -name default -period 10 -default=false 
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
Execute     open_platform DefaultPlatform 
Execute     import_lib C:/Xilinx/Vivado/2019.2/common/technology/xilinx/zynq/zynq 
Execute       source C:/Xilinx/Vivado/2019.2/common/technology/xilinx/common/xilinx.lib 
Execute         source C:/Xilinx/Vivado/2019.2/common/technology/xilinx/interface/xilinx_interface.lib 
Execute           source C:/Xilinx/Vivado/2019.2/common/technology/xilinx/interface/plb46.lib 
Execute           source C:/Xilinx/Vivado/2019.2/common/technology/xilinx/interface/fsl.lib 
Execute           source C:/Xilinx/Vivado/2019.2/common/technology/xilinx/interface/axi4.lib 
Execute           source C:/Xilinx/Vivado/2019.2/common/technology/xilinx/interface/maxi.lib 
Execute           source C:/Xilinx/Vivado/2019.2/common/technology/xilinx/interface/saxilite.lib 
Execute         source C:/Xilinx/Vivado/2019.2/common/technology/xilinx/common/dsp48.lib 
Execute         source C:/Xilinx/Vivado/2019.2/common/technology/xilinx/ip/dds_compiler.lib 
Execute         source C:/Xilinx/Vivado/2019.2/common/technology/xilinx/ip/xfft.lib 
Execute         source C:/Xilinx/Vivado/2019.2/common/technology/xilinx/ip/xfir.lib 
Execute       source C:/Xilinx/Vivado/2019.2/common/technology/xilinx/common/xilinx.hlp 
Execute         source C:/Xilinx/Vivado/2019.2/common/technology/xilinx/common/target_info.tcl 
Execute         source C:/Xilinx/Vivado/2019.2/common/technology/xilinx/interface/xilinx_interface.hlp 
Execute           source C:/Xilinx/Vivado/2019.2/common/technology/xilinx/interface/maxi.hlp 
Execute           source C:/Xilinx/Vivado/2019.2/common/technology/xilinx/interface/saxilite.hlp 
Execute         source C:/Xilinx/Vivado/2019.2/common/technology/xilinx/common/dsp48.hlp 
Execute       source C:/Xilinx/Vivado/2019.2/common/technology/xilinx/zynq/dsp48e1.hlp 
Execute       source C:/Xilinx/Vivado/2019.2/common/technology/xilinx/common/xilinx.hlp 
Execute         source C:/Xilinx/Vivado/2019.2/common/technology/xilinx/common/target_info.tcl 
Execute         source C:/Xilinx/Vivado/2019.2/common/technology/xilinx/interface/xilinx_interface.hlp 
Execute           source C:/Xilinx/Vivado/2019.2/common/technology/xilinx/interface/maxi.hlp 
Execute           source C:/Xilinx/Vivado/2019.2/common/technology/xilinx/interface/saxilite.hlp 
Execute         source C:/Xilinx/Vivado/2019.2/common/technology/xilinx/common/dsp48.hlp 
Execute     source C:/Xilinx/Vivado/2019.2/common/technology/xilinx/zynq/zynq.gen 
Execute       source C:/Xilinx/Vivado/2019.2/common/technology/xilinx/common/xilinx.gen 
Execute         source C:/Xilinx/Vivado/2019.2/common/technology/xilinx/interface/plb46.gen 
Execute         source C:/Xilinx/Vivado/2019.2/common/technology/xilinx/interface/fsl.gen 
Execute         source C:/Xilinx/Vivado/2019.2/common/technology/xilinx/interface/axi4.gen 
Execute         source C:/Xilinx/Vivado/2019.2/common/technology/xilinx/interface/nativeAXI4.gen 
Execute           source C:/Xilinx/Vivado/2019.2/common/technology/xilinx/interface/saxilite.gen 
Execute           source C:/Xilinx/Vivado/2019.2/common/technology/xilinx/interface/maxi.gen 
Execute         source C:/Xilinx/Vivado/2019.2/common/technology/xilinx/scripts/xilinxcoregen.gen 
Execute         source C:/Xilinx/Vivado/2019.2/common/technology/xilinx/interface/XilEDKCoreGen.gen 
Execute         source C:/Xilinx/Vivado/2019.2/common/technology/xilinx/ip/dds_compiler.gen 
Execute         source C:/Xilinx/Vivado/2019.2/common/technology/xilinx/ip/util.gen 
Execute         source C:/Xilinx/Vivado/2019.2/common/technology/xilinx/ip/xfft.gen 
Execute         source C:/Xilinx/Vivado/2019.2/common/technology/xilinx/ip/xfir.gen 
Execute         source C:/Xilinx/Vivado/2019.2/common/technology/xilinx/common/dsp48.gen 
Execute     open_platform DefaultPlatform 
Execute     import_lib C:/Xilinx/Vivado/2019.2/common/technology/xilinx/zynq/zynq_fpv6 
Execute       source C:/Xilinx/Vivado/2019.2/common/technology/xilinx/common/xilinx_fp.lib 
Execute       source C:/Xilinx/Vivado/2019.2/common/technology/xilinx/common/xilinx_fp.hlp 
Execute         source C:/Xilinx/Vivado/2019.2/common/technology/xilinx/common/xilinx.hlp 
Execute           source C:/Xilinx/Vivado/2019.2/common/technology/xilinx/common/target_info.tcl 
Execute           source C:/Xilinx/Vivado/2019.2/common/technology/xilinx/interface/xilinx_interface.hlp 
Execute             source C:/Xilinx/Vivado/2019.2/common/technology/xilinx/interface/maxi.hlp 
Execute             source C:/Xilinx/Vivado/2019.2/common/technology/xilinx/interface/saxilite.hlp 
Execute           source C:/Xilinx/Vivado/2019.2/common/technology/xilinx/common/dsp48.hlp 
Execute     source C:/Xilinx/Vivado/2019.2/common/technology/xilinx/zynq/zynq_fpv6.gen 
Execute       source C:/Xilinx/Vivado/2019.2/common/technology/xilinx/common/xilinx_fp.gen 
Execute     set_part xc7z020-clg400-1 
Execute       ap_part_info -name xc7z020-clg400-1 -data single -quiet 
Command       ap_part_info done; 1.175 sec.
Execute       ap_part_info -name xc7z020-clg400-1 -data info 
Execute       add_library xilinx/zynq/zynq:xc7z020:-clg400:-1 
Execute         get_default_platform 
Execute         ap_part_info -data single -name xc7z020-clg400-1 
Execute         ap_part_info -name xc7z020-clg400-1 -data resources 
Execute         ap_part_info -name xc7z020-clg400-1 -data info 
Execute         ap_part_info -name xc7z020-clg400-1 -data info 
Execute         config_chip_info -quiet -resource {SLICE 13300} {LUT 53200} {FF 106400} {DSP48E 220} {BRAM 280} {URAM 0} 
Execute         ap_part_info -name xc7z020-clg400-1 -data info 
Execute         config_chip_info -quiet -speed slow 
Execute       add_library xilinx/zynq/zynq_fpv6 
Execute         get_default_platform 
INFO: [HLS 200-10] Setting target device to 'xc7z020-clg400-1'
Execute       ap_part_info -name xc7z020-clg400-1 -data info 
Execute       get_default_platform 
Command     set_part done; 1.294 sec.
Execute     ap_part_info -data single -name xc7z020-clg400-1 
Execute     ap_part_info -name xc7z020-clg400-1 -data resources 
Execute     ap_part_info -name xc7z020-clg400-1 -data info 
Execute     ap_part_info -name xc7z020-clg400-1 -data info 
Execute     config_chip_info -quiet -resource {SLICE 13300} {LUT 53200} {FF 106400} {DSP48E 220} {BRAM 280} {URAM 0} 
Execute     ap_part_info -name xc7z020-clg400-1 -data info 
Execute     config_chip_info -quiet -speed slow 
Command   open_solution done; 1.457 sec.
Execute   csim_design -quiet 
INFO: [SIM 211-2] *************** CSIM start ***************
INFO: [SIM 211-4] CSIM will launch GCC as the compiler.
Execute     source csim/.lst_opt.tcl 
Execute     is_encrypted C:/Users/leo870823/Desktop/MSOC/2020MSOC_Final/tb_files/DENOM.txt 
Execute     is_xip C:/Users/leo870823/Desktop/MSOC/2020MSOC_Final/tb_files/DENOM.txt 
Execute     is_encrypted C:/Users/leo870823/Desktop/MSOC/2020MSOC_Final/tb_files/IMAGINARY.txt 
Execute     is_xip C:/Users/leo870823/Desktop/MSOC/2020MSOC_Final/tb_files/IMAGINARY.txt 
Execute     is_encrypted C:/Users/leo870823/Desktop/MSOC/2020MSOC_Final/tb_files/I_blurred_B.txt 
Execute     is_xip C:/Users/leo870823/Desktop/MSOC/2020MSOC_Final/tb_files/I_blurred_B.txt 
Execute     is_encrypted C:/Users/leo870823/Desktop/MSOC/2020MSOC_Final/tb_files/I_blurred_G.txt 
Execute     is_xip C:/Users/leo870823/Desktop/MSOC/2020MSOC_Final/tb_files/I_blurred_G.txt 
Execute     is_encrypted C:/Users/leo870823/Desktop/MSOC/2020MSOC_Final/tb_files/I_blurred_R.txt 
Execute     is_xip C:/Users/leo870823/Desktop/MSOC/2020MSOC_Final/tb_files/I_blurred_R.txt 
Execute     is_encrypted C:/Users/leo870823/Desktop/MSOC/2020MSOC_Final/tb_files/REAL.txt 
Execute     is_xip C:/Users/leo870823/Desktop/MSOC/2020MSOC_Final/tb_files/REAL.txt 
Execute     is_encrypted C:/Users/leo870823/Desktop/MSOC/2020MSOC_Final/tb_files/ground_truth_B.txt 
Execute     is_xip C:/Users/leo870823/Desktop/MSOC/2020MSOC_Final/tb_files/ground_truth_B.txt 
Execute     is_encrypted C:/Users/leo870823/Desktop/MSOC/2020MSOC_Final/tb_files/ground_truth_G.txt 
Execute     is_xip C:/Users/leo870823/Desktop/MSOC/2020MSOC_Final/tb_files/ground_truth_G.txt 
Execute     is_encrypted C:/Users/leo870823/Desktop/MSOC/2020MSOC_Final/tb_files/ground_truth_R.txt 
Execute     is_xip C:/Users/leo870823/Desktop/MSOC/2020MSOC_Final/tb_files/ground_truth_R.txt 
Execute     is_encrypted C:/Users/leo870823/Desktop/MSOC/2020MSOC_Final/tb.cpp 
Execute     is_xip C:/Users/leo870823/Desktop/MSOC/2020MSOC_Final/tb.cpp 
Execute     is_encrypted C:/Users/leo870823/Desktop/MSOC/2020MSOC_Final/deblur.cpp 
Execute     is_xip C:/Users/leo870823/Desktop/MSOC/2020MSOC_Final/deblur.cpp 
Execute     is_encrypted C:/Users/leo870823/Desktop/MSOC/2020MSOC_Final/deblur.h 
Execute     is_xip C:/Users/leo870823/Desktop/MSOC/2020MSOC_Final/deblur.h 
Execute     is_encrypted C:/Users/leo870823/Desktop/MSOC/2020MSOC_Final/divergent.cpp 
Execute     is_xip C:/Users/leo870823/Desktop/MSOC/2020MSOC_Final/divergent.cpp 
Execute     is_encrypted C:/Users/leo870823/Desktop/MSOC/2020MSOC_Final/divergent.h 
Execute     is_xip C:/Users/leo870823/Desktop/MSOC/2020MSOC_Final/divergent.h 
Execute     is_encrypted C:/Users/leo870823/Desktop/MSOC/2020MSOC_Final/fft_top.cpp 
Execute     is_xip C:/Users/leo870823/Desktop/MSOC/2020MSOC_Final/fft_top.cpp 
Execute     is_encrypted C:/Users/leo870823/Desktop/MSOC/2020MSOC_Final/fft_top.h 
Execute     is_xip C:/Users/leo870823/Desktop/MSOC/2020MSOC_Final/fft_top.h 
Execute     is_encrypted C:/Users/leo870823/Desktop/MSOC/2020MSOC_Final/proximal.cpp 
Execute     is_xip C:/Users/leo870823/Desktop/MSOC/2020MSOC_Final/proximal.cpp 
Execute     is_encrypted C:/Users/leo870823/Desktop/MSOC/2020MSOC_Final/proximal.h 
Execute     is_xip C:/Users/leo870823/Desktop/MSOC/2020MSOC_Final/proximal.h 
Execute     ap_part_info -name xc7z020-clg400-1 -data info 
Execute     source run_sim.tcl 
Command     ap_source done; error code: 1; 4.143 sec.
ERROR: [SIM 211-100] CSim failed with errors.
INFO: [SIM 211-3] *************** CSIM finish ***************
Command   csim_design done; error code: 2; 6.619 sec.
Command ap_source done; error code: 1; 8.079 sec.
Execute cleanup_all 
INFO-FLOW: Workspace C:/Users/leo870823/Desktop/MSOC/2020MSOC_Final/ISPfinal/solution1 opened at Mon Jan 11 21:12:46 +0800 2021
Execute     config_clock -quiet -name default -period 10 -default=false 
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
Execute     open_platform DefaultPlatform 
Execute     import_lib C:/Xilinx/Vivado/2019.2/common/technology/xilinx/zynq/zynq 
Execute       source C:/Xilinx/Vivado/2019.2/common/technology/xilinx/common/xilinx.lib 
Execute         source C:/Xilinx/Vivado/2019.2/common/technology/xilinx/interface/xilinx_interface.lib 
Execute           source C:/Xilinx/Vivado/2019.2/common/technology/xilinx/interface/plb46.lib 
Execute           source C:/Xilinx/Vivado/2019.2/common/technology/xilinx/interface/fsl.lib 
Execute           source C:/Xilinx/Vivado/2019.2/common/technology/xilinx/interface/axi4.lib 
Execute           source C:/Xilinx/Vivado/2019.2/common/technology/xilinx/interface/maxi.lib 
Execute           source C:/Xilinx/Vivado/2019.2/common/technology/xilinx/interface/saxilite.lib 
Execute         source C:/Xilinx/Vivado/2019.2/common/technology/xilinx/common/dsp48.lib 
Execute         source C:/Xilinx/Vivado/2019.2/common/technology/xilinx/ip/dds_compiler.lib 
Execute         source C:/Xilinx/Vivado/2019.2/common/technology/xilinx/ip/xfft.lib 
Execute         source C:/Xilinx/Vivado/2019.2/common/technology/xilinx/ip/xfir.lib 
Execute       source C:/Xilinx/Vivado/2019.2/common/technology/xilinx/common/xilinx.hlp 
Execute         source C:/Xilinx/Vivado/2019.2/common/technology/xilinx/common/target_info.tcl 
Execute         source C:/Xilinx/Vivado/2019.2/common/technology/xilinx/interface/xilinx_interface.hlp 
Execute           source C:/Xilinx/Vivado/2019.2/common/technology/xilinx/interface/maxi.hlp 
Execute           source C:/Xilinx/Vivado/2019.2/common/technology/xilinx/interface/saxilite.hlp 
Execute         source C:/Xilinx/Vivado/2019.2/common/technology/xilinx/common/dsp48.hlp 
Execute       source C:/Xilinx/Vivado/2019.2/common/technology/xilinx/zynq/dsp48e1.hlp 
Execute       source C:/Xilinx/Vivado/2019.2/common/technology/xilinx/common/xilinx.hlp 
Execute         source C:/Xilinx/Vivado/2019.2/common/technology/xilinx/common/target_info.tcl 
Execute         source C:/Xilinx/Vivado/2019.2/common/technology/xilinx/interface/xilinx_interface.hlp 
Execute           source C:/Xilinx/Vivado/2019.2/common/technology/xilinx/interface/maxi.hlp 
Execute           source C:/Xilinx/Vivado/2019.2/common/technology/xilinx/interface/saxilite.hlp 
Execute         source C:/Xilinx/Vivado/2019.2/common/technology/xilinx/common/dsp48.hlp 
Execute     source C:/Xilinx/Vivado/2019.2/common/technology/xilinx/zynq/zynq.gen 
Execute       source C:/Xilinx/Vivado/2019.2/common/technology/xilinx/common/xilinx.gen 
Execute         source C:/Xilinx/Vivado/2019.2/common/technology/xilinx/interface/plb46.gen 
Execute         source C:/Xilinx/Vivado/2019.2/common/technology/xilinx/interface/fsl.gen 
Execute         source C:/Xilinx/Vivado/2019.2/common/technology/xilinx/interface/axi4.gen 
Execute         source C:/Xilinx/Vivado/2019.2/common/technology/xilinx/interface/nativeAXI4.gen 
Execute           source C:/Xilinx/Vivado/2019.2/common/technology/xilinx/interface/saxilite.gen 
Execute           source C:/Xilinx/Vivado/2019.2/common/technology/xilinx/interface/maxi.gen 
Execute         source C:/Xilinx/Vivado/2019.2/common/technology/xilinx/scripts/xilinxcoregen.gen 
Execute         source C:/Xilinx/Vivado/2019.2/common/technology/xilinx/interface/XilEDKCoreGen.gen 
Execute         source C:/Xilinx/Vivado/2019.2/common/technology/xilinx/ip/dds_compiler.gen 
Execute         source C:/Xilinx/Vivado/2019.2/common/technology/xilinx/ip/util.gen 
Execute         source C:/Xilinx/Vivado/2019.2/common/technology/xilinx/ip/xfft.gen 
Execute         source C:/Xilinx/Vivado/2019.2/common/technology/xilinx/ip/xfir.gen 
Execute         source C:/Xilinx/Vivado/2019.2/common/technology/xilinx/common/dsp48.gen 
Execute     open_platform DefaultPlatform 
Execute     import_lib C:/Xilinx/Vivado/2019.2/common/technology/xilinx/zynq/zynq_fpv6 
Execute       source C:/Xilinx/Vivado/2019.2/common/technology/xilinx/common/xilinx_fp.lib 
Execute       source C:/Xilinx/Vivado/2019.2/common/technology/xilinx/common/xilinx_fp.hlp 
Execute         source C:/Xilinx/Vivado/2019.2/common/technology/xilinx/common/xilinx.hlp 
Execute           source C:/Xilinx/Vivado/2019.2/common/technology/xilinx/common/target_info.tcl 
Execute           source C:/Xilinx/Vivado/2019.2/common/technology/xilinx/interface/xilinx_interface.hlp 
Execute             source C:/Xilinx/Vivado/2019.2/common/technology/xilinx/interface/maxi.hlp 
Execute             source C:/Xilinx/Vivado/2019.2/common/technology/xilinx/interface/saxilite.hlp 
Execute           source C:/Xilinx/Vivado/2019.2/common/technology/xilinx/common/dsp48.hlp 
Execute     source C:/Xilinx/Vivado/2019.2/common/technology/xilinx/zynq/zynq_fpv6.gen 
Execute       source C:/Xilinx/Vivado/2019.2/common/technology/xilinx/common/xilinx_fp.gen 
Execute     set_part xc7z020-clg400-1 
Execute       ap_part_info -name xc7z020-clg400-1 -data single -quiet 
Command       ap_part_info done; 1.161 sec.
Execute       ap_part_info -name xc7z020-clg400-1 -data info 
Execute       add_library xilinx/zynq/zynq:xc7z020:-clg400:-1 
Execute         get_default_platform 
Execute         ap_part_info -data single -name xc7z020-clg400-1 
Execute         ap_part_info -name xc7z020-clg400-1 -data resources 
Execute         ap_part_info -name xc7z020-clg400-1 -data info 
Execute         ap_part_info -name xc7z020-clg400-1 -data info 
Execute         config_chip_info -quiet -resource {SLICE 13300} {LUT 53200} {FF 106400} {DSP48E 220} {BRAM 280} {URAM 0} 
Execute         ap_part_info -name xc7z020-clg400-1 -data info 
Execute         config_chip_info -quiet -speed slow 
Execute       add_library xilinx/zynq/zynq_fpv6 
Execute         get_default_platform 
INFO: [HLS 200-10] Setting target device to 'xc7z020-clg400-1'
Execute       ap_part_info -name xc7z020-clg400-1 -data info 
Execute       get_default_platform 
Command     set_part done; 1.28 sec.
Execute     ap_part_info -data single -name xc7z020-clg400-1 
Execute     ap_part_info -name xc7z020-clg400-1 -data resources 
Execute     ap_part_info -name xc7z020-clg400-1 -data info 
Execute     ap_part_info -name xc7z020-clg400-1 -data info 
Execute     config_chip_info -quiet -resource {SLICE 13300} {LUT 53200} {FF 106400} {DSP48E 220} {BRAM 280} {URAM 0} 
Execute     ap_part_info -name xc7z020-clg400-1 -data info 
Execute     config_chip_info -quiet -speed slow 
Command   open_solution done; 1.445 sec.
Execute   csim_design -setup -use_gcc -quiet 
INFO: [SIM 211-2] *************** CSIM start ***************
INFO: [SIM 211-4] CSIM will launch GCC as the compiler.
Execute     source csim/.lst_opt.tcl 
Execute     is_encrypted C:/Users/leo870823/Desktop/MSOC/2020MSOC_Final/tb_files/DENOM.txt 
Execute     is_xip C:/Users/leo870823/Desktop/MSOC/2020MSOC_Final/tb_files/DENOM.txt 
Execute     is_encrypted C:/Users/leo870823/Desktop/MSOC/2020MSOC_Final/tb_files/IMAGINARY.txt 
Execute     is_xip C:/Users/leo870823/Desktop/MSOC/2020MSOC_Final/tb_files/IMAGINARY.txt 
Execute     is_encrypted C:/Users/leo870823/Desktop/MSOC/2020MSOC_Final/tb_files/I_blurred_B.txt 
Execute     is_xip C:/Users/leo870823/Desktop/MSOC/2020MSOC_Final/tb_files/I_blurred_B.txt 
Execute     is_encrypted C:/Users/leo870823/Desktop/MSOC/2020MSOC_Final/tb_files/I_blurred_G.txt 
Execute     is_xip C:/Users/leo870823/Desktop/MSOC/2020MSOC_Final/tb_files/I_blurred_G.txt 
Execute     is_encrypted C:/Users/leo870823/Desktop/MSOC/2020MSOC_Final/tb_files/I_blurred_R.txt 
Execute     is_xip C:/Users/leo870823/Desktop/MSOC/2020MSOC_Final/tb_files/I_blurred_R.txt 
Execute     is_encrypted C:/Users/leo870823/Desktop/MSOC/2020MSOC_Final/tb_files/REAL.txt 
Execute     is_xip C:/Users/leo870823/Desktop/MSOC/2020MSOC_Final/tb_files/REAL.txt 
Execute     is_encrypted C:/Users/leo870823/Desktop/MSOC/2020MSOC_Final/tb_files/ground_truth_B.txt 
Execute     is_xip C:/Users/leo870823/Desktop/MSOC/2020MSOC_Final/tb_files/ground_truth_B.txt 
Execute     is_encrypted C:/Users/leo870823/Desktop/MSOC/2020MSOC_Final/tb_files/ground_truth_G.txt 
Execute     is_xip C:/Users/leo870823/Desktop/MSOC/2020MSOC_Final/tb_files/ground_truth_G.txt 
Execute     is_encrypted C:/Users/leo870823/Desktop/MSOC/2020MSOC_Final/tb_files/ground_truth_R.txt 
Execute     is_xip C:/Users/leo870823/Desktop/MSOC/2020MSOC_Final/tb_files/ground_truth_R.txt 
Execute     is_encrypted C:/Users/leo870823/Desktop/MSOC/2020MSOC_Final/tb.cpp 
Execute     is_xip C:/Users/leo870823/Desktop/MSOC/2020MSOC_Final/tb.cpp 
Execute     is_encrypted C:/Users/leo870823/Desktop/MSOC/2020MSOC_Final/deblur.cpp 
Execute     is_xip C:/Users/leo870823/Desktop/MSOC/2020MSOC_Final/deblur.cpp 
Execute     is_encrypted C:/Users/leo870823/Desktop/MSOC/2020MSOC_Final/deblur.h 
Execute     is_xip C:/Users/leo870823/Desktop/MSOC/2020MSOC_Final/deblur.h 
Execute     is_encrypted C:/Users/leo870823/Desktop/MSOC/2020MSOC_Final/divergent.cpp 
Execute     is_xip C:/Users/leo870823/Desktop/MSOC/2020MSOC_Final/divergent.cpp 
Execute     is_encrypted C:/Users/leo870823/Desktop/MSOC/2020MSOC_Final/divergent.h 
Execute     is_xip C:/Users/leo870823/Desktop/MSOC/2020MSOC_Final/divergent.h 
Execute     is_encrypted C:/Users/leo870823/Desktop/MSOC/2020MSOC_Final/fft_top.cpp 
Execute     is_xip C:/Users/leo870823/Desktop/MSOC/2020MSOC_Final/fft_top.cpp 
Execute     is_encrypted C:/Users/leo870823/Desktop/MSOC/2020MSOC_Final/fft_top.h 
Execute     is_xip C:/Users/leo870823/Desktop/MSOC/2020MSOC_Final/fft_top.h 
Execute     is_encrypted C:/Users/leo870823/Desktop/MSOC/2020MSOC_Final/proximal.cpp 
Execute     is_xip C:/Users/leo870823/Desktop/MSOC/2020MSOC_Final/proximal.cpp 
Execute     is_encrypted C:/Users/leo870823/Desktop/MSOC/2020MSOC_Final/proximal.h 
Execute     is_xip C:/Users/leo870823/Desktop/MSOC/2020MSOC_Final/proximal.h 
Execute     ap_part_info -name xc7z020-clg400-1 -data info 
INFO: [SIM 211-1] CSim file generation done with 0 errors.
INFO: [SIM 211-3] *************** CSIM finish ***************
Command   csim_design done; 10.229 sec.
Command ap_source done; 11.677 sec.
Execute cleanup_all 
INFO-FLOW: Workspace C:/Users/leo870823/Desktop/MSOC/2020MSOC_Final/ISPfinal/solution1 opened at Mon Jan 11 21:18:52 +0800 2021
Execute     config_clock -quiet -name default -period 10 -default=false 
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
Execute     open_platform DefaultPlatform 
Execute     import_lib C:/Xilinx/Vivado/2019.2/common/technology/xilinx/zynq/zynq 
Execute       source C:/Xilinx/Vivado/2019.2/common/technology/xilinx/common/xilinx.lib 
Execute         source C:/Xilinx/Vivado/2019.2/common/technology/xilinx/interface/xilinx_interface.lib 
Execute           source C:/Xilinx/Vivado/2019.2/common/technology/xilinx/interface/plb46.lib 
Execute           source C:/Xilinx/Vivado/2019.2/common/technology/xilinx/interface/fsl.lib 
Execute           source C:/Xilinx/Vivado/2019.2/common/technology/xilinx/interface/axi4.lib 
Execute           source C:/Xilinx/Vivado/2019.2/common/technology/xilinx/interface/maxi.lib 
Execute           source C:/Xilinx/Vivado/2019.2/common/technology/xilinx/interface/saxilite.lib 
Execute         source C:/Xilinx/Vivado/2019.2/common/technology/xilinx/common/dsp48.lib 
Execute         source C:/Xilinx/Vivado/2019.2/common/technology/xilinx/ip/dds_compiler.lib 
Execute         source C:/Xilinx/Vivado/2019.2/common/technology/xilinx/ip/xfft.lib 
Execute         source C:/Xilinx/Vivado/2019.2/common/technology/xilinx/ip/xfir.lib 
Execute       source C:/Xilinx/Vivado/2019.2/common/technology/xilinx/common/xilinx.hlp 
Execute         source C:/Xilinx/Vivado/2019.2/common/technology/xilinx/common/target_info.tcl 
Execute         source C:/Xilinx/Vivado/2019.2/common/technology/xilinx/interface/xilinx_interface.hlp 
Execute           source C:/Xilinx/Vivado/2019.2/common/technology/xilinx/interface/maxi.hlp 
Execute           source C:/Xilinx/Vivado/2019.2/common/technology/xilinx/interface/saxilite.hlp 
Execute         source C:/Xilinx/Vivado/2019.2/common/technology/xilinx/common/dsp48.hlp 
Execute       source C:/Xilinx/Vivado/2019.2/common/technology/xilinx/zynq/dsp48e1.hlp 
Execute       source C:/Xilinx/Vivado/2019.2/common/technology/xilinx/common/xilinx.hlp 
Execute         source C:/Xilinx/Vivado/2019.2/common/technology/xilinx/common/target_info.tcl 
Execute         source C:/Xilinx/Vivado/2019.2/common/technology/xilinx/interface/xilinx_interface.hlp 
Execute           source C:/Xilinx/Vivado/2019.2/common/technology/xilinx/interface/maxi.hlp 
Execute           source C:/Xilinx/Vivado/2019.2/common/technology/xilinx/interface/saxilite.hlp 
Execute         source C:/Xilinx/Vivado/2019.2/common/technology/xilinx/common/dsp48.hlp 
Execute     source C:/Xilinx/Vivado/2019.2/common/technology/xilinx/zynq/zynq.gen 
Execute       source C:/Xilinx/Vivado/2019.2/common/technology/xilinx/common/xilinx.gen 
Execute         source C:/Xilinx/Vivado/2019.2/common/technology/xilinx/interface/plb46.gen 
Execute         source C:/Xilinx/Vivado/2019.2/common/technology/xilinx/interface/fsl.gen 
Execute         source C:/Xilinx/Vivado/2019.2/common/technology/xilinx/interface/axi4.gen 
Execute         source C:/Xilinx/Vivado/2019.2/common/technology/xilinx/interface/nativeAXI4.gen 
Execute           source C:/Xilinx/Vivado/2019.2/common/technology/xilinx/interface/saxilite.gen 
Execute           source C:/Xilinx/Vivado/2019.2/common/technology/xilinx/interface/maxi.gen 
Execute         source C:/Xilinx/Vivado/2019.2/common/technology/xilinx/scripts/xilinxcoregen.gen 
Execute         source C:/Xilinx/Vivado/2019.2/common/technology/xilinx/interface/XilEDKCoreGen.gen 
Execute         source C:/Xilinx/Vivado/2019.2/common/technology/xilinx/ip/dds_compiler.gen 
Execute         source C:/Xilinx/Vivado/2019.2/common/technology/xilinx/ip/util.gen 
Execute         source C:/Xilinx/Vivado/2019.2/common/technology/xilinx/ip/xfft.gen 
Execute         source C:/Xilinx/Vivado/2019.2/common/technology/xilinx/ip/xfir.gen 
Execute         source C:/Xilinx/Vivado/2019.2/common/technology/xilinx/common/dsp48.gen 
Execute     open_platform DefaultPlatform 
Execute     import_lib C:/Xilinx/Vivado/2019.2/common/technology/xilinx/zynq/zynq_fpv6 
Execute       source C:/Xilinx/Vivado/2019.2/common/technology/xilinx/common/xilinx_fp.lib 
Execute       source C:/Xilinx/Vivado/2019.2/common/technology/xilinx/common/xilinx_fp.hlp 
Execute         source C:/Xilinx/Vivado/2019.2/common/technology/xilinx/common/xilinx.hlp 
Execute           source C:/Xilinx/Vivado/2019.2/common/technology/xilinx/common/target_info.tcl 
Execute           source C:/Xilinx/Vivado/2019.2/common/technology/xilinx/interface/xilinx_interface.hlp 
Execute             source C:/Xilinx/Vivado/2019.2/common/technology/xilinx/interface/maxi.hlp 
Execute             source C:/Xilinx/Vivado/2019.2/common/technology/xilinx/interface/saxilite.hlp 
Execute           source C:/Xilinx/Vivado/2019.2/common/technology/xilinx/common/dsp48.hlp 
Execute     source C:/Xilinx/Vivado/2019.2/common/technology/xilinx/zynq/zynq_fpv6.gen 
Execute       source C:/Xilinx/Vivado/2019.2/common/technology/xilinx/common/xilinx_fp.gen 
Execute     set_part xc7z020-clg400-1 
Execute       ap_part_info -name xc7z020-clg400-1 -data single -quiet 
Command       ap_part_info done; 1.181 sec.
Execute       ap_part_info -name xc7z020-clg400-1 -data info 
Execute       add_library xilinx/zynq/zynq:xc7z020:-clg400:-1 
Execute         get_default_platform 
Execute         ap_part_info -data single -name xc7z020-clg400-1 
Execute         ap_part_info -name xc7z020-clg400-1 -data resources 
Execute         ap_part_info -name xc7z020-clg400-1 -data info 
Execute         ap_part_info -name xc7z020-clg400-1 -data info 
Execute         config_chip_info -quiet -resource {SLICE 13300} {LUT 53200} {FF 106400} {DSP48E 220} {BRAM 280} {URAM 0} 
Execute         ap_part_info -name xc7z020-clg400-1 -data info 
Execute         config_chip_info -quiet -speed slow 
Execute       add_library xilinx/zynq/zynq_fpv6 
Execute         get_default_platform 
INFO: [HLS 200-10] Setting target device to 'xc7z020-clg400-1'
Execute       ap_part_info -name xc7z020-clg400-1 -data info 
Execute       get_default_platform 
Command     set_part done; 1.309 sec.
Execute     ap_part_info -data single -name xc7z020-clg400-1 
Execute     ap_part_info -name xc7z020-clg400-1 -data resources 
Execute     ap_part_info -name xc7z020-clg400-1 -data info 
Execute     ap_part_info -name xc7z020-clg400-1 -data info 
Execute     config_chip_info -quiet -resource {SLICE 13300} {LUT 53200} {FF 106400} {DSP48E 220} {BRAM 280} {URAM 0} 
Execute     ap_part_info -name xc7z020-clg400-1 -data info 
Execute     config_chip_info -quiet -speed slow 
Command   open_solution done; 1.472 sec.
Execute   csim_design -setup -clean -quiet 
INFO: [SIM 211-2] *************** CSIM start ***************
INFO: [SIM 211-4] CSIM will launch GCC as the compiler.
Execute     source csim/.lst_opt.tcl 
Execute     is_encrypted C:/Users/leo870823/Desktop/MSOC/2020MSOC_Final/tb_files/DENOM.txt 
Execute     is_xip C:/Users/leo870823/Desktop/MSOC/2020MSOC_Final/tb_files/DENOM.txt 
Execute     is_encrypted C:/Users/leo870823/Desktop/MSOC/2020MSOC_Final/tb_files/IMAGINARY.txt 
Execute     is_xip C:/Users/leo870823/Desktop/MSOC/2020MSOC_Final/tb_files/IMAGINARY.txt 
Execute     is_encrypted C:/Users/leo870823/Desktop/MSOC/2020MSOC_Final/tb_files/I_blurred_B.txt 
Execute     is_xip C:/Users/leo870823/Desktop/MSOC/2020MSOC_Final/tb_files/I_blurred_B.txt 
Execute     is_encrypted C:/Users/leo870823/Desktop/MSOC/2020MSOC_Final/tb_files/I_blurred_G.txt 
Execute     is_xip C:/Users/leo870823/Desktop/MSOC/2020MSOC_Final/tb_files/I_blurred_G.txt 
Execute     is_encrypted C:/Users/leo870823/Desktop/MSOC/2020MSOC_Final/tb_files/I_blurred_R.txt 
Execute     is_xip C:/Users/leo870823/Desktop/MSOC/2020MSOC_Final/tb_files/I_blurred_R.txt 
Execute     is_encrypted C:/Users/leo870823/Desktop/MSOC/2020MSOC_Final/tb_files/REAL.txt 
Execute     is_xip C:/Users/leo870823/Desktop/MSOC/2020MSOC_Final/tb_files/REAL.txt 
Execute     is_encrypted C:/Users/leo870823/Desktop/MSOC/2020MSOC_Final/tb_files/ground_truth_B.txt 
Execute     is_xip C:/Users/leo870823/Desktop/MSOC/2020MSOC_Final/tb_files/ground_truth_B.txt 
Execute     is_encrypted C:/Users/leo870823/Desktop/MSOC/2020MSOC_Final/tb_files/ground_truth_G.txt 
Execute     is_xip C:/Users/leo870823/Desktop/MSOC/2020MSOC_Final/tb_files/ground_truth_G.txt 
Execute     is_encrypted C:/Users/leo870823/Desktop/MSOC/2020MSOC_Final/tb_files/ground_truth_R.txt 
Execute     is_xip C:/Users/leo870823/Desktop/MSOC/2020MSOC_Final/tb_files/ground_truth_R.txt 
Execute     is_encrypted C:/Users/leo870823/Desktop/MSOC/2020MSOC_Final/tb.cpp 
Execute     is_xip C:/Users/leo870823/Desktop/MSOC/2020MSOC_Final/tb.cpp 
Execute     is_encrypted C:/Users/leo870823/Desktop/MSOC/2020MSOC_Final/deblur.cpp 
Execute     is_xip C:/Users/leo870823/Desktop/MSOC/2020MSOC_Final/deblur.cpp 
Execute     is_encrypted C:/Users/leo870823/Desktop/MSOC/2020MSOC_Final/deblur.h 
Execute     is_xip C:/Users/leo870823/Desktop/MSOC/2020MSOC_Final/deblur.h 
Execute     is_encrypted C:/Users/leo870823/Desktop/MSOC/2020MSOC_Final/divergent.cpp 
Execute     is_xip C:/Users/leo870823/Desktop/MSOC/2020MSOC_Final/divergent.cpp 
Execute     is_encrypted C:/Users/leo870823/Desktop/MSOC/2020MSOC_Final/divergent.h 
Execute     is_xip C:/Users/leo870823/Desktop/MSOC/2020MSOC_Final/divergent.h 
Execute     is_encrypted C:/Users/leo870823/Desktop/MSOC/2020MSOC_Final/fft_top.cpp 
Execute     is_xip C:/Users/leo870823/Desktop/MSOC/2020MSOC_Final/fft_top.cpp 
Execute     is_encrypted C:/Users/leo870823/Desktop/MSOC/2020MSOC_Final/fft_top.h 
Execute     is_xip C:/Users/leo870823/Desktop/MSOC/2020MSOC_Final/fft_top.h 
Execute     is_encrypted C:/Users/leo870823/Desktop/MSOC/2020MSOC_Final/proximal.cpp 
Execute     is_xip C:/Users/leo870823/Desktop/MSOC/2020MSOC_Final/proximal.cpp 
Execute     is_encrypted C:/Users/leo870823/Desktop/MSOC/2020MSOC_Final/proximal.h 
Execute     is_xip C:/Users/leo870823/Desktop/MSOC/2020MSOC_Final/proximal.h 
Execute     ap_part_info -name xc7z020-clg400-1 -data info 
INFO: [SIM 211-1] CSim file generation done with 0 errors.
INFO: [SIM 211-3] *************** CSIM finish ***************
Command   csim_design done; 10.301 sec.
Command ap_source done; 11.776 sec.
Execute cleanup_all 
INFO-FLOW: Workspace C:/Users/leo870823/Desktop/MSOC/2020MSOC_Final/ISPfinal/solution1 opened at Mon Jan 11 21:19:47 +0800 2021
Execute     config_clock -quiet -name default -period 10 -default=false 
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
Execute     open_platform DefaultPlatform 
Execute     import_lib C:/Xilinx/Vivado/2019.2/common/technology/xilinx/zynq/zynq 
Execute       source C:/Xilinx/Vivado/2019.2/common/technology/xilinx/common/xilinx.lib 
Execute         source C:/Xilinx/Vivado/2019.2/common/technology/xilinx/interface/xilinx_interface.lib 
Execute           source C:/Xilinx/Vivado/2019.2/common/technology/xilinx/interface/plb46.lib 
Execute           source C:/Xilinx/Vivado/2019.2/common/technology/xilinx/interface/fsl.lib 
Execute           source C:/Xilinx/Vivado/2019.2/common/technology/xilinx/interface/axi4.lib 
Execute           source C:/Xilinx/Vivado/2019.2/common/technology/xilinx/interface/maxi.lib 
Execute           source C:/Xilinx/Vivado/2019.2/common/technology/xilinx/interface/saxilite.lib 
Execute         source C:/Xilinx/Vivado/2019.2/common/technology/xilinx/common/dsp48.lib 
Execute         source C:/Xilinx/Vivado/2019.2/common/technology/xilinx/ip/dds_compiler.lib 
Execute         source C:/Xilinx/Vivado/2019.2/common/technology/xilinx/ip/xfft.lib 
Execute         source C:/Xilinx/Vivado/2019.2/common/technology/xilinx/ip/xfir.lib 
Execute       source C:/Xilinx/Vivado/2019.2/common/technology/xilinx/common/xilinx.hlp 
Execute         source C:/Xilinx/Vivado/2019.2/common/technology/xilinx/common/target_info.tcl 
Execute         source C:/Xilinx/Vivado/2019.2/common/technology/xilinx/interface/xilinx_interface.hlp 
Execute           source C:/Xilinx/Vivado/2019.2/common/technology/xilinx/interface/maxi.hlp 
Execute           source C:/Xilinx/Vivado/2019.2/common/technology/xilinx/interface/saxilite.hlp 
Execute         source C:/Xilinx/Vivado/2019.2/common/technology/xilinx/common/dsp48.hlp 
Execute       source C:/Xilinx/Vivado/2019.2/common/technology/xilinx/zynq/dsp48e1.hlp 
Execute       source C:/Xilinx/Vivado/2019.2/common/technology/xilinx/common/xilinx.hlp 
Execute         source C:/Xilinx/Vivado/2019.2/common/technology/xilinx/common/target_info.tcl 
Execute         source C:/Xilinx/Vivado/2019.2/common/technology/xilinx/interface/xilinx_interface.hlp 
Execute           source C:/Xilinx/Vivado/2019.2/common/technology/xilinx/interface/maxi.hlp 
Execute           source C:/Xilinx/Vivado/2019.2/common/technology/xilinx/interface/saxilite.hlp 
Execute         source C:/Xilinx/Vivado/2019.2/common/technology/xilinx/common/dsp48.hlp 
Execute     source C:/Xilinx/Vivado/2019.2/common/technology/xilinx/zynq/zynq.gen 
Execute       source C:/Xilinx/Vivado/2019.2/common/technology/xilinx/common/xilinx.gen 
Execute         source C:/Xilinx/Vivado/2019.2/common/technology/xilinx/interface/plb46.gen 
Execute         source C:/Xilinx/Vivado/2019.2/common/technology/xilinx/interface/fsl.gen 
Execute         source C:/Xilinx/Vivado/2019.2/common/technology/xilinx/interface/axi4.gen 
Execute         source C:/Xilinx/Vivado/2019.2/common/technology/xilinx/interface/nativeAXI4.gen 
Execute           source C:/Xilinx/Vivado/2019.2/common/technology/xilinx/interface/saxilite.gen 
Execute           source C:/Xilinx/Vivado/2019.2/common/technology/xilinx/interface/maxi.gen 
Execute         source C:/Xilinx/Vivado/2019.2/common/technology/xilinx/scripts/xilinxcoregen.gen 
Execute         source C:/Xilinx/Vivado/2019.2/common/technology/xilinx/interface/XilEDKCoreGen.gen 
Execute         source C:/Xilinx/Vivado/2019.2/common/technology/xilinx/ip/dds_compiler.gen 
Execute         source C:/Xilinx/Vivado/2019.2/common/technology/xilinx/ip/util.gen 
Execute         source C:/Xilinx/Vivado/2019.2/common/technology/xilinx/ip/xfft.gen 
Execute         source C:/Xilinx/Vivado/2019.2/common/technology/xilinx/ip/xfir.gen 
Execute         source C:/Xilinx/Vivado/2019.2/common/technology/xilinx/common/dsp48.gen 
Execute     open_platform DefaultPlatform 
Execute     import_lib C:/Xilinx/Vivado/2019.2/common/technology/xilinx/zynq/zynq_fpv6 
Execute       source C:/Xilinx/Vivado/2019.2/common/technology/xilinx/common/xilinx_fp.lib 
Execute       source C:/Xilinx/Vivado/2019.2/common/technology/xilinx/common/xilinx_fp.hlp 
Execute         source C:/Xilinx/Vivado/2019.2/common/technology/xilinx/common/xilinx.hlp 
Execute           source C:/Xilinx/Vivado/2019.2/common/technology/xilinx/common/target_info.tcl 
Execute           source C:/Xilinx/Vivado/2019.2/common/technology/xilinx/interface/xilinx_interface.hlp 
Execute             source C:/Xilinx/Vivado/2019.2/common/technology/xilinx/interface/maxi.hlp 
Execute             source C:/Xilinx/Vivado/2019.2/common/technology/xilinx/interface/saxilite.hlp 
Execute           source C:/Xilinx/Vivado/2019.2/common/technology/xilinx/common/dsp48.hlp 
Execute     source C:/Xilinx/Vivado/2019.2/common/technology/xilinx/zynq/zynq_fpv6.gen 
Execute       source C:/Xilinx/Vivado/2019.2/common/technology/xilinx/common/xilinx_fp.gen 
Execute     set_part xc7z020-clg400-1 
Execute       ap_part_info -name xc7z020-clg400-1 -data single -quiet 
Command       ap_part_info done; 1.188 sec.
Execute       ap_part_info -name xc7z020-clg400-1 -data info 
Execute       add_library xilinx/zynq/zynq:xc7z020:-clg400:-1 
Execute         get_default_platform 
Execute         ap_part_info -data single -name xc7z020-clg400-1 
Execute         ap_part_info -name xc7z020-clg400-1 -data resources 
Execute         ap_part_info -name xc7z020-clg400-1 -data info 
Execute         ap_part_info -name xc7z020-clg400-1 -data info 
Execute         config_chip_info -quiet -resource {SLICE 13300} {LUT 53200} {FF 106400} {DSP48E 220} {BRAM 280} {URAM 0} 
Execute         ap_part_info -name xc7z020-clg400-1 -data info 
Execute         config_chip_info -quiet -speed slow 
Execute       add_library xilinx/zynq/zynq_fpv6 
Execute         get_default_platform 
INFO: [HLS 200-10] Setting target device to 'xc7z020-clg400-1'
Execute       ap_part_info -name xc7z020-clg400-1 -data info 
Execute       get_default_platform 
Command     set_part done; 1.322 sec.
Execute     ap_part_info -data single -name xc7z020-clg400-1 
Execute     ap_part_info -name xc7z020-clg400-1 -data resources 
Execute     ap_part_info -name xc7z020-clg400-1 -data info 
Execute     ap_part_info -name xc7z020-clg400-1 -data info 
Execute     config_chip_info -quiet -resource {SLICE 13300} {LUT 53200} {FF 106400} {DSP48E 220} {BRAM 280} {URAM 0} 
Execute     ap_part_info -name xc7z020-clg400-1 -data info 
Execute     config_chip_info -quiet -speed slow 
Command   open_solution done; 1.485 sec.
Execute   csim_design -O -clean -quiet 
INFO: [SIM 211-2] *************** CSIM start ***************
INFO: [SIM 211-4] CSIM will launch GCC as the compiler.
Execute     source csim/.lst_opt.tcl 
Execute     is_encrypted C:/Users/leo870823/Desktop/MSOC/2020MSOC_Final/tb_files/DENOM.txt 
Execute     is_xip C:/Users/leo870823/Desktop/MSOC/2020MSOC_Final/tb_files/DENOM.txt 
Execute     is_encrypted C:/Users/leo870823/Desktop/MSOC/2020MSOC_Final/tb_files/IMAGINARY.txt 
Execute     is_xip C:/Users/leo870823/Desktop/MSOC/2020MSOC_Final/tb_files/IMAGINARY.txt 
Execute     is_encrypted C:/Users/leo870823/Desktop/MSOC/2020MSOC_Final/tb_files/I_blurred_B.txt 
Execute     is_xip C:/Users/leo870823/Desktop/MSOC/2020MSOC_Final/tb_files/I_blurred_B.txt 
Execute     is_encrypted C:/Users/leo870823/Desktop/MSOC/2020MSOC_Final/tb_files/I_blurred_G.txt 
Execute     is_xip C:/Users/leo870823/Desktop/MSOC/2020MSOC_Final/tb_files/I_blurred_G.txt 
Execute     is_encrypted C:/Users/leo870823/Desktop/MSOC/2020MSOC_Final/tb_files/I_blurred_R.txt 
Execute     is_xip C:/Users/leo870823/Desktop/MSOC/2020MSOC_Final/tb_files/I_blurred_R.txt 
Execute     is_encrypted C:/Users/leo870823/Desktop/MSOC/2020MSOC_Final/tb_files/REAL.txt 
Execute     is_xip C:/Users/leo870823/Desktop/MSOC/2020MSOC_Final/tb_files/REAL.txt 
Execute     is_encrypted C:/Users/leo870823/Desktop/MSOC/2020MSOC_Final/tb_files/ground_truth_B.txt 
Execute     is_xip C:/Users/leo870823/Desktop/MSOC/2020MSOC_Final/tb_files/ground_truth_B.txt 
Execute     is_encrypted C:/Users/leo870823/Desktop/MSOC/2020MSOC_Final/tb_files/ground_truth_G.txt 
Execute     is_xip C:/Users/leo870823/Desktop/MSOC/2020MSOC_Final/tb_files/ground_truth_G.txt 
Execute     is_encrypted C:/Users/leo870823/Desktop/MSOC/2020MSOC_Final/tb_files/ground_truth_R.txt 
Execute     is_xip C:/Users/leo870823/Desktop/MSOC/2020MSOC_Final/tb_files/ground_truth_R.txt 
Execute     is_encrypted C:/Users/leo870823/Desktop/MSOC/2020MSOC_Final/tb.cpp 
Execute     is_xip C:/Users/leo870823/Desktop/MSOC/2020MSOC_Final/tb.cpp 
Execute     is_encrypted C:/Users/leo870823/Desktop/MSOC/2020MSOC_Final/deblur.cpp 
Execute     is_xip C:/Users/leo870823/Desktop/MSOC/2020MSOC_Final/deblur.cpp 
Execute     is_encrypted C:/Users/leo870823/Desktop/MSOC/2020MSOC_Final/deblur.h 
Execute     is_xip C:/Users/leo870823/Desktop/MSOC/2020MSOC_Final/deblur.h 
Execute     is_encrypted C:/Users/leo870823/Desktop/MSOC/2020MSOC_Final/divergent.cpp 
Execute     is_xip C:/Users/leo870823/Desktop/MSOC/2020MSOC_Final/divergent.cpp 
Execute     is_encrypted C:/Users/leo870823/Desktop/MSOC/2020MSOC_Final/divergent.h 
Execute     is_xip C:/Users/leo870823/Desktop/MSOC/2020MSOC_Final/divergent.h 
Execute     is_encrypted C:/Users/leo870823/Desktop/MSOC/2020MSOC_Final/fft_top.cpp 
Execute     is_xip C:/Users/leo870823/Desktop/MSOC/2020MSOC_Final/fft_top.cpp 
Execute     is_encrypted C:/Users/leo870823/Desktop/MSOC/2020MSOC_Final/fft_top.h 
Execute     is_xip C:/Users/leo870823/Desktop/MSOC/2020MSOC_Final/fft_top.h 
Execute     is_encrypted C:/Users/leo870823/Desktop/MSOC/2020MSOC_Final/proximal.cpp 
Execute     is_xip C:/Users/leo870823/Desktop/MSOC/2020MSOC_Final/proximal.cpp 
Execute     is_encrypted C:/Users/leo870823/Desktop/MSOC/2020MSOC_Final/proximal.h 
Execute     is_xip C:/Users/leo870823/Desktop/MSOC/2020MSOC_Final/proximal.h 
Execute     ap_part_info -name xc7z020-clg400-1 -data info 
Execute     source run_sim.tcl 
Command     ap_source done; error code: 1; 4.126 sec.
ERROR: [SIM 211-100] CSim failed with errors.
INFO: [SIM 211-3] *************** CSIM finish ***************
Command   csim_design done; error code: 2; 12.4 sec.
Command ap_source done; error code: 1; 13.888 sec.
Execute cleanup_all 
INFO-FLOW: Workspace C:/Users/leo870823/Desktop/MSOC/2020MSOC_Final/ISPfinal/solution1 opened at Mon Jan 11 21:26:34 +0800 2021
Execute     config_clock -quiet -name default -period 10 -default=false 
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
Execute     open_platform DefaultPlatform 
Execute     import_lib C:/Xilinx/Vivado/2019.2/common/technology/xilinx/zynq/zynq 
Execute       source C:/Xilinx/Vivado/2019.2/common/technology/xilinx/common/xilinx.lib 
Execute         source C:/Xilinx/Vivado/2019.2/common/technology/xilinx/interface/xilinx_interface.lib 
Execute           source C:/Xilinx/Vivado/2019.2/common/technology/xilinx/interface/plb46.lib 
Execute           source C:/Xilinx/Vivado/2019.2/common/technology/xilinx/interface/fsl.lib 
Execute           source C:/Xilinx/Vivado/2019.2/common/technology/xilinx/interface/axi4.lib 
Execute           source C:/Xilinx/Vivado/2019.2/common/technology/xilinx/interface/maxi.lib 
Execute           source C:/Xilinx/Vivado/2019.2/common/technology/xilinx/interface/saxilite.lib 
Execute         source C:/Xilinx/Vivado/2019.2/common/technology/xilinx/common/dsp48.lib 
Execute         source C:/Xilinx/Vivado/2019.2/common/technology/xilinx/ip/dds_compiler.lib 
Execute         source C:/Xilinx/Vivado/2019.2/common/technology/xilinx/ip/xfft.lib 
Execute         source C:/Xilinx/Vivado/2019.2/common/technology/xilinx/ip/xfir.lib 
Execute       source C:/Xilinx/Vivado/2019.2/common/technology/xilinx/common/xilinx.hlp 
Execute         source C:/Xilinx/Vivado/2019.2/common/technology/xilinx/common/target_info.tcl 
Execute         source C:/Xilinx/Vivado/2019.2/common/technology/xilinx/interface/xilinx_interface.hlp 
Execute           source C:/Xilinx/Vivado/2019.2/common/technology/xilinx/interface/maxi.hlp 
Execute           source C:/Xilinx/Vivado/2019.2/common/technology/xilinx/interface/saxilite.hlp 
Execute         source C:/Xilinx/Vivado/2019.2/common/technology/xilinx/common/dsp48.hlp 
Execute       source C:/Xilinx/Vivado/2019.2/common/technology/xilinx/zynq/dsp48e1.hlp 
Execute       source C:/Xilinx/Vivado/2019.2/common/technology/xilinx/common/xilinx.hlp 
Execute         source C:/Xilinx/Vivado/2019.2/common/technology/xilinx/common/target_info.tcl 
Execute         source C:/Xilinx/Vivado/2019.2/common/technology/xilinx/interface/xilinx_interface.hlp 
Execute           source C:/Xilinx/Vivado/2019.2/common/technology/xilinx/interface/maxi.hlp 
Execute           source C:/Xilinx/Vivado/2019.2/common/technology/xilinx/interface/saxilite.hlp 
Execute         source C:/Xilinx/Vivado/2019.2/common/technology/xilinx/common/dsp48.hlp 
Execute     source C:/Xilinx/Vivado/2019.2/common/technology/xilinx/zynq/zynq.gen 
Execute       source C:/Xilinx/Vivado/2019.2/common/technology/xilinx/common/xilinx.gen 
Execute         source C:/Xilinx/Vivado/2019.2/common/technology/xilinx/interface/plb46.gen 
Execute         source C:/Xilinx/Vivado/2019.2/common/technology/xilinx/interface/fsl.gen 
Execute         source C:/Xilinx/Vivado/2019.2/common/technology/xilinx/interface/axi4.gen 
Execute         source C:/Xilinx/Vivado/2019.2/common/technology/xilinx/interface/nativeAXI4.gen 
Execute           source C:/Xilinx/Vivado/2019.2/common/technology/xilinx/interface/saxilite.gen 
Execute           source C:/Xilinx/Vivado/2019.2/common/technology/xilinx/interface/maxi.gen 
Execute         source C:/Xilinx/Vivado/2019.2/common/technology/xilinx/scripts/xilinxcoregen.gen 
Execute         source C:/Xilinx/Vivado/2019.2/common/technology/xilinx/interface/XilEDKCoreGen.gen 
Execute         source C:/Xilinx/Vivado/2019.2/common/technology/xilinx/ip/dds_compiler.gen 
Execute         source C:/Xilinx/Vivado/2019.2/common/technology/xilinx/ip/util.gen 
Execute         source C:/Xilinx/Vivado/2019.2/common/technology/xilinx/ip/xfft.gen 
Execute         source C:/Xilinx/Vivado/2019.2/common/technology/xilinx/ip/xfir.gen 
Execute         source C:/Xilinx/Vivado/2019.2/common/technology/xilinx/common/dsp48.gen 
Execute     open_platform DefaultPlatform 
Execute     import_lib C:/Xilinx/Vivado/2019.2/common/technology/xilinx/zynq/zynq_fpv6 
Execute       source C:/Xilinx/Vivado/2019.2/common/technology/xilinx/common/xilinx_fp.lib 
Execute       source C:/Xilinx/Vivado/2019.2/common/technology/xilinx/common/xilinx_fp.hlp 
Execute         source C:/Xilinx/Vivado/2019.2/common/technology/xilinx/common/xilinx.hlp 
Execute           source C:/Xilinx/Vivado/2019.2/common/technology/xilinx/common/target_info.tcl 
Execute           source C:/Xilinx/Vivado/2019.2/common/technology/xilinx/interface/xilinx_interface.hlp 
Execute             source C:/Xilinx/Vivado/2019.2/common/technology/xilinx/interface/maxi.hlp 
Execute             source C:/Xilinx/Vivado/2019.2/common/technology/xilinx/interface/saxilite.hlp 
Execute           source C:/Xilinx/Vivado/2019.2/common/technology/xilinx/common/dsp48.hlp 
Execute     source C:/Xilinx/Vivado/2019.2/common/technology/xilinx/zynq/zynq_fpv6.gen 
Execute       source C:/Xilinx/Vivado/2019.2/common/technology/xilinx/common/xilinx_fp.gen 
Execute     set_part xc7z020-clg400-1 
Execute       ap_part_info -name xc7z020-clg400-1 -data single -quiet 
Command       ap_part_info done; 1.176 sec.
Execute       ap_part_info -name xc7z020-clg400-1 -data info 
Execute       add_library xilinx/zynq/zynq:xc7z020:-clg400:-1 
Execute         get_default_platform 
Execute         ap_part_info -data single -name xc7z020-clg400-1 
Execute         ap_part_info -name xc7z020-clg400-1 -data resources 
Execute         ap_part_info -name xc7z020-clg400-1 -data info 
Execute         ap_part_info -name xc7z020-clg400-1 -data info 
Execute         config_chip_info -quiet -resource {SLICE 13300} {LUT 53200} {FF 106400} {DSP48E 220} {BRAM 280} {URAM 0} 
Execute         ap_part_info -name xc7z020-clg400-1 -data info 
Execute         config_chip_info -quiet -speed slow 
Execute       add_library xilinx/zynq/zynq_fpv6 
Execute         get_default_platform 
INFO: [HLS 200-10] Setting target device to 'xc7z020-clg400-1'
Execute       ap_part_info -name xc7z020-clg400-1 -data info 
Execute       get_default_platform 
Command     set_part done; 1.321 sec.
Execute     ap_part_info -data single -name xc7z020-clg400-1 
Execute     ap_part_info -name xc7z020-clg400-1 -data resources 
Execute     ap_part_info -name xc7z020-clg400-1 -data info 
Execute     ap_part_info -name xc7z020-clg400-1 -data info 
Execute     config_chip_info -quiet -resource {SLICE 13300} {LUT 53200} {FF 106400} {DSP48E 220} {BRAM 280} {URAM 0} 
Execute     ap_part_info -name xc7z020-clg400-1 -data info 
Execute     config_chip_info -quiet -speed slow 
Command   open_solution done; 1.499 sec.
Execute   csim_design -O -clean -quiet 
INFO: [SIM 211-2] *************** CSIM start ***************
INFO: [SIM 211-4] CSIM will launch GCC as the compiler.
Execute     source csim/.lst_opt.tcl 
Execute     is_encrypted C:/Users/leo870823/Desktop/MSOC/2020MSOC_Final/tb_files/DENOM.txt 
Execute     is_xip C:/Users/leo870823/Desktop/MSOC/2020MSOC_Final/tb_files/DENOM.txt 
Execute     is_encrypted C:/Users/leo870823/Desktop/MSOC/2020MSOC_Final/tb_files/IMAGINARY.txt 
Execute     is_xip C:/Users/leo870823/Desktop/MSOC/2020MSOC_Final/tb_files/IMAGINARY.txt 
Execute     is_encrypted C:/Users/leo870823/Desktop/MSOC/2020MSOC_Final/tb_files/I_blurred_B.txt 
Execute     is_xip C:/Users/leo870823/Desktop/MSOC/2020MSOC_Final/tb_files/I_blurred_B.txt 
Execute     is_encrypted C:/Users/leo870823/Desktop/MSOC/2020MSOC_Final/tb_files/I_blurred_G.txt 
Execute     is_xip C:/Users/leo870823/Desktop/MSOC/2020MSOC_Final/tb_files/I_blurred_G.txt 
Execute     is_encrypted C:/Users/leo870823/Desktop/MSOC/2020MSOC_Final/tb_files/I_blurred_R.txt 
Execute     is_xip C:/Users/leo870823/Desktop/MSOC/2020MSOC_Final/tb_files/I_blurred_R.txt 
Execute     is_encrypted C:/Users/leo870823/Desktop/MSOC/2020MSOC_Final/tb_files/REAL.txt 
Execute     is_xip C:/Users/leo870823/Desktop/MSOC/2020MSOC_Final/tb_files/REAL.txt 
Execute     is_encrypted C:/Users/leo870823/Desktop/MSOC/2020MSOC_Final/tb_files/ground_truth_B.txt 
Execute     is_xip C:/Users/leo870823/Desktop/MSOC/2020MSOC_Final/tb_files/ground_truth_B.txt 
Execute     is_encrypted C:/Users/leo870823/Desktop/MSOC/2020MSOC_Final/tb_files/ground_truth_G.txt 
Execute     is_xip C:/Users/leo870823/Desktop/MSOC/2020MSOC_Final/tb_files/ground_truth_G.txt 
Execute     is_encrypted C:/Users/leo870823/Desktop/MSOC/2020MSOC_Final/tb_files/ground_truth_R.txt 
Execute     is_xip C:/Users/leo870823/Desktop/MSOC/2020MSOC_Final/tb_files/ground_truth_R.txt 
Execute     is_encrypted C:/Users/leo870823/Desktop/MSOC/2020MSOC_Final/tb.cpp 
Execute     is_xip C:/Users/leo870823/Desktop/MSOC/2020MSOC_Final/tb.cpp 
Execute     is_encrypted C:/Users/leo870823/Desktop/MSOC/2020MSOC_Final/deblur.cpp 
Execute     is_xip C:/Users/leo870823/Desktop/MSOC/2020MSOC_Final/deblur.cpp 
Execute     is_encrypted C:/Users/leo870823/Desktop/MSOC/2020MSOC_Final/deblur.h 
Execute     is_xip C:/Users/leo870823/Desktop/MSOC/2020MSOC_Final/deblur.h 
Execute     is_encrypted C:/Users/leo870823/Desktop/MSOC/2020MSOC_Final/divergent.cpp 
Execute     is_xip C:/Users/leo870823/Desktop/MSOC/2020MSOC_Final/divergent.cpp 
Execute     is_encrypted C:/Users/leo870823/Desktop/MSOC/2020MSOC_Final/divergent.h 
Execute     is_xip C:/Users/leo870823/Desktop/MSOC/2020MSOC_Final/divergent.h 
Execute     is_encrypted C:/Users/leo870823/Desktop/MSOC/2020MSOC_Final/fft_top.cpp 
Execute     is_xip C:/Users/leo870823/Desktop/MSOC/2020MSOC_Final/fft_top.cpp 
Execute     is_encrypted C:/Users/leo870823/Desktop/MSOC/2020MSOC_Final/fft_top.h 
Execute     is_xip C:/Users/leo870823/Desktop/MSOC/2020MSOC_Final/fft_top.h 
Execute     is_encrypted C:/Users/leo870823/Desktop/MSOC/2020MSOC_Final/proximal.cpp 
Execute     is_xip C:/Users/leo870823/Desktop/MSOC/2020MSOC_Final/proximal.cpp 
Execute     is_encrypted C:/Users/leo870823/Desktop/MSOC/2020MSOC_Final/proximal.h 
Execute     is_xip C:/Users/leo870823/Desktop/MSOC/2020MSOC_Final/proximal.h 
Execute     ap_part_info -name xc7z020-clg400-1 -data info 
Execute     source run_sim.tcl 
Command     ap_source done; 5.074 sec.
INFO: [SIM 211-1] CSim done with 0 errors.
INFO: [SIM 211-3] *************** CSIM finish ***************
Command   csim_design done; 13.658 sec.
Command ap_source done; 15.16 sec.
Execute cleanup_all 
INFO-FLOW: Workspace C:/Users/leo870823/Desktop/MSOC/2020MSOC_Final/ISPfinal/solution1 opened at Mon Jan 11 21:30:04 +0800 2021
Execute     config_clock -quiet -name default -period 10 -default=false 
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
Execute     open_platform DefaultPlatform 
Execute     import_lib C:/Xilinx/Vivado/2019.2/common/technology/xilinx/zynq/zynq 
Execute       source C:/Xilinx/Vivado/2019.2/common/technology/xilinx/common/xilinx.lib 
Execute         source C:/Xilinx/Vivado/2019.2/common/technology/xilinx/interface/xilinx_interface.lib 
Execute           source C:/Xilinx/Vivado/2019.2/common/technology/xilinx/interface/plb46.lib 
Execute           source C:/Xilinx/Vivado/2019.2/common/technology/xilinx/interface/fsl.lib 
Execute           source C:/Xilinx/Vivado/2019.2/common/technology/xilinx/interface/axi4.lib 
Execute           source C:/Xilinx/Vivado/2019.2/common/technology/xilinx/interface/maxi.lib 
Execute           source C:/Xilinx/Vivado/2019.2/common/technology/xilinx/interface/saxilite.lib 
Execute         source C:/Xilinx/Vivado/2019.2/common/technology/xilinx/common/dsp48.lib 
Execute         source C:/Xilinx/Vivado/2019.2/common/technology/xilinx/ip/dds_compiler.lib 
Execute         source C:/Xilinx/Vivado/2019.2/common/technology/xilinx/ip/xfft.lib 
Execute         source C:/Xilinx/Vivado/2019.2/common/technology/xilinx/ip/xfir.lib 
Execute       source C:/Xilinx/Vivado/2019.2/common/technology/xilinx/common/xilinx.hlp 
Execute         source C:/Xilinx/Vivado/2019.2/common/technology/xilinx/common/target_info.tcl 
Execute         source C:/Xilinx/Vivado/2019.2/common/technology/xilinx/interface/xilinx_interface.hlp 
Execute           source C:/Xilinx/Vivado/2019.2/common/technology/xilinx/interface/maxi.hlp 
Execute           source C:/Xilinx/Vivado/2019.2/common/technology/xilinx/interface/saxilite.hlp 
Execute         source C:/Xilinx/Vivado/2019.2/common/technology/xilinx/common/dsp48.hlp 
Execute       source C:/Xilinx/Vivado/2019.2/common/technology/xilinx/zynq/dsp48e1.hlp 
Execute       source C:/Xilinx/Vivado/2019.2/common/technology/xilinx/common/xilinx.hlp 
Execute         source C:/Xilinx/Vivado/2019.2/common/technology/xilinx/common/target_info.tcl 
Execute         source C:/Xilinx/Vivado/2019.2/common/technology/xilinx/interface/xilinx_interface.hlp 
Execute           source C:/Xilinx/Vivado/2019.2/common/technology/xilinx/interface/maxi.hlp 
Execute           source C:/Xilinx/Vivado/2019.2/common/technology/xilinx/interface/saxilite.hlp 
Execute         source C:/Xilinx/Vivado/2019.2/common/technology/xilinx/common/dsp48.hlp 
Execute     source C:/Xilinx/Vivado/2019.2/common/technology/xilinx/zynq/zynq.gen 
Execute       source C:/Xilinx/Vivado/2019.2/common/technology/xilinx/common/xilinx.gen 
Execute         source C:/Xilinx/Vivado/2019.2/common/technology/xilinx/interface/plb46.gen 
Execute         source C:/Xilinx/Vivado/2019.2/common/technology/xilinx/interface/fsl.gen 
Execute         source C:/Xilinx/Vivado/2019.2/common/technology/xilinx/interface/axi4.gen 
Execute         source C:/Xilinx/Vivado/2019.2/common/technology/xilinx/interface/nativeAXI4.gen 
Execute           source C:/Xilinx/Vivado/2019.2/common/technology/xilinx/interface/saxilite.gen 
Execute           source C:/Xilinx/Vivado/2019.2/common/technology/xilinx/interface/maxi.gen 
Execute         source C:/Xilinx/Vivado/2019.2/common/technology/xilinx/scripts/xilinxcoregen.gen 
Execute         source C:/Xilinx/Vivado/2019.2/common/technology/xilinx/interface/XilEDKCoreGen.gen 
Execute         source C:/Xilinx/Vivado/2019.2/common/technology/xilinx/ip/dds_compiler.gen 
Execute         source C:/Xilinx/Vivado/2019.2/common/technology/xilinx/ip/util.gen 
Execute         source C:/Xilinx/Vivado/2019.2/common/technology/xilinx/ip/xfft.gen 
Execute         source C:/Xilinx/Vivado/2019.2/common/technology/xilinx/ip/xfir.gen 
Execute         source C:/Xilinx/Vivado/2019.2/common/technology/xilinx/common/dsp48.gen 
Execute     open_platform DefaultPlatform 
Execute     import_lib C:/Xilinx/Vivado/2019.2/common/technology/xilinx/zynq/zynq_fpv6 
Execute       source C:/Xilinx/Vivado/2019.2/common/technology/xilinx/common/xilinx_fp.lib 
Execute       source C:/Xilinx/Vivado/2019.2/common/technology/xilinx/common/xilinx_fp.hlp 
Execute         source C:/Xilinx/Vivado/2019.2/common/technology/xilinx/common/xilinx.hlp 
Execute           source C:/Xilinx/Vivado/2019.2/common/technology/xilinx/common/target_info.tcl 
Execute           source C:/Xilinx/Vivado/2019.2/common/technology/xilinx/interface/xilinx_interface.hlp 
Execute             source C:/Xilinx/Vivado/2019.2/common/technology/xilinx/interface/maxi.hlp 
Execute             source C:/Xilinx/Vivado/2019.2/common/technology/xilinx/interface/saxilite.hlp 
Execute           source C:/Xilinx/Vivado/2019.2/common/technology/xilinx/common/dsp48.hlp 
Execute     source C:/Xilinx/Vivado/2019.2/common/technology/xilinx/zynq/zynq_fpv6.gen 
Execute       source C:/Xilinx/Vivado/2019.2/common/technology/xilinx/common/xilinx_fp.gen 
Execute     set_part xc7z020-clg400-1 
Execute       ap_part_info -name xc7z020-clg400-1 -data single -quiet 
Command       ap_part_info done; 1.181 sec.
Execute       ap_part_info -name xc7z020-clg400-1 -data info 
Execute       add_library xilinx/zynq/zynq:xc7z020:-clg400:-1 
Execute         get_default_platform 
Execute         ap_part_info -data single -name xc7z020-clg400-1 
Execute         ap_part_info -name xc7z020-clg400-1 -data resources 
Execute         ap_part_info -name xc7z020-clg400-1 -data info 
Execute         ap_part_info -name xc7z020-clg400-1 -data info 
Execute         config_chip_info -quiet -resource {SLICE 13300} {LUT 53200} {FF 106400} {DSP48E 220} {BRAM 280} {URAM 0} 
Execute         ap_part_info -name xc7z020-clg400-1 -data info 
Execute         config_chip_info -quiet -speed slow 
Execute       add_library xilinx/zynq/zynq_fpv6 
Execute         get_default_platform 
INFO: [HLS 200-10] Setting target device to 'xc7z020-clg400-1'
Execute       ap_part_info -name xc7z020-clg400-1 -data info 
Execute       get_default_platform 
Command     set_part done; 1.3 sec.
Execute     ap_part_info -data single -name xc7z020-clg400-1 
Execute     ap_part_info -name xc7z020-clg400-1 -data resources 
Execute     ap_part_info -name xc7z020-clg400-1 -data info 
Execute     ap_part_info -name xc7z020-clg400-1 -data info 
Execute     config_chip_info -quiet -resource {SLICE 13300} {LUT 53200} {FF 106400} {DSP48E 220} {BRAM 280} {URAM 0} 
Execute     ap_part_info -name xc7z020-clg400-1 -data info 
Execute     config_chip_info -quiet -speed slow 
Command   open_solution done; 1.463 sec.
Execute   csim_design -O -clean -quiet 
INFO: [SIM 211-2] *************** CSIM start ***************
INFO: [SIM 211-4] CSIM will launch GCC as the compiler.
Execute     source csim/.lst_opt.tcl 
Execute     is_encrypted C:/Users/leo870823/Desktop/MSOC/2020MSOC_Final/tb_files/DENOM.txt 
Execute     is_xip C:/Users/leo870823/Desktop/MSOC/2020MSOC_Final/tb_files/DENOM.txt 
Execute     is_encrypted C:/Users/leo870823/Desktop/MSOC/2020MSOC_Final/tb_files/IMAGINARY.txt 
Execute     is_xip C:/Users/leo870823/Desktop/MSOC/2020MSOC_Final/tb_files/IMAGINARY.txt 
Execute     is_encrypted C:/Users/leo870823/Desktop/MSOC/2020MSOC_Final/tb_files/I_blurred_B.txt 
Execute     is_xip C:/Users/leo870823/Desktop/MSOC/2020MSOC_Final/tb_files/I_blurred_B.txt 
Execute     is_encrypted C:/Users/leo870823/Desktop/MSOC/2020MSOC_Final/tb_files/I_blurred_G.txt 
Execute     is_xip C:/Users/leo870823/Desktop/MSOC/2020MSOC_Final/tb_files/I_blurred_G.txt 
Execute     is_encrypted C:/Users/leo870823/Desktop/MSOC/2020MSOC_Final/tb_files/I_blurred_R.txt 
Execute     is_xip C:/Users/leo870823/Desktop/MSOC/2020MSOC_Final/tb_files/I_blurred_R.txt 
Execute     is_encrypted C:/Users/leo870823/Desktop/MSOC/2020MSOC_Final/tb_files/REAL.txt 
Execute     is_xip C:/Users/leo870823/Desktop/MSOC/2020MSOC_Final/tb_files/REAL.txt 
Execute     is_encrypted C:/Users/leo870823/Desktop/MSOC/2020MSOC_Final/tb_files/ground_truth_B.txt 
Execute     is_xip C:/Users/leo870823/Desktop/MSOC/2020MSOC_Final/tb_files/ground_truth_B.txt 
Execute     is_encrypted C:/Users/leo870823/Desktop/MSOC/2020MSOC_Final/tb_files/ground_truth_G.txt 
Execute     is_xip C:/Users/leo870823/Desktop/MSOC/2020MSOC_Final/tb_files/ground_truth_G.txt 
Execute     is_encrypted C:/Users/leo870823/Desktop/MSOC/2020MSOC_Final/tb_files/ground_truth_R.txt 
Execute     is_xip C:/Users/leo870823/Desktop/MSOC/2020MSOC_Final/tb_files/ground_truth_R.txt 
Execute     is_encrypted C:/Users/leo870823/Desktop/MSOC/2020MSOC_Final/tb.cpp 
Execute     is_xip C:/Users/leo870823/Desktop/MSOC/2020MSOC_Final/tb.cpp 
Execute     is_encrypted C:/Users/leo870823/Desktop/MSOC/2020MSOC_Final/deblur.cpp 
Execute     is_xip C:/Users/leo870823/Desktop/MSOC/2020MSOC_Final/deblur.cpp 
Execute     is_encrypted C:/Users/leo870823/Desktop/MSOC/2020MSOC_Final/deblur.h 
Execute     is_xip C:/Users/leo870823/Desktop/MSOC/2020MSOC_Final/deblur.h 
Execute     is_encrypted C:/Users/leo870823/Desktop/MSOC/2020MSOC_Final/divergent.cpp 
Execute     is_xip C:/Users/leo870823/Desktop/MSOC/2020MSOC_Final/divergent.cpp 
Execute     is_encrypted C:/Users/leo870823/Desktop/MSOC/2020MSOC_Final/divergent.h 
Execute     is_xip C:/Users/leo870823/Desktop/MSOC/2020MSOC_Final/divergent.h 
Execute     is_encrypted C:/Users/leo870823/Desktop/MSOC/2020MSOC_Final/fft_top.cpp 
Execute     is_xip C:/Users/leo870823/Desktop/MSOC/2020MSOC_Final/fft_top.cpp 
Execute     is_encrypted C:/Users/leo870823/Desktop/MSOC/2020MSOC_Final/fft_top.h 
Execute     is_xip C:/Users/leo870823/Desktop/MSOC/2020MSOC_Final/fft_top.h 
Execute     is_encrypted C:/Users/leo870823/Desktop/MSOC/2020MSOC_Final/proximal.cpp 
Execute     is_xip C:/Users/leo870823/Desktop/MSOC/2020MSOC_Final/proximal.cpp 
Execute     is_encrypted C:/Users/leo870823/Desktop/MSOC/2020MSOC_Final/proximal.h 
Execute     is_xip C:/Users/leo870823/Desktop/MSOC/2020MSOC_Final/proximal.h 
Execute     ap_part_info -name xc7z020-clg400-1 -data info 
ERROR: [SIM 211-100] 'csim_design' failed: compilation error(s).
INFO: [SIM 211-3] *************** CSIM finish ***************
Command   csim_design done; error code: 2; 6.077 sec.
Command ap_source done; error code: 1; 7.543 sec.
Execute cleanup_all 
INFO-FLOW: Workspace C:/Users/leo870823/Desktop/MSOC/2020MSOC_Final/ISPfinal/solution1 opened at Mon Jan 11 21:31:12 +0800 2021
Execute     config_clock -quiet -name default -period 10 -default=false 
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
Execute     open_platform DefaultPlatform 
Execute     import_lib C:/Xilinx/Vivado/2019.2/common/technology/xilinx/zynq/zynq 
Execute       source C:/Xilinx/Vivado/2019.2/common/technology/xilinx/common/xilinx.lib 
Execute         source C:/Xilinx/Vivado/2019.2/common/technology/xilinx/interface/xilinx_interface.lib 
Execute           source C:/Xilinx/Vivado/2019.2/common/technology/xilinx/interface/plb46.lib 
Execute           source C:/Xilinx/Vivado/2019.2/common/technology/xilinx/interface/fsl.lib 
Execute           source C:/Xilinx/Vivado/2019.2/common/technology/xilinx/interface/axi4.lib 
Execute           source C:/Xilinx/Vivado/2019.2/common/technology/xilinx/interface/maxi.lib 
Execute           source C:/Xilinx/Vivado/2019.2/common/technology/xilinx/interface/saxilite.lib 
Execute         source C:/Xilinx/Vivado/2019.2/common/technology/xilinx/common/dsp48.lib 
Execute         source C:/Xilinx/Vivado/2019.2/common/technology/xilinx/ip/dds_compiler.lib 
Execute         source C:/Xilinx/Vivado/2019.2/common/technology/xilinx/ip/xfft.lib 
Execute         source C:/Xilinx/Vivado/2019.2/common/technology/xilinx/ip/xfir.lib 
Execute       source C:/Xilinx/Vivado/2019.2/common/technology/xilinx/common/xilinx.hlp 
Execute         source C:/Xilinx/Vivado/2019.2/common/technology/xilinx/common/target_info.tcl 
Execute         source C:/Xilinx/Vivado/2019.2/common/technology/xilinx/interface/xilinx_interface.hlp 
Execute           source C:/Xilinx/Vivado/2019.2/common/technology/xilinx/interface/maxi.hlp 
Execute           source C:/Xilinx/Vivado/2019.2/common/technology/xilinx/interface/saxilite.hlp 
Execute         source C:/Xilinx/Vivado/2019.2/common/technology/xilinx/common/dsp48.hlp 
Execute       source C:/Xilinx/Vivado/2019.2/common/technology/xilinx/zynq/dsp48e1.hlp 
Execute       source C:/Xilinx/Vivado/2019.2/common/technology/xilinx/common/xilinx.hlp 
Execute         source C:/Xilinx/Vivado/2019.2/common/technology/xilinx/common/target_info.tcl 
Execute         source C:/Xilinx/Vivado/2019.2/common/technology/xilinx/interface/xilinx_interface.hlp 
Execute           source C:/Xilinx/Vivado/2019.2/common/technology/xilinx/interface/maxi.hlp 
Execute           source C:/Xilinx/Vivado/2019.2/common/technology/xilinx/interface/saxilite.hlp 
Execute         source C:/Xilinx/Vivado/2019.2/common/technology/xilinx/common/dsp48.hlp 
Execute     source C:/Xilinx/Vivado/2019.2/common/technology/xilinx/zynq/zynq.gen 
Execute       source C:/Xilinx/Vivado/2019.2/common/technology/xilinx/common/xilinx.gen 
Execute         source C:/Xilinx/Vivado/2019.2/common/technology/xilinx/interface/plb46.gen 
Execute         source C:/Xilinx/Vivado/2019.2/common/technology/xilinx/interface/fsl.gen 
Execute         source C:/Xilinx/Vivado/2019.2/common/technology/xilinx/interface/axi4.gen 
Execute         source C:/Xilinx/Vivado/2019.2/common/technology/xilinx/interface/nativeAXI4.gen 
Execute           source C:/Xilinx/Vivado/2019.2/common/technology/xilinx/interface/saxilite.gen 
Execute           source C:/Xilinx/Vivado/2019.2/common/technology/xilinx/interface/maxi.gen 
Execute         source C:/Xilinx/Vivado/2019.2/common/technology/xilinx/scripts/xilinxcoregen.gen 
Execute         source C:/Xilinx/Vivado/2019.2/common/technology/xilinx/interface/XilEDKCoreGen.gen 
Execute         source C:/Xilinx/Vivado/2019.2/common/technology/xilinx/ip/dds_compiler.gen 
Execute         source C:/Xilinx/Vivado/2019.2/common/technology/xilinx/ip/util.gen 
Execute         source C:/Xilinx/Vivado/2019.2/common/technology/xilinx/ip/xfft.gen 
Execute         source C:/Xilinx/Vivado/2019.2/common/technology/xilinx/ip/xfir.gen 
Execute         source C:/Xilinx/Vivado/2019.2/common/technology/xilinx/common/dsp48.gen 
Execute     open_platform DefaultPlatform 
Execute     import_lib C:/Xilinx/Vivado/2019.2/common/technology/xilinx/zynq/zynq_fpv6 
Execute       source C:/Xilinx/Vivado/2019.2/common/technology/xilinx/common/xilinx_fp.lib 
Execute       source C:/Xilinx/Vivado/2019.2/common/technology/xilinx/common/xilinx_fp.hlp 
Execute         source C:/Xilinx/Vivado/2019.2/common/technology/xilinx/common/xilinx.hlp 
Execute           source C:/Xilinx/Vivado/2019.2/common/technology/xilinx/common/target_info.tcl 
Execute           source C:/Xilinx/Vivado/2019.2/common/technology/xilinx/interface/xilinx_interface.hlp 
Execute             source C:/Xilinx/Vivado/2019.2/common/technology/xilinx/interface/maxi.hlp 
Execute             source C:/Xilinx/Vivado/2019.2/common/technology/xilinx/interface/saxilite.hlp 
Execute           source C:/Xilinx/Vivado/2019.2/common/technology/xilinx/common/dsp48.hlp 
Execute     source C:/Xilinx/Vivado/2019.2/common/technology/xilinx/zynq/zynq_fpv6.gen 
Execute       source C:/Xilinx/Vivado/2019.2/common/technology/xilinx/common/xilinx_fp.gen 
Execute     set_part xc7z020-clg400-1 
Execute       ap_part_info -name xc7z020-clg400-1 -data single -quiet 
Command       ap_part_info done; 1.175 sec.
Execute       ap_part_info -name xc7z020-clg400-1 -data info 
Execute       add_library xilinx/zynq/zynq:xc7z020:-clg400:-1 
Execute         get_default_platform 
Execute         ap_part_info -data single -name xc7z020-clg400-1 
Execute         ap_part_info -name xc7z020-clg400-1 -data resources 
Execute         ap_part_info -name xc7z020-clg400-1 -data info 
Execute         ap_part_info -name xc7z020-clg400-1 -data info 
Execute         config_chip_info -quiet -resource {SLICE 13300} {LUT 53200} {FF 106400} {DSP48E 220} {BRAM 280} {URAM 0} 
Execute         ap_part_info -name xc7z020-clg400-1 -data info 
Execute         config_chip_info -quiet -speed slow 
Execute       add_library xilinx/zynq/zynq_fpv6 
Execute         get_default_platform 
INFO: [HLS 200-10] Setting target device to 'xc7z020-clg400-1'
Execute       ap_part_info -name xc7z020-clg400-1 -data info 
Execute       get_default_platform 
Command     set_part done; 1.293 sec.
Execute     ap_part_info -data single -name xc7z020-clg400-1 
Execute     ap_part_info -name xc7z020-clg400-1 -data resources 
Execute     ap_part_info -name xc7z020-clg400-1 -data info 
Execute     ap_part_info -name xc7z020-clg400-1 -data info 
Execute     config_chip_info -quiet -resource {SLICE 13300} {LUT 53200} {FF 106400} {DSP48E 220} {BRAM 280} {URAM 0} 
Execute     ap_part_info -name xc7z020-clg400-1 -data info 
Execute     config_chip_info -quiet -speed slow 
Command   open_solution done; 1.456 sec.
Execute   csim_design -O -clean -quiet 
INFO: [SIM 211-2] *************** CSIM start ***************
INFO: [SIM 211-4] CSIM will launch GCC as the compiler.
Execute     source csim/.lst_opt.tcl 
Execute     is_encrypted C:/Users/leo870823/Desktop/MSOC/2020MSOC_Final/tb_files/DENOM.txt 
Execute     is_xip C:/Users/leo870823/Desktop/MSOC/2020MSOC_Final/tb_files/DENOM.txt 
Execute     is_encrypted C:/Users/leo870823/Desktop/MSOC/2020MSOC_Final/tb_files/IMAGINARY.txt 
Execute     is_xip C:/Users/leo870823/Desktop/MSOC/2020MSOC_Final/tb_files/IMAGINARY.txt 
Execute     is_encrypted C:/Users/leo870823/Desktop/MSOC/2020MSOC_Final/tb_files/I_blurred_B.txt 
Execute     is_xip C:/Users/leo870823/Desktop/MSOC/2020MSOC_Final/tb_files/I_blurred_B.txt 
Execute     is_encrypted C:/Users/leo870823/Desktop/MSOC/2020MSOC_Final/tb_files/I_blurred_G.txt 
Execute     is_xip C:/Users/leo870823/Desktop/MSOC/2020MSOC_Final/tb_files/I_blurred_G.txt 
Execute     is_encrypted C:/Users/leo870823/Desktop/MSOC/2020MSOC_Final/tb_files/I_blurred_R.txt 
Execute     is_xip C:/Users/leo870823/Desktop/MSOC/2020MSOC_Final/tb_files/I_blurred_R.txt 
Execute     is_encrypted C:/Users/leo870823/Desktop/MSOC/2020MSOC_Final/tb_files/REAL.txt 
Execute     is_xip C:/Users/leo870823/Desktop/MSOC/2020MSOC_Final/tb_files/REAL.txt 
Execute     is_encrypted C:/Users/leo870823/Desktop/MSOC/2020MSOC_Final/tb_files/ground_truth_B.txt 
Execute     is_xip C:/Users/leo870823/Desktop/MSOC/2020MSOC_Final/tb_files/ground_truth_B.txt 
Execute     is_encrypted C:/Users/leo870823/Desktop/MSOC/2020MSOC_Final/tb_files/ground_truth_G.txt 
Execute     is_xip C:/Users/leo870823/Desktop/MSOC/2020MSOC_Final/tb_files/ground_truth_G.txt 
Execute     is_encrypted C:/Users/leo870823/Desktop/MSOC/2020MSOC_Final/tb_files/ground_truth_R.txt 
Execute     is_xip C:/Users/leo870823/Desktop/MSOC/2020MSOC_Final/tb_files/ground_truth_R.txt 
Execute     is_encrypted C:/Users/leo870823/Desktop/MSOC/2020MSOC_Final/tb.cpp 
Execute     is_xip C:/Users/leo870823/Desktop/MSOC/2020MSOC_Final/tb.cpp 
Execute     is_encrypted C:/Users/leo870823/Desktop/MSOC/2020MSOC_Final/deblur.cpp 
Execute     is_xip C:/Users/leo870823/Desktop/MSOC/2020MSOC_Final/deblur.cpp 
Execute     is_encrypted C:/Users/leo870823/Desktop/MSOC/2020MSOC_Final/deblur.h 
Execute     is_xip C:/Users/leo870823/Desktop/MSOC/2020MSOC_Final/deblur.h 
Execute     is_encrypted C:/Users/leo870823/Desktop/MSOC/2020MSOC_Final/divergent.cpp 
Execute     is_xip C:/Users/leo870823/Desktop/MSOC/2020MSOC_Final/divergent.cpp 
Execute     is_encrypted C:/Users/leo870823/Desktop/MSOC/2020MSOC_Final/divergent.h 
Execute     is_xip C:/Users/leo870823/Desktop/MSOC/2020MSOC_Final/divergent.h 
Execute     is_encrypted C:/Users/leo870823/Desktop/MSOC/2020MSOC_Final/fft_top.cpp 
Execute     is_xip C:/Users/leo870823/Desktop/MSOC/2020MSOC_Final/fft_top.cpp 
Execute     is_encrypted C:/Users/leo870823/Desktop/MSOC/2020MSOC_Final/fft_top.h 
Execute     is_xip C:/Users/leo870823/Desktop/MSOC/2020MSOC_Final/fft_top.h 
Execute     is_encrypted C:/Users/leo870823/Desktop/MSOC/2020MSOC_Final/proximal.cpp 
Execute     is_xip C:/Users/leo870823/Desktop/MSOC/2020MSOC_Final/proximal.cpp 
Execute     is_encrypted C:/Users/leo870823/Desktop/MSOC/2020MSOC_Final/proximal.h 
Execute     is_xip C:/Users/leo870823/Desktop/MSOC/2020MSOC_Final/proximal.h 
Execute     ap_part_info -name xc7z020-clg400-1 -data info 
Execute     source run_sim.tcl 
Command     ap_source done; 5.355 sec.
INFO: [SIM 211-1] CSim done with 0 errors.
INFO: [SIM 211-3] *************** CSIM finish ***************
Command   csim_design done; 13.722 sec.
Command ap_source done; 15.181 sec.
Execute cleanup_all 
INFO-FLOW: Workspace C:/Users/leo870823/Desktop/MSOC/2020MSOC_Final/ISPfinal/solution1 opened at Mon Jan 11 21:31:43 +0800 2021
Execute     config_clock -quiet -name default -period 10 -default=false 
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
Execute     open_platform DefaultPlatform 
Execute     import_lib C:/Xilinx/Vivado/2019.2/common/technology/xilinx/zynq/zynq 
Execute       source C:/Xilinx/Vivado/2019.2/common/technology/xilinx/common/xilinx.lib 
Execute         source C:/Xilinx/Vivado/2019.2/common/technology/xilinx/interface/xilinx_interface.lib 
Execute           source C:/Xilinx/Vivado/2019.2/common/technology/xilinx/interface/plb46.lib 
Execute           source C:/Xilinx/Vivado/2019.2/common/technology/xilinx/interface/fsl.lib 
Execute           source C:/Xilinx/Vivado/2019.2/common/technology/xilinx/interface/axi4.lib 
Execute           source C:/Xilinx/Vivado/2019.2/common/technology/xilinx/interface/maxi.lib 
Execute           source C:/Xilinx/Vivado/2019.2/common/technology/xilinx/interface/saxilite.lib 
Execute         source C:/Xilinx/Vivado/2019.2/common/technology/xilinx/common/dsp48.lib 
Execute         source C:/Xilinx/Vivado/2019.2/common/technology/xilinx/ip/dds_compiler.lib 
Execute         source C:/Xilinx/Vivado/2019.2/common/technology/xilinx/ip/xfft.lib 
Execute         source C:/Xilinx/Vivado/2019.2/common/technology/xilinx/ip/xfir.lib 
Execute       source C:/Xilinx/Vivado/2019.2/common/technology/xilinx/common/xilinx.hlp 
Execute         source C:/Xilinx/Vivado/2019.2/common/technology/xilinx/common/target_info.tcl 
Execute         source C:/Xilinx/Vivado/2019.2/common/technology/xilinx/interface/xilinx_interface.hlp 
Execute           source C:/Xilinx/Vivado/2019.2/common/technology/xilinx/interface/maxi.hlp 
Execute           source C:/Xilinx/Vivado/2019.2/common/technology/xilinx/interface/saxilite.hlp 
Execute         source C:/Xilinx/Vivado/2019.2/common/technology/xilinx/common/dsp48.hlp 
Execute       source C:/Xilinx/Vivado/2019.2/common/technology/xilinx/zynq/dsp48e1.hlp 
Execute       source C:/Xilinx/Vivado/2019.2/common/technology/xilinx/common/xilinx.hlp 
Execute         source C:/Xilinx/Vivado/2019.2/common/technology/xilinx/common/target_info.tcl 
Execute         source C:/Xilinx/Vivado/2019.2/common/technology/xilinx/interface/xilinx_interface.hlp 
Execute           source C:/Xilinx/Vivado/2019.2/common/technology/xilinx/interface/maxi.hlp 
Execute           source C:/Xilinx/Vivado/2019.2/common/technology/xilinx/interface/saxilite.hlp 
Execute         source C:/Xilinx/Vivado/2019.2/common/technology/xilinx/common/dsp48.hlp 
Execute     source C:/Xilinx/Vivado/2019.2/common/technology/xilinx/zynq/zynq.gen 
Execute       source C:/Xilinx/Vivado/2019.2/common/technology/xilinx/common/xilinx.gen 
Execute         source C:/Xilinx/Vivado/2019.2/common/technology/xilinx/interface/plb46.gen 
Execute         source C:/Xilinx/Vivado/2019.2/common/technology/xilinx/interface/fsl.gen 
Execute         source C:/Xilinx/Vivado/2019.2/common/technology/xilinx/interface/axi4.gen 
Execute         source C:/Xilinx/Vivado/2019.2/common/technology/xilinx/interface/nativeAXI4.gen 
Execute           source C:/Xilinx/Vivado/2019.2/common/technology/xilinx/interface/saxilite.gen 
Execute           source C:/Xilinx/Vivado/2019.2/common/technology/xilinx/interface/maxi.gen 
Execute         source C:/Xilinx/Vivado/2019.2/common/technology/xilinx/scripts/xilinxcoregen.gen 
Execute         source C:/Xilinx/Vivado/2019.2/common/technology/xilinx/interface/XilEDKCoreGen.gen 
Execute         source C:/Xilinx/Vivado/2019.2/common/technology/xilinx/ip/dds_compiler.gen 
Execute         source C:/Xilinx/Vivado/2019.2/common/technology/xilinx/ip/util.gen 
Execute         source C:/Xilinx/Vivado/2019.2/common/technology/xilinx/ip/xfft.gen 
Execute         source C:/Xilinx/Vivado/2019.2/common/technology/xilinx/ip/xfir.gen 
Execute         source C:/Xilinx/Vivado/2019.2/common/technology/xilinx/common/dsp48.gen 
Execute     open_platform DefaultPlatform 
Execute     import_lib C:/Xilinx/Vivado/2019.2/common/technology/xilinx/zynq/zynq_fpv6 
Execute       source C:/Xilinx/Vivado/2019.2/common/technology/xilinx/common/xilinx_fp.lib 
Execute       source C:/Xilinx/Vivado/2019.2/common/technology/xilinx/common/xilinx_fp.hlp 
Execute         source C:/Xilinx/Vivado/2019.2/common/technology/xilinx/common/xilinx.hlp 
Execute           source C:/Xilinx/Vivado/2019.2/common/technology/xilinx/common/target_info.tcl 
Execute           source C:/Xilinx/Vivado/2019.2/common/technology/xilinx/interface/xilinx_interface.hlp 
Execute             source C:/Xilinx/Vivado/2019.2/common/technology/xilinx/interface/maxi.hlp 
Execute             source C:/Xilinx/Vivado/2019.2/common/technology/xilinx/interface/saxilite.hlp 
Execute           source C:/Xilinx/Vivado/2019.2/common/technology/xilinx/common/dsp48.hlp 
Execute     source C:/Xilinx/Vivado/2019.2/common/technology/xilinx/zynq/zynq_fpv6.gen 
Execute       source C:/Xilinx/Vivado/2019.2/common/technology/xilinx/common/xilinx_fp.gen 
Execute     set_part xc7z020-clg400-1 
Execute       ap_part_info -name xc7z020-clg400-1 -data single -quiet 
Command       ap_part_info done; 1.16 sec.
Execute       ap_part_info -name xc7z020-clg400-1 -data info 
Execute       add_library xilinx/zynq/zynq:xc7z020:-clg400:-1 
Execute         get_default_platform 
Execute         ap_part_info -data single -name xc7z020-clg400-1 
Execute         ap_part_info -name xc7z020-clg400-1 -data resources 
Execute         ap_part_info -name xc7z020-clg400-1 -data info 
Execute         ap_part_info -name xc7z020-clg400-1 -data info 
Execute         config_chip_info -quiet -resource {SLICE 13300} {LUT 53200} {FF 106400} {DSP48E 220} {BRAM 280} {URAM 0} 
Execute         ap_part_info -name xc7z020-clg400-1 -data info 
Execute         config_chip_info -quiet -speed slow 
Execute       add_library xilinx/zynq/zynq_fpv6 
Execute         get_default_platform 
INFO: [HLS 200-10] Setting target device to 'xc7z020-clg400-1'
Execute       ap_part_info -name xc7z020-clg400-1 -data info 
Execute       get_default_platform 
Command     set_part done; 1.282 sec.
Execute     ap_part_info -data single -name xc7z020-clg400-1 
Execute     ap_part_info -name xc7z020-clg400-1 -data resources 
Execute     ap_part_info -name xc7z020-clg400-1 -data info 
Execute     ap_part_info -name xc7z020-clg400-1 -data info 
Execute     config_chip_info -quiet -resource {SLICE 13300} {LUT 53200} {FF 106400} {DSP48E 220} {BRAM 280} {URAM 0} 
Execute     ap_part_info -name xc7z020-clg400-1 -data info 
Execute     config_chip_info -quiet -speed slow 
Command   open_solution done; 1.444 sec.
Execute   csim_design -O -clean -quiet 
INFO: [SIM 211-2] *************** CSIM start ***************
INFO: [SIM 211-4] CSIM will launch GCC as the compiler.
Execute     source csim/.lst_opt.tcl 
Execute     is_encrypted C:/Users/leo870823/Desktop/MSOC/2020MSOC_Final/tb_files/DENOM.txt 
Execute     is_xip C:/Users/leo870823/Desktop/MSOC/2020MSOC_Final/tb_files/DENOM.txt 
Execute     is_encrypted C:/Users/leo870823/Desktop/MSOC/2020MSOC_Final/tb_files/IMAGINARY.txt 
Execute     is_xip C:/Users/leo870823/Desktop/MSOC/2020MSOC_Final/tb_files/IMAGINARY.txt 
Execute     is_encrypted C:/Users/leo870823/Desktop/MSOC/2020MSOC_Final/tb_files/I_blurred_B.txt 
Execute     is_xip C:/Users/leo870823/Desktop/MSOC/2020MSOC_Final/tb_files/I_blurred_B.txt 
Execute     is_encrypted C:/Users/leo870823/Desktop/MSOC/2020MSOC_Final/tb_files/I_blurred_G.txt 
Execute     is_xip C:/Users/leo870823/Desktop/MSOC/2020MSOC_Final/tb_files/I_blurred_G.txt 
Execute     is_encrypted C:/Users/leo870823/Desktop/MSOC/2020MSOC_Final/tb_files/I_blurred_R.txt 
Execute     is_xip C:/Users/leo870823/Desktop/MSOC/2020MSOC_Final/tb_files/I_blurred_R.txt 
Execute     is_encrypted C:/Users/leo870823/Desktop/MSOC/2020MSOC_Final/tb_files/REAL.txt 
Execute     is_xip C:/Users/leo870823/Desktop/MSOC/2020MSOC_Final/tb_files/REAL.txt 
Execute     is_encrypted C:/Users/leo870823/Desktop/MSOC/2020MSOC_Final/tb_files/ground_truth_B.txt 
Execute     is_xip C:/Users/leo870823/Desktop/MSOC/2020MSOC_Final/tb_files/ground_truth_B.txt 
Execute     is_encrypted C:/Users/leo870823/Desktop/MSOC/2020MSOC_Final/tb_files/ground_truth_G.txt 
Execute     is_xip C:/Users/leo870823/Desktop/MSOC/2020MSOC_Final/tb_files/ground_truth_G.txt 
Execute     is_encrypted C:/Users/leo870823/Desktop/MSOC/2020MSOC_Final/tb_files/ground_truth_R.txt 
Execute     is_xip C:/Users/leo870823/Desktop/MSOC/2020MSOC_Final/tb_files/ground_truth_R.txt 
Execute     is_encrypted C:/Users/leo870823/Desktop/MSOC/2020MSOC_Final/tb.cpp 
Execute     is_xip C:/Users/leo870823/Desktop/MSOC/2020MSOC_Final/tb.cpp 
Execute     is_encrypted C:/Users/leo870823/Desktop/MSOC/2020MSOC_Final/deblur.cpp 
Execute     is_xip C:/Users/leo870823/Desktop/MSOC/2020MSOC_Final/deblur.cpp 
Execute     is_encrypted C:/Users/leo870823/Desktop/MSOC/2020MSOC_Final/deblur.h 
Execute     is_xip C:/Users/leo870823/Desktop/MSOC/2020MSOC_Final/deblur.h 
Execute     is_encrypted C:/Users/leo870823/Desktop/MSOC/2020MSOC_Final/divergent.cpp 
Execute     is_xip C:/Users/leo870823/Desktop/MSOC/2020MSOC_Final/divergent.cpp 
Execute     is_encrypted C:/Users/leo870823/Desktop/MSOC/2020MSOC_Final/divergent.h 
Execute     is_xip C:/Users/leo870823/Desktop/MSOC/2020MSOC_Final/divergent.h 
Execute     is_encrypted C:/Users/leo870823/Desktop/MSOC/2020MSOC_Final/fft_top.cpp 
Execute     is_xip C:/Users/leo870823/Desktop/MSOC/2020MSOC_Final/fft_top.cpp 
Execute     is_encrypted C:/Users/leo870823/Desktop/MSOC/2020MSOC_Final/fft_top.h 
Execute     is_xip C:/Users/leo870823/Desktop/MSOC/2020MSOC_Final/fft_top.h 
Execute     is_encrypted C:/Users/leo870823/Desktop/MSOC/2020MSOC_Final/proximal.cpp 
Execute     is_xip C:/Users/leo870823/Desktop/MSOC/2020MSOC_Final/proximal.cpp 
Execute     is_encrypted C:/Users/leo870823/Desktop/MSOC/2020MSOC_Final/proximal.h 
Execute     is_xip C:/Users/leo870823/Desktop/MSOC/2020MSOC_Final/proximal.h 
Execute     ap_part_info -name xc7z020-clg400-1 -data info 
ERROR: [SIM 211-100] 'csim_design' failed: compilation error(s).
INFO: [SIM 211-3] *************** CSIM finish ***************
Command   csim_design done; error code: 2; 6.019 sec.
Command ap_source done; error code: 1; 7.466 sec.
Execute cleanup_all 
INFO-FLOW: Workspace C:/Users/leo870823/Desktop/MSOC/2020MSOC_Final/ISPfinal/solution1 opened at Mon Jan 11 21:35:17 +0800 2021
Execute     config_clock -quiet -name default -period 10 -default=false 
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
Execute     open_platform DefaultPlatform 
Execute     import_lib C:/Xilinx/Vivado/2019.2/common/technology/xilinx/zynq/zynq 
Execute       source C:/Xilinx/Vivado/2019.2/common/technology/xilinx/common/xilinx.lib 
Execute         source C:/Xilinx/Vivado/2019.2/common/technology/xilinx/interface/xilinx_interface.lib 
Execute           source C:/Xilinx/Vivado/2019.2/common/technology/xilinx/interface/plb46.lib 
Execute           source C:/Xilinx/Vivado/2019.2/common/technology/xilinx/interface/fsl.lib 
Execute           source C:/Xilinx/Vivado/2019.2/common/technology/xilinx/interface/axi4.lib 
Execute           source C:/Xilinx/Vivado/2019.2/common/technology/xilinx/interface/maxi.lib 
Execute           source C:/Xilinx/Vivado/2019.2/common/technology/xilinx/interface/saxilite.lib 
Execute         source C:/Xilinx/Vivado/2019.2/common/technology/xilinx/common/dsp48.lib 
Execute         source C:/Xilinx/Vivado/2019.2/common/technology/xilinx/ip/dds_compiler.lib 
Execute         source C:/Xilinx/Vivado/2019.2/common/technology/xilinx/ip/xfft.lib 
Execute         source C:/Xilinx/Vivado/2019.2/common/technology/xilinx/ip/xfir.lib 
Execute       source C:/Xilinx/Vivado/2019.2/common/technology/xilinx/common/xilinx.hlp 
Execute         source C:/Xilinx/Vivado/2019.2/common/technology/xilinx/common/target_info.tcl 
Execute         source C:/Xilinx/Vivado/2019.2/common/technology/xilinx/interface/xilinx_interface.hlp 
Execute           source C:/Xilinx/Vivado/2019.2/common/technology/xilinx/interface/maxi.hlp 
Execute           source C:/Xilinx/Vivado/2019.2/common/technology/xilinx/interface/saxilite.hlp 
Execute         source C:/Xilinx/Vivado/2019.2/common/technology/xilinx/common/dsp48.hlp 
Execute       source C:/Xilinx/Vivado/2019.2/common/technology/xilinx/zynq/dsp48e1.hlp 
Execute       source C:/Xilinx/Vivado/2019.2/common/technology/xilinx/common/xilinx.hlp 
Execute         source C:/Xilinx/Vivado/2019.2/common/technology/xilinx/common/target_info.tcl 
Execute         source C:/Xilinx/Vivado/2019.2/common/technology/xilinx/interface/xilinx_interface.hlp 
Execute           source C:/Xilinx/Vivado/2019.2/common/technology/xilinx/interface/maxi.hlp 
Execute           source C:/Xilinx/Vivado/2019.2/common/technology/xilinx/interface/saxilite.hlp 
Execute         source C:/Xilinx/Vivado/2019.2/common/technology/xilinx/common/dsp48.hlp 
Execute     source C:/Xilinx/Vivado/2019.2/common/technology/xilinx/zynq/zynq.gen 
Execute       source C:/Xilinx/Vivado/2019.2/common/technology/xilinx/common/xilinx.gen 
Execute         source C:/Xilinx/Vivado/2019.2/common/technology/xilinx/interface/plb46.gen 
Execute         source C:/Xilinx/Vivado/2019.2/common/technology/xilinx/interface/fsl.gen 
Execute         source C:/Xilinx/Vivado/2019.2/common/technology/xilinx/interface/axi4.gen 
Execute         source C:/Xilinx/Vivado/2019.2/common/technology/xilinx/interface/nativeAXI4.gen 
Execute           source C:/Xilinx/Vivado/2019.2/common/technology/xilinx/interface/saxilite.gen 
Execute           source C:/Xilinx/Vivado/2019.2/common/technology/xilinx/interface/maxi.gen 
Execute         source C:/Xilinx/Vivado/2019.2/common/technology/xilinx/scripts/xilinxcoregen.gen 
Execute         source C:/Xilinx/Vivado/2019.2/common/technology/xilinx/interface/XilEDKCoreGen.gen 
Execute         source C:/Xilinx/Vivado/2019.2/common/technology/xilinx/ip/dds_compiler.gen 
Execute         source C:/Xilinx/Vivado/2019.2/common/technology/xilinx/ip/util.gen 
Execute         source C:/Xilinx/Vivado/2019.2/common/technology/xilinx/ip/xfft.gen 
Execute         source C:/Xilinx/Vivado/2019.2/common/technology/xilinx/ip/xfir.gen 
Execute         source C:/Xilinx/Vivado/2019.2/common/technology/xilinx/common/dsp48.gen 
Execute     open_platform DefaultPlatform 
Execute     import_lib C:/Xilinx/Vivado/2019.2/common/technology/xilinx/zynq/zynq_fpv6 
Execute       source C:/Xilinx/Vivado/2019.2/common/technology/xilinx/common/xilinx_fp.lib 
Execute       source C:/Xilinx/Vivado/2019.2/common/technology/xilinx/common/xilinx_fp.hlp 
Execute         source C:/Xilinx/Vivado/2019.2/common/technology/xilinx/common/xilinx.hlp 
Execute           source C:/Xilinx/Vivado/2019.2/common/technology/xilinx/common/target_info.tcl 
Execute           source C:/Xilinx/Vivado/2019.2/common/technology/xilinx/interface/xilinx_interface.hlp 
Execute             source C:/Xilinx/Vivado/2019.2/common/technology/xilinx/interface/maxi.hlp 
Execute             source C:/Xilinx/Vivado/2019.2/common/technology/xilinx/interface/saxilite.hlp 
Execute           source C:/Xilinx/Vivado/2019.2/common/technology/xilinx/common/dsp48.hlp 
Execute     source C:/Xilinx/Vivado/2019.2/common/technology/xilinx/zynq/zynq_fpv6.gen 
Execute       source C:/Xilinx/Vivado/2019.2/common/technology/xilinx/common/xilinx_fp.gen 
Execute     set_part xc7z020-clg400-1 
Execute       ap_part_info -name xc7z020-clg400-1 -data single -quiet 
Command       ap_part_info done; 1.18 sec.
Execute       ap_part_info -name xc7z020-clg400-1 -data info 
Execute       add_library xilinx/zynq/zynq:xc7z020:-clg400:-1 
Execute         get_default_platform 
Execute         ap_part_info -data single -name xc7z020-clg400-1 
Execute         ap_part_info -name xc7z020-clg400-1 -data resources 
Execute         ap_part_info -name xc7z020-clg400-1 -data info 
Execute         ap_part_info -name xc7z020-clg400-1 -data info 
Execute         config_chip_info -quiet -resource {SLICE 13300} {LUT 53200} {FF 106400} {DSP48E 220} {BRAM 280} {URAM 0} 
Execute         ap_part_info -name xc7z020-clg400-1 -data info 
Execute         config_chip_info -quiet -speed slow 
Execute       add_library xilinx/zynq/zynq_fpv6 
Execute         get_default_platform 
INFO: [HLS 200-10] Setting target device to 'xc7z020-clg400-1'
Execute       ap_part_info -name xc7z020-clg400-1 -data info 
Execute       get_default_platform 
Command     set_part done; 1.299 sec.
Execute     ap_part_info -data single -name xc7z020-clg400-1 
Execute     ap_part_info -name xc7z020-clg400-1 -data resources 
Execute     ap_part_info -name xc7z020-clg400-1 -data info 
Execute     ap_part_info -name xc7z020-clg400-1 -data info 
Execute     config_chip_info -quiet -resource {SLICE 13300} {LUT 53200} {FF 106400} {DSP48E 220} {BRAM 280} {URAM 0} 
Execute     ap_part_info -name xc7z020-clg400-1 -data info 
Execute     config_chip_info -quiet -speed slow 
Command   open_solution done; 1.468 sec.
Execute   csim_design -O -clean -quiet 
INFO: [SIM 211-2] *************** CSIM start ***************
INFO: [SIM 211-4] CSIM will launch GCC as the compiler.
Execute     source csim/.lst_opt.tcl 
Execute     is_encrypted C:/Users/leo870823/Desktop/MSOC/2020MSOC_Final/tb_files/DENOM.txt 
Execute     is_xip C:/Users/leo870823/Desktop/MSOC/2020MSOC_Final/tb_files/DENOM.txt 
Execute     is_encrypted C:/Users/leo870823/Desktop/MSOC/2020MSOC_Final/tb_files/IMAGINARY.txt 
Execute     is_xip C:/Users/leo870823/Desktop/MSOC/2020MSOC_Final/tb_files/IMAGINARY.txt 
Execute     is_encrypted C:/Users/leo870823/Desktop/MSOC/2020MSOC_Final/tb_files/I_blurred_B.txt 
Execute     is_xip C:/Users/leo870823/Desktop/MSOC/2020MSOC_Final/tb_files/I_blurred_B.txt 
Execute     is_encrypted C:/Users/leo870823/Desktop/MSOC/2020MSOC_Final/tb_files/I_blurred_G.txt 
Execute     is_xip C:/Users/leo870823/Desktop/MSOC/2020MSOC_Final/tb_files/I_blurred_G.txt 
Execute     is_encrypted C:/Users/leo870823/Desktop/MSOC/2020MSOC_Final/tb_files/I_blurred_R.txt 
Execute     is_xip C:/Users/leo870823/Desktop/MSOC/2020MSOC_Final/tb_files/I_blurred_R.txt 
Execute     is_encrypted C:/Users/leo870823/Desktop/MSOC/2020MSOC_Final/tb_files/REAL.txt 
Execute     is_xip C:/Users/leo870823/Desktop/MSOC/2020MSOC_Final/tb_files/REAL.txt 
Execute     is_encrypted C:/Users/leo870823/Desktop/MSOC/2020MSOC_Final/tb_files/ground_truth_B.txt 
Execute     is_xip C:/Users/leo870823/Desktop/MSOC/2020MSOC_Final/tb_files/ground_truth_B.txt 
Execute     is_encrypted C:/Users/leo870823/Desktop/MSOC/2020MSOC_Final/tb_files/ground_truth_G.txt 
Execute     is_xip C:/Users/leo870823/Desktop/MSOC/2020MSOC_Final/tb_files/ground_truth_G.txt 
Execute     is_encrypted C:/Users/leo870823/Desktop/MSOC/2020MSOC_Final/tb_files/ground_truth_R.txt 
Execute     is_xip C:/Users/leo870823/Desktop/MSOC/2020MSOC_Final/tb_files/ground_truth_R.txt 
Execute     is_encrypted C:/Users/leo870823/Desktop/MSOC/2020MSOC_Final/tb.cpp 
Execute     is_xip C:/Users/leo870823/Desktop/MSOC/2020MSOC_Final/tb.cpp 
Execute     is_encrypted C:/Users/leo870823/Desktop/MSOC/2020MSOC_Final/deblur.cpp 
Execute     is_xip C:/Users/leo870823/Desktop/MSOC/2020MSOC_Final/deblur.cpp 
Execute     is_encrypted C:/Users/leo870823/Desktop/MSOC/2020MSOC_Final/deblur.h 
Execute     is_xip C:/Users/leo870823/Desktop/MSOC/2020MSOC_Final/deblur.h 
Execute     is_encrypted C:/Users/leo870823/Desktop/MSOC/2020MSOC_Final/divergent.cpp 
Execute     is_xip C:/Users/leo870823/Desktop/MSOC/2020MSOC_Final/divergent.cpp 
Execute     is_encrypted C:/Users/leo870823/Desktop/MSOC/2020MSOC_Final/divergent.h 
Execute     is_xip C:/Users/leo870823/Desktop/MSOC/2020MSOC_Final/divergent.h 
Execute     is_encrypted C:/Users/leo870823/Desktop/MSOC/2020MSOC_Final/fft_top.cpp 
Execute     is_xip C:/Users/leo870823/Desktop/MSOC/2020MSOC_Final/fft_top.cpp 
Execute     is_encrypted C:/Users/leo870823/Desktop/MSOC/2020MSOC_Final/fft_top.h 
Execute     is_xip C:/Users/leo870823/Desktop/MSOC/2020MSOC_Final/fft_top.h 
Execute     is_encrypted C:/Users/leo870823/Desktop/MSOC/2020MSOC_Final/proximal.cpp 
Execute     is_xip C:/Users/leo870823/Desktop/MSOC/2020MSOC_Final/proximal.cpp 
Execute     is_encrypted C:/Users/leo870823/Desktop/MSOC/2020MSOC_Final/proximal.h 
Execute     is_xip C:/Users/leo870823/Desktop/MSOC/2020MSOC_Final/proximal.h 
Execute     ap_part_info -name xc7z020-clg400-1 -data info 
Execute     source run_sim.tcl 
Command     ap_source done; 5.056 sec.
INFO: [SIM 211-1] CSim done with 0 errors.
INFO: [SIM 211-3] *************** CSIM finish ***************
Command   csim_design done; 13.374 sec.
Command ap_source done; 14.845 sec.
Execute cleanup_all 
INFO-FLOW: Workspace C:/Users/leo870823/Desktop/MSOC/2020MSOC_Final/ISPfinal/solution1 opened at Mon Jan 11 21:40:15 +0800 2021
Execute     config_clock -quiet -name default -period 10 -default=false 
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
Execute     open_platform DefaultPlatform 
Execute     import_lib C:/Xilinx/Vivado/2019.2/common/technology/xilinx/zynq/zynq 
Execute       source C:/Xilinx/Vivado/2019.2/common/technology/xilinx/common/xilinx.lib 
Execute         source C:/Xilinx/Vivado/2019.2/common/technology/xilinx/interface/xilinx_interface.lib 
Execute           source C:/Xilinx/Vivado/2019.2/common/technology/xilinx/interface/plb46.lib 
Execute           source C:/Xilinx/Vivado/2019.2/common/technology/xilinx/interface/fsl.lib 
Execute           source C:/Xilinx/Vivado/2019.2/common/technology/xilinx/interface/axi4.lib 
Execute           source C:/Xilinx/Vivado/2019.2/common/technology/xilinx/interface/maxi.lib 
Execute           source C:/Xilinx/Vivado/2019.2/common/technology/xilinx/interface/saxilite.lib 
Execute         source C:/Xilinx/Vivado/2019.2/common/technology/xilinx/common/dsp48.lib 
Execute         source C:/Xilinx/Vivado/2019.2/common/technology/xilinx/ip/dds_compiler.lib 
Execute         source C:/Xilinx/Vivado/2019.2/common/technology/xilinx/ip/xfft.lib 
Execute         source C:/Xilinx/Vivado/2019.2/common/technology/xilinx/ip/xfir.lib 
Execute       source C:/Xilinx/Vivado/2019.2/common/technology/xilinx/common/xilinx.hlp 
Execute         source C:/Xilinx/Vivado/2019.2/common/technology/xilinx/common/target_info.tcl 
Execute         source C:/Xilinx/Vivado/2019.2/common/technology/xilinx/interface/xilinx_interface.hlp 
Execute           source C:/Xilinx/Vivado/2019.2/common/technology/xilinx/interface/maxi.hlp 
Execute           source C:/Xilinx/Vivado/2019.2/common/technology/xilinx/interface/saxilite.hlp 
Execute         source C:/Xilinx/Vivado/2019.2/common/technology/xilinx/common/dsp48.hlp 
Execute       source C:/Xilinx/Vivado/2019.2/common/technology/xilinx/zynq/dsp48e1.hlp 
Execute       source C:/Xilinx/Vivado/2019.2/common/technology/xilinx/common/xilinx.hlp 
Execute         source C:/Xilinx/Vivado/2019.2/common/technology/xilinx/common/target_info.tcl 
Execute         source C:/Xilinx/Vivado/2019.2/common/technology/xilinx/interface/xilinx_interface.hlp 
Execute           source C:/Xilinx/Vivado/2019.2/common/technology/xilinx/interface/maxi.hlp 
Execute           source C:/Xilinx/Vivado/2019.2/common/technology/xilinx/interface/saxilite.hlp 
Execute         source C:/Xilinx/Vivado/2019.2/common/technology/xilinx/common/dsp48.hlp 
Execute     source C:/Xilinx/Vivado/2019.2/common/technology/xilinx/zynq/zynq.gen 
Execute       source C:/Xilinx/Vivado/2019.2/common/technology/xilinx/common/xilinx.gen 
Execute         source C:/Xilinx/Vivado/2019.2/common/technology/xilinx/interface/plb46.gen 
Execute         source C:/Xilinx/Vivado/2019.2/common/technology/xilinx/interface/fsl.gen 
Execute         source C:/Xilinx/Vivado/2019.2/common/technology/xilinx/interface/axi4.gen 
Execute         source C:/Xilinx/Vivado/2019.2/common/technology/xilinx/interface/nativeAXI4.gen 
Execute           source C:/Xilinx/Vivado/2019.2/common/technology/xilinx/interface/saxilite.gen 
Execute           source C:/Xilinx/Vivado/2019.2/common/technology/xilinx/interface/maxi.gen 
Execute         source C:/Xilinx/Vivado/2019.2/common/technology/xilinx/scripts/xilinxcoregen.gen 
Execute         source C:/Xilinx/Vivado/2019.2/common/technology/xilinx/interface/XilEDKCoreGen.gen 
Execute         source C:/Xilinx/Vivado/2019.2/common/technology/xilinx/ip/dds_compiler.gen 
Execute         source C:/Xilinx/Vivado/2019.2/common/technology/xilinx/ip/util.gen 
Execute         source C:/Xilinx/Vivado/2019.2/common/technology/xilinx/ip/xfft.gen 
Execute         source C:/Xilinx/Vivado/2019.2/common/technology/xilinx/ip/xfir.gen 
Execute         source C:/Xilinx/Vivado/2019.2/common/technology/xilinx/common/dsp48.gen 
Execute     open_platform DefaultPlatform 
Execute     import_lib C:/Xilinx/Vivado/2019.2/common/technology/xilinx/zynq/zynq_fpv6 
Execute       source C:/Xilinx/Vivado/2019.2/common/technology/xilinx/common/xilinx_fp.lib 
Execute       source C:/Xilinx/Vivado/2019.2/common/technology/xilinx/common/xilinx_fp.hlp 
Execute         source C:/Xilinx/Vivado/2019.2/common/technology/xilinx/common/xilinx.hlp 
Execute           source C:/Xilinx/Vivado/2019.2/common/technology/xilinx/common/target_info.tcl 
Execute           source C:/Xilinx/Vivado/2019.2/common/technology/xilinx/interface/xilinx_interface.hlp 
Execute             source C:/Xilinx/Vivado/2019.2/common/technology/xilinx/interface/maxi.hlp 
Execute             source C:/Xilinx/Vivado/2019.2/common/technology/xilinx/interface/saxilite.hlp 
Execute           source C:/Xilinx/Vivado/2019.2/common/technology/xilinx/common/dsp48.hlp 
Execute     source C:/Xilinx/Vivado/2019.2/common/technology/xilinx/zynq/zynq_fpv6.gen 
Execute       source C:/Xilinx/Vivado/2019.2/common/technology/xilinx/common/xilinx_fp.gen 
Execute     set_part xc7z020-clg400-1 
Execute       ap_part_info -name xc7z020-clg400-1 -data single -quiet 
Command       ap_part_info done; 1.17 sec.
Execute       ap_part_info -name xc7z020-clg400-1 -data info 
Execute       add_library xilinx/zynq/zynq:xc7z020:-clg400:-1 
Execute         get_default_platform 
Execute         ap_part_info -data single -name xc7z020-clg400-1 
Execute         ap_part_info -name xc7z020-clg400-1 -data resources 
Execute         ap_part_info -name xc7z020-clg400-1 -data info 
Execute         ap_part_info -name xc7z020-clg400-1 -data info 
Execute         config_chip_info -quiet -resource {SLICE 13300} {LUT 53200} {FF 106400} {DSP48E 220} {BRAM 280} {URAM 0} 
Execute         ap_part_info -name xc7z020-clg400-1 -data info 
Execute         config_chip_info -quiet -speed slow 
Execute       add_library xilinx/zynq/zynq_fpv6 
Execute         get_default_platform 
INFO: [HLS 200-10] Setting target device to 'xc7z020-clg400-1'
Execute       ap_part_info -name xc7z020-clg400-1 -data info 
Execute       get_default_platform 
Command     set_part done; 1.314 sec.
Execute     ap_part_info -data single -name xc7z020-clg400-1 
Execute     ap_part_info -name xc7z020-clg400-1 -data resources 
Execute     ap_part_info -name xc7z020-clg400-1 -data info 
Execute     ap_part_info -name xc7z020-clg400-1 -data info 
Execute     config_chip_info -quiet -resource {SLICE 13300} {LUT 53200} {FF 106400} {DSP48E 220} {BRAM 280} {URAM 0} 
Execute     ap_part_info -name xc7z020-clg400-1 -data info 
Execute     config_chip_info -quiet -speed slow 
Command   open_solution done; 1.479 sec.
Execute   csim_design -O -clean -quiet 
INFO: [SIM 211-2] *************** CSIM start ***************
INFO: [SIM 211-4] CSIM will launch GCC as the compiler.
Execute     source csim/.lst_opt.tcl 
Execute     is_encrypted C:/Users/leo870823/Desktop/MSOC/2020MSOC_Final/tb_files/DENOM.txt 
Execute     is_xip C:/Users/leo870823/Desktop/MSOC/2020MSOC_Final/tb_files/DENOM.txt 
Execute     is_encrypted C:/Users/leo870823/Desktop/MSOC/2020MSOC_Final/tb_files/IMAGINARY.txt 
Execute     is_xip C:/Users/leo870823/Desktop/MSOC/2020MSOC_Final/tb_files/IMAGINARY.txt 
Execute     is_encrypted C:/Users/leo870823/Desktop/MSOC/2020MSOC_Final/tb_files/I_blurred_B.txt 
Execute     is_xip C:/Users/leo870823/Desktop/MSOC/2020MSOC_Final/tb_files/I_blurred_B.txt 
Execute     is_encrypted C:/Users/leo870823/Desktop/MSOC/2020MSOC_Final/tb_files/I_blurred_G.txt 
Execute     is_xip C:/Users/leo870823/Desktop/MSOC/2020MSOC_Final/tb_files/I_blurred_G.txt 
Execute     is_encrypted C:/Users/leo870823/Desktop/MSOC/2020MSOC_Final/tb_files/I_blurred_R.txt 
Execute     is_xip C:/Users/leo870823/Desktop/MSOC/2020MSOC_Final/tb_files/I_blurred_R.txt 
Execute     is_encrypted C:/Users/leo870823/Desktop/MSOC/2020MSOC_Final/tb_files/REAL.txt 
Execute     is_xip C:/Users/leo870823/Desktop/MSOC/2020MSOC_Final/tb_files/REAL.txt 
Execute     is_encrypted C:/Users/leo870823/Desktop/MSOC/2020MSOC_Final/tb_files/ground_truth_B.txt 
Execute     is_xip C:/Users/leo870823/Desktop/MSOC/2020MSOC_Final/tb_files/ground_truth_B.txt 
Execute     is_encrypted C:/Users/leo870823/Desktop/MSOC/2020MSOC_Final/tb_files/ground_truth_G.txt 
Execute     is_xip C:/Users/leo870823/Desktop/MSOC/2020MSOC_Final/tb_files/ground_truth_G.txt 
Execute     is_encrypted C:/Users/leo870823/Desktop/MSOC/2020MSOC_Final/tb_files/ground_truth_R.txt 
Execute     is_xip C:/Users/leo870823/Desktop/MSOC/2020MSOC_Final/tb_files/ground_truth_R.txt 
Execute     is_encrypted C:/Users/leo870823/Desktop/MSOC/2020MSOC_Final/tb.cpp 
Execute     is_xip C:/Users/leo870823/Desktop/MSOC/2020MSOC_Final/tb.cpp 
Execute     is_encrypted C:/Users/leo870823/Desktop/MSOC/2020MSOC_Final/deblur.cpp 
Execute     is_xip C:/Users/leo870823/Desktop/MSOC/2020MSOC_Final/deblur.cpp 
Execute     is_encrypted C:/Users/leo870823/Desktop/MSOC/2020MSOC_Final/deblur.h 
Execute     is_xip C:/Users/leo870823/Desktop/MSOC/2020MSOC_Final/deblur.h 
Execute     is_encrypted C:/Users/leo870823/Desktop/MSOC/2020MSOC_Final/divergent.cpp 
Execute     is_xip C:/Users/leo870823/Desktop/MSOC/2020MSOC_Final/divergent.cpp 
Execute     is_encrypted C:/Users/leo870823/Desktop/MSOC/2020MSOC_Final/divergent.h 
Execute     is_xip C:/Users/leo870823/Desktop/MSOC/2020MSOC_Final/divergent.h 
Execute     is_encrypted C:/Users/leo870823/Desktop/MSOC/2020MSOC_Final/fft_top.cpp 
Execute     is_xip C:/Users/leo870823/Desktop/MSOC/2020MSOC_Final/fft_top.cpp 
Execute     is_encrypted C:/Users/leo870823/Desktop/MSOC/2020MSOC_Final/fft_top.h 
Execute     is_xip C:/Users/leo870823/Desktop/MSOC/2020MSOC_Final/fft_top.h 
Execute     is_encrypted C:/Users/leo870823/Desktop/MSOC/2020MSOC_Final/proximal.cpp 
Execute     is_xip C:/Users/leo870823/Desktop/MSOC/2020MSOC_Final/proximal.cpp 
Execute     is_encrypted C:/Users/leo870823/Desktop/MSOC/2020MSOC_Final/proximal.h 
Execute     is_xip C:/Users/leo870823/Desktop/MSOC/2020MSOC_Final/proximal.h 
Execute     ap_part_info -name xc7z020-clg400-1 -data info 
ERROR: [SIM 211-100] 'csim_design' failed: compilation error(s).
INFO: [SIM 211-3] *************** CSIM finish ***************
Command   csim_design done; error code: 2; 2 sec.
Command ap_source done; error code: 1; 3.483 sec.
Execute cleanup_all 
INFO-FLOW: Workspace C:/Users/leo870823/Desktop/MSOC/2020MSOC_Final/ISPfinal/solution1 opened at Mon Jan 11 21:41:23 +0800 2021
Execute     config_clock -quiet -name default -period 10 -default=false 
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
Execute     open_platform DefaultPlatform 
Execute     import_lib C:/Xilinx/Vivado/2019.2/common/technology/xilinx/zynq/zynq 
Execute       source C:/Xilinx/Vivado/2019.2/common/technology/xilinx/common/xilinx.lib 
Execute         source C:/Xilinx/Vivado/2019.2/common/technology/xilinx/interface/xilinx_interface.lib 
Execute           source C:/Xilinx/Vivado/2019.2/common/technology/xilinx/interface/plb46.lib 
Execute           source C:/Xilinx/Vivado/2019.2/common/technology/xilinx/interface/fsl.lib 
Execute           source C:/Xilinx/Vivado/2019.2/common/technology/xilinx/interface/axi4.lib 
Execute           source C:/Xilinx/Vivado/2019.2/common/technology/xilinx/interface/maxi.lib 
Execute           source C:/Xilinx/Vivado/2019.2/common/technology/xilinx/interface/saxilite.lib 
Execute         source C:/Xilinx/Vivado/2019.2/common/technology/xilinx/common/dsp48.lib 
Execute         source C:/Xilinx/Vivado/2019.2/common/technology/xilinx/ip/dds_compiler.lib 
Execute         source C:/Xilinx/Vivado/2019.2/common/technology/xilinx/ip/xfft.lib 
Execute         source C:/Xilinx/Vivado/2019.2/common/technology/xilinx/ip/xfir.lib 
Execute       source C:/Xilinx/Vivado/2019.2/common/technology/xilinx/common/xilinx.hlp 
Execute         source C:/Xilinx/Vivado/2019.2/common/technology/xilinx/common/target_info.tcl 
Execute         source C:/Xilinx/Vivado/2019.2/common/technology/xilinx/interface/xilinx_interface.hlp 
Execute           source C:/Xilinx/Vivado/2019.2/common/technology/xilinx/interface/maxi.hlp 
Execute           source C:/Xilinx/Vivado/2019.2/common/technology/xilinx/interface/saxilite.hlp 
Execute         source C:/Xilinx/Vivado/2019.2/common/technology/xilinx/common/dsp48.hlp 
Execute       source C:/Xilinx/Vivado/2019.2/common/technology/xilinx/zynq/dsp48e1.hlp 
Execute       source C:/Xilinx/Vivado/2019.2/common/technology/xilinx/common/xilinx.hlp 
Execute         source C:/Xilinx/Vivado/2019.2/common/technology/xilinx/common/target_info.tcl 
Execute         source C:/Xilinx/Vivado/2019.2/common/technology/xilinx/interface/xilinx_interface.hlp 
Execute           source C:/Xilinx/Vivado/2019.2/common/technology/xilinx/interface/maxi.hlp 
Execute           source C:/Xilinx/Vivado/2019.2/common/technology/xilinx/interface/saxilite.hlp 
Execute         source C:/Xilinx/Vivado/2019.2/common/technology/xilinx/common/dsp48.hlp 
Execute     source C:/Xilinx/Vivado/2019.2/common/technology/xilinx/zynq/zynq.gen 
Execute       source C:/Xilinx/Vivado/2019.2/common/technology/xilinx/common/xilinx.gen 
Execute         source C:/Xilinx/Vivado/2019.2/common/technology/xilinx/interface/plb46.gen 
Execute         source C:/Xilinx/Vivado/2019.2/common/technology/xilinx/interface/fsl.gen 
Execute         source C:/Xilinx/Vivado/2019.2/common/technology/xilinx/interface/axi4.gen 
Execute         source C:/Xilinx/Vivado/2019.2/common/technology/xilinx/interface/nativeAXI4.gen 
Execute           source C:/Xilinx/Vivado/2019.2/common/technology/xilinx/interface/saxilite.gen 
Execute           source C:/Xilinx/Vivado/2019.2/common/technology/xilinx/interface/maxi.gen 
Execute         source C:/Xilinx/Vivado/2019.2/common/technology/xilinx/scripts/xilinxcoregen.gen 
Execute         source C:/Xilinx/Vivado/2019.2/common/technology/xilinx/interface/XilEDKCoreGen.gen 
Execute         source C:/Xilinx/Vivado/2019.2/common/technology/xilinx/ip/dds_compiler.gen 
Execute         source C:/Xilinx/Vivado/2019.2/common/technology/xilinx/ip/util.gen 
Execute         source C:/Xilinx/Vivado/2019.2/common/technology/xilinx/ip/xfft.gen 
Execute         source C:/Xilinx/Vivado/2019.2/common/technology/xilinx/ip/xfir.gen 
Execute         source C:/Xilinx/Vivado/2019.2/common/technology/xilinx/common/dsp48.gen 
Execute     open_platform DefaultPlatform 
Execute     import_lib C:/Xilinx/Vivado/2019.2/common/technology/xilinx/zynq/zynq_fpv6 
Execute       source C:/Xilinx/Vivado/2019.2/common/technology/xilinx/common/xilinx_fp.lib 
Execute       source C:/Xilinx/Vivado/2019.2/common/technology/xilinx/common/xilinx_fp.hlp 
Execute         source C:/Xilinx/Vivado/2019.2/common/technology/xilinx/common/xilinx.hlp 
Execute           source C:/Xilinx/Vivado/2019.2/common/technology/xilinx/common/target_info.tcl 
Execute           source C:/Xilinx/Vivado/2019.2/common/technology/xilinx/interface/xilinx_interface.hlp 
Execute             source C:/Xilinx/Vivado/2019.2/common/technology/xilinx/interface/maxi.hlp 
Execute             source C:/Xilinx/Vivado/2019.2/common/technology/xilinx/interface/saxilite.hlp 
Execute           source C:/Xilinx/Vivado/2019.2/common/technology/xilinx/common/dsp48.hlp 
Execute     source C:/Xilinx/Vivado/2019.2/common/technology/xilinx/zynq/zynq_fpv6.gen 
Execute       source C:/Xilinx/Vivado/2019.2/common/technology/xilinx/common/xilinx_fp.gen 
Execute     set_part xc7z020-clg400-1 
Execute       ap_part_info -name xc7z020-clg400-1 -data single -quiet 
Command       ap_part_info done; 1.187 sec.
Execute       ap_part_info -name xc7z020-clg400-1 -data info 
Execute       add_library xilinx/zynq/zynq:xc7z020:-clg400:-1 
Execute         get_default_platform 
Execute         ap_part_info -data single -name xc7z020-clg400-1 
Execute         ap_part_info -name xc7z020-clg400-1 -data resources 
Execute         ap_part_info -name xc7z020-clg400-1 -data info 
Execute         ap_part_info -name xc7z020-clg400-1 -data info 
Execute         config_chip_info -quiet -resource {SLICE 13300} {LUT 53200} {FF 106400} {DSP48E 220} {BRAM 280} {URAM 0} 
Execute         ap_part_info -name xc7z020-clg400-1 -data info 
Execute         config_chip_info -quiet -speed slow 
Execute       add_library xilinx/zynq/zynq_fpv6 
Execute         get_default_platform 
INFO: [HLS 200-10] Setting target device to 'xc7z020-clg400-1'
Execute       ap_part_info -name xc7z020-clg400-1 -data info 
Execute       get_default_platform 
Command     set_part done; 1.308 sec.
Execute     ap_part_info -data single -name xc7z020-clg400-1 
Execute     ap_part_info -name xc7z020-clg400-1 -data resources 
Execute     ap_part_info -name xc7z020-clg400-1 -data info 
Execute     ap_part_info -name xc7z020-clg400-1 -data info 
Execute     config_chip_info -quiet -resource {SLICE 13300} {LUT 53200} {FF 106400} {DSP48E 220} {BRAM 280} {URAM 0} 
Execute     ap_part_info -name xc7z020-clg400-1 -data info 
Execute     config_chip_info -quiet -speed slow 
Command   open_solution done; 1.474 sec.
Execute   csim_design -O -clean -quiet 
INFO: [SIM 211-2] *************** CSIM start ***************
INFO: [SIM 211-4] CSIM will launch GCC as the compiler.
Execute     source csim/.lst_opt.tcl 
Execute     is_encrypted C:/Users/leo870823/Desktop/MSOC/2020MSOC_Final/tb_files/DENOM.txt 
Execute     is_xip C:/Users/leo870823/Desktop/MSOC/2020MSOC_Final/tb_files/DENOM.txt 
Execute     is_encrypted C:/Users/leo870823/Desktop/MSOC/2020MSOC_Final/tb_files/IMAGINARY.txt 
Execute     is_xip C:/Users/leo870823/Desktop/MSOC/2020MSOC_Final/tb_files/IMAGINARY.txt 
Execute     is_encrypted C:/Users/leo870823/Desktop/MSOC/2020MSOC_Final/tb_files/I_blurred_B.txt 
Execute     is_xip C:/Users/leo870823/Desktop/MSOC/2020MSOC_Final/tb_files/I_blurred_B.txt 
Execute     is_encrypted C:/Users/leo870823/Desktop/MSOC/2020MSOC_Final/tb_files/I_blurred_G.txt 
Execute     is_xip C:/Users/leo870823/Desktop/MSOC/2020MSOC_Final/tb_files/I_blurred_G.txt 
Execute     is_encrypted C:/Users/leo870823/Desktop/MSOC/2020MSOC_Final/tb_files/I_blurred_R.txt 
Execute     is_xip C:/Users/leo870823/Desktop/MSOC/2020MSOC_Final/tb_files/I_blurred_R.txt 
Execute     is_encrypted C:/Users/leo870823/Desktop/MSOC/2020MSOC_Final/tb_files/REAL.txt 
Execute     is_xip C:/Users/leo870823/Desktop/MSOC/2020MSOC_Final/tb_files/REAL.txt 
Execute     is_encrypted C:/Users/leo870823/Desktop/MSOC/2020MSOC_Final/tb_files/ground_truth_B.txt 
Execute     is_xip C:/Users/leo870823/Desktop/MSOC/2020MSOC_Final/tb_files/ground_truth_B.txt 
Execute     is_encrypted C:/Users/leo870823/Desktop/MSOC/2020MSOC_Final/tb_files/ground_truth_G.txt 
Execute     is_xip C:/Users/leo870823/Desktop/MSOC/2020MSOC_Final/tb_files/ground_truth_G.txt 
Execute     is_encrypted C:/Users/leo870823/Desktop/MSOC/2020MSOC_Final/tb_files/ground_truth_R.txt 
Execute     is_xip C:/Users/leo870823/Desktop/MSOC/2020MSOC_Final/tb_files/ground_truth_R.txt 
Execute     is_encrypted C:/Users/leo870823/Desktop/MSOC/2020MSOC_Final/tb.cpp 
Execute     is_xip C:/Users/leo870823/Desktop/MSOC/2020MSOC_Final/tb.cpp 
Execute     is_encrypted C:/Users/leo870823/Desktop/MSOC/2020MSOC_Final/deblur.cpp 
Execute     is_xip C:/Users/leo870823/Desktop/MSOC/2020MSOC_Final/deblur.cpp 
Execute     is_encrypted C:/Users/leo870823/Desktop/MSOC/2020MSOC_Final/deblur.h 
Execute     is_xip C:/Users/leo870823/Desktop/MSOC/2020MSOC_Final/deblur.h 
Execute     is_encrypted C:/Users/leo870823/Desktop/MSOC/2020MSOC_Final/divergent.cpp 
Execute     is_xip C:/Users/leo870823/Desktop/MSOC/2020MSOC_Final/divergent.cpp 
Execute     is_encrypted C:/Users/leo870823/Desktop/MSOC/2020MSOC_Final/divergent.h 
Execute     is_xip C:/Users/leo870823/Desktop/MSOC/2020MSOC_Final/divergent.h 
Execute     is_encrypted C:/Users/leo870823/Desktop/MSOC/2020MSOC_Final/fft_top.cpp 
Execute     is_xip C:/Users/leo870823/Desktop/MSOC/2020MSOC_Final/fft_top.cpp 
Execute     is_encrypted C:/Users/leo870823/Desktop/MSOC/2020MSOC_Final/fft_top.h 
Execute     is_xip C:/Users/leo870823/Desktop/MSOC/2020MSOC_Final/fft_top.h 
Execute     is_encrypted C:/Users/leo870823/Desktop/MSOC/2020MSOC_Final/proximal.cpp 
Execute     is_xip C:/Users/leo870823/Desktop/MSOC/2020MSOC_Final/proximal.cpp 
Execute     is_encrypted C:/Users/leo870823/Desktop/MSOC/2020MSOC_Final/proximal.h 
Execute     is_xip C:/Users/leo870823/Desktop/MSOC/2020MSOC_Final/proximal.h 
Execute     ap_part_info -name xc7z020-clg400-1 -data info 
ERROR: [SIM 211-100] 'csim_design' failed: compilation error(s).
INFO: [SIM 211-3] *************** CSIM finish ***************
Command   csim_design done; error code: 2; 1.864 sec.
Command ap_source done; error code: 1; 3.341 sec.
Execute cleanup_all 
INFO-FLOW: Workspace C:/Users/leo870823/Desktop/MSOC/2020MSOC_Final/ISPfinal/solution1 opened at Mon Jan 11 21:43:40 +0800 2021
Execute     config_clock -quiet -name default -period 10 -default=false 
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
Execute     open_platform DefaultPlatform 
Execute     import_lib C:/Xilinx/Vivado/2019.2/common/technology/xilinx/zynq/zynq 
Execute       source C:/Xilinx/Vivado/2019.2/common/technology/xilinx/common/xilinx.lib 
Execute         source C:/Xilinx/Vivado/2019.2/common/technology/xilinx/interface/xilinx_interface.lib 
Execute           source C:/Xilinx/Vivado/2019.2/common/technology/xilinx/interface/plb46.lib 
Execute           source C:/Xilinx/Vivado/2019.2/common/technology/xilinx/interface/fsl.lib 
Execute           source C:/Xilinx/Vivado/2019.2/common/technology/xilinx/interface/axi4.lib 
Execute           source C:/Xilinx/Vivado/2019.2/common/technology/xilinx/interface/maxi.lib 
Execute           source C:/Xilinx/Vivado/2019.2/common/technology/xilinx/interface/saxilite.lib 
Execute         source C:/Xilinx/Vivado/2019.2/common/technology/xilinx/common/dsp48.lib 
Execute         source C:/Xilinx/Vivado/2019.2/common/technology/xilinx/ip/dds_compiler.lib 
Execute         source C:/Xilinx/Vivado/2019.2/common/technology/xilinx/ip/xfft.lib 
Execute         source C:/Xilinx/Vivado/2019.2/common/technology/xilinx/ip/xfir.lib 
Execute       source C:/Xilinx/Vivado/2019.2/common/technology/xilinx/common/xilinx.hlp 
Execute         source C:/Xilinx/Vivado/2019.2/common/technology/xilinx/common/target_info.tcl 
Execute         source C:/Xilinx/Vivado/2019.2/common/technology/xilinx/interface/xilinx_interface.hlp 
Execute           source C:/Xilinx/Vivado/2019.2/common/technology/xilinx/interface/maxi.hlp 
Execute           source C:/Xilinx/Vivado/2019.2/common/technology/xilinx/interface/saxilite.hlp 
Execute         source C:/Xilinx/Vivado/2019.2/common/technology/xilinx/common/dsp48.hlp 
Execute       source C:/Xilinx/Vivado/2019.2/common/technology/xilinx/zynq/dsp48e1.hlp 
Execute       source C:/Xilinx/Vivado/2019.2/common/technology/xilinx/common/xilinx.hlp 
Execute         source C:/Xilinx/Vivado/2019.2/common/technology/xilinx/common/target_info.tcl 
Execute         source C:/Xilinx/Vivado/2019.2/common/technology/xilinx/interface/xilinx_interface.hlp 
Execute           source C:/Xilinx/Vivado/2019.2/common/technology/xilinx/interface/maxi.hlp 
Execute           source C:/Xilinx/Vivado/2019.2/common/technology/xilinx/interface/saxilite.hlp 
Execute         source C:/Xilinx/Vivado/2019.2/common/technology/xilinx/common/dsp48.hlp 
Execute     source C:/Xilinx/Vivado/2019.2/common/technology/xilinx/zynq/zynq.gen 
Execute       source C:/Xilinx/Vivado/2019.2/common/technology/xilinx/common/xilinx.gen 
Execute         source C:/Xilinx/Vivado/2019.2/common/technology/xilinx/interface/plb46.gen 
Execute         source C:/Xilinx/Vivado/2019.2/common/technology/xilinx/interface/fsl.gen 
Execute         source C:/Xilinx/Vivado/2019.2/common/technology/xilinx/interface/axi4.gen 
Execute         source C:/Xilinx/Vivado/2019.2/common/technology/xilinx/interface/nativeAXI4.gen 
Execute           source C:/Xilinx/Vivado/2019.2/common/technology/xilinx/interface/saxilite.gen 
Execute           source C:/Xilinx/Vivado/2019.2/common/technology/xilinx/interface/maxi.gen 
Execute         source C:/Xilinx/Vivado/2019.2/common/technology/xilinx/scripts/xilinxcoregen.gen 
Execute         source C:/Xilinx/Vivado/2019.2/common/technology/xilinx/interface/XilEDKCoreGen.gen 
Execute         source C:/Xilinx/Vivado/2019.2/common/technology/xilinx/ip/dds_compiler.gen 
Execute         source C:/Xilinx/Vivado/2019.2/common/technology/xilinx/ip/util.gen 
Execute         source C:/Xilinx/Vivado/2019.2/common/technology/xilinx/ip/xfft.gen 
Execute         source C:/Xilinx/Vivado/2019.2/common/technology/xilinx/ip/xfir.gen 
Execute         source C:/Xilinx/Vivado/2019.2/common/technology/xilinx/common/dsp48.gen 
Execute     open_platform DefaultPlatform 
Execute     import_lib C:/Xilinx/Vivado/2019.2/common/technology/xilinx/zynq/zynq_fpv6 
Execute       source C:/Xilinx/Vivado/2019.2/common/technology/xilinx/common/xilinx_fp.lib 
Execute       source C:/Xilinx/Vivado/2019.2/common/technology/xilinx/common/xilinx_fp.hlp 
Execute         source C:/Xilinx/Vivado/2019.2/common/technology/xilinx/common/xilinx.hlp 
Execute           source C:/Xilinx/Vivado/2019.2/common/technology/xilinx/common/target_info.tcl 
Execute           source C:/Xilinx/Vivado/2019.2/common/technology/xilinx/interface/xilinx_interface.hlp 
Execute             source C:/Xilinx/Vivado/2019.2/common/technology/xilinx/interface/maxi.hlp 
Execute             source C:/Xilinx/Vivado/2019.2/common/technology/xilinx/interface/saxilite.hlp 
Execute           source C:/Xilinx/Vivado/2019.2/common/technology/xilinx/common/dsp48.hlp 
Execute     source C:/Xilinx/Vivado/2019.2/common/technology/xilinx/zynq/zynq_fpv6.gen 
Execute       source C:/Xilinx/Vivado/2019.2/common/technology/xilinx/common/xilinx_fp.gen 
Execute     set_part xc7z020-clg400-1 
Execute       ap_part_info -name xc7z020-clg400-1 -data single -quiet 
Command       ap_part_info done; 1.187 sec.
Execute       ap_part_info -name xc7z020-clg400-1 -data info 
Execute       add_library xilinx/zynq/zynq:xc7z020:-clg400:-1 
Execute         get_default_platform 
Execute         ap_part_info -data single -name xc7z020-clg400-1 
Execute         ap_part_info -name xc7z020-clg400-1 -data resources 
Execute         ap_part_info -name xc7z020-clg400-1 -data info 
Execute         ap_part_info -name xc7z020-clg400-1 -data info 
Execute         config_chip_info -quiet -resource {SLICE 13300} {LUT 53200} {FF 106400} {DSP48E 220} {BRAM 280} {URAM 0} 
Execute         ap_part_info -name xc7z020-clg400-1 -data info 
Execute         config_chip_info -quiet -speed slow 
Execute       add_library xilinx/zynq/zynq_fpv6 
Execute         get_default_platform 
INFO: [HLS 200-10] Setting target device to 'xc7z020-clg400-1'
Execute       ap_part_info -name xc7z020-clg400-1 -data info 
Execute       get_default_platform 
Command     set_part done; 1.313 sec.
Execute     ap_part_info -data single -name xc7z020-clg400-1 
Execute     ap_part_info -name xc7z020-clg400-1 -data resources 
Execute     ap_part_info -name xc7z020-clg400-1 -data info 
Execute     ap_part_info -name xc7z020-clg400-1 -data info 
Execute     config_chip_info -quiet -resource {SLICE 13300} {LUT 53200} {FF 106400} {DSP48E 220} {BRAM 280} {URAM 0} 
Execute     ap_part_info -name xc7z020-clg400-1 -data info 
Execute     config_chip_info -quiet -speed slow 
Command   open_solution done; 1.475 sec.
Execute   csim_design -O -clean -quiet 
INFO: [SIM 211-2] *************** CSIM start ***************
INFO: [SIM 211-4] CSIM will launch GCC as the compiler.
Execute     source csim/.lst_opt.tcl 
Execute     is_encrypted C:/Users/leo870823/Desktop/MSOC/2020MSOC_Final/tb_files/DENOM.txt 
Execute     is_xip C:/Users/leo870823/Desktop/MSOC/2020MSOC_Final/tb_files/DENOM.txt 
Execute     is_encrypted C:/Users/leo870823/Desktop/MSOC/2020MSOC_Final/tb_files/IMAGINARY.txt 
Execute     is_xip C:/Users/leo870823/Desktop/MSOC/2020MSOC_Final/tb_files/IMAGINARY.txt 
Execute     is_encrypted C:/Users/leo870823/Desktop/MSOC/2020MSOC_Final/tb_files/I_blurred_B.txt 
Execute     is_xip C:/Users/leo870823/Desktop/MSOC/2020MSOC_Final/tb_files/I_blurred_B.txt 
Execute     is_encrypted C:/Users/leo870823/Desktop/MSOC/2020MSOC_Final/tb_files/I_blurred_G.txt 
Execute     is_xip C:/Users/leo870823/Desktop/MSOC/2020MSOC_Final/tb_files/I_blurred_G.txt 
Execute     is_encrypted C:/Users/leo870823/Desktop/MSOC/2020MSOC_Final/tb_files/I_blurred_R.txt 
Execute     is_xip C:/Users/leo870823/Desktop/MSOC/2020MSOC_Final/tb_files/I_blurred_R.txt 
Execute     is_encrypted C:/Users/leo870823/Desktop/MSOC/2020MSOC_Final/tb_files/REAL.txt 
Execute     is_xip C:/Users/leo870823/Desktop/MSOC/2020MSOC_Final/tb_files/REAL.txt 
Execute     is_encrypted C:/Users/leo870823/Desktop/MSOC/2020MSOC_Final/tb_files/ground_truth_B.txt 
Execute     is_xip C:/Users/leo870823/Desktop/MSOC/2020MSOC_Final/tb_files/ground_truth_B.txt 
Execute     is_encrypted C:/Users/leo870823/Desktop/MSOC/2020MSOC_Final/tb_files/ground_truth_G.txt 
Execute     is_xip C:/Users/leo870823/Desktop/MSOC/2020MSOC_Final/tb_files/ground_truth_G.txt 
Execute     is_encrypted C:/Users/leo870823/Desktop/MSOC/2020MSOC_Final/tb_files/ground_truth_R.txt 
Execute     is_xip C:/Users/leo870823/Desktop/MSOC/2020MSOC_Final/tb_files/ground_truth_R.txt 
Execute     is_encrypted C:/Users/leo870823/Desktop/MSOC/2020MSOC_Final/tb.cpp 
Execute     is_xip C:/Users/leo870823/Desktop/MSOC/2020MSOC_Final/tb.cpp 
Execute     is_encrypted C:/Users/leo870823/Desktop/MSOC/2020MSOC_Final/deblur.cpp 
Execute     is_xip C:/Users/leo870823/Desktop/MSOC/2020MSOC_Final/deblur.cpp 
Execute     is_encrypted C:/Users/leo870823/Desktop/MSOC/2020MSOC_Final/deblur.h 
Execute     is_xip C:/Users/leo870823/Desktop/MSOC/2020MSOC_Final/deblur.h 
Execute     is_encrypted C:/Users/leo870823/Desktop/MSOC/2020MSOC_Final/divergent.cpp 
Execute     is_xip C:/Users/leo870823/Desktop/MSOC/2020MSOC_Final/divergent.cpp 
Execute     is_encrypted C:/Users/leo870823/Desktop/MSOC/2020MSOC_Final/divergent.h 
Execute     is_xip C:/Users/leo870823/Desktop/MSOC/2020MSOC_Final/divergent.h 
Execute     is_encrypted C:/Users/leo870823/Desktop/MSOC/2020MSOC_Final/fft_top.cpp 
Execute     is_xip C:/Users/leo870823/Desktop/MSOC/2020MSOC_Final/fft_top.cpp 
Execute     is_encrypted C:/Users/leo870823/Desktop/MSOC/2020MSOC_Final/fft_top.h 
Execute     is_xip C:/Users/leo870823/Desktop/MSOC/2020MSOC_Final/fft_top.h 
Execute     is_encrypted C:/Users/leo870823/Desktop/MSOC/2020MSOC_Final/proximal.cpp 
Execute     is_xip C:/Users/leo870823/Desktop/MSOC/2020MSOC_Final/proximal.cpp 
Execute     is_encrypted C:/Users/leo870823/Desktop/MSOC/2020MSOC_Final/proximal.h 
Execute     is_xip C:/Users/leo870823/Desktop/MSOC/2020MSOC_Final/proximal.h 
Execute     ap_part_info -name xc7z020-clg400-1 -data info 
Execute     source run_sim.tcl 
INFO-FLOW: Workspace C:/Users/leo870823/Desktop/MSOC/2020MSOC_Final/ISPfinal/solution1 opened at Mon Jan 11 22:04:27 +0800 2021
Execute     config_clock -quiet -name default -period 10 -default=false 
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
Execute     open_platform DefaultPlatform 
Execute     import_lib C:/Xilinx/Vivado/2019.2/common/technology/xilinx/zynq/zynq 
Execute       source C:/Xilinx/Vivado/2019.2/common/technology/xilinx/common/xilinx.lib 
Execute         source C:/Xilinx/Vivado/2019.2/common/technology/xilinx/interface/xilinx_interface.lib 
Execute           source C:/Xilinx/Vivado/2019.2/common/technology/xilinx/interface/plb46.lib 
Execute           source C:/Xilinx/Vivado/2019.2/common/technology/xilinx/interface/fsl.lib 
Execute           source C:/Xilinx/Vivado/2019.2/common/technology/xilinx/interface/axi4.lib 
Execute           source C:/Xilinx/Vivado/2019.2/common/technology/xilinx/interface/maxi.lib 
Execute           source C:/Xilinx/Vivado/2019.2/common/technology/xilinx/interface/saxilite.lib 
Execute         source C:/Xilinx/Vivado/2019.2/common/technology/xilinx/common/dsp48.lib 
Execute         source C:/Xilinx/Vivado/2019.2/common/technology/xilinx/ip/dds_compiler.lib 
Execute         source C:/Xilinx/Vivado/2019.2/common/technology/xilinx/ip/xfft.lib 
Execute         source C:/Xilinx/Vivado/2019.2/common/technology/xilinx/ip/xfir.lib 
Execute       source C:/Xilinx/Vivado/2019.2/common/technology/xilinx/common/xilinx.hlp 
Execute         source C:/Xilinx/Vivado/2019.2/common/technology/xilinx/common/target_info.tcl 
Execute         source C:/Xilinx/Vivado/2019.2/common/technology/xilinx/interface/xilinx_interface.hlp 
Execute           source C:/Xilinx/Vivado/2019.2/common/technology/xilinx/interface/maxi.hlp 
Execute           source C:/Xilinx/Vivado/2019.2/common/technology/xilinx/interface/saxilite.hlp 
Execute         source C:/Xilinx/Vivado/2019.2/common/technology/xilinx/common/dsp48.hlp 
Execute       source C:/Xilinx/Vivado/2019.2/common/technology/xilinx/zynq/dsp48e1.hlp 
Execute       source C:/Xilinx/Vivado/2019.2/common/technology/xilinx/common/xilinx.hlp 
Execute         source C:/Xilinx/Vivado/2019.2/common/technology/xilinx/common/target_info.tcl 
Execute         source C:/Xilinx/Vivado/2019.2/common/technology/xilinx/interface/xilinx_interface.hlp 
Execute           source C:/Xilinx/Vivado/2019.2/common/technology/xilinx/interface/maxi.hlp 
Execute           source C:/Xilinx/Vivado/2019.2/common/technology/xilinx/interface/saxilite.hlp 
Execute         source C:/Xilinx/Vivado/2019.2/common/technology/xilinx/common/dsp48.hlp 
Execute     source C:/Xilinx/Vivado/2019.2/common/technology/xilinx/zynq/zynq.gen 
Execute       source C:/Xilinx/Vivado/2019.2/common/technology/xilinx/common/xilinx.gen 
Execute         source C:/Xilinx/Vivado/2019.2/common/technology/xilinx/interface/plb46.gen 
Execute         source C:/Xilinx/Vivado/2019.2/common/technology/xilinx/interface/fsl.gen 
Execute         source C:/Xilinx/Vivado/2019.2/common/technology/xilinx/interface/axi4.gen 
Execute         source C:/Xilinx/Vivado/2019.2/common/technology/xilinx/interface/nativeAXI4.gen 
Execute           source C:/Xilinx/Vivado/2019.2/common/technology/xilinx/interface/saxilite.gen 
Execute           source C:/Xilinx/Vivado/2019.2/common/technology/xilinx/interface/maxi.gen 
Execute         source C:/Xilinx/Vivado/2019.2/common/technology/xilinx/scripts/xilinxcoregen.gen 
Execute         source C:/Xilinx/Vivado/2019.2/common/technology/xilinx/interface/XilEDKCoreGen.gen 
Execute         source C:/Xilinx/Vivado/2019.2/common/technology/xilinx/ip/dds_compiler.gen 
Execute         source C:/Xilinx/Vivado/2019.2/common/technology/xilinx/ip/util.gen 
Execute         source C:/Xilinx/Vivado/2019.2/common/technology/xilinx/ip/xfft.gen 
Execute         source C:/Xilinx/Vivado/2019.2/common/technology/xilinx/ip/xfir.gen 
Execute         source C:/Xilinx/Vivado/2019.2/common/technology/xilinx/common/dsp48.gen 
Execute     open_platform DefaultPlatform 
Execute     import_lib C:/Xilinx/Vivado/2019.2/common/technology/xilinx/zynq/zynq_fpv6 
Execute       source C:/Xilinx/Vivado/2019.2/common/technology/xilinx/common/xilinx_fp.lib 
Execute       source C:/Xilinx/Vivado/2019.2/common/technology/xilinx/common/xilinx_fp.hlp 
Execute         source C:/Xilinx/Vivado/2019.2/common/technology/xilinx/common/xilinx.hlp 
Execute           source C:/Xilinx/Vivado/2019.2/common/technology/xilinx/common/target_info.tcl 
Execute           source C:/Xilinx/Vivado/2019.2/common/technology/xilinx/interface/xilinx_interface.hlp 
Execute             source C:/Xilinx/Vivado/2019.2/common/technology/xilinx/interface/maxi.hlp 
Execute             source C:/Xilinx/Vivado/2019.2/common/technology/xilinx/interface/saxilite.hlp 
Execute           source C:/Xilinx/Vivado/2019.2/common/technology/xilinx/common/dsp48.hlp 
Execute     source C:/Xilinx/Vivado/2019.2/common/technology/xilinx/zynq/zynq_fpv6.gen 
Execute       source C:/Xilinx/Vivado/2019.2/common/technology/xilinx/common/xilinx_fp.gen 
Execute     set_part xc7z020-clg400-1 
Execute       ap_part_info -name xc7z020-clg400-1 -data single -quiet 
Command       ap_part_info done; 1.178 sec.
Execute       ap_part_info -name xc7z020-clg400-1 -data info 
Execute       add_library xilinx/zynq/zynq:xc7z020:-clg400:-1 
Execute         get_default_platform 
Execute         ap_part_info -data single -name xc7z020-clg400-1 
Execute         ap_part_info -name xc7z020-clg400-1 -data resources 
Execute         ap_part_info -name xc7z020-clg400-1 -data info 
Execute         ap_part_info -name xc7z020-clg400-1 -data info 
Execute         config_chip_info -quiet -resource {SLICE 13300} {LUT 53200} {FF 106400} {DSP48E 220} {BRAM 280} {URAM 0} 
Execute         ap_part_info -name xc7z020-clg400-1 -data info 
Execute         config_chip_info -quiet -speed slow 
Execute       add_library xilinx/zynq/zynq_fpv6 
Execute         get_default_platform 
INFO: [HLS 200-10] Setting target device to 'xc7z020-clg400-1'
Execute       ap_part_info -name xc7z020-clg400-1 -data info 
Execute       get_default_platform 
Command     set_part done; 1.298 sec.
Execute     ap_part_info -data single -name xc7z020-clg400-1 
Execute     ap_part_info -name xc7z020-clg400-1 -data resources 
Execute     ap_part_info -name xc7z020-clg400-1 -data info 
Execute     ap_part_info -name xc7z020-clg400-1 -data info 
Execute     config_chip_info -quiet -resource {SLICE 13300} {LUT 53200} {FF 106400} {DSP48E 220} {BRAM 280} {URAM 0} 
Execute     ap_part_info -name xc7z020-clg400-1 -data info 
Execute     config_chip_info -quiet -speed slow 
Command   open_solution done; 1.462 sec.
Execute   csim_design -O -clean -quiet 
INFO: [SIM 211-2] *************** CSIM start ***************
INFO: [SIM 211-4] CSIM will launch GCC as the compiler.
Execute     source csim/.lst_opt.tcl 
Execute     is_encrypted C:/Users/leo870823/Desktop/MSOC/2020MSOC_Final/tb_files/DENOM.txt 
Execute     is_xip C:/Users/leo870823/Desktop/MSOC/2020MSOC_Final/tb_files/DENOM.txt 
Execute     is_encrypted C:/Users/leo870823/Desktop/MSOC/2020MSOC_Final/tb_files/IMAGINARY.txt 
Execute     is_xip C:/Users/leo870823/Desktop/MSOC/2020MSOC_Final/tb_files/IMAGINARY.txt 
Execute     is_encrypted C:/Users/leo870823/Desktop/MSOC/2020MSOC_Final/tb_files/I_blurred_B.txt 
Execute     is_xip C:/Users/leo870823/Desktop/MSOC/2020MSOC_Final/tb_files/I_blurred_B.txt 
Execute     is_encrypted C:/Users/leo870823/Desktop/MSOC/2020MSOC_Final/tb_files/I_blurred_G.txt 
Execute     is_xip C:/Users/leo870823/Desktop/MSOC/2020MSOC_Final/tb_files/I_blurred_G.txt 
Execute     is_encrypted C:/Users/leo870823/Desktop/MSOC/2020MSOC_Final/tb_files/I_blurred_R.txt 
Execute     is_xip C:/Users/leo870823/Desktop/MSOC/2020MSOC_Final/tb_files/I_blurred_R.txt 
Execute     is_encrypted C:/Users/leo870823/Desktop/MSOC/2020MSOC_Final/tb_files/REAL.txt 
Execute     is_xip C:/Users/leo870823/Desktop/MSOC/2020MSOC_Final/tb_files/REAL.txt 
Execute     is_encrypted C:/Users/leo870823/Desktop/MSOC/2020MSOC_Final/tb_files/ground_truth_B.txt 
Execute     is_xip C:/Users/leo870823/Desktop/MSOC/2020MSOC_Final/tb_files/ground_truth_B.txt 
Execute     is_encrypted C:/Users/leo870823/Desktop/MSOC/2020MSOC_Final/tb_files/ground_truth_G.txt 
Execute     is_xip C:/Users/leo870823/Desktop/MSOC/2020MSOC_Final/tb_files/ground_truth_G.txt 
Execute     is_encrypted C:/Users/leo870823/Desktop/MSOC/2020MSOC_Final/tb_files/ground_truth_R.txt 
Execute     is_xip C:/Users/leo870823/Desktop/MSOC/2020MSOC_Final/tb_files/ground_truth_R.txt 
Execute     is_encrypted C:/Users/leo870823/Desktop/MSOC/2020MSOC_Final/tb.cpp 
Execute     is_xip C:/Users/leo870823/Desktop/MSOC/2020MSOC_Final/tb.cpp 
Execute     is_encrypted C:/Users/leo870823/Desktop/MSOC/2020MSOC_Final/deblur.cpp 
Execute     is_xip C:/Users/leo870823/Desktop/MSOC/2020MSOC_Final/deblur.cpp 
Execute     is_encrypted C:/Users/leo870823/Desktop/MSOC/2020MSOC_Final/deblur.h 
Execute     is_xip C:/Users/leo870823/Desktop/MSOC/2020MSOC_Final/deblur.h 
Execute     is_encrypted C:/Users/leo870823/Desktop/MSOC/2020MSOC_Final/divergent.cpp 
Execute     is_xip C:/Users/leo870823/Desktop/MSOC/2020MSOC_Final/divergent.cpp 
Execute     is_encrypted C:/Users/leo870823/Desktop/MSOC/2020MSOC_Final/divergent.h 
Execute     is_xip C:/Users/leo870823/Desktop/MSOC/2020MSOC_Final/divergent.h 
Execute     is_encrypted C:/Users/leo870823/Desktop/MSOC/2020MSOC_Final/fft_top.cpp 
Execute     is_xip C:/Users/leo870823/Desktop/MSOC/2020MSOC_Final/fft_top.cpp 
Execute     is_encrypted C:/Users/leo870823/Desktop/MSOC/2020MSOC_Final/fft_top.h 
Execute     is_xip C:/Users/leo870823/Desktop/MSOC/2020MSOC_Final/fft_top.h 
Execute     is_encrypted C:/Users/leo870823/Desktop/MSOC/2020MSOC_Final/proximal.cpp 
Execute     is_xip C:/Users/leo870823/Desktop/MSOC/2020MSOC_Final/proximal.cpp 
Execute     is_encrypted C:/Users/leo870823/Desktop/MSOC/2020MSOC_Final/proximal.h 
Execute     is_xip C:/Users/leo870823/Desktop/MSOC/2020MSOC_Final/proximal.h 
Execute     ap_part_info -name xc7z020-clg400-1 -data info 
ERROR: [SIM 211-100] 'csim_design' failed: compilation error(s).
INFO: [SIM 211-3] *************** CSIM finish ***************
Command   csim_design done; error code: 2; 1.95 sec.
Command ap_source done; error code: 1; 3.415 sec.
Execute cleanup_all 
INFO-FLOW: Workspace C:/Users/leo870823/Desktop/MSOC/2020MSOC_Final/ISPfinal/solution1 opened at Mon Jan 11 22:07:20 +0800 2021
Execute     config_clock -quiet -name default -period 10 -default=false 
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
Execute     open_platform DefaultPlatform 
Execute     import_lib C:/Xilinx/Vivado/2019.2/common/technology/xilinx/zynq/zynq 
Execute       source C:/Xilinx/Vivado/2019.2/common/technology/xilinx/common/xilinx.lib 
Execute         source C:/Xilinx/Vivado/2019.2/common/technology/xilinx/interface/xilinx_interface.lib 
Execute           source C:/Xilinx/Vivado/2019.2/common/technology/xilinx/interface/plb46.lib 
Execute           source C:/Xilinx/Vivado/2019.2/common/technology/xilinx/interface/fsl.lib 
Execute           source C:/Xilinx/Vivado/2019.2/common/technology/xilinx/interface/axi4.lib 
Execute           source C:/Xilinx/Vivado/2019.2/common/technology/xilinx/interface/maxi.lib 
Execute           source C:/Xilinx/Vivado/2019.2/common/technology/xilinx/interface/saxilite.lib 
Execute         source C:/Xilinx/Vivado/2019.2/common/technology/xilinx/common/dsp48.lib 
Execute         source C:/Xilinx/Vivado/2019.2/common/technology/xilinx/ip/dds_compiler.lib 
Execute         source C:/Xilinx/Vivado/2019.2/common/technology/xilinx/ip/xfft.lib 
Execute         source C:/Xilinx/Vivado/2019.2/common/technology/xilinx/ip/xfir.lib 
Execute       source C:/Xilinx/Vivado/2019.2/common/technology/xilinx/common/xilinx.hlp 
Execute         source C:/Xilinx/Vivado/2019.2/common/technology/xilinx/common/target_info.tcl 
Execute         source C:/Xilinx/Vivado/2019.2/common/technology/xilinx/interface/xilinx_interface.hlp 
Execute           source C:/Xilinx/Vivado/2019.2/common/technology/xilinx/interface/maxi.hlp 
Execute           source C:/Xilinx/Vivado/2019.2/common/technology/xilinx/interface/saxilite.hlp 
Execute         source C:/Xilinx/Vivado/2019.2/common/technology/xilinx/common/dsp48.hlp 
Execute       source C:/Xilinx/Vivado/2019.2/common/technology/xilinx/zynq/dsp48e1.hlp 
Execute       source C:/Xilinx/Vivado/2019.2/common/technology/xilinx/common/xilinx.hlp 
Execute         source C:/Xilinx/Vivado/2019.2/common/technology/xilinx/common/target_info.tcl 
Execute         source C:/Xilinx/Vivado/2019.2/common/technology/xilinx/interface/xilinx_interface.hlp 
Execute           source C:/Xilinx/Vivado/2019.2/common/technology/xilinx/interface/maxi.hlp 
Execute           source C:/Xilinx/Vivado/2019.2/common/technology/xilinx/interface/saxilite.hlp 
Execute         source C:/Xilinx/Vivado/2019.2/common/technology/xilinx/common/dsp48.hlp 
Execute     source C:/Xilinx/Vivado/2019.2/common/technology/xilinx/zynq/zynq.gen 
Execute       source C:/Xilinx/Vivado/2019.2/common/technology/xilinx/common/xilinx.gen 
Execute         source C:/Xilinx/Vivado/2019.2/common/technology/xilinx/interface/plb46.gen 
Execute         source C:/Xilinx/Vivado/2019.2/common/technology/xilinx/interface/fsl.gen 
Execute         source C:/Xilinx/Vivado/2019.2/common/technology/xilinx/interface/axi4.gen 
Execute         source C:/Xilinx/Vivado/2019.2/common/technology/xilinx/interface/nativeAXI4.gen 
Execute           source C:/Xilinx/Vivado/2019.2/common/technology/xilinx/interface/saxilite.gen 
Execute           source C:/Xilinx/Vivado/2019.2/common/technology/xilinx/interface/maxi.gen 
Execute         source C:/Xilinx/Vivado/2019.2/common/technology/xilinx/scripts/xilinxcoregen.gen 
Execute         source C:/Xilinx/Vivado/2019.2/common/technology/xilinx/interface/XilEDKCoreGen.gen 
Execute         source C:/Xilinx/Vivado/2019.2/common/technology/xilinx/ip/dds_compiler.gen 
Execute         source C:/Xilinx/Vivado/2019.2/common/technology/xilinx/ip/util.gen 
Execute         source C:/Xilinx/Vivado/2019.2/common/technology/xilinx/ip/xfft.gen 
Execute         source C:/Xilinx/Vivado/2019.2/common/technology/xilinx/ip/xfir.gen 
Execute         source C:/Xilinx/Vivado/2019.2/common/technology/xilinx/common/dsp48.gen 
Execute     open_platform DefaultPlatform 
Execute     import_lib C:/Xilinx/Vivado/2019.2/common/technology/xilinx/zynq/zynq_fpv6 
Execute       source C:/Xilinx/Vivado/2019.2/common/technology/xilinx/common/xilinx_fp.lib 
Execute       source C:/Xilinx/Vivado/2019.2/common/technology/xilinx/common/xilinx_fp.hlp 
Execute         source C:/Xilinx/Vivado/2019.2/common/technology/xilinx/common/xilinx.hlp 
Execute           source C:/Xilinx/Vivado/2019.2/common/technology/xilinx/common/target_info.tcl 
Execute           source C:/Xilinx/Vivado/2019.2/common/technology/xilinx/interface/xilinx_interface.hlp 
Execute             source C:/Xilinx/Vivado/2019.2/common/technology/xilinx/interface/maxi.hlp 
Execute             source C:/Xilinx/Vivado/2019.2/common/technology/xilinx/interface/saxilite.hlp 
Execute           source C:/Xilinx/Vivado/2019.2/common/technology/xilinx/common/dsp48.hlp 
Execute     source C:/Xilinx/Vivado/2019.2/common/technology/xilinx/zynq/zynq_fpv6.gen 
Execute       source C:/Xilinx/Vivado/2019.2/common/technology/xilinx/common/xilinx_fp.gen 
Execute     set_part xc7z020-clg400-1 
Execute       ap_part_info -name xc7z020-clg400-1 -data single -quiet 
Command       ap_part_info done; 1.191 sec.
Execute       ap_part_info -name xc7z020-clg400-1 -data info 
Execute       add_library xilinx/zynq/zynq:xc7z020:-clg400:-1 
Execute         get_default_platform 
Execute         ap_part_info -data single -name xc7z020-clg400-1 
Execute         ap_part_info -name xc7z020-clg400-1 -data resources 
Execute         ap_part_info -name xc7z020-clg400-1 -data info 
Execute         ap_part_info -name xc7z020-clg400-1 -data info 
Execute         config_chip_info -quiet -resource {SLICE 13300} {LUT 53200} {FF 106400} {DSP48E 220} {BRAM 280} {URAM 0} 
Execute         ap_part_info -name xc7z020-clg400-1 -data info 
Execute         config_chip_info -quiet -speed slow 
Execute       add_library xilinx/zynq/zynq_fpv6 
Execute         get_default_platform 
INFO: [HLS 200-10] Setting target device to 'xc7z020-clg400-1'
Execute       ap_part_info -name xc7z020-clg400-1 -data info 
Execute       get_default_platform 
Command     set_part done; 1.31 sec.
Execute     ap_part_info -data single -name xc7z020-clg400-1 
Execute     ap_part_info -name xc7z020-clg400-1 -data resources 
Execute     ap_part_info -name xc7z020-clg400-1 -data info 
Execute     ap_part_info -name xc7z020-clg400-1 -data info 
Execute     config_chip_info -quiet -resource {SLICE 13300} {LUT 53200} {FF 106400} {DSP48E 220} {BRAM 280} {URAM 0} 
Execute     ap_part_info -name xc7z020-clg400-1 -data info 
Execute     config_chip_info -quiet -speed slow 
Command   open_solution done; 1.473 sec.
Execute   csim_design -O -clean -quiet 
INFO: [SIM 211-2] *************** CSIM start ***************
INFO: [SIM 211-4] CSIM will launch GCC as the compiler.
Execute     source csim/.lst_opt.tcl 
Execute     is_encrypted C:/Users/leo870823/Desktop/MSOC/2020MSOC_Final/tb_files/DENOM.txt 
Execute     is_xip C:/Users/leo870823/Desktop/MSOC/2020MSOC_Final/tb_files/DENOM.txt 
Execute     is_encrypted C:/Users/leo870823/Desktop/MSOC/2020MSOC_Final/tb_files/IMAGINARY.txt 
Execute     is_xip C:/Users/leo870823/Desktop/MSOC/2020MSOC_Final/tb_files/IMAGINARY.txt 
Execute     is_encrypted C:/Users/leo870823/Desktop/MSOC/2020MSOC_Final/tb_files/I_blurred_B.txt 
Execute     is_xip C:/Users/leo870823/Desktop/MSOC/2020MSOC_Final/tb_files/I_blurred_B.txt 
Execute     is_encrypted C:/Users/leo870823/Desktop/MSOC/2020MSOC_Final/tb_files/I_blurred_G.txt 
Execute     is_xip C:/Users/leo870823/Desktop/MSOC/2020MSOC_Final/tb_files/I_blurred_G.txt 
Execute     is_encrypted C:/Users/leo870823/Desktop/MSOC/2020MSOC_Final/tb_files/I_blurred_R.txt 
Execute     is_xip C:/Users/leo870823/Desktop/MSOC/2020MSOC_Final/tb_files/I_blurred_R.txt 
Execute     is_encrypted C:/Users/leo870823/Desktop/MSOC/2020MSOC_Final/tb_files/REAL.txt 
Execute     is_xip C:/Users/leo870823/Desktop/MSOC/2020MSOC_Final/tb_files/REAL.txt 
Execute     is_encrypted C:/Users/leo870823/Desktop/MSOC/2020MSOC_Final/tb_files/ground_truth_B.txt 
Execute     is_xip C:/Users/leo870823/Desktop/MSOC/2020MSOC_Final/tb_files/ground_truth_B.txt 
Execute     is_encrypted C:/Users/leo870823/Desktop/MSOC/2020MSOC_Final/tb_files/ground_truth_G.txt 
Execute     is_xip C:/Users/leo870823/Desktop/MSOC/2020MSOC_Final/tb_files/ground_truth_G.txt 
Execute     is_encrypted C:/Users/leo870823/Desktop/MSOC/2020MSOC_Final/tb_files/ground_truth_R.txt 
Execute     is_xip C:/Users/leo870823/Desktop/MSOC/2020MSOC_Final/tb_files/ground_truth_R.txt 
Execute     is_encrypted C:/Users/leo870823/Desktop/MSOC/2020MSOC_Final/tb.cpp 
Execute     is_xip C:/Users/leo870823/Desktop/MSOC/2020MSOC_Final/tb.cpp 
Execute     is_encrypted C:/Users/leo870823/Desktop/MSOC/2020MSOC_Final/deblur.cpp 
Execute     is_xip C:/Users/leo870823/Desktop/MSOC/2020MSOC_Final/deblur.cpp 
Execute     is_encrypted C:/Users/leo870823/Desktop/MSOC/2020MSOC_Final/deblur.h 
Execute     is_xip C:/Users/leo870823/Desktop/MSOC/2020MSOC_Final/deblur.h 
Execute     is_encrypted C:/Users/leo870823/Desktop/MSOC/2020MSOC_Final/divergent.cpp 
Execute     is_xip C:/Users/leo870823/Desktop/MSOC/2020MSOC_Final/divergent.cpp 
Execute     is_encrypted C:/Users/leo870823/Desktop/MSOC/2020MSOC_Final/divergent.h 
Execute     is_xip C:/Users/leo870823/Desktop/MSOC/2020MSOC_Final/divergent.h 
Execute     is_encrypted C:/Users/leo870823/Desktop/MSOC/2020MSOC_Final/fft_top.cpp 
Execute     is_xip C:/Users/leo870823/Desktop/MSOC/2020MSOC_Final/fft_top.cpp 
Execute     is_encrypted C:/Users/leo870823/Desktop/MSOC/2020MSOC_Final/fft_top.h 
Execute     is_xip C:/Users/leo870823/Desktop/MSOC/2020MSOC_Final/fft_top.h 
Execute     is_encrypted C:/Users/leo870823/Desktop/MSOC/2020MSOC_Final/proximal.cpp 
Execute     is_xip C:/Users/leo870823/Desktop/MSOC/2020MSOC_Final/proximal.cpp 
Execute     is_encrypted C:/Users/leo870823/Desktop/MSOC/2020MSOC_Final/proximal.h 
Execute     is_xip C:/Users/leo870823/Desktop/MSOC/2020MSOC_Final/proximal.h 
Execute     ap_part_info -name xc7z020-clg400-1 -data info 
Execute     source run_sim.tcl 
Command     ap_source done; 8.883 sec.
INFO: [SIM 211-1] CSim done with 0 errors.
INFO: [SIM 211-3] *************** CSIM finish ***************
Command   csim_design done; 17.538 sec.
Command ap_source done; 19.014 sec.
Execute cleanup_all 
INFO-FLOW: Workspace C:/Users/leo870823/Desktop/MSOC/2020MSOC_Final/ISPfinal/solution1 opened at Mon Jan 11 22:09:08 +0800 2021
Execute     config_clock -quiet -name default -period 10 -default=false 
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
Execute     open_platform DefaultPlatform 
Execute     import_lib C:/Xilinx/Vivado/2019.2/common/technology/xilinx/zynq/zynq 
Execute       source C:/Xilinx/Vivado/2019.2/common/technology/xilinx/common/xilinx.lib 
Execute         source C:/Xilinx/Vivado/2019.2/common/technology/xilinx/interface/xilinx_interface.lib 
Execute           source C:/Xilinx/Vivado/2019.2/common/technology/xilinx/interface/plb46.lib 
Execute           source C:/Xilinx/Vivado/2019.2/common/technology/xilinx/interface/fsl.lib 
Execute           source C:/Xilinx/Vivado/2019.2/common/technology/xilinx/interface/axi4.lib 
Execute           source C:/Xilinx/Vivado/2019.2/common/technology/xilinx/interface/maxi.lib 
Execute           source C:/Xilinx/Vivado/2019.2/common/technology/xilinx/interface/saxilite.lib 
Execute         source C:/Xilinx/Vivado/2019.2/common/technology/xilinx/common/dsp48.lib 
Execute         source C:/Xilinx/Vivado/2019.2/common/technology/xilinx/ip/dds_compiler.lib 
Execute         source C:/Xilinx/Vivado/2019.2/common/technology/xilinx/ip/xfft.lib 
Execute         source C:/Xilinx/Vivado/2019.2/common/technology/xilinx/ip/xfir.lib 
Execute       source C:/Xilinx/Vivado/2019.2/common/technology/xilinx/common/xilinx.hlp 
Execute         source C:/Xilinx/Vivado/2019.2/common/technology/xilinx/common/target_info.tcl 
Execute         source C:/Xilinx/Vivado/2019.2/common/technology/xilinx/interface/xilinx_interface.hlp 
Execute           source C:/Xilinx/Vivado/2019.2/common/technology/xilinx/interface/maxi.hlp 
Execute           source C:/Xilinx/Vivado/2019.2/common/technology/xilinx/interface/saxilite.hlp 
Execute         source C:/Xilinx/Vivado/2019.2/common/technology/xilinx/common/dsp48.hlp 
Execute       source C:/Xilinx/Vivado/2019.2/common/technology/xilinx/zynq/dsp48e1.hlp 
Execute       source C:/Xilinx/Vivado/2019.2/common/technology/xilinx/common/xilinx.hlp 
Execute         source C:/Xilinx/Vivado/2019.2/common/technology/xilinx/common/target_info.tcl 
Execute         source C:/Xilinx/Vivado/2019.2/common/technology/xilinx/interface/xilinx_interface.hlp 
Execute           source C:/Xilinx/Vivado/2019.2/common/technology/xilinx/interface/maxi.hlp 
Execute           source C:/Xilinx/Vivado/2019.2/common/technology/xilinx/interface/saxilite.hlp 
Execute         source C:/Xilinx/Vivado/2019.2/common/technology/xilinx/common/dsp48.hlp 
Execute     source C:/Xilinx/Vivado/2019.2/common/technology/xilinx/zynq/zynq.gen 
Execute       source C:/Xilinx/Vivado/2019.2/common/technology/xilinx/common/xilinx.gen 
Execute         source C:/Xilinx/Vivado/2019.2/common/technology/xilinx/interface/plb46.gen 
Execute         source C:/Xilinx/Vivado/2019.2/common/technology/xilinx/interface/fsl.gen 
Execute         source C:/Xilinx/Vivado/2019.2/common/technology/xilinx/interface/axi4.gen 
Execute         source C:/Xilinx/Vivado/2019.2/common/technology/xilinx/interface/nativeAXI4.gen 
Execute           source C:/Xilinx/Vivado/2019.2/common/technology/xilinx/interface/saxilite.gen 
Execute           source C:/Xilinx/Vivado/2019.2/common/technology/xilinx/interface/maxi.gen 
Execute         source C:/Xilinx/Vivado/2019.2/common/technology/xilinx/scripts/xilinxcoregen.gen 
Execute         source C:/Xilinx/Vivado/2019.2/common/technology/xilinx/interface/XilEDKCoreGen.gen 
Execute         source C:/Xilinx/Vivado/2019.2/common/technology/xilinx/ip/dds_compiler.gen 
Execute         source C:/Xilinx/Vivado/2019.2/common/technology/xilinx/ip/util.gen 
Execute         source C:/Xilinx/Vivado/2019.2/common/technology/xilinx/ip/xfft.gen 
Execute         source C:/Xilinx/Vivado/2019.2/common/technology/xilinx/ip/xfir.gen 
Execute         source C:/Xilinx/Vivado/2019.2/common/technology/xilinx/common/dsp48.gen 
Execute     open_platform DefaultPlatform 
Execute     import_lib C:/Xilinx/Vivado/2019.2/common/technology/xilinx/zynq/zynq_fpv6 
Execute       source C:/Xilinx/Vivado/2019.2/common/technology/xilinx/common/xilinx_fp.lib 
Execute       source C:/Xilinx/Vivado/2019.2/common/technology/xilinx/common/xilinx_fp.hlp 
Execute         source C:/Xilinx/Vivado/2019.2/common/technology/xilinx/common/xilinx.hlp 
Execute           source C:/Xilinx/Vivado/2019.2/common/technology/xilinx/common/target_info.tcl 
Execute           source C:/Xilinx/Vivado/2019.2/common/technology/xilinx/interface/xilinx_interface.hlp 
Execute             source C:/Xilinx/Vivado/2019.2/common/technology/xilinx/interface/maxi.hlp 
Execute             source C:/Xilinx/Vivado/2019.2/common/technology/xilinx/interface/saxilite.hlp 
Execute           source C:/Xilinx/Vivado/2019.2/common/technology/xilinx/common/dsp48.hlp 
Execute     source C:/Xilinx/Vivado/2019.2/common/technology/xilinx/zynq/zynq_fpv6.gen 
Execute       source C:/Xilinx/Vivado/2019.2/common/technology/xilinx/common/xilinx_fp.gen 
Execute     set_part xc7z020-clg400-1 
Execute       ap_part_info -name xc7z020-clg400-1 -data single -quiet 
Command       ap_part_info done; 1.181 sec.
Execute       ap_part_info -name xc7z020-clg400-1 -data info 
Execute       add_library xilinx/zynq/zynq:xc7z020:-clg400:-1 
Execute         get_default_platform 
Execute         ap_part_info -data single -name xc7z020-clg400-1 
Execute         ap_part_info -name xc7z020-clg400-1 -data resources 
Execute         ap_part_info -name xc7z020-clg400-1 -data info 
Execute         ap_part_info -name xc7z020-clg400-1 -data info 
Execute         config_chip_info -quiet -resource {SLICE 13300} {LUT 53200} {FF 106400} {DSP48E 220} {BRAM 280} {URAM 0} 
Execute         ap_part_info -name xc7z020-clg400-1 -data info 
Execute         config_chip_info -quiet -speed slow 
Execute       add_library xilinx/zynq/zynq_fpv6 
Execute         get_default_platform 
INFO: [HLS 200-10] Setting target device to 'xc7z020-clg400-1'
Execute       ap_part_info -name xc7z020-clg400-1 -data info 
Execute       get_default_platform 
Command     set_part done; 1.298 sec.
Execute     ap_part_info -data single -name xc7z020-clg400-1 
Execute     ap_part_info -name xc7z020-clg400-1 -data resources 
Execute     ap_part_info -name xc7z020-clg400-1 -data info 
Execute     ap_part_info -name xc7z020-clg400-1 -data info 
Execute     config_chip_info -quiet -resource {SLICE 13300} {LUT 53200} {FF 106400} {DSP48E 220} {BRAM 280} {URAM 0} 
Execute     ap_part_info -name xc7z020-clg400-1 -data info 
Execute     config_chip_info -quiet -speed slow 
Command   open_solution done; 1.462 sec.
Execute   csim_design -O -clean -quiet 
INFO: [SIM 211-2] *************** CSIM start ***************
INFO: [SIM 211-4] CSIM will launch GCC as the compiler.
Execute     source csim/.lst_opt.tcl 
Execute     is_encrypted C:/Users/leo870823/Desktop/MSOC/2020MSOC_Final/tb_files/DENOM.txt 
Execute     is_xip C:/Users/leo870823/Desktop/MSOC/2020MSOC_Final/tb_files/DENOM.txt 
Execute     is_encrypted C:/Users/leo870823/Desktop/MSOC/2020MSOC_Final/tb_files/IMAGINARY.txt 
Execute     is_xip C:/Users/leo870823/Desktop/MSOC/2020MSOC_Final/tb_files/IMAGINARY.txt 
Execute     is_encrypted C:/Users/leo870823/Desktop/MSOC/2020MSOC_Final/tb_files/I_blurred_B.txt 
Execute     is_xip C:/Users/leo870823/Desktop/MSOC/2020MSOC_Final/tb_files/I_blurred_B.txt 
Execute     is_encrypted C:/Users/leo870823/Desktop/MSOC/2020MSOC_Final/tb_files/I_blurred_G.txt 
Execute     is_xip C:/Users/leo870823/Desktop/MSOC/2020MSOC_Final/tb_files/I_blurred_G.txt 
Execute     is_encrypted C:/Users/leo870823/Desktop/MSOC/2020MSOC_Final/tb_files/I_blurred_R.txt 
Execute     is_xip C:/Users/leo870823/Desktop/MSOC/2020MSOC_Final/tb_files/I_blurred_R.txt 
Execute     is_encrypted C:/Users/leo870823/Desktop/MSOC/2020MSOC_Final/tb_files/REAL.txt 
Execute     is_xip C:/Users/leo870823/Desktop/MSOC/2020MSOC_Final/tb_files/REAL.txt 
Execute     is_encrypted C:/Users/leo870823/Desktop/MSOC/2020MSOC_Final/tb_files/ground_truth_B.txt 
Execute     is_xip C:/Users/leo870823/Desktop/MSOC/2020MSOC_Final/tb_files/ground_truth_B.txt 
Execute     is_encrypted C:/Users/leo870823/Desktop/MSOC/2020MSOC_Final/tb_files/ground_truth_G.txt 
Execute     is_xip C:/Users/leo870823/Desktop/MSOC/2020MSOC_Final/tb_files/ground_truth_G.txt 
Execute     is_encrypted C:/Users/leo870823/Desktop/MSOC/2020MSOC_Final/tb_files/ground_truth_R.txt 
Execute     is_xip C:/Users/leo870823/Desktop/MSOC/2020MSOC_Final/tb_files/ground_truth_R.txt 
Execute     is_encrypted C:/Users/leo870823/Desktop/MSOC/2020MSOC_Final/tb.cpp 
Execute     is_xip C:/Users/leo870823/Desktop/MSOC/2020MSOC_Final/tb.cpp 
Execute     is_encrypted C:/Users/leo870823/Desktop/MSOC/2020MSOC_Final/deblur.cpp 
Execute     is_xip C:/Users/leo870823/Desktop/MSOC/2020MSOC_Final/deblur.cpp 
Execute     is_encrypted C:/Users/leo870823/Desktop/MSOC/2020MSOC_Final/deblur.h 
Execute     is_xip C:/Users/leo870823/Desktop/MSOC/2020MSOC_Final/deblur.h 
Execute     is_encrypted C:/Users/leo870823/Desktop/MSOC/2020MSOC_Final/divergent.cpp 
Execute     is_xip C:/Users/leo870823/Desktop/MSOC/2020MSOC_Final/divergent.cpp 
Execute     is_encrypted C:/Users/leo870823/Desktop/MSOC/2020MSOC_Final/divergent.h 
Execute     is_xip C:/Users/leo870823/Desktop/MSOC/2020MSOC_Final/divergent.h 
Execute     is_encrypted C:/Users/leo870823/Desktop/MSOC/2020MSOC_Final/fft_top.cpp 
Execute     is_xip C:/Users/leo870823/Desktop/MSOC/2020MSOC_Final/fft_top.cpp 
Execute     is_encrypted C:/Users/leo870823/Desktop/MSOC/2020MSOC_Final/fft_top.h 
Execute     is_xip C:/Users/leo870823/Desktop/MSOC/2020MSOC_Final/fft_top.h 
Execute     is_encrypted C:/Users/leo870823/Desktop/MSOC/2020MSOC_Final/proximal.cpp 
Execute     is_xip C:/Users/leo870823/Desktop/MSOC/2020MSOC_Final/proximal.cpp 
Execute     is_encrypted C:/Users/leo870823/Desktop/MSOC/2020MSOC_Final/proximal.h 
Execute     is_xip C:/Users/leo870823/Desktop/MSOC/2020MSOC_Final/proximal.h 
Execute     ap_part_info -name xc7z020-clg400-1 -data info 
Execute     source run_sim.tcl 
Command     ap_source done; 9.089 sec.
INFO: [SIM 211-1] CSim done with 0 errors.
INFO: [SIM 211-3] *************** CSIM finish ***************
Command   csim_design done; 17.692 sec.
Command ap_source done; 19.157 sec.
Execute cleanup_all 
INFO-FLOW: Workspace C:/Users/leo870823/Desktop/MSOC/2020MSOC_Final/ISPfinal/solution1 opened at Mon Jan 11 22:10:30 +0800 2021
Execute     config_clock -quiet -name default -period 10 -default=false 
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
Execute     open_platform DefaultPlatform 
Execute     import_lib C:/Xilinx/Vivado/2019.2/common/technology/xilinx/zynq/zynq 
Execute       source C:/Xilinx/Vivado/2019.2/common/technology/xilinx/common/xilinx.lib 
Execute         source C:/Xilinx/Vivado/2019.2/common/technology/xilinx/interface/xilinx_interface.lib 
Execute           source C:/Xilinx/Vivado/2019.2/common/technology/xilinx/interface/plb46.lib 
Execute           source C:/Xilinx/Vivado/2019.2/common/technology/xilinx/interface/fsl.lib 
Execute           source C:/Xilinx/Vivado/2019.2/common/technology/xilinx/interface/axi4.lib 
Execute           source C:/Xilinx/Vivado/2019.2/common/technology/xilinx/interface/maxi.lib 
Execute           source C:/Xilinx/Vivado/2019.2/common/technology/xilinx/interface/saxilite.lib 
Execute         source C:/Xilinx/Vivado/2019.2/common/technology/xilinx/common/dsp48.lib 
Execute         source C:/Xilinx/Vivado/2019.2/common/technology/xilinx/ip/dds_compiler.lib 
Execute         source C:/Xilinx/Vivado/2019.2/common/technology/xilinx/ip/xfft.lib 
Execute         source C:/Xilinx/Vivado/2019.2/common/technology/xilinx/ip/xfir.lib 
Execute       source C:/Xilinx/Vivado/2019.2/common/technology/xilinx/common/xilinx.hlp 
Execute         source C:/Xilinx/Vivado/2019.2/common/technology/xilinx/common/target_info.tcl 
Execute         source C:/Xilinx/Vivado/2019.2/common/technology/xilinx/interface/xilinx_interface.hlp 
Execute           source C:/Xilinx/Vivado/2019.2/common/technology/xilinx/interface/maxi.hlp 
Execute           source C:/Xilinx/Vivado/2019.2/common/technology/xilinx/interface/saxilite.hlp 
Execute         source C:/Xilinx/Vivado/2019.2/common/technology/xilinx/common/dsp48.hlp 
Execute       source C:/Xilinx/Vivado/2019.2/common/technology/xilinx/zynq/dsp48e1.hlp 
Execute       source C:/Xilinx/Vivado/2019.2/common/technology/xilinx/common/xilinx.hlp 
Execute         source C:/Xilinx/Vivado/2019.2/common/technology/xilinx/common/target_info.tcl 
Execute         source C:/Xilinx/Vivado/2019.2/common/technology/xilinx/interface/xilinx_interface.hlp 
Execute           source C:/Xilinx/Vivado/2019.2/common/technology/xilinx/interface/maxi.hlp 
Execute           source C:/Xilinx/Vivado/2019.2/common/technology/xilinx/interface/saxilite.hlp 
Execute         source C:/Xilinx/Vivado/2019.2/common/technology/xilinx/common/dsp48.hlp 
Execute     source C:/Xilinx/Vivado/2019.2/common/technology/xilinx/zynq/zynq.gen 
Execute       source C:/Xilinx/Vivado/2019.2/common/technology/xilinx/common/xilinx.gen 
Execute         source C:/Xilinx/Vivado/2019.2/common/technology/xilinx/interface/plb46.gen 
Execute         source C:/Xilinx/Vivado/2019.2/common/technology/xilinx/interface/fsl.gen 
Execute         source C:/Xilinx/Vivado/2019.2/common/technology/xilinx/interface/axi4.gen 
Execute         source C:/Xilinx/Vivado/2019.2/common/technology/xilinx/interface/nativeAXI4.gen 
Execute           source C:/Xilinx/Vivado/2019.2/common/technology/xilinx/interface/saxilite.gen 
Execute           source C:/Xilinx/Vivado/2019.2/common/technology/xilinx/interface/maxi.gen 
Execute         source C:/Xilinx/Vivado/2019.2/common/technology/xilinx/scripts/xilinxcoregen.gen 
Execute         source C:/Xilinx/Vivado/2019.2/common/technology/xilinx/interface/XilEDKCoreGen.gen 
Execute         source C:/Xilinx/Vivado/2019.2/common/technology/xilinx/ip/dds_compiler.gen 
Execute         source C:/Xilinx/Vivado/2019.2/common/technology/xilinx/ip/util.gen 
Execute         source C:/Xilinx/Vivado/2019.2/common/technology/xilinx/ip/xfft.gen 
Execute         source C:/Xilinx/Vivado/2019.2/common/technology/xilinx/ip/xfir.gen 
Execute         source C:/Xilinx/Vivado/2019.2/common/technology/xilinx/common/dsp48.gen 
Execute     open_platform DefaultPlatform 
Execute     import_lib C:/Xilinx/Vivado/2019.2/common/technology/xilinx/zynq/zynq_fpv6 
Execute       source C:/Xilinx/Vivado/2019.2/common/technology/xilinx/common/xilinx_fp.lib 
Execute       source C:/Xilinx/Vivado/2019.2/common/technology/xilinx/common/xilinx_fp.hlp 
Execute         source C:/Xilinx/Vivado/2019.2/common/technology/xilinx/common/xilinx.hlp 
Execute           source C:/Xilinx/Vivado/2019.2/common/technology/xilinx/common/target_info.tcl 
Execute           source C:/Xilinx/Vivado/2019.2/common/technology/xilinx/interface/xilinx_interface.hlp 
Execute             source C:/Xilinx/Vivado/2019.2/common/technology/xilinx/interface/maxi.hlp 
Execute             source C:/Xilinx/Vivado/2019.2/common/technology/xilinx/interface/saxilite.hlp 
Execute           source C:/Xilinx/Vivado/2019.2/common/technology/xilinx/common/dsp48.hlp 
Execute     source C:/Xilinx/Vivado/2019.2/common/technology/xilinx/zynq/zynq_fpv6.gen 
Execute       source C:/Xilinx/Vivado/2019.2/common/technology/xilinx/common/xilinx_fp.gen 
Execute     set_part xc7z020-clg400-1 
Execute       ap_part_info -name xc7z020-clg400-1 -data single -quiet 
Command       ap_part_info done; 1.163 sec.
Execute       ap_part_info -name xc7z020-clg400-1 -data info 
Execute       add_library xilinx/zynq/zynq:xc7z020:-clg400:-1 
Execute         get_default_platform 
Execute         ap_part_info -data single -name xc7z020-clg400-1 
Execute         ap_part_info -name xc7z020-clg400-1 -data resources 
Execute         ap_part_info -name xc7z020-clg400-1 -data info 
Execute         ap_part_info -name xc7z020-clg400-1 -data info 
Execute         config_chip_info -quiet -resource {SLICE 13300} {LUT 53200} {FF 106400} {DSP48E 220} {BRAM 280} {URAM 0} 
Execute         ap_part_info -name xc7z020-clg400-1 -data info 
Execute         config_chip_info -quiet -speed slow 
Execute       add_library xilinx/zynq/zynq_fpv6 
Execute         get_default_platform 
INFO: [HLS 200-10] Setting target device to 'xc7z020-clg400-1'
Execute       ap_part_info -name xc7z020-clg400-1 -data info 
Execute       get_default_platform 
Command     set_part done; 1.283 sec.
Execute     ap_part_info -data single -name xc7z020-clg400-1 
Execute     ap_part_info -name xc7z020-clg400-1 -data resources 
Execute     ap_part_info -name xc7z020-clg400-1 -data info 
Execute     ap_part_info -name xc7z020-clg400-1 -data info 
Execute     config_chip_info -quiet -resource {SLICE 13300} {LUT 53200} {FF 106400} {DSP48E 220} {BRAM 280} {URAM 0} 
Execute     ap_part_info -name xc7z020-clg400-1 -data info 
Execute     config_chip_info -quiet -speed slow 
Command   open_solution done; 1.446 sec.
Execute   csim_design -O -clean -quiet 
INFO: [SIM 211-2] *************** CSIM start ***************
INFO: [SIM 211-4] CSIM will launch GCC as the compiler.
Execute     source csim/.lst_opt.tcl 
Execute     is_encrypted C:/Users/leo870823/Desktop/MSOC/2020MSOC_Final/tb_files/DENOM.txt 
Execute     is_xip C:/Users/leo870823/Desktop/MSOC/2020MSOC_Final/tb_files/DENOM.txt 
Execute     is_encrypted C:/Users/leo870823/Desktop/MSOC/2020MSOC_Final/tb_files/IMAGINARY.txt 
Execute     is_xip C:/Users/leo870823/Desktop/MSOC/2020MSOC_Final/tb_files/IMAGINARY.txt 
Execute     is_encrypted C:/Users/leo870823/Desktop/MSOC/2020MSOC_Final/tb_files/I_blurred_B.txt 
Execute     is_xip C:/Users/leo870823/Desktop/MSOC/2020MSOC_Final/tb_files/I_blurred_B.txt 
Execute     is_encrypted C:/Users/leo870823/Desktop/MSOC/2020MSOC_Final/tb_files/I_blurred_G.txt 
Execute     is_xip C:/Users/leo870823/Desktop/MSOC/2020MSOC_Final/tb_files/I_blurred_G.txt 
Execute     is_encrypted C:/Users/leo870823/Desktop/MSOC/2020MSOC_Final/tb_files/I_blurred_R.txt 
Execute     is_xip C:/Users/leo870823/Desktop/MSOC/2020MSOC_Final/tb_files/I_blurred_R.txt 
Execute     is_encrypted C:/Users/leo870823/Desktop/MSOC/2020MSOC_Final/tb_files/REAL.txt 
Execute     is_xip C:/Users/leo870823/Desktop/MSOC/2020MSOC_Final/tb_files/REAL.txt 
Execute     is_encrypted C:/Users/leo870823/Desktop/MSOC/2020MSOC_Final/tb_files/ground_truth_B.txt 
Execute     is_xip C:/Users/leo870823/Desktop/MSOC/2020MSOC_Final/tb_files/ground_truth_B.txt 
Execute     is_encrypted C:/Users/leo870823/Desktop/MSOC/2020MSOC_Final/tb_files/ground_truth_G.txt 
Execute     is_xip C:/Users/leo870823/Desktop/MSOC/2020MSOC_Final/tb_files/ground_truth_G.txt 
Execute     is_encrypted C:/Users/leo870823/Desktop/MSOC/2020MSOC_Final/tb_files/ground_truth_R.txt 
Execute     is_xip C:/Users/leo870823/Desktop/MSOC/2020MSOC_Final/tb_files/ground_truth_R.txt 
Execute     is_encrypted C:/Users/leo870823/Desktop/MSOC/2020MSOC_Final/tb.cpp 
Execute     is_xip C:/Users/leo870823/Desktop/MSOC/2020MSOC_Final/tb.cpp 
Execute     is_encrypted C:/Users/leo870823/Desktop/MSOC/2020MSOC_Final/deblur.cpp 
Execute     is_xip C:/Users/leo870823/Desktop/MSOC/2020MSOC_Final/deblur.cpp 
Execute     is_encrypted C:/Users/leo870823/Desktop/MSOC/2020MSOC_Final/deblur.h 
Execute     is_xip C:/Users/leo870823/Desktop/MSOC/2020MSOC_Final/deblur.h 
Execute     is_encrypted C:/Users/leo870823/Desktop/MSOC/2020MSOC_Final/divergent.cpp 
Execute     is_xip C:/Users/leo870823/Desktop/MSOC/2020MSOC_Final/divergent.cpp 
Execute     is_encrypted C:/Users/leo870823/Desktop/MSOC/2020MSOC_Final/divergent.h 
Execute     is_xip C:/Users/leo870823/Desktop/MSOC/2020MSOC_Final/divergent.h 
Execute     is_encrypted C:/Users/leo870823/Desktop/MSOC/2020MSOC_Final/fft_top.cpp 
Execute     is_xip C:/Users/leo870823/Desktop/MSOC/2020MSOC_Final/fft_top.cpp 
Execute     is_encrypted C:/Users/leo870823/Desktop/MSOC/2020MSOC_Final/fft_top.h 
Execute     is_xip C:/Users/leo870823/Desktop/MSOC/2020MSOC_Final/fft_top.h 
Execute     is_encrypted C:/Users/leo870823/Desktop/MSOC/2020MSOC_Final/proximal.cpp 
Execute     is_xip C:/Users/leo870823/Desktop/MSOC/2020MSOC_Final/proximal.cpp 
Execute     is_encrypted C:/Users/leo870823/Desktop/MSOC/2020MSOC_Final/proximal.h 
Execute     is_xip C:/Users/leo870823/Desktop/MSOC/2020MSOC_Final/proximal.h 
Execute     ap_part_info -name xc7z020-clg400-1 -data info 
Execute     source run_sim.tcl 
Command     ap_source done; 8.996 sec.
INFO: [SIM 211-1] CSim done with 0 errors.
INFO: [SIM 211-3] *************** CSIM finish ***************
Command   csim_design done; 17.637 sec.
Command ap_source done; 19.086 sec.
Execute cleanup_all 
INFO-FLOW: Workspace C:/Users/leo870823/Desktop/MSOC/2020MSOC_Final/ISPfinal/solution1 opened at Tue Jan 12 11:31:24 +0800 2021
Execute     config_clock -quiet -name default -period 10 -default=false 
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
Execute     open_platform DefaultPlatform 
Execute     import_lib C:/Xilinx/Vivado/2019.2/common/technology/xilinx/zynq/zynq 
Execute       source C:/Xilinx/Vivado/2019.2/common/technology/xilinx/common/xilinx.lib 
Execute         source C:/Xilinx/Vivado/2019.2/common/technology/xilinx/interface/xilinx_interface.lib 
Execute           source C:/Xilinx/Vivado/2019.2/common/technology/xilinx/interface/plb46.lib 
Execute           source C:/Xilinx/Vivado/2019.2/common/technology/xilinx/interface/fsl.lib 
Execute           source C:/Xilinx/Vivado/2019.2/common/technology/xilinx/interface/axi4.lib 
Execute           source C:/Xilinx/Vivado/2019.2/common/technology/xilinx/interface/maxi.lib 
Execute           source C:/Xilinx/Vivado/2019.2/common/technology/xilinx/interface/saxilite.lib 
Execute         source C:/Xilinx/Vivado/2019.2/common/technology/xilinx/common/dsp48.lib 
Execute         source C:/Xilinx/Vivado/2019.2/common/technology/xilinx/ip/dds_compiler.lib 
Execute         source C:/Xilinx/Vivado/2019.2/common/technology/xilinx/ip/xfft.lib 
Execute         source C:/Xilinx/Vivado/2019.2/common/technology/xilinx/ip/xfir.lib 
Execute       source C:/Xilinx/Vivado/2019.2/common/technology/xilinx/common/xilinx.hlp 
Execute         source C:/Xilinx/Vivado/2019.2/common/technology/xilinx/common/target_info.tcl 
Execute         source C:/Xilinx/Vivado/2019.2/common/technology/xilinx/interface/xilinx_interface.hlp 
Execute           source C:/Xilinx/Vivado/2019.2/common/technology/xilinx/interface/maxi.hlp 
Execute           source C:/Xilinx/Vivado/2019.2/common/technology/xilinx/interface/saxilite.hlp 
Execute         source C:/Xilinx/Vivado/2019.2/common/technology/xilinx/common/dsp48.hlp 
Execute       source C:/Xilinx/Vivado/2019.2/common/technology/xilinx/zynq/dsp48e1.hlp 
Execute       source C:/Xilinx/Vivado/2019.2/common/technology/xilinx/common/xilinx.hlp 
Execute         source C:/Xilinx/Vivado/2019.2/common/technology/xilinx/common/target_info.tcl 
Execute         source C:/Xilinx/Vivado/2019.2/common/technology/xilinx/interface/xilinx_interface.hlp 
Execute           source C:/Xilinx/Vivado/2019.2/common/technology/xilinx/interface/maxi.hlp 
Execute           source C:/Xilinx/Vivado/2019.2/common/technology/xilinx/interface/saxilite.hlp 
Execute         source C:/Xilinx/Vivado/2019.2/common/technology/xilinx/common/dsp48.hlp 
Execute     source C:/Xilinx/Vivado/2019.2/common/technology/xilinx/zynq/zynq.gen 
Execute       source C:/Xilinx/Vivado/2019.2/common/technology/xilinx/common/xilinx.gen 
Execute         source C:/Xilinx/Vivado/2019.2/common/technology/xilinx/interface/plb46.gen 
Execute         source C:/Xilinx/Vivado/2019.2/common/technology/xilinx/interface/fsl.gen 
Execute         source C:/Xilinx/Vivado/2019.2/common/technology/xilinx/interface/axi4.gen 
Execute         source C:/Xilinx/Vivado/2019.2/common/technology/xilinx/interface/nativeAXI4.gen 
Execute           source C:/Xilinx/Vivado/2019.2/common/technology/xilinx/interface/saxilite.gen 
Execute           source C:/Xilinx/Vivado/2019.2/common/technology/xilinx/interface/maxi.gen 
Execute         source C:/Xilinx/Vivado/2019.2/common/technology/xilinx/scripts/xilinxcoregen.gen 
Execute         source C:/Xilinx/Vivado/2019.2/common/technology/xilinx/interface/XilEDKCoreGen.gen 
Execute         source C:/Xilinx/Vivado/2019.2/common/technology/xilinx/ip/dds_compiler.gen 
Execute         source C:/Xilinx/Vivado/2019.2/common/technology/xilinx/ip/util.gen 
Execute         source C:/Xilinx/Vivado/2019.2/common/technology/xilinx/ip/xfft.gen 
Execute         source C:/Xilinx/Vivado/2019.2/common/technology/xilinx/ip/xfir.gen 
Execute         source C:/Xilinx/Vivado/2019.2/common/technology/xilinx/common/dsp48.gen 
Execute     open_platform DefaultPlatform 
Execute     import_lib C:/Xilinx/Vivado/2019.2/common/technology/xilinx/zynq/zynq_fpv6 
Execute       source C:/Xilinx/Vivado/2019.2/common/technology/xilinx/common/xilinx_fp.lib 
Execute       source C:/Xilinx/Vivado/2019.2/common/technology/xilinx/common/xilinx_fp.hlp 
Execute         source C:/Xilinx/Vivado/2019.2/common/technology/xilinx/common/xilinx.hlp 
Execute           source C:/Xilinx/Vivado/2019.2/common/technology/xilinx/common/target_info.tcl 
Execute           source C:/Xilinx/Vivado/2019.2/common/technology/xilinx/interface/xilinx_interface.hlp 
Execute             source C:/Xilinx/Vivado/2019.2/common/technology/xilinx/interface/maxi.hlp 
Execute             source C:/Xilinx/Vivado/2019.2/common/technology/xilinx/interface/saxilite.hlp 
Execute           source C:/Xilinx/Vivado/2019.2/common/technology/xilinx/common/dsp48.hlp 
Execute     source C:/Xilinx/Vivado/2019.2/common/technology/xilinx/zynq/zynq_fpv6.gen 
Execute       source C:/Xilinx/Vivado/2019.2/common/technology/xilinx/common/xilinx_fp.gen 
Execute     set_part xc7z020-clg400-1 
Execute       ap_part_info -name xc7z020-clg400-1 -data single -quiet 
Command       ap_part_info done; 1.216 sec.
Execute       ap_part_info -name xc7z020-clg400-1 -data info 
Execute       add_library xilinx/zynq/zynq:xc7z020:-clg400:-1 
Execute         get_default_platform 
Execute         ap_part_info -data single -name xc7z020-clg400-1 
Execute         ap_part_info -name xc7z020-clg400-1 -data resources 
Execute         ap_part_info -name xc7z020-clg400-1 -data info 
Execute         ap_part_info -name xc7z020-clg400-1 -data info 
Execute         config_chip_info -quiet -resource {SLICE 13300} {LUT 53200} {FF 106400} {DSP48E 220} {BRAM 280} {URAM 0} 
Execute         ap_part_info -name xc7z020-clg400-1 -data info 
Execute         config_chip_info -quiet -speed slow 
Execute       add_library xilinx/zynq/zynq_fpv6 
Execute         get_default_platform 
INFO: [HLS 200-10] Setting target device to 'xc7z020-clg400-1'
Execute       ap_part_info -name xc7z020-clg400-1 -data info 
Execute       get_default_platform 
Command     set_part done; 1.339 sec.
Execute     ap_part_info -data single -name xc7z020-clg400-1 
Execute     ap_part_info -name xc7z020-clg400-1 -data resources 
Execute     ap_part_info -name xc7z020-clg400-1 -data info 
Execute     ap_part_info -name xc7z020-clg400-1 -data info 
Execute     config_chip_info -quiet -resource {SLICE 13300} {LUT 53200} {FF 106400} {DSP48E 220} {BRAM 280} {URAM 0} 
Execute     ap_part_info -name xc7z020-clg400-1 -data info 
Execute     config_chip_info -quiet -speed slow 
Command   open_solution done; 1.515 sec.
Execute   csim_design -O -clean -quiet 
INFO: [SIM 211-2] *************** CSIM start ***************
INFO: [SIM 211-4] CSIM will launch GCC as the compiler.
Execute     source csim/.lst_opt.tcl 
Execute     is_encrypted C:/Users/leo870823/Desktop/MSOC/2020MSOC_Final/tb_files/DENOM.txt 
Execute     is_xip C:/Users/leo870823/Desktop/MSOC/2020MSOC_Final/tb_files/DENOM.txt 
Execute     is_encrypted C:/Users/leo870823/Desktop/MSOC/2020MSOC_Final/tb_files/IMAGINARY.txt 
Execute     is_xip C:/Users/leo870823/Desktop/MSOC/2020MSOC_Final/tb_files/IMAGINARY.txt 
Execute     is_encrypted C:/Users/leo870823/Desktop/MSOC/2020MSOC_Final/tb_files/I_blurred_B.txt 
Execute     is_xip C:/Users/leo870823/Desktop/MSOC/2020MSOC_Final/tb_files/I_blurred_B.txt 
Execute     is_encrypted C:/Users/leo870823/Desktop/MSOC/2020MSOC_Final/tb_files/I_blurred_G.txt 
Execute     is_xip C:/Users/leo870823/Desktop/MSOC/2020MSOC_Final/tb_files/I_blurred_G.txt 
Execute     is_encrypted C:/Users/leo870823/Desktop/MSOC/2020MSOC_Final/tb_files/I_blurred_R.txt 
Execute     is_xip C:/Users/leo870823/Desktop/MSOC/2020MSOC_Final/tb_files/I_blurred_R.txt 
Execute     is_encrypted C:/Users/leo870823/Desktop/MSOC/2020MSOC_Final/tb_files/REAL.txt 
Execute     is_xip C:/Users/leo870823/Desktop/MSOC/2020MSOC_Final/tb_files/REAL.txt 
Execute     is_encrypted C:/Users/leo870823/Desktop/MSOC/2020MSOC_Final/tb_files/ground_truth_B.txt 
Execute     is_xip C:/Users/leo870823/Desktop/MSOC/2020MSOC_Final/tb_files/ground_truth_B.txt 
Execute     is_encrypted C:/Users/leo870823/Desktop/MSOC/2020MSOC_Final/tb_files/ground_truth_G.txt 
Execute     is_xip C:/Users/leo870823/Desktop/MSOC/2020MSOC_Final/tb_files/ground_truth_G.txt 
Execute     is_encrypted C:/Users/leo870823/Desktop/MSOC/2020MSOC_Final/tb_files/ground_truth_R.txt 
Execute     is_xip C:/Users/leo870823/Desktop/MSOC/2020MSOC_Final/tb_files/ground_truth_R.txt 
Execute     is_encrypted C:/Users/leo870823/Desktop/MSOC/2020MSOC_Final/tb.cpp 
Execute     is_xip C:/Users/leo870823/Desktop/MSOC/2020MSOC_Final/tb.cpp 
Execute     is_encrypted C:/Users/leo870823/Desktop/MSOC/2020MSOC_Final/deblur.cpp 
Execute     is_xip C:/Users/leo870823/Desktop/MSOC/2020MSOC_Final/deblur.cpp 
Execute     is_encrypted C:/Users/leo870823/Desktop/MSOC/2020MSOC_Final/deblur.h 
Execute     is_xip C:/Users/leo870823/Desktop/MSOC/2020MSOC_Final/deblur.h 
Execute     is_encrypted C:/Users/leo870823/Desktop/MSOC/2020MSOC_Final/divergent.cpp 
Execute     is_xip C:/Users/leo870823/Desktop/MSOC/2020MSOC_Final/divergent.cpp 
Execute     is_encrypted C:/Users/leo870823/Desktop/MSOC/2020MSOC_Final/divergent.h 
Execute     is_xip C:/Users/leo870823/Desktop/MSOC/2020MSOC_Final/divergent.h 
Execute     is_encrypted C:/Users/leo870823/Desktop/MSOC/2020MSOC_Final/fft_top.cpp 
Execute     is_xip C:/Users/leo870823/Desktop/MSOC/2020MSOC_Final/fft_top.cpp 
Execute     is_encrypted C:/Users/leo870823/Desktop/MSOC/2020MSOC_Final/fft_top.h 
Execute     is_xip C:/Users/leo870823/Desktop/MSOC/2020MSOC_Final/fft_top.h 
Execute     is_encrypted C:/Users/leo870823/Desktop/MSOC/2020MSOC_Final/proximal.cpp 
Execute     is_xip C:/Users/leo870823/Desktop/MSOC/2020MSOC_Final/proximal.cpp 
Execute     is_encrypted C:/Users/leo870823/Desktop/MSOC/2020MSOC_Final/proximal.h 
Execute     is_xip C:/Users/leo870823/Desktop/MSOC/2020MSOC_Final/proximal.h 
Execute     ap_part_info -name xc7z020-clg400-1 -data info 
Execute     source run_sim.tcl 
Command     ap_source done; 9.759 sec.
INFO: [SIM 211-1] CSim done with 0 errors.
INFO: [SIM 211-3] *************** CSIM finish ***************
Command   csim_design done; 18.568 sec.
Command ap_source done; 20.086 sec.
Execute cleanup_all 
INFO-FLOW: Workspace C:/Users/leo870823/Desktop/MSOC/2020MSOC_Final/ISPfinal/solution1 opened at Tue Jan 12 11:38:22 +0800 2021
Execute     config_clock -quiet -name default -period 10 -default=false 
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
Execute     open_platform DefaultPlatform 
Execute     import_lib C:/Xilinx/Vivado/2019.2/common/technology/xilinx/zynq/zynq 
Execute       source C:/Xilinx/Vivado/2019.2/common/technology/xilinx/common/xilinx.lib 
Execute         source C:/Xilinx/Vivado/2019.2/common/technology/xilinx/interface/xilinx_interface.lib 
Execute           source C:/Xilinx/Vivado/2019.2/common/technology/xilinx/interface/plb46.lib 
Execute           source C:/Xilinx/Vivado/2019.2/common/technology/xilinx/interface/fsl.lib 
Execute           source C:/Xilinx/Vivado/2019.2/common/technology/xilinx/interface/axi4.lib 
Execute           source C:/Xilinx/Vivado/2019.2/common/technology/xilinx/interface/maxi.lib 
Execute           source C:/Xilinx/Vivado/2019.2/common/technology/xilinx/interface/saxilite.lib 
Execute         source C:/Xilinx/Vivado/2019.2/common/technology/xilinx/common/dsp48.lib 
Execute         source C:/Xilinx/Vivado/2019.2/common/technology/xilinx/ip/dds_compiler.lib 
Execute         source C:/Xilinx/Vivado/2019.2/common/technology/xilinx/ip/xfft.lib 
Execute         source C:/Xilinx/Vivado/2019.2/common/technology/xilinx/ip/xfir.lib 
Execute       source C:/Xilinx/Vivado/2019.2/common/technology/xilinx/common/xilinx.hlp 
Execute         source C:/Xilinx/Vivado/2019.2/common/technology/xilinx/common/target_info.tcl 
Execute         source C:/Xilinx/Vivado/2019.2/common/technology/xilinx/interface/xilinx_interface.hlp 
Execute           source C:/Xilinx/Vivado/2019.2/common/technology/xilinx/interface/maxi.hlp 
Execute           source C:/Xilinx/Vivado/2019.2/common/technology/xilinx/interface/saxilite.hlp 
Execute         source C:/Xilinx/Vivado/2019.2/common/technology/xilinx/common/dsp48.hlp 
Execute       source C:/Xilinx/Vivado/2019.2/common/technology/xilinx/zynq/dsp48e1.hlp 
Execute       source C:/Xilinx/Vivado/2019.2/common/technology/xilinx/common/xilinx.hlp 
Execute         source C:/Xilinx/Vivado/2019.2/common/technology/xilinx/common/target_info.tcl 
Execute         source C:/Xilinx/Vivado/2019.2/common/technology/xilinx/interface/xilinx_interface.hlp 
Execute           source C:/Xilinx/Vivado/2019.2/common/technology/xilinx/interface/maxi.hlp 
Execute           source C:/Xilinx/Vivado/2019.2/common/technology/xilinx/interface/saxilite.hlp 
Execute         source C:/Xilinx/Vivado/2019.2/common/technology/xilinx/common/dsp48.hlp 
Execute     source C:/Xilinx/Vivado/2019.2/common/technology/xilinx/zynq/zynq.gen 
Execute       source C:/Xilinx/Vivado/2019.2/common/technology/xilinx/common/xilinx.gen 
Execute         source C:/Xilinx/Vivado/2019.2/common/technology/xilinx/interface/plb46.gen 
Execute         source C:/Xilinx/Vivado/2019.2/common/technology/xilinx/interface/fsl.gen 
Execute         source C:/Xilinx/Vivado/2019.2/common/technology/xilinx/interface/axi4.gen 
Execute         source C:/Xilinx/Vivado/2019.2/common/technology/xilinx/interface/nativeAXI4.gen 
Execute           source C:/Xilinx/Vivado/2019.2/common/technology/xilinx/interface/saxilite.gen 
Execute           source C:/Xilinx/Vivado/2019.2/common/technology/xilinx/interface/maxi.gen 
Execute         source C:/Xilinx/Vivado/2019.2/common/technology/xilinx/scripts/xilinxcoregen.gen 
Execute         source C:/Xilinx/Vivado/2019.2/common/technology/xilinx/interface/XilEDKCoreGen.gen 
Execute         source C:/Xilinx/Vivado/2019.2/common/technology/xilinx/ip/dds_compiler.gen 
Execute         source C:/Xilinx/Vivado/2019.2/common/technology/xilinx/ip/util.gen 
Execute         source C:/Xilinx/Vivado/2019.2/common/technology/xilinx/ip/xfft.gen 
Execute         source C:/Xilinx/Vivado/2019.2/common/technology/xilinx/ip/xfir.gen 
Execute         source C:/Xilinx/Vivado/2019.2/common/technology/xilinx/common/dsp48.gen 
Execute     open_platform DefaultPlatform 
Execute     import_lib C:/Xilinx/Vivado/2019.2/common/technology/xilinx/zynq/zynq_fpv6 
Execute       source C:/Xilinx/Vivado/2019.2/common/technology/xilinx/common/xilinx_fp.lib 
Execute       source C:/Xilinx/Vivado/2019.2/common/technology/xilinx/common/xilinx_fp.hlp 
Execute         source C:/Xilinx/Vivado/2019.2/common/technology/xilinx/common/xilinx.hlp 
Execute           source C:/Xilinx/Vivado/2019.2/common/technology/xilinx/common/target_info.tcl 
Execute           source C:/Xilinx/Vivado/2019.2/common/technology/xilinx/interface/xilinx_interface.hlp 
Execute             source C:/Xilinx/Vivado/2019.2/common/technology/xilinx/interface/maxi.hlp 
Execute             source C:/Xilinx/Vivado/2019.2/common/technology/xilinx/interface/saxilite.hlp 
Execute           source C:/Xilinx/Vivado/2019.2/common/technology/xilinx/common/dsp48.hlp 
Execute     source C:/Xilinx/Vivado/2019.2/common/technology/xilinx/zynq/zynq_fpv6.gen 
Execute       source C:/Xilinx/Vivado/2019.2/common/technology/xilinx/common/xilinx_fp.gen 
Execute     set_part xc7z020-clg400-1 
Execute       ap_part_info -name xc7z020-clg400-1 -data single -quiet 
Command       ap_part_info done; 1.201 sec.
Execute       ap_part_info -name xc7z020-clg400-1 -data info 
Execute       add_library xilinx/zynq/zynq:xc7z020:-clg400:-1 
Execute         get_default_platform 
Execute         ap_part_info -data single -name xc7z020-clg400-1 
Execute         ap_part_info -name xc7z020-clg400-1 -data resources 
Execute         ap_part_info -name xc7z020-clg400-1 -data info 
Execute         ap_part_info -name xc7z020-clg400-1 -data info 
Execute         config_chip_info -quiet -resource {SLICE 13300} {LUT 53200} {FF 106400} {DSP48E 220} {BRAM 280} {URAM 0} 
Execute         ap_part_info -name xc7z020-clg400-1 -data info 
Execute         config_chip_info -quiet -speed slow 
Execute       add_library xilinx/zynq/zynq_fpv6 
Execute         get_default_platform 
INFO: [HLS 200-10] Setting target device to 'xc7z020-clg400-1'
Execute       ap_part_info -name xc7z020-clg400-1 -data info 
Execute       get_default_platform 
Command     set_part done; 1.325 sec.
Execute     ap_part_info -data single -name xc7z020-clg400-1 
Execute     ap_part_info -name xc7z020-clg400-1 -data resources 
Execute     ap_part_info -name xc7z020-clg400-1 -data info 
Execute     ap_part_info -name xc7z020-clg400-1 -data info 
Execute     config_chip_info -quiet -resource {SLICE 13300} {LUT 53200} {FF 106400} {DSP48E 220} {BRAM 280} {URAM 0} 
Execute     ap_part_info -name xc7z020-clg400-1 -data info 
Execute     config_chip_info -quiet -speed slow 
Command   open_solution done; 1.492 sec.
Execute   csim_design -O -clean -quiet 
INFO: [SIM 211-2] *************** CSIM start ***************
INFO: [SIM 211-4] CSIM will launch GCC as the compiler.
Execute     source csim/.lst_opt.tcl 
Execute     is_encrypted C:/Users/leo870823/Desktop/MSOC/2020MSOC_Final/tb_files/DENOM.txt 
Execute     is_xip C:/Users/leo870823/Desktop/MSOC/2020MSOC_Final/tb_files/DENOM.txt 
Execute     is_encrypted C:/Users/leo870823/Desktop/MSOC/2020MSOC_Final/tb_files/IMAGINARY.txt 
Execute     is_xip C:/Users/leo870823/Desktop/MSOC/2020MSOC_Final/tb_files/IMAGINARY.txt 
Execute     is_encrypted C:/Users/leo870823/Desktop/MSOC/2020MSOC_Final/tb_files/I_blurred_B.txt 
Execute     is_xip C:/Users/leo870823/Desktop/MSOC/2020MSOC_Final/tb_files/I_blurred_B.txt 
Execute     is_encrypted C:/Users/leo870823/Desktop/MSOC/2020MSOC_Final/tb_files/I_blurred_G.txt 
Execute     is_xip C:/Users/leo870823/Desktop/MSOC/2020MSOC_Final/tb_files/I_blurred_G.txt 
Execute     is_encrypted C:/Users/leo870823/Desktop/MSOC/2020MSOC_Final/tb_files/I_blurred_R.txt 
Execute     is_xip C:/Users/leo870823/Desktop/MSOC/2020MSOC_Final/tb_files/I_blurred_R.txt 
Execute     is_encrypted C:/Users/leo870823/Desktop/MSOC/2020MSOC_Final/tb_files/REAL.txt 
Execute     is_xip C:/Users/leo870823/Desktop/MSOC/2020MSOC_Final/tb_files/REAL.txt 
Execute     is_encrypted C:/Users/leo870823/Desktop/MSOC/2020MSOC_Final/tb_files/ground_truth_B.txt 
Execute     is_xip C:/Users/leo870823/Desktop/MSOC/2020MSOC_Final/tb_files/ground_truth_B.txt 
Execute     is_encrypted C:/Users/leo870823/Desktop/MSOC/2020MSOC_Final/tb_files/ground_truth_G.txt 
Execute     is_xip C:/Users/leo870823/Desktop/MSOC/2020MSOC_Final/tb_files/ground_truth_G.txt 
Execute     is_encrypted C:/Users/leo870823/Desktop/MSOC/2020MSOC_Final/tb_files/ground_truth_R.txt 
Execute     is_xip C:/Users/leo870823/Desktop/MSOC/2020MSOC_Final/tb_files/ground_truth_R.txt 
Execute     is_encrypted C:/Users/leo870823/Desktop/MSOC/2020MSOC_Final/tb.cpp 
Execute     is_xip C:/Users/leo870823/Desktop/MSOC/2020MSOC_Final/tb.cpp 
Execute     is_encrypted C:/Users/leo870823/Desktop/MSOC/2020MSOC_Final/deblur.cpp 
Execute     is_xip C:/Users/leo870823/Desktop/MSOC/2020MSOC_Final/deblur.cpp 
Execute     is_encrypted C:/Users/leo870823/Desktop/MSOC/2020MSOC_Final/deblur.h 
Execute     is_xip C:/Users/leo870823/Desktop/MSOC/2020MSOC_Final/deblur.h 
Execute     is_encrypted C:/Users/leo870823/Desktop/MSOC/2020MSOC_Final/divergent.cpp 
Execute     is_xip C:/Users/leo870823/Desktop/MSOC/2020MSOC_Final/divergent.cpp 
Execute     is_encrypted C:/Users/leo870823/Desktop/MSOC/2020MSOC_Final/divergent.h 
Execute     is_xip C:/Users/leo870823/Desktop/MSOC/2020MSOC_Final/divergent.h 
Execute     is_encrypted C:/Users/leo870823/Desktop/MSOC/2020MSOC_Final/fft_top.cpp 
Execute     is_xip C:/Users/leo870823/Desktop/MSOC/2020MSOC_Final/fft_top.cpp 
Execute     is_encrypted C:/Users/leo870823/Desktop/MSOC/2020MSOC_Final/fft_top.h 
Execute     is_xip C:/Users/leo870823/Desktop/MSOC/2020MSOC_Final/fft_top.h 
Execute     is_encrypted C:/Users/leo870823/Desktop/MSOC/2020MSOC_Final/proximal.cpp 
Execute     is_xip C:/Users/leo870823/Desktop/MSOC/2020MSOC_Final/proximal.cpp 
Execute     is_encrypted C:/Users/leo870823/Desktop/MSOC/2020MSOC_Final/proximal.h 
Execute     is_xip C:/Users/leo870823/Desktop/MSOC/2020MSOC_Final/proximal.h 
Execute     ap_part_info -name xc7z020-clg400-1 -data info 
Execute     source run_sim.tcl 
Command     ap_source done; 9.187 sec.
INFO: [SIM 211-1] CSim done with 0 errors.
INFO: [SIM 211-3] *************** CSIM finish ***************
Command   csim_design done; 18.036 sec.
Command ap_source done; 19.531 sec.
Execute cleanup_all 
