This is my verilog project in summer 2021.
Please read ReadMe.pdf to get more information.
