sorted 0
sorted 0
sorted 0
sorted 0
sorted 0
0.284987
instruction cache misses l2

  l2 cache instruction misses                                  115000

