// Seed: 2979438107
module module_0 (
    input  wand id_0
    , id_4,
    input  tri0 id_1,
    output tri1 id_2
);
  wire id_5;
  ;
  assign module_1.id_12 = 0;
endmodule
module module_1 #(
    parameter id_3 = 32'd99,
    parameter id_6 = 32'd11
) (
    input tri0 id_0,
    output tri1 id_1,
    input supply1 id_2,
    input tri0 _id_3,
    input wand id_4,
    output tri1 id_5,
    output wor _id_6,
    input wor id_7,
    output tri0 id_8,
    input wire id_9,
    input wand id_10,
    input tri0 id_11,
    output supply0 id_12,
    input supply1 id_13
);
  logic [id_6 : id_3] id_15;
  ;
  wire id_16, id_17;
  module_0 modCall_1 (
      id_0,
      id_11,
      id_12
  );
endmodule
