Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2022.1 (win64) Build 3526262 Mon Apr 18 15:48:16 MDT 2022
| Date         : Thu Nov 17 15:33:43 2022
| Host         : Richi-PC running 64-bit major release  (build 9200)
| Command      : report_timing_summary -max_paths 10 -file nexyst4_vga_timing_summary_routed.rpt -pb nexyst4_vga_timing_summary_routed.pb -rpx nexyst4_vga_timing_summary_routed.rpx -warn_on_violation
| Design       : nexyst4_vga
| Device       : 7a100t-csg324
| Speed File   : -1  PRODUCTION 1.23 2018-06-13
--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  No
  Borrow Time for Max Delay Exceptions       :  Yes
  Merge Timing Exceptions                    :  Yes

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        


------------------------------------------------------------------------------------------------
| Report Methodology
| ------------------
------------------------------------------------------------------------------------------------

Rule       Severity          Description                                                       Violations  
---------  ----------------  ----------------------------------------------------------------  ----------  
TIMING-6   Critical Warning  No common primary clock between related clocks                    2           
TIMING-56  Warning           Missing logically or physically excluded clock groups constraint  2           

Note: This report is based on the most recent report_methodology run and may not be up-to-date. Run report_methodology on the current design for the latest report.



check_timing report

Table of Contents
-----------------
1. checking no_clock (0)
2. checking constant_clock (0)
3. checking pulse_width_clock (0)
4. checking unconstrained_internal_endpoints (0)
5. checking no_input_delay (0)
6. checking no_output_delay (14)
7. checking multiple_clock (20)
8. checking generated_clocks (0)
9. checking loops (0)
10. checking partial_input_delay (0)
11. checking partial_output_delay (0)
12. checking latch_loops (0)

1. checking no_clock (0)
------------------------
 There are 0 register/latch pins with no clock.


2. checking constant_clock (0)
------------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock (0)
---------------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints (0)
------------------------------------------------
 There are 0 pins that are not constrained for maximum delay.

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay (0)
------------------------------
 There are 0 input ports with no input delay specified.

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay (14)
--------------------------------
 There are 14 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock (20)
-------------------------------
 There are 20 register/latch pins with multiple clocks. (HIGH)


8. checking generated_clocks (0)
--------------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops (0)
---------------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay (0)
------------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay (0)
-------------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops (0)
----------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
     37.337        0.000                      0                   30        0.055        0.000                      0                   30        3.000        0.000                       0                    26  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock                   Waveform(ns)       Period(ns)      Frequency(MHz)
-----                   ------------       ----------      --------------
CLK100MHZ               {0.000 5.000}      10.000          100.000         
  clk_out1_clk_wiz_0    {0.000 21.053}     42.105          23.750          
  clkfbout_clk_wiz_0    {0.000 25.000}     50.000          20.000          
sys_clk_pin             {0.000 5.000}      10.000          100.000         
  clk_out1_clk_wiz_0_1  {0.000 21.053}     42.105          23.750          
  clkfbout_clk_wiz_0_1  {0.000 25.000}     50.000          20.000          


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock                       WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----                       -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
CLK100MHZ                                                                                                                                                                 3.000        0.000                       0                     1  
  clk_out1_clk_wiz_0         37.337        0.000                      0                   30        0.214        0.000                      0                   30       20.553        0.000                       0                    22  
  clkfbout_clk_wiz_0                                                                                                                                                     47.845        0.000                       0                     3  
sys_clk_pin                                                                                                                                                               3.000        0.000                       0                     1  
  clk_out1_clk_wiz_0_1       37.346        0.000                      0                   30        0.214        0.000                      0                   30       20.553        0.000                       0                    22  
  clkfbout_clk_wiz_0_1                                                                                                                                                   47.845        0.000                       0                     3  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock            To Clock                  WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------            --------                  -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  
clk_out1_clk_wiz_0_1  clk_out1_clk_wiz_0         37.337        0.000                      0                   30        0.055        0.000                      0                   30  
clk_out1_clk_wiz_0    clk_out1_clk_wiz_0_1       37.337        0.000                      0                   30        0.055        0.000                      0                   30  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  CLK100MHZ
  To Clock:  CLK100MHZ

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        3.000ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         CLK100MHZ
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { CLK100MHZ }

Check Type        Corner  Lib Pin            Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period        n/a     MMCME2_ADV/CLKIN1  n/a            1.249         10.000      8.751      MMCME2_ADV_X1Y2  clk_wiz/inst/mmcm_adv_inst/CLKIN1
Max Period        n/a     MMCME2_ADV/CLKIN1  n/a            100.000       10.000      90.000     MMCME2_ADV_X1Y2  clk_wiz/inst/mmcm_adv_inst/CLKIN1
Low Pulse Width   Slow    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X1Y2  clk_wiz/inst/mmcm_adv_inst/CLKIN1
Low Pulse Width   Fast    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X1Y2  clk_wiz/inst/mmcm_adv_inst/CLKIN1
High Pulse Width  Slow    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X1Y2  clk_wiz/inst/mmcm_adv_inst/CLKIN1
High Pulse Width  Fast    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X1Y2  clk_wiz/inst/mmcm_adv_inst/CLKIN1



---------------------------------------------------------------------------------------------------
From Clock:  clk_out1_clk_wiz_0
  To Clock:  clk_out1_clk_wiz_0

Setup :            0  Failing Endpoints,  Worst Slack       37.337ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.214ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack       20.553ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             37.337ns  (required time - arrival time)
  Source:                 dv_01/vc_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@21.053ns period=42.105ns})
  Destination:            dv_01/vc_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@21.053ns period=42.105ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            42.105ns  (clk_out1_clk_wiz_0 rise@42.105ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        4.502ns  (logic 1.178ns (26.168%)  route 3.324ns (73.832%))
  Logic Levels:           4  (LUT2=1 LUT4=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.040ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.426ns = ( 40.679 - 42.105 ) 
    Source Clock Delay      (SCD):    -0.826ns
    Clock Pessimism Removal (CPR):    0.560ns
  Clock Uncertainty:      0.159ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.310ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    clk_wiz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    clk_wiz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  clk_wiz/inst/clkout1_buf/O
                         net (fo=20, routed)          1.714    -0.826    dv_01/clk_out1
    SLICE_X85Y143        FDRE                                         r  dv_01/vc_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X85Y143        FDRE (Prop_fdre_C_Q)         0.456    -0.370 f  dv_01/vc_reg[0]/Q
                         net (fo=14, routed)          0.653     0.283    dv_01/vc[0]
    SLICE_X86Y142        LUT2 (Prop_lut2_I1_O)        0.124     0.407 f  dv_01/vc[8]_i_6/O
                         net (fo=1, routed)           0.963     1.370    dv_01/vc[8]_i_6_n_0
    SLICE_X85Y142        LUT6 (Prop_lut6_I1_O)        0.124     1.494 f  dv_01/vc[8]_i_5/O
                         net (fo=2, routed)           0.889     2.383    dv_01/vc[8]_i_5_n_0
    SLICE_X84Y142        LUT4 (Prop_lut4_I0_O)        0.146     2.529 f  dv_01/vc[7]_i_3/O
                         net (fo=4, routed)           0.440     2.969    dv_01/vc[7]_i_3_n_0
    SLICE_X87Y142        LUT5 (Prop_lut5_I4_O)        0.328     3.297 r  dv_01/vc[5]_i_1/O
                         net (fo=1, routed)           0.379     3.676    dv_01/vc[5]_i_1_n_0
    SLICE_X87Y142        FDRE                                         r  dv_01/vc_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     42.105    42.105 r  
    E3                                                0.000    42.105 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    42.105    clk_wiz/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    43.516 r  clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    44.678    clk_wiz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324    37.355 r  clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639    38.994    clk_wiz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    39.085 r  clk_wiz/inst/clkout1_buf/O
                         net (fo=20, routed)          1.595    40.679    dv_01/clk_out1
    SLICE_X87Y142        FDRE                                         r  dv_01/vc_reg[5]/C
                         clock pessimism              0.560    41.239    
                         clock uncertainty           -0.159    41.080    
    SLICE_X87Y142        FDRE (Setup_fdre_C_D)       -0.067    41.013    dv_01/vc_reg[5]
  -------------------------------------------------------------------
                         required time                         41.013    
                         arrival time                          -3.676    
  -------------------------------------------------------------------
                         slack                                 37.337    

Slack (MET) :             37.676ns  (required time - arrival time)
  Source:                 dv_01/vc_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@21.053ns period=42.105ns})
  Destination:            dv_01/vc_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@21.053ns period=42.105ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            42.105ns  (clk_out1_clk_wiz_0 rise@42.105ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        4.275ns  (logic 1.178ns (27.554%)  route 3.097ns (72.446%))
  Logic Levels:           4  (LUT2=1 LUT4=1 LUT6=2)
  Clock Path Skew:        -0.026ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.428ns = ( 40.677 - 42.105 ) 
    Source Clock Delay      (SCD):    -0.826ns
    Clock Pessimism Removal (CPR):    0.576ns
  Clock Uncertainty:      0.159ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.310ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    clk_wiz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    clk_wiz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  clk_wiz/inst/clkout1_buf/O
                         net (fo=20, routed)          1.714    -0.826    dv_01/clk_out1
    SLICE_X85Y143        FDRE                                         r  dv_01/vc_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X85Y143        FDRE (Prop_fdre_C_Q)         0.456    -0.370 f  dv_01/vc_reg[0]/Q
                         net (fo=14, routed)          0.653     0.283    dv_01/vc[0]
    SLICE_X86Y142        LUT2 (Prop_lut2_I1_O)        0.124     0.407 f  dv_01/vc[8]_i_6/O
                         net (fo=1, routed)           0.963     1.370    dv_01/vc[8]_i_6_n_0
    SLICE_X85Y142        LUT6 (Prop_lut6_I1_O)        0.124     1.494 f  dv_01/vc[8]_i_5/O
                         net (fo=2, routed)           0.889     2.383    dv_01/vc[8]_i_5_n_0
    SLICE_X84Y142        LUT4 (Prop_lut4_I0_O)        0.146     2.529 f  dv_01/vc[7]_i_3/O
                         net (fo=4, routed)           0.592     3.121    dv_01/vc[7]_i_3_n_0
    SLICE_X83Y142        LUT6 (Prop_lut6_I5_O)        0.328     3.449 r  dv_01/vc[4]_i_1/O
                         net (fo=1, routed)           0.000     3.449    dv_01/vc[4]_i_1_n_0
    SLICE_X83Y142        FDRE                                         r  dv_01/vc_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     42.105    42.105 r  
    E3                                                0.000    42.105 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    42.105    clk_wiz/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    43.516 r  clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    44.678    clk_wiz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324    37.355 r  clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639    38.994    clk_wiz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    39.085 r  clk_wiz/inst/clkout1_buf/O
                         net (fo=20, routed)          1.593    40.677    dv_01/clk_out1
    SLICE_X83Y142        FDRE                                         r  dv_01/vc_reg[4]/C
                         clock pessimism              0.576    41.253    
                         clock uncertainty           -0.159    41.094    
    SLICE_X83Y142        FDRE (Setup_fdre_C_D)        0.031    41.125    dv_01/vc_reg[4]
  -------------------------------------------------------------------
                         required time                         41.125    
                         arrival time                          -3.449    
  -------------------------------------------------------------------
                         slack                                 37.676    

Slack (MET) :             37.819ns  (required time - arrival time)
  Source:                 dv_01/hc_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@21.053ns period=42.105ns})
  Destination:            dv_01/hc_reg[8]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@21.053ns period=42.105ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            42.105ns  (clk_out1_clk_wiz_0 rise@42.105ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        4.134ns  (logic 1.294ns (31.302%)  route 2.840ns (68.698%))
  Logic Levels:           3  (LUT4=2 LUT5=1)
  Clock Path Skew:        -0.024ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.427ns = ( 40.678 - 42.105 ) 
    Source Clock Delay      (SCD):    -0.827ns
    Clock Pessimism Removal (CPR):    0.576ns
  Clock Uncertainty:      0.159ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.310ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    clk_wiz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    clk_wiz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  clk_wiz/inst/clkout1_buf/O
                         net (fo=20, routed)          1.713    -0.827    dv_01/clk_out1
    SLICE_X85Y141        FDRE                                         r  dv_01/hc_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X85Y141        FDRE (Prop_fdre_C_Q)         0.456    -0.371 f  dv_01/hc_reg[3]/Q
                         net (fo=9, routed)           1.404     1.033    dv_01/hc[3]
    SLICE_X84Y141        LUT5 (Prop_lut5_I3_O)        0.150     1.183 r  dv_01/hc[7]_i_2/O
                         net (fo=4, routed)           0.885     2.068    dv_01/hc[7]_i_2_n_0
    SLICE_X85Y141        LUT4 (Prop_lut4_I1_O)        0.356     2.424 r  dv_01/hc[9]_i_2/O
                         net (fo=2, routed)           0.551     2.975    dv_01/hc[9]_i_2_n_0
    SLICE_X85Y144        LUT4 (Prop_lut4_I2_O)        0.332     3.307 r  dv_01/hc[8]_i_1/O
                         net (fo=1, routed)           0.000     3.307    dv_01/hc_next[8]
    SLICE_X85Y144        FDRE                                         r  dv_01/hc_reg[8]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     42.105    42.105 r  
    E3                                                0.000    42.105 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    42.105    clk_wiz/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    43.516 r  clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    44.678    clk_wiz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324    37.355 r  clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639    38.994    clk_wiz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    39.085 r  clk_wiz/inst/clkout1_buf/O
                         net (fo=20, routed)          1.594    40.678    dv_01/clk_out1
    SLICE_X85Y144        FDRE                                         r  dv_01/hc_reg[8]/C
                         clock pessimism              0.576    41.254    
                         clock uncertainty           -0.159    41.095    
    SLICE_X85Y144        FDRE (Setup_fdre_C_D)        0.031    41.126    dv_01/hc_reg[8]
  -------------------------------------------------------------------
                         required time                         41.126    
                         arrival time                          -3.307    
  -------------------------------------------------------------------
                         slack                                 37.819    

Slack (MET) :             37.867ns  (required time - arrival time)
  Source:                 dv_01/hc_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@21.053ns period=42.105ns})
  Destination:            dv_01/hc_reg[9]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@21.053ns period=42.105ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            42.105ns  (clk_out1_clk_wiz_0 rise@42.105ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        4.130ns  (logic 1.290ns (31.235%)  route 2.840ns (68.765%))
  Logic Levels:           3  (LUT4=2 LUT5=1)
  Clock Path Skew:        -0.024ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.427ns = ( 40.678 - 42.105 ) 
    Source Clock Delay      (SCD):    -0.827ns
    Clock Pessimism Removal (CPR):    0.576ns
  Clock Uncertainty:      0.159ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.310ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    clk_wiz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    clk_wiz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  clk_wiz/inst/clkout1_buf/O
                         net (fo=20, routed)          1.713    -0.827    dv_01/clk_out1
    SLICE_X85Y141        FDRE                                         r  dv_01/hc_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X85Y141        FDRE (Prop_fdre_C_Q)         0.456    -0.371 f  dv_01/hc_reg[3]/Q
                         net (fo=9, routed)           1.404     1.033    dv_01/hc[3]
    SLICE_X84Y141        LUT5 (Prop_lut5_I3_O)        0.150     1.183 r  dv_01/hc[7]_i_2/O
                         net (fo=4, routed)           0.885     2.068    dv_01/hc[7]_i_2_n_0
    SLICE_X85Y141        LUT4 (Prop_lut4_I1_O)        0.356     2.424 r  dv_01/hc[9]_i_2/O
                         net (fo=2, routed)           0.551     2.975    dv_01/hc[9]_i_2_n_0
    SLICE_X85Y144        LUT4 (Prop_lut4_I1_O)        0.328     3.303 r  dv_01/hc[9]_i_1/O
                         net (fo=1, routed)           0.000     3.303    dv_01/hc_next[9]
    SLICE_X85Y144        FDRE                                         r  dv_01/hc_reg[9]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     42.105    42.105 r  
    E3                                                0.000    42.105 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    42.105    clk_wiz/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    43.516 r  clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    44.678    clk_wiz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324    37.355 r  clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639    38.994    clk_wiz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    39.085 r  clk_wiz/inst/clkout1_buf/O
                         net (fo=20, routed)          1.594    40.678    dv_01/clk_out1
    SLICE_X85Y144        FDRE                                         r  dv_01/hc_reg[9]/C
                         clock pessimism              0.576    41.254    
                         clock uncertainty           -0.159    41.095    
    SLICE_X85Y144        FDRE (Setup_fdre_C_D)        0.075    41.170    dv_01/hc_reg[9]
  -------------------------------------------------------------------
                         required time                         41.170    
                         arrival time                          -3.303    
  -------------------------------------------------------------------
                         slack                                 37.867    

Slack (MET) :             37.930ns  (required time - arrival time)
  Source:                 dv_01/vc_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@21.053ns period=42.105ns})
  Destination:            dv_01/vc_reg[6]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@21.053ns period=42.105ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            42.105ns  (clk_out1_clk_wiz_0 rise@42.105ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        4.007ns  (logic 1.178ns (29.401%)  route 2.829ns (70.599%))
  Logic Levels:           4  (LUT2=1 LUT4=1 LUT6=2)
  Clock Path Skew:        -0.040ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.426ns = ( 40.679 - 42.105 ) 
    Source Clock Delay      (SCD):    -0.826ns
    Clock Pessimism Removal (CPR):    0.560ns
  Clock Uncertainty:      0.159ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.310ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    clk_wiz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    clk_wiz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  clk_wiz/inst/clkout1_buf/O
                         net (fo=20, routed)          1.714    -0.826    dv_01/clk_out1
    SLICE_X85Y143        FDRE                                         r  dv_01/vc_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X85Y143        FDRE (Prop_fdre_C_Q)         0.456    -0.370 f  dv_01/vc_reg[0]/Q
                         net (fo=14, routed)          0.653     0.283    dv_01/vc[0]
    SLICE_X86Y142        LUT2 (Prop_lut2_I1_O)        0.124     0.407 f  dv_01/vc[8]_i_6/O
                         net (fo=1, routed)           0.963     1.370    dv_01/vc[8]_i_6_n_0
    SLICE_X85Y142        LUT6 (Prop_lut6_I1_O)        0.124     1.494 f  dv_01/vc[8]_i_5/O
                         net (fo=2, routed)           0.889     2.383    dv_01/vc[8]_i_5_n_0
    SLICE_X84Y142        LUT4 (Prop_lut4_I0_O)        0.146     2.529 f  dv_01/vc[7]_i_3/O
                         net (fo=4, routed)           0.324     2.853    dv_01/vc[7]_i_3_n_0
    SLICE_X87Y142        LUT6 (Prop_lut6_I0_O)        0.328     3.181 r  dv_01/vc[6]_i_1/O
                         net (fo=1, routed)           0.000     3.181    dv_01/vc[6]_i_1_n_0
    SLICE_X87Y142        FDRE                                         r  dv_01/vc_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     42.105    42.105 r  
    E3                                                0.000    42.105 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    42.105    clk_wiz/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    43.516 r  clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    44.678    clk_wiz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324    37.355 r  clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639    38.994    clk_wiz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    39.085 r  clk_wiz/inst/clkout1_buf/O
                         net (fo=20, routed)          1.595    40.679    dv_01/clk_out1
    SLICE_X87Y142        FDRE                                         r  dv_01/vc_reg[6]/C
                         clock pessimism              0.560    41.239    
                         clock uncertainty           -0.159    41.080    
    SLICE_X87Y142        FDRE (Setup_fdre_C_D)        0.031    41.111    dv_01/vc_reg[6]
  -------------------------------------------------------------------
                         required time                         41.111    
                         arrival time                          -3.181    
  -------------------------------------------------------------------
                         slack                                 37.930    

Slack (MET) :             37.958ns  (required time - arrival time)
  Source:                 dv_01/vc_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@21.053ns period=42.105ns})
  Destination:            dv_01/vc_reg[7]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@21.053ns period=42.105ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            42.105ns  (clk_out1_clk_wiz_0 rise@42.105ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        3.993ns  (logic 1.178ns (29.500%)  route 2.815ns (70.500%))
  Logic Levels:           4  (LUT2=1 LUT4=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.026ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.428ns = ( 40.677 - 42.105 ) 
    Source Clock Delay      (SCD):    -0.826ns
    Clock Pessimism Removal (CPR):    0.576ns
  Clock Uncertainty:      0.159ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.310ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    clk_wiz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    clk_wiz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  clk_wiz/inst/clkout1_buf/O
                         net (fo=20, routed)          1.714    -0.826    dv_01/clk_out1
    SLICE_X85Y143        FDRE                                         r  dv_01/vc_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X85Y143        FDRE (Prop_fdre_C_Q)         0.456    -0.370 f  dv_01/vc_reg[0]/Q
                         net (fo=14, routed)          0.653     0.283    dv_01/vc[0]
    SLICE_X86Y142        LUT2 (Prop_lut2_I1_O)        0.124     0.407 f  dv_01/vc[8]_i_6/O
                         net (fo=1, routed)           0.963     1.370    dv_01/vc[8]_i_6_n_0
    SLICE_X85Y142        LUT6 (Prop_lut6_I1_O)        0.124     1.494 f  dv_01/vc[8]_i_5/O
                         net (fo=2, routed)           0.889     2.383    dv_01/vc[8]_i_5_n_0
    SLICE_X84Y142        LUT4 (Prop_lut4_I0_O)        0.146     2.529 f  dv_01/vc[7]_i_3/O
                         net (fo=4, routed)           0.310     2.839    dv_01/vc[7]_i_3_n_0
    SLICE_X83Y142        LUT5 (Prop_lut5_I3_O)        0.328     3.167 r  dv_01/vc[7]_i_1/O
                         net (fo=1, routed)           0.000     3.167    dv_01/vc[7]_i_1_n_0
    SLICE_X83Y142        FDRE                                         r  dv_01/vc_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     42.105    42.105 r  
    E3                                                0.000    42.105 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    42.105    clk_wiz/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    43.516 r  clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    44.678    clk_wiz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324    37.355 r  clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639    38.994    clk_wiz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    39.085 r  clk_wiz/inst/clkout1_buf/O
                         net (fo=20, routed)          1.593    40.677    dv_01/clk_out1
    SLICE_X83Y142        FDRE                                         r  dv_01/vc_reg[7]/C
                         clock pessimism              0.576    41.253    
                         clock uncertainty           -0.159    41.094    
    SLICE_X83Y142        FDRE (Setup_fdre_C_D)        0.031    41.125    dv_01/vc_reg[7]
  -------------------------------------------------------------------
                         required time                         41.125    
                         arrival time                          -3.167    
  -------------------------------------------------------------------
                         slack                                 37.958    

Slack (MET) :             38.418ns  (required time - arrival time)
  Source:                 dv_01/hc_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@21.053ns period=42.105ns})
  Destination:            dv_01/vc_reg[5]/CE
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@21.053ns period=42.105ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            42.105ns  (clk_out1_clk_wiz_0 rise@42.105ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        3.283ns  (logic 0.996ns (30.338%)  route 2.287ns (69.662%))
  Logic Levels:           2  (LUT4=1 LUT6=1)
  Clock Path Skew:        -0.040ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.426ns = ( 40.679 - 42.105 ) 
    Source Clock Delay      (SCD):    -0.826ns
    Clock Pessimism Removal (CPR):    0.560ns
  Clock Uncertainty:      0.159ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.310ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    clk_wiz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    clk_wiz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  clk_wiz/inst/clkout1_buf/O
                         net (fo=20, routed)          1.714    -0.826    dv_01/clk_out1
    SLICE_X84Y144        FDRE                                         r  dv_01/hc_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X84Y144        FDRE (Prop_fdre_C_Q)         0.518    -0.308 f  dv_01/hc_reg[0]/Q
                         net (fo=14, routed)          1.022     0.714    dv_01/hc[0]
    SLICE_X85Y141        LUT4 (Prop_lut4_I1_O)        0.152     0.866 f  dv_01/vc[9]_i_4/O
                         net (fo=1, routed)           0.436     1.302    dv_01/vc[9]_i_4_n_0
    SLICE_X85Y141        LUT6 (Prop_lut6_I5_O)        0.326     1.628 r  dv_01/vc[9]_i_1/O
                         net (fo=10, routed)          0.829     2.457    dv_01/vc_next
    SLICE_X87Y142        FDRE                                         r  dv_01/vc_reg[5]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     42.105    42.105 r  
    E3                                                0.000    42.105 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    42.105    clk_wiz/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    43.516 r  clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    44.678    clk_wiz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324    37.355 r  clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639    38.994    clk_wiz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    39.085 r  clk_wiz/inst/clkout1_buf/O
                         net (fo=20, routed)          1.595    40.679    dv_01/clk_out1
    SLICE_X87Y142        FDRE                                         r  dv_01/vc_reg[5]/C
                         clock pessimism              0.560    41.239    
                         clock uncertainty           -0.159    41.080    
    SLICE_X87Y142        FDRE (Setup_fdre_C_CE)      -0.205    40.875    dv_01/vc_reg[5]
  -------------------------------------------------------------------
                         required time                         40.875    
                         arrival time                          -2.457    
  -------------------------------------------------------------------
                         slack                                 38.418    

Slack (MET) :             38.418ns  (required time - arrival time)
  Source:                 dv_01/hc_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@21.053ns period=42.105ns})
  Destination:            dv_01/vc_reg[6]/CE
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@21.053ns period=42.105ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            42.105ns  (clk_out1_clk_wiz_0 rise@42.105ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        3.283ns  (logic 0.996ns (30.338%)  route 2.287ns (69.662%))
  Logic Levels:           2  (LUT4=1 LUT6=1)
  Clock Path Skew:        -0.040ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.426ns = ( 40.679 - 42.105 ) 
    Source Clock Delay      (SCD):    -0.826ns
    Clock Pessimism Removal (CPR):    0.560ns
  Clock Uncertainty:      0.159ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.310ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    clk_wiz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    clk_wiz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  clk_wiz/inst/clkout1_buf/O
                         net (fo=20, routed)          1.714    -0.826    dv_01/clk_out1
    SLICE_X84Y144        FDRE                                         r  dv_01/hc_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X84Y144        FDRE (Prop_fdre_C_Q)         0.518    -0.308 f  dv_01/hc_reg[0]/Q
                         net (fo=14, routed)          1.022     0.714    dv_01/hc[0]
    SLICE_X85Y141        LUT4 (Prop_lut4_I1_O)        0.152     0.866 f  dv_01/vc[9]_i_4/O
                         net (fo=1, routed)           0.436     1.302    dv_01/vc[9]_i_4_n_0
    SLICE_X85Y141        LUT6 (Prop_lut6_I5_O)        0.326     1.628 r  dv_01/vc[9]_i_1/O
                         net (fo=10, routed)          0.829     2.457    dv_01/vc_next
    SLICE_X87Y142        FDRE                                         r  dv_01/vc_reg[6]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     42.105    42.105 r  
    E3                                                0.000    42.105 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    42.105    clk_wiz/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    43.516 r  clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    44.678    clk_wiz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324    37.355 r  clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639    38.994    clk_wiz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    39.085 r  clk_wiz/inst/clkout1_buf/O
                         net (fo=20, routed)          1.595    40.679    dv_01/clk_out1
    SLICE_X87Y142        FDRE                                         r  dv_01/vc_reg[6]/C
                         clock pessimism              0.560    41.239    
                         clock uncertainty           -0.159    41.080    
    SLICE_X87Y142        FDRE (Setup_fdre_C_CE)      -0.205    40.875    dv_01/vc_reg[6]
  -------------------------------------------------------------------
                         required time                         40.875    
                         arrival time                          -2.457    
  -------------------------------------------------------------------
                         slack                                 38.418    

Slack (MET) :             38.482ns  (required time - arrival time)
  Source:                 dv_01/vc_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@21.053ns period=42.105ns})
  Destination:            dv_01/vc_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@21.053ns period=42.105ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            42.105ns  (clk_out1_clk_wiz_0 rise@42.105ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        3.166ns  (logic 0.730ns (23.055%)  route 2.436ns (76.945%))
  Logic Levels:           2  (LUT5=1 LUT6=1)
  Clock Path Skew:        -0.043ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.428ns = ( 40.677 - 42.105 ) 
    Source Clock Delay      (SCD):    -0.825ns
    Clock Pessimism Removal (CPR):    0.560ns
  Clock Uncertainty:      0.159ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.310ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    clk_wiz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    clk_wiz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  clk_wiz/inst/clkout1_buf/O
                         net (fo=20, routed)          1.715    -0.825    dv_01/clk_out1
    SLICE_X87Y142        FDRE                                         r  dv_01/vc_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X87Y142        FDRE (Prop_fdre_C_Q)         0.456    -0.369 f  dv_01/vc_reg[6]/Q
                         net (fo=14, routed)          1.354     0.985    dv_01/vc[6]
    SLICE_X82Y142        LUT6 (Prop_lut6_I5_O)        0.124     1.109 r  dv_01/vc[2]_i_3/O
                         net (fo=1, routed)           0.746     1.855    dv_01/vc[2]_i_3_n_0
    SLICE_X84Y142        LUT5 (Prop_lut5_I1_O)        0.150     2.005 r  dv_01/vc[2]_i_1/O
                         net (fo=1, routed)           0.336     2.341    dv_01/vc[2]_i_1_n_0
    SLICE_X84Y142        FDRE                                         r  dv_01/vc_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     42.105    42.105 r  
    E3                                                0.000    42.105 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    42.105    clk_wiz/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    43.516 r  clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    44.678    clk_wiz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324    37.355 r  clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639    38.994    clk_wiz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    39.085 r  clk_wiz/inst/clkout1_buf/O
                         net (fo=20, routed)          1.593    40.677    dv_01/clk_out1
    SLICE_X84Y142        FDRE                                         r  dv_01/vc_reg[2]/C
                         clock pessimism              0.560    41.237    
                         clock uncertainty           -0.159    41.078    
    SLICE_X84Y142        FDRE (Setup_fdre_C_D)       -0.255    40.823    dv_01/vc_reg[2]
  -------------------------------------------------------------------
                         required time                         40.823    
                         arrival time                          -2.341    
  -------------------------------------------------------------------
                         slack                                 38.482    

Slack (MET) :             38.492ns  (required time - arrival time)
  Source:                 dv_01/hc_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@21.053ns period=42.105ns})
  Destination:            dv_01/vc_reg[0]/CE
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@21.053ns period=42.105ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            42.105ns  (clk_out1_clk_wiz_0 rise@42.105ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        3.224ns  (logic 0.996ns (30.889%)  route 2.228ns (69.111%))
  Logic Levels:           2  (LUT4=1 LUT6=1)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.427ns = ( 40.678 - 42.105 ) 
    Source Clock Delay      (SCD):    -0.826ns
    Clock Pessimism Removal (CPR):    0.576ns
  Clock Uncertainty:      0.159ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.310ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    clk_wiz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    clk_wiz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  clk_wiz/inst/clkout1_buf/O
                         net (fo=20, routed)          1.714    -0.826    dv_01/clk_out1
    SLICE_X84Y144        FDRE                                         r  dv_01/hc_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X84Y144        FDRE (Prop_fdre_C_Q)         0.518    -0.308 f  dv_01/hc_reg[0]/Q
                         net (fo=14, routed)          1.022     0.714    dv_01/hc[0]
    SLICE_X85Y141        LUT4 (Prop_lut4_I1_O)        0.152     0.866 f  dv_01/vc[9]_i_4/O
                         net (fo=1, routed)           0.436     1.302    dv_01/vc[9]_i_4_n_0
    SLICE_X85Y141        LUT6 (Prop_lut6_I5_O)        0.326     1.628 r  dv_01/vc[9]_i_1/O
                         net (fo=10, routed)          0.770     2.398    dv_01/vc_next
    SLICE_X85Y143        FDRE                                         r  dv_01/vc_reg[0]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     42.105    42.105 r  
    E3                                                0.000    42.105 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    42.105    clk_wiz/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    43.516 r  clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    44.678    clk_wiz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324    37.355 r  clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639    38.994    clk_wiz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    39.085 r  clk_wiz/inst/clkout1_buf/O
                         net (fo=20, routed)          1.594    40.678    dv_01/clk_out1
    SLICE_X85Y143        FDRE                                         r  dv_01/vc_reg[0]/C
                         clock pessimism              0.576    41.254    
                         clock uncertainty           -0.159    41.095    
    SLICE_X85Y143        FDRE (Setup_fdre_C_CE)      -0.205    40.890    dv_01/vc_reg[0]
  -------------------------------------------------------------------
                         required time                         40.890    
                         arrival time                          -2.398    
  -------------------------------------------------------------------
                         slack                                 38.492    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.214ns  (arrival time - required time)
  Source:                 dv_01/hc_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@21.053ns period=42.105ns})
  Destination:            dv_01/hc_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@21.053ns period=42.105ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.348ns  (logic 0.186ns (53.396%)  route 0.162ns (46.604%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.802ns
    Source Clock Delay      (SCD):    -0.565ns
    Clock Pessimism Removal (CPR):    -0.250ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clk_wiz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    clk_wiz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clk_wiz/inst/clkout1_buf/O
                         net (fo=20, routed)          0.599    -0.565    dv_01/clk_out1
    SLICE_X85Y141        FDRE                                         r  dv_01/hc_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X85Y141        FDRE (Prop_fdre_C_Q)         0.141    -0.424 r  dv_01/hc_reg[7]/Q
                         net (fo=11, routed)          0.162    -0.262    dv_01/hc[7]
    SLICE_X84Y141        LUT6 (Prop_lut6_I5_O)        0.045    -0.217 r  dv_01/hc[5]_i_1/O
                         net (fo=1, routed)           0.000    -0.217    dv_01/hc_next[5]
    SLICE_X84Y141        FDRE                                         r  dv_01/hc_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clk_wiz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    clk_wiz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clk_wiz/inst/clkout1_buf/O
                         net (fo=20, routed)          0.871    -0.802    dv_01/clk_out1
    SLICE_X84Y141        FDRE                                         r  dv_01/hc_reg[5]/C
                         clock pessimism              0.250    -0.552    
    SLICE_X84Y141        FDRE (Hold_fdre_C_D)         0.121    -0.431    dv_01/hc_reg[5]
  -------------------------------------------------------------------
                         required time                          0.431    
                         arrival time                          -0.217    
  -------------------------------------------------------------------
                         slack                                  0.214    

Slack (MET) :             0.221ns  (arrival time - required time)
  Source:                 dv_01/hc_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@21.053ns period=42.105ns})
  Destination:            dv_01/hc_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@21.053ns period=42.105ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.326ns  (logic 0.209ns (64.023%)  route 0.117ns (35.977%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.801ns
    Source Clock Delay      (SCD):    -0.564ns
    Clock Pessimism Removal (CPR):    -0.250ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clk_wiz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    clk_wiz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clk_wiz/inst/clkout1_buf/O
                         net (fo=20, routed)          0.600    -0.564    dv_01/clk_out1
    SLICE_X84Y144        FDRE                                         r  dv_01/hc_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X84Y144        FDRE (Prop_fdre_C_Q)         0.164    -0.400 r  dv_01/hc_reg[0]/Q
                         net (fo=14, routed)          0.117    -0.283    dv_01/hc[0]
    SLICE_X85Y144        LUT3 (Prop_lut3_I0_O)        0.045    -0.238 r  dv_01/hc[2]_i_1/O
                         net (fo=1, routed)           0.000    -0.238    dv_01/hc_next[2]
    SLICE_X85Y144        FDRE                                         r  dv_01/hc_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clk_wiz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    clk_wiz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clk_wiz/inst/clkout1_buf/O
                         net (fo=20, routed)          0.871    -0.801    dv_01/clk_out1
    SLICE_X85Y144        FDRE                                         r  dv_01/hc_reg[2]/C
                         clock pessimism              0.250    -0.551    
    SLICE_X85Y144        FDRE (Hold_fdre_C_D)         0.092    -0.459    dv_01/hc_reg[2]
  -------------------------------------------------------------------
                         required time                          0.459    
                         arrival time                          -0.238    
  -------------------------------------------------------------------
                         slack                                  0.221    

Slack (MET) :             0.221ns  (arrival time - required time)
  Source:                 dv_01/hc_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@21.053ns period=42.105ns})
  Destination:            dv_01/hc_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@21.053ns period=42.105ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.325ns  (logic 0.209ns (64.219%)  route 0.116ns (35.781%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.801ns
    Source Clock Delay      (SCD):    -0.564ns
    Clock Pessimism Removal (CPR):    -0.250ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clk_wiz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    clk_wiz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clk_wiz/inst/clkout1_buf/O
                         net (fo=20, routed)          0.600    -0.564    dv_01/clk_out1
    SLICE_X84Y144        FDRE                                         r  dv_01/hc_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X84Y144        FDRE (Prop_fdre_C_Q)         0.164    -0.400 r  dv_01/hc_reg[0]/Q
                         net (fo=14, routed)          0.116    -0.284    dv_01/hc[0]
    SLICE_X85Y144        LUT2 (Prop_lut2_I0_O)        0.045    -0.239 r  dv_01/hc[1]_i_1/O
                         net (fo=2, routed)           0.000    -0.239    dv_01/hc_next[1]
    SLICE_X85Y144        FDRE                                         r  dv_01/hc_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clk_wiz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    clk_wiz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clk_wiz/inst/clkout1_buf/O
                         net (fo=20, routed)          0.871    -0.801    dv_01/clk_out1
    SLICE_X85Y144        FDRE                                         r  dv_01/hc_reg[1]/C
                         clock pessimism              0.250    -0.551    
    SLICE_X85Y144        FDRE (Hold_fdre_C_D)         0.091    -0.460    dv_01/hc_reg[1]
  -------------------------------------------------------------------
                         required time                          0.460    
                         arrival time                          -0.239    
  -------------------------------------------------------------------
                         slack                                  0.221    

Slack (MET) :             0.263ns  (arrival time - required time)
  Source:                 dv_01/hc_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@21.053ns period=42.105ns})
  Destination:            dv_01/hc_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@21.053ns period=42.105ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.354ns  (logic 0.186ns (52.498%)  route 0.168ns (47.502%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.802ns
    Source Clock Delay      (SCD):    -0.565ns
    Clock Pessimism Removal (CPR):    -0.237ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clk_wiz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    clk_wiz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clk_wiz/inst/clkout1_buf/O
                         net (fo=20, routed)          0.599    -0.565    dv_01/clk_out1
    SLICE_X85Y141        FDRE                                         r  dv_01/hc_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X85Y141        FDRE (Prop_fdre_C_Q)         0.141    -0.424 r  dv_01/hc_reg[3]/Q
                         net (fo=9, routed)           0.168    -0.256    dv_01/hc[3]
    SLICE_X85Y141        LUT4 (Prop_lut4_I3_O)        0.045    -0.211 r  dv_01/hc[3]_i_1/O
                         net (fo=1, routed)           0.000    -0.211    dv_01/hc_next[3]
    SLICE_X85Y141        FDRE                                         r  dv_01/hc_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clk_wiz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    clk_wiz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clk_wiz/inst/clkout1_buf/O
                         net (fo=20, routed)          0.871    -0.802    dv_01/clk_out1
    SLICE_X85Y141        FDRE                                         r  dv_01/hc_reg[3]/C
                         clock pessimism              0.237    -0.565    
    SLICE_X85Y141        FDRE (Hold_fdre_C_D)         0.091    -0.474    dv_01/hc_reg[3]
  -------------------------------------------------------------------
                         required time                          0.474    
                         arrival time                          -0.211    
  -------------------------------------------------------------------
                         slack                                  0.263    

Slack (MET) :             0.272ns  (arrival time - required time)
  Source:                 dv_01/vc_reg[9]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@21.053ns period=42.105ns})
  Destination:            dv_01/vc_reg[9]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@21.053ns period=42.105ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.364ns  (logic 0.186ns (51.163%)  route 0.178ns (48.837%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.802ns
    Source Clock Delay      (SCD):    -0.565ns
    Clock Pessimism Removal (CPR):    -0.237ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clk_wiz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    clk_wiz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clk_wiz/inst/clkout1_buf/O
                         net (fo=20, routed)          0.599    -0.565    dv_01/clk_out1
    SLICE_X85Y142        FDRE                                         r  dv_01/vc_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X85Y142        FDRE (Prop_fdre_C_Q)         0.141    -0.424 r  dv_01/vc_reg[9]/Q
                         net (fo=5, routed)           0.178    -0.247    dv_01/vc[9]
    SLICE_X85Y142        LUT6 (Prop_lut6_I0_O)        0.045    -0.202 r  dv_01/vc[9]_i_2/O
                         net (fo=1, routed)           0.000    -0.202    dv_01/vc[9]_i_2_n_0
    SLICE_X85Y142        FDRE                                         r  dv_01/vc_reg[9]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clk_wiz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    clk_wiz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clk_wiz/inst/clkout1_buf/O
                         net (fo=20, routed)          0.871    -0.802    dv_01/clk_out1
    SLICE_X85Y142        FDRE                                         r  dv_01/vc_reg[9]/C
                         clock pessimism              0.237    -0.565    
    SLICE_X85Y142        FDRE (Hold_fdre_C_D)         0.092    -0.473    dv_01/vc_reg[9]
  -------------------------------------------------------------------
                         required time                          0.473    
                         arrival time                          -0.202    
  -------------------------------------------------------------------
                         slack                                  0.272    

Slack (MET) :             0.275ns  (arrival time - required time)
  Source:                 dv_01/hc_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@21.053ns period=42.105ns})
  Destination:            dv_01/hc_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@21.053ns period=42.105ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.395ns  (logic 0.209ns (52.866%)  route 0.186ns (47.134%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.802ns
    Source Clock Delay      (SCD):    -0.565ns
    Clock Pessimism Removal (CPR):    -0.237ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clk_wiz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    clk_wiz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clk_wiz/inst/clkout1_buf/O
                         net (fo=20, routed)          0.599    -0.565    dv_01/clk_out1
    SLICE_X84Y141        FDRE                                         r  dv_01/hc_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X84Y141        FDRE (Prop_fdre_C_Q)         0.164    -0.401 r  dv_01/hc_reg[4]/Q
                         net (fo=12, routed)          0.186    -0.215    dv_01/hc[4]
    SLICE_X84Y141        LUT5 (Prop_lut5_I0_O)        0.045    -0.170 r  dv_01/hc[4]_i_1/O
                         net (fo=1, routed)           0.000    -0.170    dv_01/hc_next[4]
    SLICE_X84Y141        FDRE                                         r  dv_01/hc_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clk_wiz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    clk_wiz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clk_wiz/inst/clkout1_buf/O
                         net (fo=20, routed)          0.871    -0.802    dv_01/clk_out1
    SLICE_X84Y141        FDRE                                         r  dv_01/hc_reg[4]/C
                         clock pessimism              0.237    -0.565    
    SLICE_X84Y141        FDRE (Hold_fdre_C_D)         0.120    -0.445    dv_01/hc_reg[4]
  -------------------------------------------------------------------
                         required time                          0.445    
                         arrival time                          -0.170    
  -------------------------------------------------------------------
                         slack                                  0.275    

Slack (MET) :             0.282ns  (arrival time - required time)
  Source:                 dv_01/vc_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@21.053ns period=42.105ns})
  Destination:            dv_01/vc_reg[7]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@21.053ns period=42.105ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.374ns  (logic 0.186ns (49.706%)  route 0.188ns (50.294%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.802ns
    Source Clock Delay      (SCD):    -0.565ns
    Clock Pessimism Removal (CPR):    -0.237ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clk_wiz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    clk_wiz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clk_wiz/inst/clkout1_buf/O
                         net (fo=20, routed)          0.599    -0.565    dv_01/clk_out1
    SLICE_X83Y142        FDRE                                         r  dv_01/vc_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X83Y142        FDRE (Prop_fdre_C_Q)         0.141    -0.424 r  dv_01/vc_reg[7]/Q
                         net (fo=13, routed)          0.188    -0.236    dv_01/vc[7]
    SLICE_X83Y142        LUT5 (Prop_lut5_I2_O)        0.045    -0.191 r  dv_01/vc[7]_i_1/O
                         net (fo=1, routed)           0.000    -0.191    dv_01/vc[7]_i_1_n_0
    SLICE_X83Y142        FDRE                                         r  dv_01/vc_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clk_wiz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    clk_wiz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clk_wiz/inst/clkout1_buf/O
                         net (fo=20, routed)          0.871    -0.802    dv_01/clk_out1
    SLICE_X83Y142        FDRE                                         r  dv_01/vc_reg[7]/C
                         clock pessimism              0.237    -0.565    
    SLICE_X83Y142        FDRE (Hold_fdre_C_D)         0.092    -0.473    dv_01/vc_reg[7]
  -------------------------------------------------------------------
                         required time                          0.473    
                         arrival time                          -0.191    
  -------------------------------------------------------------------
                         slack                                  0.282    

Slack (MET) :             0.284ns  (arrival time - required time)
  Source:                 dv_01/hc_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@21.053ns period=42.105ns})
  Destination:            dv_01/hc_reg[7]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@21.053ns period=42.105ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.389ns  (logic 0.209ns (53.680%)  route 0.180ns (46.320%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.802ns
    Source Clock Delay      (SCD):    -0.565ns
    Clock Pessimism Removal (CPR):    -0.250ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clk_wiz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    clk_wiz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clk_wiz/inst/clkout1_buf/O
                         net (fo=20, routed)          0.599    -0.565    dv_01/clk_out1
    SLICE_X84Y141        FDRE                                         r  dv_01/hc_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X84Y141        FDRE (Prop_fdre_C_Q)         0.164    -0.401 r  dv_01/hc_reg[5]/Q
                         net (fo=12, routed)          0.180    -0.221    dv_01/hc[5]
    SLICE_X85Y141        LUT4 (Prop_lut4_I1_O)        0.045    -0.176 r  dv_01/hc[7]_i_1/O
                         net (fo=1, routed)           0.000    -0.176    dv_01/hc_next[7]
    SLICE_X85Y141        FDRE                                         r  dv_01/hc_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clk_wiz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    clk_wiz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clk_wiz/inst/clkout1_buf/O
                         net (fo=20, routed)          0.871    -0.802    dv_01/clk_out1
    SLICE_X85Y141        FDRE                                         r  dv_01/hc_reg[7]/C
                         clock pessimism              0.250    -0.552    
    SLICE_X85Y141        FDRE (Hold_fdre_C_D)         0.092    -0.460    dv_01/hc_reg[7]
  -------------------------------------------------------------------
                         required time                          0.460    
                         arrival time                          -0.176    
  -------------------------------------------------------------------
                         slack                                  0.284    

Slack (MET) :             0.306ns  (arrival time - required time)
  Source:                 dv_01/vc_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@21.053ns period=42.105ns})
  Destination:            dv_01/vc_reg[6]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@21.053ns period=42.105ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.398ns  (logic 0.186ns (46.735%)  route 0.212ns (53.265%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.801ns
    Source Clock Delay      (SCD):    -0.564ns
    Clock Pessimism Removal (CPR):    -0.237ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clk_wiz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    clk_wiz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clk_wiz/inst/clkout1_buf/O
                         net (fo=20, routed)          0.600    -0.564    dv_01/clk_out1
    SLICE_X87Y142        FDRE                                         r  dv_01/vc_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X87Y142        FDRE (Prop_fdre_C_Q)         0.141    -0.423 r  dv_01/vc_reg[6]/Q
                         net (fo=14, routed)          0.212    -0.211    dv_01/vc[6]
    SLICE_X87Y142        LUT6 (Prop_lut6_I1_O)        0.045    -0.166 r  dv_01/vc[6]_i_1/O
                         net (fo=1, routed)           0.000    -0.166    dv_01/vc[6]_i_1_n_0
    SLICE_X87Y142        FDRE                                         r  dv_01/vc_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clk_wiz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    clk_wiz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clk_wiz/inst/clkout1_buf/O
                         net (fo=20, routed)          0.871    -0.801    dv_01/clk_out1
    SLICE_X87Y142        FDRE                                         r  dv_01/vc_reg[6]/C
                         clock pessimism              0.237    -0.564    
    SLICE_X87Y142        FDRE (Hold_fdre_C_D)         0.092    -0.472    dv_01/vc_reg[6]
  -------------------------------------------------------------------
                         required time                          0.472    
                         arrival time                          -0.166    
  -------------------------------------------------------------------
                         slack                                  0.306    

Slack (MET) :             0.312ns  (arrival time - required time)
  Source:                 dv_01/vc_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@21.053ns period=42.105ns})
  Destination:            dv_01/vc_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@21.053ns period=42.105ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.417ns  (logic 0.187ns (44.833%)  route 0.230ns (55.167%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.802ns
    Source Clock Delay      (SCD):    -0.565ns
    Clock Pessimism Removal (CPR):    -0.237ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clk_wiz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    clk_wiz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clk_wiz/inst/clkout1_buf/O
                         net (fo=20, routed)          0.599    -0.565    dv_01/clk_out1
    SLICE_X83Y142        FDRE                                         r  dv_01/vc_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X83Y142        FDRE (Prop_fdre_C_Q)         0.141    -0.424 r  dv_01/vc_reg[3]/Q
                         net (fo=15, routed)          0.230    -0.194    dv_01/vc[3]
    SLICE_X83Y142        LUT4 (Prop_lut4_I0_O)        0.046    -0.148 r  dv_01/vc[3]_i_1/O
                         net (fo=1, routed)           0.000    -0.148    dv_01/vc[3]_i_1_n_0
    SLICE_X83Y142        FDRE                                         r  dv_01/vc_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clk_wiz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    clk_wiz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clk_wiz/inst/clkout1_buf/O
                         net (fo=20, routed)          0.871    -0.802    dv_01/clk_out1
    SLICE_X83Y142        FDRE                                         r  dv_01/vc_reg[3]/C
                         clock pessimism              0.237    -0.565    
    SLICE_X83Y142        FDRE (Hold_fdre_C_D)         0.105    -0.460    dv_01/vc_reg[3]
  -------------------------------------------------------------------
                         required time                          0.460    
                         arrival time                          -0.148    
  -------------------------------------------------------------------
                         slack                                  0.312    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk_out1_clk_wiz_0
Waveform(ns):       { 0.000 21.053 }
Period(ns):         42.105
Sources:            { clk_wiz/inst/mmcm_adv_inst/CLKOUT0 }

Check Type        Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period        n/a     BUFG/I              n/a            2.155         42.105      39.950     BUFGCTRL_X0Y16   clk_wiz/inst/clkout1_buf/I
Min Period        n/a     MMCME2_ADV/CLKOUT0  n/a            1.249         42.105      40.856     MMCME2_ADV_X1Y2  clk_wiz/inst/mmcm_adv_inst/CLKOUT0
Min Period        n/a     FDRE/C              n/a            1.000         42.105      41.105     SLICE_X84Y144    dv_01/hc_reg[0]/C
Min Period        n/a     FDRE/C              n/a            1.000         42.105      41.105     SLICE_X85Y144    dv_01/hc_reg[1]/C
Min Period        n/a     FDRE/C              n/a            1.000         42.105      41.105     SLICE_X85Y144    dv_01/hc_reg[2]/C
Min Period        n/a     FDRE/C              n/a            1.000         42.105      41.105     SLICE_X85Y141    dv_01/hc_reg[3]/C
Min Period        n/a     FDRE/C              n/a            1.000         42.105      41.105     SLICE_X84Y141    dv_01/hc_reg[4]/C
Min Period        n/a     FDRE/C              n/a            1.000         42.105      41.105     SLICE_X84Y141    dv_01/hc_reg[5]/C
Min Period        n/a     FDRE/C              n/a            1.000         42.105      41.105     SLICE_X84Y141    dv_01/hc_reg[6]/C
Min Period        n/a     FDRE/C              n/a            1.000         42.105      41.105     SLICE_X85Y141    dv_01/hc_reg[7]/C
Max Period        n/a     MMCME2_ADV/CLKOUT0  n/a            213.360       42.105      171.255    MMCME2_ADV_X1Y2  clk_wiz/inst/mmcm_adv_inst/CLKOUT0
Low Pulse Width   Slow    FDRE/C              n/a            0.500         21.053      20.553     SLICE_X84Y144    dv_01/hc_reg[0]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         21.053      20.553     SLICE_X84Y144    dv_01/hc_reg[0]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         21.053      20.553     SLICE_X85Y144    dv_01/hc_reg[1]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         21.053      20.553     SLICE_X85Y144    dv_01/hc_reg[1]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         21.053      20.553     SLICE_X85Y144    dv_01/hc_reg[2]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         21.053      20.553     SLICE_X85Y144    dv_01/hc_reg[2]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         21.053      20.553     SLICE_X85Y141    dv_01/hc_reg[3]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         21.053      20.553     SLICE_X85Y141    dv_01/hc_reg[3]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         21.053      20.553     SLICE_X84Y141    dv_01/hc_reg[4]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         21.053      20.553     SLICE_X84Y141    dv_01/hc_reg[4]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         21.053      20.553     SLICE_X84Y144    dv_01/hc_reg[0]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         21.053      20.553     SLICE_X84Y144    dv_01/hc_reg[0]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         21.053      20.553     SLICE_X85Y144    dv_01/hc_reg[1]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         21.053      20.553     SLICE_X85Y144    dv_01/hc_reg[1]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         21.053      20.553     SLICE_X85Y144    dv_01/hc_reg[2]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         21.053      20.553     SLICE_X85Y144    dv_01/hc_reg[2]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         21.053      20.553     SLICE_X85Y141    dv_01/hc_reg[3]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         21.053      20.553     SLICE_X85Y141    dv_01/hc_reg[3]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         21.053      20.553     SLICE_X84Y141    dv_01/hc_reg[4]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         21.053      20.553     SLICE_X84Y141    dv_01/hc_reg[4]/C



---------------------------------------------------------------------------------------------------
From Clock:  clkfbout_clk_wiz_0
  To Clock:  clkfbout_clk_wiz_0

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack       47.845ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clkfbout_clk_wiz_0
Waveform(ns):       { 0.000 25.000 }
Period(ns):         50.000
Sources:            { clk_wiz/inst/mmcm_adv_inst/CLKFBOUT }

Check Type  Corner  Lib Pin              Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period  n/a     BUFG/I               n/a            2.155         50.000      47.845     BUFGCTRL_X0Y17   clk_wiz/inst/clkf_buf/I
Min Period  n/a     MMCME2_ADV/CLKFBOUT  n/a            1.249         50.000      48.751     MMCME2_ADV_X1Y2  clk_wiz/inst/mmcm_adv_inst/CLKFBOUT
Min Period  n/a     MMCME2_ADV/CLKFBIN   n/a            1.249         50.000      48.751     MMCME2_ADV_X1Y2  clk_wiz/inst/mmcm_adv_inst/CLKFBIN
Max Period  n/a     MMCME2_ADV/CLKFBIN   n/a            100.000       50.000      50.000     MMCME2_ADV_X1Y2  clk_wiz/inst/mmcm_adv_inst/CLKFBIN
Max Period  n/a     MMCME2_ADV/CLKFBOUT  n/a            213.360       50.000      163.360    MMCME2_ADV_X1Y2  clk_wiz/inst/mmcm_adv_inst/CLKFBOUT



---------------------------------------------------------------------------------------------------
From Clock:  sys_clk_pin
  To Clock:  sys_clk_pin

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        3.000ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         sys_clk_pin
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { CLK100MHZ }

Check Type        Corner  Lib Pin            Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period        n/a     MMCME2_ADV/CLKIN1  n/a            1.249         10.000      8.751      MMCME2_ADV_X1Y2  clk_wiz/inst/mmcm_adv_inst/CLKIN1
Max Period        n/a     MMCME2_ADV/CLKIN1  n/a            100.000       10.000      90.000     MMCME2_ADV_X1Y2  clk_wiz/inst/mmcm_adv_inst/CLKIN1
Low Pulse Width   Slow    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X1Y2  clk_wiz/inst/mmcm_adv_inst/CLKIN1
Low Pulse Width   Fast    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X1Y2  clk_wiz/inst/mmcm_adv_inst/CLKIN1
High Pulse Width  Slow    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X1Y2  clk_wiz/inst/mmcm_adv_inst/CLKIN1
High Pulse Width  Fast    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X1Y2  clk_wiz/inst/mmcm_adv_inst/CLKIN1



---------------------------------------------------------------------------------------------------
From Clock:  clk_out1_clk_wiz_0_1
  To Clock:  clk_out1_clk_wiz_0_1

Setup :            0  Failing Endpoints,  Worst Slack       37.346ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.214ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack       20.553ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             37.346ns  (required time - arrival time)
  Source:                 dv_01/vc_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@21.053ns period=42.105ns})
  Destination:            dv_01/vc_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@21.053ns period=42.105ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            42.105ns  (clk_out1_clk_wiz_0_1 rise@42.105ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        4.502ns  (logic 1.178ns (26.168%)  route 3.324ns (73.832%))
  Logic Levels:           4  (LUT2=1 LUT4=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.040ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.426ns = ( 40.679 - 42.105 ) 
    Source Clock Delay      (SCD):    -0.826ns
    Clock Pessimism Removal (CPR):    0.560ns
  Clock Uncertainty:      0.150ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.292ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    clk_wiz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    clk_wiz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  clk_wiz/inst/clkout1_buf/O
                         net (fo=20, routed)          1.714    -0.826    dv_01/clk_out1
    SLICE_X85Y143        FDRE                                         r  dv_01/vc_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X85Y143        FDRE (Prop_fdre_C_Q)         0.456    -0.370 f  dv_01/vc_reg[0]/Q
                         net (fo=14, routed)          0.653     0.283    dv_01/vc[0]
    SLICE_X86Y142        LUT2 (Prop_lut2_I1_O)        0.124     0.407 f  dv_01/vc[8]_i_6/O
                         net (fo=1, routed)           0.963     1.370    dv_01/vc[8]_i_6_n_0
    SLICE_X85Y142        LUT6 (Prop_lut6_I1_O)        0.124     1.494 f  dv_01/vc[8]_i_5/O
                         net (fo=2, routed)           0.889     2.383    dv_01/vc[8]_i_5_n_0
    SLICE_X84Y142        LUT4 (Prop_lut4_I0_O)        0.146     2.529 f  dv_01/vc[7]_i_3/O
                         net (fo=4, routed)           0.440     2.969    dv_01/vc[7]_i_3_n_0
    SLICE_X87Y142        LUT5 (Prop_lut5_I4_O)        0.328     3.297 r  dv_01/vc[5]_i_1/O
                         net (fo=1, routed)           0.379     3.676    dv_01/vc[5]_i_1_n_0
    SLICE_X87Y142        FDRE                                         r  dv_01/vc_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                     42.105    42.105 r  
    E3                                                0.000    42.105 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    42.105    clk_wiz/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    43.516 r  clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    44.678    clk_wiz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324    37.355 r  clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639    38.994    clk_wiz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    39.085 r  clk_wiz/inst/clkout1_buf/O
                         net (fo=20, routed)          1.595    40.679    dv_01/clk_out1
    SLICE_X87Y142        FDRE                                         r  dv_01/vc_reg[5]/C
                         clock pessimism              0.560    41.239    
                         clock uncertainty           -0.150    41.089    
    SLICE_X87Y142        FDRE (Setup_fdre_C_D)       -0.067    41.022    dv_01/vc_reg[5]
  -------------------------------------------------------------------
                         required time                         41.022    
                         arrival time                          -3.676    
  -------------------------------------------------------------------
                         slack                                 37.346    

Slack (MET) :             37.685ns  (required time - arrival time)
  Source:                 dv_01/vc_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@21.053ns period=42.105ns})
  Destination:            dv_01/vc_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@21.053ns period=42.105ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            42.105ns  (clk_out1_clk_wiz_0_1 rise@42.105ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        4.275ns  (logic 1.178ns (27.554%)  route 3.097ns (72.446%))
  Logic Levels:           4  (LUT2=1 LUT4=1 LUT6=2)
  Clock Path Skew:        -0.026ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.428ns = ( 40.677 - 42.105 ) 
    Source Clock Delay      (SCD):    -0.826ns
    Clock Pessimism Removal (CPR):    0.576ns
  Clock Uncertainty:      0.150ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.292ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    clk_wiz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    clk_wiz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  clk_wiz/inst/clkout1_buf/O
                         net (fo=20, routed)          1.714    -0.826    dv_01/clk_out1
    SLICE_X85Y143        FDRE                                         r  dv_01/vc_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X85Y143        FDRE (Prop_fdre_C_Q)         0.456    -0.370 f  dv_01/vc_reg[0]/Q
                         net (fo=14, routed)          0.653     0.283    dv_01/vc[0]
    SLICE_X86Y142        LUT2 (Prop_lut2_I1_O)        0.124     0.407 f  dv_01/vc[8]_i_6/O
                         net (fo=1, routed)           0.963     1.370    dv_01/vc[8]_i_6_n_0
    SLICE_X85Y142        LUT6 (Prop_lut6_I1_O)        0.124     1.494 f  dv_01/vc[8]_i_5/O
                         net (fo=2, routed)           0.889     2.383    dv_01/vc[8]_i_5_n_0
    SLICE_X84Y142        LUT4 (Prop_lut4_I0_O)        0.146     2.529 f  dv_01/vc[7]_i_3/O
                         net (fo=4, routed)           0.592     3.121    dv_01/vc[7]_i_3_n_0
    SLICE_X83Y142        LUT6 (Prop_lut6_I5_O)        0.328     3.449 r  dv_01/vc[4]_i_1/O
                         net (fo=1, routed)           0.000     3.449    dv_01/vc[4]_i_1_n_0
    SLICE_X83Y142        FDRE                                         r  dv_01/vc_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                     42.105    42.105 r  
    E3                                                0.000    42.105 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    42.105    clk_wiz/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    43.516 r  clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    44.678    clk_wiz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324    37.355 r  clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639    38.994    clk_wiz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    39.085 r  clk_wiz/inst/clkout1_buf/O
                         net (fo=20, routed)          1.593    40.677    dv_01/clk_out1
    SLICE_X83Y142        FDRE                                         r  dv_01/vc_reg[4]/C
                         clock pessimism              0.576    41.253    
                         clock uncertainty           -0.150    41.103    
    SLICE_X83Y142        FDRE (Setup_fdre_C_D)        0.031    41.134    dv_01/vc_reg[4]
  -------------------------------------------------------------------
                         required time                         41.134    
                         arrival time                          -3.449    
  -------------------------------------------------------------------
                         slack                                 37.685    

Slack (MET) :             37.828ns  (required time - arrival time)
  Source:                 dv_01/hc_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@21.053ns period=42.105ns})
  Destination:            dv_01/hc_reg[8]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@21.053ns period=42.105ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            42.105ns  (clk_out1_clk_wiz_0_1 rise@42.105ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        4.134ns  (logic 1.294ns (31.302%)  route 2.840ns (68.698%))
  Logic Levels:           3  (LUT4=2 LUT5=1)
  Clock Path Skew:        -0.024ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.427ns = ( 40.678 - 42.105 ) 
    Source Clock Delay      (SCD):    -0.827ns
    Clock Pessimism Removal (CPR):    0.576ns
  Clock Uncertainty:      0.150ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.292ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    clk_wiz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    clk_wiz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  clk_wiz/inst/clkout1_buf/O
                         net (fo=20, routed)          1.713    -0.827    dv_01/clk_out1
    SLICE_X85Y141        FDRE                                         r  dv_01/hc_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X85Y141        FDRE (Prop_fdre_C_Q)         0.456    -0.371 f  dv_01/hc_reg[3]/Q
                         net (fo=9, routed)           1.404     1.033    dv_01/hc[3]
    SLICE_X84Y141        LUT5 (Prop_lut5_I3_O)        0.150     1.183 r  dv_01/hc[7]_i_2/O
                         net (fo=4, routed)           0.885     2.068    dv_01/hc[7]_i_2_n_0
    SLICE_X85Y141        LUT4 (Prop_lut4_I1_O)        0.356     2.424 r  dv_01/hc[9]_i_2/O
                         net (fo=2, routed)           0.551     2.975    dv_01/hc[9]_i_2_n_0
    SLICE_X85Y144        LUT4 (Prop_lut4_I2_O)        0.332     3.307 r  dv_01/hc[8]_i_1/O
                         net (fo=1, routed)           0.000     3.307    dv_01/hc_next[8]
    SLICE_X85Y144        FDRE                                         r  dv_01/hc_reg[8]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                     42.105    42.105 r  
    E3                                                0.000    42.105 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    42.105    clk_wiz/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    43.516 r  clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    44.678    clk_wiz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324    37.355 r  clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639    38.994    clk_wiz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    39.085 r  clk_wiz/inst/clkout1_buf/O
                         net (fo=20, routed)          1.594    40.678    dv_01/clk_out1
    SLICE_X85Y144        FDRE                                         r  dv_01/hc_reg[8]/C
                         clock pessimism              0.576    41.254    
                         clock uncertainty           -0.150    41.104    
    SLICE_X85Y144        FDRE (Setup_fdre_C_D)        0.031    41.135    dv_01/hc_reg[8]
  -------------------------------------------------------------------
                         required time                         41.135    
                         arrival time                          -3.307    
  -------------------------------------------------------------------
                         slack                                 37.828    

Slack (MET) :             37.876ns  (required time - arrival time)
  Source:                 dv_01/hc_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@21.053ns period=42.105ns})
  Destination:            dv_01/hc_reg[9]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@21.053ns period=42.105ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            42.105ns  (clk_out1_clk_wiz_0_1 rise@42.105ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        4.130ns  (logic 1.290ns (31.235%)  route 2.840ns (68.765%))
  Logic Levels:           3  (LUT4=2 LUT5=1)
  Clock Path Skew:        -0.024ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.427ns = ( 40.678 - 42.105 ) 
    Source Clock Delay      (SCD):    -0.827ns
    Clock Pessimism Removal (CPR):    0.576ns
  Clock Uncertainty:      0.150ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.292ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    clk_wiz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    clk_wiz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  clk_wiz/inst/clkout1_buf/O
                         net (fo=20, routed)          1.713    -0.827    dv_01/clk_out1
    SLICE_X85Y141        FDRE                                         r  dv_01/hc_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X85Y141        FDRE (Prop_fdre_C_Q)         0.456    -0.371 f  dv_01/hc_reg[3]/Q
                         net (fo=9, routed)           1.404     1.033    dv_01/hc[3]
    SLICE_X84Y141        LUT5 (Prop_lut5_I3_O)        0.150     1.183 r  dv_01/hc[7]_i_2/O
                         net (fo=4, routed)           0.885     2.068    dv_01/hc[7]_i_2_n_0
    SLICE_X85Y141        LUT4 (Prop_lut4_I1_O)        0.356     2.424 r  dv_01/hc[9]_i_2/O
                         net (fo=2, routed)           0.551     2.975    dv_01/hc[9]_i_2_n_0
    SLICE_X85Y144        LUT4 (Prop_lut4_I1_O)        0.328     3.303 r  dv_01/hc[9]_i_1/O
                         net (fo=1, routed)           0.000     3.303    dv_01/hc_next[9]
    SLICE_X85Y144        FDRE                                         r  dv_01/hc_reg[9]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                     42.105    42.105 r  
    E3                                                0.000    42.105 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    42.105    clk_wiz/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    43.516 r  clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    44.678    clk_wiz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324    37.355 r  clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639    38.994    clk_wiz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    39.085 r  clk_wiz/inst/clkout1_buf/O
                         net (fo=20, routed)          1.594    40.678    dv_01/clk_out1
    SLICE_X85Y144        FDRE                                         r  dv_01/hc_reg[9]/C
                         clock pessimism              0.576    41.254    
                         clock uncertainty           -0.150    41.104    
    SLICE_X85Y144        FDRE (Setup_fdre_C_D)        0.075    41.179    dv_01/hc_reg[9]
  -------------------------------------------------------------------
                         required time                         41.179    
                         arrival time                          -3.303    
  -------------------------------------------------------------------
                         slack                                 37.876    

Slack (MET) :             37.939ns  (required time - arrival time)
  Source:                 dv_01/vc_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@21.053ns period=42.105ns})
  Destination:            dv_01/vc_reg[6]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@21.053ns period=42.105ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            42.105ns  (clk_out1_clk_wiz_0_1 rise@42.105ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        4.007ns  (logic 1.178ns (29.401%)  route 2.829ns (70.599%))
  Logic Levels:           4  (LUT2=1 LUT4=1 LUT6=2)
  Clock Path Skew:        -0.040ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.426ns = ( 40.679 - 42.105 ) 
    Source Clock Delay      (SCD):    -0.826ns
    Clock Pessimism Removal (CPR):    0.560ns
  Clock Uncertainty:      0.150ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.292ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    clk_wiz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    clk_wiz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  clk_wiz/inst/clkout1_buf/O
                         net (fo=20, routed)          1.714    -0.826    dv_01/clk_out1
    SLICE_X85Y143        FDRE                                         r  dv_01/vc_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X85Y143        FDRE (Prop_fdre_C_Q)         0.456    -0.370 f  dv_01/vc_reg[0]/Q
                         net (fo=14, routed)          0.653     0.283    dv_01/vc[0]
    SLICE_X86Y142        LUT2 (Prop_lut2_I1_O)        0.124     0.407 f  dv_01/vc[8]_i_6/O
                         net (fo=1, routed)           0.963     1.370    dv_01/vc[8]_i_6_n_0
    SLICE_X85Y142        LUT6 (Prop_lut6_I1_O)        0.124     1.494 f  dv_01/vc[8]_i_5/O
                         net (fo=2, routed)           0.889     2.383    dv_01/vc[8]_i_5_n_0
    SLICE_X84Y142        LUT4 (Prop_lut4_I0_O)        0.146     2.529 f  dv_01/vc[7]_i_3/O
                         net (fo=4, routed)           0.324     2.853    dv_01/vc[7]_i_3_n_0
    SLICE_X87Y142        LUT6 (Prop_lut6_I0_O)        0.328     3.181 r  dv_01/vc[6]_i_1/O
                         net (fo=1, routed)           0.000     3.181    dv_01/vc[6]_i_1_n_0
    SLICE_X87Y142        FDRE                                         r  dv_01/vc_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                     42.105    42.105 r  
    E3                                                0.000    42.105 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    42.105    clk_wiz/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    43.516 r  clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    44.678    clk_wiz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324    37.355 r  clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639    38.994    clk_wiz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    39.085 r  clk_wiz/inst/clkout1_buf/O
                         net (fo=20, routed)          1.595    40.679    dv_01/clk_out1
    SLICE_X87Y142        FDRE                                         r  dv_01/vc_reg[6]/C
                         clock pessimism              0.560    41.239    
                         clock uncertainty           -0.150    41.089    
    SLICE_X87Y142        FDRE (Setup_fdre_C_D)        0.031    41.120    dv_01/vc_reg[6]
  -------------------------------------------------------------------
                         required time                         41.120    
                         arrival time                          -3.181    
  -------------------------------------------------------------------
                         slack                                 37.939    

Slack (MET) :             37.967ns  (required time - arrival time)
  Source:                 dv_01/vc_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@21.053ns period=42.105ns})
  Destination:            dv_01/vc_reg[7]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@21.053ns period=42.105ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            42.105ns  (clk_out1_clk_wiz_0_1 rise@42.105ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        3.993ns  (logic 1.178ns (29.500%)  route 2.815ns (70.500%))
  Logic Levels:           4  (LUT2=1 LUT4=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.026ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.428ns = ( 40.677 - 42.105 ) 
    Source Clock Delay      (SCD):    -0.826ns
    Clock Pessimism Removal (CPR):    0.576ns
  Clock Uncertainty:      0.150ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.292ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    clk_wiz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    clk_wiz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  clk_wiz/inst/clkout1_buf/O
                         net (fo=20, routed)          1.714    -0.826    dv_01/clk_out1
    SLICE_X85Y143        FDRE                                         r  dv_01/vc_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X85Y143        FDRE (Prop_fdre_C_Q)         0.456    -0.370 f  dv_01/vc_reg[0]/Q
                         net (fo=14, routed)          0.653     0.283    dv_01/vc[0]
    SLICE_X86Y142        LUT2 (Prop_lut2_I1_O)        0.124     0.407 f  dv_01/vc[8]_i_6/O
                         net (fo=1, routed)           0.963     1.370    dv_01/vc[8]_i_6_n_0
    SLICE_X85Y142        LUT6 (Prop_lut6_I1_O)        0.124     1.494 f  dv_01/vc[8]_i_5/O
                         net (fo=2, routed)           0.889     2.383    dv_01/vc[8]_i_5_n_0
    SLICE_X84Y142        LUT4 (Prop_lut4_I0_O)        0.146     2.529 f  dv_01/vc[7]_i_3/O
                         net (fo=4, routed)           0.310     2.839    dv_01/vc[7]_i_3_n_0
    SLICE_X83Y142        LUT5 (Prop_lut5_I3_O)        0.328     3.167 r  dv_01/vc[7]_i_1/O
                         net (fo=1, routed)           0.000     3.167    dv_01/vc[7]_i_1_n_0
    SLICE_X83Y142        FDRE                                         r  dv_01/vc_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                     42.105    42.105 r  
    E3                                                0.000    42.105 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    42.105    clk_wiz/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    43.516 r  clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    44.678    clk_wiz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324    37.355 r  clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639    38.994    clk_wiz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    39.085 r  clk_wiz/inst/clkout1_buf/O
                         net (fo=20, routed)          1.593    40.677    dv_01/clk_out1
    SLICE_X83Y142        FDRE                                         r  dv_01/vc_reg[7]/C
                         clock pessimism              0.576    41.253    
                         clock uncertainty           -0.150    41.103    
    SLICE_X83Y142        FDRE (Setup_fdre_C_D)        0.031    41.134    dv_01/vc_reg[7]
  -------------------------------------------------------------------
                         required time                         41.134    
                         arrival time                          -3.167    
  -------------------------------------------------------------------
                         slack                                 37.967    

Slack (MET) :             38.427ns  (required time - arrival time)
  Source:                 dv_01/hc_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@21.053ns period=42.105ns})
  Destination:            dv_01/vc_reg[5]/CE
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@21.053ns period=42.105ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            42.105ns  (clk_out1_clk_wiz_0_1 rise@42.105ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        3.283ns  (logic 0.996ns (30.338%)  route 2.287ns (69.662%))
  Logic Levels:           2  (LUT4=1 LUT6=1)
  Clock Path Skew:        -0.040ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.426ns = ( 40.679 - 42.105 ) 
    Source Clock Delay      (SCD):    -0.826ns
    Clock Pessimism Removal (CPR):    0.560ns
  Clock Uncertainty:      0.150ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.292ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    clk_wiz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    clk_wiz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  clk_wiz/inst/clkout1_buf/O
                         net (fo=20, routed)          1.714    -0.826    dv_01/clk_out1
    SLICE_X84Y144        FDRE                                         r  dv_01/hc_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X84Y144        FDRE (Prop_fdre_C_Q)         0.518    -0.308 f  dv_01/hc_reg[0]/Q
                         net (fo=14, routed)          1.022     0.714    dv_01/hc[0]
    SLICE_X85Y141        LUT4 (Prop_lut4_I1_O)        0.152     0.866 f  dv_01/vc[9]_i_4/O
                         net (fo=1, routed)           0.436     1.302    dv_01/vc[9]_i_4_n_0
    SLICE_X85Y141        LUT6 (Prop_lut6_I5_O)        0.326     1.628 r  dv_01/vc[9]_i_1/O
                         net (fo=10, routed)          0.829     2.457    dv_01/vc_next
    SLICE_X87Y142        FDRE                                         r  dv_01/vc_reg[5]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                     42.105    42.105 r  
    E3                                                0.000    42.105 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    42.105    clk_wiz/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    43.516 r  clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    44.678    clk_wiz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324    37.355 r  clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639    38.994    clk_wiz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    39.085 r  clk_wiz/inst/clkout1_buf/O
                         net (fo=20, routed)          1.595    40.679    dv_01/clk_out1
    SLICE_X87Y142        FDRE                                         r  dv_01/vc_reg[5]/C
                         clock pessimism              0.560    41.239    
                         clock uncertainty           -0.150    41.089    
    SLICE_X87Y142        FDRE (Setup_fdre_C_CE)      -0.205    40.884    dv_01/vc_reg[5]
  -------------------------------------------------------------------
                         required time                         40.884    
                         arrival time                          -2.457    
  -------------------------------------------------------------------
                         slack                                 38.427    

Slack (MET) :             38.427ns  (required time - arrival time)
  Source:                 dv_01/hc_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@21.053ns period=42.105ns})
  Destination:            dv_01/vc_reg[6]/CE
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@21.053ns period=42.105ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            42.105ns  (clk_out1_clk_wiz_0_1 rise@42.105ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        3.283ns  (logic 0.996ns (30.338%)  route 2.287ns (69.662%))
  Logic Levels:           2  (LUT4=1 LUT6=1)
  Clock Path Skew:        -0.040ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.426ns = ( 40.679 - 42.105 ) 
    Source Clock Delay      (SCD):    -0.826ns
    Clock Pessimism Removal (CPR):    0.560ns
  Clock Uncertainty:      0.150ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.292ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    clk_wiz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    clk_wiz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  clk_wiz/inst/clkout1_buf/O
                         net (fo=20, routed)          1.714    -0.826    dv_01/clk_out1
    SLICE_X84Y144        FDRE                                         r  dv_01/hc_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X84Y144        FDRE (Prop_fdre_C_Q)         0.518    -0.308 f  dv_01/hc_reg[0]/Q
                         net (fo=14, routed)          1.022     0.714    dv_01/hc[0]
    SLICE_X85Y141        LUT4 (Prop_lut4_I1_O)        0.152     0.866 f  dv_01/vc[9]_i_4/O
                         net (fo=1, routed)           0.436     1.302    dv_01/vc[9]_i_4_n_0
    SLICE_X85Y141        LUT6 (Prop_lut6_I5_O)        0.326     1.628 r  dv_01/vc[9]_i_1/O
                         net (fo=10, routed)          0.829     2.457    dv_01/vc_next
    SLICE_X87Y142        FDRE                                         r  dv_01/vc_reg[6]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                     42.105    42.105 r  
    E3                                                0.000    42.105 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    42.105    clk_wiz/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    43.516 r  clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    44.678    clk_wiz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324    37.355 r  clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639    38.994    clk_wiz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    39.085 r  clk_wiz/inst/clkout1_buf/O
                         net (fo=20, routed)          1.595    40.679    dv_01/clk_out1
    SLICE_X87Y142        FDRE                                         r  dv_01/vc_reg[6]/C
                         clock pessimism              0.560    41.239    
                         clock uncertainty           -0.150    41.089    
    SLICE_X87Y142        FDRE (Setup_fdre_C_CE)      -0.205    40.884    dv_01/vc_reg[6]
  -------------------------------------------------------------------
                         required time                         40.884    
                         arrival time                          -2.457    
  -------------------------------------------------------------------
                         slack                                 38.427    

Slack (MET) :             38.490ns  (required time - arrival time)
  Source:                 dv_01/vc_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@21.053ns period=42.105ns})
  Destination:            dv_01/vc_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@21.053ns period=42.105ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            42.105ns  (clk_out1_clk_wiz_0_1 rise@42.105ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        3.166ns  (logic 0.730ns (23.055%)  route 2.436ns (76.945%))
  Logic Levels:           2  (LUT5=1 LUT6=1)
  Clock Path Skew:        -0.043ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.428ns = ( 40.677 - 42.105 ) 
    Source Clock Delay      (SCD):    -0.825ns
    Clock Pessimism Removal (CPR):    0.560ns
  Clock Uncertainty:      0.150ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.292ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    clk_wiz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    clk_wiz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  clk_wiz/inst/clkout1_buf/O
                         net (fo=20, routed)          1.715    -0.825    dv_01/clk_out1
    SLICE_X87Y142        FDRE                                         r  dv_01/vc_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X87Y142        FDRE (Prop_fdre_C_Q)         0.456    -0.369 f  dv_01/vc_reg[6]/Q
                         net (fo=14, routed)          1.354     0.985    dv_01/vc[6]
    SLICE_X82Y142        LUT6 (Prop_lut6_I5_O)        0.124     1.109 r  dv_01/vc[2]_i_3/O
                         net (fo=1, routed)           0.746     1.855    dv_01/vc[2]_i_3_n_0
    SLICE_X84Y142        LUT5 (Prop_lut5_I1_O)        0.150     2.005 r  dv_01/vc[2]_i_1/O
                         net (fo=1, routed)           0.336     2.341    dv_01/vc[2]_i_1_n_0
    SLICE_X84Y142        FDRE                                         r  dv_01/vc_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                     42.105    42.105 r  
    E3                                                0.000    42.105 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    42.105    clk_wiz/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    43.516 r  clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    44.678    clk_wiz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324    37.355 r  clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639    38.994    clk_wiz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    39.085 r  clk_wiz/inst/clkout1_buf/O
                         net (fo=20, routed)          1.593    40.677    dv_01/clk_out1
    SLICE_X84Y142        FDRE                                         r  dv_01/vc_reg[2]/C
                         clock pessimism              0.560    41.237    
                         clock uncertainty           -0.150    41.087    
    SLICE_X84Y142        FDRE (Setup_fdre_C_D)       -0.255    40.832    dv_01/vc_reg[2]
  -------------------------------------------------------------------
                         required time                         40.832    
                         arrival time                          -2.341    
  -------------------------------------------------------------------
                         slack                                 38.490    

Slack (MET) :             38.500ns  (required time - arrival time)
  Source:                 dv_01/hc_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@21.053ns period=42.105ns})
  Destination:            dv_01/vc_reg[0]/CE
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@21.053ns period=42.105ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            42.105ns  (clk_out1_clk_wiz_0_1 rise@42.105ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        3.224ns  (logic 0.996ns (30.889%)  route 2.228ns (69.111%))
  Logic Levels:           2  (LUT4=1 LUT6=1)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.427ns = ( 40.678 - 42.105 ) 
    Source Clock Delay      (SCD):    -0.826ns
    Clock Pessimism Removal (CPR):    0.576ns
  Clock Uncertainty:      0.150ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.292ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    clk_wiz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    clk_wiz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  clk_wiz/inst/clkout1_buf/O
                         net (fo=20, routed)          1.714    -0.826    dv_01/clk_out1
    SLICE_X84Y144        FDRE                                         r  dv_01/hc_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X84Y144        FDRE (Prop_fdre_C_Q)         0.518    -0.308 f  dv_01/hc_reg[0]/Q
                         net (fo=14, routed)          1.022     0.714    dv_01/hc[0]
    SLICE_X85Y141        LUT4 (Prop_lut4_I1_O)        0.152     0.866 f  dv_01/vc[9]_i_4/O
                         net (fo=1, routed)           0.436     1.302    dv_01/vc[9]_i_4_n_0
    SLICE_X85Y141        LUT6 (Prop_lut6_I5_O)        0.326     1.628 r  dv_01/vc[9]_i_1/O
                         net (fo=10, routed)          0.770     2.398    dv_01/vc_next
    SLICE_X85Y143        FDRE                                         r  dv_01/vc_reg[0]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                     42.105    42.105 r  
    E3                                                0.000    42.105 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    42.105    clk_wiz/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    43.516 r  clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    44.678    clk_wiz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324    37.355 r  clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639    38.994    clk_wiz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    39.085 r  clk_wiz/inst/clkout1_buf/O
                         net (fo=20, routed)          1.594    40.678    dv_01/clk_out1
    SLICE_X85Y143        FDRE                                         r  dv_01/vc_reg[0]/C
                         clock pessimism              0.576    41.254    
                         clock uncertainty           -0.150    41.104    
    SLICE_X85Y143        FDRE (Setup_fdre_C_CE)      -0.205    40.899    dv_01/vc_reg[0]
  -------------------------------------------------------------------
                         required time                         40.899    
                         arrival time                          -2.398    
  -------------------------------------------------------------------
                         slack                                 38.500    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.214ns  (arrival time - required time)
  Source:                 dv_01/hc_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@21.053ns period=42.105ns})
  Destination:            dv_01/hc_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@21.053ns period=42.105ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0_1 rise@0.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.348ns  (logic 0.186ns (53.396%)  route 0.162ns (46.604%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.802ns
    Source Clock Delay      (SCD):    -0.565ns
    Clock Pessimism Removal (CPR):    -0.250ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clk_wiz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    clk_wiz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clk_wiz/inst/clkout1_buf/O
                         net (fo=20, routed)          0.599    -0.565    dv_01/clk_out1
    SLICE_X85Y141        FDRE                                         r  dv_01/hc_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X85Y141        FDRE (Prop_fdre_C_Q)         0.141    -0.424 r  dv_01/hc_reg[7]/Q
                         net (fo=11, routed)          0.162    -0.262    dv_01/hc[7]
    SLICE_X84Y141        LUT6 (Prop_lut6_I5_O)        0.045    -0.217 r  dv_01/hc[5]_i_1/O
                         net (fo=1, routed)           0.000    -0.217    dv_01/hc_next[5]
    SLICE_X84Y141        FDRE                                         r  dv_01/hc_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clk_wiz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    clk_wiz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clk_wiz/inst/clkout1_buf/O
                         net (fo=20, routed)          0.871    -0.802    dv_01/clk_out1
    SLICE_X84Y141        FDRE                                         r  dv_01/hc_reg[5]/C
                         clock pessimism              0.250    -0.552    
    SLICE_X84Y141        FDRE (Hold_fdre_C_D)         0.121    -0.431    dv_01/hc_reg[5]
  -------------------------------------------------------------------
                         required time                          0.431    
                         arrival time                          -0.217    
  -------------------------------------------------------------------
                         slack                                  0.214    

Slack (MET) :             0.221ns  (arrival time - required time)
  Source:                 dv_01/hc_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@21.053ns period=42.105ns})
  Destination:            dv_01/hc_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@21.053ns period=42.105ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0_1 rise@0.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.326ns  (logic 0.209ns (64.023%)  route 0.117ns (35.977%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.801ns
    Source Clock Delay      (SCD):    -0.564ns
    Clock Pessimism Removal (CPR):    -0.250ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clk_wiz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    clk_wiz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clk_wiz/inst/clkout1_buf/O
                         net (fo=20, routed)          0.600    -0.564    dv_01/clk_out1
    SLICE_X84Y144        FDRE                                         r  dv_01/hc_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X84Y144        FDRE (Prop_fdre_C_Q)         0.164    -0.400 r  dv_01/hc_reg[0]/Q
                         net (fo=14, routed)          0.117    -0.283    dv_01/hc[0]
    SLICE_X85Y144        LUT3 (Prop_lut3_I0_O)        0.045    -0.238 r  dv_01/hc[2]_i_1/O
                         net (fo=1, routed)           0.000    -0.238    dv_01/hc_next[2]
    SLICE_X85Y144        FDRE                                         r  dv_01/hc_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clk_wiz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    clk_wiz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clk_wiz/inst/clkout1_buf/O
                         net (fo=20, routed)          0.871    -0.801    dv_01/clk_out1
    SLICE_X85Y144        FDRE                                         r  dv_01/hc_reg[2]/C
                         clock pessimism              0.250    -0.551    
    SLICE_X85Y144        FDRE (Hold_fdre_C_D)         0.092    -0.459    dv_01/hc_reg[2]
  -------------------------------------------------------------------
                         required time                          0.459    
                         arrival time                          -0.238    
  -------------------------------------------------------------------
                         slack                                  0.221    

Slack (MET) :             0.221ns  (arrival time - required time)
  Source:                 dv_01/hc_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@21.053ns period=42.105ns})
  Destination:            dv_01/hc_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@21.053ns period=42.105ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0_1 rise@0.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.325ns  (logic 0.209ns (64.219%)  route 0.116ns (35.781%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.801ns
    Source Clock Delay      (SCD):    -0.564ns
    Clock Pessimism Removal (CPR):    -0.250ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clk_wiz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    clk_wiz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clk_wiz/inst/clkout1_buf/O
                         net (fo=20, routed)          0.600    -0.564    dv_01/clk_out1
    SLICE_X84Y144        FDRE                                         r  dv_01/hc_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X84Y144        FDRE (Prop_fdre_C_Q)         0.164    -0.400 r  dv_01/hc_reg[0]/Q
                         net (fo=14, routed)          0.116    -0.284    dv_01/hc[0]
    SLICE_X85Y144        LUT2 (Prop_lut2_I0_O)        0.045    -0.239 r  dv_01/hc[1]_i_1/O
                         net (fo=2, routed)           0.000    -0.239    dv_01/hc_next[1]
    SLICE_X85Y144        FDRE                                         r  dv_01/hc_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clk_wiz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    clk_wiz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clk_wiz/inst/clkout1_buf/O
                         net (fo=20, routed)          0.871    -0.801    dv_01/clk_out1
    SLICE_X85Y144        FDRE                                         r  dv_01/hc_reg[1]/C
                         clock pessimism              0.250    -0.551    
    SLICE_X85Y144        FDRE (Hold_fdre_C_D)         0.091    -0.460    dv_01/hc_reg[1]
  -------------------------------------------------------------------
                         required time                          0.460    
                         arrival time                          -0.239    
  -------------------------------------------------------------------
                         slack                                  0.221    

Slack (MET) :             0.263ns  (arrival time - required time)
  Source:                 dv_01/hc_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@21.053ns period=42.105ns})
  Destination:            dv_01/hc_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@21.053ns period=42.105ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0_1 rise@0.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.354ns  (logic 0.186ns (52.498%)  route 0.168ns (47.502%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.802ns
    Source Clock Delay      (SCD):    -0.565ns
    Clock Pessimism Removal (CPR):    -0.237ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clk_wiz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    clk_wiz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clk_wiz/inst/clkout1_buf/O
                         net (fo=20, routed)          0.599    -0.565    dv_01/clk_out1
    SLICE_X85Y141        FDRE                                         r  dv_01/hc_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X85Y141        FDRE (Prop_fdre_C_Q)         0.141    -0.424 r  dv_01/hc_reg[3]/Q
                         net (fo=9, routed)           0.168    -0.256    dv_01/hc[3]
    SLICE_X85Y141        LUT4 (Prop_lut4_I3_O)        0.045    -0.211 r  dv_01/hc[3]_i_1/O
                         net (fo=1, routed)           0.000    -0.211    dv_01/hc_next[3]
    SLICE_X85Y141        FDRE                                         r  dv_01/hc_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clk_wiz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    clk_wiz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clk_wiz/inst/clkout1_buf/O
                         net (fo=20, routed)          0.871    -0.802    dv_01/clk_out1
    SLICE_X85Y141        FDRE                                         r  dv_01/hc_reg[3]/C
                         clock pessimism              0.237    -0.565    
    SLICE_X85Y141        FDRE (Hold_fdre_C_D)         0.091    -0.474    dv_01/hc_reg[3]
  -------------------------------------------------------------------
                         required time                          0.474    
                         arrival time                          -0.211    
  -------------------------------------------------------------------
                         slack                                  0.263    

Slack (MET) :             0.272ns  (arrival time - required time)
  Source:                 dv_01/vc_reg[9]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@21.053ns period=42.105ns})
  Destination:            dv_01/vc_reg[9]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@21.053ns period=42.105ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0_1 rise@0.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.364ns  (logic 0.186ns (51.163%)  route 0.178ns (48.837%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.802ns
    Source Clock Delay      (SCD):    -0.565ns
    Clock Pessimism Removal (CPR):    -0.237ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clk_wiz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    clk_wiz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clk_wiz/inst/clkout1_buf/O
                         net (fo=20, routed)          0.599    -0.565    dv_01/clk_out1
    SLICE_X85Y142        FDRE                                         r  dv_01/vc_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X85Y142        FDRE (Prop_fdre_C_Q)         0.141    -0.424 r  dv_01/vc_reg[9]/Q
                         net (fo=5, routed)           0.178    -0.247    dv_01/vc[9]
    SLICE_X85Y142        LUT6 (Prop_lut6_I0_O)        0.045    -0.202 r  dv_01/vc[9]_i_2/O
                         net (fo=1, routed)           0.000    -0.202    dv_01/vc[9]_i_2_n_0
    SLICE_X85Y142        FDRE                                         r  dv_01/vc_reg[9]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clk_wiz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    clk_wiz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clk_wiz/inst/clkout1_buf/O
                         net (fo=20, routed)          0.871    -0.802    dv_01/clk_out1
    SLICE_X85Y142        FDRE                                         r  dv_01/vc_reg[9]/C
                         clock pessimism              0.237    -0.565    
    SLICE_X85Y142        FDRE (Hold_fdre_C_D)         0.092    -0.473    dv_01/vc_reg[9]
  -------------------------------------------------------------------
                         required time                          0.473    
                         arrival time                          -0.202    
  -------------------------------------------------------------------
                         slack                                  0.272    

Slack (MET) :             0.275ns  (arrival time - required time)
  Source:                 dv_01/hc_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@21.053ns period=42.105ns})
  Destination:            dv_01/hc_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@21.053ns period=42.105ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0_1 rise@0.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.395ns  (logic 0.209ns (52.866%)  route 0.186ns (47.134%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.802ns
    Source Clock Delay      (SCD):    -0.565ns
    Clock Pessimism Removal (CPR):    -0.237ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clk_wiz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    clk_wiz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clk_wiz/inst/clkout1_buf/O
                         net (fo=20, routed)          0.599    -0.565    dv_01/clk_out1
    SLICE_X84Y141        FDRE                                         r  dv_01/hc_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X84Y141        FDRE (Prop_fdre_C_Q)         0.164    -0.401 r  dv_01/hc_reg[4]/Q
                         net (fo=12, routed)          0.186    -0.215    dv_01/hc[4]
    SLICE_X84Y141        LUT5 (Prop_lut5_I0_O)        0.045    -0.170 r  dv_01/hc[4]_i_1/O
                         net (fo=1, routed)           0.000    -0.170    dv_01/hc_next[4]
    SLICE_X84Y141        FDRE                                         r  dv_01/hc_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clk_wiz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    clk_wiz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clk_wiz/inst/clkout1_buf/O
                         net (fo=20, routed)          0.871    -0.802    dv_01/clk_out1
    SLICE_X84Y141        FDRE                                         r  dv_01/hc_reg[4]/C
                         clock pessimism              0.237    -0.565    
    SLICE_X84Y141        FDRE (Hold_fdre_C_D)         0.120    -0.445    dv_01/hc_reg[4]
  -------------------------------------------------------------------
                         required time                          0.445    
                         arrival time                          -0.170    
  -------------------------------------------------------------------
                         slack                                  0.275    

Slack (MET) :             0.282ns  (arrival time - required time)
  Source:                 dv_01/vc_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@21.053ns period=42.105ns})
  Destination:            dv_01/vc_reg[7]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@21.053ns period=42.105ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0_1 rise@0.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.374ns  (logic 0.186ns (49.706%)  route 0.188ns (50.294%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.802ns
    Source Clock Delay      (SCD):    -0.565ns
    Clock Pessimism Removal (CPR):    -0.237ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clk_wiz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    clk_wiz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clk_wiz/inst/clkout1_buf/O
                         net (fo=20, routed)          0.599    -0.565    dv_01/clk_out1
    SLICE_X83Y142        FDRE                                         r  dv_01/vc_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X83Y142        FDRE (Prop_fdre_C_Q)         0.141    -0.424 r  dv_01/vc_reg[7]/Q
                         net (fo=13, routed)          0.188    -0.236    dv_01/vc[7]
    SLICE_X83Y142        LUT5 (Prop_lut5_I2_O)        0.045    -0.191 r  dv_01/vc[7]_i_1/O
                         net (fo=1, routed)           0.000    -0.191    dv_01/vc[7]_i_1_n_0
    SLICE_X83Y142        FDRE                                         r  dv_01/vc_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clk_wiz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    clk_wiz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clk_wiz/inst/clkout1_buf/O
                         net (fo=20, routed)          0.871    -0.802    dv_01/clk_out1
    SLICE_X83Y142        FDRE                                         r  dv_01/vc_reg[7]/C
                         clock pessimism              0.237    -0.565    
    SLICE_X83Y142        FDRE (Hold_fdre_C_D)         0.092    -0.473    dv_01/vc_reg[7]
  -------------------------------------------------------------------
                         required time                          0.473    
                         arrival time                          -0.191    
  -------------------------------------------------------------------
                         slack                                  0.282    

Slack (MET) :             0.284ns  (arrival time - required time)
  Source:                 dv_01/hc_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@21.053ns period=42.105ns})
  Destination:            dv_01/hc_reg[7]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@21.053ns period=42.105ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0_1 rise@0.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.389ns  (logic 0.209ns (53.680%)  route 0.180ns (46.320%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.802ns
    Source Clock Delay      (SCD):    -0.565ns
    Clock Pessimism Removal (CPR):    -0.250ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clk_wiz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    clk_wiz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clk_wiz/inst/clkout1_buf/O
                         net (fo=20, routed)          0.599    -0.565    dv_01/clk_out1
    SLICE_X84Y141        FDRE                                         r  dv_01/hc_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X84Y141        FDRE (Prop_fdre_C_Q)         0.164    -0.401 r  dv_01/hc_reg[5]/Q
                         net (fo=12, routed)          0.180    -0.221    dv_01/hc[5]
    SLICE_X85Y141        LUT4 (Prop_lut4_I1_O)        0.045    -0.176 r  dv_01/hc[7]_i_1/O
                         net (fo=1, routed)           0.000    -0.176    dv_01/hc_next[7]
    SLICE_X85Y141        FDRE                                         r  dv_01/hc_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clk_wiz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    clk_wiz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clk_wiz/inst/clkout1_buf/O
                         net (fo=20, routed)          0.871    -0.802    dv_01/clk_out1
    SLICE_X85Y141        FDRE                                         r  dv_01/hc_reg[7]/C
                         clock pessimism              0.250    -0.552    
    SLICE_X85Y141        FDRE (Hold_fdre_C_D)         0.092    -0.460    dv_01/hc_reg[7]
  -------------------------------------------------------------------
                         required time                          0.460    
                         arrival time                          -0.176    
  -------------------------------------------------------------------
                         slack                                  0.284    

Slack (MET) :             0.306ns  (arrival time - required time)
  Source:                 dv_01/vc_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@21.053ns period=42.105ns})
  Destination:            dv_01/vc_reg[6]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@21.053ns period=42.105ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0_1 rise@0.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.398ns  (logic 0.186ns (46.735%)  route 0.212ns (53.265%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.801ns
    Source Clock Delay      (SCD):    -0.564ns
    Clock Pessimism Removal (CPR):    -0.237ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clk_wiz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    clk_wiz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clk_wiz/inst/clkout1_buf/O
                         net (fo=20, routed)          0.600    -0.564    dv_01/clk_out1
    SLICE_X87Y142        FDRE                                         r  dv_01/vc_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X87Y142        FDRE (Prop_fdre_C_Q)         0.141    -0.423 r  dv_01/vc_reg[6]/Q
                         net (fo=14, routed)          0.212    -0.211    dv_01/vc[6]
    SLICE_X87Y142        LUT6 (Prop_lut6_I1_O)        0.045    -0.166 r  dv_01/vc[6]_i_1/O
                         net (fo=1, routed)           0.000    -0.166    dv_01/vc[6]_i_1_n_0
    SLICE_X87Y142        FDRE                                         r  dv_01/vc_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clk_wiz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    clk_wiz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clk_wiz/inst/clkout1_buf/O
                         net (fo=20, routed)          0.871    -0.801    dv_01/clk_out1
    SLICE_X87Y142        FDRE                                         r  dv_01/vc_reg[6]/C
                         clock pessimism              0.237    -0.564    
    SLICE_X87Y142        FDRE (Hold_fdre_C_D)         0.092    -0.472    dv_01/vc_reg[6]
  -------------------------------------------------------------------
                         required time                          0.472    
                         arrival time                          -0.166    
  -------------------------------------------------------------------
                         slack                                  0.306    

Slack (MET) :             0.312ns  (arrival time - required time)
  Source:                 dv_01/vc_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@21.053ns period=42.105ns})
  Destination:            dv_01/vc_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@21.053ns period=42.105ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0_1 rise@0.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.417ns  (logic 0.187ns (44.833%)  route 0.230ns (55.167%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.802ns
    Source Clock Delay      (SCD):    -0.565ns
    Clock Pessimism Removal (CPR):    -0.237ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clk_wiz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    clk_wiz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clk_wiz/inst/clkout1_buf/O
                         net (fo=20, routed)          0.599    -0.565    dv_01/clk_out1
    SLICE_X83Y142        FDRE                                         r  dv_01/vc_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X83Y142        FDRE (Prop_fdre_C_Q)         0.141    -0.424 r  dv_01/vc_reg[3]/Q
                         net (fo=15, routed)          0.230    -0.194    dv_01/vc[3]
    SLICE_X83Y142        LUT4 (Prop_lut4_I0_O)        0.046    -0.148 r  dv_01/vc[3]_i_1/O
                         net (fo=1, routed)           0.000    -0.148    dv_01/vc[3]_i_1_n_0
    SLICE_X83Y142        FDRE                                         r  dv_01/vc_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clk_wiz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    clk_wiz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clk_wiz/inst/clkout1_buf/O
                         net (fo=20, routed)          0.871    -0.802    dv_01/clk_out1
    SLICE_X83Y142        FDRE                                         r  dv_01/vc_reg[3]/C
                         clock pessimism              0.237    -0.565    
    SLICE_X83Y142        FDRE (Hold_fdre_C_D)         0.105    -0.460    dv_01/vc_reg[3]
  -------------------------------------------------------------------
                         required time                          0.460    
                         arrival time                          -0.148    
  -------------------------------------------------------------------
                         slack                                  0.312    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk_out1_clk_wiz_0_1
Waveform(ns):       { 0.000 21.053 }
Period(ns):         42.105
Sources:            { clk_wiz/inst/mmcm_adv_inst/CLKOUT0 }

Check Type        Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period        n/a     BUFG/I              n/a            2.155         42.105      39.950     BUFGCTRL_X0Y16   clk_wiz/inst/clkout1_buf/I
Min Period        n/a     MMCME2_ADV/CLKOUT0  n/a            1.249         42.105      40.856     MMCME2_ADV_X1Y2  clk_wiz/inst/mmcm_adv_inst/CLKOUT0
Min Period        n/a     FDRE/C              n/a            1.000         42.105      41.105     SLICE_X84Y144    dv_01/hc_reg[0]/C
Min Period        n/a     FDRE/C              n/a            1.000         42.105      41.105     SLICE_X85Y144    dv_01/hc_reg[1]/C
Min Period        n/a     FDRE/C              n/a            1.000         42.105      41.105     SLICE_X85Y144    dv_01/hc_reg[2]/C
Min Period        n/a     FDRE/C              n/a            1.000         42.105      41.105     SLICE_X85Y141    dv_01/hc_reg[3]/C
Min Period        n/a     FDRE/C              n/a            1.000         42.105      41.105     SLICE_X84Y141    dv_01/hc_reg[4]/C
Min Period        n/a     FDRE/C              n/a            1.000         42.105      41.105     SLICE_X84Y141    dv_01/hc_reg[5]/C
Min Period        n/a     FDRE/C              n/a            1.000         42.105      41.105     SLICE_X84Y141    dv_01/hc_reg[6]/C
Min Period        n/a     FDRE/C              n/a            1.000         42.105      41.105     SLICE_X85Y141    dv_01/hc_reg[7]/C
Max Period        n/a     MMCME2_ADV/CLKOUT0  n/a            213.360       42.105      171.255    MMCME2_ADV_X1Y2  clk_wiz/inst/mmcm_adv_inst/CLKOUT0
Low Pulse Width   Slow    FDRE/C              n/a            0.500         21.053      20.553     SLICE_X84Y144    dv_01/hc_reg[0]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         21.053      20.553     SLICE_X84Y144    dv_01/hc_reg[0]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         21.053      20.553     SLICE_X85Y144    dv_01/hc_reg[1]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         21.053      20.553     SLICE_X85Y144    dv_01/hc_reg[1]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         21.053      20.553     SLICE_X85Y144    dv_01/hc_reg[2]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         21.053      20.553     SLICE_X85Y144    dv_01/hc_reg[2]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         21.053      20.553     SLICE_X85Y141    dv_01/hc_reg[3]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         21.053      20.553     SLICE_X85Y141    dv_01/hc_reg[3]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         21.053      20.553     SLICE_X84Y141    dv_01/hc_reg[4]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         21.053      20.553     SLICE_X84Y141    dv_01/hc_reg[4]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         21.053      20.553     SLICE_X84Y144    dv_01/hc_reg[0]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         21.053      20.553     SLICE_X84Y144    dv_01/hc_reg[0]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         21.053      20.553     SLICE_X85Y144    dv_01/hc_reg[1]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         21.053      20.553     SLICE_X85Y144    dv_01/hc_reg[1]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         21.053      20.553     SLICE_X85Y144    dv_01/hc_reg[2]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         21.053      20.553     SLICE_X85Y144    dv_01/hc_reg[2]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         21.053      20.553     SLICE_X85Y141    dv_01/hc_reg[3]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         21.053      20.553     SLICE_X85Y141    dv_01/hc_reg[3]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         21.053      20.553     SLICE_X84Y141    dv_01/hc_reg[4]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         21.053      20.553     SLICE_X84Y141    dv_01/hc_reg[4]/C



---------------------------------------------------------------------------------------------------
From Clock:  clkfbout_clk_wiz_0_1
  To Clock:  clkfbout_clk_wiz_0_1

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack       47.845ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clkfbout_clk_wiz_0_1
Waveform(ns):       { 0.000 25.000 }
Period(ns):         50.000
Sources:            { clk_wiz/inst/mmcm_adv_inst/CLKFBOUT }

Check Type  Corner  Lib Pin              Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period  n/a     BUFG/I               n/a            2.155         50.000      47.845     BUFGCTRL_X0Y17   clk_wiz/inst/clkf_buf/I
Min Period  n/a     MMCME2_ADV/CLKFBOUT  n/a            1.249         50.000      48.751     MMCME2_ADV_X1Y2  clk_wiz/inst/mmcm_adv_inst/CLKFBOUT
Min Period  n/a     MMCME2_ADV/CLKFBIN   n/a            1.249         50.000      48.751     MMCME2_ADV_X1Y2  clk_wiz/inst/mmcm_adv_inst/CLKFBIN
Max Period  n/a     MMCME2_ADV/CLKFBIN   n/a            100.000       50.000      50.000     MMCME2_ADV_X1Y2  clk_wiz/inst/mmcm_adv_inst/CLKFBIN
Max Period  n/a     MMCME2_ADV/CLKFBOUT  n/a            213.360       50.000      163.360    MMCME2_ADV_X1Y2  clk_wiz/inst/mmcm_adv_inst/CLKFBOUT



---------------------------------------------------------------------------------------------------
From Clock:  clk_out1_clk_wiz_0_1
  To Clock:  clk_out1_clk_wiz_0

Setup :            0  Failing Endpoints,  Worst Slack       37.337ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.055ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             37.337ns  (required time - arrival time)
  Source:                 dv_01/vc_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@21.053ns period=42.105ns})
  Destination:            dv_01/vc_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@21.053ns period=42.105ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            42.105ns  (clk_out1_clk_wiz_0 rise@42.105ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        4.502ns  (logic 1.178ns (26.168%)  route 3.324ns (73.832%))
  Logic Levels:           4  (LUT2=1 LUT4=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.040ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.426ns = ( 40.679 - 42.105 ) 
    Source Clock Delay      (SCD):    -0.826ns
    Clock Pessimism Removal (CPR):    0.560ns
  Clock Uncertainty:      0.159ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.310ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    clk_wiz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    clk_wiz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  clk_wiz/inst/clkout1_buf/O
                         net (fo=20, routed)          1.714    -0.826    dv_01/clk_out1
    SLICE_X85Y143        FDRE                                         r  dv_01/vc_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X85Y143        FDRE (Prop_fdre_C_Q)         0.456    -0.370 f  dv_01/vc_reg[0]/Q
                         net (fo=14, routed)          0.653     0.283    dv_01/vc[0]
    SLICE_X86Y142        LUT2 (Prop_lut2_I1_O)        0.124     0.407 f  dv_01/vc[8]_i_6/O
                         net (fo=1, routed)           0.963     1.370    dv_01/vc[8]_i_6_n_0
    SLICE_X85Y142        LUT6 (Prop_lut6_I1_O)        0.124     1.494 f  dv_01/vc[8]_i_5/O
                         net (fo=2, routed)           0.889     2.383    dv_01/vc[8]_i_5_n_0
    SLICE_X84Y142        LUT4 (Prop_lut4_I0_O)        0.146     2.529 f  dv_01/vc[7]_i_3/O
                         net (fo=4, routed)           0.440     2.969    dv_01/vc[7]_i_3_n_0
    SLICE_X87Y142        LUT5 (Prop_lut5_I4_O)        0.328     3.297 r  dv_01/vc[5]_i_1/O
                         net (fo=1, routed)           0.379     3.676    dv_01/vc[5]_i_1_n_0
    SLICE_X87Y142        FDRE                                         r  dv_01/vc_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     42.105    42.105 r  
    E3                                                0.000    42.105 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    42.105    clk_wiz/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    43.516 r  clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    44.678    clk_wiz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324    37.355 r  clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639    38.994    clk_wiz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    39.085 r  clk_wiz/inst/clkout1_buf/O
                         net (fo=20, routed)          1.595    40.679    dv_01/clk_out1
    SLICE_X87Y142        FDRE                                         r  dv_01/vc_reg[5]/C
                         clock pessimism              0.560    41.239    
                         clock uncertainty           -0.159    41.080    
    SLICE_X87Y142        FDRE (Setup_fdre_C_D)       -0.067    41.013    dv_01/vc_reg[5]
  -------------------------------------------------------------------
                         required time                         41.013    
                         arrival time                          -3.676    
  -------------------------------------------------------------------
                         slack                                 37.337    

Slack (MET) :             37.676ns  (required time - arrival time)
  Source:                 dv_01/vc_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@21.053ns period=42.105ns})
  Destination:            dv_01/vc_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@21.053ns period=42.105ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            42.105ns  (clk_out1_clk_wiz_0 rise@42.105ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        4.275ns  (logic 1.178ns (27.554%)  route 3.097ns (72.446%))
  Logic Levels:           4  (LUT2=1 LUT4=1 LUT6=2)
  Clock Path Skew:        -0.026ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.428ns = ( 40.677 - 42.105 ) 
    Source Clock Delay      (SCD):    -0.826ns
    Clock Pessimism Removal (CPR):    0.576ns
  Clock Uncertainty:      0.159ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.310ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    clk_wiz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    clk_wiz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  clk_wiz/inst/clkout1_buf/O
                         net (fo=20, routed)          1.714    -0.826    dv_01/clk_out1
    SLICE_X85Y143        FDRE                                         r  dv_01/vc_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X85Y143        FDRE (Prop_fdre_C_Q)         0.456    -0.370 f  dv_01/vc_reg[0]/Q
                         net (fo=14, routed)          0.653     0.283    dv_01/vc[0]
    SLICE_X86Y142        LUT2 (Prop_lut2_I1_O)        0.124     0.407 f  dv_01/vc[8]_i_6/O
                         net (fo=1, routed)           0.963     1.370    dv_01/vc[8]_i_6_n_0
    SLICE_X85Y142        LUT6 (Prop_lut6_I1_O)        0.124     1.494 f  dv_01/vc[8]_i_5/O
                         net (fo=2, routed)           0.889     2.383    dv_01/vc[8]_i_5_n_0
    SLICE_X84Y142        LUT4 (Prop_lut4_I0_O)        0.146     2.529 f  dv_01/vc[7]_i_3/O
                         net (fo=4, routed)           0.592     3.121    dv_01/vc[7]_i_3_n_0
    SLICE_X83Y142        LUT6 (Prop_lut6_I5_O)        0.328     3.449 r  dv_01/vc[4]_i_1/O
                         net (fo=1, routed)           0.000     3.449    dv_01/vc[4]_i_1_n_0
    SLICE_X83Y142        FDRE                                         r  dv_01/vc_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     42.105    42.105 r  
    E3                                                0.000    42.105 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    42.105    clk_wiz/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    43.516 r  clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    44.678    clk_wiz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324    37.355 r  clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639    38.994    clk_wiz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    39.085 r  clk_wiz/inst/clkout1_buf/O
                         net (fo=20, routed)          1.593    40.677    dv_01/clk_out1
    SLICE_X83Y142        FDRE                                         r  dv_01/vc_reg[4]/C
                         clock pessimism              0.576    41.253    
                         clock uncertainty           -0.159    41.094    
    SLICE_X83Y142        FDRE (Setup_fdre_C_D)        0.031    41.125    dv_01/vc_reg[4]
  -------------------------------------------------------------------
                         required time                         41.125    
                         arrival time                          -3.449    
  -------------------------------------------------------------------
                         slack                                 37.676    

Slack (MET) :             37.819ns  (required time - arrival time)
  Source:                 dv_01/hc_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@21.053ns period=42.105ns})
  Destination:            dv_01/hc_reg[8]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@21.053ns period=42.105ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            42.105ns  (clk_out1_clk_wiz_0 rise@42.105ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        4.134ns  (logic 1.294ns (31.302%)  route 2.840ns (68.698%))
  Logic Levels:           3  (LUT4=2 LUT5=1)
  Clock Path Skew:        -0.024ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.427ns = ( 40.678 - 42.105 ) 
    Source Clock Delay      (SCD):    -0.827ns
    Clock Pessimism Removal (CPR):    0.576ns
  Clock Uncertainty:      0.159ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.310ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    clk_wiz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    clk_wiz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  clk_wiz/inst/clkout1_buf/O
                         net (fo=20, routed)          1.713    -0.827    dv_01/clk_out1
    SLICE_X85Y141        FDRE                                         r  dv_01/hc_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X85Y141        FDRE (Prop_fdre_C_Q)         0.456    -0.371 f  dv_01/hc_reg[3]/Q
                         net (fo=9, routed)           1.404     1.033    dv_01/hc[3]
    SLICE_X84Y141        LUT5 (Prop_lut5_I3_O)        0.150     1.183 r  dv_01/hc[7]_i_2/O
                         net (fo=4, routed)           0.885     2.068    dv_01/hc[7]_i_2_n_0
    SLICE_X85Y141        LUT4 (Prop_lut4_I1_O)        0.356     2.424 r  dv_01/hc[9]_i_2/O
                         net (fo=2, routed)           0.551     2.975    dv_01/hc[9]_i_2_n_0
    SLICE_X85Y144        LUT4 (Prop_lut4_I2_O)        0.332     3.307 r  dv_01/hc[8]_i_1/O
                         net (fo=1, routed)           0.000     3.307    dv_01/hc_next[8]
    SLICE_X85Y144        FDRE                                         r  dv_01/hc_reg[8]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     42.105    42.105 r  
    E3                                                0.000    42.105 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    42.105    clk_wiz/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    43.516 r  clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    44.678    clk_wiz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324    37.355 r  clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639    38.994    clk_wiz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    39.085 r  clk_wiz/inst/clkout1_buf/O
                         net (fo=20, routed)          1.594    40.678    dv_01/clk_out1
    SLICE_X85Y144        FDRE                                         r  dv_01/hc_reg[8]/C
                         clock pessimism              0.576    41.254    
                         clock uncertainty           -0.159    41.095    
    SLICE_X85Y144        FDRE (Setup_fdre_C_D)        0.031    41.126    dv_01/hc_reg[8]
  -------------------------------------------------------------------
                         required time                         41.126    
                         arrival time                          -3.307    
  -------------------------------------------------------------------
                         slack                                 37.819    

Slack (MET) :             37.867ns  (required time - arrival time)
  Source:                 dv_01/hc_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@21.053ns period=42.105ns})
  Destination:            dv_01/hc_reg[9]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@21.053ns period=42.105ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            42.105ns  (clk_out1_clk_wiz_0 rise@42.105ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        4.130ns  (logic 1.290ns (31.235%)  route 2.840ns (68.765%))
  Logic Levels:           3  (LUT4=2 LUT5=1)
  Clock Path Skew:        -0.024ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.427ns = ( 40.678 - 42.105 ) 
    Source Clock Delay      (SCD):    -0.827ns
    Clock Pessimism Removal (CPR):    0.576ns
  Clock Uncertainty:      0.159ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.310ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    clk_wiz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    clk_wiz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  clk_wiz/inst/clkout1_buf/O
                         net (fo=20, routed)          1.713    -0.827    dv_01/clk_out1
    SLICE_X85Y141        FDRE                                         r  dv_01/hc_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X85Y141        FDRE (Prop_fdre_C_Q)         0.456    -0.371 f  dv_01/hc_reg[3]/Q
                         net (fo=9, routed)           1.404     1.033    dv_01/hc[3]
    SLICE_X84Y141        LUT5 (Prop_lut5_I3_O)        0.150     1.183 r  dv_01/hc[7]_i_2/O
                         net (fo=4, routed)           0.885     2.068    dv_01/hc[7]_i_2_n_0
    SLICE_X85Y141        LUT4 (Prop_lut4_I1_O)        0.356     2.424 r  dv_01/hc[9]_i_2/O
                         net (fo=2, routed)           0.551     2.975    dv_01/hc[9]_i_2_n_0
    SLICE_X85Y144        LUT4 (Prop_lut4_I1_O)        0.328     3.303 r  dv_01/hc[9]_i_1/O
                         net (fo=1, routed)           0.000     3.303    dv_01/hc_next[9]
    SLICE_X85Y144        FDRE                                         r  dv_01/hc_reg[9]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     42.105    42.105 r  
    E3                                                0.000    42.105 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    42.105    clk_wiz/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    43.516 r  clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    44.678    clk_wiz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324    37.355 r  clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639    38.994    clk_wiz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    39.085 r  clk_wiz/inst/clkout1_buf/O
                         net (fo=20, routed)          1.594    40.678    dv_01/clk_out1
    SLICE_X85Y144        FDRE                                         r  dv_01/hc_reg[9]/C
                         clock pessimism              0.576    41.254    
                         clock uncertainty           -0.159    41.095    
    SLICE_X85Y144        FDRE (Setup_fdre_C_D)        0.075    41.170    dv_01/hc_reg[9]
  -------------------------------------------------------------------
                         required time                         41.170    
                         arrival time                          -3.303    
  -------------------------------------------------------------------
                         slack                                 37.867    

Slack (MET) :             37.930ns  (required time - arrival time)
  Source:                 dv_01/vc_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@21.053ns period=42.105ns})
  Destination:            dv_01/vc_reg[6]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@21.053ns period=42.105ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            42.105ns  (clk_out1_clk_wiz_0 rise@42.105ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        4.007ns  (logic 1.178ns (29.401%)  route 2.829ns (70.599%))
  Logic Levels:           4  (LUT2=1 LUT4=1 LUT6=2)
  Clock Path Skew:        -0.040ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.426ns = ( 40.679 - 42.105 ) 
    Source Clock Delay      (SCD):    -0.826ns
    Clock Pessimism Removal (CPR):    0.560ns
  Clock Uncertainty:      0.159ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.310ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    clk_wiz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    clk_wiz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  clk_wiz/inst/clkout1_buf/O
                         net (fo=20, routed)          1.714    -0.826    dv_01/clk_out1
    SLICE_X85Y143        FDRE                                         r  dv_01/vc_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X85Y143        FDRE (Prop_fdre_C_Q)         0.456    -0.370 f  dv_01/vc_reg[0]/Q
                         net (fo=14, routed)          0.653     0.283    dv_01/vc[0]
    SLICE_X86Y142        LUT2 (Prop_lut2_I1_O)        0.124     0.407 f  dv_01/vc[8]_i_6/O
                         net (fo=1, routed)           0.963     1.370    dv_01/vc[8]_i_6_n_0
    SLICE_X85Y142        LUT6 (Prop_lut6_I1_O)        0.124     1.494 f  dv_01/vc[8]_i_5/O
                         net (fo=2, routed)           0.889     2.383    dv_01/vc[8]_i_5_n_0
    SLICE_X84Y142        LUT4 (Prop_lut4_I0_O)        0.146     2.529 f  dv_01/vc[7]_i_3/O
                         net (fo=4, routed)           0.324     2.853    dv_01/vc[7]_i_3_n_0
    SLICE_X87Y142        LUT6 (Prop_lut6_I0_O)        0.328     3.181 r  dv_01/vc[6]_i_1/O
                         net (fo=1, routed)           0.000     3.181    dv_01/vc[6]_i_1_n_0
    SLICE_X87Y142        FDRE                                         r  dv_01/vc_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     42.105    42.105 r  
    E3                                                0.000    42.105 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    42.105    clk_wiz/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    43.516 r  clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    44.678    clk_wiz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324    37.355 r  clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639    38.994    clk_wiz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    39.085 r  clk_wiz/inst/clkout1_buf/O
                         net (fo=20, routed)          1.595    40.679    dv_01/clk_out1
    SLICE_X87Y142        FDRE                                         r  dv_01/vc_reg[6]/C
                         clock pessimism              0.560    41.239    
                         clock uncertainty           -0.159    41.080    
    SLICE_X87Y142        FDRE (Setup_fdre_C_D)        0.031    41.111    dv_01/vc_reg[6]
  -------------------------------------------------------------------
                         required time                         41.111    
                         arrival time                          -3.181    
  -------------------------------------------------------------------
                         slack                                 37.930    

Slack (MET) :             37.958ns  (required time - arrival time)
  Source:                 dv_01/vc_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@21.053ns period=42.105ns})
  Destination:            dv_01/vc_reg[7]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@21.053ns period=42.105ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            42.105ns  (clk_out1_clk_wiz_0 rise@42.105ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        3.993ns  (logic 1.178ns (29.500%)  route 2.815ns (70.500%))
  Logic Levels:           4  (LUT2=1 LUT4=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.026ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.428ns = ( 40.677 - 42.105 ) 
    Source Clock Delay      (SCD):    -0.826ns
    Clock Pessimism Removal (CPR):    0.576ns
  Clock Uncertainty:      0.159ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.310ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    clk_wiz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    clk_wiz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  clk_wiz/inst/clkout1_buf/O
                         net (fo=20, routed)          1.714    -0.826    dv_01/clk_out1
    SLICE_X85Y143        FDRE                                         r  dv_01/vc_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X85Y143        FDRE (Prop_fdre_C_Q)         0.456    -0.370 f  dv_01/vc_reg[0]/Q
                         net (fo=14, routed)          0.653     0.283    dv_01/vc[0]
    SLICE_X86Y142        LUT2 (Prop_lut2_I1_O)        0.124     0.407 f  dv_01/vc[8]_i_6/O
                         net (fo=1, routed)           0.963     1.370    dv_01/vc[8]_i_6_n_0
    SLICE_X85Y142        LUT6 (Prop_lut6_I1_O)        0.124     1.494 f  dv_01/vc[8]_i_5/O
                         net (fo=2, routed)           0.889     2.383    dv_01/vc[8]_i_5_n_0
    SLICE_X84Y142        LUT4 (Prop_lut4_I0_O)        0.146     2.529 f  dv_01/vc[7]_i_3/O
                         net (fo=4, routed)           0.310     2.839    dv_01/vc[7]_i_3_n_0
    SLICE_X83Y142        LUT5 (Prop_lut5_I3_O)        0.328     3.167 r  dv_01/vc[7]_i_1/O
                         net (fo=1, routed)           0.000     3.167    dv_01/vc[7]_i_1_n_0
    SLICE_X83Y142        FDRE                                         r  dv_01/vc_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     42.105    42.105 r  
    E3                                                0.000    42.105 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    42.105    clk_wiz/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    43.516 r  clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    44.678    clk_wiz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324    37.355 r  clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639    38.994    clk_wiz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    39.085 r  clk_wiz/inst/clkout1_buf/O
                         net (fo=20, routed)          1.593    40.677    dv_01/clk_out1
    SLICE_X83Y142        FDRE                                         r  dv_01/vc_reg[7]/C
                         clock pessimism              0.576    41.253    
                         clock uncertainty           -0.159    41.094    
    SLICE_X83Y142        FDRE (Setup_fdre_C_D)        0.031    41.125    dv_01/vc_reg[7]
  -------------------------------------------------------------------
                         required time                         41.125    
                         arrival time                          -3.167    
  -------------------------------------------------------------------
                         slack                                 37.958    

Slack (MET) :             38.418ns  (required time - arrival time)
  Source:                 dv_01/hc_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@21.053ns period=42.105ns})
  Destination:            dv_01/vc_reg[5]/CE
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@21.053ns period=42.105ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            42.105ns  (clk_out1_clk_wiz_0 rise@42.105ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        3.283ns  (logic 0.996ns (30.338%)  route 2.287ns (69.662%))
  Logic Levels:           2  (LUT4=1 LUT6=1)
  Clock Path Skew:        -0.040ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.426ns = ( 40.679 - 42.105 ) 
    Source Clock Delay      (SCD):    -0.826ns
    Clock Pessimism Removal (CPR):    0.560ns
  Clock Uncertainty:      0.159ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.310ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    clk_wiz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    clk_wiz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  clk_wiz/inst/clkout1_buf/O
                         net (fo=20, routed)          1.714    -0.826    dv_01/clk_out1
    SLICE_X84Y144        FDRE                                         r  dv_01/hc_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X84Y144        FDRE (Prop_fdre_C_Q)         0.518    -0.308 f  dv_01/hc_reg[0]/Q
                         net (fo=14, routed)          1.022     0.714    dv_01/hc[0]
    SLICE_X85Y141        LUT4 (Prop_lut4_I1_O)        0.152     0.866 f  dv_01/vc[9]_i_4/O
                         net (fo=1, routed)           0.436     1.302    dv_01/vc[9]_i_4_n_0
    SLICE_X85Y141        LUT6 (Prop_lut6_I5_O)        0.326     1.628 r  dv_01/vc[9]_i_1/O
                         net (fo=10, routed)          0.829     2.457    dv_01/vc_next
    SLICE_X87Y142        FDRE                                         r  dv_01/vc_reg[5]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     42.105    42.105 r  
    E3                                                0.000    42.105 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    42.105    clk_wiz/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    43.516 r  clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    44.678    clk_wiz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324    37.355 r  clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639    38.994    clk_wiz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    39.085 r  clk_wiz/inst/clkout1_buf/O
                         net (fo=20, routed)          1.595    40.679    dv_01/clk_out1
    SLICE_X87Y142        FDRE                                         r  dv_01/vc_reg[5]/C
                         clock pessimism              0.560    41.239    
                         clock uncertainty           -0.159    41.080    
    SLICE_X87Y142        FDRE (Setup_fdre_C_CE)      -0.205    40.875    dv_01/vc_reg[5]
  -------------------------------------------------------------------
                         required time                         40.875    
                         arrival time                          -2.457    
  -------------------------------------------------------------------
                         slack                                 38.418    

Slack (MET) :             38.418ns  (required time - arrival time)
  Source:                 dv_01/hc_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@21.053ns period=42.105ns})
  Destination:            dv_01/vc_reg[6]/CE
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@21.053ns period=42.105ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            42.105ns  (clk_out1_clk_wiz_0 rise@42.105ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        3.283ns  (logic 0.996ns (30.338%)  route 2.287ns (69.662%))
  Logic Levels:           2  (LUT4=1 LUT6=1)
  Clock Path Skew:        -0.040ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.426ns = ( 40.679 - 42.105 ) 
    Source Clock Delay      (SCD):    -0.826ns
    Clock Pessimism Removal (CPR):    0.560ns
  Clock Uncertainty:      0.159ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.310ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    clk_wiz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    clk_wiz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  clk_wiz/inst/clkout1_buf/O
                         net (fo=20, routed)          1.714    -0.826    dv_01/clk_out1
    SLICE_X84Y144        FDRE                                         r  dv_01/hc_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X84Y144        FDRE (Prop_fdre_C_Q)         0.518    -0.308 f  dv_01/hc_reg[0]/Q
                         net (fo=14, routed)          1.022     0.714    dv_01/hc[0]
    SLICE_X85Y141        LUT4 (Prop_lut4_I1_O)        0.152     0.866 f  dv_01/vc[9]_i_4/O
                         net (fo=1, routed)           0.436     1.302    dv_01/vc[9]_i_4_n_0
    SLICE_X85Y141        LUT6 (Prop_lut6_I5_O)        0.326     1.628 r  dv_01/vc[9]_i_1/O
                         net (fo=10, routed)          0.829     2.457    dv_01/vc_next
    SLICE_X87Y142        FDRE                                         r  dv_01/vc_reg[6]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     42.105    42.105 r  
    E3                                                0.000    42.105 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    42.105    clk_wiz/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    43.516 r  clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    44.678    clk_wiz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324    37.355 r  clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639    38.994    clk_wiz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    39.085 r  clk_wiz/inst/clkout1_buf/O
                         net (fo=20, routed)          1.595    40.679    dv_01/clk_out1
    SLICE_X87Y142        FDRE                                         r  dv_01/vc_reg[6]/C
                         clock pessimism              0.560    41.239    
                         clock uncertainty           -0.159    41.080    
    SLICE_X87Y142        FDRE (Setup_fdre_C_CE)      -0.205    40.875    dv_01/vc_reg[6]
  -------------------------------------------------------------------
                         required time                         40.875    
                         arrival time                          -2.457    
  -------------------------------------------------------------------
                         slack                                 38.418    

Slack (MET) :             38.482ns  (required time - arrival time)
  Source:                 dv_01/vc_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@21.053ns period=42.105ns})
  Destination:            dv_01/vc_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@21.053ns period=42.105ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            42.105ns  (clk_out1_clk_wiz_0 rise@42.105ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        3.166ns  (logic 0.730ns (23.055%)  route 2.436ns (76.945%))
  Logic Levels:           2  (LUT5=1 LUT6=1)
  Clock Path Skew:        -0.043ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.428ns = ( 40.677 - 42.105 ) 
    Source Clock Delay      (SCD):    -0.825ns
    Clock Pessimism Removal (CPR):    0.560ns
  Clock Uncertainty:      0.159ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.310ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    clk_wiz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    clk_wiz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  clk_wiz/inst/clkout1_buf/O
                         net (fo=20, routed)          1.715    -0.825    dv_01/clk_out1
    SLICE_X87Y142        FDRE                                         r  dv_01/vc_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X87Y142        FDRE (Prop_fdre_C_Q)         0.456    -0.369 f  dv_01/vc_reg[6]/Q
                         net (fo=14, routed)          1.354     0.985    dv_01/vc[6]
    SLICE_X82Y142        LUT6 (Prop_lut6_I5_O)        0.124     1.109 r  dv_01/vc[2]_i_3/O
                         net (fo=1, routed)           0.746     1.855    dv_01/vc[2]_i_3_n_0
    SLICE_X84Y142        LUT5 (Prop_lut5_I1_O)        0.150     2.005 r  dv_01/vc[2]_i_1/O
                         net (fo=1, routed)           0.336     2.341    dv_01/vc[2]_i_1_n_0
    SLICE_X84Y142        FDRE                                         r  dv_01/vc_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     42.105    42.105 r  
    E3                                                0.000    42.105 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    42.105    clk_wiz/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    43.516 r  clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    44.678    clk_wiz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324    37.355 r  clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639    38.994    clk_wiz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    39.085 r  clk_wiz/inst/clkout1_buf/O
                         net (fo=20, routed)          1.593    40.677    dv_01/clk_out1
    SLICE_X84Y142        FDRE                                         r  dv_01/vc_reg[2]/C
                         clock pessimism              0.560    41.237    
                         clock uncertainty           -0.159    41.078    
    SLICE_X84Y142        FDRE (Setup_fdre_C_D)       -0.255    40.823    dv_01/vc_reg[2]
  -------------------------------------------------------------------
                         required time                         40.823    
                         arrival time                          -2.341    
  -------------------------------------------------------------------
                         slack                                 38.482    

Slack (MET) :             38.492ns  (required time - arrival time)
  Source:                 dv_01/hc_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@21.053ns period=42.105ns})
  Destination:            dv_01/vc_reg[0]/CE
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@21.053ns period=42.105ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            42.105ns  (clk_out1_clk_wiz_0 rise@42.105ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        3.224ns  (logic 0.996ns (30.889%)  route 2.228ns (69.111%))
  Logic Levels:           2  (LUT4=1 LUT6=1)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.427ns = ( 40.678 - 42.105 ) 
    Source Clock Delay      (SCD):    -0.826ns
    Clock Pessimism Removal (CPR):    0.576ns
  Clock Uncertainty:      0.159ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.310ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    clk_wiz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    clk_wiz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  clk_wiz/inst/clkout1_buf/O
                         net (fo=20, routed)          1.714    -0.826    dv_01/clk_out1
    SLICE_X84Y144        FDRE                                         r  dv_01/hc_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X84Y144        FDRE (Prop_fdre_C_Q)         0.518    -0.308 f  dv_01/hc_reg[0]/Q
                         net (fo=14, routed)          1.022     0.714    dv_01/hc[0]
    SLICE_X85Y141        LUT4 (Prop_lut4_I1_O)        0.152     0.866 f  dv_01/vc[9]_i_4/O
                         net (fo=1, routed)           0.436     1.302    dv_01/vc[9]_i_4_n_0
    SLICE_X85Y141        LUT6 (Prop_lut6_I5_O)        0.326     1.628 r  dv_01/vc[9]_i_1/O
                         net (fo=10, routed)          0.770     2.398    dv_01/vc_next
    SLICE_X85Y143        FDRE                                         r  dv_01/vc_reg[0]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     42.105    42.105 r  
    E3                                                0.000    42.105 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    42.105    clk_wiz/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    43.516 r  clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    44.678    clk_wiz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324    37.355 r  clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639    38.994    clk_wiz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    39.085 r  clk_wiz/inst/clkout1_buf/O
                         net (fo=20, routed)          1.594    40.678    dv_01/clk_out1
    SLICE_X85Y143        FDRE                                         r  dv_01/vc_reg[0]/C
                         clock pessimism              0.576    41.254    
                         clock uncertainty           -0.159    41.095    
    SLICE_X85Y143        FDRE (Setup_fdre_C_CE)      -0.205    40.890    dv_01/vc_reg[0]
  -------------------------------------------------------------------
                         required time                         40.890    
                         arrival time                          -2.398    
  -------------------------------------------------------------------
                         slack                                 38.492    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.055ns  (arrival time - required time)
  Source:                 dv_01/hc_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@21.053ns period=42.105ns})
  Destination:            dv_01/hc_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@21.053ns period=42.105ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.348ns  (logic 0.186ns (53.396%)  route 0.162ns (46.604%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.802ns
    Source Clock Delay      (SCD):    -0.565ns
    Clock Pessimism Removal (CPR):    -0.250ns
  Clock Uncertainty:      0.159ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.310ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clk_wiz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    clk_wiz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clk_wiz/inst/clkout1_buf/O
                         net (fo=20, routed)          0.599    -0.565    dv_01/clk_out1
    SLICE_X85Y141        FDRE                                         r  dv_01/hc_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X85Y141        FDRE (Prop_fdre_C_Q)         0.141    -0.424 r  dv_01/hc_reg[7]/Q
                         net (fo=11, routed)          0.162    -0.262    dv_01/hc[7]
    SLICE_X84Y141        LUT6 (Prop_lut6_I5_O)        0.045    -0.217 r  dv_01/hc[5]_i_1/O
                         net (fo=1, routed)           0.000    -0.217    dv_01/hc_next[5]
    SLICE_X84Y141        FDRE                                         r  dv_01/hc_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clk_wiz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    clk_wiz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clk_wiz/inst/clkout1_buf/O
                         net (fo=20, routed)          0.871    -0.802    dv_01/clk_out1
    SLICE_X84Y141        FDRE                                         r  dv_01/hc_reg[5]/C
                         clock pessimism              0.250    -0.552    
                         clock uncertainty            0.159    -0.393    
    SLICE_X84Y141        FDRE (Hold_fdre_C_D)         0.121    -0.272    dv_01/hc_reg[5]
  -------------------------------------------------------------------
                         required time                          0.272    
                         arrival time                          -0.217    
  -------------------------------------------------------------------
                         slack                                  0.055    

Slack (MET) :             0.062ns  (arrival time - required time)
  Source:                 dv_01/hc_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@21.053ns period=42.105ns})
  Destination:            dv_01/hc_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@21.053ns period=42.105ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.326ns  (logic 0.209ns (64.023%)  route 0.117ns (35.977%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.801ns
    Source Clock Delay      (SCD):    -0.564ns
    Clock Pessimism Removal (CPR):    -0.250ns
  Clock Uncertainty:      0.159ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.310ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clk_wiz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    clk_wiz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clk_wiz/inst/clkout1_buf/O
                         net (fo=20, routed)          0.600    -0.564    dv_01/clk_out1
    SLICE_X84Y144        FDRE                                         r  dv_01/hc_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X84Y144        FDRE (Prop_fdre_C_Q)         0.164    -0.400 r  dv_01/hc_reg[0]/Q
                         net (fo=14, routed)          0.117    -0.283    dv_01/hc[0]
    SLICE_X85Y144        LUT3 (Prop_lut3_I0_O)        0.045    -0.238 r  dv_01/hc[2]_i_1/O
                         net (fo=1, routed)           0.000    -0.238    dv_01/hc_next[2]
    SLICE_X85Y144        FDRE                                         r  dv_01/hc_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clk_wiz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    clk_wiz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clk_wiz/inst/clkout1_buf/O
                         net (fo=20, routed)          0.871    -0.801    dv_01/clk_out1
    SLICE_X85Y144        FDRE                                         r  dv_01/hc_reg[2]/C
                         clock pessimism              0.250    -0.551    
                         clock uncertainty            0.159    -0.392    
    SLICE_X85Y144        FDRE (Hold_fdre_C_D)         0.092    -0.300    dv_01/hc_reg[2]
  -------------------------------------------------------------------
                         required time                          0.300    
                         arrival time                          -0.238    
  -------------------------------------------------------------------
                         slack                                  0.062    

Slack (MET) :             0.062ns  (arrival time - required time)
  Source:                 dv_01/hc_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@21.053ns period=42.105ns})
  Destination:            dv_01/hc_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@21.053ns period=42.105ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.325ns  (logic 0.209ns (64.219%)  route 0.116ns (35.781%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.801ns
    Source Clock Delay      (SCD):    -0.564ns
    Clock Pessimism Removal (CPR):    -0.250ns
  Clock Uncertainty:      0.159ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.310ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clk_wiz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    clk_wiz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clk_wiz/inst/clkout1_buf/O
                         net (fo=20, routed)          0.600    -0.564    dv_01/clk_out1
    SLICE_X84Y144        FDRE                                         r  dv_01/hc_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X84Y144        FDRE (Prop_fdre_C_Q)         0.164    -0.400 r  dv_01/hc_reg[0]/Q
                         net (fo=14, routed)          0.116    -0.284    dv_01/hc[0]
    SLICE_X85Y144        LUT2 (Prop_lut2_I0_O)        0.045    -0.239 r  dv_01/hc[1]_i_1/O
                         net (fo=2, routed)           0.000    -0.239    dv_01/hc_next[1]
    SLICE_X85Y144        FDRE                                         r  dv_01/hc_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clk_wiz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    clk_wiz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clk_wiz/inst/clkout1_buf/O
                         net (fo=20, routed)          0.871    -0.801    dv_01/clk_out1
    SLICE_X85Y144        FDRE                                         r  dv_01/hc_reg[1]/C
                         clock pessimism              0.250    -0.551    
                         clock uncertainty            0.159    -0.392    
    SLICE_X85Y144        FDRE (Hold_fdre_C_D)         0.091    -0.301    dv_01/hc_reg[1]
  -------------------------------------------------------------------
                         required time                          0.301    
                         arrival time                          -0.239    
  -------------------------------------------------------------------
                         slack                                  0.062    

Slack (MET) :             0.104ns  (arrival time - required time)
  Source:                 dv_01/hc_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@21.053ns period=42.105ns})
  Destination:            dv_01/hc_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@21.053ns period=42.105ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.354ns  (logic 0.186ns (52.498%)  route 0.168ns (47.502%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.802ns
    Source Clock Delay      (SCD):    -0.565ns
    Clock Pessimism Removal (CPR):    -0.237ns
  Clock Uncertainty:      0.159ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.310ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clk_wiz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    clk_wiz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clk_wiz/inst/clkout1_buf/O
                         net (fo=20, routed)          0.599    -0.565    dv_01/clk_out1
    SLICE_X85Y141        FDRE                                         r  dv_01/hc_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X85Y141        FDRE (Prop_fdre_C_Q)         0.141    -0.424 r  dv_01/hc_reg[3]/Q
                         net (fo=9, routed)           0.168    -0.256    dv_01/hc[3]
    SLICE_X85Y141        LUT4 (Prop_lut4_I3_O)        0.045    -0.211 r  dv_01/hc[3]_i_1/O
                         net (fo=1, routed)           0.000    -0.211    dv_01/hc_next[3]
    SLICE_X85Y141        FDRE                                         r  dv_01/hc_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clk_wiz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    clk_wiz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clk_wiz/inst/clkout1_buf/O
                         net (fo=20, routed)          0.871    -0.802    dv_01/clk_out1
    SLICE_X85Y141        FDRE                                         r  dv_01/hc_reg[3]/C
                         clock pessimism              0.237    -0.565    
                         clock uncertainty            0.159    -0.406    
    SLICE_X85Y141        FDRE (Hold_fdre_C_D)         0.091    -0.315    dv_01/hc_reg[3]
  -------------------------------------------------------------------
                         required time                          0.315    
                         arrival time                          -0.211    
  -------------------------------------------------------------------
                         slack                                  0.104    

Slack (MET) :             0.112ns  (arrival time - required time)
  Source:                 dv_01/vc_reg[9]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@21.053ns period=42.105ns})
  Destination:            dv_01/vc_reg[9]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@21.053ns period=42.105ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.364ns  (logic 0.186ns (51.163%)  route 0.178ns (48.837%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.802ns
    Source Clock Delay      (SCD):    -0.565ns
    Clock Pessimism Removal (CPR):    -0.237ns
  Clock Uncertainty:      0.159ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.310ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clk_wiz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    clk_wiz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clk_wiz/inst/clkout1_buf/O
                         net (fo=20, routed)          0.599    -0.565    dv_01/clk_out1
    SLICE_X85Y142        FDRE                                         r  dv_01/vc_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X85Y142        FDRE (Prop_fdre_C_Q)         0.141    -0.424 r  dv_01/vc_reg[9]/Q
                         net (fo=5, routed)           0.178    -0.247    dv_01/vc[9]
    SLICE_X85Y142        LUT6 (Prop_lut6_I0_O)        0.045    -0.202 r  dv_01/vc[9]_i_2/O
                         net (fo=1, routed)           0.000    -0.202    dv_01/vc[9]_i_2_n_0
    SLICE_X85Y142        FDRE                                         r  dv_01/vc_reg[9]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clk_wiz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    clk_wiz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clk_wiz/inst/clkout1_buf/O
                         net (fo=20, routed)          0.871    -0.802    dv_01/clk_out1
    SLICE_X85Y142        FDRE                                         r  dv_01/vc_reg[9]/C
                         clock pessimism              0.237    -0.565    
                         clock uncertainty            0.159    -0.406    
    SLICE_X85Y142        FDRE (Hold_fdre_C_D)         0.092    -0.314    dv_01/vc_reg[9]
  -------------------------------------------------------------------
                         required time                          0.314    
                         arrival time                          -0.202    
  -------------------------------------------------------------------
                         slack                                  0.112    

Slack (MET) :             0.116ns  (arrival time - required time)
  Source:                 dv_01/hc_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@21.053ns period=42.105ns})
  Destination:            dv_01/hc_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@21.053ns period=42.105ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.395ns  (logic 0.209ns (52.866%)  route 0.186ns (47.134%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.802ns
    Source Clock Delay      (SCD):    -0.565ns
    Clock Pessimism Removal (CPR):    -0.237ns
  Clock Uncertainty:      0.159ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.310ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clk_wiz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    clk_wiz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clk_wiz/inst/clkout1_buf/O
                         net (fo=20, routed)          0.599    -0.565    dv_01/clk_out1
    SLICE_X84Y141        FDRE                                         r  dv_01/hc_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X84Y141        FDRE (Prop_fdre_C_Q)         0.164    -0.401 r  dv_01/hc_reg[4]/Q
                         net (fo=12, routed)          0.186    -0.215    dv_01/hc[4]
    SLICE_X84Y141        LUT5 (Prop_lut5_I0_O)        0.045    -0.170 r  dv_01/hc[4]_i_1/O
                         net (fo=1, routed)           0.000    -0.170    dv_01/hc_next[4]
    SLICE_X84Y141        FDRE                                         r  dv_01/hc_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clk_wiz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    clk_wiz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clk_wiz/inst/clkout1_buf/O
                         net (fo=20, routed)          0.871    -0.802    dv_01/clk_out1
    SLICE_X84Y141        FDRE                                         r  dv_01/hc_reg[4]/C
                         clock pessimism              0.237    -0.565    
                         clock uncertainty            0.159    -0.406    
    SLICE_X84Y141        FDRE (Hold_fdre_C_D)         0.120    -0.286    dv_01/hc_reg[4]
  -------------------------------------------------------------------
                         required time                          0.286    
                         arrival time                          -0.170    
  -------------------------------------------------------------------
                         slack                                  0.116    

Slack (MET) :             0.123ns  (arrival time - required time)
  Source:                 dv_01/vc_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@21.053ns period=42.105ns})
  Destination:            dv_01/vc_reg[7]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@21.053ns period=42.105ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.374ns  (logic 0.186ns (49.706%)  route 0.188ns (50.294%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.802ns
    Source Clock Delay      (SCD):    -0.565ns
    Clock Pessimism Removal (CPR):    -0.237ns
  Clock Uncertainty:      0.159ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.310ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clk_wiz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    clk_wiz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clk_wiz/inst/clkout1_buf/O
                         net (fo=20, routed)          0.599    -0.565    dv_01/clk_out1
    SLICE_X83Y142        FDRE                                         r  dv_01/vc_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X83Y142        FDRE (Prop_fdre_C_Q)         0.141    -0.424 r  dv_01/vc_reg[7]/Q
                         net (fo=13, routed)          0.188    -0.236    dv_01/vc[7]
    SLICE_X83Y142        LUT5 (Prop_lut5_I2_O)        0.045    -0.191 r  dv_01/vc[7]_i_1/O
                         net (fo=1, routed)           0.000    -0.191    dv_01/vc[7]_i_1_n_0
    SLICE_X83Y142        FDRE                                         r  dv_01/vc_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clk_wiz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    clk_wiz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clk_wiz/inst/clkout1_buf/O
                         net (fo=20, routed)          0.871    -0.802    dv_01/clk_out1
    SLICE_X83Y142        FDRE                                         r  dv_01/vc_reg[7]/C
                         clock pessimism              0.237    -0.565    
                         clock uncertainty            0.159    -0.406    
    SLICE_X83Y142        FDRE (Hold_fdre_C_D)         0.092    -0.314    dv_01/vc_reg[7]
  -------------------------------------------------------------------
                         required time                          0.314    
                         arrival time                          -0.191    
  -------------------------------------------------------------------
                         slack                                  0.123    

Slack (MET) :             0.125ns  (arrival time - required time)
  Source:                 dv_01/hc_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@21.053ns period=42.105ns})
  Destination:            dv_01/hc_reg[7]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@21.053ns period=42.105ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.389ns  (logic 0.209ns (53.680%)  route 0.180ns (46.320%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.802ns
    Source Clock Delay      (SCD):    -0.565ns
    Clock Pessimism Removal (CPR):    -0.250ns
  Clock Uncertainty:      0.159ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.310ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clk_wiz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    clk_wiz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clk_wiz/inst/clkout1_buf/O
                         net (fo=20, routed)          0.599    -0.565    dv_01/clk_out1
    SLICE_X84Y141        FDRE                                         r  dv_01/hc_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X84Y141        FDRE (Prop_fdre_C_Q)         0.164    -0.401 r  dv_01/hc_reg[5]/Q
                         net (fo=12, routed)          0.180    -0.221    dv_01/hc[5]
    SLICE_X85Y141        LUT4 (Prop_lut4_I1_O)        0.045    -0.176 r  dv_01/hc[7]_i_1/O
                         net (fo=1, routed)           0.000    -0.176    dv_01/hc_next[7]
    SLICE_X85Y141        FDRE                                         r  dv_01/hc_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clk_wiz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    clk_wiz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clk_wiz/inst/clkout1_buf/O
                         net (fo=20, routed)          0.871    -0.802    dv_01/clk_out1
    SLICE_X85Y141        FDRE                                         r  dv_01/hc_reg[7]/C
                         clock pessimism              0.250    -0.552    
                         clock uncertainty            0.159    -0.393    
    SLICE_X85Y141        FDRE (Hold_fdre_C_D)         0.092    -0.301    dv_01/hc_reg[7]
  -------------------------------------------------------------------
                         required time                          0.301    
                         arrival time                          -0.176    
  -------------------------------------------------------------------
                         slack                                  0.125    

Slack (MET) :             0.147ns  (arrival time - required time)
  Source:                 dv_01/vc_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@21.053ns period=42.105ns})
  Destination:            dv_01/vc_reg[6]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@21.053ns period=42.105ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.398ns  (logic 0.186ns (46.735%)  route 0.212ns (53.265%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.801ns
    Source Clock Delay      (SCD):    -0.564ns
    Clock Pessimism Removal (CPR):    -0.237ns
  Clock Uncertainty:      0.159ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.310ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clk_wiz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    clk_wiz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clk_wiz/inst/clkout1_buf/O
                         net (fo=20, routed)          0.600    -0.564    dv_01/clk_out1
    SLICE_X87Y142        FDRE                                         r  dv_01/vc_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X87Y142        FDRE (Prop_fdre_C_Q)         0.141    -0.423 r  dv_01/vc_reg[6]/Q
                         net (fo=14, routed)          0.212    -0.211    dv_01/vc[6]
    SLICE_X87Y142        LUT6 (Prop_lut6_I1_O)        0.045    -0.166 r  dv_01/vc[6]_i_1/O
                         net (fo=1, routed)           0.000    -0.166    dv_01/vc[6]_i_1_n_0
    SLICE_X87Y142        FDRE                                         r  dv_01/vc_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clk_wiz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    clk_wiz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clk_wiz/inst/clkout1_buf/O
                         net (fo=20, routed)          0.871    -0.801    dv_01/clk_out1
    SLICE_X87Y142        FDRE                                         r  dv_01/vc_reg[6]/C
                         clock pessimism              0.237    -0.564    
                         clock uncertainty            0.159    -0.405    
    SLICE_X87Y142        FDRE (Hold_fdre_C_D)         0.092    -0.313    dv_01/vc_reg[6]
  -------------------------------------------------------------------
                         required time                          0.313    
                         arrival time                          -0.166    
  -------------------------------------------------------------------
                         slack                                  0.147    

Slack (MET) :             0.153ns  (arrival time - required time)
  Source:                 dv_01/vc_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@21.053ns period=42.105ns})
  Destination:            dv_01/vc_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@21.053ns period=42.105ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.417ns  (logic 0.187ns (44.833%)  route 0.230ns (55.167%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.802ns
    Source Clock Delay      (SCD):    -0.565ns
    Clock Pessimism Removal (CPR):    -0.237ns
  Clock Uncertainty:      0.159ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.310ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clk_wiz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    clk_wiz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clk_wiz/inst/clkout1_buf/O
                         net (fo=20, routed)          0.599    -0.565    dv_01/clk_out1
    SLICE_X83Y142        FDRE                                         r  dv_01/vc_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X83Y142        FDRE (Prop_fdre_C_Q)         0.141    -0.424 r  dv_01/vc_reg[3]/Q
                         net (fo=15, routed)          0.230    -0.194    dv_01/vc[3]
    SLICE_X83Y142        LUT4 (Prop_lut4_I0_O)        0.046    -0.148 r  dv_01/vc[3]_i_1/O
                         net (fo=1, routed)           0.000    -0.148    dv_01/vc[3]_i_1_n_0
    SLICE_X83Y142        FDRE                                         r  dv_01/vc_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clk_wiz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    clk_wiz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clk_wiz/inst/clkout1_buf/O
                         net (fo=20, routed)          0.871    -0.802    dv_01/clk_out1
    SLICE_X83Y142        FDRE                                         r  dv_01/vc_reg[3]/C
                         clock pessimism              0.237    -0.565    
                         clock uncertainty            0.159    -0.406    
    SLICE_X83Y142        FDRE (Hold_fdre_C_D)         0.105    -0.301    dv_01/vc_reg[3]
  -------------------------------------------------------------------
                         required time                          0.301    
                         arrival time                          -0.148    
  -------------------------------------------------------------------
                         slack                                  0.153    





---------------------------------------------------------------------------------------------------
From Clock:  clk_out1_clk_wiz_0
  To Clock:  clk_out1_clk_wiz_0_1

Setup :            0  Failing Endpoints,  Worst Slack       37.337ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.055ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             37.337ns  (required time - arrival time)
  Source:                 dv_01/vc_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@21.053ns period=42.105ns})
  Destination:            dv_01/vc_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@21.053ns period=42.105ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            42.105ns  (clk_out1_clk_wiz_0_1 rise@42.105ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        4.502ns  (logic 1.178ns (26.168%)  route 3.324ns (73.832%))
  Logic Levels:           4  (LUT2=1 LUT4=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.040ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.426ns = ( 40.679 - 42.105 ) 
    Source Clock Delay      (SCD):    -0.826ns
    Clock Pessimism Removal (CPR):    0.560ns
  Clock Uncertainty:      0.159ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.310ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    clk_wiz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    clk_wiz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  clk_wiz/inst/clkout1_buf/O
                         net (fo=20, routed)          1.714    -0.826    dv_01/clk_out1
    SLICE_X85Y143        FDRE                                         r  dv_01/vc_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X85Y143        FDRE (Prop_fdre_C_Q)         0.456    -0.370 f  dv_01/vc_reg[0]/Q
                         net (fo=14, routed)          0.653     0.283    dv_01/vc[0]
    SLICE_X86Y142        LUT2 (Prop_lut2_I1_O)        0.124     0.407 f  dv_01/vc[8]_i_6/O
                         net (fo=1, routed)           0.963     1.370    dv_01/vc[8]_i_6_n_0
    SLICE_X85Y142        LUT6 (Prop_lut6_I1_O)        0.124     1.494 f  dv_01/vc[8]_i_5/O
                         net (fo=2, routed)           0.889     2.383    dv_01/vc[8]_i_5_n_0
    SLICE_X84Y142        LUT4 (Prop_lut4_I0_O)        0.146     2.529 f  dv_01/vc[7]_i_3/O
                         net (fo=4, routed)           0.440     2.969    dv_01/vc[7]_i_3_n_0
    SLICE_X87Y142        LUT5 (Prop_lut5_I4_O)        0.328     3.297 r  dv_01/vc[5]_i_1/O
                         net (fo=1, routed)           0.379     3.676    dv_01/vc[5]_i_1_n_0
    SLICE_X87Y142        FDRE                                         r  dv_01/vc_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                     42.105    42.105 r  
    E3                                                0.000    42.105 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    42.105    clk_wiz/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    43.516 r  clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    44.678    clk_wiz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324    37.355 r  clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639    38.994    clk_wiz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    39.085 r  clk_wiz/inst/clkout1_buf/O
                         net (fo=20, routed)          1.595    40.679    dv_01/clk_out1
    SLICE_X87Y142        FDRE                                         r  dv_01/vc_reg[5]/C
                         clock pessimism              0.560    41.239    
                         clock uncertainty           -0.159    41.080    
    SLICE_X87Y142        FDRE (Setup_fdre_C_D)       -0.067    41.013    dv_01/vc_reg[5]
  -------------------------------------------------------------------
                         required time                         41.013    
                         arrival time                          -3.676    
  -------------------------------------------------------------------
                         slack                                 37.337    

Slack (MET) :             37.676ns  (required time - arrival time)
  Source:                 dv_01/vc_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@21.053ns period=42.105ns})
  Destination:            dv_01/vc_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@21.053ns period=42.105ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            42.105ns  (clk_out1_clk_wiz_0_1 rise@42.105ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        4.275ns  (logic 1.178ns (27.554%)  route 3.097ns (72.446%))
  Logic Levels:           4  (LUT2=1 LUT4=1 LUT6=2)
  Clock Path Skew:        -0.026ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.428ns = ( 40.677 - 42.105 ) 
    Source Clock Delay      (SCD):    -0.826ns
    Clock Pessimism Removal (CPR):    0.576ns
  Clock Uncertainty:      0.159ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.310ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    clk_wiz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    clk_wiz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  clk_wiz/inst/clkout1_buf/O
                         net (fo=20, routed)          1.714    -0.826    dv_01/clk_out1
    SLICE_X85Y143        FDRE                                         r  dv_01/vc_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X85Y143        FDRE (Prop_fdre_C_Q)         0.456    -0.370 f  dv_01/vc_reg[0]/Q
                         net (fo=14, routed)          0.653     0.283    dv_01/vc[0]
    SLICE_X86Y142        LUT2 (Prop_lut2_I1_O)        0.124     0.407 f  dv_01/vc[8]_i_6/O
                         net (fo=1, routed)           0.963     1.370    dv_01/vc[8]_i_6_n_0
    SLICE_X85Y142        LUT6 (Prop_lut6_I1_O)        0.124     1.494 f  dv_01/vc[8]_i_5/O
                         net (fo=2, routed)           0.889     2.383    dv_01/vc[8]_i_5_n_0
    SLICE_X84Y142        LUT4 (Prop_lut4_I0_O)        0.146     2.529 f  dv_01/vc[7]_i_3/O
                         net (fo=4, routed)           0.592     3.121    dv_01/vc[7]_i_3_n_0
    SLICE_X83Y142        LUT6 (Prop_lut6_I5_O)        0.328     3.449 r  dv_01/vc[4]_i_1/O
                         net (fo=1, routed)           0.000     3.449    dv_01/vc[4]_i_1_n_0
    SLICE_X83Y142        FDRE                                         r  dv_01/vc_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                     42.105    42.105 r  
    E3                                                0.000    42.105 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    42.105    clk_wiz/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    43.516 r  clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    44.678    clk_wiz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324    37.355 r  clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639    38.994    clk_wiz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    39.085 r  clk_wiz/inst/clkout1_buf/O
                         net (fo=20, routed)          1.593    40.677    dv_01/clk_out1
    SLICE_X83Y142        FDRE                                         r  dv_01/vc_reg[4]/C
                         clock pessimism              0.576    41.253    
                         clock uncertainty           -0.159    41.094    
    SLICE_X83Y142        FDRE (Setup_fdre_C_D)        0.031    41.125    dv_01/vc_reg[4]
  -------------------------------------------------------------------
                         required time                         41.125    
                         arrival time                          -3.449    
  -------------------------------------------------------------------
                         slack                                 37.676    

Slack (MET) :             37.819ns  (required time - arrival time)
  Source:                 dv_01/hc_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@21.053ns period=42.105ns})
  Destination:            dv_01/hc_reg[8]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@21.053ns period=42.105ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            42.105ns  (clk_out1_clk_wiz_0_1 rise@42.105ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        4.134ns  (logic 1.294ns (31.302%)  route 2.840ns (68.698%))
  Logic Levels:           3  (LUT4=2 LUT5=1)
  Clock Path Skew:        -0.024ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.427ns = ( 40.678 - 42.105 ) 
    Source Clock Delay      (SCD):    -0.827ns
    Clock Pessimism Removal (CPR):    0.576ns
  Clock Uncertainty:      0.159ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.310ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    clk_wiz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    clk_wiz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  clk_wiz/inst/clkout1_buf/O
                         net (fo=20, routed)          1.713    -0.827    dv_01/clk_out1
    SLICE_X85Y141        FDRE                                         r  dv_01/hc_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X85Y141        FDRE (Prop_fdre_C_Q)         0.456    -0.371 f  dv_01/hc_reg[3]/Q
                         net (fo=9, routed)           1.404     1.033    dv_01/hc[3]
    SLICE_X84Y141        LUT5 (Prop_lut5_I3_O)        0.150     1.183 r  dv_01/hc[7]_i_2/O
                         net (fo=4, routed)           0.885     2.068    dv_01/hc[7]_i_2_n_0
    SLICE_X85Y141        LUT4 (Prop_lut4_I1_O)        0.356     2.424 r  dv_01/hc[9]_i_2/O
                         net (fo=2, routed)           0.551     2.975    dv_01/hc[9]_i_2_n_0
    SLICE_X85Y144        LUT4 (Prop_lut4_I2_O)        0.332     3.307 r  dv_01/hc[8]_i_1/O
                         net (fo=1, routed)           0.000     3.307    dv_01/hc_next[8]
    SLICE_X85Y144        FDRE                                         r  dv_01/hc_reg[8]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                     42.105    42.105 r  
    E3                                                0.000    42.105 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    42.105    clk_wiz/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    43.516 r  clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    44.678    clk_wiz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324    37.355 r  clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639    38.994    clk_wiz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    39.085 r  clk_wiz/inst/clkout1_buf/O
                         net (fo=20, routed)          1.594    40.678    dv_01/clk_out1
    SLICE_X85Y144        FDRE                                         r  dv_01/hc_reg[8]/C
                         clock pessimism              0.576    41.254    
                         clock uncertainty           -0.159    41.095    
    SLICE_X85Y144        FDRE (Setup_fdre_C_D)        0.031    41.126    dv_01/hc_reg[8]
  -------------------------------------------------------------------
                         required time                         41.126    
                         arrival time                          -3.307    
  -------------------------------------------------------------------
                         slack                                 37.819    

Slack (MET) :             37.867ns  (required time - arrival time)
  Source:                 dv_01/hc_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@21.053ns period=42.105ns})
  Destination:            dv_01/hc_reg[9]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@21.053ns period=42.105ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            42.105ns  (clk_out1_clk_wiz_0_1 rise@42.105ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        4.130ns  (logic 1.290ns (31.235%)  route 2.840ns (68.765%))
  Logic Levels:           3  (LUT4=2 LUT5=1)
  Clock Path Skew:        -0.024ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.427ns = ( 40.678 - 42.105 ) 
    Source Clock Delay      (SCD):    -0.827ns
    Clock Pessimism Removal (CPR):    0.576ns
  Clock Uncertainty:      0.159ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.310ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    clk_wiz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    clk_wiz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  clk_wiz/inst/clkout1_buf/O
                         net (fo=20, routed)          1.713    -0.827    dv_01/clk_out1
    SLICE_X85Y141        FDRE                                         r  dv_01/hc_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X85Y141        FDRE (Prop_fdre_C_Q)         0.456    -0.371 f  dv_01/hc_reg[3]/Q
                         net (fo=9, routed)           1.404     1.033    dv_01/hc[3]
    SLICE_X84Y141        LUT5 (Prop_lut5_I3_O)        0.150     1.183 r  dv_01/hc[7]_i_2/O
                         net (fo=4, routed)           0.885     2.068    dv_01/hc[7]_i_2_n_0
    SLICE_X85Y141        LUT4 (Prop_lut4_I1_O)        0.356     2.424 r  dv_01/hc[9]_i_2/O
                         net (fo=2, routed)           0.551     2.975    dv_01/hc[9]_i_2_n_0
    SLICE_X85Y144        LUT4 (Prop_lut4_I1_O)        0.328     3.303 r  dv_01/hc[9]_i_1/O
                         net (fo=1, routed)           0.000     3.303    dv_01/hc_next[9]
    SLICE_X85Y144        FDRE                                         r  dv_01/hc_reg[9]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                     42.105    42.105 r  
    E3                                                0.000    42.105 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    42.105    clk_wiz/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    43.516 r  clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    44.678    clk_wiz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324    37.355 r  clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639    38.994    clk_wiz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    39.085 r  clk_wiz/inst/clkout1_buf/O
                         net (fo=20, routed)          1.594    40.678    dv_01/clk_out1
    SLICE_X85Y144        FDRE                                         r  dv_01/hc_reg[9]/C
                         clock pessimism              0.576    41.254    
                         clock uncertainty           -0.159    41.095    
    SLICE_X85Y144        FDRE (Setup_fdre_C_D)        0.075    41.170    dv_01/hc_reg[9]
  -------------------------------------------------------------------
                         required time                         41.170    
                         arrival time                          -3.303    
  -------------------------------------------------------------------
                         slack                                 37.867    

Slack (MET) :             37.930ns  (required time - arrival time)
  Source:                 dv_01/vc_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@21.053ns period=42.105ns})
  Destination:            dv_01/vc_reg[6]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@21.053ns period=42.105ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            42.105ns  (clk_out1_clk_wiz_0_1 rise@42.105ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        4.007ns  (logic 1.178ns (29.401%)  route 2.829ns (70.599%))
  Logic Levels:           4  (LUT2=1 LUT4=1 LUT6=2)
  Clock Path Skew:        -0.040ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.426ns = ( 40.679 - 42.105 ) 
    Source Clock Delay      (SCD):    -0.826ns
    Clock Pessimism Removal (CPR):    0.560ns
  Clock Uncertainty:      0.159ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.310ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    clk_wiz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    clk_wiz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  clk_wiz/inst/clkout1_buf/O
                         net (fo=20, routed)          1.714    -0.826    dv_01/clk_out1
    SLICE_X85Y143        FDRE                                         r  dv_01/vc_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X85Y143        FDRE (Prop_fdre_C_Q)         0.456    -0.370 f  dv_01/vc_reg[0]/Q
                         net (fo=14, routed)          0.653     0.283    dv_01/vc[0]
    SLICE_X86Y142        LUT2 (Prop_lut2_I1_O)        0.124     0.407 f  dv_01/vc[8]_i_6/O
                         net (fo=1, routed)           0.963     1.370    dv_01/vc[8]_i_6_n_0
    SLICE_X85Y142        LUT6 (Prop_lut6_I1_O)        0.124     1.494 f  dv_01/vc[8]_i_5/O
                         net (fo=2, routed)           0.889     2.383    dv_01/vc[8]_i_5_n_0
    SLICE_X84Y142        LUT4 (Prop_lut4_I0_O)        0.146     2.529 f  dv_01/vc[7]_i_3/O
                         net (fo=4, routed)           0.324     2.853    dv_01/vc[7]_i_3_n_0
    SLICE_X87Y142        LUT6 (Prop_lut6_I0_O)        0.328     3.181 r  dv_01/vc[6]_i_1/O
                         net (fo=1, routed)           0.000     3.181    dv_01/vc[6]_i_1_n_0
    SLICE_X87Y142        FDRE                                         r  dv_01/vc_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                     42.105    42.105 r  
    E3                                                0.000    42.105 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    42.105    clk_wiz/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    43.516 r  clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    44.678    clk_wiz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324    37.355 r  clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639    38.994    clk_wiz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    39.085 r  clk_wiz/inst/clkout1_buf/O
                         net (fo=20, routed)          1.595    40.679    dv_01/clk_out1
    SLICE_X87Y142        FDRE                                         r  dv_01/vc_reg[6]/C
                         clock pessimism              0.560    41.239    
                         clock uncertainty           -0.159    41.080    
    SLICE_X87Y142        FDRE (Setup_fdre_C_D)        0.031    41.111    dv_01/vc_reg[6]
  -------------------------------------------------------------------
                         required time                         41.111    
                         arrival time                          -3.181    
  -------------------------------------------------------------------
                         slack                                 37.930    

Slack (MET) :             37.958ns  (required time - arrival time)
  Source:                 dv_01/vc_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@21.053ns period=42.105ns})
  Destination:            dv_01/vc_reg[7]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@21.053ns period=42.105ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            42.105ns  (clk_out1_clk_wiz_0_1 rise@42.105ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        3.993ns  (logic 1.178ns (29.500%)  route 2.815ns (70.500%))
  Logic Levels:           4  (LUT2=1 LUT4=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.026ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.428ns = ( 40.677 - 42.105 ) 
    Source Clock Delay      (SCD):    -0.826ns
    Clock Pessimism Removal (CPR):    0.576ns
  Clock Uncertainty:      0.159ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.310ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    clk_wiz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    clk_wiz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  clk_wiz/inst/clkout1_buf/O
                         net (fo=20, routed)          1.714    -0.826    dv_01/clk_out1
    SLICE_X85Y143        FDRE                                         r  dv_01/vc_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X85Y143        FDRE (Prop_fdre_C_Q)         0.456    -0.370 f  dv_01/vc_reg[0]/Q
                         net (fo=14, routed)          0.653     0.283    dv_01/vc[0]
    SLICE_X86Y142        LUT2 (Prop_lut2_I1_O)        0.124     0.407 f  dv_01/vc[8]_i_6/O
                         net (fo=1, routed)           0.963     1.370    dv_01/vc[8]_i_6_n_0
    SLICE_X85Y142        LUT6 (Prop_lut6_I1_O)        0.124     1.494 f  dv_01/vc[8]_i_5/O
                         net (fo=2, routed)           0.889     2.383    dv_01/vc[8]_i_5_n_0
    SLICE_X84Y142        LUT4 (Prop_lut4_I0_O)        0.146     2.529 f  dv_01/vc[7]_i_3/O
                         net (fo=4, routed)           0.310     2.839    dv_01/vc[7]_i_3_n_0
    SLICE_X83Y142        LUT5 (Prop_lut5_I3_O)        0.328     3.167 r  dv_01/vc[7]_i_1/O
                         net (fo=1, routed)           0.000     3.167    dv_01/vc[7]_i_1_n_0
    SLICE_X83Y142        FDRE                                         r  dv_01/vc_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                     42.105    42.105 r  
    E3                                                0.000    42.105 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    42.105    clk_wiz/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    43.516 r  clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    44.678    clk_wiz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324    37.355 r  clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639    38.994    clk_wiz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    39.085 r  clk_wiz/inst/clkout1_buf/O
                         net (fo=20, routed)          1.593    40.677    dv_01/clk_out1
    SLICE_X83Y142        FDRE                                         r  dv_01/vc_reg[7]/C
                         clock pessimism              0.576    41.253    
                         clock uncertainty           -0.159    41.094    
    SLICE_X83Y142        FDRE (Setup_fdre_C_D)        0.031    41.125    dv_01/vc_reg[7]
  -------------------------------------------------------------------
                         required time                         41.125    
                         arrival time                          -3.167    
  -------------------------------------------------------------------
                         slack                                 37.958    

Slack (MET) :             38.418ns  (required time - arrival time)
  Source:                 dv_01/hc_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@21.053ns period=42.105ns})
  Destination:            dv_01/vc_reg[5]/CE
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@21.053ns period=42.105ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            42.105ns  (clk_out1_clk_wiz_0_1 rise@42.105ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        3.283ns  (logic 0.996ns (30.338%)  route 2.287ns (69.662%))
  Logic Levels:           2  (LUT4=1 LUT6=1)
  Clock Path Skew:        -0.040ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.426ns = ( 40.679 - 42.105 ) 
    Source Clock Delay      (SCD):    -0.826ns
    Clock Pessimism Removal (CPR):    0.560ns
  Clock Uncertainty:      0.159ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.310ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    clk_wiz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    clk_wiz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  clk_wiz/inst/clkout1_buf/O
                         net (fo=20, routed)          1.714    -0.826    dv_01/clk_out1
    SLICE_X84Y144        FDRE                                         r  dv_01/hc_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X84Y144        FDRE (Prop_fdre_C_Q)         0.518    -0.308 f  dv_01/hc_reg[0]/Q
                         net (fo=14, routed)          1.022     0.714    dv_01/hc[0]
    SLICE_X85Y141        LUT4 (Prop_lut4_I1_O)        0.152     0.866 f  dv_01/vc[9]_i_4/O
                         net (fo=1, routed)           0.436     1.302    dv_01/vc[9]_i_4_n_0
    SLICE_X85Y141        LUT6 (Prop_lut6_I5_O)        0.326     1.628 r  dv_01/vc[9]_i_1/O
                         net (fo=10, routed)          0.829     2.457    dv_01/vc_next
    SLICE_X87Y142        FDRE                                         r  dv_01/vc_reg[5]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                     42.105    42.105 r  
    E3                                                0.000    42.105 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    42.105    clk_wiz/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    43.516 r  clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    44.678    clk_wiz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324    37.355 r  clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639    38.994    clk_wiz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    39.085 r  clk_wiz/inst/clkout1_buf/O
                         net (fo=20, routed)          1.595    40.679    dv_01/clk_out1
    SLICE_X87Y142        FDRE                                         r  dv_01/vc_reg[5]/C
                         clock pessimism              0.560    41.239    
                         clock uncertainty           -0.159    41.080    
    SLICE_X87Y142        FDRE (Setup_fdre_C_CE)      -0.205    40.875    dv_01/vc_reg[5]
  -------------------------------------------------------------------
                         required time                         40.875    
                         arrival time                          -2.457    
  -------------------------------------------------------------------
                         slack                                 38.418    

Slack (MET) :             38.418ns  (required time - arrival time)
  Source:                 dv_01/hc_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@21.053ns period=42.105ns})
  Destination:            dv_01/vc_reg[6]/CE
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@21.053ns period=42.105ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            42.105ns  (clk_out1_clk_wiz_0_1 rise@42.105ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        3.283ns  (logic 0.996ns (30.338%)  route 2.287ns (69.662%))
  Logic Levels:           2  (LUT4=1 LUT6=1)
  Clock Path Skew:        -0.040ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.426ns = ( 40.679 - 42.105 ) 
    Source Clock Delay      (SCD):    -0.826ns
    Clock Pessimism Removal (CPR):    0.560ns
  Clock Uncertainty:      0.159ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.310ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    clk_wiz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    clk_wiz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  clk_wiz/inst/clkout1_buf/O
                         net (fo=20, routed)          1.714    -0.826    dv_01/clk_out1
    SLICE_X84Y144        FDRE                                         r  dv_01/hc_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X84Y144        FDRE (Prop_fdre_C_Q)         0.518    -0.308 f  dv_01/hc_reg[0]/Q
                         net (fo=14, routed)          1.022     0.714    dv_01/hc[0]
    SLICE_X85Y141        LUT4 (Prop_lut4_I1_O)        0.152     0.866 f  dv_01/vc[9]_i_4/O
                         net (fo=1, routed)           0.436     1.302    dv_01/vc[9]_i_4_n_0
    SLICE_X85Y141        LUT6 (Prop_lut6_I5_O)        0.326     1.628 r  dv_01/vc[9]_i_1/O
                         net (fo=10, routed)          0.829     2.457    dv_01/vc_next
    SLICE_X87Y142        FDRE                                         r  dv_01/vc_reg[6]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                     42.105    42.105 r  
    E3                                                0.000    42.105 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    42.105    clk_wiz/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    43.516 r  clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    44.678    clk_wiz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324    37.355 r  clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639    38.994    clk_wiz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    39.085 r  clk_wiz/inst/clkout1_buf/O
                         net (fo=20, routed)          1.595    40.679    dv_01/clk_out1
    SLICE_X87Y142        FDRE                                         r  dv_01/vc_reg[6]/C
                         clock pessimism              0.560    41.239    
                         clock uncertainty           -0.159    41.080    
    SLICE_X87Y142        FDRE (Setup_fdre_C_CE)      -0.205    40.875    dv_01/vc_reg[6]
  -------------------------------------------------------------------
                         required time                         40.875    
                         arrival time                          -2.457    
  -------------------------------------------------------------------
                         slack                                 38.418    

Slack (MET) :             38.482ns  (required time - arrival time)
  Source:                 dv_01/vc_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@21.053ns period=42.105ns})
  Destination:            dv_01/vc_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@21.053ns period=42.105ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            42.105ns  (clk_out1_clk_wiz_0_1 rise@42.105ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        3.166ns  (logic 0.730ns (23.055%)  route 2.436ns (76.945%))
  Logic Levels:           2  (LUT5=1 LUT6=1)
  Clock Path Skew:        -0.043ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.428ns = ( 40.677 - 42.105 ) 
    Source Clock Delay      (SCD):    -0.825ns
    Clock Pessimism Removal (CPR):    0.560ns
  Clock Uncertainty:      0.159ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.310ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    clk_wiz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    clk_wiz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  clk_wiz/inst/clkout1_buf/O
                         net (fo=20, routed)          1.715    -0.825    dv_01/clk_out1
    SLICE_X87Y142        FDRE                                         r  dv_01/vc_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X87Y142        FDRE (Prop_fdre_C_Q)         0.456    -0.369 f  dv_01/vc_reg[6]/Q
                         net (fo=14, routed)          1.354     0.985    dv_01/vc[6]
    SLICE_X82Y142        LUT6 (Prop_lut6_I5_O)        0.124     1.109 r  dv_01/vc[2]_i_3/O
                         net (fo=1, routed)           0.746     1.855    dv_01/vc[2]_i_3_n_0
    SLICE_X84Y142        LUT5 (Prop_lut5_I1_O)        0.150     2.005 r  dv_01/vc[2]_i_1/O
                         net (fo=1, routed)           0.336     2.341    dv_01/vc[2]_i_1_n_0
    SLICE_X84Y142        FDRE                                         r  dv_01/vc_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                     42.105    42.105 r  
    E3                                                0.000    42.105 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    42.105    clk_wiz/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    43.516 r  clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    44.678    clk_wiz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324    37.355 r  clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639    38.994    clk_wiz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    39.085 r  clk_wiz/inst/clkout1_buf/O
                         net (fo=20, routed)          1.593    40.677    dv_01/clk_out1
    SLICE_X84Y142        FDRE                                         r  dv_01/vc_reg[2]/C
                         clock pessimism              0.560    41.237    
                         clock uncertainty           -0.159    41.078    
    SLICE_X84Y142        FDRE (Setup_fdre_C_D)       -0.255    40.823    dv_01/vc_reg[2]
  -------------------------------------------------------------------
                         required time                         40.823    
                         arrival time                          -2.341    
  -------------------------------------------------------------------
                         slack                                 38.482    

Slack (MET) :             38.492ns  (required time - arrival time)
  Source:                 dv_01/hc_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@21.053ns period=42.105ns})
  Destination:            dv_01/vc_reg[0]/CE
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@21.053ns period=42.105ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            42.105ns  (clk_out1_clk_wiz_0_1 rise@42.105ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        3.224ns  (logic 0.996ns (30.889%)  route 2.228ns (69.111%))
  Logic Levels:           2  (LUT4=1 LUT6=1)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.427ns = ( 40.678 - 42.105 ) 
    Source Clock Delay      (SCD):    -0.826ns
    Clock Pessimism Removal (CPR):    0.576ns
  Clock Uncertainty:      0.159ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.310ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    clk_wiz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    clk_wiz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  clk_wiz/inst/clkout1_buf/O
                         net (fo=20, routed)          1.714    -0.826    dv_01/clk_out1
    SLICE_X84Y144        FDRE                                         r  dv_01/hc_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X84Y144        FDRE (Prop_fdre_C_Q)         0.518    -0.308 f  dv_01/hc_reg[0]/Q
                         net (fo=14, routed)          1.022     0.714    dv_01/hc[0]
    SLICE_X85Y141        LUT4 (Prop_lut4_I1_O)        0.152     0.866 f  dv_01/vc[9]_i_4/O
                         net (fo=1, routed)           0.436     1.302    dv_01/vc[9]_i_4_n_0
    SLICE_X85Y141        LUT6 (Prop_lut6_I5_O)        0.326     1.628 r  dv_01/vc[9]_i_1/O
                         net (fo=10, routed)          0.770     2.398    dv_01/vc_next
    SLICE_X85Y143        FDRE                                         r  dv_01/vc_reg[0]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                     42.105    42.105 r  
    E3                                                0.000    42.105 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    42.105    clk_wiz/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    43.516 r  clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    44.678    clk_wiz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324    37.355 r  clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639    38.994    clk_wiz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    39.085 r  clk_wiz/inst/clkout1_buf/O
                         net (fo=20, routed)          1.594    40.678    dv_01/clk_out1
    SLICE_X85Y143        FDRE                                         r  dv_01/vc_reg[0]/C
                         clock pessimism              0.576    41.254    
                         clock uncertainty           -0.159    41.095    
    SLICE_X85Y143        FDRE (Setup_fdre_C_CE)      -0.205    40.890    dv_01/vc_reg[0]
  -------------------------------------------------------------------
                         required time                         40.890    
                         arrival time                          -2.398    
  -------------------------------------------------------------------
                         slack                                 38.492    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.055ns  (arrival time - required time)
  Source:                 dv_01/hc_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@21.053ns period=42.105ns})
  Destination:            dv_01/hc_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@21.053ns period=42.105ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0_1 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.348ns  (logic 0.186ns (53.396%)  route 0.162ns (46.604%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.802ns
    Source Clock Delay      (SCD):    -0.565ns
    Clock Pessimism Removal (CPR):    -0.250ns
  Clock Uncertainty:      0.159ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.310ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clk_wiz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    clk_wiz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clk_wiz/inst/clkout1_buf/O
                         net (fo=20, routed)          0.599    -0.565    dv_01/clk_out1
    SLICE_X85Y141        FDRE                                         r  dv_01/hc_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X85Y141        FDRE (Prop_fdre_C_Q)         0.141    -0.424 r  dv_01/hc_reg[7]/Q
                         net (fo=11, routed)          0.162    -0.262    dv_01/hc[7]
    SLICE_X84Y141        LUT6 (Prop_lut6_I5_O)        0.045    -0.217 r  dv_01/hc[5]_i_1/O
                         net (fo=1, routed)           0.000    -0.217    dv_01/hc_next[5]
    SLICE_X84Y141        FDRE                                         r  dv_01/hc_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clk_wiz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    clk_wiz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clk_wiz/inst/clkout1_buf/O
                         net (fo=20, routed)          0.871    -0.802    dv_01/clk_out1
    SLICE_X84Y141        FDRE                                         r  dv_01/hc_reg[5]/C
                         clock pessimism              0.250    -0.552    
                         clock uncertainty            0.159    -0.393    
    SLICE_X84Y141        FDRE (Hold_fdre_C_D)         0.121    -0.272    dv_01/hc_reg[5]
  -------------------------------------------------------------------
                         required time                          0.272    
                         arrival time                          -0.217    
  -------------------------------------------------------------------
                         slack                                  0.055    

Slack (MET) :             0.062ns  (arrival time - required time)
  Source:                 dv_01/hc_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@21.053ns period=42.105ns})
  Destination:            dv_01/hc_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@21.053ns period=42.105ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0_1 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.326ns  (logic 0.209ns (64.023%)  route 0.117ns (35.977%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.801ns
    Source Clock Delay      (SCD):    -0.564ns
    Clock Pessimism Removal (CPR):    -0.250ns
  Clock Uncertainty:      0.159ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.310ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clk_wiz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    clk_wiz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clk_wiz/inst/clkout1_buf/O
                         net (fo=20, routed)          0.600    -0.564    dv_01/clk_out1
    SLICE_X84Y144        FDRE                                         r  dv_01/hc_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X84Y144        FDRE (Prop_fdre_C_Q)         0.164    -0.400 r  dv_01/hc_reg[0]/Q
                         net (fo=14, routed)          0.117    -0.283    dv_01/hc[0]
    SLICE_X85Y144        LUT3 (Prop_lut3_I0_O)        0.045    -0.238 r  dv_01/hc[2]_i_1/O
                         net (fo=1, routed)           0.000    -0.238    dv_01/hc_next[2]
    SLICE_X85Y144        FDRE                                         r  dv_01/hc_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clk_wiz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    clk_wiz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clk_wiz/inst/clkout1_buf/O
                         net (fo=20, routed)          0.871    -0.801    dv_01/clk_out1
    SLICE_X85Y144        FDRE                                         r  dv_01/hc_reg[2]/C
                         clock pessimism              0.250    -0.551    
                         clock uncertainty            0.159    -0.392    
    SLICE_X85Y144        FDRE (Hold_fdre_C_D)         0.092    -0.300    dv_01/hc_reg[2]
  -------------------------------------------------------------------
                         required time                          0.300    
                         arrival time                          -0.238    
  -------------------------------------------------------------------
                         slack                                  0.062    

Slack (MET) :             0.062ns  (arrival time - required time)
  Source:                 dv_01/hc_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@21.053ns period=42.105ns})
  Destination:            dv_01/hc_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@21.053ns period=42.105ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0_1 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.325ns  (logic 0.209ns (64.219%)  route 0.116ns (35.781%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.801ns
    Source Clock Delay      (SCD):    -0.564ns
    Clock Pessimism Removal (CPR):    -0.250ns
  Clock Uncertainty:      0.159ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.310ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clk_wiz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    clk_wiz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clk_wiz/inst/clkout1_buf/O
                         net (fo=20, routed)          0.600    -0.564    dv_01/clk_out1
    SLICE_X84Y144        FDRE                                         r  dv_01/hc_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X84Y144        FDRE (Prop_fdre_C_Q)         0.164    -0.400 r  dv_01/hc_reg[0]/Q
                         net (fo=14, routed)          0.116    -0.284    dv_01/hc[0]
    SLICE_X85Y144        LUT2 (Prop_lut2_I0_O)        0.045    -0.239 r  dv_01/hc[1]_i_1/O
                         net (fo=2, routed)           0.000    -0.239    dv_01/hc_next[1]
    SLICE_X85Y144        FDRE                                         r  dv_01/hc_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clk_wiz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    clk_wiz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clk_wiz/inst/clkout1_buf/O
                         net (fo=20, routed)          0.871    -0.801    dv_01/clk_out1
    SLICE_X85Y144        FDRE                                         r  dv_01/hc_reg[1]/C
                         clock pessimism              0.250    -0.551    
                         clock uncertainty            0.159    -0.392    
    SLICE_X85Y144        FDRE (Hold_fdre_C_D)         0.091    -0.301    dv_01/hc_reg[1]
  -------------------------------------------------------------------
                         required time                          0.301    
                         arrival time                          -0.239    
  -------------------------------------------------------------------
                         slack                                  0.062    

Slack (MET) :             0.104ns  (arrival time - required time)
  Source:                 dv_01/hc_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@21.053ns period=42.105ns})
  Destination:            dv_01/hc_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@21.053ns period=42.105ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0_1 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.354ns  (logic 0.186ns (52.498%)  route 0.168ns (47.502%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.802ns
    Source Clock Delay      (SCD):    -0.565ns
    Clock Pessimism Removal (CPR):    -0.237ns
  Clock Uncertainty:      0.159ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.310ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clk_wiz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    clk_wiz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clk_wiz/inst/clkout1_buf/O
                         net (fo=20, routed)          0.599    -0.565    dv_01/clk_out1
    SLICE_X85Y141        FDRE                                         r  dv_01/hc_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X85Y141        FDRE (Prop_fdre_C_Q)         0.141    -0.424 r  dv_01/hc_reg[3]/Q
                         net (fo=9, routed)           0.168    -0.256    dv_01/hc[3]
    SLICE_X85Y141        LUT4 (Prop_lut4_I3_O)        0.045    -0.211 r  dv_01/hc[3]_i_1/O
                         net (fo=1, routed)           0.000    -0.211    dv_01/hc_next[3]
    SLICE_X85Y141        FDRE                                         r  dv_01/hc_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clk_wiz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    clk_wiz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clk_wiz/inst/clkout1_buf/O
                         net (fo=20, routed)          0.871    -0.802    dv_01/clk_out1
    SLICE_X85Y141        FDRE                                         r  dv_01/hc_reg[3]/C
                         clock pessimism              0.237    -0.565    
                         clock uncertainty            0.159    -0.406    
    SLICE_X85Y141        FDRE (Hold_fdre_C_D)         0.091    -0.315    dv_01/hc_reg[3]
  -------------------------------------------------------------------
                         required time                          0.315    
                         arrival time                          -0.211    
  -------------------------------------------------------------------
                         slack                                  0.104    

Slack (MET) :             0.112ns  (arrival time - required time)
  Source:                 dv_01/vc_reg[9]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@21.053ns period=42.105ns})
  Destination:            dv_01/vc_reg[9]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@21.053ns period=42.105ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0_1 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.364ns  (logic 0.186ns (51.163%)  route 0.178ns (48.837%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.802ns
    Source Clock Delay      (SCD):    -0.565ns
    Clock Pessimism Removal (CPR):    -0.237ns
  Clock Uncertainty:      0.159ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.310ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clk_wiz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    clk_wiz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clk_wiz/inst/clkout1_buf/O
                         net (fo=20, routed)          0.599    -0.565    dv_01/clk_out1
    SLICE_X85Y142        FDRE                                         r  dv_01/vc_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X85Y142        FDRE (Prop_fdre_C_Q)         0.141    -0.424 r  dv_01/vc_reg[9]/Q
                         net (fo=5, routed)           0.178    -0.247    dv_01/vc[9]
    SLICE_X85Y142        LUT6 (Prop_lut6_I0_O)        0.045    -0.202 r  dv_01/vc[9]_i_2/O
                         net (fo=1, routed)           0.000    -0.202    dv_01/vc[9]_i_2_n_0
    SLICE_X85Y142        FDRE                                         r  dv_01/vc_reg[9]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clk_wiz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    clk_wiz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clk_wiz/inst/clkout1_buf/O
                         net (fo=20, routed)          0.871    -0.802    dv_01/clk_out1
    SLICE_X85Y142        FDRE                                         r  dv_01/vc_reg[9]/C
                         clock pessimism              0.237    -0.565    
                         clock uncertainty            0.159    -0.406    
    SLICE_X85Y142        FDRE (Hold_fdre_C_D)         0.092    -0.314    dv_01/vc_reg[9]
  -------------------------------------------------------------------
                         required time                          0.314    
                         arrival time                          -0.202    
  -------------------------------------------------------------------
                         slack                                  0.112    

Slack (MET) :             0.116ns  (arrival time - required time)
  Source:                 dv_01/hc_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@21.053ns period=42.105ns})
  Destination:            dv_01/hc_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@21.053ns period=42.105ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0_1 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.395ns  (logic 0.209ns (52.866%)  route 0.186ns (47.134%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.802ns
    Source Clock Delay      (SCD):    -0.565ns
    Clock Pessimism Removal (CPR):    -0.237ns
  Clock Uncertainty:      0.159ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.310ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clk_wiz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    clk_wiz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clk_wiz/inst/clkout1_buf/O
                         net (fo=20, routed)          0.599    -0.565    dv_01/clk_out1
    SLICE_X84Y141        FDRE                                         r  dv_01/hc_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X84Y141        FDRE (Prop_fdre_C_Q)         0.164    -0.401 r  dv_01/hc_reg[4]/Q
                         net (fo=12, routed)          0.186    -0.215    dv_01/hc[4]
    SLICE_X84Y141        LUT5 (Prop_lut5_I0_O)        0.045    -0.170 r  dv_01/hc[4]_i_1/O
                         net (fo=1, routed)           0.000    -0.170    dv_01/hc_next[4]
    SLICE_X84Y141        FDRE                                         r  dv_01/hc_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clk_wiz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    clk_wiz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clk_wiz/inst/clkout1_buf/O
                         net (fo=20, routed)          0.871    -0.802    dv_01/clk_out1
    SLICE_X84Y141        FDRE                                         r  dv_01/hc_reg[4]/C
                         clock pessimism              0.237    -0.565    
                         clock uncertainty            0.159    -0.406    
    SLICE_X84Y141        FDRE (Hold_fdre_C_D)         0.120    -0.286    dv_01/hc_reg[4]
  -------------------------------------------------------------------
                         required time                          0.286    
                         arrival time                          -0.170    
  -------------------------------------------------------------------
                         slack                                  0.116    

Slack (MET) :             0.123ns  (arrival time - required time)
  Source:                 dv_01/vc_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@21.053ns period=42.105ns})
  Destination:            dv_01/vc_reg[7]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@21.053ns period=42.105ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0_1 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.374ns  (logic 0.186ns (49.706%)  route 0.188ns (50.294%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.802ns
    Source Clock Delay      (SCD):    -0.565ns
    Clock Pessimism Removal (CPR):    -0.237ns
  Clock Uncertainty:      0.159ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.310ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clk_wiz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    clk_wiz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clk_wiz/inst/clkout1_buf/O
                         net (fo=20, routed)          0.599    -0.565    dv_01/clk_out1
    SLICE_X83Y142        FDRE                                         r  dv_01/vc_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X83Y142        FDRE (Prop_fdre_C_Q)         0.141    -0.424 r  dv_01/vc_reg[7]/Q
                         net (fo=13, routed)          0.188    -0.236    dv_01/vc[7]
    SLICE_X83Y142        LUT5 (Prop_lut5_I2_O)        0.045    -0.191 r  dv_01/vc[7]_i_1/O
                         net (fo=1, routed)           0.000    -0.191    dv_01/vc[7]_i_1_n_0
    SLICE_X83Y142        FDRE                                         r  dv_01/vc_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clk_wiz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    clk_wiz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clk_wiz/inst/clkout1_buf/O
                         net (fo=20, routed)          0.871    -0.802    dv_01/clk_out1
    SLICE_X83Y142        FDRE                                         r  dv_01/vc_reg[7]/C
                         clock pessimism              0.237    -0.565    
                         clock uncertainty            0.159    -0.406    
    SLICE_X83Y142        FDRE (Hold_fdre_C_D)         0.092    -0.314    dv_01/vc_reg[7]
  -------------------------------------------------------------------
                         required time                          0.314    
                         arrival time                          -0.191    
  -------------------------------------------------------------------
                         slack                                  0.123    

Slack (MET) :             0.125ns  (arrival time - required time)
  Source:                 dv_01/hc_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@21.053ns period=42.105ns})
  Destination:            dv_01/hc_reg[7]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@21.053ns period=42.105ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0_1 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.389ns  (logic 0.209ns (53.680%)  route 0.180ns (46.320%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.802ns
    Source Clock Delay      (SCD):    -0.565ns
    Clock Pessimism Removal (CPR):    -0.250ns
  Clock Uncertainty:      0.159ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.310ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clk_wiz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    clk_wiz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clk_wiz/inst/clkout1_buf/O
                         net (fo=20, routed)          0.599    -0.565    dv_01/clk_out1
    SLICE_X84Y141        FDRE                                         r  dv_01/hc_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X84Y141        FDRE (Prop_fdre_C_Q)         0.164    -0.401 r  dv_01/hc_reg[5]/Q
                         net (fo=12, routed)          0.180    -0.221    dv_01/hc[5]
    SLICE_X85Y141        LUT4 (Prop_lut4_I1_O)        0.045    -0.176 r  dv_01/hc[7]_i_1/O
                         net (fo=1, routed)           0.000    -0.176    dv_01/hc_next[7]
    SLICE_X85Y141        FDRE                                         r  dv_01/hc_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clk_wiz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    clk_wiz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clk_wiz/inst/clkout1_buf/O
                         net (fo=20, routed)          0.871    -0.802    dv_01/clk_out1
    SLICE_X85Y141        FDRE                                         r  dv_01/hc_reg[7]/C
                         clock pessimism              0.250    -0.552    
                         clock uncertainty            0.159    -0.393    
    SLICE_X85Y141        FDRE (Hold_fdre_C_D)         0.092    -0.301    dv_01/hc_reg[7]
  -------------------------------------------------------------------
                         required time                          0.301    
                         arrival time                          -0.176    
  -------------------------------------------------------------------
                         slack                                  0.125    

Slack (MET) :             0.147ns  (arrival time - required time)
  Source:                 dv_01/vc_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@21.053ns period=42.105ns})
  Destination:            dv_01/vc_reg[6]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@21.053ns period=42.105ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0_1 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.398ns  (logic 0.186ns (46.735%)  route 0.212ns (53.265%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.801ns
    Source Clock Delay      (SCD):    -0.564ns
    Clock Pessimism Removal (CPR):    -0.237ns
  Clock Uncertainty:      0.159ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.310ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clk_wiz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    clk_wiz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clk_wiz/inst/clkout1_buf/O
                         net (fo=20, routed)          0.600    -0.564    dv_01/clk_out1
    SLICE_X87Y142        FDRE                                         r  dv_01/vc_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X87Y142        FDRE (Prop_fdre_C_Q)         0.141    -0.423 r  dv_01/vc_reg[6]/Q
                         net (fo=14, routed)          0.212    -0.211    dv_01/vc[6]
    SLICE_X87Y142        LUT6 (Prop_lut6_I1_O)        0.045    -0.166 r  dv_01/vc[6]_i_1/O
                         net (fo=1, routed)           0.000    -0.166    dv_01/vc[6]_i_1_n_0
    SLICE_X87Y142        FDRE                                         r  dv_01/vc_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clk_wiz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    clk_wiz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clk_wiz/inst/clkout1_buf/O
                         net (fo=20, routed)          0.871    -0.801    dv_01/clk_out1
    SLICE_X87Y142        FDRE                                         r  dv_01/vc_reg[6]/C
                         clock pessimism              0.237    -0.564    
                         clock uncertainty            0.159    -0.405    
    SLICE_X87Y142        FDRE (Hold_fdre_C_D)         0.092    -0.313    dv_01/vc_reg[6]
  -------------------------------------------------------------------
                         required time                          0.313    
                         arrival time                          -0.166    
  -------------------------------------------------------------------
                         slack                                  0.147    

Slack (MET) :             0.153ns  (arrival time - required time)
  Source:                 dv_01/vc_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@21.053ns period=42.105ns})
  Destination:            dv_01/vc_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@21.053ns period=42.105ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0_1 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.417ns  (logic 0.187ns (44.833%)  route 0.230ns (55.167%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.802ns
    Source Clock Delay      (SCD):    -0.565ns
    Clock Pessimism Removal (CPR):    -0.237ns
  Clock Uncertainty:      0.159ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.310ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clk_wiz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    clk_wiz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clk_wiz/inst/clkout1_buf/O
                         net (fo=20, routed)          0.599    -0.565    dv_01/clk_out1
    SLICE_X83Y142        FDRE                                         r  dv_01/vc_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X83Y142        FDRE (Prop_fdre_C_Q)         0.141    -0.424 r  dv_01/vc_reg[3]/Q
                         net (fo=15, routed)          0.230    -0.194    dv_01/vc[3]
    SLICE_X83Y142        LUT4 (Prop_lut4_I0_O)        0.046    -0.148 r  dv_01/vc[3]_i_1/O
                         net (fo=1, routed)           0.000    -0.148    dv_01/vc[3]_i_1_n_0
    SLICE_X83Y142        FDRE                                         r  dv_01/vc_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clk_wiz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    clk_wiz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clk_wiz/inst/clkout1_buf/O
                         net (fo=20, routed)          0.871    -0.802    dv_01/clk_out1
    SLICE_X83Y142        FDRE                                         r  dv_01/vc_reg[3]/C
                         clock pessimism              0.237    -0.565    
                         clock uncertainty            0.159    -0.406    
    SLICE_X83Y142        FDRE (Hold_fdre_C_D)         0.105    -0.301    dv_01/vc_reg[3]
  -------------------------------------------------------------------
                         required time                          0.301    
                         arrival time                          -0.148    
  -------------------------------------------------------------------
                         slack                                  0.153    





