INFO: [v++ 60-1306] Additional information associated with this v++ link can be found at:
	Reports: /iu_home/iu7044/_x/reports/link
	Log files: /iu_home/iu7044/_x/logs/link
INFO: [v++ 60-1548] Creating build summary session with primary output /iu_home/iu7044/workspace/Alveo_lab1_nikulenko_kernels/vivado_rtl_kernel/rtl_kernel_wizard_0_ex/exports/vinc.xclbin.link_summary, at Thu Dec  9 01:02:14 2021
INFO: [v++ 60-1316] Initiating connection to rulecheck server, at Thu Dec  9 01:02:14 2021
INFO: [v++ 60-1315] Creating rulecheck session with output '/iu_home/iu7044/_x/reports/link/v++_link_vinc_guidance.html', at Thu Dec  9 01:02:33 2021
INFO: [v++ 60-895]   Target platform: /opt/xilinx/platforms/xilinx_u200_xdma_201830_2/xilinx_u200_xdma_201830_2.xpfm
INFO: [v++ 60-1578]   This platform contains Device Support Archive '/opt/xilinx/platforms/xilinx_u200_xdma_201830_2/hw/xilinx_u200_xdma_201830_2.dsa'
INFO: [v++ 74-74] Compiler Version string: 2020.2
INFO: [v++ 60-1302] Platform 'xilinx_u200_xdma_201830_2.xpfm' has been explicitly enabled for this release.
INFO: [v++ 60-629] Linking for hardware target
INFO: [v++ 60-423]   Target device: xilinx_u200_xdma_201830_2
INFO: [v++ 60-1332] Run 'run_link' status: Not started
INFO: [v++ 60-1443] [01:03:28] Run run_link: Step system_link: Started
INFO: [v++ 60-1453] Command Line: system_link --xo /iu_home/iu7044/workspace/Alveo_lab1_nikulenko_kernels/src/vitis_rtl_kernel/rtl_kernel_wizard_0/rtl_kernel_wizard_0.xo --config /iu_home/iu7044/_x/link/int/syslinkConfig.ini --xpfm /opt/xilinx/platforms/xilinx_u200_xdma_201830_2/xilinx_u200_xdma_201830_2.xpfm --target hw --output_dir /iu_home/iu7044/_x/link/int --temp_dir /iu_home/iu7044/_x/link/sys_link
INFO: [v++ 60-1454] Run Directory: /iu_home/iu7044/_x/link/run_link
INFO: [SYSTEM_LINK 60-1316] Initiating connection to rulecheck server, at Thu Dec  9 01:03:43 2021
INFO: [SYSTEM_LINK 82-70] Extracting xo v3 file /iu_home/iu7044/workspace/Alveo_lab1_nikulenko_kernels/src/vitis_rtl_kernel/rtl_kernel_wizard_0/rtl_kernel_wizard_0.xo
INFO: [SYSTEM_LINK 82-53] Creating IP database /iu_home/iu7044/_x/link/sys_link/_sysl/.cdb/xd_ip_db.xml
INFO: [SYSTEM_LINK 82-38] [01:03:45] build_xd_ip_db started: /data/Xilinx/Vitis/2020.2/bin/build_xd_ip_db -ip_search 0  -sds-pf /iu_home/iu7044/_x/link/sys_link/xilinx_u200_xdma_201830_2.hpfm -clkid 0 -ip /iu_home/iu7044/_x/link/sys_link/iprepo/mycompany_com_kernel_rtl_kernel_wizard_0_1_0,rtl_kernel_wizard_0 -o /iu_home/iu7044/_x/link/sys_link/_sysl/.cdb/xd_ip_db.xml
INFO: [SYSTEM_LINK 82-37] [01:04:19] build_xd_ip_db finished successfully
Time (s): cpu = 00:00:35 ; elapsed = 00:00:34 . Memory (MB): peak = 1557.891 ; gain = 0.000 ; free physical = 54402 ; free virtual = 215693
INFO: [SYSTEM_LINK 82-51] Create system connectivity graph
INFO: [SYSTEM_LINK 82-102] Applying explicit connections to the system connectivity graph: /iu_home/iu7044/_x/link/sys_link/cfgraph/cfgen_cfgraph.xml
INFO: [SYSTEM_LINK 82-38] [01:04:19] cfgen started: /data/Xilinx/Vitis/2020.2/bin/cfgen  -nk rtl_kernel_wizard_0:1:vinc0 -slr vinc0:SLR1 -sp vinc0.m00_axi:DDR[1] -dmclkid 0 -r /iu_home/iu7044/_x/link/sys_link/_sysl/.cdb/xd_ip_db.xml -o /iu_home/iu7044/_x/link/sys_link/cfgraph/cfgen_cfgraph.xml
INFO: [CFGEN 83-0] Kernel Specs: 
INFO: [CFGEN 83-0]   kernel: rtl_kernel_wizard_0, num: 1  {vinc0}
INFO: [CFGEN 83-0] Port Specs: 
INFO: [CFGEN 83-0]   kernel: vinc0, k_port: m00_axi, sptag: DDR[1]
INFO: [CFGEN 83-0] SLR Specs: 
INFO: [CFGEN 83-0]   instance: vinc0, SLR: SLR1
INFO: [CFGEN 83-2228] Creating mapping for argument vinc0.axi00_ptr0 to DDR[1] for directive vinc0.m00_axi:DDR[1]
INFO: [SYSTEM_LINK 82-37] [01:04:49] cfgen finished successfully
Time (s): cpu = 00:00:29 ; elapsed = 00:00:30 . Memory (MB): peak = 1557.891 ; gain = 0.000 ; free physical = 57689 ; free virtual = 217477
INFO: [SYSTEM_LINK 82-52] Create top-level block diagram
INFO: [SYSTEM_LINK 82-38] [01:04:49] cf2bd started: /data/Xilinx/Vitis/2020.2/bin/cf2bd  --linux --trace_buffer 1024 --input_file /iu_home/iu7044/_x/link/sys_link/cfgraph/cfgen_cfgraph.xml --ip_db /iu_home/iu7044/_x/link/sys_link/_sysl/.cdb/xd_ip_db.xml --cf_name dr --working_dir /iu_home/iu7044/_x/link/sys_link/_sysl/.xsd --temp_dir /iu_home/iu7044/_x/link/sys_link --output_dir /iu_home/iu7044/_x/link/int --target_bd pfm_dynamic.bd
INFO: [CF2BD 82-31] Launching cf2xd: cf2xd -linux -trace-buffer 1024 -i /iu_home/iu7044/_x/link/sys_link/cfgraph/cfgen_cfgraph.xml -r /iu_home/iu7044/_x/link/sys_link/_sysl/.cdb/xd_ip_db.xml -o dr.xml
INFO: [CF2BD 82-28] cf2xd finished successfully
INFO: [CF2BD 82-31] Launching cf_xsd: cf_xsd -disable-address-gen -bd pfm_dynamic.bd -dn dr -dp /iu_home/iu7044/_x/link/sys_link/_sysl/.xsd
INFO: [CF2BD 82-28] cf_xsd finished successfully
INFO: [SYSTEM_LINK 82-37] [01:05:06] cf2bd finished successfully
Time (s): cpu = 00:00:14 ; elapsed = 00:00:17 . Memory (MB): peak = 1557.891 ; gain = 0.000 ; free physical = 57560 ; free virtual = 217396
INFO: [v++ 60-1441] [01:05:07] Run run_link: Step system_link: Completed
Time (s): cpu = 00:01:34 ; elapsed = 00:01:38 . Memory (MB): peak = 1585.129 ; gain = 0.000 ; free physical = 57576 ; free virtual = 217411
INFO: [v++ 60-1443] [01:05:07] Run run_link: Step cf2sw: Started
INFO: [v++ 60-1453] Command Line: cf2sw -sdsl /iu_home/iu7044/_x/link/int/sdsl.dat -rtd /iu_home/iu7044/_x/link/int/cf2sw.rtd -nofilter /iu_home/iu7044/_x/link/int/cf2sw_full.rtd -xclbin /iu_home/iu7044/_x/link/int/xclbin_orig.xml -o /iu_home/iu7044/_x/link/int/xclbin_orig.1.xml
INFO: [v++ 60-1454] Run Directory: /iu_home/iu7044/_x/link/run_link
INFO: [v++ 60-1441] [01:05:25] Run run_link: Step cf2sw: Completed
Time (s): cpu = 00:00:17 ; elapsed = 00:00:18 . Memory (MB): peak = 1585.129 ; gain = 0.000 ; free physical = 58137 ; free virtual = 217404
INFO: [v++ 60-1443] [01:05:25] Run run_link: Step rtd2_system_diagram: Started
INFO: [v++ 60-1453] Command Line: rtd2SystemDiagram
INFO: [v++ 60-1454] Run Directory: /iu_home/iu7044/_x/link/run_link
INFO: [v++ 60-1441] [01:05:36] Run run_link: Step rtd2_system_diagram: Completed
Time (s): cpu = 00:00:00.02 ; elapsed = 00:00:11 . Memory (MB): peak = 1585.129 ; gain = 0.000 ; free physical = 57544 ; free virtual = 216815
INFO: [v++ 60-1443] [01:05:36] Run run_link: Step vpl: Started
INFO: [v++ 60-1453] Command Line: vpl -t hw -f xilinx_u200_xdma_201830_2 --remote_ip_cache /iu_home/iu7044/.ipcache --output_dir /iu_home/iu7044/_x/link/int --log_dir /iu_home/iu7044/_x/logs/link --report_dir /iu_home/iu7044/_x/reports/link --config /iu_home/iu7044/_x/link/int/vplConfig.ini -k /iu_home/iu7044/_x/link/int/kernel_info.dat --webtalk_flag Vitis --temp_dir /iu_home/iu7044/_x/link --no-info --iprepo /iu_home/iu7044/_x/link/int/xo/ip_repo/mycompany_com_kernel_rtl_kernel_wizard_0_1_0 --messageDb /iu_home/iu7044/_x/link/run_link/vpl.pb /iu_home/iu7044/_x/link/int/dr.bd.tcl
INFO: [v++ 60-1454] Run Directory: /iu_home/iu7044/_x/link/run_link

****** vpl v2020.2 (64-bit)
  **** SW Build (by xbuild) on 2020-11-18-05:13:29
    ** Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.

INFO: [VPL 60-839] Read in kernel information from file '/iu_home/iu7044/_x/link/int/kernel_info.dat'.
INFO: [VPL 74-74] Compiler Version string: 2020.2
INFO: [VPL 60-423]   Target device: xilinx_u200_xdma_201830_2
INFO: [VPL 60-1032] Extracting hardware platform to /iu_home/iu7044/_x/link/vivado/vpl/.local/hw_platform
WARNING: /data/Xilinx/Vitis/2020.2/tps/lnx64/jre9.0.4 does not exist.
[01:11:18] Run vpl: Step create_project: RUNNING...
[01:11:18] Run vpl: Step create_project: Started
Creating Vivado project.
[01:11:52] Run vpl: Step create_project: Completed
[01:11:52] Run vpl: Step create_bd: Started
[01:13:35] Run vpl: Step create_bd: RUNNING...
[01:15:15] Run vpl: Step create_bd: RUNNING...
[01:16:50] Run vpl: Step create_bd: RUNNING...
[01:18:48] Run vpl: Step create_bd: RUNNING...
[01:20:25] Run vpl: Step create_bd: RUNNING...
[01:22:00] Run vpl: Step create_bd: Completed
[01:22:00] Run vpl: Step update_bd: Started
[01:22:02] Run vpl: Step create_bd: RUNNING...
[01:22:04] Run vpl: Step update_bd: Completed
[01:22:04] Run vpl: Step generate_target: Started
[01:23:40] Run vpl: Step generate_target: RUNNING...
[01:25:17] Run vpl: Step generate_target: RUNNING...
[01:26:46] Run vpl: Step generate_target: RUNNING...
[01:28:33] Run vpl: Step generate_target: RUNNING...
[01:30:05] Run vpl: Step generate_target: RUNNING...
[01:31:20] Run vpl: Step generate_target: Completed
[01:31:20] Run vpl: Step config_hw_runs: Started
[01:31:39] Run vpl: Step config_hw_runs: Completed
[01:31:39] Run vpl: Step synth: Started
[01:33:53] Top-level synthesis in progress.
[01:34:30] Top-level synthesis in progress.
[01:35:08] Top-level synthesis in progress.
[01:35:43] Top-level synthesis in progress.
[01:36:21] Top-level synthesis in progress.
[01:37:02] Top-level synthesis in progress.
[01:37:42] Top-level synthesis in progress.
[01:38:20] Top-level synthesis in progress.
[01:38:58] Top-level synthesis in progress.
[01:39:34] Top-level synthesis in progress.
[01:40:11] Top-level synthesis in progress.
[01:40:48] Top-level synthesis in progress.
[01:41:29] Top-level synthesis in progress.
[01:42:06] Top-level synthesis in progress.
[01:42:44] Top-level synthesis in progress.
[01:43:24] Top-level synthesis in progress.
[01:44:04] Top-level synthesis in progress.
[01:44:41] Run vpl: Step synth: Completed
[01:44:41] Run vpl: Step impl: Started
[02:44:32] Finished 2nd of 6 tasks (FPGA linking synthesized kernels to platform). Elapsed time: 01h 38m 41s 

[02:44:32] Starting logic optimization..
[02:54:58] Phase 1 Retarget
[02:57:35] Phase 2 Constant propagation
[02:59:26] Phase 3 Sweep
[03:04:26] Phase 4 BUFG optimization
[03:06:18] Phase 5 Shift Register Optimization
[03:06:54] Phase 6 Post Processing Netlist
[03:22:09] Finished 3rd of 6 tasks (FPGA logic optimization). Elapsed time: 00h 37m 37s 

[03:22:09] Starting logic placement..
[03:27:13] Phase 1 Placer Initialization
[03:27:13] Phase 1.1 Placer Initialization Netlist Sorting
[03:42:49] Phase 1.2 IO Placement/ Clock Placement/ Build Placer Device
[03:51:42] Phase 1.3 Build Placer Netlist Model
[04:05:09] Phase 1.4 Constrain Clocks/Macros
[04:06:24] Phase 2 Global Placement
[04:06:24] Phase 2.1 Floorplanning
[04:09:28] Phase 2.1.1 Partition Driven Placement
[04:09:28] Phase 2.1.1.1 PBP: Partition Driven Placement
[04:10:04] Phase 2.1.1.2 PBP: Clock Region Placement
[04:14:23] Phase 2.1.1.3 PBP: Compute Congestion
[04:15:02] Phase 2.1.1.4 PBP: UpdateTiming
[04:17:33] Phase 2.1.1.5 PBP: Add part constraints
[04:18:10] Phase 2.2 Update Timing before SLR Path Opt
[04:18:48] Phase 2.3 Global Placement Core
[04:43:32] Phase 2.3.1 Physical Synthesis In Placer
[04:55:06] Phase 3 Detail Placement
[04:55:06] Phase 3.1 Commit Multi Column Macros
[04:55:43] Phase 3.2 Commit Most Macros & LUTRAMs
[05:00:44] Phase 3.3 Small Shape DP
[05:00:44] Phase 3.3.1 Small Shape Clustering
[05:02:02] Phase 3.3.2 Flow Legalize Slice Clusters
[05:02:42] Phase 3.3.3 Slice Area Swap
[05:07:57] Phase 3.4 Place Remaining
[05:08:36] Phase 3.5 Re-assign LUT pins
[05:09:56] Phase 3.6 Pipeline Register Optimization
[05:09:56] Phase 3.7 Fast Optimization
[05:14:23] Phase 4 Post Placement Optimization and Clean-Up
[05:14:23] Phase 4.1 Post Commit Optimization
[05:23:51] Phase 4.1.1 Post Placement Optimization
[05:24:33] Phase 4.1.1.1 BUFG Insertion
[05:24:33] Phase 1 Physical Synthesis Initialization
[05:27:06] Phase 4.1.1.2 BUFG Replication
[05:29:42] Phase 4.1.1.3 Replication
[05:35:54] Phase 4.2 Post Placement Cleanup
[05:36:30] Phase 4.3 Placer Reporting
[05:36:30] Phase 4.3.1 Print Estimated Congestion
[05:38:21] Phase 4.4 Final Placement Cleanup
[06:49:48] Finished 4th of 6 tasks (FPGA logic placement). Elapsed time: 03h 27m 39s 

[06:49:48] Starting logic routing..
[06:56:54] Phase 1 Build RT Design
[07:08:39] Phase 2 Router Initialization
[07:08:39] Phase 2.1 Fix Topology Constraints
[07:08:39] Phase 2.2 Pre Route Cleanup
[07:09:19] Phase 2.3 Global Clock Net Routing
[07:12:32] Phase 2.4 Update Timing
[07:26:39] Phase 2.5 Update Timing for Bus Skew
[07:26:39] Phase 2.5.1 Update Timing
[07:31:49] Phase 3 Initial Routing
[07:31:49] Phase 3.1 Global Routing
[07:36:54] Phase 4 Rip-up And Reroute
[07:36:54] Phase 4.1 Global Iteration 0
[07:56:15] Phase 4.2 Global Iteration 1
[08:02:06] Phase 4.3 Global Iteration 2
[08:06:35] Phase 4.4 Global Iteration 3
[08:09:43] Phase 4.5 Global Iteration 4
[08:12:18] Phase 5 Delay and Skew Optimization
[08:12:18] Phase 5.1 Delay CleanUp
[08:12:18] Phase 5.2 Clock Skew Optimization
[08:12:58] Phase 6 Post Hold Fix
[08:12:58] Phase 6.1 Hold Fix Iter
[08:12:58] Phase 6.1.1 Update Timing
[08:20:01] Phase 7 Route finalize
[08:20:38] Phase 8 Verifying routed nets
[08:21:54] Phase 9 Depositing Routes
[08:25:44] Phase 10 Route finalize
[08:26:22] Phase 11 Post Router Timing
[08:33:16] Finished 5th of 6 tasks (FPGA routing). Elapsed time: 01h 43m 28s 

[08:33:16] Starting bitstream generation..
[10:36:50] Creating bitmap...
[11:22:30] Writing bitstream ./pfm_top_i_dynamic_region_my_rm_partial.bit...
[11:22:30] Finished 6th of 6 tasks (FPGA bitstream generation). Elapsed time: 02h 49m 13s 
[11:25:41] Run vpl: Step impl: Completed
[11:25:51] Run vpl: FINISHED. Run Status: impl Complete!
INFO: [v++ 60-1441] [11:26:20] Run run_link: Step vpl: Completed
Time (s): cpu = 00:19:54 ; elapsed = 10:20:43 . Memory (MB): peak = 1585.129 ; gain = 0.000 ; free physical = 69387 ; free virtual = 228013
INFO: [v++ 60-1443] [11:26:20] Run run_link: Step rtdgen: Started
INFO: [v++ 60-1453] Command Line: rtdgen
INFO: [v++ 60-1454] Run Directory: /iu_home/iu7044/_x/link/run_link
INFO: [v++ 60-991] clock name 'clkwiz_kernel_clk_out1' (clock ID '0') is being mapped to clock name 'DATA_CLK' in the xclbin
INFO: [v++ 60-991] clock name 'clkwiz_kernel2_clk_out1' (clock ID '1') is being mapped to clock name 'KERNEL_CLK' in the xclbin
INFO: [v++ 60-1230] The compiler selected the following frequencies for the runtime controllable kernel clock(s) and scalable system clock(s): Kernel (DATA) clock: clkwiz_kernel_clk_out1 = 300, Kernel (KERNEL) clock: clkwiz_kernel2_clk_out1 = 500
INFO: [v++ 60-1453] Command Line: cf2sw -a /iu_home/iu7044/_x/link/int/address_map.xml -sdsl /iu_home/iu7044/_x/link/int/sdsl.dat -xclbin /iu_home/iu7044/_x/link/int/xclbin_orig.xml -rtd /iu_home/iu7044/_x/link/int/vinc.rtd -o /iu_home/iu7044/_x/link/int/vinc.xml
INFO: [v++ 60-1652] Cf2sw returned exit code: 0
INFO: [v++ 60-2311] HPISystemDiagram::writeSystemDiagramAfterRunningVivado, rtdInputFilePath: /iu_home/iu7044/_x/link/int/vinc.rtd
INFO: [v++ 60-2312] HPISystemDiagram::writeSystemDiagramAfterRunningVivado, systemDiagramOutputFilePath: /iu_home/iu7044/_x/link/int/systemDiagramModelSlrBaseAddress.json
INFO: [v++ 60-1618] Launching 
INFO: [v++ 60-1441] [11:26:35] Run run_link: Step rtdgen: Completed
Time (s): cpu = 00:00:14 ; elapsed = 00:00:15 . Memory (MB): peak = 1585.129 ; gain = 0.000 ; free physical = 69376 ; free virtual = 228002
INFO: [v++ 60-1443] [11:26:35] Run run_link: Step xclbinutil: Started
INFO: [v++ 60-1453] Command Line: xclbinutil --add-section DEBUG_IP_LAYOUT:JSON:/iu_home/iu7044/_x/link/int/debug_ip_layout.rtd --add-section BITSTREAM:RAW:/iu_home/iu7044/_x/link/int/partial.bit --force --target hw --key-value SYS:dfx_enable:true --add-section :JSON:/iu_home/iu7044/_x/link/int/vinc.rtd --append-section :JSON:/iu_home/iu7044/_x/link/int/appendSection.rtd --add-section CLOCK_FREQ_TOPOLOGY:JSON:/iu_home/iu7044/_x/link/int/vinc_xml.rtd --add-section BUILD_METADATA:JSON:/iu_home/iu7044/_x/link/int/vinc_build.rtd --add-section EMBEDDED_METADATA:RAW:/iu_home/iu7044/_x/link/int/vinc.xml --add-section SYSTEM_METADATA:RAW:/iu_home/iu7044/_x/link/int/systemDiagramModelSlrBaseAddress.json --output /iu_home/iu7044/workspace/Alveo_lab1_nikulenko_kernels/vivado_rtl_kernel/rtl_kernel_wizard_0_ex/exports/vinc.xclbin
INFO: [v++ 60-1454] Run Directory: /iu_home/iu7044/_x/link/run_link
XRT Build Version: 2.8.743 (2020.2)
       Build Date: 2020-11-16 00:19:11
          Hash ID: 77d5484b5c4daa691a7f78235053fb036829b1e9
Creating a default 'in-memory' xclbin image.

Section: 'DEBUG_IP_LAYOUT'(9) was successfully added.
Size   : 440 bytes
Format : JSON
File   : '/iu_home/iu7044/_x/link/int/debug_ip_layout.rtd'

Section: 'BITSTREAM'(0) was successfully added.
Size   : 39676274 bytes
Format : RAW
File   : '/iu_home/iu7044/_x/link/int/partial.bit'

Section: 'MEM_TOPOLOGY'(6) was successfully added.
Format : JSON
File   : 'mem_topology'

Section: 'IP_LAYOUT'(8) was successfully added.
Format : JSON
File   : 'ip_layout'

Section: 'CONNECTIVITY'(7) was successfully added.
Format : JSON
File   : 'connectivity'

Section: 'CLOCK_FREQ_TOPOLOGY'(11) was successfully added.
Size   : 274 bytes
Format : JSON
File   : '/iu_home/iu7044/_x/link/int/vinc_xml.rtd'

Section: 'BUILD_METADATA'(14) was successfully added.
Size   : 3152 bytes
Format : JSON
File   : '/iu_home/iu7044/_x/link/int/vinc_build.rtd'

Section: 'EMBEDDED_METADATA'(2) was successfully added.
Size   : 2759 bytes
Format : RAW
File   : '/iu_home/iu7044/_x/link/int/vinc.xml'

Section: 'SYSTEM_METADATA'(22) was successfully added.
Size   : 5853 bytes
Format : RAW
File   : '/iu_home/iu7044/_x/link/int/systemDiagramModelSlrBaseAddress.json'

Section: 'IP_LAYOUT'(8) was successfully appended to.
Format : JSON
File   : 'ip_layout'
Successfully wrote (39698905 bytes) to the output file: /iu_home/iu7044/workspace/Alveo_lab1_nikulenko_kernels/vivado_rtl_kernel/rtl_kernel_wizard_0_ex/exports/vinc.xclbin
Leaving xclbinutil.
INFO: [v++ 60-1441] [11:26:37] Run run_link: Step xclbinutil: Completed
Time (s): cpu = 00:00:00.60 ; elapsed = 00:00:02 . Memory (MB): peak = 1585.129 ; gain = 0.000 ; free physical = 69334 ; free virtual = 227998
INFO: [v++ 60-1443] [11:26:37] Run run_link: Step xclbinutilinfo: Started
INFO: [v++ 60-1453] Command Line: xclbinutil --quiet --force --info /iu_home/iu7044/workspace/Alveo_lab1_nikulenko_kernels/vivado_rtl_kernel/rtl_kernel_wizard_0_ex/exports/vinc.xclbin.info --input /iu_home/iu7044/workspace/Alveo_lab1_nikulenko_kernels/vivado_rtl_kernel/rtl_kernel_wizard_0_ex/exports/vinc.xclbin
INFO: [v++ 60-1454] Run Directory: /iu_home/iu7044/_x/link/run_link
INFO: [v++ 60-1441] [11:26:41] Run run_link: Step xclbinutilinfo: Completed
Time (s): cpu = 00:00:03 ; elapsed = 00:00:03 . Memory (MB): peak = 1585.129 ; gain = 0.000 ; free physical = 69282 ; free virtual = 227946
INFO: [v++ 60-1443] [11:26:41] Run run_link: Step generate_sc_driver: Started
INFO: [v++ 60-1453] Command Line: 
INFO: [v++ 60-1454] Run Directory: /iu_home/iu7044/_x/link/run_link
INFO: [v++ 60-1441] [11:26:41] Run run_link: Step generate_sc_driver: Completed
Time (s): cpu = 00:00:00.01 ; elapsed = 00:00:00.06 . Memory (MB): peak = 1585.129 ; gain = 0.000 ; free physical = 69271 ; free virtual = 227935
INFO: [v++ 60-244] Generating system estimate report...
INFO: [v++ 60-1092] Generated system estimate report: /iu_home/iu7044/_x/reports/link/system_estimate_vinc.xtxt
INFO: [v++ 60-586] Created /iu_home/iu7044/workspace/Alveo_lab1_nikulenko_kernels/vivado_rtl_kernel/rtl_kernel_wizard_0_ex/exports/vinc.ltx
INFO: [v++ 60-586] Created /iu_home/iu7044/workspace/Alveo_lab1_nikulenko_kernels/vivado_rtl_kernel/rtl_kernel_wizard_0_ex/exports/vinc.xclbin
INFO: [v++ 60-1307] Run completed. Additional information can be found in:
	Guidance: /iu_home/iu7044/_x/reports/link/v++_link_vinc_guidance.html
	Timing Report: /iu_home/iu7044/_x/reports/link/imp/impl_1_xilinx_u200_xdma_201830_2_bb_locked_timing_summary_routed.rpt
	Vivado Log: /iu_home/iu7044/_x/logs/link/vivado.log
	Steps Log File: /iu_home/iu7044/_x/logs/link/link.steps.log

INFO: [v++ 60-2343] Use the vitis_analyzer tool to visualize and navigate the relevant reports. Run the following command. 
    vitis_analyzer /iu_home/iu7044/workspace/Alveo_lab1_nikulenko_kernels/vivado_rtl_kernel/rtl_kernel_wizard_0_ex/exports/vinc.xclbin.link_summary 
INFO: [v++ 60-791] Total elapsed time: 10h 24m 48s
INFO: [v++ 60-1653] Closing dispatch client.
