-- ==============================================================
-- Generated by Vitis HLS v2024.2
-- Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
-- Copyright 2022-2024 Advanced Micro Devices, Inc. All Rights Reserved.
-- ==============================================================

library IEEE;
use IEEE.std_logic_1164.all;
use IEEE.numeric_std.all;

entity ocnn6_net_8_layer_pipeline_Block_entry_proc_25 is
port (
    ap_clk : IN STD_LOGIC;
    ap_rst : IN STD_LOGIC;
    ap_start : IN STD_LOGIC;
    ap_done : OUT STD_LOGIC;
    ap_continue : IN STD_LOGIC;
    ap_idle : OUT STD_LOGIC;
    ap_ready : OUT STD_LOGIC;
    pruned_feature_dram_read : IN STD_LOGIC_VECTOR (63 downto 0);
    m_axi_gmem_read_0_AWVALID : OUT STD_LOGIC;
    m_axi_gmem_read_0_AWREADY : IN STD_LOGIC;
    m_axi_gmem_read_0_AWADDR : OUT STD_LOGIC_VECTOR (63 downto 0);
    m_axi_gmem_read_0_AWID : OUT STD_LOGIC_VECTOR (0 downto 0);
    m_axi_gmem_read_0_AWLEN : OUT STD_LOGIC_VECTOR (31 downto 0);
    m_axi_gmem_read_0_AWSIZE : OUT STD_LOGIC_VECTOR (2 downto 0);
    m_axi_gmem_read_0_AWBURST : OUT STD_LOGIC_VECTOR (1 downto 0);
    m_axi_gmem_read_0_AWLOCK : OUT STD_LOGIC_VECTOR (1 downto 0);
    m_axi_gmem_read_0_AWCACHE : OUT STD_LOGIC_VECTOR (3 downto 0);
    m_axi_gmem_read_0_AWPROT : OUT STD_LOGIC_VECTOR (2 downto 0);
    m_axi_gmem_read_0_AWQOS : OUT STD_LOGIC_VECTOR (3 downto 0);
    m_axi_gmem_read_0_AWREGION : OUT STD_LOGIC_VECTOR (3 downto 0);
    m_axi_gmem_read_0_AWUSER : OUT STD_LOGIC_VECTOR (0 downto 0);
    m_axi_gmem_read_0_WVALID : OUT STD_LOGIC;
    m_axi_gmem_read_0_WREADY : IN STD_LOGIC;
    m_axi_gmem_read_0_WDATA : OUT STD_LOGIC_VECTOR (31 downto 0);
    m_axi_gmem_read_0_WSTRB : OUT STD_LOGIC_VECTOR (3 downto 0);
    m_axi_gmem_read_0_WLAST : OUT STD_LOGIC;
    m_axi_gmem_read_0_WID : OUT STD_LOGIC_VECTOR (0 downto 0);
    m_axi_gmem_read_0_WUSER : OUT STD_LOGIC_VECTOR (0 downto 0);
    m_axi_gmem_read_0_ARVALID : OUT STD_LOGIC;
    m_axi_gmem_read_0_ARREADY : IN STD_LOGIC;
    m_axi_gmem_read_0_ARADDR : OUT STD_LOGIC_VECTOR (63 downto 0);
    m_axi_gmem_read_0_ARID : OUT STD_LOGIC_VECTOR (0 downto 0);
    m_axi_gmem_read_0_ARLEN : OUT STD_LOGIC_VECTOR (31 downto 0);
    m_axi_gmem_read_0_ARSIZE : OUT STD_LOGIC_VECTOR (2 downto 0);
    m_axi_gmem_read_0_ARBURST : OUT STD_LOGIC_VECTOR (1 downto 0);
    m_axi_gmem_read_0_ARLOCK : OUT STD_LOGIC_VECTOR (1 downto 0);
    m_axi_gmem_read_0_ARCACHE : OUT STD_LOGIC_VECTOR (3 downto 0);
    m_axi_gmem_read_0_ARPROT : OUT STD_LOGIC_VECTOR (2 downto 0);
    m_axi_gmem_read_0_ARQOS : OUT STD_LOGIC_VECTOR (3 downto 0);
    m_axi_gmem_read_0_ARREGION : OUT STD_LOGIC_VECTOR (3 downto 0);
    m_axi_gmem_read_0_ARUSER : OUT STD_LOGIC_VECTOR (0 downto 0);
    m_axi_gmem_read_0_RVALID : IN STD_LOGIC;
    m_axi_gmem_read_0_RREADY : OUT STD_LOGIC;
    m_axi_gmem_read_0_RDATA : IN STD_LOGIC_VECTOR (31 downto 0);
    m_axi_gmem_read_0_RLAST : IN STD_LOGIC;
    m_axi_gmem_read_0_RID : IN STD_LOGIC_VECTOR (0 downto 0);
    m_axi_gmem_read_0_RFIFONUM : IN STD_LOGIC_VECTOR (12 downto 0);
    m_axi_gmem_read_0_RUSER : IN STD_LOGIC_VECTOR (0 downto 0);
    m_axi_gmem_read_0_RRESP : IN STD_LOGIC_VECTOR (1 downto 0);
    m_axi_gmem_read_0_BVALID : IN STD_LOGIC;
    m_axi_gmem_read_0_BREADY : OUT STD_LOGIC;
    m_axi_gmem_read_0_BRESP : IN STD_LOGIC_VECTOR (1 downto 0);
    m_axi_gmem_read_0_BID : IN STD_LOGIC_VECTOR (0 downto 0);
    m_axi_gmem_read_0_BUSER : IN STD_LOGIC_VECTOR (0 downto 0);
    p_loc_dout : IN STD_LOGIC_VECTOR (33 downto 0);
    p_loc_empty_n : IN STD_LOGIC;
    p_loc_read : OUT STD_LOGIC;
    p_loc_num_data_valid : IN STD_LOGIC_VECTOR (10 downto 0);
    p_loc_fifo_cap : IN STD_LOGIC_VECTOR (10 downto 0);
    wide_trip_count_loc_dout : IN STD_LOGIC_VECTOR (31 downto 0);
    wide_trip_count_loc_empty_n : IN STD_LOGIC;
    wide_trip_count_loc_read : OUT STD_LOGIC;
    wide_trip_count_loc_num_data_valid : IN STD_LOGIC_VECTOR (10 downto 0);
    wide_trip_count_loc_fifo_cap : IN STD_LOGIC_VECTOR (10 downto 0);
    pruned_voxel_count_0_reload_loc_dout : IN STD_LOGIC_VECTOR (31 downto 0);
    pruned_voxel_count_0_reload_loc_empty_n : IN STD_LOGIC;
    pruned_voxel_count_0_reload_loc_read : OUT STD_LOGIC;
    pruned_voxel_count_0_reload_loc_num_data_valid : IN STD_LOGIC_VECTOR (10 downto 0);
    pruned_voxel_count_0_reload_loc_fifo_cap : IN STD_LOGIC_VECTOR (10 downto 0);
    current_morton_list_dout : IN STD_LOGIC_VECTOR (8 downto 0);
    current_morton_list_empty_n : IN STD_LOGIC;
    current_morton_list_read : OUT STD_LOGIC;
    current_morton_list_num_data_valid : IN STD_LOGIC_VECTOR (10 downto 0);
    current_morton_list_fifo_cap : IN STD_LOGIC_VECTOR (10 downto 0);
    layer_pipeline_streams_8_din : OUT STD_LOGIC_VECTOR (1084 downto 0);
    layer_pipeline_streams_8_full_n : IN STD_LOGIC;
    layer_pipeline_streams_8_write : OUT STD_LOGIC;
    layer_pipeline_streams_8_num_data_valid : IN STD_LOGIC_VECTOR (10 downto 0);
    layer_pipeline_streams_8_fifo_cap : IN STD_LOGIC_VECTOR (10 downto 0);
    m_axi_gmem_weights1_0_AWVALID : OUT STD_LOGIC;
    m_axi_gmem_weights1_0_AWREADY : IN STD_LOGIC;
    m_axi_gmem_weights1_0_AWADDR : OUT STD_LOGIC_VECTOR (63 downto 0);
    m_axi_gmem_weights1_0_AWID : OUT STD_LOGIC_VECTOR (0 downto 0);
    m_axi_gmem_weights1_0_AWLEN : OUT STD_LOGIC_VECTOR (31 downto 0);
    m_axi_gmem_weights1_0_AWSIZE : OUT STD_LOGIC_VECTOR (2 downto 0);
    m_axi_gmem_weights1_0_AWBURST : OUT STD_LOGIC_VECTOR (1 downto 0);
    m_axi_gmem_weights1_0_AWLOCK : OUT STD_LOGIC_VECTOR (1 downto 0);
    m_axi_gmem_weights1_0_AWCACHE : OUT STD_LOGIC_VECTOR (3 downto 0);
    m_axi_gmem_weights1_0_AWPROT : OUT STD_LOGIC_VECTOR (2 downto 0);
    m_axi_gmem_weights1_0_AWQOS : OUT STD_LOGIC_VECTOR (3 downto 0);
    m_axi_gmem_weights1_0_AWREGION : OUT STD_LOGIC_VECTOR (3 downto 0);
    m_axi_gmem_weights1_0_AWUSER : OUT STD_LOGIC_VECTOR (0 downto 0);
    m_axi_gmem_weights1_0_WVALID : OUT STD_LOGIC;
    m_axi_gmem_weights1_0_WREADY : IN STD_LOGIC;
    m_axi_gmem_weights1_0_WDATA : OUT STD_LOGIC_VECTOR (31 downto 0);
    m_axi_gmem_weights1_0_WSTRB : OUT STD_LOGIC_VECTOR (3 downto 0);
    m_axi_gmem_weights1_0_WLAST : OUT STD_LOGIC;
    m_axi_gmem_weights1_0_WID : OUT STD_LOGIC_VECTOR (0 downto 0);
    m_axi_gmem_weights1_0_WUSER : OUT STD_LOGIC_VECTOR (0 downto 0);
    m_axi_gmem_weights1_0_ARVALID : OUT STD_LOGIC;
    m_axi_gmem_weights1_0_ARREADY : IN STD_LOGIC;
    m_axi_gmem_weights1_0_ARADDR : OUT STD_LOGIC_VECTOR (63 downto 0);
    m_axi_gmem_weights1_0_ARID : OUT STD_LOGIC_VECTOR (0 downto 0);
    m_axi_gmem_weights1_0_ARLEN : OUT STD_LOGIC_VECTOR (31 downto 0);
    m_axi_gmem_weights1_0_ARSIZE : OUT STD_LOGIC_VECTOR (2 downto 0);
    m_axi_gmem_weights1_0_ARBURST : OUT STD_LOGIC_VECTOR (1 downto 0);
    m_axi_gmem_weights1_0_ARLOCK : OUT STD_LOGIC_VECTOR (1 downto 0);
    m_axi_gmem_weights1_0_ARCACHE : OUT STD_LOGIC_VECTOR (3 downto 0);
    m_axi_gmem_weights1_0_ARPROT : OUT STD_LOGIC_VECTOR (2 downto 0);
    m_axi_gmem_weights1_0_ARQOS : OUT STD_LOGIC_VECTOR (3 downto 0);
    m_axi_gmem_weights1_0_ARREGION : OUT STD_LOGIC_VECTOR (3 downto 0);
    m_axi_gmem_weights1_0_ARUSER : OUT STD_LOGIC_VECTOR (0 downto 0);
    m_axi_gmem_weights1_0_RVALID : IN STD_LOGIC;
    m_axi_gmem_weights1_0_RREADY : OUT STD_LOGIC;
    m_axi_gmem_weights1_0_RDATA : IN STD_LOGIC_VECTOR (31 downto 0);
    m_axi_gmem_weights1_0_RLAST : IN STD_LOGIC;
    m_axi_gmem_weights1_0_RID : IN STD_LOGIC_VECTOR (0 downto 0);
    m_axi_gmem_weights1_0_RFIFONUM : IN STD_LOGIC_VECTOR (12 downto 0);
    m_axi_gmem_weights1_0_RUSER : IN STD_LOGIC_VECTOR (0 downto 0);
    m_axi_gmem_weights1_0_RRESP : IN STD_LOGIC_VECTOR (1 downto 0);
    m_axi_gmem_weights1_0_BVALID : IN STD_LOGIC;
    m_axi_gmem_weights1_0_BREADY : OUT STD_LOGIC;
    m_axi_gmem_weights1_0_BRESP : IN STD_LOGIC_VECTOR (1 downto 0);
    m_axi_gmem_weights1_0_BID : IN STD_LOGIC_VECTOR (0 downto 0);
    m_axi_gmem_weights1_0_BUSER : IN STD_LOGIC_VECTOR (0 downto 0);
    conv1_weights : IN STD_LOGIC_VECTOR (63 downto 0);
    m_axi_gmem_weights2_0_AWVALID : OUT STD_LOGIC;
    m_axi_gmem_weights2_0_AWREADY : IN STD_LOGIC;
    m_axi_gmem_weights2_0_AWADDR : OUT STD_LOGIC_VECTOR (63 downto 0);
    m_axi_gmem_weights2_0_AWID : OUT STD_LOGIC_VECTOR (0 downto 0);
    m_axi_gmem_weights2_0_AWLEN : OUT STD_LOGIC_VECTOR (31 downto 0);
    m_axi_gmem_weights2_0_AWSIZE : OUT STD_LOGIC_VECTOR (2 downto 0);
    m_axi_gmem_weights2_0_AWBURST : OUT STD_LOGIC_VECTOR (1 downto 0);
    m_axi_gmem_weights2_0_AWLOCK : OUT STD_LOGIC_VECTOR (1 downto 0);
    m_axi_gmem_weights2_0_AWCACHE : OUT STD_LOGIC_VECTOR (3 downto 0);
    m_axi_gmem_weights2_0_AWPROT : OUT STD_LOGIC_VECTOR (2 downto 0);
    m_axi_gmem_weights2_0_AWQOS : OUT STD_LOGIC_VECTOR (3 downto 0);
    m_axi_gmem_weights2_0_AWREGION : OUT STD_LOGIC_VECTOR (3 downto 0);
    m_axi_gmem_weights2_0_AWUSER : OUT STD_LOGIC_VECTOR (0 downto 0);
    m_axi_gmem_weights2_0_WVALID : OUT STD_LOGIC;
    m_axi_gmem_weights2_0_WREADY : IN STD_LOGIC;
    m_axi_gmem_weights2_0_WDATA : OUT STD_LOGIC_VECTOR (31 downto 0);
    m_axi_gmem_weights2_0_WSTRB : OUT STD_LOGIC_VECTOR (3 downto 0);
    m_axi_gmem_weights2_0_WLAST : OUT STD_LOGIC;
    m_axi_gmem_weights2_0_WID : OUT STD_LOGIC_VECTOR (0 downto 0);
    m_axi_gmem_weights2_0_WUSER : OUT STD_LOGIC_VECTOR (0 downto 0);
    m_axi_gmem_weights2_0_ARVALID : OUT STD_LOGIC;
    m_axi_gmem_weights2_0_ARREADY : IN STD_LOGIC;
    m_axi_gmem_weights2_0_ARADDR : OUT STD_LOGIC_VECTOR (63 downto 0);
    m_axi_gmem_weights2_0_ARID : OUT STD_LOGIC_VECTOR (0 downto 0);
    m_axi_gmem_weights2_0_ARLEN : OUT STD_LOGIC_VECTOR (31 downto 0);
    m_axi_gmem_weights2_0_ARSIZE : OUT STD_LOGIC_VECTOR (2 downto 0);
    m_axi_gmem_weights2_0_ARBURST : OUT STD_LOGIC_VECTOR (1 downto 0);
    m_axi_gmem_weights2_0_ARLOCK : OUT STD_LOGIC_VECTOR (1 downto 0);
    m_axi_gmem_weights2_0_ARCACHE : OUT STD_LOGIC_VECTOR (3 downto 0);
    m_axi_gmem_weights2_0_ARPROT : OUT STD_LOGIC_VECTOR (2 downto 0);
    m_axi_gmem_weights2_0_ARQOS : OUT STD_LOGIC_VECTOR (3 downto 0);
    m_axi_gmem_weights2_0_ARREGION : OUT STD_LOGIC_VECTOR (3 downto 0);
    m_axi_gmem_weights2_0_ARUSER : OUT STD_LOGIC_VECTOR (0 downto 0);
    m_axi_gmem_weights2_0_RVALID : IN STD_LOGIC;
    m_axi_gmem_weights2_0_RREADY : OUT STD_LOGIC;
    m_axi_gmem_weights2_0_RDATA : IN STD_LOGIC_VECTOR (31 downto 0);
    m_axi_gmem_weights2_0_RLAST : IN STD_LOGIC;
    m_axi_gmem_weights2_0_RID : IN STD_LOGIC_VECTOR (0 downto 0);
    m_axi_gmem_weights2_0_RFIFONUM : IN STD_LOGIC_VECTOR (12 downto 0);
    m_axi_gmem_weights2_0_RUSER : IN STD_LOGIC_VECTOR (0 downto 0);
    m_axi_gmem_weights2_0_RRESP : IN STD_LOGIC_VECTOR (1 downto 0);
    m_axi_gmem_weights2_0_BVALID : IN STD_LOGIC;
    m_axi_gmem_weights2_0_BREADY : OUT STD_LOGIC;
    m_axi_gmem_weights2_0_BRESP : IN STD_LOGIC_VECTOR (1 downto 0);
    m_axi_gmem_weights2_0_BID : IN STD_LOGIC_VECTOR (0 downto 0);
    m_axi_gmem_weights2_0_BUSER : IN STD_LOGIC_VECTOR (0 downto 0);
    conv2_weights : IN STD_LOGIC_VECTOR (63 downto 0);
    m_axi_gmem_weights3_0_AWVALID : OUT STD_LOGIC;
    m_axi_gmem_weights3_0_AWREADY : IN STD_LOGIC;
    m_axi_gmem_weights3_0_AWADDR : OUT STD_LOGIC_VECTOR (63 downto 0);
    m_axi_gmem_weights3_0_AWID : OUT STD_LOGIC_VECTOR (0 downto 0);
    m_axi_gmem_weights3_0_AWLEN : OUT STD_LOGIC_VECTOR (31 downto 0);
    m_axi_gmem_weights3_0_AWSIZE : OUT STD_LOGIC_VECTOR (2 downto 0);
    m_axi_gmem_weights3_0_AWBURST : OUT STD_LOGIC_VECTOR (1 downto 0);
    m_axi_gmem_weights3_0_AWLOCK : OUT STD_LOGIC_VECTOR (1 downto 0);
    m_axi_gmem_weights3_0_AWCACHE : OUT STD_LOGIC_VECTOR (3 downto 0);
    m_axi_gmem_weights3_0_AWPROT : OUT STD_LOGIC_VECTOR (2 downto 0);
    m_axi_gmem_weights3_0_AWQOS : OUT STD_LOGIC_VECTOR (3 downto 0);
    m_axi_gmem_weights3_0_AWREGION : OUT STD_LOGIC_VECTOR (3 downto 0);
    m_axi_gmem_weights3_0_AWUSER : OUT STD_LOGIC_VECTOR (0 downto 0);
    m_axi_gmem_weights3_0_WVALID : OUT STD_LOGIC;
    m_axi_gmem_weights3_0_WREADY : IN STD_LOGIC;
    m_axi_gmem_weights3_0_WDATA : OUT STD_LOGIC_VECTOR (31 downto 0);
    m_axi_gmem_weights3_0_WSTRB : OUT STD_LOGIC_VECTOR (3 downto 0);
    m_axi_gmem_weights3_0_WLAST : OUT STD_LOGIC;
    m_axi_gmem_weights3_0_WID : OUT STD_LOGIC_VECTOR (0 downto 0);
    m_axi_gmem_weights3_0_WUSER : OUT STD_LOGIC_VECTOR (0 downto 0);
    m_axi_gmem_weights3_0_ARVALID : OUT STD_LOGIC;
    m_axi_gmem_weights3_0_ARREADY : IN STD_LOGIC;
    m_axi_gmem_weights3_0_ARADDR : OUT STD_LOGIC_VECTOR (63 downto 0);
    m_axi_gmem_weights3_0_ARID : OUT STD_LOGIC_VECTOR (0 downto 0);
    m_axi_gmem_weights3_0_ARLEN : OUT STD_LOGIC_VECTOR (31 downto 0);
    m_axi_gmem_weights3_0_ARSIZE : OUT STD_LOGIC_VECTOR (2 downto 0);
    m_axi_gmem_weights3_0_ARBURST : OUT STD_LOGIC_VECTOR (1 downto 0);
    m_axi_gmem_weights3_0_ARLOCK : OUT STD_LOGIC_VECTOR (1 downto 0);
    m_axi_gmem_weights3_0_ARCACHE : OUT STD_LOGIC_VECTOR (3 downto 0);
    m_axi_gmem_weights3_0_ARPROT : OUT STD_LOGIC_VECTOR (2 downto 0);
    m_axi_gmem_weights3_0_ARQOS : OUT STD_LOGIC_VECTOR (3 downto 0);
    m_axi_gmem_weights3_0_ARREGION : OUT STD_LOGIC_VECTOR (3 downto 0);
    m_axi_gmem_weights3_0_ARUSER : OUT STD_LOGIC_VECTOR (0 downto 0);
    m_axi_gmem_weights3_0_RVALID : IN STD_LOGIC;
    m_axi_gmem_weights3_0_RREADY : OUT STD_LOGIC;
    m_axi_gmem_weights3_0_RDATA : IN STD_LOGIC_VECTOR (31 downto 0);
    m_axi_gmem_weights3_0_RLAST : IN STD_LOGIC;
    m_axi_gmem_weights3_0_RID : IN STD_LOGIC_VECTOR (0 downto 0);
    m_axi_gmem_weights3_0_RFIFONUM : IN STD_LOGIC_VECTOR (12 downto 0);
    m_axi_gmem_weights3_0_RUSER : IN STD_LOGIC_VECTOR (0 downto 0);
    m_axi_gmem_weights3_0_RRESP : IN STD_LOGIC_VECTOR (1 downto 0);
    m_axi_gmem_weights3_0_BVALID : IN STD_LOGIC;
    m_axi_gmem_weights3_0_BREADY : OUT STD_LOGIC;
    m_axi_gmem_weights3_0_BRESP : IN STD_LOGIC_VECTOR (1 downto 0);
    m_axi_gmem_weights3_0_BID : IN STD_LOGIC_VECTOR (0 downto 0);
    m_axi_gmem_weights3_0_BUSER : IN STD_LOGIC_VECTOR (0 downto 0);
    conv3_weights : IN STD_LOGIC_VECTOR (63 downto 0);
    m_axi_gmem_weights4_0_AWVALID : OUT STD_LOGIC;
    m_axi_gmem_weights4_0_AWREADY : IN STD_LOGIC;
    m_axi_gmem_weights4_0_AWADDR : OUT STD_LOGIC_VECTOR (63 downto 0);
    m_axi_gmem_weights4_0_AWID : OUT STD_LOGIC_VECTOR (0 downto 0);
    m_axi_gmem_weights4_0_AWLEN : OUT STD_LOGIC_VECTOR (31 downto 0);
    m_axi_gmem_weights4_0_AWSIZE : OUT STD_LOGIC_VECTOR (2 downto 0);
    m_axi_gmem_weights4_0_AWBURST : OUT STD_LOGIC_VECTOR (1 downto 0);
    m_axi_gmem_weights4_0_AWLOCK : OUT STD_LOGIC_VECTOR (1 downto 0);
    m_axi_gmem_weights4_0_AWCACHE : OUT STD_LOGIC_VECTOR (3 downto 0);
    m_axi_gmem_weights4_0_AWPROT : OUT STD_LOGIC_VECTOR (2 downto 0);
    m_axi_gmem_weights4_0_AWQOS : OUT STD_LOGIC_VECTOR (3 downto 0);
    m_axi_gmem_weights4_0_AWREGION : OUT STD_LOGIC_VECTOR (3 downto 0);
    m_axi_gmem_weights4_0_AWUSER : OUT STD_LOGIC_VECTOR (0 downto 0);
    m_axi_gmem_weights4_0_WVALID : OUT STD_LOGIC;
    m_axi_gmem_weights4_0_WREADY : IN STD_LOGIC;
    m_axi_gmem_weights4_0_WDATA : OUT STD_LOGIC_VECTOR (31 downto 0);
    m_axi_gmem_weights4_0_WSTRB : OUT STD_LOGIC_VECTOR (3 downto 0);
    m_axi_gmem_weights4_0_WLAST : OUT STD_LOGIC;
    m_axi_gmem_weights4_0_WID : OUT STD_LOGIC_VECTOR (0 downto 0);
    m_axi_gmem_weights4_0_WUSER : OUT STD_LOGIC_VECTOR (0 downto 0);
    m_axi_gmem_weights4_0_ARVALID : OUT STD_LOGIC;
    m_axi_gmem_weights4_0_ARREADY : IN STD_LOGIC;
    m_axi_gmem_weights4_0_ARADDR : OUT STD_LOGIC_VECTOR (63 downto 0);
    m_axi_gmem_weights4_0_ARID : OUT STD_LOGIC_VECTOR (0 downto 0);
    m_axi_gmem_weights4_0_ARLEN : OUT STD_LOGIC_VECTOR (31 downto 0);
    m_axi_gmem_weights4_0_ARSIZE : OUT STD_LOGIC_VECTOR (2 downto 0);
    m_axi_gmem_weights4_0_ARBURST : OUT STD_LOGIC_VECTOR (1 downto 0);
    m_axi_gmem_weights4_0_ARLOCK : OUT STD_LOGIC_VECTOR (1 downto 0);
    m_axi_gmem_weights4_0_ARCACHE : OUT STD_LOGIC_VECTOR (3 downto 0);
    m_axi_gmem_weights4_0_ARPROT : OUT STD_LOGIC_VECTOR (2 downto 0);
    m_axi_gmem_weights4_0_ARQOS : OUT STD_LOGIC_VECTOR (3 downto 0);
    m_axi_gmem_weights4_0_ARREGION : OUT STD_LOGIC_VECTOR (3 downto 0);
    m_axi_gmem_weights4_0_ARUSER : OUT STD_LOGIC_VECTOR (0 downto 0);
    m_axi_gmem_weights4_0_RVALID : IN STD_LOGIC;
    m_axi_gmem_weights4_0_RREADY : OUT STD_LOGIC;
    m_axi_gmem_weights4_0_RDATA : IN STD_LOGIC_VECTOR (31 downto 0);
    m_axi_gmem_weights4_0_RLAST : IN STD_LOGIC;
    m_axi_gmem_weights4_0_RID : IN STD_LOGIC_VECTOR (0 downto 0);
    m_axi_gmem_weights4_0_RFIFONUM : IN STD_LOGIC_VECTOR (12 downto 0);
    m_axi_gmem_weights4_0_RUSER : IN STD_LOGIC_VECTOR (0 downto 0);
    m_axi_gmem_weights4_0_RRESP : IN STD_LOGIC_VECTOR (1 downto 0);
    m_axi_gmem_weights4_0_BVALID : IN STD_LOGIC;
    m_axi_gmem_weights4_0_BREADY : OUT STD_LOGIC;
    m_axi_gmem_weights4_0_BRESP : IN STD_LOGIC_VECTOR (1 downto 0);
    m_axi_gmem_weights4_0_BID : IN STD_LOGIC_VECTOR (0 downto 0);
    m_axi_gmem_weights4_0_BUSER : IN STD_LOGIC_VECTOR (0 downto 0);
    conv4_weights : IN STD_LOGIC_VECTOR (63 downto 0);
    m_axi_gmem_weights5_0_AWVALID : OUT STD_LOGIC;
    m_axi_gmem_weights5_0_AWREADY : IN STD_LOGIC;
    m_axi_gmem_weights5_0_AWADDR : OUT STD_LOGIC_VECTOR (63 downto 0);
    m_axi_gmem_weights5_0_AWID : OUT STD_LOGIC_VECTOR (0 downto 0);
    m_axi_gmem_weights5_0_AWLEN : OUT STD_LOGIC_VECTOR (31 downto 0);
    m_axi_gmem_weights5_0_AWSIZE : OUT STD_LOGIC_VECTOR (2 downto 0);
    m_axi_gmem_weights5_0_AWBURST : OUT STD_LOGIC_VECTOR (1 downto 0);
    m_axi_gmem_weights5_0_AWLOCK : OUT STD_LOGIC_VECTOR (1 downto 0);
    m_axi_gmem_weights5_0_AWCACHE : OUT STD_LOGIC_VECTOR (3 downto 0);
    m_axi_gmem_weights5_0_AWPROT : OUT STD_LOGIC_VECTOR (2 downto 0);
    m_axi_gmem_weights5_0_AWQOS : OUT STD_LOGIC_VECTOR (3 downto 0);
    m_axi_gmem_weights5_0_AWREGION : OUT STD_LOGIC_VECTOR (3 downto 0);
    m_axi_gmem_weights5_0_AWUSER : OUT STD_LOGIC_VECTOR (0 downto 0);
    m_axi_gmem_weights5_0_WVALID : OUT STD_LOGIC;
    m_axi_gmem_weights5_0_WREADY : IN STD_LOGIC;
    m_axi_gmem_weights5_0_WDATA : OUT STD_LOGIC_VECTOR (31 downto 0);
    m_axi_gmem_weights5_0_WSTRB : OUT STD_LOGIC_VECTOR (3 downto 0);
    m_axi_gmem_weights5_0_WLAST : OUT STD_LOGIC;
    m_axi_gmem_weights5_0_WID : OUT STD_LOGIC_VECTOR (0 downto 0);
    m_axi_gmem_weights5_0_WUSER : OUT STD_LOGIC_VECTOR (0 downto 0);
    m_axi_gmem_weights5_0_ARVALID : OUT STD_LOGIC;
    m_axi_gmem_weights5_0_ARREADY : IN STD_LOGIC;
    m_axi_gmem_weights5_0_ARADDR : OUT STD_LOGIC_VECTOR (63 downto 0);
    m_axi_gmem_weights5_0_ARID : OUT STD_LOGIC_VECTOR (0 downto 0);
    m_axi_gmem_weights5_0_ARLEN : OUT STD_LOGIC_VECTOR (31 downto 0);
    m_axi_gmem_weights5_0_ARSIZE : OUT STD_LOGIC_VECTOR (2 downto 0);
    m_axi_gmem_weights5_0_ARBURST : OUT STD_LOGIC_VECTOR (1 downto 0);
    m_axi_gmem_weights5_0_ARLOCK : OUT STD_LOGIC_VECTOR (1 downto 0);
    m_axi_gmem_weights5_0_ARCACHE : OUT STD_LOGIC_VECTOR (3 downto 0);
    m_axi_gmem_weights5_0_ARPROT : OUT STD_LOGIC_VECTOR (2 downto 0);
    m_axi_gmem_weights5_0_ARQOS : OUT STD_LOGIC_VECTOR (3 downto 0);
    m_axi_gmem_weights5_0_ARREGION : OUT STD_LOGIC_VECTOR (3 downto 0);
    m_axi_gmem_weights5_0_ARUSER : OUT STD_LOGIC_VECTOR (0 downto 0);
    m_axi_gmem_weights5_0_RVALID : IN STD_LOGIC;
    m_axi_gmem_weights5_0_RREADY : OUT STD_LOGIC;
    m_axi_gmem_weights5_0_RDATA : IN STD_LOGIC_VECTOR (31 downto 0);
    m_axi_gmem_weights5_0_RLAST : IN STD_LOGIC;
    m_axi_gmem_weights5_0_RID : IN STD_LOGIC_VECTOR (0 downto 0);
    m_axi_gmem_weights5_0_RFIFONUM : IN STD_LOGIC_VECTOR (12 downto 0);
    m_axi_gmem_weights5_0_RUSER : IN STD_LOGIC_VECTOR (0 downto 0);
    m_axi_gmem_weights5_0_RRESP : IN STD_LOGIC_VECTOR (1 downto 0);
    m_axi_gmem_weights5_0_BVALID : IN STD_LOGIC;
    m_axi_gmem_weights5_0_BREADY : OUT STD_LOGIC;
    m_axi_gmem_weights5_0_BRESP : IN STD_LOGIC_VECTOR (1 downto 0);
    m_axi_gmem_weights5_0_BID : IN STD_LOGIC_VECTOR (0 downto 0);
    m_axi_gmem_weights5_0_BUSER : IN STD_LOGIC_VECTOR (0 downto 0);
    conv5_weights : IN STD_LOGIC_VECTOR (63 downto 0);
    m_axi_gmem_weights6_0_AWVALID : OUT STD_LOGIC;
    m_axi_gmem_weights6_0_AWREADY : IN STD_LOGIC;
    m_axi_gmem_weights6_0_AWADDR : OUT STD_LOGIC_VECTOR (63 downto 0);
    m_axi_gmem_weights6_0_AWID : OUT STD_LOGIC_VECTOR (0 downto 0);
    m_axi_gmem_weights6_0_AWLEN : OUT STD_LOGIC_VECTOR (31 downto 0);
    m_axi_gmem_weights6_0_AWSIZE : OUT STD_LOGIC_VECTOR (2 downto 0);
    m_axi_gmem_weights6_0_AWBURST : OUT STD_LOGIC_VECTOR (1 downto 0);
    m_axi_gmem_weights6_0_AWLOCK : OUT STD_LOGIC_VECTOR (1 downto 0);
    m_axi_gmem_weights6_0_AWCACHE : OUT STD_LOGIC_VECTOR (3 downto 0);
    m_axi_gmem_weights6_0_AWPROT : OUT STD_LOGIC_VECTOR (2 downto 0);
    m_axi_gmem_weights6_0_AWQOS : OUT STD_LOGIC_VECTOR (3 downto 0);
    m_axi_gmem_weights6_0_AWREGION : OUT STD_LOGIC_VECTOR (3 downto 0);
    m_axi_gmem_weights6_0_AWUSER : OUT STD_LOGIC_VECTOR (0 downto 0);
    m_axi_gmem_weights6_0_WVALID : OUT STD_LOGIC;
    m_axi_gmem_weights6_0_WREADY : IN STD_LOGIC;
    m_axi_gmem_weights6_0_WDATA : OUT STD_LOGIC_VECTOR (31 downto 0);
    m_axi_gmem_weights6_0_WSTRB : OUT STD_LOGIC_VECTOR (3 downto 0);
    m_axi_gmem_weights6_0_WLAST : OUT STD_LOGIC;
    m_axi_gmem_weights6_0_WID : OUT STD_LOGIC_VECTOR (0 downto 0);
    m_axi_gmem_weights6_0_WUSER : OUT STD_LOGIC_VECTOR (0 downto 0);
    m_axi_gmem_weights6_0_ARVALID : OUT STD_LOGIC;
    m_axi_gmem_weights6_0_ARREADY : IN STD_LOGIC;
    m_axi_gmem_weights6_0_ARADDR : OUT STD_LOGIC_VECTOR (63 downto 0);
    m_axi_gmem_weights6_0_ARID : OUT STD_LOGIC_VECTOR (0 downto 0);
    m_axi_gmem_weights6_0_ARLEN : OUT STD_LOGIC_VECTOR (31 downto 0);
    m_axi_gmem_weights6_0_ARSIZE : OUT STD_LOGIC_VECTOR (2 downto 0);
    m_axi_gmem_weights6_0_ARBURST : OUT STD_LOGIC_VECTOR (1 downto 0);
    m_axi_gmem_weights6_0_ARLOCK : OUT STD_LOGIC_VECTOR (1 downto 0);
    m_axi_gmem_weights6_0_ARCACHE : OUT STD_LOGIC_VECTOR (3 downto 0);
    m_axi_gmem_weights6_0_ARPROT : OUT STD_LOGIC_VECTOR (2 downto 0);
    m_axi_gmem_weights6_0_ARQOS : OUT STD_LOGIC_VECTOR (3 downto 0);
    m_axi_gmem_weights6_0_ARREGION : OUT STD_LOGIC_VECTOR (3 downto 0);
    m_axi_gmem_weights6_0_ARUSER : OUT STD_LOGIC_VECTOR (0 downto 0);
    m_axi_gmem_weights6_0_RVALID : IN STD_LOGIC;
    m_axi_gmem_weights6_0_RREADY : OUT STD_LOGIC;
    m_axi_gmem_weights6_0_RDATA : IN STD_LOGIC_VECTOR (31 downto 0);
    m_axi_gmem_weights6_0_RLAST : IN STD_LOGIC;
    m_axi_gmem_weights6_0_RID : IN STD_LOGIC_VECTOR (0 downto 0);
    m_axi_gmem_weights6_0_RFIFONUM : IN STD_LOGIC_VECTOR (12 downto 0);
    m_axi_gmem_weights6_0_RUSER : IN STD_LOGIC_VECTOR (0 downto 0);
    m_axi_gmem_weights6_0_RRESP : IN STD_LOGIC_VECTOR (1 downto 0);
    m_axi_gmem_weights6_0_BVALID : IN STD_LOGIC;
    m_axi_gmem_weights6_0_BREADY : OUT STD_LOGIC;
    m_axi_gmem_weights6_0_BRESP : IN STD_LOGIC_VECTOR (1 downto 0);
    m_axi_gmem_weights6_0_BID : IN STD_LOGIC_VECTOR (0 downto 0);
    m_axi_gmem_weights6_0_BUSER : IN STD_LOGIC_VECTOR (0 downto 0);
    conv6_weights : IN STD_LOGIC_VECTOR (63 downto 0);
    m_axi_gmem_weights7_0_AWVALID : OUT STD_LOGIC;
    m_axi_gmem_weights7_0_AWREADY : IN STD_LOGIC;
    m_axi_gmem_weights7_0_AWADDR : OUT STD_LOGIC_VECTOR (63 downto 0);
    m_axi_gmem_weights7_0_AWID : OUT STD_LOGIC_VECTOR (0 downto 0);
    m_axi_gmem_weights7_0_AWLEN : OUT STD_LOGIC_VECTOR (31 downto 0);
    m_axi_gmem_weights7_0_AWSIZE : OUT STD_LOGIC_VECTOR (2 downto 0);
    m_axi_gmem_weights7_0_AWBURST : OUT STD_LOGIC_VECTOR (1 downto 0);
    m_axi_gmem_weights7_0_AWLOCK : OUT STD_LOGIC_VECTOR (1 downto 0);
    m_axi_gmem_weights7_0_AWCACHE : OUT STD_LOGIC_VECTOR (3 downto 0);
    m_axi_gmem_weights7_0_AWPROT : OUT STD_LOGIC_VECTOR (2 downto 0);
    m_axi_gmem_weights7_0_AWQOS : OUT STD_LOGIC_VECTOR (3 downto 0);
    m_axi_gmem_weights7_0_AWREGION : OUT STD_LOGIC_VECTOR (3 downto 0);
    m_axi_gmem_weights7_0_AWUSER : OUT STD_LOGIC_VECTOR (0 downto 0);
    m_axi_gmem_weights7_0_WVALID : OUT STD_LOGIC;
    m_axi_gmem_weights7_0_WREADY : IN STD_LOGIC;
    m_axi_gmem_weights7_0_WDATA : OUT STD_LOGIC_VECTOR (31 downto 0);
    m_axi_gmem_weights7_0_WSTRB : OUT STD_LOGIC_VECTOR (3 downto 0);
    m_axi_gmem_weights7_0_WLAST : OUT STD_LOGIC;
    m_axi_gmem_weights7_0_WID : OUT STD_LOGIC_VECTOR (0 downto 0);
    m_axi_gmem_weights7_0_WUSER : OUT STD_LOGIC_VECTOR (0 downto 0);
    m_axi_gmem_weights7_0_ARVALID : OUT STD_LOGIC;
    m_axi_gmem_weights7_0_ARREADY : IN STD_LOGIC;
    m_axi_gmem_weights7_0_ARADDR : OUT STD_LOGIC_VECTOR (63 downto 0);
    m_axi_gmem_weights7_0_ARID : OUT STD_LOGIC_VECTOR (0 downto 0);
    m_axi_gmem_weights7_0_ARLEN : OUT STD_LOGIC_VECTOR (31 downto 0);
    m_axi_gmem_weights7_0_ARSIZE : OUT STD_LOGIC_VECTOR (2 downto 0);
    m_axi_gmem_weights7_0_ARBURST : OUT STD_LOGIC_VECTOR (1 downto 0);
    m_axi_gmem_weights7_0_ARLOCK : OUT STD_LOGIC_VECTOR (1 downto 0);
    m_axi_gmem_weights7_0_ARCACHE : OUT STD_LOGIC_VECTOR (3 downto 0);
    m_axi_gmem_weights7_0_ARPROT : OUT STD_LOGIC_VECTOR (2 downto 0);
    m_axi_gmem_weights7_0_ARQOS : OUT STD_LOGIC_VECTOR (3 downto 0);
    m_axi_gmem_weights7_0_ARREGION : OUT STD_LOGIC_VECTOR (3 downto 0);
    m_axi_gmem_weights7_0_ARUSER : OUT STD_LOGIC_VECTOR (0 downto 0);
    m_axi_gmem_weights7_0_RVALID : IN STD_LOGIC;
    m_axi_gmem_weights7_0_RREADY : OUT STD_LOGIC;
    m_axi_gmem_weights7_0_RDATA : IN STD_LOGIC_VECTOR (31 downto 0);
    m_axi_gmem_weights7_0_RLAST : IN STD_LOGIC;
    m_axi_gmem_weights7_0_RID : IN STD_LOGIC_VECTOR (0 downto 0);
    m_axi_gmem_weights7_0_RFIFONUM : IN STD_LOGIC_VECTOR (12 downto 0);
    m_axi_gmem_weights7_0_RUSER : IN STD_LOGIC_VECTOR (0 downto 0);
    m_axi_gmem_weights7_0_RRESP : IN STD_LOGIC_VECTOR (1 downto 0);
    m_axi_gmem_weights7_0_BVALID : IN STD_LOGIC;
    m_axi_gmem_weights7_0_BREADY : OUT STD_LOGIC;
    m_axi_gmem_weights7_0_BRESP : IN STD_LOGIC_VECTOR (1 downto 0);
    m_axi_gmem_weights7_0_BID : IN STD_LOGIC_VECTOR (0 downto 0);
    m_axi_gmem_weights7_0_BUSER : IN STD_LOGIC_VECTOR (0 downto 0);
    fc1_weights : IN STD_LOGIC_VECTOR (63 downto 0);
    m_axi_gmem_weights8_0_AWVALID : OUT STD_LOGIC;
    m_axi_gmem_weights8_0_AWREADY : IN STD_LOGIC;
    m_axi_gmem_weights8_0_AWADDR : OUT STD_LOGIC_VECTOR (63 downto 0);
    m_axi_gmem_weights8_0_AWID : OUT STD_LOGIC_VECTOR (0 downto 0);
    m_axi_gmem_weights8_0_AWLEN : OUT STD_LOGIC_VECTOR (31 downto 0);
    m_axi_gmem_weights8_0_AWSIZE : OUT STD_LOGIC_VECTOR (2 downto 0);
    m_axi_gmem_weights8_0_AWBURST : OUT STD_LOGIC_VECTOR (1 downto 0);
    m_axi_gmem_weights8_0_AWLOCK : OUT STD_LOGIC_VECTOR (1 downto 0);
    m_axi_gmem_weights8_0_AWCACHE : OUT STD_LOGIC_VECTOR (3 downto 0);
    m_axi_gmem_weights8_0_AWPROT : OUT STD_LOGIC_VECTOR (2 downto 0);
    m_axi_gmem_weights8_0_AWQOS : OUT STD_LOGIC_VECTOR (3 downto 0);
    m_axi_gmem_weights8_0_AWREGION : OUT STD_LOGIC_VECTOR (3 downto 0);
    m_axi_gmem_weights8_0_AWUSER : OUT STD_LOGIC_VECTOR (0 downto 0);
    m_axi_gmem_weights8_0_WVALID : OUT STD_LOGIC;
    m_axi_gmem_weights8_0_WREADY : IN STD_LOGIC;
    m_axi_gmem_weights8_0_WDATA : OUT STD_LOGIC_VECTOR (31 downto 0);
    m_axi_gmem_weights8_0_WSTRB : OUT STD_LOGIC_VECTOR (3 downto 0);
    m_axi_gmem_weights8_0_WLAST : OUT STD_LOGIC;
    m_axi_gmem_weights8_0_WID : OUT STD_LOGIC_VECTOR (0 downto 0);
    m_axi_gmem_weights8_0_WUSER : OUT STD_LOGIC_VECTOR (0 downto 0);
    m_axi_gmem_weights8_0_ARVALID : OUT STD_LOGIC;
    m_axi_gmem_weights8_0_ARREADY : IN STD_LOGIC;
    m_axi_gmem_weights8_0_ARADDR : OUT STD_LOGIC_VECTOR (63 downto 0);
    m_axi_gmem_weights8_0_ARID : OUT STD_LOGIC_VECTOR (0 downto 0);
    m_axi_gmem_weights8_0_ARLEN : OUT STD_LOGIC_VECTOR (31 downto 0);
    m_axi_gmem_weights8_0_ARSIZE : OUT STD_LOGIC_VECTOR (2 downto 0);
    m_axi_gmem_weights8_0_ARBURST : OUT STD_LOGIC_VECTOR (1 downto 0);
    m_axi_gmem_weights8_0_ARLOCK : OUT STD_LOGIC_VECTOR (1 downto 0);
    m_axi_gmem_weights8_0_ARCACHE : OUT STD_LOGIC_VECTOR (3 downto 0);
    m_axi_gmem_weights8_0_ARPROT : OUT STD_LOGIC_VECTOR (2 downto 0);
    m_axi_gmem_weights8_0_ARQOS : OUT STD_LOGIC_VECTOR (3 downto 0);
    m_axi_gmem_weights8_0_ARREGION : OUT STD_LOGIC_VECTOR (3 downto 0);
    m_axi_gmem_weights8_0_ARUSER : OUT STD_LOGIC_VECTOR (0 downto 0);
    m_axi_gmem_weights8_0_RVALID : IN STD_LOGIC;
    m_axi_gmem_weights8_0_RREADY : OUT STD_LOGIC;
    m_axi_gmem_weights8_0_RDATA : IN STD_LOGIC_VECTOR (31 downto 0);
    m_axi_gmem_weights8_0_RLAST : IN STD_LOGIC;
    m_axi_gmem_weights8_0_RID : IN STD_LOGIC_VECTOR (0 downto 0);
    m_axi_gmem_weights8_0_RFIFONUM : IN STD_LOGIC_VECTOR (12 downto 0);
    m_axi_gmem_weights8_0_RUSER : IN STD_LOGIC_VECTOR (0 downto 0);
    m_axi_gmem_weights8_0_RRESP : IN STD_LOGIC_VECTOR (1 downto 0);
    m_axi_gmem_weights8_0_BVALID : IN STD_LOGIC;
    m_axi_gmem_weights8_0_BREADY : OUT STD_LOGIC;
    m_axi_gmem_weights8_0_BRESP : IN STD_LOGIC_VECTOR (1 downto 0);
    m_axi_gmem_weights8_0_BID : IN STD_LOGIC_VECTOR (0 downto 0);
    m_axi_gmem_weights8_0_BUSER : IN STD_LOGIC_VECTOR (0 downto 0);
    fc2_weights : IN STD_LOGIC_VECTOR (63 downto 0);
    m_axi_gmem_bias1_0_AWVALID : OUT STD_LOGIC;
    m_axi_gmem_bias1_0_AWREADY : IN STD_LOGIC;
    m_axi_gmem_bias1_0_AWADDR : OUT STD_LOGIC_VECTOR (63 downto 0);
    m_axi_gmem_bias1_0_AWID : OUT STD_LOGIC_VECTOR (0 downto 0);
    m_axi_gmem_bias1_0_AWLEN : OUT STD_LOGIC_VECTOR (31 downto 0);
    m_axi_gmem_bias1_0_AWSIZE : OUT STD_LOGIC_VECTOR (2 downto 0);
    m_axi_gmem_bias1_0_AWBURST : OUT STD_LOGIC_VECTOR (1 downto 0);
    m_axi_gmem_bias1_0_AWLOCK : OUT STD_LOGIC_VECTOR (1 downto 0);
    m_axi_gmem_bias1_0_AWCACHE : OUT STD_LOGIC_VECTOR (3 downto 0);
    m_axi_gmem_bias1_0_AWPROT : OUT STD_LOGIC_VECTOR (2 downto 0);
    m_axi_gmem_bias1_0_AWQOS : OUT STD_LOGIC_VECTOR (3 downto 0);
    m_axi_gmem_bias1_0_AWREGION : OUT STD_LOGIC_VECTOR (3 downto 0);
    m_axi_gmem_bias1_0_AWUSER : OUT STD_LOGIC_VECTOR (0 downto 0);
    m_axi_gmem_bias1_0_WVALID : OUT STD_LOGIC;
    m_axi_gmem_bias1_0_WREADY : IN STD_LOGIC;
    m_axi_gmem_bias1_0_WDATA : OUT STD_LOGIC_VECTOR (31 downto 0);
    m_axi_gmem_bias1_0_WSTRB : OUT STD_LOGIC_VECTOR (3 downto 0);
    m_axi_gmem_bias1_0_WLAST : OUT STD_LOGIC;
    m_axi_gmem_bias1_0_WID : OUT STD_LOGIC_VECTOR (0 downto 0);
    m_axi_gmem_bias1_0_WUSER : OUT STD_LOGIC_VECTOR (0 downto 0);
    m_axi_gmem_bias1_0_ARVALID : OUT STD_LOGIC;
    m_axi_gmem_bias1_0_ARREADY : IN STD_LOGIC;
    m_axi_gmem_bias1_0_ARADDR : OUT STD_LOGIC_VECTOR (63 downto 0);
    m_axi_gmem_bias1_0_ARID : OUT STD_LOGIC_VECTOR (0 downto 0);
    m_axi_gmem_bias1_0_ARLEN : OUT STD_LOGIC_VECTOR (31 downto 0);
    m_axi_gmem_bias1_0_ARSIZE : OUT STD_LOGIC_VECTOR (2 downto 0);
    m_axi_gmem_bias1_0_ARBURST : OUT STD_LOGIC_VECTOR (1 downto 0);
    m_axi_gmem_bias1_0_ARLOCK : OUT STD_LOGIC_VECTOR (1 downto 0);
    m_axi_gmem_bias1_0_ARCACHE : OUT STD_LOGIC_VECTOR (3 downto 0);
    m_axi_gmem_bias1_0_ARPROT : OUT STD_LOGIC_VECTOR (2 downto 0);
    m_axi_gmem_bias1_0_ARQOS : OUT STD_LOGIC_VECTOR (3 downto 0);
    m_axi_gmem_bias1_0_ARREGION : OUT STD_LOGIC_VECTOR (3 downto 0);
    m_axi_gmem_bias1_0_ARUSER : OUT STD_LOGIC_VECTOR (0 downto 0);
    m_axi_gmem_bias1_0_RVALID : IN STD_LOGIC;
    m_axi_gmem_bias1_0_RREADY : OUT STD_LOGIC;
    m_axi_gmem_bias1_0_RDATA : IN STD_LOGIC_VECTOR (31 downto 0);
    m_axi_gmem_bias1_0_RLAST : IN STD_LOGIC;
    m_axi_gmem_bias1_0_RID : IN STD_LOGIC_VECTOR (0 downto 0);
    m_axi_gmem_bias1_0_RFIFONUM : IN STD_LOGIC_VECTOR (8 downto 0);
    m_axi_gmem_bias1_0_RUSER : IN STD_LOGIC_VECTOR (0 downto 0);
    m_axi_gmem_bias1_0_RRESP : IN STD_LOGIC_VECTOR (1 downto 0);
    m_axi_gmem_bias1_0_BVALID : IN STD_LOGIC;
    m_axi_gmem_bias1_0_BREADY : OUT STD_LOGIC;
    m_axi_gmem_bias1_0_BRESP : IN STD_LOGIC_VECTOR (1 downto 0);
    m_axi_gmem_bias1_0_BID : IN STD_LOGIC_VECTOR (0 downto 0);
    m_axi_gmem_bias1_0_BUSER : IN STD_LOGIC_VECTOR (0 downto 0);
    conv1_bias : IN STD_LOGIC_VECTOR (63 downto 0);
    m_axi_gmem_bias2_0_AWVALID : OUT STD_LOGIC;
    m_axi_gmem_bias2_0_AWREADY : IN STD_LOGIC;
    m_axi_gmem_bias2_0_AWADDR : OUT STD_LOGIC_VECTOR (63 downto 0);
    m_axi_gmem_bias2_0_AWID : OUT STD_LOGIC_VECTOR (0 downto 0);
    m_axi_gmem_bias2_0_AWLEN : OUT STD_LOGIC_VECTOR (31 downto 0);
    m_axi_gmem_bias2_0_AWSIZE : OUT STD_LOGIC_VECTOR (2 downto 0);
    m_axi_gmem_bias2_0_AWBURST : OUT STD_LOGIC_VECTOR (1 downto 0);
    m_axi_gmem_bias2_0_AWLOCK : OUT STD_LOGIC_VECTOR (1 downto 0);
    m_axi_gmem_bias2_0_AWCACHE : OUT STD_LOGIC_VECTOR (3 downto 0);
    m_axi_gmem_bias2_0_AWPROT : OUT STD_LOGIC_VECTOR (2 downto 0);
    m_axi_gmem_bias2_0_AWQOS : OUT STD_LOGIC_VECTOR (3 downto 0);
    m_axi_gmem_bias2_0_AWREGION : OUT STD_LOGIC_VECTOR (3 downto 0);
    m_axi_gmem_bias2_0_AWUSER : OUT STD_LOGIC_VECTOR (0 downto 0);
    m_axi_gmem_bias2_0_WVALID : OUT STD_LOGIC;
    m_axi_gmem_bias2_0_WREADY : IN STD_LOGIC;
    m_axi_gmem_bias2_0_WDATA : OUT STD_LOGIC_VECTOR (31 downto 0);
    m_axi_gmem_bias2_0_WSTRB : OUT STD_LOGIC_VECTOR (3 downto 0);
    m_axi_gmem_bias2_0_WLAST : OUT STD_LOGIC;
    m_axi_gmem_bias2_0_WID : OUT STD_LOGIC_VECTOR (0 downto 0);
    m_axi_gmem_bias2_0_WUSER : OUT STD_LOGIC_VECTOR (0 downto 0);
    m_axi_gmem_bias2_0_ARVALID : OUT STD_LOGIC;
    m_axi_gmem_bias2_0_ARREADY : IN STD_LOGIC;
    m_axi_gmem_bias2_0_ARADDR : OUT STD_LOGIC_VECTOR (63 downto 0);
    m_axi_gmem_bias2_0_ARID : OUT STD_LOGIC_VECTOR (0 downto 0);
    m_axi_gmem_bias2_0_ARLEN : OUT STD_LOGIC_VECTOR (31 downto 0);
    m_axi_gmem_bias2_0_ARSIZE : OUT STD_LOGIC_VECTOR (2 downto 0);
    m_axi_gmem_bias2_0_ARBURST : OUT STD_LOGIC_VECTOR (1 downto 0);
    m_axi_gmem_bias2_0_ARLOCK : OUT STD_LOGIC_VECTOR (1 downto 0);
    m_axi_gmem_bias2_0_ARCACHE : OUT STD_LOGIC_VECTOR (3 downto 0);
    m_axi_gmem_bias2_0_ARPROT : OUT STD_LOGIC_VECTOR (2 downto 0);
    m_axi_gmem_bias2_0_ARQOS : OUT STD_LOGIC_VECTOR (3 downto 0);
    m_axi_gmem_bias2_0_ARREGION : OUT STD_LOGIC_VECTOR (3 downto 0);
    m_axi_gmem_bias2_0_ARUSER : OUT STD_LOGIC_VECTOR (0 downto 0);
    m_axi_gmem_bias2_0_RVALID : IN STD_LOGIC;
    m_axi_gmem_bias2_0_RREADY : OUT STD_LOGIC;
    m_axi_gmem_bias2_0_RDATA : IN STD_LOGIC_VECTOR (31 downto 0);
    m_axi_gmem_bias2_0_RLAST : IN STD_LOGIC;
    m_axi_gmem_bias2_0_RID : IN STD_LOGIC_VECTOR (0 downto 0);
    m_axi_gmem_bias2_0_RFIFONUM : IN STD_LOGIC_VECTOR (9 downto 0);
    m_axi_gmem_bias2_0_RUSER : IN STD_LOGIC_VECTOR (0 downto 0);
    m_axi_gmem_bias2_0_RRESP : IN STD_LOGIC_VECTOR (1 downto 0);
    m_axi_gmem_bias2_0_BVALID : IN STD_LOGIC;
    m_axi_gmem_bias2_0_BREADY : OUT STD_LOGIC;
    m_axi_gmem_bias2_0_BRESP : IN STD_LOGIC_VECTOR (1 downto 0);
    m_axi_gmem_bias2_0_BID : IN STD_LOGIC_VECTOR (0 downto 0);
    m_axi_gmem_bias2_0_BUSER : IN STD_LOGIC_VECTOR (0 downto 0);
    conv2_bias : IN STD_LOGIC_VECTOR (63 downto 0);
    m_axi_gmem_bias3_0_AWVALID : OUT STD_LOGIC;
    m_axi_gmem_bias3_0_AWREADY : IN STD_LOGIC;
    m_axi_gmem_bias3_0_AWADDR : OUT STD_LOGIC_VECTOR (63 downto 0);
    m_axi_gmem_bias3_0_AWID : OUT STD_LOGIC_VECTOR (0 downto 0);
    m_axi_gmem_bias3_0_AWLEN : OUT STD_LOGIC_VECTOR (31 downto 0);
    m_axi_gmem_bias3_0_AWSIZE : OUT STD_LOGIC_VECTOR (2 downto 0);
    m_axi_gmem_bias3_0_AWBURST : OUT STD_LOGIC_VECTOR (1 downto 0);
    m_axi_gmem_bias3_0_AWLOCK : OUT STD_LOGIC_VECTOR (1 downto 0);
    m_axi_gmem_bias3_0_AWCACHE : OUT STD_LOGIC_VECTOR (3 downto 0);
    m_axi_gmem_bias3_0_AWPROT : OUT STD_LOGIC_VECTOR (2 downto 0);
    m_axi_gmem_bias3_0_AWQOS : OUT STD_LOGIC_VECTOR (3 downto 0);
    m_axi_gmem_bias3_0_AWREGION : OUT STD_LOGIC_VECTOR (3 downto 0);
    m_axi_gmem_bias3_0_AWUSER : OUT STD_LOGIC_VECTOR (0 downto 0);
    m_axi_gmem_bias3_0_WVALID : OUT STD_LOGIC;
    m_axi_gmem_bias3_0_WREADY : IN STD_LOGIC;
    m_axi_gmem_bias3_0_WDATA : OUT STD_LOGIC_VECTOR (31 downto 0);
    m_axi_gmem_bias3_0_WSTRB : OUT STD_LOGIC_VECTOR (3 downto 0);
    m_axi_gmem_bias3_0_WLAST : OUT STD_LOGIC;
    m_axi_gmem_bias3_0_WID : OUT STD_LOGIC_VECTOR (0 downto 0);
    m_axi_gmem_bias3_0_WUSER : OUT STD_LOGIC_VECTOR (0 downto 0);
    m_axi_gmem_bias3_0_ARVALID : OUT STD_LOGIC;
    m_axi_gmem_bias3_0_ARREADY : IN STD_LOGIC;
    m_axi_gmem_bias3_0_ARADDR : OUT STD_LOGIC_VECTOR (63 downto 0);
    m_axi_gmem_bias3_0_ARID : OUT STD_LOGIC_VECTOR (0 downto 0);
    m_axi_gmem_bias3_0_ARLEN : OUT STD_LOGIC_VECTOR (31 downto 0);
    m_axi_gmem_bias3_0_ARSIZE : OUT STD_LOGIC_VECTOR (2 downto 0);
    m_axi_gmem_bias3_0_ARBURST : OUT STD_LOGIC_VECTOR (1 downto 0);
    m_axi_gmem_bias3_0_ARLOCK : OUT STD_LOGIC_VECTOR (1 downto 0);
    m_axi_gmem_bias3_0_ARCACHE : OUT STD_LOGIC_VECTOR (3 downto 0);
    m_axi_gmem_bias3_0_ARPROT : OUT STD_LOGIC_VECTOR (2 downto 0);
    m_axi_gmem_bias3_0_ARQOS : OUT STD_LOGIC_VECTOR (3 downto 0);
    m_axi_gmem_bias3_0_ARREGION : OUT STD_LOGIC_VECTOR (3 downto 0);
    m_axi_gmem_bias3_0_ARUSER : OUT STD_LOGIC_VECTOR (0 downto 0);
    m_axi_gmem_bias3_0_RVALID : IN STD_LOGIC;
    m_axi_gmem_bias3_0_RREADY : OUT STD_LOGIC;
    m_axi_gmem_bias3_0_RDATA : IN STD_LOGIC_VECTOR (31 downto 0);
    m_axi_gmem_bias3_0_RLAST : IN STD_LOGIC;
    m_axi_gmem_bias3_0_RID : IN STD_LOGIC_VECTOR (0 downto 0);
    m_axi_gmem_bias3_0_RFIFONUM : IN STD_LOGIC_VECTOR (10 downto 0);
    m_axi_gmem_bias3_0_RUSER : IN STD_LOGIC_VECTOR (0 downto 0);
    m_axi_gmem_bias3_0_RRESP : IN STD_LOGIC_VECTOR (1 downto 0);
    m_axi_gmem_bias3_0_BVALID : IN STD_LOGIC;
    m_axi_gmem_bias3_0_BREADY : OUT STD_LOGIC;
    m_axi_gmem_bias3_0_BRESP : IN STD_LOGIC_VECTOR (1 downto 0);
    m_axi_gmem_bias3_0_BID : IN STD_LOGIC_VECTOR (0 downto 0);
    m_axi_gmem_bias3_0_BUSER : IN STD_LOGIC_VECTOR (0 downto 0);
    conv3_bias : IN STD_LOGIC_VECTOR (63 downto 0);
    m_axi_gmem_bias4_0_AWVALID : OUT STD_LOGIC;
    m_axi_gmem_bias4_0_AWREADY : IN STD_LOGIC;
    m_axi_gmem_bias4_0_AWADDR : OUT STD_LOGIC_VECTOR (63 downto 0);
    m_axi_gmem_bias4_0_AWID : OUT STD_LOGIC_VECTOR (0 downto 0);
    m_axi_gmem_bias4_0_AWLEN : OUT STD_LOGIC_VECTOR (31 downto 0);
    m_axi_gmem_bias4_0_AWSIZE : OUT STD_LOGIC_VECTOR (2 downto 0);
    m_axi_gmem_bias4_0_AWBURST : OUT STD_LOGIC_VECTOR (1 downto 0);
    m_axi_gmem_bias4_0_AWLOCK : OUT STD_LOGIC_VECTOR (1 downto 0);
    m_axi_gmem_bias4_0_AWCACHE : OUT STD_LOGIC_VECTOR (3 downto 0);
    m_axi_gmem_bias4_0_AWPROT : OUT STD_LOGIC_VECTOR (2 downto 0);
    m_axi_gmem_bias4_0_AWQOS : OUT STD_LOGIC_VECTOR (3 downto 0);
    m_axi_gmem_bias4_0_AWREGION : OUT STD_LOGIC_VECTOR (3 downto 0);
    m_axi_gmem_bias4_0_AWUSER : OUT STD_LOGIC_VECTOR (0 downto 0);
    m_axi_gmem_bias4_0_WVALID : OUT STD_LOGIC;
    m_axi_gmem_bias4_0_WREADY : IN STD_LOGIC;
    m_axi_gmem_bias4_0_WDATA : OUT STD_LOGIC_VECTOR (31 downto 0);
    m_axi_gmem_bias4_0_WSTRB : OUT STD_LOGIC_VECTOR (3 downto 0);
    m_axi_gmem_bias4_0_WLAST : OUT STD_LOGIC;
    m_axi_gmem_bias4_0_WID : OUT STD_LOGIC_VECTOR (0 downto 0);
    m_axi_gmem_bias4_0_WUSER : OUT STD_LOGIC_VECTOR (0 downto 0);
    m_axi_gmem_bias4_0_ARVALID : OUT STD_LOGIC;
    m_axi_gmem_bias4_0_ARREADY : IN STD_LOGIC;
    m_axi_gmem_bias4_0_ARADDR : OUT STD_LOGIC_VECTOR (63 downto 0);
    m_axi_gmem_bias4_0_ARID : OUT STD_LOGIC_VECTOR (0 downto 0);
    m_axi_gmem_bias4_0_ARLEN : OUT STD_LOGIC_VECTOR (31 downto 0);
    m_axi_gmem_bias4_0_ARSIZE : OUT STD_LOGIC_VECTOR (2 downto 0);
    m_axi_gmem_bias4_0_ARBURST : OUT STD_LOGIC_VECTOR (1 downto 0);
    m_axi_gmem_bias4_0_ARLOCK : OUT STD_LOGIC_VECTOR (1 downto 0);
    m_axi_gmem_bias4_0_ARCACHE : OUT STD_LOGIC_VECTOR (3 downto 0);
    m_axi_gmem_bias4_0_ARPROT : OUT STD_LOGIC_VECTOR (2 downto 0);
    m_axi_gmem_bias4_0_ARQOS : OUT STD_LOGIC_VECTOR (3 downto 0);
    m_axi_gmem_bias4_0_ARREGION : OUT STD_LOGIC_VECTOR (3 downto 0);
    m_axi_gmem_bias4_0_ARUSER : OUT STD_LOGIC_VECTOR (0 downto 0);
    m_axi_gmem_bias4_0_RVALID : IN STD_LOGIC;
    m_axi_gmem_bias4_0_RREADY : OUT STD_LOGIC;
    m_axi_gmem_bias4_0_RDATA : IN STD_LOGIC_VECTOR (31 downto 0);
    m_axi_gmem_bias4_0_RLAST : IN STD_LOGIC;
    m_axi_gmem_bias4_0_RID : IN STD_LOGIC_VECTOR (0 downto 0);
    m_axi_gmem_bias4_0_RFIFONUM : IN STD_LOGIC_VECTOR (11 downto 0);
    m_axi_gmem_bias4_0_RUSER : IN STD_LOGIC_VECTOR (0 downto 0);
    m_axi_gmem_bias4_0_RRESP : IN STD_LOGIC_VECTOR (1 downto 0);
    m_axi_gmem_bias4_0_BVALID : IN STD_LOGIC;
    m_axi_gmem_bias4_0_BREADY : OUT STD_LOGIC;
    m_axi_gmem_bias4_0_BRESP : IN STD_LOGIC_VECTOR (1 downto 0);
    m_axi_gmem_bias4_0_BID : IN STD_LOGIC_VECTOR (0 downto 0);
    m_axi_gmem_bias4_0_BUSER : IN STD_LOGIC_VECTOR (0 downto 0);
    conv4_bias : IN STD_LOGIC_VECTOR (63 downto 0);
    m_axi_gmem_bias5_0_AWVALID : OUT STD_LOGIC;
    m_axi_gmem_bias5_0_AWREADY : IN STD_LOGIC;
    m_axi_gmem_bias5_0_AWADDR : OUT STD_LOGIC_VECTOR (63 downto 0);
    m_axi_gmem_bias5_0_AWID : OUT STD_LOGIC_VECTOR (0 downto 0);
    m_axi_gmem_bias5_0_AWLEN : OUT STD_LOGIC_VECTOR (31 downto 0);
    m_axi_gmem_bias5_0_AWSIZE : OUT STD_LOGIC_VECTOR (2 downto 0);
    m_axi_gmem_bias5_0_AWBURST : OUT STD_LOGIC_VECTOR (1 downto 0);
    m_axi_gmem_bias5_0_AWLOCK : OUT STD_LOGIC_VECTOR (1 downto 0);
    m_axi_gmem_bias5_0_AWCACHE : OUT STD_LOGIC_VECTOR (3 downto 0);
    m_axi_gmem_bias5_0_AWPROT : OUT STD_LOGIC_VECTOR (2 downto 0);
    m_axi_gmem_bias5_0_AWQOS : OUT STD_LOGIC_VECTOR (3 downto 0);
    m_axi_gmem_bias5_0_AWREGION : OUT STD_LOGIC_VECTOR (3 downto 0);
    m_axi_gmem_bias5_0_AWUSER : OUT STD_LOGIC_VECTOR (0 downto 0);
    m_axi_gmem_bias5_0_WVALID : OUT STD_LOGIC;
    m_axi_gmem_bias5_0_WREADY : IN STD_LOGIC;
    m_axi_gmem_bias5_0_WDATA : OUT STD_LOGIC_VECTOR (31 downto 0);
    m_axi_gmem_bias5_0_WSTRB : OUT STD_LOGIC_VECTOR (3 downto 0);
    m_axi_gmem_bias5_0_WLAST : OUT STD_LOGIC;
    m_axi_gmem_bias5_0_WID : OUT STD_LOGIC_VECTOR (0 downto 0);
    m_axi_gmem_bias5_0_WUSER : OUT STD_LOGIC_VECTOR (0 downto 0);
    m_axi_gmem_bias5_0_ARVALID : OUT STD_LOGIC;
    m_axi_gmem_bias5_0_ARREADY : IN STD_LOGIC;
    m_axi_gmem_bias5_0_ARADDR : OUT STD_LOGIC_VECTOR (63 downto 0);
    m_axi_gmem_bias5_0_ARID : OUT STD_LOGIC_VECTOR (0 downto 0);
    m_axi_gmem_bias5_0_ARLEN : OUT STD_LOGIC_VECTOR (31 downto 0);
    m_axi_gmem_bias5_0_ARSIZE : OUT STD_LOGIC_VECTOR (2 downto 0);
    m_axi_gmem_bias5_0_ARBURST : OUT STD_LOGIC_VECTOR (1 downto 0);
    m_axi_gmem_bias5_0_ARLOCK : OUT STD_LOGIC_VECTOR (1 downto 0);
    m_axi_gmem_bias5_0_ARCACHE : OUT STD_LOGIC_VECTOR (3 downto 0);
    m_axi_gmem_bias5_0_ARPROT : OUT STD_LOGIC_VECTOR (2 downto 0);
    m_axi_gmem_bias5_0_ARQOS : OUT STD_LOGIC_VECTOR (3 downto 0);
    m_axi_gmem_bias5_0_ARREGION : OUT STD_LOGIC_VECTOR (3 downto 0);
    m_axi_gmem_bias5_0_ARUSER : OUT STD_LOGIC_VECTOR (0 downto 0);
    m_axi_gmem_bias5_0_RVALID : IN STD_LOGIC;
    m_axi_gmem_bias5_0_RREADY : OUT STD_LOGIC;
    m_axi_gmem_bias5_0_RDATA : IN STD_LOGIC_VECTOR (31 downto 0);
    m_axi_gmem_bias5_0_RLAST : IN STD_LOGIC;
    m_axi_gmem_bias5_0_RID : IN STD_LOGIC_VECTOR (0 downto 0);
    m_axi_gmem_bias5_0_RFIFONUM : IN STD_LOGIC_VECTOR (12 downto 0);
    m_axi_gmem_bias5_0_RUSER : IN STD_LOGIC_VECTOR (0 downto 0);
    m_axi_gmem_bias5_0_RRESP : IN STD_LOGIC_VECTOR (1 downto 0);
    m_axi_gmem_bias5_0_BVALID : IN STD_LOGIC;
    m_axi_gmem_bias5_0_BREADY : OUT STD_LOGIC;
    m_axi_gmem_bias5_0_BRESP : IN STD_LOGIC_VECTOR (1 downto 0);
    m_axi_gmem_bias5_0_BID : IN STD_LOGIC_VECTOR (0 downto 0);
    m_axi_gmem_bias5_0_BUSER : IN STD_LOGIC_VECTOR (0 downto 0);
    conv5_bias : IN STD_LOGIC_VECTOR (63 downto 0);
    m_axi_gmem_bias6_0_AWVALID : OUT STD_LOGIC;
    m_axi_gmem_bias6_0_AWREADY : IN STD_LOGIC;
    m_axi_gmem_bias6_0_AWADDR : OUT STD_LOGIC_VECTOR (63 downto 0);
    m_axi_gmem_bias6_0_AWID : OUT STD_LOGIC_VECTOR (0 downto 0);
    m_axi_gmem_bias6_0_AWLEN : OUT STD_LOGIC_VECTOR (31 downto 0);
    m_axi_gmem_bias6_0_AWSIZE : OUT STD_LOGIC_VECTOR (2 downto 0);
    m_axi_gmem_bias6_0_AWBURST : OUT STD_LOGIC_VECTOR (1 downto 0);
    m_axi_gmem_bias6_0_AWLOCK : OUT STD_LOGIC_VECTOR (1 downto 0);
    m_axi_gmem_bias6_0_AWCACHE : OUT STD_LOGIC_VECTOR (3 downto 0);
    m_axi_gmem_bias6_0_AWPROT : OUT STD_LOGIC_VECTOR (2 downto 0);
    m_axi_gmem_bias6_0_AWQOS : OUT STD_LOGIC_VECTOR (3 downto 0);
    m_axi_gmem_bias6_0_AWREGION : OUT STD_LOGIC_VECTOR (3 downto 0);
    m_axi_gmem_bias6_0_AWUSER : OUT STD_LOGIC_VECTOR (0 downto 0);
    m_axi_gmem_bias6_0_WVALID : OUT STD_LOGIC;
    m_axi_gmem_bias6_0_WREADY : IN STD_LOGIC;
    m_axi_gmem_bias6_0_WDATA : OUT STD_LOGIC_VECTOR (31 downto 0);
    m_axi_gmem_bias6_0_WSTRB : OUT STD_LOGIC_VECTOR (3 downto 0);
    m_axi_gmem_bias6_0_WLAST : OUT STD_LOGIC;
    m_axi_gmem_bias6_0_WID : OUT STD_LOGIC_VECTOR (0 downto 0);
    m_axi_gmem_bias6_0_WUSER : OUT STD_LOGIC_VECTOR (0 downto 0);
    m_axi_gmem_bias6_0_ARVALID : OUT STD_LOGIC;
    m_axi_gmem_bias6_0_ARREADY : IN STD_LOGIC;
    m_axi_gmem_bias6_0_ARADDR : OUT STD_LOGIC_VECTOR (63 downto 0);
    m_axi_gmem_bias6_0_ARID : OUT STD_LOGIC_VECTOR (0 downto 0);
    m_axi_gmem_bias6_0_ARLEN : OUT STD_LOGIC_VECTOR (31 downto 0);
    m_axi_gmem_bias6_0_ARSIZE : OUT STD_LOGIC_VECTOR (2 downto 0);
    m_axi_gmem_bias6_0_ARBURST : OUT STD_LOGIC_VECTOR (1 downto 0);
    m_axi_gmem_bias6_0_ARLOCK : OUT STD_LOGIC_VECTOR (1 downto 0);
    m_axi_gmem_bias6_0_ARCACHE : OUT STD_LOGIC_VECTOR (3 downto 0);
    m_axi_gmem_bias6_0_ARPROT : OUT STD_LOGIC_VECTOR (2 downto 0);
    m_axi_gmem_bias6_0_ARQOS : OUT STD_LOGIC_VECTOR (3 downto 0);
    m_axi_gmem_bias6_0_ARREGION : OUT STD_LOGIC_VECTOR (3 downto 0);
    m_axi_gmem_bias6_0_ARUSER : OUT STD_LOGIC_VECTOR (0 downto 0);
    m_axi_gmem_bias6_0_RVALID : IN STD_LOGIC;
    m_axi_gmem_bias6_0_RREADY : OUT STD_LOGIC;
    m_axi_gmem_bias6_0_RDATA : IN STD_LOGIC_VECTOR (31 downto 0);
    m_axi_gmem_bias6_0_RLAST : IN STD_LOGIC;
    m_axi_gmem_bias6_0_RID : IN STD_LOGIC_VECTOR (0 downto 0);
    m_axi_gmem_bias6_0_RFIFONUM : IN STD_LOGIC_VECTOR (12 downto 0);
    m_axi_gmem_bias6_0_RUSER : IN STD_LOGIC_VECTOR (0 downto 0);
    m_axi_gmem_bias6_0_RRESP : IN STD_LOGIC_VECTOR (1 downto 0);
    m_axi_gmem_bias6_0_BVALID : IN STD_LOGIC;
    m_axi_gmem_bias6_0_BREADY : OUT STD_LOGIC;
    m_axi_gmem_bias6_0_BRESP : IN STD_LOGIC_VECTOR (1 downto 0);
    m_axi_gmem_bias6_0_BID : IN STD_LOGIC_VECTOR (0 downto 0);
    m_axi_gmem_bias6_0_BUSER : IN STD_LOGIC_VECTOR (0 downto 0);
    conv6_bias : IN STD_LOGIC_VECTOR (63 downto 0);
    m_axi_gmem_bias7_0_AWVALID : OUT STD_LOGIC;
    m_axi_gmem_bias7_0_AWREADY : IN STD_LOGIC;
    m_axi_gmem_bias7_0_AWADDR : OUT STD_LOGIC_VECTOR (63 downto 0);
    m_axi_gmem_bias7_0_AWID : OUT STD_LOGIC_VECTOR (0 downto 0);
    m_axi_gmem_bias7_0_AWLEN : OUT STD_LOGIC_VECTOR (31 downto 0);
    m_axi_gmem_bias7_0_AWSIZE : OUT STD_LOGIC_VECTOR (2 downto 0);
    m_axi_gmem_bias7_0_AWBURST : OUT STD_LOGIC_VECTOR (1 downto 0);
    m_axi_gmem_bias7_0_AWLOCK : OUT STD_LOGIC_VECTOR (1 downto 0);
    m_axi_gmem_bias7_0_AWCACHE : OUT STD_LOGIC_VECTOR (3 downto 0);
    m_axi_gmem_bias7_0_AWPROT : OUT STD_LOGIC_VECTOR (2 downto 0);
    m_axi_gmem_bias7_0_AWQOS : OUT STD_LOGIC_VECTOR (3 downto 0);
    m_axi_gmem_bias7_0_AWREGION : OUT STD_LOGIC_VECTOR (3 downto 0);
    m_axi_gmem_bias7_0_AWUSER : OUT STD_LOGIC_VECTOR (0 downto 0);
    m_axi_gmem_bias7_0_WVALID : OUT STD_LOGIC;
    m_axi_gmem_bias7_0_WREADY : IN STD_LOGIC;
    m_axi_gmem_bias7_0_WDATA : OUT STD_LOGIC_VECTOR (31 downto 0);
    m_axi_gmem_bias7_0_WSTRB : OUT STD_LOGIC_VECTOR (3 downto 0);
    m_axi_gmem_bias7_0_WLAST : OUT STD_LOGIC;
    m_axi_gmem_bias7_0_WID : OUT STD_LOGIC_VECTOR (0 downto 0);
    m_axi_gmem_bias7_0_WUSER : OUT STD_LOGIC_VECTOR (0 downto 0);
    m_axi_gmem_bias7_0_ARVALID : OUT STD_LOGIC;
    m_axi_gmem_bias7_0_ARREADY : IN STD_LOGIC;
    m_axi_gmem_bias7_0_ARADDR : OUT STD_LOGIC_VECTOR (63 downto 0);
    m_axi_gmem_bias7_0_ARID : OUT STD_LOGIC_VECTOR (0 downto 0);
    m_axi_gmem_bias7_0_ARLEN : OUT STD_LOGIC_VECTOR (31 downto 0);
    m_axi_gmem_bias7_0_ARSIZE : OUT STD_LOGIC_VECTOR (2 downto 0);
    m_axi_gmem_bias7_0_ARBURST : OUT STD_LOGIC_VECTOR (1 downto 0);
    m_axi_gmem_bias7_0_ARLOCK : OUT STD_LOGIC_VECTOR (1 downto 0);
    m_axi_gmem_bias7_0_ARCACHE : OUT STD_LOGIC_VECTOR (3 downto 0);
    m_axi_gmem_bias7_0_ARPROT : OUT STD_LOGIC_VECTOR (2 downto 0);
    m_axi_gmem_bias7_0_ARQOS : OUT STD_LOGIC_VECTOR (3 downto 0);
    m_axi_gmem_bias7_0_ARREGION : OUT STD_LOGIC_VECTOR (3 downto 0);
    m_axi_gmem_bias7_0_ARUSER : OUT STD_LOGIC_VECTOR (0 downto 0);
    m_axi_gmem_bias7_0_RVALID : IN STD_LOGIC;
    m_axi_gmem_bias7_0_RREADY : OUT STD_LOGIC;
    m_axi_gmem_bias7_0_RDATA : IN STD_LOGIC_VECTOR (31 downto 0);
    m_axi_gmem_bias7_0_RLAST : IN STD_LOGIC;
    m_axi_gmem_bias7_0_RID : IN STD_LOGIC_VECTOR (0 downto 0);
    m_axi_gmem_bias7_0_RFIFONUM : IN STD_LOGIC_VECTOR (11 downto 0);
    m_axi_gmem_bias7_0_RUSER : IN STD_LOGIC_VECTOR (0 downto 0);
    m_axi_gmem_bias7_0_RRESP : IN STD_LOGIC_VECTOR (1 downto 0);
    m_axi_gmem_bias7_0_BVALID : IN STD_LOGIC;
    m_axi_gmem_bias7_0_BREADY : OUT STD_LOGIC;
    m_axi_gmem_bias7_0_BRESP : IN STD_LOGIC_VECTOR (1 downto 0);
    m_axi_gmem_bias7_0_BID : IN STD_LOGIC_VECTOR (0 downto 0);
    m_axi_gmem_bias7_0_BUSER : IN STD_LOGIC_VECTOR (0 downto 0);
    fc1_bias : IN STD_LOGIC_VECTOR (63 downto 0);
    m_axi_gmem_bias8_0_AWVALID : OUT STD_LOGIC;
    m_axi_gmem_bias8_0_AWREADY : IN STD_LOGIC;
    m_axi_gmem_bias8_0_AWADDR : OUT STD_LOGIC_VECTOR (63 downto 0);
    m_axi_gmem_bias8_0_AWID : OUT STD_LOGIC_VECTOR (0 downto 0);
    m_axi_gmem_bias8_0_AWLEN : OUT STD_LOGIC_VECTOR (31 downto 0);
    m_axi_gmem_bias8_0_AWSIZE : OUT STD_LOGIC_VECTOR (2 downto 0);
    m_axi_gmem_bias8_0_AWBURST : OUT STD_LOGIC_VECTOR (1 downto 0);
    m_axi_gmem_bias8_0_AWLOCK : OUT STD_LOGIC_VECTOR (1 downto 0);
    m_axi_gmem_bias8_0_AWCACHE : OUT STD_LOGIC_VECTOR (3 downto 0);
    m_axi_gmem_bias8_0_AWPROT : OUT STD_LOGIC_VECTOR (2 downto 0);
    m_axi_gmem_bias8_0_AWQOS : OUT STD_LOGIC_VECTOR (3 downto 0);
    m_axi_gmem_bias8_0_AWREGION : OUT STD_LOGIC_VECTOR (3 downto 0);
    m_axi_gmem_bias8_0_AWUSER : OUT STD_LOGIC_VECTOR (0 downto 0);
    m_axi_gmem_bias8_0_WVALID : OUT STD_LOGIC;
    m_axi_gmem_bias8_0_WREADY : IN STD_LOGIC;
    m_axi_gmem_bias8_0_WDATA : OUT STD_LOGIC_VECTOR (31 downto 0);
    m_axi_gmem_bias8_0_WSTRB : OUT STD_LOGIC_VECTOR (3 downto 0);
    m_axi_gmem_bias8_0_WLAST : OUT STD_LOGIC;
    m_axi_gmem_bias8_0_WID : OUT STD_LOGIC_VECTOR (0 downto 0);
    m_axi_gmem_bias8_0_WUSER : OUT STD_LOGIC_VECTOR (0 downto 0);
    m_axi_gmem_bias8_0_ARVALID : OUT STD_LOGIC;
    m_axi_gmem_bias8_0_ARREADY : IN STD_LOGIC;
    m_axi_gmem_bias8_0_ARADDR : OUT STD_LOGIC_VECTOR (63 downto 0);
    m_axi_gmem_bias8_0_ARID : OUT STD_LOGIC_VECTOR (0 downto 0);
    m_axi_gmem_bias8_0_ARLEN : OUT STD_LOGIC_VECTOR (31 downto 0);
    m_axi_gmem_bias8_0_ARSIZE : OUT STD_LOGIC_VECTOR (2 downto 0);
    m_axi_gmem_bias8_0_ARBURST : OUT STD_LOGIC_VECTOR (1 downto 0);
    m_axi_gmem_bias8_0_ARLOCK : OUT STD_LOGIC_VECTOR (1 downto 0);
    m_axi_gmem_bias8_0_ARCACHE : OUT STD_LOGIC_VECTOR (3 downto 0);
    m_axi_gmem_bias8_0_ARPROT : OUT STD_LOGIC_VECTOR (2 downto 0);
    m_axi_gmem_bias8_0_ARQOS : OUT STD_LOGIC_VECTOR (3 downto 0);
    m_axi_gmem_bias8_0_ARREGION : OUT STD_LOGIC_VECTOR (3 downto 0);
    m_axi_gmem_bias8_0_ARUSER : OUT STD_LOGIC_VECTOR (0 downto 0);
    m_axi_gmem_bias8_0_RVALID : IN STD_LOGIC;
    m_axi_gmem_bias8_0_RREADY : OUT STD_LOGIC;
    m_axi_gmem_bias8_0_RDATA : IN STD_LOGIC_VECTOR (31 downto 0);
    m_axi_gmem_bias8_0_RLAST : IN STD_LOGIC;
    m_axi_gmem_bias8_0_RID : IN STD_LOGIC_VECTOR (0 downto 0);
    m_axi_gmem_bias8_0_RFIFONUM : IN STD_LOGIC_VECTOR (9 downto 0);
    m_axi_gmem_bias8_0_RUSER : IN STD_LOGIC_VECTOR (0 downto 0);
    m_axi_gmem_bias8_0_RRESP : IN STD_LOGIC_VECTOR (1 downto 0);
    m_axi_gmem_bias8_0_BVALID : IN STD_LOGIC;
    m_axi_gmem_bias8_0_BREADY : OUT STD_LOGIC;
    m_axi_gmem_bias8_0_BRESP : IN STD_LOGIC_VECTOR (1 downto 0);
    m_axi_gmem_bias8_0_BID : IN STD_LOGIC_VECTOR (0 downto 0);
    m_axi_gmem_bias8_0_BUSER : IN STD_LOGIC_VECTOR (0 downto 0);
    fc2_bias : IN STD_LOGIC_VECTOR (63 downto 0) );
end;


architecture behav of ocnn6_net_8_layer_pipeline_Block_entry_proc_25 is 
    constant ap_const_logic_1 : STD_LOGIC := '1';
    constant ap_const_logic_0 : STD_LOGIC := '0';
    constant ap_ST_fsm_state1 : STD_LOGIC_VECTOR (17 downto 0) := "000000000000000001";
    constant ap_ST_fsm_state2 : STD_LOGIC_VECTOR (17 downto 0) := "000000000000000010";
    constant ap_ST_fsm_state3 : STD_LOGIC_VECTOR (17 downto 0) := "000000000000000100";
    constant ap_ST_fsm_state4 : STD_LOGIC_VECTOR (17 downto 0) := "000000000000001000";
    constant ap_ST_fsm_state5 : STD_LOGIC_VECTOR (17 downto 0) := "000000000000010000";
    constant ap_ST_fsm_state6 : STD_LOGIC_VECTOR (17 downto 0) := "000000000000100000";
    constant ap_ST_fsm_state7 : STD_LOGIC_VECTOR (17 downto 0) := "000000000001000000";
    constant ap_ST_fsm_state8 : STD_LOGIC_VECTOR (17 downto 0) := "000000000010000000";
    constant ap_ST_fsm_state9 : STD_LOGIC_VECTOR (17 downto 0) := "000000000100000000";
    constant ap_ST_fsm_pp0_stage0 : STD_LOGIC_VECTOR (17 downto 0) := "000000001000000000";
    constant ap_ST_fsm_pp0_stage1 : STD_LOGIC_VECTOR (17 downto 0) := "000000010000000000";
    constant ap_ST_fsm_pp0_stage2 : STD_LOGIC_VECTOR (17 downto 0) := "000000100000000000";
    constant ap_ST_fsm_state15 : STD_LOGIC_VECTOR (17 downto 0) := "000001000000000000";
    constant ap_ST_fsm_pp1_stage0 : STD_LOGIC_VECTOR (17 downto 0) := "000010000000000000";
    constant ap_ST_fsm_pp1_stage1 : STD_LOGIC_VECTOR (17 downto 0) := "000100000000000000";
    constant ap_ST_fsm_pp1_stage2 : STD_LOGIC_VECTOR (17 downto 0) := "001000000000000000";
    constant ap_ST_fsm_state29 : STD_LOGIC_VECTOR (17 downto 0) := "010000000000000000";
    constant ap_ST_fsm_state30 : STD_LOGIC_VECTOR (17 downto 0) := "100000000000000000";
    constant ap_const_lv32_0 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000000000";
    constant ap_const_boolean_1 : BOOLEAN := true;
    constant ap_const_lv64_0 : STD_LOGIC_VECTOR (63 downto 0) := "0000000000000000000000000000000000000000000000000000000000000000";
    constant ap_const_lv1_0 : STD_LOGIC_VECTOR (0 downto 0) := "0";
    constant ap_const_lv3_0 : STD_LOGIC_VECTOR (2 downto 0) := "000";
    constant ap_const_lv2_0 : STD_LOGIC_VECTOR (1 downto 0) := "00";
    constant ap_const_lv4_0 : STD_LOGIC_VECTOR (3 downto 0) := "0000";
    constant ap_const_lv32_1 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000000001";
    constant ap_const_lv32_A : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000001010";
    constant ap_const_boolean_0 : BOOLEAN := false;
    constant ap_const_lv32_B : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000001011";
    constant ap_const_lv32_9 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000001001";
    constant ap_const_lv32_E : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000001110";
    constant ap_const_lv32_D : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000001101";
    constant ap_const_lv32_F : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000001111";
    constant ap_const_lv32_8 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000001000";
    constant ap_const_lv1_1 : STD_LOGIC_VECTOR (0 downto 0) := "1";
    constant ap_const_lv32_C : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000001100";
    constant ap_const_lv32_10 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000010000";
    constant ap_const_lv32_11 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000010001";
    constant ap_const_lv64_3 : STD_LOGIC_VECTOR (63 downto 0) := "0000000000000000000000000000000000000000000000000000000000000011";
    constant ap_const_lv10_0 : STD_LOGIC_VECTOR (9 downto 0) := "0000000000";
    constant ap_const_lv32_2 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000000010";
    constant ap_const_lv32_3F : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000111111";
    constant ap_const_lv928_lc_1 : STD_LOGIC_VECTOR (927 downto 0) := "0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
    constant ap_const_lv32_1F : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000011111";
    constant ap_const_lv23_0 : STD_LOGIC_VECTOR (22 downto 0) := "00000000000000000000000";
    constant ap_const_lv10_200 : STD_LOGIC_VECTOR (9 downto 0) := "1000000000";
    constant ap_const_lv10_1 : STD_LOGIC_VECTOR (9 downto 0) := "0000000001";
    constant ap_const_lv11_0 : STD_LOGIC_VECTOR (10 downto 0) := "00000000000";

attribute shreg_extract : string;
    signal ap_done_reg : STD_LOGIC := '0';
    signal ap_CS_fsm : STD_LOGIC_VECTOR (17 downto 0) := "000000000000000001";
    attribute fsm_encoding : string;
    attribute fsm_encoding of ap_CS_fsm : signal is "none";
    signal ap_CS_fsm_state1 : STD_LOGIC;
    attribute fsm_encoding of ap_CS_fsm_state1 : signal is "none";
    signal gmem_read_blk_n_AR : STD_LOGIC;
    signal ap_CS_fsm_state2 : STD_LOGIC;
    attribute fsm_encoding of ap_CS_fsm_state2 : signal is "none";
    signal gmem_read_blk_n_R : STD_LOGIC;
    signal ap_CS_fsm_pp0_stage1 : STD_LOGIC;
    attribute fsm_encoding of ap_CS_fsm_pp0_stage1 : signal is "none";
    signal ap_enable_reg_pp0_iter0 : STD_LOGIC := '0';
    signal ap_enable_reg_pp0_iter0_reg : STD_LOGIC := '0';
    signal layer_streams_0_i_i_i_full_n : STD_LOGIC;
    signal ap_block_pp0_stage1_grp1 : BOOLEAN;
    signal icmp_ln174_reg_1191 : STD_LOGIC_VECTOR (0 downto 0);
    signal ap_CS_fsm_pp0_stage2 : STD_LOGIC;
    attribute fsm_encoding of ap_CS_fsm_pp0_stage2 : signal is "none";
    signal ap_block_pp0_stage2_grp2 : BOOLEAN;
    signal ap_CS_fsm_pp0_stage0 : STD_LOGIC;
    attribute fsm_encoding of ap_CS_fsm_pp0_stage0 : signal is "none";
    signal ap_enable_reg_pp0_iter1 : STD_LOGIC := '0';
    signal ap_block_pp0_stage0_grp3 : BOOLEAN;
    signal ap_CS_fsm_pp1_stage1 : STD_LOGIC;
    attribute fsm_encoding of ap_CS_fsm_pp1_stage1 : signal is "none";
    signal ap_enable_reg_pp1_iter0 : STD_LOGIC := '0';
    signal ap_enable_reg_pp1_iter0_reg : STD_LOGIC := '0';
    signal initial_stream_i_din : STD_LOGIC_VECTOR (1084 downto 0);
    signal initial_stream_i_full_n : STD_LOGIC;
    signal initial_stream_i_write : STD_LOGIC;
    signal ap_block_pp1_stage1_grp5 : BOOLEAN;
    signal icmp_ln226_reg_1222 : STD_LOGIC_VECTOR (0 downto 0);
    signal ap_block_pp1_stage1_subdone_grp5_done_reg : BOOLEAN := false;
    signal ap_block_pp1_stage1_subdone_grp5 : BOOLEAN;
    signal ap_block_pp1_stage1_subdone : BOOLEAN;
    signal ap_CS_fsm_pp1_stage0 : STD_LOGIC;
    attribute fsm_encoding of ap_CS_fsm_pp1_stage0 : signal is "none";
    signal ap_enable_reg_pp1_iter3 : STD_LOGIC := '0';
    signal ap_block_pp1_stage0_grp6 : BOOLEAN;
    signal ap_block_pp1_stage1_grp8 : BOOLEAN;
    signal ap_block_pp1_stage1_subdone_grp8_done_reg : BOOLEAN := false;
    signal ap_block_pp1_stage1_subdone_grp8 : BOOLEAN;
    signal ap_CS_fsm_pp1_stage2 : STD_LOGIC;
    attribute fsm_encoding of ap_CS_fsm_pp1_stage2 : signal is "none";
    signal ap_block_pp1_stage2_grp9 : BOOLEAN;
    signal p_loc_blk_n : STD_LOGIC;
    signal wide_trip_count_loc_blk_n : STD_LOGIC;
    signal pruned_voxel_count_0_reload_loc_blk_n : STD_LOGIC;
    signal current_morton_list_blk_n : STD_LOGIC;
    signal pruned_voxel_count_0_reload_loc_read_reg_1059 : STD_LOGIC_VECTOR (31 downto 0);
    signal ap_block_state1 : BOOLEAN;
    signal p_loc_read_reg_1075 : STD_LOGIC_VECTOR (33 downto 0);
    signal wide_trip_count_loc_read_reg_1080 : STD_LOGIC_VECTOR (31 downto 0);
    signal empty_fu_860_p1 : STD_LOGIC_VECTOR (9 downto 0);
    signal empty_reg_1085 : STD_LOGIC_VECTOR (9 downto 0);
    signal pruned_feature_dram_read_read_reg_1090 : STD_LOGIC_VECTOR (63 downto 0);
    signal p_reload_cast_i_fu_869_p1 : STD_LOGIC_VECTOR (63 downto 0);
    signal fc2_bias_read_reg_1106 : STD_LOGIC_VECTOR (63 downto 0);
    signal ap_CS_fsm_state9 : STD_LOGIC;
    attribute fsm_encoding of ap_CS_fsm_state9 : signal is "none";
    signal fc1_bias_read_reg_1111 : STD_LOGIC_VECTOR (63 downto 0);
    signal conv6_bias_read_reg_1116 : STD_LOGIC_VECTOR (63 downto 0);
    signal conv5_bias_read_reg_1121 : STD_LOGIC_VECTOR (63 downto 0);
    signal conv4_bias_read_reg_1126 : STD_LOGIC_VECTOR (63 downto 0);
    signal conv3_bias_read_reg_1131 : STD_LOGIC_VECTOR (63 downto 0);
    signal conv2_bias_read_reg_1136 : STD_LOGIC_VECTOR (63 downto 0);
    signal conv1_bias_read_reg_1141 : STD_LOGIC_VECTOR (63 downto 0);
    signal fc2_weights_read_reg_1146 : STD_LOGIC_VECTOR (63 downto 0);
    signal fc1_weights_read_reg_1151 : STD_LOGIC_VECTOR (63 downto 0);
    signal conv6_weights_read_reg_1156 : STD_LOGIC_VECTOR (63 downto 0);
    signal conv5_weights_read_reg_1161 : STD_LOGIC_VECTOR (63 downto 0);
    signal conv4_weights_read_reg_1166 : STD_LOGIC_VECTOR (63 downto 0);
    signal conv3_weights_read_reg_1171 : STD_LOGIC_VECTOR (63 downto 0);
    signal conv2_weights_read_reg_1176 : STD_LOGIC_VECTOR (63 downto 0);
    signal conv1_weights_read_reg_1181 : STD_LOGIC_VECTOR (63 downto 0);
    signal ap_block_pp0_stage0_11001 : BOOLEAN;
    signal icmp_ln174_fu_897_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal ap_block_state11_pp0_stage1_iter0_grp1 : BOOLEAN;
    signal ap_block_pp0_stage1_11001_grp1 : BOOLEAN;
    signal ap_block_state12_pp0_stage2_iter0_grp2 : BOOLEAN;
    signal ap_block_pp0_stage2_11001_grp2 : BOOLEAN;
    signal ap_block_pp0_stage0_11001_grp3 : BOOLEAN;
    signal select_ln226_fu_945_p3 : STD_LOGIC_VECTOR (9 downto 0);
    signal select_ln226_reg_1217 : STD_LOGIC_VECTOR (9 downto 0);
    signal ap_CS_fsm_state15 : STD_LOGIC;
    attribute fsm_encoding of ap_CS_fsm_state15 : signal is "none";
    signal icmp_ln226_fu_960_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal ap_block_state25_pp1_stage0_iter3_grp6 : BOOLEAN;
    signal ap_enable_reg_pp1_iter4 : STD_LOGIC := '0';
    signal ap_block_pp1_stage0_11001 : BOOLEAN;
    signal gmem_read_addr_1_reg_1226 : STD_LOGIC_VECTOR (63 downto 0);
    signal initial_voxel_features_2_reg_1232 : STD_LOGIC_VECTOR (31 downto 0);
    signal ap_block_pp1_stage0_11001_grp6 : BOOLEAN;
    signal initial_voxel_morton_addr_3_reg_1237 : STD_LOGIC_VECTOR (8 downto 0);
    signal initial_voxel_features_3_reg_1242 : STD_LOGIC_VECTOR (31 downto 0);
    signal ap_block_pp1_stage1_11001_grp8 : BOOLEAN;
    signal gmem_read_addr_1_read_2_reg_1247 : STD_LOGIC_VECTOR (31 downto 0);
    signal ap_block_pp1_stage2_11001_grp9 : BOOLEAN;
    signal ap_block_pp0_stage0_subdone : BOOLEAN;
    signal ap_condition_pp0_exit_iter0_state10 : STD_LOGIC;
    signal ap_block_pp0_stage2_subdone : BOOLEAN;
    signal ap_block_pp0_stage1_subdone : BOOLEAN;
    signal ap_block_pp1_stage0_subdone : BOOLEAN;
    signal ap_condition_pp1_exit_iter0_state16 : STD_LOGIC;
    signal ap_enable_reg_pp1_iter1 : STD_LOGIC := '0';
    signal ap_block_pp1_stage2_subdone : BOOLEAN;
    signal ap_enable_reg_pp1_iter2 : STD_LOGIC := '0';
    signal grp_ocnn6_assembly_line_8_layers_fu_611_ap_start : STD_LOGIC;
    signal grp_ocnn6_assembly_line_8_layers_fu_611_ap_done : STD_LOGIC;
    signal grp_ocnn6_assembly_line_8_layers_fu_611_ap_idle : STD_LOGIC;
    signal grp_ocnn6_assembly_line_8_layers_fu_611_ap_ready : STD_LOGIC;
    signal grp_ocnn6_assembly_line_8_layers_fu_611_initial_stream_read : STD_LOGIC;
    signal grp_ocnn6_assembly_line_8_layers_fu_611_layer_pipeline_streams_8_din : STD_LOGIC_VECTOR (1084 downto 0);
    signal grp_ocnn6_assembly_line_8_layers_fu_611_layer_pipeline_streams_8_write : STD_LOGIC;
    signal grp_ocnn6_assembly_line_8_layers_fu_611_m_axi_gmem_weights1_0_AWVALID : STD_LOGIC;
    signal grp_ocnn6_assembly_line_8_layers_fu_611_m_axi_gmem_weights1_0_AWADDR : STD_LOGIC_VECTOR (63 downto 0);
    signal grp_ocnn6_assembly_line_8_layers_fu_611_m_axi_gmem_weights1_0_AWID : STD_LOGIC_VECTOR (0 downto 0);
    signal grp_ocnn6_assembly_line_8_layers_fu_611_m_axi_gmem_weights1_0_AWLEN : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_ocnn6_assembly_line_8_layers_fu_611_m_axi_gmem_weights1_0_AWSIZE : STD_LOGIC_VECTOR (2 downto 0);
    signal grp_ocnn6_assembly_line_8_layers_fu_611_m_axi_gmem_weights1_0_AWBURST : STD_LOGIC_VECTOR (1 downto 0);
    signal grp_ocnn6_assembly_line_8_layers_fu_611_m_axi_gmem_weights1_0_AWLOCK : STD_LOGIC_VECTOR (1 downto 0);
    signal grp_ocnn6_assembly_line_8_layers_fu_611_m_axi_gmem_weights1_0_AWCACHE : STD_LOGIC_VECTOR (3 downto 0);
    signal grp_ocnn6_assembly_line_8_layers_fu_611_m_axi_gmem_weights1_0_AWPROT : STD_LOGIC_VECTOR (2 downto 0);
    signal grp_ocnn6_assembly_line_8_layers_fu_611_m_axi_gmem_weights1_0_AWQOS : STD_LOGIC_VECTOR (3 downto 0);
    signal grp_ocnn6_assembly_line_8_layers_fu_611_m_axi_gmem_weights1_0_AWREGION : STD_LOGIC_VECTOR (3 downto 0);
    signal grp_ocnn6_assembly_line_8_layers_fu_611_m_axi_gmem_weights1_0_AWUSER : STD_LOGIC_VECTOR (0 downto 0);
    signal grp_ocnn6_assembly_line_8_layers_fu_611_m_axi_gmem_weights1_0_WVALID : STD_LOGIC;
    signal grp_ocnn6_assembly_line_8_layers_fu_611_m_axi_gmem_weights1_0_WDATA : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_ocnn6_assembly_line_8_layers_fu_611_m_axi_gmem_weights1_0_WSTRB : STD_LOGIC_VECTOR (3 downto 0);
    signal grp_ocnn6_assembly_line_8_layers_fu_611_m_axi_gmem_weights1_0_WLAST : STD_LOGIC;
    signal grp_ocnn6_assembly_line_8_layers_fu_611_m_axi_gmem_weights1_0_WID : STD_LOGIC_VECTOR (0 downto 0);
    signal grp_ocnn6_assembly_line_8_layers_fu_611_m_axi_gmem_weights1_0_WUSER : STD_LOGIC_VECTOR (0 downto 0);
    signal grp_ocnn6_assembly_line_8_layers_fu_611_m_axi_gmem_weights1_0_ARVALID : STD_LOGIC;
    signal grp_ocnn6_assembly_line_8_layers_fu_611_m_axi_gmem_weights1_0_ARADDR : STD_LOGIC_VECTOR (63 downto 0);
    signal grp_ocnn6_assembly_line_8_layers_fu_611_m_axi_gmem_weights1_0_ARID : STD_LOGIC_VECTOR (0 downto 0);
    signal grp_ocnn6_assembly_line_8_layers_fu_611_m_axi_gmem_weights1_0_ARLEN : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_ocnn6_assembly_line_8_layers_fu_611_m_axi_gmem_weights1_0_ARSIZE : STD_LOGIC_VECTOR (2 downto 0);
    signal grp_ocnn6_assembly_line_8_layers_fu_611_m_axi_gmem_weights1_0_ARBURST : STD_LOGIC_VECTOR (1 downto 0);
    signal grp_ocnn6_assembly_line_8_layers_fu_611_m_axi_gmem_weights1_0_ARLOCK : STD_LOGIC_VECTOR (1 downto 0);
    signal grp_ocnn6_assembly_line_8_layers_fu_611_m_axi_gmem_weights1_0_ARCACHE : STD_LOGIC_VECTOR (3 downto 0);
    signal grp_ocnn6_assembly_line_8_layers_fu_611_m_axi_gmem_weights1_0_ARPROT : STD_LOGIC_VECTOR (2 downto 0);
    signal grp_ocnn6_assembly_line_8_layers_fu_611_m_axi_gmem_weights1_0_ARQOS : STD_LOGIC_VECTOR (3 downto 0);
    signal grp_ocnn6_assembly_line_8_layers_fu_611_m_axi_gmem_weights1_0_ARREGION : STD_LOGIC_VECTOR (3 downto 0);
    signal grp_ocnn6_assembly_line_8_layers_fu_611_m_axi_gmem_weights1_0_ARUSER : STD_LOGIC_VECTOR (0 downto 0);
    signal grp_ocnn6_assembly_line_8_layers_fu_611_m_axi_gmem_weights1_0_RREADY : STD_LOGIC;
    signal grp_ocnn6_assembly_line_8_layers_fu_611_m_axi_gmem_weights1_0_BREADY : STD_LOGIC;
    signal grp_ocnn6_assembly_line_8_layers_fu_611_m_axi_gmem_weights2_0_AWVALID : STD_LOGIC;
    signal grp_ocnn6_assembly_line_8_layers_fu_611_m_axi_gmem_weights2_0_AWADDR : STD_LOGIC_VECTOR (63 downto 0);
    signal grp_ocnn6_assembly_line_8_layers_fu_611_m_axi_gmem_weights2_0_AWID : STD_LOGIC_VECTOR (0 downto 0);
    signal grp_ocnn6_assembly_line_8_layers_fu_611_m_axi_gmem_weights2_0_AWLEN : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_ocnn6_assembly_line_8_layers_fu_611_m_axi_gmem_weights2_0_AWSIZE : STD_LOGIC_VECTOR (2 downto 0);
    signal grp_ocnn6_assembly_line_8_layers_fu_611_m_axi_gmem_weights2_0_AWBURST : STD_LOGIC_VECTOR (1 downto 0);
    signal grp_ocnn6_assembly_line_8_layers_fu_611_m_axi_gmem_weights2_0_AWLOCK : STD_LOGIC_VECTOR (1 downto 0);
    signal grp_ocnn6_assembly_line_8_layers_fu_611_m_axi_gmem_weights2_0_AWCACHE : STD_LOGIC_VECTOR (3 downto 0);
    signal grp_ocnn6_assembly_line_8_layers_fu_611_m_axi_gmem_weights2_0_AWPROT : STD_LOGIC_VECTOR (2 downto 0);
    signal grp_ocnn6_assembly_line_8_layers_fu_611_m_axi_gmem_weights2_0_AWQOS : STD_LOGIC_VECTOR (3 downto 0);
    signal grp_ocnn6_assembly_line_8_layers_fu_611_m_axi_gmem_weights2_0_AWREGION : STD_LOGIC_VECTOR (3 downto 0);
    signal grp_ocnn6_assembly_line_8_layers_fu_611_m_axi_gmem_weights2_0_AWUSER : STD_LOGIC_VECTOR (0 downto 0);
    signal grp_ocnn6_assembly_line_8_layers_fu_611_m_axi_gmem_weights2_0_WVALID : STD_LOGIC;
    signal grp_ocnn6_assembly_line_8_layers_fu_611_m_axi_gmem_weights2_0_WDATA : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_ocnn6_assembly_line_8_layers_fu_611_m_axi_gmem_weights2_0_WSTRB : STD_LOGIC_VECTOR (3 downto 0);
    signal grp_ocnn6_assembly_line_8_layers_fu_611_m_axi_gmem_weights2_0_WLAST : STD_LOGIC;
    signal grp_ocnn6_assembly_line_8_layers_fu_611_m_axi_gmem_weights2_0_WID : STD_LOGIC_VECTOR (0 downto 0);
    signal grp_ocnn6_assembly_line_8_layers_fu_611_m_axi_gmem_weights2_0_WUSER : STD_LOGIC_VECTOR (0 downto 0);
    signal grp_ocnn6_assembly_line_8_layers_fu_611_m_axi_gmem_weights2_0_ARVALID : STD_LOGIC;
    signal grp_ocnn6_assembly_line_8_layers_fu_611_m_axi_gmem_weights2_0_ARADDR : STD_LOGIC_VECTOR (63 downto 0);
    signal grp_ocnn6_assembly_line_8_layers_fu_611_m_axi_gmem_weights2_0_ARID : STD_LOGIC_VECTOR (0 downto 0);
    signal grp_ocnn6_assembly_line_8_layers_fu_611_m_axi_gmem_weights2_0_ARLEN : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_ocnn6_assembly_line_8_layers_fu_611_m_axi_gmem_weights2_0_ARSIZE : STD_LOGIC_VECTOR (2 downto 0);
    signal grp_ocnn6_assembly_line_8_layers_fu_611_m_axi_gmem_weights2_0_ARBURST : STD_LOGIC_VECTOR (1 downto 0);
    signal grp_ocnn6_assembly_line_8_layers_fu_611_m_axi_gmem_weights2_0_ARLOCK : STD_LOGIC_VECTOR (1 downto 0);
    signal grp_ocnn6_assembly_line_8_layers_fu_611_m_axi_gmem_weights2_0_ARCACHE : STD_LOGIC_VECTOR (3 downto 0);
    signal grp_ocnn6_assembly_line_8_layers_fu_611_m_axi_gmem_weights2_0_ARPROT : STD_LOGIC_VECTOR (2 downto 0);
    signal grp_ocnn6_assembly_line_8_layers_fu_611_m_axi_gmem_weights2_0_ARQOS : STD_LOGIC_VECTOR (3 downto 0);
    signal grp_ocnn6_assembly_line_8_layers_fu_611_m_axi_gmem_weights2_0_ARREGION : STD_LOGIC_VECTOR (3 downto 0);
    signal grp_ocnn6_assembly_line_8_layers_fu_611_m_axi_gmem_weights2_0_ARUSER : STD_LOGIC_VECTOR (0 downto 0);
    signal grp_ocnn6_assembly_line_8_layers_fu_611_m_axi_gmem_weights2_0_RREADY : STD_LOGIC;
    signal grp_ocnn6_assembly_line_8_layers_fu_611_m_axi_gmem_weights2_0_BREADY : STD_LOGIC;
    signal grp_ocnn6_assembly_line_8_layers_fu_611_m_axi_gmem_weights3_0_AWVALID : STD_LOGIC;
    signal grp_ocnn6_assembly_line_8_layers_fu_611_m_axi_gmem_weights3_0_AWADDR : STD_LOGIC_VECTOR (63 downto 0);
    signal grp_ocnn6_assembly_line_8_layers_fu_611_m_axi_gmem_weights3_0_AWID : STD_LOGIC_VECTOR (0 downto 0);
    signal grp_ocnn6_assembly_line_8_layers_fu_611_m_axi_gmem_weights3_0_AWLEN : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_ocnn6_assembly_line_8_layers_fu_611_m_axi_gmem_weights3_0_AWSIZE : STD_LOGIC_VECTOR (2 downto 0);
    signal grp_ocnn6_assembly_line_8_layers_fu_611_m_axi_gmem_weights3_0_AWBURST : STD_LOGIC_VECTOR (1 downto 0);
    signal grp_ocnn6_assembly_line_8_layers_fu_611_m_axi_gmem_weights3_0_AWLOCK : STD_LOGIC_VECTOR (1 downto 0);
    signal grp_ocnn6_assembly_line_8_layers_fu_611_m_axi_gmem_weights3_0_AWCACHE : STD_LOGIC_VECTOR (3 downto 0);
    signal grp_ocnn6_assembly_line_8_layers_fu_611_m_axi_gmem_weights3_0_AWPROT : STD_LOGIC_VECTOR (2 downto 0);
    signal grp_ocnn6_assembly_line_8_layers_fu_611_m_axi_gmem_weights3_0_AWQOS : STD_LOGIC_VECTOR (3 downto 0);
    signal grp_ocnn6_assembly_line_8_layers_fu_611_m_axi_gmem_weights3_0_AWREGION : STD_LOGIC_VECTOR (3 downto 0);
    signal grp_ocnn6_assembly_line_8_layers_fu_611_m_axi_gmem_weights3_0_AWUSER : STD_LOGIC_VECTOR (0 downto 0);
    signal grp_ocnn6_assembly_line_8_layers_fu_611_m_axi_gmem_weights3_0_WVALID : STD_LOGIC;
    signal grp_ocnn6_assembly_line_8_layers_fu_611_m_axi_gmem_weights3_0_WDATA : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_ocnn6_assembly_line_8_layers_fu_611_m_axi_gmem_weights3_0_WSTRB : STD_LOGIC_VECTOR (3 downto 0);
    signal grp_ocnn6_assembly_line_8_layers_fu_611_m_axi_gmem_weights3_0_WLAST : STD_LOGIC;
    signal grp_ocnn6_assembly_line_8_layers_fu_611_m_axi_gmem_weights3_0_WID : STD_LOGIC_VECTOR (0 downto 0);
    signal grp_ocnn6_assembly_line_8_layers_fu_611_m_axi_gmem_weights3_0_WUSER : STD_LOGIC_VECTOR (0 downto 0);
    signal grp_ocnn6_assembly_line_8_layers_fu_611_m_axi_gmem_weights3_0_ARVALID : STD_LOGIC;
    signal grp_ocnn6_assembly_line_8_layers_fu_611_m_axi_gmem_weights3_0_ARADDR : STD_LOGIC_VECTOR (63 downto 0);
    signal grp_ocnn6_assembly_line_8_layers_fu_611_m_axi_gmem_weights3_0_ARID : STD_LOGIC_VECTOR (0 downto 0);
    signal grp_ocnn6_assembly_line_8_layers_fu_611_m_axi_gmem_weights3_0_ARLEN : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_ocnn6_assembly_line_8_layers_fu_611_m_axi_gmem_weights3_0_ARSIZE : STD_LOGIC_VECTOR (2 downto 0);
    signal grp_ocnn6_assembly_line_8_layers_fu_611_m_axi_gmem_weights3_0_ARBURST : STD_LOGIC_VECTOR (1 downto 0);
    signal grp_ocnn6_assembly_line_8_layers_fu_611_m_axi_gmem_weights3_0_ARLOCK : STD_LOGIC_VECTOR (1 downto 0);
    signal grp_ocnn6_assembly_line_8_layers_fu_611_m_axi_gmem_weights3_0_ARCACHE : STD_LOGIC_VECTOR (3 downto 0);
    signal grp_ocnn6_assembly_line_8_layers_fu_611_m_axi_gmem_weights3_0_ARPROT : STD_LOGIC_VECTOR (2 downto 0);
    signal grp_ocnn6_assembly_line_8_layers_fu_611_m_axi_gmem_weights3_0_ARQOS : STD_LOGIC_VECTOR (3 downto 0);
    signal grp_ocnn6_assembly_line_8_layers_fu_611_m_axi_gmem_weights3_0_ARREGION : STD_LOGIC_VECTOR (3 downto 0);
    signal grp_ocnn6_assembly_line_8_layers_fu_611_m_axi_gmem_weights3_0_ARUSER : STD_LOGIC_VECTOR (0 downto 0);
    signal grp_ocnn6_assembly_line_8_layers_fu_611_m_axi_gmem_weights3_0_RREADY : STD_LOGIC;
    signal grp_ocnn6_assembly_line_8_layers_fu_611_m_axi_gmem_weights3_0_BREADY : STD_LOGIC;
    signal grp_ocnn6_assembly_line_8_layers_fu_611_m_axi_gmem_weights4_0_AWVALID : STD_LOGIC;
    signal grp_ocnn6_assembly_line_8_layers_fu_611_m_axi_gmem_weights4_0_AWADDR : STD_LOGIC_VECTOR (63 downto 0);
    signal grp_ocnn6_assembly_line_8_layers_fu_611_m_axi_gmem_weights4_0_AWID : STD_LOGIC_VECTOR (0 downto 0);
    signal grp_ocnn6_assembly_line_8_layers_fu_611_m_axi_gmem_weights4_0_AWLEN : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_ocnn6_assembly_line_8_layers_fu_611_m_axi_gmem_weights4_0_AWSIZE : STD_LOGIC_VECTOR (2 downto 0);
    signal grp_ocnn6_assembly_line_8_layers_fu_611_m_axi_gmem_weights4_0_AWBURST : STD_LOGIC_VECTOR (1 downto 0);
    signal grp_ocnn6_assembly_line_8_layers_fu_611_m_axi_gmem_weights4_0_AWLOCK : STD_LOGIC_VECTOR (1 downto 0);
    signal grp_ocnn6_assembly_line_8_layers_fu_611_m_axi_gmem_weights4_0_AWCACHE : STD_LOGIC_VECTOR (3 downto 0);
    signal grp_ocnn6_assembly_line_8_layers_fu_611_m_axi_gmem_weights4_0_AWPROT : STD_LOGIC_VECTOR (2 downto 0);
    signal grp_ocnn6_assembly_line_8_layers_fu_611_m_axi_gmem_weights4_0_AWQOS : STD_LOGIC_VECTOR (3 downto 0);
    signal grp_ocnn6_assembly_line_8_layers_fu_611_m_axi_gmem_weights4_0_AWREGION : STD_LOGIC_VECTOR (3 downto 0);
    signal grp_ocnn6_assembly_line_8_layers_fu_611_m_axi_gmem_weights4_0_AWUSER : STD_LOGIC_VECTOR (0 downto 0);
    signal grp_ocnn6_assembly_line_8_layers_fu_611_m_axi_gmem_weights4_0_WVALID : STD_LOGIC;
    signal grp_ocnn6_assembly_line_8_layers_fu_611_m_axi_gmem_weights4_0_WDATA : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_ocnn6_assembly_line_8_layers_fu_611_m_axi_gmem_weights4_0_WSTRB : STD_LOGIC_VECTOR (3 downto 0);
    signal grp_ocnn6_assembly_line_8_layers_fu_611_m_axi_gmem_weights4_0_WLAST : STD_LOGIC;
    signal grp_ocnn6_assembly_line_8_layers_fu_611_m_axi_gmem_weights4_0_WID : STD_LOGIC_VECTOR (0 downto 0);
    signal grp_ocnn6_assembly_line_8_layers_fu_611_m_axi_gmem_weights4_0_WUSER : STD_LOGIC_VECTOR (0 downto 0);
    signal grp_ocnn6_assembly_line_8_layers_fu_611_m_axi_gmem_weights4_0_ARVALID : STD_LOGIC;
    signal grp_ocnn6_assembly_line_8_layers_fu_611_m_axi_gmem_weights4_0_ARADDR : STD_LOGIC_VECTOR (63 downto 0);
    signal grp_ocnn6_assembly_line_8_layers_fu_611_m_axi_gmem_weights4_0_ARID : STD_LOGIC_VECTOR (0 downto 0);
    signal grp_ocnn6_assembly_line_8_layers_fu_611_m_axi_gmem_weights4_0_ARLEN : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_ocnn6_assembly_line_8_layers_fu_611_m_axi_gmem_weights4_0_ARSIZE : STD_LOGIC_VECTOR (2 downto 0);
    signal grp_ocnn6_assembly_line_8_layers_fu_611_m_axi_gmem_weights4_0_ARBURST : STD_LOGIC_VECTOR (1 downto 0);
    signal grp_ocnn6_assembly_line_8_layers_fu_611_m_axi_gmem_weights4_0_ARLOCK : STD_LOGIC_VECTOR (1 downto 0);
    signal grp_ocnn6_assembly_line_8_layers_fu_611_m_axi_gmem_weights4_0_ARCACHE : STD_LOGIC_VECTOR (3 downto 0);
    signal grp_ocnn6_assembly_line_8_layers_fu_611_m_axi_gmem_weights4_0_ARPROT : STD_LOGIC_VECTOR (2 downto 0);
    signal grp_ocnn6_assembly_line_8_layers_fu_611_m_axi_gmem_weights4_0_ARQOS : STD_LOGIC_VECTOR (3 downto 0);
    signal grp_ocnn6_assembly_line_8_layers_fu_611_m_axi_gmem_weights4_0_ARREGION : STD_LOGIC_VECTOR (3 downto 0);
    signal grp_ocnn6_assembly_line_8_layers_fu_611_m_axi_gmem_weights4_0_ARUSER : STD_LOGIC_VECTOR (0 downto 0);
    signal grp_ocnn6_assembly_line_8_layers_fu_611_m_axi_gmem_weights4_0_RREADY : STD_LOGIC;
    signal grp_ocnn6_assembly_line_8_layers_fu_611_m_axi_gmem_weights4_0_BREADY : STD_LOGIC;
    signal grp_ocnn6_assembly_line_8_layers_fu_611_m_axi_gmem_weights5_0_AWVALID : STD_LOGIC;
    signal grp_ocnn6_assembly_line_8_layers_fu_611_m_axi_gmem_weights5_0_AWADDR : STD_LOGIC_VECTOR (63 downto 0);
    signal grp_ocnn6_assembly_line_8_layers_fu_611_m_axi_gmem_weights5_0_AWID : STD_LOGIC_VECTOR (0 downto 0);
    signal grp_ocnn6_assembly_line_8_layers_fu_611_m_axi_gmem_weights5_0_AWLEN : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_ocnn6_assembly_line_8_layers_fu_611_m_axi_gmem_weights5_0_AWSIZE : STD_LOGIC_VECTOR (2 downto 0);
    signal grp_ocnn6_assembly_line_8_layers_fu_611_m_axi_gmem_weights5_0_AWBURST : STD_LOGIC_VECTOR (1 downto 0);
    signal grp_ocnn6_assembly_line_8_layers_fu_611_m_axi_gmem_weights5_0_AWLOCK : STD_LOGIC_VECTOR (1 downto 0);
    signal grp_ocnn6_assembly_line_8_layers_fu_611_m_axi_gmem_weights5_0_AWCACHE : STD_LOGIC_VECTOR (3 downto 0);
    signal grp_ocnn6_assembly_line_8_layers_fu_611_m_axi_gmem_weights5_0_AWPROT : STD_LOGIC_VECTOR (2 downto 0);
    signal grp_ocnn6_assembly_line_8_layers_fu_611_m_axi_gmem_weights5_0_AWQOS : STD_LOGIC_VECTOR (3 downto 0);
    signal grp_ocnn6_assembly_line_8_layers_fu_611_m_axi_gmem_weights5_0_AWREGION : STD_LOGIC_VECTOR (3 downto 0);
    signal grp_ocnn6_assembly_line_8_layers_fu_611_m_axi_gmem_weights5_0_AWUSER : STD_LOGIC_VECTOR (0 downto 0);
    signal grp_ocnn6_assembly_line_8_layers_fu_611_m_axi_gmem_weights5_0_WVALID : STD_LOGIC;
    signal grp_ocnn6_assembly_line_8_layers_fu_611_m_axi_gmem_weights5_0_WDATA : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_ocnn6_assembly_line_8_layers_fu_611_m_axi_gmem_weights5_0_WSTRB : STD_LOGIC_VECTOR (3 downto 0);
    signal grp_ocnn6_assembly_line_8_layers_fu_611_m_axi_gmem_weights5_0_WLAST : STD_LOGIC;
    signal grp_ocnn6_assembly_line_8_layers_fu_611_m_axi_gmem_weights5_0_WID : STD_LOGIC_VECTOR (0 downto 0);
    signal grp_ocnn6_assembly_line_8_layers_fu_611_m_axi_gmem_weights5_0_WUSER : STD_LOGIC_VECTOR (0 downto 0);
    signal grp_ocnn6_assembly_line_8_layers_fu_611_m_axi_gmem_weights5_0_ARVALID : STD_LOGIC;
    signal grp_ocnn6_assembly_line_8_layers_fu_611_m_axi_gmem_weights5_0_ARADDR : STD_LOGIC_VECTOR (63 downto 0);
    signal grp_ocnn6_assembly_line_8_layers_fu_611_m_axi_gmem_weights5_0_ARID : STD_LOGIC_VECTOR (0 downto 0);
    signal grp_ocnn6_assembly_line_8_layers_fu_611_m_axi_gmem_weights5_0_ARLEN : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_ocnn6_assembly_line_8_layers_fu_611_m_axi_gmem_weights5_0_ARSIZE : STD_LOGIC_VECTOR (2 downto 0);
    signal grp_ocnn6_assembly_line_8_layers_fu_611_m_axi_gmem_weights5_0_ARBURST : STD_LOGIC_VECTOR (1 downto 0);
    signal grp_ocnn6_assembly_line_8_layers_fu_611_m_axi_gmem_weights5_0_ARLOCK : STD_LOGIC_VECTOR (1 downto 0);
    signal grp_ocnn6_assembly_line_8_layers_fu_611_m_axi_gmem_weights5_0_ARCACHE : STD_LOGIC_VECTOR (3 downto 0);
    signal grp_ocnn6_assembly_line_8_layers_fu_611_m_axi_gmem_weights5_0_ARPROT : STD_LOGIC_VECTOR (2 downto 0);
    signal grp_ocnn6_assembly_line_8_layers_fu_611_m_axi_gmem_weights5_0_ARQOS : STD_LOGIC_VECTOR (3 downto 0);
    signal grp_ocnn6_assembly_line_8_layers_fu_611_m_axi_gmem_weights5_0_ARREGION : STD_LOGIC_VECTOR (3 downto 0);
    signal grp_ocnn6_assembly_line_8_layers_fu_611_m_axi_gmem_weights5_0_ARUSER : STD_LOGIC_VECTOR (0 downto 0);
    signal grp_ocnn6_assembly_line_8_layers_fu_611_m_axi_gmem_weights5_0_RREADY : STD_LOGIC;
    signal grp_ocnn6_assembly_line_8_layers_fu_611_m_axi_gmem_weights5_0_BREADY : STD_LOGIC;
    signal grp_ocnn6_assembly_line_8_layers_fu_611_m_axi_gmem_weights6_0_AWVALID : STD_LOGIC;
    signal grp_ocnn6_assembly_line_8_layers_fu_611_m_axi_gmem_weights6_0_AWADDR : STD_LOGIC_VECTOR (63 downto 0);
    signal grp_ocnn6_assembly_line_8_layers_fu_611_m_axi_gmem_weights6_0_AWID : STD_LOGIC_VECTOR (0 downto 0);
    signal grp_ocnn6_assembly_line_8_layers_fu_611_m_axi_gmem_weights6_0_AWLEN : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_ocnn6_assembly_line_8_layers_fu_611_m_axi_gmem_weights6_0_AWSIZE : STD_LOGIC_VECTOR (2 downto 0);
    signal grp_ocnn6_assembly_line_8_layers_fu_611_m_axi_gmem_weights6_0_AWBURST : STD_LOGIC_VECTOR (1 downto 0);
    signal grp_ocnn6_assembly_line_8_layers_fu_611_m_axi_gmem_weights6_0_AWLOCK : STD_LOGIC_VECTOR (1 downto 0);
    signal grp_ocnn6_assembly_line_8_layers_fu_611_m_axi_gmem_weights6_0_AWCACHE : STD_LOGIC_VECTOR (3 downto 0);
    signal grp_ocnn6_assembly_line_8_layers_fu_611_m_axi_gmem_weights6_0_AWPROT : STD_LOGIC_VECTOR (2 downto 0);
    signal grp_ocnn6_assembly_line_8_layers_fu_611_m_axi_gmem_weights6_0_AWQOS : STD_LOGIC_VECTOR (3 downto 0);
    signal grp_ocnn6_assembly_line_8_layers_fu_611_m_axi_gmem_weights6_0_AWREGION : STD_LOGIC_VECTOR (3 downto 0);
    signal grp_ocnn6_assembly_line_8_layers_fu_611_m_axi_gmem_weights6_0_AWUSER : STD_LOGIC_VECTOR (0 downto 0);
    signal grp_ocnn6_assembly_line_8_layers_fu_611_m_axi_gmem_weights6_0_WVALID : STD_LOGIC;
    signal grp_ocnn6_assembly_line_8_layers_fu_611_m_axi_gmem_weights6_0_WDATA : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_ocnn6_assembly_line_8_layers_fu_611_m_axi_gmem_weights6_0_WSTRB : STD_LOGIC_VECTOR (3 downto 0);
    signal grp_ocnn6_assembly_line_8_layers_fu_611_m_axi_gmem_weights6_0_WLAST : STD_LOGIC;
    signal grp_ocnn6_assembly_line_8_layers_fu_611_m_axi_gmem_weights6_0_WID : STD_LOGIC_VECTOR (0 downto 0);
    signal grp_ocnn6_assembly_line_8_layers_fu_611_m_axi_gmem_weights6_0_WUSER : STD_LOGIC_VECTOR (0 downto 0);
    signal grp_ocnn6_assembly_line_8_layers_fu_611_m_axi_gmem_weights6_0_ARVALID : STD_LOGIC;
    signal grp_ocnn6_assembly_line_8_layers_fu_611_m_axi_gmem_weights6_0_ARADDR : STD_LOGIC_VECTOR (63 downto 0);
    signal grp_ocnn6_assembly_line_8_layers_fu_611_m_axi_gmem_weights6_0_ARID : STD_LOGIC_VECTOR (0 downto 0);
    signal grp_ocnn6_assembly_line_8_layers_fu_611_m_axi_gmem_weights6_0_ARLEN : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_ocnn6_assembly_line_8_layers_fu_611_m_axi_gmem_weights6_0_ARSIZE : STD_LOGIC_VECTOR (2 downto 0);
    signal grp_ocnn6_assembly_line_8_layers_fu_611_m_axi_gmem_weights6_0_ARBURST : STD_LOGIC_VECTOR (1 downto 0);
    signal grp_ocnn6_assembly_line_8_layers_fu_611_m_axi_gmem_weights6_0_ARLOCK : STD_LOGIC_VECTOR (1 downto 0);
    signal grp_ocnn6_assembly_line_8_layers_fu_611_m_axi_gmem_weights6_0_ARCACHE : STD_LOGIC_VECTOR (3 downto 0);
    signal grp_ocnn6_assembly_line_8_layers_fu_611_m_axi_gmem_weights6_0_ARPROT : STD_LOGIC_VECTOR (2 downto 0);
    signal grp_ocnn6_assembly_line_8_layers_fu_611_m_axi_gmem_weights6_0_ARQOS : STD_LOGIC_VECTOR (3 downto 0);
    signal grp_ocnn6_assembly_line_8_layers_fu_611_m_axi_gmem_weights6_0_ARREGION : STD_LOGIC_VECTOR (3 downto 0);
    signal grp_ocnn6_assembly_line_8_layers_fu_611_m_axi_gmem_weights6_0_ARUSER : STD_LOGIC_VECTOR (0 downto 0);
    signal grp_ocnn6_assembly_line_8_layers_fu_611_m_axi_gmem_weights6_0_RREADY : STD_LOGIC;
    signal grp_ocnn6_assembly_line_8_layers_fu_611_m_axi_gmem_weights6_0_BREADY : STD_LOGIC;
    signal grp_ocnn6_assembly_line_8_layers_fu_611_m_axi_gmem_weights7_0_AWVALID : STD_LOGIC;
    signal grp_ocnn6_assembly_line_8_layers_fu_611_m_axi_gmem_weights7_0_AWADDR : STD_LOGIC_VECTOR (63 downto 0);
    signal grp_ocnn6_assembly_line_8_layers_fu_611_m_axi_gmem_weights7_0_AWID : STD_LOGIC_VECTOR (0 downto 0);
    signal grp_ocnn6_assembly_line_8_layers_fu_611_m_axi_gmem_weights7_0_AWLEN : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_ocnn6_assembly_line_8_layers_fu_611_m_axi_gmem_weights7_0_AWSIZE : STD_LOGIC_VECTOR (2 downto 0);
    signal grp_ocnn6_assembly_line_8_layers_fu_611_m_axi_gmem_weights7_0_AWBURST : STD_LOGIC_VECTOR (1 downto 0);
    signal grp_ocnn6_assembly_line_8_layers_fu_611_m_axi_gmem_weights7_0_AWLOCK : STD_LOGIC_VECTOR (1 downto 0);
    signal grp_ocnn6_assembly_line_8_layers_fu_611_m_axi_gmem_weights7_0_AWCACHE : STD_LOGIC_VECTOR (3 downto 0);
    signal grp_ocnn6_assembly_line_8_layers_fu_611_m_axi_gmem_weights7_0_AWPROT : STD_LOGIC_VECTOR (2 downto 0);
    signal grp_ocnn6_assembly_line_8_layers_fu_611_m_axi_gmem_weights7_0_AWQOS : STD_LOGIC_VECTOR (3 downto 0);
    signal grp_ocnn6_assembly_line_8_layers_fu_611_m_axi_gmem_weights7_0_AWREGION : STD_LOGIC_VECTOR (3 downto 0);
    signal grp_ocnn6_assembly_line_8_layers_fu_611_m_axi_gmem_weights7_0_AWUSER : STD_LOGIC_VECTOR (0 downto 0);
    signal grp_ocnn6_assembly_line_8_layers_fu_611_m_axi_gmem_weights7_0_WVALID : STD_LOGIC;
    signal grp_ocnn6_assembly_line_8_layers_fu_611_m_axi_gmem_weights7_0_WDATA : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_ocnn6_assembly_line_8_layers_fu_611_m_axi_gmem_weights7_0_WSTRB : STD_LOGIC_VECTOR (3 downto 0);
    signal grp_ocnn6_assembly_line_8_layers_fu_611_m_axi_gmem_weights7_0_WLAST : STD_LOGIC;
    signal grp_ocnn6_assembly_line_8_layers_fu_611_m_axi_gmem_weights7_0_WID : STD_LOGIC_VECTOR (0 downto 0);
    signal grp_ocnn6_assembly_line_8_layers_fu_611_m_axi_gmem_weights7_0_WUSER : STD_LOGIC_VECTOR (0 downto 0);
    signal grp_ocnn6_assembly_line_8_layers_fu_611_m_axi_gmem_weights7_0_ARVALID : STD_LOGIC;
    signal grp_ocnn6_assembly_line_8_layers_fu_611_m_axi_gmem_weights7_0_ARADDR : STD_LOGIC_VECTOR (63 downto 0);
    signal grp_ocnn6_assembly_line_8_layers_fu_611_m_axi_gmem_weights7_0_ARID : STD_LOGIC_VECTOR (0 downto 0);
    signal grp_ocnn6_assembly_line_8_layers_fu_611_m_axi_gmem_weights7_0_ARLEN : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_ocnn6_assembly_line_8_layers_fu_611_m_axi_gmem_weights7_0_ARSIZE : STD_LOGIC_VECTOR (2 downto 0);
    signal grp_ocnn6_assembly_line_8_layers_fu_611_m_axi_gmem_weights7_0_ARBURST : STD_LOGIC_VECTOR (1 downto 0);
    signal grp_ocnn6_assembly_line_8_layers_fu_611_m_axi_gmem_weights7_0_ARLOCK : STD_LOGIC_VECTOR (1 downto 0);
    signal grp_ocnn6_assembly_line_8_layers_fu_611_m_axi_gmem_weights7_0_ARCACHE : STD_LOGIC_VECTOR (3 downto 0);
    signal grp_ocnn6_assembly_line_8_layers_fu_611_m_axi_gmem_weights7_0_ARPROT : STD_LOGIC_VECTOR (2 downto 0);
    signal grp_ocnn6_assembly_line_8_layers_fu_611_m_axi_gmem_weights7_0_ARQOS : STD_LOGIC_VECTOR (3 downto 0);
    signal grp_ocnn6_assembly_line_8_layers_fu_611_m_axi_gmem_weights7_0_ARREGION : STD_LOGIC_VECTOR (3 downto 0);
    signal grp_ocnn6_assembly_line_8_layers_fu_611_m_axi_gmem_weights7_0_ARUSER : STD_LOGIC_VECTOR (0 downto 0);
    signal grp_ocnn6_assembly_line_8_layers_fu_611_m_axi_gmem_weights7_0_RREADY : STD_LOGIC;
    signal grp_ocnn6_assembly_line_8_layers_fu_611_m_axi_gmem_weights7_0_BREADY : STD_LOGIC;
    signal grp_ocnn6_assembly_line_8_layers_fu_611_m_axi_gmem_weights8_0_AWVALID : STD_LOGIC;
    signal grp_ocnn6_assembly_line_8_layers_fu_611_m_axi_gmem_weights8_0_AWADDR : STD_LOGIC_VECTOR (63 downto 0);
    signal grp_ocnn6_assembly_line_8_layers_fu_611_m_axi_gmem_weights8_0_AWID : STD_LOGIC_VECTOR (0 downto 0);
    signal grp_ocnn6_assembly_line_8_layers_fu_611_m_axi_gmem_weights8_0_AWLEN : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_ocnn6_assembly_line_8_layers_fu_611_m_axi_gmem_weights8_0_AWSIZE : STD_LOGIC_VECTOR (2 downto 0);
    signal grp_ocnn6_assembly_line_8_layers_fu_611_m_axi_gmem_weights8_0_AWBURST : STD_LOGIC_VECTOR (1 downto 0);
    signal grp_ocnn6_assembly_line_8_layers_fu_611_m_axi_gmem_weights8_0_AWLOCK : STD_LOGIC_VECTOR (1 downto 0);
    signal grp_ocnn6_assembly_line_8_layers_fu_611_m_axi_gmem_weights8_0_AWCACHE : STD_LOGIC_VECTOR (3 downto 0);
    signal grp_ocnn6_assembly_line_8_layers_fu_611_m_axi_gmem_weights8_0_AWPROT : STD_LOGIC_VECTOR (2 downto 0);
    signal grp_ocnn6_assembly_line_8_layers_fu_611_m_axi_gmem_weights8_0_AWQOS : STD_LOGIC_VECTOR (3 downto 0);
    signal grp_ocnn6_assembly_line_8_layers_fu_611_m_axi_gmem_weights8_0_AWREGION : STD_LOGIC_VECTOR (3 downto 0);
    signal grp_ocnn6_assembly_line_8_layers_fu_611_m_axi_gmem_weights8_0_AWUSER : STD_LOGIC_VECTOR (0 downto 0);
    signal grp_ocnn6_assembly_line_8_layers_fu_611_m_axi_gmem_weights8_0_WVALID : STD_LOGIC;
    signal grp_ocnn6_assembly_line_8_layers_fu_611_m_axi_gmem_weights8_0_WDATA : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_ocnn6_assembly_line_8_layers_fu_611_m_axi_gmem_weights8_0_WSTRB : STD_LOGIC_VECTOR (3 downto 0);
    signal grp_ocnn6_assembly_line_8_layers_fu_611_m_axi_gmem_weights8_0_WLAST : STD_LOGIC;
    signal grp_ocnn6_assembly_line_8_layers_fu_611_m_axi_gmem_weights8_0_WID : STD_LOGIC_VECTOR (0 downto 0);
    signal grp_ocnn6_assembly_line_8_layers_fu_611_m_axi_gmem_weights8_0_WUSER : STD_LOGIC_VECTOR (0 downto 0);
    signal grp_ocnn6_assembly_line_8_layers_fu_611_m_axi_gmem_weights8_0_ARVALID : STD_LOGIC;
    signal grp_ocnn6_assembly_line_8_layers_fu_611_m_axi_gmem_weights8_0_ARADDR : STD_LOGIC_VECTOR (63 downto 0);
    signal grp_ocnn6_assembly_line_8_layers_fu_611_m_axi_gmem_weights8_0_ARID : STD_LOGIC_VECTOR (0 downto 0);
    signal grp_ocnn6_assembly_line_8_layers_fu_611_m_axi_gmem_weights8_0_ARLEN : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_ocnn6_assembly_line_8_layers_fu_611_m_axi_gmem_weights8_0_ARSIZE : STD_LOGIC_VECTOR (2 downto 0);
    signal grp_ocnn6_assembly_line_8_layers_fu_611_m_axi_gmem_weights8_0_ARBURST : STD_LOGIC_VECTOR (1 downto 0);
    signal grp_ocnn6_assembly_line_8_layers_fu_611_m_axi_gmem_weights8_0_ARLOCK : STD_LOGIC_VECTOR (1 downto 0);
    signal grp_ocnn6_assembly_line_8_layers_fu_611_m_axi_gmem_weights8_0_ARCACHE : STD_LOGIC_VECTOR (3 downto 0);
    signal grp_ocnn6_assembly_line_8_layers_fu_611_m_axi_gmem_weights8_0_ARPROT : STD_LOGIC_VECTOR (2 downto 0);
    signal grp_ocnn6_assembly_line_8_layers_fu_611_m_axi_gmem_weights8_0_ARQOS : STD_LOGIC_VECTOR (3 downto 0);
    signal grp_ocnn6_assembly_line_8_layers_fu_611_m_axi_gmem_weights8_0_ARREGION : STD_LOGIC_VECTOR (3 downto 0);
    signal grp_ocnn6_assembly_line_8_layers_fu_611_m_axi_gmem_weights8_0_ARUSER : STD_LOGIC_VECTOR (0 downto 0);
    signal grp_ocnn6_assembly_line_8_layers_fu_611_m_axi_gmem_weights8_0_RREADY : STD_LOGIC;
    signal grp_ocnn6_assembly_line_8_layers_fu_611_m_axi_gmem_weights8_0_BREADY : STD_LOGIC;
    signal grp_ocnn6_assembly_line_8_layers_fu_611_m_axi_gmem_bias1_0_AWVALID : STD_LOGIC;
    signal grp_ocnn6_assembly_line_8_layers_fu_611_m_axi_gmem_bias1_0_AWADDR : STD_LOGIC_VECTOR (63 downto 0);
    signal grp_ocnn6_assembly_line_8_layers_fu_611_m_axi_gmem_bias1_0_AWID : STD_LOGIC_VECTOR (0 downto 0);
    signal grp_ocnn6_assembly_line_8_layers_fu_611_m_axi_gmem_bias1_0_AWLEN : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_ocnn6_assembly_line_8_layers_fu_611_m_axi_gmem_bias1_0_AWSIZE : STD_LOGIC_VECTOR (2 downto 0);
    signal grp_ocnn6_assembly_line_8_layers_fu_611_m_axi_gmem_bias1_0_AWBURST : STD_LOGIC_VECTOR (1 downto 0);
    signal grp_ocnn6_assembly_line_8_layers_fu_611_m_axi_gmem_bias1_0_AWLOCK : STD_LOGIC_VECTOR (1 downto 0);
    signal grp_ocnn6_assembly_line_8_layers_fu_611_m_axi_gmem_bias1_0_AWCACHE : STD_LOGIC_VECTOR (3 downto 0);
    signal grp_ocnn6_assembly_line_8_layers_fu_611_m_axi_gmem_bias1_0_AWPROT : STD_LOGIC_VECTOR (2 downto 0);
    signal grp_ocnn6_assembly_line_8_layers_fu_611_m_axi_gmem_bias1_0_AWQOS : STD_LOGIC_VECTOR (3 downto 0);
    signal grp_ocnn6_assembly_line_8_layers_fu_611_m_axi_gmem_bias1_0_AWREGION : STD_LOGIC_VECTOR (3 downto 0);
    signal grp_ocnn6_assembly_line_8_layers_fu_611_m_axi_gmem_bias1_0_AWUSER : STD_LOGIC_VECTOR (0 downto 0);
    signal grp_ocnn6_assembly_line_8_layers_fu_611_m_axi_gmem_bias1_0_WVALID : STD_LOGIC;
    signal grp_ocnn6_assembly_line_8_layers_fu_611_m_axi_gmem_bias1_0_WDATA : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_ocnn6_assembly_line_8_layers_fu_611_m_axi_gmem_bias1_0_WSTRB : STD_LOGIC_VECTOR (3 downto 0);
    signal grp_ocnn6_assembly_line_8_layers_fu_611_m_axi_gmem_bias1_0_WLAST : STD_LOGIC;
    signal grp_ocnn6_assembly_line_8_layers_fu_611_m_axi_gmem_bias1_0_WID : STD_LOGIC_VECTOR (0 downto 0);
    signal grp_ocnn6_assembly_line_8_layers_fu_611_m_axi_gmem_bias1_0_WUSER : STD_LOGIC_VECTOR (0 downto 0);
    signal grp_ocnn6_assembly_line_8_layers_fu_611_m_axi_gmem_bias1_0_ARVALID : STD_LOGIC;
    signal grp_ocnn6_assembly_line_8_layers_fu_611_m_axi_gmem_bias1_0_ARADDR : STD_LOGIC_VECTOR (63 downto 0);
    signal grp_ocnn6_assembly_line_8_layers_fu_611_m_axi_gmem_bias1_0_ARID : STD_LOGIC_VECTOR (0 downto 0);
    signal grp_ocnn6_assembly_line_8_layers_fu_611_m_axi_gmem_bias1_0_ARLEN : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_ocnn6_assembly_line_8_layers_fu_611_m_axi_gmem_bias1_0_ARSIZE : STD_LOGIC_VECTOR (2 downto 0);
    signal grp_ocnn6_assembly_line_8_layers_fu_611_m_axi_gmem_bias1_0_ARBURST : STD_LOGIC_VECTOR (1 downto 0);
    signal grp_ocnn6_assembly_line_8_layers_fu_611_m_axi_gmem_bias1_0_ARLOCK : STD_LOGIC_VECTOR (1 downto 0);
    signal grp_ocnn6_assembly_line_8_layers_fu_611_m_axi_gmem_bias1_0_ARCACHE : STD_LOGIC_VECTOR (3 downto 0);
    signal grp_ocnn6_assembly_line_8_layers_fu_611_m_axi_gmem_bias1_0_ARPROT : STD_LOGIC_VECTOR (2 downto 0);
    signal grp_ocnn6_assembly_line_8_layers_fu_611_m_axi_gmem_bias1_0_ARQOS : STD_LOGIC_VECTOR (3 downto 0);
    signal grp_ocnn6_assembly_line_8_layers_fu_611_m_axi_gmem_bias1_0_ARREGION : STD_LOGIC_VECTOR (3 downto 0);
    signal grp_ocnn6_assembly_line_8_layers_fu_611_m_axi_gmem_bias1_0_ARUSER : STD_LOGIC_VECTOR (0 downto 0);
    signal grp_ocnn6_assembly_line_8_layers_fu_611_m_axi_gmem_bias1_0_RREADY : STD_LOGIC;
    signal grp_ocnn6_assembly_line_8_layers_fu_611_m_axi_gmem_bias1_0_BREADY : STD_LOGIC;
    signal grp_ocnn6_assembly_line_8_layers_fu_611_m_axi_gmem_bias2_0_AWVALID : STD_LOGIC;
    signal grp_ocnn6_assembly_line_8_layers_fu_611_m_axi_gmem_bias2_0_AWADDR : STD_LOGIC_VECTOR (63 downto 0);
    signal grp_ocnn6_assembly_line_8_layers_fu_611_m_axi_gmem_bias2_0_AWID : STD_LOGIC_VECTOR (0 downto 0);
    signal grp_ocnn6_assembly_line_8_layers_fu_611_m_axi_gmem_bias2_0_AWLEN : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_ocnn6_assembly_line_8_layers_fu_611_m_axi_gmem_bias2_0_AWSIZE : STD_LOGIC_VECTOR (2 downto 0);
    signal grp_ocnn6_assembly_line_8_layers_fu_611_m_axi_gmem_bias2_0_AWBURST : STD_LOGIC_VECTOR (1 downto 0);
    signal grp_ocnn6_assembly_line_8_layers_fu_611_m_axi_gmem_bias2_0_AWLOCK : STD_LOGIC_VECTOR (1 downto 0);
    signal grp_ocnn6_assembly_line_8_layers_fu_611_m_axi_gmem_bias2_0_AWCACHE : STD_LOGIC_VECTOR (3 downto 0);
    signal grp_ocnn6_assembly_line_8_layers_fu_611_m_axi_gmem_bias2_0_AWPROT : STD_LOGIC_VECTOR (2 downto 0);
    signal grp_ocnn6_assembly_line_8_layers_fu_611_m_axi_gmem_bias2_0_AWQOS : STD_LOGIC_VECTOR (3 downto 0);
    signal grp_ocnn6_assembly_line_8_layers_fu_611_m_axi_gmem_bias2_0_AWREGION : STD_LOGIC_VECTOR (3 downto 0);
    signal grp_ocnn6_assembly_line_8_layers_fu_611_m_axi_gmem_bias2_0_AWUSER : STD_LOGIC_VECTOR (0 downto 0);
    signal grp_ocnn6_assembly_line_8_layers_fu_611_m_axi_gmem_bias2_0_WVALID : STD_LOGIC;
    signal grp_ocnn6_assembly_line_8_layers_fu_611_m_axi_gmem_bias2_0_WDATA : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_ocnn6_assembly_line_8_layers_fu_611_m_axi_gmem_bias2_0_WSTRB : STD_LOGIC_VECTOR (3 downto 0);
    signal grp_ocnn6_assembly_line_8_layers_fu_611_m_axi_gmem_bias2_0_WLAST : STD_LOGIC;
    signal grp_ocnn6_assembly_line_8_layers_fu_611_m_axi_gmem_bias2_0_WID : STD_LOGIC_VECTOR (0 downto 0);
    signal grp_ocnn6_assembly_line_8_layers_fu_611_m_axi_gmem_bias2_0_WUSER : STD_LOGIC_VECTOR (0 downto 0);
    signal grp_ocnn6_assembly_line_8_layers_fu_611_m_axi_gmem_bias2_0_ARVALID : STD_LOGIC;
    signal grp_ocnn6_assembly_line_8_layers_fu_611_m_axi_gmem_bias2_0_ARADDR : STD_LOGIC_VECTOR (63 downto 0);
    signal grp_ocnn6_assembly_line_8_layers_fu_611_m_axi_gmem_bias2_0_ARID : STD_LOGIC_VECTOR (0 downto 0);
    signal grp_ocnn6_assembly_line_8_layers_fu_611_m_axi_gmem_bias2_0_ARLEN : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_ocnn6_assembly_line_8_layers_fu_611_m_axi_gmem_bias2_0_ARSIZE : STD_LOGIC_VECTOR (2 downto 0);
    signal grp_ocnn6_assembly_line_8_layers_fu_611_m_axi_gmem_bias2_0_ARBURST : STD_LOGIC_VECTOR (1 downto 0);
    signal grp_ocnn6_assembly_line_8_layers_fu_611_m_axi_gmem_bias2_0_ARLOCK : STD_LOGIC_VECTOR (1 downto 0);
    signal grp_ocnn6_assembly_line_8_layers_fu_611_m_axi_gmem_bias2_0_ARCACHE : STD_LOGIC_VECTOR (3 downto 0);
    signal grp_ocnn6_assembly_line_8_layers_fu_611_m_axi_gmem_bias2_0_ARPROT : STD_LOGIC_VECTOR (2 downto 0);
    signal grp_ocnn6_assembly_line_8_layers_fu_611_m_axi_gmem_bias2_0_ARQOS : STD_LOGIC_VECTOR (3 downto 0);
    signal grp_ocnn6_assembly_line_8_layers_fu_611_m_axi_gmem_bias2_0_ARREGION : STD_LOGIC_VECTOR (3 downto 0);
    signal grp_ocnn6_assembly_line_8_layers_fu_611_m_axi_gmem_bias2_0_ARUSER : STD_LOGIC_VECTOR (0 downto 0);
    signal grp_ocnn6_assembly_line_8_layers_fu_611_m_axi_gmem_bias2_0_RREADY : STD_LOGIC;
    signal grp_ocnn6_assembly_line_8_layers_fu_611_m_axi_gmem_bias2_0_BREADY : STD_LOGIC;
    signal grp_ocnn6_assembly_line_8_layers_fu_611_m_axi_gmem_bias3_0_AWVALID : STD_LOGIC;
    signal grp_ocnn6_assembly_line_8_layers_fu_611_m_axi_gmem_bias3_0_AWADDR : STD_LOGIC_VECTOR (63 downto 0);
    signal grp_ocnn6_assembly_line_8_layers_fu_611_m_axi_gmem_bias3_0_AWID : STD_LOGIC_VECTOR (0 downto 0);
    signal grp_ocnn6_assembly_line_8_layers_fu_611_m_axi_gmem_bias3_0_AWLEN : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_ocnn6_assembly_line_8_layers_fu_611_m_axi_gmem_bias3_0_AWSIZE : STD_LOGIC_VECTOR (2 downto 0);
    signal grp_ocnn6_assembly_line_8_layers_fu_611_m_axi_gmem_bias3_0_AWBURST : STD_LOGIC_VECTOR (1 downto 0);
    signal grp_ocnn6_assembly_line_8_layers_fu_611_m_axi_gmem_bias3_0_AWLOCK : STD_LOGIC_VECTOR (1 downto 0);
    signal grp_ocnn6_assembly_line_8_layers_fu_611_m_axi_gmem_bias3_0_AWCACHE : STD_LOGIC_VECTOR (3 downto 0);
    signal grp_ocnn6_assembly_line_8_layers_fu_611_m_axi_gmem_bias3_0_AWPROT : STD_LOGIC_VECTOR (2 downto 0);
    signal grp_ocnn6_assembly_line_8_layers_fu_611_m_axi_gmem_bias3_0_AWQOS : STD_LOGIC_VECTOR (3 downto 0);
    signal grp_ocnn6_assembly_line_8_layers_fu_611_m_axi_gmem_bias3_0_AWREGION : STD_LOGIC_VECTOR (3 downto 0);
    signal grp_ocnn6_assembly_line_8_layers_fu_611_m_axi_gmem_bias3_0_AWUSER : STD_LOGIC_VECTOR (0 downto 0);
    signal grp_ocnn6_assembly_line_8_layers_fu_611_m_axi_gmem_bias3_0_WVALID : STD_LOGIC;
    signal grp_ocnn6_assembly_line_8_layers_fu_611_m_axi_gmem_bias3_0_WDATA : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_ocnn6_assembly_line_8_layers_fu_611_m_axi_gmem_bias3_0_WSTRB : STD_LOGIC_VECTOR (3 downto 0);
    signal grp_ocnn6_assembly_line_8_layers_fu_611_m_axi_gmem_bias3_0_WLAST : STD_LOGIC;
    signal grp_ocnn6_assembly_line_8_layers_fu_611_m_axi_gmem_bias3_0_WID : STD_LOGIC_VECTOR (0 downto 0);
    signal grp_ocnn6_assembly_line_8_layers_fu_611_m_axi_gmem_bias3_0_WUSER : STD_LOGIC_VECTOR (0 downto 0);
    signal grp_ocnn6_assembly_line_8_layers_fu_611_m_axi_gmem_bias3_0_ARVALID : STD_LOGIC;
    signal grp_ocnn6_assembly_line_8_layers_fu_611_m_axi_gmem_bias3_0_ARADDR : STD_LOGIC_VECTOR (63 downto 0);
    signal grp_ocnn6_assembly_line_8_layers_fu_611_m_axi_gmem_bias3_0_ARID : STD_LOGIC_VECTOR (0 downto 0);
    signal grp_ocnn6_assembly_line_8_layers_fu_611_m_axi_gmem_bias3_0_ARLEN : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_ocnn6_assembly_line_8_layers_fu_611_m_axi_gmem_bias3_0_ARSIZE : STD_LOGIC_VECTOR (2 downto 0);
    signal grp_ocnn6_assembly_line_8_layers_fu_611_m_axi_gmem_bias3_0_ARBURST : STD_LOGIC_VECTOR (1 downto 0);
    signal grp_ocnn6_assembly_line_8_layers_fu_611_m_axi_gmem_bias3_0_ARLOCK : STD_LOGIC_VECTOR (1 downto 0);
    signal grp_ocnn6_assembly_line_8_layers_fu_611_m_axi_gmem_bias3_0_ARCACHE : STD_LOGIC_VECTOR (3 downto 0);
    signal grp_ocnn6_assembly_line_8_layers_fu_611_m_axi_gmem_bias3_0_ARPROT : STD_LOGIC_VECTOR (2 downto 0);
    signal grp_ocnn6_assembly_line_8_layers_fu_611_m_axi_gmem_bias3_0_ARQOS : STD_LOGIC_VECTOR (3 downto 0);
    signal grp_ocnn6_assembly_line_8_layers_fu_611_m_axi_gmem_bias3_0_ARREGION : STD_LOGIC_VECTOR (3 downto 0);
    signal grp_ocnn6_assembly_line_8_layers_fu_611_m_axi_gmem_bias3_0_ARUSER : STD_LOGIC_VECTOR (0 downto 0);
    signal grp_ocnn6_assembly_line_8_layers_fu_611_m_axi_gmem_bias3_0_RREADY : STD_LOGIC;
    signal grp_ocnn6_assembly_line_8_layers_fu_611_m_axi_gmem_bias3_0_BREADY : STD_LOGIC;
    signal grp_ocnn6_assembly_line_8_layers_fu_611_m_axi_gmem_bias4_0_AWVALID : STD_LOGIC;
    signal grp_ocnn6_assembly_line_8_layers_fu_611_m_axi_gmem_bias4_0_AWADDR : STD_LOGIC_VECTOR (63 downto 0);
    signal grp_ocnn6_assembly_line_8_layers_fu_611_m_axi_gmem_bias4_0_AWID : STD_LOGIC_VECTOR (0 downto 0);
    signal grp_ocnn6_assembly_line_8_layers_fu_611_m_axi_gmem_bias4_0_AWLEN : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_ocnn6_assembly_line_8_layers_fu_611_m_axi_gmem_bias4_0_AWSIZE : STD_LOGIC_VECTOR (2 downto 0);
    signal grp_ocnn6_assembly_line_8_layers_fu_611_m_axi_gmem_bias4_0_AWBURST : STD_LOGIC_VECTOR (1 downto 0);
    signal grp_ocnn6_assembly_line_8_layers_fu_611_m_axi_gmem_bias4_0_AWLOCK : STD_LOGIC_VECTOR (1 downto 0);
    signal grp_ocnn6_assembly_line_8_layers_fu_611_m_axi_gmem_bias4_0_AWCACHE : STD_LOGIC_VECTOR (3 downto 0);
    signal grp_ocnn6_assembly_line_8_layers_fu_611_m_axi_gmem_bias4_0_AWPROT : STD_LOGIC_VECTOR (2 downto 0);
    signal grp_ocnn6_assembly_line_8_layers_fu_611_m_axi_gmem_bias4_0_AWQOS : STD_LOGIC_VECTOR (3 downto 0);
    signal grp_ocnn6_assembly_line_8_layers_fu_611_m_axi_gmem_bias4_0_AWREGION : STD_LOGIC_VECTOR (3 downto 0);
    signal grp_ocnn6_assembly_line_8_layers_fu_611_m_axi_gmem_bias4_0_AWUSER : STD_LOGIC_VECTOR (0 downto 0);
    signal grp_ocnn6_assembly_line_8_layers_fu_611_m_axi_gmem_bias4_0_WVALID : STD_LOGIC;
    signal grp_ocnn6_assembly_line_8_layers_fu_611_m_axi_gmem_bias4_0_WDATA : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_ocnn6_assembly_line_8_layers_fu_611_m_axi_gmem_bias4_0_WSTRB : STD_LOGIC_VECTOR (3 downto 0);
    signal grp_ocnn6_assembly_line_8_layers_fu_611_m_axi_gmem_bias4_0_WLAST : STD_LOGIC;
    signal grp_ocnn6_assembly_line_8_layers_fu_611_m_axi_gmem_bias4_0_WID : STD_LOGIC_VECTOR (0 downto 0);
    signal grp_ocnn6_assembly_line_8_layers_fu_611_m_axi_gmem_bias4_0_WUSER : STD_LOGIC_VECTOR (0 downto 0);
    signal grp_ocnn6_assembly_line_8_layers_fu_611_m_axi_gmem_bias4_0_ARVALID : STD_LOGIC;
    signal grp_ocnn6_assembly_line_8_layers_fu_611_m_axi_gmem_bias4_0_ARADDR : STD_LOGIC_VECTOR (63 downto 0);
    signal grp_ocnn6_assembly_line_8_layers_fu_611_m_axi_gmem_bias4_0_ARID : STD_LOGIC_VECTOR (0 downto 0);
    signal grp_ocnn6_assembly_line_8_layers_fu_611_m_axi_gmem_bias4_0_ARLEN : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_ocnn6_assembly_line_8_layers_fu_611_m_axi_gmem_bias4_0_ARSIZE : STD_LOGIC_VECTOR (2 downto 0);
    signal grp_ocnn6_assembly_line_8_layers_fu_611_m_axi_gmem_bias4_0_ARBURST : STD_LOGIC_VECTOR (1 downto 0);
    signal grp_ocnn6_assembly_line_8_layers_fu_611_m_axi_gmem_bias4_0_ARLOCK : STD_LOGIC_VECTOR (1 downto 0);
    signal grp_ocnn6_assembly_line_8_layers_fu_611_m_axi_gmem_bias4_0_ARCACHE : STD_LOGIC_VECTOR (3 downto 0);
    signal grp_ocnn6_assembly_line_8_layers_fu_611_m_axi_gmem_bias4_0_ARPROT : STD_LOGIC_VECTOR (2 downto 0);
    signal grp_ocnn6_assembly_line_8_layers_fu_611_m_axi_gmem_bias4_0_ARQOS : STD_LOGIC_VECTOR (3 downto 0);
    signal grp_ocnn6_assembly_line_8_layers_fu_611_m_axi_gmem_bias4_0_ARREGION : STD_LOGIC_VECTOR (3 downto 0);
    signal grp_ocnn6_assembly_line_8_layers_fu_611_m_axi_gmem_bias4_0_ARUSER : STD_LOGIC_VECTOR (0 downto 0);
    signal grp_ocnn6_assembly_line_8_layers_fu_611_m_axi_gmem_bias4_0_RREADY : STD_LOGIC;
    signal grp_ocnn6_assembly_line_8_layers_fu_611_m_axi_gmem_bias4_0_BREADY : STD_LOGIC;
    signal grp_ocnn6_assembly_line_8_layers_fu_611_m_axi_gmem_bias5_0_AWVALID : STD_LOGIC;
    signal grp_ocnn6_assembly_line_8_layers_fu_611_m_axi_gmem_bias5_0_AWADDR : STD_LOGIC_VECTOR (63 downto 0);
    signal grp_ocnn6_assembly_line_8_layers_fu_611_m_axi_gmem_bias5_0_AWID : STD_LOGIC_VECTOR (0 downto 0);
    signal grp_ocnn6_assembly_line_8_layers_fu_611_m_axi_gmem_bias5_0_AWLEN : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_ocnn6_assembly_line_8_layers_fu_611_m_axi_gmem_bias5_0_AWSIZE : STD_LOGIC_VECTOR (2 downto 0);
    signal grp_ocnn6_assembly_line_8_layers_fu_611_m_axi_gmem_bias5_0_AWBURST : STD_LOGIC_VECTOR (1 downto 0);
    signal grp_ocnn6_assembly_line_8_layers_fu_611_m_axi_gmem_bias5_0_AWLOCK : STD_LOGIC_VECTOR (1 downto 0);
    signal grp_ocnn6_assembly_line_8_layers_fu_611_m_axi_gmem_bias5_0_AWCACHE : STD_LOGIC_VECTOR (3 downto 0);
    signal grp_ocnn6_assembly_line_8_layers_fu_611_m_axi_gmem_bias5_0_AWPROT : STD_LOGIC_VECTOR (2 downto 0);
    signal grp_ocnn6_assembly_line_8_layers_fu_611_m_axi_gmem_bias5_0_AWQOS : STD_LOGIC_VECTOR (3 downto 0);
    signal grp_ocnn6_assembly_line_8_layers_fu_611_m_axi_gmem_bias5_0_AWREGION : STD_LOGIC_VECTOR (3 downto 0);
    signal grp_ocnn6_assembly_line_8_layers_fu_611_m_axi_gmem_bias5_0_AWUSER : STD_LOGIC_VECTOR (0 downto 0);
    signal grp_ocnn6_assembly_line_8_layers_fu_611_m_axi_gmem_bias5_0_WVALID : STD_LOGIC;
    signal grp_ocnn6_assembly_line_8_layers_fu_611_m_axi_gmem_bias5_0_WDATA : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_ocnn6_assembly_line_8_layers_fu_611_m_axi_gmem_bias5_0_WSTRB : STD_LOGIC_VECTOR (3 downto 0);
    signal grp_ocnn6_assembly_line_8_layers_fu_611_m_axi_gmem_bias5_0_WLAST : STD_LOGIC;
    signal grp_ocnn6_assembly_line_8_layers_fu_611_m_axi_gmem_bias5_0_WID : STD_LOGIC_VECTOR (0 downto 0);
    signal grp_ocnn6_assembly_line_8_layers_fu_611_m_axi_gmem_bias5_0_WUSER : STD_LOGIC_VECTOR (0 downto 0);
    signal grp_ocnn6_assembly_line_8_layers_fu_611_m_axi_gmem_bias5_0_ARVALID : STD_LOGIC;
    signal grp_ocnn6_assembly_line_8_layers_fu_611_m_axi_gmem_bias5_0_ARADDR : STD_LOGIC_VECTOR (63 downto 0);
    signal grp_ocnn6_assembly_line_8_layers_fu_611_m_axi_gmem_bias5_0_ARID : STD_LOGIC_VECTOR (0 downto 0);
    signal grp_ocnn6_assembly_line_8_layers_fu_611_m_axi_gmem_bias5_0_ARLEN : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_ocnn6_assembly_line_8_layers_fu_611_m_axi_gmem_bias5_0_ARSIZE : STD_LOGIC_VECTOR (2 downto 0);
    signal grp_ocnn6_assembly_line_8_layers_fu_611_m_axi_gmem_bias5_0_ARBURST : STD_LOGIC_VECTOR (1 downto 0);
    signal grp_ocnn6_assembly_line_8_layers_fu_611_m_axi_gmem_bias5_0_ARLOCK : STD_LOGIC_VECTOR (1 downto 0);
    signal grp_ocnn6_assembly_line_8_layers_fu_611_m_axi_gmem_bias5_0_ARCACHE : STD_LOGIC_VECTOR (3 downto 0);
    signal grp_ocnn6_assembly_line_8_layers_fu_611_m_axi_gmem_bias5_0_ARPROT : STD_LOGIC_VECTOR (2 downto 0);
    signal grp_ocnn6_assembly_line_8_layers_fu_611_m_axi_gmem_bias5_0_ARQOS : STD_LOGIC_VECTOR (3 downto 0);
    signal grp_ocnn6_assembly_line_8_layers_fu_611_m_axi_gmem_bias5_0_ARREGION : STD_LOGIC_VECTOR (3 downto 0);
    signal grp_ocnn6_assembly_line_8_layers_fu_611_m_axi_gmem_bias5_0_ARUSER : STD_LOGIC_VECTOR (0 downto 0);
    signal grp_ocnn6_assembly_line_8_layers_fu_611_m_axi_gmem_bias5_0_RREADY : STD_LOGIC;
    signal grp_ocnn6_assembly_line_8_layers_fu_611_m_axi_gmem_bias5_0_BREADY : STD_LOGIC;
    signal grp_ocnn6_assembly_line_8_layers_fu_611_m_axi_gmem_bias6_0_AWVALID : STD_LOGIC;
    signal grp_ocnn6_assembly_line_8_layers_fu_611_m_axi_gmem_bias6_0_AWADDR : STD_LOGIC_VECTOR (63 downto 0);
    signal grp_ocnn6_assembly_line_8_layers_fu_611_m_axi_gmem_bias6_0_AWID : STD_LOGIC_VECTOR (0 downto 0);
    signal grp_ocnn6_assembly_line_8_layers_fu_611_m_axi_gmem_bias6_0_AWLEN : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_ocnn6_assembly_line_8_layers_fu_611_m_axi_gmem_bias6_0_AWSIZE : STD_LOGIC_VECTOR (2 downto 0);
    signal grp_ocnn6_assembly_line_8_layers_fu_611_m_axi_gmem_bias6_0_AWBURST : STD_LOGIC_VECTOR (1 downto 0);
    signal grp_ocnn6_assembly_line_8_layers_fu_611_m_axi_gmem_bias6_0_AWLOCK : STD_LOGIC_VECTOR (1 downto 0);
    signal grp_ocnn6_assembly_line_8_layers_fu_611_m_axi_gmem_bias6_0_AWCACHE : STD_LOGIC_VECTOR (3 downto 0);
    signal grp_ocnn6_assembly_line_8_layers_fu_611_m_axi_gmem_bias6_0_AWPROT : STD_LOGIC_VECTOR (2 downto 0);
    signal grp_ocnn6_assembly_line_8_layers_fu_611_m_axi_gmem_bias6_0_AWQOS : STD_LOGIC_VECTOR (3 downto 0);
    signal grp_ocnn6_assembly_line_8_layers_fu_611_m_axi_gmem_bias6_0_AWREGION : STD_LOGIC_VECTOR (3 downto 0);
    signal grp_ocnn6_assembly_line_8_layers_fu_611_m_axi_gmem_bias6_0_AWUSER : STD_LOGIC_VECTOR (0 downto 0);
    signal grp_ocnn6_assembly_line_8_layers_fu_611_m_axi_gmem_bias6_0_WVALID : STD_LOGIC;
    signal grp_ocnn6_assembly_line_8_layers_fu_611_m_axi_gmem_bias6_0_WDATA : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_ocnn6_assembly_line_8_layers_fu_611_m_axi_gmem_bias6_0_WSTRB : STD_LOGIC_VECTOR (3 downto 0);
    signal grp_ocnn6_assembly_line_8_layers_fu_611_m_axi_gmem_bias6_0_WLAST : STD_LOGIC;
    signal grp_ocnn6_assembly_line_8_layers_fu_611_m_axi_gmem_bias6_0_WID : STD_LOGIC_VECTOR (0 downto 0);
    signal grp_ocnn6_assembly_line_8_layers_fu_611_m_axi_gmem_bias6_0_WUSER : STD_LOGIC_VECTOR (0 downto 0);
    signal grp_ocnn6_assembly_line_8_layers_fu_611_m_axi_gmem_bias6_0_ARVALID : STD_LOGIC;
    signal grp_ocnn6_assembly_line_8_layers_fu_611_m_axi_gmem_bias6_0_ARADDR : STD_LOGIC_VECTOR (63 downto 0);
    signal grp_ocnn6_assembly_line_8_layers_fu_611_m_axi_gmem_bias6_0_ARID : STD_LOGIC_VECTOR (0 downto 0);
    signal grp_ocnn6_assembly_line_8_layers_fu_611_m_axi_gmem_bias6_0_ARLEN : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_ocnn6_assembly_line_8_layers_fu_611_m_axi_gmem_bias6_0_ARSIZE : STD_LOGIC_VECTOR (2 downto 0);
    signal grp_ocnn6_assembly_line_8_layers_fu_611_m_axi_gmem_bias6_0_ARBURST : STD_LOGIC_VECTOR (1 downto 0);
    signal grp_ocnn6_assembly_line_8_layers_fu_611_m_axi_gmem_bias6_0_ARLOCK : STD_LOGIC_VECTOR (1 downto 0);
    signal grp_ocnn6_assembly_line_8_layers_fu_611_m_axi_gmem_bias6_0_ARCACHE : STD_LOGIC_VECTOR (3 downto 0);
    signal grp_ocnn6_assembly_line_8_layers_fu_611_m_axi_gmem_bias6_0_ARPROT : STD_LOGIC_VECTOR (2 downto 0);
    signal grp_ocnn6_assembly_line_8_layers_fu_611_m_axi_gmem_bias6_0_ARQOS : STD_LOGIC_VECTOR (3 downto 0);
    signal grp_ocnn6_assembly_line_8_layers_fu_611_m_axi_gmem_bias6_0_ARREGION : STD_LOGIC_VECTOR (3 downto 0);
    signal grp_ocnn6_assembly_line_8_layers_fu_611_m_axi_gmem_bias6_0_ARUSER : STD_LOGIC_VECTOR (0 downto 0);
    signal grp_ocnn6_assembly_line_8_layers_fu_611_m_axi_gmem_bias6_0_RREADY : STD_LOGIC;
    signal grp_ocnn6_assembly_line_8_layers_fu_611_m_axi_gmem_bias6_0_BREADY : STD_LOGIC;
    signal grp_ocnn6_assembly_line_8_layers_fu_611_m_axi_gmem_bias7_0_AWVALID : STD_LOGIC;
    signal grp_ocnn6_assembly_line_8_layers_fu_611_m_axi_gmem_bias7_0_AWADDR : STD_LOGIC_VECTOR (63 downto 0);
    signal grp_ocnn6_assembly_line_8_layers_fu_611_m_axi_gmem_bias7_0_AWID : STD_LOGIC_VECTOR (0 downto 0);
    signal grp_ocnn6_assembly_line_8_layers_fu_611_m_axi_gmem_bias7_0_AWLEN : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_ocnn6_assembly_line_8_layers_fu_611_m_axi_gmem_bias7_0_AWSIZE : STD_LOGIC_VECTOR (2 downto 0);
    signal grp_ocnn6_assembly_line_8_layers_fu_611_m_axi_gmem_bias7_0_AWBURST : STD_LOGIC_VECTOR (1 downto 0);
    signal grp_ocnn6_assembly_line_8_layers_fu_611_m_axi_gmem_bias7_0_AWLOCK : STD_LOGIC_VECTOR (1 downto 0);
    signal grp_ocnn6_assembly_line_8_layers_fu_611_m_axi_gmem_bias7_0_AWCACHE : STD_LOGIC_VECTOR (3 downto 0);
    signal grp_ocnn6_assembly_line_8_layers_fu_611_m_axi_gmem_bias7_0_AWPROT : STD_LOGIC_VECTOR (2 downto 0);
    signal grp_ocnn6_assembly_line_8_layers_fu_611_m_axi_gmem_bias7_0_AWQOS : STD_LOGIC_VECTOR (3 downto 0);
    signal grp_ocnn6_assembly_line_8_layers_fu_611_m_axi_gmem_bias7_0_AWREGION : STD_LOGIC_VECTOR (3 downto 0);
    signal grp_ocnn6_assembly_line_8_layers_fu_611_m_axi_gmem_bias7_0_AWUSER : STD_LOGIC_VECTOR (0 downto 0);
    signal grp_ocnn6_assembly_line_8_layers_fu_611_m_axi_gmem_bias7_0_WVALID : STD_LOGIC;
    signal grp_ocnn6_assembly_line_8_layers_fu_611_m_axi_gmem_bias7_0_WDATA : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_ocnn6_assembly_line_8_layers_fu_611_m_axi_gmem_bias7_0_WSTRB : STD_LOGIC_VECTOR (3 downto 0);
    signal grp_ocnn6_assembly_line_8_layers_fu_611_m_axi_gmem_bias7_0_WLAST : STD_LOGIC;
    signal grp_ocnn6_assembly_line_8_layers_fu_611_m_axi_gmem_bias7_0_WID : STD_LOGIC_VECTOR (0 downto 0);
    signal grp_ocnn6_assembly_line_8_layers_fu_611_m_axi_gmem_bias7_0_WUSER : STD_LOGIC_VECTOR (0 downto 0);
    signal grp_ocnn6_assembly_line_8_layers_fu_611_m_axi_gmem_bias7_0_ARVALID : STD_LOGIC;
    signal grp_ocnn6_assembly_line_8_layers_fu_611_m_axi_gmem_bias7_0_ARADDR : STD_LOGIC_VECTOR (63 downto 0);
    signal grp_ocnn6_assembly_line_8_layers_fu_611_m_axi_gmem_bias7_0_ARID : STD_LOGIC_VECTOR (0 downto 0);
    signal grp_ocnn6_assembly_line_8_layers_fu_611_m_axi_gmem_bias7_0_ARLEN : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_ocnn6_assembly_line_8_layers_fu_611_m_axi_gmem_bias7_0_ARSIZE : STD_LOGIC_VECTOR (2 downto 0);
    signal grp_ocnn6_assembly_line_8_layers_fu_611_m_axi_gmem_bias7_0_ARBURST : STD_LOGIC_VECTOR (1 downto 0);
    signal grp_ocnn6_assembly_line_8_layers_fu_611_m_axi_gmem_bias7_0_ARLOCK : STD_LOGIC_VECTOR (1 downto 0);
    signal grp_ocnn6_assembly_line_8_layers_fu_611_m_axi_gmem_bias7_0_ARCACHE : STD_LOGIC_VECTOR (3 downto 0);
    signal grp_ocnn6_assembly_line_8_layers_fu_611_m_axi_gmem_bias7_0_ARPROT : STD_LOGIC_VECTOR (2 downto 0);
    signal grp_ocnn6_assembly_line_8_layers_fu_611_m_axi_gmem_bias7_0_ARQOS : STD_LOGIC_VECTOR (3 downto 0);
    signal grp_ocnn6_assembly_line_8_layers_fu_611_m_axi_gmem_bias7_0_ARREGION : STD_LOGIC_VECTOR (3 downto 0);
    signal grp_ocnn6_assembly_line_8_layers_fu_611_m_axi_gmem_bias7_0_ARUSER : STD_LOGIC_VECTOR (0 downto 0);
    signal grp_ocnn6_assembly_line_8_layers_fu_611_m_axi_gmem_bias7_0_RREADY : STD_LOGIC;
    signal grp_ocnn6_assembly_line_8_layers_fu_611_m_axi_gmem_bias7_0_BREADY : STD_LOGIC;
    signal grp_ocnn6_assembly_line_8_layers_fu_611_m_axi_gmem_bias8_0_AWVALID : STD_LOGIC;
    signal grp_ocnn6_assembly_line_8_layers_fu_611_m_axi_gmem_bias8_0_AWADDR : STD_LOGIC_VECTOR (63 downto 0);
    signal grp_ocnn6_assembly_line_8_layers_fu_611_m_axi_gmem_bias8_0_AWID : STD_LOGIC_VECTOR (0 downto 0);
    signal grp_ocnn6_assembly_line_8_layers_fu_611_m_axi_gmem_bias8_0_AWLEN : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_ocnn6_assembly_line_8_layers_fu_611_m_axi_gmem_bias8_0_AWSIZE : STD_LOGIC_VECTOR (2 downto 0);
    signal grp_ocnn6_assembly_line_8_layers_fu_611_m_axi_gmem_bias8_0_AWBURST : STD_LOGIC_VECTOR (1 downto 0);
    signal grp_ocnn6_assembly_line_8_layers_fu_611_m_axi_gmem_bias8_0_AWLOCK : STD_LOGIC_VECTOR (1 downto 0);
    signal grp_ocnn6_assembly_line_8_layers_fu_611_m_axi_gmem_bias8_0_AWCACHE : STD_LOGIC_VECTOR (3 downto 0);
    signal grp_ocnn6_assembly_line_8_layers_fu_611_m_axi_gmem_bias8_0_AWPROT : STD_LOGIC_VECTOR (2 downto 0);
    signal grp_ocnn6_assembly_line_8_layers_fu_611_m_axi_gmem_bias8_0_AWQOS : STD_LOGIC_VECTOR (3 downto 0);
    signal grp_ocnn6_assembly_line_8_layers_fu_611_m_axi_gmem_bias8_0_AWREGION : STD_LOGIC_VECTOR (3 downto 0);
    signal grp_ocnn6_assembly_line_8_layers_fu_611_m_axi_gmem_bias8_0_AWUSER : STD_LOGIC_VECTOR (0 downto 0);
    signal grp_ocnn6_assembly_line_8_layers_fu_611_m_axi_gmem_bias8_0_WVALID : STD_LOGIC;
    signal grp_ocnn6_assembly_line_8_layers_fu_611_m_axi_gmem_bias8_0_WDATA : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_ocnn6_assembly_line_8_layers_fu_611_m_axi_gmem_bias8_0_WSTRB : STD_LOGIC_VECTOR (3 downto 0);
    signal grp_ocnn6_assembly_line_8_layers_fu_611_m_axi_gmem_bias8_0_WLAST : STD_LOGIC;
    signal grp_ocnn6_assembly_line_8_layers_fu_611_m_axi_gmem_bias8_0_WID : STD_LOGIC_VECTOR (0 downto 0);
    signal grp_ocnn6_assembly_line_8_layers_fu_611_m_axi_gmem_bias8_0_WUSER : STD_LOGIC_VECTOR (0 downto 0);
    signal grp_ocnn6_assembly_line_8_layers_fu_611_m_axi_gmem_bias8_0_ARVALID : STD_LOGIC;
    signal grp_ocnn6_assembly_line_8_layers_fu_611_m_axi_gmem_bias8_0_ARADDR : STD_LOGIC_VECTOR (63 downto 0);
    signal grp_ocnn6_assembly_line_8_layers_fu_611_m_axi_gmem_bias8_0_ARID : STD_LOGIC_VECTOR (0 downto 0);
    signal grp_ocnn6_assembly_line_8_layers_fu_611_m_axi_gmem_bias8_0_ARLEN : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_ocnn6_assembly_line_8_layers_fu_611_m_axi_gmem_bias8_0_ARSIZE : STD_LOGIC_VECTOR (2 downto 0);
    signal grp_ocnn6_assembly_line_8_layers_fu_611_m_axi_gmem_bias8_0_ARBURST : STD_LOGIC_VECTOR (1 downto 0);
    signal grp_ocnn6_assembly_line_8_layers_fu_611_m_axi_gmem_bias8_0_ARLOCK : STD_LOGIC_VECTOR (1 downto 0);
    signal grp_ocnn6_assembly_line_8_layers_fu_611_m_axi_gmem_bias8_0_ARCACHE : STD_LOGIC_VECTOR (3 downto 0);
    signal grp_ocnn6_assembly_line_8_layers_fu_611_m_axi_gmem_bias8_0_ARPROT : STD_LOGIC_VECTOR (2 downto 0);
    signal grp_ocnn6_assembly_line_8_layers_fu_611_m_axi_gmem_bias8_0_ARQOS : STD_LOGIC_VECTOR (3 downto 0);
    signal grp_ocnn6_assembly_line_8_layers_fu_611_m_axi_gmem_bias8_0_ARREGION : STD_LOGIC_VECTOR (3 downto 0);
    signal grp_ocnn6_assembly_line_8_layers_fu_611_m_axi_gmem_bias8_0_ARUSER : STD_LOGIC_VECTOR (0 downto 0);
    signal grp_ocnn6_assembly_line_8_layers_fu_611_m_axi_gmem_bias8_0_RREADY : STD_LOGIC;
    signal grp_ocnn6_assembly_line_8_layers_fu_611_m_axi_gmem_bias8_0_BREADY : STD_LOGIC;
    signal grp_ocnn6_assembly_line_8_layers_fu_611_ap_start_reg : STD_LOGIC := '0';
    signal ap_CS_fsm_state29 : STD_LOGIC;
    attribute fsm_encoding of ap_CS_fsm_state29 : signal is "none";
    signal initial_stream_i_dout : STD_LOGIC_VECTOR (1084 downto 0);
    signal initial_stream_i_empty_n : STD_LOGIC;
    signal initial_stream_i_read : STD_LOGIC;
    signal ap_CS_fsm_state30 : STD_LOGIC;
    attribute fsm_encoding of ap_CS_fsm_state30 : signal is "none";
    signal sext_ln174_fu_883_p1 : STD_LOGIC_VECTOR (63 downto 0);
    signal sext_ln234_fu_1020_p1 : STD_LOGIC_VECTOR (63 downto 0);
    signal ap_block_pp1_stage0 : BOOLEAN;
    signal ap_block_state17_io_grp5 : BOOLEAN;
    signal ap_block_pp1_stage1_11001_grp5 : BOOLEAN;
    signal initial_voxel_morton_addr_fu_434 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000000000";
    signal add_ln174_fu_902_p2 : STD_LOGIC_VECTOR (31 downto 0);
    signal ap_block_pp0_stage0 : BOOLEAN;
    signal v_fu_446 : STD_LOGIC_VECTOR (9 downto 0) := "0000000000";
    signal v_7_fu_965_p2 : STD_LOGIC_VECTOR (9 downto 0);
    signal ap_block_pp0_stage1_01001_grp1 : BOOLEAN;
    signal ap_block_pp1_stage0_01001_grp6 : BOOLEAN;
    signal trunc_ln_fu_873_p4 : STD_LOGIC_VECTOR (61 downto 0);
    signal tmp_fu_930_p4 : STD_LOGIC_VECTOR (22 downto 0);
    signal icmp_fu_939_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal trunc_ln226_fu_975_p1 : STD_LOGIC_VECTOR (8 downto 0);
    signal p_shl_fu_979_p3 : STD_LOGIC_VECTOR (10 downto 0);
    signal zext_ln226_fu_971_p1 : STD_LOGIC_VECTOR (10 downto 0);
    signal sub_ln226_fu_987_p2 : STD_LOGIC_VECTOR (10 downto 0);
    signal shl_ln_fu_993_p3 : STD_LOGIC_VECTOR (12 downto 0);
    signal zext_ln226_1_fu_1001_p1 : STD_LOGIC_VECTOR (63 downto 0);
    signal add_ln226_fu_1005_p2 : STD_LOGIC_VECTOR (63 downto 0);
    signal trunc_ln9_fu_1010_p4 : STD_LOGIC_VECTOR (61 downto 0);
    signal or_ln243_1_fu_1035_p7 : STD_LOGIC_VECTOR (1033 downto 0);
    signal ap_NS_fsm : STD_LOGIC_VECTOR (17 downto 0);
    signal ap_ST_fsm_state1_blk : STD_LOGIC;
    signal ap_ST_fsm_state2_blk : STD_LOGIC;
    signal ap_ST_fsm_state3_blk : STD_LOGIC;
    signal ap_ST_fsm_state4_blk : STD_LOGIC;
    signal ap_ST_fsm_state5_blk : STD_LOGIC;
    signal ap_ST_fsm_state6_blk : STD_LOGIC;
    signal ap_ST_fsm_state7_blk : STD_LOGIC;
    signal ap_ST_fsm_state8_blk : STD_LOGIC;
    signal ap_ST_fsm_state9_blk : STD_LOGIC;
    signal ap_ST_fsm_state15_blk : STD_LOGIC;
    signal ap_ST_fsm_state29_blk : STD_LOGIC;
    signal ap_ST_fsm_state30_blk : STD_LOGIC;
    signal ap_idle_pp0 : STD_LOGIC;
    signal ap_enable_pp0 : STD_LOGIC;
    signal ap_idle_pp1 : STD_LOGIC;
    signal ap_enable_pp1 : STD_LOGIC;
    signal ap_ce_reg : STD_LOGIC;

    component ocnn6_net_8_layer_pipeline_ocnn6_assembly_line_8_layers IS
    port (
        ap_clk : IN STD_LOGIC;
        ap_rst : IN STD_LOGIC;
        ap_start : IN STD_LOGIC;
        ap_done : OUT STD_LOGIC;
        ap_idle : OUT STD_LOGIC;
        ap_ready : OUT STD_LOGIC;
        initial_stream_dout : IN STD_LOGIC_VECTOR (1084 downto 0);
        initial_stream_empty_n : IN STD_LOGIC;
        initial_stream_read : OUT STD_LOGIC;
        layer_pipeline_streams_8_din : OUT STD_LOGIC_VECTOR (1084 downto 0);
        layer_pipeline_streams_8_full_n : IN STD_LOGIC;
        layer_pipeline_streams_8_write : OUT STD_LOGIC;
        layer_pipeline_streams_8_num_data_valid : IN STD_LOGIC_VECTOR (10 downto 0);
        layer_pipeline_streams_8_fifo_cap : IN STD_LOGIC_VECTOR (10 downto 0);
        m_axi_gmem_weights1_0_AWVALID : OUT STD_LOGIC;
        m_axi_gmem_weights1_0_AWREADY : IN STD_LOGIC;
        m_axi_gmem_weights1_0_AWADDR : OUT STD_LOGIC_VECTOR (63 downto 0);
        m_axi_gmem_weights1_0_AWID : OUT STD_LOGIC_VECTOR (0 downto 0);
        m_axi_gmem_weights1_0_AWLEN : OUT STD_LOGIC_VECTOR (31 downto 0);
        m_axi_gmem_weights1_0_AWSIZE : OUT STD_LOGIC_VECTOR (2 downto 0);
        m_axi_gmem_weights1_0_AWBURST : OUT STD_LOGIC_VECTOR (1 downto 0);
        m_axi_gmem_weights1_0_AWLOCK : OUT STD_LOGIC_VECTOR (1 downto 0);
        m_axi_gmem_weights1_0_AWCACHE : OUT STD_LOGIC_VECTOR (3 downto 0);
        m_axi_gmem_weights1_0_AWPROT : OUT STD_LOGIC_VECTOR (2 downto 0);
        m_axi_gmem_weights1_0_AWQOS : OUT STD_LOGIC_VECTOR (3 downto 0);
        m_axi_gmem_weights1_0_AWREGION : OUT STD_LOGIC_VECTOR (3 downto 0);
        m_axi_gmem_weights1_0_AWUSER : OUT STD_LOGIC_VECTOR (0 downto 0);
        m_axi_gmem_weights1_0_WVALID : OUT STD_LOGIC;
        m_axi_gmem_weights1_0_WREADY : IN STD_LOGIC;
        m_axi_gmem_weights1_0_WDATA : OUT STD_LOGIC_VECTOR (31 downto 0);
        m_axi_gmem_weights1_0_WSTRB : OUT STD_LOGIC_VECTOR (3 downto 0);
        m_axi_gmem_weights1_0_WLAST : OUT STD_LOGIC;
        m_axi_gmem_weights1_0_WID : OUT STD_LOGIC_VECTOR (0 downto 0);
        m_axi_gmem_weights1_0_WUSER : OUT STD_LOGIC_VECTOR (0 downto 0);
        m_axi_gmem_weights1_0_ARVALID : OUT STD_LOGIC;
        m_axi_gmem_weights1_0_ARREADY : IN STD_LOGIC;
        m_axi_gmem_weights1_0_ARADDR : OUT STD_LOGIC_VECTOR (63 downto 0);
        m_axi_gmem_weights1_0_ARID : OUT STD_LOGIC_VECTOR (0 downto 0);
        m_axi_gmem_weights1_0_ARLEN : OUT STD_LOGIC_VECTOR (31 downto 0);
        m_axi_gmem_weights1_0_ARSIZE : OUT STD_LOGIC_VECTOR (2 downto 0);
        m_axi_gmem_weights1_0_ARBURST : OUT STD_LOGIC_VECTOR (1 downto 0);
        m_axi_gmem_weights1_0_ARLOCK : OUT STD_LOGIC_VECTOR (1 downto 0);
        m_axi_gmem_weights1_0_ARCACHE : OUT STD_LOGIC_VECTOR (3 downto 0);
        m_axi_gmem_weights1_0_ARPROT : OUT STD_LOGIC_VECTOR (2 downto 0);
        m_axi_gmem_weights1_0_ARQOS : OUT STD_LOGIC_VECTOR (3 downto 0);
        m_axi_gmem_weights1_0_ARREGION : OUT STD_LOGIC_VECTOR (3 downto 0);
        m_axi_gmem_weights1_0_ARUSER : OUT STD_LOGIC_VECTOR (0 downto 0);
        m_axi_gmem_weights1_0_RVALID : IN STD_LOGIC;
        m_axi_gmem_weights1_0_RREADY : OUT STD_LOGIC;
        m_axi_gmem_weights1_0_RDATA : IN STD_LOGIC_VECTOR (31 downto 0);
        m_axi_gmem_weights1_0_RLAST : IN STD_LOGIC;
        m_axi_gmem_weights1_0_RID : IN STD_LOGIC_VECTOR (0 downto 0);
        m_axi_gmem_weights1_0_RFIFONUM : IN STD_LOGIC_VECTOR (12 downto 0);
        m_axi_gmem_weights1_0_RUSER : IN STD_LOGIC_VECTOR (0 downto 0);
        m_axi_gmem_weights1_0_RRESP : IN STD_LOGIC_VECTOR (1 downto 0);
        m_axi_gmem_weights1_0_BVALID : IN STD_LOGIC;
        m_axi_gmem_weights1_0_BREADY : OUT STD_LOGIC;
        m_axi_gmem_weights1_0_BRESP : IN STD_LOGIC_VECTOR (1 downto 0);
        m_axi_gmem_weights1_0_BID : IN STD_LOGIC_VECTOR (0 downto 0);
        m_axi_gmem_weights1_0_BUSER : IN STD_LOGIC_VECTOR (0 downto 0);
        conv1_weights : IN STD_LOGIC_VECTOR (63 downto 0);
        m_axi_gmem_weights2_0_AWVALID : OUT STD_LOGIC;
        m_axi_gmem_weights2_0_AWREADY : IN STD_LOGIC;
        m_axi_gmem_weights2_0_AWADDR : OUT STD_LOGIC_VECTOR (63 downto 0);
        m_axi_gmem_weights2_0_AWID : OUT STD_LOGIC_VECTOR (0 downto 0);
        m_axi_gmem_weights2_0_AWLEN : OUT STD_LOGIC_VECTOR (31 downto 0);
        m_axi_gmem_weights2_0_AWSIZE : OUT STD_LOGIC_VECTOR (2 downto 0);
        m_axi_gmem_weights2_0_AWBURST : OUT STD_LOGIC_VECTOR (1 downto 0);
        m_axi_gmem_weights2_0_AWLOCK : OUT STD_LOGIC_VECTOR (1 downto 0);
        m_axi_gmem_weights2_0_AWCACHE : OUT STD_LOGIC_VECTOR (3 downto 0);
        m_axi_gmem_weights2_0_AWPROT : OUT STD_LOGIC_VECTOR (2 downto 0);
        m_axi_gmem_weights2_0_AWQOS : OUT STD_LOGIC_VECTOR (3 downto 0);
        m_axi_gmem_weights2_0_AWREGION : OUT STD_LOGIC_VECTOR (3 downto 0);
        m_axi_gmem_weights2_0_AWUSER : OUT STD_LOGIC_VECTOR (0 downto 0);
        m_axi_gmem_weights2_0_WVALID : OUT STD_LOGIC;
        m_axi_gmem_weights2_0_WREADY : IN STD_LOGIC;
        m_axi_gmem_weights2_0_WDATA : OUT STD_LOGIC_VECTOR (31 downto 0);
        m_axi_gmem_weights2_0_WSTRB : OUT STD_LOGIC_VECTOR (3 downto 0);
        m_axi_gmem_weights2_0_WLAST : OUT STD_LOGIC;
        m_axi_gmem_weights2_0_WID : OUT STD_LOGIC_VECTOR (0 downto 0);
        m_axi_gmem_weights2_0_WUSER : OUT STD_LOGIC_VECTOR (0 downto 0);
        m_axi_gmem_weights2_0_ARVALID : OUT STD_LOGIC;
        m_axi_gmem_weights2_0_ARREADY : IN STD_LOGIC;
        m_axi_gmem_weights2_0_ARADDR : OUT STD_LOGIC_VECTOR (63 downto 0);
        m_axi_gmem_weights2_0_ARID : OUT STD_LOGIC_VECTOR (0 downto 0);
        m_axi_gmem_weights2_0_ARLEN : OUT STD_LOGIC_VECTOR (31 downto 0);
        m_axi_gmem_weights2_0_ARSIZE : OUT STD_LOGIC_VECTOR (2 downto 0);
        m_axi_gmem_weights2_0_ARBURST : OUT STD_LOGIC_VECTOR (1 downto 0);
        m_axi_gmem_weights2_0_ARLOCK : OUT STD_LOGIC_VECTOR (1 downto 0);
        m_axi_gmem_weights2_0_ARCACHE : OUT STD_LOGIC_VECTOR (3 downto 0);
        m_axi_gmem_weights2_0_ARPROT : OUT STD_LOGIC_VECTOR (2 downto 0);
        m_axi_gmem_weights2_0_ARQOS : OUT STD_LOGIC_VECTOR (3 downto 0);
        m_axi_gmem_weights2_0_ARREGION : OUT STD_LOGIC_VECTOR (3 downto 0);
        m_axi_gmem_weights2_0_ARUSER : OUT STD_LOGIC_VECTOR (0 downto 0);
        m_axi_gmem_weights2_0_RVALID : IN STD_LOGIC;
        m_axi_gmem_weights2_0_RREADY : OUT STD_LOGIC;
        m_axi_gmem_weights2_0_RDATA : IN STD_LOGIC_VECTOR (31 downto 0);
        m_axi_gmem_weights2_0_RLAST : IN STD_LOGIC;
        m_axi_gmem_weights2_0_RID : IN STD_LOGIC_VECTOR (0 downto 0);
        m_axi_gmem_weights2_0_RFIFONUM : IN STD_LOGIC_VECTOR (12 downto 0);
        m_axi_gmem_weights2_0_RUSER : IN STD_LOGIC_VECTOR (0 downto 0);
        m_axi_gmem_weights2_0_RRESP : IN STD_LOGIC_VECTOR (1 downto 0);
        m_axi_gmem_weights2_0_BVALID : IN STD_LOGIC;
        m_axi_gmem_weights2_0_BREADY : OUT STD_LOGIC;
        m_axi_gmem_weights2_0_BRESP : IN STD_LOGIC_VECTOR (1 downto 0);
        m_axi_gmem_weights2_0_BID : IN STD_LOGIC_VECTOR (0 downto 0);
        m_axi_gmem_weights2_0_BUSER : IN STD_LOGIC_VECTOR (0 downto 0);
        conv2_weights : IN STD_LOGIC_VECTOR (63 downto 0);
        m_axi_gmem_weights3_0_AWVALID : OUT STD_LOGIC;
        m_axi_gmem_weights3_0_AWREADY : IN STD_LOGIC;
        m_axi_gmem_weights3_0_AWADDR : OUT STD_LOGIC_VECTOR (63 downto 0);
        m_axi_gmem_weights3_0_AWID : OUT STD_LOGIC_VECTOR (0 downto 0);
        m_axi_gmem_weights3_0_AWLEN : OUT STD_LOGIC_VECTOR (31 downto 0);
        m_axi_gmem_weights3_0_AWSIZE : OUT STD_LOGIC_VECTOR (2 downto 0);
        m_axi_gmem_weights3_0_AWBURST : OUT STD_LOGIC_VECTOR (1 downto 0);
        m_axi_gmem_weights3_0_AWLOCK : OUT STD_LOGIC_VECTOR (1 downto 0);
        m_axi_gmem_weights3_0_AWCACHE : OUT STD_LOGIC_VECTOR (3 downto 0);
        m_axi_gmem_weights3_0_AWPROT : OUT STD_LOGIC_VECTOR (2 downto 0);
        m_axi_gmem_weights3_0_AWQOS : OUT STD_LOGIC_VECTOR (3 downto 0);
        m_axi_gmem_weights3_0_AWREGION : OUT STD_LOGIC_VECTOR (3 downto 0);
        m_axi_gmem_weights3_0_AWUSER : OUT STD_LOGIC_VECTOR (0 downto 0);
        m_axi_gmem_weights3_0_WVALID : OUT STD_LOGIC;
        m_axi_gmem_weights3_0_WREADY : IN STD_LOGIC;
        m_axi_gmem_weights3_0_WDATA : OUT STD_LOGIC_VECTOR (31 downto 0);
        m_axi_gmem_weights3_0_WSTRB : OUT STD_LOGIC_VECTOR (3 downto 0);
        m_axi_gmem_weights3_0_WLAST : OUT STD_LOGIC;
        m_axi_gmem_weights3_0_WID : OUT STD_LOGIC_VECTOR (0 downto 0);
        m_axi_gmem_weights3_0_WUSER : OUT STD_LOGIC_VECTOR (0 downto 0);
        m_axi_gmem_weights3_0_ARVALID : OUT STD_LOGIC;
        m_axi_gmem_weights3_0_ARREADY : IN STD_LOGIC;
        m_axi_gmem_weights3_0_ARADDR : OUT STD_LOGIC_VECTOR (63 downto 0);
        m_axi_gmem_weights3_0_ARID : OUT STD_LOGIC_VECTOR (0 downto 0);
        m_axi_gmem_weights3_0_ARLEN : OUT STD_LOGIC_VECTOR (31 downto 0);
        m_axi_gmem_weights3_0_ARSIZE : OUT STD_LOGIC_VECTOR (2 downto 0);
        m_axi_gmem_weights3_0_ARBURST : OUT STD_LOGIC_VECTOR (1 downto 0);
        m_axi_gmem_weights3_0_ARLOCK : OUT STD_LOGIC_VECTOR (1 downto 0);
        m_axi_gmem_weights3_0_ARCACHE : OUT STD_LOGIC_VECTOR (3 downto 0);
        m_axi_gmem_weights3_0_ARPROT : OUT STD_LOGIC_VECTOR (2 downto 0);
        m_axi_gmem_weights3_0_ARQOS : OUT STD_LOGIC_VECTOR (3 downto 0);
        m_axi_gmem_weights3_0_ARREGION : OUT STD_LOGIC_VECTOR (3 downto 0);
        m_axi_gmem_weights3_0_ARUSER : OUT STD_LOGIC_VECTOR (0 downto 0);
        m_axi_gmem_weights3_0_RVALID : IN STD_LOGIC;
        m_axi_gmem_weights3_0_RREADY : OUT STD_LOGIC;
        m_axi_gmem_weights3_0_RDATA : IN STD_LOGIC_VECTOR (31 downto 0);
        m_axi_gmem_weights3_0_RLAST : IN STD_LOGIC;
        m_axi_gmem_weights3_0_RID : IN STD_LOGIC_VECTOR (0 downto 0);
        m_axi_gmem_weights3_0_RFIFONUM : IN STD_LOGIC_VECTOR (12 downto 0);
        m_axi_gmem_weights3_0_RUSER : IN STD_LOGIC_VECTOR (0 downto 0);
        m_axi_gmem_weights3_0_RRESP : IN STD_LOGIC_VECTOR (1 downto 0);
        m_axi_gmem_weights3_0_BVALID : IN STD_LOGIC;
        m_axi_gmem_weights3_0_BREADY : OUT STD_LOGIC;
        m_axi_gmem_weights3_0_BRESP : IN STD_LOGIC_VECTOR (1 downto 0);
        m_axi_gmem_weights3_0_BID : IN STD_LOGIC_VECTOR (0 downto 0);
        m_axi_gmem_weights3_0_BUSER : IN STD_LOGIC_VECTOR (0 downto 0);
        conv3_weights : IN STD_LOGIC_VECTOR (63 downto 0);
        m_axi_gmem_weights4_0_AWVALID : OUT STD_LOGIC;
        m_axi_gmem_weights4_0_AWREADY : IN STD_LOGIC;
        m_axi_gmem_weights4_0_AWADDR : OUT STD_LOGIC_VECTOR (63 downto 0);
        m_axi_gmem_weights4_0_AWID : OUT STD_LOGIC_VECTOR (0 downto 0);
        m_axi_gmem_weights4_0_AWLEN : OUT STD_LOGIC_VECTOR (31 downto 0);
        m_axi_gmem_weights4_0_AWSIZE : OUT STD_LOGIC_VECTOR (2 downto 0);
        m_axi_gmem_weights4_0_AWBURST : OUT STD_LOGIC_VECTOR (1 downto 0);
        m_axi_gmem_weights4_0_AWLOCK : OUT STD_LOGIC_VECTOR (1 downto 0);
        m_axi_gmem_weights4_0_AWCACHE : OUT STD_LOGIC_VECTOR (3 downto 0);
        m_axi_gmem_weights4_0_AWPROT : OUT STD_LOGIC_VECTOR (2 downto 0);
        m_axi_gmem_weights4_0_AWQOS : OUT STD_LOGIC_VECTOR (3 downto 0);
        m_axi_gmem_weights4_0_AWREGION : OUT STD_LOGIC_VECTOR (3 downto 0);
        m_axi_gmem_weights4_0_AWUSER : OUT STD_LOGIC_VECTOR (0 downto 0);
        m_axi_gmem_weights4_0_WVALID : OUT STD_LOGIC;
        m_axi_gmem_weights4_0_WREADY : IN STD_LOGIC;
        m_axi_gmem_weights4_0_WDATA : OUT STD_LOGIC_VECTOR (31 downto 0);
        m_axi_gmem_weights4_0_WSTRB : OUT STD_LOGIC_VECTOR (3 downto 0);
        m_axi_gmem_weights4_0_WLAST : OUT STD_LOGIC;
        m_axi_gmem_weights4_0_WID : OUT STD_LOGIC_VECTOR (0 downto 0);
        m_axi_gmem_weights4_0_WUSER : OUT STD_LOGIC_VECTOR (0 downto 0);
        m_axi_gmem_weights4_0_ARVALID : OUT STD_LOGIC;
        m_axi_gmem_weights4_0_ARREADY : IN STD_LOGIC;
        m_axi_gmem_weights4_0_ARADDR : OUT STD_LOGIC_VECTOR (63 downto 0);
        m_axi_gmem_weights4_0_ARID : OUT STD_LOGIC_VECTOR (0 downto 0);
        m_axi_gmem_weights4_0_ARLEN : OUT STD_LOGIC_VECTOR (31 downto 0);
        m_axi_gmem_weights4_0_ARSIZE : OUT STD_LOGIC_VECTOR (2 downto 0);
        m_axi_gmem_weights4_0_ARBURST : OUT STD_LOGIC_VECTOR (1 downto 0);
        m_axi_gmem_weights4_0_ARLOCK : OUT STD_LOGIC_VECTOR (1 downto 0);
        m_axi_gmem_weights4_0_ARCACHE : OUT STD_LOGIC_VECTOR (3 downto 0);
        m_axi_gmem_weights4_0_ARPROT : OUT STD_LOGIC_VECTOR (2 downto 0);
        m_axi_gmem_weights4_0_ARQOS : OUT STD_LOGIC_VECTOR (3 downto 0);
        m_axi_gmem_weights4_0_ARREGION : OUT STD_LOGIC_VECTOR (3 downto 0);
        m_axi_gmem_weights4_0_ARUSER : OUT STD_LOGIC_VECTOR (0 downto 0);
        m_axi_gmem_weights4_0_RVALID : IN STD_LOGIC;
        m_axi_gmem_weights4_0_RREADY : OUT STD_LOGIC;
        m_axi_gmem_weights4_0_RDATA : IN STD_LOGIC_VECTOR (31 downto 0);
        m_axi_gmem_weights4_0_RLAST : IN STD_LOGIC;
        m_axi_gmem_weights4_0_RID : IN STD_LOGIC_VECTOR (0 downto 0);
        m_axi_gmem_weights4_0_RFIFONUM : IN STD_LOGIC_VECTOR (12 downto 0);
        m_axi_gmem_weights4_0_RUSER : IN STD_LOGIC_VECTOR (0 downto 0);
        m_axi_gmem_weights4_0_RRESP : IN STD_LOGIC_VECTOR (1 downto 0);
        m_axi_gmem_weights4_0_BVALID : IN STD_LOGIC;
        m_axi_gmem_weights4_0_BREADY : OUT STD_LOGIC;
        m_axi_gmem_weights4_0_BRESP : IN STD_LOGIC_VECTOR (1 downto 0);
        m_axi_gmem_weights4_0_BID : IN STD_LOGIC_VECTOR (0 downto 0);
        m_axi_gmem_weights4_0_BUSER : IN STD_LOGIC_VECTOR (0 downto 0);
        conv4_weights : IN STD_LOGIC_VECTOR (63 downto 0);
        m_axi_gmem_weights5_0_AWVALID : OUT STD_LOGIC;
        m_axi_gmem_weights5_0_AWREADY : IN STD_LOGIC;
        m_axi_gmem_weights5_0_AWADDR : OUT STD_LOGIC_VECTOR (63 downto 0);
        m_axi_gmem_weights5_0_AWID : OUT STD_LOGIC_VECTOR (0 downto 0);
        m_axi_gmem_weights5_0_AWLEN : OUT STD_LOGIC_VECTOR (31 downto 0);
        m_axi_gmem_weights5_0_AWSIZE : OUT STD_LOGIC_VECTOR (2 downto 0);
        m_axi_gmem_weights5_0_AWBURST : OUT STD_LOGIC_VECTOR (1 downto 0);
        m_axi_gmem_weights5_0_AWLOCK : OUT STD_LOGIC_VECTOR (1 downto 0);
        m_axi_gmem_weights5_0_AWCACHE : OUT STD_LOGIC_VECTOR (3 downto 0);
        m_axi_gmem_weights5_0_AWPROT : OUT STD_LOGIC_VECTOR (2 downto 0);
        m_axi_gmem_weights5_0_AWQOS : OUT STD_LOGIC_VECTOR (3 downto 0);
        m_axi_gmem_weights5_0_AWREGION : OUT STD_LOGIC_VECTOR (3 downto 0);
        m_axi_gmem_weights5_0_AWUSER : OUT STD_LOGIC_VECTOR (0 downto 0);
        m_axi_gmem_weights5_0_WVALID : OUT STD_LOGIC;
        m_axi_gmem_weights5_0_WREADY : IN STD_LOGIC;
        m_axi_gmem_weights5_0_WDATA : OUT STD_LOGIC_VECTOR (31 downto 0);
        m_axi_gmem_weights5_0_WSTRB : OUT STD_LOGIC_VECTOR (3 downto 0);
        m_axi_gmem_weights5_0_WLAST : OUT STD_LOGIC;
        m_axi_gmem_weights5_0_WID : OUT STD_LOGIC_VECTOR (0 downto 0);
        m_axi_gmem_weights5_0_WUSER : OUT STD_LOGIC_VECTOR (0 downto 0);
        m_axi_gmem_weights5_0_ARVALID : OUT STD_LOGIC;
        m_axi_gmem_weights5_0_ARREADY : IN STD_LOGIC;
        m_axi_gmem_weights5_0_ARADDR : OUT STD_LOGIC_VECTOR (63 downto 0);
        m_axi_gmem_weights5_0_ARID : OUT STD_LOGIC_VECTOR (0 downto 0);
        m_axi_gmem_weights5_0_ARLEN : OUT STD_LOGIC_VECTOR (31 downto 0);
        m_axi_gmem_weights5_0_ARSIZE : OUT STD_LOGIC_VECTOR (2 downto 0);
        m_axi_gmem_weights5_0_ARBURST : OUT STD_LOGIC_VECTOR (1 downto 0);
        m_axi_gmem_weights5_0_ARLOCK : OUT STD_LOGIC_VECTOR (1 downto 0);
        m_axi_gmem_weights5_0_ARCACHE : OUT STD_LOGIC_VECTOR (3 downto 0);
        m_axi_gmem_weights5_0_ARPROT : OUT STD_LOGIC_VECTOR (2 downto 0);
        m_axi_gmem_weights5_0_ARQOS : OUT STD_LOGIC_VECTOR (3 downto 0);
        m_axi_gmem_weights5_0_ARREGION : OUT STD_LOGIC_VECTOR (3 downto 0);
        m_axi_gmem_weights5_0_ARUSER : OUT STD_LOGIC_VECTOR (0 downto 0);
        m_axi_gmem_weights5_0_RVALID : IN STD_LOGIC;
        m_axi_gmem_weights5_0_RREADY : OUT STD_LOGIC;
        m_axi_gmem_weights5_0_RDATA : IN STD_LOGIC_VECTOR (31 downto 0);
        m_axi_gmem_weights5_0_RLAST : IN STD_LOGIC;
        m_axi_gmem_weights5_0_RID : IN STD_LOGIC_VECTOR (0 downto 0);
        m_axi_gmem_weights5_0_RFIFONUM : IN STD_LOGIC_VECTOR (12 downto 0);
        m_axi_gmem_weights5_0_RUSER : IN STD_LOGIC_VECTOR (0 downto 0);
        m_axi_gmem_weights5_0_RRESP : IN STD_LOGIC_VECTOR (1 downto 0);
        m_axi_gmem_weights5_0_BVALID : IN STD_LOGIC;
        m_axi_gmem_weights5_0_BREADY : OUT STD_LOGIC;
        m_axi_gmem_weights5_0_BRESP : IN STD_LOGIC_VECTOR (1 downto 0);
        m_axi_gmem_weights5_0_BID : IN STD_LOGIC_VECTOR (0 downto 0);
        m_axi_gmem_weights5_0_BUSER : IN STD_LOGIC_VECTOR (0 downto 0);
        conv5_weights : IN STD_LOGIC_VECTOR (63 downto 0);
        m_axi_gmem_weights6_0_AWVALID : OUT STD_LOGIC;
        m_axi_gmem_weights6_0_AWREADY : IN STD_LOGIC;
        m_axi_gmem_weights6_0_AWADDR : OUT STD_LOGIC_VECTOR (63 downto 0);
        m_axi_gmem_weights6_0_AWID : OUT STD_LOGIC_VECTOR (0 downto 0);
        m_axi_gmem_weights6_0_AWLEN : OUT STD_LOGIC_VECTOR (31 downto 0);
        m_axi_gmem_weights6_0_AWSIZE : OUT STD_LOGIC_VECTOR (2 downto 0);
        m_axi_gmem_weights6_0_AWBURST : OUT STD_LOGIC_VECTOR (1 downto 0);
        m_axi_gmem_weights6_0_AWLOCK : OUT STD_LOGIC_VECTOR (1 downto 0);
        m_axi_gmem_weights6_0_AWCACHE : OUT STD_LOGIC_VECTOR (3 downto 0);
        m_axi_gmem_weights6_0_AWPROT : OUT STD_LOGIC_VECTOR (2 downto 0);
        m_axi_gmem_weights6_0_AWQOS : OUT STD_LOGIC_VECTOR (3 downto 0);
        m_axi_gmem_weights6_0_AWREGION : OUT STD_LOGIC_VECTOR (3 downto 0);
        m_axi_gmem_weights6_0_AWUSER : OUT STD_LOGIC_VECTOR (0 downto 0);
        m_axi_gmem_weights6_0_WVALID : OUT STD_LOGIC;
        m_axi_gmem_weights6_0_WREADY : IN STD_LOGIC;
        m_axi_gmem_weights6_0_WDATA : OUT STD_LOGIC_VECTOR (31 downto 0);
        m_axi_gmem_weights6_0_WSTRB : OUT STD_LOGIC_VECTOR (3 downto 0);
        m_axi_gmem_weights6_0_WLAST : OUT STD_LOGIC;
        m_axi_gmem_weights6_0_WID : OUT STD_LOGIC_VECTOR (0 downto 0);
        m_axi_gmem_weights6_0_WUSER : OUT STD_LOGIC_VECTOR (0 downto 0);
        m_axi_gmem_weights6_0_ARVALID : OUT STD_LOGIC;
        m_axi_gmem_weights6_0_ARREADY : IN STD_LOGIC;
        m_axi_gmem_weights6_0_ARADDR : OUT STD_LOGIC_VECTOR (63 downto 0);
        m_axi_gmem_weights6_0_ARID : OUT STD_LOGIC_VECTOR (0 downto 0);
        m_axi_gmem_weights6_0_ARLEN : OUT STD_LOGIC_VECTOR (31 downto 0);
        m_axi_gmem_weights6_0_ARSIZE : OUT STD_LOGIC_VECTOR (2 downto 0);
        m_axi_gmem_weights6_0_ARBURST : OUT STD_LOGIC_VECTOR (1 downto 0);
        m_axi_gmem_weights6_0_ARLOCK : OUT STD_LOGIC_VECTOR (1 downto 0);
        m_axi_gmem_weights6_0_ARCACHE : OUT STD_LOGIC_VECTOR (3 downto 0);
        m_axi_gmem_weights6_0_ARPROT : OUT STD_LOGIC_VECTOR (2 downto 0);
        m_axi_gmem_weights6_0_ARQOS : OUT STD_LOGIC_VECTOR (3 downto 0);
        m_axi_gmem_weights6_0_ARREGION : OUT STD_LOGIC_VECTOR (3 downto 0);
        m_axi_gmem_weights6_0_ARUSER : OUT STD_LOGIC_VECTOR (0 downto 0);
        m_axi_gmem_weights6_0_RVALID : IN STD_LOGIC;
        m_axi_gmem_weights6_0_RREADY : OUT STD_LOGIC;
        m_axi_gmem_weights6_0_RDATA : IN STD_LOGIC_VECTOR (31 downto 0);
        m_axi_gmem_weights6_0_RLAST : IN STD_LOGIC;
        m_axi_gmem_weights6_0_RID : IN STD_LOGIC_VECTOR (0 downto 0);
        m_axi_gmem_weights6_0_RFIFONUM : IN STD_LOGIC_VECTOR (12 downto 0);
        m_axi_gmem_weights6_0_RUSER : IN STD_LOGIC_VECTOR (0 downto 0);
        m_axi_gmem_weights6_0_RRESP : IN STD_LOGIC_VECTOR (1 downto 0);
        m_axi_gmem_weights6_0_BVALID : IN STD_LOGIC;
        m_axi_gmem_weights6_0_BREADY : OUT STD_LOGIC;
        m_axi_gmem_weights6_0_BRESP : IN STD_LOGIC_VECTOR (1 downto 0);
        m_axi_gmem_weights6_0_BID : IN STD_LOGIC_VECTOR (0 downto 0);
        m_axi_gmem_weights6_0_BUSER : IN STD_LOGIC_VECTOR (0 downto 0);
        conv6_weights : IN STD_LOGIC_VECTOR (63 downto 0);
        m_axi_gmem_weights7_0_AWVALID : OUT STD_LOGIC;
        m_axi_gmem_weights7_0_AWREADY : IN STD_LOGIC;
        m_axi_gmem_weights7_0_AWADDR : OUT STD_LOGIC_VECTOR (63 downto 0);
        m_axi_gmem_weights7_0_AWID : OUT STD_LOGIC_VECTOR (0 downto 0);
        m_axi_gmem_weights7_0_AWLEN : OUT STD_LOGIC_VECTOR (31 downto 0);
        m_axi_gmem_weights7_0_AWSIZE : OUT STD_LOGIC_VECTOR (2 downto 0);
        m_axi_gmem_weights7_0_AWBURST : OUT STD_LOGIC_VECTOR (1 downto 0);
        m_axi_gmem_weights7_0_AWLOCK : OUT STD_LOGIC_VECTOR (1 downto 0);
        m_axi_gmem_weights7_0_AWCACHE : OUT STD_LOGIC_VECTOR (3 downto 0);
        m_axi_gmem_weights7_0_AWPROT : OUT STD_LOGIC_VECTOR (2 downto 0);
        m_axi_gmem_weights7_0_AWQOS : OUT STD_LOGIC_VECTOR (3 downto 0);
        m_axi_gmem_weights7_0_AWREGION : OUT STD_LOGIC_VECTOR (3 downto 0);
        m_axi_gmem_weights7_0_AWUSER : OUT STD_LOGIC_VECTOR (0 downto 0);
        m_axi_gmem_weights7_0_WVALID : OUT STD_LOGIC;
        m_axi_gmem_weights7_0_WREADY : IN STD_LOGIC;
        m_axi_gmem_weights7_0_WDATA : OUT STD_LOGIC_VECTOR (31 downto 0);
        m_axi_gmem_weights7_0_WSTRB : OUT STD_LOGIC_VECTOR (3 downto 0);
        m_axi_gmem_weights7_0_WLAST : OUT STD_LOGIC;
        m_axi_gmem_weights7_0_WID : OUT STD_LOGIC_VECTOR (0 downto 0);
        m_axi_gmem_weights7_0_WUSER : OUT STD_LOGIC_VECTOR (0 downto 0);
        m_axi_gmem_weights7_0_ARVALID : OUT STD_LOGIC;
        m_axi_gmem_weights7_0_ARREADY : IN STD_LOGIC;
        m_axi_gmem_weights7_0_ARADDR : OUT STD_LOGIC_VECTOR (63 downto 0);
        m_axi_gmem_weights7_0_ARID : OUT STD_LOGIC_VECTOR (0 downto 0);
        m_axi_gmem_weights7_0_ARLEN : OUT STD_LOGIC_VECTOR (31 downto 0);
        m_axi_gmem_weights7_0_ARSIZE : OUT STD_LOGIC_VECTOR (2 downto 0);
        m_axi_gmem_weights7_0_ARBURST : OUT STD_LOGIC_VECTOR (1 downto 0);
        m_axi_gmem_weights7_0_ARLOCK : OUT STD_LOGIC_VECTOR (1 downto 0);
        m_axi_gmem_weights7_0_ARCACHE : OUT STD_LOGIC_VECTOR (3 downto 0);
        m_axi_gmem_weights7_0_ARPROT : OUT STD_LOGIC_VECTOR (2 downto 0);
        m_axi_gmem_weights7_0_ARQOS : OUT STD_LOGIC_VECTOR (3 downto 0);
        m_axi_gmem_weights7_0_ARREGION : OUT STD_LOGIC_VECTOR (3 downto 0);
        m_axi_gmem_weights7_0_ARUSER : OUT STD_LOGIC_VECTOR (0 downto 0);
        m_axi_gmem_weights7_0_RVALID : IN STD_LOGIC;
        m_axi_gmem_weights7_0_RREADY : OUT STD_LOGIC;
        m_axi_gmem_weights7_0_RDATA : IN STD_LOGIC_VECTOR (31 downto 0);
        m_axi_gmem_weights7_0_RLAST : IN STD_LOGIC;
        m_axi_gmem_weights7_0_RID : IN STD_LOGIC_VECTOR (0 downto 0);
        m_axi_gmem_weights7_0_RFIFONUM : IN STD_LOGIC_VECTOR (12 downto 0);
        m_axi_gmem_weights7_0_RUSER : IN STD_LOGIC_VECTOR (0 downto 0);
        m_axi_gmem_weights7_0_RRESP : IN STD_LOGIC_VECTOR (1 downto 0);
        m_axi_gmem_weights7_0_BVALID : IN STD_LOGIC;
        m_axi_gmem_weights7_0_BREADY : OUT STD_LOGIC;
        m_axi_gmem_weights7_0_BRESP : IN STD_LOGIC_VECTOR (1 downto 0);
        m_axi_gmem_weights7_0_BID : IN STD_LOGIC_VECTOR (0 downto 0);
        m_axi_gmem_weights7_0_BUSER : IN STD_LOGIC_VECTOR (0 downto 0);
        fc1_weights : IN STD_LOGIC_VECTOR (63 downto 0);
        m_axi_gmem_weights8_0_AWVALID : OUT STD_LOGIC;
        m_axi_gmem_weights8_0_AWREADY : IN STD_LOGIC;
        m_axi_gmem_weights8_0_AWADDR : OUT STD_LOGIC_VECTOR (63 downto 0);
        m_axi_gmem_weights8_0_AWID : OUT STD_LOGIC_VECTOR (0 downto 0);
        m_axi_gmem_weights8_0_AWLEN : OUT STD_LOGIC_VECTOR (31 downto 0);
        m_axi_gmem_weights8_0_AWSIZE : OUT STD_LOGIC_VECTOR (2 downto 0);
        m_axi_gmem_weights8_0_AWBURST : OUT STD_LOGIC_VECTOR (1 downto 0);
        m_axi_gmem_weights8_0_AWLOCK : OUT STD_LOGIC_VECTOR (1 downto 0);
        m_axi_gmem_weights8_0_AWCACHE : OUT STD_LOGIC_VECTOR (3 downto 0);
        m_axi_gmem_weights8_0_AWPROT : OUT STD_LOGIC_VECTOR (2 downto 0);
        m_axi_gmem_weights8_0_AWQOS : OUT STD_LOGIC_VECTOR (3 downto 0);
        m_axi_gmem_weights8_0_AWREGION : OUT STD_LOGIC_VECTOR (3 downto 0);
        m_axi_gmem_weights8_0_AWUSER : OUT STD_LOGIC_VECTOR (0 downto 0);
        m_axi_gmem_weights8_0_WVALID : OUT STD_LOGIC;
        m_axi_gmem_weights8_0_WREADY : IN STD_LOGIC;
        m_axi_gmem_weights8_0_WDATA : OUT STD_LOGIC_VECTOR (31 downto 0);
        m_axi_gmem_weights8_0_WSTRB : OUT STD_LOGIC_VECTOR (3 downto 0);
        m_axi_gmem_weights8_0_WLAST : OUT STD_LOGIC;
        m_axi_gmem_weights8_0_WID : OUT STD_LOGIC_VECTOR (0 downto 0);
        m_axi_gmem_weights8_0_WUSER : OUT STD_LOGIC_VECTOR (0 downto 0);
        m_axi_gmem_weights8_0_ARVALID : OUT STD_LOGIC;
        m_axi_gmem_weights8_0_ARREADY : IN STD_LOGIC;
        m_axi_gmem_weights8_0_ARADDR : OUT STD_LOGIC_VECTOR (63 downto 0);
        m_axi_gmem_weights8_0_ARID : OUT STD_LOGIC_VECTOR (0 downto 0);
        m_axi_gmem_weights8_0_ARLEN : OUT STD_LOGIC_VECTOR (31 downto 0);
        m_axi_gmem_weights8_0_ARSIZE : OUT STD_LOGIC_VECTOR (2 downto 0);
        m_axi_gmem_weights8_0_ARBURST : OUT STD_LOGIC_VECTOR (1 downto 0);
        m_axi_gmem_weights8_0_ARLOCK : OUT STD_LOGIC_VECTOR (1 downto 0);
        m_axi_gmem_weights8_0_ARCACHE : OUT STD_LOGIC_VECTOR (3 downto 0);
        m_axi_gmem_weights8_0_ARPROT : OUT STD_LOGIC_VECTOR (2 downto 0);
        m_axi_gmem_weights8_0_ARQOS : OUT STD_LOGIC_VECTOR (3 downto 0);
        m_axi_gmem_weights8_0_ARREGION : OUT STD_LOGIC_VECTOR (3 downto 0);
        m_axi_gmem_weights8_0_ARUSER : OUT STD_LOGIC_VECTOR (0 downto 0);
        m_axi_gmem_weights8_0_RVALID : IN STD_LOGIC;
        m_axi_gmem_weights8_0_RREADY : OUT STD_LOGIC;
        m_axi_gmem_weights8_0_RDATA : IN STD_LOGIC_VECTOR (31 downto 0);
        m_axi_gmem_weights8_0_RLAST : IN STD_LOGIC;
        m_axi_gmem_weights8_0_RID : IN STD_LOGIC_VECTOR (0 downto 0);
        m_axi_gmem_weights8_0_RFIFONUM : IN STD_LOGIC_VECTOR (12 downto 0);
        m_axi_gmem_weights8_0_RUSER : IN STD_LOGIC_VECTOR (0 downto 0);
        m_axi_gmem_weights8_0_RRESP : IN STD_LOGIC_VECTOR (1 downto 0);
        m_axi_gmem_weights8_0_BVALID : IN STD_LOGIC;
        m_axi_gmem_weights8_0_BREADY : OUT STD_LOGIC;
        m_axi_gmem_weights8_0_BRESP : IN STD_LOGIC_VECTOR (1 downto 0);
        m_axi_gmem_weights8_0_BID : IN STD_LOGIC_VECTOR (0 downto 0);
        m_axi_gmem_weights8_0_BUSER : IN STD_LOGIC_VECTOR (0 downto 0);
        fc2_weights : IN STD_LOGIC_VECTOR (63 downto 0);
        m_axi_gmem_bias1_0_AWVALID : OUT STD_LOGIC;
        m_axi_gmem_bias1_0_AWREADY : IN STD_LOGIC;
        m_axi_gmem_bias1_0_AWADDR : OUT STD_LOGIC_VECTOR (63 downto 0);
        m_axi_gmem_bias1_0_AWID : OUT STD_LOGIC_VECTOR (0 downto 0);
        m_axi_gmem_bias1_0_AWLEN : OUT STD_LOGIC_VECTOR (31 downto 0);
        m_axi_gmem_bias1_0_AWSIZE : OUT STD_LOGIC_VECTOR (2 downto 0);
        m_axi_gmem_bias1_0_AWBURST : OUT STD_LOGIC_VECTOR (1 downto 0);
        m_axi_gmem_bias1_0_AWLOCK : OUT STD_LOGIC_VECTOR (1 downto 0);
        m_axi_gmem_bias1_0_AWCACHE : OUT STD_LOGIC_VECTOR (3 downto 0);
        m_axi_gmem_bias1_0_AWPROT : OUT STD_LOGIC_VECTOR (2 downto 0);
        m_axi_gmem_bias1_0_AWQOS : OUT STD_LOGIC_VECTOR (3 downto 0);
        m_axi_gmem_bias1_0_AWREGION : OUT STD_LOGIC_VECTOR (3 downto 0);
        m_axi_gmem_bias1_0_AWUSER : OUT STD_LOGIC_VECTOR (0 downto 0);
        m_axi_gmem_bias1_0_WVALID : OUT STD_LOGIC;
        m_axi_gmem_bias1_0_WREADY : IN STD_LOGIC;
        m_axi_gmem_bias1_0_WDATA : OUT STD_LOGIC_VECTOR (31 downto 0);
        m_axi_gmem_bias1_0_WSTRB : OUT STD_LOGIC_VECTOR (3 downto 0);
        m_axi_gmem_bias1_0_WLAST : OUT STD_LOGIC;
        m_axi_gmem_bias1_0_WID : OUT STD_LOGIC_VECTOR (0 downto 0);
        m_axi_gmem_bias1_0_WUSER : OUT STD_LOGIC_VECTOR (0 downto 0);
        m_axi_gmem_bias1_0_ARVALID : OUT STD_LOGIC;
        m_axi_gmem_bias1_0_ARREADY : IN STD_LOGIC;
        m_axi_gmem_bias1_0_ARADDR : OUT STD_LOGIC_VECTOR (63 downto 0);
        m_axi_gmem_bias1_0_ARID : OUT STD_LOGIC_VECTOR (0 downto 0);
        m_axi_gmem_bias1_0_ARLEN : OUT STD_LOGIC_VECTOR (31 downto 0);
        m_axi_gmem_bias1_0_ARSIZE : OUT STD_LOGIC_VECTOR (2 downto 0);
        m_axi_gmem_bias1_0_ARBURST : OUT STD_LOGIC_VECTOR (1 downto 0);
        m_axi_gmem_bias1_0_ARLOCK : OUT STD_LOGIC_VECTOR (1 downto 0);
        m_axi_gmem_bias1_0_ARCACHE : OUT STD_LOGIC_VECTOR (3 downto 0);
        m_axi_gmem_bias1_0_ARPROT : OUT STD_LOGIC_VECTOR (2 downto 0);
        m_axi_gmem_bias1_0_ARQOS : OUT STD_LOGIC_VECTOR (3 downto 0);
        m_axi_gmem_bias1_0_ARREGION : OUT STD_LOGIC_VECTOR (3 downto 0);
        m_axi_gmem_bias1_0_ARUSER : OUT STD_LOGIC_VECTOR (0 downto 0);
        m_axi_gmem_bias1_0_RVALID : IN STD_LOGIC;
        m_axi_gmem_bias1_0_RREADY : OUT STD_LOGIC;
        m_axi_gmem_bias1_0_RDATA : IN STD_LOGIC_VECTOR (31 downto 0);
        m_axi_gmem_bias1_0_RLAST : IN STD_LOGIC;
        m_axi_gmem_bias1_0_RID : IN STD_LOGIC_VECTOR (0 downto 0);
        m_axi_gmem_bias1_0_RFIFONUM : IN STD_LOGIC_VECTOR (8 downto 0);
        m_axi_gmem_bias1_0_RUSER : IN STD_LOGIC_VECTOR (0 downto 0);
        m_axi_gmem_bias1_0_RRESP : IN STD_LOGIC_VECTOR (1 downto 0);
        m_axi_gmem_bias1_0_BVALID : IN STD_LOGIC;
        m_axi_gmem_bias1_0_BREADY : OUT STD_LOGIC;
        m_axi_gmem_bias1_0_BRESP : IN STD_LOGIC_VECTOR (1 downto 0);
        m_axi_gmem_bias1_0_BID : IN STD_LOGIC_VECTOR (0 downto 0);
        m_axi_gmem_bias1_0_BUSER : IN STD_LOGIC_VECTOR (0 downto 0);
        conv1_bias : IN STD_LOGIC_VECTOR (63 downto 0);
        m_axi_gmem_bias2_0_AWVALID : OUT STD_LOGIC;
        m_axi_gmem_bias2_0_AWREADY : IN STD_LOGIC;
        m_axi_gmem_bias2_0_AWADDR : OUT STD_LOGIC_VECTOR (63 downto 0);
        m_axi_gmem_bias2_0_AWID : OUT STD_LOGIC_VECTOR (0 downto 0);
        m_axi_gmem_bias2_0_AWLEN : OUT STD_LOGIC_VECTOR (31 downto 0);
        m_axi_gmem_bias2_0_AWSIZE : OUT STD_LOGIC_VECTOR (2 downto 0);
        m_axi_gmem_bias2_0_AWBURST : OUT STD_LOGIC_VECTOR (1 downto 0);
        m_axi_gmem_bias2_0_AWLOCK : OUT STD_LOGIC_VECTOR (1 downto 0);
        m_axi_gmem_bias2_0_AWCACHE : OUT STD_LOGIC_VECTOR (3 downto 0);
        m_axi_gmem_bias2_0_AWPROT : OUT STD_LOGIC_VECTOR (2 downto 0);
        m_axi_gmem_bias2_0_AWQOS : OUT STD_LOGIC_VECTOR (3 downto 0);
        m_axi_gmem_bias2_0_AWREGION : OUT STD_LOGIC_VECTOR (3 downto 0);
        m_axi_gmem_bias2_0_AWUSER : OUT STD_LOGIC_VECTOR (0 downto 0);
        m_axi_gmem_bias2_0_WVALID : OUT STD_LOGIC;
        m_axi_gmem_bias2_0_WREADY : IN STD_LOGIC;
        m_axi_gmem_bias2_0_WDATA : OUT STD_LOGIC_VECTOR (31 downto 0);
        m_axi_gmem_bias2_0_WSTRB : OUT STD_LOGIC_VECTOR (3 downto 0);
        m_axi_gmem_bias2_0_WLAST : OUT STD_LOGIC;
        m_axi_gmem_bias2_0_WID : OUT STD_LOGIC_VECTOR (0 downto 0);
        m_axi_gmem_bias2_0_WUSER : OUT STD_LOGIC_VECTOR (0 downto 0);
        m_axi_gmem_bias2_0_ARVALID : OUT STD_LOGIC;
        m_axi_gmem_bias2_0_ARREADY : IN STD_LOGIC;
        m_axi_gmem_bias2_0_ARADDR : OUT STD_LOGIC_VECTOR (63 downto 0);
        m_axi_gmem_bias2_0_ARID : OUT STD_LOGIC_VECTOR (0 downto 0);
        m_axi_gmem_bias2_0_ARLEN : OUT STD_LOGIC_VECTOR (31 downto 0);
        m_axi_gmem_bias2_0_ARSIZE : OUT STD_LOGIC_VECTOR (2 downto 0);
        m_axi_gmem_bias2_0_ARBURST : OUT STD_LOGIC_VECTOR (1 downto 0);
        m_axi_gmem_bias2_0_ARLOCK : OUT STD_LOGIC_VECTOR (1 downto 0);
        m_axi_gmem_bias2_0_ARCACHE : OUT STD_LOGIC_VECTOR (3 downto 0);
        m_axi_gmem_bias2_0_ARPROT : OUT STD_LOGIC_VECTOR (2 downto 0);
        m_axi_gmem_bias2_0_ARQOS : OUT STD_LOGIC_VECTOR (3 downto 0);
        m_axi_gmem_bias2_0_ARREGION : OUT STD_LOGIC_VECTOR (3 downto 0);
        m_axi_gmem_bias2_0_ARUSER : OUT STD_LOGIC_VECTOR (0 downto 0);
        m_axi_gmem_bias2_0_RVALID : IN STD_LOGIC;
        m_axi_gmem_bias2_0_RREADY : OUT STD_LOGIC;
        m_axi_gmem_bias2_0_RDATA : IN STD_LOGIC_VECTOR (31 downto 0);
        m_axi_gmem_bias2_0_RLAST : IN STD_LOGIC;
        m_axi_gmem_bias2_0_RID : IN STD_LOGIC_VECTOR (0 downto 0);
        m_axi_gmem_bias2_0_RFIFONUM : IN STD_LOGIC_VECTOR (9 downto 0);
        m_axi_gmem_bias2_0_RUSER : IN STD_LOGIC_VECTOR (0 downto 0);
        m_axi_gmem_bias2_0_RRESP : IN STD_LOGIC_VECTOR (1 downto 0);
        m_axi_gmem_bias2_0_BVALID : IN STD_LOGIC;
        m_axi_gmem_bias2_0_BREADY : OUT STD_LOGIC;
        m_axi_gmem_bias2_0_BRESP : IN STD_LOGIC_VECTOR (1 downto 0);
        m_axi_gmem_bias2_0_BID : IN STD_LOGIC_VECTOR (0 downto 0);
        m_axi_gmem_bias2_0_BUSER : IN STD_LOGIC_VECTOR (0 downto 0);
        conv2_bias : IN STD_LOGIC_VECTOR (63 downto 0);
        m_axi_gmem_bias3_0_AWVALID : OUT STD_LOGIC;
        m_axi_gmem_bias3_0_AWREADY : IN STD_LOGIC;
        m_axi_gmem_bias3_0_AWADDR : OUT STD_LOGIC_VECTOR (63 downto 0);
        m_axi_gmem_bias3_0_AWID : OUT STD_LOGIC_VECTOR (0 downto 0);
        m_axi_gmem_bias3_0_AWLEN : OUT STD_LOGIC_VECTOR (31 downto 0);
        m_axi_gmem_bias3_0_AWSIZE : OUT STD_LOGIC_VECTOR (2 downto 0);
        m_axi_gmem_bias3_0_AWBURST : OUT STD_LOGIC_VECTOR (1 downto 0);
        m_axi_gmem_bias3_0_AWLOCK : OUT STD_LOGIC_VECTOR (1 downto 0);
        m_axi_gmem_bias3_0_AWCACHE : OUT STD_LOGIC_VECTOR (3 downto 0);
        m_axi_gmem_bias3_0_AWPROT : OUT STD_LOGIC_VECTOR (2 downto 0);
        m_axi_gmem_bias3_0_AWQOS : OUT STD_LOGIC_VECTOR (3 downto 0);
        m_axi_gmem_bias3_0_AWREGION : OUT STD_LOGIC_VECTOR (3 downto 0);
        m_axi_gmem_bias3_0_AWUSER : OUT STD_LOGIC_VECTOR (0 downto 0);
        m_axi_gmem_bias3_0_WVALID : OUT STD_LOGIC;
        m_axi_gmem_bias3_0_WREADY : IN STD_LOGIC;
        m_axi_gmem_bias3_0_WDATA : OUT STD_LOGIC_VECTOR (31 downto 0);
        m_axi_gmem_bias3_0_WSTRB : OUT STD_LOGIC_VECTOR (3 downto 0);
        m_axi_gmem_bias3_0_WLAST : OUT STD_LOGIC;
        m_axi_gmem_bias3_0_WID : OUT STD_LOGIC_VECTOR (0 downto 0);
        m_axi_gmem_bias3_0_WUSER : OUT STD_LOGIC_VECTOR (0 downto 0);
        m_axi_gmem_bias3_0_ARVALID : OUT STD_LOGIC;
        m_axi_gmem_bias3_0_ARREADY : IN STD_LOGIC;
        m_axi_gmem_bias3_0_ARADDR : OUT STD_LOGIC_VECTOR (63 downto 0);
        m_axi_gmem_bias3_0_ARID : OUT STD_LOGIC_VECTOR (0 downto 0);
        m_axi_gmem_bias3_0_ARLEN : OUT STD_LOGIC_VECTOR (31 downto 0);
        m_axi_gmem_bias3_0_ARSIZE : OUT STD_LOGIC_VECTOR (2 downto 0);
        m_axi_gmem_bias3_0_ARBURST : OUT STD_LOGIC_VECTOR (1 downto 0);
        m_axi_gmem_bias3_0_ARLOCK : OUT STD_LOGIC_VECTOR (1 downto 0);
        m_axi_gmem_bias3_0_ARCACHE : OUT STD_LOGIC_VECTOR (3 downto 0);
        m_axi_gmem_bias3_0_ARPROT : OUT STD_LOGIC_VECTOR (2 downto 0);
        m_axi_gmem_bias3_0_ARQOS : OUT STD_LOGIC_VECTOR (3 downto 0);
        m_axi_gmem_bias3_0_ARREGION : OUT STD_LOGIC_VECTOR (3 downto 0);
        m_axi_gmem_bias3_0_ARUSER : OUT STD_LOGIC_VECTOR (0 downto 0);
        m_axi_gmem_bias3_0_RVALID : IN STD_LOGIC;
        m_axi_gmem_bias3_0_RREADY : OUT STD_LOGIC;
        m_axi_gmem_bias3_0_RDATA : IN STD_LOGIC_VECTOR (31 downto 0);
        m_axi_gmem_bias3_0_RLAST : IN STD_LOGIC;
        m_axi_gmem_bias3_0_RID : IN STD_LOGIC_VECTOR (0 downto 0);
        m_axi_gmem_bias3_0_RFIFONUM : IN STD_LOGIC_VECTOR (10 downto 0);
        m_axi_gmem_bias3_0_RUSER : IN STD_LOGIC_VECTOR (0 downto 0);
        m_axi_gmem_bias3_0_RRESP : IN STD_LOGIC_VECTOR (1 downto 0);
        m_axi_gmem_bias3_0_BVALID : IN STD_LOGIC;
        m_axi_gmem_bias3_0_BREADY : OUT STD_LOGIC;
        m_axi_gmem_bias3_0_BRESP : IN STD_LOGIC_VECTOR (1 downto 0);
        m_axi_gmem_bias3_0_BID : IN STD_LOGIC_VECTOR (0 downto 0);
        m_axi_gmem_bias3_0_BUSER : IN STD_LOGIC_VECTOR (0 downto 0);
        conv3_bias : IN STD_LOGIC_VECTOR (63 downto 0);
        m_axi_gmem_bias4_0_AWVALID : OUT STD_LOGIC;
        m_axi_gmem_bias4_0_AWREADY : IN STD_LOGIC;
        m_axi_gmem_bias4_0_AWADDR : OUT STD_LOGIC_VECTOR (63 downto 0);
        m_axi_gmem_bias4_0_AWID : OUT STD_LOGIC_VECTOR (0 downto 0);
        m_axi_gmem_bias4_0_AWLEN : OUT STD_LOGIC_VECTOR (31 downto 0);
        m_axi_gmem_bias4_0_AWSIZE : OUT STD_LOGIC_VECTOR (2 downto 0);
        m_axi_gmem_bias4_0_AWBURST : OUT STD_LOGIC_VECTOR (1 downto 0);
        m_axi_gmem_bias4_0_AWLOCK : OUT STD_LOGIC_VECTOR (1 downto 0);
        m_axi_gmem_bias4_0_AWCACHE : OUT STD_LOGIC_VECTOR (3 downto 0);
        m_axi_gmem_bias4_0_AWPROT : OUT STD_LOGIC_VECTOR (2 downto 0);
        m_axi_gmem_bias4_0_AWQOS : OUT STD_LOGIC_VECTOR (3 downto 0);
        m_axi_gmem_bias4_0_AWREGION : OUT STD_LOGIC_VECTOR (3 downto 0);
        m_axi_gmem_bias4_0_AWUSER : OUT STD_LOGIC_VECTOR (0 downto 0);
        m_axi_gmem_bias4_0_WVALID : OUT STD_LOGIC;
        m_axi_gmem_bias4_0_WREADY : IN STD_LOGIC;
        m_axi_gmem_bias4_0_WDATA : OUT STD_LOGIC_VECTOR (31 downto 0);
        m_axi_gmem_bias4_0_WSTRB : OUT STD_LOGIC_VECTOR (3 downto 0);
        m_axi_gmem_bias4_0_WLAST : OUT STD_LOGIC;
        m_axi_gmem_bias4_0_WID : OUT STD_LOGIC_VECTOR (0 downto 0);
        m_axi_gmem_bias4_0_WUSER : OUT STD_LOGIC_VECTOR (0 downto 0);
        m_axi_gmem_bias4_0_ARVALID : OUT STD_LOGIC;
        m_axi_gmem_bias4_0_ARREADY : IN STD_LOGIC;
        m_axi_gmem_bias4_0_ARADDR : OUT STD_LOGIC_VECTOR (63 downto 0);
        m_axi_gmem_bias4_0_ARID : OUT STD_LOGIC_VECTOR (0 downto 0);
        m_axi_gmem_bias4_0_ARLEN : OUT STD_LOGIC_VECTOR (31 downto 0);
        m_axi_gmem_bias4_0_ARSIZE : OUT STD_LOGIC_VECTOR (2 downto 0);
        m_axi_gmem_bias4_0_ARBURST : OUT STD_LOGIC_VECTOR (1 downto 0);
        m_axi_gmem_bias4_0_ARLOCK : OUT STD_LOGIC_VECTOR (1 downto 0);
        m_axi_gmem_bias4_0_ARCACHE : OUT STD_LOGIC_VECTOR (3 downto 0);
        m_axi_gmem_bias4_0_ARPROT : OUT STD_LOGIC_VECTOR (2 downto 0);
        m_axi_gmem_bias4_0_ARQOS : OUT STD_LOGIC_VECTOR (3 downto 0);
        m_axi_gmem_bias4_0_ARREGION : OUT STD_LOGIC_VECTOR (3 downto 0);
        m_axi_gmem_bias4_0_ARUSER : OUT STD_LOGIC_VECTOR (0 downto 0);
        m_axi_gmem_bias4_0_RVALID : IN STD_LOGIC;
        m_axi_gmem_bias4_0_RREADY : OUT STD_LOGIC;
        m_axi_gmem_bias4_0_RDATA : IN STD_LOGIC_VECTOR (31 downto 0);
        m_axi_gmem_bias4_0_RLAST : IN STD_LOGIC;
        m_axi_gmem_bias4_0_RID : IN STD_LOGIC_VECTOR (0 downto 0);
        m_axi_gmem_bias4_0_RFIFONUM : IN STD_LOGIC_VECTOR (11 downto 0);
        m_axi_gmem_bias4_0_RUSER : IN STD_LOGIC_VECTOR (0 downto 0);
        m_axi_gmem_bias4_0_RRESP : IN STD_LOGIC_VECTOR (1 downto 0);
        m_axi_gmem_bias4_0_BVALID : IN STD_LOGIC;
        m_axi_gmem_bias4_0_BREADY : OUT STD_LOGIC;
        m_axi_gmem_bias4_0_BRESP : IN STD_LOGIC_VECTOR (1 downto 0);
        m_axi_gmem_bias4_0_BID : IN STD_LOGIC_VECTOR (0 downto 0);
        m_axi_gmem_bias4_0_BUSER : IN STD_LOGIC_VECTOR (0 downto 0);
        conv4_bias : IN STD_LOGIC_VECTOR (63 downto 0);
        m_axi_gmem_bias5_0_AWVALID : OUT STD_LOGIC;
        m_axi_gmem_bias5_0_AWREADY : IN STD_LOGIC;
        m_axi_gmem_bias5_0_AWADDR : OUT STD_LOGIC_VECTOR (63 downto 0);
        m_axi_gmem_bias5_0_AWID : OUT STD_LOGIC_VECTOR (0 downto 0);
        m_axi_gmem_bias5_0_AWLEN : OUT STD_LOGIC_VECTOR (31 downto 0);
        m_axi_gmem_bias5_0_AWSIZE : OUT STD_LOGIC_VECTOR (2 downto 0);
        m_axi_gmem_bias5_0_AWBURST : OUT STD_LOGIC_VECTOR (1 downto 0);
        m_axi_gmem_bias5_0_AWLOCK : OUT STD_LOGIC_VECTOR (1 downto 0);
        m_axi_gmem_bias5_0_AWCACHE : OUT STD_LOGIC_VECTOR (3 downto 0);
        m_axi_gmem_bias5_0_AWPROT : OUT STD_LOGIC_VECTOR (2 downto 0);
        m_axi_gmem_bias5_0_AWQOS : OUT STD_LOGIC_VECTOR (3 downto 0);
        m_axi_gmem_bias5_0_AWREGION : OUT STD_LOGIC_VECTOR (3 downto 0);
        m_axi_gmem_bias5_0_AWUSER : OUT STD_LOGIC_VECTOR (0 downto 0);
        m_axi_gmem_bias5_0_WVALID : OUT STD_LOGIC;
        m_axi_gmem_bias5_0_WREADY : IN STD_LOGIC;
        m_axi_gmem_bias5_0_WDATA : OUT STD_LOGIC_VECTOR (31 downto 0);
        m_axi_gmem_bias5_0_WSTRB : OUT STD_LOGIC_VECTOR (3 downto 0);
        m_axi_gmem_bias5_0_WLAST : OUT STD_LOGIC;
        m_axi_gmem_bias5_0_WID : OUT STD_LOGIC_VECTOR (0 downto 0);
        m_axi_gmem_bias5_0_WUSER : OUT STD_LOGIC_VECTOR (0 downto 0);
        m_axi_gmem_bias5_0_ARVALID : OUT STD_LOGIC;
        m_axi_gmem_bias5_0_ARREADY : IN STD_LOGIC;
        m_axi_gmem_bias5_0_ARADDR : OUT STD_LOGIC_VECTOR (63 downto 0);
        m_axi_gmem_bias5_0_ARID : OUT STD_LOGIC_VECTOR (0 downto 0);
        m_axi_gmem_bias5_0_ARLEN : OUT STD_LOGIC_VECTOR (31 downto 0);
        m_axi_gmem_bias5_0_ARSIZE : OUT STD_LOGIC_VECTOR (2 downto 0);
        m_axi_gmem_bias5_0_ARBURST : OUT STD_LOGIC_VECTOR (1 downto 0);
        m_axi_gmem_bias5_0_ARLOCK : OUT STD_LOGIC_VECTOR (1 downto 0);
        m_axi_gmem_bias5_0_ARCACHE : OUT STD_LOGIC_VECTOR (3 downto 0);
        m_axi_gmem_bias5_0_ARPROT : OUT STD_LOGIC_VECTOR (2 downto 0);
        m_axi_gmem_bias5_0_ARQOS : OUT STD_LOGIC_VECTOR (3 downto 0);
        m_axi_gmem_bias5_0_ARREGION : OUT STD_LOGIC_VECTOR (3 downto 0);
        m_axi_gmem_bias5_0_ARUSER : OUT STD_LOGIC_VECTOR (0 downto 0);
        m_axi_gmem_bias5_0_RVALID : IN STD_LOGIC;
        m_axi_gmem_bias5_0_RREADY : OUT STD_LOGIC;
        m_axi_gmem_bias5_0_RDATA : IN STD_LOGIC_VECTOR (31 downto 0);
        m_axi_gmem_bias5_0_RLAST : IN STD_LOGIC;
        m_axi_gmem_bias5_0_RID : IN STD_LOGIC_VECTOR (0 downto 0);
        m_axi_gmem_bias5_0_RFIFONUM : IN STD_LOGIC_VECTOR (12 downto 0);
        m_axi_gmem_bias5_0_RUSER : IN STD_LOGIC_VECTOR (0 downto 0);
        m_axi_gmem_bias5_0_RRESP : IN STD_LOGIC_VECTOR (1 downto 0);
        m_axi_gmem_bias5_0_BVALID : IN STD_LOGIC;
        m_axi_gmem_bias5_0_BREADY : OUT STD_LOGIC;
        m_axi_gmem_bias5_0_BRESP : IN STD_LOGIC_VECTOR (1 downto 0);
        m_axi_gmem_bias5_0_BID : IN STD_LOGIC_VECTOR (0 downto 0);
        m_axi_gmem_bias5_0_BUSER : IN STD_LOGIC_VECTOR (0 downto 0);
        conv5_bias : IN STD_LOGIC_VECTOR (63 downto 0);
        m_axi_gmem_bias6_0_AWVALID : OUT STD_LOGIC;
        m_axi_gmem_bias6_0_AWREADY : IN STD_LOGIC;
        m_axi_gmem_bias6_0_AWADDR : OUT STD_LOGIC_VECTOR (63 downto 0);
        m_axi_gmem_bias6_0_AWID : OUT STD_LOGIC_VECTOR (0 downto 0);
        m_axi_gmem_bias6_0_AWLEN : OUT STD_LOGIC_VECTOR (31 downto 0);
        m_axi_gmem_bias6_0_AWSIZE : OUT STD_LOGIC_VECTOR (2 downto 0);
        m_axi_gmem_bias6_0_AWBURST : OUT STD_LOGIC_VECTOR (1 downto 0);
        m_axi_gmem_bias6_0_AWLOCK : OUT STD_LOGIC_VECTOR (1 downto 0);
        m_axi_gmem_bias6_0_AWCACHE : OUT STD_LOGIC_VECTOR (3 downto 0);
        m_axi_gmem_bias6_0_AWPROT : OUT STD_LOGIC_VECTOR (2 downto 0);
        m_axi_gmem_bias6_0_AWQOS : OUT STD_LOGIC_VECTOR (3 downto 0);
        m_axi_gmem_bias6_0_AWREGION : OUT STD_LOGIC_VECTOR (3 downto 0);
        m_axi_gmem_bias6_0_AWUSER : OUT STD_LOGIC_VECTOR (0 downto 0);
        m_axi_gmem_bias6_0_WVALID : OUT STD_LOGIC;
        m_axi_gmem_bias6_0_WREADY : IN STD_LOGIC;
        m_axi_gmem_bias6_0_WDATA : OUT STD_LOGIC_VECTOR (31 downto 0);
        m_axi_gmem_bias6_0_WSTRB : OUT STD_LOGIC_VECTOR (3 downto 0);
        m_axi_gmem_bias6_0_WLAST : OUT STD_LOGIC;
        m_axi_gmem_bias6_0_WID : OUT STD_LOGIC_VECTOR (0 downto 0);
        m_axi_gmem_bias6_0_WUSER : OUT STD_LOGIC_VECTOR (0 downto 0);
        m_axi_gmem_bias6_0_ARVALID : OUT STD_LOGIC;
        m_axi_gmem_bias6_0_ARREADY : IN STD_LOGIC;
        m_axi_gmem_bias6_0_ARADDR : OUT STD_LOGIC_VECTOR (63 downto 0);
        m_axi_gmem_bias6_0_ARID : OUT STD_LOGIC_VECTOR (0 downto 0);
        m_axi_gmem_bias6_0_ARLEN : OUT STD_LOGIC_VECTOR (31 downto 0);
        m_axi_gmem_bias6_0_ARSIZE : OUT STD_LOGIC_VECTOR (2 downto 0);
        m_axi_gmem_bias6_0_ARBURST : OUT STD_LOGIC_VECTOR (1 downto 0);
        m_axi_gmem_bias6_0_ARLOCK : OUT STD_LOGIC_VECTOR (1 downto 0);
        m_axi_gmem_bias6_0_ARCACHE : OUT STD_LOGIC_VECTOR (3 downto 0);
        m_axi_gmem_bias6_0_ARPROT : OUT STD_LOGIC_VECTOR (2 downto 0);
        m_axi_gmem_bias6_0_ARQOS : OUT STD_LOGIC_VECTOR (3 downto 0);
        m_axi_gmem_bias6_0_ARREGION : OUT STD_LOGIC_VECTOR (3 downto 0);
        m_axi_gmem_bias6_0_ARUSER : OUT STD_LOGIC_VECTOR (0 downto 0);
        m_axi_gmem_bias6_0_RVALID : IN STD_LOGIC;
        m_axi_gmem_bias6_0_RREADY : OUT STD_LOGIC;
        m_axi_gmem_bias6_0_RDATA : IN STD_LOGIC_VECTOR (31 downto 0);
        m_axi_gmem_bias6_0_RLAST : IN STD_LOGIC;
        m_axi_gmem_bias6_0_RID : IN STD_LOGIC_VECTOR (0 downto 0);
        m_axi_gmem_bias6_0_RFIFONUM : IN STD_LOGIC_VECTOR (12 downto 0);
        m_axi_gmem_bias6_0_RUSER : IN STD_LOGIC_VECTOR (0 downto 0);
        m_axi_gmem_bias6_0_RRESP : IN STD_LOGIC_VECTOR (1 downto 0);
        m_axi_gmem_bias6_0_BVALID : IN STD_LOGIC;
        m_axi_gmem_bias6_0_BREADY : OUT STD_LOGIC;
        m_axi_gmem_bias6_0_BRESP : IN STD_LOGIC_VECTOR (1 downto 0);
        m_axi_gmem_bias6_0_BID : IN STD_LOGIC_VECTOR (0 downto 0);
        m_axi_gmem_bias6_0_BUSER : IN STD_LOGIC_VECTOR (0 downto 0);
        conv6_bias : IN STD_LOGIC_VECTOR (63 downto 0);
        m_axi_gmem_bias7_0_AWVALID : OUT STD_LOGIC;
        m_axi_gmem_bias7_0_AWREADY : IN STD_LOGIC;
        m_axi_gmem_bias7_0_AWADDR : OUT STD_LOGIC_VECTOR (63 downto 0);
        m_axi_gmem_bias7_0_AWID : OUT STD_LOGIC_VECTOR (0 downto 0);
        m_axi_gmem_bias7_0_AWLEN : OUT STD_LOGIC_VECTOR (31 downto 0);
        m_axi_gmem_bias7_0_AWSIZE : OUT STD_LOGIC_VECTOR (2 downto 0);
        m_axi_gmem_bias7_0_AWBURST : OUT STD_LOGIC_VECTOR (1 downto 0);
        m_axi_gmem_bias7_0_AWLOCK : OUT STD_LOGIC_VECTOR (1 downto 0);
        m_axi_gmem_bias7_0_AWCACHE : OUT STD_LOGIC_VECTOR (3 downto 0);
        m_axi_gmem_bias7_0_AWPROT : OUT STD_LOGIC_VECTOR (2 downto 0);
        m_axi_gmem_bias7_0_AWQOS : OUT STD_LOGIC_VECTOR (3 downto 0);
        m_axi_gmem_bias7_0_AWREGION : OUT STD_LOGIC_VECTOR (3 downto 0);
        m_axi_gmem_bias7_0_AWUSER : OUT STD_LOGIC_VECTOR (0 downto 0);
        m_axi_gmem_bias7_0_WVALID : OUT STD_LOGIC;
        m_axi_gmem_bias7_0_WREADY : IN STD_LOGIC;
        m_axi_gmem_bias7_0_WDATA : OUT STD_LOGIC_VECTOR (31 downto 0);
        m_axi_gmem_bias7_0_WSTRB : OUT STD_LOGIC_VECTOR (3 downto 0);
        m_axi_gmem_bias7_0_WLAST : OUT STD_LOGIC;
        m_axi_gmem_bias7_0_WID : OUT STD_LOGIC_VECTOR (0 downto 0);
        m_axi_gmem_bias7_0_WUSER : OUT STD_LOGIC_VECTOR (0 downto 0);
        m_axi_gmem_bias7_0_ARVALID : OUT STD_LOGIC;
        m_axi_gmem_bias7_0_ARREADY : IN STD_LOGIC;
        m_axi_gmem_bias7_0_ARADDR : OUT STD_LOGIC_VECTOR (63 downto 0);
        m_axi_gmem_bias7_0_ARID : OUT STD_LOGIC_VECTOR (0 downto 0);
        m_axi_gmem_bias7_0_ARLEN : OUT STD_LOGIC_VECTOR (31 downto 0);
        m_axi_gmem_bias7_0_ARSIZE : OUT STD_LOGIC_VECTOR (2 downto 0);
        m_axi_gmem_bias7_0_ARBURST : OUT STD_LOGIC_VECTOR (1 downto 0);
        m_axi_gmem_bias7_0_ARLOCK : OUT STD_LOGIC_VECTOR (1 downto 0);
        m_axi_gmem_bias7_0_ARCACHE : OUT STD_LOGIC_VECTOR (3 downto 0);
        m_axi_gmem_bias7_0_ARPROT : OUT STD_LOGIC_VECTOR (2 downto 0);
        m_axi_gmem_bias7_0_ARQOS : OUT STD_LOGIC_VECTOR (3 downto 0);
        m_axi_gmem_bias7_0_ARREGION : OUT STD_LOGIC_VECTOR (3 downto 0);
        m_axi_gmem_bias7_0_ARUSER : OUT STD_LOGIC_VECTOR (0 downto 0);
        m_axi_gmem_bias7_0_RVALID : IN STD_LOGIC;
        m_axi_gmem_bias7_0_RREADY : OUT STD_LOGIC;
        m_axi_gmem_bias7_0_RDATA : IN STD_LOGIC_VECTOR (31 downto 0);
        m_axi_gmem_bias7_0_RLAST : IN STD_LOGIC;
        m_axi_gmem_bias7_0_RID : IN STD_LOGIC_VECTOR (0 downto 0);
        m_axi_gmem_bias7_0_RFIFONUM : IN STD_LOGIC_VECTOR (11 downto 0);
        m_axi_gmem_bias7_0_RUSER : IN STD_LOGIC_VECTOR (0 downto 0);
        m_axi_gmem_bias7_0_RRESP : IN STD_LOGIC_VECTOR (1 downto 0);
        m_axi_gmem_bias7_0_BVALID : IN STD_LOGIC;
        m_axi_gmem_bias7_0_BREADY : OUT STD_LOGIC;
        m_axi_gmem_bias7_0_BRESP : IN STD_LOGIC_VECTOR (1 downto 0);
        m_axi_gmem_bias7_0_BID : IN STD_LOGIC_VECTOR (0 downto 0);
        m_axi_gmem_bias7_0_BUSER : IN STD_LOGIC_VECTOR (0 downto 0);
        fc1_bias : IN STD_LOGIC_VECTOR (63 downto 0);
        m_axi_gmem_bias8_0_AWVALID : OUT STD_LOGIC;
        m_axi_gmem_bias8_0_AWREADY : IN STD_LOGIC;
        m_axi_gmem_bias8_0_AWADDR : OUT STD_LOGIC_VECTOR (63 downto 0);
        m_axi_gmem_bias8_0_AWID : OUT STD_LOGIC_VECTOR (0 downto 0);
        m_axi_gmem_bias8_0_AWLEN : OUT STD_LOGIC_VECTOR (31 downto 0);
        m_axi_gmem_bias8_0_AWSIZE : OUT STD_LOGIC_VECTOR (2 downto 0);
        m_axi_gmem_bias8_0_AWBURST : OUT STD_LOGIC_VECTOR (1 downto 0);
        m_axi_gmem_bias8_0_AWLOCK : OUT STD_LOGIC_VECTOR (1 downto 0);
        m_axi_gmem_bias8_0_AWCACHE : OUT STD_LOGIC_VECTOR (3 downto 0);
        m_axi_gmem_bias8_0_AWPROT : OUT STD_LOGIC_VECTOR (2 downto 0);
        m_axi_gmem_bias8_0_AWQOS : OUT STD_LOGIC_VECTOR (3 downto 0);
        m_axi_gmem_bias8_0_AWREGION : OUT STD_LOGIC_VECTOR (3 downto 0);
        m_axi_gmem_bias8_0_AWUSER : OUT STD_LOGIC_VECTOR (0 downto 0);
        m_axi_gmem_bias8_0_WVALID : OUT STD_LOGIC;
        m_axi_gmem_bias8_0_WREADY : IN STD_LOGIC;
        m_axi_gmem_bias8_0_WDATA : OUT STD_LOGIC_VECTOR (31 downto 0);
        m_axi_gmem_bias8_0_WSTRB : OUT STD_LOGIC_VECTOR (3 downto 0);
        m_axi_gmem_bias8_0_WLAST : OUT STD_LOGIC;
        m_axi_gmem_bias8_0_WID : OUT STD_LOGIC_VECTOR (0 downto 0);
        m_axi_gmem_bias8_0_WUSER : OUT STD_LOGIC_VECTOR (0 downto 0);
        m_axi_gmem_bias8_0_ARVALID : OUT STD_LOGIC;
        m_axi_gmem_bias8_0_ARREADY : IN STD_LOGIC;
        m_axi_gmem_bias8_0_ARADDR : OUT STD_LOGIC_VECTOR (63 downto 0);
        m_axi_gmem_bias8_0_ARID : OUT STD_LOGIC_VECTOR (0 downto 0);
        m_axi_gmem_bias8_0_ARLEN : OUT STD_LOGIC_VECTOR (31 downto 0);
        m_axi_gmem_bias8_0_ARSIZE : OUT STD_LOGIC_VECTOR (2 downto 0);
        m_axi_gmem_bias8_0_ARBURST : OUT STD_LOGIC_VECTOR (1 downto 0);
        m_axi_gmem_bias8_0_ARLOCK : OUT STD_LOGIC_VECTOR (1 downto 0);
        m_axi_gmem_bias8_0_ARCACHE : OUT STD_LOGIC_VECTOR (3 downto 0);
        m_axi_gmem_bias8_0_ARPROT : OUT STD_LOGIC_VECTOR (2 downto 0);
        m_axi_gmem_bias8_0_ARQOS : OUT STD_LOGIC_VECTOR (3 downto 0);
        m_axi_gmem_bias8_0_ARREGION : OUT STD_LOGIC_VECTOR (3 downto 0);
        m_axi_gmem_bias8_0_ARUSER : OUT STD_LOGIC_VECTOR (0 downto 0);
        m_axi_gmem_bias8_0_RVALID : IN STD_LOGIC;
        m_axi_gmem_bias8_0_RREADY : OUT STD_LOGIC;
        m_axi_gmem_bias8_0_RDATA : IN STD_LOGIC_VECTOR (31 downto 0);
        m_axi_gmem_bias8_0_RLAST : IN STD_LOGIC;
        m_axi_gmem_bias8_0_RID : IN STD_LOGIC_VECTOR (0 downto 0);
        m_axi_gmem_bias8_0_RFIFONUM : IN STD_LOGIC_VECTOR (9 downto 0);
        m_axi_gmem_bias8_0_RUSER : IN STD_LOGIC_VECTOR (0 downto 0);
        m_axi_gmem_bias8_0_RRESP : IN STD_LOGIC_VECTOR (1 downto 0);
        m_axi_gmem_bias8_0_BVALID : IN STD_LOGIC;
        m_axi_gmem_bias8_0_BREADY : OUT STD_LOGIC;
        m_axi_gmem_bias8_0_BRESP : IN STD_LOGIC_VECTOR (1 downto 0);
        m_axi_gmem_bias8_0_BID : IN STD_LOGIC_VECTOR (0 downto 0);
        m_axi_gmem_bias8_0_BUSER : IN STD_LOGIC_VECTOR (0 downto 0);
        fc2_bias : IN STD_LOGIC_VECTOR (63 downto 0) );
    end component;


    component ocnn6_net_8_layer_pipeline_fifo_w1085_d1024_A_x IS
    port (
        clk : IN STD_LOGIC;
        reset : IN STD_LOGIC;
        if_read_ce : IN STD_LOGIC;
        if_write_ce : IN STD_LOGIC;
        if_din : IN STD_LOGIC_VECTOR (1084 downto 0);
        if_full_n : OUT STD_LOGIC;
        if_write : IN STD_LOGIC;
        if_dout : OUT STD_LOGIC_VECTOR (1084 downto 0);
        if_empty_n : OUT STD_LOGIC;
        if_read : IN STD_LOGIC );
    end component;



begin
    grp_ocnn6_assembly_line_8_layers_fu_611 : component ocnn6_net_8_layer_pipeline_ocnn6_assembly_line_8_layers
    port map (
        ap_clk => ap_clk,
        ap_rst => ap_rst,
        ap_start => grp_ocnn6_assembly_line_8_layers_fu_611_ap_start,
        ap_done => grp_ocnn6_assembly_line_8_layers_fu_611_ap_done,
        ap_idle => grp_ocnn6_assembly_line_8_layers_fu_611_ap_idle,
        ap_ready => grp_ocnn6_assembly_line_8_layers_fu_611_ap_ready,
        initial_stream_dout => initial_stream_i_dout,
        initial_stream_empty_n => initial_stream_i_empty_n,
        initial_stream_read => grp_ocnn6_assembly_line_8_layers_fu_611_initial_stream_read,
        layer_pipeline_streams_8_din => grp_ocnn6_assembly_line_8_layers_fu_611_layer_pipeline_streams_8_din,
        layer_pipeline_streams_8_full_n => layer_pipeline_streams_8_full_n,
        layer_pipeline_streams_8_write => grp_ocnn6_assembly_line_8_layers_fu_611_layer_pipeline_streams_8_write,
        layer_pipeline_streams_8_num_data_valid => ap_const_lv11_0,
        layer_pipeline_streams_8_fifo_cap => ap_const_lv11_0,
        m_axi_gmem_weights1_0_AWVALID => grp_ocnn6_assembly_line_8_layers_fu_611_m_axi_gmem_weights1_0_AWVALID,
        m_axi_gmem_weights1_0_AWREADY => ap_const_logic_0,
        m_axi_gmem_weights1_0_AWADDR => grp_ocnn6_assembly_line_8_layers_fu_611_m_axi_gmem_weights1_0_AWADDR,
        m_axi_gmem_weights1_0_AWID => grp_ocnn6_assembly_line_8_layers_fu_611_m_axi_gmem_weights1_0_AWID,
        m_axi_gmem_weights1_0_AWLEN => grp_ocnn6_assembly_line_8_layers_fu_611_m_axi_gmem_weights1_0_AWLEN,
        m_axi_gmem_weights1_0_AWSIZE => grp_ocnn6_assembly_line_8_layers_fu_611_m_axi_gmem_weights1_0_AWSIZE,
        m_axi_gmem_weights1_0_AWBURST => grp_ocnn6_assembly_line_8_layers_fu_611_m_axi_gmem_weights1_0_AWBURST,
        m_axi_gmem_weights1_0_AWLOCK => grp_ocnn6_assembly_line_8_layers_fu_611_m_axi_gmem_weights1_0_AWLOCK,
        m_axi_gmem_weights1_0_AWCACHE => grp_ocnn6_assembly_line_8_layers_fu_611_m_axi_gmem_weights1_0_AWCACHE,
        m_axi_gmem_weights1_0_AWPROT => grp_ocnn6_assembly_line_8_layers_fu_611_m_axi_gmem_weights1_0_AWPROT,
        m_axi_gmem_weights1_0_AWQOS => grp_ocnn6_assembly_line_8_layers_fu_611_m_axi_gmem_weights1_0_AWQOS,
        m_axi_gmem_weights1_0_AWREGION => grp_ocnn6_assembly_line_8_layers_fu_611_m_axi_gmem_weights1_0_AWREGION,
        m_axi_gmem_weights1_0_AWUSER => grp_ocnn6_assembly_line_8_layers_fu_611_m_axi_gmem_weights1_0_AWUSER,
        m_axi_gmem_weights1_0_WVALID => grp_ocnn6_assembly_line_8_layers_fu_611_m_axi_gmem_weights1_0_WVALID,
        m_axi_gmem_weights1_0_WREADY => ap_const_logic_0,
        m_axi_gmem_weights1_0_WDATA => grp_ocnn6_assembly_line_8_layers_fu_611_m_axi_gmem_weights1_0_WDATA,
        m_axi_gmem_weights1_0_WSTRB => grp_ocnn6_assembly_line_8_layers_fu_611_m_axi_gmem_weights1_0_WSTRB,
        m_axi_gmem_weights1_0_WLAST => grp_ocnn6_assembly_line_8_layers_fu_611_m_axi_gmem_weights1_0_WLAST,
        m_axi_gmem_weights1_0_WID => grp_ocnn6_assembly_line_8_layers_fu_611_m_axi_gmem_weights1_0_WID,
        m_axi_gmem_weights1_0_WUSER => grp_ocnn6_assembly_line_8_layers_fu_611_m_axi_gmem_weights1_0_WUSER,
        m_axi_gmem_weights1_0_ARVALID => grp_ocnn6_assembly_line_8_layers_fu_611_m_axi_gmem_weights1_0_ARVALID,
        m_axi_gmem_weights1_0_ARREADY => m_axi_gmem_weights1_0_ARREADY,
        m_axi_gmem_weights1_0_ARADDR => grp_ocnn6_assembly_line_8_layers_fu_611_m_axi_gmem_weights1_0_ARADDR,
        m_axi_gmem_weights1_0_ARID => grp_ocnn6_assembly_line_8_layers_fu_611_m_axi_gmem_weights1_0_ARID,
        m_axi_gmem_weights1_0_ARLEN => grp_ocnn6_assembly_line_8_layers_fu_611_m_axi_gmem_weights1_0_ARLEN,
        m_axi_gmem_weights1_0_ARSIZE => grp_ocnn6_assembly_line_8_layers_fu_611_m_axi_gmem_weights1_0_ARSIZE,
        m_axi_gmem_weights1_0_ARBURST => grp_ocnn6_assembly_line_8_layers_fu_611_m_axi_gmem_weights1_0_ARBURST,
        m_axi_gmem_weights1_0_ARLOCK => grp_ocnn6_assembly_line_8_layers_fu_611_m_axi_gmem_weights1_0_ARLOCK,
        m_axi_gmem_weights1_0_ARCACHE => grp_ocnn6_assembly_line_8_layers_fu_611_m_axi_gmem_weights1_0_ARCACHE,
        m_axi_gmem_weights1_0_ARPROT => grp_ocnn6_assembly_line_8_layers_fu_611_m_axi_gmem_weights1_0_ARPROT,
        m_axi_gmem_weights1_0_ARQOS => grp_ocnn6_assembly_line_8_layers_fu_611_m_axi_gmem_weights1_0_ARQOS,
        m_axi_gmem_weights1_0_ARREGION => grp_ocnn6_assembly_line_8_layers_fu_611_m_axi_gmem_weights1_0_ARREGION,
        m_axi_gmem_weights1_0_ARUSER => grp_ocnn6_assembly_line_8_layers_fu_611_m_axi_gmem_weights1_0_ARUSER,
        m_axi_gmem_weights1_0_RVALID => m_axi_gmem_weights1_0_RVALID,
        m_axi_gmem_weights1_0_RREADY => grp_ocnn6_assembly_line_8_layers_fu_611_m_axi_gmem_weights1_0_RREADY,
        m_axi_gmem_weights1_0_RDATA => m_axi_gmem_weights1_0_RDATA,
        m_axi_gmem_weights1_0_RLAST => m_axi_gmem_weights1_0_RLAST,
        m_axi_gmem_weights1_0_RID => m_axi_gmem_weights1_0_RID,
        m_axi_gmem_weights1_0_RFIFONUM => m_axi_gmem_weights1_0_RFIFONUM,
        m_axi_gmem_weights1_0_RUSER => m_axi_gmem_weights1_0_RUSER,
        m_axi_gmem_weights1_0_RRESP => m_axi_gmem_weights1_0_RRESP,
        m_axi_gmem_weights1_0_BVALID => ap_const_logic_0,
        m_axi_gmem_weights1_0_BREADY => grp_ocnn6_assembly_line_8_layers_fu_611_m_axi_gmem_weights1_0_BREADY,
        m_axi_gmem_weights1_0_BRESP => ap_const_lv2_0,
        m_axi_gmem_weights1_0_BID => ap_const_lv1_0,
        m_axi_gmem_weights1_0_BUSER => ap_const_lv1_0,
        conv1_weights => conv1_weights_read_reg_1181,
        m_axi_gmem_weights2_0_AWVALID => grp_ocnn6_assembly_line_8_layers_fu_611_m_axi_gmem_weights2_0_AWVALID,
        m_axi_gmem_weights2_0_AWREADY => ap_const_logic_0,
        m_axi_gmem_weights2_0_AWADDR => grp_ocnn6_assembly_line_8_layers_fu_611_m_axi_gmem_weights2_0_AWADDR,
        m_axi_gmem_weights2_0_AWID => grp_ocnn6_assembly_line_8_layers_fu_611_m_axi_gmem_weights2_0_AWID,
        m_axi_gmem_weights2_0_AWLEN => grp_ocnn6_assembly_line_8_layers_fu_611_m_axi_gmem_weights2_0_AWLEN,
        m_axi_gmem_weights2_0_AWSIZE => grp_ocnn6_assembly_line_8_layers_fu_611_m_axi_gmem_weights2_0_AWSIZE,
        m_axi_gmem_weights2_0_AWBURST => grp_ocnn6_assembly_line_8_layers_fu_611_m_axi_gmem_weights2_0_AWBURST,
        m_axi_gmem_weights2_0_AWLOCK => grp_ocnn6_assembly_line_8_layers_fu_611_m_axi_gmem_weights2_0_AWLOCK,
        m_axi_gmem_weights2_0_AWCACHE => grp_ocnn6_assembly_line_8_layers_fu_611_m_axi_gmem_weights2_0_AWCACHE,
        m_axi_gmem_weights2_0_AWPROT => grp_ocnn6_assembly_line_8_layers_fu_611_m_axi_gmem_weights2_0_AWPROT,
        m_axi_gmem_weights2_0_AWQOS => grp_ocnn6_assembly_line_8_layers_fu_611_m_axi_gmem_weights2_0_AWQOS,
        m_axi_gmem_weights2_0_AWREGION => grp_ocnn6_assembly_line_8_layers_fu_611_m_axi_gmem_weights2_0_AWREGION,
        m_axi_gmem_weights2_0_AWUSER => grp_ocnn6_assembly_line_8_layers_fu_611_m_axi_gmem_weights2_0_AWUSER,
        m_axi_gmem_weights2_0_WVALID => grp_ocnn6_assembly_line_8_layers_fu_611_m_axi_gmem_weights2_0_WVALID,
        m_axi_gmem_weights2_0_WREADY => ap_const_logic_0,
        m_axi_gmem_weights2_0_WDATA => grp_ocnn6_assembly_line_8_layers_fu_611_m_axi_gmem_weights2_0_WDATA,
        m_axi_gmem_weights2_0_WSTRB => grp_ocnn6_assembly_line_8_layers_fu_611_m_axi_gmem_weights2_0_WSTRB,
        m_axi_gmem_weights2_0_WLAST => grp_ocnn6_assembly_line_8_layers_fu_611_m_axi_gmem_weights2_0_WLAST,
        m_axi_gmem_weights2_0_WID => grp_ocnn6_assembly_line_8_layers_fu_611_m_axi_gmem_weights2_0_WID,
        m_axi_gmem_weights2_0_WUSER => grp_ocnn6_assembly_line_8_layers_fu_611_m_axi_gmem_weights2_0_WUSER,
        m_axi_gmem_weights2_0_ARVALID => grp_ocnn6_assembly_line_8_layers_fu_611_m_axi_gmem_weights2_0_ARVALID,
        m_axi_gmem_weights2_0_ARREADY => m_axi_gmem_weights2_0_ARREADY,
        m_axi_gmem_weights2_0_ARADDR => grp_ocnn6_assembly_line_8_layers_fu_611_m_axi_gmem_weights2_0_ARADDR,
        m_axi_gmem_weights2_0_ARID => grp_ocnn6_assembly_line_8_layers_fu_611_m_axi_gmem_weights2_0_ARID,
        m_axi_gmem_weights2_0_ARLEN => grp_ocnn6_assembly_line_8_layers_fu_611_m_axi_gmem_weights2_0_ARLEN,
        m_axi_gmem_weights2_0_ARSIZE => grp_ocnn6_assembly_line_8_layers_fu_611_m_axi_gmem_weights2_0_ARSIZE,
        m_axi_gmem_weights2_0_ARBURST => grp_ocnn6_assembly_line_8_layers_fu_611_m_axi_gmem_weights2_0_ARBURST,
        m_axi_gmem_weights2_0_ARLOCK => grp_ocnn6_assembly_line_8_layers_fu_611_m_axi_gmem_weights2_0_ARLOCK,
        m_axi_gmem_weights2_0_ARCACHE => grp_ocnn6_assembly_line_8_layers_fu_611_m_axi_gmem_weights2_0_ARCACHE,
        m_axi_gmem_weights2_0_ARPROT => grp_ocnn6_assembly_line_8_layers_fu_611_m_axi_gmem_weights2_0_ARPROT,
        m_axi_gmem_weights2_0_ARQOS => grp_ocnn6_assembly_line_8_layers_fu_611_m_axi_gmem_weights2_0_ARQOS,
        m_axi_gmem_weights2_0_ARREGION => grp_ocnn6_assembly_line_8_layers_fu_611_m_axi_gmem_weights2_0_ARREGION,
        m_axi_gmem_weights2_0_ARUSER => grp_ocnn6_assembly_line_8_layers_fu_611_m_axi_gmem_weights2_0_ARUSER,
        m_axi_gmem_weights2_0_RVALID => m_axi_gmem_weights2_0_RVALID,
        m_axi_gmem_weights2_0_RREADY => grp_ocnn6_assembly_line_8_layers_fu_611_m_axi_gmem_weights2_0_RREADY,
        m_axi_gmem_weights2_0_RDATA => m_axi_gmem_weights2_0_RDATA,
        m_axi_gmem_weights2_0_RLAST => m_axi_gmem_weights2_0_RLAST,
        m_axi_gmem_weights2_0_RID => m_axi_gmem_weights2_0_RID,
        m_axi_gmem_weights2_0_RFIFONUM => m_axi_gmem_weights2_0_RFIFONUM,
        m_axi_gmem_weights2_0_RUSER => m_axi_gmem_weights2_0_RUSER,
        m_axi_gmem_weights2_0_RRESP => m_axi_gmem_weights2_0_RRESP,
        m_axi_gmem_weights2_0_BVALID => ap_const_logic_0,
        m_axi_gmem_weights2_0_BREADY => grp_ocnn6_assembly_line_8_layers_fu_611_m_axi_gmem_weights2_0_BREADY,
        m_axi_gmem_weights2_0_BRESP => ap_const_lv2_0,
        m_axi_gmem_weights2_0_BID => ap_const_lv1_0,
        m_axi_gmem_weights2_0_BUSER => ap_const_lv1_0,
        conv2_weights => conv2_weights_read_reg_1176,
        m_axi_gmem_weights3_0_AWVALID => grp_ocnn6_assembly_line_8_layers_fu_611_m_axi_gmem_weights3_0_AWVALID,
        m_axi_gmem_weights3_0_AWREADY => ap_const_logic_0,
        m_axi_gmem_weights3_0_AWADDR => grp_ocnn6_assembly_line_8_layers_fu_611_m_axi_gmem_weights3_0_AWADDR,
        m_axi_gmem_weights3_0_AWID => grp_ocnn6_assembly_line_8_layers_fu_611_m_axi_gmem_weights3_0_AWID,
        m_axi_gmem_weights3_0_AWLEN => grp_ocnn6_assembly_line_8_layers_fu_611_m_axi_gmem_weights3_0_AWLEN,
        m_axi_gmem_weights3_0_AWSIZE => grp_ocnn6_assembly_line_8_layers_fu_611_m_axi_gmem_weights3_0_AWSIZE,
        m_axi_gmem_weights3_0_AWBURST => grp_ocnn6_assembly_line_8_layers_fu_611_m_axi_gmem_weights3_0_AWBURST,
        m_axi_gmem_weights3_0_AWLOCK => grp_ocnn6_assembly_line_8_layers_fu_611_m_axi_gmem_weights3_0_AWLOCK,
        m_axi_gmem_weights3_0_AWCACHE => grp_ocnn6_assembly_line_8_layers_fu_611_m_axi_gmem_weights3_0_AWCACHE,
        m_axi_gmem_weights3_0_AWPROT => grp_ocnn6_assembly_line_8_layers_fu_611_m_axi_gmem_weights3_0_AWPROT,
        m_axi_gmem_weights3_0_AWQOS => grp_ocnn6_assembly_line_8_layers_fu_611_m_axi_gmem_weights3_0_AWQOS,
        m_axi_gmem_weights3_0_AWREGION => grp_ocnn6_assembly_line_8_layers_fu_611_m_axi_gmem_weights3_0_AWREGION,
        m_axi_gmem_weights3_0_AWUSER => grp_ocnn6_assembly_line_8_layers_fu_611_m_axi_gmem_weights3_0_AWUSER,
        m_axi_gmem_weights3_0_WVALID => grp_ocnn6_assembly_line_8_layers_fu_611_m_axi_gmem_weights3_0_WVALID,
        m_axi_gmem_weights3_0_WREADY => ap_const_logic_0,
        m_axi_gmem_weights3_0_WDATA => grp_ocnn6_assembly_line_8_layers_fu_611_m_axi_gmem_weights3_0_WDATA,
        m_axi_gmem_weights3_0_WSTRB => grp_ocnn6_assembly_line_8_layers_fu_611_m_axi_gmem_weights3_0_WSTRB,
        m_axi_gmem_weights3_0_WLAST => grp_ocnn6_assembly_line_8_layers_fu_611_m_axi_gmem_weights3_0_WLAST,
        m_axi_gmem_weights3_0_WID => grp_ocnn6_assembly_line_8_layers_fu_611_m_axi_gmem_weights3_0_WID,
        m_axi_gmem_weights3_0_WUSER => grp_ocnn6_assembly_line_8_layers_fu_611_m_axi_gmem_weights3_0_WUSER,
        m_axi_gmem_weights3_0_ARVALID => grp_ocnn6_assembly_line_8_layers_fu_611_m_axi_gmem_weights3_0_ARVALID,
        m_axi_gmem_weights3_0_ARREADY => m_axi_gmem_weights3_0_ARREADY,
        m_axi_gmem_weights3_0_ARADDR => grp_ocnn6_assembly_line_8_layers_fu_611_m_axi_gmem_weights3_0_ARADDR,
        m_axi_gmem_weights3_0_ARID => grp_ocnn6_assembly_line_8_layers_fu_611_m_axi_gmem_weights3_0_ARID,
        m_axi_gmem_weights3_0_ARLEN => grp_ocnn6_assembly_line_8_layers_fu_611_m_axi_gmem_weights3_0_ARLEN,
        m_axi_gmem_weights3_0_ARSIZE => grp_ocnn6_assembly_line_8_layers_fu_611_m_axi_gmem_weights3_0_ARSIZE,
        m_axi_gmem_weights3_0_ARBURST => grp_ocnn6_assembly_line_8_layers_fu_611_m_axi_gmem_weights3_0_ARBURST,
        m_axi_gmem_weights3_0_ARLOCK => grp_ocnn6_assembly_line_8_layers_fu_611_m_axi_gmem_weights3_0_ARLOCK,
        m_axi_gmem_weights3_0_ARCACHE => grp_ocnn6_assembly_line_8_layers_fu_611_m_axi_gmem_weights3_0_ARCACHE,
        m_axi_gmem_weights3_0_ARPROT => grp_ocnn6_assembly_line_8_layers_fu_611_m_axi_gmem_weights3_0_ARPROT,
        m_axi_gmem_weights3_0_ARQOS => grp_ocnn6_assembly_line_8_layers_fu_611_m_axi_gmem_weights3_0_ARQOS,
        m_axi_gmem_weights3_0_ARREGION => grp_ocnn6_assembly_line_8_layers_fu_611_m_axi_gmem_weights3_0_ARREGION,
        m_axi_gmem_weights3_0_ARUSER => grp_ocnn6_assembly_line_8_layers_fu_611_m_axi_gmem_weights3_0_ARUSER,
        m_axi_gmem_weights3_0_RVALID => m_axi_gmem_weights3_0_RVALID,
        m_axi_gmem_weights3_0_RREADY => grp_ocnn6_assembly_line_8_layers_fu_611_m_axi_gmem_weights3_0_RREADY,
        m_axi_gmem_weights3_0_RDATA => m_axi_gmem_weights3_0_RDATA,
        m_axi_gmem_weights3_0_RLAST => m_axi_gmem_weights3_0_RLAST,
        m_axi_gmem_weights3_0_RID => m_axi_gmem_weights3_0_RID,
        m_axi_gmem_weights3_0_RFIFONUM => m_axi_gmem_weights3_0_RFIFONUM,
        m_axi_gmem_weights3_0_RUSER => m_axi_gmem_weights3_0_RUSER,
        m_axi_gmem_weights3_0_RRESP => m_axi_gmem_weights3_0_RRESP,
        m_axi_gmem_weights3_0_BVALID => ap_const_logic_0,
        m_axi_gmem_weights3_0_BREADY => grp_ocnn6_assembly_line_8_layers_fu_611_m_axi_gmem_weights3_0_BREADY,
        m_axi_gmem_weights3_0_BRESP => ap_const_lv2_0,
        m_axi_gmem_weights3_0_BID => ap_const_lv1_0,
        m_axi_gmem_weights3_0_BUSER => ap_const_lv1_0,
        conv3_weights => conv3_weights_read_reg_1171,
        m_axi_gmem_weights4_0_AWVALID => grp_ocnn6_assembly_line_8_layers_fu_611_m_axi_gmem_weights4_0_AWVALID,
        m_axi_gmem_weights4_0_AWREADY => ap_const_logic_0,
        m_axi_gmem_weights4_0_AWADDR => grp_ocnn6_assembly_line_8_layers_fu_611_m_axi_gmem_weights4_0_AWADDR,
        m_axi_gmem_weights4_0_AWID => grp_ocnn6_assembly_line_8_layers_fu_611_m_axi_gmem_weights4_0_AWID,
        m_axi_gmem_weights4_0_AWLEN => grp_ocnn6_assembly_line_8_layers_fu_611_m_axi_gmem_weights4_0_AWLEN,
        m_axi_gmem_weights4_0_AWSIZE => grp_ocnn6_assembly_line_8_layers_fu_611_m_axi_gmem_weights4_0_AWSIZE,
        m_axi_gmem_weights4_0_AWBURST => grp_ocnn6_assembly_line_8_layers_fu_611_m_axi_gmem_weights4_0_AWBURST,
        m_axi_gmem_weights4_0_AWLOCK => grp_ocnn6_assembly_line_8_layers_fu_611_m_axi_gmem_weights4_0_AWLOCK,
        m_axi_gmem_weights4_0_AWCACHE => grp_ocnn6_assembly_line_8_layers_fu_611_m_axi_gmem_weights4_0_AWCACHE,
        m_axi_gmem_weights4_0_AWPROT => grp_ocnn6_assembly_line_8_layers_fu_611_m_axi_gmem_weights4_0_AWPROT,
        m_axi_gmem_weights4_0_AWQOS => grp_ocnn6_assembly_line_8_layers_fu_611_m_axi_gmem_weights4_0_AWQOS,
        m_axi_gmem_weights4_0_AWREGION => grp_ocnn6_assembly_line_8_layers_fu_611_m_axi_gmem_weights4_0_AWREGION,
        m_axi_gmem_weights4_0_AWUSER => grp_ocnn6_assembly_line_8_layers_fu_611_m_axi_gmem_weights4_0_AWUSER,
        m_axi_gmem_weights4_0_WVALID => grp_ocnn6_assembly_line_8_layers_fu_611_m_axi_gmem_weights4_0_WVALID,
        m_axi_gmem_weights4_0_WREADY => ap_const_logic_0,
        m_axi_gmem_weights4_0_WDATA => grp_ocnn6_assembly_line_8_layers_fu_611_m_axi_gmem_weights4_0_WDATA,
        m_axi_gmem_weights4_0_WSTRB => grp_ocnn6_assembly_line_8_layers_fu_611_m_axi_gmem_weights4_0_WSTRB,
        m_axi_gmem_weights4_0_WLAST => grp_ocnn6_assembly_line_8_layers_fu_611_m_axi_gmem_weights4_0_WLAST,
        m_axi_gmem_weights4_0_WID => grp_ocnn6_assembly_line_8_layers_fu_611_m_axi_gmem_weights4_0_WID,
        m_axi_gmem_weights4_0_WUSER => grp_ocnn6_assembly_line_8_layers_fu_611_m_axi_gmem_weights4_0_WUSER,
        m_axi_gmem_weights4_0_ARVALID => grp_ocnn6_assembly_line_8_layers_fu_611_m_axi_gmem_weights4_0_ARVALID,
        m_axi_gmem_weights4_0_ARREADY => m_axi_gmem_weights4_0_ARREADY,
        m_axi_gmem_weights4_0_ARADDR => grp_ocnn6_assembly_line_8_layers_fu_611_m_axi_gmem_weights4_0_ARADDR,
        m_axi_gmem_weights4_0_ARID => grp_ocnn6_assembly_line_8_layers_fu_611_m_axi_gmem_weights4_0_ARID,
        m_axi_gmem_weights4_0_ARLEN => grp_ocnn6_assembly_line_8_layers_fu_611_m_axi_gmem_weights4_0_ARLEN,
        m_axi_gmem_weights4_0_ARSIZE => grp_ocnn6_assembly_line_8_layers_fu_611_m_axi_gmem_weights4_0_ARSIZE,
        m_axi_gmem_weights4_0_ARBURST => grp_ocnn6_assembly_line_8_layers_fu_611_m_axi_gmem_weights4_0_ARBURST,
        m_axi_gmem_weights4_0_ARLOCK => grp_ocnn6_assembly_line_8_layers_fu_611_m_axi_gmem_weights4_0_ARLOCK,
        m_axi_gmem_weights4_0_ARCACHE => grp_ocnn6_assembly_line_8_layers_fu_611_m_axi_gmem_weights4_0_ARCACHE,
        m_axi_gmem_weights4_0_ARPROT => grp_ocnn6_assembly_line_8_layers_fu_611_m_axi_gmem_weights4_0_ARPROT,
        m_axi_gmem_weights4_0_ARQOS => grp_ocnn6_assembly_line_8_layers_fu_611_m_axi_gmem_weights4_0_ARQOS,
        m_axi_gmem_weights4_0_ARREGION => grp_ocnn6_assembly_line_8_layers_fu_611_m_axi_gmem_weights4_0_ARREGION,
        m_axi_gmem_weights4_0_ARUSER => grp_ocnn6_assembly_line_8_layers_fu_611_m_axi_gmem_weights4_0_ARUSER,
        m_axi_gmem_weights4_0_RVALID => m_axi_gmem_weights4_0_RVALID,
        m_axi_gmem_weights4_0_RREADY => grp_ocnn6_assembly_line_8_layers_fu_611_m_axi_gmem_weights4_0_RREADY,
        m_axi_gmem_weights4_0_RDATA => m_axi_gmem_weights4_0_RDATA,
        m_axi_gmem_weights4_0_RLAST => m_axi_gmem_weights4_0_RLAST,
        m_axi_gmem_weights4_0_RID => m_axi_gmem_weights4_0_RID,
        m_axi_gmem_weights4_0_RFIFONUM => m_axi_gmem_weights4_0_RFIFONUM,
        m_axi_gmem_weights4_0_RUSER => m_axi_gmem_weights4_0_RUSER,
        m_axi_gmem_weights4_0_RRESP => m_axi_gmem_weights4_0_RRESP,
        m_axi_gmem_weights4_0_BVALID => ap_const_logic_0,
        m_axi_gmem_weights4_0_BREADY => grp_ocnn6_assembly_line_8_layers_fu_611_m_axi_gmem_weights4_0_BREADY,
        m_axi_gmem_weights4_0_BRESP => ap_const_lv2_0,
        m_axi_gmem_weights4_0_BID => ap_const_lv1_0,
        m_axi_gmem_weights4_0_BUSER => ap_const_lv1_0,
        conv4_weights => conv4_weights_read_reg_1166,
        m_axi_gmem_weights5_0_AWVALID => grp_ocnn6_assembly_line_8_layers_fu_611_m_axi_gmem_weights5_0_AWVALID,
        m_axi_gmem_weights5_0_AWREADY => ap_const_logic_0,
        m_axi_gmem_weights5_0_AWADDR => grp_ocnn6_assembly_line_8_layers_fu_611_m_axi_gmem_weights5_0_AWADDR,
        m_axi_gmem_weights5_0_AWID => grp_ocnn6_assembly_line_8_layers_fu_611_m_axi_gmem_weights5_0_AWID,
        m_axi_gmem_weights5_0_AWLEN => grp_ocnn6_assembly_line_8_layers_fu_611_m_axi_gmem_weights5_0_AWLEN,
        m_axi_gmem_weights5_0_AWSIZE => grp_ocnn6_assembly_line_8_layers_fu_611_m_axi_gmem_weights5_0_AWSIZE,
        m_axi_gmem_weights5_0_AWBURST => grp_ocnn6_assembly_line_8_layers_fu_611_m_axi_gmem_weights5_0_AWBURST,
        m_axi_gmem_weights5_0_AWLOCK => grp_ocnn6_assembly_line_8_layers_fu_611_m_axi_gmem_weights5_0_AWLOCK,
        m_axi_gmem_weights5_0_AWCACHE => grp_ocnn6_assembly_line_8_layers_fu_611_m_axi_gmem_weights5_0_AWCACHE,
        m_axi_gmem_weights5_0_AWPROT => grp_ocnn6_assembly_line_8_layers_fu_611_m_axi_gmem_weights5_0_AWPROT,
        m_axi_gmem_weights5_0_AWQOS => grp_ocnn6_assembly_line_8_layers_fu_611_m_axi_gmem_weights5_0_AWQOS,
        m_axi_gmem_weights5_0_AWREGION => grp_ocnn6_assembly_line_8_layers_fu_611_m_axi_gmem_weights5_0_AWREGION,
        m_axi_gmem_weights5_0_AWUSER => grp_ocnn6_assembly_line_8_layers_fu_611_m_axi_gmem_weights5_0_AWUSER,
        m_axi_gmem_weights5_0_WVALID => grp_ocnn6_assembly_line_8_layers_fu_611_m_axi_gmem_weights5_0_WVALID,
        m_axi_gmem_weights5_0_WREADY => ap_const_logic_0,
        m_axi_gmem_weights5_0_WDATA => grp_ocnn6_assembly_line_8_layers_fu_611_m_axi_gmem_weights5_0_WDATA,
        m_axi_gmem_weights5_0_WSTRB => grp_ocnn6_assembly_line_8_layers_fu_611_m_axi_gmem_weights5_0_WSTRB,
        m_axi_gmem_weights5_0_WLAST => grp_ocnn6_assembly_line_8_layers_fu_611_m_axi_gmem_weights5_0_WLAST,
        m_axi_gmem_weights5_0_WID => grp_ocnn6_assembly_line_8_layers_fu_611_m_axi_gmem_weights5_0_WID,
        m_axi_gmem_weights5_0_WUSER => grp_ocnn6_assembly_line_8_layers_fu_611_m_axi_gmem_weights5_0_WUSER,
        m_axi_gmem_weights5_0_ARVALID => grp_ocnn6_assembly_line_8_layers_fu_611_m_axi_gmem_weights5_0_ARVALID,
        m_axi_gmem_weights5_0_ARREADY => m_axi_gmem_weights5_0_ARREADY,
        m_axi_gmem_weights5_0_ARADDR => grp_ocnn6_assembly_line_8_layers_fu_611_m_axi_gmem_weights5_0_ARADDR,
        m_axi_gmem_weights5_0_ARID => grp_ocnn6_assembly_line_8_layers_fu_611_m_axi_gmem_weights5_0_ARID,
        m_axi_gmem_weights5_0_ARLEN => grp_ocnn6_assembly_line_8_layers_fu_611_m_axi_gmem_weights5_0_ARLEN,
        m_axi_gmem_weights5_0_ARSIZE => grp_ocnn6_assembly_line_8_layers_fu_611_m_axi_gmem_weights5_0_ARSIZE,
        m_axi_gmem_weights5_0_ARBURST => grp_ocnn6_assembly_line_8_layers_fu_611_m_axi_gmem_weights5_0_ARBURST,
        m_axi_gmem_weights5_0_ARLOCK => grp_ocnn6_assembly_line_8_layers_fu_611_m_axi_gmem_weights5_0_ARLOCK,
        m_axi_gmem_weights5_0_ARCACHE => grp_ocnn6_assembly_line_8_layers_fu_611_m_axi_gmem_weights5_0_ARCACHE,
        m_axi_gmem_weights5_0_ARPROT => grp_ocnn6_assembly_line_8_layers_fu_611_m_axi_gmem_weights5_0_ARPROT,
        m_axi_gmem_weights5_0_ARQOS => grp_ocnn6_assembly_line_8_layers_fu_611_m_axi_gmem_weights5_0_ARQOS,
        m_axi_gmem_weights5_0_ARREGION => grp_ocnn6_assembly_line_8_layers_fu_611_m_axi_gmem_weights5_0_ARREGION,
        m_axi_gmem_weights5_0_ARUSER => grp_ocnn6_assembly_line_8_layers_fu_611_m_axi_gmem_weights5_0_ARUSER,
        m_axi_gmem_weights5_0_RVALID => m_axi_gmem_weights5_0_RVALID,
        m_axi_gmem_weights5_0_RREADY => grp_ocnn6_assembly_line_8_layers_fu_611_m_axi_gmem_weights5_0_RREADY,
        m_axi_gmem_weights5_0_RDATA => m_axi_gmem_weights5_0_RDATA,
        m_axi_gmem_weights5_0_RLAST => m_axi_gmem_weights5_0_RLAST,
        m_axi_gmem_weights5_0_RID => m_axi_gmem_weights5_0_RID,
        m_axi_gmem_weights5_0_RFIFONUM => m_axi_gmem_weights5_0_RFIFONUM,
        m_axi_gmem_weights5_0_RUSER => m_axi_gmem_weights5_0_RUSER,
        m_axi_gmem_weights5_0_RRESP => m_axi_gmem_weights5_0_RRESP,
        m_axi_gmem_weights5_0_BVALID => ap_const_logic_0,
        m_axi_gmem_weights5_0_BREADY => grp_ocnn6_assembly_line_8_layers_fu_611_m_axi_gmem_weights5_0_BREADY,
        m_axi_gmem_weights5_0_BRESP => ap_const_lv2_0,
        m_axi_gmem_weights5_0_BID => ap_const_lv1_0,
        m_axi_gmem_weights5_0_BUSER => ap_const_lv1_0,
        conv5_weights => conv5_weights_read_reg_1161,
        m_axi_gmem_weights6_0_AWVALID => grp_ocnn6_assembly_line_8_layers_fu_611_m_axi_gmem_weights6_0_AWVALID,
        m_axi_gmem_weights6_0_AWREADY => ap_const_logic_0,
        m_axi_gmem_weights6_0_AWADDR => grp_ocnn6_assembly_line_8_layers_fu_611_m_axi_gmem_weights6_0_AWADDR,
        m_axi_gmem_weights6_0_AWID => grp_ocnn6_assembly_line_8_layers_fu_611_m_axi_gmem_weights6_0_AWID,
        m_axi_gmem_weights6_0_AWLEN => grp_ocnn6_assembly_line_8_layers_fu_611_m_axi_gmem_weights6_0_AWLEN,
        m_axi_gmem_weights6_0_AWSIZE => grp_ocnn6_assembly_line_8_layers_fu_611_m_axi_gmem_weights6_0_AWSIZE,
        m_axi_gmem_weights6_0_AWBURST => grp_ocnn6_assembly_line_8_layers_fu_611_m_axi_gmem_weights6_0_AWBURST,
        m_axi_gmem_weights6_0_AWLOCK => grp_ocnn6_assembly_line_8_layers_fu_611_m_axi_gmem_weights6_0_AWLOCK,
        m_axi_gmem_weights6_0_AWCACHE => grp_ocnn6_assembly_line_8_layers_fu_611_m_axi_gmem_weights6_0_AWCACHE,
        m_axi_gmem_weights6_0_AWPROT => grp_ocnn6_assembly_line_8_layers_fu_611_m_axi_gmem_weights6_0_AWPROT,
        m_axi_gmem_weights6_0_AWQOS => grp_ocnn6_assembly_line_8_layers_fu_611_m_axi_gmem_weights6_0_AWQOS,
        m_axi_gmem_weights6_0_AWREGION => grp_ocnn6_assembly_line_8_layers_fu_611_m_axi_gmem_weights6_0_AWREGION,
        m_axi_gmem_weights6_0_AWUSER => grp_ocnn6_assembly_line_8_layers_fu_611_m_axi_gmem_weights6_0_AWUSER,
        m_axi_gmem_weights6_0_WVALID => grp_ocnn6_assembly_line_8_layers_fu_611_m_axi_gmem_weights6_0_WVALID,
        m_axi_gmem_weights6_0_WREADY => ap_const_logic_0,
        m_axi_gmem_weights6_0_WDATA => grp_ocnn6_assembly_line_8_layers_fu_611_m_axi_gmem_weights6_0_WDATA,
        m_axi_gmem_weights6_0_WSTRB => grp_ocnn6_assembly_line_8_layers_fu_611_m_axi_gmem_weights6_0_WSTRB,
        m_axi_gmem_weights6_0_WLAST => grp_ocnn6_assembly_line_8_layers_fu_611_m_axi_gmem_weights6_0_WLAST,
        m_axi_gmem_weights6_0_WID => grp_ocnn6_assembly_line_8_layers_fu_611_m_axi_gmem_weights6_0_WID,
        m_axi_gmem_weights6_0_WUSER => grp_ocnn6_assembly_line_8_layers_fu_611_m_axi_gmem_weights6_0_WUSER,
        m_axi_gmem_weights6_0_ARVALID => grp_ocnn6_assembly_line_8_layers_fu_611_m_axi_gmem_weights6_0_ARVALID,
        m_axi_gmem_weights6_0_ARREADY => m_axi_gmem_weights6_0_ARREADY,
        m_axi_gmem_weights6_0_ARADDR => grp_ocnn6_assembly_line_8_layers_fu_611_m_axi_gmem_weights6_0_ARADDR,
        m_axi_gmem_weights6_0_ARID => grp_ocnn6_assembly_line_8_layers_fu_611_m_axi_gmem_weights6_0_ARID,
        m_axi_gmem_weights6_0_ARLEN => grp_ocnn6_assembly_line_8_layers_fu_611_m_axi_gmem_weights6_0_ARLEN,
        m_axi_gmem_weights6_0_ARSIZE => grp_ocnn6_assembly_line_8_layers_fu_611_m_axi_gmem_weights6_0_ARSIZE,
        m_axi_gmem_weights6_0_ARBURST => grp_ocnn6_assembly_line_8_layers_fu_611_m_axi_gmem_weights6_0_ARBURST,
        m_axi_gmem_weights6_0_ARLOCK => grp_ocnn6_assembly_line_8_layers_fu_611_m_axi_gmem_weights6_0_ARLOCK,
        m_axi_gmem_weights6_0_ARCACHE => grp_ocnn6_assembly_line_8_layers_fu_611_m_axi_gmem_weights6_0_ARCACHE,
        m_axi_gmem_weights6_0_ARPROT => grp_ocnn6_assembly_line_8_layers_fu_611_m_axi_gmem_weights6_0_ARPROT,
        m_axi_gmem_weights6_0_ARQOS => grp_ocnn6_assembly_line_8_layers_fu_611_m_axi_gmem_weights6_0_ARQOS,
        m_axi_gmem_weights6_0_ARREGION => grp_ocnn6_assembly_line_8_layers_fu_611_m_axi_gmem_weights6_0_ARREGION,
        m_axi_gmem_weights6_0_ARUSER => grp_ocnn6_assembly_line_8_layers_fu_611_m_axi_gmem_weights6_0_ARUSER,
        m_axi_gmem_weights6_0_RVALID => m_axi_gmem_weights6_0_RVALID,
        m_axi_gmem_weights6_0_RREADY => grp_ocnn6_assembly_line_8_layers_fu_611_m_axi_gmem_weights6_0_RREADY,
        m_axi_gmem_weights6_0_RDATA => m_axi_gmem_weights6_0_RDATA,
        m_axi_gmem_weights6_0_RLAST => m_axi_gmem_weights6_0_RLAST,
        m_axi_gmem_weights6_0_RID => m_axi_gmem_weights6_0_RID,
        m_axi_gmem_weights6_0_RFIFONUM => m_axi_gmem_weights6_0_RFIFONUM,
        m_axi_gmem_weights6_0_RUSER => m_axi_gmem_weights6_0_RUSER,
        m_axi_gmem_weights6_0_RRESP => m_axi_gmem_weights6_0_RRESP,
        m_axi_gmem_weights6_0_BVALID => ap_const_logic_0,
        m_axi_gmem_weights6_0_BREADY => grp_ocnn6_assembly_line_8_layers_fu_611_m_axi_gmem_weights6_0_BREADY,
        m_axi_gmem_weights6_0_BRESP => ap_const_lv2_0,
        m_axi_gmem_weights6_0_BID => ap_const_lv1_0,
        m_axi_gmem_weights6_0_BUSER => ap_const_lv1_0,
        conv6_weights => conv6_weights_read_reg_1156,
        m_axi_gmem_weights7_0_AWVALID => grp_ocnn6_assembly_line_8_layers_fu_611_m_axi_gmem_weights7_0_AWVALID,
        m_axi_gmem_weights7_0_AWREADY => ap_const_logic_0,
        m_axi_gmem_weights7_0_AWADDR => grp_ocnn6_assembly_line_8_layers_fu_611_m_axi_gmem_weights7_0_AWADDR,
        m_axi_gmem_weights7_0_AWID => grp_ocnn6_assembly_line_8_layers_fu_611_m_axi_gmem_weights7_0_AWID,
        m_axi_gmem_weights7_0_AWLEN => grp_ocnn6_assembly_line_8_layers_fu_611_m_axi_gmem_weights7_0_AWLEN,
        m_axi_gmem_weights7_0_AWSIZE => grp_ocnn6_assembly_line_8_layers_fu_611_m_axi_gmem_weights7_0_AWSIZE,
        m_axi_gmem_weights7_0_AWBURST => grp_ocnn6_assembly_line_8_layers_fu_611_m_axi_gmem_weights7_0_AWBURST,
        m_axi_gmem_weights7_0_AWLOCK => grp_ocnn6_assembly_line_8_layers_fu_611_m_axi_gmem_weights7_0_AWLOCK,
        m_axi_gmem_weights7_0_AWCACHE => grp_ocnn6_assembly_line_8_layers_fu_611_m_axi_gmem_weights7_0_AWCACHE,
        m_axi_gmem_weights7_0_AWPROT => grp_ocnn6_assembly_line_8_layers_fu_611_m_axi_gmem_weights7_0_AWPROT,
        m_axi_gmem_weights7_0_AWQOS => grp_ocnn6_assembly_line_8_layers_fu_611_m_axi_gmem_weights7_0_AWQOS,
        m_axi_gmem_weights7_0_AWREGION => grp_ocnn6_assembly_line_8_layers_fu_611_m_axi_gmem_weights7_0_AWREGION,
        m_axi_gmem_weights7_0_AWUSER => grp_ocnn6_assembly_line_8_layers_fu_611_m_axi_gmem_weights7_0_AWUSER,
        m_axi_gmem_weights7_0_WVALID => grp_ocnn6_assembly_line_8_layers_fu_611_m_axi_gmem_weights7_0_WVALID,
        m_axi_gmem_weights7_0_WREADY => ap_const_logic_0,
        m_axi_gmem_weights7_0_WDATA => grp_ocnn6_assembly_line_8_layers_fu_611_m_axi_gmem_weights7_0_WDATA,
        m_axi_gmem_weights7_0_WSTRB => grp_ocnn6_assembly_line_8_layers_fu_611_m_axi_gmem_weights7_0_WSTRB,
        m_axi_gmem_weights7_0_WLAST => grp_ocnn6_assembly_line_8_layers_fu_611_m_axi_gmem_weights7_0_WLAST,
        m_axi_gmem_weights7_0_WID => grp_ocnn6_assembly_line_8_layers_fu_611_m_axi_gmem_weights7_0_WID,
        m_axi_gmem_weights7_0_WUSER => grp_ocnn6_assembly_line_8_layers_fu_611_m_axi_gmem_weights7_0_WUSER,
        m_axi_gmem_weights7_0_ARVALID => grp_ocnn6_assembly_line_8_layers_fu_611_m_axi_gmem_weights7_0_ARVALID,
        m_axi_gmem_weights7_0_ARREADY => m_axi_gmem_weights7_0_ARREADY,
        m_axi_gmem_weights7_0_ARADDR => grp_ocnn6_assembly_line_8_layers_fu_611_m_axi_gmem_weights7_0_ARADDR,
        m_axi_gmem_weights7_0_ARID => grp_ocnn6_assembly_line_8_layers_fu_611_m_axi_gmem_weights7_0_ARID,
        m_axi_gmem_weights7_0_ARLEN => grp_ocnn6_assembly_line_8_layers_fu_611_m_axi_gmem_weights7_0_ARLEN,
        m_axi_gmem_weights7_0_ARSIZE => grp_ocnn6_assembly_line_8_layers_fu_611_m_axi_gmem_weights7_0_ARSIZE,
        m_axi_gmem_weights7_0_ARBURST => grp_ocnn6_assembly_line_8_layers_fu_611_m_axi_gmem_weights7_0_ARBURST,
        m_axi_gmem_weights7_0_ARLOCK => grp_ocnn6_assembly_line_8_layers_fu_611_m_axi_gmem_weights7_0_ARLOCK,
        m_axi_gmem_weights7_0_ARCACHE => grp_ocnn6_assembly_line_8_layers_fu_611_m_axi_gmem_weights7_0_ARCACHE,
        m_axi_gmem_weights7_0_ARPROT => grp_ocnn6_assembly_line_8_layers_fu_611_m_axi_gmem_weights7_0_ARPROT,
        m_axi_gmem_weights7_0_ARQOS => grp_ocnn6_assembly_line_8_layers_fu_611_m_axi_gmem_weights7_0_ARQOS,
        m_axi_gmem_weights7_0_ARREGION => grp_ocnn6_assembly_line_8_layers_fu_611_m_axi_gmem_weights7_0_ARREGION,
        m_axi_gmem_weights7_0_ARUSER => grp_ocnn6_assembly_line_8_layers_fu_611_m_axi_gmem_weights7_0_ARUSER,
        m_axi_gmem_weights7_0_RVALID => m_axi_gmem_weights7_0_RVALID,
        m_axi_gmem_weights7_0_RREADY => grp_ocnn6_assembly_line_8_layers_fu_611_m_axi_gmem_weights7_0_RREADY,
        m_axi_gmem_weights7_0_RDATA => m_axi_gmem_weights7_0_RDATA,
        m_axi_gmem_weights7_0_RLAST => m_axi_gmem_weights7_0_RLAST,
        m_axi_gmem_weights7_0_RID => m_axi_gmem_weights7_0_RID,
        m_axi_gmem_weights7_0_RFIFONUM => m_axi_gmem_weights7_0_RFIFONUM,
        m_axi_gmem_weights7_0_RUSER => m_axi_gmem_weights7_0_RUSER,
        m_axi_gmem_weights7_0_RRESP => m_axi_gmem_weights7_0_RRESP,
        m_axi_gmem_weights7_0_BVALID => ap_const_logic_0,
        m_axi_gmem_weights7_0_BREADY => grp_ocnn6_assembly_line_8_layers_fu_611_m_axi_gmem_weights7_0_BREADY,
        m_axi_gmem_weights7_0_BRESP => ap_const_lv2_0,
        m_axi_gmem_weights7_0_BID => ap_const_lv1_0,
        m_axi_gmem_weights7_0_BUSER => ap_const_lv1_0,
        fc1_weights => fc1_weights_read_reg_1151,
        m_axi_gmem_weights8_0_AWVALID => grp_ocnn6_assembly_line_8_layers_fu_611_m_axi_gmem_weights8_0_AWVALID,
        m_axi_gmem_weights8_0_AWREADY => ap_const_logic_0,
        m_axi_gmem_weights8_0_AWADDR => grp_ocnn6_assembly_line_8_layers_fu_611_m_axi_gmem_weights8_0_AWADDR,
        m_axi_gmem_weights8_0_AWID => grp_ocnn6_assembly_line_8_layers_fu_611_m_axi_gmem_weights8_0_AWID,
        m_axi_gmem_weights8_0_AWLEN => grp_ocnn6_assembly_line_8_layers_fu_611_m_axi_gmem_weights8_0_AWLEN,
        m_axi_gmem_weights8_0_AWSIZE => grp_ocnn6_assembly_line_8_layers_fu_611_m_axi_gmem_weights8_0_AWSIZE,
        m_axi_gmem_weights8_0_AWBURST => grp_ocnn6_assembly_line_8_layers_fu_611_m_axi_gmem_weights8_0_AWBURST,
        m_axi_gmem_weights8_0_AWLOCK => grp_ocnn6_assembly_line_8_layers_fu_611_m_axi_gmem_weights8_0_AWLOCK,
        m_axi_gmem_weights8_0_AWCACHE => grp_ocnn6_assembly_line_8_layers_fu_611_m_axi_gmem_weights8_0_AWCACHE,
        m_axi_gmem_weights8_0_AWPROT => grp_ocnn6_assembly_line_8_layers_fu_611_m_axi_gmem_weights8_0_AWPROT,
        m_axi_gmem_weights8_0_AWQOS => grp_ocnn6_assembly_line_8_layers_fu_611_m_axi_gmem_weights8_0_AWQOS,
        m_axi_gmem_weights8_0_AWREGION => grp_ocnn6_assembly_line_8_layers_fu_611_m_axi_gmem_weights8_0_AWREGION,
        m_axi_gmem_weights8_0_AWUSER => grp_ocnn6_assembly_line_8_layers_fu_611_m_axi_gmem_weights8_0_AWUSER,
        m_axi_gmem_weights8_0_WVALID => grp_ocnn6_assembly_line_8_layers_fu_611_m_axi_gmem_weights8_0_WVALID,
        m_axi_gmem_weights8_0_WREADY => ap_const_logic_0,
        m_axi_gmem_weights8_0_WDATA => grp_ocnn6_assembly_line_8_layers_fu_611_m_axi_gmem_weights8_0_WDATA,
        m_axi_gmem_weights8_0_WSTRB => grp_ocnn6_assembly_line_8_layers_fu_611_m_axi_gmem_weights8_0_WSTRB,
        m_axi_gmem_weights8_0_WLAST => grp_ocnn6_assembly_line_8_layers_fu_611_m_axi_gmem_weights8_0_WLAST,
        m_axi_gmem_weights8_0_WID => grp_ocnn6_assembly_line_8_layers_fu_611_m_axi_gmem_weights8_0_WID,
        m_axi_gmem_weights8_0_WUSER => grp_ocnn6_assembly_line_8_layers_fu_611_m_axi_gmem_weights8_0_WUSER,
        m_axi_gmem_weights8_0_ARVALID => grp_ocnn6_assembly_line_8_layers_fu_611_m_axi_gmem_weights8_0_ARVALID,
        m_axi_gmem_weights8_0_ARREADY => m_axi_gmem_weights8_0_ARREADY,
        m_axi_gmem_weights8_0_ARADDR => grp_ocnn6_assembly_line_8_layers_fu_611_m_axi_gmem_weights8_0_ARADDR,
        m_axi_gmem_weights8_0_ARID => grp_ocnn6_assembly_line_8_layers_fu_611_m_axi_gmem_weights8_0_ARID,
        m_axi_gmem_weights8_0_ARLEN => grp_ocnn6_assembly_line_8_layers_fu_611_m_axi_gmem_weights8_0_ARLEN,
        m_axi_gmem_weights8_0_ARSIZE => grp_ocnn6_assembly_line_8_layers_fu_611_m_axi_gmem_weights8_0_ARSIZE,
        m_axi_gmem_weights8_0_ARBURST => grp_ocnn6_assembly_line_8_layers_fu_611_m_axi_gmem_weights8_0_ARBURST,
        m_axi_gmem_weights8_0_ARLOCK => grp_ocnn6_assembly_line_8_layers_fu_611_m_axi_gmem_weights8_0_ARLOCK,
        m_axi_gmem_weights8_0_ARCACHE => grp_ocnn6_assembly_line_8_layers_fu_611_m_axi_gmem_weights8_0_ARCACHE,
        m_axi_gmem_weights8_0_ARPROT => grp_ocnn6_assembly_line_8_layers_fu_611_m_axi_gmem_weights8_0_ARPROT,
        m_axi_gmem_weights8_0_ARQOS => grp_ocnn6_assembly_line_8_layers_fu_611_m_axi_gmem_weights8_0_ARQOS,
        m_axi_gmem_weights8_0_ARREGION => grp_ocnn6_assembly_line_8_layers_fu_611_m_axi_gmem_weights8_0_ARREGION,
        m_axi_gmem_weights8_0_ARUSER => grp_ocnn6_assembly_line_8_layers_fu_611_m_axi_gmem_weights8_0_ARUSER,
        m_axi_gmem_weights8_0_RVALID => m_axi_gmem_weights8_0_RVALID,
        m_axi_gmem_weights8_0_RREADY => grp_ocnn6_assembly_line_8_layers_fu_611_m_axi_gmem_weights8_0_RREADY,
        m_axi_gmem_weights8_0_RDATA => m_axi_gmem_weights8_0_RDATA,
        m_axi_gmem_weights8_0_RLAST => m_axi_gmem_weights8_0_RLAST,
        m_axi_gmem_weights8_0_RID => m_axi_gmem_weights8_0_RID,
        m_axi_gmem_weights8_0_RFIFONUM => m_axi_gmem_weights8_0_RFIFONUM,
        m_axi_gmem_weights8_0_RUSER => m_axi_gmem_weights8_0_RUSER,
        m_axi_gmem_weights8_0_RRESP => m_axi_gmem_weights8_0_RRESP,
        m_axi_gmem_weights8_0_BVALID => ap_const_logic_0,
        m_axi_gmem_weights8_0_BREADY => grp_ocnn6_assembly_line_8_layers_fu_611_m_axi_gmem_weights8_0_BREADY,
        m_axi_gmem_weights8_0_BRESP => ap_const_lv2_0,
        m_axi_gmem_weights8_0_BID => ap_const_lv1_0,
        m_axi_gmem_weights8_0_BUSER => ap_const_lv1_0,
        fc2_weights => fc2_weights_read_reg_1146,
        m_axi_gmem_bias1_0_AWVALID => grp_ocnn6_assembly_line_8_layers_fu_611_m_axi_gmem_bias1_0_AWVALID,
        m_axi_gmem_bias1_0_AWREADY => ap_const_logic_0,
        m_axi_gmem_bias1_0_AWADDR => grp_ocnn6_assembly_line_8_layers_fu_611_m_axi_gmem_bias1_0_AWADDR,
        m_axi_gmem_bias1_0_AWID => grp_ocnn6_assembly_line_8_layers_fu_611_m_axi_gmem_bias1_0_AWID,
        m_axi_gmem_bias1_0_AWLEN => grp_ocnn6_assembly_line_8_layers_fu_611_m_axi_gmem_bias1_0_AWLEN,
        m_axi_gmem_bias1_0_AWSIZE => grp_ocnn6_assembly_line_8_layers_fu_611_m_axi_gmem_bias1_0_AWSIZE,
        m_axi_gmem_bias1_0_AWBURST => grp_ocnn6_assembly_line_8_layers_fu_611_m_axi_gmem_bias1_0_AWBURST,
        m_axi_gmem_bias1_0_AWLOCK => grp_ocnn6_assembly_line_8_layers_fu_611_m_axi_gmem_bias1_0_AWLOCK,
        m_axi_gmem_bias1_0_AWCACHE => grp_ocnn6_assembly_line_8_layers_fu_611_m_axi_gmem_bias1_0_AWCACHE,
        m_axi_gmem_bias1_0_AWPROT => grp_ocnn6_assembly_line_8_layers_fu_611_m_axi_gmem_bias1_0_AWPROT,
        m_axi_gmem_bias1_0_AWQOS => grp_ocnn6_assembly_line_8_layers_fu_611_m_axi_gmem_bias1_0_AWQOS,
        m_axi_gmem_bias1_0_AWREGION => grp_ocnn6_assembly_line_8_layers_fu_611_m_axi_gmem_bias1_0_AWREGION,
        m_axi_gmem_bias1_0_AWUSER => grp_ocnn6_assembly_line_8_layers_fu_611_m_axi_gmem_bias1_0_AWUSER,
        m_axi_gmem_bias1_0_WVALID => grp_ocnn6_assembly_line_8_layers_fu_611_m_axi_gmem_bias1_0_WVALID,
        m_axi_gmem_bias1_0_WREADY => ap_const_logic_0,
        m_axi_gmem_bias1_0_WDATA => grp_ocnn6_assembly_line_8_layers_fu_611_m_axi_gmem_bias1_0_WDATA,
        m_axi_gmem_bias1_0_WSTRB => grp_ocnn6_assembly_line_8_layers_fu_611_m_axi_gmem_bias1_0_WSTRB,
        m_axi_gmem_bias1_0_WLAST => grp_ocnn6_assembly_line_8_layers_fu_611_m_axi_gmem_bias1_0_WLAST,
        m_axi_gmem_bias1_0_WID => grp_ocnn6_assembly_line_8_layers_fu_611_m_axi_gmem_bias1_0_WID,
        m_axi_gmem_bias1_0_WUSER => grp_ocnn6_assembly_line_8_layers_fu_611_m_axi_gmem_bias1_0_WUSER,
        m_axi_gmem_bias1_0_ARVALID => grp_ocnn6_assembly_line_8_layers_fu_611_m_axi_gmem_bias1_0_ARVALID,
        m_axi_gmem_bias1_0_ARREADY => m_axi_gmem_bias1_0_ARREADY,
        m_axi_gmem_bias1_0_ARADDR => grp_ocnn6_assembly_line_8_layers_fu_611_m_axi_gmem_bias1_0_ARADDR,
        m_axi_gmem_bias1_0_ARID => grp_ocnn6_assembly_line_8_layers_fu_611_m_axi_gmem_bias1_0_ARID,
        m_axi_gmem_bias1_0_ARLEN => grp_ocnn6_assembly_line_8_layers_fu_611_m_axi_gmem_bias1_0_ARLEN,
        m_axi_gmem_bias1_0_ARSIZE => grp_ocnn6_assembly_line_8_layers_fu_611_m_axi_gmem_bias1_0_ARSIZE,
        m_axi_gmem_bias1_0_ARBURST => grp_ocnn6_assembly_line_8_layers_fu_611_m_axi_gmem_bias1_0_ARBURST,
        m_axi_gmem_bias1_0_ARLOCK => grp_ocnn6_assembly_line_8_layers_fu_611_m_axi_gmem_bias1_0_ARLOCK,
        m_axi_gmem_bias1_0_ARCACHE => grp_ocnn6_assembly_line_8_layers_fu_611_m_axi_gmem_bias1_0_ARCACHE,
        m_axi_gmem_bias1_0_ARPROT => grp_ocnn6_assembly_line_8_layers_fu_611_m_axi_gmem_bias1_0_ARPROT,
        m_axi_gmem_bias1_0_ARQOS => grp_ocnn6_assembly_line_8_layers_fu_611_m_axi_gmem_bias1_0_ARQOS,
        m_axi_gmem_bias1_0_ARREGION => grp_ocnn6_assembly_line_8_layers_fu_611_m_axi_gmem_bias1_0_ARREGION,
        m_axi_gmem_bias1_0_ARUSER => grp_ocnn6_assembly_line_8_layers_fu_611_m_axi_gmem_bias1_0_ARUSER,
        m_axi_gmem_bias1_0_RVALID => m_axi_gmem_bias1_0_RVALID,
        m_axi_gmem_bias1_0_RREADY => grp_ocnn6_assembly_line_8_layers_fu_611_m_axi_gmem_bias1_0_RREADY,
        m_axi_gmem_bias1_0_RDATA => m_axi_gmem_bias1_0_RDATA,
        m_axi_gmem_bias1_0_RLAST => m_axi_gmem_bias1_0_RLAST,
        m_axi_gmem_bias1_0_RID => m_axi_gmem_bias1_0_RID,
        m_axi_gmem_bias1_0_RFIFONUM => m_axi_gmem_bias1_0_RFIFONUM,
        m_axi_gmem_bias1_0_RUSER => m_axi_gmem_bias1_0_RUSER,
        m_axi_gmem_bias1_0_RRESP => m_axi_gmem_bias1_0_RRESP,
        m_axi_gmem_bias1_0_BVALID => ap_const_logic_0,
        m_axi_gmem_bias1_0_BREADY => grp_ocnn6_assembly_line_8_layers_fu_611_m_axi_gmem_bias1_0_BREADY,
        m_axi_gmem_bias1_0_BRESP => ap_const_lv2_0,
        m_axi_gmem_bias1_0_BID => ap_const_lv1_0,
        m_axi_gmem_bias1_0_BUSER => ap_const_lv1_0,
        conv1_bias => conv1_bias_read_reg_1141,
        m_axi_gmem_bias2_0_AWVALID => grp_ocnn6_assembly_line_8_layers_fu_611_m_axi_gmem_bias2_0_AWVALID,
        m_axi_gmem_bias2_0_AWREADY => ap_const_logic_0,
        m_axi_gmem_bias2_0_AWADDR => grp_ocnn6_assembly_line_8_layers_fu_611_m_axi_gmem_bias2_0_AWADDR,
        m_axi_gmem_bias2_0_AWID => grp_ocnn6_assembly_line_8_layers_fu_611_m_axi_gmem_bias2_0_AWID,
        m_axi_gmem_bias2_0_AWLEN => grp_ocnn6_assembly_line_8_layers_fu_611_m_axi_gmem_bias2_0_AWLEN,
        m_axi_gmem_bias2_0_AWSIZE => grp_ocnn6_assembly_line_8_layers_fu_611_m_axi_gmem_bias2_0_AWSIZE,
        m_axi_gmem_bias2_0_AWBURST => grp_ocnn6_assembly_line_8_layers_fu_611_m_axi_gmem_bias2_0_AWBURST,
        m_axi_gmem_bias2_0_AWLOCK => grp_ocnn6_assembly_line_8_layers_fu_611_m_axi_gmem_bias2_0_AWLOCK,
        m_axi_gmem_bias2_0_AWCACHE => grp_ocnn6_assembly_line_8_layers_fu_611_m_axi_gmem_bias2_0_AWCACHE,
        m_axi_gmem_bias2_0_AWPROT => grp_ocnn6_assembly_line_8_layers_fu_611_m_axi_gmem_bias2_0_AWPROT,
        m_axi_gmem_bias2_0_AWQOS => grp_ocnn6_assembly_line_8_layers_fu_611_m_axi_gmem_bias2_0_AWQOS,
        m_axi_gmem_bias2_0_AWREGION => grp_ocnn6_assembly_line_8_layers_fu_611_m_axi_gmem_bias2_0_AWREGION,
        m_axi_gmem_bias2_0_AWUSER => grp_ocnn6_assembly_line_8_layers_fu_611_m_axi_gmem_bias2_0_AWUSER,
        m_axi_gmem_bias2_0_WVALID => grp_ocnn6_assembly_line_8_layers_fu_611_m_axi_gmem_bias2_0_WVALID,
        m_axi_gmem_bias2_0_WREADY => ap_const_logic_0,
        m_axi_gmem_bias2_0_WDATA => grp_ocnn6_assembly_line_8_layers_fu_611_m_axi_gmem_bias2_0_WDATA,
        m_axi_gmem_bias2_0_WSTRB => grp_ocnn6_assembly_line_8_layers_fu_611_m_axi_gmem_bias2_0_WSTRB,
        m_axi_gmem_bias2_0_WLAST => grp_ocnn6_assembly_line_8_layers_fu_611_m_axi_gmem_bias2_0_WLAST,
        m_axi_gmem_bias2_0_WID => grp_ocnn6_assembly_line_8_layers_fu_611_m_axi_gmem_bias2_0_WID,
        m_axi_gmem_bias2_0_WUSER => grp_ocnn6_assembly_line_8_layers_fu_611_m_axi_gmem_bias2_0_WUSER,
        m_axi_gmem_bias2_0_ARVALID => grp_ocnn6_assembly_line_8_layers_fu_611_m_axi_gmem_bias2_0_ARVALID,
        m_axi_gmem_bias2_0_ARREADY => m_axi_gmem_bias2_0_ARREADY,
        m_axi_gmem_bias2_0_ARADDR => grp_ocnn6_assembly_line_8_layers_fu_611_m_axi_gmem_bias2_0_ARADDR,
        m_axi_gmem_bias2_0_ARID => grp_ocnn6_assembly_line_8_layers_fu_611_m_axi_gmem_bias2_0_ARID,
        m_axi_gmem_bias2_0_ARLEN => grp_ocnn6_assembly_line_8_layers_fu_611_m_axi_gmem_bias2_0_ARLEN,
        m_axi_gmem_bias2_0_ARSIZE => grp_ocnn6_assembly_line_8_layers_fu_611_m_axi_gmem_bias2_0_ARSIZE,
        m_axi_gmem_bias2_0_ARBURST => grp_ocnn6_assembly_line_8_layers_fu_611_m_axi_gmem_bias2_0_ARBURST,
        m_axi_gmem_bias2_0_ARLOCK => grp_ocnn6_assembly_line_8_layers_fu_611_m_axi_gmem_bias2_0_ARLOCK,
        m_axi_gmem_bias2_0_ARCACHE => grp_ocnn6_assembly_line_8_layers_fu_611_m_axi_gmem_bias2_0_ARCACHE,
        m_axi_gmem_bias2_0_ARPROT => grp_ocnn6_assembly_line_8_layers_fu_611_m_axi_gmem_bias2_0_ARPROT,
        m_axi_gmem_bias2_0_ARQOS => grp_ocnn6_assembly_line_8_layers_fu_611_m_axi_gmem_bias2_0_ARQOS,
        m_axi_gmem_bias2_0_ARREGION => grp_ocnn6_assembly_line_8_layers_fu_611_m_axi_gmem_bias2_0_ARREGION,
        m_axi_gmem_bias2_0_ARUSER => grp_ocnn6_assembly_line_8_layers_fu_611_m_axi_gmem_bias2_0_ARUSER,
        m_axi_gmem_bias2_0_RVALID => m_axi_gmem_bias2_0_RVALID,
        m_axi_gmem_bias2_0_RREADY => grp_ocnn6_assembly_line_8_layers_fu_611_m_axi_gmem_bias2_0_RREADY,
        m_axi_gmem_bias2_0_RDATA => m_axi_gmem_bias2_0_RDATA,
        m_axi_gmem_bias2_0_RLAST => m_axi_gmem_bias2_0_RLAST,
        m_axi_gmem_bias2_0_RID => m_axi_gmem_bias2_0_RID,
        m_axi_gmem_bias2_0_RFIFONUM => m_axi_gmem_bias2_0_RFIFONUM,
        m_axi_gmem_bias2_0_RUSER => m_axi_gmem_bias2_0_RUSER,
        m_axi_gmem_bias2_0_RRESP => m_axi_gmem_bias2_0_RRESP,
        m_axi_gmem_bias2_0_BVALID => ap_const_logic_0,
        m_axi_gmem_bias2_0_BREADY => grp_ocnn6_assembly_line_8_layers_fu_611_m_axi_gmem_bias2_0_BREADY,
        m_axi_gmem_bias2_0_BRESP => ap_const_lv2_0,
        m_axi_gmem_bias2_0_BID => ap_const_lv1_0,
        m_axi_gmem_bias2_0_BUSER => ap_const_lv1_0,
        conv2_bias => conv2_bias_read_reg_1136,
        m_axi_gmem_bias3_0_AWVALID => grp_ocnn6_assembly_line_8_layers_fu_611_m_axi_gmem_bias3_0_AWVALID,
        m_axi_gmem_bias3_0_AWREADY => ap_const_logic_0,
        m_axi_gmem_bias3_0_AWADDR => grp_ocnn6_assembly_line_8_layers_fu_611_m_axi_gmem_bias3_0_AWADDR,
        m_axi_gmem_bias3_0_AWID => grp_ocnn6_assembly_line_8_layers_fu_611_m_axi_gmem_bias3_0_AWID,
        m_axi_gmem_bias3_0_AWLEN => grp_ocnn6_assembly_line_8_layers_fu_611_m_axi_gmem_bias3_0_AWLEN,
        m_axi_gmem_bias3_0_AWSIZE => grp_ocnn6_assembly_line_8_layers_fu_611_m_axi_gmem_bias3_0_AWSIZE,
        m_axi_gmem_bias3_0_AWBURST => grp_ocnn6_assembly_line_8_layers_fu_611_m_axi_gmem_bias3_0_AWBURST,
        m_axi_gmem_bias3_0_AWLOCK => grp_ocnn6_assembly_line_8_layers_fu_611_m_axi_gmem_bias3_0_AWLOCK,
        m_axi_gmem_bias3_0_AWCACHE => grp_ocnn6_assembly_line_8_layers_fu_611_m_axi_gmem_bias3_0_AWCACHE,
        m_axi_gmem_bias3_0_AWPROT => grp_ocnn6_assembly_line_8_layers_fu_611_m_axi_gmem_bias3_0_AWPROT,
        m_axi_gmem_bias3_0_AWQOS => grp_ocnn6_assembly_line_8_layers_fu_611_m_axi_gmem_bias3_0_AWQOS,
        m_axi_gmem_bias3_0_AWREGION => grp_ocnn6_assembly_line_8_layers_fu_611_m_axi_gmem_bias3_0_AWREGION,
        m_axi_gmem_bias3_0_AWUSER => grp_ocnn6_assembly_line_8_layers_fu_611_m_axi_gmem_bias3_0_AWUSER,
        m_axi_gmem_bias3_0_WVALID => grp_ocnn6_assembly_line_8_layers_fu_611_m_axi_gmem_bias3_0_WVALID,
        m_axi_gmem_bias3_0_WREADY => ap_const_logic_0,
        m_axi_gmem_bias3_0_WDATA => grp_ocnn6_assembly_line_8_layers_fu_611_m_axi_gmem_bias3_0_WDATA,
        m_axi_gmem_bias3_0_WSTRB => grp_ocnn6_assembly_line_8_layers_fu_611_m_axi_gmem_bias3_0_WSTRB,
        m_axi_gmem_bias3_0_WLAST => grp_ocnn6_assembly_line_8_layers_fu_611_m_axi_gmem_bias3_0_WLAST,
        m_axi_gmem_bias3_0_WID => grp_ocnn6_assembly_line_8_layers_fu_611_m_axi_gmem_bias3_0_WID,
        m_axi_gmem_bias3_0_WUSER => grp_ocnn6_assembly_line_8_layers_fu_611_m_axi_gmem_bias3_0_WUSER,
        m_axi_gmem_bias3_0_ARVALID => grp_ocnn6_assembly_line_8_layers_fu_611_m_axi_gmem_bias3_0_ARVALID,
        m_axi_gmem_bias3_0_ARREADY => m_axi_gmem_bias3_0_ARREADY,
        m_axi_gmem_bias3_0_ARADDR => grp_ocnn6_assembly_line_8_layers_fu_611_m_axi_gmem_bias3_0_ARADDR,
        m_axi_gmem_bias3_0_ARID => grp_ocnn6_assembly_line_8_layers_fu_611_m_axi_gmem_bias3_0_ARID,
        m_axi_gmem_bias3_0_ARLEN => grp_ocnn6_assembly_line_8_layers_fu_611_m_axi_gmem_bias3_0_ARLEN,
        m_axi_gmem_bias3_0_ARSIZE => grp_ocnn6_assembly_line_8_layers_fu_611_m_axi_gmem_bias3_0_ARSIZE,
        m_axi_gmem_bias3_0_ARBURST => grp_ocnn6_assembly_line_8_layers_fu_611_m_axi_gmem_bias3_0_ARBURST,
        m_axi_gmem_bias3_0_ARLOCK => grp_ocnn6_assembly_line_8_layers_fu_611_m_axi_gmem_bias3_0_ARLOCK,
        m_axi_gmem_bias3_0_ARCACHE => grp_ocnn6_assembly_line_8_layers_fu_611_m_axi_gmem_bias3_0_ARCACHE,
        m_axi_gmem_bias3_0_ARPROT => grp_ocnn6_assembly_line_8_layers_fu_611_m_axi_gmem_bias3_0_ARPROT,
        m_axi_gmem_bias3_0_ARQOS => grp_ocnn6_assembly_line_8_layers_fu_611_m_axi_gmem_bias3_0_ARQOS,
        m_axi_gmem_bias3_0_ARREGION => grp_ocnn6_assembly_line_8_layers_fu_611_m_axi_gmem_bias3_0_ARREGION,
        m_axi_gmem_bias3_0_ARUSER => grp_ocnn6_assembly_line_8_layers_fu_611_m_axi_gmem_bias3_0_ARUSER,
        m_axi_gmem_bias3_0_RVALID => m_axi_gmem_bias3_0_RVALID,
        m_axi_gmem_bias3_0_RREADY => grp_ocnn6_assembly_line_8_layers_fu_611_m_axi_gmem_bias3_0_RREADY,
        m_axi_gmem_bias3_0_RDATA => m_axi_gmem_bias3_0_RDATA,
        m_axi_gmem_bias3_0_RLAST => m_axi_gmem_bias3_0_RLAST,
        m_axi_gmem_bias3_0_RID => m_axi_gmem_bias3_0_RID,
        m_axi_gmem_bias3_0_RFIFONUM => m_axi_gmem_bias3_0_RFIFONUM,
        m_axi_gmem_bias3_0_RUSER => m_axi_gmem_bias3_0_RUSER,
        m_axi_gmem_bias3_0_RRESP => m_axi_gmem_bias3_0_RRESP,
        m_axi_gmem_bias3_0_BVALID => ap_const_logic_0,
        m_axi_gmem_bias3_0_BREADY => grp_ocnn6_assembly_line_8_layers_fu_611_m_axi_gmem_bias3_0_BREADY,
        m_axi_gmem_bias3_0_BRESP => ap_const_lv2_0,
        m_axi_gmem_bias3_0_BID => ap_const_lv1_0,
        m_axi_gmem_bias3_0_BUSER => ap_const_lv1_0,
        conv3_bias => conv3_bias_read_reg_1131,
        m_axi_gmem_bias4_0_AWVALID => grp_ocnn6_assembly_line_8_layers_fu_611_m_axi_gmem_bias4_0_AWVALID,
        m_axi_gmem_bias4_0_AWREADY => ap_const_logic_0,
        m_axi_gmem_bias4_0_AWADDR => grp_ocnn6_assembly_line_8_layers_fu_611_m_axi_gmem_bias4_0_AWADDR,
        m_axi_gmem_bias4_0_AWID => grp_ocnn6_assembly_line_8_layers_fu_611_m_axi_gmem_bias4_0_AWID,
        m_axi_gmem_bias4_0_AWLEN => grp_ocnn6_assembly_line_8_layers_fu_611_m_axi_gmem_bias4_0_AWLEN,
        m_axi_gmem_bias4_0_AWSIZE => grp_ocnn6_assembly_line_8_layers_fu_611_m_axi_gmem_bias4_0_AWSIZE,
        m_axi_gmem_bias4_0_AWBURST => grp_ocnn6_assembly_line_8_layers_fu_611_m_axi_gmem_bias4_0_AWBURST,
        m_axi_gmem_bias4_0_AWLOCK => grp_ocnn6_assembly_line_8_layers_fu_611_m_axi_gmem_bias4_0_AWLOCK,
        m_axi_gmem_bias4_0_AWCACHE => grp_ocnn6_assembly_line_8_layers_fu_611_m_axi_gmem_bias4_0_AWCACHE,
        m_axi_gmem_bias4_0_AWPROT => grp_ocnn6_assembly_line_8_layers_fu_611_m_axi_gmem_bias4_0_AWPROT,
        m_axi_gmem_bias4_0_AWQOS => grp_ocnn6_assembly_line_8_layers_fu_611_m_axi_gmem_bias4_0_AWQOS,
        m_axi_gmem_bias4_0_AWREGION => grp_ocnn6_assembly_line_8_layers_fu_611_m_axi_gmem_bias4_0_AWREGION,
        m_axi_gmem_bias4_0_AWUSER => grp_ocnn6_assembly_line_8_layers_fu_611_m_axi_gmem_bias4_0_AWUSER,
        m_axi_gmem_bias4_0_WVALID => grp_ocnn6_assembly_line_8_layers_fu_611_m_axi_gmem_bias4_0_WVALID,
        m_axi_gmem_bias4_0_WREADY => ap_const_logic_0,
        m_axi_gmem_bias4_0_WDATA => grp_ocnn6_assembly_line_8_layers_fu_611_m_axi_gmem_bias4_0_WDATA,
        m_axi_gmem_bias4_0_WSTRB => grp_ocnn6_assembly_line_8_layers_fu_611_m_axi_gmem_bias4_0_WSTRB,
        m_axi_gmem_bias4_0_WLAST => grp_ocnn6_assembly_line_8_layers_fu_611_m_axi_gmem_bias4_0_WLAST,
        m_axi_gmem_bias4_0_WID => grp_ocnn6_assembly_line_8_layers_fu_611_m_axi_gmem_bias4_0_WID,
        m_axi_gmem_bias4_0_WUSER => grp_ocnn6_assembly_line_8_layers_fu_611_m_axi_gmem_bias4_0_WUSER,
        m_axi_gmem_bias4_0_ARVALID => grp_ocnn6_assembly_line_8_layers_fu_611_m_axi_gmem_bias4_0_ARVALID,
        m_axi_gmem_bias4_0_ARREADY => m_axi_gmem_bias4_0_ARREADY,
        m_axi_gmem_bias4_0_ARADDR => grp_ocnn6_assembly_line_8_layers_fu_611_m_axi_gmem_bias4_0_ARADDR,
        m_axi_gmem_bias4_0_ARID => grp_ocnn6_assembly_line_8_layers_fu_611_m_axi_gmem_bias4_0_ARID,
        m_axi_gmem_bias4_0_ARLEN => grp_ocnn6_assembly_line_8_layers_fu_611_m_axi_gmem_bias4_0_ARLEN,
        m_axi_gmem_bias4_0_ARSIZE => grp_ocnn6_assembly_line_8_layers_fu_611_m_axi_gmem_bias4_0_ARSIZE,
        m_axi_gmem_bias4_0_ARBURST => grp_ocnn6_assembly_line_8_layers_fu_611_m_axi_gmem_bias4_0_ARBURST,
        m_axi_gmem_bias4_0_ARLOCK => grp_ocnn6_assembly_line_8_layers_fu_611_m_axi_gmem_bias4_0_ARLOCK,
        m_axi_gmem_bias4_0_ARCACHE => grp_ocnn6_assembly_line_8_layers_fu_611_m_axi_gmem_bias4_0_ARCACHE,
        m_axi_gmem_bias4_0_ARPROT => grp_ocnn6_assembly_line_8_layers_fu_611_m_axi_gmem_bias4_0_ARPROT,
        m_axi_gmem_bias4_0_ARQOS => grp_ocnn6_assembly_line_8_layers_fu_611_m_axi_gmem_bias4_0_ARQOS,
        m_axi_gmem_bias4_0_ARREGION => grp_ocnn6_assembly_line_8_layers_fu_611_m_axi_gmem_bias4_0_ARREGION,
        m_axi_gmem_bias4_0_ARUSER => grp_ocnn6_assembly_line_8_layers_fu_611_m_axi_gmem_bias4_0_ARUSER,
        m_axi_gmem_bias4_0_RVALID => m_axi_gmem_bias4_0_RVALID,
        m_axi_gmem_bias4_0_RREADY => grp_ocnn6_assembly_line_8_layers_fu_611_m_axi_gmem_bias4_0_RREADY,
        m_axi_gmem_bias4_0_RDATA => m_axi_gmem_bias4_0_RDATA,
        m_axi_gmem_bias4_0_RLAST => m_axi_gmem_bias4_0_RLAST,
        m_axi_gmem_bias4_0_RID => m_axi_gmem_bias4_0_RID,
        m_axi_gmem_bias4_0_RFIFONUM => m_axi_gmem_bias4_0_RFIFONUM,
        m_axi_gmem_bias4_0_RUSER => m_axi_gmem_bias4_0_RUSER,
        m_axi_gmem_bias4_0_RRESP => m_axi_gmem_bias4_0_RRESP,
        m_axi_gmem_bias4_0_BVALID => ap_const_logic_0,
        m_axi_gmem_bias4_0_BREADY => grp_ocnn6_assembly_line_8_layers_fu_611_m_axi_gmem_bias4_0_BREADY,
        m_axi_gmem_bias4_0_BRESP => ap_const_lv2_0,
        m_axi_gmem_bias4_0_BID => ap_const_lv1_0,
        m_axi_gmem_bias4_0_BUSER => ap_const_lv1_0,
        conv4_bias => conv4_bias_read_reg_1126,
        m_axi_gmem_bias5_0_AWVALID => grp_ocnn6_assembly_line_8_layers_fu_611_m_axi_gmem_bias5_0_AWVALID,
        m_axi_gmem_bias5_0_AWREADY => ap_const_logic_0,
        m_axi_gmem_bias5_0_AWADDR => grp_ocnn6_assembly_line_8_layers_fu_611_m_axi_gmem_bias5_0_AWADDR,
        m_axi_gmem_bias5_0_AWID => grp_ocnn6_assembly_line_8_layers_fu_611_m_axi_gmem_bias5_0_AWID,
        m_axi_gmem_bias5_0_AWLEN => grp_ocnn6_assembly_line_8_layers_fu_611_m_axi_gmem_bias5_0_AWLEN,
        m_axi_gmem_bias5_0_AWSIZE => grp_ocnn6_assembly_line_8_layers_fu_611_m_axi_gmem_bias5_0_AWSIZE,
        m_axi_gmem_bias5_0_AWBURST => grp_ocnn6_assembly_line_8_layers_fu_611_m_axi_gmem_bias5_0_AWBURST,
        m_axi_gmem_bias5_0_AWLOCK => grp_ocnn6_assembly_line_8_layers_fu_611_m_axi_gmem_bias5_0_AWLOCK,
        m_axi_gmem_bias5_0_AWCACHE => grp_ocnn6_assembly_line_8_layers_fu_611_m_axi_gmem_bias5_0_AWCACHE,
        m_axi_gmem_bias5_0_AWPROT => grp_ocnn6_assembly_line_8_layers_fu_611_m_axi_gmem_bias5_0_AWPROT,
        m_axi_gmem_bias5_0_AWQOS => grp_ocnn6_assembly_line_8_layers_fu_611_m_axi_gmem_bias5_0_AWQOS,
        m_axi_gmem_bias5_0_AWREGION => grp_ocnn6_assembly_line_8_layers_fu_611_m_axi_gmem_bias5_0_AWREGION,
        m_axi_gmem_bias5_0_AWUSER => grp_ocnn6_assembly_line_8_layers_fu_611_m_axi_gmem_bias5_0_AWUSER,
        m_axi_gmem_bias5_0_WVALID => grp_ocnn6_assembly_line_8_layers_fu_611_m_axi_gmem_bias5_0_WVALID,
        m_axi_gmem_bias5_0_WREADY => ap_const_logic_0,
        m_axi_gmem_bias5_0_WDATA => grp_ocnn6_assembly_line_8_layers_fu_611_m_axi_gmem_bias5_0_WDATA,
        m_axi_gmem_bias5_0_WSTRB => grp_ocnn6_assembly_line_8_layers_fu_611_m_axi_gmem_bias5_0_WSTRB,
        m_axi_gmem_bias5_0_WLAST => grp_ocnn6_assembly_line_8_layers_fu_611_m_axi_gmem_bias5_0_WLAST,
        m_axi_gmem_bias5_0_WID => grp_ocnn6_assembly_line_8_layers_fu_611_m_axi_gmem_bias5_0_WID,
        m_axi_gmem_bias5_0_WUSER => grp_ocnn6_assembly_line_8_layers_fu_611_m_axi_gmem_bias5_0_WUSER,
        m_axi_gmem_bias5_0_ARVALID => grp_ocnn6_assembly_line_8_layers_fu_611_m_axi_gmem_bias5_0_ARVALID,
        m_axi_gmem_bias5_0_ARREADY => m_axi_gmem_bias5_0_ARREADY,
        m_axi_gmem_bias5_0_ARADDR => grp_ocnn6_assembly_line_8_layers_fu_611_m_axi_gmem_bias5_0_ARADDR,
        m_axi_gmem_bias5_0_ARID => grp_ocnn6_assembly_line_8_layers_fu_611_m_axi_gmem_bias5_0_ARID,
        m_axi_gmem_bias5_0_ARLEN => grp_ocnn6_assembly_line_8_layers_fu_611_m_axi_gmem_bias5_0_ARLEN,
        m_axi_gmem_bias5_0_ARSIZE => grp_ocnn6_assembly_line_8_layers_fu_611_m_axi_gmem_bias5_0_ARSIZE,
        m_axi_gmem_bias5_0_ARBURST => grp_ocnn6_assembly_line_8_layers_fu_611_m_axi_gmem_bias5_0_ARBURST,
        m_axi_gmem_bias5_0_ARLOCK => grp_ocnn6_assembly_line_8_layers_fu_611_m_axi_gmem_bias5_0_ARLOCK,
        m_axi_gmem_bias5_0_ARCACHE => grp_ocnn6_assembly_line_8_layers_fu_611_m_axi_gmem_bias5_0_ARCACHE,
        m_axi_gmem_bias5_0_ARPROT => grp_ocnn6_assembly_line_8_layers_fu_611_m_axi_gmem_bias5_0_ARPROT,
        m_axi_gmem_bias5_0_ARQOS => grp_ocnn6_assembly_line_8_layers_fu_611_m_axi_gmem_bias5_0_ARQOS,
        m_axi_gmem_bias5_0_ARREGION => grp_ocnn6_assembly_line_8_layers_fu_611_m_axi_gmem_bias5_0_ARREGION,
        m_axi_gmem_bias5_0_ARUSER => grp_ocnn6_assembly_line_8_layers_fu_611_m_axi_gmem_bias5_0_ARUSER,
        m_axi_gmem_bias5_0_RVALID => m_axi_gmem_bias5_0_RVALID,
        m_axi_gmem_bias5_0_RREADY => grp_ocnn6_assembly_line_8_layers_fu_611_m_axi_gmem_bias5_0_RREADY,
        m_axi_gmem_bias5_0_RDATA => m_axi_gmem_bias5_0_RDATA,
        m_axi_gmem_bias5_0_RLAST => m_axi_gmem_bias5_0_RLAST,
        m_axi_gmem_bias5_0_RID => m_axi_gmem_bias5_0_RID,
        m_axi_gmem_bias5_0_RFIFONUM => m_axi_gmem_bias5_0_RFIFONUM,
        m_axi_gmem_bias5_0_RUSER => m_axi_gmem_bias5_0_RUSER,
        m_axi_gmem_bias5_0_RRESP => m_axi_gmem_bias5_0_RRESP,
        m_axi_gmem_bias5_0_BVALID => ap_const_logic_0,
        m_axi_gmem_bias5_0_BREADY => grp_ocnn6_assembly_line_8_layers_fu_611_m_axi_gmem_bias5_0_BREADY,
        m_axi_gmem_bias5_0_BRESP => ap_const_lv2_0,
        m_axi_gmem_bias5_0_BID => ap_const_lv1_0,
        m_axi_gmem_bias5_0_BUSER => ap_const_lv1_0,
        conv5_bias => conv5_bias_read_reg_1121,
        m_axi_gmem_bias6_0_AWVALID => grp_ocnn6_assembly_line_8_layers_fu_611_m_axi_gmem_bias6_0_AWVALID,
        m_axi_gmem_bias6_0_AWREADY => ap_const_logic_0,
        m_axi_gmem_bias6_0_AWADDR => grp_ocnn6_assembly_line_8_layers_fu_611_m_axi_gmem_bias6_0_AWADDR,
        m_axi_gmem_bias6_0_AWID => grp_ocnn6_assembly_line_8_layers_fu_611_m_axi_gmem_bias6_0_AWID,
        m_axi_gmem_bias6_0_AWLEN => grp_ocnn6_assembly_line_8_layers_fu_611_m_axi_gmem_bias6_0_AWLEN,
        m_axi_gmem_bias6_0_AWSIZE => grp_ocnn6_assembly_line_8_layers_fu_611_m_axi_gmem_bias6_0_AWSIZE,
        m_axi_gmem_bias6_0_AWBURST => grp_ocnn6_assembly_line_8_layers_fu_611_m_axi_gmem_bias6_0_AWBURST,
        m_axi_gmem_bias6_0_AWLOCK => grp_ocnn6_assembly_line_8_layers_fu_611_m_axi_gmem_bias6_0_AWLOCK,
        m_axi_gmem_bias6_0_AWCACHE => grp_ocnn6_assembly_line_8_layers_fu_611_m_axi_gmem_bias6_0_AWCACHE,
        m_axi_gmem_bias6_0_AWPROT => grp_ocnn6_assembly_line_8_layers_fu_611_m_axi_gmem_bias6_0_AWPROT,
        m_axi_gmem_bias6_0_AWQOS => grp_ocnn6_assembly_line_8_layers_fu_611_m_axi_gmem_bias6_0_AWQOS,
        m_axi_gmem_bias6_0_AWREGION => grp_ocnn6_assembly_line_8_layers_fu_611_m_axi_gmem_bias6_0_AWREGION,
        m_axi_gmem_bias6_0_AWUSER => grp_ocnn6_assembly_line_8_layers_fu_611_m_axi_gmem_bias6_0_AWUSER,
        m_axi_gmem_bias6_0_WVALID => grp_ocnn6_assembly_line_8_layers_fu_611_m_axi_gmem_bias6_0_WVALID,
        m_axi_gmem_bias6_0_WREADY => ap_const_logic_0,
        m_axi_gmem_bias6_0_WDATA => grp_ocnn6_assembly_line_8_layers_fu_611_m_axi_gmem_bias6_0_WDATA,
        m_axi_gmem_bias6_0_WSTRB => grp_ocnn6_assembly_line_8_layers_fu_611_m_axi_gmem_bias6_0_WSTRB,
        m_axi_gmem_bias6_0_WLAST => grp_ocnn6_assembly_line_8_layers_fu_611_m_axi_gmem_bias6_0_WLAST,
        m_axi_gmem_bias6_0_WID => grp_ocnn6_assembly_line_8_layers_fu_611_m_axi_gmem_bias6_0_WID,
        m_axi_gmem_bias6_0_WUSER => grp_ocnn6_assembly_line_8_layers_fu_611_m_axi_gmem_bias6_0_WUSER,
        m_axi_gmem_bias6_0_ARVALID => grp_ocnn6_assembly_line_8_layers_fu_611_m_axi_gmem_bias6_0_ARVALID,
        m_axi_gmem_bias6_0_ARREADY => m_axi_gmem_bias6_0_ARREADY,
        m_axi_gmem_bias6_0_ARADDR => grp_ocnn6_assembly_line_8_layers_fu_611_m_axi_gmem_bias6_0_ARADDR,
        m_axi_gmem_bias6_0_ARID => grp_ocnn6_assembly_line_8_layers_fu_611_m_axi_gmem_bias6_0_ARID,
        m_axi_gmem_bias6_0_ARLEN => grp_ocnn6_assembly_line_8_layers_fu_611_m_axi_gmem_bias6_0_ARLEN,
        m_axi_gmem_bias6_0_ARSIZE => grp_ocnn6_assembly_line_8_layers_fu_611_m_axi_gmem_bias6_0_ARSIZE,
        m_axi_gmem_bias6_0_ARBURST => grp_ocnn6_assembly_line_8_layers_fu_611_m_axi_gmem_bias6_0_ARBURST,
        m_axi_gmem_bias6_0_ARLOCK => grp_ocnn6_assembly_line_8_layers_fu_611_m_axi_gmem_bias6_0_ARLOCK,
        m_axi_gmem_bias6_0_ARCACHE => grp_ocnn6_assembly_line_8_layers_fu_611_m_axi_gmem_bias6_0_ARCACHE,
        m_axi_gmem_bias6_0_ARPROT => grp_ocnn6_assembly_line_8_layers_fu_611_m_axi_gmem_bias6_0_ARPROT,
        m_axi_gmem_bias6_0_ARQOS => grp_ocnn6_assembly_line_8_layers_fu_611_m_axi_gmem_bias6_0_ARQOS,
        m_axi_gmem_bias6_0_ARREGION => grp_ocnn6_assembly_line_8_layers_fu_611_m_axi_gmem_bias6_0_ARREGION,
        m_axi_gmem_bias6_0_ARUSER => grp_ocnn6_assembly_line_8_layers_fu_611_m_axi_gmem_bias6_0_ARUSER,
        m_axi_gmem_bias6_0_RVALID => m_axi_gmem_bias6_0_RVALID,
        m_axi_gmem_bias6_0_RREADY => grp_ocnn6_assembly_line_8_layers_fu_611_m_axi_gmem_bias6_0_RREADY,
        m_axi_gmem_bias6_0_RDATA => m_axi_gmem_bias6_0_RDATA,
        m_axi_gmem_bias6_0_RLAST => m_axi_gmem_bias6_0_RLAST,
        m_axi_gmem_bias6_0_RID => m_axi_gmem_bias6_0_RID,
        m_axi_gmem_bias6_0_RFIFONUM => m_axi_gmem_bias6_0_RFIFONUM,
        m_axi_gmem_bias6_0_RUSER => m_axi_gmem_bias6_0_RUSER,
        m_axi_gmem_bias6_0_RRESP => m_axi_gmem_bias6_0_RRESP,
        m_axi_gmem_bias6_0_BVALID => ap_const_logic_0,
        m_axi_gmem_bias6_0_BREADY => grp_ocnn6_assembly_line_8_layers_fu_611_m_axi_gmem_bias6_0_BREADY,
        m_axi_gmem_bias6_0_BRESP => ap_const_lv2_0,
        m_axi_gmem_bias6_0_BID => ap_const_lv1_0,
        m_axi_gmem_bias6_0_BUSER => ap_const_lv1_0,
        conv6_bias => conv6_bias_read_reg_1116,
        m_axi_gmem_bias7_0_AWVALID => grp_ocnn6_assembly_line_8_layers_fu_611_m_axi_gmem_bias7_0_AWVALID,
        m_axi_gmem_bias7_0_AWREADY => ap_const_logic_0,
        m_axi_gmem_bias7_0_AWADDR => grp_ocnn6_assembly_line_8_layers_fu_611_m_axi_gmem_bias7_0_AWADDR,
        m_axi_gmem_bias7_0_AWID => grp_ocnn6_assembly_line_8_layers_fu_611_m_axi_gmem_bias7_0_AWID,
        m_axi_gmem_bias7_0_AWLEN => grp_ocnn6_assembly_line_8_layers_fu_611_m_axi_gmem_bias7_0_AWLEN,
        m_axi_gmem_bias7_0_AWSIZE => grp_ocnn6_assembly_line_8_layers_fu_611_m_axi_gmem_bias7_0_AWSIZE,
        m_axi_gmem_bias7_0_AWBURST => grp_ocnn6_assembly_line_8_layers_fu_611_m_axi_gmem_bias7_0_AWBURST,
        m_axi_gmem_bias7_0_AWLOCK => grp_ocnn6_assembly_line_8_layers_fu_611_m_axi_gmem_bias7_0_AWLOCK,
        m_axi_gmem_bias7_0_AWCACHE => grp_ocnn6_assembly_line_8_layers_fu_611_m_axi_gmem_bias7_0_AWCACHE,
        m_axi_gmem_bias7_0_AWPROT => grp_ocnn6_assembly_line_8_layers_fu_611_m_axi_gmem_bias7_0_AWPROT,
        m_axi_gmem_bias7_0_AWQOS => grp_ocnn6_assembly_line_8_layers_fu_611_m_axi_gmem_bias7_0_AWQOS,
        m_axi_gmem_bias7_0_AWREGION => grp_ocnn6_assembly_line_8_layers_fu_611_m_axi_gmem_bias7_0_AWREGION,
        m_axi_gmem_bias7_0_AWUSER => grp_ocnn6_assembly_line_8_layers_fu_611_m_axi_gmem_bias7_0_AWUSER,
        m_axi_gmem_bias7_0_WVALID => grp_ocnn6_assembly_line_8_layers_fu_611_m_axi_gmem_bias7_0_WVALID,
        m_axi_gmem_bias7_0_WREADY => ap_const_logic_0,
        m_axi_gmem_bias7_0_WDATA => grp_ocnn6_assembly_line_8_layers_fu_611_m_axi_gmem_bias7_0_WDATA,
        m_axi_gmem_bias7_0_WSTRB => grp_ocnn6_assembly_line_8_layers_fu_611_m_axi_gmem_bias7_0_WSTRB,
        m_axi_gmem_bias7_0_WLAST => grp_ocnn6_assembly_line_8_layers_fu_611_m_axi_gmem_bias7_0_WLAST,
        m_axi_gmem_bias7_0_WID => grp_ocnn6_assembly_line_8_layers_fu_611_m_axi_gmem_bias7_0_WID,
        m_axi_gmem_bias7_0_WUSER => grp_ocnn6_assembly_line_8_layers_fu_611_m_axi_gmem_bias7_0_WUSER,
        m_axi_gmem_bias7_0_ARVALID => grp_ocnn6_assembly_line_8_layers_fu_611_m_axi_gmem_bias7_0_ARVALID,
        m_axi_gmem_bias7_0_ARREADY => m_axi_gmem_bias7_0_ARREADY,
        m_axi_gmem_bias7_0_ARADDR => grp_ocnn6_assembly_line_8_layers_fu_611_m_axi_gmem_bias7_0_ARADDR,
        m_axi_gmem_bias7_0_ARID => grp_ocnn6_assembly_line_8_layers_fu_611_m_axi_gmem_bias7_0_ARID,
        m_axi_gmem_bias7_0_ARLEN => grp_ocnn6_assembly_line_8_layers_fu_611_m_axi_gmem_bias7_0_ARLEN,
        m_axi_gmem_bias7_0_ARSIZE => grp_ocnn6_assembly_line_8_layers_fu_611_m_axi_gmem_bias7_0_ARSIZE,
        m_axi_gmem_bias7_0_ARBURST => grp_ocnn6_assembly_line_8_layers_fu_611_m_axi_gmem_bias7_0_ARBURST,
        m_axi_gmem_bias7_0_ARLOCK => grp_ocnn6_assembly_line_8_layers_fu_611_m_axi_gmem_bias7_0_ARLOCK,
        m_axi_gmem_bias7_0_ARCACHE => grp_ocnn6_assembly_line_8_layers_fu_611_m_axi_gmem_bias7_0_ARCACHE,
        m_axi_gmem_bias7_0_ARPROT => grp_ocnn6_assembly_line_8_layers_fu_611_m_axi_gmem_bias7_0_ARPROT,
        m_axi_gmem_bias7_0_ARQOS => grp_ocnn6_assembly_line_8_layers_fu_611_m_axi_gmem_bias7_0_ARQOS,
        m_axi_gmem_bias7_0_ARREGION => grp_ocnn6_assembly_line_8_layers_fu_611_m_axi_gmem_bias7_0_ARREGION,
        m_axi_gmem_bias7_0_ARUSER => grp_ocnn6_assembly_line_8_layers_fu_611_m_axi_gmem_bias7_0_ARUSER,
        m_axi_gmem_bias7_0_RVALID => m_axi_gmem_bias7_0_RVALID,
        m_axi_gmem_bias7_0_RREADY => grp_ocnn6_assembly_line_8_layers_fu_611_m_axi_gmem_bias7_0_RREADY,
        m_axi_gmem_bias7_0_RDATA => m_axi_gmem_bias7_0_RDATA,
        m_axi_gmem_bias7_0_RLAST => m_axi_gmem_bias7_0_RLAST,
        m_axi_gmem_bias7_0_RID => m_axi_gmem_bias7_0_RID,
        m_axi_gmem_bias7_0_RFIFONUM => m_axi_gmem_bias7_0_RFIFONUM,
        m_axi_gmem_bias7_0_RUSER => m_axi_gmem_bias7_0_RUSER,
        m_axi_gmem_bias7_0_RRESP => m_axi_gmem_bias7_0_RRESP,
        m_axi_gmem_bias7_0_BVALID => ap_const_logic_0,
        m_axi_gmem_bias7_0_BREADY => grp_ocnn6_assembly_line_8_layers_fu_611_m_axi_gmem_bias7_0_BREADY,
        m_axi_gmem_bias7_0_BRESP => ap_const_lv2_0,
        m_axi_gmem_bias7_0_BID => ap_const_lv1_0,
        m_axi_gmem_bias7_0_BUSER => ap_const_lv1_0,
        fc1_bias => fc1_bias_read_reg_1111,
        m_axi_gmem_bias8_0_AWVALID => grp_ocnn6_assembly_line_8_layers_fu_611_m_axi_gmem_bias8_0_AWVALID,
        m_axi_gmem_bias8_0_AWREADY => ap_const_logic_0,
        m_axi_gmem_bias8_0_AWADDR => grp_ocnn6_assembly_line_8_layers_fu_611_m_axi_gmem_bias8_0_AWADDR,
        m_axi_gmem_bias8_0_AWID => grp_ocnn6_assembly_line_8_layers_fu_611_m_axi_gmem_bias8_0_AWID,
        m_axi_gmem_bias8_0_AWLEN => grp_ocnn6_assembly_line_8_layers_fu_611_m_axi_gmem_bias8_0_AWLEN,
        m_axi_gmem_bias8_0_AWSIZE => grp_ocnn6_assembly_line_8_layers_fu_611_m_axi_gmem_bias8_0_AWSIZE,
        m_axi_gmem_bias8_0_AWBURST => grp_ocnn6_assembly_line_8_layers_fu_611_m_axi_gmem_bias8_0_AWBURST,
        m_axi_gmem_bias8_0_AWLOCK => grp_ocnn6_assembly_line_8_layers_fu_611_m_axi_gmem_bias8_0_AWLOCK,
        m_axi_gmem_bias8_0_AWCACHE => grp_ocnn6_assembly_line_8_layers_fu_611_m_axi_gmem_bias8_0_AWCACHE,
        m_axi_gmem_bias8_0_AWPROT => grp_ocnn6_assembly_line_8_layers_fu_611_m_axi_gmem_bias8_0_AWPROT,
        m_axi_gmem_bias8_0_AWQOS => grp_ocnn6_assembly_line_8_layers_fu_611_m_axi_gmem_bias8_0_AWQOS,
        m_axi_gmem_bias8_0_AWREGION => grp_ocnn6_assembly_line_8_layers_fu_611_m_axi_gmem_bias8_0_AWREGION,
        m_axi_gmem_bias8_0_AWUSER => grp_ocnn6_assembly_line_8_layers_fu_611_m_axi_gmem_bias8_0_AWUSER,
        m_axi_gmem_bias8_0_WVALID => grp_ocnn6_assembly_line_8_layers_fu_611_m_axi_gmem_bias8_0_WVALID,
        m_axi_gmem_bias8_0_WREADY => ap_const_logic_0,
        m_axi_gmem_bias8_0_WDATA => grp_ocnn6_assembly_line_8_layers_fu_611_m_axi_gmem_bias8_0_WDATA,
        m_axi_gmem_bias8_0_WSTRB => grp_ocnn6_assembly_line_8_layers_fu_611_m_axi_gmem_bias8_0_WSTRB,
        m_axi_gmem_bias8_0_WLAST => grp_ocnn6_assembly_line_8_layers_fu_611_m_axi_gmem_bias8_0_WLAST,
        m_axi_gmem_bias8_0_WID => grp_ocnn6_assembly_line_8_layers_fu_611_m_axi_gmem_bias8_0_WID,
        m_axi_gmem_bias8_0_WUSER => grp_ocnn6_assembly_line_8_layers_fu_611_m_axi_gmem_bias8_0_WUSER,
        m_axi_gmem_bias8_0_ARVALID => grp_ocnn6_assembly_line_8_layers_fu_611_m_axi_gmem_bias8_0_ARVALID,
        m_axi_gmem_bias8_0_ARREADY => m_axi_gmem_bias8_0_ARREADY,
        m_axi_gmem_bias8_0_ARADDR => grp_ocnn6_assembly_line_8_layers_fu_611_m_axi_gmem_bias8_0_ARADDR,
        m_axi_gmem_bias8_0_ARID => grp_ocnn6_assembly_line_8_layers_fu_611_m_axi_gmem_bias8_0_ARID,
        m_axi_gmem_bias8_0_ARLEN => grp_ocnn6_assembly_line_8_layers_fu_611_m_axi_gmem_bias8_0_ARLEN,
        m_axi_gmem_bias8_0_ARSIZE => grp_ocnn6_assembly_line_8_layers_fu_611_m_axi_gmem_bias8_0_ARSIZE,
        m_axi_gmem_bias8_0_ARBURST => grp_ocnn6_assembly_line_8_layers_fu_611_m_axi_gmem_bias8_0_ARBURST,
        m_axi_gmem_bias8_0_ARLOCK => grp_ocnn6_assembly_line_8_layers_fu_611_m_axi_gmem_bias8_0_ARLOCK,
        m_axi_gmem_bias8_0_ARCACHE => grp_ocnn6_assembly_line_8_layers_fu_611_m_axi_gmem_bias8_0_ARCACHE,
        m_axi_gmem_bias8_0_ARPROT => grp_ocnn6_assembly_line_8_layers_fu_611_m_axi_gmem_bias8_0_ARPROT,
        m_axi_gmem_bias8_0_ARQOS => grp_ocnn6_assembly_line_8_layers_fu_611_m_axi_gmem_bias8_0_ARQOS,
        m_axi_gmem_bias8_0_ARREGION => grp_ocnn6_assembly_line_8_layers_fu_611_m_axi_gmem_bias8_0_ARREGION,
        m_axi_gmem_bias8_0_ARUSER => grp_ocnn6_assembly_line_8_layers_fu_611_m_axi_gmem_bias8_0_ARUSER,
        m_axi_gmem_bias8_0_RVALID => m_axi_gmem_bias8_0_RVALID,
        m_axi_gmem_bias8_0_RREADY => grp_ocnn6_assembly_line_8_layers_fu_611_m_axi_gmem_bias8_0_RREADY,
        m_axi_gmem_bias8_0_RDATA => m_axi_gmem_bias8_0_RDATA,
        m_axi_gmem_bias8_0_RLAST => m_axi_gmem_bias8_0_RLAST,
        m_axi_gmem_bias8_0_RID => m_axi_gmem_bias8_0_RID,
        m_axi_gmem_bias8_0_RFIFONUM => m_axi_gmem_bias8_0_RFIFONUM,
        m_axi_gmem_bias8_0_RUSER => m_axi_gmem_bias8_0_RUSER,
        m_axi_gmem_bias8_0_RRESP => m_axi_gmem_bias8_0_RRESP,
        m_axi_gmem_bias8_0_BVALID => ap_const_logic_0,
        m_axi_gmem_bias8_0_BREADY => grp_ocnn6_assembly_line_8_layers_fu_611_m_axi_gmem_bias8_0_BREADY,
        m_axi_gmem_bias8_0_BRESP => ap_const_lv2_0,
        m_axi_gmem_bias8_0_BID => ap_const_lv1_0,
        m_axi_gmem_bias8_0_BUSER => ap_const_lv1_0,
        fc2_bias => fc2_bias_read_reg_1106);

    initial_stream_i_fifo_U : component ocnn6_net_8_layer_pipeline_fifo_w1085_d1024_A_x
    port map (
        clk => ap_clk,
        reset => ap_rst,
        if_read_ce => ap_const_logic_1,
        if_write_ce => ap_const_logic_1,
        if_din => initial_stream_i_din,
        if_full_n => initial_stream_i_full_n,
        if_write => initial_stream_i_write,
        if_dout => initial_stream_i_dout,
        if_empty_n => initial_stream_i_empty_n,
        if_read => initial_stream_i_read);





    ap_CS_fsm_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                ap_CS_fsm <= ap_ST_fsm_state1;
            else
                ap_CS_fsm <= ap_NS_fsm;
            end if;
        end if;
    end process;


    ap_block_pp1_stage1_subdone_grp5_done_reg_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                ap_block_pp1_stage1_subdone_grp5_done_reg <= ap_const_boolean_0;
            else
                if ((ap_const_logic_1 = ap_CS_fsm_pp1_stage1)) then
                    if ((ap_const_boolean_0 = ap_block_pp1_stage1_subdone)) then 
                        ap_block_pp1_stage1_subdone_grp5_done_reg <= ap_const_boolean_0;
                    elsif ((ap_const_boolean_0 = ap_block_pp1_stage1_subdone_grp5)) then 
                        ap_block_pp1_stage1_subdone_grp5_done_reg <= ap_const_boolean_1;
                    end if;
                end if; 
            end if;
        end if;
    end process;


    ap_block_pp1_stage1_subdone_grp8_done_reg_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                ap_block_pp1_stage1_subdone_grp8_done_reg <= ap_const_boolean_0;
            else
                if ((ap_const_logic_1 = ap_CS_fsm_pp1_stage1)) then
                    if ((ap_const_boolean_0 = ap_block_pp1_stage1_subdone)) then 
                        ap_block_pp1_stage1_subdone_grp8_done_reg <= ap_const_boolean_0;
                    elsif ((ap_const_boolean_0 = ap_block_pp1_stage1_subdone_grp8)) then 
                        ap_block_pp1_stage1_subdone_grp8_done_reg <= ap_const_boolean_1;
                    end if;
                end if; 
            end if;
        end if;
    end process;


    ap_done_reg_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                ap_done_reg <= ap_const_logic_0;
            else
                if ((ap_continue = ap_const_logic_1)) then 
                    ap_done_reg <= ap_const_logic_0;
                elsif (((ap_const_logic_1 = ap_CS_fsm_state30) and (grp_ocnn6_assembly_line_8_layers_fu_611_ap_done = ap_const_logic_1))) then 
                    ap_done_reg <= ap_const_logic_1;
                end if; 
            end if;
        end if;
    end process;


    ap_enable_reg_pp0_iter0_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                ap_enable_reg_pp0_iter0 <= ap_const_logic_0;
            else
                if (((ap_const_boolean_0 = ap_block_pp0_stage0_subdone) and (ap_const_logic_1 = ap_condition_pp0_exit_iter0_state10) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0))) then 
                    ap_enable_reg_pp0_iter0 <= ap_const_logic_0;
                elsif ((ap_const_logic_1 = ap_CS_fsm_state9)) then 
                    ap_enable_reg_pp0_iter0 <= ap_const_logic_1;
                end if; 
            end if;
        end if;
    end process;


    ap_enable_reg_pp0_iter0_reg_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                ap_enable_reg_pp0_iter0_reg <= ap_const_logic_0;
            else
                if (((ap_const_boolean_0 = ap_block_pp0_stage0_subdone) and (ap_const_logic_1 = ap_condition_pp0_exit_iter0_state10) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0))) then 
                    ap_enable_reg_pp0_iter0_reg <= ap_const_logic_0;
                elsif ((ap_const_logic_1 = ap_CS_fsm_state9)) then 
                    ap_enable_reg_pp0_iter0_reg <= ap_const_logic_1;
                end if; 
            end if;
        end if;
    end process;


    ap_enable_reg_pp0_iter1_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                ap_enable_reg_pp0_iter1 <= ap_const_logic_0;
            else
                if ((((ap_const_boolean_0 = ap_block_pp0_stage1_subdone) and (ap_enable_reg_pp0_iter0 = ap_const_logic_0) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage1)) or ((ap_const_boolean_0 = ap_block_pp0_stage2_subdone) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage2)))) then 
                    ap_enable_reg_pp0_iter1 <= ap_enable_reg_pp0_iter0;
                elsif ((ap_const_logic_1 = ap_CS_fsm_state9)) then 
                    ap_enable_reg_pp0_iter1 <= ap_const_logic_0;
                end if; 
            end if;
        end if;
    end process;


    ap_enable_reg_pp1_iter0_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                ap_enable_reg_pp1_iter0 <= ap_const_logic_0;
            else
                if (((ap_const_boolean_0 = ap_block_pp1_stage0_subdone) and (ap_const_logic_1 = ap_condition_pp1_exit_iter0_state16) and (ap_const_logic_1 = ap_CS_fsm_pp1_stage0))) then 
                    ap_enable_reg_pp1_iter0 <= ap_const_logic_0;
                elsif ((ap_const_logic_1 = ap_CS_fsm_state15)) then 
                    ap_enable_reg_pp1_iter0 <= ap_const_logic_1;
                end if; 
            end if;
        end if;
    end process;


    ap_enable_reg_pp1_iter0_reg_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                ap_enable_reg_pp1_iter0_reg <= ap_const_logic_0;
            else
                if (((ap_const_boolean_0 = ap_block_pp1_stage0_subdone) and (ap_const_logic_1 = ap_condition_pp1_exit_iter0_state16) and (ap_const_logic_1 = ap_CS_fsm_pp1_stage0))) then 
                    ap_enable_reg_pp1_iter0_reg <= ap_const_logic_0;
                elsif ((ap_const_logic_1 = ap_CS_fsm_state15)) then 
                    ap_enable_reg_pp1_iter0_reg <= ap_const_logic_1;
                end if; 
            end if;
        end if;
    end process;


    ap_enable_reg_pp1_iter1_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                ap_enable_reg_pp1_iter1 <= ap_const_logic_0;
            else
                if (((ap_const_boolean_0 = ap_block_pp1_stage2_subdone) and (ap_const_logic_1 = ap_CS_fsm_pp1_stage2))) then 
                    ap_enable_reg_pp1_iter1 <= ap_enable_reg_pp1_iter0;
                end if; 
            end if;
        end if;
    end process;


    ap_enable_reg_pp1_iter2_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                ap_enable_reg_pp1_iter2 <= ap_const_logic_0;
            else
                if (((ap_const_boolean_0 = ap_block_pp1_stage2_subdone) and (ap_const_logic_1 = ap_CS_fsm_pp1_stage2))) then 
                    ap_enable_reg_pp1_iter2 <= ap_enable_reg_pp1_iter1;
                end if; 
            end if;
        end if;
    end process;


    ap_enable_reg_pp1_iter3_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                ap_enable_reg_pp1_iter3 <= ap_const_logic_0;
            else
                if (((ap_const_boolean_0 = ap_block_pp1_stage2_subdone) and (ap_const_logic_1 = ap_CS_fsm_pp1_stage2))) then 
                    ap_enable_reg_pp1_iter3 <= ap_enable_reg_pp1_iter2;
                end if; 
            end if;
        end if;
    end process;


    ap_enable_reg_pp1_iter4_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                ap_enable_reg_pp1_iter4 <= ap_const_logic_0;
            else
                if ((((ap_const_boolean_0 = ap_block_pp1_stage2_subdone) and (ap_const_logic_1 = ap_CS_fsm_pp1_stage2)) or ((ap_const_boolean_0 = ap_block_pp1_stage0_subdone) and (ap_const_logic_1 = ap_CS_fsm_pp1_stage0) and (ap_enable_reg_pp1_iter3 = ap_const_logic_0)))) then 
                    ap_enable_reg_pp1_iter4 <= ap_enable_reg_pp1_iter3;
                elsif ((ap_const_logic_1 = ap_CS_fsm_state15)) then 
                    ap_enable_reg_pp1_iter4 <= ap_const_logic_0;
                end if; 
            end if;
        end if;
    end process;


    grp_ocnn6_assembly_line_8_layers_fu_611_ap_start_reg_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                grp_ocnn6_assembly_line_8_layers_fu_611_ap_start_reg <= ap_const_logic_0;
            else
                if ((ap_const_logic_1 = ap_CS_fsm_state29)) then 
                    grp_ocnn6_assembly_line_8_layers_fu_611_ap_start_reg <= ap_const_logic_1;
                elsif ((grp_ocnn6_assembly_line_8_layers_fu_611_ap_ready = ap_const_logic_1)) then 
                    grp_ocnn6_assembly_line_8_layers_fu_611_ap_start_reg <= ap_const_logic_0;
                end if; 
            end if;
        end if;
    end process;


    initial_voxel_morton_addr_fu_434_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_boolean_0 = ap_block_state1) and (ap_const_logic_1 = ap_CS_fsm_state1))) then 
                initial_voxel_morton_addr_fu_434 <= ap_const_lv32_0;
            elsif (((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0) and (icmp_ln174_fu_897_p2 = ap_const_lv1_0))) then 
                initial_voxel_morton_addr_fu_434 <= add_ln174_fu_902_p2;
            end if; 
        end if;
    end process;

    v_fu_446_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if ((ap_const_logic_1 = ap_CS_fsm_state15)) then 
                v_fu_446 <= ap_const_lv10_0;
            elsif (((ap_const_boolean_0 = ap_block_pp1_stage0_11001) and (ap_const_logic_1 = ap_CS_fsm_pp1_stage0) and (icmp_ln226_fu_960_p2 = ap_const_lv1_0) and (ap_enable_reg_pp1_iter0 = ap_const_logic_1))) then 
                v_fu_446 <= v_7_fu_965_p2;
            end if; 
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if ((ap_const_logic_1 = ap_CS_fsm_state9)) then
                conv1_bias_read_reg_1141 <= conv1_bias;
                conv1_weights_read_reg_1181 <= conv1_weights;
                conv2_bias_read_reg_1136 <= conv2_bias;
                conv2_weights_read_reg_1176 <= conv2_weights;
                conv3_bias_read_reg_1131 <= conv3_bias;
                conv3_weights_read_reg_1171 <= conv3_weights;
                conv4_bias_read_reg_1126 <= conv4_bias;
                conv4_weights_read_reg_1166 <= conv4_weights;
                conv5_bias_read_reg_1121 <= conv5_bias;
                conv5_weights_read_reg_1161 <= conv5_weights;
                conv6_bias_read_reg_1116 <= conv6_bias;
                conv6_weights_read_reg_1156 <= conv6_weights;
                fc1_bias_read_reg_1111 <= fc1_bias;
                fc1_weights_read_reg_1151 <= fc1_weights;
                fc2_bias_read_reg_1106 <= fc2_bias;
                fc2_weights_read_reg_1146 <= fc2_weights;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_boolean_0 = ap_block_state1) and (ap_const_logic_1 = ap_CS_fsm_state1))) then
                empty_reg_1085 <= empty_fu_860_p1;
                p_loc_read_reg_1075 <= p_loc_dout;
                pruned_voxel_count_0_reload_loc_read_reg_1059 <= pruned_voxel_count_0_reload_loc_dout;
                wide_trip_count_loc_read_reg_1080 <= wide_trip_count_loc_dout;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_boolean_0 = ap_block_pp1_stage2_11001_grp9) and (ap_const_logic_1 = ap_CS_fsm_pp1_stage2) and (ap_enable_reg_pp1_iter3 = ap_const_logic_1))) then
                gmem_read_addr_1_read_2_reg_1247 <= m_axi_gmem_read_0_RDATA;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_boolean_0 = ap_block_pp1_stage0_11001) and (ap_const_logic_1 = ap_CS_fsm_pp1_stage0))) then
                gmem_read_addr_1_reg_1226 <= sext_ln234_fu_1020_p1;
                icmp_ln226_reg_1222 <= icmp_ln226_fu_960_p2;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0))) then
                icmp_ln174_reg_1191 <= icmp_ln174_fu_897_p2;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_boolean_0 = ap_block_pp1_stage0_11001_grp6) and (ap_const_logic_1 = ap_CS_fsm_pp1_stage0) and (ap_enable_reg_pp1_iter3 = ap_const_logic_1))) then
                initial_voxel_features_2_reg_1232 <= m_axi_gmem_read_0_RDATA;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_boolean_0 = ap_block_pp1_stage1_11001_grp8) and (ap_const_boolean_0 = ap_block_pp1_stage1_subdone_grp8_done_reg) and (ap_const_logic_1 = ap_CS_fsm_pp1_stage1) and (ap_enable_reg_pp1_iter3 = ap_const_logic_1))) then
                initial_voxel_features_3_reg_1242 <= m_axi_gmem_read_0_RDATA;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_boolean_0 = ap_block_pp1_stage0_11001_grp6) and (ap_const_logic_1 = ap_CS_fsm_pp1_stage0))) then
                initial_voxel_morton_addr_3_reg_1237 <= current_morton_list_dout;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((m_axi_gmem_read_0_ARREADY = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_state2))) then
                pruned_feature_dram_read_read_reg_1090 <= pruned_feature_dram_read;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if ((ap_const_logic_1 = ap_CS_fsm_state15)) then
                select_ln226_reg_1217 <= select_ln226_fu_945_p3;
            end if;
        end if;
    end process;

    ap_NS_fsm_assign_proc : process (ap_CS_fsm, ap_CS_fsm_state1, m_axi_gmem_read_0_ARREADY, ap_CS_fsm_state2, ap_CS_fsm_pp0_stage1, ap_enable_reg_pp0_iter0, ap_enable_reg_pp0_iter1, ap_enable_reg_pp1_iter0, ap_block_pp1_stage1_subdone, ap_CS_fsm_pp1_stage0, ap_enable_reg_pp1_iter3, ap_block_state1, icmp_ln174_fu_897_p2, icmp_ln226_fu_960_p2, ap_enable_reg_pp1_iter4, ap_block_pp0_stage0_subdone, ap_block_pp0_stage2_subdone, ap_block_pp0_stage1_subdone, ap_block_pp1_stage0_subdone, ap_enable_reg_pp1_iter1, ap_block_pp1_stage2_subdone, grp_ocnn6_assembly_line_8_layers_fu_611_ap_done, ap_CS_fsm_state30)
    begin
        case ap_CS_fsm is
            when ap_ST_fsm_state1 => 
                if (((ap_const_boolean_0 = ap_block_state1) and (ap_const_logic_1 = ap_CS_fsm_state1))) then
                    ap_NS_fsm <= ap_ST_fsm_state2;
                else
                    ap_NS_fsm <= ap_ST_fsm_state1;
                end if;
            when ap_ST_fsm_state2 => 
                if (((m_axi_gmem_read_0_ARREADY = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_state2))) then
                    ap_NS_fsm <= ap_ST_fsm_state3;
                else
                    ap_NS_fsm <= ap_ST_fsm_state2;
                end if;
            when ap_ST_fsm_state3 => 
                ap_NS_fsm <= ap_ST_fsm_state4;
            when ap_ST_fsm_state4 => 
                ap_NS_fsm <= ap_ST_fsm_state5;
            when ap_ST_fsm_state5 => 
                ap_NS_fsm <= ap_ST_fsm_state6;
            when ap_ST_fsm_state6 => 
                ap_NS_fsm <= ap_ST_fsm_state7;
            when ap_ST_fsm_state7 => 
                ap_NS_fsm <= ap_ST_fsm_state8;
            when ap_ST_fsm_state8 => 
                ap_NS_fsm <= ap_ST_fsm_state9;
            when ap_ST_fsm_state9 => 
                ap_NS_fsm <= ap_ST_fsm_pp0_stage0;
            when ap_ST_fsm_pp0_stage0 => 
                if ((not(((ap_const_boolean_0 = ap_block_pp0_stage0_subdone) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (icmp_ln174_fu_897_p2 = ap_const_lv1_1) and (ap_enable_reg_pp0_iter1 = ap_const_logic_0))) and (ap_const_boolean_0 = ap_block_pp0_stage0_subdone))) then
                    ap_NS_fsm <= ap_ST_fsm_pp0_stage1;
                elsif (((ap_const_boolean_0 = ap_block_pp0_stage0_subdone) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (icmp_ln174_fu_897_p2 = ap_const_lv1_1) and (ap_enable_reg_pp0_iter1 = ap_const_logic_0))) then
                    ap_NS_fsm <= ap_ST_fsm_state15;
                else
                    ap_NS_fsm <= ap_ST_fsm_pp0_stage0;
                end if;
            when ap_ST_fsm_pp0_stage1 => 
                if ((not(((ap_const_boolean_0 = ap_block_pp0_stage1_subdone) and (ap_enable_reg_pp0_iter0 = ap_const_logic_0) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage1) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1))) and (ap_const_boolean_0 = ap_block_pp0_stage1_subdone))) then
                    ap_NS_fsm <= ap_ST_fsm_pp0_stage2;
                elsif (((ap_const_boolean_0 = ap_block_pp0_stage1_subdone) and (ap_enable_reg_pp0_iter0 = ap_const_logic_0) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage1) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1))) then
                    ap_NS_fsm <= ap_ST_fsm_state15;
                else
                    ap_NS_fsm <= ap_ST_fsm_pp0_stage1;
                end if;
            when ap_ST_fsm_pp0_stage2 => 
                if ((ap_const_boolean_0 = ap_block_pp0_stage2_subdone)) then
                    ap_NS_fsm <= ap_ST_fsm_pp0_stage0;
                else
                    ap_NS_fsm <= ap_ST_fsm_pp0_stage2;
                end if;
            when ap_ST_fsm_state15 => 
                ap_NS_fsm <= ap_ST_fsm_pp1_stage0;
            when ap_ST_fsm_pp1_stage0 => 
                if ((not(((ap_const_boolean_0 = ap_block_pp1_stage0_subdone) and (ap_enable_reg_pp1_iter1 = ap_const_logic_0) and (icmp_ln226_fu_960_p2 = ap_const_lv1_1) and (ap_enable_reg_pp1_iter0 = ap_const_logic_1))) and not(((ap_const_boolean_0 = ap_block_pp1_stage0_subdone) and (ap_const_logic_1 = ap_CS_fsm_pp1_stage0) and (ap_enable_reg_pp1_iter4 = ap_const_logic_1) and (ap_enable_reg_pp1_iter3 = ap_const_logic_0))) and (ap_const_boolean_0 = ap_block_pp1_stage0_subdone))) then
                    ap_NS_fsm <= ap_ST_fsm_pp1_stage1;
                elsif ((((ap_const_boolean_0 = ap_block_pp1_stage0_subdone) and (ap_enable_reg_pp1_iter1 = ap_const_logic_0) and (icmp_ln226_fu_960_p2 = ap_const_lv1_1) and (ap_enable_reg_pp1_iter0 = ap_const_logic_1)) or ((ap_const_boolean_0 = ap_block_pp1_stage0_subdone) and (ap_const_logic_1 = ap_CS_fsm_pp1_stage0) and (ap_enable_reg_pp1_iter4 = ap_const_logic_1) and (ap_enable_reg_pp1_iter3 = ap_const_logic_0)))) then
                    ap_NS_fsm <= ap_ST_fsm_state29;
                else
                    ap_NS_fsm <= ap_ST_fsm_pp1_stage0;
                end if;
            when ap_ST_fsm_pp1_stage1 => 
                if ((ap_const_boolean_0 = ap_block_pp1_stage1_subdone)) then
                    ap_NS_fsm <= ap_ST_fsm_pp1_stage2;
                else
                    ap_NS_fsm <= ap_ST_fsm_pp1_stage1;
                end if;
            when ap_ST_fsm_pp1_stage2 => 
                if ((ap_const_boolean_0 = ap_block_pp1_stage2_subdone)) then
                    ap_NS_fsm <= ap_ST_fsm_pp1_stage0;
                else
                    ap_NS_fsm <= ap_ST_fsm_pp1_stage2;
                end if;
            when ap_ST_fsm_state29 => 
                ap_NS_fsm <= ap_ST_fsm_state30;
            when ap_ST_fsm_state30 => 
                if (((ap_const_logic_1 = ap_CS_fsm_state30) and (grp_ocnn6_assembly_line_8_layers_fu_611_ap_done = ap_const_logic_1))) then
                    ap_NS_fsm <= ap_ST_fsm_state1;
                else
                    ap_NS_fsm <= ap_ST_fsm_state30;
                end if;
            when others =>  
                ap_NS_fsm <= "XXXXXXXXXXXXXXXXXX";
        end case;
    end process;
    add_ln174_fu_902_p2 <= std_logic_vector(unsigned(initial_voxel_morton_addr_fu_434) + unsigned(ap_const_lv32_1));
    add_ln226_fu_1005_p2 <= std_logic_vector(unsigned(zext_ln226_1_fu_1001_p1) + unsigned(pruned_feature_dram_read_read_reg_1090));
    ap_CS_fsm_pp0_stage0 <= ap_CS_fsm(9);
    ap_CS_fsm_pp0_stage1 <= ap_CS_fsm(10);
    ap_CS_fsm_pp0_stage2 <= ap_CS_fsm(11);
    ap_CS_fsm_pp1_stage0 <= ap_CS_fsm(13);
    ap_CS_fsm_pp1_stage1 <= ap_CS_fsm(14);
    ap_CS_fsm_pp1_stage2 <= ap_CS_fsm(15);
    ap_CS_fsm_state1 <= ap_CS_fsm(0);
    ap_CS_fsm_state15 <= ap_CS_fsm(12);
    ap_CS_fsm_state2 <= ap_CS_fsm(1);
    ap_CS_fsm_state29 <= ap_CS_fsm(16);
    ap_CS_fsm_state30 <= ap_CS_fsm(17);
    ap_CS_fsm_state9 <= ap_CS_fsm(8);
    ap_ST_fsm_state15_blk <= ap_const_logic_0;

    ap_ST_fsm_state1_blk_assign_proc : process(ap_block_state1)
    begin
        if ((ap_const_boolean_1 = ap_block_state1)) then 
            ap_ST_fsm_state1_blk <= ap_const_logic_1;
        else 
            ap_ST_fsm_state1_blk <= ap_const_logic_0;
        end if; 
    end process;

    ap_ST_fsm_state29_blk <= ap_const_logic_0;

    ap_ST_fsm_state2_blk_assign_proc : process(m_axi_gmem_read_0_ARREADY)
    begin
        if ((m_axi_gmem_read_0_ARREADY = ap_const_logic_0)) then 
            ap_ST_fsm_state2_blk <= ap_const_logic_1;
        else 
            ap_ST_fsm_state2_blk <= ap_const_logic_0;
        end if; 
    end process;


    ap_ST_fsm_state30_blk_assign_proc : process(grp_ocnn6_assembly_line_8_layers_fu_611_ap_done)
    begin
        if ((grp_ocnn6_assembly_line_8_layers_fu_611_ap_done = ap_const_logic_0)) then 
            ap_ST_fsm_state30_blk <= ap_const_logic_1;
        else 
            ap_ST_fsm_state30_blk <= ap_const_logic_0;
        end if; 
    end process;

    ap_ST_fsm_state3_blk <= ap_const_logic_0;
    ap_ST_fsm_state4_blk <= ap_const_logic_0;
    ap_ST_fsm_state5_blk <= ap_const_logic_0;
    ap_ST_fsm_state6_blk <= ap_const_logic_0;
    ap_ST_fsm_state7_blk <= ap_const_logic_0;
    ap_ST_fsm_state8_blk <= ap_const_logic_0;
    ap_ST_fsm_state9_blk <= ap_const_logic_0;
        ap_block_pp0_stage0 <= not((ap_const_boolean_1 = ap_const_boolean_1));

    ap_block_pp0_stage0_11001_assign_proc : process(m_axi_gmem_read_0_RVALID, ap_enable_reg_pp0_iter1)
    begin
                ap_block_pp0_stage0_11001 <= ((m_axi_gmem_read_0_RVALID = ap_const_logic_0) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1));
    end process;


    ap_block_pp0_stage0_11001_grp3_assign_proc : process(m_axi_gmem_read_0_RVALID, ap_enable_reg_pp0_iter1)
    begin
                ap_block_pp0_stage0_11001_grp3 <= ((m_axi_gmem_read_0_RVALID = ap_const_logic_0) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1));
    end process;

        ap_block_pp0_stage0_grp3 <= not((ap_const_boolean_1 = ap_const_boolean_1));

    ap_block_pp0_stage0_subdone_assign_proc : process(m_axi_gmem_read_0_RVALID, ap_enable_reg_pp0_iter1)
    begin
                ap_block_pp0_stage0_subdone <= ((m_axi_gmem_read_0_RVALID = ap_const_logic_0) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1));
    end process;


    ap_block_pp0_stage1_01001_grp1_assign_proc : process(ap_enable_reg_pp0_iter0_reg, layer_streams_0_i_i_i_full_n, ap_enable_reg_pp0_iter1, ap_block_state11_pp0_stage1_iter0_grp1)
    begin
                ap_block_pp0_stage1_01001_grp1 <= (((ap_enable_reg_pp0_iter0_reg = ap_const_logic_1) and (ap_const_boolean_1 = ap_block_state11_pp0_stage1_iter0_grp1)) or ((layer_streams_0_i_i_i_full_n = ap_const_logic_0) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1)));
    end process;


    ap_block_pp0_stage1_11001_grp1_assign_proc : process(ap_enable_reg_pp0_iter0_reg, layer_streams_0_i_i_i_full_n, ap_enable_reg_pp0_iter1, ap_block_state11_pp0_stage1_iter0_grp1)
    begin
                ap_block_pp0_stage1_11001_grp1 <= (((ap_enable_reg_pp0_iter0_reg = ap_const_logic_1) and (ap_const_boolean_1 = ap_block_state11_pp0_stage1_iter0_grp1)) or ((layer_streams_0_i_i_i_full_n = ap_const_logic_0) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1)));
    end process;

        ap_block_pp0_stage1_grp1 <= not((ap_const_boolean_1 = ap_const_boolean_1));

    ap_block_pp0_stage1_subdone_assign_proc : process(ap_enable_reg_pp0_iter0_reg, layer_streams_0_i_i_i_full_n, ap_enable_reg_pp0_iter1, ap_block_state11_pp0_stage1_iter0_grp1)
    begin
                ap_block_pp0_stage1_subdone <= (((ap_enable_reg_pp0_iter0_reg = ap_const_logic_1) and (ap_const_boolean_1 = ap_block_state11_pp0_stage1_iter0_grp1)) or ((layer_streams_0_i_i_i_full_n = ap_const_logic_0) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1)));
    end process;


    ap_block_pp0_stage2_11001_grp2_assign_proc : process(ap_enable_reg_pp0_iter0_reg, ap_block_state12_pp0_stage2_iter0_grp2)
    begin
                ap_block_pp0_stage2_11001_grp2 <= ((ap_enable_reg_pp0_iter0_reg = ap_const_logic_1) and (ap_const_boolean_1 = ap_block_state12_pp0_stage2_iter0_grp2));
    end process;

        ap_block_pp0_stage2_grp2 <= not((ap_const_boolean_1 = ap_const_boolean_1));

    ap_block_pp0_stage2_subdone_assign_proc : process(ap_enable_reg_pp0_iter0_reg, ap_block_state12_pp0_stage2_iter0_grp2)
    begin
                ap_block_pp0_stage2_subdone <= ((ap_enable_reg_pp0_iter0_reg = ap_const_logic_1) and (ap_const_boolean_1 = ap_block_state12_pp0_stage2_iter0_grp2));
    end process;

        ap_block_pp1_stage0 <= not((ap_const_boolean_1 = ap_const_boolean_1));

    ap_block_pp1_stage0_01001_grp6_assign_proc : process(initial_stream_i_full_n, ap_enable_reg_pp1_iter3, ap_block_state25_pp1_stage0_iter3_grp6, ap_enable_reg_pp1_iter4)
    begin
                ap_block_pp1_stage0_01001_grp6 <= (((ap_enable_reg_pp1_iter4 = ap_const_logic_1) and (initial_stream_i_full_n = ap_const_logic_0)) or ((ap_const_boolean_1 = ap_block_state25_pp1_stage0_iter3_grp6) and (ap_enable_reg_pp1_iter3 = ap_const_logic_1)));
    end process;


    ap_block_pp1_stage0_11001_assign_proc : process(initial_stream_i_full_n, ap_enable_reg_pp1_iter3, ap_block_state25_pp1_stage0_iter3_grp6, ap_enable_reg_pp1_iter4)
    begin
                ap_block_pp1_stage0_11001 <= (((ap_enable_reg_pp1_iter4 = ap_const_logic_1) and (initial_stream_i_full_n = ap_const_logic_0)) or ((ap_const_boolean_1 = ap_block_state25_pp1_stage0_iter3_grp6) and (ap_enable_reg_pp1_iter3 = ap_const_logic_1)));
    end process;


    ap_block_pp1_stage0_11001_grp6_assign_proc : process(initial_stream_i_full_n, ap_enable_reg_pp1_iter3, ap_block_state25_pp1_stage0_iter3_grp6, ap_enable_reg_pp1_iter4)
    begin
                ap_block_pp1_stage0_11001_grp6 <= (((ap_enable_reg_pp1_iter4 = ap_const_logic_1) and (initial_stream_i_full_n = ap_const_logic_0)) or ((ap_const_boolean_1 = ap_block_state25_pp1_stage0_iter3_grp6) and (ap_enable_reg_pp1_iter3 = ap_const_logic_1)));
    end process;

        ap_block_pp1_stage0_grp6 <= not((ap_const_boolean_1 = ap_const_boolean_1));

    ap_block_pp1_stage0_subdone_assign_proc : process(initial_stream_i_full_n, ap_enable_reg_pp1_iter3, ap_block_state25_pp1_stage0_iter3_grp6, ap_enable_reg_pp1_iter4)
    begin
                ap_block_pp1_stage0_subdone <= (((ap_enable_reg_pp1_iter4 = ap_const_logic_1) and (initial_stream_i_full_n = ap_const_logic_0)) or ((ap_const_boolean_1 = ap_block_state25_pp1_stage0_iter3_grp6) and (ap_enable_reg_pp1_iter3 = ap_const_logic_1)));
    end process;


    ap_block_pp1_stage1_11001_grp5_assign_proc : process(ap_enable_reg_pp1_iter0_reg, ap_block_pp1_stage1_subdone_grp5_done_reg, ap_block_state17_io_grp5)
    begin
                ap_block_pp1_stage1_11001_grp5 <= ((ap_const_boolean_0 = ap_block_pp1_stage1_subdone_grp5_done_reg) and (ap_const_boolean_1 = ap_block_state17_io_grp5) and (ap_enable_reg_pp1_iter0_reg = ap_const_logic_1));
    end process;


    ap_block_pp1_stage1_11001_grp8_assign_proc : process(m_axi_gmem_read_0_RVALID, ap_enable_reg_pp1_iter3, ap_block_pp1_stage1_subdone_grp8_done_reg)
    begin
                ap_block_pp1_stage1_11001_grp8 <= ((ap_const_boolean_0 = ap_block_pp1_stage1_subdone_grp8_done_reg) and (m_axi_gmem_read_0_RVALID = ap_const_logic_0) and (ap_enable_reg_pp1_iter3 = ap_const_logic_1));
    end process;

        ap_block_pp1_stage1_grp5 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_pp1_stage1_grp8 <= not((ap_const_boolean_1 = ap_const_boolean_1));

    ap_block_pp1_stage1_subdone_assign_proc : process(m_axi_gmem_read_0_RVALID, ap_enable_reg_pp1_iter0_reg, ap_block_pp1_stage1_subdone_grp5_done_reg, ap_enable_reg_pp1_iter3, ap_block_pp1_stage1_subdone_grp8_done_reg, ap_block_state17_io_grp5)
    begin
                ap_block_pp1_stage1_subdone <= (((ap_const_boolean_0 = ap_block_pp1_stage1_subdone_grp8_done_reg) and (m_axi_gmem_read_0_RVALID = ap_const_logic_0) and (ap_enable_reg_pp1_iter3 = ap_const_logic_1)) or ((ap_const_boolean_0 = ap_block_pp1_stage1_subdone_grp5_done_reg) and (ap_const_boolean_1 = ap_block_state17_io_grp5) and (ap_enable_reg_pp1_iter0_reg = ap_const_logic_1)));
    end process;


    ap_block_pp1_stage1_subdone_grp5_assign_proc : process(ap_enable_reg_pp1_iter0_reg, ap_block_pp1_stage1_subdone_grp5_done_reg, ap_block_state17_io_grp5)
    begin
                ap_block_pp1_stage1_subdone_grp5 <= ((ap_const_boolean_0 = ap_block_pp1_stage1_subdone_grp5_done_reg) and (ap_const_boolean_1 = ap_block_state17_io_grp5) and (ap_enable_reg_pp1_iter0_reg = ap_const_logic_1));
    end process;


    ap_block_pp1_stage1_subdone_grp8_assign_proc : process(m_axi_gmem_read_0_RVALID, ap_enable_reg_pp1_iter3, ap_block_pp1_stage1_subdone_grp8_done_reg)
    begin
                ap_block_pp1_stage1_subdone_grp8 <= ((ap_const_boolean_0 = ap_block_pp1_stage1_subdone_grp8_done_reg) and (m_axi_gmem_read_0_RVALID = ap_const_logic_0) and (ap_enable_reg_pp1_iter3 = ap_const_logic_1));
    end process;


    ap_block_pp1_stage2_11001_grp9_assign_proc : process(m_axi_gmem_read_0_RVALID, ap_enable_reg_pp1_iter3)
    begin
                ap_block_pp1_stage2_11001_grp9 <= ((m_axi_gmem_read_0_RVALID = ap_const_logic_0) and (ap_enable_reg_pp1_iter3 = ap_const_logic_1));
    end process;

        ap_block_pp1_stage2_grp9 <= not((ap_const_boolean_1 = ap_const_boolean_1));

    ap_block_pp1_stage2_subdone_assign_proc : process(m_axi_gmem_read_0_RVALID, ap_enable_reg_pp1_iter3)
    begin
                ap_block_pp1_stage2_subdone <= ((m_axi_gmem_read_0_RVALID = ap_const_logic_0) and (ap_enable_reg_pp1_iter3 = ap_const_logic_1));
    end process;


    ap_block_state1_assign_proc : process(ap_start, ap_done_reg, p_loc_empty_n, wide_trip_count_loc_empty_n, pruned_voxel_count_0_reload_loc_empty_n)
    begin
                ap_block_state1 <= ((ap_done_reg = ap_const_logic_1) or (ap_start = ap_const_logic_0) or (pruned_voxel_count_0_reload_loc_empty_n = ap_const_logic_0) or (wide_trip_count_loc_empty_n = ap_const_logic_0) or (p_loc_empty_n = ap_const_logic_0));
    end process;


    ap_block_state11_pp0_stage1_iter0_grp1_assign_proc : process(m_axi_gmem_read_0_RVALID, icmp_ln174_reg_1191)
    begin
                ap_block_state11_pp0_stage1_iter0_grp1 <= ((m_axi_gmem_read_0_RVALID = ap_const_logic_0) and (icmp_ln174_reg_1191 = ap_const_lv1_0));
    end process;


    ap_block_state12_pp0_stage2_iter0_grp2_assign_proc : process(m_axi_gmem_read_0_RVALID, icmp_ln174_reg_1191)
    begin
                ap_block_state12_pp0_stage2_iter0_grp2 <= ((m_axi_gmem_read_0_RVALID = ap_const_logic_0) and (icmp_ln174_reg_1191 = ap_const_lv1_0));
    end process;


    ap_block_state17_io_grp5_assign_proc : process(m_axi_gmem_read_0_ARREADY, icmp_ln226_reg_1222)
    begin
                ap_block_state17_io_grp5 <= ((m_axi_gmem_read_0_ARREADY = ap_const_logic_0) and (icmp_ln226_reg_1222 = ap_const_lv1_0));
    end process;


    ap_block_state25_pp1_stage0_iter3_grp6_assign_proc : process(m_axi_gmem_read_0_RVALID, current_morton_list_empty_n)
    begin
                ap_block_state25_pp1_stage0_iter3_grp6 <= ((m_axi_gmem_read_0_RVALID = ap_const_logic_0) or (current_morton_list_empty_n = ap_const_logic_0));
    end process;


    ap_condition_pp0_exit_iter0_state10_assign_proc : process(icmp_ln174_fu_897_p2)
    begin
        if ((icmp_ln174_fu_897_p2 = ap_const_lv1_1)) then 
            ap_condition_pp0_exit_iter0_state10 <= ap_const_logic_1;
        else 
            ap_condition_pp0_exit_iter0_state10 <= ap_const_logic_0;
        end if; 
    end process;


    ap_condition_pp1_exit_iter0_state16_assign_proc : process(icmp_ln226_fu_960_p2)
    begin
        if ((icmp_ln226_fu_960_p2 = ap_const_lv1_1)) then 
            ap_condition_pp1_exit_iter0_state16 <= ap_const_logic_1;
        else 
            ap_condition_pp1_exit_iter0_state16 <= ap_const_logic_0;
        end if; 
    end process;


    ap_done_assign_proc : process(ap_done_reg, grp_ocnn6_assembly_line_8_layers_fu_611_ap_done, ap_CS_fsm_state30)
    begin
        if (((ap_const_logic_1 = ap_CS_fsm_state30) and (grp_ocnn6_assembly_line_8_layers_fu_611_ap_done = ap_const_logic_1))) then 
            ap_done <= ap_const_logic_1;
        else 
            ap_done <= ap_done_reg;
        end if; 
    end process;

    ap_enable_pp0 <= (ap_idle_pp0 xor ap_const_logic_1);
    ap_enable_pp1 <= (ap_idle_pp1 xor ap_const_logic_1);

    ap_idle_assign_proc : process(ap_start, ap_CS_fsm_state1)
    begin
        if (((ap_start = ap_const_logic_0) and (ap_const_logic_1 = ap_CS_fsm_state1))) then 
            ap_idle <= ap_const_logic_1;
        else 
            ap_idle <= ap_const_logic_0;
        end if; 
    end process;


    ap_idle_pp0_assign_proc : process(ap_enable_reg_pp0_iter0, ap_enable_reg_pp0_iter1)
    begin
        if (((ap_enable_reg_pp0_iter0 = ap_const_logic_0) and (ap_enable_reg_pp0_iter1 = ap_const_logic_0))) then 
            ap_idle_pp0 <= ap_const_logic_1;
        else 
            ap_idle_pp0 <= ap_const_logic_0;
        end if; 
    end process;


    ap_idle_pp1_assign_proc : process(ap_enable_reg_pp1_iter0, ap_enable_reg_pp1_iter3, ap_enable_reg_pp1_iter4, ap_enable_reg_pp1_iter1, ap_enable_reg_pp1_iter2)
    begin
        if (((ap_enable_reg_pp1_iter2 = ap_const_logic_0) and (ap_enable_reg_pp1_iter1 = ap_const_logic_0) and (ap_enable_reg_pp1_iter4 = ap_const_logic_0) and (ap_enable_reg_pp1_iter3 = ap_const_logic_0) and (ap_enable_reg_pp1_iter0 = ap_const_logic_0))) then 
            ap_idle_pp1 <= ap_const_logic_1;
        else 
            ap_idle_pp1 <= ap_const_logic_0;
        end if; 
    end process;


    ap_ready_assign_proc : process(grp_ocnn6_assembly_line_8_layers_fu_611_ap_done, ap_CS_fsm_state30)
    begin
        if (((ap_const_logic_1 = ap_CS_fsm_state30) and (grp_ocnn6_assembly_line_8_layers_fu_611_ap_done = ap_const_logic_1))) then 
            ap_ready <= ap_const_logic_1;
        else 
            ap_ready <= ap_const_logic_0;
        end if; 
    end process;


    current_morton_list_blk_n_assign_proc : process(current_morton_list_empty_n, ap_CS_fsm_pp1_stage0, ap_enable_reg_pp1_iter3, ap_block_pp1_stage0_grp6)
    begin
        if (((ap_const_boolean_0 = ap_block_pp1_stage0_grp6) and (ap_const_logic_1 = ap_CS_fsm_pp1_stage0) and (ap_enable_reg_pp1_iter3 = ap_const_logic_1))) then 
            current_morton_list_blk_n <= current_morton_list_empty_n;
        else 
            current_morton_list_blk_n <= ap_const_logic_1;
        end if; 
    end process;


    current_morton_list_read_assign_proc : process(ap_CS_fsm_pp1_stage0, ap_enable_reg_pp1_iter3, ap_block_pp1_stage0_11001_grp6)
    begin
        if (((ap_const_boolean_0 = ap_block_pp1_stage0_11001_grp6) and (ap_const_logic_1 = ap_CS_fsm_pp1_stage0) and (ap_enable_reg_pp1_iter3 = ap_const_logic_1))) then 
            current_morton_list_read <= ap_const_logic_1;
        else 
            current_morton_list_read <= ap_const_logic_0;
        end if; 
    end process;

    empty_fu_860_p1 <= pruned_voxel_count_0_reload_loc_dout(10 - 1 downto 0);

    gmem_read_blk_n_AR_assign_proc : process(m_axi_gmem_read_0_ARREADY, ap_CS_fsm_state2, ap_CS_fsm_pp1_stage1, ap_enable_reg_pp1_iter0_reg, ap_block_pp1_stage1_grp5, icmp_ln226_reg_1222, ap_block_pp1_stage1_subdone_grp5_done_reg)
    begin
        if (((ap_const_logic_1 = ap_CS_fsm_state2) or ((ap_const_boolean_0 = ap_block_pp1_stage1_subdone_grp5_done_reg) and (ap_const_boolean_0 = ap_block_pp1_stage1_grp5) and (ap_const_logic_1 = ap_CS_fsm_pp1_stage1) and (icmp_ln226_reg_1222 = ap_const_lv1_0) and (ap_enable_reg_pp1_iter0_reg = ap_const_logic_1)))) then 
            gmem_read_blk_n_AR <= m_axi_gmem_read_0_ARREADY;
        else 
            gmem_read_blk_n_AR <= ap_const_logic_1;
        end if; 
    end process;


    gmem_read_blk_n_R_assign_proc : process(m_axi_gmem_read_0_RVALID, ap_CS_fsm_pp0_stage1, ap_enable_reg_pp0_iter0_reg, ap_block_pp0_stage1_grp1, icmp_ln174_reg_1191, ap_CS_fsm_pp0_stage2, ap_block_pp0_stage2_grp2, ap_CS_fsm_pp0_stage0, ap_enable_reg_pp0_iter1, ap_block_pp0_stage0_grp3, ap_CS_fsm_pp1_stage1, ap_CS_fsm_pp1_stage0, ap_enable_reg_pp1_iter3, ap_block_pp1_stage0_grp6, ap_block_pp1_stage1_grp8, ap_block_pp1_stage1_subdone_grp8_done_reg, ap_CS_fsm_pp1_stage2, ap_block_pp1_stage2_grp9)
    begin
        if ((((ap_const_boolean_0 = ap_block_pp0_stage1_grp1) and (ap_enable_reg_pp0_iter0_reg = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage1) and (icmp_ln174_reg_1191 = ap_const_lv1_0)) or ((ap_const_boolean_0 = ap_block_pp1_stage2_grp9) and (ap_const_logic_1 = ap_CS_fsm_pp1_stage2) and (ap_enable_reg_pp1_iter3 = ap_const_logic_1)) or ((ap_const_boolean_0 = ap_block_pp1_stage1_subdone_grp8_done_reg) and (ap_const_boolean_0 = ap_block_pp1_stage1_grp8) and (ap_const_logic_1 = ap_CS_fsm_pp1_stage1) and (ap_enable_reg_pp1_iter3 = ap_const_logic_1)) or ((ap_const_boolean_0 = ap_block_pp1_stage0_grp6) and (ap_const_logic_1 = ap_CS_fsm_pp1_stage0) and (ap_enable_reg_pp1_iter3 = ap_const_logic_1)) or ((ap_const_boolean_0 = ap_block_pp0_stage0_grp3) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1)) or ((ap_const_boolean_0 = ap_block_pp0_stage2_grp2) and (ap_enable_reg_pp0_iter0_reg = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage2) and (icmp_ln174_reg_1191 
    = ap_const_lv1_0)))) then 
            gmem_read_blk_n_R <= m_axi_gmem_read_0_RVALID;
        else 
            gmem_read_blk_n_R <= ap_const_logic_1;
        end if; 
    end process;

    grp_ocnn6_assembly_line_8_layers_fu_611_ap_start <= grp_ocnn6_assembly_line_8_layers_fu_611_ap_start_reg;
    icmp_fu_939_p2 <= "1" when (tmp_fu_930_p4 = ap_const_lv23_0) else "0";
    icmp_ln174_fu_897_p2 <= "1" when (initial_voxel_morton_addr_fu_434 = wide_trip_count_loc_read_reg_1080) else "0";
    icmp_ln226_fu_960_p2 <= "1" when (v_fu_446 = select_ln226_reg_1217) else "0";
    initial_stream_i_din <= std_logic_vector(IEEE.numeric_std.resize(unsigned(or_ln243_1_fu_1035_p7),1085));

    initial_stream_i_read_assign_proc : process(grp_ocnn6_assembly_line_8_layers_fu_611_initial_stream_read, ap_CS_fsm_state30)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state30)) then 
            initial_stream_i_read <= grp_ocnn6_assembly_line_8_layers_fu_611_initial_stream_read;
        else 
            initial_stream_i_read <= ap_const_logic_0;
        end if; 
    end process;


    initial_stream_i_write_assign_proc : process(ap_CS_fsm_pp1_stage0, ap_enable_reg_pp1_iter4, ap_block_pp1_stage0_11001_grp6)
    begin
        if (((ap_const_boolean_0 = ap_block_pp1_stage0_11001_grp6) and (ap_const_logic_1 = ap_CS_fsm_pp1_stage0) and (ap_enable_reg_pp1_iter4 = ap_const_logic_1))) then 
            initial_stream_i_write <= ap_const_logic_1;
        else 
            initial_stream_i_write <= ap_const_logic_0;
        end if; 
    end process;

    layer_pipeline_streams_8_din <= grp_ocnn6_assembly_line_8_layers_fu_611_layer_pipeline_streams_8_din;
    layer_pipeline_streams_8_write <= grp_ocnn6_assembly_line_8_layers_fu_611_layer_pipeline_streams_8_write;
    layer_streams_0_i_i_i_full_n <= ap_const_logic_1;
    m_axi_gmem_bias1_0_ARADDR <= grp_ocnn6_assembly_line_8_layers_fu_611_m_axi_gmem_bias1_0_ARADDR;
    m_axi_gmem_bias1_0_ARBURST <= grp_ocnn6_assembly_line_8_layers_fu_611_m_axi_gmem_bias1_0_ARBURST;
    m_axi_gmem_bias1_0_ARCACHE <= grp_ocnn6_assembly_line_8_layers_fu_611_m_axi_gmem_bias1_0_ARCACHE;
    m_axi_gmem_bias1_0_ARID <= grp_ocnn6_assembly_line_8_layers_fu_611_m_axi_gmem_bias1_0_ARID;
    m_axi_gmem_bias1_0_ARLEN <= grp_ocnn6_assembly_line_8_layers_fu_611_m_axi_gmem_bias1_0_ARLEN;
    m_axi_gmem_bias1_0_ARLOCK <= grp_ocnn6_assembly_line_8_layers_fu_611_m_axi_gmem_bias1_0_ARLOCK;
    m_axi_gmem_bias1_0_ARPROT <= grp_ocnn6_assembly_line_8_layers_fu_611_m_axi_gmem_bias1_0_ARPROT;
    m_axi_gmem_bias1_0_ARQOS <= grp_ocnn6_assembly_line_8_layers_fu_611_m_axi_gmem_bias1_0_ARQOS;
    m_axi_gmem_bias1_0_ARREGION <= grp_ocnn6_assembly_line_8_layers_fu_611_m_axi_gmem_bias1_0_ARREGION;
    m_axi_gmem_bias1_0_ARSIZE <= grp_ocnn6_assembly_line_8_layers_fu_611_m_axi_gmem_bias1_0_ARSIZE;
    m_axi_gmem_bias1_0_ARUSER <= grp_ocnn6_assembly_line_8_layers_fu_611_m_axi_gmem_bias1_0_ARUSER;
    m_axi_gmem_bias1_0_ARVALID <= grp_ocnn6_assembly_line_8_layers_fu_611_m_axi_gmem_bias1_0_ARVALID;
    m_axi_gmem_bias1_0_AWADDR <= ap_const_lv64_0;
    m_axi_gmem_bias1_0_AWBURST <= ap_const_lv2_0;
    m_axi_gmem_bias1_0_AWCACHE <= ap_const_lv4_0;
    m_axi_gmem_bias1_0_AWID <= ap_const_lv1_0;
    m_axi_gmem_bias1_0_AWLEN <= ap_const_lv32_0;
    m_axi_gmem_bias1_0_AWLOCK <= ap_const_lv2_0;
    m_axi_gmem_bias1_0_AWPROT <= ap_const_lv3_0;
    m_axi_gmem_bias1_0_AWQOS <= ap_const_lv4_0;
    m_axi_gmem_bias1_0_AWREGION <= ap_const_lv4_0;
    m_axi_gmem_bias1_0_AWSIZE <= ap_const_lv3_0;
    m_axi_gmem_bias1_0_AWUSER <= ap_const_lv1_0;
    m_axi_gmem_bias1_0_AWVALID <= ap_const_logic_0;
    m_axi_gmem_bias1_0_BREADY <= ap_const_logic_0;
    m_axi_gmem_bias1_0_RREADY <= grp_ocnn6_assembly_line_8_layers_fu_611_m_axi_gmem_bias1_0_RREADY;
    m_axi_gmem_bias1_0_WDATA <= ap_const_lv32_0;
    m_axi_gmem_bias1_0_WID <= ap_const_lv1_0;
    m_axi_gmem_bias1_0_WLAST <= ap_const_logic_0;
    m_axi_gmem_bias1_0_WSTRB <= ap_const_lv4_0;
    m_axi_gmem_bias1_0_WUSER <= ap_const_lv1_0;
    m_axi_gmem_bias1_0_WVALID <= ap_const_logic_0;
    m_axi_gmem_bias2_0_ARADDR <= grp_ocnn6_assembly_line_8_layers_fu_611_m_axi_gmem_bias2_0_ARADDR;
    m_axi_gmem_bias2_0_ARBURST <= grp_ocnn6_assembly_line_8_layers_fu_611_m_axi_gmem_bias2_0_ARBURST;
    m_axi_gmem_bias2_0_ARCACHE <= grp_ocnn6_assembly_line_8_layers_fu_611_m_axi_gmem_bias2_0_ARCACHE;
    m_axi_gmem_bias2_0_ARID <= grp_ocnn6_assembly_line_8_layers_fu_611_m_axi_gmem_bias2_0_ARID;
    m_axi_gmem_bias2_0_ARLEN <= grp_ocnn6_assembly_line_8_layers_fu_611_m_axi_gmem_bias2_0_ARLEN;
    m_axi_gmem_bias2_0_ARLOCK <= grp_ocnn6_assembly_line_8_layers_fu_611_m_axi_gmem_bias2_0_ARLOCK;
    m_axi_gmem_bias2_0_ARPROT <= grp_ocnn6_assembly_line_8_layers_fu_611_m_axi_gmem_bias2_0_ARPROT;
    m_axi_gmem_bias2_0_ARQOS <= grp_ocnn6_assembly_line_8_layers_fu_611_m_axi_gmem_bias2_0_ARQOS;
    m_axi_gmem_bias2_0_ARREGION <= grp_ocnn6_assembly_line_8_layers_fu_611_m_axi_gmem_bias2_0_ARREGION;
    m_axi_gmem_bias2_0_ARSIZE <= grp_ocnn6_assembly_line_8_layers_fu_611_m_axi_gmem_bias2_0_ARSIZE;
    m_axi_gmem_bias2_0_ARUSER <= grp_ocnn6_assembly_line_8_layers_fu_611_m_axi_gmem_bias2_0_ARUSER;
    m_axi_gmem_bias2_0_ARVALID <= grp_ocnn6_assembly_line_8_layers_fu_611_m_axi_gmem_bias2_0_ARVALID;
    m_axi_gmem_bias2_0_AWADDR <= ap_const_lv64_0;
    m_axi_gmem_bias2_0_AWBURST <= ap_const_lv2_0;
    m_axi_gmem_bias2_0_AWCACHE <= ap_const_lv4_0;
    m_axi_gmem_bias2_0_AWID <= ap_const_lv1_0;
    m_axi_gmem_bias2_0_AWLEN <= ap_const_lv32_0;
    m_axi_gmem_bias2_0_AWLOCK <= ap_const_lv2_0;
    m_axi_gmem_bias2_0_AWPROT <= ap_const_lv3_0;
    m_axi_gmem_bias2_0_AWQOS <= ap_const_lv4_0;
    m_axi_gmem_bias2_0_AWREGION <= ap_const_lv4_0;
    m_axi_gmem_bias2_0_AWSIZE <= ap_const_lv3_0;
    m_axi_gmem_bias2_0_AWUSER <= ap_const_lv1_0;
    m_axi_gmem_bias2_0_AWVALID <= ap_const_logic_0;
    m_axi_gmem_bias2_0_BREADY <= ap_const_logic_0;
    m_axi_gmem_bias2_0_RREADY <= grp_ocnn6_assembly_line_8_layers_fu_611_m_axi_gmem_bias2_0_RREADY;
    m_axi_gmem_bias2_0_WDATA <= ap_const_lv32_0;
    m_axi_gmem_bias2_0_WID <= ap_const_lv1_0;
    m_axi_gmem_bias2_0_WLAST <= ap_const_logic_0;
    m_axi_gmem_bias2_0_WSTRB <= ap_const_lv4_0;
    m_axi_gmem_bias2_0_WUSER <= ap_const_lv1_0;
    m_axi_gmem_bias2_0_WVALID <= ap_const_logic_0;
    m_axi_gmem_bias3_0_ARADDR <= grp_ocnn6_assembly_line_8_layers_fu_611_m_axi_gmem_bias3_0_ARADDR;
    m_axi_gmem_bias3_0_ARBURST <= grp_ocnn6_assembly_line_8_layers_fu_611_m_axi_gmem_bias3_0_ARBURST;
    m_axi_gmem_bias3_0_ARCACHE <= grp_ocnn6_assembly_line_8_layers_fu_611_m_axi_gmem_bias3_0_ARCACHE;
    m_axi_gmem_bias3_0_ARID <= grp_ocnn6_assembly_line_8_layers_fu_611_m_axi_gmem_bias3_0_ARID;
    m_axi_gmem_bias3_0_ARLEN <= grp_ocnn6_assembly_line_8_layers_fu_611_m_axi_gmem_bias3_0_ARLEN;
    m_axi_gmem_bias3_0_ARLOCK <= grp_ocnn6_assembly_line_8_layers_fu_611_m_axi_gmem_bias3_0_ARLOCK;
    m_axi_gmem_bias3_0_ARPROT <= grp_ocnn6_assembly_line_8_layers_fu_611_m_axi_gmem_bias3_0_ARPROT;
    m_axi_gmem_bias3_0_ARQOS <= grp_ocnn6_assembly_line_8_layers_fu_611_m_axi_gmem_bias3_0_ARQOS;
    m_axi_gmem_bias3_0_ARREGION <= grp_ocnn6_assembly_line_8_layers_fu_611_m_axi_gmem_bias3_0_ARREGION;
    m_axi_gmem_bias3_0_ARSIZE <= grp_ocnn6_assembly_line_8_layers_fu_611_m_axi_gmem_bias3_0_ARSIZE;
    m_axi_gmem_bias3_0_ARUSER <= grp_ocnn6_assembly_line_8_layers_fu_611_m_axi_gmem_bias3_0_ARUSER;
    m_axi_gmem_bias3_0_ARVALID <= grp_ocnn6_assembly_line_8_layers_fu_611_m_axi_gmem_bias3_0_ARVALID;
    m_axi_gmem_bias3_0_AWADDR <= ap_const_lv64_0;
    m_axi_gmem_bias3_0_AWBURST <= ap_const_lv2_0;
    m_axi_gmem_bias3_0_AWCACHE <= ap_const_lv4_0;
    m_axi_gmem_bias3_0_AWID <= ap_const_lv1_0;
    m_axi_gmem_bias3_0_AWLEN <= ap_const_lv32_0;
    m_axi_gmem_bias3_0_AWLOCK <= ap_const_lv2_0;
    m_axi_gmem_bias3_0_AWPROT <= ap_const_lv3_0;
    m_axi_gmem_bias3_0_AWQOS <= ap_const_lv4_0;
    m_axi_gmem_bias3_0_AWREGION <= ap_const_lv4_0;
    m_axi_gmem_bias3_0_AWSIZE <= ap_const_lv3_0;
    m_axi_gmem_bias3_0_AWUSER <= ap_const_lv1_0;
    m_axi_gmem_bias3_0_AWVALID <= ap_const_logic_0;
    m_axi_gmem_bias3_0_BREADY <= ap_const_logic_0;
    m_axi_gmem_bias3_0_RREADY <= grp_ocnn6_assembly_line_8_layers_fu_611_m_axi_gmem_bias3_0_RREADY;
    m_axi_gmem_bias3_0_WDATA <= ap_const_lv32_0;
    m_axi_gmem_bias3_0_WID <= ap_const_lv1_0;
    m_axi_gmem_bias3_0_WLAST <= ap_const_logic_0;
    m_axi_gmem_bias3_0_WSTRB <= ap_const_lv4_0;
    m_axi_gmem_bias3_0_WUSER <= ap_const_lv1_0;
    m_axi_gmem_bias3_0_WVALID <= ap_const_logic_0;
    m_axi_gmem_bias4_0_ARADDR <= grp_ocnn6_assembly_line_8_layers_fu_611_m_axi_gmem_bias4_0_ARADDR;
    m_axi_gmem_bias4_0_ARBURST <= grp_ocnn6_assembly_line_8_layers_fu_611_m_axi_gmem_bias4_0_ARBURST;
    m_axi_gmem_bias4_0_ARCACHE <= grp_ocnn6_assembly_line_8_layers_fu_611_m_axi_gmem_bias4_0_ARCACHE;
    m_axi_gmem_bias4_0_ARID <= grp_ocnn6_assembly_line_8_layers_fu_611_m_axi_gmem_bias4_0_ARID;
    m_axi_gmem_bias4_0_ARLEN <= grp_ocnn6_assembly_line_8_layers_fu_611_m_axi_gmem_bias4_0_ARLEN;
    m_axi_gmem_bias4_0_ARLOCK <= grp_ocnn6_assembly_line_8_layers_fu_611_m_axi_gmem_bias4_0_ARLOCK;
    m_axi_gmem_bias4_0_ARPROT <= grp_ocnn6_assembly_line_8_layers_fu_611_m_axi_gmem_bias4_0_ARPROT;
    m_axi_gmem_bias4_0_ARQOS <= grp_ocnn6_assembly_line_8_layers_fu_611_m_axi_gmem_bias4_0_ARQOS;
    m_axi_gmem_bias4_0_ARREGION <= grp_ocnn6_assembly_line_8_layers_fu_611_m_axi_gmem_bias4_0_ARREGION;
    m_axi_gmem_bias4_0_ARSIZE <= grp_ocnn6_assembly_line_8_layers_fu_611_m_axi_gmem_bias4_0_ARSIZE;
    m_axi_gmem_bias4_0_ARUSER <= grp_ocnn6_assembly_line_8_layers_fu_611_m_axi_gmem_bias4_0_ARUSER;
    m_axi_gmem_bias4_0_ARVALID <= grp_ocnn6_assembly_line_8_layers_fu_611_m_axi_gmem_bias4_0_ARVALID;
    m_axi_gmem_bias4_0_AWADDR <= ap_const_lv64_0;
    m_axi_gmem_bias4_0_AWBURST <= ap_const_lv2_0;
    m_axi_gmem_bias4_0_AWCACHE <= ap_const_lv4_0;
    m_axi_gmem_bias4_0_AWID <= ap_const_lv1_0;
    m_axi_gmem_bias4_0_AWLEN <= ap_const_lv32_0;
    m_axi_gmem_bias4_0_AWLOCK <= ap_const_lv2_0;
    m_axi_gmem_bias4_0_AWPROT <= ap_const_lv3_0;
    m_axi_gmem_bias4_0_AWQOS <= ap_const_lv4_0;
    m_axi_gmem_bias4_0_AWREGION <= ap_const_lv4_0;
    m_axi_gmem_bias4_0_AWSIZE <= ap_const_lv3_0;
    m_axi_gmem_bias4_0_AWUSER <= ap_const_lv1_0;
    m_axi_gmem_bias4_0_AWVALID <= ap_const_logic_0;
    m_axi_gmem_bias4_0_BREADY <= ap_const_logic_0;
    m_axi_gmem_bias4_0_RREADY <= grp_ocnn6_assembly_line_8_layers_fu_611_m_axi_gmem_bias4_0_RREADY;
    m_axi_gmem_bias4_0_WDATA <= ap_const_lv32_0;
    m_axi_gmem_bias4_0_WID <= ap_const_lv1_0;
    m_axi_gmem_bias4_0_WLAST <= ap_const_logic_0;
    m_axi_gmem_bias4_0_WSTRB <= ap_const_lv4_0;
    m_axi_gmem_bias4_0_WUSER <= ap_const_lv1_0;
    m_axi_gmem_bias4_0_WVALID <= ap_const_logic_0;
    m_axi_gmem_bias5_0_ARADDR <= grp_ocnn6_assembly_line_8_layers_fu_611_m_axi_gmem_bias5_0_ARADDR;
    m_axi_gmem_bias5_0_ARBURST <= grp_ocnn6_assembly_line_8_layers_fu_611_m_axi_gmem_bias5_0_ARBURST;
    m_axi_gmem_bias5_0_ARCACHE <= grp_ocnn6_assembly_line_8_layers_fu_611_m_axi_gmem_bias5_0_ARCACHE;
    m_axi_gmem_bias5_0_ARID <= grp_ocnn6_assembly_line_8_layers_fu_611_m_axi_gmem_bias5_0_ARID;
    m_axi_gmem_bias5_0_ARLEN <= grp_ocnn6_assembly_line_8_layers_fu_611_m_axi_gmem_bias5_0_ARLEN;
    m_axi_gmem_bias5_0_ARLOCK <= grp_ocnn6_assembly_line_8_layers_fu_611_m_axi_gmem_bias5_0_ARLOCK;
    m_axi_gmem_bias5_0_ARPROT <= grp_ocnn6_assembly_line_8_layers_fu_611_m_axi_gmem_bias5_0_ARPROT;
    m_axi_gmem_bias5_0_ARQOS <= grp_ocnn6_assembly_line_8_layers_fu_611_m_axi_gmem_bias5_0_ARQOS;
    m_axi_gmem_bias5_0_ARREGION <= grp_ocnn6_assembly_line_8_layers_fu_611_m_axi_gmem_bias5_0_ARREGION;
    m_axi_gmem_bias5_0_ARSIZE <= grp_ocnn6_assembly_line_8_layers_fu_611_m_axi_gmem_bias5_0_ARSIZE;
    m_axi_gmem_bias5_0_ARUSER <= grp_ocnn6_assembly_line_8_layers_fu_611_m_axi_gmem_bias5_0_ARUSER;
    m_axi_gmem_bias5_0_ARVALID <= grp_ocnn6_assembly_line_8_layers_fu_611_m_axi_gmem_bias5_0_ARVALID;
    m_axi_gmem_bias5_0_AWADDR <= ap_const_lv64_0;
    m_axi_gmem_bias5_0_AWBURST <= ap_const_lv2_0;
    m_axi_gmem_bias5_0_AWCACHE <= ap_const_lv4_0;
    m_axi_gmem_bias5_0_AWID <= ap_const_lv1_0;
    m_axi_gmem_bias5_0_AWLEN <= ap_const_lv32_0;
    m_axi_gmem_bias5_0_AWLOCK <= ap_const_lv2_0;
    m_axi_gmem_bias5_0_AWPROT <= ap_const_lv3_0;
    m_axi_gmem_bias5_0_AWQOS <= ap_const_lv4_0;
    m_axi_gmem_bias5_0_AWREGION <= ap_const_lv4_0;
    m_axi_gmem_bias5_0_AWSIZE <= ap_const_lv3_0;
    m_axi_gmem_bias5_0_AWUSER <= ap_const_lv1_0;
    m_axi_gmem_bias5_0_AWVALID <= ap_const_logic_0;
    m_axi_gmem_bias5_0_BREADY <= ap_const_logic_0;
    m_axi_gmem_bias5_0_RREADY <= grp_ocnn6_assembly_line_8_layers_fu_611_m_axi_gmem_bias5_0_RREADY;
    m_axi_gmem_bias5_0_WDATA <= ap_const_lv32_0;
    m_axi_gmem_bias5_0_WID <= ap_const_lv1_0;
    m_axi_gmem_bias5_0_WLAST <= ap_const_logic_0;
    m_axi_gmem_bias5_0_WSTRB <= ap_const_lv4_0;
    m_axi_gmem_bias5_0_WUSER <= ap_const_lv1_0;
    m_axi_gmem_bias5_0_WVALID <= ap_const_logic_0;
    m_axi_gmem_bias6_0_ARADDR <= grp_ocnn6_assembly_line_8_layers_fu_611_m_axi_gmem_bias6_0_ARADDR;
    m_axi_gmem_bias6_0_ARBURST <= grp_ocnn6_assembly_line_8_layers_fu_611_m_axi_gmem_bias6_0_ARBURST;
    m_axi_gmem_bias6_0_ARCACHE <= grp_ocnn6_assembly_line_8_layers_fu_611_m_axi_gmem_bias6_0_ARCACHE;
    m_axi_gmem_bias6_0_ARID <= grp_ocnn6_assembly_line_8_layers_fu_611_m_axi_gmem_bias6_0_ARID;
    m_axi_gmem_bias6_0_ARLEN <= grp_ocnn6_assembly_line_8_layers_fu_611_m_axi_gmem_bias6_0_ARLEN;
    m_axi_gmem_bias6_0_ARLOCK <= grp_ocnn6_assembly_line_8_layers_fu_611_m_axi_gmem_bias6_0_ARLOCK;
    m_axi_gmem_bias6_0_ARPROT <= grp_ocnn6_assembly_line_8_layers_fu_611_m_axi_gmem_bias6_0_ARPROT;
    m_axi_gmem_bias6_0_ARQOS <= grp_ocnn6_assembly_line_8_layers_fu_611_m_axi_gmem_bias6_0_ARQOS;
    m_axi_gmem_bias6_0_ARREGION <= grp_ocnn6_assembly_line_8_layers_fu_611_m_axi_gmem_bias6_0_ARREGION;
    m_axi_gmem_bias6_0_ARSIZE <= grp_ocnn6_assembly_line_8_layers_fu_611_m_axi_gmem_bias6_0_ARSIZE;
    m_axi_gmem_bias6_0_ARUSER <= grp_ocnn6_assembly_line_8_layers_fu_611_m_axi_gmem_bias6_0_ARUSER;
    m_axi_gmem_bias6_0_ARVALID <= grp_ocnn6_assembly_line_8_layers_fu_611_m_axi_gmem_bias6_0_ARVALID;
    m_axi_gmem_bias6_0_AWADDR <= ap_const_lv64_0;
    m_axi_gmem_bias6_0_AWBURST <= ap_const_lv2_0;
    m_axi_gmem_bias6_0_AWCACHE <= ap_const_lv4_0;
    m_axi_gmem_bias6_0_AWID <= ap_const_lv1_0;
    m_axi_gmem_bias6_0_AWLEN <= ap_const_lv32_0;
    m_axi_gmem_bias6_0_AWLOCK <= ap_const_lv2_0;
    m_axi_gmem_bias6_0_AWPROT <= ap_const_lv3_0;
    m_axi_gmem_bias6_0_AWQOS <= ap_const_lv4_0;
    m_axi_gmem_bias6_0_AWREGION <= ap_const_lv4_0;
    m_axi_gmem_bias6_0_AWSIZE <= ap_const_lv3_0;
    m_axi_gmem_bias6_0_AWUSER <= ap_const_lv1_0;
    m_axi_gmem_bias6_0_AWVALID <= ap_const_logic_0;
    m_axi_gmem_bias6_0_BREADY <= ap_const_logic_0;
    m_axi_gmem_bias6_0_RREADY <= grp_ocnn6_assembly_line_8_layers_fu_611_m_axi_gmem_bias6_0_RREADY;
    m_axi_gmem_bias6_0_WDATA <= ap_const_lv32_0;
    m_axi_gmem_bias6_0_WID <= ap_const_lv1_0;
    m_axi_gmem_bias6_0_WLAST <= ap_const_logic_0;
    m_axi_gmem_bias6_0_WSTRB <= ap_const_lv4_0;
    m_axi_gmem_bias6_0_WUSER <= ap_const_lv1_0;
    m_axi_gmem_bias6_0_WVALID <= ap_const_logic_0;
    m_axi_gmem_bias7_0_ARADDR <= grp_ocnn6_assembly_line_8_layers_fu_611_m_axi_gmem_bias7_0_ARADDR;
    m_axi_gmem_bias7_0_ARBURST <= grp_ocnn6_assembly_line_8_layers_fu_611_m_axi_gmem_bias7_0_ARBURST;
    m_axi_gmem_bias7_0_ARCACHE <= grp_ocnn6_assembly_line_8_layers_fu_611_m_axi_gmem_bias7_0_ARCACHE;
    m_axi_gmem_bias7_0_ARID <= grp_ocnn6_assembly_line_8_layers_fu_611_m_axi_gmem_bias7_0_ARID;
    m_axi_gmem_bias7_0_ARLEN <= grp_ocnn6_assembly_line_8_layers_fu_611_m_axi_gmem_bias7_0_ARLEN;
    m_axi_gmem_bias7_0_ARLOCK <= grp_ocnn6_assembly_line_8_layers_fu_611_m_axi_gmem_bias7_0_ARLOCK;
    m_axi_gmem_bias7_0_ARPROT <= grp_ocnn6_assembly_line_8_layers_fu_611_m_axi_gmem_bias7_0_ARPROT;
    m_axi_gmem_bias7_0_ARQOS <= grp_ocnn6_assembly_line_8_layers_fu_611_m_axi_gmem_bias7_0_ARQOS;
    m_axi_gmem_bias7_0_ARREGION <= grp_ocnn6_assembly_line_8_layers_fu_611_m_axi_gmem_bias7_0_ARREGION;
    m_axi_gmem_bias7_0_ARSIZE <= grp_ocnn6_assembly_line_8_layers_fu_611_m_axi_gmem_bias7_0_ARSIZE;
    m_axi_gmem_bias7_0_ARUSER <= grp_ocnn6_assembly_line_8_layers_fu_611_m_axi_gmem_bias7_0_ARUSER;
    m_axi_gmem_bias7_0_ARVALID <= grp_ocnn6_assembly_line_8_layers_fu_611_m_axi_gmem_bias7_0_ARVALID;
    m_axi_gmem_bias7_0_AWADDR <= ap_const_lv64_0;
    m_axi_gmem_bias7_0_AWBURST <= ap_const_lv2_0;
    m_axi_gmem_bias7_0_AWCACHE <= ap_const_lv4_0;
    m_axi_gmem_bias7_0_AWID <= ap_const_lv1_0;
    m_axi_gmem_bias7_0_AWLEN <= ap_const_lv32_0;
    m_axi_gmem_bias7_0_AWLOCK <= ap_const_lv2_0;
    m_axi_gmem_bias7_0_AWPROT <= ap_const_lv3_0;
    m_axi_gmem_bias7_0_AWQOS <= ap_const_lv4_0;
    m_axi_gmem_bias7_0_AWREGION <= ap_const_lv4_0;
    m_axi_gmem_bias7_0_AWSIZE <= ap_const_lv3_0;
    m_axi_gmem_bias7_0_AWUSER <= ap_const_lv1_0;
    m_axi_gmem_bias7_0_AWVALID <= ap_const_logic_0;
    m_axi_gmem_bias7_0_BREADY <= ap_const_logic_0;
    m_axi_gmem_bias7_0_RREADY <= grp_ocnn6_assembly_line_8_layers_fu_611_m_axi_gmem_bias7_0_RREADY;
    m_axi_gmem_bias7_0_WDATA <= ap_const_lv32_0;
    m_axi_gmem_bias7_0_WID <= ap_const_lv1_0;
    m_axi_gmem_bias7_0_WLAST <= ap_const_logic_0;
    m_axi_gmem_bias7_0_WSTRB <= ap_const_lv4_0;
    m_axi_gmem_bias7_0_WUSER <= ap_const_lv1_0;
    m_axi_gmem_bias7_0_WVALID <= ap_const_logic_0;
    m_axi_gmem_bias8_0_ARADDR <= grp_ocnn6_assembly_line_8_layers_fu_611_m_axi_gmem_bias8_0_ARADDR;
    m_axi_gmem_bias8_0_ARBURST <= grp_ocnn6_assembly_line_8_layers_fu_611_m_axi_gmem_bias8_0_ARBURST;
    m_axi_gmem_bias8_0_ARCACHE <= grp_ocnn6_assembly_line_8_layers_fu_611_m_axi_gmem_bias8_0_ARCACHE;
    m_axi_gmem_bias8_0_ARID <= grp_ocnn6_assembly_line_8_layers_fu_611_m_axi_gmem_bias8_0_ARID;
    m_axi_gmem_bias8_0_ARLEN <= grp_ocnn6_assembly_line_8_layers_fu_611_m_axi_gmem_bias8_0_ARLEN;
    m_axi_gmem_bias8_0_ARLOCK <= grp_ocnn6_assembly_line_8_layers_fu_611_m_axi_gmem_bias8_0_ARLOCK;
    m_axi_gmem_bias8_0_ARPROT <= grp_ocnn6_assembly_line_8_layers_fu_611_m_axi_gmem_bias8_0_ARPROT;
    m_axi_gmem_bias8_0_ARQOS <= grp_ocnn6_assembly_line_8_layers_fu_611_m_axi_gmem_bias8_0_ARQOS;
    m_axi_gmem_bias8_0_ARREGION <= grp_ocnn6_assembly_line_8_layers_fu_611_m_axi_gmem_bias8_0_ARREGION;
    m_axi_gmem_bias8_0_ARSIZE <= grp_ocnn6_assembly_line_8_layers_fu_611_m_axi_gmem_bias8_0_ARSIZE;
    m_axi_gmem_bias8_0_ARUSER <= grp_ocnn6_assembly_line_8_layers_fu_611_m_axi_gmem_bias8_0_ARUSER;
    m_axi_gmem_bias8_0_ARVALID <= grp_ocnn6_assembly_line_8_layers_fu_611_m_axi_gmem_bias8_0_ARVALID;
    m_axi_gmem_bias8_0_AWADDR <= ap_const_lv64_0;
    m_axi_gmem_bias8_0_AWBURST <= ap_const_lv2_0;
    m_axi_gmem_bias8_0_AWCACHE <= ap_const_lv4_0;
    m_axi_gmem_bias8_0_AWID <= ap_const_lv1_0;
    m_axi_gmem_bias8_0_AWLEN <= ap_const_lv32_0;
    m_axi_gmem_bias8_0_AWLOCK <= ap_const_lv2_0;
    m_axi_gmem_bias8_0_AWPROT <= ap_const_lv3_0;
    m_axi_gmem_bias8_0_AWQOS <= ap_const_lv4_0;
    m_axi_gmem_bias8_0_AWREGION <= ap_const_lv4_0;
    m_axi_gmem_bias8_0_AWSIZE <= ap_const_lv3_0;
    m_axi_gmem_bias8_0_AWUSER <= ap_const_lv1_0;
    m_axi_gmem_bias8_0_AWVALID <= ap_const_logic_0;
    m_axi_gmem_bias8_0_BREADY <= ap_const_logic_0;
    m_axi_gmem_bias8_0_RREADY <= grp_ocnn6_assembly_line_8_layers_fu_611_m_axi_gmem_bias8_0_RREADY;
    m_axi_gmem_bias8_0_WDATA <= ap_const_lv32_0;
    m_axi_gmem_bias8_0_WID <= ap_const_lv1_0;
    m_axi_gmem_bias8_0_WLAST <= ap_const_logic_0;
    m_axi_gmem_bias8_0_WSTRB <= ap_const_lv4_0;
    m_axi_gmem_bias8_0_WUSER <= ap_const_lv1_0;
    m_axi_gmem_bias8_0_WVALID <= ap_const_logic_0;

    m_axi_gmem_read_0_ARADDR_assign_proc : process(m_axi_gmem_read_0_ARREADY, ap_CS_fsm_state2, ap_CS_fsm_pp1_stage1, ap_enable_reg_pp1_iter0_reg, icmp_ln226_reg_1222, ap_block_pp1_stage1_subdone_grp5_done_reg, gmem_read_addr_1_reg_1226, sext_ln174_fu_883_p1, ap_block_pp1_stage1_11001_grp5)
    begin
        if (((ap_const_boolean_0 = ap_block_pp1_stage1_11001_grp5) and (ap_const_boolean_0 = ap_block_pp1_stage1_subdone_grp5_done_reg) and (ap_const_logic_1 = ap_CS_fsm_pp1_stage1) and (icmp_ln226_reg_1222 = ap_const_lv1_0) and (ap_enable_reg_pp1_iter0_reg = ap_const_logic_1))) then 
            m_axi_gmem_read_0_ARADDR <= gmem_read_addr_1_reg_1226;
        elsif (((m_axi_gmem_read_0_ARREADY = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_state2))) then 
            m_axi_gmem_read_0_ARADDR <= sext_ln174_fu_883_p1;
        else 
            m_axi_gmem_read_0_ARADDR <= "XXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXX";
        end if; 
    end process;

    m_axi_gmem_read_0_ARBURST <= ap_const_lv2_0;
    m_axi_gmem_read_0_ARCACHE <= ap_const_lv4_0;
    m_axi_gmem_read_0_ARID <= ap_const_lv1_0;

    m_axi_gmem_read_0_ARLEN_assign_proc : process(m_axi_gmem_read_0_ARREADY, ap_CS_fsm_state2, ap_CS_fsm_pp1_stage1, ap_enable_reg_pp1_iter0_reg, icmp_ln226_reg_1222, ap_block_pp1_stage1_subdone_grp5_done_reg, p_reload_cast_i_fu_869_p1, ap_block_pp1_stage1_11001_grp5)
    begin
        if (((ap_const_boolean_0 = ap_block_pp1_stage1_11001_grp5) and (ap_const_boolean_0 = ap_block_pp1_stage1_subdone_grp5_done_reg) and (ap_const_logic_1 = ap_CS_fsm_pp1_stage1) and (icmp_ln226_reg_1222 = ap_const_lv1_0) and (ap_enable_reg_pp1_iter0_reg = ap_const_logic_1))) then 
            m_axi_gmem_read_0_ARLEN <= ap_const_lv64_3(32 - 1 downto 0);
        elsif (((m_axi_gmem_read_0_ARREADY = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_state2))) then 
            m_axi_gmem_read_0_ARLEN <= p_reload_cast_i_fu_869_p1(32 - 1 downto 0);
        else 
            m_axi_gmem_read_0_ARLEN <= "XXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXX";
        end if; 
    end process;

    m_axi_gmem_read_0_ARLOCK <= ap_const_lv2_0;
    m_axi_gmem_read_0_ARPROT <= ap_const_lv3_0;
    m_axi_gmem_read_0_ARQOS <= ap_const_lv4_0;
    m_axi_gmem_read_0_ARREGION <= ap_const_lv4_0;
    m_axi_gmem_read_0_ARSIZE <= ap_const_lv3_0;
    m_axi_gmem_read_0_ARUSER <= ap_const_lv1_0;

    m_axi_gmem_read_0_ARVALID_assign_proc : process(m_axi_gmem_read_0_ARREADY, ap_CS_fsm_state2, ap_CS_fsm_pp1_stage1, ap_enable_reg_pp1_iter0_reg, icmp_ln226_reg_1222, ap_block_pp1_stage1_subdone_grp5_done_reg, ap_block_pp1_stage1_11001_grp5)
    begin
        if ((((ap_const_boolean_0 = ap_block_pp1_stage1_11001_grp5) and (ap_const_boolean_0 = ap_block_pp1_stage1_subdone_grp5_done_reg) and (ap_const_logic_1 = ap_CS_fsm_pp1_stage1) and (icmp_ln226_reg_1222 = ap_const_lv1_0) and (ap_enable_reg_pp1_iter0_reg = ap_const_logic_1)) or ((m_axi_gmem_read_0_ARREADY = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_state2)))) then 
            m_axi_gmem_read_0_ARVALID <= ap_const_logic_1;
        else 
            m_axi_gmem_read_0_ARVALID <= ap_const_logic_0;
        end if; 
    end process;

    m_axi_gmem_read_0_AWADDR <= ap_const_lv64_0;
    m_axi_gmem_read_0_AWBURST <= ap_const_lv2_0;
    m_axi_gmem_read_0_AWCACHE <= ap_const_lv4_0;
    m_axi_gmem_read_0_AWID <= ap_const_lv1_0;
    m_axi_gmem_read_0_AWLEN <= ap_const_lv32_0;
    m_axi_gmem_read_0_AWLOCK <= ap_const_lv2_0;
    m_axi_gmem_read_0_AWPROT <= ap_const_lv3_0;
    m_axi_gmem_read_0_AWQOS <= ap_const_lv4_0;
    m_axi_gmem_read_0_AWREGION <= ap_const_lv4_0;
    m_axi_gmem_read_0_AWSIZE <= ap_const_lv3_0;
    m_axi_gmem_read_0_AWUSER <= ap_const_lv1_0;
    m_axi_gmem_read_0_AWVALID <= ap_const_logic_0;
    m_axi_gmem_read_0_BREADY <= ap_const_logic_0;

    m_axi_gmem_read_0_RREADY_assign_proc : process(ap_CS_fsm_pp0_stage1, ap_enable_reg_pp0_iter0_reg, icmp_ln174_reg_1191, ap_CS_fsm_pp0_stage2, ap_CS_fsm_pp0_stage0, ap_enable_reg_pp0_iter1, ap_CS_fsm_pp1_stage1, ap_CS_fsm_pp1_stage0, ap_enable_reg_pp1_iter3, ap_block_pp1_stage1_subdone_grp8_done_reg, ap_CS_fsm_pp1_stage2, ap_block_pp0_stage1_11001_grp1, ap_block_pp0_stage2_11001_grp2, ap_block_pp0_stage0_11001_grp3, ap_block_pp1_stage0_11001_grp6, ap_block_pp1_stage1_11001_grp8, ap_block_pp1_stage2_11001_grp9)
    begin
        if ((((ap_const_boolean_0 = ap_block_pp1_stage2_11001_grp9) and (ap_const_logic_1 = ap_CS_fsm_pp1_stage2) and (ap_enable_reg_pp1_iter3 = ap_const_logic_1)) or ((ap_const_boolean_0 = ap_block_pp1_stage1_11001_grp8) and (ap_const_boolean_0 = ap_block_pp1_stage1_subdone_grp8_done_reg) and (ap_const_logic_1 = ap_CS_fsm_pp1_stage1) and (ap_enable_reg_pp1_iter3 = ap_const_logic_1)) or ((ap_const_boolean_0 = ap_block_pp1_stage0_11001_grp6) and (ap_const_logic_1 = ap_CS_fsm_pp1_stage0) and (ap_enable_reg_pp1_iter3 = ap_const_logic_1)) or ((ap_const_boolean_0 = ap_block_pp0_stage0_11001_grp3) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1)) or ((ap_const_boolean_0 = ap_block_pp0_stage2_11001_grp2) and (ap_enable_reg_pp0_iter0_reg = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage2) and (icmp_ln174_reg_1191 = ap_const_lv1_0)) or ((ap_const_boolean_0 = ap_block_pp0_stage1_11001_grp1) and (ap_enable_reg_pp0_iter0_reg = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage1) 
    and (icmp_ln174_reg_1191 = ap_const_lv1_0)))) then 
            m_axi_gmem_read_0_RREADY <= ap_const_logic_1;
        else 
            m_axi_gmem_read_0_RREADY <= ap_const_logic_0;
        end if; 
    end process;

    m_axi_gmem_read_0_WDATA <= ap_const_lv32_0;
    m_axi_gmem_read_0_WID <= ap_const_lv1_0;
    m_axi_gmem_read_0_WLAST <= ap_const_logic_0;
    m_axi_gmem_read_0_WSTRB <= ap_const_lv4_0;
    m_axi_gmem_read_0_WUSER <= ap_const_lv1_0;
    m_axi_gmem_read_0_WVALID <= ap_const_logic_0;
    m_axi_gmem_weights1_0_ARADDR <= grp_ocnn6_assembly_line_8_layers_fu_611_m_axi_gmem_weights1_0_ARADDR;
    m_axi_gmem_weights1_0_ARBURST <= grp_ocnn6_assembly_line_8_layers_fu_611_m_axi_gmem_weights1_0_ARBURST;
    m_axi_gmem_weights1_0_ARCACHE <= grp_ocnn6_assembly_line_8_layers_fu_611_m_axi_gmem_weights1_0_ARCACHE;
    m_axi_gmem_weights1_0_ARID <= grp_ocnn6_assembly_line_8_layers_fu_611_m_axi_gmem_weights1_0_ARID;
    m_axi_gmem_weights1_0_ARLEN <= grp_ocnn6_assembly_line_8_layers_fu_611_m_axi_gmem_weights1_0_ARLEN;
    m_axi_gmem_weights1_0_ARLOCK <= grp_ocnn6_assembly_line_8_layers_fu_611_m_axi_gmem_weights1_0_ARLOCK;
    m_axi_gmem_weights1_0_ARPROT <= grp_ocnn6_assembly_line_8_layers_fu_611_m_axi_gmem_weights1_0_ARPROT;
    m_axi_gmem_weights1_0_ARQOS <= grp_ocnn6_assembly_line_8_layers_fu_611_m_axi_gmem_weights1_0_ARQOS;
    m_axi_gmem_weights1_0_ARREGION <= grp_ocnn6_assembly_line_8_layers_fu_611_m_axi_gmem_weights1_0_ARREGION;
    m_axi_gmem_weights1_0_ARSIZE <= grp_ocnn6_assembly_line_8_layers_fu_611_m_axi_gmem_weights1_0_ARSIZE;
    m_axi_gmem_weights1_0_ARUSER <= grp_ocnn6_assembly_line_8_layers_fu_611_m_axi_gmem_weights1_0_ARUSER;
    m_axi_gmem_weights1_0_ARVALID <= grp_ocnn6_assembly_line_8_layers_fu_611_m_axi_gmem_weights1_0_ARVALID;
    m_axi_gmem_weights1_0_AWADDR <= ap_const_lv64_0;
    m_axi_gmem_weights1_0_AWBURST <= ap_const_lv2_0;
    m_axi_gmem_weights1_0_AWCACHE <= ap_const_lv4_0;
    m_axi_gmem_weights1_0_AWID <= ap_const_lv1_0;
    m_axi_gmem_weights1_0_AWLEN <= ap_const_lv32_0;
    m_axi_gmem_weights1_0_AWLOCK <= ap_const_lv2_0;
    m_axi_gmem_weights1_0_AWPROT <= ap_const_lv3_0;
    m_axi_gmem_weights1_0_AWQOS <= ap_const_lv4_0;
    m_axi_gmem_weights1_0_AWREGION <= ap_const_lv4_0;
    m_axi_gmem_weights1_0_AWSIZE <= ap_const_lv3_0;
    m_axi_gmem_weights1_0_AWUSER <= ap_const_lv1_0;
    m_axi_gmem_weights1_0_AWVALID <= ap_const_logic_0;
    m_axi_gmem_weights1_0_BREADY <= ap_const_logic_0;
    m_axi_gmem_weights1_0_RREADY <= grp_ocnn6_assembly_line_8_layers_fu_611_m_axi_gmem_weights1_0_RREADY;
    m_axi_gmem_weights1_0_WDATA <= ap_const_lv32_0;
    m_axi_gmem_weights1_0_WID <= ap_const_lv1_0;
    m_axi_gmem_weights1_0_WLAST <= ap_const_logic_0;
    m_axi_gmem_weights1_0_WSTRB <= ap_const_lv4_0;
    m_axi_gmem_weights1_0_WUSER <= ap_const_lv1_0;
    m_axi_gmem_weights1_0_WVALID <= ap_const_logic_0;
    m_axi_gmem_weights2_0_ARADDR <= grp_ocnn6_assembly_line_8_layers_fu_611_m_axi_gmem_weights2_0_ARADDR;
    m_axi_gmem_weights2_0_ARBURST <= grp_ocnn6_assembly_line_8_layers_fu_611_m_axi_gmem_weights2_0_ARBURST;
    m_axi_gmem_weights2_0_ARCACHE <= grp_ocnn6_assembly_line_8_layers_fu_611_m_axi_gmem_weights2_0_ARCACHE;
    m_axi_gmem_weights2_0_ARID <= grp_ocnn6_assembly_line_8_layers_fu_611_m_axi_gmem_weights2_0_ARID;
    m_axi_gmem_weights2_0_ARLEN <= grp_ocnn6_assembly_line_8_layers_fu_611_m_axi_gmem_weights2_0_ARLEN;
    m_axi_gmem_weights2_0_ARLOCK <= grp_ocnn6_assembly_line_8_layers_fu_611_m_axi_gmem_weights2_0_ARLOCK;
    m_axi_gmem_weights2_0_ARPROT <= grp_ocnn6_assembly_line_8_layers_fu_611_m_axi_gmem_weights2_0_ARPROT;
    m_axi_gmem_weights2_0_ARQOS <= grp_ocnn6_assembly_line_8_layers_fu_611_m_axi_gmem_weights2_0_ARQOS;
    m_axi_gmem_weights2_0_ARREGION <= grp_ocnn6_assembly_line_8_layers_fu_611_m_axi_gmem_weights2_0_ARREGION;
    m_axi_gmem_weights2_0_ARSIZE <= grp_ocnn6_assembly_line_8_layers_fu_611_m_axi_gmem_weights2_0_ARSIZE;
    m_axi_gmem_weights2_0_ARUSER <= grp_ocnn6_assembly_line_8_layers_fu_611_m_axi_gmem_weights2_0_ARUSER;
    m_axi_gmem_weights2_0_ARVALID <= grp_ocnn6_assembly_line_8_layers_fu_611_m_axi_gmem_weights2_0_ARVALID;
    m_axi_gmem_weights2_0_AWADDR <= ap_const_lv64_0;
    m_axi_gmem_weights2_0_AWBURST <= ap_const_lv2_0;
    m_axi_gmem_weights2_0_AWCACHE <= ap_const_lv4_0;
    m_axi_gmem_weights2_0_AWID <= ap_const_lv1_0;
    m_axi_gmem_weights2_0_AWLEN <= ap_const_lv32_0;
    m_axi_gmem_weights2_0_AWLOCK <= ap_const_lv2_0;
    m_axi_gmem_weights2_0_AWPROT <= ap_const_lv3_0;
    m_axi_gmem_weights2_0_AWQOS <= ap_const_lv4_0;
    m_axi_gmem_weights2_0_AWREGION <= ap_const_lv4_0;
    m_axi_gmem_weights2_0_AWSIZE <= ap_const_lv3_0;
    m_axi_gmem_weights2_0_AWUSER <= ap_const_lv1_0;
    m_axi_gmem_weights2_0_AWVALID <= ap_const_logic_0;
    m_axi_gmem_weights2_0_BREADY <= ap_const_logic_0;
    m_axi_gmem_weights2_0_RREADY <= grp_ocnn6_assembly_line_8_layers_fu_611_m_axi_gmem_weights2_0_RREADY;
    m_axi_gmem_weights2_0_WDATA <= ap_const_lv32_0;
    m_axi_gmem_weights2_0_WID <= ap_const_lv1_0;
    m_axi_gmem_weights2_0_WLAST <= ap_const_logic_0;
    m_axi_gmem_weights2_0_WSTRB <= ap_const_lv4_0;
    m_axi_gmem_weights2_0_WUSER <= ap_const_lv1_0;
    m_axi_gmem_weights2_0_WVALID <= ap_const_logic_0;
    m_axi_gmem_weights3_0_ARADDR <= grp_ocnn6_assembly_line_8_layers_fu_611_m_axi_gmem_weights3_0_ARADDR;
    m_axi_gmem_weights3_0_ARBURST <= grp_ocnn6_assembly_line_8_layers_fu_611_m_axi_gmem_weights3_0_ARBURST;
    m_axi_gmem_weights3_0_ARCACHE <= grp_ocnn6_assembly_line_8_layers_fu_611_m_axi_gmem_weights3_0_ARCACHE;
    m_axi_gmem_weights3_0_ARID <= grp_ocnn6_assembly_line_8_layers_fu_611_m_axi_gmem_weights3_0_ARID;
    m_axi_gmem_weights3_0_ARLEN <= grp_ocnn6_assembly_line_8_layers_fu_611_m_axi_gmem_weights3_0_ARLEN;
    m_axi_gmem_weights3_0_ARLOCK <= grp_ocnn6_assembly_line_8_layers_fu_611_m_axi_gmem_weights3_0_ARLOCK;
    m_axi_gmem_weights3_0_ARPROT <= grp_ocnn6_assembly_line_8_layers_fu_611_m_axi_gmem_weights3_0_ARPROT;
    m_axi_gmem_weights3_0_ARQOS <= grp_ocnn6_assembly_line_8_layers_fu_611_m_axi_gmem_weights3_0_ARQOS;
    m_axi_gmem_weights3_0_ARREGION <= grp_ocnn6_assembly_line_8_layers_fu_611_m_axi_gmem_weights3_0_ARREGION;
    m_axi_gmem_weights3_0_ARSIZE <= grp_ocnn6_assembly_line_8_layers_fu_611_m_axi_gmem_weights3_0_ARSIZE;
    m_axi_gmem_weights3_0_ARUSER <= grp_ocnn6_assembly_line_8_layers_fu_611_m_axi_gmem_weights3_0_ARUSER;
    m_axi_gmem_weights3_0_ARVALID <= grp_ocnn6_assembly_line_8_layers_fu_611_m_axi_gmem_weights3_0_ARVALID;
    m_axi_gmem_weights3_0_AWADDR <= ap_const_lv64_0;
    m_axi_gmem_weights3_0_AWBURST <= ap_const_lv2_0;
    m_axi_gmem_weights3_0_AWCACHE <= ap_const_lv4_0;
    m_axi_gmem_weights3_0_AWID <= ap_const_lv1_0;
    m_axi_gmem_weights3_0_AWLEN <= ap_const_lv32_0;
    m_axi_gmem_weights3_0_AWLOCK <= ap_const_lv2_0;
    m_axi_gmem_weights3_0_AWPROT <= ap_const_lv3_0;
    m_axi_gmem_weights3_0_AWQOS <= ap_const_lv4_0;
    m_axi_gmem_weights3_0_AWREGION <= ap_const_lv4_0;
    m_axi_gmem_weights3_0_AWSIZE <= ap_const_lv3_0;
    m_axi_gmem_weights3_0_AWUSER <= ap_const_lv1_0;
    m_axi_gmem_weights3_0_AWVALID <= ap_const_logic_0;
    m_axi_gmem_weights3_0_BREADY <= ap_const_logic_0;
    m_axi_gmem_weights3_0_RREADY <= grp_ocnn6_assembly_line_8_layers_fu_611_m_axi_gmem_weights3_0_RREADY;
    m_axi_gmem_weights3_0_WDATA <= ap_const_lv32_0;
    m_axi_gmem_weights3_0_WID <= ap_const_lv1_0;
    m_axi_gmem_weights3_0_WLAST <= ap_const_logic_0;
    m_axi_gmem_weights3_0_WSTRB <= ap_const_lv4_0;
    m_axi_gmem_weights3_0_WUSER <= ap_const_lv1_0;
    m_axi_gmem_weights3_0_WVALID <= ap_const_logic_0;
    m_axi_gmem_weights4_0_ARADDR <= grp_ocnn6_assembly_line_8_layers_fu_611_m_axi_gmem_weights4_0_ARADDR;
    m_axi_gmem_weights4_0_ARBURST <= grp_ocnn6_assembly_line_8_layers_fu_611_m_axi_gmem_weights4_0_ARBURST;
    m_axi_gmem_weights4_0_ARCACHE <= grp_ocnn6_assembly_line_8_layers_fu_611_m_axi_gmem_weights4_0_ARCACHE;
    m_axi_gmem_weights4_0_ARID <= grp_ocnn6_assembly_line_8_layers_fu_611_m_axi_gmem_weights4_0_ARID;
    m_axi_gmem_weights4_0_ARLEN <= grp_ocnn6_assembly_line_8_layers_fu_611_m_axi_gmem_weights4_0_ARLEN;
    m_axi_gmem_weights4_0_ARLOCK <= grp_ocnn6_assembly_line_8_layers_fu_611_m_axi_gmem_weights4_0_ARLOCK;
    m_axi_gmem_weights4_0_ARPROT <= grp_ocnn6_assembly_line_8_layers_fu_611_m_axi_gmem_weights4_0_ARPROT;
    m_axi_gmem_weights4_0_ARQOS <= grp_ocnn6_assembly_line_8_layers_fu_611_m_axi_gmem_weights4_0_ARQOS;
    m_axi_gmem_weights4_0_ARREGION <= grp_ocnn6_assembly_line_8_layers_fu_611_m_axi_gmem_weights4_0_ARREGION;
    m_axi_gmem_weights4_0_ARSIZE <= grp_ocnn6_assembly_line_8_layers_fu_611_m_axi_gmem_weights4_0_ARSIZE;
    m_axi_gmem_weights4_0_ARUSER <= grp_ocnn6_assembly_line_8_layers_fu_611_m_axi_gmem_weights4_0_ARUSER;
    m_axi_gmem_weights4_0_ARVALID <= grp_ocnn6_assembly_line_8_layers_fu_611_m_axi_gmem_weights4_0_ARVALID;
    m_axi_gmem_weights4_0_AWADDR <= ap_const_lv64_0;
    m_axi_gmem_weights4_0_AWBURST <= ap_const_lv2_0;
    m_axi_gmem_weights4_0_AWCACHE <= ap_const_lv4_0;
    m_axi_gmem_weights4_0_AWID <= ap_const_lv1_0;
    m_axi_gmem_weights4_0_AWLEN <= ap_const_lv32_0;
    m_axi_gmem_weights4_0_AWLOCK <= ap_const_lv2_0;
    m_axi_gmem_weights4_0_AWPROT <= ap_const_lv3_0;
    m_axi_gmem_weights4_0_AWQOS <= ap_const_lv4_0;
    m_axi_gmem_weights4_0_AWREGION <= ap_const_lv4_0;
    m_axi_gmem_weights4_0_AWSIZE <= ap_const_lv3_0;
    m_axi_gmem_weights4_0_AWUSER <= ap_const_lv1_0;
    m_axi_gmem_weights4_0_AWVALID <= ap_const_logic_0;
    m_axi_gmem_weights4_0_BREADY <= ap_const_logic_0;
    m_axi_gmem_weights4_0_RREADY <= grp_ocnn6_assembly_line_8_layers_fu_611_m_axi_gmem_weights4_0_RREADY;
    m_axi_gmem_weights4_0_WDATA <= ap_const_lv32_0;
    m_axi_gmem_weights4_0_WID <= ap_const_lv1_0;
    m_axi_gmem_weights4_0_WLAST <= ap_const_logic_0;
    m_axi_gmem_weights4_0_WSTRB <= ap_const_lv4_0;
    m_axi_gmem_weights4_0_WUSER <= ap_const_lv1_0;
    m_axi_gmem_weights4_0_WVALID <= ap_const_logic_0;
    m_axi_gmem_weights5_0_ARADDR <= grp_ocnn6_assembly_line_8_layers_fu_611_m_axi_gmem_weights5_0_ARADDR;
    m_axi_gmem_weights5_0_ARBURST <= grp_ocnn6_assembly_line_8_layers_fu_611_m_axi_gmem_weights5_0_ARBURST;
    m_axi_gmem_weights5_0_ARCACHE <= grp_ocnn6_assembly_line_8_layers_fu_611_m_axi_gmem_weights5_0_ARCACHE;
    m_axi_gmem_weights5_0_ARID <= grp_ocnn6_assembly_line_8_layers_fu_611_m_axi_gmem_weights5_0_ARID;
    m_axi_gmem_weights5_0_ARLEN <= grp_ocnn6_assembly_line_8_layers_fu_611_m_axi_gmem_weights5_0_ARLEN;
    m_axi_gmem_weights5_0_ARLOCK <= grp_ocnn6_assembly_line_8_layers_fu_611_m_axi_gmem_weights5_0_ARLOCK;
    m_axi_gmem_weights5_0_ARPROT <= grp_ocnn6_assembly_line_8_layers_fu_611_m_axi_gmem_weights5_0_ARPROT;
    m_axi_gmem_weights5_0_ARQOS <= grp_ocnn6_assembly_line_8_layers_fu_611_m_axi_gmem_weights5_0_ARQOS;
    m_axi_gmem_weights5_0_ARREGION <= grp_ocnn6_assembly_line_8_layers_fu_611_m_axi_gmem_weights5_0_ARREGION;
    m_axi_gmem_weights5_0_ARSIZE <= grp_ocnn6_assembly_line_8_layers_fu_611_m_axi_gmem_weights5_0_ARSIZE;
    m_axi_gmem_weights5_0_ARUSER <= grp_ocnn6_assembly_line_8_layers_fu_611_m_axi_gmem_weights5_0_ARUSER;
    m_axi_gmem_weights5_0_ARVALID <= grp_ocnn6_assembly_line_8_layers_fu_611_m_axi_gmem_weights5_0_ARVALID;
    m_axi_gmem_weights5_0_AWADDR <= ap_const_lv64_0;
    m_axi_gmem_weights5_0_AWBURST <= ap_const_lv2_0;
    m_axi_gmem_weights5_0_AWCACHE <= ap_const_lv4_0;
    m_axi_gmem_weights5_0_AWID <= ap_const_lv1_0;
    m_axi_gmem_weights5_0_AWLEN <= ap_const_lv32_0;
    m_axi_gmem_weights5_0_AWLOCK <= ap_const_lv2_0;
    m_axi_gmem_weights5_0_AWPROT <= ap_const_lv3_0;
    m_axi_gmem_weights5_0_AWQOS <= ap_const_lv4_0;
    m_axi_gmem_weights5_0_AWREGION <= ap_const_lv4_0;
    m_axi_gmem_weights5_0_AWSIZE <= ap_const_lv3_0;
    m_axi_gmem_weights5_0_AWUSER <= ap_const_lv1_0;
    m_axi_gmem_weights5_0_AWVALID <= ap_const_logic_0;
    m_axi_gmem_weights5_0_BREADY <= ap_const_logic_0;
    m_axi_gmem_weights5_0_RREADY <= grp_ocnn6_assembly_line_8_layers_fu_611_m_axi_gmem_weights5_0_RREADY;
    m_axi_gmem_weights5_0_WDATA <= ap_const_lv32_0;
    m_axi_gmem_weights5_0_WID <= ap_const_lv1_0;
    m_axi_gmem_weights5_0_WLAST <= ap_const_logic_0;
    m_axi_gmem_weights5_0_WSTRB <= ap_const_lv4_0;
    m_axi_gmem_weights5_0_WUSER <= ap_const_lv1_0;
    m_axi_gmem_weights5_0_WVALID <= ap_const_logic_0;
    m_axi_gmem_weights6_0_ARADDR <= grp_ocnn6_assembly_line_8_layers_fu_611_m_axi_gmem_weights6_0_ARADDR;
    m_axi_gmem_weights6_0_ARBURST <= grp_ocnn6_assembly_line_8_layers_fu_611_m_axi_gmem_weights6_0_ARBURST;
    m_axi_gmem_weights6_0_ARCACHE <= grp_ocnn6_assembly_line_8_layers_fu_611_m_axi_gmem_weights6_0_ARCACHE;
    m_axi_gmem_weights6_0_ARID <= grp_ocnn6_assembly_line_8_layers_fu_611_m_axi_gmem_weights6_0_ARID;
    m_axi_gmem_weights6_0_ARLEN <= grp_ocnn6_assembly_line_8_layers_fu_611_m_axi_gmem_weights6_0_ARLEN;
    m_axi_gmem_weights6_0_ARLOCK <= grp_ocnn6_assembly_line_8_layers_fu_611_m_axi_gmem_weights6_0_ARLOCK;
    m_axi_gmem_weights6_0_ARPROT <= grp_ocnn6_assembly_line_8_layers_fu_611_m_axi_gmem_weights6_0_ARPROT;
    m_axi_gmem_weights6_0_ARQOS <= grp_ocnn6_assembly_line_8_layers_fu_611_m_axi_gmem_weights6_0_ARQOS;
    m_axi_gmem_weights6_0_ARREGION <= grp_ocnn6_assembly_line_8_layers_fu_611_m_axi_gmem_weights6_0_ARREGION;
    m_axi_gmem_weights6_0_ARSIZE <= grp_ocnn6_assembly_line_8_layers_fu_611_m_axi_gmem_weights6_0_ARSIZE;
    m_axi_gmem_weights6_0_ARUSER <= grp_ocnn6_assembly_line_8_layers_fu_611_m_axi_gmem_weights6_0_ARUSER;
    m_axi_gmem_weights6_0_ARVALID <= grp_ocnn6_assembly_line_8_layers_fu_611_m_axi_gmem_weights6_0_ARVALID;
    m_axi_gmem_weights6_0_AWADDR <= ap_const_lv64_0;
    m_axi_gmem_weights6_0_AWBURST <= ap_const_lv2_0;
    m_axi_gmem_weights6_0_AWCACHE <= ap_const_lv4_0;
    m_axi_gmem_weights6_0_AWID <= ap_const_lv1_0;
    m_axi_gmem_weights6_0_AWLEN <= ap_const_lv32_0;
    m_axi_gmem_weights6_0_AWLOCK <= ap_const_lv2_0;
    m_axi_gmem_weights6_0_AWPROT <= ap_const_lv3_0;
    m_axi_gmem_weights6_0_AWQOS <= ap_const_lv4_0;
    m_axi_gmem_weights6_0_AWREGION <= ap_const_lv4_0;
    m_axi_gmem_weights6_0_AWSIZE <= ap_const_lv3_0;
    m_axi_gmem_weights6_0_AWUSER <= ap_const_lv1_0;
    m_axi_gmem_weights6_0_AWVALID <= ap_const_logic_0;
    m_axi_gmem_weights6_0_BREADY <= ap_const_logic_0;
    m_axi_gmem_weights6_0_RREADY <= grp_ocnn6_assembly_line_8_layers_fu_611_m_axi_gmem_weights6_0_RREADY;
    m_axi_gmem_weights6_0_WDATA <= ap_const_lv32_0;
    m_axi_gmem_weights6_0_WID <= ap_const_lv1_0;
    m_axi_gmem_weights6_0_WLAST <= ap_const_logic_0;
    m_axi_gmem_weights6_0_WSTRB <= ap_const_lv4_0;
    m_axi_gmem_weights6_0_WUSER <= ap_const_lv1_0;
    m_axi_gmem_weights6_0_WVALID <= ap_const_logic_0;
    m_axi_gmem_weights7_0_ARADDR <= grp_ocnn6_assembly_line_8_layers_fu_611_m_axi_gmem_weights7_0_ARADDR;
    m_axi_gmem_weights7_0_ARBURST <= grp_ocnn6_assembly_line_8_layers_fu_611_m_axi_gmem_weights7_0_ARBURST;
    m_axi_gmem_weights7_0_ARCACHE <= grp_ocnn6_assembly_line_8_layers_fu_611_m_axi_gmem_weights7_0_ARCACHE;
    m_axi_gmem_weights7_0_ARID <= grp_ocnn6_assembly_line_8_layers_fu_611_m_axi_gmem_weights7_0_ARID;
    m_axi_gmem_weights7_0_ARLEN <= grp_ocnn6_assembly_line_8_layers_fu_611_m_axi_gmem_weights7_0_ARLEN;
    m_axi_gmem_weights7_0_ARLOCK <= grp_ocnn6_assembly_line_8_layers_fu_611_m_axi_gmem_weights7_0_ARLOCK;
    m_axi_gmem_weights7_0_ARPROT <= grp_ocnn6_assembly_line_8_layers_fu_611_m_axi_gmem_weights7_0_ARPROT;
    m_axi_gmem_weights7_0_ARQOS <= grp_ocnn6_assembly_line_8_layers_fu_611_m_axi_gmem_weights7_0_ARQOS;
    m_axi_gmem_weights7_0_ARREGION <= grp_ocnn6_assembly_line_8_layers_fu_611_m_axi_gmem_weights7_0_ARREGION;
    m_axi_gmem_weights7_0_ARSIZE <= grp_ocnn6_assembly_line_8_layers_fu_611_m_axi_gmem_weights7_0_ARSIZE;
    m_axi_gmem_weights7_0_ARUSER <= grp_ocnn6_assembly_line_8_layers_fu_611_m_axi_gmem_weights7_0_ARUSER;
    m_axi_gmem_weights7_0_ARVALID <= grp_ocnn6_assembly_line_8_layers_fu_611_m_axi_gmem_weights7_0_ARVALID;
    m_axi_gmem_weights7_0_AWADDR <= ap_const_lv64_0;
    m_axi_gmem_weights7_0_AWBURST <= ap_const_lv2_0;
    m_axi_gmem_weights7_0_AWCACHE <= ap_const_lv4_0;
    m_axi_gmem_weights7_0_AWID <= ap_const_lv1_0;
    m_axi_gmem_weights7_0_AWLEN <= ap_const_lv32_0;
    m_axi_gmem_weights7_0_AWLOCK <= ap_const_lv2_0;
    m_axi_gmem_weights7_0_AWPROT <= ap_const_lv3_0;
    m_axi_gmem_weights7_0_AWQOS <= ap_const_lv4_0;
    m_axi_gmem_weights7_0_AWREGION <= ap_const_lv4_0;
    m_axi_gmem_weights7_0_AWSIZE <= ap_const_lv3_0;
    m_axi_gmem_weights7_0_AWUSER <= ap_const_lv1_0;
    m_axi_gmem_weights7_0_AWVALID <= ap_const_logic_0;
    m_axi_gmem_weights7_0_BREADY <= ap_const_logic_0;
    m_axi_gmem_weights7_0_RREADY <= grp_ocnn6_assembly_line_8_layers_fu_611_m_axi_gmem_weights7_0_RREADY;
    m_axi_gmem_weights7_0_WDATA <= ap_const_lv32_0;
    m_axi_gmem_weights7_0_WID <= ap_const_lv1_0;
    m_axi_gmem_weights7_0_WLAST <= ap_const_logic_0;
    m_axi_gmem_weights7_0_WSTRB <= ap_const_lv4_0;
    m_axi_gmem_weights7_0_WUSER <= ap_const_lv1_0;
    m_axi_gmem_weights7_0_WVALID <= ap_const_logic_0;
    m_axi_gmem_weights8_0_ARADDR <= grp_ocnn6_assembly_line_8_layers_fu_611_m_axi_gmem_weights8_0_ARADDR;
    m_axi_gmem_weights8_0_ARBURST <= grp_ocnn6_assembly_line_8_layers_fu_611_m_axi_gmem_weights8_0_ARBURST;
    m_axi_gmem_weights8_0_ARCACHE <= grp_ocnn6_assembly_line_8_layers_fu_611_m_axi_gmem_weights8_0_ARCACHE;
    m_axi_gmem_weights8_0_ARID <= grp_ocnn6_assembly_line_8_layers_fu_611_m_axi_gmem_weights8_0_ARID;
    m_axi_gmem_weights8_0_ARLEN <= grp_ocnn6_assembly_line_8_layers_fu_611_m_axi_gmem_weights8_0_ARLEN;
    m_axi_gmem_weights8_0_ARLOCK <= grp_ocnn6_assembly_line_8_layers_fu_611_m_axi_gmem_weights8_0_ARLOCK;
    m_axi_gmem_weights8_0_ARPROT <= grp_ocnn6_assembly_line_8_layers_fu_611_m_axi_gmem_weights8_0_ARPROT;
    m_axi_gmem_weights8_0_ARQOS <= grp_ocnn6_assembly_line_8_layers_fu_611_m_axi_gmem_weights8_0_ARQOS;
    m_axi_gmem_weights8_0_ARREGION <= grp_ocnn6_assembly_line_8_layers_fu_611_m_axi_gmem_weights8_0_ARREGION;
    m_axi_gmem_weights8_0_ARSIZE <= grp_ocnn6_assembly_line_8_layers_fu_611_m_axi_gmem_weights8_0_ARSIZE;
    m_axi_gmem_weights8_0_ARUSER <= grp_ocnn6_assembly_line_8_layers_fu_611_m_axi_gmem_weights8_0_ARUSER;
    m_axi_gmem_weights8_0_ARVALID <= grp_ocnn6_assembly_line_8_layers_fu_611_m_axi_gmem_weights8_0_ARVALID;
    m_axi_gmem_weights8_0_AWADDR <= ap_const_lv64_0;
    m_axi_gmem_weights8_0_AWBURST <= ap_const_lv2_0;
    m_axi_gmem_weights8_0_AWCACHE <= ap_const_lv4_0;
    m_axi_gmem_weights8_0_AWID <= ap_const_lv1_0;
    m_axi_gmem_weights8_0_AWLEN <= ap_const_lv32_0;
    m_axi_gmem_weights8_0_AWLOCK <= ap_const_lv2_0;
    m_axi_gmem_weights8_0_AWPROT <= ap_const_lv3_0;
    m_axi_gmem_weights8_0_AWQOS <= ap_const_lv4_0;
    m_axi_gmem_weights8_0_AWREGION <= ap_const_lv4_0;
    m_axi_gmem_weights8_0_AWSIZE <= ap_const_lv3_0;
    m_axi_gmem_weights8_0_AWUSER <= ap_const_lv1_0;
    m_axi_gmem_weights8_0_AWVALID <= ap_const_logic_0;
    m_axi_gmem_weights8_0_BREADY <= ap_const_logic_0;
    m_axi_gmem_weights8_0_RREADY <= grp_ocnn6_assembly_line_8_layers_fu_611_m_axi_gmem_weights8_0_RREADY;
    m_axi_gmem_weights8_0_WDATA <= ap_const_lv32_0;
    m_axi_gmem_weights8_0_WID <= ap_const_lv1_0;
    m_axi_gmem_weights8_0_WLAST <= ap_const_logic_0;
    m_axi_gmem_weights8_0_WSTRB <= ap_const_lv4_0;
    m_axi_gmem_weights8_0_WUSER <= ap_const_lv1_0;
    m_axi_gmem_weights8_0_WVALID <= ap_const_logic_0;
    or_ln243_1_fu_1035_p7 <= (((((initial_voxel_morton_addr_3_reg_1237 & ap_const_lv928_lc_1) & gmem_read_addr_1_read_2_reg_1247) & initial_voxel_features_3_reg_1242) & initial_voxel_features_2_reg_1232) & ap_const_lv1_1);

    p_loc_blk_n_assign_proc : process(ap_start, ap_done_reg, ap_CS_fsm_state1, p_loc_empty_n)
    begin
        if ((not(((ap_done_reg = ap_const_logic_1) or (ap_start = ap_const_logic_0))) and (ap_const_logic_1 = ap_CS_fsm_state1))) then 
            p_loc_blk_n <= p_loc_empty_n;
        else 
            p_loc_blk_n <= ap_const_logic_1;
        end if; 
    end process;


    p_loc_read_assign_proc : process(ap_CS_fsm_state1, ap_block_state1)
    begin
        if (((ap_const_boolean_0 = ap_block_state1) and (ap_const_logic_1 = ap_CS_fsm_state1))) then 
            p_loc_read <= ap_const_logic_1;
        else 
            p_loc_read <= ap_const_logic_0;
        end if; 
    end process;

    p_reload_cast_i_fu_869_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(p_loc_read_reg_1075),64));
    p_shl_fu_979_p3 <= (trunc_ln226_fu_975_p1 & ap_const_lv2_0);

    pruned_voxel_count_0_reload_loc_blk_n_assign_proc : process(ap_start, ap_done_reg, ap_CS_fsm_state1, pruned_voxel_count_0_reload_loc_empty_n)
    begin
        if ((not(((ap_done_reg = ap_const_logic_1) or (ap_start = ap_const_logic_0))) and (ap_const_logic_1 = ap_CS_fsm_state1))) then 
            pruned_voxel_count_0_reload_loc_blk_n <= pruned_voxel_count_0_reload_loc_empty_n;
        else 
            pruned_voxel_count_0_reload_loc_blk_n <= ap_const_logic_1;
        end if; 
    end process;


    pruned_voxel_count_0_reload_loc_read_assign_proc : process(ap_CS_fsm_state1, ap_block_state1)
    begin
        if (((ap_const_boolean_0 = ap_block_state1) and (ap_const_logic_1 = ap_CS_fsm_state1))) then 
            pruned_voxel_count_0_reload_loc_read <= ap_const_logic_1;
        else 
            pruned_voxel_count_0_reload_loc_read <= ap_const_logic_0;
        end if; 
    end process;

    select_ln226_fu_945_p3 <= 
        empty_reg_1085 when (icmp_fu_939_p2(0) = '1') else 
        ap_const_lv10_200;
        sext_ln174_fu_883_p1 <= std_logic_vector(IEEE.numeric_std.resize(signed(trunc_ln_fu_873_p4),64));

        sext_ln234_fu_1020_p1 <= std_logic_vector(IEEE.numeric_std.resize(signed(trunc_ln9_fu_1010_p4),64));

    shl_ln_fu_993_p3 <= (sub_ln226_fu_987_p2 & ap_const_lv2_0);
    sub_ln226_fu_987_p2 <= std_logic_vector(unsigned(p_shl_fu_979_p3) - unsigned(zext_ln226_fu_971_p1));
    tmp_fu_930_p4 <= pruned_voxel_count_0_reload_loc_read_reg_1059(31 downto 9);
    trunc_ln226_fu_975_p1 <= v_fu_446(9 - 1 downto 0);
    trunc_ln9_fu_1010_p4 <= add_ln226_fu_1005_p2(63 downto 2);
    trunc_ln_fu_873_p4 <= pruned_feature_dram_read(63 downto 2);
    v_7_fu_965_p2 <= std_logic_vector(unsigned(v_fu_446) + unsigned(ap_const_lv10_1));

    wide_trip_count_loc_blk_n_assign_proc : process(ap_start, ap_done_reg, ap_CS_fsm_state1, wide_trip_count_loc_empty_n)
    begin
        if ((not(((ap_done_reg = ap_const_logic_1) or (ap_start = ap_const_logic_0))) and (ap_const_logic_1 = ap_CS_fsm_state1))) then 
            wide_trip_count_loc_blk_n <= wide_trip_count_loc_empty_n;
        else 
            wide_trip_count_loc_blk_n <= ap_const_logic_1;
        end if; 
    end process;


    wide_trip_count_loc_read_assign_proc : process(ap_CS_fsm_state1, ap_block_state1)
    begin
        if (((ap_const_boolean_0 = ap_block_state1) and (ap_const_logic_1 = ap_CS_fsm_state1))) then 
            wide_trip_count_loc_read <= ap_const_logic_1;
        else 
            wide_trip_count_loc_read <= ap_const_logic_0;
        end if; 
    end process;

    zext_ln226_1_fu_1001_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(shl_ln_fu_993_p3),64));
    zext_ln226_fu_971_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(v_fu_446),11));
end behav;
