// Copyright (C) 1991-2013 Altera Corporation
// Your use of Altera Corporation's design tools, logic functions 
// and other software and tools, and its AMPP partner logic 
// functions, and any output files from any of the foregoing 
// (including device programming or simulation files), and any 
// associated documentation or information are expressly subject 
// to the terms and conditions of the Altera Program License 
// Subscription Agreement, Altera MegaCore Function License 
// Agreement, or other applicable license agreement, including, 
// without limitation, that your use is for the sole purpose of 
// programming logic devices manufactured by Altera and sold by 
// Altera or its authorized distributors.  Please refer to the 
// applicable agreement for further details.

// VENDOR "Altera"
// PROGRAM "Quartus II 64-Bit"
// VERSION "Version 13.0.0 Build 156 04/24/2013 SJ Web Edition"

// DATE "07/06/2021 22:51:44"

// 
// Device: Altera EP4CGX150CF23C8 Package FBGA484
// 

// 
// This Verilog file should be used for ModelSim-Altera (Verilog) only
// 

`timescale 1 ps/ 1 ps

module dualPort_ramSR (
	clk,
	we_pa,
	we_pb,
	addr_a,
	addr_b,
	data_a,
	data_b,
	q_a,
	q_b);
input 	clk;
input 	we_pa;
input 	we_pb;
input 	[2:0] addr_a;
input 	[2:0] addr_b;
input 	[7:0] data_a;
input 	[7:0] data_b;
output 	[7:0] q_a;
output 	[7:0] q_b;

// Design Ports Information
// q_a[0]	=>  Location: PIN_F18,	 I/O Standard: 2.5 V,	 Current Strength: Default
// q_a[1]	=>  Location: PIN_B20,	 I/O Standard: 2.5 V,	 Current Strength: Default
// q_a[2]	=>  Location: PIN_G19,	 I/O Standard: 2.5 V,	 Current Strength: Default
// q_a[3]	=>  Location: PIN_J15,	 I/O Standard: 2.5 V,	 Current Strength: Default
// q_a[4]	=>  Location: PIN_G16,	 I/O Standard: 2.5 V,	 Current Strength: Default
// q_a[5]	=>  Location: PIN_J19,	 I/O Standard: 2.5 V,	 Current Strength: Default
// q_a[6]	=>  Location: PIN_G18,	 I/O Standard: 2.5 V,	 Current Strength: Default
// q_a[7]	=>  Location: PIN_A18,	 I/O Standard: 2.5 V,	 Current Strength: Default
// q_b[0]	=>  Location: PIN_J21,	 I/O Standard: 2.5 V,	 Current Strength: Default
// q_b[1]	=>  Location: PIN_B21,	 I/O Standard: 2.5 V,	 Current Strength: Default
// q_b[2]	=>  Location: PIN_C19,	 I/O Standard: 2.5 V,	 Current Strength: Default
// q_b[3]	=>  Location: PIN_J20,	 I/O Standard: 2.5 V,	 Current Strength: Default
// q_b[4]	=>  Location: PIN_G17,	 I/O Standard: 2.5 V,	 Current Strength: Default
// q_b[5]	=>  Location: PIN_H22,	 I/O Standard: 2.5 V,	 Current Strength: Default
// q_b[6]	=>  Location: PIN_K22,	 I/O Standard: 2.5 V,	 Current Strength: Default
// q_b[7]	=>  Location: PIN_K20,	 I/O Standard: 2.5 V,	 Current Strength: Default
// addr_a[0]	=>  Location: PIN_D22,	 I/O Standard: 2.5 V,	 Current Strength: Default
// addr_a[1]	=>  Location: PIN_H20,	 I/O Standard: 2.5 V,	 Current Strength: Default
// addr_a[2]	=>  Location: PIN_K19,	 I/O Standard: 2.5 V,	 Current Strength: Default
// clk	=>  Location: PIN_N11,	 I/O Standard: 2.5 V,	 Current Strength: Default
// we_pa	=>  Location: PIN_J22,	 I/O Standard: 2.5 V,	 Current Strength: Default
// addr_b[0]	=>  Location: PIN_D21,	 I/O Standard: 2.5 V,	 Current Strength: Default
// addr_b[1]	=>  Location: PIN_E22,	 I/O Standard: 2.5 V,	 Current Strength: Default
// addr_b[2]	=>  Location: PIN_H21,	 I/O Standard: 2.5 V,	 Current Strength: Default
// we_pb	=>  Location: PIN_E21,	 I/O Standard: 2.5 V,	 Current Strength: Default
// data_a[0]	=>  Location: PIN_F20,	 I/O Standard: 2.5 V,	 Current Strength: Default
// data_b[0]	=>  Location: PIN_F22,	 I/O Standard: 2.5 V,	 Current Strength: Default
// data_a[1]	=>  Location: PIN_C22,	 I/O Standard: 2.5 V,	 Current Strength: Default
// data_b[1]	=>  Location: PIN_D19,	 I/O Standard: 2.5 V,	 Current Strength: Default
// data_a[2]	=>  Location: PIN_B19,	 I/O Standard: 2.5 V,	 Current Strength: Default
// data_b[2]	=>  Location: PIN_H17,	 I/O Standard: 2.5 V,	 Current Strength: Default
// data_a[3]	=>  Location: PIN_C20,	 I/O Standard: 2.5 V,	 Current Strength: Default
// data_b[3]	=>  Location: PIN_D20,	 I/O Standard: 2.5 V,	 Current Strength: Default
// data_a[4]	=>  Location: PIN_A20,	 I/O Standard: 2.5 V,	 Current Strength: Default
// data_b[4]	=>  Location: PIN_B22,	 I/O Standard: 2.5 V,	 Current Strength: Default
// data_a[5]	=>  Location: PIN_G20,	 I/O Standard: 2.5 V,	 Current Strength: Default
// data_b[5]	=>  Location: PIN_G22,	 I/O Standard: 2.5 V,	 Current Strength: Default
// data_a[6]	=>  Location: PIN_A22,	 I/O Standard: 2.5 V,	 Current Strength: Default
// data_b[6]	=>  Location: PIN_A21,	 I/O Standard: 2.5 V,	 Current Strength: Default
// data_a[7]	=>  Location: PIN_G21,	 I/O Standard: 2.5 V,	 Current Strength: Default
// data_b[7]	=>  Location: PIN_E20,	 I/O Standard: 2.5 V,	 Current Strength: Default


wire gnd;
wire vcc;
wire unknown;

assign gnd = 1'b0;
assign vcc = 1'b1;
assign unknown = 1'bx;

tri1 devclrn;
tri1 devpor;
tri1 devoe;
// synopsys translate_off
initial $sdf_annotate("dualPort_ramSR_min_1200mv_0c_v_fast.sdo");
// synopsys translate_on

wire \ram~25_q ;
wire \ram~44_q ;
wire \ram~4_q ;
wire \ram~28_q ;
wire \ram~31_q ;
wire \ram~75_combout ;
wire \ram~100_combout ;
wire \ram~98_combout ;
wire \ram~99_combout ;
wire \ram~123_combout ;
wire \rtl~10_combout ;
wire \rtl~2_combout ;
wire \q_a[0]~output_o ;
wire \q_a[1]~output_o ;
wire \q_a[2]~output_o ;
wire \q_a[3]~output_o ;
wire \q_a[4]~output_o ;
wire \q_a[5]~output_o ;
wire \q_a[6]~output_o ;
wire \q_a[7]~output_o ;
wire \q_b[0]~output_o ;
wire \q_b[1]~output_o ;
wire \q_b[2]~output_o ;
wire \q_b[3]~output_o ;
wire \q_b[4]~output_o ;
wire \q_b[5]~output_o ;
wire \q_b[6]~output_o ;
wire \q_b[7]~output_o ;
wire \clk~input_o ;
wire \clk~inputclkctrl_outclk ;
wire \addr_a[0]~input_o ;
wire \data_a[0]~input_o ;
wire \ram~69_combout ;
wire \data_b[0]~input_o ;
wire \addr_b[1]~input_o ;
wire \addr_b[2]~input_o ;
wire \we_pb~input_o ;
wire \rtl~11_combout ;
wire \ram~48_q ;
wire \addr_a[2]~input_o ;
wire \addr_a[1]~input_o ;
wire \we_pa~input_o ;
wire \rtl~12_combout ;
wire \ram~70_combout ;
wire \addr_b[0]~input_o ;
wire \rtl~13_combout ;
wire \ram~32_q ;
wire \ram~128_combout ;
wire \rtl~14_combout ;
wire \ram~71_combout ;
wire \rtl~15_combout ;
wire \ram~56_q ;
wire \ram~129_combout ;
wire \rtl~6_combout ;
wire \ram~67_combout ;
wire \rtl~7_combout ;
wire \ram~24_q ;
wire \ram~64_combout ;
wire \rtl~1_combout ;
wire \ram~16_q ;
wire \rtl~4_combout ;
wire \ram~66_combout ;
wire \rtl~5_combout ;
wire \ram~0_q ;
wire \ram~65_combout ;
wire \rtl~3_combout ;
wire \ram~8_q ;
wire \ram~130_combout ;
wire \ram~131_combout ;
wire \ram~132_combout ;
wire \q_a[0]~reg0_q ;
wire \data_a[1]~input_o ;
wire \ram~76_combout ;
wire \data_b[1]~input_o ;
wire \rtl~9_combout ;
wire \ram~41_q ;
wire \ram~79_combout ;
wire \ram~57_q ;
wire \ram~78_combout ;
wire \ram~33_q ;
wire \ram~77_combout ;
wire \ram~49_q ;
wire \ram~133_combout ;
wire \ram~134_combout ;
wire \ram~72_combout ;
wire \ram~17_q ;
wire \ram~74_combout ;
wire \ram~1_q ;
wire \ram~73_combout ;
wire \ram~9_q ;
wire \ram~135_combout ;
wire \ram~136_combout ;
wire \ram~137_combout ;
wire \q_a[1]~reg0_q ;
wire \data_a[2]~input_o ;
wire \ram~87_combout ;
wire \data_b[2]~input_o ;
wire \ram~58_q ;
wire \ram~85_combout ;
wire \ram~50_q ;
wire \ram~86_combout ;
wire \ram~34_q ;
wire \ram~138_combout ;
wire \ram~84_combout ;
wire \ram~42_q ;
wire \ram~139_combout ;
wire \ram~82_combout ;
wire \ram~2_q ;
wire \ram~81_combout ;
wire \ram~10_q ;
wire \ram~140_combout ;
wire \ram~80_combout ;
wire \ram~18_q ;
wire \ram~141_combout ;
wire \ram~142_combout ;
wire \q_a[2]~reg0_q ;
wire \ram~91_combout ;
wire \data_b[3]~input_o ;
wire \ram~27_q ;
wire \data_a[3]~input_o ;
wire \ram~88_combout ;
wire \ram~19_q ;
wire \ram~90_combout ;
wire \ram~3_q ;
wire \ram~89_combout ;
wire \ram~11_q ;
wire \ram~145_combout ;
wire \ram~146_combout ;
wire \ram~95_combout ;
wire \ram~59_q ;
wire \ram~93_combout ;
wire \ram~51_q ;
wire \ram~94_combout ;
wire \ram~35_q ;
wire \ram~143_combout ;
wire \ram~144_combout ;
wire \ram~147_combout ;
wire \q_a[3]~reg0_q ;
wire \data_a[4]~input_o ;
wire \ram~96_combout ;
wire \data_b[4]~input_o ;
wire \ram~20_q ;
wire \ram~97_combout ;
wire \ram~12_q ;
wire \ram~150_combout ;
wire \ram~151_combout ;
wire \ram~103_combout ;
wire \ram~60_q ;
wire \ram~101_combout ;
wire \ram~52_q ;
wire \ram~102_combout ;
wire \ram~36_q ;
wire \ram~148_combout ;
wire \ram~149_combout ;
wire \ram~152_combout ;
wire \q_a[4]~reg0_q ;
wire \ram~107_combout ;
wire \data_b[5]~input_o ;
wire \ram~29_q ;
wire \data_a[5]~input_o ;
wire \ram~104_combout ;
wire \ram~21_q ;
wire \ram~105_combout ;
wire \ram~13_q ;
wire \ram~106_combout ;
wire \ram~5_q ;
wire \ram~155_combout ;
wire \ram~156_combout ;
wire \ram~111_combout ;
wire \ram~61_q ;
wire \rtl~8_combout ;
wire \ram~108_combout ;
wire \ram~45_q ;
wire \ram~109_combout ;
wire \ram~53_q ;
wire \ram~110_combout ;
wire \ram~37_q ;
wire \ram~153_combout ;
wire \ram~154_combout ;
wire \ram~157_combout ;
wire \q_a[5]~reg0_q ;
wire \data_a[6]~input_o ;
wire \ram~119_combout ;
wire \data_b[6]~input_o ;
wire \ram~62_q ;
wire \ram~116_combout ;
wire \ram~46_q ;
wire \ram~118_combout ;
wire \ram~38_q ;
wire \ram~117_combout ;
wire \ram~54_q ;
wire \ram~158_combout ;
wire \ram~159_combout ;
wire \ram~112_combout ;
wire \ram~22_q ;
wire \ram~115_combout ;
wire \ram~30_q ;
wire \ram~113_combout ;
wire \ram~14_q ;
wire \ram~114_combout ;
wire \ram~6_q ;
wire \ram~160_combout ;
wire \ram~161_combout ;
wire \ram~162_combout ;
wire \q_a[6]~reg0_q ;
wire \data_a[7]~input_o ;
wire \ram~124_combout ;
wire \data_b[7]~input_o ;
wire \ram~47_q ;
wire \ram~126_combout ;
wire \ram~39_q ;
wire \ram~125_combout ;
wire \ram~55_q ;
wire \ram~163_combout ;
wire \ram~164_combout ;
wire \rtl~0_combout ;
wire \ram~120_combout ;
wire \ram~23_q ;
wire \ram~121_combout ;
wire \ram~15_q ;
wire \ram~122_combout ;
wire \ram~7_q ;
wire \ram~165_combout ;
wire \ram~166_combout ;
wire \ram~167_combout ;
wire \q_a[7]~reg0_q ;
wire \ram~68_combout ;
wire \ram~40_q ;
wire \ram~168_combout ;
wire \ram~169_combout ;
wire \ram~170_combout ;
wire \ram~171_combout ;
wire \ram~172_combout ;
wire \q_b[0]~reg0_q ;
wire \ram~173_combout ;
wire \ram~174_combout ;
wire \ram~175_combout ;
wire \ram~176_combout ;
wire \ram~177_combout ;
wire \q_b[1]~reg0_q ;
wire \ram~178_combout ;
wire \ram~179_combout ;
wire \ram~83_combout ;
wire \ram~26_q ;
wire \ram~180_combout ;
wire \ram~181_combout ;
wire \ram~182_combout ;
wire \q_b[2]~reg0_q ;
wire \ram~92_combout ;
wire \ram~43_q ;
wire \ram~183_combout ;
wire \ram~184_combout ;
wire \ram~185_combout ;
wire \ram~186_combout ;
wire \ram~187_combout ;
wire \q_b[3]~reg0_q ;
wire \ram~190_combout ;
wire \ram~191_combout ;
wire \ram~188_combout ;
wire \ram~189_combout ;
wire \ram~192_combout ;
wire \q_b[4]~reg0_q ;
wire \ram~193_combout ;
wire \ram~194_combout ;
wire \ram~195_combout ;
wire \ram~196_combout ;
wire \ram~197_combout ;
wire \q_b[5]~reg0_q ;
wire \ram~198_combout ;
wire \ram~199_combout ;
wire \ram~200_combout ;
wire \ram~201_combout ;
wire \ram~202_combout ;
wire \q_b[6]~reg0_q ;
wire \ram~205_combout ;
wire \ram~206_combout ;
wire \ram~127_combout ;
wire \ram~63_q ;
wire \ram~203_combout ;
wire \ram~204_combout ;
wire \ram~207_combout ;
wire \q_b[7]~reg0_q ;


// Location: FF_X112_Y65_N1
dffeas \ram~25 (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\ram~75_combout ),
	.asdata(\data_b[1]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(\rtl~7_combout ),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\ram~25_q ),
	.prn(vcc));
// synopsys translate_off
defparam \ram~25 .is_wysiwyg = "true";
defparam \ram~25 .power_up = "low";
// synopsys translate_on

// Location: FF_X112_Y64_N15
dffeas \ram~44 (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\ram~100_combout ),
	.asdata(\data_b[4]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(\rtl~9_combout ),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\ram~44_q ),
	.prn(vcc));
// synopsys translate_off
defparam \ram~44 .is_wysiwyg = "true";
defparam \ram~44 .power_up = "low";
// synopsys translate_on

// Location: FF_X114_Y64_N7
dffeas \ram~4 (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\ram~98_combout ),
	.asdata(\data_b[4]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(\rtl~5_combout ),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\ram~4_q ),
	.prn(vcc));
// synopsys translate_off
defparam \ram~4 .is_wysiwyg = "true";
defparam \ram~4 .power_up = "low";
// synopsys translate_on

// Location: FF_X113_Y64_N27
dffeas \ram~28 (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\ram~99_combout ),
	.asdata(\data_b[4]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(\rtl~7_combout ),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\ram~28_q ),
	.prn(vcc));
// synopsys translate_off
defparam \ram~28 .is_wysiwyg = "true";
defparam \ram~28 .power_up = "low";
// synopsys translate_on

// Location: FF_X114_Y61_N5
dffeas \ram~31 (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\ram~123_combout ),
	.asdata(\data_b[7]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(\rtl~7_combout ),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\ram~31_q ),
	.prn(vcc));
// synopsys translate_off
defparam \ram~31 .is_wysiwyg = "true";
defparam \ram~31 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X112_Y65_N0
cycloneiv_lcell_comb \ram~75 (
// Equation(s):
// \ram~75_combout  = (\rtl~6_combout  & (\data_a[1]~input_o )) # (!\rtl~6_combout  & ((\ram~25_q )))

	.dataa(\data_a[1]~input_o ),
	.datab(\rtl~6_combout ),
	.datac(\ram~25_q ),
	.datad(gnd),
	.cin(gnd),
	.combout(\ram~75_combout ),
	.cout());
// synopsys translate_off
defparam \ram~75 .lut_mask = 16'hB8B8;
defparam \ram~75 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X112_Y64_N14
cycloneiv_lcell_comb \ram~100 (
// Equation(s):
// \ram~100_combout  = (\rtl~8_combout  & ((\data_a[4]~input_o ))) # (!\rtl~8_combout  & (\ram~44_q ))

	.dataa(\rtl~8_combout ),
	.datab(gnd),
	.datac(\ram~44_q ),
	.datad(\data_a[4]~input_o ),
	.cin(gnd),
	.combout(\ram~100_combout ),
	.cout());
// synopsys translate_off
defparam \ram~100 .lut_mask = 16'hFA50;
defparam \ram~100 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X114_Y64_N6
cycloneiv_lcell_comb \ram~98 (
// Equation(s):
// \ram~98_combout  = (\rtl~4_combout  & ((\data_a[4]~input_o ))) # (!\rtl~4_combout  & (\ram~4_q ))

	.dataa(\rtl~4_combout ),
	.datab(gnd),
	.datac(\ram~4_q ),
	.datad(\data_a[4]~input_o ),
	.cin(gnd),
	.combout(\ram~98_combout ),
	.cout());
// synopsys translate_off
defparam \ram~98 .lut_mask = 16'hFA50;
defparam \ram~98 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X113_Y64_N26
cycloneiv_lcell_comb \ram~99 (
// Equation(s):
// \ram~99_combout  = (\rtl~6_combout  & (\data_a[4]~input_o )) # (!\rtl~6_combout  & ((\ram~28_q )))

	.dataa(\data_a[4]~input_o ),
	.datab(gnd),
	.datac(\ram~28_q ),
	.datad(\rtl~6_combout ),
	.cin(gnd),
	.combout(\ram~99_combout ),
	.cout());
// synopsys translate_off
defparam \ram~99 .lut_mask = 16'hAAF0;
defparam \ram~99 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X114_Y61_N4
cycloneiv_lcell_comb \ram~123 (
// Equation(s):
// \ram~123_combout  = (\rtl~6_combout  & ((\data_a[7]~input_o ))) # (!\rtl~6_combout  & (\ram~31_q ))

	.dataa(gnd),
	.datab(\rtl~6_combout ),
	.datac(\ram~31_q ),
	.datad(\data_a[7]~input_o ),
	.cin(gnd),
	.combout(\ram~123_combout ),
	.cout());
// synopsys translate_off
defparam \ram~123 .lut_mask = 16'hFC30;
defparam \ram~123 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X114_Y63_N24
cycloneiv_lcell_comb \rtl~10 (
// Equation(s):
// \rtl~10_combout  = (\addr_a[2]~input_o  & (\we_pa~input_o  & (!\addr_a[0]~input_o  & \addr_a[1]~input_o )))

	.dataa(\addr_a[2]~input_o ),
	.datab(\we_pa~input_o ),
	.datac(\addr_a[0]~input_o ),
	.datad(\addr_a[1]~input_o ),
	.cin(gnd),
	.combout(\rtl~10_combout ),
	.cout());
// synopsys translate_off
defparam \rtl~10 .lut_mask = 16'h0800;
defparam \rtl~10 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X115_Y64_N22
cycloneiv_lcell_comb \rtl~2 (
// Equation(s):
// \rtl~2_combout  = (!\addr_a[2]~input_o  & (\addr_a[0]~input_o  & (\we_pa~input_o  & !\addr_a[1]~input_o )))

	.dataa(\addr_a[2]~input_o ),
	.datab(\addr_a[0]~input_o ),
	.datac(\we_pa~input_o ),
	.datad(\addr_a[1]~input_o ),
	.cin(gnd),
	.combout(\rtl~2_combout ),
	.cout());
// synopsys translate_off
defparam \rtl~2 .lut_mask = 16'h0040;
defparam \rtl~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: IOOBUF_X117_Y86_N2
cycloneiv_io_obuf \q_a[0]~output (
	.i(\q_a[0]~reg0_q ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\q_a[0]~output_o ),
	.obar());
// synopsys translate_off
defparam \q_a[0]~output .bus_hold = "false";
defparam \q_a[0]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X117_Y73_N2
cycloneiv_io_obuf \q_a[1]~output (
	.i(\q_a[1]~reg0_q ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\q_a[1]~output_o ),
	.obar());
// synopsys translate_off
defparam \q_a[1]~output .bus_hold = "false";
defparam \q_a[1]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X117_Y86_N9
cycloneiv_io_obuf \q_a[2]~output (
	.i(\q_a[2]~reg0_q ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\q_a[2]~output_o ),
	.obar());
// synopsys translate_off
defparam \q_a[2]~output .bus_hold = "false";
defparam \q_a[2]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X117_Y53_N9
cycloneiv_io_obuf \q_a[3]~output (
	.i(\q_a[3]~reg0_q ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\q_a[3]~output_o ),
	.obar());
// synopsys translate_off
defparam \q_a[3]~output .bus_hold = "false";
defparam \q_a[3]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X117_Y84_N2
cycloneiv_io_obuf \q_a[4]~output (
	.i(\q_a[4]~reg0_q ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\q_a[4]~output_o ),
	.obar());
// synopsys translate_off
defparam \q_a[4]~output .bus_hold = "false";
defparam \q_a[4]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X117_Y49_N2
cycloneiv_io_obuf \q_a[5]~output (
	.i(\q_a[5]~reg0_q ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\q_a[5]~output_o ),
	.obar());
// synopsys translate_off
defparam \q_a[5]~output .bus_hold = "false";
defparam \q_a[5]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X117_Y78_N2
cycloneiv_io_obuf \q_a[6]~output (
	.i(\q_a[6]~reg0_q ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\q_a[6]~output_o ),
	.obar());
// synopsys translate_off
defparam \q_a[6]~output .bus_hold = "false";
defparam \q_a[6]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X113_Y91_N16
cycloneiv_io_obuf \q_a[7]~output (
	.i(\q_a[7]~reg0_q ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\q_a[7]~output_o ),
	.obar());
// synopsys translate_off
defparam \q_a[7]~output .bus_hold = "false";
defparam \q_a[7]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X117_Y51_N2
cycloneiv_io_obuf \q_b[0]~output (
	.i(\q_b[0]~reg0_q ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\q_b[0]~output_o ),
	.obar());
// synopsys translate_off
defparam \q_b[0]~output .bus_hold = "false";
defparam \q_b[0]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X117_Y73_N9
cycloneiv_io_obuf \q_b[1]~output (
	.i(\q_b[1]~reg0_q ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\q_b[1]~output_o ),
	.obar());
// synopsys translate_off
defparam \q_b[1]~output .bus_hold = "false";
defparam \q_b[1]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X117_Y72_N2
cycloneiv_io_obuf \q_b[2]~output (
	.i(\q_b[2]~reg0_q ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\q_b[2]~output_o ),
	.obar());
// synopsys translate_off
defparam \q_b[2]~output .bus_hold = "false";
defparam \q_b[2]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X117_Y49_N9
cycloneiv_io_obuf \q_b[3]~output (
	.i(\q_b[3]~reg0_q ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\q_b[3]~output_o ),
	.obar());
// synopsys translate_off
defparam \q_b[3]~output .bus_hold = "false";
defparam \q_b[3]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X117_Y84_N9
cycloneiv_io_obuf \q_b[4]~output (
	.i(\q_b[4]~reg0_q ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\q_b[4]~output_o ),
	.obar());
// synopsys translate_off
defparam \q_b[4]~output .bus_hold = "false";
defparam \q_b[4]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X117_Y51_N9
cycloneiv_io_obuf \q_b[5]~output (
	.i(\q_b[5]~reg0_q ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\q_b[5]~output_o ),
	.obar());
// synopsys translate_off
defparam \q_b[5]~output .bus_hold = "false";
defparam \q_b[5]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X117_Y55_N9
cycloneiv_io_obuf \q_b[6]~output (
	.i(\q_b[6]~reg0_q ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\q_b[6]~output_o ),
	.obar());
// synopsys translate_off
defparam \q_b[6]~output .bus_hold = "false";
defparam \q_b[6]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X117_Y55_N2
cycloneiv_io_obuf \q_b[7]~output (
	.i(\q_b[7]~reg0_q ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\q_b[7]~output_o ),
	.obar());
// synopsys translate_off
defparam \q_b[7]~output .bus_hold = "false";
defparam \q_b[7]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOIBUF_X57_Y0_N15
cycloneiv_io_ibuf \clk~input (
	.i(clk),
	.ibar(gnd),
	.o(\clk~input_o ));
// synopsys translate_off
defparam \clk~input .bus_hold = "false";
defparam \clk~input .simulate_z_as = "z";
// synopsys translate_on

// Location: CLKCTRL_G29
cycloneiv_clkctrl \clk~inputclkctrl (
	.ena(vcc),
	.inclk({vcc,vcc,vcc,\clk~input_o }),
	.clkselect(2'b00),
	.devclrn(devclrn),
	.devpor(devpor),
	.outclk(\clk~inputclkctrl_outclk ));
// synopsys translate_off
defparam \clk~inputclkctrl .clock_type = "global clock";
defparam \clk~inputclkctrl .ena_register_mode = "none";
// synopsys translate_on

// Location: IOIBUF_X117_Y65_N8
cycloneiv_io_ibuf \addr_a[0]~input (
	.i(addr_a[0]),
	.ibar(gnd),
	.o(\addr_a[0]~input_o ));
// synopsys translate_off
defparam \addr_a[0]~input .bus_hold = "false";
defparam \addr_a[0]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X117_Y60_N1
cycloneiv_io_ibuf \data_a[0]~input (
	.i(data_a[0]),
	.ibar(gnd),
	.o(\data_a[0]~input_o ));
// synopsys translate_off
defparam \data_a[0]~input .bus_hold = "false";
defparam \data_a[0]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: LCCOMB_X112_Y63_N16
cycloneiv_lcell_comb \ram~69 (
// Equation(s):
// \ram~69_combout  = (\rtl~10_combout  & ((\data_a[0]~input_o ))) # (!\rtl~10_combout  & (\ram~48_q ))

	.dataa(\rtl~10_combout ),
	.datab(gnd),
	.datac(\ram~48_q ),
	.datad(\data_a[0]~input_o ),
	.cin(gnd),
	.combout(\ram~69_combout ),
	.cout());
// synopsys translate_off
defparam \ram~69 .lut_mask = 16'hFA50;
defparam \ram~69 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: IOIBUF_X117_Y61_N8
cycloneiv_io_ibuf \data_b[0]~input (
	.i(data_b[0]),
	.ibar(gnd),
	.o(\data_b[0]~input_o ));
// synopsys translate_off
defparam \data_b[0]~input .bus_hold = "false";
defparam \data_b[0]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X117_Y64_N8
cycloneiv_io_ibuf \addr_b[1]~input (
	.i(addr_b[1]),
	.ibar(gnd),
	.o(\addr_b[1]~input_o ));
// synopsys translate_off
defparam \addr_b[1]~input .bus_hold = "false";
defparam \addr_b[1]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X117_Y57_N1
cycloneiv_io_ibuf \addr_b[2]~input (
	.i(addr_b[2]),
	.ibar(gnd),
	.o(\addr_b[2]~input_o ));
// synopsys translate_off
defparam \addr_b[2]~input .bus_hold = "false";
defparam \addr_b[2]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X117_Y64_N1
cycloneiv_io_ibuf \we_pb~input (
	.i(we_pb),
	.ibar(gnd),
	.o(\we_pb~input_o ));
// synopsys translate_off
defparam \we_pb~input .bus_hold = "false";
defparam \we_pb~input .simulate_z_as = "z";
// synopsys translate_on

// Location: LCCOMB_X115_Y63_N14
cycloneiv_lcell_comb \rtl~11 (
// Equation(s):
// \rtl~11_combout  = (!\addr_b[0]~input_o  & (\addr_b[1]~input_o  & (\addr_b[2]~input_o  & \we_pb~input_o )))

	.dataa(\addr_b[0]~input_o ),
	.datab(\addr_b[1]~input_o ),
	.datac(\addr_b[2]~input_o ),
	.datad(\we_pb~input_o ),
	.cin(gnd),
	.combout(\rtl~11_combout ),
	.cout());
// synopsys translate_off
defparam \rtl~11 .lut_mask = 16'h4000;
defparam \rtl~11 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X112_Y63_N17
dffeas \ram~48 (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\ram~69_combout ),
	.asdata(\data_b[0]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(\rtl~11_combout ),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\ram~48_q ),
	.prn(vcc));
// synopsys translate_off
defparam \ram~48 .is_wysiwyg = "true";
defparam \ram~48 .power_up = "low";
// synopsys translate_on

// Location: IOIBUF_X117_Y56_N8
cycloneiv_io_ibuf \addr_a[2]~input (
	.i(addr_a[2]),
	.ibar(gnd),
	.o(\addr_a[2]~input_o ));
// synopsys translate_off
defparam \addr_a[2]~input .bus_hold = "false";
defparam \addr_a[2]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X117_Y58_N8
cycloneiv_io_ibuf \addr_a[1]~input (
	.i(addr_a[1]),
	.ibar(gnd),
	.o(\addr_a[1]~input_o ));
// synopsys translate_off
defparam \addr_a[1]~input .bus_hold = "false";
defparam \addr_a[1]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X117_Y54_N1
cycloneiv_io_ibuf \we_pa~input (
	.i(we_pa),
	.ibar(gnd),
	.o(\we_pa~input_o ));
// synopsys translate_off
defparam \we_pa~input .bus_hold = "false";
defparam \we_pa~input .simulate_z_as = "z";
// synopsys translate_on

// Location: LCCOMB_X116_Y64_N20
cycloneiv_lcell_comb \rtl~12 (
// Equation(s):
// \rtl~12_combout  = (!\addr_a[0]~input_o  & (\addr_a[2]~input_o  & (!\addr_a[1]~input_o  & \we_pa~input_o )))

	.dataa(\addr_a[0]~input_o ),
	.datab(\addr_a[2]~input_o ),
	.datac(\addr_a[1]~input_o ),
	.datad(\we_pa~input_o ),
	.cin(gnd),
	.combout(\rtl~12_combout ),
	.cout());
// synopsys translate_off
defparam \rtl~12 .lut_mask = 16'h0400;
defparam \rtl~12 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X113_Y63_N12
cycloneiv_lcell_comb \ram~70 (
// Equation(s):
// \ram~70_combout  = (\rtl~12_combout  & ((\data_a[0]~input_o ))) # (!\rtl~12_combout  & (\ram~32_q ))

	.dataa(gnd),
	.datab(\rtl~12_combout ),
	.datac(\ram~32_q ),
	.datad(\data_a[0]~input_o ),
	.cin(gnd),
	.combout(\ram~70_combout ),
	.cout());
// synopsys translate_off
defparam \ram~70 .lut_mask = 16'hFC30;
defparam \ram~70 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: IOIBUF_X117_Y65_N1
cycloneiv_io_ibuf \addr_b[0]~input (
	.i(addr_b[0]),
	.ibar(gnd),
	.o(\addr_b[0]~input_o ));
// synopsys translate_off
defparam \addr_b[0]~input .bus_hold = "false";
defparam \addr_b[0]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: LCCOMB_X113_Y63_N30
cycloneiv_lcell_comb \rtl~13 (
// Equation(s):
// \rtl~13_combout  = (\addr_b[2]~input_o  & (\we_pb~input_o  & (!\addr_b[1]~input_o  & !\addr_b[0]~input_o )))

	.dataa(\addr_b[2]~input_o ),
	.datab(\we_pb~input_o ),
	.datac(\addr_b[1]~input_o ),
	.datad(\addr_b[0]~input_o ),
	.cin(gnd),
	.combout(\rtl~13_combout ),
	.cout());
// synopsys translate_off
defparam \rtl~13 .lut_mask = 16'h0008;
defparam \rtl~13 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X113_Y63_N13
dffeas \ram~32 (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\ram~70_combout ),
	.asdata(\data_b[0]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(\rtl~13_combout ),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\ram~32_q ),
	.prn(vcc));
// synopsys translate_off
defparam \ram~32 .is_wysiwyg = "true";
defparam \ram~32 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X113_Y63_N16
cycloneiv_lcell_comb \ram~128 (
// Equation(s):
// \ram~128_combout  = (\addr_a[1]~input_o  & ((\addr_a[0]~input_o ) # ((\ram~48_q )))) # (!\addr_a[1]~input_o  & (!\addr_a[0]~input_o  & ((\ram~32_q ))))

	.dataa(\addr_a[1]~input_o ),
	.datab(\addr_a[0]~input_o ),
	.datac(\ram~48_q ),
	.datad(\ram~32_q ),
	.cin(gnd),
	.combout(\ram~128_combout ),
	.cout());
// synopsys translate_off
defparam \ram~128 .lut_mask = 16'hB9A8;
defparam \ram~128 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X114_Y63_N22
cycloneiv_lcell_comb \rtl~14 (
// Equation(s):
// \rtl~14_combout  = (\addr_a[2]~input_o  & (\we_pa~input_o  & (\addr_a[0]~input_o  & \addr_a[1]~input_o )))

	.dataa(\addr_a[2]~input_o ),
	.datab(\we_pa~input_o ),
	.datac(\addr_a[0]~input_o ),
	.datad(\addr_a[1]~input_o ),
	.cin(gnd),
	.combout(\rtl~14_combout ),
	.cout());
// synopsys translate_off
defparam \rtl~14 .lut_mask = 16'h8000;
defparam \rtl~14 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X113_Y62_N4
cycloneiv_lcell_comb \ram~71 (
// Equation(s):
// \ram~71_combout  = (\rtl~14_combout  & (\data_a[0]~input_o )) # (!\rtl~14_combout  & ((\ram~56_q )))

	.dataa(gnd),
	.datab(\data_a[0]~input_o ),
	.datac(\ram~56_q ),
	.datad(\rtl~14_combout ),
	.cin(gnd),
	.combout(\ram~71_combout ),
	.cout());
// synopsys translate_off
defparam \ram~71 .lut_mask = 16'hCCF0;
defparam \ram~71 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X114_Y65_N30
cycloneiv_lcell_comb \rtl~15 (
// Equation(s):
// \rtl~15_combout  = (\addr_b[1]~input_o  & (\addr_b[2]~input_o  & (\we_pb~input_o  & \addr_b[0]~input_o )))

	.dataa(\addr_b[1]~input_o ),
	.datab(\addr_b[2]~input_o ),
	.datac(\we_pb~input_o ),
	.datad(\addr_b[0]~input_o ),
	.cin(gnd),
	.combout(\rtl~15_combout ),
	.cout());
// synopsys translate_off
defparam \rtl~15 .lut_mask = 16'h8000;
defparam \rtl~15 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X113_Y62_N5
dffeas \ram~56 (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\ram~71_combout ),
	.asdata(\data_b[0]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(\rtl~15_combout ),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\ram~56_q ),
	.prn(vcc));
// synopsys translate_off
defparam \ram~56 .is_wysiwyg = "true";
defparam \ram~56 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X114_Y63_N4
cycloneiv_lcell_comb \ram~129 (
// Equation(s):
// \ram~129_combout  = (\addr_a[0]~input_o  & ((\ram~128_combout  & ((\ram~56_q ))) # (!\ram~128_combout  & (\ram~40_q )))) # (!\addr_a[0]~input_o  & (((\ram~128_combout ))))

	.dataa(\ram~40_q ),
	.datab(\addr_a[0]~input_o ),
	.datac(\ram~128_combout ),
	.datad(\ram~56_q ),
	.cin(gnd),
	.combout(\ram~129_combout ),
	.cout());
// synopsys translate_off
defparam \ram~129 .lut_mask = 16'hF838;
defparam \ram~129 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X115_Y65_N26
cycloneiv_lcell_comb \rtl~6 (
// Equation(s):
// \rtl~6_combout  = (\we_pa~input_o  & (\addr_a[1]~input_o  & (!\addr_a[2]~input_o  & \addr_a[0]~input_o )))

	.dataa(\we_pa~input_o ),
	.datab(\addr_a[1]~input_o ),
	.datac(\addr_a[2]~input_o ),
	.datad(\addr_a[0]~input_o ),
	.cin(gnd),
	.combout(\rtl~6_combout ),
	.cout());
// synopsys translate_off
defparam \rtl~6 .lut_mask = 16'h0800;
defparam \rtl~6 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X116_Y63_N24
cycloneiv_lcell_comb \ram~67 (
// Equation(s):
// \ram~67_combout  = (\rtl~6_combout  & ((\data_a[0]~input_o ))) # (!\rtl~6_combout  & (\ram~24_q ))

	.dataa(gnd),
	.datab(\rtl~6_combout ),
	.datac(\ram~24_q ),
	.datad(\data_a[0]~input_o ),
	.cin(gnd),
	.combout(\ram~67_combout ),
	.cout());
// synopsys translate_off
defparam \ram~67 .lut_mask = 16'hFC30;
defparam \ram~67 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X113_Y63_N24
cycloneiv_lcell_comb \rtl~7 (
// Equation(s):
// \rtl~7_combout  = (!\addr_b[2]~input_o  & (\we_pb~input_o  & (\addr_b[1]~input_o  & \addr_b[0]~input_o )))

	.dataa(\addr_b[2]~input_o ),
	.datab(\we_pb~input_o ),
	.datac(\addr_b[1]~input_o ),
	.datad(\addr_b[0]~input_o ),
	.cin(gnd),
	.combout(\rtl~7_combout ),
	.cout());
// synopsys translate_off
defparam \rtl~7 .lut_mask = 16'h4000;
defparam \rtl~7 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X116_Y63_N25
dffeas \ram~24 (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\ram~67_combout ),
	.asdata(\data_b[0]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(\rtl~7_combout ),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\ram~24_q ),
	.prn(vcc));
// synopsys translate_off
defparam \ram~24 .is_wysiwyg = "true";
defparam \ram~24 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X115_Y63_N20
cycloneiv_lcell_comb \ram~64 (
// Equation(s):
// \ram~64_combout  = (\rtl~0_combout  & ((\data_a[0]~input_o ))) # (!\rtl~0_combout  & (\ram~16_q ))

	.dataa(\rtl~0_combout ),
	.datab(gnd),
	.datac(\ram~16_q ),
	.datad(\data_a[0]~input_o ),
	.cin(gnd),
	.combout(\ram~64_combout ),
	.cout());
// synopsys translate_off
defparam \ram~64 .lut_mask = 16'hFA50;
defparam \ram~64 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X115_Y63_N16
cycloneiv_lcell_comb \rtl~1 (
// Equation(s):
// \rtl~1_combout  = (!\addr_b[0]~input_o  & (\addr_b[1]~input_o  & (!\addr_b[2]~input_o  & \we_pb~input_o )))

	.dataa(\addr_b[0]~input_o ),
	.datab(\addr_b[1]~input_o ),
	.datac(\addr_b[2]~input_o ),
	.datad(\we_pb~input_o ),
	.cin(gnd),
	.combout(\rtl~1_combout ),
	.cout());
// synopsys translate_off
defparam \rtl~1 .lut_mask = 16'h0400;
defparam \rtl~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X115_Y63_N21
dffeas \ram~16 (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\ram~64_combout ),
	.asdata(\data_b[0]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(\rtl~1_combout ),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\ram~16_q ),
	.prn(vcc));
// synopsys translate_off
defparam \ram~16 .is_wysiwyg = "true";
defparam \ram~16 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X116_Y64_N12
cycloneiv_lcell_comb \rtl~4 (
// Equation(s):
// \rtl~4_combout  = (!\addr_a[0]~input_o  & (!\addr_a[2]~input_o  & (!\addr_a[1]~input_o  & \we_pa~input_o )))

	.dataa(\addr_a[0]~input_o ),
	.datab(\addr_a[2]~input_o ),
	.datac(\addr_a[1]~input_o ),
	.datad(\we_pa~input_o ),
	.cin(gnd),
	.combout(\rtl~4_combout ),
	.cout());
// synopsys translate_off
defparam \rtl~4 .lut_mask = 16'h0100;
defparam \rtl~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X114_Y63_N8
cycloneiv_lcell_comb \ram~66 (
// Equation(s):
// \ram~66_combout  = (\rtl~4_combout  & ((\data_a[0]~input_o ))) # (!\rtl~4_combout  & (\ram~0_q ))

	.dataa(gnd),
	.datab(\rtl~4_combout ),
	.datac(\ram~0_q ),
	.datad(\data_a[0]~input_o ),
	.cin(gnd),
	.combout(\ram~66_combout ),
	.cout());
// synopsys translate_off
defparam \ram~66 .lut_mask = 16'hFC30;
defparam \ram~66 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X114_Y65_N28
cycloneiv_lcell_comb \rtl~5 (
// Equation(s):
// \rtl~5_combout  = (!\addr_b[1]~input_o  & (!\addr_b[2]~input_o  & (\we_pb~input_o  & !\addr_b[0]~input_o )))

	.dataa(\addr_b[1]~input_o ),
	.datab(\addr_b[2]~input_o ),
	.datac(\we_pb~input_o ),
	.datad(\addr_b[0]~input_o ),
	.cin(gnd),
	.combout(\rtl~5_combout ),
	.cout());
// synopsys translate_off
defparam \rtl~5 .lut_mask = 16'h0010;
defparam \rtl~5 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X114_Y63_N9
dffeas \ram~0 (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\ram~66_combout ),
	.asdata(\data_b[0]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(\rtl~5_combout ),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\ram~0_q ),
	.prn(vcc));
// synopsys translate_off
defparam \ram~0 .is_wysiwyg = "true";
defparam \ram~0 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X115_Y64_N20
cycloneiv_lcell_comb \ram~65 (
// Equation(s):
// \ram~65_combout  = (\rtl~2_combout  & ((\data_a[0]~input_o ))) # (!\rtl~2_combout  & (\ram~8_q ))

	.dataa(\rtl~2_combout ),
	.datab(gnd),
	.datac(\ram~8_q ),
	.datad(\data_a[0]~input_o ),
	.cin(gnd),
	.combout(\ram~65_combout ),
	.cout());
// synopsys translate_off
defparam \ram~65 .lut_mask = 16'hFA50;
defparam \ram~65 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X116_Y64_N10
cycloneiv_lcell_comb \rtl~3 (
// Equation(s):
// \rtl~3_combout  = (\we_pb~input_o  & (\addr_b[0]~input_o  & (!\addr_b[2]~input_o  & !\addr_b[1]~input_o )))

	.dataa(\we_pb~input_o ),
	.datab(\addr_b[0]~input_o ),
	.datac(\addr_b[2]~input_o ),
	.datad(\addr_b[1]~input_o ),
	.cin(gnd),
	.combout(\rtl~3_combout ),
	.cout());
// synopsys translate_off
defparam \rtl~3 .lut_mask = 16'h0008;
defparam \rtl~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X115_Y64_N21
dffeas \ram~8 (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\ram~65_combout ),
	.asdata(\data_b[0]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(\rtl~3_combout ),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\ram~8_q ),
	.prn(vcc));
// synopsys translate_off
defparam \ram~8 .is_wysiwyg = "true";
defparam \ram~8 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X114_Y63_N18
cycloneiv_lcell_comb \ram~130 (
// Equation(s):
// \ram~130_combout  = (\addr_a[1]~input_o  & (((\addr_a[0]~input_o )))) # (!\addr_a[1]~input_o  & ((\addr_a[0]~input_o  & ((\ram~8_q ))) # (!\addr_a[0]~input_o  & (\ram~0_q ))))

	.dataa(\addr_a[1]~input_o ),
	.datab(\ram~0_q ),
	.datac(\addr_a[0]~input_o ),
	.datad(\ram~8_q ),
	.cin(gnd),
	.combout(\ram~130_combout ),
	.cout());
// synopsys translate_off
defparam \ram~130 .lut_mask = 16'hF4A4;
defparam \ram~130 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X114_Y63_N20
cycloneiv_lcell_comb \ram~131 (
// Equation(s):
// \ram~131_combout  = (\addr_a[1]~input_o  & ((\ram~130_combout  & (\ram~24_q )) # (!\ram~130_combout  & ((\ram~16_q ))))) # (!\addr_a[1]~input_o  & (((\ram~130_combout ))))

	.dataa(\addr_a[1]~input_o ),
	.datab(\ram~24_q ),
	.datac(\ram~16_q ),
	.datad(\ram~130_combout ),
	.cin(gnd),
	.combout(\ram~131_combout ),
	.cout());
// synopsys translate_off
defparam \ram~131 .lut_mask = 16'hDDA0;
defparam \ram~131 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X114_Y63_N10
cycloneiv_lcell_comb \ram~132 (
// Equation(s):
// \ram~132_combout  = (\addr_a[2]~input_o  & (\ram~129_combout )) # (!\addr_a[2]~input_o  & ((\ram~131_combout )))

	.dataa(\addr_a[2]~input_o ),
	.datab(gnd),
	.datac(\ram~129_combout ),
	.datad(\ram~131_combout ),
	.cin(gnd),
	.combout(\ram~132_combout ),
	.cout());
// synopsys translate_off
defparam \ram~132 .lut_mask = 16'hF5A0;
defparam \ram~132 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X114_Y63_N11
dffeas \q_a[0]~reg0 (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\ram~132_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(!\we_pa~input_o ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\q_a[0]~reg0_q ),
	.prn(vcc));
// synopsys translate_off
defparam \q_a[0]~reg0 .is_wysiwyg = "true";
defparam \q_a[0]~reg0 .power_up = "low";
// synopsys translate_on

// Location: IOIBUF_X117_Y66_N1
cycloneiv_io_ibuf \data_a[1]~input (
	.i(data_a[1]),
	.ibar(gnd),
	.o(\data_a[1]~input_o ));
// synopsys translate_off
defparam \data_a[1]~input .bus_hold = "false";
defparam \data_a[1]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: LCCOMB_X111_Y65_N12
cycloneiv_lcell_comb \ram~76 (
// Equation(s):
// \ram~76_combout  = (\rtl~8_combout  & ((\data_a[1]~input_o ))) # (!\rtl~8_combout  & (\ram~41_q ))

	.dataa(\rtl~8_combout ),
	.datab(gnd),
	.datac(\ram~41_q ),
	.datad(\data_a[1]~input_o ),
	.cin(gnd),
	.combout(\ram~76_combout ),
	.cout());
// synopsys translate_off
defparam \ram~76 .lut_mask = 16'hFA50;
defparam \ram~76 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: IOIBUF_X117_Y69_N1
cycloneiv_io_ibuf \data_b[1]~input (
	.i(data_b[1]),
	.ibar(gnd),
	.o(\data_b[1]~input_o ));
// synopsys translate_off
defparam \data_b[1]~input .bus_hold = "false";
defparam \data_b[1]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: LCCOMB_X112_Y64_N24
cycloneiv_lcell_comb \rtl~9 (
// Equation(s):
// \rtl~9_combout  = (\addr_b[0]~input_o  & (\addr_b[2]~input_o  & (\we_pb~input_o  & !\addr_b[1]~input_o )))

	.dataa(\addr_b[0]~input_o ),
	.datab(\addr_b[2]~input_o ),
	.datac(\we_pb~input_o ),
	.datad(\addr_b[1]~input_o ),
	.cin(gnd),
	.combout(\rtl~9_combout ),
	.cout());
// synopsys translate_off
defparam \rtl~9 .lut_mask = 16'h0080;
defparam \rtl~9 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X111_Y65_N13
dffeas \ram~41 (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\ram~76_combout ),
	.asdata(\data_b[1]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(\rtl~9_combout ),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\ram~41_q ),
	.prn(vcc));
// synopsys translate_off
defparam \ram~41 .is_wysiwyg = "true";
defparam \ram~41 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X114_Y66_N28
cycloneiv_lcell_comb \ram~79 (
// Equation(s):
// \ram~79_combout  = (\rtl~14_combout  & ((\data_a[1]~input_o ))) # (!\rtl~14_combout  & (\ram~57_q ))

	.dataa(\rtl~14_combout ),
	.datab(gnd),
	.datac(\ram~57_q ),
	.datad(\data_a[1]~input_o ),
	.cin(gnd),
	.combout(\ram~79_combout ),
	.cout());
// synopsys translate_off
defparam \ram~79 .lut_mask = 16'hFA50;
defparam \ram~79 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X114_Y66_N29
dffeas \ram~57 (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\ram~79_combout ),
	.asdata(\data_b[1]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(\rtl~15_combout ),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\ram~57_q ),
	.prn(vcc));
// synopsys translate_off
defparam \ram~57 .is_wysiwyg = "true";
defparam \ram~57 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X114_Y65_N4
cycloneiv_lcell_comb \ram~78 (
// Equation(s):
// \ram~78_combout  = (\rtl~12_combout  & (\data_a[1]~input_o )) # (!\rtl~12_combout  & ((\ram~33_q )))

	.dataa(\data_a[1]~input_o ),
	.datab(\rtl~12_combout ),
	.datac(\ram~33_q ),
	.datad(gnd),
	.cin(gnd),
	.combout(\ram~78_combout ),
	.cout());
// synopsys translate_off
defparam \ram~78 .lut_mask = 16'hB8B8;
defparam \ram~78 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X114_Y65_N5
dffeas \ram~33 (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\ram~78_combout ),
	.asdata(\data_b[1]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(\rtl~13_combout ),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\ram~33_q ),
	.prn(vcc));
// synopsys translate_off
defparam \ram~33 .is_wysiwyg = "true";
defparam \ram~33 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X115_Y66_N28
cycloneiv_lcell_comb \ram~77 (
// Equation(s):
// \ram~77_combout  = (\rtl~10_combout  & (\data_a[1]~input_o )) # (!\rtl~10_combout  & ((\ram~49_q )))

	.dataa(\rtl~10_combout ),
	.datab(\data_a[1]~input_o ),
	.datac(\ram~49_q ),
	.datad(gnd),
	.cin(gnd),
	.combout(\ram~77_combout ),
	.cout());
// synopsys translate_off
defparam \ram~77 .lut_mask = 16'hD8D8;
defparam \ram~77 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X115_Y66_N29
dffeas \ram~49 (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\ram~77_combout ),
	.asdata(\data_b[1]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(\rtl~11_combout ),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\ram~49_q ),
	.prn(vcc));
// synopsys translate_off
defparam \ram~49 .is_wysiwyg = "true";
defparam \ram~49 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X115_Y65_N6
cycloneiv_lcell_comb \ram~133 (
// Equation(s):
// \ram~133_combout  = (\addr_a[0]~input_o  & (\addr_a[1]~input_o )) # (!\addr_a[0]~input_o  & ((\addr_a[1]~input_o  & ((\ram~49_q ))) # (!\addr_a[1]~input_o  & (\ram~33_q ))))

	.dataa(\addr_a[0]~input_o ),
	.datab(\addr_a[1]~input_o ),
	.datac(\ram~33_q ),
	.datad(\ram~49_q ),
	.cin(gnd),
	.combout(\ram~133_combout ),
	.cout());
// synopsys translate_off
defparam \ram~133 .lut_mask = 16'hDC98;
defparam \ram~133 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X115_Y65_N8
cycloneiv_lcell_comb \ram~134 (
// Equation(s):
// \ram~134_combout  = (\addr_a[0]~input_o  & ((\ram~133_combout  & ((\ram~57_q ))) # (!\ram~133_combout  & (\ram~41_q )))) # (!\addr_a[0]~input_o  & (((\ram~133_combout ))))

	.dataa(\addr_a[0]~input_o ),
	.datab(\ram~41_q ),
	.datac(\ram~57_q ),
	.datad(\ram~133_combout ),
	.cin(gnd),
	.combout(\ram~134_combout ),
	.cout());
// synopsys translate_off
defparam \ram~134 .lut_mask = 16'hF588;
defparam \ram~134 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X113_Y65_N8
cycloneiv_lcell_comb \ram~72 (
// Equation(s):
// \ram~72_combout  = (\rtl~0_combout  & ((\data_a[1]~input_o ))) # (!\rtl~0_combout  & (\ram~17_q ))

	.dataa(\rtl~0_combout ),
	.datab(gnd),
	.datac(\ram~17_q ),
	.datad(\data_a[1]~input_o ),
	.cin(gnd),
	.combout(\ram~72_combout ),
	.cout());
// synopsys translate_off
defparam \ram~72 .lut_mask = 16'hFA50;
defparam \ram~72 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X113_Y65_N9
dffeas \ram~17 (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\ram~72_combout ),
	.asdata(\data_b[1]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(\rtl~1_combout ),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\ram~17_q ),
	.prn(vcc));
// synopsys translate_off
defparam \ram~17 .is_wysiwyg = "true";
defparam \ram~17 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X116_Y65_N12
cycloneiv_lcell_comb \ram~74 (
// Equation(s):
// \ram~74_combout  = (\rtl~4_combout  & ((\data_a[1]~input_o ))) # (!\rtl~4_combout  & (\ram~1_q ))

	.dataa(\rtl~4_combout ),
	.datab(gnd),
	.datac(\ram~1_q ),
	.datad(\data_a[1]~input_o ),
	.cin(gnd),
	.combout(\ram~74_combout ),
	.cout());
// synopsys translate_off
defparam \ram~74 .lut_mask = 16'hFA50;
defparam \ram~74 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X116_Y65_N13
dffeas \ram~1 (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\ram~74_combout ),
	.asdata(\data_b[1]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(\rtl~5_combout ),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\ram~1_q ),
	.prn(vcc));
// synopsys translate_off
defparam \ram~1 .is_wysiwyg = "true";
defparam \ram~1 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X115_Y64_N2
cycloneiv_lcell_comb \ram~73 (
// Equation(s):
// \ram~73_combout  = (\rtl~2_combout  & ((\data_a[1]~input_o ))) # (!\rtl~2_combout  & (\ram~9_q ))

	.dataa(\rtl~2_combout ),
	.datab(gnd),
	.datac(\ram~9_q ),
	.datad(\data_a[1]~input_o ),
	.cin(gnd),
	.combout(\ram~73_combout ),
	.cout());
// synopsys translate_off
defparam \ram~73 .lut_mask = 16'hFA50;
defparam \ram~73 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X115_Y64_N3
dffeas \ram~9 (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\ram~73_combout ),
	.asdata(\data_b[1]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(\rtl~3_combout ),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\ram~9_q ),
	.prn(vcc));
// synopsys translate_off
defparam \ram~9 .is_wysiwyg = "true";
defparam \ram~9 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X115_Y65_N10
cycloneiv_lcell_comb \ram~135 (
// Equation(s):
// \ram~135_combout  = (\addr_a[0]~input_o  & ((\addr_a[1]~input_o ) # ((\ram~9_q )))) # (!\addr_a[0]~input_o  & (!\addr_a[1]~input_o  & (\ram~1_q )))

	.dataa(\addr_a[0]~input_o ),
	.datab(\addr_a[1]~input_o ),
	.datac(\ram~1_q ),
	.datad(\ram~9_q ),
	.cin(gnd),
	.combout(\ram~135_combout ),
	.cout());
// synopsys translate_off
defparam \ram~135 .lut_mask = 16'hBA98;
defparam \ram~135 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X115_Y65_N20
cycloneiv_lcell_comb \ram~136 (
// Equation(s):
// \ram~136_combout  = (\addr_a[1]~input_o  & ((\ram~135_combout  & (\ram~25_q )) # (!\ram~135_combout  & ((\ram~17_q ))))) # (!\addr_a[1]~input_o  & (((\ram~135_combout ))))

	.dataa(\ram~25_q ),
	.datab(\addr_a[1]~input_o ),
	.datac(\ram~17_q ),
	.datad(\ram~135_combout ),
	.cin(gnd),
	.combout(\ram~136_combout ),
	.cout());
// synopsys translate_off
defparam \ram~136 .lut_mask = 16'hBBC0;
defparam \ram~136 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X115_Y65_N16
cycloneiv_lcell_comb \ram~137 (
// Equation(s):
// \ram~137_combout  = (\addr_a[2]~input_o  & (\ram~134_combout )) # (!\addr_a[2]~input_o  & ((\ram~136_combout )))

	.dataa(gnd),
	.datab(\addr_a[2]~input_o ),
	.datac(\ram~134_combout ),
	.datad(\ram~136_combout ),
	.cin(gnd),
	.combout(\ram~137_combout ),
	.cout());
// synopsys translate_off
defparam \ram~137 .lut_mask = 16'hF3C0;
defparam \ram~137 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X115_Y65_N17
dffeas \q_a[1]~reg0 (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\ram~137_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(!\we_pa~input_o ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\q_a[1]~reg0_q ),
	.prn(vcc));
// synopsys translate_off
defparam \q_a[1]~reg0 .is_wysiwyg = "true";
defparam \q_a[1]~reg0 .power_up = "low";
// synopsys translate_on

// Location: IOIBUF_X117_Y70_N1
cycloneiv_io_ibuf \data_a[2]~input (
	.i(data_a[2]),
	.ibar(gnd),
	.o(\data_a[2]~input_o ));
// synopsys translate_off
defparam \data_a[2]~input .bus_hold = "false";
defparam \data_a[2]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: LCCOMB_X114_Y66_N30
cycloneiv_lcell_comb \ram~87 (
// Equation(s):
// \ram~87_combout  = (\rtl~14_combout  & (\data_a[2]~input_o )) # (!\rtl~14_combout  & ((\ram~58_q )))

	.dataa(\rtl~14_combout ),
	.datab(\data_a[2]~input_o ),
	.datac(\ram~58_q ),
	.datad(gnd),
	.cin(gnd),
	.combout(\ram~87_combout ),
	.cout());
// synopsys translate_off
defparam \ram~87 .lut_mask = 16'hD8D8;
defparam \ram~87 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: IOIBUF_X117_Y68_N1
cycloneiv_io_ibuf \data_b[2]~input (
	.i(data_b[2]),
	.ibar(gnd),
	.o(\data_b[2]~input_o ));
// synopsys translate_off
defparam \data_b[2]~input .bus_hold = "false";
defparam \data_b[2]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: FF_X114_Y66_N31
dffeas \ram~58 (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\ram~87_combout ),
	.asdata(\data_b[2]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(\rtl~15_combout ),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\ram~58_q ),
	.prn(vcc));
// synopsys translate_off
defparam \ram~58 .is_wysiwyg = "true";
defparam \ram~58 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X115_Y66_N30
cycloneiv_lcell_comb \ram~85 (
// Equation(s):
// \ram~85_combout  = (\rtl~10_combout  & (\data_a[2]~input_o )) # (!\rtl~10_combout  & ((\ram~50_q )))

	.dataa(\rtl~10_combout ),
	.datab(\data_a[2]~input_o ),
	.datac(\ram~50_q ),
	.datad(gnd),
	.cin(gnd),
	.combout(\ram~85_combout ),
	.cout());
// synopsys translate_off
defparam \ram~85 .lut_mask = 16'hD8D8;
defparam \ram~85 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X115_Y66_N31
dffeas \ram~50 (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\ram~85_combout ),
	.asdata(\data_b[2]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(\rtl~11_combout ),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\ram~50_q ),
	.prn(vcc));
// synopsys translate_off
defparam \ram~50 .is_wysiwyg = "true";
defparam \ram~50 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X114_Y65_N22
cycloneiv_lcell_comb \ram~86 (
// Equation(s):
// \ram~86_combout  = (\rtl~12_combout  & ((\data_a[2]~input_o ))) # (!\rtl~12_combout  & (\ram~34_q ))

	.dataa(gnd),
	.datab(\rtl~12_combout ),
	.datac(\ram~34_q ),
	.datad(\data_a[2]~input_o ),
	.cin(gnd),
	.combout(\ram~86_combout ),
	.cout());
// synopsys translate_off
defparam \ram~86 .lut_mask = 16'hFC30;
defparam \ram~86 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X114_Y65_N23
dffeas \ram~34 (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\ram~86_combout ),
	.asdata(\data_b[2]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(\rtl~13_combout ),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\ram~34_q ),
	.prn(vcc));
// synopsys translate_off
defparam \ram~34 .is_wysiwyg = "true";
defparam \ram~34 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X115_Y65_N22
cycloneiv_lcell_comb \ram~138 (
// Equation(s):
// \ram~138_combout  = (\addr_a[0]~input_o  & (\addr_a[1]~input_o )) # (!\addr_a[0]~input_o  & ((\addr_a[1]~input_o  & (\ram~50_q )) # (!\addr_a[1]~input_o  & ((\ram~34_q )))))

	.dataa(\addr_a[0]~input_o ),
	.datab(\addr_a[1]~input_o ),
	.datac(\ram~50_q ),
	.datad(\ram~34_q ),
	.cin(gnd),
	.combout(\ram~138_combout ),
	.cout());
// synopsys translate_off
defparam \ram~138 .lut_mask = 16'hD9C8;
defparam \ram~138 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X111_Y65_N14
cycloneiv_lcell_comb \ram~84 (
// Equation(s):
// \ram~84_combout  = (\rtl~8_combout  & ((\data_a[2]~input_o ))) # (!\rtl~8_combout  & (\ram~42_q ))

	.dataa(\rtl~8_combout ),
	.datab(gnd),
	.datac(\ram~42_q ),
	.datad(\data_a[2]~input_o ),
	.cin(gnd),
	.combout(\ram~84_combout ),
	.cout());
// synopsys translate_off
defparam \ram~84 .lut_mask = 16'hFA50;
defparam \ram~84 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X111_Y65_N15
dffeas \ram~42 (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\ram~84_combout ),
	.asdata(\data_b[2]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(\rtl~9_combout ),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\ram~42_q ),
	.prn(vcc));
// synopsys translate_off
defparam \ram~42 .is_wysiwyg = "true";
defparam \ram~42 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X115_Y65_N28
cycloneiv_lcell_comb \ram~139 (
// Equation(s):
// \ram~139_combout  = (\addr_a[0]~input_o  & ((\ram~138_combout  & (\ram~58_q )) # (!\ram~138_combout  & ((\ram~42_q ))))) # (!\addr_a[0]~input_o  & (((\ram~138_combout ))))

	.dataa(\addr_a[0]~input_o ),
	.datab(\ram~58_q ),
	.datac(\ram~138_combout ),
	.datad(\ram~42_q ),
	.cin(gnd),
	.combout(\ram~139_combout ),
	.cout());
// synopsys translate_off
defparam \ram~139 .lut_mask = 16'hDAD0;
defparam \ram~139 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X116_Y65_N14
cycloneiv_lcell_comb \ram~82 (
// Equation(s):
// \ram~82_combout  = (\rtl~4_combout  & ((\data_a[2]~input_o ))) # (!\rtl~4_combout  & (\ram~2_q ))

	.dataa(\rtl~4_combout ),
	.datab(gnd),
	.datac(\ram~2_q ),
	.datad(\data_a[2]~input_o ),
	.cin(gnd),
	.combout(\ram~82_combout ),
	.cout());
// synopsys translate_off
defparam \ram~82 .lut_mask = 16'hFA50;
defparam \ram~82 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X116_Y65_N15
dffeas \ram~2 (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\ram~82_combout ),
	.asdata(\data_b[2]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(\rtl~5_combout ),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\ram~2_q ),
	.prn(vcc));
// synopsys translate_off
defparam \ram~2 .is_wysiwyg = "true";
defparam \ram~2 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X115_Y64_N0
cycloneiv_lcell_comb \ram~81 (
// Equation(s):
// \ram~81_combout  = (\rtl~2_combout  & (\data_a[2]~input_o )) # (!\rtl~2_combout  & ((\ram~10_q )))

	.dataa(\rtl~2_combout ),
	.datab(\data_a[2]~input_o ),
	.datac(\ram~10_q ),
	.datad(gnd),
	.cin(gnd),
	.combout(\ram~81_combout ),
	.cout());
// synopsys translate_off
defparam \ram~81 .lut_mask = 16'hD8D8;
defparam \ram~81 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X115_Y64_N1
dffeas \ram~10 (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\ram~81_combout ),
	.asdata(\data_b[2]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(\rtl~3_combout ),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\ram~10_q ),
	.prn(vcc));
// synopsys translate_off
defparam \ram~10 .is_wysiwyg = "true";
defparam \ram~10 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X115_Y65_N14
cycloneiv_lcell_comb \ram~140 (
// Equation(s):
// \ram~140_combout  = (\addr_a[0]~input_o  & ((\addr_a[1]~input_o ) # ((\ram~10_q )))) # (!\addr_a[0]~input_o  & (!\addr_a[1]~input_o  & (\ram~2_q )))

	.dataa(\addr_a[0]~input_o ),
	.datab(\addr_a[1]~input_o ),
	.datac(\ram~2_q ),
	.datad(\ram~10_q ),
	.cin(gnd),
	.combout(\ram~140_combout ),
	.cout());
// synopsys translate_off
defparam \ram~140 .lut_mask = 16'hBA98;
defparam \ram~140 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X113_Y65_N14
cycloneiv_lcell_comb \ram~80 (
// Equation(s):
// \ram~80_combout  = (\rtl~0_combout  & ((\data_a[2]~input_o ))) # (!\rtl~0_combout  & (\ram~18_q ))

	.dataa(\rtl~0_combout ),
	.datab(gnd),
	.datac(\ram~18_q ),
	.datad(\data_a[2]~input_o ),
	.cin(gnd),
	.combout(\ram~80_combout ),
	.cout());
// synopsys translate_off
defparam \ram~80 .lut_mask = 16'hFA50;
defparam \ram~80 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X113_Y65_N15
dffeas \ram~18 (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\ram~80_combout ),
	.asdata(\data_b[2]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(\rtl~1_combout ),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\ram~18_q ),
	.prn(vcc));
// synopsys translate_off
defparam \ram~18 .is_wysiwyg = "true";
defparam \ram~18 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X115_Y65_N0
cycloneiv_lcell_comb \ram~141 (
// Equation(s):
// \ram~141_combout  = (\addr_a[1]~input_o  & ((\ram~140_combout  & (\ram~26_q )) # (!\ram~140_combout  & ((\ram~18_q ))))) # (!\addr_a[1]~input_o  & (((\ram~140_combout ))))

	.dataa(\ram~26_q ),
	.datab(\addr_a[1]~input_o ),
	.datac(\ram~140_combout ),
	.datad(\ram~18_q ),
	.cin(gnd),
	.combout(\ram~141_combout ),
	.cout());
// synopsys translate_off
defparam \ram~141 .lut_mask = 16'hBCB0;
defparam \ram~141 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X115_Y65_N30
cycloneiv_lcell_comb \ram~142 (
// Equation(s):
// \ram~142_combout  = (\addr_a[2]~input_o  & (\ram~139_combout )) # (!\addr_a[2]~input_o  & ((\ram~141_combout )))

	.dataa(gnd),
	.datab(\ram~139_combout ),
	.datac(\addr_a[2]~input_o ),
	.datad(\ram~141_combout ),
	.cin(gnd),
	.combout(\ram~142_combout ),
	.cout());
// synopsys translate_off
defparam \ram~142 .lut_mask = 16'hCFC0;
defparam \ram~142 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X115_Y65_N31
dffeas \q_a[2]~reg0 (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\ram~142_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(!\we_pa~input_o ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\q_a[2]~reg0_q ),
	.prn(vcc));
// synopsys translate_off
defparam \q_a[2]~reg0 .is_wysiwyg = "true";
defparam \q_a[2]~reg0 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X113_Y64_N16
cycloneiv_lcell_comb \ram~91 (
// Equation(s):
// \ram~91_combout  = (\rtl~6_combout  & (\data_a[3]~input_o )) # (!\rtl~6_combout  & ((\ram~27_q )))

	.dataa(\data_a[3]~input_o ),
	.datab(gnd),
	.datac(\ram~27_q ),
	.datad(\rtl~6_combout ),
	.cin(gnd),
	.combout(\ram~91_combout ),
	.cout());
// synopsys translate_off
defparam \ram~91 .lut_mask = 16'hAAF0;
defparam \ram~91 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: IOIBUF_X117_Y69_N8
cycloneiv_io_ibuf \data_b[3]~input (
	.i(data_b[3]),
	.ibar(gnd),
	.o(\data_b[3]~input_o ));
// synopsys translate_off
defparam \data_b[3]~input .bus_hold = "false";
defparam \data_b[3]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: FF_X113_Y64_N17
dffeas \ram~27 (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\ram~91_combout ),
	.asdata(\data_b[3]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(\rtl~7_combout ),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\ram~27_q ),
	.prn(vcc));
// synopsys translate_off
defparam \ram~27 .is_wysiwyg = "true";
defparam \ram~27 .power_up = "low";
// synopsys translate_on

// Location: IOIBUF_X117_Y72_N8
cycloneiv_io_ibuf \data_a[3]~input (
	.i(data_a[3]),
	.ibar(gnd),
	.o(\data_a[3]~input_o ));
// synopsys translate_off
defparam \data_a[3]~input .bus_hold = "false";
defparam \data_a[3]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: LCCOMB_X113_Y65_N4
cycloneiv_lcell_comb \ram~88 (
// Equation(s):
// \ram~88_combout  = (\rtl~0_combout  & ((\data_a[3]~input_o ))) # (!\rtl~0_combout  & (\ram~19_q ))

	.dataa(\rtl~0_combout ),
	.datab(gnd),
	.datac(\ram~19_q ),
	.datad(\data_a[3]~input_o ),
	.cin(gnd),
	.combout(\ram~88_combout ),
	.cout());
// synopsys translate_off
defparam \ram~88 .lut_mask = 16'hFA50;
defparam \ram~88 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X113_Y65_N5
dffeas \ram~19 (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\ram~88_combout ),
	.asdata(\data_b[3]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(\rtl~1_combout ),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\ram~19_q ),
	.prn(vcc));
// synopsys translate_off
defparam \ram~19 .is_wysiwyg = "true";
defparam \ram~19 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X114_Y64_N8
cycloneiv_lcell_comb \ram~90 (
// Equation(s):
// \ram~90_combout  = (\rtl~4_combout  & ((\data_a[3]~input_o ))) # (!\rtl~4_combout  & (\ram~3_q ))

	.dataa(\rtl~4_combout ),
	.datab(gnd),
	.datac(\ram~3_q ),
	.datad(\data_a[3]~input_o ),
	.cin(gnd),
	.combout(\ram~90_combout ),
	.cout());
// synopsys translate_off
defparam \ram~90 .lut_mask = 16'hFA50;
defparam \ram~90 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X114_Y64_N9
dffeas \ram~3 (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\ram~90_combout ),
	.asdata(\data_b[3]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(\rtl~5_combout ),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\ram~3_q ),
	.prn(vcc));
// synopsys translate_off
defparam \ram~3 .is_wysiwyg = "true";
defparam \ram~3 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X115_Y64_N6
cycloneiv_lcell_comb \ram~89 (
// Equation(s):
// \ram~89_combout  = (\rtl~2_combout  & ((\data_a[3]~input_o ))) # (!\rtl~2_combout  & (\ram~11_q ))

	.dataa(\rtl~2_combout ),
	.datab(gnd),
	.datac(\ram~11_q ),
	.datad(\data_a[3]~input_o ),
	.cin(gnd),
	.combout(\ram~89_combout ),
	.cout());
// synopsys translate_off
defparam \ram~89 .lut_mask = 16'hFA50;
defparam \ram~89 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X115_Y64_N7
dffeas \ram~11 (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\ram~89_combout ),
	.asdata(\data_b[3]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(\rtl~3_combout ),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\ram~11_q ),
	.prn(vcc));
// synopsys translate_off
defparam \ram~11 .is_wysiwyg = "true";
defparam \ram~11 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X114_Y64_N28
cycloneiv_lcell_comb \ram~145 (
// Equation(s):
// \ram~145_combout  = (\addr_a[1]~input_o  & (\addr_a[0]~input_o )) # (!\addr_a[1]~input_o  & ((\addr_a[0]~input_o  & ((\ram~11_q ))) # (!\addr_a[0]~input_o  & (\ram~3_q ))))

	.dataa(\addr_a[1]~input_o ),
	.datab(\addr_a[0]~input_o ),
	.datac(\ram~3_q ),
	.datad(\ram~11_q ),
	.cin(gnd),
	.combout(\ram~145_combout ),
	.cout());
// synopsys translate_off
defparam \ram~145 .lut_mask = 16'hDC98;
defparam \ram~145 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X113_Y64_N30
cycloneiv_lcell_comb \ram~146 (
// Equation(s):
// \ram~146_combout  = (\addr_a[1]~input_o  & ((\ram~145_combout  & (\ram~27_q )) # (!\ram~145_combout  & ((\ram~19_q ))))) # (!\addr_a[1]~input_o  & (((\ram~145_combout ))))

	.dataa(\addr_a[1]~input_o ),
	.datab(\ram~27_q ),
	.datac(\ram~19_q ),
	.datad(\ram~145_combout ),
	.cin(gnd),
	.combout(\ram~146_combout ),
	.cout());
// synopsys translate_off
defparam \ram~146 .lut_mask = 16'hDDA0;
defparam \ram~146 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X113_Y66_N28
cycloneiv_lcell_comb \ram~95 (
// Equation(s):
// \ram~95_combout  = (\rtl~14_combout  & (\data_a[3]~input_o )) # (!\rtl~14_combout  & ((\ram~59_q )))

	.dataa(\data_a[3]~input_o ),
	.datab(gnd),
	.datac(\ram~59_q ),
	.datad(\rtl~14_combout ),
	.cin(gnd),
	.combout(\ram~95_combout ),
	.cout());
// synopsys translate_off
defparam \ram~95 .lut_mask = 16'hAAF0;
defparam \ram~95 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X113_Y66_N29
dffeas \ram~59 (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\ram~95_combout ),
	.asdata(\data_b[3]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(\rtl~15_combout ),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\ram~59_q ),
	.prn(vcc));
// synopsys translate_off
defparam \ram~59 .is_wysiwyg = "true";
defparam \ram~59 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X111_Y64_N24
cycloneiv_lcell_comb \ram~93 (
// Equation(s):
// \ram~93_combout  = (\rtl~10_combout  & ((\data_a[3]~input_o ))) # (!\rtl~10_combout  & (\ram~51_q ))

	.dataa(\rtl~10_combout ),
	.datab(gnd),
	.datac(\ram~51_q ),
	.datad(\data_a[3]~input_o ),
	.cin(gnd),
	.combout(\ram~93_combout ),
	.cout());
// synopsys translate_off
defparam \ram~93 .lut_mask = 16'hFA50;
defparam \ram~93 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X111_Y64_N25
dffeas \ram~51 (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\ram~93_combout ),
	.asdata(\data_b[3]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(\rtl~11_combout ),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\ram~51_q ),
	.prn(vcc));
// synopsys translate_off
defparam \ram~51 .is_wysiwyg = "true";
defparam \ram~51 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X113_Y63_N10
cycloneiv_lcell_comb \ram~94 (
// Equation(s):
// \ram~94_combout  = (\rtl~12_combout  & ((\data_a[3]~input_o ))) # (!\rtl~12_combout  & (\ram~35_q ))

	.dataa(gnd),
	.datab(\rtl~12_combout ),
	.datac(\ram~35_q ),
	.datad(\data_a[3]~input_o ),
	.cin(gnd),
	.combout(\ram~94_combout ),
	.cout());
// synopsys translate_off
defparam \ram~94 .lut_mask = 16'hFC30;
defparam \ram~94 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X113_Y63_N11
dffeas \ram~35 (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\ram~94_combout ),
	.asdata(\data_b[3]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(\rtl~13_combout ),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\ram~35_q ),
	.prn(vcc));
// synopsys translate_off
defparam \ram~35 .is_wysiwyg = "true";
defparam \ram~35 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X113_Y64_N2
cycloneiv_lcell_comb \ram~143 (
// Equation(s):
// \ram~143_combout  = (\addr_a[1]~input_o  & ((\addr_a[0]~input_o ) # ((\ram~51_q )))) # (!\addr_a[1]~input_o  & (!\addr_a[0]~input_o  & ((\ram~35_q ))))

	.dataa(\addr_a[1]~input_o ),
	.datab(\addr_a[0]~input_o ),
	.datac(\ram~51_q ),
	.datad(\ram~35_q ),
	.cin(gnd),
	.combout(\ram~143_combout ),
	.cout());
// synopsys translate_off
defparam \ram~143 .lut_mask = 16'hB9A8;
defparam \ram~143 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X113_Y64_N12
cycloneiv_lcell_comb \ram~144 (
// Equation(s):
// \ram~144_combout  = (\addr_a[0]~input_o  & ((\ram~143_combout  & ((\ram~59_q ))) # (!\ram~143_combout  & (\ram~43_q )))) # (!\addr_a[0]~input_o  & (((\ram~143_combout ))))

	.dataa(\ram~43_q ),
	.datab(\addr_a[0]~input_o ),
	.datac(\ram~59_q ),
	.datad(\ram~143_combout ),
	.cin(gnd),
	.combout(\ram~144_combout ),
	.cout());
// synopsys translate_off
defparam \ram~144 .lut_mask = 16'hF388;
defparam \ram~144 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X113_Y64_N24
cycloneiv_lcell_comb \ram~147 (
// Equation(s):
// \ram~147_combout  = (\addr_a[2]~input_o  & ((\ram~144_combout ))) # (!\addr_a[2]~input_o  & (\ram~146_combout ))

	.dataa(gnd),
	.datab(\addr_a[2]~input_o ),
	.datac(\ram~146_combout ),
	.datad(\ram~144_combout ),
	.cin(gnd),
	.combout(\ram~147_combout ),
	.cout());
// synopsys translate_off
defparam \ram~147 .lut_mask = 16'hFC30;
defparam \ram~147 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X113_Y64_N25
dffeas \q_a[3]~reg0 (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\ram~147_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(!\we_pa~input_o ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\q_a[3]~reg0_q ),
	.prn(vcc));
// synopsys translate_off
defparam \q_a[3]~reg0 .is_wysiwyg = "true";
defparam \q_a[3]~reg0 .power_up = "low";
// synopsys translate_on

// Location: IOIBUF_X117_Y70_N8
cycloneiv_io_ibuf \data_a[4]~input (
	.i(data_a[4]),
	.ibar(gnd),
	.o(\data_a[4]~input_o ));
// synopsys translate_off
defparam \data_a[4]~input .bus_hold = "false";
defparam \data_a[4]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: LCCOMB_X113_Y65_N30
cycloneiv_lcell_comb \ram~96 (
// Equation(s):
// \ram~96_combout  = (\rtl~0_combout  & (\data_a[4]~input_o )) # (!\rtl~0_combout  & ((\ram~20_q )))

	.dataa(\rtl~0_combout ),
	.datab(\data_a[4]~input_o ),
	.datac(\ram~20_q ),
	.datad(gnd),
	.cin(gnd),
	.combout(\ram~96_combout ),
	.cout());
// synopsys translate_off
defparam \ram~96 .lut_mask = 16'hD8D8;
defparam \ram~96 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: IOIBUF_X117_Y66_N8
cycloneiv_io_ibuf \data_b[4]~input (
	.i(data_b[4]),
	.ibar(gnd),
	.o(\data_b[4]~input_o ));
// synopsys translate_off
defparam \data_b[4]~input .bus_hold = "false";
defparam \data_b[4]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: FF_X113_Y65_N31
dffeas \ram~20 (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\ram~96_combout ),
	.asdata(\data_b[4]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(\rtl~1_combout ),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\ram~20_q ),
	.prn(vcc));
// synopsys translate_off
defparam \ram~20 .is_wysiwyg = "true";
defparam \ram~20 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X115_Y64_N4
cycloneiv_lcell_comb \ram~97 (
// Equation(s):
// \ram~97_combout  = (\rtl~2_combout  & ((\data_a[4]~input_o ))) # (!\rtl~2_combout  & (\ram~12_q ))

	.dataa(\rtl~2_combout ),
	.datab(gnd),
	.datac(\ram~12_q ),
	.datad(\data_a[4]~input_o ),
	.cin(gnd),
	.combout(\ram~97_combout ),
	.cout());
// synopsys translate_off
defparam \ram~97 .lut_mask = 16'hFA50;
defparam \ram~97 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X115_Y64_N5
dffeas \ram~12 (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\ram~97_combout ),
	.asdata(\data_b[4]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(\rtl~3_combout ),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\ram~12_q ),
	.prn(vcc));
// synopsys translate_off
defparam \ram~12 .is_wysiwyg = "true";
defparam \ram~12 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X114_Y64_N22
cycloneiv_lcell_comb \ram~150 (
// Equation(s):
// \ram~150_combout  = (\addr_a[1]~input_o  & (((\addr_a[0]~input_o )))) # (!\addr_a[1]~input_o  & ((\addr_a[0]~input_o  & ((\ram~12_q ))) # (!\addr_a[0]~input_o  & (\ram~4_q ))))

	.dataa(\ram~4_q ),
	.datab(\addr_a[1]~input_o ),
	.datac(\addr_a[0]~input_o ),
	.datad(\ram~12_q ),
	.cin(gnd),
	.combout(\ram~150_combout ),
	.cout());
// synopsys translate_off
defparam \ram~150 .lut_mask = 16'hF2C2;
defparam \ram~150 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X113_Y64_N4
cycloneiv_lcell_comb \ram~151 (
// Equation(s):
// \ram~151_combout  = (\addr_a[1]~input_o  & ((\ram~150_combout  & (\ram~28_q )) # (!\ram~150_combout  & ((\ram~20_q ))))) # (!\addr_a[1]~input_o  & (((\ram~150_combout ))))

	.dataa(\ram~28_q ),
	.datab(\addr_a[1]~input_o ),
	.datac(\ram~20_q ),
	.datad(\ram~150_combout ),
	.cin(gnd),
	.combout(\ram~151_combout ),
	.cout());
// synopsys translate_off
defparam \ram~151 .lut_mask = 16'hBBC0;
defparam \ram~151 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X114_Y66_N20
cycloneiv_lcell_comb \ram~103 (
// Equation(s):
// \ram~103_combout  = (\rtl~14_combout  & (\data_a[4]~input_o )) # (!\rtl~14_combout  & ((\ram~60_q )))

	.dataa(\rtl~14_combout ),
	.datab(\data_a[4]~input_o ),
	.datac(\ram~60_q ),
	.datad(gnd),
	.cin(gnd),
	.combout(\ram~103_combout ),
	.cout());
// synopsys translate_off
defparam \ram~103 .lut_mask = 16'hD8D8;
defparam \ram~103 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X114_Y66_N21
dffeas \ram~60 (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\ram~103_combout ),
	.asdata(\data_b[4]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(\rtl~15_combout ),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\ram~60_q ),
	.prn(vcc));
// synopsys translate_off
defparam \ram~60 .is_wysiwyg = "true";
defparam \ram~60 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X111_Y64_N6
cycloneiv_lcell_comb \ram~101 (
// Equation(s):
// \ram~101_combout  = (\rtl~10_combout  & ((\data_a[4]~input_o ))) # (!\rtl~10_combout  & (\ram~52_q ))

	.dataa(\rtl~10_combout ),
	.datab(gnd),
	.datac(\ram~52_q ),
	.datad(\data_a[4]~input_o ),
	.cin(gnd),
	.combout(\ram~101_combout ),
	.cout());
// synopsys translate_off
defparam \ram~101 .lut_mask = 16'hFA50;
defparam \ram~101 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X111_Y64_N7
dffeas \ram~52 (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\ram~101_combout ),
	.asdata(\data_b[4]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(\rtl~11_combout ),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\ram~52_q ),
	.prn(vcc));
// synopsys translate_off
defparam \ram~52 .is_wysiwyg = "true";
defparam \ram~52 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X114_Y65_N24
cycloneiv_lcell_comb \ram~102 (
// Equation(s):
// \ram~102_combout  = (\rtl~12_combout  & ((\data_a[4]~input_o ))) # (!\rtl~12_combout  & (\ram~36_q ))

	.dataa(gnd),
	.datab(\rtl~12_combout ),
	.datac(\ram~36_q ),
	.datad(\data_a[4]~input_o ),
	.cin(gnd),
	.combout(\ram~102_combout ),
	.cout());
// synopsys translate_off
defparam \ram~102 .lut_mask = 16'hFC30;
defparam \ram~102 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X114_Y65_N25
dffeas \ram~36 (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\ram~102_combout ),
	.asdata(\data_b[4]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(\rtl~13_combout ),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\ram~36_q ),
	.prn(vcc));
// synopsys translate_off
defparam \ram~36 .is_wysiwyg = "true";
defparam \ram~36 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X113_Y64_N20
cycloneiv_lcell_comb \ram~148 (
// Equation(s):
// \ram~148_combout  = (\addr_a[1]~input_o  & ((\addr_a[0]~input_o ) # ((\ram~52_q )))) # (!\addr_a[1]~input_o  & (!\addr_a[0]~input_o  & ((\ram~36_q ))))

	.dataa(\addr_a[1]~input_o ),
	.datab(\addr_a[0]~input_o ),
	.datac(\ram~52_q ),
	.datad(\ram~36_q ),
	.cin(gnd),
	.combout(\ram~148_combout ),
	.cout());
// synopsys translate_off
defparam \ram~148 .lut_mask = 16'hB9A8;
defparam \ram~148 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X113_Y64_N6
cycloneiv_lcell_comb \ram~149 (
// Equation(s):
// \ram~149_combout  = (\addr_a[0]~input_o  & ((\ram~148_combout  & ((\ram~60_q ))) # (!\ram~148_combout  & (\ram~44_q )))) # (!\addr_a[0]~input_o  & (((\ram~148_combout ))))

	.dataa(\ram~44_q ),
	.datab(\addr_a[0]~input_o ),
	.datac(\ram~60_q ),
	.datad(\ram~148_combout ),
	.cin(gnd),
	.combout(\ram~149_combout ),
	.cout());
// synopsys translate_off
defparam \ram~149 .lut_mask = 16'hF388;
defparam \ram~149 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X113_Y64_N14
cycloneiv_lcell_comb \ram~152 (
// Equation(s):
// \ram~152_combout  = (\addr_a[2]~input_o  & ((\ram~149_combout ))) # (!\addr_a[2]~input_o  & (\ram~151_combout ))

	.dataa(gnd),
	.datab(\addr_a[2]~input_o ),
	.datac(\ram~151_combout ),
	.datad(\ram~149_combout ),
	.cin(gnd),
	.combout(\ram~152_combout ),
	.cout());
// synopsys translate_off
defparam \ram~152 .lut_mask = 16'hFC30;
defparam \ram~152 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X113_Y64_N15
dffeas \q_a[4]~reg0 (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\ram~152_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(!\we_pa~input_o ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\q_a[4]~reg0_q ),
	.prn(vcc));
// synopsys translate_off
defparam \q_a[4]~reg0 .is_wysiwyg = "true";
defparam \q_a[4]~reg0 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X116_Y63_N2
cycloneiv_lcell_comb \ram~107 (
// Equation(s):
// \ram~107_combout  = (\rtl~6_combout  & (\data_a[5]~input_o )) # (!\rtl~6_combout  & ((\ram~29_q )))

	.dataa(\data_a[5]~input_o ),
	.datab(gnd),
	.datac(\ram~29_q ),
	.datad(\rtl~6_combout ),
	.cin(gnd),
	.combout(\ram~107_combout ),
	.cout());
// synopsys translate_off
defparam \ram~107 .lut_mask = 16'hAAF0;
defparam \ram~107 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: IOIBUF_X117_Y61_N1
cycloneiv_io_ibuf \data_b[5]~input (
	.i(data_b[5]),
	.ibar(gnd),
	.o(\data_b[5]~input_o ));
// synopsys translate_off
defparam \data_b[5]~input .bus_hold = "false";
defparam \data_b[5]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: FF_X116_Y63_N3
dffeas \ram~29 (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\ram~107_combout ),
	.asdata(\data_b[5]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(\rtl~7_combout ),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\ram~29_q ),
	.prn(vcc));
// synopsys translate_off
defparam \ram~29 .is_wysiwyg = "true";
defparam \ram~29 .power_up = "low";
// synopsys translate_on

// Location: IOIBUF_X117_Y59_N8
cycloneiv_io_ibuf \data_a[5]~input (
	.i(data_a[5]),
	.ibar(gnd),
	.o(\data_a[5]~input_o ));
// synopsys translate_off
defparam \data_a[5]~input .bus_hold = "false";
defparam \data_a[5]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: LCCOMB_X115_Y63_N22
cycloneiv_lcell_comb \ram~104 (
// Equation(s):
// \ram~104_combout  = (\rtl~0_combout  & ((\data_a[5]~input_o ))) # (!\rtl~0_combout  & (\ram~21_q ))

	.dataa(\rtl~0_combout ),
	.datab(gnd),
	.datac(\ram~21_q ),
	.datad(\data_a[5]~input_o ),
	.cin(gnd),
	.combout(\ram~104_combout ),
	.cout());
// synopsys translate_off
defparam \ram~104 .lut_mask = 16'hFA50;
defparam \ram~104 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X115_Y63_N23
dffeas \ram~21 (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\ram~104_combout ),
	.asdata(\data_b[5]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(\rtl~1_combout ),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\ram~21_q ),
	.prn(vcc));
// synopsys translate_off
defparam \ram~21 .is_wysiwyg = "true";
defparam \ram~21 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X115_Y64_N30
cycloneiv_lcell_comb \ram~105 (
// Equation(s):
// \ram~105_combout  = (\rtl~2_combout  & ((\data_a[5]~input_o ))) # (!\rtl~2_combout  & (\ram~13_q ))

	.dataa(\rtl~2_combout ),
	.datab(gnd),
	.datac(\ram~13_q ),
	.datad(\data_a[5]~input_o ),
	.cin(gnd),
	.combout(\ram~105_combout ),
	.cout());
// synopsys translate_off
defparam \ram~105 .lut_mask = 16'hFA50;
defparam \ram~105 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X115_Y64_N31
dffeas \ram~13 (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\ram~105_combout ),
	.asdata(\data_b[5]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(\rtl~3_combout ),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\ram~13_q ),
	.prn(vcc));
// synopsys translate_off
defparam \ram~13 .is_wysiwyg = "true";
defparam \ram~13 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X114_Y64_N20
cycloneiv_lcell_comb \ram~106 (
// Equation(s):
// \ram~106_combout  = (\rtl~4_combout  & ((\data_a[5]~input_o ))) # (!\rtl~4_combout  & (\ram~5_q ))

	.dataa(\rtl~4_combout ),
	.datab(gnd),
	.datac(\ram~5_q ),
	.datad(\data_a[5]~input_o ),
	.cin(gnd),
	.combout(\ram~106_combout ),
	.cout());
// synopsys translate_off
defparam \ram~106 .lut_mask = 16'hFA50;
defparam \ram~106 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X114_Y64_N21
dffeas \ram~5 (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\ram~106_combout ),
	.asdata(\data_b[5]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(\rtl~5_combout ),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\ram~5_q ),
	.prn(vcc));
// synopsys translate_off
defparam \ram~5 .is_wysiwyg = "true";
defparam \ram~5 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X115_Y64_N14
cycloneiv_lcell_comb \ram~155 (
// Equation(s):
// \ram~155_combout  = (\addr_a[0]~input_o  & ((\addr_a[1]~input_o ) # ((\ram~13_q )))) # (!\addr_a[0]~input_o  & (!\addr_a[1]~input_o  & ((\ram~5_q ))))

	.dataa(\addr_a[0]~input_o ),
	.datab(\addr_a[1]~input_o ),
	.datac(\ram~13_q ),
	.datad(\ram~5_q ),
	.cin(gnd),
	.combout(\ram~155_combout ),
	.cout());
// synopsys translate_off
defparam \ram~155 .lut_mask = 16'hB9A8;
defparam \ram~155 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X116_Y64_N4
cycloneiv_lcell_comb \ram~156 (
// Equation(s):
// \ram~156_combout  = (\addr_a[1]~input_o  & ((\ram~155_combout  & (\ram~29_q )) # (!\ram~155_combout  & ((\ram~21_q ))))) # (!\addr_a[1]~input_o  & (((\ram~155_combout ))))

	.dataa(\addr_a[1]~input_o ),
	.datab(\ram~29_q ),
	.datac(\ram~21_q ),
	.datad(\ram~155_combout ),
	.cin(gnd),
	.combout(\ram~156_combout ),
	.cout());
// synopsys translate_off
defparam \ram~156 .lut_mask = 16'hDDA0;
defparam \ram~156 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X115_Y62_N12
cycloneiv_lcell_comb \ram~111 (
// Equation(s):
// \ram~111_combout  = (\rtl~14_combout  & ((\data_a[5]~input_o ))) # (!\rtl~14_combout  & (\ram~61_q ))

	.dataa(gnd),
	.datab(\rtl~14_combout ),
	.datac(\ram~61_q ),
	.datad(\data_a[5]~input_o ),
	.cin(gnd),
	.combout(\ram~111_combout ),
	.cout());
// synopsys translate_off
defparam \ram~111 .lut_mask = 16'hFC30;
defparam \ram~111 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X115_Y62_N13
dffeas \ram~61 (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\ram~111_combout ),
	.asdata(\data_b[5]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(\rtl~15_combout ),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\ram~61_q ),
	.prn(vcc));
// synopsys translate_off
defparam \ram~61 .is_wysiwyg = "true";
defparam \ram~61 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X114_Y63_N26
cycloneiv_lcell_comb \rtl~8 (
// Equation(s):
// \rtl~8_combout  = (\addr_a[2]~input_o  & (\we_pa~input_o  & (\addr_a[0]~input_o  & !\addr_a[1]~input_o )))

	.dataa(\addr_a[2]~input_o ),
	.datab(\we_pa~input_o ),
	.datac(\addr_a[0]~input_o ),
	.datad(\addr_a[1]~input_o ),
	.cin(gnd),
	.combout(\rtl~8_combout ),
	.cout());
// synopsys translate_off
defparam \rtl~8 .lut_mask = 16'h0080;
defparam \rtl~8 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X112_Y64_N28
cycloneiv_lcell_comb \ram~108 (
// Equation(s):
// \ram~108_combout  = (\rtl~8_combout  & (\data_a[5]~input_o )) # (!\rtl~8_combout  & ((\ram~45_q )))

	.dataa(\data_a[5]~input_o ),
	.datab(\rtl~8_combout ),
	.datac(\ram~45_q ),
	.datad(gnd),
	.cin(gnd),
	.combout(\ram~108_combout ),
	.cout());
// synopsys translate_off
defparam \ram~108 .lut_mask = 16'hB8B8;
defparam \ram~108 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X112_Y64_N29
dffeas \ram~45 (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\ram~108_combout ),
	.asdata(\data_b[5]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(\rtl~9_combout ),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\ram~45_q ),
	.prn(vcc));
// synopsys translate_off
defparam \ram~45 .is_wysiwyg = "true";
defparam \ram~45 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X111_Y64_N0
cycloneiv_lcell_comb \ram~109 (
// Equation(s):
// \ram~109_combout  = (\rtl~10_combout  & ((\data_a[5]~input_o ))) # (!\rtl~10_combout  & (\ram~53_q ))

	.dataa(\rtl~10_combout ),
	.datab(gnd),
	.datac(\ram~53_q ),
	.datad(\data_a[5]~input_o ),
	.cin(gnd),
	.combout(\ram~109_combout ),
	.cout());
// synopsys translate_off
defparam \ram~109 .lut_mask = 16'hFA50;
defparam \ram~109 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X111_Y64_N1
dffeas \ram~53 (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\ram~109_combout ),
	.asdata(\data_b[5]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(\rtl~11_combout ),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\ram~53_q ),
	.prn(vcc));
// synopsys translate_off
defparam \ram~53 .is_wysiwyg = "true";
defparam \ram~53 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X116_Y62_N12
cycloneiv_lcell_comb \ram~110 (
// Equation(s):
// \ram~110_combout  = (\rtl~12_combout  & (\data_a[5]~input_o )) # (!\rtl~12_combout  & ((\ram~37_q )))

	.dataa(\data_a[5]~input_o ),
	.datab(gnd),
	.datac(\ram~37_q ),
	.datad(\rtl~12_combout ),
	.cin(gnd),
	.combout(\ram~110_combout ),
	.cout());
// synopsys translate_off
defparam \ram~110 .lut_mask = 16'hAAF0;
defparam \ram~110 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X116_Y62_N13
dffeas \ram~37 (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\ram~110_combout ),
	.asdata(\data_b[5]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(\rtl~13_combout ),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\ram~37_q ),
	.prn(vcc));
// synopsys translate_off
defparam \ram~37 .is_wysiwyg = "true";
defparam \ram~37 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X116_Y64_N28
cycloneiv_lcell_comb \ram~153 (
// Equation(s):
// \ram~153_combout  = (\addr_a[0]~input_o  & (\addr_a[1]~input_o )) # (!\addr_a[0]~input_o  & ((\addr_a[1]~input_o  & (\ram~53_q )) # (!\addr_a[1]~input_o  & ((\ram~37_q )))))

	.dataa(\addr_a[0]~input_o ),
	.datab(\addr_a[1]~input_o ),
	.datac(\ram~53_q ),
	.datad(\ram~37_q ),
	.cin(gnd),
	.combout(\ram~153_combout ),
	.cout());
// synopsys translate_off
defparam \ram~153 .lut_mask = 16'hD9C8;
defparam \ram~153 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X116_Y64_N2
cycloneiv_lcell_comb \ram~154 (
// Equation(s):
// \ram~154_combout  = (\addr_a[0]~input_o  & ((\ram~153_combout  & (\ram~61_q )) # (!\ram~153_combout  & ((\ram~45_q ))))) # (!\addr_a[0]~input_o  & (((\ram~153_combout ))))

	.dataa(\addr_a[0]~input_o ),
	.datab(\ram~61_q ),
	.datac(\ram~45_q ),
	.datad(\ram~153_combout ),
	.cin(gnd),
	.combout(\ram~154_combout ),
	.cout());
// synopsys translate_off
defparam \ram~154 .lut_mask = 16'hDDA0;
defparam \ram~154 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X116_Y64_N0
cycloneiv_lcell_comb \ram~157 (
// Equation(s):
// \ram~157_combout  = (\addr_a[2]~input_o  & ((\ram~154_combout ))) # (!\addr_a[2]~input_o  & (\ram~156_combout ))

	.dataa(gnd),
	.datab(\addr_a[2]~input_o ),
	.datac(\ram~156_combout ),
	.datad(\ram~154_combout ),
	.cin(gnd),
	.combout(\ram~157_combout ),
	.cout());
// synopsys translate_off
defparam \ram~157 .lut_mask = 16'hFC30;
defparam \ram~157 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X116_Y64_N1
dffeas \q_a[5]~reg0 (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\ram~157_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(!\we_pa~input_o ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\q_a[5]~reg0_q ),
	.prn(vcc));
// synopsys translate_off
defparam \q_a[5]~reg0 .is_wysiwyg = "true";
defparam \q_a[5]~reg0 .power_up = "low";
// synopsys translate_on

// Location: IOIBUF_X117_Y67_N8
cycloneiv_io_ibuf \data_a[6]~input (
	.i(data_a[6]),
	.ibar(gnd),
	.o(\data_a[6]~input_o ));
// synopsys translate_off
defparam \data_a[6]~input .bus_hold = "false";
defparam \data_a[6]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: LCCOMB_X114_Y66_N6
cycloneiv_lcell_comb \ram~119 (
// Equation(s):
// \ram~119_combout  = (\rtl~14_combout  & (\data_a[6]~input_o )) # (!\rtl~14_combout  & ((\ram~62_q )))

	.dataa(\rtl~14_combout ),
	.datab(\data_a[6]~input_o ),
	.datac(\ram~62_q ),
	.datad(gnd),
	.cin(gnd),
	.combout(\ram~119_combout ),
	.cout());
// synopsys translate_off
defparam \ram~119 .lut_mask = 16'hD8D8;
defparam \ram~119 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: IOIBUF_X117_Y67_N1
cycloneiv_io_ibuf \data_b[6]~input (
	.i(data_b[6]),
	.ibar(gnd),
	.o(\data_b[6]~input_o ));
// synopsys translate_off
defparam \data_b[6]~input .bus_hold = "false";
defparam \data_b[6]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: FF_X114_Y66_N7
dffeas \ram~62 (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\ram~119_combout ),
	.asdata(\data_b[6]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(\rtl~15_combout ),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\ram~62_q ),
	.prn(vcc));
// synopsys translate_off
defparam \ram~62 .is_wysiwyg = "true";
defparam \ram~62 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X114_Y62_N6
cycloneiv_lcell_comb \ram~116 (
// Equation(s):
// \ram~116_combout  = (\rtl~8_combout  & ((\data_a[6]~input_o ))) # (!\rtl~8_combout  & (\ram~46_q ))

	.dataa(gnd),
	.datab(\rtl~8_combout ),
	.datac(\ram~46_q ),
	.datad(\data_a[6]~input_o ),
	.cin(gnd),
	.combout(\ram~116_combout ),
	.cout());
// synopsys translate_off
defparam \ram~116 .lut_mask = 16'hFC30;
defparam \ram~116 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X114_Y62_N7
dffeas \ram~46 (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\ram~116_combout ),
	.asdata(\data_b[6]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(\rtl~9_combout ),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\ram~46_q ),
	.prn(vcc));
// synopsys translate_off
defparam \ram~46 .is_wysiwyg = "true";
defparam \ram~46 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X114_Y65_N14
cycloneiv_lcell_comb \ram~118 (
// Equation(s):
// \ram~118_combout  = (\rtl~12_combout  & (\data_a[6]~input_o )) # (!\rtl~12_combout  & ((\ram~38_q )))

	.dataa(\data_a[6]~input_o ),
	.datab(\rtl~12_combout ),
	.datac(\ram~38_q ),
	.datad(gnd),
	.cin(gnd),
	.combout(\ram~118_combout ),
	.cout());
// synopsys translate_off
defparam \ram~118 .lut_mask = 16'hB8B8;
defparam \ram~118 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X114_Y65_N15
dffeas \ram~38 (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\ram~118_combout ),
	.asdata(\data_b[6]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(\rtl~13_combout ),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\ram~38_q ),
	.prn(vcc));
// synopsys translate_off
defparam \ram~38 .is_wysiwyg = "true";
defparam \ram~38 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X115_Y66_N20
cycloneiv_lcell_comb \ram~117 (
// Equation(s):
// \ram~117_combout  = (\rtl~10_combout  & ((\data_a[6]~input_o ))) # (!\rtl~10_combout  & (\ram~54_q ))

	.dataa(\rtl~10_combout ),
	.datab(gnd),
	.datac(\ram~54_q ),
	.datad(\data_a[6]~input_o ),
	.cin(gnd),
	.combout(\ram~117_combout ),
	.cout());
// synopsys translate_off
defparam \ram~117 .lut_mask = 16'hFA50;
defparam \ram~117 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X115_Y66_N21
dffeas \ram~54 (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\ram~117_combout ),
	.asdata(\data_b[6]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(\rtl~11_combout ),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\ram~54_q ),
	.prn(vcc));
// synopsys translate_off
defparam \ram~54 .is_wysiwyg = "true";
defparam \ram~54 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X115_Y64_N12
cycloneiv_lcell_comb \ram~158 (
// Equation(s):
// \ram~158_combout  = (\addr_a[0]~input_o  & (\addr_a[1]~input_o )) # (!\addr_a[0]~input_o  & ((\addr_a[1]~input_o  & ((\ram~54_q ))) # (!\addr_a[1]~input_o  & (\ram~38_q ))))

	.dataa(\addr_a[0]~input_o ),
	.datab(\addr_a[1]~input_o ),
	.datac(\ram~38_q ),
	.datad(\ram~54_q ),
	.cin(gnd),
	.combout(\ram~158_combout ),
	.cout());
// synopsys translate_off
defparam \ram~158 .lut_mask = 16'hDC98;
defparam \ram~158 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X115_Y64_N26
cycloneiv_lcell_comb \ram~159 (
// Equation(s):
// \ram~159_combout  = (\addr_a[0]~input_o  & ((\ram~158_combout  & (\ram~62_q )) # (!\ram~158_combout  & ((\ram~46_q ))))) # (!\addr_a[0]~input_o  & (((\ram~158_combout ))))

	.dataa(\addr_a[0]~input_o ),
	.datab(\ram~62_q ),
	.datac(\ram~46_q ),
	.datad(\ram~158_combout ),
	.cin(gnd),
	.combout(\ram~159_combout ),
	.cout());
// synopsys translate_off
defparam \ram~159 .lut_mask = 16'hDDA0;
defparam \ram~159 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X115_Y63_N0
cycloneiv_lcell_comb \ram~112 (
// Equation(s):
// \ram~112_combout  = (\rtl~0_combout  & (\data_a[6]~input_o )) # (!\rtl~0_combout  & ((\ram~22_q )))

	.dataa(\rtl~0_combout ),
	.datab(\data_a[6]~input_o ),
	.datac(\ram~22_q ),
	.datad(gnd),
	.cin(gnd),
	.combout(\ram~112_combout ),
	.cout());
// synopsys translate_off
defparam \ram~112 .lut_mask = 16'hD8D8;
defparam \ram~112 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X115_Y63_N1
dffeas \ram~22 (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\ram~112_combout ),
	.asdata(\data_b[6]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(\rtl~1_combout ),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\ram~22_q ),
	.prn(vcc));
// synopsys translate_off
defparam \ram~22 .is_wysiwyg = "true";
defparam \ram~22 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X116_Y63_N28
cycloneiv_lcell_comb \ram~115 (
// Equation(s):
// \ram~115_combout  = (\rtl~6_combout  & ((\data_a[6]~input_o ))) # (!\rtl~6_combout  & (\ram~30_q ))

	.dataa(gnd),
	.datab(\rtl~6_combout ),
	.datac(\ram~30_q ),
	.datad(\data_a[6]~input_o ),
	.cin(gnd),
	.combout(\ram~115_combout ),
	.cout());
// synopsys translate_off
defparam \ram~115 .lut_mask = 16'hFC30;
defparam \ram~115 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X116_Y63_N29
dffeas \ram~30 (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\ram~115_combout ),
	.asdata(\data_b[6]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(\rtl~7_combout ),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\ram~30_q ),
	.prn(vcc));
// synopsys translate_off
defparam \ram~30 .is_wysiwyg = "true";
defparam \ram~30 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X115_Y64_N16
cycloneiv_lcell_comb \ram~113 (
// Equation(s):
// \ram~113_combout  = (\rtl~2_combout  & (\data_a[6]~input_o )) # (!\rtl~2_combout  & ((\ram~14_q )))

	.dataa(\rtl~2_combout ),
	.datab(\data_a[6]~input_o ),
	.datac(\ram~14_q ),
	.datad(gnd),
	.cin(gnd),
	.combout(\ram~113_combout ),
	.cout());
// synopsys translate_off
defparam \ram~113 .lut_mask = 16'hD8D8;
defparam \ram~113 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X115_Y64_N17
dffeas \ram~14 (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\ram~113_combout ),
	.asdata(\data_b[6]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(\rtl~3_combout ),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\ram~14_q ),
	.prn(vcc));
// synopsys translate_off
defparam \ram~14 .is_wysiwyg = "true";
defparam \ram~14 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X114_Y63_N14
cycloneiv_lcell_comb \ram~114 (
// Equation(s):
// \ram~114_combout  = (\rtl~4_combout  & (\data_a[6]~input_o )) # (!\rtl~4_combout  & ((\ram~6_q )))

	.dataa(gnd),
	.datab(\data_a[6]~input_o ),
	.datac(\ram~6_q ),
	.datad(\rtl~4_combout ),
	.cin(gnd),
	.combout(\ram~114_combout ),
	.cout());
// synopsys translate_off
defparam \ram~114 .lut_mask = 16'hCCF0;
defparam \ram~114 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X114_Y63_N15
dffeas \ram~6 (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\ram~114_combout ),
	.asdata(\data_b[6]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(\rtl~5_combout ),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\ram~6_q ),
	.prn(vcc));
// synopsys translate_off
defparam \ram~6 .is_wysiwyg = "true";
defparam \ram~6 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X115_Y64_N28
cycloneiv_lcell_comb \ram~160 (
// Equation(s):
// \ram~160_combout  = (\addr_a[0]~input_o  & ((\ram~14_q ) # ((\addr_a[1]~input_o )))) # (!\addr_a[0]~input_o  & (((!\addr_a[1]~input_o  & \ram~6_q ))))

	.dataa(\addr_a[0]~input_o ),
	.datab(\ram~14_q ),
	.datac(\addr_a[1]~input_o ),
	.datad(\ram~6_q ),
	.cin(gnd),
	.combout(\ram~160_combout ),
	.cout());
// synopsys translate_off
defparam \ram~160 .lut_mask = 16'hADA8;
defparam \ram~160 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X115_Y64_N18
cycloneiv_lcell_comb \ram~161 (
// Equation(s):
// \ram~161_combout  = (\addr_a[1]~input_o  & ((\ram~160_combout  & ((\ram~30_q ))) # (!\ram~160_combout  & (\ram~22_q )))) # (!\addr_a[1]~input_o  & (((\ram~160_combout ))))

	.dataa(\addr_a[1]~input_o ),
	.datab(\ram~22_q ),
	.datac(\ram~30_q ),
	.datad(\ram~160_combout ),
	.cin(gnd),
	.combout(\ram~161_combout ),
	.cout());
// synopsys translate_off
defparam \ram~161 .lut_mask = 16'hF588;
defparam \ram~161 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X115_Y64_N24
cycloneiv_lcell_comb \ram~162 (
// Equation(s):
// \ram~162_combout  = (\addr_a[2]~input_o  & (\ram~159_combout )) # (!\addr_a[2]~input_o  & ((\ram~161_combout )))

	.dataa(\addr_a[2]~input_o ),
	.datab(gnd),
	.datac(\ram~159_combout ),
	.datad(\ram~161_combout ),
	.cin(gnd),
	.combout(\ram~162_combout ),
	.cout());
// synopsys translate_off
defparam \ram~162 .lut_mask = 16'hF5A0;
defparam \ram~162 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X115_Y64_N25
dffeas \q_a[6]~reg0 (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\ram~162_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(!\we_pa~input_o ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\q_a[6]~reg0_q ),
	.prn(vcc));
// synopsys translate_off
defparam \q_a[6]~reg0 .is_wysiwyg = "true";
defparam \q_a[6]~reg0 .power_up = "low";
// synopsys translate_on

// Location: IOIBUF_X117_Y58_N1
cycloneiv_io_ibuf \data_a[7]~input (
	.i(data_a[7]),
	.ibar(gnd),
	.o(\data_a[7]~input_o ));
// synopsys translate_off
defparam \data_a[7]~input .bus_hold = "false";
defparam \data_a[7]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: LCCOMB_X114_Y62_N24
cycloneiv_lcell_comb \ram~124 (
// Equation(s):
// \ram~124_combout  = (\rtl~8_combout  & ((\data_a[7]~input_o ))) # (!\rtl~8_combout  & (\ram~47_q ))

	.dataa(gnd),
	.datab(\rtl~8_combout ),
	.datac(\ram~47_q ),
	.datad(\data_a[7]~input_o ),
	.cin(gnd),
	.combout(\ram~124_combout ),
	.cout());
// synopsys translate_off
defparam \ram~124 .lut_mask = 16'hFC30;
defparam \ram~124 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: IOIBUF_X117_Y60_N8
cycloneiv_io_ibuf \data_b[7]~input (
	.i(data_b[7]),
	.ibar(gnd),
	.o(\data_b[7]~input_o ));
// synopsys translate_off
defparam \data_b[7]~input .bus_hold = "false";
defparam \data_b[7]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: FF_X114_Y62_N25
dffeas \ram~47 (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\ram~124_combout ),
	.asdata(\data_b[7]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(\rtl~9_combout ),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\ram~47_q ),
	.prn(vcc));
// synopsys translate_off
defparam \ram~47 .is_wysiwyg = "true";
defparam \ram~47 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X113_Y63_N0
cycloneiv_lcell_comb \ram~126 (
// Equation(s):
// \ram~126_combout  = (\rtl~12_combout  & ((\data_a[7]~input_o ))) # (!\rtl~12_combout  & (\ram~39_q ))

	.dataa(gnd),
	.datab(\rtl~12_combout ),
	.datac(\ram~39_q ),
	.datad(\data_a[7]~input_o ),
	.cin(gnd),
	.combout(\ram~126_combout ),
	.cout());
// synopsys translate_off
defparam \ram~126 .lut_mask = 16'hFC30;
defparam \ram~126 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X113_Y63_N1
dffeas \ram~39 (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\ram~126_combout ),
	.asdata(\data_b[7]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(\rtl~13_combout ),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\ram~39_q ),
	.prn(vcc));
// synopsys translate_off
defparam \ram~39 .is_wysiwyg = "true";
defparam \ram~39 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X112_Y63_N14
cycloneiv_lcell_comb \ram~125 (
// Equation(s):
// \ram~125_combout  = (\rtl~10_combout  & ((\data_a[7]~input_o ))) # (!\rtl~10_combout  & (\ram~55_q ))

	.dataa(\rtl~10_combout ),
	.datab(gnd),
	.datac(\ram~55_q ),
	.datad(\data_a[7]~input_o ),
	.cin(gnd),
	.combout(\ram~125_combout ),
	.cout());
// synopsys translate_off
defparam \ram~125 .lut_mask = 16'hFA50;
defparam \ram~125 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X112_Y63_N15
dffeas \ram~55 (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\ram~125_combout ),
	.asdata(\data_b[7]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(\rtl~11_combout ),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\ram~55_q ),
	.prn(vcc));
// synopsys translate_off
defparam \ram~55 .is_wysiwyg = "true";
defparam \ram~55 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X113_Y64_N10
cycloneiv_lcell_comb \ram~163 (
// Equation(s):
// \ram~163_combout  = (\addr_a[1]~input_o  & (((\addr_a[0]~input_o ) # (\ram~55_q )))) # (!\addr_a[1]~input_o  & (\ram~39_q  & (!\addr_a[0]~input_o )))

	.dataa(\addr_a[1]~input_o ),
	.datab(\ram~39_q ),
	.datac(\addr_a[0]~input_o ),
	.datad(\ram~55_q ),
	.cin(gnd),
	.combout(\ram~163_combout ),
	.cout());
// synopsys translate_off
defparam \ram~163 .lut_mask = 16'hAEA4;
defparam \ram~163 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X113_Y64_N8
cycloneiv_lcell_comb \ram~164 (
// Equation(s):
// \ram~164_combout  = (\addr_a[0]~input_o  & ((\ram~163_combout  & (\ram~63_q )) # (!\ram~163_combout  & ((\ram~47_q ))))) # (!\addr_a[0]~input_o  & (((\ram~163_combout ))))

	.dataa(\ram~63_q ),
	.datab(\addr_a[0]~input_o ),
	.datac(\ram~47_q ),
	.datad(\ram~163_combout ),
	.cin(gnd),
	.combout(\ram~164_combout ),
	.cout());
// synopsys translate_off
defparam \ram~164 .lut_mask = 16'hBBC0;
defparam \ram~164 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X114_Y63_N16
cycloneiv_lcell_comb \rtl~0 (
// Equation(s):
// \rtl~0_combout  = (!\addr_a[2]~input_o  & (\we_pa~input_o  & (!\addr_a[0]~input_o  & \addr_a[1]~input_o )))

	.dataa(\addr_a[2]~input_o ),
	.datab(\we_pa~input_o ),
	.datac(\addr_a[0]~input_o ),
	.datad(\addr_a[1]~input_o ),
	.cin(gnd),
	.combout(\rtl~0_combout ),
	.cout());
// synopsys translate_off
defparam \rtl~0 .lut_mask = 16'h0400;
defparam \rtl~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X114_Y67_N8
cycloneiv_lcell_comb \ram~120 (
// Equation(s):
// \ram~120_combout  = (\rtl~0_combout  & ((\data_a[7]~input_o ))) # (!\rtl~0_combout  & (\ram~23_q ))

	.dataa(gnd),
	.datab(\rtl~0_combout ),
	.datac(\ram~23_q ),
	.datad(\data_a[7]~input_o ),
	.cin(gnd),
	.combout(\ram~120_combout ),
	.cout());
// synopsys translate_off
defparam \ram~120 .lut_mask = 16'hFC30;
defparam \ram~120 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X114_Y67_N9
dffeas \ram~23 (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\ram~120_combout ),
	.asdata(\data_b[7]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(\rtl~1_combout ),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\ram~23_q ),
	.prn(vcc));
// synopsys translate_off
defparam \ram~23 .is_wysiwyg = "true";
defparam \ram~23 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X115_Y64_N10
cycloneiv_lcell_comb \ram~121 (
// Equation(s):
// \ram~121_combout  = (\rtl~2_combout  & (\data_a[7]~input_o )) # (!\rtl~2_combout  & ((\ram~15_q )))

	.dataa(\rtl~2_combout ),
	.datab(\data_a[7]~input_o ),
	.datac(\ram~15_q ),
	.datad(gnd),
	.cin(gnd),
	.combout(\ram~121_combout ),
	.cout());
// synopsys translate_off
defparam \ram~121 .lut_mask = 16'hD8D8;
defparam \ram~121 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X115_Y64_N11
dffeas \ram~15 (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\ram~121_combout ),
	.asdata(\data_b[7]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(\rtl~3_combout ),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\ram~15_q ),
	.prn(vcc));
// synopsys translate_off
defparam \ram~15 .is_wysiwyg = "true";
defparam \ram~15 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X114_Y63_N0
cycloneiv_lcell_comb \ram~122 (
// Equation(s):
// \ram~122_combout  = (\rtl~4_combout  & ((\data_a[7]~input_o ))) # (!\rtl~4_combout  & (\ram~7_q ))

	.dataa(gnd),
	.datab(\rtl~4_combout ),
	.datac(\ram~7_q ),
	.datad(\data_a[7]~input_o ),
	.cin(gnd),
	.combout(\ram~122_combout ),
	.cout());
// synopsys translate_off
defparam \ram~122 .lut_mask = 16'hFC30;
defparam \ram~122 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X114_Y63_N1
dffeas \ram~7 (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\ram~122_combout ),
	.asdata(\data_b[7]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(\rtl~5_combout ),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\ram~7_q ),
	.prn(vcc));
// synopsys translate_off
defparam \ram~7 .is_wysiwyg = "true";
defparam \ram~7 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X113_Y64_N18
cycloneiv_lcell_comb \ram~165 (
// Equation(s):
// \ram~165_combout  = (\addr_a[1]~input_o  & (\addr_a[0]~input_o )) # (!\addr_a[1]~input_o  & ((\addr_a[0]~input_o  & (\ram~15_q )) # (!\addr_a[0]~input_o  & ((\ram~7_q )))))

	.dataa(\addr_a[1]~input_o ),
	.datab(\addr_a[0]~input_o ),
	.datac(\ram~15_q ),
	.datad(\ram~7_q ),
	.cin(gnd),
	.combout(\ram~165_combout ),
	.cout());
// synopsys translate_off
defparam \ram~165 .lut_mask = 16'hD9C8;
defparam \ram~165 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X113_Y64_N28
cycloneiv_lcell_comb \ram~166 (
// Equation(s):
// \ram~166_combout  = (\addr_a[1]~input_o  & ((\ram~165_combout  & (\ram~31_q )) # (!\ram~165_combout  & ((\ram~23_q ))))) # (!\addr_a[1]~input_o  & (((\ram~165_combout ))))

	.dataa(\ram~31_q ),
	.datab(\addr_a[1]~input_o ),
	.datac(\ram~23_q ),
	.datad(\ram~165_combout ),
	.cin(gnd),
	.combout(\ram~166_combout ),
	.cout());
// synopsys translate_off
defparam \ram~166 .lut_mask = 16'hBBC0;
defparam \ram~166 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X113_Y64_N0
cycloneiv_lcell_comb \ram~167 (
// Equation(s):
// \ram~167_combout  = (\addr_a[2]~input_o  & (\ram~164_combout )) # (!\addr_a[2]~input_o  & ((\ram~166_combout )))

	.dataa(gnd),
	.datab(\addr_a[2]~input_o ),
	.datac(\ram~164_combout ),
	.datad(\ram~166_combout ),
	.cin(gnd),
	.combout(\ram~167_combout ),
	.cout());
// synopsys translate_off
defparam \ram~167 .lut_mask = 16'hF3C0;
defparam \ram~167 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X113_Y64_N1
dffeas \q_a[7]~reg0 (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\ram~167_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(!\we_pa~input_o ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\q_a[7]~reg0_q ),
	.prn(vcc));
// synopsys translate_off
defparam \q_a[7]~reg0 .is_wysiwyg = "true";
defparam \q_a[7]~reg0 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X114_Y62_N12
cycloneiv_lcell_comb \ram~68 (
// Equation(s):
// \ram~68_combout  = (\rtl~8_combout  & ((\data_a[0]~input_o ))) # (!\rtl~8_combout  & (\ram~40_q ))

	.dataa(gnd),
	.datab(\rtl~8_combout ),
	.datac(\ram~40_q ),
	.datad(\data_a[0]~input_o ),
	.cin(gnd),
	.combout(\ram~68_combout ),
	.cout());
// synopsys translate_off
defparam \ram~68 .lut_mask = 16'hFC30;
defparam \ram~68 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X114_Y62_N13
dffeas \ram~40 (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\ram~68_combout ),
	.asdata(\data_b[0]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(\rtl~9_combout ),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\ram~40_q ),
	.prn(vcc));
// synopsys translate_off
defparam \ram~40 .is_wysiwyg = "true";
defparam \ram~40 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X113_Y63_N18
cycloneiv_lcell_comb \ram~168 (
// Equation(s):
// \ram~168_combout  = (\addr_b[1]~input_o  & ((\addr_b[0]~input_o ) # ((\ram~48_q )))) # (!\addr_b[1]~input_o  & (!\addr_b[0]~input_o  & ((\ram~32_q ))))

	.dataa(\addr_b[1]~input_o ),
	.datab(\addr_b[0]~input_o ),
	.datac(\ram~48_q ),
	.datad(\ram~32_q ),
	.cin(gnd),
	.combout(\ram~168_combout ),
	.cout());
// synopsys translate_off
defparam \ram~168 .lut_mask = 16'hB9A8;
defparam \ram~168 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X113_Y63_N28
cycloneiv_lcell_comb \ram~169 (
// Equation(s):
// \ram~169_combout  = (\addr_b[0]~input_o  & ((\ram~168_combout  & (\ram~56_q )) # (!\ram~168_combout  & ((\ram~40_q ))))) # (!\addr_b[0]~input_o  & (((\ram~168_combout ))))

	.dataa(\addr_b[0]~input_o ),
	.datab(\ram~56_q ),
	.datac(\ram~40_q ),
	.datad(\ram~168_combout ),
	.cin(gnd),
	.combout(\ram~169_combout ),
	.cout());
// synopsys translate_off
defparam \ram~169 .lut_mask = 16'hDDA0;
defparam \ram~169 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X114_Y63_N6
cycloneiv_lcell_comb \ram~170 (
// Equation(s):
// \ram~170_combout  = (\addr_b[1]~input_o  & (\addr_b[0]~input_o )) # (!\addr_b[1]~input_o  & ((\addr_b[0]~input_o  & ((\ram~8_q ))) # (!\addr_b[0]~input_o  & (\ram~0_q ))))

	.dataa(\addr_b[1]~input_o ),
	.datab(\addr_b[0]~input_o ),
	.datac(\ram~0_q ),
	.datad(\ram~8_q ),
	.cin(gnd),
	.combout(\ram~170_combout ),
	.cout());
// synopsys translate_off
defparam \ram~170 .lut_mask = 16'hDC98;
defparam \ram~170 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X114_Y63_N28
cycloneiv_lcell_comb \ram~171 (
// Equation(s):
// \ram~171_combout  = (\addr_b[1]~input_o  & ((\ram~170_combout  & ((\ram~24_q ))) # (!\ram~170_combout  & (\ram~16_q )))) # (!\addr_b[1]~input_o  & (((\ram~170_combout ))))

	.dataa(\ram~16_q ),
	.datab(\addr_b[1]~input_o ),
	.datac(\ram~24_q ),
	.datad(\ram~170_combout ),
	.cin(gnd),
	.combout(\ram~171_combout ),
	.cout());
// synopsys translate_off
defparam \ram~171 .lut_mask = 16'hF388;
defparam \ram~171 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X113_Y63_N14
cycloneiv_lcell_comb \ram~172 (
// Equation(s):
// \ram~172_combout  = (\addr_b[2]~input_o  & (\ram~169_combout )) # (!\addr_b[2]~input_o  & ((\ram~171_combout )))

	.dataa(gnd),
	.datab(\ram~169_combout ),
	.datac(\addr_b[2]~input_o ),
	.datad(\ram~171_combout ),
	.cin(gnd),
	.combout(\ram~172_combout ),
	.cout());
// synopsys translate_off
defparam \ram~172 .lut_mask = 16'hCFC0;
defparam \ram~172 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X113_Y63_N15
dffeas \q_b[0]~reg0 (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\ram~172_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(!\we_pb~input_o ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\q_b[0]~reg0_q ),
	.prn(vcc));
// synopsys translate_off
defparam \q_b[0]~reg0 .is_wysiwyg = "true";
defparam \q_b[0]~reg0 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X115_Y65_N18
cycloneiv_lcell_comb \ram~173 (
// Equation(s):
// \ram~173_combout  = (\addr_b[0]~input_o  & (\addr_b[1]~input_o )) # (!\addr_b[0]~input_o  & ((\addr_b[1]~input_o  & ((\ram~49_q ))) # (!\addr_b[1]~input_o  & (\ram~33_q ))))

	.dataa(\addr_b[0]~input_o ),
	.datab(\addr_b[1]~input_o ),
	.datac(\ram~33_q ),
	.datad(\ram~49_q ),
	.cin(gnd),
	.combout(\ram~173_combout ),
	.cout());
// synopsys translate_off
defparam \ram~173 .lut_mask = 16'hDC98;
defparam \ram~173 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X115_Y65_N4
cycloneiv_lcell_comb \ram~174 (
// Equation(s):
// \ram~174_combout  = (\addr_b[0]~input_o  & ((\ram~173_combout  & ((\ram~57_q ))) # (!\ram~173_combout  & (\ram~41_q )))) # (!\addr_b[0]~input_o  & (((\ram~173_combout ))))

	.dataa(\addr_b[0]~input_o ),
	.datab(\ram~41_q ),
	.datac(\ram~57_q ),
	.datad(\ram~173_combout ),
	.cin(gnd),
	.combout(\ram~174_combout ),
	.cout());
// synopsys translate_off
defparam \ram~174 .lut_mask = 16'hF588;
defparam \ram~174 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X115_Y65_N2
cycloneiv_lcell_comb \ram~175 (
// Equation(s):
// \ram~175_combout  = (\addr_b[0]~input_o  & ((\addr_b[1]~input_o ) # ((\ram~9_q )))) # (!\addr_b[0]~input_o  & (!\addr_b[1]~input_o  & (\ram~1_q )))

	.dataa(\addr_b[0]~input_o ),
	.datab(\addr_b[1]~input_o ),
	.datac(\ram~1_q ),
	.datad(\ram~9_q ),
	.cin(gnd),
	.combout(\ram~175_combout ),
	.cout());
// synopsys translate_off
defparam \ram~175 .lut_mask = 16'hBA98;
defparam \ram~175 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X115_Y65_N12
cycloneiv_lcell_comb \ram~176 (
// Equation(s):
// \ram~176_combout  = (\addr_b[1]~input_o  & ((\ram~175_combout  & (\ram~25_q )) # (!\ram~175_combout  & ((\ram~17_q ))))) # (!\addr_b[1]~input_o  & (((\ram~175_combout ))))

	.dataa(\ram~25_q ),
	.datab(\addr_b[1]~input_o ),
	.datac(\ram~17_q ),
	.datad(\ram~175_combout ),
	.cin(gnd),
	.combout(\ram~176_combout ),
	.cout());
// synopsys translate_off
defparam \ram~176 .lut_mask = 16'hBBC0;
defparam \ram~176 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X115_Y65_N24
cycloneiv_lcell_comb \ram~177 (
// Equation(s):
// \ram~177_combout  = (\addr_b[2]~input_o  & (\ram~174_combout )) # (!\addr_b[2]~input_o  & ((\ram~176_combout )))

	.dataa(\addr_b[2]~input_o ),
	.datab(gnd),
	.datac(\ram~174_combout ),
	.datad(\ram~176_combout ),
	.cin(gnd),
	.combout(\ram~177_combout ),
	.cout());
// synopsys translate_off
defparam \ram~177 .lut_mask = 16'hF5A0;
defparam \ram~177 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X115_Y65_N25
dffeas \q_b[1]~reg0 (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\ram~177_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(!\we_pb~input_o ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\q_b[1]~reg0_q ),
	.prn(vcc));
// synopsys translate_off
defparam \q_b[1]~reg0 .is_wysiwyg = "true";
defparam \q_b[1]~reg0 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X114_Y65_N6
cycloneiv_lcell_comb \ram~178 (
// Equation(s):
// \ram~178_combout  = (\addr_b[0]~input_o  & (((\addr_b[1]~input_o )))) # (!\addr_b[0]~input_o  & ((\addr_b[1]~input_o  & ((\ram~50_q ))) # (!\addr_b[1]~input_o  & (\ram~34_q ))))

	.dataa(\ram~34_q ),
	.datab(\addr_b[0]~input_o ),
	.datac(\ram~50_q ),
	.datad(\addr_b[1]~input_o ),
	.cin(gnd),
	.combout(\ram~178_combout ),
	.cout());
// synopsys translate_off
defparam \ram~178 .lut_mask = 16'hFC22;
defparam \ram~178 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X114_Y65_N8
cycloneiv_lcell_comb \ram~179 (
// Equation(s):
// \ram~179_combout  = (\addr_b[0]~input_o  & ((\ram~178_combout  & ((\ram~58_q ))) # (!\ram~178_combout  & (\ram~42_q )))) # (!\addr_b[0]~input_o  & (((\ram~178_combout ))))

	.dataa(\addr_b[0]~input_o ),
	.datab(\ram~42_q ),
	.datac(\ram~58_q ),
	.datad(\ram~178_combout ),
	.cin(gnd),
	.combout(\ram~179_combout ),
	.cout());
// synopsys translate_off
defparam \ram~179 .lut_mask = 16'hF588;
defparam \ram~179 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X112_Y65_N6
cycloneiv_lcell_comb \ram~83 (
// Equation(s):
// \ram~83_combout  = (\rtl~6_combout  & ((\data_a[2]~input_o ))) # (!\rtl~6_combout  & (\ram~26_q ))

	.dataa(gnd),
	.datab(\rtl~6_combout ),
	.datac(\ram~26_q ),
	.datad(\data_a[2]~input_o ),
	.cin(gnd),
	.combout(\ram~83_combout ),
	.cout());
// synopsys translate_off
defparam \ram~83 .lut_mask = 16'hFC30;
defparam \ram~83 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X112_Y65_N7
dffeas \ram~26 (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\ram~83_combout ),
	.asdata(\data_b[2]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(\rtl~7_combout ),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\ram~26_q ),
	.prn(vcc));
// synopsys translate_off
defparam \ram~26 .is_wysiwyg = "true";
defparam \ram~26 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X114_Y65_N18
cycloneiv_lcell_comb \ram~180 (
// Equation(s):
// \ram~180_combout  = (\addr_b[1]~input_o  & (\addr_b[0]~input_o )) # (!\addr_b[1]~input_o  & ((\addr_b[0]~input_o  & ((\ram~10_q ))) # (!\addr_b[0]~input_o  & (\ram~2_q ))))

	.dataa(\addr_b[1]~input_o ),
	.datab(\addr_b[0]~input_o ),
	.datac(\ram~2_q ),
	.datad(\ram~10_q ),
	.cin(gnd),
	.combout(\ram~180_combout ),
	.cout());
// synopsys translate_off
defparam \ram~180 .lut_mask = 16'hDC98;
defparam \ram~180 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X114_Y65_N12
cycloneiv_lcell_comb \ram~181 (
// Equation(s):
// \ram~181_combout  = (\addr_b[1]~input_o  & ((\ram~180_combout  & (\ram~26_q )) # (!\ram~180_combout  & ((\ram~18_q ))))) # (!\addr_b[1]~input_o  & (((\ram~180_combout ))))

	.dataa(\addr_b[1]~input_o ),
	.datab(\ram~26_q ),
	.datac(\ram~18_q ),
	.datad(\ram~180_combout ),
	.cin(gnd),
	.combout(\ram~181_combout ),
	.cout());
// synopsys translate_off
defparam \ram~181 .lut_mask = 16'hDDA0;
defparam \ram~181 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X114_Y65_N20
cycloneiv_lcell_comb \ram~182 (
// Equation(s):
// \ram~182_combout  = (\addr_b[2]~input_o  & (\ram~179_combout )) # (!\addr_b[2]~input_o  & ((\ram~181_combout )))

	.dataa(gnd),
	.datab(\addr_b[2]~input_o ),
	.datac(\ram~179_combout ),
	.datad(\ram~181_combout ),
	.cin(gnd),
	.combout(\ram~182_combout ),
	.cout());
// synopsys translate_off
defparam \ram~182 .lut_mask = 16'hF3C0;
defparam \ram~182 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X114_Y65_N21
dffeas \q_b[2]~reg0 (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\ram~182_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(!\we_pb~input_o ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\q_b[2]~reg0_q ),
	.prn(vcc));
// synopsys translate_off
defparam \q_b[2]~reg0 .is_wysiwyg = "true";
defparam \q_b[2]~reg0 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X112_Y64_N16
cycloneiv_lcell_comb \ram~92 (
// Equation(s):
// \ram~92_combout  = (\rtl~8_combout  & ((\data_a[3]~input_o ))) # (!\rtl~8_combout  & (\ram~43_q ))

	.dataa(\rtl~8_combout ),
	.datab(gnd),
	.datac(\ram~43_q ),
	.datad(\data_a[3]~input_o ),
	.cin(gnd),
	.combout(\ram~92_combout ),
	.cout());
// synopsys translate_off
defparam \ram~92 .lut_mask = 16'hFA50;
defparam \ram~92 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X112_Y64_N17
dffeas \ram~43 (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\ram~92_combout ),
	.asdata(\data_b[3]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(\rtl~9_combout ),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\ram~43_q ),
	.prn(vcc));
// synopsys translate_off
defparam \ram~43 .is_wysiwyg = "true";
defparam \ram~43 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X112_Y64_N20
cycloneiv_lcell_comb \ram~183 (
// Equation(s):
// \ram~183_combout  = (\addr_b[1]~input_o  & ((\ram~51_q ) # ((\addr_b[0]~input_o )))) # (!\addr_b[1]~input_o  & (((!\addr_b[0]~input_o  & \ram~35_q ))))

	.dataa(\addr_b[1]~input_o ),
	.datab(\ram~51_q ),
	.datac(\addr_b[0]~input_o ),
	.datad(\ram~35_q ),
	.cin(gnd),
	.combout(\ram~183_combout ),
	.cout());
// synopsys translate_off
defparam \ram~183 .lut_mask = 16'hADA8;
defparam \ram~183 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X112_Y64_N22
cycloneiv_lcell_comb \ram~184 (
// Equation(s):
// \ram~184_combout  = (\addr_b[0]~input_o  & ((\ram~183_combout  & (\ram~59_q )) # (!\ram~183_combout  & ((\ram~43_q ))))) # (!\addr_b[0]~input_o  & (((\ram~183_combout ))))

	.dataa(\ram~59_q ),
	.datab(\ram~43_q ),
	.datac(\addr_b[0]~input_o ),
	.datad(\ram~183_combout ),
	.cin(gnd),
	.combout(\ram~184_combout ),
	.cout());
// synopsys translate_off
defparam \ram~184 .lut_mask = 16'hAFC0;
defparam \ram~184 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X114_Y64_N24
cycloneiv_lcell_comb \ram~185 (
// Equation(s):
// \ram~185_combout  = (\addr_b[0]~input_o  & ((\addr_b[1]~input_o ) # ((\ram~11_q )))) # (!\addr_b[0]~input_o  & (!\addr_b[1]~input_o  & (\ram~3_q )))

	.dataa(\addr_b[0]~input_o ),
	.datab(\addr_b[1]~input_o ),
	.datac(\ram~3_q ),
	.datad(\ram~11_q ),
	.cin(gnd),
	.combout(\ram~185_combout ),
	.cout());
// synopsys translate_off
defparam \ram~185 .lut_mask = 16'hBA98;
defparam \ram~185 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X113_Y64_N22
cycloneiv_lcell_comb \ram~186 (
// Equation(s):
// \ram~186_combout  = (\addr_b[1]~input_o  & ((\ram~185_combout  & (\ram~27_q )) # (!\ram~185_combout  & ((\ram~19_q ))))) # (!\addr_b[1]~input_o  & (((\ram~185_combout ))))

	.dataa(\addr_b[1]~input_o ),
	.datab(\ram~27_q ),
	.datac(\ram~19_q ),
	.datad(\ram~185_combout ),
	.cin(gnd),
	.combout(\ram~186_combout ),
	.cout());
// synopsys translate_off
defparam \ram~186 .lut_mask = 16'hDDA0;
defparam \ram~186 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X112_Y64_N26
cycloneiv_lcell_comb \ram~187 (
// Equation(s):
// \ram~187_combout  = (\addr_b[2]~input_o  & (\ram~184_combout )) # (!\addr_b[2]~input_o  & ((\ram~186_combout )))

	.dataa(gnd),
	.datab(\addr_b[2]~input_o ),
	.datac(\ram~184_combout ),
	.datad(\ram~186_combout ),
	.cin(gnd),
	.combout(\ram~187_combout ),
	.cout());
// synopsys translate_off
defparam \ram~187 .lut_mask = 16'hF3C0;
defparam \ram~187 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X112_Y64_N27
dffeas \q_b[3]~reg0 (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\ram~187_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(!\we_pb~input_o ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\q_b[3]~reg0_q ),
	.prn(vcc));
// synopsys translate_off
defparam \q_b[3]~reg0 .is_wysiwyg = "true";
defparam \q_b[3]~reg0 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X114_Y64_N10
cycloneiv_lcell_comb \ram~190 (
// Equation(s):
// \ram~190_combout  = (\addr_b[0]~input_o  & (((\addr_b[1]~input_o ) # (\ram~12_q )))) # (!\addr_b[0]~input_o  & (\ram~4_q  & (!\addr_b[1]~input_o )))

	.dataa(\ram~4_q ),
	.datab(\addr_b[0]~input_o ),
	.datac(\addr_b[1]~input_o ),
	.datad(\ram~12_q ),
	.cin(gnd),
	.combout(\ram~190_combout ),
	.cout());
// synopsys translate_off
defparam \ram~190 .lut_mask = 16'hCEC2;
defparam \ram~190 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X114_Y64_N4
cycloneiv_lcell_comb \ram~191 (
// Equation(s):
// \ram~191_combout  = (\addr_b[1]~input_o  & ((\ram~190_combout  & (\ram~28_q )) # (!\ram~190_combout  & ((\ram~20_q ))))) # (!\addr_b[1]~input_o  & (((\ram~190_combout ))))

	.dataa(\ram~28_q ),
	.datab(\addr_b[1]~input_o ),
	.datac(\ram~20_q ),
	.datad(\ram~190_combout ),
	.cin(gnd),
	.combout(\ram~191_combout ),
	.cout());
// synopsys translate_off
defparam \ram~191 .lut_mask = 16'hBBC0;
defparam \ram~191 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X114_Y64_N2
cycloneiv_lcell_comb \ram~188 (
// Equation(s):
// \ram~188_combout  = (\addr_b[0]~input_o  & (\addr_b[1]~input_o )) # (!\addr_b[0]~input_o  & ((\addr_b[1]~input_o  & ((\ram~52_q ))) # (!\addr_b[1]~input_o  & (\ram~36_q ))))

	.dataa(\addr_b[0]~input_o ),
	.datab(\addr_b[1]~input_o ),
	.datac(\ram~36_q ),
	.datad(\ram~52_q ),
	.cin(gnd),
	.combout(\ram~188_combout ),
	.cout());
// synopsys translate_off
defparam \ram~188 .lut_mask = 16'hDC98;
defparam \ram~188 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X114_Y64_N16
cycloneiv_lcell_comb \ram~189 (
// Equation(s):
// \ram~189_combout  = (\addr_b[0]~input_o  & ((\ram~188_combout  & ((\ram~60_q ))) # (!\ram~188_combout  & (\ram~44_q )))) # (!\addr_b[0]~input_o  & (((\ram~188_combout ))))

	.dataa(\ram~44_q ),
	.datab(\addr_b[0]~input_o ),
	.datac(\ram~60_q ),
	.datad(\ram~188_combout ),
	.cin(gnd),
	.combout(\ram~189_combout ),
	.cout());
// synopsys translate_off
defparam \ram~189 .lut_mask = 16'hF388;
defparam \ram~189 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X114_Y64_N18
cycloneiv_lcell_comb \ram~192 (
// Equation(s):
// \ram~192_combout  = (\addr_b[2]~input_o  & ((\ram~189_combout ))) # (!\addr_b[2]~input_o  & (\ram~191_combout ))

	.dataa(gnd),
	.datab(\addr_b[2]~input_o ),
	.datac(\ram~191_combout ),
	.datad(\ram~189_combout ),
	.cin(gnd),
	.combout(\ram~192_combout ),
	.cout());
// synopsys translate_off
defparam \ram~192 .lut_mask = 16'hFC30;
defparam \ram~192 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X114_Y64_N19
dffeas \q_b[4]~reg0 (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\ram~192_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(!\we_pb~input_o ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\q_b[4]~reg0_q ),
	.prn(vcc));
// synopsys translate_off
defparam \q_b[4]~reg0 .is_wysiwyg = "true";
defparam \q_b[4]~reg0 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X116_Y64_N18
cycloneiv_lcell_comb \ram~193 (
// Equation(s):
// \ram~193_combout  = (\addr_b[1]~input_o  & ((\addr_b[0]~input_o ) # ((\ram~53_q )))) # (!\addr_b[1]~input_o  & (!\addr_b[0]~input_o  & ((\ram~37_q ))))

	.dataa(\addr_b[1]~input_o ),
	.datab(\addr_b[0]~input_o ),
	.datac(\ram~53_q ),
	.datad(\ram~37_q ),
	.cin(gnd),
	.combout(\ram~193_combout ),
	.cout());
// synopsys translate_off
defparam \ram~193 .lut_mask = 16'hB9A8;
defparam \ram~193 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X116_Y64_N8
cycloneiv_lcell_comb \ram~194 (
// Equation(s):
// \ram~194_combout  = (\addr_b[0]~input_o  & ((\ram~193_combout  & ((\ram~61_q ))) # (!\ram~193_combout  & (\ram~45_q )))) # (!\addr_b[0]~input_o  & (((\ram~193_combout ))))

	.dataa(\ram~45_q ),
	.datab(\addr_b[0]~input_o ),
	.datac(\ram~61_q ),
	.datad(\ram~193_combout ),
	.cin(gnd),
	.combout(\ram~194_combout ),
	.cout());
// synopsys translate_off
defparam \ram~194 .lut_mask = 16'hF388;
defparam \ram~194 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X115_Y64_N8
cycloneiv_lcell_comb \ram~195 (
// Equation(s):
// \ram~195_combout  = (\addr_b[1]~input_o  & (\addr_b[0]~input_o )) # (!\addr_b[1]~input_o  & ((\addr_b[0]~input_o  & (\ram~13_q )) # (!\addr_b[0]~input_o  & ((\ram~5_q )))))

	.dataa(\addr_b[1]~input_o ),
	.datab(\addr_b[0]~input_o ),
	.datac(\ram~13_q ),
	.datad(\ram~5_q ),
	.cin(gnd),
	.combout(\ram~195_combout ),
	.cout());
// synopsys translate_off
defparam \ram~195 .lut_mask = 16'hD9C8;
defparam \ram~195 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X116_Y64_N6
cycloneiv_lcell_comb \ram~196 (
// Equation(s):
// \ram~196_combout  = (\addr_b[1]~input_o  & ((\ram~195_combout  & (\ram~29_q )) # (!\ram~195_combout  & ((\ram~21_q ))))) # (!\addr_b[1]~input_o  & (((\ram~195_combout ))))

	.dataa(\addr_b[1]~input_o ),
	.datab(\ram~29_q ),
	.datac(\ram~21_q ),
	.datad(\ram~195_combout ),
	.cin(gnd),
	.combout(\ram~196_combout ),
	.cout());
// synopsys translate_off
defparam \ram~196 .lut_mask = 16'hDDA0;
defparam \ram~196 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X116_Y64_N26
cycloneiv_lcell_comb \ram~197 (
// Equation(s):
// \ram~197_combout  = (\addr_b[2]~input_o  & (\ram~194_combout )) # (!\addr_b[2]~input_o  & ((\ram~196_combout )))

	.dataa(\addr_b[2]~input_o ),
	.datab(gnd),
	.datac(\ram~194_combout ),
	.datad(\ram~196_combout ),
	.cin(gnd),
	.combout(\ram~197_combout ),
	.cout());
// synopsys translate_off
defparam \ram~197 .lut_mask = 16'hF5A0;
defparam \ram~197 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X116_Y64_N27
dffeas \q_b[5]~reg0 (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\ram~197_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(!\we_pb~input_o ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\q_b[5]~reg0_q ),
	.prn(vcc));
// synopsys translate_off
defparam \q_b[5]~reg0 .is_wysiwyg = "true";
defparam \q_b[5]~reg0 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X115_Y63_N6
cycloneiv_lcell_comb \ram~198 (
// Equation(s):
// \ram~198_combout  = (\addr_b[0]~input_o  & (\addr_b[1]~input_o )) # (!\addr_b[0]~input_o  & ((\addr_b[1]~input_o  & ((\ram~54_q ))) # (!\addr_b[1]~input_o  & (\ram~38_q ))))

	.dataa(\addr_b[0]~input_o ),
	.datab(\addr_b[1]~input_o ),
	.datac(\ram~38_q ),
	.datad(\ram~54_q ),
	.cin(gnd),
	.combout(\ram~198_combout ),
	.cout());
// synopsys translate_off
defparam \ram~198 .lut_mask = 16'hDC98;
defparam \ram~198 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X115_Y63_N8
cycloneiv_lcell_comb \ram~199 (
// Equation(s):
// \ram~199_combout  = (\addr_b[0]~input_o  & ((\ram~198_combout  & ((\ram~62_q ))) # (!\ram~198_combout  & (\ram~46_q )))) # (!\addr_b[0]~input_o  & (((\ram~198_combout ))))

	.dataa(\ram~46_q ),
	.datab(\addr_b[0]~input_o ),
	.datac(\ram~62_q ),
	.datad(\ram~198_combout ),
	.cin(gnd),
	.combout(\ram~199_combout ),
	.cout());
// synopsys translate_off
defparam \ram~199 .lut_mask = 16'hF388;
defparam \ram~199 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X115_Y63_N18
cycloneiv_lcell_comb \ram~200 (
// Equation(s):
// \ram~200_combout  = (\addr_b[0]~input_o  & ((\addr_b[1]~input_o ) # ((\ram~14_q )))) # (!\addr_b[0]~input_o  & (!\addr_b[1]~input_o  & (\ram~6_q )))

	.dataa(\addr_b[0]~input_o ),
	.datab(\addr_b[1]~input_o ),
	.datac(\ram~6_q ),
	.datad(\ram~14_q ),
	.cin(gnd),
	.combout(\ram~200_combout ),
	.cout());
// synopsys translate_off
defparam \ram~200 .lut_mask = 16'hBA98;
defparam \ram~200 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X115_Y63_N24
cycloneiv_lcell_comb \ram~201 (
// Equation(s):
// \ram~201_combout  = (\addr_b[1]~input_o  & ((\ram~200_combout  & ((\ram~30_q ))) # (!\ram~200_combout  & (\ram~22_q )))) # (!\addr_b[1]~input_o  & (((\ram~200_combout ))))

	.dataa(\addr_b[1]~input_o ),
	.datab(\ram~22_q ),
	.datac(\ram~30_q ),
	.datad(\ram~200_combout ),
	.cin(gnd),
	.combout(\ram~201_combout ),
	.cout());
// synopsys translate_off
defparam \ram~201 .lut_mask = 16'hF588;
defparam \ram~201 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X115_Y63_N26
cycloneiv_lcell_comb \ram~202 (
// Equation(s):
// \ram~202_combout  = (\addr_b[2]~input_o  & (\ram~199_combout )) # (!\addr_b[2]~input_o  & ((\ram~201_combout )))

	.dataa(gnd),
	.datab(\addr_b[2]~input_o ),
	.datac(\ram~199_combout ),
	.datad(\ram~201_combout ),
	.cin(gnd),
	.combout(\ram~202_combout ),
	.cout());
// synopsys translate_off
defparam \ram~202 .lut_mask = 16'hF3C0;
defparam \ram~202 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X115_Y63_N27
dffeas \q_b[6]~reg0 (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\ram~202_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(!\we_pb~input_o ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\q_b[6]~reg0_q ),
	.prn(vcc));
// synopsys translate_off
defparam \q_b[6]~reg0 .is_wysiwyg = "true";
defparam \q_b[6]~reg0 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X115_Y63_N2
cycloneiv_lcell_comb \ram~205 (
// Equation(s):
// \ram~205_combout  = (\addr_b[0]~input_o  & ((\addr_b[1]~input_o ) # ((\ram~15_q )))) # (!\addr_b[0]~input_o  & (!\addr_b[1]~input_o  & (\ram~7_q )))

	.dataa(\addr_b[0]~input_o ),
	.datab(\addr_b[1]~input_o ),
	.datac(\ram~7_q ),
	.datad(\ram~15_q ),
	.cin(gnd),
	.combout(\ram~205_combout ),
	.cout());
// synopsys translate_off
defparam \ram~205 .lut_mask = 16'hBA98;
defparam \ram~205 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X115_Y63_N4
cycloneiv_lcell_comb \ram~206 (
// Equation(s):
// \ram~206_combout  = (\addr_b[1]~input_o  & ((\ram~205_combout  & (\ram~31_q )) # (!\ram~205_combout  & ((\ram~23_q ))))) # (!\addr_b[1]~input_o  & (((\ram~205_combout ))))

	.dataa(\ram~31_q ),
	.datab(\addr_b[1]~input_o ),
	.datac(\ram~23_q ),
	.datad(\ram~205_combout ),
	.cin(gnd),
	.combout(\ram~206_combout ),
	.cout());
// synopsys translate_off
defparam \ram~206 .lut_mask = 16'hBBC0;
defparam \ram~206 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X114_Y66_N4
cycloneiv_lcell_comb \ram~127 (
// Equation(s):
// \ram~127_combout  = (\rtl~14_combout  & ((\data_a[7]~input_o ))) # (!\rtl~14_combout  & (\ram~63_q ))

	.dataa(\rtl~14_combout ),
	.datab(gnd),
	.datac(\ram~63_q ),
	.datad(\data_a[7]~input_o ),
	.cin(gnd),
	.combout(\ram~127_combout ),
	.cout());
// synopsys translate_off
defparam \ram~127 .lut_mask = 16'hFA50;
defparam \ram~127 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X114_Y66_N5
dffeas \ram~63 (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\ram~127_combout ),
	.asdata(\data_b[7]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(\rtl~15_combout ),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\ram~63_q ),
	.prn(vcc));
// synopsys translate_off
defparam \ram~63 .is_wysiwyg = "true";
defparam \ram~63 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X115_Y63_N10
cycloneiv_lcell_comb \ram~203 (
// Equation(s):
// \ram~203_combout  = (\addr_b[0]~input_o  & (\addr_b[1]~input_o )) # (!\addr_b[0]~input_o  & ((\addr_b[1]~input_o  & ((\ram~55_q ))) # (!\addr_b[1]~input_o  & (\ram~39_q ))))

	.dataa(\addr_b[0]~input_o ),
	.datab(\addr_b[1]~input_o ),
	.datac(\ram~39_q ),
	.datad(\ram~55_q ),
	.cin(gnd),
	.combout(\ram~203_combout ),
	.cout());
// synopsys translate_off
defparam \ram~203 .lut_mask = 16'hDC98;
defparam \ram~203 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X115_Y63_N28
cycloneiv_lcell_comb \ram~204 (
// Equation(s):
// \ram~204_combout  = (\addr_b[0]~input_o  & ((\ram~203_combout  & ((\ram~63_q ))) # (!\ram~203_combout  & (\ram~47_q )))) # (!\addr_b[0]~input_o  & (((\ram~203_combout ))))

	.dataa(\ram~47_q ),
	.datab(\addr_b[0]~input_o ),
	.datac(\ram~63_q ),
	.datad(\ram~203_combout ),
	.cin(gnd),
	.combout(\ram~204_combout ),
	.cout());
// synopsys translate_off
defparam \ram~204 .lut_mask = 16'hF388;
defparam \ram~204 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X115_Y63_N12
cycloneiv_lcell_comb \ram~207 (
// Equation(s):
// \ram~207_combout  = (\addr_b[2]~input_o  & ((\ram~204_combout ))) # (!\addr_b[2]~input_o  & (\ram~206_combout ))

	.dataa(gnd),
	.datab(\addr_b[2]~input_o ),
	.datac(\ram~206_combout ),
	.datad(\ram~204_combout ),
	.cin(gnd),
	.combout(\ram~207_combout ),
	.cout());
// synopsys translate_off
defparam \ram~207 .lut_mask = 16'hFC30;
defparam \ram~207 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X115_Y63_N13
dffeas \q_b[7]~reg0 (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\ram~207_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(!\we_pb~input_o ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\q_b[7]~reg0_q ),
	.prn(vcc));
// synopsys translate_off
defparam \q_b[7]~reg0 .is_wysiwyg = "true";
defparam \q_b[7]~reg0 .power_up = "low";
// synopsys translate_on

assign q_a[0] = \q_a[0]~output_o ;

assign q_a[1] = \q_a[1]~output_o ;

assign q_a[2] = \q_a[2]~output_o ;

assign q_a[3] = \q_a[3]~output_o ;

assign q_a[4] = \q_a[4]~output_o ;

assign q_a[5] = \q_a[5]~output_o ;

assign q_a[6] = \q_a[6]~output_o ;

assign q_a[7] = \q_a[7]~output_o ;

assign q_b[0] = \q_b[0]~output_o ;

assign q_b[1] = \q_b[1]~output_o ;

assign q_b[2] = \q_b[2]~output_o ;

assign q_b[3] = \q_b[3]~output_o ;

assign q_b[4] = \q_b[4]~output_o ;

assign q_b[5] = \q_b[5]~output_o ;

assign q_b[6] = \q_b[6]~output_o ;

assign q_b[7] = \q_b[7]~output_o ;

endmodule
