// Seed: 1343846109
module module_0 (
    input supply0 id_0
    , id_4,
    output tri id_1,
    input tri0 id_2
);
  wire  id_5 = -id_0;
  logic id_6;
  assign module_1.id_1 = 0;
  wire id_7;
  assign id_7 = id_5;
endmodule
module module_1 #(
    parameter id_7 = 32'd76
) (
    input tri0 id_0,
    input wor id_1,
    input uwire id_2,
    input tri id_3,
    input wor id_4,
    input wor id_5,
    input uwire id_6,
    input tri1 _id_7,
    output supply1 id_8,
    input uwire id_9
);
  assign id_8 = 1;
  module_0 modCall_1 (
      id_3,
      id_8,
      id_1
  );
  logic [-1 'b0 : id_7] id_11;
endmodule
