{
    "title": "DE-HNN: An effective neural model for Circuit Netlist representation",
    "abstract": "arXiv:2404.00477v1 Announce Type: new  Abstract: The run-time for optimization tools used in chip design has grown with the complexity of designs to the point where it can take several days to go through one design cycle which has become a bottleneck. Designers want fast tools that can quickly give feedback on a design. Using the input and output data of the tools from past designs, one can attempt to build a machine learning model that predicts the outcome of a design in significantly shorter time than running the tool. The accuracy of such models is affected by the representation of the design data, which is usually a netlist that describes the elements of the digital circuit and how they are connected. Graph representations for the netlist together with graph neural networks have been investigated for such models. However, the characteristics of netlists pose several challenges for existing graph learning frameworks, due to the large number of nodes and the importance of long-range ",
    "link": "https://arxiv.org/abs/2404.00477",
    "context": "Title: DE-HNN: An effective neural model for Circuit Netlist representation\nAbstract: arXiv:2404.00477v1 Announce Type: new  Abstract: The run-time for optimization tools used in chip design has grown with the complexity of designs to the point where it can take several days to go through one design cycle which has become a bottleneck. Designers want fast tools that can quickly give feedback on a design. Using the input and output data of the tools from past designs, one can attempt to build a machine learning model that predicts the outcome of a design in significantly shorter time than running the tool. The accuracy of such models is affected by the representation of the design data, which is usually a netlist that describes the elements of the digital circuit and how they are connected. Graph representations for the netlist together with graph neural networks have been investigated for such models. However, the characteristics of netlists pose several challenges for existing graph learning frameworks, due to the large number of nodes and the importance of long-range ",
    "path": "papers/24/04/2404.00477.json",
    "total_tokens": 786,
    "translated_title": "DE-HNN: 一种用于电路网表表示的有效神经模型",
    "translated_abstract": "优化工具的运行时间随着设计复杂性的增加而增长，到了可以花费数天来完成一个设计周期的地步，这已经成为一个瓶颈。设计师们希望能够快速获得设计反馈的工具。通过使用过去设计的工具的输入和输出数据，可以尝试构建一个机器学习模型，以显著较短的时间预测设计结果，这比运行工具要快得多。这样的模型的准确性受到设计数据表示的影响，这些数据通常是描述数字电路元素及其连接方式的网表。网表的图表示与图神经网络已经被研究用于这种模型。然而，由于节点数量众多和远程连接的重要性，网表的特性给现有图学习框架带来了几个挑战。",
    "tldr": "设计师们开发了一种名为DE-HNN的神经模型，用于电路网表表示，以解决优化工具运行时间长的问题。",
    "en_tdlr": "Designers have developed a neural model called DE-HNN for Circuit Netlist representation to address the issue of long runtime for optimization tools."
}