
spi_teste.elf:     file format elf32-littlearm

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .text         0000276c  00400000  00400000  00010000  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  1 .ARM.exidx    00000008  0040276c  0040276c  0001276c  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  2 .relocate     00000454  20400000  00402774  00020000  2**3
                  CONTENTS, ALLOC, LOAD, CODE
  3 .bss          000002c4  20400454  00402bc8  00020454  2**2
                  ALLOC
  4 .stack        00002000  20400718  00402e8c  00020454  2**0
                  ALLOC
  5 .heap         00000200  20402718  00404e8c  00020454  2**0
                  ALLOC
  6 .ARM.attributes 0000002e  00000000  00000000  00020454  2**0
                  CONTENTS, READONLY
  7 .comment      00000059  00000000  00000000  00020482  2**0
                  CONTENTS, READONLY
  8 .debug_info   00016d69  00000000  00000000  000204db  2**0
                  CONTENTS, READONLY, DEBUGGING
  9 .debug_abbrev 0000337c  00000000  00000000  00037244  2**0
                  CONTENTS, READONLY, DEBUGGING
 10 .debug_loc    0000534a  00000000  00000000  0003a5c0  2**0
                  CONTENTS, READONLY, DEBUGGING
 11 .debug_aranges 000007f8  00000000  00000000  0003f90a  2**0
                  CONTENTS, READONLY, DEBUGGING
 12 .debug_ranges 00000868  00000000  00000000  00040102  2**0
                  CONTENTS, READONLY, DEBUGGING
 13 .debug_macro  00020baa  00000000  00000000  0004096a  2**0
                  CONTENTS, READONLY, DEBUGGING
 14 .debug_line   0000def1  00000000  00000000  00061514  2**0
                  CONTENTS, READONLY, DEBUGGING
 15 .debug_str    0008f82a  00000000  00000000  0006f405  2**0
                  CONTENTS, READONLY, DEBUGGING
 16 .debug_frame  000013ac  00000000  00000000  000fec30  2**2
                  CONTENTS, READONLY, DEBUGGING

Disassembly of section .text:

00400000 <exception_table>:
  400000:	18 27 40 20 75 13 40 00 71 13 40 00 71 13 40 00     .'@ u.@.q.@.q.@.
  400010:	71 13 40 00 71 13 40 00 71 13 40 00 00 00 00 00     q.@.q.@.q.@.....
	...
  40002c:	71 13 40 00 71 13 40 00 00 00 00 00 71 13 40 00     q.@.q.@.....q.@.
  40003c:	71 13 40 00 71 13 40 00 71 13 40 00 71 13 40 00     q.@.q.@.q.@.q.@.
  40004c:	71 13 40 00 71 13 40 00 71 13 40 00 71 13 40 00     q.@.q.@.q.@.q.@.
  40005c:	71 13 40 00 71 13 40 00 00 00 00 00 d5 0e 40 00     q.@.q.@.......@.
  40006c:	e9 0e 40 00 fd 0e 40 00 71 13 40 00 71 13 40 00     ..@...@.q.@.q.@.
  40007c:	71 13 40 00 11 0f 40 00 25 0f 40 00 71 13 40 00     q.@...@.%.@.q.@.
  40008c:	71 13 40 00 71 13 40 00 71 13 40 00 71 13 40 00     q.@.q.@.q.@.q.@.
  40009c:	71 13 40 00 71 13 40 00 71 13 40 00 71 13 40 00     q.@.q.@.q.@.q.@.
  4000ac:	71 13 40 00 71 13 40 00 71 13 40 00 71 13 40 00     q.@.q.@.q.@.q.@.
  4000bc:	71 13 40 00 71 13 40 00 71 13 40 00 71 13 40 00     q.@.q.@.q.@.q.@.
  4000cc:	71 13 40 00 00 00 00 00 71 13 40 00 00 00 00 00     q.@.....q.@.....
  4000dc:	71 13 40 00 71 13 40 00 71 13 40 00 71 13 40 00     q.@.q.@.q.@.q.@.
  4000ec:	71 13 40 00 71 13 40 00 71 13 40 00 71 13 40 00     q.@.q.@.q.@.q.@.
  4000fc:	71 13 40 00 71 13 40 00 71 13 40 00 71 13 40 00     q.@.q.@.q.@.q.@.
  40010c:	71 13 40 00 71 13 40 00 00 00 00 00 00 00 00 00     q.@.q.@.........
  40011c:	00 00 00 00 71 13 40 00 71 13 40 00 71 13 40 00     ....q.@.q.@.q.@.
  40012c:	71 13 40 00 71 13 40 00 00 00 00 00 71 13 40 00     q.@.q.@.....q.@.
  40013c:	71 13 40 00                                         q.@.

00400140 <__do_global_dtors_aux>:
  400140:	b510      	push	{r4, lr}
  400142:	4c05      	ldr	r4, [pc, #20]	; (400158 <__do_global_dtors_aux+0x18>)
  400144:	7823      	ldrb	r3, [r4, #0]
  400146:	b933      	cbnz	r3, 400156 <__do_global_dtors_aux+0x16>
  400148:	4b04      	ldr	r3, [pc, #16]	; (40015c <__do_global_dtors_aux+0x1c>)
  40014a:	b113      	cbz	r3, 400152 <__do_global_dtors_aux+0x12>
  40014c:	4804      	ldr	r0, [pc, #16]	; (400160 <__do_global_dtors_aux+0x20>)
  40014e:	f3af 8000 	nop.w
  400152:	2301      	movs	r3, #1
  400154:	7023      	strb	r3, [r4, #0]
  400156:	bd10      	pop	{r4, pc}
  400158:	20400454 	.word	0x20400454
  40015c:	00000000 	.word	0x00000000
  400160:	00402774 	.word	0x00402774

00400164 <frame_dummy>:
  400164:	4b0c      	ldr	r3, [pc, #48]	; (400198 <frame_dummy+0x34>)
  400166:	b143      	cbz	r3, 40017a <frame_dummy+0x16>
  400168:	480c      	ldr	r0, [pc, #48]	; (40019c <frame_dummy+0x38>)
  40016a:	490d      	ldr	r1, [pc, #52]	; (4001a0 <frame_dummy+0x3c>)
  40016c:	b510      	push	{r4, lr}
  40016e:	f3af 8000 	nop.w
  400172:	480c      	ldr	r0, [pc, #48]	; (4001a4 <frame_dummy+0x40>)
  400174:	6803      	ldr	r3, [r0, #0]
  400176:	b923      	cbnz	r3, 400182 <frame_dummy+0x1e>
  400178:	bd10      	pop	{r4, pc}
  40017a:	480a      	ldr	r0, [pc, #40]	; (4001a4 <frame_dummy+0x40>)
  40017c:	6803      	ldr	r3, [r0, #0]
  40017e:	b933      	cbnz	r3, 40018e <frame_dummy+0x2a>
  400180:	4770      	bx	lr
  400182:	4b09      	ldr	r3, [pc, #36]	; (4001a8 <frame_dummy+0x44>)
  400184:	2b00      	cmp	r3, #0
  400186:	d0f7      	beq.n	400178 <frame_dummy+0x14>
  400188:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
  40018c:	4718      	bx	r3
  40018e:	4b06      	ldr	r3, [pc, #24]	; (4001a8 <frame_dummy+0x44>)
  400190:	2b00      	cmp	r3, #0
  400192:	d0f5      	beq.n	400180 <frame_dummy+0x1c>
  400194:	4718      	bx	r3
  400196:	bf00      	nop
  400198:	00000000 	.word	0x00000000
  40019c:	00402774 	.word	0x00402774
  4001a0:	20400458 	.word	0x20400458
  4001a4:	00402774 	.word	0x00402774
  4001a8:	00000000 	.word	0x00000000

004001ac <spi_enable_clock>:
 * \brief Enable SPI clock.
 *
 * \param p_spi Pointer to an SPI instance.
 */
void spi_enable_clock(Spi *p_spi)
{
  4001ac:	b508      	push	{r3, lr}
#if (SAM4S || SAM3S || SAM3N || SAM3U || SAM4E || SAM4N || SAMG51|| SAMG53|| SAMG54)
	UNUSED(p_spi);
	sysclk_enable_peripheral_clock(ID_SPI);
#elif (SAM3XA || SAM4C || SAM4CP || SAM4CM || SAMV71 || SAMV70 || SAME70 || SAMS70)
	if (p_spi == SPI0) {
  4001ae:	4b07      	ldr	r3, [pc, #28]	; (4001cc <spi_enable_clock+0x20>)
  4001b0:	4298      	cmp	r0, r3
  4001b2:	d003      	beq.n	4001bc <spi_enable_clock+0x10>
		sysclk_enable_peripheral_clock(ID_SPI0);
	}
	#ifdef SPI1
	else if (p_spi == SPI1) {
  4001b4:	4b06      	ldr	r3, [pc, #24]	; (4001d0 <spi_enable_clock+0x24>)
  4001b6:	4298      	cmp	r0, r3
  4001b8:	d004      	beq.n	4001c4 <spi_enable_clock+0x18>
  4001ba:	bd08      	pop	{r3, pc}
 *
 * \param ul_id Id (number) of the peripheral clock.
 */
static inline void sysclk_enable_peripheral_clock(uint32_t ul_id)
{
	pmc_enable_periph_clk(ul_id);
  4001bc:	2015      	movs	r0, #21
  4001be:	4b05      	ldr	r3, [pc, #20]	; (4001d4 <spi_enable_clock+0x28>)
  4001c0:	4798      	blx	r3
  4001c2:	bd08      	pop	{r3, pc}
  4001c4:	202a      	movs	r0, #42	; 0x2a
  4001c6:	4b03      	ldr	r3, [pc, #12]	; (4001d4 <spi_enable_clock+0x28>)
  4001c8:	4798      	blx	r3
	}
	#endif
#elif SAM4L
	sysclk_enable_peripheral_clock(p_spi);
#endif
}
  4001ca:	e7f6      	b.n	4001ba <spi_enable_clock+0xe>
  4001cc:	40008000 	.word	0x40008000
  4001d0:	40058000 	.word	0x40058000
  4001d4:	00401059 	.word	0x00401059

004001d8 <spi_set_peripheral_chip_select_value>:
 *                 \ref spi_enable_peripheral_select_decode,
 *                 \ref spi_disable_peripheral_select_decode.
 */
void spi_set_peripheral_chip_select_value(Spi *p_spi, uint32_t ul_value)
{
	p_spi->SPI_MR &= (~SPI_MR_PCS_Msk);
  4001d8:	6843      	ldr	r3, [r0, #4]
  4001da:	f423 2370 	bic.w	r3, r3, #983040	; 0xf0000
  4001de:	6043      	str	r3, [r0, #4]
	p_spi->SPI_MR |= SPI_MR_PCS(ul_value);
  4001e0:	6843      	ldr	r3, [r0, #4]
  4001e2:	0409      	lsls	r1, r1, #16
  4001e4:	f401 2170 	and.w	r1, r1, #983040	; 0xf0000
  4001e8:	4319      	orrs	r1, r3
  4001ea:	6041      	str	r1, [r0, #4]
  4001ec:	4770      	bx	lr

004001ee <spi_write>:
 * \retval SPI_OK on Success.
 * \retval SPI_ERROR_TIMEOUT on Time-out.
 */
spi_status_t spi_write(Spi *p_spi, uint16_t us_data,
		uint8_t uc_pcs, uint8_t uc_last)
{
  4001ee:	b430      	push	{r4, r5}
	uint32_t timeout = SPI_TIMEOUT;
	uint32_t value;

	while (!(p_spi->SPI_SR & SPI_SR_TDRE)) {
  4001f0:	f643 2499 	movw	r4, #15001	; 0x3a99
  4001f4:	6905      	ldr	r5, [r0, #16]
  4001f6:	f015 0f02 	tst.w	r5, #2
  4001fa:	d103      	bne.n	400204 <spi_write+0x16>
		if (!timeout--) {
  4001fc:	3c01      	subs	r4, #1
  4001fe:	d1f9      	bne.n	4001f4 <spi_write+0x6>
			return SPI_ERROR_TIMEOUT;
  400200:	2001      	movs	r0, #1
  400202:	e00c      	b.n	40021e <spi_write+0x30>
 *
 * \return 1 for Variable mode, 0 for fixed mode.
 */
static inline uint32_t spi_get_peripheral_select_mode(Spi *p_spi)
{
	if (p_spi->SPI_MR & SPI_MR_PS) {
  400204:	6844      	ldr	r4, [r0, #4]
		}
	}

	if (spi_get_peripheral_select_mode(p_spi)) {
  400206:	f014 0f02 	tst.w	r4, #2
  40020a:	d006      	beq.n	40021a <spi_write+0x2c>
		value = SPI_TDR_TD(us_data) | SPI_TDR_PCS(uc_pcs);
  40020c:	0412      	lsls	r2, r2, #16
  40020e:	f402 2270 	and.w	r2, r2, #983040	; 0xf0000
  400212:	4311      	orrs	r1, r2
		if (uc_last) {
  400214:	b10b      	cbz	r3, 40021a <spi_write+0x2c>
			value |= SPI_TDR_LASTXFER;
  400216:	f041 7180 	orr.w	r1, r1, #16777216	; 0x1000000
		}
	} else {
		value = SPI_TDR_TD(us_data);
	}

	p_spi->SPI_TDR = value;
  40021a:	60c1      	str	r1, [r0, #12]

	return SPI_OK;
  40021c:	2000      	movs	r0, #0
}
  40021e:	bc30      	pop	{r4, r5}
  400220:	4770      	bx	lr

00400222 <spi_set_clock_polarity>:
 * \param ul_polarity Default clock state is logical one(high)/zero(low).
 */
void spi_set_clock_polarity(Spi *p_spi, uint32_t ul_pcs_ch,
		uint32_t ul_polarity)
{
	if (ul_polarity) {
  400222:	b932      	cbnz	r2, 400232 <spi_set_clock_polarity+0x10>
  400224:	eb00 0081 	add.w	r0, r0, r1, lsl #2
		p_spi->SPI_CSR[ul_pcs_ch] |= SPI_CSR_CPOL;
	} else {
		p_spi->SPI_CSR[ul_pcs_ch] &= (~SPI_CSR_CPOL);
  400228:	6b03      	ldr	r3, [r0, #48]	; 0x30
  40022a:	f023 0301 	bic.w	r3, r3, #1
  40022e:	6303      	str	r3, [r0, #48]	; 0x30
  400230:	4770      	bx	lr
  400232:	eb00 0081 	add.w	r0, r0, r1, lsl #2
		p_spi->SPI_CSR[ul_pcs_ch] |= SPI_CSR_CPOL;
  400236:	6b03      	ldr	r3, [r0, #48]	; 0x30
  400238:	f043 0301 	orr.w	r3, r3, #1
  40023c:	6303      	str	r3, [r0, #48]	; 0x30
  40023e:	4770      	bx	lr

00400240 <spi_set_clock_phase>:
 *  \param ul_pcs_ch Peripheral Chip Select channel (0~3).
 *  \param ul_phase Data capture on the rising/falling edge of clock.
 */
void spi_set_clock_phase(Spi *p_spi, uint32_t ul_pcs_ch, uint32_t ul_phase)
{
	if (ul_phase) {
  400240:	b932      	cbnz	r2, 400250 <spi_set_clock_phase+0x10>
  400242:	eb00 0081 	add.w	r0, r0, r1, lsl #2
		p_spi->SPI_CSR[ul_pcs_ch] |= SPI_CSR_NCPHA;
	} else {
		p_spi->SPI_CSR[ul_pcs_ch] &= (~SPI_CSR_NCPHA);
  400246:	6b03      	ldr	r3, [r0, #48]	; 0x30
  400248:	f023 0302 	bic.w	r3, r3, #2
  40024c:	6303      	str	r3, [r0, #48]	; 0x30
  40024e:	4770      	bx	lr
  400250:	eb00 0081 	add.w	r0, r0, r1, lsl #2
		p_spi->SPI_CSR[ul_pcs_ch] |= SPI_CSR_NCPHA;
  400254:	6b03      	ldr	r3, [r0, #48]	; 0x30
  400256:	f043 0302 	orr.w	r3, r3, #2
  40025a:	6303      	str	r3, [r0, #48]	; 0x30
  40025c:	4770      	bx	lr

0040025e <spi_configure_cs_behavior>:
 * \param ul_cs_behavior Behavior of the Chip Select after transfer.
 */
void spi_configure_cs_behavior(Spi *p_spi, uint32_t ul_pcs_ch,
		uint32_t ul_cs_behavior)
{
	if (ul_cs_behavior == SPI_CS_RISE_FORCED) {
  40025e:	2a04      	cmp	r2, #4
  400260:	d003      	beq.n	40026a <spi_configure_cs_behavior+0xc>
		p_spi->SPI_CSR[ul_pcs_ch] &= (~SPI_CSR_CSAAT);
		p_spi->SPI_CSR[ul_pcs_ch] |= SPI_CSR_CSNAAT;
	} else if (ul_cs_behavior == SPI_CS_RISE_NO_TX) {
  400262:	b16a      	cbz	r2, 400280 <spi_configure_cs_behavior+0x22>
		p_spi->SPI_CSR[ul_pcs_ch] &= (~SPI_CSR_CSAAT);
		p_spi->SPI_CSR[ul_pcs_ch] &= (~SPI_CSR_CSNAAT);
	} else if (ul_cs_behavior == SPI_CS_KEEP_LOW) {
  400264:	2a08      	cmp	r2, #8
  400266:	d016      	beq.n	400296 <spi_configure_cs_behavior+0x38>
  400268:	4770      	bx	lr
  40026a:	eb00 0081 	add.w	r0, r0, r1, lsl #2
		p_spi->SPI_CSR[ul_pcs_ch] &= (~SPI_CSR_CSAAT);
  40026e:	6b03      	ldr	r3, [r0, #48]	; 0x30
  400270:	f023 0308 	bic.w	r3, r3, #8
  400274:	6303      	str	r3, [r0, #48]	; 0x30
		p_spi->SPI_CSR[ul_pcs_ch] |= SPI_CSR_CSNAAT;
  400276:	6b03      	ldr	r3, [r0, #48]	; 0x30
  400278:	f043 0304 	orr.w	r3, r3, #4
  40027c:	6303      	str	r3, [r0, #48]	; 0x30
  40027e:	4770      	bx	lr
  400280:	eb00 0081 	add.w	r0, r0, r1, lsl #2
		p_spi->SPI_CSR[ul_pcs_ch] &= (~SPI_CSR_CSAAT);
  400284:	6b03      	ldr	r3, [r0, #48]	; 0x30
  400286:	f023 0308 	bic.w	r3, r3, #8
  40028a:	6303      	str	r3, [r0, #48]	; 0x30
		p_spi->SPI_CSR[ul_pcs_ch] &= (~SPI_CSR_CSNAAT);
  40028c:	6b03      	ldr	r3, [r0, #48]	; 0x30
  40028e:	f023 0304 	bic.w	r3, r3, #4
  400292:	6303      	str	r3, [r0, #48]	; 0x30
  400294:	4770      	bx	lr
  400296:	eb00 0081 	add.w	r0, r0, r1, lsl #2
		p_spi->SPI_CSR[ul_pcs_ch] |= SPI_CSR_CSAAT;
  40029a:	6b03      	ldr	r3, [r0, #48]	; 0x30
  40029c:	f043 0308 	orr.w	r3, r3, #8
  4002a0:	6303      	str	r3, [r0, #48]	; 0x30
	}
}
  4002a2:	e7e1      	b.n	400268 <spi_configure_cs_behavior+0xa>

004002a4 <spi_set_bits_per_transfer>:
 * \param ul_bits Number of bits (8~16), use the pattern defined
 *        in the device header file.
 */
void spi_set_bits_per_transfer(Spi *p_spi, uint32_t ul_pcs_ch,
		uint32_t ul_bits)
{
  4002a4:	eb00 0181 	add.w	r1, r0, r1, lsl #2
	p_spi->SPI_CSR[ul_pcs_ch] &= (~SPI_CSR_BITS_Msk);
  4002a8:	6b0b      	ldr	r3, [r1, #48]	; 0x30
  4002aa:	f023 03f0 	bic.w	r3, r3, #240	; 0xf0
  4002ae:	630b      	str	r3, [r1, #48]	; 0x30
	p_spi->SPI_CSR[ul_pcs_ch] |= ul_bits;
  4002b0:	6b0b      	ldr	r3, [r1, #48]	; 0x30
  4002b2:	431a      	orrs	r2, r3
  4002b4:	630a      	str	r2, [r1, #48]	; 0x30
  4002b6:	4770      	bx	lr

004002b8 <spi_calc_baudrate_div>:
 *   \retval > 0  Success.
 *   \retval < 0  Error.
 */
int16_t spi_calc_baudrate_div(const uint32_t baudrate, uint32_t mck)
{
	int baud_div = div_ceil(mck, baudrate);
  4002b8:	1e43      	subs	r3, r0, #1
  4002ba:	4419      	add	r1, r3
  4002bc:	fbb1 f0f0 	udiv	r0, r1, r0

	/* The value of baud_div is from 1 to 255 in the SCBR field. */
	if (baud_div <= 0 || baud_div > 255) {
  4002c0:	1e43      	subs	r3, r0, #1
  4002c2:	2bfe      	cmp	r3, #254	; 0xfe
		return -1;
	}

	return baud_div;
  4002c4:	bf94      	ite	ls
  4002c6:	b200      	sxthls	r0, r0
		return -1;
  4002c8:	f04f 30ff 	movhi.w	r0, #4294967295
}
  4002cc:	4770      	bx	lr

004002ce <spi_set_baudrate_div>:
 */
int16_t spi_set_baudrate_div(Spi *p_spi, uint32_t ul_pcs_ch,
		uint8_t uc_baudrate_divider)
{
    /* Programming the SCBR field to 0 is forbidden */
    if (!uc_baudrate_divider)
  4002ce:	b17a      	cbz	r2, 4002f0 <spi_set_baudrate_div+0x22>
{
  4002d0:	b410      	push	{r4}
  4002d2:	4614      	mov	r4, r2
  4002d4:	eb00 0181 	add.w	r1, r0, r1, lsl #2
        return -1;

	p_spi->SPI_CSR[ul_pcs_ch] &= (~SPI_CSR_SCBR_Msk);
  4002d8:	6b0b      	ldr	r3, [r1, #48]	; 0x30
  4002da:	f423 437f 	bic.w	r3, r3, #65280	; 0xff00
  4002de:	630b      	str	r3, [r1, #48]	; 0x30
	p_spi->SPI_CSR[ul_pcs_ch] |= SPI_CSR_SCBR(uc_baudrate_divider);
  4002e0:	6b0a      	ldr	r2, [r1, #48]	; 0x30
  4002e2:	ea42 2204 	orr.w	r2, r2, r4, lsl #8
  4002e6:	630a      	str	r2, [r1, #48]	; 0x30
    return 0;
  4002e8:	2000      	movs	r0, #0
}
  4002ea:	f85d 4b04 	ldr.w	r4, [sp], #4
  4002ee:	4770      	bx	lr
        return -1;
  4002f0:	f04f 30ff 	mov.w	r0, #4294967295
  4002f4:	4770      	bx	lr
	...

004002f8 <gfx_mono_set_framebuffer>:
	gfx_mono_set_framebuffer(framebuffer);
\endcode
 */
void gfx_mono_set_framebuffer(uint8_t *framebuffer)
{
	fbpointer = framebuffer;
  4002f8:	4b01      	ldr	r3, [pc, #4]	; (400300 <gfx_mono_set_framebuffer+0x8>)
  4002fa:	6018      	str	r0, [r3, #0]
  4002fc:	4770      	bx	lr
  4002fe:	bf00      	nop
  400300:	20400470 	.word	0x20400470

00400304 <gfx_mono_framebuffer_put_byte>:
\endcode
 */
void gfx_mono_framebuffer_put_byte(gfx_coord_t page, gfx_coord_t column,
		uint8_t data)
{
	*(fbpointer + (page * GFX_MONO_LCD_WIDTH) + column) = data;
  400304:	4b02      	ldr	r3, [pc, #8]	; (400310 <gfx_mono_framebuffer_put_byte+0xc>)
  400306:	681b      	ldr	r3, [r3, #0]
  400308:	eb03 10c0 	add.w	r0, r3, r0, lsl #7
  40030c:	5442      	strb	r2, [r0, r1]
  40030e:	4770      	bx	lr
  400310:	20400470 	.word	0x20400470

00400314 <gfx_mono_framebuffer_get_byte>:
	data = gfx_mono_framebuffer_get_byte(0, 0);
\endcode
 */
uint8_t gfx_mono_framebuffer_get_byte(gfx_coord_t page, gfx_coord_t column)
{
	return *(fbpointer + (page * GFX_MONO_LCD_WIDTH) + column);
  400314:	4b02      	ldr	r3, [pc, #8]	; (400320 <gfx_mono_framebuffer_get_byte+0xc>)
  400316:	681b      	ldr	r3, [r3, #0]
  400318:	eb03 10c0 	add.w	r0, r3, r0, lsl #7
}
  40031c:	5c40      	ldrb	r0, [r0, r1]
  40031e:	4770      	bx	lr
  400320:	20400470 	.word	0x20400470

00400324 <gfx_mono_generic_draw_horizontal_line>:
 * \param[in]  length     Length of the line in pixels.
 * \param[in]  color      Pixel operation of the line.
 */
void gfx_mono_generic_draw_horizontal_line(gfx_coord_t x, gfx_coord_t y,
		gfx_coord_t length, enum gfx_mono_color color)
{
  400324:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
	uint8_t page;
	uint8_t pixelmask;
	uint8_t temp;

	/* Clip line length if too long */
	if (x + length > GFX_MONO_LCD_WIDTH) {
  400328:	1884      	adds	r4, r0, r2
  40032a:	2c80      	cmp	r4, #128	; 0x80
  40032c:	dd02      	ble.n	400334 <gfx_mono_generic_draw_horizontal_line+0x10>
		length = GFX_MONO_LCD_WIDTH - x;
  40032e:	f1c0 0480 	rsb	r4, r0, #128	; 0x80
  400332:	b2e2      	uxtb	r2, r4
	}

	page = y / 8;
	pixelmask = (1 << (y - (page * 8)));

	if (length == 0) {
  400334:	b322      	cbz	r2, 400380 <gfx_mono_generic_draw_horizontal_line+0x5c>
	page = y / 8;
  400336:	08cd      	lsrs	r5, r1, #3
	pixelmask = (1 << (y - (page * 8)));
  400338:	eba1 01c5 	sub.w	r1, r1, r5, lsl #3
  40033c:	2601      	movs	r6, #1
  40033e:	fa06 f101 	lsl.w	r1, r6, r1
  400342:	b2ce      	uxtb	r6, r1
		/* Nothing to do. Move along. */
		return;
	}

	switch (color) {
  400344:	2b01      	cmp	r3, #1
  400346:	d01d      	beq.n	400384 <gfx_mono_generic_draw_horizontal_line+0x60>
  400348:	2b00      	cmp	r3, #0
  40034a:	d035      	beq.n	4003b8 <gfx_mono_generic_draw_horizontal_line+0x94>
  40034c:	2b02      	cmp	r3, #2
  40034e:	d117      	bne.n	400380 <gfx_mono_generic_draw_horizontal_line+0x5c>
  400350:	3801      	subs	r0, #1
  400352:	b2c7      	uxtb	r7, r0
  400354:	19d4      	adds	r4, r2, r7
  400356:	b2e4      	uxtb	r4, r4
		}
		break;

	case GFX_PIXEL_XOR:
		while (length-- > 0) {
			temp = gfx_mono_get_byte(page, x + length);
  400358:	f8df a090 	ldr.w	sl, [pc, #144]	; 4003ec <gfx_mono_generic_draw_horizontal_line+0xc8>
			temp ^= pixelmask;
			gfx_mono_put_byte(page, x + length, temp);
  40035c:	f04f 0900 	mov.w	r9, #0
  400360:	f8df 808c 	ldr.w	r8, [pc, #140]	; 4003f0 <gfx_mono_generic_draw_horizontal_line+0xcc>
			temp = gfx_mono_get_byte(page, x + length);
  400364:	4621      	mov	r1, r4
  400366:	4628      	mov	r0, r5
  400368:	47d0      	blx	sl
			temp ^= pixelmask;
  40036a:	ea86 0200 	eor.w	r2, r6, r0
			gfx_mono_put_byte(page, x + length, temp);
  40036e:	464b      	mov	r3, r9
  400370:	b2d2      	uxtb	r2, r2
  400372:	4621      	mov	r1, r4
  400374:	4628      	mov	r0, r5
  400376:	47c0      	blx	r8
  400378:	3c01      	subs	r4, #1
  40037a:	b2e4      	uxtb	r4, r4
		while (length-- > 0) {
  40037c:	42bc      	cmp	r4, r7
  40037e:	d1f1      	bne.n	400364 <gfx_mono_generic_draw_horizontal_line+0x40>
  400380:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
  400384:	3801      	subs	r0, #1
  400386:	b2c7      	uxtb	r7, r0
  400388:	19d4      	adds	r4, r2, r7
  40038a:	b2e4      	uxtb	r4, r4
			temp = gfx_mono_get_byte(page, x + length);
  40038c:	f8df a05c 	ldr.w	sl, [pc, #92]	; 4003ec <gfx_mono_generic_draw_horizontal_line+0xc8>
			gfx_mono_put_byte(page, x + length, temp);
  400390:	f04f 0900 	mov.w	r9, #0
  400394:	f8df 8058 	ldr.w	r8, [pc, #88]	; 4003f0 <gfx_mono_generic_draw_horizontal_line+0xcc>
			temp = gfx_mono_get_byte(page, x + length);
  400398:	4621      	mov	r1, r4
  40039a:	4628      	mov	r0, r5
  40039c:	47d0      	blx	sl
			temp |= pixelmask;
  40039e:	ea46 0200 	orr.w	r2, r6, r0
			gfx_mono_put_byte(page, x + length, temp);
  4003a2:	464b      	mov	r3, r9
  4003a4:	b2d2      	uxtb	r2, r2
  4003a6:	4621      	mov	r1, r4
  4003a8:	4628      	mov	r0, r5
  4003aa:	47c0      	blx	r8
  4003ac:	3c01      	subs	r4, #1
  4003ae:	b2e4      	uxtb	r4, r4
		while (length-- > 0) {
  4003b0:	42bc      	cmp	r4, r7
  4003b2:	d1f1      	bne.n	400398 <gfx_mono_generic_draw_horizontal_line+0x74>
  4003b4:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
  4003b8:	3801      	subs	r0, #1
  4003ba:	b2c7      	uxtb	r7, r0
  4003bc:	19d4      	adds	r4, r2, r7
  4003be:	b2e4      	uxtb	r4, r4
			temp = gfx_mono_get_byte(page, x + length);
  4003c0:	f8df 8028 	ldr.w	r8, [pc, #40]	; 4003ec <gfx_mono_generic_draw_horizontal_line+0xc8>
			temp &= ~pixelmask;
  4003c4:	43ce      	mvns	r6, r1
			gfx_mono_put_byte(page, x + length, temp);
  4003c6:	f8df 9028 	ldr.w	r9, [pc, #40]	; 4003f0 <gfx_mono_generic_draw_horizontal_line+0xcc>
			temp = gfx_mono_get_byte(page, x + length);
  4003ca:	4621      	mov	r1, r4
  4003cc:	4628      	mov	r0, r5
  4003ce:	47c0      	blx	r8
			temp &= ~pixelmask;
  4003d0:	ea06 0200 	and.w	r2, r6, r0
			gfx_mono_put_byte(page, x + length, temp);
  4003d4:	2300      	movs	r3, #0
  4003d6:	b2d2      	uxtb	r2, r2
  4003d8:	4621      	mov	r1, r4
  4003da:	4628      	mov	r0, r5
  4003dc:	47c8      	blx	r9
  4003de:	3c01      	subs	r4, #1
  4003e0:	b2e4      	uxtb	r4, r4
		while (length-- > 0) {
  4003e2:	42bc      	cmp	r4, r7
  4003e4:	d1f1      	bne.n	4003ca <gfx_mono_generic_draw_horizontal_line+0xa6>
  4003e6:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
  4003ea:	bf00      	nop
  4003ec:	004007e1 	.word	0x004007e1
  4003f0:	004006dd 	.word	0x004006dd

004003f4 <gfx_mono_generic_draw_vertical_line>:
 * \param[in]  color      Pixel operation of the line.
 */
void gfx_mono_generic_draw_vertical_line(gfx_coord_t x, gfx_coord_t y,
		gfx_coord_t length, enum gfx_mono_color color)
{
	if (length == 0) {
  4003f4:	2a00      	cmp	r2, #0
  4003f6:	d048      	beq.n	40048a <gfx_mono_generic_draw_vertical_line+0x96>
{
  4003f8:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
  4003fc:	4614      	mov	r4, r2
  4003fe:	461f      	mov	r7, r3
  400400:	4606      	mov	r6, r0
		return;
	}

	gfx_coord_t y2 = y + length - 1;
  400402:	1e4a      	subs	r2, r1, #1
  400404:	4422      	add	r2, r4
  400406:	b2d2      	uxtb	r2, r2

	if (y == y2) {
  400408:	4291      	cmp	r1, r2
  40040a:	d031      	beq.n	400470 <gfx_mono_generic_draw_vertical_line+0x7c>
  40040c:	2a1f      	cmp	r2, #31
  40040e:	bf28      	it	cs
  400410:	221f      	movcs	r2, #31
  400412:	4615      	mov	r5, r2

	if (y2 >= GFX_MONO_LCD_HEIGHT - 1) {
		y2 = GFX_MONO_LCD_HEIGHT - 1;
	}

	gfx_coord_t y1page = y / 8;
  400414:	08cc      	lsrs	r4, r1, #3
	gfx_coord_t y2page = y2 / 8;
  400416:	ea4f 08d2 	mov.w	r8, r2, lsr #3

	uint8_t y1bitpos = y & 0x07;
	uint8_t y2bitpos = y2 & 0x07;

	uint8_t y1pixelmask = 0xFF << y1bitpos;
  40041a:	f001 0207 	and.w	r2, r1, #7
  40041e:	23ff      	movs	r3, #255	; 0xff
  400420:	fa03 f202 	lsl.w	r2, r3, r2
  400424:	b2d2      	uxtb	r2, r2
	uint8_t y2pixelmask = 0xFF >> (7 - y2bitpos);
  400426:	f005 0507 	and.w	r5, r5, #7
  40042a:	f1c5 0507 	rsb	r5, r5, #7
  40042e:	fa43 f505 	asr.w	r5, r3, r5
  400432:	b2ed      	uxtb	r5, r5

	/* The pixels are on the same page; combine masks */
	if (y1page == y2page) {
  400434:	4544      	cmp	r4, r8
  400436:	d020      	beq.n	40047a <gfx_mono_generic_draw_vertical_line+0x86>
		uint8_t pixelmask = y1pixelmask & y2pixelmask;
		gfx_mono_mask_byte(y1page, x, pixelmask, color);
	} else {
		gfx_mono_mask_byte(y1page, x, y1pixelmask, color);
  400438:	463b      	mov	r3, r7
  40043a:	4601      	mov	r1, r0
  40043c:	4620      	mov	r0, r4
  40043e:	f8df 904c 	ldr.w	r9, [pc, #76]	; 40048c <gfx_mono_generic_draw_vertical_line+0x98>
  400442:	47c8      	blx	r9

		while (++y1page < y2page) {
  400444:	3401      	adds	r4, #1
  400446:	45a0      	cmp	r8, r4
  400448:	d90a      	bls.n	400460 <gfx_mono_generic_draw_vertical_line+0x6c>
			gfx_mono_mask_byte(y1page, x, 0xFF, color);
  40044a:	f04f 0aff 	mov.w	sl, #255	; 0xff
  40044e:	463b      	mov	r3, r7
  400450:	4652      	mov	r2, sl
  400452:	4631      	mov	r1, r6
  400454:	4620      	mov	r0, r4
  400456:	47c8      	blx	r9
		while (++y1page < y2page) {
  400458:	3401      	adds	r4, #1
  40045a:	b2e4      	uxtb	r4, r4
  40045c:	45a0      	cmp	r8, r4
  40045e:	d8f6      	bhi.n	40044e <gfx_mono_generic_draw_vertical_line+0x5a>
		}

		gfx_mono_mask_byte(y2page, x, y2pixelmask, color);
  400460:	463b      	mov	r3, r7
  400462:	462a      	mov	r2, r5
  400464:	4631      	mov	r1, r6
  400466:	4640      	mov	r0, r8
  400468:	4c08      	ldr	r4, [pc, #32]	; (40048c <gfx_mono_generic_draw_vertical_line+0x98>)
  40046a:	47a0      	blx	r4
  40046c:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
		gfx_mono_draw_pixel(x, y, color);
  400470:	461a      	mov	r2, r3
  400472:	4b07      	ldr	r3, [pc, #28]	; (400490 <gfx_mono_generic_draw_vertical_line+0x9c>)
  400474:	4798      	blx	r3
		return;
  400476:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
		gfx_mono_mask_byte(y1page, x, pixelmask, color);
  40047a:	463b      	mov	r3, r7
  40047c:	402a      	ands	r2, r5
  40047e:	4601      	mov	r1, r0
  400480:	4620      	mov	r0, r4
  400482:	4c02      	ldr	r4, [pc, #8]	; (40048c <gfx_mono_generic_draw_vertical_line+0x98>)
  400484:	47a0      	blx	r4
  400486:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
  40048a:	4770      	bx	lr
  40048c:	004007ed 	.word	0x004007ed
  400490:	0040077d 	.word	0x0040077d

00400494 <gfx_mono_generic_draw_filled_rect>:
 * \param[in]  color       Pixel operation of the line
 */
void gfx_mono_generic_draw_filled_rect(gfx_coord_t x, gfx_coord_t y,
		gfx_coord_t width, gfx_coord_t height,
		enum gfx_mono_color color)
{
  400494:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
  400498:	f89d 7020 	ldrb.w	r7, [sp, #32]
	if (height == 0) {
  40049c:	b18b      	cbz	r3, 4004c2 <gfx_mono_generic_draw_filled_rect+0x2e>
  40049e:	461c      	mov	r4, r3
  4004a0:	4690      	mov	r8, r2
  4004a2:	4606      	mov	r6, r0
  4004a4:	1e4d      	subs	r5, r1, #1
  4004a6:	b2ed      	uxtb	r5, r5
  4004a8:	442c      	add	r4, r5
  4004aa:	b2e4      	uxtb	r4, r4
		/* Nothing to do. Move along. */
		return;
	}

	while (height-- > 0) {
		gfx_mono_draw_horizontal_line(x, y + height, width, color);
  4004ac:	f8df 9018 	ldr.w	r9, [pc, #24]	; 4004c8 <gfx_mono_generic_draw_filled_rect+0x34>
  4004b0:	463b      	mov	r3, r7
  4004b2:	4642      	mov	r2, r8
  4004b4:	4621      	mov	r1, r4
  4004b6:	4630      	mov	r0, r6
  4004b8:	47c8      	blx	r9
  4004ba:	3c01      	subs	r4, #1
  4004bc:	b2e4      	uxtb	r4, r4
	while (height-- > 0) {
  4004be:	42ac      	cmp	r4, r5
  4004c0:	d1f6      	bne.n	4004b0 <gfx_mono_generic_draw_filled_rect+0x1c>
  4004c2:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
  4004c6:	bf00      	nop
  4004c8:	00400325 	.word	0x00400325

004004cc <gfx_mono_generic_draw_filled_circle>:
 * \param[in]  quadrant_mask Bitmask indicating which quadrants to draw.
 */
void gfx_mono_generic_draw_filled_circle(gfx_coord_t x, gfx_coord_t y,
		gfx_coord_t radius, enum gfx_mono_color color,
		uint8_t quadrant_mask)
{
  4004cc:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
  4004d0:	b085      	sub	sp, #20
  4004d2:	4681      	mov	r9, r0
  4004d4:	9100      	str	r1, [sp, #0]
  4004d6:	9301      	str	r3, [sp, #4]
  4004d8:	f89d b038 	ldrb.w	fp, [sp, #56]	; 0x38
	gfx_coord_t offset_x;
	gfx_coord_t offset_y;
	int16_t error;

	/* Draw only a pixel if radius is zero. */
	if (radius == 0) {
  4004dc:	b17a      	cbz	r2, 4004fe <gfx_mono_generic_draw_filled_circle+0x32>
  4004de:	4616      	mov	r6, r2
	}

	/* Set up start iterators. */
	offset_x = 0;
	offset_y = radius;
	error = 3 - 2 * radius;
  4004e0:	0055      	lsls	r5, r2, #1
  4004e2:	f1c5 0503 	rsb	r5, r5, #3
  4004e6:	2701      	movs	r7, #1
  4004e8:	f04f 0800 	mov.w	r8, #0

	/* Iterate offset_x from 0 to radius. */
	while (offset_x <= offset_y) {
		/* Draw vertical lines tracking each quadrant. */
		if (quadrant_mask & GFX_QUADRANT0) {
  4004ec:	f00b 0303 	and.w	r3, fp, #3
  4004f0:	9302      	str	r3, [sp, #8]
			gfx_mono_draw_vertical_line(x + offset_y,
  4004f2:	f8df a0f0 	ldr.w	sl, [pc, #240]	; 4005e4 <gfx_mono_generic_draw_filled_circle+0x118>
					y - offset_x, offset_x + 1, color);
			gfx_mono_draw_vertical_line(x + offset_x,
					y - offset_y, offset_y + 1, color);
		}

		if (quadrant_mask & GFX_QUADRANT1) {
  4004f6:	f00b 030c 	and.w	r3, fp, #12
  4004fa:	9303      	str	r3, [sp, #12]
  4004fc:	e04d      	b.n	40059a <gfx_mono_generic_draw_filled_circle+0xce>
		gfx_mono_draw_pixel(x, y, color);
  4004fe:	461a      	mov	r2, r3
  400500:	4b37      	ldr	r3, [pc, #220]	; (4005e0 <gfx_mono_generic_draw_filled_circle+0x114>)
  400502:	4798      	blx	r3
		}

		/* Next X. */
		++offset_x;
	}
}
  400504:	b005      	add	sp, #20
  400506:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
			gfx_mono_draw_vertical_line(x + offset_y,
  40050a:	9b00      	ldr	r3, [sp, #0]
  40050c:	1b19      	subs	r1, r3, r4
  40050e:	eb09 0006 	add.w	r0, r9, r6
  400512:	9b01      	ldr	r3, [sp, #4]
  400514:	463a      	mov	r2, r7
  400516:	b2c9      	uxtb	r1, r1
  400518:	b2c0      	uxtb	r0, r0
  40051a:	47d0      	blx	sl
			gfx_mono_draw_vertical_line(x + offset_x,
  40051c:	1c72      	adds	r2, r6, #1
  40051e:	9900      	ldr	r1, [sp, #0]
  400520:	1b89      	subs	r1, r1, r6
  400522:	eb09 0004 	add.w	r0, r9, r4
  400526:	9b01      	ldr	r3, [sp, #4]
  400528:	b2d2      	uxtb	r2, r2
  40052a:	b2c9      	uxtb	r1, r1
  40052c:	b2c0      	uxtb	r0, r0
  40052e:	47d0      	blx	sl
  400530:	e038      	b.n	4005a4 <gfx_mono_generic_draw_filled_circle+0xd8>
			gfx_mono_draw_vertical_line(x - offset_y,
  400532:	9b00      	ldr	r3, [sp, #0]
  400534:	1b19      	subs	r1, r3, r4
  400536:	eba9 0006 	sub.w	r0, r9, r6
  40053a:	9b01      	ldr	r3, [sp, #4]
  40053c:	463a      	mov	r2, r7
  40053e:	b2c9      	uxtb	r1, r1
  400540:	b2c0      	uxtb	r0, r0
  400542:	47d0      	blx	sl
			gfx_mono_draw_vertical_line(x - offset_x,
  400544:	1c72      	adds	r2, r6, #1
  400546:	9900      	ldr	r1, [sp, #0]
  400548:	1b89      	subs	r1, r1, r6
  40054a:	eba9 0004 	sub.w	r0, r9, r4
  40054e:	9b01      	ldr	r3, [sp, #4]
  400550:	b2d2      	uxtb	r2, r2
  400552:	b2c9      	uxtb	r1, r1
  400554:	b2c0      	uxtb	r0, r0
  400556:	47d0      	blx	sl
  400558:	e027      	b.n	4005aa <gfx_mono_generic_draw_filled_circle+0xde>
			gfx_mono_draw_vertical_line(x - offset_y,
  40055a:	eba9 0006 	sub.w	r0, r9, r6
  40055e:	9b01      	ldr	r3, [sp, #4]
  400560:	463a      	mov	r2, r7
  400562:	9900      	ldr	r1, [sp, #0]
  400564:	b2c0      	uxtb	r0, r0
  400566:	47d0      	blx	sl
			gfx_mono_draw_vertical_line(x - offset_x,
  400568:	1c72      	adds	r2, r6, #1
  40056a:	eba9 0004 	sub.w	r0, r9, r4
  40056e:	9b01      	ldr	r3, [sp, #4]
  400570:	b2d2      	uxtb	r2, r2
  400572:	9900      	ldr	r1, [sp, #0]
  400574:	b2c0      	uxtb	r0, r0
  400576:	47d0      	blx	sl
  400578:	e01a      	b.n	4005b0 <gfx_mono_generic_draw_filled_circle+0xe4>
		if (error < 0) {
  40057a:	2d00      	cmp	r5, #0
  40057c:	db2b      	blt.n	4005d6 <gfx_mono_generic_draw_filled_circle+0x10a>
			error += (((offset_x - offset_y) << 2) + 10);
  40057e:	1ba4      	subs	r4, r4, r6
  400580:	350a      	adds	r5, #10
  400582:	eb05 0484 	add.w	r4, r5, r4, lsl #2
  400586:	b225      	sxth	r5, r4
			--offset_y;
  400588:	3e01      	subs	r6, #1
  40058a:	b2f6      	uxtb	r6, r6
  40058c:	f108 0801 	add.w	r8, r8, #1
  400590:	1c7b      	adds	r3, r7, #1
  400592:	b2db      	uxtb	r3, r3
	while (offset_x <= offset_y) {
  400594:	42be      	cmp	r6, r7
  400596:	d3b5      	bcc.n	400504 <gfx_mono_generic_draw_filled_circle+0x38>
  400598:	461f      	mov	r7, r3
  40059a:	fa5f f488 	uxtb.w	r4, r8
		if (quadrant_mask & GFX_QUADRANT0) {
  40059e:	9b02      	ldr	r3, [sp, #8]
  4005a0:	2b00      	cmp	r3, #0
  4005a2:	d1b2      	bne.n	40050a <gfx_mono_generic_draw_filled_circle+0x3e>
		if (quadrant_mask & GFX_QUADRANT1) {
  4005a4:	9b03      	ldr	r3, [sp, #12]
  4005a6:	2b00      	cmp	r3, #0
  4005a8:	d1c3      	bne.n	400532 <gfx_mono_generic_draw_filled_circle+0x66>
		if (quadrant_mask & GFX_QUADRANT2) {
  4005aa:	f01b 0f30 	tst.w	fp, #48	; 0x30
  4005ae:	d1d4      	bne.n	40055a <gfx_mono_generic_draw_filled_circle+0x8e>
		if (quadrant_mask & GFX_QUADRANT3) {
  4005b0:	f01b 0fc0 	tst.w	fp, #192	; 0xc0
  4005b4:	d0e1      	beq.n	40057a <gfx_mono_generic_draw_filled_circle+0xae>
			gfx_mono_draw_vertical_line(x + offset_y,
  4005b6:	eb09 0006 	add.w	r0, r9, r6
  4005ba:	9b01      	ldr	r3, [sp, #4]
  4005bc:	463a      	mov	r2, r7
  4005be:	9900      	ldr	r1, [sp, #0]
  4005c0:	b2c0      	uxtb	r0, r0
  4005c2:	47d0      	blx	sl
			gfx_mono_draw_vertical_line(x + offset_x,
  4005c4:	1c72      	adds	r2, r6, #1
  4005c6:	eb09 0004 	add.w	r0, r9, r4
  4005ca:	9b01      	ldr	r3, [sp, #4]
  4005cc:	b2d2      	uxtb	r2, r2
  4005ce:	9900      	ldr	r1, [sp, #0]
  4005d0:	b2c0      	uxtb	r0, r0
  4005d2:	47d0      	blx	sl
  4005d4:	e7d1      	b.n	40057a <gfx_mono_generic_draw_filled_circle+0xae>
			error += ((offset_x << 2) + 6);
  4005d6:	3506      	adds	r5, #6
  4005d8:	eb05 0584 	add.w	r5, r5, r4, lsl #2
  4005dc:	b22d      	sxth	r5, r5
  4005de:	e7d5      	b.n	40058c <gfx_mono_generic_draw_filled_circle+0xc0>
  4005e0:	0040077d 	.word	0x0040077d
  4005e4:	004003f5 	.word	0x004003f5

004005e8 <gfx_mono_draw_char>:
 * \param[in] y        Y coordinate on screen.
 * \param[in] font     Font to draw character in
 */
void gfx_mono_draw_char(const char c, const gfx_coord_t x, const gfx_coord_t y,
		const struct font *font)
{
  4005e8:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
  4005ec:	b083      	sub	sp, #12
  4005ee:	4604      	mov	r4, r0
  4005f0:	4688      	mov	r8, r1
  4005f2:	4691      	mov	r9, r2
  4005f4:	469b      	mov	fp, r3
	gfx_mono_draw_filled_rect(x, y, font->width, font->height,
  4005f6:	7a5b      	ldrb	r3, [r3, #9]
  4005f8:	f89b 2008 	ldrb.w	r2, [fp, #8]
  4005fc:	2100      	movs	r1, #0
  4005fe:	9100      	str	r1, [sp, #0]
  400600:	4649      	mov	r1, r9
  400602:	4640      	mov	r0, r8
  400604:	4d21      	ldr	r5, [pc, #132]	; (40068c <gfx_mono_draw_char+0xa4>)
  400606:	47a8      	blx	r5
			GFX_PIXEL_CLR);

	switch (font->type) {
  400608:	f89b 3000 	ldrb.w	r3, [fp]
  40060c:	b113      	cbz	r3, 400614 <gfx_mono_draw_char+0x2c>
	default:
		/* Unsupported mode, call assert */
		Assert(false);
		break;
	}
}
  40060e:	b003      	add	sp, #12
  400610:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
	char_row_size = font->width / CONFIG_FONT_PIXELS_PER_BYTE;
  400614:	f89b 2008 	ldrb.w	r2, [fp, #8]
  400618:	08d3      	lsrs	r3, r2, #3
	if (font->width % CONFIG_FONT_PIXELS_PER_BYTE) {
  40061a:	f012 0f07 	tst.w	r2, #7
		char_row_size++;
  40061e:	bf18      	it	ne
  400620:	3301      	addne	r3, #1
	glyph_data_offset = char_row_size * font->height *
  400622:	f89b a009 	ldrb.w	sl, [fp, #9]
			((uint8_t)ch - font->first_char);
  400626:	f89b 700a 	ldrb.w	r7, [fp, #10]
  40062a:	1be7      	subs	r7, r4, r7
	glyph_data_offset = char_row_size * font->height *
  40062c:	fb17 f70a 	smulbb	r7, r7, sl
  400630:	fb17 f703 	smulbb	r7, r7, r3
	glyph_data = font->data.progmem + glyph_data_offset;
  400634:	f8db 3004 	ldr.w	r3, [fp, #4]
  400638:	fa13 f787 	uxtah	r7, r3, r7
  40063c:	e01f      	b.n	40067e <gfx_mono_draw_char+0x96>
			glyph_byte <<= 1;
  40063e:	0064      	lsls	r4, r4, #1
  400640:	b2e4      	uxtb	r4, r4
  400642:	3501      	adds	r5, #1
		for (i = 0; i < pixelsToDraw; i++) {
  400644:	b2eb      	uxtb	r3, r5
  400646:	429e      	cmp	r6, r3
  400648:	d910      	bls.n	40066c <gfx_mono_draw_char+0x84>
  40064a:	b2eb      	uxtb	r3, r5
  40064c:	eb08 0003 	add.w	r0, r8, r3
  400650:	b2c0      	uxtb	r0, r0
			if (i % CONFIG_FONT_PIXELS_PER_BYTE == 0) {
  400652:	f013 0f07 	tst.w	r3, #7
				glyph_byte = PROGMEM_READ_BYTE(glyph_data);
  400656:	bf08      	it	eq
  400658:	f817 4b01 	ldrbeq.w	r4, [r7], #1
			if ((glyph_byte & 0x80)) {
  40065c:	f014 0f80 	tst.w	r4, #128	; 0x80
  400660:	d0ed      	beq.n	40063e <gfx_mono_draw_char+0x56>
				gfx_mono_draw_pixel(inc_x, inc_y,
  400662:	2201      	movs	r2, #1
  400664:	4649      	mov	r1, r9
  400666:	4b0a      	ldr	r3, [pc, #40]	; (400690 <gfx_mono_draw_char+0xa8>)
  400668:	4798      	blx	r3
  40066a:	e7e8      	b.n	40063e <gfx_mono_draw_char+0x56>
		inc_y += 1;
  40066c:	f109 0901 	add.w	r9, r9, #1
  400670:	fa5f f989 	uxtb.w	r9, r9
		rows_left--;
  400674:	f10a 3aff 	add.w	sl, sl, #4294967295
	} while (rows_left > 0);
  400678:	f01a 0aff 	ands.w	sl, sl, #255	; 0xff
  40067c:	d0c7      	beq.n	40060e <gfx_mono_draw_char+0x26>
		uint8_t pixelsToDraw = font->width;
  40067e:	f89b 6008 	ldrb.w	r6, [fp, #8]
		for (i = 0; i < pixelsToDraw; i++) {
  400682:	2e00      	cmp	r6, #0
  400684:	d0f2      	beq.n	40066c <gfx_mono_draw_char+0x84>
  400686:	2500      	movs	r5, #0
  400688:	462c      	mov	r4, r5
  40068a:	e7de      	b.n	40064a <gfx_mono_draw_char+0x62>
  40068c:	00400495 	.word	0x00400495
  400690:	0040077d 	.word	0x0040077d

00400694 <gfx_mono_draw_string>:
 * \param[in] y         Y coordinate on screen.
 * \param[in] font      Font to draw string in
 */
void gfx_mono_draw_string(const char *str, gfx_coord_t x, gfx_coord_t y,
		const struct font *font)
{
  400694:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
  400698:	4604      	mov	r4, r0
  40069a:	4690      	mov	r8, r2
  40069c:	461d      	mov	r5, r3
  40069e:	4689      	mov	r9, r1
			x = start_of_string_position_x;
			y += font->height + 1;
		} else if (*str == '\r') {
			/* Skip '\r' characters. */
		} else {
			gfx_mono_draw_char(*str, x, y, font);
  4006a0:	4f0d      	ldr	r7, [pc, #52]	; (4006d8 <gfx_mono_draw_string+0x44>)
			x = start_of_string_position_x;
  4006a2:	460e      	mov	r6, r1
  4006a4:	e008      	b.n	4006b8 <gfx_mono_draw_string+0x24>
			y += font->height + 1;
  4006a6:	7a6a      	ldrb	r2, [r5, #9]
  4006a8:	3201      	adds	r2, #1
  4006aa:	4442      	add	r2, r8
  4006ac:	fa5f f882 	uxtb.w	r8, r2
			x = start_of_string_position_x;
  4006b0:	46b1      	mov	r9, r6
			x += font->width;
		}
	} while (*(++str));
  4006b2:	f814 3f01 	ldrb.w	r3, [r4, #1]!
  4006b6:	b16b      	cbz	r3, 4006d4 <gfx_mono_draw_string+0x40>
		if (*str == '\n') {
  4006b8:	7820      	ldrb	r0, [r4, #0]
  4006ba:	280a      	cmp	r0, #10
  4006bc:	d0f3      	beq.n	4006a6 <gfx_mono_draw_string+0x12>
		} else if (*str == '\r') {
  4006be:	280d      	cmp	r0, #13
  4006c0:	d0f7      	beq.n	4006b2 <gfx_mono_draw_string+0x1e>
			gfx_mono_draw_char(*str, x, y, font);
  4006c2:	462b      	mov	r3, r5
  4006c4:	4642      	mov	r2, r8
  4006c6:	4649      	mov	r1, r9
  4006c8:	47b8      	blx	r7
			x += font->width;
  4006ca:	7a2b      	ldrb	r3, [r5, #8]
  4006cc:	4499      	add	r9, r3
  4006ce:	fa5f f989 	uxtb.w	r9, r9
  4006d2:	e7ee      	b.n	4006b2 <gfx_mono_draw_string+0x1e>
}
  4006d4:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
  4006d8:	004005e9 	.word	0x004005e9

004006dc <gfx_mono_ssd1306_put_byte>:
	gfx_mono_ssd1306_put_byte(0, 0, 0xFF, false);
\endcode
  */
 void gfx_mono_ssd1306_put_byte(gfx_coord_t page, gfx_coord_t column,
		uint8_t data, bool force)
{
  4006dc:	b570      	push	{r4, r5, r6, lr}
  4006de:	4604      	mov	r4, r0
  4006e0:	460d      	mov	r5, r1
  4006e2:	4616      	mov	r6, r2
#ifdef CONFIG_SSD1306_FRAMEBUFFER
	if (!force && data == gfx_mono_framebuffer_get_byte(page, column)) {
  4006e4:	b91b      	cbnz	r3, 4006ee <gfx_mono_ssd1306_put_byte+0x12>
  4006e6:	4b0d      	ldr	r3, [pc, #52]	; (40071c <gfx_mono_ssd1306_put_byte+0x40>)
  4006e8:	4798      	blx	r3
  4006ea:	42b0      	cmp	r0, r6
  4006ec:	d015      	beq.n	40071a <gfx_mono_ssd1306_put_byte+0x3e>
		return;
	}
	gfx_mono_framebuffer_put_byte(page, column, data);
  4006ee:	4632      	mov	r2, r6
  4006f0:	4629      	mov	r1, r5
  4006f2:	4620      	mov	r0, r4
  4006f4:	4b0a      	ldr	r3, [pc, #40]	; (400720 <gfx_mono_ssd1306_put_byte+0x44>)
  4006f6:	4798      	blx	r3
 * \param address the page address
 */
static inline void ssd1306_set_page_address(uint8_t address)
{
	// Make sure that the address is 4 bits (only 8 pages)
	address &= 0x0F;
  4006f8:	f004 000f 	and.w	r0, r4, #15
	ssd1306_write_command(SSD1306_CMD_SET_PAGE_START_ADDRESS(address));
  4006fc:	f040 00b0 	orr.w	r0, r0, #176	; 0xb0
  400700:	4c08      	ldr	r4, [pc, #32]	; (400724 <gfx_mono_ssd1306_put_byte+0x48>)
  400702:	47a0      	blx	r4
 */
static inline void ssd1306_set_column_address(uint8_t address)
{
	// Make sure the address is 7 bits
	address &= 0x7F;
	ssd1306_write_command(SSD1306_CMD_COL_ADD_SET_MSB(address >> 4));
  400704:	f3c5 1002 	ubfx	r0, r5, #4, #3
  400708:	f040 0010 	orr.w	r0, r0, #16
  40070c:	47a0      	blx	r4
	ssd1306_write_command(SSD1306_CMD_COL_ADD_SET_LSB(address & 0x0F));
  40070e:	f005 000f 	and.w	r0, r5, #15
  400712:	47a0      	blx	r4
#endif

	ssd1306_set_page_address(page);
	ssd1306_set_column_address(column);

	ssd1306_write_data(data);
  400714:	4630      	mov	r0, r6
  400716:	4b04      	ldr	r3, [pc, #16]	; (400728 <gfx_mono_ssd1306_put_byte+0x4c>)
  400718:	4798      	blx	r3
  40071a:	bd70      	pop	{r4, r5, r6, pc}
  40071c:	00400315 	.word	0x00400315
  400720:	00400305 	.word	0x00400305
  400724:	00400831 	.word	0x00400831
  400728:	00400a51 	.word	0x00400a51

0040072c <gfx_mono_ssd1306_init>:
{
  40072c:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
	gfx_mono_set_framebuffer(framebuffer);
  400730:	480d      	ldr	r0, [pc, #52]	; (400768 <gfx_mono_ssd1306_init+0x3c>)
  400732:	4b0e      	ldr	r3, [pc, #56]	; (40076c <gfx_mono_ssd1306_init+0x40>)
  400734:	4798      	blx	r3
	ssd1306_init();
  400736:	4b0e      	ldr	r3, [pc, #56]	; (400770 <gfx_mono_ssd1306_init+0x44>)
  400738:	4798      	blx	r3
 */
static inline void ssd1306_set_display_start_line_address(uint8_t address)
{
	// Make sure address is 6 bits
	address &= 0x3F;
	ssd1306_write_command(SSD1306_CMD_SET_DISPLAY_START_LINE(address));
  40073a:	2040      	movs	r0, #64	; 0x40
  40073c:	4b0d      	ldr	r3, [pc, #52]	; (400774 <gfx_mono_ssd1306_init+0x48>)
  40073e:	4798      	blx	r3
	for (page = 0; page < GFX_MONO_LCD_PAGES; page++) {
  400740:	2500      	movs	r5, #0
			gfx_mono_ssd1306_put_byte(page, column, 0x00, true);
  400742:	f04f 0801 	mov.w	r8, #1
  400746:	462f      	mov	r7, r5
  400748:	4e0b      	ldr	r6, [pc, #44]	; (400778 <gfx_mono_ssd1306_init+0x4c>)
{
  40074a:	2400      	movs	r4, #0
			gfx_mono_ssd1306_put_byte(page, column, 0x00, true);
  40074c:	4643      	mov	r3, r8
  40074e:	463a      	mov	r2, r7
  400750:	b2e1      	uxtb	r1, r4
  400752:	4628      	mov	r0, r5
  400754:	47b0      	blx	r6
  400756:	3401      	adds	r4, #1
		for (column = 0; column < GFX_MONO_LCD_WIDTH; column++) {
  400758:	2c80      	cmp	r4, #128	; 0x80
  40075a:	d1f7      	bne.n	40074c <gfx_mono_ssd1306_init+0x20>
	for (page = 0; page < GFX_MONO_LCD_PAGES; page++) {
  40075c:	3501      	adds	r5, #1
  40075e:	b2ed      	uxtb	r5, r5
  400760:	2d04      	cmp	r5, #4
  400762:	d1f2      	bne.n	40074a <gfx_mono_ssd1306_init+0x1e>
  400764:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
  400768:	20400474 	.word	0x20400474
  40076c:	004002f9 	.word	0x004002f9
  400770:	00400871 	.word	0x00400871
  400774:	00400831 	.word	0x00400831
  400778:	004006dd 	.word	0x004006dd

0040077c <gfx_mono_ssd1306_draw_pixel>:
	if ((x > GFX_MONO_LCD_WIDTH - 1) || (y > GFX_MONO_LCD_HEIGHT - 1)) {
  40077c:	09c3      	lsrs	r3, r0, #7
  40077e:	d12a      	bne.n	4007d6 <gfx_mono_ssd1306_draw_pixel+0x5a>
  400780:	291f      	cmp	r1, #31
  400782:	d828      	bhi.n	4007d6 <gfx_mono_ssd1306_draw_pixel+0x5a>
{
  400784:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
  400788:	4614      	mov	r4, r2
  40078a:	4605      	mov	r5, r0
	page = y / GFX_MONO_LCD_PIXELS_PER_BYTE;
  40078c:	08ce      	lsrs	r6, r1, #3
	pixel_mask = (1 << (y - (page * 8)));
  40078e:	eba1 01c6 	sub.w	r1, r1, r6, lsl #3
  400792:	2201      	movs	r2, #1
  400794:	fa02 f701 	lsl.w	r7, r2, r1
  400798:	fa5f f887 	uxtb.w	r8, r7
\endcode
 */
uint8_t gfx_mono_ssd1306_get_byte(gfx_coord_t page, gfx_coord_t column)
{
#ifdef CONFIG_SSD1306_FRAMEBUFFER
	return gfx_mono_framebuffer_get_byte(page, column);
  40079c:	4601      	mov	r1, r0
  40079e:	4630      	mov	r0, r6
  4007a0:	4b0d      	ldr	r3, [pc, #52]	; (4007d8 <gfx_mono_ssd1306_draw_pixel+0x5c>)
  4007a2:	4798      	blx	r3
  4007a4:	4602      	mov	r2, r0
	switch (color) {
  4007a6:	2c01      	cmp	r4, #1
  4007a8:	d009      	beq.n	4007be <gfx_mono_ssd1306_draw_pixel+0x42>
  4007aa:	b164      	cbz	r4, 4007c6 <gfx_mono_ssd1306_draw_pixel+0x4a>
  4007ac:	2c02      	cmp	r4, #2
  4007ae:	d00e      	beq.n	4007ce <gfx_mono_ssd1306_draw_pixel+0x52>
	gfx_mono_put_byte(page, x, pixel_value);
  4007b0:	2300      	movs	r3, #0
  4007b2:	4629      	mov	r1, r5
  4007b4:	4630      	mov	r0, r6
  4007b6:	4c09      	ldr	r4, [pc, #36]	; (4007dc <gfx_mono_ssd1306_draw_pixel+0x60>)
  4007b8:	47a0      	blx	r4
  4007ba:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
		pixel_value |= pixel_mask;
  4007be:	ea48 0200 	orr.w	r2, r8, r0
  4007c2:	b2d2      	uxtb	r2, r2
		break;
  4007c4:	e7f4      	b.n	4007b0 <gfx_mono_ssd1306_draw_pixel+0x34>
		pixel_value &= ~pixel_mask;
  4007c6:	ea20 0207 	bic.w	r2, r0, r7
  4007ca:	b2d2      	uxtb	r2, r2
		break;
  4007cc:	e7f0      	b.n	4007b0 <gfx_mono_ssd1306_draw_pixel+0x34>
		pixel_value ^= pixel_mask;
  4007ce:	ea88 0200 	eor.w	r2, r8, r0
  4007d2:	b2d2      	uxtb	r2, r2
		break;
  4007d4:	e7ec      	b.n	4007b0 <gfx_mono_ssd1306_draw_pixel+0x34>
  4007d6:	4770      	bx	lr
  4007d8:	00400315 	.word	0x00400315
  4007dc:	004006dd 	.word	0x004006dd

004007e0 <gfx_mono_ssd1306_get_byte>:
{
  4007e0:	b508      	push	{r3, lr}
	return gfx_mono_framebuffer_get_byte(page, column);
  4007e2:	4b01      	ldr	r3, [pc, #4]	; (4007e8 <gfx_mono_ssd1306_get_byte+0x8>)
  4007e4:	4798      	blx	r3
	ssd1306_set_column_address(column);

	return ssd1306_read_data();

#endif
}
  4007e6:	bd08      	pop	{r3, pc}
  4007e8:	00400315 	.word	0x00400315

004007ec <gfx_mono_ssd1306_mask_byte>:
	gfx_mono_ssd1306_mask_byte(0,0,0xAA,GFX_PIXEL_XOR);
\endcode
 */
void gfx_mono_ssd1306_mask_byte(gfx_coord_t page, gfx_coord_t column,
		gfx_mono_color_t pixel_mask, gfx_mono_color_t color)
{
  4007ec:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
  4007ee:	4605      	mov	r5, r0
  4007f0:	460e      	mov	r6, r1
  4007f2:	4617      	mov	r7, r2
  4007f4:	461c      	mov	r4, r3
	return gfx_mono_framebuffer_get_byte(page, column);
  4007f6:	4b0c      	ldr	r3, [pc, #48]	; (400828 <gfx_mono_ssd1306_mask_byte+0x3c>)
  4007f8:	4798      	blx	r3
  4007fa:	4602      	mov	r2, r0
	gfx_mono_color_t temp = gfx_mono_get_byte(page, column);

	switch (color) {
  4007fc:	2c01      	cmp	r4, #1
  4007fe:	d008      	beq.n	400812 <gfx_mono_ssd1306_mask_byte+0x26>
  400800:	b154      	cbz	r4, 400818 <gfx_mono_ssd1306_mask_byte+0x2c>
  400802:	2c02      	cmp	r4, #2
  400804:	d00c      	beq.n	400820 <gfx_mono_ssd1306_mask_byte+0x34>

	default:
		break;
	}

	gfx_mono_put_byte(page, column, temp);
  400806:	2300      	movs	r3, #0
  400808:	4631      	mov	r1, r6
  40080a:	4628      	mov	r0, r5
  40080c:	4c07      	ldr	r4, [pc, #28]	; (40082c <gfx_mono_ssd1306_mask_byte+0x40>)
  40080e:	47a0      	blx	r4
  400810:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
		temp |= pixel_mask;
  400812:	433a      	orrs	r2, r7
  400814:	b2d2      	uxtb	r2, r2
		break;
  400816:	e7f6      	b.n	400806 <gfx_mono_ssd1306_mask_byte+0x1a>
		temp &= ~pixel_mask;
  400818:	ea20 0207 	bic.w	r2, r0, r7
  40081c:	b2d2      	uxtb	r2, r2
		break;
  40081e:	e7f2      	b.n	400806 <gfx_mono_ssd1306_mask_byte+0x1a>
		temp ^= pixel_mask;
  400820:	407a      	eors	r2, r7
  400822:	b2d2      	uxtb	r2, r2
		break;
  400824:	e7ef      	b.n	400806 <gfx_mono_ssd1306_mask_byte+0x1a>
  400826:	bf00      	nop
  400828:	00400315 	.word	0x00400315
  40082c:	004006dd 	.word	0x004006dd

00400830 <ssd1306_write_command>:
 * data write function is called based on the selected interface.
 *
 * \param command the command to write
 */
void ssd1306_write_command(uint8_t command)
{
  400830:	b538      	push	{r3, r4, r5, lr}
  400832:	4605      	mov	r5, r0
	Pio *base = arch_ioport_pin_to_base(pin);

	if (level) {
		base->PIO_SODR = arch_ioport_pin_to_mask(pin);
	} else {
		base->PIO_CODR = arch_ioport_pin_to_mask(pin);
  400834:	2208      	movs	r2, #8
  400836:	4b09      	ldr	r3, [pc, #36]	; (40085c <ssd1306_write_command+0x2c>)
  400838:	635a      	str	r2, [r3, #52]	; 0x34
	ioport_set_pin_level(SSD1306_DC_PIN, false);
	
	spi_set_peripheral_chip_select_value(SPI0, 1);
  40083a:	4c09      	ldr	r4, [pc, #36]	; (400860 <ssd1306_write_command+0x30>)
  40083c:	2101      	movs	r1, #1
  40083e:	4620      	mov	r0, r4
  400840:	4b08      	ldr	r3, [pc, #32]	; (400864 <ssd1306_write_command+0x34>)
  400842:	4798      	blx	r3
	spi_write(SPI0, command, 1, 1);
  400844:	2301      	movs	r3, #1
  400846:	461a      	mov	r2, r3
  400848:	4629      	mov	r1, r5
  40084a:	4620      	mov	r0, r4
  40084c:	4c06      	ldr	r4, [pc, #24]	; (400868 <ssd1306_write_command+0x38>)
  40084e:	47a0      	blx	r4
	delay_us(10);
  400850:	f44f 70fd 	mov.w	r0, #506	; 0x1fa
  400854:	4b05      	ldr	r3, [pc, #20]	; (40086c <ssd1306_write_command+0x3c>)
  400856:	4798      	blx	r3
  400858:	bd38      	pop	{r3, r4, r5, pc}
  40085a:	bf00      	nop
  40085c:	400e1000 	.word	0x400e1000
  400860:	40008000 	.word	0x40008000
  400864:	004001d9 	.word	0x004001d9
  400868:	004001ef 	.word	0x004001ef
  40086c:	20400001 	.word	0x20400001

00400870 <ssd1306_init>:
{
  400870:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
		base->PIO_OER = arch_ioport_pin_to_mask(pin);
  400874:	4d66      	ldr	r5, [pc, #408]	; (400a10 <ssd1306_init+0x1a0>)
  400876:	f44f 3600 	mov.w	r6, #131072	; 0x20000
  40087a:	612e      	str	r6, [r5, #16]
	base->PIO_OWER = arch_ioport_pin_to_mask(pin);
  40087c:	f8c5 60a0 	str.w	r6, [r5, #160]	; 0xa0
		base->PIO_OER = arch_ioport_pin_to_mask(pin);
  400880:	4b64      	ldr	r3, [pc, #400]	; (400a14 <ssd1306_init+0x1a4>)
  400882:	2708      	movs	r7, #8
  400884:	611f      	str	r7, [r3, #16]
	base->PIO_OWER = arch_ioport_pin_to_mask(pin);
  400886:	f8c3 70a0 	str.w	r7, [r3, #160]	; 0xa0
		base->PIO_PUER = mask;
  40088a:	666e      	str	r6, [r5, #100]	; 0x64
		base->PIO_PPDDR = mask;
  40088c:	f8c5 6090 	str.w	r6, [r5, #144]	; 0x90
		base->PIO_MDDR = mask;
  400890:	656e      	str	r6, [r5, #84]	; 0x54
		base->PIO_IFDR = mask;
  400892:	626e      	str	r6, [r5, #36]	; 0x24
		base->PIO_IFSCDR = mask;
  400894:	f8c5 6080 	str.w	r6, [r5, #128]	; 0x80
		base->PIO_ABCDSR[0] &= ~mask;
  400898:	6f2a      	ldr	r2, [r5, #112]	; 0x70
  40089a:	f422 3200 	bic.w	r2, r2, #131072	; 0x20000
  40089e:	672a      	str	r2, [r5, #112]	; 0x70
		base->PIO_ABCDSR[1] &= ~mask;
  4008a0:	6f6a      	ldr	r2, [r5, #116]	; 0x74
  4008a2:	f422 3200 	bic.w	r2, r2, #131072	; 0x20000
  4008a6:	676a      	str	r2, [r5, #116]	; 0x74
		base->PIO_PUER = mask;
  4008a8:	665f      	str	r7, [r3, #100]	; 0x64
		base->PIO_PPDDR = mask;
  4008aa:	f8c3 7090 	str.w	r7, [r3, #144]	; 0x90
		base->PIO_MDDR = mask;
  4008ae:	655f      	str	r7, [r3, #84]	; 0x54
		base->PIO_IFDR = mask;
  4008b0:	625f      	str	r7, [r3, #36]	; 0x24
		base->PIO_IFSCDR = mask;
  4008b2:	f8c3 7080 	str.w	r7, [r3, #128]	; 0x80
		base->PIO_ABCDSR[0] &= ~mask;
  4008b6:	6f1a      	ldr	r2, [r3, #112]	; 0x70
  4008b8:	f022 0208 	bic.w	r2, r2, #8
  4008bc:	671a      	str	r2, [r3, #112]	; 0x70
		base->PIO_ABCDSR[1] &= ~mask;
  4008be:	6f5a      	ldr	r2, [r3, #116]	; 0x74
  4008c0:	f022 0208 	bic.w	r2, r2, #8
  4008c4:	675a      	str	r2, [r3, #116]	; 0x74
	arch_ioport_port_to_base(port)->PIO_PER = mask;
  4008c6:	601f      	str	r7, [r3, #0]
  4008c8:	602e      	str	r6, [r5, #0]
		base->PIO_SODR = arch_ioport_pin_to_mask(pin);
  4008ca:	631f      	str	r7, [r3, #48]	; 0x30
  4008cc:	632e      	str	r6, [r5, #48]	; 0x30
	pio_configure(PIOD, PIO_PERIPH_B, 1 << SPI_CLK_MASK, PIO_DEFAULT);
  4008ce:	f8df 817c 	ldr.w	r8, [pc, #380]	; 400a4c <ssd1306_init+0x1dc>
  4008d2:	2300      	movs	r3, #0
  4008d4:	f44f 0280 	mov.w	r2, #4194304	; 0x400000
  4008d8:	f04f 5180 	mov.w	r1, #268435456	; 0x10000000
  4008dc:	4640      	mov	r0, r8
  4008de:	4c4e      	ldr	r4, [pc, #312]	; (400a18 <ssd1306_init+0x1a8>)
  4008e0:	47a0      	blx	r4
	pio_configure(PIOD, PIO_PERIPH_B, 1 << SPI_MOSI_MASK, PIO_DEFAULT);
  4008e2:	2300      	movs	r3, #0
  4008e4:	f44f 1200 	mov.w	r2, #2097152	; 0x200000
  4008e8:	f04f 5180 	mov.w	r1, #268435456	; 0x10000000
  4008ec:	4640      	mov	r0, r8
  4008ee:	47a0      	blx	r4
	pio_configure(PIOD, PIO_PERIPH_B, 1 << SPI_CS_MASK, PIO_DEFAULT);
  4008f0:	2300      	movs	r3, #0
  4008f2:	f04f 7200 	mov.w	r2, #33554432	; 0x2000000
  4008f6:	f04f 5180 	mov.w	r1, #268435456	; 0x10000000
  4008fa:	4640      	mov	r0, r8
  4008fc:	47a0      	blx	r4
		pio_configure(PIOD, PIO_PERIPH_B, 1 << SPI_CLK_MASK, PIO_DEFAULT);
  4008fe:	2300      	movs	r3, #0
  400900:	f44f 0280 	mov.w	r2, #4194304	; 0x400000
  400904:	f04f 5180 	mov.w	r1, #268435456	; 0x10000000
  400908:	4640      	mov	r0, r8
  40090a:	47a0      	blx	r4
		pio_configure(PIOD, PIO_PERIPH_B, 1 << SPI_MOSI_MASK, PIO_DEFAULT);
  40090c:	2300      	movs	r3, #0
  40090e:	f44f 1200 	mov.w	r2, #2097152	; 0x200000
  400912:	f04f 5180 	mov.w	r1, #268435456	; 0x10000000
  400916:	4640      	mov	r0, r8
  400918:	47a0      	blx	r4
		pio_configure(PIOD, PIO_PERIPH_B, 1 << SPI_CS_MASK, PIO_DEFAULT);
  40091a:	2300      	movs	r3, #0
  40091c:	f04f 7200 	mov.w	r2, #33554432	; 0x2000000
  400920:	f04f 5180 	mov.w	r1, #268435456	; 0x10000000
  400924:	4640      	mov	r0, r8
  400926:	47a0      	blx	r4
	p_spi->SPI_CR = SPI_CR_SPIDIS;
  400928:	4c3c      	ldr	r4, [pc, #240]	; (400a1c <ssd1306_init+0x1ac>)
  40092a:	f04f 0902 	mov.w	r9, #2
  40092e:	f8c4 9000 	str.w	r9, [r4]
	p_spi->SPI_CR = SPI_CR_SWRST;
  400932:	f04f 0880 	mov.w	r8, #128	; 0x80
  400936:	f8c4 8000 	str.w	r8, [r4]
	p_spi->SPI_MR |= SPI_MR_MSTR;
  40093a:	6863      	ldr	r3, [r4, #4]
  40093c:	f043 0301 	orr.w	r3, r3, #1
  400940:	6063      	str	r3, [r4, #4]
		spi_configure_cs_behavior(SPI0, 1, SPI_CS_KEEP_LOW);
  400942:	463a      	mov	r2, r7
  400944:	2101      	movs	r1, #1
  400946:	4620      	mov	r0, r4
  400948:	4b35      	ldr	r3, [pc, #212]	; (400a20 <ssd1306_init+0x1b0>)
  40094a:	4798      	blx	r3
		spi_set_clock_polarity(SPI0, 1, 0);
  40094c:	2200      	movs	r2, #0
  40094e:	2101      	movs	r1, #1
  400950:	4620      	mov	r0, r4
  400952:	4b34      	ldr	r3, [pc, #208]	; (400a24 <ssd1306_init+0x1b4>)
  400954:	4798      	blx	r3
		spi_set_clock_phase(SPI0, 1, 0);
  400956:	2200      	movs	r2, #0
  400958:	2101      	movs	r1, #1
  40095a:	4620      	mov	r0, r4
  40095c:	4b32      	ldr	r3, [pc, #200]	; (400a28 <ssd1306_init+0x1b8>)
  40095e:	4798      	blx	r3
	p_spi->SPI_MR &= (~SPI_MR_PS);
  400960:	6863      	ldr	r3, [r4, #4]
  400962:	f023 0302 	bic.w	r3, r3, #2
  400966:	6063      	str	r3, [r4, #4]
		spi_set_bits_per_transfer(SPI0, 1, SPI_CSR_BITS_8_BIT);
  400968:	2200      	movs	r2, #0
  40096a:	2101      	movs	r1, #1
  40096c:	4620      	mov	r0, r4
  40096e:	4b2f      	ldr	r3, [pc, #188]	; (400a2c <ssd1306_init+0x1bc>)
  400970:	4798      	blx	r3
 *
 * \param p_spi Pointer to an SPI instance.
 */
static inline void spi_disable_loopback(Spi *p_spi)
{
	p_spi->SPI_MR &= (~SPI_MR_LLB);
  400972:	6863      	ldr	r3, [r4, #4]
  400974:	f023 0380 	bic.w	r3, r3, #128	; 0x80
  400978:	6063      	str	r3, [r4, #4]
	p_spi->SPI_MR |= SPI_MR_MODFDIS;
  40097a:	6863      	ldr	r3, [r4, #4]
  40097c:	f043 0310 	orr.w	r3, r3, #16
  400980:	6063      	str	r3, [r4, #4]
		int div = spi_calc_baudrate_div(1000000, sysclk_get_peripheral_hz());
  400982:	492b      	ldr	r1, [pc, #172]	; (400a30 <ssd1306_init+0x1c0>)
  400984:	482b      	ldr	r0, [pc, #172]	; (400a34 <ssd1306_init+0x1c4>)
  400986:	4b2c      	ldr	r3, [pc, #176]	; (400a38 <ssd1306_init+0x1c8>)
  400988:	4798      	blx	r3
		spi_set_baudrate_div(SPI0,1, div);
  40098a:	b2c2      	uxtb	r2, r0
  40098c:	2101      	movs	r1, #1
  40098e:	4620      	mov	r0, r4
  400990:	4b2a      	ldr	r3, [pc, #168]	; (400a3c <ssd1306_init+0x1cc>)
  400992:	4798      	blx	r3
		spi_enable_clock(SPI0);
  400994:	4620      	mov	r0, r4
  400996:	4b2a      	ldr	r3, [pc, #168]	; (400a40 <ssd1306_init+0x1d0>)
  400998:	4798      	blx	r3
	p_spi->SPI_CR = SPI_CR_SPIEN;
  40099a:	2301      	movs	r3, #1
  40099c:	6023      	str	r3, [r4, #0]
		base->PIO_CODR = arch_ioport_pin_to_mask(pin);
  40099e:	636e      	str	r6, [r5, #52]	; 0x34
	delay_cycles(delay_10us); // At lest 10us
  4009a0:	f640 30b8 	movw	r0, #3000	; 0xbb8
  4009a4:	4c27      	ldr	r4, [pc, #156]	; (400a44 <ssd1306_init+0x1d4>)
  4009a6:	47a0      	blx	r4
		base->PIO_SODR = arch_ioport_pin_to_mask(pin);
  4009a8:	632e      	str	r6, [r5, #48]	; 0x30
	delay_cycles(delay_10us); // At lest 10us
  4009aa:	f640 30b8 	movw	r0, #3000	; 0xbb8
  4009ae:	47a0      	blx	r4
  4009b0:	632e      	str	r6, [r5, #48]	; 0x30
	ssd1306_write_command(SSD1306_CMD_SET_MULTIPLEX_RATIO);
  4009b2:	20a8      	movs	r0, #168	; 0xa8
  4009b4:	4c24      	ldr	r4, [pc, #144]	; (400a48 <ssd1306_init+0x1d8>)
  4009b6:	47a0      	blx	r4
	ssd1306_write_command(0x1F);
  4009b8:	201f      	movs	r0, #31
  4009ba:	47a0      	blx	r4
	ssd1306_write_command(SSD1306_CMD_SET_DISPLAY_OFFSET);
  4009bc:	20d3      	movs	r0, #211	; 0xd3
  4009be:	47a0      	blx	r4
	ssd1306_write_command(0x00);
  4009c0:	2000      	movs	r0, #0
  4009c2:	47a0      	blx	r4
	ssd1306_write_command(SSD1306_CMD_SET_DISPLAY_START_LINE(0x00));
  4009c4:	2040      	movs	r0, #64	; 0x40
  4009c6:	47a0      	blx	r4
	ssd1306_write_command(SSD1306_CMD_SET_SEGMENT_RE_MAP_COL127_SEG0);
  4009c8:	20a1      	movs	r0, #161	; 0xa1
  4009ca:	47a0      	blx	r4
	ssd1306_write_command(SSD1306_CMD_SET_COM_OUTPUT_SCAN_DOWN);
  4009cc:	20c8      	movs	r0, #200	; 0xc8
  4009ce:	47a0      	blx	r4
	ssd1306_write_command(SSD1306_CMD_SET_COM_PINS);
  4009d0:	20da      	movs	r0, #218	; 0xda
  4009d2:	47a0      	blx	r4
	ssd1306_write_command(0x02);
  4009d4:	4648      	mov	r0, r9
  4009d6:	47a0      	blx	r4
 *
 * \retval contrast the contrast value written to the OLED controller
 */
static inline uint8_t ssd1306_set_contrast(uint8_t contrast)
{
	ssd1306_write_command(SSD1306_CMD_SET_CONTRAST_CONTROL_FOR_BANK0);
  4009d8:	2081      	movs	r0, #129	; 0x81
  4009da:	47a0      	blx	r4
	ssd1306_write_command(contrast);
  4009dc:	208f      	movs	r0, #143	; 0x8f
  4009de:	47a0      	blx	r4
	ssd1306_write_command(SSD1306_CMD_ENTIRE_DISPLAY_AND_GDDRAM_ON);
  4009e0:	20a4      	movs	r0, #164	; 0xa4
  4009e2:	47a0      	blx	r4
 * This function will disable invert on all pixels on the OLED
 *
 */
static inline void ssd1306_display_invert_disable(void)
{
	ssd1306_write_command(SSD1306_CMD_SET_NORMAL_DISPLAY);
  4009e4:	20a6      	movs	r0, #166	; 0xa6
  4009e6:	47a0      	blx	r4
	ssd1306_write_command(SSD1306_CMD_SET_DISPLAY_CLOCK_DIVIDE_RATIO);
  4009e8:	20d5      	movs	r0, #213	; 0xd5
  4009ea:	47a0      	blx	r4
	ssd1306_write_command(0x80);
  4009ec:	4640      	mov	r0, r8
  4009ee:	47a0      	blx	r4
	ssd1306_write_command(SSD1306_CMD_SET_CHARGE_PUMP_SETTING);
  4009f0:	208d      	movs	r0, #141	; 0x8d
  4009f2:	47a0      	blx	r4
	ssd1306_write_command(0x14);
  4009f4:	2014      	movs	r0, #20
  4009f6:	47a0      	blx	r4
	ssd1306_write_command(SSD1306_CMD_SET_VCOMH_DESELECT_LEVEL);
  4009f8:	20db      	movs	r0, #219	; 0xdb
  4009fa:	47a0      	blx	r4
	ssd1306_write_command(0x40); // Default => 0x20 (0.77*VCC)
  4009fc:	2040      	movs	r0, #64	; 0x40
  4009fe:	47a0      	blx	r4
	ssd1306_write_command(SSD1306_CMD_SET_PRE_CHARGE_PERIOD);
  400a00:	20d9      	movs	r0, #217	; 0xd9
  400a02:	47a0      	blx	r4
	ssd1306_write_command(0xF1);
  400a04:	20f1      	movs	r0, #241	; 0xf1
  400a06:	47a0      	blx	r4
	ssd1306_write_command(SSD1306_CMD_SET_DISPLAY_ON);
  400a08:	20af      	movs	r0, #175	; 0xaf
  400a0a:	47a0      	blx	r4
  400a0c:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
  400a10:	400e1200 	.word	0x400e1200
  400a14:	400e1000 	.word	0x400e1000
  400a18:	00400d45 	.word	0x00400d45
  400a1c:	40008000 	.word	0x40008000
  400a20:	0040025f 	.word	0x0040025f
  400a24:	00400223 	.word	0x00400223
  400a28:	00400241 	.word	0x00400241
  400a2c:	004002a5 	.word	0x004002a5
  400a30:	08f0d180 	.word	0x08f0d180
  400a34:	000f4240 	.word	0x000f4240
  400a38:	004002b9 	.word	0x004002b9
  400a3c:	004002cf 	.word	0x004002cf
  400a40:	004001ad 	.word	0x004001ad
  400a44:	20400001 	.word	0x20400001
  400a48:	00400831 	.word	0x00400831
  400a4c:	400e1400 	.word	0x400e1400

00400a50 <ssd1306_write_data>:
 * data write function is called based on the selected interface.
 *
 * \param data the data to write
 */
void ssd1306_write_data(uint8_t data)
{
  400a50:	b538      	push	{r3, r4, r5, lr}
  400a52:	4605      	mov	r5, r0
  400a54:	2208      	movs	r2, #8
  400a56:	4b09      	ldr	r3, [pc, #36]	; (400a7c <ssd1306_write_data+0x2c>)
  400a58:	631a      	str	r2, [r3, #48]	; 0x30
	ioport_set_pin_level(SSD1306_DC_PIN, true);
	
	spi_set_peripheral_chip_select_value(SPI0, 1);
  400a5a:	4c09      	ldr	r4, [pc, #36]	; (400a80 <ssd1306_write_data+0x30>)
  400a5c:	2101      	movs	r1, #1
  400a5e:	4620      	mov	r0, r4
  400a60:	4b08      	ldr	r3, [pc, #32]	; (400a84 <ssd1306_write_data+0x34>)
  400a62:	4798      	blx	r3
	spi_write(SPI0, data, 1, 1);
  400a64:	2301      	movs	r3, #1
  400a66:	461a      	mov	r2, r3
  400a68:	4629      	mov	r1, r5
  400a6a:	4620      	mov	r0, r4
  400a6c:	4c06      	ldr	r4, [pc, #24]	; (400a88 <ssd1306_write_data+0x38>)
  400a6e:	47a0      	blx	r4
	delay_us(10);
  400a70:	f44f 70fd 	mov.w	r0, #506	; 0x1fa
  400a74:	4b05      	ldr	r3, [pc, #20]	; (400a8c <ssd1306_write_data+0x3c>)
  400a76:	4798      	blx	r3
  400a78:	bd38      	pop	{r3, r4, r5, pc}
  400a7a:	bf00      	nop
  400a7c:	400e1000 	.word	0x400e1000
  400a80:	40008000 	.word	0x40008000
  400a84:	004001d9 	.word	0x004001d9
  400a88:	004001ef 	.word	0x004001ef
  400a8c:	20400001 	.word	0x20400001

00400a90 <sysclk_init>:
	pmc_disable_udpck();
}
#endif // CONFIG_USBCLK_SOURCE

void sysclk_init(void)
{
  400a90:	b510      	push	{r4, lr}
	struct pll_config pllcfg;

	/* Set flash wait state to max in case the below clock switching. */
	system_init_flash(CHIP_FREQ_CPU_MAX);
  400a92:	4810      	ldr	r0, [pc, #64]	; (400ad4 <sysclk_init+0x44>)
  400a94:	4b10      	ldr	r3, [pc, #64]	; (400ad8 <sysclk_init+0x48>)
  400a96:	4798      	blx	r3
		pmc_switch_mainck_to_fastrc(CKGR_MOR_MOSCRCF_12_MHz);
		break;


	case OSC_MAINCK_XTAL:
		pmc_switch_mainck_to_xtal(PMC_OSC_XTAL,
  400a98:	213e      	movs	r1, #62	; 0x3e
  400a9a:	2000      	movs	r0, #0
  400a9c:	4b0f      	ldr	r3, [pc, #60]	; (400adc <sysclk_init+0x4c>)
  400a9e:	4798      	blx	r3
	case OSC_MAINCK_4M_RC:
	case OSC_MAINCK_8M_RC:
	case OSC_MAINCK_12M_RC:
	case OSC_MAINCK_XTAL:
	case OSC_MAINCK_BYPASS:
		return pmc_osc_is_ready_mainck();
  400aa0:	4c0f      	ldr	r4, [pc, #60]	; (400ae0 <sysclk_init+0x50>)
  400aa2:	47a0      	blx	r4
 *
 * \param id A number identifying the oscillator to wait for.
 */
static inline void osc_wait_ready(uint8_t id)
{
	while (!osc_is_ready(id)) {
  400aa4:	2800      	cmp	r0, #0
  400aa6:	d0fc      	beq.n	400aa2 <sysclk_init+0x12>
static inline void pll_enable(const struct pll_config *p_cfg, uint32_t ul_pll_id)
{
	Assert(ul_pll_id < NR_PLLS);

	if (ul_pll_id == PLLA_ID) {
		pmc_disable_pllack(); // Always stop PLL first!
  400aa8:	4b0e      	ldr	r3, [pc, #56]	; (400ae4 <sysclk_init+0x54>)
  400aaa:	4798      	blx	r3
		PMC->CKGR_PLLAR = CKGR_PLLAR_ONE | p_cfg->ctrl;
  400aac:	4a0e      	ldr	r2, [pc, #56]	; (400ae8 <sysclk_init+0x58>)
  400aae:	4b0f      	ldr	r3, [pc, #60]	; (400aec <sysclk_init+0x5c>)
  400ab0:	629a      	str	r2, [r3, #40]	; 0x28
static inline uint32_t pll_is_locked(uint32_t ul_pll_id)
{
	Assert(ul_pll_id < NR_PLLS);

	if (ul_pll_id == PLLA_ID) {
	return pmc_is_locked_pllack();
  400ab2:	4c0f      	ldr	r4, [pc, #60]	; (400af0 <sysclk_init+0x60>)
  400ab4:	47a0      	blx	r4
 */
static inline int pll_wait_for_lock(unsigned int pll_id)
{
	Assert(pll_id < NR_PLLS);

	while (!pll_is_locked(pll_id)) {
  400ab6:	2800      	cmp	r0, #0
  400ab8:	d0fc      	beq.n	400ab4 <sysclk_init+0x24>
	else if (CONFIG_SYSCLK_SOURCE == SYSCLK_SRC_PLLACK) {
		pll_enable_source(CONFIG_PLL0_SOURCE);
		pll_config_defaults(&pllcfg, 0);
		pll_enable(&pllcfg, 0);
		pll_wait_for_lock(0);
		pmc_mck_set_division(CONFIG_SYSCLK_DIV);
  400aba:	2002      	movs	r0, #2
  400abc:	4b0d      	ldr	r3, [pc, #52]	; (400af4 <sysclk_init+0x64>)
  400abe:	4798      	blx	r3
		pmc_switch_mck_to_pllack(CONFIG_SYSCLK_PRES);
  400ac0:	2000      	movs	r0, #0
  400ac2:	4b0d      	ldr	r3, [pc, #52]	; (400af8 <sysclk_init+0x68>)
  400ac4:	4798      	blx	r3
		pll_wait_for_lock(1);
		pmc_mck_set_division(CONFIG_SYSCLK_DIV);
		pmc_switch_mck_to_upllck(CONFIG_SYSCLK_PRES);
	}
	/* Update the SystemFrequency variable */
	SystemCoreClockUpdate();
  400ac6:	4b0d      	ldr	r3, [pc, #52]	; (400afc <sysclk_init+0x6c>)
  400ac8:	4798      	blx	r3

	/* Set a flash wait state depending on the new cpu frequency */
	system_init_flash(sysclk_get_cpu_hz());
  400aca:	4802      	ldr	r0, [pc, #8]	; (400ad4 <sysclk_init+0x44>)
  400acc:	4b02      	ldr	r3, [pc, #8]	; (400ad8 <sysclk_init+0x48>)
  400ace:	4798      	blx	r3
  400ad0:	bd10      	pop	{r4, pc}
  400ad2:	bf00      	nop
  400ad4:	11e1a300 	.word	0x11e1a300
  400ad8:	00401549 	.word	0x00401549
  400adc:	00400fd5 	.word	0x00400fd5
  400ae0:	00401029 	.word	0x00401029
  400ae4:	00401039 	.word	0x00401039
  400ae8:	20183f01 	.word	0x20183f01
  400aec:	400e0600 	.word	0x400e0600
  400af0:	00401049 	.word	0x00401049
  400af4:	00400f39 	.word	0x00400f39
  400af8:	00400f71 	.word	0x00400f71
  400afc:	0040143d 	.word	0x0040143d

00400b00 <board_init>:
	__ISB();
}
#endif

void board_init(void)
{
  400b00:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
#ifndef CONF_BOARD_KEEP_WATCHDOG_AT_INIT
	/* Disable the watchdog */
	WDT->WDT_MR = WDT_MR_WDDIS;
  400b02:	f44f 4200 	mov.w	r2, #32768	; 0x8000
  400b06:	4b48      	ldr	r3, [pc, #288]	; (400c28 <board_init+0x128>)
  400b08:	605a      	str	r2, [r3, #4]
    This function acts as a special kind of Data Memory Barrier.
    It completes when all explicit memory accesses before this instruction complete.
 */
__attribute__( ( always_inline ) ) __STATIC_INLINE void __DSB(void)
{
  __ASM volatile ("dsb");
  400b0a:	f3bf 8f4f 	dsb	sy
  __ASM volatile ("isb");
  400b0e:	f3bf 8f6f 	isb	sy
__STATIC_INLINE void SCB_EnableICache(void)
{
  #if (__ICACHE_PRESENT == 1)
    __DSB();
    __ISB();
    SCB->ICIALLU = 0;                       // invalidate I-Cache
  400b12:	4b46      	ldr	r3, [pc, #280]	; (400c2c <board_init+0x12c>)
  400b14:	2200      	movs	r2, #0
  400b16:	f8c3 2250 	str.w	r2, [r3, #592]	; 0x250
    SCB->CCR |=  SCB_CCR_IC_Msk;            // enable I-Cache
  400b1a:	695a      	ldr	r2, [r3, #20]
  400b1c:	f442 3200 	orr.w	r2, r2, #131072	; 0x20000
  400b20:	615a      	str	r2, [r3, #20]
  __ASM volatile ("dsb");
  400b22:	f3bf 8f4f 	dsb	sy
  __ASM volatile ("isb");
  400b26:	f3bf 8f6f 	isb	sy
{
  #if (__DCACHE_PRESENT == 1)
    uint32_t ccsidr, sshift, wshift, sw;
    uint32_t sets, ways;

    ccsidr  = SCB->CCSIDR;
  400b2a:	f8d3 7080 	ldr.w	r7, [r3, #128]	; 0x80
    sets    = CCSIDR_SETS(ccsidr);
  400b2e:	f3c7 364e 	ubfx	r6, r7, #13, #15
    sshift  = CCSIDR_LSSHIFT(ccsidr) + 4;
  400b32:	f007 0007 	and.w	r0, r7, #7
  400b36:	3004      	adds	r0, #4
    ways    = CCSIDR_WAYS(ccsidr);
  400b38:	f3c7 07c9 	ubfx	r7, r7, #3, #10
 */
__attribute__( ( always_inline ) ) __STATIC_INLINE uint8_t __CLZ(uint32_t value)
{
  uint32_t result;

  __ASM volatile ("clz %0, %1" : "=r" (result) : "r" (value) );
  400b3c:	fab7 fe87 	clz	lr, r7
    wshift  = __CLZ(ways) & 0x1f;
  400b40:	f00e 0e1f 	and.w	lr, lr, #31
  __ASM volatile ("dsb");
  400b44:	f3bf 8f4f 	dsb	sy
  400b48:	f04f 34ff 	mov.w	r4, #4294967295
  400b4c:	fa04 fc00 	lsl.w	ip, r4, r0
  400b50:	fa06 f000 	lsl.w	r0, r6, r0
  400b54:	fa04 f40e 	lsl.w	r4, r4, lr
  400b58:	fa07 fe0e 	lsl.w	lr, r7, lr

    do {                                    // invalidate D-Cache
         int32_t tmpways = ways;
         do {
              sw = ((tmpways << wshift) | (sets << sshift));
              SCB->DCISW = sw;
  400b5c:	461d      	mov	r5, r3
         int32_t tmpways = ways;
  400b5e:	463a      	mov	r2, r7
  400b60:	4673      	mov	r3, lr
              sw = ((tmpways << wshift) | (sets << sshift));
  400b62:	ea40 0103 	orr.w	r1, r0, r3
              SCB->DCISW = sw;
  400b66:	f8c5 1260 	str.w	r1, [r5, #608]	; 0x260
            } while(tmpways--);
  400b6a:	3a01      	subs	r2, #1
  400b6c:	4423      	add	r3, r4
  400b6e:	f1b2 3fff 	cmp.w	r2, #4294967295
  400b72:	d1f6      	bne.n	400b62 <board_init+0x62>
        } while(sets--);
  400b74:	3e01      	subs	r6, #1
  400b76:	4460      	add	r0, ip
  400b78:	f1b6 3fff 	cmp.w	r6, #4294967295
  400b7c:	d1ef      	bne.n	400b5e <board_init+0x5e>
  400b7e:	f3bf 8f4f 	dsb	sy
    __DSB();

    SCB->CCR |=  SCB_CCR_DC_Msk;            // enable D-Cache
  400b82:	4b2a      	ldr	r3, [pc, #168]	; (400c2c <board_init+0x12c>)
  400b84:	695a      	ldr	r2, [r3, #20]
  400b86:	f442 3280 	orr.w	r2, r2, #65536	; 0x10000
  400b8a:	615a      	str	r2, [r3, #20]
  400b8c:	f3bf 8f4f 	dsb	sy
  __ASM volatile ("isb");
  400b90:	f3bf 8f6f 	isb	sy
		*dst++ = *src++;
	}
#endif
#else
	/* TCM Configuration */
	EFC->EEFC_FCR = (EEFC_FCR_FKEY_PASSWD | EEFC_FCR_FCMD_CGPB 
  400b94:	4a26      	ldr	r2, [pc, #152]	; (400c30 <board_init+0x130>)
  400b96:	4927      	ldr	r1, [pc, #156]	; (400c34 <board_init+0x134>)
  400b98:	6051      	str	r1, [r2, #4]
					| EEFC_FCR_FARG(8));
	EFC->EEFC_FCR = (EEFC_FCR_FKEY_PASSWD | EEFC_FCR_FCMD_CGPB 
  400b9a:	f5a1 7180 	sub.w	r1, r1, #256	; 0x100
  400b9e:	6051      	str	r1, [r2, #4]
  __ASM volatile ("dsb");
  400ba0:	f3bf 8f4f 	dsb	sy
  __ASM volatile ("isb");
  400ba4:	f3bf 8f6f 	isb	sy
	SCB->ITCMCR &= ~(uint32_t)(1UL);
  400ba8:	f8d3 2290 	ldr.w	r2, [r3, #656]	; 0x290
  400bac:	f022 0201 	bic.w	r2, r2, #1
  400bb0:	f8c3 2290 	str.w	r2, [r3, #656]	; 0x290
	SCB->DTCMCR &= ~(uint32_t)SCB_DTCMCR_EN_Msk;
  400bb4:	f8d3 2294 	ldr.w	r2, [r3, #660]	; 0x294
  400bb8:	f022 0201 	bic.w	r2, r2, #1
  400bbc:	f8c3 2294 	str.w	r2, [r3, #660]	; 0x294
  __ASM volatile ("dsb");
  400bc0:	f3bf 8f4f 	dsb	sy
  __ASM volatile ("isb");
  400bc4:	f3bf 8f6f 	isb	sy
  400bc8:	200a      	movs	r0, #10
  400bca:	4c1b      	ldr	r4, [pc, #108]	; (400c38 <board_init+0x138>)
  400bcc:	47a0      	blx	r4
  400bce:	200b      	movs	r0, #11
  400bd0:	47a0      	blx	r4
  400bd2:	200c      	movs	r0, #12
  400bd4:	47a0      	blx	r4
  400bd6:	2010      	movs	r0, #16
  400bd8:	47a0      	blx	r4
  400bda:	2011      	movs	r0, #17
  400bdc:	47a0      	blx	r4
		base->PIO_OER = arch_ioport_pin_to_mask(pin);
  400bde:	4b17      	ldr	r3, [pc, #92]	; (400c3c <board_init+0x13c>)
  400be0:	f44f 7280 	mov.w	r2, #256	; 0x100
  400be4:	611a      	str	r2, [r3, #16]
	base->PIO_OWER = arch_ioport_pin_to_mask(pin);
  400be6:	f8c3 20a0 	str.w	r2, [r3, #160]	; 0xa0
		base->PIO_SODR = arch_ioport_pin_to_mask(pin);
  400bea:	631a      	str	r2, [r3, #48]	; 0x30
		base->PIO_ODR = arch_ioport_pin_to_mask(pin);
  400bec:	f5a3 6380 	sub.w	r3, r3, #1024	; 0x400
  400bf0:	f44f 6200 	mov.w	r2, #2048	; 0x800
  400bf4:	615a      	str	r2, [r3, #20]
	base->PIO_OWER = arch_ioport_pin_to_mask(pin);
  400bf6:	f8c3 20a0 	str.w	r2, [r3, #160]	; 0xa0
		base->PIO_PUER = mask;
  400bfa:	665a      	str	r2, [r3, #100]	; 0x64
		base->PIO_PPDDR = mask;
  400bfc:	f8c3 2090 	str.w	r2, [r3, #144]	; 0x90
		base->PIO_MDDR = mask;
  400c00:	655a      	str	r2, [r3, #84]	; 0x54
		base->PIO_IFER = mask;
  400c02:	621a      	str	r2, [r3, #32]
		base->PIO_IFSCER = mask;
  400c04:	f8c3 2084 	str.w	r2, [r3, #132]	; 0x84
		base->PIO_ABCDSR[0] &= ~mask;
  400c08:	6f19      	ldr	r1, [r3, #112]	; 0x70
  400c0a:	f421 6100 	bic.w	r1, r1, #2048	; 0x800
  400c0e:	6719      	str	r1, [r3, #112]	; 0x70
		base->PIO_ABCDSR[1] &= ~mask;
  400c10:	6f59      	ldr	r1, [r3, #116]	; 0x74
  400c12:	f421 6100 	bic.w	r1, r1, #2048	; 0x800
  400c16:	6759      	str	r1, [r3, #116]	; 0x74
	case IOPORT_SENSE_FALLING:
		base->PIO_ESR = mask;
		base->PIO_FELLSR = mask;
		break;
	case IOPORT_SENSE_RISING:
		base->PIO_ESR = mask;
  400c18:	f8c3 20c0 	str.w	r2, [r3, #192]	; 0xc0
		base->PIO_REHLSR = mask;
  400c1c:	f8c3 20d4 	str.w	r2, [r3, #212]	; 0xd4
		break;
	default:
		base->PIO_AIMDR = mask;
		return;
	}
	base->PIO_AIMER = mask;
  400c20:	f8c3 20b0 	str.w	r2, [r3, #176]	; 0xb0
  400c24:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
  400c26:	bf00      	nop
  400c28:	400e1850 	.word	0x400e1850
  400c2c:	e000ed00 	.word	0xe000ed00
  400c30:	400e0c00 	.word	0x400e0c00
  400c34:	5a00080c 	.word	0x5a00080c
  400c38:	00401059 	.word	0x00401059
  400c3c:	400e1200 	.word	0x400e1200

00400c40 <pio_pull_up>:
 */
void pio_pull_up(Pio *p_pio, const uint32_t ul_mask,
		const uint32_t ul_pull_up_enable)
{
	/* Enable the pull-up(s) if necessary */
	if (ul_pull_up_enable) {
  400c40:	b90a      	cbnz	r2, 400c46 <pio_pull_up+0x6>
		p_pio->PIO_PUER = ul_mask;
	} else {
		p_pio->PIO_PUDR = ul_mask;
  400c42:	6601      	str	r1, [r0, #96]	; 0x60
  400c44:	4770      	bx	lr
		p_pio->PIO_PUER = ul_mask;
  400c46:	6641      	str	r1, [r0, #100]	; 0x64
  400c48:	4770      	bx	lr

00400c4a <pio_set>:
 * \param p_pio Pointer to a PIO instance.
 * \param ul_mask Bitmask of one or more pin(s) to configure.
 */
void pio_set(Pio *p_pio, const uint32_t ul_mask)
{
	p_pio->PIO_SODR = ul_mask;
  400c4a:	6301      	str	r1, [r0, #48]	; 0x30
  400c4c:	4770      	bx	lr

00400c4e <pio_clear>:
 * \param p_pio Pointer to a PIO instance.
 * \param ul_mask Bitmask of one or more pin(s) to configure.
 */
void pio_clear(Pio *p_pio, const uint32_t ul_mask)
{
	p_pio->PIO_CODR = ul_mask;
  400c4e:	6341      	str	r1, [r0, #52]	; 0x34
  400c50:	4770      	bx	lr

00400c52 <pio_set_peripheral>:
		const uint32_t ul_mask)
{
	uint32_t ul_sr;

	/* Disable interrupts on the pin(s) */
	p_pio->PIO_IDR = ul_mask;
  400c52:	6442      	str	r2, [r0, #68]	; 0x44

#if (SAM3S || SAM3N || SAM4S || SAM4E || SAM4N || SAM4C || SAMG || SAM4CP || SAM4CM || SAMV71 || SAMV70 || SAME70 || SAMS70)
	switch (ul_type) {
  400c54:	f1b1 5fc0 	cmp.w	r1, #402653184	; 0x18000000
  400c58:	d03a      	beq.n	400cd0 <pio_set_peripheral+0x7e>
  400c5a:	d813      	bhi.n	400c84 <pio_set_peripheral+0x32>
  400c5c:	f1b1 6f00 	cmp.w	r1, #134217728	; 0x8000000
  400c60:	d025      	beq.n	400cae <pio_set_peripheral+0x5c>
  400c62:	f1b1 5f80 	cmp.w	r1, #268435456	; 0x10000000
  400c66:	d10a      	bne.n	400c7e <pio_set_peripheral+0x2c>

		ul_sr = p_pio->PIO_ABCDSR[1];
		p_pio->PIO_ABCDSR[1] &= (~ul_mask & ul_sr);
		break;
	case PIO_PERIPH_B:
		ul_sr = p_pio->PIO_ABCDSR[0];
  400c68:	6f03      	ldr	r3, [r0, #112]	; 0x70
		p_pio->PIO_ABCDSR[0] = (ul_mask | ul_sr);
  400c6a:	4313      	orrs	r3, r2
  400c6c:	6703      	str	r3, [r0, #112]	; 0x70

		ul_sr = p_pio->PIO_ABCDSR[1];
  400c6e:	6f43      	ldr	r3, [r0, #116]	; 0x74
		p_pio->PIO_ABCDSR[1] &= (~ul_mask & ul_sr);
  400c70:	6f41      	ldr	r1, [r0, #116]	; 0x74
  400c72:	400b      	ands	r3, r1
  400c74:	ea23 0302 	bic.w	r3, r3, r2
  400c78:	6743      	str	r3, [r0, #116]	; 0x74
#else
#error "Unsupported device"
#endif

	/* Remove the pins from under the control of PIO */
	p_pio->PIO_PDR = ul_mask;
  400c7a:	6042      	str	r2, [r0, #4]
  400c7c:	4770      	bx	lr
	switch (ul_type) {
  400c7e:	2900      	cmp	r1, #0
  400c80:	d1fb      	bne.n	400c7a <pio_set_peripheral+0x28>
  400c82:	4770      	bx	lr
  400c84:	f1b1 5f20 	cmp.w	r1, #671088640	; 0x28000000
  400c88:	d021      	beq.n	400cce <pio_set_peripheral+0x7c>
  400c8a:	d809      	bhi.n	400ca0 <pio_set_peripheral+0x4e>
  400c8c:	f1b1 5f00 	cmp.w	r1, #536870912	; 0x20000000
  400c90:	d1f3      	bne.n	400c7a <pio_set_peripheral+0x28>
		ul_sr = p_pio->PIO_ABCDSR[0];
  400c92:	6f03      	ldr	r3, [r0, #112]	; 0x70
		p_pio->PIO_ABCDSR[0] = (ul_mask | ul_sr);
  400c94:	4313      	orrs	r3, r2
  400c96:	6703      	str	r3, [r0, #112]	; 0x70
		ul_sr = p_pio->PIO_ABCDSR[1];
  400c98:	6f43      	ldr	r3, [r0, #116]	; 0x74
		p_pio->PIO_ABCDSR[1] = (ul_mask | ul_sr);
  400c9a:	4313      	orrs	r3, r2
  400c9c:	6743      	str	r3, [r0, #116]	; 0x74
		break;
  400c9e:	e7ec      	b.n	400c7a <pio_set_peripheral+0x28>
	switch (ul_type) {
  400ca0:	f1b1 5f40 	cmp.w	r1, #805306368	; 0x30000000
  400ca4:	d013      	beq.n	400cce <pio_set_peripheral+0x7c>
  400ca6:	f1b1 5f60 	cmp.w	r1, #939524096	; 0x38000000
  400caa:	d010      	beq.n	400cce <pio_set_peripheral+0x7c>
  400cac:	e7e5      	b.n	400c7a <pio_set_peripheral+0x28>
{
  400cae:	b410      	push	{r4}
		ul_sr = p_pio->PIO_ABCDSR[0];
  400cb0:	6f01      	ldr	r1, [r0, #112]	; 0x70
		p_pio->PIO_ABCDSR[0] &= (~ul_mask & ul_sr);
  400cb2:	6f04      	ldr	r4, [r0, #112]	; 0x70
  400cb4:	43d3      	mvns	r3, r2
  400cb6:	4021      	ands	r1, r4
  400cb8:	461c      	mov	r4, r3
  400cba:	4019      	ands	r1, r3
  400cbc:	6701      	str	r1, [r0, #112]	; 0x70
		ul_sr = p_pio->PIO_ABCDSR[1];
  400cbe:	6f43      	ldr	r3, [r0, #116]	; 0x74
		p_pio->PIO_ABCDSR[1] &= (~ul_mask & ul_sr);
  400cc0:	6f41      	ldr	r1, [r0, #116]	; 0x74
  400cc2:	400b      	ands	r3, r1
  400cc4:	4023      	ands	r3, r4
  400cc6:	6743      	str	r3, [r0, #116]	; 0x74
	p_pio->PIO_PDR = ul_mask;
  400cc8:	6042      	str	r2, [r0, #4]
}
  400cca:	f85d 4b04 	ldr.w	r4, [sp], #4
  400cce:	4770      	bx	lr
		ul_sr = p_pio->PIO_ABCDSR[0];
  400cd0:	6f03      	ldr	r3, [r0, #112]	; 0x70
		p_pio->PIO_ABCDSR[0] &= (~ul_mask & ul_sr);
  400cd2:	6f01      	ldr	r1, [r0, #112]	; 0x70
  400cd4:	400b      	ands	r3, r1
  400cd6:	ea23 0302 	bic.w	r3, r3, r2
  400cda:	6703      	str	r3, [r0, #112]	; 0x70
		ul_sr = p_pio->PIO_ABCDSR[1];
  400cdc:	6f43      	ldr	r3, [r0, #116]	; 0x74
		p_pio->PIO_ABCDSR[1] = (ul_mask | ul_sr);
  400cde:	4313      	orrs	r3, r2
  400ce0:	6743      	str	r3, [r0, #116]	; 0x74
		break;
  400ce2:	e7ca      	b.n	400c7a <pio_set_peripheral+0x28>

00400ce4 <pio_set_input>:
 * \param p_pio Pointer to a PIO instance.
 * \param ul_mask Interrupt sources bit map.
 */
void pio_disable_interrupt(Pio *p_pio, const uint32_t ul_mask)
{
	p_pio->PIO_IDR = ul_mask;
  400ce4:	6441      	str	r1, [r0, #68]	; 0x44
	if (ul_pull_up_enable) {
  400ce6:	f012 0f01 	tst.w	r2, #1
  400cea:	d10d      	bne.n	400d08 <pio_set_input+0x24>
		p_pio->PIO_PUDR = ul_mask;
  400cec:	6601      	str	r1, [r0, #96]	; 0x60
	if (ul_attribute & (PIO_DEGLITCH | PIO_DEBOUNCE)) {
  400cee:	f012 0f0a 	tst.w	r2, #10
  400cf2:	d00b      	beq.n	400d0c <pio_set_input+0x28>
		p_pio->PIO_IFER = ul_mask;
  400cf4:	6201      	str	r1, [r0, #32]
	if (ul_attribute & PIO_DEGLITCH) {
  400cf6:	f012 0f02 	tst.w	r2, #2
  400cfa:	d109      	bne.n	400d10 <pio_set_input+0x2c>
		if (ul_attribute & PIO_DEBOUNCE) {
  400cfc:	f012 0f08 	tst.w	r2, #8
  400d00:	d008      	beq.n	400d14 <pio_set_input+0x30>
			p_pio->PIO_IFSCER = ul_mask;
  400d02:	f8c0 1084 	str.w	r1, [r0, #132]	; 0x84
  400d06:	e005      	b.n	400d14 <pio_set_input+0x30>
		p_pio->PIO_PUER = ul_mask;
  400d08:	6641      	str	r1, [r0, #100]	; 0x64
  400d0a:	e7f0      	b.n	400cee <pio_set_input+0xa>
		p_pio->PIO_IFDR = ul_mask;
  400d0c:	6241      	str	r1, [r0, #36]	; 0x24
  400d0e:	e7f2      	b.n	400cf6 <pio_set_input+0x12>
		p_pio->PIO_IFSCDR = ul_mask;
  400d10:	f8c0 1080 	str.w	r1, [r0, #128]	; 0x80
	p_pio->PIO_ODR = ul_mask;
  400d14:	6141      	str	r1, [r0, #20]
	p_pio->PIO_PER = ul_mask;
  400d16:	6001      	str	r1, [r0, #0]
  400d18:	4770      	bx	lr

00400d1a <pio_set_output>:
{
  400d1a:	b410      	push	{r4}
  400d1c:	9c01      	ldr	r4, [sp, #4]
	p_pio->PIO_IDR = ul_mask;
  400d1e:	6441      	str	r1, [r0, #68]	; 0x44
	if (ul_pull_up_enable) {
  400d20:	b94c      	cbnz	r4, 400d36 <pio_set_output+0x1c>
		p_pio->PIO_PUDR = ul_mask;
  400d22:	6601      	str	r1, [r0, #96]	; 0x60
	if (ul_multidrive_enable) {
  400d24:	b14b      	cbz	r3, 400d3a <pio_set_output+0x20>
		p_pio->PIO_MDER = ul_mask;
  400d26:	6501      	str	r1, [r0, #80]	; 0x50
	if (ul_default_level) {
  400d28:	b94a      	cbnz	r2, 400d3e <pio_set_output+0x24>
		p_pio->PIO_CODR = ul_mask;
  400d2a:	6341      	str	r1, [r0, #52]	; 0x34
	p_pio->PIO_OER = ul_mask;
  400d2c:	6101      	str	r1, [r0, #16]
	p_pio->PIO_PER = ul_mask;
  400d2e:	6001      	str	r1, [r0, #0]
}
  400d30:	f85d 4b04 	ldr.w	r4, [sp], #4
  400d34:	4770      	bx	lr
		p_pio->PIO_PUER = ul_mask;
  400d36:	6641      	str	r1, [r0, #100]	; 0x64
  400d38:	e7f4      	b.n	400d24 <pio_set_output+0xa>
		p_pio->PIO_MDDR = ul_mask;
  400d3a:	6541      	str	r1, [r0, #84]	; 0x54
  400d3c:	e7f4      	b.n	400d28 <pio_set_output+0xe>
		p_pio->PIO_SODR = ul_mask;
  400d3e:	6301      	str	r1, [r0, #48]	; 0x30
  400d40:	e7f4      	b.n	400d2c <pio_set_output+0x12>
	...

00400d44 <pio_configure>:
{
  400d44:	b570      	push	{r4, r5, r6, lr}
  400d46:	b082      	sub	sp, #8
  400d48:	4605      	mov	r5, r0
  400d4a:	4616      	mov	r6, r2
  400d4c:	461c      	mov	r4, r3
	switch (ul_type) {
  400d4e:	f1b1 5f00 	cmp.w	r1, #536870912	; 0x20000000
  400d52:	d014      	beq.n	400d7e <pio_configure+0x3a>
  400d54:	d90a      	bls.n	400d6c <pio_configure+0x28>
  400d56:	f1b1 5f40 	cmp.w	r1, #805306368	; 0x30000000
  400d5a:	d024      	beq.n	400da6 <pio_configure+0x62>
  400d5c:	f1b1 5f60 	cmp.w	r1, #939524096	; 0x38000000
  400d60:	d021      	beq.n	400da6 <pio_configure+0x62>
  400d62:	f1b1 5f20 	cmp.w	r1, #671088640	; 0x28000000
  400d66:	d017      	beq.n	400d98 <pio_configure+0x54>
		return 0;
  400d68:	2000      	movs	r0, #0
  400d6a:	e01a      	b.n	400da2 <pio_configure+0x5e>
	switch (ul_type) {
  400d6c:	f1b1 5f80 	cmp.w	r1, #268435456	; 0x10000000
  400d70:	d005      	beq.n	400d7e <pio_configure+0x3a>
  400d72:	f1b1 5fc0 	cmp.w	r1, #402653184	; 0x18000000
  400d76:	d002      	beq.n	400d7e <pio_configure+0x3a>
  400d78:	f1b1 6f00 	cmp.w	r1, #134217728	; 0x8000000
  400d7c:	d1f4      	bne.n	400d68 <pio_configure+0x24>
		pio_set_peripheral(p_pio, ul_type, ul_mask);
  400d7e:	4632      	mov	r2, r6
  400d80:	4628      	mov	r0, r5
  400d82:	4b11      	ldr	r3, [pc, #68]	; (400dc8 <pio_configure+0x84>)
  400d84:	4798      	blx	r3
	if (ul_pull_up_enable) {
  400d86:	f014 0f01 	tst.w	r4, #1
  400d8a:	d102      	bne.n	400d92 <pio_configure+0x4e>
		p_pio->PIO_PUDR = ul_mask;
  400d8c:	662e      	str	r6, [r5, #96]	; 0x60
	return 1;
  400d8e:	2001      	movs	r0, #1
  400d90:	e007      	b.n	400da2 <pio_configure+0x5e>
		p_pio->PIO_PUER = ul_mask;
  400d92:	666e      	str	r6, [r5, #100]	; 0x64
	return 1;
  400d94:	2001      	movs	r0, #1
  400d96:	e004      	b.n	400da2 <pio_configure+0x5e>
		pio_set_input(p_pio, ul_mask, ul_attribute);
  400d98:	461a      	mov	r2, r3
  400d9a:	4631      	mov	r1, r6
  400d9c:	4b0b      	ldr	r3, [pc, #44]	; (400dcc <pio_configure+0x88>)
  400d9e:	4798      	blx	r3
	return 1;
  400da0:	2001      	movs	r0, #1
}
  400da2:	b002      	add	sp, #8
  400da4:	bd70      	pop	{r4, r5, r6, pc}
		pio_set_output(p_pio, ul_mask, (ul_type == PIO_OUTPUT_1),
  400da6:	f004 0301 	and.w	r3, r4, #1
  400daa:	9300      	str	r3, [sp, #0]
  400dac:	f3c4 0380 	ubfx	r3, r4, #2, #1
  400db0:	f1b1 5f60 	cmp.w	r1, #939524096	; 0x38000000
  400db4:	bf14      	ite	ne
  400db6:	2200      	movne	r2, #0
  400db8:	2201      	moveq	r2, #1
  400dba:	4631      	mov	r1, r6
  400dbc:	4628      	mov	r0, r5
  400dbe:	4c04      	ldr	r4, [pc, #16]	; (400dd0 <pio_configure+0x8c>)
  400dc0:	47a0      	blx	r4
	return 1;
  400dc2:	2001      	movs	r0, #1
		break;
  400dc4:	e7ed      	b.n	400da2 <pio_configure+0x5e>
  400dc6:	bf00      	nop
  400dc8:	00400c53 	.word	0x00400c53
  400dcc:	00400ce5 	.word	0x00400ce5
  400dd0:	00400d1b 	.word	0x00400d1b

00400dd4 <pio_configure_interrupt>:
	if (ul_attr & PIO_IT_AIME) {
  400dd4:	f012 0f10 	tst.w	r2, #16
  400dd8:	d012      	beq.n	400e00 <pio_configure_interrupt+0x2c>
		p_pio->PIO_AIMER = ul_mask;
  400dda:	f8c0 10b0 	str.w	r1, [r0, #176]	; 0xb0
		if (ul_attr & PIO_IT_RE_OR_HL) {
  400dde:	f012 0f20 	tst.w	r2, #32
  400de2:	d007      	beq.n	400df4 <pio_configure_interrupt+0x20>
			p_pio->PIO_REHLSR = ul_mask;
  400de4:	f8c0 10d4 	str.w	r1, [r0, #212]	; 0xd4
		if (ul_attr & PIO_IT_EDGE) {
  400de8:	f012 0f40 	tst.w	r2, #64	; 0x40
  400dec:	d005      	beq.n	400dfa <pio_configure_interrupt+0x26>
			p_pio->PIO_ESR = ul_mask;
  400dee:	f8c0 10c0 	str.w	r1, [r0, #192]	; 0xc0
  400df2:	4770      	bx	lr
			p_pio->PIO_FELLSR = ul_mask;
  400df4:	f8c0 10d0 	str.w	r1, [r0, #208]	; 0xd0
  400df8:	e7f6      	b.n	400de8 <pio_configure_interrupt+0x14>
			p_pio->PIO_LSR = ul_mask;
  400dfa:	f8c0 10c4 	str.w	r1, [r0, #196]	; 0xc4
  400dfe:	4770      	bx	lr
		p_pio->PIO_AIMDR = ul_mask;
  400e00:	f8c0 10b4 	str.w	r1, [r0, #180]	; 0xb4
  400e04:	4770      	bx	lr

00400e06 <pio_enable_interrupt>:
	p_pio->PIO_IER = ul_mask;
  400e06:	6401      	str	r1, [r0, #64]	; 0x40
  400e08:	4770      	bx	lr

00400e0a <pio_get_interrupt_status>:
 *
 * \return The interrupt status value.
 */
uint32_t pio_get_interrupt_status(const Pio *p_pio)
{
	return p_pio->PIO_ISR;
  400e0a:	6cc0      	ldr	r0, [r0, #76]	; 0x4c
}
  400e0c:	4770      	bx	lr

00400e0e <pio_get_interrupt_mask>:
 *
 * \return The interrupt mask value.
 */
uint32_t pio_get_interrupt_mask(const Pio *p_pio)
{
	return p_pio->PIO_IMR;
  400e0e:	6c80      	ldr	r0, [r0, #72]	; 0x48
}
  400e10:	4770      	bx	lr
	...

00400e14 <pio_handler_process>:
 *
 * \param p_pio PIO controller base address.
 * \param ul_id PIO controller ID.
 */
void pio_handler_process(Pio *p_pio, uint32_t ul_id)
{
  400e14:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
  400e18:	4604      	mov	r4, r0
  400e1a:	4688      	mov	r8, r1
	uint32_t status;
	uint32_t i;

	/* Read PIO controller status */
	status = pio_get_interrupt_status(p_pio);
  400e1c:	4b0e      	ldr	r3, [pc, #56]	; (400e58 <pio_handler_process+0x44>)
  400e1e:	4798      	blx	r3
  400e20:	4605      	mov	r5, r0
	status &= pio_get_interrupt_mask(p_pio);
  400e22:	4620      	mov	r0, r4
  400e24:	4b0d      	ldr	r3, [pc, #52]	; (400e5c <pio_handler_process+0x48>)
  400e26:	4798      	blx	r3

	/* Check pending events */
	if (status != 0) {
  400e28:	4005      	ands	r5, r0
  400e2a:	d013      	beq.n	400e54 <pio_handler_process+0x40>
  400e2c:	4c0c      	ldr	r4, [pc, #48]	; (400e60 <pio_handler_process+0x4c>)
  400e2e:	f104 0660 	add.w	r6, r4, #96	; 0x60
  400e32:	e003      	b.n	400e3c <pio_handler_process+0x28>
							gs_interrupt_sources[i].mask);
					status &= ~(gs_interrupt_sources[i].mask);
				}
			}
			i++;
			if (i >= MAX_INTERRUPT_SOURCES) {
  400e34:	42b4      	cmp	r4, r6
  400e36:	d00d      	beq.n	400e54 <pio_handler_process+0x40>
  400e38:	3410      	adds	r4, #16
		while (status != 0) {
  400e3a:	b15d      	cbz	r5, 400e54 <pio_handler_process+0x40>
			if (gs_interrupt_sources[i].id == ul_id) {
  400e3c:	6820      	ldr	r0, [r4, #0]
  400e3e:	4540      	cmp	r0, r8
  400e40:	d1f8      	bne.n	400e34 <pio_handler_process+0x20>
				if ((status & gs_interrupt_sources[i].mask) != 0) {
  400e42:	6861      	ldr	r1, [r4, #4]
  400e44:	4229      	tst	r1, r5
  400e46:	d0f5      	beq.n	400e34 <pio_handler_process+0x20>
					gs_interrupt_sources[i].handler(gs_interrupt_sources[i].id,
  400e48:	68e3      	ldr	r3, [r4, #12]
  400e4a:	4798      	blx	r3
					status &= ~(gs_interrupt_sources[i].mask);
  400e4c:	6863      	ldr	r3, [r4, #4]
  400e4e:	ea25 0503 	bic.w	r5, r5, r3
  400e52:	e7ef      	b.n	400e34 <pio_handler_process+0x20>
  400e54:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
  400e58:	00400e0b 	.word	0x00400e0b
  400e5c:	00400e0f 	.word	0x00400e0f
  400e60:	20400674 	.word	0x20400674

00400e64 <pio_handler_set>:
 *
 * \return 0 if successful, 1 if the maximum number of sources has been defined.
 */
uint32_t pio_handler_set(Pio *p_pio, uint32_t ul_id, uint32_t ul_mask,
		uint32_t ul_attr, void (*p_handler) (uint32_t, uint32_t))
{
  400e64:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
    uint8_t i;
	struct s_interrupt_source *pSource;

	if (gs_ul_nb_sources >= MAX_INTERRUPT_SOURCES)
  400e66:	4c18      	ldr	r4, [pc, #96]	; (400ec8 <pio_handler_set+0x64>)
  400e68:	6826      	ldr	r6, [r4, #0]
  400e6a:	2e06      	cmp	r6, #6
  400e6c:	d82a      	bhi.n	400ec4 <pio_handler_set+0x60>
  400e6e:	f04f 0c00 	mov.w	ip, #0
  400e72:	4664      	mov	r4, ip
		return 1;

    /* Check interrupt for this pin, if already defined, redefine it. */
	for (i = 0; i <= gs_ul_nb_sources; i++) {
		pSource = &(gs_interrupt_sources[i]);
		if (pSource->id == ul_id && pSource->mask == ul_mask) {
  400e74:	4f15      	ldr	r7, [pc, #84]	; (400ecc <pio_handler_set+0x68>)
  400e76:	e004      	b.n	400e82 <pio_handler_set+0x1e>
	for (i = 0; i <= gs_ul_nb_sources; i++) {
  400e78:	3401      	adds	r4, #1
  400e7a:	b2e4      	uxtb	r4, r4
  400e7c:	46a4      	mov	ip, r4
  400e7e:	42a6      	cmp	r6, r4
  400e80:	d309      	bcc.n	400e96 <pio_handler_set+0x32>
		pSource = &(gs_interrupt_sources[i]);
  400e82:	46a6      	mov	lr, r4
		if (pSource->id == ul_id && pSource->mask == ul_mask) {
  400e84:	0125      	lsls	r5, r4, #4
  400e86:	597d      	ldr	r5, [r7, r5]
  400e88:	428d      	cmp	r5, r1
  400e8a:	d1f5      	bne.n	400e78 <pio_handler_set+0x14>
  400e8c:	eb07 1504 	add.w	r5, r7, r4, lsl #4
  400e90:	686d      	ldr	r5, [r5, #4]
  400e92:	4295      	cmp	r5, r2
  400e94:	d1f0      	bne.n	400e78 <pio_handler_set+0x14>
			break;
		}
	}

	/* Define new source */
	pSource->id = ul_id;
  400e96:	4d0d      	ldr	r5, [pc, #52]	; (400ecc <pio_handler_set+0x68>)
  400e98:	ea4f 1e0e 	mov.w	lr, lr, lsl #4
  400e9c:	eb05 040e 	add.w	r4, r5, lr
  400ea0:	f845 100e 	str.w	r1, [r5, lr]
	pSource->mask = ul_mask;
  400ea4:	6062      	str	r2, [r4, #4]
	pSource->attr = ul_attr;
  400ea6:	60a3      	str	r3, [r4, #8]
	pSource->handler = p_handler;
  400ea8:	9906      	ldr	r1, [sp, #24]
  400eaa:	60e1      	str	r1, [r4, #12]
	if (i == gs_ul_nb_sources + 1) {
  400eac:	3601      	adds	r6, #1
  400eae:	4566      	cmp	r6, ip
  400eb0:	d005      	beq.n	400ebe <pio_handler_set+0x5a>
  400eb2:	4611      	mov	r1, r2
		gs_ul_nb_sources++;
	}

	/* Configure interrupt mode */
	pio_configure_interrupt(p_pio, ul_mask, ul_attr);
  400eb4:	461a      	mov	r2, r3
  400eb6:	4b06      	ldr	r3, [pc, #24]	; (400ed0 <pio_handler_set+0x6c>)
  400eb8:	4798      	blx	r3

	return 0;
  400eba:	2000      	movs	r0, #0
  400ebc:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
		gs_ul_nb_sources++;
  400ebe:	4902      	ldr	r1, [pc, #8]	; (400ec8 <pio_handler_set+0x64>)
  400ec0:	600e      	str	r6, [r1, #0]
  400ec2:	e7f6      	b.n	400eb2 <pio_handler_set+0x4e>
		return 1;
  400ec4:	2001      	movs	r0, #1
}
  400ec6:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
  400ec8:	204006e4 	.word	0x204006e4
  400ecc:	20400674 	.word	0x20400674
  400ed0:	00400dd5 	.word	0x00400dd5

00400ed4 <PIOA_Handler>:
/**
 * \brief Parallel IO Controller A interrupt handler.
 * Redefined PIOA interrupt handler for NVIC interrupt table.
 */
void PIOA_Handler(void)
{
  400ed4:	b508      	push	{r3, lr}
	pio_handler_process(PIOA, ID_PIOA);
  400ed6:	210a      	movs	r1, #10
  400ed8:	4801      	ldr	r0, [pc, #4]	; (400ee0 <PIOA_Handler+0xc>)
  400eda:	4b02      	ldr	r3, [pc, #8]	; (400ee4 <PIOA_Handler+0x10>)
  400edc:	4798      	blx	r3
  400ede:	bd08      	pop	{r3, pc}
  400ee0:	400e0e00 	.word	0x400e0e00
  400ee4:	00400e15 	.word	0x00400e15

00400ee8 <PIOB_Handler>:
/**
 * \brief Parallel IO Controller B interrupt handler
 * Redefined PIOB interrupt handler for NVIC interrupt table.
 */
void PIOB_Handler(void)
{
  400ee8:	b508      	push	{r3, lr}
    pio_handler_process(PIOB, ID_PIOB);
  400eea:	210b      	movs	r1, #11
  400eec:	4801      	ldr	r0, [pc, #4]	; (400ef4 <PIOB_Handler+0xc>)
  400eee:	4b02      	ldr	r3, [pc, #8]	; (400ef8 <PIOB_Handler+0x10>)
  400ef0:	4798      	blx	r3
  400ef2:	bd08      	pop	{r3, pc}
  400ef4:	400e1000 	.word	0x400e1000
  400ef8:	00400e15 	.word	0x00400e15

00400efc <PIOC_Handler>:
/**
 * \brief Parallel IO Controller C interrupt handler.
 * Redefined PIOC interrupt handler for NVIC interrupt table.
 */
void PIOC_Handler(void)
{
  400efc:	b508      	push	{r3, lr}
	pio_handler_process(PIOC, ID_PIOC);
  400efe:	210c      	movs	r1, #12
  400f00:	4801      	ldr	r0, [pc, #4]	; (400f08 <PIOC_Handler+0xc>)
  400f02:	4b02      	ldr	r3, [pc, #8]	; (400f0c <PIOC_Handler+0x10>)
  400f04:	4798      	blx	r3
  400f06:	bd08      	pop	{r3, pc}
  400f08:	400e1200 	.word	0x400e1200
  400f0c:	00400e15 	.word	0x00400e15

00400f10 <PIOD_Handler>:
/**
 * \brief Parallel IO Controller D interrupt handler.
 * Redefined PIOD interrupt handler for NVIC interrupt table.
 */
void PIOD_Handler(void)
{
  400f10:	b508      	push	{r3, lr}
	pio_handler_process(PIOD, ID_PIOD);
  400f12:	2110      	movs	r1, #16
  400f14:	4801      	ldr	r0, [pc, #4]	; (400f1c <PIOD_Handler+0xc>)
  400f16:	4b02      	ldr	r3, [pc, #8]	; (400f20 <PIOD_Handler+0x10>)
  400f18:	4798      	blx	r3
  400f1a:	bd08      	pop	{r3, pc}
  400f1c:	400e1400 	.word	0x400e1400
  400f20:	00400e15 	.word	0x00400e15

00400f24 <PIOE_Handler>:
/**
 * \brief Parallel IO Controller E interrupt handler.
 * Redefined PIOE interrupt handler for NVIC interrupt table.
 */
void PIOE_Handler(void)
{
  400f24:	b508      	push	{r3, lr}
	pio_handler_process(PIOE, ID_PIOE);
  400f26:	2111      	movs	r1, #17
  400f28:	4801      	ldr	r0, [pc, #4]	; (400f30 <PIOE_Handler+0xc>)
  400f2a:	4b02      	ldr	r3, [pc, #8]	; (400f34 <PIOE_Handler+0x10>)
  400f2c:	4798      	blx	r3
  400f2e:	bd08      	pop	{r3, pc}
  400f30:	400e1600 	.word	0x400e1600
  400f34:	00400e15 	.word	0x00400e15

00400f38 <pmc_mck_set_division>:
 *
 * \param ul_div Division value.
 */
void pmc_mck_set_division(uint32_t ul_div)
{
	switch (ul_div) {
  400f38:	2803      	cmp	r0, #3
  400f3a:	d011      	beq.n	400f60 <pmc_mck_set_division+0x28>
  400f3c:	2804      	cmp	r0, #4
  400f3e:	d012      	beq.n	400f66 <pmc_mck_set_division+0x2e>
		case 1:
			ul_div = PMC_MCKR_MDIV_EQ_PCK;
  400f40:	2802      	cmp	r0, #2
  400f42:	bf0c      	ite	eq
  400f44:	f44f 7180 	moveq.w	r1, #256	; 0x100
  400f48:	2100      	movne	r1, #0
		default:
			ul_div = PMC_MCKR_MDIV_EQ_PCK;
			break;
	}
	PMC->PMC_MCKR =
			(PMC->PMC_MCKR & (~PMC_MCKR_MDIV_Msk)) | ul_div;
  400f4a:	4a08      	ldr	r2, [pc, #32]	; (400f6c <pmc_mck_set_division+0x34>)
  400f4c:	6b13      	ldr	r3, [r2, #48]	; 0x30
  400f4e:	f423 7340 	bic.w	r3, r3, #768	; 0x300
  400f52:	430b      	orrs	r3, r1
	PMC->PMC_MCKR =
  400f54:	6313      	str	r3, [r2, #48]	; 0x30
	while (!(PMC->PMC_SR & PMC_SR_MCKRDY));
  400f56:	6e93      	ldr	r3, [r2, #104]	; 0x68
  400f58:	f013 0f08 	tst.w	r3, #8
  400f5c:	d0fb      	beq.n	400f56 <pmc_mck_set_division+0x1e>
}
  400f5e:	4770      	bx	lr
			ul_div = PMC_MCKR_MDIV_PCK_DIV3;
  400f60:	f44f 7140 	mov.w	r1, #768	; 0x300
			break;
  400f64:	e7f1      	b.n	400f4a <pmc_mck_set_division+0x12>
			ul_div = PMC_MCKR_MDIV_PCK_DIV4;
  400f66:	f44f 7100 	mov.w	r1, #512	; 0x200
			break;
  400f6a:	e7ee      	b.n	400f4a <pmc_mck_set_division+0x12>
  400f6c:	400e0600 	.word	0x400e0600

00400f70 <pmc_switch_mck_to_pllack>:
 */
uint32_t pmc_switch_mck_to_pllack(uint32_t ul_pres)
{
	uint32_t ul_timeout;

	PMC->PMC_MCKR = (PMC->PMC_MCKR & (~PMC_MCKR_PRES_Msk)) | ul_pres;
  400f70:	4a17      	ldr	r2, [pc, #92]	; (400fd0 <pmc_switch_mck_to_pllack+0x60>)
  400f72:	6b13      	ldr	r3, [r2, #48]	; 0x30
  400f74:	f023 0370 	bic.w	r3, r3, #112	; 0x70
  400f78:	4318      	orrs	r0, r3
  400f7a:	6310      	str	r0, [r2, #48]	; 0x30
	for (ul_timeout = PMC_TIMEOUT; !(PMC->PMC_SR & PMC_SR_MCKRDY);
  400f7c:	6e93      	ldr	r3, [r2, #104]	; 0x68
  400f7e:	f013 0f08 	tst.w	r3, #8
  400f82:	d10a      	bne.n	400f9a <pmc_switch_mck_to_pllack+0x2a>
  400f84:	f44f 5380 	mov.w	r3, #4096	; 0x1000
  400f88:	4911      	ldr	r1, [pc, #68]	; (400fd0 <pmc_switch_mck_to_pllack+0x60>)
  400f8a:	6e8a      	ldr	r2, [r1, #104]	; 0x68
  400f8c:	f012 0f08 	tst.w	r2, #8
  400f90:	d103      	bne.n	400f9a <pmc_switch_mck_to_pllack+0x2a>
			--ul_timeout) {
		if (ul_timeout == 0) {
  400f92:	3b01      	subs	r3, #1
  400f94:	d1f9      	bne.n	400f8a <pmc_switch_mck_to_pllack+0x1a>
			return 1;
  400f96:	2001      	movs	r0, #1
  400f98:	4770      	bx	lr
		}
	}

	PMC->PMC_MCKR = (PMC->PMC_MCKR & (~PMC_MCKR_CSS_Msk)) |
  400f9a:	4a0d      	ldr	r2, [pc, #52]	; (400fd0 <pmc_switch_mck_to_pllack+0x60>)
  400f9c:	6b13      	ldr	r3, [r2, #48]	; 0x30
  400f9e:	f023 0303 	bic.w	r3, r3, #3
  400fa2:	f043 0302 	orr.w	r3, r3, #2
  400fa6:	6313      	str	r3, [r2, #48]	; 0x30
			PMC_MCKR_CSS_PLLA_CLK;

	for (ul_timeout = PMC_TIMEOUT; !(PMC->PMC_SR & PMC_SR_MCKRDY);
  400fa8:	6e93      	ldr	r3, [r2, #104]	; 0x68
  400faa:	f013 0f08 	tst.w	r3, #8
  400fae:	d10a      	bne.n	400fc6 <pmc_switch_mck_to_pllack+0x56>
  400fb0:	f44f 5380 	mov.w	r3, #4096	; 0x1000
  400fb4:	4906      	ldr	r1, [pc, #24]	; (400fd0 <pmc_switch_mck_to_pllack+0x60>)
  400fb6:	6e8a      	ldr	r2, [r1, #104]	; 0x68
  400fb8:	f012 0f08 	tst.w	r2, #8
  400fbc:	d105      	bne.n	400fca <pmc_switch_mck_to_pllack+0x5a>
			--ul_timeout) {
		if (ul_timeout == 0) {
  400fbe:	3b01      	subs	r3, #1
  400fc0:	d1f9      	bne.n	400fb6 <pmc_switch_mck_to_pllack+0x46>
			return 1;
  400fc2:	2001      	movs	r0, #1
		}
	}

	return 0;
}
  400fc4:	4770      	bx	lr
	return 0;
  400fc6:	2000      	movs	r0, #0
  400fc8:	4770      	bx	lr
  400fca:	2000      	movs	r0, #0
  400fcc:	4770      	bx	lr
  400fce:	bf00      	nop
  400fd0:	400e0600 	.word	0x400e0600

00400fd4 <pmc_switch_mainck_to_xtal>:
 */
void pmc_switch_mainck_to_xtal(uint32_t ul_bypass,
		uint32_t ul_xtal_startup_time)
{
	/* Enable Main Xtal oscillator */
	if (ul_bypass) {
  400fd4:	b9a0      	cbnz	r0, 401000 <pmc_switch_mainck_to_xtal+0x2c>
		PMC->CKGR_MOR = (PMC->CKGR_MOR & ~CKGR_MOR_MOSCXTEN) |
				CKGR_MOR_KEY_PASSWD | CKGR_MOR_MOSCXTBY |
				CKGR_MOR_MOSCSEL;
	} else {
		PMC->CKGR_MOR = (PMC->CKGR_MOR & ~CKGR_MOR_MOSCXTBY) |
  400fd6:	480e      	ldr	r0, [pc, #56]	; (401010 <pmc_switch_mainck_to_xtal+0x3c>)
  400fd8:	6a03      	ldr	r3, [r0, #32]
				CKGR_MOR_KEY_PASSWD | CKGR_MOR_MOSCXTEN |
				CKGR_MOR_MOSCXTST(ul_xtal_startup_time);
  400fda:	0209      	lsls	r1, r1, #8
  400fdc:	b289      	uxth	r1, r1
				CKGR_MOR_KEY_PASSWD | CKGR_MOR_MOSCXTEN |
  400fde:	4a0d      	ldr	r2, [pc, #52]	; (401014 <pmc_switch_mainck_to_xtal+0x40>)
  400fe0:	401a      	ands	r2, r3
  400fe2:	4b0d      	ldr	r3, [pc, #52]	; (401018 <pmc_switch_mainck_to_xtal+0x44>)
  400fe4:	4313      	orrs	r3, r2
  400fe6:	4319      	orrs	r1, r3
		PMC->CKGR_MOR = (PMC->CKGR_MOR & ~CKGR_MOR_MOSCXTBY) |
  400fe8:	6201      	str	r1, [r0, #32]
		/* Wait the Xtal to stabilize */
		while (!(PMC->PMC_SR & PMC_SR_MOSCXTS));
  400fea:	4602      	mov	r2, r0
  400fec:	6e93      	ldr	r3, [r2, #104]	; 0x68
  400fee:	f013 0f01 	tst.w	r3, #1
  400ff2:	d0fb      	beq.n	400fec <pmc_switch_mainck_to_xtal+0x18>

		PMC->CKGR_MOR |= CKGR_MOR_KEY_PASSWD | CKGR_MOR_MOSCSEL;
  400ff4:	4a06      	ldr	r2, [pc, #24]	; (401010 <pmc_switch_mainck_to_xtal+0x3c>)
  400ff6:	6a11      	ldr	r1, [r2, #32]
  400ff8:	4b08      	ldr	r3, [pc, #32]	; (40101c <pmc_switch_mainck_to_xtal+0x48>)
  400ffa:	430b      	orrs	r3, r1
  400ffc:	6213      	str	r3, [r2, #32]
  400ffe:	4770      	bx	lr
		PMC->CKGR_MOR = (PMC->CKGR_MOR & ~CKGR_MOR_MOSCXTEN) |
  401000:	4903      	ldr	r1, [pc, #12]	; (401010 <pmc_switch_mainck_to_xtal+0x3c>)
  401002:	6a0b      	ldr	r3, [r1, #32]
				CKGR_MOR_KEY_PASSWD | CKGR_MOR_MOSCXTBY |
  401004:	4a06      	ldr	r2, [pc, #24]	; (401020 <pmc_switch_mainck_to_xtal+0x4c>)
  401006:	401a      	ands	r2, r3
  401008:	4b06      	ldr	r3, [pc, #24]	; (401024 <pmc_switch_mainck_to_xtal+0x50>)
  40100a:	4313      	orrs	r3, r2
		PMC->CKGR_MOR = (PMC->CKGR_MOR & ~CKGR_MOR_MOSCXTEN) |
  40100c:	620b      	str	r3, [r1, #32]
  40100e:	4770      	bx	lr
  401010:	400e0600 	.word	0x400e0600
  401014:	ffc8fffc 	.word	0xffc8fffc
  401018:	00370001 	.word	0x00370001
  40101c:	01370000 	.word	0x01370000
  401020:	fec8fffc 	.word	0xfec8fffc
  401024:	01370002 	.word	0x01370002

00401028 <pmc_osc_is_ready_mainck>:
 * \retval 1 Xtal is ready.
 * \retval 0 Xtal is not ready.
 */
uint32_t pmc_osc_is_ready_mainck(void)
{
	return PMC->PMC_SR & PMC_SR_MOSCSELS;
  401028:	4b02      	ldr	r3, [pc, #8]	; (401034 <pmc_osc_is_ready_mainck+0xc>)
  40102a:	6e98      	ldr	r0, [r3, #104]	; 0x68
}
  40102c:	f400 3080 	and.w	r0, r0, #65536	; 0x10000
  401030:	4770      	bx	lr
  401032:	bf00      	nop
  401034:	400e0600 	.word	0x400e0600

00401038 <pmc_disable_pllack>:
void pmc_disable_pllack(void)
{
#if (SAM4C || SAM4CM || SAM4CP || SAMG)
	PMC->CKGR_PLLAR = CKGR_PLLAR_MULA(0);
#else
	PMC->CKGR_PLLAR = CKGR_PLLAR_ONE | CKGR_PLLAR_MULA(0);
  401038:	f04f 5200 	mov.w	r2, #536870912	; 0x20000000
  40103c:	4b01      	ldr	r3, [pc, #4]	; (401044 <pmc_disable_pllack+0xc>)
  40103e:	629a      	str	r2, [r3, #40]	; 0x28
  401040:	4770      	bx	lr
  401042:	bf00      	nop
  401044:	400e0600 	.word	0x400e0600

00401048 <pmc_is_locked_pllack>:
 * \retval 0 Not locked.
 * \retval 1 Locked.
 */
uint32_t pmc_is_locked_pllack(void)
{
	return (PMC->PMC_SR & PMC_SR_LOCKA);
  401048:	4b02      	ldr	r3, [pc, #8]	; (401054 <pmc_is_locked_pllack+0xc>)
  40104a:	6e98      	ldr	r0, [r3, #104]	; 0x68
}
  40104c:	f000 0002 	and.w	r0, r0, #2
  401050:	4770      	bx	lr
  401052:	bf00      	nop
  401054:	400e0600 	.word	0x400e0600

00401058 <pmc_enable_periph_clk>:
 * \retval 0 Success.
 * \retval 1 Invalid parameter.
 */
uint32_t pmc_enable_periph_clk(uint32_t ul_id)
{
	if (ul_id > MAX_PERIPH_ID) {
  401058:	283f      	cmp	r0, #63	; 0x3f
  40105a:	d81e      	bhi.n	40109a <pmc_enable_periph_clk+0x42>
		return 1;
	}

	if (ul_id < 32) {
  40105c:	281f      	cmp	r0, #31
  40105e:	d80c      	bhi.n	40107a <pmc_enable_periph_clk+0x22>
		if ((PMC->PMC_PCSR0 & (1u << ul_id)) != (1u << ul_id)) {
  401060:	4b11      	ldr	r3, [pc, #68]	; (4010a8 <pmc_enable_periph_clk+0x50>)
  401062:	699a      	ldr	r2, [r3, #24]
  401064:	2301      	movs	r3, #1
  401066:	4083      	lsls	r3, r0
  401068:	4393      	bics	r3, r2
  40106a:	d018      	beq.n	40109e <pmc_enable_periph_clk+0x46>
			PMC->PMC_PCER0 = 1 << ul_id;
  40106c:	2301      	movs	r3, #1
  40106e:	fa03 f000 	lsl.w	r0, r3, r0
  401072:	4b0d      	ldr	r3, [pc, #52]	; (4010a8 <pmc_enable_periph_clk+0x50>)
  401074:	6118      	str	r0, [r3, #16]
			PMC->PMC_PCER1 = 1 << ul_id;
		}
#endif
	}

	return 0;
  401076:	2000      	movs	r0, #0
  401078:	4770      	bx	lr
		ul_id -= 32;
  40107a:	3820      	subs	r0, #32
		if ((PMC->PMC_PCSR1 & (1u << ul_id)) != (1u << ul_id)) {
  40107c:	4b0a      	ldr	r3, [pc, #40]	; (4010a8 <pmc_enable_periph_clk+0x50>)
  40107e:	f8d3 2108 	ldr.w	r2, [r3, #264]	; 0x108
  401082:	2301      	movs	r3, #1
  401084:	4083      	lsls	r3, r0
  401086:	4393      	bics	r3, r2
  401088:	d00b      	beq.n	4010a2 <pmc_enable_periph_clk+0x4a>
			PMC->PMC_PCER1 = 1 << ul_id;
  40108a:	2301      	movs	r3, #1
  40108c:	fa03 f000 	lsl.w	r0, r3, r0
  401090:	4b05      	ldr	r3, [pc, #20]	; (4010a8 <pmc_enable_periph_clk+0x50>)
  401092:	f8c3 0100 	str.w	r0, [r3, #256]	; 0x100
	return 0;
  401096:	2000      	movs	r0, #0
  401098:	4770      	bx	lr
		return 1;
  40109a:	2001      	movs	r0, #1
  40109c:	4770      	bx	lr
	return 0;
  40109e:	2000      	movs	r0, #0
  4010a0:	4770      	bx	lr
  4010a2:	2000      	movs	r0, #0
}
  4010a4:	4770      	bx	lr
  4010a6:	bf00      	nop
  4010a8:	400e0600 	.word	0x400e0600

004010ac <pmc_set_flash_in_wait_mode>:
 *
 * \param ul_flash_state PMC_WAIT_MODE_FLASH_STANDBY flash in standby mode,
 * PMC_WAIT_MODE_FLASH_DEEP_POWERDOWN flash in deep power down mode.
 */
void pmc_set_flash_in_wait_mode(uint32_t ul_flash_state)
{
  4010ac:	4770      	bx	lr
	...

004010b0 <pmc_enable_waitmode>:
void pmc_enable_waitmode(void)
{
	uint32_t i;

	/* Flash in wait mode */
	i = PMC->PMC_FSMR;
  4010b0:	4a10      	ldr	r2, [pc, #64]	; (4010f4 <pmc_enable_waitmode+0x44>)
  4010b2:	6f13      	ldr	r3, [r2, #112]	; 0x70
	i &= ~PMC_FSMR_FLPM_Msk;
  4010b4:	f423 03c0 	bic.w	r3, r3, #6291456	; 0x600000
#if !(SAMV71 || SAMV70 || SAME70 || SAMS70)
	i |= ul_flash_in_wait_mode;
#else
	i |= PMC_WAIT_MODE_FLASH_IDLE;
  4010b8:	f443 0380 	orr.w	r3, r3, #4194304	; 0x400000
#endif
	PMC->PMC_FSMR = i;
  4010bc:	6713      	str	r3, [r2, #112]	; 0x70

	/* Set the WAITMODE bit = 1 */
	PMC->CKGR_MOR |= CKGR_MOR_KEY_PASSWD | CKGR_MOR_WAITMODE;
  4010be:	6a11      	ldr	r1, [r2, #32]
  4010c0:	4b0d      	ldr	r3, [pc, #52]	; (4010f8 <pmc_enable_waitmode+0x48>)
  4010c2:	430b      	orrs	r3, r1
  4010c4:	6213      	str	r3, [r2, #32]

	/* Waiting for Master Clock Ready MCKRDY = 1 */
	while (!(PMC->PMC_SR & PMC_SR_MCKRDY));
  4010c6:	6e93      	ldr	r3, [r2, #104]	; 0x68
  4010c8:	f013 0f08 	tst.w	r3, #8
  4010cc:	d0fb      	beq.n	4010c6 <pmc_enable_waitmode+0x16>
  4010ce:	f44f 73fa 	mov.w	r3, #500	; 0x1f4
  __ASM volatile ("nop");
  4010d2:	bf00      	nop

	/* Waiting for MOSCRCEN bit cleared is strongly recommended
	 * to ensure that the core will not execute undesired instructions
	 */
	for (i = 0; i < 500; i++) {
  4010d4:	3b01      	subs	r3, #1
  4010d6:	d1fc      	bne.n	4010d2 <pmc_enable_waitmode+0x22>
		__NOP();
	}
	while (!(PMC->CKGR_MOR & CKGR_MOR_MOSCRCEN));
  4010d8:	4a06      	ldr	r2, [pc, #24]	; (4010f4 <pmc_enable_waitmode+0x44>)
  4010da:	6a13      	ldr	r3, [r2, #32]
  4010dc:	f013 0f08 	tst.w	r3, #8
  4010e0:	d0fb      	beq.n	4010da <pmc_enable_waitmode+0x2a>

#if (!SAMG)
	/* Restore Flash in idle mode */
	i = PMC->PMC_FSMR;
  4010e2:	4a04      	ldr	r2, [pc, #16]	; (4010f4 <pmc_enable_waitmode+0x44>)
  4010e4:	6f13      	ldr	r3, [r2, #112]	; 0x70
	i &= ~PMC_FSMR_FLPM_Msk;
  4010e6:	f423 03c0 	bic.w	r3, r3, #6291456	; 0x600000
	i |= PMC_WAIT_MODE_FLASH_IDLE;
  4010ea:	f443 0380 	orr.w	r3, r3, #4194304	; 0x400000
	PMC->PMC_FSMR = i;
  4010ee:	6713      	str	r3, [r2, #112]	; 0x70
  4010f0:	4770      	bx	lr
  4010f2:	bf00      	nop
  4010f4:	400e0600 	.word	0x400e0600
  4010f8:	00370004 	.word	0x00370004

004010fc <pmc_sleep>:
static volatile bool b_is_sleep_clock_used = false;
/** Callback invoked once when clocks are restored */
static pmc_callback_wakeup_clocks_restored_t callback_clocks_restored = NULL;

void pmc_sleep(int sleep_mode)
{
  4010fc:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
	switch (sleep_mode) {
  401100:	1e43      	subs	r3, r0, #1
  401102:	2b04      	cmp	r3, #4
  401104:	f200 8107 	bhi.w	401316 <pmc_sleep+0x21a>
  401108:	e8df f013 	tbh	[pc, r3, lsl #1]
  40110c:	00050005 	.word	0x00050005
  401110:	00150015 	.word	0x00150015
  401114:	00f6      	.short	0x00f6
	case SAM_PM_SMODE_SLEEP_WFI:
	case SAM_PM_SMODE_SLEEP_WFE:
#if (SAM4S || SAM4E || SAM4N || SAM4C || SAM4CM || SAM4CP || SAMG || SAMV71 || SAMV70 || SAMS70 || SAME70)
		SCB->SCR &= (uint32_t)~SCR_SLEEPDEEP;
  401116:	4a81      	ldr	r2, [pc, #516]	; (40131c <pmc_sleep+0x220>)
  401118:	6913      	ldr	r3, [r2, #16]
  40111a:	f023 0304 	bic.w	r3, r3, #4
  40111e:	6113      	str	r3, [r2, #16]
		cpu_irq_enable();
  401120:	2201      	movs	r2, #1
  401122:	4b7f      	ldr	r3, [pc, #508]	; (401320 <pmc_sleep+0x224>)
  401124:	701a      	strb	r2, [r3, #0]
  __ASM volatile ("dmb");
  401126:	f3bf 8f5f 	dmb	sy
  This function enables IRQ interrupts by clearing the I-bit in the CPSR.
  Can only be executed in Privileged modes.
 */
__attribute__( ( always_inline ) ) __STATIC_INLINE void __enable_irq(void)
{
  __ASM volatile ("cpsie i" : : : "memory");
  40112a:	b662      	cpsie	i
  __ASM volatile ("dsb");
  40112c:	f3bf 8f4f 	dsb	sy
  __ASM volatile ("wfi");
  401130:	bf30      	wfi
  401132:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
  401136:	4604      	mov	r4, r0
#if defined(EFC1)
		uint32_t fmr1;
#endif
#if (SAM4S || SAM4E || SAM4N || SAM4C || SAM4CM || SAM4CP || SAMG || SAMV71 || SAMV70 || SAMS70 || SAME70)
		(sleep_mode == SAM_PM_SMODE_WAIT_FAST) ?
				pmc_set_flash_in_wait_mode(PMC_FSMR_FLPM_FLASH_STANDBY) :
  401138:	2803      	cmp	r0, #3
  40113a:	bf0c      	ite	eq
  40113c:	2000      	moveq	r0, #0
				pmc_set_flash_in_wait_mode(PMC_FSMR_FLPM_FLASH_DEEP_POWERDOWN);
  40113e:	f44f 1000 	movne.w	r0, #2097152	; 0x200000
  401142:	4b78      	ldr	r3, [pc, #480]	; (401324 <pmc_sleep+0x228>)
  401144:	4798      	blx	r3
  This function disables IRQ interrupts by setting the I-bit in the CPSR.
  Can only be executed in Privileged modes.
 */
__attribute__( ( always_inline ) ) __STATIC_INLINE void __disable_irq(void)
{
  __ASM volatile ("cpsid i" : : : "memory");
  401146:	b672      	cpsid	i
  __ASM volatile ("dmb");
  401148:	f3bf 8f5f 	dmb	sy
#endif
		cpu_irq_disable();
  40114c:	2200      	movs	r2, #0
  40114e:	4b74      	ldr	r3, [pc, #464]	; (401320 <pmc_sleep+0x224>)
  401150:	701a      	strb	r2, [r3, #0]
		b_is_sleep_clock_used = true;
  401152:	2201      	movs	r2, #1
  401154:	4b74      	ldr	r3, [pc, #464]	; (401328 <pmc_sleep+0x22c>)
  401156:	701a      	strb	r2, [r3, #0]
	uint32_t mor  = PMC->CKGR_MOR;
  401158:	4b74      	ldr	r3, [pc, #464]	; (40132c <pmc_sleep+0x230>)
  40115a:	6a1f      	ldr	r7, [r3, #32]
	uint32_t mckr = PMC->PMC_MCKR;
  40115c:	6b1d      	ldr	r5, [r3, #48]	; 0x30
	uint32_t fmr  = EFC0->EEFC_FMR;
  40115e:	4a74      	ldr	r2, [pc, #464]	; (401330 <pmc_sleep+0x234>)
  401160:	f8d2 8000 	ldr.w	r8, [r2]
		*p_pll0_setting = PMC->CKGR_PLLAR;
  401164:	6a9e      	ldr	r6, [r3, #40]	; 0x28
	PMC->CKGR_MOR = CKGR_MOR_KEY_PASSWD | mor | CKGR_MOR_MOSCRCEN;
  401166:	4a73      	ldr	r2, [pc, #460]	; (401334 <pmc_sleep+0x238>)
  401168:	433a      	orrs	r2, r7
  40116a:	621a      	str	r2, [r3, #32]
	if ((mckr & PMC_MCKR_CSS_Msk) > PMC_MCKR_CSS_MAIN_CLK) {
  40116c:	f005 0903 	and.w	r9, r5, #3
  401170:	f1b9 0f01 	cmp.w	r9, #1
  401174:	f240 8089 	bls.w	40128a <pmc_sleep+0x18e>
		mckr = (mckr & (~PMC_MCKR_CSS_Msk)) | PMC_MCKR_CSS_MAIN_CLK;
  401178:	f025 0103 	bic.w	r1, r5, #3
  40117c:	f041 0101 	orr.w	r1, r1, #1
		PMC->PMC_MCKR = mckr;
  401180:	6319      	str	r1, [r3, #48]	; 0x30
		while(!(PMC->PMC_SR & PMC_SR_MCKRDY));
  401182:	461a      	mov	r2, r3
  401184:	6e93      	ldr	r3, [r2, #104]	; 0x68
  401186:	f013 0f08 	tst.w	r3, #8
  40118a:	d0fb      	beq.n	401184 <pmc_sleep+0x88>
	if (mckr & PMC_MCKR_PRES_Msk) {
  40118c:	f011 0f70 	tst.w	r1, #112	; 0x70
  401190:	d008      	beq.n	4011a4 <pmc_sleep+0xa8>
		mckr = (mckr & (~PMC_MCKR_PRES_Msk));
  401192:	f021 0170 	bic.w	r1, r1, #112	; 0x70
		PMC->PMC_MCKR = mckr;
  401196:	4b65      	ldr	r3, [pc, #404]	; (40132c <pmc_sleep+0x230>)
  401198:	6319      	str	r1, [r3, #48]	; 0x30
		while(!(PMC->PMC_SR & PMC_SR_MCKRDY));
  40119a:	461a      	mov	r2, r3
  40119c:	6e93      	ldr	r3, [r2, #104]	; 0x68
  40119e:	f013 0f08 	tst.w	r3, #8
  4011a2:	d0fb      	beq.n	40119c <pmc_sleep+0xa0>
	pmc_disable_pllack();
  4011a4:	4b64      	ldr	r3, [pc, #400]	; (401338 <pmc_sleep+0x23c>)
  4011a6:	4798      	blx	r3
	while (!(PMC->PMC_SR & PMC_SR_MOSCRCS));
  4011a8:	4a60      	ldr	r2, [pc, #384]	; (40132c <pmc_sleep+0x230>)
  4011aa:	6e93      	ldr	r3, [r2, #104]	; 0x68
  4011ac:	f413 3f00 	tst.w	r3, #131072	; 0x20000
  4011b0:	d0fb      	beq.n	4011aa <pmc_sleep+0xae>
	PMC->CKGR_MOR = (PMC->CKGR_MOR & ~CKGR_MOR_MOSCSEL) |
  4011b2:	4a5e      	ldr	r2, [pc, #376]	; (40132c <pmc_sleep+0x230>)
  4011b4:	6a11      	ldr	r1, [r2, #32]
  4011b6:	4b61      	ldr	r3, [pc, #388]	; (40133c <pmc_sleep+0x240>)
  4011b8:	400b      	ands	r3, r1
  4011ba:	f443 135c 	orr.w	r3, r3, #3604480	; 0x370000
  4011be:	6213      	str	r3, [r2, #32]
	while (!(PMC->PMC_SR & PMC_SR_MOSCSELS));
  4011c0:	6e93      	ldr	r3, [r2, #104]	; 0x68
  4011c2:	f413 3f80 	tst.w	r3, #65536	; 0x10000
  4011c6:	d0fb      	beq.n	4011c0 <pmc_sleep+0xc4>
	EFC0->EEFC_FMR = fmr & (~EEFC_FMR_FWS_Msk);
  4011c8:	f428 6370 	bic.w	r3, r8, #3840	; 0xf00
  4011cc:	4a58      	ldr	r2, [pc, #352]	; (401330 <pmc_sleep+0x234>)
  4011ce:	6013      	str	r3, [r2, #0]
	if (disable_xtal) {
  4011d0:	2c04      	cmp	r4, #4
  4011d2:	d05c      	beq.n	40128e <pmc_sleep+0x192>
				&fmr1,
#endif
				(sleep_mode == SAM_PM_SMODE_WAIT));

		/* Enter wait mode */
		cpu_irq_enable();
  4011d4:	4c52      	ldr	r4, [pc, #328]	; (401320 <pmc_sleep+0x224>)
  4011d6:	2301      	movs	r3, #1
  4011d8:	7023      	strb	r3, [r4, #0]
  4011da:	f3bf 8f5f 	dmb	sy
  __ASM volatile ("cpsie i" : : : "memory");
  4011de:	b662      	cpsie	i

		pmc_enable_waitmode();
  4011e0:	4b57      	ldr	r3, [pc, #348]	; (401340 <pmc_sleep+0x244>)
  4011e2:	4798      	blx	r3
  __ASM volatile ("cpsid i" : : : "memory");
  4011e4:	b672      	cpsid	i
  4011e6:	f3bf 8f5f 	dmb	sy

		cpu_irq_disable();
  4011ea:	2300      	movs	r3, #0
  4011ec:	7023      	strb	r3, [r4, #0]
	if (CKGR_MOR_MOSCXTBY == (osc_setting & CKGR_MOR_MOSCXTBY)) {
  4011ee:	f017 0f02 	tst.w	r7, #2
  4011f2:	d055      	beq.n	4012a0 <pmc_sleep+0x1a4>
		PMC->CKGR_MOR = (PMC->CKGR_MOR & ~CKGR_MOR_MOSCXTEN) |
  4011f4:	4a4d      	ldr	r2, [pc, #308]	; (40132c <pmc_sleep+0x230>)
  4011f6:	6a13      	ldr	r3, [r2, #32]
				CKGR_MOR_KEY_PASSWD | CKGR_MOR_MOSCXTBY |
  4011f8:	4952      	ldr	r1, [pc, #328]	; (401344 <pmc_sleep+0x248>)
  4011fa:	4019      	ands	r1, r3
  4011fc:	4b52      	ldr	r3, [pc, #328]	; (401348 <pmc_sleep+0x24c>)
  4011fe:	430b      	orrs	r3, r1
		PMC->CKGR_MOR = (PMC->CKGR_MOR & ~CKGR_MOR_MOSCXTEN) |
  401200:	6213      	str	r3, [r2, #32]
		PMC->CKGR_MOR = (PMC->CKGR_MOR & ~CKGR_MOR_MOSCRCEN &
  401202:	6a11      	ldr	r1, [r2, #32]
				| CKGR_MOR_KEY_PASSWD;
  401204:	4b51      	ldr	r3, [pc, #324]	; (40134c <pmc_sleep+0x250>)
  401206:	400b      	ands	r3, r1
  401208:	f443 135c 	orr.w	r3, r3, #3604480	; 0x370000
		PMC->CKGR_MOR = (PMC->CKGR_MOR & ~CKGR_MOR_MOSCRCEN &
  40120c:	6213      	str	r3, [r2, #32]
	if (pll0_setting & CKGR_PLLAR_MULA_Msk) {
  40120e:	4b50      	ldr	r3, [pc, #320]	; (401350 <pmc_sleep+0x254>)
  401210:	4033      	ands	r3, r6
  401212:	2b00      	cmp	r3, #0
  401214:	d06e      	beq.n	4012f4 <pmc_sleep+0x1f8>
		PMC->CKGR_PLLAR = CKGR_PLLAR_ONE | pll0_setting;
  401216:	f046 5600 	orr.w	r6, r6, #536870912	; 0x20000000
  40121a:	4b44      	ldr	r3, [pc, #272]	; (40132c <pmc_sleep+0x230>)
  40121c:	629e      	str	r6, [r3, #40]	; 0x28
		pll_sr |= PMC_SR_LOCKA;
  40121e:	2102      	movs	r1, #2
	switch(mck_setting & PMC_MCKR_CSS_Msk) {
  401220:	f1b9 0f02 	cmp.w	r9, #2
  401224:	d104      	bne.n	401230 <pmc_sleep+0x134>
		while (!(PMC->PMC_SR & PMC_SR_LOCKA));
  401226:	4a41      	ldr	r2, [pc, #260]	; (40132c <pmc_sleep+0x230>)
  401228:	6e93      	ldr	r3, [r2, #104]	; 0x68
  40122a:	f013 0f02 	tst.w	r3, #2
  40122e:	d0fb      	beq.n	401228 <pmc_sleep+0x12c>
	mckr = PMC->PMC_MCKR;
  401230:	4a3e      	ldr	r2, [pc, #248]	; (40132c <pmc_sleep+0x230>)
  401232:	6b13      	ldr	r3, [r2, #48]	; 0x30
	PMC->PMC_MCKR = (mckr & ~PMC_MCKR_PRES_Msk)
  401234:	f023 0370 	bic.w	r3, r3, #112	; 0x70
		| (mck_setting & PMC_MCKR_PRES_Msk);
  401238:	f005 0070 	and.w	r0, r5, #112	; 0x70
  40123c:	4303      	orrs	r3, r0
	PMC->PMC_MCKR = (mckr & ~PMC_MCKR_PRES_Msk)
  40123e:	6313      	str	r3, [r2, #48]	; 0x30
	while (!(PMC->PMC_SR & PMC_SR_MCKRDY));
  401240:	6e93      	ldr	r3, [r2, #104]	; 0x68
  401242:	f013 0f08 	tst.w	r3, #8
  401246:	d0fb      	beq.n	401240 <pmc_sleep+0x144>
	EFC0->EEFC_FMR = fmr_setting;
  401248:	4b39      	ldr	r3, [pc, #228]	; (401330 <pmc_sleep+0x234>)
  40124a:	f8c3 8000 	str.w	r8, [r3]
	PMC->PMC_MCKR = mck_setting;
  40124e:	f5a3 63c0 	sub.w	r3, r3, #1536	; 0x600
  401252:	631d      	str	r5, [r3, #48]	; 0x30
	while (!(PMC->PMC_SR & PMC_SR_MCKRDY));
  401254:	461a      	mov	r2, r3
  401256:	6e93      	ldr	r3, [r2, #104]	; 0x68
  401258:	f013 0f08 	tst.w	r3, #8
  40125c:	d0fb      	beq.n	401256 <pmc_sleep+0x15a>
	while (!(PMC->PMC_SR & pll_sr));
  40125e:	4a33      	ldr	r2, [pc, #204]	; (40132c <pmc_sleep+0x230>)
  401260:	6e93      	ldr	r3, [r2, #104]	; 0x68
  401262:	420b      	tst	r3, r1
  401264:	d0fc      	beq.n	401260 <pmc_sleep+0x164>

#if (SAM4C || SAM4CM || SAM4CP)
		/* Restore the sub-system 1 */
		PMC->PMC_SCER = cpclk_backup | PMC_SCER_CPKEY_PASSWD;
#endif
		b_is_sleep_clock_used = false;
  401266:	2200      	movs	r2, #0
  401268:	4b2f      	ldr	r3, [pc, #188]	; (401328 <pmc_sleep+0x22c>)
  40126a:	701a      	strb	r2, [r3, #0]
		if (callback_clocks_restored) {
  40126c:	4b39      	ldr	r3, [pc, #228]	; (401354 <pmc_sleep+0x258>)
  40126e:	681b      	ldr	r3, [r3, #0]
  401270:	b11b      	cbz	r3, 40127a <pmc_sleep+0x17e>
			callback_clocks_restored();
  401272:	4798      	blx	r3
			callback_clocks_restored = NULL;
  401274:	2200      	movs	r2, #0
  401276:	4b37      	ldr	r3, [pc, #220]	; (401354 <pmc_sleep+0x258>)
  401278:	601a      	str	r2, [r3, #0]
		}
		cpu_irq_enable();
  40127a:	2201      	movs	r2, #1
  40127c:	4b28      	ldr	r3, [pc, #160]	; (401320 <pmc_sleep+0x224>)
  40127e:	701a      	strb	r2, [r3, #0]
  401280:	f3bf 8f5f 	dmb	sy
  __ASM volatile ("cpsie i" : : : "memory");
  401284:	b662      	cpsie	i
  401286:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
	uint32_t mckr = PMC->PMC_MCKR;
  40128a:	4629      	mov	r1, r5
  40128c:	e77e      	b.n	40118c <pmc_sleep+0x90>
		PMC->CKGR_MOR = (PMC->CKGR_MOR & ~CKGR_MOR_MOSCXTEN) |
  40128e:	f5a2 62c0 	sub.w	r2, r2, #1536	; 0x600
  401292:	6a11      	ldr	r1, [r2, #32]
  401294:	4b30      	ldr	r3, [pc, #192]	; (401358 <pmc_sleep+0x25c>)
  401296:	400b      	ands	r3, r1
  401298:	f443 135c 	orr.w	r3, r3, #3604480	; 0x370000
  40129c:	6213      	str	r3, [r2, #32]
  40129e:	e799      	b.n	4011d4 <pmc_sleep+0xd8>
	} else if (CKGR_MOR_MOSCXTEN == (osc_setting & CKGR_MOR_MOSCXTEN)) {
  4012a0:	f017 0f01 	tst.w	r7, #1
  4012a4:	d0b3      	beq.n	40120e <pmc_sleep+0x112>
		if (!(PMC->CKGR_MOR & CKGR_MOR_MOSCXTEN)) {
  4012a6:	4b21      	ldr	r3, [pc, #132]	; (40132c <pmc_sleep+0x230>)
  4012a8:	6a1b      	ldr	r3, [r3, #32]
  4012aa:	f013 0f01 	tst.w	r3, #1
  4012ae:	d10b      	bne.n	4012c8 <pmc_sleep+0x1cc>
			PMC->CKGR_MOR = (PMC->CKGR_MOR & ~CKGR_MOR_MOSCXTBY) |
  4012b0:	491e      	ldr	r1, [pc, #120]	; (40132c <pmc_sleep+0x230>)
  4012b2:	6a0b      	ldr	r3, [r1, #32]
					CKGR_MOR_KEY_PASSWD | CKGR_MOR_MOSCXTEN;
  4012b4:	4a29      	ldr	r2, [pc, #164]	; (40135c <pmc_sleep+0x260>)
  4012b6:	401a      	ands	r2, r3
  4012b8:	4b29      	ldr	r3, [pc, #164]	; (401360 <pmc_sleep+0x264>)
  4012ba:	4313      	orrs	r3, r2
			PMC->CKGR_MOR = (PMC->CKGR_MOR & ~CKGR_MOR_MOSCXTBY) |
  4012bc:	620b      	str	r3, [r1, #32]
			while (!(PMC->PMC_SR & PMC_SR_MOSCXTS));
  4012be:	460a      	mov	r2, r1
  4012c0:	6e93      	ldr	r3, [r2, #104]	; 0x68
  4012c2:	f013 0f01 	tst.w	r3, #1
  4012c6:	d0fb      	beq.n	4012c0 <pmc_sleep+0x1c4>
		if (!(PMC->CKGR_MOR & CKGR_MOR_MOSCSEL)) {
  4012c8:	4b18      	ldr	r3, [pc, #96]	; (40132c <pmc_sleep+0x230>)
  4012ca:	6a1b      	ldr	r3, [r3, #32]
  4012cc:	f013 7f80 	tst.w	r3, #16777216	; 0x1000000
  4012d0:	d108      	bne.n	4012e4 <pmc_sleep+0x1e8>
			PMC->CKGR_MOR |= CKGR_MOR_KEY_PASSWD | CKGR_MOR_MOSCSEL;
  4012d2:	4a16      	ldr	r2, [pc, #88]	; (40132c <pmc_sleep+0x230>)
  4012d4:	6a11      	ldr	r1, [r2, #32]
  4012d6:	4b23      	ldr	r3, [pc, #140]	; (401364 <pmc_sleep+0x268>)
  4012d8:	430b      	orrs	r3, r1
  4012da:	6213      	str	r3, [r2, #32]
			while (!(PMC->PMC_SR & PMC_SR_MOSCSELS));
  4012dc:	6e93      	ldr	r3, [r2, #104]	; 0x68
  4012de:	f413 3f80 	tst.w	r3, #65536	; 0x10000
  4012e2:	d0fb      	beq.n	4012dc <pmc_sleep+0x1e0>
		PMC->CKGR_MOR = (PMC->CKGR_MOR & ~CKGR_MOR_MOSCRCEN &
  4012e4:	4a11      	ldr	r2, [pc, #68]	; (40132c <pmc_sleep+0x230>)
  4012e6:	6a11      	ldr	r1, [r2, #32]
					| CKGR_MOR_KEY_PASSWD;
  4012e8:	4b18      	ldr	r3, [pc, #96]	; (40134c <pmc_sleep+0x250>)
  4012ea:	400b      	ands	r3, r1
  4012ec:	f443 135c 	orr.w	r3, r3, #3604480	; 0x370000
		PMC->CKGR_MOR = (PMC->CKGR_MOR & ~CKGR_MOR_MOSCRCEN &
  4012f0:	6213      	str	r3, [r2, #32]
  4012f2:	e78c      	b.n	40120e <pmc_sleep+0x112>
	uint32_t pll_sr = 0;
  4012f4:	2100      	movs	r1, #0
  4012f6:	e793      	b.n	401220 <pmc_sleep+0x124>

		break;
	}
#if (!(SAMG51 || SAMG53 || SAMG54))
	case SAM_PM_SMODE_BACKUP:
		SCB->SCR |= SCR_SLEEPDEEP;
  4012f8:	4a08      	ldr	r2, [pc, #32]	; (40131c <pmc_sleep+0x220>)
  4012fa:	6913      	ldr	r3, [r2, #16]
  4012fc:	f043 0304 	orr.w	r3, r3, #4
  401300:	6113      	str	r3, [r2, #16]
#if (SAM4S || SAM4E || SAM4N || SAM4C || SAM4CM || SAM4CP || SAMG55 || SAMV71 || SAMV70 || SAMS70 || SAME70)
		SUPC->SUPC_CR = SUPC_CR_KEY_PASSWD | SUPC_CR_VROFF_STOP_VREG;
  401302:	4a19      	ldr	r2, [pc, #100]	; (401368 <pmc_sleep+0x26c>)
  401304:	4b19      	ldr	r3, [pc, #100]	; (40136c <pmc_sleep+0x270>)
  401306:	601a      	str	r2, [r3, #0]
		cpu_irq_enable();
  401308:	2201      	movs	r2, #1
  40130a:	4b05      	ldr	r3, [pc, #20]	; (401320 <pmc_sleep+0x224>)
  40130c:	701a      	strb	r2, [r3, #0]
  40130e:	f3bf 8f5f 	dmb	sy
  401312:	b662      	cpsie	i
  __ASM volatile ("wfi");
  401314:	bf30      	wfi
  401316:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
  40131a:	bf00      	nop
  40131c:	e000ed00 	.word	0xe000ed00
  401320:	20400018 	.word	0x20400018
  401324:	004010ad 	.word	0x004010ad
  401328:	204006e8 	.word	0x204006e8
  40132c:	400e0600 	.word	0x400e0600
  401330:	400e0c00 	.word	0x400e0c00
  401334:	00370008 	.word	0x00370008
  401338:	00401039 	.word	0x00401039
  40133c:	fec8ffff 	.word	0xfec8ffff
  401340:	004010b1 	.word	0x004010b1
  401344:	fec8fffc 	.word	0xfec8fffc
  401348:	01370002 	.word	0x01370002
  40134c:	ffc8ff87 	.word	0xffc8ff87
  401350:	07ff0000 	.word	0x07ff0000
  401354:	204006ec 	.word	0x204006ec
  401358:	ffc8fffe 	.word	0xffc8fffe
  40135c:	ffc8fffc 	.word	0xffc8fffc
  401360:	00370001 	.word	0x00370001
  401364:	01370000 	.word	0x01370000
  401368:	a5000004 	.word	0xa5000004
  40136c:	400e1810 	.word	0x400e1810

00401370 <Dummy_Handler>:

/**
 * \brief Default interrupt handler for unused IRQs.
 */
void Dummy_Handler(void)
{
  401370:	e7fe      	b.n	401370 <Dummy_Handler>
	...

00401374 <Reset_Handler>:
{
  401374:	b500      	push	{lr}
  401376:	b083      	sub	sp, #12
        if (pSrc != pDest) {
  401378:	4b25      	ldr	r3, [pc, #148]	; (401410 <Reset_Handler+0x9c>)
  40137a:	4a26      	ldr	r2, [pc, #152]	; (401414 <Reset_Handler+0xa0>)
  40137c:	429a      	cmp	r2, r3
  40137e:	d010      	beq.n	4013a2 <Reset_Handler+0x2e>
                for (; pDest < &_erelocate;) {
  401380:	4b25      	ldr	r3, [pc, #148]	; (401418 <Reset_Handler+0xa4>)
  401382:	4a23      	ldr	r2, [pc, #140]	; (401410 <Reset_Handler+0x9c>)
  401384:	429a      	cmp	r2, r3
  401386:	d20c      	bcs.n	4013a2 <Reset_Handler+0x2e>
  401388:	3b01      	subs	r3, #1
  40138a:	1a9b      	subs	r3, r3, r2
  40138c:	f023 0303 	bic.w	r3, r3, #3
  401390:	3304      	adds	r3, #4
  401392:	4413      	add	r3, r2
  401394:	491f      	ldr	r1, [pc, #124]	; (401414 <Reset_Handler+0xa0>)
                        *pDest++ = *pSrc++;
  401396:	f851 0b04 	ldr.w	r0, [r1], #4
  40139a:	f842 0b04 	str.w	r0, [r2], #4
                for (; pDest < &_erelocate;) {
  40139e:	429a      	cmp	r2, r3
  4013a0:	d1f9      	bne.n	401396 <Reset_Handler+0x22>
        for (pDest = &_szero; pDest < &_ezero;) {
  4013a2:	4b1e      	ldr	r3, [pc, #120]	; (40141c <Reset_Handler+0xa8>)
  4013a4:	4a1e      	ldr	r2, [pc, #120]	; (401420 <Reset_Handler+0xac>)
  4013a6:	429a      	cmp	r2, r3
  4013a8:	d20a      	bcs.n	4013c0 <Reset_Handler+0x4c>
  4013aa:	3b01      	subs	r3, #1
  4013ac:	1a9b      	subs	r3, r3, r2
  4013ae:	f023 0303 	bic.w	r3, r3, #3
  4013b2:	3304      	adds	r3, #4
  4013b4:	4413      	add	r3, r2
                *pDest++ = 0;
  4013b6:	2100      	movs	r1, #0
  4013b8:	f842 1b04 	str.w	r1, [r2], #4
        for (pDest = &_szero; pDest < &_ezero;) {
  4013bc:	4293      	cmp	r3, r2
  4013be:	d1fb      	bne.n	4013b8 <Reset_Handler+0x44>
        SCB->VTOR = ((uint32_t) pSrc & SCB_VTOR_TBLOFF_Msk);
  4013c0:	4a18      	ldr	r2, [pc, #96]	; (401424 <Reset_Handler+0xb0>)
  4013c2:	4b19      	ldr	r3, [pc, #100]	; (401428 <Reset_Handler+0xb4>)
  4013c4:	f023 037f 	bic.w	r3, r3, #127	; 0x7f
  4013c8:	6093      	str	r3, [r2, #8]
 */
__attribute__( ( always_inline ) ) __STATIC_INLINE uint32_t __get_PRIMASK(void)
{
  uint32_t result;

  __ASM volatile ("MRS %0, primask" : "=r" (result) );
  4013ca:	f3ef 8310 	mrs	r3, PRIMASK
static volatile uint32_t cpu_irq_critical_section_counter;
static volatile bool     cpu_irq_prev_interrupt_state;

static inline irqflags_t cpu_irq_save(void)
{
	volatile irqflags_t flags = cpu_irq_is_enabled();
  4013ce:	fab3 f383 	clz	r3, r3
  4013d2:	095b      	lsrs	r3, r3, #5
  4013d4:	9301      	str	r3, [sp, #4]
  __ASM volatile ("cpsid i" : : : "memory");
  4013d6:	b672      	cpsid	i
  __ASM volatile ("dmb");
  4013d8:	f3bf 8f5f 	dmb	sy
	cpu_irq_disable();
  4013dc:	2200      	movs	r2, #0
  4013de:	4b13      	ldr	r3, [pc, #76]	; (40142c <Reset_Handler+0xb8>)
  4013e0:	701a      	strb	r2, [r3, #0]
	return flags;
  4013e2:	9901      	ldr	r1, [sp, #4]
 */
__always_inline static void fpu_enable(void)
{
	irqflags_t flags;
	flags = cpu_irq_save();
	REG_CPACR |=  (0xFu << 20);
  4013e4:	4a12      	ldr	r2, [pc, #72]	; (401430 <Reset_Handler+0xbc>)
  4013e6:	6813      	ldr	r3, [r2, #0]
  4013e8:	f443 0370 	orr.w	r3, r3, #15728640	; 0xf00000
  4013ec:	6013      	str	r3, [r2, #0]
  __ASM volatile ("dsb");
  4013ee:	f3bf 8f4f 	dsb	sy
  __ASM volatile ("isb");
  4013f2:	f3bf 8f6f 	isb	sy
	return (flags);
}

static inline void cpu_irq_restore(irqflags_t flags)
{
	if (cpu_irq_is_enabled_flags(flags))
  4013f6:	b129      	cbz	r1, 401404 <Reset_Handler+0x90>
		cpu_irq_enable();
  4013f8:	2201      	movs	r2, #1
  4013fa:	4b0c      	ldr	r3, [pc, #48]	; (40142c <Reset_Handler+0xb8>)
  4013fc:	701a      	strb	r2, [r3, #0]
  __ASM volatile ("dmb");
  4013fe:	f3bf 8f5f 	dmb	sy
  __ASM volatile ("cpsie i" : : : "memory");
  401402:	b662      	cpsie	i
        __libc_init_array();
  401404:	4b0b      	ldr	r3, [pc, #44]	; (401434 <Reset_Handler+0xc0>)
  401406:	4798      	blx	r3
        main();
  401408:	4b0b      	ldr	r3, [pc, #44]	; (401438 <Reset_Handler+0xc4>)
  40140a:	4798      	blx	r3
  40140c:	e7fe      	b.n	40140c <Reset_Handler+0x98>
  40140e:	bf00      	nop
  401410:	20400000 	.word	0x20400000
  401414:	00402774 	.word	0x00402774
  401418:	20400454 	.word	0x20400454
  40141c:	20400718 	.word	0x20400718
  401420:	20400454 	.word	0x20400454
  401424:	e000ed00 	.word	0xe000ed00
  401428:	00400000 	.word	0x00400000
  40142c:	20400018 	.word	0x20400018
  401430:	e000ed88 	.word	0xe000ed88
  401434:	00401b85 	.word	0x00401b85
  401438:	004017f5 	.word	0x004017f5

0040143c <SystemCoreClockUpdate>:
}

void SystemCoreClockUpdate( void )
{
  /* Determine clock frequency according to clock register values */
  switch (PMC->PMC_MCKR & (uint32_t) PMC_MCKR_CSS_Msk)
  40143c:	4b3b      	ldr	r3, [pc, #236]	; (40152c <SystemCoreClockUpdate+0xf0>)
  40143e:	6b1b      	ldr	r3, [r3, #48]	; 0x30
  401440:	f003 0303 	and.w	r3, r3, #3
  401444:	2b01      	cmp	r3, #1
  401446:	d01d      	beq.n	401484 <SystemCoreClockUpdate+0x48>
  401448:	b183      	cbz	r3, 40146c <SystemCoreClockUpdate+0x30>
  40144a:	2b02      	cmp	r3, #2
  40144c:	d036      	beq.n	4014bc <SystemCoreClockUpdate+0x80>

    default:
    break;
  }

  if ( (PMC->PMC_MCKR & PMC_MCKR_PRES_Msk) == PMC_MCKR_PRES_CLK_3 )
  40144e:	4b37      	ldr	r3, [pc, #220]	; (40152c <SystemCoreClockUpdate+0xf0>)
  401450:	6b1b      	ldr	r3, [r3, #48]	; 0x30
  401452:	f003 0370 	and.w	r3, r3, #112	; 0x70
  401456:	2b70      	cmp	r3, #112	; 0x70
  401458:	d05f      	beq.n	40151a <SystemCoreClockUpdate+0xde>
  {
    SystemCoreClock /= 3U;
  }
  else
  {
    SystemCoreClock >>= ((PMC->PMC_MCKR & PMC_MCKR_PRES_Msk) >> PMC_MCKR_PRES_Pos);
  40145a:	4b34      	ldr	r3, [pc, #208]	; (40152c <SystemCoreClockUpdate+0xf0>)
  40145c:	6b1a      	ldr	r2, [r3, #48]	; 0x30
  40145e:	4934      	ldr	r1, [pc, #208]	; (401530 <SystemCoreClockUpdate+0xf4>)
  401460:	f3c2 1202 	ubfx	r2, r2, #4, #3
  401464:	680b      	ldr	r3, [r1, #0]
  401466:	40d3      	lsrs	r3, r2
  401468:	600b      	str	r3, [r1, #0]
  40146a:	4770      	bx	lr
      if ( SUPC->SUPC_SR & SUPC_SR_OSCSEL )
  40146c:	4b31      	ldr	r3, [pc, #196]	; (401534 <SystemCoreClockUpdate+0xf8>)
  40146e:	695b      	ldr	r3, [r3, #20]
  401470:	f013 0f80 	tst.w	r3, #128	; 0x80
        SystemCoreClock = CHIP_FREQ_XTAL_32K;
  401474:	bf14      	ite	ne
  401476:	f44f 4200 	movne.w	r2, #32768	; 0x8000
        SystemCoreClock = CHIP_FREQ_SLCK_RC;
  40147a:	f44f 42fa 	moveq.w	r2, #32000	; 0x7d00
  40147e:	4b2c      	ldr	r3, [pc, #176]	; (401530 <SystemCoreClockUpdate+0xf4>)
  401480:	601a      	str	r2, [r3, #0]
  401482:	e7e4      	b.n	40144e <SystemCoreClockUpdate+0x12>
      if ( PMC->CKGR_MOR & CKGR_MOR_MOSCSEL )
  401484:	4b29      	ldr	r3, [pc, #164]	; (40152c <SystemCoreClockUpdate+0xf0>)
  401486:	6a1b      	ldr	r3, [r3, #32]
  401488:	f013 7f80 	tst.w	r3, #16777216	; 0x1000000
  40148c:	d003      	beq.n	401496 <SystemCoreClockUpdate+0x5a>
        SystemCoreClock = CHIP_FREQ_XTAL_12M;
  40148e:	4a2a      	ldr	r2, [pc, #168]	; (401538 <SystemCoreClockUpdate+0xfc>)
  401490:	4b27      	ldr	r3, [pc, #156]	; (401530 <SystemCoreClockUpdate+0xf4>)
  401492:	601a      	str	r2, [r3, #0]
  401494:	e7db      	b.n	40144e <SystemCoreClockUpdate+0x12>
        SystemCoreClock = CHIP_FREQ_MAINCK_RC_4MHZ;
  401496:	4a29      	ldr	r2, [pc, #164]	; (40153c <SystemCoreClockUpdate+0x100>)
  401498:	4b25      	ldr	r3, [pc, #148]	; (401530 <SystemCoreClockUpdate+0xf4>)
  40149a:	601a      	str	r2, [r3, #0]
        switch ( PMC->CKGR_MOR & CKGR_MOR_MOSCRCF_Msk )
  40149c:	4b23      	ldr	r3, [pc, #140]	; (40152c <SystemCoreClockUpdate+0xf0>)
  40149e:	6a1b      	ldr	r3, [r3, #32]
  4014a0:	f003 0370 	and.w	r3, r3, #112	; 0x70
  4014a4:	2b10      	cmp	r3, #16
  4014a6:	d005      	beq.n	4014b4 <SystemCoreClockUpdate+0x78>
  4014a8:	2b20      	cmp	r3, #32
  4014aa:	d1d0      	bne.n	40144e <SystemCoreClockUpdate+0x12>
            SystemCoreClock *= 3U;
  4014ac:	4a22      	ldr	r2, [pc, #136]	; (401538 <SystemCoreClockUpdate+0xfc>)
  4014ae:	4b20      	ldr	r3, [pc, #128]	; (401530 <SystemCoreClockUpdate+0xf4>)
  4014b0:	601a      	str	r2, [r3, #0]
          break;
  4014b2:	e7cc      	b.n	40144e <SystemCoreClockUpdate+0x12>
            SystemCoreClock *= 2U;
  4014b4:	4a22      	ldr	r2, [pc, #136]	; (401540 <SystemCoreClockUpdate+0x104>)
  4014b6:	4b1e      	ldr	r3, [pc, #120]	; (401530 <SystemCoreClockUpdate+0xf4>)
  4014b8:	601a      	str	r2, [r3, #0]
          break;
  4014ba:	e7c8      	b.n	40144e <SystemCoreClockUpdate+0x12>
      if ( PMC->CKGR_MOR & CKGR_MOR_MOSCSEL )
  4014bc:	4b1b      	ldr	r3, [pc, #108]	; (40152c <SystemCoreClockUpdate+0xf0>)
  4014be:	6a1b      	ldr	r3, [r3, #32]
  4014c0:	f013 7f80 	tst.w	r3, #16777216	; 0x1000000
  4014c4:	d016      	beq.n	4014f4 <SystemCoreClockUpdate+0xb8>
        SystemCoreClock = CHIP_FREQ_XTAL_12M ;
  4014c6:	4a1c      	ldr	r2, [pc, #112]	; (401538 <SystemCoreClockUpdate+0xfc>)
  4014c8:	4b19      	ldr	r3, [pc, #100]	; (401530 <SystemCoreClockUpdate+0xf4>)
  4014ca:	601a      	str	r2, [r3, #0]
      if ( (uint32_t) (PMC->PMC_MCKR & (uint32_t) PMC_MCKR_CSS_Msk) == PMC_MCKR_CSS_PLLA_CLK )
  4014cc:	4b17      	ldr	r3, [pc, #92]	; (40152c <SystemCoreClockUpdate+0xf0>)
  4014ce:	6b1b      	ldr	r3, [r3, #48]	; 0x30
  4014d0:	f003 0303 	and.w	r3, r3, #3
  4014d4:	2b02      	cmp	r3, #2
  4014d6:	d1ba      	bne.n	40144e <SystemCoreClockUpdate+0x12>
        SystemCoreClock *= ((((PMC->CKGR_PLLAR) & CKGR_PLLAR_MULA_Msk) >> CKGR_PLLAR_MULA_Pos) + 1U);
  4014d8:	4a14      	ldr	r2, [pc, #80]	; (40152c <SystemCoreClockUpdate+0xf0>)
  4014da:	6a91      	ldr	r1, [r2, #40]	; 0x28
        SystemCoreClock /= ((((PMC->CKGR_PLLAR) & CKGR_PLLAR_DIVA_Msk) >> CKGR_PLLAR_DIVA_Pos));
  4014dc:	6a92      	ldr	r2, [r2, #40]	; 0x28
  4014de:	4814      	ldr	r0, [pc, #80]	; (401530 <SystemCoreClockUpdate+0xf4>)
        SystemCoreClock *= ((((PMC->CKGR_PLLAR) & CKGR_PLLAR_MULA_Msk) >> CKGR_PLLAR_MULA_Pos) + 1U);
  4014e0:	f3c1 410a 	ubfx	r1, r1, #16, #11
  4014e4:	6803      	ldr	r3, [r0, #0]
  4014e6:	fb01 3303 	mla	r3, r1, r3, r3
        SystemCoreClock /= ((((PMC->CKGR_PLLAR) & CKGR_PLLAR_DIVA_Msk) >> CKGR_PLLAR_DIVA_Pos));
  4014ea:	b2d2      	uxtb	r2, r2
  4014ec:	fbb3 f3f2 	udiv	r3, r3, r2
  4014f0:	6003      	str	r3, [r0, #0]
  4014f2:	e7ac      	b.n	40144e <SystemCoreClockUpdate+0x12>
        SystemCoreClock = CHIP_FREQ_MAINCK_RC_4MHZ;
  4014f4:	4a11      	ldr	r2, [pc, #68]	; (40153c <SystemCoreClockUpdate+0x100>)
  4014f6:	4b0e      	ldr	r3, [pc, #56]	; (401530 <SystemCoreClockUpdate+0xf4>)
  4014f8:	601a      	str	r2, [r3, #0]
        switch ( PMC->CKGR_MOR & CKGR_MOR_MOSCRCF_Msk )
  4014fa:	4b0c      	ldr	r3, [pc, #48]	; (40152c <SystemCoreClockUpdate+0xf0>)
  4014fc:	6a1b      	ldr	r3, [r3, #32]
  4014fe:	f003 0370 	and.w	r3, r3, #112	; 0x70
  401502:	2b10      	cmp	r3, #16
  401504:	d005      	beq.n	401512 <SystemCoreClockUpdate+0xd6>
  401506:	2b20      	cmp	r3, #32
  401508:	d1e0      	bne.n	4014cc <SystemCoreClockUpdate+0x90>
            SystemCoreClock *= 3U;
  40150a:	4a0b      	ldr	r2, [pc, #44]	; (401538 <SystemCoreClockUpdate+0xfc>)
  40150c:	4b08      	ldr	r3, [pc, #32]	; (401530 <SystemCoreClockUpdate+0xf4>)
  40150e:	601a      	str	r2, [r3, #0]
          break;
  401510:	e7dc      	b.n	4014cc <SystemCoreClockUpdate+0x90>
            SystemCoreClock *= 2U;
  401512:	4a0b      	ldr	r2, [pc, #44]	; (401540 <SystemCoreClockUpdate+0x104>)
  401514:	4b06      	ldr	r3, [pc, #24]	; (401530 <SystemCoreClockUpdate+0xf4>)
  401516:	601a      	str	r2, [r3, #0]
          break;
  401518:	e7d8      	b.n	4014cc <SystemCoreClockUpdate+0x90>
    SystemCoreClock /= 3U;
  40151a:	4a05      	ldr	r2, [pc, #20]	; (401530 <SystemCoreClockUpdate+0xf4>)
  40151c:	6813      	ldr	r3, [r2, #0]
  40151e:	4909      	ldr	r1, [pc, #36]	; (401544 <SystemCoreClockUpdate+0x108>)
  401520:	fba1 1303 	umull	r1, r3, r1, r3
  401524:	085b      	lsrs	r3, r3, #1
  401526:	6013      	str	r3, [r2, #0]
  401528:	4770      	bx	lr
  40152a:	bf00      	nop
  40152c:	400e0600 	.word	0x400e0600
  401530:	2040001c 	.word	0x2040001c
  401534:	400e1810 	.word	0x400e1810
  401538:	00b71b00 	.word	0x00b71b00
  40153c:	003d0900 	.word	0x003d0900
  401540:	007a1200 	.word	0x007a1200
  401544:	aaaaaaab 	.word	0xaaaaaaab

00401548 <system_init_flash>:
 * Initialize flash.
 */
void system_init_flash( uint32_t ul_clk )
{
  /* Set FWS for embedded Flash access according to operating frequency */
  if ( ul_clk < CHIP_FREQ_FWS_0 )
  401548:	4b16      	ldr	r3, [pc, #88]	; (4015a4 <system_init_flash+0x5c>)
  40154a:	4298      	cmp	r0, r3
  40154c:	d913      	bls.n	401576 <system_init_flash+0x2e>
  {
    EFC->EEFC_FMR = EEFC_FMR_FWS(0)|EEFC_FMR_CLOE;
  }
  else
  {
    if (ul_clk < CHIP_FREQ_FWS_1)
  40154e:	4b16      	ldr	r3, [pc, #88]	; (4015a8 <system_init_flash+0x60>)
  401550:	4298      	cmp	r0, r3
  401552:	d915      	bls.n	401580 <system_init_flash+0x38>
    {
      EFC->EEFC_FMR = EEFC_FMR_FWS(1)|EEFC_FMR_CLOE;
    }
    else
    {
      if (ul_clk < CHIP_FREQ_FWS_2)
  401554:	4b15      	ldr	r3, [pc, #84]	; (4015ac <system_init_flash+0x64>)
  401556:	4298      	cmp	r0, r3
  401558:	d916      	bls.n	401588 <system_init_flash+0x40>
      {
        EFC->EEFC_FMR = EEFC_FMR_FWS(2)|EEFC_FMR_CLOE;
      }
      else
      {
        if ( ul_clk < CHIP_FREQ_FWS_3 )
  40155a:	4b15      	ldr	r3, [pc, #84]	; (4015b0 <system_init_flash+0x68>)
  40155c:	4298      	cmp	r0, r3
  40155e:	d917      	bls.n	401590 <system_init_flash+0x48>
        {
          EFC->EEFC_FMR = EEFC_FMR_FWS(3)|EEFC_FMR_CLOE;
        }
        else
        {
          if ( ul_clk < CHIP_FREQ_FWS_4 )
  401560:	4b14      	ldr	r3, [pc, #80]	; (4015b4 <system_init_flash+0x6c>)
  401562:	4298      	cmp	r0, r3
  401564:	d918      	bls.n	401598 <system_init_flash+0x50>
          {
            EFC->EEFC_FMR = EEFC_FMR_FWS(4)|EEFC_FMR_CLOE;
          }
          else
          {
            if ( ul_clk < CHIP_FREQ_FWS_5 )
  401566:	4b14      	ldr	r3, [pc, #80]	; (4015b8 <system_init_flash+0x70>)
  401568:	4298      	cmp	r0, r3
            {
              EFC->EEFC_FMR = EEFC_FMR_FWS(5)|EEFC_FMR_CLOE;
  40156a:	bf94      	ite	ls
  40156c:	4a13      	ldrls	r2, [pc, #76]	; (4015bc <system_init_flash+0x74>)
            }
            else
            {
              EFC->EEFC_FMR = EEFC_FMR_FWS(6)|EEFC_FMR_CLOE;
  40156e:	4a14      	ldrhi	r2, [pc, #80]	; (4015c0 <system_init_flash+0x78>)
  401570:	4b14      	ldr	r3, [pc, #80]	; (4015c4 <system_init_flash+0x7c>)
  401572:	601a      	str	r2, [r3, #0]
  401574:	4770      	bx	lr
    EFC->EEFC_FMR = EEFC_FMR_FWS(0)|EEFC_FMR_CLOE;
  401576:	f04f 6280 	mov.w	r2, #67108864	; 0x4000000
  40157a:	4b12      	ldr	r3, [pc, #72]	; (4015c4 <system_init_flash+0x7c>)
  40157c:	601a      	str	r2, [r3, #0]
  40157e:	4770      	bx	lr
      EFC->EEFC_FMR = EEFC_FMR_FWS(1)|EEFC_FMR_CLOE;
  401580:	4a11      	ldr	r2, [pc, #68]	; (4015c8 <system_init_flash+0x80>)
  401582:	4b10      	ldr	r3, [pc, #64]	; (4015c4 <system_init_flash+0x7c>)
  401584:	601a      	str	r2, [r3, #0]
  401586:	4770      	bx	lr
        EFC->EEFC_FMR = EEFC_FMR_FWS(2)|EEFC_FMR_CLOE;
  401588:	4a10      	ldr	r2, [pc, #64]	; (4015cc <system_init_flash+0x84>)
  40158a:	4b0e      	ldr	r3, [pc, #56]	; (4015c4 <system_init_flash+0x7c>)
  40158c:	601a      	str	r2, [r3, #0]
  40158e:	4770      	bx	lr
          EFC->EEFC_FMR = EEFC_FMR_FWS(3)|EEFC_FMR_CLOE;
  401590:	4a0f      	ldr	r2, [pc, #60]	; (4015d0 <system_init_flash+0x88>)
  401592:	4b0c      	ldr	r3, [pc, #48]	; (4015c4 <system_init_flash+0x7c>)
  401594:	601a      	str	r2, [r3, #0]
  401596:	4770      	bx	lr
            EFC->EEFC_FMR = EEFC_FMR_FWS(4)|EEFC_FMR_CLOE;
  401598:	f04f 2204 	mov.w	r2, #67109888	; 0x4000400
  40159c:	4b09      	ldr	r3, [pc, #36]	; (4015c4 <system_init_flash+0x7c>)
  40159e:	601a      	str	r2, [r3, #0]
  4015a0:	4770      	bx	lr
  4015a2:	bf00      	nop
  4015a4:	015ef3bf 	.word	0x015ef3bf
  4015a8:	02bde77f 	.word	0x02bde77f
  4015ac:	041cdb3f 	.word	0x041cdb3f
  4015b0:	057bceff 	.word	0x057bceff
  4015b4:	06dac2bf 	.word	0x06dac2bf
  4015b8:	0839b67f 	.word	0x0839b67f
  4015bc:	04000500 	.word	0x04000500
  4015c0:	04000600 	.word	0x04000600
  4015c4:	400e0c00 	.word	0x400e0c00
  4015c8:	04000100 	.word	0x04000100
  4015cc:	04000200 	.word	0x04000200
  4015d0:	04000300 	.word	0x04000300

004015d4 <but1_callback>:
/************************************************************************/
/* handler / callbacks                                                  */
/************************************************************************/

void but1_callback(){
	if(freq > 2){
  4015d4:	4b04      	ldr	r3, [pc, #16]	; (4015e8 <but1_callback+0x14>)
  4015d6:	681b      	ldr	r3, [r3, #0]
  4015d8:	2b02      	cmp	r3, #2
  4015da:	dd03      	ble.n	4015e4 <but1_callback+0x10>
		freq -= 1;
  4015dc:	4a02      	ldr	r2, [pc, #8]	; (4015e8 <but1_callback+0x14>)
  4015de:	6813      	ldr	r3, [r2, #0]
  4015e0:	3b01      	subs	r3, #1
  4015e2:	6013      	str	r3, [r2, #0]
  4015e4:	4770      	bx	lr
  4015e6:	bf00      	nop
  4015e8:	20400020 	.word	0x20400020

004015ec <but2_callback>:
	}
}

void but2_callback(){
	if(flag){
  4015ec:	4b05      	ldr	r3, [pc, #20]	; (401604 <but2_callback+0x18>)
  4015ee:	781b      	ldrb	r3, [r3, #0]
  4015f0:	b91b      	cbnz	r3, 4015fa <but2_callback+0xe>
		flag = false;
	}
	else{
		flag = true;
  4015f2:	2201      	movs	r2, #1
  4015f4:	4b03      	ldr	r3, [pc, #12]	; (401604 <but2_callback+0x18>)
  4015f6:	701a      	strb	r2, [r3, #0]
  4015f8:	4770      	bx	lr
		flag = false;
  4015fa:	2200      	movs	r2, #0
  4015fc:	4b01      	ldr	r3, [pc, #4]	; (401604 <but2_callback+0x18>)
  4015fe:	701a      	strb	r2, [r3, #0]
  401600:	4770      	bx	lr
  401602:	bf00      	nop
  401604:	204006f0 	.word	0x204006f0

00401608 <but3_callback>:
	}
}

void but3_callback(){
	freq += 1;
  401608:	4a02      	ldr	r2, [pc, #8]	; (401614 <but3_callback+0xc>)
  40160a:	6813      	ldr	r3, [r2, #0]
  40160c:	3301      	adds	r3, #1
  40160e:	6013      	str	r3, [r2, #0]
  401610:	4770      	bx	lr
  401612:	bf00      	nop
  401614:	20400020 	.word	0x20400020

00401618 <io_init>:
/************************************************************************/
/* funes                                                              */
/************************************************************************/

void io_init(void)
{
  401618:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
  40161c:	b082      	sub	sp, #8

	// Configura led
	pmc_enable_periph_clk(ID_PIOA);
  40161e:	200a      	movs	r0, #10
  401620:	4c45      	ldr	r4, [pc, #276]	; (401738 <io_init+0x120>)
  401622:	47a0      	blx	r4
	pmc_enable_periph_clk(ID_PIOC);
  401624:	200c      	movs	r0, #12
  401626:	47a0      	blx	r4
	pmc_enable_periph_clk(ID_PIOD);
  401628:	2010      	movs	r0, #16
  40162a:	47a0      	blx	r4
	
	pio_configure(LED_PIO, PIO_OUTPUT_0, LED_IDX_MASK, PIO_DEFAULT);
  40162c:	4c43      	ldr	r4, [pc, #268]	; (40173c <io_init+0x124>)
  40162e:	2300      	movs	r3, #0
  401630:	f04f 4280 	mov.w	r2, #1073741824	; 0x40000000
  401634:	f04f 5140 	mov.w	r1, #805306368	; 0x30000000
  401638:	4620      	mov	r0, r4
  40163a:	4d41      	ldr	r5, [pc, #260]	; (401740 <io_init+0x128>)
  40163c:	47a8      	blx	r5
	pio_configure(BUT1_PIO, PIO_INPUT, BUT1_IDX_MASK, PIO_DEFAULT);
  40163e:	4f41      	ldr	r7, [pc, #260]	; (401744 <io_init+0x12c>)
  401640:	2300      	movs	r3, #0
  401642:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
  401646:	f04f 5120 	mov.w	r1, #671088640	; 0x28000000
  40164a:	4638      	mov	r0, r7
  40164c:	47a8      	blx	r5
	pio_configure(BUT2_PIO, PIO_INPUT, BUT2_IDX_MASK, PIO_DEFAULT);
  40164e:	2300      	movs	r3, #0
  401650:	f04f 4200 	mov.w	r2, #2147483648	; 0x80000000
  401654:	f04f 5120 	mov.w	r1, #671088640	; 0x28000000
  401658:	4620      	mov	r0, r4
  40165a:	47a8      	blx	r5
	pio_configure(BUT3_PIO, PIO_INPUT, BUT3_IDX_MASK, PIO_DEFAULT);
  40165c:	4e3a      	ldr	r6, [pc, #232]	; (401748 <io_init+0x130>)
  40165e:	2300      	movs	r3, #0
  401660:	f44f 2200 	mov.w	r2, #524288	; 0x80000
  401664:	f04f 5120 	mov.w	r1, #671088640	; 0x28000000
  401668:	4630      	mov	r0, r6
  40166a:	47a8      	blx	r5
	
	pio_set_output(LED_PIO, LED_IDX_MASK, 0, 0, 0);
  40166c:	2500      	movs	r5, #0
  40166e:	9500      	str	r5, [sp, #0]
  401670:	462b      	mov	r3, r5
  401672:	462a      	mov	r2, r5
  401674:	f04f 4180 	mov.w	r1, #1073741824	; 0x40000000
  401678:	4620      	mov	r0, r4
  40167a:	f8df 80ec 	ldr.w	r8, [pc, #236]	; 401768 <io_init+0x150>
  40167e:	47c0      	blx	r8
	
	pio_set_input(BUT1_PIO, BUT1_IDX_MASK, PIO_DEFAULT);
  401680:	462a      	mov	r2, r5
  401682:	f04f 5180 	mov.w	r1, #268435456	; 0x10000000
  401686:	4638      	mov	r0, r7
  401688:	f8df 80e0 	ldr.w	r8, [pc, #224]	; 40176c <io_init+0x154>
  40168c:	47c0      	blx	r8
	pio_set_input(BUT2_PIO, BUT2_IDX_MASK, PIO_DEFAULT);
  40168e:	462a      	mov	r2, r5
  401690:	f04f 4100 	mov.w	r1, #2147483648	; 0x80000000
  401694:	4620      	mov	r0, r4
  401696:	47c0      	blx	r8
	pio_set_input(BUT3_PIO, BUT3_IDX_MASK, PIO_DEFAULT);
  401698:	462a      	mov	r2, r5
  40169a:	f44f 2100 	mov.w	r1, #524288	; 0x80000
  40169e:	4630      	mov	r0, r6
  4016a0:	47c0      	blx	r8
	pio_pull_up(BUT1_PIO, BUT1_IDX_MASK, 1);
  4016a2:	2201      	movs	r2, #1
  4016a4:	f04f 5180 	mov.w	r1, #268435456	; 0x10000000
  4016a8:	4638      	mov	r0, r7
  4016aa:	4d28      	ldr	r5, [pc, #160]	; (40174c <io_init+0x134>)
  4016ac:	47a8      	blx	r5
	pio_pull_up(BUT2_PIO, BUT2_IDX_MASK, 1);
  4016ae:	2201      	movs	r2, #1
  4016b0:	f04f 4100 	mov.w	r1, #2147483648	; 0x80000000
  4016b4:	4620      	mov	r0, r4
  4016b6:	47a8      	blx	r5
	pio_pull_up(BUT3_PIO, BUT3_IDX_MASK, 1);
  4016b8:	2201      	movs	r2, #1
  4016ba:	f44f 2100 	mov.w	r1, #524288	; 0x80000
  4016be:	4630      	mov	r0, r6
  4016c0:	47a8      	blx	r5

	// Configura interrupo no pino referente ao botao e associa
	// funo de callback caso uma interrupo for gerada
	// a funo de callback  a: but_callback()
	pio_handler_set(BUT1_PIO, BUT1_PIO_ID, BUT1_IDX_MASK, PIO_IT_FALL_EDGE, but1_callback);
  4016c2:	4b23      	ldr	r3, [pc, #140]	; (401750 <io_init+0x138>)
  4016c4:	9300      	str	r3, [sp, #0]
  4016c6:	2350      	movs	r3, #80	; 0x50
  4016c8:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
  4016cc:	2110      	movs	r1, #16
  4016ce:	4638      	mov	r0, r7
  4016d0:	4d20      	ldr	r5, [pc, #128]	; (401754 <io_init+0x13c>)
  4016d2:	47a8      	blx	r5
	pio_handler_set(BUT2_PIO, BUT2_PIO_ID, BUT2_IDX_MASK, PIO_IT_FALL_EDGE, but2_callback);
  4016d4:	4b20      	ldr	r3, [pc, #128]	; (401758 <io_init+0x140>)
  4016d6:	9300      	str	r3, [sp, #0]
  4016d8:	2350      	movs	r3, #80	; 0x50
  4016da:	f04f 4200 	mov.w	r2, #2147483648	; 0x80000000
  4016de:	210c      	movs	r1, #12
  4016e0:	4620      	mov	r0, r4
  4016e2:	47a8      	blx	r5
	pio_handler_set(BUT3_PIO, BUT3_PIO_ID, BUT3_IDX_MASK, PIO_IT_FALL_EDGE, but3_callback);
  4016e4:	4b1d      	ldr	r3, [pc, #116]	; (40175c <io_init+0x144>)
  4016e6:	9300      	str	r3, [sp, #0]
  4016e8:	2350      	movs	r3, #80	; 0x50
  4016ea:	f44f 2200 	mov.w	r2, #524288	; 0x80000
  4016ee:	210a      	movs	r1, #10
  4016f0:	4630      	mov	r0, r6
  4016f2:	47a8      	blx	r5

	// Ativa interrupo
	pio_enable_interrupt(BUT1_PIO, BUT1_IDX_MASK);
  4016f4:	f04f 5180 	mov.w	r1, #268435456	; 0x10000000
  4016f8:	4638      	mov	r0, r7
  4016fa:	4d19      	ldr	r5, [pc, #100]	; (401760 <io_init+0x148>)
  4016fc:	47a8      	blx	r5
	pio_enable_interrupt(BUT2_PIO, BUT2_IDX_MASK);
  4016fe:	f04f 4100 	mov.w	r1, #2147483648	; 0x80000000
  401702:	4620      	mov	r0, r4
  401704:	47a8      	blx	r5
	pio_enable_interrupt(BUT3_PIO, BUT3_IDX_MASK);
  401706:	f44f 2100 	mov.w	r1, #524288	; 0x80000
  40170a:	4630      	mov	r0, r6
  40170c:	47a8      	blx	r5
  NVIC->ISER[(uint32_t)((int32_t)IRQn) >> 5] = (uint32_t)(1 << ((uint32_t)((int32_t)IRQn) & (uint32_t)0x1F)); /* enable interrupt */
  40170e:	4b15      	ldr	r3, [pc, #84]	; (401764 <io_init+0x14c>)
  401710:	f44f 6280 	mov.w	r2, #1024	; 0x400
  401714:	601a      	str	r2, [r3, #0]
    NVIC->IP[(uint32_t)(IRQn)]            = ((priority << (8 - __NVIC_PRIO_BITS)) & 0xff); } /* set Priority for device specific Interrupts  */
  401716:	2280      	movs	r2, #128	; 0x80
  401718:	f883 230a 	strb.w	r2, [r3, #778]	; 0x30a
  NVIC->ISER[(uint32_t)((int32_t)IRQn) >> 5] = (uint32_t)(1 << ((uint32_t)((int32_t)IRQn) & (uint32_t)0x1F)); /* enable interrupt */
  40171c:	f44f 5180 	mov.w	r1, #4096	; 0x1000
  401720:	6019      	str	r1, [r3, #0]
    NVIC->IP[(uint32_t)(IRQn)]            = ((priority << (8 - __NVIC_PRIO_BITS)) & 0xff); } /* set Priority for device specific Interrupts  */
  401722:	f883 230c 	strb.w	r2, [r3, #780]	; 0x30c
  NVIC->ISER[(uint32_t)((int32_t)IRQn) >> 5] = (uint32_t)(1 << ((uint32_t)((int32_t)IRQn) & (uint32_t)0x1F)); /* enable interrupt */
  401726:	f44f 3180 	mov.w	r1, #65536	; 0x10000
  40172a:	6019      	str	r1, [r3, #0]
    NVIC->IP[(uint32_t)(IRQn)]            = ((priority << (8 - __NVIC_PRIO_BITS)) & 0xff); } /* set Priority for device specific Interrupts  */
  40172c:	f883 2310 	strb.w	r2, [r3, #784]	; 0x310
	NVIC_SetPriority(ID_PIOA, 4); // Prioridade 4
	NVIC_EnableIRQ(ID_PIOC);
	NVIC_SetPriority(ID_PIOC, 4); // Prioridade 4
	NVIC_EnableIRQ(ID_PIOD);
	NVIC_SetPriority(ID_PIOD, 4); // Prioridade 4
}
  401730:	b002      	add	sp, #8
  401732:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
  401736:	bf00      	nop
  401738:	00401059 	.word	0x00401059
  40173c:	400e1200 	.word	0x400e1200
  401740:	00400d45 	.word	0x00400d45
  401744:	400e1400 	.word	0x400e1400
  401748:	400e0e00 	.word	0x400e0e00
  40174c:	00400c41 	.word	0x00400c41
  401750:	004015d5 	.word	0x004015d5
  401754:	00400e65 	.word	0x00400e65
  401758:	004015ed 	.word	0x004015ed
  40175c:	00401609 	.word	0x00401609
  401760:	00400e07 	.word	0x00400e07
  401764:	e000e100 	.word	0xe000e100
  401768:	00400d1b 	.word	0x00400d1b
  40176c:	00400ce5 	.word	0x00400ce5

00401770 <pisca_led>:

void pisca_led(){
  401770:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
	int t = 1000/freq;
  401772:	4b19      	ldr	r3, [pc, #100]	; (4017d8 <pisca_led+0x68>)
  401774:	681c      	ldr	r4, [r3, #0]
  401776:	f44f 707a 	mov.w	r0, #1000	; 0x3e8
  40177a:	fb90 f4f4 	sdiv	r4, r0, r4
	pio_clear(LED_PIO, LED_IDX_MASK);
  40177e:	f04f 4180 	mov.w	r1, #1073741824	; 0x40000000
  401782:	4816      	ldr	r0, [pc, #88]	; (4017dc <pisca_led+0x6c>)
  401784:	4b16      	ldr	r3, [pc, #88]	; (4017e0 <pisca_led+0x70>)
  401786:	4798      	blx	r3
	delay_ms(t);
  401788:	b1d4      	cbz	r4, 4017c0 <pisca_led+0x50>
  40178a:	17e7      	asrs	r7, r4, #31
  40178c:	4b15      	ldr	r3, [pc, #84]	; (4017e4 <pisca_led+0x74>)
  40178e:	fba4 0103 	umull	r0, r1, r4, r3
  401792:	fb03 1107 	mla	r1, r3, r7, r1
  401796:	f241 722c 	movw	r2, #5932	; 0x172c
  40179a:	2300      	movs	r3, #0
  40179c:	f241 742b 	movw	r4, #5931	; 0x172b
  4017a0:	2500      	movs	r5, #0
  4017a2:	1900      	adds	r0, r0, r4
  4017a4:	4169      	adcs	r1, r5
  4017a6:	4c10      	ldr	r4, [pc, #64]	; (4017e8 <pisca_led+0x78>)
  4017a8:	47a0      	blx	r4
  4017aa:	4605      	mov	r5, r0
  4017ac:	4c0f      	ldr	r4, [pc, #60]	; (4017ec <pisca_led+0x7c>)
  4017ae:	47a0      	blx	r4
	pio_set(LED_PIO, LED_IDX_MASK);
  4017b0:	f04f 4180 	mov.w	r1, #1073741824	; 0x40000000
  4017b4:	4809      	ldr	r0, [pc, #36]	; (4017dc <pisca_led+0x6c>)
  4017b6:	4b0e      	ldr	r3, [pc, #56]	; (4017f0 <pisca_led+0x80>)
  4017b8:	4798      	blx	r3
	delay_ms(t);
  4017ba:	4628      	mov	r0, r5
  4017bc:	47a0      	blx	r4
  4017be:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
	delay_ms(t);
  4017c0:	2033      	movs	r0, #51	; 0x33
  4017c2:	4c0a      	ldr	r4, [pc, #40]	; (4017ec <pisca_led+0x7c>)
  4017c4:	47a0      	blx	r4
	pio_set(LED_PIO, LED_IDX_MASK);
  4017c6:	f04f 4180 	mov.w	r1, #1073741824	; 0x40000000
  4017ca:	4804      	ldr	r0, [pc, #16]	; (4017dc <pisca_led+0x6c>)
  4017cc:	4b08      	ldr	r3, [pc, #32]	; (4017f0 <pisca_led+0x80>)
  4017ce:	4798      	blx	r3
	delay_ms(t);
  4017d0:	2033      	movs	r0, #51	; 0x33
  4017d2:	47a0      	blx	r4
  4017d4:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
  4017d6:	bf00      	nop
  4017d8:	20400020 	.word	0x20400020
  4017dc:	400e1200 	.word	0x400e1200
  4017e0:	00400c4f 	.word	0x00400c4f
  4017e4:	11e1a300 	.word	0x11e1a300
  4017e8:	00401875 	.word	0x00401875
  4017ec:	20400001 	.word	0x20400001
  4017f0:	00400c4b 	.word	0x00400c4b

004017f4 <main>:
/************************************************************************/
/* Main                                                                 */
/************************************************************************/

int main (void)
{
  4017f4:	b500      	push	{lr}
  4017f6:	b083      	sub	sp, #12
	/* Insert system clock initialization code here (sysclk_init()). */

	board_init();
  4017f8:	4b12      	ldr	r3, [pc, #72]	; (401844 <main+0x50>)
  4017fa:	4798      	blx	r3
	sysclk_init();
  4017fc:	4b12      	ldr	r3, [pc, #72]	; (401848 <main+0x54>)
  4017fe:	4798      	blx	r3
	
	WDT->WDT_MR = WDT_MR_WDDIS;
  401800:	f44f 4200 	mov.w	r2, #32768	; 0x8000
  401804:	4b11      	ldr	r3, [pc, #68]	; (40184c <main+0x58>)
  401806:	605a      	str	r2, [r3, #4]

	delay_init();

	gfx_mono_ssd1306_init();
  401808:	4b11      	ldr	r3, [pc, #68]	; (401850 <main+0x5c>)
  40180a:	4798      	blx	r3
	gfx_mono_draw_filled_circle(20, 16, 16, GFX_PIXEL_SET, GFX_WHOLE);
  40180c:	23ff      	movs	r3, #255	; 0xff
  40180e:	9300      	str	r3, [sp, #0]
  401810:	2301      	movs	r3, #1
  401812:	2210      	movs	r2, #16
  401814:	4611      	mov	r1, r2
  401816:	2014      	movs	r0, #20
  401818:	4c0e      	ldr	r4, [pc, #56]	; (401854 <main+0x60>)
  40181a:	47a0      	blx	r4
	gfx_mono_draw_string("mund", 50,16, &sysfont);
  40181c:	4b0e      	ldr	r3, [pc, #56]	; (401858 <main+0x64>)
  40181e:	2210      	movs	r2, #16
  401820:	2132      	movs	r1, #50	; 0x32
  401822:	480e      	ldr	r0, [pc, #56]	; (40185c <main+0x68>)
  401824:	4c0e      	ldr	r4, [pc, #56]	; (401860 <main+0x6c>)
  401826:	47a0      	blx	r4

	io_init();
  401828:	4b0e      	ldr	r3, [pc, #56]	; (401864 <main+0x70>)
  40182a:	4798      	blx	r3
	
	/* Insert application code here, after the board has been initialized. */
	while(1) {
		while(flag){
  40182c:	4c0e      	ldr	r4, [pc, #56]	; (401868 <main+0x74>)
			pisca_led();
		}
		pmc_sleep(SAM_PM_SMODE_SLEEP_WFI);
  40182e:	4e0f      	ldr	r6, [pc, #60]	; (40186c <main+0x78>)
			pisca_led();
  401830:	4d0f      	ldr	r5, [pc, #60]	; (401870 <main+0x7c>)
  401832:	e000      	b.n	401836 <main+0x42>
  401834:	47a8      	blx	r5
		while(flag){
  401836:	7823      	ldrb	r3, [r4, #0]
  401838:	2b00      	cmp	r3, #0
  40183a:	d1fb      	bne.n	401834 <main+0x40>
		pmc_sleep(SAM_PM_SMODE_SLEEP_WFI);
  40183c:	2002      	movs	r0, #2
  40183e:	47b0      	blx	r6
		while(flag){
  401840:	e7f9      	b.n	401836 <main+0x42>
  401842:	bf00      	nop
  401844:	00400b01 	.word	0x00400b01
  401848:	00400a91 	.word	0x00400a91
  40184c:	400e1850 	.word	0x400e1850
  401850:	0040072d 	.word	0x0040072d
  401854:	004004cd 	.word	0x004004cd
  401858:	2040000c 	.word	0x2040000c
  40185c:	0040273c 	.word	0x0040273c
  401860:	00400695 	.word	0x00400695
  401864:	00401619 	.word	0x00401619
  401868:	204006f0 	.word	0x204006f0
  40186c:	004010fd 	.word	0x004010fd
  401870:	00401771 	.word	0x00401771

00401874 <__aeabi_uldivmod>:
  401874:	b953      	cbnz	r3, 40188c <__aeabi_uldivmod+0x18>
  401876:	b94a      	cbnz	r2, 40188c <__aeabi_uldivmod+0x18>
  401878:	2900      	cmp	r1, #0
  40187a:	bf08      	it	eq
  40187c:	2800      	cmpeq	r0, #0
  40187e:	bf1c      	itt	ne
  401880:	f04f 31ff 	movne.w	r1, #4294967295
  401884:	f04f 30ff 	movne.w	r0, #4294967295
  401888:	f000 b97a 	b.w	401b80 <__aeabi_idiv0>
  40188c:	f1ad 0c08 	sub.w	ip, sp, #8
  401890:	e96d ce04 	strd	ip, lr, [sp, #-16]!
  401894:	f000 f806 	bl	4018a4 <__udivmoddi4>
  401898:	f8dd e004 	ldr.w	lr, [sp, #4]
  40189c:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
  4018a0:	b004      	add	sp, #16
  4018a2:	4770      	bx	lr

004018a4 <__udivmoddi4>:
  4018a4:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
  4018a8:	468c      	mov	ip, r1
  4018aa:	460d      	mov	r5, r1
  4018ac:	4604      	mov	r4, r0
  4018ae:	9e08      	ldr	r6, [sp, #32]
  4018b0:	2b00      	cmp	r3, #0
  4018b2:	d151      	bne.n	401958 <__udivmoddi4+0xb4>
  4018b4:	428a      	cmp	r2, r1
  4018b6:	4617      	mov	r7, r2
  4018b8:	d96d      	bls.n	401996 <__udivmoddi4+0xf2>
  4018ba:	fab2 fe82 	clz	lr, r2
  4018be:	f1be 0f00 	cmp.w	lr, #0
  4018c2:	d00b      	beq.n	4018dc <__udivmoddi4+0x38>
  4018c4:	f1ce 0c20 	rsb	ip, lr, #32
  4018c8:	fa01 f50e 	lsl.w	r5, r1, lr
  4018cc:	fa20 fc0c 	lsr.w	ip, r0, ip
  4018d0:	fa02 f70e 	lsl.w	r7, r2, lr
  4018d4:	ea4c 0c05 	orr.w	ip, ip, r5
  4018d8:	fa00 f40e 	lsl.w	r4, r0, lr
  4018dc:	ea4f 4a17 	mov.w	sl, r7, lsr #16
  4018e0:	0c25      	lsrs	r5, r4, #16
  4018e2:	fbbc f8fa 	udiv	r8, ip, sl
  4018e6:	fa1f f987 	uxth.w	r9, r7
  4018ea:	fb0a cc18 	mls	ip, sl, r8, ip
  4018ee:	ea45 450c 	orr.w	r5, r5, ip, lsl #16
  4018f2:	fb08 f309 	mul.w	r3, r8, r9
  4018f6:	42ab      	cmp	r3, r5
  4018f8:	d90a      	bls.n	401910 <__udivmoddi4+0x6c>
  4018fa:	19ed      	adds	r5, r5, r7
  4018fc:	f108 32ff 	add.w	r2, r8, #4294967295
  401900:	f080 8123 	bcs.w	401b4a <__udivmoddi4+0x2a6>
  401904:	42ab      	cmp	r3, r5
  401906:	f240 8120 	bls.w	401b4a <__udivmoddi4+0x2a6>
  40190a:	f1a8 0802 	sub.w	r8, r8, #2
  40190e:	443d      	add	r5, r7
  401910:	1aed      	subs	r5, r5, r3
  401912:	b2a4      	uxth	r4, r4
  401914:	fbb5 f0fa 	udiv	r0, r5, sl
  401918:	fb0a 5510 	mls	r5, sl, r0, r5
  40191c:	ea44 4405 	orr.w	r4, r4, r5, lsl #16
  401920:	fb00 f909 	mul.w	r9, r0, r9
  401924:	45a1      	cmp	r9, r4
  401926:	d909      	bls.n	40193c <__udivmoddi4+0x98>
  401928:	19e4      	adds	r4, r4, r7
  40192a:	f100 33ff 	add.w	r3, r0, #4294967295
  40192e:	f080 810a 	bcs.w	401b46 <__udivmoddi4+0x2a2>
  401932:	45a1      	cmp	r9, r4
  401934:	f240 8107 	bls.w	401b46 <__udivmoddi4+0x2a2>
  401938:	3802      	subs	r0, #2
  40193a:	443c      	add	r4, r7
  40193c:	eba4 0409 	sub.w	r4, r4, r9
  401940:	ea40 4008 	orr.w	r0, r0, r8, lsl #16
  401944:	2100      	movs	r1, #0
  401946:	2e00      	cmp	r6, #0
  401948:	d061      	beq.n	401a0e <__udivmoddi4+0x16a>
  40194a:	fa24 f40e 	lsr.w	r4, r4, lr
  40194e:	2300      	movs	r3, #0
  401950:	6034      	str	r4, [r6, #0]
  401952:	6073      	str	r3, [r6, #4]
  401954:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
  401958:	428b      	cmp	r3, r1
  40195a:	d907      	bls.n	40196c <__udivmoddi4+0xc8>
  40195c:	2e00      	cmp	r6, #0
  40195e:	d054      	beq.n	401a0a <__udivmoddi4+0x166>
  401960:	2100      	movs	r1, #0
  401962:	e886 0021 	stmia.w	r6, {r0, r5}
  401966:	4608      	mov	r0, r1
  401968:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
  40196c:	fab3 f183 	clz	r1, r3
  401970:	2900      	cmp	r1, #0
  401972:	f040 808e 	bne.w	401a92 <__udivmoddi4+0x1ee>
  401976:	42ab      	cmp	r3, r5
  401978:	d302      	bcc.n	401980 <__udivmoddi4+0xdc>
  40197a:	4282      	cmp	r2, r0
  40197c:	f200 80fa 	bhi.w	401b74 <__udivmoddi4+0x2d0>
  401980:	1a84      	subs	r4, r0, r2
  401982:	eb65 0503 	sbc.w	r5, r5, r3
  401986:	2001      	movs	r0, #1
  401988:	46ac      	mov	ip, r5
  40198a:	2e00      	cmp	r6, #0
  40198c:	d03f      	beq.n	401a0e <__udivmoddi4+0x16a>
  40198e:	e886 1010 	stmia.w	r6, {r4, ip}
  401992:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
  401996:	b912      	cbnz	r2, 40199e <__udivmoddi4+0xfa>
  401998:	2701      	movs	r7, #1
  40199a:	fbb7 f7f2 	udiv	r7, r7, r2
  40199e:	fab7 fe87 	clz	lr, r7
  4019a2:	f1be 0f00 	cmp.w	lr, #0
  4019a6:	d134      	bne.n	401a12 <__udivmoddi4+0x16e>
  4019a8:	1beb      	subs	r3, r5, r7
  4019aa:	0c3a      	lsrs	r2, r7, #16
  4019ac:	fa1f fc87 	uxth.w	ip, r7
  4019b0:	2101      	movs	r1, #1
  4019b2:	fbb3 f8f2 	udiv	r8, r3, r2
  4019b6:	0c25      	lsrs	r5, r4, #16
  4019b8:	fb02 3318 	mls	r3, r2, r8, r3
  4019bc:	ea45 4503 	orr.w	r5, r5, r3, lsl #16
  4019c0:	fb0c f308 	mul.w	r3, ip, r8
  4019c4:	42ab      	cmp	r3, r5
  4019c6:	d907      	bls.n	4019d8 <__udivmoddi4+0x134>
  4019c8:	19ed      	adds	r5, r5, r7
  4019ca:	f108 30ff 	add.w	r0, r8, #4294967295
  4019ce:	d202      	bcs.n	4019d6 <__udivmoddi4+0x132>
  4019d0:	42ab      	cmp	r3, r5
  4019d2:	f200 80d1 	bhi.w	401b78 <__udivmoddi4+0x2d4>
  4019d6:	4680      	mov	r8, r0
  4019d8:	1aed      	subs	r5, r5, r3
  4019da:	b2a3      	uxth	r3, r4
  4019dc:	fbb5 f0f2 	udiv	r0, r5, r2
  4019e0:	fb02 5510 	mls	r5, r2, r0, r5
  4019e4:	ea43 4405 	orr.w	r4, r3, r5, lsl #16
  4019e8:	fb0c fc00 	mul.w	ip, ip, r0
  4019ec:	45a4      	cmp	ip, r4
  4019ee:	d907      	bls.n	401a00 <__udivmoddi4+0x15c>
  4019f0:	19e4      	adds	r4, r4, r7
  4019f2:	f100 33ff 	add.w	r3, r0, #4294967295
  4019f6:	d202      	bcs.n	4019fe <__udivmoddi4+0x15a>
  4019f8:	45a4      	cmp	ip, r4
  4019fa:	f200 80b8 	bhi.w	401b6e <__udivmoddi4+0x2ca>
  4019fe:	4618      	mov	r0, r3
  401a00:	eba4 040c 	sub.w	r4, r4, ip
  401a04:	ea40 4008 	orr.w	r0, r0, r8, lsl #16
  401a08:	e79d      	b.n	401946 <__udivmoddi4+0xa2>
  401a0a:	4631      	mov	r1, r6
  401a0c:	4630      	mov	r0, r6
  401a0e:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
  401a12:	f1ce 0420 	rsb	r4, lr, #32
  401a16:	fa05 f30e 	lsl.w	r3, r5, lr
  401a1a:	fa07 f70e 	lsl.w	r7, r7, lr
  401a1e:	fa20 f804 	lsr.w	r8, r0, r4
  401a22:	0c3a      	lsrs	r2, r7, #16
  401a24:	fa25 f404 	lsr.w	r4, r5, r4
  401a28:	ea48 0803 	orr.w	r8, r8, r3
  401a2c:	fbb4 f1f2 	udiv	r1, r4, r2
  401a30:	ea4f 4518 	mov.w	r5, r8, lsr #16
  401a34:	fb02 4411 	mls	r4, r2, r1, r4
  401a38:	fa1f fc87 	uxth.w	ip, r7
  401a3c:	ea45 4504 	orr.w	r5, r5, r4, lsl #16
  401a40:	fb01 f30c 	mul.w	r3, r1, ip
  401a44:	42ab      	cmp	r3, r5
  401a46:	fa00 f40e 	lsl.w	r4, r0, lr
  401a4a:	d909      	bls.n	401a60 <__udivmoddi4+0x1bc>
  401a4c:	19ed      	adds	r5, r5, r7
  401a4e:	f101 30ff 	add.w	r0, r1, #4294967295
  401a52:	f080 808a 	bcs.w	401b6a <__udivmoddi4+0x2c6>
  401a56:	42ab      	cmp	r3, r5
  401a58:	f240 8087 	bls.w	401b6a <__udivmoddi4+0x2c6>
  401a5c:	3902      	subs	r1, #2
  401a5e:	443d      	add	r5, r7
  401a60:	1aeb      	subs	r3, r5, r3
  401a62:	fa1f f588 	uxth.w	r5, r8
  401a66:	fbb3 f0f2 	udiv	r0, r3, r2
  401a6a:	fb02 3310 	mls	r3, r2, r0, r3
  401a6e:	ea45 4503 	orr.w	r5, r5, r3, lsl #16
  401a72:	fb00 f30c 	mul.w	r3, r0, ip
  401a76:	42ab      	cmp	r3, r5
  401a78:	d907      	bls.n	401a8a <__udivmoddi4+0x1e6>
  401a7a:	19ed      	adds	r5, r5, r7
  401a7c:	f100 38ff 	add.w	r8, r0, #4294967295
  401a80:	d26f      	bcs.n	401b62 <__udivmoddi4+0x2be>
  401a82:	42ab      	cmp	r3, r5
  401a84:	d96d      	bls.n	401b62 <__udivmoddi4+0x2be>
  401a86:	3802      	subs	r0, #2
  401a88:	443d      	add	r5, r7
  401a8a:	1aeb      	subs	r3, r5, r3
  401a8c:	ea40 4101 	orr.w	r1, r0, r1, lsl #16
  401a90:	e78f      	b.n	4019b2 <__udivmoddi4+0x10e>
  401a92:	f1c1 0720 	rsb	r7, r1, #32
  401a96:	fa22 f807 	lsr.w	r8, r2, r7
  401a9a:	408b      	lsls	r3, r1
  401a9c:	fa05 f401 	lsl.w	r4, r5, r1
  401aa0:	ea48 0303 	orr.w	r3, r8, r3
  401aa4:	fa20 fe07 	lsr.w	lr, r0, r7
  401aa8:	ea4f 4c13 	mov.w	ip, r3, lsr #16
  401aac:	40fd      	lsrs	r5, r7
  401aae:	ea4e 0e04 	orr.w	lr, lr, r4
  401ab2:	fbb5 f9fc 	udiv	r9, r5, ip
  401ab6:	ea4f 441e 	mov.w	r4, lr, lsr #16
  401aba:	fb0c 5519 	mls	r5, ip, r9, r5
  401abe:	fa1f f883 	uxth.w	r8, r3
  401ac2:	ea44 4505 	orr.w	r5, r4, r5, lsl #16
  401ac6:	fb09 f408 	mul.w	r4, r9, r8
  401aca:	42ac      	cmp	r4, r5
  401acc:	fa02 f201 	lsl.w	r2, r2, r1
  401ad0:	fa00 fa01 	lsl.w	sl, r0, r1
  401ad4:	d908      	bls.n	401ae8 <__udivmoddi4+0x244>
  401ad6:	18ed      	adds	r5, r5, r3
  401ad8:	f109 30ff 	add.w	r0, r9, #4294967295
  401adc:	d243      	bcs.n	401b66 <__udivmoddi4+0x2c2>
  401ade:	42ac      	cmp	r4, r5
  401ae0:	d941      	bls.n	401b66 <__udivmoddi4+0x2c2>
  401ae2:	f1a9 0902 	sub.w	r9, r9, #2
  401ae6:	441d      	add	r5, r3
  401ae8:	1b2d      	subs	r5, r5, r4
  401aea:	fa1f fe8e 	uxth.w	lr, lr
  401aee:	fbb5 f0fc 	udiv	r0, r5, ip
  401af2:	fb0c 5510 	mls	r5, ip, r0, r5
  401af6:	ea4e 4405 	orr.w	r4, lr, r5, lsl #16
  401afa:	fb00 f808 	mul.w	r8, r0, r8
  401afe:	45a0      	cmp	r8, r4
  401b00:	d907      	bls.n	401b12 <__udivmoddi4+0x26e>
  401b02:	18e4      	adds	r4, r4, r3
  401b04:	f100 35ff 	add.w	r5, r0, #4294967295
  401b08:	d229      	bcs.n	401b5e <__udivmoddi4+0x2ba>
  401b0a:	45a0      	cmp	r8, r4
  401b0c:	d927      	bls.n	401b5e <__udivmoddi4+0x2ba>
  401b0e:	3802      	subs	r0, #2
  401b10:	441c      	add	r4, r3
  401b12:	ea40 4009 	orr.w	r0, r0, r9, lsl #16
  401b16:	eba4 0408 	sub.w	r4, r4, r8
  401b1a:	fba0 8902 	umull	r8, r9, r0, r2
  401b1e:	454c      	cmp	r4, r9
  401b20:	46c6      	mov	lr, r8
  401b22:	464d      	mov	r5, r9
  401b24:	d315      	bcc.n	401b52 <__udivmoddi4+0x2ae>
  401b26:	d012      	beq.n	401b4e <__udivmoddi4+0x2aa>
  401b28:	b156      	cbz	r6, 401b40 <__udivmoddi4+0x29c>
  401b2a:	ebba 030e 	subs.w	r3, sl, lr
  401b2e:	eb64 0405 	sbc.w	r4, r4, r5
  401b32:	fa04 f707 	lsl.w	r7, r4, r7
  401b36:	40cb      	lsrs	r3, r1
  401b38:	431f      	orrs	r7, r3
  401b3a:	40cc      	lsrs	r4, r1
  401b3c:	6037      	str	r7, [r6, #0]
  401b3e:	6074      	str	r4, [r6, #4]
  401b40:	2100      	movs	r1, #0
  401b42:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
  401b46:	4618      	mov	r0, r3
  401b48:	e6f8      	b.n	40193c <__udivmoddi4+0x98>
  401b4a:	4690      	mov	r8, r2
  401b4c:	e6e0      	b.n	401910 <__udivmoddi4+0x6c>
  401b4e:	45c2      	cmp	sl, r8
  401b50:	d2ea      	bcs.n	401b28 <__udivmoddi4+0x284>
  401b52:	ebb8 0e02 	subs.w	lr, r8, r2
  401b56:	eb69 0503 	sbc.w	r5, r9, r3
  401b5a:	3801      	subs	r0, #1
  401b5c:	e7e4      	b.n	401b28 <__udivmoddi4+0x284>
  401b5e:	4628      	mov	r0, r5
  401b60:	e7d7      	b.n	401b12 <__udivmoddi4+0x26e>
  401b62:	4640      	mov	r0, r8
  401b64:	e791      	b.n	401a8a <__udivmoddi4+0x1e6>
  401b66:	4681      	mov	r9, r0
  401b68:	e7be      	b.n	401ae8 <__udivmoddi4+0x244>
  401b6a:	4601      	mov	r1, r0
  401b6c:	e778      	b.n	401a60 <__udivmoddi4+0x1bc>
  401b6e:	3802      	subs	r0, #2
  401b70:	443c      	add	r4, r7
  401b72:	e745      	b.n	401a00 <__udivmoddi4+0x15c>
  401b74:	4608      	mov	r0, r1
  401b76:	e708      	b.n	40198a <__udivmoddi4+0xe6>
  401b78:	f1a8 0802 	sub.w	r8, r8, #2
  401b7c:	443d      	add	r5, r7
  401b7e:	e72b      	b.n	4019d8 <__udivmoddi4+0x134>

00401b80 <__aeabi_idiv0>:
  401b80:	4770      	bx	lr
  401b82:	bf00      	nop

00401b84 <__libc_init_array>:
  401b84:	b570      	push	{r4, r5, r6, lr}
  401b86:	4e0f      	ldr	r6, [pc, #60]	; (401bc4 <__libc_init_array+0x40>)
  401b88:	4d0f      	ldr	r5, [pc, #60]	; (401bc8 <__libc_init_array+0x44>)
  401b8a:	1b76      	subs	r6, r6, r5
  401b8c:	10b6      	asrs	r6, r6, #2
  401b8e:	bf18      	it	ne
  401b90:	2400      	movne	r4, #0
  401b92:	d005      	beq.n	401ba0 <__libc_init_array+0x1c>
  401b94:	3401      	adds	r4, #1
  401b96:	f855 3b04 	ldr.w	r3, [r5], #4
  401b9a:	4798      	blx	r3
  401b9c:	42a6      	cmp	r6, r4
  401b9e:	d1f9      	bne.n	401b94 <__libc_init_array+0x10>
  401ba0:	4e0a      	ldr	r6, [pc, #40]	; (401bcc <__libc_init_array+0x48>)
  401ba2:	4d0b      	ldr	r5, [pc, #44]	; (401bd0 <__libc_init_array+0x4c>)
  401ba4:	1b76      	subs	r6, r6, r5
  401ba6:	f000 fdcf 	bl	402748 <_init>
  401baa:	10b6      	asrs	r6, r6, #2
  401bac:	bf18      	it	ne
  401bae:	2400      	movne	r4, #0
  401bb0:	d006      	beq.n	401bc0 <__libc_init_array+0x3c>
  401bb2:	3401      	adds	r4, #1
  401bb4:	f855 3b04 	ldr.w	r3, [r5], #4
  401bb8:	4798      	blx	r3
  401bba:	42a6      	cmp	r6, r4
  401bbc:	d1f9      	bne.n	401bb2 <__libc_init_array+0x2e>
  401bbe:	bd70      	pop	{r4, r5, r6, pc}
  401bc0:	bd70      	pop	{r4, r5, r6, pc}
  401bc2:	bf00      	nop
  401bc4:	00402754 	.word	0x00402754
  401bc8:	00402754 	.word	0x00402754
  401bcc:	0040275c 	.word	0x0040275c
  401bd0:	00402754 	.word	0x00402754

00401bd4 <register_fini>:
  401bd4:	4b02      	ldr	r3, [pc, #8]	; (401be0 <register_fini+0xc>)
  401bd6:	b113      	cbz	r3, 401bde <register_fini+0xa>
  401bd8:	4802      	ldr	r0, [pc, #8]	; (401be4 <register_fini+0x10>)
  401bda:	f000 b805 	b.w	401be8 <atexit>
  401bde:	4770      	bx	lr
  401be0:	00000000 	.word	0x00000000
  401be4:	00401bf5 	.word	0x00401bf5

00401be8 <atexit>:
  401be8:	2300      	movs	r3, #0
  401bea:	4601      	mov	r1, r0
  401bec:	461a      	mov	r2, r3
  401bee:	4618      	mov	r0, r3
  401bf0:	f000 b81e 	b.w	401c30 <__register_exitproc>

00401bf4 <__libc_fini_array>:
  401bf4:	b538      	push	{r3, r4, r5, lr}
  401bf6:	4c0a      	ldr	r4, [pc, #40]	; (401c20 <__libc_fini_array+0x2c>)
  401bf8:	4d0a      	ldr	r5, [pc, #40]	; (401c24 <__libc_fini_array+0x30>)
  401bfa:	1b64      	subs	r4, r4, r5
  401bfc:	10a4      	asrs	r4, r4, #2
  401bfe:	d00a      	beq.n	401c16 <__libc_fini_array+0x22>
  401c00:	f104 4380 	add.w	r3, r4, #1073741824	; 0x40000000
  401c04:	3b01      	subs	r3, #1
  401c06:	eb05 0583 	add.w	r5, r5, r3, lsl #2
  401c0a:	3c01      	subs	r4, #1
  401c0c:	f855 3904 	ldr.w	r3, [r5], #-4
  401c10:	4798      	blx	r3
  401c12:	2c00      	cmp	r4, #0
  401c14:	d1f9      	bne.n	401c0a <__libc_fini_array+0x16>
  401c16:	e8bd 4038 	ldmia.w	sp!, {r3, r4, r5, lr}
  401c1a:	f000 bd9f 	b.w	40275c <_fini>
  401c1e:	bf00      	nop
  401c20:	0040276c 	.word	0x0040276c
  401c24:	00402768 	.word	0x00402768

00401c28 <__retarget_lock_acquire_recursive>:
  401c28:	4770      	bx	lr
  401c2a:	bf00      	nop

00401c2c <__retarget_lock_release_recursive>:
  401c2c:	4770      	bx	lr
  401c2e:	bf00      	nop

00401c30 <__register_exitproc>:
  401c30:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
  401c34:	4d2c      	ldr	r5, [pc, #176]	; (401ce8 <__register_exitproc+0xb8>)
  401c36:	4606      	mov	r6, r0
  401c38:	6828      	ldr	r0, [r5, #0]
  401c3a:	4698      	mov	r8, r3
  401c3c:	460f      	mov	r7, r1
  401c3e:	4691      	mov	r9, r2
  401c40:	f7ff fff2 	bl	401c28 <__retarget_lock_acquire_recursive>
  401c44:	4b29      	ldr	r3, [pc, #164]	; (401cec <__register_exitproc+0xbc>)
  401c46:	681c      	ldr	r4, [r3, #0]
  401c48:	f8d4 3148 	ldr.w	r3, [r4, #328]	; 0x148
  401c4c:	2b00      	cmp	r3, #0
  401c4e:	d03e      	beq.n	401cce <__register_exitproc+0x9e>
  401c50:	685a      	ldr	r2, [r3, #4]
  401c52:	2a1f      	cmp	r2, #31
  401c54:	dc1c      	bgt.n	401c90 <__register_exitproc+0x60>
  401c56:	f102 0e01 	add.w	lr, r2, #1
  401c5a:	b176      	cbz	r6, 401c7a <__register_exitproc+0x4a>
  401c5c:	eb03 0182 	add.w	r1, r3, r2, lsl #2
  401c60:	2401      	movs	r4, #1
  401c62:	f8c1 9088 	str.w	r9, [r1, #136]	; 0x88
  401c66:	f8d3 0188 	ldr.w	r0, [r3, #392]	; 0x188
  401c6a:	4094      	lsls	r4, r2
  401c6c:	4320      	orrs	r0, r4
  401c6e:	2e02      	cmp	r6, #2
  401c70:	f8c3 0188 	str.w	r0, [r3, #392]	; 0x188
  401c74:	f8c1 8108 	str.w	r8, [r1, #264]	; 0x108
  401c78:	d023      	beq.n	401cc2 <__register_exitproc+0x92>
  401c7a:	3202      	adds	r2, #2
  401c7c:	f8c3 e004 	str.w	lr, [r3, #4]
  401c80:	6828      	ldr	r0, [r5, #0]
  401c82:	f843 7022 	str.w	r7, [r3, r2, lsl #2]
  401c86:	f7ff ffd1 	bl	401c2c <__retarget_lock_release_recursive>
  401c8a:	2000      	movs	r0, #0
  401c8c:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
  401c90:	4b17      	ldr	r3, [pc, #92]	; (401cf0 <__register_exitproc+0xc0>)
  401c92:	b30b      	cbz	r3, 401cd8 <__register_exitproc+0xa8>
  401c94:	f44f 70c8 	mov.w	r0, #400	; 0x190
  401c98:	f3af 8000 	nop.w
  401c9c:	4603      	mov	r3, r0
  401c9e:	b1d8      	cbz	r0, 401cd8 <__register_exitproc+0xa8>
  401ca0:	f8d4 2148 	ldr.w	r2, [r4, #328]	; 0x148
  401ca4:	6002      	str	r2, [r0, #0]
  401ca6:	2100      	movs	r1, #0
  401ca8:	6041      	str	r1, [r0, #4]
  401caa:	460a      	mov	r2, r1
  401cac:	f8c4 0148 	str.w	r0, [r4, #328]	; 0x148
  401cb0:	f04f 0e01 	mov.w	lr, #1
  401cb4:	f8c0 1188 	str.w	r1, [r0, #392]	; 0x188
  401cb8:	f8c0 118c 	str.w	r1, [r0, #396]	; 0x18c
  401cbc:	2e00      	cmp	r6, #0
  401cbe:	d0dc      	beq.n	401c7a <__register_exitproc+0x4a>
  401cc0:	e7cc      	b.n	401c5c <__register_exitproc+0x2c>
  401cc2:	f8d3 118c 	ldr.w	r1, [r3, #396]	; 0x18c
  401cc6:	430c      	orrs	r4, r1
  401cc8:	f8c3 418c 	str.w	r4, [r3, #396]	; 0x18c
  401ccc:	e7d5      	b.n	401c7a <__register_exitproc+0x4a>
  401cce:	f504 73a6 	add.w	r3, r4, #332	; 0x14c
  401cd2:	f8c4 3148 	str.w	r3, [r4, #328]	; 0x148
  401cd6:	e7bb      	b.n	401c50 <__register_exitproc+0x20>
  401cd8:	6828      	ldr	r0, [r5, #0]
  401cda:	f7ff ffa7 	bl	401c2c <__retarget_lock_release_recursive>
  401cde:	f04f 30ff 	mov.w	r0, #4294967295
  401ce2:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
  401ce6:	bf00      	nop
  401ce8:	20400450 	.word	0x20400450
  401cec:	00402744 	.word	0x00402744
  401cf0:	00000000 	.word	0x00000000

00401cf4 <sysfont_glyphs>:
	...
  401d14:	00300030 00300030 00300030 00300000     0.0.0.0.0.0...0.
  401d24:	00000030 00000000 00000000 006c006c     0...........l.l.
  401d34:	006c006c 00000000 00000000 00000000     l.l.............
	...
  401d4c:	00280000 007c0028 00280028 0028007c     ..(.(.|.(.(.|.(.
  401d5c:	00000028 00000000 00000000 003c0010     (.............<.
  401d6c:	00200040 00080010 00780004 00000010     @. .......x.....
	...
  401d84:	007c0000 00a800a4 00280050 00940054     ..|.....P.(.T...
  401d94:	00000088 00000000 00000000 00900060     ............`...
  401da4:	00900090 00940060 00880088 00000070     ....`.......p...
	...
  401dbc:	00100010 00000010 00000000 00000000     ................
	...
  401dd8:	00100008 00200020 00200020 00200020     .... . . . . . .
  401de8:	00080010 00000000 00000000 00100020     ............ ...
  401df8:	00080008 00080008 00080008 00200010     .............. .
  401e08:	00000000 00280000 007c0010 00280010     ......(...|...(.
	...
  401e30:	00100010 00fe0010 00100010 00000010     ................
	...
  401e58:	00300010 00000020 00000000 00000000     ..0. ...........
  401e68:	00000000 007c0000 00000000 00000000     ......|.........
	...
  401e8c:	00300000 00000030 00000000 00000000     ..0.0...........
  401e9c:	00080000 00100008 00200010 00400020     .......... . .@.
  401eac:	00000040 00000000 00000000 00780000     @.............x.
  401ebc:	008c0084 00a40094 008400c4 00000078     ............x...
	...
  401ed4:	00100000 00500030 00100010 00100010     ....0.P.........
  401ee4:	0000007c 00000000 00000000 00700000     |.............p.
  401ef4:	00080088 00200010 00800040 000000f8     ...... .@.......
	...
  401f0c:	00700000 00080088 00080030 00880008     ..p.....0.......
  401f1c:	00000070 00000000 00000000 00080000     p...............
  401f2c:	00280018 00880048 000800fc 00000008     ..(.H...........
	...
  401f44:	00780000 00800080 000800f0 00080008     ..x.............
  401f54:	000000f0 00000000 00000000 00300000     ..............0.
  401f64:	00800040 008800f0 00880088 00000070     @...........p...
	...
  401f7c:	00f80000 00100008 00200010 00400020     .......... . .@.
  401f8c:	00000040 00000000 00000000 00700000     @.............p.
  401f9c:	00880088 00880070 00880088 00000070     ....p.......p...
	...
  401fb4:	00700000 00880088 00780088 00100008     ..p.......x.....
  401fc4:	00000060 00000000 00000000 00000000     `...............
  401fd4:	00300000 00000030 00300000 00000030     ..0.0.....0.0...
	...
  401ff0:	00300000 00000030 00300000 00600030     ..0.0.....0.0.`.
  402000:	00000040 00000000 00000000 00100008     @...............
  402010:	00400020 00100020 00000008 00000000      .@. ...........
	...
  40202c:	0000007c 0000007c 00000000 00000000     |...|...........
	...
  402044:	00200040 00080010 00200010 00000040     @. ....... .@...
	...
  40205c:	00300000 00080048 00200010 00000000     ..0.H..... .....
  40206c:	00000020 00000000 00000000 00000000      ...............
  40207c:	0042003c 00aa009a 00be00aa 00780080     <.B...........x.
	...
  402094:	00100000 00280028 007c0044 00440044     ....(.(.D.|.D.D.
  4020a4:	00000044 00000000 00000000 00f80000     D...............
  4020b4:	00840084 008400f8 00840084 000000f8     ................
	...
  4020cc:	003c0000 00800040 00800080 00400080     ..<.@.........@.
  4020dc:	0000003c 00000000 00000000 00f00000     <...............
  4020ec:	00840088 00840084 00880084 000000f0     ................
	...
  402104:	00f80000 00800080 008000f0 00800080     ................
  402114:	000000f8 00000000 00000000 00f80000     ................
  402124:	00800080 008000f8 00800080 00000080     ................
	...
  40213c:	003c0000 00800040 009c0080 00440084     ..<.@.........D.
  40214c:	00000038 00000000 00000000 00880000     8...............
  40215c:	00880088 008800f8 00880088 00000088     ................
	...
  402174:	00f80000 00200020 00200020 00200020     .... . . . . . .
  402184:	000000f8 00000000 00000000 00f80000     ................
  402194:	00080008 00080008 00080008 000000f0     ................
	...
  4021ac:	00840000 00900088 00d000a0 00840088     ................
  4021bc:	00000084 00000000 00000000 00800000     ................
  4021cc:	00800080 00800080 00800080 000000fc     ................
	...
  4021e4:	00840000 00cc00cc 00b400b4 00840084     ................
  4021f4:	00000084 00000000 00000000 00840000     ................
  402204:	00c400c4 00a400a4 00940094 0000008c     ................
	...
  40221c:	00780000 00840084 00840084 00840084     ..x.............
  40222c:	00000078 00000000 00000000 00f80000     x...............
  40223c:	00840084 00f80084 00800080 00000080     ................
	...
  402254:	00780000 00840084 00840084 00840084     ..x.............
  402264:	00200078 00000018 00000000 00f80000     x. .............
  402274:	00840084 00f80084 00840088 00000084     ................
	...
  40228c:	007c0000 00800080 00180060 00040004     ..|.....`.......
  40229c:	000000f8 00000000 00000000 00f80000     ................
  4022ac:	00200020 00200020 00200020 00000020      . . . . . . ...
	...
  4022c4:	00840000 00840084 00840084 00840084     ................
  4022d4:	00000078 00000000 00000000 00840000     x...............
  4022e4:	00840084 00480048 00300048 00000030     ....H.H.H.0.0...
	...
  4022fc:	00880000 00a800a8 00a800a8 005000a8     ..............P.
  40230c:	00000050 00000000 00000000 00880000     P...............
  40231c:	00500088 00200020 00880050 00000088     ..P. . .P.......
	...
  402334:	00880000 00880088 00500050 00200020     ........P.P. . .
  402344:	00000020 00000000 00000000 00fc0000      ...............
  402354:	00080004 00200010 00800040 000000fc     ...... .@.......
	...
  40236c:	00400070 00400040 00400040 00400040     p.@.@.@.@.@.@.@.
  40237c:	00400040 00000070 00000000 00400040     @.@.p.......@.@.
  40238c:	00200020 00100020 00100010 00080008      . . ...........
	...
  4023a4:	00080038 00080008 00080008 00080008     8...............
  4023b4:	00080008 00000038 00000000 00280010     ....8.........(.
  4023c4:	00000044 00000000 00000000 00000000     D...............
	...
  4023ec:	00000038 00000000 00000000 00200000     8............. .
  4023fc:	00000010 00000000 00000000 00000000     ................
	...
  402418:	00700000 00080008 00880078 0000007c     ..p.....x...|...
	...
  402430:	00800080 00f80080 00840084 00840084     ................
  402440:	000000f8 00000000 00000000 00000000     ................
  402450:	00780000 00800080 00800080 00000078     ..x.........x...
	...
  402468:	00040004 007c0004 00840084 008c0084     ......|.........
  402478:	00000074 00000000 00000000 00000000     t...............
  402488:	00780000 00fc0084 00800080 0000007c     ..x.........|...
	...
  4024a0:	0020001c 00fc0020 00200020 00200020     .. . ... . . . .
  4024b0:	000000fc 00000000 00000000 00000000     ................
  4024c0:	007c0000 00840084 00840084 0004007c     ..|.........|...
  4024d0:	00000078 00000000 00800080 00b80080     x...............
  4024e0:	008400c4 00840084 00000084 00000000     ................
  4024f0:	00000000 00100000 00700000 00100010     ..........p.....
  402500:	00100010 0000007c 00000000 00000000     ....|...........
  402510:	00080000 00780000 00080008 00080008     ......x.........
  402520:	00080008 00700008 00000000 00800080     ......p.........
  402530:	00880080 00a00090 008800d0 00000088     ................
	...
  402548:	002000e0 00200020 00200020 00200020     .. . . . . . . .
  402558:	000000f8 00000000 00000000 00000000     ................
  402568:	00a40000 00a400fc 00a400a4 000000a4     ................
	...
  402584:	00b80000 008400c4 00840084 00000084     ................
	...
  4025a0:	00780000 00840084 00840084 00000078     ..x.........x...
	...
  4025bc:	00b80000 008400c4 00840084 008000f8     ................
  4025cc:	00000080 00000000 00000000 007c0000     ..............|.
  4025dc:	00840084 00840084 0004007c 00000004     ........|.......
	...
  4025f4:	00d80000 00400060 00400040 000000f0     ....`.@.@.@.....
	...
  402610:	00780000 00400080 00080030 000000f0     ..x...@.0.......
	...
  40262c:	00fc0020 00200020 00200020 0000001c      ... . . . .....
	...
  402648:	00880000 00880088 00880088 0000007c     ............|...
	...
  402664:	00840000 00840084 00480048 00000030     ........H.H.0...
	...
  402680:	00880000 00a800a8 00a800a8 00000050     ............P...
	...
  40269c:	00880000 00200050 00500020 00000088     ....P. . .P.....
	...
  4026b8:	00840000 00480084 00300048 00200010     ......H.H.0... .
  4026c8:	00000040 00000000 00000000 00f80000     @...............
  4026d8:	00100008 00400020 000000f8 00000000     .... .@.........
  4026e8:	00000000 00200010 00100020 00200020     ...... . ... . .
  4026f8:	00200010 00100020 00000000 00000000     .. . ...........
  402708:	00100010 00100010 00000000 00100010     ................
  402718:	00100010 00000000 00000000 00100020     ............ ...
  402728:	00200010 00100010 00100020 00200010     .. ..... ..... .
  402738:	00000000 646e756d 00000000              ....mund....

00402744 <_global_impure_ptr>:
  402744:	20400028                                (.@ 

00402748 <_init>:
  402748:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
  40274a:	bf00      	nop
  40274c:	bcf8      	pop	{r3, r4, r5, r6, r7}
  40274e:	bc08      	pop	{r3}
  402750:	469e      	mov	lr, r3
  402752:	4770      	bx	lr

00402754 <__init_array_start>:
  402754:	00401bd5 	.word	0x00401bd5

00402758 <__frame_dummy_init_array_entry>:
  402758:	00400165                                e.@.

0040275c <_fini>:
  40275c:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
  40275e:	bf00      	nop
  402760:	bcf8      	pop	{r3, r4, r5, r6, r7}
  402762:	bc08      	pop	{r3}
  402764:	469e      	mov	lr, r3
  402766:	4770      	bx	lr

00402768 <__fini_array_start>:
  402768:	00400141 	.word	0x00400141

Disassembly of section .relocate:

20400000 <portable_delay_cycles>:
RAMFUNC
void portable_delay_cycles(unsigned long n)
{
	UNUSED(n);

	__asm (
20400000:	f3bf 8f5f 	dmb	sy
20400004:	3801      	subs	r0, #1
20400006:	d1fb      	bne.n	20400000 <portable_delay_cycles>
20400008:	4770      	bx	lr
	...

2040000c <sysfont>:
2040000c:	0000 0000 1cf4 0040 0e0a 7d20               ......@... }

20400018 <g_interrupt_enabled>:
20400018:	0001 0000                                   ....

2040001c <SystemCoreClock>:
2040001c:	0900 003d                                   ..=.

20400020 <freq>:
20400020:	0005 0000 0000 0000                         ........

20400028 <impure_data>:
20400028:	0000 0000 0314 2040 037c 2040 03e4 2040     ......@ |.@ ..@ 
	...
204000d0:	0001 0000 0000 0000 330e abcd 1234 e66d     .........3..4.m.
204000e0:	deec 0005 000b 0000 0000 0000 0000 0000     ................
	...

20400450 <__atexit_recursive_mutex>:
20400450:	06f4 2040                                   ..@ 
