Release 14.6 - xst P.68d (nt)
Copyright (c) 1995-2013 Xilinx, Inc.  All rights reserved.
--> Parameter TMPDIR set to xst/projnav.tmp


Total REAL time to Xst completion: 0.00 secs
Total CPU time to Xst completion: 0.13 secs
 
--> Parameter xsthdpdir set to xst


Total REAL time to Xst completion: 0.00 secs
Total CPU time to Xst completion: 0.14 secs
 
--> Reading design: top.prj

TABLE OF CONTENTS
  1) Synthesis Options Summary
  2) HDL Parsing
  3) HDL Elaboration
  4) HDL Synthesis
       4.1) HDL Synthesis Report
  5) Advanced HDL Synthesis
       5.1) Advanced HDL Synthesis Report
  6) Low Level Synthesis
  7) Partition Report
  8) Design Summary
       8.1) Primitive and Black Box Usage
       8.2) Device utilization summary
       8.3) Partition Resource Summary
       8.4) Timing Report
            8.4.1) Clock Information
            8.4.2) Asynchronous Control Signals Information
            8.4.3) Timing Summary
            8.4.4) Timing Details
            8.4.5) Cross Clock Domains Report


=========================================================================
*                      Synthesis Options Summary                        *
=========================================================================
---- Source Parameters
Input File Name                    : "top.prj"
Ignore Synthesis Constraint File   : NO

---- Target Parameters
Output File Name                   : "top"
Output Format                      : NGC
Target Device                      : xc6slx16-3-csg324

---- Source Options
Top Module Name                    : top
Automatic FSM Extraction           : YES
FSM Encoding Algorithm             : Auto
Safe Implementation                : No
FSM Style                          : LUT
RAM Extraction                     : Yes
RAM Style                          : Auto
ROM Extraction                     : Yes
Shift Register Extraction          : YES
ROM Style                          : Auto
Resource Sharing                   : YES
Asynchronous To Synchronous        : NO
Shift Register Minimum Size        : 2
Use DSP Block                      : Auto
Automatic Register Balancing       : No

---- Target Options
LUT Combining                      : Auto
Reduce Control Sets                : Auto
Add IO Buffers                     : YES
Global Maximum Fanout              : 100000
Add Generic Clock Buffer(BUFG)     : 16
Register Duplication               : YES
Optimize Instantiated Primitives   : NO
Use Clock Enable                   : Auto
Use Synchronous Set                : Auto
Use Synchronous Reset              : Auto
Pack IO Registers into IOBs        : Auto
Equivalent register Removal        : YES

---- General Options
Optimization Goal                  : Speed
Optimization Effort                : 1
Power Reduction                    : NO
Keep Hierarchy                     : No
Netlist Hierarchy                  : As_Optimized
RTL Output                         : Yes
Global Optimization                : AllClockNets
Read Cores                         : YES
Write Timing Constraints           : NO
Cross Clock Analysis               : NO
Hierarchy Separator                : /
Bus Delimiter                      : <>
Case Specifier                     : Maintain
Slice Utilization Ratio            : 100
BRAM Utilization Ratio             : 100
DSP48 Utilization Ratio            : 100
Auto BRAM Packing                  : NO
Slice Utilization Ratio Delta      : 5

=========================================================================


=========================================================================
*                          HDL Parsing                                  *
=========================================================================
Analyzing Verilog file "C:\Users\152\Desktop\cs-m152a\lab_4\DDR\vga640x480.v" into library work
Parsing module <vga640x480>.
Analyzing Verilog file "C:\Users\152\Desktop\cs-m152a\lab_4\DDR\square.v" into library work
Parsing module <square>.
Analyzing Verilog file "C:\Users\152\Desktop\cs-m152a\lab_4\DDR\top.v" into library work
Parsing module <top>.

=========================================================================
*                            HDL Elaboration                            *
=========================================================================
WARNING:HDLCompiler:1016 - "C:\Users\152\Desktop\cs-m152a\lab_4\DDR\top.v" Line 32: Port o_blanking is not connected to this instance

Elaborating module <top>.

Elaborating module <vga640x480>.
WARNING:HDLCompiler:413 - "C:\Users\152\Desktop\cs-m152a\lab_4\DDR\vga640x480.v" Line 33: Result of 32-bit expression is truncated to fit in 10-bit target.
WARNING:HDLCompiler:413 - "C:\Users\152\Desktop\cs-m152a\lab_4\DDR\vga640x480.v" Line 34: Result of 32-bit expression is truncated to fit in 9-bit target.
WARNING:HDLCompiler:413 - "C:\Users\152\Desktop\cs-m152a\lab_4\DDR\vga640x480.v" Line 60: Result of 11-bit expression is truncated to fit in 10-bit target.
WARNING:HDLCompiler:413 - "C:\Users\152\Desktop\cs-m152a\lab_4\DDR\vga640x480.v" Line 63: Result of 11-bit expression is truncated to fit in 10-bit target.

Elaborating module <square(IX=160,IY=120,H_SIZE=60)>.
WARNING:HDLCompiler:413 - "C:\Users\152\Desktop\cs-m152a\lab_4\DDR\square.v" Line 26: Result of 32-bit expression is truncated to fit in 12-bit target.
WARNING:HDLCompiler:413 - "C:\Users\152\Desktop\cs-m152a\lab_4\DDR\square.v" Line 27: Result of 13-bit expression is truncated to fit in 12-bit target.
WARNING:HDLCompiler:413 - "C:\Users\152\Desktop\cs-m152a\lab_4\DDR\square.v" Line 28: Result of 32-bit expression is truncated to fit in 12-bit target.
WARNING:HDLCompiler:413 - "C:\Users\152\Desktop\cs-m152a\lab_4\DDR\square.v" Line 29: Result of 13-bit expression is truncated to fit in 12-bit target.
WARNING:HDLCompiler:413 - "C:\Users\152\Desktop\cs-m152a\lab_4\DDR\square.v" Line 42: Result of 32-bit expression is truncated to fit in 12-bit target.
WARNING:HDLCompiler:413 - "C:\Users\152\Desktop\cs-m152a\lab_4\DDR\square.v" Line 43: Result of 32-bit expression is truncated to fit in 12-bit target.

Elaborating module <square(IX=320,IY=240,IY_DIR=0)>.
WARNING:HDLCompiler:413 - "C:\Users\152\Desktop\cs-m152a\lab_4\DDR\square.v" Line 26: Result of 32-bit expression is truncated to fit in 12-bit target.
WARNING:HDLCompiler:413 - "C:\Users\152\Desktop\cs-m152a\lab_4\DDR\square.v" Line 27: Result of 13-bit expression is truncated to fit in 12-bit target.
WARNING:HDLCompiler:413 - "C:\Users\152\Desktop\cs-m152a\lab_4\DDR\square.v" Line 28: Result of 32-bit expression is truncated to fit in 12-bit target.
WARNING:HDLCompiler:413 - "C:\Users\152\Desktop\cs-m152a\lab_4\DDR\square.v" Line 29: Result of 13-bit expression is truncated to fit in 12-bit target.
WARNING:HDLCompiler:413 - "C:\Users\152\Desktop\cs-m152a\lab_4\DDR\square.v" Line 42: Result of 32-bit expression is truncated to fit in 12-bit target.
WARNING:HDLCompiler:413 - "C:\Users\152\Desktop\cs-m152a\lab_4\DDR\square.v" Line 43: Result of 32-bit expression is truncated to fit in 12-bit target.

Elaborating module <square(IX=480,IY=360,H_SIZE=100)>.
WARNING:HDLCompiler:413 - "C:\Users\152\Desktop\cs-m152a\lab_4\DDR\square.v" Line 26: Result of 32-bit expression is truncated to fit in 12-bit target.
WARNING:HDLCompiler:413 - "C:\Users\152\Desktop\cs-m152a\lab_4\DDR\square.v" Line 27: Result of 13-bit expression is truncated to fit in 12-bit target.
WARNING:HDLCompiler:413 - "C:\Users\152\Desktop\cs-m152a\lab_4\DDR\square.v" Line 28: Result of 32-bit expression is truncated to fit in 12-bit target.
WARNING:HDLCompiler:413 - "C:\Users\152\Desktop\cs-m152a\lab_4\DDR\square.v" Line 29: Result of 13-bit expression is truncated to fit in 12-bit target.
WARNING:HDLCompiler:413 - "C:\Users\152\Desktop\cs-m152a\lab_4\DDR\square.v" Line 42: Result of 32-bit expression is truncated to fit in 12-bit target.
WARNING:HDLCompiler:413 - "C:\Users\152\Desktop\cs-m152a\lab_4\DDR\square.v" Line 43: Result of 32-bit expression is truncated to fit in 12-bit target.
WARNING:HDLCompiler:413 - "C:\Users\152\Desktop\cs-m152a\lab_4\DDR\top.v" Line 81: Result of 32-bit expression is truncated to fit in 1-bit target.
WARNING:HDLCompiler:413 - "C:\Users\152\Desktop\cs-m152a\lab_4\DDR\top.v" Line 83: Result of 32-bit expression is truncated to fit in 1-bit target.
WARNING:HDLCompiler:413 - "C:\Users\152\Desktop\cs-m152a\lab_4\DDR\top.v" Line 85: Result of 32-bit expression is truncated to fit in 1-bit target.
WARNING:HDLCompiler:634 - "C:\Users\152\Desktop\cs-m152a\lab_4\DDR\top.v" Line 15: Net <VGA_R[2]> does not have a driver.
WARNING:HDLCompiler:634 - "C:\Users\152\Desktop\cs-m152a\lab_4\DDR\top.v" Line 16: Net <VGA_G[2]> does not have a driver.
WARNING:HDLCompiler:634 - "C:\Users\152\Desktop\cs-m152a\lab_4\DDR\top.v" Line 17: Net <VGA_B[2]> does not have a driver.
WARNING:Xst:2972 - "C:\Users\152\Desktop\cs-m152a\lab_4\DDR\top.v" line 48. All outputs of instance <sq_a_anim> of block <square> are unconnected in block <top>. Underlying logic will be removed.
WARNING:Xst:2972 - "C:\Users\152\Desktop\cs-m152a\lab_4\DDR\top.v" line 59. All outputs of instance <sq_b_anim> of block <square> are unconnected in block <top>. Underlying logic will be removed.
WARNING:Xst:2972 - "C:\Users\152\Desktop\cs-m152a\lab_4\DDR\top.v" line 70. All outputs of instance <sq_c_anim> of block <square> are unconnected in block <top>. Underlying logic will be removed.

=========================================================================
*                           HDL Synthesis                               *
=========================================================================

Synthesizing Unit <top>.
    Related source file is "C:\Users\152\Desktop\cs-m152a\lab_4\DDR\top.v".
INFO:Xst:3210 - "C:\Users\152\Desktop\cs-m152a\lab_4\DDR\top.v" line 32: Output port <o_x> of the instance <display> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "C:\Users\152\Desktop\cs-m152a\lab_4\DDR\top.v" line 32: Output port <o_y> of the instance <display> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "C:\Users\152\Desktop\cs-m152a\lab_4\DDR\top.v" line 32: Output port <o_blanking> of the instance <display> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "C:\Users\152\Desktop\cs-m152a\lab_4\DDR\top.v" line 32: Output port <o_active> of the instance <display> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "C:\Users\152\Desktop\cs-m152a\lab_4\DDR\top.v" line 32: Output port <o_screenend> of the instance <display> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "C:\Users\152\Desktop\cs-m152a\lab_4\DDR\top.v" line 48: Output port <o_x1> of the instance <sq_a_anim> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "C:\Users\152\Desktop\cs-m152a\lab_4\DDR\top.v" line 48: Output port <o_x2> of the instance <sq_a_anim> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "C:\Users\152\Desktop\cs-m152a\lab_4\DDR\top.v" line 48: Output port <o_y1> of the instance <sq_a_anim> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "C:\Users\152\Desktop\cs-m152a\lab_4\DDR\top.v" line 48: Output port <o_y2> of the instance <sq_a_anim> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "C:\Users\152\Desktop\cs-m152a\lab_4\DDR\top.v" line 59: Output port <o_x1> of the instance <sq_b_anim> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "C:\Users\152\Desktop\cs-m152a\lab_4\DDR\top.v" line 59: Output port <o_x2> of the instance <sq_b_anim> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "C:\Users\152\Desktop\cs-m152a\lab_4\DDR\top.v" line 59: Output port <o_y1> of the instance <sq_b_anim> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "C:\Users\152\Desktop\cs-m152a\lab_4\DDR\top.v" line 59: Output port <o_y2> of the instance <sq_b_anim> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "C:\Users\152\Desktop\cs-m152a\lab_4\DDR\top.v" line 70: Output port <o_x1> of the instance <sq_c_anim> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "C:\Users\152\Desktop\cs-m152a\lab_4\DDR\top.v" line 70: Output port <o_x2> of the instance <sq_c_anim> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "C:\Users\152\Desktop\cs-m152a\lab_4\DDR\top.v" line 70: Output port <o_y1> of the instance <sq_c_anim> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "C:\Users\152\Desktop\cs-m152a\lab_4\DDR\top.v" line 70: Output port <o_y2> of the instance <sq_c_anim> is unconnected or connected to loadless signal.
WARNING:Xst:653 - Signal <VGA_R<2:0>> is used but never assigned. This sourceless signal will be automatically connected to value GND.
WARNING:Xst:653 - Signal <VGA_G<2:0>> is used but never assigned. This sourceless signal will be automatically connected to value GND.
WARNING:Xst:653 - Signal <VGA_B<2:0>> is used but never assigned. This sourceless signal will be automatically connected to value GND.
    Found 1-bit register for signal <pix_stb>.
    Found 16-bit register for signal <cnt>.
    Found 17-bit adder for signal <n0013> created at line 30.
    Summary:
	inferred   1 Adder/Subtractor(s).
	inferred  17 D-type flip-flop(s).
Unit <top> synthesized.

Synthesizing Unit <vga640x480>.
    Related source file is "C:\Users\152\Desktop\cs-m152a\lab_4\DDR\vga640x480.v".
    Found 10-bit register for signal <v_count>.
    Found 10-bit register for signal <h_count>.
    Found 11-bit subtractor for signal <GND_2_o_GND_2_o_sub_6_OUT> created at line 33.
    Found 10-bit adder for signal <v_count[9]_GND_2_o_add_21_OUT> created at line 60.
    Found 10-bit adder for signal <h_count[9]_GND_2_o_add_22_OUT> created at line 63.
    Found 10-bit comparator lessequal for signal <n0000> created at line 29
    Found 10-bit comparator greater for signal <h_count[9]_GND_2_o_LessThan_2_o> created at line 29
    Found 10-bit comparator lessequal for signal <n0005> created at line 30
    Found 10-bit comparator greater for signal <v_count[9]_GND_2_o_LessThan_4_o> created at line 30
    Found 10-bit comparator lessequal for signal <n0012> created at line 34
    Found 10-bit comparator greater for signal <h_count[9]_GND_2_o_LessThan_10_o> created at line 37
    Found 10-bit comparator greater for signal <GND_2_o_v_count[9]_LessThan_11_o> created at line 37
    Summary:
	inferred   3 Adder/Subtractor(s).
	inferred  20 D-type flip-flop(s).
	inferred   7 Comparator(s).
	inferred   4 Multiplexer(s).
Unit <vga640x480> synthesized.

=========================================================================
HDL Synthesis Report

Macro Statistics
# Adders/Subtractors                                   : 4
 10-bit adder                                          : 2
 11-bit subtractor                                     : 1
 17-bit adder                                          : 1
# Registers                                            : 3
 10-bit register                                       : 2
 17-bit register                                       : 1
# Comparators                                          : 7
 10-bit comparator greater                             : 4
 10-bit comparator lessequal                           : 3
# Multiplexers                                         : 4
 10-bit 2-to-1 multiplexer                             : 2
 32-bit 2-to-1 multiplexer                             : 2

=========================================================================

=========================================================================
*                       Advanced HDL Synthesis                          *
=========================================================================


Synthesizing (advanced) Unit <vga640x480>.
The following registers are absorbed into counter <h_count>: 1 register on signal <h_count>.
Unit <vga640x480> synthesized (advanced).

=========================================================================
Advanced HDL Synthesis Report

Macro Statistics
# Adders/Subtractors                                   : 3
 10-bit adder                                          : 1
 11-bit subtractor                                     : 1
 17-bit adder                                          : 1
# Counters                                             : 1
 10-bit up counter                                     : 1
# Registers                                            : 27
 Flip-Flops                                            : 27
# Comparators                                          : 7
 10-bit comparator greater                             : 4
 10-bit comparator lessequal                           : 3
# Multiplexers                                         : 4
 10-bit 2-to-1 multiplexer                             : 2
 32-bit 2-to-1 multiplexer                             : 2

=========================================================================

=========================================================================
*                         Low Level Synthesis                           *
=========================================================================
WARNING:Xst:2677 - Node <pix_stb> of sequential type is unconnected in block <top>.
WARNING:Xst:2677 - Node <cnt_0> of sequential type is unconnected in block <top>.
WARNING:Xst:2677 - Node <cnt_1> of sequential type is unconnected in block <top>.
WARNING:Xst:2677 - Node <cnt_2> of sequential type is unconnected in block <top>.
WARNING:Xst:2677 - Node <cnt_3> of sequential type is unconnected in block <top>.
WARNING:Xst:2677 - Node <cnt_4> of sequential type is unconnected in block <top>.
WARNING:Xst:2677 - Node <cnt_5> of sequential type is unconnected in block <top>.
WARNING:Xst:2677 - Node <cnt_6> of sequential type is unconnected in block <top>.
WARNING:Xst:2677 - Node <cnt_7> of sequential type is unconnected in block <top>.
WARNING:Xst:2677 - Node <cnt_8> of sequential type is unconnected in block <top>.
WARNING:Xst:2677 - Node <cnt_9> of sequential type is unconnected in block <top>.
WARNING:Xst:2677 - Node <cnt_10> of sequential type is unconnected in block <top>.
WARNING:Xst:2677 - Node <cnt_11> of sequential type is unconnected in block <top>.
WARNING:Xst:2677 - Node <cnt_12> of sequential type is unconnected in block <top>.

Optimizing unit <top> ...

Optimizing unit <vga640x480> ...

Mapping all equations...
Building and optimizing final netlist ...
Found area constraint ratio of 100 (+ 5) on block top, actual ratio is 0.

Final Macro Processing ...

=========================================================================
Final Register Report

Macro Statistics
# Registers                                            : 23
 Flip-Flops                                            : 23

=========================================================================

=========================================================================
*                           Partition Report                            *
=========================================================================

Partition Implementation Status
-------------------------------

  No Partitions were found in this design.

-------------------------------

=========================================================================
*                            Design Summary                             *
=========================================================================

Top Level Output File Name         : top.ngc

Primitive and Black Box Usage:
------------------------------
# BELS                             : 76
#      GND                         : 1
#      INV                         : 2
#      LUT1                        : 9
#      LUT2                        : 5
#      LUT3                        : 3
#      LUT4                        : 12
#      LUT5                        : 3
#      LUT6                        : 21
#      MUXCY                       : 9
#      VCC                         : 1
#      XORCY                       : 10
# FlipFlops/Latches                : 23
#      FD                          : 14
#      FDRE                        : 9
# Clock Buffers                    : 1
#      BUFGP                       : 1
# IO Buffers                       : 12
#      IBUF                        : 1
#      OBUF                        : 11

Device utilization summary:
---------------------------

Selected Device : 6slx16csg324-3 


Slice Logic Utilization: 
 Number of Slice Registers:              23  out of  18224     0%  
 Number of Slice LUTs:                   55  out of   9112     0%  
    Number used as Logic:                55  out of   9112     0%  

Slice Logic Distribution: 
 Number of LUT Flip Flop pairs used:     55
   Number with an unused Flip Flop:      32  out of     55    58%  
   Number with an unused LUT:             0  out of     55     0%  
   Number of fully used LUT-FF pairs:    23  out of     55    41%  
   Number of unique control sets:         2

IO Utilization: 
 Number of IOs:                          13
 Number of bonded IOBs:                  13  out of    232     5%  

Specific Feature Utilization:
 Number of BUFG/BUFGCTRLs:                1  out of     16     6%  

---------------------------
Partition Resource Summary:
---------------------------

  No Partitions were found in this design.

---------------------------


=========================================================================
Timing Report

NOTE: THESE TIMING NUMBERS ARE ONLY A SYNTHESIS ESTIMATE.
      FOR ACCURATE TIMING INFORMATION PLEASE REFER TO THE TRACE REPORT
      GENERATED AFTER PLACE-and-ROUTE.

Clock Information:
------------------
-----------------------------------+------------------------+-------+
Clock Signal                       | Clock buffer(FF name)  | Load  |
-----------------------------------+------------------------+-------+
CLK                                | BUFGP                  | 23    |
-----------------------------------+------------------------+-------+

Asynchronous Control Signals Information:
----------------------------------------
No asynchronous control signals found in this design

Timing Summary:
---------------
Speed Grade: -3

   Minimum period: 3.910ns (Maximum Frequency: 255.768MHz)
   Minimum input arrival time before clock: 3.623ns
   Maximum output required time after clock: 5.862ns
   Maximum combinational path delay: No path found

Timing Details:
---------------
All values displayed in nanoseconds (ns)

=========================================================================
Timing constraint: Default period analysis for Clock 'CLK'
  Clock period: 3.910ns (frequency: 255.768MHz)
  Total number of paths / destination ports: 562 / 41
-------------------------------------------------------------------------
Delay:               3.910ns (Levels of Logic = 2)
  Source:            display/h_count_0 (FF)
  Destination:       display/v_count_9 (FF)
  Source Clock:      CLK rising
  Destination Clock: CLK rising

  Data Path: display/h_count_0 to display/v_count_9
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FD:C->Q               3   0.447   0.995  display/h_count_0 (display/h_count_0)
     LUT5:I0->O           12   0.203   0.909  display/GND_2_o_GND_2_o_equal_15_o<9>_SW0 (N13)
     LUT6:I5->O            9   0.205   0.829  display/_n0087_inv1 (display/_n0087_inv)
     FDRE:CE                   0.322          display/v_count_1
    ----------------------------------------
    Total                      3.910ns (1.177ns logic, 2.733ns route)
                                       (30.1% logic, 69.9% route)

=========================================================================
Timing constraint: Default OFFSET IN BEFORE for Clock 'CLK'
  Total number of paths / destination ports: 20 / 20
-------------------------------------------------------------------------
Offset:              3.623ns (Levels of Logic = 2)
  Source:            RST_BTN (PAD)
  Destination:       display/v_count_9 (FF)
  Destination Clock: CLK rising

  Data Path: RST_BTN to display/v_count_9
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     IBUF:I->O             4   1.222   1.048  RST_BTN_IBUF (RST_BTN_IBUF)
     LUT6:I0->O            9   0.203   0.829  display/_n0087_inv1 (display/_n0087_inv)
     FDRE:CE                   0.322          display/v_count_1
    ----------------------------------------
    Total                      3.623ns (1.747ns logic, 1.876ns route)
                                       (48.2% logic, 51.8% route)

=========================================================================
Timing constraint: Default OFFSET OUT AFTER for Clock 'CLK'
  Total number of paths / destination ports: 15 / 2
-------------------------------------------------------------------------
Offset:              5.862ns (Levels of Logic = 3)
  Source:            display/v_count_1 (FF)
  Destination:       VGA_VS_O (PAD)
  Source Clock:      CLK rising

  Data Path: display/v_count_1 to VGA_VS_O
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FDRE:C->Q             8   0.447   1.050  display/v_count_1 (display/v_count_1)
     LUT4:I0->O            1   0.203   0.808  display/o_vs_SW0 (N11)
     LUT6:I3->O            1   0.205   0.579  display/o_vs (VGA_VS_O_OBUF)
     OBUF:I->O                 2.571          VGA_VS_O_OBUF (VGA_VS_O)
    ----------------------------------------
    Total                      5.862ns (3.426ns logic, 2.436ns route)
                                       (58.4% logic, 41.6% route)

=========================================================================

Cross Clock Domains Report:
--------------------------

Clock to Setup on destination clock CLK
---------------+---------+---------+---------+---------+
               | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock   |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
---------------+---------+---------+---------+---------+
CLK            |    3.910|         |         |         |
---------------+---------+---------+---------+---------+

=========================================================================


Total REAL time to Xst completion: 6.00 secs
Total CPU time to Xst completion: 6.07 secs
 
--> 

Total memory usage is 214276 kilobytes

Number of errors   :    0 (   0 filtered)
Number of warnings :   49 (   0 filtered)
Number of infos    :   17 (   0 filtered)

