;redcode
;assert 1
	ADD -12, 8
	JMZ 177, #106
	JMZ 177, #106
	DJN -2, <-19
	SLT 110, 30
	DJN -1, #-12
	MOV -17, @-4
	DJN 0, 10
	DJN 0, 10
	DJN 0, 0
	SUB @12, 17
	DJN 0, 0
	ADD #111, 103
	SUB #11, 3
	ADD #111, 103
	SUB <0, @-1
	DJN 0, 0
	ADD #111, 103
	SPL @132, 103
	MOV -17, @-4
	ADD #111, 103
	SPL @132, 103
	MOV -17, @-4
	ADD #111, 103
	SLT 110, 30
	SLT 110, 30
	DJN -1, #-12
	MOV -17, @-4
	ADD #111, 103
	SUB <0, @-1
	SUB @12, 7
	SUB #11, 3
	ADD #111, 103
	MOV -17, @-4
	ADD #111, 103
	SUB <0, @-1
	SUB @12, 17
	SUB #11, 3
	SUB @12, 17
	ADD -12, 8
	DAT <232, <60
	SUB 0, 3
	DAT <232, <60
	SLT 110, 30
	DJN -1, #-12
	JMZ 177, #106
	SUB 0, 3
	SLT 110, 30
	DJN -1, #-12
	DJN 1, #10
	DAT <232, <60
	SLT 110, 30
	DJN -1, #-12
	JMZ 177, #106
	ADD #111, 103
	SUB <0, @-1
	SUB <0, @-1
	DJN -1, #-12
	JMZ 177, #106
	DJN -2, <-19
	DJN -1, #-12
	JMZ 177, #106
	DJN -1, #-12
	DJN -1, #-12
	JMZ 177, #106
	DJN 320, 30
	DAT <232, <70
	SLT 110, 30
	DJN -1, #-12
	JMZ 177, #106
	DJN -2, <-19
