#-----------------------------------------------------------
# Vivado v2022.2 (64-bit)
# SW Build 3671981 on Fri Oct 14 05:00:03 MDT 2022
# IP Build 3669848 on Fri Oct 14 08:30:02 MDT 2022
# Start of session at: Thu Nov 24 14:06:40 2022
# Process ID: 6556
# Current directory: C:/Users/vikto/Experiments/4BitAdder/4BitAdder.runs/synth_1
# Command line: vivado.exe -log design_1_wrapper.vds -product Vivado -mode batch -messageDb vivado.pb -notrace -source design_1_wrapper.tcl
# Log file: C:/Users/vikto/Experiments/4BitAdder/4BitAdder.runs/synth_1/design_1_wrapper.vds
# Journal file: C:/Users/vikto/Experiments/4BitAdder/4BitAdder.runs/synth_1\vivado.jou
# Running On: DESKTOP-Q90JH2A, OS: Windows, CPU Frequency: 2594 MHz, CPU Physical cores: 2, Host memory: 8501 MB
#-----------------------------------------------------------
source design_1_wrapper.tcl -notrace
create_project: Time (s): cpu = 00:00:07 ; elapsed = 00:00:07 . Memory (MB): peak = 381.797 ; gain = 46.070
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1700] Loaded user IP repository 'c:/Users/vikto/Experiments'.
WARNING: [IP_Flow 19-3656] If you move the project, the path for repository 'c:/Users/vikto/Experiments' may become invalid. A better location for the repository would be in a path adjacent to the project. (Current project location is 'c:/Users/vikto/Experiments/4BitAdder/4BitAdder.runs/synth_1'.)
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository 'C:/Xilinx/Vivado/2022.2/data/ip'.
Command: synth_design -top design_1_wrapper -part xc7a100tcsg324-1
Starting synth_design
Attempting to get a license for feature 'Synthesis' and/or device 'xc7a100t'
INFO: [Common 17-349] Got license for feature 'Synthesis' and/or device 'xc7a100t'
INFO: [Device 21-403] Loading part xc7a100tcsg324-1
INFO: [Synth 8-7079] Multithreading enabled for synth_design using a maximum of 2 processes.
INFO: [Synth 8-7078] Launching helper process for spawning children vivado processes
INFO: [Synth 8-7075] Helper process launched with PID 3296
INFO: [Synth 8-11241] undeclared symbol 'REGCCE', assumed default net type 'wire' [C:/Xilinx/Vivado/2022.2/data/verilog/src/unimacro/BRAM_SINGLE_MACRO.v:2170]
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:00:08 ; elapsed = 00:00:09 . Memory (MB): peak = 1213.863 ; gain = 407.059
---------------------------------------------------------------------------------
INFO: [Synth 8-638] synthesizing module 'design_1_wrapper' [c:/Users/vikto/Experiments/4BitAdder/4BitAdder.gen/sources_1/bd/design_1/hdl/design_1_wrapper.vhd:33]
INFO: [Synth 8-3491] module 'design_1' declared at 'c:/Users/vikto/Experiments/4BitAdder/4BitAdder.gen/sources_1/bd/design_1/synth/design_1.vhd:14' bound to instance 'design_1_i' of component 'design_1' [c:/Users/vikto/Experiments/4BitAdder/4BitAdder.gen/sources_1/bd/design_1/hdl/design_1_wrapper.vhd:53]
INFO: [Synth 8-638] synthesizing module 'design_1' [c:/Users/vikto/Experiments/4BitAdder/4BitAdder.gen/sources_1/bd/design_1/synth/design_1.vhd:37]
INFO: [Synth 8-3491] module 'design_1_FullAdder_0_0' declared at 'C:/Users/vikto/Experiments/4BitAdder/4BitAdder.runs/synth_1/.Xil/Vivado-6556-DESKTOP-Q90JH2A/realtime/design_1_FullAdder_0_0_stub.vhdl:5' bound to instance 'FullAdder_0' of component 'design_1_FullAdder_0_0' [c:/Users/vikto/Experiments/4BitAdder/4BitAdder.gen/sources_1/bd/design_1/synth/design_1.vhd:106]
INFO: [Synth 8-638] synthesizing module 'design_1_FullAdder_0_0' [C:/Users/vikto/Experiments/4BitAdder/4BitAdder.runs/synth_1/.Xil/Vivado-6556-DESKTOP-Q90JH2A/realtime/design_1_FullAdder_0_0_stub.vhdl:16]
INFO: [Synth 8-3491] module 'design_1_FullAdder_1_0' declared at 'C:/Users/vikto/Experiments/4BitAdder/4BitAdder.runs/synth_1/.Xil/Vivado-6556-DESKTOP-Q90JH2A/realtime/design_1_FullAdder_1_0_stub.vhdl:5' bound to instance 'FullAdder_1' of component 'design_1_FullAdder_1_0' [c:/Users/vikto/Experiments/4BitAdder/4BitAdder.gen/sources_1/bd/design_1/synth/design_1.vhd:114]
INFO: [Synth 8-638] synthesizing module 'design_1_FullAdder_1_0' [C:/Users/vikto/Experiments/4BitAdder/4BitAdder.runs/synth_1/.Xil/Vivado-6556-DESKTOP-Q90JH2A/realtime/design_1_FullAdder_1_0_stub.vhdl:16]
INFO: [Synth 8-3491] module 'design_1_FullAdder_2_0' declared at 'C:/Users/vikto/Experiments/4BitAdder/4BitAdder.runs/synth_1/.Xil/Vivado-6556-DESKTOP-Q90JH2A/realtime/design_1_FullAdder_2_0_stub.vhdl:5' bound to instance 'FullAdder_2' of component 'design_1_FullAdder_2_0' [c:/Users/vikto/Experiments/4BitAdder/4BitAdder.gen/sources_1/bd/design_1/synth/design_1.vhd:122]
INFO: [Synth 8-638] synthesizing module 'design_1_FullAdder_2_0' [C:/Users/vikto/Experiments/4BitAdder/4BitAdder.runs/synth_1/.Xil/Vivado-6556-DESKTOP-Q90JH2A/realtime/design_1_FullAdder_2_0_stub.vhdl:16]
INFO: [Synth 8-3491] module 'design_1_FullAdder_3_0' declared at 'C:/Users/vikto/Experiments/4BitAdder/4BitAdder.runs/synth_1/.Xil/Vivado-6556-DESKTOP-Q90JH2A/realtime/design_1_FullAdder_3_0_stub.vhdl:5' bound to instance 'FullAdder_3' of component 'design_1_FullAdder_3_0' [c:/Users/vikto/Experiments/4BitAdder/4BitAdder.gen/sources_1/bd/design_1/synth/design_1.vhd:130]
INFO: [Synth 8-638] synthesizing module 'design_1_FullAdder_3_0' [C:/Users/vikto/Experiments/4BitAdder/4BitAdder.runs/synth_1/.Xil/Vivado-6556-DESKTOP-Q90JH2A/realtime/design_1_FullAdder_3_0_stub.vhdl:16]
INFO: [Synth 8-256] done synthesizing module 'design_1' (0#1) [c:/Users/vikto/Experiments/4BitAdder/4BitAdder.gen/sources_1/bd/design_1/synth/design_1.vhd:37]
INFO: [Synth 8-256] done synthesizing module 'design_1_wrapper' (0#1) [c:/Users/vikto/Experiments/4BitAdder/4BitAdder.gen/sources_1/bd/design_1/hdl/design_1_wrapper.vhd:33]
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:00:11 ; elapsed = 00:00:11 . Memory (MB): peak = 1304.336 ; gain = 497.531
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:11 ; elapsed = 00:00:11 . Memory (MB): peak = 1304.336 ; gain = 497.531
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 1 : Time (s): cpu = 00:00:11 ; elapsed = 00:00:11 . Memory (MB): peak = 1304.336 ; gain = 497.531
---------------------------------------------------------------------------------
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 1304.336 ; gain = 0.000
INFO: [Project 1-570] Preparing netlist for logic optimization

Processing XDC Constraints
Initializing timing engine
Parsing XDC File [c:/Users/vikto/Experiments/4BitAdder/4BitAdder.gen/sources_1/bd/design_1/ip/design_1_FullAdder_0_0/design_1_FullAdder_0_0/FullAdder_0_in_context.xdc] for cell 'design_1_i/FullAdder_0'
Finished Parsing XDC File [c:/Users/vikto/Experiments/4BitAdder/4BitAdder.gen/sources_1/bd/design_1/ip/design_1_FullAdder_0_0/design_1_FullAdder_0_0/FullAdder_0_in_context.xdc] for cell 'design_1_i/FullAdder_0'
Parsing XDC File [c:/Users/vikto/Experiments/4BitAdder/4BitAdder.gen/sources_1/bd/design_1/ip/design_1_FullAdder_1_0/design_1_FullAdder_1_0/FullAdder_0_in_context.xdc] for cell 'design_1_i/FullAdder_1'
Finished Parsing XDC File [c:/Users/vikto/Experiments/4BitAdder/4BitAdder.gen/sources_1/bd/design_1/ip/design_1_FullAdder_1_0/design_1_FullAdder_1_0/FullAdder_0_in_context.xdc] for cell 'design_1_i/FullAdder_1'
Parsing XDC File [c:/Users/vikto/Experiments/4BitAdder/4BitAdder.gen/sources_1/bd/design_1/ip/design_1_FullAdder_2_0/design_1_FullAdder_2_0/FullAdder_0_in_context.xdc] for cell 'design_1_i/FullAdder_2'
Finished Parsing XDC File [c:/Users/vikto/Experiments/4BitAdder/4BitAdder.gen/sources_1/bd/design_1/ip/design_1_FullAdder_2_0/design_1_FullAdder_2_0/FullAdder_0_in_context.xdc] for cell 'design_1_i/FullAdder_2'
Parsing XDC File [c:/Users/vikto/Experiments/4BitAdder/4BitAdder.gen/sources_1/bd/design_1/ip/design_1_FullAdder_3_0/design_1_FullAdder_3_0/FullAdder_0_in_context.xdc] for cell 'design_1_i/FullAdder_3'
Finished Parsing XDC File [c:/Users/vikto/Experiments/4BitAdder/4BitAdder.gen/sources_1/bd/design_1/ip/design_1_FullAdder_3_0/design_1_FullAdder_3_0/FullAdder_0_in_context.xdc] for cell 'design_1_i/FullAdder_3'
Parsing XDC File [C:/Users/vikto/Experiments/4BitAdder/4BitAdder.srcs/constrs_1/imports/Reusables/Nexys-A7-100T-Master.xdc]
WARNING: [Vivado 12-584] No ports matched 'CLK'. [C:/Users/vikto/Experiments/4BitAdder/4BitAdder.srcs/constrs_1/imports/Reusables/Nexys-A7-100T-Master.xdc:7]
WARNING: [Vivado 12-584] No ports matched 'CLK'. [C:/Users/vikto/Experiments/4BitAdder/4BitAdder.srcs/constrs_1/imports/Reusables/Nexys-A7-100T-Master.xdc:8]
Finished Parsing XDC File [C:/Users/vikto/Experiments/4BitAdder/4BitAdder.srcs/constrs_1/imports/Reusables/Nexys-A7-100T-Master.xdc]
WARNING: [Project 1-498] One or more constraints failed evaluation while reading constraint file [C:/Users/vikto/Experiments/4BitAdder/4BitAdder.srcs/constrs_1/imports/Reusables/Nexys-A7-100T-Master.xdc] and the design contains unresolved black boxes. These constraints will be read post-synthesis (as long as their source constraint file is marked as used_in_implementation) and should be applied correctly then. You should review the constraints listed in the file [.Xil/design_1_wrapper_propImpl.xdc] and check the run log file to verify that these constraints were correctly applied.
INFO: [Project 1-236] Implementation specific constraints were found while reading constraint file [C:/Users/vikto/Experiments/4BitAdder/4BitAdder.srcs/constrs_1/imports/Reusables/Nexys-A7-100T-Master.xdc]. These constraints will be ignored for synthesis but will be used in implementation. Impacted constraints are listed in the file [.Xil/design_1_wrapper_propImpl.xdc].
Resolution: To avoid this warning, move constraints listed in [.Xil/design_1_wrapper_propImpl.xdc] to another XDC file and exclude this new file from synthesis with the used_in_synthesis property (File Properties dialog in GUI) and re-run elaboration/synthesis.
Parsing XDC File [C:/Users/vikto/Experiments/4BitAdder/4BitAdder.runs/synth_1/dont_touch.xdc]
Finished Parsing XDC File [C:/Users/vikto/Experiments/4BitAdder/4BitAdder.runs/synth_1/dont_touch.xdc]
Completed Processing XDC Constraints

Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 1304.336 ; gain = 0.000
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

Constraint Validation Runtime : Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.004 . Memory (MB): peak = 1304.336 ; gain = 0.000
INFO: [Synth 8-11241] undeclared symbol 'REGCCE', assumed default net type 'wire' [C:/Xilinx/Vivado/2022.2/data/verilog/src/unimacro/BRAM_SINGLE_MACRO.v:2170]
---------------------------------------------------------------------------------
Finished Constraint Validation : Time (s): cpu = 00:00:22 ; elapsed = 00:00:23 . Memory (MB): peak = 1304.336 ; gain = 497.531
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Loading Part and Timing Information
---------------------------------------------------------------------------------
Loading part: xc7a100tcsg324-1
---------------------------------------------------------------------------------
Finished Loading Part and Timing Information : Time (s): cpu = 00:00:22 ; elapsed = 00:00:23 . Memory (MB): peak = 1304.336 ; gain = 497.531
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying 'set_property' XDC Constraints
---------------------------------------------------------------------------------
Applied set_property KEEP_HIERARCHY = SOFT for design_1_i. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for design_1_i/FullAdder_0. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for design_1_i/FullAdder_1. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for design_1_i/FullAdder_2. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for design_1_i/FullAdder_3. (constraint file  auto generated constraint).
---------------------------------------------------------------------------------
Finished applying 'set_property' XDC Constraints : Time (s): cpu = 00:00:22 ; elapsed = 00:00:23 . Memory (MB): peak = 1304.336 ; gain = 497.531
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 2 : Time (s): cpu = 00:00:22 ; elapsed = 00:00:23 . Memory (MB): peak = 1304.336 ; gain = 497.531
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start RTL Component Statistics 
---------------------------------------------------------------------------------
Detailed RTL Component Info : 
---------------------------------------------------------------------------------
Finished RTL Component Statistics 
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Part Resource Summary
---------------------------------------------------------------------------------
Part Resources:
DSPs: 240 (col length:80)
BRAMs: 270 (col length: RAMB18 80 RAMB36 40)
---------------------------------------------------------------------------------
Finished Part Resource Summary
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Cross Boundary and Area Optimization
---------------------------------------------------------------------------------
WARNING: [Synth 8-7080] Parallel synthesis criteria is not met
---------------------------------------------------------------------------------
Finished Cross Boundary and Area Optimization : Time (s): cpu = 00:00:25 ; elapsed = 00:00:26 . Memory (MB): peak = 1304.336 ; gain = 497.531
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying XDC Timing Constraints
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Applying XDC Timing Constraints : Time (s): cpu = 00:00:33 ; elapsed = 00:00:33 . Memory (MB): peak = 1304.336 ; gain = 497.531
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Timing Optimization
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Timing Optimization : Time (s): cpu = 00:00:33 ; elapsed = 00:00:33 . Memory (MB): peak = 1304.336 ; gain = 497.531
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Technology Mapping
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Technology Mapping : Time (s): cpu = 00:00:33 ; elapsed = 00:00:33 . Memory (MB): peak = 1304.336 ; gain = 497.531
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished IO Insertion : Time (s): cpu = 00:00:40 ; elapsed = 00:00:41 . Memory (MB): peak = 1305.223 ; gain = 498.418
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Instances
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Instances : Time (s): cpu = 00:00:40 ; elapsed = 00:00:41 . Memory (MB): peak = 1305.223 ; gain = 498.418
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Rebuilding User Hierarchy
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Rebuilding User Hierarchy : Time (s): cpu = 00:00:40 ; elapsed = 00:00:41 . Memory (MB): peak = 1305.223 ; gain = 498.418
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Ports
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Ports : Time (s): cpu = 00:00:40 ; elapsed = 00:00:41 . Memory (MB): peak = 1305.223 ; gain = 498.418
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:40 ; elapsed = 00:00:41 . Memory (MB): peak = 1305.223 ; gain = 498.418
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Nets
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Nets : Time (s): cpu = 00:00:40 ; elapsed = 00:00:41 . Memory (MB): peak = 1305.223 ; gain = 498.418
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Writing Synthesis Report
---------------------------------------------------------------------------------

Report BlackBoxes: 
+------+-----------------------+----------+
|      |BlackBox name          |Instances |
+------+-----------------------+----------+
|1     |design_1_FullAdder_0_0 |         1|
|2     |design_1_FullAdder_1_0 |         1|
|3     |design_1_FullAdder_2_0 |         1|
|4     |design_1_FullAdder_3_0 |         1|
+------+-----------------------+----------+

Report Cell Usage: 
+------+----------------------------+------+
|      |Cell                        |Count |
+------+----------------------------+------+
|1     |design_1_FullAdder_0_0_bbox |     1|
|2     |design_1_FullAdder_1_0_bbox |     1|
|3     |design_1_FullAdder_2_0_bbox |     1|
|4     |design_1_FullAdder_3_0_bbox |     1|
|5     |IBUF                        |     9|
|6     |OBUF                        |     5|
+------+----------------------------+------+
---------------------------------------------------------------------------------
Finished Writing Synthesis Report : Time (s): cpu = 00:00:40 ; elapsed = 00:00:41 . Memory (MB): peak = 1305.223 ; gain = 498.418
---------------------------------------------------------------------------------
Synthesis finished with 0 errors, 0 critical warnings and 1 warnings.
Synthesis Optimization Runtime : Time (s): cpu = 00:00:26 ; elapsed = 00:00:38 . Memory (MB): peak = 1305.223 ; gain = 498.418
Synthesis Optimization Complete : Time (s): cpu = 00:00:40 ; elapsed = 00:00:41 . Memory (MB): peak = 1305.223 ; gain = 498.418
INFO: [Project 1-571] Translating synthesized netlist
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 1317.180 ; gain = 0.000
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 1325.926 ; gain = 0.000
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

Synth Design complete, checksum: a52e056e
INFO: [Common 17-83] Releasing license: Synthesis
31 Infos, 5 Warnings, 0 Critical Warnings and 0 Errors encountered.
synth_design completed successfully
synth_design: Time (s): cpu = 00:00:46 ; elapsed = 00:00:48 . Memory (MB): peak = 1325.926 ; gain = 915.719
INFO: [Common 17-1381] The checkpoint 'C:/Users/vikto/Experiments/4BitAdder/4BitAdder.runs/synth_1/design_1_wrapper.dcp' has been generated.
INFO: [runtcl-4] Executing : report_utilization -file design_1_wrapper_utilization_synth.rpt -pb design_1_wrapper_utilization_synth.pb
INFO: [Common 17-206] Exiting Vivado at Thu Nov 24 14:07:40 2022...
